
planar_arm_firmware.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000198  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000947c  080001a0  080001a0  000101a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000042c  08009620  08009620  00019620  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08009a4c  08009a4c  000201e0  2**0
                  CONTENTS
  4 .ARM          00000008  08009a4c  08009a4c  00019a4c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08009a54  08009a54  000201e0  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08009a54  08009a54  00019a54  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08009a58  08009a58  00019a58  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001e0  20000000  08009a5c  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000065c  200001e0  08009c3c  000201e0  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000083c  08009c3c  0002083c  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000201e0  2**0
                  CONTENTS, READONLY
 12 .debug_info   00010f33  00000000  00000000  00020210  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002518  00000000  00000000  00031143  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000ec0  00000000  00000000  00033660  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000dd8  00000000  00000000  00034520  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000178fe  00000000  00000000  000352f8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00010b17  00000000  00000000  0004cbf6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000907f7  00000000  00000000  0005d70d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  000edf04  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00005040  00000000  00000000  000edf54  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	; (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	; (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	; (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	200001e0 	.word	0x200001e0
 80001bc:	00000000 	.word	0x00000000
 80001c0:	08009604 	.word	0x08009604

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	; (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	; (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	; (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	200001e4 	.word	0x200001e4
 80001dc:	08009604 	.word	0x08009604

080001e0 <strcmp>:
 80001e0:	f810 2b01 	ldrb.w	r2, [r0], #1
 80001e4:	f811 3b01 	ldrb.w	r3, [r1], #1
 80001e8:	2a01      	cmp	r2, #1
 80001ea:	bf28      	it	cs
 80001ec:	429a      	cmpcs	r2, r3
 80001ee:	d0f7      	beq.n	80001e0 <strcmp>
 80001f0:	1ad0      	subs	r0, r2, r3
 80001f2:	4770      	bx	lr

080001f4 <strlen>:
 80001f4:	4603      	mov	r3, r0
 80001f6:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001fa:	2a00      	cmp	r2, #0
 80001fc:	d1fb      	bne.n	80001f6 <strlen+0x2>
 80001fe:	1a18      	subs	r0, r3, r0
 8000200:	3801      	subs	r0, #1
 8000202:	4770      	bx	lr
	...

08000210 <memchr>:
 8000210:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000214:	2a10      	cmp	r2, #16
 8000216:	db2b      	blt.n	8000270 <memchr+0x60>
 8000218:	f010 0f07 	tst.w	r0, #7
 800021c:	d008      	beq.n	8000230 <memchr+0x20>
 800021e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000222:	3a01      	subs	r2, #1
 8000224:	428b      	cmp	r3, r1
 8000226:	d02d      	beq.n	8000284 <memchr+0x74>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	b342      	cbz	r2, 8000280 <memchr+0x70>
 800022e:	d1f6      	bne.n	800021e <memchr+0xe>
 8000230:	b4f0      	push	{r4, r5, r6, r7}
 8000232:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000236:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800023a:	f022 0407 	bic.w	r4, r2, #7
 800023e:	f07f 0700 	mvns.w	r7, #0
 8000242:	2300      	movs	r3, #0
 8000244:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000248:	3c08      	subs	r4, #8
 800024a:	ea85 0501 	eor.w	r5, r5, r1
 800024e:	ea86 0601 	eor.w	r6, r6, r1
 8000252:	fa85 f547 	uadd8	r5, r5, r7
 8000256:	faa3 f587 	sel	r5, r3, r7
 800025a:	fa86 f647 	uadd8	r6, r6, r7
 800025e:	faa5 f687 	sel	r6, r5, r7
 8000262:	b98e      	cbnz	r6, 8000288 <memchr+0x78>
 8000264:	d1ee      	bne.n	8000244 <memchr+0x34>
 8000266:	bcf0      	pop	{r4, r5, r6, r7}
 8000268:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800026c:	f002 0207 	and.w	r2, r2, #7
 8000270:	b132      	cbz	r2, 8000280 <memchr+0x70>
 8000272:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000276:	3a01      	subs	r2, #1
 8000278:	ea83 0301 	eor.w	r3, r3, r1
 800027c:	b113      	cbz	r3, 8000284 <memchr+0x74>
 800027e:	d1f8      	bne.n	8000272 <memchr+0x62>
 8000280:	2000      	movs	r0, #0
 8000282:	4770      	bx	lr
 8000284:	3801      	subs	r0, #1
 8000286:	4770      	bx	lr
 8000288:	2d00      	cmp	r5, #0
 800028a:	bf06      	itte	eq
 800028c:	4635      	moveq	r5, r6
 800028e:	3803      	subeq	r0, #3
 8000290:	3807      	subne	r0, #7
 8000292:	f015 0f01 	tst.w	r5, #1
 8000296:	d107      	bne.n	80002a8 <memchr+0x98>
 8000298:	3001      	adds	r0, #1
 800029a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800029e:	bf02      	ittt	eq
 80002a0:	3001      	addeq	r0, #1
 80002a2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 80002a6:	3001      	addeq	r0, #1
 80002a8:	bcf0      	pop	{r4, r5, r6, r7}
 80002aa:	3801      	subs	r0, #1
 80002ac:	4770      	bx	lr
 80002ae:	bf00      	nop

080002b0 <__aeabi_drsub>:
 80002b0:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80002b4:	e002      	b.n	80002bc <__adddf3>
 80002b6:	bf00      	nop

080002b8 <__aeabi_dsub>:
 80002b8:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080002bc <__adddf3>:
 80002bc:	b530      	push	{r4, r5, lr}
 80002be:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002c2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002c6:	ea94 0f05 	teq	r4, r5
 80002ca:	bf08      	it	eq
 80002cc:	ea90 0f02 	teqeq	r0, r2
 80002d0:	bf1f      	itttt	ne
 80002d2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002d6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002da:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002de:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002e2:	f000 80e2 	beq.w	80004aa <__adddf3+0x1ee>
 80002e6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ea:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002ee:	bfb8      	it	lt
 80002f0:	426d      	neglt	r5, r5
 80002f2:	dd0c      	ble.n	800030e <__adddf3+0x52>
 80002f4:	442c      	add	r4, r5
 80002f6:	ea80 0202 	eor.w	r2, r0, r2
 80002fa:	ea81 0303 	eor.w	r3, r1, r3
 80002fe:	ea82 0000 	eor.w	r0, r2, r0
 8000302:	ea83 0101 	eor.w	r1, r3, r1
 8000306:	ea80 0202 	eor.w	r2, r0, r2
 800030a:	ea81 0303 	eor.w	r3, r1, r3
 800030e:	2d36      	cmp	r5, #54	; 0x36
 8000310:	bf88      	it	hi
 8000312:	bd30      	pophi	{r4, r5, pc}
 8000314:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000318:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800031c:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000320:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000324:	d002      	beq.n	800032c <__adddf3+0x70>
 8000326:	4240      	negs	r0, r0
 8000328:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800032c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000330:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000334:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000338:	d002      	beq.n	8000340 <__adddf3+0x84>
 800033a:	4252      	negs	r2, r2
 800033c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000340:	ea94 0f05 	teq	r4, r5
 8000344:	f000 80a7 	beq.w	8000496 <__adddf3+0x1da>
 8000348:	f1a4 0401 	sub.w	r4, r4, #1
 800034c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000350:	db0d      	blt.n	800036e <__adddf3+0xb2>
 8000352:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000356:	fa22 f205 	lsr.w	r2, r2, r5
 800035a:	1880      	adds	r0, r0, r2
 800035c:	f141 0100 	adc.w	r1, r1, #0
 8000360:	fa03 f20e 	lsl.w	r2, r3, lr
 8000364:	1880      	adds	r0, r0, r2
 8000366:	fa43 f305 	asr.w	r3, r3, r5
 800036a:	4159      	adcs	r1, r3
 800036c:	e00e      	b.n	800038c <__adddf3+0xd0>
 800036e:	f1a5 0520 	sub.w	r5, r5, #32
 8000372:	f10e 0e20 	add.w	lr, lr, #32
 8000376:	2a01      	cmp	r2, #1
 8000378:	fa03 fc0e 	lsl.w	ip, r3, lr
 800037c:	bf28      	it	cs
 800037e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000382:	fa43 f305 	asr.w	r3, r3, r5
 8000386:	18c0      	adds	r0, r0, r3
 8000388:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800038c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000390:	d507      	bpl.n	80003a2 <__adddf3+0xe6>
 8000392:	f04f 0e00 	mov.w	lr, #0
 8000396:	f1dc 0c00 	rsbs	ip, ip, #0
 800039a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800039e:	eb6e 0101 	sbc.w	r1, lr, r1
 80003a2:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80003a6:	d31b      	bcc.n	80003e0 <__adddf3+0x124>
 80003a8:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80003ac:	d30c      	bcc.n	80003c8 <__adddf3+0x10c>
 80003ae:	0849      	lsrs	r1, r1, #1
 80003b0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003b4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003b8:	f104 0401 	add.w	r4, r4, #1
 80003bc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003c0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80003c4:	f080 809a 	bcs.w	80004fc <__adddf3+0x240>
 80003c8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003cc:	bf08      	it	eq
 80003ce:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003d2:	f150 0000 	adcs.w	r0, r0, #0
 80003d6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003da:	ea41 0105 	orr.w	r1, r1, r5
 80003de:	bd30      	pop	{r4, r5, pc}
 80003e0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003e4:	4140      	adcs	r0, r0
 80003e6:	eb41 0101 	adc.w	r1, r1, r1
 80003ea:	3c01      	subs	r4, #1
 80003ec:	bf28      	it	cs
 80003ee:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80003f2:	d2e9      	bcs.n	80003c8 <__adddf3+0x10c>
 80003f4:	f091 0f00 	teq	r1, #0
 80003f8:	bf04      	itt	eq
 80003fa:	4601      	moveq	r1, r0
 80003fc:	2000      	moveq	r0, #0
 80003fe:	fab1 f381 	clz	r3, r1
 8000402:	bf08      	it	eq
 8000404:	3320      	addeq	r3, #32
 8000406:	f1a3 030b 	sub.w	r3, r3, #11
 800040a:	f1b3 0220 	subs.w	r2, r3, #32
 800040e:	da0c      	bge.n	800042a <__adddf3+0x16e>
 8000410:	320c      	adds	r2, #12
 8000412:	dd08      	ble.n	8000426 <__adddf3+0x16a>
 8000414:	f102 0c14 	add.w	ip, r2, #20
 8000418:	f1c2 020c 	rsb	r2, r2, #12
 800041c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000420:	fa21 f102 	lsr.w	r1, r1, r2
 8000424:	e00c      	b.n	8000440 <__adddf3+0x184>
 8000426:	f102 0214 	add.w	r2, r2, #20
 800042a:	bfd8      	it	le
 800042c:	f1c2 0c20 	rsble	ip, r2, #32
 8000430:	fa01 f102 	lsl.w	r1, r1, r2
 8000434:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000438:	bfdc      	itt	le
 800043a:	ea41 010c 	orrle.w	r1, r1, ip
 800043e:	4090      	lslle	r0, r2
 8000440:	1ae4      	subs	r4, r4, r3
 8000442:	bfa2      	ittt	ge
 8000444:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000448:	4329      	orrge	r1, r5
 800044a:	bd30      	popge	{r4, r5, pc}
 800044c:	ea6f 0404 	mvn.w	r4, r4
 8000450:	3c1f      	subs	r4, #31
 8000452:	da1c      	bge.n	800048e <__adddf3+0x1d2>
 8000454:	340c      	adds	r4, #12
 8000456:	dc0e      	bgt.n	8000476 <__adddf3+0x1ba>
 8000458:	f104 0414 	add.w	r4, r4, #20
 800045c:	f1c4 0220 	rsb	r2, r4, #32
 8000460:	fa20 f004 	lsr.w	r0, r0, r4
 8000464:	fa01 f302 	lsl.w	r3, r1, r2
 8000468:	ea40 0003 	orr.w	r0, r0, r3
 800046c:	fa21 f304 	lsr.w	r3, r1, r4
 8000470:	ea45 0103 	orr.w	r1, r5, r3
 8000474:	bd30      	pop	{r4, r5, pc}
 8000476:	f1c4 040c 	rsb	r4, r4, #12
 800047a:	f1c4 0220 	rsb	r2, r4, #32
 800047e:	fa20 f002 	lsr.w	r0, r0, r2
 8000482:	fa01 f304 	lsl.w	r3, r1, r4
 8000486:	ea40 0003 	orr.w	r0, r0, r3
 800048a:	4629      	mov	r1, r5
 800048c:	bd30      	pop	{r4, r5, pc}
 800048e:	fa21 f004 	lsr.w	r0, r1, r4
 8000492:	4629      	mov	r1, r5
 8000494:	bd30      	pop	{r4, r5, pc}
 8000496:	f094 0f00 	teq	r4, #0
 800049a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800049e:	bf06      	itte	eq
 80004a0:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80004a4:	3401      	addeq	r4, #1
 80004a6:	3d01      	subne	r5, #1
 80004a8:	e74e      	b.n	8000348 <__adddf3+0x8c>
 80004aa:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ae:	bf18      	it	ne
 80004b0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004b4:	d029      	beq.n	800050a <__adddf3+0x24e>
 80004b6:	ea94 0f05 	teq	r4, r5
 80004ba:	bf08      	it	eq
 80004bc:	ea90 0f02 	teqeq	r0, r2
 80004c0:	d005      	beq.n	80004ce <__adddf3+0x212>
 80004c2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004c6:	bf04      	itt	eq
 80004c8:	4619      	moveq	r1, r3
 80004ca:	4610      	moveq	r0, r2
 80004cc:	bd30      	pop	{r4, r5, pc}
 80004ce:	ea91 0f03 	teq	r1, r3
 80004d2:	bf1e      	ittt	ne
 80004d4:	2100      	movne	r1, #0
 80004d6:	2000      	movne	r0, #0
 80004d8:	bd30      	popne	{r4, r5, pc}
 80004da:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004de:	d105      	bne.n	80004ec <__adddf3+0x230>
 80004e0:	0040      	lsls	r0, r0, #1
 80004e2:	4149      	adcs	r1, r1
 80004e4:	bf28      	it	cs
 80004e6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ea:	bd30      	pop	{r4, r5, pc}
 80004ec:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004f0:	bf3c      	itt	cc
 80004f2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004f6:	bd30      	popcc	{r4, r5, pc}
 80004f8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004fc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000500:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000504:	f04f 0000 	mov.w	r0, #0
 8000508:	bd30      	pop	{r4, r5, pc}
 800050a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800050e:	bf1a      	itte	ne
 8000510:	4619      	movne	r1, r3
 8000512:	4610      	movne	r0, r2
 8000514:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000518:	bf1c      	itt	ne
 800051a:	460b      	movne	r3, r1
 800051c:	4602      	movne	r2, r0
 800051e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000522:	bf06      	itte	eq
 8000524:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000528:	ea91 0f03 	teqeq	r1, r3
 800052c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000530:	bd30      	pop	{r4, r5, pc}
 8000532:	bf00      	nop

08000534 <__aeabi_ui2d>:
 8000534:	f090 0f00 	teq	r0, #0
 8000538:	bf04      	itt	eq
 800053a:	2100      	moveq	r1, #0
 800053c:	4770      	bxeq	lr
 800053e:	b530      	push	{r4, r5, lr}
 8000540:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000544:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000548:	f04f 0500 	mov.w	r5, #0
 800054c:	f04f 0100 	mov.w	r1, #0
 8000550:	e750      	b.n	80003f4 <__adddf3+0x138>
 8000552:	bf00      	nop

08000554 <__aeabi_i2d>:
 8000554:	f090 0f00 	teq	r0, #0
 8000558:	bf04      	itt	eq
 800055a:	2100      	moveq	r1, #0
 800055c:	4770      	bxeq	lr
 800055e:	b530      	push	{r4, r5, lr}
 8000560:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000564:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000568:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800056c:	bf48      	it	mi
 800056e:	4240      	negmi	r0, r0
 8000570:	f04f 0100 	mov.w	r1, #0
 8000574:	e73e      	b.n	80003f4 <__adddf3+0x138>
 8000576:	bf00      	nop

08000578 <__aeabi_f2d>:
 8000578:	0042      	lsls	r2, r0, #1
 800057a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800057e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000582:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000586:	bf1f      	itttt	ne
 8000588:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800058c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000590:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000594:	4770      	bxne	lr
 8000596:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800059a:	bf08      	it	eq
 800059c:	4770      	bxeq	lr
 800059e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 80005a2:	bf04      	itt	eq
 80005a4:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 80005a8:	4770      	bxeq	lr
 80005aa:	b530      	push	{r4, r5, lr}
 80005ac:	f44f 7460 	mov.w	r4, #896	; 0x380
 80005b0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80005b4:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005b8:	e71c      	b.n	80003f4 <__adddf3+0x138>
 80005ba:	bf00      	nop

080005bc <__aeabi_ul2d>:
 80005bc:	ea50 0201 	orrs.w	r2, r0, r1
 80005c0:	bf08      	it	eq
 80005c2:	4770      	bxeq	lr
 80005c4:	b530      	push	{r4, r5, lr}
 80005c6:	f04f 0500 	mov.w	r5, #0
 80005ca:	e00a      	b.n	80005e2 <__aeabi_l2d+0x16>

080005cc <__aeabi_l2d>:
 80005cc:	ea50 0201 	orrs.w	r2, r0, r1
 80005d0:	bf08      	it	eq
 80005d2:	4770      	bxeq	lr
 80005d4:	b530      	push	{r4, r5, lr}
 80005d6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005da:	d502      	bpl.n	80005e2 <__aeabi_l2d+0x16>
 80005dc:	4240      	negs	r0, r0
 80005de:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005e2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005e6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005ea:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005ee:	f43f aed8 	beq.w	80003a2 <__adddf3+0xe6>
 80005f2:	f04f 0203 	mov.w	r2, #3
 80005f6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005fa:	bf18      	it	ne
 80005fc:	3203      	addne	r2, #3
 80005fe:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000602:	bf18      	it	ne
 8000604:	3203      	addne	r2, #3
 8000606:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800060a:	f1c2 0320 	rsb	r3, r2, #32
 800060e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000612:	fa20 f002 	lsr.w	r0, r0, r2
 8000616:	fa01 fe03 	lsl.w	lr, r1, r3
 800061a:	ea40 000e 	orr.w	r0, r0, lr
 800061e:	fa21 f102 	lsr.w	r1, r1, r2
 8000622:	4414      	add	r4, r2
 8000624:	e6bd      	b.n	80003a2 <__adddf3+0xe6>
 8000626:	bf00      	nop

08000628 <__aeabi_dmul>:
 8000628:	b570      	push	{r4, r5, r6, lr}
 800062a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800062e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000632:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000636:	bf1d      	ittte	ne
 8000638:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800063c:	ea94 0f0c 	teqne	r4, ip
 8000640:	ea95 0f0c 	teqne	r5, ip
 8000644:	f000 f8de 	bleq	8000804 <__aeabi_dmul+0x1dc>
 8000648:	442c      	add	r4, r5
 800064a:	ea81 0603 	eor.w	r6, r1, r3
 800064e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000652:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000656:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800065a:	bf18      	it	ne
 800065c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000660:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000664:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000668:	d038      	beq.n	80006dc <__aeabi_dmul+0xb4>
 800066a:	fba0 ce02 	umull	ip, lr, r0, r2
 800066e:	f04f 0500 	mov.w	r5, #0
 8000672:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000676:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800067a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800067e:	f04f 0600 	mov.w	r6, #0
 8000682:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000686:	f09c 0f00 	teq	ip, #0
 800068a:	bf18      	it	ne
 800068c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000690:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000694:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000698:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800069c:	d204      	bcs.n	80006a8 <__aeabi_dmul+0x80>
 800069e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006a2:	416d      	adcs	r5, r5
 80006a4:	eb46 0606 	adc.w	r6, r6, r6
 80006a8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006ac:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006b0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006b4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006b8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006bc:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80006c0:	bf88      	it	hi
 80006c2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80006c6:	d81e      	bhi.n	8000706 <__aeabi_dmul+0xde>
 80006c8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80006cc:	bf08      	it	eq
 80006ce:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006d2:	f150 0000 	adcs.w	r0, r0, #0
 80006d6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006da:	bd70      	pop	{r4, r5, r6, pc}
 80006dc:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006e0:	ea46 0101 	orr.w	r1, r6, r1
 80006e4:	ea40 0002 	orr.w	r0, r0, r2
 80006e8:	ea81 0103 	eor.w	r1, r1, r3
 80006ec:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006f0:	bfc2      	ittt	gt
 80006f2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006f6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006fa:	bd70      	popgt	{r4, r5, r6, pc}
 80006fc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000700:	f04f 0e00 	mov.w	lr, #0
 8000704:	3c01      	subs	r4, #1
 8000706:	f300 80ab 	bgt.w	8000860 <__aeabi_dmul+0x238>
 800070a:	f114 0f36 	cmn.w	r4, #54	; 0x36
 800070e:	bfde      	ittt	le
 8000710:	2000      	movle	r0, #0
 8000712:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 8000716:	bd70      	pople	{r4, r5, r6, pc}
 8000718:	f1c4 0400 	rsb	r4, r4, #0
 800071c:	3c20      	subs	r4, #32
 800071e:	da35      	bge.n	800078c <__aeabi_dmul+0x164>
 8000720:	340c      	adds	r4, #12
 8000722:	dc1b      	bgt.n	800075c <__aeabi_dmul+0x134>
 8000724:	f104 0414 	add.w	r4, r4, #20
 8000728:	f1c4 0520 	rsb	r5, r4, #32
 800072c:	fa00 f305 	lsl.w	r3, r0, r5
 8000730:	fa20 f004 	lsr.w	r0, r0, r4
 8000734:	fa01 f205 	lsl.w	r2, r1, r5
 8000738:	ea40 0002 	orr.w	r0, r0, r2
 800073c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000740:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000744:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000748:	fa21 f604 	lsr.w	r6, r1, r4
 800074c:	eb42 0106 	adc.w	r1, r2, r6
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 040c 	rsb	r4, r4, #12
 8000760:	f1c4 0520 	rsb	r5, r4, #32
 8000764:	fa00 f304 	lsl.w	r3, r0, r4
 8000768:	fa20 f005 	lsr.w	r0, r0, r5
 800076c:	fa01 f204 	lsl.w	r2, r1, r4
 8000770:	ea40 0002 	orr.w	r0, r0, r2
 8000774:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000778:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800077c:	f141 0100 	adc.w	r1, r1, #0
 8000780:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000784:	bf08      	it	eq
 8000786:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800078a:	bd70      	pop	{r4, r5, r6, pc}
 800078c:	f1c4 0520 	rsb	r5, r4, #32
 8000790:	fa00 f205 	lsl.w	r2, r0, r5
 8000794:	ea4e 0e02 	orr.w	lr, lr, r2
 8000798:	fa20 f304 	lsr.w	r3, r0, r4
 800079c:	fa01 f205 	lsl.w	r2, r1, r5
 80007a0:	ea43 0302 	orr.w	r3, r3, r2
 80007a4:	fa21 f004 	lsr.w	r0, r1, r4
 80007a8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007ac:	fa21 f204 	lsr.w	r2, r1, r4
 80007b0:	ea20 0002 	bic.w	r0, r0, r2
 80007b4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007b8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007bc:	bf08      	it	eq
 80007be:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007c2:	bd70      	pop	{r4, r5, r6, pc}
 80007c4:	f094 0f00 	teq	r4, #0
 80007c8:	d10f      	bne.n	80007ea <__aeabi_dmul+0x1c2>
 80007ca:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80007ce:	0040      	lsls	r0, r0, #1
 80007d0:	eb41 0101 	adc.w	r1, r1, r1
 80007d4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007d8:	bf08      	it	eq
 80007da:	3c01      	subeq	r4, #1
 80007dc:	d0f7      	beq.n	80007ce <__aeabi_dmul+0x1a6>
 80007de:	ea41 0106 	orr.w	r1, r1, r6
 80007e2:	f095 0f00 	teq	r5, #0
 80007e6:	bf18      	it	ne
 80007e8:	4770      	bxne	lr
 80007ea:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007ee:	0052      	lsls	r2, r2, #1
 80007f0:	eb43 0303 	adc.w	r3, r3, r3
 80007f4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007f8:	bf08      	it	eq
 80007fa:	3d01      	subeq	r5, #1
 80007fc:	d0f7      	beq.n	80007ee <__aeabi_dmul+0x1c6>
 80007fe:	ea43 0306 	orr.w	r3, r3, r6
 8000802:	4770      	bx	lr
 8000804:	ea94 0f0c 	teq	r4, ip
 8000808:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800080c:	bf18      	it	ne
 800080e:	ea95 0f0c 	teqne	r5, ip
 8000812:	d00c      	beq.n	800082e <__aeabi_dmul+0x206>
 8000814:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000818:	bf18      	it	ne
 800081a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800081e:	d1d1      	bne.n	80007c4 <__aeabi_dmul+0x19c>
 8000820:	ea81 0103 	eor.w	r1, r1, r3
 8000824:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000828:	f04f 0000 	mov.w	r0, #0
 800082c:	bd70      	pop	{r4, r5, r6, pc}
 800082e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000832:	bf06      	itte	eq
 8000834:	4610      	moveq	r0, r2
 8000836:	4619      	moveq	r1, r3
 8000838:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800083c:	d019      	beq.n	8000872 <__aeabi_dmul+0x24a>
 800083e:	ea94 0f0c 	teq	r4, ip
 8000842:	d102      	bne.n	800084a <__aeabi_dmul+0x222>
 8000844:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000848:	d113      	bne.n	8000872 <__aeabi_dmul+0x24a>
 800084a:	ea95 0f0c 	teq	r5, ip
 800084e:	d105      	bne.n	800085c <__aeabi_dmul+0x234>
 8000850:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000854:	bf1c      	itt	ne
 8000856:	4610      	movne	r0, r2
 8000858:	4619      	movne	r1, r3
 800085a:	d10a      	bne.n	8000872 <__aeabi_dmul+0x24a>
 800085c:	ea81 0103 	eor.w	r1, r1, r3
 8000860:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000864:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000868:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800086c:	f04f 0000 	mov.w	r0, #0
 8000870:	bd70      	pop	{r4, r5, r6, pc}
 8000872:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000876:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800087a:	bd70      	pop	{r4, r5, r6, pc}

0800087c <__aeabi_ddiv>:
 800087c:	b570      	push	{r4, r5, r6, lr}
 800087e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000882:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000886:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800088a:	bf1d      	ittte	ne
 800088c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000890:	ea94 0f0c 	teqne	r4, ip
 8000894:	ea95 0f0c 	teqne	r5, ip
 8000898:	f000 f8a7 	bleq	80009ea <__aeabi_ddiv+0x16e>
 800089c:	eba4 0405 	sub.w	r4, r4, r5
 80008a0:	ea81 0e03 	eor.w	lr, r1, r3
 80008a4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008a8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008ac:	f000 8088 	beq.w	80009c0 <__aeabi_ddiv+0x144>
 80008b0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008b4:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80008b8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008bc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008c0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008c4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008c8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008cc:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008d0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008d4:	429d      	cmp	r5, r3
 80008d6:	bf08      	it	eq
 80008d8:	4296      	cmpeq	r6, r2
 80008da:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008de:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008e2:	d202      	bcs.n	80008ea <__aeabi_ddiv+0x6e>
 80008e4:	085b      	lsrs	r3, r3, #1
 80008e6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ea:	1ab6      	subs	r6, r6, r2
 80008ec:	eb65 0503 	sbc.w	r5, r5, r3
 80008f0:	085b      	lsrs	r3, r3, #1
 80008f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008f6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008fa:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000928:	085b      	lsrs	r3, r3, #1
 800092a:	ea4f 0232 	mov.w	r2, r2, rrx
 800092e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000932:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000936:	bf22      	ittt	cs
 8000938:	1ab6      	subcs	r6, r6, r2
 800093a:	4675      	movcs	r5, lr
 800093c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000940:	085b      	lsrs	r3, r3, #1
 8000942:	ea4f 0232 	mov.w	r2, r2, rrx
 8000946:	ebb6 0e02 	subs.w	lr, r6, r2
 800094a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800094e:	bf22      	ittt	cs
 8000950:	1ab6      	subcs	r6, r6, r2
 8000952:	4675      	movcs	r5, lr
 8000954:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000958:	ea55 0e06 	orrs.w	lr, r5, r6
 800095c:	d018      	beq.n	8000990 <__aeabi_ddiv+0x114>
 800095e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000962:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000966:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800096a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800096e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000972:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000976:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800097a:	d1c0      	bne.n	80008fe <__aeabi_ddiv+0x82>
 800097c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000980:	d10b      	bne.n	800099a <__aeabi_ddiv+0x11e>
 8000982:	ea41 0100 	orr.w	r1, r1, r0
 8000986:	f04f 0000 	mov.w	r0, #0
 800098a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800098e:	e7b6      	b.n	80008fe <__aeabi_ddiv+0x82>
 8000990:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000994:	bf04      	itt	eq
 8000996:	4301      	orreq	r1, r0
 8000998:	2000      	moveq	r0, #0
 800099a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800099e:	bf88      	it	hi
 80009a0:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80009a4:	f63f aeaf 	bhi.w	8000706 <__aeabi_dmul+0xde>
 80009a8:	ebb5 0c03 	subs.w	ip, r5, r3
 80009ac:	bf04      	itt	eq
 80009ae:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009b2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009b6:	f150 0000 	adcs.w	r0, r0, #0
 80009ba:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009be:	bd70      	pop	{r4, r5, r6, pc}
 80009c0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80009c4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009c8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009cc:	bfc2      	ittt	gt
 80009ce:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009d2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009d6:	bd70      	popgt	{r4, r5, r6, pc}
 80009d8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009dc:	f04f 0e00 	mov.w	lr, #0
 80009e0:	3c01      	subs	r4, #1
 80009e2:	e690      	b.n	8000706 <__aeabi_dmul+0xde>
 80009e4:	ea45 0e06 	orr.w	lr, r5, r6
 80009e8:	e68d      	b.n	8000706 <__aeabi_dmul+0xde>
 80009ea:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009ee:	ea94 0f0c 	teq	r4, ip
 80009f2:	bf08      	it	eq
 80009f4:	ea95 0f0c 	teqeq	r5, ip
 80009f8:	f43f af3b 	beq.w	8000872 <__aeabi_dmul+0x24a>
 80009fc:	ea94 0f0c 	teq	r4, ip
 8000a00:	d10a      	bne.n	8000a18 <__aeabi_ddiv+0x19c>
 8000a02:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a06:	f47f af34 	bne.w	8000872 <__aeabi_dmul+0x24a>
 8000a0a:	ea95 0f0c 	teq	r5, ip
 8000a0e:	f47f af25 	bne.w	800085c <__aeabi_dmul+0x234>
 8000a12:	4610      	mov	r0, r2
 8000a14:	4619      	mov	r1, r3
 8000a16:	e72c      	b.n	8000872 <__aeabi_dmul+0x24a>
 8000a18:	ea95 0f0c 	teq	r5, ip
 8000a1c:	d106      	bne.n	8000a2c <__aeabi_ddiv+0x1b0>
 8000a1e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a22:	f43f aefd 	beq.w	8000820 <__aeabi_dmul+0x1f8>
 8000a26:	4610      	mov	r0, r2
 8000a28:	4619      	mov	r1, r3
 8000a2a:	e722      	b.n	8000872 <__aeabi_dmul+0x24a>
 8000a2c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a30:	bf18      	it	ne
 8000a32:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a36:	f47f aec5 	bne.w	80007c4 <__aeabi_dmul+0x19c>
 8000a3a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a3e:	f47f af0d 	bne.w	800085c <__aeabi_dmul+0x234>
 8000a42:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a46:	f47f aeeb 	bne.w	8000820 <__aeabi_dmul+0x1f8>
 8000a4a:	e712      	b.n	8000872 <__aeabi_dmul+0x24a>

08000a4c <__gedf2>:
 8000a4c:	f04f 3cff 	mov.w	ip, #4294967295	; 0xffffffff
 8000a50:	e006      	b.n	8000a60 <__cmpdf2+0x4>
 8000a52:	bf00      	nop

08000a54 <__ledf2>:
 8000a54:	f04f 0c01 	mov.w	ip, #1
 8000a58:	e002      	b.n	8000a60 <__cmpdf2+0x4>
 8000a5a:	bf00      	nop

08000a5c <__cmpdf2>:
 8000a5c:	f04f 0c01 	mov.w	ip, #1
 8000a60:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a64:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a68:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a6c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a70:	bf18      	it	ne
 8000a72:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a76:	d01b      	beq.n	8000ab0 <__cmpdf2+0x54>
 8000a78:	b001      	add	sp, #4
 8000a7a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a7e:	bf0c      	ite	eq
 8000a80:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a84:	ea91 0f03 	teqne	r1, r3
 8000a88:	bf02      	ittt	eq
 8000a8a:	ea90 0f02 	teqeq	r0, r2
 8000a8e:	2000      	moveq	r0, #0
 8000a90:	4770      	bxeq	lr
 8000a92:	f110 0f00 	cmn.w	r0, #0
 8000a96:	ea91 0f03 	teq	r1, r3
 8000a9a:	bf58      	it	pl
 8000a9c:	4299      	cmppl	r1, r3
 8000a9e:	bf08      	it	eq
 8000aa0:	4290      	cmpeq	r0, r2
 8000aa2:	bf2c      	ite	cs
 8000aa4:	17d8      	asrcs	r0, r3, #31
 8000aa6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000aaa:	f040 0001 	orr.w	r0, r0, #1
 8000aae:	4770      	bx	lr
 8000ab0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ab4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ab8:	d102      	bne.n	8000ac0 <__cmpdf2+0x64>
 8000aba:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000abe:	d107      	bne.n	8000ad0 <__cmpdf2+0x74>
 8000ac0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ac4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ac8:	d1d6      	bne.n	8000a78 <__cmpdf2+0x1c>
 8000aca:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000ace:	d0d3      	beq.n	8000a78 <__cmpdf2+0x1c>
 8000ad0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ad4:	4770      	bx	lr
 8000ad6:	bf00      	nop

08000ad8 <__aeabi_cdrcmple>:
 8000ad8:	4684      	mov	ip, r0
 8000ada:	4610      	mov	r0, r2
 8000adc:	4662      	mov	r2, ip
 8000ade:	468c      	mov	ip, r1
 8000ae0:	4619      	mov	r1, r3
 8000ae2:	4663      	mov	r3, ip
 8000ae4:	e000      	b.n	8000ae8 <__aeabi_cdcmpeq>
 8000ae6:	bf00      	nop

08000ae8 <__aeabi_cdcmpeq>:
 8000ae8:	b501      	push	{r0, lr}
 8000aea:	f7ff ffb7 	bl	8000a5c <__cmpdf2>
 8000aee:	2800      	cmp	r0, #0
 8000af0:	bf48      	it	mi
 8000af2:	f110 0f00 	cmnmi.w	r0, #0
 8000af6:	bd01      	pop	{r0, pc}

08000af8 <__aeabi_dcmpeq>:
 8000af8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000afc:	f7ff fff4 	bl	8000ae8 <__aeabi_cdcmpeq>
 8000b00:	bf0c      	ite	eq
 8000b02:	2001      	moveq	r0, #1
 8000b04:	2000      	movne	r0, #0
 8000b06:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b0a:	bf00      	nop

08000b0c <__aeabi_dcmplt>:
 8000b0c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b10:	f7ff ffea 	bl	8000ae8 <__aeabi_cdcmpeq>
 8000b14:	bf34      	ite	cc
 8000b16:	2001      	movcc	r0, #1
 8000b18:	2000      	movcs	r0, #0
 8000b1a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b1e:	bf00      	nop

08000b20 <__aeabi_dcmple>:
 8000b20:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b24:	f7ff ffe0 	bl	8000ae8 <__aeabi_cdcmpeq>
 8000b28:	bf94      	ite	ls
 8000b2a:	2001      	movls	r0, #1
 8000b2c:	2000      	movhi	r0, #0
 8000b2e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b32:	bf00      	nop

08000b34 <__aeabi_dcmpge>:
 8000b34:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b38:	f7ff ffce 	bl	8000ad8 <__aeabi_cdrcmple>
 8000b3c:	bf94      	ite	ls
 8000b3e:	2001      	movls	r0, #1
 8000b40:	2000      	movhi	r0, #0
 8000b42:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b46:	bf00      	nop

08000b48 <__aeabi_dcmpgt>:
 8000b48:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b4c:	f7ff ffc4 	bl	8000ad8 <__aeabi_cdrcmple>
 8000b50:	bf34      	ite	cc
 8000b52:	2001      	movcc	r0, #1
 8000b54:	2000      	movcs	r0, #0
 8000b56:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b5a:	bf00      	nop

08000b5c <__aeabi_dcmpun>:
 8000b5c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b60:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b64:	d102      	bne.n	8000b6c <__aeabi_dcmpun+0x10>
 8000b66:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b6a:	d10a      	bne.n	8000b82 <__aeabi_dcmpun+0x26>
 8000b6c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b70:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b74:	d102      	bne.n	8000b7c <__aeabi_dcmpun+0x20>
 8000b76:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b7a:	d102      	bne.n	8000b82 <__aeabi_dcmpun+0x26>
 8000b7c:	f04f 0000 	mov.w	r0, #0
 8000b80:	4770      	bx	lr
 8000b82:	f04f 0001 	mov.w	r0, #1
 8000b86:	4770      	bx	lr

08000b88 <__aeabi_d2iz>:
 8000b88:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b8c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b90:	d215      	bcs.n	8000bbe <__aeabi_d2iz+0x36>
 8000b92:	d511      	bpl.n	8000bb8 <__aeabi_d2iz+0x30>
 8000b94:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b98:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b9c:	d912      	bls.n	8000bc4 <__aeabi_d2iz+0x3c>
 8000b9e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000ba2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000ba6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000baa:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000bae:	fa23 f002 	lsr.w	r0, r3, r2
 8000bb2:	bf18      	it	ne
 8000bb4:	4240      	negne	r0, r0
 8000bb6:	4770      	bx	lr
 8000bb8:	f04f 0000 	mov.w	r0, #0
 8000bbc:	4770      	bx	lr
 8000bbe:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bc2:	d105      	bne.n	8000bd0 <__aeabi_d2iz+0x48>
 8000bc4:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000bc8:	bf08      	it	eq
 8000bca:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000bce:	4770      	bx	lr
 8000bd0:	f04f 0000 	mov.w	r0, #0
 8000bd4:	4770      	bx	lr
 8000bd6:	bf00      	nop

08000bd8 <__aeabi_d2uiz>:
 8000bd8:	004a      	lsls	r2, r1, #1
 8000bda:	d211      	bcs.n	8000c00 <__aeabi_d2uiz+0x28>
 8000bdc:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000be0:	d211      	bcs.n	8000c06 <__aeabi_d2uiz+0x2e>
 8000be2:	d50d      	bpl.n	8000c00 <__aeabi_d2uiz+0x28>
 8000be4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000be8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bec:	d40e      	bmi.n	8000c0c <__aeabi_d2uiz+0x34>
 8000bee:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bf2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000bf6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bfa:	fa23 f002 	lsr.w	r0, r3, r2
 8000bfe:	4770      	bx	lr
 8000c00:	f04f 0000 	mov.w	r0, #0
 8000c04:	4770      	bx	lr
 8000c06:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000c0a:	d102      	bne.n	8000c12 <__aeabi_d2uiz+0x3a>
 8000c0c:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8000c10:	4770      	bx	lr
 8000c12:	f04f 0000 	mov.w	r0, #0
 8000c16:	4770      	bx	lr

08000c18 <__aeabi_d2f>:
 8000c18:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000c1c:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000c20:	bf24      	itt	cs
 8000c22:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000c26:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000c2a:	d90d      	bls.n	8000c48 <__aeabi_d2f+0x30>
 8000c2c:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000c30:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c34:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c38:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000c3c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c40:	bf08      	it	eq
 8000c42:	f020 0001 	biceq.w	r0, r0, #1
 8000c46:	4770      	bx	lr
 8000c48:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000c4c:	d121      	bne.n	8000c92 <__aeabi_d2f+0x7a>
 8000c4e:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000c52:	bfbc      	itt	lt
 8000c54:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000c58:	4770      	bxlt	lr
 8000c5a:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000c5e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c62:	f1c2 0218 	rsb	r2, r2, #24
 8000c66:	f1c2 0c20 	rsb	ip, r2, #32
 8000c6a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c6e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c72:	bf18      	it	ne
 8000c74:	f040 0001 	orrne.w	r0, r0, #1
 8000c78:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c7c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c80:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c84:	ea40 000c 	orr.w	r0, r0, ip
 8000c88:	fa23 f302 	lsr.w	r3, r3, r2
 8000c8c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c90:	e7cc      	b.n	8000c2c <__aeabi_d2f+0x14>
 8000c92:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c96:	d107      	bne.n	8000ca8 <__aeabi_d2f+0x90>
 8000c98:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c9c:	bf1e      	ittt	ne
 8000c9e:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000ca2:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000ca6:	4770      	bxne	lr
 8000ca8:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000cac:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000cb0:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000cb4:	4770      	bx	lr
 8000cb6:	bf00      	nop

08000cb8 <__aeabi_uldivmod>:
 8000cb8:	b953      	cbnz	r3, 8000cd0 <__aeabi_uldivmod+0x18>
 8000cba:	b94a      	cbnz	r2, 8000cd0 <__aeabi_uldivmod+0x18>
 8000cbc:	2900      	cmp	r1, #0
 8000cbe:	bf08      	it	eq
 8000cc0:	2800      	cmpeq	r0, #0
 8000cc2:	bf1c      	itt	ne
 8000cc4:	f04f 31ff 	movne.w	r1, #4294967295	; 0xffffffff
 8000cc8:	f04f 30ff 	movne.w	r0, #4294967295	; 0xffffffff
 8000ccc:	f000 b974 	b.w	8000fb8 <__aeabi_idiv0>
 8000cd0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000cd4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000cd8:	f000 f806 	bl	8000ce8 <__udivmoddi4>
 8000cdc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000ce0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000ce4:	b004      	add	sp, #16
 8000ce6:	4770      	bx	lr

08000ce8 <__udivmoddi4>:
 8000ce8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000cec:	9d08      	ldr	r5, [sp, #32]
 8000cee:	4604      	mov	r4, r0
 8000cf0:	468e      	mov	lr, r1
 8000cf2:	2b00      	cmp	r3, #0
 8000cf4:	d14d      	bne.n	8000d92 <__udivmoddi4+0xaa>
 8000cf6:	428a      	cmp	r2, r1
 8000cf8:	4694      	mov	ip, r2
 8000cfa:	d969      	bls.n	8000dd0 <__udivmoddi4+0xe8>
 8000cfc:	fab2 f282 	clz	r2, r2
 8000d00:	b152      	cbz	r2, 8000d18 <__udivmoddi4+0x30>
 8000d02:	fa01 f302 	lsl.w	r3, r1, r2
 8000d06:	f1c2 0120 	rsb	r1, r2, #32
 8000d0a:	fa20 f101 	lsr.w	r1, r0, r1
 8000d0e:	fa0c fc02 	lsl.w	ip, ip, r2
 8000d12:	ea41 0e03 	orr.w	lr, r1, r3
 8000d16:	4094      	lsls	r4, r2
 8000d18:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000d1c:	0c21      	lsrs	r1, r4, #16
 8000d1e:	fbbe f6f8 	udiv	r6, lr, r8
 8000d22:	fa1f f78c 	uxth.w	r7, ip
 8000d26:	fb08 e316 	mls	r3, r8, r6, lr
 8000d2a:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8000d2e:	fb06 f107 	mul.w	r1, r6, r7
 8000d32:	4299      	cmp	r1, r3
 8000d34:	d90a      	bls.n	8000d4c <__udivmoddi4+0x64>
 8000d36:	eb1c 0303 	adds.w	r3, ip, r3
 8000d3a:	f106 30ff 	add.w	r0, r6, #4294967295	; 0xffffffff
 8000d3e:	f080 811f 	bcs.w	8000f80 <__udivmoddi4+0x298>
 8000d42:	4299      	cmp	r1, r3
 8000d44:	f240 811c 	bls.w	8000f80 <__udivmoddi4+0x298>
 8000d48:	3e02      	subs	r6, #2
 8000d4a:	4463      	add	r3, ip
 8000d4c:	1a5b      	subs	r3, r3, r1
 8000d4e:	b2a4      	uxth	r4, r4
 8000d50:	fbb3 f0f8 	udiv	r0, r3, r8
 8000d54:	fb08 3310 	mls	r3, r8, r0, r3
 8000d58:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000d5c:	fb00 f707 	mul.w	r7, r0, r7
 8000d60:	42a7      	cmp	r7, r4
 8000d62:	d90a      	bls.n	8000d7a <__udivmoddi4+0x92>
 8000d64:	eb1c 0404 	adds.w	r4, ip, r4
 8000d68:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 8000d6c:	f080 810a 	bcs.w	8000f84 <__udivmoddi4+0x29c>
 8000d70:	42a7      	cmp	r7, r4
 8000d72:	f240 8107 	bls.w	8000f84 <__udivmoddi4+0x29c>
 8000d76:	4464      	add	r4, ip
 8000d78:	3802      	subs	r0, #2
 8000d7a:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000d7e:	1be4      	subs	r4, r4, r7
 8000d80:	2600      	movs	r6, #0
 8000d82:	b11d      	cbz	r5, 8000d8c <__udivmoddi4+0xa4>
 8000d84:	40d4      	lsrs	r4, r2
 8000d86:	2300      	movs	r3, #0
 8000d88:	e9c5 4300 	strd	r4, r3, [r5]
 8000d8c:	4631      	mov	r1, r6
 8000d8e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d92:	428b      	cmp	r3, r1
 8000d94:	d909      	bls.n	8000daa <__udivmoddi4+0xc2>
 8000d96:	2d00      	cmp	r5, #0
 8000d98:	f000 80ef 	beq.w	8000f7a <__udivmoddi4+0x292>
 8000d9c:	2600      	movs	r6, #0
 8000d9e:	e9c5 0100 	strd	r0, r1, [r5]
 8000da2:	4630      	mov	r0, r6
 8000da4:	4631      	mov	r1, r6
 8000da6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000daa:	fab3 f683 	clz	r6, r3
 8000dae:	2e00      	cmp	r6, #0
 8000db0:	d14a      	bne.n	8000e48 <__udivmoddi4+0x160>
 8000db2:	428b      	cmp	r3, r1
 8000db4:	d302      	bcc.n	8000dbc <__udivmoddi4+0xd4>
 8000db6:	4282      	cmp	r2, r0
 8000db8:	f200 80f9 	bhi.w	8000fae <__udivmoddi4+0x2c6>
 8000dbc:	1a84      	subs	r4, r0, r2
 8000dbe:	eb61 0303 	sbc.w	r3, r1, r3
 8000dc2:	2001      	movs	r0, #1
 8000dc4:	469e      	mov	lr, r3
 8000dc6:	2d00      	cmp	r5, #0
 8000dc8:	d0e0      	beq.n	8000d8c <__udivmoddi4+0xa4>
 8000dca:	e9c5 4e00 	strd	r4, lr, [r5]
 8000dce:	e7dd      	b.n	8000d8c <__udivmoddi4+0xa4>
 8000dd0:	b902      	cbnz	r2, 8000dd4 <__udivmoddi4+0xec>
 8000dd2:	deff      	udf	#255	; 0xff
 8000dd4:	fab2 f282 	clz	r2, r2
 8000dd8:	2a00      	cmp	r2, #0
 8000dda:	f040 8092 	bne.w	8000f02 <__udivmoddi4+0x21a>
 8000dde:	eba1 010c 	sub.w	r1, r1, ip
 8000de2:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000de6:	fa1f fe8c 	uxth.w	lr, ip
 8000dea:	2601      	movs	r6, #1
 8000dec:	0c20      	lsrs	r0, r4, #16
 8000dee:	fbb1 f3f7 	udiv	r3, r1, r7
 8000df2:	fb07 1113 	mls	r1, r7, r3, r1
 8000df6:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000dfa:	fb0e f003 	mul.w	r0, lr, r3
 8000dfe:	4288      	cmp	r0, r1
 8000e00:	d908      	bls.n	8000e14 <__udivmoddi4+0x12c>
 8000e02:	eb1c 0101 	adds.w	r1, ip, r1
 8000e06:	f103 38ff 	add.w	r8, r3, #4294967295	; 0xffffffff
 8000e0a:	d202      	bcs.n	8000e12 <__udivmoddi4+0x12a>
 8000e0c:	4288      	cmp	r0, r1
 8000e0e:	f200 80cb 	bhi.w	8000fa8 <__udivmoddi4+0x2c0>
 8000e12:	4643      	mov	r3, r8
 8000e14:	1a09      	subs	r1, r1, r0
 8000e16:	b2a4      	uxth	r4, r4
 8000e18:	fbb1 f0f7 	udiv	r0, r1, r7
 8000e1c:	fb07 1110 	mls	r1, r7, r0, r1
 8000e20:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 8000e24:	fb0e fe00 	mul.w	lr, lr, r0
 8000e28:	45a6      	cmp	lr, r4
 8000e2a:	d908      	bls.n	8000e3e <__udivmoddi4+0x156>
 8000e2c:	eb1c 0404 	adds.w	r4, ip, r4
 8000e30:	f100 31ff 	add.w	r1, r0, #4294967295	; 0xffffffff
 8000e34:	d202      	bcs.n	8000e3c <__udivmoddi4+0x154>
 8000e36:	45a6      	cmp	lr, r4
 8000e38:	f200 80bb 	bhi.w	8000fb2 <__udivmoddi4+0x2ca>
 8000e3c:	4608      	mov	r0, r1
 8000e3e:	eba4 040e 	sub.w	r4, r4, lr
 8000e42:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 8000e46:	e79c      	b.n	8000d82 <__udivmoddi4+0x9a>
 8000e48:	f1c6 0720 	rsb	r7, r6, #32
 8000e4c:	40b3      	lsls	r3, r6
 8000e4e:	fa22 fc07 	lsr.w	ip, r2, r7
 8000e52:	ea4c 0c03 	orr.w	ip, ip, r3
 8000e56:	fa20 f407 	lsr.w	r4, r0, r7
 8000e5a:	fa01 f306 	lsl.w	r3, r1, r6
 8000e5e:	431c      	orrs	r4, r3
 8000e60:	40f9      	lsrs	r1, r7
 8000e62:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000e66:	fa00 f306 	lsl.w	r3, r0, r6
 8000e6a:	fbb1 f8f9 	udiv	r8, r1, r9
 8000e6e:	0c20      	lsrs	r0, r4, #16
 8000e70:	fa1f fe8c 	uxth.w	lr, ip
 8000e74:	fb09 1118 	mls	r1, r9, r8, r1
 8000e78:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000e7c:	fb08 f00e 	mul.w	r0, r8, lr
 8000e80:	4288      	cmp	r0, r1
 8000e82:	fa02 f206 	lsl.w	r2, r2, r6
 8000e86:	d90b      	bls.n	8000ea0 <__udivmoddi4+0x1b8>
 8000e88:	eb1c 0101 	adds.w	r1, ip, r1
 8000e8c:	f108 3aff 	add.w	sl, r8, #4294967295	; 0xffffffff
 8000e90:	f080 8088 	bcs.w	8000fa4 <__udivmoddi4+0x2bc>
 8000e94:	4288      	cmp	r0, r1
 8000e96:	f240 8085 	bls.w	8000fa4 <__udivmoddi4+0x2bc>
 8000e9a:	f1a8 0802 	sub.w	r8, r8, #2
 8000e9e:	4461      	add	r1, ip
 8000ea0:	1a09      	subs	r1, r1, r0
 8000ea2:	b2a4      	uxth	r4, r4
 8000ea4:	fbb1 f0f9 	udiv	r0, r1, r9
 8000ea8:	fb09 1110 	mls	r1, r9, r0, r1
 8000eac:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 8000eb0:	fb00 fe0e 	mul.w	lr, r0, lr
 8000eb4:	458e      	cmp	lr, r1
 8000eb6:	d908      	bls.n	8000eca <__udivmoddi4+0x1e2>
 8000eb8:	eb1c 0101 	adds.w	r1, ip, r1
 8000ebc:	f100 34ff 	add.w	r4, r0, #4294967295	; 0xffffffff
 8000ec0:	d26c      	bcs.n	8000f9c <__udivmoddi4+0x2b4>
 8000ec2:	458e      	cmp	lr, r1
 8000ec4:	d96a      	bls.n	8000f9c <__udivmoddi4+0x2b4>
 8000ec6:	3802      	subs	r0, #2
 8000ec8:	4461      	add	r1, ip
 8000eca:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000ece:	fba0 9402 	umull	r9, r4, r0, r2
 8000ed2:	eba1 010e 	sub.w	r1, r1, lr
 8000ed6:	42a1      	cmp	r1, r4
 8000ed8:	46c8      	mov	r8, r9
 8000eda:	46a6      	mov	lr, r4
 8000edc:	d356      	bcc.n	8000f8c <__udivmoddi4+0x2a4>
 8000ede:	d053      	beq.n	8000f88 <__udivmoddi4+0x2a0>
 8000ee0:	b15d      	cbz	r5, 8000efa <__udivmoddi4+0x212>
 8000ee2:	ebb3 0208 	subs.w	r2, r3, r8
 8000ee6:	eb61 010e 	sbc.w	r1, r1, lr
 8000eea:	fa01 f707 	lsl.w	r7, r1, r7
 8000eee:	fa22 f306 	lsr.w	r3, r2, r6
 8000ef2:	40f1      	lsrs	r1, r6
 8000ef4:	431f      	orrs	r7, r3
 8000ef6:	e9c5 7100 	strd	r7, r1, [r5]
 8000efa:	2600      	movs	r6, #0
 8000efc:	4631      	mov	r1, r6
 8000efe:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000f02:	f1c2 0320 	rsb	r3, r2, #32
 8000f06:	40d8      	lsrs	r0, r3
 8000f08:	fa0c fc02 	lsl.w	ip, ip, r2
 8000f0c:	fa21 f303 	lsr.w	r3, r1, r3
 8000f10:	4091      	lsls	r1, r2
 8000f12:	4301      	orrs	r1, r0
 8000f14:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000f18:	fa1f fe8c 	uxth.w	lr, ip
 8000f1c:	fbb3 f0f7 	udiv	r0, r3, r7
 8000f20:	fb07 3610 	mls	r6, r7, r0, r3
 8000f24:	0c0b      	lsrs	r3, r1, #16
 8000f26:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 8000f2a:	fb00 f60e 	mul.w	r6, r0, lr
 8000f2e:	429e      	cmp	r6, r3
 8000f30:	fa04 f402 	lsl.w	r4, r4, r2
 8000f34:	d908      	bls.n	8000f48 <__udivmoddi4+0x260>
 8000f36:	eb1c 0303 	adds.w	r3, ip, r3
 8000f3a:	f100 38ff 	add.w	r8, r0, #4294967295	; 0xffffffff
 8000f3e:	d22f      	bcs.n	8000fa0 <__udivmoddi4+0x2b8>
 8000f40:	429e      	cmp	r6, r3
 8000f42:	d92d      	bls.n	8000fa0 <__udivmoddi4+0x2b8>
 8000f44:	3802      	subs	r0, #2
 8000f46:	4463      	add	r3, ip
 8000f48:	1b9b      	subs	r3, r3, r6
 8000f4a:	b289      	uxth	r1, r1
 8000f4c:	fbb3 f6f7 	udiv	r6, r3, r7
 8000f50:	fb07 3316 	mls	r3, r7, r6, r3
 8000f54:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000f58:	fb06 f30e 	mul.w	r3, r6, lr
 8000f5c:	428b      	cmp	r3, r1
 8000f5e:	d908      	bls.n	8000f72 <__udivmoddi4+0x28a>
 8000f60:	eb1c 0101 	adds.w	r1, ip, r1
 8000f64:	f106 38ff 	add.w	r8, r6, #4294967295	; 0xffffffff
 8000f68:	d216      	bcs.n	8000f98 <__udivmoddi4+0x2b0>
 8000f6a:	428b      	cmp	r3, r1
 8000f6c:	d914      	bls.n	8000f98 <__udivmoddi4+0x2b0>
 8000f6e:	3e02      	subs	r6, #2
 8000f70:	4461      	add	r1, ip
 8000f72:	1ac9      	subs	r1, r1, r3
 8000f74:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 8000f78:	e738      	b.n	8000dec <__udivmoddi4+0x104>
 8000f7a:	462e      	mov	r6, r5
 8000f7c:	4628      	mov	r0, r5
 8000f7e:	e705      	b.n	8000d8c <__udivmoddi4+0xa4>
 8000f80:	4606      	mov	r6, r0
 8000f82:	e6e3      	b.n	8000d4c <__udivmoddi4+0x64>
 8000f84:	4618      	mov	r0, r3
 8000f86:	e6f8      	b.n	8000d7a <__udivmoddi4+0x92>
 8000f88:	454b      	cmp	r3, r9
 8000f8a:	d2a9      	bcs.n	8000ee0 <__udivmoddi4+0x1f8>
 8000f8c:	ebb9 0802 	subs.w	r8, r9, r2
 8000f90:	eb64 0e0c 	sbc.w	lr, r4, ip
 8000f94:	3801      	subs	r0, #1
 8000f96:	e7a3      	b.n	8000ee0 <__udivmoddi4+0x1f8>
 8000f98:	4646      	mov	r6, r8
 8000f9a:	e7ea      	b.n	8000f72 <__udivmoddi4+0x28a>
 8000f9c:	4620      	mov	r0, r4
 8000f9e:	e794      	b.n	8000eca <__udivmoddi4+0x1e2>
 8000fa0:	4640      	mov	r0, r8
 8000fa2:	e7d1      	b.n	8000f48 <__udivmoddi4+0x260>
 8000fa4:	46d0      	mov	r8, sl
 8000fa6:	e77b      	b.n	8000ea0 <__udivmoddi4+0x1b8>
 8000fa8:	3b02      	subs	r3, #2
 8000faa:	4461      	add	r1, ip
 8000fac:	e732      	b.n	8000e14 <__udivmoddi4+0x12c>
 8000fae:	4630      	mov	r0, r6
 8000fb0:	e709      	b.n	8000dc6 <__udivmoddi4+0xde>
 8000fb2:	4464      	add	r4, ip
 8000fb4:	3802      	subs	r0, #2
 8000fb6:	e742      	b.n	8000e3e <__udivmoddi4+0x156>

08000fb8 <__aeabi_idiv0>:
 8000fb8:	4770      	bx	lr
 8000fba:	bf00      	nop

08000fbc <HAL_UART_RxCpltCallback>:
uint32_t count = 0;
int limit_switch = 1;
float ui[2]= {0.0 , 0.0};


void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart){
 8000fbc:	b590      	push	{r4, r7, lr}
 8000fbe:	b0ab      	sub	sp, #172	; 0xac
 8000fc0:	af00      	add	r7, sp, #0
 8000fc2:	6078      	str	r0, [r7, #4]



    double value;
    unsigned long long encoding;
    uint8_t i = 0;
 8000fc4:	2300      	movs	r3, #0
 8000fc6:	f887 30a3 	strb.w	r3, [r7, #163]	; 0xa3
    /* read the first characters */

    memcpy(str,rx_data,sizeof str);
 8000fca:	4a3f      	ldr	r2, [pc, #252]	; (80010c8 <HAL_UART_RxCpltCallback+0x10c>)
 8000fcc:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000fd0:	4611      	mov	r1, r2
 8000fd2:	2278      	movs	r2, #120	; 0x78
 8000fd4:	4618      	mov	r0, r3
 8000fd6:	f005 fc83 	bl	80068e0 <memcpy>

    char  *save_ptr;

    cmd = strtok_r((char*) str, ":", &save_ptr);
 8000fda:	f107 020c 	add.w	r2, r7, #12
 8000fde:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000fe2:	493a      	ldr	r1, [pc, #232]	; (80010cc <HAL_UART_RxCpltCallback+0x110>)
 8000fe4:	4618      	mov	r0, r3
 8000fe6:	f006 f93b 	bl	8007260 <strtok_r>
 8000fea:	f8c7 009c 	str.w	r0, [r7, #156]	; 0x9c

   // printf("%s %d \n",cmd,!strcmp(cmd, "TRJ"));
    //fflush(stdout);

    if(!strcmp(cmd, "TRJ")){
 8000fee:	4938      	ldr	r1, [pc, #224]	; (80010d0 <HAL_UART_RxCpltCallback+0x114>)
 8000ff0:	f8d7 009c 	ldr.w	r0, [r7, #156]	; 0x9c
 8000ff4:	f7ff f8f4 	bl	80001e0 <strcmp>
 8000ff8:	4603      	mov	r3, r0
 8000ffa:	2b00      	cmp	r3, #0
 8000ffc:	d156      	bne.n	80010ac <HAL_UART_RxCpltCallback+0xf0>
    	   count++;
 8000ffe:	4b35      	ldr	r3, [pc, #212]	; (80010d4 <HAL_UART_RxCpltCallback+0x118>)
 8001000:	681b      	ldr	r3, [r3, #0]
 8001002:	3301      	adds	r3, #1
 8001004:	4a33      	ldr	r2, [pc, #204]	; (80010d4 <HAL_UART_RxCpltCallback+0x118>)
 8001006:	6013      	str	r3, [r2, #0]

    	/* trj case*/
        /* READ the data from the serial and populate the corresponding members of the man_t struct 
           these values will be used to set the reference value for the control loop */
        //data = strtok(cmd+sizeof cmd, ":");
	   data = strtok_r(cmd+sizeof cmd, ":",  &save_ptr);
 8001008:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 800100c:	3304      	adds	r3, #4
 800100e:	f107 020c 	add.w	r2, r7, #12
 8001012:	492e      	ldr	r1, [pc, #184]	; (80010cc <HAL_UART_RxCpltCallback+0x110>)
 8001014:	4618      	mov	r0, r3
 8001016:	f006 f923 	bl	8007260 <strtok_r>
 800101a:	f8c7 00a4 	str.w	r0, [r7, #164]	; 0xa4
        while(data != NULL){
 800101e:	e032      	b.n	8001086 <HAL_UART_RxCpltCallback+0xca>
            if(i == 6) break; /* reading penup */
 8001020:	f897 30a3 	ldrb.w	r3, [r7, #163]	; 0xa3
 8001024:	2b06      	cmp	r3, #6
 8001026:	d033      	beq.n	8001090 <HAL_UART_RxCpltCallback+0xd4>
            // value = "0x"; /* will contain the value extracted from the received string */
            encoding = strtoull(data, NULL, 16);
 8001028:	2210      	movs	r2, #16
 800102a:	2100      	movs	r1, #0
 800102c:	f8d7 00a4 	ldr.w	r0, [r7, #164]	; 0xa4
 8001030:	f006 fa3e 	bl	80074b0 <strtoull>
 8001034:	4602      	mov	r2, r0
 8001036:	460b      	mov	r3, r1
 8001038:	e9c7 2304 	strd	r2, r3, [r7, #16]
 800103c:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
            memcpy(&value, &encoding, sizeof value);
 8001040:	e9c7 2306 	strd	r2, r3, [r7, #24]

            // value = strcat(value, data); /* string concatenation REF: https://www.programiz.com/c-programming/library-function/string.h/strcat */
            rbpush((((ringbuffer_t *) &manip)+i), (float) value); /* convert from str to ull -> unsigned long long (uint64_t). REF: https://cplusplus.com/reference/cstdlib/strtoull/ */
 8001044:	f897 30a3 	ldrb.w	r3, [r7, #163]	; 0xa3
 8001048:	222c      	movs	r2, #44	; 0x2c
 800104a:	fb02 f303 	mul.w	r3, r2, r3
 800104e:	4a22      	ldr	r2, [pc, #136]	; (80010d8 <HAL_UART_RxCpltCallback+0x11c>)
 8001050:	189c      	adds	r4, r3, r2
 8001052:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8001056:	4610      	mov	r0, r2
 8001058:	4619      	mov	r1, r3
 800105a:	f7ff fddd 	bl	8000c18 <__aeabi_d2f>
 800105e:	4603      	mov	r3, r0
 8001060:	ee00 3a10 	vmov	s0, r3
 8001064:	4620      	mov	r0, r4
 8001066:	f001 fb71 	bl	800274c <rbpush>
            data = strtok_r(NULL, ":", &save_ptr);
 800106a:	f107 030c 	add.w	r3, r7, #12
 800106e:	461a      	mov	r2, r3
 8001070:	4916      	ldr	r1, [pc, #88]	; (80010cc <HAL_UART_RxCpltCallback+0x110>)
 8001072:	2000      	movs	r0, #0
 8001074:	f006 f8f4 	bl	8007260 <strtok_r>
 8001078:	f8c7 00a4 	str.w	r0, [r7, #164]	; 0xa4
            i++;
 800107c:	f897 30a3 	ldrb.w	r3, [r7, #163]	; 0xa3
 8001080:	3301      	adds	r3, #1
 8001082:	f887 30a3 	strb.w	r3, [r7, #163]	; 0xa3
        while(data != NULL){
 8001086:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 800108a:	2b00      	cmp	r3, #0
 800108c:	d1c8      	bne.n	8001020 <HAL_UART_RxCpltCallback+0x64>
 800108e:	e000      	b.n	8001092 <HAL_UART_RxCpltCallback+0xd6>
            if(i == 6) break; /* reading penup */
 8001090:	bf00      	nop
        }
        rbpush(&manip.penup, (float) atoi(data));
 8001092:	f8d7 00a4 	ldr.w	r0, [r7, #164]	; 0xa4
 8001096:	f005 fbf5 	bl	8006884 <atoi>
 800109a:	ee07 0a90 	vmov	s15, r0
 800109e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80010a2:	eeb0 0a67 	vmov.f32	s0, s15
 80010a6:	480d      	ldr	r0, [pc, #52]	; (80010dc <HAL_UART_RxCpltCallback+0x120>)
 80010a8:	f001 fb50 	bl	800274c <rbpush>
    }else{ /* default case */

    }
    /* wait again for incoming data */
    HAL_UART_Receive_DMA(huart, rx_data, (uint8_t) DATA_SZ); /* DATA_SZ bytes of data for each reception */
 80010ac:	2278      	movs	r2, #120	; 0x78
 80010ae:	4906      	ldr	r1, [pc, #24]	; (80010c8 <HAL_UART_RxCpltCallback+0x10c>)
 80010b0:	6878      	ldr	r0, [r7, #4]
 80010b2:	f004 fb32 	bl	800571a <HAL_UART_Receive_DMA>


    //__enable_irq();

       return
	   count++;
 80010b6:	4b07      	ldr	r3, [pc, #28]	; (80010d4 <HAL_UART_RxCpltCallback+0x118>)
 80010b8:	681b      	ldr	r3, [r3, #0]
 80010ba:	3301      	adds	r3, #1
 80010bc:	4a05      	ldr	r2, [pc, #20]	; (80010d4 <HAL_UART_RxCpltCallback+0x118>)
 80010be:	6013      	str	r3, [r2, #0]

		  //HAL_UART_Receive_DMA(huart, rx_data, 121);



}
 80010c0:	37ac      	adds	r7, #172	; 0xac
 80010c2:	46bd      	mov	sp, r7
 80010c4:	bd90      	pop	{r4, r7, pc}
 80010c6:	bf00      	nop
 80010c8:	200001fc 	.word	0x200001fc
 80010cc:	08009620 	.word	0x08009620
 80010d0:	08009624 	.word	0x08009624
 80010d4:	200005b4 	.word	0x200005b4
 80010d8:	20000274 	.word	0x20000274
 80010dc:	2000037c 	.word	0x2000037c

080010e0 <HAL_GPIO_EXTI_Callback>:

void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin){
 80010e0:	b580      	push	{r7, lr}
 80010e2:	b084      	sub	sp, #16
 80010e4:	af00      	add	r7, sp, #0
 80010e6:	4603      	mov	r3, r0
 80010e8:	80fb      	strh	r3, [r7, #6]
    // TODO: Implement limit switch handling
    uint32_t now;
    now = HAL_GetTick();
 80010ea:	f002 f81f 	bl	800312c <HAL_GetTick>
 80010ee:	60f8      	str	r0, [r7, #12]
    if((now - previous_trigger) > DEBOUNCE_DELAY){
 80010f0:	4b10      	ldr	r3, [pc, #64]	; (8001134 <HAL_GPIO_EXTI_Callback+0x54>)
 80010f2:	681b      	ldr	r3, [r3, #0]
 80010f4:	68fa      	ldr	r2, [r7, #12]
 80010f6:	1ad3      	subs	r3, r2, r3
 80010f8:	2b32      	cmp	r3, #50	; 0x32
 80010fa:	d916      	bls.n	800112a <HAL_GPIO_EXTI_Callback+0x4a>
        if(!triggered){
 80010fc:	4b0e      	ldr	r3, [pc, #56]	; (8001138 <HAL_GPIO_EXTI_Callback+0x58>)
 80010fe:	781b      	ldrb	r3, [r3, #0]
 8001100:	2b00      	cmp	r3, #0
 8001102:	d108      	bne.n	8001116 <HAL_GPIO_EXTI_Callback+0x36>
          limit_switch *= -1;
 8001104:	4b0d      	ldr	r3, [pc, #52]	; (800113c <HAL_GPIO_EXTI_Callback+0x5c>)
 8001106:	681b      	ldr	r3, [r3, #0]
 8001108:	425b      	negs	r3, r3
 800110a:	4a0c      	ldr	r2, [pc, #48]	; (800113c <HAL_GPIO_EXTI_Callback+0x5c>)
 800110c:	6013      	str	r3, [r2, #0]
            // SECTION - DEBUG
            HAL_GPIO_TogglePin(LD2_GPIO_Port, LD2_Pin);
 800110e:	2120      	movs	r1, #32
 8001110:	480b      	ldr	r0, [pc, #44]	; (8001140 <HAL_GPIO_EXTI_Callback+0x60>)
 8001112:	f002 feec 	bl	8003eee <HAL_GPIO_TogglePin>
            // !SECTION - DEBUG
        }
        triggered = 1-triggered;
 8001116:	4b08      	ldr	r3, [pc, #32]	; (8001138 <HAL_GPIO_EXTI_Callback+0x58>)
 8001118:	781b      	ldrb	r3, [r3, #0]
 800111a:	f1c3 0301 	rsb	r3, r3, #1
 800111e:	b2da      	uxtb	r2, r3
 8001120:	4b05      	ldr	r3, [pc, #20]	; (8001138 <HAL_GPIO_EXTI_Callback+0x58>)
 8001122:	701a      	strb	r2, [r3, #0]
        previous_trigger = now;
 8001124:	4a03      	ldr	r2, [pc, #12]	; (8001134 <HAL_GPIO_EXTI_Callback+0x54>)
 8001126:	68fb      	ldr	r3, [r7, #12]
 8001128:	6013      	str	r3, [r2, #0]
    }
}
 800112a:	bf00      	nop
 800112c:	3710      	adds	r7, #16
 800112e:	46bd      	mov	sp, r7
 8001130:	bd80      	pop	{r7, pc}
 8001132:	bf00      	nop
 8001134:	2000056c 	.word	0x2000056c
 8001138:	20000570 	.word	0x20000570
 800113c:	20000000 	.word	0x20000000
 8001140:	40020000 	.word	0x40020000

08001144 <HAL_TIM_PeriodElapsedCallback>:


void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim){
 8001144:	b580      	push	{r7, lr}
 8001146:	b082      	sub	sp, #8
 8001148:	af00      	add	r7, sp, #0
 800114a:	6078      	str	r0, [r7, #4]
	if(htim->Instance == TIM10){
 800114c:	687b      	ldr	r3, [r7, #4]
 800114e:	681b      	ldr	r3, [r3, #0]
 8001150:	4a04      	ldr	r2, [pc, #16]	; (8001164 <HAL_TIM_PeriodElapsedCallback+0x20>)
 8001152:	4293      	cmp	r3, r2
 8001154:	d102      	bne.n	800115c <HAL_TIM_PeriodElapsedCallback+0x18>
		/* check if it is the proper instance */
		read_encoders(&manip);
 8001156:	4804      	ldr	r0, [pc, #16]	; (8001168 <HAL_TIM_PeriodElapsedCallback+0x24>)
 8001158:	f000 fa4e 	bl	80015f8 <read_encoders>

	}
}
 800115c:	bf00      	nop
 800115e:	3708      	adds	r7, #8
 8001160:	46bd      	mov	sp, r7
 8001162:	bd80      	pop	{r7, pc}
 8001164:	40014400 	.word	0x40014400
 8001168:	20000274 	.word	0x20000274

0800116c <ITM_Sendchar>:

#define DEMCR               *((volatile uint32_t*) 0xE000EDFCU)
#define ITM_STIMULUS_PORT0  *((volatile uint32_t*) 0xE0000000)
#define ITM_TRACE_EN        *((volatile uint32_t*) 0xE0000E00)

void ITM_Sendchar(uint8_t ch){
 800116c:	b480      	push	{r7}
 800116e:	b083      	sub	sp, #12
 8001170:	af00      	add	r7, sp, #0
 8001172:	4603      	mov	r3, r0
 8001174:	71fb      	strb	r3, [r7, #7]

	// Enable TRCENA
	DEMCR |= (1<<24);
 8001176:	4b0f      	ldr	r3, [pc, #60]	; (80011b4 <ITM_Sendchar+0x48>)
 8001178:	681b      	ldr	r3, [r3, #0]
 800117a:	4a0e      	ldr	r2, [pc, #56]	; (80011b4 <ITM_Sendchar+0x48>)
 800117c:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8001180:	6013      	str	r3, [r2, #0]

	//Enable Stimulus Port0
	ITM_TRACE_EN |= (1<<0);
 8001182:	4b0d      	ldr	r3, [pc, #52]	; (80011b8 <ITM_Sendchar+0x4c>)
 8001184:	681b      	ldr	r3, [r3, #0]
 8001186:	4a0c      	ldr	r2, [pc, #48]	; (80011b8 <ITM_Sendchar+0x4c>)
 8001188:	f043 0301 	orr.w	r3, r3, #1
 800118c:	6013      	str	r3, [r2, #0]

	// Read FIFO Status in bit[0]:
	while(! (ITM_STIMULUS_PORT0 & 1));
 800118e:	bf00      	nop
 8001190:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 8001194:	681b      	ldr	r3, [r3, #0]
 8001196:	f003 0301 	and.w	r3, r3, #1
 800119a:	2b00      	cmp	r3, #0
 800119c:	d0f8      	beq.n	8001190 <ITM_Sendchar+0x24>

	// Write to IT Stimulus Port0
	ITM_STIMULUS_PORT0 = ch;
 800119e:	f04f 4260 	mov.w	r2, #3758096384	; 0xe0000000
 80011a2:	79fb      	ldrb	r3, [r7, #7]
 80011a4:	6013      	str	r3, [r2, #0]
}
 80011a6:	bf00      	nop
 80011a8:	370c      	adds	r7, #12
 80011aa:	46bd      	mov	sp, r7
 80011ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011b0:	4770      	bx	lr
 80011b2:	bf00      	nop
 80011b4:	e000edfc 	.word	0xe000edfc
 80011b8:	e0000e00 	.word	0xe0000e00

080011bc <_write>:

int _write(int file,char *ptr, int len){
 80011bc:	b580      	push	{r7, lr}
 80011be:	b086      	sub	sp, #24
 80011c0:	af00      	add	r7, sp, #0
 80011c2:	60f8      	str	r0, [r7, #12]
 80011c4:	60b9      	str	r1, [r7, #8]
 80011c6:	607a      	str	r2, [r7, #4]

	int DataIdx;
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80011c8:	2300      	movs	r3, #0
 80011ca:	617b      	str	r3, [r7, #20]
 80011cc:	e009      	b.n	80011e2 <_write+0x26>
	{
		ITM_Sendchar(*ptr++);
 80011ce:	68bb      	ldr	r3, [r7, #8]
 80011d0:	1c5a      	adds	r2, r3, #1
 80011d2:	60ba      	str	r2, [r7, #8]
 80011d4:	781b      	ldrb	r3, [r3, #0]
 80011d6:	4618      	mov	r0, r3
 80011d8:	f7ff ffc8 	bl	800116c <ITM_Sendchar>
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80011dc:	697b      	ldr	r3, [r7, #20]
 80011de:	3301      	adds	r3, #1
 80011e0:	617b      	str	r3, [r7, #20]
 80011e2:	697a      	ldr	r2, [r7, #20]
 80011e4:	687b      	ldr	r3, [r7, #4]
 80011e6:	429a      	cmp	r2, r3
 80011e8:	dbf1      	blt.n	80011ce <_write+0x12>
	}
	return len;
 80011ea:	687b      	ldr	r3, [r7, #4]

}
 80011ec:	4618      	mov	r0, r3
 80011ee:	3718      	adds	r7, #24
 80011f0:	46bd      	mov	sp, r7
 80011f2:	bd80      	pop	{r7, pc}

080011f4 <init_man>:
- TIM_HandleTypeDef *htim2: pointer to the timer used to decode the output of the second encode;
@outputs: 
- void;
@#
*/
void init_man(man_t *manip, TIM_HandleTypeDef *htim1, TIM_HandleTypeDef *htim2){
 80011f4:	b580      	push	{r7, lr}
 80011f6:	b086      	sub	sp, #24
 80011f8:	af00      	add	r7, sp, #0
 80011fa:	60f8      	str	r0, [r7, #12]
 80011fc:	60b9      	str	r1, [r7, #8]
 80011fe:	607a      	str	r2, [r7, #4]
    uint8_t i;
    // initialize all the ring buffers
    for(i = 0; i < 14; i++){
 8001200:	2300      	movs	r3, #0
 8001202:	75fb      	strb	r3, [r7, #23]
 8001204:	e00b      	b.n	800121e <init_man+0x2a>
        rbclear((((ringbuffer_t *) manip)+i));
 8001206:	7dfb      	ldrb	r3, [r7, #23]
 8001208:	222c      	movs	r2, #44	; 0x2c
 800120a:	fb02 f303 	mul.w	r3, r2, r3
 800120e:	68fa      	ldr	r2, [r7, #12]
 8001210:	4413      	add	r3, r2
 8001212:	4618      	mov	r0, r3
 8001214:	f001 fb78 	bl	8002908 <rbclear>
    for(i = 0; i < 14; i++){
 8001218:	7dfb      	ldrb	r3, [r7, #23]
 800121a:	3301      	adds	r3, #1
 800121c:	75fb      	strb	r3, [r7, #23]
 800121e:	7dfb      	ldrb	r3, [r7, #23]
 8001220:	2b0d      	cmp	r3, #13
 8001222:	d9f0      	bls.n	8001206 <init_man+0x12>
    }
    // initialize the inertia and coriolis matrices
    for(i = 0; i < 4; i++){
 8001224:	2300      	movs	r3, #0
 8001226:	75fb      	strb	r3, [r7, #23]
 8001228:	e012      	b.n	8001250 <init_man+0x5c>
        manip->B[i] = (float) 0;
 800122a:	7dfb      	ldrb	r3, [r7, #23]
 800122c:	68fa      	ldr	r2, [r7, #12]
 800122e:	339a      	adds	r3, #154	; 0x9a
 8001230:	009b      	lsls	r3, r3, #2
 8001232:	4413      	add	r3, r2
 8001234:	f04f 0200 	mov.w	r2, #0
 8001238:	601a      	str	r2, [r3, #0]
        manip->C[i] = (float) 0;
 800123a:	7dfb      	ldrb	r3, [r7, #23]
 800123c:	68fa      	ldr	r2, [r7, #12]
 800123e:	339e      	adds	r3, #158	; 0x9e
 8001240:	009b      	lsls	r3, r3, #2
 8001242:	4413      	add	r3, r2
 8001244:	f04f 0200 	mov.w	r2, #0
 8001248:	601a      	str	r2, [r3, #0]
    for(i = 0; i < 4; i++){
 800124a:	7dfb      	ldrb	r3, [r7, #23]
 800124c:	3301      	adds	r3, #1
 800124e:	75fb      	strb	r3, [r7, #23]
 8001250:	7dfb      	ldrb	r3, [r7, #23]
 8001252:	2b03      	cmp	r3, #3
 8001254:	d9e9      	bls.n	800122a <init_man+0x36>
    }
    manip->htim_encoder1 = htim1;
 8001256:	68fb      	ldr	r3, [r7, #12]
 8001258:	68ba      	ldr	r2, [r7, #8]
 800125a:	f8c3 2288 	str.w	r2, [r3, #648]	; 0x288
    manip->htim_encoder2 = htim2;
 800125e:	68fb      	ldr	r3, [r7, #12]
 8001260:	687a      	ldr	r2, [r7, #4]
 8001262:	f8c3 228c 	str.w	r2, [r3, #652]	; 0x28c
}
 8001266:	bf00      	nop
 8001268:	3718      	adds	r7, #24
 800126a:	46bd      	mov	sp, r7
 800126c:	bd80      	pop	{r7, pc}
	...

08001270 <speed_estimation>:
- float *a_est: pointer to the variable that will hold the acceleration estimation;
@outputs: 
- void;
@#
*/
void speed_estimation(ringbuffer_t *q_actual, ringbuffer_t *dq_actual, ringbuffer_t *ddq_actual, float reduction, float *v_est, float *a_est){
 8001270:	b5b0      	push	{r4, r5, r7, lr}
 8001272:	b0d6      	sub	sp, #344	; 0x158
 8001274:	af00      	add	r7, sp, #0
 8001276:	f507 74ac 	add.w	r4, r7, #344	; 0x158
 800127a:	f5a4 74a2 	sub.w	r4, r4, #324	; 0x144
 800127e:	6020      	str	r0, [r4, #0]
 8001280:	f507 70ac 	add.w	r0, r7, #344	; 0x158
 8001284:	f5a0 70a4 	sub.w	r0, r0, #328	; 0x148
 8001288:	6001      	str	r1, [r0, #0]
 800128a:	f507 71ac 	add.w	r1, r7, #344	; 0x158
 800128e:	f5a1 71a6 	sub.w	r1, r1, #332	; 0x14c
 8001292:	600a      	str	r2, [r1, #0]
 8001294:	f507 72ac 	add.w	r2, r7, #344	; 0x158
 8001298:	f5a2 72a8 	sub.w	r2, r2, #336	; 0x150
 800129c:	ed82 0a00 	vstr	s0, [r2]
 80012a0:	f507 72ac 	add.w	r2, r7, #344	; 0x158
 80012a4:	f5a2 72aa 	sub.w	r2, r2, #340	; 0x154
 80012a8:	6013      	str	r3, [r2, #0]
	*a_est = (a[3]-a[2])/T_S;
    return;
    */

    float prev, succ, vel,acc, a, b;
    succ=0;
 80012aa:	f507 73ac 	add.w	r3, r7, #344	; 0x158
 80012ae:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 80012b2:	f04f 0200 	mov.w	r2, #0
 80012b6:	601a      	str	r2, [r3, #0]
    prev=0;
 80012b8:	f507 73ac 	add.w	r3, r7, #344	; 0x158
 80012bc:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 80012c0:	f04f 0200 	mov.w	r2, #0
 80012c4:	601a      	str	r2, [r3, #0]
    for(i = 0; i < 5; i++){
 80012c6:	2300      	movs	r3, #0
 80012c8:	f887 3157 	strb.w	r3, [r7, #343]	; 0x157
 80012cc:	e023      	b.n	8001316 <speed_estimation+0xa6>
    	rbget(q_actual, i, &a);
 80012ce:	f997 1157 	ldrsb.w	r1, [r7, #343]	; 0x157
 80012d2:	f107 021c 	add.w	r2, r7, #28
 80012d6:	f507 73ac 	add.w	r3, r7, #344	; 0x158
 80012da:	f5a3 73a2 	sub.w	r3, r3, #324	; 0x144
 80012de:	6818      	ldr	r0, [r3, #0]
 80012e0:	f001 fad2 	bl	8002888 <rbget>
    	prev+=a;
 80012e4:	f507 73ac 	add.w	r3, r7, #344	; 0x158
 80012e8:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 80012ec:	ed93 7a00 	vldr	s14, [r3]
 80012f0:	f507 73ac 	add.w	r3, r7, #344	; 0x158
 80012f4:	f5a3 739e 	sub.w	r3, r3, #316	; 0x13c
 80012f8:	edd3 7a00 	vldr	s15, [r3]
 80012fc:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001300:	f507 73ac 	add.w	r3, r7, #344	; 0x158
 8001304:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 8001308:	edc3 7a00 	vstr	s15, [r3]
    for(i = 0; i < 5; i++){
 800130c:	f897 3157 	ldrb.w	r3, [r7, #343]	; 0x157
 8001310:	3301      	adds	r3, #1
 8001312:	f887 3157 	strb.w	r3, [r7, #343]	; 0x157
 8001316:	f897 3157 	ldrb.w	r3, [r7, #343]	; 0x157
 800131a:	2b04      	cmp	r3, #4
 800131c:	d9d7      	bls.n	80012ce <speed_estimation+0x5e>
    }
    for(i = 0; i < 5; i++){
 800131e:	2300      	movs	r3, #0
 8001320:	f887 3157 	strb.w	r3, [r7, #343]	; 0x157
 8001324:	e026      	b.n	8001374 <speed_estimation+0x104>
    	rbget(q_actual, 5+i, &a);
 8001326:	f897 3157 	ldrb.w	r3, [r7, #343]	; 0x157
 800132a:	3305      	adds	r3, #5
 800132c:	b2db      	uxtb	r3, r3
 800132e:	b259      	sxtb	r1, r3
 8001330:	f107 021c 	add.w	r2, r7, #28
 8001334:	f507 73ac 	add.w	r3, r7, #344	; 0x158
 8001338:	f5a3 73a2 	sub.w	r3, r3, #324	; 0x144
 800133c:	6818      	ldr	r0, [r3, #0]
 800133e:	f001 faa3 	bl	8002888 <rbget>
    	succ+=a;
 8001342:	f507 73ac 	add.w	r3, r7, #344	; 0x158
 8001346:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 800134a:	ed93 7a00 	vldr	s14, [r3]
 800134e:	f507 73ac 	add.w	r3, r7, #344	; 0x158
 8001352:	f5a3 739e 	sub.w	r3, r3, #316	; 0x13c
 8001356:	edd3 7a00 	vldr	s15, [r3]
 800135a:	ee77 7a27 	vadd.f32	s15, s14, s15
 800135e:	f507 73ac 	add.w	r3, r7, #344	; 0x158
 8001362:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8001366:	edc3 7a00 	vstr	s15, [r3]
    for(i = 0; i < 5; i++){
 800136a:	f897 3157 	ldrb.w	r3, [r7, #343]	; 0x157
 800136e:	3301      	adds	r3, #1
 8001370:	f887 3157 	strb.w	r3, [r7, #343]	; 0x157
 8001374:	f897 3157 	ldrb.w	r3, [r7, #343]	; 0x157
 8001378:	2b04      	cmp	r3, #4
 800137a:	d9d4      	bls.n	8001326 <speed_estimation+0xb6>
    }
    prev /=5;
 800137c:	f507 73ac 	add.w	r3, r7, #344	; 0x158
 8001380:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 8001384:	ed93 7a00 	vldr	s14, [r3]
 8001388:	eef1 6a04 	vmov.f32	s13, #20	; 0x40a00000  5.0
 800138c:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001390:	f507 73ac 	add.w	r3, r7, #344	; 0x158
 8001394:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 8001398:	edc3 7a00 	vstr	s15, [r3]
    succ /=5;
 800139c:	f507 73ac 	add.w	r3, r7, #344	; 0x158
 80013a0:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 80013a4:	ed93 7a00 	vldr	s14, [r3]
 80013a8:	eef1 6a04 	vmov.f32	s13, #20	; 0x40a00000  5.0
 80013ac:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80013b0:	f507 73ac 	add.w	r3, r7, #344	; 0x158
 80013b4:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 80013b8:	edc3 7a00 	vstr	s15, [r3]



    //rbget(q_actual,RBUF_SZ-1, &pos_succ);
    //rbget(q_actual,RBUF_SZ-2, &pos_prev);
    rblast(dq_actual,&vel);
 80013bc:	f107 0224 	add.w	r2, r7, #36	; 0x24
 80013c0:	f507 73ac 	add.w	r3, r7, #344	; 0x158
 80013c4:	f5a3 73a4 	sub.w	r3, r3, #328	; 0x148
 80013c8:	4611      	mov	r1, r2
 80013ca:	6818      	ldr	r0, [r3, #0]
 80013cc:	f001 fa2c 	bl	8002828 <rblast>


    *v_est=0.8546*vel+((1-0.8546)*(succ-prev)/(T_C*5) );
 80013d0:	f507 73ac 	add.w	r3, r7, #344	; 0x158
 80013d4:	f5a3 739a 	sub.w	r3, r3, #308	; 0x134
 80013d8:	681b      	ldr	r3, [r3, #0]
 80013da:	4618      	mov	r0, r3
 80013dc:	f7ff f8cc 	bl	8000578 <__aeabi_f2d>
 80013e0:	a34f      	add	r3, pc, #316	; (adr r3, 8001520 <speed_estimation+0x2b0>)
 80013e2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80013e6:	f7ff f91f 	bl	8000628 <__aeabi_dmul>
 80013ea:	4602      	mov	r2, r0
 80013ec:	460b      	mov	r3, r1
 80013ee:	4614      	mov	r4, r2
 80013f0:	461d      	mov	r5, r3
 80013f2:	f507 73ac 	add.w	r3, r7, #344	; 0x158
 80013f6:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 80013fa:	ed93 7a00 	vldr	s14, [r3]
 80013fe:	f507 73ac 	add.w	r3, r7, #344	; 0x158
 8001402:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 8001406:	edd3 7a00 	vldr	s15, [r3]
 800140a:	ee77 7a67 	vsub.f32	s15, s14, s15
 800140e:	ee17 0a90 	vmov	r0, s15
 8001412:	f7ff f8b1 	bl	8000578 <__aeabi_f2d>
 8001416:	a344      	add	r3, pc, #272	; (adr r3, 8001528 <speed_estimation+0x2b8>)
 8001418:	e9d3 2300 	ldrd	r2, r3, [r3]
 800141c:	f7ff f904 	bl	8000628 <__aeabi_dmul>
 8001420:	4602      	mov	r2, r0
 8001422:	460b      	mov	r3, r1
 8001424:	4610      	mov	r0, r2
 8001426:	4619      	mov	r1, r3
 8001428:	a341      	add	r3, pc, #260	; (adr r3, 8001530 <speed_estimation+0x2c0>)
 800142a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800142e:	f7ff fa25 	bl	800087c <__aeabi_ddiv>
 8001432:	4602      	mov	r2, r0
 8001434:	460b      	mov	r3, r1
 8001436:	4620      	mov	r0, r4
 8001438:	4629      	mov	r1, r5
 800143a:	f7fe ff3f 	bl	80002bc <__adddf3>
 800143e:	4602      	mov	r2, r0
 8001440:	460b      	mov	r3, r1
 8001442:	4610      	mov	r0, r2
 8001444:	4619      	mov	r1, r3
 8001446:	f7ff fbe7 	bl	8000c18 <__aeabi_d2f>
 800144a:	4602      	mov	r2, r0
 800144c:	f507 73ac 	add.w	r3, r7, #344	; 0x158
 8001450:	f5a3 73aa 	sub.w	r3, r3, #340	; 0x154
 8001454:	681b      	ldr	r3, [r3, #0]
 8001456:	601a      	str	r2, [r3, #0]


    rbget(dq_actual, RBUF_SZ-1, &succ);
 8001458:	f107 0228 	add.w	r2, r7, #40	; 0x28
 800145c:	f507 73ac 	add.w	r3, r7, #344	; 0x158
 8001460:	f5a3 73a4 	sub.w	r3, r3, #328	; 0x148
 8001464:	2109      	movs	r1, #9
 8001466:	6818      	ldr	r0, [r3, #0]
 8001468:	f001 fa0e 	bl	8002888 <rbget>
    rbget(dq_actual, RBUF_SZ-2, &prev);
 800146c:	f107 022c 	add.w	r2, r7, #44	; 0x2c
 8001470:	f507 73ac 	add.w	r3, r7, #344	; 0x158
 8001474:	f5a3 73a4 	sub.w	r3, r3, #328	; 0x148
 8001478:	2108      	movs	r1, #8
 800147a:	6818      	ldr	r0, [r3, #0]
 800147c:	f001 fa04 	bl	8002888 <rbget>
    //*a_est = (succ-prev)/T_C;
    rblast(ddq_actual,&acc);
 8001480:	f107 0220 	add.w	r2, r7, #32
 8001484:	f507 73ac 	add.w	r3, r7, #344	; 0x158
 8001488:	f5a3 73a6 	sub.w	r3, r3, #332	; 0x14c
 800148c:	4611      	mov	r1, r2
 800148e:	6818      	ldr	r0, [r3, #0]
 8001490:	f001 f9ca 	bl	8002828 <rblast>
    *a_est= 0.9245*acc+((1- 0.9245)*(succ-prev)/(T_C) );
 8001494:	f507 73ac 	add.w	r3, r7, #344	; 0x158
 8001498:	f5a3 739c 	sub.w	r3, r3, #312	; 0x138
 800149c:	681b      	ldr	r3, [r3, #0]
 800149e:	4618      	mov	r0, r3
 80014a0:	f7ff f86a 	bl	8000578 <__aeabi_f2d>
 80014a4:	a324      	add	r3, pc, #144	; (adr r3, 8001538 <speed_estimation+0x2c8>)
 80014a6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80014aa:	f7ff f8bd 	bl	8000628 <__aeabi_dmul>
 80014ae:	4602      	mov	r2, r0
 80014b0:	460b      	mov	r3, r1
 80014b2:	4614      	mov	r4, r2
 80014b4:	461d      	mov	r5, r3
 80014b6:	f507 73ac 	add.w	r3, r7, #344	; 0x158
 80014ba:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 80014be:	ed93 7a00 	vldr	s14, [r3]
 80014c2:	f507 73ac 	add.w	r3, r7, #344	; 0x158
 80014c6:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 80014ca:	edd3 7a00 	vldr	s15, [r3]
 80014ce:	ee77 7a67 	vsub.f32	s15, s14, s15
 80014d2:	ee17 0a90 	vmov	r0, s15
 80014d6:	f7ff f84f 	bl	8000578 <__aeabi_f2d>
 80014da:	a319      	add	r3, pc, #100	; (adr r3, 8001540 <speed_estimation+0x2d0>)
 80014dc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80014e0:	f7ff f8a2 	bl	8000628 <__aeabi_dmul>
 80014e4:	4602      	mov	r2, r0
 80014e6:	460b      	mov	r3, r1
 80014e8:	4610      	mov	r0, r2
 80014ea:	4619      	mov	r1, r3
 80014ec:	a316      	add	r3, pc, #88	; (adr r3, 8001548 <speed_estimation+0x2d8>)
 80014ee:	e9d3 2300 	ldrd	r2, r3, [r3]
 80014f2:	f7ff f9c3 	bl	800087c <__aeabi_ddiv>
 80014f6:	4602      	mov	r2, r0
 80014f8:	460b      	mov	r3, r1
 80014fa:	4620      	mov	r0, r4
 80014fc:	4629      	mov	r1, r5
 80014fe:	f7fe fedd 	bl	80002bc <__adddf3>
 8001502:	4602      	mov	r2, r0
 8001504:	460b      	mov	r3, r1
 8001506:	4610      	mov	r0, r2
 8001508:	4619      	mov	r1, r3
 800150a:	f7ff fb85 	bl	8000c18 <__aeabi_d2f>
 800150e:	4602      	mov	r2, r0
 8001510:	f8d7 3168 	ldr.w	r3, [r7, #360]	; 0x168
 8001514:	601a      	str	r2, [r3, #0]


}
 8001516:	bf00      	nop
 8001518:	f507 77ac 	add.w	r7, r7, #344	; 0x158
 800151c:	46bd      	mov	sp, r7
 800151e:	bdb0      	pop	{r4, r5, r7, pc}
 8001520:	19652bd4 	.word	0x19652bd4
 8001524:	3feb58e2 	.word	0x3feb58e2
 8001528:	9a6b50b0 	.word	0x9a6b50b0
 800152c:	3fc29c77 	.word	0x3fc29c77
 8001530:	9999999a 	.word	0x9999999a
 8001534:	3fa99999 	.word	0x3fa99999
 8001538:	0624dd2f 	.word	0x0624dd2f
 800153c:	3fed9581 	.word	0x3fed9581
 8001540:	ced91688 	.word	0xced91688
 8001544:	3fb353f7 	.word	0x3fb353f7
 8001548:	47ae147b 	.word	0x47ae147b
 800154c:	3f847ae1 	.word	0x3f847ae1

08001550 <init_rate>:
- uint32_t ms: number of millisecond that define the rate;
@outputs: 
- void;
@#
*/
void init_rate(rate_t *rate, uint32_t ms){
 8001550:	b580      	push	{r7, lr}
 8001552:	b082      	sub	sp, #8
 8001554:	af00      	add	r7, sp, #0
 8001556:	6078      	str	r0, [r7, #4]
 8001558:	6039      	str	r1, [r7, #0]
    rate->last_time = HAL_GetTick();
 800155a:	f001 fde7 	bl	800312c <HAL_GetTick>
 800155e:	4602      	mov	r2, r0
 8001560:	687b      	ldr	r3, [r7, #4]
 8001562:	601a      	str	r2, [r3, #0]
    rate->delta_time = ms;
 8001564:	687b      	ldr	r3, [r7, #4]
 8001566:	683a      	ldr	r2, [r7, #0]
 8001568:	605a      	str	r2, [r3, #4]
}
 800156a:	bf00      	nop
 800156c:	3708      	adds	r7, #8
 800156e:	46bd      	mov	sp, r7
 8001570:	bd80      	pop	{r7, pc}

08001572 <rate_sleep>:
- rate_t *rate: pointer to the rate struct;
@outputs: 
- void;
@#
*/
void rate_sleep(rate_t *rate){
 8001572:	b580      	push	{r7, lr}
 8001574:	b084      	sub	sp, #16
 8001576:	af00      	add	r7, sp, #0
 8001578:	6078      	str	r0, [r7, #4]
    float now, interval;
    now = HAL_GetTick();
 800157a:	f001 fdd7 	bl	800312c <HAL_GetTick>
 800157e:	ee07 0a90 	vmov	s15, r0
 8001582:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001586:	edc7 7a03 	vstr	s15, [r7, #12]
    interval = (uint32_t) (now - rate->last_time); /* time passed from the last rate_sleep call */
 800158a:	687b      	ldr	r3, [r7, #4]
 800158c:	681b      	ldr	r3, [r3, #0]
 800158e:	ee07 3a90 	vmov	s15, r3
 8001592:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001596:	ed97 7a03 	vldr	s14, [r7, #12]
 800159a:	ee77 7a67 	vsub.f32	s15, s14, s15
 800159e:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80015a2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80015a6:	edc7 7a02 	vstr	s15, [r7, #8]
    /* wait until enough time has passed from the last rate_sleep call */
    if(interval < rate->delta_time){
 80015aa:	687b      	ldr	r3, [r7, #4]
 80015ac:	685b      	ldr	r3, [r3, #4]
 80015ae:	ee07 3a90 	vmov	s15, r3
 80015b2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80015b6:	ed97 7a02 	vldr	s14, [r7, #8]
 80015ba:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80015be:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80015c2:	d50f      	bpl.n	80015e4 <rate_sleep+0x72>
        HAL_Delay(rate->delta_time-interval);
 80015c4:	687b      	ldr	r3, [r7, #4]
 80015c6:	685b      	ldr	r3, [r3, #4]
 80015c8:	ee07 3a90 	vmov	s15, r3
 80015cc:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 80015d0:	edd7 7a02 	vldr	s15, [r7, #8]
 80015d4:	ee77 7a67 	vsub.f32	s15, s14, s15
 80015d8:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80015dc:	ee17 0a90 	vmov	r0, s15
 80015e0:	f001 fdb0 	bl	8003144 <HAL_Delay>
    }
    /* if enough time has passed, save the time stamp and go on with the process */
    rate->last_time = HAL_GetTick();
 80015e4:	f001 fda2 	bl	800312c <HAL_GetTick>
 80015e8:	4602      	mov	r2, r0
 80015ea:	687b      	ldr	r3, [r7, #4]
 80015ec:	601a      	str	r2, [r3, #0]
    return;
 80015ee:	bf00      	nop
}
 80015f0:	3710      	adds	r7, #16
 80015f2:	46bd      	mov	sp, r7
 80015f4:	bd80      	pop	{r7, pc}
	...

080015f8 <read_encoders>:
@inputs: 
- man_t *manip: pointer to the manipulator struct that holds both the desired and actual motor positions, speeds and accelerations;
@outputs: outputs
@#
*/
void read_encoders(man_t *manip){
 80015f8:	b5b0      	push	{r4, r5, r7, lr}
 80015fa:	b088      	sub	sp, #32
 80015fc:	af00      	add	r7, sp, #0
 80015fe:	6078      	str	r0, [r7, #4]
    uint16_t counter; 
    float displacement1, displacement2;
    // float v_est, a_est; /* used to hold temporarily the estimations of speed and acceleration */
    TIM_HandleTypeDef *htim1, *htim2;

    htim1 = manip->htim_encoder1; /* pointer to the timer struct that decodes the first encoder output */
 8001600:	687b      	ldr	r3, [r7, #4]
 8001602:	f8d3 3288 	ldr.w	r3, [r3, #648]	; 0x288
 8001606:	613b      	str	r3, [r7, #16]
    htim2 = manip->htim_encoder2; /* pointer to the timer struct that decodes the first encoder output */
 8001608:	687b      	ldr	r3, [r7, #4]
 800160a:	f8d3 328c 	ldr.w	r3, [r3, #652]	; 0x28c
 800160e:	60fb      	str	r3, [r7, #12]

    /* first encoder */
    counter = (htim1->Instance->CNT);
 8001610:	693b      	ldr	r3, [r7, #16]
 8001612:	681b      	ldr	r3, [r3, #0]
 8001614:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001616:	83fb      	strh	r3, [r7, #30]
    if(counter >= htim1->Instance->ARR){
 8001618:	8bfa      	ldrh	r2, [r7, #30]
 800161a:	693b      	ldr	r3, [r7, #16]
 800161c:	681b      	ldr	r3, [r3, #0]
 800161e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001620:	429a      	cmp	r2, r3
 8001622:	d309      	bcc.n	8001638 <read_encoders+0x40>
        counter = (htim1->Instance->ARR-1) - (counter % 1<<16); /* handle underflow */
 8001624:	693b      	ldr	r3, [r7, #16]
 8001626:	681b      	ldr	r3, [r3, #0]
 8001628:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800162a:	b29b      	uxth	r3, r3
 800162c:	3b01      	subs	r3, #1
 800162e:	83fb      	strh	r3, [r7, #30]
        htim1->Instance->CNT = counter; /* correct cnt value */
 8001630:	693b      	ldr	r3, [r7, #16]
 8001632:	681b      	ldr	r3, [r3, #0]
 8001634:	8bfa      	ldrh	r2, [r7, #30]
 8001636:	625a      	str	r2, [r3, #36]	; 0x24
    }

    displacement1 = (float) (2*M_PI*counter/(htim1->Instance->ARR));
 8001638:	8bfb      	ldrh	r3, [r7, #30]
 800163a:	4618      	mov	r0, r3
 800163c:	f7fe ff8a 	bl	8000554 <__aeabi_i2d>
 8001640:	a35f      	add	r3, pc, #380	; (adr r3, 80017c0 <read_encoders+0x1c8>)
 8001642:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001646:	f7fe ffef 	bl	8000628 <__aeabi_dmul>
 800164a:	4602      	mov	r2, r0
 800164c:	460b      	mov	r3, r1
 800164e:	4614      	mov	r4, r2
 8001650:	461d      	mov	r5, r3
 8001652:	693b      	ldr	r3, [r7, #16]
 8001654:	681b      	ldr	r3, [r3, #0]
 8001656:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001658:	4618      	mov	r0, r3
 800165a:	f7fe ff6b 	bl	8000534 <__aeabi_ui2d>
 800165e:	4602      	mov	r2, r0
 8001660:	460b      	mov	r3, r1
 8001662:	4620      	mov	r0, r4
 8001664:	4629      	mov	r1, r5
 8001666:	f7ff f909 	bl	800087c <__aeabi_ddiv>
 800166a:	4602      	mov	r2, r0
 800166c:	460b      	mov	r3, r1
 800166e:	4610      	mov	r0, r2
 8001670:	4619      	mov	r1, r3
 8001672:	f7ff fad1 	bl	8000c18 <__aeabi_d2f>
 8001676:	4603      	mov	r3, r0
 8001678:	61bb      	str	r3, [r7, #24]

    /* second encoder */
    counter = (htim2->Instance->CNT);
 800167a:	68fb      	ldr	r3, [r7, #12]
 800167c:	681b      	ldr	r3, [r3, #0]
 800167e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001680:	83fb      	strh	r3, [r7, #30]
    if(counter >= htim2->Instance->ARR){
 8001682:	8bfa      	ldrh	r2, [r7, #30]
 8001684:	68fb      	ldr	r3, [r7, #12]
 8001686:	681b      	ldr	r3, [r3, #0]
 8001688:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800168a:	429a      	cmp	r2, r3
 800168c:	d309      	bcc.n	80016a2 <read_encoders+0xaa>
        counter = (htim2->Instance->ARR-1) - (counter % 1<<16); /* handle underflow */
 800168e:	68fb      	ldr	r3, [r7, #12]
 8001690:	681b      	ldr	r3, [r3, #0]
 8001692:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001694:	b29b      	uxth	r3, r3
 8001696:	3b01      	subs	r3, #1
 8001698:	83fb      	strh	r3, [r7, #30]
        htim2->Instance->CNT = counter;  /* correct cnt value */
 800169a:	68fb      	ldr	r3, [r7, #12]
 800169c:	681b      	ldr	r3, [r3, #0]
 800169e:	8bfa      	ldrh	r2, [r7, #30]
 80016a0:	625a      	str	r2, [r3, #36]	; 0x24
    }
    displacement2 = (float) (2*M_PI) - (2*M_PI*counter/(htim2->Instance->ARR)); /* the motor is upside down */
 80016a2:	8bfb      	ldrh	r3, [r7, #30]
 80016a4:	4618      	mov	r0, r3
 80016a6:	f7fe ff55 	bl	8000554 <__aeabi_i2d>
 80016aa:	a345      	add	r3, pc, #276	; (adr r3, 80017c0 <read_encoders+0x1c8>)
 80016ac:	e9d3 2300 	ldrd	r2, r3, [r3]
 80016b0:	f7fe ffba 	bl	8000628 <__aeabi_dmul>
 80016b4:	4602      	mov	r2, r0
 80016b6:	460b      	mov	r3, r1
 80016b8:	4614      	mov	r4, r2
 80016ba:	461d      	mov	r5, r3
 80016bc:	68fb      	ldr	r3, [r7, #12]
 80016be:	681b      	ldr	r3, [r3, #0]
 80016c0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80016c2:	4618      	mov	r0, r3
 80016c4:	f7fe ff36 	bl	8000534 <__aeabi_ui2d>
 80016c8:	4602      	mov	r2, r0
 80016ca:	460b      	mov	r3, r1
 80016cc:	4620      	mov	r0, r4
 80016ce:	4629      	mov	r1, r5
 80016d0:	f7ff f8d4 	bl	800087c <__aeabi_ddiv>
 80016d4:	4602      	mov	r2, r0
 80016d6:	460b      	mov	r3, r1
 80016d8:	a13e      	add	r1, pc, #248	; (adr r1, 80017d4 <read_encoders+0x1dc>)
 80016da:	e9d1 0100 	ldrd	r0, r1, [r1]
 80016de:	f7fe fdeb 	bl	80002b8 <__aeabi_dsub>
 80016e2:	4602      	mov	r2, r0
 80016e4:	460b      	mov	r3, r1
 80016e6:	4610      	mov	r0, r2
 80016e8:	4619      	mov	r1, r3
 80016ea:	f7ff fa95 	bl	8000c18 <__aeabi_d2f>
 80016ee:	4603      	mov	r3, r0
 80016f0:	617b      	str	r3, [r7, #20]

    // SECTION DEBUG
    // rbpush(&timestamps, (float) HAL_GetTick()/1000.0);
    // !SECTION DEBUG

    if(displacement1 > 2*M_PI){
 80016f2:	69b8      	ldr	r0, [r7, #24]
 80016f4:	f7fe ff40 	bl	8000578 <__aeabi_f2d>
 80016f8:	a331      	add	r3, pc, #196	; (adr r3, 80017c0 <read_encoders+0x1c8>)
 80016fa:	e9d3 2300 	ldrd	r2, r3, [r3]
 80016fe:	f7ff fa23 	bl	8000b48 <__aeabi_dcmpgt>
 8001702:	4603      	mov	r3, r0
 8001704:	2b00      	cmp	r3, #0
 8001706:	d001      	beq.n	800170c <read_encoders+0x114>
    	displacement1 = 2*M_PI; /* clamping */
 8001708:	4b31      	ldr	r3, [pc, #196]	; (80017d0 <read_encoders+0x1d8>)
 800170a:	61bb      	str	r3, [r7, #24]
	}
	if(displacement2 > 2*M_PI){
 800170c:	6978      	ldr	r0, [r7, #20]
 800170e:	f7fe ff33 	bl	8000578 <__aeabi_f2d>
 8001712:	a32b      	add	r3, pc, #172	; (adr r3, 80017c0 <read_encoders+0x1c8>)
 8001714:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001718:	f7ff fa16 	bl	8000b48 <__aeabi_dcmpgt>
 800171c:	4603      	mov	r3, r0
 800171e:	2b00      	cmp	r3, #0
 8001720:	d001      	beq.n	8001726 <read_encoders+0x12e>
		displacement2 = 2*M_PI; /* clamping */
 8001722:	4b2b      	ldr	r3, [pc, #172]	; (80017d0 <read_encoders+0x1d8>)
 8001724:	617b      	str	r3, [r7, #20]
	}
    if(displacement1 > M_PI){
 8001726:	69b8      	ldr	r0, [r7, #24]
 8001728:	f7fe ff26 	bl	8000578 <__aeabi_f2d>
 800172c:	a326      	add	r3, pc, #152	; (adr r3, 80017c8 <read_encoders+0x1d0>)
 800172e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001732:	f7ff fa09 	bl	8000b48 <__aeabi_dcmpgt>
 8001736:	4603      	mov	r3, r0
 8001738:	2b00      	cmp	r3, #0
 800173a:	d00f      	beq.n	800175c <read_encoders+0x164>
    	displacement1 = displacement1 - (2*M_PI); /* redefining the domain between -PI and +PI */
 800173c:	69b8      	ldr	r0, [r7, #24]
 800173e:	f7fe ff1b 	bl	8000578 <__aeabi_f2d>
 8001742:	a31f      	add	r3, pc, #124	; (adr r3, 80017c0 <read_encoders+0x1c8>)
 8001744:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001748:	f7fe fdb6 	bl	80002b8 <__aeabi_dsub>
 800174c:	4602      	mov	r2, r0
 800174e:	460b      	mov	r3, r1
 8001750:	4610      	mov	r0, r2
 8001752:	4619      	mov	r1, r3
 8001754:	f7ff fa60 	bl	8000c18 <__aeabi_d2f>
 8001758:	4603      	mov	r3, r0
 800175a:	61bb      	str	r3, [r7, #24]
    }
    if(displacement2 > M_PI){
 800175c:	6978      	ldr	r0, [r7, #20]
 800175e:	f7fe ff0b 	bl	8000578 <__aeabi_f2d>
 8001762:	a319      	add	r3, pc, #100	; (adr r3, 80017c8 <read_encoders+0x1d0>)
 8001764:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001768:	f7ff f9ee 	bl	8000b48 <__aeabi_dcmpgt>
 800176c:	4603      	mov	r3, r0
 800176e:	2b00      	cmp	r3, #0
 8001770:	d00f      	beq.n	8001792 <read_encoders+0x19a>
    	displacement2 = displacement2 - (2*M_PI); /* redefining the domain between -PI and +PI */
 8001772:	6978      	ldr	r0, [r7, #20]
 8001774:	f7fe ff00 	bl	8000578 <__aeabi_f2d>
 8001778:	a311      	add	r3, pc, #68	; (adr r3, 80017c0 <read_encoders+0x1c8>)
 800177a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800177e:	f7fe fd9b 	bl	80002b8 <__aeabi_dsub>
 8001782:	4602      	mov	r2, r0
 8001784:	460b      	mov	r3, r1
 8001786:	4610      	mov	r0, r2
 8001788:	4619      	mov	r1, r3
 800178a:	f7ff fa45 	bl	8000c18 <__aeabi_d2f>
 800178e:	4603      	mov	r3, r0
 8001790:	617b      	str	r3, [r7, #20]
    /*
    uint8_t dir1 = (uint8_t) (htim1->Instance->CR1 >> 4) & 1;
    uint8_t dir2 = (uint8_t) (htim2->Instance->CR1 >> 4) & 1;
    */
    // SECTION DEBUG
    rbpush(&manip->q0_actual, displacement1);
 8001792:	687b      	ldr	r3, [r7, #4]
 8001794:	f503 739a 	add.w	r3, r3, #308	; 0x134
 8001798:	ed97 0a06 	vldr	s0, [r7, #24]
 800179c:	4618      	mov	r0, r3
 800179e:	f000 ffd5 	bl	800274c <rbpush>
    rbpush(&manip->q1_actual, displacement2);
 80017a2:	687b      	ldr	r3, [r7, #4]
 80017a4:	f503 73b0 	add.w	r3, r3, #352	; 0x160
 80017a8:	ed97 0a05 	vldr	s0, [r7, #20]
 80017ac:	4618      	mov	r0, r3
 80017ae:	f000 ffcd 	bl	800274c <rbpush>

	rbpush(&manip->dq1_actual, v_est);
	rbpush(&manip->ddq1_actual, a_est);
    // !SECTION DEBUG
	*/
}
 80017b2:	bf00      	nop
 80017b4:	3720      	adds	r7, #32
 80017b6:	46bd      	mov	sp, r7
 80017b8:	bdb0      	pop	{r4, r5, r7, pc}
 80017ba:	bf00      	nop
 80017bc:	f3af 8000 	nop.w
 80017c0:	54442d18 	.word	0x54442d18
 80017c4:	401921fb 	.word	0x401921fb
 80017c8:	54442d18 	.word	0x54442d18
 80017cc:	400921fb 	.word	0x400921fb
 80017d0:	40c90fdb 	.word	0x40c90fdb
 80017d4:	60000000 	.word	0x60000000
 80017d8:	401921fb 	.word	0x401921fb

080017dc <update_speeds>:

void update_speeds(man_t *manip){
 80017dc:	b590      	push	{r4, r7, lr}
 80017de:	b087      	sub	sp, #28
 80017e0:	af02      	add	r7, sp, #8
 80017e2:	6078      	str	r0, [r7, #4]
	float v_est, a_est;
	speed_estimation(&manip->q0_actual, &manip->dq0_actual,&manip->ddq0_actual, reduction1, &v_est, &a_est);
 80017e4:	687b      	ldr	r3, [r7, #4]
 80017e6:	f503 709a 	add.w	r0, r3, #308	; 0x134
 80017ea:	687b      	ldr	r3, [r7, #4]
 80017ec:	f503 71c6 	add.w	r1, r3, #396	; 0x18c
 80017f0:	687b      	ldr	r3, [r7, #4]
 80017f2:	f503 72f2 	add.w	r2, r3, #484	; 0x1e4
 80017f6:	eddf 7a28 	vldr	s15, [pc, #160]	; 8001898 <update_speeds+0xbc>
 80017fa:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80017fe:	f107 040c 	add.w	r4, r7, #12
 8001802:	f107 0308 	add.w	r3, r7, #8
 8001806:	9300      	str	r3, [sp, #0]
 8001808:	4623      	mov	r3, r4
 800180a:	eeb0 0a67 	vmov.f32	s0, s15
 800180e:	f7ff fd2f 	bl	8001270 <speed_estimation>
	//disp1 = v_est;
	rbpush(&manip->dq0_actual, v_est);
 8001812:	687b      	ldr	r3, [r7, #4]
 8001814:	f503 73c6 	add.w	r3, r3, #396	; 0x18c
 8001818:	edd7 7a03 	vldr	s15, [r7, #12]
 800181c:	eeb0 0a67 	vmov.f32	s0, s15
 8001820:	4618      	mov	r0, r3
 8001822:	f000 ff93 	bl	800274c <rbpush>
	rbpush(&manip->ddq0_actual, a_est);
 8001826:	687b      	ldr	r3, [r7, #4]
 8001828:	f503 73f2 	add.w	r3, r3, #484	; 0x1e4
 800182c:	edd7 7a02 	vldr	s15, [r7, #8]
 8001830:	eeb0 0a67 	vmov.f32	s0, s15
 8001834:	4618      	mov	r0, r3
 8001836:	f000 ff89 	bl	800274c <rbpush>

	speed_estimation(&manip->q1_actual, &manip->dq1_actual,&manip->ddq1_actual, reduction2, &v_est, &a_est);
 800183a:	687b      	ldr	r3, [r7, #4]
 800183c:	f503 70b0 	add.w	r0, r3, #352	; 0x160
 8001840:	687b      	ldr	r3, [r7, #4]
 8001842:	f503 71dc 	add.w	r1, r3, #440	; 0x1b8
 8001846:	687b      	ldr	r3, [r7, #4]
 8001848:	f503 7204 	add.w	r2, r3, #528	; 0x210
 800184c:	eddf 7a13 	vldr	s15, [pc, #76]	; 800189c <update_speeds+0xc0>
 8001850:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001854:	f107 040c 	add.w	r4, r7, #12
 8001858:	f107 0308 	add.w	r3, r7, #8
 800185c:	9300      	str	r3, [sp, #0]
 800185e:	4623      	mov	r3, r4
 8001860:	eeb0 0a67 	vmov.f32	s0, s15
 8001864:	f7ff fd04 	bl	8001270 <speed_estimation>
	//disp2 = v_est;
	rbpush(&manip->dq1_actual, v_est);
 8001868:	687b      	ldr	r3, [r7, #4]
 800186a:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 800186e:	edd7 7a03 	vldr	s15, [r7, #12]
 8001872:	eeb0 0a67 	vmov.f32	s0, s15
 8001876:	4618      	mov	r0, r3
 8001878:	f000 ff68 	bl	800274c <rbpush>
	rbpush(&manip->ddq1_actual, a_est);
 800187c:	687b      	ldr	r3, [r7, #4]
 800187e:	f503 7304 	add.w	r3, r3, #528	; 0x210
 8001882:	edd7 7a02 	vldr	s15, [r7, #8]
 8001886:	eeb0 0a67 	vmov.f32	s0, s15
 800188a:	4618      	mov	r0, r3
 800188c:	f000 ff5e 	bl	800274c <rbpush>
}
 8001890:	bf00      	nop
 8001892:	3714      	adds	r7, #20
 8001894:	46bd      	mov	sp, r7
 8001896:	bd90      	pop	{r4, r7, pc}
 8001898:	0000000a 	.word	0x0000000a
 800189c:	00000005 	.word	0x00000005

080018a0 <apply_position_input>:
    // __HAL_TIM_SET_COMPARE(htim2, TIM_CHANNEL_1, CCR);
    // htim2->Instance->EGR = TIM_EGR_UG;
}


void apply_position_input(TIM_HandleTypeDef *htim1, TIM_HandleTypeDef *htim2, float *u){
 80018a0:	b5b0      	push	{r4, r5, r7, lr}
 80018a2:	b08a      	sub	sp, #40	; 0x28
 80018a4:	af00      	add	r7, sp, #0
 80018a6:	60f8      	str	r0, [r7, #12]
 80018a8:	60b9      	str	r1, [r7, #8]
 80018aa:	607a      	str	r2, [r7, #4]
    __HAL_TIM_SET_COMPARE(htim1, TIM_CHANNEL_1, CCR);
    htim1->Instance->EGR = TIM_EGR_UG;
    */
    // rad2stepdir(u[0], RESOLUTION, (float) 1/T_C, &steps, &dir);

    dir1 = u[0] < 0 ?  GPIO_PIN_SET : GPIO_PIN_RESET;
 80018ac:	687b      	ldr	r3, [r7, #4]
 80018ae:	edd3 7a00 	vldr	s15, [r3]
 80018b2:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80018b6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80018ba:	bf4c      	ite	mi
 80018bc:	2301      	movmi	r3, #1
 80018be:	2300      	movpl	r3, #0
 80018c0:	b2db      	uxtb	r3, r3
 80018c2:	753b      	strb	r3, [r7, #20]
    // dir1 = 1; // DEBUG
    HAL_GPIO_WritePin(DIR_1_GPIO_Port, DIR_1_Pin, dir1);
 80018c4:	7d3b      	ldrb	r3, [r7, #20]
 80018c6:	461a      	mov	r2, r3
 80018c8:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80018cc:	48b6      	ldr	r0, [pc, #728]	; (8001ba8 <apply_position_input+0x308>)
 80018ce:	f002 faf5 	bl	8003ebc <HAL_GPIO_WritePin>

    dir2 = u[1] > 0 ?  GPIO_PIN_SET : GPIO_PIN_RESET;
 80018d2:	687b      	ldr	r3, [r7, #4]
 80018d4:	3304      	adds	r3, #4
 80018d6:	edd3 7a00 	vldr	s15, [r3]
 80018da:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80018de:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80018e2:	bfcc      	ite	gt
 80018e4:	2301      	movgt	r3, #1
 80018e6:	2300      	movle	r3, #0
 80018e8:	b2db      	uxtb	r3, r3
 80018ea:	757b      	strb	r3, [r7, #21]
    // dir2 = 1; // DEBUG
    HAL_GPIO_WritePin(DIR_2_GPIO_Port, DIR_2_Pin, dir2);
 80018ec:	7d7b      	ldrb	r3, [r7, #21]
 80018ee:	461a      	mov	r2, r3
 80018f0:	2102      	movs	r1, #2
 80018f2:	48ae      	ldr	r0, [pc, #696]	; (8001bac <apply_position_input+0x30c>)
 80018f4:	f002 fae2 	bl	8003ebc <HAL_GPIO_WritePin>


    prescaler1= (uint16_t)  8400;//12000 ;//8400;
 80018f8:	f242 03d0 	movw	r3, #8400	; 0x20d0
 80018fc:	82fb      	strh	r3, [r7, #22]
    f=HAL_RCC_GetPCLK1Freq()*2;
 80018fe:	f002 ff99 	bl	8004834 <HAL_RCC_GetPCLK1Freq>
 8001902:	4603      	mov	r3, r0
 8001904:	005b      	lsls	r3, r3, #1
 8001906:	61bb      	str	r3, [r7, #24]
    ARR= ABS(u[0]) < 0.001 ? 0:(uint32_t)  (RESOLUTION*f/(ABS(u[0])*reduction1*16*prescaler1));
 8001908:	687b      	ldr	r3, [r7, #4]
 800190a:	edd3 7a00 	vldr	s15, [r3]
 800190e:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8001912:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001916:	bfac      	ite	ge
 8001918:	2301      	movge	r3, #1
 800191a:	2300      	movlt	r3, #0
 800191c:	b2db      	uxtb	r3, r3
 800191e:	461a      	mov	r2, r3
 8001920:	687b      	ldr	r3, [r7, #4]
 8001922:	edd3 7a00 	vldr	s15, [r3]
 8001926:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800192a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800192e:	bf94      	ite	ls
 8001930:	2301      	movls	r3, #1
 8001932:	2300      	movhi	r3, #0
 8001934:	b2db      	uxtb	r3, r3
 8001936:	1ad3      	subs	r3, r2, r3
 8001938:	b2db      	uxtb	r3, r3
 800193a:	b25b      	sxtb	r3, r3
 800193c:	ee07 3a90 	vmov	s15, r3
 8001940:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001944:	687b      	ldr	r3, [r7, #4]
 8001946:	edd3 7a00 	vldr	s15, [r3]
 800194a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800194e:	ee17 0a90 	vmov	r0, s15
 8001952:	f7fe fe11 	bl	8000578 <__aeabi_f2d>
 8001956:	a390      	add	r3, pc, #576	; (adr r3, 8001b98 <apply_position_input+0x2f8>)
 8001958:	e9d3 2300 	ldrd	r2, r3, [r3]
 800195c:	f7ff f8d6 	bl	8000b0c <__aeabi_dcmplt>
 8001960:	4603      	mov	r3, r0
 8001962:	2b00      	cmp	r3, #0
 8001964:	d001      	beq.n	800196a <apply_position_input+0xca>
 8001966:	2300      	movs	r3, #0
 8001968:	e051      	b.n	8001a0e <apply_position_input+0x16e>
 800196a:	69b8      	ldr	r0, [r7, #24]
 800196c:	f7fe fde2 	bl	8000534 <__aeabi_ui2d>
 8001970:	a38b      	add	r3, pc, #556	; (adr r3, 8001ba0 <apply_position_input+0x300>)
 8001972:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001976:	f7fe fe57 	bl	8000628 <__aeabi_dmul>
 800197a:	4602      	mov	r2, r0
 800197c:	460b      	mov	r3, r1
 800197e:	4614      	mov	r4, r2
 8001980:	461d      	mov	r5, r3
 8001982:	687b      	ldr	r3, [r7, #4]
 8001984:	edd3 7a00 	vldr	s15, [r3]
 8001988:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800198c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001990:	bfac      	ite	ge
 8001992:	2301      	movge	r3, #1
 8001994:	2300      	movlt	r3, #0
 8001996:	b2db      	uxtb	r3, r3
 8001998:	461a      	mov	r2, r3
 800199a:	687b      	ldr	r3, [r7, #4]
 800199c:	edd3 7a00 	vldr	s15, [r3]
 80019a0:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80019a4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80019a8:	bf94      	ite	ls
 80019aa:	2301      	movls	r3, #1
 80019ac:	2300      	movhi	r3, #0
 80019ae:	b2db      	uxtb	r3, r3
 80019b0:	1ad3      	subs	r3, r2, r3
 80019b2:	b2db      	uxtb	r3, r3
 80019b4:	b25b      	sxtb	r3, r3
 80019b6:	ee07 3a90 	vmov	s15, r3
 80019ba:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80019be:	687b      	ldr	r3, [r7, #4]
 80019c0:	edd3 7a00 	vldr	s15, [r3]
 80019c4:	ee27 7a27 	vmul.f32	s14, s14, s15
 80019c8:	230a      	movs	r3, #10
 80019ca:	ee07 3a90 	vmov	s15, r3
 80019ce:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80019d2:	ee67 7a27 	vmul.f32	s15, s14, s15
 80019d6:	eeb3 7a00 	vmov.f32	s14, #48	; 0x41800000  16.0
 80019da:	ee27 7a87 	vmul.f32	s14, s15, s14
 80019de:	8afb      	ldrh	r3, [r7, #22]
 80019e0:	ee07 3a90 	vmov	s15, r3
 80019e4:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80019e8:	ee67 7a27 	vmul.f32	s15, s14, s15
 80019ec:	ee17 0a90 	vmov	r0, s15
 80019f0:	f7fe fdc2 	bl	8000578 <__aeabi_f2d>
 80019f4:	4602      	mov	r2, r0
 80019f6:	460b      	mov	r3, r1
 80019f8:	4620      	mov	r0, r4
 80019fa:	4629      	mov	r1, r5
 80019fc:	f7fe ff3e 	bl	800087c <__aeabi_ddiv>
 8001a00:	4602      	mov	r2, r0
 8001a02:	460b      	mov	r3, r1
 8001a04:	4610      	mov	r0, r2
 8001a06:	4619      	mov	r1, r3
 8001a08:	f7ff f8e6 	bl	8000bd8 <__aeabi_d2uiz>
 8001a0c:	4603      	mov	r3, r0
 8001a0e:	627b      	str	r3, [r7, #36]	; 0x24
    CCR= ARR /2;
 8001a10:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001a12:	085b      	lsrs	r3, r3, #1
 8001a14:	623b      	str	r3, [r7, #32]
    __HAL_TIM_SET_PRESCALER(htim1, prescaler1);//2625
 8001a16:	68fb      	ldr	r3, [r7, #12]
 8001a18:	681b      	ldr	r3, [r3, #0]
 8001a1a:	8afa      	ldrh	r2, [r7, #22]
 8001a1c:	629a      	str	r2, [r3, #40]	; 0x28
   	__HAL_TIM_SET_AUTORELOAD(htim1, ARR);
 8001a1e:	68fb      	ldr	r3, [r7, #12]
 8001a20:	681b      	ldr	r3, [r3, #0]
 8001a22:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001a24:	62da      	str	r2, [r3, #44]	; 0x2c
 8001a26:	68fb      	ldr	r3, [r7, #12]
 8001a28:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001a2a:	60da      	str	r2, [r3, #12]
	__HAL_TIM_SET_COMPARE(htim1, TIM_CHANNEL_1, CCR);
 8001a2c:	68fb      	ldr	r3, [r7, #12]
 8001a2e:	681b      	ldr	r3, [r3, #0]
 8001a30:	6a3a      	ldr	r2, [r7, #32]
 8001a32:	635a      	str	r2, [r3, #52]	; 0x34
	htim1->Instance->EGR = TIM_EGR_UG;
 8001a34:	68fb      	ldr	r3, [r7, #12]
 8001a36:	681b      	ldr	r3, [r3, #0]
 8001a38:	2201      	movs	r2, #1
 8001a3a:	615a      	str	r2, [r3, #20]

	prescaler2= (uint16_t)  8400;//12000 ;//8400;
 8001a3c:	f242 03d0 	movw	r3, #8400	; 0x20d0
 8001a40:	83fb      	strh	r3, [r7, #30]
	f=HAL_RCC_GetPCLK1Freq()*2;
 8001a42:	f002 fef7 	bl	8004834 <HAL_RCC_GetPCLK1Freq>
 8001a46:	4603      	mov	r3, r0
 8001a48:	005b      	lsls	r3, r3, #1
 8001a4a:	61bb      	str	r3, [r7, #24]
	ARR=  ABS(u[1]) < 0.001 ? 0:(uint32_t)  (RESOLUTION*f/(ABS(u[1])*reduction2*16*prescaler2));
 8001a4c:	687b      	ldr	r3, [r7, #4]
 8001a4e:	3304      	adds	r3, #4
 8001a50:	edd3 7a00 	vldr	s15, [r3]
 8001a54:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8001a58:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001a5c:	bfac      	ite	ge
 8001a5e:	2301      	movge	r3, #1
 8001a60:	2300      	movlt	r3, #0
 8001a62:	b2db      	uxtb	r3, r3
 8001a64:	461a      	mov	r2, r3
 8001a66:	687b      	ldr	r3, [r7, #4]
 8001a68:	3304      	adds	r3, #4
 8001a6a:	edd3 7a00 	vldr	s15, [r3]
 8001a6e:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8001a72:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001a76:	bf94      	ite	ls
 8001a78:	2301      	movls	r3, #1
 8001a7a:	2300      	movhi	r3, #0
 8001a7c:	b2db      	uxtb	r3, r3
 8001a7e:	1ad3      	subs	r3, r2, r3
 8001a80:	b2db      	uxtb	r3, r3
 8001a82:	b25b      	sxtb	r3, r3
 8001a84:	ee07 3a90 	vmov	s15, r3
 8001a88:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001a8c:	687b      	ldr	r3, [r7, #4]
 8001a8e:	3304      	adds	r3, #4
 8001a90:	edd3 7a00 	vldr	s15, [r3]
 8001a94:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001a98:	ee17 0a90 	vmov	r0, s15
 8001a9c:	f7fe fd6c 	bl	8000578 <__aeabi_f2d>
 8001aa0:	a33d      	add	r3, pc, #244	; (adr r3, 8001b98 <apply_position_input+0x2f8>)
 8001aa2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001aa6:	f7ff f831 	bl	8000b0c <__aeabi_dcmplt>
 8001aaa:	4603      	mov	r3, r0
 8001aac:	2b00      	cmp	r3, #0
 8001aae:	d001      	beq.n	8001ab4 <apply_position_input+0x214>
 8001ab0:	2300      	movs	r3, #0
 8001ab2:	e054      	b.n	8001b5e <apply_position_input+0x2be>
 8001ab4:	69b8      	ldr	r0, [r7, #24]
 8001ab6:	f7fe fd3d 	bl	8000534 <__aeabi_ui2d>
 8001aba:	a339      	add	r3, pc, #228	; (adr r3, 8001ba0 <apply_position_input+0x300>)
 8001abc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001ac0:	f7fe fdb2 	bl	8000628 <__aeabi_dmul>
 8001ac4:	4602      	mov	r2, r0
 8001ac6:	460b      	mov	r3, r1
 8001ac8:	4614      	mov	r4, r2
 8001aca:	461d      	mov	r5, r3
 8001acc:	687b      	ldr	r3, [r7, #4]
 8001ace:	3304      	adds	r3, #4
 8001ad0:	edd3 7a00 	vldr	s15, [r3]
 8001ad4:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8001ad8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001adc:	bfac      	ite	ge
 8001ade:	2301      	movge	r3, #1
 8001ae0:	2300      	movlt	r3, #0
 8001ae2:	b2db      	uxtb	r3, r3
 8001ae4:	461a      	mov	r2, r3
 8001ae6:	687b      	ldr	r3, [r7, #4]
 8001ae8:	3304      	adds	r3, #4
 8001aea:	edd3 7a00 	vldr	s15, [r3]
 8001aee:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8001af2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001af6:	bf94      	ite	ls
 8001af8:	2301      	movls	r3, #1
 8001afa:	2300      	movhi	r3, #0
 8001afc:	b2db      	uxtb	r3, r3
 8001afe:	1ad3      	subs	r3, r2, r3
 8001b00:	b2db      	uxtb	r3, r3
 8001b02:	b25b      	sxtb	r3, r3
 8001b04:	ee07 3a90 	vmov	s15, r3
 8001b08:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001b0c:	687b      	ldr	r3, [r7, #4]
 8001b0e:	3304      	adds	r3, #4
 8001b10:	edd3 7a00 	vldr	s15, [r3]
 8001b14:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001b18:	2305      	movs	r3, #5
 8001b1a:	ee07 3a90 	vmov	s15, r3
 8001b1e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001b22:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001b26:	eeb3 7a00 	vmov.f32	s14, #48	; 0x41800000  16.0
 8001b2a:	ee27 7a87 	vmul.f32	s14, s15, s14
 8001b2e:	8bfb      	ldrh	r3, [r7, #30]
 8001b30:	ee07 3a90 	vmov	s15, r3
 8001b34:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001b38:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001b3c:	ee17 0a90 	vmov	r0, s15
 8001b40:	f7fe fd1a 	bl	8000578 <__aeabi_f2d>
 8001b44:	4602      	mov	r2, r0
 8001b46:	460b      	mov	r3, r1
 8001b48:	4620      	mov	r0, r4
 8001b4a:	4629      	mov	r1, r5
 8001b4c:	f7fe fe96 	bl	800087c <__aeabi_ddiv>
 8001b50:	4602      	mov	r2, r0
 8001b52:	460b      	mov	r3, r1
 8001b54:	4610      	mov	r0, r2
 8001b56:	4619      	mov	r1, r3
 8001b58:	f7ff f83e 	bl	8000bd8 <__aeabi_d2uiz>
 8001b5c:	4603      	mov	r3, r0
 8001b5e:	627b      	str	r3, [r7, #36]	; 0x24
	CCR= ARR /2;
 8001b60:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001b62:	085b      	lsrs	r3, r3, #1
 8001b64:	623b      	str	r3, [r7, #32]
	__HAL_TIM_SET_PRESCALER(htim2, prescaler2);//2625
 8001b66:	68bb      	ldr	r3, [r7, #8]
 8001b68:	681b      	ldr	r3, [r3, #0]
 8001b6a:	8bfa      	ldrh	r2, [r7, #30]
 8001b6c:	629a      	str	r2, [r3, #40]	; 0x28
	__HAL_TIM_SET_AUTORELOAD(htim2, ARR);
 8001b6e:	68bb      	ldr	r3, [r7, #8]
 8001b70:	681b      	ldr	r3, [r3, #0]
 8001b72:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001b74:	62da      	str	r2, [r3, #44]	; 0x2c
 8001b76:	68bb      	ldr	r3, [r7, #8]
 8001b78:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001b7a:	60da      	str	r2, [r3, #12]
	__HAL_TIM_SET_COMPARE(htim2, TIM_CHANNEL_1, CCR);
 8001b7c:	68bb      	ldr	r3, [r7, #8]
 8001b7e:	681b      	ldr	r3, [r3, #0]
 8001b80:	6a3a      	ldr	r2, [r7, #32]
 8001b82:	635a      	str	r2, [r3, #52]	; 0x34
	htim2->Instance->EGR = TIM_EGR_UG;
 8001b84:	68bb      	ldr	r3, [r7, #8]
 8001b86:	681b      	ldr	r3, [r3, #0]
 8001b88:	2201      	movs	r2, #1
 8001b8a:	615a      	str	r2, [r3, #20]

    return;
 8001b8c:	bf00      	nop
	__HAL_TIM_SET_COMPARE(htim2, TIM_CHANNEL_1, CCR);
	htim2->Instance->EGR = TIM_EGR_UG;



}
 8001b8e:	3728      	adds	r7, #40	; 0x28
 8001b90:	46bd      	mov	sp, r7
 8001b92:	bdb0      	pop	{r4, r5, r7, pc}
 8001b94:	f3af 8000 	nop.w
 8001b98:	d2f1a9fc 	.word	0xd2f1a9fc
 8001b9c:	3f50624d 	.word	0x3f50624d
 8001ba0:	ae261898 	.word	0xae261898
 8001ba4:	3fa015be 	.word	0x3fa015be
 8001ba8:	40020800 	.word	0x40020800
 8001bac:	40020000 	.word	0x40020000

08001bb0 <start_timers>:



void start_timers(TIM_HandleTypeDef *htim1, TIM_HandleTypeDef *htim2, TIM_HandleTypeDef *htim3, TIM_HandleTypeDef *htim4){
 8001bb0:	b580      	push	{r7, lr}
 8001bb2:	b084      	sub	sp, #16
 8001bb4:	af00      	add	r7, sp, #0
 8001bb6:	60f8      	str	r0, [r7, #12]
 8001bb8:	60b9      	str	r1, [r7, #8]
 8001bba:	607a      	str	r2, [r7, #4]
 8001bbc:	603b      	str	r3, [r7, #0]
    HAL_TIM_Base_Start_IT(htim1);
 8001bbe:	68f8      	ldr	r0, [r7, #12]
 8001bc0:	f002 feb0 	bl	8004924 <HAL_TIM_Base_Start_IT>
    HAL_TIM_Base_Start_IT(htim2);
 8001bc4:	68b8      	ldr	r0, [r7, #8]
 8001bc6:	f002 fead 	bl	8004924 <HAL_TIM_Base_Start_IT>
    /* start motor PWM */
    HAL_TIM_Base_Start_IT(htim3);
 8001bca:	6878      	ldr	r0, [r7, #4]
 8001bcc:	f002 feaa 	bl	8004924 <HAL_TIM_Base_Start_IT>
    HAL_TIM_Base_Start_IT(htim4);
 8001bd0:	6838      	ldr	r0, [r7, #0]
 8001bd2:	f002 fea7 	bl	8004924 <HAL_TIM_Base_Start_IT>
    /* start PWM */
    if(HAL_TIM_PWM_Start(htim3, TIM_CHANNEL_1) != HAL_OK){
 8001bd6:	2100      	movs	r1, #0
 8001bd8:	6878      	ldr	r0, [r7, #4]
 8001bda:	f002 ff55 	bl	8004a88 <HAL_TIM_PWM_Start>
 8001bde:	4603      	mov	r3, r0
 8001be0:	2b00      	cmp	r3, #0
 8001be2:	d001      	beq.n	8001be8 <start_timers+0x38>
        HardFault_Handler();
 8001be4:	f001 f8e3 	bl	8002dae <HardFault_Handler>
    }
    if(HAL_TIM_PWM_Start(htim4, TIM_CHANNEL_1) != HAL_OK){
 8001be8:	2100      	movs	r1, #0
 8001bea:	6838      	ldr	r0, [r7, #0]
 8001bec:	f002 ff4c 	bl	8004a88 <HAL_TIM_PWM_Start>
 8001bf0:	4603      	mov	r3, r0
 8001bf2:	2b00      	cmp	r3, #0
 8001bf4:	d001      	beq.n	8001bfa <start_timers+0x4a>
        HardFault_Handler();
 8001bf6:	f001 f8da 	bl	8002dae <HardFault_Handler>
    }
}
 8001bfa:	bf00      	nop
 8001bfc:	3710      	adds	r7, #16
 8001bfe:	46bd      	mov	sp, r7
 8001c00:	bd80      	pop	{r7, pc}
 8001c02:	0000      	movs	r0, r0
 8001c04:	0000      	movs	r0, r0
	...

08001c08 <setup_encoders>:
    sprintf(tx_data, "%X:%X:%X:%X:%X\n", (unsigned long long int) timestamp, encoding_q0, encoding_q1, encoding_q0_d, encoding_q1_d); /*Timestamp:q0:q1*/
    HAL_UART_Transmit_DMA(huart, (uint8_t *) tx_data, sizeof tx_data); /* send encoder data for logging purposes */
}


void setup_encoders(TIM_HandleTypeDef *htim){
 8001c08:	b580      	push	{r7, lr}
 8001c0a:	b084      	sub	sp, #16
 8001c0c:	af00      	add	r7, sp, #0
 8001c0e:	6078      	str	r0, [r7, #4]
	const uint32_t clock_freq = 84000000;
 8001c10:	4b1b      	ldr	r3, [pc, #108]	; (8001c80 <setup_encoders+0x78>)
 8001c12:	60fb      	str	r3, [r7, #12]
	uint16_t ARR;
	ARR = (T_S*clock_freq)/PRESCALER_ENCODER;
 8001c14:	68f8      	ldr	r0, [r7, #12]
 8001c16:	f7fe fc8d 	bl	8000534 <__aeabi_ui2d>
 8001c1a:	a317      	add	r3, pc, #92	; (adr r3, 8001c78 <setup_encoders+0x70>)
 8001c1c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001c20:	f7fe fd02 	bl	8000628 <__aeabi_dmul>
 8001c24:	4602      	mov	r2, r0
 8001c26:	460b      	mov	r3, r1
 8001c28:	4610      	mov	r0, r2
 8001c2a:	4619      	mov	r1, r3
 8001c2c:	f04f 0200 	mov.w	r2, #0
 8001c30:	4b14      	ldr	r3, [pc, #80]	; (8001c84 <setup_encoders+0x7c>)
 8001c32:	f7fe fe23 	bl	800087c <__aeabi_ddiv>
 8001c36:	4602      	mov	r2, r0
 8001c38:	460b      	mov	r3, r1
 8001c3a:	4610      	mov	r0, r2
 8001c3c:	4619      	mov	r1, r3
 8001c3e:	f7fe ffcb 	bl	8000bd8 <__aeabi_d2uiz>
 8001c42:	4603      	mov	r3, r0
 8001c44:	817b      	strh	r3, [r7, #10]
	__HAL_TIM_SET_PRESCALER(htim, PRESCALER_ENCODER);
 8001c46:	687b      	ldr	r3, [r7, #4]
 8001c48:	681b      	ldr	r3, [r3, #0]
 8001c4a:	2210      	movs	r2, #16
 8001c4c:	629a      	str	r2, [r3, #40]	; 0x28
	__HAL_TIM_SET_AUTORELOAD(htim, ARR);
 8001c4e:	687b      	ldr	r3, [r7, #4]
 8001c50:	681b      	ldr	r3, [r3, #0]
 8001c52:	897a      	ldrh	r2, [r7, #10]
 8001c54:	62da      	str	r2, [r3, #44]	; 0x2c
 8001c56:	897a      	ldrh	r2, [r7, #10]
 8001c58:	687b      	ldr	r3, [r7, #4]
 8001c5a:	60da      	str	r2, [r3, #12]
	htim->Instance->EGR = TIM_EGR_UG;
 8001c5c:	687b      	ldr	r3, [r7, #4]
 8001c5e:	681b      	ldr	r3, [r3, #0]
 8001c60:	2201      	movs	r2, #1
 8001c62:	615a      	str	r2, [r3, #20]
	HAL_TIM_Base_Start_IT(htim); /* start the sampling timer */
 8001c64:	6878      	ldr	r0, [r7, #4]
 8001c66:	f002 fe5d 	bl	8004924 <HAL_TIM_Base_Start_IT>
}
 8001c6a:	bf00      	nop
 8001c6c:	3710      	adds	r7, #16
 8001c6e:	46bd      	mov	sp, r7
 8001c70:	bd80      	pop	{r7, pc}
 8001c72:	bf00      	nop
 8001c74:	f3af 8000 	nop.w
 8001c78:	d2f1a9fc 	.word	0xd2f1a9fc
 8001c7c:	3f60624d 	.word	0x3f60624d
 8001c80:	0501bd00 	.word	0x0501bd00
 8001c84:	40300000 	.word	0x40300000

08001c88 <PID_controller>:




void PID_controller(man_t *manip, pid_controller_t *pid1,pid_controller_t *pid2, float *u , float setpoint){
 8001c88:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001c8a:	b08d      	sub	sp, #52	; 0x34
 8001c8c:	af02      	add	r7, sp, #8
 8001c8e:	6178      	str	r0, [r7, #20]
 8001c90:	6139      	str	r1, [r7, #16]
 8001c92:	60fa      	str	r2, [r7, #12]
 8001c94:	60bb      	str	r3, [r7, #8]
 8001c96:	ed87 0a01 	vstr	s0, [r7, #4]

	float set_point1,set_point2,measure1, measure2;

	rbpeek(&manip->dq0,&set_point1);
 8001c9a:	697b      	ldr	r3, [r7, #20]
 8001c9c:	3358      	adds	r3, #88	; 0x58
 8001c9e:	f107 0224 	add.w	r2, r7, #36	; 0x24
 8001ca2:	4611      	mov	r1, r2
 8001ca4:	4618      	mov	r0, r3
 8001ca6:	f000 fd9b 	bl	80027e0 <rbpeek>
	rbpeek(&manip->dq1,&set_point2);
 8001caa:	697b      	ldr	r3, [r7, #20]
 8001cac:	3384      	adds	r3, #132	; 0x84
 8001cae:	f107 0220 	add.w	r2, r7, #32
 8001cb2:	4611      	mov	r1, r2
 8001cb4:	4618      	mov	r0, r3
 8001cb6:	f000 fd93 	bl	80027e0 <rbpeek>





	rblast(&manip->dq0_actual,&measure1);
 8001cba:	697b      	ldr	r3, [r7, #20]
 8001cbc:	f503 73c6 	add.w	r3, r3, #396	; 0x18c
 8001cc0:	f107 021c 	add.w	r2, r7, #28
 8001cc4:	4611      	mov	r1, r2
 8001cc6:	4618      	mov	r0, r3
 8001cc8:	f000 fdae 	bl	8002828 <rblast>
	rblast(&manip->dq1_actual,&measure2);
 8001ccc:	697b      	ldr	r3, [r7, #20]
 8001cce:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 8001cd2:	f107 0218 	add.w	r2, r7, #24
 8001cd6:	4611      	mov	r1, r2
 8001cd8:	4618      	mov	r0, r3
 8001cda:	f000 fda5 	bl	8002828 <rblast>

	disp1=measure1;
 8001cde:	69fb      	ldr	r3, [r7, #28]
 8001ce0:	4a22      	ldr	r2, [pc, #136]	; (8001d6c <PID_controller+0xe4>)
 8001ce2:	6013      	str	r3, [r2, #0]
	disp2=measure2;
 8001ce4:	69bb      	ldr	r3, [r7, #24]
 8001ce6:	4a22      	ldr	r2, [pc, #136]	; (8001d70 <PID_controller+0xe8>)
 8001ce8:	6013      	str	r3, [r2, #0]

	printf("%d ;%f ; %f \n",count ,setpoint,  measure2 );
 8001cea:	4b22      	ldr	r3, [pc, #136]	; (8001d74 <PID_controller+0xec>)
 8001cec:	681e      	ldr	r6, [r3, #0]
 8001cee:	6878      	ldr	r0, [r7, #4]
 8001cf0:	f7fe fc42 	bl	8000578 <__aeabi_f2d>
 8001cf4:	4604      	mov	r4, r0
 8001cf6:	460d      	mov	r5, r1
 8001cf8:	69bb      	ldr	r3, [r7, #24]
 8001cfa:	4618      	mov	r0, r3
 8001cfc:	f7fe fc3c 	bl	8000578 <__aeabi_f2d>
 8001d00:	4602      	mov	r2, r0
 8001d02:	460b      	mov	r3, r1
 8001d04:	e9cd 2300 	strd	r2, r3, [sp]
 8001d08:	4622      	mov	r2, r4
 8001d0a:	462b      	mov	r3, r5
 8001d0c:	4631      	mov	r1, r6
 8001d0e:	481a      	ldr	r0, [pc, #104]	; (8001d78 <PID_controller+0xf0>)
 8001d10:	f005 fa66 	bl	80071e0 <iprintf>


	PID_update(pid1,set_point1, measure1,T_C);
 8001d14:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
 8001d18:	ed97 7a07 	vldr	s14, [r7, #28]
 8001d1c:	ed9f 1a17 	vldr	s2, [pc, #92]	; 8001d7c <PID_controller+0xf4>
 8001d20:	eef0 0a47 	vmov.f32	s1, s14
 8001d24:	eeb0 0a67 	vmov.f32	s0, s15
 8001d28:	6938      	ldr	r0, [r7, #16]
 8001d2a:	f000 fc2d 	bl	8002588 <PID_update>
	PID_update(pid2,set_point2, measure2,T_C);
 8001d2e:	edd7 7a08 	vldr	s15, [r7, #32]
 8001d32:	ed97 7a06 	vldr	s14, [r7, #24]
 8001d36:	ed9f 1a11 	vldr	s2, [pc, #68]	; 8001d7c <PID_controller+0xf4>
 8001d3a:	eef0 0a47 	vmov.f32	s1, s14
 8001d3e:	eeb0 0a67 	vmov.f32	s0, s15
 8001d42:	68f8      	ldr	r0, [r7, #12]
 8001d44:	f000 fc20 	bl	8002588 <PID_update>


	ddq_actual1=pid2->out;
 8001d48:	68fb      	ldr	r3, [r7, #12]
 8001d4a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001d4c:	4a0c      	ldr	r2, [pc, #48]	; (8001d80 <PID_controller+0xf8>)
 8001d4e:	6013      	str	r3, [r2, #0]

	*u=pid1->out;
 8001d50:	693b      	ldr	r3, [r7, #16]
 8001d52:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8001d54:	68bb      	ldr	r3, [r7, #8]
 8001d56:	601a      	str	r2, [r3, #0]
	*(u+1)=pid2->out;
 8001d58:	68bb      	ldr	r3, [r7, #8]
 8001d5a:	3304      	adds	r3, #4
 8001d5c:	68fa      	ldr	r2, [r7, #12]
 8001d5e:	6b12      	ldr	r2, [r2, #48]	; 0x30
 8001d60:	601a      	str	r2, [r3, #0]
	//*(u)=0;


}
 8001d62:	bf00      	nop
 8001d64:	372c      	adds	r7, #44	; 0x2c
 8001d66:	46bd      	mov	sp, r7
 8001d68:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001d6a:	bf00      	nop
 8001d6c:	200005a0 	.word	0x200005a0
 8001d70:	200005a4 	.word	0x200005a4
 8001d74:	200005b4 	.word	0x200005b4
 8001d78:	08009638 	.word	0x08009638
 8001d7c:	3c23d70a 	.word	0x3c23d70a
 8001d80:	200005b0 	.word	0x200005b0

08001d84 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001d84:	b580      	push	{r7, lr}
 8001d86:	b088      	sub	sp, #32
 8001d88:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 1 */
  rate_t rate;
  float v[2], v_est, a_est;
  char *data = "\n";
 8001d8a:	4b43      	ldr	r3, [pc, #268]	; (8001e98 <main+0x114>)
 8001d8c:	61fb      	str	r3, [r7, #28]
  float i = 1*T_C;
 8001d8e:	4b43      	ldr	r3, [pc, #268]	; (8001e9c <main+0x118>)
 8001d90:	61bb      	str	r3, [r7, #24]
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001d92:	f001 f965 	bl	8003060 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001d96:	f000 f8bf 	bl	8001f18 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001d9a:	f000 faf7 	bl	800238c <MX_GPIO_Init>
  MX_DMA_Init();
 8001d9e:	f000 facd 	bl	800233c <MX_DMA_Init>
  MX_USART2_UART_Init();
 8001da2:	f000 faa1 	bl	80022e8 <MX_USART2_UART_Init>
  MX_TIM3_Init();
 8001da6:	f000 f979 	bl	800209c <MX_TIM3_Init>
  MX_TIM4_Init();
 8001daa:	f000 f9cb 	bl	8002144 <MX_TIM4_Init>
  MX_TIM2_Init();
 8001dae:	f000 f91d 	bl	8001fec <MX_TIM2_Init>
  MX_TIM5_Init();
 8001db2:	f000 fa1b 	bl	80021ec <MX_TIM5_Init>
  MX_TIM10_Init();
 8001db6:	f000 fa73 	bl	80022a0 <MX_TIM10_Init>
  /* USER CODE BEGIN 2 */
  init_man(&manip, &htim3, &htim4); /* initialize the manipulator struct */
 8001dba:	4a39      	ldr	r2, [pc, #228]	; (8001ea0 <main+0x11c>)
 8001dbc:	4939      	ldr	r1, [pc, #228]	; (8001ea4 <main+0x120>)
 8001dbe:	483a      	ldr	r0, [pc, #232]	; (8001ea8 <main+0x124>)
 8001dc0:	f7ff fa18 	bl	80011f4 <init_man>

  PID_init(&pid1,KP1,TI1,TD1,N1); /*initialize the pid controllers*/
 8001dc4:	eef1 1a04 	vmov.f32	s3, #20	; 0x40a00000  5.0
 8001dc8:	ed9f 1a38 	vldr	s2, [pc, #224]	; 8001eac <main+0x128>
 8001dcc:	eddf 0a38 	vldr	s1, [pc, #224]	; 8001eb0 <main+0x12c>
 8001dd0:	ed9f 0a38 	vldr	s0, [pc, #224]	; 8001eb4 <main+0x130>
 8001dd4:	4838      	ldr	r0, [pc, #224]	; (8001eb8 <main+0x134>)
 8001dd6:	f000 fb78 	bl	80024ca <PID_init>
  PID_init(&pid2,KP2,TI2,TD2,N2);
 8001dda:	eef1 1a04 	vmov.f32	s3, #20	; 0x40a00000  5.0
 8001dde:	ed9f 1a37 	vldr	s2, [pc, #220]	; 8001ebc <main+0x138>
 8001de2:	eddf 0a37 	vldr	s1, [pc, #220]	; 8001ec0 <main+0x13c>
 8001de6:	ed9f 0a37 	vldr	s0, [pc, #220]	; 8001ec4 <main+0x140>
 8001dea:	4837      	ldr	r0, [pc, #220]	; (8001ec8 <main+0x144>)
 8001dec:	f000 fb6d 	bl	80024ca <PID_init>

  set_limit(&pid1,-4*M_PI,4*M_PI,-M_PI/2,M_PI/2);/*initialize the pid controllers output limits*/
 8001df0:	eddf 1a36 	vldr	s3, [pc, #216]	; 8001ecc <main+0x148>
 8001df4:	ed9f 1a36 	vldr	s2, [pc, #216]	; 8001ed0 <main+0x14c>
 8001df8:	eddf 0a36 	vldr	s1, [pc, #216]	; 8001ed4 <main+0x150>
 8001dfc:	ed9f 0a36 	vldr	s0, [pc, #216]	; 8001ed8 <main+0x154>
 8001e00:	482d      	ldr	r0, [pc, #180]	; (8001eb8 <main+0x134>)
 8001e02:	f000 fba1 	bl	8002548 <set_limit>
  set_limit(&pid2,-8*M_PI,8*M_PI,-6*(M_PI/2),6*(M_PI/2));
 8001e06:	eddf 1a35 	vldr	s3, [pc, #212]	; 8001edc <main+0x158>
 8001e0a:	ed9f 1a35 	vldr	s2, [pc, #212]	; 8001ee0 <main+0x15c>
 8001e0e:	eddf 0a35 	vldr	s1, [pc, #212]	; 8001ee4 <main+0x160>
 8001e12:	ed9f 0a35 	vldr	s0, [pc, #212]	; 8001ee8 <main+0x164>
 8001e16:	482c      	ldr	r0, [pc, #176]	; (8001ec8 <main+0x144>)
 8001e18:	f000 fb96 	bl	8002548 <set_limit>



  init_rate(&rate, (uint32_t) (T_C*1000)); /* initialize the rate struct */
 8001e1c:	f107 030c 	add.w	r3, r7, #12
 8001e20:	210a      	movs	r1, #10
 8001e22:	4618      	mov	r0, r3
 8001e24:	f7ff fb94 	bl	8001550 <init_rate>
  rbclear(&timestamps);
 8001e28:	4830      	ldr	r0, [pc, #192]	; (8001eec <main+0x168>)
 8001e2a:	f000 fd6d 	bl	8002908 <rbclear>
  HAL_UART_Receive_DMA(&huart2, (uint8_t*) &rx_data, (uint8_t) DATA_SZ); /* DATA_SZ bytes of data for each reception */
 8001e2e:	2278      	movs	r2, #120	; 0x78
 8001e30:	492f      	ldr	r1, [pc, #188]	; (8001ef0 <main+0x16c>)
 8001e32:	4830      	ldr	r0, [pc, #192]	; (8001ef4 <main+0x170>)
 8001e34:	f003 fc71 	bl	800571a <HAL_UART_Receive_DMA>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  /* start timers */
  start_timers(&htim3, &htim4, &htim2, &htim5);
 8001e38:	4b2f      	ldr	r3, [pc, #188]	; (8001ef8 <main+0x174>)
 8001e3a:	4a30      	ldr	r2, [pc, #192]	; (8001efc <main+0x178>)
 8001e3c:	4918      	ldr	r1, [pc, #96]	; (8001ea0 <main+0x11c>)
 8001e3e:	4819      	ldr	r0, [pc, #100]	; (8001ea4 <main+0x120>)
 8001e40:	f7ff feb6 	bl	8001bb0 <start_timers>
  setup_encoders(&htim10);
 8001e44:	482e      	ldr	r0, [pc, #184]	; (8001f00 <main+0x17c>)
 8001e46:	f7ff fedf 	bl	8001c08 <setup_encoders>

  while (1)
  {
    // read_encoders(&htim3, &htim4, &manip);
    update_speeds(&manip);
 8001e4a:	4817      	ldr	r0, [pc, #92]	; (8001ea8 <main+0x124>)
 8001e4c:	f7ff fcc6 	bl	80017dc <update_speeds>

    	//setpoint= 0.5;


    //}else{
    	setpoint=0;
 8001e50:	f04f 0300 	mov.w	r3, #0
 8001e54:	617b      	str	r3, [r7, #20]
    //}
    // ! debug NB ricorda di togliere il setpoint dal valore passato a pid e prenderlo direttamente da manip

     PID_controller( &manip, &pid1, &pid2, v ,setpoint);
 8001e56:	1d3b      	adds	r3, r7, #4
 8001e58:	ed97 0a05 	vldr	s0, [r7, #20]
 8001e5c:	4a1a      	ldr	r2, [pc, #104]	; (8001ec8 <main+0x144>)
 8001e5e:	4916      	ldr	r1, [pc, #88]	; (8001eb8 <main+0x134>)
 8001e60:	4811      	ldr	r0, [pc, #68]	; (8001ea8 <main+0x124>)
 8001e62:	f7ff ff11 	bl	8001c88 <PID_controller>
    // *((float *) tx_data+1) = v[1];
    // tx_data[16] = '\n';
    // HAL_UART_Transmit_DMA(&huart2, &tx_data, 17);
    // !SECTION DEBUG

    apply_position_input(&htim2, &htim5, v);
 8001e66:	1d3b      	adds	r3, r7, #4
 8001e68:	461a      	mov	r2, r3
 8001e6a:	4923      	ldr	r1, [pc, #140]	; (8001ef8 <main+0x174>)
 8001e6c:	4823      	ldr	r0, [pc, #140]	; (8001efc <main+0x178>)
 8001e6e:	f7ff fd17 	bl	80018a0 <apply_position_input>

    rblast(&manip.dq0_actual,&dq_actual0);
 8001e72:	4924      	ldr	r1, [pc, #144]	; (8001f04 <main+0x180>)
 8001e74:	4824      	ldr	r0, [pc, #144]	; (8001f08 <main+0x184>)
 8001e76:	f000 fcd7 	bl	8002828 <rblast>
    rblast(&manip.dq1_actual,&dq_actual1);
 8001e7a:	4924      	ldr	r1, [pc, #144]	; (8001f0c <main+0x188>)
 8001e7c:	4824      	ldr	r0, [pc, #144]	; (8001f10 <main+0x18c>)
 8001e7e:	f000 fcd3 	bl	8002828 <rblast>
    //disp1=HAL_GPIO_ReadPin(GPIOA,GPIO_PIN_15);
    //disp2=HAL_GPIO_ReadPin(GPIOA,GPIO_PIN_0);
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
    rate_sleep(&rate); /* wait with a fixed frequency */
 8001e82:	f107 030c 	add.w	r3, r7, #12
 8001e86:	4618      	mov	r0, r3
 8001e88:	f7ff fb73 	bl	8001572 <rate_sleep>
    //HAL_Delay((uint32_t) (T_C*1000));
    count++;
 8001e8c:	4b21      	ldr	r3, [pc, #132]	; (8001f14 <main+0x190>)
 8001e8e:	681b      	ldr	r3, [r3, #0]
 8001e90:	3301      	adds	r3, #1
 8001e92:	4a20      	ldr	r2, [pc, #128]	; (8001f14 <main+0x190>)
 8001e94:	6013      	str	r3, [r2, #0]
    update_speeds(&manip);
 8001e96:	e7d8      	b.n	8001e4a <main+0xc6>
 8001e98:	08009648 	.word	0x08009648
 8001e9c:	3c23d70a 	.word	0x3c23d70a
 8001ea0:	20000648 	.word	0x20000648
 8001ea4:	20000600 	.word	0x20000600
 8001ea8:	20000274 	.word	0x20000274
 8001eac:	3ba3d70a 	.word	0x3ba3d70a
 8001eb0:	3d072b02 	.word	0x3d072b02
 8001eb4:	40113405 	.word	0x40113405
 8001eb8:	20000504 	.word	0x20000504
 8001ebc:	394c78ea 	.word	0x394c78ea
 8001ec0:	3d3020c5 	.word	0x3d3020c5
 8001ec4:	400acd9f 	.word	0x400acd9f
 8001ec8:	20000538 	.word	0x20000538
 8001ecc:	3fc90fdb 	.word	0x3fc90fdb
 8001ed0:	bfc90fdb 	.word	0xbfc90fdb
 8001ed4:	41490fdb 	.word	0x41490fdb
 8001ed8:	c1490fdb 	.word	0xc1490fdb
 8001edc:	4116cbe4 	.word	0x4116cbe4
 8001ee0:	c116cbe4 	.word	0xc116cbe4
 8001ee4:	41c90fdb 	.word	0x41c90fdb
 8001ee8:	c1c90fdb 	.word	0xc1c90fdb
 8001eec:	20000574 	.word	0x20000574
 8001ef0:	200001fc 	.word	0x200001fc
 8001ef4:	20000720 	.word	0x20000720
 8001ef8:	20000690 	.word	0x20000690
 8001efc:	200005b8 	.word	0x200005b8
 8001f00:	200006d8 	.word	0x200006d8
 8001f04:	200005a8 	.word	0x200005a8
 8001f08:	20000400 	.word	0x20000400
 8001f0c:	200005ac 	.word	0x200005ac
 8001f10:	2000042c 	.word	0x2000042c
 8001f14:	200005b4 	.word	0x200005b4

08001f18 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001f18:	b580      	push	{r7, lr}
 8001f1a:	b094      	sub	sp, #80	; 0x50
 8001f1c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001f1e:	f107 0320 	add.w	r3, r7, #32
 8001f22:	2230      	movs	r2, #48	; 0x30
 8001f24:	2100      	movs	r1, #0
 8001f26:	4618      	mov	r0, r3
 8001f28:	f004 fce8 	bl	80068fc <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001f2c:	f107 030c 	add.w	r3, r7, #12
 8001f30:	2200      	movs	r2, #0
 8001f32:	601a      	str	r2, [r3, #0]
 8001f34:	605a      	str	r2, [r3, #4]
 8001f36:	609a      	str	r2, [r3, #8]
 8001f38:	60da      	str	r2, [r3, #12]
 8001f3a:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8001f3c:	2300      	movs	r3, #0
 8001f3e:	60bb      	str	r3, [r7, #8]
 8001f40:	4b28      	ldr	r3, [pc, #160]	; (8001fe4 <SystemClock_Config+0xcc>)
 8001f42:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001f44:	4a27      	ldr	r2, [pc, #156]	; (8001fe4 <SystemClock_Config+0xcc>)
 8001f46:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001f4a:	6413      	str	r3, [r2, #64]	; 0x40
 8001f4c:	4b25      	ldr	r3, [pc, #148]	; (8001fe4 <SystemClock_Config+0xcc>)
 8001f4e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001f50:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001f54:	60bb      	str	r3, [r7, #8]
 8001f56:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8001f58:	2300      	movs	r3, #0
 8001f5a:	607b      	str	r3, [r7, #4]
 8001f5c:	4b22      	ldr	r3, [pc, #136]	; (8001fe8 <SystemClock_Config+0xd0>)
 8001f5e:	681b      	ldr	r3, [r3, #0]
 8001f60:	4a21      	ldr	r2, [pc, #132]	; (8001fe8 <SystemClock_Config+0xd0>)
 8001f62:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8001f66:	6013      	str	r3, [r2, #0]
 8001f68:	4b1f      	ldr	r3, [pc, #124]	; (8001fe8 <SystemClock_Config+0xd0>)
 8001f6a:	681b      	ldr	r3, [r3, #0]
 8001f6c:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8001f70:	607b      	str	r3, [r7, #4]
 8001f72:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8001f74:	2302      	movs	r3, #2
 8001f76:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001f78:	2301      	movs	r3, #1
 8001f7a:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001f7c:	2310      	movs	r3, #16
 8001f7e:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001f80:	2302      	movs	r3, #2
 8001f82:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8001f84:	2300      	movs	r3, #0
 8001f86:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 16;
 8001f88:	2310      	movs	r3, #16
 8001f8a:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 336;
 8001f8c:	f44f 73a8 	mov.w	r3, #336	; 0x150
 8001f90:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV4;
 8001f92:	2304      	movs	r3, #4
 8001f94:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 8001f96:	2304      	movs	r3, #4
 8001f98:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001f9a:	f107 0320 	add.w	r3, r7, #32
 8001f9e:	4618      	mov	r0, r3
 8001fa0:	f001 ffd8 	bl	8003f54 <HAL_RCC_OscConfig>
 8001fa4:	4603      	mov	r3, r0
 8001fa6:	2b00      	cmp	r3, #0
 8001fa8:	d001      	beq.n	8001fae <SystemClock_Config+0x96>
  {
    Error_Handler();
 8001faa:	f000 fa89 	bl	80024c0 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001fae:	230f      	movs	r3, #15
 8001fb0:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001fb2:	2302      	movs	r3, #2
 8001fb4:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001fb6:	2300      	movs	r3, #0
 8001fb8:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8001fba:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001fbe:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001fc0:	2300      	movs	r3, #0
 8001fc2:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8001fc4:	f107 030c 	add.w	r3, r7, #12
 8001fc8:	2102      	movs	r1, #2
 8001fca:	4618      	mov	r0, r3
 8001fcc:	f002 fa3a 	bl	8004444 <HAL_RCC_ClockConfig>
 8001fd0:	4603      	mov	r3, r0
 8001fd2:	2b00      	cmp	r3, #0
 8001fd4:	d001      	beq.n	8001fda <SystemClock_Config+0xc2>
  {
    Error_Handler();
 8001fd6:	f000 fa73 	bl	80024c0 <Error_Handler>
  }
}
 8001fda:	bf00      	nop
 8001fdc:	3750      	adds	r7, #80	; 0x50
 8001fde:	46bd      	mov	sp, r7
 8001fe0:	bd80      	pop	{r7, pc}
 8001fe2:	bf00      	nop
 8001fe4:	40023800 	.word	0x40023800
 8001fe8:	40007000 	.word	0x40007000

08001fec <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8001fec:	b580      	push	{r7, lr}
 8001fee:	b08a      	sub	sp, #40	; 0x28
 8001ff0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001ff2:	f107 0320 	add.w	r3, r7, #32
 8001ff6:	2200      	movs	r2, #0
 8001ff8:	601a      	str	r2, [r3, #0]
 8001ffa:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001ffc:	1d3b      	adds	r3, r7, #4
 8001ffe:	2200      	movs	r2, #0
 8002000:	601a      	str	r2, [r3, #0]
 8002002:	605a      	str	r2, [r3, #4]
 8002004:	609a      	str	r2, [r3, #8]
 8002006:	60da      	str	r2, [r3, #12]
 8002008:	611a      	str	r2, [r3, #16]
 800200a:	615a      	str	r2, [r3, #20]
 800200c:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 800200e:	4b22      	ldr	r3, [pc, #136]	; (8002098 <MX_TIM2_Init+0xac>)
 8002010:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8002014:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 8002016:	4b20      	ldr	r3, [pc, #128]	; (8002098 <MX_TIM2_Init+0xac>)
 8002018:	2200      	movs	r2, #0
 800201a:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 800201c:	4b1e      	ldr	r3, [pc, #120]	; (8002098 <MX_TIM2_Init+0xac>)
 800201e:	2200      	movs	r2, #0
 8002020:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 4294967295;
 8002022:	4b1d      	ldr	r3, [pc, #116]	; (8002098 <MX_TIM2_Init+0xac>)
 8002024:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8002028:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800202a:	4b1b      	ldr	r3, [pc, #108]	; (8002098 <MX_TIM2_Init+0xac>)
 800202c:	2200      	movs	r2, #0
 800202e:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002030:	4b19      	ldr	r3, [pc, #100]	; (8002098 <MX_TIM2_Init+0xac>)
 8002032:	2200      	movs	r2, #0
 8002034:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 8002036:	4818      	ldr	r0, [pc, #96]	; (8002098 <MX_TIM2_Init+0xac>)
 8002038:	f002 fcd6 	bl	80049e8 <HAL_TIM_PWM_Init>
 800203c:	4603      	mov	r3, r0
 800203e:	2b00      	cmp	r3, #0
 8002040:	d001      	beq.n	8002046 <MX_TIM2_Init+0x5a>
  {
    Error_Handler();
 8002042:	f000 fa3d 	bl	80024c0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002046:	2300      	movs	r3, #0
 8002048:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800204a:	2300      	movs	r3, #0
 800204c:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 800204e:	f107 0320 	add.w	r3, r7, #32
 8002052:	4619      	mov	r1, r3
 8002054:	4810      	ldr	r0, [pc, #64]	; (8002098 <MX_TIM2_Init+0xac>)
 8002056:	f003 fa91 	bl	800557c <HAL_TIMEx_MasterConfigSynchronization>
 800205a:	4603      	mov	r3, r0
 800205c:	2b00      	cmp	r3, #0
 800205e:	d001      	beq.n	8002064 <MX_TIM2_Init+0x78>
  {
    Error_Handler();
 8002060:	f000 fa2e 	bl	80024c0 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8002064:	2360      	movs	r3, #96	; 0x60
 8002066:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8002068:	2300      	movs	r3, #0
 800206a:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800206c:	2300      	movs	r3, #0
 800206e:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8002070:	2300      	movs	r3, #0
 8002072:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8002074:	1d3b      	adds	r3, r7, #4
 8002076:	2200      	movs	r2, #0
 8002078:	4619      	mov	r1, r3
 800207a:	4807      	ldr	r0, [pc, #28]	; (8002098 <MX_TIM2_Init+0xac>)
 800207c:	f002 ff62 	bl	8004f44 <HAL_TIM_PWM_ConfigChannel>
 8002080:	4603      	mov	r3, r0
 8002082:	2b00      	cmp	r3, #0
 8002084:	d001      	beq.n	800208a <MX_TIM2_Init+0x9e>
  {
    Error_Handler();
 8002086:	f000 fa1b 	bl	80024c0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */
  HAL_TIM_MspPostInit(&htim2);
 800208a:	4803      	ldr	r0, [pc, #12]	; (8002098 <MX_TIM2_Init+0xac>)
 800208c:	f000 fd76 	bl	8002b7c <HAL_TIM_MspPostInit>

}
 8002090:	bf00      	nop
 8002092:	3728      	adds	r7, #40	; 0x28
 8002094:	46bd      	mov	sp, r7
 8002096:	bd80      	pop	{r7, pc}
 8002098:	200005b8 	.word	0x200005b8

0800209c <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 800209c:	b580      	push	{r7, lr}
 800209e:	b08c      	sub	sp, #48	; 0x30
 80020a0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 80020a2:	f107 030c 	add.w	r3, r7, #12
 80020a6:	2224      	movs	r2, #36	; 0x24
 80020a8:	2100      	movs	r1, #0
 80020aa:	4618      	mov	r0, r3
 80020ac:	f004 fc26 	bl	80068fc <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80020b0:	1d3b      	adds	r3, r7, #4
 80020b2:	2200      	movs	r2, #0
 80020b4:	601a      	str	r2, [r3, #0]
 80020b6:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 80020b8:	4b20      	ldr	r3, [pc, #128]	; (800213c <MX_TIM3_Init+0xa0>)
 80020ba:	4a21      	ldr	r2, [pc, #132]	; (8002140 <MX_TIM3_Init+0xa4>)
 80020bc:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 0;
 80020be:	4b1f      	ldr	r3, [pc, #124]	; (800213c <MX_TIM3_Init+0xa0>)
 80020c0:	2200      	movs	r2, #0
 80020c2:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 80020c4:	4b1d      	ldr	r3, [pc, #116]	; (800213c <MX_TIM3_Init+0xa0>)
 80020c6:	2200      	movs	r2, #0
 80020c8:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 40000;
 80020ca:	4b1c      	ldr	r3, [pc, #112]	; (800213c <MX_TIM3_Init+0xa0>)
 80020cc:	f649 4240 	movw	r2, #40000	; 0x9c40
 80020d0:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80020d2:	4b1a      	ldr	r3, [pc, #104]	; (800213c <MX_TIM3_Init+0xa0>)
 80020d4:	2200      	movs	r2, #0
 80020d6:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80020d8:	4b18      	ldr	r3, [pc, #96]	; (800213c <MX_TIM3_Init+0xa0>)
 80020da:	2200      	movs	r2, #0
 80020dc:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 80020de:	2303      	movs	r3, #3
 80020e0:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 80020e2:	2300      	movs	r3, #0
 80020e4:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 80020e6:	2301      	movs	r3, #1
 80020e8:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 80020ea:	2300      	movs	r3, #0
 80020ec:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 80020ee:	2300      	movs	r3, #0
 80020f0:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 80020f2:	2300      	movs	r3, #0
 80020f4:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 80020f6:	2301      	movs	r3, #1
 80020f8:	627b      	str	r3, [r7, #36]	; 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 80020fa:	2300      	movs	r3, #0
 80020fc:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfig.IC2Filter = 0;
 80020fe:	2300      	movs	r3, #0
 8002100:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_TIM_Encoder_Init(&htim3, &sConfig) != HAL_OK)
 8002102:	f107 030c 	add.w	r3, r7, #12
 8002106:	4619      	mov	r1, r3
 8002108:	480c      	ldr	r0, [pc, #48]	; (800213c <MX_TIM3_Init+0xa0>)
 800210a:	f002 fd6d 	bl	8004be8 <HAL_TIM_Encoder_Init>
 800210e:	4603      	mov	r3, r0
 8002110:	2b00      	cmp	r3, #0
 8002112:	d001      	beq.n	8002118 <MX_TIM3_Init+0x7c>
  {
    Error_Handler();
 8002114:	f000 f9d4 	bl	80024c0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002118:	2300      	movs	r3, #0
 800211a:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800211c:	2300      	movs	r3, #0
 800211e:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8002120:	1d3b      	adds	r3, r7, #4
 8002122:	4619      	mov	r1, r3
 8002124:	4805      	ldr	r0, [pc, #20]	; (800213c <MX_TIM3_Init+0xa0>)
 8002126:	f003 fa29 	bl	800557c <HAL_TIMEx_MasterConfigSynchronization>
 800212a:	4603      	mov	r3, r0
 800212c:	2b00      	cmp	r3, #0
 800212e:	d001      	beq.n	8002134 <MX_TIM3_Init+0x98>
  {
    Error_Handler();
 8002130:	f000 f9c6 	bl	80024c0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 8002134:	bf00      	nop
 8002136:	3730      	adds	r7, #48	; 0x30
 8002138:	46bd      	mov	sp, r7
 800213a:	bd80      	pop	{r7, pc}
 800213c:	20000600 	.word	0x20000600
 8002140:	40000400 	.word	0x40000400

08002144 <MX_TIM4_Init>:
  * @brief TIM4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM4_Init(void)
{
 8002144:	b580      	push	{r7, lr}
 8002146:	b08c      	sub	sp, #48	; 0x30
 8002148:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 800214a:	f107 030c 	add.w	r3, r7, #12
 800214e:	2224      	movs	r2, #36	; 0x24
 8002150:	2100      	movs	r1, #0
 8002152:	4618      	mov	r0, r3
 8002154:	f004 fbd2 	bl	80068fc <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002158:	1d3b      	adds	r3, r7, #4
 800215a:	2200      	movs	r2, #0
 800215c:	601a      	str	r2, [r3, #0]
 800215e:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 8002160:	4b20      	ldr	r3, [pc, #128]	; (80021e4 <MX_TIM4_Init+0xa0>)
 8002162:	4a21      	ldr	r2, [pc, #132]	; (80021e8 <MX_TIM4_Init+0xa4>)
 8002164:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 0;
 8002166:	4b1f      	ldr	r3, [pc, #124]	; (80021e4 <MX_TIM4_Init+0xa0>)
 8002168:	2200      	movs	r2, #0
 800216a:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 800216c:	4b1d      	ldr	r3, [pc, #116]	; (80021e4 <MX_TIM4_Init+0xa0>)
 800216e:	2200      	movs	r2, #0
 8002170:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 20000;
 8002172:	4b1c      	ldr	r3, [pc, #112]	; (80021e4 <MX_TIM4_Init+0xa0>)
 8002174:	f644 6220 	movw	r2, #20000	; 0x4e20
 8002178:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800217a:	4b1a      	ldr	r3, [pc, #104]	; (80021e4 <MX_TIM4_Init+0xa0>)
 800217c:	2200      	movs	r2, #0
 800217e:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002180:	4b18      	ldr	r3, [pc, #96]	; (80021e4 <MX_TIM4_Init+0xa0>)
 8002182:	2200      	movs	r2, #0
 8002184:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 8002186:	2303      	movs	r3, #3
 8002188:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 800218a:	2300      	movs	r3, #0
 800218c:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 800218e:	2301      	movs	r3, #1
 8002190:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8002192:	2300      	movs	r3, #0
 8002194:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 8002196:	2300      	movs	r3, #0
 8002198:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 800219a:	2300      	movs	r3, #0
 800219c:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 800219e:	2301      	movs	r3, #1
 80021a0:	627b      	str	r3, [r7, #36]	; 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 80021a2:	2300      	movs	r3, #0
 80021a4:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfig.IC2Filter = 0;
 80021a6:	2300      	movs	r3, #0
 80021a8:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_TIM_Encoder_Init(&htim4, &sConfig) != HAL_OK)
 80021aa:	f107 030c 	add.w	r3, r7, #12
 80021ae:	4619      	mov	r1, r3
 80021b0:	480c      	ldr	r0, [pc, #48]	; (80021e4 <MX_TIM4_Init+0xa0>)
 80021b2:	f002 fd19 	bl	8004be8 <HAL_TIM_Encoder_Init>
 80021b6:	4603      	mov	r3, r0
 80021b8:	2b00      	cmp	r3, #0
 80021ba:	d001      	beq.n	80021c0 <MX_TIM4_Init+0x7c>
  {
    Error_Handler();
 80021bc:	f000 f980 	bl	80024c0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80021c0:	2300      	movs	r3, #0
 80021c2:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80021c4:	2300      	movs	r3, #0
 80021c6:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 80021c8:	1d3b      	adds	r3, r7, #4
 80021ca:	4619      	mov	r1, r3
 80021cc:	4805      	ldr	r0, [pc, #20]	; (80021e4 <MX_TIM4_Init+0xa0>)
 80021ce:	f003 f9d5 	bl	800557c <HAL_TIMEx_MasterConfigSynchronization>
 80021d2:	4603      	mov	r3, r0
 80021d4:	2b00      	cmp	r3, #0
 80021d6:	d001      	beq.n	80021dc <MX_TIM4_Init+0x98>
  {
    Error_Handler();
 80021d8:	f000 f972 	bl	80024c0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */

}
 80021dc:	bf00      	nop
 80021de:	3730      	adds	r7, #48	; 0x30
 80021e0:	46bd      	mov	sp, r7
 80021e2:	bd80      	pop	{r7, pc}
 80021e4:	20000648 	.word	0x20000648
 80021e8:	40000800 	.word	0x40000800

080021ec <MX_TIM5_Init>:
  * @brief TIM5 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM5_Init(void)
{
 80021ec:	b580      	push	{r7, lr}
 80021ee:	b08a      	sub	sp, #40	; 0x28
 80021f0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM5_Init 0 */

  /* USER CODE END TIM5_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80021f2:	f107 0320 	add.w	r3, r7, #32
 80021f6:	2200      	movs	r2, #0
 80021f8:	601a      	str	r2, [r3, #0]
 80021fa:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80021fc:	1d3b      	adds	r3, r7, #4
 80021fe:	2200      	movs	r2, #0
 8002200:	601a      	str	r2, [r3, #0]
 8002202:	605a      	str	r2, [r3, #4]
 8002204:	609a      	str	r2, [r3, #8]
 8002206:	60da      	str	r2, [r3, #12]
 8002208:	611a      	str	r2, [r3, #16]
 800220a:	615a      	str	r2, [r3, #20]
 800220c:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM5_Init 1 */

  /* USER CODE END TIM5_Init 1 */
  htim5.Instance = TIM5;
 800220e:	4b22      	ldr	r3, [pc, #136]	; (8002298 <MX_TIM5_Init+0xac>)
 8002210:	4a22      	ldr	r2, [pc, #136]	; (800229c <MX_TIM5_Init+0xb0>)
 8002212:	601a      	str	r2, [r3, #0]
  htim5.Init.Prescaler = 0;
 8002214:	4b20      	ldr	r3, [pc, #128]	; (8002298 <MX_TIM5_Init+0xac>)
 8002216:	2200      	movs	r2, #0
 8002218:	605a      	str	r2, [r3, #4]
  htim5.Init.CounterMode = TIM_COUNTERMODE_UP;
 800221a:	4b1f      	ldr	r3, [pc, #124]	; (8002298 <MX_TIM5_Init+0xac>)
 800221c:	2200      	movs	r2, #0
 800221e:	609a      	str	r2, [r3, #8]
  htim5.Init.Period = 4294967295;
 8002220:	4b1d      	ldr	r3, [pc, #116]	; (8002298 <MX_TIM5_Init+0xac>)
 8002222:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8002226:	60da      	str	r2, [r3, #12]
  htim5.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002228:	4b1b      	ldr	r3, [pc, #108]	; (8002298 <MX_TIM5_Init+0xac>)
 800222a:	2200      	movs	r2, #0
 800222c:	611a      	str	r2, [r3, #16]
  htim5.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800222e:	4b1a      	ldr	r3, [pc, #104]	; (8002298 <MX_TIM5_Init+0xac>)
 8002230:	2200      	movs	r2, #0
 8002232:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim5) != HAL_OK)
 8002234:	4818      	ldr	r0, [pc, #96]	; (8002298 <MX_TIM5_Init+0xac>)
 8002236:	f002 fbd7 	bl	80049e8 <HAL_TIM_PWM_Init>
 800223a:	4603      	mov	r3, r0
 800223c:	2b00      	cmp	r3, #0
 800223e:	d001      	beq.n	8002244 <MX_TIM5_Init+0x58>
  {
    Error_Handler();
 8002240:	f000 f93e 	bl	80024c0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002244:	2300      	movs	r3, #0
 8002246:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002248:	2300      	movs	r3, #0
 800224a:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim5, &sMasterConfig) != HAL_OK)
 800224c:	f107 0320 	add.w	r3, r7, #32
 8002250:	4619      	mov	r1, r3
 8002252:	4811      	ldr	r0, [pc, #68]	; (8002298 <MX_TIM5_Init+0xac>)
 8002254:	f003 f992 	bl	800557c <HAL_TIMEx_MasterConfigSynchronization>
 8002258:	4603      	mov	r3, r0
 800225a:	2b00      	cmp	r3, #0
 800225c:	d001      	beq.n	8002262 <MX_TIM5_Init+0x76>
  {
    Error_Handler();
 800225e:	f000 f92f 	bl	80024c0 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8002262:	2360      	movs	r3, #96	; 0x60
 8002264:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8002266:	2300      	movs	r3, #0
 8002268:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800226a:	2300      	movs	r3, #0
 800226c:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800226e:	2300      	movs	r3, #0
 8002270:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim5, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8002272:	1d3b      	adds	r3, r7, #4
 8002274:	2200      	movs	r2, #0
 8002276:	4619      	mov	r1, r3
 8002278:	4807      	ldr	r0, [pc, #28]	; (8002298 <MX_TIM5_Init+0xac>)
 800227a:	f002 fe63 	bl	8004f44 <HAL_TIM_PWM_ConfigChannel>
 800227e:	4603      	mov	r3, r0
 8002280:	2b00      	cmp	r3, #0
 8002282:	d001      	beq.n	8002288 <MX_TIM5_Init+0x9c>
  {
    Error_Handler();
 8002284:	f000 f91c 	bl	80024c0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM5_Init 2 */

  /* USER CODE END TIM5_Init 2 */
  HAL_TIM_MspPostInit(&htim5);
 8002288:	4803      	ldr	r0, [pc, #12]	; (8002298 <MX_TIM5_Init+0xac>)
 800228a:	f000 fc77 	bl	8002b7c <HAL_TIM_MspPostInit>

}
 800228e:	bf00      	nop
 8002290:	3728      	adds	r7, #40	; 0x28
 8002292:	46bd      	mov	sp, r7
 8002294:	bd80      	pop	{r7, pc}
 8002296:	bf00      	nop
 8002298:	20000690 	.word	0x20000690
 800229c:	40000c00 	.word	0x40000c00

080022a0 <MX_TIM10_Init>:
  * @brief TIM10 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM10_Init(void)
{
 80022a0:	b580      	push	{r7, lr}
 80022a2:	af00      	add	r7, sp, #0
  /* USER CODE END TIM10_Init 0 */

  /* USER CODE BEGIN TIM10_Init 1 */

  /* USER CODE END TIM10_Init 1 */
  htim10.Instance = TIM10;
 80022a4:	4b0e      	ldr	r3, [pc, #56]	; (80022e0 <MX_TIM10_Init+0x40>)
 80022a6:	4a0f      	ldr	r2, [pc, #60]	; (80022e4 <MX_TIM10_Init+0x44>)
 80022a8:	601a      	str	r2, [r3, #0]
  htim10.Init.Prescaler = 16;
 80022aa:	4b0d      	ldr	r3, [pc, #52]	; (80022e0 <MX_TIM10_Init+0x40>)
 80022ac:	2210      	movs	r2, #16
 80022ae:	605a      	str	r2, [r3, #4]
  htim10.Init.CounterMode = TIM_COUNTERMODE_UP;
 80022b0:	4b0b      	ldr	r3, [pc, #44]	; (80022e0 <MX_TIM10_Init+0x40>)
 80022b2:	2200      	movs	r2, #0
 80022b4:	609a      	str	r2, [r3, #8]
  htim10.Init.Period = 52500;
 80022b6:	4b0a      	ldr	r3, [pc, #40]	; (80022e0 <MX_TIM10_Init+0x40>)
 80022b8:	f64c 5214 	movw	r2, #52500	; 0xcd14
 80022bc:	60da      	str	r2, [r3, #12]
  htim10.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80022be:	4b08      	ldr	r3, [pc, #32]	; (80022e0 <MX_TIM10_Init+0x40>)
 80022c0:	2200      	movs	r2, #0
 80022c2:	611a      	str	r2, [r3, #16]
  htim10.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80022c4:	4b06      	ldr	r3, [pc, #24]	; (80022e0 <MX_TIM10_Init+0x40>)
 80022c6:	2200      	movs	r2, #0
 80022c8:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim10) != HAL_OK)
 80022ca:	4805      	ldr	r0, [pc, #20]	; (80022e0 <MX_TIM10_Init+0x40>)
 80022cc:	f002 fada 	bl	8004884 <HAL_TIM_Base_Init>
 80022d0:	4603      	mov	r3, r0
 80022d2:	2b00      	cmp	r3, #0
 80022d4:	d001      	beq.n	80022da <MX_TIM10_Init+0x3a>
  {
    Error_Handler();
 80022d6:	f000 f8f3 	bl	80024c0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM10_Init 2 */

  /* USER CODE END TIM10_Init 2 */

}
 80022da:	bf00      	nop
 80022dc:	bd80      	pop	{r7, pc}
 80022de:	bf00      	nop
 80022e0:	200006d8 	.word	0x200006d8
 80022e4:	40014400 	.word	0x40014400

080022e8 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 80022e8:	b580      	push	{r7, lr}
 80022ea:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 80022ec:	4b11      	ldr	r3, [pc, #68]	; (8002334 <MX_USART2_UART_Init+0x4c>)
 80022ee:	4a12      	ldr	r2, [pc, #72]	; (8002338 <MX_USART2_UART_Init+0x50>)
 80022f0:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 80022f2:	4b10      	ldr	r3, [pc, #64]	; (8002334 <MX_USART2_UART_Init+0x4c>)
 80022f4:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 80022f8:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80022fa:	4b0e      	ldr	r3, [pc, #56]	; (8002334 <MX_USART2_UART_Init+0x4c>)
 80022fc:	2200      	movs	r2, #0
 80022fe:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8002300:	4b0c      	ldr	r3, [pc, #48]	; (8002334 <MX_USART2_UART_Init+0x4c>)
 8002302:	2200      	movs	r2, #0
 8002304:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8002306:	4b0b      	ldr	r3, [pc, #44]	; (8002334 <MX_USART2_UART_Init+0x4c>)
 8002308:	2200      	movs	r2, #0
 800230a:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 800230c:	4b09      	ldr	r3, [pc, #36]	; (8002334 <MX_USART2_UART_Init+0x4c>)
 800230e:	220c      	movs	r2, #12
 8002310:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002312:	4b08      	ldr	r3, [pc, #32]	; (8002334 <MX_USART2_UART_Init+0x4c>)
 8002314:	2200      	movs	r2, #0
 8002316:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8002318:	4b06      	ldr	r3, [pc, #24]	; (8002334 <MX_USART2_UART_Init+0x4c>)
 800231a:	2200      	movs	r2, #0
 800231c:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 800231e:	4805      	ldr	r0, [pc, #20]	; (8002334 <MX_USART2_UART_Init+0x4c>)
 8002320:	f003 f9ae 	bl	8005680 <HAL_UART_Init>
 8002324:	4603      	mov	r3, r0
 8002326:	2b00      	cmp	r3, #0
 8002328:	d001      	beq.n	800232e <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 800232a:	f000 f8c9 	bl	80024c0 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 800232e:	bf00      	nop
 8002330:	bd80      	pop	{r7, pc}
 8002332:	bf00      	nop
 8002334:	20000720 	.word	0x20000720
 8002338:	40004400 	.word	0x40004400

0800233c <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 800233c:	b580      	push	{r7, lr}
 800233e:	b082      	sub	sp, #8
 8002340:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8002342:	2300      	movs	r3, #0
 8002344:	607b      	str	r3, [r7, #4]
 8002346:	4b10      	ldr	r3, [pc, #64]	; (8002388 <MX_DMA_Init+0x4c>)
 8002348:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800234a:	4a0f      	ldr	r2, [pc, #60]	; (8002388 <MX_DMA_Init+0x4c>)
 800234c:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8002350:	6313      	str	r3, [r2, #48]	; 0x30
 8002352:	4b0d      	ldr	r3, [pc, #52]	; (8002388 <MX_DMA_Init+0x4c>)
 8002354:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002356:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800235a:	607b      	str	r3, [r7, #4]
 800235c:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Stream5_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream5_IRQn, 0, 0);
 800235e:	2200      	movs	r2, #0
 8002360:	2100      	movs	r1, #0
 8002362:	2010      	movs	r0, #16
 8002364:	f000 ffed 	bl	8003342 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream5_IRQn);
 8002368:	2010      	movs	r0, #16
 800236a:	f001 f806 	bl	800337a <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream6_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream6_IRQn, 0, 0);
 800236e:	2200      	movs	r2, #0
 8002370:	2100      	movs	r1, #0
 8002372:	2011      	movs	r0, #17
 8002374:	f000 ffe5 	bl	8003342 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream6_IRQn);
 8002378:	2011      	movs	r0, #17
 800237a:	f000 fffe 	bl	800337a <HAL_NVIC_EnableIRQ>

}
 800237e:	bf00      	nop
 8002380:	3708      	adds	r7, #8
 8002382:	46bd      	mov	sp, r7
 8002384:	bd80      	pop	{r7, pc}
 8002386:	bf00      	nop
 8002388:	40023800 	.word	0x40023800

0800238c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 800238c:	b580      	push	{r7, lr}
 800238e:	b08a      	sub	sp, #40	; 0x28
 8002390:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002392:	f107 0314 	add.w	r3, r7, #20
 8002396:	2200      	movs	r2, #0
 8002398:	601a      	str	r2, [r3, #0]
 800239a:	605a      	str	r2, [r3, #4]
 800239c:	609a      	str	r2, [r3, #8]
 800239e:	60da      	str	r2, [r3, #12]
 80023a0:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80023a2:	2300      	movs	r3, #0
 80023a4:	613b      	str	r3, [r7, #16]
 80023a6:	4b43      	ldr	r3, [pc, #268]	; (80024b4 <MX_GPIO_Init+0x128>)
 80023a8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80023aa:	4a42      	ldr	r2, [pc, #264]	; (80024b4 <MX_GPIO_Init+0x128>)
 80023ac:	f043 0304 	orr.w	r3, r3, #4
 80023b0:	6313      	str	r3, [r2, #48]	; 0x30
 80023b2:	4b40      	ldr	r3, [pc, #256]	; (80024b4 <MX_GPIO_Init+0x128>)
 80023b4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80023b6:	f003 0304 	and.w	r3, r3, #4
 80023ba:	613b      	str	r3, [r7, #16]
 80023bc:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80023be:	2300      	movs	r3, #0
 80023c0:	60fb      	str	r3, [r7, #12]
 80023c2:	4b3c      	ldr	r3, [pc, #240]	; (80024b4 <MX_GPIO_Init+0x128>)
 80023c4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80023c6:	4a3b      	ldr	r2, [pc, #236]	; (80024b4 <MX_GPIO_Init+0x128>)
 80023c8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80023cc:	6313      	str	r3, [r2, #48]	; 0x30
 80023ce:	4b39      	ldr	r3, [pc, #228]	; (80024b4 <MX_GPIO_Init+0x128>)
 80023d0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80023d2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80023d6:	60fb      	str	r3, [r7, #12]
 80023d8:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80023da:	2300      	movs	r3, #0
 80023dc:	60bb      	str	r3, [r7, #8]
 80023de:	4b35      	ldr	r3, [pc, #212]	; (80024b4 <MX_GPIO_Init+0x128>)
 80023e0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80023e2:	4a34      	ldr	r2, [pc, #208]	; (80024b4 <MX_GPIO_Init+0x128>)
 80023e4:	f043 0301 	orr.w	r3, r3, #1
 80023e8:	6313      	str	r3, [r2, #48]	; 0x30
 80023ea:	4b32      	ldr	r3, [pc, #200]	; (80024b4 <MX_GPIO_Init+0x128>)
 80023ec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80023ee:	f003 0301 	and.w	r3, r3, #1
 80023f2:	60bb      	str	r3, [r7, #8]
 80023f4:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80023f6:	2300      	movs	r3, #0
 80023f8:	607b      	str	r3, [r7, #4]
 80023fa:	4b2e      	ldr	r3, [pc, #184]	; (80024b4 <MX_GPIO_Init+0x128>)
 80023fc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80023fe:	4a2d      	ldr	r2, [pc, #180]	; (80024b4 <MX_GPIO_Init+0x128>)
 8002400:	f043 0302 	orr.w	r3, r3, #2
 8002404:	6313      	str	r3, [r2, #48]	; 0x30
 8002406:	4b2b      	ldr	r3, [pc, #172]	; (80024b4 <MX_GPIO_Init+0x128>)
 8002408:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800240a:	f003 0302 	and.w	r3, r3, #2
 800240e:	607b      	str	r3, [r7, #4]
 8002410:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, DIR_2_Pin|LD2_Pin, GPIO_PIN_RESET);
 8002412:	2200      	movs	r2, #0
 8002414:	2122      	movs	r1, #34	; 0x22
 8002416:	4828      	ldr	r0, [pc, #160]	; (80024b8 <MX_GPIO_Init+0x12c>)
 8002418:	f001 fd50 	bl	8003ebc <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(DIR_1_GPIO_Port, DIR_1_Pin, GPIO_PIN_RESET);
 800241c:	2200      	movs	r2, #0
 800241e:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8002422:	4826      	ldr	r0, [pc, #152]	; (80024bc <MX_GPIO_Init+0x130>)
 8002424:	f001 fd4a 	bl	8003ebc <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 8002428:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800242c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 800242e:	f44f 1304 	mov.w	r3, #2162688	; 0x210000
 8002432:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002434:	2300      	movs	r3, #0
 8002436:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8002438:	f107 0314 	add.w	r3, r7, #20
 800243c:	4619      	mov	r1, r3
 800243e:	481f      	ldr	r0, [pc, #124]	; (80024bc <MX_GPIO_Init+0x130>)
 8002440:	f001 fbb8 	bl	8003bb4 <HAL_GPIO_Init>

  /*Configure GPIO pins : DIR_2_Pin LD2_Pin */
  GPIO_InitStruct.Pin = DIR_2_Pin|LD2_Pin;
 8002444:	2322      	movs	r3, #34	; 0x22
 8002446:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002448:	2301      	movs	r3, #1
 800244a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800244c:	2300      	movs	r3, #0
 800244e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002450:	2300      	movs	r3, #0
 8002452:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002454:	f107 0314 	add.w	r3, r7, #20
 8002458:	4619      	mov	r1, r3
 800245a:	4817      	ldr	r0, [pc, #92]	; (80024b8 <MX_GPIO_Init+0x12c>)
 800245c:	f001 fbaa 	bl	8003bb4 <HAL_GPIO_Init>

  /*Configure GPIO pins : LIMIT_SWITCH_1_Pin LIMIT_SWITCH_2_Pin */
  GPIO_InitStruct.Pin = LIMIT_SWITCH_1_Pin|LIMIT_SWITCH_2_Pin;
 8002460:	f44f 53c0 	mov.w	r3, #6144	; 0x1800
 8002464:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8002466:	f44f 1388 	mov.w	r3, #1114112	; 0x110000
 800246a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 800246c:	2301      	movs	r3, #1
 800246e:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002470:	f107 0314 	add.w	r3, r7, #20
 8002474:	4619      	mov	r1, r3
 8002476:	4810      	ldr	r0, [pc, #64]	; (80024b8 <MX_GPIO_Init+0x12c>)
 8002478:	f001 fb9c 	bl	8003bb4 <HAL_GPIO_Init>

  /*Configure GPIO pin : DIR_1_Pin */
  GPIO_InitStruct.Pin = DIR_1_Pin;
 800247c:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8002480:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002482:	2301      	movs	r3, #1
 8002484:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002486:	2300      	movs	r3, #0
 8002488:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800248a:	2300      	movs	r3, #0
 800248c:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(DIR_1_GPIO_Port, &GPIO_InitStruct);
 800248e:	f107 0314 	add.w	r3, r7, #20
 8002492:	4619      	mov	r1, r3
 8002494:	4809      	ldr	r0, [pc, #36]	; (80024bc <MX_GPIO_Init+0x130>)
 8002496:	f001 fb8d 	bl	8003bb4 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 800249a:	2200      	movs	r2, #0
 800249c:	2100      	movs	r1, #0
 800249e:	2028      	movs	r0, #40	; 0x28
 80024a0:	f000 ff4f 	bl	8003342 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 80024a4:	2028      	movs	r0, #40	; 0x28
 80024a6:	f000 ff68 	bl	800337a <HAL_NVIC_EnableIRQ>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 80024aa:	bf00      	nop
 80024ac:	3728      	adds	r7, #40	; 0x28
 80024ae:	46bd      	mov	sp, r7
 80024b0:	bd80      	pop	{r7, pc}
 80024b2:	bf00      	nop
 80024b4:	40023800 	.word	0x40023800
 80024b8:	40020000 	.word	0x40020000
 80024bc:	40020800 	.word	0x40020800

080024c0 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80024c0:	b480      	push	{r7}
 80024c2:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80024c4:	b672      	cpsid	i
}
 80024c6:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80024c8:	e7fe      	b.n	80024c8 <Error_Handler+0x8>

080024ca <PID_init>:

*/



int PID_init(pid_controller_t *pid, float KP,float TI, float TD, float N){
 80024ca:	b480      	push	{r7}
 80024cc:	b087      	sub	sp, #28
 80024ce:	af00      	add	r7, sp, #0
 80024d0:	6178      	str	r0, [r7, #20]
 80024d2:	ed87 0a04 	vstr	s0, [r7, #16]
 80024d6:	edc7 0a03 	vstr	s1, [r7, #12]
 80024da:	ed87 1a02 	vstr	s2, [r7, #8]
 80024de:	edc7 1a01 	vstr	s3, [r7, #4]

	pid->Kp= KP;
 80024e2:	697b      	ldr	r3, [r7, #20]
 80024e4:	693a      	ldr	r2, [r7, #16]
 80024e6:	601a      	str	r2, [r3, #0]
	pid->Ti=TI;
 80024e8:	697b      	ldr	r3, [r7, #20]
 80024ea:	68fa      	ldr	r2, [r7, #12]
 80024ec:	605a      	str	r2, [r3, #4]
	pid->Td=TD;
 80024ee:	697b      	ldr	r3, [r7, #20]
 80024f0:	68ba      	ldr	r2, [r7, #8]
 80024f2:	609a      	str	r2, [r3, #8]
	pid->N=N;
 80024f4:	697b      	ldr	r3, [r7, #20]
 80024f6:	687a      	ldr	r2, [r7, #4]
 80024f8:	60da      	str	r2, [r3, #12]

	pid->integrator=0.f;
 80024fa:	697b      	ldr	r3, [r7, #20]
 80024fc:	f04f 0200 	mov.w	r2, #0
 8002500:	619a      	str	r2, [r3, #24]
	pid->derivative=0.f;
 8002502:	697b      	ldr	r3, [r7, #20]
 8002504:	f04f 0200 	mov.w	r2, #0
 8002508:	61da      	str	r2, [r3, #28]
	pid->prev_err=0.f;
 800250a:	697b      	ldr	r3, [r7, #20]
 800250c:	f04f 0200 	mov.w	r2, #0
 8002510:	611a      	str	r2, [r3, #16]

	pid->out=0.f;
 8002512:	697b      	ldr	r3, [r7, #20]
 8002514:	f04f 0200 	mov.w	r2, #0
 8002518:	631a      	str	r2, [r3, #48]	; 0x30


	/*NB the limit must be set using the proper method */
	pid->lim_out_min=0.f;
 800251a:	697b      	ldr	r3, [r7, #20]
 800251c:	f04f 0200 	mov.w	r2, #0
 8002520:	621a      	str	r2, [r3, #32]
	pid->lim_out_max=0.f;
 8002522:	697b      	ldr	r3, [r7, #20]
 8002524:	f04f 0200 	mov.w	r2, #0
 8002528:	625a      	str	r2, [r3, #36]	; 0x24

	pid->lim_integ_min=0.f;
 800252a:	697b      	ldr	r3, [r7, #20]
 800252c:	f04f 0200 	mov.w	r2, #0
 8002530:	629a      	str	r2, [r3, #40]	; 0x28
	pid->lim_integ_max=0.f;
 8002532:	697b      	ldr	r3, [r7, #20]
 8002534:	f04f 0200 	mov.w	r2, #0
 8002538:	62da      	str	r2, [r3, #44]	; 0x2c




	return 0;
 800253a:	2300      	movs	r3, #0
}
 800253c:	4618      	mov	r0, r3
 800253e:	371c      	adds	r7, #28
 8002540:	46bd      	mov	sp, r7
 8002542:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002546:	4770      	bx	lr

08002548 <set_limit>:
- float lim_out_max;
- float lim_integ_min;
- float lim_integ_max ;

*/
int set_limit(pid_controller_t *pid, float lim_out_min, float lim_out_max, float lim_integ_min,float lim_integ_max ){
 8002548:	b480      	push	{r7}
 800254a:	b087      	sub	sp, #28
 800254c:	af00      	add	r7, sp, #0
 800254e:	6178      	str	r0, [r7, #20]
 8002550:	ed87 0a04 	vstr	s0, [r7, #16]
 8002554:	edc7 0a03 	vstr	s1, [r7, #12]
 8002558:	ed87 1a02 	vstr	s2, [r7, #8]
 800255c:	edc7 1a01 	vstr	s3, [r7, #4]

	pid->lim_out_min=lim_out_min;
 8002560:	697b      	ldr	r3, [r7, #20]
 8002562:	693a      	ldr	r2, [r7, #16]
 8002564:	621a      	str	r2, [r3, #32]
	pid->lim_out_max=lim_out_max;
 8002566:	697b      	ldr	r3, [r7, #20]
 8002568:	68fa      	ldr	r2, [r7, #12]
 800256a:	625a      	str	r2, [r3, #36]	; 0x24

	pid->lim_integ_min=lim_integ_min;
 800256c:	697b      	ldr	r3, [r7, #20]
 800256e:	68ba      	ldr	r2, [r7, #8]
 8002570:	629a      	str	r2, [r3, #40]	; 0x28
	pid->lim_integ_max=lim_integ_max;
 8002572:	697b      	ldr	r3, [r7, #20]
 8002574:	687a      	ldr	r2, [r7, #4]
 8002576:	62da      	str	r2, [r3, #44]	; 0x2c


	return 0;
 8002578:	2300      	movs	r3, #0
}
 800257a:	4618      	mov	r0, r3
 800257c:	371c      	adds	r7, #28
 800257e:	46bd      	mov	sp, r7
 8002580:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002584:	4770      	bx	lr
	...

08002588 <PID_update>:
@outputs:
pid->out: contain the value calculated by the controller

*/

int PID_update(pid_controller_t *pid, float set_point , float measure, float T_C){
 8002588:	b480      	push	{r7}
 800258a:	b089      	sub	sp, #36	; 0x24
 800258c:	af00      	add	r7, sp, #0
 800258e:	60f8      	str	r0, [r7, #12]
 8002590:	ed87 0a02 	vstr	s0, [r7, #8]
 8002594:	edc7 0a01 	vstr	s1, [r7, #4]
 8002598:	ed87 1a00 	vstr	s2, [r7]

	float u=0.f;
 800259c:	f04f 0300 	mov.w	r3, #0
 80025a0:	61fb      	str	r3, [r7, #28]
	float error=0.f;
 80025a2:	f04f 0300 	mov.w	r3, #0
 80025a6:	61bb      	str	r3, [r7, #24]
	float proportional=0.f;
 80025a8:	f04f 0300 	mov.w	r3, #0
 80025ac:	617b      	str	r3, [r7, #20]
	float alpha= pid->Td/T_C;
 80025ae:	68fb      	ldr	r3, [r7, #12]
 80025b0:	edd3 6a02 	vldr	s13, [r3, #8]
 80025b4:	ed97 7a00 	vldr	s14, [r7]
 80025b8:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80025bc:	edc7 7a04 	vstr	s15, [r7, #16]


    /* calculate the error*/
	error=set_point-measure;
 80025c0:	ed97 7a02 	vldr	s14, [r7, #8]
 80025c4:	edd7 7a01 	vldr	s15, [r7, #4]
 80025c8:	ee77 7a67 	vsub.f32	s15, s14, s15
 80025cc:	edc7 7a06 	vstr	s15, [r7, #24]



	/* proportional contribute*/

	proportional= pid->Kp*error;
 80025d0:	68fb      	ldr	r3, [r7, #12]
 80025d2:	edd3 7a00 	vldr	s15, [r3]
 80025d6:	ed97 7a06 	vldr	s14, [r7, #24]
 80025da:	ee67 7a27 	vmul.f32	s15, s14, s15
 80025de:	edc7 7a05 	vstr	s15, [r7, #20]

	/*integral contribute*/

	pid->integrator+=(pid->Kp/pid->Ti)*0.5f*T_C*(error-pid->prev_err);
 80025e2:	68fb      	ldr	r3, [r7, #12]
 80025e4:	ed93 7a06 	vldr	s14, [r3, #24]
 80025e8:	68fb      	ldr	r3, [r7, #12]
 80025ea:	ed93 6a00 	vldr	s12, [r3]
 80025ee:	68fb      	ldr	r3, [r7, #12]
 80025f0:	edd3 6a01 	vldr	s13, [r3, #4]
 80025f4:	eec6 7a26 	vdiv.f32	s15, s12, s13
 80025f8:	eef6 6a00 	vmov.f32	s13, #96	; 0x3f000000  0.5
 80025fc:	ee67 6aa6 	vmul.f32	s13, s15, s13
 8002600:	edd7 7a00 	vldr	s15, [r7]
 8002604:	ee66 6aa7 	vmul.f32	s13, s13, s15
 8002608:	68fb      	ldr	r3, [r7, #12]
 800260a:	edd3 7a04 	vldr	s15, [r3, #16]
 800260e:	ed97 6a06 	vldr	s12, [r7, #24]
 8002612:	ee76 7a67 	vsub.f32	s15, s12, s15
 8002616:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800261a:	ee77 7a27 	vadd.f32	s15, s14, s15
 800261e:	68fb      	ldr	r3, [r7, #12]
 8002620:	edc3 7a06 	vstr	s15, [r3, #24]

	/* try of anti wind-up*/

	if(pid->integrator > pid->lim_integ_max){
 8002624:	68fb      	ldr	r3, [r7, #12]
 8002626:	ed93 7a06 	vldr	s14, [r3, #24]
 800262a:	68fb      	ldr	r3, [r7, #12]
 800262c:	edd3 7a0b 	vldr	s15, [r3, #44]	; 0x2c
 8002630:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8002634:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002638:	dd04      	ble.n	8002644 <PID_update+0xbc>

		pid->integrator=pid->lim_integ_max;
 800263a:	68fb      	ldr	r3, [r7, #12]
 800263c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800263e:	68fb      	ldr	r3, [r7, #12]
 8002640:	619a      	str	r2, [r3, #24]
 8002642:	e00e      	b.n	8002662 <PID_update+0xda>

	}else if(pid->integrator < pid->lim_integ_min)
 8002644:	68fb      	ldr	r3, [r7, #12]
 8002646:	ed93 7a06 	vldr	s14, [r3, #24]
 800264a:	68fb      	ldr	r3, [r7, #12]
 800264c:	edd3 7a0a 	vldr	s15, [r3, #40]	; 0x28
 8002650:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8002654:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002658:	d503      	bpl.n	8002662 <PID_update+0xda>
	{
		pid->integrator=pid->lim_integ_min;
 800265a:	68fb      	ldr	r3, [r7, #12]
 800265c:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800265e:	68fb      	ldr	r3, [r7, #12]
 8002660:	619a      	str	r2, [r3, #24]
	}


	/*derivative contribute*/
	pid->derivative= (2*(pid->Kp)*alpha*error - pid->derivative*(1-(2*alpha)/pid->N))/(1+(2*alpha)/pid->N);
 8002662:	68fb      	ldr	r3, [r7, #12]
 8002664:	edd3 7a00 	vldr	s15, [r3]
 8002668:	ee37 7aa7 	vadd.f32	s14, s15, s15
 800266c:	edd7 7a04 	vldr	s15, [r7, #16]
 8002670:	ee27 7a27 	vmul.f32	s14, s14, s15
 8002674:	edd7 7a06 	vldr	s15, [r7, #24]
 8002678:	ee27 7a27 	vmul.f32	s14, s14, s15
 800267c:	68fb      	ldr	r3, [r7, #12]
 800267e:	edd3 6a07 	vldr	s13, [r3, #28]
 8002682:	edd7 7a04 	vldr	s15, [r7, #16]
 8002686:	ee77 5aa7 	vadd.f32	s11, s15, s15
 800268a:	68fb      	ldr	r3, [r7, #12]
 800268c:	ed93 6a03 	vldr	s12, [r3, #12]
 8002690:	eec5 7a86 	vdiv.f32	s15, s11, s12
 8002694:	eeb7 6a00 	vmov.f32	s12, #112	; 0x3f800000  1.0
 8002698:	ee76 7a67 	vsub.f32	s15, s12, s15
 800269c:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80026a0:	ee77 6a67 	vsub.f32	s13, s14, s15
 80026a4:	edd7 7a04 	vldr	s15, [r7, #16]
 80026a8:	ee37 6aa7 	vadd.f32	s12, s15, s15
 80026ac:	68fb      	ldr	r3, [r7, #12]
 80026ae:	ed93 7a03 	vldr	s14, [r3, #12]
 80026b2:	eec6 7a07 	vdiv.f32	s15, s12, s14
 80026b6:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 80026ba:	ee37 7a87 	vadd.f32	s14, s15, s14
 80026be:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80026c2:	68fb      	ldr	r3, [r7, #12]
 80026c4:	edc3 7a07 	vstr	s15, [r3, #28]

	/* output  */

	u=proportional+pid->integrator+0*pid->derivative;
 80026c8:	68fb      	ldr	r3, [r7, #12]
 80026ca:	ed93 7a06 	vldr	s14, [r3, #24]
 80026ce:	edd7 7a05 	vldr	s15, [r7, #20]
 80026d2:	ee37 7a27 	vadd.f32	s14, s14, s15
 80026d6:	68fb      	ldr	r3, [r7, #12]
 80026d8:	edd3 7a07 	vldr	s15, [r3, #28]
 80026dc:	eddf 6a1a 	vldr	s13, [pc, #104]	; 8002748 <PID_update+0x1c0>
 80026e0:	ee67 7aa6 	vmul.f32	s15, s15, s13
 80026e4:	ee77 7a27 	vadd.f32	s15, s14, s15
 80026e8:	edc7 7a07 	vstr	s15, [r7, #28]


	if(u>pid->lim_out_max)
 80026ec:	68fb      	ldr	r3, [r7, #12]
 80026ee:	edd3 7a09 	vldr	s15, [r3, #36]	; 0x24
 80026f2:	ed97 7a07 	vldr	s14, [r7, #28]
 80026f6:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80026fa:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80026fe:	dd04      	ble.n	800270a <PID_update+0x182>
	{
		pid->out=pid->lim_out_max;
 8002700:	68fb      	ldr	r3, [r7, #12]
 8002702:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8002704:	68fb      	ldr	r3, [r7, #12]
 8002706:	631a      	str	r2, [r3, #48]	; 0x30
 8002708:	e011      	b.n	800272e <PID_update+0x1a6>
	}else if(u<pid->lim_out_min){
 800270a:	68fb      	ldr	r3, [r7, #12]
 800270c:	edd3 7a08 	vldr	s15, [r3, #32]
 8002710:	ed97 7a07 	vldr	s14, [r7, #28]
 8002714:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8002718:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800271c:	d504      	bpl.n	8002728 <PID_update+0x1a0>

		pid->out=pid->lim_out_min;
 800271e:	68fb      	ldr	r3, [r7, #12]
 8002720:	6a1a      	ldr	r2, [r3, #32]
 8002722:	68fb      	ldr	r3, [r7, #12]
 8002724:	631a      	str	r2, [r3, #48]	; 0x30
 8002726:	e002      	b.n	800272e <PID_update+0x1a6>

	}else{
		pid->out=u;
 8002728:	68fb      	ldr	r3, [r7, #12]
 800272a:	69fa      	ldr	r2, [r7, #28]
 800272c:	631a      	str	r2, [r3, #48]	; 0x30
	}


	pid->prev_err=error;
 800272e:	68fb      	ldr	r3, [r7, #12]
 8002730:	69ba      	ldr	r2, [r7, #24]
 8002732:	611a      	str	r2, [r3, #16]
	pid->prev_meas=measure;
 8002734:	68fb      	ldr	r3, [r7, #12]
 8002736:	687a      	ldr	r2, [r7, #4]
 8002738:	615a      	str	r2, [r3, #20]

	return 0;
 800273a:	2300      	movs	r3, #0
}
 800273c:	4618      	mov	r0, r3
 800273e:	3724      	adds	r7, #36	; 0x24
 8002740:	46bd      	mov	sp, r7
 8002742:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002746:	4770      	bx	lr
 8002748:	00000000 	.word	0x00000000

0800274c <rbpush>:
- rbelement_t data: value that will be pushed in the ring buffer;
@outputs: 
- rberror_t: whether the push operation was completed. By the nature of the circular buffer: if the buffer is full then the oldest value will be overwritten.
@#
*/
rberror_t rbpush(ringbuffer_t *buffer, rbelement_t data){
 800274c:	b480      	push	{r7}
 800274e:	b083      	sub	sp, #12
 8002750:	af00      	add	r7, sp, #0
 8002752:	6078      	str	r0, [r7, #4]
 8002754:	ed87 0a00 	vstr	s0, [r7]
    buffer->buffer[buffer->tail] = data;
 8002758:	687b      	ldr	r3, [r7, #4]
 800275a:	781b      	ldrb	r3, [r3, #0]
 800275c:	687a      	ldr	r2, [r7, #4]
 800275e:	009b      	lsls	r3, r3, #2
 8002760:	4413      	add	r3, r2
 8002762:	3304      	adds	r3, #4
 8002764:	683a      	ldr	r2, [r7, #0]
 8002766:	601a      	str	r2, [r3, #0]
    buffer->tail++;
 8002768:	687b      	ldr	r3, [r7, #4]
 800276a:	781b      	ldrb	r3, [r3, #0]
 800276c:	3301      	adds	r3, #1
 800276e:	b2da      	uxtb	r2, r3
 8002770:	687b      	ldr	r3, [r7, #4]
 8002772:	701a      	strb	r2, [r3, #0]
    buffer->tail %= RBUF_SZ; /* avoid that tail goes outside the boundaries of the buffer */
 8002774:	687b      	ldr	r3, [r7, #4]
 8002776:	781a      	ldrb	r2, [r3, #0]
 8002778:	4b18      	ldr	r3, [pc, #96]	; (80027dc <rbpush+0x90>)
 800277a:	fba3 1302 	umull	r1, r3, r3, r2
 800277e:	08d9      	lsrs	r1, r3, #3
 8002780:	460b      	mov	r3, r1
 8002782:	009b      	lsls	r3, r3, #2
 8002784:	440b      	add	r3, r1
 8002786:	005b      	lsls	r3, r3, #1
 8002788:	1ad3      	subs	r3, r2, r3
 800278a:	b2da      	uxtb	r2, r3
 800278c:	687b      	ldr	r3, [r7, #4]
 800278e:	701a      	strb	r2, [r3, #0]
    /* the buffer can only hold RBUF_SZ elements, so old ones will be overwritten */
    if(buffer->length == RBUF_SZ){
 8002790:	687b      	ldr	r3, [r7, #4]
 8002792:	789b      	ldrb	r3, [r3, #2]
 8002794:	2b0a      	cmp	r3, #10
 8002796:	d114      	bne.n	80027c2 <rbpush+0x76>
        /* overwriting data: also move head forward */
        buffer->head++;
 8002798:	687b      	ldr	r3, [r7, #4]
 800279a:	785b      	ldrb	r3, [r3, #1]
 800279c:	3301      	adds	r3, #1
 800279e:	b2da      	uxtb	r2, r3
 80027a0:	687b      	ldr	r3, [r7, #4]
 80027a2:	705a      	strb	r2, [r3, #1]
        buffer->head %= RBUF_SZ; /* avoid that head goes outside the boundaries of the buffer */
 80027a4:	687b      	ldr	r3, [r7, #4]
 80027a6:	785a      	ldrb	r2, [r3, #1]
 80027a8:	4b0c      	ldr	r3, [pc, #48]	; (80027dc <rbpush+0x90>)
 80027aa:	fba3 1302 	umull	r1, r3, r3, r2
 80027ae:	08d9      	lsrs	r1, r3, #3
 80027b0:	460b      	mov	r3, r1
 80027b2:	009b      	lsls	r3, r3, #2
 80027b4:	440b      	add	r3, r1
 80027b6:	005b      	lsls	r3, r3, #1
 80027b8:	1ad3      	subs	r3, r2, r3
 80027ba:	b2da      	uxtb	r2, r3
 80027bc:	687b      	ldr	r3, [r7, #4]
 80027be:	705a      	strb	r2, [r3, #1]
 80027c0:	e005      	b.n	80027ce <rbpush+0x82>
    }else{
        buffer->length++;
 80027c2:	687b      	ldr	r3, [r7, #4]
 80027c4:	789b      	ldrb	r3, [r3, #2]
 80027c6:	3301      	adds	r3, #1
 80027c8:	b2da      	uxtb	r2, r3
 80027ca:	687b      	ldr	r3, [r7, #4]
 80027cc:	709a      	strb	r2, [r3, #2]
    }
    return 1;
 80027ce:	2301      	movs	r3, #1
}
 80027d0:	4618      	mov	r0, r3
 80027d2:	370c      	adds	r7, #12
 80027d4:	46bd      	mov	sp, r7
 80027d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027da:	4770      	bx	lr
 80027dc:	cccccccd 	.word	0xcccccccd

080027e0 <rbpeek>:
- rbelement_t *data: pointer to the variable that will hold the value;
@outputs: 
- rberror_t: whether the operation was concluded successfully or not;
@#
*/
rberror_t rbpeek(ringbuffer_t *buffer, rbelement_t *data){
 80027e0:	b480      	push	{r7}
 80027e2:	b083      	sub	sp, #12
 80027e4:	af00      	add	r7, sp, #0
 80027e6:	6078      	str	r0, [r7, #4]
 80027e8:	6039      	str	r1, [r7, #0]
    if(buffer->length == 0){
 80027ea:	687b      	ldr	r3, [r7, #4]
 80027ec:	789b      	ldrb	r3, [r3, #2]
 80027ee:	2b00      	cmp	r3, #0
 80027f0:	d10a      	bne.n	8002808 <rbpeek+0x28>
    	*data = buffer->buffer[buffer->head]; /* avoids having random values as output */
 80027f2:	687b      	ldr	r3, [r7, #4]
 80027f4:	785b      	ldrb	r3, [r3, #1]
 80027f6:	687a      	ldr	r2, [r7, #4]
 80027f8:	009b      	lsls	r3, r3, #2
 80027fa:	4413      	add	r3, r2
 80027fc:	3304      	adds	r3, #4
 80027fe:	681a      	ldr	r2, [r3, #0]
 8002800:	683b      	ldr	r3, [r7, #0]
 8002802:	601a      	str	r2, [r3, #0]
        return 0; /* peek operation could not be completed because the buffer is empty */
 8002804:	2300      	movs	r3, #0
 8002806:	e009      	b.n	800281c <rbpeek+0x3c>
    }
    *data = buffer->buffer[buffer->head];
 8002808:	687b      	ldr	r3, [r7, #4]
 800280a:	785b      	ldrb	r3, [r3, #1]
 800280c:	687a      	ldr	r2, [r7, #4]
 800280e:	009b      	lsls	r3, r3, #2
 8002810:	4413      	add	r3, r2
 8002812:	3304      	adds	r3, #4
 8002814:	681a      	ldr	r2, [r3, #0]
 8002816:	683b      	ldr	r3, [r7, #0]
 8002818:	601a      	str	r2, [r3, #0]
    return 1;
 800281a:	2301      	movs	r3, #1
}
 800281c:	4618      	mov	r0, r3
 800281e:	370c      	adds	r7, #12
 8002820:	46bd      	mov	sp, r7
 8002822:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002826:	4770      	bx	lr

08002828 <rblast>:
- rbelement_t *data: pointer to the variable that will be taken from the buffer;
@outputs: 
- rbelement_t: whether the operation was concluded successfully.
@#
*/
rberror_t rblast(ringbuffer_t *buffer, rbelement_t *data){
 8002828:	b480      	push	{r7}
 800282a:	b085      	sub	sp, #20
 800282c:	af00      	add	r7, sp, #0
 800282e:	6078      	str	r0, [r7, #4]
 8002830:	6039      	str	r1, [r7, #0]
    if(buffer->length == 0){
 8002832:	687b      	ldr	r3, [r7, #4]
 8002834:	789b      	ldrb	r3, [r3, #2]
 8002836:	2b00      	cmp	r3, #0
 8002838:	d10a      	bne.n	8002850 <rblast+0x28>
    	*data = buffer->buffer[buffer->head]; /* avoids having random values as output */
 800283a:	687b      	ldr	r3, [r7, #4]
 800283c:	785b      	ldrb	r3, [r3, #1]
 800283e:	687a      	ldr	r2, [r7, #4]
 8002840:	009b      	lsls	r3, r3, #2
 8002842:	4413      	add	r3, r2
 8002844:	3304      	adds	r3, #4
 8002846:	681a      	ldr	r2, [r3, #0]
 8002848:	683b      	ldr	r3, [r7, #0]
 800284a:	601a      	str	r2, [r3, #0]
        return 0; // operation failed
 800284c:	2300      	movs	r3, #0
 800284e:	e015      	b.n	800287c <rblast+0x54>
    }
    // uint8_t index = (uint8_t) ((buffer->tail-1+RBUF_SZ)%RBUF_SZ);
    int8_t index = buffer->tail-1;
 8002850:	687b      	ldr	r3, [r7, #4]
 8002852:	781b      	ldrb	r3, [r3, #0]
 8002854:	3b01      	subs	r3, #1
 8002856:	b2db      	uxtb	r3, r3
 8002858:	73fb      	strb	r3, [r7, #15]
    if(index < 0){
 800285a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800285e:	2b00      	cmp	r3, #0
 8002860:	da03      	bge.n	800286a <rblast+0x42>
    	index += RBUF_SZ;
 8002862:	7bfb      	ldrb	r3, [r7, #15]
 8002864:	330a      	adds	r3, #10
 8002866:	b2db      	uxtb	r3, r3
 8002868:	73fb      	strb	r3, [r7, #15]
    }
    *data = buffer->buffer[(uint8_t) index];
 800286a:	7bfb      	ldrb	r3, [r7, #15]
 800286c:	687a      	ldr	r2, [r7, #4]
 800286e:	009b      	lsls	r3, r3, #2
 8002870:	4413      	add	r3, r2
 8002872:	3304      	adds	r3, #4
 8002874:	681a      	ldr	r2, [r3, #0]
 8002876:	683b      	ldr	r3, [r7, #0]
 8002878:	601a      	str	r2, [r3, #0]
    return 1;
 800287a:	2301      	movs	r3, #1
}
 800287c:	4618      	mov	r0, r3
 800287e:	3714      	adds	r7, #20
 8002880:	46bd      	mov	sp, r7
 8002882:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002886:	4770      	bx	lr

08002888 <rbget>:


rberror_t rbget(ringbuffer_t *buffer, int8_t i, rbelement_t *data){
 8002888:	b480      	push	{r7}
 800288a:	b087      	sub	sp, #28
 800288c:	af00      	add	r7, sp, #0
 800288e:	60f8      	str	r0, [r7, #12]
 8002890:	460b      	mov	r3, r1
 8002892:	607a      	str	r2, [r7, #4]
 8002894:	72fb      	strb	r3, [r7, #11]
    if(i < 0 || i >= buffer->length){
 8002896:	f997 300b 	ldrsb.w	r3, [r7, #11]
 800289a:	2b00      	cmp	r3, #0
 800289c:	db05      	blt.n	80028aa <rbget+0x22>
 800289e:	f997 300b 	ldrsb.w	r3, [r7, #11]
 80028a2:	68fa      	ldr	r2, [r7, #12]
 80028a4:	7892      	ldrb	r2, [r2, #2]
 80028a6:	4293      	cmp	r3, r2
 80028a8:	db0a      	blt.n	80028c0 <rbget+0x38>
        /* out of bounds */
    	*data =  buffer->buffer[buffer->head];
 80028aa:	68fb      	ldr	r3, [r7, #12]
 80028ac:	785b      	ldrb	r3, [r3, #1]
 80028ae:	68fa      	ldr	r2, [r7, #12]
 80028b0:	009b      	lsls	r3, r3, #2
 80028b2:	4413      	add	r3, r2
 80028b4:	3304      	adds	r3, #4
 80028b6:	681a      	ldr	r2, [r3, #0]
 80028b8:	687b      	ldr	r3, [r7, #4]
 80028ba:	601a      	str	r2, [r3, #0]
        return 0;
 80028bc:	2300      	movs	r3, #0
 80028be:	e01b      	b.n	80028f8 <rbget+0x70>
    }
    uint8_t index = (uint8_t) ((buffer->head+i) % RBUF_SZ);
 80028c0:	68fb      	ldr	r3, [r7, #12]
 80028c2:	785b      	ldrb	r3, [r3, #1]
 80028c4:	461a      	mov	r2, r3
 80028c6:	f997 300b 	ldrsb.w	r3, [r7, #11]
 80028ca:	441a      	add	r2, r3
 80028cc:	4b0d      	ldr	r3, [pc, #52]	; (8002904 <rbget+0x7c>)
 80028ce:	fb83 1302 	smull	r1, r3, r3, r2
 80028d2:	1099      	asrs	r1, r3, #2
 80028d4:	17d3      	asrs	r3, r2, #31
 80028d6:	1ac9      	subs	r1, r1, r3
 80028d8:	460b      	mov	r3, r1
 80028da:	009b      	lsls	r3, r3, #2
 80028dc:	440b      	add	r3, r1
 80028de:	005b      	lsls	r3, r3, #1
 80028e0:	1ad1      	subs	r1, r2, r3
 80028e2:	460b      	mov	r3, r1
 80028e4:	75fb      	strb	r3, [r7, #23]
    *data = buffer->buffer[index];
 80028e6:	7dfb      	ldrb	r3, [r7, #23]
 80028e8:	68fa      	ldr	r2, [r7, #12]
 80028ea:	009b      	lsls	r3, r3, #2
 80028ec:	4413      	add	r3, r2
 80028ee:	3304      	adds	r3, #4
 80028f0:	681a      	ldr	r2, [r3, #0]
 80028f2:	687b      	ldr	r3, [r7, #4]
 80028f4:	601a      	str	r2, [r3, #0]
    return 1;
 80028f6:	2301      	movs	r3, #1
}
 80028f8:	4618      	mov	r0, r3
 80028fa:	371c      	adds	r7, #28
 80028fc:	46bd      	mov	sp, r7
 80028fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002902:	4770      	bx	lr
 8002904:	66666667 	.word	0x66666667

08002908 <rbclear>:
- ringbuffer_t *buffer: buffer to clear;
@outputs: 
- void;
@#
*/
void rbclear(ringbuffer_t *buffer){
 8002908:	b480      	push	{r7}
 800290a:	b085      	sub	sp, #20
 800290c:	af00      	add	r7, sp, #0
 800290e:	6078      	str	r0, [r7, #4]
    uint8_t i = 0;
 8002910:	2300      	movs	r3, #0
 8002912:	73fb      	strb	r3, [r7, #15]
    for(i = 0; i < RBUF_SZ; i++){
 8002914:	2300      	movs	r3, #0
 8002916:	73fb      	strb	r3, [r7, #15]
 8002918:	e00a      	b.n	8002930 <rbclear+0x28>
        buffer->buffer[i] = 0;
 800291a:	7bfb      	ldrb	r3, [r7, #15]
 800291c:	687a      	ldr	r2, [r7, #4]
 800291e:	009b      	lsls	r3, r3, #2
 8002920:	4413      	add	r3, r2
 8002922:	3304      	adds	r3, #4
 8002924:	f04f 0200 	mov.w	r2, #0
 8002928:	601a      	str	r2, [r3, #0]
    for(i = 0; i < RBUF_SZ; i++){
 800292a:	7bfb      	ldrb	r3, [r7, #15]
 800292c:	3301      	adds	r3, #1
 800292e:	73fb      	strb	r3, [r7, #15]
 8002930:	7bfb      	ldrb	r3, [r7, #15]
 8002932:	2b09      	cmp	r3, #9
 8002934:	d9f1      	bls.n	800291a <rbclear+0x12>
    }
    buffer->length = 0;
 8002936:	687b      	ldr	r3, [r7, #4]
 8002938:	2200      	movs	r2, #0
 800293a:	709a      	strb	r2, [r3, #2]
    buffer->head = 0;
 800293c:	687b      	ldr	r3, [r7, #4]
 800293e:	2200      	movs	r2, #0
 8002940:	705a      	strb	r2, [r3, #1]
    buffer->tail = 0;
 8002942:	687b      	ldr	r3, [r7, #4]
 8002944:	2200      	movs	r2, #0
 8002946:	701a      	strb	r2, [r3, #0]
}
 8002948:	bf00      	nop
 800294a:	3714      	adds	r7, #20
 800294c:	46bd      	mov	sp, r7
 800294e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002952:	4770      	bx	lr

08002954 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                                        /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002954:	b580      	push	{r7, lr}
 8002956:	b082      	sub	sp, #8
 8002958:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800295a:	2300      	movs	r3, #0
 800295c:	607b      	str	r3, [r7, #4]
 800295e:	4b10      	ldr	r3, [pc, #64]	; (80029a0 <HAL_MspInit+0x4c>)
 8002960:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002962:	4a0f      	ldr	r2, [pc, #60]	; (80029a0 <HAL_MspInit+0x4c>)
 8002964:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002968:	6453      	str	r3, [r2, #68]	; 0x44
 800296a:	4b0d      	ldr	r3, [pc, #52]	; (80029a0 <HAL_MspInit+0x4c>)
 800296c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800296e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002972:	607b      	str	r3, [r7, #4]
 8002974:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8002976:	2300      	movs	r3, #0
 8002978:	603b      	str	r3, [r7, #0]
 800297a:	4b09      	ldr	r3, [pc, #36]	; (80029a0 <HAL_MspInit+0x4c>)
 800297c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800297e:	4a08      	ldr	r2, [pc, #32]	; (80029a0 <HAL_MspInit+0x4c>)
 8002980:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002984:	6413      	str	r3, [r2, #64]	; 0x40
 8002986:	4b06      	ldr	r3, [pc, #24]	; (80029a0 <HAL_MspInit+0x4c>)
 8002988:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800298a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800298e:	603b      	str	r3, [r7, #0]
 8002990:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 8002992:	2007      	movs	r0, #7
 8002994:	f000 fcca 	bl	800332c <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002998:	bf00      	nop
 800299a:	3708      	adds	r7, #8
 800299c:	46bd      	mov	sp, r7
 800299e:	bd80      	pop	{r7, pc}
 80029a0:	40023800 	.word	0x40023800

080029a4 <HAL_TIM_PWM_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_pwm: TIM_PWM handle pointer
* @retval None
*/
void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* htim_pwm)
{
 80029a4:	b480      	push	{r7}
 80029a6:	b085      	sub	sp, #20
 80029a8:	af00      	add	r7, sp, #0
 80029aa:	6078      	str	r0, [r7, #4]
  if(htim_pwm->Instance==TIM2)
 80029ac:	687b      	ldr	r3, [r7, #4]
 80029ae:	681b      	ldr	r3, [r3, #0]
 80029b0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80029b4:	d10e      	bne.n	80029d4 <HAL_TIM_PWM_MspInit+0x30>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 80029b6:	2300      	movs	r3, #0
 80029b8:	60fb      	str	r3, [r7, #12]
 80029ba:	4b13      	ldr	r3, [pc, #76]	; (8002a08 <HAL_TIM_PWM_MspInit+0x64>)
 80029bc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80029be:	4a12      	ldr	r2, [pc, #72]	; (8002a08 <HAL_TIM_PWM_MspInit+0x64>)
 80029c0:	f043 0301 	orr.w	r3, r3, #1
 80029c4:	6413      	str	r3, [r2, #64]	; 0x40
 80029c6:	4b10      	ldr	r3, [pc, #64]	; (8002a08 <HAL_TIM_PWM_MspInit+0x64>)
 80029c8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80029ca:	f003 0301 	and.w	r3, r3, #1
 80029ce:	60fb      	str	r3, [r7, #12]
 80029d0:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM5_MspInit 1 */

  /* USER CODE END TIM5_MspInit 1 */
  }

}
 80029d2:	e012      	b.n	80029fa <HAL_TIM_PWM_MspInit+0x56>
  else if(htim_pwm->Instance==TIM5)
 80029d4:	687b      	ldr	r3, [r7, #4]
 80029d6:	681b      	ldr	r3, [r3, #0]
 80029d8:	4a0c      	ldr	r2, [pc, #48]	; (8002a0c <HAL_TIM_PWM_MspInit+0x68>)
 80029da:	4293      	cmp	r3, r2
 80029dc:	d10d      	bne.n	80029fa <HAL_TIM_PWM_MspInit+0x56>
    __HAL_RCC_TIM5_CLK_ENABLE();
 80029de:	2300      	movs	r3, #0
 80029e0:	60bb      	str	r3, [r7, #8]
 80029e2:	4b09      	ldr	r3, [pc, #36]	; (8002a08 <HAL_TIM_PWM_MspInit+0x64>)
 80029e4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80029e6:	4a08      	ldr	r2, [pc, #32]	; (8002a08 <HAL_TIM_PWM_MspInit+0x64>)
 80029e8:	f043 0308 	orr.w	r3, r3, #8
 80029ec:	6413      	str	r3, [r2, #64]	; 0x40
 80029ee:	4b06      	ldr	r3, [pc, #24]	; (8002a08 <HAL_TIM_PWM_MspInit+0x64>)
 80029f0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80029f2:	f003 0308 	and.w	r3, r3, #8
 80029f6:	60bb      	str	r3, [r7, #8]
 80029f8:	68bb      	ldr	r3, [r7, #8]
}
 80029fa:	bf00      	nop
 80029fc:	3714      	adds	r7, #20
 80029fe:	46bd      	mov	sp, r7
 8002a00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a04:	4770      	bx	lr
 8002a06:	bf00      	nop
 8002a08:	40023800 	.word	0x40023800
 8002a0c:	40000c00 	.word	0x40000c00

08002a10 <HAL_TIM_Encoder_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_encoder: TIM_Encoder handle pointer
* @retval None
*/
void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* htim_encoder)
{
 8002a10:	b580      	push	{r7, lr}
 8002a12:	b08c      	sub	sp, #48	; 0x30
 8002a14:	af00      	add	r7, sp, #0
 8002a16:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002a18:	f107 031c 	add.w	r3, r7, #28
 8002a1c:	2200      	movs	r2, #0
 8002a1e:	601a      	str	r2, [r3, #0]
 8002a20:	605a      	str	r2, [r3, #4]
 8002a22:	609a      	str	r2, [r3, #8]
 8002a24:	60da      	str	r2, [r3, #12]
 8002a26:	611a      	str	r2, [r3, #16]
  if(htim_encoder->Instance==TIM3)
 8002a28:	687b      	ldr	r3, [r7, #4]
 8002a2a:	681b      	ldr	r3, [r3, #0]
 8002a2c:	4a3a      	ldr	r2, [pc, #232]	; (8002b18 <HAL_TIM_Encoder_MspInit+0x108>)
 8002a2e:	4293      	cmp	r3, r2
 8002a30:	d134      	bne.n	8002a9c <HAL_TIM_Encoder_MspInit+0x8c>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 8002a32:	2300      	movs	r3, #0
 8002a34:	61bb      	str	r3, [r7, #24]
 8002a36:	4b39      	ldr	r3, [pc, #228]	; (8002b1c <HAL_TIM_Encoder_MspInit+0x10c>)
 8002a38:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002a3a:	4a38      	ldr	r2, [pc, #224]	; (8002b1c <HAL_TIM_Encoder_MspInit+0x10c>)
 8002a3c:	f043 0302 	orr.w	r3, r3, #2
 8002a40:	6413      	str	r3, [r2, #64]	; 0x40
 8002a42:	4b36      	ldr	r3, [pc, #216]	; (8002b1c <HAL_TIM_Encoder_MspInit+0x10c>)
 8002a44:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002a46:	f003 0302 	and.w	r3, r3, #2
 8002a4a:	61bb      	str	r3, [r7, #24]
 8002a4c:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002a4e:	2300      	movs	r3, #0
 8002a50:	617b      	str	r3, [r7, #20]
 8002a52:	4b32      	ldr	r3, [pc, #200]	; (8002b1c <HAL_TIM_Encoder_MspInit+0x10c>)
 8002a54:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002a56:	4a31      	ldr	r2, [pc, #196]	; (8002b1c <HAL_TIM_Encoder_MspInit+0x10c>)
 8002a58:	f043 0301 	orr.w	r3, r3, #1
 8002a5c:	6313      	str	r3, [r2, #48]	; 0x30
 8002a5e:	4b2f      	ldr	r3, [pc, #188]	; (8002b1c <HAL_TIM_Encoder_MspInit+0x10c>)
 8002a60:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002a62:	f003 0301 	and.w	r3, r3, #1
 8002a66:	617b      	str	r3, [r7, #20]
 8002a68:	697b      	ldr	r3, [r7, #20]
    /**TIM3 GPIO Configuration
    PA6     ------> TIM3_CH1
    PA7     ------> TIM3_CH2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8002a6a:	23c0      	movs	r3, #192	; 0xc0
 8002a6c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002a6e:	2302      	movs	r3, #2
 8002a70:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002a72:	2300      	movs	r3, #0
 8002a74:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002a76:	2300      	movs	r3, #0
 8002a78:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8002a7a:	2302      	movs	r3, #2
 8002a7c:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002a7e:	f107 031c 	add.w	r3, r7, #28
 8002a82:	4619      	mov	r1, r3
 8002a84:	4826      	ldr	r0, [pc, #152]	; (8002b20 <HAL_TIM_Encoder_MspInit+0x110>)
 8002a86:	f001 f895 	bl	8003bb4 <HAL_GPIO_Init>

    /* TIM3 interrupt Init */
    HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 8002a8a:	2200      	movs	r2, #0
 8002a8c:	2100      	movs	r1, #0
 8002a8e:	201d      	movs	r0, #29
 8002a90:	f000 fc57 	bl	8003342 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 8002a94:	201d      	movs	r0, #29
 8002a96:	f000 fc70 	bl	800337a <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM4_MspInit 1 */

  /* USER CODE END TIM4_MspInit 1 */
  }

}
 8002a9a:	e038      	b.n	8002b0e <HAL_TIM_Encoder_MspInit+0xfe>
  else if(htim_encoder->Instance==TIM4)
 8002a9c:	687b      	ldr	r3, [r7, #4]
 8002a9e:	681b      	ldr	r3, [r3, #0]
 8002aa0:	4a20      	ldr	r2, [pc, #128]	; (8002b24 <HAL_TIM_Encoder_MspInit+0x114>)
 8002aa2:	4293      	cmp	r3, r2
 8002aa4:	d133      	bne.n	8002b0e <HAL_TIM_Encoder_MspInit+0xfe>
    __HAL_RCC_TIM4_CLK_ENABLE();
 8002aa6:	2300      	movs	r3, #0
 8002aa8:	613b      	str	r3, [r7, #16]
 8002aaa:	4b1c      	ldr	r3, [pc, #112]	; (8002b1c <HAL_TIM_Encoder_MspInit+0x10c>)
 8002aac:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002aae:	4a1b      	ldr	r2, [pc, #108]	; (8002b1c <HAL_TIM_Encoder_MspInit+0x10c>)
 8002ab0:	f043 0304 	orr.w	r3, r3, #4
 8002ab4:	6413      	str	r3, [r2, #64]	; 0x40
 8002ab6:	4b19      	ldr	r3, [pc, #100]	; (8002b1c <HAL_TIM_Encoder_MspInit+0x10c>)
 8002ab8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002aba:	f003 0304 	and.w	r3, r3, #4
 8002abe:	613b      	str	r3, [r7, #16]
 8002ac0:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002ac2:	2300      	movs	r3, #0
 8002ac4:	60fb      	str	r3, [r7, #12]
 8002ac6:	4b15      	ldr	r3, [pc, #84]	; (8002b1c <HAL_TIM_Encoder_MspInit+0x10c>)
 8002ac8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002aca:	4a14      	ldr	r2, [pc, #80]	; (8002b1c <HAL_TIM_Encoder_MspInit+0x10c>)
 8002acc:	f043 0302 	orr.w	r3, r3, #2
 8002ad0:	6313      	str	r3, [r2, #48]	; 0x30
 8002ad2:	4b12      	ldr	r3, [pc, #72]	; (8002b1c <HAL_TIM_Encoder_MspInit+0x10c>)
 8002ad4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002ad6:	f003 0302 	and.w	r3, r3, #2
 8002ada:	60fb      	str	r3, [r7, #12]
 8002adc:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8002ade:	23c0      	movs	r3, #192	; 0xc0
 8002ae0:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002ae2:	2302      	movs	r3, #2
 8002ae4:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002ae6:	2300      	movs	r3, #0
 8002ae8:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002aea:	2300      	movs	r3, #0
 8002aec:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 8002aee:	2302      	movs	r3, #2
 8002af0:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002af2:	f107 031c 	add.w	r3, r7, #28
 8002af6:	4619      	mov	r1, r3
 8002af8:	480b      	ldr	r0, [pc, #44]	; (8002b28 <HAL_TIM_Encoder_MspInit+0x118>)
 8002afa:	f001 f85b 	bl	8003bb4 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(TIM4_IRQn, 0, 0);
 8002afe:	2200      	movs	r2, #0
 8002b00:	2100      	movs	r1, #0
 8002b02:	201e      	movs	r0, #30
 8002b04:	f000 fc1d 	bl	8003342 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM4_IRQn);
 8002b08:	201e      	movs	r0, #30
 8002b0a:	f000 fc36 	bl	800337a <HAL_NVIC_EnableIRQ>
}
 8002b0e:	bf00      	nop
 8002b10:	3730      	adds	r7, #48	; 0x30
 8002b12:	46bd      	mov	sp, r7
 8002b14:	bd80      	pop	{r7, pc}
 8002b16:	bf00      	nop
 8002b18:	40000400 	.word	0x40000400
 8002b1c:	40023800 	.word	0x40023800
 8002b20:	40020000 	.word	0x40020000
 8002b24:	40000800 	.word	0x40000800
 8002b28:	40020400 	.word	0x40020400

08002b2c <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8002b2c:	b580      	push	{r7, lr}
 8002b2e:	b084      	sub	sp, #16
 8002b30:	af00      	add	r7, sp, #0
 8002b32:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM10)
 8002b34:	687b      	ldr	r3, [r7, #4]
 8002b36:	681b      	ldr	r3, [r3, #0]
 8002b38:	4a0e      	ldr	r2, [pc, #56]	; (8002b74 <HAL_TIM_Base_MspInit+0x48>)
 8002b3a:	4293      	cmp	r3, r2
 8002b3c:	d115      	bne.n	8002b6a <HAL_TIM_Base_MspInit+0x3e>
  {
  /* USER CODE BEGIN TIM10_MspInit 0 */

  /* USER CODE END TIM10_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM10_CLK_ENABLE();
 8002b3e:	2300      	movs	r3, #0
 8002b40:	60fb      	str	r3, [r7, #12]
 8002b42:	4b0d      	ldr	r3, [pc, #52]	; (8002b78 <HAL_TIM_Base_MspInit+0x4c>)
 8002b44:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002b46:	4a0c      	ldr	r2, [pc, #48]	; (8002b78 <HAL_TIM_Base_MspInit+0x4c>)
 8002b48:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002b4c:	6453      	str	r3, [r2, #68]	; 0x44
 8002b4e:	4b0a      	ldr	r3, [pc, #40]	; (8002b78 <HAL_TIM_Base_MspInit+0x4c>)
 8002b50:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002b52:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002b56:	60fb      	str	r3, [r7, #12]
 8002b58:	68fb      	ldr	r3, [r7, #12]
    /* TIM10 interrupt Init */
    HAL_NVIC_SetPriority(TIM1_UP_TIM10_IRQn, 0, 0);
 8002b5a:	2200      	movs	r2, #0
 8002b5c:	2100      	movs	r1, #0
 8002b5e:	2019      	movs	r0, #25
 8002b60:	f000 fbef 	bl	8003342 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_UP_TIM10_IRQn);
 8002b64:	2019      	movs	r0, #25
 8002b66:	f000 fc08 	bl	800337a <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM10_MspInit 1 */

  /* USER CODE END TIM10_MspInit 1 */
  }

}
 8002b6a:	bf00      	nop
 8002b6c:	3710      	adds	r7, #16
 8002b6e:	46bd      	mov	sp, r7
 8002b70:	bd80      	pop	{r7, pc}
 8002b72:	bf00      	nop
 8002b74:	40014400 	.word	0x40014400
 8002b78:	40023800 	.word	0x40023800

08002b7c <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8002b7c:	b580      	push	{r7, lr}
 8002b7e:	b08a      	sub	sp, #40	; 0x28
 8002b80:	af00      	add	r7, sp, #0
 8002b82:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002b84:	f107 0314 	add.w	r3, r7, #20
 8002b88:	2200      	movs	r2, #0
 8002b8a:	601a      	str	r2, [r3, #0]
 8002b8c:	605a      	str	r2, [r3, #4]
 8002b8e:	609a      	str	r2, [r3, #8]
 8002b90:	60da      	str	r2, [r3, #12]
 8002b92:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM2)
 8002b94:	687b      	ldr	r3, [r7, #4]
 8002b96:	681b      	ldr	r3, [r3, #0]
 8002b98:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002b9c:	d11f      	bne.n	8002bde <HAL_TIM_MspPostInit+0x62>
  {
  /* USER CODE BEGIN TIM2_MspPostInit 0 */

  /* USER CODE END TIM2_MspPostInit 0 */
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002b9e:	2300      	movs	r3, #0
 8002ba0:	613b      	str	r3, [r7, #16]
 8002ba2:	4b22      	ldr	r3, [pc, #136]	; (8002c2c <HAL_TIM_MspPostInit+0xb0>)
 8002ba4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002ba6:	4a21      	ldr	r2, [pc, #132]	; (8002c2c <HAL_TIM_MspPostInit+0xb0>)
 8002ba8:	f043 0301 	orr.w	r3, r3, #1
 8002bac:	6313      	str	r3, [r2, #48]	; 0x30
 8002bae:	4b1f      	ldr	r3, [pc, #124]	; (8002c2c <HAL_TIM_MspPostInit+0xb0>)
 8002bb0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002bb2:	f003 0301 	and.w	r3, r3, #1
 8002bb6:	613b      	str	r3, [r7, #16]
 8002bb8:	693b      	ldr	r3, [r7, #16]
    /**TIM2 GPIO Configuration
    PA15     ------> TIM2_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_15;
 8002bba:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8002bbe:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002bc0:	2302      	movs	r3, #2
 8002bc2:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002bc4:	2300      	movs	r3, #0
 8002bc6:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002bc8:	2300      	movs	r3, #0
 8002bca:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8002bcc:	2301      	movs	r3, #1
 8002bce:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002bd0:	f107 0314 	add.w	r3, r7, #20
 8002bd4:	4619      	mov	r1, r3
 8002bd6:	4816      	ldr	r0, [pc, #88]	; (8002c30 <HAL_TIM_MspPostInit+0xb4>)
 8002bd8:	f000 ffec 	bl	8003bb4 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM5_MspPostInit 1 */

  /* USER CODE END TIM5_MspPostInit 1 */
  }

}
 8002bdc:	e022      	b.n	8002c24 <HAL_TIM_MspPostInit+0xa8>
  else if(htim->Instance==TIM5)
 8002bde:	687b      	ldr	r3, [r7, #4]
 8002be0:	681b      	ldr	r3, [r3, #0]
 8002be2:	4a14      	ldr	r2, [pc, #80]	; (8002c34 <HAL_TIM_MspPostInit+0xb8>)
 8002be4:	4293      	cmp	r3, r2
 8002be6:	d11d      	bne.n	8002c24 <HAL_TIM_MspPostInit+0xa8>
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002be8:	2300      	movs	r3, #0
 8002bea:	60fb      	str	r3, [r7, #12]
 8002bec:	4b0f      	ldr	r3, [pc, #60]	; (8002c2c <HAL_TIM_MspPostInit+0xb0>)
 8002bee:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002bf0:	4a0e      	ldr	r2, [pc, #56]	; (8002c2c <HAL_TIM_MspPostInit+0xb0>)
 8002bf2:	f043 0301 	orr.w	r3, r3, #1
 8002bf6:	6313      	str	r3, [r2, #48]	; 0x30
 8002bf8:	4b0c      	ldr	r3, [pc, #48]	; (8002c2c <HAL_TIM_MspPostInit+0xb0>)
 8002bfa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002bfc:	f003 0301 	and.w	r3, r3, #1
 8002c00:	60fb      	str	r3, [r7, #12]
 8002c02:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 8002c04:	2301      	movs	r3, #1
 8002c06:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002c08:	2302      	movs	r3, #2
 8002c0a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002c0c:	2300      	movs	r3, #0
 8002c0e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002c10:	2300      	movs	r3, #0
 8002c12:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM5;
 8002c14:	2302      	movs	r3, #2
 8002c16:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002c18:	f107 0314 	add.w	r3, r7, #20
 8002c1c:	4619      	mov	r1, r3
 8002c1e:	4804      	ldr	r0, [pc, #16]	; (8002c30 <HAL_TIM_MspPostInit+0xb4>)
 8002c20:	f000 ffc8 	bl	8003bb4 <HAL_GPIO_Init>
}
 8002c24:	bf00      	nop
 8002c26:	3728      	adds	r7, #40	; 0x28
 8002c28:	46bd      	mov	sp, r7
 8002c2a:	bd80      	pop	{r7, pc}
 8002c2c:	40023800 	.word	0x40023800
 8002c30:	40020000 	.word	0x40020000
 8002c34:	40000c00 	.word	0x40000c00

08002c38 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8002c38:	b580      	push	{r7, lr}
 8002c3a:	b08a      	sub	sp, #40	; 0x28
 8002c3c:	af00      	add	r7, sp, #0
 8002c3e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002c40:	f107 0314 	add.w	r3, r7, #20
 8002c44:	2200      	movs	r2, #0
 8002c46:	601a      	str	r2, [r3, #0]
 8002c48:	605a      	str	r2, [r3, #4]
 8002c4a:	609a      	str	r2, [r3, #8]
 8002c4c:	60da      	str	r2, [r3, #12]
 8002c4e:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 8002c50:	687b      	ldr	r3, [r7, #4]
 8002c52:	681b      	ldr	r3, [r3, #0]
 8002c54:	4a4d      	ldr	r2, [pc, #308]	; (8002d8c <HAL_UART_MspInit+0x154>)
 8002c56:	4293      	cmp	r3, r2
 8002c58:	f040 8094 	bne.w	8002d84 <HAL_UART_MspInit+0x14c>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8002c5c:	2300      	movs	r3, #0
 8002c5e:	613b      	str	r3, [r7, #16]
 8002c60:	4b4b      	ldr	r3, [pc, #300]	; (8002d90 <HAL_UART_MspInit+0x158>)
 8002c62:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002c64:	4a4a      	ldr	r2, [pc, #296]	; (8002d90 <HAL_UART_MspInit+0x158>)
 8002c66:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002c6a:	6413      	str	r3, [r2, #64]	; 0x40
 8002c6c:	4b48      	ldr	r3, [pc, #288]	; (8002d90 <HAL_UART_MspInit+0x158>)
 8002c6e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002c70:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002c74:	613b      	str	r3, [r7, #16]
 8002c76:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002c78:	2300      	movs	r3, #0
 8002c7a:	60fb      	str	r3, [r7, #12]
 8002c7c:	4b44      	ldr	r3, [pc, #272]	; (8002d90 <HAL_UART_MspInit+0x158>)
 8002c7e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002c80:	4a43      	ldr	r2, [pc, #268]	; (8002d90 <HAL_UART_MspInit+0x158>)
 8002c82:	f043 0301 	orr.w	r3, r3, #1
 8002c86:	6313      	str	r3, [r2, #48]	; 0x30
 8002c88:	4b41      	ldr	r3, [pc, #260]	; (8002d90 <HAL_UART_MspInit+0x158>)
 8002c8a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002c8c:	f003 0301 	and.w	r3, r3, #1
 8002c90:	60fb      	str	r3, [r7, #12]
 8002c92:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8002c94:	230c      	movs	r3, #12
 8002c96:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002c98:	2302      	movs	r3, #2
 8002c9a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002c9c:	2300      	movs	r3, #0
 8002c9e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002ca0:	2303      	movs	r3, #3
 8002ca2:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8002ca4:	2307      	movs	r3, #7
 8002ca6:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002ca8:	f107 0314 	add.w	r3, r7, #20
 8002cac:	4619      	mov	r1, r3
 8002cae:	4839      	ldr	r0, [pc, #228]	; (8002d94 <HAL_UART_MspInit+0x15c>)
 8002cb0:	f000 ff80 	bl	8003bb4 <HAL_GPIO_Init>

    /* USART2 DMA Init */
    /* USART2_RX Init */
    hdma_usart2_rx.Instance = DMA1_Stream5;
 8002cb4:	4b38      	ldr	r3, [pc, #224]	; (8002d98 <HAL_UART_MspInit+0x160>)
 8002cb6:	4a39      	ldr	r2, [pc, #228]	; (8002d9c <HAL_UART_MspInit+0x164>)
 8002cb8:	601a      	str	r2, [r3, #0]
    hdma_usart2_rx.Init.Channel = DMA_CHANNEL_4;
 8002cba:	4b37      	ldr	r3, [pc, #220]	; (8002d98 <HAL_UART_MspInit+0x160>)
 8002cbc:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8002cc0:	605a      	str	r2, [r3, #4]
    hdma_usart2_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8002cc2:	4b35      	ldr	r3, [pc, #212]	; (8002d98 <HAL_UART_MspInit+0x160>)
 8002cc4:	2200      	movs	r2, #0
 8002cc6:	609a      	str	r2, [r3, #8]
    hdma_usart2_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8002cc8:	4b33      	ldr	r3, [pc, #204]	; (8002d98 <HAL_UART_MspInit+0x160>)
 8002cca:	2200      	movs	r2, #0
 8002ccc:	60da      	str	r2, [r3, #12]
    hdma_usart2_rx.Init.MemInc = DMA_MINC_ENABLE;
 8002cce:	4b32      	ldr	r3, [pc, #200]	; (8002d98 <HAL_UART_MspInit+0x160>)
 8002cd0:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8002cd4:	611a      	str	r2, [r3, #16]
    hdma_usart2_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8002cd6:	4b30      	ldr	r3, [pc, #192]	; (8002d98 <HAL_UART_MspInit+0x160>)
 8002cd8:	2200      	movs	r2, #0
 8002cda:	615a      	str	r2, [r3, #20]
    hdma_usart2_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8002cdc:	4b2e      	ldr	r3, [pc, #184]	; (8002d98 <HAL_UART_MspInit+0x160>)
 8002cde:	2200      	movs	r2, #0
 8002ce0:	619a      	str	r2, [r3, #24]
    hdma_usart2_rx.Init.Mode = DMA_CIRCULAR;
 8002ce2:	4b2d      	ldr	r3, [pc, #180]	; (8002d98 <HAL_UART_MspInit+0x160>)
 8002ce4:	f44f 7280 	mov.w	r2, #256	; 0x100
 8002ce8:	61da      	str	r2, [r3, #28]
    hdma_usart2_rx.Init.Priority = DMA_PRIORITY_MEDIUM;
 8002cea:	4b2b      	ldr	r3, [pc, #172]	; (8002d98 <HAL_UART_MspInit+0x160>)
 8002cec:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 8002cf0:	621a      	str	r2, [r3, #32]
    hdma_usart2_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8002cf2:	4b29      	ldr	r3, [pc, #164]	; (8002d98 <HAL_UART_MspInit+0x160>)
 8002cf4:	2200      	movs	r2, #0
 8002cf6:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_usart2_rx) != HAL_OK)
 8002cf8:	4827      	ldr	r0, [pc, #156]	; (8002d98 <HAL_UART_MspInit+0x160>)
 8002cfa:	f000 fb59 	bl	80033b0 <HAL_DMA_Init>
 8002cfe:	4603      	mov	r3, r0
 8002d00:	2b00      	cmp	r3, #0
 8002d02:	d001      	beq.n	8002d08 <HAL_UART_MspInit+0xd0>
    {
      Error_Handler();
 8002d04:	f7ff fbdc 	bl	80024c0 <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmarx,hdma_usart2_rx);
 8002d08:	687b      	ldr	r3, [r7, #4]
 8002d0a:	4a23      	ldr	r2, [pc, #140]	; (8002d98 <HAL_UART_MspInit+0x160>)
 8002d0c:	639a      	str	r2, [r3, #56]	; 0x38
 8002d0e:	4a22      	ldr	r2, [pc, #136]	; (8002d98 <HAL_UART_MspInit+0x160>)
 8002d10:	687b      	ldr	r3, [r7, #4]
 8002d12:	6393      	str	r3, [r2, #56]	; 0x38

    /* USART2_TX Init */
    hdma_usart2_tx.Instance = DMA1_Stream6;
 8002d14:	4b22      	ldr	r3, [pc, #136]	; (8002da0 <HAL_UART_MspInit+0x168>)
 8002d16:	4a23      	ldr	r2, [pc, #140]	; (8002da4 <HAL_UART_MspInit+0x16c>)
 8002d18:	601a      	str	r2, [r3, #0]
    hdma_usart2_tx.Init.Channel = DMA_CHANNEL_4;
 8002d1a:	4b21      	ldr	r3, [pc, #132]	; (8002da0 <HAL_UART_MspInit+0x168>)
 8002d1c:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8002d20:	605a      	str	r2, [r3, #4]
    hdma_usart2_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8002d22:	4b1f      	ldr	r3, [pc, #124]	; (8002da0 <HAL_UART_MspInit+0x168>)
 8002d24:	2240      	movs	r2, #64	; 0x40
 8002d26:	609a      	str	r2, [r3, #8]
    hdma_usart2_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8002d28:	4b1d      	ldr	r3, [pc, #116]	; (8002da0 <HAL_UART_MspInit+0x168>)
 8002d2a:	2200      	movs	r2, #0
 8002d2c:	60da      	str	r2, [r3, #12]
    hdma_usart2_tx.Init.MemInc = DMA_MINC_ENABLE;
 8002d2e:	4b1c      	ldr	r3, [pc, #112]	; (8002da0 <HAL_UART_MspInit+0x168>)
 8002d30:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8002d34:	611a      	str	r2, [r3, #16]
    hdma_usart2_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8002d36:	4b1a      	ldr	r3, [pc, #104]	; (8002da0 <HAL_UART_MspInit+0x168>)
 8002d38:	2200      	movs	r2, #0
 8002d3a:	615a      	str	r2, [r3, #20]
    hdma_usart2_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8002d3c:	4b18      	ldr	r3, [pc, #96]	; (8002da0 <HAL_UART_MspInit+0x168>)
 8002d3e:	2200      	movs	r2, #0
 8002d40:	619a      	str	r2, [r3, #24]
    hdma_usart2_tx.Init.Mode = DMA_CIRCULAR;
 8002d42:	4b17      	ldr	r3, [pc, #92]	; (8002da0 <HAL_UART_MspInit+0x168>)
 8002d44:	f44f 7280 	mov.w	r2, #256	; 0x100
 8002d48:	61da      	str	r2, [r3, #28]
    hdma_usart2_tx.Init.Priority = DMA_PRIORITY_MEDIUM;
 8002d4a:	4b15      	ldr	r3, [pc, #84]	; (8002da0 <HAL_UART_MspInit+0x168>)
 8002d4c:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 8002d50:	621a      	str	r2, [r3, #32]
    hdma_usart2_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8002d52:	4b13      	ldr	r3, [pc, #76]	; (8002da0 <HAL_UART_MspInit+0x168>)
 8002d54:	2200      	movs	r2, #0
 8002d56:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_usart2_tx) != HAL_OK)
 8002d58:	4811      	ldr	r0, [pc, #68]	; (8002da0 <HAL_UART_MspInit+0x168>)
 8002d5a:	f000 fb29 	bl	80033b0 <HAL_DMA_Init>
 8002d5e:	4603      	mov	r3, r0
 8002d60:	2b00      	cmp	r3, #0
 8002d62:	d001      	beq.n	8002d68 <HAL_UART_MspInit+0x130>
    {
      Error_Handler();
 8002d64:	f7ff fbac 	bl	80024c0 <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmatx,hdma_usart2_tx);
 8002d68:	687b      	ldr	r3, [r7, #4]
 8002d6a:	4a0d      	ldr	r2, [pc, #52]	; (8002da0 <HAL_UART_MspInit+0x168>)
 8002d6c:	635a      	str	r2, [r3, #52]	; 0x34
 8002d6e:	4a0c      	ldr	r2, [pc, #48]	; (8002da0 <HAL_UART_MspInit+0x168>)
 8002d70:	687b      	ldr	r3, [r7, #4]
 8002d72:	6393      	str	r3, [r2, #56]	; 0x38

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 8002d74:	2200      	movs	r2, #0
 8002d76:	2100      	movs	r1, #0
 8002d78:	2026      	movs	r0, #38	; 0x26
 8002d7a:	f000 fae2 	bl	8003342 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8002d7e:	2026      	movs	r0, #38	; 0x26
 8002d80:	f000 fafb 	bl	800337a <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 8002d84:	bf00      	nop
 8002d86:	3728      	adds	r7, #40	; 0x28
 8002d88:	46bd      	mov	sp, r7
 8002d8a:	bd80      	pop	{r7, pc}
 8002d8c:	40004400 	.word	0x40004400
 8002d90:	40023800 	.word	0x40023800
 8002d94:	40020000 	.word	0x40020000
 8002d98:	20000764 	.word	0x20000764
 8002d9c:	40026088 	.word	0x40026088
 8002da0:	200007c4 	.word	0x200007c4
 8002da4:	400260a0 	.word	0x400260a0

08002da8 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002da8:	b480      	push	{r7}
 8002daa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8002dac:	e7fe      	b.n	8002dac <NMI_Handler+0x4>

08002dae <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002dae:	b480      	push	{r7}
 8002db0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002db2:	e7fe      	b.n	8002db2 <HardFault_Handler+0x4>

08002db4 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002db4:	b480      	push	{r7}
 8002db6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002db8:	e7fe      	b.n	8002db8 <MemManage_Handler+0x4>

08002dba <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002dba:	b480      	push	{r7}
 8002dbc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002dbe:	e7fe      	b.n	8002dbe <BusFault_Handler+0x4>

08002dc0 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002dc0:	b480      	push	{r7}
 8002dc2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002dc4:	e7fe      	b.n	8002dc4 <UsageFault_Handler+0x4>

08002dc6 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8002dc6:	b480      	push	{r7}
 8002dc8:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8002dca:	bf00      	nop
 8002dcc:	46bd      	mov	sp, r7
 8002dce:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002dd2:	4770      	bx	lr

08002dd4 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002dd4:	b480      	push	{r7}
 8002dd6:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002dd8:	bf00      	nop
 8002dda:	46bd      	mov	sp, r7
 8002ddc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002de0:	4770      	bx	lr

08002de2 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8002de2:	b480      	push	{r7}
 8002de4:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8002de6:	bf00      	nop
 8002de8:	46bd      	mov	sp, r7
 8002dea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002dee:	4770      	bx	lr

08002df0 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8002df0:	b580      	push	{r7, lr}
 8002df2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8002df4:	f000 f986 	bl	8003104 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8002df8:	bf00      	nop
 8002dfa:	bd80      	pop	{r7, pc}

08002dfc <DMA1_Stream5_IRQHandler>:

/**
  * @brief This function handles DMA1 stream5 global interrupt.
  */
void DMA1_Stream5_IRQHandler(void)
{
 8002dfc:	b580      	push	{r7, lr}
 8002dfe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream5_IRQn 0 */

  /* USER CODE END DMA1_Stream5_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart2_rx);
 8002e00:	4802      	ldr	r0, [pc, #8]	; (8002e0c <DMA1_Stream5_IRQHandler+0x10>)
 8002e02:	f000 fc6d 	bl	80036e0 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream5_IRQn 1 */

  /* USER CODE END DMA1_Stream5_IRQn 1 */
}
 8002e06:	bf00      	nop
 8002e08:	bd80      	pop	{r7, pc}
 8002e0a:	bf00      	nop
 8002e0c:	20000764 	.word	0x20000764

08002e10 <DMA1_Stream6_IRQHandler>:

/**
  * @brief This function handles DMA1 stream6 global interrupt.
  */
void DMA1_Stream6_IRQHandler(void)
{
 8002e10:	b580      	push	{r7, lr}
 8002e12:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream6_IRQn 0 */

  /* USER CODE END DMA1_Stream6_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart2_tx);
 8002e14:	4802      	ldr	r0, [pc, #8]	; (8002e20 <DMA1_Stream6_IRQHandler+0x10>)
 8002e16:	f000 fc63 	bl	80036e0 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream6_IRQn 1 */

  /* USER CODE END DMA1_Stream6_IRQn 1 */
}
 8002e1a:	bf00      	nop
 8002e1c:	bd80      	pop	{r7, pc}
 8002e1e:	bf00      	nop
 8002e20:	200007c4 	.word	0x200007c4

08002e24 <TIM1_UP_TIM10_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt and TIM10 global interrupt.
  */
void TIM1_UP_TIM10_IRQHandler(void)
{
 8002e24:	b580      	push	{r7, lr}
 8002e26:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 0 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 0 */
  HAL_TIM_IRQHandler(&htim10);
 8002e28:	4802      	ldr	r0, [pc, #8]	; (8002e34 <TIM1_UP_TIM10_IRQHandler+0x10>)
 8002e2a:	f001 ff83 	bl	8004d34 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 1 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 1 */
}
 8002e2e:	bf00      	nop
 8002e30:	bd80      	pop	{r7, pc}
 8002e32:	bf00      	nop
 8002e34:	200006d8 	.word	0x200006d8

08002e38 <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 8002e38:	b580      	push	{r7, lr}
 8002e3a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 8002e3c:	4802      	ldr	r0, [pc, #8]	; (8002e48 <TIM3_IRQHandler+0x10>)
 8002e3e:	f001 ff79 	bl	8004d34 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 8002e42:	bf00      	nop
 8002e44:	bd80      	pop	{r7, pc}
 8002e46:	bf00      	nop
 8002e48:	20000600 	.word	0x20000600

08002e4c <TIM4_IRQHandler>:

/**
  * @brief This function handles TIM4 global interrupt.
  */
void TIM4_IRQHandler(void)
{
 8002e4c:	b580      	push	{r7, lr}
 8002e4e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM4_IRQn 0 */

  /* USER CODE END TIM4_IRQn 0 */
  HAL_TIM_IRQHandler(&htim4);
 8002e50:	4802      	ldr	r0, [pc, #8]	; (8002e5c <TIM4_IRQHandler+0x10>)
 8002e52:	f001 ff6f 	bl	8004d34 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM4_IRQn 1 */

  /* USER CODE END TIM4_IRQn 1 */
}
 8002e56:	bf00      	nop
 8002e58:	bd80      	pop	{r7, pc}
 8002e5a:	bf00      	nop
 8002e5c:	20000648 	.word	0x20000648

08002e60 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 8002e60:	b580      	push	{r7, lr}
 8002e62:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8002e64:	4802      	ldr	r0, [pc, #8]	; (8002e70 <USART2_IRQHandler+0x10>)
 8002e66:	f002 fc89 	bl	800577c <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 8002e6a:	bf00      	nop
 8002e6c:	bd80      	pop	{r7, pc}
 8002e6e:	bf00      	nop
 8002e70:	20000720 	.word	0x20000720

08002e74 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 8002e74:	b580      	push	{r7, lr}
 8002e76:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(LIMIT_SWITCH_1_Pin);
 8002e78:	f44f 6000 	mov.w	r0, #2048	; 0x800
 8002e7c:	f001 f852 	bl	8003f24 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(LIMIT_SWITCH_2_Pin);
 8002e80:	f44f 5080 	mov.w	r0, #4096	; 0x1000
 8002e84:	f001 f84e 	bl	8003f24 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(B1_Pin);
 8002e88:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 8002e8c:	f001 f84a 	bl	8003f24 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 8002e90:	bf00      	nop
 8002e92:	bd80      	pop	{r7, pc}

08002e94 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8002e94:	b480      	push	{r7}
 8002e96:	af00      	add	r7, sp, #0
	return 1;
 8002e98:	2301      	movs	r3, #1
}
 8002e9a:	4618      	mov	r0, r3
 8002e9c:	46bd      	mov	sp, r7
 8002e9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ea2:	4770      	bx	lr

08002ea4 <_kill>:

int _kill(int pid, int sig)
{
 8002ea4:	b580      	push	{r7, lr}
 8002ea6:	b082      	sub	sp, #8
 8002ea8:	af00      	add	r7, sp, #0
 8002eaa:	6078      	str	r0, [r7, #4]
 8002eac:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 8002eae:	f003 fced 	bl	800688c <__errno>
 8002eb2:	4603      	mov	r3, r0
 8002eb4:	2216      	movs	r2, #22
 8002eb6:	601a      	str	r2, [r3, #0]
	return -1;
 8002eb8:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
}
 8002ebc:	4618      	mov	r0, r3
 8002ebe:	3708      	adds	r7, #8
 8002ec0:	46bd      	mov	sp, r7
 8002ec2:	bd80      	pop	{r7, pc}

08002ec4 <_exit>:

void _exit (int status)
{
 8002ec4:	b580      	push	{r7, lr}
 8002ec6:	b082      	sub	sp, #8
 8002ec8:	af00      	add	r7, sp, #0
 8002eca:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 8002ecc:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8002ed0:	6878      	ldr	r0, [r7, #4]
 8002ed2:	f7ff ffe7 	bl	8002ea4 <_kill>
	while (1) {}		/* Make sure we hang here */
 8002ed6:	e7fe      	b.n	8002ed6 <_exit+0x12>

08002ed8 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8002ed8:	b580      	push	{r7, lr}
 8002eda:	b086      	sub	sp, #24
 8002edc:	af00      	add	r7, sp, #0
 8002ede:	60f8      	str	r0, [r7, #12]
 8002ee0:	60b9      	str	r1, [r7, #8]
 8002ee2:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002ee4:	2300      	movs	r3, #0
 8002ee6:	617b      	str	r3, [r7, #20]
 8002ee8:	e00a      	b.n	8002f00 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 8002eea:	f3af 8000 	nop.w
 8002eee:	4601      	mov	r1, r0
 8002ef0:	68bb      	ldr	r3, [r7, #8]
 8002ef2:	1c5a      	adds	r2, r3, #1
 8002ef4:	60ba      	str	r2, [r7, #8]
 8002ef6:	b2ca      	uxtb	r2, r1
 8002ef8:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002efa:	697b      	ldr	r3, [r7, #20]
 8002efc:	3301      	adds	r3, #1
 8002efe:	617b      	str	r3, [r7, #20]
 8002f00:	697a      	ldr	r2, [r7, #20]
 8002f02:	687b      	ldr	r3, [r7, #4]
 8002f04:	429a      	cmp	r2, r3
 8002f06:	dbf0      	blt.n	8002eea <_read+0x12>
	}

return len;
 8002f08:	687b      	ldr	r3, [r7, #4]
}
 8002f0a:	4618      	mov	r0, r3
 8002f0c:	3718      	adds	r7, #24
 8002f0e:	46bd      	mov	sp, r7
 8002f10:	bd80      	pop	{r7, pc}

08002f12 <_close>:
	}
	return len;
}

int _close(int file)
{
 8002f12:	b480      	push	{r7}
 8002f14:	b083      	sub	sp, #12
 8002f16:	af00      	add	r7, sp, #0
 8002f18:	6078      	str	r0, [r7, #4]
	return -1;
 8002f1a:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
}
 8002f1e:	4618      	mov	r0, r3
 8002f20:	370c      	adds	r7, #12
 8002f22:	46bd      	mov	sp, r7
 8002f24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f28:	4770      	bx	lr

08002f2a <_fstat>:


int _fstat(int file, struct stat *st)
{
 8002f2a:	b480      	push	{r7}
 8002f2c:	b083      	sub	sp, #12
 8002f2e:	af00      	add	r7, sp, #0
 8002f30:	6078      	str	r0, [r7, #4]
 8002f32:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8002f34:	683b      	ldr	r3, [r7, #0]
 8002f36:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8002f3a:	605a      	str	r2, [r3, #4]
	return 0;
 8002f3c:	2300      	movs	r3, #0
}
 8002f3e:	4618      	mov	r0, r3
 8002f40:	370c      	adds	r7, #12
 8002f42:	46bd      	mov	sp, r7
 8002f44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f48:	4770      	bx	lr

08002f4a <_isatty>:

int _isatty(int file)
{
 8002f4a:	b480      	push	{r7}
 8002f4c:	b083      	sub	sp, #12
 8002f4e:	af00      	add	r7, sp, #0
 8002f50:	6078      	str	r0, [r7, #4]
	return 1;
 8002f52:	2301      	movs	r3, #1
}
 8002f54:	4618      	mov	r0, r3
 8002f56:	370c      	adds	r7, #12
 8002f58:	46bd      	mov	sp, r7
 8002f5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f5e:	4770      	bx	lr

08002f60 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8002f60:	b480      	push	{r7}
 8002f62:	b085      	sub	sp, #20
 8002f64:	af00      	add	r7, sp, #0
 8002f66:	60f8      	str	r0, [r7, #12]
 8002f68:	60b9      	str	r1, [r7, #8]
 8002f6a:	607a      	str	r2, [r7, #4]
	return 0;
 8002f6c:	2300      	movs	r3, #0
}
 8002f6e:	4618      	mov	r0, r3
 8002f70:	3714      	adds	r7, #20
 8002f72:	46bd      	mov	sp, r7
 8002f74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f78:	4770      	bx	lr
	...

08002f7c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8002f7c:	b580      	push	{r7, lr}
 8002f7e:	b086      	sub	sp, #24
 8002f80:	af00      	add	r7, sp, #0
 8002f82:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002f84:	4a14      	ldr	r2, [pc, #80]	; (8002fd8 <_sbrk+0x5c>)
 8002f86:	4b15      	ldr	r3, [pc, #84]	; (8002fdc <_sbrk+0x60>)
 8002f88:	1ad3      	subs	r3, r2, r3
 8002f8a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8002f8c:	697b      	ldr	r3, [r7, #20]
 8002f8e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8002f90:	4b13      	ldr	r3, [pc, #76]	; (8002fe0 <_sbrk+0x64>)
 8002f92:	681b      	ldr	r3, [r3, #0]
 8002f94:	2b00      	cmp	r3, #0
 8002f96:	d102      	bne.n	8002f9e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8002f98:	4b11      	ldr	r3, [pc, #68]	; (8002fe0 <_sbrk+0x64>)
 8002f9a:	4a12      	ldr	r2, [pc, #72]	; (8002fe4 <_sbrk+0x68>)
 8002f9c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8002f9e:	4b10      	ldr	r3, [pc, #64]	; (8002fe0 <_sbrk+0x64>)
 8002fa0:	681a      	ldr	r2, [r3, #0]
 8002fa2:	687b      	ldr	r3, [r7, #4]
 8002fa4:	4413      	add	r3, r2
 8002fa6:	693a      	ldr	r2, [r7, #16]
 8002fa8:	429a      	cmp	r2, r3
 8002faa:	d207      	bcs.n	8002fbc <_sbrk+0x40>
  {
    errno = ENOMEM;
 8002fac:	f003 fc6e 	bl	800688c <__errno>
 8002fb0:	4603      	mov	r3, r0
 8002fb2:	220c      	movs	r2, #12
 8002fb4:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8002fb6:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8002fba:	e009      	b.n	8002fd0 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8002fbc:	4b08      	ldr	r3, [pc, #32]	; (8002fe0 <_sbrk+0x64>)
 8002fbe:	681b      	ldr	r3, [r3, #0]
 8002fc0:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8002fc2:	4b07      	ldr	r3, [pc, #28]	; (8002fe0 <_sbrk+0x64>)
 8002fc4:	681a      	ldr	r2, [r3, #0]
 8002fc6:	687b      	ldr	r3, [r7, #4]
 8002fc8:	4413      	add	r3, r2
 8002fca:	4a05      	ldr	r2, [pc, #20]	; (8002fe0 <_sbrk+0x64>)
 8002fcc:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8002fce:	68fb      	ldr	r3, [r7, #12]
}
 8002fd0:	4618      	mov	r0, r3
 8002fd2:	3718      	adds	r7, #24
 8002fd4:	46bd      	mov	sp, r7
 8002fd6:	bd80      	pop	{r7, pc}
 8002fd8:	20020000 	.word	0x20020000
 8002fdc:	00000400 	.word	0x00000400
 8002fe0:	20000824 	.word	0x20000824
 8002fe4:	20000840 	.word	0x20000840

08002fe8 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8002fe8:	b480      	push	{r7}
 8002fea:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8002fec:	4b06      	ldr	r3, [pc, #24]	; (8003008 <SystemInit+0x20>)
 8002fee:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002ff2:	4a05      	ldr	r2, [pc, #20]	; (8003008 <SystemInit+0x20>)
 8002ff4:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8002ff8:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8002ffc:	bf00      	nop
 8002ffe:	46bd      	mov	sp, r7
 8003000:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003004:	4770      	bx	lr
 8003006:	bf00      	nop
 8003008:	e000ed00 	.word	0xe000ed00

0800300c <Reset_Handler>:
 800300c:	f8df d034 	ldr.w	sp, [pc, #52]	; 8003044 <LoopFillZerobss+0x12>
 8003010:	480d      	ldr	r0, [pc, #52]	; (8003048 <LoopFillZerobss+0x16>)
 8003012:	490e      	ldr	r1, [pc, #56]	; (800304c <LoopFillZerobss+0x1a>)
 8003014:	4a0e      	ldr	r2, [pc, #56]	; (8003050 <LoopFillZerobss+0x1e>)
 8003016:	2300      	movs	r3, #0
 8003018:	e002      	b.n	8003020 <LoopCopyDataInit>

0800301a <CopyDataInit>:
 800301a:	58d4      	ldr	r4, [r2, r3]
 800301c:	50c4      	str	r4, [r0, r3]
 800301e:	3304      	adds	r3, #4

08003020 <LoopCopyDataInit>:
 8003020:	18c4      	adds	r4, r0, r3
 8003022:	428c      	cmp	r4, r1
 8003024:	d3f9      	bcc.n	800301a <CopyDataInit>
 8003026:	4a0b      	ldr	r2, [pc, #44]	; (8003054 <LoopFillZerobss+0x22>)
 8003028:	4c0b      	ldr	r4, [pc, #44]	; (8003058 <LoopFillZerobss+0x26>)
 800302a:	2300      	movs	r3, #0
 800302c:	e001      	b.n	8003032 <LoopFillZerobss>

0800302e <FillZerobss>:
 800302e:	6013      	str	r3, [r2, #0]
 8003030:	3204      	adds	r2, #4

08003032 <LoopFillZerobss>:
 8003032:	42a2      	cmp	r2, r4
 8003034:	d3fb      	bcc.n	800302e <FillZerobss>
 8003036:	f7ff ffd7 	bl	8002fe8 <SystemInit>
 800303a:	f003 fc2d 	bl	8006898 <__libc_init_array>
 800303e:	f7fe fea1 	bl	8001d84 <main>
 8003042:	4770      	bx	lr
 8003044:	20020000 	.word	0x20020000
 8003048:	20000000 	.word	0x20000000
 800304c:	200001e0 	.word	0x200001e0
 8003050:	08009a5c 	.word	0x08009a5c
 8003054:	200001e0 	.word	0x200001e0
 8003058:	2000083c 	.word	0x2000083c

0800305c <ADC_IRQHandler>:
 800305c:	e7fe      	b.n	800305c <ADC_IRQHandler>
	...

08003060 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8003060:	b580      	push	{r7, lr}
 8003062:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8003064:	4b0e      	ldr	r3, [pc, #56]	; (80030a0 <HAL_Init+0x40>)
 8003066:	681b      	ldr	r3, [r3, #0]
 8003068:	4a0d      	ldr	r2, [pc, #52]	; (80030a0 <HAL_Init+0x40>)
 800306a:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800306e:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8003070:	4b0b      	ldr	r3, [pc, #44]	; (80030a0 <HAL_Init+0x40>)
 8003072:	681b      	ldr	r3, [r3, #0]
 8003074:	4a0a      	ldr	r2, [pc, #40]	; (80030a0 <HAL_Init+0x40>)
 8003076:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800307a:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 800307c:	4b08      	ldr	r3, [pc, #32]	; (80030a0 <HAL_Init+0x40>)
 800307e:	681b      	ldr	r3, [r3, #0]
 8003080:	4a07      	ldr	r2, [pc, #28]	; (80030a0 <HAL_Init+0x40>)
 8003082:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003086:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8003088:	2003      	movs	r0, #3
 800308a:	f000 f94f 	bl	800332c <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800308e:	2000      	movs	r0, #0
 8003090:	f000 f808 	bl	80030a4 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8003094:	f7ff fc5e 	bl	8002954 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8003098:	2300      	movs	r3, #0
}
 800309a:	4618      	mov	r0, r3
 800309c:	bd80      	pop	{r7, pc}
 800309e:	bf00      	nop
 80030a0:	40023c00 	.word	0x40023c00

080030a4 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80030a4:	b580      	push	{r7, lr}
 80030a6:	b082      	sub	sp, #8
 80030a8:	af00      	add	r7, sp, #0
 80030aa:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80030ac:	4b12      	ldr	r3, [pc, #72]	; (80030f8 <HAL_InitTick+0x54>)
 80030ae:	681a      	ldr	r2, [r3, #0]
 80030b0:	4b12      	ldr	r3, [pc, #72]	; (80030fc <HAL_InitTick+0x58>)
 80030b2:	781b      	ldrb	r3, [r3, #0]
 80030b4:	4619      	mov	r1, r3
 80030b6:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80030ba:	fbb3 f3f1 	udiv	r3, r3, r1
 80030be:	fbb2 f3f3 	udiv	r3, r2, r3
 80030c2:	4618      	mov	r0, r3
 80030c4:	f000 f967 	bl	8003396 <HAL_SYSTICK_Config>
 80030c8:	4603      	mov	r3, r0
 80030ca:	2b00      	cmp	r3, #0
 80030cc:	d001      	beq.n	80030d2 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80030ce:	2301      	movs	r3, #1
 80030d0:	e00e      	b.n	80030f0 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80030d2:	687b      	ldr	r3, [r7, #4]
 80030d4:	2b0f      	cmp	r3, #15
 80030d6:	d80a      	bhi.n	80030ee <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80030d8:	2200      	movs	r2, #0
 80030da:	6879      	ldr	r1, [r7, #4]
 80030dc:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80030e0:	f000 f92f 	bl	8003342 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80030e4:	4a06      	ldr	r2, [pc, #24]	; (8003100 <HAL_InitTick+0x5c>)
 80030e6:	687b      	ldr	r3, [r7, #4]
 80030e8:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80030ea:	2300      	movs	r3, #0
 80030ec:	e000      	b.n	80030f0 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80030ee:	2301      	movs	r3, #1
}
 80030f0:	4618      	mov	r0, r3
 80030f2:	3708      	adds	r7, #8
 80030f4:	46bd      	mov	sp, r7
 80030f6:	bd80      	pop	{r7, pc}
 80030f8:	20000004 	.word	0x20000004
 80030fc:	2000000c 	.word	0x2000000c
 8003100:	20000008 	.word	0x20000008

08003104 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8003104:	b480      	push	{r7}
 8003106:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8003108:	4b06      	ldr	r3, [pc, #24]	; (8003124 <HAL_IncTick+0x20>)
 800310a:	781b      	ldrb	r3, [r3, #0]
 800310c:	461a      	mov	r2, r3
 800310e:	4b06      	ldr	r3, [pc, #24]	; (8003128 <HAL_IncTick+0x24>)
 8003110:	681b      	ldr	r3, [r3, #0]
 8003112:	4413      	add	r3, r2
 8003114:	4a04      	ldr	r2, [pc, #16]	; (8003128 <HAL_IncTick+0x24>)
 8003116:	6013      	str	r3, [r2, #0]
}
 8003118:	bf00      	nop
 800311a:	46bd      	mov	sp, r7
 800311c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003120:	4770      	bx	lr
 8003122:	bf00      	nop
 8003124:	2000000c 	.word	0x2000000c
 8003128:	20000828 	.word	0x20000828

0800312c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800312c:	b480      	push	{r7}
 800312e:	af00      	add	r7, sp, #0
  return uwTick;
 8003130:	4b03      	ldr	r3, [pc, #12]	; (8003140 <HAL_GetTick+0x14>)
 8003132:	681b      	ldr	r3, [r3, #0]
}
 8003134:	4618      	mov	r0, r3
 8003136:	46bd      	mov	sp, r7
 8003138:	f85d 7b04 	ldr.w	r7, [sp], #4
 800313c:	4770      	bx	lr
 800313e:	bf00      	nop
 8003140:	20000828 	.word	0x20000828

08003144 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8003144:	b580      	push	{r7, lr}
 8003146:	b084      	sub	sp, #16
 8003148:	af00      	add	r7, sp, #0
 800314a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 800314c:	f7ff ffee 	bl	800312c <HAL_GetTick>
 8003150:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8003152:	687b      	ldr	r3, [r7, #4]
 8003154:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8003156:	68fb      	ldr	r3, [r7, #12]
 8003158:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800315c:	d005      	beq.n	800316a <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800315e:	4b0a      	ldr	r3, [pc, #40]	; (8003188 <HAL_Delay+0x44>)
 8003160:	781b      	ldrb	r3, [r3, #0]
 8003162:	461a      	mov	r2, r3
 8003164:	68fb      	ldr	r3, [r7, #12]
 8003166:	4413      	add	r3, r2
 8003168:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 800316a:	bf00      	nop
 800316c:	f7ff ffde 	bl	800312c <HAL_GetTick>
 8003170:	4602      	mov	r2, r0
 8003172:	68bb      	ldr	r3, [r7, #8]
 8003174:	1ad3      	subs	r3, r2, r3
 8003176:	68fa      	ldr	r2, [r7, #12]
 8003178:	429a      	cmp	r2, r3
 800317a:	d8f7      	bhi.n	800316c <HAL_Delay+0x28>
  {
  }
}
 800317c:	bf00      	nop
 800317e:	bf00      	nop
 8003180:	3710      	adds	r7, #16
 8003182:	46bd      	mov	sp, r7
 8003184:	bd80      	pop	{r7, pc}
 8003186:	bf00      	nop
 8003188:	2000000c 	.word	0x2000000c

0800318c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800318c:	b480      	push	{r7}
 800318e:	b085      	sub	sp, #20
 8003190:	af00      	add	r7, sp, #0
 8003192:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8003194:	687b      	ldr	r3, [r7, #4]
 8003196:	f003 0307 	and.w	r3, r3, #7
 800319a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800319c:	4b0c      	ldr	r3, [pc, #48]	; (80031d0 <__NVIC_SetPriorityGrouping+0x44>)
 800319e:	68db      	ldr	r3, [r3, #12]
 80031a0:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80031a2:	68ba      	ldr	r2, [r7, #8]
 80031a4:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80031a8:	4013      	ands	r3, r2
 80031aa:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80031ac:	68fb      	ldr	r3, [r7, #12]
 80031ae:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80031b0:	68bb      	ldr	r3, [r7, #8]
 80031b2:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80031b4:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80031b8:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80031bc:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80031be:	4a04      	ldr	r2, [pc, #16]	; (80031d0 <__NVIC_SetPriorityGrouping+0x44>)
 80031c0:	68bb      	ldr	r3, [r7, #8]
 80031c2:	60d3      	str	r3, [r2, #12]
}
 80031c4:	bf00      	nop
 80031c6:	3714      	adds	r7, #20
 80031c8:	46bd      	mov	sp, r7
 80031ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031ce:	4770      	bx	lr
 80031d0:	e000ed00 	.word	0xe000ed00

080031d4 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80031d4:	b480      	push	{r7}
 80031d6:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80031d8:	4b04      	ldr	r3, [pc, #16]	; (80031ec <__NVIC_GetPriorityGrouping+0x18>)
 80031da:	68db      	ldr	r3, [r3, #12]
 80031dc:	0a1b      	lsrs	r3, r3, #8
 80031de:	f003 0307 	and.w	r3, r3, #7
}
 80031e2:	4618      	mov	r0, r3
 80031e4:	46bd      	mov	sp, r7
 80031e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031ea:	4770      	bx	lr
 80031ec:	e000ed00 	.word	0xe000ed00

080031f0 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80031f0:	b480      	push	{r7}
 80031f2:	b083      	sub	sp, #12
 80031f4:	af00      	add	r7, sp, #0
 80031f6:	4603      	mov	r3, r0
 80031f8:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80031fa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80031fe:	2b00      	cmp	r3, #0
 8003200:	db0b      	blt.n	800321a <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8003202:	79fb      	ldrb	r3, [r7, #7]
 8003204:	f003 021f 	and.w	r2, r3, #31
 8003208:	4907      	ldr	r1, [pc, #28]	; (8003228 <__NVIC_EnableIRQ+0x38>)
 800320a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800320e:	095b      	lsrs	r3, r3, #5
 8003210:	2001      	movs	r0, #1
 8003212:	fa00 f202 	lsl.w	r2, r0, r2
 8003216:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 800321a:	bf00      	nop
 800321c:	370c      	adds	r7, #12
 800321e:	46bd      	mov	sp, r7
 8003220:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003224:	4770      	bx	lr
 8003226:	bf00      	nop
 8003228:	e000e100 	.word	0xe000e100

0800322c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800322c:	b480      	push	{r7}
 800322e:	b083      	sub	sp, #12
 8003230:	af00      	add	r7, sp, #0
 8003232:	4603      	mov	r3, r0
 8003234:	6039      	str	r1, [r7, #0]
 8003236:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003238:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800323c:	2b00      	cmp	r3, #0
 800323e:	db0a      	blt.n	8003256 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003240:	683b      	ldr	r3, [r7, #0]
 8003242:	b2da      	uxtb	r2, r3
 8003244:	490c      	ldr	r1, [pc, #48]	; (8003278 <__NVIC_SetPriority+0x4c>)
 8003246:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800324a:	0112      	lsls	r2, r2, #4
 800324c:	b2d2      	uxtb	r2, r2
 800324e:	440b      	add	r3, r1
 8003250:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8003254:	e00a      	b.n	800326c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003256:	683b      	ldr	r3, [r7, #0]
 8003258:	b2da      	uxtb	r2, r3
 800325a:	4908      	ldr	r1, [pc, #32]	; (800327c <__NVIC_SetPriority+0x50>)
 800325c:	79fb      	ldrb	r3, [r7, #7]
 800325e:	f003 030f 	and.w	r3, r3, #15
 8003262:	3b04      	subs	r3, #4
 8003264:	0112      	lsls	r2, r2, #4
 8003266:	b2d2      	uxtb	r2, r2
 8003268:	440b      	add	r3, r1
 800326a:	761a      	strb	r2, [r3, #24]
}
 800326c:	bf00      	nop
 800326e:	370c      	adds	r7, #12
 8003270:	46bd      	mov	sp, r7
 8003272:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003276:	4770      	bx	lr
 8003278:	e000e100 	.word	0xe000e100
 800327c:	e000ed00 	.word	0xe000ed00

08003280 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003280:	b480      	push	{r7}
 8003282:	b089      	sub	sp, #36	; 0x24
 8003284:	af00      	add	r7, sp, #0
 8003286:	60f8      	str	r0, [r7, #12]
 8003288:	60b9      	str	r1, [r7, #8]
 800328a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800328c:	68fb      	ldr	r3, [r7, #12]
 800328e:	f003 0307 	and.w	r3, r3, #7
 8003292:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8003294:	69fb      	ldr	r3, [r7, #28]
 8003296:	f1c3 0307 	rsb	r3, r3, #7
 800329a:	2b04      	cmp	r3, #4
 800329c:	bf28      	it	cs
 800329e:	2304      	movcs	r3, #4
 80032a0:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80032a2:	69fb      	ldr	r3, [r7, #28]
 80032a4:	3304      	adds	r3, #4
 80032a6:	2b06      	cmp	r3, #6
 80032a8:	d902      	bls.n	80032b0 <NVIC_EncodePriority+0x30>
 80032aa:	69fb      	ldr	r3, [r7, #28]
 80032ac:	3b03      	subs	r3, #3
 80032ae:	e000      	b.n	80032b2 <NVIC_EncodePriority+0x32>
 80032b0:	2300      	movs	r3, #0
 80032b2:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80032b4:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80032b8:	69bb      	ldr	r3, [r7, #24]
 80032ba:	fa02 f303 	lsl.w	r3, r2, r3
 80032be:	43da      	mvns	r2, r3
 80032c0:	68bb      	ldr	r3, [r7, #8]
 80032c2:	401a      	ands	r2, r3
 80032c4:	697b      	ldr	r3, [r7, #20]
 80032c6:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80032c8:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 80032cc:	697b      	ldr	r3, [r7, #20]
 80032ce:	fa01 f303 	lsl.w	r3, r1, r3
 80032d2:	43d9      	mvns	r1, r3
 80032d4:	687b      	ldr	r3, [r7, #4]
 80032d6:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80032d8:	4313      	orrs	r3, r2
         );
}
 80032da:	4618      	mov	r0, r3
 80032dc:	3724      	adds	r7, #36	; 0x24
 80032de:	46bd      	mov	sp, r7
 80032e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032e4:	4770      	bx	lr
	...

080032e8 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80032e8:	b580      	push	{r7, lr}
 80032ea:	b082      	sub	sp, #8
 80032ec:	af00      	add	r7, sp, #0
 80032ee:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80032f0:	687b      	ldr	r3, [r7, #4]
 80032f2:	3b01      	subs	r3, #1
 80032f4:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80032f8:	d301      	bcc.n	80032fe <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80032fa:	2301      	movs	r3, #1
 80032fc:	e00f      	b.n	800331e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80032fe:	4a0a      	ldr	r2, [pc, #40]	; (8003328 <SysTick_Config+0x40>)
 8003300:	687b      	ldr	r3, [r7, #4]
 8003302:	3b01      	subs	r3, #1
 8003304:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8003306:	210f      	movs	r1, #15
 8003308:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800330c:	f7ff ff8e 	bl	800322c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8003310:	4b05      	ldr	r3, [pc, #20]	; (8003328 <SysTick_Config+0x40>)
 8003312:	2200      	movs	r2, #0
 8003314:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8003316:	4b04      	ldr	r3, [pc, #16]	; (8003328 <SysTick_Config+0x40>)
 8003318:	2207      	movs	r2, #7
 800331a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 800331c:	2300      	movs	r3, #0
}
 800331e:	4618      	mov	r0, r3
 8003320:	3708      	adds	r7, #8
 8003322:	46bd      	mov	sp, r7
 8003324:	bd80      	pop	{r7, pc}
 8003326:	bf00      	nop
 8003328:	e000e010 	.word	0xe000e010

0800332c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800332c:	b580      	push	{r7, lr}
 800332e:	b082      	sub	sp, #8
 8003330:	af00      	add	r7, sp, #0
 8003332:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8003334:	6878      	ldr	r0, [r7, #4]
 8003336:	f7ff ff29 	bl	800318c <__NVIC_SetPriorityGrouping>
}
 800333a:	bf00      	nop
 800333c:	3708      	adds	r7, #8
 800333e:	46bd      	mov	sp, r7
 8003340:	bd80      	pop	{r7, pc}

08003342 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8003342:	b580      	push	{r7, lr}
 8003344:	b086      	sub	sp, #24
 8003346:	af00      	add	r7, sp, #0
 8003348:	4603      	mov	r3, r0
 800334a:	60b9      	str	r1, [r7, #8]
 800334c:	607a      	str	r2, [r7, #4]
 800334e:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8003350:	2300      	movs	r3, #0
 8003352:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8003354:	f7ff ff3e 	bl	80031d4 <__NVIC_GetPriorityGrouping>
 8003358:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800335a:	687a      	ldr	r2, [r7, #4]
 800335c:	68b9      	ldr	r1, [r7, #8]
 800335e:	6978      	ldr	r0, [r7, #20]
 8003360:	f7ff ff8e 	bl	8003280 <NVIC_EncodePriority>
 8003364:	4602      	mov	r2, r0
 8003366:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800336a:	4611      	mov	r1, r2
 800336c:	4618      	mov	r0, r3
 800336e:	f7ff ff5d 	bl	800322c <__NVIC_SetPriority>
}
 8003372:	bf00      	nop
 8003374:	3718      	adds	r7, #24
 8003376:	46bd      	mov	sp, r7
 8003378:	bd80      	pop	{r7, pc}

0800337a <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800337a:	b580      	push	{r7, lr}
 800337c:	b082      	sub	sp, #8
 800337e:	af00      	add	r7, sp, #0
 8003380:	4603      	mov	r3, r0
 8003382:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8003384:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003388:	4618      	mov	r0, r3
 800338a:	f7ff ff31 	bl	80031f0 <__NVIC_EnableIRQ>
}
 800338e:	bf00      	nop
 8003390:	3708      	adds	r7, #8
 8003392:	46bd      	mov	sp, r7
 8003394:	bd80      	pop	{r7, pc}

08003396 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8003396:	b580      	push	{r7, lr}
 8003398:	b082      	sub	sp, #8
 800339a:	af00      	add	r7, sp, #0
 800339c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800339e:	6878      	ldr	r0, [r7, #4]
 80033a0:	f7ff ffa2 	bl	80032e8 <SysTick_Config>
 80033a4:	4603      	mov	r3, r0
}
 80033a6:	4618      	mov	r0, r3
 80033a8:	3708      	adds	r7, #8
 80033aa:	46bd      	mov	sp, r7
 80033ac:	bd80      	pop	{r7, pc}
	...

080033b0 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 80033b0:	b580      	push	{r7, lr}
 80033b2:	b086      	sub	sp, #24
 80033b4:	af00      	add	r7, sp, #0
 80033b6:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 80033b8:	2300      	movs	r3, #0
 80033ba:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 80033bc:	f7ff feb6 	bl	800312c <HAL_GetTick>
 80033c0:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 80033c2:	687b      	ldr	r3, [r7, #4]
 80033c4:	2b00      	cmp	r3, #0
 80033c6:	d101      	bne.n	80033cc <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 80033c8:	2301      	movs	r3, #1
 80033ca:	e099      	b.n	8003500 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 80033cc:	687b      	ldr	r3, [r7, #4]
 80033ce:	2202      	movs	r2, #2
 80033d0:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 80033d4:	687b      	ldr	r3, [r7, #4]
 80033d6:	2200      	movs	r2, #0
 80033d8:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 80033dc:	687b      	ldr	r3, [r7, #4]
 80033de:	681b      	ldr	r3, [r3, #0]
 80033e0:	681a      	ldr	r2, [r3, #0]
 80033e2:	687b      	ldr	r3, [r7, #4]
 80033e4:	681b      	ldr	r3, [r3, #0]
 80033e6:	f022 0201 	bic.w	r2, r2, #1
 80033ea:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80033ec:	e00f      	b.n	800340e <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 80033ee:	f7ff fe9d 	bl	800312c <HAL_GetTick>
 80033f2:	4602      	mov	r2, r0
 80033f4:	693b      	ldr	r3, [r7, #16]
 80033f6:	1ad3      	subs	r3, r2, r3
 80033f8:	2b05      	cmp	r3, #5
 80033fa:	d908      	bls.n	800340e <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 80033fc:	687b      	ldr	r3, [r7, #4]
 80033fe:	2220      	movs	r2, #32
 8003400:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8003402:	687b      	ldr	r3, [r7, #4]
 8003404:	2203      	movs	r2, #3
 8003406:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      return HAL_TIMEOUT;
 800340a:	2303      	movs	r3, #3
 800340c:	e078      	b.n	8003500 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800340e:	687b      	ldr	r3, [r7, #4]
 8003410:	681b      	ldr	r3, [r3, #0]
 8003412:	681b      	ldr	r3, [r3, #0]
 8003414:	f003 0301 	and.w	r3, r3, #1
 8003418:	2b00      	cmp	r3, #0
 800341a:	d1e8      	bne.n	80033ee <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 800341c:	687b      	ldr	r3, [r7, #4]
 800341e:	681b      	ldr	r3, [r3, #0]
 8003420:	681b      	ldr	r3, [r3, #0]
 8003422:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8003424:	697a      	ldr	r2, [r7, #20]
 8003426:	4b38      	ldr	r3, [pc, #224]	; (8003508 <HAL_DMA_Init+0x158>)
 8003428:	4013      	ands	r3, r2
 800342a:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 800342c:	687b      	ldr	r3, [r7, #4]
 800342e:	685a      	ldr	r2, [r3, #4]
 8003430:	687b      	ldr	r3, [r7, #4]
 8003432:	689b      	ldr	r3, [r3, #8]
 8003434:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003436:	687b      	ldr	r3, [r7, #4]
 8003438:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 800343a:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800343c:	687b      	ldr	r3, [r7, #4]
 800343e:	691b      	ldr	r3, [r3, #16]
 8003440:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003442:	687b      	ldr	r3, [r7, #4]
 8003444:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003446:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003448:	687b      	ldr	r3, [r7, #4]
 800344a:	699b      	ldr	r3, [r3, #24]
 800344c:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800344e:	687b      	ldr	r3, [r7, #4]
 8003450:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003452:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8003454:	687b      	ldr	r3, [r7, #4]
 8003456:	6a1b      	ldr	r3, [r3, #32]
 8003458:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 800345a:	697a      	ldr	r2, [r7, #20]
 800345c:	4313      	orrs	r3, r2
 800345e:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8003460:	687b      	ldr	r3, [r7, #4]
 8003462:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003464:	2b04      	cmp	r3, #4
 8003466:	d107      	bne.n	8003478 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8003468:	687b      	ldr	r3, [r7, #4]
 800346a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800346c:	687b      	ldr	r3, [r7, #4]
 800346e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003470:	4313      	orrs	r3, r2
 8003472:	697a      	ldr	r2, [r7, #20]
 8003474:	4313      	orrs	r3, r2
 8003476:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8003478:	687b      	ldr	r3, [r7, #4]
 800347a:	681b      	ldr	r3, [r3, #0]
 800347c:	697a      	ldr	r2, [r7, #20]
 800347e:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8003480:	687b      	ldr	r3, [r7, #4]
 8003482:	681b      	ldr	r3, [r3, #0]
 8003484:	695b      	ldr	r3, [r3, #20]
 8003486:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8003488:	697b      	ldr	r3, [r7, #20]
 800348a:	f023 0307 	bic.w	r3, r3, #7
 800348e:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8003490:	687b      	ldr	r3, [r7, #4]
 8003492:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003494:	697a      	ldr	r2, [r7, #20]
 8003496:	4313      	orrs	r3, r2
 8003498:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 800349a:	687b      	ldr	r3, [r7, #4]
 800349c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800349e:	2b04      	cmp	r3, #4
 80034a0:	d117      	bne.n	80034d2 <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 80034a2:	687b      	ldr	r3, [r7, #4]
 80034a4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80034a6:	697a      	ldr	r2, [r7, #20]
 80034a8:	4313      	orrs	r3, r2
 80034aa:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 80034ac:	687b      	ldr	r3, [r7, #4]
 80034ae:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80034b0:	2b00      	cmp	r3, #0
 80034b2:	d00e      	beq.n	80034d2 <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 80034b4:	6878      	ldr	r0, [r7, #4]
 80034b6:	f000 fb01 	bl	8003abc <DMA_CheckFifoParam>
 80034ba:	4603      	mov	r3, r0
 80034bc:	2b00      	cmp	r3, #0
 80034be:	d008      	beq.n	80034d2 <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 80034c0:	687b      	ldr	r3, [r7, #4]
 80034c2:	2240      	movs	r2, #64	; 0x40
 80034c4:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 80034c6:	687b      	ldr	r3, [r7, #4]
 80034c8:	2201      	movs	r2, #1
 80034ca:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_ERROR; 
 80034ce:	2301      	movs	r3, #1
 80034d0:	e016      	b.n	8003500 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 80034d2:	687b      	ldr	r3, [r7, #4]
 80034d4:	681b      	ldr	r3, [r3, #0]
 80034d6:	697a      	ldr	r2, [r7, #20]
 80034d8:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 80034da:	6878      	ldr	r0, [r7, #4]
 80034dc:	f000 fab8 	bl	8003a50 <DMA_CalcBaseAndBitshift>
 80034e0:	4603      	mov	r3, r0
 80034e2:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 80034e4:	687b      	ldr	r3, [r7, #4]
 80034e6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80034e8:	223f      	movs	r2, #63	; 0x3f
 80034ea:	409a      	lsls	r2, r3
 80034ec:	68fb      	ldr	r3, [r7, #12]
 80034ee:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80034f0:	687b      	ldr	r3, [r7, #4]
 80034f2:	2200      	movs	r2, #0
 80034f4:	655a      	str	r2, [r3, #84]	; 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 80034f6:	687b      	ldr	r3, [r7, #4]
 80034f8:	2201      	movs	r2, #1
 80034fa:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 80034fe:	2300      	movs	r3, #0
}
 8003500:	4618      	mov	r0, r3
 8003502:	3718      	adds	r7, #24
 8003504:	46bd      	mov	sp, r7
 8003506:	bd80      	pop	{r7, pc}
 8003508:	f010803f 	.word	0xf010803f

0800350c <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 800350c:	b580      	push	{r7, lr}
 800350e:	b086      	sub	sp, #24
 8003510:	af00      	add	r7, sp, #0
 8003512:	60f8      	str	r0, [r7, #12]
 8003514:	60b9      	str	r1, [r7, #8]
 8003516:	607a      	str	r2, [r7, #4]
 8003518:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800351a:	2300      	movs	r3, #0
 800351c:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800351e:	68fb      	ldr	r3, [r7, #12]
 8003520:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003522:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 8003524:	68fb      	ldr	r3, [r7, #12]
 8003526:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 800352a:	2b01      	cmp	r3, #1
 800352c:	d101      	bne.n	8003532 <HAL_DMA_Start_IT+0x26>
 800352e:	2302      	movs	r3, #2
 8003530:	e040      	b.n	80035b4 <HAL_DMA_Start_IT+0xa8>
 8003532:	68fb      	ldr	r3, [r7, #12]
 8003534:	2201      	movs	r2, #1
 8003536:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 800353a:	68fb      	ldr	r3, [r7, #12]
 800353c:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8003540:	b2db      	uxtb	r3, r3
 8003542:	2b01      	cmp	r3, #1
 8003544:	d12f      	bne.n	80035a6 <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8003546:	68fb      	ldr	r3, [r7, #12]
 8003548:	2202      	movs	r2, #2
 800354a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800354e:	68fb      	ldr	r3, [r7, #12]
 8003550:	2200      	movs	r2, #0
 8003552:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8003554:	683b      	ldr	r3, [r7, #0]
 8003556:	687a      	ldr	r2, [r7, #4]
 8003558:	68b9      	ldr	r1, [r7, #8]
 800355a:	68f8      	ldr	r0, [r7, #12]
 800355c:	f000 fa4a 	bl	80039f4 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8003560:	68fb      	ldr	r3, [r7, #12]
 8003562:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003564:	223f      	movs	r2, #63	; 0x3f
 8003566:	409a      	lsls	r2, r3
 8003568:	693b      	ldr	r3, [r7, #16]
 800356a:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 800356c:	68fb      	ldr	r3, [r7, #12]
 800356e:	681b      	ldr	r3, [r3, #0]
 8003570:	681a      	ldr	r2, [r3, #0]
 8003572:	68fb      	ldr	r3, [r7, #12]
 8003574:	681b      	ldr	r3, [r3, #0]
 8003576:	f042 0216 	orr.w	r2, r2, #22
 800357a:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 800357c:	68fb      	ldr	r3, [r7, #12]
 800357e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003580:	2b00      	cmp	r3, #0
 8003582:	d007      	beq.n	8003594 <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 8003584:	68fb      	ldr	r3, [r7, #12]
 8003586:	681b      	ldr	r3, [r3, #0]
 8003588:	681a      	ldr	r2, [r3, #0]
 800358a:	68fb      	ldr	r3, [r7, #12]
 800358c:	681b      	ldr	r3, [r3, #0]
 800358e:	f042 0208 	orr.w	r2, r2, #8
 8003592:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8003594:	68fb      	ldr	r3, [r7, #12]
 8003596:	681b      	ldr	r3, [r3, #0]
 8003598:	681a      	ldr	r2, [r3, #0]
 800359a:	68fb      	ldr	r3, [r7, #12]
 800359c:	681b      	ldr	r3, [r3, #0]
 800359e:	f042 0201 	orr.w	r2, r2, #1
 80035a2:	601a      	str	r2, [r3, #0]
 80035a4:	e005      	b.n	80035b2 <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 80035a6:	68fb      	ldr	r3, [r7, #12]
 80035a8:	2200      	movs	r2, #0
 80035aa:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 80035ae:	2302      	movs	r3, #2
 80035b0:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 80035b2:	7dfb      	ldrb	r3, [r7, #23]
}
 80035b4:	4618      	mov	r0, r3
 80035b6:	3718      	adds	r7, #24
 80035b8:	46bd      	mov	sp, r7
 80035ba:	bd80      	pop	{r7, pc}

080035bc <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 80035bc:	b580      	push	{r7, lr}
 80035be:	b084      	sub	sp, #16
 80035c0:	af00      	add	r7, sp, #0
 80035c2:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80035c4:	687b      	ldr	r3, [r7, #4]
 80035c6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80035c8:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 80035ca:	f7ff fdaf 	bl	800312c <HAL_GetTick>
 80035ce:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80035d0:	687b      	ldr	r3, [r7, #4]
 80035d2:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80035d6:	b2db      	uxtb	r3, r3
 80035d8:	2b02      	cmp	r3, #2
 80035da:	d008      	beq.n	80035ee <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80035dc:	687b      	ldr	r3, [r7, #4]
 80035de:	2280      	movs	r2, #128	; 0x80
 80035e0:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80035e2:	687b      	ldr	r3, [r7, #4]
 80035e4:	2200      	movs	r2, #0
 80035e6:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    return HAL_ERROR;
 80035ea:	2301      	movs	r3, #1
 80035ec:	e052      	b.n	8003694 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 80035ee:	687b      	ldr	r3, [r7, #4]
 80035f0:	681b      	ldr	r3, [r3, #0]
 80035f2:	681a      	ldr	r2, [r3, #0]
 80035f4:	687b      	ldr	r3, [r7, #4]
 80035f6:	681b      	ldr	r3, [r3, #0]
 80035f8:	f022 0216 	bic.w	r2, r2, #22
 80035fc:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 80035fe:	687b      	ldr	r3, [r7, #4]
 8003600:	681b      	ldr	r3, [r3, #0]
 8003602:	695a      	ldr	r2, [r3, #20]
 8003604:	687b      	ldr	r3, [r7, #4]
 8003606:	681b      	ldr	r3, [r3, #0]
 8003608:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800360c:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 800360e:	687b      	ldr	r3, [r7, #4]
 8003610:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003612:	2b00      	cmp	r3, #0
 8003614:	d103      	bne.n	800361e <HAL_DMA_Abort+0x62>
 8003616:	687b      	ldr	r3, [r7, #4]
 8003618:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800361a:	2b00      	cmp	r3, #0
 800361c:	d007      	beq.n	800362e <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 800361e:	687b      	ldr	r3, [r7, #4]
 8003620:	681b      	ldr	r3, [r3, #0]
 8003622:	681a      	ldr	r2, [r3, #0]
 8003624:	687b      	ldr	r3, [r7, #4]
 8003626:	681b      	ldr	r3, [r3, #0]
 8003628:	f022 0208 	bic.w	r2, r2, #8
 800362c:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 800362e:	687b      	ldr	r3, [r7, #4]
 8003630:	681b      	ldr	r3, [r3, #0]
 8003632:	681a      	ldr	r2, [r3, #0]
 8003634:	687b      	ldr	r3, [r7, #4]
 8003636:	681b      	ldr	r3, [r3, #0]
 8003638:	f022 0201 	bic.w	r2, r2, #1
 800363c:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800363e:	e013      	b.n	8003668 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8003640:	f7ff fd74 	bl	800312c <HAL_GetTick>
 8003644:	4602      	mov	r2, r0
 8003646:	68bb      	ldr	r3, [r7, #8]
 8003648:	1ad3      	subs	r3, r2, r3
 800364a:	2b05      	cmp	r3, #5
 800364c:	d90c      	bls.n	8003668 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 800364e:	687b      	ldr	r3, [r7, #4]
 8003650:	2220      	movs	r2, #32
 8003652:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8003654:	687b      	ldr	r3, [r7, #4]
 8003656:	2203      	movs	r2, #3
 8003658:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 800365c:	687b      	ldr	r3, [r7, #4]
 800365e:	2200      	movs	r2, #0
 8003660:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        
        return HAL_TIMEOUT;
 8003664:	2303      	movs	r3, #3
 8003666:	e015      	b.n	8003694 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8003668:	687b      	ldr	r3, [r7, #4]
 800366a:	681b      	ldr	r3, [r3, #0]
 800366c:	681b      	ldr	r3, [r3, #0]
 800366e:	f003 0301 	and.w	r3, r3, #1
 8003672:	2b00      	cmp	r3, #0
 8003674:	d1e4      	bne.n	8003640 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8003676:	687b      	ldr	r3, [r7, #4]
 8003678:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800367a:	223f      	movs	r2, #63	; 0x3f
 800367c:	409a      	lsls	r2, r3
 800367e:	68fb      	ldr	r3, [r7, #12]
 8003680:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 8003682:	687b      	ldr	r3, [r7, #4]
 8003684:	2201      	movs	r2, #1
 8003686:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800368a:	687b      	ldr	r3, [r7, #4]
 800368c:	2200      	movs	r2, #0
 800368e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  }
  return HAL_OK;
 8003692:	2300      	movs	r3, #0
}
 8003694:	4618      	mov	r0, r3
 8003696:	3710      	adds	r7, #16
 8003698:	46bd      	mov	sp, r7
 800369a:	bd80      	pop	{r7, pc}

0800369c <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 800369c:	b480      	push	{r7}
 800369e:	b083      	sub	sp, #12
 80036a0:	af00      	add	r7, sp, #0
 80036a2:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80036a4:	687b      	ldr	r3, [r7, #4]
 80036a6:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80036aa:	b2db      	uxtb	r3, r3
 80036ac:	2b02      	cmp	r3, #2
 80036ae:	d004      	beq.n	80036ba <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80036b0:	687b      	ldr	r3, [r7, #4]
 80036b2:	2280      	movs	r2, #128	; 0x80
 80036b4:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 80036b6:	2301      	movs	r3, #1
 80036b8:	e00c      	b.n	80036d4 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 80036ba:	687b      	ldr	r3, [r7, #4]
 80036bc:	2205      	movs	r2, #5
 80036be:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 80036c2:	687b      	ldr	r3, [r7, #4]
 80036c4:	681b      	ldr	r3, [r3, #0]
 80036c6:	681a      	ldr	r2, [r3, #0]
 80036c8:	687b      	ldr	r3, [r7, #4]
 80036ca:	681b      	ldr	r3, [r3, #0]
 80036cc:	f022 0201 	bic.w	r2, r2, #1
 80036d0:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 80036d2:	2300      	movs	r3, #0
}
 80036d4:	4618      	mov	r0, r3
 80036d6:	370c      	adds	r7, #12
 80036d8:	46bd      	mov	sp, r7
 80036da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036de:	4770      	bx	lr

080036e0 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 80036e0:	b580      	push	{r7, lr}
 80036e2:	b086      	sub	sp, #24
 80036e4:	af00      	add	r7, sp, #0
 80036e6:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 80036e8:	2300      	movs	r3, #0
 80036ea:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 80036ec:	4b8e      	ldr	r3, [pc, #568]	; (8003928 <HAL_DMA_IRQHandler+0x248>)
 80036ee:	681b      	ldr	r3, [r3, #0]
 80036f0:	4a8e      	ldr	r2, [pc, #568]	; (800392c <HAL_DMA_IRQHandler+0x24c>)
 80036f2:	fba2 2303 	umull	r2, r3, r2, r3
 80036f6:	0a9b      	lsrs	r3, r3, #10
 80036f8:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80036fa:	687b      	ldr	r3, [r7, #4]
 80036fc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80036fe:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8003700:	693b      	ldr	r3, [r7, #16]
 8003702:	681b      	ldr	r3, [r3, #0]
 8003704:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8003706:	687b      	ldr	r3, [r7, #4]
 8003708:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800370a:	2208      	movs	r2, #8
 800370c:	409a      	lsls	r2, r3
 800370e:	68fb      	ldr	r3, [r7, #12]
 8003710:	4013      	ands	r3, r2
 8003712:	2b00      	cmp	r3, #0
 8003714:	d01a      	beq.n	800374c <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 8003716:	687b      	ldr	r3, [r7, #4]
 8003718:	681b      	ldr	r3, [r3, #0]
 800371a:	681b      	ldr	r3, [r3, #0]
 800371c:	f003 0304 	and.w	r3, r3, #4
 8003720:	2b00      	cmp	r3, #0
 8003722:	d013      	beq.n	800374c <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8003724:	687b      	ldr	r3, [r7, #4]
 8003726:	681b      	ldr	r3, [r3, #0]
 8003728:	681a      	ldr	r2, [r3, #0]
 800372a:	687b      	ldr	r3, [r7, #4]
 800372c:	681b      	ldr	r3, [r3, #0]
 800372e:	f022 0204 	bic.w	r2, r2, #4
 8003732:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8003734:	687b      	ldr	r3, [r7, #4]
 8003736:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003738:	2208      	movs	r2, #8
 800373a:	409a      	lsls	r2, r3
 800373c:	693b      	ldr	r3, [r7, #16]
 800373e:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8003740:	687b      	ldr	r3, [r7, #4]
 8003742:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003744:	f043 0201 	orr.w	r2, r3, #1
 8003748:	687b      	ldr	r3, [r7, #4]
 800374a:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 800374c:	687b      	ldr	r3, [r7, #4]
 800374e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003750:	2201      	movs	r2, #1
 8003752:	409a      	lsls	r2, r3
 8003754:	68fb      	ldr	r3, [r7, #12]
 8003756:	4013      	ands	r3, r2
 8003758:	2b00      	cmp	r3, #0
 800375a:	d012      	beq.n	8003782 <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 800375c:	687b      	ldr	r3, [r7, #4]
 800375e:	681b      	ldr	r3, [r3, #0]
 8003760:	695b      	ldr	r3, [r3, #20]
 8003762:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003766:	2b00      	cmp	r3, #0
 8003768:	d00b      	beq.n	8003782 <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 800376a:	687b      	ldr	r3, [r7, #4]
 800376c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800376e:	2201      	movs	r2, #1
 8003770:	409a      	lsls	r2, r3
 8003772:	693b      	ldr	r3, [r7, #16]
 8003774:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8003776:	687b      	ldr	r3, [r7, #4]
 8003778:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800377a:	f043 0202 	orr.w	r2, r3, #2
 800377e:	687b      	ldr	r3, [r7, #4]
 8003780:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 8003782:	687b      	ldr	r3, [r7, #4]
 8003784:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003786:	2204      	movs	r2, #4
 8003788:	409a      	lsls	r2, r3
 800378a:	68fb      	ldr	r3, [r7, #12]
 800378c:	4013      	ands	r3, r2
 800378e:	2b00      	cmp	r3, #0
 8003790:	d012      	beq.n	80037b8 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 8003792:	687b      	ldr	r3, [r7, #4]
 8003794:	681b      	ldr	r3, [r3, #0]
 8003796:	681b      	ldr	r3, [r3, #0]
 8003798:	f003 0302 	and.w	r3, r3, #2
 800379c:	2b00      	cmp	r3, #0
 800379e:	d00b      	beq.n	80037b8 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 80037a0:	687b      	ldr	r3, [r7, #4]
 80037a2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80037a4:	2204      	movs	r2, #4
 80037a6:	409a      	lsls	r2, r3
 80037a8:	693b      	ldr	r3, [r7, #16]
 80037aa:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 80037ac:	687b      	ldr	r3, [r7, #4]
 80037ae:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80037b0:	f043 0204 	orr.w	r2, r3, #4
 80037b4:	687b      	ldr	r3, [r7, #4]
 80037b6:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 80037b8:	687b      	ldr	r3, [r7, #4]
 80037ba:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80037bc:	2210      	movs	r2, #16
 80037be:	409a      	lsls	r2, r3
 80037c0:	68fb      	ldr	r3, [r7, #12]
 80037c2:	4013      	ands	r3, r2
 80037c4:	2b00      	cmp	r3, #0
 80037c6:	d043      	beq.n	8003850 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 80037c8:	687b      	ldr	r3, [r7, #4]
 80037ca:	681b      	ldr	r3, [r3, #0]
 80037cc:	681b      	ldr	r3, [r3, #0]
 80037ce:	f003 0308 	and.w	r3, r3, #8
 80037d2:	2b00      	cmp	r3, #0
 80037d4:	d03c      	beq.n	8003850 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 80037d6:	687b      	ldr	r3, [r7, #4]
 80037d8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80037da:	2210      	movs	r2, #16
 80037dc:	409a      	lsls	r2, r3
 80037de:	693b      	ldr	r3, [r7, #16]
 80037e0:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 80037e2:	687b      	ldr	r3, [r7, #4]
 80037e4:	681b      	ldr	r3, [r3, #0]
 80037e6:	681b      	ldr	r3, [r3, #0]
 80037e8:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80037ec:	2b00      	cmp	r3, #0
 80037ee:	d018      	beq.n	8003822 <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 80037f0:	687b      	ldr	r3, [r7, #4]
 80037f2:	681b      	ldr	r3, [r3, #0]
 80037f4:	681b      	ldr	r3, [r3, #0]
 80037f6:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80037fa:	2b00      	cmp	r3, #0
 80037fc:	d108      	bne.n	8003810 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 80037fe:	687b      	ldr	r3, [r7, #4]
 8003800:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003802:	2b00      	cmp	r3, #0
 8003804:	d024      	beq.n	8003850 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8003806:	687b      	ldr	r3, [r7, #4]
 8003808:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800380a:	6878      	ldr	r0, [r7, #4]
 800380c:	4798      	blx	r3
 800380e:	e01f      	b.n	8003850 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8003810:	687b      	ldr	r3, [r7, #4]
 8003812:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003814:	2b00      	cmp	r3, #0
 8003816:	d01b      	beq.n	8003850 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8003818:	687b      	ldr	r3, [r7, #4]
 800381a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800381c:	6878      	ldr	r0, [r7, #4]
 800381e:	4798      	blx	r3
 8003820:	e016      	b.n	8003850 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8003822:	687b      	ldr	r3, [r7, #4]
 8003824:	681b      	ldr	r3, [r3, #0]
 8003826:	681b      	ldr	r3, [r3, #0]
 8003828:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800382c:	2b00      	cmp	r3, #0
 800382e:	d107      	bne.n	8003840 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8003830:	687b      	ldr	r3, [r7, #4]
 8003832:	681b      	ldr	r3, [r3, #0]
 8003834:	681a      	ldr	r2, [r3, #0]
 8003836:	687b      	ldr	r3, [r7, #4]
 8003838:	681b      	ldr	r3, [r3, #0]
 800383a:	f022 0208 	bic.w	r2, r2, #8
 800383e:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8003840:	687b      	ldr	r3, [r7, #4]
 8003842:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003844:	2b00      	cmp	r3, #0
 8003846:	d003      	beq.n	8003850 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8003848:	687b      	ldr	r3, [r7, #4]
 800384a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800384c:	6878      	ldr	r0, [r7, #4]
 800384e:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8003850:	687b      	ldr	r3, [r7, #4]
 8003852:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003854:	2220      	movs	r2, #32
 8003856:	409a      	lsls	r2, r3
 8003858:	68fb      	ldr	r3, [r7, #12]
 800385a:	4013      	ands	r3, r2
 800385c:	2b00      	cmp	r3, #0
 800385e:	f000 808f 	beq.w	8003980 <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 8003862:	687b      	ldr	r3, [r7, #4]
 8003864:	681b      	ldr	r3, [r3, #0]
 8003866:	681b      	ldr	r3, [r3, #0]
 8003868:	f003 0310 	and.w	r3, r3, #16
 800386c:	2b00      	cmp	r3, #0
 800386e:	f000 8087 	beq.w	8003980 <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 8003872:	687b      	ldr	r3, [r7, #4]
 8003874:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003876:	2220      	movs	r2, #32
 8003878:	409a      	lsls	r2, r3
 800387a:	693b      	ldr	r3, [r7, #16]
 800387c:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 800387e:	687b      	ldr	r3, [r7, #4]
 8003880:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8003884:	b2db      	uxtb	r3, r3
 8003886:	2b05      	cmp	r3, #5
 8003888:	d136      	bne.n	80038f8 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 800388a:	687b      	ldr	r3, [r7, #4]
 800388c:	681b      	ldr	r3, [r3, #0]
 800388e:	681a      	ldr	r2, [r3, #0]
 8003890:	687b      	ldr	r3, [r7, #4]
 8003892:	681b      	ldr	r3, [r3, #0]
 8003894:	f022 0216 	bic.w	r2, r2, #22
 8003898:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 800389a:	687b      	ldr	r3, [r7, #4]
 800389c:	681b      	ldr	r3, [r3, #0]
 800389e:	695a      	ldr	r2, [r3, #20]
 80038a0:	687b      	ldr	r3, [r7, #4]
 80038a2:	681b      	ldr	r3, [r3, #0]
 80038a4:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80038a8:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 80038aa:	687b      	ldr	r3, [r7, #4]
 80038ac:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80038ae:	2b00      	cmp	r3, #0
 80038b0:	d103      	bne.n	80038ba <HAL_DMA_IRQHandler+0x1da>
 80038b2:	687b      	ldr	r3, [r7, #4]
 80038b4:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80038b6:	2b00      	cmp	r3, #0
 80038b8:	d007      	beq.n	80038ca <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 80038ba:	687b      	ldr	r3, [r7, #4]
 80038bc:	681b      	ldr	r3, [r3, #0]
 80038be:	681a      	ldr	r2, [r3, #0]
 80038c0:	687b      	ldr	r3, [r7, #4]
 80038c2:	681b      	ldr	r3, [r3, #0]
 80038c4:	f022 0208 	bic.w	r2, r2, #8
 80038c8:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 80038ca:	687b      	ldr	r3, [r7, #4]
 80038cc:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80038ce:	223f      	movs	r2, #63	; 0x3f
 80038d0:	409a      	lsls	r2, r3
 80038d2:	693b      	ldr	r3, [r7, #16]
 80038d4:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 80038d6:	687b      	ldr	r3, [r7, #4]
 80038d8:	2201      	movs	r2, #1
 80038da:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 80038de:	687b      	ldr	r3, [r7, #4]
 80038e0:	2200      	movs	r2, #0
 80038e2:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        if(hdma->XferAbortCallback != NULL)
 80038e6:	687b      	ldr	r3, [r7, #4]
 80038e8:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80038ea:	2b00      	cmp	r3, #0
 80038ec:	d07e      	beq.n	80039ec <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 80038ee:	687b      	ldr	r3, [r7, #4]
 80038f0:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80038f2:	6878      	ldr	r0, [r7, #4]
 80038f4:	4798      	blx	r3
        }
        return;
 80038f6:	e079      	b.n	80039ec <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 80038f8:	687b      	ldr	r3, [r7, #4]
 80038fa:	681b      	ldr	r3, [r3, #0]
 80038fc:	681b      	ldr	r3, [r3, #0]
 80038fe:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8003902:	2b00      	cmp	r3, #0
 8003904:	d01d      	beq.n	8003942 <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8003906:	687b      	ldr	r3, [r7, #4]
 8003908:	681b      	ldr	r3, [r3, #0]
 800390a:	681b      	ldr	r3, [r3, #0]
 800390c:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8003910:	2b00      	cmp	r3, #0
 8003912:	d10d      	bne.n	8003930 <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8003914:	687b      	ldr	r3, [r7, #4]
 8003916:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003918:	2b00      	cmp	r3, #0
 800391a:	d031      	beq.n	8003980 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 800391c:	687b      	ldr	r3, [r7, #4]
 800391e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003920:	6878      	ldr	r0, [r7, #4]
 8003922:	4798      	blx	r3
 8003924:	e02c      	b.n	8003980 <HAL_DMA_IRQHandler+0x2a0>
 8003926:	bf00      	nop
 8003928:	20000004 	.word	0x20000004
 800392c:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8003930:	687b      	ldr	r3, [r7, #4]
 8003932:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003934:	2b00      	cmp	r3, #0
 8003936:	d023      	beq.n	8003980 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 8003938:	687b      	ldr	r3, [r7, #4]
 800393a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800393c:	6878      	ldr	r0, [r7, #4]
 800393e:	4798      	blx	r3
 8003940:	e01e      	b.n	8003980 <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8003942:	687b      	ldr	r3, [r7, #4]
 8003944:	681b      	ldr	r3, [r3, #0]
 8003946:	681b      	ldr	r3, [r3, #0]
 8003948:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800394c:	2b00      	cmp	r3, #0
 800394e:	d10f      	bne.n	8003970 <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8003950:	687b      	ldr	r3, [r7, #4]
 8003952:	681b      	ldr	r3, [r3, #0]
 8003954:	681a      	ldr	r2, [r3, #0]
 8003956:	687b      	ldr	r3, [r7, #4]
 8003958:	681b      	ldr	r3, [r3, #0]
 800395a:	f022 0210 	bic.w	r2, r2, #16
 800395e:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8003960:	687b      	ldr	r3, [r7, #4]
 8003962:	2201      	movs	r2, #1
 8003964:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8003968:	687b      	ldr	r3, [r7, #4]
 800396a:	2200      	movs	r2, #0
 800396c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 8003970:	687b      	ldr	r3, [r7, #4]
 8003972:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003974:	2b00      	cmp	r3, #0
 8003976:	d003      	beq.n	8003980 <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8003978:	687b      	ldr	r3, [r7, #4]
 800397a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800397c:	6878      	ldr	r0, [r7, #4]
 800397e:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8003980:	687b      	ldr	r3, [r7, #4]
 8003982:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003984:	2b00      	cmp	r3, #0
 8003986:	d032      	beq.n	80039ee <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8003988:	687b      	ldr	r3, [r7, #4]
 800398a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800398c:	f003 0301 	and.w	r3, r3, #1
 8003990:	2b00      	cmp	r3, #0
 8003992:	d022      	beq.n	80039da <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 8003994:	687b      	ldr	r3, [r7, #4]
 8003996:	2205      	movs	r2, #5
 8003998:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 800399c:	687b      	ldr	r3, [r7, #4]
 800399e:	681b      	ldr	r3, [r3, #0]
 80039a0:	681a      	ldr	r2, [r3, #0]
 80039a2:	687b      	ldr	r3, [r7, #4]
 80039a4:	681b      	ldr	r3, [r3, #0]
 80039a6:	f022 0201 	bic.w	r2, r2, #1
 80039aa:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 80039ac:	68bb      	ldr	r3, [r7, #8]
 80039ae:	3301      	adds	r3, #1
 80039b0:	60bb      	str	r3, [r7, #8]
 80039b2:	697a      	ldr	r2, [r7, #20]
 80039b4:	429a      	cmp	r2, r3
 80039b6:	d307      	bcc.n	80039c8 <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 80039b8:	687b      	ldr	r3, [r7, #4]
 80039ba:	681b      	ldr	r3, [r3, #0]
 80039bc:	681b      	ldr	r3, [r3, #0]
 80039be:	f003 0301 	and.w	r3, r3, #1
 80039c2:	2b00      	cmp	r3, #0
 80039c4:	d1f2      	bne.n	80039ac <HAL_DMA_IRQHandler+0x2cc>
 80039c6:	e000      	b.n	80039ca <HAL_DMA_IRQHandler+0x2ea>
          break;
 80039c8:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 80039ca:	687b      	ldr	r3, [r7, #4]
 80039cc:	2201      	movs	r2, #1
 80039ce:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 80039d2:	687b      	ldr	r3, [r7, #4]
 80039d4:	2200      	movs	r2, #0
 80039d6:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 80039da:	687b      	ldr	r3, [r7, #4]
 80039dc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80039de:	2b00      	cmp	r3, #0
 80039e0:	d005      	beq.n	80039ee <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 80039e2:	687b      	ldr	r3, [r7, #4]
 80039e4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80039e6:	6878      	ldr	r0, [r7, #4]
 80039e8:	4798      	blx	r3
 80039ea:	e000      	b.n	80039ee <HAL_DMA_IRQHandler+0x30e>
        return;
 80039ec:	bf00      	nop
    }
  }
}
 80039ee:	3718      	adds	r7, #24
 80039f0:	46bd      	mov	sp, r7
 80039f2:	bd80      	pop	{r7, pc}

080039f4 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80039f4:	b480      	push	{r7}
 80039f6:	b085      	sub	sp, #20
 80039f8:	af00      	add	r7, sp, #0
 80039fa:	60f8      	str	r0, [r7, #12]
 80039fc:	60b9      	str	r1, [r7, #8]
 80039fe:	607a      	str	r2, [r7, #4]
 8003a00:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 8003a02:	68fb      	ldr	r3, [r7, #12]
 8003a04:	681b      	ldr	r3, [r3, #0]
 8003a06:	681a      	ldr	r2, [r3, #0]
 8003a08:	68fb      	ldr	r3, [r7, #12]
 8003a0a:	681b      	ldr	r3, [r3, #0]
 8003a0c:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8003a10:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 8003a12:	68fb      	ldr	r3, [r7, #12]
 8003a14:	681b      	ldr	r3, [r3, #0]
 8003a16:	683a      	ldr	r2, [r7, #0]
 8003a18:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8003a1a:	68fb      	ldr	r3, [r7, #12]
 8003a1c:	689b      	ldr	r3, [r3, #8]
 8003a1e:	2b40      	cmp	r3, #64	; 0x40
 8003a20:	d108      	bne.n	8003a34 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 8003a22:	68fb      	ldr	r3, [r7, #12]
 8003a24:	681b      	ldr	r3, [r3, #0]
 8003a26:	687a      	ldr	r2, [r7, #4]
 8003a28:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 8003a2a:	68fb      	ldr	r3, [r7, #12]
 8003a2c:	681b      	ldr	r3, [r3, #0]
 8003a2e:	68ba      	ldr	r2, [r7, #8]
 8003a30:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 8003a32:	e007      	b.n	8003a44 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 8003a34:	68fb      	ldr	r3, [r7, #12]
 8003a36:	681b      	ldr	r3, [r3, #0]
 8003a38:	68ba      	ldr	r2, [r7, #8]
 8003a3a:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 8003a3c:	68fb      	ldr	r3, [r7, #12]
 8003a3e:	681b      	ldr	r3, [r3, #0]
 8003a40:	687a      	ldr	r2, [r7, #4]
 8003a42:	60da      	str	r2, [r3, #12]
}
 8003a44:	bf00      	nop
 8003a46:	3714      	adds	r7, #20
 8003a48:	46bd      	mov	sp, r7
 8003a4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a4e:	4770      	bx	lr

08003a50 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8003a50:	b480      	push	{r7}
 8003a52:	b085      	sub	sp, #20
 8003a54:	af00      	add	r7, sp, #0
 8003a56:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8003a58:	687b      	ldr	r3, [r7, #4]
 8003a5a:	681b      	ldr	r3, [r3, #0]
 8003a5c:	b2db      	uxtb	r3, r3
 8003a5e:	3b10      	subs	r3, #16
 8003a60:	4a14      	ldr	r2, [pc, #80]	; (8003ab4 <DMA_CalcBaseAndBitshift+0x64>)
 8003a62:	fba2 2303 	umull	r2, r3, r2, r3
 8003a66:	091b      	lsrs	r3, r3, #4
 8003a68:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8003a6a:	4a13      	ldr	r2, [pc, #76]	; (8003ab8 <DMA_CalcBaseAndBitshift+0x68>)
 8003a6c:	68fb      	ldr	r3, [r7, #12]
 8003a6e:	4413      	add	r3, r2
 8003a70:	781b      	ldrb	r3, [r3, #0]
 8003a72:	461a      	mov	r2, r3
 8003a74:	687b      	ldr	r3, [r7, #4]
 8003a76:	65da      	str	r2, [r3, #92]	; 0x5c
  
  if (stream_number > 3U)
 8003a78:	68fb      	ldr	r3, [r7, #12]
 8003a7a:	2b03      	cmp	r3, #3
 8003a7c:	d909      	bls.n	8003a92 <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8003a7e:	687b      	ldr	r3, [r7, #4]
 8003a80:	681b      	ldr	r3, [r3, #0]
 8003a82:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8003a86:	f023 0303 	bic.w	r3, r3, #3
 8003a8a:	1d1a      	adds	r2, r3, #4
 8003a8c:	687b      	ldr	r3, [r7, #4]
 8003a8e:	659a      	str	r2, [r3, #88]	; 0x58
 8003a90:	e007      	b.n	8003aa2 <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 8003a92:	687b      	ldr	r3, [r7, #4]
 8003a94:	681b      	ldr	r3, [r3, #0]
 8003a96:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8003a9a:	f023 0303 	bic.w	r3, r3, #3
 8003a9e:	687a      	ldr	r2, [r7, #4]
 8003aa0:	6593      	str	r3, [r2, #88]	; 0x58
  }
  
  return hdma->StreamBaseAddress;
 8003aa2:	687b      	ldr	r3, [r7, #4]
 8003aa4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 8003aa6:	4618      	mov	r0, r3
 8003aa8:	3714      	adds	r7, #20
 8003aaa:	46bd      	mov	sp, r7
 8003aac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ab0:	4770      	bx	lr
 8003ab2:	bf00      	nop
 8003ab4:	aaaaaaab 	.word	0xaaaaaaab
 8003ab8:	08009664 	.word	0x08009664

08003abc <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8003abc:	b480      	push	{r7}
 8003abe:	b085      	sub	sp, #20
 8003ac0:	af00      	add	r7, sp, #0
 8003ac2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003ac4:	2300      	movs	r3, #0
 8003ac6:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8003ac8:	687b      	ldr	r3, [r7, #4]
 8003aca:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003acc:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8003ace:	687b      	ldr	r3, [r7, #4]
 8003ad0:	699b      	ldr	r3, [r3, #24]
 8003ad2:	2b00      	cmp	r3, #0
 8003ad4:	d11f      	bne.n	8003b16 <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 8003ad6:	68bb      	ldr	r3, [r7, #8]
 8003ad8:	2b03      	cmp	r3, #3
 8003ada:	d856      	bhi.n	8003b8a <DMA_CheckFifoParam+0xce>
 8003adc:	a201      	add	r2, pc, #4	; (adr r2, 8003ae4 <DMA_CheckFifoParam+0x28>)
 8003ade:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003ae2:	bf00      	nop
 8003ae4:	08003af5 	.word	0x08003af5
 8003ae8:	08003b07 	.word	0x08003b07
 8003aec:	08003af5 	.word	0x08003af5
 8003af0:	08003b8b 	.word	0x08003b8b
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8003af4:	687b      	ldr	r3, [r7, #4]
 8003af6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003af8:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8003afc:	2b00      	cmp	r3, #0
 8003afe:	d046      	beq.n	8003b8e <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 8003b00:	2301      	movs	r3, #1
 8003b02:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003b04:	e043      	b.n	8003b8e <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8003b06:	687b      	ldr	r3, [r7, #4]
 8003b08:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003b0a:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8003b0e:	d140      	bne.n	8003b92 <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 8003b10:	2301      	movs	r3, #1
 8003b12:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003b14:	e03d      	b.n	8003b92 <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8003b16:	687b      	ldr	r3, [r7, #4]
 8003b18:	699b      	ldr	r3, [r3, #24]
 8003b1a:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8003b1e:	d121      	bne.n	8003b64 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 8003b20:	68bb      	ldr	r3, [r7, #8]
 8003b22:	2b03      	cmp	r3, #3
 8003b24:	d837      	bhi.n	8003b96 <DMA_CheckFifoParam+0xda>
 8003b26:	a201      	add	r2, pc, #4	; (adr r2, 8003b2c <DMA_CheckFifoParam+0x70>)
 8003b28:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003b2c:	08003b3d 	.word	0x08003b3d
 8003b30:	08003b43 	.word	0x08003b43
 8003b34:	08003b3d 	.word	0x08003b3d
 8003b38:	08003b55 	.word	0x08003b55
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8003b3c:	2301      	movs	r3, #1
 8003b3e:	73fb      	strb	r3, [r7, #15]
      break;
 8003b40:	e030      	b.n	8003ba4 <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8003b42:	687b      	ldr	r3, [r7, #4]
 8003b44:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003b46:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8003b4a:	2b00      	cmp	r3, #0
 8003b4c:	d025      	beq.n	8003b9a <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 8003b4e:	2301      	movs	r3, #1
 8003b50:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003b52:	e022      	b.n	8003b9a <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8003b54:	687b      	ldr	r3, [r7, #4]
 8003b56:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003b58:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8003b5c:	d11f      	bne.n	8003b9e <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 8003b5e:	2301      	movs	r3, #1
 8003b60:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 8003b62:	e01c      	b.n	8003b9e <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8003b64:	68bb      	ldr	r3, [r7, #8]
 8003b66:	2b02      	cmp	r3, #2
 8003b68:	d903      	bls.n	8003b72 <DMA_CheckFifoParam+0xb6>
 8003b6a:	68bb      	ldr	r3, [r7, #8]
 8003b6c:	2b03      	cmp	r3, #3
 8003b6e:	d003      	beq.n	8003b78 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8003b70:	e018      	b.n	8003ba4 <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 8003b72:	2301      	movs	r3, #1
 8003b74:	73fb      	strb	r3, [r7, #15]
      break;
 8003b76:	e015      	b.n	8003ba4 <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8003b78:	687b      	ldr	r3, [r7, #4]
 8003b7a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003b7c:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8003b80:	2b00      	cmp	r3, #0
 8003b82:	d00e      	beq.n	8003ba2 <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 8003b84:	2301      	movs	r3, #1
 8003b86:	73fb      	strb	r3, [r7, #15]
      break;
 8003b88:	e00b      	b.n	8003ba2 <DMA_CheckFifoParam+0xe6>
      break;
 8003b8a:	bf00      	nop
 8003b8c:	e00a      	b.n	8003ba4 <DMA_CheckFifoParam+0xe8>
      break;
 8003b8e:	bf00      	nop
 8003b90:	e008      	b.n	8003ba4 <DMA_CheckFifoParam+0xe8>
      break;
 8003b92:	bf00      	nop
 8003b94:	e006      	b.n	8003ba4 <DMA_CheckFifoParam+0xe8>
      break;
 8003b96:	bf00      	nop
 8003b98:	e004      	b.n	8003ba4 <DMA_CheckFifoParam+0xe8>
      break;
 8003b9a:	bf00      	nop
 8003b9c:	e002      	b.n	8003ba4 <DMA_CheckFifoParam+0xe8>
      break;   
 8003b9e:	bf00      	nop
 8003ba0:	e000      	b.n	8003ba4 <DMA_CheckFifoParam+0xe8>
      break;
 8003ba2:	bf00      	nop
    }
  } 
  
  return status; 
 8003ba4:	7bfb      	ldrb	r3, [r7, #15]
}
 8003ba6:	4618      	mov	r0, r3
 8003ba8:	3714      	adds	r7, #20
 8003baa:	46bd      	mov	sp, r7
 8003bac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003bb0:	4770      	bx	lr
 8003bb2:	bf00      	nop

08003bb4 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003bb4:	b480      	push	{r7}
 8003bb6:	b089      	sub	sp, #36	; 0x24
 8003bb8:	af00      	add	r7, sp, #0
 8003bba:	6078      	str	r0, [r7, #4]
 8003bbc:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8003bbe:	2300      	movs	r3, #0
 8003bc0:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8003bc2:	2300      	movs	r3, #0
 8003bc4:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8003bc6:	2300      	movs	r3, #0
 8003bc8:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8003bca:	2300      	movs	r3, #0
 8003bcc:	61fb      	str	r3, [r7, #28]
 8003bce:	e159      	b.n	8003e84 <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8003bd0:	2201      	movs	r2, #1
 8003bd2:	69fb      	ldr	r3, [r7, #28]
 8003bd4:	fa02 f303 	lsl.w	r3, r2, r3
 8003bd8:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8003bda:	683b      	ldr	r3, [r7, #0]
 8003bdc:	681b      	ldr	r3, [r3, #0]
 8003bde:	697a      	ldr	r2, [r7, #20]
 8003be0:	4013      	ands	r3, r2
 8003be2:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8003be4:	693a      	ldr	r2, [r7, #16]
 8003be6:	697b      	ldr	r3, [r7, #20]
 8003be8:	429a      	cmp	r2, r3
 8003bea:	f040 8148 	bne.w	8003e7e <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8003bee:	683b      	ldr	r3, [r7, #0]
 8003bf0:	685b      	ldr	r3, [r3, #4]
 8003bf2:	f003 0303 	and.w	r3, r3, #3
 8003bf6:	2b01      	cmp	r3, #1
 8003bf8:	d005      	beq.n	8003c06 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003bfa:	683b      	ldr	r3, [r7, #0]
 8003bfc:	685b      	ldr	r3, [r3, #4]
 8003bfe:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8003c02:	2b02      	cmp	r3, #2
 8003c04:	d130      	bne.n	8003c68 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8003c06:	687b      	ldr	r3, [r7, #4]
 8003c08:	689b      	ldr	r3, [r3, #8]
 8003c0a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8003c0c:	69fb      	ldr	r3, [r7, #28]
 8003c0e:	005b      	lsls	r3, r3, #1
 8003c10:	2203      	movs	r2, #3
 8003c12:	fa02 f303 	lsl.w	r3, r2, r3
 8003c16:	43db      	mvns	r3, r3
 8003c18:	69ba      	ldr	r2, [r7, #24]
 8003c1a:	4013      	ands	r3, r2
 8003c1c:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8003c1e:	683b      	ldr	r3, [r7, #0]
 8003c20:	68da      	ldr	r2, [r3, #12]
 8003c22:	69fb      	ldr	r3, [r7, #28]
 8003c24:	005b      	lsls	r3, r3, #1
 8003c26:	fa02 f303 	lsl.w	r3, r2, r3
 8003c2a:	69ba      	ldr	r2, [r7, #24]
 8003c2c:	4313      	orrs	r3, r2
 8003c2e:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8003c30:	687b      	ldr	r3, [r7, #4]
 8003c32:	69ba      	ldr	r2, [r7, #24]
 8003c34:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8003c36:	687b      	ldr	r3, [r7, #4]
 8003c38:	685b      	ldr	r3, [r3, #4]
 8003c3a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8003c3c:	2201      	movs	r2, #1
 8003c3e:	69fb      	ldr	r3, [r7, #28]
 8003c40:	fa02 f303 	lsl.w	r3, r2, r3
 8003c44:	43db      	mvns	r3, r3
 8003c46:	69ba      	ldr	r2, [r7, #24]
 8003c48:	4013      	ands	r3, r2
 8003c4a:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8003c4c:	683b      	ldr	r3, [r7, #0]
 8003c4e:	685b      	ldr	r3, [r3, #4]
 8003c50:	091b      	lsrs	r3, r3, #4
 8003c52:	f003 0201 	and.w	r2, r3, #1
 8003c56:	69fb      	ldr	r3, [r7, #28]
 8003c58:	fa02 f303 	lsl.w	r3, r2, r3
 8003c5c:	69ba      	ldr	r2, [r7, #24]
 8003c5e:	4313      	orrs	r3, r2
 8003c60:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8003c62:	687b      	ldr	r3, [r7, #4]
 8003c64:	69ba      	ldr	r2, [r7, #24]
 8003c66:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8003c68:	683b      	ldr	r3, [r7, #0]
 8003c6a:	685b      	ldr	r3, [r3, #4]
 8003c6c:	f003 0303 	and.w	r3, r3, #3
 8003c70:	2b03      	cmp	r3, #3
 8003c72:	d017      	beq.n	8003ca4 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8003c74:	687b      	ldr	r3, [r7, #4]
 8003c76:	68db      	ldr	r3, [r3, #12]
 8003c78:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8003c7a:	69fb      	ldr	r3, [r7, #28]
 8003c7c:	005b      	lsls	r3, r3, #1
 8003c7e:	2203      	movs	r2, #3
 8003c80:	fa02 f303 	lsl.w	r3, r2, r3
 8003c84:	43db      	mvns	r3, r3
 8003c86:	69ba      	ldr	r2, [r7, #24]
 8003c88:	4013      	ands	r3, r2
 8003c8a:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8003c8c:	683b      	ldr	r3, [r7, #0]
 8003c8e:	689a      	ldr	r2, [r3, #8]
 8003c90:	69fb      	ldr	r3, [r7, #28]
 8003c92:	005b      	lsls	r3, r3, #1
 8003c94:	fa02 f303 	lsl.w	r3, r2, r3
 8003c98:	69ba      	ldr	r2, [r7, #24]
 8003c9a:	4313      	orrs	r3, r2
 8003c9c:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8003c9e:	687b      	ldr	r3, [r7, #4]
 8003ca0:	69ba      	ldr	r2, [r7, #24]
 8003ca2:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003ca4:	683b      	ldr	r3, [r7, #0]
 8003ca6:	685b      	ldr	r3, [r3, #4]
 8003ca8:	f003 0303 	and.w	r3, r3, #3
 8003cac:	2b02      	cmp	r3, #2
 8003cae:	d123      	bne.n	8003cf8 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8003cb0:	69fb      	ldr	r3, [r7, #28]
 8003cb2:	08da      	lsrs	r2, r3, #3
 8003cb4:	687b      	ldr	r3, [r7, #4]
 8003cb6:	3208      	adds	r2, #8
 8003cb8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003cbc:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8003cbe:	69fb      	ldr	r3, [r7, #28]
 8003cc0:	f003 0307 	and.w	r3, r3, #7
 8003cc4:	009b      	lsls	r3, r3, #2
 8003cc6:	220f      	movs	r2, #15
 8003cc8:	fa02 f303 	lsl.w	r3, r2, r3
 8003ccc:	43db      	mvns	r3, r3
 8003cce:	69ba      	ldr	r2, [r7, #24]
 8003cd0:	4013      	ands	r3, r2
 8003cd2:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8003cd4:	683b      	ldr	r3, [r7, #0]
 8003cd6:	691a      	ldr	r2, [r3, #16]
 8003cd8:	69fb      	ldr	r3, [r7, #28]
 8003cda:	f003 0307 	and.w	r3, r3, #7
 8003cde:	009b      	lsls	r3, r3, #2
 8003ce0:	fa02 f303 	lsl.w	r3, r2, r3
 8003ce4:	69ba      	ldr	r2, [r7, #24]
 8003ce6:	4313      	orrs	r3, r2
 8003ce8:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8003cea:	69fb      	ldr	r3, [r7, #28]
 8003cec:	08da      	lsrs	r2, r3, #3
 8003cee:	687b      	ldr	r3, [r7, #4]
 8003cf0:	3208      	adds	r2, #8
 8003cf2:	69b9      	ldr	r1, [r7, #24]
 8003cf4:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8003cf8:	687b      	ldr	r3, [r7, #4]
 8003cfa:	681b      	ldr	r3, [r3, #0]
 8003cfc:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8003cfe:	69fb      	ldr	r3, [r7, #28]
 8003d00:	005b      	lsls	r3, r3, #1
 8003d02:	2203      	movs	r2, #3
 8003d04:	fa02 f303 	lsl.w	r3, r2, r3
 8003d08:	43db      	mvns	r3, r3
 8003d0a:	69ba      	ldr	r2, [r7, #24]
 8003d0c:	4013      	ands	r3, r2
 8003d0e:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8003d10:	683b      	ldr	r3, [r7, #0]
 8003d12:	685b      	ldr	r3, [r3, #4]
 8003d14:	f003 0203 	and.w	r2, r3, #3
 8003d18:	69fb      	ldr	r3, [r7, #28]
 8003d1a:	005b      	lsls	r3, r3, #1
 8003d1c:	fa02 f303 	lsl.w	r3, r2, r3
 8003d20:	69ba      	ldr	r2, [r7, #24]
 8003d22:	4313      	orrs	r3, r2
 8003d24:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8003d26:	687b      	ldr	r3, [r7, #4]
 8003d28:	69ba      	ldr	r2, [r7, #24]
 8003d2a:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8003d2c:	683b      	ldr	r3, [r7, #0]
 8003d2e:	685b      	ldr	r3, [r3, #4]
 8003d30:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8003d34:	2b00      	cmp	r3, #0
 8003d36:	f000 80a2 	beq.w	8003e7e <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003d3a:	2300      	movs	r3, #0
 8003d3c:	60fb      	str	r3, [r7, #12]
 8003d3e:	4b57      	ldr	r3, [pc, #348]	; (8003e9c <HAL_GPIO_Init+0x2e8>)
 8003d40:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003d42:	4a56      	ldr	r2, [pc, #344]	; (8003e9c <HAL_GPIO_Init+0x2e8>)
 8003d44:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8003d48:	6453      	str	r3, [r2, #68]	; 0x44
 8003d4a:	4b54      	ldr	r3, [pc, #336]	; (8003e9c <HAL_GPIO_Init+0x2e8>)
 8003d4c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003d4e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8003d52:	60fb      	str	r3, [r7, #12]
 8003d54:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8003d56:	4a52      	ldr	r2, [pc, #328]	; (8003ea0 <HAL_GPIO_Init+0x2ec>)
 8003d58:	69fb      	ldr	r3, [r7, #28]
 8003d5a:	089b      	lsrs	r3, r3, #2
 8003d5c:	3302      	adds	r3, #2
 8003d5e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003d62:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8003d64:	69fb      	ldr	r3, [r7, #28]
 8003d66:	f003 0303 	and.w	r3, r3, #3
 8003d6a:	009b      	lsls	r3, r3, #2
 8003d6c:	220f      	movs	r2, #15
 8003d6e:	fa02 f303 	lsl.w	r3, r2, r3
 8003d72:	43db      	mvns	r3, r3
 8003d74:	69ba      	ldr	r2, [r7, #24]
 8003d76:	4013      	ands	r3, r2
 8003d78:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8003d7a:	687b      	ldr	r3, [r7, #4]
 8003d7c:	4a49      	ldr	r2, [pc, #292]	; (8003ea4 <HAL_GPIO_Init+0x2f0>)
 8003d7e:	4293      	cmp	r3, r2
 8003d80:	d019      	beq.n	8003db6 <HAL_GPIO_Init+0x202>
 8003d82:	687b      	ldr	r3, [r7, #4]
 8003d84:	4a48      	ldr	r2, [pc, #288]	; (8003ea8 <HAL_GPIO_Init+0x2f4>)
 8003d86:	4293      	cmp	r3, r2
 8003d88:	d013      	beq.n	8003db2 <HAL_GPIO_Init+0x1fe>
 8003d8a:	687b      	ldr	r3, [r7, #4]
 8003d8c:	4a47      	ldr	r2, [pc, #284]	; (8003eac <HAL_GPIO_Init+0x2f8>)
 8003d8e:	4293      	cmp	r3, r2
 8003d90:	d00d      	beq.n	8003dae <HAL_GPIO_Init+0x1fa>
 8003d92:	687b      	ldr	r3, [r7, #4]
 8003d94:	4a46      	ldr	r2, [pc, #280]	; (8003eb0 <HAL_GPIO_Init+0x2fc>)
 8003d96:	4293      	cmp	r3, r2
 8003d98:	d007      	beq.n	8003daa <HAL_GPIO_Init+0x1f6>
 8003d9a:	687b      	ldr	r3, [r7, #4]
 8003d9c:	4a45      	ldr	r2, [pc, #276]	; (8003eb4 <HAL_GPIO_Init+0x300>)
 8003d9e:	4293      	cmp	r3, r2
 8003da0:	d101      	bne.n	8003da6 <HAL_GPIO_Init+0x1f2>
 8003da2:	2304      	movs	r3, #4
 8003da4:	e008      	b.n	8003db8 <HAL_GPIO_Init+0x204>
 8003da6:	2307      	movs	r3, #7
 8003da8:	e006      	b.n	8003db8 <HAL_GPIO_Init+0x204>
 8003daa:	2303      	movs	r3, #3
 8003dac:	e004      	b.n	8003db8 <HAL_GPIO_Init+0x204>
 8003dae:	2302      	movs	r3, #2
 8003db0:	e002      	b.n	8003db8 <HAL_GPIO_Init+0x204>
 8003db2:	2301      	movs	r3, #1
 8003db4:	e000      	b.n	8003db8 <HAL_GPIO_Init+0x204>
 8003db6:	2300      	movs	r3, #0
 8003db8:	69fa      	ldr	r2, [r7, #28]
 8003dba:	f002 0203 	and.w	r2, r2, #3
 8003dbe:	0092      	lsls	r2, r2, #2
 8003dc0:	4093      	lsls	r3, r2
 8003dc2:	69ba      	ldr	r2, [r7, #24]
 8003dc4:	4313      	orrs	r3, r2
 8003dc6:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8003dc8:	4935      	ldr	r1, [pc, #212]	; (8003ea0 <HAL_GPIO_Init+0x2ec>)
 8003dca:	69fb      	ldr	r3, [r7, #28]
 8003dcc:	089b      	lsrs	r3, r3, #2
 8003dce:	3302      	adds	r3, #2
 8003dd0:	69ba      	ldr	r2, [r7, #24]
 8003dd2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8003dd6:	4b38      	ldr	r3, [pc, #224]	; (8003eb8 <HAL_GPIO_Init+0x304>)
 8003dd8:	689b      	ldr	r3, [r3, #8]
 8003dda:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003ddc:	693b      	ldr	r3, [r7, #16]
 8003dde:	43db      	mvns	r3, r3
 8003de0:	69ba      	ldr	r2, [r7, #24]
 8003de2:	4013      	ands	r3, r2
 8003de4:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8003de6:	683b      	ldr	r3, [r7, #0]
 8003de8:	685b      	ldr	r3, [r3, #4]
 8003dea:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8003dee:	2b00      	cmp	r3, #0
 8003df0:	d003      	beq.n	8003dfa <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 8003df2:	69ba      	ldr	r2, [r7, #24]
 8003df4:	693b      	ldr	r3, [r7, #16]
 8003df6:	4313      	orrs	r3, r2
 8003df8:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8003dfa:	4a2f      	ldr	r2, [pc, #188]	; (8003eb8 <HAL_GPIO_Init+0x304>)
 8003dfc:	69bb      	ldr	r3, [r7, #24]
 8003dfe:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8003e00:	4b2d      	ldr	r3, [pc, #180]	; (8003eb8 <HAL_GPIO_Init+0x304>)
 8003e02:	68db      	ldr	r3, [r3, #12]
 8003e04:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003e06:	693b      	ldr	r3, [r7, #16]
 8003e08:	43db      	mvns	r3, r3
 8003e0a:	69ba      	ldr	r2, [r7, #24]
 8003e0c:	4013      	ands	r3, r2
 8003e0e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8003e10:	683b      	ldr	r3, [r7, #0]
 8003e12:	685b      	ldr	r3, [r3, #4]
 8003e14:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8003e18:	2b00      	cmp	r3, #0
 8003e1a:	d003      	beq.n	8003e24 <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 8003e1c:	69ba      	ldr	r2, [r7, #24]
 8003e1e:	693b      	ldr	r3, [r7, #16]
 8003e20:	4313      	orrs	r3, r2
 8003e22:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8003e24:	4a24      	ldr	r2, [pc, #144]	; (8003eb8 <HAL_GPIO_Init+0x304>)
 8003e26:	69bb      	ldr	r3, [r7, #24]
 8003e28:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8003e2a:	4b23      	ldr	r3, [pc, #140]	; (8003eb8 <HAL_GPIO_Init+0x304>)
 8003e2c:	685b      	ldr	r3, [r3, #4]
 8003e2e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003e30:	693b      	ldr	r3, [r7, #16]
 8003e32:	43db      	mvns	r3, r3
 8003e34:	69ba      	ldr	r2, [r7, #24]
 8003e36:	4013      	ands	r3, r2
 8003e38:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8003e3a:	683b      	ldr	r3, [r7, #0]
 8003e3c:	685b      	ldr	r3, [r3, #4]
 8003e3e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003e42:	2b00      	cmp	r3, #0
 8003e44:	d003      	beq.n	8003e4e <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 8003e46:	69ba      	ldr	r2, [r7, #24]
 8003e48:	693b      	ldr	r3, [r7, #16]
 8003e4a:	4313      	orrs	r3, r2
 8003e4c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8003e4e:	4a1a      	ldr	r2, [pc, #104]	; (8003eb8 <HAL_GPIO_Init+0x304>)
 8003e50:	69bb      	ldr	r3, [r7, #24]
 8003e52:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8003e54:	4b18      	ldr	r3, [pc, #96]	; (8003eb8 <HAL_GPIO_Init+0x304>)
 8003e56:	681b      	ldr	r3, [r3, #0]
 8003e58:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003e5a:	693b      	ldr	r3, [r7, #16]
 8003e5c:	43db      	mvns	r3, r3
 8003e5e:	69ba      	ldr	r2, [r7, #24]
 8003e60:	4013      	ands	r3, r2
 8003e62:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8003e64:	683b      	ldr	r3, [r7, #0]
 8003e66:	685b      	ldr	r3, [r3, #4]
 8003e68:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003e6c:	2b00      	cmp	r3, #0
 8003e6e:	d003      	beq.n	8003e78 <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 8003e70:	69ba      	ldr	r2, [r7, #24]
 8003e72:	693b      	ldr	r3, [r7, #16]
 8003e74:	4313      	orrs	r3, r2
 8003e76:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8003e78:	4a0f      	ldr	r2, [pc, #60]	; (8003eb8 <HAL_GPIO_Init+0x304>)
 8003e7a:	69bb      	ldr	r3, [r7, #24]
 8003e7c:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8003e7e:	69fb      	ldr	r3, [r7, #28]
 8003e80:	3301      	adds	r3, #1
 8003e82:	61fb      	str	r3, [r7, #28]
 8003e84:	69fb      	ldr	r3, [r7, #28]
 8003e86:	2b0f      	cmp	r3, #15
 8003e88:	f67f aea2 	bls.w	8003bd0 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8003e8c:	bf00      	nop
 8003e8e:	bf00      	nop
 8003e90:	3724      	adds	r7, #36	; 0x24
 8003e92:	46bd      	mov	sp, r7
 8003e94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e98:	4770      	bx	lr
 8003e9a:	bf00      	nop
 8003e9c:	40023800 	.word	0x40023800
 8003ea0:	40013800 	.word	0x40013800
 8003ea4:	40020000 	.word	0x40020000
 8003ea8:	40020400 	.word	0x40020400
 8003eac:	40020800 	.word	0x40020800
 8003eb0:	40020c00 	.word	0x40020c00
 8003eb4:	40021000 	.word	0x40021000
 8003eb8:	40013c00 	.word	0x40013c00

08003ebc <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003ebc:	b480      	push	{r7}
 8003ebe:	b083      	sub	sp, #12
 8003ec0:	af00      	add	r7, sp, #0
 8003ec2:	6078      	str	r0, [r7, #4]
 8003ec4:	460b      	mov	r3, r1
 8003ec6:	807b      	strh	r3, [r7, #2]
 8003ec8:	4613      	mov	r3, r2
 8003eca:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8003ecc:	787b      	ldrb	r3, [r7, #1]
 8003ece:	2b00      	cmp	r3, #0
 8003ed0:	d003      	beq.n	8003eda <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8003ed2:	887a      	ldrh	r2, [r7, #2]
 8003ed4:	687b      	ldr	r3, [r7, #4]
 8003ed6:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8003ed8:	e003      	b.n	8003ee2 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8003eda:	887b      	ldrh	r3, [r7, #2]
 8003edc:	041a      	lsls	r2, r3, #16
 8003ede:	687b      	ldr	r3, [r7, #4]
 8003ee0:	619a      	str	r2, [r3, #24]
}
 8003ee2:	bf00      	nop
 8003ee4:	370c      	adds	r7, #12
 8003ee6:	46bd      	mov	sp, r7
 8003ee8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003eec:	4770      	bx	lr

08003eee <HAL_GPIO_TogglePin>:
  *                      x can be (A..I) to select the GPIO peripheral for STM32F40XX and STM32F427X devices.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8003eee:	b480      	push	{r7}
 8003ef0:	b085      	sub	sp, #20
 8003ef2:	af00      	add	r7, sp, #0
 8003ef4:	6078      	str	r0, [r7, #4]
 8003ef6:	460b      	mov	r3, r1
 8003ef8:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8003efa:	687b      	ldr	r3, [r7, #4]
 8003efc:	695b      	ldr	r3, [r3, #20]
 8003efe:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8003f00:	887a      	ldrh	r2, [r7, #2]
 8003f02:	68fb      	ldr	r3, [r7, #12]
 8003f04:	4013      	ands	r3, r2
 8003f06:	041a      	lsls	r2, r3, #16
 8003f08:	68fb      	ldr	r3, [r7, #12]
 8003f0a:	43d9      	mvns	r1, r3
 8003f0c:	887b      	ldrh	r3, [r7, #2]
 8003f0e:	400b      	ands	r3, r1
 8003f10:	431a      	orrs	r2, r3
 8003f12:	687b      	ldr	r3, [r7, #4]
 8003f14:	619a      	str	r2, [r3, #24]
}
 8003f16:	bf00      	nop
 8003f18:	3714      	adds	r7, #20
 8003f1a:	46bd      	mov	sp, r7
 8003f1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f20:	4770      	bx	lr
	...

08003f24 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8003f24:	b580      	push	{r7, lr}
 8003f26:	b082      	sub	sp, #8
 8003f28:	af00      	add	r7, sp, #0
 8003f2a:	4603      	mov	r3, r0
 8003f2c:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 8003f2e:	4b08      	ldr	r3, [pc, #32]	; (8003f50 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8003f30:	695a      	ldr	r2, [r3, #20]
 8003f32:	88fb      	ldrh	r3, [r7, #6]
 8003f34:	4013      	ands	r3, r2
 8003f36:	2b00      	cmp	r3, #0
 8003f38:	d006      	beq.n	8003f48 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8003f3a:	4a05      	ldr	r2, [pc, #20]	; (8003f50 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8003f3c:	88fb      	ldrh	r3, [r7, #6]
 8003f3e:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8003f40:	88fb      	ldrh	r3, [r7, #6]
 8003f42:	4618      	mov	r0, r3
 8003f44:	f7fd f8cc 	bl	80010e0 <HAL_GPIO_EXTI_Callback>
  }
}
 8003f48:	bf00      	nop
 8003f4a:	3708      	adds	r7, #8
 8003f4c:	46bd      	mov	sp, r7
 8003f4e:	bd80      	pop	{r7, pc}
 8003f50:	40013c00 	.word	0x40013c00

08003f54 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003f54:	b580      	push	{r7, lr}
 8003f56:	b086      	sub	sp, #24
 8003f58:	af00      	add	r7, sp, #0
 8003f5a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8003f5c:	687b      	ldr	r3, [r7, #4]
 8003f5e:	2b00      	cmp	r3, #0
 8003f60:	d101      	bne.n	8003f66 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8003f62:	2301      	movs	r3, #1
 8003f64:	e267      	b.n	8004436 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003f66:	687b      	ldr	r3, [r7, #4]
 8003f68:	681b      	ldr	r3, [r3, #0]
 8003f6a:	f003 0301 	and.w	r3, r3, #1
 8003f6e:	2b00      	cmp	r3, #0
 8003f70:	d075      	beq.n	800405e <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8003f72:	4b88      	ldr	r3, [pc, #544]	; (8004194 <HAL_RCC_OscConfig+0x240>)
 8003f74:	689b      	ldr	r3, [r3, #8]
 8003f76:	f003 030c 	and.w	r3, r3, #12
 8003f7a:	2b04      	cmp	r3, #4
 8003f7c:	d00c      	beq.n	8003f98 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8003f7e:	4b85      	ldr	r3, [pc, #532]	; (8004194 <HAL_RCC_OscConfig+0x240>)
 8003f80:	689b      	ldr	r3, [r3, #8]
 8003f82:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8003f86:	2b08      	cmp	r3, #8
 8003f88:	d112      	bne.n	8003fb0 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8003f8a:	4b82      	ldr	r3, [pc, #520]	; (8004194 <HAL_RCC_OscConfig+0x240>)
 8003f8c:	685b      	ldr	r3, [r3, #4]
 8003f8e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003f92:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8003f96:	d10b      	bne.n	8003fb0 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003f98:	4b7e      	ldr	r3, [pc, #504]	; (8004194 <HAL_RCC_OscConfig+0x240>)
 8003f9a:	681b      	ldr	r3, [r3, #0]
 8003f9c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003fa0:	2b00      	cmp	r3, #0
 8003fa2:	d05b      	beq.n	800405c <HAL_RCC_OscConfig+0x108>
 8003fa4:	687b      	ldr	r3, [r7, #4]
 8003fa6:	685b      	ldr	r3, [r3, #4]
 8003fa8:	2b00      	cmp	r3, #0
 8003faa:	d157      	bne.n	800405c <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8003fac:	2301      	movs	r3, #1
 8003fae:	e242      	b.n	8004436 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003fb0:	687b      	ldr	r3, [r7, #4]
 8003fb2:	685b      	ldr	r3, [r3, #4]
 8003fb4:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003fb8:	d106      	bne.n	8003fc8 <HAL_RCC_OscConfig+0x74>
 8003fba:	4b76      	ldr	r3, [pc, #472]	; (8004194 <HAL_RCC_OscConfig+0x240>)
 8003fbc:	681b      	ldr	r3, [r3, #0]
 8003fbe:	4a75      	ldr	r2, [pc, #468]	; (8004194 <HAL_RCC_OscConfig+0x240>)
 8003fc0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003fc4:	6013      	str	r3, [r2, #0]
 8003fc6:	e01d      	b.n	8004004 <HAL_RCC_OscConfig+0xb0>
 8003fc8:	687b      	ldr	r3, [r7, #4]
 8003fca:	685b      	ldr	r3, [r3, #4]
 8003fcc:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8003fd0:	d10c      	bne.n	8003fec <HAL_RCC_OscConfig+0x98>
 8003fd2:	4b70      	ldr	r3, [pc, #448]	; (8004194 <HAL_RCC_OscConfig+0x240>)
 8003fd4:	681b      	ldr	r3, [r3, #0]
 8003fd6:	4a6f      	ldr	r2, [pc, #444]	; (8004194 <HAL_RCC_OscConfig+0x240>)
 8003fd8:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8003fdc:	6013      	str	r3, [r2, #0]
 8003fde:	4b6d      	ldr	r3, [pc, #436]	; (8004194 <HAL_RCC_OscConfig+0x240>)
 8003fe0:	681b      	ldr	r3, [r3, #0]
 8003fe2:	4a6c      	ldr	r2, [pc, #432]	; (8004194 <HAL_RCC_OscConfig+0x240>)
 8003fe4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003fe8:	6013      	str	r3, [r2, #0]
 8003fea:	e00b      	b.n	8004004 <HAL_RCC_OscConfig+0xb0>
 8003fec:	4b69      	ldr	r3, [pc, #420]	; (8004194 <HAL_RCC_OscConfig+0x240>)
 8003fee:	681b      	ldr	r3, [r3, #0]
 8003ff0:	4a68      	ldr	r2, [pc, #416]	; (8004194 <HAL_RCC_OscConfig+0x240>)
 8003ff2:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003ff6:	6013      	str	r3, [r2, #0]
 8003ff8:	4b66      	ldr	r3, [pc, #408]	; (8004194 <HAL_RCC_OscConfig+0x240>)
 8003ffa:	681b      	ldr	r3, [r3, #0]
 8003ffc:	4a65      	ldr	r2, [pc, #404]	; (8004194 <HAL_RCC_OscConfig+0x240>)
 8003ffe:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8004002:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8004004:	687b      	ldr	r3, [r7, #4]
 8004006:	685b      	ldr	r3, [r3, #4]
 8004008:	2b00      	cmp	r3, #0
 800400a:	d013      	beq.n	8004034 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800400c:	f7ff f88e 	bl	800312c <HAL_GetTick>
 8004010:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004012:	e008      	b.n	8004026 <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8004014:	f7ff f88a 	bl	800312c <HAL_GetTick>
 8004018:	4602      	mov	r2, r0
 800401a:	693b      	ldr	r3, [r7, #16]
 800401c:	1ad3      	subs	r3, r2, r3
 800401e:	2b64      	cmp	r3, #100	; 0x64
 8004020:	d901      	bls.n	8004026 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8004022:	2303      	movs	r3, #3
 8004024:	e207      	b.n	8004436 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004026:	4b5b      	ldr	r3, [pc, #364]	; (8004194 <HAL_RCC_OscConfig+0x240>)
 8004028:	681b      	ldr	r3, [r3, #0]
 800402a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800402e:	2b00      	cmp	r3, #0
 8004030:	d0f0      	beq.n	8004014 <HAL_RCC_OscConfig+0xc0>
 8004032:	e014      	b.n	800405e <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004034:	f7ff f87a 	bl	800312c <HAL_GetTick>
 8004038:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800403a:	e008      	b.n	800404e <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800403c:	f7ff f876 	bl	800312c <HAL_GetTick>
 8004040:	4602      	mov	r2, r0
 8004042:	693b      	ldr	r3, [r7, #16]
 8004044:	1ad3      	subs	r3, r2, r3
 8004046:	2b64      	cmp	r3, #100	; 0x64
 8004048:	d901      	bls.n	800404e <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800404a:	2303      	movs	r3, #3
 800404c:	e1f3      	b.n	8004436 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800404e:	4b51      	ldr	r3, [pc, #324]	; (8004194 <HAL_RCC_OscConfig+0x240>)
 8004050:	681b      	ldr	r3, [r3, #0]
 8004052:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004056:	2b00      	cmp	r3, #0
 8004058:	d1f0      	bne.n	800403c <HAL_RCC_OscConfig+0xe8>
 800405a:	e000      	b.n	800405e <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800405c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800405e:	687b      	ldr	r3, [r7, #4]
 8004060:	681b      	ldr	r3, [r3, #0]
 8004062:	f003 0302 	and.w	r3, r3, #2
 8004066:	2b00      	cmp	r3, #0
 8004068:	d063      	beq.n	8004132 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 800406a:	4b4a      	ldr	r3, [pc, #296]	; (8004194 <HAL_RCC_OscConfig+0x240>)
 800406c:	689b      	ldr	r3, [r3, #8]
 800406e:	f003 030c 	and.w	r3, r3, #12
 8004072:	2b00      	cmp	r3, #0
 8004074:	d00b      	beq.n	800408e <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8004076:	4b47      	ldr	r3, [pc, #284]	; (8004194 <HAL_RCC_OscConfig+0x240>)
 8004078:	689b      	ldr	r3, [r3, #8]
 800407a:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 800407e:	2b08      	cmp	r3, #8
 8004080:	d11c      	bne.n	80040bc <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8004082:	4b44      	ldr	r3, [pc, #272]	; (8004194 <HAL_RCC_OscConfig+0x240>)
 8004084:	685b      	ldr	r3, [r3, #4]
 8004086:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800408a:	2b00      	cmp	r3, #0
 800408c:	d116      	bne.n	80040bc <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800408e:	4b41      	ldr	r3, [pc, #260]	; (8004194 <HAL_RCC_OscConfig+0x240>)
 8004090:	681b      	ldr	r3, [r3, #0]
 8004092:	f003 0302 	and.w	r3, r3, #2
 8004096:	2b00      	cmp	r3, #0
 8004098:	d005      	beq.n	80040a6 <HAL_RCC_OscConfig+0x152>
 800409a:	687b      	ldr	r3, [r7, #4]
 800409c:	68db      	ldr	r3, [r3, #12]
 800409e:	2b01      	cmp	r3, #1
 80040a0:	d001      	beq.n	80040a6 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 80040a2:	2301      	movs	r3, #1
 80040a4:	e1c7      	b.n	8004436 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80040a6:	4b3b      	ldr	r3, [pc, #236]	; (8004194 <HAL_RCC_OscConfig+0x240>)
 80040a8:	681b      	ldr	r3, [r3, #0]
 80040aa:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80040ae:	687b      	ldr	r3, [r7, #4]
 80040b0:	691b      	ldr	r3, [r3, #16]
 80040b2:	00db      	lsls	r3, r3, #3
 80040b4:	4937      	ldr	r1, [pc, #220]	; (8004194 <HAL_RCC_OscConfig+0x240>)
 80040b6:	4313      	orrs	r3, r2
 80040b8:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80040ba:	e03a      	b.n	8004132 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 80040bc:	687b      	ldr	r3, [r7, #4]
 80040be:	68db      	ldr	r3, [r3, #12]
 80040c0:	2b00      	cmp	r3, #0
 80040c2:	d020      	beq.n	8004106 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80040c4:	4b34      	ldr	r3, [pc, #208]	; (8004198 <HAL_RCC_OscConfig+0x244>)
 80040c6:	2201      	movs	r2, #1
 80040c8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80040ca:	f7ff f82f 	bl	800312c <HAL_GetTick>
 80040ce:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80040d0:	e008      	b.n	80040e4 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80040d2:	f7ff f82b 	bl	800312c <HAL_GetTick>
 80040d6:	4602      	mov	r2, r0
 80040d8:	693b      	ldr	r3, [r7, #16]
 80040da:	1ad3      	subs	r3, r2, r3
 80040dc:	2b02      	cmp	r3, #2
 80040de:	d901      	bls.n	80040e4 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 80040e0:	2303      	movs	r3, #3
 80040e2:	e1a8      	b.n	8004436 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80040e4:	4b2b      	ldr	r3, [pc, #172]	; (8004194 <HAL_RCC_OscConfig+0x240>)
 80040e6:	681b      	ldr	r3, [r3, #0]
 80040e8:	f003 0302 	and.w	r3, r3, #2
 80040ec:	2b00      	cmp	r3, #0
 80040ee:	d0f0      	beq.n	80040d2 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80040f0:	4b28      	ldr	r3, [pc, #160]	; (8004194 <HAL_RCC_OscConfig+0x240>)
 80040f2:	681b      	ldr	r3, [r3, #0]
 80040f4:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80040f8:	687b      	ldr	r3, [r7, #4]
 80040fa:	691b      	ldr	r3, [r3, #16]
 80040fc:	00db      	lsls	r3, r3, #3
 80040fe:	4925      	ldr	r1, [pc, #148]	; (8004194 <HAL_RCC_OscConfig+0x240>)
 8004100:	4313      	orrs	r3, r2
 8004102:	600b      	str	r3, [r1, #0]
 8004104:	e015      	b.n	8004132 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8004106:	4b24      	ldr	r3, [pc, #144]	; (8004198 <HAL_RCC_OscConfig+0x244>)
 8004108:	2200      	movs	r2, #0
 800410a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800410c:	f7ff f80e 	bl	800312c <HAL_GetTick>
 8004110:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004112:	e008      	b.n	8004126 <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8004114:	f7ff f80a 	bl	800312c <HAL_GetTick>
 8004118:	4602      	mov	r2, r0
 800411a:	693b      	ldr	r3, [r7, #16]
 800411c:	1ad3      	subs	r3, r2, r3
 800411e:	2b02      	cmp	r3, #2
 8004120:	d901      	bls.n	8004126 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8004122:	2303      	movs	r3, #3
 8004124:	e187      	b.n	8004436 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004126:	4b1b      	ldr	r3, [pc, #108]	; (8004194 <HAL_RCC_OscConfig+0x240>)
 8004128:	681b      	ldr	r3, [r3, #0]
 800412a:	f003 0302 	and.w	r3, r3, #2
 800412e:	2b00      	cmp	r3, #0
 8004130:	d1f0      	bne.n	8004114 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8004132:	687b      	ldr	r3, [r7, #4]
 8004134:	681b      	ldr	r3, [r3, #0]
 8004136:	f003 0308 	and.w	r3, r3, #8
 800413a:	2b00      	cmp	r3, #0
 800413c:	d036      	beq.n	80041ac <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 800413e:	687b      	ldr	r3, [r7, #4]
 8004140:	695b      	ldr	r3, [r3, #20]
 8004142:	2b00      	cmp	r3, #0
 8004144:	d016      	beq.n	8004174 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8004146:	4b15      	ldr	r3, [pc, #84]	; (800419c <HAL_RCC_OscConfig+0x248>)
 8004148:	2201      	movs	r2, #1
 800414a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800414c:	f7fe ffee 	bl	800312c <HAL_GetTick>
 8004150:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004152:	e008      	b.n	8004166 <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8004154:	f7fe ffea 	bl	800312c <HAL_GetTick>
 8004158:	4602      	mov	r2, r0
 800415a:	693b      	ldr	r3, [r7, #16]
 800415c:	1ad3      	subs	r3, r2, r3
 800415e:	2b02      	cmp	r3, #2
 8004160:	d901      	bls.n	8004166 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8004162:	2303      	movs	r3, #3
 8004164:	e167      	b.n	8004436 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004166:	4b0b      	ldr	r3, [pc, #44]	; (8004194 <HAL_RCC_OscConfig+0x240>)
 8004168:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800416a:	f003 0302 	and.w	r3, r3, #2
 800416e:	2b00      	cmp	r3, #0
 8004170:	d0f0      	beq.n	8004154 <HAL_RCC_OscConfig+0x200>
 8004172:	e01b      	b.n	80041ac <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8004174:	4b09      	ldr	r3, [pc, #36]	; (800419c <HAL_RCC_OscConfig+0x248>)
 8004176:	2200      	movs	r2, #0
 8004178:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800417a:	f7fe ffd7 	bl	800312c <HAL_GetTick>
 800417e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004180:	e00e      	b.n	80041a0 <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8004182:	f7fe ffd3 	bl	800312c <HAL_GetTick>
 8004186:	4602      	mov	r2, r0
 8004188:	693b      	ldr	r3, [r7, #16]
 800418a:	1ad3      	subs	r3, r2, r3
 800418c:	2b02      	cmp	r3, #2
 800418e:	d907      	bls.n	80041a0 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8004190:	2303      	movs	r3, #3
 8004192:	e150      	b.n	8004436 <HAL_RCC_OscConfig+0x4e2>
 8004194:	40023800 	.word	0x40023800
 8004198:	42470000 	.word	0x42470000
 800419c:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80041a0:	4b88      	ldr	r3, [pc, #544]	; (80043c4 <HAL_RCC_OscConfig+0x470>)
 80041a2:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80041a4:	f003 0302 	and.w	r3, r3, #2
 80041a8:	2b00      	cmp	r3, #0
 80041aa:	d1ea      	bne.n	8004182 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80041ac:	687b      	ldr	r3, [r7, #4]
 80041ae:	681b      	ldr	r3, [r3, #0]
 80041b0:	f003 0304 	and.w	r3, r3, #4
 80041b4:	2b00      	cmp	r3, #0
 80041b6:	f000 8097 	beq.w	80042e8 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 80041ba:	2300      	movs	r3, #0
 80041bc:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80041be:	4b81      	ldr	r3, [pc, #516]	; (80043c4 <HAL_RCC_OscConfig+0x470>)
 80041c0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80041c2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80041c6:	2b00      	cmp	r3, #0
 80041c8:	d10f      	bne.n	80041ea <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80041ca:	2300      	movs	r3, #0
 80041cc:	60bb      	str	r3, [r7, #8]
 80041ce:	4b7d      	ldr	r3, [pc, #500]	; (80043c4 <HAL_RCC_OscConfig+0x470>)
 80041d0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80041d2:	4a7c      	ldr	r2, [pc, #496]	; (80043c4 <HAL_RCC_OscConfig+0x470>)
 80041d4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80041d8:	6413      	str	r3, [r2, #64]	; 0x40
 80041da:	4b7a      	ldr	r3, [pc, #488]	; (80043c4 <HAL_RCC_OscConfig+0x470>)
 80041dc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80041de:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80041e2:	60bb      	str	r3, [r7, #8]
 80041e4:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80041e6:	2301      	movs	r3, #1
 80041e8:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80041ea:	4b77      	ldr	r3, [pc, #476]	; (80043c8 <HAL_RCC_OscConfig+0x474>)
 80041ec:	681b      	ldr	r3, [r3, #0]
 80041ee:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80041f2:	2b00      	cmp	r3, #0
 80041f4:	d118      	bne.n	8004228 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80041f6:	4b74      	ldr	r3, [pc, #464]	; (80043c8 <HAL_RCC_OscConfig+0x474>)
 80041f8:	681b      	ldr	r3, [r3, #0]
 80041fa:	4a73      	ldr	r2, [pc, #460]	; (80043c8 <HAL_RCC_OscConfig+0x474>)
 80041fc:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004200:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8004202:	f7fe ff93 	bl	800312c <HAL_GetTick>
 8004206:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004208:	e008      	b.n	800421c <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800420a:	f7fe ff8f 	bl	800312c <HAL_GetTick>
 800420e:	4602      	mov	r2, r0
 8004210:	693b      	ldr	r3, [r7, #16]
 8004212:	1ad3      	subs	r3, r2, r3
 8004214:	2b02      	cmp	r3, #2
 8004216:	d901      	bls.n	800421c <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8004218:	2303      	movs	r3, #3
 800421a:	e10c      	b.n	8004436 <HAL_RCC_OscConfig+0x4e2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800421c:	4b6a      	ldr	r3, [pc, #424]	; (80043c8 <HAL_RCC_OscConfig+0x474>)
 800421e:	681b      	ldr	r3, [r3, #0]
 8004220:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004224:	2b00      	cmp	r3, #0
 8004226:	d0f0      	beq.n	800420a <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004228:	687b      	ldr	r3, [r7, #4]
 800422a:	689b      	ldr	r3, [r3, #8]
 800422c:	2b01      	cmp	r3, #1
 800422e:	d106      	bne.n	800423e <HAL_RCC_OscConfig+0x2ea>
 8004230:	4b64      	ldr	r3, [pc, #400]	; (80043c4 <HAL_RCC_OscConfig+0x470>)
 8004232:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004234:	4a63      	ldr	r2, [pc, #396]	; (80043c4 <HAL_RCC_OscConfig+0x470>)
 8004236:	f043 0301 	orr.w	r3, r3, #1
 800423a:	6713      	str	r3, [r2, #112]	; 0x70
 800423c:	e01c      	b.n	8004278 <HAL_RCC_OscConfig+0x324>
 800423e:	687b      	ldr	r3, [r7, #4]
 8004240:	689b      	ldr	r3, [r3, #8]
 8004242:	2b05      	cmp	r3, #5
 8004244:	d10c      	bne.n	8004260 <HAL_RCC_OscConfig+0x30c>
 8004246:	4b5f      	ldr	r3, [pc, #380]	; (80043c4 <HAL_RCC_OscConfig+0x470>)
 8004248:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800424a:	4a5e      	ldr	r2, [pc, #376]	; (80043c4 <HAL_RCC_OscConfig+0x470>)
 800424c:	f043 0304 	orr.w	r3, r3, #4
 8004250:	6713      	str	r3, [r2, #112]	; 0x70
 8004252:	4b5c      	ldr	r3, [pc, #368]	; (80043c4 <HAL_RCC_OscConfig+0x470>)
 8004254:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004256:	4a5b      	ldr	r2, [pc, #364]	; (80043c4 <HAL_RCC_OscConfig+0x470>)
 8004258:	f043 0301 	orr.w	r3, r3, #1
 800425c:	6713      	str	r3, [r2, #112]	; 0x70
 800425e:	e00b      	b.n	8004278 <HAL_RCC_OscConfig+0x324>
 8004260:	4b58      	ldr	r3, [pc, #352]	; (80043c4 <HAL_RCC_OscConfig+0x470>)
 8004262:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004264:	4a57      	ldr	r2, [pc, #348]	; (80043c4 <HAL_RCC_OscConfig+0x470>)
 8004266:	f023 0301 	bic.w	r3, r3, #1
 800426a:	6713      	str	r3, [r2, #112]	; 0x70
 800426c:	4b55      	ldr	r3, [pc, #340]	; (80043c4 <HAL_RCC_OscConfig+0x470>)
 800426e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004270:	4a54      	ldr	r2, [pc, #336]	; (80043c4 <HAL_RCC_OscConfig+0x470>)
 8004272:	f023 0304 	bic.w	r3, r3, #4
 8004276:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8004278:	687b      	ldr	r3, [r7, #4]
 800427a:	689b      	ldr	r3, [r3, #8]
 800427c:	2b00      	cmp	r3, #0
 800427e:	d015      	beq.n	80042ac <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004280:	f7fe ff54 	bl	800312c <HAL_GetTick>
 8004284:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004286:	e00a      	b.n	800429e <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8004288:	f7fe ff50 	bl	800312c <HAL_GetTick>
 800428c:	4602      	mov	r2, r0
 800428e:	693b      	ldr	r3, [r7, #16]
 8004290:	1ad3      	subs	r3, r2, r3
 8004292:	f241 3288 	movw	r2, #5000	; 0x1388
 8004296:	4293      	cmp	r3, r2
 8004298:	d901      	bls.n	800429e <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 800429a:	2303      	movs	r3, #3
 800429c:	e0cb      	b.n	8004436 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800429e:	4b49      	ldr	r3, [pc, #292]	; (80043c4 <HAL_RCC_OscConfig+0x470>)
 80042a0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80042a2:	f003 0302 	and.w	r3, r3, #2
 80042a6:	2b00      	cmp	r3, #0
 80042a8:	d0ee      	beq.n	8004288 <HAL_RCC_OscConfig+0x334>
 80042aa:	e014      	b.n	80042d6 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80042ac:	f7fe ff3e 	bl	800312c <HAL_GetTick>
 80042b0:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80042b2:	e00a      	b.n	80042ca <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80042b4:	f7fe ff3a 	bl	800312c <HAL_GetTick>
 80042b8:	4602      	mov	r2, r0
 80042ba:	693b      	ldr	r3, [r7, #16]
 80042bc:	1ad3      	subs	r3, r2, r3
 80042be:	f241 3288 	movw	r2, #5000	; 0x1388
 80042c2:	4293      	cmp	r3, r2
 80042c4:	d901      	bls.n	80042ca <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 80042c6:	2303      	movs	r3, #3
 80042c8:	e0b5      	b.n	8004436 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80042ca:	4b3e      	ldr	r3, [pc, #248]	; (80043c4 <HAL_RCC_OscConfig+0x470>)
 80042cc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80042ce:	f003 0302 	and.w	r3, r3, #2
 80042d2:	2b00      	cmp	r3, #0
 80042d4:	d1ee      	bne.n	80042b4 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80042d6:	7dfb      	ldrb	r3, [r7, #23]
 80042d8:	2b01      	cmp	r3, #1
 80042da:	d105      	bne.n	80042e8 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80042dc:	4b39      	ldr	r3, [pc, #228]	; (80043c4 <HAL_RCC_OscConfig+0x470>)
 80042de:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80042e0:	4a38      	ldr	r2, [pc, #224]	; (80043c4 <HAL_RCC_OscConfig+0x470>)
 80042e2:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80042e6:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80042e8:	687b      	ldr	r3, [r7, #4]
 80042ea:	699b      	ldr	r3, [r3, #24]
 80042ec:	2b00      	cmp	r3, #0
 80042ee:	f000 80a1 	beq.w	8004434 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80042f2:	4b34      	ldr	r3, [pc, #208]	; (80043c4 <HAL_RCC_OscConfig+0x470>)
 80042f4:	689b      	ldr	r3, [r3, #8]
 80042f6:	f003 030c 	and.w	r3, r3, #12
 80042fa:	2b08      	cmp	r3, #8
 80042fc:	d05c      	beq.n	80043b8 <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80042fe:	687b      	ldr	r3, [r7, #4]
 8004300:	699b      	ldr	r3, [r3, #24]
 8004302:	2b02      	cmp	r3, #2
 8004304:	d141      	bne.n	800438a <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004306:	4b31      	ldr	r3, [pc, #196]	; (80043cc <HAL_RCC_OscConfig+0x478>)
 8004308:	2200      	movs	r2, #0
 800430a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800430c:	f7fe ff0e 	bl	800312c <HAL_GetTick>
 8004310:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004312:	e008      	b.n	8004326 <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8004314:	f7fe ff0a 	bl	800312c <HAL_GetTick>
 8004318:	4602      	mov	r2, r0
 800431a:	693b      	ldr	r3, [r7, #16]
 800431c:	1ad3      	subs	r3, r2, r3
 800431e:	2b02      	cmp	r3, #2
 8004320:	d901      	bls.n	8004326 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8004322:	2303      	movs	r3, #3
 8004324:	e087      	b.n	8004436 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004326:	4b27      	ldr	r3, [pc, #156]	; (80043c4 <HAL_RCC_OscConfig+0x470>)
 8004328:	681b      	ldr	r3, [r3, #0]
 800432a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800432e:	2b00      	cmp	r3, #0
 8004330:	d1f0      	bne.n	8004314 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8004332:	687b      	ldr	r3, [r7, #4]
 8004334:	69da      	ldr	r2, [r3, #28]
 8004336:	687b      	ldr	r3, [r7, #4]
 8004338:	6a1b      	ldr	r3, [r3, #32]
 800433a:	431a      	orrs	r2, r3
 800433c:	687b      	ldr	r3, [r7, #4]
 800433e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004340:	019b      	lsls	r3, r3, #6
 8004342:	431a      	orrs	r2, r3
 8004344:	687b      	ldr	r3, [r7, #4]
 8004346:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004348:	085b      	lsrs	r3, r3, #1
 800434a:	3b01      	subs	r3, #1
 800434c:	041b      	lsls	r3, r3, #16
 800434e:	431a      	orrs	r2, r3
 8004350:	687b      	ldr	r3, [r7, #4]
 8004352:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004354:	061b      	lsls	r3, r3, #24
 8004356:	491b      	ldr	r1, [pc, #108]	; (80043c4 <HAL_RCC_OscConfig+0x470>)
 8004358:	4313      	orrs	r3, r2
 800435a:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800435c:	4b1b      	ldr	r3, [pc, #108]	; (80043cc <HAL_RCC_OscConfig+0x478>)
 800435e:	2201      	movs	r2, #1
 8004360:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004362:	f7fe fee3 	bl	800312c <HAL_GetTick>
 8004366:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004368:	e008      	b.n	800437c <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800436a:	f7fe fedf 	bl	800312c <HAL_GetTick>
 800436e:	4602      	mov	r2, r0
 8004370:	693b      	ldr	r3, [r7, #16]
 8004372:	1ad3      	subs	r3, r2, r3
 8004374:	2b02      	cmp	r3, #2
 8004376:	d901      	bls.n	800437c <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8004378:	2303      	movs	r3, #3
 800437a:	e05c      	b.n	8004436 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800437c:	4b11      	ldr	r3, [pc, #68]	; (80043c4 <HAL_RCC_OscConfig+0x470>)
 800437e:	681b      	ldr	r3, [r3, #0]
 8004380:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004384:	2b00      	cmp	r3, #0
 8004386:	d0f0      	beq.n	800436a <HAL_RCC_OscConfig+0x416>
 8004388:	e054      	b.n	8004434 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800438a:	4b10      	ldr	r3, [pc, #64]	; (80043cc <HAL_RCC_OscConfig+0x478>)
 800438c:	2200      	movs	r2, #0
 800438e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004390:	f7fe fecc 	bl	800312c <HAL_GetTick>
 8004394:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004396:	e008      	b.n	80043aa <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8004398:	f7fe fec8 	bl	800312c <HAL_GetTick>
 800439c:	4602      	mov	r2, r0
 800439e:	693b      	ldr	r3, [r7, #16]
 80043a0:	1ad3      	subs	r3, r2, r3
 80043a2:	2b02      	cmp	r3, #2
 80043a4:	d901      	bls.n	80043aa <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 80043a6:	2303      	movs	r3, #3
 80043a8:	e045      	b.n	8004436 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80043aa:	4b06      	ldr	r3, [pc, #24]	; (80043c4 <HAL_RCC_OscConfig+0x470>)
 80043ac:	681b      	ldr	r3, [r3, #0]
 80043ae:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80043b2:	2b00      	cmp	r3, #0
 80043b4:	d1f0      	bne.n	8004398 <HAL_RCC_OscConfig+0x444>
 80043b6:	e03d      	b.n	8004434 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80043b8:	687b      	ldr	r3, [r7, #4]
 80043ba:	699b      	ldr	r3, [r3, #24]
 80043bc:	2b01      	cmp	r3, #1
 80043be:	d107      	bne.n	80043d0 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 80043c0:	2301      	movs	r3, #1
 80043c2:	e038      	b.n	8004436 <HAL_RCC_OscConfig+0x4e2>
 80043c4:	40023800 	.word	0x40023800
 80043c8:	40007000 	.word	0x40007000
 80043cc:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 80043d0:	4b1b      	ldr	r3, [pc, #108]	; (8004440 <HAL_RCC_OscConfig+0x4ec>)
 80043d2:	685b      	ldr	r3, [r3, #4]
 80043d4:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80043d6:	687b      	ldr	r3, [r7, #4]
 80043d8:	699b      	ldr	r3, [r3, #24]
 80043da:	2b01      	cmp	r3, #1
 80043dc:	d028      	beq.n	8004430 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80043de:	68fb      	ldr	r3, [r7, #12]
 80043e0:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 80043e4:	687b      	ldr	r3, [r7, #4]
 80043e6:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80043e8:	429a      	cmp	r2, r3
 80043ea:	d121      	bne.n	8004430 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80043ec:	68fb      	ldr	r3, [r7, #12]
 80043ee:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 80043f2:	687b      	ldr	r3, [r7, #4]
 80043f4:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80043f6:	429a      	cmp	r2, r3
 80043f8:	d11a      	bne.n	8004430 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80043fa:	68fa      	ldr	r2, [r7, #12]
 80043fc:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8004400:	4013      	ands	r3, r2
 8004402:	687a      	ldr	r2, [r7, #4]
 8004404:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8004406:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8004408:	4293      	cmp	r3, r2
 800440a:	d111      	bne.n	8004430 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 800440c:	68fb      	ldr	r3, [r7, #12]
 800440e:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8004412:	687b      	ldr	r3, [r7, #4]
 8004414:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004416:	085b      	lsrs	r3, r3, #1
 8004418:	3b01      	subs	r3, #1
 800441a:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800441c:	429a      	cmp	r2, r3
 800441e:	d107      	bne.n	8004430 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8004420:	68fb      	ldr	r3, [r7, #12]
 8004422:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8004426:	687b      	ldr	r3, [r7, #4]
 8004428:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800442a:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 800442c:	429a      	cmp	r2, r3
 800442e:	d001      	beq.n	8004434 <HAL_RCC_OscConfig+0x4e0>
#endif
        {
          return HAL_ERROR;
 8004430:	2301      	movs	r3, #1
 8004432:	e000      	b.n	8004436 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8004434:	2300      	movs	r3, #0
}
 8004436:	4618      	mov	r0, r3
 8004438:	3718      	adds	r7, #24
 800443a:	46bd      	mov	sp, r7
 800443c:	bd80      	pop	{r7, pc}
 800443e:	bf00      	nop
 8004440:	40023800 	.word	0x40023800

08004444 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8004444:	b580      	push	{r7, lr}
 8004446:	b084      	sub	sp, #16
 8004448:	af00      	add	r7, sp, #0
 800444a:	6078      	str	r0, [r7, #4]
 800444c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800444e:	687b      	ldr	r3, [r7, #4]
 8004450:	2b00      	cmp	r3, #0
 8004452:	d101      	bne.n	8004458 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8004454:	2301      	movs	r3, #1
 8004456:	e0cc      	b.n	80045f2 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8004458:	4b68      	ldr	r3, [pc, #416]	; (80045fc <HAL_RCC_ClockConfig+0x1b8>)
 800445a:	681b      	ldr	r3, [r3, #0]
 800445c:	f003 0307 	and.w	r3, r3, #7
 8004460:	683a      	ldr	r2, [r7, #0]
 8004462:	429a      	cmp	r2, r3
 8004464:	d90c      	bls.n	8004480 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004466:	4b65      	ldr	r3, [pc, #404]	; (80045fc <HAL_RCC_ClockConfig+0x1b8>)
 8004468:	683a      	ldr	r2, [r7, #0]
 800446a:	b2d2      	uxtb	r2, r2
 800446c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800446e:	4b63      	ldr	r3, [pc, #396]	; (80045fc <HAL_RCC_ClockConfig+0x1b8>)
 8004470:	681b      	ldr	r3, [r3, #0]
 8004472:	f003 0307 	and.w	r3, r3, #7
 8004476:	683a      	ldr	r2, [r7, #0]
 8004478:	429a      	cmp	r2, r3
 800447a:	d001      	beq.n	8004480 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 800447c:	2301      	movs	r3, #1
 800447e:	e0b8      	b.n	80045f2 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004480:	687b      	ldr	r3, [r7, #4]
 8004482:	681b      	ldr	r3, [r3, #0]
 8004484:	f003 0302 	and.w	r3, r3, #2
 8004488:	2b00      	cmp	r3, #0
 800448a:	d020      	beq.n	80044ce <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800448c:	687b      	ldr	r3, [r7, #4]
 800448e:	681b      	ldr	r3, [r3, #0]
 8004490:	f003 0304 	and.w	r3, r3, #4
 8004494:	2b00      	cmp	r3, #0
 8004496:	d005      	beq.n	80044a4 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8004498:	4b59      	ldr	r3, [pc, #356]	; (8004600 <HAL_RCC_ClockConfig+0x1bc>)
 800449a:	689b      	ldr	r3, [r3, #8]
 800449c:	4a58      	ldr	r2, [pc, #352]	; (8004600 <HAL_RCC_ClockConfig+0x1bc>)
 800449e:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 80044a2:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80044a4:	687b      	ldr	r3, [r7, #4]
 80044a6:	681b      	ldr	r3, [r3, #0]
 80044a8:	f003 0308 	and.w	r3, r3, #8
 80044ac:	2b00      	cmp	r3, #0
 80044ae:	d005      	beq.n	80044bc <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80044b0:	4b53      	ldr	r3, [pc, #332]	; (8004600 <HAL_RCC_ClockConfig+0x1bc>)
 80044b2:	689b      	ldr	r3, [r3, #8]
 80044b4:	4a52      	ldr	r2, [pc, #328]	; (8004600 <HAL_RCC_ClockConfig+0x1bc>)
 80044b6:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 80044ba:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80044bc:	4b50      	ldr	r3, [pc, #320]	; (8004600 <HAL_RCC_ClockConfig+0x1bc>)
 80044be:	689b      	ldr	r3, [r3, #8]
 80044c0:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80044c4:	687b      	ldr	r3, [r7, #4]
 80044c6:	689b      	ldr	r3, [r3, #8]
 80044c8:	494d      	ldr	r1, [pc, #308]	; (8004600 <HAL_RCC_ClockConfig+0x1bc>)
 80044ca:	4313      	orrs	r3, r2
 80044cc:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80044ce:	687b      	ldr	r3, [r7, #4]
 80044d0:	681b      	ldr	r3, [r3, #0]
 80044d2:	f003 0301 	and.w	r3, r3, #1
 80044d6:	2b00      	cmp	r3, #0
 80044d8:	d044      	beq.n	8004564 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80044da:	687b      	ldr	r3, [r7, #4]
 80044dc:	685b      	ldr	r3, [r3, #4]
 80044de:	2b01      	cmp	r3, #1
 80044e0:	d107      	bne.n	80044f2 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80044e2:	4b47      	ldr	r3, [pc, #284]	; (8004600 <HAL_RCC_ClockConfig+0x1bc>)
 80044e4:	681b      	ldr	r3, [r3, #0]
 80044e6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80044ea:	2b00      	cmp	r3, #0
 80044ec:	d119      	bne.n	8004522 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80044ee:	2301      	movs	r3, #1
 80044f0:	e07f      	b.n	80045f2 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80044f2:	687b      	ldr	r3, [r7, #4]
 80044f4:	685b      	ldr	r3, [r3, #4]
 80044f6:	2b02      	cmp	r3, #2
 80044f8:	d003      	beq.n	8004502 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 80044fa:	687b      	ldr	r3, [r7, #4]
 80044fc:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80044fe:	2b03      	cmp	r3, #3
 8004500:	d107      	bne.n	8004512 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004502:	4b3f      	ldr	r3, [pc, #252]	; (8004600 <HAL_RCC_ClockConfig+0x1bc>)
 8004504:	681b      	ldr	r3, [r3, #0]
 8004506:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800450a:	2b00      	cmp	r3, #0
 800450c:	d109      	bne.n	8004522 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800450e:	2301      	movs	r3, #1
 8004510:	e06f      	b.n	80045f2 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004512:	4b3b      	ldr	r3, [pc, #236]	; (8004600 <HAL_RCC_ClockConfig+0x1bc>)
 8004514:	681b      	ldr	r3, [r3, #0]
 8004516:	f003 0302 	and.w	r3, r3, #2
 800451a:	2b00      	cmp	r3, #0
 800451c:	d101      	bne.n	8004522 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800451e:	2301      	movs	r3, #1
 8004520:	e067      	b.n	80045f2 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8004522:	4b37      	ldr	r3, [pc, #220]	; (8004600 <HAL_RCC_ClockConfig+0x1bc>)
 8004524:	689b      	ldr	r3, [r3, #8]
 8004526:	f023 0203 	bic.w	r2, r3, #3
 800452a:	687b      	ldr	r3, [r7, #4]
 800452c:	685b      	ldr	r3, [r3, #4]
 800452e:	4934      	ldr	r1, [pc, #208]	; (8004600 <HAL_RCC_ClockConfig+0x1bc>)
 8004530:	4313      	orrs	r3, r2
 8004532:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8004534:	f7fe fdfa 	bl	800312c <HAL_GetTick>
 8004538:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800453a:	e00a      	b.n	8004552 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800453c:	f7fe fdf6 	bl	800312c <HAL_GetTick>
 8004540:	4602      	mov	r2, r0
 8004542:	68fb      	ldr	r3, [r7, #12]
 8004544:	1ad3      	subs	r3, r2, r3
 8004546:	f241 3288 	movw	r2, #5000	; 0x1388
 800454a:	4293      	cmp	r3, r2
 800454c:	d901      	bls.n	8004552 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800454e:	2303      	movs	r3, #3
 8004550:	e04f      	b.n	80045f2 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004552:	4b2b      	ldr	r3, [pc, #172]	; (8004600 <HAL_RCC_ClockConfig+0x1bc>)
 8004554:	689b      	ldr	r3, [r3, #8]
 8004556:	f003 020c 	and.w	r2, r3, #12
 800455a:	687b      	ldr	r3, [r7, #4]
 800455c:	685b      	ldr	r3, [r3, #4]
 800455e:	009b      	lsls	r3, r3, #2
 8004560:	429a      	cmp	r2, r3
 8004562:	d1eb      	bne.n	800453c <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8004564:	4b25      	ldr	r3, [pc, #148]	; (80045fc <HAL_RCC_ClockConfig+0x1b8>)
 8004566:	681b      	ldr	r3, [r3, #0]
 8004568:	f003 0307 	and.w	r3, r3, #7
 800456c:	683a      	ldr	r2, [r7, #0]
 800456e:	429a      	cmp	r2, r3
 8004570:	d20c      	bcs.n	800458c <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004572:	4b22      	ldr	r3, [pc, #136]	; (80045fc <HAL_RCC_ClockConfig+0x1b8>)
 8004574:	683a      	ldr	r2, [r7, #0]
 8004576:	b2d2      	uxtb	r2, r2
 8004578:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800457a:	4b20      	ldr	r3, [pc, #128]	; (80045fc <HAL_RCC_ClockConfig+0x1b8>)
 800457c:	681b      	ldr	r3, [r3, #0]
 800457e:	f003 0307 	and.w	r3, r3, #7
 8004582:	683a      	ldr	r2, [r7, #0]
 8004584:	429a      	cmp	r2, r3
 8004586:	d001      	beq.n	800458c <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8004588:	2301      	movs	r3, #1
 800458a:	e032      	b.n	80045f2 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800458c:	687b      	ldr	r3, [r7, #4]
 800458e:	681b      	ldr	r3, [r3, #0]
 8004590:	f003 0304 	and.w	r3, r3, #4
 8004594:	2b00      	cmp	r3, #0
 8004596:	d008      	beq.n	80045aa <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8004598:	4b19      	ldr	r3, [pc, #100]	; (8004600 <HAL_RCC_ClockConfig+0x1bc>)
 800459a:	689b      	ldr	r3, [r3, #8]
 800459c:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 80045a0:	687b      	ldr	r3, [r7, #4]
 80045a2:	68db      	ldr	r3, [r3, #12]
 80045a4:	4916      	ldr	r1, [pc, #88]	; (8004600 <HAL_RCC_ClockConfig+0x1bc>)
 80045a6:	4313      	orrs	r3, r2
 80045a8:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80045aa:	687b      	ldr	r3, [r7, #4]
 80045ac:	681b      	ldr	r3, [r3, #0]
 80045ae:	f003 0308 	and.w	r3, r3, #8
 80045b2:	2b00      	cmp	r3, #0
 80045b4:	d009      	beq.n	80045ca <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80045b6:	4b12      	ldr	r3, [pc, #72]	; (8004600 <HAL_RCC_ClockConfig+0x1bc>)
 80045b8:	689b      	ldr	r3, [r3, #8]
 80045ba:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 80045be:	687b      	ldr	r3, [r7, #4]
 80045c0:	691b      	ldr	r3, [r3, #16]
 80045c2:	00db      	lsls	r3, r3, #3
 80045c4:	490e      	ldr	r1, [pc, #56]	; (8004600 <HAL_RCC_ClockConfig+0x1bc>)
 80045c6:	4313      	orrs	r3, r2
 80045c8:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 80045ca:	f000 f821 	bl	8004610 <HAL_RCC_GetSysClockFreq>
 80045ce:	4602      	mov	r2, r0
 80045d0:	4b0b      	ldr	r3, [pc, #44]	; (8004600 <HAL_RCC_ClockConfig+0x1bc>)
 80045d2:	689b      	ldr	r3, [r3, #8]
 80045d4:	091b      	lsrs	r3, r3, #4
 80045d6:	f003 030f 	and.w	r3, r3, #15
 80045da:	490a      	ldr	r1, [pc, #40]	; (8004604 <HAL_RCC_ClockConfig+0x1c0>)
 80045dc:	5ccb      	ldrb	r3, [r1, r3]
 80045de:	fa22 f303 	lsr.w	r3, r2, r3
 80045e2:	4a09      	ldr	r2, [pc, #36]	; (8004608 <HAL_RCC_ClockConfig+0x1c4>)
 80045e4:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 80045e6:	4b09      	ldr	r3, [pc, #36]	; (800460c <HAL_RCC_ClockConfig+0x1c8>)
 80045e8:	681b      	ldr	r3, [r3, #0]
 80045ea:	4618      	mov	r0, r3
 80045ec:	f7fe fd5a 	bl	80030a4 <HAL_InitTick>

  return HAL_OK;
 80045f0:	2300      	movs	r3, #0
}
 80045f2:	4618      	mov	r0, r3
 80045f4:	3710      	adds	r7, #16
 80045f6:	46bd      	mov	sp, r7
 80045f8:	bd80      	pop	{r7, pc}
 80045fa:	bf00      	nop
 80045fc:	40023c00 	.word	0x40023c00
 8004600:	40023800 	.word	0x40023800
 8004604:	0800964c 	.word	0x0800964c
 8004608:	20000004 	.word	0x20000004
 800460c:	20000008 	.word	0x20000008

08004610 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004610:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8004614:	b094      	sub	sp, #80	; 0x50
 8004616:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8004618:	2300      	movs	r3, #0
 800461a:	647b      	str	r3, [r7, #68]	; 0x44
 800461c:	2300      	movs	r3, #0
 800461e:	64fb      	str	r3, [r7, #76]	; 0x4c
 8004620:	2300      	movs	r3, #0
 8004622:	643b      	str	r3, [r7, #64]	; 0x40
  uint32_t sysclockfreq = 0U;
 8004624:	2300      	movs	r3, #0
 8004626:	64bb      	str	r3, [r7, #72]	; 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8004628:	4b79      	ldr	r3, [pc, #484]	; (8004810 <HAL_RCC_GetSysClockFreq+0x200>)
 800462a:	689b      	ldr	r3, [r3, #8]
 800462c:	f003 030c 	and.w	r3, r3, #12
 8004630:	2b08      	cmp	r3, #8
 8004632:	d00d      	beq.n	8004650 <HAL_RCC_GetSysClockFreq+0x40>
 8004634:	2b08      	cmp	r3, #8
 8004636:	f200 80e1 	bhi.w	80047fc <HAL_RCC_GetSysClockFreq+0x1ec>
 800463a:	2b00      	cmp	r3, #0
 800463c:	d002      	beq.n	8004644 <HAL_RCC_GetSysClockFreq+0x34>
 800463e:	2b04      	cmp	r3, #4
 8004640:	d003      	beq.n	800464a <HAL_RCC_GetSysClockFreq+0x3a>
 8004642:	e0db      	b.n	80047fc <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8004644:	4b73      	ldr	r3, [pc, #460]	; (8004814 <HAL_RCC_GetSysClockFreq+0x204>)
 8004646:	64bb      	str	r3, [r7, #72]	; 0x48
       break;
 8004648:	e0db      	b.n	8004802 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 800464a:	4b73      	ldr	r3, [pc, #460]	; (8004818 <HAL_RCC_GetSysClockFreq+0x208>)
 800464c:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 800464e:	e0d8      	b.n	8004802 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8004650:	4b6f      	ldr	r3, [pc, #444]	; (8004810 <HAL_RCC_GetSysClockFreq+0x200>)
 8004652:	685b      	ldr	r3, [r3, #4]
 8004654:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8004658:	647b      	str	r3, [r7, #68]	; 0x44
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 800465a:	4b6d      	ldr	r3, [pc, #436]	; (8004810 <HAL_RCC_GetSysClockFreq+0x200>)
 800465c:	685b      	ldr	r3, [r3, #4]
 800465e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8004662:	2b00      	cmp	r3, #0
 8004664:	d063      	beq.n	800472e <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004666:	4b6a      	ldr	r3, [pc, #424]	; (8004810 <HAL_RCC_GetSysClockFreq+0x200>)
 8004668:	685b      	ldr	r3, [r3, #4]
 800466a:	099b      	lsrs	r3, r3, #6
 800466c:	2200      	movs	r2, #0
 800466e:	63bb      	str	r3, [r7, #56]	; 0x38
 8004670:	63fa      	str	r2, [r7, #60]	; 0x3c
 8004672:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004674:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004678:	633b      	str	r3, [r7, #48]	; 0x30
 800467a:	2300      	movs	r3, #0
 800467c:	637b      	str	r3, [r7, #52]	; 0x34
 800467e:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	; 0x30
 8004682:	4622      	mov	r2, r4
 8004684:	462b      	mov	r3, r5
 8004686:	f04f 0000 	mov.w	r0, #0
 800468a:	f04f 0100 	mov.w	r1, #0
 800468e:	0159      	lsls	r1, r3, #5
 8004690:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8004694:	0150      	lsls	r0, r2, #5
 8004696:	4602      	mov	r2, r0
 8004698:	460b      	mov	r3, r1
 800469a:	4621      	mov	r1, r4
 800469c:	1a51      	subs	r1, r2, r1
 800469e:	6139      	str	r1, [r7, #16]
 80046a0:	4629      	mov	r1, r5
 80046a2:	eb63 0301 	sbc.w	r3, r3, r1
 80046a6:	617b      	str	r3, [r7, #20]
 80046a8:	f04f 0200 	mov.w	r2, #0
 80046ac:	f04f 0300 	mov.w	r3, #0
 80046b0:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 80046b4:	4659      	mov	r1, fp
 80046b6:	018b      	lsls	r3, r1, #6
 80046b8:	4651      	mov	r1, sl
 80046ba:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 80046be:	4651      	mov	r1, sl
 80046c0:	018a      	lsls	r2, r1, #6
 80046c2:	4651      	mov	r1, sl
 80046c4:	ebb2 0801 	subs.w	r8, r2, r1
 80046c8:	4659      	mov	r1, fp
 80046ca:	eb63 0901 	sbc.w	r9, r3, r1
 80046ce:	f04f 0200 	mov.w	r2, #0
 80046d2:	f04f 0300 	mov.w	r3, #0
 80046d6:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80046da:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80046de:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 80046e2:	4690      	mov	r8, r2
 80046e4:	4699      	mov	r9, r3
 80046e6:	4623      	mov	r3, r4
 80046e8:	eb18 0303 	adds.w	r3, r8, r3
 80046ec:	60bb      	str	r3, [r7, #8]
 80046ee:	462b      	mov	r3, r5
 80046f0:	eb49 0303 	adc.w	r3, r9, r3
 80046f4:	60fb      	str	r3, [r7, #12]
 80046f6:	f04f 0200 	mov.w	r2, #0
 80046fa:	f04f 0300 	mov.w	r3, #0
 80046fe:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8004702:	4629      	mov	r1, r5
 8004704:	024b      	lsls	r3, r1, #9
 8004706:	4621      	mov	r1, r4
 8004708:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 800470c:	4621      	mov	r1, r4
 800470e:	024a      	lsls	r2, r1, #9
 8004710:	4610      	mov	r0, r2
 8004712:	4619      	mov	r1, r3
 8004714:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8004716:	2200      	movs	r2, #0
 8004718:	62bb      	str	r3, [r7, #40]	; 0x28
 800471a:	62fa      	str	r2, [r7, #44]	; 0x2c
 800471c:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8004720:	f7fc faca 	bl	8000cb8 <__aeabi_uldivmod>
 8004724:	4602      	mov	r2, r0
 8004726:	460b      	mov	r3, r1
 8004728:	4613      	mov	r3, r2
 800472a:	64fb      	str	r3, [r7, #76]	; 0x4c
 800472c:	e058      	b.n	80047e0 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800472e:	4b38      	ldr	r3, [pc, #224]	; (8004810 <HAL_RCC_GetSysClockFreq+0x200>)
 8004730:	685b      	ldr	r3, [r3, #4]
 8004732:	099b      	lsrs	r3, r3, #6
 8004734:	2200      	movs	r2, #0
 8004736:	4618      	mov	r0, r3
 8004738:	4611      	mov	r1, r2
 800473a:	f3c0 0308 	ubfx	r3, r0, #0, #9
 800473e:	623b      	str	r3, [r7, #32]
 8004740:	2300      	movs	r3, #0
 8004742:	627b      	str	r3, [r7, #36]	; 0x24
 8004744:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8004748:	4642      	mov	r2, r8
 800474a:	464b      	mov	r3, r9
 800474c:	f04f 0000 	mov.w	r0, #0
 8004750:	f04f 0100 	mov.w	r1, #0
 8004754:	0159      	lsls	r1, r3, #5
 8004756:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 800475a:	0150      	lsls	r0, r2, #5
 800475c:	4602      	mov	r2, r0
 800475e:	460b      	mov	r3, r1
 8004760:	4641      	mov	r1, r8
 8004762:	ebb2 0a01 	subs.w	sl, r2, r1
 8004766:	4649      	mov	r1, r9
 8004768:	eb63 0b01 	sbc.w	fp, r3, r1
 800476c:	f04f 0200 	mov.w	r2, #0
 8004770:	f04f 0300 	mov.w	r3, #0
 8004774:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8004778:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 800477c:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8004780:	ebb2 040a 	subs.w	r4, r2, sl
 8004784:	eb63 050b 	sbc.w	r5, r3, fp
 8004788:	f04f 0200 	mov.w	r2, #0
 800478c:	f04f 0300 	mov.w	r3, #0
 8004790:	00eb      	lsls	r3, r5, #3
 8004792:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8004796:	00e2      	lsls	r2, r4, #3
 8004798:	4614      	mov	r4, r2
 800479a:	461d      	mov	r5, r3
 800479c:	4643      	mov	r3, r8
 800479e:	18e3      	adds	r3, r4, r3
 80047a0:	603b      	str	r3, [r7, #0]
 80047a2:	464b      	mov	r3, r9
 80047a4:	eb45 0303 	adc.w	r3, r5, r3
 80047a8:	607b      	str	r3, [r7, #4]
 80047aa:	f04f 0200 	mov.w	r2, #0
 80047ae:	f04f 0300 	mov.w	r3, #0
 80047b2:	e9d7 4500 	ldrd	r4, r5, [r7]
 80047b6:	4629      	mov	r1, r5
 80047b8:	028b      	lsls	r3, r1, #10
 80047ba:	4621      	mov	r1, r4
 80047bc:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 80047c0:	4621      	mov	r1, r4
 80047c2:	028a      	lsls	r2, r1, #10
 80047c4:	4610      	mov	r0, r2
 80047c6:	4619      	mov	r1, r3
 80047c8:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80047ca:	2200      	movs	r2, #0
 80047cc:	61bb      	str	r3, [r7, #24]
 80047ce:	61fa      	str	r2, [r7, #28]
 80047d0:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80047d4:	f7fc fa70 	bl	8000cb8 <__aeabi_uldivmod>
 80047d8:	4602      	mov	r2, r0
 80047da:	460b      	mov	r3, r1
 80047dc:	4613      	mov	r3, r2
 80047de:	64fb      	str	r3, [r7, #76]	; 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 80047e0:	4b0b      	ldr	r3, [pc, #44]	; (8004810 <HAL_RCC_GetSysClockFreq+0x200>)
 80047e2:	685b      	ldr	r3, [r3, #4]
 80047e4:	0c1b      	lsrs	r3, r3, #16
 80047e6:	f003 0303 	and.w	r3, r3, #3
 80047ea:	3301      	adds	r3, #1
 80047ec:	005b      	lsls	r3, r3, #1
 80047ee:	643b      	str	r3, [r7, #64]	; 0x40

      sysclockfreq = pllvco/pllp;
 80047f0:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 80047f2:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80047f4:	fbb2 f3f3 	udiv	r3, r2, r3
 80047f8:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 80047fa:	e002      	b.n	8004802 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 80047fc:	4b05      	ldr	r3, [pc, #20]	; (8004814 <HAL_RCC_GetSysClockFreq+0x204>)
 80047fe:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8004800:	bf00      	nop
    }
  }
  return sysclockfreq;
 8004802:	6cbb      	ldr	r3, [r7, #72]	; 0x48
}
 8004804:	4618      	mov	r0, r3
 8004806:	3750      	adds	r7, #80	; 0x50
 8004808:	46bd      	mov	sp, r7
 800480a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800480e:	bf00      	nop
 8004810:	40023800 	.word	0x40023800
 8004814:	00f42400 	.word	0x00f42400
 8004818:	007a1200 	.word	0x007a1200

0800481c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800481c:	b480      	push	{r7}
 800481e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8004820:	4b03      	ldr	r3, [pc, #12]	; (8004830 <HAL_RCC_GetHCLKFreq+0x14>)
 8004822:	681b      	ldr	r3, [r3, #0]
}
 8004824:	4618      	mov	r0, r3
 8004826:	46bd      	mov	sp, r7
 8004828:	f85d 7b04 	ldr.w	r7, [sp], #4
 800482c:	4770      	bx	lr
 800482e:	bf00      	nop
 8004830:	20000004 	.word	0x20000004

08004834 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8004834:	b580      	push	{r7, lr}
 8004836:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8004838:	f7ff fff0 	bl	800481c <HAL_RCC_GetHCLKFreq>
 800483c:	4602      	mov	r2, r0
 800483e:	4b05      	ldr	r3, [pc, #20]	; (8004854 <HAL_RCC_GetPCLK1Freq+0x20>)
 8004840:	689b      	ldr	r3, [r3, #8]
 8004842:	0a9b      	lsrs	r3, r3, #10
 8004844:	f003 0307 	and.w	r3, r3, #7
 8004848:	4903      	ldr	r1, [pc, #12]	; (8004858 <HAL_RCC_GetPCLK1Freq+0x24>)
 800484a:	5ccb      	ldrb	r3, [r1, r3]
 800484c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004850:	4618      	mov	r0, r3
 8004852:	bd80      	pop	{r7, pc}
 8004854:	40023800 	.word	0x40023800
 8004858:	0800965c 	.word	0x0800965c

0800485c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800485c:	b580      	push	{r7, lr}
 800485e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8004860:	f7ff ffdc 	bl	800481c <HAL_RCC_GetHCLKFreq>
 8004864:	4602      	mov	r2, r0
 8004866:	4b05      	ldr	r3, [pc, #20]	; (800487c <HAL_RCC_GetPCLK2Freq+0x20>)
 8004868:	689b      	ldr	r3, [r3, #8]
 800486a:	0b5b      	lsrs	r3, r3, #13
 800486c:	f003 0307 	and.w	r3, r3, #7
 8004870:	4903      	ldr	r1, [pc, #12]	; (8004880 <HAL_RCC_GetPCLK2Freq+0x24>)
 8004872:	5ccb      	ldrb	r3, [r1, r3]
 8004874:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004878:	4618      	mov	r0, r3
 800487a:	bd80      	pop	{r7, pc}
 800487c:	40023800 	.word	0x40023800
 8004880:	0800965c 	.word	0x0800965c

08004884 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8004884:	b580      	push	{r7, lr}
 8004886:	b082      	sub	sp, #8
 8004888:	af00      	add	r7, sp, #0
 800488a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800488c:	687b      	ldr	r3, [r7, #4]
 800488e:	2b00      	cmp	r3, #0
 8004890:	d101      	bne.n	8004896 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8004892:	2301      	movs	r3, #1
 8004894:	e041      	b.n	800491a <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004896:	687b      	ldr	r3, [r7, #4]
 8004898:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800489c:	b2db      	uxtb	r3, r3
 800489e:	2b00      	cmp	r3, #0
 80048a0:	d106      	bne.n	80048b0 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80048a2:	687b      	ldr	r3, [r7, #4]
 80048a4:	2200      	movs	r2, #0
 80048a6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80048aa:	6878      	ldr	r0, [r7, #4]
 80048ac:	f7fe f93e 	bl	8002b2c <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80048b0:	687b      	ldr	r3, [r7, #4]
 80048b2:	2202      	movs	r2, #2
 80048b4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80048b8:	687b      	ldr	r3, [r7, #4]
 80048ba:	681a      	ldr	r2, [r3, #0]
 80048bc:	687b      	ldr	r3, [r7, #4]
 80048be:	3304      	adds	r3, #4
 80048c0:	4619      	mov	r1, r3
 80048c2:	4610      	mov	r0, r2
 80048c4:	f000 fc28 	bl	8005118 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80048c8:	687b      	ldr	r3, [r7, #4]
 80048ca:	2201      	movs	r2, #1
 80048cc:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80048d0:	687b      	ldr	r3, [r7, #4]
 80048d2:	2201      	movs	r2, #1
 80048d4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80048d8:	687b      	ldr	r3, [r7, #4]
 80048da:	2201      	movs	r2, #1
 80048dc:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80048e0:	687b      	ldr	r3, [r7, #4]
 80048e2:	2201      	movs	r2, #1
 80048e4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80048e8:	687b      	ldr	r3, [r7, #4]
 80048ea:	2201      	movs	r2, #1
 80048ec:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80048f0:	687b      	ldr	r3, [r7, #4]
 80048f2:	2201      	movs	r2, #1
 80048f4:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80048f8:	687b      	ldr	r3, [r7, #4]
 80048fa:	2201      	movs	r2, #1
 80048fc:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8004900:	687b      	ldr	r3, [r7, #4]
 8004902:	2201      	movs	r2, #1
 8004904:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8004908:	687b      	ldr	r3, [r7, #4]
 800490a:	2201      	movs	r2, #1
 800490c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004910:	687b      	ldr	r3, [r7, #4]
 8004912:	2201      	movs	r2, #1
 8004914:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8004918:	2300      	movs	r3, #0
}
 800491a:	4618      	mov	r0, r3
 800491c:	3708      	adds	r7, #8
 800491e:	46bd      	mov	sp, r7
 8004920:	bd80      	pop	{r7, pc}
	...

08004924 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8004924:	b480      	push	{r7}
 8004926:	b085      	sub	sp, #20
 8004928:	af00      	add	r7, sp, #0
 800492a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 800492c:	687b      	ldr	r3, [r7, #4]
 800492e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004932:	b2db      	uxtb	r3, r3
 8004934:	2b01      	cmp	r3, #1
 8004936:	d001      	beq.n	800493c <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8004938:	2301      	movs	r3, #1
 800493a:	e044      	b.n	80049c6 <HAL_TIM_Base_Start_IT+0xa2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800493c:	687b      	ldr	r3, [r7, #4]
 800493e:	2202      	movs	r2, #2
 8004940:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8004944:	687b      	ldr	r3, [r7, #4]
 8004946:	681b      	ldr	r3, [r3, #0]
 8004948:	68da      	ldr	r2, [r3, #12]
 800494a:	687b      	ldr	r3, [r7, #4]
 800494c:	681b      	ldr	r3, [r3, #0]
 800494e:	f042 0201 	orr.w	r2, r2, #1
 8004952:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004954:	687b      	ldr	r3, [r7, #4]
 8004956:	681b      	ldr	r3, [r3, #0]
 8004958:	4a1e      	ldr	r2, [pc, #120]	; (80049d4 <HAL_TIM_Base_Start_IT+0xb0>)
 800495a:	4293      	cmp	r3, r2
 800495c:	d018      	beq.n	8004990 <HAL_TIM_Base_Start_IT+0x6c>
 800495e:	687b      	ldr	r3, [r7, #4]
 8004960:	681b      	ldr	r3, [r3, #0]
 8004962:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004966:	d013      	beq.n	8004990 <HAL_TIM_Base_Start_IT+0x6c>
 8004968:	687b      	ldr	r3, [r7, #4]
 800496a:	681b      	ldr	r3, [r3, #0]
 800496c:	4a1a      	ldr	r2, [pc, #104]	; (80049d8 <HAL_TIM_Base_Start_IT+0xb4>)
 800496e:	4293      	cmp	r3, r2
 8004970:	d00e      	beq.n	8004990 <HAL_TIM_Base_Start_IT+0x6c>
 8004972:	687b      	ldr	r3, [r7, #4]
 8004974:	681b      	ldr	r3, [r3, #0]
 8004976:	4a19      	ldr	r2, [pc, #100]	; (80049dc <HAL_TIM_Base_Start_IT+0xb8>)
 8004978:	4293      	cmp	r3, r2
 800497a:	d009      	beq.n	8004990 <HAL_TIM_Base_Start_IT+0x6c>
 800497c:	687b      	ldr	r3, [r7, #4]
 800497e:	681b      	ldr	r3, [r3, #0]
 8004980:	4a17      	ldr	r2, [pc, #92]	; (80049e0 <HAL_TIM_Base_Start_IT+0xbc>)
 8004982:	4293      	cmp	r3, r2
 8004984:	d004      	beq.n	8004990 <HAL_TIM_Base_Start_IT+0x6c>
 8004986:	687b      	ldr	r3, [r7, #4]
 8004988:	681b      	ldr	r3, [r3, #0]
 800498a:	4a16      	ldr	r2, [pc, #88]	; (80049e4 <HAL_TIM_Base_Start_IT+0xc0>)
 800498c:	4293      	cmp	r3, r2
 800498e:	d111      	bne.n	80049b4 <HAL_TIM_Base_Start_IT+0x90>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004990:	687b      	ldr	r3, [r7, #4]
 8004992:	681b      	ldr	r3, [r3, #0]
 8004994:	689b      	ldr	r3, [r3, #8]
 8004996:	f003 0307 	and.w	r3, r3, #7
 800499a:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800499c:	68fb      	ldr	r3, [r7, #12]
 800499e:	2b06      	cmp	r3, #6
 80049a0:	d010      	beq.n	80049c4 <HAL_TIM_Base_Start_IT+0xa0>
    {
      __HAL_TIM_ENABLE(htim);
 80049a2:	687b      	ldr	r3, [r7, #4]
 80049a4:	681b      	ldr	r3, [r3, #0]
 80049a6:	681a      	ldr	r2, [r3, #0]
 80049a8:	687b      	ldr	r3, [r7, #4]
 80049aa:	681b      	ldr	r3, [r3, #0]
 80049ac:	f042 0201 	orr.w	r2, r2, #1
 80049b0:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80049b2:	e007      	b.n	80049c4 <HAL_TIM_Base_Start_IT+0xa0>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80049b4:	687b      	ldr	r3, [r7, #4]
 80049b6:	681b      	ldr	r3, [r3, #0]
 80049b8:	681a      	ldr	r2, [r3, #0]
 80049ba:	687b      	ldr	r3, [r7, #4]
 80049bc:	681b      	ldr	r3, [r3, #0]
 80049be:	f042 0201 	orr.w	r2, r2, #1
 80049c2:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80049c4:	2300      	movs	r3, #0
}
 80049c6:	4618      	mov	r0, r3
 80049c8:	3714      	adds	r7, #20
 80049ca:	46bd      	mov	sp, r7
 80049cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049d0:	4770      	bx	lr
 80049d2:	bf00      	nop
 80049d4:	40010000 	.word	0x40010000
 80049d8:	40000400 	.word	0x40000400
 80049dc:	40000800 	.word	0x40000800
 80049e0:	40000c00 	.word	0x40000c00
 80049e4:	40014000 	.word	0x40014000

080049e8 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 80049e8:	b580      	push	{r7, lr}
 80049ea:	b082      	sub	sp, #8
 80049ec:	af00      	add	r7, sp, #0
 80049ee:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80049f0:	687b      	ldr	r3, [r7, #4]
 80049f2:	2b00      	cmp	r3, #0
 80049f4:	d101      	bne.n	80049fa <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 80049f6:	2301      	movs	r3, #1
 80049f8:	e041      	b.n	8004a7e <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80049fa:	687b      	ldr	r3, [r7, #4]
 80049fc:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004a00:	b2db      	uxtb	r3, r3
 8004a02:	2b00      	cmp	r3, #0
 8004a04:	d106      	bne.n	8004a14 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004a06:	687b      	ldr	r3, [r7, #4]
 8004a08:	2200      	movs	r2, #0
 8004a0a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8004a0e:	6878      	ldr	r0, [r7, #4]
 8004a10:	f7fd ffc8 	bl	80029a4 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004a14:	687b      	ldr	r3, [r7, #4]
 8004a16:	2202      	movs	r2, #2
 8004a18:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004a1c:	687b      	ldr	r3, [r7, #4]
 8004a1e:	681a      	ldr	r2, [r3, #0]
 8004a20:	687b      	ldr	r3, [r7, #4]
 8004a22:	3304      	adds	r3, #4
 8004a24:	4619      	mov	r1, r3
 8004a26:	4610      	mov	r0, r2
 8004a28:	f000 fb76 	bl	8005118 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004a2c:	687b      	ldr	r3, [r7, #4]
 8004a2e:	2201      	movs	r2, #1
 8004a30:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004a34:	687b      	ldr	r3, [r7, #4]
 8004a36:	2201      	movs	r2, #1
 8004a38:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8004a3c:	687b      	ldr	r3, [r7, #4]
 8004a3e:	2201      	movs	r2, #1
 8004a40:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8004a44:	687b      	ldr	r3, [r7, #4]
 8004a46:	2201      	movs	r2, #1
 8004a48:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8004a4c:	687b      	ldr	r3, [r7, #4]
 8004a4e:	2201      	movs	r2, #1
 8004a50:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004a54:	687b      	ldr	r3, [r7, #4]
 8004a56:	2201      	movs	r2, #1
 8004a58:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8004a5c:	687b      	ldr	r3, [r7, #4]
 8004a5e:	2201      	movs	r2, #1
 8004a60:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8004a64:	687b      	ldr	r3, [r7, #4]
 8004a66:	2201      	movs	r2, #1
 8004a68:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8004a6c:	687b      	ldr	r3, [r7, #4]
 8004a6e:	2201      	movs	r2, #1
 8004a70:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004a74:	687b      	ldr	r3, [r7, #4]
 8004a76:	2201      	movs	r2, #1
 8004a78:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8004a7c:	2300      	movs	r3, #0
}
 8004a7e:	4618      	mov	r0, r3
 8004a80:	3708      	adds	r7, #8
 8004a82:	46bd      	mov	sp, r7
 8004a84:	bd80      	pop	{r7, pc}
	...

08004a88 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8004a88:	b580      	push	{r7, lr}
 8004a8a:	b084      	sub	sp, #16
 8004a8c:	af00      	add	r7, sp, #0
 8004a8e:	6078      	str	r0, [r7, #4]
 8004a90:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8004a92:	683b      	ldr	r3, [r7, #0]
 8004a94:	2b00      	cmp	r3, #0
 8004a96:	d109      	bne.n	8004aac <HAL_TIM_PWM_Start+0x24>
 8004a98:	687b      	ldr	r3, [r7, #4]
 8004a9a:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8004a9e:	b2db      	uxtb	r3, r3
 8004aa0:	2b01      	cmp	r3, #1
 8004aa2:	bf14      	ite	ne
 8004aa4:	2301      	movne	r3, #1
 8004aa6:	2300      	moveq	r3, #0
 8004aa8:	b2db      	uxtb	r3, r3
 8004aaa:	e022      	b.n	8004af2 <HAL_TIM_PWM_Start+0x6a>
 8004aac:	683b      	ldr	r3, [r7, #0]
 8004aae:	2b04      	cmp	r3, #4
 8004ab0:	d109      	bne.n	8004ac6 <HAL_TIM_PWM_Start+0x3e>
 8004ab2:	687b      	ldr	r3, [r7, #4]
 8004ab4:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8004ab8:	b2db      	uxtb	r3, r3
 8004aba:	2b01      	cmp	r3, #1
 8004abc:	bf14      	ite	ne
 8004abe:	2301      	movne	r3, #1
 8004ac0:	2300      	moveq	r3, #0
 8004ac2:	b2db      	uxtb	r3, r3
 8004ac4:	e015      	b.n	8004af2 <HAL_TIM_PWM_Start+0x6a>
 8004ac6:	683b      	ldr	r3, [r7, #0]
 8004ac8:	2b08      	cmp	r3, #8
 8004aca:	d109      	bne.n	8004ae0 <HAL_TIM_PWM_Start+0x58>
 8004acc:	687b      	ldr	r3, [r7, #4]
 8004ace:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8004ad2:	b2db      	uxtb	r3, r3
 8004ad4:	2b01      	cmp	r3, #1
 8004ad6:	bf14      	ite	ne
 8004ad8:	2301      	movne	r3, #1
 8004ada:	2300      	moveq	r3, #0
 8004adc:	b2db      	uxtb	r3, r3
 8004ade:	e008      	b.n	8004af2 <HAL_TIM_PWM_Start+0x6a>
 8004ae0:	687b      	ldr	r3, [r7, #4]
 8004ae2:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8004ae6:	b2db      	uxtb	r3, r3
 8004ae8:	2b01      	cmp	r3, #1
 8004aea:	bf14      	ite	ne
 8004aec:	2301      	movne	r3, #1
 8004aee:	2300      	moveq	r3, #0
 8004af0:	b2db      	uxtb	r3, r3
 8004af2:	2b00      	cmp	r3, #0
 8004af4:	d001      	beq.n	8004afa <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 8004af6:	2301      	movs	r3, #1
 8004af8:	e068      	b.n	8004bcc <HAL_TIM_PWM_Start+0x144>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8004afa:	683b      	ldr	r3, [r7, #0]
 8004afc:	2b00      	cmp	r3, #0
 8004afe:	d104      	bne.n	8004b0a <HAL_TIM_PWM_Start+0x82>
 8004b00:	687b      	ldr	r3, [r7, #4]
 8004b02:	2202      	movs	r2, #2
 8004b04:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8004b08:	e013      	b.n	8004b32 <HAL_TIM_PWM_Start+0xaa>
 8004b0a:	683b      	ldr	r3, [r7, #0]
 8004b0c:	2b04      	cmp	r3, #4
 8004b0e:	d104      	bne.n	8004b1a <HAL_TIM_PWM_Start+0x92>
 8004b10:	687b      	ldr	r3, [r7, #4]
 8004b12:	2202      	movs	r2, #2
 8004b14:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8004b18:	e00b      	b.n	8004b32 <HAL_TIM_PWM_Start+0xaa>
 8004b1a:	683b      	ldr	r3, [r7, #0]
 8004b1c:	2b08      	cmp	r3, #8
 8004b1e:	d104      	bne.n	8004b2a <HAL_TIM_PWM_Start+0xa2>
 8004b20:	687b      	ldr	r3, [r7, #4]
 8004b22:	2202      	movs	r2, #2
 8004b24:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8004b28:	e003      	b.n	8004b32 <HAL_TIM_PWM_Start+0xaa>
 8004b2a:	687b      	ldr	r3, [r7, #4]
 8004b2c:	2202      	movs	r2, #2
 8004b2e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8004b32:	687b      	ldr	r3, [r7, #4]
 8004b34:	681b      	ldr	r3, [r3, #0]
 8004b36:	2201      	movs	r2, #1
 8004b38:	6839      	ldr	r1, [r7, #0]
 8004b3a:	4618      	mov	r0, r3
 8004b3c:	f000 fcf8 	bl	8005530 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8004b40:	687b      	ldr	r3, [r7, #4]
 8004b42:	681b      	ldr	r3, [r3, #0]
 8004b44:	4a23      	ldr	r2, [pc, #140]	; (8004bd4 <HAL_TIM_PWM_Start+0x14c>)
 8004b46:	4293      	cmp	r3, r2
 8004b48:	d107      	bne.n	8004b5a <HAL_TIM_PWM_Start+0xd2>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8004b4a:	687b      	ldr	r3, [r7, #4]
 8004b4c:	681b      	ldr	r3, [r3, #0]
 8004b4e:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8004b50:	687b      	ldr	r3, [r7, #4]
 8004b52:	681b      	ldr	r3, [r3, #0]
 8004b54:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8004b58:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004b5a:	687b      	ldr	r3, [r7, #4]
 8004b5c:	681b      	ldr	r3, [r3, #0]
 8004b5e:	4a1d      	ldr	r2, [pc, #116]	; (8004bd4 <HAL_TIM_PWM_Start+0x14c>)
 8004b60:	4293      	cmp	r3, r2
 8004b62:	d018      	beq.n	8004b96 <HAL_TIM_PWM_Start+0x10e>
 8004b64:	687b      	ldr	r3, [r7, #4]
 8004b66:	681b      	ldr	r3, [r3, #0]
 8004b68:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004b6c:	d013      	beq.n	8004b96 <HAL_TIM_PWM_Start+0x10e>
 8004b6e:	687b      	ldr	r3, [r7, #4]
 8004b70:	681b      	ldr	r3, [r3, #0]
 8004b72:	4a19      	ldr	r2, [pc, #100]	; (8004bd8 <HAL_TIM_PWM_Start+0x150>)
 8004b74:	4293      	cmp	r3, r2
 8004b76:	d00e      	beq.n	8004b96 <HAL_TIM_PWM_Start+0x10e>
 8004b78:	687b      	ldr	r3, [r7, #4]
 8004b7a:	681b      	ldr	r3, [r3, #0]
 8004b7c:	4a17      	ldr	r2, [pc, #92]	; (8004bdc <HAL_TIM_PWM_Start+0x154>)
 8004b7e:	4293      	cmp	r3, r2
 8004b80:	d009      	beq.n	8004b96 <HAL_TIM_PWM_Start+0x10e>
 8004b82:	687b      	ldr	r3, [r7, #4]
 8004b84:	681b      	ldr	r3, [r3, #0]
 8004b86:	4a16      	ldr	r2, [pc, #88]	; (8004be0 <HAL_TIM_PWM_Start+0x158>)
 8004b88:	4293      	cmp	r3, r2
 8004b8a:	d004      	beq.n	8004b96 <HAL_TIM_PWM_Start+0x10e>
 8004b8c:	687b      	ldr	r3, [r7, #4]
 8004b8e:	681b      	ldr	r3, [r3, #0]
 8004b90:	4a14      	ldr	r2, [pc, #80]	; (8004be4 <HAL_TIM_PWM_Start+0x15c>)
 8004b92:	4293      	cmp	r3, r2
 8004b94:	d111      	bne.n	8004bba <HAL_TIM_PWM_Start+0x132>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004b96:	687b      	ldr	r3, [r7, #4]
 8004b98:	681b      	ldr	r3, [r3, #0]
 8004b9a:	689b      	ldr	r3, [r3, #8]
 8004b9c:	f003 0307 	and.w	r3, r3, #7
 8004ba0:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004ba2:	68fb      	ldr	r3, [r7, #12]
 8004ba4:	2b06      	cmp	r3, #6
 8004ba6:	d010      	beq.n	8004bca <HAL_TIM_PWM_Start+0x142>
    {
      __HAL_TIM_ENABLE(htim);
 8004ba8:	687b      	ldr	r3, [r7, #4]
 8004baa:	681b      	ldr	r3, [r3, #0]
 8004bac:	681a      	ldr	r2, [r3, #0]
 8004bae:	687b      	ldr	r3, [r7, #4]
 8004bb0:	681b      	ldr	r3, [r3, #0]
 8004bb2:	f042 0201 	orr.w	r2, r2, #1
 8004bb6:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004bb8:	e007      	b.n	8004bca <HAL_TIM_PWM_Start+0x142>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8004bba:	687b      	ldr	r3, [r7, #4]
 8004bbc:	681b      	ldr	r3, [r3, #0]
 8004bbe:	681a      	ldr	r2, [r3, #0]
 8004bc0:	687b      	ldr	r3, [r7, #4]
 8004bc2:	681b      	ldr	r3, [r3, #0]
 8004bc4:	f042 0201 	orr.w	r2, r2, #1
 8004bc8:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8004bca:	2300      	movs	r3, #0
}
 8004bcc:	4618      	mov	r0, r3
 8004bce:	3710      	adds	r7, #16
 8004bd0:	46bd      	mov	sp, r7
 8004bd2:	bd80      	pop	{r7, pc}
 8004bd4:	40010000 	.word	0x40010000
 8004bd8:	40000400 	.word	0x40000400
 8004bdc:	40000800 	.word	0x40000800
 8004be0:	40000c00 	.word	0x40000c00
 8004be4:	40014000 	.word	0x40014000

08004be8 <HAL_TIM_Encoder_Init>:
  * @param  htim TIM Encoder Interface handle
  * @param  sConfig TIM Encoder Interface configuration structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Init(TIM_HandleTypeDef *htim,  TIM_Encoder_InitTypeDef *sConfig)
{
 8004be8:	b580      	push	{r7, lr}
 8004bea:	b086      	sub	sp, #24
 8004bec:	af00      	add	r7, sp, #0
 8004bee:	6078      	str	r0, [r7, #4]
 8004bf0:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004bf2:	687b      	ldr	r3, [r7, #4]
 8004bf4:	2b00      	cmp	r3, #0
 8004bf6:	d101      	bne.n	8004bfc <HAL_TIM_Encoder_Init+0x14>
  {
    return HAL_ERROR;
 8004bf8:	2301      	movs	r3, #1
 8004bfa:	e097      	b.n	8004d2c <HAL_TIM_Encoder_Init+0x144>
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC1Prescaler));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC2Prescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC1Filter));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC2Filter));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004bfc:	687b      	ldr	r3, [r7, #4]
 8004bfe:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004c02:	b2db      	uxtb	r3, r3
 8004c04:	2b00      	cmp	r3, #0
 8004c06:	d106      	bne.n	8004c16 <HAL_TIM_Encoder_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004c08:	687b      	ldr	r3, [r7, #4]
 8004c0a:	2200      	movs	r2, #0
 8004c0c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Encoder_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_Encoder_MspInit(htim);
 8004c10:	6878      	ldr	r0, [r7, #4]
 8004c12:	f7fd fefd 	bl	8002a10 <HAL_TIM_Encoder_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004c16:	687b      	ldr	r3, [r7, #4]
 8004c18:	2202      	movs	r2, #2
 8004c1a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Reset the SMS and ECE bits */
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 8004c1e:	687b      	ldr	r3, [r7, #4]
 8004c20:	681b      	ldr	r3, [r3, #0]
 8004c22:	689b      	ldr	r3, [r3, #8]
 8004c24:	687a      	ldr	r2, [r7, #4]
 8004c26:	6812      	ldr	r2, [r2, #0]
 8004c28:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8004c2c:	f023 0307 	bic.w	r3, r3, #7
 8004c30:	6093      	str	r3, [r2, #8]

  /* Configure the Time base in the Encoder Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004c32:	687b      	ldr	r3, [r7, #4]
 8004c34:	681a      	ldr	r2, [r3, #0]
 8004c36:	687b      	ldr	r3, [r7, #4]
 8004c38:	3304      	adds	r3, #4
 8004c3a:	4619      	mov	r1, r3
 8004c3c:	4610      	mov	r0, r2
 8004c3e:	f000 fa6b 	bl	8005118 <TIM_Base_SetConfig>

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8004c42:	687b      	ldr	r3, [r7, #4]
 8004c44:	681b      	ldr	r3, [r3, #0]
 8004c46:	689b      	ldr	r3, [r3, #8]
 8004c48:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = htim->Instance->CCMR1;
 8004c4a:	687b      	ldr	r3, [r7, #4]
 8004c4c:	681b      	ldr	r3, [r3, #0]
 8004c4e:	699b      	ldr	r3, [r3, #24]
 8004c50:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCER register value */
  tmpccer = htim->Instance->CCER;
 8004c52:	687b      	ldr	r3, [r7, #4]
 8004c54:	681b      	ldr	r3, [r3, #0]
 8004c56:	6a1b      	ldr	r3, [r3, #32]
 8004c58:	60fb      	str	r3, [r7, #12]

  /* Set the encoder Mode */
  tmpsmcr |= sConfig->EncoderMode;
 8004c5a:	683b      	ldr	r3, [r7, #0]
 8004c5c:	681b      	ldr	r3, [r3, #0]
 8004c5e:	697a      	ldr	r2, [r7, #20]
 8004c60:	4313      	orrs	r3, r2
 8004c62:	617b      	str	r3, [r7, #20]

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
 8004c64:	693b      	ldr	r3, [r7, #16]
 8004c66:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004c6a:	f023 0303 	bic.w	r3, r3, #3
 8004c6e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 8004c70:	683b      	ldr	r3, [r7, #0]
 8004c72:	689a      	ldr	r2, [r3, #8]
 8004c74:	683b      	ldr	r3, [r7, #0]
 8004c76:	699b      	ldr	r3, [r3, #24]
 8004c78:	021b      	lsls	r3, r3, #8
 8004c7a:	4313      	orrs	r3, r2
 8004c7c:	693a      	ldr	r2, [r7, #16]
 8004c7e:	4313      	orrs	r3, r2
 8004c80:	613b      	str	r3, [r7, #16]

  /* Set the Capture Compare 1 and the Capture Compare 2 prescalers and filters */
  tmpccmr1 &= ~(TIM_CCMR1_IC1PSC | TIM_CCMR1_IC2PSC);
 8004c82:	693b      	ldr	r3, [r7, #16]
 8004c84:	f423 6340 	bic.w	r3, r3, #3072	; 0xc00
 8004c88:	f023 030c 	bic.w	r3, r3, #12
 8004c8c:	613b      	str	r3, [r7, #16]
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 8004c8e:	693b      	ldr	r3, [r7, #16]
 8004c90:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8004c94:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8004c98:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= sConfig->IC1Prescaler | (sConfig->IC2Prescaler << 8U);
 8004c9a:	683b      	ldr	r3, [r7, #0]
 8004c9c:	68da      	ldr	r2, [r3, #12]
 8004c9e:	683b      	ldr	r3, [r7, #0]
 8004ca0:	69db      	ldr	r3, [r3, #28]
 8004ca2:	021b      	lsls	r3, r3, #8
 8004ca4:	4313      	orrs	r3, r2
 8004ca6:	693a      	ldr	r2, [r7, #16]
 8004ca8:	4313      	orrs	r3, r2
 8004caa:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 8004cac:	683b      	ldr	r3, [r7, #0]
 8004cae:	691b      	ldr	r3, [r3, #16]
 8004cb0:	011a      	lsls	r2, r3, #4
 8004cb2:	683b      	ldr	r3, [r7, #0]
 8004cb4:	6a1b      	ldr	r3, [r3, #32]
 8004cb6:	031b      	lsls	r3, r3, #12
 8004cb8:	4313      	orrs	r3, r2
 8004cba:	693a      	ldr	r2, [r7, #16]
 8004cbc:	4313      	orrs	r3, r2
 8004cbe:	613b      	str	r3, [r7, #16]

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC2P);
 8004cc0:	68fb      	ldr	r3, [r7, #12]
 8004cc2:	f023 0322 	bic.w	r3, r3, #34	; 0x22
 8004cc6:	60fb      	str	r3, [r7, #12]
  tmpccer &= ~(TIM_CCER_CC1NP | TIM_CCER_CC2NP);
 8004cc8:	68fb      	ldr	r3, [r7, #12]
 8004cca:	f023 0388 	bic.w	r3, r3, #136	; 0x88
 8004cce:	60fb      	str	r3, [r7, #12]
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 8004cd0:	683b      	ldr	r3, [r7, #0]
 8004cd2:	685a      	ldr	r2, [r3, #4]
 8004cd4:	683b      	ldr	r3, [r7, #0]
 8004cd6:	695b      	ldr	r3, [r3, #20]
 8004cd8:	011b      	lsls	r3, r3, #4
 8004cda:	4313      	orrs	r3, r2
 8004cdc:	68fa      	ldr	r2, [r7, #12]
 8004cde:	4313      	orrs	r3, r2
 8004ce0:	60fb      	str	r3, [r7, #12]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 8004ce2:	687b      	ldr	r3, [r7, #4]
 8004ce4:	681b      	ldr	r3, [r3, #0]
 8004ce6:	697a      	ldr	r2, [r7, #20]
 8004ce8:	609a      	str	r2, [r3, #8]

  /* Write to TIMx CCMR1 */
  htim->Instance->CCMR1 = tmpccmr1;
 8004cea:	687b      	ldr	r3, [r7, #4]
 8004cec:	681b      	ldr	r3, [r3, #0]
 8004cee:	693a      	ldr	r2, [r7, #16]
 8004cf0:	619a      	str	r2, [r3, #24]

  /* Write to TIMx CCER */
  htim->Instance->CCER = tmpccer;
 8004cf2:	687b      	ldr	r3, [r7, #4]
 8004cf4:	681b      	ldr	r3, [r3, #0]
 8004cf6:	68fa      	ldr	r2, [r7, #12]
 8004cf8:	621a      	str	r2, [r3, #32]

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004cfa:	687b      	ldr	r3, [r7, #4]
 8004cfc:	2201      	movs	r2, #1
 8004cfe:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Set the TIM channels state */
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8004d02:	687b      	ldr	r3, [r7, #4]
 8004d04:	2201      	movs	r2, #1
 8004d06:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8004d0a:	687b      	ldr	r3, [r7, #4]
 8004d0c:	2201      	movs	r2, #1
 8004d0e:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8004d12:	687b      	ldr	r3, [r7, #4]
 8004d14:	2201      	movs	r2, #1
 8004d16:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8004d1a:	687b      	ldr	r3, [r7, #4]
 8004d1c:	2201      	movs	r2, #1
 8004d1e:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004d22:	687b      	ldr	r3, [r7, #4]
 8004d24:	2201      	movs	r2, #1
 8004d26:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8004d2a:	2300      	movs	r3, #0
}
 8004d2c:	4618      	mov	r0, r3
 8004d2e:	3718      	adds	r7, #24
 8004d30:	46bd      	mov	sp, r7
 8004d32:	bd80      	pop	{r7, pc}

08004d34 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8004d34:	b580      	push	{r7, lr}
 8004d36:	b082      	sub	sp, #8
 8004d38:	af00      	add	r7, sp, #0
 8004d3a:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8004d3c:	687b      	ldr	r3, [r7, #4]
 8004d3e:	681b      	ldr	r3, [r3, #0]
 8004d40:	691b      	ldr	r3, [r3, #16]
 8004d42:	f003 0302 	and.w	r3, r3, #2
 8004d46:	2b02      	cmp	r3, #2
 8004d48:	d122      	bne.n	8004d90 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8004d4a:	687b      	ldr	r3, [r7, #4]
 8004d4c:	681b      	ldr	r3, [r3, #0]
 8004d4e:	68db      	ldr	r3, [r3, #12]
 8004d50:	f003 0302 	and.w	r3, r3, #2
 8004d54:	2b02      	cmp	r3, #2
 8004d56:	d11b      	bne.n	8004d90 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8004d58:	687b      	ldr	r3, [r7, #4]
 8004d5a:	681b      	ldr	r3, [r3, #0]
 8004d5c:	f06f 0202 	mvn.w	r2, #2
 8004d60:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8004d62:	687b      	ldr	r3, [r7, #4]
 8004d64:	2201      	movs	r2, #1
 8004d66:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8004d68:	687b      	ldr	r3, [r7, #4]
 8004d6a:	681b      	ldr	r3, [r3, #0]
 8004d6c:	699b      	ldr	r3, [r3, #24]
 8004d6e:	f003 0303 	and.w	r3, r3, #3
 8004d72:	2b00      	cmp	r3, #0
 8004d74:	d003      	beq.n	8004d7e <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8004d76:	6878      	ldr	r0, [r7, #4]
 8004d78:	f000 f9b0 	bl	80050dc <HAL_TIM_IC_CaptureCallback>
 8004d7c:	e005      	b.n	8004d8a <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8004d7e:	6878      	ldr	r0, [r7, #4]
 8004d80:	f000 f9a2 	bl	80050c8 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004d84:	6878      	ldr	r0, [r7, #4]
 8004d86:	f000 f9b3 	bl	80050f0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004d8a:	687b      	ldr	r3, [r7, #4]
 8004d8c:	2200      	movs	r2, #0
 8004d8e:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8004d90:	687b      	ldr	r3, [r7, #4]
 8004d92:	681b      	ldr	r3, [r3, #0]
 8004d94:	691b      	ldr	r3, [r3, #16]
 8004d96:	f003 0304 	and.w	r3, r3, #4
 8004d9a:	2b04      	cmp	r3, #4
 8004d9c:	d122      	bne.n	8004de4 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8004d9e:	687b      	ldr	r3, [r7, #4]
 8004da0:	681b      	ldr	r3, [r3, #0]
 8004da2:	68db      	ldr	r3, [r3, #12]
 8004da4:	f003 0304 	and.w	r3, r3, #4
 8004da8:	2b04      	cmp	r3, #4
 8004daa:	d11b      	bne.n	8004de4 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8004dac:	687b      	ldr	r3, [r7, #4]
 8004dae:	681b      	ldr	r3, [r3, #0]
 8004db0:	f06f 0204 	mvn.w	r2, #4
 8004db4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8004db6:	687b      	ldr	r3, [r7, #4]
 8004db8:	2202      	movs	r2, #2
 8004dba:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8004dbc:	687b      	ldr	r3, [r7, #4]
 8004dbe:	681b      	ldr	r3, [r3, #0]
 8004dc0:	699b      	ldr	r3, [r3, #24]
 8004dc2:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004dc6:	2b00      	cmp	r3, #0
 8004dc8:	d003      	beq.n	8004dd2 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004dca:	6878      	ldr	r0, [r7, #4]
 8004dcc:	f000 f986 	bl	80050dc <HAL_TIM_IC_CaptureCallback>
 8004dd0:	e005      	b.n	8004dde <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004dd2:	6878      	ldr	r0, [r7, #4]
 8004dd4:	f000 f978 	bl	80050c8 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004dd8:	6878      	ldr	r0, [r7, #4]
 8004dda:	f000 f989 	bl	80050f0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004dde:	687b      	ldr	r3, [r7, #4]
 8004de0:	2200      	movs	r2, #0
 8004de2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8004de4:	687b      	ldr	r3, [r7, #4]
 8004de6:	681b      	ldr	r3, [r3, #0]
 8004de8:	691b      	ldr	r3, [r3, #16]
 8004dea:	f003 0308 	and.w	r3, r3, #8
 8004dee:	2b08      	cmp	r3, #8
 8004df0:	d122      	bne.n	8004e38 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8004df2:	687b      	ldr	r3, [r7, #4]
 8004df4:	681b      	ldr	r3, [r3, #0]
 8004df6:	68db      	ldr	r3, [r3, #12]
 8004df8:	f003 0308 	and.w	r3, r3, #8
 8004dfc:	2b08      	cmp	r3, #8
 8004dfe:	d11b      	bne.n	8004e38 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8004e00:	687b      	ldr	r3, [r7, #4]
 8004e02:	681b      	ldr	r3, [r3, #0]
 8004e04:	f06f 0208 	mvn.w	r2, #8
 8004e08:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8004e0a:	687b      	ldr	r3, [r7, #4]
 8004e0c:	2204      	movs	r2, #4
 8004e0e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8004e10:	687b      	ldr	r3, [r7, #4]
 8004e12:	681b      	ldr	r3, [r3, #0]
 8004e14:	69db      	ldr	r3, [r3, #28]
 8004e16:	f003 0303 	and.w	r3, r3, #3
 8004e1a:	2b00      	cmp	r3, #0
 8004e1c:	d003      	beq.n	8004e26 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004e1e:	6878      	ldr	r0, [r7, #4]
 8004e20:	f000 f95c 	bl	80050dc <HAL_TIM_IC_CaptureCallback>
 8004e24:	e005      	b.n	8004e32 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004e26:	6878      	ldr	r0, [r7, #4]
 8004e28:	f000 f94e 	bl	80050c8 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004e2c:	6878      	ldr	r0, [r7, #4]
 8004e2e:	f000 f95f 	bl	80050f0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004e32:	687b      	ldr	r3, [r7, #4]
 8004e34:	2200      	movs	r2, #0
 8004e36:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8004e38:	687b      	ldr	r3, [r7, #4]
 8004e3a:	681b      	ldr	r3, [r3, #0]
 8004e3c:	691b      	ldr	r3, [r3, #16]
 8004e3e:	f003 0310 	and.w	r3, r3, #16
 8004e42:	2b10      	cmp	r3, #16
 8004e44:	d122      	bne.n	8004e8c <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8004e46:	687b      	ldr	r3, [r7, #4]
 8004e48:	681b      	ldr	r3, [r3, #0]
 8004e4a:	68db      	ldr	r3, [r3, #12]
 8004e4c:	f003 0310 	and.w	r3, r3, #16
 8004e50:	2b10      	cmp	r3, #16
 8004e52:	d11b      	bne.n	8004e8c <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8004e54:	687b      	ldr	r3, [r7, #4]
 8004e56:	681b      	ldr	r3, [r3, #0]
 8004e58:	f06f 0210 	mvn.w	r2, #16
 8004e5c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8004e5e:	687b      	ldr	r3, [r7, #4]
 8004e60:	2208      	movs	r2, #8
 8004e62:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8004e64:	687b      	ldr	r3, [r7, #4]
 8004e66:	681b      	ldr	r3, [r3, #0]
 8004e68:	69db      	ldr	r3, [r3, #28]
 8004e6a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004e6e:	2b00      	cmp	r3, #0
 8004e70:	d003      	beq.n	8004e7a <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004e72:	6878      	ldr	r0, [r7, #4]
 8004e74:	f000 f932 	bl	80050dc <HAL_TIM_IC_CaptureCallback>
 8004e78:	e005      	b.n	8004e86 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004e7a:	6878      	ldr	r0, [r7, #4]
 8004e7c:	f000 f924 	bl	80050c8 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004e80:	6878      	ldr	r0, [r7, #4]
 8004e82:	f000 f935 	bl	80050f0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004e86:	687b      	ldr	r3, [r7, #4]
 8004e88:	2200      	movs	r2, #0
 8004e8a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8004e8c:	687b      	ldr	r3, [r7, #4]
 8004e8e:	681b      	ldr	r3, [r3, #0]
 8004e90:	691b      	ldr	r3, [r3, #16]
 8004e92:	f003 0301 	and.w	r3, r3, #1
 8004e96:	2b01      	cmp	r3, #1
 8004e98:	d10e      	bne.n	8004eb8 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8004e9a:	687b      	ldr	r3, [r7, #4]
 8004e9c:	681b      	ldr	r3, [r3, #0]
 8004e9e:	68db      	ldr	r3, [r3, #12]
 8004ea0:	f003 0301 	and.w	r3, r3, #1
 8004ea4:	2b01      	cmp	r3, #1
 8004ea6:	d107      	bne.n	8004eb8 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8004ea8:	687b      	ldr	r3, [r7, #4]
 8004eaa:	681b      	ldr	r3, [r3, #0]
 8004eac:	f06f 0201 	mvn.w	r2, #1
 8004eb0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8004eb2:	6878      	ldr	r0, [r7, #4]
 8004eb4:	f7fc f946 	bl	8001144 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8004eb8:	687b      	ldr	r3, [r7, #4]
 8004eba:	681b      	ldr	r3, [r3, #0]
 8004ebc:	691b      	ldr	r3, [r3, #16]
 8004ebe:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004ec2:	2b80      	cmp	r3, #128	; 0x80
 8004ec4:	d10e      	bne.n	8004ee4 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8004ec6:	687b      	ldr	r3, [r7, #4]
 8004ec8:	681b      	ldr	r3, [r3, #0]
 8004eca:	68db      	ldr	r3, [r3, #12]
 8004ecc:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004ed0:	2b80      	cmp	r3, #128	; 0x80
 8004ed2:	d107      	bne.n	8004ee4 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8004ed4:	687b      	ldr	r3, [r7, #4]
 8004ed6:	681b      	ldr	r3, [r3, #0]
 8004ed8:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8004edc:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8004ede:	6878      	ldr	r0, [r7, #4]
 8004ee0:	f000 fbc4 	bl	800566c <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8004ee4:	687b      	ldr	r3, [r7, #4]
 8004ee6:	681b      	ldr	r3, [r3, #0]
 8004ee8:	691b      	ldr	r3, [r3, #16]
 8004eea:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004eee:	2b40      	cmp	r3, #64	; 0x40
 8004ef0:	d10e      	bne.n	8004f10 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8004ef2:	687b      	ldr	r3, [r7, #4]
 8004ef4:	681b      	ldr	r3, [r3, #0]
 8004ef6:	68db      	ldr	r3, [r3, #12]
 8004ef8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004efc:	2b40      	cmp	r3, #64	; 0x40
 8004efe:	d107      	bne.n	8004f10 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8004f00:	687b      	ldr	r3, [r7, #4]
 8004f02:	681b      	ldr	r3, [r3, #0]
 8004f04:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8004f08:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8004f0a:	6878      	ldr	r0, [r7, #4]
 8004f0c:	f000 f8fa 	bl	8005104 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8004f10:	687b      	ldr	r3, [r7, #4]
 8004f12:	681b      	ldr	r3, [r3, #0]
 8004f14:	691b      	ldr	r3, [r3, #16]
 8004f16:	f003 0320 	and.w	r3, r3, #32
 8004f1a:	2b20      	cmp	r3, #32
 8004f1c:	d10e      	bne.n	8004f3c <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8004f1e:	687b      	ldr	r3, [r7, #4]
 8004f20:	681b      	ldr	r3, [r3, #0]
 8004f22:	68db      	ldr	r3, [r3, #12]
 8004f24:	f003 0320 	and.w	r3, r3, #32
 8004f28:	2b20      	cmp	r3, #32
 8004f2a:	d107      	bne.n	8004f3c <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8004f2c:	687b      	ldr	r3, [r7, #4]
 8004f2e:	681b      	ldr	r3, [r3, #0]
 8004f30:	f06f 0220 	mvn.w	r2, #32
 8004f34:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8004f36:	6878      	ldr	r0, [r7, #4]
 8004f38:	f000 fb8e 	bl	8005658 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8004f3c:	bf00      	nop
 8004f3e:	3708      	adds	r7, #8
 8004f40:	46bd      	mov	sp, r7
 8004f42:	bd80      	pop	{r7, pc}

08004f44 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8004f44:	b580      	push	{r7, lr}
 8004f46:	b086      	sub	sp, #24
 8004f48:	af00      	add	r7, sp, #0
 8004f4a:	60f8      	str	r0, [r7, #12]
 8004f4c:	60b9      	str	r1, [r7, #8]
 8004f4e:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004f50:	2300      	movs	r3, #0
 8004f52:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8004f54:	68fb      	ldr	r3, [r7, #12]
 8004f56:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004f5a:	2b01      	cmp	r3, #1
 8004f5c:	d101      	bne.n	8004f62 <HAL_TIM_PWM_ConfigChannel+0x1e>
 8004f5e:	2302      	movs	r3, #2
 8004f60:	e0ae      	b.n	80050c0 <HAL_TIM_PWM_ConfigChannel+0x17c>
 8004f62:	68fb      	ldr	r3, [r7, #12]
 8004f64:	2201      	movs	r2, #1
 8004f66:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  switch (Channel)
 8004f6a:	687b      	ldr	r3, [r7, #4]
 8004f6c:	2b0c      	cmp	r3, #12
 8004f6e:	f200 809f 	bhi.w	80050b0 <HAL_TIM_PWM_ConfigChannel+0x16c>
 8004f72:	a201      	add	r2, pc, #4	; (adr r2, 8004f78 <HAL_TIM_PWM_ConfigChannel+0x34>)
 8004f74:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004f78:	08004fad 	.word	0x08004fad
 8004f7c:	080050b1 	.word	0x080050b1
 8004f80:	080050b1 	.word	0x080050b1
 8004f84:	080050b1 	.word	0x080050b1
 8004f88:	08004fed 	.word	0x08004fed
 8004f8c:	080050b1 	.word	0x080050b1
 8004f90:	080050b1 	.word	0x080050b1
 8004f94:	080050b1 	.word	0x080050b1
 8004f98:	0800502f 	.word	0x0800502f
 8004f9c:	080050b1 	.word	0x080050b1
 8004fa0:	080050b1 	.word	0x080050b1
 8004fa4:	080050b1 	.word	0x080050b1
 8004fa8:	0800506f 	.word	0x0800506f
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8004fac:	68fb      	ldr	r3, [r7, #12]
 8004fae:	681b      	ldr	r3, [r3, #0]
 8004fb0:	68b9      	ldr	r1, [r7, #8]
 8004fb2:	4618      	mov	r0, r3
 8004fb4:	f000 f930 	bl	8005218 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8004fb8:	68fb      	ldr	r3, [r7, #12]
 8004fba:	681b      	ldr	r3, [r3, #0]
 8004fbc:	699a      	ldr	r2, [r3, #24]
 8004fbe:	68fb      	ldr	r3, [r7, #12]
 8004fc0:	681b      	ldr	r3, [r3, #0]
 8004fc2:	f042 0208 	orr.w	r2, r2, #8
 8004fc6:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8004fc8:	68fb      	ldr	r3, [r7, #12]
 8004fca:	681b      	ldr	r3, [r3, #0]
 8004fcc:	699a      	ldr	r2, [r3, #24]
 8004fce:	68fb      	ldr	r3, [r7, #12]
 8004fd0:	681b      	ldr	r3, [r3, #0]
 8004fd2:	f022 0204 	bic.w	r2, r2, #4
 8004fd6:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8004fd8:	68fb      	ldr	r3, [r7, #12]
 8004fda:	681b      	ldr	r3, [r3, #0]
 8004fdc:	6999      	ldr	r1, [r3, #24]
 8004fde:	68bb      	ldr	r3, [r7, #8]
 8004fe0:	691a      	ldr	r2, [r3, #16]
 8004fe2:	68fb      	ldr	r3, [r7, #12]
 8004fe4:	681b      	ldr	r3, [r3, #0]
 8004fe6:	430a      	orrs	r2, r1
 8004fe8:	619a      	str	r2, [r3, #24]
      break;
 8004fea:	e064      	b.n	80050b6 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8004fec:	68fb      	ldr	r3, [r7, #12]
 8004fee:	681b      	ldr	r3, [r3, #0]
 8004ff0:	68b9      	ldr	r1, [r7, #8]
 8004ff2:	4618      	mov	r0, r3
 8004ff4:	f000 f976 	bl	80052e4 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8004ff8:	68fb      	ldr	r3, [r7, #12]
 8004ffa:	681b      	ldr	r3, [r3, #0]
 8004ffc:	699a      	ldr	r2, [r3, #24]
 8004ffe:	68fb      	ldr	r3, [r7, #12]
 8005000:	681b      	ldr	r3, [r3, #0]
 8005002:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8005006:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8005008:	68fb      	ldr	r3, [r7, #12]
 800500a:	681b      	ldr	r3, [r3, #0]
 800500c:	699a      	ldr	r2, [r3, #24]
 800500e:	68fb      	ldr	r3, [r7, #12]
 8005010:	681b      	ldr	r3, [r3, #0]
 8005012:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8005016:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8005018:	68fb      	ldr	r3, [r7, #12]
 800501a:	681b      	ldr	r3, [r3, #0]
 800501c:	6999      	ldr	r1, [r3, #24]
 800501e:	68bb      	ldr	r3, [r7, #8]
 8005020:	691b      	ldr	r3, [r3, #16]
 8005022:	021a      	lsls	r2, r3, #8
 8005024:	68fb      	ldr	r3, [r7, #12]
 8005026:	681b      	ldr	r3, [r3, #0]
 8005028:	430a      	orrs	r2, r1
 800502a:	619a      	str	r2, [r3, #24]
      break;
 800502c:	e043      	b.n	80050b6 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800502e:	68fb      	ldr	r3, [r7, #12]
 8005030:	681b      	ldr	r3, [r3, #0]
 8005032:	68b9      	ldr	r1, [r7, #8]
 8005034:	4618      	mov	r0, r3
 8005036:	f000 f9c1 	bl	80053bc <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800503a:	68fb      	ldr	r3, [r7, #12]
 800503c:	681b      	ldr	r3, [r3, #0]
 800503e:	69da      	ldr	r2, [r3, #28]
 8005040:	68fb      	ldr	r3, [r7, #12]
 8005042:	681b      	ldr	r3, [r3, #0]
 8005044:	f042 0208 	orr.w	r2, r2, #8
 8005048:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800504a:	68fb      	ldr	r3, [r7, #12]
 800504c:	681b      	ldr	r3, [r3, #0]
 800504e:	69da      	ldr	r2, [r3, #28]
 8005050:	68fb      	ldr	r3, [r7, #12]
 8005052:	681b      	ldr	r3, [r3, #0]
 8005054:	f022 0204 	bic.w	r2, r2, #4
 8005058:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800505a:	68fb      	ldr	r3, [r7, #12]
 800505c:	681b      	ldr	r3, [r3, #0]
 800505e:	69d9      	ldr	r1, [r3, #28]
 8005060:	68bb      	ldr	r3, [r7, #8]
 8005062:	691a      	ldr	r2, [r3, #16]
 8005064:	68fb      	ldr	r3, [r7, #12]
 8005066:	681b      	ldr	r3, [r3, #0]
 8005068:	430a      	orrs	r2, r1
 800506a:	61da      	str	r2, [r3, #28]
      break;
 800506c:	e023      	b.n	80050b6 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800506e:	68fb      	ldr	r3, [r7, #12]
 8005070:	681b      	ldr	r3, [r3, #0]
 8005072:	68b9      	ldr	r1, [r7, #8]
 8005074:	4618      	mov	r0, r3
 8005076:	f000 fa0b 	bl	8005490 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800507a:	68fb      	ldr	r3, [r7, #12]
 800507c:	681b      	ldr	r3, [r3, #0]
 800507e:	69da      	ldr	r2, [r3, #28]
 8005080:	68fb      	ldr	r3, [r7, #12]
 8005082:	681b      	ldr	r3, [r3, #0]
 8005084:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8005088:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 800508a:	68fb      	ldr	r3, [r7, #12]
 800508c:	681b      	ldr	r3, [r3, #0]
 800508e:	69da      	ldr	r2, [r3, #28]
 8005090:	68fb      	ldr	r3, [r7, #12]
 8005092:	681b      	ldr	r3, [r3, #0]
 8005094:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8005098:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800509a:	68fb      	ldr	r3, [r7, #12]
 800509c:	681b      	ldr	r3, [r3, #0]
 800509e:	69d9      	ldr	r1, [r3, #28]
 80050a0:	68bb      	ldr	r3, [r7, #8]
 80050a2:	691b      	ldr	r3, [r3, #16]
 80050a4:	021a      	lsls	r2, r3, #8
 80050a6:	68fb      	ldr	r3, [r7, #12]
 80050a8:	681b      	ldr	r3, [r3, #0]
 80050aa:	430a      	orrs	r2, r1
 80050ac:	61da      	str	r2, [r3, #28]
      break;
 80050ae:	e002      	b.n	80050b6 <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 80050b0:	2301      	movs	r3, #1
 80050b2:	75fb      	strb	r3, [r7, #23]
      break;
 80050b4:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 80050b6:	68fb      	ldr	r3, [r7, #12]
 80050b8:	2200      	movs	r2, #0
 80050ba:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 80050be:	7dfb      	ldrb	r3, [r7, #23]
}
 80050c0:	4618      	mov	r0, r3
 80050c2:	3718      	adds	r7, #24
 80050c4:	46bd      	mov	sp, r7
 80050c6:	bd80      	pop	{r7, pc}

080050c8 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80050c8:	b480      	push	{r7}
 80050ca:	b083      	sub	sp, #12
 80050cc:	af00      	add	r7, sp, #0
 80050ce:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80050d0:	bf00      	nop
 80050d2:	370c      	adds	r7, #12
 80050d4:	46bd      	mov	sp, r7
 80050d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050da:	4770      	bx	lr

080050dc <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80050dc:	b480      	push	{r7}
 80050de:	b083      	sub	sp, #12
 80050e0:	af00      	add	r7, sp, #0
 80050e2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80050e4:	bf00      	nop
 80050e6:	370c      	adds	r7, #12
 80050e8:	46bd      	mov	sp, r7
 80050ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050ee:	4770      	bx	lr

080050f0 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80050f0:	b480      	push	{r7}
 80050f2:	b083      	sub	sp, #12
 80050f4:	af00      	add	r7, sp, #0
 80050f6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80050f8:	bf00      	nop
 80050fa:	370c      	adds	r7, #12
 80050fc:	46bd      	mov	sp, r7
 80050fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005102:	4770      	bx	lr

08005104 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8005104:	b480      	push	{r7}
 8005106:	b083      	sub	sp, #12
 8005108:	af00      	add	r7, sp, #0
 800510a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800510c:	bf00      	nop
 800510e:	370c      	adds	r7, #12
 8005110:	46bd      	mov	sp, r7
 8005112:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005116:	4770      	bx	lr

08005118 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8005118:	b480      	push	{r7}
 800511a:	b085      	sub	sp, #20
 800511c:	af00      	add	r7, sp, #0
 800511e:	6078      	str	r0, [r7, #4]
 8005120:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8005122:	687b      	ldr	r3, [r7, #4]
 8005124:	681b      	ldr	r3, [r3, #0]
 8005126:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8005128:	687b      	ldr	r3, [r7, #4]
 800512a:	4a34      	ldr	r2, [pc, #208]	; (80051fc <TIM_Base_SetConfig+0xe4>)
 800512c:	4293      	cmp	r3, r2
 800512e:	d00f      	beq.n	8005150 <TIM_Base_SetConfig+0x38>
 8005130:	687b      	ldr	r3, [r7, #4]
 8005132:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005136:	d00b      	beq.n	8005150 <TIM_Base_SetConfig+0x38>
 8005138:	687b      	ldr	r3, [r7, #4]
 800513a:	4a31      	ldr	r2, [pc, #196]	; (8005200 <TIM_Base_SetConfig+0xe8>)
 800513c:	4293      	cmp	r3, r2
 800513e:	d007      	beq.n	8005150 <TIM_Base_SetConfig+0x38>
 8005140:	687b      	ldr	r3, [r7, #4]
 8005142:	4a30      	ldr	r2, [pc, #192]	; (8005204 <TIM_Base_SetConfig+0xec>)
 8005144:	4293      	cmp	r3, r2
 8005146:	d003      	beq.n	8005150 <TIM_Base_SetConfig+0x38>
 8005148:	687b      	ldr	r3, [r7, #4]
 800514a:	4a2f      	ldr	r2, [pc, #188]	; (8005208 <TIM_Base_SetConfig+0xf0>)
 800514c:	4293      	cmp	r3, r2
 800514e:	d108      	bne.n	8005162 <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8005150:	68fb      	ldr	r3, [r7, #12]
 8005152:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005156:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8005158:	683b      	ldr	r3, [r7, #0]
 800515a:	685b      	ldr	r3, [r3, #4]
 800515c:	68fa      	ldr	r2, [r7, #12]
 800515e:	4313      	orrs	r3, r2
 8005160:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8005162:	687b      	ldr	r3, [r7, #4]
 8005164:	4a25      	ldr	r2, [pc, #148]	; (80051fc <TIM_Base_SetConfig+0xe4>)
 8005166:	4293      	cmp	r3, r2
 8005168:	d01b      	beq.n	80051a2 <TIM_Base_SetConfig+0x8a>
 800516a:	687b      	ldr	r3, [r7, #4]
 800516c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005170:	d017      	beq.n	80051a2 <TIM_Base_SetConfig+0x8a>
 8005172:	687b      	ldr	r3, [r7, #4]
 8005174:	4a22      	ldr	r2, [pc, #136]	; (8005200 <TIM_Base_SetConfig+0xe8>)
 8005176:	4293      	cmp	r3, r2
 8005178:	d013      	beq.n	80051a2 <TIM_Base_SetConfig+0x8a>
 800517a:	687b      	ldr	r3, [r7, #4]
 800517c:	4a21      	ldr	r2, [pc, #132]	; (8005204 <TIM_Base_SetConfig+0xec>)
 800517e:	4293      	cmp	r3, r2
 8005180:	d00f      	beq.n	80051a2 <TIM_Base_SetConfig+0x8a>
 8005182:	687b      	ldr	r3, [r7, #4]
 8005184:	4a20      	ldr	r2, [pc, #128]	; (8005208 <TIM_Base_SetConfig+0xf0>)
 8005186:	4293      	cmp	r3, r2
 8005188:	d00b      	beq.n	80051a2 <TIM_Base_SetConfig+0x8a>
 800518a:	687b      	ldr	r3, [r7, #4]
 800518c:	4a1f      	ldr	r2, [pc, #124]	; (800520c <TIM_Base_SetConfig+0xf4>)
 800518e:	4293      	cmp	r3, r2
 8005190:	d007      	beq.n	80051a2 <TIM_Base_SetConfig+0x8a>
 8005192:	687b      	ldr	r3, [r7, #4]
 8005194:	4a1e      	ldr	r2, [pc, #120]	; (8005210 <TIM_Base_SetConfig+0xf8>)
 8005196:	4293      	cmp	r3, r2
 8005198:	d003      	beq.n	80051a2 <TIM_Base_SetConfig+0x8a>
 800519a:	687b      	ldr	r3, [r7, #4]
 800519c:	4a1d      	ldr	r2, [pc, #116]	; (8005214 <TIM_Base_SetConfig+0xfc>)
 800519e:	4293      	cmp	r3, r2
 80051a0:	d108      	bne.n	80051b4 <TIM_Base_SetConfig+0x9c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80051a2:	68fb      	ldr	r3, [r7, #12]
 80051a4:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80051a8:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80051aa:	683b      	ldr	r3, [r7, #0]
 80051ac:	68db      	ldr	r3, [r3, #12]
 80051ae:	68fa      	ldr	r2, [r7, #12]
 80051b0:	4313      	orrs	r3, r2
 80051b2:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80051b4:	68fb      	ldr	r3, [r7, #12]
 80051b6:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 80051ba:	683b      	ldr	r3, [r7, #0]
 80051bc:	695b      	ldr	r3, [r3, #20]
 80051be:	4313      	orrs	r3, r2
 80051c0:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80051c2:	687b      	ldr	r3, [r7, #4]
 80051c4:	68fa      	ldr	r2, [r7, #12]
 80051c6:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80051c8:	683b      	ldr	r3, [r7, #0]
 80051ca:	689a      	ldr	r2, [r3, #8]
 80051cc:	687b      	ldr	r3, [r7, #4]
 80051ce:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80051d0:	683b      	ldr	r3, [r7, #0]
 80051d2:	681a      	ldr	r2, [r3, #0]
 80051d4:	687b      	ldr	r3, [r7, #4]
 80051d6:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80051d8:	687b      	ldr	r3, [r7, #4]
 80051da:	4a08      	ldr	r2, [pc, #32]	; (80051fc <TIM_Base_SetConfig+0xe4>)
 80051dc:	4293      	cmp	r3, r2
 80051de:	d103      	bne.n	80051e8 <TIM_Base_SetConfig+0xd0>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80051e0:	683b      	ldr	r3, [r7, #0]
 80051e2:	691a      	ldr	r2, [r3, #16]
 80051e4:	687b      	ldr	r3, [r7, #4]
 80051e6:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80051e8:	687b      	ldr	r3, [r7, #4]
 80051ea:	2201      	movs	r2, #1
 80051ec:	615a      	str	r2, [r3, #20]
}
 80051ee:	bf00      	nop
 80051f0:	3714      	adds	r7, #20
 80051f2:	46bd      	mov	sp, r7
 80051f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051f8:	4770      	bx	lr
 80051fa:	bf00      	nop
 80051fc:	40010000 	.word	0x40010000
 8005200:	40000400 	.word	0x40000400
 8005204:	40000800 	.word	0x40000800
 8005208:	40000c00 	.word	0x40000c00
 800520c:	40014000 	.word	0x40014000
 8005210:	40014400 	.word	0x40014400
 8005214:	40014800 	.word	0x40014800

08005218 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8005218:	b480      	push	{r7}
 800521a:	b087      	sub	sp, #28
 800521c:	af00      	add	r7, sp, #0
 800521e:	6078      	str	r0, [r7, #4]
 8005220:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8005222:	687b      	ldr	r3, [r7, #4]
 8005224:	6a1b      	ldr	r3, [r3, #32]
 8005226:	f023 0201 	bic.w	r2, r3, #1
 800522a:	687b      	ldr	r3, [r7, #4]
 800522c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800522e:	687b      	ldr	r3, [r7, #4]
 8005230:	6a1b      	ldr	r3, [r3, #32]
 8005232:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005234:	687b      	ldr	r3, [r7, #4]
 8005236:	685b      	ldr	r3, [r3, #4]
 8005238:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800523a:	687b      	ldr	r3, [r7, #4]
 800523c:	699b      	ldr	r3, [r3, #24]
 800523e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8005240:	68fb      	ldr	r3, [r7, #12]
 8005242:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005246:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8005248:	68fb      	ldr	r3, [r7, #12]
 800524a:	f023 0303 	bic.w	r3, r3, #3
 800524e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8005250:	683b      	ldr	r3, [r7, #0]
 8005252:	681b      	ldr	r3, [r3, #0]
 8005254:	68fa      	ldr	r2, [r7, #12]
 8005256:	4313      	orrs	r3, r2
 8005258:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 800525a:	697b      	ldr	r3, [r7, #20]
 800525c:	f023 0302 	bic.w	r3, r3, #2
 8005260:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8005262:	683b      	ldr	r3, [r7, #0]
 8005264:	689b      	ldr	r3, [r3, #8]
 8005266:	697a      	ldr	r2, [r7, #20]
 8005268:	4313      	orrs	r3, r2
 800526a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 800526c:	687b      	ldr	r3, [r7, #4]
 800526e:	4a1c      	ldr	r2, [pc, #112]	; (80052e0 <TIM_OC1_SetConfig+0xc8>)
 8005270:	4293      	cmp	r3, r2
 8005272:	d10c      	bne.n	800528e <TIM_OC1_SetConfig+0x76>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8005274:	697b      	ldr	r3, [r7, #20]
 8005276:	f023 0308 	bic.w	r3, r3, #8
 800527a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 800527c:	683b      	ldr	r3, [r7, #0]
 800527e:	68db      	ldr	r3, [r3, #12]
 8005280:	697a      	ldr	r2, [r7, #20]
 8005282:	4313      	orrs	r3, r2
 8005284:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8005286:	697b      	ldr	r3, [r7, #20]
 8005288:	f023 0304 	bic.w	r3, r3, #4
 800528c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800528e:	687b      	ldr	r3, [r7, #4]
 8005290:	4a13      	ldr	r2, [pc, #76]	; (80052e0 <TIM_OC1_SetConfig+0xc8>)
 8005292:	4293      	cmp	r3, r2
 8005294:	d111      	bne.n	80052ba <TIM_OC1_SetConfig+0xa2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8005296:	693b      	ldr	r3, [r7, #16]
 8005298:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800529c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800529e:	693b      	ldr	r3, [r7, #16]
 80052a0:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 80052a4:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 80052a6:	683b      	ldr	r3, [r7, #0]
 80052a8:	695b      	ldr	r3, [r3, #20]
 80052aa:	693a      	ldr	r2, [r7, #16]
 80052ac:	4313      	orrs	r3, r2
 80052ae:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 80052b0:	683b      	ldr	r3, [r7, #0]
 80052b2:	699b      	ldr	r3, [r3, #24]
 80052b4:	693a      	ldr	r2, [r7, #16]
 80052b6:	4313      	orrs	r3, r2
 80052b8:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80052ba:	687b      	ldr	r3, [r7, #4]
 80052bc:	693a      	ldr	r2, [r7, #16]
 80052be:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80052c0:	687b      	ldr	r3, [r7, #4]
 80052c2:	68fa      	ldr	r2, [r7, #12]
 80052c4:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 80052c6:	683b      	ldr	r3, [r7, #0]
 80052c8:	685a      	ldr	r2, [r3, #4]
 80052ca:	687b      	ldr	r3, [r7, #4]
 80052cc:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80052ce:	687b      	ldr	r3, [r7, #4]
 80052d0:	697a      	ldr	r2, [r7, #20]
 80052d2:	621a      	str	r2, [r3, #32]
}
 80052d4:	bf00      	nop
 80052d6:	371c      	adds	r7, #28
 80052d8:	46bd      	mov	sp, r7
 80052da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052de:	4770      	bx	lr
 80052e0:	40010000 	.word	0x40010000

080052e4 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80052e4:	b480      	push	{r7}
 80052e6:	b087      	sub	sp, #28
 80052e8:	af00      	add	r7, sp, #0
 80052ea:	6078      	str	r0, [r7, #4]
 80052ec:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80052ee:	687b      	ldr	r3, [r7, #4]
 80052f0:	6a1b      	ldr	r3, [r3, #32]
 80052f2:	f023 0210 	bic.w	r2, r3, #16
 80052f6:	687b      	ldr	r3, [r7, #4]
 80052f8:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80052fa:	687b      	ldr	r3, [r7, #4]
 80052fc:	6a1b      	ldr	r3, [r3, #32]
 80052fe:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005300:	687b      	ldr	r3, [r7, #4]
 8005302:	685b      	ldr	r3, [r3, #4]
 8005304:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8005306:	687b      	ldr	r3, [r7, #4]
 8005308:	699b      	ldr	r3, [r3, #24]
 800530a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 800530c:	68fb      	ldr	r3, [r7, #12]
 800530e:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8005312:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8005314:	68fb      	ldr	r3, [r7, #12]
 8005316:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800531a:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800531c:	683b      	ldr	r3, [r7, #0]
 800531e:	681b      	ldr	r3, [r3, #0]
 8005320:	021b      	lsls	r3, r3, #8
 8005322:	68fa      	ldr	r2, [r7, #12]
 8005324:	4313      	orrs	r3, r2
 8005326:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8005328:	697b      	ldr	r3, [r7, #20]
 800532a:	f023 0320 	bic.w	r3, r3, #32
 800532e:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8005330:	683b      	ldr	r3, [r7, #0]
 8005332:	689b      	ldr	r3, [r3, #8]
 8005334:	011b      	lsls	r3, r3, #4
 8005336:	697a      	ldr	r2, [r7, #20]
 8005338:	4313      	orrs	r3, r2
 800533a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 800533c:	687b      	ldr	r3, [r7, #4]
 800533e:	4a1e      	ldr	r2, [pc, #120]	; (80053b8 <TIM_OC2_SetConfig+0xd4>)
 8005340:	4293      	cmp	r3, r2
 8005342:	d10d      	bne.n	8005360 <TIM_OC2_SetConfig+0x7c>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8005344:	697b      	ldr	r3, [r7, #20]
 8005346:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800534a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 800534c:	683b      	ldr	r3, [r7, #0]
 800534e:	68db      	ldr	r3, [r3, #12]
 8005350:	011b      	lsls	r3, r3, #4
 8005352:	697a      	ldr	r2, [r7, #20]
 8005354:	4313      	orrs	r3, r2
 8005356:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8005358:	697b      	ldr	r3, [r7, #20]
 800535a:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800535e:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005360:	687b      	ldr	r3, [r7, #4]
 8005362:	4a15      	ldr	r2, [pc, #84]	; (80053b8 <TIM_OC2_SetConfig+0xd4>)
 8005364:	4293      	cmp	r3, r2
 8005366:	d113      	bne.n	8005390 <TIM_OC2_SetConfig+0xac>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8005368:	693b      	ldr	r3, [r7, #16]
 800536a:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800536e:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8005370:	693b      	ldr	r3, [r7, #16]
 8005372:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8005376:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8005378:	683b      	ldr	r3, [r7, #0]
 800537a:	695b      	ldr	r3, [r3, #20]
 800537c:	009b      	lsls	r3, r3, #2
 800537e:	693a      	ldr	r2, [r7, #16]
 8005380:	4313      	orrs	r3, r2
 8005382:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8005384:	683b      	ldr	r3, [r7, #0]
 8005386:	699b      	ldr	r3, [r3, #24]
 8005388:	009b      	lsls	r3, r3, #2
 800538a:	693a      	ldr	r2, [r7, #16]
 800538c:	4313      	orrs	r3, r2
 800538e:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005390:	687b      	ldr	r3, [r7, #4]
 8005392:	693a      	ldr	r2, [r7, #16]
 8005394:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8005396:	687b      	ldr	r3, [r7, #4]
 8005398:	68fa      	ldr	r2, [r7, #12]
 800539a:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 800539c:	683b      	ldr	r3, [r7, #0]
 800539e:	685a      	ldr	r2, [r3, #4]
 80053a0:	687b      	ldr	r3, [r7, #4]
 80053a2:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80053a4:	687b      	ldr	r3, [r7, #4]
 80053a6:	697a      	ldr	r2, [r7, #20]
 80053a8:	621a      	str	r2, [r3, #32]
}
 80053aa:	bf00      	nop
 80053ac:	371c      	adds	r7, #28
 80053ae:	46bd      	mov	sp, r7
 80053b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053b4:	4770      	bx	lr
 80053b6:	bf00      	nop
 80053b8:	40010000 	.word	0x40010000

080053bc <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80053bc:	b480      	push	{r7}
 80053be:	b087      	sub	sp, #28
 80053c0:	af00      	add	r7, sp, #0
 80053c2:	6078      	str	r0, [r7, #4]
 80053c4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80053c6:	687b      	ldr	r3, [r7, #4]
 80053c8:	6a1b      	ldr	r3, [r3, #32]
 80053ca:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80053ce:	687b      	ldr	r3, [r7, #4]
 80053d0:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80053d2:	687b      	ldr	r3, [r7, #4]
 80053d4:	6a1b      	ldr	r3, [r3, #32]
 80053d6:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80053d8:	687b      	ldr	r3, [r7, #4]
 80053da:	685b      	ldr	r3, [r3, #4]
 80053dc:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80053de:	687b      	ldr	r3, [r7, #4]
 80053e0:	69db      	ldr	r3, [r3, #28]
 80053e2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 80053e4:	68fb      	ldr	r3, [r7, #12]
 80053e6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80053ea:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 80053ec:	68fb      	ldr	r3, [r7, #12]
 80053ee:	f023 0303 	bic.w	r3, r3, #3
 80053f2:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80053f4:	683b      	ldr	r3, [r7, #0]
 80053f6:	681b      	ldr	r3, [r3, #0]
 80053f8:	68fa      	ldr	r2, [r7, #12]
 80053fa:	4313      	orrs	r3, r2
 80053fc:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 80053fe:	697b      	ldr	r3, [r7, #20]
 8005400:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8005404:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8005406:	683b      	ldr	r3, [r7, #0]
 8005408:	689b      	ldr	r3, [r3, #8]
 800540a:	021b      	lsls	r3, r3, #8
 800540c:	697a      	ldr	r2, [r7, #20]
 800540e:	4313      	orrs	r3, r2
 8005410:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8005412:	687b      	ldr	r3, [r7, #4]
 8005414:	4a1d      	ldr	r2, [pc, #116]	; (800548c <TIM_OC3_SetConfig+0xd0>)
 8005416:	4293      	cmp	r3, r2
 8005418:	d10d      	bne.n	8005436 <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 800541a:	697b      	ldr	r3, [r7, #20]
 800541c:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8005420:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8005422:	683b      	ldr	r3, [r7, #0]
 8005424:	68db      	ldr	r3, [r3, #12]
 8005426:	021b      	lsls	r3, r3, #8
 8005428:	697a      	ldr	r2, [r7, #20]
 800542a:	4313      	orrs	r3, r2
 800542c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 800542e:	697b      	ldr	r3, [r7, #20]
 8005430:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8005434:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005436:	687b      	ldr	r3, [r7, #4]
 8005438:	4a14      	ldr	r2, [pc, #80]	; (800548c <TIM_OC3_SetConfig+0xd0>)
 800543a:	4293      	cmp	r3, r2
 800543c:	d113      	bne.n	8005466 <TIM_OC3_SetConfig+0xaa>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 800543e:	693b      	ldr	r3, [r7, #16]
 8005440:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8005444:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8005446:	693b      	ldr	r3, [r7, #16]
 8005448:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800544c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 800544e:	683b      	ldr	r3, [r7, #0]
 8005450:	695b      	ldr	r3, [r3, #20]
 8005452:	011b      	lsls	r3, r3, #4
 8005454:	693a      	ldr	r2, [r7, #16]
 8005456:	4313      	orrs	r3, r2
 8005458:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800545a:	683b      	ldr	r3, [r7, #0]
 800545c:	699b      	ldr	r3, [r3, #24]
 800545e:	011b      	lsls	r3, r3, #4
 8005460:	693a      	ldr	r2, [r7, #16]
 8005462:	4313      	orrs	r3, r2
 8005464:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005466:	687b      	ldr	r3, [r7, #4]
 8005468:	693a      	ldr	r2, [r7, #16]
 800546a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800546c:	687b      	ldr	r3, [r7, #4]
 800546e:	68fa      	ldr	r2, [r7, #12]
 8005470:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8005472:	683b      	ldr	r3, [r7, #0]
 8005474:	685a      	ldr	r2, [r3, #4]
 8005476:	687b      	ldr	r3, [r7, #4]
 8005478:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800547a:	687b      	ldr	r3, [r7, #4]
 800547c:	697a      	ldr	r2, [r7, #20]
 800547e:	621a      	str	r2, [r3, #32]
}
 8005480:	bf00      	nop
 8005482:	371c      	adds	r7, #28
 8005484:	46bd      	mov	sp, r7
 8005486:	f85d 7b04 	ldr.w	r7, [sp], #4
 800548a:	4770      	bx	lr
 800548c:	40010000 	.word	0x40010000

08005490 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8005490:	b480      	push	{r7}
 8005492:	b087      	sub	sp, #28
 8005494:	af00      	add	r7, sp, #0
 8005496:	6078      	str	r0, [r7, #4]
 8005498:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800549a:	687b      	ldr	r3, [r7, #4]
 800549c:	6a1b      	ldr	r3, [r3, #32]
 800549e:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 80054a2:	687b      	ldr	r3, [r7, #4]
 80054a4:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80054a6:	687b      	ldr	r3, [r7, #4]
 80054a8:	6a1b      	ldr	r3, [r3, #32]
 80054aa:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80054ac:	687b      	ldr	r3, [r7, #4]
 80054ae:	685b      	ldr	r3, [r3, #4]
 80054b0:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80054b2:	687b      	ldr	r3, [r7, #4]
 80054b4:	69db      	ldr	r3, [r3, #28]
 80054b6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 80054b8:	68fb      	ldr	r3, [r7, #12]
 80054ba:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80054be:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 80054c0:	68fb      	ldr	r3, [r7, #12]
 80054c2:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80054c6:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80054c8:	683b      	ldr	r3, [r7, #0]
 80054ca:	681b      	ldr	r3, [r3, #0]
 80054cc:	021b      	lsls	r3, r3, #8
 80054ce:	68fa      	ldr	r2, [r7, #12]
 80054d0:	4313      	orrs	r3, r2
 80054d2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 80054d4:	693b      	ldr	r3, [r7, #16]
 80054d6:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 80054da:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 80054dc:	683b      	ldr	r3, [r7, #0]
 80054de:	689b      	ldr	r3, [r3, #8]
 80054e0:	031b      	lsls	r3, r3, #12
 80054e2:	693a      	ldr	r2, [r7, #16]
 80054e4:	4313      	orrs	r3, r2
 80054e6:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80054e8:	687b      	ldr	r3, [r7, #4]
 80054ea:	4a10      	ldr	r2, [pc, #64]	; (800552c <TIM_OC4_SetConfig+0x9c>)
 80054ec:	4293      	cmp	r3, r2
 80054ee:	d109      	bne.n	8005504 <TIM_OC4_SetConfig+0x74>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 80054f0:	697b      	ldr	r3, [r7, #20]
 80054f2:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80054f6:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 80054f8:	683b      	ldr	r3, [r7, #0]
 80054fa:	695b      	ldr	r3, [r3, #20]
 80054fc:	019b      	lsls	r3, r3, #6
 80054fe:	697a      	ldr	r2, [r7, #20]
 8005500:	4313      	orrs	r3, r2
 8005502:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005504:	687b      	ldr	r3, [r7, #4]
 8005506:	697a      	ldr	r2, [r7, #20]
 8005508:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800550a:	687b      	ldr	r3, [r7, #4]
 800550c:	68fa      	ldr	r2, [r7, #12]
 800550e:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8005510:	683b      	ldr	r3, [r7, #0]
 8005512:	685a      	ldr	r2, [r3, #4]
 8005514:	687b      	ldr	r3, [r7, #4]
 8005516:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005518:	687b      	ldr	r3, [r7, #4]
 800551a:	693a      	ldr	r2, [r7, #16]
 800551c:	621a      	str	r2, [r3, #32]
}
 800551e:	bf00      	nop
 8005520:	371c      	adds	r7, #28
 8005522:	46bd      	mov	sp, r7
 8005524:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005528:	4770      	bx	lr
 800552a:	bf00      	nop
 800552c:	40010000 	.word	0x40010000

08005530 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8005530:	b480      	push	{r7}
 8005532:	b087      	sub	sp, #28
 8005534:	af00      	add	r7, sp, #0
 8005536:	60f8      	str	r0, [r7, #12]
 8005538:	60b9      	str	r1, [r7, #8]
 800553a:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 800553c:	68bb      	ldr	r3, [r7, #8]
 800553e:	f003 031f 	and.w	r3, r3, #31
 8005542:	2201      	movs	r2, #1
 8005544:	fa02 f303 	lsl.w	r3, r2, r3
 8005548:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 800554a:	68fb      	ldr	r3, [r7, #12]
 800554c:	6a1a      	ldr	r2, [r3, #32]
 800554e:	697b      	ldr	r3, [r7, #20]
 8005550:	43db      	mvns	r3, r3
 8005552:	401a      	ands	r2, r3
 8005554:	68fb      	ldr	r3, [r7, #12]
 8005556:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8005558:	68fb      	ldr	r3, [r7, #12]
 800555a:	6a1a      	ldr	r2, [r3, #32]
 800555c:	68bb      	ldr	r3, [r7, #8]
 800555e:	f003 031f 	and.w	r3, r3, #31
 8005562:	6879      	ldr	r1, [r7, #4]
 8005564:	fa01 f303 	lsl.w	r3, r1, r3
 8005568:	431a      	orrs	r2, r3
 800556a:	68fb      	ldr	r3, [r7, #12]
 800556c:	621a      	str	r2, [r3, #32]
}
 800556e:	bf00      	nop
 8005570:	371c      	adds	r7, #28
 8005572:	46bd      	mov	sp, r7
 8005574:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005578:	4770      	bx	lr
	...

0800557c <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 800557c:	b480      	push	{r7}
 800557e:	b085      	sub	sp, #20
 8005580:	af00      	add	r7, sp, #0
 8005582:	6078      	str	r0, [r7, #4]
 8005584:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8005586:	687b      	ldr	r3, [r7, #4]
 8005588:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800558c:	2b01      	cmp	r3, #1
 800558e:	d101      	bne.n	8005594 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8005590:	2302      	movs	r3, #2
 8005592:	e050      	b.n	8005636 <HAL_TIMEx_MasterConfigSynchronization+0xba>
 8005594:	687b      	ldr	r3, [r7, #4]
 8005596:	2201      	movs	r2, #1
 8005598:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800559c:	687b      	ldr	r3, [r7, #4]
 800559e:	2202      	movs	r2, #2
 80055a0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80055a4:	687b      	ldr	r3, [r7, #4]
 80055a6:	681b      	ldr	r3, [r3, #0]
 80055a8:	685b      	ldr	r3, [r3, #4]
 80055aa:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80055ac:	687b      	ldr	r3, [r7, #4]
 80055ae:	681b      	ldr	r3, [r3, #0]
 80055b0:	689b      	ldr	r3, [r3, #8]
 80055b2:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80055b4:	68fb      	ldr	r3, [r7, #12]
 80055b6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80055ba:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80055bc:	683b      	ldr	r3, [r7, #0]
 80055be:	681b      	ldr	r3, [r3, #0]
 80055c0:	68fa      	ldr	r2, [r7, #12]
 80055c2:	4313      	orrs	r3, r2
 80055c4:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80055c6:	687b      	ldr	r3, [r7, #4]
 80055c8:	681b      	ldr	r3, [r3, #0]
 80055ca:	68fa      	ldr	r2, [r7, #12]
 80055cc:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80055ce:	687b      	ldr	r3, [r7, #4]
 80055d0:	681b      	ldr	r3, [r3, #0]
 80055d2:	4a1c      	ldr	r2, [pc, #112]	; (8005644 <HAL_TIMEx_MasterConfigSynchronization+0xc8>)
 80055d4:	4293      	cmp	r3, r2
 80055d6:	d018      	beq.n	800560a <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 80055d8:	687b      	ldr	r3, [r7, #4]
 80055da:	681b      	ldr	r3, [r3, #0]
 80055dc:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80055e0:	d013      	beq.n	800560a <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 80055e2:	687b      	ldr	r3, [r7, #4]
 80055e4:	681b      	ldr	r3, [r3, #0]
 80055e6:	4a18      	ldr	r2, [pc, #96]	; (8005648 <HAL_TIMEx_MasterConfigSynchronization+0xcc>)
 80055e8:	4293      	cmp	r3, r2
 80055ea:	d00e      	beq.n	800560a <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 80055ec:	687b      	ldr	r3, [r7, #4]
 80055ee:	681b      	ldr	r3, [r3, #0]
 80055f0:	4a16      	ldr	r2, [pc, #88]	; (800564c <HAL_TIMEx_MasterConfigSynchronization+0xd0>)
 80055f2:	4293      	cmp	r3, r2
 80055f4:	d009      	beq.n	800560a <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 80055f6:	687b      	ldr	r3, [r7, #4]
 80055f8:	681b      	ldr	r3, [r3, #0]
 80055fa:	4a15      	ldr	r2, [pc, #84]	; (8005650 <HAL_TIMEx_MasterConfigSynchronization+0xd4>)
 80055fc:	4293      	cmp	r3, r2
 80055fe:	d004      	beq.n	800560a <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8005600:	687b      	ldr	r3, [r7, #4]
 8005602:	681b      	ldr	r3, [r3, #0]
 8005604:	4a13      	ldr	r2, [pc, #76]	; (8005654 <HAL_TIMEx_MasterConfigSynchronization+0xd8>)
 8005606:	4293      	cmp	r3, r2
 8005608:	d10c      	bne.n	8005624 <HAL_TIMEx_MasterConfigSynchronization+0xa8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800560a:	68bb      	ldr	r3, [r7, #8]
 800560c:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8005610:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8005612:	683b      	ldr	r3, [r7, #0]
 8005614:	685b      	ldr	r3, [r3, #4]
 8005616:	68ba      	ldr	r2, [r7, #8]
 8005618:	4313      	orrs	r3, r2
 800561a:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800561c:	687b      	ldr	r3, [r7, #4]
 800561e:	681b      	ldr	r3, [r3, #0]
 8005620:	68ba      	ldr	r2, [r7, #8]
 8005622:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8005624:	687b      	ldr	r3, [r7, #4]
 8005626:	2201      	movs	r2, #1
 8005628:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800562c:	687b      	ldr	r3, [r7, #4]
 800562e:	2200      	movs	r2, #0
 8005630:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8005634:	2300      	movs	r3, #0
}
 8005636:	4618      	mov	r0, r3
 8005638:	3714      	adds	r7, #20
 800563a:	46bd      	mov	sp, r7
 800563c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005640:	4770      	bx	lr
 8005642:	bf00      	nop
 8005644:	40010000 	.word	0x40010000
 8005648:	40000400 	.word	0x40000400
 800564c:	40000800 	.word	0x40000800
 8005650:	40000c00 	.word	0x40000c00
 8005654:	40014000 	.word	0x40014000

08005658 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8005658:	b480      	push	{r7}
 800565a:	b083      	sub	sp, #12
 800565c:	af00      	add	r7, sp, #0
 800565e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8005660:	bf00      	nop
 8005662:	370c      	adds	r7, #12
 8005664:	46bd      	mov	sp, r7
 8005666:	f85d 7b04 	ldr.w	r7, [sp], #4
 800566a:	4770      	bx	lr

0800566c <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800566c:	b480      	push	{r7}
 800566e:	b083      	sub	sp, #12
 8005670:	af00      	add	r7, sp, #0
 8005672:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8005674:	bf00      	nop
 8005676:	370c      	adds	r7, #12
 8005678:	46bd      	mov	sp, r7
 800567a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800567e:	4770      	bx	lr

08005680 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8005680:	b580      	push	{r7, lr}
 8005682:	b082      	sub	sp, #8
 8005684:	af00      	add	r7, sp, #0
 8005686:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8005688:	687b      	ldr	r3, [r7, #4]
 800568a:	2b00      	cmp	r3, #0
 800568c:	d101      	bne.n	8005692 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800568e:	2301      	movs	r3, #1
 8005690:	e03f      	b.n	8005712 <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8005692:	687b      	ldr	r3, [r7, #4]
 8005694:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005698:	b2db      	uxtb	r3, r3
 800569a:	2b00      	cmp	r3, #0
 800569c:	d106      	bne.n	80056ac <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800569e:	687b      	ldr	r3, [r7, #4]
 80056a0:	2200      	movs	r2, #0
 80056a2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80056a6:	6878      	ldr	r0, [r7, #4]
 80056a8:	f7fd fac6 	bl	8002c38 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80056ac:	687b      	ldr	r3, [r7, #4]
 80056ae:	2224      	movs	r2, #36	; 0x24
 80056b0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 80056b4:	687b      	ldr	r3, [r7, #4]
 80056b6:	681b      	ldr	r3, [r3, #0]
 80056b8:	68da      	ldr	r2, [r3, #12]
 80056ba:	687b      	ldr	r3, [r7, #4]
 80056bc:	681b      	ldr	r3, [r3, #0]
 80056be:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 80056c2:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 80056c4:	6878      	ldr	r0, [r7, #4]
 80056c6:	f000 fe69 	bl	800639c <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80056ca:	687b      	ldr	r3, [r7, #4]
 80056cc:	681b      	ldr	r3, [r3, #0]
 80056ce:	691a      	ldr	r2, [r3, #16]
 80056d0:	687b      	ldr	r3, [r7, #4]
 80056d2:	681b      	ldr	r3, [r3, #0]
 80056d4:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 80056d8:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80056da:	687b      	ldr	r3, [r7, #4]
 80056dc:	681b      	ldr	r3, [r3, #0]
 80056de:	695a      	ldr	r2, [r3, #20]
 80056e0:	687b      	ldr	r3, [r7, #4]
 80056e2:	681b      	ldr	r3, [r3, #0]
 80056e4:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 80056e8:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 80056ea:	687b      	ldr	r3, [r7, #4]
 80056ec:	681b      	ldr	r3, [r3, #0]
 80056ee:	68da      	ldr	r2, [r3, #12]
 80056f0:	687b      	ldr	r3, [r7, #4]
 80056f2:	681b      	ldr	r3, [r3, #0]
 80056f4:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80056f8:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80056fa:	687b      	ldr	r3, [r7, #4]
 80056fc:	2200      	movs	r2, #0
 80056fe:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 8005700:	687b      	ldr	r3, [r7, #4]
 8005702:	2220      	movs	r2, #32
 8005704:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 8005708:	687b      	ldr	r3, [r7, #4]
 800570a:	2220      	movs	r2, #32
 800570c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8005710:	2300      	movs	r3, #0
}
 8005712:	4618      	mov	r0, r3
 8005714:	3708      	adds	r7, #8
 8005716:	46bd      	mov	sp, r7
 8005718:	bd80      	pop	{r7, pc}

0800571a <HAL_UART_Receive_DMA>:
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @note   When the UART parity is enabled (PCE = 1) the received data contains the parity bit.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800571a:	b580      	push	{r7, lr}
 800571c:	b084      	sub	sp, #16
 800571e:	af00      	add	r7, sp, #0
 8005720:	60f8      	str	r0, [r7, #12]
 8005722:	60b9      	str	r1, [r7, #8]
 8005724:	4613      	mov	r3, r2
 8005726:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8005728:	68fb      	ldr	r3, [r7, #12]
 800572a:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800572e:	b2db      	uxtb	r3, r3
 8005730:	2b20      	cmp	r3, #32
 8005732:	d11d      	bne.n	8005770 <HAL_UART_Receive_DMA+0x56>
  {
    if ((pData == NULL) || (Size == 0U))
 8005734:	68bb      	ldr	r3, [r7, #8]
 8005736:	2b00      	cmp	r3, #0
 8005738:	d002      	beq.n	8005740 <HAL_UART_Receive_DMA+0x26>
 800573a:	88fb      	ldrh	r3, [r7, #6]
 800573c:	2b00      	cmp	r3, #0
 800573e:	d101      	bne.n	8005744 <HAL_UART_Receive_DMA+0x2a>
    {
      return HAL_ERROR;
 8005740:	2301      	movs	r3, #1
 8005742:	e016      	b.n	8005772 <HAL_UART_Receive_DMA+0x58>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8005744:	68fb      	ldr	r3, [r7, #12]
 8005746:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800574a:	2b01      	cmp	r3, #1
 800574c:	d101      	bne.n	8005752 <HAL_UART_Receive_DMA+0x38>
 800574e:	2302      	movs	r3, #2
 8005750:	e00f      	b.n	8005772 <HAL_UART_Receive_DMA+0x58>
 8005752:	68fb      	ldr	r3, [r7, #12]
 8005754:	2201      	movs	r2, #1
 8005756:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800575a:	68fb      	ldr	r3, [r7, #12]
 800575c:	2200      	movs	r2, #0
 800575e:	631a      	str	r2, [r3, #48]	; 0x30

    return (UART_Start_Receive_DMA(huart, pData, Size));
 8005760:	88fb      	ldrh	r3, [r7, #6]
 8005762:	461a      	mov	r2, r3
 8005764:	68b9      	ldr	r1, [r7, #8]
 8005766:	68f8      	ldr	r0, [r7, #12]
 8005768:	f000 fbb8 	bl	8005edc <UART_Start_Receive_DMA>
 800576c:	4603      	mov	r3, r0
 800576e:	e000      	b.n	8005772 <HAL_UART_Receive_DMA+0x58>
  }
  else
  {
    return HAL_BUSY;
 8005770:	2302      	movs	r3, #2
  }
}
 8005772:	4618      	mov	r0, r3
 8005774:	3710      	adds	r7, #16
 8005776:	46bd      	mov	sp, r7
 8005778:	bd80      	pop	{r7, pc}
	...

0800577c <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 800577c:	b580      	push	{r7, lr}
 800577e:	b0ba      	sub	sp, #232	; 0xe8
 8005780:	af00      	add	r7, sp, #0
 8005782:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8005784:	687b      	ldr	r3, [r7, #4]
 8005786:	681b      	ldr	r3, [r3, #0]
 8005788:	681b      	ldr	r3, [r3, #0]
 800578a:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800578e:	687b      	ldr	r3, [r7, #4]
 8005790:	681b      	ldr	r3, [r3, #0]
 8005792:	68db      	ldr	r3, [r3, #12]
 8005794:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8005798:	687b      	ldr	r3, [r7, #4]
 800579a:	681b      	ldr	r3, [r3, #0]
 800579c:	695b      	ldr	r3, [r3, #20]
 800579e:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
  uint32_t errorflags = 0x00U;
 80057a2:	2300      	movs	r3, #0
 80057a4:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  uint32_t dmarequest = 0x00U;
 80057a8:	2300      	movs	r3, #0
 80057aa:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 80057ae:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80057b2:	f003 030f 	and.w	r3, r3, #15
 80057b6:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == RESET)
 80057ba:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 80057be:	2b00      	cmp	r3, #0
 80057c0:	d10f      	bne.n	80057e2 <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80057c2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80057c6:	f003 0320 	and.w	r3, r3, #32
 80057ca:	2b00      	cmp	r3, #0
 80057cc:	d009      	beq.n	80057e2 <HAL_UART_IRQHandler+0x66>
 80057ce:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80057d2:	f003 0320 	and.w	r3, r3, #32
 80057d6:	2b00      	cmp	r3, #0
 80057d8:	d003      	beq.n	80057e2 <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 80057da:	6878      	ldr	r0, [r7, #4]
 80057dc:	f000 fd23 	bl	8006226 <UART_Receive_IT>
      return;
 80057e0:	e256      	b.n	8005c90 <HAL_UART_IRQHandler+0x514>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 80057e2:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 80057e6:	2b00      	cmp	r3, #0
 80057e8:	f000 80de 	beq.w	80059a8 <HAL_UART_IRQHandler+0x22c>
 80057ec:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80057f0:	f003 0301 	and.w	r3, r3, #1
 80057f4:	2b00      	cmp	r3, #0
 80057f6:	d106      	bne.n	8005806 <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 80057f8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80057fc:	f403 7390 	and.w	r3, r3, #288	; 0x120
 8005800:	2b00      	cmp	r3, #0
 8005802:	f000 80d1 	beq.w	80059a8 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8005806:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800580a:	f003 0301 	and.w	r3, r3, #1
 800580e:	2b00      	cmp	r3, #0
 8005810:	d00b      	beq.n	800582a <HAL_UART_IRQHandler+0xae>
 8005812:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8005816:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800581a:	2b00      	cmp	r3, #0
 800581c:	d005      	beq.n	800582a <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800581e:	687b      	ldr	r3, [r7, #4]
 8005820:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005822:	f043 0201 	orr.w	r2, r3, #1
 8005826:	687b      	ldr	r3, [r7, #4]
 8005828:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800582a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800582e:	f003 0304 	and.w	r3, r3, #4
 8005832:	2b00      	cmp	r3, #0
 8005834:	d00b      	beq.n	800584e <HAL_UART_IRQHandler+0xd2>
 8005836:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800583a:	f003 0301 	and.w	r3, r3, #1
 800583e:	2b00      	cmp	r3, #0
 8005840:	d005      	beq.n	800584e <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8005842:	687b      	ldr	r3, [r7, #4]
 8005844:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005846:	f043 0202 	orr.w	r2, r3, #2
 800584a:	687b      	ldr	r3, [r7, #4]
 800584c:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800584e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005852:	f003 0302 	and.w	r3, r3, #2
 8005856:	2b00      	cmp	r3, #0
 8005858:	d00b      	beq.n	8005872 <HAL_UART_IRQHandler+0xf6>
 800585a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800585e:	f003 0301 	and.w	r3, r3, #1
 8005862:	2b00      	cmp	r3, #0
 8005864:	d005      	beq.n	8005872 <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8005866:	687b      	ldr	r3, [r7, #4]
 8005868:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800586a:	f043 0204 	orr.w	r2, r3, #4
 800586e:	687b      	ldr	r3, [r7, #4]
 8005870:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 8005872:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005876:	f003 0308 	and.w	r3, r3, #8
 800587a:	2b00      	cmp	r3, #0
 800587c:	d011      	beq.n	80058a2 <HAL_UART_IRQHandler+0x126>
 800587e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8005882:	f003 0320 	and.w	r3, r3, #32
 8005886:	2b00      	cmp	r3, #0
 8005888:	d105      	bne.n	8005896 <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 800588a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800588e:	f003 0301 	and.w	r3, r3, #1
 8005892:	2b00      	cmp	r3, #0
 8005894:	d005      	beq.n	80058a2 <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8005896:	687b      	ldr	r3, [r7, #4]
 8005898:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800589a:	f043 0208 	orr.w	r2, r3, #8
 800589e:	687b      	ldr	r3, [r7, #4]
 80058a0:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 80058a2:	687b      	ldr	r3, [r7, #4]
 80058a4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80058a6:	2b00      	cmp	r3, #0
 80058a8:	f000 81ed 	beq.w	8005c86 <HAL_UART_IRQHandler+0x50a>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80058ac:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80058b0:	f003 0320 	and.w	r3, r3, #32
 80058b4:	2b00      	cmp	r3, #0
 80058b6:	d008      	beq.n	80058ca <HAL_UART_IRQHandler+0x14e>
 80058b8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80058bc:	f003 0320 	and.w	r3, r3, #32
 80058c0:	2b00      	cmp	r3, #0
 80058c2:	d002      	beq.n	80058ca <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 80058c4:	6878      	ldr	r0, [r7, #4]
 80058c6:	f000 fcae 	bl	8006226 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 80058ca:	687b      	ldr	r3, [r7, #4]
 80058cc:	681b      	ldr	r3, [r3, #0]
 80058ce:	695b      	ldr	r3, [r3, #20]
 80058d0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80058d4:	2b40      	cmp	r3, #64	; 0x40
 80058d6:	bf0c      	ite	eq
 80058d8:	2301      	moveq	r3, #1
 80058da:	2300      	movne	r3, #0
 80058dc:	b2db      	uxtb	r3, r3
 80058de:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 80058e2:	687b      	ldr	r3, [r7, #4]
 80058e4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80058e6:	f003 0308 	and.w	r3, r3, #8
 80058ea:	2b00      	cmp	r3, #0
 80058ec:	d103      	bne.n	80058f6 <HAL_UART_IRQHandler+0x17a>
 80058ee:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 80058f2:	2b00      	cmp	r3, #0
 80058f4:	d04f      	beq.n	8005996 <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 80058f6:	6878      	ldr	r0, [r7, #4]
 80058f8:	f000 fbb6 	bl	8006068 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80058fc:	687b      	ldr	r3, [r7, #4]
 80058fe:	681b      	ldr	r3, [r3, #0]
 8005900:	695b      	ldr	r3, [r3, #20]
 8005902:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005906:	2b40      	cmp	r3, #64	; 0x40
 8005908:	d141      	bne.n	800598e <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800590a:	687b      	ldr	r3, [r7, #4]
 800590c:	681b      	ldr	r3, [r3, #0]
 800590e:	3314      	adds	r3, #20
 8005910:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005914:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8005918:	e853 3f00 	ldrex	r3, [r3]
 800591c:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 8005920:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8005924:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8005928:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 800592c:	687b      	ldr	r3, [r7, #4]
 800592e:	681b      	ldr	r3, [r3, #0]
 8005930:	3314      	adds	r3, #20
 8005932:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 8005936:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 800593a:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800593e:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 8005942:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 8005946:	e841 2300 	strex	r3, r2, [r1]
 800594a:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 800594e:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8005952:	2b00      	cmp	r3, #0
 8005954:	d1d9      	bne.n	800590a <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 8005956:	687b      	ldr	r3, [r7, #4]
 8005958:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800595a:	2b00      	cmp	r3, #0
 800595c:	d013      	beq.n	8005986 <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800595e:	687b      	ldr	r3, [r7, #4]
 8005960:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005962:	4a7d      	ldr	r2, [pc, #500]	; (8005b58 <HAL_UART_IRQHandler+0x3dc>)
 8005964:	651a      	str	r2, [r3, #80]	; 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8005966:	687b      	ldr	r3, [r7, #4]
 8005968:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800596a:	4618      	mov	r0, r3
 800596c:	f7fd fe96 	bl	800369c <HAL_DMA_Abort_IT>
 8005970:	4603      	mov	r3, r0
 8005972:	2b00      	cmp	r3, #0
 8005974:	d016      	beq.n	80059a4 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8005976:	687b      	ldr	r3, [r7, #4]
 8005978:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800597a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800597c:	687a      	ldr	r2, [r7, #4]
 800597e:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8005980:	4610      	mov	r0, r2
 8005982:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005984:	e00e      	b.n	80059a4 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8005986:	6878      	ldr	r0, [r7, #4]
 8005988:	f000 f99a 	bl	8005cc0 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800598c:	e00a      	b.n	80059a4 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800598e:	6878      	ldr	r0, [r7, #4]
 8005990:	f000 f996 	bl	8005cc0 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005994:	e006      	b.n	80059a4 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8005996:	6878      	ldr	r0, [r7, #4]
 8005998:	f000 f992 	bl	8005cc0 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 800599c:	687b      	ldr	r3, [r7, #4]
 800599e:	2200      	movs	r2, #0
 80059a0:	641a      	str	r2, [r3, #64]	; 0x40
      }
    }
    return;
 80059a2:	e170      	b.n	8005c86 <HAL_UART_IRQHandler+0x50a>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80059a4:	bf00      	nop
    return;
 80059a6:	e16e      	b.n	8005c86 <HAL_UART_IRQHandler+0x50a>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80059a8:	687b      	ldr	r3, [r7, #4]
 80059aa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80059ac:	2b01      	cmp	r3, #1
 80059ae:	f040 814a 	bne.w	8005c46 <HAL_UART_IRQHandler+0x4ca>
      && ((isrflags & USART_SR_IDLE) != 0U)
 80059b2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80059b6:	f003 0310 	and.w	r3, r3, #16
 80059ba:	2b00      	cmp	r3, #0
 80059bc:	f000 8143 	beq.w	8005c46 <HAL_UART_IRQHandler+0x4ca>
      && ((cr1its & USART_SR_IDLE) != 0U))
 80059c0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80059c4:	f003 0310 	and.w	r3, r3, #16
 80059c8:	2b00      	cmp	r3, #0
 80059ca:	f000 813c 	beq.w	8005c46 <HAL_UART_IRQHandler+0x4ca>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 80059ce:	2300      	movs	r3, #0
 80059d0:	60bb      	str	r3, [r7, #8]
 80059d2:	687b      	ldr	r3, [r7, #4]
 80059d4:	681b      	ldr	r3, [r3, #0]
 80059d6:	681b      	ldr	r3, [r3, #0]
 80059d8:	60bb      	str	r3, [r7, #8]
 80059da:	687b      	ldr	r3, [r7, #4]
 80059dc:	681b      	ldr	r3, [r3, #0]
 80059de:	685b      	ldr	r3, [r3, #4]
 80059e0:	60bb      	str	r3, [r7, #8]
 80059e2:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80059e4:	687b      	ldr	r3, [r7, #4]
 80059e6:	681b      	ldr	r3, [r3, #0]
 80059e8:	695b      	ldr	r3, [r3, #20]
 80059ea:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80059ee:	2b40      	cmp	r3, #64	; 0x40
 80059f0:	f040 80b4 	bne.w	8005b5c <HAL_UART_IRQHandler+0x3e0>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 80059f4:	687b      	ldr	r3, [r7, #4]
 80059f6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80059f8:	681b      	ldr	r3, [r3, #0]
 80059fa:	685b      	ldr	r3, [r3, #4]
 80059fc:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 8005a00:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 8005a04:	2b00      	cmp	r3, #0
 8005a06:	f000 8140 	beq.w	8005c8a <HAL_UART_IRQHandler+0x50e>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8005a0a:	687b      	ldr	r3, [r7, #4]
 8005a0c:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8005a0e:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8005a12:	429a      	cmp	r2, r3
 8005a14:	f080 8139 	bcs.w	8005c8a <HAL_UART_IRQHandler+0x50e>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8005a18:	687b      	ldr	r3, [r7, #4]
 8005a1a:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8005a1e:	85da      	strh	r2, [r3, #46]	; 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8005a20:	687b      	ldr	r3, [r7, #4]
 8005a22:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005a24:	69db      	ldr	r3, [r3, #28]
 8005a26:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8005a2a:	f000 8088 	beq.w	8005b3e <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8005a2e:	687b      	ldr	r3, [r7, #4]
 8005a30:	681b      	ldr	r3, [r3, #0]
 8005a32:	330c      	adds	r3, #12
 8005a34:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005a38:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8005a3c:	e853 3f00 	ldrex	r3, [r3]
 8005a40:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 8005a44:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8005a48:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8005a4c:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8005a50:	687b      	ldr	r3, [r7, #4]
 8005a52:	681b      	ldr	r3, [r3, #0]
 8005a54:	330c      	adds	r3, #12
 8005a56:	f8d7 20b8 	ldr.w	r2, [r7, #184]	; 0xb8
 8005a5a:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 8005a5e:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005a62:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 8005a66:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 8005a6a:	e841 2300 	strex	r3, r2, [r1]
 8005a6e:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 8005a72:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8005a76:	2b00      	cmp	r3, #0
 8005a78:	d1d9      	bne.n	8005a2e <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005a7a:	687b      	ldr	r3, [r7, #4]
 8005a7c:	681b      	ldr	r3, [r3, #0]
 8005a7e:	3314      	adds	r3, #20
 8005a80:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005a82:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8005a84:	e853 3f00 	ldrex	r3, [r3]
 8005a88:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 8005a8a:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8005a8c:	f023 0301 	bic.w	r3, r3, #1
 8005a90:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8005a94:	687b      	ldr	r3, [r7, #4]
 8005a96:	681b      	ldr	r3, [r3, #0]
 8005a98:	3314      	adds	r3, #20
 8005a9a:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 8005a9e:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 8005aa2:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005aa4:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 8005aa6:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 8005aaa:	e841 2300 	strex	r3, r2, [r1]
 8005aae:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 8005ab0:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8005ab2:	2b00      	cmp	r3, #0
 8005ab4:	d1e1      	bne.n	8005a7a <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8005ab6:	687b      	ldr	r3, [r7, #4]
 8005ab8:	681b      	ldr	r3, [r3, #0]
 8005aba:	3314      	adds	r3, #20
 8005abc:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005abe:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8005ac0:	e853 3f00 	ldrex	r3, [r3]
 8005ac4:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 8005ac6:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8005ac8:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8005acc:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8005ad0:	687b      	ldr	r3, [r7, #4]
 8005ad2:	681b      	ldr	r3, [r3, #0]
 8005ad4:	3314      	adds	r3, #20
 8005ad6:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 8005ada:	66fa      	str	r2, [r7, #108]	; 0x6c
 8005adc:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005ade:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 8005ae0:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 8005ae2:	e841 2300 	strex	r3, r2, [r1]
 8005ae6:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 8005ae8:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8005aea:	2b00      	cmp	r3, #0
 8005aec:	d1e3      	bne.n	8005ab6 <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8005aee:	687b      	ldr	r3, [r7, #4]
 8005af0:	2220      	movs	r2, #32
 8005af2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005af6:	687b      	ldr	r3, [r7, #4]
 8005af8:	2200      	movs	r2, #0
 8005afa:	631a      	str	r2, [r3, #48]	; 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005afc:	687b      	ldr	r3, [r7, #4]
 8005afe:	681b      	ldr	r3, [r3, #0]
 8005b00:	330c      	adds	r3, #12
 8005b02:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005b04:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8005b06:	e853 3f00 	ldrex	r3, [r3]
 8005b0a:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 8005b0c:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8005b0e:	f023 0310 	bic.w	r3, r3, #16
 8005b12:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 8005b16:	687b      	ldr	r3, [r7, #4]
 8005b18:	681b      	ldr	r3, [r3, #0]
 8005b1a:	330c      	adds	r3, #12
 8005b1c:	f8d7 20ac 	ldr.w	r2, [r7, #172]	; 0xac
 8005b20:	65ba      	str	r2, [r7, #88]	; 0x58
 8005b22:	657b      	str	r3, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005b24:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8005b26:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8005b28:	e841 2300 	strex	r3, r2, [r1]
 8005b2c:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 8005b2e:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8005b30:	2b00      	cmp	r3, #0
 8005b32:	d1e3      	bne.n	8005afc <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8005b34:	687b      	ldr	r3, [r7, #4]
 8005b36:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005b38:	4618      	mov	r0, r3
 8005b3a:	f7fd fd3f 	bl	80035bc <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8005b3e:	687b      	ldr	r3, [r7, #4]
 8005b40:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8005b42:	687b      	ldr	r3, [r7, #4]
 8005b44:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8005b46:	b29b      	uxth	r3, r3
 8005b48:	1ad3      	subs	r3, r2, r3
 8005b4a:	b29b      	uxth	r3, r3
 8005b4c:	4619      	mov	r1, r3
 8005b4e:	6878      	ldr	r0, [r7, #4]
 8005b50:	f000 f8c0 	bl	8005cd4 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8005b54:	e099      	b.n	8005c8a <HAL_UART_IRQHandler+0x50e>
 8005b56:	bf00      	nop
 8005b58:	0800612f 	.word	0x0800612f
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8005b5c:	687b      	ldr	r3, [r7, #4]
 8005b5e:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8005b60:	687b      	ldr	r3, [r7, #4]
 8005b62:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8005b64:	b29b      	uxth	r3, r3
 8005b66:	1ad3      	subs	r3, r2, r3
 8005b68:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 8005b6c:	687b      	ldr	r3, [r7, #4]
 8005b6e:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8005b70:	b29b      	uxth	r3, r3
 8005b72:	2b00      	cmp	r3, #0
 8005b74:	f000 808b 	beq.w	8005c8e <HAL_UART_IRQHandler+0x512>
          && (nb_rx_data > 0U))
 8005b78:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8005b7c:	2b00      	cmp	r3, #0
 8005b7e:	f000 8086 	beq.w	8005c8e <HAL_UART_IRQHandler+0x512>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8005b82:	687b      	ldr	r3, [r7, #4]
 8005b84:	681b      	ldr	r3, [r3, #0]
 8005b86:	330c      	adds	r3, #12
 8005b88:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005b8a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005b8c:	e853 3f00 	ldrex	r3, [r3]
 8005b90:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8005b92:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005b94:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8005b98:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8005b9c:	687b      	ldr	r3, [r7, #4]
 8005b9e:	681b      	ldr	r3, [r3, #0]
 8005ba0:	330c      	adds	r3, #12
 8005ba2:	f8d7 20c8 	ldr.w	r2, [r7, #200]	; 0xc8
 8005ba6:	647a      	str	r2, [r7, #68]	; 0x44
 8005ba8:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005baa:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8005bac:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8005bae:	e841 2300 	strex	r3, r2, [r1]
 8005bb2:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8005bb4:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8005bb6:	2b00      	cmp	r3, #0
 8005bb8:	d1e3      	bne.n	8005b82 <HAL_UART_IRQHandler+0x406>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005bba:	687b      	ldr	r3, [r7, #4]
 8005bbc:	681b      	ldr	r3, [r3, #0]
 8005bbe:	3314      	adds	r3, #20
 8005bc0:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005bc2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005bc4:	e853 3f00 	ldrex	r3, [r3]
 8005bc8:	623b      	str	r3, [r7, #32]
   return(result);
 8005bca:	6a3b      	ldr	r3, [r7, #32]
 8005bcc:	f023 0301 	bic.w	r3, r3, #1
 8005bd0:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 8005bd4:	687b      	ldr	r3, [r7, #4]
 8005bd6:	681b      	ldr	r3, [r3, #0]
 8005bd8:	3314      	adds	r3, #20
 8005bda:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 8005bde:	633a      	str	r2, [r7, #48]	; 0x30
 8005be0:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005be2:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8005be4:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8005be6:	e841 2300 	strex	r3, r2, [r1]
 8005bea:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8005bec:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005bee:	2b00      	cmp	r3, #0
 8005bf0:	d1e3      	bne.n	8005bba <HAL_UART_IRQHandler+0x43e>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8005bf2:	687b      	ldr	r3, [r7, #4]
 8005bf4:	2220      	movs	r2, #32
 8005bf6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005bfa:	687b      	ldr	r3, [r7, #4]
 8005bfc:	2200      	movs	r2, #0
 8005bfe:	631a      	str	r2, [r3, #48]	; 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005c00:	687b      	ldr	r3, [r7, #4]
 8005c02:	681b      	ldr	r3, [r3, #0]
 8005c04:	330c      	adds	r3, #12
 8005c06:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005c08:	693b      	ldr	r3, [r7, #16]
 8005c0a:	e853 3f00 	ldrex	r3, [r3]
 8005c0e:	60fb      	str	r3, [r7, #12]
   return(result);
 8005c10:	68fb      	ldr	r3, [r7, #12]
 8005c12:	f023 0310 	bic.w	r3, r3, #16
 8005c16:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8005c1a:	687b      	ldr	r3, [r7, #4]
 8005c1c:	681b      	ldr	r3, [r3, #0]
 8005c1e:	330c      	adds	r3, #12
 8005c20:	f8d7 20c0 	ldr.w	r2, [r7, #192]	; 0xc0
 8005c24:	61fa      	str	r2, [r7, #28]
 8005c26:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005c28:	69b9      	ldr	r1, [r7, #24]
 8005c2a:	69fa      	ldr	r2, [r7, #28]
 8005c2c:	e841 2300 	strex	r3, r2, [r1]
 8005c30:	617b      	str	r3, [r7, #20]
   return(result);
 8005c32:	697b      	ldr	r3, [r7, #20]
 8005c34:	2b00      	cmp	r3, #0
 8005c36:	d1e3      	bne.n	8005c00 <HAL_UART_IRQHandler+0x484>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8005c38:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8005c3c:	4619      	mov	r1, r3
 8005c3e:	6878      	ldr	r0, [r7, #4]
 8005c40:	f000 f848 	bl	8005cd4 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8005c44:	e023      	b.n	8005c8e <HAL_UART_IRQHandler+0x512>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8005c46:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005c4a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005c4e:	2b00      	cmp	r3, #0
 8005c50:	d009      	beq.n	8005c66 <HAL_UART_IRQHandler+0x4ea>
 8005c52:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8005c56:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005c5a:	2b00      	cmp	r3, #0
 8005c5c:	d003      	beq.n	8005c66 <HAL_UART_IRQHandler+0x4ea>
  {
    UART_Transmit_IT(huart);
 8005c5e:	6878      	ldr	r0, [r7, #4]
 8005c60:	f000 fa79 	bl	8006156 <UART_Transmit_IT>
    return;
 8005c64:	e014      	b.n	8005c90 <HAL_UART_IRQHandler+0x514>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8005c66:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005c6a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005c6e:	2b00      	cmp	r3, #0
 8005c70:	d00e      	beq.n	8005c90 <HAL_UART_IRQHandler+0x514>
 8005c72:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8005c76:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005c7a:	2b00      	cmp	r3, #0
 8005c7c:	d008      	beq.n	8005c90 <HAL_UART_IRQHandler+0x514>
  {
    UART_EndTransmit_IT(huart);
 8005c7e:	6878      	ldr	r0, [r7, #4]
 8005c80:	f000 fab9 	bl	80061f6 <UART_EndTransmit_IT>
    return;
 8005c84:	e004      	b.n	8005c90 <HAL_UART_IRQHandler+0x514>
    return;
 8005c86:	bf00      	nop
 8005c88:	e002      	b.n	8005c90 <HAL_UART_IRQHandler+0x514>
      return;
 8005c8a:	bf00      	nop
 8005c8c:	e000      	b.n	8005c90 <HAL_UART_IRQHandler+0x514>
      return;
 8005c8e:	bf00      	nop
  }
}
 8005c90:	37e8      	adds	r7, #232	; 0xe8
 8005c92:	46bd      	mov	sp, r7
 8005c94:	bd80      	pop	{r7, pc}
 8005c96:	bf00      	nop

08005c98 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8005c98:	b480      	push	{r7}
 8005c9a:	b083      	sub	sp, #12
 8005c9c:	af00      	add	r7, sp, #0
 8005c9e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8005ca0:	bf00      	nop
 8005ca2:	370c      	adds	r7, #12
 8005ca4:	46bd      	mov	sp, r7
 8005ca6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005caa:	4770      	bx	lr

08005cac <HAL_UART_RxHalfCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 8005cac:	b480      	push	{r7}
 8005cae:	b083      	sub	sp, #12
 8005cb0:	af00      	add	r7, sp, #0
 8005cb2:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback could be implemented in the user file
   */
}
 8005cb4:	bf00      	nop
 8005cb6:	370c      	adds	r7, #12
 8005cb8:	46bd      	mov	sp, r7
 8005cba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005cbe:	4770      	bx	lr

08005cc0 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8005cc0:	b480      	push	{r7}
 8005cc2:	b083      	sub	sp, #12
 8005cc4:	af00      	add	r7, sp, #0
 8005cc6:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8005cc8:	bf00      	nop
 8005cca:	370c      	adds	r7, #12
 8005ccc:	46bd      	mov	sp, r7
 8005cce:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005cd2:	4770      	bx	lr

08005cd4 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8005cd4:	b480      	push	{r7}
 8005cd6:	b083      	sub	sp, #12
 8005cd8:	af00      	add	r7, sp, #0
 8005cda:	6078      	str	r0, [r7, #4]
 8005cdc:	460b      	mov	r3, r1
 8005cde:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8005ce0:	bf00      	nop
 8005ce2:	370c      	adds	r7, #12
 8005ce4:	46bd      	mov	sp, r7
 8005ce6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005cea:	4770      	bx	lr

08005cec <UART_DMAReceiveCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8005cec:	b580      	push	{r7, lr}
 8005cee:	b09c      	sub	sp, #112	; 0x70
 8005cf0:	af00      	add	r7, sp, #0
 8005cf2:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8005cf4:	687b      	ldr	r3, [r7, #4]
 8005cf6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005cf8:	66fb      	str	r3, [r7, #108]	; 0x6c
  /* DMA Normal mode*/
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) == 0U)
 8005cfa:	687b      	ldr	r3, [r7, #4]
 8005cfc:	681b      	ldr	r3, [r3, #0]
 8005cfe:	681b      	ldr	r3, [r3, #0]
 8005d00:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005d04:	2b00      	cmp	r3, #0
 8005d06:	d172      	bne.n	8005dee <UART_DMAReceiveCplt+0x102>
  {
    huart->RxXferCount = 0U;
 8005d08:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005d0a:	2200      	movs	r2, #0
 8005d0c:	85da      	strh	r2, [r3, #46]	; 0x2e

    /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8005d0e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005d10:	681b      	ldr	r3, [r3, #0]
 8005d12:	330c      	adds	r3, #12
 8005d14:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005d16:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8005d18:	e853 3f00 	ldrex	r3, [r3]
 8005d1c:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 8005d1e:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8005d20:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8005d24:	66bb      	str	r3, [r7, #104]	; 0x68
 8005d26:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005d28:	681b      	ldr	r3, [r3, #0]
 8005d2a:	330c      	adds	r3, #12
 8005d2c:	6eba      	ldr	r2, [r7, #104]	; 0x68
 8005d2e:	65ba      	str	r2, [r7, #88]	; 0x58
 8005d30:	657b      	str	r3, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005d32:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8005d34:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8005d36:	e841 2300 	strex	r3, r2, [r1]
 8005d3a:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 8005d3c:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8005d3e:	2b00      	cmp	r3, #0
 8005d40:	d1e5      	bne.n	8005d0e <UART_DMAReceiveCplt+0x22>
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005d42:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005d44:	681b      	ldr	r3, [r3, #0]
 8005d46:	3314      	adds	r3, #20
 8005d48:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005d4a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005d4c:	e853 3f00 	ldrex	r3, [r3]
 8005d50:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8005d52:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005d54:	f023 0301 	bic.w	r3, r3, #1
 8005d58:	667b      	str	r3, [r7, #100]	; 0x64
 8005d5a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005d5c:	681b      	ldr	r3, [r3, #0]
 8005d5e:	3314      	adds	r3, #20
 8005d60:	6e7a      	ldr	r2, [r7, #100]	; 0x64
 8005d62:	647a      	str	r2, [r7, #68]	; 0x44
 8005d64:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005d66:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8005d68:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8005d6a:	e841 2300 	strex	r3, r2, [r1]
 8005d6e:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8005d70:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8005d72:	2b00      	cmp	r3, #0
 8005d74:	d1e5      	bne.n	8005d42 <UART_DMAReceiveCplt+0x56>

    /* Disable the DMA transfer for the receiver request by setting the DMAR bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8005d76:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005d78:	681b      	ldr	r3, [r3, #0]
 8005d7a:	3314      	adds	r3, #20
 8005d7c:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005d7e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005d80:	e853 3f00 	ldrex	r3, [r3]
 8005d84:	623b      	str	r3, [r7, #32]
   return(result);
 8005d86:	6a3b      	ldr	r3, [r7, #32]
 8005d88:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8005d8c:	663b      	str	r3, [r7, #96]	; 0x60
 8005d8e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005d90:	681b      	ldr	r3, [r3, #0]
 8005d92:	3314      	adds	r3, #20
 8005d94:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8005d96:	633a      	str	r2, [r7, #48]	; 0x30
 8005d98:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005d9a:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8005d9c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8005d9e:	e841 2300 	strex	r3, r2, [r1]
 8005da2:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8005da4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005da6:	2b00      	cmp	r3, #0
 8005da8:	d1e5      	bne.n	8005d76 <UART_DMAReceiveCplt+0x8a>

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8005daa:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005dac:	2220      	movs	r2, #32
 8005dae:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* If Reception till IDLE event has been selected, Disable IDLE Interrupt */
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005db2:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005db4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005db6:	2b01      	cmp	r3, #1
 8005db8:	d119      	bne.n	8005dee <UART_DMAReceiveCplt+0x102>
    {
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005dba:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005dbc:	681b      	ldr	r3, [r3, #0]
 8005dbe:	330c      	adds	r3, #12
 8005dc0:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005dc2:	693b      	ldr	r3, [r7, #16]
 8005dc4:	e853 3f00 	ldrex	r3, [r3]
 8005dc8:	60fb      	str	r3, [r7, #12]
   return(result);
 8005dca:	68fb      	ldr	r3, [r7, #12]
 8005dcc:	f023 0310 	bic.w	r3, r3, #16
 8005dd0:	65fb      	str	r3, [r7, #92]	; 0x5c
 8005dd2:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005dd4:	681b      	ldr	r3, [r3, #0]
 8005dd6:	330c      	adds	r3, #12
 8005dd8:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 8005dda:	61fa      	str	r2, [r7, #28]
 8005ddc:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005dde:	69b9      	ldr	r1, [r7, #24]
 8005de0:	69fa      	ldr	r2, [r7, #28]
 8005de2:	e841 2300 	strex	r3, r2, [r1]
 8005de6:	617b      	str	r3, [r7, #20]
   return(result);
 8005de8:	697b      	ldr	r3, [r7, #20]
 8005dea:	2b00      	cmp	r3, #0
 8005dec:	d1e5      	bne.n	8005dba <UART_DMAReceiveCplt+0xce>
    }
  }

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005dee:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005df0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005df2:	2b01      	cmp	r3, #1
 8005df4:	d106      	bne.n	8005e04 <UART_DMAReceiveCplt+0x118>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8005df6:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005df8:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8005dfa:	4619      	mov	r1, r3
 8005dfc:	6ef8      	ldr	r0, [r7, #108]	; 0x6c
 8005dfe:	f7ff ff69 	bl	8005cd4 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx complete callback*/
    HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8005e02:	e002      	b.n	8005e0a <UART_DMAReceiveCplt+0x11e>
    HAL_UART_RxCpltCallback(huart);
 8005e04:	6ef8      	ldr	r0, [r7, #108]	; 0x6c
 8005e06:	f7fb f8d9 	bl	8000fbc <HAL_UART_RxCpltCallback>
}
 8005e0a:	bf00      	nop
 8005e0c:	3770      	adds	r7, #112	; 0x70
 8005e0e:	46bd      	mov	sp, r7
 8005e10:	bd80      	pop	{r7, pc}

08005e12 <UART_DMARxHalfCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8005e12:	b580      	push	{r7, lr}
 8005e14:	b084      	sub	sp, #16
 8005e16:	af00      	add	r7, sp, #0
 8005e18:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8005e1a:	687b      	ldr	r3, [r7, #4]
 8005e1c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005e1e:	60fb      	str	r3, [r7, #12]

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005e20:	68fb      	ldr	r3, [r7, #12]
 8005e22:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005e24:	2b01      	cmp	r3, #1
 8005e26:	d108      	bne.n	8005e3a <UART_DMARxHalfCplt+0x28>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize / 2U);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize / 2U);
 8005e28:	68fb      	ldr	r3, [r7, #12]
 8005e2a:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8005e2c:	085b      	lsrs	r3, r3, #1
 8005e2e:	b29b      	uxth	r3, r3
 8005e30:	4619      	mov	r1, r3
 8005e32:	68f8      	ldr	r0, [r7, #12]
 8005e34:	f7ff ff4e 	bl	8005cd4 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx Half complete callback*/
    HAL_UART_RxHalfCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8005e38:	e002      	b.n	8005e40 <UART_DMARxHalfCplt+0x2e>
    HAL_UART_RxHalfCpltCallback(huart);
 8005e3a:	68f8      	ldr	r0, [r7, #12]
 8005e3c:	f7ff ff36 	bl	8005cac <HAL_UART_RxHalfCpltCallback>
}
 8005e40:	bf00      	nop
 8005e42:	3710      	adds	r7, #16
 8005e44:	46bd      	mov	sp, r7
 8005e46:	bd80      	pop	{r7, pc}

08005e48 <UART_DMAError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 8005e48:	b580      	push	{r7, lr}
 8005e4a:	b084      	sub	sp, #16
 8005e4c:	af00      	add	r7, sp, #0
 8005e4e:	6078      	str	r0, [r7, #4]
  uint32_t dmarequest = 0x00U;
 8005e50:	2300      	movs	r3, #0
 8005e52:	60fb      	str	r3, [r7, #12]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8005e54:	687b      	ldr	r3, [r7, #4]
 8005e56:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005e58:	60bb      	str	r3, [r7, #8]

  /* Stop UART DMA Tx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT);
 8005e5a:	68bb      	ldr	r3, [r7, #8]
 8005e5c:	681b      	ldr	r3, [r3, #0]
 8005e5e:	695b      	ldr	r3, [r3, #20]
 8005e60:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005e64:	2b80      	cmp	r3, #128	; 0x80
 8005e66:	bf0c      	ite	eq
 8005e68:	2301      	moveq	r3, #1
 8005e6a:	2300      	movne	r3, #0
 8005e6c:	b2db      	uxtb	r3, r3
 8005e6e:	60fb      	str	r3, [r7, #12]
  if ((huart->gState == HAL_UART_STATE_BUSY_TX) && dmarequest)
 8005e70:	68bb      	ldr	r3, [r7, #8]
 8005e72:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005e76:	b2db      	uxtb	r3, r3
 8005e78:	2b21      	cmp	r3, #33	; 0x21
 8005e7a:	d108      	bne.n	8005e8e <UART_DMAError+0x46>
 8005e7c:	68fb      	ldr	r3, [r7, #12]
 8005e7e:	2b00      	cmp	r3, #0
 8005e80:	d005      	beq.n	8005e8e <UART_DMAError+0x46>
  {
    huart->TxXferCount = 0x00U;
 8005e82:	68bb      	ldr	r3, [r7, #8]
 8005e84:	2200      	movs	r2, #0
 8005e86:	84da      	strh	r2, [r3, #38]	; 0x26
    UART_EndTxTransfer(huart);
 8005e88:	68b8      	ldr	r0, [r7, #8]
 8005e8a:	f000 f8c5 	bl	8006018 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8005e8e:	68bb      	ldr	r3, [r7, #8]
 8005e90:	681b      	ldr	r3, [r3, #0]
 8005e92:	695b      	ldr	r3, [r3, #20]
 8005e94:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005e98:	2b40      	cmp	r3, #64	; 0x40
 8005e9a:	bf0c      	ite	eq
 8005e9c:	2301      	moveq	r3, #1
 8005e9e:	2300      	movne	r3, #0
 8005ea0:	b2db      	uxtb	r3, r3
 8005ea2:	60fb      	str	r3, [r7, #12]
  if ((huart->RxState == HAL_UART_STATE_BUSY_RX) && dmarequest)
 8005ea4:	68bb      	ldr	r3, [r7, #8]
 8005ea6:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8005eaa:	b2db      	uxtb	r3, r3
 8005eac:	2b22      	cmp	r3, #34	; 0x22
 8005eae:	d108      	bne.n	8005ec2 <UART_DMAError+0x7a>
 8005eb0:	68fb      	ldr	r3, [r7, #12]
 8005eb2:	2b00      	cmp	r3, #0
 8005eb4:	d005      	beq.n	8005ec2 <UART_DMAError+0x7a>
  {
    huart->RxXferCount = 0x00U;
 8005eb6:	68bb      	ldr	r3, [r7, #8]
 8005eb8:	2200      	movs	r2, #0
 8005eba:	85da      	strh	r2, [r3, #46]	; 0x2e
    UART_EndRxTransfer(huart);
 8005ebc:	68b8      	ldr	r0, [r7, #8]
 8005ebe:	f000 f8d3 	bl	8006068 <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 8005ec2:	68bb      	ldr	r3, [r7, #8]
 8005ec4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005ec6:	f043 0210 	orr.w	r2, r3, #16
 8005eca:	68bb      	ldr	r3, [r7, #8]
 8005ecc:	641a      	str	r2, [r3, #64]	; 0x40
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8005ece:	68b8      	ldr	r0, [r7, #8]
 8005ed0:	f7ff fef6 	bl	8005cc0 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8005ed4:	bf00      	nop
 8005ed6:	3710      	adds	r7, #16
 8005ed8:	46bd      	mov	sp, r7
 8005eda:	bd80      	pop	{r7, pc}

08005edc <UART_Start_Receive_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8005edc:	b580      	push	{r7, lr}
 8005ede:	b098      	sub	sp, #96	; 0x60
 8005ee0:	af00      	add	r7, sp, #0
 8005ee2:	60f8      	str	r0, [r7, #12]
 8005ee4:	60b9      	str	r1, [r7, #8]
 8005ee6:	4613      	mov	r3, r2
 8005ee8:	80fb      	strh	r3, [r7, #6]
  uint32_t *tmp;

  huart->pRxBuffPtr = pData;
 8005eea:	68ba      	ldr	r2, [r7, #8]
 8005eec:	68fb      	ldr	r3, [r7, #12]
 8005eee:	629a      	str	r2, [r3, #40]	; 0x28
  huart->RxXferSize = Size;
 8005ef0:	68fb      	ldr	r3, [r7, #12]
 8005ef2:	88fa      	ldrh	r2, [r7, #6]
 8005ef4:	859a      	strh	r2, [r3, #44]	; 0x2c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005ef6:	68fb      	ldr	r3, [r7, #12]
 8005ef8:	2200      	movs	r2, #0
 8005efa:	641a      	str	r2, [r3, #64]	; 0x40
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8005efc:	68fb      	ldr	r3, [r7, #12]
 8005efe:	2222      	movs	r2, #34	; 0x22
 8005f00:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  /* Set the UART DMA transfer complete callback */
  huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 8005f04:	68fb      	ldr	r3, [r7, #12]
 8005f06:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005f08:	4a40      	ldr	r2, [pc, #256]	; (800600c <UART_Start_Receive_DMA+0x130>)
 8005f0a:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Set the UART DMA Half transfer complete callback */
  huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 8005f0c:	68fb      	ldr	r3, [r7, #12]
 8005f0e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005f10:	4a3f      	ldr	r2, [pc, #252]	; (8006010 <UART_Start_Receive_DMA+0x134>)
 8005f12:	641a      	str	r2, [r3, #64]	; 0x40

  /* Set the DMA error callback */
  huart->hdmarx->XferErrorCallback = UART_DMAError;
 8005f14:	68fb      	ldr	r3, [r7, #12]
 8005f16:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005f18:	4a3e      	ldr	r2, [pc, #248]	; (8006014 <UART_Start_Receive_DMA+0x138>)
 8005f1a:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Set the DMA abort callback */
  huart->hdmarx->XferAbortCallback = NULL;
 8005f1c:	68fb      	ldr	r3, [r7, #12]
 8005f1e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005f20:	2200      	movs	r2, #0
 8005f22:	651a      	str	r2, [r3, #80]	; 0x50

  /* Enable the DMA stream */
  tmp = (uint32_t *)&pData;
 8005f24:	f107 0308 	add.w	r3, r7, #8
 8005f28:	65fb      	str	r3, [r7, #92]	; 0x5c
  HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->DR, *(uint32_t *)tmp, Size);
 8005f2a:	68fb      	ldr	r3, [r7, #12]
 8005f2c:	6b98      	ldr	r0, [r3, #56]	; 0x38
 8005f2e:	68fb      	ldr	r3, [r7, #12]
 8005f30:	681b      	ldr	r3, [r3, #0]
 8005f32:	3304      	adds	r3, #4
 8005f34:	4619      	mov	r1, r3
 8005f36:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8005f38:	681a      	ldr	r2, [r3, #0]
 8005f3a:	88fb      	ldrh	r3, [r7, #6]
 8005f3c:	f7fd fae6 	bl	800350c <HAL_DMA_Start_IT>

  /* Clear the Overrun flag just before enabling the DMA Rx request: can be mandatory for the second transfer */
  __HAL_UART_CLEAR_OREFLAG(huart);
 8005f40:	2300      	movs	r3, #0
 8005f42:	613b      	str	r3, [r7, #16]
 8005f44:	68fb      	ldr	r3, [r7, #12]
 8005f46:	681b      	ldr	r3, [r3, #0]
 8005f48:	681b      	ldr	r3, [r3, #0]
 8005f4a:	613b      	str	r3, [r7, #16]
 8005f4c:	68fb      	ldr	r3, [r7, #12]
 8005f4e:	681b      	ldr	r3, [r3, #0]
 8005f50:	685b      	ldr	r3, [r3, #4]
 8005f52:	613b      	str	r3, [r7, #16]
 8005f54:	693b      	ldr	r3, [r7, #16]

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8005f56:	68fb      	ldr	r3, [r7, #12]
 8005f58:	2200      	movs	r2, #0
 8005f5a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  if (huart->Init.Parity != UART_PARITY_NONE)
 8005f5e:	68fb      	ldr	r3, [r7, #12]
 8005f60:	691b      	ldr	r3, [r3, #16]
 8005f62:	2b00      	cmp	r3, #0
 8005f64:	d019      	beq.n	8005f9a <UART_Start_Receive_DMA+0xbe>
  {
    /* Enable the UART Parity Error Interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8005f66:	68fb      	ldr	r3, [r7, #12]
 8005f68:	681b      	ldr	r3, [r3, #0]
 8005f6a:	330c      	adds	r3, #12
 8005f6c:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005f6e:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8005f70:	e853 3f00 	ldrex	r3, [r3]
 8005f74:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8005f76:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8005f78:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8005f7c:	65bb      	str	r3, [r7, #88]	; 0x58
 8005f7e:	68fb      	ldr	r3, [r7, #12]
 8005f80:	681b      	ldr	r3, [r3, #0]
 8005f82:	330c      	adds	r3, #12
 8005f84:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8005f86:	64fa      	str	r2, [r7, #76]	; 0x4c
 8005f88:	64bb      	str	r3, [r7, #72]	; 0x48
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005f8a:	6cb9      	ldr	r1, [r7, #72]	; 0x48
 8005f8c:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8005f8e:	e841 2300 	strex	r3, r2, [r1]
 8005f92:	647b      	str	r3, [r7, #68]	; 0x44
   return(result);
 8005f94:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8005f96:	2b00      	cmp	r3, #0
 8005f98:	d1e5      	bne.n	8005f66 <UART_Start_Receive_DMA+0x8a>
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005f9a:	68fb      	ldr	r3, [r7, #12]
 8005f9c:	681b      	ldr	r3, [r3, #0]
 8005f9e:	3314      	adds	r3, #20
 8005fa0:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005fa2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005fa4:	e853 3f00 	ldrex	r3, [r3]
 8005fa8:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8005faa:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005fac:	f043 0301 	orr.w	r3, r3, #1
 8005fb0:	657b      	str	r3, [r7, #84]	; 0x54
 8005fb2:	68fb      	ldr	r3, [r7, #12]
 8005fb4:	681b      	ldr	r3, [r3, #0]
 8005fb6:	3314      	adds	r3, #20
 8005fb8:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8005fba:	63ba      	str	r2, [r7, #56]	; 0x38
 8005fbc:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005fbe:	6b79      	ldr	r1, [r7, #52]	; 0x34
 8005fc0:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8005fc2:	e841 2300 	strex	r3, r2, [r1]
 8005fc6:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8005fc8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005fca:	2b00      	cmp	r3, #0
 8005fcc:	d1e5      	bne.n	8005f9a <UART_Start_Receive_DMA+0xbe>

  /* Enable the DMA transfer for the receiver request by setting the DMAR bit
  in the UART CR3 register */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8005fce:	68fb      	ldr	r3, [r7, #12]
 8005fd0:	681b      	ldr	r3, [r3, #0]
 8005fd2:	3314      	adds	r3, #20
 8005fd4:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005fd6:	69bb      	ldr	r3, [r7, #24]
 8005fd8:	e853 3f00 	ldrex	r3, [r3]
 8005fdc:	617b      	str	r3, [r7, #20]
   return(result);
 8005fde:	697b      	ldr	r3, [r7, #20]
 8005fe0:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8005fe4:	653b      	str	r3, [r7, #80]	; 0x50
 8005fe6:	68fb      	ldr	r3, [r7, #12]
 8005fe8:	681b      	ldr	r3, [r3, #0]
 8005fea:	3314      	adds	r3, #20
 8005fec:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 8005fee:	627a      	str	r2, [r7, #36]	; 0x24
 8005ff0:	623b      	str	r3, [r7, #32]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005ff2:	6a39      	ldr	r1, [r7, #32]
 8005ff4:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005ff6:	e841 2300 	strex	r3, r2, [r1]
 8005ffa:	61fb      	str	r3, [r7, #28]
   return(result);
 8005ffc:	69fb      	ldr	r3, [r7, #28]
 8005ffe:	2b00      	cmp	r3, #0
 8006000:	d1e5      	bne.n	8005fce <UART_Start_Receive_DMA+0xf2>

  return HAL_OK;
 8006002:	2300      	movs	r3, #0
}
 8006004:	4618      	mov	r0, r3
 8006006:	3760      	adds	r7, #96	; 0x60
 8006008:	46bd      	mov	sp, r7
 800600a:	bd80      	pop	{r7, pc}
 800600c:	08005ced 	.word	0x08005ced
 8006010:	08005e13 	.word	0x08005e13
 8006014:	08005e49 	.word	0x08005e49

08006018 <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 8006018:	b480      	push	{r7}
 800601a:	b089      	sub	sp, #36	; 0x24
 800601c:	af00      	add	r7, sp, #0
 800601e:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE and TCIE interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 8006020:	687b      	ldr	r3, [r7, #4]
 8006022:	681b      	ldr	r3, [r3, #0]
 8006024:	330c      	adds	r3, #12
 8006026:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006028:	68fb      	ldr	r3, [r7, #12]
 800602a:	e853 3f00 	ldrex	r3, [r3]
 800602e:	60bb      	str	r3, [r7, #8]
   return(result);
 8006030:	68bb      	ldr	r3, [r7, #8]
 8006032:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 8006036:	61fb      	str	r3, [r7, #28]
 8006038:	687b      	ldr	r3, [r7, #4]
 800603a:	681b      	ldr	r3, [r3, #0]
 800603c:	330c      	adds	r3, #12
 800603e:	69fa      	ldr	r2, [r7, #28]
 8006040:	61ba      	str	r2, [r7, #24]
 8006042:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006044:	6979      	ldr	r1, [r7, #20]
 8006046:	69ba      	ldr	r2, [r7, #24]
 8006048:	e841 2300 	strex	r3, r2, [r1]
 800604c:	613b      	str	r3, [r7, #16]
   return(result);
 800604e:	693b      	ldr	r3, [r7, #16]
 8006050:	2b00      	cmp	r3, #0
 8006052:	d1e5      	bne.n	8006020 <UART_EndTxTransfer+0x8>

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8006054:	687b      	ldr	r3, [r7, #4]
 8006056:	2220      	movs	r2, #32
 8006058:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
}
 800605c:	bf00      	nop
 800605e:	3724      	adds	r7, #36	; 0x24
 8006060:	46bd      	mov	sp, r7
 8006062:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006066:	4770      	bx	lr

08006068 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8006068:	b480      	push	{r7}
 800606a:	b095      	sub	sp, #84	; 0x54
 800606c:	af00      	add	r7, sp, #0
 800606e:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8006070:	687b      	ldr	r3, [r7, #4]
 8006072:	681b      	ldr	r3, [r3, #0]
 8006074:	330c      	adds	r3, #12
 8006076:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006078:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800607a:	e853 3f00 	ldrex	r3, [r3]
 800607e:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8006080:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006082:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8006086:	64fb      	str	r3, [r7, #76]	; 0x4c
 8006088:	687b      	ldr	r3, [r7, #4]
 800608a:	681b      	ldr	r3, [r3, #0]
 800608c:	330c      	adds	r3, #12
 800608e:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8006090:	643a      	str	r2, [r7, #64]	; 0x40
 8006092:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006094:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8006096:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8006098:	e841 2300 	strex	r3, r2, [r1]
 800609c:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 800609e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80060a0:	2b00      	cmp	r3, #0
 80060a2:	d1e5      	bne.n	8006070 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80060a4:	687b      	ldr	r3, [r7, #4]
 80060a6:	681b      	ldr	r3, [r3, #0]
 80060a8:	3314      	adds	r3, #20
 80060aa:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80060ac:	6a3b      	ldr	r3, [r7, #32]
 80060ae:	e853 3f00 	ldrex	r3, [r3]
 80060b2:	61fb      	str	r3, [r7, #28]
   return(result);
 80060b4:	69fb      	ldr	r3, [r7, #28]
 80060b6:	f023 0301 	bic.w	r3, r3, #1
 80060ba:	64bb      	str	r3, [r7, #72]	; 0x48
 80060bc:	687b      	ldr	r3, [r7, #4]
 80060be:	681b      	ldr	r3, [r3, #0]
 80060c0:	3314      	adds	r3, #20
 80060c2:	6cba      	ldr	r2, [r7, #72]	; 0x48
 80060c4:	62fa      	str	r2, [r7, #44]	; 0x2c
 80060c6:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80060c8:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80060ca:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80060cc:	e841 2300 	strex	r3, r2, [r1]
 80060d0:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 80060d2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80060d4:	2b00      	cmp	r3, #0
 80060d6:	d1e5      	bne.n	80060a4 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80060d8:	687b      	ldr	r3, [r7, #4]
 80060da:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80060dc:	2b01      	cmp	r3, #1
 80060de:	d119      	bne.n	8006114 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80060e0:	687b      	ldr	r3, [r7, #4]
 80060e2:	681b      	ldr	r3, [r3, #0]
 80060e4:	330c      	adds	r3, #12
 80060e6:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80060e8:	68fb      	ldr	r3, [r7, #12]
 80060ea:	e853 3f00 	ldrex	r3, [r3]
 80060ee:	60bb      	str	r3, [r7, #8]
   return(result);
 80060f0:	68bb      	ldr	r3, [r7, #8]
 80060f2:	f023 0310 	bic.w	r3, r3, #16
 80060f6:	647b      	str	r3, [r7, #68]	; 0x44
 80060f8:	687b      	ldr	r3, [r7, #4]
 80060fa:	681b      	ldr	r3, [r3, #0]
 80060fc:	330c      	adds	r3, #12
 80060fe:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8006100:	61ba      	str	r2, [r7, #24]
 8006102:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006104:	6979      	ldr	r1, [r7, #20]
 8006106:	69ba      	ldr	r2, [r7, #24]
 8006108:	e841 2300 	strex	r3, r2, [r1]
 800610c:	613b      	str	r3, [r7, #16]
   return(result);
 800610e:	693b      	ldr	r3, [r7, #16]
 8006110:	2b00      	cmp	r3, #0
 8006112:	d1e5      	bne.n	80060e0 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8006114:	687b      	ldr	r3, [r7, #4]
 8006116:	2220      	movs	r2, #32
 8006118:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800611c:	687b      	ldr	r3, [r7, #4]
 800611e:	2200      	movs	r2, #0
 8006120:	631a      	str	r2, [r3, #48]	; 0x30
}
 8006122:	bf00      	nop
 8006124:	3754      	adds	r7, #84	; 0x54
 8006126:	46bd      	mov	sp, r7
 8006128:	f85d 7b04 	ldr.w	r7, [sp], #4
 800612c:	4770      	bx	lr

0800612e <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800612e:	b580      	push	{r7, lr}
 8006130:	b084      	sub	sp, #16
 8006132:	af00      	add	r7, sp, #0
 8006134:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8006136:	687b      	ldr	r3, [r7, #4]
 8006138:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800613a:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 800613c:	68fb      	ldr	r3, [r7, #12]
 800613e:	2200      	movs	r2, #0
 8006140:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 8006142:	68fb      	ldr	r3, [r7, #12]
 8006144:	2200      	movs	r2, #0
 8006146:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8006148:	68f8      	ldr	r0, [r7, #12]
 800614a:	f7ff fdb9 	bl	8005cc0 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800614e:	bf00      	nop
 8006150:	3710      	adds	r7, #16
 8006152:	46bd      	mov	sp, r7
 8006154:	bd80      	pop	{r7, pc}

08006156 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8006156:	b480      	push	{r7}
 8006158:	b085      	sub	sp, #20
 800615a:	af00      	add	r7, sp, #0
 800615c:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 800615e:	687b      	ldr	r3, [r7, #4]
 8006160:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006164:	b2db      	uxtb	r3, r3
 8006166:	2b21      	cmp	r3, #33	; 0x21
 8006168:	d13e      	bne.n	80061e8 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800616a:	687b      	ldr	r3, [r7, #4]
 800616c:	689b      	ldr	r3, [r3, #8]
 800616e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006172:	d114      	bne.n	800619e <UART_Transmit_IT+0x48>
 8006174:	687b      	ldr	r3, [r7, #4]
 8006176:	691b      	ldr	r3, [r3, #16]
 8006178:	2b00      	cmp	r3, #0
 800617a:	d110      	bne.n	800619e <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 800617c:	687b      	ldr	r3, [r7, #4]
 800617e:	6a1b      	ldr	r3, [r3, #32]
 8006180:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8006182:	68fb      	ldr	r3, [r7, #12]
 8006184:	881b      	ldrh	r3, [r3, #0]
 8006186:	461a      	mov	r2, r3
 8006188:	687b      	ldr	r3, [r7, #4]
 800618a:	681b      	ldr	r3, [r3, #0]
 800618c:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8006190:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 8006192:	687b      	ldr	r3, [r7, #4]
 8006194:	6a1b      	ldr	r3, [r3, #32]
 8006196:	1c9a      	adds	r2, r3, #2
 8006198:	687b      	ldr	r3, [r7, #4]
 800619a:	621a      	str	r2, [r3, #32]
 800619c:	e008      	b.n	80061b0 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 800619e:	687b      	ldr	r3, [r7, #4]
 80061a0:	6a1b      	ldr	r3, [r3, #32]
 80061a2:	1c59      	adds	r1, r3, #1
 80061a4:	687a      	ldr	r2, [r7, #4]
 80061a6:	6211      	str	r1, [r2, #32]
 80061a8:	781a      	ldrb	r2, [r3, #0]
 80061aa:	687b      	ldr	r3, [r7, #4]
 80061ac:	681b      	ldr	r3, [r3, #0]
 80061ae:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 80061b0:	687b      	ldr	r3, [r7, #4]
 80061b2:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 80061b4:	b29b      	uxth	r3, r3
 80061b6:	3b01      	subs	r3, #1
 80061b8:	b29b      	uxth	r3, r3
 80061ba:	687a      	ldr	r2, [r7, #4]
 80061bc:	4619      	mov	r1, r3
 80061be:	84d1      	strh	r1, [r2, #38]	; 0x26
 80061c0:	2b00      	cmp	r3, #0
 80061c2:	d10f      	bne.n	80061e4 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 80061c4:	687b      	ldr	r3, [r7, #4]
 80061c6:	681b      	ldr	r3, [r3, #0]
 80061c8:	68da      	ldr	r2, [r3, #12]
 80061ca:	687b      	ldr	r3, [r7, #4]
 80061cc:	681b      	ldr	r3, [r3, #0]
 80061ce:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80061d2:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 80061d4:	687b      	ldr	r3, [r7, #4]
 80061d6:	681b      	ldr	r3, [r3, #0]
 80061d8:	68da      	ldr	r2, [r3, #12]
 80061da:	687b      	ldr	r3, [r7, #4]
 80061dc:	681b      	ldr	r3, [r3, #0]
 80061de:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80061e2:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 80061e4:	2300      	movs	r3, #0
 80061e6:	e000      	b.n	80061ea <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 80061e8:	2302      	movs	r3, #2
  }
}
 80061ea:	4618      	mov	r0, r3
 80061ec:	3714      	adds	r7, #20
 80061ee:	46bd      	mov	sp, r7
 80061f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80061f4:	4770      	bx	lr

080061f6 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 80061f6:	b580      	push	{r7, lr}
 80061f8:	b082      	sub	sp, #8
 80061fa:	af00      	add	r7, sp, #0
 80061fc:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 80061fe:	687b      	ldr	r3, [r7, #4]
 8006200:	681b      	ldr	r3, [r3, #0]
 8006202:	68da      	ldr	r2, [r3, #12]
 8006204:	687b      	ldr	r3, [r7, #4]
 8006206:	681b      	ldr	r3, [r3, #0]
 8006208:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800620c:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800620e:	687b      	ldr	r3, [r7, #4]
 8006210:	2220      	movs	r2, #32
 8006212:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8006216:	6878      	ldr	r0, [r7, #4]
 8006218:	f7ff fd3e 	bl	8005c98 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 800621c:	2300      	movs	r3, #0
}
 800621e:	4618      	mov	r0, r3
 8006220:	3708      	adds	r7, #8
 8006222:	46bd      	mov	sp, r7
 8006224:	bd80      	pop	{r7, pc}

08006226 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8006226:	b580      	push	{r7, lr}
 8006228:	b08c      	sub	sp, #48	; 0x30
 800622a:	af00      	add	r7, sp, #0
 800622c:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800622e:	687b      	ldr	r3, [r7, #4]
 8006230:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8006234:	b2db      	uxtb	r3, r3
 8006236:	2b22      	cmp	r3, #34	; 0x22
 8006238:	f040 80ab 	bne.w	8006392 <UART_Receive_IT+0x16c>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800623c:	687b      	ldr	r3, [r7, #4]
 800623e:	689b      	ldr	r3, [r3, #8]
 8006240:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006244:	d117      	bne.n	8006276 <UART_Receive_IT+0x50>
 8006246:	687b      	ldr	r3, [r7, #4]
 8006248:	691b      	ldr	r3, [r3, #16]
 800624a:	2b00      	cmp	r3, #0
 800624c:	d113      	bne.n	8006276 <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 800624e:	2300      	movs	r3, #0
 8006250:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 8006252:	687b      	ldr	r3, [r7, #4]
 8006254:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006256:	62bb      	str	r3, [r7, #40]	; 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8006258:	687b      	ldr	r3, [r7, #4]
 800625a:	681b      	ldr	r3, [r3, #0]
 800625c:	685b      	ldr	r3, [r3, #4]
 800625e:	b29b      	uxth	r3, r3
 8006260:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006264:	b29a      	uxth	r2, r3
 8006266:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006268:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 800626a:	687b      	ldr	r3, [r7, #4]
 800626c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800626e:	1c9a      	adds	r2, r3, #2
 8006270:	687b      	ldr	r3, [r7, #4]
 8006272:	629a      	str	r2, [r3, #40]	; 0x28
 8006274:	e026      	b.n	80062c4 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8006276:	687b      	ldr	r3, [r7, #4]
 8006278:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800627a:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits  = NULL;
 800627c:	2300      	movs	r3, #0
 800627e:	62bb      	str	r3, [r7, #40]	; 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8006280:	687b      	ldr	r3, [r7, #4]
 8006282:	689b      	ldr	r3, [r3, #8]
 8006284:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006288:	d007      	beq.n	800629a <UART_Receive_IT+0x74>
 800628a:	687b      	ldr	r3, [r7, #4]
 800628c:	689b      	ldr	r3, [r3, #8]
 800628e:	2b00      	cmp	r3, #0
 8006290:	d10a      	bne.n	80062a8 <UART_Receive_IT+0x82>
 8006292:	687b      	ldr	r3, [r7, #4]
 8006294:	691b      	ldr	r3, [r3, #16]
 8006296:	2b00      	cmp	r3, #0
 8006298:	d106      	bne.n	80062a8 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 800629a:	687b      	ldr	r3, [r7, #4]
 800629c:	681b      	ldr	r3, [r3, #0]
 800629e:	685b      	ldr	r3, [r3, #4]
 80062a0:	b2da      	uxtb	r2, r3
 80062a2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80062a4:	701a      	strb	r2, [r3, #0]
 80062a6:	e008      	b.n	80062ba <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 80062a8:	687b      	ldr	r3, [r7, #4]
 80062aa:	681b      	ldr	r3, [r3, #0]
 80062ac:	685b      	ldr	r3, [r3, #4]
 80062ae:	b2db      	uxtb	r3, r3
 80062b0:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80062b4:	b2da      	uxtb	r2, r3
 80062b6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80062b8:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 80062ba:	687b      	ldr	r3, [r7, #4]
 80062bc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80062be:	1c5a      	adds	r2, r3, #1
 80062c0:	687b      	ldr	r3, [r7, #4]
 80062c2:	629a      	str	r2, [r3, #40]	; 0x28
    }

    if (--huart->RxXferCount == 0U)
 80062c4:	687b      	ldr	r3, [r7, #4]
 80062c6:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 80062c8:	b29b      	uxth	r3, r3
 80062ca:	3b01      	subs	r3, #1
 80062cc:	b29b      	uxth	r3, r3
 80062ce:	687a      	ldr	r2, [r7, #4]
 80062d0:	4619      	mov	r1, r3
 80062d2:	85d1      	strh	r1, [r2, #46]	; 0x2e
 80062d4:	2b00      	cmp	r3, #0
 80062d6:	d15a      	bne.n	800638e <UART_Receive_IT+0x168>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 80062d8:	687b      	ldr	r3, [r7, #4]
 80062da:	681b      	ldr	r3, [r3, #0]
 80062dc:	68da      	ldr	r2, [r3, #12]
 80062de:	687b      	ldr	r3, [r7, #4]
 80062e0:	681b      	ldr	r3, [r3, #0]
 80062e2:	f022 0220 	bic.w	r2, r2, #32
 80062e6:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 80062e8:	687b      	ldr	r3, [r7, #4]
 80062ea:	681b      	ldr	r3, [r3, #0]
 80062ec:	68da      	ldr	r2, [r3, #12]
 80062ee:	687b      	ldr	r3, [r7, #4]
 80062f0:	681b      	ldr	r3, [r3, #0]
 80062f2:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80062f6:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 80062f8:	687b      	ldr	r3, [r7, #4]
 80062fa:	681b      	ldr	r3, [r3, #0]
 80062fc:	695a      	ldr	r2, [r3, #20]
 80062fe:	687b      	ldr	r3, [r7, #4]
 8006300:	681b      	ldr	r3, [r3, #0]
 8006302:	f022 0201 	bic.w	r2, r2, #1
 8006306:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8006308:	687b      	ldr	r3, [r7, #4]
 800630a:	2220      	movs	r2, #32
 800630c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006310:	687b      	ldr	r3, [r7, #4]
 8006312:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006314:	2b01      	cmp	r3, #1
 8006316:	d135      	bne.n	8006384 <UART_Receive_IT+0x15e>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006318:	687b      	ldr	r3, [r7, #4]
 800631a:	2200      	movs	r2, #0
 800631c:	631a      	str	r2, [r3, #48]	; 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800631e:	687b      	ldr	r3, [r7, #4]
 8006320:	681b      	ldr	r3, [r3, #0]
 8006322:	330c      	adds	r3, #12
 8006324:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006326:	697b      	ldr	r3, [r7, #20]
 8006328:	e853 3f00 	ldrex	r3, [r3]
 800632c:	613b      	str	r3, [r7, #16]
   return(result);
 800632e:	693b      	ldr	r3, [r7, #16]
 8006330:	f023 0310 	bic.w	r3, r3, #16
 8006334:	627b      	str	r3, [r7, #36]	; 0x24
 8006336:	687b      	ldr	r3, [r7, #4]
 8006338:	681b      	ldr	r3, [r3, #0]
 800633a:	330c      	adds	r3, #12
 800633c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800633e:	623a      	str	r2, [r7, #32]
 8006340:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006342:	69f9      	ldr	r1, [r7, #28]
 8006344:	6a3a      	ldr	r2, [r7, #32]
 8006346:	e841 2300 	strex	r3, r2, [r1]
 800634a:	61bb      	str	r3, [r7, #24]
   return(result);
 800634c:	69bb      	ldr	r3, [r7, #24]
 800634e:	2b00      	cmp	r3, #0
 8006350:	d1e5      	bne.n	800631e <UART_Receive_IT+0xf8>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 8006352:	687b      	ldr	r3, [r7, #4]
 8006354:	681b      	ldr	r3, [r3, #0]
 8006356:	681b      	ldr	r3, [r3, #0]
 8006358:	f003 0310 	and.w	r3, r3, #16
 800635c:	2b10      	cmp	r3, #16
 800635e:	d10a      	bne.n	8006376 <UART_Receive_IT+0x150>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 8006360:	2300      	movs	r3, #0
 8006362:	60fb      	str	r3, [r7, #12]
 8006364:	687b      	ldr	r3, [r7, #4]
 8006366:	681b      	ldr	r3, [r3, #0]
 8006368:	681b      	ldr	r3, [r3, #0]
 800636a:	60fb      	str	r3, [r7, #12]
 800636c:	687b      	ldr	r3, [r7, #4]
 800636e:	681b      	ldr	r3, [r3, #0]
 8006370:	685b      	ldr	r3, [r3, #4]
 8006372:	60fb      	str	r3, [r7, #12]
 8006374:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8006376:	687b      	ldr	r3, [r7, #4]
 8006378:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 800637a:	4619      	mov	r1, r3
 800637c:	6878      	ldr	r0, [r7, #4]
 800637e:	f7ff fca9 	bl	8005cd4 <HAL_UARTEx_RxEventCallback>
 8006382:	e002      	b.n	800638a <UART_Receive_IT+0x164>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 8006384:	6878      	ldr	r0, [r7, #4]
 8006386:	f7fa fe19 	bl	8000fbc <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 800638a:	2300      	movs	r3, #0
 800638c:	e002      	b.n	8006394 <UART_Receive_IT+0x16e>
    }
    return HAL_OK;
 800638e:	2300      	movs	r3, #0
 8006390:	e000      	b.n	8006394 <UART_Receive_IT+0x16e>
  }
  else
  {
    return HAL_BUSY;
 8006392:	2302      	movs	r3, #2
  }
}
 8006394:	4618      	mov	r0, r3
 8006396:	3730      	adds	r7, #48	; 0x30
 8006398:	46bd      	mov	sp, r7
 800639a:	bd80      	pop	{r7, pc}

0800639c <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 800639c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80063a0:	b0c0      	sub	sp, #256	; 0x100
 80063a2:	af00      	add	r7, sp, #0
 80063a4:	f8c7 00f4 	str.w	r0, [r7, #244]	; 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80063a8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80063ac:	681b      	ldr	r3, [r3, #0]
 80063ae:	691b      	ldr	r3, [r3, #16]
 80063b0:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 80063b4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80063b8:	68d9      	ldr	r1, [r3, #12]
 80063ba:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80063be:	681a      	ldr	r2, [r3, #0]
 80063c0:	ea40 0301 	orr.w	r3, r0, r1
 80063c4:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 80063c6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80063ca:	689a      	ldr	r2, [r3, #8]
 80063cc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80063d0:	691b      	ldr	r3, [r3, #16]
 80063d2:	431a      	orrs	r2, r3
 80063d4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80063d8:	695b      	ldr	r3, [r3, #20]
 80063da:	431a      	orrs	r2, r3
 80063dc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80063e0:	69db      	ldr	r3, [r3, #28]
 80063e2:	4313      	orrs	r3, r2
 80063e4:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
  MODIFY_REG(huart->Instance->CR1,
 80063e8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80063ec:	681b      	ldr	r3, [r3, #0]
 80063ee:	68db      	ldr	r3, [r3, #12]
 80063f0:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 80063f4:	f021 010c 	bic.w	r1, r1, #12
 80063f8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80063fc:	681a      	ldr	r2, [r3, #0]
 80063fe:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 8006402:	430b      	orrs	r3, r1
 8006404:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8006406:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800640a:	681b      	ldr	r3, [r3, #0]
 800640c:	695b      	ldr	r3, [r3, #20]
 800640e:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 8006412:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006416:	6999      	ldr	r1, [r3, #24]
 8006418:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800641c:	681a      	ldr	r2, [r3, #0]
 800641e:	ea40 0301 	orr.w	r3, r0, r1
 8006422:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8006424:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006428:	681a      	ldr	r2, [r3, #0]
 800642a:	4b8f      	ldr	r3, [pc, #572]	; (8006668 <UART_SetConfig+0x2cc>)
 800642c:	429a      	cmp	r2, r3
 800642e:	d005      	beq.n	800643c <UART_SetConfig+0xa0>
 8006430:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006434:	681a      	ldr	r2, [r3, #0]
 8006436:	4b8d      	ldr	r3, [pc, #564]	; (800666c <UART_SetConfig+0x2d0>)
 8006438:	429a      	cmp	r2, r3
 800643a:	d104      	bne.n	8006446 <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 800643c:	f7fe fa0e 	bl	800485c <HAL_RCC_GetPCLK2Freq>
 8006440:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
 8006444:	e003      	b.n	800644e <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8006446:	f7fe f9f5 	bl	8004834 <HAL_RCC_GetPCLK1Freq>
 800644a:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800644e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006452:	69db      	ldr	r3, [r3, #28]
 8006454:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8006458:	f040 810c 	bne.w	8006674 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 800645c:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8006460:	2200      	movs	r2, #0
 8006462:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 8006466:	f8c7 20ec 	str.w	r2, [r7, #236]	; 0xec
 800646a:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	; 0xe8
 800646e:	4622      	mov	r2, r4
 8006470:	462b      	mov	r3, r5
 8006472:	1891      	adds	r1, r2, r2
 8006474:	65b9      	str	r1, [r7, #88]	; 0x58
 8006476:	415b      	adcs	r3, r3
 8006478:	65fb      	str	r3, [r7, #92]	; 0x5c
 800647a:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 800647e:	4621      	mov	r1, r4
 8006480:	eb12 0801 	adds.w	r8, r2, r1
 8006484:	4629      	mov	r1, r5
 8006486:	eb43 0901 	adc.w	r9, r3, r1
 800648a:	f04f 0200 	mov.w	r2, #0
 800648e:	f04f 0300 	mov.w	r3, #0
 8006492:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8006496:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800649a:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800649e:	4690      	mov	r8, r2
 80064a0:	4699      	mov	r9, r3
 80064a2:	4623      	mov	r3, r4
 80064a4:	eb18 0303 	adds.w	r3, r8, r3
 80064a8:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 80064ac:	462b      	mov	r3, r5
 80064ae:	eb49 0303 	adc.w	r3, r9, r3
 80064b2:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 80064b6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80064ba:	685b      	ldr	r3, [r3, #4]
 80064bc:	2200      	movs	r2, #0
 80064be:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 80064c2:	f8c7 20dc 	str.w	r2, [r7, #220]	; 0xdc
 80064c6:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	; 0xd8
 80064ca:	460b      	mov	r3, r1
 80064cc:	18db      	adds	r3, r3, r3
 80064ce:	653b      	str	r3, [r7, #80]	; 0x50
 80064d0:	4613      	mov	r3, r2
 80064d2:	eb42 0303 	adc.w	r3, r2, r3
 80064d6:	657b      	str	r3, [r7, #84]	; 0x54
 80064d8:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 80064dc:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	; 0xe0
 80064e0:	f7fa fbea 	bl	8000cb8 <__aeabi_uldivmod>
 80064e4:	4602      	mov	r2, r0
 80064e6:	460b      	mov	r3, r1
 80064e8:	4b61      	ldr	r3, [pc, #388]	; (8006670 <UART_SetConfig+0x2d4>)
 80064ea:	fba3 2302 	umull	r2, r3, r3, r2
 80064ee:	095b      	lsrs	r3, r3, #5
 80064f0:	011c      	lsls	r4, r3, #4
 80064f2:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80064f6:	2200      	movs	r2, #0
 80064f8:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 80064fc:	f8c7 20d4 	str.w	r2, [r7, #212]	; 0xd4
 8006500:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	; 0xd0
 8006504:	4642      	mov	r2, r8
 8006506:	464b      	mov	r3, r9
 8006508:	1891      	adds	r1, r2, r2
 800650a:	64b9      	str	r1, [r7, #72]	; 0x48
 800650c:	415b      	adcs	r3, r3
 800650e:	64fb      	str	r3, [r7, #76]	; 0x4c
 8006510:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 8006514:	4641      	mov	r1, r8
 8006516:	eb12 0a01 	adds.w	sl, r2, r1
 800651a:	4649      	mov	r1, r9
 800651c:	eb43 0b01 	adc.w	fp, r3, r1
 8006520:	f04f 0200 	mov.w	r2, #0
 8006524:	f04f 0300 	mov.w	r3, #0
 8006528:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 800652c:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8006530:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8006534:	4692      	mov	sl, r2
 8006536:	469b      	mov	fp, r3
 8006538:	4643      	mov	r3, r8
 800653a:	eb1a 0303 	adds.w	r3, sl, r3
 800653e:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8006542:	464b      	mov	r3, r9
 8006544:	eb4b 0303 	adc.w	r3, fp, r3
 8006548:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 800654c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006550:	685b      	ldr	r3, [r3, #4]
 8006552:	2200      	movs	r2, #0
 8006554:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8006558:	f8c7 20c4 	str.w	r2, [r7, #196]	; 0xc4
 800655c:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	; 0xc0
 8006560:	460b      	mov	r3, r1
 8006562:	18db      	adds	r3, r3, r3
 8006564:	643b      	str	r3, [r7, #64]	; 0x40
 8006566:	4613      	mov	r3, r2
 8006568:	eb42 0303 	adc.w	r3, r2, r3
 800656c:	647b      	str	r3, [r7, #68]	; 0x44
 800656e:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 8006572:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	; 0xc8
 8006576:	f7fa fb9f 	bl	8000cb8 <__aeabi_uldivmod>
 800657a:	4602      	mov	r2, r0
 800657c:	460b      	mov	r3, r1
 800657e:	4611      	mov	r1, r2
 8006580:	4b3b      	ldr	r3, [pc, #236]	; (8006670 <UART_SetConfig+0x2d4>)
 8006582:	fba3 2301 	umull	r2, r3, r3, r1
 8006586:	095b      	lsrs	r3, r3, #5
 8006588:	2264      	movs	r2, #100	; 0x64
 800658a:	fb02 f303 	mul.w	r3, r2, r3
 800658e:	1acb      	subs	r3, r1, r3
 8006590:	00db      	lsls	r3, r3, #3
 8006592:	f103 0232 	add.w	r2, r3, #50	; 0x32
 8006596:	4b36      	ldr	r3, [pc, #216]	; (8006670 <UART_SetConfig+0x2d4>)
 8006598:	fba3 2302 	umull	r2, r3, r3, r2
 800659c:	095b      	lsrs	r3, r3, #5
 800659e:	005b      	lsls	r3, r3, #1
 80065a0:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 80065a4:	441c      	add	r4, r3
 80065a6:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80065aa:	2200      	movs	r2, #0
 80065ac:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 80065b0:	f8c7 20bc 	str.w	r2, [r7, #188]	; 0xbc
 80065b4:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	; 0xb8
 80065b8:	4642      	mov	r2, r8
 80065ba:	464b      	mov	r3, r9
 80065bc:	1891      	adds	r1, r2, r2
 80065be:	63b9      	str	r1, [r7, #56]	; 0x38
 80065c0:	415b      	adcs	r3, r3
 80065c2:	63fb      	str	r3, [r7, #60]	; 0x3c
 80065c4:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 80065c8:	4641      	mov	r1, r8
 80065ca:	1851      	adds	r1, r2, r1
 80065cc:	6339      	str	r1, [r7, #48]	; 0x30
 80065ce:	4649      	mov	r1, r9
 80065d0:	414b      	adcs	r3, r1
 80065d2:	637b      	str	r3, [r7, #52]	; 0x34
 80065d4:	f04f 0200 	mov.w	r2, #0
 80065d8:	f04f 0300 	mov.w	r3, #0
 80065dc:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	; 0x30
 80065e0:	4659      	mov	r1, fp
 80065e2:	00cb      	lsls	r3, r1, #3
 80065e4:	4651      	mov	r1, sl
 80065e6:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80065ea:	4651      	mov	r1, sl
 80065ec:	00ca      	lsls	r2, r1, #3
 80065ee:	4610      	mov	r0, r2
 80065f0:	4619      	mov	r1, r3
 80065f2:	4603      	mov	r3, r0
 80065f4:	4642      	mov	r2, r8
 80065f6:	189b      	adds	r3, r3, r2
 80065f8:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 80065fc:	464b      	mov	r3, r9
 80065fe:	460a      	mov	r2, r1
 8006600:	eb42 0303 	adc.w	r3, r2, r3
 8006604:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8006608:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800660c:	685b      	ldr	r3, [r3, #4]
 800660e:	2200      	movs	r2, #0
 8006610:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 8006614:	f8c7 20ac 	str.w	r2, [r7, #172]	; 0xac
 8006618:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	; 0xa8
 800661c:	460b      	mov	r3, r1
 800661e:	18db      	adds	r3, r3, r3
 8006620:	62bb      	str	r3, [r7, #40]	; 0x28
 8006622:	4613      	mov	r3, r2
 8006624:	eb42 0303 	adc.w	r3, r2, r3
 8006628:	62fb      	str	r3, [r7, #44]	; 0x2c
 800662a:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 800662e:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	; 0xb0
 8006632:	f7fa fb41 	bl	8000cb8 <__aeabi_uldivmod>
 8006636:	4602      	mov	r2, r0
 8006638:	460b      	mov	r3, r1
 800663a:	4b0d      	ldr	r3, [pc, #52]	; (8006670 <UART_SetConfig+0x2d4>)
 800663c:	fba3 1302 	umull	r1, r3, r3, r2
 8006640:	095b      	lsrs	r3, r3, #5
 8006642:	2164      	movs	r1, #100	; 0x64
 8006644:	fb01 f303 	mul.w	r3, r1, r3
 8006648:	1ad3      	subs	r3, r2, r3
 800664a:	00db      	lsls	r3, r3, #3
 800664c:	3332      	adds	r3, #50	; 0x32
 800664e:	4a08      	ldr	r2, [pc, #32]	; (8006670 <UART_SetConfig+0x2d4>)
 8006650:	fba2 2303 	umull	r2, r3, r2, r3
 8006654:	095b      	lsrs	r3, r3, #5
 8006656:	f003 0207 	and.w	r2, r3, #7
 800665a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800665e:	681b      	ldr	r3, [r3, #0]
 8006660:	4422      	add	r2, r4
 8006662:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8006664:	e105      	b.n	8006872 <UART_SetConfig+0x4d6>
 8006666:	bf00      	nop
 8006668:	40011000 	.word	0x40011000
 800666c:	40011400 	.word	0x40011400
 8006670:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8006674:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8006678:	2200      	movs	r2, #0
 800667a:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 800667e:	f8c7 20a4 	str.w	r2, [r7, #164]	; 0xa4
 8006682:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	; 0xa0
 8006686:	4642      	mov	r2, r8
 8006688:	464b      	mov	r3, r9
 800668a:	1891      	adds	r1, r2, r2
 800668c:	6239      	str	r1, [r7, #32]
 800668e:	415b      	adcs	r3, r3
 8006690:	627b      	str	r3, [r7, #36]	; 0x24
 8006692:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8006696:	4641      	mov	r1, r8
 8006698:	1854      	adds	r4, r2, r1
 800669a:	4649      	mov	r1, r9
 800669c:	eb43 0501 	adc.w	r5, r3, r1
 80066a0:	f04f 0200 	mov.w	r2, #0
 80066a4:	f04f 0300 	mov.w	r3, #0
 80066a8:	00eb      	lsls	r3, r5, #3
 80066aa:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80066ae:	00e2      	lsls	r2, r4, #3
 80066b0:	4614      	mov	r4, r2
 80066b2:	461d      	mov	r5, r3
 80066b4:	4643      	mov	r3, r8
 80066b6:	18e3      	adds	r3, r4, r3
 80066b8:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 80066bc:	464b      	mov	r3, r9
 80066be:	eb45 0303 	adc.w	r3, r5, r3
 80066c2:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 80066c6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80066ca:	685b      	ldr	r3, [r3, #4]
 80066cc:	2200      	movs	r2, #0
 80066ce:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 80066d2:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 80066d6:	f04f 0200 	mov.w	r2, #0
 80066da:	f04f 0300 	mov.w	r3, #0
 80066de:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	; 0x90
 80066e2:	4629      	mov	r1, r5
 80066e4:	008b      	lsls	r3, r1, #2
 80066e6:	4621      	mov	r1, r4
 80066e8:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80066ec:	4621      	mov	r1, r4
 80066ee:	008a      	lsls	r2, r1, #2
 80066f0:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	; 0x98
 80066f4:	f7fa fae0 	bl	8000cb8 <__aeabi_uldivmod>
 80066f8:	4602      	mov	r2, r0
 80066fa:	460b      	mov	r3, r1
 80066fc:	4b60      	ldr	r3, [pc, #384]	; (8006880 <UART_SetConfig+0x4e4>)
 80066fe:	fba3 2302 	umull	r2, r3, r3, r2
 8006702:	095b      	lsrs	r3, r3, #5
 8006704:	011c      	lsls	r4, r3, #4
 8006706:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800670a:	2200      	movs	r2, #0
 800670c:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 8006710:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 8006714:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	; 0x88
 8006718:	4642      	mov	r2, r8
 800671a:	464b      	mov	r3, r9
 800671c:	1891      	adds	r1, r2, r2
 800671e:	61b9      	str	r1, [r7, #24]
 8006720:	415b      	adcs	r3, r3
 8006722:	61fb      	str	r3, [r7, #28]
 8006724:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8006728:	4641      	mov	r1, r8
 800672a:	1851      	adds	r1, r2, r1
 800672c:	6139      	str	r1, [r7, #16]
 800672e:	4649      	mov	r1, r9
 8006730:	414b      	adcs	r3, r1
 8006732:	617b      	str	r3, [r7, #20]
 8006734:	f04f 0200 	mov.w	r2, #0
 8006738:	f04f 0300 	mov.w	r3, #0
 800673c:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8006740:	4659      	mov	r1, fp
 8006742:	00cb      	lsls	r3, r1, #3
 8006744:	4651      	mov	r1, sl
 8006746:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800674a:	4651      	mov	r1, sl
 800674c:	00ca      	lsls	r2, r1, #3
 800674e:	4610      	mov	r0, r2
 8006750:	4619      	mov	r1, r3
 8006752:	4603      	mov	r3, r0
 8006754:	4642      	mov	r2, r8
 8006756:	189b      	adds	r3, r3, r2
 8006758:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 800675c:	464b      	mov	r3, r9
 800675e:	460a      	mov	r2, r1
 8006760:	eb42 0303 	adc.w	r3, r2, r3
 8006764:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 8006768:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800676c:	685b      	ldr	r3, [r3, #4]
 800676e:	2200      	movs	r2, #0
 8006770:	67bb      	str	r3, [r7, #120]	; 0x78
 8006772:	67fa      	str	r2, [r7, #124]	; 0x7c
 8006774:	f04f 0200 	mov.w	r2, #0
 8006778:	f04f 0300 	mov.w	r3, #0
 800677c:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	; 0x78
 8006780:	4649      	mov	r1, r9
 8006782:	008b      	lsls	r3, r1, #2
 8006784:	4641      	mov	r1, r8
 8006786:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800678a:	4641      	mov	r1, r8
 800678c:	008a      	lsls	r2, r1, #2
 800678e:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	; 0x80
 8006792:	f7fa fa91 	bl	8000cb8 <__aeabi_uldivmod>
 8006796:	4602      	mov	r2, r0
 8006798:	460b      	mov	r3, r1
 800679a:	4b39      	ldr	r3, [pc, #228]	; (8006880 <UART_SetConfig+0x4e4>)
 800679c:	fba3 1302 	umull	r1, r3, r3, r2
 80067a0:	095b      	lsrs	r3, r3, #5
 80067a2:	2164      	movs	r1, #100	; 0x64
 80067a4:	fb01 f303 	mul.w	r3, r1, r3
 80067a8:	1ad3      	subs	r3, r2, r3
 80067aa:	011b      	lsls	r3, r3, #4
 80067ac:	3332      	adds	r3, #50	; 0x32
 80067ae:	4a34      	ldr	r2, [pc, #208]	; (8006880 <UART_SetConfig+0x4e4>)
 80067b0:	fba2 2303 	umull	r2, r3, r2, r3
 80067b4:	095b      	lsrs	r3, r3, #5
 80067b6:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80067ba:	441c      	add	r4, r3
 80067bc:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80067c0:	2200      	movs	r2, #0
 80067c2:	673b      	str	r3, [r7, #112]	; 0x70
 80067c4:	677a      	str	r2, [r7, #116]	; 0x74
 80067c6:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	; 0x70
 80067ca:	4642      	mov	r2, r8
 80067cc:	464b      	mov	r3, r9
 80067ce:	1891      	adds	r1, r2, r2
 80067d0:	60b9      	str	r1, [r7, #8]
 80067d2:	415b      	adcs	r3, r3
 80067d4:	60fb      	str	r3, [r7, #12]
 80067d6:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80067da:	4641      	mov	r1, r8
 80067dc:	1851      	adds	r1, r2, r1
 80067de:	6039      	str	r1, [r7, #0]
 80067e0:	4649      	mov	r1, r9
 80067e2:	414b      	adcs	r3, r1
 80067e4:	607b      	str	r3, [r7, #4]
 80067e6:	f04f 0200 	mov.w	r2, #0
 80067ea:	f04f 0300 	mov.w	r3, #0
 80067ee:	e9d7 ab00 	ldrd	sl, fp, [r7]
 80067f2:	4659      	mov	r1, fp
 80067f4:	00cb      	lsls	r3, r1, #3
 80067f6:	4651      	mov	r1, sl
 80067f8:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80067fc:	4651      	mov	r1, sl
 80067fe:	00ca      	lsls	r2, r1, #3
 8006800:	4610      	mov	r0, r2
 8006802:	4619      	mov	r1, r3
 8006804:	4603      	mov	r3, r0
 8006806:	4642      	mov	r2, r8
 8006808:	189b      	adds	r3, r3, r2
 800680a:	66bb      	str	r3, [r7, #104]	; 0x68
 800680c:	464b      	mov	r3, r9
 800680e:	460a      	mov	r2, r1
 8006810:	eb42 0303 	adc.w	r3, r2, r3
 8006814:	66fb      	str	r3, [r7, #108]	; 0x6c
 8006816:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800681a:	685b      	ldr	r3, [r3, #4]
 800681c:	2200      	movs	r2, #0
 800681e:	663b      	str	r3, [r7, #96]	; 0x60
 8006820:	667a      	str	r2, [r7, #100]	; 0x64
 8006822:	f04f 0200 	mov.w	r2, #0
 8006826:	f04f 0300 	mov.w	r3, #0
 800682a:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	; 0x60
 800682e:	4649      	mov	r1, r9
 8006830:	008b      	lsls	r3, r1, #2
 8006832:	4641      	mov	r1, r8
 8006834:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8006838:	4641      	mov	r1, r8
 800683a:	008a      	lsls	r2, r1, #2
 800683c:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	; 0x68
 8006840:	f7fa fa3a 	bl	8000cb8 <__aeabi_uldivmod>
 8006844:	4602      	mov	r2, r0
 8006846:	460b      	mov	r3, r1
 8006848:	4b0d      	ldr	r3, [pc, #52]	; (8006880 <UART_SetConfig+0x4e4>)
 800684a:	fba3 1302 	umull	r1, r3, r3, r2
 800684e:	095b      	lsrs	r3, r3, #5
 8006850:	2164      	movs	r1, #100	; 0x64
 8006852:	fb01 f303 	mul.w	r3, r1, r3
 8006856:	1ad3      	subs	r3, r2, r3
 8006858:	011b      	lsls	r3, r3, #4
 800685a:	3332      	adds	r3, #50	; 0x32
 800685c:	4a08      	ldr	r2, [pc, #32]	; (8006880 <UART_SetConfig+0x4e4>)
 800685e:	fba2 2303 	umull	r2, r3, r2, r3
 8006862:	095b      	lsrs	r3, r3, #5
 8006864:	f003 020f 	and.w	r2, r3, #15
 8006868:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800686c:	681b      	ldr	r3, [r3, #0]
 800686e:	4422      	add	r2, r4
 8006870:	609a      	str	r2, [r3, #8]
}
 8006872:	bf00      	nop
 8006874:	f507 7780 	add.w	r7, r7, #256	; 0x100
 8006878:	46bd      	mov	sp, r7
 800687a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800687e:	bf00      	nop
 8006880:	51eb851f 	.word	0x51eb851f

08006884 <atoi>:
 8006884:	220a      	movs	r2, #10
 8006886:	2100      	movs	r1, #0
 8006888:	f000 bd70 	b.w	800736c <strtol>

0800688c <__errno>:
 800688c:	4b01      	ldr	r3, [pc, #4]	; (8006894 <__errno+0x8>)
 800688e:	6818      	ldr	r0, [r3, #0]
 8006890:	4770      	bx	lr
 8006892:	bf00      	nop
 8006894:	20000010 	.word	0x20000010

08006898 <__libc_init_array>:
 8006898:	b570      	push	{r4, r5, r6, lr}
 800689a:	4d0d      	ldr	r5, [pc, #52]	; (80068d0 <__libc_init_array+0x38>)
 800689c:	4c0d      	ldr	r4, [pc, #52]	; (80068d4 <__libc_init_array+0x3c>)
 800689e:	1b64      	subs	r4, r4, r5
 80068a0:	10a4      	asrs	r4, r4, #2
 80068a2:	2600      	movs	r6, #0
 80068a4:	42a6      	cmp	r6, r4
 80068a6:	d109      	bne.n	80068bc <__libc_init_array+0x24>
 80068a8:	4d0b      	ldr	r5, [pc, #44]	; (80068d8 <__libc_init_array+0x40>)
 80068aa:	4c0c      	ldr	r4, [pc, #48]	; (80068dc <__libc_init_array+0x44>)
 80068ac:	f002 feaa 	bl	8009604 <_init>
 80068b0:	1b64      	subs	r4, r4, r5
 80068b2:	10a4      	asrs	r4, r4, #2
 80068b4:	2600      	movs	r6, #0
 80068b6:	42a6      	cmp	r6, r4
 80068b8:	d105      	bne.n	80068c6 <__libc_init_array+0x2e>
 80068ba:	bd70      	pop	{r4, r5, r6, pc}
 80068bc:	f855 3b04 	ldr.w	r3, [r5], #4
 80068c0:	4798      	blx	r3
 80068c2:	3601      	adds	r6, #1
 80068c4:	e7ee      	b.n	80068a4 <__libc_init_array+0xc>
 80068c6:	f855 3b04 	ldr.w	r3, [r5], #4
 80068ca:	4798      	blx	r3
 80068cc:	3601      	adds	r6, #1
 80068ce:	e7f2      	b.n	80068b6 <__libc_init_array+0x1e>
 80068d0:	08009a54 	.word	0x08009a54
 80068d4:	08009a54 	.word	0x08009a54
 80068d8:	08009a54 	.word	0x08009a54
 80068dc:	08009a58 	.word	0x08009a58

080068e0 <memcpy>:
 80068e0:	440a      	add	r2, r1
 80068e2:	4291      	cmp	r1, r2
 80068e4:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 80068e8:	d100      	bne.n	80068ec <memcpy+0xc>
 80068ea:	4770      	bx	lr
 80068ec:	b510      	push	{r4, lr}
 80068ee:	f811 4b01 	ldrb.w	r4, [r1], #1
 80068f2:	f803 4f01 	strb.w	r4, [r3, #1]!
 80068f6:	4291      	cmp	r1, r2
 80068f8:	d1f9      	bne.n	80068ee <memcpy+0xe>
 80068fa:	bd10      	pop	{r4, pc}

080068fc <memset>:
 80068fc:	4402      	add	r2, r0
 80068fe:	4603      	mov	r3, r0
 8006900:	4293      	cmp	r3, r2
 8006902:	d100      	bne.n	8006906 <memset+0xa>
 8006904:	4770      	bx	lr
 8006906:	f803 1b01 	strb.w	r1, [r3], #1
 800690a:	e7f9      	b.n	8006900 <memset+0x4>

0800690c <__cvt>:
 800690c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8006910:	ec55 4b10 	vmov	r4, r5, d0
 8006914:	2d00      	cmp	r5, #0
 8006916:	460e      	mov	r6, r1
 8006918:	4619      	mov	r1, r3
 800691a:	462b      	mov	r3, r5
 800691c:	bfbb      	ittet	lt
 800691e:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 8006922:	461d      	movlt	r5, r3
 8006924:	2300      	movge	r3, #0
 8006926:	232d      	movlt	r3, #45	; 0x2d
 8006928:	700b      	strb	r3, [r1, #0]
 800692a:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800692c:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 8006930:	4691      	mov	r9, r2
 8006932:	f023 0820 	bic.w	r8, r3, #32
 8006936:	bfbc      	itt	lt
 8006938:	4622      	movlt	r2, r4
 800693a:	4614      	movlt	r4, r2
 800693c:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8006940:	d005      	beq.n	800694e <__cvt+0x42>
 8006942:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 8006946:	d100      	bne.n	800694a <__cvt+0x3e>
 8006948:	3601      	adds	r6, #1
 800694a:	2102      	movs	r1, #2
 800694c:	e000      	b.n	8006950 <__cvt+0x44>
 800694e:	2103      	movs	r1, #3
 8006950:	ab03      	add	r3, sp, #12
 8006952:	9301      	str	r3, [sp, #4]
 8006954:	ab02      	add	r3, sp, #8
 8006956:	9300      	str	r3, [sp, #0]
 8006958:	ec45 4b10 	vmov	d0, r4, r5
 800695c:	4653      	mov	r3, sl
 800695e:	4632      	mov	r2, r6
 8006960:	f000 fe3e 	bl	80075e0 <_dtoa_r>
 8006964:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 8006968:	4607      	mov	r7, r0
 800696a:	d102      	bne.n	8006972 <__cvt+0x66>
 800696c:	f019 0f01 	tst.w	r9, #1
 8006970:	d022      	beq.n	80069b8 <__cvt+0xac>
 8006972:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8006976:	eb07 0906 	add.w	r9, r7, r6
 800697a:	d110      	bne.n	800699e <__cvt+0x92>
 800697c:	783b      	ldrb	r3, [r7, #0]
 800697e:	2b30      	cmp	r3, #48	; 0x30
 8006980:	d10a      	bne.n	8006998 <__cvt+0x8c>
 8006982:	2200      	movs	r2, #0
 8006984:	2300      	movs	r3, #0
 8006986:	4620      	mov	r0, r4
 8006988:	4629      	mov	r1, r5
 800698a:	f7fa f8b5 	bl	8000af8 <__aeabi_dcmpeq>
 800698e:	b918      	cbnz	r0, 8006998 <__cvt+0x8c>
 8006990:	f1c6 0601 	rsb	r6, r6, #1
 8006994:	f8ca 6000 	str.w	r6, [sl]
 8006998:	f8da 3000 	ldr.w	r3, [sl]
 800699c:	4499      	add	r9, r3
 800699e:	2200      	movs	r2, #0
 80069a0:	2300      	movs	r3, #0
 80069a2:	4620      	mov	r0, r4
 80069a4:	4629      	mov	r1, r5
 80069a6:	f7fa f8a7 	bl	8000af8 <__aeabi_dcmpeq>
 80069aa:	b108      	cbz	r0, 80069b0 <__cvt+0xa4>
 80069ac:	f8cd 900c 	str.w	r9, [sp, #12]
 80069b0:	2230      	movs	r2, #48	; 0x30
 80069b2:	9b03      	ldr	r3, [sp, #12]
 80069b4:	454b      	cmp	r3, r9
 80069b6:	d307      	bcc.n	80069c8 <__cvt+0xbc>
 80069b8:	9b03      	ldr	r3, [sp, #12]
 80069ba:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 80069bc:	1bdb      	subs	r3, r3, r7
 80069be:	4638      	mov	r0, r7
 80069c0:	6013      	str	r3, [r2, #0]
 80069c2:	b004      	add	sp, #16
 80069c4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80069c8:	1c59      	adds	r1, r3, #1
 80069ca:	9103      	str	r1, [sp, #12]
 80069cc:	701a      	strb	r2, [r3, #0]
 80069ce:	e7f0      	b.n	80069b2 <__cvt+0xa6>

080069d0 <__exponent>:
 80069d0:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80069d2:	4603      	mov	r3, r0
 80069d4:	2900      	cmp	r1, #0
 80069d6:	bfb8      	it	lt
 80069d8:	4249      	neglt	r1, r1
 80069da:	f803 2b02 	strb.w	r2, [r3], #2
 80069de:	bfb4      	ite	lt
 80069e0:	222d      	movlt	r2, #45	; 0x2d
 80069e2:	222b      	movge	r2, #43	; 0x2b
 80069e4:	2909      	cmp	r1, #9
 80069e6:	7042      	strb	r2, [r0, #1]
 80069e8:	dd2a      	ble.n	8006a40 <__exponent+0x70>
 80069ea:	f10d 0407 	add.w	r4, sp, #7
 80069ee:	46a4      	mov	ip, r4
 80069f0:	270a      	movs	r7, #10
 80069f2:	46a6      	mov	lr, r4
 80069f4:	460a      	mov	r2, r1
 80069f6:	fb91 f6f7 	sdiv	r6, r1, r7
 80069fa:	fb07 1516 	mls	r5, r7, r6, r1
 80069fe:	3530      	adds	r5, #48	; 0x30
 8006a00:	2a63      	cmp	r2, #99	; 0x63
 8006a02:	f104 34ff 	add.w	r4, r4, #4294967295	; 0xffffffff
 8006a06:	f80e 5c01 	strb.w	r5, [lr, #-1]
 8006a0a:	4631      	mov	r1, r6
 8006a0c:	dcf1      	bgt.n	80069f2 <__exponent+0x22>
 8006a0e:	3130      	adds	r1, #48	; 0x30
 8006a10:	f1ae 0502 	sub.w	r5, lr, #2
 8006a14:	f804 1c01 	strb.w	r1, [r4, #-1]
 8006a18:	1c44      	adds	r4, r0, #1
 8006a1a:	4629      	mov	r1, r5
 8006a1c:	4561      	cmp	r1, ip
 8006a1e:	d30a      	bcc.n	8006a36 <__exponent+0x66>
 8006a20:	f10d 0209 	add.w	r2, sp, #9
 8006a24:	eba2 020e 	sub.w	r2, r2, lr
 8006a28:	4565      	cmp	r5, ip
 8006a2a:	bf88      	it	hi
 8006a2c:	2200      	movhi	r2, #0
 8006a2e:	4413      	add	r3, r2
 8006a30:	1a18      	subs	r0, r3, r0
 8006a32:	b003      	add	sp, #12
 8006a34:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8006a36:	f811 2b01 	ldrb.w	r2, [r1], #1
 8006a3a:	f804 2f01 	strb.w	r2, [r4, #1]!
 8006a3e:	e7ed      	b.n	8006a1c <__exponent+0x4c>
 8006a40:	2330      	movs	r3, #48	; 0x30
 8006a42:	3130      	adds	r1, #48	; 0x30
 8006a44:	7083      	strb	r3, [r0, #2]
 8006a46:	70c1      	strb	r1, [r0, #3]
 8006a48:	1d03      	adds	r3, r0, #4
 8006a4a:	e7f1      	b.n	8006a30 <__exponent+0x60>

08006a4c <_printf_float>:
 8006a4c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006a50:	ed2d 8b02 	vpush	{d8}
 8006a54:	b08d      	sub	sp, #52	; 0x34
 8006a56:	460c      	mov	r4, r1
 8006a58:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 8006a5c:	4616      	mov	r6, r2
 8006a5e:	461f      	mov	r7, r3
 8006a60:	4605      	mov	r5, r0
 8006a62:	f001 fca1 	bl	80083a8 <_localeconv_r>
 8006a66:	f8d0 a000 	ldr.w	sl, [r0]
 8006a6a:	4650      	mov	r0, sl
 8006a6c:	f7f9 fbc2 	bl	80001f4 <strlen>
 8006a70:	2300      	movs	r3, #0
 8006a72:	930a      	str	r3, [sp, #40]	; 0x28
 8006a74:	6823      	ldr	r3, [r4, #0]
 8006a76:	9305      	str	r3, [sp, #20]
 8006a78:	f8d8 3000 	ldr.w	r3, [r8]
 8006a7c:	f894 b018 	ldrb.w	fp, [r4, #24]
 8006a80:	3307      	adds	r3, #7
 8006a82:	f023 0307 	bic.w	r3, r3, #7
 8006a86:	f103 0208 	add.w	r2, r3, #8
 8006a8a:	f8c8 2000 	str.w	r2, [r8]
 8006a8e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006a92:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 8006a96:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 8006a9a:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 8006a9e:	9307      	str	r3, [sp, #28]
 8006aa0:	f8cd 8018 	str.w	r8, [sp, #24]
 8006aa4:	ee08 0a10 	vmov	s16, r0
 8006aa8:	4b9f      	ldr	r3, [pc, #636]	; (8006d28 <_printf_float+0x2dc>)
 8006aaa:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8006aae:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8006ab2:	f7fa f853 	bl	8000b5c <__aeabi_dcmpun>
 8006ab6:	bb88      	cbnz	r0, 8006b1c <_printf_float+0xd0>
 8006ab8:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8006abc:	4b9a      	ldr	r3, [pc, #616]	; (8006d28 <_printf_float+0x2dc>)
 8006abe:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8006ac2:	f7fa f82d 	bl	8000b20 <__aeabi_dcmple>
 8006ac6:	bb48      	cbnz	r0, 8006b1c <_printf_float+0xd0>
 8006ac8:	2200      	movs	r2, #0
 8006aca:	2300      	movs	r3, #0
 8006acc:	4640      	mov	r0, r8
 8006ace:	4649      	mov	r1, r9
 8006ad0:	f7fa f81c 	bl	8000b0c <__aeabi_dcmplt>
 8006ad4:	b110      	cbz	r0, 8006adc <_printf_float+0x90>
 8006ad6:	232d      	movs	r3, #45	; 0x2d
 8006ad8:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8006adc:	4b93      	ldr	r3, [pc, #588]	; (8006d2c <_printf_float+0x2e0>)
 8006ade:	4894      	ldr	r0, [pc, #592]	; (8006d30 <_printf_float+0x2e4>)
 8006ae0:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 8006ae4:	bf94      	ite	ls
 8006ae6:	4698      	movls	r8, r3
 8006ae8:	4680      	movhi	r8, r0
 8006aea:	2303      	movs	r3, #3
 8006aec:	6123      	str	r3, [r4, #16]
 8006aee:	9b05      	ldr	r3, [sp, #20]
 8006af0:	f023 0204 	bic.w	r2, r3, #4
 8006af4:	6022      	str	r2, [r4, #0]
 8006af6:	f04f 0900 	mov.w	r9, #0
 8006afa:	9700      	str	r7, [sp, #0]
 8006afc:	4633      	mov	r3, r6
 8006afe:	aa0b      	add	r2, sp, #44	; 0x2c
 8006b00:	4621      	mov	r1, r4
 8006b02:	4628      	mov	r0, r5
 8006b04:	f000 f9d8 	bl	8006eb8 <_printf_common>
 8006b08:	3001      	adds	r0, #1
 8006b0a:	f040 8090 	bne.w	8006c2e <_printf_float+0x1e2>
 8006b0e:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8006b12:	b00d      	add	sp, #52	; 0x34
 8006b14:	ecbd 8b02 	vpop	{d8}
 8006b18:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006b1c:	4642      	mov	r2, r8
 8006b1e:	464b      	mov	r3, r9
 8006b20:	4640      	mov	r0, r8
 8006b22:	4649      	mov	r1, r9
 8006b24:	f7fa f81a 	bl	8000b5c <__aeabi_dcmpun>
 8006b28:	b140      	cbz	r0, 8006b3c <_printf_float+0xf0>
 8006b2a:	464b      	mov	r3, r9
 8006b2c:	2b00      	cmp	r3, #0
 8006b2e:	bfbc      	itt	lt
 8006b30:	232d      	movlt	r3, #45	; 0x2d
 8006b32:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 8006b36:	487f      	ldr	r0, [pc, #508]	; (8006d34 <_printf_float+0x2e8>)
 8006b38:	4b7f      	ldr	r3, [pc, #508]	; (8006d38 <_printf_float+0x2ec>)
 8006b3a:	e7d1      	b.n	8006ae0 <_printf_float+0x94>
 8006b3c:	6863      	ldr	r3, [r4, #4]
 8006b3e:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 8006b42:	9206      	str	r2, [sp, #24]
 8006b44:	1c5a      	adds	r2, r3, #1
 8006b46:	d13f      	bne.n	8006bc8 <_printf_float+0x17c>
 8006b48:	2306      	movs	r3, #6
 8006b4a:	6063      	str	r3, [r4, #4]
 8006b4c:	9b05      	ldr	r3, [sp, #20]
 8006b4e:	6861      	ldr	r1, [r4, #4]
 8006b50:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 8006b54:	2300      	movs	r3, #0
 8006b56:	9303      	str	r3, [sp, #12]
 8006b58:	ab0a      	add	r3, sp, #40	; 0x28
 8006b5a:	e9cd b301 	strd	fp, r3, [sp, #4]
 8006b5e:	ab09      	add	r3, sp, #36	; 0x24
 8006b60:	ec49 8b10 	vmov	d0, r8, r9
 8006b64:	9300      	str	r3, [sp, #0]
 8006b66:	6022      	str	r2, [r4, #0]
 8006b68:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 8006b6c:	4628      	mov	r0, r5
 8006b6e:	f7ff fecd 	bl	800690c <__cvt>
 8006b72:	9b06      	ldr	r3, [sp, #24]
 8006b74:	9909      	ldr	r1, [sp, #36]	; 0x24
 8006b76:	2b47      	cmp	r3, #71	; 0x47
 8006b78:	4680      	mov	r8, r0
 8006b7a:	d108      	bne.n	8006b8e <_printf_float+0x142>
 8006b7c:	1cc8      	adds	r0, r1, #3
 8006b7e:	db02      	blt.n	8006b86 <_printf_float+0x13a>
 8006b80:	6863      	ldr	r3, [r4, #4]
 8006b82:	4299      	cmp	r1, r3
 8006b84:	dd41      	ble.n	8006c0a <_printf_float+0x1be>
 8006b86:	f1ab 0b02 	sub.w	fp, fp, #2
 8006b8a:	fa5f fb8b 	uxtb.w	fp, fp
 8006b8e:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 8006b92:	d820      	bhi.n	8006bd6 <_printf_float+0x18a>
 8006b94:	3901      	subs	r1, #1
 8006b96:	465a      	mov	r2, fp
 8006b98:	f104 0050 	add.w	r0, r4, #80	; 0x50
 8006b9c:	9109      	str	r1, [sp, #36]	; 0x24
 8006b9e:	f7ff ff17 	bl	80069d0 <__exponent>
 8006ba2:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8006ba4:	1813      	adds	r3, r2, r0
 8006ba6:	2a01      	cmp	r2, #1
 8006ba8:	4681      	mov	r9, r0
 8006baa:	6123      	str	r3, [r4, #16]
 8006bac:	dc02      	bgt.n	8006bb4 <_printf_float+0x168>
 8006bae:	6822      	ldr	r2, [r4, #0]
 8006bb0:	07d2      	lsls	r2, r2, #31
 8006bb2:	d501      	bpl.n	8006bb8 <_printf_float+0x16c>
 8006bb4:	3301      	adds	r3, #1
 8006bb6:	6123      	str	r3, [r4, #16]
 8006bb8:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 8006bbc:	2b00      	cmp	r3, #0
 8006bbe:	d09c      	beq.n	8006afa <_printf_float+0xae>
 8006bc0:	232d      	movs	r3, #45	; 0x2d
 8006bc2:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8006bc6:	e798      	b.n	8006afa <_printf_float+0xae>
 8006bc8:	9a06      	ldr	r2, [sp, #24]
 8006bca:	2a47      	cmp	r2, #71	; 0x47
 8006bcc:	d1be      	bne.n	8006b4c <_printf_float+0x100>
 8006bce:	2b00      	cmp	r3, #0
 8006bd0:	d1bc      	bne.n	8006b4c <_printf_float+0x100>
 8006bd2:	2301      	movs	r3, #1
 8006bd4:	e7b9      	b.n	8006b4a <_printf_float+0xfe>
 8006bd6:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 8006bda:	d118      	bne.n	8006c0e <_printf_float+0x1c2>
 8006bdc:	2900      	cmp	r1, #0
 8006bde:	6863      	ldr	r3, [r4, #4]
 8006be0:	dd0b      	ble.n	8006bfa <_printf_float+0x1ae>
 8006be2:	6121      	str	r1, [r4, #16]
 8006be4:	b913      	cbnz	r3, 8006bec <_printf_float+0x1a0>
 8006be6:	6822      	ldr	r2, [r4, #0]
 8006be8:	07d0      	lsls	r0, r2, #31
 8006bea:	d502      	bpl.n	8006bf2 <_printf_float+0x1a6>
 8006bec:	3301      	adds	r3, #1
 8006bee:	440b      	add	r3, r1
 8006bf0:	6123      	str	r3, [r4, #16]
 8006bf2:	65a1      	str	r1, [r4, #88]	; 0x58
 8006bf4:	f04f 0900 	mov.w	r9, #0
 8006bf8:	e7de      	b.n	8006bb8 <_printf_float+0x16c>
 8006bfa:	b913      	cbnz	r3, 8006c02 <_printf_float+0x1b6>
 8006bfc:	6822      	ldr	r2, [r4, #0]
 8006bfe:	07d2      	lsls	r2, r2, #31
 8006c00:	d501      	bpl.n	8006c06 <_printf_float+0x1ba>
 8006c02:	3302      	adds	r3, #2
 8006c04:	e7f4      	b.n	8006bf0 <_printf_float+0x1a4>
 8006c06:	2301      	movs	r3, #1
 8006c08:	e7f2      	b.n	8006bf0 <_printf_float+0x1a4>
 8006c0a:	f04f 0b67 	mov.w	fp, #103	; 0x67
 8006c0e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006c10:	4299      	cmp	r1, r3
 8006c12:	db05      	blt.n	8006c20 <_printf_float+0x1d4>
 8006c14:	6823      	ldr	r3, [r4, #0]
 8006c16:	6121      	str	r1, [r4, #16]
 8006c18:	07d8      	lsls	r0, r3, #31
 8006c1a:	d5ea      	bpl.n	8006bf2 <_printf_float+0x1a6>
 8006c1c:	1c4b      	adds	r3, r1, #1
 8006c1e:	e7e7      	b.n	8006bf0 <_printf_float+0x1a4>
 8006c20:	2900      	cmp	r1, #0
 8006c22:	bfd4      	ite	le
 8006c24:	f1c1 0202 	rsble	r2, r1, #2
 8006c28:	2201      	movgt	r2, #1
 8006c2a:	4413      	add	r3, r2
 8006c2c:	e7e0      	b.n	8006bf0 <_printf_float+0x1a4>
 8006c2e:	6823      	ldr	r3, [r4, #0]
 8006c30:	055a      	lsls	r2, r3, #21
 8006c32:	d407      	bmi.n	8006c44 <_printf_float+0x1f8>
 8006c34:	6923      	ldr	r3, [r4, #16]
 8006c36:	4642      	mov	r2, r8
 8006c38:	4631      	mov	r1, r6
 8006c3a:	4628      	mov	r0, r5
 8006c3c:	47b8      	blx	r7
 8006c3e:	3001      	adds	r0, #1
 8006c40:	d12c      	bne.n	8006c9c <_printf_float+0x250>
 8006c42:	e764      	b.n	8006b0e <_printf_float+0xc2>
 8006c44:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 8006c48:	f240 80e0 	bls.w	8006e0c <_printf_float+0x3c0>
 8006c4c:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8006c50:	2200      	movs	r2, #0
 8006c52:	2300      	movs	r3, #0
 8006c54:	f7f9 ff50 	bl	8000af8 <__aeabi_dcmpeq>
 8006c58:	2800      	cmp	r0, #0
 8006c5a:	d034      	beq.n	8006cc6 <_printf_float+0x27a>
 8006c5c:	4a37      	ldr	r2, [pc, #220]	; (8006d3c <_printf_float+0x2f0>)
 8006c5e:	2301      	movs	r3, #1
 8006c60:	4631      	mov	r1, r6
 8006c62:	4628      	mov	r0, r5
 8006c64:	47b8      	blx	r7
 8006c66:	3001      	adds	r0, #1
 8006c68:	f43f af51 	beq.w	8006b0e <_printf_float+0xc2>
 8006c6c:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8006c70:	429a      	cmp	r2, r3
 8006c72:	db02      	blt.n	8006c7a <_printf_float+0x22e>
 8006c74:	6823      	ldr	r3, [r4, #0]
 8006c76:	07d8      	lsls	r0, r3, #31
 8006c78:	d510      	bpl.n	8006c9c <_printf_float+0x250>
 8006c7a:	ee18 3a10 	vmov	r3, s16
 8006c7e:	4652      	mov	r2, sl
 8006c80:	4631      	mov	r1, r6
 8006c82:	4628      	mov	r0, r5
 8006c84:	47b8      	blx	r7
 8006c86:	3001      	adds	r0, #1
 8006c88:	f43f af41 	beq.w	8006b0e <_printf_float+0xc2>
 8006c8c:	f04f 0800 	mov.w	r8, #0
 8006c90:	f104 091a 	add.w	r9, r4, #26
 8006c94:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006c96:	3b01      	subs	r3, #1
 8006c98:	4543      	cmp	r3, r8
 8006c9a:	dc09      	bgt.n	8006cb0 <_printf_float+0x264>
 8006c9c:	6823      	ldr	r3, [r4, #0]
 8006c9e:	079b      	lsls	r3, r3, #30
 8006ca0:	f100 8105 	bmi.w	8006eae <_printf_float+0x462>
 8006ca4:	68e0      	ldr	r0, [r4, #12]
 8006ca6:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8006ca8:	4298      	cmp	r0, r3
 8006caa:	bfb8      	it	lt
 8006cac:	4618      	movlt	r0, r3
 8006cae:	e730      	b.n	8006b12 <_printf_float+0xc6>
 8006cb0:	2301      	movs	r3, #1
 8006cb2:	464a      	mov	r2, r9
 8006cb4:	4631      	mov	r1, r6
 8006cb6:	4628      	mov	r0, r5
 8006cb8:	47b8      	blx	r7
 8006cba:	3001      	adds	r0, #1
 8006cbc:	f43f af27 	beq.w	8006b0e <_printf_float+0xc2>
 8006cc0:	f108 0801 	add.w	r8, r8, #1
 8006cc4:	e7e6      	b.n	8006c94 <_printf_float+0x248>
 8006cc6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006cc8:	2b00      	cmp	r3, #0
 8006cca:	dc39      	bgt.n	8006d40 <_printf_float+0x2f4>
 8006ccc:	4a1b      	ldr	r2, [pc, #108]	; (8006d3c <_printf_float+0x2f0>)
 8006cce:	2301      	movs	r3, #1
 8006cd0:	4631      	mov	r1, r6
 8006cd2:	4628      	mov	r0, r5
 8006cd4:	47b8      	blx	r7
 8006cd6:	3001      	adds	r0, #1
 8006cd8:	f43f af19 	beq.w	8006b0e <_printf_float+0xc2>
 8006cdc:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8006ce0:	4313      	orrs	r3, r2
 8006ce2:	d102      	bne.n	8006cea <_printf_float+0x29e>
 8006ce4:	6823      	ldr	r3, [r4, #0]
 8006ce6:	07d9      	lsls	r1, r3, #31
 8006ce8:	d5d8      	bpl.n	8006c9c <_printf_float+0x250>
 8006cea:	ee18 3a10 	vmov	r3, s16
 8006cee:	4652      	mov	r2, sl
 8006cf0:	4631      	mov	r1, r6
 8006cf2:	4628      	mov	r0, r5
 8006cf4:	47b8      	blx	r7
 8006cf6:	3001      	adds	r0, #1
 8006cf8:	f43f af09 	beq.w	8006b0e <_printf_float+0xc2>
 8006cfc:	f04f 0900 	mov.w	r9, #0
 8006d00:	f104 0a1a 	add.w	sl, r4, #26
 8006d04:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006d06:	425b      	negs	r3, r3
 8006d08:	454b      	cmp	r3, r9
 8006d0a:	dc01      	bgt.n	8006d10 <_printf_float+0x2c4>
 8006d0c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006d0e:	e792      	b.n	8006c36 <_printf_float+0x1ea>
 8006d10:	2301      	movs	r3, #1
 8006d12:	4652      	mov	r2, sl
 8006d14:	4631      	mov	r1, r6
 8006d16:	4628      	mov	r0, r5
 8006d18:	47b8      	blx	r7
 8006d1a:	3001      	adds	r0, #1
 8006d1c:	f43f aef7 	beq.w	8006b0e <_printf_float+0xc2>
 8006d20:	f109 0901 	add.w	r9, r9, #1
 8006d24:	e7ee      	b.n	8006d04 <_printf_float+0x2b8>
 8006d26:	bf00      	nop
 8006d28:	7fefffff 	.word	0x7fefffff
 8006d2c:	08009670 	.word	0x08009670
 8006d30:	08009674 	.word	0x08009674
 8006d34:	0800967c 	.word	0x0800967c
 8006d38:	08009678 	.word	0x08009678
 8006d3c:	08009680 	.word	0x08009680
 8006d40:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8006d42:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8006d44:	429a      	cmp	r2, r3
 8006d46:	bfa8      	it	ge
 8006d48:	461a      	movge	r2, r3
 8006d4a:	2a00      	cmp	r2, #0
 8006d4c:	4691      	mov	r9, r2
 8006d4e:	dc37      	bgt.n	8006dc0 <_printf_float+0x374>
 8006d50:	f04f 0b00 	mov.w	fp, #0
 8006d54:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8006d58:	f104 021a 	add.w	r2, r4, #26
 8006d5c:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8006d5e:	9305      	str	r3, [sp, #20]
 8006d60:	eba3 0309 	sub.w	r3, r3, r9
 8006d64:	455b      	cmp	r3, fp
 8006d66:	dc33      	bgt.n	8006dd0 <_printf_float+0x384>
 8006d68:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8006d6c:	429a      	cmp	r2, r3
 8006d6e:	db3b      	blt.n	8006de8 <_printf_float+0x39c>
 8006d70:	6823      	ldr	r3, [r4, #0]
 8006d72:	07da      	lsls	r2, r3, #31
 8006d74:	d438      	bmi.n	8006de8 <_printf_float+0x39c>
 8006d76:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006d78:	9a05      	ldr	r2, [sp, #20]
 8006d7a:	9909      	ldr	r1, [sp, #36]	; 0x24
 8006d7c:	1a9a      	subs	r2, r3, r2
 8006d7e:	eba3 0901 	sub.w	r9, r3, r1
 8006d82:	4591      	cmp	r9, r2
 8006d84:	bfa8      	it	ge
 8006d86:	4691      	movge	r9, r2
 8006d88:	f1b9 0f00 	cmp.w	r9, #0
 8006d8c:	dc35      	bgt.n	8006dfa <_printf_float+0x3ae>
 8006d8e:	f04f 0800 	mov.w	r8, #0
 8006d92:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8006d96:	f104 0a1a 	add.w	sl, r4, #26
 8006d9a:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8006d9e:	1a9b      	subs	r3, r3, r2
 8006da0:	eba3 0309 	sub.w	r3, r3, r9
 8006da4:	4543      	cmp	r3, r8
 8006da6:	f77f af79 	ble.w	8006c9c <_printf_float+0x250>
 8006daa:	2301      	movs	r3, #1
 8006dac:	4652      	mov	r2, sl
 8006dae:	4631      	mov	r1, r6
 8006db0:	4628      	mov	r0, r5
 8006db2:	47b8      	blx	r7
 8006db4:	3001      	adds	r0, #1
 8006db6:	f43f aeaa 	beq.w	8006b0e <_printf_float+0xc2>
 8006dba:	f108 0801 	add.w	r8, r8, #1
 8006dbe:	e7ec      	b.n	8006d9a <_printf_float+0x34e>
 8006dc0:	4613      	mov	r3, r2
 8006dc2:	4631      	mov	r1, r6
 8006dc4:	4642      	mov	r2, r8
 8006dc6:	4628      	mov	r0, r5
 8006dc8:	47b8      	blx	r7
 8006dca:	3001      	adds	r0, #1
 8006dcc:	d1c0      	bne.n	8006d50 <_printf_float+0x304>
 8006dce:	e69e      	b.n	8006b0e <_printf_float+0xc2>
 8006dd0:	2301      	movs	r3, #1
 8006dd2:	4631      	mov	r1, r6
 8006dd4:	4628      	mov	r0, r5
 8006dd6:	9205      	str	r2, [sp, #20]
 8006dd8:	47b8      	blx	r7
 8006dda:	3001      	adds	r0, #1
 8006ddc:	f43f ae97 	beq.w	8006b0e <_printf_float+0xc2>
 8006de0:	9a05      	ldr	r2, [sp, #20]
 8006de2:	f10b 0b01 	add.w	fp, fp, #1
 8006de6:	e7b9      	b.n	8006d5c <_printf_float+0x310>
 8006de8:	ee18 3a10 	vmov	r3, s16
 8006dec:	4652      	mov	r2, sl
 8006dee:	4631      	mov	r1, r6
 8006df0:	4628      	mov	r0, r5
 8006df2:	47b8      	blx	r7
 8006df4:	3001      	adds	r0, #1
 8006df6:	d1be      	bne.n	8006d76 <_printf_float+0x32a>
 8006df8:	e689      	b.n	8006b0e <_printf_float+0xc2>
 8006dfa:	9a05      	ldr	r2, [sp, #20]
 8006dfc:	464b      	mov	r3, r9
 8006dfe:	4442      	add	r2, r8
 8006e00:	4631      	mov	r1, r6
 8006e02:	4628      	mov	r0, r5
 8006e04:	47b8      	blx	r7
 8006e06:	3001      	adds	r0, #1
 8006e08:	d1c1      	bne.n	8006d8e <_printf_float+0x342>
 8006e0a:	e680      	b.n	8006b0e <_printf_float+0xc2>
 8006e0c:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8006e0e:	2a01      	cmp	r2, #1
 8006e10:	dc01      	bgt.n	8006e16 <_printf_float+0x3ca>
 8006e12:	07db      	lsls	r3, r3, #31
 8006e14:	d538      	bpl.n	8006e88 <_printf_float+0x43c>
 8006e16:	2301      	movs	r3, #1
 8006e18:	4642      	mov	r2, r8
 8006e1a:	4631      	mov	r1, r6
 8006e1c:	4628      	mov	r0, r5
 8006e1e:	47b8      	blx	r7
 8006e20:	3001      	adds	r0, #1
 8006e22:	f43f ae74 	beq.w	8006b0e <_printf_float+0xc2>
 8006e26:	ee18 3a10 	vmov	r3, s16
 8006e2a:	4652      	mov	r2, sl
 8006e2c:	4631      	mov	r1, r6
 8006e2e:	4628      	mov	r0, r5
 8006e30:	47b8      	blx	r7
 8006e32:	3001      	adds	r0, #1
 8006e34:	f43f ae6b 	beq.w	8006b0e <_printf_float+0xc2>
 8006e38:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8006e3c:	2200      	movs	r2, #0
 8006e3e:	2300      	movs	r3, #0
 8006e40:	f7f9 fe5a 	bl	8000af8 <__aeabi_dcmpeq>
 8006e44:	b9d8      	cbnz	r0, 8006e7e <_printf_float+0x432>
 8006e46:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006e48:	f108 0201 	add.w	r2, r8, #1
 8006e4c:	3b01      	subs	r3, #1
 8006e4e:	4631      	mov	r1, r6
 8006e50:	4628      	mov	r0, r5
 8006e52:	47b8      	blx	r7
 8006e54:	3001      	adds	r0, #1
 8006e56:	d10e      	bne.n	8006e76 <_printf_float+0x42a>
 8006e58:	e659      	b.n	8006b0e <_printf_float+0xc2>
 8006e5a:	2301      	movs	r3, #1
 8006e5c:	4652      	mov	r2, sl
 8006e5e:	4631      	mov	r1, r6
 8006e60:	4628      	mov	r0, r5
 8006e62:	47b8      	blx	r7
 8006e64:	3001      	adds	r0, #1
 8006e66:	f43f ae52 	beq.w	8006b0e <_printf_float+0xc2>
 8006e6a:	f108 0801 	add.w	r8, r8, #1
 8006e6e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006e70:	3b01      	subs	r3, #1
 8006e72:	4543      	cmp	r3, r8
 8006e74:	dcf1      	bgt.n	8006e5a <_printf_float+0x40e>
 8006e76:	464b      	mov	r3, r9
 8006e78:	f104 0250 	add.w	r2, r4, #80	; 0x50
 8006e7c:	e6dc      	b.n	8006c38 <_printf_float+0x1ec>
 8006e7e:	f04f 0800 	mov.w	r8, #0
 8006e82:	f104 0a1a 	add.w	sl, r4, #26
 8006e86:	e7f2      	b.n	8006e6e <_printf_float+0x422>
 8006e88:	2301      	movs	r3, #1
 8006e8a:	4642      	mov	r2, r8
 8006e8c:	e7df      	b.n	8006e4e <_printf_float+0x402>
 8006e8e:	2301      	movs	r3, #1
 8006e90:	464a      	mov	r2, r9
 8006e92:	4631      	mov	r1, r6
 8006e94:	4628      	mov	r0, r5
 8006e96:	47b8      	blx	r7
 8006e98:	3001      	adds	r0, #1
 8006e9a:	f43f ae38 	beq.w	8006b0e <_printf_float+0xc2>
 8006e9e:	f108 0801 	add.w	r8, r8, #1
 8006ea2:	68e3      	ldr	r3, [r4, #12]
 8006ea4:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8006ea6:	1a5b      	subs	r3, r3, r1
 8006ea8:	4543      	cmp	r3, r8
 8006eaa:	dcf0      	bgt.n	8006e8e <_printf_float+0x442>
 8006eac:	e6fa      	b.n	8006ca4 <_printf_float+0x258>
 8006eae:	f04f 0800 	mov.w	r8, #0
 8006eb2:	f104 0919 	add.w	r9, r4, #25
 8006eb6:	e7f4      	b.n	8006ea2 <_printf_float+0x456>

08006eb8 <_printf_common>:
 8006eb8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006ebc:	4616      	mov	r6, r2
 8006ebe:	4699      	mov	r9, r3
 8006ec0:	688a      	ldr	r2, [r1, #8]
 8006ec2:	690b      	ldr	r3, [r1, #16]
 8006ec4:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8006ec8:	4293      	cmp	r3, r2
 8006eca:	bfb8      	it	lt
 8006ecc:	4613      	movlt	r3, r2
 8006ece:	6033      	str	r3, [r6, #0]
 8006ed0:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8006ed4:	4607      	mov	r7, r0
 8006ed6:	460c      	mov	r4, r1
 8006ed8:	b10a      	cbz	r2, 8006ede <_printf_common+0x26>
 8006eda:	3301      	adds	r3, #1
 8006edc:	6033      	str	r3, [r6, #0]
 8006ede:	6823      	ldr	r3, [r4, #0]
 8006ee0:	0699      	lsls	r1, r3, #26
 8006ee2:	bf42      	ittt	mi
 8006ee4:	6833      	ldrmi	r3, [r6, #0]
 8006ee6:	3302      	addmi	r3, #2
 8006ee8:	6033      	strmi	r3, [r6, #0]
 8006eea:	6825      	ldr	r5, [r4, #0]
 8006eec:	f015 0506 	ands.w	r5, r5, #6
 8006ef0:	d106      	bne.n	8006f00 <_printf_common+0x48>
 8006ef2:	f104 0a19 	add.w	sl, r4, #25
 8006ef6:	68e3      	ldr	r3, [r4, #12]
 8006ef8:	6832      	ldr	r2, [r6, #0]
 8006efa:	1a9b      	subs	r3, r3, r2
 8006efc:	42ab      	cmp	r3, r5
 8006efe:	dc26      	bgt.n	8006f4e <_printf_common+0x96>
 8006f00:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8006f04:	1e13      	subs	r3, r2, #0
 8006f06:	6822      	ldr	r2, [r4, #0]
 8006f08:	bf18      	it	ne
 8006f0a:	2301      	movne	r3, #1
 8006f0c:	0692      	lsls	r2, r2, #26
 8006f0e:	d42b      	bmi.n	8006f68 <_printf_common+0xb0>
 8006f10:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8006f14:	4649      	mov	r1, r9
 8006f16:	4638      	mov	r0, r7
 8006f18:	47c0      	blx	r8
 8006f1a:	3001      	adds	r0, #1
 8006f1c:	d01e      	beq.n	8006f5c <_printf_common+0xa4>
 8006f1e:	6823      	ldr	r3, [r4, #0]
 8006f20:	68e5      	ldr	r5, [r4, #12]
 8006f22:	6832      	ldr	r2, [r6, #0]
 8006f24:	f003 0306 	and.w	r3, r3, #6
 8006f28:	2b04      	cmp	r3, #4
 8006f2a:	bf08      	it	eq
 8006f2c:	1aad      	subeq	r5, r5, r2
 8006f2e:	68a3      	ldr	r3, [r4, #8]
 8006f30:	6922      	ldr	r2, [r4, #16]
 8006f32:	bf0c      	ite	eq
 8006f34:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8006f38:	2500      	movne	r5, #0
 8006f3a:	4293      	cmp	r3, r2
 8006f3c:	bfc4      	itt	gt
 8006f3e:	1a9b      	subgt	r3, r3, r2
 8006f40:	18ed      	addgt	r5, r5, r3
 8006f42:	2600      	movs	r6, #0
 8006f44:	341a      	adds	r4, #26
 8006f46:	42b5      	cmp	r5, r6
 8006f48:	d11a      	bne.n	8006f80 <_printf_common+0xc8>
 8006f4a:	2000      	movs	r0, #0
 8006f4c:	e008      	b.n	8006f60 <_printf_common+0xa8>
 8006f4e:	2301      	movs	r3, #1
 8006f50:	4652      	mov	r2, sl
 8006f52:	4649      	mov	r1, r9
 8006f54:	4638      	mov	r0, r7
 8006f56:	47c0      	blx	r8
 8006f58:	3001      	adds	r0, #1
 8006f5a:	d103      	bne.n	8006f64 <_printf_common+0xac>
 8006f5c:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8006f60:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006f64:	3501      	adds	r5, #1
 8006f66:	e7c6      	b.n	8006ef6 <_printf_common+0x3e>
 8006f68:	18e1      	adds	r1, r4, r3
 8006f6a:	1c5a      	adds	r2, r3, #1
 8006f6c:	2030      	movs	r0, #48	; 0x30
 8006f6e:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8006f72:	4422      	add	r2, r4
 8006f74:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8006f78:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8006f7c:	3302      	adds	r3, #2
 8006f7e:	e7c7      	b.n	8006f10 <_printf_common+0x58>
 8006f80:	2301      	movs	r3, #1
 8006f82:	4622      	mov	r2, r4
 8006f84:	4649      	mov	r1, r9
 8006f86:	4638      	mov	r0, r7
 8006f88:	47c0      	blx	r8
 8006f8a:	3001      	adds	r0, #1
 8006f8c:	d0e6      	beq.n	8006f5c <_printf_common+0xa4>
 8006f8e:	3601      	adds	r6, #1
 8006f90:	e7d9      	b.n	8006f46 <_printf_common+0x8e>
	...

08006f94 <_printf_i>:
 8006f94:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8006f98:	7e0f      	ldrb	r7, [r1, #24]
 8006f9a:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8006f9c:	2f78      	cmp	r7, #120	; 0x78
 8006f9e:	4691      	mov	r9, r2
 8006fa0:	4680      	mov	r8, r0
 8006fa2:	460c      	mov	r4, r1
 8006fa4:	469a      	mov	sl, r3
 8006fa6:	f101 0243 	add.w	r2, r1, #67	; 0x43
 8006faa:	d807      	bhi.n	8006fbc <_printf_i+0x28>
 8006fac:	2f62      	cmp	r7, #98	; 0x62
 8006fae:	d80a      	bhi.n	8006fc6 <_printf_i+0x32>
 8006fb0:	2f00      	cmp	r7, #0
 8006fb2:	f000 80d8 	beq.w	8007166 <_printf_i+0x1d2>
 8006fb6:	2f58      	cmp	r7, #88	; 0x58
 8006fb8:	f000 80a3 	beq.w	8007102 <_printf_i+0x16e>
 8006fbc:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8006fc0:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8006fc4:	e03a      	b.n	800703c <_printf_i+0xa8>
 8006fc6:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8006fca:	2b15      	cmp	r3, #21
 8006fcc:	d8f6      	bhi.n	8006fbc <_printf_i+0x28>
 8006fce:	a101      	add	r1, pc, #4	; (adr r1, 8006fd4 <_printf_i+0x40>)
 8006fd0:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8006fd4:	0800702d 	.word	0x0800702d
 8006fd8:	08007041 	.word	0x08007041
 8006fdc:	08006fbd 	.word	0x08006fbd
 8006fe0:	08006fbd 	.word	0x08006fbd
 8006fe4:	08006fbd 	.word	0x08006fbd
 8006fe8:	08006fbd 	.word	0x08006fbd
 8006fec:	08007041 	.word	0x08007041
 8006ff0:	08006fbd 	.word	0x08006fbd
 8006ff4:	08006fbd 	.word	0x08006fbd
 8006ff8:	08006fbd 	.word	0x08006fbd
 8006ffc:	08006fbd 	.word	0x08006fbd
 8007000:	0800714d 	.word	0x0800714d
 8007004:	08007071 	.word	0x08007071
 8007008:	0800712f 	.word	0x0800712f
 800700c:	08006fbd 	.word	0x08006fbd
 8007010:	08006fbd 	.word	0x08006fbd
 8007014:	0800716f 	.word	0x0800716f
 8007018:	08006fbd 	.word	0x08006fbd
 800701c:	08007071 	.word	0x08007071
 8007020:	08006fbd 	.word	0x08006fbd
 8007024:	08006fbd 	.word	0x08006fbd
 8007028:	08007137 	.word	0x08007137
 800702c:	682b      	ldr	r3, [r5, #0]
 800702e:	1d1a      	adds	r2, r3, #4
 8007030:	681b      	ldr	r3, [r3, #0]
 8007032:	602a      	str	r2, [r5, #0]
 8007034:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8007038:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800703c:	2301      	movs	r3, #1
 800703e:	e0a3      	b.n	8007188 <_printf_i+0x1f4>
 8007040:	6820      	ldr	r0, [r4, #0]
 8007042:	6829      	ldr	r1, [r5, #0]
 8007044:	0606      	lsls	r6, r0, #24
 8007046:	f101 0304 	add.w	r3, r1, #4
 800704a:	d50a      	bpl.n	8007062 <_printf_i+0xce>
 800704c:	680e      	ldr	r6, [r1, #0]
 800704e:	602b      	str	r3, [r5, #0]
 8007050:	2e00      	cmp	r6, #0
 8007052:	da03      	bge.n	800705c <_printf_i+0xc8>
 8007054:	232d      	movs	r3, #45	; 0x2d
 8007056:	4276      	negs	r6, r6
 8007058:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800705c:	485e      	ldr	r0, [pc, #376]	; (80071d8 <_printf_i+0x244>)
 800705e:	230a      	movs	r3, #10
 8007060:	e019      	b.n	8007096 <_printf_i+0x102>
 8007062:	680e      	ldr	r6, [r1, #0]
 8007064:	602b      	str	r3, [r5, #0]
 8007066:	f010 0f40 	tst.w	r0, #64	; 0x40
 800706a:	bf18      	it	ne
 800706c:	b236      	sxthne	r6, r6
 800706e:	e7ef      	b.n	8007050 <_printf_i+0xbc>
 8007070:	682b      	ldr	r3, [r5, #0]
 8007072:	6820      	ldr	r0, [r4, #0]
 8007074:	1d19      	adds	r1, r3, #4
 8007076:	6029      	str	r1, [r5, #0]
 8007078:	0601      	lsls	r1, r0, #24
 800707a:	d501      	bpl.n	8007080 <_printf_i+0xec>
 800707c:	681e      	ldr	r6, [r3, #0]
 800707e:	e002      	b.n	8007086 <_printf_i+0xf2>
 8007080:	0646      	lsls	r6, r0, #25
 8007082:	d5fb      	bpl.n	800707c <_printf_i+0xe8>
 8007084:	881e      	ldrh	r6, [r3, #0]
 8007086:	4854      	ldr	r0, [pc, #336]	; (80071d8 <_printf_i+0x244>)
 8007088:	2f6f      	cmp	r7, #111	; 0x6f
 800708a:	bf0c      	ite	eq
 800708c:	2308      	moveq	r3, #8
 800708e:	230a      	movne	r3, #10
 8007090:	2100      	movs	r1, #0
 8007092:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8007096:	6865      	ldr	r5, [r4, #4]
 8007098:	60a5      	str	r5, [r4, #8]
 800709a:	2d00      	cmp	r5, #0
 800709c:	bfa2      	ittt	ge
 800709e:	6821      	ldrge	r1, [r4, #0]
 80070a0:	f021 0104 	bicge.w	r1, r1, #4
 80070a4:	6021      	strge	r1, [r4, #0]
 80070a6:	b90e      	cbnz	r6, 80070ac <_printf_i+0x118>
 80070a8:	2d00      	cmp	r5, #0
 80070aa:	d04d      	beq.n	8007148 <_printf_i+0x1b4>
 80070ac:	4615      	mov	r5, r2
 80070ae:	fbb6 f1f3 	udiv	r1, r6, r3
 80070b2:	fb03 6711 	mls	r7, r3, r1, r6
 80070b6:	5dc7      	ldrb	r7, [r0, r7]
 80070b8:	f805 7d01 	strb.w	r7, [r5, #-1]!
 80070bc:	4637      	mov	r7, r6
 80070be:	42bb      	cmp	r3, r7
 80070c0:	460e      	mov	r6, r1
 80070c2:	d9f4      	bls.n	80070ae <_printf_i+0x11a>
 80070c4:	2b08      	cmp	r3, #8
 80070c6:	d10b      	bne.n	80070e0 <_printf_i+0x14c>
 80070c8:	6823      	ldr	r3, [r4, #0]
 80070ca:	07de      	lsls	r6, r3, #31
 80070cc:	d508      	bpl.n	80070e0 <_printf_i+0x14c>
 80070ce:	6923      	ldr	r3, [r4, #16]
 80070d0:	6861      	ldr	r1, [r4, #4]
 80070d2:	4299      	cmp	r1, r3
 80070d4:	bfde      	ittt	le
 80070d6:	2330      	movle	r3, #48	; 0x30
 80070d8:	f805 3c01 	strble.w	r3, [r5, #-1]
 80070dc:	f105 35ff 	addle.w	r5, r5, #4294967295	; 0xffffffff
 80070e0:	1b52      	subs	r2, r2, r5
 80070e2:	6122      	str	r2, [r4, #16]
 80070e4:	f8cd a000 	str.w	sl, [sp]
 80070e8:	464b      	mov	r3, r9
 80070ea:	aa03      	add	r2, sp, #12
 80070ec:	4621      	mov	r1, r4
 80070ee:	4640      	mov	r0, r8
 80070f0:	f7ff fee2 	bl	8006eb8 <_printf_common>
 80070f4:	3001      	adds	r0, #1
 80070f6:	d14c      	bne.n	8007192 <_printf_i+0x1fe>
 80070f8:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80070fc:	b004      	add	sp, #16
 80070fe:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007102:	4835      	ldr	r0, [pc, #212]	; (80071d8 <_printf_i+0x244>)
 8007104:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 8007108:	6829      	ldr	r1, [r5, #0]
 800710a:	6823      	ldr	r3, [r4, #0]
 800710c:	f851 6b04 	ldr.w	r6, [r1], #4
 8007110:	6029      	str	r1, [r5, #0]
 8007112:	061d      	lsls	r5, r3, #24
 8007114:	d514      	bpl.n	8007140 <_printf_i+0x1ac>
 8007116:	07df      	lsls	r7, r3, #31
 8007118:	bf44      	itt	mi
 800711a:	f043 0320 	orrmi.w	r3, r3, #32
 800711e:	6023      	strmi	r3, [r4, #0]
 8007120:	b91e      	cbnz	r6, 800712a <_printf_i+0x196>
 8007122:	6823      	ldr	r3, [r4, #0]
 8007124:	f023 0320 	bic.w	r3, r3, #32
 8007128:	6023      	str	r3, [r4, #0]
 800712a:	2310      	movs	r3, #16
 800712c:	e7b0      	b.n	8007090 <_printf_i+0xfc>
 800712e:	6823      	ldr	r3, [r4, #0]
 8007130:	f043 0320 	orr.w	r3, r3, #32
 8007134:	6023      	str	r3, [r4, #0]
 8007136:	2378      	movs	r3, #120	; 0x78
 8007138:	4828      	ldr	r0, [pc, #160]	; (80071dc <_printf_i+0x248>)
 800713a:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 800713e:	e7e3      	b.n	8007108 <_printf_i+0x174>
 8007140:	0659      	lsls	r1, r3, #25
 8007142:	bf48      	it	mi
 8007144:	b2b6      	uxthmi	r6, r6
 8007146:	e7e6      	b.n	8007116 <_printf_i+0x182>
 8007148:	4615      	mov	r5, r2
 800714a:	e7bb      	b.n	80070c4 <_printf_i+0x130>
 800714c:	682b      	ldr	r3, [r5, #0]
 800714e:	6826      	ldr	r6, [r4, #0]
 8007150:	6961      	ldr	r1, [r4, #20]
 8007152:	1d18      	adds	r0, r3, #4
 8007154:	6028      	str	r0, [r5, #0]
 8007156:	0635      	lsls	r5, r6, #24
 8007158:	681b      	ldr	r3, [r3, #0]
 800715a:	d501      	bpl.n	8007160 <_printf_i+0x1cc>
 800715c:	6019      	str	r1, [r3, #0]
 800715e:	e002      	b.n	8007166 <_printf_i+0x1d2>
 8007160:	0670      	lsls	r0, r6, #25
 8007162:	d5fb      	bpl.n	800715c <_printf_i+0x1c8>
 8007164:	8019      	strh	r1, [r3, #0]
 8007166:	2300      	movs	r3, #0
 8007168:	6123      	str	r3, [r4, #16]
 800716a:	4615      	mov	r5, r2
 800716c:	e7ba      	b.n	80070e4 <_printf_i+0x150>
 800716e:	682b      	ldr	r3, [r5, #0]
 8007170:	1d1a      	adds	r2, r3, #4
 8007172:	602a      	str	r2, [r5, #0]
 8007174:	681d      	ldr	r5, [r3, #0]
 8007176:	6862      	ldr	r2, [r4, #4]
 8007178:	2100      	movs	r1, #0
 800717a:	4628      	mov	r0, r5
 800717c:	f7f9 f848 	bl	8000210 <memchr>
 8007180:	b108      	cbz	r0, 8007186 <_printf_i+0x1f2>
 8007182:	1b40      	subs	r0, r0, r5
 8007184:	6060      	str	r0, [r4, #4]
 8007186:	6863      	ldr	r3, [r4, #4]
 8007188:	6123      	str	r3, [r4, #16]
 800718a:	2300      	movs	r3, #0
 800718c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8007190:	e7a8      	b.n	80070e4 <_printf_i+0x150>
 8007192:	6923      	ldr	r3, [r4, #16]
 8007194:	462a      	mov	r2, r5
 8007196:	4649      	mov	r1, r9
 8007198:	4640      	mov	r0, r8
 800719a:	47d0      	blx	sl
 800719c:	3001      	adds	r0, #1
 800719e:	d0ab      	beq.n	80070f8 <_printf_i+0x164>
 80071a0:	6823      	ldr	r3, [r4, #0]
 80071a2:	079b      	lsls	r3, r3, #30
 80071a4:	d413      	bmi.n	80071ce <_printf_i+0x23a>
 80071a6:	68e0      	ldr	r0, [r4, #12]
 80071a8:	9b03      	ldr	r3, [sp, #12]
 80071aa:	4298      	cmp	r0, r3
 80071ac:	bfb8      	it	lt
 80071ae:	4618      	movlt	r0, r3
 80071b0:	e7a4      	b.n	80070fc <_printf_i+0x168>
 80071b2:	2301      	movs	r3, #1
 80071b4:	4632      	mov	r2, r6
 80071b6:	4649      	mov	r1, r9
 80071b8:	4640      	mov	r0, r8
 80071ba:	47d0      	blx	sl
 80071bc:	3001      	adds	r0, #1
 80071be:	d09b      	beq.n	80070f8 <_printf_i+0x164>
 80071c0:	3501      	adds	r5, #1
 80071c2:	68e3      	ldr	r3, [r4, #12]
 80071c4:	9903      	ldr	r1, [sp, #12]
 80071c6:	1a5b      	subs	r3, r3, r1
 80071c8:	42ab      	cmp	r3, r5
 80071ca:	dcf2      	bgt.n	80071b2 <_printf_i+0x21e>
 80071cc:	e7eb      	b.n	80071a6 <_printf_i+0x212>
 80071ce:	2500      	movs	r5, #0
 80071d0:	f104 0619 	add.w	r6, r4, #25
 80071d4:	e7f5      	b.n	80071c2 <_printf_i+0x22e>
 80071d6:	bf00      	nop
 80071d8:	08009682 	.word	0x08009682
 80071dc:	08009693 	.word	0x08009693

080071e0 <iprintf>:
 80071e0:	b40f      	push	{r0, r1, r2, r3}
 80071e2:	4b0a      	ldr	r3, [pc, #40]	; (800720c <iprintf+0x2c>)
 80071e4:	b513      	push	{r0, r1, r4, lr}
 80071e6:	681c      	ldr	r4, [r3, #0]
 80071e8:	b124      	cbz	r4, 80071f4 <iprintf+0x14>
 80071ea:	69a3      	ldr	r3, [r4, #24]
 80071ec:	b913      	cbnz	r3, 80071f4 <iprintf+0x14>
 80071ee:	4620      	mov	r0, r4
 80071f0:	f001 f83c 	bl	800826c <__sinit>
 80071f4:	ab05      	add	r3, sp, #20
 80071f6:	9a04      	ldr	r2, [sp, #16]
 80071f8:	68a1      	ldr	r1, [r4, #8]
 80071fa:	9301      	str	r3, [sp, #4]
 80071fc:	4620      	mov	r0, r4
 80071fe:	f001 fd87 	bl	8008d10 <_vfiprintf_r>
 8007202:	b002      	add	sp, #8
 8007204:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007208:	b004      	add	sp, #16
 800720a:	4770      	bx	lr
 800720c:	20000010 	.word	0x20000010

08007210 <__strtok_r>:
 8007210:	b5f0      	push	{r4, r5, r6, r7, lr}
 8007212:	b908      	cbnz	r0, 8007218 <__strtok_r+0x8>
 8007214:	6810      	ldr	r0, [r2, #0]
 8007216:	b188      	cbz	r0, 800723c <__strtok_r+0x2c>
 8007218:	4604      	mov	r4, r0
 800721a:	4620      	mov	r0, r4
 800721c:	f814 5b01 	ldrb.w	r5, [r4], #1
 8007220:	460f      	mov	r7, r1
 8007222:	f817 6b01 	ldrb.w	r6, [r7], #1
 8007226:	b91e      	cbnz	r6, 8007230 <__strtok_r+0x20>
 8007228:	b965      	cbnz	r5, 8007244 <__strtok_r+0x34>
 800722a:	6015      	str	r5, [r2, #0]
 800722c:	4628      	mov	r0, r5
 800722e:	e005      	b.n	800723c <__strtok_r+0x2c>
 8007230:	42b5      	cmp	r5, r6
 8007232:	d1f6      	bne.n	8007222 <__strtok_r+0x12>
 8007234:	2b00      	cmp	r3, #0
 8007236:	d1f0      	bne.n	800721a <__strtok_r+0xa>
 8007238:	6014      	str	r4, [r2, #0]
 800723a:	7003      	strb	r3, [r0, #0]
 800723c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800723e:	461c      	mov	r4, r3
 8007240:	e00c      	b.n	800725c <__strtok_r+0x4c>
 8007242:	b915      	cbnz	r5, 800724a <__strtok_r+0x3a>
 8007244:	f814 3b01 	ldrb.w	r3, [r4], #1
 8007248:	460e      	mov	r6, r1
 800724a:	f816 5b01 	ldrb.w	r5, [r6], #1
 800724e:	42ab      	cmp	r3, r5
 8007250:	d1f7      	bne.n	8007242 <__strtok_r+0x32>
 8007252:	2b00      	cmp	r3, #0
 8007254:	d0f3      	beq.n	800723e <__strtok_r+0x2e>
 8007256:	2300      	movs	r3, #0
 8007258:	f804 3c01 	strb.w	r3, [r4, #-1]
 800725c:	6014      	str	r4, [r2, #0]
 800725e:	e7ed      	b.n	800723c <__strtok_r+0x2c>

08007260 <strtok_r>:
 8007260:	2301      	movs	r3, #1
 8007262:	f7ff bfd5 	b.w	8007210 <__strtok_r>
	...

08007268 <_strtol_l.constprop.0>:
 8007268:	2b01      	cmp	r3, #1
 800726a:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800726e:	d001      	beq.n	8007274 <_strtol_l.constprop.0+0xc>
 8007270:	2b24      	cmp	r3, #36	; 0x24
 8007272:	d906      	bls.n	8007282 <_strtol_l.constprop.0+0x1a>
 8007274:	f7ff fb0a 	bl	800688c <__errno>
 8007278:	2316      	movs	r3, #22
 800727a:	6003      	str	r3, [r0, #0]
 800727c:	2000      	movs	r0, #0
 800727e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007282:	f8df c0e4 	ldr.w	ip, [pc, #228]	; 8007368 <_strtol_l.constprop.0+0x100>
 8007286:	460d      	mov	r5, r1
 8007288:	462e      	mov	r6, r5
 800728a:	f815 4b01 	ldrb.w	r4, [r5], #1
 800728e:	f814 700c 	ldrb.w	r7, [r4, ip]
 8007292:	f017 0708 	ands.w	r7, r7, #8
 8007296:	d1f7      	bne.n	8007288 <_strtol_l.constprop.0+0x20>
 8007298:	2c2d      	cmp	r4, #45	; 0x2d
 800729a:	d132      	bne.n	8007302 <_strtol_l.constprop.0+0x9a>
 800729c:	782c      	ldrb	r4, [r5, #0]
 800729e:	2701      	movs	r7, #1
 80072a0:	1cb5      	adds	r5, r6, #2
 80072a2:	2b00      	cmp	r3, #0
 80072a4:	d05b      	beq.n	800735e <_strtol_l.constprop.0+0xf6>
 80072a6:	2b10      	cmp	r3, #16
 80072a8:	d109      	bne.n	80072be <_strtol_l.constprop.0+0x56>
 80072aa:	2c30      	cmp	r4, #48	; 0x30
 80072ac:	d107      	bne.n	80072be <_strtol_l.constprop.0+0x56>
 80072ae:	782c      	ldrb	r4, [r5, #0]
 80072b0:	f004 04df 	and.w	r4, r4, #223	; 0xdf
 80072b4:	2c58      	cmp	r4, #88	; 0x58
 80072b6:	d14d      	bne.n	8007354 <_strtol_l.constprop.0+0xec>
 80072b8:	786c      	ldrb	r4, [r5, #1]
 80072ba:	2310      	movs	r3, #16
 80072bc:	3502      	adds	r5, #2
 80072be:	f107 4800 	add.w	r8, r7, #2147483648	; 0x80000000
 80072c2:	f108 38ff 	add.w	r8, r8, #4294967295	; 0xffffffff
 80072c6:	f04f 0c00 	mov.w	ip, #0
 80072ca:	fbb8 f9f3 	udiv	r9, r8, r3
 80072ce:	4666      	mov	r6, ip
 80072d0:	fb03 8a19 	mls	sl, r3, r9, r8
 80072d4:	f1a4 0e30 	sub.w	lr, r4, #48	; 0x30
 80072d8:	f1be 0f09 	cmp.w	lr, #9
 80072dc:	d816      	bhi.n	800730c <_strtol_l.constprop.0+0xa4>
 80072de:	4674      	mov	r4, lr
 80072e0:	42a3      	cmp	r3, r4
 80072e2:	dd24      	ble.n	800732e <_strtol_l.constprop.0+0xc6>
 80072e4:	f1bc 0f00 	cmp.w	ip, #0
 80072e8:	db1e      	blt.n	8007328 <_strtol_l.constprop.0+0xc0>
 80072ea:	45b1      	cmp	r9, r6
 80072ec:	d31c      	bcc.n	8007328 <_strtol_l.constprop.0+0xc0>
 80072ee:	d101      	bne.n	80072f4 <_strtol_l.constprop.0+0x8c>
 80072f0:	45a2      	cmp	sl, r4
 80072f2:	db19      	blt.n	8007328 <_strtol_l.constprop.0+0xc0>
 80072f4:	fb06 4603 	mla	r6, r6, r3, r4
 80072f8:	f04f 0c01 	mov.w	ip, #1
 80072fc:	f815 4b01 	ldrb.w	r4, [r5], #1
 8007300:	e7e8      	b.n	80072d4 <_strtol_l.constprop.0+0x6c>
 8007302:	2c2b      	cmp	r4, #43	; 0x2b
 8007304:	bf04      	itt	eq
 8007306:	782c      	ldrbeq	r4, [r5, #0]
 8007308:	1cb5      	addeq	r5, r6, #2
 800730a:	e7ca      	b.n	80072a2 <_strtol_l.constprop.0+0x3a>
 800730c:	f1a4 0e41 	sub.w	lr, r4, #65	; 0x41
 8007310:	f1be 0f19 	cmp.w	lr, #25
 8007314:	d801      	bhi.n	800731a <_strtol_l.constprop.0+0xb2>
 8007316:	3c37      	subs	r4, #55	; 0x37
 8007318:	e7e2      	b.n	80072e0 <_strtol_l.constprop.0+0x78>
 800731a:	f1a4 0e61 	sub.w	lr, r4, #97	; 0x61
 800731e:	f1be 0f19 	cmp.w	lr, #25
 8007322:	d804      	bhi.n	800732e <_strtol_l.constprop.0+0xc6>
 8007324:	3c57      	subs	r4, #87	; 0x57
 8007326:	e7db      	b.n	80072e0 <_strtol_l.constprop.0+0x78>
 8007328:	f04f 3cff 	mov.w	ip, #4294967295	; 0xffffffff
 800732c:	e7e6      	b.n	80072fc <_strtol_l.constprop.0+0x94>
 800732e:	f1bc 0f00 	cmp.w	ip, #0
 8007332:	da05      	bge.n	8007340 <_strtol_l.constprop.0+0xd8>
 8007334:	2322      	movs	r3, #34	; 0x22
 8007336:	6003      	str	r3, [r0, #0]
 8007338:	4646      	mov	r6, r8
 800733a:	b942      	cbnz	r2, 800734e <_strtol_l.constprop.0+0xe6>
 800733c:	4630      	mov	r0, r6
 800733e:	e79e      	b.n	800727e <_strtol_l.constprop.0+0x16>
 8007340:	b107      	cbz	r7, 8007344 <_strtol_l.constprop.0+0xdc>
 8007342:	4276      	negs	r6, r6
 8007344:	2a00      	cmp	r2, #0
 8007346:	d0f9      	beq.n	800733c <_strtol_l.constprop.0+0xd4>
 8007348:	f1bc 0f00 	cmp.w	ip, #0
 800734c:	d000      	beq.n	8007350 <_strtol_l.constprop.0+0xe8>
 800734e:	1e69      	subs	r1, r5, #1
 8007350:	6011      	str	r1, [r2, #0]
 8007352:	e7f3      	b.n	800733c <_strtol_l.constprop.0+0xd4>
 8007354:	2430      	movs	r4, #48	; 0x30
 8007356:	2b00      	cmp	r3, #0
 8007358:	d1b1      	bne.n	80072be <_strtol_l.constprop.0+0x56>
 800735a:	2308      	movs	r3, #8
 800735c:	e7af      	b.n	80072be <_strtol_l.constprop.0+0x56>
 800735e:	2c30      	cmp	r4, #48	; 0x30
 8007360:	d0a5      	beq.n	80072ae <_strtol_l.constprop.0+0x46>
 8007362:	230a      	movs	r3, #10
 8007364:	e7ab      	b.n	80072be <_strtol_l.constprop.0+0x56>
 8007366:	bf00      	nop
 8007368:	080096a5 	.word	0x080096a5

0800736c <strtol>:
 800736c:	4613      	mov	r3, r2
 800736e:	460a      	mov	r2, r1
 8007370:	4601      	mov	r1, r0
 8007372:	4802      	ldr	r0, [pc, #8]	; (800737c <strtol+0x10>)
 8007374:	6800      	ldr	r0, [r0, #0]
 8007376:	f7ff bf77 	b.w	8007268 <_strtol_l.constprop.0>
 800737a:	bf00      	nop
 800737c:	20000010 	.word	0x20000010

08007380 <_strtoull_l.constprop.0>:
 8007380:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007384:	4692      	mov	sl, r2
 8007386:	4a49      	ldr	r2, [pc, #292]	; (80074ac <_strtoull_l.constprop.0+0x12c>)
 8007388:	9001      	str	r0, [sp, #4]
 800738a:	4689      	mov	r9, r1
 800738c:	461d      	mov	r5, r3
 800738e:	460e      	mov	r6, r1
 8007390:	4633      	mov	r3, r6
 8007392:	f816 4b01 	ldrb.w	r4, [r6], #1
 8007396:	5ca7      	ldrb	r7, [r4, r2]
 8007398:	f017 0708 	ands.w	r7, r7, #8
 800739c:	d1f8      	bne.n	8007390 <_strtoull_l.constprop.0+0x10>
 800739e:	2c2d      	cmp	r4, #45	; 0x2d
 80073a0:	d14a      	bne.n	8007438 <_strtoull_l.constprop.0+0xb8>
 80073a2:	7834      	ldrb	r4, [r6, #0]
 80073a4:	2701      	movs	r7, #1
 80073a6:	1c9e      	adds	r6, r3, #2
 80073a8:	2d00      	cmp	r5, #0
 80073aa:	d07b      	beq.n	80074a4 <_strtoull_l.constprop.0+0x124>
 80073ac:	2d10      	cmp	r5, #16
 80073ae:	d109      	bne.n	80073c4 <_strtoull_l.constprop.0+0x44>
 80073b0:	2c30      	cmp	r4, #48	; 0x30
 80073b2:	d107      	bne.n	80073c4 <_strtoull_l.constprop.0+0x44>
 80073b4:	7833      	ldrb	r3, [r6, #0]
 80073b6:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 80073ba:	2b58      	cmp	r3, #88	; 0x58
 80073bc:	d16d      	bne.n	800749a <_strtoull_l.constprop.0+0x11a>
 80073be:	7874      	ldrb	r4, [r6, #1]
 80073c0:	2510      	movs	r5, #16
 80073c2:	3602      	adds	r6, #2
 80073c4:	ea4f 7be5 	mov.w	fp, r5, asr #31
 80073c8:	462a      	mov	r2, r5
 80073ca:	465b      	mov	r3, fp
 80073cc:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80073d0:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 80073d4:	f7f9 fc70 	bl	8000cb8 <__aeabi_uldivmod>
 80073d8:	462a      	mov	r2, r5
 80073da:	9000      	str	r0, [sp, #0]
 80073dc:	4688      	mov	r8, r1
 80073de:	465b      	mov	r3, fp
 80073e0:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80073e4:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 80073e8:	f7f9 fc66 	bl	8000cb8 <__aeabi_uldivmod>
 80073ec:	2300      	movs	r3, #0
 80073ee:	4618      	mov	r0, r3
 80073f0:	4619      	mov	r1, r3
 80073f2:	f1a4 0c30 	sub.w	ip, r4, #48	; 0x30
 80073f6:	f1bc 0f09 	cmp.w	ip, #9
 80073fa:	d822      	bhi.n	8007442 <_strtoull_l.constprop.0+0xc2>
 80073fc:	4664      	mov	r4, ip
 80073fe:	42a5      	cmp	r5, r4
 8007400:	dd30      	ble.n	8007464 <_strtoull_l.constprop.0+0xe4>
 8007402:	2b00      	cmp	r3, #0
 8007404:	db2b      	blt.n	800745e <_strtoull_l.constprop.0+0xde>
 8007406:	9b00      	ldr	r3, [sp, #0]
 8007408:	4283      	cmp	r3, r0
 800740a:	eb78 0301 	sbcs.w	r3, r8, r1
 800740e:	d326      	bcc.n	800745e <_strtoull_l.constprop.0+0xde>
 8007410:	9b00      	ldr	r3, [sp, #0]
 8007412:	4588      	cmp	r8, r1
 8007414:	bf08      	it	eq
 8007416:	4283      	cmpeq	r3, r0
 8007418:	d101      	bne.n	800741e <_strtoull_l.constprop.0+0x9e>
 800741a:	42a2      	cmp	r2, r4
 800741c:	db1f      	blt.n	800745e <_strtoull_l.constprop.0+0xde>
 800741e:	4369      	muls	r1, r5
 8007420:	fb00 110b 	mla	r1, r0, fp, r1
 8007424:	fba5 0300 	umull	r0, r3, r5, r0
 8007428:	4419      	add	r1, r3
 800742a:	1820      	adds	r0, r4, r0
 800742c:	eb41 71e4 	adc.w	r1, r1, r4, asr #31
 8007430:	2301      	movs	r3, #1
 8007432:	f816 4b01 	ldrb.w	r4, [r6], #1
 8007436:	e7dc      	b.n	80073f2 <_strtoull_l.constprop.0+0x72>
 8007438:	2c2b      	cmp	r4, #43	; 0x2b
 800743a:	bf04      	itt	eq
 800743c:	7834      	ldrbeq	r4, [r6, #0]
 800743e:	1c9e      	addeq	r6, r3, #2
 8007440:	e7b2      	b.n	80073a8 <_strtoull_l.constprop.0+0x28>
 8007442:	f1a4 0c41 	sub.w	ip, r4, #65	; 0x41
 8007446:	f1bc 0f19 	cmp.w	ip, #25
 800744a:	d801      	bhi.n	8007450 <_strtoull_l.constprop.0+0xd0>
 800744c:	3c37      	subs	r4, #55	; 0x37
 800744e:	e7d6      	b.n	80073fe <_strtoull_l.constprop.0+0x7e>
 8007450:	f1a4 0c61 	sub.w	ip, r4, #97	; 0x61
 8007454:	f1bc 0f19 	cmp.w	ip, #25
 8007458:	d804      	bhi.n	8007464 <_strtoull_l.constprop.0+0xe4>
 800745a:	3c57      	subs	r4, #87	; 0x57
 800745c:	e7cf      	b.n	80073fe <_strtoull_l.constprop.0+0x7e>
 800745e:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8007462:	e7e6      	b.n	8007432 <_strtoull_l.constprop.0+0xb2>
 8007464:	2b00      	cmp	r3, #0
 8007466:	da0b      	bge.n	8007480 <_strtoull_l.constprop.0+0x100>
 8007468:	9a01      	ldr	r2, [sp, #4]
 800746a:	2322      	movs	r3, #34	; 0x22
 800746c:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8007470:	6013      	str	r3, [r2, #0]
 8007472:	4601      	mov	r1, r0
 8007474:	f1ba 0f00 	cmp.w	sl, #0
 8007478:	d10a      	bne.n	8007490 <_strtoull_l.constprop.0+0x110>
 800747a:	b003      	add	sp, #12
 800747c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007480:	b117      	cbz	r7, 8007488 <_strtoull_l.constprop.0+0x108>
 8007482:	4240      	negs	r0, r0
 8007484:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8007488:	f1ba 0f00 	cmp.w	sl, #0
 800748c:	d0f5      	beq.n	800747a <_strtoull_l.constprop.0+0xfa>
 800748e:	b10b      	cbz	r3, 8007494 <_strtoull_l.constprop.0+0x114>
 8007490:	f106 39ff 	add.w	r9, r6, #4294967295	; 0xffffffff
 8007494:	f8ca 9000 	str.w	r9, [sl]
 8007498:	e7ef      	b.n	800747a <_strtoull_l.constprop.0+0xfa>
 800749a:	2430      	movs	r4, #48	; 0x30
 800749c:	2d00      	cmp	r5, #0
 800749e:	d191      	bne.n	80073c4 <_strtoull_l.constprop.0+0x44>
 80074a0:	2508      	movs	r5, #8
 80074a2:	e78f      	b.n	80073c4 <_strtoull_l.constprop.0+0x44>
 80074a4:	2c30      	cmp	r4, #48	; 0x30
 80074a6:	d085      	beq.n	80073b4 <_strtoull_l.constprop.0+0x34>
 80074a8:	250a      	movs	r5, #10
 80074aa:	e78b      	b.n	80073c4 <_strtoull_l.constprop.0+0x44>
 80074ac:	080096a5 	.word	0x080096a5

080074b0 <strtoull>:
 80074b0:	4613      	mov	r3, r2
 80074b2:	460a      	mov	r2, r1
 80074b4:	4601      	mov	r1, r0
 80074b6:	4802      	ldr	r0, [pc, #8]	; (80074c0 <strtoull+0x10>)
 80074b8:	6800      	ldr	r0, [r0, #0]
 80074ba:	f7ff bf61 	b.w	8007380 <_strtoull_l.constprop.0>
 80074be:	bf00      	nop
 80074c0:	20000010 	.word	0x20000010

080074c4 <quorem>:
 80074c4:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80074c8:	6903      	ldr	r3, [r0, #16]
 80074ca:	690c      	ldr	r4, [r1, #16]
 80074cc:	42a3      	cmp	r3, r4
 80074ce:	4607      	mov	r7, r0
 80074d0:	f2c0 8081 	blt.w	80075d6 <quorem+0x112>
 80074d4:	3c01      	subs	r4, #1
 80074d6:	f101 0814 	add.w	r8, r1, #20
 80074da:	f100 0514 	add.w	r5, r0, #20
 80074de:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 80074e2:	9301      	str	r3, [sp, #4]
 80074e4:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 80074e8:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 80074ec:	3301      	adds	r3, #1
 80074ee:	429a      	cmp	r2, r3
 80074f0:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 80074f4:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 80074f8:	fbb2 f6f3 	udiv	r6, r2, r3
 80074fc:	d331      	bcc.n	8007562 <quorem+0x9e>
 80074fe:	f04f 0e00 	mov.w	lr, #0
 8007502:	4640      	mov	r0, r8
 8007504:	46ac      	mov	ip, r5
 8007506:	46f2      	mov	sl, lr
 8007508:	f850 2b04 	ldr.w	r2, [r0], #4
 800750c:	b293      	uxth	r3, r2
 800750e:	fb06 e303 	mla	r3, r6, r3, lr
 8007512:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 8007516:	b29b      	uxth	r3, r3
 8007518:	ebaa 0303 	sub.w	r3, sl, r3
 800751c:	f8dc a000 	ldr.w	sl, [ip]
 8007520:	0c12      	lsrs	r2, r2, #16
 8007522:	fa13 f38a 	uxtah	r3, r3, sl
 8007526:	fb06 e202 	mla	r2, r6, r2, lr
 800752a:	9300      	str	r3, [sp, #0]
 800752c:	9b00      	ldr	r3, [sp, #0]
 800752e:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 8007532:	b292      	uxth	r2, r2
 8007534:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 8007538:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800753c:	f8bd 3000 	ldrh.w	r3, [sp]
 8007540:	4581      	cmp	r9, r0
 8007542:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8007546:	f84c 3b04 	str.w	r3, [ip], #4
 800754a:	ea4f 4a22 	mov.w	sl, r2, asr #16
 800754e:	d2db      	bcs.n	8007508 <quorem+0x44>
 8007550:	f855 300b 	ldr.w	r3, [r5, fp]
 8007554:	b92b      	cbnz	r3, 8007562 <quorem+0x9e>
 8007556:	9b01      	ldr	r3, [sp, #4]
 8007558:	3b04      	subs	r3, #4
 800755a:	429d      	cmp	r5, r3
 800755c:	461a      	mov	r2, r3
 800755e:	d32e      	bcc.n	80075be <quorem+0xfa>
 8007560:	613c      	str	r4, [r7, #16]
 8007562:	4638      	mov	r0, r7
 8007564:	f001 f9b2 	bl	80088cc <__mcmp>
 8007568:	2800      	cmp	r0, #0
 800756a:	db24      	blt.n	80075b6 <quorem+0xf2>
 800756c:	3601      	adds	r6, #1
 800756e:	4628      	mov	r0, r5
 8007570:	f04f 0c00 	mov.w	ip, #0
 8007574:	f858 2b04 	ldr.w	r2, [r8], #4
 8007578:	f8d0 e000 	ldr.w	lr, [r0]
 800757c:	b293      	uxth	r3, r2
 800757e:	ebac 0303 	sub.w	r3, ip, r3
 8007582:	0c12      	lsrs	r2, r2, #16
 8007584:	fa13 f38e 	uxtah	r3, r3, lr
 8007588:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 800758c:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8007590:	b29b      	uxth	r3, r3
 8007592:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8007596:	45c1      	cmp	r9, r8
 8007598:	f840 3b04 	str.w	r3, [r0], #4
 800759c:	ea4f 4c22 	mov.w	ip, r2, asr #16
 80075a0:	d2e8      	bcs.n	8007574 <quorem+0xb0>
 80075a2:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 80075a6:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 80075aa:	b922      	cbnz	r2, 80075b6 <quorem+0xf2>
 80075ac:	3b04      	subs	r3, #4
 80075ae:	429d      	cmp	r5, r3
 80075b0:	461a      	mov	r2, r3
 80075b2:	d30a      	bcc.n	80075ca <quorem+0x106>
 80075b4:	613c      	str	r4, [r7, #16]
 80075b6:	4630      	mov	r0, r6
 80075b8:	b003      	add	sp, #12
 80075ba:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80075be:	6812      	ldr	r2, [r2, #0]
 80075c0:	3b04      	subs	r3, #4
 80075c2:	2a00      	cmp	r2, #0
 80075c4:	d1cc      	bne.n	8007560 <quorem+0x9c>
 80075c6:	3c01      	subs	r4, #1
 80075c8:	e7c7      	b.n	800755a <quorem+0x96>
 80075ca:	6812      	ldr	r2, [r2, #0]
 80075cc:	3b04      	subs	r3, #4
 80075ce:	2a00      	cmp	r2, #0
 80075d0:	d1f0      	bne.n	80075b4 <quorem+0xf0>
 80075d2:	3c01      	subs	r4, #1
 80075d4:	e7eb      	b.n	80075ae <quorem+0xea>
 80075d6:	2000      	movs	r0, #0
 80075d8:	e7ee      	b.n	80075b8 <quorem+0xf4>
 80075da:	0000      	movs	r0, r0
 80075dc:	0000      	movs	r0, r0
	...

080075e0 <_dtoa_r>:
 80075e0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80075e4:	ed2d 8b04 	vpush	{d8-d9}
 80075e8:	ec57 6b10 	vmov	r6, r7, d0
 80075ec:	b093      	sub	sp, #76	; 0x4c
 80075ee:	6a45      	ldr	r5, [r0, #36]	; 0x24
 80075f0:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 80075f4:	9106      	str	r1, [sp, #24]
 80075f6:	ee10 aa10 	vmov	sl, s0
 80075fa:	4604      	mov	r4, r0
 80075fc:	9209      	str	r2, [sp, #36]	; 0x24
 80075fe:	930c      	str	r3, [sp, #48]	; 0x30
 8007600:	46bb      	mov	fp, r7
 8007602:	b975      	cbnz	r5, 8007622 <_dtoa_r+0x42>
 8007604:	2010      	movs	r0, #16
 8007606:	f000 fed7 	bl	80083b8 <malloc>
 800760a:	4602      	mov	r2, r0
 800760c:	6260      	str	r0, [r4, #36]	; 0x24
 800760e:	b920      	cbnz	r0, 800761a <_dtoa_r+0x3a>
 8007610:	4ba7      	ldr	r3, [pc, #668]	; (80078b0 <_dtoa_r+0x2d0>)
 8007612:	21ea      	movs	r1, #234	; 0xea
 8007614:	48a7      	ldr	r0, [pc, #668]	; (80078b4 <_dtoa_r+0x2d4>)
 8007616:	f001 fdd1 	bl	80091bc <__assert_func>
 800761a:	e9c0 5501 	strd	r5, r5, [r0, #4]
 800761e:	6005      	str	r5, [r0, #0]
 8007620:	60c5      	str	r5, [r0, #12]
 8007622:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8007624:	6819      	ldr	r1, [r3, #0]
 8007626:	b151      	cbz	r1, 800763e <_dtoa_r+0x5e>
 8007628:	685a      	ldr	r2, [r3, #4]
 800762a:	604a      	str	r2, [r1, #4]
 800762c:	2301      	movs	r3, #1
 800762e:	4093      	lsls	r3, r2
 8007630:	608b      	str	r3, [r1, #8]
 8007632:	4620      	mov	r0, r4
 8007634:	f000 ff08 	bl	8008448 <_Bfree>
 8007638:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800763a:	2200      	movs	r2, #0
 800763c:	601a      	str	r2, [r3, #0]
 800763e:	1e3b      	subs	r3, r7, #0
 8007640:	bfaa      	itet	ge
 8007642:	2300      	movge	r3, #0
 8007644:	f023 4b00 	biclt.w	fp, r3, #2147483648	; 0x80000000
 8007648:	f8c8 3000 	strge.w	r3, [r8]
 800764c:	4b9a      	ldr	r3, [pc, #616]	; (80078b8 <_dtoa_r+0x2d8>)
 800764e:	bfbc      	itt	lt
 8007650:	2201      	movlt	r2, #1
 8007652:	f8c8 2000 	strlt.w	r2, [r8]
 8007656:	ea33 030b 	bics.w	r3, r3, fp
 800765a:	d11b      	bne.n	8007694 <_dtoa_r+0xb4>
 800765c:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800765e:	f242 730f 	movw	r3, #9999	; 0x270f
 8007662:	6013      	str	r3, [r2, #0]
 8007664:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8007668:	4333      	orrs	r3, r6
 800766a:	f000 8592 	beq.w	8008192 <_dtoa_r+0xbb2>
 800766e:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8007670:	b963      	cbnz	r3, 800768c <_dtoa_r+0xac>
 8007672:	4b92      	ldr	r3, [pc, #584]	; (80078bc <_dtoa_r+0x2dc>)
 8007674:	e022      	b.n	80076bc <_dtoa_r+0xdc>
 8007676:	4b92      	ldr	r3, [pc, #584]	; (80078c0 <_dtoa_r+0x2e0>)
 8007678:	9301      	str	r3, [sp, #4]
 800767a:	3308      	adds	r3, #8
 800767c:	9a21      	ldr	r2, [sp, #132]	; 0x84
 800767e:	6013      	str	r3, [r2, #0]
 8007680:	9801      	ldr	r0, [sp, #4]
 8007682:	b013      	add	sp, #76	; 0x4c
 8007684:	ecbd 8b04 	vpop	{d8-d9}
 8007688:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800768c:	4b8b      	ldr	r3, [pc, #556]	; (80078bc <_dtoa_r+0x2dc>)
 800768e:	9301      	str	r3, [sp, #4]
 8007690:	3303      	adds	r3, #3
 8007692:	e7f3      	b.n	800767c <_dtoa_r+0x9c>
 8007694:	2200      	movs	r2, #0
 8007696:	2300      	movs	r3, #0
 8007698:	4650      	mov	r0, sl
 800769a:	4659      	mov	r1, fp
 800769c:	f7f9 fa2c 	bl	8000af8 <__aeabi_dcmpeq>
 80076a0:	ec4b ab19 	vmov	d9, sl, fp
 80076a4:	4680      	mov	r8, r0
 80076a6:	b158      	cbz	r0, 80076c0 <_dtoa_r+0xe0>
 80076a8:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 80076aa:	2301      	movs	r3, #1
 80076ac:	6013      	str	r3, [r2, #0]
 80076ae:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80076b0:	2b00      	cmp	r3, #0
 80076b2:	f000 856b 	beq.w	800818c <_dtoa_r+0xbac>
 80076b6:	4883      	ldr	r0, [pc, #524]	; (80078c4 <_dtoa_r+0x2e4>)
 80076b8:	6018      	str	r0, [r3, #0]
 80076ba:	1e43      	subs	r3, r0, #1
 80076bc:	9301      	str	r3, [sp, #4]
 80076be:	e7df      	b.n	8007680 <_dtoa_r+0xa0>
 80076c0:	ec4b ab10 	vmov	d0, sl, fp
 80076c4:	aa10      	add	r2, sp, #64	; 0x40
 80076c6:	a911      	add	r1, sp, #68	; 0x44
 80076c8:	4620      	mov	r0, r4
 80076ca:	f001 f9a5 	bl	8008a18 <__d2b>
 80076ce:	f3cb 550a 	ubfx	r5, fp, #20, #11
 80076d2:	ee08 0a10 	vmov	s16, r0
 80076d6:	2d00      	cmp	r5, #0
 80076d8:	f000 8084 	beq.w	80077e4 <_dtoa_r+0x204>
 80076dc:	ee19 3a90 	vmov	r3, s19
 80076e0:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80076e4:	f043 577f 	orr.w	r7, r3, #1069547520	; 0x3fc00000
 80076e8:	4656      	mov	r6, sl
 80076ea:	f447 1740 	orr.w	r7, r7, #3145728	; 0x300000
 80076ee:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 80076f2:	f8cd 8038 	str.w	r8, [sp, #56]	; 0x38
 80076f6:	4b74      	ldr	r3, [pc, #464]	; (80078c8 <_dtoa_r+0x2e8>)
 80076f8:	2200      	movs	r2, #0
 80076fa:	4630      	mov	r0, r6
 80076fc:	4639      	mov	r1, r7
 80076fe:	f7f8 fddb 	bl	80002b8 <__aeabi_dsub>
 8007702:	a365      	add	r3, pc, #404	; (adr r3, 8007898 <_dtoa_r+0x2b8>)
 8007704:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007708:	f7f8 ff8e 	bl	8000628 <__aeabi_dmul>
 800770c:	a364      	add	r3, pc, #400	; (adr r3, 80078a0 <_dtoa_r+0x2c0>)
 800770e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007712:	f7f8 fdd3 	bl	80002bc <__adddf3>
 8007716:	4606      	mov	r6, r0
 8007718:	4628      	mov	r0, r5
 800771a:	460f      	mov	r7, r1
 800771c:	f7f8 ff1a 	bl	8000554 <__aeabi_i2d>
 8007720:	a361      	add	r3, pc, #388	; (adr r3, 80078a8 <_dtoa_r+0x2c8>)
 8007722:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007726:	f7f8 ff7f 	bl	8000628 <__aeabi_dmul>
 800772a:	4602      	mov	r2, r0
 800772c:	460b      	mov	r3, r1
 800772e:	4630      	mov	r0, r6
 8007730:	4639      	mov	r1, r7
 8007732:	f7f8 fdc3 	bl	80002bc <__adddf3>
 8007736:	4606      	mov	r6, r0
 8007738:	460f      	mov	r7, r1
 800773a:	f7f9 fa25 	bl	8000b88 <__aeabi_d2iz>
 800773e:	2200      	movs	r2, #0
 8007740:	9000      	str	r0, [sp, #0]
 8007742:	2300      	movs	r3, #0
 8007744:	4630      	mov	r0, r6
 8007746:	4639      	mov	r1, r7
 8007748:	f7f9 f9e0 	bl	8000b0c <__aeabi_dcmplt>
 800774c:	b150      	cbz	r0, 8007764 <_dtoa_r+0x184>
 800774e:	9800      	ldr	r0, [sp, #0]
 8007750:	f7f8 ff00 	bl	8000554 <__aeabi_i2d>
 8007754:	4632      	mov	r2, r6
 8007756:	463b      	mov	r3, r7
 8007758:	f7f9 f9ce 	bl	8000af8 <__aeabi_dcmpeq>
 800775c:	b910      	cbnz	r0, 8007764 <_dtoa_r+0x184>
 800775e:	9b00      	ldr	r3, [sp, #0]
 8007760:	3b01      	subs	r3, #1
 8007762:	9300      	str	r3, [sp, #0]
 8007764:	9b00      	ldr	r3, [sp, #0]
 8007766:	2b16      	cmp	r3, #22
 8007768:	d85a      	bhi.n	8007820 <_dtoa_r+0x240>
 800776a:	9a00      	ldr	r2, [sp, #0]
 800776c:	4b57      	ldr	r3, [pc, #348]	; (80078cc <_dtoa_r+0x2ec>)
 800776e:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8007772:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007776:	ec51 0b19 	vmov	r0, r1, d9
 800777a:	f7f9 f9c7 	bl	8000b0c <__aeabi_dcmplt>
 800777e:	2800      	cmp	r0, #0
 8007780:	d050      	beq.n	8007824 <_dtoa_r+0x244>
 8007782:	9b00      	ldr	r3, [sp, #0]
 8007784:	3b01      	subs	r3, #1
 8007786:	9300      	str	r3, [sp, #0]
 8007788:	2300      	movs	r3, #0
 800778a:	930b      	str	r3, [sp, #44]	; 0x2c
 800778c:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800778e:	1b5d      	subs	r5, r3, r5
 8007790:	1e6b      	subs	r3, r5, #1
 8007792:	9305      	str	r3, [sp, #20]
 8007794:	bf45      	ittet	mi
 8007796:	f1c5 0301 	rsbmi	r3, r5, #1
 800779a:	9304      	strmi	r3, [sp, #16]
 800779c:	2300      	movpl	r3, #0
 800779e:	2300      	movmi	r3, #0
 80077a0:	bf4c      	ite	mi
 80077a2:	9305      	strmi	r3, [sp, #20]
 80077a4:	9304      	strpl	r3, [sp, #16]
 80077a6:	9b00      	ldr	r3, [sp, #0]
 80077a8:	2b00      	cmp	r3, #0
 80077aa:	db3d      	blt.n	8007828 <_dtoa_r+0x248>
 80077ac:	9b05      	ldr	r3, [sp, #20]
 80077ae:	9a00      	ldr	r2, [sp, #0]
 80077b0:	920a      	str	r2, [sp, #40]	; 0x28
 80077b2:	4413      	add	r3, r2
 80077b4:	9305      	str	r3, [sp, #20]
 80077b6:	2300      	movs	r3, #0
 80077b8:	9307      	str	r3, [sp, #28]
 80077ba:	9b06      	ldr	r3, [sp, #24]
 80077bc:	2b09      	cmp	r3, #9
 80077be:	f200 8089 	bhi.w	80078d4 <_dtoa_r+0x2f4>
 80077c2:	2b05      	cmp	r3, #5
 80077c4:	bfc4      	itt	gt
 80077c6:	3b04      	subgt	r3, #4
 80077c8:	9306      	strgt	r3, [sp, #24]
 80077ca:	9b06      	ldr	r3, [sp, #24]
 80077cc:	f1a3 0302 	sub.w	r3, r3, #2
 80077d0:	bfcc      	ite	gt
 80077d2:	2500      	movgt	r5, #0
 80077d4:	2501      	movle	r5, #1
 80077d6:	2b03      	cmp	r3, #3
 80077d8:	f200 8087 	bhi.w	80078ea <_dtoa_r+0x30a>
 80077dc:	e8df f003 	tbb	[pc, r3]
 80077e0:	59383a2d 	.word	0x59383a2d
 80077e4:	e9dd 5310 	ldrd	r5, r3, [sp, #64]	; 0x40
 80077e8:	441d      	add	r5, r3
 80077ea:	f205 4332 	addw	r3, r5, #1074	; 0x432
 80077ee:	2b20      	cmp	r3, #32
 80077f0:	bfc1      	itttt	gt
 80077f2:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 80077f6:	f205 4012 	addwgt	r0, r5, #1042	; 0x412
 80077fa:	fa0b f303 	lslgt.w	r3, fp, r3
 80077fe:	fa26 f000 	lsrgt.w	r0, r6, r0
 8007802:	bfda      	itte	le
 8007804:	f1c3 0320 	rsble	r3, r3, #32
 8007808:	fa06 f003 	lslle.w	r0, r6, r3
 800780c:	4318      	orrgt	r0, r3
 800780e:	f7f8 fe91 	bl	8000534 <__aeabi_ui2d>
 8007812:	2301      	movs	r3, #1
 8007814:	4606      	mov	r6, r0
 8007816:	f1a1 77f8 	sub.w	r7, r1, #32505856	; 0x1f00000
 800781a:	3d01      	subs	r5, #1
 800781c:	930e      	str	r3, [sp, #56]	; 0x38
 800781e:	e76a      	b.n	80076f6 <_dtoa_r+0x116>
 8007820:	2301      	movs	r3, #1
 8007822:	e7b2      	b.n	800778a <_dtoa_r+0x1aa>
 8007824:	900b      	str	r0, [sp, #44]	; 0x2c
 8007826:	e7b1      	b.n	800778c <_dtoa_r+0x1ac>
 8007828:	9b04      	ldr	r3, [sp, #16]
 800782a:	9a00      	ldr	r2, [sp, #0]
 800782c:	1a9b      	subs	r3, r3, r2
 800782e:	9304      	str	r3, [sp, #16]
 8007830:	4253      	negs	r3, r2
 8007832:	9307      	str	r3, [sp, #28]
 8007834:	2300      	movs	r3, #0
 8007836:	930a      	str	r3, [sp, #40]	; 0x28
 8007838:	e7bf      	b.n	80077ba <_dtoa_r+0x1da>
 800783a:	2300      	movs	r3, #0
 800783c:	9308      	str	r3, [sp, #32]
 800783e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007840:	2b00      	cmp	r3, #0
 8007842:	dc55      	bgt.n	80078f0 <_dtoa_r+0x310>
 8007844:	2301      	movs	r3, #1
 8007846:	e9cd 3302 	strd	r3, r3, [sp, #8]
 800784a:	461a      	mov	r2, r3
 800784c:	9209      	str	r2, [sp, #36]	; 0x24
 800784e:	e00c      	b.n	800786a <_dtoa_r+0x28a>
 8007850:	2301      	movs	r3, #1
 8007852:	e7f3      	b.n	800783c <_dtoa_r+0x25c>
 8007854:	2300      	movs	r3, #0
 8007856:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8007858:	9308      	str	r3, [sp, #32]
 800785a:	9b00      	ldr	r3, [sp, #0]
 800785c:	4413      	add	r3, r2
 800785e:	9302      	str	r3, [sp, #8]
 8007860:	3301      	adds	r3, #1
 8007862:	2b01      	cmp	r3, #1
 8007864:	9303      	str	r3, [sp, #12]
 8007866:	bfb8      	it	lt
 8007868:	2301      	movlt	r3, #1
 800786a:	6a60      	ldr	r0, [r4, #36]	; 0x24
 800786c:	2200      	movs	r2, #0
 800786e:	6042      	str	r2, [r0, #4]
 8007870:	2204      	movs	r2, #4
 8007872:	f102 0614 	add.w	r6, r2, #20
 8007876:	429e      	cmp	r6, r3
 8007878:	6841      	ldr	r1, [r0, #4]
 800787a:	d93d      	bls.n	80078f8 <_dtoa_r+0x318>
 800787c:	4620      	mov	r0, r4
 800787e:	f000 fda3 	bl	80083c8 <_Balloc>
 8007882:	9001      	str	r0, [sp, #4]
 8007884:	2800      	cmp	r0, #0
 8007886:	d13b      	bne.n	8007900 <_dtoa_r+0x320>
 8007888:	4b11      	ldr	r3, [pc, #68]	; (80078d0 <_dtoa_r+0x2f0>)
 800788a:	4602      	mov	r2, r0
 800788c:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 8007890:	e6c0      	b.n	8007614 <_dtoa_r+0x34>
 8007892:	2301      	movs	r3, #1
 8007894:	e7df      	b.n	8007856 <_dtoa_r+0x276>
 8007896:	bf00      	nop
 8007898:	636f4361 	.word	0x636f4361
 800789c:	3fd287a7 	.word	0x3fd287a7
 80078a0:	8b60c8b3 	.word	0x8b60c8b3
 80078a4:	3fc68a28 	.word	0x3fc68a28
 80078a8:	509f79fb 	.word	0x509f79fb
 80078ac:	3fd34413 	.word	0x3fd34413
 80078b0:	080097b2 	.word	0x080097b2
 80078b4:	080097c9 	.word	0x080097c9
 80078b8:	7ff00000 	.word	0x7ff00000
 80078bc:	080097ae 	.word	0x080097ae
 80078c0:	080097a5 	.word	0x080097a5
 80078c4:	08009681 	.word	0x08009681
 80078c8:	3ff80000 	.word	0x3ff80000
 80078cc:	08009920 	.word	0x08009920
 80078d0:	08009824 	.word	0x08009824
 80078d4:	2501      	movs	r5, #1
 80078d6:	2300      	movs	r3, #0
 80078d8:	9306      	str	r3, [sp, #24]
 80078da:	9508      	str	r5, [sp, #32]
 80078dc:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80078e0:	e9cd 3302 	strd	r3, r3, [sp, #8]
 80078e4:	2200      	movs	r2, #0
 80078e6:	2312      	movs	r3, #18
 80078e8:	e7b0      	b.n	800784c <_dtoa_r+0x26c>
 80078ea:	2301      	movs	r3, #1
 80078ec:	9308      	str	r3, [sp, #32]
 80078ee:	e7f5      	b.n	80078dc <_dtoa_r+0x2fc>
 80078f0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80078f2:	e9cd 3302 	strd	r3, r3, [sp, #8]
 80078f6:	e7b8      	b.n	800786a <_dtoa_r+0x28a>
 80078f8:	3101      	adds	r1, #1
 80078fa:	6041      	str	r1, [r0, #4]
 80078fc:	0052      	lsls	r2, r2, #1
 80078fe:	e7b8      	b.n	8007872 <_dtoa_r+0x292>
 8007900:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8007902:	9a01      	ldr	r2, [sp, #4]
 8007904:	601a      	str	r2, [r3, #0]
 8007906:	9b03      	ldr	r3, [sp, #12]
 8007908:	2b0e      	cmp	r3, #14
 800790a:	f200 809d 	bhi.w	8007a48 <_dtoa_r+0x468>
 800790e:	2d00      	cmp	r5, #0
 8007910:	f000 809a 	beq.w	8007a48 <_dtoa_r+0x468>
 8007914:	9b00      	ldr	r3, [sp, #0]
 8007916:	2b00      	cmp	r3, #0
 8007918:	dd32      	ble.n	8007980 <_dtoa_r+0x3a0>
 800791a:	4ab7      	ldr	r2, [pc, #732]	; (8007bf8 <_dtoa_r+0x618>)
 800791c:	f003 030f 	and.w	r3, r3, #15
 8007920:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 8007924:	e9d3 8900 	ldrd	r8, r9, [r3]
 8007928:	9b00      	ldr	r3, [sp, #0]
 800792a:	05d8      	lsls	r0, r3, #23
 800792c:	ea4f 1723 	mov.w	r7, r3, asr #4
 8007930:	d516      	bpl.n	8007960 <_dtoa_r+0x380>
 8007932:	4bb2      	ldr	r3, [pc, #712]	; (8007bfc <_dtoa_r+0x61c>)
 8007934:	ec51 0b19 	vmov	r0, r1, d9
 8007938:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800793c:	f7f8 ff9e 	bl	800087c <__aeabi_ddiv>
 8007940:	f007 070f 	and.w	r7, r7, #15
 8007944:	4682      	mov	sl, r0
 8007946:	468b      	mov	fp, r1
 8007948:	2503      	movs	r5, #3
 800794a:	4eac      	ldr	r6, [pc, #688]	; (8007bfc <_dtoa_r+0x61c>)
 800794c:	b957      	cbnz	r7, 8007964 <_dtoa_r+0x384>
 800794e:	4642      	mov	r2, r8
 8007950:	464b      	mov	r3, r9
 8007952:	4650      	mov	r0, sl
 8007954:	4659      	mov	r1, fp
 8007956:	f7f8 ff91 	bl	800087c <__aeabi_ddiv>
 800795a:	4682      	mov	sl, r0
 800795c:	468b      	mov	fp, r1
 800795e:	e028      	b.n	80079b2 <_dtoa_r+0x3d2>
 8007960:	2502      	movs	r5, #2
 8007962:	e7f2      	b.n	800794a <_dtoa_r+0x36a>
 8007964:	07f9      	lsls	r1, r7, #31
 8007966:	d508      	bpl.n	800797a <_dtoa_r+0x39a>
 8007968:	4640      	mov	r0, r8
 800796a:	4649      	mov	r1, r9
 800796c:	e9d6 2300 	ldrd	r2, r3, [r6]
 8007970:	f7f8 fe5a 	bl	8000628 <__aeabi_dmul>
 8007974:	3501      	adds	r5, #1
 8007976:	4680      	mov	r8, r0
 8007978:	4689      	mov	r9, r1
 800797a:	107f      	asrs	r7, r7, #1
 800797c:	3608      	adds	r6, #8
 800797e:	e7e5      	b.n	800794c <_dtoa_r+0x36c>
 8007980:	f000 809b 	beq.w	8007aba <_dtoa_r+0x4da>
 8007984:	9b00      	ldr	r3, [sp, #0]
 8007986:	4f9d      	ldr	r7, [pc, #628]	; (8007bfc <_dtoa_r+0x61c>)
 8007988:	425e      	negs	r6, r3
 800798a:	4b9b      	ldr	r3, [pc, #620]	; (8007bf8 <_dtoa_r+0x618>)
 800798c:	f006 020f 	and.w	r2, r6, #15
 8007990:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8007994:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007998:	ec51 0b19 	vmov	r0, r1, d9
 800799c:	f7f8 fe44 	bl	8000628 <__aeabi_dmul>
 80079a0:	1136      	asrs	r6, r6, #4
 80079a2:	4682      	mov	sl, r0
 80079a4:	468b      	mov	fp, r1
 80079a6:	2300      	movs	r3, #0
 80079a8:	2502      	movs	r5, #2
 80079aa:	2e00      	cmp	r6, #0
 80079ac:	d17a      	bne.n	8007aa4 <_dtoa_r+0x4c4>
 80079ae:	2b00      	cmp	r3, #0
 80079b0:	d1d3      	bne.n	800795a <_dtoa_r+0x37a>
 80079b2:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80079b4:	2b00      	cmp	r3, #0
 80079b6:	f000 8082 	beq.w	8007abe <_dtoa_r+0x4de>
 80079ba:	4b91      	ldr	r3, [pc, #580]	; (8007c00 <_dtoa_r+0x620>)
 80079bc:	2200      	movs	r2, #0
 80079be:	4650      	mov	r0, sl
 80079c0:	4659      	mov	r1, fp
 80079c2:	f7f9 f8a3 	bl	8000b0c <__aeabi_dcmplt>
 80079c6:	2800      	cmp	r0, #0
 80079c8:	d079      	beq.n	8007abe <_dtoa_r+0x4de>
 80079ca:	9b03      	ldr	r3, [sp, #12]
 80079cc:	2b00      	cmp	r3, #0
 80079ce:	d076      	beq.n	8007abe <_dtoa_r+0x4de>
 80079d0:	9b02      	ldr	r3, [sp, #8]
 80079d2:	2b00      	cmp	r3, #0
 80079d4:	dd36      	ble.n	8007a44 <_dtoa_r+0x464>
 80079d6:	9b00      	ldr	r3, [sp, #0]
 80079d8:	4650      	mov	r0, sl
 80079da:	4659      	mov	r1, fp
 80079dc:	1e5f      	subs	r7, r3, #1
 80079de:	2200      	movs	r2, #0
 80079e0:	4b88      	ldr	r3, [pc, #544]	; (8007c04 <_dtoa_r+0x624>)
 80079e2:	f7f8 fe21 	bl	8000628 <__aeabi_dmul>
 80079e6:	9e02      	ldr	r6, [sp, #8]
 80079e8:	4682      	mov	sl, r0
 80079ea:	468b      	mov	fp, r1
 80079ec:	3501      	adds	r5, #1
 80079ee:	4628      	mov	r0, r5
 80079f0:	f7f8 fdb0 	bl	8000554 <__aeabi_i2d>
 80079f4:	4652      	mov	r2, sl
 80079f6:	465b      	mov	r3, fp
 80079f8:	f7f8 fe16 	bl	8000628 <__aeabi_dmul>
 80079fc:	4b82      	ldr	r3, [pc, #520]	; (8007c08 <_dtoa_r+0x628>)
 80079fe:	2200      	movs	r2, #0
 8007a00:	f7f8 fc5c 	bl	80002bc <__adddf3>
 8007a04:	46d0      	mov	r8, sl
 8007a06:	46d9      	mov	r9, fp
 8007a08:	4682      	mov	sl, r0
 8007a0a:	f1a1 7b50 	sub.w	fp, r1, #54525952	; 0x3400000
 8007a0e:	2e00      	cmp	r6, #0
 8007a10:	d158      	bne.n	8007ac4 <_dtoa_r+0x4e4>
 8007a12:	4b7e      	ldr	r3, [pc, #504]	; (8007c0c <_dtoa_r+0x62c>)
 8007a14:	2200      	movs	r2, #0
 8007a16:	4640      	mov	r0, r8
 8007a18:	4649      	mov	r1, r9
 8007a1a:	f7f8 fc4d 	bl	80002b8 <__aeabi_dsub>
 8007a1e:	4652      	mov	r2, sl
 8007a20:	465b      	mov	r3, fp
 8007a22:	4680      	mov	r8, r0
 8007a24:	4689      	mov	r9, r1
 8007a26:	f7f9 f88f 	bl	8000b48 <__aeabi_dcmpgt>
 8007a2a:	2800      	cmp	r0, #0
 8007a2c:	f040 8295 	bne.w	8007f5a <_dtoa_r+0x97a>
 8007a30:	4652      	mov	r2, sl
 8007a32:	f10b 4300 	add.w	r3, fp, #2147483648	; 0x80000000
 8007a36:	4640      	mov	r0, r8
 8007a38:	4649      	mov	r1, r9
 8007a3a:	f7f9 f867 	bl	8000b0c <__aeabi_dcmplt>
 8007a3e:	2800      	cmp	r0, #0
 8007a40:	f040 8289 	bne.w	8007f56 <_dtoa_r+0x976>
 8007a44:	ec5b ab19 	vmov	sl, fp, d9
 8007a48:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8007a4a:	2b00      	cmp	r3, #0
 8007a4c:	f2c0 8148 	blt.w	8007ce0 <_dtoa_r+0x700>
 8007a50:	9a00      	ldr	r2, [sp, #0]
 8007a52:	2a0e      	cmp	r2, #14
 8007a54:	f300 8144 	bgt.w	8007ce0 <_dtoa_r+0x700>
 8007a58:	4b67      	ldr	r3, [pc, #412]	; (8007bf8 <_dtoa_r+0x618>)
 8007a5a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8007a5e:	e9d3 8900 	ldrd	r8, r9, [r3]
 8007a62:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007a64:	2b00      	cmp	r3, #0
 8007a66:	f280 80d5 	bge.w	8007c14 <_dtoa_r+0x634>
 8007a6a:	9b03      	ldr	r3, [sp, #12]
 8007a6c:	2b00      	cmp	r3, #0
 8007a6e:	f300 80d1 	bgt.w	8007c14 <_dtoa_r+0x634>
 8007a72:	f040 826f 	bne.w	8007f54 <_dtoa_r+0x974>
 8007a76:	4b65      	ldr	r3, [pc, #404]	; (8007c0c <_dtoa_r+0x62c>)
 8007a78:	2200      	movs	r2, #0
 8007a7a:	4640      	mov	r0, r8
 8007a7c:	4649      	mov	r1, r9
 8007a7e:	f7f8 fdd3 	bl	8000628 <__aeabi_dmul>
 8007a82:	4652      	mov	r2, sl
 8007a84:	465b      	mov	r3, fp
 8007a86:	f7f9 f855 	bl	8000b34 <__aeabi_dcmpge>
 8007a8a:	9e03      	ldr	r6, [sp, #12]
 8007a8c:	4637      	mov	r7, r6
 8007a8e:	2800      	cmp	r0, #0
 8007a90:	f040 8245 	bne.w	8007f1e <_dtoa_r+0x93e>
 8007a94:	9d01      	ldr	r5, [sp, #4]
 8007a96:	2331      	movs	r3, #49	; 0x31
 8007a98:	f805 3b01 	strb.w	r3, [r5], #1
 8007a9c:	9b00      	ldr	r3, [sp, #0]
 8007a9e:	3301      	adds	r3, #1
 8007aa0:	9300      	str	r3, [sp, #0]
 8007aa2:	e240      	b.n	8007f26 <_dtoa_r+0x946>
 8007aa4:	07f2      	lsls	r2, r6, #31
 8007aa6:	d505      	bpl.n	8007ab4 <_dtoa_r+0x4d4>
 8007aa8:	e9d7 2300 	ldrd	r2, r3, [r7]
 8007aac:	f7f8 fdbc 	bl	8000628 <__aeabi_dmul>
 8007ab0:	3501      	adds	r5, #1
 8007ab2:	2301      	movs	r3, #1
 8007ab4:	1076      	asrs	r6, r6, #1
 8007ab6:	3708      	adds	r7, #8
 8007ab8:	e777      	b.n	80079aa <_dtoa_r+0x3ca>
 8007aba:	2502      	movs	r5, #2
 8007abc:	e779      	b.n	80079b2 <_dtoa_r+0x3d2>
 8007abe:	9f00      	ldr	r7, [sp, #0]
 8007ac0:	9e03      	ldr	r6, [sp, #12]
 8007ac2:	e794      	b.n	80079ee <_dtoa_r+0x40e>
 8007ac4:	9901      	ldr	r1, [sp, #4]
 8007ac6:	4b4c      	ldr	r3, [pc, #304]	; (8007bf8 <_dtoa_r+0x618>)
 8007ac8:	4431      	add	r1, r6
 8007aca:	910d      	str	r1, [sp, #52]	; 0x34
 8007acc:	9908      	ldr	r1, [sp, #32]
 8007ace:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 8007ad2:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8007ad6:	2900      	cmp	r1, #0
 8007ad8:	d043      	beq.n	8007b62 <_dtoa_r+0x582>
 8007ada:	494d      	ldr	r1, [pc, #308]	; (8007c10 <_dtoa_r+0x630>)
 8007adc:	2000      	movs	r0, #0
 8007ade:	f7f8 fecd 	bl	800087c <__aeabi_ddiv>
 8007ae2:	4652      	mov	r2, sl
 8007ae4:	465b      	mov	r3, fp
 8007ae6:	f7f8 fbe7 	bl	80002b8 <__aeabi_dsub>
 8007aea:	9d01      	ldr	r5, [sp, #4]
 8007aec:	4682      	mov	sl, r0
 8007aee:	468b      	mov	fp, r1
 8007af0:	4649      	mov	r1, r9
 8007af2:	4640      	mov	r0, r8
 8007af4:	f7f9 f848 	bl	8000b88 <__aeabi_d2iz>
 8007af8:	4606      	mov	r6, r0
 8007afa:	f7f8 fd2b 	bl	8000554 <__aeabi_i2d>
 8007afe:	4602      	mov	r2, r0
 8007b00:	460b      	mov	r3, r1
 8007b02:	4640      	mov	r0, r8
 8007b04:	4649      	mov	r1, r9
 8007b06:	f7f8 fbd7 	bl	80002b8 <__aeabi_dsub>
 8007b0a:	3630      	adds	r6, #48	; 0x30
 8007b0c:	f805 6b01 	strb.w	r6, [r5], #1
 8007b10:	4652      	mov	r2, sl
 8007b12:	465b      	mov	r3, fp
 8007b14:	4680      	mov	r8, r0
 8007b16:	4689      	mov	r9, r1
 8007b18:	f7f8 fff8 	bl	8000b0c <__aeabi_dcmplt>
 8007b1c:	2800      	cmp	r0, #0
 8007b1e:	d163      	bne.n	8007be8 <_dtoa_r+0x608>
 8007b20:	4642      	mov	r2, r8
 8007b22:	464b      	mov	r3, r9
 8007b24:	4936      	ldr	r1, [pc, #216]	; (8007c00 <_dtoa_r+0x620>)
 8007b26:	2000      	movs	r0, #0
 8007b28:	f7f8 fbc6 	bl	80002b8 <__aeabi_dsub>
 8007b2c:	4652      	mov	r2, sl
 8007b2e:	465b      	mov	r3, fp
 8007b30:	f7f8 ffec 	bl	8000b0c <__aeabi_dcmplt>
 8007b34:	2800      	cmp	r0, #0
 8007b36:	f040 80b5 	bne.w	8007ca4 <_dtoa_r+0x6c4>
 8007b3a:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8007b3c:	429d      	cmp	r5, r3
 8007b3e:	d081      	beq.n	8007a44 <_dtoa_r+0x464>
 8007b40:	4b30      	ldr	r3, [pc, #192]	; (8007c04 <_dtoa_r+0x624>)
 8007b42:	2200      	movs	r2, #0
 8007b44:	4650      	mov	r0, sl
 8007b46:	4659      	mov	r1, fp
 8007b48:	f7f8 fd6e 	bl	8000628 <__aeabi_dmul>
 8007b4c:	4b2d      	ldr	r3, [pc, #180]	; (8007c04 <_dtoa_r+0x624>)
 8007b4e:	4682      	mov	sl, r0
 8007b50:	468b      	mov	fp, r1
 8007b52:	4640      	mov	r0, r8
 8007b54:	4649      	mov	r1, r9
 8007b56:	2200      	movs	r2, #0
 8007b58:	f7f8 fd66 	bl	8000628 <__aeabi_dmul>
 8007b5c:	4680      	mov	r8, r0
 8007b5e:	4689      	mov	r9, r1
 8007b60:	e7c6      	b.n	8007af0 <_dtoa_r+0x510>
 8007b62:	4650      	mov	r0, sl
 8007b64:	4659      	mov	r1, fp
 8007b66:	f7f8 fd5f 	bl	8000628 <__aeabi_dmul>
 8007b6a:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8007b6c:	9d01      	ldr	r5, [sp, #4]
 8007b6e:	930f      	str	r3, [sp, #60]	; 0x3c
 8007b70:	4682      	mov	sl, r0
 8007b72:	468b      	mov	fp, r1
 8007b74:	4649      	mov	r1, r9
 8007b76:	4640      	mov	r0, r8
 8007b78:	f7f9 f806 	bl	8000b88 <__aeabi_d2iz>
 8007b7c:	4606      	mov	r6, r0
 8007b7e:	f7f8 fce9 	bl	8000554 <__aeabi_i2d>
 8007b82:	3630      	adds	r6, #48	; 0x30
 8007b84:	4602      	mov	r2, r0
 8007b86:	460b      	mov	r3, r1
 8007b88:	4640      	mov	r0, r8
 8007b8a:	4649      	mov	r1, r9
 8007b8c:	f7f8 fb94 	bl	80002b8 <__aeabi_dsub>
 8007b90:	f805 6b01 	strb.w	r6, [r5], #1
 8007b94:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8007b96:	429d      	cmp	r5, r3
 8007b98:	4680      	mov	r8, r0
 8007b9a:	4689      	mov	r9, r1
 8007b9c:	f04f 0200 	mov.w	r2, #0
 8007ba0:	d124      	bne.n	8007bec <_dtoa_r+0x60c>
 8007ba2:	4b1b      	ldr	r3, [pc, #108]	; (8007c10 <_dtoa_r+0x630>)
 8007ba4:	4650      	mov	r0, sl
 8007ba6:	4659      	mov	r1, fp
 8007ba8:	f7f8 fb88 	bl	80002bc <__adddf3>
 8007bac:	4602      	mov	r2, r0
 8007bae:	460b      	mov	r3, r1
 8007bb0:	4640      	mov	r0, r8
 8007bb2:	4649      	mov	r1, r9
 8007bb4:	f7f8 ffc8 	bl	8000b48 <__aeabi_dcmpgt>
 8007bb8:	2800      	cmp	r0, #0
 8007bba:	d173      	bne.n	8007ca4 <_dtoa_r+0x6c4>
 8007bbc:	4652      	mov	r2, sl
 8007bbe:	465b      	mov	r3, fp
 8007bc0:	4913      	ldr	r1, [pc, #76]	; (8007c10 <_dtoa_r+0x630>)
 8007bc2:	2000      	movs	r0, #0
 8007bc4:	f7f8 fb78 	bl	80002b8 <__aeabi_dsub>
 8007bc8:	4602      	mov	r2, r0
 8007bca:	460b      	mov	r3, r1
 8007bcc:	4640      	mov	r0, r8
 8007bce:	4649      	mov	r1, r9
 8007bd0:	f7f8 ff9c 	bl	8000b0c <__aeabi_dcmplt>
 8007bd4:	2800      	cmp	r0, #0
 8007bd6:	f43f af35 	beq.w	8007a44 <_dtoa_r+0x464>
 8007bda:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 8007bdc:	1e6b      	subs	r3, r5, #1
 8007bde:	930f      	str	r3, [sp, #60]	; 0x3c
 8007be0:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8007be4:	2b30      	cmp	r3, #48	; 0x30
 8007be6:	d0f8      	beq.n	8007bda <_dtoa_r+0x5fa>
 8007be8:	9700      	str	r7, [sp, #0]
 8007bea:	e049      	b.n	8007c80 <_dtoa_r+0x6a0>
 8007bec:	4b05      	ldr	r3, [pc, #20]	; (8007c04 <_dtoa_r+0x624>)
 8007bee:	f7f8 fd1b 	bl	8000628 <__aeabi_dmul>
 8007bf2:	4680      	mov	r8, r0
 8007bf4:	4689      	mov	r9, r1
 8007bf6:	e7bd      	b.n	8007b74 <_dtoa_r+0x594>
 8007bf8:	08009920 	.word	0x08009920
 8007bfc:	080098f8 	.word	0x080098f8
 8007c00:	3ff00000 	.word	0x3ff00000
 8007c04:	40240000 	.word	0x40240000
 8007c08:	401c0000 	.word	0x401c0000
 8007c0c:	40140000 	.word	0x40140000
 8007c10:	3fe00000 	.word	0x3fe00000
 8007c14:	9d01      	ldr	r5, [sp, #4]
 8007c16:	4656      	mov	r6, sl
 8007c18:	465f      	mov	r7, fp
 8007c1a:	4642      	mov	r2, r8
 8007c1c:	464b      	mov	r3, r9
 8007c1e:	4630      	mov	r0, r6
 8007c20:	4639      	mov	r1, r7
 8007c22:	f7f8 fe2b 	bl	800087c <__aeabi_ddiv>
 8007c26:	f7f8 ffaf 	bl	8000b88 <__aeabi_d2iz>
 8007c2a:	4682      	mov	sl, r0
 8007c2c:	f7f8 fc92 	bl	8000554 <__aeabi_i2d>
 8007c30:	4642      	mov	r2, r8
 8007c32:	464b      	mov	r3, r9
 8007c34:	f7f8 fcf8 	bl	8000628 <__aeabi_dmul>
 8007c38:	4602      	mov	r2, r0
 8007c3a:	460b      	mov	r3, r1
 8007c3c:	4630      	mov	r0, r6
 8007c3e:	4639      	mov	r1, r7
 8007c40:	f10a 0630 	add.w	r6, sl, #48	; 0x30
 8007c44:	f7f8 fb38 	bl	80002b8 <__aeabi_dsub>
 8007c48:	f805 6b01 	strb.w	r6, [r5], #1
 8007c4c:	9e01      	ldr	r6, [sp, #4]
 8007c4e:	9f03      	ldr	r7, [sp, #12]
 8007c50:	1bae      	subs	r6, r5, r6
 8007c52:	42b7      	cmp	r7, r6
 8007c54:	4602      	mov	r2, r0
 8007c56:	460b      	mov	r3, r1
 8007c58:	d135      	bne.n	8007cc6 <_dtoa_r+0x6e6>
 8007c5a:	f7f8 fb2f 	bl	80002bc <__adddf3>
 8007c5e:	4642      	mov	r2, r8
 8007c60:	464b      	mov	r3, r9
 8007c62:	4606      	mov	r6, r0
 8007c64:	460f      	mov	r7, r1
 8007c66:	f7f8 ff6f 	bl	8000b48 <__aeabi_dcmpgt>
 8007c6a:	b9d0      	cbnz	r0, 8007ca2 <_dtoa_r+0x6c2>
 8007c6c:	4642      	mov	r2, r8
 8007c6e:	464b      	mov	r3, r9
 8007c70:	4630      	mov	r0, r6
 8007c72:	4639      	mov	r1, r7
 8007c74:	f7f8 ff40 	bl	8000af8 <__aeabi_dcmpeq>
 8007c78:	b110      	cbz	r0, 8007c80 <_dtoa_r+0x6a0>
 8007c7a:	f01a 0f01 	tst.w	sl, #1
 8007c7e:	d110      	bne.n	8007ca2 <_dtoa_r+0x6c2>
 8007c80:	4620      	mov	r0, r4
 8007c82:	ee18 1a10 	vmov	r1, s16
 8007c86:	f000 fbdf 	bl	8008448 <_Bfree>
 8007c8a:	2300      	movs	r3, #0
 8007c8c:	9800      	ldr	r0, [sp, #0]
 8007c8e:	702b      	strb	r3, [r5, #0]
 8007c90:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8007c92:	3001      	adds	r0, #1
 8007c94:	6018      	str	r0, [r3, #0]
 8007c96:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8007c98:	2b00      	cmp	r3, #0
 8007c9a:	f43f acf1 	beq.w	8007680 <_dtoa_r+0xa0>
 8007c9e:	601d      	str	r5, [r3, #0]
 8007ca0:	e4ee      	b.n	8007680 <_dtoa_r+0xa0>
 8007ca2:	9f00      	ldr	r7, [sp, #0]
 8007ca4:	462b      	mov	r3, r5
 8007ca6:	461d      	mov	r5, r3
 8007ca8:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8007cac:	2a39      	cmp	r2, #57	; 0x39
 8007cae:	d106      	bne.n	8007cbe <_dtoa_r+0x6de>
 8007cb0:	9a01      	ldr	r2, [sp, #4]
 8007cb2:	429a      	cmp	r2, r3
 8007cb4:	d1f7      	bne.n	8007ca6 <_dtoa_r+0x6c6>
 8007cb6:	9901      	ldr	r1, [sp, #4]
 8007cb8:	2230      	movs	r2, #48	; 0x30
 8007cba:	3701      	adds	r7, #1
 8007cbc:	700a      	strb	r2, [r1, #0]
 8007cbe:	781a      	ldrb	r2, [r3, #0]
 8007cc0:	3201      	adds	r2, #1
 8007cc2:	701a      	strb	r2, [r3, #0]
 8007cc4:	e790      	b.n	8007be8 <_dtoa_r+0x608>
 8007cc6:	4ba6      	ldr	r3, [pc, #664]	; (8007f60 <_dtoa_r+0x980>)
 8007cc8:	2200      	movs	r2, #0
 8007cca:	f7f8 fcad 	bl	8000628 <__aeabi_dmul>
 8007cce:	2200      	movs	r2, #0
 8007cd0:	2300      	movs	r3, #0
 8007cd2:	4606      	mov	r6, r0
 8007cd4:	460f      	mov	r7, r1
 8007cd6:	f7f8 ff0f 	bl	8000af8 <__aeabi_dcmpeq>
 8007cda:	2800      	cmp	r0, #0
 8007cdc:	d09d      	beq.n	8007c1a <_dtoa_r+0x63a>
 8007cde:	e7cf      	b.n	8007c80 <_dtoa_r+0x6a0>
 8007ce0:	9a08      	ldr	r2, [sp, #32]
 8007ce2:	2a00      	cmp	r2, #0
 8007ce4:	f000 80d7 	beq.w	8007e96 <_dtoa_r+0x8b6>
 8007ce8:	9a06      	ldr	r2, [sp, #24]
 8007cea:	2a01      	cmp	r2, #1
 8007cec:	f300 80ba 	bgt.w	8007e64 <_dtoa_r+0x884>
 8007cf0:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8007cf2:	2a00      	cmp	r2, #0
 8007cf4:	f000 80b2 	beq.w	8007e5c <_dtoa_r+0x87c>
 8007cf8:	f203 4333 	addw	r3, r3, #1075	; 0x433
 8007cfc:	9e07      	ldr	r6, [sp, #28]
 8007cfe:	9d04      	ldr	r5, [sp, #16]
 8007d00:	9a04      	ldr	r2, [sp, #16]
 8007d02:	441a      	add	r2, r3
 8007d04:	9204      	str	r2, [sp, #16]
 8007d06:	9a05      	ldr	r2, [sp, #20]
 8007d08:	2101      	movs	r1, #1
 8007d0a:	441a      	add	r2, r3
 8007d0c:	4620      	mov	r0, r4
 8007d0e:	9205      	str	r2, [sp, #20]
 8007d10:	f000 fc52 	bl	80085b8 <__i2b>
 8007d14:	4607      	mov	r7, r0
 8007d16:	2d00      	cmp	r5, #0
 8007d18:	dd0c      	ble.n	8007d34 <_dtoa_r+0x754>
 8007d1a:	9b05      	ldr	r3, [sp, #20]
 8007d1c:	2b00      	cmp	r3, #0
 8007d1e:	dd09      	ble.n	8007d34 <_dtoa_r+0x754>
 8007d20:	42ab      	cmp	r3, r5
 8007d22:	9a04      	ldr	r2, [sp, #16]
 8007d24:	bfa8      	it	ge
 8007d26:	462b      	movge	r3, r5
 8007d28:	1ad2      	subs	r2, r2, r3
 8007d2a:	9204      	str	r2, [sp, #16]
 8007d2c:	9a05      	ldr	r2, [sp, #20]
 8007d2e:	1aed      	subs	r5, r5, r3
 8007d30:	1ad3      	subs	r3, r2, r3
 8007d32:	9305      	str	r3, [sp, #20]
 8007d34:	9b07      	ldr	r3, [sp, #28]
 8007d36:	b31b      	cbz	r3, 8007d80 <_dtoa_r+0x7a0>
 8007d38:	9b08      	ldr	r3, [sp, #32]
 8007d3a:	2b00      	cmp	r3, #0
 8007d3c:	f000 80af 	beq.w	8007e9e <_dtoa_r+0x8be>
 8007d40:	2e00      	cmp	r6, #0
 8007d42:	dd13      	ble.n	8007d6c <_dtoa_r+0x78c>
 8007d44:	4639      	mov	r1, r7
 8007d46:	4632      	mov	r2, r6
 8007d48:	4620      	mov	r0, r4
 8007d4a:	f000 fcf5 	bl	8008738 <__pow5mult>
 8007d4e:	ee18 2a10 	vmov	r2, s16
 8007d52:	4601      	mov	r1, r0
 8007d54:	4607      	mov	r7, r0
 8007d56:	4620      	mov	r0, r4
 8007d58:	f000 fc44 	bl	80085e4 <__multiply>
 8007d5c:	ee18 1a10 	vmov	r1, s16
 8007d60:	4680      	mov	r8, r0
 8007d62:	4620      	mov	r0, r4
 8007d64:	f000 fb70 	bl	8008448 <_Bfree>
 8007d68:	ee08 8a10 	vmov	s16, r8
 8007d6c:	9b07      	ldr	r3, [sp, #28]
 8007d6e:	1b9a      	subs	r2, r3, r6
 8007d70:	d006      	beq.n	8007d80 <_dtoa_r+0x7a0>
 8007d72:	ee18 1a10 	vmov	r1, s16
 8007d76:	4620      	mov	r0, r4
 8007d78:	f000 fcde 	bl	8008738 <__pow5mult>
 8007d7c:	ee08 0a10 	vmov	s16, r0
 8007d80:	2101      	movs	r1, #1
 8007d82:	4620      	mov	r0, r4
 8007d84:	f000 fc18 	bl	80085b8 <__i2b>
 8007d88:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007d8a:	2b00      	cmp	r3, #0
 8007d8c:	4606      	mov	r6, r0
 8007d8e:	f340 8088 	ble.w	8007ea2 <_dtoa_r+0x8c2>
 8007d92:	461a      	mov	r2, r3
 8007d94:	4601      	mov	r1, r0
 8007d96:	4620      	mov	r0, r4
 8007d98:	f000 fcce 	bl	8008738 <__pow5mult>
 8007d9c:	9b06      	ldr	r3, [sp, #24]
 8007d9e:	2b01      	cmp	r3, #1
 8007da0:	4606      	mov	r6, r0
 8007da2:	f340 8081 	ble.w	8007ea8 <_dtoa_r+0x8c8>
 8007da6:	f04f 0800 	mov.w	r8, #0
 8007daa:	6933      	ldr	r3, [r6, #16]
 8007dac:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 8007db0:	6918      	ldr	r0, [r3, #16]
 8007db2:	f000 fbb1 	bl	8008518 <__hi0bits>
 8007db6:	f1c0 0020 	rsb	r0, r0, #32
 8007dba:	9b05      	ldr	r3, [sp, #20]
 8007dbc:	4418      	add	r0, r3
 8007dbe:	f010 001f 	ands.w	r0, r0, #31
 8007dc2:	f000 8092 	beq.w	8007eea <_dtoa_r+0x90a>
 8007dc6:	f1c0 0320 	rsb	r3, r0, #32
 8007dca:	2b04      	cmp	r3, #4
 8007dcc:	f340 808a 	ble.w	8007ee4 <_dtoa_r+0x904>
 8007dd0:	f1c0 001c 	rsb	r0, r0, #28
 8007dd4:	9b04      	ldr	r3, [sp, #16]
 8007dd6:	4403      	add	r3, r0
 8007dd8:	9304      	str	r3, [sp, #16]
 8007dda:	9b05      	ldr	r3, [sp, #20]
 8007ddc:	4403      	add	r3, r0
 8007dde:	4405      	add	r5, r0
 8007de0:	9305      	str	r3, [sp, #20]
 8007de2:	9b04      	ldr	r3, [sp, #16]
 8007de4:	2b00      	cmp	r3, #0
 8007de6:	dd07      	ble.n	8007df8 <_dtoa_r+0x818>
 8007de8:	ee18 1a10 	vmov	r1, s16
 8007dec:	461a      	mov	r2, r3
 8007dee:	4620      	mov	r0, r4
 8007df0:	f000 fcfc 	bl	80087ec <__lshift>
 8007df4:	ee08 0a10 	vmov	s16, r0
 8007df8:	9b05      	ldr	r3, [sp, #20]
 8007dfa:	2b00      	cmp	r3, #0
 8007dfc:	dd05      	ble.n	8007e0a <_dtoa_r+0x82a>
 8007dfe:	4631      	mov	r1, r6
 8007e00:	461a      	mov	r2, r3
 8007e02:	4620      	mov	r0, r4
 8007e04:	f000 fcf2 	bl	80087ec <__lshift>
 8007e08:	4606      	mov	r6, r0
 8007e0a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8007e0c:	2b00      	cmp	r3, #0
 8007e0e:	d06e      	beq.n	8007eee <_dtoa_r+0x90e>
 8007e10:	ee18 0a10 	vmov	r0, s16
 8007e14:	4631      	mov	r1, r6
 8007e16:	f000 fd59 	bl	80088cc <__mcmp>
 8007e1a:	2800      	cmp	r0, #0
 8007e1c:	da67      	bge.n	8007eee <_dtoa_r+0x90e>
 8007e1e:	9b00      	ldr	r3, [sp, #0]
 8007e20:	3b01      	subs	r3, #1
 8007e22:	ee18 1a10 	vmov	r1, s16
 8007e26:	9300      	str	r3, [sp, #0]
 8007e28:	220a      	movs	r2, #10
 8007e2a:	2300      	movs	r3, #0
 8007e2c:	4620      	mov	r0, r4
 8007e2e:	f000 fb2d 	bl	800848c <__multadd>
 8007e32:	9b08      	ldr	r3, [sp, #32]
 8007e34:	ee08 0a10 	vmov	s16, r0
 8007e38:	2b00      	cmp	r3, #0
 8007e3a:	f000 81b1 	beq.w	80081a0 <_dtoa_r+0xbc0>
 8007e3e:	2300      	movs	r3, #0
 8007e40:	4639      	mov	r1, r7
 8007e42:	220a      	movs	r2, #10
 8007e44:	4620      	mov	r0, r4
 8007e46:	f000 fb21 	bl	800848c <__multadd>
 8007e4a:	9b02      	ldr	r3, [sp, #8]
 8007e4c:	2b00      	cmp	r3, #0
 8007e4e:	4607      	mov	r7, r0
 8007e50:	f300 808e 	bgt.w	8007f70 <_dtoa_r+0x990>
 8007e54:	9b06      	ldr	r3, [sp, #24]
 8007e56:	2b02      	cmp	r3, #2
 8007e58:	dc51      	bgt.n	8007efe <_dtoa_r+0x91e>
 8007e5a:	e089      	b.n	8007f70 <_dtoa_r+0x990>
 8007e5c:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8007e5e:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 8007e62:	e74b      	b.n	8007cfc <_dtoa_r+0x71c>
 8007e64:	9b03      	ldr	r3, [sp, #12]
 8007e66:	1e5e      	subs	r6, r3, #1
 8007e68:	9b07      	ldr	r3, [sp, #28]
 8007e6a:	42b3      	cmp	r3, r6
 8007e6c:	bfbf      	itttt	lt
 8007e6e:	9b07      	ldrlt	r3, [sp, #28]
 8007e70:	9607      	strlt	r6, [sp, #28]
 8007e72:	1af2      	sublt	r2, r6, r3
 8007e74:	9b0a      	ldrlt	r3, [sp, #40]	; 0x28
 8007e76:	bfb6      	itet	lt
 8007e78:	189b      	addlt	r3, r3, r2
 8007e7a:	1b9e      	subge	r6, r3, r6
 8007e7c:	930a      	strlt	r3, [sp, #40]	; 0x28
 8007e7e:	9b03      	ldr	r3, [sp, #12]
 8007e80:	bfb8      	it	lt
 8007e82:	2600      	movlt	r6, #0
 8007e84:	2b00      	cmp	r3, #0
 8007e86:	bfb7      	itett	lt
 8007e88:	e9dd 2303 	ldrdlt	r2, r3, [sp, #12]
 8007e8c:	e9dd 3503 	ldrdge	r3, r5, [sp, #12]
 8007e90:	1a9d      	sublt	r5, r3, r2
 8007e92:	2300      	movlt	r3, #0
 8007e94:	e734      	b.n	8007d00 <_dtoa_r+0x720>
 8007e96:	9e07      	ldr	r6, [sp, #28]
 8007e98:	9d04      	ldr	r5, [sp, #16]
 8007e9a:	9f08      	ldr	r7, [sp, #32]
 8007e9c:	e73b      	b.n	8007d16 <_dtoa_r+0x736>
 8007e9e:	9a07      	ldr	r2, [sp, #28]
 8007ea0:	e767      	b.n	8007d72 <_dtoa_r+0x792>
 8007ea2:	9b06      	ldr	r3, [sp, #24]
 8007ea4:	2b01      	cmp	r3, #1
 8007ea6:	dc18      	bgt.n	8007eda <_dtoa_r+0x8fa>
 8007ea8:	f1ba 0f00 	cmp.w	sl, #0
 8007eac:	d115      	bne.n	8007eda <_dtoa_r+0x8fa>
 8007eae:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8007eb2:	b993      	cbnz	r3, 8007eda <_dtoa_r+0x8fa>
 8007eb4:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 8007eb8:	0d1b      	lsrs	r3, r3, #20
 8007eba:	051b      	lsls	r3, r3, #20
 8007ebc:	b183      	cbz	r3, 8007ee0 <_dtoa_r+0x900>
 8007ebe:	9b04      	ldr	r3, [sp, #16]
 8007ec0:	3301      	adds	r3, #1
 8007ec2:	9304      	str	r3, [sp, #16]
 8007ec4:	9b05      	ldr	r3, [sp, #20]
 8007ec6:	3301      	adds	r3, #1
 8007ec8:	9305      	str	r3, [sp, #20]
 8007eca:	f04f 0801 	mov.w	r8, #1
 8007ece:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007ed0:	2b00      	cmp	r3, #0
 8007ed2:	f47f af6a 	bne.w	8007daa <_dtoa_r+0x7ca>
 8007ed6:	2001      	movs	r0, #1
 8007ed8:	e76f      	b.n	8007dba <_dtoa_r+0x7da>
 8007eda:	f04f 0800 	mov.w	r8, #0
 8007ede:	e7f6      	b.n	8007ece <_dtoa_r+0x8ee>
 8007ee0:	4698      	mov	r8, r3
 8007ee2:	e7f4      	b.n	8007ece <_dtoa_r+0x8ee>
 8007ee4:	f43f af7d 	beq.w	8007de2 <_dtoa_r+0x802>
 8007ee8:	4618      	mov	r0, r3
 8007eea:	301c      	adds	r0, #28
 8007eec:	e772      	b.n	8007dd4 <_dtoa_r+0x7f4>
 8007eee:	9b03      	ldr	r3, [sp, #12]
 8007ef0:	2b00      	cmp	r3, #0
 8007ef2:	dc37      	bgt.n	8007f64 <_dtoa_r+0x984>
 8007ef4:	9b06      	ldr	r3, [sp, #24]
 8007ef6:	2b02      	cmp	r3, #2
 8007ef8:	dd34      	ble.n	8007f64 <_dtoa_r+0x984>
 8007efa:	9b03      	ldr	r3, [sp, #12]
 8007efc:	9302      	str	r3, [sp, #8]
 8007efe:	9b02      	ldr	r3, [sp, #8]
 8007f00:	b96b      	cbnz	r3, 8007f1e <_dtoa_r+0x93e>
 8007f02:	4631      	mov	r1, r6
 8007f04:	2205      	movs	r2, #5
 8007f06:	4620      	mov	r0, r4
 8007f08:	f000 fac0 	bl	800848c <__multadd>
 8007f0c:	4601      	mov	r1, r0
 8007f0e:	4606      	mov	r6, r0
 8007f10:	ee18 0a10 	vmov	r0, s16
 8007f14:	f000 fcda 	bl	80088cc <__mcmp>
 8007f18:	2800      	cmp	r0, #0
 8007f1a:	f73f adbb 	bgt.w	8007a94 <_dtoa_r+0x4b4>
 8007f1e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007f20:	9d01      	ldr	r5, [sp, #4]
 8007f22:	43db      	mvns	r3, r3
 8007f24:	9300      	str	r3, [sp, #0]
 8007f26:	f04f 0800 	mov.w	r8, #0
 8007f2a:	4631      	mov	r1, r6
 8007f2c:	4620      	mov	r0, r4
 8007f2e:	f000 fa8b 	bl	8008448 <_Bfree>
 8007f32:	2f00      	cmp	r7, #0
 8007f34:	f43f aea4 	beq.w	8007c80 <_dtoa_r+0x6a0>
 8007f38:	f1b8 0f00 	cmp.w	r8, #0
 8007f3c:	d005      	beq.n	8007f4a <_dtoa_r+0x96a>
 8007f3e:	45b8      	cmp	r8, r7
 8007f40:	d003      	beq.n	8007f4a <_dtoa_r+0x96a>
 8007f42:	4641      	mov	r1, r8
 8007f44:	4620      	mov	r0, r4
 8007f46:	f000 fa7f 	bl	8008448 <_Bfree>
 8007f4a:	4639      	mov	r1, r7
 8007f4c:	4620      	mov	r0, r4
 8007f4e:	f000 fa7b 	bl	8008448 <_Bfree>
 8007f52:	e695      	b.n	8007c80 <_dtoa_r+0x6a0>
 8007f54:	2600      	movs	r6, #0
 8007f56:	4637      	mov	r7, r6
 8007f58:	e7e1      	b.n	8007f1e <_dtoa_r+0x93e>
 8007f5a:	9700      	str	r7, [sp, #0]
 8007f5c:	4637      	mov	r7, r6
 8007f5e:	e599      	b.n	8007a94 <_dtoa_r+0x4b4>
 8007f60:	40240000 	.word	0x40240000
 8007f64:	9b08      	ldr	r3, [sp, #32]
 8007f66:	2b00      	cmp	r3, #0
 8007f68:	f000 80ca 	beq.w	8008100 <_dtoa_r+0xb20>
 8007f6c:	9b03      	ldr	r3, [sp, #12]
 8007f6e:	9302      	str	r3, [sp, #8]
 8007f70:	2d00      	cmp	r5, #0
 8007f72:	dd05      	ble.n	8007f80 <_dtoa_r+0x9a0>
 8007f74:	4639      	mov	r1, r7
 8007f76:	462a      	mov	r2, r5
 8007f78:	4620      	mov	r0, r4
 8007f7a:	f000 fc37 	bl	80087ec <__lshift>
 8007f7e:	4607      	mov	r7, r0
 8007f80:	f1b8 0f00 	cmp.w	r8, #0
 8007f84:	d05b      	beq.n	800803e <_dtoa_r+0xa5e>
 8007f86:	6879      	ldr	r1, [r7, #4]
 8007f88:	4620      	mov	r0, r4
 8007f8a:	f000 fa1d 	bl	80083c8 <_Balloc>
 8007f8e:	4605      	mov	r5, r0
 8007f90:	b928      	cbnz	r0, 8007f9e <_dtoa_r+0x9be>
 8007f92:	4b87      	ldr	r3, [pc, #540]	; (80081b0 <_dtoa_r+0xbd0>)
 8007f94:	4602      	mov	r2, r0
 8007f96:	f240 21ea 	movw	r1, #746	; 0x2ea
 8007f9a:	f7ff bb3b 	b.w	8007614 <_dtoa_r+0x34>
 8007f9e:	693a      	ldr	r2, [r7, #16]
 8007fa0:	3202      	adds	r2, #2
 8007fa2:	0092      	lsls	r2, r2, #2
 8007fa4:	f107 010c 	add.w	r1, r7, #12
 8007fa8:	300c      	adds	r0, #12
 8007faa:	f7fe fc99 	bl	80068e0 <memcpy>
 8007fae:	2201      	movs	r2, #1
 8007fb0:	4629      	mov	r1, r5
 8007fb2:	4620      	mov	r0, r4
 8007fb4:	f000 fc1a 	bl	80087ec <__lshift>
 8007fb8:	9b01      	ldr	r3, [sp, #4]
 8007fba:	f103 0901 	add.w	r9, r3, #1
 8007fbe:	e9dd 2301 	ldrd	r2, r3, [sp, #4]
 8007fc2:	4413      	add	r3, r2
 8007fc4:	9305      	str	r3, [sp, #20]
 8007fc6:	f00a 0301 	and.w	r3, sl, #1
 8007fca:	46b8      	mov	r8, r7
 8007fcc:	9304      	str	r3, [sp, #16]
 8007fce:	4607      	mov	r7, r0
 8007fd0:	4631      	mov	r1, r6
 8007fd2:	ee18 0a10 	vmov	r0, s16
 8007fd6:	f7ff fa75 	bl	80074c4 <quorem>
 8007fda:	4641      	mov	r1, r8
 8007fdc:	9002      	str	r0, [sp, #8]
 8007fde:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 8007fe2:	ee18 0a10 	vmov	r0, s16
 8007fe6:	f000 fc71 	bl	80088cc <__mcmp>
 8007fea:	463a      	mov	r2, r7
 8007fec:	9003      	str	r0, [sp, #12]
 8007fee:	4631      	mov	r1, r6
 8007ff0:	4620      	mov	r0, r4
 8007ff2:	f000 fc87 	bl	8008904 <__mdiff>
 8007ff6:	68c2      	ldr	r2, [r0, #12]
 8007ff8:	f109 3bff 	add.w	fp, r9, #4294967295	; 0xffffffff
 8007ffc:	4605      	mov	r5, r0
 8007ffe:	bb02      	cbnz	r2, 8008042 <_dtoa_r+0xa62>
 8008000:	4601      	mov	r1, r0
 8008002:	ee18 0a10 	vmov	r0, s16
 8008006:	f000 fc61 	bl	80088cc <__mcmp>
 800800a:	4602      	mov	r2, r0
 800800c:	4629      	mov	r1, r5
 800800e:	4620      	mov	r0, r4
 8008010:	9207      	str	r2, [sp, #28]
 8008012:	f000 fa19 	bl	8008448 <_Bfree>
 8008016:	e9dd 3206 	ldrd	r3, r2, [sp, #24]
 800801a:	ea43 0102 	orr.w	r1, r3, r2
 800801e:	9b04      	ldr	r3, [sp, #16]
 8008020:	430b      	orrs	r3, r1
 8008022:	464d      	mov	r5, r9
 8008024:	d10f      	bne.n	8008046 <_dtoa_r+0xa66>
 8008026:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 800802a:	d02a      	beq.n	8008082 <_dtoa_r+0xaa2>
 800802c:	9b03      	ldr	r3, [sp, #12]
 800802e:	2b00      	cmp	r3, #0
 8008030:	dd02      	ble.n	8008038 <_dtoa_r+0xa58>
 8008032:	9b02      	ldr	r3, [sp, #8]
 8008034:	f103 0a31 	add.w	sl, r3, #49	; 0x31
 8008038:	f88b a000 	strb.w	sl, [fp]
 800803c:	e775      	b.n	8007f2a <_dtoa_r+0x94a>
 800803e:	4638      	mov	r0, r7
 8008040:	e7ba      	b.n	8007fb8 <_dtoa_r+0x9d8>
 8008042:	2201      	movs	r2, #1
 8008044:	e7e2      	b.n	800800c <_dtoa_r+0xa2c>
 8008046:	9b03      	ldr	r3, [sp, #12]
 8008048:	2b00      	cmp	r3, #0
 800804a:	db04      	blt.n	8008056 <_dtoa_r+0xa76>
 800804c:	9906      	ldr	r1, [sp, #24]
 800804e:	430b      	orrs	r3, r1
 8008050:	9904      	ldr	r1, [sp, #16]
 8008052:	430b      	orrs	r3, r1
 8008054:	d122      	bne.n	800809c <_dtoa_r+0xabc>
 8008056:	2a00      	cmp	r2, #0
 8008058:	ddee      	ble.n	8008038 <_dtoa_r+0xa58>
 800805a:	ee18 1a10 	vmov	r1, s16
 800805e:	2201      	movs	r2, #1
 8008060:	4620      	mov	r0, r4
 8008062:	f000 fbc3 	bl	80087ec <__lshift>
 8008066:	4631      	mov	r1, r6
 8008068:	ee08 0a10 	vmov	s16, r0
 800806c:	f000 fc2e 	bl	80088cc <__mcmp>
 8008070:	2800      	cmp	r0, #0
 8008072:	dc03      	bgt.n	800807c <_dtoa_r+0xa9c>
 8008074:	d1e0      	bne.n	8008038 <_dtoa_r+0xa58>
 8008076:	f01a 0f01 	tst.w	sl, #1
 800807a:	d0dd      	beq.n	8008038 <_dtoa_r+0xa58>
 800807c:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 8008080:	d1d7      	bne.n	8008032 <_dtoa_r+0xa52>
 8008082:	2339      	movs	r3, #57	; 0x39
 8008084:	f88b 3000 	strb.w	r3, [fp]
 8008088:	462b      	mov	r3, r5
 800808a:	461d      	mov	r5, r3
 800808c:	3b01      	subs	r3, #1
 800808e:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 8008092:	2a39      	cmp	r2, #57	; 0x39
 8008094:	d071      	beq.n	800817a <_dtoa_r+0xb9a>
 8008096:	3201      	adds	r2, #1
 8008098:	701a      	strb	r2, [r3, #0]
 800809a:	e746      	b.n	8007f2a <_dtoa_r+0x94a>
 800809c:	2a00      	cmp	r2, #0
 800809e:	dd07      	ble.n	80080b0 <_dtoa_r+0xad0>
 80080a0:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 80080a4:	d0ed      	beq.n	8008082 <_dtoa_r+0xaa2>
 80080a6:	f10a 0301 	add.w	r3, sl, #1
 80080aa:	f88b 3000 	strb.w	r3, [fp]
 80080ae:	e73c      	b.n	8007f2a <_dtoa_r+0x94a>
 80080b0:	9b05      	ldr	r3, [sp, #20]
 80080b2:	f809 ac01 	strb.w	sl, [r9, #-1]
 80080b6:	4599      	cmp	r9, r3
 80080b8:	d047      	beq.n	800814a <_dtoa_r+0xb6a>
 80080ba:	ee18 1a10 	vmov	r1, s16
 80080be:	2300      	movs	r3, #0
 80080c0:	220a      	movs	r2, #10
 80080c2:	4620      	mov	r0, r4
 80080c4:	f000 f9e2 	bl	800848c <__multadd>
 80080c8:	45b8      	cmp	r8, r7
 80080ca:	ee08 0a10 	vmov	s16, r0
 80080ce:	f04f 0300 	mov.w	r3, #0
 80080d2:	f04f 020a 	mov.w	r2, #10
 80080d6:	4641      	mov	r1, r8
 80080d8:	4620      	mov	r0, r4
 80080da:	d106      	bne.n	80080ea <_dtoa_r+0xb0a>
 80080dc:	f000 f9d6 	bl	800848c <__multadd>
 80080e0:	4680      	mov	r8, r0
 80080e2:	4607      	mov	r7, r0
 80080e4:	f109 0901 	add.w	r9, r9, #1
 80080e8:	e772      	b.n	8007fd0 <_dtoa_r+0x9f0>
 80080ea:	f000 f9cf 	bl	800848c <__multadd>
 80080ee:	4639      	mov	r1, r7
 80080f0:	4680      	mov	r8, r0
 80080f2:	2300      	movs	r3, #0
 80080f4:	220a      	movs	r2, #10
 80080f6:	4620      	mov	r0, r4
 80080f8:	f000 f9c8 	bl	800848c <__multadd>
 80080fc:	4607      	mov	r7, r0
 80080fe:	e7f1      	b.n	80080e4 <_dtoa_r+0xb04>
 8008100:	9b03      	ldr	r3, [sp, #12]
 8008102:	9302      	str	r3, [sp, #8]
 8008104:	9d01      	ldr	r5, [sp, #4]
 8008106:	ee18 0a10 	vmov	r0, s16
 800810a:	4631      	mov	r1, r6
 800810c:	f7ff f9da 	bl	80074c4 <quorem>
 8008110:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 8008114:	9b01      	ldr	r3, [sp, #4]
 8008116:	f805 ab01 	strb.w	sl, [r5], #1
 800811a:	1aea      	subs	r2, r5, r3
 800811c:	9b02      	ldr	r3, [sp, #8]
 800811e:	4293      	cmp	r3, r2
 8008120:	dd09      	ble.n	8008136 <_dtoa_r+0xb56>
 8008122:	ee18 1a10 	vmov	r1, s16
 8008126:	2300      	movs	r3, #0
 8008128:	220a      	movs	r2, #10
 800812a:	4620      	mov	r0, r4
 800812c:	f000 f9ae 	bl	800848c <__multadd>
 8008130:	ee08 0a10 	vmov	s16, r0
 8008134:	e7e7      	b.n	8008106 <_dtoa_r+0xb26>
 8008136:	9b02      	ldr	r3, [sp, #8]
 8008138:	2b00      	cmp	r3, #0
 800813a:	bfc8      	it	gt
 800813c:	461d      	movgt	r5, r3
 800813e:	9b01      	ldr	r3, [sp, #4]
 8008140:	bfd8      	it	le
 8008142:	2501      	movle	r5, #1
 8008144:	441d      	add	r5, r3
 8008146:	f04f 0800 	mov.w	r8, #0
 800814a:	ee18 1a10 	vmov	r1, s16
 800814e:	2201      	movs	r2, #1
 8008150:	4620      	mov	r0, r4
 8008152:	f000 fb4b 	bl	80087ec <__lshift>
 8008156:	4631      	mov	r1, r6
 8008158:	ee08 0a10 	vmov	s16, r0
 800815c:	f000 fbb6 	bl	80088cc <__mcmp>
 8008160:	2800      	cmp	r0, #0
 8008162:	dc91      	bgt.n	8008088 <_dtoa_r+0xaa8>
 8008164:	d102      	bne.n	800816c <_dtoa_r+0xb8c>
 8008166:	f01a 0f01 	tst.w	sl, #1
 800816a:	d18d      	bne.n	8008088 <_dtoa_r+0xaa8>
 800816c:	462b      	mov	r3, r5
 800816e:	461d      	mov	r5, r3
 8008170:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8008174:	2a30      	cmp	r2, #48	; 0x30
 8008176:	d0fa      	beq.n	800816e <_dtoa_r+0xb8e>
 8008178:	e6d7      	b.n	8007f2a <_dtoa_r+0x94a>
 800817a:	9a01      	ldr	r2, [sp, #4]
 800817c:	429a      	cmp	r2, r3
 800817e:	d184      	bne.n	800808a <_dtoa_r+0xaaa>
 8008180:	9b00      	ldr	r3, [sp, #0]
 8008182:	3301      	adds	r3, #1
 8008184:	9300      	str	r3, [sp, #0]
 8008186:	2331      	movs	r3, #49	; 0x31
 8008188:	7013      	strb	r3, [r2, #0]
 800818a:	e6ce      	b.n	8007f2a <_dtoa_r+0x94a>
 800818c:	4b09      	ldr	r3, [pc, #36]	; (80081b4 <_dtoa_r+0xbd4>)
 800818e:	f7ff ba95 	b.w	80076bc <_dtoa_r+0xdc>
 8008192:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8008194:	2b00      	cmp	r3, #0
 8008196:	f47f aa6e 	bne.w	8007676 <_dtoa_r+0x96>
 800819a:	4b07      	ldr	r3, [pc, #28]	; (80081b8 <_dtoa_r+0xbd8>)
 800819c:	f7ff ba8e 	b.w	80076bc <_dtoa_r+0xdc>
 80081a0:	9b02      	ldr	r3, [sp, #8]
 80081a2:	2b00      	cmp	r3, #0
 80081a4:	dcae      	bgt.n	8008104 <_dtoa_r+0xb24>
 80081a6:	9b06      	ldr	r3, [sp, #24]
 80081a8:	2b02      	cmp	r3, #2
 80081aa:	f73f aea8 	bgt.w	8007efe <_dtoa_r+0x91e>
 80081ae:	e7a9      	b.n	8008104 <_dtoa_r+0xb24>
 80081b0:	08009824 	.word	0x08009824
 80081b4:	08009680 	.word	0x08009680
 80081b8:	080097a5 	.word	0x080097a5

080081bc <std>:
 80081bc:	2300      	movs	r3, #0
 80081be:	b510      	push	{r4, lr}
 80081c0:	4604      	mov	r4, r0
 80081c2:	e9c0 3300 	strd	r3, r3, [r0]
 80081c6:	e9c0 3304 	strd	r3, r3, [r0, #16]
 80081ca:	6083      	str	r3, [r0, #8]
 80081cc:	8181      	strh	r1, [r0, #12]
 80081ce:	6643      	str	r3, [r0, #100]	; 0x64
 80081d0:	81c2      	strh	r2, [r0, #14]
 80081d2:	6183      	str	r3, [r0, #24]
 80081d4:	4619      	mov	r1, r3
 80081d6:	2208      	movs	r2, #8
 80081d8:	305c      	adds	r0, #92	; 0x5c
 80081da:	f7fe fb8f 	bl	80068fc <memset>
 80081de:	4b05      	ldr	r3, [pc, #20]	; (80081f4 <std+0x38>)
 80081e0:	6263      	str	r3, [r4, #36]	; 0x24
 80081e2:	4b05      	ldr	r3, [pc, #20]	; (80081f8 <std+0x3c>)
 80081e4:	62a3      	str	r3, [r4, #40]	; 0x28
 80081e6:	4b05      	ldr	r3, [pc, #20]	; (80081fc <std+0x40>)
 80081e8:	62e3      	str	r3, [r4, #44]	; 0x2c
 80081ea:	4b05      	ldr	r3, [pc, #20]	; (8008200 <std+0x44>)
 80081ec:	6224      	str	r4, [r4, #32]
 80081ee:	6323      	str	r3, [r4, #48]	; 0x30
 80081f0:	bd10      	pop	{r4, pc}
 80081f2:	bf00      	nop
 80081f4:	08008f91 	.word	0x08008f91
 80081f8:	08008fb3 	.word	0x08008fb3
 80081fc:	08008feb 	.word	0x08008feb
 8008200:	0800900f 	.word	0x0800900f

08008204 <_cleanup_r>:
 8008204:	4901      	ldr	r1, [pc, #4]	; (800820c <_cleanup_r+0x8>)
 8008206:	f000 b8af 	b.w	8008368 <_fwalk_reent>
 800820a:	bf00      	nop
 800820c:	08009325 	.word	0x08009325

08008210 <__sfmoreglue>:
 8008210:	b570      	push	{r4, r5, r6, lr}
 8008212:	2268      	movs	r2, #104	; 0x68
 8008214:	1e4d      	subs	r5, r1, #1
 8008216:	4355      	muls	r5, r2
 8008218:	460e      	mov	r6, r1
 800821a:	f105 0174 	add.w	r1, r5, #116	; 0x74
 800821e:	f000 fcd9 	bl	8008bd4 <_malloc_r>
 8008222:	4604      	mov	r4, r0
 8008224:	b140      	cbz	r0, 8008238 <__sfmoreglue+0x28>
 8008226:	2100      	movs	r1, #0
 8008228:	e9c0 1600 	strd	r1, r6, [r0]
 800822c:	300c      	adds	r0, #12
 800822e:	60a0      	str	r0, [r4, #8]
 8008230:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8008234:	f7fe fb62 	bl	80068fc <memset>
 8008238:	4620      	mov	r0, r4
 800823a:	bd70      	pop	{r4, r5, r6, pc}

0800823c <__sfp_lock_acquire>:
 800823c:	4801      	ldr	r0, [pc, #4]	; (8008244 <__sfp_lock_acquire+0x8>)
 800823e:	f000 b8b8 	b.w	80083b2 <__retarget_lock_acquire_recursive>
 8008242:	bf00      	nop
 8008244:	2000082d 	.word	0x2000082d

08008248 <__sfp_lock_release>:
 8008248:	4801      	ldr	r0, [pc, #4]	; (8008250 <__sfp_lock_release+0x8>)
 800824a:	f000 b8b3 	b.w	80083b4 <__retarget_lock_release_recursive>
 800824e:	bf00      	nop
 8008250:	2000082d 	.word	0x2000082d

08008254 <__sinit_lock_acquire>:
 8008254:	4801      	ldr	r0, [pc, #4]	; (800825c <__sinit_lock_acquire+0x8>)
 8008256:	f000 b8ac 	b.w	80083b2 <__retarget_lock_acquire_recursive>
 800825a:	bf00      	nop
 800825c:	2000082e 	.word	0x2000082e

08008260 <__sinit_lock_release>:
 8008260:	4801      	ldr	r0, [pc, #4]	; (8008268 <__sinit_lock_release+0x8>)
 8008262:	f000 b8a7 	b.w	80083b4 <__retarget_lock_release_recursive>
 8008266:	bf00      	nop
 8008268:	2000082e 	.word	0x2000082e

0800826c <__sinit>:
 800826c:	b510      	push	{r4, lr}
 800826e:	4604      	mov	r4, r0
 8008270:	f7ff fff0 	bl	8008254 <__sinit_lock_acquire>
 8008274:	69a3      	ldr	r3, [r4, #24]
 8008276:	b11b      	cbz	r3, 8008280 <__sinit+0x14>
 8008278:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800827c:	f7ff bff0 	b.w	8008260 <__sinit_lock_release>
 8008280:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 8008284:	6523      	str	r3, [r4, #80]	; 0x50
 8008286:	4b13      	ldr	r3, [pc, #76]	; (80082d4 <__sinit+0x68>)
 8008288:	4a13      	ldr	r2, [pc, #76]	; (80082d8 <__sinit+0x6c>)
 800828a:	681b      	ldr	r3, [r3, #0]
 800828c:	62a2      	str	r2, [r4, #40]	; 0x28
 800828e:	42a3      	cmp	r3, r4
 8008290:	bf04      	itt	eq
 8008292:	2301      	moveq	r3, #1
 8008294:	61a3      	streq	r3, [r4, #24]
 8008296:	4620      	mov	r0, r4
 8008298:	f000 f820 	bl	80082dc <__sfp>
 800829c:	6060      	str	r0, [r4, #4]
 800829e:	4620      	mov	r0, r4
 80082a0:	f000 f81c 	bl	80082dc <__sfp>
 80082a4:	60a0      	str	r0, [r4, #8]
 80082a6:	4620      	mov	r0, r4
 80082a8:	f000 f818 	bl	80082dc <__sfp>
 80082ac:	2200      	movs	r2, #0
 80082ae:	60e0      	str	r0, [r4, #12]
 80082b0:	2104      	movs	r1, #4
 80082b2:	6860      	ldr	r0, [r4, #4]
 80082b4:	f7ff ff82 	bl	80081bc <std>
 80082b8:	68a0      	ldr	r0, [r4, #8]
 80082ba:	2201      	movs	r2, #1
 80082bc:	2109      	movs	r1, #9
 80082be:	f7ff ff7d 	bl	80081bc <std>
 80082c2:	68e0      	ldr	r0, [r4, #12]
 80082c4:	2202      	movs	r2, #2
 80082c6:	2112      	movs	r1, #18
 80082c8:	f7ff ff78 	bl	80081bc <std>
 80082cc:	2301      	movs	r3, #1
 80082ce:	61a3      	str	r3, [r4, #24]
 80082d0:	e7d2      	b.n	8008278 <__sinit+0xc>
 80082d2:	bf00      	nop
 80082d4:	0800966c 	.word	0x0800966c
 80082d8:	08008205 	.word	0x08008205

080082dc <__sfp>:
 80082dc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80082de:	4607      	mov	r7, r0
 80082e0:	f7ff ffac 	bl	800823c <__sfp_lock_acquire>
 80082e4:	4b1e      	ldr	r3, [pc, #120]	; (8008360 <__sfp+0x84>)
 80082e6:	681e      	ldr	r6, [r3, #0]
 80082e8:	69b3      	ldr	r3, [r6, #24]
 80082ea:	b913      	cbnz	r3, 80082f2 <__sfp+0x16>
 80082ec:	4630      	mov	r0, r6
 80082ee:	f7ff ffbd 	bl	800826c <__sinit>
 80082f2:	3648      	adds	r6, #72	; 0x48
 80082f4:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 80082f8:	3b01      	subs	r3, #1
 80082fa:	d503      	bpl.n	8008304 <__sfp+0x28>
 80082fc:	6833      	ldr	r3, [r6, #0]
 80082fe:	b30b      	cbz	r3, 8008344 <__sfp+0x68>
 8008300:	6836      	ldr	r6, [r6, #0]
 8008302:	e7f7      	b.n	80082f4 <__sfp+0x18>
 8008304:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8008308:	b9d5      	cbnz	r5, 8008340 <__sfp+0x64>
 800830a:	4b16      	ldr	r3, [pc, #88]	; (8008364 <__sfp+0x88>)
 800830c:	60e3      	str	r3, [r4, #12]
 800830e:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8008312:	6665      	str	r5, [r4, #100]	; 0x64
 8008314:	f000 f84c 	bl	80083b0 <__retarget_lock_init_recursive>
 8008318:	f7ff ff96 	bl	8008248 <__sfp_lock_release>
 800831c:	e9c4 5501 	strd	r5, r5, [r4, #4]
 8008320:	e9c4 5504 	strd	r5, r5, [r4, #16]
 8008324:	6025      	str	r5, [r4, #0]
 8008326:	61a5      	str	r5, [r4, #24]
 8008328:	2208      	movs	r2, #8
 800832a:	4629      	mov	r1, r5
 800832c:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8008330:	f7fe fae4 	bl	80068fc <memset>
 8008334:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8008338:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 800833c:	4620      	mov	r0, r4
 800833e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8008340:	3468      	adds	r4, #104	; 0x68
 8008342:	e7d9      	b.n	80082f8 <__sfp+0x1c>
 8008344:	2104      	movs	r1, #4
 8008346:	4638      	mov	r0, r7
 8008348:	f7ff ff62 	bl	8008210 <__sfmoreglue>
 800834c:	4604      	mov	r4, r0
 800834e:	6030      	str	r0, [r6, #0]
 8008350:	2800      	cmp	r0, #0
 8008352:	d1d5      	bne.n	8008300 <__sfp+0x24>
 8008354:	f7ff ff78 	bl	8008248 <__sfp_lock_release>
 8008358:	230c      	movs	r3, #12
 800835a:	603b      	str	r3, [r7, #0]
 800835c:	e7ee      	b.n	800833c <__sfp+0x60>
 800835e:	bf00      	nop
 8008360:	0800966c 	.word	0x0800966c
 8008364:	ffff0001 	.word	0xffff0001

08008368 <_fwalk_reent>:
 8008368:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800836c:	4606      	mov	r6, r0
 800836e:	4688      	mov	r8, r1
 8008370:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8008374:	2700      	movs	r7, #0
 8008376:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800837a:	f1b9 0901 	subs.w	r9, r9, #1
 800837e:	d505      	bpl.n	800838c <_fwalk_reent+0x24>
 8008380:	6824      	ldr	r4, [r4, #0]
 8008382:	2c00      	cmp	r4, #0
 8008384:	d1f7      	bne.n	8008376 <_fwalk_reent+0xe>
 8008386:	4638      	mov	r0, r7
 8008388:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800838c:	89ab      	ldrh	r3, [r5, #12]
 800838e:	2b01      	cmp	r3, #1
 8008390:	d907      	bls.n	80083a2 <_fwalk_reent+0x3a>
 8008392:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8008396:	3301      	adds	r3, #1
 8008398:	d003      	beq.n	80083a2 <_fwalk_reent+0x3a>
 800839a:	4629      	mov	r1, r5
 800839c:	4630      	mov	r0, r6
 800839e:	47c0      	blx	r8
 80083a0:	4307      	orrs	r7, r0
 80083a2:	3568      	adds	r5, #104	; 0x68
 80083a4:	e7e9      	b.n	800837a <_fwalk_reent+0x12>
	...

080083a8 <_localeconv_r>:
 80083a8:	4800      	ldr	r0, [pc, #0]	; (80083ac <_localeconv_r+0x4>)
 80083aa:	4770      	bx	lr
 80083ac:	20000164 	.word	0x20000164

080083b0 <__retarget_lock_init_recursive>:
 80083b0:	4770      	bx	lr

080083b2 <__retarget_lock_acquire_recursive>:
 80083b2:	4770      	bx	lr

080083b4 <__retarget_lock_release_recursive>:
 80083b4:	4770      	bx	lr
	...

080083b8 <malloc>:
 80083b8:	4b02      	ldr	r3, [pc, #8]	; (80083c4 <malloc+0xc>)
 80083ba:	4601      	mov	r1, r0
 80083bc:	6818      	ldr	r0, [r3, #0]
 80083be:	f000 bc09 	b.w	8008bd4 <_malloc_r>
 80083c2:	bf00      	nop
 80083c4:	20000010 	.word	0x20000010

080083c8 <_Balloc>:
 80083c8:	b570      	push	{r4, r5, r6, lr}
 80083ca:	6a46      	ldr	r6, [r0, #36]	; 0x24
 80083cc:	4604      	mov	r4, r0
 80083ce:	460d      	mov	r5, r1
 80083d0:	b976      	cbnz	r6, 80083f0 <_Balloc+0x28>
 80083d2:	2010      	movs	r0, #16
 80083d4:	f7ff fff0 	bl	80083b8 <malloc>
 80083d8:	4602      	mov	r2, r0
 80083da:	6260      	str	r0, [r4, #36]	; 0x24
 80083dc:	b920      	cbnz	r0, 80083e8 <_Balloc+0x20>
 80083de:	4b18      	ldr	r3, [pc, #96]	; (8008440 <_Balloc+0x78>)
 80083e0:	4818      	ldr	r0, [pc, #96]	; (8008444 <_Balloc+0x7c>)
 80083e2:	2166      	movs	r1, #102	; 0x66
 80083e4:	f000 feea 	bl	80091bc <__assert_func>
 80083e8:	e9c0 6601 	strd	r6, r6, [r0, #4]
 80083ec:	6006      	str	r6, [r0, #0]
 80083ee:	60c6      	str	r6, [r0, #12]
 80083f0:	6a66      	ldr	r6, [r4, #36]	; 0x24
 80083f2:	68f3      	ldr	r3, [r6, #12]
 80083f4:	b183      	cbz	r3, 8008418 <_Balloc+0x50>
 80083f6:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80083f8:	68db      	ldr	r3, [r3, #12]
 80083fa:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 80083fe:	b9b8      	cbnz	r0, 8008430 <_Balloc+0x68>
 8008400:	2101      	movs	r1, #1
 8008402:	fa01 f605 	lsl.w	r6, r1, r5
 8008406:	1d72      	adds	r2, r6, #5
 8008408:	0092      	lsls	r2, r2, #2
 800840a:	4620      	mov	r0, r4
 800840c:	f000 fb60 	bl	8008ad0 <_calloc_r>
 8008410:	b160      	cbz	r0, 800842c <_Balloc+0x64>
 8008412:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8008416:	e00e      	b.n	8008436 <_Balloc+0x6e>
 8008418:	2221      	movs	r2, #33	; 0x21
 800841a:	2104      	movs	r1, #4
 800841c:	4620      	mov	r0, r4
 800841e:	f000 fb57 	bl	8008ad0 <_calloc_r>
 8008422:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8008424:	60f0      	str	r0, [r6, #12]
 8008426:	68db      	ldr	r3, [r3, #12]
 8008428:	2b00      	cmp	r3, #0
 800842a:	d1e4      	bne.n	80083f6 <_Balloc+0x2e>
 800842c:	2000      	movs	r0, #0
 800842e:	bd70      	pop	{r4, r5, r6, pc}
 8008430:	6802      	ldr	r2, [r0, #0]
 8008432:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8008436:	2300      	movs	r3, #0
 8008438:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800843c:	e7f7      	b.n	800842e <_Balloc+0x66>
 800843e:	bf00      	nop
 8008440:	080097b2 	.word	0x080097b2
 8008444:	08009898 	.word	0x08009898

08008448 <_Bfree>:
 8008448:	b570      	push	{r4, r5, r6, lr}
 800844a:	6a46      	ldr	r6, [r0, #36]	; 0x24
 800844c:	4605      	mov	r5, r0
 800844e:	460c      	mov	r4, r1
 8008450:	b976      	cbnz	r6, 8008470 <_Bfree+0x28>
 8008452:	2010      	movs	r0, #16
 8008454:	f7ff ffb0 	bl	80083b8 <malloc>
 8008458:	4602      	mov	r2, r0
 800845a:	6268      	str	r0, [r5, #36]	; 0x24
 800845c:	b920      	cbnz	r0, 8008468 <_Bfree+0x20>
 800845e:	4b09      	ldr	r3, [pc, #36]	; (8008484 <_Bfree+0x3c>)
 8008460:	4809      	ldr	r0, [pc, #36]	; (8008488 <_Bfree+0x40>)
 8008462:	218a      	movs	r1, #138	; 0x8a
 8008464:	f000 feaa 	bl	80091bc <__assert_func>
 8008468:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800846c:	6006      	str	r6, [r0, #0]
 800846e:	60c6      	str	r6, [r0, #12]
 8008470:	b13c      	cbz	r4, 8008482 <_Bfree+0x3a>
 8008472:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8008474:	6862      	ldr	r2, [r4, #4]
 8008476:	68db      	ldr	r3, [r3, #12]
 8008478:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800847c:	6021      	str	r1, [r4, #0]
 800847e:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8008482:	bd70      	pop	{r4, r5, r6, pc}
 8008484:	080097b2 	.word	0x080097b2
 8008488:	08009898 	.word	0x08009898

0800848c <__multadd>:
 800848c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008490:	690d      	ldr	r5, [r1, #16]
 8008492:	4607      	mov	r7, r0
 8008494:	460c      	mov	r4, r1
 8008496:	461e      	mov	r6, r3
 8008498:	f101 0c14 	add.w	ip, r1, #20
 800849c:	2000      	movs	r0, #0
 800849e:	f8dc 3000 	ldr.w	r3, [ip]
 80084a2:	b299      	uxth	r1, r3
 80084a4:	fb02 6101 	mla	r1, r2, r1, r6
 80084a8:	0c1e      	lsrs	r6, r3, #16
 80084aa:	0c0b      	lsrs	r3, r1, #16
 80084ac:	fb02 3306 	mla	r3, r2, r6, r3
 80084b0:	b289      	uxth	r1, r1
 80084b2:	3001      	adds	r0, #1
 80084b4:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 80084b8:	4285      	cmp	r5, r0
 80084ba:	f84c 1b04 	str.w	r1, [ip], #4
 80084be:	ea4f 4613 	mov.w	r6, r3, lsr #16
 80084c2:	dcec      	bgt.n	800849e <__multadd+0x12>
 80084c4:	b30e      	cbz	r6, 800850a <__multadd+0x7e>
 80084c6:	68a3      	ldr	r3, [r4, #8]
 80084c8:	42ab      	cmp	r3, r5
 80084ca:	dc19      	bgt.n	8008500 <__multadd+0x74>
 80084cc:	6861      	ldr	r1, [r4, #4]
 80084ce:	4638      	mov	r0, r7
 80084d0:	3101      	adds	r1, #1
 80084d2:	f7ff ff79 	bl	80083c8 <_Balloc>
 80084d6:	4680      	mov	r8, r0
 80084d8:	b928      	cbnz	r0, 80084e6 <__multadd+0x5a>
 80084da:	4602      	mov	r2, r0
 80084dc:	4b0c      	ldr	r3, [pc, #48]	; (8008510 <__multadd+0x84>)
 80084de:	480d      	ldr	r0, [pc, #52]	; (8008514 <__multadd+0x88>)
 80084e0:	21b5      	movs	r1, #181	; 0xb5
 80084e2:	f000 fe6b 	bl	80091bc <__assert_func>
 80084e6:	6922      	ldr	r2, [r4, #16]
 80084e8:	3202      	adds	r2, #2
 80084ea:	f104 010c 	add.w	r1, r4, #12
 80084ee:	0092      	lsls	r2, r2, #2
 80084f0:	300c      	adds	r0, #12
 80084f2:	f7fe f9f5 	bl	80068e0 <memcpy>
 80084f6:	4621      	mov	r1, r4
 80084f8:	4638      	mov	r0, r7
 80084fa:	f7ff ffa5 	bl	8008448 <_Bfree>
 80084fe:	4644      	mov	r4, r8
 8008500:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8008504:	3501      	adds	r5, #1
 8008506:	615e      	str	r6, [r3, #20]
 8008508:	6125      	str	r5, [r4, #16]
 800850a:	4620      	mov	r0, r4
 800850c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008510:	08009824 	.word	0x08009824
 8008514:	08009898 	.word	0x08009898

08008518 <__hi0bits>:
 8008518:	0c03      	lsrs	r3, r0, #16
 800851a:	041b      	lsls	r3, r3, #16
 800851c:	b9d3      	cbnz	r3, 8008554 <__hi0bits+0x3c>
 800851e:	0400      	lsls	r0, r0, #16
 8008520:	2310      	movs	r3, #16
 8008522:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 8008526:	bf04      	itt	eq
 8008528:	0200      	lsleq	r0, r0, #8
 800852a:	3308      	addeq	r3, #8
 800852c:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 8008530:	bf04      	itt	eq
 8008532:	0100      	lsleq	r0, r0, #4
 8008534:	3304      	addeq	r3, #4
 8008536:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 800853a:	bf04      	itt	eq
 800853c:	0080      	lsleq	r0, r0, #2
 800853e:	3302      	addeq	r3, #2
 8008540:	2800      	cmp	r0, #0
 8008542:	db05      	blt.n	8008550 <__hi0bits+0x38>
 8008544:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 8008548:	f103 0301 	add.w	r3, r3, #1
 800854c:	bf08      	it	eq
 800854e:	2320      	moveq	r3, #32
 8008550:	4618      	mov	r0, r3
 8008552:	4770      	bx	lr
 8008554:	2300      	movs	r3, #0
 8008556:	e7e4      	b.n	8008522 <__hi0bits+0xa>

08008558 <__lo0bits>:
 8008558:	6803      	ldr	r3, [r0, #0]
 800855a:	f013 0207 	ands.w	r2, r3, #7
 800855e:	4601      	mov	r1, r0
 8008560:	d00b      	beq.n	800857a <__lo0bits+0x22>
 8008562:	07da      	lsls	r2, r3, #31
 8008564:	d423      	bmi.n	80085ae <__lo0bits+0x56>
 8008566:	0798      	lsls	r0, r3, #30
 8008568:	bf49      	itett	mi
 800856a:	085b      	lsrmi	r3, r3, #1
 800856c:	089b      	lsrpl	r3, r3, #2
 800856e:	2001      	movmi	r0, #1
 8008570:	600b      	strmi	r3, [r1, #0]
 8008572:	bf5c      	itt	pl
 8008574:	600b      	strpl	r3, [r1, #0]
 8008576:	2002      	movpl	r0, #2
 8008578:	4770      	bx	lr
 800857a:	b298      	uxth	r0, r3
 800857c:	b9a8      	cbnz	r0, 80085aa <__lo0bits+0x52>
 800857e:	0c1b      	lsrs	r3, r3, #16
 8008580:	2010      	movs	r0, #16
 8008582:	b2da      	uxtb	r2, r3
 8008584:	b90a      	cbnz	r2, 800858a <__lo0bits+0x32>
 8008586:	3008      	adds	r0, #8
 8008588:	0a1b      	lsrs	r3, r3, #8
 800858a:	071a      	lsls	r2, r3, #28
 800858c:	bf04      	itt	eq
 800858e:	091b      	lsreq	r3, r3, #4
 8008590:	3004      	addeq	r0, #4
 8008592:	079a      	lsls	r2, r3, #30
 8008594:	bf04      	itt	eq
 8008596:	089b      	lsreq	r3, r3, #2
 8008598:	3002      	addeq	r0, #2
 800859a:	07da      	lsls	r2, r3, #31
 800859c:	d403      	bmi.n	80085a6 <__lo0bits+0x4e>
 800859e:	085b      	lsrs	r3, r3, #1
 80085a0:	f100 0001 	add.w	r0, r0, #1
 80085a4:	d005      	beq.n	80085b2 <__lo0bits+0x5a>
 80085a6:	600b      	str	r3, [r1, #0]
 80085a8:	4770      	bx	lr
 80085aa:	4610      	mov	r0, r2
 80085ac:	e7e9      	b.n	8008582 <__lo0bits+0x2a>
 80085ae:	2000      	movs	r0, #0
 80085b0:	4770      	bx	lr
 80085b2:	2020      	movs	r0, #32
 80085b4:	4770      	bx	lr
	...

080085b8 <__i2b>:
 80085b8:	b510      	push	{r4, lr}
 80085ba:	460c      	mov	r4, r1
 80085bc:	2101      	movs	r1, #1
 80085be:	f7ff ff03 	bl	80083c8 <_Balloc>
 80085c2:	4602      	mov	r2, r0
 80085c4:	b928      	cbnz	r0, 80085d2 <__i2b+0x1a>
 80085c6:	4b05      	ldr	r3, [pc, #20]	; (80085dc <__i2b+0x24>)
 80085c8:	4805      	ldr	r0, [pc, #20]	; (80085e0 <__i2b+0x28>)
 80085ca:	f44f 71a0 	mov.w	r1, #320	; 0x140
 80085ce:	f000 fdf5 	bl	80091bc <__assert_func>
 80085d2:	2301      	movs	r3, #1
 80085d4:	6144      	str	r4, [r0, #20]
 80085d6:	6103      	str	r3, [r0, #16]
 80085d8:	bd10      	pop	{r4, pc}
 80085da:	bf00      	nop
 80085dc:	08009824 	.word	0x08009824
 80085e0:	08009898 	.word	0x08009898

080085e4 <__multiply>:
 80085e4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80085e8:	4691      	mov	r9, r2
 80085ea:	690a      	ldr	r2, [r1, #16]
 80085ec:	f8d9 3010 	ldr.w	r3, [r9, #16]
 80085f0:	429a      	cmp	r2, r3
 80085f2:	bfb8      	it	lt
 80085f4:	460b      	movlt	r3, r1
 80085f6:	460c      	mov	r4, r1
 80085f8:	bfbc      	itt	lt
 80085fa:	464c      	movlt	r4, r9
 80085fc:	4699      	movlt	r9, r3
 80085fe:	6927      	ldr	r7, [r4, #16]
 8008600:	f8d9 a010 	ldr.w	sl, [r9, #16]
 8008604:	68a3      	ldr	r3, [r4, #8]
 8008606:	6861      	ldr	r1, [r4, #4]
 8008608:	eb07 060a 	add.w	r6, r7, sl
 800860c:	42b3      	cmp	r3, r6
 800860e:	b085      	sub	sp, #20
 8008610:	bfb8      	it	lt
 8008612:	3101      	addlt	r1, #1
 8008614:	f7ff fed8 	bl	80083c8 <_Balloc>
 8008618:	b930      	cbnz	r0, 8008628 <__multiply+0x44>
 800861a:	4602      	mov	r2, r0
 800861c:	4b44      	ldr	r3, [pc, #272]	; (8008730 <__multiply+0x14c>)
 800861e:	4845      	ldr	r0, [pc, #276]	; (8008734 <__multiply+0x150>)
 8008620:	f240 115d 	movw	r1, #349	; 0x15d
 8008624:	f000 fdca 	bl	80091bc <__assert_func>
 8008628:	f100 0514 	add.w	r5, r0, #20
 800862c:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 8008630:	462b      	mov	r3, r5
 8008632:	2200      	movs	r2, #0
 8008634:	4543      	cmp	r3, r8
 8008636:	d321      	bcc.n	800867c <__multiply+0x98>
 8008638:	f104 0314 	add.w	r3, r4, #20
 800863c:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 8008640:	f109 0314 	add.w	r3, r9, #20
 8008644:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 8008648:	9202      	str	r2, [sp, #8]
 800864a:	1b3a      	subs	r2, r7, r4
 800864c:	3a15      	subs	r2, #21
 800864e:	f022 0203 	bic.w	r2, r2, #3
 8008652:	3204      	adds	r2, #4
 8008654:	f104 0115 	add.w	r1, r4, #21
 8008658:	428f      	cmp	r7, r1
 800865a:	bf38      	it	cc
 800865c:	2204      	movcc	r2, #4
 800865e:	9201      	str	r2, [sp, #4]
 8008660:	9a02      	ldr	r2, [sp, #8]
 8008662:	9303      	str	r3, [sp, #12]
 8008664:	429a      	cmp	r2, r3
 8008666:	d80c      	bhi.n	8008682 <__multiply+0x9e>
 8008668:	2e00      	cmp	r6, #0
 800866a:	dd03      	ble.n	8008674 <__multiply+0x90>
 800866c:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 8008670:	2b00      	cmp	r3, #0
 8008672:	d05a      	beq.n	800872a <__multiply+0x146>
 8008674:	6106      	str	r6, [r0, #16]
 8008676:	b005      	add	sp, #20
 8008678:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800867c:	f843 2b04 	str.w	r2, [r3], #4
 8008680:	e7d8      	b.n	8008634 <__multiply+0x50>
 8008682:	f8b3 a000 	ldrh.w	sl, [r3]
 8008686:	f1ba 0f00 	cmp.w	sl, #0
 800868a:	d024      	beq.n	80086d6 <__multiply+0xf2>
 800868c:	f104 0e14 	add.w	lr, r4, #20
 8008690:	46a9      	mov	r9, r5
 8008692:	f04f 0c00 	mov.w	ip, #0
 8008696:	f85e 2b04 	ldr.w	r2, [lr], #4
 800869a:	f8d9 1000 	ldr.w	r1, [r9]
 800869e:	fa1f fb82 	uxth.w	fp, r2
 80086a2:	b289      	uxth	r1, r1
 80086a4:	fb0a 110b 	mla	r1, sl, fp, r1
 80086a8:	ea4f 4b12 	mov.w	fp, r2, lsr #16
 80086ac:	f8d9 2000 	ldr.w	r2, [r9]
 80086b0:	4461      	add	r1, ip
 80086b2:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 80086b6:	fb0a c20b 	mla	r2, sl, fp, ip
 80086ba:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 80086be:	b289      	uxth	r1, r1
 80086c0:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 80086c4:	4577      	cmp	r7, lr
 80086c6:	f849 1b04 	str.w	r1, [r9], #4
 80086ca:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 80086ce:	d8e2      	bhi.n	8008696 <__multiply+0xb2>
 80086d0:	9a01      	ldr	r2, [sp, #4]
 80086d2:	f845 c002 	str.w	ip, [r5, r2]
 80086d6:	9a03      	ldr	r2, [sp, #12]
 80086d8:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 80086dc:	3304      	adds	r3, #4
 80086de:	f1b9 0f00 	cmp.w	r9, #0
 80086e2:	d020      	beq.n	8008726 <__multiply+0x142>
 80086e4:	6829      	ldr	r1, [r5, #0]
 80086e6:	f104 0c14 	add.w	ip, r4, #20
 80086ea:	46ae      	mov	lr, r5
 80086ec:	f04f 0a00 	mov.w	sl, #0
 80086f0:	f8bc b000 	ldrh.w	fp, [ip]
 80086f4:	f8be 2002 	ldrh.w	r2, [lr, #2]
 80086f8:	fb09 220b 	mla	r2, r9, fp, r2
 80086fc:	4492      	add	sl, r2
 80086fe:	b289      	uxth	r1, r1
 8008700:	ea41 410a 	orr.w	r1, r1, sl, lsl #16
 8008704:	f84e 1b04 	str.w	r1, [lr], #4
 8008708:	f85c 2b04 	ldr.w	r2, [ip], #4
 800870c:	f8be 1000 	ldrh.w	r1, [lr]
 8008710:	0c12      	lsrs	r2, r2, #16
 8008712:	fb09 1102 	mla	r1, r9, r2, r1
 8008716:	eb01 411a 	add.w	r1, r1, sl, lsr #16
 800871a:	4567      	cmp	r7, ip
 800871c:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 8008720:	d8e6      	bhi.n	80086f0 <__multiply+0x10c>
 8008722:	9a01      	ldr	r2, [sp, #4]
 8008724:	50a9      	str	r1, [r5, r2]
 8008726:	3504      	adds	r5, #4
 8008728:	e79a      	b.n	8008660 <__multiply+0x7c>
 800872a:	3e01      	subs	r6, #1
 800872c:	e79c      	b.n	8008668 <__multiply+0x84>
 800872e:	bf00      	nop
 8008730:	08009824 	.word	0x08009824
 8008734:	08009898 	.word	0x08009898

08008738 <__pow5mult>:
 8008738:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800873c:	4615      	mov	r5, r2
 800873e:	f012 0203 	ands.w	r2, r2, #3
 8008742:	4606      	mov	r6, r0
 8008744:	460f      	mov	r7, r1
 8008746:	d007      	beq.n	8008758 <__pow5mult+0x20>
 8008748:	4c25      	ldr	r4, [pc, #148]	; (80087e0 <__pow5mult+0xa8>)
 800874a:	3a01      	subs	r2, #1
 800874c:	2300      	movs	r3, #0
 800874e:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8008752:	f7ff fe9b 	bl	800848c <__multadd>
 8008756:	4607      	mov	r7, r0
 8008758:	10ad      	asrs	r5, r5, #2
 800875a:	d03d      	beq.n	80087d8 <__pow5mult+0xa0>
 800875c:	6a74      	ldr	r4, [r6, #36]	; 0x24
 800875e:	b97c      	cbnz	r4, 8008780 <__pow5mult+0x48>
 8008760:	2010      	movs	r0, #16
 8008762:	f7ff fe29 	bl	80083b8 <malloc>
 8008766:	4602      	mov	r2, r0
 8008768:	6270      	str	r0, [r6, #36]	; 0x24
 800876a:	b928      	cbnz	r0, 8008778 <__pow5mult+0x40>
 800876c:	4b1d      	ldr	r3, [pc, #116]	; (80087e4 <__pow5mult+0xac>)
 800876e:	481e      	ldr	r0, [pc, #120]	; (80087e8 <__pow5mult+0xb0>)
 8008770:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 8008774:	f000 fd22 	bl	80091bc <__assert_func>
 8008778:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800877c:	6004      	str	r4, [r0, #0]
 800877e:	60c4      	str	r4, [r0, #12]
 8008780:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 8008784:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8008788:	b94c      	cbnz	r4, 800879e <__pow5mult+0x66>
 800878a:	f240 2171 	movw	r1, #625	; 0x271
 800878e:	4630      	mov	r0, r6
 8008790:	f7ff ff12 	bl	80085b8 <__i2b>
 8008794:	2300      	movs	r3, #0
 8008796:	f8c8 0008 	str.w	r0, [r8, #8]
 800879a:	4604      	mov	r4, r0
 800879c:	6003      	str	r3, [r0, #0]
 800879e:	f04f 0900 	mov.w	r9, #0
 80087a2:	07eb      	lsls	r3, r5, #31
 80087a4:	d50a      	bpl.n	80087bc <__pow5mult+0x84>
 80087a6:	4639      	mov	r1, r7
 80087a8:	4622      	mov	r2, r4
 80087aa:	4630      	mov	r0, r6
 80087ac:	f7ff ff1a 	bl	80085e4 <__multiply>
 80087b0:	4639      	mov	r1, r7
 80087b2:	4680      	mov	r8, r0
 80087b4:	4630      	mov	r0, r6
 80087b6:	f7ff fe47 	bl	8008448 <_Bfree>
 80087ba:	4647      	mov	r7, r8
 80087bc:	106d      	asrs	r5, r5, #1
 80087be:	d00b      	beq.n	80087d8 <__pow5mult+0xa0>
 80087c0:	6820      	ldr	r0, [r4, #0]
 80087c2:	b938      	cbnz	r0, 80087d4 <__pow5mult+0x9c>
 80087c4:	4622      	mov	r2, r4
 80087c6:	4621      	mov	r1, r4
 80087c8:	4630      	mov	r0, r6
 80087ca:	f7ff ff0b 	bl	80085e4 <__multiply>
 80087ce:	6020      	str	r0, [r4, #0]
 80087d0:	f8c0 9000 	str.w	r9, [r0]
 80087d4:	4604      	mov	r4, r0
 80087d6:	e7e4      	b.n	80087a2 <__pow5mult+0x6a>
 80087d8:	4638      	mov	r0, r7
 80087da:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80087de:	bf00      	nop
 80087e0:	080099e8 	.word	0x080099e8
 80087e4:	080097b2 	.word	0x080097b2
 80087e8:	08009898 	.word	0x08009898

080087ec <__lshift>:
 80087ec:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80087f0:	460c      	mov	r4, r1
 80087f2:	6849      	ldr	r1, [r1, #4]
 80087f4:	6923      	ldr	r3, [r4, #16]
 80087f6:	eb03 1862 	add.w	r8, r3, r2, asr #5
 80087fa:	68a3      	ldr	r3, [r4, #8]
 80087fc:	4607      	mov	r7, r0
 80087fe:	4691      	mov	r9, r2
 8008800:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8008804:	f108 0601 	add.w	r6, r8, #1
 8008808:	42b3      	cmp	r3, r6
 800880a:	db0b      	blt.n	8008824 <__lshift+0x38>
 800880c:	4638      	mov	r0, r7
 800880e:	f7ff fddb 	bl	80083c8 <_Balloc>
 8008812:	4605      	mov	r5, r0
 8008814:	b948      	cbnz	r0, 800882a <__lshift+0x3e>
 8008816:	4602      	mov	r2, r0
 8008818:	4b2a      	ldr	r3, [pc, #168]	; (80088c4 <__lshift+0xd8>)
 800881a:	482b      	ldr	r0, [pc, #172]	; (80088c8 <__lshift+0xdc>)
 800881c:	f240 11d9 	movw	r1, #473	; 0x1d9
 8008820:	f000 fccc 	bl	80091bc <__assert_func>
 8008824:	3101      	adds	r1, #1
 8008826:	005b      	lsls	r3, r3, #1
 8008828:	e7ee      	b.n	8008808 <__lshift+0x1c>
 800882a:	2300      	movs	r3, #0
 800882c:	f100 0114 	add.w	r1, r0, #20
 8008830:	f100 0210 	add.w	r2, r0, #16
 8008834:	4618      	mov	r0, r3
 8008836:	4553      	cmp	r3, sl
 8008838:	db37      	blt.n	80088aa <__lshift+0xbe>
 800883a:	6920      	ldr	r0, [r4, #16]
 800883c:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8008840:	f104 0314 	add.w	r3, r4, #20
 8008844:	f019 091f 	ands.w	r9, r9, #31
 8008848:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800884c:	eb03 0080 	add.w	r0, r3, r0, lsl #2
 8008850:	d02f      	beq.n	80088b2 <__lshift+0xc6>
 8008852:	f1c9 0e20 	rsb	lr, r9, #32
 8008856:	468a      	mov	sl, r1
 8008858:	f04f 0c00 	mov.w	ip, #0
 800885c:	681a      	ldr	r2, [r3, #0]
 800885e:	fa02 f209 	lsl.w	r2, r2, r9
 8008862:	ea42 020c 	orr.w	r2, r2, ip
 8008866:	f84a 2b04 	str.w	r2, [sl], #4
 800886a:	f853 2b04 	ldr.w	r2, [r3], #4
 800886e:	4298      	cmp	r0, r3
 8008870:	fa22 fc0e 	lsr.w	ip, r2, lr
 8008874:	d8f2      	bhi.n	800885c <__lshift+0x70>
 8008876:	1b03      	subs	r3, r0, r4
 8008878:	3b15      	subs	r3, #21
 800887a:	f023 0303 	bic.w	r3, r3, #3
 800887e:	3304      	adds	r3, #4
 8008880:	f104 0215 	add.w	r2, r4, #21
 8008884:	4290      	cmp	r0, r2
 8008886:	bf38      	it	cc
 8008888:	2304      	movcc	r3, #4
 800888a:	f841 c003 	str.w	ip, [r1, r3]
 800888e:	f1bc 0f00 	cmp.w	ip, #0
 8008892:	d001      	beq.n	8008898 <__lshift+0xac>
 8008894:	f108 0602 	add.w	r6, r8, #2
 8008898:	3e01      	subs	r6, #1
 800889a:	4638      	mov	r0, r7
 800889c:	612e      	str	r6, [r5, #16]
 800889e:	4621      	mov	r1, r4
 80088a0:	f7ff fdd2 	bl	8008448 <_Bfree>
 80088a4:	4628      	mov	r0, r5
 80088a6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80088aa:	f842 0f04 	str.w	r0, [r2, #4]!
 80088ae:	3301      	adds	r3, #1
 80088b0:	e7c1      	b.n	8008836 <__lshift+0x4a>
 80088b2:	3904      	subs	r1, #4
 80088b4:	f853 2b04 	ldr.w	r2, [r3], #4
 80088b8:	f841 2f04 	str.w	r2, [r1, #4]!
 80088bc:	4298      	cmp	r0, r3
 80088be:	d8f9      	bhi.n	80088b4 <__lshift+0xc8>
 80088c0:	e7ea      	b.n	8008898 <__lshift+0xac>
 80088c2:	bf00      	nop
 80088c4:	08009824 	.word	0x08009824
 80088c8:	08009898 	.word	0x08009898

080088cc <__mcmp>:
 80088cc:	b530      	push	{r4, r5, lr}
 80088ce:	6902      	ldr	r2, [r0, #16]
 80088d0:	690c      	ldr	r4, [r1, #16]
 80088d2:	1b12      	subs	r2, r2, r4
 80088d4:	d10e      	bne.n	80088f4 <__mcmp+0x28>
 80088d6:	f100 0314 	add.w	r3, r0, #20
 80088da:	3114      	adds	r1, #20
 80088dc:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 80088e0:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 80088e4:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 80088e8:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 80088ec:	42a5      	cmp	r5, r4
 80088ee:	d003      	beq.n	80088f8 <__mcmp+0x2c>
 80088f0:	d305      	bcc.n	80088fe <__mcmp+0x32>
 80088f2:	2201      	movs	r2, #1
 80088f4:	4610      	mov	r0, r2
 80088f6:	bd30      	pop	{r4, r5, pc}
 80088f8:	4283      	cmp	r3, r0
 80088fa:	d3f3      	bcc.n	80088e4 <__mcmp+0x18>
 80088fc:	e7fa      	b.n	80088f4 <__mcmp+0x28>
 80088fe:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8008902:	e7f7      	b.n	80088f4 <__mcmp+0x28>

08008904 <__mdiff>:
 8008904:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008908:	460c      	mov	r4, r1
 800890a:	4606      	mov	r6, r0
 800890c:	4611      	mov	r1, r2
 800890e:	4620      	mov	r0, r4
 8008910:	4690      	mov	r8, r2
 8008912:	f7ff ffdb 	bl	80088cc <__mcmp>
 8008916:	1e05      	subs	r5, r0, #0
 8008918:	d110      	bne.n	800893c <__mdiff+0x38>
 800891a:	4629      	mov	r1, r5
 800891c:	4630      	mov	r0, r6
 800891e:	f7ff fd53 	bl	80083c8 <_Balloc>
 8008922:	b930      	cbnz	r0, 8008932 <__mdiff+0x2e>
 8008924:	4b3a      	ldr	r3, [pc, #232]	; (8008a10 <__mdiff+0x10c>)
 8008926:	4602      	mov	r2, r0
 8008928:	f240 2132 	movw	r1, #562	; 0x232
 800892c:	4839      	ldr	r0, [pc, #228]	; (8008a14 <__mdiff+0x110>)
 800892e:	f000 fc45 	bl	80091bc <__assert_func>
 8008932:	2301      	movs	r3, #1
 8008934:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8008938:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800893c:	bfa4      	itt	ge
 800893e:	4643      	movge	r3, r8
 8008940:	46a0      	movge	r8, r4
 8008942:	4630      	mov	r0, r6
 8008944:	f8d8 1004 	ldr.w	r1, [r8, #4]
 8008948:	bfa6      	itte	ge
 800894a:	461c      	movge	r4, r3
 800894c:	2500      	movge	r5, #0
 800894e:	2501      	movlt	r5, #1
 8008950:	f7ff fd3a 	bl	80083c8 <_Balloc>
 8008954:	b920      	cbnz	r0, 8008960 <__mdiff+0x5c>
 8008956:	4b2e      	ldr	r3, [pc, #184]	; (8008a10 <__mdiff+0x10c>)
 8008958:	4602      	mov	r2, r0
 800895a:	f44f 7110 	mov.w	r1, #576	; 0x240
 800895e:	e7e5      	b.n	800892c <__mdiff+0x28>
 8008960:	f8d8 7010 	ldr.w	r7, [r8, #16]
 8008964:	6926      	ldr	r6, [r4, #16]
 8008966:	60c5      	str	r5, [r0, #12]
 8008968:	f104 0914 	add.w	r9, r4, #20
 800896c:	f108 0514 	add.w	r5, r8, #20
 8008970:	f100 0e14 	add.w	lr, r0, #20
 8008974:	eb05 0c87 	add.w	ip, r5, r7, lsl #2
 8008978:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 800897c:	f108 0210 	add.w	r2, r8, #16
 8008980:	46f2      	mov	sl, lr
 8008982:	2100      	movs	r1, #0
 8008984:	f859 3b04 	ldr.w	r3, [r9], #4
 8008988:	f852 bf04 	ldr.w	fp, [r2, #4]!
 800898c:	fa1f f883 	uxth.w	r8, r3
 8008990:	fa11 f18b 	uxtah	r1, r1, fp
 8008994:	0c1b      	lsrs	r3, r3, #16
 8008996:	eba1 0808 	sub.w	r8, r1, r8
 800899a:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 800899e:	eb03 4328 	add.w	r3, r3, r8, asr #16
 80089a2:	fa1f f888 	uxth.w	r8, r8
 80089a6:	1419      	asrs	r1, r3, #16
 80089a8:	454e      	cmp	r6, r9
 80089aa:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 80089ae:	f84a 3b04 	str.w	r3, [sl], #4
 80089b2:	d8e7      	bhi.n	8008984 <__mdiff+0x80>
 80089b4:	1b33      	subs	r3, r6, r4
 80089b6:	3b15      	subs	r3, #21
 80089b8:	f023 0303 	bic.w	r3, r3, #3
 80089bc:	3304      	adds	r3, #4
 80089be:	3415      	adds	r4, #21
 80089c0:	42a6      	cmp	r6, r4
 80089c2:	bf38      	it	cc
 80089c4:	2304      	movcc	r3, #4
 80089c6:	441d      	add	r5, r3
 80089c8:	4473      	add	r3, lr
 80089ca:	469e      	mov	lr, r3
 80089cc:	462e      	mov	r6, r5
 80089ce:	4566      	cmp	r6, ip
 80089d0:	d30e      	bcc.n	80089f0 <__mdiff+0xec>
 80089d2:	f10c 0203 	add.w	r2, ip, #3
 80089d6:	1b52      	subs	r2, r2, r5
 80089d8:	f022 0203 	bic.w	r2, r2, #3
 80089dc:	3d03      	subs	r5, #3
 80089de:	45ac      	cmp	ip, r5
 80089e0:	bf38      	it	cc
 80089e2:	2200      	movcc	r2, #0
 80089e4:	441a      	add	r2, r3
 80089e6:	f852 3d04 	ldr.w	r3, [r2, #-4]!
 80089ea:	b17b      	cbz	r3, 8008a0c <__mdiff+0x108>
 80089ec:	6107      	str	r7, [r0, #16]
 80089ee:	e7a3      	b.n	8008938 <__mdiff+0x34>
 80089f0:	f856 8b04 	ldr.w	r8, [r6], #4
 80089f4:	fa11 f288 	uxtah	r2, r1, r8
 80089f8:	1414      	asrs	r4, r2, #16
 80089fa:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 80089fe:	b292      	uxth	r2, r2
 8008a00:	ea42 4204 	orr.w	r2, r2, r4, lsl #16
 8008a04:	f84e 2b04 	str.w	r2, [lr], #4
 8008a08:	1421      	asrs	r1, r4, #16
 8008a0a:	e7e0      	b.n	80089ce <__mdiff+0xca>
 8008a0c:	3f01      	subs	r7, #1
 8008a0e:	e7ea      	b.n	80089e6 <__mdiff+0xe2>
 8008a10:	08009824 	.word	0x08009824
 8008a14:	08009898 	.word	0x08009898

08008a18 <__d2b>:
 8008a18:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8008a1c:	4689      	mov	r9, r1
 8008a1e:	2101      	movs	r1, #1
 8008a20:	ec57 6b10 	vmov	r6, r7, d0
 8008a24:	4690      	mov	r8, r2
 8008a26:	f7ff fccf 	bl	80083c8 <_Balloc>
 8008a2a:	4604      	mov	r4, r0
 8008a2c:	b930      	cbnz	r0, 8008a3c <__d2b+0x24>
 8008a2e:	4602      	mov	r2, r0
 8008a30:	4b25      	ldr	r3, [pc, #148]	; (8008ac8 <__d2b+0xb0>)
 8008a32:	4826      	ldr	r0, [pc, #152]	; (8008acc <__d2b+0xb4>)
 8008a34:	f240 310a 	movw	r1, #778	; 0x30a
 8008a38:	f000 fbc0 	bl	80091bc <__assert_func>
 8008a3c:	f3c7 550a 	ubfx	r5, r7, #20, #11
 8008a40:	f3c7 0313 	ubfx	r3, r7, #0, #20
 8008a44:	bb35      	cbnz	r5, 8008a94 <__d2b+0x7c>
 8008a46:	2e00      	cmp	r6, #0
 8008a48:	9301      	str	r3, [sp, #4]
 8008a4a:	d028      	beq.n	8008a9e <__d2b+0x86>
 8008a4c:	4668      	mov	r0, sp
 8008a4e:	9600      	str	r6, [sp, #0]
 8008a50:	f7ff fd82 	bl	8008558 <__lo0bits>
 8008a54:	9900      	ldr	r1, [sp, #0]
 8008a56:	b300      	cbz	r0, 8008a9a <__d2b+0x82>
 8008a58:	9a01      	ldr	r2, [sp, #4]
 8008a5a:	f1c0 0320 	rsb	r3, r0, #32
 8008a5e:	fa02 f303 	lsl.w	r3, r2, r3
 8008a62:	430b      	orrs	r3, r1
 8008a64:	40c2      	lsrs	r2, r0
 8008a66:	6163      	str	r3, [r4, #20]
 8008a68:	9201      	str	r2, [sp, #4]
 8008a6a:	9b01      	ldr	r3, [sp, #4]
 8008a6c:	61a3      	str	r3, [r4, #24]
 8008a6e:	2b00      	cmp	r3, #0
 8008a70:	bf14      	ite	ne
 8008a72:	2202      	movne	r2, #2
 8008a74:	2201      	moveq	r2, #1
 8008a76:	6122      	str	r2, [r4, #16]
 8008a78:	b1d5      	cbz	r5, 8008ab0 <__d2b+0x98>
 8008a7a:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 8008a7e:	4405      	add	r5, r0
 8008a80:	f8c9 5000 	str.w	r5, [r9]
 8008a84:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 8008a88:	f8c8 0000 	str.w	r0, [r8]
 8008a8c:	4620      	mov	r0, r4
 8008a8e:	b003      	add	sp, #12
 8008a90:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8008a94:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8008a98:	e7d5      	b.n	8008a46 <__d2b+0x2e>
 8008a9a:	6161      	str	r1, [r4, #20]
 8008a9c:	e7e5      	b.n	8008a6a <__d2b+0x52>
 8008a9e:	a801      	add	r0, sp, #4
 8008aa0:	f7ff fd5a 	bl	8008558 <__lo0bits>
 8008aa4:	9b01      	ldr	r3, [sp, #4]
 8008aa6:	6163      	str	r3, [r4, #20]
 8008aa8:	2201      	movs	r2, #1
 8008aaa:	6122      	str	r2, [r4, #16]
 8008aac:	3020      	adds	r0, #32
 8008aae:	e7e3      	b.n	8008a78 <__d2b+0x60>
 8008ab0:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8008ab4:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 8008ab8:	f8c9 0000 	str.w	r0, [r9]
 8008abc:	6918      	ldr	r0, [r3, #16]
 8008abe:	f7ff fd2b 	bl	8008518 <__hi0bits>
 8008ac2:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 8008ac6:	e7df      	b.n	8008a88 <__d2b+0x70>
 8008ac8:	08009824 	.word	0x08009824
 8008acc:	08009898 	.word	0x08009898

08008ad0 <_calloc_r>:
 8008ad0:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8008ad2:	fba1 2402 	umull	r2, r4, r1, r2
 8008ad6:	b94c      	cbnz	r4, 8008aec <_calloc_r+0x1c>
 8008ad8:	4611      	mov	r1, r2
 8008ada:	9201      	str	r2, [sp, #4]
 8008adc:	f000 f87a 	bl	8008bd4 <_malloc_r>
 8008ae0:	9a01      	ldr	r2, [sp, #4]
 8008ae2:	4605      	mov	r5, r0
 8008ae4:	b930      	cbnz	r0, 8008af4 <_calloc_r+0x24>
 8008ae6:	4628      	mov	r0, r5
 8008ae8:	b003      	add	sp, #12
 8008aea:	bd30      	pop	{r4, r5, pc}
 8008aec:	220c      	movs	r2, #12
 8008aee:	6002      	str	r2, [r0, #0]
 8008af0:	2500      	movs	r5, #0
 8008af2:	e7f8      	b.n	8008ae6 <_calloc_r+0x16>
 8008af4:	4621      	mov	r1, r4
 8008af6:	f7fd ff01 	bl	80068fc <memset>
 8008afa:	e7f4      	b.n	8008ae6 <_calloc_r+0x16>

08008afc <_free_r>:
 8008afc:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8008afe:	2900      	cmp	r1, #0
 8008b00:	d044      	beq.n	8008b8c <_free_r+0x90>
 8008b02:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8008b06:	9001      	str	r0, [sp, #4]
 8008b08:	2b00      	cmp	r3, #0
 8008b0a:	f1a1 0404 	sub.w	r4, r1, #4
 8008b0e:	bfb8      	it	lt
 8008b10:	18e4      	addlt	r4, r4, r3
 8008b12:	f000 fcdf 	bl	80094d4 <__malloc_lock>
 8008b16:	4a1e      	ldr	r2, [pc, #120]	; (8008b90 <_free_r+0x94>)
 8008b18:	9801      	ldr	r0, [sp, #4]
 8008b1a:	6813      	ldr	r3, [r2, #0]
 8008b1c:	b933      	cbnz	r3, 8008b2c <_free_r+0x30>
 8008b1e:	6063      	str	r3, [r4, #4]
 8008b20:	6014      	str	r4, [r2, #0]
 8008b22:	b003      	add	sp, #12
 8008b24:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8008b28:	f000 bcda 	b.w	80094e0 <__malloc_unlock>
 8008b2c:	42a3      	cmp	r3, r4
 8008b2e:	d908      	bls.n	8008b42 <_free_r+0x46>
 8008b30:	6825      	ldr	r5, [r4, #0]
 8008b32:	1961      	adds	r1, r4, r5
 8008b34:	428b      	cmp	r3, r1
 8008b36:	bf01      	itttt	eq
 8008b38:	6819      	ldreq	r1, [r3, #0]
 8008b3a:	685b      	ldreq	r3, [r3, #4]
 8008b3c:	1949      	addeq	r1, r1, r5
 8008b3e:	6021      	streq	r1, [r4, #0]
 8008b40:	e7ed      	b.n	8008b1e <_free_r+0x22>
 8008b42:	461a      	mov	r2, r3
 8008b44:	685b      	ldr	r3, [r3, #4]
 8008b46:	b10b      	cbz	r3, 8008b4c <_free_r+0x50>
 8008b48:	42a3      	cmp	r3, r4
 8008b4a:	d9fa      	bls.n	8008b42 <_free_r+0x46>
 8008b4c:	6811      	ldr	r1, [r2, #0]
 8008b4e:	1855      	adds	r5, r2, r1
 8008b50:	42a5      	cmp	r5, r4
 8008b52:	d10b      	bne.n	8008b6c <_free_r+0x70>
 8008b54:	6824      	ldr	r4, [r4, #0]
 8008b56:	4421      	add	r1, r4
 8008b58:	1854      	adds	r4, r2, r1
 8008b5a:	42a3      	cmp	r3, r4
 8008b5c:	6011      	str	r1, [r2, #0]
 8008b5e:	d1e0      	bne.n	8008b22 <_free_r+0x26>
 8008b60:	681c      	ldr	r4, [r3, #0]
 8008b62:	685b      	ldr	r3, [r3, #4]
 8008b64:	6053      	str	r3, [r2, #4]
 8008b66:	4421      	add	r1, r4
 8008b68:	6011      	str	r1, [r2, #0]
 8008b6a:	e7da      	b.n	8008b22 <_free_r+0x26>
 8008b6c:	d902      	bls.n	8008b74 <_free_r+0x78>
 8008b6e:	230c      	movs	r3, #12
 8008b70:	6003      	str	r3, [r0, #0]
 8008b72:	e7d6      	b.n	8008b22 <_free_r+0x26>
 8008b74:	6825      	ldr	r5, [r4, #0]
 8008b76:	1961      	adds	r1, r4, r5
 8008b78:	428b      	cmp	r3, r1
 8008b7a:	bf04      	itt	eq
 8008b7c:	6819      	ldreq	r1, [r3, #0]
 8008b7e:	685b      	ldreq	r3, [r3, #4]
 8008b80:	6063      	str	r3, [r4, #4]
 8008b82:	bf04      	itt	eq
 8008b84:	1949      	addeq	r1, r1, r5
 8008b86:	6021      	streq	r1, [r4, #0]
 8008b88:	6054      	str	r4, [r2, #4]
 8008b8a:	e7ca      	b.n	8008b22 <_free_r+0x26>
 8008b8c:	b003      	add	sp, #12
 8008b8e:	bd30      	pop	{r4, r5, pc}
 8008b90:	20000830 	.word	0x20000830

08008b94 <sbrk_aligned>:
 8008b94:	b570      	push	{r4, r5, r6, lr}
 8008b96:	4e0e      	ldr	r6, [pc, #56]	; (8008bd0 <sbrk_aligned+0x3c>)
 8008b98:	460c      	mov	r4, r1
 8008b9a:	6831      	ldr	r1, [r6, #0]
 8008b9c:	4605      	mov	r5, r0
 8008b9e:	b911      	cbnz	r1, 8008ba6 <sbrk_aligned+0x12>
 8008ba0:	f000 f9e6 	bl	8008f70 <_sbrk_r>
 8008ba4:	6030      	str	r0, [r6, #0]
 8008ba6:	4621      	mov	r1, r4
 8008ba8:	4628      	mov	r0, r5
 8008baa:	f000 f9e1 	bl	8008f70 <_sbrk_r>
 8008bae:	1c43      	adds	r3, r0, #1
 8008bb0:	d00a      	beq.n	8008bc8 <sbrk_aligned+0x34>
 8008bb2:	1cc4      	adds	r4, r0, #3
 8008bb4:	f024 0403 	bic.w	r4, r4, #3
 8008bb8:	42a0      	cmp	r0, r4
 8008bba:	d007      	beq.n	8008bcc <sbrk_aligned+0x38>
 8008bbc:	1a21      	subs	r1, r4, r0
 8008bbe:	4628      	mov	r0, r5
 8008bc0:	f000 f9d6 	bl	8008f70 <_sbrk_r>
 8008bc4:	3001      	adds	r0, #1
 8008bc6:	d101      	bne.n	8008bcc <sbrk_aligned+0x38>
 8008bc8:	f04f 34ff 	mov.w	r4, #4294967295	; 0xffffffff
 8008bcc:	4620      	mov	r0, r4
 8008bce:	bd70      	pop	{r4, r5, r6, pc}
 8008bd0:	20000834 	.word	0x20000834

08008bd4 <_malloc_r>:
 8008bd4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008bd8:	1ccd      	adds	r5, r1, #3
 8008bda:	f025 0503 	bic.w	r5, r5, #3
 8008bde:	3508      	adds	r5, #8
 8008be0:	2d0c      	cmp	r5, #12
 8008be2:	bf38      	it	cc
 8008be4:	250c      	movcc	r5, #12
 8008be6:	2d00      	cmp	r5, #0
 8008be8:	4607      	mov	r7, r0
 8008bea:	db01      	blt.n	8008bf0 <_malloc_r+0x1c>
 8008bec:	42a9      	cmp	r1, r5
 8008bee:	d905      	bls.n	8008bfc <_malloc_r+0x28>
 8008bf0:	230c      	movs	r3, #12
 8008bf2:	603b      	str	r3, [r7, #0]
 8008bf4:	2600      	movs	r6, #0
 8008bf6:	4630      	mov	r0, r6
 8008bf8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008bfc:	4e2e      	ldr	r6, [pc, #184]	; (8008cb8 <_malloc_r+0xe4>)
 8008bfe:	f000 fc69 	bl	80094d4 <__malloc_lock>
 8008c02:	6833      	ldr	r3, [r6, #0]
 8008c04:	461c      	mov	r4, r3
 8008c06:	bb34      	cbnz	r4, 8008c56 <_malloc_r+0x82>
 8008c08:	4629      	mov	r1, r5
 8008c0a:	4638      	mov	r0, r7
 8008c0c:	f7ff ffc2 	bl	8008b94 <sbrk_aligned>
 8008c10:	1c43      	adds	r3, r0, #1
 8008c12:	4604      	mov	r4, r0
 8008c14:	d14d      	bne.n	8008cb2 <_malloc_r+0xde>
 8008c16:	6834      	ldr	r4, [r6, #0]
 8008c18:	4626      	mov	r6, r4
 8008c1a:	2e00      	cmp	r6, #0
 8008c1c:	d140      	bne.n	8008ca0 <_malloc_r+0xcc>
 8008c1e:	6823      	ldr	r3, [r4, #0]
 8008c20:	4631      	mov	r1, r6
 8008c22:	4638      	mov	r0, r7
 8008c24:	eb04 0803 	add.w	r8, r4, r3
 8008c28:	f000 f9a2 	bl	8008f70 <_sbrk_r>
 8008c2c:	4580      	cmp	r8, r0
 8008c2e:	d13a      	bne.n	8008ca6 <_malloc_r+0xd2>
 8008c30:	6821      	ldr	r1, [r4, #0]
 8008c32:	3503      	adds	r5, #3
 8008c34:	1a6d      	subs	r5, r5, r1
 8008c36:	f025 0503 	bic.w	r5, r5, #3
 8008c3a:	3508      	adds	r5, #8
 8008c3c:	2d0c      	cmp	r5, #12
 8008c3e:	bf38      	it	cc
 8008c40:	250c      	movcc	r5, #12
 8008c42:	4629      	mov	r1, r5
 8008c44:	4638      	mov	r0, r7
 8008c46:	f7ff ffa5 	bl	8008b94 <sbrk_aligned>
 8008c4a:	3001      	adds	r0, #1
 8008c4c:	d02b      	beq.n	8008ca6 <_malloc_r+0xd2>
 8008c4e:	6823      	ldr	r3, [r4, #0]
 8008c50:	442b      	add	r3, r5
 8008c52:	6023      	str	r3, [r4, #0]
 8008c54:	e00e      	b.n	8008c74 <_malloc_r+0xa0>
 8008c56:	6822      	ldr	r2, [r4, #0]
 8008c58:	1b52      	subs	r2, r2, r5
 8008c5a:	d41e      	bmi.n	8008c9a <_malloc_r+0xc6>
 8008c5c:	2a0b      	cmp	r2, #11
 8008c5e:	d916      	bls.n	8008c8e <_malloc_r+0xba>
 8008c60:	1961      	adds	r1, r4, r5
 8008c62:	42a3      	cmp	r3, r4
 8008c64:	6025      	str	r5, [r4, #0]
 8008c66:	bf18      	it	ne
 8008c68:	6059      	strne	r1, [r3, #4]
 8008c6a:	6863      	ldr	r3, [r4, #4]
 8008c6c:	bf08      	it	eq
 8008c6e:	6031      	streq	r1, [r6, #0]
 8008c70:	5162      	str	r2, [r4, r5]
 8008c72:	604b      	str	r3, [r1, #4]
 8008c74:	4638      	mov	r0, r7
 8008c76:	f104 060b 	add.w	r6, r4, #11
 8008c7a:	f000 fc31 	bl	80094e0 <__malloc_unlock>
 8008c7e:	f026 0607 	bic.w	r6, r6, #7
 8008c82:	1d23      	adds	r3, r4, #4
 8008c84:	1af2      	subs	r2, r6, r3
 8008c86:	d0b6      	beq.n	8008bf6 <_malloc_r+0x22>
 8008c88:	1b9b      	subs	r3, r3, r6
 8008c8a:	50a3      	str	r3, [r4, r2]
 8008c8c:	e7b3      	b.n	8008bf6 <_malloc_r+0x22>
 8008c8e:	6862      	ldr	r2, [r4, #4]
 8008c90:	42a3      	cmp	r3, r4
 8008c92:	bf0c      	ite	eq
 8008c94:	6032      	streq	r2, [r6, #0]
 8008c96:	605a      	strne	r2, [r3, #4]
 8008c98:	e7ec      	b.n	8008c74 <_malloc_r+0xa0>
 8008c9a:	4623      	mov	r3, r4
 8008c9c:	6864      	ldr	r4, [r4, #4]
 8008c9e:	e7b2      	b.n	8008c06 <_malloc_r+0x32>
 8008ca0:	4634      	mov	r4, r6
 8008ca2:	6876      	ldr	r6, [r6, #4]
 8008ca4:	e7b9      	b.n	8008c1a <_malloc_r+0x46>
 8008ca6:	230c      	movs	r3, #12
 8008ca8:	603b      	str	r3, [r7, #0]
 8008caa:	4638      	mov	r0, r7
 8008cac:	f000 fc18 	bl	80094e0 <__malloc_unlock>
 8008cb0:	e7a1      	b.n	8008bf6 <_malloc_r+0x22>
 8008cb2:	6025      	str	r5, [r4, #0]
 8008cb4:	e7de      	b.n	8008c74 <_malloc_r+0xa0>
 8008cb6:	bf00      	nop
 8008cb8:	20000830 	.word	0x20000830

08008cbc <__sfputc_r>:
 8008cbc:	6893      	ldr	r3, [r2, #8]
 8008cbe:	3b01      	subs	r3, #1
 8008cc0:	2b00      	cmp	r3, #0
 8008cc2:	b410      	push	{r4}
 8008cc4:	6093      	str	r3, [r2, #8]
 8008cc6:	da08      	bge.n	8008cda <__sfputc_r+0x1e>
 8008cc8:	6994      	ldr	r4, [r2, #24]
 8008cca:	42a3      	cmp	r3, r4
 8008ccc:	db01      	blt.n	8008cd2 <__sfputc_r+0x16>
 8008cce:	290a      	cmp	r1, #10
 8008cd0:	d103      	bne.n	8008cda <__sfputc_r+0x1e>
 8008cd2:	f85d 4b04 	ldr.w	r4, [sp], #4
 8008cd6:	f000 b99f 	b.w	8009018 <__swbuf_r>
 8008cda:	6813      	ldr	r3, [r2, #0]
 8008cdc:	1c58      	adds	r0, r3, #1
 8008cde:	6010      	str	r0, [r2, #0]
 8008ce0:	7019      	strb	r1, [r3, #0]
 8008ce2:	4608      	mov	r0, r1
 8008ce4:	f85d 4b04 	ldr.w	r4, [sp], #4
 8008ce8:	4770      	bx	lr

08008cea <__sfputs_r>:
 8008cea:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008cec:	4606      	mov	r6, r0
 8008cee:	460f      	mov	r7, r1
 8008cf0:	4614      	mov	r4, r2
 8008cf2:	18d5      	adds	r5, r2, r3
 8008cf4:	42ac      	cmp	r4, r5
 8008cf6:	d101      	bne.n	8008cfc <__sfputs_r+0x12>
 8008cf8:	2000      	movs	r0, #0
 8008cfa:	e007      	b.n	8008d0c <__sfputs_r+0x22>
 8008cfc:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008d00:	463a      	mov	r2, r7
 8008d02:	4630      	mov	r0, r6
 8008d04:	f7ff ffda 	bl	8008cbc <__sfputc_r>
 8008d08:	1c43      	adds	r3, r0, #1
 8008d0a:	d1f3      	bne.n	8008cf4 <__sfputs_r+0xa>
 8008d0c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08008d10 <_vfiprintf_r>:
 8008d10:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008d14:	460d      	mov	r5, r1
 8008d16:	b09d      	sub	sp, #116	; 0x74
 8008d18:	4614      	mov	r4, r2
 8008d1a:	4698      	mov	r8, r3
 8008d1c:	4606      	mov	r6, r0
 8008d1e:	b118      	cbz	r0, 8008d28 <_vfiprintf_r+0x18>
 8008d20:	6983      	ldr	r3, [r0, #24]
 8008d22:	b90b      	cbnz	r3, 8008d28 <_vfiprintf_r+0x18>
 8008d24:	f7ff faa2 	bl	800826c <__sinit>
 8008d28:	4b89      	ldr	r3, [pc, #548]	; (8008f50 <_vfiprintf_r+0x240>)
 8008d2a:	429d      	cmp	r5, r3
 8008d2c:	d11b      	bne.n	8008d66 <_vfiprintf_r+0x56>
 8008d2e:	6875      	ldr	r5, [r6, #4]
 8008d30:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8008d32:	07d9      	lsls	r1, r3, #31
 8008d34:	d405      	bmi.n	8008d42 <_vfiprintf_r+0x32>
 8008d36:	89ab      	ldrh	r3, [r5, #12]
 8008d38:	059a      	lsls	r2, r3, #22
 8008d3a:	d402      	bmi.n	8008d42 <_vfiprintf_r+0x32>
 8008d3c:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8008d3e:	f7ff fb38 	bl	80083b2 <__retarget_lock_acquire_recursive>
 8008d42:	89ab      	ldrh	r3, [r5, #12]
 8008d44:	071b      	lsls	r3, r3, #28
 8008d46:	d501      	bpl.n	8008d4c <_vfiprintf_r+0x3c>
 8008d48:	692b      	ldr	r3, [r5, #16]
 8008d4a:	b9eb      	cbnz	r3, 8008d88 <_vfiprintf_r+0x78>
 8008d4c:	4629      	mov	r1, r5
 8008d4e:	4630      	mov	r0, r6
 8008d50:	f000 f9c6 	bl	80090e0 <__swsetup_r>
 8008d54:	b1c0      	cbz	r0, 8008d88 <_vfiprintf_r+0x78>
 8008d56:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8008d58:	07dc      	lsls	r4, r3, #31
 8008d5a:	d50e      	bpl.n	8008d7a <_vfiprintf_r+0x6a>
 8008d5c:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8008d60:	b01d      	add	sp, #116	; 0x74
 8008d62:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008d66:	4b7b      	ldr	r3, [pc, #492]	; (8008f54 <_vfiprintf_r+0x244>)
 8008d68:	429d      	cmp	r5, r3
 8008d6a:	d101      	bne.n	8008d70 <_vfiprintf_r+0x60>
 8008d6c:	68b5      	ldr	r5, [r6, #8]
 8008d6e:	e7df      	b.n	8008d30 <_vfiprintf_r+0x20>
 8008d70:	4b79      	ldr	r3, [pc, #484]	; (8008f58 <_vfiprintf_r+0x248>)
 8008d72:	429d      	cmp	r5, r3
 8008d74:	bf08      	it	eq
 8008d76:	68f5      	ldreq	r5, [r6, #12]
 8008d78:	e7da      	b.n	8008d30 <_vfiprintf_r+0x20>
 8008d7a:	89ab      	ldrh	r3, [r5, #12]
 8008d7c:	0598      	lsls	r0, r3, #22
 8008d7e:	d4ed      	bmi.n	8008d5c <_vfiprintf_r+0x4c>
 8008d80:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8008d82:	f7ff fb17 	bl	80083b4 <__retarget_lock_release_recursive>
 8008d86:	e7e9      	b.n	8008d5c <_vfiprintf_r+0x4c>
 8008d88:	2300      	movs	r3, #0
 8008d8a:	9309      	str	r3, [sp, #36]	; 0x24
 8008d8c:	2320      	movs	r3, #32
 8008d8e:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8008d92:	f8cd 800c 	str.w	r8, [sp, #12]
 8008d96:	2330      	movs	r3, #48	; 0x30
 8008d98:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 8008f5c <_vfiprintf_r+0x24c>
 8008d9c:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8008da0:	f04f 0901 	mov.w	r9, #1
 8008da4:	4623      	mov	r3, r4
 8008da6:	469a      	mov	sl, r3
 8008da8:	f813 2b01 	ldrb.w	r2, [r3], #1
 8008dac:	b10a      	cbz	r2, 8008db2 <_vfiprintf_r+0xa2>
 8008dae:	2a25      	cmp	r2, #37	; 0x25
 8008db0:	d1f9      	bne.n	8008da6 <_vfiprintf_r+0x96>
 8008db2:	ebba 0b04 	subs.w	fp, sl, r4
 8008db6:	d00b      	beq.n	8008dd0 <_vfiprintf_r+0xc0>
 8008db8:	465b      	mov	r3, fp
 8008dba:	4622      	mov	r2, r4
 8008dbc:	4629      	mov	r1, r5
 8008dbe:	4630      	mov	r0, r6
 8008dc0:	f7ff ff93 	bl	8008cea <__sfputs_r>
 8008dc4:	3001      	adds	r0, #1
 8008dc6:	f000 80aa 	beq.w	8008f1e <_vfiprintf_r+0x20e>
 8008dca:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8008dcc:	445a      	add	r2, fp
 8008dce:	9209      	str	r2, [sp, #36]	; 0x24
 8008dd0:	f89a 3000 	ldrb.w	r3, [sl]
 8008dd4:	2b00      	cmp	r3, #0
 8008dd6:	f000 80a2 	beq.w	8008f1e <_vfiprintf_r+0x20e>
 8008dda:	2300      	movs	r3, #0
 8008ddc:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8008de0:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8008de4:	f10a 0a01 	add.w	sl, sl, #1
 8008de8:	9304      	str	r3, [sp, #16]
 8008dea:	9307      	str	r3, [sp, #28]
 8008dec:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8008df0:	931a      	str	r3, [sp, #104]	; 0x68
 8008df2:	4654      	mov	r4, sl
 8008df4:	2205      	movs	r2, #5
 8008df6:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008dfa:	4858      	ldr	r0, [pc, #352]	; (8008f5c <_vfiprintf_r+0x24c>)
 8008dfc:	f7f7 fa08 	bl	8000210 <memchr>
 8008e00:	9a04      	ldr	r2, [sp, #16]
 8008e02:	b9d8      	cbnz	r0, 8008e3c <_vfiprintf_r+0x12c>
 8008e04:	06d1      	lsls	r1, r2, #27
 8008e06:	bf44      	itt	mi
 8008e08:	2320      	movmi	r3, #32
 8008e0a:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8008e0e:	0713      	lsls	r3, r2, #28
 8008e10:	bf44      	itt	mi
 8008e12:	232b      	movmi	r3, #43	; 0x2b
 8008e14:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8008e18:	f89a 3000 	ldrb.w	r3, [sl]
 8008e1c:	2b2a      	cmp	r3, #42	; 0x2a
 8008e1e:	d015      	beq.n	8008e4c <_vfiprintf_r+0x13c>
 8008e20:	9a07      	ldr	r2, [sp, #28]
 8008e22:	4654      	mov	r4, sl
 8008e24:	2000      	movs	r0, #0
 8008e26:	f04f 0c0a 	mov.w	ip, #10
 8008e2a:	4621      	mov	r1, r4
 8008e2c:	f811 3b01 	ldrb.w	r3, [r1], #1
 8008e30:	3b30      	subs	r3, #48	; 0x30
 8008e32:	2b09      	cmp	r3, #9
 8008e34:	d94e      	bls.n	8008ed4 <_vfiprintf_r+0x1c4>
 8008e36:	b1b0      	cbz	r0, 8008e66 <_vfiprintf_r+0x156>
 8008e38:	9207      	str	r2, [sp, #28]
 8008e3a:	e014      	b.n	8008e66 <_vfiprintf_r+0x156>
 8008e3c:	eba0 0308 	sub.w	r3, r0, r8
 8008e40:	fa09 f303 	lsl.w	r3, r9, r3
 8008e44:	4313      	orrs	r3, r2
 8008e46:	9304      	str	r3, [sp, #16]
 8008e48:	46a2      	mov	sl, r4
 8008e4a:	e7d2      	b.n	8008df2 <_vfiprintf_r+0xe2>
 8008e4c:	9b03      	ldr	r3, [sp, #12]
 8008e4e:	1d19      	adds	r1, r3, #4
 8008e50:	681b      	ldr	r3, [r3, #0]
 8008e52:	9103      	str	r1, [sp, #12]
 8008e54:	2b00      	cmp	r3, #0
 8008e56:	bfbb      	ittet	lt
 8008e58:	425b      	neglt	r3, r3
 8008e5a:	f042 0202 	orrlt.w	r2, r2, #2
 8008e5e:	9307      	strge	r3, [sp, #28]
 8008e60:	9307      	strlt	r3, [sp, #28]
 8008e62:	bfb8      	it	lt
 8008e64:	9204      	strlt	r2, [sp, #16]
 8008e66:	7823      	ldrb	r3, [r4, #0]
 8008e68:	2b2e      	cmp	r3, #46	; 0x2e
 8008e6a:	d10c      	bne.n	8008e86 <_vfiprintf_r+0x176>
 8008e6c:	7863      	ldrb	r3, [r4, #1]
 8008e6e:	2b2a      	cmp	r3, #42	; 0x2a
 8008e70:	d135      	bne.n	8008ede <_vfiprintf_r+0x1ce>
 8008e72:	9b03      	ldr	r3, [sp, #12]
 8008e74:	1d1a      	adds	r2, r3, #4
 8008e76:	681b      	ldr	r3, [r3, #0]
 8008e78:	9203      	str	r2, [sp, #12]
 8008e7a:	2b00      	cmp	r3, #0
 8008e7c:	bfb8      	it	lt
 8008e7e:	f04f 33ff 	movlt.w	r3, #4294967295	; 0xffffffff
 8008e82:	3402      	adds	r4, #2
 8008e84:	9305      	str	r3, [sp, #20]
 8008e86:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 8008f6c <_vfiprintf_r+0x25c>
 8008e8a:	7821      	ldrb	r1, [r4, #0]
 8008e8c:	2203      	movs	r2, #3
 8008e8e:	4650      	mov	r0, sl
 8008e90:	f7f7 f9be 	bl	8000210 <memchr>
 8008e94:	b140      	cbz	r0, 8008ea8 <_vfiprintf_r+0x198>
 8008e96:	2340      	movs	r3, #64	; 0x40
 8008e98:	eba0 000a 	sub.w	r0, r0, sl
 8008e9c:	fa03 f000 	lsl.w	r0, r3, r0
 8008ea0:	9b04      	ldr	r3, [sp, #16]
 8008ea2:	4303      	orrs	r3, r0
 8008ea4:	3401      	adds	r4, #1
 8008ea6:	9304      	str	r3, [sp, #16]
 8008ea8:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008eac:	482c      	ldr	r0, [pc, #176]	; (8008f60 <_vfiprintf_r+0x250>)
 8008eae:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8008eb2:	2206      	movs	r2, #6
 8008eb4:	f7f7 f9ac 	bl	8000210 <memchr>
 8008eb8:	2800      	cmp	r0, #0
 8008eba:	d03f      	beq.n	8008f3c <_vfiprintf_r+0x22c>
 8008ebc:	4b29      	ldr	r3, [pc, #164]	; (8008f64 <_vfiprintf_r+0x254>)
 8008ebe:	bb1b      	cbnz	r3, 8008f08 <_vfiprintf_r+0x1f8>
 8008ec0:	9b03      	ldr	r3, [sp, #12]
 8008ec2:	3307      	adds	r3, #7
 8008ec4:	f023 0307 	bic.w	r3, r3, #7
 8008ec8:	3308      	adds	r3, #8
 8008eca:	9303      	str	r3, [sp, #12]
 8008ecc:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008ece:	443b      	add	r3, r7
 8008ed0:	9309      	str	r3, [sp, #36]	; 0x24
 8008ed2:	e767      	b.n	8008da4 <_vfiprintf_r+0x94>
 8008ed4:	fb0c 3202 	mla	r2, ip, r2, r3
 8008ed8:	460c      	mov	r4, r1
 8008eda:	2001      	movs	r0, #1
 8008edc:	e7a5      	b.n	8008e2a <_vfiprintf_r+0x11a>
 8008ede:	2300      	movs	r3, #0
 8008ee0:	3401      	adds	r4, #1
 8008ee2:	9305      	str	r3, [sp, #20]
 8008ee4:	4619      	mov	r1, r3
 8008ee6:	f04f 0c0a 	mov.w	ip, #10
 8008eea:	4620      	mov	r0, r4
 8008eec:	f810 2b01 	ldrb.w	r2, [r0], #1
 8008ef0:	3a30      	subs	r2, #48	; 0x30
 8008ef2:	2a09      	cmp	r2, #9
 8008ef4:	d903      	bls.n	8008efe <_vfiprintf_r+0x1ee>
 8008ef6:	2b00      	cmp	r3, #0
 8008ef8:	d0c5      	beq.n	8008e86 <_vfiprintf_r+0x176>
 8008efa:	9105      	str	r1, [sp, #20]
 8008efc:	e7c3      	b.n	8008e86 <_vfiprintf_r+0x176>
 8008efe:	fb0c 2101 	mla	r1, ip, r1, r2
 8008f02:	4604      	mov	r4, r0
 8008f04:	2301      	movs	r3, #1
 8008f06:	e7f0      	b.n	8008eea <_vfiprintf_r+0x1da>
 8008f08:	ab03      	add	r3, sp, #12
 8008f0a:	9300      	str	r3, [sp, #0]
 8008f0c:	462a      	mov	r2, r5
 8008f0e:	4b16      	ldr	r3, [pc, #88]	; (8008f68 <_vfiprintf_r+0x258>)
 8008f10:	a904      	add	r1, sp, #16
 8008f12:	4630      	mov	r0, r6
 8008f14:	f7fd fd9a 	bl	8006a4c <_printf_float>
 8008f18:	4607      	mov	r7, r0
 8008f1a:	1c78      	adds	r0, r7, #1
 8008f1c:	d1d6      	bne.n	8008ecc <_vfiprintf_r+0x1bc>
 8008f1e:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8008f20:	07d9      	lsls	r1, r3, #31
 8008f22:	d405      	bmi.n	8008f30 <_vfiprintf_r+0x220>
 8008f24:	89ab      	ldrh	r3, [r5, #12]
 8008f26:	059a      	lsls	r2, r3, #22
 8008f28:	d402      	bmi.n	8008f30 <_vfiprintf_r+0x220>
 8008f2a:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8008f2c:	f7ff fa42 	bl	80083b4 <__retarget_lock_release_recursive>
 8008f30:	89ab      	ldrh	r3, [r5, #12]
 8008f32:	065b      	lsls	r3, r3, #25
 8008f34:	f53f af12 	bmi.w	8008d5c <_vfiprintf_r+0x4c>
 8008f38:	9809      	ldr	r0, [sp, #36]	; 0x24
 8008f3a:	e711      	b.n	8008d60 <_vfiprintf_r+0x50>
 8008f3c:	ab03      	add	r3, sp, #12
 8008f3e:	9300      	str	r3, [sp, #0]
 8008f40:	462a      	mov	r2, r5
 8008f42:	4b09      	ldr	r3, [pc, #36]	; (8008f68 <_vfiprintf_r+0x258>)
 8008f44:	a904      	add	r1, sp, #16
 8008f46:	4630      	mov	r0, r6
 8008f48:	f7fe f824 	bl	8006f94 <_printf_i>
 8008f4c:	e7e4      	b.n	8008f18 <_vfiprintf_r+0x208>
 8008f4e:	bf00      	nop
 8008f50:	08009858 	.word	0x08009858
 8008f54:	08009878 	.word	0x08009878
 8008f58:	08009838 	.word	0x08009838
 8008f5c:	080099f4 	.word	0x080099f4
 8008f60:	080099fe 	.word	0x080099fe
 8008f64:	08006a4d 	.word	0x08006a4d
 8008f68:	08008ceb 	.word	0x08008ceb
 8008f6c:	080099fa 	.word	0x080099fa

08008f70 <_sbrk_r>:
 8008f70:	b538      	push	{r3, r4, r5, lr}
 8008f72:	4d06      	ldr	r5, [pc, #24]	; (8008f8c <_sbrk_r+0x1c>)
 8008f74:	2300      	movs	r3, #0
 8008f76:	4604      	mov	r4, r0
 8008f78:	4608      	mov	r0, r1
 8008f7a:	602b      	str	r3, [r5, #0]
 8008f7c:	f7f9 fffe 	bl	8002f7c <_sbrk>
 8008f80:	1c43      	adds	r3, r0, #1
 8008f82:	d102      	bne.n	8008f8a <_sbrk_r+0x1a>
 8008f84:	682b      	ldr	r3, [r5, #0]
 8008f86:	b103      	cbz	r3, 8008f8a <_sbrk_r+0x1a>
 8008f88:	6023      	str	r3, [r4, #0]
 8008f8a:	bd38      	pop	{r3, r4, r5, pc}
 8008f8c:	20000838 	.word	0x20000838

08008f90 <__sread>:
 8008f90:	b510      	push	{r4, lr}
 8008f92:	460c      	mov	r4, r1
 8008f94:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008f98:	f000 faa8 	bl	80094ec <_read_r>
 8008f9c:	2800      	cmp	r0, #0
 8008f9e:	bfab      	itete	ge
 8008fa0:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8008fa2:	89a3      	ldrhlt	r3, [r4, #12]
 8008fa4:	181b      	addge	r3, r3, r0
 8008fa6:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8008faa:	bfac      	ite	ge
 8008fac:	6563      	strge	r3, [r4, #84]	; 0x54
 8008fae:	81a3      	strhlt	r3, [r4, #12]
 8008fb0:	bd10      	pop	{r4, pc}

08008fb2 <__swrite>:
 8008fb2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008fb6:	461f      	mov	r7, r3
 8008fb8:	898b      	ldrh	r3, [r1, #12]
 8008fba:	05db      	lsls	r3, r3, #23
 8008fbc:	4605      	mov	r5, r0
 8008fbe:	460c      	mov	r4, r1
 8008fc0:	4616      	mov	r6, r2
 8008fc2:	d505      	bpl.n	8008fd0 <__swrite+0x1e>
 8008fc4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008fc8:	2302      	movs	r3, #2
 8008fca:	2200      	movs	r2, #0
 8008fcc:	f000 f9f8 	bl	80093c0 <_lseek_r>
 8008fd0:	89a3      	ldrh	r3, [r4, #12]
 8008fd2:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8008fd6:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8008fda:	81a3      	strh	r3, [r4, #12]
 8008fdc:	4632      	mov	r2, r6
 8008fde:	463b      	mov	r3, r7
 8008fe0:	4628      	mov	r0, r5
 8008fe2:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8008fe6:	f000 b869 	b.w	80090bc <_write_r>

08008fea <__sseek>:
 8008fea:	b510      	push	{r4, lr}
 8008fec:	460c      	mov	r4, r1
 8008fee:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008ff2:	f000 f9e5 	bl	80093c0 <_lseek_r>
 8008ff6:	1c43      	adds	r3, r0, #1
 8008ff8:	89a3      	ldrh	r3, [r4, #12]
 8008ffa:	bf15      	itete	ne
 8008ffc:	6560      	strne	r0, [r4, #84]	; 0x54
 8008ffe:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8009002:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8009006:	81a3      	strheq	r3, [r4, #12]
 8009008:	bf18      	it	ne
 800900a:	81a3      	strhne	r3, [r4, #12]
 800900c:	bd10      	pop	{r4, pc}

0800900e <__sclose>:
 800900e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009012:	f000 b8f1 	b.w	80091f8 <_close_r>
	...

08009018 <__swbuf_r>:
 8009018:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800901a:	460e      	mov	r6, r1
 800901c:	4614      	mov	r4, r2
 800901e:	4605      	mov	r5, r0
 8009020:	b118      	cbz	r0, 800902a <__swbuf_r+0x12>
 8009022:	6983      	ldr	r3, [r0, #24]
 8009024:	b90b      	cbnz	r3, 800902a <__swbuf_r+0x12>
 8009026:	f7ff f921 	bl	800826c <__sinit>
 800902a:	4b21      	ldr	r3, [pc, #132]	; (80090b0 <__swbuf_r+0x98>)
 800902c:	429c      	cmp	r4, r3
 800902e:	d12b      	bne.n	8009088 <__swbuf_r+0x70>
 8009030:	686c      	ldr	r4, [r5, #4]
 8009032:	69a3      	ldr	r3, [r4, #24]
 8009034:	60a3      	str	r3, [r4, #8]
 8009036:	89a3      	ldrh	r3, [r4, #12]
 8009038:	071a      	lsls	r2, r3, #28
 800903a:	d52f      	bpl.n	800909c <__swbuf_r+0x84>
 800903c:	6923      	ldr	r3, [r4, #16]
 800903e:	b36b      	cbz	r3, 800909c <__swbuf_r+0x84>
 8009040:	6923      	ldr	r3, [r4, #16]
 8009042:	6820      	ldr	r0, [r4, #0]
 8009044:	1ac0      	subs	r0, r0, r3
 8009046:	6963      	ldr	r3, [r4, #20]
 8009048:	b2f6      	uxtb	r6, r6
 800904a:	4283      	cmp	r3, r0
 800904c:	4637      	mov	r7, r6
 800904e:	dc04      	bgt.n	800905a <__swbuf_r+0x42>
 8009050:	4621      	mov	r1, r4
 8009052:	4628      	mov	r0, r5
 8009054:	f000 f966 	bl	8009324 <_fflush_r>
 8009058:	bb30      	cbnz	r0, 80090a8 <__swbuf_r+0x90>
 800905a:	68a3      	ldr	r3, [r4, #8]
 800905c:	3b01      	subs	r3, #1
 800905e:	60a3      	str	r3, [r4, #8]
 8009060:	6823      	ldr	r3, [r4, #0]
 8009062:	1c5a      	adds	r2, r3, #1
 8009064:	6022      	str	r2, [r4, #0]
 8009066:	701e      	strb	r6, [r3, #0]
 8009068:	6963      	ldr	r3, [r4, #20]
 800906a:	3001      	adds	r0, #1
 800906c:	4283      	cmp	r3, r0
 800906e:	d004      	beq.n	800907a <__swbuf_r+0x62>
 8009070:	89a3      	ldrh	r3, [r4, #12]
 8009072:	07db      	lsls	r3, r3, #31
 8009074:	d506      	bpl.n	8009084 <__swbuf_r+0x6c>
 8009076:	2e0a      	cmp	r6, #10
 8009078:	d104      	bne.n	8009084 <__swbuf_r+0x6c>
 800907a:	4621      	mov	r1, r4
 800907c:	4628      	mov	r0, r5
 800907e:	f000 f951 	bl	8009324 <_fflush_r>
 8009082:	b988      	cbnz	r0, 80090a8 <__swbuf_r+0x90>
 8009084:	4638      	mov	r0, r7
 8009086:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8009088:	4b0a      	ldr	r3, [pc, #40]	; (80090b4 <__swbuf_r+0x9c>)
 800908a:	429c      	cmp	r4, r3
 800908c:	d101      	bne.n	8009092 <__swbuf_r+0x7a>
 800908e:	68ac      	ldr	r4, [r5, #8]
 8009090:	e7cf      	b.n	8009032 <__swbuf_r+0x1a>
 8009092:	4b09      	ldr	r3, [pc, #36]	; (80090b8 <__swbuf_r+0xa0>)
 8009094:	429c      	cmp	r4, r3
 8009096:	bf08      	it	eq
 8009098:	68ec      	ldreq	r4, [r5, #12]
 800909a:	e7ca      	b.n	8009032 <__swbuf_r+0x1a>
 800909c:	4621      	mov	r1, r4
 800909e:	4628      	mov	r0, r5
 80090a0:	f000 f81e 	bl	80090e0 <__swsetup_r>
 80090a4:	2800      	cmp	r0, #0
 80090a6:	d0cb      	beq.n	8009040 <__swbuf_r+0x28>
 80090a8:	f04f 37ff 	mov.w	r7, #4294967295	; 0xffffffff
 80090ac:	e7ea      	b.n	8009084 <__swbuf_r+0x6c>
 80090ae:	bf00      	nop
 80090b0:	08009858 	.word	0x08009858
 80090b4:	08009878 	.word	0x08009878
 80090b8:	08009838 	.word	0x08009838

080090bc <_write_r>:
 80090bc:	b538      	push	{r3, r4, r5, lr}
 80090be:	4d07      	ldr	r5, [pc, #28]	; (80090dc <_write_r+0x20>)
 80090c0:	4604      	mov	r4, r0
 80090c2:	4608      	mov	r0, r1
 80090c4:	4611      	mov	r1, r2
 80090c6:	2200      	movs	r2, #0
 80090c8:	602a      	str	r2, [r5, #0]
 80090ca:	461a      	mov	r2, r3
 80090cc:	f7f8 f876 	bl	80011bc <_write>
 80090d0:	1c43      	adds	r3, r0, #1
 80090d2:	d102      	bne.n	80090da <_write_r+0x1e>
 80090d4:	682b      	ldr	r3, [r5, #0]
 80090d6:	b103      	cbz	r3, 80090da <_write_r+0x1e>
 80090d8:	6023      	str	r3, [r4, #0]
 80090da:	bd38      	pop	{r3, r4, r5, pc}
 80090dc:	20000838 	.word	0x20000838

080090e0 <__swsetup_r>:
 80090e0:	4b32      	ldr	r3, [pc, #200]	; (80091ac <__swsetup_r+0xcc>)
 80090e2:	b570      	push	{r4, r5, r6, lr}
 80090e4:	681d      	ldr	r5, [r3, #0]
 80090e6:	4606      	mov	r6, r0
 80090e8:	460c      	mov	r4, r1
 80090ea:	b125      	cbz	r5, 80090f6 <__swsetup_r+0x16>
 80090ec:	69ab      	ldr	r3, [r5, #24]
 80090ee:	b913      	cbnz	r3, 80090f6 <__swsetup_r+0x16>
 80090f0:	4628      	mov	r0, r5
 80090f2:	f7ff f8bb 	bl	800826c <__sinit>
 80090f6:	4b2e      	ldr	r3, [pc, #184]	; (80091b0 <__swsetup_r+0xd0>)
 80090f8:	429c      	cmp	r4, r3
 80090fa:	d10f      	bne.n	800911c <__swsetup_r+0x3c>
 80090fc:	686c      	ldr	r4, [r5, #4]
 80090fe:	89a3      	ldrh	r3, [r4, #12]
 8009100:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8009104:	0719      	lsls	r1, r3, #28
 8009106:	d42c      	bmi.n	8009162 <__swsetup_r+0x82>
 8009108:	06dd      	lsls	r5, r3, #27
 800910a:	d411      	bmi.n	8009130 <__swsetup_r+0x50>
 800910c:	2309      	movs	r3, #9
 800910e:	6033      	str	r3, [r6, #0]
 8009110:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8009114:	81a3      	strh	r3, [r4, #12]
 8009116:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800911a:	e03e      	b.n	800919a <__swsetup_r+0xba>
 800911c:	4b25      	ldr	r3, [pc, #148]	; (80091b4 <__swsetup_r+0xd4>)
 800911e:	429c      	cmp	r4, r3
 8009120:	d101      	bne.n	8009126 <__swsetup_r+0x46>
 8009122:	68ac      	ldr	r4, [r5, #8]
 8009124:	e7eb      	b.n	80090fe <__swsetup_r+0x1e>
 8009126:	4b24      	ldr	r3, [pc, #144]	; (80091b8 <__swsetup_r+0xd8>)
 8009128:	429c      	cmp	r4, r3
 800912a:	bf08      	it	eq
 800912c:	68ec      	ldreq	r4, [r5, #12]
 800912e:	e7e6      	b.n	80090fe <__swsetup_r+0x1e>
 8009130:	0758      	lsls	r0, r3, #29
 8009132:	d512      	bpl.n	800915a <__swsetup_r+0x7a>
 8009134:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8009136:	b141      	cbz	r1, 800914a <__swsetup_r+0x6a>
 8009138:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800913c:	4299      	cmp	r1, r3
 800913e:	d002      	beq.n	8009146 <__swsetup_r+0x66>
 8009140:	4630      	mov	r0, r6
 8009142:	f7ff fcdb 	bl	8008afc <_free_r>
 8009146:	2300      	movs	r3, #0
 8009148:	6363      	str	r3, [r4, #52]	; 0x34
 800914a:	89a3      	ldrh	r3, [r4, #12]
 800914c:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8009150:	81a3      	strh	r3, [r4, #12]
 8009152:	2300      	movs	r3, #0
 8009154:	6063      	str	r3, [r4, #4]
 8009156:	6923      	ldr	r3, [r4, #16]
 8009158:	6023      	str	r3, [r4, #0]
 800915a:	89a3      	ldrh	r3, [r4, #12]
 800915c:	f043 0308 	orr.w	r3, r3, #8
 8009160:	81a3      	strh	r3, [r4, #12]
 8009162:	6923      	ldr	r3, [r4, #16]
 8009164:	b94b      	cbnz	r3, 800917a <__swsetup_r+0x9a>
 8009166:	89a3      	ldrh	r3, [r4, #12]
 8009168:	f403 7320 	and.w	r3, r3, #640	; 0x280
 800916c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8009170:	d003      	beq.n	800917a <__swsetup_r+0x9a>
 8009172:	4621      	mov	r1, r4
 8009174:	4630      	mov	r0, r6
 8009176:	f000 f95b 	bl	8009430 <__smakebuf_r>
 800917a:	89a0      	ldrh	r0, [r4, #12]
 800917c:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8009180:	f010 0301 	ands.w	r3, r0, #1
 8009184:	d00a      	beq.n	800919c <__swsetup_r+0xbc>
 8009186:	2300      	movs	r3, #0
 8009188:	60a3      	str	r3, [r4, #8]
 800918a:	6963      	ldr	r3, [r4, #20]
 800918c:	425b      	negs	r3, r3
 800918e:	61a3      	str	r3, [r4, #24]
 8009190:	6923      	ldr	r3, [r4, #16]
 8009192:	b943      	cbnz	r3, 80091a6 <__swsetup_r+0xc6>
 8009194:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8009198:	d1ba      	bne.n	8009110 <__swsetup_r+0x30>
 800919a:	bd70      	pop	{r4, r5, r6, pc}
 800919c:	0781      	lsls	r1, r0, #30
 800919e:	bf58      	it	pl
 80091a0:	6963      	ldrpl	r3, [r4, #20]
 80091a2:	60a3      	str	r3, [r4, #8]
 80091a4:	e7f4      	b.n	8009190 <__swsetup_r+0xb0>
 80091a6:	2000      	movs	r0, #0
 80091a8:	e7f7      	b.n	800919a <__swsetup_r+0xba>
 80091aa:	bf00      	nop
 80091ac:	20000010 	.word	0x20000010
 80091b0:	08009858 	.word	0x08009858
 80091b4:	08009878 	.word	0x08009878
 80091b8:	08009838 	.word	0x08009838

080091bc <__assert_func>:
 80091bc:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 80091be:	4614      	mov	r4, r2
 80091c0:	461a      	mov	r2, r3
 80091c2:	4b09      	ldr	r3, [pc, #36]	; (80091e8 <__assert_func+0x2c>)
 80091c4:	681b      	ldr	r3, [r3, #0]
 80091c6:	4605      	mov	r5, r0
 80091c8:	68d8      	ldr	r0, [r3, #12]
 80091ca:	b14c      	cbz	r4, 80091e0 <__assert_func+0x24>
 80091cc:	4b07      	ldr	r3, [pc, #28]	; (80091ec <__assert_func+0x30>)
 80091ce:	9100      	str	r1, [sp, #0]
 80091d0:	e9cd 3401 	strd	r3, r4, [sp, #4]
 80091d4:	4906      	ldr	r1, [pc, #24]	; (80091f0 <__assert_func+0x34>)
 80091d6:	462b      	mov	r3, r5
 80091d8:	f000 f8e0 	bl	800939c <fiprintf>
 80091dc:	f000 f9a5 	bl	800952a <abort>
 80091e0:	4b04      	ldr	r3, [pc, #16]	; (80091f4 <__assert_func+0x38>)
 80091e2:	461c      	mov	r4, r3
 80091e4:	e7f3      	b.n	80091ce <__assert_func+0x12>
 80091e6:	bf00      	nop
 80091e8:	20000010 	.word	0x20000010
 80091ec:	08009a05 	.word	0x08009a05
 80091f0:	08009a12 	.word	0x08009a12
 80091f4:	08009a40 	.word	0x08009a40

080091f8 <_close_r>:
 80091f8:	b538      	push	{r3, r4, r5, lr}
 80091fa:	4d06      	ldr	r5, [pc, #24]	; (8009214 <_close_r+0x1c>)
 80091fc:	2300      	movs	r3, #0
 80091fe:	4604      	mov	r4, r0
 8009200:	4608      	mov	r0, r1
 8009202:	602b      	str	r3, [r5, #0]
 8009204:	f7f9 fe85 	bl	8002f12 <_close>
 8009208:	1c43      	adds	r3, r0, #1
 800920a:	d102      	bne.n	8009212 <_close_r+0x1a>
 800920c:	682b      	ldr	r3, [r5, #0]
 800920e:	b103      	cbz	r3, 8009212 <_close_r+0x1a>
 8009210:	6023      	str	r3, [r4, #0]
 8009212:	bd38      	pop	{r3, r4, r5, pc}
 8009214:	20000838 	.word	0x20000838

08009218 <__sflush_r>:
 8009218:	898a      	ldrh	r2, [r1, #12]
 800921a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800921e:	4605      	mov	r5, r0
 8009220:	0710      	lsls	r0, r2, #28
 8009222:	460c      	mov	r4, r1
 8009224:	d458      	bmi.n	80092d8 <__sflush_r+0xc0>
 8009226:	684b      	ldr	r3, [r1, #4]
 8009228:	2b00      	cmp	r3, #0
 800922a:	dc05      	bgt.n	8009238 <__sflush_r+0x20>
 800922c:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800922e:	2b00      	cmp	r3, #0
 8009230:	dc02      	bgt.n	8009238 <__sflush_r+0x20>
 8009232:	2000      	movs	r0, #0
 8009234:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009238:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800923a:	2e00      	cmp	r6, #0
 800923c:	d0f9      	beq.n	8009232 <__sflush_r+0x1a>
 800923e:	2300      	movs	r3, #0
 8009240:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8009244:	682f      	ldr	r7, [r5, #0]
 8009246:	602b      	str	r3, [r5, #0]
 8009248:	d032      	beq.n	80092b0 <__sflush_r+0x98>
 800924a:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800924c:	89a3      	ldrh	r3, [r4, #12]
 800924e:	075a      	lsls	r2, r3, #29
 8009250:	d505      	bpl.n	800925e <__sflush_r+0x46>
 8009252:	6863      	ldr	r3, [r4, #4]
 8009254:	1ac0      	subs	r0, r0, r3
 8009256:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8009258:	b10b      	cbz	r3, 800925e <__sflush_r+0x46>
 800925a:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800925c:	1ac0      	subs	r0, r0, r3
 800925e:	2300      	movs	r3, #0
 8009260:	4602      	mov	r2, r0
 8009262:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8009264:	6a21      	ldr	r1, [r4, #32]
 8009266:	4628      	mov	r0, r5
 8009268:	47b0      	blx	r6
 800926a:	1c43      	adds	r3, r0, #1
 800926c:	89a3      	ldrh	r3, [r4, #12]
 800926e:	d106      	bne.n	800927e <__sflush_r+0x66>
 8009270:	6829      	ldr	r1, [r5, #0]
 8009272:	291d      	cmp	r1, #29
 8009274:	d82c      	bhi.n	80092d0 <__sflush_r+0xb8>
 8009276:	4a2a      	ldr	r2, [pc, #168]	; (8009320 <__sflush_r+0x108>)
 8009278:	40ca      	lsrs	r2, r1
 800927a:	07d6      	lsls	r6, r2, #31
 800927c:	d528      	bpl.n	80092d0 <__sflush_r+0xb8>
 800927e:	2200      	movs	r2, #0
 8009280:	6062      	str	r2, [r4, #4]
 8009282:	04d9      	lsls	r1, r3, #19
 8009284:	6922      	ldr	r2, [r4, #16]
 8009286:	6022      	str	r2, [r4, #0]
 8009288:	d504      	bpl.n	8009294 <__sflush_r+0x7c>
 800928a:	1c42      	adds	r2, r0, #1
 800928c:	d101      	bne.n	8009292 <__sflush_r+0x7a>
 800928e:	682b      	ldr	r3, [r5, #0]
 8009290:	b903      	cbnz	r3, 8009294 <__sflush_r+0x7c>
 8009292:	6560      	str	r0, [r4, #84]	; 0x54
 8009294:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8009296:	602f      	str	r7, [r5, #0]
 8009298:	2900      	cmp	r1, #0
 800929a:	d0ca      	beq.n	8009232 <__sflush_r+0x1a>
 800929c:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80092a0:	4299      	cmp	r1, r3
 80092a2:	d002      	beq.n	80092aa <__sflush_r+0x92>
 80092a4:	4628      	mov	r0, r5
 80092a6:	f7ff fc29 	bl	8008afc <_free_r>
 80092aa:	2000      	movs	r0, #0
 80092ac:	6360      	str	r0, [r4, #52]	; 0x34
 80092ae:	e7c1      	b.n	8009234 <__sflush_r+0x1c>
 80092b0:	6a21      	ldr	r1, [r4, #32]
 80092b2:	2301      	movs	r3, #1
 80092b4:	4628      	mov	r0, r5
 80092b6:	47b0      	blx	r6
 80092b8:	1c41      	adds	r1, r0, #1
 80092ba:	d1c7      	bne.n	800924c <__sflush_r+0x34>
 80092bc:	682b      	ldr	r3, [r5, #0]
 80092be:	2b00      	cmp	r3, #0
 80092c0:	d0c4      	beq.n	800924c <__sflush_r+0x34>
 80092c2:	2b1d      	cmp	r3, #29
 80092c4:	d001      	beq.n	80092ca <__sflush_r+0xb2>
 80092c6:	2b16      	cmp	r3, #22
 80092c8:	d101      	bne.n	80092ce <__sflush_r+0xb6>
 80092ca:	602f      	str	r7, [r5, #0]
 80092cc:	e7b1      	b.n	8009232 <__sflush_r+0x1a>
 80092ce:	89a3      	ldrh	r3, [r4, #12]
 80092d0:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80092d4:	81a3      	strh	r3, [r4, #12]
 80092d6:	e7ad      	b.n	8009234 <__sflush_r+0x1c>
 80092d8:	690f      	ldr	r7, [r1, #16]
 80092da:	2f00      	cmp	r7, #0
 80092dc:	d0a9      	beq.n	8009232 <__sflush_r+0x1a>
 80092de:	0793      	lsls	r3, r2, #30
 80092e0:	680e      	ldr	r6, [r1, #0]
 80092e2:	bf08      	it	eq
 80092e4:	694b      	ldreq	r3, [r1, #20]
 80092e6:	600f      	str	r7, [r1, #0]
 80092e8:	bf18      	it	ne
 80092ea:	2300      	movne	r3, #0
 80092ec:	eba6 0807 	sub.w	r8, r6, r7
 80092f0:	608b      	str	r3, [r1, #8]
 80092f2:	f1b8 0f00 	cmp.w	r8, #0
 80092f6:	dd9c      	ble.n	8009232 <__sflush_r+0x1a>
 80092f8:	6a21      	ldr	r1, [r4, #32]
 80092fa:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 80092fc:	4643      	mov	r3, r8
 80092fe:	463a      	mov	r2, r7
 8009300:	4628      	mov	r0, r5
 8009302:	47b0      	blx	r6
 8009304:	2800      	cmp	r0, #0
 8009306:	dc06      	bgt.n	8009316 <__sflush_r+0xfe>
 8009308:	89a3      	ldrh	r3, [r4, #12]
 800930a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800930e:	81a3      	strh	r3, [r4, #12]
 8009310:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8009314:	e78e      	b.n	8009234 <__sflush_r+0x1c>
 8009316:	4407      	add	r7, r0
 8009318:	eba8 0800 	sub.w	r8, r8, r0
 800931c:	e7e9      	b.n	80092f2 <__sflush_r+0xda>
 800931e:	bf00      	nop
 8009320:	20400001 	.word	0x20400001

08009324 <_fflush_r>:
 8009324:	b538      	push	{r3, r4, r5, lr}
 8009326:	690b      	ldr	r3, [r1, #16]
 8009328:	4605      	mov	r5, r0
 800932a:	460c      	mov	r4, r1
 800932c:	b913      	cbnz	r3, 8009334 <_fflush_r+0x10>
 800932e:	2500      	movs	r5, #0
 8009330:	4628      	mov	r0, r5
 8009332:	bd38      	pop	{r3, r4, r5, pc}
 8009334:	b118      	cbz	r0, 800933e <_fflush_r+0x1a>
 8009336:	6983      	ldr	r3, [r0, #24]
 8009338:	b90b      	cbnz	r3, 800933e <_fflush_r+0x1a>
 800933a:	f7fe ff97 	bl	800826c <__sinit>
 800933e:	4b14      	ldr	r3, [pc, #80]	; (8009390 <_fflush_r+0x6c>)
 8009340:	429c      	cmp	r4, r3
 8009342:	d11b      	bne.n	800937c <_fflush_r+0x58>
 8009344:	686c      	ldr	r4, [r5, #4]
 8009346:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800934a:	2b00      	cmp	r3, #0
 800934c:	d0ef      	beq.n	800932e <_fflush_r+0xa>
 800934e:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8009350:	07d0      	lsls	r0, r2, #31
 8009352:	d404      	bmi.n	800935e <_fflush_r+0x3a>
 8009354:	0599      	lsls	r1, r3, #22
 8009356:	d402      	bmi.n	800935e <_fflush_r+0x3a>
 8009358:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800935a:	f7ff f82a 	bl	80083b2 <__retarget_lock_acquire_recursive>
 800935e:	4628      	mov	r0, r5
 8009360:	4621      	mov	r1, r4
 8009362:	f7ff ff59 	bl	8009218 <__sflush_r>
 8009366:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8009368:	07da      	lsls	r2, r3, #31
 800936a:	4605      	mov	r5, r0
 800936c:	d4e0      	bmi.n	8009330 <_fflush_r+0xc>
 800936e:	89a3      	ldrh	r3, [r4, #12]
 8009370:	059b      	lsls	r3, r3, #22
 8009372:	d4dd      	bmi.n	8009330 <_fflush_r+0xc>
 8009374:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8009376:	f7ff f81d 	bl	80083b4 <__retarget_lock_release_recursive>
 800937a:	e7d9      	b.n	8009330 <_fflush_r+0xc>
 800937c:	4b05      	ldr	r3, [pc, #20]	; (8009394 <_fflush_r+0x70>)
 800937e:	429c      	cmp	r4, r3
 8009380:	d101      	bne.n	8009386 <_fflush_r+0x62>
 8009382:	68ac      	ldr	r4, [r5, #8]
 8009384:	e7df      	b.n	8009346 <_fflush_r+0x22>
 8009386:	4b04      	ldr	r3, [pc, #16]	; (8009398 <_fflush_r+0x74>)
 8009388:	429c      	cmp	r4, r3
 800938a:	bf08      	it	eq
 800938c:	68ec      	ldreq	r4, [r5, #12]
 800938e:	e7da      	b.n	8009346 <_fflush_r+0x22>
 8009390:	08009858 	.word	0x08009858
 8009394:	08009878 	.word	0x08009878
 8009398:	08009838 	.word	0x08009838

0800939c <fiprintf>:
 800939c:	b40e      	push	{r1, r2, r3}
 800939e:	b503      	push	{r0, r1, lr}
 80093a0:	4601      	mov	r1, r0
 80093a2:	ab03      	add	r3, sp, #12
 80093a4:	4805      	ldr	r0, [pc, #20]	; (80093bc <fiprintf+0x20>)
 80093a6:	f853 2b04 	ldr.w	r2, [r3], #4
 80093aa:	6800      	ldr	r0, [r0, #0]
 80093ac:	9301      	str	r3, [sp, #4]
 80093ae:	f7ff fcaf 	bl	8008d10 <_vfiprintf_r>
 80093b2:	b002      	add	sp, #8
 80093b4:	f85d eb04 	ldr.w	lr, [sp], #4
 80093b8:	b003      	add	sp, #12
 80093ba:	4770      	bx	lr
 80093bc:	20000010 	.word	0x20000010

080093c0 <_lseek_r>:
 80093c0:	b538      	push	{r3, r4, r5, lr}
 80093c2:	4d07      	ldr	r5, [pc, #28]	; (80093e0 <_lseek_r+0x20>)
 80093c4:	4604      	mov	r4, r0
 80093c6:	4608      	mov	r0, r1
 80093c8:	4611      	mov	r1, r2
 80093ca:	2200      	movs	r2, #0
 80093cc:	602a      	str	r2, [r5, #0]
 80093ce:	461a      	mov	r2, r3
 80093d0:	f7f9 fdc6 	bl	8002f60 <_lseek>
 80093d4:	1c43      	adds	r3, r0, #1
 80093d6:	d102      	bne.n	80093de <_lseek_r+0x1e>
 80093d8:	682b      	ldr	r3, [r5, #0]
 80093da:	b103      	cbz	r3, 80093de <_lseek_r+0x1e>
 80093dc:	6023      	str	r3, [r4, #0]
 80093de:	bd38      	pop	{r3, r4, r5, pc}
 80093e0:	20000838 	.word	0x20000838

080093e4 <__swhatbuf_r>:
 80093e4:	b570      	push	{r4, r5, r6, lr}
 80093e6:	460e      	mov	r6, r1
 80093e8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80093ec:	2900      	cmp	r1, #0
 80093ee:	b096      	sub	sp, #88	; 0x58
 80093f0:	4614      	mov	r4, r2
 80093f2:	461d      	mov	r5, r3
 80093f4:	da08      	bge.n	8009408 <__swhatbuf_r+0x24>
 80093f6:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 80093fa:	2200      	movs	r2, #0
 80093fc:	602a      	str	r2, [r5, #0]
 80093fe:	061a      	lsls	r2, r3, #24
 8009400:	d410      	bmi.n	8009424 <__swhatbuf_r+0x40>
 8009402:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8009406:	e00e      	b.n	8009426 <__swhatbuf_r+0x42>
 8009408:	466a      	mov	r2, sp
 800940a:	f000 f895 	bl	8009538 <_fstat_r>
 800940e:	2800      	cmp	r0, #0
 8009410:	dbf1      	blt.n	80093f6 <__swhatbuf_r+0x12>
 8009412:	9a01      	ldr	r2, [sp, #4]
 8009414:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 8009418:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 800941c:	425a      	negs	r2, r3
 800941e:	415a      	adcs	r2, r3
 8009420:	602a      	str	r2, [r5, #0]
 8009422:	e7ee      	b.n	8009402 <__swhatbuf_r+0x1e>
 8009424:	2340      	movs	r3, #64	; 0x40
 8009426:	2000      	movs	r0, #0
 8009428:	6023      	str	r3, [r4, #0]
 800942a:	b016      	add	sp, #88	; 0x58
 800942c:	bd70      	pop	{r4, r5, r6, pc}
	...

08009430 <__smakebuf_r>:
 8009430:	898b      	ldrh	r3, [r1, #12]
 8009432:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8009434:	079d      	lsls	r5, r3, #30
 8009436:	4606      	mov	r6, r0
 8009438:	460c      	mov	r4, r1
 800943a:	d507      	bpl.n	800944c <__smakebuf_r+0x1c>
 800943c:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8009440:	6023      	str	r3, [r4, #0]
 8009442:	6123      	str	r3, [r4, #16]
 8009444:	2301      	movs	r3, #1
 8009446:	6163      	str	r3, [r4, #20]
 8009448:	b002      	add	sp, #8
 800944a:	bd70      	pop	{r4, r5, r6, pc}
 800944c:	ab01      	add	r3, sp, #4
 800944e:	466a      	mov	r2, sp
 8009450:	f7ff ffc8 	bl	80093e4 <__swhatbuf_r>
 8009454:	9900      	ldr	r1, [sp, #0]
 8009456:	4605      	mov	r5, r0
 8009458:	4630      	mov	r0, r6
 800945a:	f7ff fbbb 	bl	8008bd4 <_malloc_r>
 800945e:	b948      	cbnz	r0, 8009474 <__smakebuf_r+0x44>
 8009460:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009464:	059a      	lsls	r2, r3, #22
 8009466:	d4ef      	bmi.n	8009448 <__smakebuf_r+0x18>
 8009468:	f023 0303 	bic.w	r3, r3, #3
 800946c:	f043 0302 	orr.w	r3, r3, #2
 8009470:	81a3      	strh	r3, [r4, #12]
 8009472:	e7e3      	b.n	800943c <__smakebuf_r+0xc>
 8009474:	4b0d      	ldr	r3, [pc, #52]	; (80094ac <__smakebuf_r+0x7c>)
 8009476:	62b3      	str	r3, [r6, #40]	; 0x28
 8009478:	89a3      	ldrh	r3, [r4, #12]
 800947a:	6020      	str	r0, [r4, #0]
 800947c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8009480:	81a3      	strh	r3, [r4, #12]
 8009482:	9b00      	ldr	r3, [sp, #0]
 8009484:	6163      	str	r3, [r4, #20]
 8009486:	9b01      	ldr	r3, [sp, #4]
 8009488:	6120      	str	r0, [r4, #16]
 800948a:	b15b      	cbz	r3, 80094a4 <__smakebuf_r+0x74>
 800948c:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8009490:	4630      	mov	r0, r6
 8009492:	f000 f863 	bl	800955c <_isatty_r>
 8009496:	b128      	cbz	r0, 80094a4 <__smakebuf_r+0x74>
 8009498:	89a3      	ldrh	r3, [r4, #12]
 800949a:	f023 0303 	bic.w	r3, r3, #3
 800949e:	f043 0301 	orr.w	r3, r3, #1
 80094a2:	81a3      	strh	r3, [r4, #12]
 80094a4:	89a0      	ldrh	r0, [r4, #12]
 80094a6:	4305      	orrs	r5, r0
 80094a8:	81a5      	strh	r5, [r4, #12]
 80094aa:	e7cd      	b.n	8009448 <__smakebuf_r+0x18>
 80094ac:	08008205 	.word	0x08008205

080094b0 <__ascii_mbtowc>:
 80094b0:	b082      	sub	sp, #8
 80094b2:	b901      	cbnz	r1, 80094b6 <__ascii_mbtowc+0x6>
 80094b4:	a901      	add	r1, sp, #4
 80094b6:	b142      	cbz	r2, 80094ca <__ascii_mbtowc+0x1a>
 80094b8:	b14b      	cbz	r3, 80094ce <__ascii_mbtowc+0x1e>
 80094ba:	7813      	ldrb	r3, [r2, #0]
 80094bc:	600b      	str	r3, [r1, #0]
 80094be:	7812      	ldrb	r2, [r2, #0]
 80094c0:	1e10      	subs	r0, r2, #0
 80094c2:	bf18      	it	ne
 80094c4:	2001      	movne	r0, #1
 80094c6:	b002      	add	sp, #8
 80094c8:	4770      	bx	lr
 80094ca:	4610      	mov	r0, r2
 80094cc:	e7fb      	b.n	80094c6 <__ascii_mbtowc+0x16>
 80094ce:	f06f 0001 	mvn.w	r0, #1
 80094d2:	e7f8      	b.n	80094c6 <__ascii_mbtowc+0x16>

080094d4 <__malloc_lock>:
 80094d4:	4801      	ldr	r0, [pc, #4]	; (80094dc <__malloc_lock+0x8>)
 80094d6:	f7fe bf6c 	b.w	80083b2 <__retarget_lock_acquire_recursive>
 80094da:	bf00      	nop
 80094dc:	2000082c 	.word	0x2000082c

080094e0 <__malloc_unlock>:
 80094e0:	4801      	ldr	r0, [pc, #4]	; (80094e8 <__malloc_unlock+0x8>)
 80094e2:	f7fe bf67 	b.w	80083b4 <__retarget_lock_release_recursive>
 80094e6:	bf00      	nop
 80094e8:	2000082c 	.word	0x2000082c

080094ec <_read_r>:
 80094ec:	b538      	push	{r3, r4, r5, lr}
 80094ee:	4d07      	ldr	r5, [pc, #28]	; (800950c <_read_r+0x20>)
 80094f0:	4604      	mov	r4, r0
 80094f2:	4608      	mov	r0, r1
 80094f4:	4611      	mov	r1, r2
 80094f6:	2200      	movs	r2, #0
 80094f8:	602a      	str	r2, [r5, #0]
 80094fa:	461a      	mov	r2, r3
 80094fc:	f7f9 fcec 	bl	8002ed8 <_read>
 8009500:	1c43      	adds	r3, r0, #1
 8009502:	d102      	bne.n	800950a <_read_r+0x1e>
 8009504:	682b      	ldr	r3, [r5, #0]
 8009506:	b103      	cbz	r3, 800950a <_read_r+0x1e>
 8009508:	6023      	str	r3, [r4, #0]
 800950a:	bd38      	pop	{r3, r4, r5, pc}
 800950c:	20000838 	.word	0x20000838

08009510 <__ascii_wctomb>:
 8009510:	b149      	cbz	r1, 8009526 <__ascii_wctomb+0x16>
 8009512:	2aff      	cmp	r2, #255	; 0xff
 8009514:	bf85      	ittet	hi
 8009516:	238a      	movhi	r3, #138	; 0x8a
 8009518:	6003      	strhi	r3, [r0, #0]
 800951a:	700a      	strbls	r2, [r1, #0]
 800951c:	f04f 30ff 	movhi.w	r0, #4294967295	; 0xffffffff
 8009520:	bf98      	it	ls
 8009522:	2001      	movls	r0, #1
 8009524:	4770      	bx	lr
 8009526:	4608      	mov	r0, r1
 8009528:	4770      	bx	lr

0800952a <abort>:
 800952a:	b508      	push	{r3, lr}
 800952c:	2006      	movs	r0, #6
 800952e:	f000 f84d 	bl	80095cc <raise>
 8009532:	2001      	movs	r0, #1
 8009534:	f7f9 fcc6 	bl	8002ec4 <_exit>

08009538 <_fstat_r>:
 8009538:	b538      	push	{r3, r4, r5, lr}
 800953a:	4d07      	ldr	r5, [pc, #28]	; (8009558 <_fstat_r+0x20>)
 800953c:	2300      	movs	r3, #0
 800953e:	4604      	mov	r4, r0
 8009540:	4608      	mov	r0, r1
 8009542:	4611      	mov	r1, r2
 8009544:	602b      	str	r3, [r5, #0]
 8009546:	f7f9 fcf0 	bl	8002f2a <_fstat>
 800954a:	1c43      	adds	r3, r0, #1
 800954c:	d102      	bne.n	8009554 <_fstat_r+0x1c>
 800954e:	682b      	ldr	r3, [r5, #0]
 8009550:	b103      	cbz	r3, 8009554 <_fstat_r+0x1c>
 8009552:	6023      	str	r3, [r4, #0]
 8009554:	bd38      	pop	{r3, r4, r5, pc}
 8009556:	bf00      	nop
 8009558:	20000838 	.word	0x20000838

0800955c <_isatty_r>:
 800955c:	b538      	push	{r3, r4, r5, lr}
 800955e:	4d06      	ldr	r5, [pc, #24]	; (8009578 <_isatty_r+0x1c>)
 8009560:	2300      	movs	r3, #0
 8009562:	4604      	mov	r4, r0
 8009564:	4608      	mov	r0, r1
 8009566:	602b      	str	r3, [r5, #0]
 8009568:	f7f9 fcef 	bl	8002f4a <_isatty>
 800956c:	1c43      	adds	r3, r0, #1
 800956e:	d102      	bne.n	8009576 <_isatty_r+0x1a>
 8009570:	682b      	ldr	r3, [r5, #0]
 8009572:	b103      	cbz	r3, 8009576 <_isatty_r+0x1a>
 8009574:	6023      	str	r3, [r4, #0]
 8009576:	bd38      	pop	{r3, r4, r5, pc}
 8009578:	20000838 	.word	0x20000838

0800957c <_raise_r>:
 800957c:	291f      	cmp	r1, #31
 800957e:	b538      	push	{r3, r4, r5, lr}
 8009580:	4604      	mov	r4, r0
 8009582:	460d      	mov	r5, r1
 8009584:	d904      	bls.n	8009590 <_raise_r+0x14>
 8009586:	2316      	movs	r3, #22
 8009588:	6003      	str	r3, [r0, #0]
 800958a:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800958e:	bd38      	pop	{r3, r4, r5, pc}
 8009590:	6c42      	ldr	r2, [r0, #68]	; 0x44
 8009592:	b112      	cbz	r2, 800959a <_raise_r+0x1e>
 8009594:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8009598:	b94b      	cbnz	r3, 80095ae <_raise_r+0x32>
 800959a:	4620      	mov	r0, r4
 800959c:	f000 f830 	bl	8009600 <_getpid_r>
 80095a0:	462a      	mov	r2, r5
 80095a2:	4601      	mov	r1, r0
 80095a4:	4620      	mov	r0, r4
 80095a6:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80095aa:	f000 b817 	b.w	80095dc <_kill_r>
 80095ae:	2b01      	cmp	r3, #1
 80095b0:	d00a      	beq.n	80095c8 <_raise_r+0x4c>
 80095b2:	1c59      	adds	r1, r3, #1
 80095b4:	d103      	bne.n	80095be <_raise_r+0x42>
 80095b6:	2316      	movs	r3, #22
 80095b8:	6003      	str	r3, [r0, #0]
 80095ba:	2001      	movs	r0, #1
 80095bc:	e7e7      	b.n	800958e <_raise_r+0x12>
 80095be:	2400      	movs	r4, #0
 80095c0:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 80095c4:	4628      	mov	r0, r5
 80095c6:	4798      	blx	r3
 80095c8:	2000      	movs	r0, #0
 80095ca:	e7e0      	b.n	800958e <_raise_r+0x12>

080095cc <raise>:
 80095cc:	4b02      	ldr	r3, [pc, #8]	; (80095d8 <raise+0xc>)
 80095ce:	4601      	mov	r1, r0
 80095d0:	6818      	ldr	r0, [r3, #0]
 80095d2:	f7ff bfd3 	b.w	800957c <_raise_r>
 80095d6:	bf00      	nop
 80095d8:	20000010 	.word	0x20000010

080095dc <_kill_r>:
 80095dc:	b538      	push	{r3, r4, r5, lr}
 80095de:	4d07      	ldr	r5, [pc, #28]	; (80095fc <_kill_r+0x20>)
 80095e0:	2300      	movs	r3, #0
 80095e2:	4604      	mov	r4, r0
 80095e4:	4608      	mov	r0, r1
 80095e6:	4611      	mov	r1, r2
 80095e8:	602b      	str	r3, [r5, #0]
 80095ea:	f7f9 fc5b 	bl	8002ea4 <_kill>
 80095ee:	1c43      	adds	r3, r0, #1
 80095f0:	d102      	bne.n	80095f8 <_kill_r+0x1c>
 80095f2:	682b      	ldr	r3, [r5, #0]
 80095f4:	b103      	cbz	r3, 80095f8 <_kill_r+0x1c>
 80095f6:	6023      	str	r3, [r4, #0]
 80095f8:	bd38      	pop	{r3, r4, r5, pc}
 80095fa:	bf00      	nop
 80095fc:	20000838 	.word	0x20000838

08009600 <_getpid_r>:
 8009600:	f7f9 bc48 	b.w	8002e94 <_getpid>

08009604 <_init>:
 8009604:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009606:	bf00      	nop
 8009608:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800960a:	bc08      	pop	{r3}
 800960c:	469e      	mov	lr, r3
 800960e:	4770      	bx	lr

08009610 <_fini>:
 8009610:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009612:	bf00      	nop
 8009614:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8009616:	bc08      	pop	{r3}
 8009618:	469e      	mov	lr, r3
 800961a:	4770      	bx	lr
