#-----------------------------------------------------------
# Vivado v2023.1 (64-bit)
# SW Build 3865809 on Sun May  7 15:04:56 MDT 2023
# IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
# SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
# Start of session at: Tue Dec  5 11:06:48 2023
# Process ID: 186435
# Current directory: /home/fred441a/Documents/Uni/Projekt/ESD3-Projekt/integration/integration_i2c_pwmGen_pwmCal_mem.runs/synth_1
# Command line: vivado -log flightController.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source flightController.tcl
# Log file: /home/fred441a/Documents/Uni/Projekt/ESD3-Projekt/integration/integration_i2c_pwmGen_pwmCal_mem.runs/synth_1/flightController.vds
# Journal file: /home/fred441a/Documents/Uni/Projekt/ESD3-Projekt/integration/integration_i2c_pwmGen_pwmCal_mem.runs/synth_1/vivado.jou
# Running On: Lenova, OS: Linux, CPU Frequency: 1782.593 MHz, CPU Physical cores: 12, Host memory: 15517 MB
#-----------------------------------------------------------
source flightController.tcl -notrace
create_project: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1331.801 ; gain = 0.023 ; free physical = 7073 ; free virtual = 11367
Command: read_checkpoint -auto_incremental -incremental /home/fred441a/Documents/Uni/Projekt/ESD3-Projekt/integration/integration_i2c_pwmGen_pwmCal_mem.srcs/utils_1/imports/synth_1/flightController.dcp
INFO: [Vivado 12-5825] Read reference checkpoint from /home/fred441a/Documents/Uni/Projekt/ESD3-Projekt/integration/integration_i2c_pwmGen_pwmCal_mem.srcs/utils_1/imports/synth_1/flightController.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
Command: synth_design -top flightController -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 186465
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1998.672 ; gain = 380.738 ; free physical = 6077 ; free virtual = 10370
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'flightController' [/home/fred441a/Documents/Uni/Projekt/ESD3-Projekt/integration/flightController.vhd:48]
INFO: [Synth 8-3491] module 'createCalibration' declared at '/home/fred441a/Documents/Uni/Projekt/ESD3-Projekt/EcsPwmCalibration/EcsPwmCalibration.srcs/sources_1/imports/project/createCalibration.vhd:35' bound to instance 'pwmCal' of component 'createCalibration' [/home/fred441a/Documents/Uni/Projekt/ESD3-Projekt/integration/flightController.vhd:157]
INFO: [Synth 8-638] synthesizing module 'createCalibration' [/home/fred441a/Documents/Uni/Projekt/ESD3-Projekt/EcsPwmCalibration/EcsPwmCalibration.srcs/sources_1/imports/project/createCalibration.vhd:45]
INFO: [Synth 8-256] done synthesizing module 'createCalibration' (0#1) [/home/fred441a/Documents/Uni/Projekt/ESD3-Projekt/EcsPwmCalibration/EcsPwmCalibration.srcs/sources_1/imports/project/createCalibration.vhd:45]
INFO: [Synth 8-3491] module 'pwmModule' declared at '/home/fred441a/Documents/Uni/Projekt/ESD3-Projekt/PWM_Project/PWM_Project.srcs/sources_1/new/Top.vhd:34' bound to instance 'pwmGen' of component 'pwmModule' [/home/fred441a/Documents/Uni/Projekt/ESD3-Projekt/integration/flightController.vhd:165]
INFO: [Synth 8-638] synthesizing module 'pwmModule' [/home/fred441a/Documents/Uni/Projekt/ESD3-Projekt/PWM_Project/PWM_Project.srcs/sources_1/new/Top.vhd:43]
INFO: [Synth 8-256] done synthesizing module 'pwmModule' (0#1) [/home/fred441a/Documents/Uni/Projekt/ESD3-Projekt/PWM_Project/PWM_Project.srcs/sources_1/new/Top.vhd:43]
	Parameter deviceAddress bound to: 8'b00001000 
INFO: [Synth 8-3491] module 'I2C_EXTERNAL_ACCESS' declared at '/home/fred441a/Documents/Uni/Projekt/ESD3-Projekt/I2C_Slave/i2c_external_access.vhd:6' bound to instance 'i2cExternal' of component 'I2C_EXTERNAL_ACCESS' [/home/fred441a/Documents/Uni/Projekt/ESD3-Projekt/integration/flightController.vhd:175]
INFO: [Synth 8-638] synthesizing module 'I2C_EXTERNAL_ACCESS' [/home/fred441a/Documents/Uni/Projekt/ESD3-Projekt/I2C_Slave/i2c_external_access.vhd:21]
	Parameter deviceAddress bound to: 8'b00001000 
WARNING: [Synth 8-5640] Port 'read_done' is missing in component declaration [/home/fred441a/Documents/Uni/Projekt/ESD3-Projekt/I2C_Slave/i2c_external_access.vhd:24]
	Parameter DEVICE bound to: 8'b00001000 
INFO: [Synth 8-3491] module 'I2CSLAVE' declared at '/home/fred441a/Documents/Uni/Projekt/ESD3-Projekt/I2C_Slave/i2cslave.vhd:13' bound to instance 'I_I2CITF' of component 'I2CSLAVE' [/home/fred441a/Documents/Uni/Projekt/ESD3-Projekt/I2C_Slave/i2c_external_access.vhd:65]
INFO: [Synth 8-638] synthesizing module 'I2CSLAVE' [/home/fred441a/Documents/Uni/Projekt/ESD3-Projekt/I2C_Slave/i2cslave.vhd:32]
	Parameter DEVICE bound to: 8'b00001000 
INFO: [Synth 8-256] done synthesizing module 'I2CSLAVE' (0#1) [/home/fred441a/Documents/Uni/Projekt/ESD3-Projekt/I2C_Slave/i2cslave.vhd:32]
INFO: [Synth 8-256] done synthesizing module 'I2C_EXTERNAL_ACCESS' (0#1) [/home/fred441a/Documents/Uni/Projekt/ESD3-Projekt/I2C_Slave/i2c_external_access.vhd:21]
INFO: [Synth 8-3491] module 'change_sensor' declared at '/home/fred441a/Documents/Uni/Projekt/ESD3-Projekt/Read_Sensor/Read_Sensor.srcs/sources_1/new/change_sensor.vhd:35' bound to instance 'readSensor' of component 'change_sensor' [/home/fred441a/Documents/Uni/Projekt/ESD3-Projekt/integration/flightController.vhd:189]
INFO: [Synth 8-638] synthesizing module 'change_sensor' [/home/fred441a/Documents/Uni/Projekt/ESD3-Projekt/Read_Sensor/Read_Sensor.srcs/sources_1/new/change_sensor.vhd:51]
INFO: [Synth 8-638] synthesizing module 'Byte_compiler' [/home/fred441a/Documents/Uni/Projekt/ESD3-Projekt/Read_Sensor/Read_Sensor.srcs/sources_1/new/Byte_compiler.vhd:61]
INFO: [Synth 8-638] synthesizing module 'Read_Byte' [/home/fred441a/Documents/Uni/Projekt/ESD3-Projekt/Read_Sensor/Read_Sensor.srcs/sources_1/new/Read_byte.vhd:51]
INFO: [Synth 8-638] synthesizing module 'i2c_master' [/home/fred441a/Documents/Uni/Projekt/ESD3-Projekt/Read_Sensor/Read_Sensor.srcs/sources_1/new/I2C_Master.vhd:54]
INFO: [Synth 8-256] done synthesizing module 'i2c_master' (0#1) [/home/fred441a/Documents/Uni/Projekt/ESD3-Projekt/Read_Sensor/Read_Sensor.srcs/sources_1/new/I2C_Master.vhd:54]
INFO: [Synth 8-226] default block is never used [/home/fred441a/Documents/Uni/Projekt/ESD3-Projekt/Read_Sensor/Read_Sensor.srcs/sources_1/new/Read_byte.vhd:104]
INFO: [Synth 8-226] default block is never used [/home/fred441a/Documents/Uni/Projekt/ESD3-Projekt/Read_Sensor/Read_Sensor.srcs/sources_1/new/Read_byte.vhd:128]
INFO: [Synth 8-256] done synthesizing module 'Read_Byte' (0#1) [/home/fred441a/Documents/Uni/Projekt/ESD3-Projekt/Read_Sensor/Read_Sensor.srcs/sources_1/new/Read_byte.vhd:51]
INFO: [Synth 8-226] default block is never used [/home/fred441a/Documents/Uni/Projekt/ESD3-Projekt/Read_Sensor/Read_Sensor.srcs/sources_1/new/Byte_compiler.vhd:95]
INFO: [Synth 8-226] default block is never used [/home/fred441a/Documents/Uni/Projekt/ESD3-Projekt/Read_Sensor/Read_Sensor.srcs/sources_1/new/Byte_compiler.vhd:128]
INFO: [Synth 8-226] default block is never used [/home/fred441a/Documents/Uni/Projekt/ESD3-Projekt/Read_Sensor/Read_Sensor.srcs/sources_1/new/Byte_compiler.vhd:151]
INFO: [Synth 8-226] default block is never used [/home/fred441a/Documents/Uni/Projekt/ESD3-Projekt/Read_Sensor/Read_Sensor.srcs/sources_1/new/Byte_compiler.vhd:174]
INFO: [Synth 8-256] done synthesizing module 'Byte_compiler' (0#1) [/home/fred441a/Documents/Uni/Projekt/ESD3-Projekt/Read_Sensor/Read_Sensor.srcs/sources_1/new/Byte_compiler.vhd:61]
INFO: [Synth 8-256] done synthesizing module 'change_sensor' (0#1) [/home/fred441a/Documents/Uni/Projekt/ESD3-Projekt/Read_Sensor/Read_Sensor.srcs/sources_1/new/change_sensor.vhd:51]
INFO: [Synth 8-256] done synthesizing module 'flightController' (0#1) [/home/fred441a/Documents/Uni/Projekt/ESD3-Projekt/integration/flightController.vhd:48]
WARNING: [Synth 8-7129] Port ADDRMemBus[7] in module Byte_compiler is either unconnected or has no load
WARNING: [Synth 8-7129] Port ADDRMemBus[6] in module Byte_compiler is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2089.641 ; gain = 471.707 ; free physical = 5977 ; free virtual = 10272
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2107.453 ; gain = 489.520 ; free physical = 5965 ; free virtual = 10260
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2107.453 ; gain = 489.520 ; free physical = 5965 ; free virtual = 10260
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2107.453 ; gain = 0.000 ; free physical = 5965 ; free virtual = 10259
WARNING: [Netlist 29-1115] Found multi-term driver net: scl_slave.
WARNING: [Netlist 29-1115] Found multi-term driver net: sda_slave.
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/fred441a/Documents/Uni/Projekt/ESD3-Projekt/integration/integration_i2c_pwmGen_pwmCal_mem.srcs/constrs_1/new/constraints.xdc]
Finished Parsing XDC File [/home/fred441a/Documents/Uni/Projekt/ESD3-Projekt/integration/integration_i2c_pwmGen_pwmCal_mem.srcs/constrs_1/new/constraints.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/fred441a/Documents/Uni/Projekt/ESD3-Projekt/integration/integration_i2c_pwmGen_pwmCal_mem.srcs/constrs_1/new/constraints.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/flightController_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/flightController_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2253.203 ; gain = 0.000 ; free physical = 5928 ; free virtual = 10222
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2253.203 ; gain = 0.000 ; free physical = 5928 ; free virtual = 10222
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2253.203 ; gain = 635.270 ; free physical = 5926 ; free virtual = 10221
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2253.203 ; gain = 635.270 ; free physical = 5926 ; free virtual = 10221
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2253.203 ; gain = 635.270 ; free physical = 5926 ; free virtual = 10221
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'i2c_master'
INFO: [Synth 8-802] inferred FSM for state register 'STATE_reg' in module 'Read_Byte'
INFO: [Synth 8-802] inferred FSM for state register 'STATE_reg' in module 'Byte_compiler'
INFO: [Synth 8-802] inferred FSM for state register 'STATE_reg' in module 'change_sensor'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                   ready |                        000000001 |                             0000
                   start |                        000000010 |                             0001
                 command |                        000000100 |                             0010
                slv_ack1 |                        000001000 |                             0011
                      wr |                        000010000 |                             0100
                slv_ack2 |                        000100000 |                             0110
                      rd |                        001000000 |                             0101
                mstr_ack |                        010000000 |                             0111
                    stop |                        100000000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'i2c_master'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                   ready |                               00 |                              000
             writeadress |                               01 |                              001
                readwait |                               10 |                              010
                readdata |                               11 |                              011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'STATE_reg' using encoding 'sequential' in module 'Read_Byte'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                   ready |                              000 |                              000
               read1byte |                              001 |                              001
               read2byte |                              010 |                              010
               read3byte |                              011 |                              011
               read4byte |                              100 |                              100
              writetomem |                              101 |                              111
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'STATE_reg' using encoding 'sequential' in module 'Byte_compiler'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                   ready |                             0000 |                             0000
                    altz |                             0001 |                             0001
                    magx |                             0010 |                             0010
                    magy |                             0011 |                             0011
                    magz |                             0100 |                             0100
                   gyrox |                             0101 |                             0101
                   gyroy |                             0110 |                             0110
                   gyroz |                             0111 |                             0111
                    accx |                             1000 |                             1000
                    accy |                             1001 |                             1001
                    accz |                             1010 |                             1010
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'STATE_reg' using encoding 'sequential' in module 'change_sensor'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 2253.203 ; gain = 635.270 ; free physical = 5924 ; free virtual = 10220
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   32 Bit       Adders := 1     
	   2 Input   12 Bit       Adders := 1     
	   2 Input   11 Bit       Adders := 2     
	   2 Input    9 Bit       Adders := 1     
	   2 Input    8 Bit       Adders := 2     
	   2 Input    7 Bit       Adders := 2     
	   2 Input    4 Bit       Adders := 1     
	   2 Input    3 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 50    
	               12 Bit    Registers := 1     
	               11 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 18    
	                7 Bit    Registers := 3     
	                4 Bit    Registers := 4     
	                3 Bit    Registers := 3     
	                1 Bit    Registers := 45    
+---Muxes : 
	   2 Input   32 Bit        Muxes := 66    
	   4 Input   32 Bit        Muxes := 2     
	   3 Input   32 Bit        Muxes := 2     
	   5 Input   32 Bit        Muxes := 2     
	   2 Input   12 Bit        Muxes := 1     
	   2 Input    9 Bit        Muxes := 10    
	   9 Input    9 Bit        Muxes := 1     
	   4 Input    8 Bit        Muxes := 2     
	   2 Input    8 Bit        Muxes := 11    
	   3 Input    8 Bit        Muxes := 1     
	   6 Input    8 Bit        Muxes := 2     
	  11 Input    8 Bit        Muxes := 5     
	  11 Input    7 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 5     
	   4 Input    4 Bit        Muxes := 1     
	  11 Input    4 Bit        Muxes := 2     
	   2 Input    3 Bit        Muxes := 19    
	  12 Input    3 Bit        Muxes := 1     
	   3 Input    3 Bit        Muxes := 2     
	   4 Input    3 Bit        Muxes := 2     
	   6 Input    3 Bit        Muxes := 1     
	   6 Input    2 Bit        Muxes := 1     
	   4 Input    2 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 239   
	  11 Input    1 Bit        Muxes := 5     
	   3 Input    1 Bit        Muxes := 5     
	   9 Input    1 Bit        Muxes := 8     
	  12 Input    1 Bit        Muxes := 4     
	   4 Input    1 Bit        Muxes := 14    
	   6 Input    1 Bit        Muxes := 11    
	   8 Input    1 Bit        Muxes := 3     
	  10 Input    1 Bit        Muxes := 3     
	   7 Input    1 Bit        Muxes := 2     
	   5 Input    1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-7129] Port ADDRMemBus[7] in module Byte_compiler is either unconnected or has no load
WARNING: [Synth 8-7129] Port ADDRMemBus[6] in module Byte_compiler is either unconnected or has no load
WARNING: [Synth 8-7129] Port ADDRMemBus[5] in module Byte_compiler is either unconnected or has no load
WARNING: [Synth 8-7129] Port ADDRMemBus[4] in module Byte_compiler is either unconnected or has no load
WARNING: [Synth 8-7129] Port ADDRMemBus[3] in module Byte_compiler is either unconnected or has no load
WARNING: [Synth 8-7129] Port ADDRMemBus[2] in module Byte_compiler is either unconnected or has no load
WARNING: [Synth 8-7129] Port ADDRMemBus[1] in module Byte_compiler is either unconnected or has no load
WARNING: [Synth 8-7129] Port ADDRMemBus[0] in module Byte_compiler is either unconnected or has no load
WARNING: [Synth 8-7129] Port DoIntegrate in module Byte_compiler is either unconnected or has no load
WARNING: [Synth 8-7129] Port ReadMem[0][31] in module Byte_compiler is either unconnected or has no load
WARNING: [Synth 8-7129] Port ReadMem[0][30] in module Byte_compiler is either unconnected or has no load
WARNING: [Synth 8-7129] Port ReadMem[0][29] in module Byte_compiler is either unconnected or has no load
WARNING: [Synth 8-7129] Port ReadMem[0][28] in module Byte_compiler is either unconnected or has no load
WARNING: [Synth 8-7129] Port ReadMem[0][27] in module Byte_compiler is either unconnected or has no load
WARNING: [Synth 8-7129] Port ReadMem[0][26] in module Byte_compiler is either unconnected or has no load
WARNING: [Synth 8-7129] Port ReadMem[0][25] in module Byte_compiler is either unconnected or has no load
WARNING: [Synth 8-7129] Port ReadMem[0][24] in module Byte_compiler is either unconnected or has no load
WARNING: [Synth 8-7129] Port ReadMem[0][23] in module Byte_compiler is either unconnected or has no load
WARNING: [Synth 8-7129] Port ReadMem[0][22] in module Byte_compiler is either unconnected or has no load
WARNING: [Synth 8-7129] Port ReadMem[0][21] in module Byte_compiler is either unconnected or has no load
WARNING: [Synth 8-7129] Port ReadMem[0][20] in module Byte_compiler is either unconnected or has no load
WARNING: [Synth 8-7129] Port ReadMem[0][19] in module Byte_compiler is either unconnected or has no load
WARNING: [Synth 8-7129] Port ReadMem[0][18] in module Byte_compiler is either unconnected or has no load
WARNING: [Synth 8-7129] Port ReadMem[0][17] in module Byte_compiler is either unconnected or has no load
WARNING: [Synth 8-7129] Port ReadMem[0][16] in module Byte_compiler is either unconnected or has no load
WARNING: [Synth 8-7129] Port ReadMem[0][15] in module Byte_compiler is either unconnected or has no load
WARNING: [Synth 8-7129] Port ReadMem[0][14] in module Byte_compiler is either unconnected or has no load
WARNING: [Synth 8-7129] Port ReadMem[0][13] in module Byte_compiler is either unconnected or has no load
WARNING: [Synth 8-7129] Port ReadMem[0][12] in module Byte_compiler is either unconnected or has no load
WARNING: [Synth 8-7129] Port ReadMem[0][11] in module Byte_compiler is either unconnected or has no load
WARNING: [Synth 8-7129] Port ReadMem[0][10] in module Byte_compiler is either unconnected or has no load
WARNING: [Synth 8-7129] Port ReadMem[0][9] in module Byte_compiler is either unconnected or has no load
WARNING: [Synth 8-7129] Port ReadMem[0][8] in module Byte_compiler is either unconnected or has no load
WARNING: [Synth 8-7129] Port ReadMem[0][7] in module Byte_compiler is either unconnected or has no load
WARNING: [Synth 8-7129] Port ReadMem[0][6] in module Byte_compiler is either unconnected or has no load
WARNING: [Synth 8-7129] Port ReadMem[0][5] in module Byte_compiler is either unconnected or has no load
WARNING: [Synth 8-7129] Port ReadMem[0][4] in module Byte_compiler is either unconnected or has no load
WARNING: [Synth 8-7129] Port ReadMem[0][3] in module Byte_compiler is either unconnected or has no load
WARNING: [Synth 8-7129] Port ReadMem[0][2] in module Byte_compiler is either unconnected or has no load
WARNING: [Synth 8-7129] Port ReadMem[0][1] in module Byte_compiler is either unconnected or has no load
WARNING: [Synth 8-7129] Port ReadMem[0][0] in module Byte_compiler is either unconnected or has no load
WARNING: [Synth 8-7129] Port ReadMem[1][31] in module Byte_compiler is either unconnected or has no load
WARNING: [Synth 8-7129] Port ReadMem[1][30] in module Byte_compiler is either unconnected or has no load
WARNING: [Synth 8-7129] Port ReadMem[1][29] in module Byte_compiler is either unconnected or has no load
WARNING: [Synth 8-7129] Port ReadMem[1][28] in module Byte_compiler is either unconnected or has no load
WARNING: [Synth 8-7129] Port ReadMem[1][27] in module Byte_compiler is either unconnected or has no load
WARNING: [Synth 8-7129] Port ReadMem[1][26] in module Byte_compiler is either unconnected or has no load
WARNING: [Synth 8-7129] Port ReadMem[1][25] in module Byte_compiler is either unconnected or has no load
WARNING: [Synth 8-7129] Port ReadMem[1][24] in module Byte_compiler is either unconnected or has no load
WARNING: [Synth 8-7129] Port ReadMem[1][23] in module Byte_compiler is either unconnected or has no load
WARNING: [Synth 8-7129] Port ReadMem[1][22] in module Byte_compiler is either unconnected or has no load
WARNING: [Synth 8-7129] Port ReadMem[1][21] in module Byte_compiler is either unconnected or has no load
WARNING: [Synth 8-7129] Port ReadMem[1][20] in module Byte_compiler is either unconnected or has no load
WARNING: [Synth 8-7129] Port ReadMem[1][19] in module Byte_compiler is either unconnected or has no load
WARNING: [Synth 8-7129] Port ReadMem[1][18] in module Byte_compiler is either unconnected or has no load
WARNING: [Synth 8-7129] Port ReadMem[1][17] in module Byte_compiler is either unconnected or has no load
WARNING: [Synth 8-7129] Port ReadMem[1][16] in module Byte_compiler is either unconnected or has no load
WARNING: [Synth 8-7129] Port ReadMem[1][15] in module Byte_compiler is either unconnected or has no load
WARNING: [Synth 8-7129] Port ReadMem[1][14] in module Byte_compiler is either unconnected or has no load
WARNING: [Synth 8-7129] Port ReadMem[1][13] in module Byte_compiler is either unconnected or has no load
WARNING: [Synth 8-7129] Port ReadMem[1][12] in module Byte_compiler is either unconnected or has no load
WARNING: [Synth 8-7129] Port ReadMem[1][11] in module Byte_compiler is either unconnected or has no load
WARNING: [Synth 8-7129] Port ReadMem[1][10] in module Byte_compiler is either unconnected or has no load
WARNING: [Synth 8-7129] Port ReadMem[1][9] in module Byte_compiler is either unconnected or has no load
WARNING: [Synth 8-7129] Port ReadMem[1][8] in module Byte_compiler is either unconnected or has no load
WARNING: [Synth 8-7129] Port ReadMem[1][7] in module Byte_compiler is either unconnected or has no load
WARNING: [Synth 8-7129] Port ReadMem[1][6] in module Byte_compiler is either unconnected or has no load
WARNING: [Synth 8-7129] Port ReadMem[1][5] in module Byte_compiler is either unconnected or has no load
WARNING: [Synth 8-7129] Port ReadMem[1][4] in module Byte_compiler is either unconnected or has no load
WARNING: [Synth 8-7129] Port ReadMem[1][3] in module Byte_compiler is either unconnected or has no load
WARNING: [Synth 8-7129] Port ReadMem[1][2] in module Byte_compiler is either unconnected or has no load
WARNING: [Synth 8-7129] Port ReadMem[1][1] in module Byte_compiler is either unconnected or has no load
WARNING: [Synth 8-7129] Port ReadMem[1][0] in module Byte_compiler is either unconnected or has no load
WARNING: [Synth 8-7129] Port ReadMem[2][31] in module Byte_compiler is either unconnected or has no load
WARNING: [Synth 8-7129] Port ReadMem[2][30] in module Byte_compiler is either unconnected or has no load
WARNING: [Synth 8-7129] Port ReadMem[2][29] in module Byte_compiler is either unconnected or has no load
WARNING: [Synth 8-7129] Port ReadMem[2][28] in module Byte_compiler is either unconnected or has no load
WARNING: [Synth 8-7129] Port ReadMem[2][27] in module Byte_compiler is either unconnected or has no load
WARNING: [Synth 8-7129] Port ReadMem[2][26] in module Byte_compiler is either unconnected or has no load
WARNING: [Synth 8-7129] Port ReadMem[2][25] in module Byte_compiler is either unconnected or has no load
WARNING: [Synth 8-7129] Port ReadMem[2][24] in module Byte_compiler is either unconnected or has no load
WARNING: [Synth 8-7129] Port ReadMem[2][23] in module Byte_compiler is either unconnected or has no load
WARNING: [Synth 8-7129] Port ReadMem[2][22] in module Byte_compiler is either unconnected or has no load
WARNING: [Synth 8-7129] Port ReadMem[2][21] in module Byte_compiler is either unconnected or has no load
WARNING: [Synth 8-7129] Port ReadMem[2][20] in module Byte_compiler is either unconnected or has no load
WARNING: [Synth 8-7129] Port ReadMem[2][19] in module Byte_compiler is either unconnected or has no load
WARNING: [Synth 8-7129] Port ReadMem[2][18] in module Byte_compiler is either unconnected or has no load
WARNING: [Synth 8-7129] Port ReadMem[2][17] in module Byte_compiler is either unconnected or has no load
WARNING: [Synth 8-7129] Port ReadMem[2][16] in module Byte_compiler is either unconnected or has no load
WARNING: [Synth 8-7129] Port ReadMem[2][15] in module Byte_compiler is either unconnected or has no load
WARNING: [Synth 8-7129] Port ReadMem[2][14] in module Byte_compiler is either unconnected or has no load
WARNING: [Synth 8-7129] Port ReadMem[2][13] in module Byte_compiler is either unconnected or has no load
WARNING: [Synth 8-7129] Port ReadMem[2][12] in module Byte_compiler is either unconnected or has no load
WARNING: [Synth 8-7129] Port ReadMem[2][11] in module Byte_compiler is either unconnected or has no load
WARNING: [Synth 8-7129] Port ReadMem[2][10] in module Byte_compiler is either unconnected or has no load
WARNING: [Synth 8-7129] Port ReadMem[2][9] in module Byte_compiler is either unconnected or has no load
WARNING: [Synth 8-7129] Port ReadMem[2][8] in module Byte_compiler is either unconnected or has no load
WARNING: [Synth 8-7129] Port ReadMem[2][7] in module Byte_compiler is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 2253.203 ; gain = 635.270 ; free physical = 5881 ; free virtual = 10186
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 2253.203 ; gain = 635.270 ; free physical = 5871 ; free virtual = 10176
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 2253.203 ; gain = 635.270 ; free physical = 5871 ; free virtual = 10176
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin scl with 1st driver pin 'readSensori_1992/z' [/home/fred441a/Documents/Uni/Projekt/ESD3-Projekt/Read_Sensor/Read_Sensor.srcs/sources_1/new/I2C_Master.vhd:36]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin scl with 2nd driver pin 'GND' [/home/fred441a/Documents/Uni/Projekt/ESD3-Projekt/Read_Sensor/Read_Sensor.srcs/sources_1/new/I2C_Master.vhd:36]
CRITICAL WARNING: [Synth 8-6858] multi-driven net scl is connected to at least one constant driver which has been preserved, other driver is ignored [/home/fred441a/Documents/Uni/Projekt/ESD3-Projekt/Read_Sensor/Read_Sensor.srcs/sources_1/new/I2C_Master.vhd:36]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin sda with 1st driver pin 'readSensori_1993/z' [/home/fred441a/Documents/Uni/Projekt/ESD3-Projekt/Read_Sensor/Read_Sensor.srcs/sources_1/new/I2C_Master.vhd:36]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin sda with 2nd driver pin 'GND' [/home/fred441a/Documents/Uni/Projekt/ESD3-Projekt/Read_Sensor/Read_Sensor.srcs/sources_1/new/I2C_Master.vhd:36]
CRITICAL WARNING: [Synth 8-6858] multi-driven net sda is connected to at least one constant driver which has been preserved, other driver is ignored [/home/fred441a/Documents/Uni/Projekt/ESD3-Projekt/Read_Sensor/Read_Sensor.srcs/sources_1/new/I2C_Master.vhd:36]
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 2253.203 ; gain = 635.270 ; free physical = 5871 ; free virtual = 10176
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
CRITICAL WARNING: [Synth 8-6030] Inout pin 'scl_sensor' is read and/or written without using tristate logic. Proper direction of connection may be wrongly inferred. Please use specific direction to avoid any incorrect logic issue [/home/fred441a/Documents/Uni/Projekt/ESD3-Projekt/integration/flightController.vhd:36]
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 2253.203 ; gain = 635.270 ; free physical = 5848 ; free virtual = 10153
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 2253.203 ; gain = 635.270 ; free physical = 5848 ; free virtual = 10153
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 2253.203 ; gain = 635.270 ; free physical = 5848 ; free virtual = 10153
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 2253.203 ; gain = 635.270 ; free physical = 5848 ; free virtual = 10153
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 2253.203 ; gain = 635.270 ; free physical = 5848 ; free virtual = 10153
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 2253.203 ; gain = 635.270 ; free physical = 5848 ; free virtual = 10153
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |    25|
|3     |LUT1   |     6|
|4     |LUT2   |   305|
|5     |LUT3   |    90|
|6     |LUT4   |   168|
|7     |LUT5   |  1320|
|8     |LUT6   |   677|
|9     |MUXF7  |   139|
|10    |MUXF8  |     3|
|11    |FDRE   |  1831|
|12    |IBUF   |     2|
|13    |IOBUF  |     1|
|14    |OBUF   |     5|
|15    |OBUFT  |     1|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 2253.203 ; gain = 635.270 ; free physical = 5848 ; free virtual = 10153
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 7 critical warnings and 1482 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:29 ; elapsed = 00:00:31 . Memory (MB): peak = 2253.203 ; gain = 489.520 ; free physical = 5848 ; free virtual = 10153
Synthesis Optimization Complete : Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 2253.203 ; gain = 635.270 ; free physical = 5848 ; free virtual = 10153
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2253.203 ; gain = 0.000 ; free physical = 6136 ; free virtual = 10441
INFO: [Netlist 29-17] Analyzing 168 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2253.203 ; gain = 0.000 ; free physical = 6129 ; free virtual = 10434
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 1 instance 

Synth Design complete | Checksum: 26fb158c
INFO: [Common 17-83] Releasing license: Synthesis
59 Infos, 104 Warnings, 7 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:37 ; elapsed = 00:00:36 . Memory (MB): peak = 2253.203 ; gain = 921.402 ; free physical = 6129 ; free virtual = 10434
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 1844.396; main = 1512.957; forked = 378.700
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 3190.535; main = 2253.203; forked = 969.348
INFO: [runtcl-6] Synthesis results are not added to the cache due to CRITICAL_WARNING
INFO: [Common 17-1381] The checkpoint '/home/fred441a/Documents/Uni/Projekt/ESD3-Projekt/integration/integration_i2c_pwmGen_pwmCal_mem.runs/synth_1/flightController.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file flightController_utilization_synth.rpt -pb flightController_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Dec  5 11:07:33 2023...
