{
	"design__instance__displacement__total": 0,
	"design__instance__displacement__mean": 0,
	"design__instance__displacement__max": 0,
	"route__wirelength__estimated": 10178.2,
	"design__violations": 0,
	"design__violations": 0,
	"design__io": 15,
	"design__die__area": 28000,
	"design__core__area": 24992.4,
	"design__instance__count": 662,
	"design__instance__area": 13654.1,
	"design__instance__count__stdcell": 662,
	"design__instance__area__stdcell": 13654.1,
	"design__instance__count__macros": 0,
	"design__instance__area__macros": 0,
	"design__instance__utilization": 0.546333,
	"design__instance__utilization__stdcell": 0.546333,
	"design__instance__count__class:endcap_cell": 66,
	"design__instance__count__class:tap_cell": 159,
	"design__instance__count__class:tie_cell": 3,
	"design__instance__count__class:timing_repair_buffer": 34,
	"design__instance__count__class:inverter": 44,
	"design__instance__count__class:sequential_cell": 89,
	"design__instance__count__class:multi_input_combinational_cell": 267,
	"design__io": 15,
	"design__die__area": 28000,
	"design__core__area": 24992.4,
	"design__instance__count": 662,
	"design__instance__area": 13654.1,
	"design__instance__count__stdcell": 662,
	"design__instance__area__stdcell": 13654.1,
	"design__instance__count__macros": 0,
	"design__instance__area__macros": 0,
	"design__instance__utilization": 0.546333,
	"design__instance__utilization__stdcell": 0.546333,
	"flow__warnings__count": 0,
	"flow__errors__count": 0
}