#-----------------------------------------------------------
# Vivado v2017.1 (64-bit)
# SW Build 1846317 on Fri Apr 14 18:55:03 MDT 2017
# IP Build 1846188 on Fri Apr 14 20:52:08 MDT 2017
# Start of session at: Mon Jul  5 16:37:48 2021
# Process ID: 7624
# Current directory: C:/Users/User/Downloads/working-1July2021/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.runs/udp_block_axi_buf_send_0_0_synth_1
# Command line: vivado.exe -log udp_block_axi_buf_send_0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source udp_block_axi_buf_send_0_0.tcl
# Log file: C:/Users/User/Downloads/working-1July2021/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.runs/udp_block_axi_buf_send_0_0_synth_1/udp_block_axi_buf_send_0_0.vds
# Journal file: C:/Users/User/Downloads/working-1July2021/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.runs/udp_block_axi_buf_send_0_0_synth_1\vivado.jou
#-----------------------------------------------------------
source udp_block_axi_buf_send_0_0.tcl -notrace
Command: synth_design -top udp_block_axi_buf_send_0_0 -part xc7k325tffg900-2 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7k325t-ffg900'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7k325t-ffg900'
INFO: [Common 17-86] Your Synthesis license expires in 29 day(s)
INFO: [Common 17-1223] The version limit for your license is '2020.11' and will expire in -217 days. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 1848 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 365.777 ; gain = 78.629
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'udp_block_axi_buf_send_0_0' [c:/Users/User/Downloads/working-1July2021/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.srcs/sources_1/bd/udp_block/ip/udp_block_axi_buf_send_0_0/synth/udp_block_axi_buf_send_0_0.v:57]
INFO: [Synth 8-638] synthesizing module 'axi_buf_send' [C:/Users/User/Downloads/working-1July2021/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.srcs/sources_1/imports/sources_1/imports/new/axi_buf_send.v:12]
	Parameter IP_INIT bound to: 0 - type: integer 
	Parameter IP_RECV bound to: 1 - type: integer 
	Parameter IP_SEND bound to: 2 - type: integer 
	Parameter IP_END bound to: 6 - type: integer 
	Parameter ARP_INIT bound to: 3 - type: integer 
	Parameter ARP_RECV bound to: 4 - type: integer 
	Parameter ARP_SEND bound to: 5 - type: integer 
	Parameter ARP_END bound to: 7 - type: integer 
	Parameter AXI_INIT bound to: 8 - type: integer 
	Parameter DA bound to: 9 - type: integer 
	Parameter SA bound to: 10 - type: integer 
	Parameter L_T bound to: 11 - type: integer 
	Parameter DATA bound to: 12 - type: integer 
	Parameter AXI_INIT2 bound to: 14 - type: integer 
	Parameter DA2 bound to: 15 - type: integer 
	Parameter SA2 bound to: 16 - type: integer 
	Parameter L_T2 bound to: 17 - type: integer 
	Parameter DATA2 bound to: 18 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/User/Downloads/working-1July2021/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.srcs/sources_1/imports/sources_1/imports/new/axi_buf_send.v:167]
WARNING: [Synth 8-151] case item 32'b00000000000000000000000000010000 is unreachable [C:/Users/User/Downloads/working-1July2021/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.srcs/sources_1/imports/sources_1/imports/new/axi_buf_send.v:364]
WARNING: [Synth 8-151] case item 32'b00000000000000000000000000010001 is unreachable [C:/Users/User/Downloads/working-1July2021/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.srcs/sources_1/imports/sources_1/imports/new/axi_buf_send.v:390]
WARNING: [Synth 8-151] case item 32'b00000000000000000000000000010010 is unreachable [C:/Users/User/Downloads/working-1July2021/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.srcs/sources_1/imports/sources_1/imports/new/axi_buf_send.v:413]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/User/Downloads/working-1July2021/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.srcs/sources_1/imports/sources_1/imports/new/axi_buf_send.v:330]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/User/Downloads/working-1July2021/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.srcs/sources_1/imports/sources_1/imports/new/axi_buf_send.v:117]
WARNING: [Synth 8-6014] Unused sequential element arp_count_reg was removed.  [C:/Users/User/Downloads/working-1July2021/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.srcs/sources_1/imports/sources_1/imports/new/axi_buf_send.v:135]
WARNING: [Synth 8-6014] Unused sequential element packet_length_reg was removed.  [C:/Users/User/Downloads/working-1July2021/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.srcs/sources_1/imports/sources_1/imports/new/axi_buf_send.v:165]
WARNING: [Synth 8-6014] Unused sequential element arp_packet_reg was removed. 
INFO: [Synth 8-256] done synthesizing module 'axi_buf_send' (1#1) [C:/Users/User/Downloads/working-1July2021/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.srcs/sources_1/imports/sources_1/imports/new/axi_buf_send.v:12]
INFO: [Synth 8-256] done synthesizing module 'udp_block_axi_buf_send_0_0' (2#1) [c:/Users/User/Downloads/working-1July2021/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.srcs/sources_1/bd/udp_block/ip/udp_block_axi_buf_send_0_0/synth/udp_block_axi_buf_send_0_0.v:57]
WARNING: [Synth 8-3331] design axi_buf_send has unconnected port axi_arp_data[31]
WARNING: [Synth 8-3331] design axi_buf_send has unconnected port axi_arp_data[30]
WARNING: [Synth 8-3331] design axi_buf_send has unconnected port axi_arp_data[29]
WARNING: [Synth 8-3331] design axi_buf_send has unconnected port axi_arp_data[28]
WARNING: [Synth 8-3331] design axi_buf_send has unconnected port axi_arp_data[27]
WARNING: [Synth 8-3331] design axi_buf_send has unconnected port axi_arp_data[26]
WARNING: [Synth 8-3331] design axi_buf_send has unconnected port axi_arp_data[25]
WARNING: [Synth 8-3331] design axi_buf_send has unconnected port axi_arp_data[24]
WARNING: [Synth 8-3331] design axi_buf_send has unconnected port axi_arp_data[23]
WARNING: [Synth 8-3331] design axi_buf_send has unconnected port axi_arp_data[22]
WARNING: [Synth 8-3331] design axi_buf_send has unconnected port axi_arp_data[21]
WARNING: [Synth 8-3331] design axi_buf_send has unconnected port axi_arp_data[20]
WARNING: [Synth 8-3331] design axi_buf_send has unconnected port axi_arp_data[19]
WARNING: [Synth 8-3331] design axi_buf_send has unconnected port axi_arp_data[18]
WARNING: [Synth 8-3331] design axi_buf_send has unconnected port axi_arp_data[17]
WARNING: [Synth 8-3331] design axi_buf_send has unconnected port axi_arp_data[16]
WARNING: [Synth 8-3331] design axi_buf_send has unconnected port axi_arp_data[15]
WARNING: [Synth 8-3331] design axi_buf_send has unconnected port axi_arp_data[14]
WARNING: [Synth 8-3331] design axi_buf_send has unconnected port axi_arp_data[13]
WARNING: [Synth 8-3331] design axi_buf_send has unconnected port axi_arp_data[12]
WARNING: [Synth 8-3331] design axi_buf_send has unconnected port axi_arp_data[11]
WARNING: [Synth 8-3331] design axi_buf_send has unconnected port axi_arp_data[10]
WARNING: [Synth 8-3331] design axi_buf_send has unconnected port axi_arp_data[9]
WARNING: [Synth 8-3331] design axi_buf_send has unconnected port axi_arp_data[8]
WARNING: [Synth 8-3331] design axi_buf_send has unconnected port axi_arp_data[7]
WARNING: [Synth 8-3331] design axi_buf_send has unconnected port axi_arp_data[6]
WARNING: [Synth 8-3331] design axi_buf_send has unconnected port axi_arp_data[5]
WARNING: [Synth 8-3331] design axi_buf_send has unconnected port axi_arp_data[4]
WARNING: [Synth 8-3331] design axi_buf_send has unconnected port axi_arp_data[3]
WARNING: [Synth 8-3331] design axi_buf_send has unconnected port axi_arp_data[2]
WARNING: [Synth 8-3331] design axi_buf_send has unconnected port axi_arp_data[1]
WARNING: [Synth 8-3331] design axi_buf_send has unconnected port axi_arp_data[0]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 404.852 ; gain = 117.703
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 404.852 ; gain = 117.703
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7k325tffg900-2
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 404.852 ; gain = 117.703
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7k325tffg900-2
INFO: [Synth 8-5546] ROM "ip_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "axi_state_ip" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5544] ROM "tx_axis_mac_tlast" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5545] ROM "axi_count" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "axi_count" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "axi_count" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "packet_count" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element ip_count_reg was removed.  [C:/Users/User/Downloads/working-1July2021/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.srcs/sources_1/imports/sources_1/imports/new/axi_buf_send.v:149]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 455.051 ; gain = 167.902
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 3     
	   2 Input      8 Bit       Adders := 3     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               48 Bit    Registers := 2     
	               32 Bit    Registers := 2     
	                8 Bit    Registers := 6     
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---RAMs : 
	               8K Bit         RAMs := 1     
+---Muxes : 
	   8 Input     32 Bit        Muxes := 2     
	   2 Input     32 Bit        Muxes := 6     
	   2 Input      8 Bit        Muxes := 7     
	   6 Input      8 Bit        Muxes := 1     
	   8 Input      8 Bit        Muxes := 1     
	  10 Input      4 Bit        Muxes := 1     
	  13 Input      4 Bit        Muxes := 1     
	   9 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 27    
	   8 Input      1 Bit        Muxes := 16    
	   6 Input      1 Bit        Muxes := 9     
	  10 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module axi_buf_send 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 3     
	   2 Input      8 Bit       Adders := 3     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               48 Bit    Registers := 2     
	               32 Bit    Registers := 2     
	                8 Bit    Registers := 6     
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---RAMs : 
	               8K Bit         RAMs := 1     
+---Muxes : 
	   8 Input     32 Bit        Muxes := 2     
	   2 Input     32 Bit        Muxes := 6     
	   2 Input      8 Bit        Muxes := 7     
	   6 Input      8 Bit        Muxes := 1     
	   8 Input      8 Bit        Muxes := 1     
	  10 Input      4 Bit        Muxes := 1     
	  13 Input      4 Bit        Muxes := 1     
	   9 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 27    
	   8 Input      1 Bit        Muxes := 16    
	   6 Input      1 Bit        Muxes := 9     
	  10 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 840 (col length:140)
BRAMs: 890 (col length: RAMB18 140 RAMB36 70)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-4471] merging register 'ip_count_reg[7:0]' into 'ip_count_reg[7:0]' [C:/Users/User/Downloads/working-1July2021/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.srcs/sources_1/imports/sources_1/imports/new/axi_buf_send.v:149]
WARNING: [Synth 8-6014] Unused sequential element ip_count_reg was removed.  [C:/Users/User/Downloads/working-1July2021/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.srcs/sources_1/imports/sources_1/imports/new/axi_buf_send.v:149]
INFO: [Synth 8-5546] ROM "packet_count" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "axi_count" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "axi_count" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "axi_count" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "axi_state_ip" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "ip_state" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element ip_count_reg was removed.  [C:/Users/User/Downloads/working-1July2021/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.srcs/sources_1/imports/sources_1/imports/new/axi_buf_send.v:149]
WARNING: [Synth 8-3331] design axi_buf_send has unconnected port axi_arp_data[31]
WARNING: [Synth 8-3331] design axi_buf_send has unconnected port axi_arp_data[30]
WARNING: [Synth 8-3331] design axi_buf_send has unconnected port axi_arp_data[29]
WARNING: [Synth 8-3331] design axi_buf_send has unconnected port axi_arp_data[28]
WARNING: [Synth 8-3331] design axi_buf_send has unconnected port axi_arp_data[27]
WARNING: [Synth 8-3331] design axi_buf_send has unconnected port axi_arp_data[26]
WARNING: [Synth 8-3331] design axi_buf_send has unconnected port axi_arp_data[25]
WARNING: [Synth 8-3331] design axi_buf_send has unconnected port axi_arp_data[24]
WARNING: [Synth 8-3331] design axi_buf_send has unconnected port axi_arp_data[23]
WARNING: [Synth 8-3331] design axi_buf_send has unconnected port axi_arp_data[22]
WARNING: [Synth 8-3331] design axi_buf_send has unconnected port axi_arp_data[21]
WARNING: [Synth 8-3331] design axi_buf_send has unconnected port axi_arp_data[20]
WARNING: [Synth 8-3331] design axi_buf_send has unconnected port axi_arp_data[19]
WARNING: [Synth 8-3331] design axi_buf_send has unconnected port axi_arp_data[18]
WARNING: [Synth 8-3331] design axi_buf_send has unconnected port axi_arp_data[17]
WARNING: [Synth 8-3331] design axi_buf_send has unconnected port axi_arp_data[16]
WARNING: [Synth 8-3331] design axi_buf_send has unconnected port axi_arp_data[15]
WARNING: [Synth 8-3331] design axi_buf_send has unconnected port axi_arp_data[14]
WARNING: [Synth 8-3331] design axi_buf_send has unconnected port axi_arp_data[13]
WARNING: [Synth 8-3331] design axi_buf_send has unconnected port axi_arp_data[12]
WARNING: [Synth 8-3331] design axi_buf_send has unconnected port axi_arp_data[11]
WARNING: [Synth 8-3331] design axi_buf_send has unconnected port axi_arp_data[10]
WARNING: [Synth 8-3331] design axi_buf_send has unconnected port axi_arp_data[9]
WARNING: [Synth 8-3331] design axi_buf_send has unconnected port axi_arp_data[8]
WARNING: [Synth 8-3331] design axi_buf_send has unconnected port axi_arp_data[7]
WARNING: [Synth 8-3331] design axi_buf_send has unconnected port axi_arp_data[6]
WARNING: [Synth 8-3331] design axi_buf_send has unconnected port axi_arp_data[5]
WARNING: [Synth 8-3331] design axi_buf_send has unconnected port axi_arp_data[4]
WARNING: [Synth 8-3331] design axi_buf_send has unconnected port axi_arp_data[3]
WARNING: [Synth 8-3331] design axi_buf_send has unconnected port axi_arp_data[2]
WARNING: [Synth 8-3331] design axi_buf_send has unconnected port axi_arp_data[1]
WARNING: [Synth 8-3331] design axi_buf_send has unconnected port axi_arp_data[0]
INFO: [Synth 8-3886] merging instance 'inst/axi_state_arp_reg[2]' (FDE) to 'inst/axi_state_arp_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/axi_state_arp_reg[3]' (FDE) to 'inst/axi_state_arp_reg[1]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\inst/axi_state_ip_reg[3] )
INFO: [Synth 8-3332] Sequential element (inst/axi_state_ip_reg[3]) is unused and will be removed from module udp_block_axi_buf_send_0_0.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:12 ; elapsed = 00:00:11 . Memory (MB): peak = 628.605 ; gain = 341.457
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Distributed RAM: Preliminary Mapping  Report (see note below)
+---------------------------+--------------------+-----------+----------------------+------------------------------+
|Module Name                | RTL Object         | Inference | Size (Depth x Width) | Primitives                   | 
+---------------------------+--------------------+-----------+----------------------+------------------------------+
|udp_block_axi_buf_send_0_0 | inst/ip_packet_reg | Implied   | 256 x 32             | RAM64X1D x 16  RAM64M x 80   | 
+---------------------------+--------------------+-----------+----------------------+------------------------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 628.605 ; gain = 341.457
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-3332] Sequential element (inst/packet_count_reg[5]) is unused and will be removed from module udp_block_axi_buf_send_0_0.
INFO: [Synth 8-3332] Sequential element (inst/packet_count_reg[7]) is unused and will be removed from module udp_block_axi_buf_send_0_0.
INFO: [Synth 8-3332] Sequential element (inst/packet_count_reg[6]) is unused and will be removed from module udp_block_axi_buf_send_0_0.
INFO: [Synth 8-3332] Sequential element (inst/packet_count_reg[2]) is unused and will be removed from module udp_block_axi_buf_send_0_0.
INFO: [Synth 8-3332] Sequential element (inst/packet_count_reg[1]) is unused and will be removed from module udp_block_axi_buf_send_0_0.
INFO: [Synth 8-3332] Sequential element (inst/packet_count_reg[0]) is unused and will be removed from module udp_block_axi_buf_send_0_0.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 628.605 ; gain = 341.457
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:13 ; elapsed = 00:00:12 . Memory (MB): peak = 628.605 ; gain = 341.457
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:13 ; elapsed = 00:00:12 . Memory (MB): peak = 628.605 ; gain = 341.457
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 628.605 ; gain = 341.457
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 628.605 ; gain = 341.457
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 628.605 ; gain = 341.457
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 628.605 ; gain = 341.457
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |CARRY4   |    42|
|2     |LUT1     |    95|
|3     |LUT2     |    77|
|4     |LUT3     |    47|
|5     |LUT4     |    31|
|6     |LUT5     |    37|
|7     |LUT6     |   230|
|8     |MUXF7    |     3|
|9     |RAM64M   |    50|
|10    |RAM64X1D |    10|
|11    |FDRE     |   209|
+------+---------+------+

Report Instance Areas: 
+------+---------+-------------+------+
|      |Instance |Module       |Cells |
+------+---------+-------------+------+
|1     |top      |             |   831|
|2     |  inst   |axi_buf_send |   831|
+------+---------+-------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 628.605 ; gain = 341.457
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 73 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 628.605 ; gain = 341.457
Synthesis Optimization Complete : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 628.605 ; gain = 341.457
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 102 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 60 instances were transformed.
  RAM64M => RAM64M (RAMD64E, RAMD64E, RAMD64E, RAMD64E): 50 instances
  RAM64X1D => RAM64X1D (RAMD64E, RAMD64E): 10 instances

41 Infos, 73 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:16 ; elapsed = 00:00:19 . Memory (MB): peak = 678.297 ; gain = 394.273
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Common 17-1381] The checkpoint 'C:/Users/User/Downloads/working-1July2021/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.runs/udp_block_axi_buf_send_0_0_synth_1/udp_block_axi_buf_send_0_0.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 1177.441 ; gain = 499.145
INFO: [Common 17-1381] The checkpoint 'C:/Users/User/Downloads/working-1July2021/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.runs/udp_block_axi_buf_send_0_0_synth_1/udp_block_axi_buf_send_0_0.dcp' has been generated.
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.058 . Memory (MB): peak = 1182.508 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Mon Jul  5 16:38:31 2021...
