

================================================================
== Vitis HLS Report for 'kernel_stage3_1'
================================================================
* Date:           Fri Nov 10 02:19:08 2023

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        proj_kernel_EMO
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu250-figd2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+-----------+------------+
    |  Clock |  Target  | Estimated | Uncertainty|
    +--------+----------+-----------+------------+
    |ap_clk  |  50.00 ns|  36.811 ns|    13.50 ns|
    +--------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +----------------------------------+----------------------+---------+---------------+-----------+-------------+---------+---------------+---------+
        |                                  |                      |     Latency (cycles)    |    Latency (absolute)   |         Interval        | Pipeline|
        |             Instance             |        Module        |   min   |      max      |    min    |     max     |   min   |      max      |   Type  |
        +----------------------------------+----------------------+---------+---------------+-----------+-------------+---------+---------------+---------+
        |grp_LayerNorm_clone_1_fu_978      |LayerNorm_clone_1     |    75407|          75407|   3.770 ms|     3.770 ms|    75407|          75407|       no|
        |grp_Pointwise_conv_1_fu_996       |Pointwise_conv_1      |     1687|      885104647|  84.350 us|   44.255 sec|     1687|      885104647|       no|
        |grp_generic_erf_double_s_fu_1021  |generic_erf_double_s  |       29|             29|   1.450 us|     1.450 us|        1|              1|      yes|
        |grp_DW_conv_1_fu_1026             |DW_conv_1             |     3986|  3730613510417|   0.199 ms|  1.9e+05 sec|     3986|  3730613510417|       no|
        |grp_BatchNorm_1_fu_1059           |BatchNorm_1           |     8743|        9847047|   0.437 ms|    0.492 sec|     8743|        9847047|       no|
        |grp_SiLU_1_fu_1081                |SiLU_1                |        ?|              ?|          ?|            ?|        ?|              ?|       no|
        |grp_Pointwise_conv_2_fu_1100      |Pointwise_conv_2      |    68212|     1251790852|   3.411 ms|   62.590 sec|    68212|     1251790852|       no|
        |grp_split_data_to7_228_fu_1121    |split_data_to7_228    |      571|            571|  28.550 us|    28.550 us|      571|            571|       no|
        |grp_split_data_to7_227_fu_1135    |split_data_to7_227    |    89611|          89611|   4.481 ms|     4.481 ms|    89611|          89611|       no|
        |grp_split_data_to7_226_fu_1149    |split_data_to7_226    |     1131|           1131|  56.550 us|    56.550 us|     1131|           1131|       no|
        |grp_split_data_to7_225_fu_1163    |split_data_to7_225    |   134411|         134411|   6.721 ms|     6.721 ms|   134411|         134411|       no|
        |grp_split_data_to7_1_fu_1177      |split_data_to7_1      |     1691|           1691|  84.550 us|    84.550 us|     1691|           1691|       no|
        |grp_split_data_to7_224_fu_1191    |split_data_to7_224    |    42011|          42011|   2.101 ms|     2.101 ms|    42011|          42011|       no|
        |grp_split_data_to7_2_fu_1205      |split_data_to7_2      |   134411|         134411|   6.721 ms|     6.721 ms|   134411|         134411|       no|
        |grp_kernel_attention_3_1_fu_1219  |kernel_attention_3_1  |        ?|              ?|          ?|            ?|        ?|              ?|       no|
        |grp_DW_conv_3_fu_1258             |DW_conv_3             |     9801|        1269101|   0.490 ms|    63.455 ms|     9801|        1269101|       no|
        |grp_BatchNorm_2_fu_1269           |BatchNorm_2           |   157921|         157921|   7.896 ms|     7.896 ms|   157921|         157921|       no|
        |grp_Compute_skip_1_fu_1283        |Compute_skip_1        |     1595|        1843995|  79.750 us|    92.200 ms|     1595|        1843995|       no|
        |grp_Pointwise_conv_3_fu_1302      |Pointwise_conv_3      |  4249281|        4249281|  0.212 sec|    0.212 sec|  4249281|        4249281|       no|
        |grp_Compute_skip_2_fu_1313        |Compute_skip_2        |    15693|          15693|   0.785 ms|     0.785 ms|    15693|          15693|       no|
        |grp_clear_data_3_1_fu_1324        |clear_data_3_1        |   343455|         343455|  17.173 ms|    17.173 ms|   343455|         343455|       no|
        |grp_kernel_attention_3_2_fu_1357  |kernel_attention_3_2  |        ?|              ?|          ?|            ?|        ?|              ?|       no|
        |grp_Compute_skip_3_fu_1396        |Compute_skip_3        |    15693|          15693|   0.785 ms|     0.785 ms|    15693|          15693|       no|
        |grp_Compute_skip_4_fu_1405        |Compute_skip_4        |    15699|          15699|   0.785 ms|     0.785 ms|    15699|          15699|       no|
        +----------------------------------+----------------------+---------+---------------+-----------+-------------+---------+---------------+---------+

        * Loop: 
        +------------------+---------+---------+----------+-----------+-----------+--------+----------+
        |                  |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip  |          |
        |     Loop Name    |   min   |   max   |  Latency |  achieved |   target  |  Count | Pipelined|
        +------------------+---------+---------+----------+-----------+-----------+--------+----------+
        |- VITIS_LOOP_8_1  |   225844|   225844|        54|          1|          1|  225792|       yes|
        +------------------+---------+---------+----------+-----------+-----------+--------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+------+
|         Name        | BRAM_18K|  DSP  |    FF   |   LUT   | URAM |
+---------------------+---------+-------+---------+---------+------+
|DSP                  |        -|      -|        -|        -|     -|
|Expression           |        -|      -|        0|      176|     -|
|FIFO                 |        -|      -|        -|        -|     -|
|Instance             |        5|    773|   161193|   164982|     -|
|Memory               |      586|      -|      448|      910|     0|
|Multiplexer          |        -|      -|        -|    11035|     -|
|Register             |        -|      -|      787|       64|     -|
+---------------------+---------+-------+---------+---------+------+
|Total                |      591|    773|   162428|   177167|     0|
+---------------------+---------+-------+---------+---------+------+
|Available SLR        |     1344|   3072|   864000|   432000|   320|
+---------------------+---------+-------+---------+---------+------+
|Utilization SLR (%)  |       43|     25|       18|       41|     0|
+---------------------+---------+-------+---------+---------+------+
|Available            |     5376|  12288|  3456000|  1728000|  1280|
+---------------------+---------+-------+---------+---------+------+
|Utilization (%)      |       10|      6|        4|       10|     0|
+---------------------+---------+-------+---------+---------+------+

+ Detail: 
    * Instance: 
    +--------------------------------------+--------------------------------+---------+-----+-------+-------+-----+
    |               Instance               |             Module             | BRAM_18K| DSP |   FF  |  LUT  | URAM|
    +--------------------------------------+--------------------------------+---------+-----+-------+-------+-----+
    |grp_BatchNorm_1_fu_1059               |BatchNorm_1                     |        0|   20|   2057|   3735|    0|
    |grp_BatchNorm_2_fu_1269               |BatchNorm_2                     |        0|   16|   1321|   2517|    0|
    |grp_Compute_skip_1_fu_1283            |Compute_skip_1                  |        0|    6|    988|   1466|    0|
    |grp_Compute_skip_2_fu_1313            |Compute_skip_2                  |        0|    3|    293|   1214|    0|
    |grp_Compute_skip_3_fu_1396            |Compute_skip_3                  |        0|    3|    762|   1209|    0|
    |grp_Compute_skip_4_fu_1405            |Compute_skip_4                  |        0|    3|    665|   1267|    0|
    |grp_DW_conv_1_fu_1026                 |DW_conv_1                       |        0|   17|   4277|   4735|    0|
    |grp_DW_conv_3_fu_1258                 |DW_conv_3                       |        0|    5|    608|   1519|    0|
    |grp_LayerNorm_clone_1_fu_978          |LayerNorm_clone_1               |        0|   20|  79104|  31381|    0|
    |grp_Pointwise_conv_1_fu_996           |Pointwise_conv_1                |        0|   13|    821|   1647|    0|
    |grp_Pointwise_conv_2_fu_1100          |Pointwise_conv_2                |        0|    9|    679|   1344|    0|
    |grp_Pointwise_conv_3_fu_1302          |Pointwise_conv_3                |        0|    6|    724|   1209|    0|
    |grp_SiLU_1_fu_1081                    |SiLU_1                          |        0|   13|    645|   1564|    0|
    |grp_clear_data_3_1_fu_1324            |clear_data_3_1                  |        0|    0|   2397|   3589|    0|
    |dadd_64ns_64ns_64_1_full_dsp_1_U4415  |dadd_64ns_64ns_64_1_full_dsp_1  |        0|    3|      0|    708|    0|
    |fmul_32ns_32ns_32_1_max_dsp_1_U4411   |fmul_32ns_32ns_32_1_max_dsp_1   |        0|    3|      0|     77|    0|
    |fpext_32ns_64_1_no_dsp_1_U4413        |fpext_32ns_64_1_no_dsp_1        |        0|    0|      0|      0|    0|
    |fpext_32ns_64_1_no_dsp_1_U4414        |fpext_32ns_64_1_no_dsp_1        |        0|    0|      0|      0|    0|
    |fptrunc_64ns_32_1_no_dsp_1_U4412      |fptrunc_64ns_32_1_no_dsp_1      |        0|    0|      0|      0|    0|
    |grp_kernel_attention_3_1_fu_1219      |kernel_attention_3_1            |        0|   70|  22647|  32555|    0|
    |grp_kernel_attention_3_2_fu_1357      |kernel_attention_3_2            |        5|  563|  42050|  70005|    0|
    |grp_split_data_to7_1_fu_1177          |split_data_to7_1                |        0|    0|    155|    431|    0|
    |grp_split_data_to7_2_fu_1205          |split_data_to7_2                |        0|    0|    174|    506|    0|
    |grp_split_data_to7_224_fu_1191        |split_data_to7_224              |        0|    0|    170|    480|    0|
    |grp_split_data_to7_225_fu_1163        |split_data_to7_225              |        0|    0|    176|    494|    0|
    |grp_split_data_to7_226_fu_1149        |split_data_to7_226              |        0|    0|    155|    425|    0|
    |grp_split_data_to7_227_fu_1135        |split_data_to7_227              |        0|    0|    173|    487|    0|
    |grp_split_data_to7_228_fu_1121        |split_data_to7_228              |        0|    0|    152|    418|    0|
    +--------------------------------------+--------------------------------+---------+-----+-------+-------+-----+
    |Total                                 |                                |        5|  773| 161193| 164982|    0|
    +--------------------------------------+--------------------------------+---------+-----+-------+-------+-----+

    * DSP: 
    N/A

    * Memory: 
    +-----------------------+---------------------------------------------------+---------+----+----+-----+-------+-----+------+-------------+
    |         Memory        |                       Module                      | BRAM_18K| FF | LUT| URAM| Words | Bits| Banks| W*Bits*Banks|
    +-----------------------+---------------------------------------------------+---------+----+----+-----+-------+-----+------+-------------+
    |bias1_l1_U             |kernel_stage3_1_bias1_l1_RAM_AUTO_1R1W             |        1|   0|   0|    0|    160|   32|     1|         5120|
    |bias1_l2_U             |kernel_stage3_1_bias1_l1_RAM_AUTO_1R1W             |        1|   0|   0|    0|    160|   32|     1|         5120|
    |bias1_l3_U             |kernel_stage3_1_bias1_l1_RAM_AUTO_1R1W             |        1|   0|   0|    0|    160|   32|     1|         5120|
    |bias1_l4_U             |kernel_stage3_1_bias1_l1_RAM_AUTO_1R1W             |        1|   0|   0|    0|    160|   32|     1|         5120|
    |bias1_l5_U             |kernel_stage3_1_bias1_l1_RAM_AUTO_1R1W             |        1|   0|   0|    0|    160|   32|     1|         5120|
    |bias1_l6_U             |kernel_stage3_1_bias1_l1_RAM_AUTO_1R1W             |        1|   0|   0|    0|    160|   32|     1|         5120|
    |bias1_l7_U             |kernel_stage3_1_bias1_l1_RAM_AUTO_1R1W             |        1|   0|   0|    0|    160|   32|     1|         5120|
    |bias2_l1_U             |kernel_stage3_1_bias2_l1_RAM_AUTO_1R1W             |        1|   0|   0|    0|    240|   32|     1|         7680|
    |bias2_l2_U             |kernel_stage3_1_bias2_l1_RAM_AUTO_1R1W             |        1|   0|   0|    0|    240|   32|     1|         7680|
    |bias2_l3_U             |kernel_stage3_1_bias2_l1_RAM_AUTO_1R1W             |        1|   0|   0|    0|    240|   32|     1|         7680|
    |bias2_l4_U             |kernel_stage3_1_bias2_l1_RAM_AUTO_1R1W             |        1|   0|   0|    0|    240|   32|     1|         7680|
    |bias2_l5_U             |kernel_stage3_1_bias2_l1_RAM_AUTO_1R1W             |        1|   0|   0|    0|    240|   32|     1|         7680|
    |bias2_l6_U             |kernel_stage3_1_bias2_l1_RAM_AUTO_1R1W             |        1|   0|   0|    0|    240|   32|     1|         7680|
    |bias2_l7_U             |kernel_stage3_1_bias2_l1_RAM_AUTO_1R1W             |        1|   0|   0|    0|    240|   32|     1|         7680|
    |dw_norm_1_weight_l1_U  |kernel_stage3_1_bias2_l1_RAM_AUTO_1R1W             |        1|   0|   0|    0|    240|   32|     1|         7680|
    |dw_norm_1_weight_l2_U  |kernel_stage3_1_bias2_l1_RAM_AUTO_1R1W             |        1|   0|   0|    0|    240|   32|     1|         7680|
    |dw_norm_1_weight_l3_U  |kernel_stage3_1_bias2_l1_RAM_AUTO_1R1W             |        1|   0|   0|    0|    240|   32|     1|         7680|
    |dw_norm_1_weight_l4_U  |kernel_stage3_1_bias2_l1_RAM_AUTO_1R1W             |        1|   0|   0|    0|    240|   32|     1|         7680|
    |dw_norm_1_weight_l5_U  |kernel_stage3_1_bias2_l1_RAM_AUTO_1R1W             |        1|   0|   0|    0|    240|   32|     1|         7680|
    |dw_norm_1_weight_l6_U  |kernel_stage3_1_bias2_l1_RAM_AUTO_1R1W             |        1|   0|   0|    0|    240|   32|     1|         7680|
    |dw_norm_1_weight_l7_U  |kernel_stage3_1_bias2_l1_RAM_AUTO_1R1W             |        1|   0|   0|    0|    240|   32|     1|         7680|
    |dw_norm_1_bias_l1_U    |kernel_stage3_1_bias2_l1_RAM_AUTO_1R1W             |        1|   0|   0|    0|    240|   32|     1|         7680|
    |dw_norm_1_bias_l2_U    |kernel_stage3_1_bias2_l1_RAM_AUTO_1R1W             |        1|   0|   0|    0|    240|   32|     1|         7680|
    |dw_norm_1_bias_l3_U    |kernel_stage3_1_bias2_l1_RAM_AUTO_1R1W             |        1|   0|   0|    0|    240|   32|     1|         7680|
    |dw_norm_1_bias_l4_U    |kernel_stage3_1_bias2_l1_RAM_AUTO_1R1W             |        1|   0|   0|    0|    240|   32|     1|         7680|
    |dw_norm_1_bias_l5_U    |kernel_stage3_1_bias2_l1_RAM_AUTO_1R1W             |        1|   0|   0|    0|    240|   32|     1|         7680|
    |dw_norm_1_bias_l6_U    |kernel_stage3_1_bias2_l1_RAM_AUTO_1R1W             |        1|   0|   0|    0|    240|   32|     1|         7680|
    |dw_norm_1_bias_l7_U    |kernel_stage3_1_bias2_l1_RAM_AUTO_1R1W             |        1|   0|   0|    0|    240|   32|     1|         7680|
    |dw_norm_1_mean_l1_U    |kernel_stage3_1_bias2_l1_RAM_AUTO_1R1W             |        1|   0|   0|    0|    240|   32|     1|         7680|
    |dw_norm_1_mean_l2_U    |kernel_stage3_1_bias2_l1_RAM_AUTO_1R1W             |        1|   0|   0|    0|    240|   32|     1|         7680|
    |dw_norm_1_mean_l3_U    |kernel_stage3_1_bias2_l1_RAM_AUTO_1R1W             |        1|   0|   0|    0|    240|   32|     1|         7680|
    |dw_norm_1_mean_l4_U    |kernel_stage3_1_bias2_l1_RAM_AUTO_1R1W             |        1|   0|   0|    0|    240|   32|     1|         7680|
    |dw_norm_1_mean_l5_U    |kernel_stage3_1_bias2_l1_RAM_AUTO_1R1W             |        1|   0|   0|    0|    240|   32|     1|         7680|
    |dw_norm_1_mean_l6_U    |kernel_stage3_1_bias2_l1_RAM_AUTO_1R1W             |        1|   0|   0|    0|    240|   32|     1|         7680|
    |dw_norm_1_mean_l7_U    |kernel_stage3_1_bias2_l1_RAM_AUTO_1R1W             |        1|   0|   0|    0|    240|   32|     1|         7680|
    |dw_norm_1_var_l1_U     |kernel_stage3_1_bias2_l1_RAM_AUTO_1R1W             |        1|   0|   0|    0|    240|   32|     1|         7680|
    |dw_norm_1_var_l2_U     |kernel_stage3_1_bias2_l1_RAM_AUTO_1R1W             |        1|   0|   0|    0|    240|   32|     1|         7680|
    |dw_norm_1_var_l3_U     |kernel_stage3_1_bias2_l1_RAM_AUTO_1R1W             |        1|   0|   0|    0|    240|   32|     1|         7680|
    |dw_norm_1_var_l4_U     |kernel_stage3_1_bias2_l1_RAM_AUTO_1R1W             |        1|   0|   0|    0|    240|   32|     1|         7680|
    |dw_norm_1_var_l5_U     |kernel_stage3_1_bias2_l1_RAM_AUTO_1R1W             |        1|   0|   0|    0|    240|   32|     1|         7680|
    |dw_norm_1_var_l6_U     |kernel_stage3_1_bias2_l1_RAM_AUTO_1R1W             |        1|   0|   0|    0|    240|   32|     1|         7680|
    |dw_norm_1_var_l7_U     |kernel_stage3_1_bias2_l1_RAM_AUTO_1R1W             |        1|   0|   0|    0|    240|   32|     1|         7680|
    |dw_conv_1_filter_l1_U  |kernel_stage3_1_dw_conv_1_filter_l1_RAM_AUTO_1R1W  |       16|   0|   0|    0|   6000|   32|     1|       192000|
    |dw_conv_1_filter_l2_U  |kernel_stage3_1_dw_conv_1_filter_l1_RAM_AUTO_1R1W  |       16|   0|   0|    0|   6000|   32|     1|       192000|
    |dw_conv_1_filter_l3_U  |kernel_stage3_1_dw_conv_1_filter_l1_RAM_AUTO_1R1W  |       16|   0|   0|    0|   6000|   32|     1|       192000|
    |dw_conv_1_filter_l4_U  |kernel_stage3_1_dw_conv_1_filter_l1_RAM_AUTO_1R1W  |       16|   0|   0|    0|   6000|   32|     1|       192000|
    |dw_conv_1_filter_l5_U  |kernel_stage3_1_dw_conv_1_filter_l1_RAM_AUTO_1R1W  |       16|   0|   0|    0|   6000|   32|     1|       192000|
    |dw_conv_1_filter_l6_U  |kernel_stage3_1_dw_conv_1_filter_l1_RAM_AUTO_1R1W  |       16|   0|   0|    0|   6000|   32|     1|       192000|
    |dw_conv_1_filter_l7_U  |kernel_stage3_1_dw_conv_1_filter_l1_RAM_AUTO_1R1W  |       16|   0|   0|    0|   6000|   32|     1|       192000|
    |iRMB_out1_U            |kernel_stage3_1_iRMB_out1_RAM_AUTO_1R1W            |       16|   0|   0|    0|  15680|   32|     1|       501760|
    |iRMB_out2_U            |kernel_stage3_1_iRMB_out1_RAM_AUTO_1R1W            |       16|   0|   0|    0|  15680|   32|     1|       501760|
    |iRMB_out3_U            |kernel_stage3_1_iRMB_out1_RAM_AUTO_1R1W            |       16|   0|   0|    0|  15680|   32|     1|       501760|
    |iRMB_out4_U            |kernel_stage3_1_iRMB_out1_RAM_AUTO_1R1W            |       16|   0|   0|    0|  15680|   32|     1|       501760|
    |iRMB_out5_U            |kernel_stage3_1_iRMB_out1_RAM_AUTO_1R1W            |       16|   0|   0|    0|  15680|   32|     1|       501760|
    |iRMB_out6_U            |kernel_stage3_1_iRMB_out1_RAM_AUTO_1R1W            |       16|   0|   0|    0|  15680|   32|     1|       501760|
    |kernel1_l1_U           |kernel_stage3_1_kernel1_l1_RAM_AUTO_1R1W           |       16|   0|   0|    0|  12800|   32|     1|       409600|
    |kernel1_l2_U           |kernel_stage3_1_kernel1_l1_RAM_AUTO_1R1W           |       16|   0|   0|    0|  12800|   32|     1|       409600|
    |kernel1_l3_U           |kernel_stage3_1_kernel1_l1_RAM_AUTO_1R1W           |       16|   0|   0|    0|  12800|   32|     1|       409600|
    |kernel1_l4_U           |kernel_stage3_1_kernel1_l1_RAM_AUTO_1R1W           |       16|   0|   0|    0|  12800|   32|     1|       409600|
    |kernel1_l5_U           |kernel_stage3_1_kernel1_l1_RAM_AUTO_1R1W           |       16|   0|   0|    0|  12800|   32|     1|       409600|
    |kernel1_l6_U           |kernel_stage3_1_kernel1_l1_RAM_AUTO_1R1W           |       16|   0|   0|    0|  12800|   32|     1|       409600|
    |kernel1_l7_U           |kernel_stage3_1_kernel1_l1_RAM_AUTO_1R1W           |       16|   0|   0|    0|  12800|   32|     1|       409600|
    |norm1_weight_l1_U      |kernel_stage3_1_norm1_weight_l1_RAM_AUTO_1R1W      |        0|  32|  65|    0|     80|   32|     1|         2560|
    |norm1_weight_l2_U      |kernel_stage3_1_norm1_weight_l1_RAM_AUTO_1R1W      |        0|  32|  65|    0|     80|   32|     1|         2560|
    |norm1_weight_l3_U      |kernel_stage3_1_norm1_weight_l1_RAM_AUTO_1R1W      |        0|  32|  65|    0|     80|   32|     1|         2560|
    |norm1_weight_l4_U      |kernel_stage3_1_norm1_weight_l1_RAM_AUTO_1R1W      |        0|  32|  65|    0|     80|   32|     1|         2560|
    |norm1_weight_l5_U      |kernel_stage3_1_norm1_weight_l1_RAM_AUTO_1R1W      |        0|  32|  65|    0|     80|   32|     1|         2560|
    |norm1_weight_l6_U      |kernel_stage3_1_norm1_weight_l1_RAM_AUTO_1R1W      |        0|  32|  65|    0|     80|   32|     1|         2560|
    |norm1_weight_l7_U      |kernel_stage3_1_norm1_weight_l1_RAM_AUTO_1R1W      |        0|  32|  65|    0|     80|   32|     1|         2560|
    |norm1_bias_l1_U        |kernel_stage3_1_norm1_weight_l1_RAM_AUTO_1R1W      |        0|  32|  65|    0|     80|   32|     1|         2560|
    |norm1_bias_l2_U        |kernel_stage3_1_norm1_weight_l1_RAM_AUTO_1R1W      |        0|  32|  65|    0|     80|   32|     1|         2560|
    |norm1_bias_l3_U        |kernel_stage3_1_norm1_weight_l1_RAM_AUTO_1R1W      |        0|  32|  65|    0|     80|   32|     1|         2560|
    |norm1_bias_l4_U        |kernel_stage3_1_norm1_weight_l1_RAM_AUTO_1R1W      |        0|  32|  65|    0|     80|   32|     1|         2560|
    |norm1_bias_l5_U        |kernel_stage3_1_norm1_weight_l1_RAM_AUTO_1R1W      |        0|  32|  65|    0|     80|   32|     1|         2560|
    |norm1_bias_l6_U        |kernel_stage3_1_norm1_weight_l1_RAM_AUTO_1R1W      |        0|  32|  65|    0|     80|   32|     1|         2560|
    |norm1_bias_l7_U        |kernel_stage3_1_norm1_weight_l1_RAM_AUTO_1R1W      |        0|  32|  65|    0|     80|   32|     1|         2560|
    |proj_1_weight_l1_U     |kernel_stage3_1_proj_1_weight_l1_RAM_AUTO_1R1W     |       16|   0|   0|    0|  19200|   32|     1|       614400|
    |proj_1_weight_l2_U     |kernel_stage3_1_proj_1_weight_l1_RAM_AUTO_1R1W     |       16|   0|   0|    0|  19200|   32|     1|       614400|
    |proj_1_weight_l3_U     |kernel_stage3_1_proj_1_weight_l1_RAM_AUTO_1R1W     |       16|   0|   0|    0|  19200|   32|     1|       614400|
    |proj_1_weight_l4_U     |kernel_stage3_1_proj_1_weight_l1_RAM_AUTO_1R1W     |       16|   0|   0|    0|  19200|   32|     1|       614400|
    |proj_1_weight_l5_U     |kernel_stage3_1_proj_1_weight_l1_RAM_AUTO_1R1W     |       16|   0|   0|    0|  19200|   32|     1|       614400|
    |proj_1_weight_l6_U     |kernel_stage3_1_proj_1_weight_l1_RAM_AUTO_1R1W     |       16|   0|   0|    0|  19200|   32|     1|       614400|
    |proj_1_weight_l7_U     |kernel_stage3_1_proj_1_weight_l1_RAM_AUTO_1R1W     |       16|   0|   0|    0|  19200|   32|     1|       614400|
    |kernel2_l1_U           |kernel_stage3_1_proj_1_weight_l1_RAM_AUTO_1R1W     |       16|   0|   0|    0|  19200|   32|     1|       614400|
    |kernel2_l2_U           |kernel_stage3_1_proj_1_weight_l1_RAM_AUTO_1R1W     |       16|   0|   0|    0|  19200|   32|     1|       614400|
    |kernel2_l3_U           |kernel_stage3_1_proj_1_weight_l1_RAM_AUTO_1R1W     |       16|   0|   0|    0|  19200|   32|     1|       614400|
    |kernel2_l4_U           |kernel_stage3_1_proj_1_weight_l1_RAM_AUTO_1R1W     |       16|   0|   0|    0|  19200|   32|     1|       614400|
    |kernel2_l5_U           |kernel_stage3_1_proj_1_weight_l1_RAM_AUTO_1R1W     |       16|   0|   0|    0|  19200|   32|     1|       614400|
    |kernel2_l6_U           |kernel_stage3_1_proj_1_weight_l1_RAM_AUTO_1R1W     |       16|   0|   0|    0|  19200|   32|     1|       614400|
    |kernel2_l7_U           |kernel_stage3_1_proj_1_weight_l1_RAM_AUTO_1R1W     |       16|   0|   0|    0|  19200|   32|     1|       614400|
    +-----------------------+---------------------------------------------------+---------+----+----+-----+-------+-----+------+-------------+
    |Total                  |                                                   |      586| 448| 910|    0| 505120| 2880|    90|     16163840|
    +-----------------------+---------------------------------------------------+---------+----+----+-----+-------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+----+---+----+------------+------------+
    |       Variable Name       | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+----+---+----+------------+------------+
    |add_ln10_fu_1480_p2        |         +|   0|  0|  71|          64|          64|
    |add_ln12_fu_1505_p2        |         +|   0|  0|  71|          64|          64|
    |add_ln8_fu_1530_p2         |         +|   0|  0|  26|          19|           2|
    |ap_block_pp0_stage0_01001  |        or|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage0_11001  |        or|   0|  0|   2|           1|           1|
    |ap_enable_pp0              |       xor|   0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1    |       xor|   0|  0|   2|           2|           1|
    +---------------------------+----------+----+---+----+------------+------------+
    |Total                      |          |   0|  0| 176|         152|         135|
    +---------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------------------------------+-----+-----------+-----+-----------+
    |                       Name                       | LUT | Input Size| Bits| Total Bits|
    +--------------------------------------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm                                         |  780|        148|    1|        148|
    |ap_enable_reg_pp0_iter1                           |    9|          2|    1|          2|
    |ap_enable_reg_pp0_iter53                          |    9|          2|    1|          2|
    |bias1_l1_address0                                 |   14|          3|    8|         24|
    |bias1_l1_ce0                                      |   14|          3|    1|          3|
    |bias1_l1_we0                                      |    9|          2|    1|          2|
    |bias1_l2_address0                                 |   14|          3|    8|         24|
    |bias1_l2_ce0                                      |   14|          3|    1|          3|
    |bias1_l2_we0                                      |    9|          2|    1|          2|
    |bias1_l3_address0                                 |   14|          3|    8|         24|
    |bias1_l3_ce0                                      |   14|          3|    1|          3|
    |bias1_l3_we0                                      |    9|          2|    1|          2|
    |bias1_l4_address0                                 |   14|          3|    8|         24|
    |bias1_l4_ce0                                      |   14|          3|    1|          3|
    |bias1_l4_we0                                      |    9|          2|    1|          2|
    |bias1_l5_address0                                 |   14|          3|    8|         24|
    |bias1_l5_ce0                                      |   14|          3|    1|          3|
    |bias1_l5_we0                                      |    9|          2|    1|          2|
    |bias1_l6_address0                                 |   14|          3|    8|         24|
    |bias1_l6_ce0                                      |   14|          3|    1|          3|
    |bias1_l6_we0                                      |    9|          2|    1|          2|
    |bias1_l7_address0                                 |   14|          3|    8|         24|
    |bias1_l7_ce0                                      |   14|          3|    1|          3|
    |bias1_l7_we0                                      |    9|          2|    1|          2|
    |bias2_l1_address0                                 |   14|          3|    8|         24|
    |bias2_l1_ce0                                      |   14|          3|    1|          3|
    |bias2_l1_we0                                      |    9|          2|    1|          2|
    |bias2_l2_address0                                 |   14|          3|    8|         24|
    |bias2_l2_ce0                                      |   14|          3|    1|          3|
    |bias2_l2_we0                                      |    9|          2|    1|          2|
    |bias2_l3_address0                                 |   14|          3|    8|         24|
    |bias2_l3_ce0                                      |   14|          3|    1|          3|
    |bias2_l3_we0                                      |    9|          2|    1|          2|
    |bias2_l4_address0                                 |   14|          3|    8|         24|
    |bias2_l4_ce0                                      |   14|          3|    1|          3|
    |bias2_l4_we0                                      |    9|          2|    1|          2|
    |bias2_l5_address0                                 |   14|          3|    8|         24|
    |bias2_l5_ce0                                      |   14|          3|    1|          3|
    |bias2_l5_we0                                      |    9|          2|    1|          2|
    |bias2_l6_address0                                 |   14|          3|    8|         24|
    |bias2_l6_ce0                                      |   14|          3|    1|          3|
    |bias2_l6_we0                                      |    9|          2|    1|          2|
    |bias2_l7_address0                                 |   14|          3|    8|         24|
    |bias2_l7_ce0                                      |   14|          3|    1|          3|
    |bias2_l7_we0                                      |    9|          2|    1|          2|
    |dw_conv_1_filter_l1_address0                      |   14|          3|   13|         39|
    |dw_conv_1_filter_l1_ce0                           |   14|          3|    1|          3|
    |dw_conv_1_filter_l1_we0                           |    9|          2|    1|          2|
    |dw_conv_1_filter_l2_address0                      |   14|          3|   13|         39|
    |dw_conv_1_filter_l2_ce0                           |   14|          3|    1|          3|
    |dw_conv_1_filter_l2_we0                           |    9|          2|    1|          2|
    |dw_conv_1_filter_l3_address0                      |   14|          3|   13|         39|
    |dw_conv_1_filter_l3_ce0                           |   14|          3|    1|          3|
    |dw_conv_1_filter_l3_we0                           |    9|          2|    1|          2|
    |dw_conv_1_filter_l4_address0                      |   14|          3|   13|         39|
    |dw_conv_1_filter_l4_ce0                           |   14|          3|    1|          3|
    |dw_conv_1_filter_l4_we0                           |    9|          2|    1|          2|
    |dw_conv_1_filter_l5_address0                      |   14|          3|   13|         39|
    |dw_conv_1_filter_l5_ce0                           |   14|          3|    1|          3|
    |dw_conv_1_filter_l5_we0                           |    9|          2|    1|          2|
    |dw_conv_1_filter_l6_address0                      |   14|          3|   13|         39|
    |dw_conv_1_filter_l6_ce0                           |   14|          3|    1|          3|
    |dw_conv_1_filter_l6_we0                           |    9|          2|    1|          2|
    |dw_conv_1_filter_l7_address0                      |   14|          3|   13|         39|
    |dw_conv_1_filter_l7_ce0                           |   14|          3|    1|          3|
    |dw_conv_1_filter_l7_we0                           |    9|          2|    1|          2|
    |dw_norm_1_bias_l1_address0                        |   14|          3|    8|         24|
    |dw_norm_1_bias_l1_ce0                             |   14|          3|    1|          3|
    |dw_norm_1_bias_l1_we0                             |    9|          2|    1|          2|
    |dw_norm_1_bias_l2_address0                        |   14|          3|    8|         24|
    |dw_norm_1_bias_l2_ce0                             |   14|          3|    1|          3|
    |dw_norm_1_bias_l2_we0                             |    9|          2|    1|          2|
    |dw_norm_1_bias_l3_address0                        |   14|          3|    8|         24|
    |dw_norm_1_bias_l3_ce0                             |   14|          3|    1|          3|
    |dw_norm_1_bias_l3_we0                             |    9|          2|    1|          2|
    |dw_norm_1_bias_l4_address0                        |   14|          3|    8|         24|
    |dw_norm_1_bias_l4_ce0                             |   14|          3|    1|          3|
    |dw_norm_1_bias_l4_we0                             |    9|          2|    1|          2|
    |dw_norm_1_bias_l5_address0                        |   14|          3|    8|         24|
    |dw_norm_1_bias_l5_ce0                             |   14|          3|    1|          3|
    |dw_norm_1_bias_l5_we0                             |    9|          2|    1|          2|
    |dw_norm_1_bias_l6_address0                        |   14|          3|    8|         24|
    |dw_norm_1_bias_l6_ce0                             |   14|          3|    1|          3|
    |dw_norm_1_bias_l6_we0                             |    9|          2|    1|          2|
    |dw_norm_1_bias_l7_address0                        |   14|          3|    8|         24|
    |dw_norm_1_bias_l7_ce0                             |   14|          3|    1|          3|
    |dw_norm_1_bias_l7_we0                             |    9|          2|    1|          2|
    |dw_norm_1_mean_l1_address0                        |   14|          3|    8|         24|
    |dw_norm_1_mean_l1_ce0                             |   14|          3|    1|          3|
    |dw_norm_1_mean_l1_we0                             |    9|          2|    1|          2|
    |dw_norm_1_mean_l2_address0                        |   14|          3|    8|         24|
    |dw_norm_1_mean_l2_ce0                             |   14|          3|    1|          3|
    |dw_norm_1_mean_l2_we0                             |    9|          2|    1|          2|
    |dw_norm_1_mean_l3_address0                        |   14|          3|    8|         24|
    |dw_norm_1_mean_l3_ce0                             |   14|          3|    1|          3|
    |dw_norm_1_mean_l3_we0                             |    9|          2|    1|          2|
    |dw_norm_1_mean_l4_address0                        |   14|          3|    8|         24|
    |dw_norm_1_mean_l4_ce0                             |   14|          3|    1|          3|
    |dw_norm_1_mean_l4_we0                             |    9|          2|    1|          2|
    |dw_norm_1_mean_l5_address0                        |   14|          3|    8|         24|
    |dw_norm_1_mean_l5_ce0                             |   14|          3|    1|          3|
    |dw_norm_1_mean_l5_we0                             |    9|          2|    1|          2|
    |dw_norm_1_mean_l6_address0                        |   14|          3|    8|         24|
    |dw_norm_1_mean_l6_ce0                             |   14|          3|    1|          3|
    |dw_norm_1_mean_l6_we0                             |    9|          2|    1|          2|
    |dw_norm_1_mean_l7_address0                        |   14|          3|    8|         24|
    |dw_norm_1_mean_l7_ce0                             |   14|          3|    1|          3|
    |dw_norm_1_mean_l7_we0                             |    9|          2|    1|          2|
    |dw_norm_1_var_l1_address0                         |   14|          3|    8|         24|
    |dw_norm_1_var_l1_ce0                              |   14|          3|    1|          3|
    |dw_norm_1_var_l1_we0                              |    9|          2|    1|          2|
    |dw_norm_1_var_l2_address0                         |   14|          3|    8|         24|
    |dw_norm_1_var_l2_ce0                              |   14|          3|    1|          3|
    |dw_norm_1_var_l2_we0                              |    9|          2|    1|          2|
    |dw_norm_1_var_l3_address0                         |   14|          3|    8|         24|
    |dw_norm_1_var_l3_ce0                              |   14|          3|    1|          3|
    |dw_norm_1_var_l3_we0                              |    9|          2|    1|          2|
    |dw_norm_1_var_l4_address0                         |   14|          3|    8|         24|
    |dw_norm_1_var_l4_ce0                              |   14|          3|    1|          3|
    |dw_norm_1_var_l4_we0                              |    9|          2|    1|          2|
    |dw_norm_1_var_l5_address0                         |   14|          3|    8|         24|
    |dw_norm_1_var_l5_ce0                              |   14|          3|    1|          3|
    |dw_norm_1_var_l5_we0                              |    9|          2|    1|          2|
    |dw_norm_1_var_l6_address0                         |   14|          3|    8|         24|
    |dw_norm_1_var_l6_ce0                              |   14|          3|    1|          3|
    |dw_norm_1_var_l6_we0                              |    9|          2|    1|          2|
    |dw_norm_1_var_l7_address0                         |   14|          3|    8|         24|
    |dw_norm_1_var_l7_ce0                              |   14|          3|    1|          3|
    |dw_norm_1_var_l7_we0                              |    9|          2|    1|          2|
    |dw_norm_1_weight_l1_address0                      |   14|          3|    8|         24|
    |dw_norm_1_weight_l1_ce0                           |   14|          3|    1|          3|
    |dw_norm_1_weight_l1_we0                           |    9|          2|    1|          2|
    |dw_norm_1_weight_l2_address0                      |   14|          3|    8|         24|
    |dw_norm_1_weight_l2_ce0                           |   14|          3|    1|          3|
    |dw_norm_1_weight_l2_we0                           |    9|          2|    1|          2|
    |dw_norm_1_weight_l3_address0                      |   14|          3|    8|         24|
    |dw_norm_1_weight_l3_ce0                           |   14|          3|    1|          3|
    |dw_norm_1_weight_l3_we0                           |    9|          2|    1|          2|
    |dw_norm_1_weight_l4_address0                      |   14|          3|    8|         24|
    |dw_norm_1_weight_l4_ce0                           |   14|          3|    1|          3|
    |dw_norm_1_weight_l4_we0                           |    9|          2|    1|          2|
    |dw_norm_1_weight_l5_address0                      |   14|          3|    8|         24|
    |dw_norm_1_weight_l5_ce0                           |   14|          3|    1|          3|
    |dw_norm_1_weight_l5_we0                           |    9|          2|    1|          2|
    |dw_norm_1_weight_l6_address0                      |   14|          3|    8|         24|
    |dw_norm_1_weight_l6_ce0                           |   14|          3|    1|          3|
    |dw_norm_1_weight_l6_we0                           |    9|          2|    1|          2|
    |dw_norm_1_weight_l7_address0                      |   14|          3|    8|         24|
    |dw_norm_1_weight_l7_ce0                           |   14|          3|    1|          3|
    |dw_norm_1_weight_l7_we0                           |    9|          2|    1|          2|
    |gmem2_blk_n_AR                                    |    9|          2|    1|          2|
    |gmem2_blk_n_R                                     |    9|          2|    1|          2|
    |gmem3_blk_n_AW                                    |    9|          2|    1|          2|
    |gmem3_blk_n_B                                     |    9|          2|    1|          2|
    |gmem3_blk_n_W                                     |    9|          2|    1|          2|
    |grp_BatchNorm_2_fu_1269_beta_q0                   |   43|          8|   32|        256|
    |grp_BatchNorm_2_fu_1269_gamma_q0                  |   43|          8|   32|        256|
    |grp_BatchNorm_2_fu_1269_running_mean_q0           |   43|          8|   32|        256|
    |grp_BatchNorm_2_fu_1269_running_var_q0            |   43|          8|   32|        256|
    |grp_Compute_skip_3_fu_1396_iRMB_out1_q0           |   31|          6|   32|        192|
    |grp_Compute_skip_3_fu_1396_iRMB_out1_q1           |   31|          6|   32|        192|
    |grp_DW_conv_3_fu_1258_kernel_q0                   |   43|          8|   32|        256|
    |grp_Pointwise_conv_3_fu_1302_proj_1_weight_l1_q0  |   43|          8|   32|        256|
    |grp_SiLU_1_fu_1081_X_data                         |   14|          3|   64|        192|
    |grp_SiLU_1_fu_1081_Y_data                         |   14|          3|   64|        192|
    |grp_SiLU_1_fu_1081_m_axi_gmem2_ARREADY            |   14|          3|    1|          3|
    |grp_SiLU_1_fu_1081_m_axi_gmem2_RDATA              |   14|          3|   32|         96|
    |grp_SiLU_1_fu_1081_m_axi_gmem2_RFIFONUM           |   14|          3|    9|         27|
    |grp_SiLU_1_fu_1081_m_axi_gmem2_RID                |   14|          3|    1|          3|
    |grp_SiLU_1_fu_1081_m_axi_gmem2_RLAST              |   14|          3|    1|          3|
    |grp_SiLU_1_fu_1081_m_axi_gmem2_RRESP              |   14|          3|    2|          6|
    |grp_SiLU_1_fu_1081_m_axi_gmem2_RUSER              |   14|          3|    1|          3|
    |grp_SiLU_1_fu_1081_m_axi_gmem2_RVALID             |   14|          3|    1|          3|
    |grp_SiLU_1_fu_1081_m_axi_gmem3_AWREADY            |   14|          3|    1|          3|
    |grp_SiLU_1_fu_1081_m_axi_gmem3_BID                |   14|          3|    1|          3|
    |grp_SiLU_1_fu_1081_m_axi_gmem3_BRESP              |   14|          3|    2|          6|
    |grp_SiLU_1_fu_1081_m_axi_gmem3_BUSER              |   14|          3|    1|          3|
    |grp_SiLU_1_fu_1081_m_axi_gmem3_BVALID             |   14|          3|    1|          3|
    |grp_SiLU_1_fu_1081_m_axi_gmem3_WREADY             |   14|          3|    1|          3|
    |grp_SiLU_1_fu_1081_p_read1                        |   14|          3|    9|         27|
    |grp_fu_1436_ce                                    |   20|          4|    1|          4|
    |grp_fu_1436_p0                                    |   20|          4|   64|        256|
    |grp_fu_1436_p1                                    |   20|          4|   64|        256|
    |grp_fu_1442_ce                                    |   20|          4|    1|          4|
    |grp_fu_1442_p0                                    |   20|          4|   64|        256|
    |grp_fu_1442_p1                                    |   20|          4|   64|        256|
    |grp_fu_1923_ce                                    |   14|          3|    1|          3|
    |grp_fu_1923_p0                                    |   14|          3|   32|         96|
    |grp_fu_1923_p1                                    |   14|          3|   32|         96|
    |grp_fu_1927_ce                                    |   14|          3|    1|          3|
    |grp_fu_1927_p0                                    |   14|          3|   64|        192|
    |grp_fu_1927_p1                                    |   14|          3|   64|        192|
    |grp_generic_erf_double_s_fu_1021_ap_ce            |   14|          3|    1|          3|
    |grp_generic_erf_double_s_fu_1021_x                |   14|          3|   64|        192|
    |grp_kernel_attention_3_2_fu_1357_bias1_q0         |   37|          7|   32|        224|
    |grp_kernel_attention_3_2_fu_1357_bias2_q0         |   37|          7|   32|        224|
    |grp_kernel_attention_3_2_fu_1357_iRMB_out1_q0     |   37|          7|   32|        224|
    |grp_kernel_attention_3_2_fu_1357_kernel1_q0       |   37|          7|   32|        224|
    |grp_kernel_attention_3_2_fu_1357_kernel2_q0       |   37|          7|   32|        224|
    |grp_kernel_attention_3_2_fu_1357_norm1_bias_q0    |   37|          7|   32|        224|
    |grp_kernel_attention_3_2_fu_1357_norm1_weight_q0  |   37|          7|   32|        224|
    |grp_pow_generic_double_s_fu_1931_ap_ce            |    9|          2|    1|          2|
    |grp_pow_generic_double_s_fu_1931_ap_start         |    9|          2|    1|          2|
    |grp_split_data_to7_1_fu_1177_origin               |   31|          6|   64|        384|
    |grp_split_data_to7_228_fu_1121_origin             |   14|          3|   64|        192|
    |iRMB_out1_address0                                |   20|          4|   14|         56|
    |iRMB_out1_ce0                                     |   20|          4|    1|          4|
    |iRMB_out1_ce1                                     |    9|          2|    1|          2|
    |iRMB_out1_we0                                     |    9|          2|    1|          2|
    |iRMB_out2_address0                                |   20|          4|   14|         56|
    |iRMB_out2_ce0                                     |   20|          4|    1|          4|
    |iRMB_out2_ce1                                     |    9|          2|    1|          2|
    |iRMB_out2_we0                                     |    9|          2|    1|          2|
    |iRMB_out3_address0                                |   20|          4|   14|         56|
    |iRMB_out3_ce0                                     |   20|          4|    1|          4|
    |iRMB_out3_ce1                                     |    9|          2|    1|          2|
    |iRMB_out3_we0                                     |    9|          2|    1|          2|
    |iRMB_out4_address0                                |   20|          4|   14|         56|
    |iRMB_out4_ce0                                     |   20|          4|    1|          4|
    |iRMB_out4_ce1                                     |    9|          2|    1|          2|
    |iRMB_out4_we0                                     |    9|          2|    1|          2|
    |iRMB_out5_address0                                |   20|          4|   14|         56|
    |iRMB_out5_ce0                                     |   20|          4|    1|          4|
    |iRMB_out5_ce1                                     |    9|          2|    1|          2|
    |iRMB_out5_we0                                     |    9|          2|    1|          2|
    |iRMB_out6_address0                                |   20|          4|   14|         56|
    |iRMB_out6_ce0                                     |   20|          4|    1|          4|
    |iRMB_out6_ce1                                     |    9|          2|    1|          2|
    |iRMB_out6_we0                                     |    9|          2|    1|          2|
    |i_fu_274                                          |    9|          2|   19|         38|
    |kernel1_l1_address0                               |   14|          3|   14|         42|
    |kernel1_l1_ce0                                    |   14|          3|    1|          3|
    |kernel1_l1_we0                                    |    9|          2|    1|          2|
    |kernel1_l2_address0                               |   14|          3|   14|         42|
    |kernel1_l2_ce0                                    |   14|          3|    1|          3|
    |kernel1_l2_we0                                    |    9|          2|    1|          2|
    |kernel1_l3_address0                               |   14|          3|   14|         42|
    |kernel1_l3_ce0                                    |   14|          3|    1|          3|
    |kernel1_l3_we0                                    |    9|          2|    1|          2|
    |kernel1_l4_address0                               |   14|          3|   14|         42|
    |kernel1_l4_ce0                                    |   14|          3|    1|          3|
    |kernel1_l4_we0                                    |    9|          2|    1|          2|
    |kernel1_l5_address0                               |   14|          3|   14|         42|
    |kernel1_l5_ce0                                    |   14|          3|    1|          3|
    |kernel1_l5_we0                                    |    9|          2|    1|          2|
    |kernel1_l6_address0                               |   14|          3|   14|         42|
    |kernel1_l6_ce0                                    |   14|          3|    1|          3|
    |kernel1_l6_we0                                    |    9|          2|    1|          2|
    |kernel1_l7_address0                               |   14|          3|   14|         42|
    |kernel1_l7_ce0                                    |   14|          3|    1|          3|
    |kernel1_l7_we0                                    |    9|          2|    1|          2|
    |kernel2_l1_address0                               |   14|          3|   15|         45|
    |kernel2_l1_ce0                                    |   14|          3|    1|          3|
    |kernel2_l1_we0                                    |    9|          2|    1|          2|
    |kernel2_l2_address0                               |   14|          3|   15|         45|
    |kernel2_l2_ce0                                    |   14|          3|    1|          3|
    |kernel2_l2_we0                                    |    9|          2|    1|          2|
    |kernel2_l3_address0                               |   14|          3|   15|         45|
    |kernel2_l3_ce0                                    |   14|          3|    1|          3|
    |kernel2_l3_we0                                    |    9|          2|    1|          2|
    |kernel2_l4_address0                               |   14|          3|   15|         45|
    |kernel2_l4_ce0                                    |   14|          3|    1|          3|
    |kernel2_l4_we0                                    |    9|          2|    1|          2|
    |kernel2_l5_address0                               |   14|          3|   15|         45|
    |kernel2_l5_ce0                                    |   14|          3|    1|          3|
    |kernel2_l5_we0                                    |    9|          2|    1|          2|
    |kernel2_l6_address0                               |   14|          3|   15|         45|
    |kernel2_l6_ce0                                    |   14|          3|    1|          3|
    |kernel2_l6_we0                                    |    9|          2|    1|          2|
    |kernel2_l7_address0                               |   14|          3|   15|         45|
    |kernel2_l7_ce0                                    |   14|          3|    1|          3|
    |kernel2_l7_we0                                    |    9|          2|    1|          2|
    |m_axi_gmem0_ARADDR                                |   49|          9|   64|        576|
    |m_axi_gmem0_ARBURST                               |   49|          9|    2|         18|
    |m_axi_gmem0_ARCACHE                               |   49|          9|    4|         36|
    |m_axi_gmem0_ARID                                  |   49|          9|    1|          9|
    |m_axi_gmem0_ARLEN                                 |   49|          9|   32|        288|
    |m_axi_gmem0_ARLOCK                                |   49|          9|    2|         18|
    |m_axi_gmem0_ARPROT                                |   49|          9|    3|         27|
    |m_axi_gmem0_ARQOS                                 |   49|          9|    4|         36|
    |m_axi_gmem0_ARREGION                              |   49|          9|    4|         36|
    |m_axi_gmem0_ARSIZE                                |   49|          9|    3|         27|
    |m_axi_gmem0_ARUSER                                |   49|          9|    1|          9|
    |m_axi_gmem0_ARVALID                               |   49|          9|    1|          9|
    |m_axi_gmem0_AWADDR                                |   37|          7|   64|        448|
    |m_axi_gmem0_AWBURST                               |   37|          7|    2|         14|
    |m_axi_gmem0_AWCACHE                               |   37|          7|    4|         28|
    |m_axi_gmem0_AWID                                  |   37|          7|    1|          7|
    |m_axi_gmem0_AWLEN                                 |   37|          7|   32|        224|
    |m_axi_gmem0_AWLOCK                                |   37|          7|    2|         14|
    |m_axi_gmem0_AWPROT                                |   37|          7|    3|         21|
    |m_axi_gmem0_AWQOS                                 |   37|          7|    4|         28|
    |m_axi_gmem0_AWREGION                              |   37|          7|    4|         28|
    |m_axi_gmem0_AWSIZE                                |   37|          7|    3|         21|
    |m_axi_gmem0_AWUSER                                |   37|          7|    1|          7|
    |m_axi_gmem0_AWVALID                               |   37|          7|    1|          7|
    |m_axi_gmem0_BREADY                                |   37|          7|    1|          7|
    |m_axi_gmem0_RREADY                                |   49|          9|    1|          9|
    |m_axi_gmem0_WDATA                                 |   37|          7|   32|        224|
    |m_axi_gmem0_WID                                   |   37|          7|    1|          7|
    |m_axi_gmem0_WLAST                                 |   37|          7|    1|          7|
    |m_axi_gmem0_WSTRB                                 |   37|          7|    4|         28|
    |m_axi_gmem0_WUSER                                 |   37|          7|    1|          7|
    |m_axi_gmem0_WVALID                                |   37|          7|    1|          7|
    |m_axi_gmem1_ARADDR                                |   49|          9|   64|        576|
    |m_axi_gmem1_ARBURST                               |   49|          9|    2|         18|
    |m_axi_gmem1_ARCACHE                               |   49|          9|    4|         36|
    |m_axi_gmem1_ARID                                  |   49|          9|    1|          9|
    |m_axi_gmem1_ARLEN                                 |   49|          9|   32|        288|
    |m_axi_gmem1_ARLOCK                                |   49|          9|    2|         18|
    |m_axi_gmem1_ARPROT                                |   49|          9|    3|         27|
    |m_axi_gmem1_ARQOS                                 |   49|          9|    4|         36|
    |m_axi_gmem1_ARREGION                              |   49|          9|    4|         36|
    |m_axi_gmem1_ARSIZE                                |   49|          9|    3|         27|
    |m_axi_gmem1_ARUSER                                |   49|          9|    1|          9|
    |m_axi_gmem1_ARVALID                               |   49|          9|    1|          9|
    |m_axi_gmem1_AWADDR                                |   37|          7|   64|        448|
    |m_axi_gmem1_AWBURST                               |   37|          7|    2|         14|
    |m_axi_gmem1_AWCACHE                               |   37|          7|    4|         28|
    |m_axi_gmem1_AWID                                  |   37|          7|    1|          7|
    |m_axi_gmem1_AWLEN                                 |   37|          7|   32|        224|
    |m_axi_gmem1_AWLOCK                                |   37|          7|    2|         14|
    |m_axi_gmem1_AWPROT                                |   37|          7|    3|         21|
    |m_axi_gmem1_AWQOS                                 |   37|          7|    4|         28|
    |m_axi_gmem1_AWREGION                              |   37|          7|    4|         28|
    |m_axi_gmem1_AWSIZE                                |   37|          7|    3|         21|
    |m_axi_gmem1_AWUSER                                |   37|          7|    1|          7|
    |m_axi_gmem1_AWVALID                               |   37|          7|    1|          7|
    |m_axi_gmem1_BREADY                                |   37|          7|    1|          7|
    |m_axi_gmem1_RREADY                                |   49|          9|    1|          9|
    |m_axi_gmem1_WDATA                                 |   37|          7|   32|        224|
    |m_axi_gmem1_WID                                   |   37|          7|    1|          7|
    |m_axi_gmem1_WLAST                                 |   37|          7|    1|          7|
    |m_axi_gmem1_WSTRB                                 |   37|          7|    4|         28|
    |m_axi_gmem1_WUSER                                 |   37|          7|    1|          7|
    |m_axi_gmem1_WVALID                                |   37|          7|    1|          7|
    |m_axi_gmem2_ARADDR                                |   26|          5|   64|        320|
    |m_axi_gmem2_ARBURST                               |   20|          4|    2|          8|
    |m_axi_gmem2_ARCACHE                               |   20|          4|    4|         16|
    |m_axi_gmem2_ARID                                  |   20|          4|    1|          4|
    |m_axi_gmem2_ARLEN                                 |   26|          5|   32|        160|
    |m_axi_gmem2_ARLOCK                                |   20|          4|    2|          8|
    |m_axi_gmem2_ARPROT                                |   20|          4|    3|         12|
    |m_axi_gmem2_ARQOS                                 |   20|          4|    4|         16|
    |m_axi_gmem2_ARREGION                              |   20|          4|    4|         16|
    |m_axi_gmem2_ARSIZE                                |   20|          4|    3|         12|
    |m_axi_gmem2_ARUSER                                |   20|          4|    1|          4|
    |m_axi_gmem2_ARVALID                               |   26|          5|    1|          5|
    |m_axi_gmem2_AWADDR                                |   26|          5|   64|        320|
    |m_axi_gmem2_AWBURST                               |   26|          5|    2|         10|
    |m_axi_gmem2_AWCACHE                               |   26|          5|    4|         20|
    |m_axi_gmem2_AWID                                  |   26|          5|    1|          5|
    |m_axi_gmem2_AWLEN                                 |   26|          5|   32|        160|
    |m_axi_gmem2_AWLOCK                                |   26|          5|    2|         10|
    |m_axi_gmem2_AWPROT                                |   26|          5|    3|         15|
    |m_axi_gmem2_AWQOS                                 |   26|          5|    4|         20|
    |m_axi_gmem2_AWREGION                              |   26|          5|    4|         20|
    |m_axi_gmem2_AWSIZE                                |   26|          5|    3|         15|
    |m_axi_gmem2_AWUSER                                |   26|          5|    1|          5|
    |m_axi_gmem2_AWVALID                               |   26|          5|    1|          5|
    |m_axi_gmem2_BREADY                                |   26|          5|    1|          5|
    |m_axi_gmem2_RREADY                                |   26|          5|    1|          5|
    |m_axi_gmem2_WDATA                                 |   26|          5|   32|        160|
    |m_axi_gmem2_WID                                   |   26|          5|    1|          5|
    |m_axi_gmem2_WLAST                                 |   26|          5|    1|          5|
    |m_axi_gmem2_WSTRB                                 |   26|          5|    4|         20|
    |m_axi_gmem2_WUSER                                 |   26|          5|    1|          5|
    |m_axi_gmem2_WVALID                                |   26|          5|    1|          5|
    |m_axi_gmem3_ARADDR                                |   31|          6|   64|        384|
    |m_axi_gmem3_ARBURST                               |   31|          6|    2|         12|
    |m_axi_gmem3_ARCACHE                               |   31|          6|    4|         24|
    |m_axi_gmem3_ARID                                  |   31|          6|    1|          6|
    |m_axi_gmem3_ARLEN                                 |   31|          6|   32|        192|
    |m_axi_gmem3_ARLOCK                                |   31|          6|    2|         12|
    |m_axi_gmem3_ARPROT                                |   31|          6|    3|         18|
    |m_axi_gmem3_ARQOS                                 |   31|          6|    4|         24|
    |m_axi_gmem3_ARREGION                              |   31|          6|    4|         24|
    |m_axi_gmem3_ARSIZE                                |   31|          6|    3|         18|
    |m_axi_gmem3_ARUSER                                |   31|          6|    1|          6|
    |m_axi_gmem3_ARVALID                               |   31|          6|    1|          6|
    |m_axi_gmem3_AWADDR                                |   31|          6|   64|        384|
    |m_axi_gmem3_AWBURST                               |   26|          5|    2|         10|
    |m_axi_gmem3_AWCACHE                               |   26|          5|    4|         20|
    |m_axi_gmem3_AWID                                  |   26|          5|    1|          5|
    |m_axi_gmem3_AWLEN                                 |   31|          6|   32|        192|
    |m_axi_gmem3_AWLOCK                                |   26|          5|    2|         10|
    |m_axi_gmem3_AWPROT                                |   26|          5|    3|         15|
    |m_axi_gmem3_AWQOS                                 |   26|          5|    4|         20|
    |m_axi_gmem3_AWREGION                              |   26|          5|    4|         20|
    |m_axi_gmem3_AWSIZE                                |   26|          5|    3|         15|
    |m_axi_gmem3_AWUSER                                |   26|          5|    1|          5|
    |m_axi_gmem3_AWVALID                               |   31|          6|    1|          6|
    |m_axi_gmem3_BREADY                                |   31|          6|    1|          6|
    |m_axi_gmem3_RREADY                                |   31|          6|    1|          6|
    |m_axi_gmem3_WDATA                                 |   31|          6|   32|        192|
    |m_axi_gmem3_WID                                   |   26|          5|    1|          5|
    |m_axi_gmem3_WLAST                                 |   26|          5|    1|          5|
    |m_axi_gmem3_WSTRB                                 |   31|          6|    4|         24|
    |m_axi_gmem3_WUSER                                 |   26|          5|    1|          5|
    |m_axi_gmem3_WVALID                                |   31|          6|    1|          6|
    |m_axi_gmem_ARADDR                                 |   65|         15|   64|        960|
    |m_axi_gmem_ARBURST                                |   65|         15|    2|         30|
    |m_axi_gmem_ARCACHE                                |   65|         15|    4|         60|
    |m_axi_gmem_ARID                                   |   65|         15|    1|         15|
    |m_axi_gmem_ARLEN                                  |   65|         15|   32|        480|
    |m_axi_gmem_ARLOCK                                 |   65|         15|    2|         30|
    |m_axi_gmem_ARPROT                                 |   65|         15|    3|         45|
    |m_axi_gmem_ARQOS                                  |   65|         15|    4|         60|
    |m_axi_gmem_ARREGION                               |   65|         15|    4|         60|
    |m_axi_gmem_ARSIZE                                 |   65|         15|    3|         45|
    |m_axi_gmem_ARUSER                                 |   65|         15|    1|         15|
    |m_axi_gmem_ARVALID                                |   65|         15|    1|         15|
    |m_axi_gmem_AWADDR                                 |   20|          4|   64|        256|
    |m_axi_gmem_AWBURST                                |   20|          4|    2|          8|
    |m_axi_gmem_AWCACHE                                |   20|          4|    4|         16|
    |m_axi_gmem_AWID                                   |   20|          4|    1|          4|
    |m_axi_gmem_AWLEN                                  |   20|          4|   32|        128|
    |m_axi_gmem_AWLOCK                                 |   20|          4|    2|          8|
    |m_axi_gmem_AWPROT                                 |   20|          4|    3|         12|
    |m_axi_gmem_AWQOS                                  |   20|          4|    4|         16|
    |m_axi_gmem_AWREGION                               |   20|          4|    4|         16|
    |m_axi_gmem_AWSIZE                                 |   20|          4|    3|         12|
    |m_axi_gmem_AWUSER                                 |   20|          4|    1|          4|
    |m_axi_gmem_AWVALID                                |   20|          4|    1|          4|
    |m_axi_gmem_BREADY                                 |   20|          4|    1|          4|
    |m_axi_gmem_RREADY                                 |   65|         15|    1|         15|
    |m_axi_gmem_WDATA                                  |   20|          4|   32|        128|
    |m_axi_gmem_WID                                    |   20|          4|    1|          4|
    |m_axi_gmem_WLAST                                  |   20|          4|    1|          4|
    |m_axi_gmem_WSTRB                                  |   20|          4|    4|         16|
    |m_axi_gmem_WUSER                                  |   20|          4|    1|          4|
    |m_axi_gmem_WVALID                                 |   20|          4|    1|          4|
    |norm1_bias_l1_address0                            |   14|          3|    7|         21|
    |norm1_bias_l1_ce0                                 |   14|          3|    1|          3|
    |norm1_bias_l1_we0                                 |    9|          2|    1|          2|
    |norm1_bias_l2_address0                            |   14|          3|    7|         21|
    |norm1_bias_l2_ce0                                 |   14|          3|    1|          3|
    |norm1_bias_l2_we0                                 |    9|          2|    1|          2|
    |norm1_bias_l3_address0                            |   14|          3|    7|         21|
    |norm1_bias_l3_ce0                                 |   14|          3|    1|          3|
    |norm1_bias_l3_we0                                 |    9|          2|    1|          2|
    |norm1_bias_l4_address0                            |   14|          3|    7|         21|
    |norm1_bias_l4_ce0                                 |   14|          3|    1|          3|
    |norm1_bias_l4_we0                                 |    9|          2|    1|          2|
    |norm1_bias_l5_address0                            |   14|          3|    7|         21|
    |norm1_bias_l5_ce0                                 |   14|          3|    1|          3|
    |norm1_bias_l5_we0                                 |    9|          2|    1|          2|
    |norm1_bias_l6_address0                            |   14|          3|    7|         21|
    |norm1_bias_l6_ce0                                 |   14|          3|    1|          3|
    |norm1_bias_l6_we0                                 |    9|          2|    1|          2|
    |norm1_bias_l7_address0                            |   14|          3|    7|         21|
    |norm1_bias_l7_ce0                                 |   14|          3|    1|          3|
    |norm1_bias_l7_we0                                 |    9|          2|    1|          2|
    |norm1_weight_l1_address0                          |   14|          3|    7|         21|
    |norm1_weight_l1_ce0                               |   14|          3|    1|          3|
    |norm1_weight_l1_we0                               |    9|          2|    1|          2|
    |norm1_weight_l2_address0                          |   14|          3|    7|         21|
    |norm1_weight_l2_ce0                               |   14|          3|    1|          3|
    |norm1_weight_l2_we0                               |    9|          2|    1|          2|
    |norm1_weight_l3_address0                          |   14|          3|    7|         21|
    |norm1_weight_l3_ce0                               |   14|          3|    1|          3|
    |norm1_weight_l3_we0                               |    9|          2|    1|          2|
    |norm1_weight_l4_address0                          |   14|          3|    7|         21|
    |norm1_weight_l4_ce0                               |   14|          3|    1|          3|
    |norm1_weight_l4_we0                               |    9|          2|    1|          2|
    |norm1_weight_l5_address0                          |   14|          3|    7|         21|
    |norm1_weight_l5_ce0                               |   14|          3|    1|          3|
    |norm1_weight_l5_we0                               |    9|          2|    1|          2|
    |norm1_weight_l6_address0                          |   14|          3|    7|         21|
    |norm1_weight_l6_ce0                               |   14|          3|    1|          3|
    |norm1_weight_l6_we0                               |    9|          2|    1|          2|
    |norm1_weight_l7_address0                          |   14|          3|    7|         21|
    |norm1_weight_l7_ce0                               |   14|          3|    1|          3|
    |norm1_weight_l7_we0                               |    9|          2|    1|          2|
    |proj_1_weight_l1_address0                         |   14|          3|   15|         45|
    |proj_1_weight_l1_ce0                              |   14|          3|    1|          3|
    |proj_1_weight_l1_we0                              |    9|          2|    1|          2|
    |proj_1_weight_l2_address0                         |   14|          3|   15|         45|
    |proj_1_weight_l2_ce0                              |   14|          3|    1|          3|
    |proj_1_weight_l2_we0                              |    9|          2|    1|          2|
    |proj_1_weight_l3_address0                         |   14|          3|   15|         45|
    |proj_1_weight_l3_ce0                              |   14|          3|    1|          3|
    |proj_1_weight_l3_we0                              |    9|          2|    1|          2|
    |proj_1_weight_l4_address0                         |   14|          3|   15|         45|
    |proj_1_weight_l4_ce0                              |   14|          3|    1|          3|
    |proj_1_weight_l4_we0                              |    9|          2|    1|          2|
    |proj_1_weight_l5_address0                         |   14|          3|   15|         45|
    |proj_1_weight_l5_ce0                              |   14|          3|    1|          3|
    |proj_1_weight_l5_we0                              |    9|          2|    1|          2|
    |proj_1_weight_l6_address0                         |   14|          3|   15|         45|
    |proj_1_weight_l6_ce0                              |   14|          3|    1|          3|
    |proj_1_weight_l6_we0                              |    9|          2|    1|          2|
    |proj_1_weight_l7_address0                         |   14|          3|   15|         45|
    |proj_1_weight_l7_ce0                              |   14|          3|    1|          3|
    |proj_1_weight_l7_we0                              |    9|          2|    1|          2|
    +--------------------------------------------------+-----+-----------+-----+-----------+
    |Total                                             |11035|       2231| 3869|      19971|
    +--------------------------------------------------+-----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------------------+-----+----+-----+-----------+
    |                      Name                     |  FF | LUT| Bits| Const Bits|
    +-----------------------------------------------+-----+----+-----+-----------+
    |add_i_reg_1908                                 |   64|   0|   64|          0|
    |ap_CS_fsm                                      |  147|   0|  147|          0|
    |ap_enable_reg_pp0_iter0                        |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                        |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter10                       |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter11                       |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter12                       |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter13                       |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter14                       |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter15                       |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter16                       |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter17                       |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter18                       |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter19                       |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                        |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter20                       |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter21                       |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter22                       |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter23                       |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter24                       |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter25                       |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter26                       |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter27                       |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter28                       |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter29                       |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3                        |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter30                       |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter31                       |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter32                       |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter33                       |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter34                       |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter35                       |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter36                       |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter37                       |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter38                       |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter39                       |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4                        |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter40                       |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter41                       |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter42                       |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter43                       |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter44                       |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter45                       |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter46                       |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter47                       |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter48                       |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter49                       |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5                        |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter50                       |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter51                       |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter52                       |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter53                       |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6                        |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7                        |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8                        |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter9                        |    1|   0|    1|          0|
    |conv10_i_reg_1918                              |   32|   0|   32|          0|
    |gmem2_addr_read_reg_1883                       |   32|   0|   32|          0|
    |gmem2_addr_reg_1871                            |   64|   0|   64|          0|
    |gmem3_addr_reg_1877                            |   64|   0|   64|          0|
    |grp_BatchNorm_1_fu_1059_ap_start_reg           |    1|   0|    1|          0|
    |grp_BatchNorm_2_fu_1269_ap_start_reg           |    1|   0|    1|          0|
    |grp_Compute_skip_1_fu_1283_ap_start_reg        |    1|   0|    1|          0|
    |grp_Compute_skip_2_fu_1313_ap_start_reg        |    1|   0|    1|          0|
    |grp_Compute_skip_3_fu_1396_ap_start_reg        |    1|   0|    1|          0|
    |grp_Compute_skip_4_fu_1405_ap_start_reg        |    1|   0|    1|          0|
    |grp_DW_conv_1_fu_1026_ap_start_reg             |    1|   0|    1|          0|
    |grp_DW_conv_3_fu_1258_ap_start_reg             |    1|   0|    1|          0|
    |grp_LayerNorm_clone_1_fu_978_ap_start_reg      |    1|   0|    1|          0|
    |grp_Pointwise_conv_1_fu_996_ap_start_reg       |    1|   0|    1|          0|
    |grp_Pointwise_conv_2_fu_1100_ap_start_reg      |    1|   0|    1|          0|
    |grp_Pointwise_conv_3_fu_1302_ap_start_reg      |    1|   0|    1|          0|
    |grp_SiLU_1_fu_1081_ap_start_reg                |    1|   0|    1|          0|
    |grp_clear_data_3_1_fu_1324_ap_start_reg        |    1|   0|    1|          0|
    |grp_kernel_attention_3_1_fu_1219_ap_start_reg  |    1|   0|    1|          0|
    |grp_kernel_attention_3_2_fu_1357_ap_start_reg  |    1|   0|    1|          0|
    |grp_split_data_to7_1_fu_1177_ap_start_reg      |    1|   0|    1|          0|
    |grp_split_data_to7_224_fu_1191_ap_start_reg    |    1|   0|    1|          0|
    |grp_split_data_to7_225_fu_1163_ap_start_reg    |    1|   0|    1|          0|
    |grp_split_data_to7_226_fu_1149_ap_start_reg    |    1|   0|    1|          0|
    |grp_split_data_to7_227_fu_1135_ap_start_reg    |    1|   0|    1|          0|
    |grp_split_data_to7_228_fu_1121_ap_start_reg    |    1|   0|    1|          0|
    |grp_split_data_to7_2_fu_1205_ap_start_reg      |    1|   0|    1|          0|
    |i_fu_274                                       |   19|   0|   19|          0|
    |tmp_reg_1903                                   |   64|   0|   64|          0|
    |x_assign_reg_1898                              |   64|   0|   64|          0|
    |x_reg_1888                                     |   32|   0|   32|          0|
    |gmem3_addr_reg_1877                            |   64|  32|   64|          0|
    |x_reg_1888                                     |   64|  32|   32|          0|
    +-----------------------------------------------+-----+----+-----+-----------+
    |Total                                          |  787|  64|  755|          0|
    +-----------------------------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------------------------+-----+-----+------------+--------------------------+--------------+
|                 RTL Ports                | Dir | Bits|  Protocol  |       Source Object      |    C Type    |
+------------------------------------------+-----+-----+------------+--------------------------+--------------+
|ap_clk                                    |   in|    1|  ap_ctrl_hs|           kernel_stage3.1|  return value|
|ap_rst                                    |   in|    1|  ap_ctrl_hs|           kernel_stage3.1|  return value|
|ap_start                                  |   in|    1|  ap_ctrl_hs|           kernel_stage3.1|  return value|
|ap_done                                   |  out|    1|  ap_ctrl_hs|           kernel_stage3.1|  return value|
|ap_idle                                   |  out|    1|  ap_ctrl_hs|           kernel_stage3.1|  return value|
|ap_ready                                  |  out|    1|  ap_ctrl_hs|           kernel_stage3.1|  return value|
|grp_fu_3905_p_din0                        |  out|   64|  ap_ctrl_hs|           kernel_stage3.1|  return value|
|grp_fu_3905_p_din1                        |  out|   64|  ap_ctrl_hs|           kernel_stage3.1|  return value|
|grp_fu_3905_p_dout0                       |   in|   64|  ap_ctrl_hs|           kernel_stage3.1|  return value|
|grp_fu_3905_p_ce                          |  out|    1|  ap_ctrl_hs|           kernel_stage3.1|  return value|
|grp_fu_3897_p_din0                        |  out|   64|  ap_ctrl_hs|           kernel_stage3.1|  return value|
|grp_fu_3897_p_din1                        |  out|   64|  ap_ctrl_hs|           kernel_stage3.1|  return value|
|grp_fu_3897_p_dout0                       |   in|   64|  ap_ctrl_hs|           kernel_stage3.1|  return value|
|grp_fu_3897_p_ce                          |  out|    1|  ap_ctrl_hs|           kernel_stage3.1|  return value|
|grp_fu_3901_p_din0                        |  out|   32|  ap_ctrl_hs|           kernel_stage3.1|  return value|
|grp_fu_3901_p_din1                        |  out|   32|  ap_ctrl_hs|           kernel_stage3.1|  return value|
|grp_fu_3901_p_dout0                       |   in|   32|  ap_ctrl_hs|           kernel_stage3.1|  return value|
|grp_fu_3901_p_ce                          |  out|    1|  ap_ctrl_hs|           kernel_stage3.1|  return value|
|grp_fu_3909_p_din0                        |  out|   64|  ap_ctrl_hs|           kernel_stage3.1|  return value|
|grp_fu_3909_p_din1                        |  out|   64|  ap_ctrl_hs|           kernel_stage3.1|  return value|
|grp_fu_3909_p_dout0                       |   in|   64|  ap_ctrl_hs|           kernel_stage3.1|  return value|
|grp_fu_3909_p_ce                          |  out|    1|  ap_ctrl_hs|           kernel_stage3.1|  return value|
|grp_generic_erf_double_s_fu_3913_p_din1   |  out|   64|  ap_ctrl_hs|           kernel_stage3.1|  return value|
|grp_generic_erf_double_s_fu_3913_p_dout0  |   in|   64|  ap_ctrl_hs|           kernel_stage3.1|  return value|
|grp_generic_erf_double_s_fu_3913_p_ce     |  out|    1|  ap_ctrl_hs|           kernel_stage3.1|  return value|
|grp_pow_generic_double_s_fu_3917_p_din1   |  out|   64|  ap_ctrl_hs|           kernel_stage3.1|  return value|
|grp_pow_generic_double_s_fu_3917_p_dout0  |   in|   64|  ap_ctrl_hs|           kernel_stage3.1|  return value|
|grp_pow_generic_double_s_fu_3917_p_ce     |  out|    1|  ap_ctrl_hs|           kernel_stage3.1|  return value|
|grp_pow_generic_double_s_fu_3917_p_start  |  out|    1|  ap_ctrl_hs|           kernel_stage3.1|  return value|
|grp_pow_generic_double_s_fu_3917_p_ready  |   in|    1|  ap_ctrl_hs|           kernel_stage3.1|  return value|
|grp_pow_generic_double_s_fu_3917_p_done   |   in|    1|  ap_ctrl_hs|           kernel_stage3.1|  return value|
|grp_pow_generic_double_s_fu_3917_p_idle   |   in|    1|  ap_ctrl_hs|           kernel_stage3.1|  return value|
|m_axi_gmem2_AWVALID                       |  out|    1|       m_axi|                     gmem2|       pointer|
|m_axi_gmem2_AWREADY                       |   in|    1|       m_axi|                     gmem2|       pointer|
|m_axi_gmem2_AWADDR                        |  out|   64|       m_axi|                     gmem2|       pointer|
|m_axi_gmem2_AWID                          |  out|    1|       m_axi|                     gmem2|       pointer|
|m_axi_gmem2_AWLEN                         |  out|   32|       m_axi|                     gmem2|       pointer|
|m_axi_gmem2_AWSIZE                        |  out|    3|       m_axi|                     gmem2|       pointer|
|m_axi_gmem2_AWBURST                       |  out|    2|       m_axi|                     gmem2|       pointer|
|m_axi_gmem2_AWLOCK                        |  out|    2|       m_axi|                     gmem2|       pointer|
|m_axi_gmem2_AWCACHE                       |  out|    4|       m_axi|                     gmem2|       pointer|
|m_axi_gmem2_AWPROT                        |  out|    3|       m_axi|                     gmem2|       pointer|
|m_axi_gmem2_AWQOS                         |  out|    4|       m_axi|                     gmem2|       pointer|
|m_axi_gmem2_AWREGION                      |  out|    4|       m_axi|                     gmem2|       pointer|
|m_axi_gmem2_AWUSER                        |  out|    1|       m_axi|                     gmem2|       pointer|
|m_axi_gmem2_WVALID                        |  out|    1|       m_axi|                     gmem2|       pointer|
|m_axi_gmem2_WREADY                        |   in|    1|       m_axi|                     gmem2|       pointer|
|m_axi_gmem2_WDATA                         |  out|   32|       m_axi|                     gmem2|       pointer|
|m_axi_gmem2_WSTRB                         |  out|    4|       m_axi|                     gmem2|       pointer|
|m_axi_gmem2_WLAST                         |  out|    1|       m_axi|                     gmem2|       pointer|
|m_axi_gmem2_WID                           |  out|    1|       m_axi|                     gmem2|       pointer|
|m_axi_gmem2_WUSER                         |  out|    1|       m_axi|                     gmem2|       pointer|
|m_axi_gmem2_ARVALID                       |  out|    1|       m_axi|                     gmem2|       pointer|
|m_axi_gmem2_ARREADY                       |   in|    1|       m_axi|                     gmem2|       pointer|
|m_axi_gmem2_ARADDR                        |  out|   64|       m_axi|                     gmem2|       pointer|
|m_axi_gmem2_ARID                          |  out|    1|       m_axi|                     gmem2|       pointer|
|m_axi_gmem2_ARLEN                         |  out|   32|       m_axi|                     gmem2|       pointer|
|m_axi_gmem2_ARSIZE                        |  out|    3|       m_axi|                     gmem2|       pointer|
|m_axi_gmem2_ARBURST                       |  out|    2|       m_axi|                     gmem2|       pointer|
|m_axi_gmem2_ARLOCK                        |  out|    2|       m_axi|                     gmem2|       pointer|
|m_axi_gmem2_ARCACHE                       |  out|    4|       m_axi|                     gmem2|       pointer|
|m_axi_gmem2_ARPROT                        |  out|    3|       m_axi|                     gmem2|       pointer|
|m_axi_gmem2_ARQOS                         |  out|    4|       m_axi|                     gmem2|       pointer|
|m_axi_gmem2_ARREGION                      |  out|    4|       m_axi|                     gmem2|       pointer|
|m_axi_gmem2_ARUSER                        |  out|    1|       m_axi|                     gmem2|       pointer|
|m_axi_gmem2_RVALID                        |   in|    1|       m_axi|                     gmem2|       pointer|
|m_axi_gmem2_RREADY                        |  out|    1|       m_axi|                     gmem2|       pointer|
|m_axi_gmem2_RDATA                         |   in|   32|       m_axi|                     gmem2|       pointer|
|m_axi_gmem2_RLAST                         |   in|    1|       m_axi|                     gmem2|       pointer|
|m_axi_gmem2_RID                           |   in|    1|       m_axi|                     gmem2|       pointer|
|m_axi_gmem2_RFIFONUM                      |   in|    9|       m_axi|                     gmem2|       pointer|
|m_axi_gmem2_RUSER                         |   in|    1|       m_axi|                     gmem2|       pointer|
|m_axi_gmem2_RRESP                         |   in|    2|       m_axi|                     gmem2|       pointer|
|m_axi_gmem2_BVALID                        |   in|    1|       m_axi|                     gmem2|       pointer|
|m_axi_gmem2_BREADY                        |  out|    1|       m_axi|                     gmem2|       pointer|
|m_axi_gmem2_BRESP                         |   in|    2|       m_axi|                     gmem2|       pointer|
|m_axi_gmem2_BID                           |   in|    1|       m_axi|                     gmem2|       pointer|
|m_axi_gmem2_BUSER                         |   in|    1|       m_axi|                     gmem2|       pointer|
|X_data                                    |   in|   64|     ap_none|                    X_data|        scalar|
|m_axi_gmem_AWVALID                        |  out|    1|       m_axi|                      gmem|       pointer|
|m_axi_gmem_AWREADY                        |   in|    1|       m_axi|                      gmem|       pointer|
|m_axi_gmem_AWADDR                         |  out|   64|       m_axi|                      gmem|       pointer|
|m_axi_gmem_AWID                           |  out|    1|       m_axi|                      gmem|       pointer|
|m_axi_gmem_AWLEN                          |  out|   32|       m_axi|                      gmem|       pointer|
|m_axi_gmem_AWSIZE                         |  out|    3|       m_axi|                      gmem|       pointer|
|m_axi_gmem_AWBURST                        |  out|    2|       m_axi|                      gmem|       pointer|
|m_axi_gmem_AWLOCK                         |  out|    2|       m_axi|                      gmem|       pointer|
|m_axi_gmem_AWCACHE                        |  out|    4|       m_axi|                      gmem|       pointer|
|m_axi_gmem_AWPROT                         |  out|    3|       m_axi|                      gmem|       pointer|
|m_axi_gmem_AWQOS                          |  out|    4|       m_axi|                      gmem|       pointer|
|m_axi_gmem_AWREGION                       |  out|    4|       m_axi|                      gmem|       pointer|
|m_axi_gmem_AWUSER                         |  out|    1|       m_axi|                      gmem|       pointer|
|m_axi_gmem_WVALID                         |  out|    1|       m_axi|                      gmem|       pointer|
|m_axi_gmem_WREADY                         |   in|    1|       m_axi|                      gmem|       pointer|
|m_axi_gmem_WDATA                          |  out|   32|       m_axi|                      gmem|       pointer|
|m_axi_gmem_WSTRB                          |  out|    4|       m_axi|                      gmem|       pointer|
|m_axi_gmem_WLAST                          |  out|    1|       m_axi|                      gmem|       pointer|
|m_axi_gmem_WID                            |  out|    1|       m_axi|                      gmem|       pointer|
|m_axi_gmem_WUSER                          |  out|    1|       m_axi|                      gmem|       pointer|
|m_axi_gmem_ARVALID                        |  out|    1|       m_axi|                      gmem|       pointer|
|m_axi_gmem_ARREADY                        |   in|    1|       m_axi|                      gmem|       pointer|
|m_axi_gmem_ARADDR                         |  out|   64|       m_axi|                      gmem|       pointer|
|m_axi_gmem_ARID                           |  out|    1|       m_axi|                      gmem|       pointer|
|m_axi_gmem_ARLEN                          |  out|   32|       m_axi|                      gmem|       pointer|
|m_axi_gmem_ARSIZE                         |  out|    3|       m_axi|                      gmem|       pointer|
|m_axi_gmem_ARBURST                        |  out|    2|       m_axi|                      gmem|       pointer|
|m_axi_gmem_ARLOCK                         |  out|    2|       m_axi|                      gmem|       pointer|
|m_axi_gmem_ARCACHE                        |  out|    4|       m_axi|                      gmem|       pointer|
|m_axi_gmem_ARPROT                         |  out|    3|       m_axi|                      gmem|       pointer|
|m_axi_gmem_ARQOS                          |  out|    4|       m_axi|                      gmem|       pointer|
|m_axi_gmem_ARREGION                       |  out|    4|       m_axi|                      gmem|       pointer|
|m_axi_gmem_ARUSER                         |  out|    1|       m_axi|                      gmem|       pointer|
|m_axi_gmem_RVALID                         |   in|    1|       m_axi|                      gmem|       pointer|
|m_axi_gmem_RREADY                         |  out|    1|       m_axi|                      gmem|       pointer|
|m_axi_gmem_RDATA                          |   in|   32|       m_axi|                      gmem|       pointer|
|m_axi_gmem_RLAST                          |   in|    1|       m_axi|                      gmem|       pointer|
|m_axi_gmem_RID                            |   in|    1|       m_axi|                      gmem|       pointer|
|m_axi_gmem_RFIFONUM                       |   in|    9|       m_axi|                      gmem|       pointer|
|m_axi_gmem_RUSER                          |   in|    1|       m_axi|                      gmem|       pointer|
|m_axi_gmem_RRESP                          |   in|    2|       m_axi|                      gmem|       pointer|
|m_axi_gmem_BVALID                         |   in|    1|       m_axi|                      gmem|       pointer|
|m_axi_gmem_BREADY                         |  out|    1|       m_axi|                      gmem|       pointer|
|m_axi_gmem_BRESP                          |   in|    2|       m_axi|                      gmem|       pointer|
|m_axi_gmem_BID                            |   in|    1|       m_axi|                      gmem|       pointer|
|m_axi_gmem_BUSER                          |   in|    1|       m_axi|                      gmem|       pointer|
|norm_0_weight_3                           |   in|   64|     ap_none|           norm_0_weight_3|        scalar|
|norm_0_bias_3                             |   in|   64|     ap_none|             norm_0_bias_3|        scalar|
|v_conv_0_weight_3                         |   in|   64|     ap_none|         v_conv_0_weight_3|        scalar|
|v_conv_0_bias_3                           |   in|   64|     ap_none|           v_conv_0_bias_3|        scalar|
|dw_conv_0_filter_3                        |   in|   64|     ap_none|        dw_conv_0_filter_3|        scalar|
|dw_norm_0_weight_3                        |   in|   64|     ap_none|        dw_norm_0_weight_3|        scalar|
|dw_norm_0_bias_3                          |   in|   64|     ap_none|          dw_norm_0_bias_3|        scalar|
|dw_norm_0_mean_3                          |   in|   64|     ap_none|          dw_norm_0_mean_3|        scalar|
|dw_norm_0_var_3                           |   in|   64|     ap_none|           dw_norm_0_var_3|        scalar|
|proj_0_weight_3                           |   in|   64|     ap_none|           proj_0_weight_3|        scalar|
|m_axi_gmem1_AWVALID                       |  out|    1|       m_axi|                     gmem1|       pointer|
|m_axi_gmem1_AWREADY                       |   in|    1|       m_axi|                     gmem1|       pointer|
|m_axi_gmem1_AWADDR                        |  out|   64|       m_axi|                     gmem1|       pointer|
|m_axi_gmem1_AWID                          |  out|    1|       m_axi|                     gmem1|       pointer|
|m_axi_gmem1_AWLEN                         |  out|   32|       m_axi|                     gmem1|       pointer|
|m_axi_gmem1_AWSIZE                        |  out|    3|       m_axi|                     gmem1|       pointer|
|m_axi_gmem1_AWBURST                       |  out|    2|       m_axi|                     gmem1|       pointer|
|m_axi_gmem1_AWLOCK                        |  out|    2|       m_axi|                     gmem1|       pointer|
|m_axi_gmem1_AWCACHE                       |  out|    4|       m_axi|                     gmem1|       pointer|
|m_axi_gmem1_AWPROT                        |  out|    3|       m_axi|                     gmem1|       pointer|
|m_axi_gmem1_AWQOS                         |  out|    4|       m_axi|                     gmem1|       pointer|
|m_axi_gmem1_AWREGION                      |  out|    4|       m_axi|                     gmem1|       pointer|
|m_axi_gmem1_AWUSER                        |  out|    1|       m_axi|                     gmem1|       pointer|
|m_axi_gmem1_WVALID                        |  out|    1|       m_axi|                     gmem1|       pointer|
|m_axi_gmem1_WREADY                        |   in|    1|       m_axi|                     gmem1|       pointer|
|m_axi_gmem1_WDATA                         |  out|   32|       m_axi|                     gmem1|       pointer|
|m_axi_gmem1_WSTRB                         |  out|    4|       m_axi|                     gmem1|       pointer|
|m_axi_gmem1_WLAST                         |  out|    1|       m_axi|                     gmem1|       pointer|
|m_axi_gmem1_WID                           |  out|    1|       m_axi|                     gmem1|       pointer|
|m_axi_gmem1_WUSER                         |  out|    1|       m_axi|                     gmem1|       pointer|
|m_axi_gmem1_ARVALID                       |  out|    1|       m_axi|                     gmem1|       pointer|
|m_axi_gmem1_ARREADY                       |   in|    1|       m_axi|                     gmem1|       pointer|
|m_axi_gmem1_ARADDR                        |  out|   64|       m_axi|                     gmem1|       pointer|
|m_axi_gmem1_ARID                          |  out|    1|       m_axi|                     gmem1|       pointer|
|m_axi_gmem1_ARLEN                         |  out|   32|       m_axi|                     gmem1|       pointer|
|m_axi_gmem1_ARSIZE                        |  out|    3|       m_axi|                     gmem1|       pointer|
|m_axi_gmem1_ARBURST                       |  out|    2|       m_axi|                     gmem1|       pointer|
|m_axi_gmem1_ARLOCK                        |  out|    2|       m_axi|                     gmem1|       pointer|
|m_axi_gmem1_ARCACHE                       |  out|    4|       m_axi|                     gmem1|       pointer|
|m_axi_gmem1_ARPROT                        |  out|    3|       m_axi|                     gmem1|       pointer|
|m_axi_gmem1_ARQOS                         |  out|    4|       m_axi|                     gmem1|       pointer|
|m_axi_gmem1_ARREGION                      |  out|    4|       m_axi|                     gmem1|       pointer|
|m_axi_gmem1_ARUSER                        |  out|    1|       m_axi|                     gmem1|       pointer|
|m_axi_gmem1_RVALID                        |   in|    1|       m_axi|                     gmem1|       pointer|
|m_axi_gmem1_RREADY                        |  out|    1|       m_axi|                     gmem1|       pointer|
|m_axi_gmem1_RDATA                         |   in|   32|       m_axi|                     gmem1|       pointer|
|m_axi_gmem1_RLAST                         |   in|    1|       m_axi|                     gmem1|       pointer|
|m_axi_gmem1_RID                           |   in|    1|       m_axi|                     gmem1|       pointer|
|m_axi_gmem1_RFIFONUM                      |   in|    9|       m_axi|                     gmem1|       pointer|
|m_axi_gmem1_RUSER                         |   in|    1|       m_axi|                     gmem1|       pointer|
|m_axi_gmem1_RRESP                         |   in|    2|       m_axi|                     gmem1|       pointer|
|m_axi_gmem1_BVALID                        |   in|    1|       m_axi|                     gmem1|       pointer|
|m_axi_gmem1_BREADY                        |  out|    1|       m_axi|                     gmem1|       pointer|
|m_axi_gmem1_BRESP                         |   in|    2|       m_axi|                     gmem1|       pointer|
|m_axi_gmem1_BID                           |   in|    1|       m_axi|                     gmem1|       pointer|
|m_axi_gmem1_BUSER                         |   in|    1|       m_axi|                     gmem1|       pointer|
|Y_norm_0_3                                |   in|   64|     ap_none|                Y_norm_0_3|        scalar|
|Y_v_conv_0_3                              |   in|   64|     ap_none|              Y_v_conv_0_3|        scalar|
|m_axi_gmem3_AWVALID                       |  out|    1|       m_axi|                     gmem3|       pointer|
|m_axi_gmem3_AWREADY                       |   in|    1|       m_axi|                     gmem3|       pointer|
|m_axi_gmem3_AWADDR                        |  out|   64|       m_axi|                     gmem3|       pointer|
|m_axi_gmem3_AWID                          |  out|    1|       m_axi|                     gmem3|       pointer|
|m_axi_gmem3_AWLEN                         |  out|   32|       m_axi|                     gmem3|       pointer|
|m_axi_gmem3_AWSIZE                        |  out|    3|       m_axi|                     gmem3|       pointer|
|m_axi_gmem3_AWBURST                       |  out|    2|       m_axi|                     gmem3|       pointer|
|m_axi_gmem3_AWLOCK                        |  out|    2|       m_axi|                     gmem3|       pointer|
|m_axi_gmem3_AWCACHE                       |  out|    4|       m_axi|                     gmem3|       pointer|
|m_axi_gmem3_AWPROT                        |  out|    3|       m_axi|                     gmem3|       pointer|
|m_axi_gmem3_AWQOS                         |  out|    4|       m_axi|                     gmem3|       pointer|
|m_axi_gmem3_AWREGION                      |  out|    4|       m_axi|                     gmem3|       pointer|
|m_axi_gmem3_AWUSER                        |  out|    1|       m_axi|                     gmem3|       pointer|
|m_axi_gmem3_WVALID                        |  out|    1|       m_axi|                     gmem3|       pointer|
|m_axi_gmem3_WREADY                        |   in|    1|       m_axi|                     gmem3|       pointer|
|m_axi_gmem3_WDATA                         |  out|   32|       m_axi|                     gmem3|       pointer|
|m_axi_gmem3_WSTRB                         |  out|    4|       m_axi|                     gmem3|       pointer|
|m_axi_gmem3_WLAST                         |  out|    1|       m_axi|                     gmem3|       pointer|
|m_axi_gmem3_WID                           |  out|    1|       m_axi|                     gmem3|       pointer|
|m_axi_gmem3_WUSER                         |  out|    1|       m_axi|                     gmem3|       pointer|
|m_axi_gmem3_ARVALID                       |  out|    1|       m_axi|                     gmem3|       pointer|
|m_axi_gmem3_ARREADY                       |   in|    1|       m_axi|                     gmem3|       pointer|
|m_axi_gmem3_ARADDR                        |  out|   64|       m_axi|                     gmem3|       pointer|
|m_axi_gmem3_ARID                          |  out|    1|       m_axi|                     gmem3|       pointer|
|m_axi_gmem3_ARLEN                         |  out|   32|       m_axi|                     gmem3|       pointer|
|m_axi_gmem3_ARSIZE                        |  out|    3|       m_axi|                     gmem3|       pointer|
|m_axi_gmem3_ARBURST                       |  out|    2|       m_axi|                     gmem3|       pointer|
|m_axi_gmem3_ARLOCK                        |  out|    2|       m_axi|                     gmem3|       pointer|
|m_axi_gmem3_ARCACHE                       |  out|    4|       m_axi|                     gmem3|       pointer|
|m_axi_gmem3_ARPROT                        |  out|    3|       m_axi|                     gmem3|       pointer|
|m_axi_gmem3_ARQOS                         |  out|    4|       m_axi|                     gmem3|       pointer|
|m_axi_gmem3_ARREGION                      |  out|    4|       m_axi|                     gmem3|       pointer|
|m_axi_gmem3_ARUSER                        |  out|    1|       m_axi|                     gmem3|       pointer|
|m_axi_gmem3_RVALID                        |   in|    1|       m_axi|                     gmem3|       pointer|
|m_axi_gmem3_RREADY                        |  out|    1|       m_axi|                     gmem3|       pointer|
|m_axi_gmem3_RDATA                         |   in|   32|       m_axi|                     gmem3|       pointer|
|m_axi_gmem3_RLAST                         |   in|    1|       m_axi|                     gmem3|       pointer|
|m_axi_gmem3_RID                           |   in|    1|       m_axi|                     gmem3|       pointer|
|m_axi_gmem3_RFIFONUM                      |   in|    9|       m_axi|                     gmem3|       pointer|
|m_axi_gmem3_RUSER                         |   in|    1|       m_axi|                     gmem3|       pointer|
|m_axi_gmem3_RRESP                         |   in|    2|       m_axi|                     gmem3|       pointer|
|m_axi_gmem3_BVALID                        |   in|    1|       m_axi|                     gmem3|       pointer|
|m_axi_gmem3_BREADY                        |  out|    1|       m_axi|                     gmem3|       pointer|
|m_axi_gmem3_BRESP                         |   in|    2|       m_axi|                     gmem3|       pointer|
|m_axi_gmem3_BID                           |   in|    1|       m_axi|                     gmem3|       pointer|
|m_axi_gmem3_BUSER                         |   in|    1|       m_axi|                     gmem3|       pointer|
|Y_v_act_0_3                               |   in|   64|     ap_none|               Y_v_act_0_3|        scalar|
|m_axi_gmem0_AWVALID                       |  out|    1|       m_axi|                     gmem0|       pointer|
|m_axi_gmem0_AWREADY                       |   in|    1|       m_axi|                     gmem0|       pointer|
|m_axi_gmem0_AWADDR                        |  out|   64|       m_axi|                     gmem0|       pointer|
|m_axi_gmem0_AWID                          |  out|    1|       m_axi|                     gmem0|       pointer|
|m_axi_gmem0_AWLEN                         |  out|   32|       m_axi|                     gmem0|       pointer|
|m_axi_gmem0_AWSIZE                        |  out|    3|       m_axi|                     gmem0|       pointer|
|m_axi_gmem0_AWBURST                       |  out|    2|       m_axi|                     gmem0|       pointer|
|m_axi_gmem0_AWLOCK                        |  out|    2|       m_axi|                     gmem0|       pointer|
|m_axi_gmem0_AWCACHE                       |  out|    4|       m_axi|                     gmem0|       pointer|
|m_axi_gmem0_AWPROT                        |  out|    3|       m_axi|                     gmem0|       pointer|
|m_axi_gmem0_AWQOS                         |  out|    4|       m_axi|                     gmem0|       pointer|
|m_axi_gmem0_AWREGION                      |  out|    4|       m_axi|                     gmem0|       pointer|
|m_axi_gmem0_AWUSER                        |  out|    1|       m_axi|                     gmem0|       pointer|
|m_axi_gmem0_WVALID                        |  out|    1|       m_axi|                     gmem0|       pointer|
|m_axi_gmem0_WREADY                        |   in|    1|       m_axi|                     gmem0|       pointer|
|m_axi_gmem0_WDATA                         |  out|   32|       m_axi|                     gmem0|       pointer|
|m_axi_gmem0_WSTRB                         |  out|    4|       m_axi|                     gmem0|       pointer|
|m_axi_gmem0_WLAST                         |  out|    1|       m_axi|                     gmem0|       pointer|
|m_axi_gmem0_WID                           |  out|    1|       m_axi|                     gmem0|       pointer|
|m_axi_gmem0_WUSER                         |  out|    1|       m_axi|                     gmem0|       pointer|
|m_axi_gmem0_ARVALID                       |  out|    1|       m_axi|                     gmem0|       pointer|
|m_axi_gmem0_ARREADY                       |   in|    1|       m_axi|                     gmem0|       pointer|
|m_axi_gmem0_ARADDR                        |  out|   64|       m_axi|                     gmem0|       pointer|
|m_axi_gmem0_ARID                          |  out|    1|       m_axi|                     gmem0|       pointer|
|m_axi_gmem0_ARLEN                         |  out|   32|       m_axi|                     gmem0|       pointer|
|m_axi_gmem0_ARSIZE                        |  out|    3|       m_axi|                     gmem0|       pointer|
|m_axi_gmem0_ARBURST                       |  out|    2|       m_axi|                     gmem0|       pointer|
|m_axi_gmem0_ARLOCK                        |  out|    2|       m_axi|                     gmem0|       pointer|
|m_axi_gmem0_ARCACHE                       |  out|    4|       m_axi|                     gmem0|       pointer|
|m_axi_gmem0_ARPROT                        |  out|    3|       m_axi|                     gmem0|       pointer|
|m_axi_gmem0_ARQOS                         |  out|    4|       m_axi|                     gmem0|       pointer|
|m_axi_gmem0_ARREGION                      |  out|    4|       m_axi|                     gmem0|       pointer|
|m_axi_gmem0_ARUSER                        |  out|    1|       m_axi|                     gmem0|       pointer|
|m_axi_gmem0_RVALID                        |   in|    1|       m_axi|                     gmem0|       pointer|
|m_axi_gmem0_RREADY                        |  out|    1|       m_axi|                     gmem0|       pointer|
|m_axi_gmem0_RDATA                         |   in|   32|       m_axi|                     gmem0|       pointer|
|m_axi_gmem0_RLAST                         |   in|    1|       m_axi|                     gmem0|       pointer|
|m_axi_gmem0_RID                           |   in|    1|       m_axi|                     gmem0|       pointer|
|m_axi_gmem0_RFIFONUM                      |   in|    9|       m_axi|                     gmem0|       pointer|
|m_axi_gmem0_RUSER                         |   in|    1|       m_axi|                     gmem0|       pointer|
|m_axi_gmem0_RRESP                         |   in|    2|       m_axi|                     gmem0|       pointer|
|m_axi_gmem0_BVALID                        |   in|    1|       m_axi|                     gmem0|       pointer|
|m_axi_gmem0_BREADY                        |  out|    1|       m_axi|                     gmem0|       pointer|
|m_axi_gmem0_BRESP                         |   in|    2|       m_axi|                     gmem0|       pointer|
|m_axi_gmem0_BID                           |   in|    1|       m_axi|                     gmem0|       pointer|
|m_axi_gmem0_BUSER                         |   in|    1|       m_axi|                     gmem0|       pointer|
|Y_dw_conv_0_3                             |   in|   64|     ap_none|             Y_dw_conv_0_3|        scalar|
|Y_dw_norm_0_3                             |   in|   64|     ap_none|             Y_dw_norm_0_3|        scalar|
|Y_dw_act_0_3                              |   in|   64|     ap_none|              Y_dw_act_0_3|        scalar|
|result_30                                 |   in|   64|     ap_none|                 result_30|        scalar|
|afterNorm_3                               |   in|   64|     ap_none|               afterNorm_3|        scalar|
|norm1_mean_3                              |   in|   64|     ap_none|              norm1_mean_3|        scalar|
|norm1_var_3                               |   in|   64|     ap_none|               norm1_var_3|        scalar|
|norm1_weight_3                            |   in|   64|     ap_none|            norm1_weight_3|        scalar|
|norm1_bias_3                              |   in|   64|     ap_none|              norm1_bias_3|        scalar|
|afterRearrangeX_3                         |   in|   64|     ap_none|         afterRearrangeX_3|        scalar|
|afterConv1_3                              |   in|   64|     ap_none|              afterConv1_3|        scalar|
|kernel1_3                                 |   in|   64|     ap_none|                 kernel1_3|        scalar|
|bias1_3                                   |   in|   64|     ap_none|                   bias1_3|        scalar|
|in_q_3                                    |   in|   64|     ap_none|                    in_q_3|        scalar|
|in_k_3                                    |   in|   64|     ap_none|                    in_k_3|        scalar|
|afterQKMultiplication_3                   |   in|   64|     ap_none|   afterQKMultiplication_3|        scalar|
|afterSoftmax_3                            |   in|   64|     ap_none|            afterSoftmax_3|        scalar|
|afterRearrangeX2_3                        |   in|   64|     ap_none|        afterRearrangeX2_3|        scalar|
|afterQKXMultiplication_3                  |   in|   64|     ap_none|  afterQKXMultiplication_3|        scalar|
|afterRearrangeQKX_3                       |   in|   64|     ap_none|       afterRearrangeQKX_3|        scalar|
|afterConv2_3                              |   in|   64|     ap_none|              afterConv2_3|        scalar|
|kernel2_3                                 |   in|   64|     ap_none|                 kernel2_3|        scalar|
|bias2_3                                   |   in|   64|     ap_none|                   bias2_3|        scalar|
|afterAct2_3                               |   in|   64|     ap_none|               afterAct2_3|        scalar|
|buffer_out_3                              |   in|   64|     ap_none|              buffer_out_3|        scalar|
|buffer_result_3                           |   in|   64|     ap_none|           buffer_result_3|        scalar|
|dw_conv_1_filter_3                        |   in|   64|     ap_none|        dw_conv_1_filter_3|        scalar|
|dw_norm_1_weight_3                        |   in|   64|     ap_none|        dw_norm_1_weight_3|        scalar|
|dw_norm_1_bias_3                          |   in|   64|     ap_none|          dw_norm_1_bias_3|        scalar|
|dw_norm_1_mean_3                          |   in|   64|     ap_none|          dw_norm_1_mean_3|        scalar|
|dw_norm_1_var_3                           |   in|   64|     ap_none|           dw_norm_1_var_3|        scalar|
|proj_1_weight_3                           |   in|   64|     ap_none|           proj_1_weight_3|        scalar|
|Y_dw_conv_1_3                             |   in|   64|     ap_none|             Y_dw_conv_1_3|        scalar|
|Y_dw_norm_1_3                             |   in|   64|     ap_none|             Y_dw_norm_1_3|        scalar|
|Y_dw_act_1_3                              |   in|   64|     ap_none|              Y_dw_act_1_3|        scalar|
|Y_proj_1_3                                |   in|   64|     ap_none|                Y_proj_1_3|        scalar|
|Y_dw_skip_1_3                             |   in|   64|     ap_none|             Y_dw_skip_1_3|        scalar|
|Y_skip_1_3                                |   in|   64|     ap_none|                Y_skip_1_3|        scalar|
+------------------------------------------+-----+-----+------------+--------------------------+--------------+

