Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Tue Nov 28 15:16:22 2023
| Host         : Abhi-Laptop running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file vga_top_timing_summary_routed.rpt -pb vga_top_timing_summary_routed.pb -rpx vga_top_timing_summary_routed.rpx -warn_on_violation
| Design       : vga_top
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                    Violations  
---------  ----------------  -----------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell    170         
TIMING-18  Warning           Missing input or output delay  16          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (170)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (460)
5. checking no_input_delay (7)
6. checking no_output_delay (29)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (170)
--------------------------
 There are 148 register/latch pins with no clock driven by root clock pin: DIV_CLK_reg[19]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: dc/clk25_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: dc/pulse_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (460)
--------------------------------------------------
 There are 460 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (7)
------------------------------
 There are 7 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (29)
--------------------------------
 There are 29 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.243        0.000                      0                   21        0.089        0.000                      0                   21        4.500        0.000                       0                    22  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock    Waveform(ns)       Period(ns)      Frequency(MHz)
-----    ------------       ----------      --------------
ClkPort  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
ClkPort             6.243        0.000                      0                   21        0.089        0.000                      0                   21        4.500        0.000                       0                    22  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        ClkPort                     
(none)                      ClkPort       


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  ClkPort
  To Clock:  ClkPort

Setup :            0  Failing Endpoints,  Worst Slack        6.243ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.089ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.243ns  (required time - arrival time)
  Source:                 DIV_CLK_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DIV_CLK_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ClkPort
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ClkPort rise@10.000ns - ClkPort rise@0.000ns)
  Data Path Delay:        3.831ns  (logic 0.993ns (25.923%)  route 2.838ns (74.077%))
  Logic Levels:           2  (BUFG=1 CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.919ns = ( 14.919 - 10.000 ) 
    Source Clock Delay      (SCD):    5.220ns
    Clock Pessimism Removal (CPR):    0.301ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.618     5.220    ClkPort_IBUF_BUFG
    SLICE_X46Y103        FDCE                                         r  DIV_CLK_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y103        FDCE (Prop_fdce_C_Q)         0.518     5.738 r  DIV_CLK_reg[19]/Q
                         net (fo=13, routed)          1.050     6.788    move_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.884 r  move_clk_BUFG_inst/O
                         net (fo=149, routed)         1.788     8.672    move_clk_BUFG
    SLICE_X46Y103        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.379     9.051 r  DIV_CLK_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     9.051    DIV_CLK_reg[16]_i_1_n_4
    SLICE_X46Y103        FDCE                                         r  DIV_CLK_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock ClkPort rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  ClkPort (IN)
                         net (fo=0)                   0.000    10.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.497    14.919    ClkPort_IBUF_BUFG
    SLICE_X46Y103        FDCE                                         r  DIV_CLK_reg[19]/C
                         clock pessimism              0.301    15.220    
                         clock uncertainty           -0.035    15.185    
    SLICE_X46Y103        FDCE (Setup_fdce_C_D)        0.109    15.294    DIV_CLK_reg[19]
  -------------------------------------------------------------------
                         required time                         15.294    
                         arrival time                          -9.051    
  -------------------------------------------------------------------
                         slack                                  6.243    

Slack (MET) :             7.545ns  (required time - arrival time)
  Source:                 DIV_CLK_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DIV_CLK_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ClkPort
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ClkPort rise@10.000ns - ClkPort rise@0.000ns)
  Data Path Delay:        2.390ns  (logic 1.849ns (77.353%)  route 0.541ns (22.647%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.139ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.919ns = ( 14.919 - 10.000 ) 
    Source Clock Delay      (SCD):    5.238ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.635     5.238    ClkPort_IBUF_BUFG
    SLICE_X46Y99         FDCE                                         r  DIV_CLK_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y99         FDCE (Prop_fdce_C_Q)         0.518     5.756 r  DIV_CLK_reg[1]/Q
                         net (fo=1, routed)           0.541     6.296    DIV_CLK_reg_n_0_[1]
    SLICE_X46Y99         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     6.953 r  DIV_CLK_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.001     6.954    DIV_CLK_reg[0]_i_1_n_0
    SLICE_X46Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.071 r  DIV_CLK_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.071    DIV_CLK_reg[4]_i_1_n_0
    SLICE_X46Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.188 r  DIV_CLK_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.188    DIV_CLK_reg[8]_i_1_n_0
    SLICE_X46Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.305 r  DIV_CLK_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.305    DIV_CLK_reg[12]_i_1_n_0
    SLICE_X46Y103        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.628 r  DIV_CLK_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.628    DIV_CLK_reg[16]_i_1_n_6
    SLICE_X46Y103        FDCE                                         r  DIV_CLK_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock ClkPort rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  ClkPort (IN)
                         net (fo=0)                   0.000    10.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.497    14.919    ClkPort_IBUF_BUFG
    SLICE_X46Y103        FDCE                                         r  DIV_CLK_reg[17]/C
                         clock pessimism              0.180    15.099    
                         clock uncertainty           -0.035    15.064    
    SLICE_X46Y103        FDCE (Setup_fdce_C_D)        0.109    15.173    DIV_CLK_reg[17]
  -------------------------------------------------------------------
                         required time                         15.173    
                         arrival time                          -7.628    
  -------------------------------------------------------------------
                         slack                                  7.545    

Slack (MET) :             7.629ns  (required time - arrival time)
  Source:                 DIV_CLK_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DIV_CLK_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ClkPort
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ClkPort rise@10.000ns - ClkPort rise@0.000ns)
  Data Path Delay:        2.306ns  (logic 1.765ns (76.528%)  route 0.541ns (23.472%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.139ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.919ns = ( 14.919 - 10.000 ) 
    Source Clock Delay      (SCD):    5.238ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.635     5.238    ClkPort_IBUF_BUFG
    SLICE_X46Y99         FDCE                                         r  DIV_CLK_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y99         FDCE (Prop_fdce_C_Q)         0.518     5.756 r  DIV_CLK_reg[1]/Q
                         net (fo=1, routed)           0.541     6.296    DIV_CLK_reg_n_0_[1]
    SLICE_X46Y99         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     6.953 r  DIV_CLK_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.001     6.954    DIV_CLK_reg[0]_i_1_n_0
    SLICE_X46Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.071 r  DIV_CLK_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.071    DIV_CLK_reg[4]_i_1_n_0
    SLICE_X46Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.188 r  DIV_CLK_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.188    DIV_CLK_reg[8]_i_1_n_0
    SLICE_X46Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.305 r  DIV_CLK_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.305    DIV_CLK_reg[12]_i_1_n_0
    SLICE_X46Y103        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.544 r  DIV_CLK_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.544    DIV_CLK_reg[16]_i_1_n_5
    SLICE_X46Y103        FDCE                                         r  DIV_CLK_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock ClkPort rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  ClkPort (IN)
                         net (fo=0)                   0.000    10.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.497    14.919    ClkPort_IBUF_BUFG
    SLICE_X46Y103        FDCE                                         r  DIV_CLK_reg[18]/C
                         clock pessimism              0.180    15.099    
                         clock uncertainty           -0.035    15.064    
    SLICE_X46Y103        FDCE (Setup_fdce_C_D)        0.109    15.173    DIV_CLK_reg[18]
  -------------------------------------------------------------------
                         required time                         15.173    
                         arrival time                          -7.544    
  -------------------------------------------------------------------
                         slack                                  7.629    

Slack (MET) :             7.649ns  (required time - arrival time)
  Source:                 DIV_CLK_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DIV_CLK_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ClkPort
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ClkPort rise@10.000ns - ClkPort rise@0.000ns)
  Data Path Delay:        2.286ns  (logic 1.745ns (76.323%)  route 0.541ns (23.677%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.139ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.919ns = ( 14.919 - 10.000 ) 
    Source Clock Delay      (SCD):    5.238ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.635     5.238    ClkPort_IBUF_BUFG
    SLICE_X46Y99         FDCE                                         r  DIV_CLK_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y99         FDCE (Prop_fdce_C_Q)         0.518     5.756 r  DIV_CLK_reg[1]/Q
                         net (fo=1, routed)           0.541     6.296    DIV_CLK_reg_n_0_[1]
    SLICE_X46Y99         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     6.953 r  DIV_CLK_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.001     6.954    DIV_CLK_reg[0]_i_1_n_0
    SLICE_X46Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.071 r  DIV_CLK_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.071    DIV_CLK_reg[4]_i_1_n_0
    SLICE_X46Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.188 r  DIV_CLK_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.188    DIV_CLK_reg[8]_i_1_n_0
    SLICE_X46Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.305 r  DIV_CLK_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.305    DIV_CLK_reg[12]_i_1_n_0
    SLICE_X46Y103        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.524 r  DIV_CLK_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.524    DIV_CLK_reg[16]_i_1_n_7
    SLICE_X46Y103        FDCE                                         r  DIV_CLK_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock ClkPort rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  ClkPort (IN)
                         net (fo=0)                   0.000    10.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.497    14.919    ClkPort_IBUF_BUFG
    SLICE_X46Y103        FDCE                                         r  DIV_CLK_reg[16]/C
                         clock pessimism              0.180    15.099    
                         clock uncertainty           -0.035    15.064    
    SLICE_X46Y103        FDCE (Setup_fdce_C_D)        0.109    15.173    DIV_CLK_reg[16]
  -------------------------------------------------------------------
                         required time                         15.173    
                         arrival time                          -7.524    
  -------------------------------------------------------------------
                         slack                                  7.649    

Slack (MET) :             7.663ns  (required time - arrival time)
  Source:                 DIV_CLK_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DIV_CLK_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ClkPort
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ClkPort rise@10.000ns - ClkPort rise@0.000ns)
  Data Path Delay:        2.273ns  (logic 1.732ns (76.187%)  route 0.541ns (23.813%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.920ns = ( 14.920 - 10.000 ) 
    Source Clock Delay      (SCD):    5.238ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.635     5.238    ClkPort_IBUF_BUFG
    SLICE_X46Y99         FDCE                                         r  DIV_CLK_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y99         FDCE (Prop_fdce_C_Q)         0.518     5.756 r  DIV_CLK_reg[1]/Q
                         net (fo=1, routed)           0.541     6.296    DIV_CLK_reg_n_0_[1]
    SLICE_X46Y99         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     6.953 r  DIV_CLK_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.001     6.954    DIV_CLK_reg[0]_i_1_n_0
    SLICE_X46Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.071 r  DIV_CLK_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.071    DIV_CLK_reg[4]_i_1_n_0
    SLICE_X46Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.188 r  DIV_CLK_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.188    DIV_CLK_reg[8]_i_1_n_0
    SLICE_X46Y102        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.511 r  DIV_CLK_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.511    DIV_CLK_reg[12]_i_1_n_6
    SLICE_X46Y102        FDCE                                         r  DIV_CLK_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock ClkPort rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  ClkPort (IN)
                         net (fo=0)                   0.000    10.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.498    14.920    ClkPort_IBUF_BUFG
    SLICE_X46Y102        FDCE                                         r  DIV_CLK_reg[13]/C
                         clock pessimism              0.180    15.100    
                         clock uncertainty           -0.035    15.065    
    SLICE_X46Y102        FDCE (Setup_fdce_C_D)        0.109    15.174    DIV_CLK_reg[13]
  -------------------------------------------------------------------
                         required time                         15.174    
                         arrival time                          -7.511    
  -------------------------------------------------------------------
                         slack                                  7.663    

Slack (MET) :             7.671ns  (required time - arrival time)
  Source:                 DIV_CLK_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DIV_CLK_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ClkPort
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ClkPort rise@10.000ns - ClkPort rise@0.000ns)
  Data Path Delay:        2.265ns  (logic 1.724ns (76.103%)  route 0.541ns (23.897%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.920ns = ( 14.920 - 10.000 ) 
    Source Clock Delay      (SCD):    5.238ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.635     5.238    ClkPort_IBUF_BUFG
    SLICE_X46Y99         FDCE                                         r  DIV_CLK_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y99         FDCE (Prop_fdce_C_Q)         0.518     5.756 r  DIV_CLK_reg[1]/Q
                         net (fo=1, routed)           0.541     6.296    DIV_CLK_reg_n_0_[1]
    SLICE_X46Y99         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     6.953 r  DIV_CLK_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.001     6.954    DIV_CLK_reg[0]_i_1_n_0
    SLICE_X46Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.071 r  DIV_CLK_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.071    DIV_CLK_reg[4]_i_1_n_0
    SLICE_X46Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.188 r  DIV_CLK_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.188    DIV_CLK_reg[8]_i_1_n_0
    SLICE_X46Y102        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.503 r  DIV_CLK_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.503    DIV_CLK_reg[12]_i_1_n_4
    SLICE_X46Y102        FDCE                                         r  DIV_CLK_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock ClkPort rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  ClkPort (IN)
                         net (fo=0)                   0.000    10.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.498    14.920    ClkPort_IBUF_BUFG
    SLICE_X46Y102        FDCE                                         r  DIV_CLK_reg[15]/C
                         clock pessimism              0.180    15.100    
                         clock uncertainty           -0.035    15.065    
    SLICE_X46Y102        FDCE (Setup_fdce_C_D)        0.109    15.174    DIV_CLK_reg[15]
  -------------------------------------------------------------------
                         required time                         15.174    
                         arrival time                          -7.503    
  -------------------------------------------------------------------
                         slack                                  7.671    

Slack (MET) :             7.747ns  (required time - arrival time)
  Source:                 DIV_CLK_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DIV_CLK_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ClkPort
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ClkPort rise@10.000ns - ClkPort rise@0.000ns)
  Data Path Delay:        2.189ns  (logic 1.648ns (75.274%)  route 0.541ns (24.726%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.920ns = ( 14.920 - 10.000 ) 
    Source Clock Delay      (SCD):    5.238ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.635     5.238    ClkPort_IBUF_BUFG
    SLICE_X46Y99         FDCE                                         r  DIV_CLK_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y99         FDCE (Prop_fdce_C_Q)         0.518     5.756 r  DIV_CLK_reg[1]/Q
                         net (fo=1, routed)           0.541     6.296    DIV_CLK_reg_n_0_[1]
    SLICE_X46Y99         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     6.953 r  DIV_CLK_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.001     6.954    DIV_CLK_reg[0]_i_1_n_0
    SLICE_X46Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.071 r  DIV_CLK_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.071    DIV_CLK_reg[4]_i_1_n_0
    SLICE_X46Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.188 r  DIV_CLK_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.188    DIV_CLK_reg[8]_i_1_n_0
    SLICE_X46Y102        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.427 r  DIV_CLK_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.427    DIV_CLK_reg[12]_i_1_n_5
    SLICE_X46Y102        FDCE                                         r  DIV_CLK_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock ClkPort rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  ClkPort (IN)
                         net (fo=0)                   0.000    10.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.498    14.920    ClkPort_IBUF_BUFG
    SLICE_X46Y102        FDCE                                         r  DIV_CLK_reg[14]/C
                         clock pessimism              0.180    15.100    
                         clock uncertainty           -0.035    15.065    
    SLICE_X46Y102        FDCE (Setup_fdce_C_D)        0.109    15.174    DIV_CLK_reg[14]
  -------------------------------------------------------------------
                         required time                         15.174    
                         arrival time                          -7.427    
  -------------------------------------------------------------------
                         slack                                  7.747    

Slack (MET) :             7.767ns  (required time - arrival time)
  Source:                 DIV_CLK_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DIV_CLK_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ClkPort
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ClkPort rise@10.000ns - ClkPort rise@0.000ns)
  Data Path Delay:        2.169ns  (logic 1.628ns (75.046%)  route 0.541ns (24.954%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.920ns = ( 14.920 - 10.000 ) 
    Source Clock Delay      (SCD):    5.238ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.635     5.238    ClkPort_IBUF_BUFG
    SLICE_X46Y99         FDCE                                         r  DIV_CLK_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y99         FDCE (Prop_fdce_C_Q)         0.518     5.756 r  DIV_CLK_reg[1]/Q
                         net (fo=1, routed)           0.541     6.296    DIV_CLK_reg_n_0_[1]
    SLICE_X46Y99         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     6.953 r  DIV_CLK_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.001     6.954    DIV_CLK_reg[0]_i_1_n_0
    SLICE_X46Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.071 r  DIV_CLK_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.071    DIV_CLK_reg[4]_i_1_n_0
    SLICE_X46Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.188 r  DIV_CLK_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.188    DIV_CLK_reg[8]_i_1_n_0
    SLICE_X46Y102        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.407 r  DIV_CLK_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.407    DIV_CLK_reg[12]_i_1_n_7
    SLICE_X46Y102        FDCE                                         r  DIV_CLK_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock ClkPort rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  ClkPort (IN)
                         net (fo=0)                   0.000    10.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.498    14.920    ClkPort_IBUF_BUFG
    SLICE_X46Y102        FDCE                                         r  DIV_CLK_reg[12]/C
                         clock pessimism              0.180    15.100    
                         clock uncertainty           -0.035    15.065    
    SLICE_X46Y102        FDCE (Setup_fdce_C_D)        0.109    15.174    DIV_CLK_reg[12]
  -------------------------------------------------------------------
                         required time                         15.174    
                         arrival time                          -7.407    
  -------------------------------------------------------------------
                         slack                                  7.767    

Slack (MET) :             7.780ns  (required time - arrival time)
  Source:                 DIV_CLK_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DIV_CLK_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ClkPort
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ClkPort rise@10.000ns - ClkPort rise@0.000ns)
  Data Path Delay:        2.156ns  (logic 1.615ns (74.895%)  route 0.541ns (25.105%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.920ns = ( 14.920 - 10.000 ) 
    Source Clock Delay      (SCD):    5.238ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.635     5.238    ClkPort_IBUF_BUFG
    SLICE_X46Y99         FDCE                                         r  DIV_CLK_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y99         FDCE (Prop_fdce_C_Q)         0.518     5.756 r  DIV_CLK_reg[1]/Q
                         net (fo=1, routed)           0.541     6.296    DIV_CLK_reg_n_0_[1]
    SLICE_X46Y99         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     6.953 r  DIV_CLK_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.001     6.954    DIV_CLK_reg[0]_i_1_n_0
    SLICE_X46Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.071 r  DIV_CLK_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.071    DIV_CLK_reg[4]_i_1_n_0
    SLICE_X46Y101        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.394 r  DIV_CLK_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.394    DIV_CLK_reg[8]_i_1_n_6
    SLICE_X46Y101        FDCE                                         r  DIV_CLK_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock ClkPort rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  ClkPort (IN)
                         net (fo=0)                   0.000    10.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.498    14.920    ClkPort_IBUF_BUFG
    SLICE_X46Y101        FDCE                                         r  DIV_CLK_reg[9]/C
                         clock pessimism              0.180    15.100    
                         clock uncertainty           -0.035    15.065    
    SLICE_X46Y101        FDCE (Setup_fdce_C_D)        0.109    15.174    DIV_CLK_reg[9]
  -------------------------------------------------------------------
                         required time                         15.174    
                         arrival time                          -7.394    
  -------------------------------------------------------------------
                         slack                                  7.780    

Slack (MET) :             7.788ns  (required time - arrival time)
  Source:                 DIV_CLK_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DIV_CLK_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ClkPort
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ClkPort rise@10.000ns - ClkPort rise@0.000ns)
  Data Path Delay:        2.148ns  (logic 1.607ns (74.802%)  route 0.541ns (25.198%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.920ns = ( 14.920 - 10.000 ) 
    Source Clock Delay      (SCD):    5.238ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.635     5.238    ClkPort_IBUF_BUFG
    SLICE_X46Y99         FDCE                                         r  DIV_CLK_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y99         FDCE (Prop_fdce_C_Q)         0.518     5.756 r  DIV_CLK_reg[1]/Q
                         net (fo=1, routed)           0.541     6.296    DIV_CLK_reg_n_0_[1]
    SLICE_X46Y99         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     6.953 r  DIV_CLK_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.001     6.954    DIV_CLK_reg[0]_i_1_n_0
    SLICE_X46Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.071 r  DIV_CLK_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.071    DIV_CLK_reg[4]_i_1_n_0
    SLICE_X46Y101        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.386 r  DIV_CLK_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.386    DIV_CLK_reg[8]_i_1_n_4
    SLICE_X46Y101        FDCE                                         r  DIV_CLK_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock ClkPort rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  ClkPort (IN)
                         net (fo=0)                   0.000    10.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.498    14.920    ClkPort_IBUF_BUFG
    SLICE_X46Y101        FDCE                                         r  DIV_CLK_reg[11]/C
                         clock pessimism              0.180    15.100    
                         clock uncertainty           -0.035    15.065    
    SLICE_X46Y101        FDCE (Setup_fdce_C_D)        0.109    15.174    DIV_CLK_reg[11]
  -------------------------------------------------------------------
                         required time                         15.174    
                         arrival time                          -7.386    
  -------------------------------------------------------------------
                         slack                                  7.788    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 DIV_CLK_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DIV_CLK_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ClkPort
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ClkPort rise@0.000ns - ClkPort rise@0.000ns)
  Data Path Delay:        0.488ns  (logic 0.373ns (76.423%)  route 0.115ns (23.577%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.997ns
    Source Clock Delay      (SCD):    1.486ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.567     1.486    ClkPort_IBUF_BUFG
    SLICE_X46Y99         FDCE                                         r  DIV_CLK_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y99         FDCE (Prop_fdce_C_Q)         0.164     1.650 r  DIV_CLK_reg[2]/Q
                         net (fo=1, routed)           0.114     1.765    DIV_CLK_reg_n_0_[2]
    SLICE_X46Y99         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.921 r  DIV_CLK_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.921    DIV_CLK_reg[0]_i_1_n_0
    SLICE_X46Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     1.974 r  DIV_CLK_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.974    DIV_CLK_reg[4]_i_1_n_7
    SLICE_X46Y100        FDCE                                         r  DIV_CLK_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.832     1.997    ClkPort_IBUF_BUFG
    SLICE_X46Y100        FDCE                                         r  DIV_CLK_reg[4]/C
                         clock pessimism             -0.245     1.751    
    SLICE_X46Y100        FDCE (Hold_fdce_C_D)         0.134     1.885    DIV_CLK_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.885    
                         arrival time                           1.974    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 DIV_CLK_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DIV_CLK_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ClkPort
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ClkPort rise@0.000ns - ClkPort rise@0.000ns)
  Data Path Delay:        0.501ns  (logic 0.386ns (77.035%)  route 0.115ns (22.965%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.997ns
    Source Clock Delay      (SCD):    1.486ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.567     1.486    ClkPort_IBUF_BUFG
    SLICE_X46Y99         FDCE                                         r  DIV_CLK_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y99         FDCE (Prop_fdce_C_Q)         0.164     1.650 r  DIV_CLK_reg[2]/Q
                         net (fo=1, routed)           0.114     1.765    DIV_CLK_reg_n_0_[2]
    SLICE_X46Y99         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.921 r  DIV_CLK_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.921    DIV_CLK_reg[0]_i_1_n_0
    SLICE_X46Y100        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     1.987 r  DIV_CLK_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.987    DIV_CLK_reg[4]_i_1_n_5
    SLICE_X46Y100        FDCE                                         r  DIV_CLK_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.832     1.997    ClkPort_IBUF_BUFG
    SLICE_X46Y100        FDCE                                         r  DIV_CLK_reg[6]/C
                         clock pessimism             -0.245     1.751    
    SLICE_X46Y100        FDCE (Hold_fdce_C_D)         0.134     1.885    DIV_CLK_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.885    
                         arrival time                           1.987    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 DIV_CLK_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DIV_CLK_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ClkPort
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ClkPort rise@0.000ns - ClkPort rise@0.000ns)
  Data Path Delay:        0.524ns  (logic 0.409ns (78.043%)  route 0.115ns (21.957%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.997ns
    Source Clock Delay      (SCD):    1.486ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.567     1.486    ClkPort_IBUF_BUFG
    SLICE_X46Y99         FDCE                                         r  DIV_CLK_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y99         FDCE (Prop_fdce_C_Q)         0.164     1.650 r  DIV_CLK_reg[2]/Q
                         net (fo=1, routed)           0.114     1.765    DIV_CLK_reg_n_0_[2]
    SLICE_X46Y99         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.921 r  DIV_CLK_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.921    DIV_CLK_reg[0]_i_1_n_0
    SLICE_X46Y100        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.089     2.010 r  DIV_CLK_reg[4]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.010    DIV_CLK_reg[4]_i_1_n_6
    SLICE_X46Y100        FDCE                                         r  DIV_CLK_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.832     1.997    ClkPort_IBUF_BUFG
    SLICE_X46Y100        FDCE                                         r  DIV_CLK_reg[5]/C
                         clock pessimism             -0.245     1.751    
    SLICE_X46Y100        FDCE (Hold_fdce_C_D)         0.134     1.885    DIV_CLK_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.885    
                         arrival time                           2.010    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 DIV_CLK_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DIV_CLK_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ClkPort
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ClkPort rise@0.000ns - ClkPort rise@0.000ns)
  Data Path Delay:        0.526ns  (logic 0.411ns (78.126%)  route 0.115ns (21.874%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.997ns
    Source Clock Delay      (SCD):    1.486ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.567     1.486    ClkPort_IBUF_BUFG
    SLICE_X46Y99         FDCE                                         r  DIV_CLK_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y99         FDCE (Prop_fdce_C_Q)         0.164     1.650 r  DIV_CLK_reg[2]/Q
                         net (fo=1, routed)           0.114     1.765    DIV_CLK_reg_n_0_[2]
    SLICE_X46Y99         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.921 r  DIV_CLK_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.921    DIV_CLK_reg[0]_i_1_n_0
    SLICE_X46Y100        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.091     2.012 r  DIV_CLK_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.012    DIV_CLK_reg[4]_i_1_n_4
    SLICE_X46Y100        FDCE                                         r  DIV_CLK_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.832     1.997    ClkPort_IBUF_BUFG
    SLICE_X46Y100        FDCE                                         r  DIV_CLK_reg[7]/C
                         clock pessimism             -0.245     1.751    
    SLICE_X46Y100        FDCE (Hold_fdce_C_D)         0.134     1.885    DIV_CLK_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.885    
                         arrival time                           2.012    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 DIV_CLK_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DIV_CLK_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ClkPort
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ClkPort rise@0.000ns - ClkPort rise@0.000ns)
  Data Path Delay:        0.528ns  (logic 0.413ns (78.209%)  route 0.115ns (21.791%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.997ns
    Source Clock Delay      (SCD):    1.486ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.567     1.486    ClkPort_IBUF_BUFG
    SLICE_X46Y99         FDCE                                         r  DIV_CLK_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y99         FDCE (Prop_fdce_C_Q)         0.164     1.650 r  DIV_CLK_reg[2]/Q
                         net (fo=1, routed)           0.114     1.765    DIV_CLK_reg_n_0_[2]
    SLICE_X46Y99         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.921 r  DIV_CLK_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.921    DIV_CLK_reg[0]_i_1_n_0
    SLICE_X46Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     1.961 r  DIV_CLK_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.961    DIV_CLK_reg[4]_i_1_n_0
    SLICE_X46Y101        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     2.014 r  DIV_CLK_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.014    DIV_CLK_reg[8]_i_1_n_7
    SLICE_X46Y101        FDCE                                         r  DIV_CLK_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.832     1.997    ClkPort_IBUF_BUFG
    SLICE_X46Y101        FDCE                                         r  DIV_CLK_reg[8]/C
                         clock pessimism             -0.245     1.751    
    SLICE_X46Y101        FDCE (Hold_fdce_C_D)         0.134     1.885    DIV_CLK_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.885    
                         arrival time                           2.014    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 DIV_CLK_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DIV_CLK_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ClkPort
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ClkPort rise@0.000ns - ClkPort rise@0.000ns)
  Data Path Delay:        0.541ns  (logic 0.426ns (78.732%)  route 0.115ns (21.268%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.997ns
    Source Clock Delay      (SCD):    1.486ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.567     1.486    ClkPort_IBUF_BUFG
    SLICE_X46Y99         FDCE                                         r  DIV_CLK_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y99         FDCE (Prop_fdce_C_Q)         0.164     1.650 r  DIV_CLK_reg[2]/Q
                         net (fo=1, routed)           0.114     1.765    DIV_CLK_reg_n_0_[2]
    SLICE_X46Y99         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.921 r  DIV_CLK_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.921    DIV_CLK_reg[0]_i_1_n_0
    SLICE_X46Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     1.961 r  DIV_CLK_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.961    DIV_CLK_reg[4]_i_1_n_0
    SLICE_X46Y101        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     2.027 r  DIV_CLK_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.027    DIV_CLK_reg[8]_i_1_n_5
    SLICE_X46Y101        FDCE                                         r  DIV_CLK_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.832     1.997    ClkPort_IBUF_BUFG
    SLICE_X46Y101        FDCE                                         r  DIV_CLK_reg[10]/C
                         clock pessimism             -0.245     1.751    
    SLICE_X46Y101        FDCE (Hold_fdce_C_D)         0.134     1.885    DIV_CLK_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.885    
                         arrival time                           2.027    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 DIV_CLK_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DIV_CLK_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ClkPort
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ClkPort rise@0.000ns - ClkPort rise@0.000ns)
  Data Path Delay:        0.564ns  (logic 0.449ns (79.600%)  route 0.115ns (20.400%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.997ns
    Source Clock Delay      (SCD):    1.486ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.567     1.486    ClkPort_IBUF_BUFG
    SLICE_X46Y99         FDCE                                         r  DIV_CLK_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y99         FDCE (Prop_fdce_C_Q)         0.164     1.650 r  DIV_CLK_reg[2]/Q
                         net (fo=1, routed)           0.114     1.765    DIV_CLK_reg_n_0_[2]
    SLICE_X46Y99         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.921 r  DIV_CLK_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.921    DIV_CLK_reg[0]_i_1_n_0
    SLICE_X46Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     1.961 r  DIV_CLK_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.961    DIV_CLK_reg[4]_i_1_n_0
    SLICE_X46Y101        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.089     2.050 r  DIV_CLK_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.050    DIV_CLK_reg[8]_i_1_n_6
    SLICE_X46Y101        FDCE                                         r  DIV_CLK_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.832     1.997    ClkPort_IBUF_BUFG
    SLICE_X46Y101        FDCE                                         r  DIV_CLK_reg[9]/C
                         clock pessimism             -0.245     1.751    
    SLICE_X46Y101        FDCE (Hold_fdce_C_D)         0.134     1.885    DIV_CLK_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.885    
                         arrival time                           2.050    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 DIV_CLK_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DIV_CLK_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ClkPort
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ClkPort rise@0.000ns - ClkPort rise@0.000ns)
  Data Path Delay:        0.566ns  (logic 0.451ns (79.672%)  route 0.115ns (20.328%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.997ns
    Source Clock Delay      (SCD):    1.486ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.567     1.486    ClkPort_IBUF_BUFG
    SLICE_X46Y99         FDCE                                         r  DIV_CLK_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y99         FDCE (Prop_fdce_C_Q)         0.164     1.650 r  DIV_CLK_reg[2]/Q
                         net (fo=1, routed)           0.114     1.765    DIV_CLK_reg_n_0_[2]
    SLICE_X46Y99         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.921 r  DIV_CLK_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.921    DIV_CLK_reg[0]_i_1_n_0
    SLICE_X46Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     1.961 r  DIV_CLK_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.961    DIV_CLK_reg[4]_i_1_n_0
    SLICE_X46Y101        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.091     2.052 r  DIV_CLK_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.052    DIV_CLK_reg[8]_i_1_n_4
    SLICE_X46Y101        FDCE                                         r  DIV_CLK_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.832     1.997    ClkPort_IBUF_BUFG
    SLICE_X46Y101        FDCE                                         r  DIV_CLK_reg[11]/C
                         clock pessimism             -0.245     1.751    
    SLICE_X46Y101        FDCE (Hold_fdce_C_D)         0.134     1.885    DIV_CLK_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.885    
                         arrival time                           2.052    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 DIV_CLK_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DIV_CLK_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ClkPort
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ClkPort rise@0.000ns - ClkPort rise@0.000ns)
  Data Path Delay:        0.568ns  (logic 0.453ns (79.743%)  route 0.115ns (20.257%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.997ns
    Source Clock Delay      (SCD):    1.486ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.567     1.486    ClkPort_IBUF_BUFG
    SLICE_X46Y99         FDCE                                         r  DIV_CLK_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y99         FDCE (Prop_fdce_C_Q)         0.164     1.650 r  DIV_CLK_reg[2]/Q
                         net (fo=1, routed)           0.114     1.765    DIV_CLK_reg_n_0_[2]
    SLICE_X46Y99         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.921 r  DIV_CLK_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.921    DIV_CLK_reg[0]_i_1_n_0
    SLICE_X46Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     1.961 r  DIV_CLK_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.961    DIV_CLK_reg[4]_i_1_n_0
    SLICE_X46Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     2.001 r  DIV_CLK_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.001    DIV_CLK_reg[8]_i_1_n_0
    SLICE_X46Y102        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     2.054 r  DIV_CLK_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.054    DIV_CLK_reg[12]_i_1_n_7
    SLICE_X46Y102        FDCE                                         r  DIV_CLK_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.832     1.997    ClkPort_IBUF_BUFG
    SLICE_X46Y102        FDCE                                         r  DIV_CLK_reg[12]/C
                         clock pessimism             -0.245     1.751    
    SLICE_X46Y102        FDCE (Hold_fdce_C_D)         0.134     1.885    DIV_CLK_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.885    
                         arrival time                           2.054    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 DIV_CLK_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DIV_CLK_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ClkPort
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ClkPort rise@0.000ns - ClkPort rise@0.000ns)
  Data Path Delay:        0.581ns  (logic 0.466ns (80.196%)  route 0.115ns (19.803%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.997ns
    Source Clock Delay      (SCD):    1.486ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.567     1.486    ClkPort_IBUF_BUFG
    SLICE_X46Y99         FDCE                                         r  DIV_CLK_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y99         FDCE (Prop_fdce_C_Q)         0.164     1.650 r  DIV_CLK_reg[2]/Q
                         net (fo=1, routed)           0.114     1.765    DIV_CLK_reg_n_0_[2]
    SLICE_X46Y99         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.921 r  DIV_CLK_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.921    DIV_CLK_reg[0]_i_1_n_0
    SLICE_X46Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     1.961 r  DIV_CLK_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.961    DIV_CLK_reg[4]_i_1_n_0
    SLICE_X46Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     2.001 r  DIV_CLK_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.001    DIV_CLK_reg[8]_i_1_n_0
    SLICE_X46Y102        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     2.067 r  DIV_CLK_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.067    DIV_CLK_reg[12]_i_1_n_5
    SLICE_X46Y102        FDCE                                         r  DIV_CLK_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.832     1.997    ClkPort_IBUF_BUFG
    SLICE_X46Y102        FDCE                                         r  DIV_CLK_reg[14]/C
                         clock pessimism             -0.245     1.751    
    SLICE_X46Y102        FDCE (Hold_fdce_C_D)         0.134     1.885    DIV_CLK_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.885    
                         arrival time                           2.067    
  -------------------------------------------------------------------
                         slack                                  0.182    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ClkPort
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { ClkPort }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  ClkPort_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X46Y99    DIV_CLK_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X46Y101   DIV_CLK_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X46Y101   DIV_CLK_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X46Y102   DIV_CLK_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X46Y102   DIV_CLK_reg[13]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X46Y102   DIV_CLK_reg[14]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X46Y102   DIV_CLK_reg[15]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X46Y103   DIV_CLK_reg[16]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X46Y103   DIV_CLK_reg[17]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X46Y99    DIV_CLK_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X46Y99    DIV_CLK_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X46Y101   DIV_CLK_reg[10]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X46Y101   DIV_CLK_reg[10]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X46Y101   DIV_CLK_reg[11]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X46Y101   DIV_CLK_reg[11]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X46Y102   DIV_CLK_reg[12]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X46Y102   DIV_CLK_reg[12]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X46Y102   DIV_CLK_reg[13]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X46Y102   DIV_CLK_reg[13]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X46Y99    DIV_CLK_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X46Y99    DIV_CLK_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X46Y101   DIV_CLK_reg[10]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X46Y101   DIV_CLK_reg[10]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X46Y101   DIV_CLK_reg[11]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X46Y101   DIV_CLK_reg[11]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X46Y102   DIV_CLK_reg[12]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X46Y102   DIV_CLK_reg[12]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X46Y102   DIV_CLK_reg[13]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X46Y102   DIV_CLK_reg[13]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           481 Endpoints
Min Delay           481 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sc/xpos_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            vgaG[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.858ns  (logic 5.606ns (33.256%)  route 11.252ns (66.744%))
  Logic Levels:           11  (CARRY4=3 FDCE=1 LUT3=2 LUT4=2 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y95         FDCE                         0.000     0.000 r  sc/xpos_reg[0]/C
    SLICE_X30Y95         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  sc/xpos_reg[0]/Q
                         net (fo=42, routed)          2.292     2.810    sc/xpos_reg[8]_0[0]
    SLICE_X39Y88         LUT4 (Prop_lut4_I3_O)        0.124     2.934 f  sc/vgaR_OBUF[3]_inst_i_297/O
                         net (fo=3, routed)           0.651     3.584    sc/vgaR_OBUF[3]_inst_i_297_n_0
    SLICE_X39Y89         LUT5 (Prop_lut5_I4_O)        0.124     3.708 f  sc/vgaR_OBUF[3]_inst_i_253/O
                         net (fo=13, routed)          0.923     4.632    sc/vgaR_OBUF[3]_inst_i_253_n_0
    SLICE_X38Y89         LUT3 (Prop_lut3_I2_O)        0.124     4.756 r  sc/vgaR_OBUF[3]_inst_i_293/O
                         net (fo=1, routed)           0.000     4.756    sc/vgaR_OBUF[3]_inst_i_293_n_0
    SLICE_X38Y89         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     5.132 r  sc/vgaR_OBUF[3]_inst_i_248/CO[3]
                         net (fo=1, routed)           0.000     5.132    sc/vgaR_OBUF[3]_inst_i_248_n_0
    SLICE_X38Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.249 r  sc/vgaR_OBUF[3]_inst_i_179/CO[3]
                         net (fo=1, routed)           0.000     5.249    sc/vgaR_OBUF[3]_inst_i_179_n_0
    SLICE_X38Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.366 f  sc/vgaR_OBUF[3]_inst_i_74/CO[3]
                         net (fo=1, routed)           1.202     6.568    sc/line_3129_in
    SLICE_X45Y95         LUT4 (Prop_lut4_I2_O)        0.124     6.692 f  sc/vgaR_OBUF[3]_inst_i_18/O
                         net (fo=1, routed)           0.665     7.357    sc/vgaR_OBUF[3]_inst_i_18_n_0
    SLICE_X45Y95         LUT6 (Prop_lut6_I5_O)        0.124     7.481 r  sc/vgaR_OBUF[3]_inst_i_4/O
                         net (fo=3, routed)           0.571     8.052    sc/vgaR_OBUF[3]_inst_i_4_n_0
    SLICE_X47Y98         LUT3 (Prop_lut3_I1_O)        0.118     8.170 r  sc/vgaG_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           4.948    13.118    vgaG_OBUF[0]
    C6                   OBUF (Prop_obuf_I_O)         3.740    16.858 r  vgaG_OBUF[0]_inst/O
                         net (fo=0)                   0.000    16.858    vgaG[0]
    C6                                                                r  vgaG[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sc/xpos_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            vgaB[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.752ns  (logic 5.419ns (32.348%)  route 11.333ns (67.652%))
  Logic Levels:           11  (CARRY4=3 FDCE=1 LUT3=1 LUT4=3 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y95         FDCE                         0.000     0.000 r  sc/xpos_reg[0]/C
    SLICE_X30Y95         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  sc/xpos_reg[0]/Q
                         net (fo=42, routed)          2.292     2.810    sc/xpos_reg[8]_0[0]
    SLICE_X39Y88         LUT4 (Prop_lut4_I3_O)        0.124     2.934 f  sc/vgaR_OBUF[3]_inst_i_297/O
                         net (fo=3, routed)           0.651     3.584    sc/vgaR_OBUF[3]_inst_i_297_n_0
    SLICE_X39Y89         LUT5 (Prop_lut5_I4_O)        0.124     3.708 f  sc/vgaR_OBUF[3]_inst_i_253/O
                         net (fo=13, routed)          0.923     4.632    sc/vgaR_OBUF[3]_inst_i_253_n_0
    SLICE_X38Y89         LUT3 (Prop_lut3_I2_O)        0.124     4.756 r  sc/vgaR_OBUF[3]_inst_i_293/O
                         net (fo=1, routed)           0.000     4.756    sc/vgaR_OBUF[3]_inst_i_293_n_0
    SLICE_X38Y89         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     5.132 r  sc/vgaR_OBUF[3]_inst_i_248/CO[3]
                         net (fo=1, routed)           0.000     5.132    sc/vgaR_OBUF[3]_inst_i_248_n_0
    SLICE_X38Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.249 r  sc/vgaR_OBUF[3]_inst_i_179/CO[3]
                         net (fo=1, routed)           0.000     5.249    sc/vgaR_OBUF[3]_inst_i_179_n_0
    SLICE_X38Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.366 r  sc/vgaR_OBUF[3]_inst_i_74/CO[3]
                         net (fo=1, routed)           1.202     6.568    sc/line_3129_in
    SLICE_X45Y95         LUT4 (Prop_lut4_I2_O)        0.124     6.692 r  sc/vgaR_OBUF[3]_inst_i_18/O
                         net (fo=1, routed)           0.665     7.357    sc/vgaR_OBUF[3]_inst_i_18_n_0
    SLICE_X45Y95         LUT6 (Prop_lut6_I5_O)        0.124     7.481 f  sc/vgaR_OBUF[3]_inst_i_4/O
                         net (fo=3, routed)           0.571     8.052    sc/vgaR_OBUF[3]_inst_i_4_n_0
    SLICE_X47Y98         LUT4 (Prop_lut4_I0_O)        0.124     8.176 r  sc/vgaB_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           5.029    13.205    vgaB_OBUF[0]
    B7                   OBUF (Prop_obuf_I_O)         3.547    16.752 r  vgaB_OBUF[0]_inst/O
                         net (fo=0)                   0.000    16.752    vgaB[0]
    B7                                                                r  vgaB[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sc/xpos_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            vgaR[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.588ns  (logic 5.407ns (32.598%)  route 11.180ns (67.402%))
  Logic Levels:           11  (CARRY4=3 FDCE=1 LUT3=1 LUT4=2 LUT5=2 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y95         FDCE                         0.000     0.000 r  sc/xpos_reg[0]/C
    SLICE_X30Y95         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  sc/xpos_reg[0]/Q
                         net (fo=42, routed)          2.292     2.810    sc/xpos_reg[8]_0[0]
    SLICE_X39Y88         LUT4 (Prop_lut4_I3_O)        0.124     2.934 f  sc/vgaR_OBUF[3]_inst_i_297/O
                         net (fo=3, routed)           0.651     3.584    sc/vgaR_OBUF[3]_inst_i_297_n_0
    SLICE_X39Y89         LUT5 (Prop_lut5_I4_O)        0.124     3.708 f  sc/vgaR_OBUF[3]_inst_i_253/O
                         net (fo=13, routed)          0.923     4.632    sc/vgaR_OBUF[3]_inst_i_253_n_0
    SLICE_X38Y89         LUT3 (Prop_lut3_I2_O)        0.124     4.756 r  sc/vgaR_OBUF[3]_inst_i_293/O
                         net (fo=1, routed)           0.000     4.756    sc/vgaR_OBUF[3]_inst_i_293_n_0
    SLICE_X38Y89         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     5.132 r  sc/vgaR_OBUF[3]_inst_i_248/CO[3]
                         net (fo=1, routed)           0.000     5.132    sc/vgaR_OBUF[3]_inst_i_248_n_0
    SLICE_X38Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.249 r  sc/vgaR_OBUF[3]_inst_i_179/CO[3]
                         net (fo=1, routed)           0.000     5.249    sc/vgaR_OBUF[3]_inst_i_179_n_0
    SLICE_X38Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.366 f  sc/vgaR_OBUF[3]_inst_i_74/CO[3]
                         net (fo=1, routed)           1.202     6.568    sc/line_3129_in
    SLICE_X45Y95         LUT4 (Prop_lut4_I2_O)        0.124     6.692 f  sc/vgaR_OBUF[3]_inst_i_18/O
                         net (fo=1, routed)           0.665     7.357    sc/vgaR_OBUF[3]_inst_i_18_n_0
    SLICE_X45Y95         LUT6 (Prop_lut6_I5_O)        0.124     7.481 r  sc/vgaR_OBUF[3]_inst_i_4/O
                         net (fo=3, routed)           0.808     8.289    sc/vgaR_OBUF[3]_inst_i_4_n_0
    SLICE_X47Y98         LUT5 (Prop_lut5_I4_O)        0.124     8.413 r  sc/vgaR_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           4.640    13.052    vgaR_OBUF[0]
    C5                   OBUF (Prop_obuf_I_O)         3.535    16.588 r  vgaR_OBUF[2]_inst/O
                         net (fo=0)                   0.000    16.588    vgaR[2]
    C5                                                                r  vgaR[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sc/xpos_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            vgaG[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.583ns  (logic 5.614ns (33.856%)  route 10.968ns (66.144%))
  Logic Levels:           11  (CARRY4=3 FDCE=1 LUT3=2 LUT4=2 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y95         FDCE                         0.000     0.000 r  sc/xpos_reg[0]/C
    SLICE_X30Y95         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  sc/xpos_reg[0]/Q
                         net (fo=42, routed)          2.292     2.810    sc/xpos_reg[8]_0[0]
    SLICE_X39Y88         LUT4 (Prop_lut4_I3_O)        0.124     2.934 f  sc/vgaR_OBUF[3]_inst_i_297/O
                         net (fo=3, routed)           0.651     3.584    sc/vgaR_OBUF[3]_inst_i_297_n_0
    SLICE_X39Y89         LUT5 (Prop_lut5_I4_O)        0.124     3.708 f  sc/vgaR_OBUF[3]_inst_i_253/O
                         net (fo=13, routed)          0.923     4.632    sc/vgaR_OBUF[3]_inst_i_253_n_0
    SLICE_X38Y89         LUT3 (Prop_lut3_I2_O)        0.124     4.756 r  sc/vgaR_OBUF[3]_inst_i_293/O
                         net (fo=1, routed)           0.000     4.756    sc/vgaR_OBUF[3]_inst_i_293_n_0
    SLICE_X38Y89         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     5.132 r  sc/vgaR_OBUF[3]_inst_i_248/CO[3]
                         net (fo=1, routed)           0.000     5.132    sc/vgaR_OBUF[3]_inst_i_248_n_0
    SLICE_X38Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.249 r  sc/vgaR_OBUF[3]_inst_i_179/CO[3]
                         net (fo=1, routed)           0.000     5.249    sc/vgaR_OBUF[3]_inst_i_179_n_0
    SLICE_X38Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.366 f  sc/vgaR_OBUF[3]_inst_i_74/CO[3]
                         net (fo=1, routed)           1.202     6.568    sc/line_3129_in
    SLICE_X45Y95         LUT4 (Prop_lut4_I2_O)        0.124     6.692 f  sc/vgaR_OBUF[3]_inst_i_18/O
                         net (fo=1, routed)           0.665     7.357    sc/vgaR_OBUF[3]_inst_i_18_n_0
    SLICE_X45Y95         LUT6 (Prop_lut6_I5_O)        0.124     7.481 r  sc/vgaR_OBUF[3]_inst_i_4/O
                         net (fo=3, routed)           0.571     8.052    sc/vgaR_OBUF[3]_inst_i_4_n_0
    SLICE_X47Y98         LUT3 (Prop_lut3_I1_O)        0.118     8.170 r  sc/vgaG_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           4.665    12.834    vgaG_OBUF[0]
    B6                   OBUF (Prop_obuf_I_O)         3.748    16.583 r  vgaG_OBUF[2]_inst/O
                         net (fo=0)                   0.000    16.583    vgaG[2]
    B6                                                                r  vgaG[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sc/xpos_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            vgaB[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.473ns  (logic 5.424ns (32.924%)  route 11.050ns (67.076%))
  Logic Levels:           11  (CARRY4=3 FDCE=1 LUT3=1 LUT4=3 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y95         FDCE                         0.000     0.000 r  sc/xpos_reg[0]/C
    SLICE_X30Y95         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  sc/xpos_reg[0]/Q
                         net (fo=42, routed)          2.292     2.810    sc/xpos_reg[8]_0[0]
    SLICE_X39Y88         LUT4 (Prop_lut4_I3_O)        0.124     2.934 f  sc/vgaR_OBUF[3]_inst_i_297/O
                         net (fo=3, routed)           0.651     3.584    sc/vgaR_OBUF[3]_inst_i_297_n_0
    SLICE_X39Y89         LUT5 (Prop_lut5_I4_O)        0.124     3.708 f  sc/vgaR_OBUF[3]_inst_i_253/O
                         net (fo=13, routed)          0.923     4.632    sc/vgaR_OBUF[3]_inst_i_253_n_0
    SLICE_X38Y89         LUT3 (Prop_lut3_I2_O)        0.124     4.756 r  sc/vgaR_OBUF[3]_inst_i_293/O
                         net (fo=1, routed)           0.000     4.756    sc/vgaR_OBUF[3]_inst_i_293_n_0
    SLICE_X38Y89         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     5.132 r  sc/vgaR_OBUF[3]_inst_i_248/CO[3]
                         net (fo=1, routed)           0.000     5.132    sc/vgaR_OBUF[3]_inst_i_248_n_0
    SLICE_X38Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.249 r  sc/vgaR_OBUF[3]_inst_i_179/CO[3]
                         net (fo=1, routed)           0.000     5.249    sc/vgaR_OBUF[3]_inst_i_179_n_0
    SLICE_X38Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.366 r  sc/vgaR_OBUF[3]_inst_i_74/CO[3]
                         net (fo=1, routed)           1.202     6.568    sc/line_3129_in
    SLICE_X45Y95         LUT4 (Prop_lut4_I2_O)        0.124     6.692 r  sc/vgaR_OBUF[3]_inst_i_18/O
                         net (fo=1, routed)           0.665     7.357    sc/vgaR_OBUF[3]_inst_i_18_n_0
    SLICE_X45Y95         LUT6 (Prop_lut6_I5_O)        0.124     7.481 f  sc/vgaR_OBUF[3]_inst_i_4/O
                         net (fo=3, routed)           0.571     8.052    sc/vgaR_OBUF[3]_inst_i_4_n_0
    SLICE_X47Y98         LUT4 (Prop_lut4_I0_O)        0.124     8.176 r  sc/vgaB_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           4.746    12.922    vgaB_OBUF[0]
    D8                   OBUF (Prop_obuf_I_O)         3.552    16.473 r  vgaB_OBUF[3]_inst/O
                         net (fo=0)                   0.000    16.473    vgaB[3]
    D8                                                                r  vgaB[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sc/xpos_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            vgaG[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.432ns  (logic 5.614ns (34.168%)  route 10.818ns (65.832%))
  Logic Levels:           11  (CARRY4=3 FDCE=1 LUT3=2 LUT4=2 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y95         FDCE                         0.000     0.000 r  sc/xpos_reg[0]/C
    SLICE_X30Y95         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  sc/xpos_reg[0]/Q
                         net (fo=42, routed)          2.292     2.810    sc/xpos_reg[8]_0[0]
    SLICE_X39Y88         LUT4 (Prop_lut4_I3_O)        0.124     2.934 f  sc/vgaR_OBUF[3]_inst_i_297/O
                         net (fo=3, routed)           0.651     3.584    sc/vgaR_OBUF[3]_inst_i_297_n_0
    SLICE_X39Y89         LUT5 (Prop_lut5_I4_O)        0.124     3.708 f  sc/vgaR_OBUF[3]_inst_i_253/O
                         net (fo=13, routed)          0.923     4.632    sc/vgaR_OBUF[3]_inst_i_253_n_0
    SLICE_X38Y89         LUT3 (Prop_lut3_I2_O)        0.124     4.756 r  sc/vgaR_OBUF[3]_inst_i_293/O
                         net (fo=1, routed)           0.000     4.756    sc/vgaR_OBUF[3]_inst_i_293_n_0
    SLICE_X38Y89         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     5.132 r  sc/vgaR_OBUF[3]_inst_i_248/CO[3]
                         net (fo=1, routed)           0.000     5.132    sc/vgaR_OBUF[3]_inst_i_248_n_0
    SLICE_X38Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.249 r  sc/vgaR_OBUF[3]_inst_i_179/CO[3]
                         net (fo=1, routed)           0.000     5.249    sc/vgaR_OBUF[3]_inst_i_179_n_0
    SLICE_X38Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.366 f  sc/vgaR_OBUF[3]_inst_i_74/CO[3]
                         net (fo=1, routed)           1.202     6.568    sc/line_3129_in
    SLICE_X45Y95         LUT4 (Prop_lut4_I2_O)        0.124     6.692 f  sc/vgaR_OBUF[3]_inst_i_18/O
                         net (fo=1, routed)           0.665     7.357    sc/vgaR_OBUF[3]_inst_i_18_n_0
    SLICE_X45Y95         LUT6 (Prop_lut6_I5_O)        0.124     7.481 r  sc/vgaR_OBUF[3]_inst_i_4/O
                         net (fo=3, routed)           0.571     8.052    sc/vgaR_OBUF[3]_inst_i_4_n_0
    SLICE_X47Y98         LUT3 (Prop_lut3_I1_O)        0.118     8.170 r  sc/vgaG_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           4.514    12.684    vgaG_OBUF[0]
    A6                   OBUF (Prop_obuf_I_O)         3.748    16.432 r  vgaG_OBUF[3]_inst/O
                         net (fo=0)                   0.000    16.432    vgaG[3]
    A6                                                                r  vgaG[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sc/xpos_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            vgaG[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.420ns  (logic 5.613ns (34.182%)  route 10.807ns (65.818%))
  Logic Levels:           11  (CARRY4=3 FDCE=1 LUT3=2 LUT4=2 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y95         FDCE                         0.000     0.000 r  sc/xpos_reg[0]/C
    SLICE_X30Y95         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  sc/xpos_reg[0]/Q
                         net (fo=42, routed)          2.292     2.810    sc/xpos_reg[8]_0[0]
    SLICE_X39Y88         LUT4 (Prop_lut4_I3_O)        0.124     2.934 f  sc/vgaR_OBUF[3]_inst_i_297/O
                         net (fo=3, routed)           0.651     3.584    sc/vgaR_OBUF[3]_inst_i_297_n_0
    SLICE_X39Y89         LUT5 (Prop_lut5_I4_O)        0.124     3.708 f  sc/vgaR_OBUF[3]_inst_i_253/O
                         net (fo=13, routed)          0.923     4.632    sc/vgaR_OBUF[3]_inst_i_253_n_0
    SLICE_X38Y89         LUT3 (Prop_lut3_I2_O)        0.124     4.756 r  sc/vgaR_OBUF[3]_inst_i_293/O
                         net (fo=1, routed)           0.000     4.756    sc/vgaR_OBUF[3]_inst_i_293_n_0
    SLICE_X38Y89         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     5.132 r  sc/vgaR_OBUF[3]_inst_i_248/CO[3]
                         net (fo=1, routed)           0.000     5.132    sc/vgaR_OBUF[3]_inst_i_248_n_0
    SLICE_X38Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.249 r  sc/vgaR_OBUF[3]_inst_i_179/CO[3]
                         net (fo=1, routed)           0.000     5.249    sc/vgaR_OBUF[3]_inst_i_179_n_0
    SLICE_X38Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.366 f  sc/vgaR_OBUF[3]_inst_i_74/CO[3]
                         net (fo=1, routed)           1.202     6.568    sc/line_3129_in
    SLICE_X45Y95         LUT4 (Prop_lut4_I2_O)        0.124     6.692 f  sc/vgaR_OBUF[3]_inst_i_18/O
                         net (fo=1, routed)           0.665     7.357    sc/vgaR_OBUF[3]_inst_i_18_n_0
    SLICE_X45Y95         LUT6 (Prop_lut6_I5_O)        0.124     7.481 r  sc/vgaR_OBUF[3]_inst_i_4/O
                         net (fo=3, routed)           0.571     8.052    sc/vgaR_OBUF[3]_inst_i_4_n_0
    SLICE_X47Y98         LUT3 (Prop_lut3_I1_O)        0.118     8.170 r  sc/vgaG_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           4.504    12.673    vgaG_OBUF[0]
    A5                   OBUF (Prop_obuf_I_O)         3.747    16.420 r  vgaG_OBUF[1]_inst/O
                         net (fo=0)                   0.000    16.420    vgaG[1]
    A5                                                                r  vgaG[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sc/xpos_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            vgaR[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.362ns  (logic 5.420ns (33.127%)  route 10.942ns (66.873%))
  Logic Levels:           11  (CARRY4=3 FDCE=1 LUT3=1 LUT4=2 LUT5=2 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y95         FDCE                         0.000     0.000 r  sc/xpos_reg[0]/C
    SLICE_X30Y95         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  sc/xpos_reg[0]/Q
                         net (fo=42, routed)          2.292     2.810    sc/xpos_reg[8]_0[0]
    SLICE_X39Y88         LUT4 (Prop_lut4_I3_O)        0.124     2.934 f  sc/vgaR_OBUF[3]_inst_i_297/O
                         net (fo=3, routed)           0.651     3.584    sc/vgaR_OBUF[3]_inst_i_297_n_0
    SLICE_X39Y89         LUT5 (Prop_lut5_I4_O)        0.124     3.708 f  sc/vgaR_OBUF[3]_inst_i_253/O
                         net (fo=13, routed)          0.923     4.632    sc/vgaR_OBUF[3]_inst_i_253_n_0
    SLICE_X38Y89         LUT3 (Prop_lut3_I2_O)        0.124     4.756 r  sc/vgaR_OBUF[3]_inst_i_293/O
                         net (fo=1, routed)           0.000     4.756    sc/vgaR_OBUF[3]_inst_i_293_n_0
    SLICE_X38Y89         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     5.132 r  sc/vgaR_OBUF[3]_inst_i_248/CO[3]
                         net (fo=1, routed)           0.000     5.132    sc/vgaR_OBUF[3]_inst_i_248_n_0
    SLICE_X38Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.249 r  sc/vgaR_OBUF[3]_inst_i_179/CO[3]
                         net (fo=1, routed)           0.000     5.249    sc/vgaR_OBUF[3]_inst_i_179_n_0
    SLICE_X38Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.366 f  sc/vgaR_OBUF[3]_inst_i_74/CO[3]
                         net (fo=1, routed)           1.202     6.568    sc/line_3129_in
    SLICE_X45Y95         LUT4 (Prop_lut4_I2_O)        0.124     6.692 f  sc/vgaR_OBUF[3]_inst_i_18/O
                         net (fo=1, routed)           0.665     7.357    sc/vgaR_OBUF[3]_inst_i_18_n_0
    SLICE_X45Y95         LUT6 (Prop_lut6_I5_O)        0.124     7.481 r  sc/vgaR_OBUF[3]_inst_i_4/O
                         net (fo=3, routed)           0.808     8.289    sc/vgaR_OBUF[3]_inst_i_4_n_0
    SLICE_X47Y98         LUT5 (Prop_lut5_I4_O)        0.124     8.413 r  sc/vgaR_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           4.401    12.814    vgaR_OBUF[0]
    B4                   OBUF (Prop_obuf_I_O)         3.548    16.362 r  vgaR_OBUF[1]_inst/O
                         net (fo=0)                   0.000    16.362    vgaR[1]
    B4                                                                r  vgaR[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sc/xpos_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            vgaB[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.322ns  (logic 5.423ns (33.227%)  route 10.899ns (66.773%))
  Logic Levels:           11  (CARRY4=3 FDCE=1 LUT3=1 LUT4=3 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y95         FDCE                         0.000     0.000 r  sc/xpos_reg[0]/C
    SLICE_X30Y95         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  sc/xpos_reg[0]/Q
                         net (fo=42, routed)          2.292     2.810    sc/xpos_reg[8]_0[0]
    SLICE_X39Y88         LUT4 (Prop_lut4_I3_O)        0.124     2.934 f  sc/vgaR_OBUF[3]_inst_i_297/O
                         net (fo=3, routed)           0.651     3.584    sc/vgaR_OBUF[3]_inst_i_297_n_0
    SLICE_X39Y89         LUT5 (Prop_lut5_I4_O)        0.124     3.708 f  sc/vgaR_OBUF[3]_inst_i_253/O
                         net (fo=13, routed)          0.923     4.632    sc/vgaR_OBUF[3]_inst_i_253_n_0
    SLICE_X38Y89         LUT3 (Prop_lut3_I2_O)        0.124     4.756 r  sc/vgaR_OBUF[3]_inst_i_293/O
                         net (fo=1, routed)           0.000     4.756    sc/vgaR_OBUF[3]_inst_i_293_n_0
    SLICE_X38Y89         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     5.132 r  sc/vgaR_OBUF[3]_inst_i_248/CO[3]
                         net (fo=1, routed)           0.000     5.132    sc/vgaR_OBUF[3]_inst_i_248_n_0
    SLICE_X38Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.249 r  sc/vgaR_OBUF[3]_inst_i_179/CO[3]
                         net (fo=1, routed)           0.000     5.249    sc/vgaR_OBUF[3]_inst_i_179_n_0
    SLICE_X38Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.366 r  sc/vgaR_OBUF[3]_inst_i_74/CO[3]
                         net (fo=1, routed)           1.202     6.568    sc/line_3129_in
    SLICE_X45Y95         LUT4 (Prop_lut4_I2_O)        0.124     6.692 r  sc/vgaR_OBUF[3]_inst_i_18/O
                         net (fo=1, routed)           0.665     7.357    sc/vgaR_OBUF[3]_inst_i_18_n_0
    SLICE_X45Y95         LUT6 (Prop_lut6_I5_O)        0.124     7.481 f  sc/vgaR_OBUF[3]_inst_i_4/O
                         net (fo=3, routed)           0.571     8.052    sc/vgaR_OBUF[3]_inst_i_4_n_0
    SLICE_X47Y98         LUT4 (Prop_lut4_I0_O)        0.124     8.176 r  sc/vgaB_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           4.595    12.771    vgaB_OBUF[0]
    C7                   OBUF (Prop_obuf_I_O)         3.551    16.322 r  vgaB_OBUF[1]_inst/O
                         net (fo=0)                   0.000    16.322    vgaB[1]
    C7                                                                r  vgaB[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sc/xpos_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            vgaR[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.224ns  (logic 5.424ns (33.429%)  route 10.801ns (66.571%))
  Logic Levels:           11  (CARRY4=3 FDCE=1 LUT3=1 LUT4=2 LUT5=2 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y95         FDCE                         0.000     0.000 r  sc/xpos_reg[0]/C
    SLICE_X30Y95         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  sc/xpos_reg[0]/Q
                         net (fo=42, routed)          2.292     2.810    sc/xpos_reg[8]_0[0]
    SLICE_X39Y88         LUT4 (Prop_lut4_I3_O)        0.124     2.934 f  sc/vgaR_OBUF[3]_inst_i_297/O
                         net (fo=3, routed)           0.651     3.584    sc/vgaR_OBUF[3]_inst_i_297_n_0
    SLICE_X39Y89         LUT5 (Prop_lut5_I4_O)        0.124     3.708 f  sc/vgaR_OBUF[3]_inst_i_253/O
                         net (fo=13, routed)          0.923     4.632    sc/vgaR_OBUF[3]_inst_i_253_n_0
    SLICE_X38Y89         LUT3 (Prop_lut3_I2_O)        0.124     4.756 r  sc/vgaR_OBUF[3]_inst_i_293/O
                         net (fo=1, routed)           0.000     4.756    sc/vgaR_OBUF[3]_inst_i_293_n_0
    SLICE_X38Y89         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     5.132 r  sc/vgaR_OBUF[3]_inst_i_248/CO[3]
                         net (fo=1, routed)           0.000     5.132    sc/vgaR_OBUF[3]_inst_i_248_n_0
    SLICE_X38Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.249 r  sc/vgaR_OBUF[3]_inst_i_179/CO[3]
                         net (fo=1, routed)           0.000     5.249    sc/vgaR_OBUF[3]_inst_i_179_n_0
    SLICE_X38Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.366 f  sc/vgaR_OBUF[3]_inst_i_74/CO[3]
                         net (fo=1, routed)           1.202     6.568    sc/line_3129_in
    SLICE_X45Y95         LUT4 (Prop_lut4_I2_O)        0.124     6.692 f  sc/vgaR_OBUF[3]_inst_i_18/O
                         net (fo=1, routed)           0.665     7.357    sc/vgaR_OBUF[3]_inst_i_18_n_0
    SLICE_X45Y95         LUT6 (Prop_lut6_I5_O)        0.124     7.481 r  sc/vgaR_OBUF[3]_inst_i_4/O
                         net (fo=3, routed)           0.808     8.289    sc/vgaR_OBUF[3]_inst_i_4_n_0
    SLICE_X47Y98         LUT5 (Prop_lut5_I4_O)        0.124     8.413 r  sc/vgaR_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           4.260    12.673    vgaR_OBUF[0]
    A4                   OBUF (Prop_obuf_I_O)         3.552    16.224 r  vgaR_OBUF[3]_inst/O
                         net (fo=0)                   0.000    16.224    vgaR[3]
    A4                                                                r  vgaR[3] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sc/score_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            sc/highscore_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.318ns  (logic 0.128ns (40.203%)  route 0.190ns (59.797%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y100        FDCE                         0.000     0.000 r  sc/score_reg[4]/C
    SLICE_X45Y100        FDCE (Prop_fdce_C_Q)         0.128     0.128 r  sc/score_reg[4]/Q
                         net (fo=5, routed)           0.190     0.318    sc/score[4]
    SLICE_X43Y101        FDCE                                         r  sc/highscore_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sc/score_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            sc/highscore_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.319ns  (logic 0.141ns (44.165%)  route 0.178ns (55.835%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y100        FDCE                         0.000     0.000 r  sc/score_reg[3]/C
    SLICE_X45Y100        FDCE (Prop_fdce_C_Q)         0.141     0.141 r  sc/score_reg[3]/Q
                         net (fo=5, routed)           0.178     0.319    sc/score[3]
    SLICE_X43Y101        FDCE                                         r  sc/highscore_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sc/score_reg[10]/C
                            (rising edge-triggered cell FDCE)
  Destination:            sc/highscore_reg[10]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.323ns  (logic 0.141ns (43.706%)  route 0.182ns (56.294%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y103        FDCE                         0.000     0.000 r  sc/score_reg[10]/C
    SLICE_X45Y103        FDCE (Prop_fdce_C_Q)         0.141     0.141 r  sc/score_reg[10]/Q
                         net (fo=5, routed)           0.182     0.323    sc/score[10]
    SLICE_X44Y103        FDCE                                         r  sc/highscore_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sc/score_reg[8]/C
                            (rising edge-triggered cell FDCE)
  Destination:            sc/highscore_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.326ns  (logic 0.148ns (45.450%)  route 0.178ns (54.550%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y102        FDCE                         0.000     0.000 r  sc/score_reg[8]/C
    SLICE_X42Y102        FDCE (Prop_fdce_C_Q)         0.148     0.148 r  sc/score_reg[8]/Q
                         net (fo=5, routed)           0.178     0.326    sc/score[8]
    SLICE_X44Y101        FDCE                                         r  sc/highscore_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dc/vCount_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dc/bright_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.332ns  (logic 0.186ns (56.072%)  route 0.146ns (43.928%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y93         FDRE                         0.000     0.000 r  dc/vCount_reg[3]/C
    SLICE_X47Y93         FDRE (Prop_fdre_C_Q)         0.141     0.141 f  dc/vCount_reg[3]/Q
                         net (fo=26, routed)          0.146     0.287    dc/out[3]
    SLICE_X46Y93         LUT6 (Prop_lut6_I1_O)        0.045     0.332 r  dc/bright_i_1/O
                         net (fo=1, routed)           0.000     0.332    dc/bright_i_1_n_0
    SLICE_X46Y93         FDRE                                         r  dc/bright_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dc/vCount_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dc/vCount_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.333ns  (logic 0.186ns (55.871%)  route 0.147ns (44.129%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y93         FDRE                         0.000     0.000 r  dc/vCount_reg[6]/C
    SLICE_X47Y93         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  dc/vCount_reg[6]/Q
                         net (fo=24, routed)          0.147     0.288    dc/out[6]
    SLICE_X47Y93         LUT6 (Prop_lut6_I5_O)        0.045     0.333 r  dc/vCount[6]_i_1/O
                         net (fo=1, routed)           0.000     0.333    dc/p_0_in__1[6]
    SLICE_X47Y93         FDRE                                         r  dc/vCount_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sc/score_reg[9]/C
                            (rising edge-triggered cell FDCE)
  Destination:            sc/highscore_reg[9]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.336ns  (logic 0.128ns (38.125%)  route 0.208ns (61.875%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y103        FDCE                         0.000     0.000 r  sc/score_reg[9]/C
    SLICE_X45Y103        FDCE (Prop_fdce_C_Q)         0.128     0.128 r  sc/score_reg[9]/Q
                         net (fo=5, routed)           0.208     0.336    sc/score[9]
    SLICE_X44Y103        FDCE                                         r  sc/highscore_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dc/hCount_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dc/hCount_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.343ns  (logic 0.186ns (54.246%)  route 0.157ns (45.754%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y92         FDRE                         0.000     0.000 r  dc/hCount_reg[0]/C
    SLICE_X43Y92         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  dc/hCount_reg[0]/Q
                         net (fo=29, routed)          0.157     0.298    dc/O17[0]
    SLICE_X42Y92         LUT3 (Prop_lut3_I1_O)        0.045     0.343 r  dc/hCount[2]_i_1/O
                         net (fo=1, routed)           0.000     0.343    dc/p_0_in__0[2]
    SLICE_X42Y92         FDRE                                         r  dc/hCount_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sc/score_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            sc/highscore_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.345ns  (logic 0.128ns (37.124%)  route 0.217ns (62.876%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y100        FDCE                         0.000     0.000 r  sc/score_reg[2]/C
    SLICE_X45Y100        FDCE (Prop_fdce_C_Q)         0.128     0.128 r  sc/score_reg[2]/Q
                         net (fo=5, routed)           0.217     0.345    sc/score[2]
    SLICE_X44Y102        FDCE                                         r  sc/highscore_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dc/hCount_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dc/hCount_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.346ns  (logic 0.189ns (54.643%)  route 0.157ns (45.357%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y92         FDRE                         0.000     0.000 r  dc/hCount_reg[0]/C
    SLICE_X43Y92         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  dc/hCount_reg[0]/Q
                         net (fo=29, routed)          0.157     0.298    dc/O17[0]
    SLICE_X42Y92         LUT4 (Prop_lut4_I1_O)        0.048     0.346 r  dc/hCount[3]_i_1/O
                         net (fo=1, routed)           0.000     0.346    dc/p_0_in__0[3]
    SLICE_X42Y92         FDRE                                         r  dc/hCount_reg[3]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  ClkPort
  To Clock:  

Max Delay            15 Endpoints
Min Delay            15 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 DIV_CLK_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Cf
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.105ns  (logic 4.953ns (44.597%)  route 6.153ns (55.403%))
  Logic Levels:           4  (LUT4=1 LUT6=1 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.618     5.220    ClkPort_IBUF_BUFG
    SLICE_X46Y103        FDCE                                         r  DIV_CLK_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y103        FDCE (Prop_fdce_C_Q)         0.518     5.738 r  DIV_CLK_reg[17]/Q
                         net (fo=17, routed)          1.294     7.032    sc/Ca_OBUF_inst_i_2_0
    SLICE_X43Y102        LUT6 (Prop_lut6_I4_O)        0.124     7.156 r  sc/Ca_OBUF_inst_i_7/O
                         net (fo=1, routed)           0.000     7.156    sc/Ca_OBUF_inst_i_7_n_0
    SLICE_X43Y102        MUXF7 (Prop_muxf7_I1_O)      0.217     7.373 r  sc/Ca_OBUF_inst_i_2/O
                         net (fo=7, routed)           0.952     8.325    sc/sel0[3]
    SLICE_X41Y101        LUT4 (Prop_lut4_I0_O)        0.325     8.650 r  sc/Cf_OBUF_inst_i_1/O
                         net (fo=1, routed)           3.907    12.557    Cf_OBUF
    T11                  OBUF (Prop_obuf_I_O)         3.769    16.326 r  Cf_OBUF_inst/O
                         net (fo=0)                   0.000    16.326    Cf
    T11                                                               r  Cf (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DIV_CLK_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Ca
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.954ns  (logic 4.963ns (45.309%)  route 5.991ns (54.691%))
  Logic Levels:           4  (LUT4=1 LUT6=1 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.618     5.220    ClkPort_IBUF_BUFG
    SLICE_X46Y103        FDCE                                         r  DIV_CLK_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y103        FDCE (Prop_fdce_C_Q)         0.518     5.738 r  DIV_CLK_reg[18]/Q
                         net (fo=17, routed)          1.142     6.881    sc/p_0_in2_in
    SLICE_X43Y101        LUT6 (Prop_lut6_I2_O)        0.124     7.005 r  sc/Ca_OBUF_inst_i_10/O
                         net (fo=1, routed)           0.000     7.005    sc/Ca_OBUF_inst_i_10_n_0
    SLICE_X43Y101        MUXF7 (Prop_muxf7_I0_O)      0.212     7.217 r  sc/Ca_OBUF_inst_i_4/O
                         net (fo=7, routed)           0.837     8.054    sc/sel0[0]
    SLICE_X41Y101        LUT4 (Prop_lut4_I2_O)        0.329     8.383 r  sc/Ca_OBUF_inst_i_1/O
                         net (fo=1, routed)           4.011    12.394    Ca_OBUF
    T10                  OBUF (Prop_obuf_I_O)         3.780    16.174 r  Ca_OBUF_inst/O
                         net (fo=0)                   0.000    16.174    Ca
    T10                                                               r  Ca (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DIV_CLK_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Cb
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.876ns  (logic 4.713ns (43.337%)  route 6.163ns (56.663%))
  Logic Levels:           4  (LUT4=1 LUT6=1 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.618     5.220    ClkPort_IBUF_BUFG
    SLICE_X46Y103        FDCE                                         r  DIV_CLK_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y103        FDCE (Prop_fdce_C_Q)         0.518     5.738 r  DIV_CLK_reg[17]/Q
                         net (fo=17, routed)          1.294     7.032    sc/Ca_OBUF_inst_i_2_0
    SLICE_X43Y102        LUT6 (Prop_lut6_I4_O)        0.124     7.156 r  sc/Ca_OBUF_inst_i_7/O
                         net (fo=1, routed)           0.000     7.156    sc/Ca_OBUF_inst_i_7_n_0
    SLICE_X43Y102        MUXF7 (Prop_muxf7_I1_O)      0.217     7.373 r  sc/Ca_OBUF_inst_i_2/O
                         net (fo=7, routed)           0.582     7.955    sc/sel0[3]
    SLICE_X41Y101        LUT4 (Prop_lut4_I0_O)        0.299     8.254 r  sc/Cb_OBUF_inst_i_1/O
                         net (fo=1, routed)           4.287    12.541    Cb_OBUF
    R10                  OBUF (Prop_obuf_I_O)         3.555    16.097 r  Cb_OBUF_inst/O
                         net (fo=0)                   0.000    16.097    Cb
    R10                                                               r  Cb (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DIV_CLK_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Ce
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.630ns  (logic 4.920ns (46.280%)  route 5.710ns (53.720%))
  Logic Levels:           4  (LUT4=1 LUT6=1 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.618     5.220    ClkPort_IBUF_BUFG
    SLICE_X46Y103        FDCE                                         r  DIV_CLK_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y103        FDCE (Prop_fdce_C_Q)         0.518     5.738 r  DIV_CLK_reg[17]/Q
                         net (fo=17, routed)          1.294     7.032    sc/Ca_OBUF_inst_i_2_0
    SLICE_X43Y102        LUT6 (Prop_lut6_I4_O)        0.124     7.156 f  sc/Ca_OBUF_inst_i_7/O
                         net (fo=1, routed)           0.000     7.156    sc/Ca_OBUF_inst_i_7_n_0
    SLICE_X43Y102        MUXF7 (Prop_muxf7_I1_O)      0.217     7.373 f  sc/Ca_OBUF_inst_i_2/O
                         net (fo=7, routed)           0.954     8.327    sc/sel0[3]
    SLICE_X41Y101        LUT4 (Prop_lut4_I0_O)        0.325     8.652 r  sc/Ce_OBUF_inst_i_1/O
                         net (fo=1, routed)           3.462    12.115    Ce_OBUF
    P15                  OBUF (Prop_obuf_I_O)         3.736    15.850 r  Ce_OBUF_inst/O
                         net (fo=0)                   0.000    15.850    Ce
    P15                                                               r  Ce (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DIV_CLK_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Cd
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.850ns  (logic 4.708ns (47.799%)  route 5.142ns (52.201%))
  Logic Levels:           4  (LUT4=1 LUT6=1 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.618     5.220    ClkPort_IBUF_BUFG
    SLICE_X46Y103        FDCE                                         r  DIV_CLK_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y103        FDCE (Prop_fdce_C_Q)         0.518     5.738 r  DIV_CLK_reg[17]/Q
                         net (fo=17, routed)          1.294     7.032    sc/Ca_OBUF_inst_i_2_0
    SLICE_X43Y102        LUT6 (Prop_lut6_I4_O)        0.124     7.156 r  sc/Ca_OBUF_inst_i_7/O
                         net (fo=1, routed)           0.000     7.156    sc/Ca_OBUF_inst_i_7_n_0
    SLICE_X43Y102        MUXF7 (Prop_muxf7_I1_O)      0.217     7.373 r  sc/Ca_OBUF_inst_i_2/O
                         net (fo=7, routed)           0.952     8.325    sc/sel0[3]
    SLICE_X41Y101        LUT4 (Prop_lut4_I0_O)        0.299     8.624 r  sc/Cd_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.896    11.520    Cd_OBUF
    K13                  OBUF (Prop_obuf_I_O)         3.550    15.071 r  Cd_OBUF_inst/O
                         net (fo=0)                   0.000    15.071    Cd
    K13                                                               r  Cd (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DIV_CLK_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Cg
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.617ns  (logic 4.690ns (48.771%)  route 4.927ns (51.229%))
  Logic Levels:           4  (LUT4=1 LUT6=1 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.618     5.220    ClkPort_IBUF_BUFG
    SLICE_X46Y103        FDCE                                         r  DIV_CLK_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y103        FDCE (Prop_fdce_C_Q)         0.518     5.738 r  DIV_CLK_reg[18]/Q
                         net (fo=17, routed)          1.142     6.881    sc/p_0_in2_in
    SLICE_X43Y101        LUT6 (Prop_lut6_I2_O)        0.124     7.005 r  sc/Ca_OBUF_inst_i_10/O
                         net (fo=1, routed)           0.000     7.005    sc/Ca_OBUF_inst_i_10_n_0
    SLICE_X43Y101        MUXF7 (Prop_muxf7_I0_O)      0.212     7.217 r  sc/Ca_OBUF_inst_i_4/O
                         net (fo=7, routed)           0.837     8.054    sc/sel0[0]
    SLICE_X41Y101        LUT4 (Prop_lut4_I1_O)        0.299     8.353 r  sc/Cg_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.947    11.300    Cg_OBUF
    L18                  OBUF (Prop_obuf_I_O)         3.537    14.837 r  Cg_OBUF_inst/O
                         net (fo=0)                   0.000    14.837    Cg
    L18                                                               r  Cg (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DIV_CLK_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Cc
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.516ns  (logic 4.651ns (48.876%)  route 4.865ns (51.124%))
  Logic Levels:           4  (LUT4=1 LUT6=1 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.618     5.220    ClkPort_IBUF_BUFG
    SLICE_X46Y103        FDCE                                         r  DIV_CLK_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y103        FDCE (Prop_fdce_C_Q)         0.518     5.738 r  DIV_CLK_reg[17]/Q
                         net (fo=17, routed)          1.294     7.032    sc/Ca_OBUF_inst_i_2_0
    SLICE_X43Y102        LUT6 (Prop_lut6_I4_O)        0.124     7.156 r  sc/Ca_OBUF_inst_i_7/O
                         net (fo=1, routed)           0.000     7.156    sc/Ca_OBUF_inst_i_7_n_0
    SLICE_X43Y102        MUXF7 (Prop_muxf7_I1_O)      0.217     7.373 r  sc/Ca_OBUF_inst_i_2/O
                         net (fo=7, routed)           0.954     8.327    sc/sel0[3]
    SLICE_X41Y101        LUT4 (Prop_lut4_I0_O)        0.299     8.626 r  sc/Cc_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.617    11.243    Cc_OBUF
    K16                  OBUF (Prop_obuf_I_O)         3.493    14.736 r  Cc_OBUF_inst/O
                         net (fo=0)                   0.000    14.736    Cc
    K16                                                               r  Cc (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DIV_CLK_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            An7
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.514ns  (logic 4.447ns (46.744%)  route 5.067ns (53.256%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.618     5.220    ClkPort_IBUF_BUFG
    SLICE_X46Y103        FDCE                                         r  DIV_CLK_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y103        FDCE (Prop_fdce_C_Q)         0.518     5.738 f  DIV_CLK_reg[18]/Q
                         net (fo=17, routed)          1.314     7.053    p_0_in2_in
    SLICE_X42Y100        LUT3 (Prop_lut3_I0_O)        0.152     7.205 r  An7_OBUF_inst_i_1/O
                         net (fo=1, routed)           3.753    10.957    An7_OBUF
    U13                  OBUF (Prop_obuf_I_O)         3.777    14.735 r  An7_OBUF_inst/O
                         net (fo=0)                   0.000    14.735    An7
    U13                                                               r  An7 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DIV_CLK_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            An2
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.500ns  (logic 4.216ns (44.382%)  route 5.284ns (55.618%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.618     5.220    ClkPort_IBUF_BUFG
    SLICE_X46Y103        FDCE                                         r  DIV_CLK_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y103        FDCE (Prop_fdce_C_Q)         0.518     5.738 f  DIV_CLK_reg[18]/Q
                         net (fo=17, routed)          1.324     7.063    p_0_in2_in
    SLICE_X42Y100        LUT3 (Prop_lut3_I2_O)        0.124     7.187 r  An2_OBUF_inst_i_1/O
                         net (fo=1, routed)           3.959    11.146    An2_OBUF
    T9                   OBUF (Prop_obuf_I_O)         3.574    14.720 r  An2_OBUF_inst/O
                         net (fo=0)                   0.000    14.720    An2
    T9                                                                r  An2 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DIV_CLK_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            An5
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.000ns  (logic 4.194ns (46.598%)  route 4.806ns (53.402%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.618     5.220    ClkPort_IBUF_BUFG
    SLICE_X46Y103        FDCE                                         r  DIV_CLK_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y103        FDCE (Prop_fdce_C_Q)         0.518     5.738 r  DIV_CLK_reg[18]/Q
                         net (fo=17, routed)          1.314     7.053    p_0_in2_in
    SLICE_X42Y100        LUT3 (Prop_lut3_I0_O)        0.124     7.177 r  An5_OBUF_inst_i_1/O
                         net (fo=1, routed)           3.492    10.668    An5_OBUF
    T14                  OBUF (Prop_obuf_I_O)         3.552    14.220 r  An5_OBUF_inst/O
                         net (fo=0)                   0.000    14.220    An5
    T14                                                               r  An5 (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 DIV_CLK_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            An1
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.411ns  (logic 1.445ns (59.939%)  route 0.966ns (40.061%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.560     1.479    ClkPort_IBUF_BUFG
    SLICE_X46Y103        FDCE                                         r  DIV_CLK_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y103        FDCE (Prop_fdce_C_Q)         0.164     1.643 f  DIV_CLK_reg[17]/Q
                         net (fo=17, routed)          0.242     1.885    DIV_CLK_reg_n_0_[17]
    SLICE_X42Y103        LUT3 (Prop_lut3_I2_O)        0.045     1.930 r  An1_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.724     2.654    An1_OBUF
    J18                  OBUF (Prop_obuf_I_O)         1.236     3.891 r  An1_OBUF_inst/O
                         net (fo=0)                   0.000     3.891    An1
    J18                                                               r  An1 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DIV_CLK_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            An3
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.642ns  (logic 1.529ns (57.861%)  route 1.113ns (42.139%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.560     1.479    ClkPort_IBUF_BUFG
    SLICE_X46Y103        FDCE                                         r  DIV_CLK_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y103        FDCE (Prop_fdce_C_Q)         0.164     1.643 f  DIV_CLK_reg[17]/Q
                         net (fo=17, routed)          0.242     1.885    DIV_CLK_reg_n_0_[17]
    SLICE_X42Y103        LUT3 (Prop_lut3_I2_O)        0.046     1.931 r  An3_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.872     2.803    An3_OBUF
    J14                  OBUF (Prop_obuf_I_O)         1.319     4.122 r  An3_OBUF_inst/O
                         net (fo=0)                   0.000     4.122    An3
    J14                                                               r  An3 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DIV_CLK_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            An6
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.671ns  (logic 1.503ns (56.243%)  route 1.169ns (43.757%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.560     1.479    ClkPort_IBUF_BUFG
    SLICE_X46Y103        FDCE                                         r  DIV_CLK_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y103        FDCE (Prop_fdce_C_Q)         0.164     1.643 r  DIV_CLK_reg[17]/Q
                         net (fo=17, routed)          0.241     1.884    DIV_CLK_reg_n_0_[17]
    SLICE_X42Y103        LUT3 (Prop_lut3_I0_O)        0.047     1.931 r  An6_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.928     2.859    An6_OBUF
    K2                   OBUF (Prop_obuf_I_O)         1.292     4.151 r  An6_OBUF_inst/O
                         net (fo=0)                   0.000     4.151    An6
    K2                                                                r  An6 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DIV_CLK_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Cc
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.817ns  (logic 1.582ns (56.166%)  route 1.235ns (43.834%))
  Logic Levels:           4  (LUT4=1 LUT6=1 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.560     1.479    ClkPort_IBUF_BUFG
    SLICE_X46Y103        FDCE                                         r  DIV_CLK_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y103        FDCE (Prop_fdce_C_Q)         0.164     1.643 r  DIV_CLK_reg[18]/Q
                         net (fo=17, routed)          0.250     1.893    sc/p_0_in2_in
    SLICE_X43Y102        LUT6 (Prop_lut6_I2_O)        0.045     1.938 r  sc/Ca_OBUF_inst_i_8/O
                         net (fo=1, routed)           0.000     1.938    sc/Ca_OBUF_inst_i_8_n_0
    SLICE_X43Y102        MUXF7 (Prop_muxf7_I0_O)      0.071     2.009 r  sc/Ca_OBUF_inst_i_3/O
                         net (fo=7, routed)           0.229     2.238    sc/sel0[2]
    SLICE_X41Y101        LUT4 (Prop_lut4_I3_O)        0.108     2.346 r  sc/Cc_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.756     3.102    Cc_OBUF
    K16                  OBUF (Prop_obuf_I_O)         1.194     4.297 r  Cc_OBUF_inst/O
                         net (fo=0)                   0.000     4.297    Cc
    K16                                                               r  Cc (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DIV_CLK_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            An0
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.832ns  (logic 1.510ns (53.333%)  route 1.322ns (46.667%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.560     1.479    ClkPort_IBUF_BUFG
    SLICE_X46Y103        FDCE                                         r  DIV_CLK_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y103        FDCE (Prop_fdce_C_Q)         0.164     1.643 r  DIV_CLK_reg[17]/Q
                         net (fo=17, routed)          0.465     2.109    DIV_CLK_reg_n_0_[17]
    SLICE_X42Y100        LUT3 (Prop_lut3_I0_O)        0.044     2.153 r  An0_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.856     3.009    An0_OBUF
    J17                  OBUF (Prop_obuf_I_O)         1.302     4.311 r  An0_OBUF_inst/O
                         net (fo=0)                   0.000     4.311    An0
    J17                                                               r  An0 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DIV_CLK_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            An4
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.853ns  (logic 1.460ns (51.160%)  route 1.393ns (48.840%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.560     1.479    ClkPort_IBUF_BUFG
    SLICE_X46Y103        FDCE                                         r  DIV_CLK_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y103        FDCE (Prop_fdce_C_Q)         0.164     1.643 r  DIV_CLK_reg[17]/Q
                         net (fo=17, routed)          0.241     1.884    DIV_CLK_reg_n_0_[17]
    SLICE_X42Y103        LUT3 (Prop_lut3_I0_O)        0.045     1.929 r  An4_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.153     3.082    An4_OBUF
    P14                  OBUF (Prop_obuf_I_O)         1.251     4.333 r  An4_OBUF_inst/O
                         net (fo=0)                   0.000     4.333    An4
    P14                                                               r  An4 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DIV_CLK_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Cd
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.998ns  (logic 1.639ns (54.671%)  route 1.359ns (45.329%))
  Logic Levels:           4  (LUT4=1 LUT6=1 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.560     1.479    ClkPort_IBUF_BUFG
    SLICE_X46Y103        FDCE                                         r  DIV_CLK_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y103        FDCE (Prop_fdce_C_Q)         0.164     1.643 r  DIV_CLK_reg[18]/Q
                         net (fo=17, routed)          0.250     1.893    sc/p_0_in2_in
    SLICE_X43Y102        LUT6 (Prop_lut6_I2_O)        0.045     1.938 r  sc/Ca_OBUF_inst_i_8/O
                         net (fo=1, routed)           0.000     1.938    sc/Ca_OBUF_inst_i_8_n_0
    SLICE_X43Y102        MUXF7 (Prop_muxf7_I0_O)      0.071     2.009 r  sc/Ca_OBUF_inst_i_3/O
                         net (fo=7, routed)           0.230     2.239    sc/sel0[2]
    SLICE_X41Y101        LUT4 (Prop_lut4_I1_O)        0.108     2.347 r  sc/Cd_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.879     3.226    Cd_OBUF
    K13                  OBUF (Prop_obuf_I_O)         1.251     4.477 r  Cd_OBUF_inst/O
                         net (fo=0)                   0.000     4.477    Cd
    K13                                                               r  Cd (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DIV_CLK_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Cg
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.009ns  (logic 1.617ns (53.742%)  route 1.392ns (46.258%))
  Logic Levels:           4  (LUT4=1 LUT6=1 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.560     1.479    ClkPort_IBUF_BUFG
    SLICE_X46Y103        FDCE                                         r  DIV_CLK_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y103        FDCE (Prop_fdce_C_Q)         0.164     1.643 r  DIV_CLK_reg[18]/Q
                         net (fo=17, routed)          0.218     1.861    sc/p_0_in2_in
    SLICE_X43Y102        LUT6 (Prop_lut6_I2_O)        0.045     1.906 r  sc/Ca_OBUF_inst_i_6/O
                         net (fo=1, routed)           0.000     1.906    sc/Ca_OBUF_inst_i_6_n_0
    SLICE_X43Y102        MUXF7 (Prop_muxf7_I0_O)      0.062     1.968 r  sc/Ca_OBUF_inst_i_2/O
                         net (fo=7, routed)           0.220     2.188    sc/sel0[3]
    SLICE_X41Y101        LUT4 (Prop_lut4_I0_O)        0.108     2.296 r  sc/Cg_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.954     3.250    Cg_OBUF
    L18                  OBUF (Prop_obuf_I_O)         1.238     4.489 r  Cg_OBUF_inst/O
                         net (fo=0)                   0.000     4.489    Cg
    L18                                                               r  Cg (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DIV_CLK_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            An5
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.157ns  (logic 1.461ns (46.288%)  route 1.696ns (53.712%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.560     1.479    ClkPort_IBUF_BUFG
    SLICE_X46Y103        FDCE                                         r  DIV_CLK_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y103        FDCE (Prop_fdce_C_Q)         0.164     1.643 f  DIV_CLK_reg[17]/Q
                         net (fo=17, routed)          0.463     2.107    DIV_CLK_reg_n_0_[17]
    SLICE_X42Y100        LUT3 (Prop_lut3_I2_O)        0.045     2.152 r  An5_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.233     3.384    An5_OBUF
    T14                  OBUF (Prop_obuf_I_O)         1.252     4.636 r  An5_OBUF_inst/O
                         net (fo=0)                   0.000     4.636    An5
    T14                                                               r  An5 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DIV_CLK_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            An7
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.278ns  (logic 1.535ns (46.833%)  route 1.743ns (53.167%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.560     1.479    ClkPort_IBUF_BUFG
    SLICE_X46Y103        FDCE                                         r  DIV_CLK_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y103        FDCE (Prop_fdce_C_Q)         0.164     1.643 f  DIV_CLK_reg[17]/Q
                         net (fo=17, routed)          0.463     2.107    DIV_CLK_reg_n_0_[17]
    SLICE_X42Y100        LUT3 (Prop_lut3_I2_O)        0.044     2.151 r  An7_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.280     3.430    An7_OBUF
    U13                  OBUF (Prop_obuf_I_O)         1.327     4.757 r  An7_OBUF_inst/O
                         net (fo=0)                   0.000     4.757    An7
    U13                                                               r  An7 (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  ClkPort

Max Delay            20 Endpoints
Min Delay            20 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 BtnC
                            (input port)
  Destination:            DIV_CLK_reg[16]/CLR
                            (recovery check against rising-edge clock ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.123ns  (logic 1.477ns (24.115%)  route 4.647ns (75.885%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.919ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.919ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  BtnC (IN)
                         net (fo=0)                   0.000     0.000    BtnC
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 f  BtnC_IBUF_inst/O
                         net (fo=101, routed)         4.647     6.123    BtnC_IBUF
    SLICE_X46Y103        FDCE                                         f  DIV_CLK_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.497     4.919    ClkPort_IBUF_BUFG
    SLICE_X46Y103        FDCE                                         r  DIV_CLK_reg[16]/C

Slack:                    inf
  Source:                 BtnC
                            (input port)
  Destination:            DIV_CLK_reg[17]/CLR
                            (recovery check against rising-edge clock ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.123ns  (logic 1.477ns (24.115%)  route 4.647ns (75.885%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.919ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.919ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  BtnC (IN)
                         net (fo=0)                   0.000     0.000    BtnC
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 f  BtnC_IBUF_inst/O
                         net (fo=101, routed)         4.647     6.123    BtnC_IBUF
    SLICE_X46Y103        FDCE                                         f  DIV_CLK_reg[17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.497     4.919    ClkPort_IBUF_BUFG
    SLICE_X46Y103        FDCE                                         r  DIV_CLK_reg[17]/C

Slack:                    inf
  Source:                 BtnC
                            (input port)
  Destination:            DIV_CLK_reg[18]/CLR
                            (recovery check against rising-edge clock ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.123ns  (logic 1.477ns (24.115%)  route 4.647ns (75.885%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.919ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.919ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  BtnC (IN)
                         net (fo=0)                   0.000     0.000    BtnC
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 f  BtnC_IBUF_inst/O
                         net (fo=101, routed)         4.647     6.123    BtnC_IBUF
    SLICE_X46Y103        FDCE                                         f  DIV_CLK_reg[18]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.497     4.919    ClkPort_IBUF_BUFG
    SLICE_X46Y103        FDCE                                         r  DIV_CLK_reg[18]/C

Slack:                    inf
  Source:                 BtnC
                            (input port)
  Destination:            DIV_CLK_reg[19]/CLR
                            (recovery check against rising-edge clock ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.123ns  (logic 1.477ns (24.115%)  route 4.647ns (75.885%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.919ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.919ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  BtnC (IN)
                         net (fo=0)                   0.000     0.000    BtnC
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 f  BtnC_IBUF_inst/O
                         net (fo=101, routed)         4.647     6.123    BtnC_IBUF
    SLICE_X46Y103        FDCE                                         f  DIV_CLK_reg[19]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.497     4.919    ClkPort_IBUF_BUFG
    SLICE_X46Y103        FDCE                                         r  DIV_CLK_reg[19]/C

Slack:                    inf
  Source:                 BtnC
                            (input port)
  Destination:            DIV_CLK_reg[4]/CLR
                            (recovery check against rising-edge clock ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.045ns  (logic 1.477ns (24.426%)  route 4.568ns (75.574%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.920ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.920ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  BtnC (IN)
                         net (fo=0)                   0.000     0.000    BtnC
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 f  BtnC_IBUF_inst/O
                         net (fo=101, routed)         4.568     6.045    BtnC_IBUF
    SLICE_X46Y100        FDCE                                         f  DIV_CLK_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.498     4.920    ClkPort_IBUF_BUFG
    SLICE_X46Y100        FDCE                                         r  DIV_CLK_reg[4]/C

Slack:                    inf
  Source:                 BtnC
                            (input port)
  Destination:            DIV_CLK_reg[5]/CLR
                            (recovery check against rising-edge clock ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.045ns  (logic 1.477ns (24.426%)  route 4.568ns (75.574%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.920ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.920ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  BtnC (IN)
                         net (fo=0)                   0.000     0.000    BtnC
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 f  BtnC_IBUF_inst/O
                         net (fo=101, routed)         4.568     6.045    BtnC_IBUF
    SLICE_X46Y100        FDCE                                         f  DIV_CLK_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.498     4.920    ClkPort_IBUF_BUFG
    SLICE_X46Y100        FDCE                                         r  DIV_CLK_reg[5]/C

Slack:                    inf
  Source:                 BtnC
                            (input port)
  Destination:            DIV_CLK_reg[6]/CLR
                            (recovery check against rising-edge clock ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.045ns  (logic 1.477ns (24.426%)  route 4.568ns (75.574%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.920ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.920ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  BtnC (IN)
                         net (fo=0)                   0.000     0.000    BtnC
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 f  BtnC_IBUF_inst/O
                         net (fo=101, routed)         4.568     6.045    BtnC_IBUF
    SLICE_X46Y100        FDCE                                         f  DIV_CLK_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.498     4.920    ClkPort_IBUF_BUFG
    SLICE_X46Y100        FDCE                                         r  DIV_CLK_reg[6]/C

Slack:                    inf
  Source:                 BtnC
                            (input port)
  Destination:            DIV_CLK_reg[7]/CLR
                            (recovery check against rising-edge clock ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.045ns  (logic 1.477ns (24.426%)  route 4.568ns (75.574%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.920ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.920ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  BtnC (IN)
                         net (fo=0)                   0.000     0.000    BtnC
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 f  BtnC_IBUF_inst/O
                         net (fo=101, routed)         4.568     6.045    BtnC_IBUF
    SLICE_X46Y100        FDCE                                         f  DIV_CLK_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.498     4.920    ClkPort_IBUF_BUFG
    SLICE_X46Y100        FDCE                                         r  DIV_CLK_reg[7]/C

Slack:                    inf
  Source:                 BtnC
                            (input port)
  Destination:            DIV_CLK_reg[0]/CLR
                            (recovery check against rising-edge clock ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.968ns  (logic 1.477ns (24.742%)  route 4.491ns (75.258%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.937ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.937ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  BtnC (IN)
                         net (fo=0)                   0.000     0.000    BtnC
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 f  BtnC_IBUF_inst/O
                         net (fo=101, routed)         4.491     5.968    BtnC_IBUF
    SLICE_X46Y99         FDCE                                         f  DIV_CLK_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.514     4.937    ClkPort_IBUF_BUFG
    SLICE_X46Y99         FDCE                                         r  DIV_CLK_reg[0]/C

Slack:                    inf
  Source:                 BtnC
                            (input port)
  Destination:            DIV_CLK_reg[1]/CLR
                            (recovery check against rising-edge clock ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.968ns  (logic 1.477ns (24.742%)  route 4.491ns (75.258%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.937ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.937ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  BtnC (IN)
                         net (fo=0)                   0.000     0.000    BtnC
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 f  BtnC_IBUF_inst/O
                         net (fo=101, routed)         4.491     5.968    BtnC_IBUF
    SLICE_X46Y99         FDCE                                         f  DIV_CLK_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.514     4.937    ClkPort_IBUF_BUFG
    SLICE_X46Y99         FDCE                                         r  DIV_CLK_reg[1]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 BtnC
                            (input port)
  Destination:            DIV_CLK_reg[10]/CLR
                            (removal check against rising-edge clock ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.234ns  (logic 0.244ns (10.945%)  route 1.989ns (89.055%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.997ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.997ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  BtnC (IN)
                         net (fo=0)                   0.000     0.000    BtnC
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 f  BtnC_IBUF_inst/O
                         net (fo=101, routed)         1.989     2.234    BtnC_IBUF
    SLICE_X46Y101        FDCE                                         f  DIV_CLK_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.832     1.997    ClkPort_IBUF_BUFG
    SLICE_X46Y101        FDCE                                         r  DIV_CLK_reg[10]/C

Slack:                    inf
  Source:                 BtnC
                            (input port)
  Destination:            DIV_CLK_reg[11]/CLR
                            (removal check against rising-edge clock ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.234ns  (logic 0.244ns (10.945%)  route 1.989ns (89.055%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.997ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.997ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  BtnC (IN)
                         net (fo=0)                   0.000     0.000    BtnC
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 f  BtnC_IBUF_inst/O
                         net (fo=101, routed)         1.989     2.234    BtnC_IBUF
    SLICE_X46Y101        FDCE                                         f  DIV_CLK_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.832     1.997    ClkPort_IBUF_BUFG
    SLICE_X46Y101        FDCE                                         r  DIV_CLK_reg[11]/C

Slack:                    inf
  Source:                 BtnC
                            (input port)
  Destination:            DIV_CLK_reg[8]/CLR
                            (removal check against rising-edge clock ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.234ns  (logic 0.244ns (10.945%)  route 1.989ns (89.055%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.997ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.997ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  BtnC (IN)
                         net (fo=0)                   0.000     0.000    BtnC
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 f  BtnC_IBUF_inst/O
                         net (fo=101, routed)         1.989     2.234    BtnC_IBUF
    SLICE_X46Y101        FDCE                                         f  DIV_CLK_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.832     1.997    ClkPort_IBUF_BUFG
    SLICE_X46Y101        FDCE                                         r  DIV_CLK_reg[8]/C

Slack:                    inf
  Source:                 BtnC
                            (input port)
  Destination:            DIV_CLK_reg[9]/CLR
                            (removal check against rising-edge clock ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.234ns  (logic 0.244ns (10.945%)  route 1.989ns (89.055%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.997ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.997ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  BtnC (IN)
                         net (fo=0)                   0.000     0.000    BtnC
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 f  BtnC_IBUF_inst/O
                         net (fo=101, routed)         1.989     2.234    BtnC_IBUF
    SLICE_X46Y101        FDCE                                         f  DIV_CLK_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.832     1.997    ClkPort_IBUF_BUFG
    SLICE_X46Y101        FDCE                                         r  DIV_CLK_reg[9]/C

Slack:                    inf
  Source:                 BtnC
                            (input port)
  Destination:            DIV_CLK_reg[4]/CLR
                            (removal check against rising-edge clock ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.289ns  (logic 0.244ns (10.680%)  route 2.044ns (89.320%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.997ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.997ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  BtnC (IN)
                         net (fo=0)                   0.000     0.000    BtnC
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 f  BtnC_IBUF_inst/O
                         net (fo=101, routed)         2.044     2.289    BtnC_IBUF
    SLICE_X46Y100        FDCE                                         f  DIV_CLK_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.832     1.997    ClkPort_IBUF_BUFG
    SLICE_X46Y100        FDCE                                         r  DIV_CLK_reg[4]/C

Slack:                    inf
  Source:                 BtnC
                            (input port)
  Destination:            DIV_CLK_reg[5]/CLR
                            (removal check against rising-edge clock ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.289ns  (logic 0.244ns (10.680%)  route 2.044ns (89.320%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.997ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.997ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  BtnC (IN)
                         net (fo=0)                   0.000     0.000    BtnC
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 f  BtnC_IBUF_inst/O
                         net (fo=101, routed)         2.044     2.289    BtnC_IBUF
    SLICE_X46Y100        FDCE                                         f  DIV_CLK_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.832     1.997    ClkPort_IBUF_BUFG
    SLICE_X46Y100        FDCE                                         r  DIV_CLK_reg[5]/C

Slack:                    inf
  Source:                 BtnC
                            (input port)
  Destination:            DIV_CLK_reg[6]/CLR
                            (removal check against rising-edge clock ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.289ns  (logic 0.244ns (10.680%)  route 2.044ns (89.320%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.997ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.997ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  BtnC (IN)
                         net (fo=0)                   0.000     0.000    BtnC
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 f  BtnC_IBUF_inst/O
                         net (fo=101, routed)         2.044     2.289    BtnC_IBUF
    SLICE_X46Y100        FDCE                                         f  DIV_CLK_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.832     1.997    ClkPort_IBUF_BUFG
    SLICE_X46Y100        FDCE                                         r  DIV_CLK_reg[6]/C

Slack:                    inf
  Source:                 BtnC
                            (input port)
  Destination:            DIV_CLK_reg[7]/CLR
                            (removal check against rising-edge clock ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.289ns  (logic 0.244ns (10.680%)  route 2.044ns (89.320%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.997ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.997ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  BtnC (IN)
                         net (fo=0)                   0.000     0.000    BtnC
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 f  BtnC_IBUF_inst/O
                         net (fo=101, routed)         2.044     2.289    BtnC_IBUF
    SLICE_X46Y100        FDCE                                         f  DIV_CLK_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.832     1.997    ClkPort_IBUF_BUFG
    SLICE_X46Y100        FDCE                                         r  DIV_CLK_reg[7]/C

Slack:                    inf
  Source:                 BtnC
                            (input port)
  Destination:            DIV_CLK_reg[12]/CLR
                            (removal check against rising-edge clock ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.297ns  (logic 0.244ns (10.643%)  route 2.052ns (89.357%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.997ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.997ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  BtnC (IN)
                         net (fo=0)                   0.000     0.000    BtnC
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 f  BtnC_IBUF_inst/O
                         net (fo=101, routed)         2.052     2.297    BtnC_IBUF
    SLICE_X46Y102        FDCE                                         f  DIV_CLK_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.832     1.997    ClkPort_IBUF_BUFG
    SLICE_X46Y102        FDCE                                         r  DIV_CLK_reg[12]/C

Slack:                    inf
  Source:                 BtnC
                            (input port)
  Destination:            DIV_CLK_reg[13]/CLR
                            (removal check against rising-edge clock ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.297ns  (logic 0.244ns (10.643%)  route 2.052ns (89.357%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.997ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.997ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  BtnC (IN)
                         net (fo=0)                   0.000     0.000    BtnC
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 f  BtnC_IBUF_inst/O
                         net (fo=101, routed)         2.052     2.297    BtnC_IBUF
    SLICE_X46Y102        FDCE                                         f  DIV_CLK_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.832     1.997    ClkPort_IBUF_BUFG
    SLICE_X46Y102        FDCE                                         r  DIV_CLK_reg[13]/C





