Skipping final_memory.syn.v, seems like a file meant for synthesis
Skipping memc.syn.v, seems like a file meant for synthesis
Skipping memv.syn.v, seems like a file meant for synthesis
-------------------------------------------------
Step: 1
Compiling the following verilog files: cache_FSM.v cache.v clkrst.v dff.v final_memory.v four_bank_mem.v memc.v mem_system_hier.v mem_system_perfbench.v mem_system_randbench.v mem_system_ref.v mem_system.v memv.v 
Top module: mem_system_perfbench
Compilation log in wsrun.log
Executing rm -rf __work dump.wlf dump.vcd diff.trace diff.ptrace archsim.trace archsim.ptrace verilogsim.trace verilogsim.ptrace
Executing vlib __work
Executing vlog +define+RANDSEED=3 -work __work cache_FSM.v cache.v clkrst.v dff.v final_memory.v four_bank_mem.v memc.v mem_system_hier.v mem_system_perfbench.v mem_system_randbench.v mem_system_ref.v mem_system.v memv.v
Model Technology ModelSim DE vlog 10.7c Compiler 2018.08 Aug 17 2018
Start time: 20:44:32 on May 04,2022
vlog "+define+RANDSEED=3" -work __work cache_FSM.v cache.v clkrst.v dff.v final_memory.v four_bank_mem.v memc.v mem_system_hier.v mem_system_perfbench.v mem_system_randbench.v mem_system_ref.v mem_system.v memv.v 
-- Compiling module cache_FSM
-- Compiling module cache
-- Compiling module clkrst
-- Compiling module dff
-- Compiling module final_memory
-- Compiling module four_bank_mem
-- Compiling module memc
-- Compiling module mem_system_hier
-- Compiling module mem_system_perfbench
-- Compiling module mem_system_randbench
-- Compiling module mem_system_ref
-- Compiling module mem_system
-- Compiling module memv

Top level modules:
	mem_system_perfbench
	mem_system_randbench
End time: 20:44:32 on May 04,2022, Elapsed time: 0:00:00
Errors: 0, Warnings: 0
-------------------------------------------------
Step: 2
Running Verilog simulation...details in wsrun.log
Reading pref.tcl

# 10.7c

# vsim "+addr_trace_file_name=..//LRU.addr" -c mem_system_perfbench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 20:44:33 on May 04,2022
# //  ModelSim DE 10.7c Aug 17 2018Linux 5.4.0-109-generic
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim DE and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading __work.mem_system_perfbench
# Loading __work.mem_system_hier
# Loading __work.clkrst
# Loading __work.mem_system
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.dff
# Loading __work.cache_FSM
# Loading __work.mem_system_ref
# log -howmany -rec /* 
# 2876
#  run -all
# Using trace file                                                                                                                                                                                                                                                     ..//LRU.addr
# LOG: ReqNum    1 Cycle       10 ReqCycle        3 Rd Addr 0x0000 Value 0xc117 ValueRef 0xc117 HIT 0
# 
# LOG: ReqNum    2 Cycle       18 ReqCycle       11 Rd Addr 0x0800 Value 0xb6ef ValueRef 0xb6ef HIT 0
# 
# LOG: ReqNum    3 Cycle       26 ReqCycle       19 Rd Addr 0x1000 Value 0x1c84 ValueRef 0x1c84 HIT 0
# 
# LOG: ReqNum    4 Cycle       28 ReqCycle       27 Rd Addr 0x0800 Value 0xb6ef ValueRef 0xb6ef HIT 1
# 
# LOG: ReqNum    5 Cycle       35 ReqCycle       28 Rd Addr 0x0000 Value 0xc117 ValueRef 0xc117 HIT 0
# 
# LOG: ReqNum    6 Cycle       37 ReqCycle       36 Rd Addr 0x0000 Value 0xc117 ValueRef 0xc117 HIT 1
# 
# LOG: ReqNum    7 Cycle       38 ReqCycle       37 Rd Addr 0x0800 Value 0xb6ef ValueRef 0xb6ef HIT 1
# 
# LOG: ReqNum    8 Cycle       45 ReqCycle       38 Rd Addr 0x1000 Value 0x1c84 ValueRef 0x1c84 HIT 0
# 
# LOG: ReqNum    9 Cycle       47 ReqCycle       46 Rd Addr 0x0800 Value 0xb6ef ValueRef 0xb6ef HIT 1
# 
# LOG: Done all Requests:          9 Replies:          9 Cycles:         47 Hits:          4
# Test status: SUCCESS
# ** Note: $stop    : mem_system_perfbench.v(202)
#    Time: 4687 ns  Iteration: 0  Instance: /mem_system_perfbench
# Break in Task end_simulation at mem_system_perfbench.v line 202
# Stopped at mem_system_perfbench.v line 202
VSIM 3> 