// Seed: 1606490690
module module_0;
  uwire id_2;
  assign module_1.type_3 = 0;
  always @(posedge id_2 or posedge 1)
    case (1)
      1 == id_2: id_1 = 1;
      1'b0 == 1'b0 << 1: begin : LABEL_0
        id_1 <= id_1;
      end
    endcase
  assign id_1 = id_1 || 1;
  assign id_1 = 1;
endmodule
module module_1 (
    output supply1 module_1,
    input tri1 id_1,
    input wand id_2,
    input wor id_3,
    input supply1 id_4,
    input supply0 id_5,
    output tri0 id_6,
    input supply1 id_7,
    input tri1 id_8,
    output supply0 id_9
);
  always @(posedge {1'h0,
    1
  } or posedge 1)
  begin : LABEL_0
    deassign id_0;
  end
  module_0 modCall_1 ();
endmodule
