// Seed: 1869454928
module module_0 (
    input supply1 id_0,
    input tri id_1,
    input supply0 id_2,
    input tri id_3
);
  wire id_5;
  assign module_2.id_1 = 0;
endmodule
macromodule module_1 (
    input supply1 id_0,
    output supply0 id_1,
    output wor id_2
);
  assign id_2 = id_0;
  module_0 modCall_1 (
      id_0,
      id_0,
      id_0,
      id_0
  );
  assign modCall_1.id_2 = 0;
endmodule
module module_2 (
    output logic id_0,
    input tri0 id_1,
    input wor id_2,
    input tri1 id_3
    , id_20,
    output supply0 id_4,
    output tri0 id_5,
    input wand id_6,
    input supply1 id_7,
    input tri id_8,
    input tri0 id_9,
    input wor id_10,
    output supply0 id_11,
    input tri0 id_12,
    input tri0 id_13,
    input wand id_14,
    output uwire id_15,
    input supply1 id_16,
    output wire id_17,
    input wire id_18
);
  initial id_0 = id_8 ? -1 : id_1;
  module_0 modCall_1 (
      id_14,
      id_1,
      id_6,
      id_13
  );
endmodule
