\hypertarget{struct_n_v_i_c___type}{}\doxysection{N\+V\+I\+C\+\_\+\+Type Struct Reference}
\label{struct_n_v_i_c___type}\index{NVIC\_Type@{NVIC\_Type}}


{\ttfamily \#include $<$Micro.\+h$>$}

\doxysubsection*{Public Attributes}
\begin{DoxyCompactItemize}
\item 
volatile uint32\+\_\+t \mbox{\hyperlink{struct_n_v_i_c___type_a000c09bee2a14c669d17c4ddd7fd28ae}{I\+S\+ER}} \mbox{[}8U\mbox{]}
\item 
uint32\+\_\+t \mbox{\hyperlink{struct_n_v_i_c___type_a93c66a8842929d5f8e0d691a97261cc2}{R\+E\+S\+E\+R\+V\+E\+D0}} \mbox{[}24U\mbox{]}
\item 
volatile uint32\+\_\+t \mbox{\hyperlink{struct_n_v_i_c___type_ae04cb540ccae60778cd4b1de736e03e7}{I\+C\+ER}} \mbox{[}8U\mbox{]}
\item 
uint32\+\_\+t \mbox{\hyperlink{struct_n_v_i_c___type_af7bfc2f8bd72f5e3e472edb209d9876c}{R\+S\+E\+R\+V\+E\+D1}} \mbox{[}24U\mbox{]}
\item 
volatile uint32\+\_\+t \mbox{\hyperlink{struct_n_v_i_c___type_af304cd2bdcbf0ea42e3a618b459068ca}{I\+S\+PR}} \mbox{[}8U\mbox{]}
\item 
uint32\+\_\+t \mbox{\hyperlink{struct_n_v_i_c___type_a80bce60f3405a1cde3d621eea35ac6b6}{R\+E\+S\+E\+R\+V\+E\+D2}} \mbox{[}24U\mbox{]}
\item 
volatile uint32\+\_\+t \mbox{\hyperlink{struct_n_v_i_c___type_a645bdfc936519f964ff454732a1c4c1e}{I\+C\+PR}} \mbox{[}8U\mbox{]}
\item 
uint32\+\_\+t \mbox{\hyperlink{struct_n_v_i_c___type_adf6616e950b18b3ef9c9c64e535b3ee2}{R\+E\+S\+E\+R\+V\+E\+D3}} \mbox{[}24U\mbox{]}
\item 
volatile uint32\+\_\+t \mbox{\hyperlink{struct_n_v_i_c___type_aaffbfe74a31f8857f47c123c4f530b6a}{I\+A\+BR}} \mbox{[}8U\mbox{]}
\item 
uint32\+\_\+t \mbox{\hyperlink{struct_n_v_i_c___type_ade202178a4bd7c973b7db69d30046f50}{R\+E\+S\+E\+R\+V\+E\+D4}} \mbox{[}56U\mbox{]}
\item 
volatile uint8\+\_\+t \mbox{\hyperlink{struct_n_v_i_c___type_aae9107508ef117bb70373eaabba2fa10}{IP}} \mbox{[}240U\mbox{]}
\item 
uint32\+\_\+t \mbox{\hyperlink{struct_n_v_i_c___type_ab105e118183b4a205c3c1dddcea70d62}{R\+E\+S\+E\+R\+V\+E\+D5}} \mbox{[}644U\mbox{]}
\item 
volatile uint32\+\_\+t \mbox{\hyperlink{struct_n_v_i_c___type_a1f096289b55386cf0df6d0e2483f2ea1}{S\+T\+IR}}
\end{DoxyCompactItemize}


\doxysubsection{Member Data Documentation}
\mbox{\Hypertarget{struct_n_v_i_c___type_aaffbfe74a31f8857f47c123c4f530b6a}\label{struct_n_v_i_c___type_aaffbfe74a31f8857f47c123c4f530b6a}} 
\index{NVIC\_Type@{NVIC\_Type}!IABR@{IABR}}
\index{IABR@{IABR}!NVIC\_Type@{NVIC\_Type}}
\doxysubsubsection{\texorpdfstring{IABR}{IABR}}
{\footnotesize\ttfamily volatile uint32\+\_\+t N\+V\+I\+C\+\_\+\+Type\+::\+I\+A\+BR\mbox{[}8U\mbox{]}}

Offset\+: 0x200 (R/W) Interrupt Active bit Register \mbox{\Hypertarget{struct_n_v_i_c___type_ae04cb540ccae60778cd4b1de736e03e7}\label{struct_n_v_i_c___type_ae04cb540ccae60778cd4b1de736e03e7}} 
\index{NVIC\_Type@{NVIC\_Type}!ICER@{ICER}}
\index{ICER@{ICER}!NVIC\_Type@{NVIC\_Type}}
\doxysubsubsection{\texorpdfstring{ICER}{ICER}}
{\footnotesize\ttfamily volatile uint32\+\_\+t N\+V\+I\+C\+\_\+\+Type\+::\+I\+C\+ER\mbox{[}8U\mbox{]}}

Offset\+: 0x080 (R/W) Interrupt Clear Enable Register \mbox{\Hypertarget{struct_n_v_i_c___type_a645bdfc936519f964ff454732a1c4c1e}\label{struct_n_v_i_c___type_a645bdfc936519f964ff454732a1c4c1e}} 
\index{NVIC\_Type@{NVIC\_Type}!ICPR@{ICPR}}
\index{ICPR@{ICPR}!NVIC\_Type@{NVIC\_Type}}
\doxysubsubsection{\texorpdfstring{ICPR}{ICPR}}
{\footnotesize\ttfamily volatile uint32\+\_\+t N\+V\+I\+C\+\_\+\+Type\+::\+I\+C\+PR\mbox{[}8U\mbox{]}}

Offset\+: 0x180 (R/W) Interrupt Clear Pending Register \mbox{\Hypertarget{struct_n_v_i_c___type_aae9107508ef117bb70373eaabba2fa10}\label{struct_n_v_i_c___type_aae9107508ef117bb70373eaabba2fa10}} 
\index{NVIC\_Type@{NVIC\_Type}!IP@{IP}}
\index{IP@{IP}!NVIC\_Type@{NVIC\_Type}}
\doxysubsubsection{\texorpdfstring{IP}{IP}}
{\footnotesize\ttfamily volatile uint8\+\_\+t N\+V\+I\+C\+\_\+\+Type\+::\+IP\mbox{[}240U\mbox{]}}

Offset\+: 0x300 (R/W) Interrupt Priority Register (8Bit wide) \mbox{\Hypertarget{struct_n_v_i_c___type_a000c09bee2a14c669d17c4ddd7fd28ae}\label{struct_n_v_i_c___type_a000c09bee2a14c669d17c4ddd7fd28ae}} 
\index{NVIC\_Type@{NVIC\_Type}!ISER@{ISER}}
\index{ISER@{ISER}!NVIC\_Type@{NVIC\_Type}}
\doxysubsubsection{\texorpdfstring{ISER}{ISER}}
{\footnotesize\ttfamily volatile uint32\+\_\+t N\+V\+I\+C\+\_\+\+Type\+::\+I\+S\+ER\mbox{[}8U\mbox{]}}

Offset\+: 0x000 (R/W) Interrupt Set Enable Register \mbox{\Hypertarget{struct_n_v_i_c___type_af304cd2bdcbf0ea42e3a618b459068ca}\label{struct_n_v_i_c___type_af304cd2bdcbf0ea42e3a618b459068ca}} 
\index{NVIC\_Type@{NVIC\_Type}!ISPR@{ISPR}}
\index{ISPR@{ISPR}!NVIC\_Type@{NVIC\_Type}}
\doxysubsubsection{\texorpdfstring{ISPR}{ISPR}}
{\footnotesize\ttfamily volatile uint32\+\_\+t N\+V\+I\+C\+\_\+\+Type\+::\+I\+S\+PR\mbox{[}8U\mbox{]}}

Offset\+: 0x100 (R/W) Interrupt Set Pending Register \mbox{\Hypertarget{struct_n_v_i_c___type_a93c66a8842929d5f8e0d691a97261cc2}\label{struct_n_v_i_c___type_a93c66a8842929d5f8e0d691a97261cc2}} 
\index{NVIC\_Type@{NVIC\_Type}!RESERVED0@{RESERVED0}}
\index{RESERVED0@{RESERVED0}!NVIC\_Type@{NVIC\_Type}}
\doxysubsubsection{\texorpdfstring{RESERVED0}{RESERVED0}}
{\footnotesize\ttfamily uint32\+\_\+t N\+V\+I\+C\+\_\+\+Type\+::\+R\+E\+S\+E\+R\+V\+E\+D0\mbox{[}24U\mbox{]}}

\mbox{\Hypertarget{struct_n_v_i_c___type_a80bce60f3405a1cde3d621eea35ac6b6}\label{struct_n_v_i_c___type_a80bce60f3405a1cde3d621eea35ac6b6}} 
\index{NVIC\_Type@{NVIC\_Type}!RESERVED2@{RESERVED2}}
\index{RESERVED2@{RESERVED2}!NVIC\_Type@{NVIC\_Type}}
\doxysubsubsection{\texorpdfstring{RESERVED2}{RESERVED2}}
{\footnotesize\ttfamily uint32\+\_\+t N\+V\+I\+C\+\_\+\+Type\+::\+R\+E\+S\+E\+R\+V\+E\+D2\mbox{[}24U\mbox{]}}

\mbox{\Hypertarget{struct_n_v_i_c___type_adf6616e950b18b3ef9c9c64e535b3ee2}\label{struct_n_v_i_c___type_adf6616e950b18b3ef9c9c64e535b3ee2}} 
\index{NVIC\_Type@{NVIC\_Type}!RESERVED3@{RESERVED3}}
\index{RESERVED3@{RESERVED3}!NVIC\_Type@{NVIC\_Type}}
\doxysubsubsection{\texorpdfstring{RESERVED3}{RESERVED3}}
{\footnotesize\ttfamily uint32\+\_\+t N\+V\+I\+C\+\_\+\+Type\+::\+R\+E\+S\+E\+R\+V\+E\+D3\mbox{[}24U\mbox{]}}

\mbox{\Hypertarget{struct_n_v_i_c___type_ade202178a4bd7c973b7db69d30046f50}\label{struct_n_v_i_c___type_ade202178a4bd7c973b7db69d30046f50}} 
\index{NVIC\_Type@{NVIC\_Type}!RESERVED4@{RESERVED4}}
\index{RESERVED4@{RESERVED4}!NVIC\_Type@{NVIC\_Type}}
\doxysubsubsection{\texorpdfstring{RESERVED4}{RESERVED4}}
{\footnotesize\ttfamily uint32\+\_\+t N\+V\+I\+C\+\_\+\+Type\+::\+R\+E\+S\+E\+R\+V\+E\+D4\mbox{[}56U\mbox{]}}

\mbox{\Hypertarget{struct_n_v_i_c___type_ab105e118183b4a205c3c1dddcea70d62}\label{struct_n_v_i_c___type_ab105e118183b4a205c3c1dddcea70d62}} 
\index{NVIC\_Type@{NVIC\_Type}!RESERVED5@{RESERVED5}}
\index{RESERVED5@{RESERVED5}!NVIC\_Type@{NVIC\_Type}}
\doxysubsubsection{\texorpdfstring{RESERVED5}{RESERVED5}}
{\footnotesize\ttfamily uint32\+\_\+t N\+V\+I\+C\+\_\+\+Type\+::\+R\+E\+S\+E\+R\+V\+E\+D5\mbox{[}644U\mbox{]}}

\mbox{\Hypertarget{struct_n_v_i_c___type_af7bfc2f8bd72f5e3e472edb209d9876c}\label{struct_n_v_i_c___type_af7bfc2f8bd72f5e3e472edb209d9876c}} 
\index{NVIC\_Type@{NVIC\_Type}!RSERVED1@{RSERVED1}}
\index{RSERVED1@{RSERVED1}!NVIC\_Type@{NVIC\_Type}}
\doxysubsubsection{\texorpdfstring{RSERVED1}{RSERVED1}}
{\footnotesize\ttfamily uint32\+\_\+t N\+V\+I\+C\+\_\+\+Type\+::\+R\+S\+E\+R\+V\+E\+D1\mbox{[}24U\mbox{]}}

\mbox{\Hypertarget{struct_n_v_i_c___type_a1f096289b55386cf0df6d0e2483f2ea1}\label{struct_n_v_i_c___type_a1f096289b55386cf0df6d0e2483f2ea1}} 
\index{NVIC\_Type@{NVIC\_Type}!STIR@{STIR}}
\index{STIR@{STIR}!NVIC\_Type@{NVIC\_Type}}
\doxysubsubsection{\texorpdfstring{STIR}{STIR}}
{\footnotesize\ttfamily volatile uint32\+\_\+t N\+V\+I\+C\+\_\+\+Type\+::\+S\+T\+IR}

Offset\+: 0x\+E00 ( /W) Software Trigger Interrupt Register 

The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
C\+:/\+Users/bruno/\+Documents/\+Line\+Follower/\+Project\+\_\+u\+Vision/\+Line\+Follower/\mbox{\hyperlink{_micro_8h}{Micro.\+h}}\end{DoxyCompactItemize}
