# Generated by Yosys 0.62+39 (git sha1 131911291-dirty, g++ 11.4.0-1ubuntu1~22.04.2 -Og -fPIC)
autoidx 30
attribute \src "dut.sv:1.1-13.10"
attribute \top 1
module \forloops
  attribute \src "dut.sv:1.24-1.27"
  wire input 1 \clk
  attribute \src "dut.sv:1.29-1.30"
  wire input 2 \a
  attribute \src "dut.sv:1.32-1.33"
  wire input 3 \b
  attribute \src "dut.sv:1.52-1.53"
  wire width 4 output 4 \p
  attribute \src "dut.sv:1.55-1.56"
  wire width 4 output 5 \q
  attribute \src "dut.sv:1.58-1.59"
  wire width 4 output 6 \x
  attribute \src "dut.sv:1.61-1.62"
  wire width 4 output 7 \y
  attribute \src "dut.sv:2.10-2.11"
  wire width 32 signed \k
  attribute \src "dut.sv:3.2-7.5"
  wire width 4 $0\p[3:0]
  attribute \src "dut.sv:3.2-7.5"
  wire width 4 $0\x[3:0]
  attribute \src "dut.sv:6.8-6.18"
  attribute \unused_bits "4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31"
  wire width 32 $add$dut.sv:6$6_Y
  attribute \unused_bits "1"
  wire width 2 $auto$rtlil.cc:3339:Not$25
  attribute \src "dut.sv:11.7-11.17"
  attribute \unused_bits "4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31"
  wire width 32 $sub$dut.sv:11$20_Y
  attribute \src "dut.sv:11.7-11.17"
  cell $sub $sub$dut.sv:11$20
    parameter \A_SIGNED 0
    parameter \B_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 32
    connect \A 4
    connect \B { 30'000000000000000000000000000000 \a \b }
    connect \Y { $sub$dut.sv:11$20_Y [31:4] \y }
  end
  cell $not $auto$opt_expr.cc:704:replace_const_cells$24
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \Y_WIDTH 2
    connect \A { 1'0 \b }
    connect \Y { $auto$rtlil.cc:3339:Not$25 [1] $0\p[3:0] [2] }
  end
  attribute \src "dut.sv:6.8-6.18"
  cell $add $add$dut.sv:6$6
    parameter \A_SIGNED 0
    parameter \B_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 32
    connect \A 2
    connect \B { 30'000000000000000000000000000000 \a \b }
    connect \Y { $add$dut.sv:6$6_Y [31:4] $0\x[3:0] }
  end
  attribute \src "dut.sv:3.2-7.5"
  cell $dff $procdff$21
    parameter \WIDTH 4
    parameter \CLK_POLARITY 1'1
    connect \D { \a $0\p[3:0] [2] \a \b }
    connect \Q \p
    connect \CLK \clk
  end
  attribute \src "dut.sv:10.16-10.18"
  cell $not $not$dut.sv:10$17
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \b
    connect \Y \q [2]
  end
  attribute \src "dut.sv:3.2-7.5"
  cell $dff $procdff$22
    parameter \WIDTH 4
    parameter \CLK_POLARITY 1'1
    connect \D $0\x[3:0]
    connect \Q \x
    connect \CLK \clk
  end
  attribute \src "dut.sv:10.12-10.14"
  cell $not $not$dut.sv:10$18
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \a
    connect \Y \q [3]
  end
  connect $sub$dut.sv:11$20_Y [3:0] \y
  connect $auto$rtlil.cc:3339:Not$25 [0] $0\p[3:0] [2]
  connect $add$dut.sv:6$6_Y [3:0] $0\x[3:0]
  connect { $0\p[3:0] [3] $0\p[3:0] [1:0] } { \a \a \b }
  connect \k 4
  connect \q [1:0] { \a \b }
end
