-- WARNING: Do NOT edit the input and output ports in this file in a text
-- editor if you plan to continue editing the block that represents it in
-- the Block Editor! File corruption is VERY likely to occur.

-- Copyright (C) 1991-2008 Altera Corporation
-- Your use of Altera Corporation's design tools, logic functions 
-- and other software and tools, and its AMPP partner logic 
-- functions, and any output files from any of the foregoing 
-- (including device programming or simulation files), and any 
-- associated documentation or information are expressly subject 
-- to the terms and conditions of the Altera Program License 
-- Subscription Agreement, Altera MegaCore Function License 
-- Agreement, or other applicable license agreement, including, 
-- without limitation, that your use is for the sole purpose of 
-- programming logic devices manufactured by Altera and sold by 
-- Altera or its authorized distributors.  Please refer to the 
-- applicable agreement for further details.


-- Generated by Quartus II Version 8.1 (Build Build 163 10/28/2008)
-- Created on Thu Mar 11 10:58:16 2010

FUNCTION Bunch_Crossing_adjust (Cavity_Clock, Bunch_Crossing, BusClock, DataBus_In[15..0], DataBusStrobe, Select, DirectIn, AddrBus_In[(CEIL(LOG2((Number_of_Channel) + (1)))) - (1)..0])
	WITH (Cavity_to_Bunch_Ratio, Number_of_Channel)
	RETURNS (Start_Enable[(Number_of_Channel) - (1)..0], Sample_Enable[(Number_of_Channel) - (1)..0], Refrence_Clock[(Number_of_Channel) - (1)..0], Set, Phase[(CEIL(LOG2((Cavity_to_Bunch_Ratio) + (1)))) - (1)..0], Error, DataBusOut[15..0]);
