vendor_name = ModelSim
source_file = 1, /home/gustavof/pem/sistemas_digitais/Projetos/Projeto 3 - Processador 4 bits/somador.v
source_file = 1, /home/gustavof/pem/sistemas_digitais/Projetos/Projeto 3 - Processador 4 bits/subtrator.v
source_file = 1, /home/gustavof/pem/sistemas_digitais/Projetos/Projeto 3 - Processador 4 bits/ula_3bits.v
source_file = 1, /home/gustavof/pem/sistemas_digitais/Projetos/Projeto 3 - Processador 4 bits/seg7.v
source_file = 1, /home/gustavof/pem/sistemas_digitais/Projetos/Projeto 3 - Processador 4 bits/op_and.v
source_file = 1, /home/gustavof/pem/sistemas_digitais/Projetos/Projeto 3 - Processador 4 bits/op_or.v
source_file = 1, /home/gustavof/pem/sistemas_digitais/Projetos/Projeto 3 - Processador 4 bits/op_xor.v
source_file = 1, /home/gustavof/pem/sistemas_digitais/Projetos/Projeto 3 - Processador 4 bits/mult.v
source_file = 1, /home/gustavof/pem/sistemas_digitais/Projetos/Projeto 3 - Processador 4 bits/div.v
source_file = 1, /home/gustavof/pem/sistemas_digitais/Projetos/Projeto 3 - Processador 4 bits/data_ram.v
source_file = 1, /home/gustavof/pem/sistemas_digitais/Projetos/Projeto 3 - Processador 4 bits/program_rom.v
source_file = 1, /home/gustavof/pem/sistemas_digitais/Projetos/Projeto 3 - Processador 4 bits/db/ula_3bits.cbx.xml
source_file = 1, /opt/altera13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf
source_file = 1, /opt/altera13.0sp1/quartus/libraries/megafunctions/aglobal130.inc
source_file = 1, /opt/altera13.0sp1/quartus/libraries/megafunctions/lpm_add_sub.inc
source_file = 1, /opt/altera13.0sp1/quartus/libraries/megafunctions/multcore.inc
source_file = 1, /opt/altera13.0sp1/quartus/libraries/megafunctions/bypassff.inc
source_file = 1, /opt/altera13.0sp1/quartus/libraries/megafunctions/altshift.inc
source_file = 1, /opt/altera13.0sp1/quartus/libraries/megafunctions/cbx.lst
source_file = 1, /opt/altera13.0sp1/quartus/libraries/megafunctions/multcore.tdf
source_file = 1, /opt/altera13.0sp1/quartus/libraries/megafunctions/csa_add.inc
source_file = 1, /opt/altera13.0sp1/quartus/libraries/megafunctions/mpar_add.inc
source_file = 1, /opt/altera13.0sp1/quartus/libraries/megafunctions/muleabz.inc
source_file = 1, /opt/altera13.0sp1/quartus/libraries/megafunctions/mul_lfrg.inc
source_file = 1, /opt/altera13.0sp1/quartus/libraries/megafunctions/mul_boothc.inc
source_file = 1, /opt/altera13.0sp1/quartus/libraries/megafunctions/alt_ded_mult.inc
source_file = 1, /opt/altera13.0sp1/quartus/libraries/megafunctions/alt_ded_mult_y.inc
source_file = 1, /opt/altera13.0sp1/quartus/libraries/megafunctions/dffpipe.inc
source_file = 1, /opt/altera13.0sp1/quartus/libraries/megafunctions/mpar_add.tdf
source_file = 1, /opt/altera13.0sp1/quartus/libraries/megafunctions/lpm_add_sub.tdf
source_file = 1, /opt/altera13.0sp1/quartus/libraries/megafunctions/addcore.inc
source_file = 1, /opt/altera13.0sp1/quartus/libraries/megafunctions/look_add.inc
source_file = 1, /opt/altera13.0sp1/quartus/libraries/megafunctions/alt_stratix_add_sub.inc
source_file = 1, /home/gustavof/pem/sistemas_digitais/Projetos/Projeto 3 - Processador 4 bits/db/add_sub_07h.tdf
source_file = 1, /home/gustavof/pem/sistemas_digitais/Projetos/Projeto 3 - Processador 4 bits/db/add_sub_17h.tdf
source_file = 1, /opt/altera13.0sp1/quartus/libraries/megafunctions/altshift.tdf
source_file = 1, /opt/altera13.0sp1/quartus/libraries/megafunctions/lpm_divide.tdf
source_file = 1, /opt/altera13.0sp1/quartus/libraries/megafunctions/abs_divider.inc
source_file = 1, /opt/altera13.0sp1/quartus/libraries/megafunctions/sign_div_unsign.inc
source_file = 1, /home/gustavof/pem/sistemas_digitais/Projetos/Projeto 3 - Processador 4 bits/db/lpm_divide_55m.tdf
source_file = 1, /home/gustavof/pem/sistemas_digitais/Projetos/Projeto 3 - Processador 4 bits/db/sign_div_unsign_ckh.tdf
source_file = 1, /home/gustavof/pem/sistemas_digitais/Projetos/Projeto 3 - Processador 4 bits/db/alt_u_div_qve.tdf
source_file = 1, /home/gustavof/pem/sistemas_digitais/Projetos/Projeto 3 - Processador 4 bits/db/add_sub_lkc.tdf
source_file = 1, /home/gustavof/pem/sistemas_digitais/Projetos/Projeto 3 - Processador 4 bits/db/add_sub_mkc.tdf
source_file = 1, /home/gustavof/pem/sistemas_digitais/Projetos/Projeto 3 - Processador 4 bits/db/lpm_divide_05m.tdf
source_file = 1, /home/gustavof/pem/sistemas_digitais/Projetos/Projeto 3 - Processador 4 bits/db/sign_div_unsign_7kh.tdf
source_file = 1, /home/gustavof/pem/sistemas_digitais/Projetos/Projeto 3 - Processador 4 bits/db/alt_u_div_gve.tdf
source_file = 1, /home/gustavof/pem/sistemas_digitais/Projetos/Projeto 3 - Processador 4 bits/db/lpm_divide_tcm.tdf
source_file = 1, /home/gustavof/pem/sistemas_digitais/Projetos/Projeto 3 - Processador 4 bits/db/lpm_divide_2dm.tdf
design_name = ula_3bits
instance = comp, \Mod1|auto_generated|divider|divider|add_sub_3_result_int[0]~0\, Mod1|auto_generated|divider|divider|add_sub_3_result_int[0]~0, ula_3bits, 1
instance = comp, \multinstance|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~4\, multinstance|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~4, ula_3bits, 1
instance = comp, \Mod2|auto_generated|divider|divider|add_sub_6_result_int[1]~0\, Mod2|auto_generated|divider|divider|add_sub_6_result_int[1]~0, ula_3bits, 1
instance = comp, \Mod2|auto_generated|divider|divider|add_sub_6_result_int[3]~4\, Mod2|auto_generated|divider|divider|add_sub_6_result_int[3]~4, ula_3bits, 1
instance = comp, \Mod2|auto_generated|divider|divider|add_sub_7_result_int[3]~4\, Mod2|auto_generated|divider|divider|add_sub_7_result_int[3]~4, ula_3bits, 1
instance = comp, \Mod2|auto_generated|divider|divider|add_sub_8_result_int[1]~0\, Mod2|auto_generated|divider|divider|add_sub_8_result_int[1]~0, ula_3bits, 1
instance = comp, \Div2|auto_generated|divider|divider|add_sub_6_result_int[1]~0\, Div2|auto_generated|divider|divider|add_sub_6_result_int[1]~0, ula_3bits, 1
instance = comp, \Div2|auto_generated|divider|divider|add_sub_7_result_int[1]~0\, Div2|auto_generated|divider|divider|add_sub_7_result_int[1]~0, ula_3bits, 1
instance = comp, \Div2|auto_generated|divider|divider|add_sub_7_result_int[2]~2\, Div2|auto_generated|divider|divider|add_sub_7_result_int[2]~2, ula_3bits, 1
instance = comp, \Div2|auto_generated|divider|divider|add_sub_7_result_int[3]~4\, Div2|auto_generated|divider|divider|add_sub_7_result_int[3]~4, ula_3bits, 1
instance = comp, \Div2|auto_generated|divider|divider|add_sub_8_result_int[1]~1\, Div2|auto_generated|divider|divider|add_sub_8_result_int[1]~1, ula_3bits, 1
instance = comp, \Div2|auto_generated|divider|divider|add_sub_8_result_int[2]~3\, Div2|auto_generated|divider|divider|add_sub_8_result_int[2]~3, ula_3bits, 1
instance = comp, \Div2|auto_generated|divider|divider|add_sub_8_result_int[3]~5\, Div2|auto_generated|divider|divider|add_sub_8_result_int[3]~5, ula_3bits, 1
instance = comp, \Div2|auto_generated|divider|divider|add_sub_8_result_int[4]~7\, Div2|auto_generated|divider|divider|add_sub_8_result_int[4]~7, ula_3bits, 1
instance = comp, \Div2|auto_generated|divider|divider|add_sub_8_result_int[5]~8\, Div2|auto_generated|divider|divider|add_sub_8_result_int[5]~8, ula_3bits, 1
instance = comp, \Mod2|auto_generated|divider|divider|StageOut[33]~17\, Mod2|auto_generated|divider|divider|StageOut[33]~17, ula_3bits, 1
instance = comp, \Mod2|auto_generated|divider|divider|StageOut[32]~19\, Mod2|auto_generated|divider|divider|StageOut[32]~19, ula_3bits, 1
instance = comp, \Mod2|auto_generated|divider|divider|StageOut[31]~21\, Mod2|auto_generated|divider|divider|StageOut[31]~21, ula_3bits, 1
instance = comp, \Mod2|auto_generated|divider|divider|StageOut[30]~23\, Mod2|auto_generated|divider|divider|StageOut[30]~23, ula_3bits, 1
instance = comp, \Mod2|auto_generated|divider|divider|StageOut[38]~24\, Mod2|auto_generated|divider|divider|StageOut[38]~24, ula_3bits, 1
instance = comp, \Mod2|auto_generated|divider|divider|StageOut[35]~29\, Mod2|auto_generated|divider|divider|StageOut[35]~29, ula_3bits, 1
instance = comp, \Mux11~1\, Mux11~1, ula_3bits, 1
instance = comp, \op_xorinstance|out[2]\, op_xorinstance|out[2], ula_3bits, 1
instance = comp, \Div2|auto_generated|divider|divider|StageOut[33]~16\, Div2|auto_generated|divider|divider|StageOut[33]~16, ula_3bits, 1
instance = comp, \Div2|auto_generated|divider|divider|StageOut[32]~18\, Div2|auto_generated|divider|divider|StageOut[32]~18, ula_3bits, 1
instance = comp, \Div2|auto_generated|divider|divider|StageOut[31]~21\, Div2|auto_generated|divider|divider|StageOut[31]~21, ula_3bits, 1
instance = comp, \Div2|auto_generated|divider|divider|StageOut[30]~23\, Div2|auto_generated|divider|divider|StageOut[30]~23, ula_3bits, 1
instance = comp, \Div2|auto_generated|divider|divider|StageOut[38]~24\, Div2|auto_generated|divider|divider|StageOut[38]~24, ula_3bits, 1
instance = comp, \Div2|auto_generated|divider|divider|StageOut[37]~25\, Div2|auto_generated|divider|divider|StageOut[37]~25, ula_3bits, 1
instance = comp, \Div2|auto_generated|divider|divider|StageOut[36]~26\, Div2|auto_generated|divider|divider|StageOut[36]~26, ula_3bits, 1
instance = comp, \Div2|auto_generated|divider|divider|StageOut[36]~27\, Div2|auto_generated|divider|divider|StageOut[36]~27, ula_3bits, 1
instance = comp, \Div2|auto_generated|divider|divider|StageOut[35]~28\, Div2|auto_generated|divider|divider|StageOut[35]~28, ula_3bits, 1
instance = comp, \Div2|auto_generated|divider|divider|StageOut[35]~29\, Div2|auto_generated|divider|divider|StageOut[35]~29, ula_3bits, 1
instance = comp, \multinstance|Mult0|mult_core|decoder_node[0][1]\, multinstance|Mult0|mult_core|decoder_node[0][1], ula_3bits, 1
instance = comp, \multinstance|Mult0|mult_core|decoder_node[1][2]\, multinstance|Mult0|mult_core|decoder_node[1][2], ula_3bits, 1
instance = comp, \multinstance|Mult0|mult_core|decoder_node[0][2]\, multinstance|Mult0|mult_core|decoder_node[0][2], ula_3bits, 1
instance = comp, \multinstance|Mult0|mult_core|decoder_node[2][0]\, multinstance|Mult0|mult_core|decoder_node[2][0], ula_3bits, 1
instance = comp, \Mod2|auto_generated|divider|divider|StageOut[37]~32\, Mod2|auto_generated|divider|divider|StageOut[37]~32, ula_3bits, 1
instance = comp, \Div2|auto_generated|divider|divider|StageOut[38]~30\, Div2|auto_generated|divider|divider|StageOut[38]~30, ula_3bits, 1
instance = comp, \Div2|auto_generated|divider|divider|StageOut[37]~31\, Div2|auto_generated|divider|divider|StageOut[37]~31, ula_3bits, 1
instance = comp, \KEY[3]~I\, KEY[3], ula_3bits, 1
instance = comp, \pc[0]~0\, pc[0]~0, ula_3bits, 1
instance = comp, \pc[0]\, pc[0], ula_3bits, 1
instance = comp, \LEDG[0]~0\, LEDG[0]~0, ula_3bits, 1
instance = comp, \LEDG[0]~reg0\, LEDG[0]~reg0, ula_3bits, 1
instance = comp, \pc[1]~feeder\, pc[1]~feeder, ula_3bits, 1
instance = comp, \pc[1]\, pc[1], ula_3bits, 1
instance = comp, \Add0~0\, Add0~0, ula_3bits, 1
instance = comp, \LEDG[1]~reg0\, LEDG[1]~reg0, ula_3bits, 1
instance = comp, \SW[3]~I\, SW[3], ula_3bits, 1
instance = comp, \SW[0]~I\, SW[0], ula_3bits, 1
instance = comp, \multinstance|Mult0|mult_core|decoder_node[0][0]\, multinstance|Mult0|mult_core|decoder_node[0][0], ula_3bits, 1
instance = comp, \prominstance|addr_reg[1]\, prominstance|addr_reg[1], ula_3bits, 1
instance = comp, \prominstance|addr_reg[0]\, prominstance|addr_reg[0], ula_3bits, 1
instance = comp, \op_xorinstance|out[0]\, op_xorinstance|out[0], ula_3bits, 1
instance = comp, \Mux12~0\, Mux12~0, ula_3bits, 1
instance = comp, \KEY[2]~I\, KEY[2], ula_3bits, 1
instance = comp, \data[0]\, data[0], ula_3bits, 1
instance = comp, \draminstance|dram~0\, draminstance|dram~0, ula_3bits, 1
instance = comp, \data[4]\, data[4], ula_3bits, 1
instance = comp, \draminstance|dram~3\, draminstance|dram~3, ula_3bits, 1
instance = comp, \data[6]\, data[6], ula_3bits, 1
instance = comp, \draminstance|dram~5\, draminstance|dram~5, ula_3bits, 1
instance = comp, \SW[2]~I\, SW[2], ula_3bits, 1
instance = comp, \data[2]\, data[2], ula_3bits, 1
instance = comp, \draminstance|dram~2\, draminstance|dram~2, ula_3bits, 1
instance = comp, \SW[4]~I\, SW[4], ula_3bits, 1
instance = comp, \data[5]\, data[5], ula_3bits, 1
instance = comp, \draminstance|dram~4\, draminstance|dram~4, ula_3bits, 1
instance = comp, \subtratorinstance|Add0~0\, subtratorinstance|Add0~0, ula_3bits, 1
instance = comp, \subtratorinstance|Add0~1\, subtratorinstance|Add0~1, ula_3bits, 1
instance = comp, \SW[1]~I\, SW[1], ula_3bits, 1
instance = comp, \data[1]\, data[1], ula_3bits, 1
instance = comp, \draminstance|dram~1\, draminstance|dram~1, ula_3bits, 1
instance = comp, \subtratorinstance|Add1~0\, subtratorinstance|Add1~0, ula_3bits, 1
instance = comp, \subtratorinstance|out[2]~0\, subtratorinstance|out[2]~0, ula_3bits, 1
instance = comp, \subtratorinstance|Add0~2\, subtratorinstance|Add0~2, ula_3bits, 1
instance = comp, \subtratorinstance|out[1]~1\, subtratorinstance|out[1]~1, ula_3bits, 1
instance = comp, \Mod1|auto_generated|divider|divider|add_sub_3_result_int[1]~3\, Mod1|auto_generated|divider|divider|add_sub_3_result_int[1]~3, ula_3bits, 1
instance = comp, \Mod1|auto_generated|divider|divider|add_sub_3_result_int[2]~4\, Mod1|auto_generated|divider|divider|add_sub_3_result_int[2]~4, ula_3bits, 1
instance = comp, \Mod1|auto_generated|divider|divider|add_sub_3_result_int[3]~6\, Mod1|auto_generated|divider|divider|add_sub_3_result_int[3]~6, ula_3bits, 1
instance = comp, \Mod1|auto_generated|divider|divider|add_sub_3_result_int[4]~8\, Mod1|auto_generated|divider|divider|add_sub_3_result_int[4]~8, ula_3bits, 1
instance = comp, \Mod1|auto_generated|divider|divider|StageOut[12]~0\, Mod1|auto_generated|divider|divider|StageOut[12]~0, ula_3bits, 1
instance = comp, \somadorinstance|Add0~0\, somadorinstance|Add0~0, ula_3bits, 1
instance = comp, \somadorinstance|Add0~1\, somadorinstance|Add0~1, ula_3bits, 1
instance = comp, \somadorinstance|Add0~2\, somadorinstance|Add0~2, ula_3bits, 1
instance = comp, \somadorinstance|Add0~3\, somadorinstance|Add0~3, ula_3bits, 1
instance = comp, \Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~2\, Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~2, ula_3bits, 1
instance = comp, \Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~4\, Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~4, ula_3bits, 1
instance = comp, \Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~6\, Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~6, ula_3bits, 1
instance = comp, \Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~8\, Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~8, ula_3bits, 1
instance = comp, \Mod0|auto_generated|divider|divider|add_sub_3_result_int[0]~0\, Mod0|auto_generated|divider|divider|add_sub_3_result_int[0]~0, ula_3bits, 1
instance = comp, \Mod0|auto_generated|divider|divider|StageOut[12]~0\, Mod0|auto_generated|divider|divider|StageOut[12]~0, ula_3bits, 1
instance = comp, \Mux12~1\, Mux12~1, ula_3bits, 1
instance = comp, \Mux12~2\, Mux12~2, ula_3bits, 1
instance = comp, \Mux12~3\, Mux12~3, ula_3bits, 1
instance = comp, \multinstance|Mult0|mult_core|decoder_node[1][1]\, multinstance|Mult0|mult_core|decoder_node[1][1], ula_3bits, 1
instance = comp, \Mux11~0\, Mux11~0, ula_3bits, 1
instance = comp, \Mux11~2\, Mux11~2, ula_3bits, 1
instance = comp, \Mux11~3\, Mux11~3, ula_3bits, 1
instance = comp, \Mux11~4\, Mux11~4, ula_3bits, 1
instance = comp, \SW[5]~I\, SW[5], ula_3bits, 1
instance = comp, \multinstance|Mult0|mult_core|decoder_node[2][2]\, multinstance|Mult0|mult_core|decoder_node[2][2], ula_3bits, 1
instance = comp, \multinstance|Mult0|mult_core|decoder_node[1][0]\, multinstance|Mult0|mult_core|decoder_node[1][0], ula_3bits, 1
instance = comp, \multinstance|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~0\, multinstance|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~0, ula_3bits, 1
instance = comp, \multinstance|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~2\, multinstance|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~2, ula_3bits, 1
instance = comp, \multinstance|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~6\, multinstance|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~6, ula_3bits, 1
instance = comp, \multinstance|Mult0|mult_core|decoder_node[2][1]\, multinstance|Mult0|mult_core|decoder_node[2][1], ula_3bits, 1
instance = comp, \multinstance|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~0\, multinstance|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~0, ula_3bits, 1
instance = comp, \multinstance|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~2\, multinstance|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~2, ula_3bits, 1
instance = comp, \multinstance|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~4\, multinstance|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~4, ula_3bits, 1
instance = comp, \Mod2|auto_generated|divider|divider|add_sub_6_result_int[2]~2\, Mod2|auto_generated|divider|divider|add_sub_6_result_int[2]~2, ula_3bits, 1
instance = comp, \Mod2|auto_generated|divider|divider|add_sub_6_result_int[4]~7\, Mod2|auto_generated|divider|divider|add_sub_6_result_int[4]~7, ula_3bits, 1
instance = comp, \Mod2|auto_generated|divider|divider|add_sub_6_result_int[5]~8\, Mod2|auto_generated|divider|divider|add_sub_6_result_int[5]~8, ula_3bits, 1
instance = comp, \Mod2|auto_generated|divider|divider|StageOut[30]~22\, Mod2|auto_generated|divider|divider|StageOut[30]~22, ula_3bits, 1
instance = comp, \Mod2|auto_generated|divider|divider|add_sub_7_result_int[1]~0\, Mod2|auto_generated|divider|divider|add_sub_7_result_int[1]~0, ula_3bits, 1
instance = comp, \multinstance|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~6\, multinstance|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~6, ula_3bits, 1
instance = comp, \Mod2|auto_generated|divider|divider|StageOut[33]~16\, Mod2|auto_generated|divider|divider|StageOut[33]~16, ula_3bits, 1
instance = comp, \Mod2|auto_generated|divider|divider|StageOut[32]~18\, Mod2|auto_generated|divider|divider|StageOut[32]~18, ula_3bits, 1
instance = comp, \Mod2|auto_generated|divider|divider|StageOut[31]~20\, Mod2|auto_generated|divider|divider|StageOut[31]~20, ula_3bits, 1
instance = comp, \Mod2|auto_generated|divider|divider|add_sub_7_result_int[2]~2\, Mod2|auto_generated|divider|divider|add_sub_7_result_int[2]~2, ula_3bits, 1
instance = comp, \Mod2|auto_generated|divider|divider|add_sub_7_result_int[4]~7\, Mod2|auto_generated|divider|divider|add_sub_7_result_int[4]~7, ula_3bits, 1
instance = comp, \Mod2|auto_generated|divider|divider|add_sub_7_result_int[5]~8\, Mod2|auto_generated|divider|divider|add_sub_7_result_int[5]~8, ula_3bits, 1
instance = comp, \Mod2|auto_generated|divider|divider|StageOut[36]~27\, Mod2|auto_generated|divider|divider|StageOut[36]~27, ula_3bits, 1
instance = comp, \Mod2|auto_generated|divider|divider|StageOut[36]~26\, Mod2|auto_generated|divider|divider|StageOut[36]~26, ula_3bits, 1
instance = comp, \Mod2|auto_generated|divider|divider|StageOut[35]~28\, Mod2|auto_generated|divider|divider|StageOut[35]~28, ula_3bits, 1
instance = comp, \Mod2|auto_generated|divider|divider|add_sub_8_result_int[2]~2\, Mod2|auto_generated|divider|divider|add_sub_8_result_int[2]~2, ula_3bits, 1
instance = comp, \Mod2|auto_generated|divider|divider|StageOut[42]~30\, Mod2|auto_generated|divider|divider|StageOut[42]~30, ula_3bits, 1
instance = comp, \Mod0|auto_generated|divider|divider|StageOut[14]~1\, Mod0|auto_generated|divider|divider|StageOut[14]~1, ula_3bits, 1
instance = comp, \Mod1|auto_generated|divider|divider|StageOut[14]~1\, Mod1|auto_generated|divider|divider|StageOut[14]~1, ula_3bits, 1
instance = comp, \Mux10~0\, Mux10~0, ula_3bits, 1
instance = comp, \Mux10~1\, Mux10~1, ula_3bits, 1
instance = comp, \Mux10~2\, Mux10~2, ula_3bits, 1
instance = comp, \Mod2|auto_generated|divider|divider|StageOut[37]~25\, Mod2|auto_generated|divider|divider|StageOut[37]~25, ula_3bits, 1
instance = comp, \Mod2|auto_generated|divider|divider|StageOut[38]~31\, Mod2|auto_generated|divider|divider|StageOut[38]~31, ula_3bits, 1
instance = comp, \Mod2|auto_generated|divider|divider|add_sub_8_result_int[3]~4\, Mod2|auto_generated|divider|divider|add_sub_8_result_int[3]~4, ula_3bits, 1
instance = comp, \Mod2|auto_generated|divider|divider|add_sub_8_result_int[4]~7\, Mod2|auto_generated|divider|divider|add_sub_8_result_int[4]~7, ula_3bits, 1
instance = comp, \Mod2|auto_generated|divider|divider|add_sub_8_result_int[5]~8\, Mod2|auto_generated|divider|divider|add_sub_8_result_int[5]~8, ula_3bits, 1
instance = comp, \Mux9~3\, Mux9~3, ula_3bits, 1
instance = comp, \Mux9~4\, Mux9~4, ula_3bits, 1
instance = comp, \Mux9~2\, Mux9~2, ula_3bits, 1
instance = comp, \Mux9~5\, Mux9~5, ula_3bits, 1
instance = comp, \subtratorinstance|Add1~1\, subtratorinstance|Add1~1, ula_3bits, 1
instance = comp, \Div1|auto_generated|divider|divider|add_sub_3_result_int[1]~1\, Div1|auto_generated|divider|divider|add_sub_3_result_int[1]~1, ula_3bits, 1
instance = comp, \Div1|auto_generated|divider|divider|add_sub_3_result_int[2]~3\, Div1|auto_generated|divider|divider|add_sub_3_result_int[2]~3, ula_3bits, 1
instance = comp, \Div1|auto_generated|divider|divider|add_sub_3_result_int[3]~5\, Div1|auto_generated|divider|divider|add_sub_3_result_int[3]~5, ula_3bits, 1
instance = comp, \Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~6\, Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~6, ula_3bits, 1
instance = comp, \Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~1\, Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~1, ula_3bits, 1
instance = comp, \Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~3\, Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~3, ula_3bits, 1
instance = comp, \Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~5\, Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~5, ula_3bits, 1
instance = comp, \Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6\, Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6, ula_3bits, 1
instance = comp, \Mux8~0\, Mux8~0, ula_3bits, 1
instance = comp, \Mux8~1\, Mux8~1, ula_3bits, 1
instance = comp, \Div2|auto_generated|divider|divider|add_sub_6_result_int[2]~2\, Div2|auto_generated|divider|divider|add_sub_6_result_int[2]~2, ula_3bits, 1
instance = comp, \Div2|auto_generated|divider|divider|add_sub_6_result_int[3]~4\, Div2|auto_generated|divider|divider|add_sub_6_result_int[3]~4, ula_3bits, 1
instance = comp, \Div2|auto_generated|divider|divider|add_sub_6_result_int[4]~7\, Div2|auto_generated|divider|divider|add_sub_6_result_int[4]~7, ula_3bits, 1
instance = comp, \Div2|auto_generated|divider|divider|add_sub_6_result_int[5]~8\, Div2|auto_generated|divider|divider|add_sub_6_result_int[5]~8, ula_3bits, 1
instance = comp, \Div2|auto_generated|divider|divider|StageOut[33]~17\, Div2|auto_generated|divider|divider|StageOut[33]~17, ula_3bits, 1
instance = comp, \Div2|auto_generated|divider|divider|StageOut[32]~19\, Div2|auto_generated|divider|divider|StageOut[32]~19, ula_3bits, 1
instance = comp, \Div2|auto_generated|divider|divider|StageOut[31]~20\, Div2|auto_generated|divider|divider|StageOut[31]~20, ula_3bits, 1
instance = comp, \Div2|auto_generated|divider|divider|StageOut[30]~22\, Div2|auto_generated|divider|divider|StageOut[30]~22, ula_3bits, 1
instance = comp, \Div2|auto_generated|divider|divider|add_sub_7_result_int[4]~7\, Div2|auto_generated|divider|divider|add_sub_7_result_int[4]~7, ula_3bits, 1
instance = comp, \Div2|auto_generated|divider|divider|add_sub_7_result_int[5]~8\, Div2|auto_generated|divider|divider|add_sub_7_result_int[5]~8, ula_3bits, 1
instance = comp, \Mux7~0\, Mux7~0, ula_3bits, 1
instance = comp, \Mux6~0\, Mux6~0, ula_3bits, 1
instance = comp, \Mux5~0\, Mux5~0, ula_3bits, 1
instance = comp, \clk~I\, clk, ula_3bits, 1
instance = comp, \clk~clkctrl\, clk~clkctrl, ula_3bits, 1
instance = comp, \seg7instance|WideOr6~0\, seg7instance|WideOr6~0, ula_3bits, 1
instance = comp, \seg7instance|hex_out0[0]\, seg7instance|hex_out0[0], ula_3bits, 1
instance = comp, \seg7instance|WideOr5~0\, seg7instance|WideOr5~0, ula_3bits, 1
instance = comp, \seg7instance|hex_out0[1]\, seg7instance|hex_out0[1], ula_3bits, 1
instance = comp, \seg7instance|WideOr4~0\, seg7instance|WideOr4~0, ula_3bits, 1
instance = comp, \seg7instance|hex_out0[2]\, seg7instance|hex_out0[2], ula_3bits, 1
instance = comp, \seg7instance|WideOr3~0\, seg7instance|WideOr3~0, ula_3bits, 1
instance = comp, \seg7instance|hex_out0[3]\, seg7instance|hex_out0[3], ula_3bits, 1
instance = comp, \seg7instance|WideOr2~0\, seg7instance|WideOr2~0, ula_3bits, 1
instance = comp, \seg7instance|hex_out0[4]\, seg7instance|hex_out0[4], ula_3bits, 1
instance = comp, \seg7instance|WideOr1~0\, seg7instance|WideOr1~0, ula_3bits, 1
instance = comp, \seg7instance|hex_out0[5]\, seg7instance|hex_out0[5], ula_3bits, 1
instance = comp, \seg7instance|WideOr0~0\, seg7instance|WideOr0~0, ula_3bits, 1
instance = comp, \seg7instance|hex_out0[6]\, seg7instance|hex_out0[6], ula_3bits, 1
instance = comp, \seg7instance|WideOr13~0\, seg7instance|WideOr13~0, ula_3bits, 1
instance = comp, \seg7instance|hex_out1[0]\, seg7instance|hex_out1[0], ula_3bits, 1
instance = comp, \seg7instance|WideOr12~0\, seg7instance|WideOr12~0, ula_3bits, 1
instance = comp, \seg7instance|hex_out1[1]\, seg7instance|hex_out1[1], ula_3bits, 1
instance = comp, \seg7instance|WideOr11~0\, seg7instance|WideOr11~0, ula_3bits, 1
instance = comp, \seg7instance|hex_out1[2]\, seg7instance|hex_out1[2], ula_3bits, 1
instance = comp, \seg7instance|WideOr10~0\, seg7instance|WideOr10~0, ula_3bits, 1
instance = comp, \seg7instance|hex_out1[3]\, seg7instance|hex_out1[3], ula_3bits, 1
instance = comp, \seg7instance|WideOr9~0\, seg7instance|WideOr9~0, ula_3bits, 1
instance = comp, \seg7instance|hex_out1[4]\, seg7instance|hex_out1[4], ula_3bits, 1
instance = comp, \seg7instance|WideOr8~0\, seg7instance|WideOr8~0, ula_3bits, 1
instance = comp, \seg7instance|hex_out1[5]\, seg7instance|hex_out1[5], ula_3bits, 1
instance = comp, \seg7instance|WideOr7~0\, seg7instance|WideOr7~0, ula_3bits, 1
instance = comp, \seg7instance|hex_out1[6]\, seg7instance|hex_out1[6], ula_3bits, 1
instance = comp, \seg7instance|WideOr20~0\, seg7instance|WideOr20~0, ula_3bits, 1
instance = comp, \seg7instance|hex_out2[0]\, seg7instance|hex_out2[0], ula_3bits, 1
instance = comp, \seg7instance|WideOr19~0\, seg7instance|WideOr19~0, ula_3bits, 1
instance = comp, \seg7instance|hex_out2[1]\, seg7instance|hex_out2[1], ula_3bits, 1
instance = comp, \seg7instance|Decoder2~0\, seg7instance|Decoder2~0, ula_3bits, 1
instance = comp, \seg7instance|hex_out2[2]\, seg7instance|hex_out2[2], ula_3bits, 1
instance = comp, \seg7instance|WideOr17~0\, seg7instance|WideOr17~0, ula_3bits, 1
instance = comp, \seg7instance|hex_out2[3]\, seg7instance|hex_out2[3], ula_3bits, 1
instance = comp, \seg7instance|WideOr16~0\, seg7instance|WideOr16~0, ula_3bits, 1
instance = comp, \seg7instance|hex_out2[4]\, seg7instance|hex_out2[4], ula_3bits, 1
instance = comp, \seg7instance|WideOr15~0\, seg7instance|WideOr15~0, ula_3bits, 1
instance = comp, \seg7instance|hex_out2[5]\, seg7instance|hex_out2[5], ula_3bits, 1
instance = comp, \seg7instance|WideOr14~0\, seg7instance|WideOr14~0, ula_3bits, 1
instance = comp, \seg7instance|hex_out2[6]\, seg7instance|hex_out2[6], ula_3bits, 1
instance = comp, \seg7instance|WideOr27~0\, seg7instance|WideOr27~0, ula_3bits, 1
instance = comp, \seg7instance|hex_out3[0]\, seg7instance|hex_out3[0], ula_3bits, 1
instance = comp, \seg7instance|WideOr26~0\, seg7instance|WideOr26~0, ula_3bits, 1
instance = comp, \seg7instance|hex_out3[1]\, seg7instance|hex_out3[1], ula_3bits, 1
instance = comp, \seg7instance|Decoder3~0\, seg7instance|Decoder3~0, ula_3bits, 1
instance = comp, \seg7instance|hex_out3[2]\, seg7instance|hex_out3[2], ula_3bits, 1
instance = comp, \seg7instance|WideOr24~0\, seg7instance|WideOr24~0, ula_3bits, 1
instance = comp, \seg7instance|hex_out3[3]\, seg7instance|hex_out3[3], ula_3bits, 1
instance = comp, \seg7instance|WideOr23~0\, seg7instance|WideOr23~0, ula_3bits, 1
instance = comp, \seg7instance|hex_out3[4]\, seg7instance|hex_out3[4], ula_3bits, 1
instance = comp, \seg7instance|WideOr22~0\, seg7instance|WideOr22~0, ula_3bits, 1
instance = comp, \seg7instance|hex_out3[5]\, seg7instance|hex_out3[5], ula_3bits, 1
instance = comp, \seg7instance|WideOr21~0\, seg7instance|WideOr21~0, ula_3bits, 1
instance = comp, \seg7instance|hex_out3[6]\, seg7instance|hex_out3[6], ula_3bits, 1
instance = comp, \rst~I\, rst, ula_3bits, 1
instance = comp, \KEY[0]~I\, KEY[0], ula_3bits, 1
instance = comp, \KEY[1]~I\, KEY[1], ula_3bits, 1
instance = comp, \LEDG[0]~I\, LEDG[0], ula_3bits, 1
instance = comp, \LEDG[1]~I\, LEDG[1], ula_3bits, 1
instance = comp, \LEDG[2]~I\, LEDG[2], ula_3bits, 1
instance = comp, \disp0[0]~I\, disp0[0], ula_3bits, 1
instance = comp, \disp0[1]~I\, disp0[1], ula_3bits, 1
instance = comp, \disp0[2]~I\, disp0[2], ula_3bits, 1
instance = comp, \disp0[3]~I\, disp0[3], ula_3bits, 1
instance = comp, \disp0[4]~I\, disp0[4], ula_3bits, 1
instance = comp, \disp0[5]~I\, disp0[5], ula_3bits, 1
instance = comp, \disp0[6]~I\, disp0[6], ula_3bits, 1
instance = comp, \disp0[7]~I\, disp0[7], ula_3bits, 1
instance = comp, \disp0[8]~I\, disp0[8], ula_3bits, 1
instance = comp, \disp1[0]~I\, disp1[0], ula_3bits, 1
instance = comp, \disp1[1]~I\, disp1[1], ula_3bits, 1
instance = comp, \disp1[2]~I\, disp1[2], ula_3bits, 1
instance = comp, \disp1[3]~I\, disp1[3], ula_3bits, 1
instance = comp, \disp1[4]~I\, disp1[4], ula_3bits, 1
instance = comp, \disp1[5]~I\, disp1[5], ula_3bits, 1
instance = comp, \disp1[6]~I\, disp1[6], ula_3bits, 1
instance = comp, \disp1[7]~I\, disp1[7], ula_3bits, 1
instance = comp, \disp1[8]~I\, disp1[8], ula_3bits, 1
instance = comp, \disp2[0]~I\, disp2[0], ula_3bits, 1
instance = comp, \disp2[1]~I\, disp2[1], ula_3bits, 1
instance = comp, \disp2[2]~I\, disp2[2], ula_3bits, 1
instance = comp, \disp2[3]~I\, disp2[3], ula_3bits, 1
instance = comp, \disp3[0]~I\, disp3[0], ula_3bits, 1
instance = comp, \disp3[1]~I\, disp3[1], ula_3bits, 1
instance = comp, \disp3[2]~I\, disp3[2], ula_3bits, 1
instance = comp, \disp3[3]~I\, disp3[3], ula_3bits, 1
instance = comp, \HEX0[0]~I\, HEX0[0], ula_3bits, 1
instance = comp, \HEX0[1]~I\, HEX0[1], ula_3bits, 1
instance = comp, \HEX0[2]~I\, HEX0[2], ula_3bits, 1
instance = comp, \HEX0[3]~I\, HEX0[3], ula_3bits, 1
instance = comp, \HEX0[4]~I\, HEX0[4], ula_3bits, 1
instance = comp, \HEX0[5]~I\, HEX0[5], ula_3bits, 1
instance = comp, \HEX0[6]~I\, HEX0[6], ula_3bits, 1
instance = comp, \HEX0[7]~I\, HEX0[7], ula_3bits, 1
instance = comp, \HEX1[0]~I\, HEX1[0], ula_3bits, 1
instance = comp, \HEX1[1]~I\, HEX1[1], ula_3bits, 1
instance = comp, \HEX1[2]~I\, HEX1[2], ula_3bits, 1
instance = comp, \HEX1[3]~I\, HEX1[3], ula_3bits, 1
instance = comp, \HEX1[4]~I\, HEX1[4], ula_3bits, 1
instance = comp, \HEX1[5]~I\, HEX1[5], ula_3bits, 1
instance = comp, \HEX1[6]~I\, HEX1[6], ula_3bits, 1
instance = comp, \HEX1[7]~I\, HEX1[7], ula_3bits, 1
instance = comp, \HEX2[0]~I\, HEX2[0], ula_3bits, 1
instance = comp, \HEX2[1]~I\, HEX2[1], ula_3bits, 1
instance = comp, \HEX2[2]~I\, HEX2[2], ula_3bits, 1
instance = comp, \HEX2[3]~I\, HEX2[3], ula_3bits, 1
instance = comp, \HEX2[4]~I\, HEX2[4], ula_3bits, 1
instance = comp, \HEX2[5]~I\, HEX2[5], ula_3bits, 1
instance = comp, \HEX2[6]~I\, HEX2[6], ula_3bits, 1
instance = comp, \HEX2[7]~I\, HEX2[7], ula_3bits, 1
instance = comp, \HEX3[0]~I\, HEX3[0], ula_3bits, 1
instance = comp, \HEX3[1]~I\, HEX3[1], ula_3bits, 1
instance = comp, \HEX3[2]~I\, HEX3[2], ula_3bits, 1
instance = comp, \HEX3[3]~I\, HEX3[3], ula_3bits, 1
instance = comp, \HEX3[4]~I\, HEX3[4], ula_3bits, 1
instance = comp, \HEX3[5]~I\, HEX3[5], ula_3bits, 1
instance = comp, \HEX3[6]~I\, HEX3[6], ula_3bits, 1
instance = comp, \HEX3[7]~I\, HEX3[7], ula_3bits, 1
