<!-- Architecture annotation for OpenFPGA framework
     This annotation supports the k6_N10_40nm.xml
     - General purpose logic block
       - K = 6, N = 10, I = 40
       - Single mode
     - Routing architecture
       - L = 4, fc_in = 0.15, fc_out = 0.1
  -->
<openfpga_architecture>
  <technology_library>
    <device_library>
      <device_model name="logic" type="transistor">
        <lib type="industry" corner="TOP_TT" ref="M" path="${OPENFPGA_PATH}/openfpga_flow/tech/PTM_45nm/45nm.pm"/>
        <design vdd="0.9" pn_ratio="2"/>
        <pmos name="pch" chan_length="40e-9" min_width="140e-9" variation="logic_transistor_var"/>
        <nmos name="nch" chan_length="40e-9" min_width="140e-9" variation="logic_transistor_var"/>
      </device_model>
      <device_model name="io" type="transistor">
        <lib type="academia" ref="M" path="${OPENFPGA_PATH}/openfpga_flow/tech/PTM_45nm/45nm.pm"/>
        <design vdd="2.5" pn_ratio="3"/>
        <pmos name="pch_25" chan_length="270e-9" min_width="320e-9" variation="io_transistor_var"/>
        <nmos name="nch_25" chan_length="270e-9" min_width="320e-9" variation="io_transistor_var"/>
      </device_model>
    </device_library>
    <variation_library>
      <variation name="logic_transistor_var" abs_deviation="0.1" num_sigma="3"/>
      <variation name="io_transistor_var" abs_deviation="0.1" num_sigma="3"/>
    </variation_library>
  </technology_library>
  <circuit_library>
    <circuit_model type="inv_buf" name="INV_X1N_A9PP84TR_C14" prefix="INV_X1N_A9PP84TR_C14" is_default="true" verilog_netlist="/research/ece/lnis/USERS/DARPA_ERI/GF14nm_chip_2019/std_cell/Verilog/std_cell_extract_timing_BA.v">

      <design_technology type="cmos" topology="inverter" size="1"/>
      <port type="input" prefix="in" lib_name="A" size="1"/>
      <port type="output" prefix="out" lib_name="Y" size="1"/>
      <delay_matrix type="rise" in_port="in" out_port="out">
        10e-12
      </delay_matrix>
      <delay_matrix type="fall" in_port="in" out_port="out">
        10e-12
      </delay_matrix>
    </circuit_model>
    <circuit_model type="inv_buf" name="BUF_X4N_A9PP84TR_C14" prefix="BUF_X4N_A9PP84TR_C14" verilog_netlist="/research/ece/lnis/USERS/DARPA_ERI/GF14nm_chip_2019/std_cell/Verilog/std_cell_extract_timing_BA.v">
      <design_technology type="cmos" topology="buffer" size="1" num_level="2" f_per_stage="4"/>
      <port type="input" prefix="in" lib_name="A" size="1"/>
      <port type="output" prefix="out" lib_name="Y" size="1"/>
      <delay_matrix type="rise" in_port="in" out_port="out">
        10e-12
      </delay_matrix>
      <delay_matrix type="fall" in_port="in" out_port="out">
        10e-12
      </delay_matrix>
    </circuit_model>
    <circuit_model type="inv_buf" name="INV_X4N_A9PP84TR_C14" prefix="INV_X4N_A9PP84TR_C14" verilog_netlist="${OPENFPGA_PATH}/openfpga_flow/tasks/FPGA22_task/sc_verilog/std_cell_extract.v">
      <design_technology type="cmos" topology="buffer" size="1" num_level="3" f_per_stage="4"/>
      <port type="input" prefix="in" lib_name="A" size="1"/>
      <port type="output" prefix="out" lib_name="Y" size="1"/>
      <delay_matrix type="rise" in_port="in" out_port="out">
        10e-12
      </delay_matrix>
      <delay_matrix type="fall" in_port="in" out_port="out">
        10e-12
      </delay_matrix>
    </circuit_model>
    <circuit_model type="inv_buf" name="INV_X2N_A9PP84TR_C14" prefix="INV_X2N_A9PP84TR_C14" verilog_netlist="${OPENFPGA_PATH}/openfpga_flow/tasks/FPGA22_task/sc_verilog/std_cell_extract.v">
      <design_technology type="cmos" topology="buffer" size="1" num_level="3" f_per_stage="4"/>
      <port type="input" prefix="in" lib_name="A" size="1"/>
      <port type="output" prefix="out" lib_name="Y" size="1"/>
      <delay_matrix type="rise" in_port="in" out_port="out">
        10e-12
      </delay_matrix>
      <delay_matrix type="fall" in_port="in" out_port="out">
        10e-12
      </delay_matrix>
    </circuit_model>
    <circuit_model type="inv_buf" name="BUF_X2N_A9PP84TR_C14" prefix="BUF_X2N_A9PP84TR_C14" verilog_netlist="${OPENFPGA_PATH}/openfpga_flow/tasks/FPGA22_task/sc_verilog/std_cell_extract.v">
      <design_technology type="cmos" topology="buffer" size="1" num_level="2" f_per_stage="2"/>
      <port type="input" prefix="in" lib_name="A" size="1"/>
      <port type="output" prefix="out" lib_name="Y" size="1"/>
      <delay_matrix type="rise" in_port="in" out_port="out">
        10e-12
      </delay_matrix>
      <delay_matrix type="fall" in_port="in" out_port="out">
        10e-12
      </delay_matrix>
    </circuit_model>
    <circuit_model type="inv_buf" name="BUF_X1N_A9PP84TR_C14" prefix="BUF_X1N_A9PP84TR_C14" verilog_netlist="${OPENFPGA_PATH}/openfpga_flow/tasks/FPGA22_task/sc_verilog/std_cell_extract.v">
      <design_technology type="cmos" topology="buffer" size="1"/>
      <port type="input" prefix="in" lib_name="A" size="1"/>
      <port type="output" prefix="out" lib_name="Y" size="1"/>
      <delay_matrix type="rise" in_port="in" out_port="out">
        10e-12
      </delay_matrix>
      <delay_matrix type="fall" in_port="in" out_port="out">
        10e-12
      </delay_matrix>
    </circuit_model>
    <circuit_model type="gate" name="MX2_X1N_A9PP84TR_C14" prefix="MX2_X1N_A9PP84TR_C14" is_default="true" verilog_netlist="${OPENFPGA_PATH}/openfpga_flow/tasks/FPGA22_task/sc_verilog/std_cell_extract.v">
      <design_technology type="cmos" topology="MUX2"/>
      <input_buffer exist="false"/>
      <output_buffer exist="false"/>
      <port type="input" prefix="a" lib_name="B" size="1"/>
      <port type="input" prefix="b" lib_name="A" size="1"/>
      <port type="input" prefix="s" lib_name="S0" size="1"/>
      <port type="output" prefix="out" lib_name="Y" size="1"/>
    </circuit_model>
    <circuit_model type="gate" name="OR2_X1N_A9PP84TR_C14" prefix="OR2_X1N_A9PP84TR_C14" is_default="true" verilog_netlist="${OPENFPGA_PATH}/openfpga_flow/tasks/FPGA22_task/sc_verilog/std_cell_extract.v">
      <design_technology type="cmos" topology="OR"/>
      <input_buffer exist="false"/>
      <output_buffer exist="false"/>
      <port type="input" prefix="a" lib_name="A" size="1"/>
      <port type="input" prefix="b" lib_name="B" size="1"/>
      <port type="output" prefix="out" lib_name="Y" size="1"/>
      <delay_matrix type="rise" in_port="a b" out_port="out">
        10e-12 10e-12
      </delay_matrix>
      <delay_matrix type="fall" in_port="a b" out_port="out">
        10e-12 10e-12
      </delay_matrix>
    </circuit_model>
    <circuit_model type="chan_wire" name="chan_segment" prefix="track_seg" is_default="true">
      <design_technology type="cmos"/>
      <input_buffer exist="false"/>
      <output_buffer exist="false"/>
      <port type="input" prefix="in" size="1"/>
      <port type="output" prefix="out" size="1"/>
      <wire_param model_type="pi" R="101" C="22.5e-15" num_level="1"/>
      <!-- model_type could be T, res_val and cap_val DON'T CARE -->
    </circuit_model>
    <circuit_model type="wire" name="direct_interc" prefix="direct_interc" is_default="true">
      <design_technology type="cmos"/>
      <input_buffer exist="false"/>
      <output_buffer exist="false"/>
      <port type="input" prefix="in" size="1"/>
      <port type="output" prefix="out" size="1"/>
      <wire_param model_type="pi" R="0" C="0" num_level="1"/>
      <!-- model_type could be T, res_val cap_val should be defined -->
    </circuit_model>
    <circuit_model type="mux" name="mux_tree_like" prefix="mux_tree_like" dump_structural_verilog="true" is_default="true">
      <design_technology type="cmos" structure="tree" add_const_input="true" const_input_val="1"/>
      <input_buffer exist="true" circuit_model_name="INV_X1N_A9PP84TR_C14"/>
      <output_buffer exist="true" circuit_model_name="INV_X1N_A9PP84TR_C14"/>
      <pass_gate_logic circuit_model_name="MX2_X1N_A9PP84TR_C14"/>
      <port type="input" prefix="in" size="1"/>
      <port type="output" prefix="out" size="1"/>
      <port type="sram" prefix="sram" size="1"/>
    </circuit_model>
    <circuit_model type="mux" name="mux_tree_like_tapbuf" prefix="mux_tree_like_tapbuf" dump_structural_verilog="true">
      <design_technology type="cmos" structure="tree" add_const_input="true" const_input_val="1"/>
      <input_buffer exist="true" circuit_model_name="INV_X1N_A9PP84TR_C14"/>
      <output_buffer exist="true" circuit_model_name="INV_X4N_A9PP84TR_C14"/>
      <pass_gate_logic circuit_model_name="MX2_X1N_A9PP84TR_C14"/>
      <port type="input" prefix="in" size="1"/>
      <port type="output" prefix="out" size="1"/>
      <port type="sram" prefix="sram" size="1"/>
    </circuit_model>
    <!--DFF subckt ports should be defined as <D> <Q> <CLK> <RESET> <SET>  -->
    <circuit_model type="ff" name="SDFFRPQ_X1N_A9PP84TR_C14" prefix="dff" spice_netlist="${OPENFPGA_PATH}/openfpga_flow/tasks/FPGA22_task/sc_spice/ff.sp" verilog_netlist="${OPENFPGA_PATH}/openfpga_flow/tasks/FPGA22_task/sc_verilog/std_cell_extract.v">
      <design_technology type="cmos"/>
      <input_buffer exist="true" circuit_model_name="INV_X1N_A9PP84TR_C14"/>
      <output_buffer exist="true" circuit_model_name="INV_X1N_A9PP84TR_C14"/>
      <port type="input" prefix="D" lib_name="D" size="1"/>
      <port type="input" prefix="D_chain" lib_name="SI" size="1"/>
      <port type="input" prefix="Reset" lib_name="R" size="1" is_global="true" default_val="0" is_reset="true"/>
      <port type="input" prefix="Test_en" lib_name="SE" size="1" is_global="true" default_val="0"/>
      <port type="output" prefix="Q" lib_name="Q" size="1"/>
      <port type="clock" prefix="clk" lib_name="CK" size="1" is_global="true" default_val="0" />
    </circuit_model>
    <circuit_model type="lut" name="frac_lut6" prefix="frac_lut6" dump_structural_verilog="true">
      <design_technology type="cmos" fracturable_lut="true"/>
      <input_buffer exist="true" circuit_model_name="INV_X1N_A9PP84TR_C14"/>
      <output_buffer exist="true" circuit_model_name="INV_X1N_A9PP84TR_C14"/>
      <lut_input_inverter exist="true" circuit_model_name="INV_X2N_A9PP84TR_C14"/>
      <lut_input_buffer exist="true" circuit_model_name="BUF_X1N_A9PP84TR_C14"/>
      <lut_intermediate_buffer exist="true" circuit_model_name="BUF_X1N_A9PP84TR_C14" location_map="-1-1-"/>
      <pass_gate_logic circuit_model_name="MX2_X1N_A9PP84TR_C14"/>
      <port type="input" prefix="in" size="6" tri_state_map="----11" circuit_model_name="OR2_X1N_A9PP84TR_C14"/>
      <port type="output" prefix="lut4_out" size="4" lut_frac_level="4" lut_output_mask="0,1,2,3"/>
      <port type="output" prefix="lut5_out" size="2" lut_frac_level="5" lut_output_mask="0,1"/>
      <port type="output" prefix="lut6_out" size="1" lut_output_mask="0"/>
      <port type="sram" prefix="sram" size="64"/>
      <port type="sram" prefix="mode" size="2" mode_select="true" circuit_model_name="CCFFX1" default_val="1"/>
    </circuit_model>
    <!--Scan-chain DFF subckt ports should be defined as <D> <Q> <Qb> <CLK> <RESET> <SET>  -->
    <circuit_model type="ccff" name="CCFFX1" prefix="ccff" spice_netlist="${OPENFPGA_PATH}/openfpga_flow/tasks/FPGA22_task/sc_spice/ff.sp" verilog_netlist="${OPENFPGA_PATH}/openfpga_flow/tasks/FPGA22_task/sc_verilog/std_cell_extract.v">
      <design_technology type="cmos"/>
      <input_buffer exist="true" circuit_model_name="INV_X1N_A9PP84TR_C14"/>
      <output_buffer exist="true" circuit_model_name="INV_X1N_A9PP84TR_C14"/>
      <port type="input" prefix="pReset" lib_name="R" size="1" is_global="true" default_val="0" is_reset="true" is_prog="true"/>
      <port type="input" prefix="D" lib_name="D" size="1"/>
      <port type="output" prefix="Q" lib_name="Q" size="1"/>
      <port type="output" prefix="Qb" lib_name="QB" size="1"/>
      <port type="clock" prefix="prog_clk" lib_name="CK" size="1" is_global="true" default_val="0" is_prog="true"/>
    </circuit_model>
    <circuit_model type="iopad" name="GPIO" prefix="GPIO" spice_netlist="${OPENFPGA_PATH}/openfpga_flow/tasks/FPGA22_task/sc_spice/io.sp" verilog_netlist="${OPENFPGA_PATH}/openfpga_flow/tasks/FPGA22_task/sc_verilog/std_cell_extract.v">
      <design_technology type="cmos"/>
      <input_buffer exist="true" circuit_model_name="INV_X1N_A9PP84TR_C14"/>
      <output_buffer exist="true" circuit_model_name="INV_X1N_A9PP84TR_C14"/>
      <!-- RTO and SNSsignals are not a part of FPGA core now -->
      <port type="inout" prefix="Y" lib_name="Y" size="1" is_global="true" is_io="true" />
      <port type="output" prefix="A" lib_name="A" size="1" is_global="true" is_io="true" />
      <port type="output" prefix="IE" lib_name="IE" size="1" is_global="true" is_io="true" />
      <port type="output" prefix="OE" lib_name="OE" size="1" is_global="true" is_io="true" />
      <port type="sram" prefix="en" lib_name="mem_out" size="1" mode_select="true" circuit_model_name="CCFFX1" default_val="1"/>
      <port type="input" prefix="outpad" lib_name="in" size="1"/>
      <port type="output" prefix="inpad" lib_name="out" size="1"/>
    </circuit_model>
    <circuit_model type="hard_logic" name="ADDF_X1N_A9PP84TR_C14" prefix="ADDF_X1N_A9PP84TR_C14" spice_netlist="${OPENFPGA_PATH}/openfpga_flow/tasks/FPGA22_task/sc_spice/adder.sp" verilog_netlist="${OPENFPGA_PATH}/openfpga_flow/tasks/FPGA22_task/sc_verilog/std_cell_extract.v">
      <design_technology type="cmos"/>
      <input_buffer exist="true" circuit_model_name="INV_X1N_A9PP84TR_C14"/>
      <output_buffer exist="true" circuit_model_name="INV_X1N_A9PP84TR_C14"/>
      <port type="input" prefix="a" lib_name="A" size="1"/>
      <port type="input" prefix="b" lib_name="B" size="1"/>
      <port type="input" prefix="cin" lib_name="CI" size="1"/>
      <port type="output" prefix="sumout" lib_name="S" size="1"/>
      <port type="output" prefix="cout" lib_name="CO" size="1"/>
    </circuit_model>
  </circuit_library>
  <configuration_protocol>
    <organization type="scan_chain" circuit_model_name="CCFFX1"/>
  </configuration_protocol>
  <connection_block>
    <switch name="ipin_cblock" circuit_model_name="mux_tree_like_tapbuf"/>
  </connection_block>
  <switch_block>
    <switch name="0" circuit_model_name="mux_tree_like_tapbuf"/>
  </switch_block>
  <routing_segment>
    <segment name="L4" circuit_model_name="chan_segment"/>
  </routing_segment>
  <direct_connection>
    <direct name="adder_carry" circuit_model_name="direct_interc"/>
    <direct name="scff_chain" circuit_model_name="direct_interc" type="column" x_dir="positive" y_dir="positive"/>
  </direct_connection>
  <pb_type_annotations>
    <!-- physical pb_type binding in complex block IO -->
    <pb_type name="io" physical_mode_name="physical" idle_mode_name="inpad"/>
    <pb_type name="io[physical].iopad" circuit_model_name="GPIO" mode_bits="1"/>
    <pb_type name="io[inpad].inpad" physical_pb_type_name="io[physical].iopad" mode_bits="1"/>
    <pb_type name="io[outpad].outpad" physical_pb_type_name="io[physical].iopad" mode_bits="0"/>
    <!-- End physical pb_type binding in complex block IO -->

    <!-- physical pb_type binding in complex block CLB -->
    <!-- physical mode will be the default mode if not specified -->
    <pb_type name="clb.fle" physical_mode_name="physical"/>
    <pb_type name="clb.fle[physical].frac_logic.frac_lut6" circuit_model_name="frac_lut6" mode_bits="11"/>
    <pb_type name="clb.fle[physical].ff_phy" circuit_model_name="SDFFRPQ_X1N_A9PP84TR_C14"/>
    <pb_type name="clb.fle[physical].frac_logic.adder_phy" circuit_model_name="ADDF_X1N_A9PP84TR_C14"/>
    <!-- Binding operating pb_type to physical pb_type -->
    <!-- Binding operating pb_types in mode 'n2_lut5' -->
    <pb_type name="clb.fle[n2_lut5].lut5inter.ble5[blut5].flut5.lut5" physical_pb_type_name="clb.fle[physical].frac_logic.frac_lut6" mode_bits="01" physical_pb_type_index_factor="0.5">
      <!-- Binding the lut5 to the first 5 inputs of fracturable lut6 -->
      <port name="in" physical_mode_port="in[0:4]"/>
      <port name="out" physical_mode_port="lut5_out[0:0]" physical_mode_pin_rotate_offset="1"/>
    </pb_type>
    <pb_type name="clb.fle[n2_lut5].lut5inter.ble5[blut5].flut5.ff" physical_pb_type_name="clb.fle[physical].ff_phy"/>
    <!-- Binding operating pb_types in mode 'arithmetic' -->
    <pb_type name="clb.fle[n2_lut5].lut5inter.ble5[arithmetic].arithmetic.lut4" physical_pb_type_name="clb.fle[physical].frac_logic.frac_lut6" mode_bits="11" physical_pb_type_index_factor="0.25">
      <!-- Binding the lut4 to the first 4 inputs of fracturable lut6 -->
      <port name="in" physical_mode_port="in[0:3]"/>
      <port name="out" physical_mode_port="lut4_out[0:0]" physical_mode_pin_rotate_offset="1"/>
    </pb_type>
    <pb_type name="clb.fle[n2_lut5].lut5inter.ble5[arithmetic].arithmetic.adder" physical_pb_type_name="clb.fle[physical].frac_logic.adder_phy"/>
    <pb_type name="clb.fle[n2_lut5].lut5inter.ble5[arithmetic].arithmetic.ff" physical_pb_type_name="clb.fle[physical].ff_phy"/>
    <!-- Binding operating pb_types in mode 'ble6' -->
    <pb_type name="clb.fle[n1_lut6].ble6.lut6" physical_pb_type_name="clb.fle[physical].frac_logic.frac_lut6" mode_bits="00">
      <!-- Binding the lut6 to the first 6 inputs of fracturable lut6 -->
      <port name="in" physical_mode_port="in[0:5]"/>
      <port name="out" physical_mode_port="lut6_out"/>
    </pb_type>
    <pb_type name="clb.fle[n1_lut6].ble6.ff" physical_pb_type_name="clb.fle[physical].ff_phy" physical_pb_type_index_factor="2" physical_pb_type_index_offset="1"/>
    <!-- Binding operating pb_types in mode 'shift_register' -->
    <pb_type name="clb.fle[shift_register].ble_shift.ff" physical_pb_type_name="clb.fle[physical].ff_phy"/>
    <!-- End physical pb_type binding in complex block CLB -->
  </pb_type_annotations>
</openfpga_architecture>
<openfpga_simulation_setting>
  <clock_setting>
    <!--operating frequency="auto" num_cycles="auto" slack="0.2"/-->
    <operating frequency="200e6" num_cycles="auto" slack="0.2"/>
    <programming frequency="10e6"/>
  </clock_setting>
  <simulator_option>
    <operating_condition temperature="25"/>
    <output_log verbose="false" captab="false"/>
    <accuracy type="abs" value="1e-13"/>
    <runtime fast_simulation="true"/>
  </simulator_option>
  <monte_carlo num_simulation_points="2"/>
  <measurement_setting>
    <slew>
      <rise upper_thres_pct="0.95" lower_thres_pct="0.05"/>
      <fall upper_thres_pct="0.05" lower_thres_pct="0.95"/>
    </slew>
    <delay>
      <rise input_thres_pct="0.5" output_thres_pct="0.5"/>
      <fall input_thres_pct="0.5" output_thres_pct="0.5"/>
    </delay>
  </measurement_setting>
  <stimulus>
    <clock>
      <rise slew_type="abs" slew_time="20e-12" />
      <fall slew_type="abs" slew_time="20e-12" />
    </clock>
    <input>
      <rise slew_type="abs" slew_time="25e-12" />
      <fall slew_type="abs" slew_time="25e-12" />
    </input>
  </stimulus>
</openfpga_simulation_setting>
