# Generated by Yosys 0.14+36 (git sha1 4cd3e3b51, gcc 8.2.0 -fPIC -Os)

.model b04
.inputs RESTART AVERAGE ENABLE RESET CLOCK DATA_IN[0] DATA_IN[1] DATA_IN[2] DATA_IN[3] DATA_IN[4] DATA_IN[5] DATA_IN[6] DATA_IN[7]
.outputs DATA_OUT[0] DATA_OUT[1] DATA_OUT[2] DATA_OUT[3] DATA_OUT[4] DATA_OUT[5] DATA_OUT[6] DATA_OUT[7]
.names $false
.names $true
1
.names $undef
.names REG3[2] stato[1] $abc$2868$auto$simplemap.cc:309:simplemap_bmux$622[2]
11 1
.names stato[0] stato[1] $abc$2868$auto$simplemap.cc:309:simplemap_bmux$472[0]
00 1
.names REG3[1] stato[1] $abc$2868$auto$simplemap.cc:309:simplemap_bmux$622[1]
11 1
.names REG4[0] DATA_IN[0] REG4[1] DATA_IN[1] $abc$5116$new_n128_
0000 1
0001 1
0010 1
0100 1
0101 1
0110 1
1000 1
1001 1
1010 1
1100 1
.names AVERAGE REG4[2] DATA_IN[2] $abc$5116$new_n128_ REG4[1] $abc$5116$new_n129_
00010 1
00011 1
00100 1
00101 1
01000 1
01001 1
01110 1
01111 1
10000 1
10010 1
10100 1
10110 1
11000 1
11010 1
11100 1
11110 1
.names RMIN[2] RMAX[2] RMIN[1] RMAX[1] RMIN[0] RMAX[0] $abc$5116$new_n130_
000000 1
000001 1
000010 1
000011 1
000100 1
000101 1
000110 1
001000 1
001001 1
001010 1
010111 1
011011 1
011100 1
011101 1
011110 1
011111 1
100111 1
101011 1
101100 1
101101 1
101110 1
101111 1
110000 1
110001 1
110010 1
110011 1
110100 1
110101 1
110110 1
111000 1
111001 1
111010 1
.names stato[1] RESTART ENABLE $abc$5116$new_n130_ $abc$5116$new_n129_ RLAST[1] $abc$2868$auto$simplemap.cc:309:simplemap_bmux$676[1]
100001 1
100011 1
100101 1
100111 1
101000 1
101001 1
101100 1
101101 1
110000 1
110001 1
110010 1
110011 1
111000 1
111001 1
111010 1
111011 1
.names stato[1] ENABLE DATA_IN[4] RLAST[4] $abc$2868$auto$simplemap.cc:309:simplemap_bmux$648[4]
1001 1
1011 1
1110 1
1111 1
.names stato[1] ENABLE RESTART RLAST[6] REG4[6] AVERAGE $abc$2868$auto$simplemap.cc:309:simplemap_bmux$676[6]
100100 1
100101 1
100110 1
100111 1
110011 1
110111 1
.names stato[1] ENABLE RESTART RLAST[7] REG4[7] AVERAGE $abc$2868$auto$simplemap.cc:309:simplemap_bmux$676[8]
100100 1
100101 1
100110 1
100111 1
110011 1
110111 1
.names RMIN[0] RMIN[1] RMIN[2] DATA_IN[0] DATA_IN[2] DATA_IN[1] $abc$5116$new_n135_
000000 1
000001 1
000010 1
000011 1
000100 1
000101 1
000110 1
000111 1
001010 1
001011 1
001110 1
001111 1
010001 1
010010 1
010011 1
010101 1
010110 1
010111 1
011011 1
011111 1
100001 1
100010 1
100011 1
100100 1
100101 1
100110 1
100111 1
101011 1
101110 1
101111 1
110010 1
110011 1
110101 1
110110 1
110111 1
111111 1
.names RMIN[3] RMIN[4] DATA_IN[3] DATA_IN[4] $abc$5116$new_n135_ $abc$5116$new_n136_
00000 1
01000 1
01001 1
01010 1
01100 1
01101 1
10000 1
10001 1
10100 1
11000 1
11001 1
11010 1
11011 1
11100 1
11101 1
11110 1
.names RMIN[5] RMIN[6] DATA_IN[5] DATA_IN[6] $abc$5116$new_n136_ $abc$5116$new_n137_
00001 1
01000 1
01001 1
01011 1
01100 1
01101 1
10000 1
10001 1
10101 1
11000 1
11001 1
11010 1
11011 1
11100 1
11101 1
11111 1
.names DATA_IN[0] RMAX[0] RMAX[1] RMAX[2] DATA_IN[2] DATA_IN[1] $abc$5116$new_n138_
000000 1
000100 1
000101 1
000110 1
001000 1
001001 1
001100 1
001101 1
001110 1
001111 1
010000 1
010100 1
010101 1
010110 1
011000 1
011001 1
011100 1
011101 1
011110 1
011111 1
100100 1
100101 1
101000 1
101100 1
101101 1
101110 1
110000 1
110100 1
110101 1
110110 1
111000 1
111001 1
111100 1
111101 1
111110 1
111111 1
.names DATA_IN[3] RMAX[3] RMAX[4] DATA_IN[4] $abc$5116$new_n138_ $abc$5116$new_n139_
00000 1
00010 1
00011 1
00110 1
01010 1
01011 1
10000 1
10001 1
10010 1
10011 1
10110 1
10111 1
11000 1
11010 1
11011 1
11110 1
.names DATA_IN[5] RMAX[5] RMAX[6] DATA_IN[6] $abc$5116$new_n139_ $abc$5116$new_n140_
00001 1
00010 1
00011 1
00111 1
01010 1
01011 1
10000 1
10001 1
10010 1
10011 1
10110 1
10111 1
11001 1
11010 1
11011 1
11111 1
.names DATA_IN[7] $abc$5116$new_n137_ $abc$5116$new_n140_ RMAX[7] RMIN[7] $abc$5116$new_n141_
00000 1
00001 1
00010 1
00011 1
00100 1
00101 1
00110 1
00111 1
01001 1
01010 1
01011 1
01100 1
01101 1
01110 1
01111 1
10001 1
10011 1
10101 1
10110 1
10111 1
11110 1
11111 1
.names stato[0] stato[1] $abc$5116$new_n141_ $abc$2868$auto$opt_dff.cc:219:make_patterns_logic$2264
010 1
100 1
101 1
110 1
111 1
.names REG2[7] stato[1] $abc$2868$auto$simplemap.cc:309:simplemap_bmux$596[7]
11 1
.names REG2[6] stato[1] $abc$2868$auto$simplemap.cc:309:simplemap_bmux$596[6]
11 1
.names REG3[0] stato[1] $abc$2868$auto$simplemap.cc:309:simplemap_bmux$622[0]
11 1
.names REG3[5] stato[1] $abc$2868$auto$simplemap.cc:309:simplemap_bmux$622[5]
11 1
.names REG3[6] stato[1] $abc$2868$auto$simplemap.cc:309:simplemap_bmux$622[6]
11 1
.names REG3[7] stato[1] $abc$2868$auto$simplemap.cc:309:simplemap_bmux$622[7]
11 1
.names stato[1] ENABLE DATA_IN[0] RLAST[0] $abc$2868$auto$simplemap.cc:309:simplemap_bmux$648[0]
1001 1
1011 1
1110 1
1111 1
.names stato[1] ENABLE RLAST[1] DATA_IN[1] $abc$2868$auto$simplemap.cc:309:simplemap_bmux$648[1]
1010 1
1011 1
1101 1
1111 1
.names ENABLE REG4[0] REG4[1] DATA_IN[1] DATA_IN[0] AVERAGE $abc$5116$new_n151_
100100 1
100110 1
101000 1
101010 1
110001 1
110010 1
110011 1
110100 1
110101 1
110111 1
111000 1
111001 1
111011 1
111101 1
111110 1
111111 1
.names RMIN[1] RMAX[1] RMIN[0] RMAX[0] $abc$5116$new_n152_
0000 1
0001 1
0010 1
0111 1
1011 1
1100 1
1101 1
1110 1
.names stato[1] RESTART $abc$5116$new_n151_ $abc$5116$new_n152_ RLAST[0] ENABLE $abc$2868$auto$simplemap.cc:309:simplemap_bmux$676[0]
100010 1
100110 1
101000 1
101001 1
101010 1
101011 1
101100 1
101101 1
101110 1
101111 1
110000 1
110001 1
110010 1
110011 1
111000 1
111001 1
111010 1
111011 1
.names stato[1] ENABLE DATA_IN[2] RLAST[2] $abc$2868$auto$simplemap.cc:309:simplemap_bmux$648[2]
1001 1
1011 1
1110 1
1111 1
.names REG2[5] stato[1] $abc$2868$auto$simplemap.cc:309:simplemap_bmux$596[5]
11 1
.names REG2[4] stato[1] $abc$2868$auto$simplemap.cc:309:simplemap_bmux$596[4]
11 1
.names stato[1] ENABLE DATA_IN[3] RLAST[3] $abc$2868$auto$simplemap.cc:309:simplemap_bmux$648[3]
1001 1
1011 1
1110 1
1111 1
.names stato[1] ENABLE DATA_IN[5] RLAST[5] $abc$2868$auto$simplemap.cc:309:simplemap_bmux$648[5]
1001 1
1011 1
1110 1
1111 1
.names stato[1] ENABLE DATA_IN[6] RLAST[6] $abc$2868$auto$simplemap.cc:309:simplemap_bmux$648[6]
1001 1
1011 1
1110 1
1111 1
.names REG4[2] DATA_IN[2] $abc$5116$new_n128_ $abc$5116$new_n160_
010 1
100 1
110 1
111 1
.names REG4[4] DATA_IN[4] REG4[3] $abc$5116$new_n160_ DATA_IN[3] AVERAGE $abc$5116$new_n161_
000000 1
000001 1
000010 1
000011 1
000100 1
000101 1
000111 1
001000 1
010001 1
010011 1
010101 1
010110 1
010111 1
011010 1
011100 1
011110 1
100001 1
100011 1
100101 1
100110 1
100111 1
101010 1
101100 1
101110 1
110000 1
110001 1
110010 1
110011 1
110100 1
110101 1
110111 1
111000 1
.names RMIN[0] RMAX[0] RMIN[2] RMIN[1] RMAX[1] RMAX[2] $abc$5116$new_n162_
000000 1
000001 1
000010 1
000011 1
000100 1
000101 1
000110 1
001000 1
001010 1
001100 1
010000 1
010001 1
010010 1
010011 1
010100 1
010101 1
010110 1
011000 1
011010 1
011100 1
100000 1
100001 1
100010 1
100011 1
100100 1
100101 1
100110 1
101000 1
101010 1
101100 1
110000 1
110001 1
110010 1
110100 1
110110 1
111000 1
.names RMAX[4] RMIN[4] RMAX[3] RMIN[3] $abc$5116$new_n162_ $abc$5116$new_n163_
00000 1
00001 1
00011 1
00101 1
01010 1
01100 1
01110 1
01111 1
10010 1
10100 1
10110 1
10111 1
11000 1
11001 1
11011 1
11101 1
.names stato[1] RESTART ENABLE $abc$5116$new_n163_ $abc$5116$new_n161_ RLAST[3] $abc$2868$auto$simplemap.cc:309:simplemap_bmux$676[3]
100001 1
100011 1
100101 1
100111 1
101000 1
101001 1
101100 1
101101 1
110000 1
110001 1
110010 1
110011 1
111000 1
111001 1
111010 1
111011 1
.names REG4[3] DATA_IN[3] REG4[2] $abc$5116$new_n128_ DATA_IN[2] AVERAGE $abc$5116$new_n165_
000010 1
001000 1
001001 1
001010 1
001011 1
001101 1
001110 1
001111 1
010000 1
010100 1
010110 1
011001 1
011011 1
011100 1
011101 1
011111 1
100000 1
100100 1
100110 1
101001 1
101011 1
101100 1
101101 1
101111 1
110010 1
111000 1
111001 1
111010 1
111011 1
111101 1
111110 1
111111 1
.names RMAX[3] RMIN[3] $abc$5116$new_n162_ $abc$5116$new_n166_
000 1
011 1
101 1
110 1
.names stato[1] RESTART ENABLE $abc$5116$new_n166_ $abc$5116$new_n165_ RLAST[2] $abc$2868$auto$simplemap.cc:309:simplemap_bmux$676[2]
100001 1
100011 1
100101 1
100111 1
101010 1
101011 1
101110 1
101111 1
110100 1
110101 1
110110 1
110111 1
111100 1
111101 1
111110 1
111111 1
.names REG2[2] stato[1] $abc$2868$auto$simplemap.cc:309:simplemap_bmux$596[2]
11 1
.names REG1[6] stato[1] $abc$2868$auto$simplemap.cc:309:simplemap_bmux$570[6]
11 1
.names REG1[0] stato[1] $abc$2868$auto$simplemap.cc:309:simplemap_bmux$570[0]
11 1
.names REG4[3] DATA_IN[3] REG4[4] DATA_IN[4] $abc$5116$new_n160_ $abc$5116$new_n171_
00110 1
00111 1
01011 1
01101 1
01110 1
01111 1
10011 1
10101 1
10110 1
10111 1
11010 1
11011 1
11100 1
11101 1
11110 1
11111 1
.names DATA_IN[6] REG4[6] REG4[5] $abc$5116$new_n171_ DATA_IN[5] AVERAGE $abc$5116$new_n172_
000000 1
000001 1
000010 1
000011 1
000100 1
000101 1
000111 1
001000 1
010001 1
010011 1
010101 1
010110 1
010111 1
011010 1
011100 1
011110 1
100001 1
100011 1
100101 1
100110 1
100111 1
101010 1
101100 1
101110 1
110000 1
110001 1
110010 1
110011 1
110100 1
110101 1
110111 1
111000 1
.names RMAX[3] RMIN[3] RMAX[4] RMIN[4] $abc$5116$new_n162_ $abc$5116$new_n173_
00110 1
00111 1
01010 1
01100 1
01110 1
01111 1
10010 1
10100 1
10110 1
10111 1
11010 1
11011 1
11100 1
11101 1
11110 1
11111 1
.names RMIN[6] RMAX[6] RMIN[5] RMAX[5] $abc$5116$new_n173_ $abc$5116$new_n174_
00011 1
00101 1
00110 1
00111 1
01000 1
01001 1
01010 1
01100 1
10000 1
10001 1
10010 1
10100 1
11011 1
11101 1
11110 1
11111 1
.names stato[1] RESTART ENABLE $abc$5116$new_n174_ $abc$5116$new_n172_ RLAST[5] $abc$2868$auto$simplemap.cc:309:simplemap_bmux$676[5]
100001 1
100011 1
100101 1
100111 1
101000 1
101001 1
101100 1
101101 1
110100 1
110101 1
110110 1
110111 1
111100 1
111101 1
111110 1
111111 1
.names AVERAGE REG4[5] DATA_IN[5] $abc$5116$new_n171_ REG4[4] $abc$5116$new_n176_
00000 1
00001 1
00110 1
00111 1
01010 1
01011 1
01100 1
01101 1
10000 1
10010 1
10100 1
10110 1
11000 1
11010 1
11100 1
11110 1
.names RMIN[5] RMAX[5] $abc$5116$new_n173_ $abc$5116$new_n177_
000 1
011 1
101 1
110 1
.names stato[1] RESTART ENABLE $abc$5116$new_n177_ $abc$5116$new_n176_ RLAST[4] $abc$2868$auto$simplemap.cc:309:simplemap_bmux$676[4]
100001 1
100011 1
100101 1
100111 1
101000 1
101001 1
101100 1
101101 1
110000 1
110001 1
110010 1
110011 1
111000 1
111001 1
111010 1
111011 1
.names REG2[3] stato[1] $abc$2868$auto$simplemap.cc:309:simplemap_bmux$596[3]
11 1
.names stato[1] ENABLE DATA_IN[7] RLAST[7] $abc$2868$auto$simplemap.cc:309:simplemap_bmux$648[7]
1001 1
1011 1
1110 1
1111 1
.names DATA_IN[7] stato[1] $abc$2868$auto$simplemap.cc:309:simplemap_bmux$544[7]
11 1
.names DATA_IN[2] stato[1] $abc$2868$auto$simplemap.cc:309:simplemap_bmux$544[2]
11 1
.names stato[1] RMAX[7] DATA_IN[7] $abc$5116$new_n140_ stato[0] $abc$2868$auto$opt_dff.cc:219:make_patterns_logic$2586
00001 1
00011 1
00101 1
00111 1
01001 1
01011 1
01101 1
01111 1
10001 1
10010 1
10011 1
10101 1
10111 1
11000 1
11001 1
11010 1
11011 1
11101 1
11110 1
11111 1
.names REG3[4] stato[1] $abc$2868$auto$simplemap.cc:309:simplemap_bmux$622[4]
11 1
.names REG3[3] stato[1] $abc$2868$auto$simplemap.cc:309:simplemap_bmux$622[3]
11 1
.names REG1[7] stato[1] $abc$2868$auto$simplemap.cc:309:simplemap_bmux$570[7]
11 1
.names REG2[0] stato[1] $abc$2868$auto$simplemap.cc:309:simplemap_bmux$596[0]
11 1
.names REG1[5] stato[1] $abc$2868$auto$simplemap.cc:309:simplemap_bmux$570[5]
11 1
.names REG1[2] stato[1] $abc$2868$auto$simplemap.cc:309:simplemap_bmux$570[2]
11 1
.names REG1[4] stato[1] $abc$2868$auto$simplemap.cc:309:simplemap_bmux$570[4]
11 1
.names REG1[3] stato[1] $abc$2868$auto$simplemap.cc:309:simplemap_bmux$570[3]
11 1
.names REG2[1] stato[1] $abc$2868$auto$simplemap.cc:309:simplemap_bmux$596[1]
11 1
.names REG1[1] stato[1] $abc$2868$auto$simplemap.cc:309:simplemap_bmux$570[1]
11 1
.names DATA_IN[6] stato[1] $abc$2868$auto$simplemap.cc:309:simplemap_bmux$544[6]
11 1
.names DATA_IN[1] stato[1] $abc$2868$auto$simplemap.cc:309:simplemap_bmux$544[1]
11 1
.names DATA_IN[0] stato[1] $abc$2868$auto$simplemap.cc:309:simplemap_bmux$544[0]
11 1
.names DATA_IN[5] stato[1] $abc$2868$auto$simplemap.cc:309:simplemap_bmux$544[5]
11 1
.names DATA_IN[4] stato[1] $abc$2868$auto$simplemap.cc:309:simplemap_bmux$544[4]
11 1
.names DATA_IN[3] stato[1] $abc$2868$auto$simplemap.cc:309:simplemap_bmux$544[3]
11 1
.names RESET $abc$5116$techmap$techmap3689$auto$ff.cc:262:slice$686.$logic_not$/home/users/eda_tools/opensource/yosys_verifc/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:19$3022_Y
0 1
.names $abc$2868$auto$simplemap.cc:309:simplemap_bmux$472[0] $abc$2868$auto$opt_dff.cc:194:make_patterns_logic$1749
0 1
.subckt dffsre C=CLOCK D=$abc$2868$auto$simplemap.cc:309:simplemap_bmux$676[8] E=$abc$2868$auto$opt_dff.cc:194:make_patterns_logic$1749 Q=DATA_OUT[7] R=$abc$5116$techmap$techmap3689$auto$ff.cc:262:slice$686.$logic_not$/home/users/eda_tools/opensource/yosys_verifc/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:19$3022_Y S=$true
.subckt dffsre C=CLOCK D=$abc$2868$auto$simplemap.cc:309:simplemap_bmux$676[6] E=$abc$2868$auto$opt_dff.cc:194:make_patterns_logic$1749 Q=DATA_OUT[6] R=$abc$5116$techmap$techmap3689$auto$ff.cc:262:slice$686.$logic_not$/home/users/eda_tools/opensource/yosys_verifc/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:19$3022_Y S=$true
.subckt dffsre C=CLOCK D=$abc$2868$auto$simplemap.cc:309:simplemap_bmux$676[5] E=$abc$2868$auto$opt_dff.cc:194:make_patterns_logic$1749 Q=DATA_OUT[5] R=$abc$5116$techmap$techmap3689$auto$ff.cc:262:slice$686.$logic_not$/home/users/eda_tools/opensource/yosys_verifc/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:19$3022_Y S=$true
.subckt dffsre C=CLOCK D=$abc$2868$auto$simplemap.cc:309:simplemap_bmux$676[4] E=$abc$2868$auto$opt_dff.cc:194:make_patterns_logic$1749 Q=DATA_OUT[4] R=$abc$5116$techmap$techmap3689$auto$ff.cc:262:slice$686.$logic_not$/home/users/eda_tools/opensource/yosys_verifc/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:19$3022_Y S=$true
.subckt dffsre C=CLOCK D=$abc$2868$auto$simplemap.cc:309:simplemap_bmux$676[3] E=$abc$2868$auto$opt_dff.cc:194:make_patterns_logic$1749 Q=DATA_OUT[3] R=$abc$5116$techmap$techmap3689$auto$ff.cc:262:slice$686.$logic_not$/home/users/eda_tools/opensource/yosys_verifc/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:19$3022_Y S=$true
.subckt dffsre C=CLOCK D=$abc$2868$auto$simplemap.cc:309:simplemap_bmux$676[2] E=$abc$2868$auto$opt_dff.cc:194:make_patterns_logic$1749 Q=DATA_OUT[2] R=$abc$5116$techmap$techmap3689$auto$ff.cc:262:slice$686.$logic_not$/home/users/eda_tools/opensource/yosys_verifc/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:19$3022_Y S=$true
.subckt dffsre C=CLOCK D=$abc$2868$auto$simplemap.cc:309:simplemap_bmux$676[1] E=$abc$2868$auto$opt_dff.cc:194:make_patterns_logic$1749 Q=DATA_OUT[1] R=$abc$5116$techmap$techmap3689$auto$ff.cc:262:slice$686.$logic_not$/home/users/eda_tools/opensource/yosys_verifc/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:19$3022_Y S=$true
.subckt dffsre C=CLOCK D=$abc$2868$auto$simplemap.cc:309:simplemap_bmux$676[0] E=$abc$2868$auto$opt_dff.cc:194:make_patterns_logic$1749 Q=DATA_OUT[0] R=$abc$5116$techmap$techmap3689$auto$ff.cc:262:slice$686.$logic_not$/home/users/eda_tools/opensource/yosys_verifc/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:19$3022_Y S=$true
.subckt dffsre C=CLOCK D=$abc$2868$auto$simplemap.cc:309:simplemap_bmux$622[7] E=$abc$2868$auto$opt_dff.cc:194:make_patterns_logic$1749 Q=REG4[7] R=$abc$5116$techmap$techmap3689$auto$ff.cc:262:slice$686.$logic_not$/home/users/eda_tools/opensource/yosys_verifc/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:19$3022_Y S=$true
.subckt dffsre C=CLOCK D=$abc$2868$auto$simplemap.cc:309:simplemap_bmux$622[6] E=$abc$2868$auto$opt_dff.cc:194:make_patterns_logic$1749 Q=REG4[6] R=$abc$5116$techmap$techmap3689$auto$ff.cc:262:slice$686.$logic_not$/home/users/eda_tools/opensource/yosys_verifc/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:19$3022_Y S=$true
.subckt dffsre C=CLOCK D=$abc$2868$auto$simplemap.cc:309:simplemap_bmux$622[5] E=$abc$2868$auto$opt_dff.cc:194:make_patterns_logic$1749 Q=REG4[5] R=$abc$5116$techmap$techmap3689$auto$ff.cc:262:slice$686.$logic_not$/home/users/eda_tools/opensource/yosys_verifc/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:19$3022_Y S=$true
.subckt dffsre C=CLOCK D=$abc$2868$auto$simplemap.cc:309:simplemap_bmux$622[4] E=$abc$2868$auto$opt_dff.cc:194:make_patterns_logic$1749 Q=REG4[4] R=$abc$5116$techmap$techmap3689$auto$ff.cc:262:slice$686.$logic_not$/home/users/eda_tools/opensource/yosys_verifc/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:19$3022_Y S=$true
.subckt dffsre C=CLOCK D=$abc$2868$auto$simplemap.cc:309:simplemap_bmux$622[3] E=$abc$2868$auto$opt_dff.cc:194:make_patterns_logic$1749 Q=REG4[3] R=$abc$5116$techmap$techmap3689$auto$ff.cc:262:slice$686.$logic_not$/home/users/eda_tools/opensource/yosys_verifc/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:19$3022_Y S=$true
.subckt dffsre C=CLOCK D=$abc$2868$auto$simplemap.cc:309:simplemap_bmux$622[2] E=$abc$2868$auto$opt_dff.cc:194:make_patterns_logic$1749 Q=REG4[2] R=$abc$5116$techmap$techmap3689$auto$ff.cc:262:slice$686.$logic_not$/home/users/eda_tools/opensource/yosys_verifc/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:19$3022_Y S=$true
.subckt dffsre C=CLOCK D=$abc$2868$auto$simplemap.cc:309:simplemap_bmux$622[1] E=$abc$2868$auto$opt_dff.cc:194:make_patterns_logic$1749 Q=REG4[1] R=$abc$5116$techmap$techmap3689$auto$ff.cc:262:slice$686.$logic_not$/home/users/eda_tools/opensource/yosys_verifc/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:19$3022_Y S=$true
.subckt dffsre C=CLOCK D=$abc$2868$auto$simplemap.cc:309:simplemap_bmux$622[0] E=$abc$2868$auto$opt_dff.cc:194:make_patterns_logic$1749 Q=REG4[0] R=$abc$5116$techmap$techmap3689$auto$ff.cc:262:slice$686.$logic_not$/home/users/eda_tools/opensource/yosys_verifc/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:19$3022_Y S=$true
.subckt dffsre C=CLOCK D=$abc$2868$auto$simplemap.cc:309:simplemap_bmux$596[7] E=$abc$2868$auto$opt_dff.cc:194:make_patterns_logic$1749 Q=REG3[7] R=$abc$5116$techmap$techmap3689$auto$ff.cc:262:slice$686.$logic_not$/home/users/eda_tools/opensource/yosys_verifc/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:19$3022_Y S=$true
.subckt dffsre C=CLOCK D=$abc$2868$auto$simplemap.cc:309:simplemap_bmux$596[6] E=$abc$2868$auto$opt_dff.cc:194:make_patterns_logic$1749 Q=REG3[6] R=$abc$5116$techmap$techmap3689$auto$ff.cc:262:slice$686.$logic_not$/home/users/eda_tools/opensource/yosys_verifc/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:19$3022_Y S=$true
.subckt dffsre C=CLOCK D=$abc$2868$auto$simplemap.cc:309:simplemap_bmux$596[5] E=$abc$2868$auto$opt_dff.cc:194:make_patterns_logic$1749 Q=REG3[5] R=$abc$5116$techmap$techmap3689$auto$ff.cc:262:slice$686.$logic_not$/home/users/eda_tools/opensource/yosys_verifc/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:19$3022_Y S=$true
.subckt dffsre C=CLOCK D=$abc$2868$auto$simplemap.cc:309:simplemap_bmux$596[4] E=$abc$2868$auto$opt_dff.cc:194:make_patterns_logic$1749 Q=REG3[4] R=$abc$5116$techmap$techmap3689$auto$ff.cc:262:slice$686.$logic_not$/home/users/eda_tools/opensource/yosys_verifc/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:19$3022_Y S=$true
.subckt dffsre C=CLOCK D=$abc$2868$auto$simplemap.cc:309:simplemap_bmux$596[3] E=$abc$2868$auto$opt_dff.cc:194:make_patterns_logic$1749 Q=REG3[3] R=$abc$5116$techmap$techmap3689$auto$ff.cc:262:slice$686.$logic_not$/home/users/eda_tools/opensource/yosys_verifc/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:19$3022_Y S=$true
.subckt dffsre C=CLOCK D=$abc$2868$auto$simplemap.cc:309:simplemap_bmux$596[2] E=$abc$2868$auto$opt_dff.cc:194:make_patterns_logic$1749 Q=REG3[2] R=$abc$5116$techmap$techmap3689$auto$ff.cc:262:slice$686.$logic_not$/home/users/eda_tools/opensource/yosys_verifc/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:19$3022_Y S=$true
.subckt dffsre C=CLOCK D=$abc$2868$auto$simplemap.cc:309:simplemap_bmux$596[1] E=$abc$2868$auto$opt_dff.cc:194:make_patterns_logic$1749 Q=REG3[1] R=$abc$5116$techmap$techmap3689$auto$ff.cc:262:slice$686.$logic_not$/home/users/eda_tools/opensource/yosys_verifc/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:19$3022_Y S=$true
.subckt dffsre C=CLOCK D=$abc$2868$auto$simplemap.cc:309:simplemap_bmux$596[0] E=$abc$2868$auto$opt_dff.cc:194:make_patterns_logic$1749 Q=REG3[0] R=$abc$5116$techmap$techmap3689$auto$ff.cc:262:slice$686.$logic_not$/home/users/eda_tools/opensource/yosys_verifc/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:19$3022_Y S=$true
.subckt dffsre C=CLOCK D=$abc$2868$auto$simplemap.cc:309:simplemap_bmux$570[7] E=$abc$2868$auto$opt_dff.cc:194:make_patterns_logic$1749 Q=REG2[7] R=$abc$5116$techmap$techmap3689$auto$ff.cc:262:slice$686.$logic_not$/home/users/eda_tools/opensource/yosys_verifc/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:19$3022_Y S=$true
.subckt dffsre C=CLOCK D=$abc$2868$auto$simplemap.cc:309:simplemap_bmux$570[6] E=$abc$2868$auto$opt_dff.cc:194:make_patterns_logic$1749 Q=REG2[6] R=$abc$5116$techmap$techmap3689$auto$ff.cc:262:slice$686.$logic_not$/home/users/eda_tools/opensource/yosys_verifc/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:19$3022_Y S=$true
.subckt dffsre C=CLOCK D=$abc$2868$auto$simplemap.cc:309:simplemap_bmux$570[5] E=$abc$2868$auto$opt_dff.cc:194:make_patterns_logic$1749 Q=REG2[5] R=$abc$5116$techmap$techmap3689$auto$ff.cc:262:slice$686.$logic_not$/home/users/eda_tools/opensource/yosys_verifc/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:19$3022_Y S=$true
.subckt dffsre C=CLOCK D=$abc$2868$auto$simplemap.cc:309:simplemap_bmux$570[4] E=$abc$2868$auto$opt_dff.cc:194:make_patterns_logic$1749 Q=REG2[4] R=$abc$5116$techmap$techmap3689$auto$ff.cc:262:slice$686.$logic_not$/home/users/eda_tools/opensource/yosys_verifc/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:19$3022_Y S=$true
.subckt dffsre C=CLOCK D=$abc$2868$auto$simplemap.cc:309:simplemap_bmux$570[3] E=$abc$2868$auto$opt_dff.cc:194:make_patterns_logic$1749 Q=REG2[3] R=$abc$5116$techmap$techmap3689$auto$ff.cc:262:slice$686.$logic_not$/home/users/eda_tools/opensource/yosys_verifc/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:19$3022_Y S=$true
.subckt dffsre C=CLOCK D=$abc$2868$auto$simplemap.cc:309:simplemap_bmux$570[2] E=$abc$2868$auto$opt_dff.cc:194:make_patterns_logic$1749 Q=REG2[2] R=$abc$5116$techmap$techmap3689$auto$ff.cc:262:slice$686.$logic_not$/home/users/eda_tools/opensource/yosys_verifc/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:19$3022_Y S=$true
.subckt dffsre C=CLOCK D=$abc$2868$auto$simplemap.cc:309:simplemap_bmux$570[1] E=$abc$2868$auto$opt_dff.cc:194:make_patterns_logic$1749 Q=REG2[1] R=$abc$5116$techmap$techmap3689$auto$ff.cc:262:slice$686.$logic_not$/home/users/eda_tools/opensource/yosys_verifc/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:19$3022_Y S=$true
.subckt dffsre C=CLOCK D=$abc$2868$auto$simplemap.cc:309:simplemap_bmux$570[0] E=$abc$2868$auto$opt_dff.cc:194:make_patterns_logic$1749 Q=REG2[0] R=$abc$5116$techmap$techmap3689$auto$ff.cc:262:slice$686.$logic_not$/home/users/eda_tools/opensource/yosys_verifc/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:19$3022_Y S=$true
.subckt dffsre C=CLOCK D=$abc$2868$auto$simplemap.cc:309:simplemap_bmux$544[7] E=$abc$2868$auto$opt_dff.cc:194:make_patterns_logic$1749 Q=REG1[7] R=$abc$5116$techmap$techmap3689$auto$ff.cc:262:slice$686.$logic_not$/home/users/eda_tools/opensource/yosys_verifc/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:19$3022_Y S=$true
.subckt dffsre C=CLOCK D=$abc$2868$auto$simplemap.cc:309:simplemap_bmux$544[6] E=$abc$2868$auto$opt_dff.cc:194:make_patterns_logic$1749 Q=REG1[6] R=$abc$5116$techmap$techmap3689$auto$ff.cc:262:slice$686.$logic_not$/home/users/eda_tools/opensource/yosys_verifc/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:19$3022_Y S=$true
.subckt dffsre C=CLOCK D=$abc$2868$auto$simplemap.cc:309:simplemap_bmux$544[5] E=$abc$2868$auto$opt_dff.cc:194:make_patterns_logic$1749 Q=REG1[5] R=$abc$5116$techmap$techmap3689$auto$ff.cc:262:slice$686.$logic_not$/home/users/eda_tools/opensource/yosys_verifc/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:19$3022_Y S=$true
.subckt dffsre C=CLOCK D=$abc$2868$auto$simplemap.cc:309:simplemap_bmux$544[4] E=$abc$2868$auto$opt_dff.cc:194:make_patterns_logic$1749 Q=REG1[4] R=$abc$5116$techmap$techmap3689$auto$ff.cc:262:slice$686.$logic_not$/home/users/eda_tools/opensource/yosys_verifc/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:19$3022_Y S=$true
.subckt dffsre C=CLOCK D=$abc$2868$auto$simplemap.cc:309:simplemap_bmux$544[3] E=$abc$2868$auto$opt_dff.cc:194:make_patterns_logic$1749 Q=REG1[3] R=$abc$5116$techmap$techmap3689$auto$ff.cc:262:slice$686.$logic_not$/home/users/eda_tools/opensource/yosys_verifc/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:19$3022_Y S=$true
.subckt dffsre C=CLOCK D=$abc$2868$auto$simplemap.cc:309:simplemap_bmux$544[2] E=$abc$2868$auto$opt_dff.cc:194:make_patterns_logic$1749 Q=REG1[2] R=$abc$5116$techmap$techmap3689$auto$ff.cc:262:slice$686.$logic_not$/home/users/eda_tools/opensource/yosys_verifc/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:19$3022_Y S=$true
.subckt dffsre C=CLOCK D=$abc$2868$auto$simplemap.cc:309:simplemap_bmux$544[1] E=$abc$2868$auto$opt_dff.cc:194:make_patterns_logic$1749 Q=REG1[1] R=$abc$5116$techmap$techmap3689$auto$ff.cc:262:slice$686.$logic_not$/home/users/eda_tools/opensource/yosys_verifc/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:19$3022_Y S=$true
.subckt dffsre C=CLOCK D=$abc$2868$auto$simplemap.cc:309:simplemap_bmux$544[0] E=$abc$2868$auto$opt_dff.cc:194:make_patterns_logic$1749 Q=REG1[0] R=$abc$5116$techmap$techmap3689$auto$ff.cc:262:slice$686.$logic_not$/home/users/eda_tools/opensource/yosys_verifc/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:19$3022_Y S=$true
.subckt dffsre C=CLOCK D=$abc$2868$auto$simplemap.cc:309:simplemap_bmux$648[7] E=$abc$2868$auto$opt_dff.cc:194:make_patterns_logic$1749 Q=RLAST[7] R=$abc$5116$techmap$techmap3689$auto$ff.cc:262:slice$686.$logic_not$/home/users/eda_tools/opensource/yosys_verifc/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:19$3022_Y S=$true
.subckt dffsre C=CLOCK D=$abc$2868$auto$simplemap.cc:309:simplemap_bmux$648[6] E=$abc$2868$auto$opt_dff.cc:194:make_patterns_logic$1749 Q=RLAST[6] R=$abc$5116$techmap$techmap3689$auto$ff.cc:262:slice$686.$logic_not$/home/users/eda_tools/opensource/yosys_verifc/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:19$3022_Y S=$true
.subckt dffsre C=CLOCK D=$abc$2868$auto$simplemap.cc:309:simplemap_bmux$648[5] E=$abc$2868$auto$opt_dff.cc:194:make_patterns_logic$1749 Q=RLAST[5] R=$abc$5116$techmap$techmap3689$auto$ff.cc:262:slice$686.$logic_not$/home/users/eda_tools/opensource/yosys_verifc/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:19$3022_Y S=$true
.subckt dffsre C=CLOCK D=$abc$2868$auto$simplemap.cc:309:simplemap_bmux$648[4] E=$abc$2868$auto$opt_dff.cc:194:make_patterns_logic$1749 Q=RLAST[4] R=$abc$5116$techmap$techmap3689$auto$ff.cc:262:slice$686.$logic_not$/home/users/eda_tools/opensource/yosys_verifc/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:19$3022_Y S=$true
.subckt dffsre C=CLOCK D=$abc$2868$auto$simplemap.cc:309:simplemap_bmux$648[3] E=$abc$2868$auto$opt_dff.cc:194:make_patterns_logic$1749 Q=RLAST[3] R=$abc$5116$techmap$techmap3689$auto$ff.cc:262:slice$686.$logic_not$/home/users/eda_tools/opensource/yosys_verifc/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:19$3022_Y S=$true
.subckt dffsre C=CLOCK D=$abc$2868$auto$simplemap.cc:309:simplemap_bmux$648[2] E=$abc$2868$auto$opt_dff.cc:194:make_patterns_logic$1749 Q=RLAST[2] R=$abc$5116$techmap$techmap3689$auto$ff.cc:262:slice$686.$logic_not$/home/users/eda_tools/opensource/yosys_verifc/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:19$3022_Y S=$true
.subckt dffsre C=CLOCK D=$abc$2868$auto$simplemap.cc:309:simplemap_bmux$648[1] E=$abc$2868$auto$opt_dff.cc:194:make_patterns_logic$1749 Q=RLAST[1] R=$abc$5116$techmap$techmap3689$auto$ff.cc:262:slice$686.$logic_not$/home/users/eda_tools/opensource/yosys_verifc/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:19$3022_Y S=$true
.subckt dffsre C=CLOCK D=$abc$2868$auto$simplemap.cc:309:simplemap_bmux$648[0] E=$abc$2868$auto$opt_dff.cc:194:make_patterns_logic$1749 Q=RLAST[0] R=$abc$5116$techmap$techmap3689$auto$ff.cc:262:slice$686.$logic_not$/home/users/eda_tools/opensource/yosys_verifc/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:19$3022_Y S=$true
.subckt dffsre C=CLOCK D=DATA_IN[7] E=$abc$2868$auto$opt_dff.cc:219:make_patterns_logic$2264 Q=RMIN[7] R=$abc$5116$techmap$techmap3689$auto$ff.cc:262:slice$686.$logic_not$/home/users/eda_tools/opensource/yosys_verifc/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:19$3022_Y S=$true
.subckt dffsre C=CLOCK D=DATA_IN[6] E=$abc$2868$auto$opt_dff.cc:219:make_patterns_logic$2264 Q=RMIN[6] R=$abc$5116$techmap$techmap3689$auto$ff.cc:262:slice$686.$logic_not$/home/users/eda_tools/opensource/yosys_verifc/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:19$3022_Y S=$true
.subckt dffsre C=CLOCK D=DATA_IN[5] E=$abc$2868$auto$opt_dff.cc:219:make_patterns_logic$2264 Q=RMIN[5] R=$abc$5116$techmap$techmap3689$auto$ff.cc:262:slice$686.$logic_not$/home/users/eda_tools/opensource/yosys_verifc/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:19$3022_Y S=$true
.subckt dffsre C=CLOCK D=DATA_IN[4] E=$abc$2868$auto$opt_dff.cc:219:make_patterns_logic$2264 Q=RMIN[4] R=$abc$5116$techmap$techmap3689$auto$ff.cc:262:slice$686.$logic_not$/home/users/eda_tools/opensource/yosys_verifc/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:19$3022_Y S=$true
.subckt dffsre C=CLOCK D=DATA_IN[3] E=$abc$2868$auto$opt_dff.cc:219:make_patterns_logic$2264 Q=RMIN[3] R=$abc$5116$techmap$techmap3689$auto$ff.cc:262:slice$686.$logic_not$/home/users/eda_tools/opensource/yosys_verifc/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:19$3022_Y S=$true
.subckt dffsre C=CLOCK D=DATA_IN[2] E=$abc$2868$auto$opt_dff.cc:219:make_patterns_logic$2264 Q=RMIN[2] R=$abc$5116$techmap$techmap3689$auto$ff.cc:262:slice$686.$logic_not$/home/users/eda_tools/opensource/yosys_verifc/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:19$3022_Y S=$true
.subckt dffsre C=CLOCK D=DATA_IN[1] E=$abc$2868$auto$opt_dff.cc:219:make_patterns_logic$2264 Q=RMIN[1] R=$abc$5116$techmap$techmap3689$auto$ff.cc:262:slice$686.$logic_not$/home/users/eda_tools/opensource/yosys_verifc/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:19$3022_Y S=$true
.subckt dffsre C=CLOCK D=DATA_IN[0] E=$abc$2868$auto$opt_dff.cc:219:make_patterns_logic$2264 Q=RMIN[0] R=$abc$5116$techmap$techmap3689$auto$ff.cc:262:slice$686.$logic_not$/home/users/eda_tools/opensource/yosys_verifc/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:19$3022_Y S=$true
.subckt dffsre C=CLOCK D=DATA_IN[7] E=$abc$2868$auto$opt_dff.cc:219:make_patterns_logic$2586 Q=RMAX[7] R=$abc$5116$techmap$techmap3689$auto$ff.cc:262:slice$686.$logic_not$/home/users/eda_tools/opensource/yosys_verifc/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:19$3022_Y S=$true
.subckt dffsre C=CLOCK D=DATA_IN[6] E=$abc$2868$auto$opt_dff.cc:219:make_patterns_logic$2586 Q=RMAX[6] R=$abc$5116$techmap$techmap3689$auto$ff.cc:262:slice$686.$logic_not$/home/users/eda_tools/opensource/yosys_verifc/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:19$3022_Y S=$true
.subckt dffsre C=CLOCK D=DATA_IN[5] E=$abc$2868$auto$opt_dff.cc:219:make_patterns_logic$2586 Q=RMAX[5] R=$abc$5116$techmap$techmap3689$auto$ff.cc:262:slice$686.$logic_not$/home/users/eda_tools/opensource/yosys_verifc/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:19$3022_Y S=$true
.subckt dffsre C=CLOCK D=DATA_IN[4] E=$abc$2868$auto$opt_dff.cc:219:make_patterns_logic$2586 Q=RMAX[4] R=$abc$5116$techmap$techmap3689$auto$ff.cc:262:slice$686.$logic_not$/home/users/eda_tools/opensource/yosys_verifc/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:19$3022_Y S=$true
.subckt dffsre C=CLOCK D=DATA_IN[3] E=$abc$2868$auto$opt_dff.cc:219:make_patterns_logic$2586 Q=RMAX[3] R=$abc$5116$techmap$techmap3689$auto$ff.cc:262:slice$686.$logic_not$/home/users/eda_tools/opensource/yosys_verifc/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:19$3022_Y S=$true
.subckt dffsre C=CLOCK D=DATA_IN[2] E=$abc$2868$auto$opt_dff.cc:219:make_patterns_logic$2586 Q=RMAX[2] R=$abc$5116$techmap$techmap3689$auto$ff.cc:262:slice$686.$logic_not$/home/users/eda_tools/opensource/yosys_verifc/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:19$3022_Y S=$true
.subckt dffsre C=CLOCK D=DATA_IN[1] E=$abc$2868$auto$opt_dff.cc:219:make_patterns_logic$2586 Q=RMAX[1] R=$abc$5116$techmap$techmap3689$auto$ff.cc:262:slice$686.$logic_not$/home/users/eda_tools/opensource/yosys_verifc/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:19$3022_Y S=$true
.subckt dffsre C=CLOCK D=DATA_IN[0] E=$abc$2868$auto$opt_dff.cc:219:make_patterns_logic$2586 Q=RMAX[0] R=$abc$5116$techmap$techmap3689$auto$ff.cc:262:slice$686.$logic_not$/home/users/eda_tools/opensource/yosys_verifc/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:19$3022_Y S=$true
.subckt dffsre C=CLOCK D=$abc$2868$auto$simplemap.cc:309:simplemap_bmux$472[0] E=$true Q=stato[0] R=$abc$5116$techmap$techmap3689$auto$ff.cc:262:slice$686.$logic_not$/home/users/eda_tools/opensource/yosys_verifc/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:19$3022_Y S=$true
.subckt dffsre C=CLOCK D=$abc$2868$auto$opt_dff.cc:194:make_patterns_logic$1749 E=$true Q=stato[1] R=$abc$5116$techmap$techmap3689$auto$ff.cc:262:slice$686.$logic_not$/home/users/eda_tools/opensource/yosys_verifc/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:19$3022_Y S=$true
.end
