/*******************************************************************************
* File Name: cyfittergnu.inc
* 
* PSoC Creator  4.1
*
* Description:
* 
* This file is automatically generated by PSoC Creator.
*
********************************************************************************
* Copyright (c) 2007-2017 Cypress Semiconductor.  All rights reserved.
* You may use this file only in accordance with the license, terms, conditions, 
* disclaimers, and limitations in the end user license agreement accompanying 
* the software package with which this file was provided.
********************************************************************************/

.ifndef INCLUDED_CYFITTERGNU_INC
.set INCLUDED_CYFITTERGNU_INC, 1
.include "cydevicegnu.inc"
.include "cydevicegnu_trm.inc"

/* ADC_SAR_1_ADC_SAR */
.set ADC_SAR_1_ADC_SAR__CLK, CYREG_SAR0_CLK
.set ADC_SAR_1_ADC_SAR__CSR0, CYREG_SAR0_CSR0
.set ADC_SAR_1_ADC_SAR__CSR1, CYREG_SAR0_CSR1
.set ADC_SAR_1_ADC_SAR__CSR2, CYREG_SAR0_CSR2
.set ADC_SAR_1_ADC_SAR__CSR3, CYREG_SAR0_CSR3
.set ADC_SAR_1_ADC_SAR__CSR4, CYREG_SAR0_CSR4
.set ADC_SAR_1_ADC_SAR__CSR5, CYREG_SAR0_CSR5
.set ADC_SAR_1_ADC_SAR__CSR6, CYREG_SAR0_CSR6
.set ADC_SAR_1_ADC_SAR__PM_ACT_CFG, CYREG_PM_ACT_CFG11
.set ADC_SAR_1_ADC_SAR__PM_ACT_MSK, 0x01
.set ADC_SAR_1_ADC_SAR__PM_STBY_CFG, CYREG_PM_STBY_CFG11
.set ADC_SAR_1_ADC_SAR__PM_STBY_MSK, 0x01
.set ADC_SAR_1_ADC_SAR__SW0, CYREG_SAR0_SW0
.set ADC_SAR_1_ADC_SAR__SW2, CYREG_SAR0_SW2
.set ADC_SAR_1_ADC_SAR__SW3, CYREG_SAR0_SW3
.set ADC_SAR_1_ADC_SAR__SW4, CYREG_SAR0_SW4
.set ADC_SAR_1_ADC_SAR__SW6, CYREG_SAR0_SW6
.set ADC_SAR_1_ADC_SAR__TR0, CYREG_SAR0_TR0
.set ADC_SAR_1_ADC_SAR__WRK0, CYREG_SAR0_WRK0
.set ADC_SAR_1_ADC_SAR__WRK1, CYREG_SAR0_WRK1

/* ADC_SAR_1_IRQ */
.set ADC_SAR_1_IRQ__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set ADC_SAR_1_IRQ__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set ADC_SAR_1_IRQ__INTC_MASK, 0x01
.set ADC_SAR_1_IRQ__INTC_NUMBER, 0
.set ADC_SAR_1_IRQ__INTC_PRIOR_NUM, 7
.set ADC_SAR_1_IRQ__INTC_PRIOR_REG, CYREG_NVIC_PRI_0
.set ADC_SAR_1_IRQ__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set ADC_SAR_1_IRQ__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* ADC_SAR_1_theACLK */
.set ADC_SAR_1_theACLK__CFG0, CYREG_CLKDIST_DCFG5_CFG0
.set ADC_SAR_1_theACLK__CFG1, CYREG_CLKDIST_DCFG5_CFG1
.set ADC_SAR_1_theACLK__CFG2, CYREG_CLKDIST_DCFG5_CFG2
.set ADC_SAR_1_theACLK__CFG2_SRC_SEL_MASK, 0x07
.set ADC_SAR_1_theACLK__INDEX, 0x05
.set ADC_SAR_1_theACLK__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set ADC_SAR_1_theACLK__PM_ACT_MSK, 0x20
.set ADC_SAR_1_theACLK__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set ADC_SAR_1_theACLK__PM_STBY_MSK, 0x20

/* Buzzer */
.set Buzzer__0__INTTYPE, CYREG_PICU5_INTTYPE3
.set Buzzer__0__MASK, 0x08
.set Buzzer__0__PC, CYREG_PRT5_PC3
.set Buzzer__0__PORT, 5
.set Buzzer__0__SHIFT, 3
.set Buzzer__AG, CYREG_PRT5_AG
.set Buzzer__AMUX, CYREG_PRT5_AMUX
.set Buzzer__BIE, CYREG_PRT5_BIE
.set Buzzer__BIT_MASK, CYREG_PRT5_BIT_MASK
.set Buzzer__BYP, CYREG_PRT5_BYP
.set Buzzer__CTL, CYREG_PRT5_CTL
.set Buzzer__DM0, CYREG_PRT5_DM0
.set Buzzer__DM1, CYREG_PRT5_DM1
.set Buzzer__DM2, CYREG_PRT5_DM2
.set Buzzer__DR, CYREG_PRT5_DR
.set Buzzer__INP_DIS, CYREG_PRT5_INP_DIS
.set Buzzer__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU5_BASE
.set Buzzer__LCD_COM_SEG, CYREG_PRT5_LCD_COM_SEG
.set Buzzer__LCD_EN, CYREG_PRT5_LCD_EN
.set Buzzer__MASK, 0x08
.set Buzzer__PORT, 5
.set Buzzer__PRT, CYREG_PRT5_PRT
.set Buzzer__PRTDSI__CAPS_SEL, CYREG_PRT5_CAPS_SEL
.set Buzzer__PRTDSI__DBL_SYNC_IN, CYREG_PRT5_DBL_SYNC_IN
.set Buzzer__PRTDSI__OE_SEL0, CYREG_PRT5_OE_SEL0
.set Buzzer__PRTDSI__OE_SEL1, CYREG_PRT5_OE_SEL1
.set Buzzer__PRTDSI__OUT_SEL0, CYREG_PRT5_OUT_SEL0
.set Buzzer__PRTDSI__OUT_SEL1, CYREG_PRT5_OUT_SEL1
.set Buzzer__PRTDSI__SYNC_OUT, CYREG_PRT5_SYNC_OUT
.set Buzzer__PS, CYREG_PRT5_PS
.set Buzzer__SHIFT, 3
.set Buzzer__SLW, CYREG_PRT5_SLW

/* I2C */
.set I2C_I2C_FF__ADR, CYREG_I2C_ADR
.set I2C_I2C_FF__CFG, CYREG_I2C_CFG
.set I2C_I2C_FF__CLK_DIV1, CYREG_I2C_CLK_DIV1
.set I2C_I2C_FF__CLK_DIV2, CYREG_I2C_CLK_DIV2
.set I2C_I2C_FF__CSR, CYREG_I2C_CSR
.set I2C_I2C_FF__D, CYREG_I2C_D
.set I2C_I2C_FF__MCSR, CYREG_I2C_MCSR
.set I2C_I2C_FF__PM_ACT_CFG, CYREG_PM_ACT_CFG5
.set I2C_I2C_FF__PM_ACT_MSK, 0x04
.set I2C_I2C_FF__PM_STBY_CFG, CYREG_PM_STBY_CFG5
.set I2C_I2C_FF__PM_STBY_MSK, 0x04
.set I2C_I2C_FF__TMOUT_CFG0, CYREG_I2C_TMOUT_CFG0
.set I2C_I2C_FF__TMOUT_CFG1, CYREG_I2C_TMOUT_CFG1
.set I2C_I2C_FF__TMOUT_CSR, CYREG_I2C_TMOUT_CSR
.set I2C_I2C_FF__TMOUT_SR, CYREG_I2C_TMOUT_SR
.set I2C_I2C_FF__XCFG, CYREG_I2C_XCFG
.set I2C_I2C_IRQ__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set I2C_I2C_IRQ__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set I2C_I2C_IRQ__INTC_MASK, 0x8000
.set I2C_I2C_IRQ__INTC_NUMBER, 15
.set I2C_I2C_IRQ__INTC_PRIOR_NUM, 7
.set I2C_I2C_IRQ__INTC_PRIOR_REG, CYREG_NVIC_PRI_15
.set I2C_I2C_IRQ__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set I2C_I2C_IRQ__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0
.set I2C_SCL__0__INTTYPE, CYREG_PICU2_INTTYPE2
.set I2C_SCL__0__MASK, 0x04
.set I2C_SCL__0__PC, CYREG_PRT2_PC2
.set I2C_SCL__0__PORT, 2
.set I2C_SCL__0__SHIFT, 2
.set I2C_SCL__AG, CYREG_PRT2_AG
.set I2C_SCL__AMUX, CYREG_PRT2_AMUX
.set I2C_SCL__BIE, CYREG_PRT2_BIE
.set I2C_SCL__BIT_MASK, CYREG_PRT2_BIT_MASK
.set I2C_SCL__BYP, CYREG_PRT2_BYP
.set I2C_SCL__CTL, CYREG_PRT2_CTL
.set I2C_SCL__DM0, CYREG_PRT2_DM0
.set I2C_SCL__DM1, CYREG_PRT2_DM1
.set I2C_SCL__DM2, CYREG_PRT2_DM2
.set I2C_SCL__DR, CYREG_PRT2_DR
.set I2C_SCL__INP_DIS, CYREG_PRT2_INP_DIS
.set I2C_SCL__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU2_BASE
.set I2C_SCL__LCD_COM_SEG, CYREG_PRT2_LCD_COM_SEG
.set I2C_SCL__LCD_EN, CYREG_PRT2_LCD_EN
.set I2C_SCL__MASK, 0x04
.set I2C_SCL__PORT, 2
.set I2C_SCL__PRT, CYREG_PRT2_PRT
.set I2C_SCL__PRTDSI__CAPS_SEL, CYREG_PRT2_CAPS_SEL
.set I2C_SCL__PRTDSI__DBL_SYNC_IN, CYREG_PRT2_DBL_SYNC_IN
.set I2C_SCL__PRTDSI__OE_SEL0, CYREG_PRT2_OE_SEL0
.set I2C_SCL__PRTDSI__OE_SEL1, CYREG_PRT2_OE_SEL1
.set I2C_SCL__PRTDSI__OUT_SEL0, CYREG_PRT2_OUT_SEL0
.set I2C_SCL__PRTDSI__OUT_SEL1, CYREG_PRT2_OUT_SEL1
.set I2C_SCL__PRTDSI__SYNC_OUT, CYREG_PRT2_SYNC_OUT
.set I2C_SCL__PS, CYREG_PRT2_PS
.set I2C_SCL__SHIFT, 2
.set I2C_SCL__SLW, CYREG_PRT2_SLW
.set I2C_SDA__0__INTTYPE, CYREG_PICU12_INTTYPE5
.set I2C_SDA__0__MASK, 0x20
.set I2C_SDA__0__PC, CYREG_PRT12_PC5
.set I2C_SDA__0__PORT, 12
.set I2C_SDA__0__SHIFT, 5
.set I2C_SDA__AG, CYREG_PRT12_AG
.set I2C_SDA__BIE, CYREG_PRT12_BIE
.set I2C_SDA__BIT_MASK, CYREG_PRT12_BIT_MASK
.set I2C_SDA__BYP, CYREG_PRT12_BYP
.set I2C_SDA__DM0, CYREG_PRT12_DM0
.set I2C_SDA__DM1, CYREG_PRT12_DM1
.set I2C_SDA__DM2, CYREG_PRT12_DM2
.set I2C_SDA__DR, CYREG_PRT12_DR
.set I2C_SDA__INP_DIS, CYREG_PRT12_INP_DIS
.set I2C_SDA__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU12_BASE
.set I2C_SDA__MASK, 0x20
.set I2C_SDA__PORT, 12
.set I2C_SDA__PRT, CYREG_PRT12_PRT
.set I2C_SDA__PRTDSI__DBL_SYNC_IN, CYREG_PRT12_DBL_SYNC_IN
.set I2C_SDA__PRTDSI__OE_SEL0, CYREG_PRT12_OE_SEL0
.set I2C_SDA__PRTDSI__OE_SEL1, CYREG_PRT12_OE_SEL1
.set I2C_SDA__PRTDSI__OUT_SEL0, CYREG_PRT12_OUT_SEL0
.set I2C_SDA__PRTDSI__OUT_SEL1, CYREG_PRT12_OUT_SEL1
.set I2C_SDA__PRTDSI__SYNC_OUT, CYREG_PRT12_SYNC_OUT
.set I2C_SDA__PS, CYREG_PRT12_PS
.set I2C_SDA__SHIFT, 5
.set I2C_SDA__SIO_CFG, CYREG_PRT12_SIO_CFG
.set I2C_SDA__SIO_DIFF, CYREG_PRT12_SIO_DIFF
.set I2C_SDA__SIO_HYST_EN, CYREG_PRT12_SIO_HYST_EN
.set I2C_SDA__SIO_REG_HIFREQ, CYREG_PRT12_SIO_REG_HIFREQ
.set I2C_SDA__SLW, CYREG_PRT12_SLW
.set I2CM_bI2C_UDB_Master_ClkGen_u0__16BIT_A0_REG, CYREG_B0_UDB04_05_A0
.set I2CM_bI2C_UDB_Master_ClkGen_u0__16BIT_A1_REG, CYREG_B0_UDB04_05_A1
.set I2CM_bI2C_UDB_Master_ClkGen_u0__16BIT_D0_REG, CYREG_B0_UDB04_05_D0
.set I2CM_bI2C_UDB_Master_ClkGen_u0__16BIT_D1_REG, CYREG_B0_UDB04_05_D1
.set I2CM_bI2C_UDB_Master_ClkGen_u0__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB04_05_ACTL
.set I2CM_bI2C_UDB_Master_ClkGen_u0__16BIT_F0_REG, CYREG_B0_UDB04_05_F0
.set I2CM_bI2C_UDB_Master_ClkGen_u0__16BIT_F1_REG, CYREG_B0_UDB04_05_F1
.set I2CM_bI2C_UDB_Master_ClkGen_u0__A0_A1_REG, CYREG_B0_UDB04_A0_A1
.set I2CM_bI2C_UDB_Master_ClkGen_u0__A0_REG, CYREG_B0_UDB04_A0
.set I2CM_bI2C_UDB_Master_ClkGen_u0__A1_REG, CYREG_B0_UDB04_A1
.set I2CM_bI2C_UDB_Master_ClkGen_u0__D0_D1_REG, CYREG_B0_UDB04_D0_D1
.set I2CM_bI2C_UDB_Master_ClkGen_u0__D0_REG, CYREG_B0_UDB04_D0
.set I2CM_bI2C_UDB_Master_ClkGen_u0__D1_REG, CYREG_B0_UDB04_D1
.set I2CM_bI2C_UDB_Master_ClkGen_u0__DP_AUX_CTL_REG, CYREG_B0_UDB04_ACTL
.set I2CM_bI2C_UDB_Master_ClkGen_u0__F0_F1_REG, CYREG_B0_UDB04_F0_F1
.set I2CM_bI2C_UDB_Master_ClkGen_u0__F0_REG, CYREG_B0_UDB04_F0
.set I2CM_bI2C_UDB_Master_ClkGen_u0__F1_REG, CYREG_B0_UDB04_F1
.set I2CM_bI2C_UDB_Shifter_u0__16BIT_A0_REG, CYREG_B0_UDB03_04_A0
.set I2CM_bI2C_UDB_Shifter_u0__16BIT_A1_REG, CYREG_B0_UDB03_04_A1
.set I2CM_bI2C_UDB_Shifter_u0__16BIT_D0_REG, CYREG_B0_UDB03_04_D0
.set I2CM_bI2C_UDB_Shifter_u0__16BIT_D1_REG, CYREG_B0_UDB03_04_D1
.set I2CM_bI2C_UDB_Shifter_u0__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB03_04_ACTL
.set I2CM_bI2C_UDB_Shifter_u0__16BIT_F0_REG, CYREG_B0_UDB03_04_F0
.set I2CM_bI2C_UDB_Shifter_u0__16BIT_F1_REG, CYREG_B0_UDB03_04_F1
.set I2CM_bI2C_UDB_Shifter_u0__A0_A1_REG, CYREG_B0_UDB03_A0_A1
.set I2CM_bI2C_UDB_Shifter_u0__A0_REG, CYREG_B0_UDB03_A0
.set I2CM_bI2C_UDB_Shifter_u0__A1_REG, CYREG_B0_UDB03_A1
.set I2CM_bI2C_UDB_Shifter_u0__D0_D1_REG, CYREG_B0_UDB03_D0_D1
.set I2CM_bI2C_UDB_Shifter_u0__D0_REG, CYREG_B0_UDB03_D0
.set I2CM_bI2C_UDB_Shifter_u0__D1_REG, CYREG_B0_UDB03_D1
.set I2CM_bI2C_UDB_Shifter_u0__DP_AUX_CTL_REG, CYREG_B0_UDB03_ACTL
.set I2CM_bI2C_UDB_Shifter_u0__F0_F1_REG, CYREG_B0_UDB03_F0_F1
.set I2CM_bI2C_UDB_Shifter_u0__F0_REG, CYREG_B0_UDB03_F0
.set I2CM_bI2C_UDB_Shifter_u0__F1_REG, CYREG_B0_UDB03_F1
.set I2CM_bI2C_UDB_Shifter_u0__MSK_DP_AUX_CTL_REG, CYREG_B0_UDB03_MSK_ACTL
.set I2CM_bI2C_UDB_Shifter_u0__PER_DP_AUX_CTL_REG, CYREG_B0_UDB03_MSK_ACTL
.set I2CM_bI2C_UDB_StsReg__0__MASK, 0x01
.set I2CM_bI2C_UDB_StsReg__0__POS, 0
.set I2CM_bI2C_UDB_StsReg__1__MASK, 0x02
.set I2CM_bI2C_UDB_StsReg__1__POS, 1
.set I2CM_bI2C_UDB_StsReg__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB02_03_ACTL
.set I2CM_bI2C_UDB_StsReg__16BIT_STATUS_REG, CYREG_B0_UDB02_03_ST
.set I2CM_bI2C_UDB_StsReg__2__MASK, 0x04
.set I2CM_bI2C_UDB_StsReg__2__POS, 2
.set I2CM_bI2C_UDB_StsReg__3__MASK, 0x08
.set I2CM_bI2C_UDB_StsReg__3__POS, 3
.set I2CM_bI2C_UDB_StsReg__4__MASK, 0x10
.set I2CM_bI2C_UDB_StsReg__4__POS, 4
.set I2CM_bI2C_UDB_StsReg__5__MASK, 0x20
.set I2CM_bI2C_UDB_StsReg__5__POS, 5
.set I2CM_bI2C_UDB_StsReg__MASK, 0x3F
.set I2CM_bI2C_UDB_StsReg__MASK_REG, CYREG_B0_UDB02_MSK
.set I2CM_bI2C_UDB_StsReg__STATUS_AUX_CTL_REG, CYREG_B0_UDB02_ACTL
.set I2CM_bI2C_UDB_StsReg__STATUS_REG, CYREG_B0_UDB02_ST
.set I2CM_bI2C_UDB_SyncCtl_CtrlReg__1__MASK, 0x02
.set I2CM_bI2C_UDB_SyncCtl_CtrlReg__1__POS, 1
.set I2CM_bI2C_UDB_SyncCtl_CtrlReg__16BIT_CONTROL_AUX_CTL_REG, CYREG_B0_UDB03_04_ACTL
.set I2CM_bI2C_UDB_SyncCtl_CtrlReg__16BIT_CONTROL_CONTROL_REG, CYREG_B0_UDB03_04_CTL
.set I2CM_bI2C_UDB_SyncCtl_CtrlReg__16BIT_CONTROL_COUNT_REG, CYREG_B0_UDB03_04_CTL
.set I2CM_bI2C_UDB_SyncCtl_CtrlReg__16BIT_COUNT_CONTROL_REG, CYREG_B0_UDB03_04_CTL
.set I2CM_bI2C_UDB_SyncCtl_CtrlReg__16BIT_COUNT_COUNT_REG, CYREG_B0_UDB03_04_CTL
.set I2CM_bI2C_UDB_SyncCtl_CtrlReg__16BIT_MASK_MASK_REG, CYREG_B0_UDB03_04_MSK
.set I2CM_bI2C_UDB_SyncCtl_CtrlReg__16BIT_MASK_PERIOD_REG, CYREG_B0_UDB03_04_MSK
.set I2CM_bI2C_UDB_SyncCtl_CtrlReg__16BIT_PERIOD_MASK_REG, CYREG_B0_UDB03_04_MSK
.set I2CM_bI2C_UDB_SyncCtl_CtrlReg__16BIT_PERIOD_PERIOD_REG, CYREG_B0_UDB03_04_MSK
.set I2CM_bI2C_UDB_SyncCtl_CtrlReg__2__MASK, 0x04
.set I2CM_bI2C_UDB_SyncCtl_CtrlReg__2__POS, 2
.set I2CM_bI2C_UDB_SyncCtl_CtrlReg__4__MASK, 0x10
.set I2CM_bI2C_UDB_SyncCtl_CtrlReg__4__POS, 4
.set I2CM_bI2C_UDB_SyncCtl_CtrlReg__5__MASK, 0x20
.set I2CM_bI2C_UDB_SyncCtl_CtrlReg__5__POS, 5
.set I2CM_bI2C_UDB_SyncCtl_CtrlReg__6__MASK, 0x40
.set I2CM_bI2C_UDB_SyncCtl_CtrlReg__6__POS, 6
.set I2CM_bI2C_UDB_SyncCtl_CtrlReg__7__MASK, 0x80
.set I2CM_bI2C_UDB_SyncCtl_CtrlReg__7__POS, 7
.set I2CM_bI2C_UDB_SyncCtl_CtrlReg__CONTROL_AUX_CTL_REG, CYREG_B0_UDB03_ACTL
.set I2CM_bI2C_UDB_SyncCtl_CtrlReg__CONTROL_REG, CYREG_B0_UDB03_CTL
.set I2CM_bI2C_UDB_SyncCtl_CtrlReg__CONTROL_ST_REG, CYREG_B0_UDB03_ST_CTL
.set I2CM_bI2C_UDB_SyncCtl_CtrlReg__COUNT_REG, CYREG_B0_UDB03_CTL
.set I2CM_bI2C_UDB_SyncCtl_CtrlReg__COUNT_ST_REG, CYREG_B0_UDB03_ST_CTL
.set I2CM_bI2C_UDB_SyncCtl_CtrlReg__MASK, 0xF6
.set I2CM_bI2C_UDB_SyncCtl_CtrlReg__MASK_CTL_AUX_CTL_REG, CYREG_B0_UDB03_MSK_ACTL
.set I2CM_bI2C_UDB_SyncCtl_CtrlReg__PER_CTL_AUX_CTL_REG, CYREG_B0_UDB03_MSK_ACTL
.set I2CM_bI2C_UDB_SyncCtl_CtrlReg__PERIOD_REG, CYREG_B0_UDB03_MSK
.set I2CM_I2C_IRQ__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set I2CM_I2C_IRQ__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set I2CM_I2C_IRQ__INTC_MASK, 0x10
.set I2CM_I2C_IRQ__INTC_NUMBER, 4
.set I2CM_I2C_IRQ__INTC_PRIOR_NUM, 7
.set I2CM_I2C_IRQ__INTC_PRIOR_REG, CYREG_NVIC_PRI_4
.set I2CM_I2C_IRQ__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set I2CM_I2C_IRQ__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0
.set I2CM_IntClock__CFG0, CYREG_CLKDIST_DCFG3_CFG0
.set I2CM_IntClock__CFG1, CYREG_CLKDIST_DCFG3_CFG1
.set I2CM_IntClock__CFG2, CYREG_CLKDIST_DCFG3_CFG2
.set I2CM_IntClock__CFG2_SRC_SEL_MASK, 0x07
.set I2CM_IntClock__INDEX, 0x03
.set I2CM_IntClock__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set I2CM_IntClock__PM_ACT_MSK, 0x08
.set I2CM_IntClock__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set I2CM_IntClock__PM_STBY_MSK, 0x08
.set I2CS_bI2C_UDB_Shifter_u0__16BIT_A0_REG, CYREG_B1_UDB07_08_A0
.set I2CS_bI2C_UDB_Shifter_u0__16BIT_A1_REG, CYREG_B1_UDB07_08_A1
.set I2CS_bI2C_UDB_Shifter_u0__16BIT_D0_REG, CYREG_B1_UDB07_08_D0
.set I2CS_bI2C_UDB_Shifter_u0__16BIT_D1_REG, CYREG_B1_UDB07_08_D1
.set I2CS_bI2C_UDB_Shifter_u0__16BIT_DP_AUX_CTL_REG, CYREG_B1_UDB07_08_ACTL
.set I2CS_bI2C_UDB_Shifter_u0__16BIT_F0_REG, CYREG_B1_UDB07_08_F0
.set I2CS_bI2C_UDB_Shifter_u0__16BIT_F1_REG, CYREG_B1_UDB07_08_F1
.set I2CS_bI2C_UDB_Shifter_u0__A0_A1_REG, CYREG_B1_UDB07_A0_A1
.set I2CS_bI2C_UDB_Shifter_u0__A0_REG, CYREG_B1_UDB07_A0
.set I2CS_bI2C_UDB_Shifter_u0__A1_REG, CYREG_B1_UDB07_A1
.set I2CS_bI2C_UDB_Shifter_u0__D0_D1_REG, CYREG_B1_UDB07_D0_D1
.set I2CS_bI2C_UDB_Shifter_u0__D0_REG, CYREG_B1_UDB07_D0
.set I2CS_bI2C_UDB_Shifter_u0__D1_REG, CYREG_B1_UDB07_D1
.set I2CS_bI2C_UDB_Shifter_u0__DP_AUX_CTL_REG, CYREG_B1_UDB07_ACTL
.set I2CS_bI2C_UDB_Shifter_u0__F0_F1_REG, CYREG_B1_UDB07_F0_F1
.set I2CS_bI2C_UDB_Shifter_u0__F0_REG, CYREG_B1_UDB07_F0
.set I2CS_bI2C_UDB_Shifter_u0__F1_REG, CYREG_B1_UDB07_F1
.set I2CS_bI2C_UDB_Slave_BitCounter__16BIT_CONTROL_AUX_CTL_REG, CYREG_B1_UDB06_07_ACTL
.set I2CS_bI2C_UDB_Slave_BitCounter__16BIT_CONTROL_CONTROL_REG, CYREG_B1_UDB06_07_CTL
.set I2CS_bI2C_UDB_Slave_BitCounter__16BIT_CONTROL_COUNT_REG, CYREG_B1_UDB06_07_CTL
.set I2CS_bI2C_UDB_Slave_BitCounter__16BIT_COUNT_CONTROL_REG, CYREG_B1_UDB06_07_CTL
.set I2CS_bI2C_UDB_Slave_BitCounter__16BIT_COUNT_COUNT_REG, CYREG_B1_UDB06_07_CTL
.set I2CS_bI2C_UDB_Slave_BitCounter__16BIT_MASK_MASK_REG, CYREG_B1_UDB06_07_MSK
.set I2CS_bI2C_UDB_Slave_BitCounter__16BIT_MASK_PERIOD_REG, CYREG_B1_UDB06_07_MSK
.set I2CS_bI2C_UDB_Slave_BitCounter__16BIT_PERIOD_MASK_REG, CYREG_B1_UDB06_07_MSK
.set I2CS_bI2C_UDB_Slave_BitCounter__16BIT_PERIOD_PERIOD_REG, CYREG_B1_UDB06_07_MSK
.set I2CS_bI2C_UDB_Slave_BitCounter__CONTROL_AUX_CTL_REG, CYREG_B1_UDB06_ACTL
.set I2CS_bI2C_UDB_Slave_BitCounter__CONTROL_REG, CYREG_B1_UDB06_CTL
.set I2CS_bI2C_UDB_Slave_BitCounter__CONTROL_ST_REG, CYREG_B1_UDB06_ST_CTL
.set I2CS_bI2C_UDB_Slave_BitCounter__COUNT_REG, CYREG_B1_UDB06_CTL
.set I2CS_bI2C_UDB_Slave_BitCounter__COUNT_ST_REG, CYREG_B1_UDB06_ST_CTL
.set I2CS_bI2C_UDB_Slave_BitCounter__MASK_CTL_AUX_CTL_REG, CYREG_B1_UDB06_MSK_ACTL
.set I2CS_bI2C_UDB_Slave_BitCounter__PER_CTL_AUX_CTL_REG, CYREG_B1_UDB06_MSK_ACTL
.set I2CS_bI2C_UDB_Slave_BitCounter__PERIOD_REG, CYREG_B1_UDB06_MSK
.set I2CS_bI2C_UDB_Slave_BitCounter_ST__16BIT_STATUS_AUX_CTL_REG, CYREG_B1_UDB06_07_ACTL
.set I2CS_bI2C_UDB_Slave_BitCounter_ST__16BIT_STATUS_REG, CYREG_B1_UDB06_07_ST
.set I2CS_bI2C_UDB_Slave_BitCounter_ST__MASK_REG, CYREG_B1_UDB06_MSK
.set I2CS_bI2C_UDB_Slave_BitCounter_ST__MASK_ST_AUX_CTL_REG, CYREG_B1_UDB06_MSK_ACTL
.set I2CS_bI2C_UDB_Slave_BitCounter_ST__PER_ST_AUX_CTL_REG, CYREG_B1_UDB06_MSK_ACTL
.set I2CS_bI2C_UDB_Slave_BitCounter_ST__STATUS_AUX_CTL_REG, CYREG_B1_UDB06_ACTL
.set I2CS_bI2C_UDB_Slave_BitCounter_ST__STATUS_CNT_REG, CYREG_B1_UDB06_ST_CTL
.set I2CS_bI2C_UDB_Slave_BitCounter_ST__STATUS_CONTROL_REG, CYREG_B1_UDB06_ST_CTL
.set I2CS_bI2C_UDB_Slave_BitCounter_ST__STATUS_REG, CYREG_B1_UDB06_ST
.set I2CS_bI2C_UDB_StsReg__0__MASK, 0x01
.set I2CS_bI2C_UDB_StsReg__0__POS, 0
.set I2CS_bI2C_UDB_StsReg__1__MASK, 0x02
.set I2CS_bI2C_UDB_StsReg__1__POS, 1
.set I2CS_bI2C_UDB_StsReg__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB06_07_ACTL
.set I2CS_bI2C_UDB_StsReg__16BIT_STATUS_REG, CYREG_B0_UDB06_07_ST
.set I2CS_bI2C_UDB_StsReg__3__MASK, 0x08
.set I2CS_bI2C_UDB_StsReg__3__POS, 3
.set I2CS_bI2C_UDB_StsReg__5__MASK, 0x20
.set I2CS_bI2C_UDB_StsReg__5__POS, 5
.set I2CS_bI2C_UDB_StsReg__MASK, 0x2B
.set I2CS_bI2C_UDB_StsReg__MASK_REG, CYREG_B0_UDB06_MSK
.set I2CS_bI2C_UDB_StsReg__STATUS_AUX_CTL_REG, CYREG_B0_UDB06_ACTL
.set I2CS_bI2C_UDB_StsReg__STATUS_REG, CYREG_B0_UDB06_ST
.set I2CS_bI2C_UDB_SyncCtl_CtrlReg__0__MASK, 0x01
.set I2CS_bI2C_UDB_SyncCtl_CtrlReg__0__POS, 0
.set I2CS_bI2C_UDB_SyncCtl_CtrlReg__16BIT_CONTROL_AUX_CTL_REG, CYREG_B1_UDB05_06_ACTL
.set I2CS_bI2C_UDB_SyncCtl_CtrlReg__16BIT_CONTROL_CONTROL_REG, CYREG_B1_UDB05_06_CTL
.set I2CS_bI2C_UDB_SyncCtl_CtrlReg__16BIT_CONTROL_COUNT_REG, CYREG_B1_UDB05_06_CTL
.set I2CS_bI2C_UDB_SyncCtl_CtrlReg__16BIT_COUNT_CONTROL_REG, CYREG_B1_UDB05_06_CTL
.set I2CS_bI2C_UDB_SyncCtl_CtrlReg__16BIT_COUNT_COUNT_REG, CYREG_B1_UDB05_06_CTL
.set I2CS_bI2C_UDB_SyncCtl_CtrlReg__16BIT_MASK_MASK_REG, CYREG_B1_UDB05_06_MSK
.set I2CS_bI2C_UDB_SyncCtl_CtrlReg__16BIT_MASK_PERIOD_REG, CYREG_B1_UDB05_06_MSK
.set I2CS_bI2C_UDB_SyncCtl_CtrlReg__16BIT_PERIOD_MASK_REG, CYREG_B1_UDB05_06_MSK
.set I2CS_bI2C_UDB_SyncCtl_CtrlReg__16BIT_PERIOD_PERIOD_REG, CYREG_B1_UDB05_06_MSK
.set I2CS_bI2C_UDB_SyncCtl_CtrlReg__2__MASK, 0x04
.set I2CS_bI2C_UDB_SyncCtl_CtrlReg__2__POS, 2
.set I2CS_bI2C_UDB_SyncCtl_CtrlReg__3__MASK, 0x08
.set I2CS_bI2C_UDB_SyncCtl_CtrlReg__3__POS, 3
.set I2CS_bI2C_UDB_SyncCtl_CtrlReg__4__MASK, 0x10
.set I2CS_bI2C_UDB_SyncCtl_CtrlReg__4__POS, 4
.set I2CS_bI2C_UDB_SyncCtl_CtrlReg__CONTROL_AUX_CTL_REG, CYREG_B1_UDB05_ACTL
.set I2CS_bI2C_UDB_SyncCtl_CtrlReg__CONTROL_REG, CYREG_B1_UDB05_CTL
.set I2CS_bI2C_UDB_SyncCtl_CtrlReg__CONTROL_ST_REG, CYREG_B1_UDB05_ST_CTL
.set I2CS_bI2C_UDB_SyncCtl_CtrlReg__COUNT_REG, CYREG_B1_UDB05_CTL
.set I2CS_bI2C_UDB_SyncCtl_CtrlReg__COUNT_ST_REG, CYREG_B1_UDB05_ST_CTL
.set I2CS_bI2C_UDB_SyncCtl_CtrlReg__MASK, 0x1D
.set I2CS_bI2C_UDB_SyncCtl_CtrlReg__MASK_CTL_AUX_CTL_REG, CYREG_B1_UDB05_MSK_ACTL
.set I2CS_bI2C_UDB_SyncCtl_CtrlReg__PER_CTL_AUX_CTL_REG, CYREG_B1_UDB05_MSK_ACTL
.set I2CS_bI2C_UDB_SyncCtl_CtrlReg__PERIOD_REG, CYREG_B1_UDB05_MSK
.set I2CS_I2C_IRQ__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set I2CS_I2C_IRQ__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set I2CS_I2C_IRQ__INTC_MASK, 0x20
.set I2CS_I2C_IRQ__INTC_NUMBER, 5
.set I2CS_I2C_IRQ__INTC_PRIOR_NUM, 7
.set I2CS_I2C_IRQ__INTC_PRIOR_REG, CYREG_NVIC_PRI_5
.set I2CS_I2C_IRQ__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set I2CS_I2C_IRQ__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0
.set I2CS_IntClock__CFG0, CYREG_CLKDIST_DCFG4_CFG0
.set I2CS_IntClock__CFG1, CYREG_CLKDIST_DCFG4_CFG1
.set I2CS_IntClock__CFG2, CYREG_CLKDIST_DCFG4_CFG2
.set I2CS_IntClock__CFG2_SRC_SEL_MASK, 0x07
.set I2CS_IntClock__INDEX, 0x04
.set I2CS_IntClock__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set I2CS_IntClock__PM_ACT_MSK, 0x10
.set I2CS_IntClock__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set I2CS_IntClock__PM_STBY_MSK, 0x10

/* PWM */
.set PWM_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_AUX_CTL_REG, CYREG_B1_UDB08_09_ACTL
.set PWM_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_CONTROL_REG, CYREG_B1_UDB08_09_CTL
.set PWM_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_COUNT_REG, CYREG_B1_UDB08_09_CTL
.set PWM_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_CONTROL_REG, CYREG_B1_UDB08_09_CTL
.set PWM_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_COUNT_REG, CYREG_B1_UDB08_09_CTL
.set PWM_PWMUDB_genblk1_ctrlreg__16BIT_MASK_MASK_REG, CYREG_B1_UDB08_09_MSK
.set PWM_PWMUDB_genblk1_ctrlreg__16BIT_MASK_PERIOD_REG, CYREG_B1_UDB08_09_MSK
.set PWM_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_MASK_REG, CYREG_B1_UDB08_09_MSK
.set PWM_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_PERIOD_REG, CYREG_B1_UDB08_09_MSK
.set PWM_PWMUDB_genblk1_ctrlreg__7__MASK, 0x80
.set PWM_PWMUDB_genblk1_ctrlreg__7__POS, 7
.set PWM_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG, CYREG_B1_UDB08_ACTL
.set PWM_PWMUDB_genblk1_ctrlreg__CONTROL_REG, CYREG_B1_UDB08_CTL
.set PWM_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG, CYREG_B1_UDB08_ST_CTL
.set PWM_PWMUDB_genblk1_ctrlreg__COUNT_REG, CYREG_B1_UDB08_CTL
.set PWM_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG, CYREG_B1_UDB08_ST_CTL
.set PWM_PWMUDB_genblk1_ctrlreg__MASK, 0x80
.set PWM_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG, CYREG_B1_UDB08_MSK_ACTL
.set PWM_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG, CYREG_B1_UDB08_MSK_ACTL
.set PWM_PWMUDB_genblk1_ctrlreg__PERIOD_REG, CYREG_B1_UDB08_MSK
.set PWM_PWMUDB_genblk8_stsreg__0__MASK, 0x01
.set PWM_PWMUDB_genblk8_stsreg__0__POS, 0
.set PWM_PWMUDB_genblk8_stsreg__1__MASK, 0x02
.set PWM_PWMUDB_genblk8_stsreg__1__POS, 1
.set PWM_PWMUDB_genblk8_stsreg__16BIT_STATUS_AUX_CTL_REG, CYREG_B1_UDB08_09_ACTL
.set PWM_PWMUDB_genblk8_stsreg__16BIT_STATUS_REG, CYREG_B1_UDB08_09_ST
.set PWM_PWMUDB_genblk8_stsreg__2__MASK, 0x04
.set PWM_PWMUDB_genblk8_stsreg__2__POS, 2
.set PWM_PWMUDB_genblk8_stsreg__3__MASK, 0x08
.set PWM_PWMUDB_genblk8_stsreg__3__POS, 3
.set PWM_PWMUDB_genblk8_stsreg__MASK, 0x0F
.set PWM_PWMUDB_genblk8_stsreg__MASK_REG, CYREG_B1_UDB08_MSK
.set PWM_PWMUDB_genblk8_stsreg__MASK_ST_AUX_CTL_REG, CYREG_B1_UDB08_MSK_ACTL
.set PWM_PWMUDB_genblk8_stsreg__PER_ST_AUX_CTL_REG, CYREG_B1_UDB08_MSK_ACTL
.set PWM_PWMUDB_genblk8_stsreg__STATUS_AUX_CTL_REG, CYREG_B1_UDB08_ACTL
.set PWM_PWMUDB_genblk8_stsreg__STATUS_CNT_REG, CYREG_B1_UDB08_ST_CTL
.set PWM_PWMUDB_genblk8_stsreg__STATUS_CONTROL_REG, CYREG_B1_UDB08_ST_CTL
.set PWM_PWMUDB_genblk8_stsreg__STATUS_REG, CYREG_B1_UDB08_ST
.set PWM_PWMUDB_sP8_pwmdp_u0__16BIT_A0_REG, CYREG_B1_UDB08_09_A0
.set PWM_PWMUDB_sP8_pwmdp_u0__16BIT_A1_REG, CYREG_B1_UDB08_09_A1
.set PWM_PWMUDB_sP8_pwmdp_u0__16BIT_D0_REG, CYREG_B1_UDB08_09_D0
.set PWM_PWMUDB_sP8_pwmdp_u0__16BIT_D1_REG, CYREG_B1_UDB08_09_D1
.set PWM_PWMUDB_sP8_pwmdp_u0__16BIT_DP_AUX_CTL_REG, CYREG_B1_UDB08_09_ACTL
.set PWM_PWMUDB_sP8_pwmdp_u0__16BIT_F0_REG, CYREG_B1_UDB08_09_F0
.set PWM_PWMUDB_sP8_pwmdp_u0__16BIT_F1_REG, CYREG_B1_UDB08_09_F1
.set PWM_PWMUDB_sP8_pwmdp_u0__A0_A1_REG, CYREG_B1_UDB08_A0_A1
.set PWM_PWMUDB_sP8_pwmdp_u0__A0_REG, CYREG_B1_UDB08_A0
.set PWM_PWMUDB_sP8_pwmdp_u0__A1_REG, CYREG_B1_UDB08_A1
.set PWM_PWMUDB_sP8_pwmdp_u0__D0_D1_REG, CYREG_B1_UDB08_D0_D1
.set PWM_PWMUDB_sP8_pwmdp_u0__D0_REG, CYREG_B1_UDB08_D0
.set PWM_PWMUDB_sP8_pwmdp_u0__D1_REG, CYREG_B1_UDB08_D1
.set PWM_PWMUDB_sP8_pwmdp_u0__DP_AUX_CTL_REG, CYREG_B1_UDB08_ACTL
.set PWM_PWMUDB_sP8_pwmdp_u0__F0_F1_REG, CYREG_B1_UDB08_F0_F1
.set PWM_PWMUDB_sP8_pwmdp_u0__F0_REG, CYREG_B1_UDB08_F0
.set PWM_PWMUDB_sP8_pwmdp_u0__F1_REG, CYREG_B1_UDB08_F1
.set PWM_PWMUDB_sP8_pwmdp_u0__MSK_DP_AUX_CTL_REG, CYREG_B1_UDB08_MSK_ACTL
.set PWM_PWMUDB_sP8_pwmdp_u0__PER_DP_AUX_CTL_REG, CYREG_B1_UDB08_MSK_ACTL

/* RTC */
.set RTC_isr__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set RTC_isr__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set RTC_isr__INTC_MASK, 0x4000
.set RTC_isr__INTC_NUMBER, 14
.set RTC_isr__INTC_PRIOR_NUM, 7
.set RTC_isr__INTC_PRIOR_REG, CYREG_NVIC_PRI_14
.set RTC_isr__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set RTC_isr__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* R_CS */
.set R_CS__0__INTTYPE, CYREG_PICU12_INTTYPE4
.set R_CS__0__MASK, 0x10
.set R_CS__0__PC, CYREG_PRT12_PC4
.set R_CS__0__PORT, 12
.set R_CS__0__SHIFT, 4
.set R_CS__AG, CYREG_PRT12_AG
.set R_CS__BIE, CYREG_PRT12_BIE
.set R_CS__BIT_MASK, CYREG_PRT12_BIT_MASK
.set R_CS__BYP, CYREG_PRT12_BYP
.set R_CS__DM0, CYREG_PRT12_DM0
.set R_CS__DM1, CYREG_PRT12_DM1
.set R_CS__DM2, CYREG_PRT12_DM2
.set R_CS__DR, CYREG_PRT12_DR
.set R_CS__INP_DIS, CYREG_PRT12_INP_DIS
.set R_CS__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU12_BASE
.set R_CS__MASK, 0x10
.set R_CS__PORT, 12
.set R_CS__PRT, CYREG_PRT12_PRT
.set R_CS__PRTDSI__DBL_SYNC_IN, CYREG_PRT12_DBL_SYNC_IN
.set R_CS__PRTDSI__OE_SEL0, CYREG_PRT12_OE_SEL0
.set R_CS__PRTDSI__OE_SEL1, CYREG_PRT12_OE_SEL1
.set R_CS__PRTDSI__OUT_SEL0, CYREG_PRT12_OUT_SEL0
.set R_CS__PRTDSI__OUT_SEL1, CYREG_PRT12_OUT_SEL1
.set R_CS__PRTDSI__SYNC_OUT, CYREG_PRT12_SYNC_OUT
.set R_CS__PS, CYREG_PRT12_PS
.set R_CS__SHIFT, 4
.set R_CS__SIO_CFG, CYREG_PRT12_SIO_CFG
.set R_CS__SIO_DIFF, CYREG_PRT12_SIO_DIFF
.set R_CS__SIO_HYST_EN, CYREG_PRT12_SIO_HYST_EN
.set R_CS__SIO_REG_HIFREQ, CYREG_PRT12_SIO_REG_HIFREQ
.set R_CS__SLW, CYREG_PRT12_SLW

/* R_MISO */
.set R_MISO__0__INTTYPE, CYREG_PICU2_INTTYPE7
.set R_MISO__0__MASK, 0x80
.set R_MISO__0__PC, CYREG_PRT2_PC7
.set R_MISO__0__PORT, 2
.set R_MISO__0__SHIFT, 7
.set R_MISO__AG, CYREG_PRT2_AG
.set R_MISO__AMUX, CYREG_PRT2_AMUX
.set R_MISO__BIE, CYREG_PRT2_BIE
.set R_MISO__BIT_MASK, CYREG_PRT2_BIT_MASK
.set R_MISO__BYP, CYREG_PRT2_BYP
.set R_MISO__CTL, CYREG_PRT2_CTL
.set R_MISO__DM0, CYREG_PRT2_DM0
.set R_MISO__DM1, CYREG_PRT2_DM1
.set R_MISO__DM2, CYREG_PRT2_DM2
.set R_MISO__DR, CYREG_PRT2_DR
.set R_MISO__INP_DIS, CYREG_PRT2_INP_DIS
.set R_MISO__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU2_BASE
.set R_MISO__LCD_COM_SEG, CYREG_PRT2_LCD_COM_SEG
.set R_MISO__LCD_EN, CYREG_PRT2_LCD_EN
.set R_MISO__MASK, 0x80
.set R_MISO__PORT, 2
.set R_MISO__PRT, CYREG_PRT2_PRT
.set R_MISO__PRTDSI__CAPS_SEL, CYREG_PRT2_CAPS_SEL
.set R_MISO__PRTDSI__DBL_SYNC_IN, CYREG_PRT2_DBL_SYNC_IN
.set R_MISO__PRTDSI__OE_SEL0, CYREG_PRT2_OE_SEL0
.set R_MISO__PRTDSI__OE_SEL1, CYREG_PRT2_OE_SEL1
.set R_MISO__PRTDSI__OUT_SEL0, CYREG_PRT2_OUT_SEL0
.set R_MISO__PRTDSI__OUT_SEL1, CYREG_PRT2_OUT_SEL1
.set R_MISO__PRTDSI__SYNC_OUT, CYREG_PRT2_SYNC_OUT
.set R_MISO__PS, CYREG_PRT2_PS
.set R_MISO__SHIFT, 7
.set R_MISO__SLW, CYREG_PRT2_SLW

/* R_MOSI */
.set R_MOSI__0__INTTYPE, CYREG_PICU2_INTTYPE6
.set R_MOSI__0__MASK, 0x40
.set R_MOSI__0__PC, CYREG_PRT2_PC6
.set R_MOSI__0__PORT, 2
.set R_MOSI__0__SHIFT, 6
.set R_MOSI__AG, CYREG_PRT2_AG
.set R_MOSI__AMUX, CYREG_PRT2_AMUX
.set R_MOSI__BIE, CYREG_PRT2_BIE
.set R_MOSI__BIT_MASK, CYREG_PRT2_BIT_MASK
.set R_MOSI__BYP, CYREG_PRT2_BYP
.set R_MOSI__CTL, CYREG_PRT2_CTL
.set R_MOSI__DM0, CYREG_PRT2_DM0
.set R_MOSI__DM1, CYREG_PRT2_DM1
.set R_MOSI__DM2, CYREG_PRT2_DM2
.set R_MOSI__DR, CYREG_PRT2_DR
.set R_MOSI__INP_DIS, CYREG_PRT2_INP_DIS
.set R_MOSI__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU2_BASE
.set R_MOSI__LCD_COM_SEG, CYREG_PRT2_LCD_COM_SEG
.set R_MOSI__LCD_EN, CYREG_PRT2_LCD_EN
.set R_MOSI__MASK, 0x40
.set R_MOSI__PORT, 2
.set R_MOSI__PRT, CYREG_PRT2_PRT
.set R_MOSI__PRTDSI__CAPS_SEL, CYREG_PRT2_CAPS_SEL
.set R_MOSI__PRTDSI__DBL_SYNC_IN, CYREG_PRT2_DBL_SYNC_IN
.set R_MOSI__PRTDSI__OE_SEL0, CYREG_PRT2_OE_SEL0
.set R_MOSI__PRTDSI__OE_SEL1, CYREG_PRT2_OE_SEL1
.set R_MOSI__PRTDSI__OUT_SEL0, CYREG_PRT2_OUT_SEL0
.set R_MOSI__PRTDSI__OUT_SEL1, CYREG_PRT2_OUT_SEL1
.set R_MOSI__PRTDSI__SYNC_OUT, CYREG_PRT2_SYNC_OUT
.set R_MOSI__PS, CYREG_PRT2_PS
.set R_MOSI__SHIFT, 6
.set R_MOSI__SLW, CYREG_PRT2_SLW

/* R_SCLK */
.set R_SCLK__0__INTTYPE, CYREG_PICU2_INTTYPE5
.set R_SCLK__0__MASK, 0x20
.set R_SCLK__0__PC, CYREG_PRT2_PC5
.set R_SCLK__0__PORT, 2
.set R_SCLK__0__SHIFT, 5
.set R_SCLK__AG, CYREG_PRT2_AG
.set R_SCLK__AMUX, CYREG_PRT2_AMUX
.set R_SCLK__BIE, CYREG_PRT2_BIE
.set R_SCLK__BIT_MASK, CYREG_PRT2_BIT_MASK
.set R_SCLK__BYP, CYREG_PRT2_BYP
.set R_SCLK__CTL, CYREG_PRT2_CTL
.set R_SCLK__DM0, CYREG_PRT2_DM0
.set R_SCLK__DM1, CYREG_PRT2_DM1
.set R_SCLK__DM2, CYREG_PRT2_DM2
.set R_SCLK__DR, CYREG_PRT2_DR
.set R_SCLK__INP_DIS, CYREG_PRT2_INP_DIS
.set R_SCLK__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU2_BASE
.set R_SCLK__LCD_COM_SEG, CYREG_PRT2_LCD_COM_SEG
.set R_SCLK__LCD_EN, CYREG_PRT2_LCD_EN
.set R_SCLK__MASK, 0x20
.set R_SCLK__PORT, 2
.set R_SCLK__PRT, CYREG_PRT2_PRT
.set R_SCLK__PRTDSI__CAPS_SEL, CYREG_PRT2_CAPS_SEL
.set R_SCLK__PRTDSI__DBL_SYNC_IN, CYREG_PRT2_DBL_SYNC_IN
.set R_SCLK__PRTDSI__OE_SEL0, CYREG_PRT2_OE_SEL0
.set R_SCLK__PRTDSI__OE_SEL1, CYREG_PRT2_OE_SEL1
.set R_SCLK__PRTDSI__OUT_SEL0, CYREG_PRT2_OUT_SEL0
.set R_SCLK__PRTDSI__OUT_SEL1, CYREG_PRT2_OUT_SEL1
.set R_SCLK__PRTDSI__SYNC_OUT, CYREG_PRT2_SYNC_OUT
.set R_SCLK__PS, CYREG_PRT2_PS
.set R_SCLK__SHIFT, 5
.set R_SCLK__SLW, CYREG_PRT2_SLW

/* SCLM */
.set SCLM__0__INTTYPE, CYREG_PICU4_INTTYPE2
.set SCLM__0__MASK, 0x04
.set SCLM__0__PC, CYREG_PRT4_PC2
.set SCLM__0__PORT, 4
.set SCLM__0__SHIFT, 2
.set SCLM__AG, CYREG_PRT4_AG
.set SCLM__AMUX, CYREG_PRT4_AMUX
.set SCLM__BIE, CYREG_PRT4_BIE
.set SCLM__BIT_MASK, CYREG_PRT4_BIT_MASK
.set SCLM__BYP, CYREG_PRT4_BYP
.set SCLM__CTL, CYREG_PRT4_CTL
.set SCLM__DM0, CYREG_PRT4_DM0
.set SCLM__DM1, CYREG_PRT4_DM1
.set SCLM__DM2, CYREG_PRT4_DM2
.set SCLM__DR, CYREG_PRT4_DR
.set SCLM__INP_DIS, CYREG_PRT4_INP_DIS
.set SCLM__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU4_BASE
.set SCLM__LCD_COM_SEG, CYREG_PRT4_LCD_COM_SEG
.set SCLM__LCD_EN, CYREG_PRT4_LCD_EN
.set SCLM__MASK, 0x04
.set SCLM__PORT, 4
.set SCLM__PRT, CYREG_PRT4_PRT
.set SCLM__PRTDSI__CAPS_SEL, CYREG_PRT4_CAPS_SEL
.set SCLM__PRTDSI__DBL_SYNC_IN, CYREG_PRT4_DBL_SYNC_IN
.set SCLM__PRTDSI__OE_SEL0, CYREG_PRT4_OE_SEL0
.set SCLM__PRTDSI__OE_SEL1, CYREG_PRT4_OE_SEL1
.set SCLM__PRTDSI__OUT_SEL0, CYREG_PRT4_OUT_SEL0
.set SCLM__PRTDSI__OUT_SEL1, CYREG_PRT4_OUT_SEL1
.set SCLM__PRTDSI__SYNC_OUT, CYREG_PRT4_SYNC_OUT
.set SCLM__PS, CYREG_PRT4_PS
.set SCLM__SHIFT, 2
.set SCLM__SLW, CYREG_PRT4_SLW

/* SCLS */
.set SCLS__0__INTTYPE, CYREG_PICU3_INTTYPE1
.set SCLS__0__MASK, 0x02
.set SCLS__0__PC, CYREG_PRT3_PC1
.set SCLS__0__PORT, 3
.set SCLS__0__SHIFT, 1
.set SCLS__AG, CYREG_PRT3_AG
.set SCLS__AMUX, CYREG_PRT3_AMUX
.set SCLS__BIE, CYREG_PRT3_BIE
.set SCLS__BIT_MASK, CYREG_PRT3_BIT_MASK
.set SCLS__BYP, CYREG_PRT3_BYP
.set SCLS__CTL, CYREG_PRT3_CTL
.set SCLS__DM0, CYREG_PRT3_DM0
.set SCLS__DM1, CYREG_PRT3_DM1
.set SCLS__DM2, CYREG_PRT3_DM2
.set SCLS__DR, CYREG_PRT3_DR
.set SCLS__INP_DIS, CYREG_PRT3_INP_DIS
.set SCLS__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU3_BASE
.set SCLS__LCD_COM_SEG, CYREG_PRT3_LCD_COM_SEG
.set SCLS__LCD_EN, CYREG_PRT3_LCD_EN
.set SCLS__MASK, 0x02
.set SCLS__PORT, 3
.set SCLS__PRT, CYREG_PRT3_PRT
.set SCLS__PRTDSI__CAPS_SEL, CYREG_PRT3_CAPS_SEL
.set SCLS__PRTDSI__DBL_SYNC_IN, CYREG_PRT3_DBL_SYNC_IN
.set SCLS__PRTDSI__OE_SEL0, CYREG_PRT3_OE_SEL0
.set SCLS__PRTDSI__OE_SEL1, CYREG_PRT3_OE_SEL1
.set SCLS__PRTDSI__OUT_SEL0, CYREG_PRT3_OUT_SEL0
.set SCLS__PRTDSI__OUT_SEL1, CYREG_PRT3_OUT_SEL1
.set SCLS__PRTDSI__SYNC_OUT, CYREG_PRT3_SYNC_OUT
.set SCLS__PS, CYREG_PRT3_PS
.set SCLS__SHIFT, 1
.set SCLS__SLW, CYREG_PRT3_SLW

/* SDAM */
.set SDAM__0__INTTYPE, CYREG_PICU4_INTTYPE3
.set SDAM__0__MASK, 0x08
.set SDAM__0__PC, CYREG_PRT4_PC3
.set SDAM__0__PORT, 4
.set SDAM__0__SHIFT, 3
.set SDAM__AG, CYREG_PRT4_AG
.set SDAM__AMUX, CYREG_PRT4_AMUX
.set SDAM__BIE, CYREG_PRT4_BIE
.set SDAM__BIT_MASK, CYREG_PRT4_BIT_MASK
.set SDAM__BYP, CYREG_PRT4_BYP
.set SDAM__CTL, CYREG_PRT4_CTL
.set SDAM__DM0, CYREG_PRT4_DM0
.set SDAM__DM1, CYREG_PRT4_DM1
.set SDAM__DM2, CYREG_PRT4_DM2
.set SDAM__DR, CYREG_PRT4_DR
.set SDAM__INP_DIS, CYREG_PRT4_INP_DIS
.set SDAM__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU4_BASE
.set SDAM__LCD_COM_SEG, CYREG_PRT4_LCD_COM_SEG
.set SDAM__LCD_EN, CYREG_PRT4_LCD_EN
.set SDAM__MASK, 0x08
.set SDAM__PORT, 4
.set SDAM__PRT, CYREG_PRT4_PRT
.set SDAM__PRTDSI__CAPS_SEL, CYREG_PRT4_CAPS_SEL
.set SDAM__PRTDSI__DBL_SYNC_IN, CYREG_PRT4_DBL_SYNC_IN
.set SDAM__PRTDSI__OE_SEL0, CYREG_PRT4_OE_SEL0
.set SDAM__PRTDSI__OE_SEL1, CYREG_PRT4_OE_SEL1
.set SDAM__PRTDSI__OUT_SEL0, CYREG_PRT4_OUT_SEL0
.set SDAM__PRTDSI__OUT_SEL1, CYREG_PRT4_OUT_SEL1
.set SDAM__PRTDSI__SYNC_OUT, CYREG_PRT4_SYNC_OUT
.set SDAM__PS, CYREG_PRT4_PS
.set SDAM__SHIFT, 3
.set SDAM__SLW, CYREG_PRT4_SLW

/* SDAS */
.set SDAS__0__INTTYPE, CYREG_PICU3_INTTYPE2
.set SDAS__0__MASK, 0x04
.set SDAS__0__PC, CYREG_PRT3_PC2
.set SDAS__0__PORT, 3
.set SDAS__0__SHIFT, 2
.set SDAS__AG, CYREG_PRT3_AG
.set SDAS__AMUX, CYREG_PRT3_AMUX
.set SDAS__BIE, CYREG_PRT3_BIE
.set SDAS__BIT_MASK, CYREG_PRT3_BIT_MASK
.set SDAS__BYP, CYREG_PRT3_BYP
.set SDAS__CTL, CYREG_PRT3_CTL
.set SDAS__DM0, CYREG_PRT3_DM0
.set SDAS__DM1, CYREG_PRT3_DM1
.set SDAS__DM2, CYREG_PRT3_DM2
.set SDAS__DR, CYREG_PRT3_DR
.set SDAS__INP_DIS, CYREG_PRT3_INP_DIS
.set SDAS__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU3_BASE
.set SDAS__LCD_COM_SEG, CYREG_PRT3_LCD_COM_SEG
.set SDAS__LCD_EN, CYREG_PRT3_LCD_EN
.set SDAS__MASK, 0x04
.set SDAS__PORT, 3
.set SDAS__PRT, CYREG_PRT3_PRT
.set SDAS__PRTDSI__CAPS_SEL, CYREG_PRT3_CAPS_SEL
.set SDAS__PRTDSI__DBL_SYNC_IN, CYREG_PRT3_DBL_SYNC_IN
.set SDAS__PRTDSI__OE_SEL0, CYREG_PRT3_OE_SEL0
.set SDAS__PRTDSI__OE_SEL1, CYREG_PRT3_OE_SEL1
.set SDAS__PRTDSI__OUT_SEL0, CYREG_PRT3_OUT_SEL0
.set SDAS__PRTDSI__OUT_SEL1, CYREG_PRT3_OUT_SEL1
.set SDAS__PRTDSI__SYNC_OUT, CYREG_PRT3_SYNC_OUT
.set SDAS__PS, CYREG_PRT3_PS
.set SDAS__SHIFT, 2
.set SDAS__SLW, CYREG_PRT3_SLW

/* SD_CS */
.set SD_CS__0__INTTYPE, CYREG_PICU6_INTTYPE3
.set SD_CS__0__MASK, 0x08
.set SD_CS__0__PC, CYREG_PRT6_PC3
.set SD_CS__0__PORT, 6
.set SD_CS__0__SHIFT, 3
.set SD_CS__AG, CYREG_PRT6_AG
.set SD_CS__AMUX, CYREG_PRT6_AMUX
.set SD_CS__BIE, CYREG_PRT6_BIE
.set SD_CS__BIT_MASK, CYREG_PRT6_BIT_MASK
.set SD_CS__BYP, CYREG_PRT6_BYP
.set SD_CS__CTL, CYREG_PRT6_CTL
.set SD_CS__DM0, CYREG_PRT6_DM0
.set SD_CS__DM1, CYREG_PRT6_DM1
.set SD_CS__DM2, CYREG_PRT6_DM2
.set SD_CS__DR, CYREG_PRT6_DR
.set SD_CS__INP_DIS, CYREG_PRT6_INP_DIS
.set SD_CS__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU6_BASE
.set SD_CS__LCD_COM_SEG, CYREG_PRT6_LCD_COM_SEG
.set SD_CS__LCD_EN, CYREG_PRT6_LCD_EN
.set SD_CS__MASK, 0x08
.set SD_CS__PORT, 6
.set SD_CS__PRT, CYREG_PRT6_PRT
.set SD_CS__PRTDSI__CAPS_SEL, CYREG_PRT6_CAPS_SEL
.set SD_CS__PRTDSI__DBL_SYNC_IN, CYREG_PRT6_DBL_SYNC_IN
.set SD_CS__PRTDSI__OE_SEL0, CYREG_PRT6_OE_SEL0
.set SD_CS__PRTDSI__OE_SEL1, CYREG_PRT6_OE_SEL1
.set SD_CS__PRTDSI__OUT_SEL0, CYREG_PRT6_OUT_SEL0
.set SD_CS__PRTDSI__OUT_SEL1, CYREG_PRT6_OUT_SEL1
.set SD_CS__PRTDSI__SYNC_OUT, CYREG_PRT6_SYNC_OUT
.set SD_CS__PS, CYREG_PRT6_PS
.set SD_CS__SHIFT, 3
.set SD_CS__SLW, CYREG_PRT6_SLW

/* SD_MISO */
.set SD_MISO__0__INTTYPE, CYREG_PICU15_INTTYPE4
.set SD_MISO__0__MASK, 0x10
.set SD_MISO__0__PC, CYREG_IO_PC_PRT15_PC4
.set SD_MISO__0__PORT, 15
.set SD_MISO__0__SHIFT, 4
.set SD_MISO__AG, CYREG_PRT15_AG
.set SD_MISO__AMUX, CYREG_PRT15_AMUX
.set SD_MISO__BIE, CYREG_PRT15_BIE
.set SD_MISO__BIT_MASK, CYREG_PRT15_BIT_MASK
.set SD_MISO__BYP, CYREG_PRT15_BYP
.set SD_MISO__CTL, CYREG_PRT15_CTL
.set SD_MISO__DM0, CYREG_PRT15_DM0
.set SD_MISO__DM1, CYREG_PRT15_DM1
.set SD_MISO__DM2, CYREG_PRT15_DM2
.set SD_MISO__DR, CYREG_PRT15_DR
.set SD_MISO__INP_DIS, CYREG_PRT15_INP_DIS
.set SD_MISO__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU15_BASE
.set SD_MISO__LCD_COM_SEG, CYREG_PRT15_LCD_COM_SEG
.set SD_MISO__LCD_EN, CYREG_PRT15_LCD_EN
.set SD_MISO__MASK, 0x10
.set SD_MISO__PORT, 15
.set SD_MISO__PRT, CYREG_PRT15_PRT
.set SD_MISO__PRTDSI__CAPS_SEL, CYREG_PRT15_CAPS_SEL
.set SD_MISO__PRTDSI__DBL_SYNC_IN, CYREG_PRT15_DBL_SYNC_IN
.set SD_MISO__PRTDSI__OE_SEL0, CYREG_PRT15_OE_SEL0
.set SD_MISO__PRTDSI__OE_SEL1, CYREG_PRT15_OE_SEL1
.set SD_MISO__PRTDSI__OUT_SEL0, CYREG_PRT15_OUT_SEL0
.set SD_MISO__PRTDSI__OUT_SEL1, CYREG_PRT15_OUT_SEL1
.set SD_MISO__PRTDSI__SYNC_OUT, CYREG_PRT15_SYNC_OUT
.set SD_MISO__PS, CYREG_PRT15_PS
.set SD_MISO__SHIFT, 4
.set SD_MISO__SLW, CYREG_PRT15_SLW

/* SD_MOSI */
.set SD_MOSI__0__INTTYPE, CYREG_PICU6_INTTYPE2
.set SD_MOSI__0__MASK, 0x04
.set SD_MOSI__0__PC, CYREG_PRT6_PC2
.set SD_MOSI__0__PORT, 6
.set SD_MOSI__0__SHIFT, 2
.set SD_MOSI__AG, CYREG_PRT6_AG
.set SD_MOSI__AMUX, CYREG_PRT6_AMUX
.set SD_MOSI__BIE, CYREG_PRT6_BIE
.set SD_MOSI__BIT_MASK, CYREG_PRT6_BIT_MASK
.set SD_MOSI__BYP, CYREG_PRT6_BYP
.set SD_MOSI__CTL, CYREG_PRT6_CTL
.set SD_MOSI__DM0, CYREG_PRT6_DM0
.set SD_MOSI__DM1, CYREG_PRT6_DM1
.set SD_MOSI__DM2, CYREG_PRT6_DM2
.set SD_MOSI__DR, CYREG_PRT6_DR
.set SD_MOSI__INP_DIS, CYREG_PRT6_INP_DIS
.set SD_MOSI__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU6_BASE
.set SD_MOSI__LCD_COM_SEG, CYREG_PRT6_LCD_COM_SEG
.set SD_MOSI__LCD_EN, CYREG_PRT6_LCD_EN
.set SD_MOSI__MASK, 0x04
.set SD_MOSI__PORT, 6
.set SD_MOSI__PRT, CYREG_PRT6_PRT
.set SD_MOSI__PRTDSI__CAPS_SEL, CYREG_PRT6_CAPS_SEL
.set SD_MOSI__PRTDSI__DBL_SYNC_IN, CYREG_PRT6_DBL_SYNC_IN
.set SD_MOSI__PRTDSI__OE_SEL0, CYREG_PRT6_OE_SEL0
.set SD_MOSI__PRTDSI__OE_SEL1, CYREG_PRT6_OE_SEL1
.set SD_MOSI__PRTDSI__OUT_SEL0, CYREG_PRT6_OUT_SEL0
.set SD_MOSI__PRTDSI__OUT_SEL1, CYREG_PRT6_OUT_SEL1
.set SD_MOSI__PRTDSI__SYNC_OUT, CYREG_PRT6_SYNC_OUT
.set SD_MOSI__PS, CYREG_PRT6_PS
.set SD_MOSI__SHIFT, 2
.set SD_MOSI__SLW, CYREG_PRT6_SLW

/* SD_SCLK */
.set SD_SCLK__0__INTTYPE, CYREG_PICU2_INTTYPE1
.set SD_SCLK__0__MASK, 0x02
.set SD_SCLK__0__PC, CYREG_PRT2_PC1
.set SD_SCLK__0__PORT, 2
.set SD_SCLK__0__SHIFT, 1
.set SD_SCLK__AG, CYREG_PRT2_AG
.set SD_SCLK__AMUX, CYREG_PRT2_AMUX
.set SD_SCLK__BIE, CYREG_PRT2_BIE
.set SD_SCLK__BIT_MASK, CYREG_PRT2_BIT_MASK
.set SD_SCLK__BYP, CYREG_PRT2_BYP
.set SD_SCLK__CTL, CYREG_PRT2_CTL
.set SD_SCLK__DM0, CYREG_PRT2_DM0
.set SD_SCLK__DM1, CYREG_PRT2_DM1
.set SD_SCLK__DM2, CYREG_PRT2_DM2
.set SD_SCLK__DR, CYREG_PRT2_DR
.set SD_SCLK__INP_DIS, CYREG_PRT2_INP_DIS
.set SD_SCLK__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU2_BASE
.set SD_SCLK__LCD_COM_SEG, CYREG_PRT2_LCD_COM_SEG
.set SD_SCLK__LCD_EN, CYREG_PRT2_LCD_EN
.set SD_SCLK__MASK, 0x02
.set SD_SCLK__PORT, 2
.set SD_SCLK__PRT, CYREG_PRT2_PRT
.set SD_SCLK__PRTDSI__CAPS_SEL, CYREG_PRT2_CAPS_SEL
.set SD_SCLK__PRTDSI__DBL_SYNC_IN, CYREG_PRT2_DBL_SYNC_IN
.set SD_SCLK__PRTDSI__OE_SEL0, CYREG_PRT2_OE_SEL0
.set SD_SCLK__PRTDSI__OE_SEL1, CYREG_PRT2_OE_SEL1
.set SD_SCLK__PRTDSI__OUT_SEL0, CYREG_PRT2_OUT_SEL0
.set SD_SCLK__PRTDSI__OUT_SEL1, CYREG_PRT2_OUT_SEL1
.set SD_SCLK__PRTDSI__SYNC_OUT, CYREG_PRT2_SYNC_OUT
.set SD_SCLK__PS, CYREG_PRT2_PS
.set SD_SCLK__SHIFT, 1
.set SD_SCLK__SLW, CYREG_PRT2_SLW

/* SPI1_BSPIM */
.set SPI1_BSPIM_BitCounter__16BIT_CONTROL_AUX_CTL_REG, CYREG_B0_UDB12_13_ACTL
.set SPI1_BSPIM_BitCounter__16BIT_CONTROL_CONTROL_REG, CYREG_B0_UDB12_13_CTL
.set SPI1_BSPIM_BitCounter__16BIT_CONTROL_COUNT_REG, CYREG_B0_UDB12_13_CTL
.set SPI1_BSPIM_BitCounter__16BIT_COUNT_CONTROL_REG, CYREG_B0_UDB12_13_CTL
.set SPI1_BSPIM_BitCounter__16BIT_COUNT_COUNT_REG, CYREG_B0_UDB12_13_CTL
.set SPI1_BSPIM_BitCounter__16BIT_MASK_MASK_REG, CYREG_B0_UDB12_13_MSK
.set SPI1_BSPIM_BitCounter__16BIT_MASK_PERIOD_REG, CYREG_B0_UDB12_13_MSK
.set SPI1_BSPIM_BitCounter__16BIT_PERIOD_MASK_REG, CYREG_B0_UDB12_13_MSK
.set SPI1_BSPIM_BitCounter__16BIT_PERIOD_PERIOD_REG, CYREG_B0_UDB12_13_MSK
.set SPI1_BSPIM_BitCounter__CONTROL_AUX_CTL_REG, CYREG_B0_UDB12_ACTL
.set SPI1_BSPIM_BitCounter__CONTROL_REG, CYREG_B0_UDB12_CTL
.set SPI1_BSPIM_BitCounter__CONTROL_ST_REG, CYREG_B0_UDB12_ST_CTL
.set SPI1_BSPIM_BitCounter__COUNT_REG, CYREG_B0_UDB12_CTL
.set SPI1_BSPIM_BitCounter__COUNT_ST_REG, CYREG_B0_UDB12_ST_CTL
.set SPI1_BSPIM_BitCounter__MASK_CTL_AUX_CTL_REG, CYREG_B0_UDB12_MSK_ACTL
.set SPI1_BSPIM_BitCounter__PER_CTL_AUX_CTL_REG, CYREG_B0_UDB12_MSK_ACTL
.set SPI1_BSPIM_BitCounter__PERIOD_REG, CYREG_B0_UDB12_MSK
.set SPI1_BSPIM_BitCounter_ST__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB12_13_ACTL
.set SPI1_BSPIM_BitCounter_ST__16BIT_STATUS_REG, CYREG_B0_UDB12_13_ST
.set SPI1_BSPIM_BitCounter_ST__MASK_REG, CYREG_B0_UDB12_MSK
.set SPI1_BSPIM_BitCounter_ST__MASK_ST_AUX_CTL_REG, CYREG_B0_UDB12_MSK_ACTL
.set SPI1_BSPIM_BitCounter_ST__PER_ST_AUX_CTL_REG, CYREG_B0_UDB12_MSK_ACTL
.set SPI1_BSPIM_BitCounter_ST__STATUS_AUX_CTL_REG, CYREG_B0_UDB12_ACTL
.set SPI1_BSPIM_BitCounter_ST__STATUS_CNT_REG, CYREG_B0_UDB12_ST_CTL
.set SPI1_BSPIM_BitCounter_ST__STATUS_CONTROL_REG, CYREG_B0_UDB12_ST_CTL
.set SPI1_BSPIM_BitCounter_ST__STATUS_REG, CYREG_B0_UDB12_ST
.set SPI1_BSPIM_RxStsReg__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB13_14_ACTL
.set SPI1_BSPIM_RxStsReg__16BIT_STATUS_REG, CYREG_B0_UDB13_14_ST
.set SPI1_BSPIM_RxStsReg__4__MASK, 0x10
.set SPI1_BSPIM_RxStsReg__4__POS, 4
.set SPI1_BSPIM_RxStsReg__5__MASK, 0x20
.set SPI1_BSPIM_RxStsReg__5__POS, 5
.set SPI1_BSPIM_RxStsReg__6__MASK, 0x40
.set SPI1_BSPIM_RxStsReg__6__POS, 6
.set SPI1_BSPIM_RxStsReg__MASK, 0x70
.set SPI1_BSPIM_RxStsReg__MASK_REG, CYREG_B0_UDB13_MSK
.set SPI1_BSPIM_RxStsReg__STATUS_AUX_CTL_REG, CYREG_B0_UDB13_ACTL
.set SPI1_BSPIM_RxStsReg__STATUS_REG, CYREG_B0_UDB13_ST
.set SPI1_BSPIM_sR16_Dp_u0__16BIT_A0_REG, CYREG_B0_UDB12_13_A0
.set SPI1_BSPIM_sR16_Dp_u0__16BIT_A1_REG, CYREG_B0_UDB12_13_A1
.set SPI1_BSPIM_sR16_Dp_u0__16BIT_D0_REG, CYREG_B0_UDB12_13_D0
.set SPI1_BSPIM_sR16_Dp_u0__16BIT_D1_REG, CYREG_B0_UDB12_13_D1
.set SPI1_BSPIM_sR16_Dp_u0__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB12_13_ACTL
.set SPI1_BSPIM_sR16_Dp_u0__16BIT_F0_REG, CYREG_B0_UDB12_13_F0
.set SPI1_BSPIM_sR16_Dp_u0__16BIT_F1_REG, CYREG_B0_UDB12_13_F1
.set SPI1_BSPIM_sR16_Dp_u0__A0_A1_REG, CYREG_B0_UDB12_A0_A1
.set SPI1_BSPIM_sR16_Dp_u0__A0_REG, CYREG_B0_UDB12_A0
.set SPI1_BSPIM_sR16_Dp_u0__A1_REG, CYREG_B0_UDB12_A1
.set SPI1_BSPIM_sR16_Dp_u0__D0_D1_REG, CYREG_B0_UDB12_D0_D1
.set SPI1_BSPIM_sR16_Dp_u0__D0_REG, CYREG_B0_UDB12_D0
.set SPI1_BSPIM_sR16_Dp_u0__D1_REG, CYREG_B0_UDB12_D1
.set SPI1_BSPIM_sR16_Dp_u0__DP_AUX_CTL_REG, CYREG_B0_UDB12_ACTL
.set SPI1_BSPIM_sR16_Dp_u0__F0_F1_REG, CYREG_B0_UDB12_F0_F1
.set SPI1_BSPIM_sR16_Dp_u0__F0_REG, CYREG_B0_UDB12_F0
.set SPI1_BSPIM_sR16_Dp_u0__F1_REG, CYREG_B0_UDB12_F1
.set SPI1_BSPIM_sR16_Dp_u0__MSK_DP_AUX_CTL_REG, CYREG_B0_UDB12_MSK_ACTL
.set SPI1_BSPIM_sR16_Dp_u0__PER_DP_AUX_CTL_REG, CYREG_B0_UDB12_MSK_ACTL
.set SPI1_BSPIM_sR16_Dp_u1__16BIT_A0_REG, CYREG_B0_UDB13_14_A0
.set SPI1_BSPIM_sR16_Dp_u1__16BIT_A1_REG, CYREG_B0_UDB13_14_A1
.set SPI1_BSPIM_sR16_Dp_u1__16BIT_D0_REG, CYREG_B0_UDB13_14_D0
.set SPI1_BSPIM_sR16_Dp_u1__16BIT_D1_REG, CYREG_B0_UDB13_14_D1
.set SPI1_BSPIM_sR16_Dp_u1__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB13_14_ACTL
.set SPI1_BSPIM_sR16_Dp_u1__16BIT_F0_REG, CYREG_B0_UDB13_14_F0
.set SPI1_BSPIM_sR16_Dp_u1__16BIT_F1_REG, CYREG_B0_UDB13_14_F1
.set SPI1_BSPIM_sR16_Dp_u1__A0_A1_REG, CYREG_B0_UDB13_A0_A1
.set SPI1_BSPIM_sR16_Dp_u1__A0_REG, CYREG_B0_UDB13_A0
.set SPI1_BSPIM_sR16_Dp_u1__A1_REG, CYREG_B0_UDB13_A1
.set SPI1_BSPIM_sR16_Dp_u1__D0_D1_REG, CYREG_B0_UDB13_D0_D1
.set SPI1_BSPIM_sR16_Dp_u1__D0_REG, CYREG_B0_UDB13_D0
.set SPI1_BSPIM_sR16_Dp_u1__D1_REG, CYREG_B0_UDB13_D1
.set SPI1_BSPIM_sR16_Dp_u1__DP_AUX_CTL_REG, CYREG_B0_UDB13_ACTL
.set SPI1_BSPIM_sR16_Dp_u1__F0_F1_REG, CYREG_B0_UDB13_F0_F1
.set SPI1_BSPIM_sR16_Dp_u1__F0_REG, CYREG_B0_UDB13_F0
.set SPI1_BSPIM_sR16_Dp_u1__F1_REG, CYREG_B0_UDB13_F1
.set SPI1_BSPIM_TxStsReg__0__MASK, 0x01
.set SPI1_BSPIM_TxStsReg__0__POS, 0
.set SPI1_BSPIM_TxStsReg__1__MASK, 0x02
.set SPI1_BSPIM_TxStsReg__1__POS, 1
.set SPI1_BSPIM_TxStsReg__2__MASK, 0x04
.set SPI1_BSPIM_TxStsReg__2__POS, 2
.set SPI1_BSPIM_TxStsReg__3__MASK, 0x08
.set SPI1_BSPIM_TxStsReg__3__POS, 3
.set SPI1_BSPIM_TxStsReg__4__MASK, 0x10
.set SPI1_BSPIM_TxStsReg__4__POS, 4
.set SPI1_BSPIM_TxStsReg__MASK, 0x1F
.set SPI1_BSPIM_TxStsReg__MASK_REG, CYREG_B0_UDB15_MSK
.set SPI1_BSPIM_TxStsReg__STATUS_AUX_CTL_REG, CYREG_B0_UDB15_ACTL
.set SPI1_BSPIM_TxStsReg__STATUS_REG, CYREG_B0_UDB15_ST

/* SPI1_IntClock */
.set SPI1_IntClock__CFG0, CYREG_CLKDIST_DCFG0_CFG0
.set SPI1_IntClock__CFG1, CYREG_CLKDIST_DCFG0_CFG1
.set SPI1_IntClock__CFG2, CYREG_CLKDIST_DCFG0_CFG2
.set SPI1_IntClock__CFG2_SRC_SEL_MASK, 0x07
.set SPI1_IntClock__INDEX, 0x00
.set SPI1_IntClock__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set SPI1_IntClock__PM_ACT_MSK, 0x01
.set SPI1_IntClock__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set SPI1_IntClock__PM_STBY_MSK, 0x01

/* SPI_RP_BSPIM */
.set SPI_RP_BSPIM_BitCounter__16BIT_CONTROL_AUX_CTL_REG, CYREG_B1_UDB10_11_ACTL
.set SPI_RP_BSPIM_BitCounter__16BIT_CONTROL_CONTROL_REG, CYREG_B1_UDB10_11_CTL
.set SPI_RP_BSPIM_BitCounter__16BIT_CONTROL_COUNT_REG, CYREG_B1_UDB10_11_CTL
.set SPI_RP_BSPIM_BitCounter__16BIT_COUNT_CONTROL_REG, CYREG_B1_UDB10_11_CTL
.set SPI_RP_BSPIM_BitCounter__16BIT_COUNT_COUNT_REG, CYREG_B1_UDB10_11_CTL
.set SPI_RP_BSPIM_BitCounter__16BIT_MASK_MASK_REG, CYREG_B1_UDB10_11_MSK
.set SPI_RP_BSPIM_BitCounter__16BIT_MASK_PERIOD_REG, CYREG_B1_UDB10_11_MSK
.set SPI_RP_BSPIM_BitCounter__16BIT_PERIOD_MASK_REG, CYREG_B1_UDB10_11_MSK
.set SPI_RP_BSPIM_BitCounter__16BIT_PERIOD_PERIOD_REG, CYREG_B1_UDB10_11_MSK
.set SPI_RP_BSPIM_BitCounter__CONTROL_AUX_CTL_REG, CYREG_B1_UDB10_ACTL
.set SPI_RP_BSPIM_BitCounter__CONTROL_REG, CYREG_B1_UDB10_CTL
.set SPI_RP_BSPIM_BitCounter__CONTROL_ST_REG, CYREG_B1_UDB10_ST_CTL
.set SPI_RP_BSPIM_BitCounter__COUNT_REG, CYREG_B1_UDB10_CTL
.set SPI_RP_BSPIM_BitCounter__COUNT_ST_REG, CYREG_B1_UDB10_ST_CTL
.set SPI_RP_BSPIM_BitCounter__MASK_CTL_AUX_CTL_REG, CYREG_B1_UDB10_MSK_ACTL
.set SPI_RP_BSPIM_BitCounter__PER_CTL_AUX_CTL_REG, CYREG_B1_UDB10_MSK_ACTL
.set SPI_RP_BSPIM_BitCounter__PERIOD_REG, CYREG_B1_UDB10_MSK
.set SPI_RP_BSPIM_BitCounter_ST__16BIT_STATUS_AUX_CTL_REG, CYREG_B1_UDB10_11_ACTL
.set SPI_RP_BSPIM_BitCounter_ST__16BIT_STATUS_REG, CYREG_B1_UDB10_11_ST
.set SPI_RP_BSPIM_BitCounter_ST__MASK_REG, CYREG_B1_UDB10_MSK
.set SPI_RP_BSPIM_BitCounter_ST__MASK_ST_AUX_CTL_REG, CYREG_B1_UDB10_MSK_ACTL
.set SPI_RP_BSPIM_BitCounter_ST__PER_ST_AUX_CTL_REG, CYREG_B1_UDB10_MSK_ACTL
.set SPI_RP_BSPIM_BitCounter_ST__STATUS_AUX_CTL_REG, CYREG_B1_UDB10_ACTL
.set SPI_RP_BSPIM_BitCounter_ST__STATUS_CNT_REG, CYREG_B1_UDB10_ST_CTL
.set SPI_RP_BSPIM_BitCounter_ST__STATUS_CONTROL_REG, CYREG_B1_UDB10_ST_CTL
.set SPI_RP_BSPIM_BitCounter_ST__STATUS_REG, CYREG_B1_UDB10_ST
.set SPI_RP_BSPIM_RxStsReg__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB14_15_ACTL
.set SPI_RP_BSPIM_RxStsReg__16BIT_STATUS_REG, CYREG_B0_UDB14_15_ST
.set SPI_RP_BSPIM_RxStsReg__4__MASK, 0x10
.set SPI_RP_BSPIM_RxStsReg__4__POS, 4
.set SPI_RP_BSPIM_RxStsReg__5__MASK, 0x20
.set SPI_RP_BSPIM_RxStsReg__5__POS, 5
.set SPI_RP_BSPIM_RxStsReg__6__MASK, 0x40
.set SPI_RP_BSPIM_RxStsReg__6__POS, 6
.set SPI_RP_BSPIM_RxStsReg__MASK, 0x70
.set SPI_RP_BSPIM_RxStsReg__MASK_REG, CYREG_B0_UDB14_MSK
.set SPI_RP_BSPIM_RxStsReg__STATUS_AUX_CTL_REG, CYREG_B0_UDB14_ACTL
.set SPI_RP_BSPIM_RxStsReg__STATUS_REG, CYREG_B0_UDB14_ST
.set SPI_RP_BSPIM_sR8_Dp_u0__16BIT_A0_REG, CYREG_B1_UDB10_11_A0
.set SPI_RP_BSPIM_sR8_Dp_u0__16BIT_A1_REG, CYREG_B1_UDB10_11_A1
.set SPI_RP_BSPIM_sR8_Dp_u0__16BIT_D0_REG, CYREG_B1_UDB10_11_D0
.set SPI_RP_BSPIM_sR8_Dp_u0__16BIT_D1_REG, CYREG_B1_UDB10_11_D1
.set SPI_RP_BSPIM_sR8_Dp_u0__16BIT_DP_AUX_CTL_REG, CYREG_B1_UDB10_11_ACTL
.set SPI_RP_BSPIM_sR8_Dp_u0__16BIT_F0_REG, CYREG_B1_UDB10_11_F0
.set SPI_RP_BSPIM_sR8_Dp_u0__16BIT_F1_REG, CYREG_B1_UDB10_11_F1
.set SPI_RP_BSPIM_sR8_Dp_u0__A0_A1_REG, CYREG_B1_UDB10_A0_A1
.set SPI_RP_BSPIM_sR8_Dp_u0__A0_REG, CYREG_B1_UDB10_A0
.set SPI_RP_BSPIM_sR8_Dp_u0__A1_REG, CYREG_B1_UDB10_A1
.set SPI_RP_BSPIM_sR8_Dp_u0__D0_D1_REG, CYREG_B1_UDB10_D0_D1
.set SPI_RP_BSPIM_sR8_Dp_u0__D0_REG, CYREG_B1_UDB10_D0
.set SPI_RP_BSPIM_sR8_Dp_u0__D1_REG, CYREG_B1_UDB10_D1
.set SPI_RP_BSPIM_sR8_Dp_u0__DP_AUX_CTL_REG, CYREG_B1_UDB10_ACTL
.set SPI_RP_BSPIM_sR8_Dp_u0__F0_F1_REG, CYREG_B1_UDB10_F0_F1
.set SPI_RP_BSPIM_sR8_Dp_u0__F0_REG, CYREG_B1_UDB10_F0
.set SPI_RP_BSPIM_sR8_Dp_u0__F1_REG, CYREG_B1_UDB10_F1
.set SPI_RP_BSPIM_sR8_Dp_u0__MSK_DP_AUX_CTL_REG, CYREG_B1_UDB10_MSK_ACTL
.set SPI_RP_BSPIM_sR8_Dp_u0__PER_DP_AUX_CTL_REG, CYREG_B1_UDB10_MSK_ACTL
.set SPI_RP_BSPIM_TxStsReg__0__MASK, 0x01
.set SPI_RP_BSPIM_TxStsReg__0__POS, 0
.set SPI_RP_BSPIM_TxStsReg__1__MASK, 0x02
.set SPI_RP_BSPIM_TxStsReg__1__POS, 1
.set SPI_RP_BSPIM_TxStsReg__16BIT_STATUS_AUX_CTL_REG, CYREG_B1_UDB09_10_ACTL
.set SPI_RP_BSPIM_TxStsReg__16BIT_STATUS_REG, CYREG_B1_UDB09_10_ST
.set SPI_RP_BSPIM_TxStsReg__2__MASK, 0x04
.set SPI_RP_BSPIM_TxStsReg__2__POS, 2
.set SPI_RP_BSPIM_TxStsReg__3__MASK, 0x08
.set SPI_RP_BSPIM_TxStsReg__3__POS, 3
.set SPI_RP_BSPIM_TxStsReg__4__MASK, 0x10
.set SPI_RP_BSPIM_TxStsReg__4__POS, 4
.set SPI_RP_BSPIM_TxStsReg__MASK, 0x1F
.set SPI_RP_BSPIM_TxStsReg__MASK_REG, CYREG_B1_UDB09_MSK
.set SPI_RP_BSPIM_TxStsReg__MASK_ST_AUX_CTL_REG, CYREG_B1_UDB09_MSK_ACTL
.set SPI_RP_BSPIM_TxStsReg__PER_ST_AUX_CTL_REG, CYREG_B1_UDB09_MSK_ACTL
.set SPI_RP_BSPIM_TxStsReg__STATUS_AUX_CTL_REG, CYREG_B1_UDB09_ACTL
.set SPI_RP_BSPIM_TxStsReg__STATUS_CNT_REG, CYREG_B1_UDB09_ST_CTL
.set SPI_RP_BSPIM_TxStsReg__STATUS_CONTROL_REG, CYREG_B1_UDB09_ST_CTL
.set SPI_RP_BSPIM_TxStsReg__STATUS_REG, CYREG_B1_UDB09_ST

/* SPI_RP_IntClock */
.set SPI_RP_IntClock__CFG0, CYREG_CLKDIST_DCFG1_CFG0
.set SPI_RP_IntClock__CFG1, CYREG_CLKDIST_DCFG1_CFG1
.set SPI_RP_IntClock__CFG2, CYREG_CLKDIST_DCFG1_CFG2
.set SPI_RP_IntClock__CFG2_SRC_SEL_MASK, 0x07
.set SPI_RP_IntClock__INDEX, 0x01
.set SPI_RP_IntClock__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set SPI_RP_IntClock__PM_ACT_MSK, 0x02
.set SPI_RP_IntClock__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set SPI_RP_IntClock__PM_STBY_MSK, 0x02

/* SPI_SD_BSPIM */
.set SPI_SD_BSPIM_BitCounter__16BIT_CONTROL_AUX_CTL_REG, CYREG_B0_UDB11_12_ACTL
.set SPI_SD_BSPIM_BitCounter__16BIT_CONTROL_CONTROL_REG, CYREG_B0_UDB11_12_CTL
.set SPI_SD_BSPIM_BitCounter__16BIT_CONTROL_COUNT_REG, CYREG_B0_UDB11_12_CTL
.set SPI_SD_BSPIM_BitCounter__16BIT_COUNT_CONTROL_REG, CYREG_B0_UDB11_12_CTL
.set SPI_SD_BSPIM_BitCounter__16BIT_COUNT_COUNT_REG, CYREG_B0_UDB11_12_CTL
.set SPI_SD_BSPIM_BitCounter__16BIT_MASK_MASK_REG, CYREG_B0_UDB11_12_MSK
.set SPI_SD_BSPIM_BitCounter__16BIT_MASK_PERIOD_REG, CYREG_B0_UDB11_12_MSK
.set SPI_SD_BSPIM_BitCounter__16BIT_PERIOD_MASK_REG, CYREG_B0_UDB11_12_MSK
.set SPI_SD_BSPIM_BitCounter__16BIT_PERIOD_PERIOD_REG, CYREG_B0_UDB11_12_MSK
.set SPI_SD_BSPIM_BitCounter__CONTROL_AUX_CTL_REG, CYREG_B0_UDB11_ACTL
.set SPI_SD_BSPIM_BitCounter__CONTROL_REG, CYREG_B0_UDB11_CTL
.set SPI_SD_BSPIM_BitCounter__CONTROL_ST_REG, CYREG_B0_UDB11_ST_CTL
.set SPI_SD_BSPIM_BitCounter__COUNT_REG, CYREG_B0_UDB11_CTL
.set SPI_SD_BSPIM_BitCounter__COUNT_ST_REG, CYREG_B0_UDB11_ST_CTL
.set SPI_SD_BSPIM_BitCounter__MASK_CTL_AUX_CTL_REG, CYREG_B0_UDB11_MSK_ACTL
.set SPI_SD_BSPIM_BitCounter__PER_CTL_AUX_CTL_REG, CYREG_B0_UDB11_MSK_ACTL
.set SPI_SD_BSPIM_BitCounter__PERIOD_REG, CYREG_B0_UDB11_MSK
.set SPI_SD_BSPIM_BitCounter_ST__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB11_12_ACTL
.set SPI_SD_BSPIM_BitCounter_ST__16BIT_STATUS_REG, CYREG_B0_UDB11_12_ST
.set SPI_SD_BSPIM_BitCounter_ST__MASK_REG, CYREG_B0_UDB11_MSK
.set SPI_SD_BSPIM_BitCounter_ST__MASK_ST_AUX_CTL_REG, CYREG_B0_UDB11_MSK_ACTL
.set SPI_SD_BSPIM_BitCounter_ST__PER_ST_AUX_CTL_REG, CYREG_B0_UDB11_MSK_ACTL
.set SPI_SD_BSPIM_BitCounter_ST__STATUS_AUX_CTL_REG, CYREG_B0_UDB11_ACTL
.set SPI_SD_BSPIM_BitCounter_ST__STATUS_CNT_REG, CYREG_B0_UDB11_ST_CTL
.set SPI_SD_BSPIM_BitCounter_ST__STATUS_CONTROL_REG, CYREG_B0_UDB11_ST_CTL
.set SPI_SD_BSPIM_BitCounter_ST__STATUS_REG, CYREG_B0_UDB11_ST
.set SPI_SD_BSPIM_RxStsReg__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB07_08_ACTL
.set SPI_SD_BSPIM_RxStsReg__16BIT_STATUS_REG, CYREG_B0_UDB07_08_ST
.set SPI_SD_BSPIM_RxStsReg__4__MASK, 0x10
.set SPI_SD_BSPIM_RxStsReg__4__POS, 4
.set SPI_SD_BSPIM_RxStsReg__5__MASK, 0x20
.set SPI_SD_BSPIM_RxStsReg__5__POS, 5
.set SPI_SD_BSPIM_RxStsReg__6__MASK, 0x40
.set SPI_SD_BSPIM_RxStsReg__6__POS, 6
.set SPI_SD_BSPIM_RxStsReg__MASK, 0x70
.set SPI_SD_BSPIM_RxStsReg__MASK_REG, CYREG_B0_UDB07_MSK
.set SPI_SD_BSPIM_RxStsReg__STATUS_AUX_CTL_REG, CYREG_B0_UDB07_ACTL
.set SPI_SD_BSPIM_RxStsReg__STATUS_REG, CYREG_B0_UDB07_ST
.set SPI_SD_BSPIM_sR8_Dp_u0__16BIT_A0_REG, CYREG_B0_UDB08_09_A0
.set SPI_SD_BSPIM_sR8_Dp_u0__16BIT_A1_REG, CYREG_B0_UDB08_09_A1
.set SPI_SD_BSPIM_sR8_Dp_u0__16BIT_D0_REG, CYREG_B0_UDB08_09_D0
.set SPI_SD_BSPIM_sR8_Dp_u0__16BIT_D1_REG, CYREG_B0_UDB08_09_D1
.set SPI_SD_BSPIM_sR8_Dp_u0__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB08_09_ACTL
.set SPI_SD_BSPIM_sR8_Dp_u0__16BIT_F0_REG, CYREG_B0_UDB08_09_F0
.set SPI_SD_BSPIM_sR8_Dp_u0__16BIT_F1_REG, CYREG_B0_UDB08_09_F1
.set SPI_SD_BSPIM_sR8_Dp_u0__A0_A1_REG, CYREG_B0_UDB08_A0_A1
.set SPI_SD_BSPIM_sR8_Dp_u0__A0_REG, CYREG_B0_UDB08_A0
.set SPI_SD_BSPIM_sR8_Dp_u0__A1_REG, CYREG_B0_UDB08_A1
.set SPI_SD_BSPIM_sR8_Dp_u0__D0_D1_REG, CYREG_B0_UDB08_D0_D1
.set SPI_SD_BSPIM_sR8_Dp_u0__D0_REG, CYREG_B0_UDB08_D0
.set SPI_SD_BSPIM_sR8_Dp_u0__D1_REG, CYREG_B0_UDB08_D1
.set SPI_SD_BSPIM_sR8_Dp_u0__DP_AUX_CTL_REG, CYREG_B0_UDB08_ACTL
.set SPI_SD_BSPIM_sR8_Dp_u0__F0_F1_REG, CYREG_B0_UDB08_F0_F1
.set SPI_SD_BSPIM_sR8_Dp_u0__F0_REG, CYREG_B0_UDB08_F0
.set SPI_SD_BSPIM_sR8_Dp_u0__F1_REG, CYREG_B0_UDB08_F1
.set SPI_SD_BSPIM_TxStsReg__0__MASK, 0x01
.set SPI_SD_BSPIM_TxStsReg__0__POS, 0
.set SPI_SD_BSPIM_TxStsReg__1__MASK, 0x02
.set SPI_SD_BSPIM_TxStsReg__1__POS, 1
.set SPI_SD_BSPIM_TxStsReg__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB08_09_ACTL
.set SPI_SD_BSPIM_TxStsReg__16BIT_STATUS_REG, CYREG_B0_UDB08_09_ST
.set SPI_SD_BSPIM_TxStsReg__2__MASK, 0x04
.set SPI_SD_BSPIM_TxStsReg__2__POS, 2
.set SPI_SD_BSPIM_TxStsReg__3__MASK, 0x08
.set SPI_SD_BSPIM_TxStsReg__3__POS, 3
.set SPI_SD_BSPIM_TxStsReg__4__MASK, 0x10
.set SPI_SD_BSPIM_TxStsReg__4__POS, 4
.set SPI_SD_BSPIM_TxStsReg__MASK, 0x1F
.set SPI_SD_BSPIM_TxStsReg__MASK_REG, CYREG_B0_UDB08_MSK
.set SPI_SD_BSPIM_TxStsReg__STATUS_AUX_CTL_REG, CYREG_B0_UDB08_ACTL
.set SPI_SD_BSPIM_TxStsReg__STATUS_REG, CYREG_B0_UDB08_ST

/* SPI_SD_IntClock */
.set SPI_SD_IntClock__CFG0, CYREG_CLKDIST_DCFG2_CFG0
.set SPI_SD_IntClock__CFG1, CYREG_CLKDIST_DCFG2_CFG1
.set SPI_SD_IntClock__CFG2, CYREG_CLKDIST_DCFG2_CFG2
.set SPI_SD_IntClock__CFG2_SRC_SEL_MASK, 0x07
.set SPI_SD_IntClock__INDEX, 0x02
.set SPI_SD_IntClock__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set SPI_SD_IntClock__PM_ACT_MSK, 0x04
.set SPI_SD_IntClock__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set SPI_SD_IntClock__PM_STBY_MSK, 0x04

/* TFT_CS */
.set TFT_CS__0__INTTYPE, CYREG_PICU6_INTTYPE7
.set TFT_CS__0__MASK, 0x80
.set TFT_CS__0__PC, CYREG_PRT6_PC7
.set TFT_CS__0__PORT, 6
.set TFT_CS__0__SHIFT, 7
.set TFT_CS__AG, CYREG_PRT6_AG
.set TFT_CS__AMUX, CYREG_PRT6_AMUX
.set TFT_CS__BIE, CYREG_PRT6_BIE
.set TFT_CS__BIT_MASK, CYREG_PRT6_BIT_MASK
.set TFT_CS__BYP, CYREG_PRT6_BYP
.set TFT_CS__CTL, CYREG_PRT6_CTL
.set TFT_CS__DM0, CYREG_PRT6_DM0
.set TFT_CS__DM1, CYREG_PRT6_DM1
.set TFT_CS__DM2, CYREG_PRT6_DM2
.set TFT_CS__DR, CYREG_PRT6_DR
.set TFT_CS__INP_DIS, CYREG_PRT6_INP_DIS
.set TFT_CS__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU6_BASE
.set TFT_CS__LCD_COM_SEG, CYREG_PRT6_LCD_COM_SEG
.set TFT_CS__LCD_EN, CYREG_PRT6_LCD_EN
.set TFT_CS__MASK, 0x80
.set TFT_CS__PORT, 6
.set TFT_CS__PRT, CYREG_PRT6_PRT
.set TFT_CS__PRTDSI__CAPS_SEL, CYREG_PRT6_CAPS_SEL
.set TFT_CS__PRTDSI__DBL_SYNC_IN, CYREG_PRT6_DBL_SYNC_IN
.set TFT_CS__PRTDSI__OE_SEL0, CYREG_PRT6_OE_SEL0
.set TFT_CS__PRTDSI__OE_SEL1, CYREG_PRT6_OE_SEL1
.set TFT_CS__PRTDSI__OUT_SEL0, CYREG_PRT6_OUT_SEL0
.set TFT_CS__PRTDSI__OUT_SEL1, CYREG_PRT6_OUT_SEL1
.set TFT_CS__PRTDSI__SYNC_OUT, CYREG_PRT6_SYNC_OUT
.set TFT_CS__PS, CYREG_PRT6_PS
.set TFT_CS__SHIFT, 7
.set TFT_CS__SLW, CYREG_PRT6_SLW

/* TFT_LED_PWR */
.set TFT_LED_PWR__0__INTTYPE, CYREG_PICU5_INTTYPE1
.set TFT_LED_PWR__0__MASK, 0x02
.set TFT_LED_PWR__0__PC, CYREG_PRT5_PC1
.set TFT_LED_PWR__0__PORT, 5
.set TFT_LED_PWR__0__SHIFT, 1
.set TFT_LED_PWR__AG, CYREG_PRT5_AG
.set TFT_LED_PWR__AMUX, CYREG_PRT5_AMUX
.set TFT_LED_PWR__BIE, CYREG_PRT5_BIE
.set TFT_LED_PWR__BIT_MASK, CYREG_PRT5_BIT_MASK
.set TFT_LED_PWR__BYP, CYREG_PRT5_BYP
.set TFT_LED_PWR__CTL, CYREG_PRT5_CTL
.set TFT_LED_PWR__DM0, CYREG_PRT5_DM0
.set TFT_LED_PWR__DM1, CYREG_PRT5_DM1
.set TFT_LED_PWR__DM2, CYREG_PRT5_DM2
.set TFT_LED_PWR__DR, CYREG_PRT5_DR
.set TFT_LED_PWR__INP_DIS, CYREG_PRT5_INP_DIS
.set TFT_LED_PWR__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU5_BASE
.set TFT_LED_PWR__LCD_COM_SEG, CYREG_PRT5_LCD_COM_SEG
.set TFT_LED_PWR__LCD_EN, CYREG_PRT5_LCD_EN
.set TFT_LED_PWR__MASK, 0x02
.set TFT_LED_PWR__PORT, 5
.set TFT_LED_PWR__PRT, CYREG_PRT5_PRT
.set TFT_LED_PWR__PRTDSI__CAPS_SEL, CYREG_PRT5_CAPS_SEL
.set TFT_LED_PWR__PRTDSI__DBL_SYNC_IN, CYREG_PRT5_DBL_SYNC_IN
.set TFT_LED_PWR__PRTDSI__OE_SEL0, CYREG_PRT5_OE_SEL0
.set TFT_LED_PWR__PRTDSI__OE_SEL1, CYREG_PRT5_OE_SEL1
.set TFT_LED_PWR__PRTDSI__OUT_SEL0, CYREG_PRT5_OUT_SEL0
.set TFT_LED_PWR__PRTDSI__OUT_SEL1, CYREG_PRT5_OUT_SEL1
.set TFT_LED_PWR__PRTDSI__SYNC_OUT, CYREG_PRT5_SYNC_OUT
.set TFT_LED_PWR__PS, CYREG_PRT5_PS
.set TFT_LED_PWR__SHIFT, 1
.set TFT_LED_PWR__SLW, CYREG_PRT5_SLW

/* TFT_MISO */
.set TFT_MISO__0__INTTYPE, CYREG_PICU6_INTTYPE4
.set TFT_MISO__0__MASK, 0x10
.set TFT_MISO__0__PC, CYREG_PRT6_PC4
.set TFT_MISO__0__PORT, 6
.set TFT_MISO__0__SHIFT, 4
.set TFT_MISO__AG, CYREG_PRT6_AG
.set TFT_MISO__AMUX, CYREG_PRT6_AMUX
.set TFT_MISO__BIE, CYREG_PRT6_BIE
.set TFT_MISO__BIT_MASK, CYREG_PRT6_BIT_MASK
.set TFT_MISO__BYP, CYREG_PRT6_BYP
.set TFT_MISO__CTL, CYREG_PRT6_CTL
.set TFT_MISO__DM0, CYREG_PRT6_DM0
.set TFT_MISO__DM1, CYREG_PRT6_DM1
.set TFT_MISO__DM2, CYREG_PRT6_DM2
.set TFT_MISO__DR, CYREG_PRT6_DR
.set TFT_MISO__INP_DIS, CYREG_PRT6_INP_DIS
.set TFT_MISO__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU6_BASE
.set TFT_MISO__LCD_COM_SEG, CYREG_PRT6_LCD_COM_SEG
.set TFT_MISO__LCD_EN, CYREG_PRT6_LCD_EN
.set TFT_MISO__MASK, 0x10
.set TFT_MISO__PORT, 6
.set TFT_MISO__PRT, CYREG_PRT6_PRT
.set TFT_MISO__PRTDSI__CAPS_SEL, CYREG_PRT6_CAPS_SEL
.set TFT_MISO__PRTDSI__DBL_SYNC_IN, CYREG_PRT6_DBL_SYNC_IN
.set TFT_MISO__PRTDSI__OE_SEL0, CYREG_PRT6_OE_SEL0
.set TFT_MISO__PRTDSI__OE_SEL1, CYREG_PRT6_OE_SEL1
.set TFT_MISO__PRTDSI__OUT_SEL0, CYREG_PRT6_OUT_SEL0
.set TFT_MISO__PRTDSI__OUT_SEL1, CYREG_PRT6_OUT_SEL1
.set TFT_MISO__PRTDSI__SYNC_OUT, CYREG_PRT6_SYNC_OUT
.set TFT_MISO__PS, CYREG_PRT6_PS
.set TFT_MISO__SHIFT, 4
.set TFT_MISO__SLW, CYREG_PRT6_SLW

/* TFT_MOSI */
.set TFT_MOSI__0__INTTYPE, CYREG_PICU6_INTTYPE6
.set TFT_MOSI__0__MASK, 0x40
.set TFT_MOSI__0__PC, CYREG_PRT6_PC6
.set TFT_MOSI__0__PORT, 6
.set TFT_MOSI__0__SHIFT, 6
.set TFT_MOSI__AG, CYREG_PRT6_AG
.set TFT_MOSI__AMUX, CYREG_PRT6_AMUX
.set TFT_MOSI__BIE, CYREG_PRT6_BIE
.set TFT_MOSI__BIT_MASK, CYREG_PRT6_BIT_MASK
.set TFT_MOSI__BYP, CYREG_PRT6_BYP
.set TFT_MOSI__CTL, CYREG_PRT6_CTL
.set TFT_MOSI__DM0, CYREG_PRT6_DM0
.set TFT_MOSI__DM1, CYREG_PRT6_DM1
.set TFT_MOSI__DM2, CYREG_PRT6_DM2
.set TFT_MOSI__DR, CYREG_PRT6_DR
.set TFT_MOSI__INP_DIS, CYREG_PRT6_INP_DIS
.set TFT_MOSI__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU6_BASE
.set TFT_MOSI__LCD_COM_SEG, CYREG_PRT6_LCD_COM_SEG
.set TFT_MOSI__LCD_EN, CYREG_PRT6_LCD_EN
.set TFT_MOSI__MASK, 0x40
.set TFT_MOSI__PORT, 6
.set TFT_MOSI__PRT, CYREG_PRT6_PRT
.set TFT_MOSI__PRTDSI__CAPS_SEL, CYREG_PRT6_CAPS_SEL
.set TFT_MOSI__PRTDSI__DBL_SYNC_IN, CYREG_PRT6_DBL_SYNC_IN
.set TFT_MOSI__PRTDSI__OE_SEL0, CYREG_PRT6_OE_SEL0
.set TFT_MOSI__PRTDSI__OE_SEL1, CYREG_PRT6_OE_SEL1
.set TFT_MOSI__PRTDSI__OUT_SEL0, CYREG_PRT6_OUT_SEL0
.set TFT_MOSI__PRTDSI__OUT_SEL1, CYREG_PRT6_OUT_SEL1
.set TFT_MOSI__PRTDSI__SYNC_OUT, CYREG_PRT6_SYNC_OUT
.set TFT_MOSI__PS, CYREG_PRT6_PS
.set TFT_MOSI__SHIFT, 6
.set TFT_MOSI__SLW, CYREG_PRT6_SLW

/* TFT_SCLK */
.set TFT_SCLK__0__INTTYPE, CYREG_PICU6_INTTYPE5
.set TFT_SCLK__0__MASK, 0x20
.set TFT_SCLK__0__PC, CYREG_PRT6_PC5
.set TFT_SCLK__0__PORT, 6
.set TFT_SCLK__0__SHIFT, 5
.set TFT_SCLK__AG, CYREG_PRT6_AG
.set TFT_SCLK__AMUX, CYREG_PRT6_AMUX
.set TFT_SCLK__BIE, CYREG_PRT6_BIE
.set TFT_SCLK__BIT_MASK, CYREG_PRT6_BIT_MASK
.set TFT_SCLK__BYP, CYREG_PRT6_BYP
.set TFT_SCLK__CTL, CYREG_PRT6_CTL
.set TFT_SCLK__DM0, CYREG_PRT6_DM0
.set TFT_SCLK__DM1, CYREG_PRT6_DM1
.set TFT_SCLK__DM2, CYREG_PRT6_DM2
.set TFT_SCLK__DR, CYREG_PRT6_DR
.set TFT_SCLK__INP_DIS, CYREG_PRT6_INP_DIS
.set TFT_SCLK__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU6_BASE
.set TFT_SCLK__LCD_COM_SEG, CYREG_PRT6_LCD_COM_SEG
.set TFT_SCLK__LCD_EN, CYREG_PRT6_LCD_EN
.set TFT_SCLK__MASK, 0x20
.set TFT_SCLK__PORT, 6
.set TFT_SCLK__PRT, CYREG_PRT6_PRT
.set TFT_SCLK__PRTDSI__CAPS_SEL, CYREG_PRT6_CAPS_SEL
.set TFT_SCLK__PRTDSI__DBL_SYNC_IN, CYREG_PRT6_DBL_SYNC_IN
.set TFT_SCLK__PRTDSI__OE_SEL0, CYREG_PRT6_OE_SEL0
.set TFT_SCLK__PRTDSI__OE_SEL1, CYREG_PRT6_OE_SEL1
.set TFT_SCLK__PRTDSI__OUT_SEL0, CYREG_PRT6_OUT_SEL0
.set TFT_SCLK__PRTDSI__OUT_SEL1, CYREG_PRT6_OUT_SEL1
.set TFT_SCLK__PRTDSI__SYNC_OUT, CYREG_PRT6_SYNC_OUT
.set TFT_SCLK__PS, CYREG_PRT6_PS
.set TFT_SCLK__SHIFT, 5
.set TFT_SCLK__SLW, CYREG_PRT6_SLW

/* USBUART */
.set USBUART_arb_int__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set USBUART_arb_int__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set USBUART_arb_int__INTC_MASK, 0x400000
.set USBUART_arb_int__INTC_NUMBER, 22
.set USBUART_arb_int__INTC_PRIOR_NUM, 7
.set USBUART_arb_int__INTC_PRIOR_REG, CYREG_NVIC_PRI_22
.set USBUART_arb_int__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set USBUART_arb_int__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0
.set USBUART_bus_reset__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set USBUART_bus_reset__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set USBUART_bus_reset__INTC_MASK, 0x800000
.set USBUART_bus_reset__INTC_NUMBER, 23
.set USBUART_bus_reset__INTC_PRIOR_NUM, 7
.set USBUART_bus_reset__INTC_PRIOR_REG, CYREG_NVIC_PRI_23
.set USBUART_bus_reset__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set USBUART_bus_reset__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0
.set USBUART_Dm__0__INTTYPE, CYREG_PICU15_INTTYPE7
.set USBUART_Dm__0__MASK, 0x80
.set USBUART_Dm__0__PC, CYREG_IO_PC_PRT15_7_6_PC1
.set USBUART_Dm__0__PORT, 15
.set USBUART_Dm__0__SHIFT, 7
.set USBUART_Dm__AG, CYREG_PRT15_AG
.set USBUART_Dm__AMUX, CYREG_PRT15_AMUX
.set USBUART_Dm__BIE, CYREG_PRT15_BIE
.set USBUART_Dm__BIT_MASK, CYREG_PRT15_BIT_MASK
.set USBUART_Dm__BYP, CYREG_PRT15_BYP
.set USBUART_Dm__CTL, CYREG_PRT15_CTL
.set USBUART_Dm__DM0, CYREG_PRT15_DM0
.set USBUART_Dm__DM1, CYREG_PRT15_DM1
.set USBUART_Dm__DM2, CYREG_PRT15_DM2
.set USBUART_Dm__DR, CYREG_PRT15_DR
.set USBUART_Dm__INP_DIS, CYREG_PRT15_INP_DIS
.set USBUART_Dm__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU15_BASE
.set USBUART_Dm__LCD_COM_SEG, CYREG_PRT15_LCD_COM_SEG
.set USBUART_Dm__LCD_EN, CYREG_PRT15_LCD_EN
.set USBUART_Dm__MASK, 0x80
.set USBUART_Dm__PORT, 15
.set USBUART_Dm__PRT, CYREG_PRT15_PRT
.set USBUART_Dm__PRTDSI__CAPS_SEL, CYREG_PRT15_CAPS_SEL
.set USBUART_Dm__PRTDSI__DBL_SYNC_IN, CYREG_PRT15_DBL_SYNC_IN
.set USBUART_Dm__PRTDSI__OE_SEL0, CYREG_PRT15_OE_SEL0
.set USBUART_Dm__PRTDSI__OE_SEL1, CYREG_PRT15_OE_SEL1
.set USBUART_Dm__PRTDSI__OUT_SEL0, CYREG_PRT15_OUT_SEL0
.set USBUART_Dm__PRTDSI__OUT_SEL1, CYREG_PRT15_OUT_SEL1
.set USBUART_Dm__PRTDSI__SYNC_OUT, CYREG_PRT15_SYNC_OUT
.set USBUART_Dm__PS, CYREG_PRT15_PS
.set USBUART_Dm__SHIFT, 7
.set USBUART_Dm__SLW, CYREG_PRT15_SLW
.set USBUART_Dp__0__INTTYPE, CYREG_PICU15_INTTYPE6
.set USBUART_Dp__0__MASK, 0x40
.set USBUART_Dp__0__PC, CYREG_IO_PC_PRT15_7_6_PC0
.set USBUART_Dp__0__PORT, 15
.set USBUART_Dp__0__SHIFT, 6
.set USBUART_Dp__AG, CYREG_PRT15_AG
.set USBUART_Dp__AMUX, CYREG_PRT15_AMUX
.set USBUART_Dp__BIE, CYREG_PRT15_BIE
.set USBUART_Dp__BIT_MASK, CYREG_PRT15_BIT_MASK
.set USBUART_Dp__BYP, CYREG_PRT15_BYP
.set USBUART_Dp__CTL, CYREG_PRT15_CTL
.set USBUART_Dp__DM0, CYREG_PRT15_DM0
.set USBUART_Dp__DM1, CYREG_PRT15_DM1
.set USBUART_Dp__DM2, CYREG_PRT15_DM2
.set USBUART_Dp__DR, CYREG_PRT15_DR
.set USBUART_Dp__INP_DIS, CYREG_PRT15_INP_DIS
.set USBUART_Dp__INTSTAT, CYREG_PICU15_INTSTAT
.set USBUART_Dp__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU15_BASE
.set USBUART_Dp__LCD_COM_SEG, CYREG_PRT15_LCD_COM_SEG
.set USBUART_Dp__LCD_EN, CYREG_PRT15_LCD_EN
.set USBUART_Dp__MASK, 0x40
.set USBUART_Dp__PORT, 15
.set USBUART_Dp__PRT, CYREG_PRT15_PRT
.set USBUART_Dp__PRTDSI__CAPS_SEL, CYREG_PRT15_CAPS_SEL
.set USBUART_Dp__PRTDSI__DBL_SYNC_IN, CYREG_PRT15_DBL_SYNC_IN
.set USBUART_Dp__PRTDSI__OE_SEL0, CYREG_PRT15_OE_SEL0
.set USBUART_Dp__PRTDSI__OE_SEL1, CYREG_PRT15_OE_SEL1
.set USBUART_Dp__PRTDSI__OUT_SEL0, CYREG_PRT15_OUT_SEL0
.set USBUART_Dp__PRTDSI__OUT_SEL1, CYREG_PRT15_OUT_SEL1
.set USBUART_Dp__PRTDSI__SYNC_OUT, CYREG_PRT15_SYNC_OUT
.set USBUART_Dp__PS, CYREG_PRT15_PS
.set USBUART_Dp__SHIFT, 6
.set USBUART_Dp__SLW, CYREG_PRT15_SLW
.set USBUART_Dp__SNAP, CYREG_PICU_15_SNAP_15
.set USBUART_dp_int__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set USBUART_dp_int__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set USBUART_dp_int__INTC_MASK, 0x2000
.set USBUART_dp_int__INTC_NUMBER, 13
.set USBUART_dp_int__INTC_PRIOR_NUM, 7
.set USBUART_dp_int__INTC_PRIOR_REG, CYREG_NVIC_PRI_13
.set USBUART_dp_int__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set USBUART_dp_int__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0
.set USBUART_ep_0__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set USBUART_ep_0__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set USBUART_ep_0__INTC_MASK, 0x1000000
.set USBUART_ep_0__INTC_NUMBER, 24
.set USBUART_ep_0__INTC_PRIOR_NUM, 7
.set USBUART_ep_0__INTC_PRIOR_REG, CYREG_NVIC_PRI_24
.set USBUART_ep_0__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set USBUART_ep_0__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0
.set USBUART_ep_1__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set USBUART_ep_1__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set USBUART_ep_1__INTC_MASK, 0x02
.set USBUART_ep_1__INTC_NUMBER, 1
.set USBUART_ep_1__INTC_PRIOR_NUM, 7
.set USBUART_ep_1__INTC_PRIOR_REG, CYREG_NVIC_PRI_1
.set USBUART_ep_1__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set USBUART_ep_1__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0
.set USBUART_ep_2__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set USBUART_ep_2__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set USBUART_ep_2__INTC_MASK, 0x04
.set USBUART_ep_2__INTC_NUMBER, 2
.set USBUART_ep_2__INTC_PRIOR_NUM, 7
.set USBUART_ep_2__INTC_PRIOR_REG, CYREG_NVIC_PRI_2
.set USBUART_ep_2__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set USBUART_ep_2__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0
.set USBUART_ep_3__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set USBUART_ep_3__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set USBUART_ep_3__INTC_MASK, 0x08
.set USBUART_ep_3__INTC_NUMBER, 3
.set USBUART_ep_3__INTC_PRIOR_NUM, 7
.set USBUART_ep_3__INTC_PRIOR_REG, CYREG_NVIC_PRI_3
.set USBUART_ep_3__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set USBUART_ep_3__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0
.set USBUART_sof_int__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set USBUART_sof_int__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set USBUART_sof_int__INTC_MASK, 0x200000
.set USBUART_sof_int__INTC_NUMBER, 21
.set USBUART_sof_int__INTC_PRIOR_NUM, 7
.set USBUART_sof_int__INTC_PRIOR_REG, CYREG_NVIC_PRI_21
.set USBUART_sof_int__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set USBUART_sof_int__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0
.set USBUART_USB__ARB_CFG, CYREG_USB_ARB_CFG
.set USBUART_USB__ARB_EP1_CFG, CYREG_USB_ARB_EP1_CFG
.set USBUART_USB__ARB_EP1_INT_EN, CYREG_USB_ARB_EP1_INT_EN
.set USBUART_USB__ARB_EP1_SR, CYREG_USB_ARB_EP1_SR
.set USBUART_USB__ARB_EP2_CFG, CYREG_USB_ARB_EP2_CFG
.set USBUART_USB__ARB_EP2_INT_EN, CYREG_USB_ARB_EP2_INT_EN
.set USBUART_USB__ARB_EP2_SR, CYREG_USB_ARB_EP2_SR
.set USBUART_USB__ARB_EP3_CFG, CYREG_USB_ARB_EP3_CFG
.set USBUART_USB__ARB_EP3_INT_EN, CYREG_USB_ARB_EP3_INT_EN
.set USBUART_USB__ARB_EP3_SR, CYREG_USB_ARB_EP3_SR
.set USBUART_USB__ARB_EP4_CFG, CYREG_USB_ARB_EP4_CFG
.set USBUART_USB__ARB_EP4_INT_EN, CYREG_USB_ARB_EP4_INT_EN
.set USBUART_USB__ARB_EP4_SR, CYREG_USB_ARB_EP4_SR
.set USBUART_USB__ARB_EP5_CFG, CYREG_USB_ARB_EP5_CFG
.set USBUART_USB__ARB_EP5_INT_EN, CYREG_USB_ARB_EP5_INT_EN
.set USBUART_USB__ARB_EP5_SR, CYREG_USB_ARB_EP5_SR
.set USBUART_USB__ARB_EP6_CFG, CYREG_USB_ARB_EP6_CFG
.set USBUART_USB__ARB_EP6_INT_EN, CYREG_USB_ARB_EP6_INT_EN
.set USBUART_USB__ARB_EP6_SR, CYREG_USB_ARB_EP6_SR
.set USBUART_USB__ARB_EP7_CFG, CYREG_USB_ARB_EP7_CFG
.set USBUART_USB__ARB_EP7_INT_EN, CYREG_USB_ARB_EP7_INT_EN
.set USBUART_USB__ARB_EP7_SR, CYREG_USB_ARB_EP7_SR
.set USBUART_USB__ARB_EP8_CFG, CYREG_USB_ARB_EP8_CFG
.set USBUART_USB__ARB_EP8_INT_EN, CYREG_USB_ARB_EP8_INT_EN
.set USBUART_USB__ARB_EP8_SR, CYREG_USB_ARB_EP8_SR
.set USBUART_USB__ARB_INT_EN, CYREG_USB_ARB_INT_EN
.set USBUART_USB__ARB_INT_SR, CYREG_USB_ARB_INT_SR
.set USBUART_USB__ARB_RW1_DR, CYREG_USB_ARB_RW1_DR
.set USBUART_USB__ARB_RW1_RA, CYREG_USB_ARB_RW1_RA
.set USBUART_USB__ARB_RW1_RA_MSB, CYREG_USB_ARB_RW1_RA_MSB
.set USBUART_USB__ARB_RW1_WA, CYREG_USB_ARB_RW1_WA
.set USBUART_USB__ARB_RW1_WA_MSB, CYREG_USB_ARB_RW1_WA_MSB
.set USBUART_USB__ARB_RW2_DR, CYREG_USB_ARB_RW2_DR
.set USBUART_USB__ARB_RW2_RA, CYREG_USB_ARB_RW2_RA
.set USBUART_USB__ARB_RW2_RA_MSB, CYREG_USB_ARB_RW2_RA_MSB
.set USBUART_USB__ARB_RW2_WA, CYREG_USB_ARB_RW2_WA
.set USBUART_USB__ARB_RW2_WA_MSB, CYREG_USB_ARB_RW2_WA_MSB
.set USBUART_USB__ARB_RW3_DR, CYREG_USB_ARB_RW3_DR
.set USBUART_USB__ARB_RW3_RA, CYREG_USB_ARB_RW3_RA
.set USBUART_USB__ARB_RW3_RA_MSB, CYREG_USB_ARB_RW3_RA_MSB
.set USBUART_USB__ARB_RW3_WA, CYREG_USB_ARB_RW3_WA
.set USBUART_USB__ARB_RW3_WA_MSB, CYREG_USB_ARB_RW3_WA_MSB
.set USBUART_USB__ARB_RW4_DR, CYREG_USB_ARB_RW4_DR
.set USBUART_USB__ARB_RW4_RA, CYREG_USB_ARB_RW4_RA
.set USBUART_USB__ARB_RW4_RA_MSB, CYREG_USB_ARB_RW4_RA_MSB
.set USBUART_USB__ARB_RW4_WA, CYREG_USB_ARB_RW4_WA
.set USBUART_USB__ARB_RW4_WA_MSB, CYREG_USB_ARB_RW4_WA_MSB
.set USBUART_USB__ARB_RW5_DR, CYREG_USB_ARB_RW5_DR
.set USBUART_USB__ARB_RW5_RA, CYREG_USB_ARB_RW5_RA
.set USBUART_USB__ARB_RW5_RA_MSB, CYREG_USB_ARB_RW5_RA_MSB
.set USBUART_USB__ARB_RW5_WA, CYREG_USB_ARB_RW5_WA
.set USBUART_USB__ARB_RW5_WA_MSB, CYREG_USB_ARB_RW5_WA_MSB
.set USBUART_USB__ARB_RW6_DR, CYREG_USB_ARB_RW6_DR
.set USBUART_USB__ARB_RW6_RA, CYREG_USB_ARB_RW6_RA
.set USBUART_USB__ARB_RW6_RA_MSB, CYREG_USB_ARB_RW6_RA_MSB
.set USBUART_USB__ARB_RW6_WA, CYREG_USB_ARB_RW6_WA
.set USBUART_USB__ARB_RW6_WA_MSB, CYREG_USB_ARB_RW6_WA_MSB
.set USBUART_USB__ARB_RW7_DR, CYREG_USB_ARB_RW7_DR
.set USBUART_USB__ARB_RW7_RA, CYREG_USB_ARB_RW7_RA
.set USBUART_USB__ARB_RW7_RA_MSB, CYREG_USB_ARB_RW7_RA_MSB
.set USBUART_USB__ARB_RW7_WA, CYREG_USB_ARB_RW7_WA
.set USBUART_USB__ARB_RW7_WA_MSB, CYREG_USB_ARB_RW7_WA_MSB
.set USBUART_USB__ARB_RW8_DR, CYREG_USB_ARB_RW8_DR
.set USBUART_USB__ARB_RW8_RA, CYREG_USB_ARB_RW8_RA
.set USBUART_USB__ARB_RW8_RA_MSB, CYREG_USB_ARB_RW8_RA_MSB
.set USBUART_USB__ARB_RW8_WA, CYREG_USB_ARB_RW8_WA
.set USBUART_USB__ARB_RW8_WA_MSB, CYREG_USB_ARB_RW8_WA_MSB
.set USBUART_USB__BUF_SIZE, CYREG_USB_BUF_SIZE
.set USBUART_USB__BUS_RST_CNT, CYREG_USB_BUS_RST_CNT
.set USBUART_USB__CR0, CYREG_USB_CR0
.set USBUART_USB__CR1, CYREG_USB_CR1
.set USBUART_USB__CWA, CYREG_USB_CWA
.set USBUART_USB__CWA_MSB, CYREG_USB_CWA_MSB
.set USBUART_USB__DMA_THRES, CYREG_USB_DMA_THRES
.set USBUART_USB__DMA_THRES_MSB, CYREG_USB_DMA_THRES_MSB
.set USBUART_USB__DYN_RECONFIG, CYREG_USB_DYN_RECONFIG
.set USBUART_USB__EP_ACTIVE, CYREG_USB_EP_ACTIVE
.set USBUART_USB__EP_TYPE, CYREG_USB_EP_TYPE
.set USBUART_USB__EP0_CNT, CYREG_USB_EP0_CNT
.set USBUART_USB__EP0_CR, CYREG_USB_EP0_CR
.set USBUART_USB__EP0_DR0, CYREG_USB_EP0_DR0
.set USBUART_USB__EP0_DR1, CYREG_USB_EP0_DR1
.set USBUART_USB__EP0_DR2, CYREG_USB_EP0_DR2
.set USBUART_USB__EP0_DR3, CYREG_USB_EP0_DR3
.set USBUART_USB__EP0_DR4, CYREG_USB_EP0_DR4
.set USBUART_USB__EP0_DR5, CYREG_USB_EP0_DR5
.set USBUART_USB__EP0_DR6, CYREG_USB_EP0_DR6
.set USBUART_USB__EP0_DR7, CYREG_USB_EP0_DR7
.set USBUART_USB__MEM_DATA, CYREG_USB_MEM_DATA_MBASE
.set USBUART_USB__PM_ACT_CFG, CYREG_PM_ACT_CFG5
.set USBUART_USB__PM_ACT_MSK, 0x01
.set USBUART_USB__PM_STBY_CFG, CYREG_PM_STBY_CFG5
.set USBUART_USB__PM_STBY_MSK, 0x01
.set USBUART_USB__SIE_EP_INT_EN, CYREG_USB_SIE_EP_INT_EN
.set USBUART_USB__SIE_EP_INT_SR, CYREG_USB_SIE_EP_INT_SR
.set USBUART_USB__SIE_EP1_CNT0, CYREG_USB_SIE_EP1_CNT0
.set USBUART_USB__SIE_EP1_CNT1, CYREG_USB_SIE_EP1_CNT1
.set USBUART_USB__SIE_EP1_CR0, CYREG_USB_SIE_EP1_CR0
.set USBUART_USB__SIE_EP2_CNT0, CYREG_USB_SIE_EP2_CNT0
.set USBUART_USB__SIE_EP2_CNT1, CYREG_USB_SIE_EP2_CNT1
.set USBUART_USB__SIE_EP2_CR0, CYREG_USB_SIE_EP2_CR0
.set USBUART_USB__SIE_EP3_CNT0, CYREG_USB_SIE_EP3_CNT0
.set USBUART_USB__SIE_EP3_CNT1, CYREG_USB_SIE_EP3_CNT1
.set USBUART_USB__SIE_EP3_CR0, CYREG_USB_SIE_EP3_CR0
.set USBUART_USB__SIE_EP4_CNT0, CYREG_USB_SIE_EP4_CNT0
.set USBUART_USB__SIE_EP4_CNT1, CYREG_USB_SIE_EP4_CNT1
.set USBUART_USB__SIE_EP4_CR0, CYREG_USB_SIE_EP4_CR0
.set USBUART_USB__SIE_EP5_CNT0, CYREG_USB_SIE_EP5_CNT0
.set USBUART_USB__SIE_EP5_CNT1, CYREG_USB_SIE_EP5_CNT1
.set USBUART_USB__SIE_EP5_CR0, CYREG_USB_SIE_EP5_CR0
.set USBUART_USB__SIE_EP6_CNT0, CYREG_USB_SIE_EP6_CNT0
.set USBUART_USB__SIE_EP6_CNT1, CYREG_USB_SIE_EP6_CNT1
.set USBUART_USB__SIE_EP6_CR0, CYREG_USB_SIE_EP6_CR0
.set USBUART_USB__SIE_EP7_CNT0, CYREG_USB_SIE_EP7_CNT0
.set USBUART_USB__SIE_EP7_CNT1, CYREG_USB_SIE_EP7_CNT1
.set USBUART_USB__SIE_EP7_CR0, CYREG_USB_SIE_EP7_CR0
.set USBUART_USB__SIE_EP8_CNT0, CYREG_USB_SIE_EP8_CNT0
.set USBUART_USB__SIE_EP8_CNT1, CYREG_USB_SIE_EP8_CNT1
.set USBUART_USB__SIE_EP8_CR0, CYREG_USB_SIE_EP8_CR0
.set USBUART_USB__SOF0, CYREG_USB_SOF0
.set USBUART_USB__SOF1, CYREG_USB_SOF1
.set USBUART_USB__USB_CLK_EN, CYREG_USB_USB_CLK_EN
.set USBUART_USB__USBIO_CR0, CYREG_USB_USBIO_CR0
.set USBUART_USB__USBIO_CR1, CYREG_USB_USBIO_CR1

/* act8600_i2c_en */
.set act8600_i2c_en_Sync_ctrl_reg__0__MASK, 0x01
.set act8600_i2c_en_Sync_ctrl_reg__0__POS, 0
.set act8600_i2c_en_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG, CYREG_B1_UDB09_10_ACTL
.set act8600_i2c_en_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG, CYREG_B1_UDB09_10_CTL
.set act8600_i2c_en_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG, CYREG_B1_UDB09_10_CTL
.set act8600_i2c_en_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG, CYREG_B1_UDB09_10_CTL
.set act8600_i2c_en_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG, CYREG_B1_UDB09_10_CTL
.set act8600_i2c_en_Sync_ctrl_reg__16BIT_MASK_MASK_REG, CYREG_B1_UDB09_10_MSK
.set act8600_i2c_en_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG, CYREG_B1_UDB09_10_MSK
.set act8600_i2c_en_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG, CYREG_B1_UDB09_10_MSK
.set act8600_i2c_en_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG, CYREG_B1_UDB09_10_MSK
.set act8600_i2c_en_Sync_ctrl_reg__CONTROL_AUX_CTL_REG, CYREG_B1_UDB09_ACTL
.set act8600_i2c_en_Sync_ctrl_reg__CONTROL_REG, CYREG_B1_UDB09_CTL
.set act8600_i2c_en_Sync_ctrl_reg__CONTROL_ST_REG, CYREG_B1_UDB09_ST_CTL
.set act8600_i2c_en_Sync_ctrl_reg__COUNT_REG, CYREG_B1_UDB09_CTL
.set act8600_i2c_en_Sync_ctrl_reg__COUNT_ST_REG, CYREG_B1_UDB09_ST_CTL
.set act8600_i2c_en_Sync_ctrl_reg__MASK, 0x01
.set act8600_i2c_en_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG, CYREG_B1_UDB09_MSK_ACTL
.set act8600_i2c_en_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG, CYREG_B1_UDB09_MSK_ACTL
.set act8600_i2c_en_Sync_ctrl_reg__PERIOD_REG, CYREG_B1_UDB09_MSK

/* act_i2c_clk */
.set act_i2c_clk__0__INTTYPE, CYREG_PICU12_INTTYPE7
.set act_i2c_clk__0__MASK, 0x80
.set act_i2c_clk__0__PC, CYREG_PRT12_PC7
.set act_i2c_clk__0__PORT, 12
.set act_i2c_clk__0__SHIFT, 7
.set act_i2c_clk__AG, CYREG_PRT12_AG
.set act_i2c_clk__BIE, CYREG_PRT12_BIE
.set act_i2c_clk__BIT_MASK, CYREG_PRT12_BIT_MASK
.set act_i2c_clk__BYP, CYREG_PRT12_BYP
.set act_i2c_clk__DM0, CYREG_PRT12_DM0
.set act_i2c_clk__DM1, CYREG_PRT12_DM1
.set act_i2c_clk__DM2, CYREG_PRT12_DM2
.set act_i2c_clk__DR, CYREG_PRT12_DR
.set act_i2c_clk__INP_DIS, CYREG_PRT12_INP_DIS
.set act_i2c_clk__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU12_BASE
.set act_i2c_clk__MASK, 0x80
.set act_i2c_clk__PORT, 12
.set act_i2c_clk__PRT, CYREG_PRT12_PRT
.set act_i2c_clk__PRTDSI__DBL_SYNC_IN, CYREG_PRT12_DBL_SYNC_IN
.set act_i2c_clk__PRTDSI__OE_SEL0, CYREG_PRT12_OE_SEL0
.set act_i2c_clk__PRTDSI__OE_SEL1, CYREG_PRT12_OE_SEL1
.set act_i2c_clk__PRTDSI__OUT_SEL0, CYREG_PRT12_OUT_SEL0
.set act_i2c_clk__PRTDSI__OUT_SEL1, CYREG_PRT12_OUT_SEL1
.set act_i2c_clk__PRTDSI__SYNC_OUT, CYREG_PRT12_SYNC_OUT
.set act_i2c_clk__PS, CYREG_PRT12_PS
.set act_i2c_clk__SHIFT, 7
.set act_i2c_clk__SIO_CFG, CYREG_PRT12_SIO_CFG
.set act_i2c_clk__SIO_DIFF, CYREG_PRT12_SIO_DIFF
.set act_i2c_clk__SIO_HYST_EN, CYREG_PRT12_SIO_HYST_EN
.set act_i2c_clk__SIO_REG_HIFREQ, CYREG_PRT12_SIO_REG_HIFREQ
.set act_i2c_clk__SLW, CYREG_PRT12_SLW

/* act_i2c_sda */
.set act_i2c_sda__0__INTTYPE, CYREG_PICU12_INTTYPE6
.set act_i2c_sda__0__MASK, 0x40
.set act_i2c_sda__0__PC, CYREG_PRT12_PC6
.set act_i2c_sda__0__PORT, 12
.set act_i2c_sda__0__SHIFT, 6
.set act_i2c_sda__AG, CYREG_PRT12_AG
.set act_i2c_sda__BIE, CYREG_PRT12_BIE
.set act_i2c_sda__BIT_MASK, CYREG_PRT12_BIT_MASK
.set act_i2c_sda__BYP, CYREG_PRT12_BYP
.set act_i2c_sda__DM0, CYREG_PRT12_DM0
.set act_i2c_sda__DM1, CYREG_PRT12_DM1
.set act_i2c_sda__DM2, CYREG_PRT12_DM2
.set act_i2c_sda__DR, CYREG_PRT12_DR
.set act_i2c_sda__INP_DIS, CYREG_PRT12_INP_DIS
.set act_i2c_sda__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU12_BASE
.set act_i2c_sda__MASK, 0x40
.set act_i2c_sda__PORT, 12
.set act_i2c_sda__PRT, CYREG_PRT12_PRT
.set act_i2c_sda__PRTDSI__DBL_SYNC_IN, CYREG_PRT12_DBL_SYNC_IN
.set act_i2c_sda__PRTDSI__OE_SEL0, CYREG_PRT12_OE_SEL0
.set act_i2c_sda__PRTDSI__OE_SEL1, CYREG_PRT12_OE_SEL1
.set act_i2c_sda__PRTDSI__OUT_SEL0, CYREG_PRT12_OUT_SEL0
.set act_i2c_sda__PRTDSI__OUT_SEL1, CYREG_PRT12_OUT_SEL1
.set act_i2c_sda__PRTDSI__SYNC_OUT, CYREG_PRT12_SYNC_OUT
.set act_i2c_sda__PS, CYREG_PRT12_PS
.set act_i2c_sda__SHIFT, 6
.set act_i2c_sda__SIO_CFG, CYREG_PRT12_SIO_CFG
.set act_i2c_sda__SIO_DIFF, CYREG_PRT12_SIO_DIFF
.set act_i2c_sda__SIO_HYST_EN, CYREG_PRT12_SIO_HYST_EN
.set act_i2c_sda__SIO_REG_HIFREQ, CYREG_PRT12_SIO_REG_HIFREQ
.set act_i2c_sda__SLW, CYREG_PRT12_SLW

/* Miscellaneous */
.set BCLK__BUS_CLK__HZ, 66000000
.set BCLK__BUS_CLK__KHZ, 66000
.set BCLK__BUS_CLK__MHZ, 66
.set CYDEV_CHIP_DIE_LEOPARD, 1
.set CYDEV_CHIP_DIE_PSOC4A, 16
.set CYDEV_CHIP_DIE_PSOC5LP, 2
.set CYDEV_CHIP_DIE_PSOC5TM, 3
.set CYDEV_CHIP_DIE_TMA4, 4
.set CYDEV_CHIP_DIE_UNKNOWN, 0
.set CYDEV_CHIP_FAMILY_FM0P, 5
.set CYDEV_CHIP_FAMILY_FM3, 6
.set CYDEV_CHIP_FAMILY_FM4, 7
.set CYDEV_CHIP_FAMILY_PSOC3, 1
.set CYDEV_CHIP_FAMILY_PSOC4, 2
.set CYDEV_CHIP_FAMILY_PSOC5, 3
.set CYDEV_CHIP_FAMILY_PSOC6, 4
.set CYDEV_CHIP_FAMILY_UNKNOWN, 0
.set CYDEV_CHIP_FAMILY_USED, CYDEV_CHIP_FAMILY_PSOC5
.set CYDEV_CHIP_JTAG_ID, 0x2E16A069
.set CYDEV_CHIP_MEMBER_3A, 1
.set CYDEV_CHIP_MEMBER_4A, 16
.set CYDEV_CHIP_MEMBER_4D, 12
.set CYDEV_CHIP_MEMBER_4E, 6
.set CYDEV_CHIP_MEMBER_4F, 17
.set CYDEV_CHIP_MEMBER_4G, 4
.set CYDEV_CHIP_MEMBER_4H, 15
.set CYDEV_CHIP_MEMBER_4I, 21
.set CYDEV_CHIP_MEMBER_4J, 13
.set CYDEV_CHIP_MEMBER_4K, 14
.set CYDEV_CHIP_MEMBER_4L, 20
.set CYDEV_CHIP_MEMBER_4M, 19
.set CYDEV_CHIP_MEMBER_4N, 9
.set CYDEV_CHIP_MEMBER_4O, 7
.set CYDEV_CHIP_MEMBER_4P, 18
.set CYDEV_CHIP_MEMBER_4Q, 11
.set CYDEV_CHIP_MEMBER_4R, 8
.set CYDEV_CHIP_MEMBER_4S, 10
.set CYDEV_CHIP_MEMBER_4U, 5
.set CYDEV_CHIP_MEMBER_5A, 3
.set CYDEV_CHIP_MEMBER_5B, 2
.set CYDEV_CHIP_MEMBER_6A, 22
.set CYDEV_CHIP_MEMBER_FM3, 26
.set CYDEV_CHIP_MEMBER_FM4, 27
.set CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE1, 23
.set CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE2, 24
.set CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE3, 25
.set CYDEV_CHIP_MEMBER_UNKNOWN, 0
.set CYDEV_CHIP_MEMBER_USED, CYDEV_CHIP_MEMBER_5B
.set CYDEV_CHIP_DIE_EXPECT, CYDEV_CHIP_MEMBER_USED
.set CYDEV_CHIP_DIE_ACTUAL, CYDEV_CHIP_DIE_EXPECT
.set CYDEV_CHIP_REV_LEOPARD_ES1, 0
.set CYDEV_CHIP_REV_LEOPARD_ES2, 1
.set CYDEV_CHIP_REV_LEOPARD_ES3, 3
.set CYDEV_CHIP_REV_LEOPARD_PRODUCTION, 3
.set CYDEV_CHIP_REV_PSOC4A_ES0, 17
.set CYDEV_CHIP_REV_PSOC4A_PRODUCTION, 17
.set CYDEV_CHIP_REV_PSOC5LP_ES0, 0
.set CYDEV_CHIP_REV_PSOC5LP_PRODUCTION, 0
.set CYDEV_CHIP_REV_PSOC5TM_ES0, 0
.set CYDEV_CHIP_REV_PSOC5TM_ES1, 1
.set CYDEV_CHIP_REV_PSOC5TM_PRODUCTION, 1
.set CYDEV_CHIP_REV_TMA4_ES, 17
.set CYDEV_CHIP_REV_TMA4_ES2, 33
.set CYDEV_CHIP_REV_TMA4_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_3A_ES1, 0
.set CYDEV_CHIP_REVISION_3A_ES2, 1
.set CYDEV_CHIP_REVISION_3A_ES3, 3
.set CYDEV_CHIP_REVISION_3A_PRODUCTION, 3
.set CYDEV_CHIP_REVISION_4A_ES0, 17
.set CYDEV_CHIP_REVISION_4A_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_4D_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4E_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION_256K, 0
.set CYDEV_CHIP_REVISION_4G_ES, 17
.set CYDEV_CHIP_REVISION_4G_ES2, 33
.set CYDEV_CHIP_REVISION_4G_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_4H_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4I_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4J_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4K_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4L_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4M_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4N_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4O_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4P_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4Q_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4R_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4S_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4U_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_5A_ES0, 0
.set CYDEV_CHIP_REVISION_5A_ES1, 1
.set CYDEV_CHIP_REVISION_5A_PRODUCTION, 1
.set CYDEV_CHIP_REVISION_5B_ES0, 0
.set CYDEV_CHIP_REVISION_5B_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_6A_NO_UDB, 0
.set CYDEV_CHIP_REVISION_6A_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_FM3_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_FM4_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_PDL_FM0P_TYPE1_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_PDL_FM0P_TYPE2_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_PDL_FM0P_TYPE3_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_USED, CYDEV_CHIP_REVISION_5B_PRODUCTION
.set CYDEV_CHIP_REV_EXPECT, CYDEV_CHIP_REVISION_USED
.set CYDEV_CONFIG_FASTBOOT_ENABLED, 1
.set CYDEV_CONFIG_UNUSED_IO_AllowButWarn, 0
.set CYDEV_CONFIG_UNUSED_IO, CYDEV_CONFIG_UNUSED_IO_AllowButWarn
.set CYDEV_CONFIG_UNUSED_IO_AllowWithInfo, 1
.set CYDEV_CONFIG_UNUSED_IO_Disallowed, 2
.set CYDEV_CONFIGURATION_COMPRESSED, 1
.set CYDEV_CONFIGURATION_DMA, 0
.set CYDEV_CONFIGURATION_ECC, 1
.set CYDEV_CONFIGURATION_IMOENABLED, CYDEV_CONFIG_FASTBOOT_ENABLED
.set CYDEV_CONFIGURATION_MODE_COMPRESSED, 0
.set CYDEV_CONFIGURATION_MODE, CYDEV_CONFIGURATION_MODE_COMPRESSED
.set CYDEV_CONFIGURATION_MODE_DMA, 2
.set CYDEV_CONFIGURATION_MODE_UNCOMPRESSED, 1
.set CYDEV_DEBUG_ENABLE_MASK, 0x20
.set CYDEV_DEBUG_ENABLE_REGISTER, CYREG_MLOGIC_DEBUG
.set CYDEV_DEBUGGING_DPS_SWD, 2
.set CYDEV_DEBUGGING_DPS_SWD_SWV, 6
.set CYDEV_DEBUGGING_DPS, CYDEV_DEBUGGING_DPS_SWD_SWV
.set CYDEV_DEBUGGING_ENABLE, 1
.set CYDEV_DEBUGGING_XRES, 0
.set CYDEV_DMA_CHANNELS_AVAILABLE, 24
.set CYDEV_ECC_ENABLE, 0
.set CYDEV_HEAP_SIZE, 0x4000
.set CYDEV_INSTRUCT_CACHE_ENABLED, 1
.set CYDEV_INTR_RISING, 0x00008031
.set CYDEV_IS_EXPORTING_CODE, 0
.set CYDEV_IS_IMPORTING_CODE, 0
.set CYDEV_PROJ_TYPE, 2
.set CYDEV_PROJ_TYPE_BOOTLOADER, 1
.set CYDEV_PROJ_TYPE_LAUNCHER, 5
.set CYDEV_PROJ_TYPE_LOADABLE, 2
.set CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER, 4
.set CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER, 3
.set CYDEV_PROJ_TYPE_STANDARD, 0
.set CYDEV_PROTECTION_ENABLE, 0
.set CYDEV_STACK_SIZE, 0x4000
.set CYDEV_USB_CLK_OSC_LOCKING_ENABLED_AT_PWR_UP, 1
.set CYDEV_USE_BUNDLED_CMSIS, 1
.set CYDEV_VARIABLE_VDDA, 0
.set CYDEV_VDDA_MV, 5000
.set CYDEV_VDDD_MV, 5000
.set CYDEV_VDDIO0_MV, 5000
.set CYDEV_VDDIO1_MV, 5000
.set CYDEV_VDDIO2_MV, 3300
.set CYDEV_VDDIO3_MV, 5000
.set CYDEV_VIO0_MV, 5000
.set CYDEV_VIO1_MV, 5000
.set CYDEV_VIO2_MV, 3300
.set CYDEV_VIO3_MV, 5000
.set CYIPBLOCK_ARM_CM3_VERSION, 0
.set CYIPBLOCK_P3_ANAIF_VERSION, 0
.set CYIPBLOCK_P3_CAPSENSE_VERSION, 0
.set CYIPBLOCK_P3_COMP_VERSION, 0
.set CYIPBLOCK_P3_DMA_VERSION, 0
.set CYIPBLOCK_P3_DRQ_VERSION, 0
.set CYIPBLOCK_P3_EMIF_VERSION, 0
.set CYIPBLOCK_P3_I2C_VERSION, 0
.set CYIPBLOCK_P3_LCD_VERSION, 0
.set CYIPBLOCK_P3_LPF_VERSION, 0
.set CYIPBLOCK_P3_OPAMP_VERSION, 0
.set CYIPBLOCK_P3_PM_VERSION, 0
.set CYIPBLOCK_P3_SCCT_VERSION, 0
.set CYIPBLOCK_P3_TIMER_VERSION, 0
.set CYIPBLOCK_P3_USB_VERSION, 0
.set CYIPBLOCK_P3_VIDAC_VERSION, 0
.set CYIPBLOCK_P3_VREF_VERSION, 0
.set CYIPBLOCK_S8_GPIO_VERSION, 0
.set CYIPBLOCK_S8_IRQ_VERSION, 0
.set CYIPBLOCK_S8_SAR_VERSION, 0
.set CYIPBLOCK_S8_SIO_VERSION, 0
.set CYIPBLOCK_S8_UDB_VERSION, 0
.set DMA_CHANNELS_USED__MASK0, 0x00000000
.set CYDEV_BOOTLOADER_ENABLE, 0
.endif
