ISim log file
Running: D:\Xilinx\lab4\t72_isim_beh.exe -intstyle ise -gui -tclbatch isim.cmd -wdb D:/Xilinx/lab4/t72_isim_beh.wdb 
ISim P.20131013 (signature 0x7708f090)
This is a Full version of ISim.
WARNING: File "D:/Xilinx/lab4/t72.v" Line 40.  For instance t72/uut/, width 32 of formal port c is not equal to width 1 of actual signal c.
Time resolution is 1 ps
# onerror resume
# wave add /
# run 10000 ns
Simulator is doing circuit initialization process.
Finished circuit initialization process.
