Running in Lattice mode

Starting:    C:\lscc\diamond\3.10_x64\synpbase\bin64\mbin\synbatch.exe
Install:     C:\lscc\diamond\3.10_x64\synpbase
Hostname:    LAPTOP-QF8PLV1N
Date:        Fri Feb 22 15:26:51 2019
Version:     M-2017.03L-SP1-1

Arguments:   -product synplify_pro -batch rotRL00_rotRL0_synplify.tcl
ProductType: synplify_pro




Copied C:\Users\atzir\Documents\6 semestre\arqui\Proyectos Arqui\Proyectos\rotRL00\rotRL0\rotRL00_rotRL0.srr to C:\Users\atzir\Documents\6 semestre\arqui\Proyectos Arqui\Proyectos\rotRL00\rotRL0\backup\rotRL00_rotRL0.srr
log file: "C:\Users\atzir\Documents\6 semestre\arqui\Proyectos Arqui\Proyectos\rotRL00\rotRL0\rotRL00_rotRL0.srr"
Running: hdl_info_gen in foreground

Generating HDL info...

hdl_info_gen completed
# Fri Feb 22 15:26:51 2019

Return Code: 0
Run Time:00h:00m:00s
Copied C:\Users\atzir\Documents\6 semestre\arqui\Proyectos Arqui\Proyectos\rotRL00\rotRL0\rotRL00_rotRL0.srr to C:\Users\atzir\Documents\6 semestre\arqui\Proyectos Arqui\Proyectos\rotRL00\rotRL0\rotRL00_rotRL0.srf
log file: "C:\Users\atzir\Documents\6 semestre\arqui\Proyectos Arqui\Proyectos\rotRL00\rotRL0\rotRL00_rotRL0.srr"
Running: rotRL0 in foreground

Running proj_1|rotRL0

Running: compile (Compile) on proj_1|rotRL0
# Fri Feb 22 15:26:51 2019

Running: compile_flow (Compile Process) on proj_1|rotRL0
# Fri Feb 22 15:26:51 2019

Running: compiler (Compile Input) on proj_1|rotRL0
# Fri Feb 22 15:26:51 2019
Copied C:\Users\atzir\Documents\6 semestre\arqui\Proyectos Arqui\Proyectos\rotRL00\rotRL0\synwork\rotRL00_rotRL0_comp.srs to C:\Users\atzir\Documents\6 semestre\arqui\Proyectos Arqui\Proyectos\rotRL00\rotRL0\rotRL00_rotRL0.srs

compiler completed
# Fri Feb 22 15:26:53 2019

Return Code: 0
Run Time:00h:00m:02s

Running: multi_srs_gen (Multi-srs Generator) on proj_1|rotRL0
# Fri Feb 22 15:26:53 2019

multi_srs_gen completed
# Fri Feb 22 15:26:53 2019

Return Code: 0
Run Time:00h:00m:00s
Copied C:\Users\atzir\Documents\6 semestre\arqui\Proyectos Arqui\Proyectos\rotRL00\rotRL0\synwork\rotRL00_rotRL0_mult.srs to C:\Users\atzir\Documents\6 semestre\arqui\Proyectos Arqui\Proyectos\rotRL00\rotRL0\rotRL00_rotRL0.srs
Copied C:\Users\atzir\Documents\6 semestre\arqui\Proyectos Arqui\Proyectos\rotRL00\rotRL0\rotRL00_rotRL0.srr to C:\Users\atzir\Documents\6 semestre\arqui\Proyectos Arqui\Proyectos\rotRL00\rotRL0\rotRL00_rotRL0.srf
Complete: Compile Process on proj_1|rotRL0

Running: premap (Pre-mapping) on proj_1|rotRL0
# Fri Feb 22 15:26:53 2019

premap completed with warnings
# Fri Feb 22 15:26:54 2019

Return Code: 1
Run Time:00h:00m:01s
Complete: Compile on proj_1|rotRL0

Running: map (Map) on proj_1|rotRL0
# Fri Feb 22 15:26:54 2019
License granted for 4 parallel jobs

Running: fpga_mapper (Map & Optimize) on proj_1|rotRL0
# Fri Feb 22 15:26:55 2019
Copied C:\Users\atzir\Documents\6 semestre\arqui\Proyectos Arqui\Proyectos\rotRL00\rotRL0\synwork\rotRL00_rotRL0_m.srm to C:\Users\atzir\Documents\6 semestre\arqui\Proyectos Arqui\Proyectos\rotRL00\rotRL0\rotRL00_rotRL0.srm

fpga_mapper completed with warnings
# Fri Feb 22 15:26:56 2019

Return Code: 1
Run Time:00h:00m:02s
Complete: Map on proj_1|rotRL0
Copied C:\Users\atzir\Documents\6 semestre\arqui\Proyectos Arqui\Proyectos\rotRL00\rotRL0\rotRL00_rotRL0.srr to C:\Users\atzir\Documents\6 semestre\arqui\Proyectos Arqui\Proyectos\rotRL00\rotRL0\rotRL00_rotRL0.srf
Complete: Logic Synthesis on proj_1|rotRL0
TCL script complete: "rotRL00_rotRL0_synplify.tcl"
exit status=0
exit status=0
Save changes for project:
C:\Users\atzir\Documents\6 semestre\arqui\Proyectos Arqui\Proyectos\rotRL00\rotRL0\proj_1.prj
batch mode default:no
