

================================================================
== Vitis HLS Report for 'cordiccart2pol'
================================================================
* Date:           Sun Oct 17 19:38:28 2021

* Version:        2021.1.1 (Build 3286242 on Wed Jul 28 13:09:46 MDT 2021)
* Project:        cordiccart2pol
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.238 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       79|       79|  0.790 us|  0.790 us|   80|   80|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_27_1  |       65|       65|         6|          4|          1|    16|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 4, depth = 6


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 20
* Pipeline : 1
  Pipeline-0 : II = 4, D = 6, States = { 7 8 9 10 11 12 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 13 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 7 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 5.43>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%r_V_1 = alloca i32 1"   --->   Operation 21 'alloca' 'r_V_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%lhs = alloca i32 1"   --->   Operation 22 'alloca' 'lhs' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%theta_i_V = alloca i32 1"   --->   Operation 23 'alloca' 'theta_i_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%i_V = alloca i32 1"   --->   Operation 24 'alloca' 'i_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (1.00ns)   --->   "%y_read = read i32 @_ssdm_op_Read.s_axilite.float, i32 %y" [cordiccart2pol.cpp:13]   --->   Operation 25 'read' 'y_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 26 [1/1] (1.00ns)   --->   "%x_read = read i32 @_ssdm_op_Read.s_axilite.float, i32 %x" [cordiccart2pol.cpp:13]   --->   Operation 26 'read' 'x_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 27 [2/2] (4.43ns)   --->   "%d = fpext i32 %x_read"   --->   Operation 27 'fpext' 'd' <Predicate = true> <Delay = 4.43> <CoreInst = "Float2Double">   --->   Core 64 'Float2Double' <Latency = 1> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_1 : Operation 28 [2/2] (4.43ns)   --->   "%d_1 = fpext i32 %y_read"   --->   Operation 28 'fpext' 'd_1' <Predicate = true> <Delay = 4.43> <CoreInst = "Float2Double">   --->   Core 64 'Float2Double' <Latency = 1> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_1 : Operation 29 [1/1] (1.58ns)   --->   "%store_ln0 = store i5 0, i5 %i_V"   --->   Operation 29 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>

State 2 <SV = 1> <Delay = 7.22>
ST_2 : Operation 30 [1/2] (4.43ns)   --->   "%d = fpext i32 %x_read"   --->   Operation 30 'fpext' 'd' <Predicate = true> <Delay = 4.43> <CoreInst = "Float2Double">   --->   Core 64 'Float2Double' <Latency = 1> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%ireg = bitcast i64 %d"   --->   Operation 31 'bitcast' 'ireg' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%trunc_ln564 = trunc i64 %ireg"   --->   Operation 32 'trunc' 'trunc_ln564' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%p_Result_17 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %ireg, i32 63"   --->   Operation 33 'bitselect' 'p_Result_17' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%exp_tmp = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %ireg, i32 52, i32 62"   --->   Operation 34 'partselect' 'exp_tmp' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%trunc_ln574 = trunc i64 %ireg"   --->   Operation 35 'trunc' 'trunc_ln574' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (2.78ns)   --->   "%icmp_ln580 = icmp_eq  i63 %trunc_ln564, i63 0"   --->   Operation 36 'icmp' 'icmp_ln580' <Predicate = true> <Delay = 2.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 37 [1/2] (4.43ns)   --->   "%d_1 = fpext i32 %y_read"   --->   Operation 37 'fpext' 'd_1' <Predicate = true> <Delay = 4.43> <CoreInst = "Float2Double">   --->   Core 64 'Float2Double' <Latency = 1> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%ireg_1 = bitcast i64 %d_1"   --->   Operation 38 'bitcast' 'ireg_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%trunc_ln564_1 = trunc i64 %ireg_1"   --->   Operation 39 'trunc' 'trunc_ln564_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%p_Result_19 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %ireg_1, i32 63"   --->   Operation 40 'bitselect' 'p_Result_19' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%exp_tmp_1 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %ireg_1, i32 52, i32 62"   --->   Operation 41 'partselect' 'exp_tmp_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%trunc_ln574_1 = trunc i64 %ireg_1"   --->   Operation 42 'trunc' 'trunc_ln574_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (2.78ns)   --->   "%icmp_ln580_1 = icmp_eq  i63 %trunc_ln564_1, i63 0"   --->   Operation 43 'icmp' 'icmp_ln580_1' <Predicate = true> <Delay = 2.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 7.21>
ST_3 : Operation 44 [1/1] (0.00ns)   --->   "%zext_ln494 = zext i11 %exp_tmp"   --->   Operation 44 'zext' 'zext_ln494' <Predicate = (!icmp_ln580)> <Delay = 0.00>
ST_3 : Operation 45 [1/1] (0.00ns)   --->   "%p_Result_18 = bitconcatenate i53 @_ssdm_op_BitConcatenate.i53.i1.i52, i1 1, i52 %trunc_ln574"   --->   Operation 45 'bitconcatenate' 'p_Result_18' <Predicate = (!icmp_ln580)> <Delay = 0.00>
ST_3 : Operation 46 [1/1] (0.00ns)   --->   "%zext_ln578 = zext i53 %p_Result_18"   --->   Operation 46 'zext' 'zext_ln578' <Predicate = (!icmp_ln580)> <Delay = 0.00>
ST_3 : Operation 47 [1/1] (3.23ns)   --->   "%man_V_1 = sub i54 0, i54 %zext_ln578"   --->   Operation 47 'sub' 'man_V_1' <Predicate = (p_Result_17 & !icmp_ln580)> <Delay = 3.23> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 48 [1/1] (0.94ns)   --->   "%man_V_2 = select i1 %p_Result_17, i54 %man_V_1, i54 %zext_ln578"   --->   Operation 48 'select' 'man_V_2' <Predicate = (!icmp_ln580)> <Delay = 0.94> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 49 [1/1] (1.54ns)   --->   "%F2 = sub i12 1075, i12 %zext_ln494"   --->   Operation 49 'sub' 'F2' <Predicate = (!icmp_ln580)> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 50 [1/1] (1.99ns)   --->   "%icmp_ln590 = icmp_sgt  i12 %F2, i12 13"   --->   Operation 50 'icmp' 'icmp_ln590' <Predicate = (!icmp_ln580)> <Delay = 1.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 51 [1/1] (1.54ns)   --->   "%add_ln590 = add i12 %F2, i12 4083"   --->   Operation 51 'add' 'add_ln590' <Predicate = (!icmp_ln580)> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 52 [1/1] (1.54ns)   --->   "%sub_ln590 = sub i12 13, i12 %F2"   --->   Operation 52 'sub' 'sub_ln590' <Predicate = (!icmp_ln580)> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 53 [1/1] (0.69ns)   --->   "%sh_amt = select i1 %icmp_ln590, i12 %add_ln590, i12 %sub_ln590"   --->   Operation 53 'select' 'sh_amt' <Predicate = (!icmp_ln580)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 54 [1/1] (1.99ns)   --->   "%icmp_ln591 = icmp_eq  i12 %F2, i12 13"   --->   Operation 54 'icmp' 'icmp_ln591' <Predicate = (!icmp_ln580)> <Delay = 1.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 55 [1/1] (0.00ns)   --->   "%trunc_ln592 = trunc i54 %man_V_2"   --->   Operation 55 'trunc' 'trunc_ln592' <Predicate = (!icmp_ln580)> <Delay = 0.00>
ST_3 : Operation 56 [1/1] (1.99ns)   --->   "%icmp_ln594 = icmp_ult  i12 %sh_amt, i12 54"   --->   Operation 56 'icmp' 'icmp_ln594' <Predicate = (!icmp_ln580)> <Delay = 1.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 57 [1/1] (1.99ns)   --->   "%icmp_ln612 = icmp_ult  i12 %sh_amt, i12 17"   --->   Operation 57 'icmp' 'icmp_ln612' <Predicate = (!icmp_ln580)> <Delay = 1.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 58 [1/1] (0.00ns) (grouped into LUT with out node select_ln594)   --->   "%bitcast_ln709 = bitcast i32 %x_read"   --->   Operation 58 'bitcast' 'bitcast_ln709' <Predicate = (!icmp_ln580)> <Delay = 0.00>
ST_3 : Operation 59 [1/1] (0.00ns) (grouped into LUT with out node select_ln594)   --->   "%tmp_8 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %bitcast_ln709, i32 31"   --->   Operation 59 'bitselect' 'tmp_8' <Predicate = (!icmp_ln580)> <Delay = 0.00>
ST_3 : Operation 60 [1/1] (0.00ns) (grouped into LUT with out node select_ln594)   --->   "%select_ln597 = select i1 %tmp_8, i17 131071, i17 0"   --->   Operation 60 'select' 'select_ln597' <Predicate = (!icmp_ln580)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 61 [1/1] (0.00ns) (grouped into LUT with out node select_ln594)   --->   "%xor_ln580 = xor i1 %icmp_ln580, i1 1"   --->   Operation 61 'xor' 'xor_ln580' <Predicate = (!icmp_ln580)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 62 [1/1] (0.00ns) (grouped into LUT with out node select_ln594)   --->   "%and_ln591 = and i1 %icmp_ln591, i1 %xor_ln580"   --->   Operation 62 'and' 'and_ln591' <Predicate = (!icmp_ln580)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 63 [1/1] (0.00ns) (grouped into LUT with out node select_ln594)   --->   "%select_ln591 = select i1 %and_ln591, i17 %trunc_ln592, i17 0"   --->   Operation 63 'select' 'select_ln591' <Predicate = (!icmp_ln580)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 64 [1/1] (0.97ns)   --->   "%or_ln591 = or i1 %icmp_ln580, i1 %icmp_ln591"   --->   Operation 64 'or' 'or_ln591' <Predicate = (!icmp_ln580)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 65 [1/1] (0.00ns) (grouped into LUT with out node and_ln590)   --->   "%xor_ln591 = xor i1 %or_ln591, i1 1"   --->   Operation 65 'xor' 'xor_ln591' <Predicate = (!icmp_ln580)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 66 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln590 = and i1 %icmp_ln590, i1 %xor_ln591"   --->   Operation 66 'and' 'and_ln590' <Predicate = (!icmp_ln580)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 67 [1/1] (0.00ns) (grouped into LUT with out node select_ln594)   --->   "%xor_ln594 = xor i1 %icmp_ln594, i1 1"   --->   Operation 67 'xor' 'xor_ln594' <Predicate = (!icmp_ln580)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 68 [1/1] (0.00ns) (grouped into LUT with out node select_ln594)   --->   "%and_ln594 = and i1 %and_ln590, i1 %xor_ln594"   --->   Operation 68 'and' 'and_ln594' <Predicate = (!icmp_ln580)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 69 [1/1] (0.99ns) (out node of the LUT)   --->   "%select_ln594 = select i1 %and_ln594, i17 %select_ln597, i17 %select_ln591"   --->   Operation 69 'select' 'select_ln594' <Predicate = (!icmp_ln580)> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 70 [1/1] (0.00ns) (grouped into LUT with out node and_ln612)   --->   "%or_ln590 = or i1 %or_ln591, i1 %icmp_ln590"   --->   Operation 70 'or' 'or_ln590' <Predicate = (!icmp_ln580)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 71 [1/1] (0.00ns) (grouped into LUT with out node and_ln612)   --->   "%xor_ln590 = xor i1 %or_ln590, i1 1"   --->   Operation 71 'xor' 'xor_ln590' <Predicate = (!icmp_ln580)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 72 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln612 = and i1 %icmp_ln612, i1 %xor_ln590"   --->   Operation 72 'and' 'and_ln612' <Predicate = (!icmp_ln580)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 73 [1/1] (0.00ns)   --->   "%zext_ln494_1 = zext i11 %exp_tmp_1"   --->   Operation 73 'zext' 'zext_ln494_1' <Predicate = (!icmp_ln580_1)> <Delay = 0.00>
ST_3 : Operation 74 [1/1] (0.00ns)   --->   "%p_Result_20 = bitconcatenate i53 @_ssdm_op_BitConcatenate.i53.i1.i52, i1 1, i52 %trunc_ln574_1"   --->   Operation 74 'bitconcatenate' 'p_Result_20' <Predicate = (!icmp_ln580_1)> <Delay = 0.00>
ST_3 : Operation 75 [1/1] (0.00ns)   --->   "%zext_ln578_1 = zext i53 %p_Result_20"   --->   Operation 75 'zext' 'zext_ln578_1' <Predicate = (!icmp_ln580_1)> <Delay = 0.00>
ST_3 : Operation 76 [1/1] (3.23ns)   --->   "%man_V_4 = sub i54 0, i54 %zext_ln578_1"   --->   Operation 76 'sub' 'man_V_4' <Predicate = (p_Result_19 & !icmp_ln580_1)> <Delay = 3.23> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 77 [1/1] (0.94ns)   --->   "%man_V_5 = select i1 %p_Result_19, i54 %man_V_4, i54 %zext_ln578_1"   --->   Operation 77 'select' 'man_V_5' <Predicate = (!icmp_ln580_1)> <Delay = 0.94> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 78 [1/1] (1.54ns)   --->   "%F2_1 = sub i12 1075, i12 %zext_ln494_1"   --->   Operation 78 'sub' 'F2_1' <Predicate = (!icmp_ln580_1)> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 79 [1/1] (1.99ns)   --->   "%icmp_ln590_1 = icmp_sgt  i12 %F2_1, i12 13"   --->   Operation 79 'icmp' 'icmp_ln590_1' <Predicate = (!icmp_ln580_1)> <Delay = 1.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 80 [1/1] (1.54ns)   --->   "%add_ln590_1 = add i12 %F2_1, i12 4083"   --->   Operation 80 'add' 'add_ln590_1' <Predicate = (!icmp_ln580_1)> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 81 [1/1] (1.54ns)   --->   "%sub_ln590_1 = sub i12 13, i12 %F2_1"   --->   Operation 81 'sub' 'sub_ln590_1' <Predicate = (!icmp_ln580_1)> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 82 [1/1] (0.69ns)   --->   "%sh_amt_1 = select i1 %icmp_ln590_1, i12 %add_ln590_1, i12 %sub_ln590_1"   --->   Operation 82 'select' 'sh_amt_1' <Predicate = (!icmp_ln580_1)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 83 [1/1] (1.99ns)   --->   "%icmp_ln591_1 = icmp_eq  i12 %F2_1, i12 13"   --->   Operation 83 'icmp' 'icmp_ln591_1' <Predicate = (!icmp_ln580_1)> <Delay = 1.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 84 [1/1] (0.00ns)   --->   "%trunc_ln592_1 = trunc i54 %man_V_5"   --->   Operation 84 'trunc' 'trunc_ln592_1' <Predicate = (!icmp_ln580_1)> <Delay = 0.00>
ST_3 : Operation 85 [1/1] (1.99ns)   --->   "%icmp_ln594_1 = icmp_ult  i12 %sh_amt_1, i12 54"   --->   Operation 85 'icmp' 'icmp_ln594_1' <Predicate = (!icmp_ln580_1)> <Delay = 1.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 86 [1/1] (1.99ns)   --->   "%icmp_ln612_1 = icmp_ult  i12 %sh_amt_1, i12 17"   --->   Operation 86 'icmp' 'icmp_ln612_1' <Predicate = (!icmp_ln580_1)> <Delay = 1.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 87 [1/1] (0.00ns) (grouped into LUT with out node select_ln594_2)   --->   "%bitcast_ln709_2 = bitcast i32 %y_read"   --->   Operation 87 'bitcast' 'bitcast_ln709_2' <Predicate = (!icmp_ln580_1)> <Delay = 0.00>
ST_3 : Operation 88 [1/1] (0.00ns) (grouped into LUT with out node select_ln594_2)   --->   "%tmp_10 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %bitcast_ln709_2, i32 31"   --->   Operation 88 'bitselect' 'tmp_10' <Predicate = (!icmp_ln580_1)> <Delay = 0.00>
ST_3 : Operation 89 [1/1] (0.00ns) (grouped into LUT with out node select_ln594_2)   --->   "%select_ln597_1 = select i1 %tmp_10, i17 131071, i17 0"   --->   Operation 89 'select' 'select_ln597_1' <Predicate = (!icmp_ln580_1)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 90 [1/1] (0.00ns) (grouped into LUT with out node select_ln594_2)   --->   "%xor_ln580_1 = xor i1 %icmp_ln580_1, i1 1"   --->   Operation 90 'xor' 'xor_ln580_1' <Predicate = (!icmp_ln580_1)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 91 [1/1] (0.00ns) (grouped into LUT with out node select_ln594_2)   --->   "%and_ln591_1 = and i1 %icmp_ln591_1, i1 %xor_ln580_1"   --->   Operation 91 'and' 'and_ln591_1' <Predicate = (!icmp_ln580_1)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 92 [1/1] (0.00ns) (grouped into LUT with out node select_ln594_2)   --->   "%select_ln591_1 = select i1 %and_ln591_1, i17 %trunc_ln592_1, i17 0"   --->   Operation 92 'select' 'select_ln591_1' <Predicate = (!icmp_ln580_1)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 93 [1/1] (0.97ns)   --->   "%or_ln591_1 = or i1 %icmp_ln580_1, i1 %icmp_ln591_1"   --->   Operation 93 'or' 'or_ln591_1' <Predicate = (!icmp_ln580_1)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 94 [1/1] (0.00ns) (grouped into LUT with out node and_ln590_1)   --->   "%xor_ln591_1 = xor i1 %or_ln591_1, i1 1"   --->   Operation 94 'xor' 'xor_ln591_1' <Predicate = (!icmp_ln580_1)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 95 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln590_1 = and i1 %icmp_ln590_1, i1 %xor_ln591_1"   --->   Operation 95 'and' 'and_ln590_1' <Predicate = (!icmp_ln580_1)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 96 [1/1] (0.00ns) (grouped into LUT with out node select_ln594_2)   --->   "%xor_ln594_1 = xor i1 %icmp_ln594_1, i1 1"   --->   Operation 96 'xor' 'xor_ln594_1' <Predicate = (!icmp_ln580_1)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 97 [1/1] (0.00ns) (grouped into LUT with out node select_ln594_2)   --->   "%and_ln594_2 = and i1 %and_ln590_1, i1 %xor_ln594_1"   --->   Operation 97 'and' 'and_ln594_2' <Predicate = (!icmp_ln580_1)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 98 [1/1] (0.99ns) (out node of the LUT)   --->   "%select_ln594_2 = select i1 %and_ln594_2, i17 %select_ln597_1, i17 %select_ln591_1"   --->   Operation 98 'select' 'select_ln594_2' <Predicate = (!icmp_ln580_1)> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 99 [1/1] (0.00ns) (grouped into LUT with out node and_ln612_1)   --->   "%or_ln590_1 = or i1 %or_ln591_1, i1 %icmp_ln590_1"   --->   Operation 99 'or' 'or_ln590_1' <Predicate = (!icmp_ln580_1)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 100 [1/1] (0.00ns) (grouped into LUT with out node and_ln612_1)   --->   "%xor_ln590_1 = xor i1 %or_ln590_1, i1 1"   --->   Operation 100 'xor' 'xor_ln590_1' <Predicate = (!icmp_ln580_1)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 101 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln612_1 = and i1 %icmp_ln612_1, i1 %xor_ln590_1"   --->   Operation 101 'and' 'and_ln612_1' <Predicate = (!icmp_ln580_1)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 4.61>
ST_4 : Operation 102 [1/1] (0.00ns)   --->   "%sext_ln590 = sext i12 %sh_amt"   --->   Operation 102 'sext' 'sext_ln590' <Predicate = (!icmp_ln580)> <Delay = 0.00>
ST_4 : Operation 103 [1/1] (0.00ns) (grouped into LUT with out node select_ln594_1)   --->   "%zext_ln595 = zext i32 %sext_ln590"   --->   Operation 103 'zext' 'zext_ln595' <Predicate = (!and_ln612 & !icmp_ln580)> <Delay = 0.00>
ST_4 : Operation 104 [1/1] (0.00ns) (grouped into LUT with out node select_ln594_1)   --->   "%ashr_ln595 = ashr i54 %man_V_2, i54 %zext_ln595"   --->   Operation 104 'ashr' 'ashr_ln595' <Predicate = (!and_ln612 & !icmp_ln580)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 105 [1/1] (0.00ns) (grouped into LUT with out node select_ln594_1)   --->   "%trunc_ln595 = trunc i54 %ashr_ln595"   --->   Operation 105 'trunc' 'trunc_ln595' <Predicate = (!and_ln612 & !icmp_ln580)> <Delay = 0.00>
ST_4 : Operation 106 [1/1] (0.00ns) (grouped into LUT with out node select_ln594_1)   --->   "%and_ln594_1 = and i1 %and_ln590, i1 %icmp_ln594"   --->   Operation 106 'and' 'and_ln594_1' <Predicate = (!and_ln612 & !icmp_ln580)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 107 [1/1] (4.61ns) (out node of the LUT)   --->   "%select_ln594_1 = select i1 %and_ln594_1, i17 %trunc_ln595, i17 %select_ln594"   --->   Operation 107 'select' 'select_ln594_1' <Predicate = (!and_ln612 & !icmp_ln580)> <Delay = 4.61> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 108 [1/1] (0.00ns)   --->   "%sext_ln590_1 = sext i12 %sh_amt_1"   --->   Operation 108 'sext' 'sext_ln590_1' <Predicate = (!icmp_ln580_1)> <Delay = 0.00>
ST_4 : Operation 109 [1/1] (0.00ns) (grouped into LUT with out node select_ln594_3)   --->   "%zext_ln595_1 = zext i32 %sext_ln590_1"   --->   Operation 109 'zext' 'zext_ln595_1' <Predicate = (!and_ln612_1 & !icmp_ln580_1)> <Delay = 0.00>
ST_4 : Operation 110 [1/1] (0.00ns) (grouped into LUT with out node select_ln594_3)   --->   "%ashr_ln595_1 = ashr i54 %man_V_5, i54 %zext_ln595_1"   --->   Operation 110 'ashr' 'ashr_ln595_1' <Predicate = (!and_ln612_1 & !icmp_ln580_1)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 111 [1/1] (0.00ns) (grouped into LUT with out node select_ln594_3)   --->   "%trunc_ln595_1 = trunc i54 %ashr_ln595_1"   --->   Operation 111 'trunc' 'trunc_ln595_1' <Predicate = (!and_ln612_1 & !icmp_ln580_1)> <Delay = 0.00>
ST_4 : Operation 112 [1/1] (0.00ns) (grouped into LUT with out node select_ln594_3)   --->   "%and_ln594_3 = and i1 %and_ln590_1, i1 %icmp_ln594_1"   --->   Operation 112 'and' 'and_ln594_3' <Predicate = (!and_ln612_1 & !icmp_ln580_1)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 113 [1/1] (4.61ns) (out node of the LUT)   --->   "%select_ln594_3 = select i1 %and_ln594_3, i17 %trunc_ln595_1, i17 %select_ln594_2"   --->   Operation 113 'select' 'select_ln594_3' <Predicate = (!and_ln612_1 & !icmp_ln580_1)> <Delay = 4.61> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 5 <SV = 4> <Delay = 6.90>
ST_5 : Operation 114 [1/1] (0.00ns) (grouped into LUT with out node x_i_V)   --->   "%sext_ln590cast = trunc i32 %sext_ln590"   --->   Operation 114 'trunc' 'sext_ln590cast' <Predicate = (and_ln612 & !icmp_ln580)> <Delay = 0.00>
ST_5 : Operation 115 [1/1] (0.00ns) (grouped into LUT with out node x_i_V)   --->   "%shl_ln613 = shl i17 %trunc_ln592, i17 %sext_ln590cast"   --->   Operation 115 'shl' 'shl_ln613' <Predicate = (and_ln612 & !icmp_ln580)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 116 [1/1] (0.00ns) (grouped into LUT with out node x_i_V)   --->   "%select_ln612 = select i1 %and_ln612, i17 %shl_ln613, i17 %select_ln594_1"   --->   Operation 116 'select' 'select_ln612' <Predicate = (!icmp_ln580)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 117 [1/1] (4.01ns) (out node of the LUT)   --->   "%x_i_V = select i1 %icmp_ln580, i17 0, i17 %select_ln612"   --->   Operation 117 'select' 'x_i_V' <Predicate = true> <Delay = 4.01> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 118 [1/1] (0.00ns) (grouped into LUT with out node y_i_V)   --->   "%sext_ln590_1cast = trunc i32 %sext_ln590_1"   --->   Operation 118 'trunc' 'sext_ln590_1cast' <Predicate = (and_ln612_1 & !icmp_ln580_1)> <Delay = 0.00>
ST_5 : Operation 119 [1/1] (0.00ns) (grouped into LUT with out node y_i_V)   --->   "%shl_ln613_1 = shl i17 %trunc_ln592_1, i17 %sext_ln590_1cast"   --->   Operation 119 'shl' 'shl_ln613_1' <Predicate = (and_ln612_1 & !icmp_ln580_1)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 120 [1/1] (0.00ns) (grouped into LUT with out node y_i_V)   --->   "%select_ln612_1 = select i1 %and_ln612_1, i17 %shl_ln613_1, i17 %select_ln594_3"   --->   Operation 120 'select' 'select_ln612_1' <Predicate = (!icmp_ln580_1)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 121 [1/1] (4.01ns) (out node of the LUT)   --->   "%y_i_V = select i1 %icmp_ln580_1, i17 0, i17 %select_ln612_1"   --->   Operation 121 'select' 'y_i_V' <Predicate = true> <Delay = 4.01> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 122 [1/1] (0.00ns)   --->   "%tmp_11 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %x_i_V, i32 16"   --->   Operation 122 'bitselect' 'tmp_11' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 123 [1/1] (2.10ns)   --->   "%x_i_V_1 = sub i17 0, i17 %x_i_V"   --->   Operation 123 'sub' 'x_i_V_1' <Predicate = true> <Delay = 2.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 124 [1/1] (2.10ns)   --->   "%y_i_V_1 = sub i17 0, i17 %y_i_V"   --->   Operation 124 'sub' 'y_i_V_1' <Predicate = true> <Delay = 2.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 125 [1/1] (0.00ns)   --->   "%tmp_12 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %x_i_V, i32 16"   --->   Operation 125 'bitselect' 'tmp_12' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 126 [1/1] (0.80ns)   --->   "%select_ln1548 = select i1 %tmp_12, i17 25735, i17 0"   --->   Operation 126 'select' 'select_ln1548' <Predicate = true> <Delay = 0.80> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 127 [1/1] (0.78ns)   --->   "%y_i_V_2 = select i1 %tmp_11, i17 %y_i_V_1, i17 %y_i_V"   --->   Operation 127 'select' 'y_i_V_2' <Predicate = true> <Delay = 0.78> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 128 [1/1] (0.78ns)   --->   "%x_i_V_2 = select i1 %tmp_11, i17 %x_i_V_1, i17 %x_i_V"   --->   Operation 128 'select' 'x_i_V_2' <Predicate = true> <Delay = 0.78> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 129 [1/1] (1.58ns)   --->   "%store_ln1548 = store i17 %select_ln1548, i17 %theta_i_V"   --->   Operation 129 'store' 'store_ln1548' <Predicate = true> <Delay = 1.58>

State 6 <SV = 5> <Delay = 1.58>
ST_6 : Operation 130 [1/1] (0.00ns)   --->   "%spectopmodule_ln0 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_7"   --->   Operation 130 'spectopmodule' 'spectopmodule_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 131 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %x"   --->   Operation 131 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 132 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %x, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_2, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 132 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 133 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %x, void @empty_3, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 133 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 134 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %y"   --->   Operation 134 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 135 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %y, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_4, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 135 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 136 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %y, void @empty_3, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 136 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 137 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %r"   --->   Operation 137 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 138 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %r, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_5, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 138 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 139 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %theta"   --->   Operation 139 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 140 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %theta, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_6, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 140 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 141 [1/1] (1.58ns)   --->   "%store_ln1548 = store i17 %y_i_V_2, i17 %lhs"   --->   Operation 141 'store' 'store_ln1548' <Predicate = true> <Delay = 1.58>
ST_6 : Operation 142 [1/1] (1.58ns)   --->   "%store_ln1548 = store i17 %x_i_V_2, i17 %r_V_1"   --->   Operation 142 'store' 'store_ln1548' <Predicate = true> <Delay = 1.58>
ST_6 : Operation 143 [1/1] (0.00ns)   --->   "%br_ln0 = br void %_ZgtILi17ELi4ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit"   --->   Operation 143 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 7 <SV = 6> <Delay = 3.36>
ST_7 : Operation 144 [1/1] (0.00ns)   --->   "%i_V_1 = load i5 %i_V"   --->   Operation 144 'load' 'i_V_1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 145 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 145 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 146 [1/1] (1.36ns)   --->   "%icmp_ln1057 = icmp_eq  i5 %i_V_1, i5 16"   --->   Operation 146 'icmp' 'icmp_ln1057' <Predicate = true> <Delay = 1.36> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 147 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 16, i64 16, i64 16"   --->   Operation 147 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 148 [1/1] (1.78ns)   --->   "%add_ln870 = add i5 %i_V_1, i5 1"   --->   Operation 148 'add' 'add_ln870' <Predicate = true> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 149 [1/1] (0.00ns)   --->   "%br_ln27 = br i1 %icmp_ln1057, void %_ZgtILi17ELi4ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.split_ifconv, void %ap_fixed_base.exit_ifconv" [cordiccart2pol.cpp:27]   --->   Operation 149 'br' 'br_ln27' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 150 [1/1] (0.00ns)   --->   "%i_V_cast = zext i5 %i_V_1"   --->   Operation 150 'zext' 'i_V_cast' <Predicate = (!icmp_ln1057)> <Delay = 0.00>
ST_7 : Operation 151 [1/1] (0.00ns)   --->   "%Kvalues_V_addr = getelementptr i14 %Kvalues_V, i64 0, i64 %i_V_cast"   --->   Operation 151 'getelementptr' 'Kvalues_V_addr' <Predicate = (!icmp_ln1057)> <Delay = 0.00>
ST_7 : Operation 152 [2/2] (2.32ns)   --->   "%Kvalues_V_load = load i4 %Kvalues_V_addr"   --->   Operation 152 'load' 'Kvalues_V_load' <Predicate = (!icmp_ln1057)> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 14> <Depth = 16> <ROM>
ST_7 : Operation 153 [1/1] (1.58ns)   --->   "%store_ln870 = store i5 %add_ln870, i5 %i_V"   --->   Operation 153 'store' 'store_ln870' <Predicate = (!icmp_ln1057)> <Delay = 1.58>

State 8 <SV = 7> <Delay = 4.47>
ST_8 : Operation 154 [1/1] (0.00ns)   --->   "%r_V_1_load_1 = load i17 %r_V_1"   --->   Operation 154 'load' 'r_V_1_load_1' <Predicate = (!icmp_ln1057)> <Delay = 0.00>
ST_8 : Operation 155 [1/1] (0.00ns)   --->   "%lhs_load = load i17 %lhs"   --->   Operation 155 'load' 'lhs_load' <Predicate = (!icmp_ln1057)> <Delay = 0.00>
ST_8 : Operation 156 [1/2] (2.32ns)   --->   "%Kvalues_V_load = load i4 %Kvalues_V_addr"   --->   Operation 156 'load' 'Kvalues_V_load' <Predicate = (!icmp_ln1057)> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 14> <Depth = 16> <ROM>
ST_8 : Operation 157 [1/1] (0.00ns)   --->   "%zext_ln1171_1 = zext i14 %Kvalues_V_load"   --->   Operation 157 'zext' 'zext_ln1171_1' <Predicate = (!icmp_ln1057)> <Delay = 0.00>
ST_8 : Operation 158 [1/1] (0.00ns)   --->   "%sext_ln1171 = sext i17 %lhs_load"   --->   Operation 158 'sext' 'sext_ln1171' <Predicate = (!icmp_ln1057)> <Delay = 0.00>
ST_8 : Operation 159 [4/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln1171 = mul i30 %zext_ln1171_1, i30 %sext_ln1171"   --->   Operation 159 'mul' 'mul_ln1171' <Predicate = (!icmp_ln1057)> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 160 [1/1] (0.00ns)   --->   "%sext_ln1171_1 = sext i17 %r_V_1_load_1"   --->   Operation 160 'sext' 'sext_ln1171_1' <Predicate = (!icmp_ln1057)> <Delay = 0.00>
ST_8 : Operation 161 [4/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln1168 = mul i30 %zext_ln1171_1, i30 %sext_ln1171_1"   --->   Operation 161 'mul' 'mul_ln1168' <Predicate = (!icmp_ln1057)> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 9 <SV = 8> <Delay = 2.15>
ST_9 : Operation 162 [3/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln1171 = mul i30 %zext_ln1171_1, i30 %sext_ln1171"   --->   Operation 162 'mul' 'mul_ln1171' <Predicate = (!icmp_ln1057)> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 163 [3/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln1168 = mul i30 %zext_ln1171_1, i30 %sext_ln1171_1"   --->   Operation 163 'mul' 'mul_ln1168' <Predicate = (!icmp_ln1057)> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 10 <SV = 9> <Delay = 2.15>
ST_10 : Operation 164 [2/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln1171 = mul i30 %zext_ln1171_1, i30 %sext_ln1171"   --->   Operation 164 'mul' 'mul_ln1171' <Predicate = (!icmp_ln1057)> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 165 [2/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln1168 = mul i30 %zext_ln1171_1, i30 %sext_ln1171_1"   --->   Operation 165 'mul' 'mul_ln1168' <Predicate = (!icmp_ln1057)> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 11 <SV = 10> <Delay = 3.27>
ST_11 : Operation 166 [1/1] (2.43ns)   --->   "%icmp_ln1547 = icmp_sgt  i17 %lhs_load, i17 0"   --->   Operation 166 'icmp' 'icmp_ln1547' <Predicate = true> <Delay = 2.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 167 [1/1] (0.00ns)   --->   "%lhs_1 = bitconcatenate i30 @_ssdm_op_BitConcatenate.i30.i17.i13, i17 %r_V_1_load_1, i13 0"   --->   Operation 167 'bitconcatenate' 'lhs_1' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 168 [1/1] (0.00ns)   --->   "%lhs_2 = bitconcatenate i30 @_ssdm_op_BitConcatenate.i30.i17.i13, i17 %lhs_load, i13 0"   --->   Operation 168 'bitconcatenate' 'lhs_2' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 169 [1/1] (0.00ns)   --->   "%angles_V_addr = getelementptr i13 %angles_V, i64 0, i64 %i_V_cast"   --->   Operation 169 'getelementptr' 'angles_V_addr' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 170 [2/2] (2.32ns)   --->   "%angles_V_load = load i4 %angles_V_addr"   --->   Operation 170 'load' 'angles_V_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 13> <Depth = 16> <ROM>
ST_11 : Operation 171 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln1171 = mul i30 %zext_ln1171_1, i30 %sext_ln1171"   --->   Operation 171 'mul' 'mul_ln1171' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 172 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln1168 = mul i30 %zext_ln1171_1, i30 %sext_ln1171_1"   --->   Operation 172 'mul' 'mul_ln1168' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 173 [1/1] (2.49ns)   --->   "%ret_V = add i30 %lhs_1, i30 %mul_ln1171"   --->   Operation 173 'add' 'ret_V' <Predicate = true> <Delay = 2.49> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 174 [1/1] (2.49ns)   --->   "%ret_V_1 = sub i30 %lhs_2, i30 %mul_ln1168"   --->   Operation 174 'sub' 'ret_V_1' <Predicate = true> <Delay = 2.49> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 175 [1/1] (2.49ns)   --->   "%ret_V_2 = sub i30 %lhs_1, i30 %mul_ln1171"   --->   Operation 175 'sub' 'ret_V_2' <Predicate = true> <Delay = 2.49> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 176 [1/1] (2.49ns)   --->   "%ret_V_3 = add i30 %lhs_2, i30 %mul_ln1168"   --->   Operation 176 'add' 'ret_V_3' <Predicate = true> <Delay = 2.49> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 177 [1/1] (0.00ns)   --->   "%tmp_1 = partselect i17 @_ssdm_op_PartSelect.i17.i30.i32.i32, i30 %ret_V, i32 13, i32 29" [cordiccart2pol.cpp:16]   --->   Operation 177 'partselect' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 178 [1/1] (0.00ns)   --->   "%tmp_2 = partselect i17 @_ssdm_op_PartSelect.i17.i30.i32.i32, i30 %ret_V_2, i32 13, i32 29" [cordiccart2pol.cpp:16]   --->   Operation 178 'partselect' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 179 [1/1] (0.78ns)   --->   "%x_i_V_3 = select i1 %icmp_ln1547, i17 %tmp_1, i17 %tmp_2" [cordiccart2pol.cpp:16]   --->   Operation 179 'select' 'x_i_V_3' <Predicate = true> <Delay = 0.78> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 180 [1/1] (0.00ns)   --->   "%tmp_5 = partselect i17 @_ssdm_op_PartSelect.i17.i30.i32.i32, i30 %ret_V_1, i32 13, i32 29" [cordiccart2pol.cpp:17]   --->   Operation 180 'partselect' 'tmp_5' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 181 [1/1] (0.00ns)   --->   "%tmp_6 = partselect i17 @_ssdm_op_PartSelect.i17.i30.i32.i32, i30 %ret_V_3, i32 13, i32 29" [cordiccart2pol.cpp:17]   --->   Operation 181 'partselect' 'tmp_6' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 182 [1/1] (0.78ns)   --->   "%y_i_V_3 = select i1 %icmp_ln1547, i17 %tmp_5, i17 %tmp_6" [cordiccart2pol.cpp:17]   --->   Operation 182 'select' 'y_i_V_3' <Predicate = true> <Delay = 0.78> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 12 <SV = 11> <Delay = 6.79>
ST_12 : Operation 183 [1/1] (0.00ns)   --->   "%theta_i_V_load_1 = load i17 %theta_i_V"   --->   Operation 183 'load' 'theta_i_V_load_1' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 184 [1/1] (0.00ns)   --->   "%specloopname_ln26 = specloopname void @_ssdm_op_SpecLoopName, void @empty_8" [cordiccart2pol.cpp:26]   --->   Operation 184 'specloopname' 'specloopname_ln26' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 185 [1/2] (2.32ns)   --->   "%angles_V_load = load i4 %angles_V_addr"   --->   Operation 185 'load' 'angles_V_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 13> <Depth = 16> <ROM>
ST_12 : Operation 186 [1/1] (0.00ns)   --->   "%zext_ln1171 = zext i13 %angles_V_load"   --->   Operation 186 'zext' 'zext_ln1171' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 187 [1/1] (2.10ns)   --->   "%theta_i_V_1 = add i17 %zext_ln1171, i17 %theta_i_V_load_1"   --->   Operation 187 'add' 'theta_i_V_1' <Predicate = (icmp_ln1547)> <Delay = 2.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 188 [1/1] (2.10ns)   --->   "%theta_i_V_2 = sub i17 %theta_i_V_load_1, i17 %zext_ln1171"   --->   Operation 188 'sub' 'theta_i_V_2' <Predicate = (!icmp_ln1547)> <Delay = 2.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 189 [1/1] (0.78ns)   --->   "%theta_i_V_3 = select i1 %icmp_ln1547, i17 %theta_i_V_1, i17 %theta_i_V_2"   --->   Operation 189 'select' 'theta_i_V_3' <Predicate = true> <Delay = 0.78> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 190 [1/1] (1.58ns)   --->   "%store_ln1547 = store i17 %theta_i_V_3, i17 %theta_i_V"   --->   Operation 190 'store' 'store_ln1547' <Predicate = true> <Delay = 1.58>
ST_12 : Operation 191 [1/1] (1.58ns)   --->   "%store_ln17 = store i17 %y_i_V_3, i17 %lhs" [cordiccart2pol.cpp:17]   --->   Operation 191 'store' 'store_ln17' <Predicate = true> <Delay = 1.58>
ST_12 : Operation 192 [1/1] (1.58ns)   --->   "%store_ln16 = store i17 %x_i_V_3, i17 %r_V_1" [cordiccart2pol.cpp:16]   --->   Operation 192 'store' 'store_ln16' <Predicate = true> <Delay = 1.58>
ST_12 : Operation 193 [1/1] (0.00ns)   --->   "%br_ln0 = br void %_ZgtILi17ELi4ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit"   --->   Operation 193 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 13 <SV = 7> <Delay = 2.15>
ST_13 : Operation 194 [1/1] (0.00ns)   --->   "%r_V_1_load = load i17 %r_V_1"   --->   Operation 194 'load' 'r_V_1_load' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 195 [1/1] (0.00ns)   --->   "%sext_ln1168 = sext i17 %r_V_1_load"   --->   Operation 195 'sext' 'sext_ln1168' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 196 [4/4] (2.15ns) (root node of the DSP)   --->   "%r_V = mul i31 %sext_ln1168, i31 4974"   --->   Operation 196 'mul' 'r_V' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 14 <SV = 8> <Delay = 2.15>
ST_14 : Operation 197 [3/4] (2.15ns) (root node of the DSP)   --->   "%r_V = mul i31 %sext_ln1168, i31 4974"   --->   Operation 197 'mul' 'r_V' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 15 <SV = 9> <Delay = 2.15>
ST_15 : Operation 198 [2/4] (2.15ns) (root node of the DSP)   --->   "%r_V = mul i31 %sext_ln1168, i31 4974"   --->   Operation 198 'mul' 'r_V' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 16 <SV = 10> <Delay = 3.26>
ST_16 : Operation 199 [1/4] (0.00ns) (root node of the DSP)   --->   "%r_V = mul i31 %sext_ln1168, i31 4974"   --->   Operation 199 'mul' 'r_V' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 200 [1/1] (0.00ns)   --->   "%trunc_ln1168 = trunc i31 %r_V"   --->   Operation 200 'trunc' 'trunc_ln1168' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 201 [1/1] (2.47ns)   --->   "%icmp_ln988 = icmp_eq  i31 %r_V, i31 0"   --->   Operation 201 'icmp' 'icmp_ln988' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 202 [1/1] (0.00ns)   --->   "%p_Result_21 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %r_V, i32 30"   --->   Operation 202 'bitselect' 'p_Result_21' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 203 [1/1] (2.49ns)   --->   "%tmp_V = sub i30 0, i30 %trunc_ln1168"   --->   Operation 203 'sub' 'tmp_V' <Predicate = true> <Delay = 2.49> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 204 [1/1] (0.76ns)   --->   "%tmp_V_4 = select i1 %p_Result_21, i30 %tmp_V, i30 %trunc_ln1168"   --->   Operation 204 'select' 'tmp_V_4' <Predicate = true> <Delay = 0.76> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 17 <SV = 11> <Delay = 5.43>
ST_17 : Operation 205 [1/1] (0.00ns)   --->   "%theta_i_V_load = load i17 %theta_i_V"   --->   Operation 205 'load' 'theta_i_V_load' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 206 [1/1] (0.00ns)   --->   "%sext_ln990 = sext i30 %tmp_V_4"   --->   Operation 206 'sext' 'sext_ln990' <Predicate = (!icmp_ln988)> <Delay = 0.00>
ST_17 : Operation 207 [1/1] (0.00ns)   --->   "%p_Result_s = partselect i34 @llvm.part.select.i34, i34 %sext_ln990, i32 33, i32 0"   --->   Operation 207 'partselect' 'p_Result_s' <Predicate = (!icmp_ln988)> <Delay = 0.00>
ST_17 : Operation 208 [1/1] (0.00ns)   --->   "%p_Result_22 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i30.i34, i30 1073741823, i34 %p_Result_s"   --->   Operation 208 'bitconcatenate' 'p_Result_22' <Predicate = (!icmp_ln988)> <Delay = 0.00>
ST_17 : Operation 209 [1/1] (0.00ns)   --->   "%tmp = cttz i64 @llvm.cttz.i64, i64 %p_Result_22, i1 1"   --->   Operation 209 'cttz' 'tmp' <Predicate = (!icmp_ln988)> <Delay = 0.00>
ST_17 : Operation 210 [1/1] (0.00ns)   --->   "%l = trunc i64 %tmp"   --->   Operation 210 'trunc' 'l' <Predicate = (!icmp_ln988)> <Delay = 0.00>
ST_17 : Operation 211 [1/1] (2.55ns)   --->   "%sub_ln997 = sub i32 34, i32 %l"   --->   Operation 211 'sub' 'sub_ln997' <Predicate = (!icmp_ln988)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 212 [1/1] (2.55ns)   --->   "%lsb_index = add i32 %sub_ln997, i32 4294967272"   --->   Operation 212 'add' 'lsb_index' <Predicate = (!icmp_ln988)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 213 [1/1] (0.00ns)   --->   "%tmp_14 = partselect i31 @_ssdm_op_PartSelect.i31.i32.i32.i32, i32 %lsb_index, i32 1, i32 31"   --->   Operation 213 'partselect' 'tmp_14' <Predicate = (!icmp_ln988)> <Delay = 0.00>
ST_17 : Operation 214 [1/1] (0.00ns)   --->   "%trunc_ln1000 = trunc i32 %sub_ln997"   --->   Operation 214 'trunc' 'trunc_ln1000' <Predicate = (!icmp_ln988)> <Delay = 0.00>
ST_17 : Operation 215 [1/1] (0.00ns)   --->   "%p_Result_23 = bitselect i1 @_ssdm_op_BitSelect.i1.i34.i32, i34 %sext_ln990, i32 %lsb_index"   --->   Operation 215 'bitselect' 'p_Result_23' <Predicate = (!icmp_ln988)> <Delay = 0.00>
ST_17 : Operation 216 [1/1] (0.00ns)   --->   "%trunc_ln996 = trunc i64 %tmp"   --->   Operation 216 'trunc' 'trunc_ln996' <Predicate = (!icmp_ln988)> <Delay = 0.00>
ST_17 : Operation 217 [1/1] (2.43ns)   --->   "%icmp_ln988_1 = icmp_eq  i17 %theta_i_V_load, i17 0"   --->   Operation 217 'icmp' 'icmp_ln988_1' <Predicate = true> <Delay = 2.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 218 [1/1] (0.00ns)   --->   "%p_Result_25 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %theta_i_V_load, i32 16"   --->   Operation 218 'bitselect' 'p_Result_25' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 219 [1/1] (2.10ns)   --->   "%tmp_V_2 = sub i17 0, i17 %theta_i_V_load"   --->   Operation 219 'sub' 'tmp_V_2' <Predicate = true> <Delay = 2.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 220 [1/1] (0.78ns)   --->   "%tmp_V_5 = select i1 %p_Result_25, i17 %tmp_V_2, i17 %theta_i_V_load"   --->   Operation 220 'select' 'tmp_V_5' <Predicate = true> <Delay = 0.78> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_17 : Operation 221 [1/1] (0.00ns)   --->   "%p_Result_11 = partselect i17 @llvm.part.select.i17, i17 %tmp_V_5, i32 16, i32 0"   --->   Operation 221 'partselect' 'p_Result_11' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 222 [1/1] (0.00ns)   --->   "%p_Result_26 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i15.i17, i15 32767, i17 %p_Result_11"   --->   Operation 222 'bitconcatenate' 'p_Result_26' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 223 [1/1] (0.00ns)   --->   "%l_1 = cttz i32 @llvm.cttz.i32, i32 %p_Result_26, i1 1"   --->   Operation 223 'cttz' 'l_1' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 224 [1/1] (2.55ns)   --->   "%sub_ln997_1 = sub i32 17, i32 %l_1"   --->   Operation 224 'sub' 'sub_ln997_1' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 225 [1/1] (0.00ns)   --->   "%trunc_ln997 = trunc i32 %sub_ln997_1"   --->   Operation 225 'trunc' 'trunc_ln997' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 226 [1/1] (0.00ns)   --->   "%trunc_ln1000_1 = trunc i32 %sub_ln997_1"   --->   Operation 226 'trunc' 'trunc_ln1000_1' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 227 [1/1] (0.00ns)   --->   "%trunc_ln996_1 = trunc i32 %l_1"   --->   Operation 227 'trunc' 'trunc_ln996_1' <Predicate = true> <Delay = 0.00>

State 18 <SV = 12> <Delay = 7.23>
ST_18 : Operation 228 [1/1] (2.47ns)   --->   "%icmp_ln999 = icmp_sgt  i31 %tmp_14, i31 0"   --->   Operation 228 'icmp' 'icmp_ln999' <Predicate = (!icmp_ln988)> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 229 [1/1] (1.82ns)   --->   "%sub_ln1000 = sub i6 59, i6 %trunc_ln1000"   --->   Operation 229 'sub' 'sub_ln1000' <Predicate = (!icmp_ln988)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 230 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln1002)   --->   "%zext_ln1000 = zext i6 %sub_ln1000"   --->   Operation 230 'zext' 'zext_ln1000' <Predicate = (!icmp_ln988)> <Delay = 0.00>
ST_18 : Operation 231 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln1002)   --->   "%lshr_ln1000 = lshr i34 17179869183, i34 %zext_ln1000"   --->   Operation 231 'lshr' 'lshr_ln1000' <Predicate = (!icmp_ln988)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 232 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln1002)   --->   "%zext_ln1002 = zext i32 %lsb_index"   --->   Operation 232 'zext' 'zext_ln1002' <Predicate = (!icmp_ln988)> <Delay = 0.00>
ST_18 : Operation 233 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln1002)   --->   "%shl_ln1002 = shl i34 1, i34 %zext_ln1002"   --->   Operation 233 'shl' 'shl_ln1002' <Predicate = (!icmp_ln988)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 234 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln1002)   --->   "%or_ln1002_1 = or i34 %lshr_ln1000, i34 %shl_ln1002"   --->   Operation 234 'or' 'or_ln1002_1' <Predicate = (!icmp_ln988)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 235 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln1002)   --->   "%and_ln1002 = and i34 %sext_ln990, i34 %or_ln1002_1"   --->   Operation 235 'and' 'and_ln1002' <Predicate = (!icmp_ln988)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 236 [1/1] (4.42ns) (out node of the LUT)   --->   "%icmp_ln1002 = icmp_ne  i34 %and_ln1002, i34 0"   --->   Operation 236 'icmp' 'icmp_ln1002' <Predicate = (!icmp_ln988)> <Delay = 4.42> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 237 [1/1] (0.00ns) (grouped into LUT with out node select_ln1007)   --->   "%tmp_15 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %lsb_index, i32 31"   --->   Operation 237 'bitselect' 'tmp_15' <Predicate = (!icmp_ln988)> <Delay = 0.00>
ST_18 : Operation 238 [1/1] (0.00ns) (grouped into LUT with out node select_ln1007)   --->   "%xor_ln1002 = xor i1 %tmp_15, i1 1"   --->   Operation 238 'xor' 'xor_ln1002' <Predicate = (!icmp_ln988)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 239 [1/1] (2.47ns)   --->   "%icmp_ln1007 = icmp_sgt  i32 %lsb_index, i32 0"   --->   Operation 239 'icmp' 'icmp_ln1007' <Predicate = (!icmp_ln988)> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 240 [1/1] (0.00ns) (grouped into LUT with out node select_ln1007)   --->   "%and_ln1002_1 = and i1 %p_Result_23, i1 %xor_ln1002"   --->   Operation 240 'and' 'and_ln1002_1' <Predicate = (!icmp_ln988)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 241 [1/1] (0.00ns) (grouped into LUT with out node select_ln1007)   --->   "%select_ln999 = select i1 %icmp_ln999, i1 %icmp_ln1002, i1 %p_Result_23"   --->   Operation 241 'select' 'select_ln999' <Predicate = (!icmp_ln988)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 242 [1/1] (0.99ns) (out node of the LUT)   --->   "%select_ln1007 = select i1 %icmp_ln1007, i1 %select_ln999, i1 %and_ln1002_1"   --->   Operation 242 'select' 'select_ln1007' <Predicate = (!icmp_ln988)> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 243 [1/1] (2.55ns)   --->   "%lsb_index_1 = add i32 %sub_ln997_1, i32 4294967272"   --->   Operation 243 'add' 'lsb_index_1' <Predicate = (!icmp_ln988_1)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 244 [1/1] (0.00ns)   --->   "%tmp_18 = partselect i31 @_ssdm_op_PartSelect.i31.i32.i32.i32, i32 %lsb_index_1, i32 1, i32 31"   --->   Operation 244 'partselect' 'tmp_18' <Predicate = (!icmp_ln988_1)> <Delay = 0.00>
ST_18 : Operation 245 [1/1] (2.47ns)   --->   "%icmp_ln999_1 = icmp_sgt  i31 %tmp_18, i31 0"   --->   Operation 245 'icmp' 'icmp_ln999_1' <Predicate = (!icmp_ln988_1)> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 246 [1/1] (1.78ns)   --->   "%sub_ln1000_1 = sub i5 10, i5 %trunc_ln1000_1"   --->   Operation 246 'sub' 'sub_ln1000_1' <Predicate = (!icmp_ln988_1)> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 247 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln1000)   --->   "%zext_ln1000_1 = zext i5 %sub_ln1000_1"   --->   Operation 247 'zext' 'zext_ln1000_1' <Predicate = (!icmp_ln988_1)> <Delay = 0.00>
ST_18 : Operation 248 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln1000)   --->   "%lshr_ln1000_1 = lshr i17 131071, i17 %zext_ln1000_1"   --->   Operation 248 'lshr' 'lshr_ln1000_1' <Predicate = (!icmp_ln988_1)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 249 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln1000)   --->   "%p_Result_13 = and i17 %tmp_V_5, i17 %lshr_ln1000_1"   --->   Operation 249 'and' 'p_Result_13' <Predicate = (!icmp_ln988_1)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 250 [1/1] (2.66ns) (out node of the LUT)   --->   "%icmp_ln1000 = icmp_ne  i17 %p_Result_13, i17 0"   --->   Operation 250 'icmp' 'icmp_ln1000' <Predicate = (!icmp_ln988_1)> <Delay = 2.66> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 251 [1/1] (0.00ns) (grouped into LUT with out node tobool34_i_i713)   --->   "%tmp_19 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %lsb_index_1, i32 31"   --->   Operation 251 'bitselect' 'tmp_19' <Predicate = (!icmp_ln988_1)> <Delay = 0.00>
ST_18 : Operation 252 [1/1] (0.00ns) (grouped into LUT with out node tobool34_i_i713)   --->   "%xor_ln1002_1 = xor i1 %tmp_19, i1 1"   --->   Operation 252 'xor' 'xor_ln1002_1' <Predicate = (!icmp_ln988_1)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 253 [1/1] (0.00ns) (grouped into LUT with out node tobool34_i_i713)   --->   "%and_ln999 = and i1 %icmp_ln999_1, i1 %icmp_ln1000"   --->   Operation 253 'and' 'and_ln999' <Predicate = (!icmp_ln988_1)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 254 [1/1] (2.10ns)   --->   "%add_ln1002 = add i17 %trunc_ln997, i17 131048"   --->   Operation 254 'add' 'add_ln1002' <Predicate = (!icmp_ln988_1)> <Delay = 2.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 255 [1/1] (0.00ns) (grouped into LUT with out node tobool34_i_i713)   --->   "%p_Result_14 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i17, i17 %tmp_V_5, i17 %add_ln1002"   --->   Operation 255 'bitselect' 'p_Result_14' <Predicate = (!icmp_ln988_1)> <Delay = 0.00>
ST_18 : Operation 256 [1/1] (0.00ns) (grouped into LUT with out node tobool34_i_i713)   --->   "%a_1 = or i1 %p_Result_14, i1 %and_ln999"   --->   Operation 256 'or' 'a_1' <Predicate = (!icmp_ln988_1)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 257 [1/1] (2.47ns)   --->   "%icmp_ln1011 = icmp_sgt  i32 %lsb_index_1, i32 0"   --->   Operation 257 'icmp' 'icmp_ln1011' <Predicate = (!icmp_ln988_1)> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 258 [1/1] (0.97ns) (out node of the LUT)   --->   "%tobool34_i_i713 = and i1 %a_1, i1 %xor_ln1002_1"   --->   Operation 258 'and' 'tobool34_i_i713' <Predicate = (!icmp_ln988_1)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 13> <Delay = 6.97>
ST_19 : Operation 259 [1/1] (2.55ns)   --->   "%sub_ln1008 = sub i32 25, i32 %sub_ln997"   --->   Operation 259 'sub' 'sub_ln1008' <Predicate = (!icmp_ln1007 & !icmp_ln988)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 260 [1/1] (0.00ns) (grouped into LUT with out node m_1)   --->   "%zext_ln1008 = zext i32 %sub_ln1008"   --->   Operation 260 'zext' 'zext_ln1008' <Predicate = (!icmp_ln1007 & !icmp_ln988)> <Delay = 0.00>
ST_19 : Operation 261 [1/1] (0.00ns) (grouped into LUT with out node m_1)   --->   "%shl_ln1008 = shl i34 %sext_ln990, i34 %zext_ln1008"   --->   Operation 261 'shl' 'shl_ln1008' <Predicate = (!icmp_ln1007 & !icmp_ln988)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 262 [1/1] (2.55ns)   --->   "%add_ln1007 = add i32 %sub_ln997, i32 4294967271"   --->   Operation 262 'add' 'add_ln1007' <Predicate = (icmp_ln1007 & !icmp_ln988)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 263 [1/1] (0.00ns) (grouped into LUT with out node m_1)   --->   "%zext_ln1007 = zext i32 %add_ln1007"   --->   Operation 263 'zext' 'zext_ln1007' <Predicate = (icmp_ln1007 & !icmp_ln988)> <Delay = 0.00>
ST_19 : Operation 264 [1/1] (0.00ns) (grouped into LUT with out node m_1)   --->   "%lshr_ln1007 = lshr i34 %sext_ln990, i34 %zext_ln1007"   --->   Operation 264 'lshr' 'lshr_ln1007' <Predicate = (icmp_ln1007 & !icmp_ln988)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 265 [1/1] (0.00ns) (grouped into LUT with out node m_1)   --->   "%m = select i1 %icmp_ln1007, i34 %lshr_ln1007, i34 %shl_ln1008"   --->   Operation 265 'select' 'm' <Predicate = (!icmp_ln988)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_19 : Operation 266 [1/1] (0.00ns) (grouped into LUT with out node m_1)   --->   "%zext_ln1004 = zext i34 %m"   --->   Operation 266 'zext' 'zext_ln1004' <Predicate = (!icmp_ln988)> <Delay = 0.00>
ST_19 : Operation 267 [1/1] (0.00ns) (grouped into LUT with out node m_1)   --->   "%zext_ln1014 = zext i1 %select_ln1007"   --->   Operation 267 'zext' 'zext_ln1014' <Predicate = (!icmp_ln988)> <Delay = 0.00>
ST_19 : Operation 268 [1/1] (4.42ns) (out node of the LUT)   --->   "%m_1 = add i35 %zext_ln1004, i35 %zext_ln1014"   --->   Operation 268 'add' 'm_1' <Predicate = (!icmp_ln988)> <Delay = 4.42> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 269 [1/1] (0.00ns)   --->   "%m_9 = partselect i34 @_ssdm_op_PartSelect.i34.i35.i32.i32, i35 %m_1, i32 1, i32 34"   --->   Operation 269 'partselect' 'm_9' <Predicate = (!icmp_ln988)> <Delay = 0.00>
ST_19 : Operation 270 [1/1] (0.00ns)   --->   "%p_Result_8 = bitselect i1 @_ssdm_op_BitSelect.i1.i35.i32, i35 %m_1, i32 25"   --->   Operation 270 'bitselect' 'p_Result_8' <Predicate = (!icmp_ln988)> <Delay = 0.00>
ST_19 : Operation 271 [1/1] (0.00ns)   --->   "%zext_ln1010 = zext i17 %tmp_V_5"   --->   Operation 271 'zext' 'zext_ln1010' <Predicate = (!icmp_ln988_1)> <Delay = 0.00>
ST_19 : Operation 272 [1/1] (2.55ns)   --->   "%add_ln1011 = add i32 %sub_ln997_1, i32 4294967271"   --->   Operation 272 'add' 'add_ln1011' <Predicate = (icmp_ln1011 & !icmp_ln988_1)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 273 [1/1] (0.00ns) (grouped into LUT with out node m_5)   --->   "%zext_ln1011 = zext i32 %add_ln1011"   --->   Operation 273 'zext' 'zext_ln1011' <Predicate = (icmp_ln1011 & !icmp_ln988_1)> <Delay = 0.00>
ST_19 : Operation 274 [1/1] (0.00ns) (grouped into LUT with out node m_5)   --->   "%lshr_ln1011 = lshr i64 %zext_ln1010, i64 %zext_ln1011"   --->   Operation 274 'lshr' 'lshr_ln1011' <Predicate = (icmp_ln1011 & !icmp_ln988_1)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 275 [1/1] (2.55ns)   --->   "%sub_ln1012 = sub i32 25, i32 %sub_ln997_1"   --->   Operation 275 'sub' 'sub_ln1012' <Predicate = (!icmp_ln1011 & !icmp_ln988_1)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 276 [1/1] (0.00ns) (grouped into LUT with out node m_5)   --->   "%zext_ln1012 = zext i32 %sub_ln1012"   --->   Operation 276 'zext' 'zext_ln1012' <Predicate = (!icmp_ln1011 & !icmp_ln988_1)> <Delay = 0.00>
ST_19 : Operation 277 [1/1] (0.00ns) (grouped into LUT with out node m_5)   --->   "%shl_ln1012 = shl i64 %zext_ln1010, i64 %zext_ln1012"   --->   Operation 277 'shl' 'shl_ln1012' <Predicate = (!icmp_ln1011 & !icmp_ln988_1)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 278 [1/1] (0.00ns) (grouped into LUT with out node m_5)   --->   "%m_4 = select i1 %icmp_ln1011, i64 %lshr_ln1011, i64 %shl_ln1012"   --->   Operation 278 'select' 'm_4' <Predicate = (!icmp_ln988_1)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_19 : Operation 279 [1/1] (0.00ns) (grouped into LUT with out node m_5)   --->   "%zext_ln1014_1 = zext i1 %tobool34_i_i713"   --->   Operation 279 'zext' 'zext_ln1014_1' <Predicate = (!icmp_ln988_1)> <Delay = 0.00>
ST_19 : Operation 280 [1/1] (4.42ns) (out node of the LUT)   --->   "%m_5 = add i64 %m_4, i64 %zext_ln1014_1"   --->   Operation 280 'add' 'm_5' <Predicate = (!icmp_ln988_1)> <Delay = 4.42> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 281 [1/1] (0.00ns)   --->   "%m_8 = partselect i63 @_ssdm_op_PartSelect.i63.i64.i32.i32, i64 %m_5, i32 1, i32 63"   --->   Operation 281 'partselect' 'm_8' <Predicate = (!icmp_ln988_1)> <Delay = 0.00>
ST_19 : Operation 282 [1/1] (0.00ns)   --->   "%p_Result_15 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %m_5, i32 25"   --->   Operation 282 'bitselect' 'p_Result_15' <Predicate = (!icmp_ln988_1)> <Delay = 0.00>

State 20 <SV = 14> <Delay = 6.61>
ST_20 : Operation 283 [1/1] (0.00ns)   --->   "%zext_ln1004_1 = zext i34 %m_9"   --->   Operation 283 'zext' 'zext_ln1004_1' <Predicate = (!icmp_ln988)> <Delay = 0.00>
ST_20 : Operation 284 [1/1] (1.24ns)   --->   "%select_ln996 = select i1 %p_Result_8, i8 127, i8 126"   --->   Operation 284 'select' 'select_ln996' <Predicate = (!icmp_ln988)> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_20 : Operation 285 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1017 = sub i8 8, i8 %trunc_ln996"   --->   Operation 285 'sub' 'sub_ln1017' <Predicate = (!icmp_ln988)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_20 : Operation 286 [1/1] (3.66ns) (root node of TernaryAdder)   --->   "%add_ln1017 = add i8 %sub_ln1017, i8 %select_ln996"   --->   Operation 286 'add' 'add_ln1017' <Predicate = (!icmp_ln988)> <Delay = 3.66> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_20 : Operation 287 [1/1] (0.00ns)   --->   "%tmp_3 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i1.i8, i1 %p_Result_21, i8 %add_ln1017"   --->   Operation 287 'bitconcatenate' 'tmp_3' <Predicate = (!icmp_ln988)> <Delay = 0.00>
ST_20 : Operation 288 [1/1] (0.00ns)   --->   "%p_Result_24 = partset i64 @_ssdm_op_PartSet.i64.i64.i9.i32.i32, i64 %zext_ln1004_1, i9 %tmp_3, i32 23, i32 31"   --->   Operation 288 'partset' 'p_Result_24' <Predicate = (!icmp_ln988)> <Delay = 0.00>
ST_20 : Operation 289 [1/1] (0.00ns)   --->   "%LD_2 = trunc i64 %p_Result_24"   --->   Operation 289 'trunc' 'LD_2' <Predicate = (!icmp_ln988)> <Delay = 0.00>
ST_20 : Operation 290 [1/1] (0.69ns)   --->   "%select_ln988 = select i1 %icmp_ln988, i32 0, i32 %LD_2"   --->   Operation 290 'select' 'select_ln988' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_20 : Operation 291 [1/1] (1.00ns)   --->   "%write_ln40 = write void @_ssdm_op_Write.s_axilite.i32P0A, i32 %r, i32 %select_ln988" [cordiccart2pol.cpp:40]   --->   Operation 291 'write' 'write_ln40' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_20 : Operation 292 [1/1] (0.00ns)   --->   "%zext_ln1015 = zext i63 %m_8"   --->   Operation 292 'zext' 'zext_ln1015' <Predicate = (!icmp_ln988_1)> <Delay = 0.00>
ST_20 : Operation 293 [1/1] (1.24ns)   --->   "%select_ln996_1 = select i1 %p_Result_15, i8 127, i8 126"   --->   Operation 293 'select' 'select_ln996_1' <Predicate = (!icmp_ln988_1)> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_20 : Operation 294 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1017_1 = sub i8 4, i8 %trunc_ln996_1"   --->   Operation 294 'sub' 'sub_ln1017_1' <Predicate = (!icmp_ln988_1)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_20 : Operation 295 [1/1] (3.66ns) (root node of TernaryAdder)   --->   "%add_ln1017_1 = add i8 %sub_ln1017_1, i8 %select_ln996_1"   --->   Operation 295 'add' 'add_ln1017_1' <Predicate = (!icmp_ln988_1)> <Delay = 3.66> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_20 : Operation 296 [1/1] (0.00ns)   --->   "%tmp_4 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i1.i8, i1 %p_Result_25, i8 %add_ln1017_1"   --->   Operation 296 'bitconcatenate' 'tmp_4' <Predicate = (!icmp_ln988_1)> <Delay = 0.00>
ST_20 : Operation 297 [1/1] (0.00ns)   --->   "%p_Result_27 = partset i64 @_ssdm_op_PartSet.i64.i64.i9.i32.i32, i64 %zext_ln1015, i9 %tmp_4, i32 23, i32 31"   --->   Operation 297 'partset' 'p_Result_27' <Predicate = (!icmp_ln988_1)> <Delay = 0.00>
ST_20 : Operation 298 [1/1] (0.00ns)   --->   "%LD_3 = trunc i64 %p_Result_27"   --->   Operation 298 'trunc' 'LD_3' <Predicate = (!icmp_ln988_1)> <Delay = 0.00>
ST_20 : Operation 299 [1/1] (0.69ns)   --->   "%select_ln988_1 = select i1 %icmp_ln988_1, i32 0, i32 %LD_3"   --->   Operation 299 'select' 'select_ln988_1' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_20 : Operation 300 [1/1] (1.00ns)   --->   "%write_ln41 = write void @_ssdm_op_Write.s_axilite.i32P0A, i32 %theta, i32 %select_ln988_1" [cordiccart2pol.cpp:41]   --->   Operation 300 'write' 'write_ln41' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_20 : Operation 301 [1/1] (0.00ns)   --->   "%ret_ln42 = ret" [cordiccart2pol.cpp:42]   --->   Operation 301 'ret' 'ret_ln42' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 5.44ns
The critical path consists of the following:
	s_axi read operation ('x', cordiccart2pol.cpp:13) on port 'x' (cordiccart2pol.cpp:13) [23]  (1 ns)
	'fpext' operation ('d') [24]  (4.44 ns)

 <State 2>: 7.22ns
The critical path consists of the following:
	'fpext' operation ('d') [24]  (4.44 ns)
	'icmp' operation ('icmp_ln580') [35]  (2.79 ns)

 <State 3>: 7.22ns
The critical path consists of the following:
	'sub' operation ('F2') [36]  (1.55 ns)
	'icmp' operation ('icmp_ln590') [37]  (1.99 ns)
	'select' operation ('sh_amt') [40]  (0.697 ns)
	'icmp' operation ('icmp_ln594') [44]  (1.99 ns)
	'xor' operation ('xor_ln594') [60]  (0 ns)
	'and' operation ('and_ln594') [61]  (0 ns)
	'select' operation ('select_ln594') [62]  (0.993 ns)

 <State 4>: 4.61ns
The critical path consists of the following:
	'ashr' operation ('ashr_ln595') [47]  (0 ns)
	'select' operation ('select_ln594_1') [64]  (4.61 ns)

 <State 5>: 6.9ns
The critical path consists of the following:
	'shl' operation ('shl_ln613_1') [99]  (0 ns)
	'select' operation ('select_ln612_1') [114]  (0 ns)
	'select' operation ('y_i.V') [115]  (4.01 ns)
	'sub' operation ('y_i.V') [118]  (2.11 ns)
	'select' operation ('y_i.V') [121]  (0.781 ns)

 <State 6>: 1.59ns
The critical path consists of the following:
	'store' operation ('store_ln1548') of variable 'y_i.V' on local variable 'lhs' [125]  (1.59 ns)

 <State 7>: 3.37ns
The critical path consists of the following:
	'load' operation ('i.V') on local variable 'i.V' [129]  (0 ns)
	'add' operation ('add_ln870') [133]  (1.78 ns)
	'store' operation ('store_ln870') of variable 'add_ln870' on local variable 'i.V' [167]  (1.59 ns)

 <State 8>: 4.47ns
The critical path consists of the following:
	'load' operation ('Kvalues_V_load') on array 'Kvalues_V' [146]  (2.32 ns)
	'mul' operation of DSP[151] ('mul_ln1171') [151]  (2.15 ns)

 <State 9>: 2.15ns
The critical path consists of the following:
	'mul' operation of DSP[151] ('mul_ln1171') [151]  (2.15 ns)

 <State 10>: 2.15ns
The critical path consists of the following:
	'mul' operation of DSP[151] ('mul_ln1171') [151]  (2.15 ns)

 <State 11>: 3.27ns
The critical path consists of the following:
	'add' operation ('ret.V') [154]  (2.49 ns)
	'select' operation ('x_i.V', cordiccart2pol.cpp:16) [162]  (0.781 ns)

 <State 12>: 6.8ns
The critical path consists of the following:
	'load' operation ('angles_V_load') on array 'angles_V' [147]  (2.32 ns)
	'add' operation ('theta_i.V') [156]  (2.11 ns)
	'select' operation ('theta_i.V') [166]  (0.781 ns)
	'store' operation ('store_ln1547') of variable 'theta_i.V' on local variable 'theta_i.V' [168]  (1.59 ns)

 <State 13>: 2.15ns
The critical path consists of the following:
	'load' operation ('r_V_1_load') on local variable 'r.V' [173]  (0 ns)
	'mul' operation of DSP[176] ('r.V') [176]  (2.15 ns)

 <State 14>: 2.15ns
The critical path consists of the following:
	'mul' operation of DSP[176] ('r.V') [176]  (2.15 ns)

 <State 15>: 2.15ns
The critical path consists of the following:
	'mul' operation of DSP[176] ('r.V') [176]  (2.15 ns)

 <State 16>: 3.26ns
The critical path consists of the following:
	'mul' operation of DSP[176] ('r.V') [176]  (0 ns)
	'sub' operation ('tmp.V') [180]  (2.49 ns)
	'select' operation ('tmp.V') [181]  (0.768 ns)

 <State 17>: 5.44ns
The critical path consists of the following:
	'load' operation ('theta_i_V_load') on local variable 'theta_i.V' [174]  (0 ns)
	'sub' operation ('tmp.V') [231]  (2.11 ns)
	'select' operation ('tmp.V') [232]  (0.781 ns)
	'cttz' operation ('l') [235]  (0 ns)
	'sub' operation ('sub_ln997_1') [236]  (2.55 ns)

 <State 18>: 7.24ns
The critical path consists of the following:
	'sub' operation ('sub_ln1000') [192]  (1.83 ns)
	'lshr' operation ('lshr_ln1000') [194]  (0 ns)
	'or' operation ('or_ln1002_1') [197]  (0 ns)
	'and' operation ('and_ln1002') [198]  (0 ns)
	'icmp' operation ('icmp_ln1002') [199]  (4.42 ns)
	'select' operation ('select_ln999') [208]  (0 ns)
	'select' operation ('select_ln1007') [212]  (0.993 ns)

 <State 19>: 6.97ns
The critical path consists of the following:
	'sub' operation ('sub_ln1008') [205]  (2.55 ns)
	'shl' operation ('shl_ln1008') [207]  (0 ns)
	'select' operation ('m') [213]  (0 ns)
	'add' operation ('m') [216]  (4.42 ns)

 <State 20>: 6.62ns
The critical path consists of the following:
	'select' operation ('select_ln996') [220]  (1.25 ns)
	'add' operation ('add_ln1017') [223]  (3.67 ns)
	'select' operation ('select_ln988') [227]  (0.698 ns)
	s_axi write operation ('write_ln40', cordiccart2pol.cpp:40) on port 'r' (cordiccart2pol.cpp:40) [228]  (1 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
