vhdl xil_defaultlib "../../../bd/design_1/ip/design_1_axi_gpio_0_0/sim/design_1_axi_gpio_0_0.vhd" 
vhdl xil_defaultlib "../../../bd/design_1/ip/design_1_axi_gpio_1_0/sim/design_1_axi_gpio_1_0.vhd" 
vhdl xil_defaultlib "../../../bd/design_1/ip/design_1_axi_gpio_2_0/sim/design_1_axi_gpio_2_0.vhd" 
vhdl xil_defaultlib "../../../bd/design_1/ip/design_1_rst_ps7_0_100M_0/sim/design_1_rst_ps7_0_100M_0.vhd" 
vhdl xil_defaultlib "../../../bd/design_1/ip/design_1_axi_quad_spi_0_0/sim/design_1_axi_quad_spi_0_0.vhd" 
vhdl xil_defaultlib "../../../bd/design_1/hdl/design_1.vhd" 
vhdl xil_defaultlib "../../../bd/design_1/ip/design_1_axi_quad_spi_0_1/sim/design_1_axi_quad_spi_0_1.vhd" 
vhdl xil_defaultlib "../../../bd/design_1/ip/design_1_axi_quad_spi_1_0/sim/design_1_axi_quad_spi_1_0.vhd" 
vhdl xil_defaultlib "../../../bd/design_1/ip/design_1_axi_quad_spi_1_1/sim/design_1_axi_quad_spi_1_1.vhd" 
nosort
