#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\va_math.vpi";
S_0000019661dcbd30 .scope module, "top_module_tb" "top_module_tb" 2 1;
 .timescale 0 0;
v0000019661dc67c0_0 .var "a", 0 0;
v0000019661dc6860_0 .var "b", 0 0;
v0000019661dc6900_0 .var "c", 0 0;
v0000019661dc69a0_0 .net "y", 0 0, L_0000019661d061a0;  1 drivers
S_0000019661d06af0 .scope module, "uut" "top_module" 2 7, 3 1 0, S_0000019661dcbd30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /OUTPUT 1 "y";
v0000019661d05230_0 .net "a", 0 0, v0000019661dc67c0_0;  1 drivers
v0000019661d052d0_0 .net "and_out", 0 0, L_0000019661d05370;  1 drivers
v0000019661dc65e0_0 .net "b", 0 0, v0000019661dc6860_0;  1 drivers
v0000019661dc6680_0 .net "c", 0 0, v0000019661dc6900_0;  1 drivers
v0000019661dc6720_0 .net "y", 0 0, L_0000019661d061a0;  alias, 1 drivers
S_0000019661d06c80 .scope module, "g1" "and_gate" 3 9, 4 1 0, S_0000019661d06af0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "y";
L_0000019661d05370 .functor AND 1, v0000019661dc67c0_0, v0000019661dc6860_0, C4<1>, C4<1>;
v0000019661dc7080_0 .net "a", 0 0, v0000019661dc67c0_0;  alias, 1 drivers
v0000019661dc6e60_0 .net "b", 0 0, v0000019661dc6860_0;  alias, 1 drivers
v0000019661d06e10_0 .net "y", 0 0, L_0000019661d05370;  alias, 1 drivers
S_0000019661d04f60 .scope module, "g2" "or_gate" 3 15, 5 1 0, S_0000019661d06af0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "y";
L_0000019661d061a0 .functor OR 1, L_0000019661d05370, v0000019661dc6900_0, C4<0>, C4<0>;
v0000019661d06eb0_0 .net "a", 0 0, L_0000019661d05370;  alias, 1 drivers
v0000019661d050f0_0 .net "b", 0 0, v0000019661dc6900_0;  alias, 1 drivers
v0000019661d05190_0 .net "y", 0 0, L_0000019661d061a0;  alias, 1 drivers
    .scope S_0000019661dcbd30;
T_0 ;
    %vpi_call 2 15 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call 2 16 "$dumpvars", 32'sb00000000000000000000000000000000, S_0000019661dcbd30 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000019661dc67c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000019661dc6860_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000019661dc6900_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000019661dc67c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000019661dc6860_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000019661dc6900_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000019661dc67c0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000019661dc6860_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000019661dc6900_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000019661dc67c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000019661dc6860_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000019661dc6900_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000019661dc67c0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000019661dc6860_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000019661dc6900_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000019661dc67c0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000019661dc6860_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000019661dc6900_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000019661dc67c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000019661dc6860_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000019661dc6900_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000019661dc67c0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000019661dc6860_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000019661dc6900_0, 0, 1;
    %delay 10, 0;
    %vpi_call 2 27 "$finish" {0 0 0};
    %end;
    .thread T_0;
# The file index is used to find the file name in the following table.
:file_names 6;
    "N/A";
    "<interactive>";
    "sim/top_module_tb.v";
    "src/top_module.v";
    "src/and_gate.v";
    "src/or_gate.v";
