 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 4
Design : qr_decode
Version: R-2020.09-SP5
Date   : Thu Nov 25 23:09:33 2021
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: ss0p95v125c   Library: saed32hvt_ss0p95v125c
Wire Load Model Mode: enclosed

  Startpoint: srstn (input port clocked by clk)
  Endpoint: clk_gate_qr_in_reg_9__0/latch
            (positive level-sensitive latch clocked by clk')
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  qr_decode          280000                saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    7.20       7.20 r
  srstn (in)                                              0.00       7.20 r
  U12704/Y (INVX32_HVT)                                   0.01       7.21 f
  U11423/Y (INVX4_HVT)                                    0.01       7.22 r
  U11131/Y (NAND2X2_HVT)                                  0.12       7.34 f
  U11128/Y (OR2X1_HVT)                                    0.08       7.42 f
  U11424/Y (NBUFFX2_HVT)                                  0.11       7.53 f
  clk_gate_qr_in_reg_9__0/EN (SNPS_CLOCK_GATE_HIGH_qr_decode_mydesign_20)
                                                          0.00       7.53 f
  clk_gate_qr_in_reg_9__0/latch/D (LATCHX1_HVT)           0.00       7.53 f
  data arrival time                                                  7.53

  clock clk' (rise edge)                                  4.50       4.50
  clock network delay (ideal)                             0.00       4.50
  clk_gate_qr_in_reg_9__0/latch/CLK (LATCHX1_HVT)         0.00       4.50 r
  time borrowed from endpoint                             3.03       7.53
  data required time                                                 7.53
  --------------------------------------------------------------------------
  data required time                                                 7.53
  data arrival time                                                 -7.53
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00

  Time Borrowing Information
  --------------------------------------------------------------
  clk' nominal pulse width                                4.50   
  library setup time                                     -0.11   
  --------------------------------------------------------------
  max time borrow                                         4.39   
  actual time borrow                                      3.03   
  --------------------------------------------------------------


  Startpoint: srstn (input port clocked by clk)
  Endpoint: clk_gate_qr_in_reg_7__0/latch
            (positive level-sensitive latch clocked by clk')
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  qr_decode          280000                saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    7.20       7.20 r
  srstn (in)                                              0.00       7.20 r
  U12704/Y (INVX32_HVT)                                   0.01       7.21 f
  U11423/Y (INVX4_HVT)                                    0.01       7.22 r
  U11131/Y (NAND2X2_HVT)                                  0.12       7.34 f
  U11128/Y (OR2X1_HVT)                                    0.08       7.42 f
  U11424/Y (NBUFFX2_HVT)                                  0.11       7.53 f
  clk_gate_qr_in_reg_7__0/EN (SNPS_CLOCK_GATE_HIGH_qr_decode_mydesign_16)
                                                          0.00       7.53 f
  clk_gate_qr_in_reg_7__0/latch/D (LATCHX1_HVT)           0.00       7.53 f
  data arrival time                                                  7.53

  clock clk' (rise edge)                                  4.50       4.50
  clock network delay (ideal)                             0.00       4.50
  clk_gate_qr_in_reg_7__0/latch/CLK (LATCHX1_HVT)         0.00       4.50 r
  time borrowed from endpoint                             3.03       7.53
  data required time                                                 7.53
  --------------------------------------------------------------------------
  data required time                                                 7.53
  data arrival time                                                 -7.53
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00

  Time Borrowing Information
  --------------------------------------------------------------
  clk' nominal pulse width                                4.50   
  library setup time                                     -0.11   
  --------------------------------------------------------------
  max time borrow                                         4.39   
  actual time borrow                                      3.03   
  --------------------------------------------------------------


  Startpoint: srstn (input port clocked by clk)
  Endpoint: clk_gate_qr_in_reg_3__0/latch
            (positive level-sensitive latch clocked by clk')
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  qr_decode          280000                saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    7.20       7.20 r
  srstn (in)                                              0.00       7.20 r
  U12704/Y (INVX32_HVT)                                   0.01       7.21 f
  U11423/Y (INVX4_HVT)                                    0.01       7.22 r
  U11131/Y (NAND2X2_HVT)                                  0.12       7.34 f
  U11128/Y (OR2X1_HVT)                                    0.08       7.42 f
  U11424/Y (NBUFFX2_HVT)                                  0.11       7.53 f
  clk_gate_qr_in_reg_3__0/EN (SNPS_CLOCK_GATE_HIGH_qr_decode_mydesign_9)
                                                          0.00       7.53 f
  clk_gate_qr_in_reg_3__0/latch/D (LATCHX1_HVT)           0.00       7.53 f
  data arrival time                                                  7.53

  clock clk' (rise edge)                                  4.50       4.50
  clock network delay (ideal)                             0.00       4.50
  clk_gate_qr_in_reg_3__0/latch/CLK (LATCHX1_HVT)         0.00       4.50 r
  time borrowed from endpoint                             3.03       7.53
  data required time                                                 7.53
  --------------------------------------------------------------------------
  data required time                                                 7.53
  data arrival time                                                 -7.53
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00

  Time Borrowing Information
  --------------------------------------------------------------
  clk' nominal pulse width                                4.50   
  library setup time                                     -0.11   
  --------------------------------------------------------------
  max time borrow                                         4.39   
  actual time borrow                                      3.03   
  --------------------------------------------------------------


  Startpoint: srstn (input port clocked by clk)
  Endpoint: clk_gate_qr_in_reg_2__0/latch
            (positive level-sensitive latch clocked by clk')
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  qr_decode          280000                saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    7.20       7.20 r
  srstn (in)                                              0.00       7.20 r
  U12704/Y (INVX32_HVT)                                   0.01       7.21 f
  U11423/Y (INVX4_HVT)                                    0.01       7.22 r
  U11131/Y (NAND2X2_HVT)                                  0.12       7.34 f
  U11128/Y (OR2X1_HVT)                                    0.08       7.42 f
  U11424/Y (NBUFFX2_HVT)                                  0.11       7.53 f
  clk_gate_qr_in_reg_2__0/EN (SNPS_CLOCK_GATE_HIGH_qr_decode_mydesign_6)
                                                          0.00       7.53 f
  clk_gate_qr_in_reg_2__0/latch/D (LATCHX1_HVT)           0.00       7.53 f
  data arrival time                                                  7.53

  clock clk' (rise edge)                                  4.50       4.50
  clock network delay (ideal)                             0.00       4.50
  clk_gate_qr_in_reg_2__0/latch/CLK (LATCHX1_HVT)         0.00       4.50 r
  time borrowed from endpoint                             3.03       7.53
  data required time                                                 7.53
  --------------------------------------------------------------------------
  data required time                                                 7.53
  data arrival time                                                 -7.53
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00

  Time Borrowing Information
  --------------------------------------------------------------
  clk' nominal pulse width                                4.50   
  library setup time                                     -0.11   
  --------------------------------------------------------------
  max time borrow                                         4.39   
  actual time borrow                                      3.03   
  --------------------------------------------------------------


1
