
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.001064                       # Number of seconds simulated
sim_ticks                                  1064399500                       # Number of ticks simulated
final_tick                                 1064399500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  74465                       # Simulator instruction rate (inst/s)
host_op_rate                                   123212                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               49652578                       # Simulator tick rate (ticks/s)
host_mem_usage                                4337332                       # Number of bytes of host memory used
host_seconds                                    21.44                       # Real time elapsed on the host
sim_insts                                     1596280                       # Number of instructions simulated
sim_ops                                       2641259                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED   1064399500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::cpu.inst          123392                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu.data           77696                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             201088                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu.inst       123392                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        123392                       # Number of instructions bytes read from this memory
system.mem_ctrls.num_reads::cpu.inst             1928                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu.data             1214                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                3142                       # Number of read requests responded to by this memory
system.mem_ctrls.bw_read::cpu.inst          115926398                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu.data           72995149                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             188921547                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu.inst     115926398                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        115926398                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.inst         115926398                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.data          72995149                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            188921547                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                        3142                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                      3142                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                 201088                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                  201088                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               126                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               114                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2                58                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               111                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               144                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               112                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6                97                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               146                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               269                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               321                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              216                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11              271                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12              361                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13              375                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14              258                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15              163                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                    1064278000                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  3142                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    2192                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     748                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     161                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      29                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       8                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples          744                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    266.924731                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   169.749028                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   277.982899                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          269     36.16%     36.16% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          198     26.61%     62.77% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          104     13.98%     76.75% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           42      5.65%     82.39% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           41      5.51%     87.90% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           18      2.42%     90.32% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           12      1.61%     91.94% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023            8      1.08%     93.01% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151           52      6.99%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total          744                       # Bytes accessed per row activation
system.mem_ctrls.totQLat                     61173500                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat               120086000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                   15710000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     19469.61                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                38219.61                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                       188.92                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    188.92                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         1.48                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     1.48                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.18                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                     2384                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 75.88                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                     338726.29                       # Average gap between requests
system.mem_ctrls.pageHitRate                    75.88                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                  1749300                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                   907005                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy                 6483120                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         43024800.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy             18692580                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy              2084160                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy       122208000                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy        54692160                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy        152991720                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy              402832845                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            378.460198                       # Core power per rank (mW)
system.mem_ctrls_0.totalIdleTime           1017914000                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.memoryStateTime::IDLE      3695500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF      18278000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF    607551250                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN    142423250                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT      24459250                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN    267992250                       # Time in different power states
system.mem_ctrls_1.actEnergy                  3662820                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                  1916475                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy                15950760                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         68839680.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy             39087750                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy              2359680                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy       251967360                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy        62556960                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy         67218600                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy              513560085                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            482.488093                       # Core power per rank (mW)
system.mem_ctrls_1.totalIdleTime            972330250                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.memoryStateTime::IDLE      3247000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF      29180000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF    257066000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN    162895500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT      59422500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN    552588500                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED   1064399500                       # Cumulative time (in ticks) in various power states
system.cpu.branchPred.lookups                  770574                       # Number of BP lookups
system.cpu.branchPred.condPredicted            770574                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect             61523                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups               646061                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                   36204                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect               2247                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups          646061                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits             393501                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses           252560                       # Number of indirect misses.
system.cpu.branchPredindirectMispredicted        27115                       # Number of mispredicted indirect branches.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED   1064399500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                      488679                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                      173624                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                          1196                       # TLB misses on read requests
system.cpu.dtb.wrMisses                           572                       # TLB misses on write requests
system.cpu.dtb.spec_tlb_misses                      0                       # TLB misses on speculative memory requests
system.cpu.apic_clk_domain.clock                 8000                       # Clock period in ticks
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED   1064399500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED   1064399500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                      389314                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                           496                       # TLB misses on write requests
system.cpu.itb.spec_tlb_misses                      0                       # TLB misses on speculative memory requests
system.cpu.workload.numSyscalls                    51                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON      1064399500                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                          2128800                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles             496671                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                        4107105                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                      770574                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches             429705                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                       1426552                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                  123832                       # Number of cycles fetch has spent squashing
system.cpu.fetch.MiscStallCycles                  314                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles          1780                       # Number of stall cycles due to pending traps
system.cpu.fetch.PendingQuiesceStallCycles           12                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.IcacheWaitRetryStallCycles          790                       # Number of stall cycles due to full MSHR
system.cpu.fetch.CacheLines                    388975                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                 17172                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.ItlbSquashes                       1                       # Number of outstanding ITLB misses that were squashed
system.cpu.fetch.rateDist::samples            1988035                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              3.416249                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             3.553255                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                   909438     45.75%     45.75% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                    61207      3.08%     48.82% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                    65082      3.27%     52.10% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                    41578      2.09%     54.19% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                    70421      3.54%     57.73% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                    59003      2.97%     60.70% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                   137669      6.92%     67.62% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                    76291      3.84%     71.46% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                   567346     28.54%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total              1988035                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.361976                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        1.929305                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                   410055                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles                643713                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                    725235                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles                147116                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                  61916                       # Number of cycles decode is squashing
system.cpu.decode.DecodedInsts                6211829                       # Number of instructions handled by decode
system.cpu.rename.SquashCycles                  61916                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                   483711                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                  347020                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles           2843                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                    783536                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles                309009                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts                5896316                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                  6769                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                 118273                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                  84718                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                  74432                       # Number of times rename has blocked due to SQ full
system.cpu.rename.RenamedOperands             7821052                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups              14084408                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups          8415833                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups             58148                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps               3570029                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                  4251023                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts                184                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts            189                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                    566287                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads               606732                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores              238793                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads             78304                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores            46477                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                    5326465                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded                 662                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                   4495759                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued             40674                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined         2685867                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined      3521021                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved            611                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples       1988035                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         2.261408                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        2.432992                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0              788278     39.65%     39.65% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1              208079     10.47%     50.12% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2              208075     10.47%     60.58% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3              169525      8.53%     69.11% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4              172285      8.67%     77.78% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5              160849      8.09%     85.87% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6              140121      7.05%     92.92% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7               97740      4.92%     97.83% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8               43083      2.17%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total         1988035                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                   58197     94.03%     94.03% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     94.03% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     94.03% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                   200      0.32%     94.36% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     94.36% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     94.36% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     94.36% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     94.36% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     94.36% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     94.36% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     94.36% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     94.36% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     94.36% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0      0.00%     94.36% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     94.36% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%     94.36% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%     94.36% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     94.36% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     94.36% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     94.36% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     94.36% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     94.36% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     94.36% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     94.36% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     94.36% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     94.36% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     94.36% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     94.36% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     94.36% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     94.36% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     94.36% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                   2617      4.23%     98.58% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                   183      0.30%     98.88% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead               401      0.65%     99.53% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite              292      0.47%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass             80423      1.79%      1.79% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu               3624477     80.62%     82.41% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                 2202      0.05%     82.46% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                  2194      0.05%     82.51% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd               17232      0.38%     82.89% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     82.89% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                  30      0.00%     82.89% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     82.89% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     82.89% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     82.89% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     82.89% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     82.89% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     82.89% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     82.89% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                    0      0.00%     82.89% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     82.89% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     82.89% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                   0      0.00%     82.89% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     82.89% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     82.89% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     82.89% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     82.89% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     82.89% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     82.89% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     82.89% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     82.89% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     82.89% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     82.89% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     82.89% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     82.89% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     82.89% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     82.89% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead               577201     12.84%     95.73% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite              180873      4.02%     99.75% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead            7120      0.16%     99.91% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite           4007      0.09%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                4495759                       # Type of FU issued
system.cpu.iq.rate                           2.111875                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                       61890                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.013766                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads           11011193                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes           7969501                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses      4180512                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads               70924                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes              43671                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses        32493                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses                4441423                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                   35803                       # Number of floating point alu accesses
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.instsSetReady                   4536433                       # Number of instructions added to ready list
system.cpu.iq.instsStalledBeforeSetReady            0                       # Number of instructions stalled before being added to ready list
system.cpu.iew.lsq.thread0.forwLoads            53640                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.taintedforwLoads        10880                       # Number of tainted loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads       292255                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses          735                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation          209                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores       121119                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads           44                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked            86                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.specBuffHits             0                       # Number of times an access hits in speculative buffer
system.cpu.iew.lsq.thread0.specBuffMisses            0                       # Number of times an access misses in speculative buffer
system.cpu.iew.lsq.thread0.numValidates             0                       # Number of validates sent to cache
system.cpu.iew.lsq.thread0.numExposes               0                       # Number of exposes sent to cache
system.cpu.iew.lsq.thread0.numConvertedExposes            0                       # Number of exposes converted from validation
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                  61916                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                  321156                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                 10014                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts             5327127                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts              5145                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts                606732                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts               238793                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts                297                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                    170                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                  9820                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents            209                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect          25634                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect        55434                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts                81068                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts               4265201                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts                488416                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts            157527                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_refs                       661908                       # number of memory reference insts executed
system.cpu.iew.exec_branches                   425633                       # Number of branches executed
system.cpu.iew.exec_stores                     173492                       # Number of stores executed
system.cpu.iew.exec_rate                     2.003571                       # Inst execution rate
system.cpu.iew.wb_sent                        4237357                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                       4213005                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                   3212692                       # num instructions producing a value
system.cpu.iew.wb_consumers                   4970156                       # num instructions consuming a value
system.cpu.iew.wb_rate                       1.979052                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.646397                       # average fanout of values written-back
system.cpu.commit.commitSquashedInsts         2685980                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls              51                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts             61792                       # The number of times a branch was mispredicted
system.cpu.commit.memoryViolations                123                       # The number of times a memory operation(load) has violation
system.cpu.commit.stalledBranchMispredicts         8574                       # The number of times a branch misprediction is stalled(STT)
system.cpu.commit.stalledMemoryViolations            0                       # The number of times a memory violation is stalled(STT)
system.cpu.commit.loadHitInvalidations              0                       # The number of times a load hits a invalidation
system.cpu.commit.loadHitExternalEvictions            0                       # The number of times a load hits an external invalidation
system.cpu.commit.loadValidationFails               0                       # The number of times a load fails validation
system.cpu.commit.validationStalls                  0                       # The number of ticks the commit is stalled due to waiting for validation responses
system.cpu.commit.committed_per_cycle::samples      1607371                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     1.643217                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     2.280154                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0       698011     43.43%     43.43% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1       357720     22.25%     65.68% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2       178646     11.11%     76.79% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3       132857      8.27%     85.06% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4        59869      3.72%     88.78% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5        35170      2.19%     90.97% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6        16056      1.00%     91.97% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7        16322      1.02%     92.99% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8       112720      7.01%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total      1607371                       # Number of insts commited each cycle
system.cpu.commit.committedInsts              1596280                       # Number of instructions committed
system.cpu.commit.committedOps                2641259                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                         432151                       # Number of memory references committed
system.cpu.commit.loads                        314477                       # Number of loads committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.branches                     287037                       # Number of branches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.commit.fp_insts                      31111                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                   2592712                       # Number of committed integer instructions.
system.cpu.commit.function_calls                18273                       # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass        26706      1.01%      1.01% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu          2161997     81.85%     82.87% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult            2139      0.08%     82.95% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv             1984      0.08%     83.02% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd          16282      0.62%     83.64% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     83.64% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     83.64% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     83.64% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     83.64% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     83.64% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     83.64% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     83.64% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd               0      0.00%     83.64% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     83.64% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu               0      0.00%     83.64% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     83.64% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     83.64% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc              0      0.00%     83.64% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     83.64% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     83.64% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     83.64% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     83.64% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     83.64% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     83.64% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     83.64% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     83.64% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     83.64% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     83.64% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     83.64% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     83.64% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     83.64% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     83.64% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead          309600     11.72%     95.36% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite         114196      4.32%     99.68% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead         4877      0.18%     99.87% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite         3478      0.13%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total           2641259                       # Class of committed instruction
system.cpu.commit.bw_lim_events                112720                       # number cycles where commit BW limit reached
system.cpu.rob.rob_reads                      6821890                       # The number of ROB reads
system.cpu.rob.rob_writes                    11039316                       # The number of ROB writes
system.cpu.timesIdled                            1684                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                          140765                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                     1596280                       # Number of Instructions Simulated
system.cpu.committedOps                       2641259                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               1.333601                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.333601                       # CPI: Total CPI of All Threads
system.cpu.ipc                               0.749850                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.749850                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                  5522823                       # number of integer regfile reads
system.cpu.int_regfile_writes                 3543248                       # number of integer regfile writes
system.cpu.fp_regfile_reads                     52671                       # number of floating regfile reads
system.cpu.fp_regfile_writes                    28262                       # number of floating regfile writes
system.cpu.cc_regfile_reads                   2086474                       # number of cc regfile reads
system.cpu.cc_regfile_writes                  1921936                       # number of cc regfile writes
system.cpu.misc_regfile_reads                 1614143                       # number of misc regfile reads
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED   1064399500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.replacements               656                       # number of replacements
system.cpu.dcache.tags.tagsinuse           731.648272                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              195882                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs               656                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            298.600610                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            176500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data   731.648272                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.714500                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.714500                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          908                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           48                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1            4                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          670                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          186                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.886719                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           1126382                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          1126382                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED   1064399500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::cpu.data       443312                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          443312                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data       116763                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         116763                       # number of WriteReq hits
system.cpu.dcache.demand_hits::cpu.data        560075                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           560075                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data       560075                       # number of overall hits
system.cpu.dcache.overall_hits::total          560075                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data         1316                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total          1316                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data         1018                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         1018                       # number of WriteReq misses
system.cpu.dcache.demand_misses::cpu.data         2334                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total           2334                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data         2334                       # number of overall misses
system.cpu.dcache.overall_misses::total          2334                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data     71568000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     71568000                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data     79093000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     79093000                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data    150661000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    150661000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data    150661000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    150661000                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data       444628                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       444628                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data       117781                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       117781                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data       562409                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       562409                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data       562409                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       562409                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.002960                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.002960                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.008643                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.008643                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.004150                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.004150                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.004150                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.004150                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 54382.978723                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 54382.978723                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 77694.499018                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 77694.499018                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 64550.556984                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 64550.556984                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 64550.556984                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 64550.556984                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs          974                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                18                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    54.111111                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::writebacks          446                       # number of writebacks
system.cpu.dcache.writebacks::total               446                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::cpu.data          768                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          768                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::cpu.data            2                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total            2                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::cpu.data          770                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          770                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::cpu.data          770                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          770                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::cpu.data          548                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          548                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data         1016                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         1016                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data         1564                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         1564                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data         1564                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         1564                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data     33147500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     33147500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data     77982000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     77982000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data    111129500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    111129500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data    111129500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    111129500                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.001232                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.001232                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.008626                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.008626                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.002781                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.002781                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.002781                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.002781                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 60488.138686                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 60488.138686                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 76753.937008                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 76753.937008                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 71054.667519                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 71054.667519                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 71054.667519                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 71054.667519                       # average overall mshr miss latency
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED   1064399500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED   1064399500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED   1064399500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.replacements              3604                       # number of replacements
system.cpu.icache.tags.tagsinuse           490.134691                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              295159                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              3604                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             81.897614                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst   490.134691                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.957294                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.957294                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          507                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          170                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           43                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          285                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            9                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.990234                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            782061                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           782061                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED   1064399500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::cpu.inst       383937                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          383937                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst        383937                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           383937                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst       383937                       # number of overall hits
system.cpu.icache.overall_hits::total          383937                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst         5038                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          5038                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst         5038                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           5038                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst         5038                       # number of overall misses
system.cpu.icache.overall_misses::total          5038                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst    260307497                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    260307497                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst    260307497                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    260307497                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst    260307497                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    260307497                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst       388975                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       388975                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst       388975                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       388975                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst       388975                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       388975                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.012952                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.012952                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.012952                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.012952                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.012952                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.012952                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 51668.816395                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 51668.816395                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 51668.816395                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 51668.816395                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 51668.816395                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 51668.816395                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs         2819                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                52                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    54.211538                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::writebacks         3604                       # number of writebacks
system.cpu.icache.writebacks::total              3604                       # number of writebacks
system.cpu.icache.ReadReq_mshr_hits::cpu.inst          926                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          926                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::cpu.inst          926                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          926                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::cpu.inst          926                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          926                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::cpu.inst         4112                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         4112                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst         4112                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         4112                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst         4112                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         4112                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst    204874998                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    204874998                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst    204874998                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    204874998                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst    204874998                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    204874998                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.010571                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.010571                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.010571                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.010571                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.010571                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.010571                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 49823.686284                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 49823.686284                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 49823.686284                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 49823.686284                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 49823.686284                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 49823.686284                       # average overall mshr miss latency
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED   1064399500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED   1064399500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.tags.pwrStateResidencyTicks::UNDEFINED   1064399500                       # Cumulative time (in ticks) in various power states
system.l2.tags.replacements                         0                       # number of replacements
system.l2.tags.tagsinuse                  2343.244879                       # Cycle average of tags in use
system.l2.tags.total_refs                           0                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                         0                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                           nan                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::cpu.inst       1462.326429                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.data        880.918451                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::cpu.inst         0.044627                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.data         0.026883                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.071510                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          3142                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           88                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1            7                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         2003                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         1044                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.095886                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                     82590                       # Number of tag accesses
system.l2.tags.data_accesses                    82590                       # Number of data accesses
system.l2.pwrStateResidencyTicks::UNDEFINED   1064399500                       # Cumulative time (in ticks) in various power states
system.l2.WritebackDirty_hits::writebacks          446                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total              446                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks         3599                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total             3599                       # number of WritebackClean hits
system.l2.ReadExReq_hits::cpu.data                101                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                   101                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::cpu.inst            2182                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total               2182                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::cpu.data            249                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total               249                       # number of ReadSharedReq hits
system.l2.demand_hits::cpu.inst                  2182                       # number of demand (read+write) hits
system.l2.demand_hits::cpu.data                   350                       # number of demand (read+write) hits
system.l2.demand_hits::total                     2532                       # number of demand (read+write) hits
system.l2.overall_hits::cpu.inst                 2182                       # number of overall hits
system.l2.overall_hits::cpu.data                  350                       # number of overall hits
system.l2.overall_hits::total                    2532                       # number of overall hits
system.l2.ReadExReq_misses::cpu.data              916                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                 916                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::cpu.inst          1930                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             1930                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::cpu.data          298                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total             298                       # number of ReadSharedReq misses
system.l2.demand_misses::cpu.inst                1930                       # number of demand (read+write) misses
system.l2.demand_misses::cpu.data                1214                       # number of demand (read+write) misses
system.l2.demand_misses::total                   3144                       # number of demand (read+write) misses
system.l2.overall_misses::cpu.inst               1930                       # number of overall misses
system.l2.overall_misses::cpu.data               1214                       # number of overall misses
system.l2.overall_misses::total                  3144                       # number of overall misses
system.l2.ReadExReq_miss_latency::cpu.data     75471500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total      75471500                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu.inst    175653500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    175653500                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu.data     29604500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total     29604500                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::cpu.inst     175653500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu.data     105076000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        280729500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu.inst    175653500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu.data    105076000                       # number of overall miss cycles
system.l2.overall_miss_latency::total       280729500                       # number of overall miss cycles
system.l2.WritebackDirty_accesses::writebacks          446                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total          446                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks         3599                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total         3599                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu.data           1017                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              1017                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu.inst         4112                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           4112                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu.data          547                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total           547                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::cpu.inst              4112                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu.data              1564                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                 5676                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu.inst             4112                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu.data             1564                       # number of overall (read+write) accesses
system.l2.overall_accesses::total                5676                       # number of overall (read+write) accesses
system.l2.ReadExReq_miss_rate::cpu.data      0.900688                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.900688                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::cpu.inst     0.469358                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.469358                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::cpu.data     0.544790                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.544790                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::cpu.inst         0.469358                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu.data         0.776215                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.553911                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu.inst        0.469358                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu.data        0.776215                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.553911                       # miss rate for overall accesses
system.l2.ReadExReq_avg_miss_latency::cpu.data 82392.467249                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 82392.467249                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu.inst 91012.176166                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 91012.176166                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu.data 99343.959732                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 99343.959732                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::cpu.inst 91012.176166                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu.data 86553.542010                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 89290.553435                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.inst 91012.176166                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.data 86553.542010                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 89290.553435                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.ReadCleanReq_mshr_hits::cpu.inst            1                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total             1                       # number of ReadCleanReq MSHR hits
system.l2.demand_mshr_hits::cpu.inst                1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   1                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::cpu.inst               1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  1                       # number of overall MSHR hits
system.l2.ReadExReq_mshr_misses::cpu.data          916                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total            916                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu.inst         1929                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         1929                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu.data          298                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total          298                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::cpu.inst           1929                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu.data           1214                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              3143                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu.inst          1929                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu.data          1214                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             3143                       # number of overall MSHR misses
system.l2.ReadExReq_mshr_miss_latency::cpu.data     66311500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total     66311500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu.inst    156343000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    156343000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu.data     26624500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total     26624500                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.inst    156343000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.data     92936000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    249279000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.inst    156343000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.data     92936000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    249279000                       # number of overall MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::cpu.data     0.900688                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.900688                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu.inst     0.469115                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.469115                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu.data     0.544790                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.544790                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::cpu.inst     0.469115                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu.data     0.776215                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.553735                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu.inst     0.469115                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu.data     0.776215                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.553735                       # mshr miss rate for overall accesses
system.l2.ReadExReq_avg_mshr_miss_latency::cpu.data 72392.467249                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 72392.467249                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu.inst 81048.729912                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 81048.729912                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu.data 89343.959732                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 89343.959732                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.inst 81048.729912                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.data 76553.542010                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 79312.440344                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.inst 81048.729912                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.data 76553.542010                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 79312.440344                       # average overall mshr miss latency
system.membus.snoop_filter.tot_requests          3142                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED   1064399500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               2226                       # Transaction distribution
system.membus.trans_dist::ReadExReq               916                       # Transaction distribution
system.membus.trans_dist::ReadExResp              916                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          2226                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port         6284                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total         6284                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   6284                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port       201088                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total       201088                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  201088                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              3142                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    3142    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                3142                       # Request fanout histogram
system.membus.reqLayer2.occupancy             3894500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.4                       # Layer utilization (%)
system.membus.respLayer1.occupancy           16682250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.6                       # Layer utilization (%)
system.tol2bus.snoop_filter.tot_requests         9936                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests         4260                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests            5                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops              0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.pwrStateResidencyTicks::UNDEFINED   1064399500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp              4658                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty          446                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean         3604                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict             210                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq             1017                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp            1017                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          4112                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq          547                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side        11827                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side         3784                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                 15611                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side       493760                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side       128640                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                 622400                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                               0                       # Total snoops (count)
system.tol2bus.snoopTraffic                         0                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples             5676                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000881                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.029670                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                   5671     99.91%     99.91% # Request fanout histogram
system.tol2bus.snoop_fanout::1                      5      0.09%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total               5676                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy            9018000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.8                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           6166999                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.6                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy           2347497                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.2                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
