INFO: Applying HLS Y2K22 patch v1.2 for IP revision
INFO: [HLS 200-10] Running '/mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/bin/unwrapped/lnx64.o/vitis_hls'
INFO: [HLS 200-10] For user 'nmavuso' on host 'big22.seas.upenn.edu' (Linux_x86_64 version 6.4.0-150600.23.17-default) on Sat Nov 30 21:28:26 EST 2024
INFO: [HLS 200-10] On os "openSUSE Leap 15.6"
INFO: [HLS 200-10] In directory '/mnt/castor/seas_home/n/nmavuso/ese5320_final_project'
Sourcing Tcl script '/mnt/castor/seas_home/n/nmavuso/ese5320_final_project/fpga_accelerate/solution1/csim.tcl'
INFO: [HLS 200-1510] Running: open_project fpga_accelerate 
INFO: [HLS 200-10] Opening project '/mnt/castor/seas_home/n/nmavuso/ese5320_final_project/fpga_accelerate'.
INFO: [HLS 200-1510] Running: set_top lzw_fpga 
INFO: [HLS 200-1510] Running: add_files hls/lzw_hls.cpp 
INFO: [HLS 200-10] Adding design file 'hls/lzw_hls.cpp' to the project
INFO: [HLS 200-1510] Running: add_files hls/lzw_hls.h 
INFO: [HLS 200-10] Adding design file 'hls/lzw_hls.h' to the project
INFO: [HLS 200-1510] Running: add_files -tb hls/Testbench.cpp -cflags -Wno-unknown-pragmas -csimflags -Wno-unknown-pragmas 
INFO: [HLS 200-10] Adding test bench file 'hls/Testbench.cpp' to the project
INFO: [HLS 200-1510] Running: open_solution solution1 -flow_target vitis 
INFO: [HLS 200-10] Opening solution '/mnt/castor/seas_home/n/nmavuso/ese5320_final_project/fpga_accelerate/solution1'.
INFO: [SYN 201-201] Setting up clock 'default' with a period of 6.7ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [HLS 200-1505] Using flow_target 'vitis'
Resolution: For help on HLS 200-1505 see www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-1505.html
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_offset=slave
INFO: [HLS 200-1464] Running solution command: config_export -format=xo
INFO: [HLS 200-1464] Running solution command: config_export -output=/mnt/castor/seas_home/n/nmavuso/ese5320_final_project/lzw_fpga.xo
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-1-i 
INFO: [HLS 200-1510] Running: create_clock -period 6.7 -name default 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 -m_axi_offset slave 
INFO: [HLS 200-1510] Running: config_export -format xo -output /mnt/castor/seas_home/n/nmavuso/ese5320_final_project/lzw_fpga.xo -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_top -name lzw_fpga lzw_fpga 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
   Compiling ../../../../hls/Testbench.cpp in debug mode
   Compiling ../../../../hls/lzw_hls.cpp in debug mode
   Generating csim.exe
Software Encoded Output: 87 89 83 42 256 71 256 258 262 262 71 
Software Decoded Output: WYS*WYGWYS*WYSWYSG
SOFTWARE TEST PASSED: Decoded output matches the input.
Hardware Encoded Output: 87 89 83 42 256 71 256 258 262 262 71 
Hardware Decoded Output: WYS*WYGWYS*WYSWYSG
HARDWARE TEST PASSED: Decoded output matches the input.
TEST PASSED: Software and hardware encoded outputs match.
The maximum depth reached by any of the 3 hls::stream() instances in the design is 18
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1.43 seconds. CPU system time: 0.47 seconds. Elapsed time: 4.75 seconds; current allocated memory: 208.283 MB.
