
Wall_Follower.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000c40c  08000110  08000110  00010110  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000003dc  0800c520  0800c520  0001c520  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800c8fc  0800c8fc  00020358  2**0
                  CONTENTS
  4 .ARM          00000000  0800c8fc  0800c8fc  00020358  2**0
                  CONTENTS
  5 .preinit_array 00000000  0800c8fc  0800c8fc  00020358  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800c8fc  0800c8fc  0001c8fc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800c900  0800c900  0001c900  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000358  20000000  0800c904  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000014a0  20000358  0800cc5c  00020358  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200017f8  0800cc5c  000217f8  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  00020358  2**0
                  CONTENTS, READONLY
 12 .comment      00000043  00000000  00000000  00020381  2**0
                  CONTENTS, READONLY
 13 .debug_info   00011f2e  00000000  00000000  000203c4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00003473  00000000  00000000  000322f2  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 000010f8  00000000  00000000  00035768  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00000cd0  00000000  00000000  00036860  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00004ea5  00000000  00000000  00037530  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   000150ac  00000000  00000000  0003c3d5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    0008f9a7  00000000  00000000  00051481  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  00005684  00000000  00000000  000e0e28  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000009c  00000000  00000000  000e64ac  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000110 <__do_global_dtors_aux>:
 8000110:	b510      	push	{r4, lr}
 8000112:	4c05      	ldr	r4, [pc, #20]	; (8000128 <__do_global_dtors_aux+0x18>)
 8000114:	7823      	ldrb	r3, [r4, #0]
 8000116:	b933      	cbnz	r3, 8000126 <__do_global_dtors_aux+0x16>
 8000118:	4b04      	ldr	r3, [pc, #16]	; (800012c <__do_global_dtors_aux+0x1c>)
 800011a:	b113      	cbz	r3, 8000122 <__do_global_dtors_aux+0x12>
 800011c:	4804      	ldr	r0, [pc, #16]	; (8000130 <__do_global_dtors_aux+0x20>)
 800011e:	f3af 8000 	nop.w
 8000122:	2301      	movs	r3, #1
 8000124:	7023      	strb	r3, [r4, #0]
 8000126:	bd10      	pop	{r4, pc}
 8000128:	20000358 	.word	0x20000358
 800012c:	00000000 	.word	0x00000000
 8000130:	0800c504 	.word	0x0800c504

08000134 <frame_dummy>:
 8000134:	b508      	push	{r3, lr}
 8000136:	4b03      	ldr	r3, [pc, #12]	; (8000144 <frame_dummy+0x10>)
 8000138:	b11b      	cbz	r3, 8000142 <frame_dummy+0xe>
 800013a:	4903      	ldr	r1, [pc, #12]	; (8000148 <frame_dummy+0x14>)
 800013c:	4803      	ldr	r0, [pc, #12]	; (800014c <frame_dummy+0x18>)
 800013e:	f3af 8000 	nop.w
 8000142:	bd08      	pop	{r3, pc}
 8000144:	00000000 	.word	0x00000000
 8000148:	2000035c 	.word	0x2000035c
 800014c:	0800c504 	.word	0x0800c504

08000150 <strlen>:
 8000150:	4603      	mov	r3, r0
 8000152:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000156:	2a00      	cmp	r2, #0
 8000158:	d1fb      	bne.n	8000152 <strlen+0x2>
 800015a:	1a18      	subs	r0, r3, r0
 800015c:	3801      	subs	r0, #1
 800015e:	4770      	bx	lr

08000160 <__aeabi_drsub>:
 8000160:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000164:	e002      	b.n	800016c <__adddf3>
 8000166:	bf00      	nop

08000168 <__aeabi_dsub>:
 8000168:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800016c <__adddf3>:
 800016c:	b530      	push	{r4, r5, lr}
 800016e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000172:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000176:	ea94 0f05 	teq	r4, r5
 800017a:	bf08      	it	eq
 800017c:	ea90 0f02 	teqeq	r0, r2
 8000180:	bf1f      	itttt	ne
 8000182:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000186:	ea55 0c02 	orrsne.w	ip, r5, r2
 800018a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800018e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000192:	f000 80e2 	beq.w	800035a <__adddf3+0x1ee>
 8000196:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800019a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800019e:	bfb8      	it	lt
 80001a0:	426d      	neglt	r5, r5
 80001a2:	dd0c      	ble.n	80001be <__adddf3+0x52>
 80001a4:	442c      	add	r4, r5
 80001a6:	ea80 0202 	eor.w	r2, r0, r2
 80001aa:	ea81 0303 	eor.w	r3, r1, r3
 80001ae:	ea82 0000 	eor.w	r0, r2, r0
 80001b2:	ea83 0101 	eor.w	r1, r3, r1
 80001b6:	ea80 0202 	eor.w	r2, r0, r2
 80001ba:	ea81 0303 	eor.w	r3, r1, r3
 80001be:	2d36      	cmp	r5, #54	; 0x36
 80001c0:	bf88      	it	hi
 80001c2:	bd30      	pophi	{r4, r5, pc}
 80001c4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80001c8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80001cc:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80001d0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80001d4:	d002      	beq.n	80001dc <__adddf3+0x70>
 80001d6:	4240      	negs	r0, r0
 80001d8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80001dc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 80001e0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80001e4:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80001e8:	d002      	beq.n	80001f0 <__adddf3+0x84>
 80001ea:	4252      	negs	r2, r2
 80001ec:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80001f0:	ea94 0f05 	teq	r4, r5
 80001f4:	f000 80a7 	beq.w	8000346 <__adddf3+0x1da>
 80001f8:	f1a4 0401 	sub.w	r4, r4, #1
 80001fc:	f1d5 0e20 	rsbs	lr, r5, #32
 8000200:	db0d      	blt.n	800021e <__adddf3+0xb2>
 8000202:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000206:	fa22 f205 	lsr.w	r2, r2, r5
 800020a:	1880      	adds	r0, r0, r2
 800020c:	f141 0100 	adc.w	r1, r1, #0
 8000210:	fa03 f20e 	lsl.w	r2, r3, lr
 8000214:	1880      	adds	r0, r0, r2
 8000216:	fa43 f305 	asr.w	r3, r3, r5
 800021a:	4159      	adcs	r1, r3
 800021c:	e00e      	b.n	800023c <__adddf3+0xd0>
 800021e:	f1a5 0520 	sub.w	r5, r5, #32
 8000222:	f10e 0e20 	add.w	lr, lr, #32
 8000226:	2a01      	cmp	r2, #1
 8000228:	fa03 fc0e 	lsl.w	ip, r3, lr
 800022c:	bf28      	it	cs
 800022e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000232:	fa43 f305 	asr.w	r3, r3, r5
 8000236:	18c0      	adds	r0, r0, r3
 8000238:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800023c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000240:	d507      	bpl.n	8000252 <__adddf3+0xe6>
 8000242:	f04f 0e00 	mov.w	lr, #0
 8000246:	f1dc 0c00 	rsbs	ip, ip, #0
 800024a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800024e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000252:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000256:	d31b      	bcc.n	8000290 <__adddf3+0x124>
 8000258:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800025c:	d30c      	bcc.n	8000278 <__adddf3+0x10c>
 800025e:	0849      	lsrs	r1, r1, #1
 8000260:	ea5f 0030 	movs.w	r0, r0, rrx
 8000264:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000268:	f104 0401 	add.w	r4, r4, #1
 800026c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000270:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000274:	f080 809a 	bcs.w	80003ac <__adddf3+0x240>
 8000278:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800027c:	bf08      	it	eq
 800027e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000282:	f150 0000 	adcs.w	r0, r0, #0
 8000286:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800028a:	ea41 0105 	orr.w	r1, r1, r5
 800028e:	bd30      	pop	{r4, r5, pc}
 8000290:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000294:	4140      	adcs	r0, r0
 8000296:	eb41 0101 	adc.w	r1, r1, r1
 800029a:	3c01      	subs	r4, #1
 800029c:	bf28      	it	cs
 800029e:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80002a2:	d2e9      	bcs.n	8000278 <__adddf3+0x10c>
 80002a4:	f091 0f00 	teq	r1, #0
 80002a8:	bf04      	itt	eq
 80002aa:	4601      	moveq	r1, r0
 80002ac:	2000      	moveq	r0, #0
 80002ae:	fab1 f381 	clz	r3, r1
 80002b2:	bf08      	it	eq
 80002b4:	3320      	addeq	r3, #32
 80002b6:	f1a3 030b 	sub.w	r3, r3, #11
 80002ba:	f1b3 0220 	subs.w	r2, r3, #32
 80002be:	da0c      	bge.n	80002da <__adddf3+0x16e>
 80002c0:	320c      	adds	r2, #12
 80002c2:	dd08      	ble.n	80002d6 <__adddf3+0x16a>
 80002c4:	f102 0c14 	add.w	ip, r2, #20
 80002c8:	f1c2 020c 	rsb	r2, r2, #12
 80002cc:	fa01 f00c 	lsl.w	r0, r1, ip
 80002d0:	fa21 f102 	lsr.w	r1, r1, r2
 80002d4:	e00c      	b.n	80002f0 <__adddf3+0x184>
 80002d6:	f102 0214 	add.w	r2, r2, #20
 80002da:	bfd8      	it	le
 80002dc:	f1c2 0c20 	rsble	ip, r2, #32
 80002e0:	fa01 f102 	lsl.w	r1, r1, r2
 80002e4:	fa20 fc0c 	lsr.w	ip, r0, ip
 80002e8:	bfdc      	itt	le
 80002ea:	ea41 010c 	orrle.w	r1, r1, ip
 80002ee:	4090      	lslle	r0, r2
 80002f0:	1ae4      	subs	r4, r4, r3
 80002f2:	bfa2      	ittt	ge
 80002f4:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80002f8:	4329      	orrge	r1, r5
 80002fa:	bd30      	popge	{r4, r5, pc}
 80002fc:	ea6f 0404 	mvn.w	r4, r4
 8000300:	3c1f      	subs	r4, #31
 8000302:	da1c      	bge.n	800033e <__adddf3+0x1d2>
 8000304:	340c      	adds	r4, #12
 8000306:	dc0e      	bgt.n	8000326 <__adddf3+0x1ba>
 8000308:	f104 0414 	add.w	r4, r4, #20
 800030c:	f1c4 0220 	rsb	r2, r4, #32
 8000310:	fa20 f004 	lsr.w	r0, r0, r4
 8000314:	fa01 f302 	lsl.w	r3, r1, r2
 8000318:	ea40 0003 	orr.w	r0, r0, r3
 800031c:	fa21 f304 	lsr.w	r3, r1, r4
 8000320:	ea45 0103 	orr.w	r1, r5, r3
 8000324:	bd30      	pop	{r4, r5, pc}
 8000326:	f1c4 040c 	rsb	r4, r4, #12
 800032a:	f1c4 0220 	rsb	r2, r4, #32
 800032e:	fa20 f002 	lsr.w	r0, r0, r2
 8000332:	fa01 f304 	lsl.w	r3, r1, r4
 8000336:	ea40 0003 	orr.w	r0, r0, r3
 800033a:	4629      	mov	r1, r5
 800033c:	bd30      	pop	{r4, r5, pc}
 800033e:	fa21 f004 	lsr.w	r0, r1, r4
 8000342:	4629      	mov	r1, r5
 8000344:	bd30      	pop	{r4, r5, pc}
 8000346:	f094 0f00 	teq	r4, #0
 800034a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800034e:	bf06      	itte	eq
 8000350:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000354:	3401      	addeq	r4, #1
 8000356:	3d01      	subne	r5, #1
 8000358:	e74e      	b.n	80001f8 <__adddf3+0x8c>
 800035a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800035e:	bf18      	it	ne
 8000360:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000364:	d029      	beq.n	80003ba <__adddf3+0x24e>
 8000366:	ea94 0f05 	teq	r4, r5
 800036a:	bf08      	it	eq
 800036c:	ea90 0f02 	teqeq	r0, r2
 8000370:	d005      	beq.n	800037e <__adddf3+0x212>
 8000372:	ea54 0c00 	orrs.w	ip, r4, r0
 8000376:	bf04      	itt	eq
 8000378:	4619      	moveq	r1, r3
 800037a:	4610      	moveq	r0, r2
 800037c:	bd30      	pop	{r4, r5, pc}
 800037e:	ea91 0f03 	teq	r1, r3
 8000382:	bf1e      	ittt	ne
 8000384:	2100      	movne	r1, #0
 8000386:	2000      	movne	r0, #0
 8000388:	bd30      	popne	{r4, r5, pc}
 800038a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800038e:	d105      	bne.n	800039c <__adddf3+0x230>
 8000390:	0040      	lsls	r0, r0, #1
 8000392:	4149      	adcs	r1, r1
 8000394:	bf28      	it	cs
 8000396:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 800039a:	bd30      	pop	{r4, r5, pc}
 800039c:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80003a0:	bf3c      	itt	cc
 80003a2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80003a6:	bd30      	popcc	{r4, r5, pc}
 80003a8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80003ac:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80003b0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80003b4:	f04f 0000 	mov.w	r0, #0
 80003b8:	bd30      	pop	{r4, r5, pc}
 80003ba:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003be:	bf1a      	itte	ne
 80003c0:	4619      	movne	r1, r3
 80003c2:	4610      	movne	r0, r2
 80003c4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80003c8:	bf1c      	itt	ne
 80003ca:	460b      	movne	r3, r1
 80003cc:	4602      	movne	r2, r0
 80003ce:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80003d2:	bf06      	itte	eq
 80003d4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80003d8:	ea91 0f03 	teqeq	r1, r3
 80003dc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 80003e0:	bd30      	pop	{r4, r5, pc}
 80003e2:	bf00      	nop

080003e4 <__aeabi_ui2d>:
 80003e4:	f090 0f00 	teq	r0, #0
 80003e8:	bf04      	itt	eq
 80003ea:	2100      	moveq	r1, #0
 80003ec:	4770      	bxeq	lr
 80003ee:	b530      	push	{r4, r5, lr}
 80003f0:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80003f4:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80003f8:	f04f 0500 	mov.w	r5, #0
 80003fc:	f04f 0100 	mov.w	r1, #0
 8000400:	e750      	b.n	80002a4 <__adddf3+0x138>
 8000402:	bf00      	nop

08000404 <__aeabi_i2d>:
 8000404:	f090 0f00 	teq	r0, #0
 8000408:	bf04      	itt	eq
 800040a:	2100      	moveq	r1, #0
 800040c:	4770      	bxeq	lr
 800040e:	b530      	push	{r4, r5, lr}
 8000410:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000414:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000418:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800041c:	bf48      	it	mi
 800041e:	4240      	negmi	r0, r0
 8000420:	f04f 0100 	mov.w	r1, #0
 8000424:	e73e      	b.n	80002a4 <__adddf3+0x138>
 8000426:	bf00      	nop

08000428 <__aeabi_f2d>:
 8000428:	0042      	lsls	r2, r0, #1
 800042a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800042e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000432:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000436:	bf1f      	itttt	ne
 8000438:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800043c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000440:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000444:	4770      	bxne	lr
 8000446:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800044a:	bf08      	it	eq
 800044c:	4770      	bxeq	lr
 800044e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000452:	bf04      	itt	eq
 8000454:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000458:	4770      	bxeq	lr
 800045a:	b530      	push	{r4, r5, lr}
 800045c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000460:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000464:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000468:	e71c      	b.n	80002a4 <__adddf3+0x138>
 800046a:	bf00      	nop

0800046c <__aeabi_ul2d>:
 800046c:	ea50 0201 	orrs.w	r2, r0, r1
 8000470:	bf08      	it	eq
 8000472:	4770      	bxeq	lr
 8000474:	b530      	push	{r4, r5, lr}
 8000476:	f04f 0500 	mov.w	r5, #0
 800047a:	e00a      	b.n	8000492 <__aeabi_l2d+0x16>

0800047c <__aeabi_l2d>:
 800047c:	ea50 0201 	orrs.w	r2, r0, r1
 8000480:	bf08      	it	eq
 8000482:	4770      	bxeq	lr
 8000484:	b530      	push	{r4, r5, lr}
 8000486:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 800048a:	d502      	bpl.n	8000492 <__aeabi_l2d+0x16>
 800048c:	4240      	negs	r0, r0
 800048e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000492:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000496:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800049a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800049e:	f43f aed8 	beq.w	8000252 <__adddf3+0xe6>
 80004a2:	f04f 0203 	mov.w	r2, #3
 80004a6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004aa:	bf18      	it	ne
 80004ac:	3203      	addne	r2, #3
 80004ae:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004b2:	bf18      	it	ne
 80004b4:	3203      	addne	r2, #3
 80004b6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80004ba:	f1c2 0320 	rsb	r3, r2, #32
 80004be:	fa00 fc03 	lsl.w	ip, r0, r3
 80004c2:	fa20 f002 	lsr.w	r0, r0, r2
 80004c6:	fa01 fe03 	lsl.w	lr, r1, r3
 80004ca:	ea40 000e 	orr.w	r0, r0, lr
 80004ce:	fa21 f102 	lsr.w	r1, r1, r2
 80004d2:	4414      	add	r4, r2
 80004d4:	e6bd      	b.n	8000252 <__adddf3+0xe6>
 80004d6:	bf00      	nop

080004d8 <__aeabi_dmul>:
 80004d8:	b570      	push	{r4, r5, r6, lr}
 80004da:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80004de:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80004e2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80004e6:	bf1d      	ittte	ne
 80004e8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80004ec:	ea94 0f0c 	teqne	r4, ip
 80004f0:	ea95 0f0c 	teqne	r5, ip
 80004f4:	f000 f8de 	bleq	80006b4 <__aeabi_dmul+0x1dc>
 80004f8:	442c      	add	r4, r5
 80004fa:	ea81 0603 	eor.w	r6, r1, r3
 80004fe:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000502:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000506:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800050a:	bf18      	it	ne
 800050c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000510:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000514:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000518:	d038      	beq.n	800058c <__aeabi_dmul+0xb4>
 800051a:	fba0 ce02 	umull	ip, lr, r0, r2
 800051e:	f04f 0500 	mov.w	r5, #0
 8000522:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000526:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800052a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800052e:	f04f 0600 	mov.w	r6, #0
 8000532:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000536:	f09c 0f00 	teq	ip, #0
 800053a:	bf18      	it	ne
 800053c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000540:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000544:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000548:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800054c:	d204      	bcs.n	8000558 <__aeabi_dmul+0x80>
 800054e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000552:	416d      	adcs	r5, r5
 8000554:	eb46 0606 	adc.w	r6, r6, r6
 8000558:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800055c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000560:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000564:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000568:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800056c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000570:	bf88      	it	hi
 8000572:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000576:	d81e      	bhi.n	80005b6 <__aeabi_dmul+0xde>
 8000578:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800057c:	bf08      	it	eq
 800057e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000582:	f150 0000 	adcs.w	r0, r0, #0
 8000586:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800058a:	bd70      	pop	{r4, r5, r6, pc}
 800058c:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000590:	ea46 0101 	orr.w	r1, r6, r1
 8000594:	ea40 0002 	orr.w	r0, r0, r2
 8000598:	ea81 0103 	eor.w	r1, r1, r3
 800059c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80005a0:	bfc2      	ittt	gt
 80005a2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80005a6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80005aa:	bd70      	popgt	{r4, r5, r6, pc}
 80005ac:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80005b0:	f04f 0e00 	mov.w	lr, #0
 80005b4:	3c01      	subs	r4, #1
 80005b6:	f300 80ab 	bgt.w	8000710 <__aeabi_dmul+0x238>
 80005ba:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80005be:	bfde      	ittt	le
 80005c0:	2000      	movle	r0, #0
 80005c2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80005c6:	bd70      	pople	{r4, r5, r6, pc}
 80005c8:	f1c4 0400 	rsb	r4, r4, #0
 80005cc:	3c20      	subs	r4, #32
 80005ce:	da35      	bge.n	800063c <__aeabi_dmul+0x164>
 80005d0:	340c      	adds	r4, #12
 80005d2:	dc1b      	bgt.n	800060c <__aeabi_dmul+0x134>
 80005d4:	f104 0414 	add.w	r4, r4, #20
 80005d8:	f1c4 0520 	rsb	r5, r4, #32
 80005dc:	fa00 f305 	lsl.w	r3, r0, r5
 80005e0:	fa20 f004 	lsr.w	r0, r0, r4
 80005e4:	fa01 f205 	lsl.w	r2, r1, r5
 80005e8:	ea40 0002 	orr.w	r0, r0, r2
 80005ec:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 80005f0:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005f4:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80005f8:	fa21 f604 	lsr.w	r6, r1, r4
 80005fc:	eb42 0106 	adc.w	r1, r2, r6
 8000600:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000604:	bf08      	it	eq
 8000606:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800060a:	bd70      	pop	{r4, r5, r6, pc}
 800060c:	f1c4 040c 	rsb	r4, r4, #12
 8000610:	f1c4 0520 	rsb	r5, r4, #32
 8000614:	fa00 f304 	lsl.w	r3, r0, r4
 8000618:	fa20 f005 	lsr.w	r0, r0, r5
 800061c:	fa01 f204 	lsl.w	r2, r1, r4
 8000620:	ea40 0002 	orr.w	r0, r0, r2
 8000624:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000628:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800062c:	f141 0100 	adc.w	r1, r1, #0
 8000630:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000634:	bf08      	it	eq
 8000636:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800063a:	bd70      	pop	{r4, r5, r6, pc}
 800063c:	f1c4 0520 	rsb	r5, r4, #32
 8000640:	fa00 f205 	lsl.w	r2, r0, r5
 8000644:	ea4e 0e02 	orr.w	lr, lr, r2
 8000648:	fa20 f304 	lsr.w	r3, r0, r4
 800064c:	fa01 f205 	lsl.w	r2, r1, r5
 8000650:	ea43 0302 	orr.w	r3, r3, r2
 8000654:	fa21 f004 	lsr.w	r0, r1, r4
 8000658:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800065c:	fa21 f204 	lsr.w	r2, r1, r4
 8000660:	ea20 0002 	bic.w	r0, r0, r2
 8000664:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000668:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800066c:	bf08      	it	eq
 800066e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000672:	bd70      	pop	{r4, r5, r6, pc}
 8000674:	f094 0f00 	teq	r4, #0
 8000678:	d10f      	bne.n	800069a <__aeabi_dmul+0x1c2>
 800067a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800067e:	0040      	lsls	r0, r0, #1
 8000680:	eb41 0101 	adc.w	r1, r1, r1
 8000684:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000688:	bf08      	it	eq
 800068a:	3c01      	subeq	r4, #1
 800068c:	d0f7      	beq.n	800067e <__aeabi_dmul+0x1a6>
 800068e:	ea41 0106 	orr.w	r1, r1, r6
 8000692:	f095 0f00 	teq	r5, #0
 8000696:	bf18      	it	ne
 8000698:	4770      	bxne	lr
 800069a:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 800069e:	0052      	lsls	r2, r2, #1
 80006a0:	eb43 0303 	adc.w	r3, r3, r3
 80006a4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80006a8:	bf08      	it	eq
 80006aa:	3d01      	subeq	r5, #1
 80006ac:	d0f7      	beq.n	800069e <__aeabi_dmul+0x1c6>
 80006ae:	ea43 0306 	orr.w	r3, r3, r6
 80006b2:	4770      	bx	lr
 80006b4:	ea94 0f0c 	teq	r4, ip
 80006b8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80006bc:	bf18      	it	ne
 80006be:	ea95 0f0c 	teqne	r5, ip
 80006c2:	d00c      	beq.n	80006de <__aeabi_dmul+0x206>
 80006c4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006c8:	bf18      	it	ne
 80006ca:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006ce:	d1d1      	bne.n	8000674 <__aeabi_dmul+0x19c>
 80006d0:	ea81 0103 	eor.w	r1, r1, r3
 80006d4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006d8:	f04f 0000 	mov.w	r0, #0
 80006dc:	bd70      	pop	{r4, r5, r6, pc}
 80006de:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006e2:	bf06      	itte	eq
 80006e4:	4610      	moveq	r0, r2
 80006e6:	4619      	moveq	r1, r3
 80006e8:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006ec:	d019      	beq.n	8000722 <__aeabi_dmul+0x24a>
 80006ee:	ea94 0f0c 	teq	r4, ip
 80006f2:	d102      	bne.n	80006fa <__aeabi_dmul+0x222>
 80006f4:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80006f8:	d113      	bne.n	8000722 <__aeabi_dmul+0x24a>
 80006fa:	ea95 0f0c 	teq	r5, ip
 80006fe:	d105      	bne.n	800070c <__aeabi_dmul+0x234>
 8000700:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000704:	bf1c      	itt	ne
 8000706:	4610      	movne	r0, r2
 8000708:	4619      	movne	r1, r3
 800070a:	d10a      	bne.n	8000722 <__aeabi_dmul+0x24a>
 800070c:	ea81 0103 	eor.w	r1, r1, r3
 8000710:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000714:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000718:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800071c:	f04f 0000 	mov.w	r0, #0
 8000720:	bd70      	pop	{r4, r5, r6, pc}
 8000722:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000726:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800072a:	bd70      	pop	{r4, r5, r6, pc}

0800072c <__aeabi_ddiv>:
 800072c:	b570      	push	{r4, r5, r6, lr}
 800072e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000732:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000736:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800073a:	bf1d      	ittte	ne
 800073c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000740:	ea94 0f0c 	teqne	r4, ip
 8000744:	ea95 0f0c 	teqne	r5, ip
 8000748:	f000 f8a7 	bleq	800089a <__aeabi_ddiv+0x16e>
 800074c:	eba4 0405 	sub.w	r4, r4, r5
 8000750:	ea81 0e03 	eor.w	lr, r1, r3
 8000754:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000758:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800075c:	f000 8088 	beq.w	8000870 <__aeabi_ddiv+0x144>
 8000760:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000764:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000768:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800076c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000770:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000774:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000778:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800077c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000780:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 8000784:	429d      	cmp	r5, r3
 8000786:	bf08      	it	eq
 8000788:	4296      	cmpeq	r6, r2
 800078a:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 800078e:	f504 7440 	add.w	r4, r4, #768	; 0x300
 8000792:	d202      	bcs.n	800079a <__aeabi_ddiv+0x6e>
 8000794:	085b      	lsrs	r3, r3, #1
 8000796:	ea4f 0232 	mov.w	r2, r2, rrx
 800079a:	1ab6      	subs	r6, r6, r2
 800079c:	eb65 0503 	sbc.w	r5, r5, r3
 80007a0:	085b      	lsrs	r3, r3, #1
 80007a2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007a6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80007aa:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80007ae:	ebb6 0e02 	subs.w	lr, r6, r2
 80007b2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007b6:	bf22      	ittt	cs
 80007b8:	1ab6      	subcs	r6, r6, r2
 80007ba:	4675      	movcs	r5, lr
 80007bc:	ea40 000c 	orrcs.w	r0, r0, ip
 80007c0:	085b      	lsrs	r3, r3, #1
 80007c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007c6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007ca:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007ce:	bf22      	ittt	cs
 80007d0:	1ab6      	subcs	r6, r6, r2
 80007d2:	4675      	movcs	r5, lr
 80007d4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80007d8:	085b      	lsrs	r3, r3, #1
 80007da:	ea4f 0232 	mov.w	r2, r2, rrx
 80007de:	ebb6 0e02 	subs.w	lr, r6, r2
 80007e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007e6:	bf22      	ittt	cs
 80007e8:	1ab6      	subcs	r6, r6, r2
 80007ea:	4675      	movcs	r5, lr
 80007ec:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80007f0:	085b      	lsrs	r3, r3, #1
 80007f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007fe:	bf22      	ittt	cs
 8000800:	1ab6      	subcs	r6, r6, r2
 8000802:	4675      	movcs	r5, lr
 8000804:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000808:	ea55 0e06 	orrs.w	lr, r5, r6
 800080c:	d018      	beq.n	8000840 <__aeabi_ddiv+0x114>
 800080e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000812:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000816:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800081a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800081e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000822:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000826:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800082a:	d1c0      	bne.n	80007ae <__aeabi_ddiv+0x82>
 800082c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000830:	d10b      	bne.n	800084a <__aeabi_ddiv+0x11e>
 8000832:	ea41 0100 	orr.w	r1, r1, r0
 8000836:	f04f 0000 	mov.w	r0, #0
 800083a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800083e:	e7b6      	b.n	80007ae <__aeabi_ddiv+0x82>
 8000840:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000844:	bf04      	itt	eq
 8000846:	4301      	orreq	r1, r0
 8000848:	2000      	moveq	r0, #0
 800084a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800084e:	bf88      	it	hi
 8000850:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000854:	f63f aeaf 	bhi.w	80005b6 <__aeabi_dmul+0xde>
 8000858:	ebb5 0c03 	subs.w	ip, r5, r3
 800085c:	bf04      	itt	eq
 800085e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000862:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000866:	f150 0000 	adcs.w	r0, r0, #0
 800086a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800086e:	bd70      	pop	{r4, r5, r6, pc}
 8000870:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000874:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000878:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800087c:	bfc2      	ittt	gt
 800087e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000882:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000886:	bd70      	popgt	{r4, r5, r6, pc}
 8000888:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800088c:	f04f 0e00 	mov.w	lr, #0
 8000890:	3c01      	subs	r4, #1
 8000892:	e690      	b.n	80005b6 <__aeabi_dmul+0xde>
 8000894:	ea45 0e06 	orr.w	lr, r5, r6
 8000898:	e68d      	b.n	80005b6 <__aeabi_dmul+0xde>
 800089a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800089e:	ea94 0f0c 	teq	r4, ip
 80008a2:	bf08      	it	eq
 80008a4:	ea95 0f0c 	teqeq	r5, ip
 80008a8:	f43f af3b 	beq.w	8000722 <__aeabi_dmul+0x24a>
 80008ac:	ea94 0f0c 	teq	r4, ip
 80008b0:	d10a      	bne.n	80008c8 <__aeabi_ddiv+0x19c>
 80008b2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80008b6:	f47f af34 	bne.w	8000722 <__aeabi_dmul+0x24a>
 80008ba:	ea95 0f0c 	teq	r5, ip
 80008be:	f47f af25 	bne.w	800070c <__aeabi_dmul+0x234>
 80008c2:	4610      	mov	r0, r2
 80008c4:	4619      	mov	r1, r3
 80008c6:	e72c      	b.n	8000722 <__aeabi_dmul+0x24a>
 80008c8:	ea95 0f0c 	teq	r5, ip
 80008cc:	d106      	bne.n	80008dc <__aeabi_ddiv+0x1b0>
 80008ce:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008d2:	f43f aefd 	beq.w	80006d0 <__aeabi_dmul+0x1f8>
 80008d6:	4610      	mov	r0, r2
 80008d8:	4619      	mov	r1, r3
 80008da:	e722      	b.n	8000722 <__aeabi_dmul+0x24a>
 80008dc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80008e0:	bf18      	it	ne
 80008e2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80008e6:	f47f aec5 	bne.w	8000674 <__aeabi_dmul+0x19c>
 80008ea:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80008ee:	f47f af0d 	bne.w	800070c <__aeabi_dmul+0x234>
 80008f2:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 80008f6:	f47f aeeb 	bne.w	80006d0 <__aeabi_dmul+0x1f8>
 80008fa:	e712      	b.n	8000722 <__aeabi_dmul+0x24a>

080008fc <__gedf2>:
 80008fc:	f04f 3cff 	mov.w	ip, #4294967295
 8000900:	e006      	b.n	8000910 <__cmpdf2+0x4>
 8000902:	bf00      	nop

08000904 <__ledf2>:
 8000904:	f04f 0c01 	mov.w	ip, #1
 8000908:	e002      	b.n	8000910 <__cmpdf2+0x4>
 800090a:	bf00      	nop

0800090c <__cmpdf2>:
 800090c:	f04f 0c01 	mov.w	ip, #1
 8000910:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000914:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000918:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 800091c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000920:	bf18      	it	ne
 8000922:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000926:	d01b      	beq.n	8000960 <__cmpdf2+0x54>
 8000928:	b001      	add	sp, #4
 800092a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 800092e:	bf0c      	ite	eq
 8000930:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000934:	ea91 0f03 	teqne	r1, r3
 8000938:	bf02      	ittt	eq
 800093a:	ea90 0f02 	teqeq	r0, r2
 800093e:	2000      	moveq	r0, #0
 8000940:	4770      	bxeq	lr
 8000942:	f110 0f00 	cmn.w	r0, #0
 8000946:	ea91 0f03 	teq	r1, r3
 800094a:	bf58      	it	pl
 800094c:	4299      	cmppl	r1, r3
 800094e:	bf08      	it	eq
 8000950:	4290      	cmpeq	r0, r2
 8000952:	bf2c      	ite	cs
 8000954:	17d8      	asrcs	r0, r3, #31
 8000956:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 800095a:	f040 0001 	orr.w	r0, r0, #1
 800095e:	4770      	bx	lr
 8000960:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000964:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000968:	d102      	bne.n	8000970 <__cmpdf2+0x64>
 800096a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 800096e:	d107      	bne.n	8000980 <__cmpdf2+0x74>
 8000970:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000974:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000978:	d1d6      	bne.n	8000928 <__cmpdf2+0x1c>
 800097a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 800097e:	d0d3      	beq.n	8000928 <__cmpdf2+0x1c>
 8000980:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000984:	4770      	bx	lr
 8000986:	bf00      	nop

08000988 <__aeabi_cdrcmple>:
 8000988:	4684      	mov	ip, r0
 800098a:	4610      	mov	r0, r2
 800098c:	4662      	mov	r2, ip
 800098e:	468c      	mov	ip, r1
 8000990:	4619      	mov	r1, r3
 8000992:	4663      	mov	r3, ip
 8000994:	e000      	b.n	8000998 <__aeabi_cdcmpeq>
 8000996:	bf00      	nop

08000998 <__aeabi_cdcmpeq>:
 8000998:	b501      	push	{r0, lr}
 800099a:	f7ff ffb7 	bl	800090c <__cmpdf2>
 800099e:	2800      	cmp	r0, #0
 80009a0:	bf48      	it	mi
 80009a2:	f110 0f00 	cmnmi.w	r0, #0
 80009a6:	bd01      	pop	{r0, pc}

080009a8 <__aeabi_dcmpeq>:
 80009a8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009ac:	f7ff fff4 	bl	8000998 <__aeabi_cdcmpeq>
 80009b0:	bf0c      	ite	eq
 80009b2:	2001      	moveq	r0, #1
 80009b4:	2000      	movne	r0, #0
 80009b6:	f85d fb08 	ldr.w	pc, [sp], #8
 80009ba:	bf00      	nop

080009bc <__aeabi_dcmplt>:
 80009bc:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009c0:	f7ff ffea 	bl	8000998 <__aeabi_cdcmpeq>
 80009c4:	bf34      	ite	cc
 80009c6:	2001      	movcc	r0, #1
 80009c8:	2000      	movcs	r0, #0
 80009ca:	f85d fb08 	ldr.w	pc, [sp], #8
 80009ce:	bf00      	nop

080009d0 <__aeabi_dcmple>:
 80009d0:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009d4:	f7ff ffe0 	bl	8000998 <__aeabi_cdcmpeq>
 80009d8:	bf94      	ite	ls
 80009da:	2001      	movls	r0, #1
 80009dc:	2000      	movhi	r0, #0
 80009de:	f85d fb08 	ldr.w	pc, [sp], #8
 80009e2:	bf00      	nop

080009e4 <__aeabi_dcmpge>:
 80009e4:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009e8:	f7ff ffce 	bl	8000988 <__aeabi_cdrcmple>
 80009ec:	bf94      	ite	ls
 80009ee:	2001      	movls	r0, #1
 80009f0:	2000      	movhi	r0, #0
 80009f2:	f85d fb08 	ldr.w	pc, [sp], #8
 80009f6:	bf00      	nop

080009f8 <__aeabi_dcmpgt>:
 80009f8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009fc:	f7ff ffc4 	bl	8000988 <__aeabi_cdrcmple>
 8000a00:	bf34      	ite	cc
 8000a02:	2001      	movcc	r0, #1
 8000a04:	2000      	movcs	r0, #0
 8000a06:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a0a:	bf00      	nop

08000a0c <__aeabi_dcmpun>:
 8000a0c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a10:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a14:	d102      	bne.n	8000a1c <__aeabi_dcmpun+0x10>
 8000a16:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a1a:	d10a      	bne.n	8000a32 <__aeabi_dcmpun+0x26>
 8000a1c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a20:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a24:	d102      	bne.n	8000a2c <__aeabi_dcmpun+0x20>
 8000a26:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a2a:	d102      	bne.n	8000a32 <__aeabi_dcmpun+0x26>
 8000a2c:	f04f 0000 	mov.w	r0, #0
 8000a30:	4770      	bx	lr
 8000a32:	f04f 0001 	mov.w	r0, #1
 8000a36:	4770      	bx	lr

08000a38 <__aeabi_d2iz>:
 8000a38:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000a3c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000a40:	d215      	bcs.n	8000a6e <__aeabi_d2iz+0x36>
 8000a42:	d511      	bpl.n	8000a68 <__aeabi_d2iz+0x30>
 8000a44:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000a48:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a4c:	d912      	bls.n	8000a74 <__aeabi_d2iz+0x3c>
 8000a4e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a52:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000a56:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000a5a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000a5e:	fa23 f002 	lsr.w	r0, r3, r2
 8000a62:	bf18      	it	ne
 8000a64:	4240      	negne	r0, r0
 8000a66:	4770      	bx	lr
 8000a68:	f04f 0000 	mov.w	r0, #0
 8000a6c:	4770      	bx	lr
 8000a6e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000a72:	d105      	bne.n	8000a80 <__aeabi_d2iz+0x48>
 8000a74:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000a78:	bf08      	it	eq
 8000a7a:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000a7e:	4770      	bx	lr
 8000a80:	f04f 0000 	mov.w	r0, #0
 8000a84:	4770      	bx	lr
 8000a86:	bf00      	nop

08000a88 <__aeabi_d2f>:
 8000a88:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000a8c:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000a90:	bf24      	itt	cs
 8000a92:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000a96:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000a9a:	d90d      	bls.n	8000ab8 <__aeabi_d2f+0x30>
 8000a9c:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000aa0:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000aa4:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000aa8:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000aac:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000ab0:	bf08      	it	eq
 8000ab2:	f020 0001 	biceq.w	r0, r0, #1
 8000ab6:	4770      	bx	lr
 8000ab8:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000abc:	d121      	bne.n	8000b02 <__aeabi_d2f+0x7a>
 8000abe:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000ac2:	bfbc      	itt	lt
 8000ac4:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000ac8:	4770      	bxlt	lr
 8000aca:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000ace:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000ad2:	f1c2 0218 	rsb	r2, r2, #24
 8000ad6:	f1c2 0c20 	rsb	ip, r2, #32
 8000ada:	fa10 f30c 	lsls.w	r3, r0, ip
 8000ade:	fa20 f002 	lsr.w	r0, r0, r2
 8000ae2:	bf18      	it	ne
 8000ae4:	f040 0001 	orrne.w	r0, r0, #1
 8000ae8:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000aec:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000af0:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000af4:	ea40 000c 	orr.w	r0, r0, ip
 8000af8:	fa23 f302 	lsr.w	r3, r3, r2
 8000afc:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000b00:	e7cc      	b.n	8000a9c <__aeabi_d2f+0x14>
 8000b02:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000b06:	d107      	bne.n	8000b18 <__aeabi_d2f+0x90>
 8000b08:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000b0c:	bf1e      	ittt	ne
 8000b0e:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000b12:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000b16:	4770      	bxne	lr
 8000b18:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000b1c:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000b20:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000b24:	4770      	bx	lr
 8000b26:	bf00      	nop

08000b28 <__aeabi_frsub>:
 8000b28:	f080 4000 	eor.w	r0, r0, #2147483648	; 0x80000000
 8000b2c:	e002      	b.n	8000b34 <__addsf3>
 8000b2e:	bf00      	nop

08000b30 <__aeabi_fsub>:
 8000b30:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000

08000b34 <__addsf3>:
 8000b34:	0042      	lsls	r2, r0, #1
 8000b36:	bf1f      	itttt	ne
 8000b38:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 8000b3c:	ea92 0f03 	teqne	r2, r3
 8000b40:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 8000b44:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000b48:	d06a      	beq.n	8000c20 <__addsf3+0xec>
 8000b4a:	ea4f 6212 	mov.w	r2, r2, lsr #24
 8000b4e:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 8000b52:	bfc1      	itttt	gt
 8000b54:	18d2      	addgt	r2, r2, r3
 8000b56:	4041      	eorgt	r1, r0
 8000b58:	4048      	eorgt	r0, r1
 8000b5a:	4041      	eorgt	r1, r0
 8000b5c:	bfb8      	it	lt
 8000b5e:	425b      	neglt	r3, r3
 8000b60:	2b19      	cmp	r3, #25
 8000b62:	bf88      	it	hi
 8000b64:	4770      	bxhi	lr
 8000b66:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
 8000b6a:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000b6e:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000
 8000b72:	bf18      	it	ne
 8000b74:	4240      	negne	r0, r0
 8000b76:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b7a:	f441 0100 	orr.w	r1, r1, #8388608	; 0x800000
 8000b7e:	f021 417f 	bic.w	r1, r1, #4278190080	; 0xff000000
 8000b82:	bf18      	it	ne
 8000b84:	4249      	negne	r1, r1
 8000b86:	ea92 0f03 	teq	r2, r3
 8000b8a:	d03f      	beq.n	8000c0c <__addsf3+0xd8>
 8000b8c:	f1a2 0201 	sub.w	r2, r2, #1
 8000b90:	fa41 fc03 	asr.w	ip, r1, r3
 8000b94:	eb10 000c 	adds.w	r0, r0, ip
 8000b98:	f1c3 0320 	rsb	r3, r3, #32
 8000b9c:	fa01 f103 	lsl.w	r1, r1, r3
 8000ba0:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 8000ba4:	d502      	bpl.n	8000bac <__addsf3+0x78>
 8000ba6:	4249      	negs	r1, r1
 8000ba8:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 8000bac:	f5b0 0f00 	cmp.w	r0, #8388608	; 0x800000
 8000bb0:	d313      	bcc.n	8000bda <__addsf3+0xa6>
 8000bb2:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 8000bb6:	d306      	bcc.n	8000bc6 <__addsf3+0x92>
 8000bb8:	0840      	lsrs	r0, r0, #1
 8000bba:	ea4f 0131 	mov.w	r1, r1, rrx
 8000bbe:	f102 0201 	add.w	r2, r2, #1
 8000bc2:	2afe      	cmp	r2, #254	; 0xfe
 8000bc4:	d251      	bcs.n	8000c6a <__addsf3+0x136>
 8000bc6:	f1b1 4f00 	cmp.w	r1, #2147483648	; 0x80000000
 8000bca:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000bce:	bf08      	it	eq
 8000bd0:	f020 0001 	biceq.w	r0, r0, #1
 8000bd4:	ea40 0003 	orr.w	r0, r0, r3
 8000bd8:	4770      	bx	lr
 8000bda:	0049      	lsls	r1, r1, #1
 8000bdc:	eb40 0000 	adc.w	r0, r0, r0
 8000be0:	3a01      	subs	r2, #1
 8000be2:	bf28      	it	cs
 8000be4:	f5b0 0f00 	cmpcs.w	r0, #8388608	; 0x800000
 8000be8:	d2ed      	bcs.n	8000bc6 <__addsf3+0x92>
 8000bea:	fab0 fc80 	clz	ip, r0
 8000bee:	f1ac 0c08 	sub.w	ip, ip, #8
 8000bf2:	ebb2 020c 	subs.w	r2, r2, ip
 8000bf6:	fa00 f00c 	lsl.w	r0, r0, ip
 8000bfa:	bfaa      	itet	ge
 8000bfc:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 8000c00:	4252      	neglt	r2, r2
 8000c02:	4318      	orrge	r0, r3
 8000c04:	bfbc      	itt	lt
 8000c06:	40d0      	lsrlt	r0, r2
 8000c08:	4318      	orrlt	r0, r3
 8000c0a:	4770      	bx	lr
 8000c0c:	f092 0f00 	teq	r2, #0
 8000c10:	f481 0100 	eor.w	r1, r1, #8388608	; 0x800000
 8000c14:	bf06      	itte	eq
 8000c16:	f480 0000 	eoreq.w	r0, r0, #8388608	; 0x800000
 8000c1a:	3201      	addeq	r2, #1
 8000c1c:	3b01      	subne	r3, #1
 8000c1e:	e7b5      	b.n	8000b8c <__addsf3+0x58>
 8000c20:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000c24:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000c28:	bf18      	it	ne
 8000c2a:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000c2e:	d021      	beq.n	8000c74 <__addsf3+0x140>
 8000c30:	ea92 0f03 	teq	r2, r3
 8000c34:	d004      	beq.n	8000c40 <__addsf3+0x10c>
 8000c36:	f092 0f00 	teq	r2, #0
 8000c3a:	bf08      	it	eq
 8000c3c:	4608      	moveq	r0, r1
 8000c3e:	4770      	bx	lr
 8000c40:	ea90 0f01 	teq	r0, r1
 8000c44:	bf1c      	itt	ne
 8000c46:	2000      	movne	r0, #0
 8000c48:	4770      	bxne	lr
 8000c4a:	f012 4f7f 	tst.w	r2, #4278190080	; 0xff000000
 8000c4e:	d104      	bne.n	8000c5a <__addsf3+0x126>
 8000c50:	0040      	lsls	r0, r0, #1
 8000c52:	bf28      	it	cs
 8000c54:	f040 4000 	orrcs.w	r0, r0, #2147483648	; 0x80000000
 8000c58:	4770      	bx	lr
 8000c5a:	f112 7200 	adds.w	r2, r2, #33554432	; 0x2000000
 8000c5e:	bf3c      	itt	cc
 8000c60:	f500 0000 	addcc.w	r0, r0, #8388608	; 0x800000
 8000c64:	4770      	bxcc	lr
 8000c66:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 8000c6a:	f043 40fe 	orr.w	r0, r3, #2130706432	; 0x7f000000
 8000c6e:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000c72:	4770      	bx	lr
 8000c74:	ea7f 6222 	mvns.w	r2, r2, asr #24
 8000c78:	bf16      	itet	ne
 8000c7a:	4608      	movne	r0, r1
 8000c7c:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 8000c80:	4601      	movne	r1, r0
 8000c82:	0242      	lsls	r2, r0, #9
 8000c84:	bf06      	itte	eq
 8000c86:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 8000c8a:	ea90 0f01 	teqeq	r0, r1
 8000c8e:	f440 0080 	orrne.w	r0, r0, #4194304	; 0x400000
 8000c92:	4770      	bx	lr

08000c94 <__aeabi_ui2f>:
 8000c94:	f04f 0300 	mov.w	r3, #0
 8000c98:	e004      	b.n	8000ca4 <__aeabi_i2f+0x8>
 8000c9a:	bf00      	nop

08000c9c <__aeabi_i2f>:
 8000c9c:	f010 4300 	ands.w	r3, r0, #2147483648	; 0x80000000
 8000ca0:	bf48      	it	mi
 8000ca2:	4240      	negmi	r0, r0
 8000ca4:	ea5f 0c00 	movs.w	ip, r0
 8000ca8:	bf08      	it	eq
 8000caa:	4770      	bxeq	lr
 8000cac:	f043 4396 	orr.w	r3, r3, #1258291200	; 0x4b000000
 8000cb0:	4601      	mov	r1, r0
 8000cb2:	f04f 0000 	mov.w	r0, #0
 8000cb6:	e01c      	b.n	8000cf2 <__aeabi_l2f+0x2a>

08000cb8 <__aeabi_ul2f>:
 8000cb8:	ea50 0201 	orrs.w	r2, r0, r1
 8000cbc:	bf08      	it	eq
 8000cbe:	4770      	bxeq	lr
 8000cc0:	f04f 0300 	mov.w	r3, #0
 8000cc4:	e00a      	b.n	8000cdc <__aeabi_l2f+0x14>
 8000cc6:	bf00      	nop

08000cc8 <__aeabi_l2f>:
 8000cc8:	ea50 0201 	orrs.w	r2, r0, r1
 8000ccc:	bf08      	it	eq
 8000cce:	4770      	bxeq	lr
 8000cd0:	f011 4300 	ands.w	r3, r1, #2147483648	; 0x80000000
 8000cd4:	d502      	bpl.n	8000cdc <__aeabi_l2f+0x14>
 8000cd6:	4240      	negs	r0, r0
 8000cd8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000cdc:	ea5f 0c01 	movs.w	ip, r1
 8000ce0:	bf02      	ittt	eq
 8000ce2:	4684      	moveq	ip, r0
 8000ce4:	4601      	moveq	r1, r0
 8000ce6:	2000      	moveq	r0, #0
 8000ce8:	f043 43b6 	orr.w	r3, r3, #1526726656	; 0x5b000000
 8000cec:	bf08      	it	eq
 8000cee:	f1a3 5380 	subeq.w	r3, r3, #268435456	; 0x10000000
 8000cf2:	f5a3 0300 	sub.w	r3, r3, #8388608	; 0x800000
 8000cf6:	fabc f28c 	clz	r2, ip
 8000cfa:	3a08      	subs	r2, #8
 8000cfc:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 8000d00:	db10      	blt.n	8000d24 <__aeabi_l2f+0x5c>
 8000d02:	fa01 fc02 	lsl.w	ip, r1, r2
 8000d06:	4463      	add	r3, ip
 8000d08:	fa00 fc02 	lsl.w	ip, r0, r2
 8000d0c:	f1c2 0220 	rsb	r2, r2, #32
 8000d10:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 8000d14:	fa20 f202 	lsr.w	r2, r0, r2
 8000d18:	eb43 0002 	adc.w	r0, r3, r2
 8000d1c:	bf08      	it	eq
 8000d1e:	f020 0001 	biceq.w	r0, r0, #1
 8000d22:	4770      	bx	lr
 8000d24:	f102 0220 	add.w	r2, r2, #32
 8000d28:	fa01 fc02 	lsl.w	ip, r1, r2
 8000d2c:	f1c2 0220 	rsb	r2, r2, #32
 8000d30:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 8000d34:	fa21 f202 	lsr.w	r2, r1, r2
 8000d38:	eb43 0002 	adc.w	r0, r3, r2
 8000d3c:	bf08      	it	eq
 8000d3e:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000d42:	4770      	bx	lr

08000d44 <__aeabi_fmul>:
 8000d44:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000d48:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000d4c:	bf1e      	ittt	ne
 8000d4e:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000d52:	ea92 0f0c 	teqne	r2, ip
 8000d56:	ea93 0f0c 	teqne	r3, ip
 8000d5a:	d06f      	beq.n	8000e3c <__aeabi_fmul+0xf8>
 8000d5c:	441a      	add	r2, r3
 8000d5e:	ea80 0c01 	eor.w	ip, r0, r1
 8000d62:	0240      	lsls	r0, r0, #9
 8000d64:	bf18      	it	ne
 8000d66:	ea5f 2141 	movsne.w	r1, r1, lsl #9
 8000d6a:	d01e      	beq.n	8000daa <__aeabi_fmul+0x66>
 8000d6c:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8000d70:	ea43 1050 	orr.w	r0, r3, r0, lsr #5
 8000d74:	ea43 1151 	orr.w	r1, r3, r1, lsr #5
 8000d78:	fba0 3101 	umull	r3, r1, r0, r1
 8000d7c:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
 8000d80:	f5b1 0f00 	cmp.w	r1, #8388608	; 0x800000
 8000d84:	bf3e      	ittt	cc
 8000d86:	0049      	lslcc	r1, r1, #1
 8000d88:	ea41 71d3 	orrcc.w	r1, r1, r3, lsr #31
 8000d8c:	005b      	lslcc	r3, r3, #1
 8000d8e:	ea40 0001 	orr.w	r0, r0, r1
 8000d92:	f162 027f 	sbc.w	r2, r2, #127	; 0x7f
 8000d96:	2afd      	cmp	r2, #253	; 0xfd
 8000d98:	d81d      	bhi.n	8000dd6 <__aeabi_fmul+0x92>
 8000d9a:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8000d9e:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000da2:	bf08      	it	eq
 8000da4:	f020 0001 	biceq.w	r0, r0, #1
 8000da8:	4770      	bx	lr
 8000daa:	f090 0f00 	teq	r0, #0
 8000dae:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
 8000db2:	bf08      	it	eq
 8000db4:	0249      	lsleq	r1, r1, #9
 8000db6:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000dba:	ea40 2051 	orr.w	r0, r0, r1, lsr #9
 8000dbe:	3a7f      	subs	r2, #127	; 0x7f
 8000dc0:	bfc2      	ittt	gt
 8000dc2:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
 8000dc6:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000dca:	4770      	bxgt	lr
 8000dcc:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000dd0:	f04f 0300 	mov.w	r3, #0
 8000dd4:	3a01      	subs	r2, #1
 8000dd6:	dc5d      	bgt.n	8000e94 <__aeabi_fmul+0x150>
 8000dd8:	f112 0f19 	cmn.w	r2, #25
 8000ddc:	bfdc      	itt	le
 8000dde:	f000 4000 	andle.w	r0, r0, #2147483648	; 0x80000000
 8000de2:	4770      	bxle	lr
 8000de4:	f1c2 0200 	rsb	r2, r2, #0
 8000de8:	0041      	lsls	r1, r0, #1
 8000dea:	fa21 f102 	lsr.w	r1, r1, r2
 8000dee:	f1c2 0220 	rsb	r2, r2, #32
 8000df2:	fa00 fc02 	lsl.w	ip, r0, r2
 8000df6:	ea5f 0031 	movs.w	r0, r1, rrx
 8000dfa:	f140 0000 	adc.w	r0, r0, #0
 8000dfe:	ea53 034c 	orrs.w	r3, r3, ip, lsl #1
 8000e02:	bf08      	it	eq
 8000e04:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000e08:	4770      	bx	lr
 8000e0a:	f092 0f00 	teq	r2, #0
 8000e0e:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
 8000e12:	bf02      	ittt	eq
 8000e14:	0040      	lsleq	r0, r0, #1
 8000e16:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
 8000e1a:	3a01      	subeq	r2, #1
 8000e1c:	d0f9      	beq.n	8000e12 <__aeabi_fmul+0xce>
 8000e1e:	ea40 000c 	orr.w	r0, r0, ip
 8000e22:	f093 0f00 	teq	r3, #0
 8000e26:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000e2a:	bf02      	ittt	eq
 8000e2c:	0049      	lsleq	r1, r1, #1
 8000e2e:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
 8000e32:	3b01      	subeq	r3, #1
 8000e34:	d0f9      	beq.n	8000e2a <__aeabi_fmul+0xe6>
 8000e36:	ea41 010c 	orr.w	r1, r1, ip
 8000e3a:	e78f      	b.n	8000d5c <__aeabi_fmul+0x18>
 8000e3c:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000e40:	ea92 0f0c 	teq	r2, ip
 8000e44:	bf18      	it	ne
 8000e46:	ea93 0f0c 	teqne	r3, ip
 8000e4a:	d00a      	beq.n	8000e62 <__aeabi_fmul+0x11e>
 8000e4c:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
 8000e50:	bf18      	it	ne
 8000e52:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
 8000e56:	d1d8      	bne.n	8000e0a <__aeabi_fmul+0xc6>
 8000e58:	ea80 0001 	eor.w	r0, r0, r1
 8000e5c:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 8000e60:	4770      	bx	lr
 8000e62:	f090 0f00 	teq	r0, #0
 8000e66:	bf17      	itett	ne
 8000e68:	f090 4f00 	teqne	r0, #2147483648	; 0x80000000
 8000e6c:	4608      	moveq	r0, r1
 8000e6e:	f091 0f00 	teqne	r1, #0
 8000e72:	f091 4f00 	teqne	r1, #2147483648	; 0x80000000
 8000e76:	d014      	beq.n	8000ea2 <__aeabi_fmul+0x15e>
 8000e78:	ea92 0f0c 	teq	r2, ip
 8000e7c:	d101      	bne.n	8000e82 <__aeabi_fmul+0x13e>
 8000e7e:	0242      	lsls	r2, r0, #9
 8000e80:	d10f      	bne.n	8000ea2 <__aeabi_fmul+0x15e>
 8000e82:	ea93 0f0c 	teq	r3, ip
 8000e86:	d103      	bne.n	8000e90 <__aeabi_fmul+0x14c>
 8000e88:	024b      	lsls	r3, r1, #9
 8000e8a:	bf18      	it	ne
 8000e8c:	4608      	movne	r0, r1
 8000e8e:	d108      	bne.n	8000ea2 <__aeabi_fmul+0x15e>
 8000e90:	ea80 0001 	eor.w	r0, r0, r1
 8000e94:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 8000e98:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000e9c:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000ea0:	4770      	bx	lr
 8000ea2:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000ea6:	f440 0040 	orr.w	r0, r0, #12582912	; 0xc00000
 8000eaa:	4770      	bx	lr

08000eac <__aeabi_fdiv>:
 8000eac:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000eb0:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000eb4:	bf1e      	ittt	ne
 8000eb6:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000eba:	ea92 0f0c 	teqne	r2, ip
 8000ebe:	ea93 0f0c 	teqne	r3, ip
 8000ec2:	d069      	beq.n	8000f98 <__aeabi_fdiv+0xec>
 8000ec4:	eba2 0203 	sub.w	r2, r2, r3
 8000ec8:	ea80 0c01 	eor.w	ip, r0, r1
 8000ecc:	0249      	lsls	r1, r1, #9
 8000ece:	ea4f 2040 	mov.w	r0, r0, lsl #9
 8000ed2:	d037      	beq.n	8000f44 <__aeabi_fdiv+0x98>
 8000ed4:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 8000ed8:	ea43 1111 	orr.w	r1, r3, r1, lsr #4
 8000edc:	ea43 1310 	orr.w	r3, r3, r0, lsr #4
 8000ee0:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
 8000ee4:	428b      	cmp	r3, r1
 8000ee6:	bf38      	it	cc
 8000ee8:	005b      	lslcc	r3, r3, #1
 8000eea:	f142 027d 	adc.w	r2, r2, #125	; 0x7d
 8000eee:	f44f 0c00 	mov.w	ip, #8388608	; 0x800000
 8000ef2:	428b      	cmp	r3, r1
 8000ef4:	bf24      	itt	cs
 8000ef6:	1a5b      	subcs	r3, r3, r1
 8000ef8:	ea40 000c 	orrcs.w	r0, r0, ip
 8000efc:	ebb3 0f51 	cmp.w	r3, r1, lsr #1
 8000f00:	bf24      	itt	cs
 8000f02:	eba3 0351 	subcs.w	r3, r3, r1, lsr #1
 8000f06:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000f0a:	ebb3 0f91 	cmp.w	r3, r1, lsr #2
 8000f0e:	bf24      	itt	cs
 8000f10:	eba3 0391 	subcs.w	r3, r3, r1, lsr #2
 8000f14:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000f18:	ebb3 0fd1 	cmp.w	r3, r1, lsr #3
 8000f1c:	bf24      	itt	cs
 8000f1e:	eba3 03d1 	subcs.w	r3, r3, r1, lsr #3
 8000f22:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000f26:	011b      	lsls	r3, r3, #4
 8000f28:	bf18      	it	ne
 8000f2a:	ea5f 1c1c 	movsne.w	ip, ip, lsr #4
 8000f2e:	d1e0      	bne.n	8000ef2 <__aeabi_fdiv+0x46>
 8000f30:	2afd      	cmp	r2, #253	; 0xfd
 8000f32:	f63f af50 	bhi.w	8000dd6 <__aeabi_fmul+0x92>
 8000f36:	428b      	cmp	r3, r1
 8000f38:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000f3c:	bf08      	it	eq
 8000f3e:	f020 0001 	biceq.w	r0, r0, #1
 8000f42:	4770      	bx	lr
 8000f44:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
 8000f48:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000f4c:	327f      	adds	r2, #127	; 0x7f
 8000f4e:	bfc2      	ittt	gt
 8000f50:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
 8000f54:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000f58:	4770      	bxgt	lr
 8000f5a:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000f5e:	f04f 0300 	mov.w	r3, #0
 8000f62:	3a01      	subs	r2, #1
 8000f64:	e737      	b.n	8000dd6 <__aeabi_fmul+0x92>
 8000f66:	f092 0f00 	teq	r2, #0
 8000f6a:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
 8000f6e:	bf02      	ittt	eq
 8000f70:	0040      	lsleq	r0, r0, #1
 8000f72:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
 8000f76:	3a01      	subeq	r2, #1
 8000f78:	d0f9      	beq.n	8000f6e <__aeabi_fdiv+0xc2>
 8000f7a:	ea40 000c 	orr.w	r0, r0, ip
 8000f7e:	f093 0f00 	teq	r3, #0
 8000f82:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000f86:	bf02      	ittt	eq
 8000f88:	0049      	lsleq	r1, r1, #1
 8000f8a:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
 8000f8e:	3b01      	subeq	r3, #1
 8000f90:	d0f9      	beq.n	8000f86 <__aeabi_fdiv+0xda>
 8000f92:	ea41 010c 	orr.w	r1, r1, ip
 8000f96:	e795      	b.n	8000ec4 <__aeabi_fdiv+0x18>
 8000f98:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000f9c:	ea92 0f0c 	teq	r2, ip
 8000fa0:	d108      	bne.n	8000fb4 <__aeabi_fdiv+0x108>
 8000fa2:	0242      	lsls	r2, r0, #9
 8000fa4:	f47f af7d 	bne.w	8000ea2 <__aeabi_fmul+0x15e>
 8000fa8:	ea93 0f0c 	teq	r3, ip
 8000fac:	f47f af70 	bne.w	8000e90 <__aeabi_fmul+0x14c>
 8000fb0:	4608      	mov	r0, r1
 8000fb2:	e776      	b.n	8000ea2 <__aeabi_fmul+0x15e>
 8000fb4:	ea93 0f0c 	teq	r3, ip
 8000fb8:	d104      	bne.n	8000fc4 <__aeabi_fdiv+0x118>
 8000fba:	024b      	lsls	r3, r1, #9
 8000fbc:	f43f af4c 	beq.w	8000e58 <__aeabi_fmul+0x114>
 8000fc0:	4608      	mov	r0, r1
 8000fc2:	e76e      	b.n	8000ea2 <__aeabi_fmul+0x15e>
 8000fc4:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
 8000fc8:	bf18      	it	ne
 8000fca:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
 8000fce:	d1ca      	bne.n	8000f66 <__aeabi_fdiv+0xba>
 8000fd0:	f030 4200 	bics.w	r2, r0, #2147483648	; 0x80000000
 8000fd4:	f47f af5c 	bne.w	8000e90 <__aeabi_fmul+0x14c>
 8000fd8:	f031 4300 	bics.w	r3, r1, #2147483648	; 0x80000000
 8000fdc:	f47f af3c 	bne.w	8000e58 <__aeabi_fmul+0x114>
 8000fe0:	e75f      	b.n	8000ea2 <__aeabi_fmul+0x15e>
 8000fe2:	bf00      	nop

08000fe4 <__gesf2>:
 8000fe4:	f04f 3cff 	mov.w	ip, #4294967295
 8000fe8:	e006      	b.n	8000ff8 <__cmpsf2+0x4>
 8000fea:	bf00      	nop

08000fec <__lesf2>:
 8000fec:	f04f 0c01 	mov.w	ip, #1
 8000ff0:	e002      	b.n	8000ff8 <__cmpsf2+0x4>
 8000ff2:	bf00      	nop

08000ff4 <__cmpsf2>:
 8000ff4:	f04f 0c01 	mov.w	ip, #1
 8000ff8:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000ffc:	ea4f 0240 	mov.w	r2, r0, lsl #1
 8001000:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8001004:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8001008:	bf18      	it	ne
 800100a:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 800100e:	d011      	beq.n	8001034 <__cmpsf2+0x40>
 8001010:	b001      	add	sp, #4
 8001012:	ea52 0c53 	orrs.w	ip, r2, r3, lsr #1
 8001016:	bf18      	it	ne
 8001018:	ea90 0f01 	teqne	r0, r1
 800101c:	bf58      	it	pl
 800101e:	ebb2 0003 	subspl.w	r0, r2, r3
 8001022:	bf88      	it	hi
 8001024:	17c8      	asrhi	r0, r1, #31
 8001026:	bf38      	it	cc
 8001028:	ea6f 70e1 	mvncc.w	r0, r1, asr #31
 800102c:	bf18      	it	ne
 800102e:	f040 0001 	orrne.w	r0, r0, #1
 8001032:	4770      	bx	lr
 8001034:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8001038:	d102      	bne.n	8001040 <__cmpsf2+0x4c>
 800103a:	ea5f 2c40 	movs.w	ip, r0, lsl #9
 800103e:	d105      	bne.n	800104c <__cmpsf2+0x58>
 8001040:	ea7f 6c23 	mvns.w	ip, r3, asr #24
 8001044:	d1e4      	bne.n	8001010 <__cmpsf2+0x1c>
 8001046:	ea5f 2c41 	movs.w	ip, r1, lsl #9
 800104a:	d0e1      	beq.n	8001010 <__cmpsf2+0x1c>
 800104c:	f85d 0b04 	ldr.w	r0, [sp], #4
 8001050:	4770      	bx	lr
 8001052:	bf00      	nop

08001054 <__aeabi_cfrcmple>:
 8001054:	4684      	mov	ip, r0
 8001056:	4608      	mov	r0, r1
 8001058:	4661      	mov	r1, ip
 800105a:	e7ff      	b.n	800105c <__aeabi_cfcmpeq>

0800105c <__aeabi_cfcmpeq>:
 800105c:	b50f      	push	{r0, r1, r2, r3, lr}
 800105e:	f7ff ffc9 	bl	8000ff4 <__cmpsf2>
 8001062:	2800      	cmp	r0, #0
 8001064:	bf48      	it	mi
 8001066:	f110 0f00 	cmnmi.w	r0, #0
 800106a:	bd0f      	pop	{r0, r1, r2, r3, pc}

0800106c <__aeabi_fcmpeq>:
 800106c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8001070:	f7ff fff4 	bl	800105c <__aeabi_cfcmpeq>
 8001074:	bf0c      	ite	eq
 8001076:	2001      	moveq	r0, #1
 8001078:	2000      	movne	r0, #0
 800107a:	f85d fb08 	ldr.w	pc, [sp], #8
 800107e:	bf00      	nop

08001080 <__aeabi_fcmplt>:
 8001080:	f84d ed08 	str.w	lr, [sp, #-8]!
 8001084:	f7ff ffea 	bl	800105c <__aeabi_cfcmpeq>
 8001088:	bf34      	ite	cc
 800108a:	2001      	movcc	r0, #1
 800108c:	2000      	movcs	r0, #0
 800108e:	f85d fb08 	ldr.w	pc, [sp], #8
 8001092:	bf00      	nop

08001094 <__aeabi_fcmple>:
 8001094:	f84d ed08 	str.w	lr, [sp, #-8]!
 8001098:	f7ff ffe0 	bl	800105c <__aeabi_cfcmpeq>
 800109c:	bf94      	ite	ls
 800109e:	2001      	movls	r0, #1
 80010a0:	2000      	movhi	r0, #0
 80010a2:	f85d fb08 	ldr.w	pc, [sp], #8
 80010a6:	bf00      	nop

080010a8 <__aeabi_fcmpge>:
 80010a8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80010ac:	f7ff ffd2 	bl	8001054 <__aeabi_cfrcmple>
 80010b0:	bf94      	ite	ls
 80010b2:	2001      	movls	r0, #1
 80010b4:	2000      	movhi	r0, #0
 80010b6:	f85d fb08 	ldr.w	pc, [sp], #8
 80010ba:	bf00      	nop

080010bc <__aeabi_fcmpgt>:
 80010bc:	f84d ed08 	str.w	lr, [sp, #-8]!
 80010c0:	f7ff ffc8 	bl	8001054 <__aeabi_cfrcmple>
 80010c4:	bf34      	ite	cc
 80010c6:	2001      	movcc	r0, #1
 80010c8:	2000      	movcs	r0, #0
 80010ca:	f85d fb08 	ldr.w	pc, [sp], #8
 80010ce:	bf00      	nop

080010d0 <__aeabi_f2iz>:
 80010d0:	ea4f 0240 	mov.w	r2, r0, lsl #1
 80010d4:	f1b2 4ffe 	cmp.w	r2, #2130706432	; 0x7f000000
 80010d8:	d30f      	bcc.n	80010fa <__aeabi_f2iz+0x2a>
 80010da:	f04f 039e 	mov.w	r3, #158	; 0x9e
 80010de:	ebb3 6212 	subs.w	r2, r3, r2, lsr #24
 80010e2:	d90d      	bls.n	8001100 <__aeabi_f2iz+0x30>
 80010e4:	ea4f 2300 	mov.w	r3, r0, lsl #8
 80010e8:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 80010ec:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
 80010f0:	fa23 f002 	lsr.w	r0, r3, r2
 80010f4:	bf18      	it	ne
 80010f6:	4240      	negne	r0, r0
 80010f8:	4770      	bx	lr
 80010fa:	f04f 0000 	mov.w	r0, #0
 80010fe:	4770      	bx	lr
 8001100:	f112 0f61 	cmn.w	r2, #97	; 0x61
 8001104:	d101      	bne.n	800110a <__aeabi_f2iz+0x3a>
 8001106:	0242      	lsls	r2, r0, #9
 8001108:	d105      	bne.n	8001116 <__aeabi_f2iz+0x46>
 800110a:	f010 4000 	ands.w	r0, r0, #2147483648	; 0x80000000
 800110e:	bf08      	it	eq
 8001110:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8001114:	4770      	bx	lr
 8001116:	f04f 0000 	mov.w	r0, #0
 800111a:	4770      	bx	lr

0800111c <__aeabi_f2uiz>:
 800111c:	0042      	lsls	r2, r0, #1
 800111e:	d20e      	bcs.n	800113e <__aeabi_f2uiz+0x22>
 8001120:	f1b2 4ffe 	cmp.w	r2, #2130706432	; 0x7f000000
 8001124:	d30b      	bcc.n	800113e <__aeabi_f2uiz+0x22>
 8001126:	f04f 039e 	mov.w	r3, #158	; 0x9e
 800112a:	ebb3 6212 	subs.w	r2, r3, r2, lsr #24
 800112e:	d409      	bmi.n	8001144 <__aeabi_f2uiz+0x28>
 8001130:	ea4f 2300 	mov.w	r3, r0, lsl #8
 8001134:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8001138:	fa23 f002 	lsr.w	r0, r3, r2
 800113c:	4770      	bx	lr
 800113e:	f04f 0000 	mov.w	r0, #0
 8001142:	4770      	bx	lr
 8001144:	f112 0f61 	cmn.w	r2, #97	; 0x61
 8001148:	d101      	bne.n	800114e <__aeabi_f2uiz+0x32>
 800114a:	0242      	lsls	r2, r0, #9
 800114c:	d102      	bne.n	8001154 <__aeabi_f2uiz+0x38>
 800114e:	f04f 30ff 	mov.w	r0, #4294967295
 8001152:	4770      	bx	lr
 8001154:	f04f 0000 	mov.w	r0, #0
 8001158:	4770      	bx	lr
 800115a:	bf00      	nop
 800115c:	0000      	movs	r0, r0
	...

08001160 <drive_motor_speed>:

/*
 *	Fuction: drive_left_motor_speed
 *	uint16_t speed_rps: Speed in rad/s - can be negative
 */
void drive_motor_speed(motor_t *motor, float speed_rps) {
 8001160:	b590      	push	{r4, r7, lr}
 8001162:	b087      	sub	sp, #28
 8001164:	af00      	add	r7, sp, #0
 8001166:	6078      	str	r0, [r7, #4]
 8001168:	6039      	str	r1, [r7, #0]
	if (speed_rps == 0) {
 800116a:	f04f 0100 	mov.w	r1, #0
 800116e:	6838      	ldr	r0, [r7, #0]
 8001170:	f7ff ff7c 	bl	800106c <__aeabi_fcmpeq>
 8001174:	4603      	mov	r3, r0
 8001176:	2b00      	cmp	r3, #0
 8001178:	d002      	beq.n	8001180 <drive_motor_speed+0x20>
		stop_motor(motor);
 800117a:	6878      	ldr	r0, [r7, #4]
 800117c:	f000 f8dc 	bl	8001338 <stop_motor>
	}
	// Clamp input to reasonable bounds
	if (speed_rps > MAX_MOTOR_SPEED)
 8001180:	6838      	ldr	r0, [r7, #0]
 8001182:	f7ff f951 	bl	8000428 <__aeabi_f2d>
 8001186:	a35e      	add	r3, pc, #376	; (adr r3, 8001300 <drive_motor_speed+0x1a0>)
 8001188:	e9d3 2300 	ldrd	r2, r3, [r3]
 800118c:	f7ff fc34 	bl	80009f8 <__aeabi_dcmpgt>
 8001190:	4603      	mov	r3, r0
 8001192:	2b00      	cmp	r3, #0
 8001194:	d002      	beq.n	800119c <drive_motor_speed+0x3c>
		speed_rps = MAX_MOTOR_SPEED;
 8001196:	4b62      	ldr	r3, [pc, #392]	; (8001320 <drive_motor_speed+0x1c0>)
 8001198:	603b      	str	r3, [r7, #0]
 800119a:	e038      	b.n	800120e <drive_motor_speed+0xae>
	else if (speed_rps < MIN_MOTOR_SPEED && speed_rps > 0)
 800119c:	6838      	ldr	r0, [r7, #0]
 800119e:	f7ff f943 	bl	8000428 <__aeabi_f2d>
 80011a2:	a359      	add	r3, pc, #356	; (adr r3, 8001308 <drive_motor_speed+0x1a8>)
 80011a4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80011a8:	f7ff fc08 	bl	80009bc <__aeabi_dcmplt>
 80011ac:	4603      	mov	r3, r0
 80011ae:	2b00      	cmp	r3, #0
 80011b0:	d00a      	beq.n	80011c8 <drive_motor_speed+0x68>
 80011b2:	f04f 0100 	mov.w	r1, #0
 80011b6:	6838      	ldr	r0, [r7, #0]
 80011b8:	f7ff ff80 	bl	80010bc <__aeabi_fcmpgt>
 80011bc:	4603      	mov	r3, r0
 80011be:	2b00      	cmp	r3, #0
 80011c0:	d002      	beq.n	80011c8 <drive_motor_speed+0x68>
		speed_rps = MIN_MOTOR_SPEED;
 80011c2:	4b58      	ldr	r3, [pc, #352]	; (8001324 <drive_motor_speed+0x1c4>)
 80011c4:	603b      	str	r3, [r7, #0]
 80011c6:	e022      	b.n	800120e <drive_motor_speed+0xae>
	else if (speed_rps < 0 && speed_rps > -MIN_MOTOR_SPEED)
 80011c8:	f04f 0100 	mov.w	r1, #0
 80011cc:	6838      	ldr	r0, [r7, #0]
 80011ce:	f7ff ff57 	bl	8001080 <__aeabi_fcmplt>
 80011d2:	4603      	mov	r3, r0
 80011d4:	2b00      	cmp	r3, #0
 80011d6:	d00d      	beq.n	80011f4 <drive_motor_speed+0x94>
 80011d8:	6838      	ldr	r0, [r7, #0]
 80011da:	f7ff f925 	bl	8000428 <__aeabi_f2d>
 80011de:	a34c      	add	r3, pc, #304	; (adr r3, 8001310 <drive_motor_speed+0x1b0>)
 80011e0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80011e4:	f7ff fc08 	bl	80009f8 <__aeabi_dcmpgt>
 80011e8:	4603      	mov	r3, r0
 80011ea:	2b00      	cmp	r3, #0
 80011ec:	d002      	beq.n	80011f4 <drive_motor_speed+0x94>
		speed_rps = -MIN_MOTOR_SPEED;
 80011ee:	4b4e      	ldr	r3, [pc, #312]	; (8001328 <drive_motor_speed+0x1c8>)
 80011f0:	603b      	str	r3, [r7, #0]
 80011f2:	e00c      	b.n	800120e <drive_motor_speed+0xae>
	else if (speed_rps < -MAX_MOTOR_SPEED)
 80011f4:	6838      	ldr	r0, [r7, #0]
 80011f6:	f7ff f917 	bl	8000428 <__aeabi_f2d>
 80011fa:	a347      	add	r3, pc, #284	; (adr r3, 8001318 <drive_motor_speed+0x1b8>)
 80011fc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001200:	f7ff fbdc 	bl	80009bc <__aeabi_dcmplt>
 8001204:	4603      	mov	r3, r0
 8001206:	2b00      	cmp	r3, #0
 8001208:	d001      	beq.n	800120e <drive_motor_speed+0xae>
		speed_rps = -MAX_MOTOR_SPEED;
 800120a:	4b48      	ldr	r3, [pc, #288]	; (800132c <drive_motor_speed+0x1cc>)
 800120c:	603b      	str	r3, [r7, #0]

	uint8_t direction;
	if (speed_rps < 0)
 800120e:	f04f 0100 	mov.w	r1, #0
 8001212:	6838      	ldr	r0, [r7, #0]
 8001214:	f7ff ff34 	bl	8001080 <__aeabi_fcmplt>
 8001218:	4603      	mov	r3, r0
 800121a:	2b00      	cmp	r3, #0
 800121c:	d002      	beq.n	8001224 <drive_motor_speed+0xc4>
		direction = 0;
 800121e:	2300      	movs	r3, #0
 8001220:	75fb      	strb	r3, [r7, #23]
 8001222:	e001      	b.n	8001228 <drive_motor_speed+0xc8>
	else
		direction = 1;
 8001224:	2301      	movs	r3, #1
 8001226:	75fb      	strb	r3, [r7, #23]

	// Update current motor rate
	motor->rate_rps = speed_rps;
 8001228:	687b      	ldr	r3, [r7, #4]
 800122a:	683a      	ldr	r2, [r7, #0]
 800122c:	60da      	str	r2, [r3, #12]

	// PWM frequency = (core clock / prescalar * period)
	HAL_GPIO_WritePin(motor->dir_pin_port, motor->dir_pin, direction);
 800122e:	687b      	ldr	r3, [r7, #4]
 8001230:	6858      	ldr	r0, [r3, #4]
 8001232:	687b      	ldr	r3, [r7, #4]
 8001234:	891b      	ldrh	r3, [r3, #8]
 8001236:	7dfa      	ldrb	r2, [r7, #23]
 8001238:	4619      	mov	r1, r3
 800123a:	f001 f91d 	bl	8002478 <HAL_GPIO_WritePin>
	float speed_ticks_per_s = (abs((int) speed_rps) / (2.0 * M_PI)) * STEPS_PER_REV; // This is the same as the counter freq
 800123e:	6838      	ldr	r0, [r7, #0]
 8001240:	f7ff ff46 	bl	80010d0 <__aeabi_f2iz>
 8001244:	4603      	mov	r3, r0
 8001246:	2b00      	cmp	r3, #0
 8001248:	bfb8      	it	lt
 800124a:	425b      	neglt	r3, r3
 800124c:	4618      	mov	r0, r3
 800124e:	f7ff f8d9 	bl	8000404 <__aeabi_i2d>
 8001252:	a32d      	add	r3, pc, #180	; (adr r3, 8001308 <drive_motor_speed+0x1a8>)
 8001254:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001258:	f7ff fa68 	bl	800072c <__aeabi_ddiv>
 800125c:	4602      	mov	r2, r0
 800125e:	460b      	mov	r3, r1
 8001260:	4610      	mov	r0, r2
 8001262:	4619      	mov	r1, r3
 8001264:	f04f 0200 	mov.w	r2, #0
 8001268:	4b31      	ldr	r3, [pc, #196]	; (8001330 <drive_motor_speed+0x1d0>)
 800126a:	f7ff f935 	bl	80004d8 <__aeabi_dmul>
 800126e:	4602      	mov	r2, r0
 8001270:	460b      	mov	r3, r1
 8001272:	4610      	mov	r0, r2
 8001274:	4619      	mov	r1, r3
 8001276:	f7ff fc07 	bl	8000a88 <__aeabi_d2f>
 800127a:	4603      	mov	r3, r0
 800127c:	613b      	str	r3, [r7, #16]
	const int Clock_frequency = 36E6;	// 72MHz
 800127e:	4b2d      	ldr	r3, [pc, #180]	; (8001334 <drive_motor_speed+0x1d4>)
 8001280:	60fb      	str	r3, [r7, #12]
	// Set timer frequency
	motor->motor_timer->Init.Prescaler = 2;
 8001282:	687b      	ldr	r3, [r7, #4]
 8001284:	681b      	ldr	r3, [r3, #0]
 8001286:	2202      	movs	r2, #2
 8001288:	605a      	str	r2, [r3, #4]
	motor->motor_timer->Init.Period = (Clock_frequency / (motor->motor_timer->Init.Prescaler + 1)) / speed_ticks_per_s - 1;
 800128a:	68fa      	ldr	r2, [r7, #12]
 800128c:	687b      	ldr	r3, [r7, #4]
 800128e:	681b      	ldr	r3, [r3, #0]
 8001290:	685b      	ldr	r3, [r3, #4]
 8001292:	3301      	adds	r3, #1
 8001294:	fbb2 f3f3 	udiv	r3, r2, r3
 8001298:	4618      	mov	r0, r3
 800129a:	f7ff fcfb 	bl	8000c94 <__aeabi_ui2f>
 800129e:	4603      	mov	r3, r0
 80012a0:	6939      	ldr	r1, [r7, #16]
 80012a2:	4618      	mov	r0, r3
 80012a4:	f7ff fe02 	bl	8000eac <__aeabi_fdiv>
 80012a8:	4603      	mov	r3, r0
 80012aa:	f04f 517e 	mov.w	r1, #1065353216	; 0x3f800000
 80012ae:	4618      	mov	r0, r3
 80012b0:	f7ff fc3e 	bl	8000b30 <__aeabi_fsub>
 80012b4:	4603      	mov	r3, r0
 80012b6:	461a      	mov	r2, r3
 80012b8:	687b      	ldr	r3, [r7, #4]
 80012ba:	681c      	ldr	r4, [r3, #0]
 80012bc:	4610      	mov	r0, r2
 80012be:	f7ff ff2d 	bl	800111c <__aeabi_f2uiz>
 80012c2:	4603      	mov	r3, r0
 80012c4:	60e3      	str	r3, [r4, #12]
	motor->motor_timer->Instance->CCR1 = motor->motor_timer->Init.Period / 2;
 80012c6:	687b      	ldr	r3, [r7, #4]
 80012c8:	681b      	ldr	r3, [r3, #0]
 80012ca:	68da      	ldr	r2, [r3, #12]
 80012cc:	687b      	ldr	r3, [r7, #4]
 80012ce:	681b      	ldr	r3, [r3, #0]
 80012d0:	681b      	ldr	r3, [r3, #0]
 80012d2:	0852      	lsrs	r2, r2, #1
 80012d4:	635a      	str	r2, [r3, #52]	; 0x34
	HAL_StatusTypeDef res = HAL_TIM_PWM_Init(motor->motor_timer);
 80012d6:	687b      	ldr	r3, [r7, #4]
 80012d8:	681b      	ldr	r3, [r3, #0]
 80012da:	4618      	mov	r0, r3
 80012dc:	f003 fba6 	bl	8004a2c <HAL_TIM_PWM_Init>
 80012e0:	4603      	mov	r3, r0
 80012e2:	72fb      	strb	r3, [r7, #11]
	res = HAL_TIM_PWM_Start(motor->motor_timer, TIM_CHANNEL_1);
 80012e4:	687b      	ldr	r3, [r7, #4]
 80012e6:	681b      	ldr	r3, [r3, #0]
 80012e8:	2100      	movs	r1, #0
 80012ea:	4618      	mov	r0, r3
 80012ec:	f003 fbf6 	bl	8004adc <HAL_TIM_PWM_Start>
 80012f0:	4603      	mov	r3, r0
 80012f2:	72fb      	strb	r3, [r7, #11]
}
 80012f4:	bf00      	nop
 80012f6:	371c      	adds	r7, #28
 80012f8:	46bd      	mov	sp, r7
 80012fa:	bd90      	pop	{r4, r7, pc}
 80012fc:	f3af 8000 	nop.w
 8001300:	e9bba775 	.word	0xe9bba775
 8001304:	4045fdbb 	.word	0x4045fdbb
 8001308:	54442d18 	.word	0x54442d18
 800130c:	401921fb 	.word	0x401921fb
 8001310:	54442d18 	.word	0x54442d18
 8001314:	c01921fb 	.word	0xc01921fb
 8001318:	e9bba775 	.word	0xe9bba775
 800131c:	c045fdbb 	.word	0xc045fdbb
 8001320:	422feddf 	.word	0x422feddf
 8001324:	40c90fdb 	.word	0x40c90fdb
 8001328:	c0c90fdb 	.word	0xc0c90fdb
 800132c:	c22feddf 	.word	0xc22feddf
 8001330:	40690000 	.word	0x40690000
 8001334:	02255100 	.word	0x02255100

08001338 <stop_motor>:

void stop_motor(motor_t *motor) {
 8001338:	b580      	push	{r7, lr}
 800133a:	b082      	sub	sp, #8
 800133c:	af00      	add	r7, sp, #0
 800133e:	6078      	str	r0, [r7, #4]
	HAL_TIM_Base_Stop(motor->motor_timer);
 8001340:	687b      	ldr	r3, [r7, #4]
 8001342:	681b      	ldr	r3, [r3, #0]
 8001344:	4618      	mov	r0, r3
 8001346:	f003 fb4b 	bl	80049e0 <HAL_TIM_Base_Stop>
}
 800134a:	bf00      	nop
 800134c:	3708      	adds	r7, #8
 800134e:	46bd      	mov	sp, r7
 8001350:	bd80      	pop	{r7, pc}
	...

08001354 <calibrate_drive>:
	HAL_Delay(run_time * 1000);
	stop_motor(left_motor);
	stop_motor(right_motor);
}

void calibrate_drive(float dist_m, float speed_metres_per_s, motor_t *left_motor, motor_t *right_motor) {
 8001354:	b580      	push	{r7, lr}
 8001356:	b086      	sub	sp, #24
 8001358:	af00      	add	r7, sp, #0
 800135a:	60f8      	str	r0, [r7, #12]
 800135c:	60b9      	str	r1, [r7, #8]
 800135e:	607a      	str	r2, [r7, #4]
 8001360:	603b      	str	r3, [r7, #0]
	float motor_rate = speed_metres_per_s / WHEEL_RADIUS_M ;
 8001362:	4917      	ldr	r1, [pc, #92]	; (80013c0 <calibrate_drive+0x6c>)
 8001364:	68b8      	ldr	r0, [r7, #8]
 8001366:	f7ff fda1 	bl	8000eac <__aeabi_fdiv>
 800136a:	4603      	mov	r3, r0
 800136c:	4915      	ldr	r1, [pc, #84]	; (80013c4 <calibrate_drive+0x70>)
 800136e:	4618      	mov	r0, r3
 8001370:	f7ff fd9c 	bl	8000eac <__aeabi_fdiv>
 8001374:	4603      	mov	r3, r0
 8001376:	617b      	str	r3, [r7, #20]
	float run_time = speed_metres_per_s / dist_m;
 8001378:	68f9      	ldr	r1, [r7, #12]
 800137a:	68b8      	ldr	r0, [r7, #8]
 800137c:	f7ff fd96 	bl	8000eac <__aeabi_fdiv>
 8001380:	4603      	mov	r3, r0
 8001382:	613b      	str	r3, [r7, #16]
	drive_motor_speed(left_motor, motor_rate);
 8001384:	6979      	ldr	r1, [r7, #20]
 8001386:	6878      	ldr	r0, [r7, #4]
 8001388:	f7ff feea 	bl	8001160 <drive_motor_speed>
	drive_motor_speed(right_motor, motor_rate);
 800138c:	6979      	ldr	r1, [r7, #20]
 800138e:	6838      	ldr	r0, [r7, #0]
 8001390:	f7ff fee6 	bl	8001160 <drive_motor_speed>
	HAL_Delay(run_time * 1000);
 8001394:	490b      	ldr	r1, [pc, #44]	; (80013c4 <calibrate_drive+0x70>)
 8001396:	6938      	ldr	r0, [r7, #16]
 8001398:	f7ff fcd4 	bl	8000d44 <__aeabi_fmul>
 800139c:	4603      	mov	r3, r0
 800139e:	4618      	mov	r0, r3
 80013a0:	f7ff febc 	bl	800111c <__aeabi_f2uiz>
 80013a4:	4603      	mov	r3, r0
 80013a6:	4618      	mov	r0, r3
 80013a8:	f000 fdb0 	bl	8001f0c <HAL_Delay>
	stop_motor(left_motor);
 80013ac:	6878      	ldr	r0, [r7, #4]
 80013ae:	f7ff ffc3 	bl	8001338 <stop_motor>
	stop_motor(right_motor);
 80013b2:	6838      	ldr	r0, [r7, #0]
 80013b4:	f7ff ffc0 	bl	8001338 <stop_motor>
}
 80013b8:	bf00      	nop
 80013ba:	3718      	adds	r7, #24
 80013bc:	46bd      	mov	sp, r7
 80013be:	bd80      	pop	{r7, pc}
 80013c0:	42480000 	.word	0x42480000
 80013c4:	447a0000 	.word	0x447a0000

080013c8 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80013c8:	b580      	push	{r7, lr}
 80013ca:	b090      	sub	sp, #64	; 0x40
 80013cc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 1 */
	left_motor.motor_timer = Left_Motor_Timer;
 80013ce:	4b2a      	ldr	r3, [pc, #168]	; (8001478 <main+0xb0>)
 80013d0:	681b      	ldr	r3, [r3, #0]
 80013d2:	4a2a      	ldr	r2, [pc, #168]	; (800147c <main+0xb4>)
 80013d4:	6013      	str	r3, [r2, #0]
	left_motor.dir_pin_port = Left_Motor_Dir_GPIO_Port;
 80013d6:	4b29      	ldr	r3, [pc, #164]	; (800147c <main+0xb4>)
 80013d8:	4a29      	ldr	r2, [pc, #164]	; (8001480 <main+0xb8>)
 80013da:	605a      	str	r2, [r3, #4]
	left_motor.dir_pin = Left_Motor_Dir_Pin;
 80013dc:	4b27      	ldr	r3, [pc, #156]	; (800147c <main+0xb4>)
 80013de:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 80013e2:	811a      	strh	r2, [r3, #8]
	left_motor.rate_rps = 0;
 80013e4:	4b25      	ldr	r3, [pc, #148]	; (800147c <main+0xb4>)
 80013e6:	f04f 0200 	mov.w	r2, #0
 80013ea:	60da      	str	r2, [r3, #12]

	right_motor.motor_timer = Right_Motor_Timer;
 80013ec:	4b25      	ldr	r3, [pc, #148]	; (8001484 <main+0xbc>)
 80013ee:	681b      	ldr	r3, [r3, #0]
 80013f0:	4a25      	ldr	r2, [pc, #148]	; (8001488 <main+0xc0>)
 80013f2:	6013      	str	r3, [r2, #0]
	right_motor.dir_pin_port = Right_Motor_Dir_GPIO_Port;
 80013f4:	4b24      	ldr	r3, [pc, #144]	; (8001488 <main+0xc0>)
 80013f6:	4a22      	ldr	r2, [pc, #136]	; (8001480 <main+0xb8>)
 80013f8:	605a      	str	r2, [r3, #4]
	right_motor.dir_pin = Right_Motor_Dir_Pin;
 80013fa:	4b23      	ldr	r3, [pc, #140]	; (8001488 <main+0xc0>)
 80013fc:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8001400:	811a      	strh	r2, [r3, #8]
	right_motor.rate_rps = 0;
 8001402:	4b21      	ldr	r3, [pc, #132]	; (8001488 <main+0xc0>)
 8001404:	f04f 0200 	mov.w	r2, #0
 8001408:	60da      	str	r2, [r3, #12]

	robot_pos.left_motor = &left_motor;
 800140a:	4b20      	ldr	r3, [pc, #128]	; (800148c <main+0xc4>)
 800140c:	4a1b      	ldr	r2, [pc, #108]	; (800147c <main+0xb4>)
 800140e:	601a      	str	r2, [r3, #0]
	robot_pos.right_motor = &right_motor;
 8001410:	4b1e      	ldr	r3, [pc, #120]	; (800148c <main+0xc4>)
 8001412:	4a1d      	ldr	r2, [pc, #116]	; (8001488 <main+0xc0>)
 8001414:	605a      	str	r2, [r3, #4]
	robot_pos.x = 0;
 8001416:	4b1d      	ldr	r3, [pc, #116]	; (800148c <main+0xc4>)
 8001418:	f04f 0200 	mov.w	r2, #0
 800141c:	609a      	str	r2, [r3, #8]
	robot_pos.y = 0;
 800141e:	4b1b      	ldr	r3, [pc, #108]	; (800148c <main+0xc4>)
 8001420:	f04f 0200 	mov.w	r2, #0
 8001424:	60da      	str	r2, [r3, #12]
	robot_pos.theta = 0;
 8001426:	4b19      	ldr	r3, [pc, #100]	; (800148c <main+0xc4>)
 8001428:	f04f 0200 	mov.w	r2, #0
 800142c:	611a      	str	r2, [r3, #16]
	robot_pos.drive_speed = drive_speed;
 800142e:	4b18      	ldr	r3, [pc, #96]	; (8001490 <main+0xc8>)
 8001430:	681b      	ldr	r3, [r3, #0]
 8001432:	4a16      	ldr	r2, [pc, #88]	; (800148c <main+0xc4>)
 8001434:	6153      	str	r3, [r2, #20]
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001436:	f000 fd07 	bl	8001e48 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800143a:	f000 f831 	bl	80014a0 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800143e:	f000 fa3b 	bl	80018b8 <MX_GPIO_Init>
  MX_TIM3_Init();
 8001442:	f000 f94d 	bl	80016e0 <MX_TIM3_Init>
  MX_TIM4_Init();
 8001446:	f000 f9c1 	bl	80017cc <MX_TIM4_Init>
  MX_TIM1_Init();
 800144a:	f000 f883 	bl	8001554 <MX_TIM1_Init>
  MX_TIM2_Init();
 800144e:	f000 f8d1 	bl	80015f4 <MX_TIM2_Init>
  MX_USB_DEVICE_Init();
 8001452:	f007 ff4d 	bl	80092f0 <MX_USB_DEVICE_Init>
  /* USER CODE BEGIN 2 */
	// Start time reference counters
	HAL_TIM_Base_Start(Millis_Timer);
 8001456:	4b0f      	ldr	r3, [pc, #60]	; (8001494 <main+0xcc>)
 8001458:	681b      	ldr	r3, [r3, #0]
 800145a:	4618      	mov	r0, r3
 800145c:	f003 fa76 	bl	800494c <HAL_TIM_Base_Start>
	HAL_TIM_Base_Start(Micros_Timer);
 8001460:	4b0d      	ldr	r3, [pc, #52]	; (8001498 <main+0xd0>)
 8001462:	681b      	ldr	r3, [r3, #0]
 8001464:	4618      	mov	r0, r3
 8001466:	f003 fa71 	bl	800494c <HAL_TIM_Base_Start>
	while (1) {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */

		calibrate_drive(0.01, 0.01, &left_motor, &right_motor);
 800146a:	4b07      	ldr	r3, [pc, #28]	; (8001488 <main+0xc0>)
 800146c:	4a03      	ldr	r2, [pc, #12]	; (800147c <main+0xb4>)
 800146e:	490b      	ldr	r1, [pc, #44]	; (800149c <main+0xd4>)
 8001470:	480a      	ldr	r0, [pc, #40]	; (800149c <main+0xd4>)
 8001472:	f7ff ff6f 	bl	8001354 <calibrate_drive>
		while(1);
 8001476:	e7fe      	b.n	8001476 <main+0xae>
 8001478:	2000000c 	.word	0x2000000c
 800147c:	20000494 	.word	0x20000494
 8001480:	40010c00 	.word	0x40010c00
 8001484:	20000008 	.word	0x20000008
 8001488:	200004a4 	.word	0x200004a4
 800148c:	200004b4 	.word	0x200004b4
 8001490:	20000010 	.word	0x20000010
 8001494:	20000004 	.word	0x20000004
 8001498:	20000000 	.word	0x20000000
 800149c:	3c23d70a 	.word	0x3c23d70a

080014a0 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80014a0:	b580      	push	{r7, lr}
 80014a2:	b094      	sub	sp, #80	; 0x50
 80014a4:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80014a6:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80014aa:	2228      	movs	r2, #40	; 0x28
 80014ac:	2100      	movs	r1, #0
 80014ae:	4618      	mov	r0, r3
 80014b0:	f009 f8e5 	bl	800a67e <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80014b4:	f107 0314 	add.w	r3, r7, #20
 80014b8:	2200      	movs	r2, #0
 80014ba:	601a      	str	r2, [r3, #0]
 80014bc:	605a      	str	r2, [r3, #4]
 80014be:	609a      	str	r2, [r3, #8]
 80014c0:	60da      	str	r2, [r3, #12]
 80014c2:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80014c4:	1d3b      	adds	r3, r7, #4
 80014c6:	2200      	movs	r2, #0
 80014c8:	601a      	str	r2, [r3, #0]
 80014ca:	605a      	str	r2, [r3, #4]
 80014cc:	609a      	str	r2, [r3, #8]
 80014ce:	60da      	str	r2, [r3, #12]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80014d0:	2301      	movs	r3, #1
 80014d2:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80014d4:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80014d8:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 80014da:	2300      	movs	r3, #0
 80014dc:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80014de:	2301      	movs	r3, #1
 80014e0:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80014e2:	2302      	movs	r3, #2
 80014e4:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80014e6:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80014ea:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 80014ec:	f44f 13e0 	mov.w	r3, #1835008	; 0x1c0000
 80014f0:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80014f2:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80014f6:	4618      	mov	r0, r3
 80014f8:	f002 fd44 	bl	8003f84 <HAL_RCC_OscConfig>
 80014fc:	4603      	mov	r3, r0
 80014fe:	2b00      	cmp	r3, #0
 8001500:	d001      	beq.n	8001506 <SystemClock_Config+0x66>
  {
    Error_Handler();
 8001502:	f000 fa81 	bl	8001a08 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001506:	230f      	movs	r3, #15
 8001508:	617b      	str	r3, [r7, #20]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800150a:	2302      	movs	r3, #2
 800150c:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800150e:	2300      	movs	r3, #0
 8001510:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8001512:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8001516:	623b      	str	r3, [r7, #32]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001518:	2300      	movs	r3, #0
 800151a:	627b      	str	r3, [r7, #36]	; 0x24

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 800151c:	f107 0314 	add.w	r3, r7, #20
 8001520:	2102      	movs	r1, #2
 8001522:	4618      	mov	r0, r3
 8001524:	f002 ffb0 	bl	8004488 <HAL_RCC_ClockConfig>
 8001528:	4603      	mov	r3, r0
 800152a:	2b00      	cmp	r3, #0
 800152c:	d001      	beq.n	8001532 <SystemClock_Config+0x92>
  {
    Error_Handler();
 800152e:	f000 fa6b 	bl	8001a08 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USB;
 8001532:	2310      	movs	r3, #16
 8001534:	607b      	str	r3, [r7, #4]
  PeriphClkInit.UsbClockSelection = RCC_USBCLKSOURCE_PLL_DIV1_5;
 8001536:	2300      	movs	r3, #0
 8001538:	613b      	str	r3, [r7, #16]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800153a:	1d3b      	adds	r3, r7, #4
 800153c:	4618      	mov	r0, r3
 800153e:	f003 f8ff 	bl	8004740 <HAL_RCCEx_PeriphCLKConfig>
 8001542:	4603      	mov	r3, r0
 8001544:	2b00      	cmp	r3, #0
 8001546:	d001      	beq.n	800154c <SystemClock_Config+0xac>
  {
    Error_Handler();
 8001548:	f000 fa5e 	bl	8001a08 <Error_Handler>
  }
}
 800154c:	bf00      	nop
 800154e:	3750      	adds	r7, #80	; 0x50
 8001550:	46bd      	mov	sp, r7
 8001552:	bd80      	pop	{r7, pc}

08001554 <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 8001554:	b580      	push	{r7, lr}
 8001556:	b086      	sub	sp, #24
 8001558:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800155a:	f107 0308 	add.w	r3, r7, #8
 800155e:	2200      	movs	r2, #0
 8001560:	601a      	str	r2, [r3, #0]
 8001562:	605a      	str	r2, [r3, #4]
 8001564:	609a      	str	r2, [r3, #8]
 8001566:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001568:	463b      	mov	r3, r7
 800156a:	2200      	movs	r2, #0
 800156c:	601a      	str	r2, [r3, #0]
 800156e:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8001570:	4b1e      	ldr	r3, [pc, #120]	; (80015ec <MX_TIM1_Init+0x98>)
 8001572:	4a1f      	ldr	r2, [pc, #124]	; (80015f0 <MX_TIM1_Init+0x9c>)
 8001574:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 36-1;
 8001576:	4b1d      	ldr	r3, [pc, #116]	; (80015ec <MX_TIM1_Init+0x98>)
 8001578:	2223      	movs	r2, #35	; 0x23
 800157a:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 800157c:	4b1b      	ldr	r3, [pc, #108]	; (80015ec <MX_TIM1_Init+0x98>)
 800157e:	2200      	movs	r2, #0
 8001580:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 65535;
 8001582:	4b1a      	ldr	r3, [pc, #104]	; (80015ec <MX_TIM1_Init+0x98>)
 8001584:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8001588:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800158a:	4b18      	ldr	r3, [pc, #96]	; (80015ec <MX_TIM1_Init+0x98>)
 800158c:	2200      	movs	r2, #0
 800158e:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8001590:	4b16      	ldr	r3, [pc, #88]	; (80015ec <MX_TIM1_Init+0x98>)
 8001592:	2200      	movs	r2, #0
 8001594:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8001596:	4b15      	ldr	r3, [pc, #84]	; (80015ec <MX_TIM1_Init+0x98>)
 8001598:	2280      	movs	r2, #128	; 0x80
 800159a:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 800159c:	4813      	ldr	r0, [pc, #76]	; (80015ec <MX_TIM1_Init+0x98>)
 800159e:	f003 f985 	bl	80048ac <HAL_TIM_Base_Init>
 80015a2:	4603      	mov	r3, r0
 80015a4:	2b00      	cmp	r3, #0
 80015a6:	d001      	beq.n	80015ac <MX_TIM1_Init+0x58>
  {
    Error_Handler();
 80015a8:	f000 fa2e 	bl	8001a08 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80015ac:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80015b0:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 80015b2:	f107 0308 	add.w	r3, r7, #8
 80015b6:	4619      	mov	r1, r3
 80015b8:	480c      	ldr	r0, [pc, #48]	; (80015ec <MX_TIM1_Init+0x98>)
 80015ba:	f003 fbf3 	bl	8004da4 <HAL_TIM_ConfigClockSource>
 80015be:	4603      	mov	r3, r0
 80015c0:	2b00      	cmp	r3, #0
 80015c2:	d001      	beq.n	80015c8 <MX_TIM1_Init+0x74>
  {
    Error_Handler();
 80015c4:	f000 fa20 	bl	8001a08 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80015c8:	2300      	movs	r3, #0
 80015ca:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80015cc:	2300      	movs	r3, #0
 80015ce:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 80015d0:	463b      	mov	r3, r7
 80015d2:	4619      	mov	r1, r3
 80015d4:	4805      	ldr	r0, [pc, #20]	; (80015ec <MX_TIM1_Init+0x98>)
 80015d6:	f003 ff51 	bl	800547c <HAL_TIMEx_MasterConfigSynchronization>
 80015da:	4603      	mov	r3, r0
 80015dc:	2b00      	cmp	r3, #0
 80015de:	d001      	beq.n	80015e4 <MX_TIM1_Init+0x90>
  {
    Error_Handler();
 80015e0:	f000 fa12 	bl	8001a08 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */

}
 80015e4:	bf00      	nop
 80015e6:	3718      	adds	r7, #24
 80015e8:	46bd      	mov	sp, r7
 80015ea:	bd80      	pop	{r7, pc}
 80015ec:	20000374 	.word	0x20000374
 80015f0:	40012c00 	.word	0x40012c00

080015f4 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 80015f4:	b580      	push	{r7, lr}
 80015f6:	b08e      	sub	sp, #56	; 0x38
 80015f8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80015fa:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80015fe:	2200      	movs	r2, #0
 8001600:	601a      	str	r2, [r3, #0]
 8001602:	605a      	str	r2, [r3, #4]
 8001604:	609a      	str	r2, [r3, #8]
 8001606:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001608:	f107 0320 	add.w	r3, r7, #32
 800160c:	2200      	movs	r2, #0
 800160e:	601a      	str	r2, [r3, #0]
 8001610:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001612:	1d3b      	adds	r3, r7, #4
 8001614:	2200      	movs	r2, #0
 8001616:	601a      	str	r2, [r3, #0]
 8001618:	605a      	str	r2, [r3, #4]
 800161a:	609a      	str	r2, [r3, #8]
 800161c:	60da      	str	r2, [r3, #12]
 800161e:	611a      	str	r2, [r3, #16]
 8001620:	615a      	str	r2, [r3, #20]
 8001622:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8001624:	4b2d      	ldr	r3, [pc, #180]	; (80016dc <MX_TIM2_Init+0xe8>)
 8001626:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 800162a:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 3600-1;
 800162c:	4b2b      	ldr	r3, [pc, #172]	; (80016dc <MX_TIM2_Init+0xe8>)
 800162e:	f640 620f 	movw	r2, #3599	; 0xe0f
 8001632:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001634:	4b29      	ldr	r3, [pc, #164]	; (80016dc <MX_TIM2_Init+0xe8>)
 8001636:	2200      	movs	r2, #0
 8001638:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 65535;
 800163a:	4b28      	ldr	r3, [pc, #160]	; (80016dc <MX_TIM2_Init+0xe8>)
 800163c:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8001640:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001642:	4b26      	ldr	r3, [pc, #152]	; (80016dc <MX_TIM2_Init+0xe8>)
 8001644:	2200      	movs	r2, #0
 8001646:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8001648:	4b24      	ldr	r3, [pc, #144]	; (80016dc <MX_TIM2_Init+0xe8>)
 800164a:	2280      	movs	r2, #128	; 0x80
 800164c:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 800164e:	4823      	ldr	r0, [pc, #140]	; (80016dc <MX_TIM2_Init+0xe8>)
 8001650:	f003 f92c 	bl	80048ac <HAL_TIM_Base_Init>
 8001654:	4603      	mov	r3, r0
 8001656:	2b00      	cmp	r3, #0
 8001658:	d001      	beq.n	800165e <MX_TIM2_Init+0x6a>
  {
    Error_Handler();
 800165a:	f000 f9d5 	bl	8001a08 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800165e:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001662:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8001664:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8001668:	4619      	mov	r1, r3
 800166a:	481c      	ldr	r0, [pc, #112]	; (80016dc <MX_TIM2_Init+0xe8>)
 800166c:	f003 fb9a 	bl	8004da4 <HAL_TIM_ConfigClockSource>
 8001670:	4603      	mov	r3, r0
 8001672:	2b00      	cmp	r3, #0
 8001674:	d001      	beq.n	800167a <MX_TIM2_Init+0x86>
  {
    Error_Handler();
 8001676:	f000 f9c7 	bl	8001a08 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 800167a:	4818      	ldr	r0, [pc, #96]	; (80016dc <MX_TIM2_Init+0xe8>)
 800167c:	f003 f9d6 	bl	8004a2c <HAL_TIM_PWM_Init>
 8001680:	4603      	mov	r3, r0
 8001682:	2b00      	cmp	r3, #0
 8001684:	d001      	beq.n	800168a <MX_TIM2_Init+0x96>
  {
    Error_Handler();
 8001686:	f000 f9bf 	bl	8001a08 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800168a:	2300      	movs	r3, #0
 800168c:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800168e:	2300      	movs	r3, #0
 8001690:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8001692:	f107 0320 	add.w	r3, r7, #32
 8001696:	4619      	mov	r1, r3
 8001698:	4810      	ldr	r0, [pc, #64]	; (80016dc <MX_TIM2_Init+0xe8>)
 800169a:	f003 feef 	bl	800547c <HAL_TIMEx_MasterConfigSynchronization>
 800169e:	4603      	mov	r3, r0
 80016a0:	2b00      	cmp	r3, #0
 80016a2:	d001      	beq.n	80016a8 <MX_TIM2_Init+0xb4>
  {
    Error_Handler();
 80016a4:	f000 f9b0 	bl	8001a08 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80016a8:	2360      	movs	r3, #96	; 0x60
 80016aa:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 80016ac:	2300      	movs	r3, #0
 80016ae:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80016b0:	2300      	movs	r3, #0
 80016b2:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80016b4:	2300      	movs	r3, #0
 80016b6:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 80016b8:	1d3b      	adds	r3, r7, #4
 80016ba:	2204      	movs	r2, #4
 80016bc:	4619      	mov	r1, r3
 80016be:	4807      	ldr	r0, [pc, #28]	; (80016dc <MX_TIM2_Init+0xe8>)
 80016c0:	f003 faae 	bl	8004c20 <HAL_TIM_PWM_ConfigChannel>
 80016c4:	4603      	mov	r3, r0
 80016c6:	2b00      	cmp	r3, #0
 80016c8:	d001      	beq.n	80016ce <MX_TIM2_Init+0xda>
  {
    Error_Handler();
 80016ca:	f000 f99d 	bl	8001a08 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */
  HAL_TIM_MspPostInit(&htim2);
 80016ce:	4803      	ldr	r0, [pc, #12]	; (80016dc <MX_TIM2_Init+0xe8>)
 80016d0:	f000 fa2a 	bl	8001b28 <HAL_TIM_MspPostInit>

}
 80016d4:	bf00      	nop
 80016d6:	3738      	adds	r7, #56	; 0x38
 80016d8:	46bd      	mov	sp, r7
 80016da:	bd80      	pop	{r7, pc}
 80016dc:	200003bc 	.word	0x200003bc

080016e0 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 80016e0:	b580      	push	{r7, lr}
 80016e2:	b08e      	sub	sp, #56	; 0x38
 80016e4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80016e6:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80016ea:	2200      	movs	r2, #0
 80016ec:	601a      	str	r2, [r3, #0]
 80016ee:	605a      	str	r2, [r3, #4]
 80016f0:	609a      	str	r2, [r3, #8]
 80016f2:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80016f4:	f107 0320 	add.w	r3, r7, #32
 80016f8:	2200      	movs	r2, #0
 80016fa:	601a      	str	r2, [r3, #0]
 80016fc:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80016fe:	1d3b      	adds	r3, r7, #4
 8001700:	2200      	movs	r2, #0
 8001702:	601a      	str	r2, [r3, #0]
 8001704:	605a      	str	r2, [r3, #4]
 8001706:	609a      	str	r2, [r3, #8]
 8001708:	60da      	str	r2, [r3, #12]
 800170a:	611a      	str	r2, [r3, #16]
 800170c:	615a      	str	r2, [r3, #20]
 800170e:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8001710:	4b2c      	ldr	r3, [pc, #176]	; (80017c4 <MX_TIM3_Init+0xe4>)
 8001712:	4a2d      	ldr	r2, [pc, #180]	; (80017c8 <MX_TIM3_Init+0xe8>)
 8001714:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 0;
 8001716:	4b2b      	ldr	r3, [pc, #172]	; (80017c4 <MX_TIM3_Init+0xe4>)
 8001718:	2200      	movs	r2, #0
 800171a:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 800171c:	4b29      	ldr	r3, [pc, #164]	; (80017c4 <MX_TIM3_Init+0xe4>)
 800171e:	2200      	movs	r2, #0
 8001720:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 65535;
 8001722:	4b28      	ldr	r3, [pc, #160]	; (80017c4 <MX_TIM3_Init+0xe4>)
 8001724:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8001728:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800172a:	4b26      	ldr	r3, [pc, #152]	; (80017c4 <MX_TIM3_Init+0xe4>)
 800172c:	2200      	movs	r2, #0
 800172e:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8001730:	4b24      	ldr	r3, [pc, #144]	; (80017c4 <MX_TIM3_Init+0xe4>)
 8001732:	2280      	movs	r2, #128	; 0x80
 8001734:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8001736:	4823      	ldr	r0, [pc, #140]	; (80017c4 <MX_TIM3_Init+0xe4>)
 8001738:	f003 f8b8 	bl	80048ac <HAL_TIM_Base_Init>
 800173c:	4603      	mov	r3, r0
 800173e:	2b00      	cmp	r3, #0
 8001740:	d001      	beq.n	8001746 <MX_TIM3_Init+0x66>
  {
    Error_Handler();
 8001742:	f000 f961 	bl	8001a08 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001746:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800174a:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 800174c:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8001750:	4619      	mov	r1, r3
 8001752:	481c      	ldr	r0, [pc, #112]	; (80017c4 <MX_TIM3_Init+0xe4>)
 8001754:	f003 fb26 	bl	8004da4 <HAL_TIM_ConfigClockSource>
 8001758:	4603      	mov	r3, r0
 800175a:	2b00      	cmp	r3, #0
 800175c:	d001      	beq.n	8001762 <MX_TIM3_Init+0x82>
  {
    Error_Handler();
 800175e:	f000 f953 	bl	8001a08 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 8001762:	4818      	ldr	r0, [pc, #96]	; (80017c4 <MX_TIM3_Init+0xe4>)
 8001764:	f003 f962 	bl	8004a2c <HAL_TIM_PWM_Init>
 8001768:	4603      	mov	r3, r0
 800176a:	2b00      	cmp	r3, #0
 800176c:	d001      	beq.n	8001772 <MX_TIM3_Init+0x92>
  {
    Error_Handler();
 800176e:	f000 f94b 	bl	8001a08 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001772:	2300      	movs	r3, #0
 8001774:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001776:	2300      	movs	r3, #0
 8001778:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 800177a:	f107 0320 	add.w	r3, r7, #32
 800177e:	4619      	mov	r1, r3
 8001780:	4810      	ldr	r0, [pc, #64]	; (80017c4 <MX_TIM3_Init+0xe4>)
 8001782:	f003 fe7b 	bl	800547c <HAL_TIMEx_MasterConfigSynchronization>
 8001786:	4603      	mov	r3, r0
 8001788:	2b00      	cmp	r3, #0
 800178a:	d001      	beq.n	8001790 <MX_TIM3_Init+0xb0>
  {
    Error_Handler();
 800178c:	f000 f93c 	bl	8001a08 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001790:	2360      	movs	r3, #96	; 0x60
 8001792:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8001794:	2300      	movs	r3, #0
 8001796:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001798:	2300      	movs	r3, #0
 800179a:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800179c:	2300      	movs	r3, #0
 800179e:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80017a0:	1d3b      	adds	r3, r7, #4
 80017a2:	2200      	movs	r2, #0
 80017a4:	4619      	mov	r1, r3
 80017a6:	4807      	ldr	r0, [pc, #28]	; (80017c4 <MX_TIM3_Init+0xe4>)
 80017a8:	f003 fa3a 	bl	8004c20 <HAL_TIM_PWM_ConfigChannel>
 80017ac:	4603      	mov	r3, r0
 80017ae:	2b00      	cmp	r3, #0
 80017b0:	d001      	beq.n	80017b6 <MX_TIM3_Init+0xd6>
  {
    Error_Handler();
 80017b2:	f000 f929 	bl	8001a08 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 80017b6:	4803      	ldr	r0, [pc, #12]	; (80017c4 <MX_TIM3_Init+0xe4>)
 80017b8:	f000 f9b6 	bl	8001b28 <HAL_TIM_MspPostInit>

}
 80017bc:	bf00      	nop
 80017be:	3738      	adds	r7, #56	; 0x38
 80017c0:	46bd      	mov	sp, r7
 80017c2:	bd80      	pop	{r7, pc}
 80017c4:	20000404 	.word	0x20000404
 80017c8:	40000400 	.word	0x40000400

080017cc <MX_TIM4_Init>:
  * @brief TIM4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM4_Init(void)
{
 80017cc:	b580      	push	{r7, lr}
 80017ce:	b08e      	sub	sp, #56	; 0x38
 80017d0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80017d2:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80017d6:	2200      	movs	r2, #0
 80017d8:	601a      	str	r2, [r3, #0]
 80017da:	605a      	str	r2, [r3, #4]
 80017dc:	609a      	str	r2, [r3, #8]
 80017de:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80017e0:	f107 0320 	add.w	r3, r7, #32
 80017e4:	2200      	movs	r2, #0
 80017e6:	601a      	str	r2, [r3, #0]
 80017e8:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80017ea:	1d3b      	adds	r3, r7, #4
 80017ec:	2200      	movs	r2, #0
 80017ee:	601a      	str	r2, [r3, #0]
 80017f0:	605a      	str	r2, [r3, #4]
 80017f2:	609a      	str	r2, [r3, #8]
 80017f4:	60da      	str	r2, [r3, #12]
 80017f6:	611a      	str	r2, [r3, #16]
 80017f8:	615a      	str	r2, [r3, #20]
 80017fa:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 80017fc:	4b2c      	ldr	r3, [pc, #176]	; (80018b0 <MX_TIM4_Init+0xe4>)
 80017fe:	4a2d      	ldr	r2, [pc, #180]	; (80018b4 <MX_TIM4_Init+0xe8>)
 8001800:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 0;
 8001802:	4b2b      	ldr	r3, [pc, #172]	; (80018b0 <MX_TIM4_Init+0xe4>)
 8001804:	2200      	movs	r2, #0
 8001806:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001808:	4b29      	ldr	r3, [pc, #164]	; (80018b0 <MX_TIM4_Init+0xe4>)
 800180a:	2200      	movs	r2, #0
 800180c:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 65535;
 800180e:	4b28      	ldr	r3, [pc, #160]	; (80018b0 <MX_TIM4_Init+0xe4>)
 8001810:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8001814:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001816:	4b26      	ldr	r3, [pc, #152]	; (80018b0 <MX_TIM4_Init+0xe4>)
 8001818:	2200      	movs	r2, #0
 800181a:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 800181c:	4b24      	ldr	r3, [pc, #144]	; (80018b0 <MX_TIM4_Init+0xe4>)
 800181e:	2280      	movs	r2, #128	; 0x80
 8001820:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 8001822:	4823      	ldr	r0, [pc, #140]	; (80018b0 <MX_TIM4_Init+0xe4>)
 8001824:	f003 f842 	bl	80048ac <HAL_TIM_Base_Init>
 8001828:	4603      	mov	r3, r0
 800182a:	2b00      	cmp	r3, #0
 800182c:	d001      	beq.n	8001832 <MX_TIM4_Init+0x66>
  {
    Error_Handler();
 800182e:	f000 f8eb 	bl	8001a08 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001832:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001836:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK)
 8001838:	f107 0328 	add.w	r3, r7, #40	; 0x28
 800183c:	4619      	mov	r1, r3
 800183e:	481c      	ldr	r0, [pc, #112]	; (80018b0 <MX_TIM4_Init+0xe4>)
 8001840:	f003 fab0 	bl	8004da4 <HAL_TIM_ConfigClockSource>
 8001844:	4603      	mov	r3, r0
 8001846:	2b00      	cmp	r3, #0
 8001848:	d001      	beq.n	800184e <MX_TIM4_Init+0x82>
  {
    Error_Handler();
 800184a:	f000 f8dd 	bl	8001a08 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim4) != HAL_OK)
 800184e:	4818      	ldr	r0, [pc, #96]	; (80018b0 <MX_TIM4_Init+0xe4>)
 8001850:	f003 f8ec 	bl	8004a2c <HAL_TIM_PWM_Init>
 8001854:	4603      	mov	r3, r0
 8001856:	2b00      	cmp	r3, #0
 8001858:	d001      	beq.n	800185e <MX_TIM4_Init+0x92>
  {
    Error_Handler();
 800185a:	f000 f8d5 	bl	8001a08 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800185e:	2300      	movs	r3, #0
 8001860:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001862:	2300      	movs	r3, #0
 8001864:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 8001866:	f107 0320 	add.w	r3, r7, #32
 800186a:	4619      	mov	r1, r3
 800186c:	4810      	ldr	r0, [pc, #64]	; (80018b0 <MX_TIM4_Init+0xe4>)
 800186e:	f003 fe05 	bl	800547c <HAL_TIMEx_MasterConfigSynchronization>
 8001872:	4603      	mov	r3, r0
 8001874:	2b00      	cmp	r3, #0
 8001876:	d001      	beq.n	800187c <MX_TIM4_Init+0xb0>
  {
    Error_Handler();
 8001878:	f000 f8c6 	bl	8001a08 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800187c:	2360      	movs	r3, #96	; 0x60
 800187e:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8001880:	2300      	movs	r3, #0
 8001882:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001884:	2300      	movs	r3, #0
 8001886:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001888:	2300      	movs	r3, #0
 800188a:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 800188c:	1d3b      	adds	r3, r7, #4
 800188e:	2200      	movs	r2, #0
 8001890:	4619      	mov	r1, r3
 8001892:	4807      	ldr	r0, [pc, #28]	; (80018b0 <MX_TIM4_Init+0xe4>)
 8001894:	f003 f9c4 	bl	8004c20 <HAL_TIM_PWM_ConfigChannel>
 8001898:	4603      	mov	r3, r0
 800189a:	2b00      	cmp	r3, #0
 800189c:	d001      	beq.n	80018a2 <MX_TIM4_Init+0xd6>
  {
    Error_Handler();
 800189e:	f000 f8b3 	bl	8001a08 <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */
  HAL_TIM_MspPostInit(&htim4);
 80018a2:	4803      	ldr	r0, [pc, #12]	; (80018b0 <MX_TIM4_Init+0xe4>)
 80018a4:	f000 f940 	bl	8001b28 <HAL_TIM_MspPostInit>

}
 80018a8:	bf00      	nop
 80018aa:	3738      	adds	r7, #56	; 0x38
 80018ac:	46bd      	mov	sp, r7
 80018ae:	bd80      	pop	{r7, pc}
 80018b0:	2000044c 	.word	0x2000044c
 80018b4:	40000800 	.word	0x40000800

080018b8 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80018b8:	b580      	push	{r7, lr}
 80018ba:	b088      	sub	sp, #32
 80018bc:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80018be:	f107 0310 	add.w	r3, r7, #16
 80018c2:	2200      	movs	r2, #0
 80018c4:	601a      	str	r2, [r3, #0]
 80018c6:	605a      	str	r2, [r3, #4]
 80018c8:	609a      	str	r2, [r3, #8]
 80018ca:	60da      	str	r2, [r3, #12]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80018cc:	4b48      	ldr	r3, [pc, #288]	; (80019f0 <MX_GPIO_Init+0x138>)
 80018ce:	699b      	ldr	r3, [r3, #24]
 80018d0:	4a47      	ldr	r2, [pc, #284]	; (80019f0 <MX_GPIO_Init+0x138>)
 80018d2:	f043 0310 	orr.w	r3, r3, #16
 80018d6:	6193      	str	r3, [r2, #24]
 80018d8:	4b45      	ldr	r3, [pc, #276]	; (80019f0 <MX_GPIO_Init+0x138>)
 80018da:	699b      	ldr	r3, [r3, #24]
 80018dc:	f003 0310 	and.w	r3, r3, #16
 80018e0:	60fb      	str	r3, [r7, #12]
 80018e2:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80018e4:	4b42      	ldr	r3, [pc, #264]	; (80019f0 <MX_GPIO_Init+0x138>)
 80018e6:	699b      	ldr	r3, [r3, #24]
 80018e8:	4a41      	ldr	r2, [pc, #260]	; (80019f0 <MX_GPIO_Init+0x138>)
 80018ea:	f043 0320 	orr.w	r3, r3, #32
 80018ee:	6193      	str	r3, [r2, #24]
 80018f0:	4b3f      	ldr	r3, [pc, #252]	; (80019f0 <MX_GPIO_Init+0x138>)
 80018f2:	699b      	ldr	r3, [r3, #24]
 80018f4:	f003 0320 	and.w	r3, r3, #32
 80018f8:	60bb      	str	r3, [r7, #8]
 80018fa:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80018fc:	4b3c      	ldr	r3, [pc, #240]	; (80019f0 <MX_GPIO_Init+0x138>)
 80018fe:	699b      	ldr	r3, [r3, #24]
 8001900:	4a3b      	ldr	r2, [pc, #236]	; (80019f0 <MX_GPIO_Init+0x138>)
 8001902:	f043 0304 	orr.w	r3, r3, #4
 8001906:	6193      	str	r3, [r2, #24]
 8001908:	4b39      	ldr	r3, [pc, #228]	; (80019f0 <MX_GPIO_Init+0x138>)
 800190a:	699b      	ldr	r3, [r3, #24]
 800190c:	f003 0304 	and.w	r3, r3, #4
 8001910:	607b      	str	r3, [r7, #4]
 8001912:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001914:	4b36      	ldr	r3, [pc, #216]	; (80019f0 <MX_GPIO_Init+0x138>)
 8001916:	699b      	ldr	r3, [r3, #24]
 8001918:	4a35      	ldr	r2, [pc, #212]	; (80019f0 <MX_GPIO_Init+0x138>)
 800191a:	f043 0308 	orr.w	r3, r3, #8
 800191e:	6193      	str	r3, [r2, #24]
 8001920:	4b33      	ldr	r3, [pc, #204]	; (80019f0 <MX_GPIO_Init+0x138>)
 8001922:	699b      	ldr	r3, [r3, #24]
 8001924:	f003 0308 	and.w	r3, r3, #8
 8001928:	603b      	str	r3, [r7, #0]
 800192a:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, Right_Motor_Dir_Pin|Left_Motor_Dir_Pin|Sensor_C_Trig_Pin, GPIO_PIN_RESET);
 800192c:	2200      	movs	r2, #0
 800192e:	f44f 51d0 	mov.w	r1, #6656	; 0x1a00
 8001932:	4830      	ldr	r0, [pc, #192]	; (80019f4 <MX_GPIO_Init+0x13c>)
 8001934:	f000 fda0 	bl	8002478 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, Sensor_A_Trig_Pin|Sensor_B_Trig_Pin, GPIO_PIN_RESET);
 8001938:	2200      	movs	r2, #0
 800193a:	f44f 4101 	mov.w	r1, #33024	; 0x8100
 800193e:	482e      	ldr	r0, [pc, #184]	; (80019f8 <MX_GPIO_Init+0x140>)
 8001940:	f000 fd9a 	bl	8002478 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : Button1_Pin */
  GPIO_InitStruct.Pin = Button1_Pin;
 8001944:	2320      	movs	r3, #32
 8001946:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8001948:	4b2c      	ldr	r3, [pc, #176]	; (80019fc <MX_GPIO_Init+0x144>)
 800194a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800194c:	2300      	movs	r3, #0
 800194e:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(Button1_GPIO_Port, &GPIO_InitStruct);
 8001950:	f107 0310 	add.w	r3, r7, #16
 8001954:	4619      	mov	r1, r3
 8001956:	4828      	ldr	r0, [pc, #160]	; (80019f8 <MX_GPIO_Init+0x140>)
 8001958:	f000 fc0a 	bl	8002170 <HAL_GPIO_Init>

  /*Configure GPIO pins : Button2_Pin Button3_Pin */
  GPIO_InitStruct.Pin = Button2_Pin|Button3_Pin;
 800195c:	f44f 6390 	mov.w	r3, #1152	; 0x480
 8001960:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8001962:	4b27      	ldr	r3, [pc, #156]	; (8001a00 <MX_GPIO_Init+0x148>)
 8001964:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001966:	2301      	movs	r3, #1
 8001968:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800196a:	f107 0310 	add.w	r3, r7, #16
 800196e:	4619      	mov	r1, r3
 8001970:	4821      	ldr	r0, [pc, #132]	; (80019f8 <MX_GPIO_Init+0x140>)
 8001972:	f000 fbfd 	bl	8002170 <HAL_GPIO_Init>

  /*Configure GPIO pins : Right_Motor_Dir_Pin Left_Motor_Dir_Pin Sensor_C_Trig_Pin */
  GPIO_InitStruct.Pin = Right_Motor_Dir_Pin|Left_Motor_Dir_Pin|Sensor_C_Trig_Pin;
 8001976:	f44f 53d0 	mov.w	r3, #6656	; 0x1a00
 800197a:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800197c:	2301      	movs	r3, #1
 800197e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001980:	2300      	movs	r3, #0
 8001982:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001984:	2302      	movs	r3, #2
 8001986:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001988:	f107 0310 	add.w	r3, r7, #16
 800198c:	4619      	mov	r1, r3
 800198e:	4819      	ldr	r0, [pc, #100]	; (80019f4 <MX_GPIO_Init+0x13c>)
 8001990:	f000 fbee 	bl	8002170 <HAL_GPIO_Init>

  /*Configure GPIO pins : Sensor_A_Trig_Pin Sensor_B_Trig_Pin */
  GPIO_InitStruct.Pin = Sensor_A_Trig_Pin|Sensor_B_Trig_Pin;
 8001994:	f44f 4301 	mov.w	r3, #33024	; 0x8100
 8001998:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800199a:	2301      	movs	r3, #1
 800199c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800199e:	2300      	movs	r3, #0
 80019a0:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80019a2:	2302      	movs	r3, #2
 80019a4:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80019a6:	f107 0310 	add.w	r3, r7, #16
 80019aa:	4619      	mov	r1, r3
 80019ac:	4812      	ldr	r0, [pc, #72]	; (80019f8 <MX_GPIO_Init+0x140>)
 80019ae:	f000 fbdf 	bl	8002170 <HAL_GPIO_Init>

  /*Configure GPIO pin : Sensor_A_Echo_Pin */
  GPIO_InitStruct.Pin = Sensor_A_Echo_Pin;
 80019b2:	f44f 7300 	mov.w	r3, #512	; 0x200
 80019b6:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING_FALLING;
 80019b8:	4b12      	ldr	r3, [pc, #72]	; (8001a04 <MX_GPIO_Init+0x14c>)
 80019ba:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80019bc:	2300      	movs	r3, #0
 80019be:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(Sensor_A_Echo_GPIO_Port, &GPIO_InitStruct);
 80019c0:	f107 0310 	add.w	r3, r7, #16
 80019c4:	4619      	mov	r1, r3
 80019c6:	480c      	ldr	r0, [pc, #48]	; (80019f8 <MX_GPIO_Init+0x140>)
 80019c8:	f000 fbd2 	bl	8002170 <HAL_GPIO_Init>

  /*Configure GPIO pins : Sensor_B_Echo_Pin Sensor_C_Echo_Pin */
  GPIO_InitStruct.Pin = Sensor_B_Echo_Pin|Sensor_C_Echo_Pin;
 80019cc:	f44f 7384 	mov.w	r3, #264	; 0x108
 80019d0:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING_FALLING;
 80019d2:	4b0c      	ldr	r3, [pc, #48]	; (8001a04 <MX_GPIO_Init+0x14c>)
 80019d4:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80019d6:	2300      	movs	r3, #0
 80019d8:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80019da:	f107 0310 	add.w	r3, r7, #16
 80019de:	4619      	mov	r1, r3
 80019e0:	4804      	ldr	r0, [pc, #16]	; (80019f4 <MX_GPIO_Init+0x13c>)
 80019e2:	f000 fbc5 	bl	8002170 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 80019e6:	bf00      	nop
 80019e8:	3720      	adds	r7, #32
 80019ea:	46bd      	mov	sp, r7
 80019ec:	bd80      	pop	{r7, pc}
 80019ee:	bf00      	nop
 80019f0:	40021000 	.word	0x40021000
 80019f4:	40010c00 	.word	0x40010c00
 80019f8:	40010800 	.word	0x40010800
 80019fc:	10110000 	.word	0x10110000
 8001a00:	10210000 	.word	0x10210000
 8001a04:	10310000 	.word	0x10310000

08001a08 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001a08:	b480      	push	{r7}
 8001a0a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001a0c:	b672      	cpsid	i
}
 8001a0e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1) {
 8001a10:	e7fe      	b.n	8001a10 <Error_Handler+0x8>
	...

08001a14 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                                                            /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001a14:	b480      	push	{r7}
 8001a16:	b085      	sub	sp, #20
 8001a18:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8001a1a:	4b15      	ldr	r3, [pc, #84]	; (8001a70 <HAL_MspInit+0x5c>)
 8001a1c:	699b      	ldr	r3, [r3, #24]
 8001a1e:	4a14      	ldr	r2, [pc, #80]	; (8001a70 <HAL_MspInit+0x5c>)
 8001a20:	f043 0301 	orr.w	r3, r3, #1
 8001a24:	6193      	str	r3, [r2, #24]
 8001a26:	4b12      	ldr	r3, [pc, #72]	; (8001a70 <HAL_MspInit+0x5c>)
 8001a28:	699b      	ldr	r3, [r3, #24]
 8001a2a:	f003 0301 	and.w	r3, r3, #1
 8001a2e:	60bb      	str	r3, [r7, #8]
 8001a30:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001a32:	4b0f      	ldr	r3, [pc, #60]	; (8001a70 <HAL_MspInit+0x5c>)
 8001a34:	69db      	ldr	r3, [r3, #28]
 8001a36:	4a0e      	ldr	r2, [pc, #56]	; (8001a70 <HAL_MspInit+0x5c>)
 8001a38:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001a3c:	61d3      	str	r3, [r2, #28]
 8001a3e:	4b0c      	ldr	r3, [pc, #48]	; (8001a70 <HAL_MspInit+0x5c>)
 8001a40:	69db      	ldr	r3, [r3, #28]
 8001a42:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001a46:	607b      	str	r3, [r7, #4]
 8001a48:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 8001a4a:	4b0a      	ldr	r3, [pc, #40]	; (8001a74 <HAL_MspInit+0x60>)
 8001a4c:	685b      	ldr	r3, [r3, #4]
 8001a4e:	60fb      	str	r3, [r7, #12]
 8001a50:	68fb      	ldr	r3, [r7, #12]
 8001a52:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 8001a56:	60fb      	str	r3, [r7, #12]
 8001a58:	68fb      	ldr	r3, [r7, #12]
 8001a5a:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8001a5e:	60fb      	str	r3, [r7, #12]
 8001a60:	4a04      	ldr	r2, [pc, #16]	; (8001a74 <HAL_MspInit+0x60>)
 8001a62:	68fb      	ldr	r3, [r7, #12]
 8001a64:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001a66:	bf00      	nop
 8001a68:	3714      	adds	r7, #20
 8001a6a:	46bd      	mov	sp, r7
 8001a6c:	bc80      	pop	{r7}
 8001a6e:	4770      	bx	lr
 8001a70:	40021000 	.word	0x40021000
 8001a74:	40010000 	.word	0x40010000

08001a78 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8001a78:	b480      	push	{r7}
 8001a7a:	b087      	sub	sp, #28
 8001a7c:	af00      	add	r7, sp, #0
 8001a7e:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM1)
 8001a80:	687b      	ldr	r3, [r7, #4]
 8001a82:	681b      	ldr	r3, [r3, #0]
 8001a84:	4a24      	ldr	r2, [pc, #144]	; (8001b18 <HAL_TIM_Base_MspInit+0xa0>)
 8001a86:	4293      	cmp	r3, r2
 8001a88:	d10c      	bne.n	8001aa4 <HAL_TIM_Base_MspInit+0x2c>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8001a8a:	4b24      	ldr	r3, [pc, #144]	; (8001b1c <HAL_TIM_Base_MspInit+0xa4>)
 8001a8c:	699b      	ldr	r3, [r3, #24]
 8001a8e:	4a23      	ldr	r2, [pc, #140]	; (8001b1c <HAL_TIM_Base_MspInit+0xa4>)
 8001a90:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8001a94:	6193      	str	r3, [r2, #24]
 8001a96:	4b21      	ldr	r3, [pc, #132]	; (8001b1c <HAL_TIM_Base_MspInit+0xa4>)
 8001a98:	699b      	ldr	r3, [r3, #24]
 8001a9a:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8001a9e:	617b      	str	r3, [r7, #20]
 8001aa0:	697b      	ldr	r3, [r7, #20]
  /* USER CODE BEGIN TIM4_MspInit 1 */

  /* USER CODE END TIM4_MspInit 1 */
  }

}
 8001aa2:	e034      	b.n	8001b0e <HAL_TIM_Base_MspInit+0x96>
  else if(htim_base->Instance==TIM2)
 8001aa4:	687b      	ldr	r3, [r7, #4]
 8001aa6:	681b      	ldr	r3, [r3, #0]
 8001aa8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001aac:	d10c      	bne.n	8001ac8 <HAL_TIM_Base_MspInit+0x50>
    __HAL_RCC_TIM2_CLK_ENABLE();
 8001aae:	4b1b      	ldr	r3, [pc, #108]	; (8001b1c <HAL_TIM_Base_MspInit+0xa4>)
 8001ab0:	69db      	ldr	r3, [r3, #28]
 8001ab2:	4a1a      	ldr	r2, [pc, #104]	; (8001b1c <HAL_TIM_Base_MspInit+0xa4>)
 8001ab4:	f043 0301 	orr.w	r3, r3, #1
 8001ab8:	61d3      	str	r3, [r2, #28]
 8001aba:	4b18      	ldr	r3, [pc, #96]	; (8001b1c <HAL_TIM_Base_MspInit+0xa4>)
 8001abc:	69db      	ldr	r3, [r3, #28]
 8001abe:	f003 0301 	and.w	r3, r3, #1
 8001ac2:	613b      	str	r3, [r7, #16]
 8001ac4:	693b      	ldr	r3, [r7, #16]
}
 8001ac6:	e022      	b.n	8001b0e <HAL_TIM_Base_MspInit+0x96>
  else if(htim_base->Instance==TIM3)
 8001ac8:	687b      	ldr	r3, [r7, #4]
 8001aca:	681b      	ldr	r3, [r3, #0]
 8001acc:	4a14      	ldr	r2, [pc, #80]	; (8001b20 <HAL_TIM_Base_MspInit+0xa8>)
 8001ace:	4293      	cmp	r3, r2
 8001ad0:	d10c      	bne.n	8001aec <HAL_TIM_Base_MspInit+0x74>
    __HAL_RCC_TIM3_CLK_ENABLE();
 8001ad2:	4b12      	ldr	r3, [pc, #72]	; (8001b1c <HAL_TIM_Base_MspInit+0xa4>)
 8001ad4:	69db      	ldr	r3, [r3, #28]
 8001ad6:	4a11      	ldr	r2, [pc, #68]	; (8001b1c <HAL_TIM_Base_MspInit+0xa4>)
 8001ad8:	f043 0302 	orr.w	r3, r3, #2
 8001adc:	61d3      	str	r3, [r2, #28]
 8001ade:	4b0f      	ldr	r3, [pc, #60]	; (8001b1c <HAL_TIM_Base_MspInit+0xa4>)
 8001ae0:	69db      	ldr	r3, [r3, #28]
 8001ae2:	f003 0302 	and.w	r3, r3, #2
 8001ae6:	60fb      	str	r3, [r7, #12]
 8001ae8:	68fb      	ldr	r3, [r7, #12]
}
 8001aea:	e010      	b.n	8001b0e <HAL_TIM_Base_MspInit+0x96>
  else if(htim_base->Instance==TIM4)
 8001aec:	687b      	ldr	r3, [r7, #4]
 8001aee:	681b      	ldr	r3, [r3, #0]
 8001af0:	4a0c      	ldr	r2, [pc, #48]	; (8001b24 <HAL_TIM_Base_MspInit+0xac>)
 8001af2:	4293      	cmp	r3, r2
 8001af4:	d10b      	bne.n	8001b0e <HAL_TIM_Base_MspInit+0x96>
    __HAL_RCC_TIM4_CLK_ENABLE();
 8001af6:	4b09      	ldr	r3, [pc, #36]	; (8001b1c <HAL_TIM_Base_MspInit+0xa4>)
 8001af8:	69db      	ldr	r3, [r3, #28]
 8001afa:	4a08      	ldr	r2, [pc, #32]	; (8001b1c <HAL_TIM_Base_MspInit+0xa4>)
 8001afc:	f043 0304 	orr.w	r3, r3, #4
 8001b00:	61d3      	str	r3, [r2, #28]
 8001b02:	4b06      	ldr	r3, [pc, #24]	; (8001b1c <HAL_TIM_Base_MspInit+0xa4>)
 8001b04:	69db      	ldr	r3, [r3, #28]
 8001b06:	f003 0304 	and.w	r3, r3, #4
 8001b0a:	60bb      	str	r3, [r7, #8]
 8001b0c:	68bb      	ldr	r3, [r7, #8]
}
 8001b0e:	bf00      	nop
 8001b10:	371c      	adds	r7, #28
 8001b12:	46bd      	mov	sp, r7
 8001b14:	bc80      	pop	{r7}
 8001b16:	4770      	bx	lr
 8001b18:	40012c00 	.word	0x40012c00
 8001b1c:	40021000 	.word	0x40021000
 8001b20:	40000400 	.word	0x40000400
 8001b24:	40000800 	.word	0x40000800

08001b28 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8001b28:	b580      	push	{r7, lr}
 8001b2a:	b08a      	sub	sp, #40	; 0x28
 8001b2c:	af00      	add	r7, sp, #0
 8001b2e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001b30:	f107 0318 	add.w	r3, r7, #24
 8001b34:	2200      	movs	r2, #0
 8001b36:	601a      	str	r2, [r3, #0]
 8001b38:	605a      	str	r2, [r3, #4]
 8001b3a:	609a      	str	r2, [r3, #8]
 8001b3c:	60da      	str	r2, [r3, #12]
  if(htim->Instance==TIM2)
 8001b3e:	687b      	ldr	r3, [r7, #4]
 8001b40:	681b      	ldr	r3, [r3, #0]
 8001b42:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001b46:	d118      	bne.n	8001b7a <HAL_TIM_MspPostInit+0x52>
  {
  /* USER CODE BEGIN TIM2_MspPostInit 0 */

  /* USER CODE END TIM2_MspPostInit 0 */
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001b48:	4b2b      	ldr	r3, [pc, #172]	; (8001bf8 <HAL_TIM_MspPostInit+0xd0>)
 8001b4a:	699b      	ldr	r3, [r3, #24]
 8001b4c:	4a2a      	ldr	r2, [pc, #168]	; (8001bf8 <HAL_TIM_MspPostInit+0xd0>)
 8001b4e:	f043 0304 	orr.w	r3, r3, #4
 8001b52:	6193      	str	r3, [r2, #24]
 8001b54:	4b28      	ldr	r3, [pc, #160]	; (8001bf8 <HAL_TIM_MspPostInit+0xd0>)
 8001b56:	699b      	ldr	r3, [r3, #24]
 8001b58:	f003 0304 	and.w	r3, r3, #4
 8001b5c:	617b      	str	r3, [r7, #20]
 8001b5e:	697b      	ldr	r3, [r7, #20]
    /**TIM2 GPIO Configuration
    PA1     ------> TIM2_CH2
    */
    GPIO_InitStruct.Pin = SERVO_Pin;
 8001b60:	2302      	movs	r3, #2
 8001b62:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001b64:	2302      	movs	r3, #2
 8001b66:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001b68:	2302      	movs	r3, #2
 8001b6a:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(SERVO_GPIO_Port, &GPIO_InitStruct);
 8001b6c:	f107 0318 	add.w	r3, r7, #24
 8001b70:	4619      	mov	r1, r3
 8001b72:	4822      	ldr	r0, [pc, #136]	; (8001bfc <HAL_TIM_MspPostInit+0xd4>)
 8001b74:	f000 fafc 	bl	8002170 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM4_MspPostInit 1 */

  /* USER CODE END TIM4_MspPostInit 1 */
  }

}
 8001b78:	e03a      	b.n	8001bf0 <HAL_TIM_MspPostInit+0xc8>
  else if(htim->Instance==TIM3)
 8001b7a:	687b      	ldr	r3, [r7, #4]
 8001b7c:	681b      	ldr	r3, [r3, #0]
 8001b7e:	4a20      	ldr	r2, [pc, #128]	; (8001c00 <HAL_TIM_MspPostInit+0xd8>)
 8001b80:	4293      	cmp	r3, r2
 8001b82:	d118      	bne.n	8001bb6 <HAL_TIM_MspPostInit+0x8e>
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001b84:	4b1c      	ldr	r3, [pc, #112]	; (8001bf8 <HAL_TIM_MspPostInit+0xd0>)
 8001b86:	699b      	ldr	r3, [r3, #24]
 8001b88:	4a1b      	ldr	r2, [pc, #108]	; (8001bf8 <HAL_TIM_MspPostInit+0xd0>)
 8001b8a:	f043 0304 	orr.w	r3, r3, #4
 8001b8e:	6193      	str	r3, [r2, #24]
 8001b90:	4b19      	ldr	r3, [pc, #100]	; (8001bf8 <HAL_TIM_MspPostInit+0xd0>)
 8001b92:	699b      	ldr	r3, [r3, #24]
 8001b94:	f003 0304 	and.w	r3, r3, #4
 8001b98:	613b      	str	r3, [r7, #16]
 8001b9a:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = Right_Motor_PWM_Pin;
 8001b9c:	2340      	movs	r3, #64	; 0x40
 8001b9e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001ba0:	2302      	movs	r3, #2
 8001ba2:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001ba4:	2302      	movs	r3, #2
 8001ba6:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(Right_Motor_PWM_GPIO_Port, &GPIO_InitStruct);
 8001ba8:	f107 0318 	add.w	r3, r7, #24
 8001bac:	4619      	mov	r1, r3
 8001bae:	4813      	ldr	r0, [pc, #76]	; (8001bfc <HAL_TIM_MspPostInit+0xd4>)
 8001bb0:	f000 fade 	bl	8002170 <HAL_GPIO_Init>
}
 8001bb4:	e01c      	b.n	8001bf0 <HAL_TIM_MspPostInit+0xc8>
  else if(htim->Instance==TIM4)
 8001bb6:	687b      	ldr	r3, [r7, #4]
 8001bb8:	681b      	ldr	r3, [r3, #0]
 8001bba:	4a12      	ldr	r2, [pc, #72]	; (8001c04 <HAL_TIM_MspPostInit+0xdc>)
 8001bbc:	4293      	cmp	r3, r2
 8001bbe:	d117      	bne.n	8001bf0 <HAL_TIM_MspPostInit+0xc8>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001bc0:	4b0d      	ldr	r3, [pc, #52]	; (8001bf8 <HAL_TIM_MspPostInit+0xd0>)
 8001bc2:	699b      	ldr	r3, [r3, #24]
 8001bc4:	4a0c      	ldr	r2, [pc, #48]	; (8001bf8 <HAL_TIM_MspPostInit+0xd0>)
 8001bc6:	f043 0308 	orr.w	r3, r3, #8
 8001bca:	6193      	str	r3, [r2, #24]
 8001bcc:	4b0a      	ldr	r3, [pc, #40]	; (8001bf8 <HAL_TIM_MspPostInit+0xd0>)
 8001bce:	699b      	ldr	r3, [r3, #24]
 8001bd0:	f003 0308 	and.w	r3, r3, #8
 8001bd4:	60fb      	str	r3, [r7, #12]
 8001bd6:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = Left_Motor_PWM_Pin;
 8001bd8:	2340      	movs	r3, #64	; 0x40
 8001bda:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001bdc:	2302      	movs	r3, #2
 8001bde:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001be0:	2302      	movs	r3, #2
 8001be2:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(Left_Motor_PWM_GPIO_Port, &GPIO_InitStruct);
 8001be4:	f107 0318 	add.w	r3, r7, #24
 8001be8:	4619      	mov	r1, r3
 8001bea:	4807      	ldr	r0, [pc, #28]	; (8001c08 <HAL_TIM_MspPostInit+0xe0>)
 8001bec:	f000 fac0 	bl	8002170 <HAL_GPIO_Init>
}
 8001bf0:	bf00      	nop
 8001bf2:	3728      	adds	r7, #40	; 0x28
 8001bf4:	46bd      	mov	sp, r7
 8001bf6:	bd80      	pop	{r7, pc}
 8001bf8:	40021000 	.word	0x40021000
 8001bfc:	40010800 	.word	0x40010800
 8001c00:	40000400 	.word	0x40000400
 8001c04:	40000800 	.word	0x40000800
 8001c08:	40010c00 	.word	0x40010c00

08001c0c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001c0c:	b480      	push	{r7}
 8001c0e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001c10:	e7fe      	b.n	8001c10 <NMI_Handler+0x4>

08001c12 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001c12:	b480      	push	{r7}
 8001c14:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001c16:	e7fe      	b.n	8001c16 <HardFault_Handler+0x4>

08001c18 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001c18:	b480      	push	{r7}
 8001c1a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001c1c:	e7fe      	b.n	8001c1c <MemManage_Handler+0x4>

08001c1e <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001c1e:	b480      	push	{r7}
 8001c20:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001c22:	e7fe      	b.n	8001c22 <BusFault_Handler+0x4>

08001c24 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001c24:	b480      	push	{r7}
 8001c26:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001c28:	e7fe      	b.n	8001c28 <UsageFault_Handler+0x4>

08001c2a <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001c2a:	b480      	push	{r7}
 8001c2c:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001c2e:	bf00      	nop
 8001c30:	46bd      	mov	sp, r7
 8001c32:	bc80      	pop	{r7}
 8001c34:	4770      	bx	lr

08001c36 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001c36:	b480      	push	{r7}
 8001c38:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001c3a:	bf00      	nop
 8001c3c:	46bd      	mov	sp, r7
 8001c3e:	bc80      	pop	{r7}
 8001c40:	4770      	bx	lr

08001c42 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001c42:	b480      	push	{r7}
 8001c44:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001c46:	bf00      	nop
 8001c48:	46bd      	mov	sp, r7
 8001c4a:	bc80      	pop	{r7}
 8001c4c:	4770      	bx	lr

08001c4e <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001c4e:	b580      	push	{r7, lr}
 8001c50:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001c52:	f000 f93f 	bl	8001ed4 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001c56:	bf00      	nop
 8001c58:	bd80      	pop	{r7, pc}
	...

08001c5c <USB_LP_CAN1_RX0_IRQHandler>:

/**
  * @brief This function handles USB low priority or CAN RX0 interrupts.
  */
void USB_LP_CAN1_RX0_IRQHandler(void)
{
 8001c5c:	b580      	push	{r7, lr}
 8001c5e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_LP_CAN1_RX0_IRQn 0 */

  /* USER CODE END USB_LP_CAN1_RX0_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_FS);
 8001c60:	4802      	ldr	r0, [pc, #8]	; (8001c6c <USB_LP_CAN1_RX0_IRQHandler+0x10>)
 8001c62:	f000 fd46 	bl	80026f2 <HAL_PCD_IRQHandler>
  /* USER CODE BEGIN USB_LP_CAN1_RX0_IRQn 1 */

  /* USER CODE END USB_LP_CAN1_RX0_IRQn 1 */
}
 8001c66:	bf00      	nop
 8001c68:	bd80      	pop	{r7, pc}
 8001c6a:	bf00      	nop
 8001c6c:	2000119c 	.word	0x2000119c

08001c70 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8001c70:	b480      	push	{r7}
 8001c72:	af00      	add	r7, sp, #0
  return 1;
 8001c74:	2301      	movs	r3, #1
}
 8001c76:	4618      	mov	r0, r3
 8001c78:	46bd      	mov	sp, r7
 8001c7a:	bc80      	pop	{r7}
 8001c7c:	4770      	bx	lr

08001c7e <_kill>:

int _kill(int pid, int sig)
{
 8001c7e:	b580      	push	{r7, lr}
 8001c80:	b082      	sub	sp, #8
 8001c82:	af00      	add	r7, sp, #0
 8001c84:	6078      	str	r0, [r7, #4]
 8001c86:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8001c88:	f008 fd4c 	bl	800a724 <__errno>
 8001c8c:	4603      	mov	r3, r0
 8001c8e:	2216      	movs	r2, #22
 8001c90:	601a      	str	r2, [r3, #0]
  return -1;
 8001c92:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001c96:	4618      	mov	r0, r3
 8001c98:	3708      	adds	r7, #8
 8001c9a:	46bd      	mov	sp, r7
 8001c9c:	bd80      	pop	{r7, pc}

08001c9e <_exit>:

void _exit (int status)
{
 8001c9e:	b580      	push	{r7, lr}
 8001ca0:	b082      	sub	sp, #8
 8001ca2:	af00      	add	r7, sp, #0
 8001ca4:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8001ca6:	f04f 31ff 	mov.w	r1, #4294967295
 8001caa:	6878      	ldr	r0, [r7, #4]
 8001cac:	f7ff ffe7 	bl	8001c7e <_kill>
  while (1) {}    /* Make sure we hang here */
 8001cb0:	e7fe      	b.n	8001cb0 <_exit+0x12>

08001cb2 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001cb2:	b580      	push	{r7, lr}
 8001cb4:	b086      	sub	sp, #24
 8001cb6:	af00      	add	r7, sp, #0
 8001cb8:	60f8      	str	r0, [r7, #12]
 8001cba:	60b9      	str	r1, [r7, #8]
 8001cbc:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001cbe:	2300      	movs	r3, #0
 8001cc0:	617b      	str	r3, [r7, #20]
 8001cc2:	e00a      	b.n	8001cda <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8001cc4:	f3af 8000 	nop.w
 8001cc8:	4601      	mov	r1, r0
 8001cca:	68bb      	ldr	r3, [r7, #8]
 8001ccc:	1c5a      	adds	r2, r3, #1
 8001cce:	60ba      	str	r2, [r7, #8]
 8001cd0:	b2ca      	uxtb	r2, r1
 8001cd2:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001cd4:	697b      	ldr	r3, [r7, #20]
 8001cd6:	3301      	adds	r3, #1
 8001cd8:	617b      	str	r3, [r7, #20]
 8001cda:	697a      	ldr	r2, [r7, #20]
 8001cdc:	687b      	ldr	r3, [r7, #4]
 8001cde:	429a      	cmp	r2, r3
 8001ce0:	dbf0      	blt.n	8001cc4 <_read+0x12>
  }

  return len;
 8001ce2:	687b      	ldr	r3, [r7, #4]
}
 8001ce4:	4618      	mov	r0, r3
 8001ce6:	3718      	adds	r7, #24
 8001ce8:	46bd      	mov	sp, r7
 8001cea:	bd80      	pop	{r7, pc}

08001cec <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8001cec:	b580      	push	{r7, lr}
 8001cee:	b086      	sub	sp, #24
 8001cf0:	af00      	add	r7, sp, #0
 8001cf2:	60f8      	str	r0, [r7, #12]
 8001cf4:	60b9      	str	r1, [r7, #8]
 8001cf6:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001cf8:	2300      	movs	r3, #0
 8001cfa:	617b      	str	r3, [r7, #20]
 8001cfc:	e009      	b.n	8001d12 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8001cfe:	68bb      	ldr	r3, [r7, #8]
 8001d00:	1c5a      	adds	r2, r3, #1
 8001d02:	60ba      	str	r2, [r7, #8]
 8001d04:	781b      	ldrb	r3, [r3, #0]
 8001d06:	4618      	mov	r0, r3
 8001d08:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001d0c:	697b      	ldr	r3, [r7, #20]
 8001d0e:	3301      	adds	r3, #1
 8001d10:	617b      	str	r3, [r7, #20]
 8001d12:	697a      	ldr	r2, [r7, #20]
 8001d14:	687b      	ldr	r3, [r7, #4]
 8001d16:	429a      	cmp	r2, r3
 8001d18:	dbf1      	blt.n	8001cfe <_write+0x12>
  }
  return len;
 8001d1a:	687b      	ldr	r3, [r7, #4]
}
 8001d1c:	4618      	mov	r0, r3
 8001d1e:	3718      	adds	r7, #24
 8001d20:	46bd      	mov	sp, r7
 8001d22:	bd80      	pop	{r7, pc}

08001d24 <_close>:

int _close(int file)
{
 8001d24:	b480      	push	{r7}
 8001d26:	b083      	sub	sp, #12
 8001d28:	af00      	add	r7, sp, #0
 8001d2a:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8001d2c:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001d30:	4618      	mov	r0, r3
 8001d32:	370c      	adds	r7, #12
 8001d34:	46bd      	mov	sp, r7
 8001d36:	bc80      	pop	{r7}
 8001d38:	4770      	bx	lr

08001d3a <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001d3a:	b480      	push	{r7}
 8001d3c:	b083      	sub	sp, #12
 8001d3e:	af00      	add	r7, sp, #0
 8001d40:	6078      	str	r0, [r7, #4]
 8001d42:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8001d44:	683b      	ldr	r3, [r7, #0]
 8001d46:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8001d4a:	605a      	str	r2, [r3, #4]
  return 0;
 8001d4c:	2300      	movs	r3, #0
}
 8001d4e:	4618      	mov	r0, r3
 8001d50:	370c      	adds	r7, #12
 8001d52:	46bd      	mov	sp, r7
 8001d54:	bc80      	pop	{r7}
 8001d56:	4770      	bx	lr

08001d58 <_isatty>:

int _isatty(int file)
{
 8001d58:	b480      	push	{r7}
 8001d5a:	b083      	sub	sp, #12
 8001d5c:	af00      	add	r7, sp, #0
 8001d5e:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8001d60:	2301      	movs	r3, #1
}
 8001d62:	4618      	mov	r0, r3
 8001d64:	370c      	adds	r7, #12
 8001d66:	46bd      	mov	sp, r7
 8001d68:	bc80      	pop	{r7}
 8001d6a:	4770      	bx	lr

08001d6c <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001d6c:	b480      	push	{r7}
 8001d6e:	b085      	sub	sp, #20
 8001d70:	af00      	add	r7, sp, #0
 8001d72:	60f8      	str	r0, [r7, #12]
 8001d74:	60b9      	str	r1, [r7, #8]
 8001d76:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8001d78:	2300      	movs	r3, #0
}
 8001d7a:	4618      	mov	r0, r3
 8001d7c:	3714      	adds	r7, #20
 8001d7e:	46bd      	mov	sp, r7
 8001d80:	bc80      	pop	{r7}
 8001d82:	4770      	bx	lr

08001d84 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001d84:	b580      	push	{r7, lr}
 8001d86:	b086      	sub	sp, #24
 8001d88:	af00      	add	r7, sp, #0
 8001d8a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001d8c:	4a14      	ldr	r2, [pc, #80]	; (8001de0 <_sbrk+0x5c>)
 8001d8e:	4b15      	ldr	r3, [pc, #84]	; (8001de4 <_sbrk+0x60>)
 8001d90:	1ad3      	subs	r3, r2, r3
 8001d92:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001d94:	697b      	ldr	r3, [r7, #20]
 8001d96:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001d98:	4b13      	ldr	r3, [pc, #76]	; (8001de8 <_sbrk+0x64>)
 8001d9a:	681b      	ldr	r3, [r3, #0]
 8001d9c:	2b00      	cmp	r3, #0
 8001d9e:	d102      	bne.n	8001da6 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001da0:	4b11      	ldr	r3, [pc, #68]	; (8001de8 <_sbrk+0x64>)
 8001da2:	4a12      	ldr	r2, [pc, #72]	; (8001dec <_sbrk+0x68>)
 8001da4:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001da6:	4b10      	ldr	r3, [pc, #64]	; (8001de8 <_sbrk+0x64>)
 8001da8:	681a      	ldr	r2, [r3, #0]
 8001daa:	687b      	ldr	r3, [r7, #4]
 8001dac:	4413      	add	r3, r2
 8001dae:	693a      	ldr	r2, [r7, #16]
 8001db0:	429a      	cmp	r2, r3
 8001db2:	d207      	bcs.n	8001dc4 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001db4:	f008 fcb6 	bl	800a724 <__errno>
 8001db8:	4603      	mov	r3, r0
 8001dba:	220c      	movs	r2, #12
 8001dbc:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001dbe:	f04f 33ff 	mov.w	r3, #4294967295
 8001dc2:	e009      	b.n	8001dd8 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001dc4:	4b08      	ldr	r3, [pc, #32]	; (8001de8 <_sbrk+0x64>)
 8001dc6:	681b      	ldr	r3, [r3, #0]
 8001dc8:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001dca:	4b07      	ldr	r3, [pc, #28]	; (8001de8 <_sbrk+0x64>)
 8001dcc:	681a      	ldr	r2, [r3, #0]
 8001dce:	687b      	ldr	r3, [r7, #4]
 8001dd0:	4413      	add	r3, r2
 8001dd2:	4a05      	ldr	r2, [pc, #20]	; (8001de8 <_sbrk+0x64>)
 8001dd4:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001dd6:	68fb      	ldr	r3, [r7, #12]
}
 8001dd8:	4618      	mov	r0, r3
 8001dda:	3718      	adds	r7, #24
 8001ddc:	46bd      	mov	sp, r7
 8001dde:	bd80      	pop	{r7, pc}
 8001de0:	20005000 	.word	0x20005000
 8001de4:	00000400 	.word	0x00000400
 8001de8:	200004cc 	.word	0x200004cc
 8001dec:	200017f8 	.word	0x200017f8

08001df0 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8001df0:	b480      	push	{r7}
 8001df2:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001df4:	bf00      	nop
 8001df6:	46bd      	mov	sp, r7
 8001df8:	bc80      	pop	{r7}
 8001dfa:	4770      	bx	lr

08001dfc <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
     bl  SystemInit
 8001dfc:	f7ff fff8 	bl	8001df0 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001e00:	480b      	ldr	r0, [pc, #44]	; (8001e30 <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 8001e02:	490c      	ldr	r1, [pc, #48]	; (8001e34 <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 8001e04:	4a0c      	ldr	r2, [pc, #48]	; (8001e38 <LoopFillZerobss+0x16>)
  movs r3, #0
 8001e06:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001e08:	e002      	b.n	8001e10 <LoopCopyDataInit>

08001e0a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001e0a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001e0c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001e0e:	3304      	adds	r3, #4

08001e10 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001e10:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001e12:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001e14:	d3f9      	bcc.n	8001e0a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001e16:	4a09      	ldr	r2, [pc, #36]	; (8001e3c <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 8001e18:	4c09      	ldr	r4, [pc, #36]	; (8001e40 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8001e1a:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001e1c:	e001      	b.n	8001e22 <LoopFillZerobss>

08001e1e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001e1e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001e20:	3204      	adds	r2, #4

08001e22 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001e22:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001e24:	d3fb      	bcc.n	8001e1e <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8001e26:	f008 fc83 	bl	800a730 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8001e2a:	f7ff facd 	bl	80013c8 <main>
  bx lr
 8001e2e:	4770      	bx	lr
  ldr r0, =_sdata
 8001e30:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001e34:	20000358 	.word	0x20000358
  ldr r2, =_sidata
 8001e38:	0800c904 	.word	0x0800c904
  ldr r2, =_sbss
 8001e3c:	20000358 	.word	0x20000358
  ldr r4, =_ebss
 8001e40:	200017f8 	.word	0x200017f8

08001e44 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8001e44:	e7fe      	b.n	8001e44 <ADC1_2_IRQHandler>
	...

08001e48 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001e48:	b580      	push	{r7, lr}
 8001e4a:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001e4c:	4b08      	ldr	r3, [pc, #32]	; (8001e70 <HAL_Init+0x28>)
 8001e4e:	681b      	ldr	r3, [r3, #0]
 8001e50:	4a07      	ldr	r2, [pc, #28]	; (8001e70 <HAL_Init+0x28>)
 8001e52:	f043 0310 	orr.w	r3, r3, #16
 8001e56:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001e58:	2003      	movs	r0, #3
 8001e5a:	f000 f947 	bl	80020ec <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001e5e:	200f      	movs	r0, #15
 8001e60:	f000 f808 	bl	8001e74 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001e64:	f7ff fdd6 	bl	8001a14 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001e68:	2300      	movs	r3, #0
}
 8001e6a:	4618      	mov	r0, r3
 8001e6c:	bd80      	pop	{r7, pc}
 8001e6e:	bf00      	nop
 8001e70:	40022000 	.word	0x40022000

08001e74 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001e74:	b580      	push	{r7, lr}
 8001e76:	b082      	sub	sp, #8
 8001e78:	af00      	add	r7, sp, #0
 8001e7a:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001e7c:	4b12      	ldr	r3, [pc, #72]	; (8001ec8 <HAL_InitTick+0x54>)
 8001e7e:	681a      	ldr	r2, [r3, #0]
 8001e80:	4b12      	ldr	r3, [pc, #72]	; (8001ecc <HAL_InitTick+0x58>)
 8001e82:	781b      	ldrb	r3, [r3, #0]
 8001e84:	4619      	mov	r1, r3
 8001e86:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001e8a:	fbb3 f3f1 	udiv	r3, r3, r1
 8001e8e:	fbb2 f3f3 	udiv	r3, r2, r3
 8001e92:	4618      	mov	r0, r3
 8001e94:	f000 f95f 	bl	8002156 <HAL_SYSTICK_Config>
 8001e98:	4603      	mov	r3, r0
 8001e9a:	2b00      	cmp	r3, #0
 8001e9c:	d001      	beq.n	8001ea2 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001e9e:	2301      	movs	r3, #1
 8001ea0:	e00e      	b.n	8001ec0 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001ea2:	687b      	ldr	r3, [r7, #4]
 8001ea4:	2b0f      	cmp	r3, #15
 8001ea6:	d80a      	bhi.n	8001ebe <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001ea8:	2200      	movs	r2, #0
 8001eaa:	6879      	ldr	r1, [r7, #4]
 8001eac:	f04f 30ff 	mov.w	r0, #4294967295
 8001eb0:	f000 f927 	bl	8002102 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001eb4:	4a06      	ldr	r2, [pc, #24]	; (8001ed0 <HAL_InitTick+0x5c>)
 8001eb6:	687b      	ldr	r3, [r7, #4]
 8001eb8:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001eba:	2300      	movs	r3, #0
 8001ebc:	e000      	b.n	8001ec0 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001ebe:	2301      	movs	r3, #1
}
 8001ec0:	4618      	mov	r0, r3
 8001ec2:	3708      	adds	r7, #8
 8001ec4:	46bd      	mov	sp, r7
 8001ec6:	bd80      	pop	{r7, pc}
 8001ec8:	20000014 	.word	0x20000014
 8001ecc:	2000001c 	.word	0x2000001c
 8001ed0:	20000018 	.word	0x20000018

08001ed4 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001ed4:	b480      	push	{r7}
 8001ed6:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001ed8:	4b05      	ldr	r3, [pc, #20]	; (8001ef0 <HAL_IncTick+0x1c>)
 8001eda:	781b      	ldrb	r3, [r3, #0]
 8001edc:	461a      	mov	r2, r3
 8001ede:	4b05      	ldr	r3, [pc, #20]	; (8001ef4 <HAL_IncTick+0x20>)
 8001ee0:	681b      	ldr	r3, [r3, #0]
 8001ee2:	4413      	add	r3, r2
 8001ee4:	4a03      	ldr	r2, [pc, #12]	; (8001ef4 <HAL_IncTick+0x20>)
 8001ee6:	6013      	str	r3, [r2, #0]
}
 8001ee8:	bf00      	nop
 8001eea:	46bd      	mov	sp, r7
 8001eec:	bc80      	pop	{r7}
 8001eee:	4770      	bx	lr
 8001ef0:	2000001c 	.word	0x2000001c
 8001ef4:	200004d0 	.word	0x200004d0

08001ef8 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001ef8:	b480      	push	{r7}
 8001efa:	af00      	add	r7, sp, #0
  return uwTick;
 8001efc:	4b02      	ldr	r3, [pc, #8]	; (8001f08 <HAL_GetTick+0x10>)
 8001efe:	681b      	ldr	r3, [r3, #0]
}
 8001f00:	4618      	mov	r0, r3
 8001f02:	46bd      	mov	sp, r7
 8001f04:	bc80      	pop	{r7}
 8001f06:	4770      	bx	lr
 8001f08:	200004d0 	.word	0x200004d0

08001f0c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001f0c:	b580      	push	{r7, lr}
 8001f0e:	b084      	sub	sp, #16
 8001f10:	af00      	add	r7, sp, #0
 8001f12:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001f14:	f7ff fff0 	bl	8001ef8 <HAL_GetTick>
 8001f18:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001f1a:	687b      	ldr	r3, [r7, #4]
 8001f1c:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001f1e:	68fb      	ldr	r3, [r7, #12]
 8001f20:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001f24:	d005      	beq.n	8001f32 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001f26:	4b0a      	ldr	r3, [pc, #40]	; (8001f50 <HAL_Delay+0x44>)
 8001f28:	781b      	ldrb	r3, [r3, #0]
 8001f2a:	461a      	mov	r2, r3
 8001f2c:	68fb      	ldr	r3, [r7, #12]
 8001f2e:	4413      	add	r3, r2
 8001f30:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8001f32:	bf00      	nop
 8001f34:	f7ff ffe0 	bl	8001ef8 <HAL_GetTick>
 8001f38:	4602      	mov	r2, r0
 8001f3a:	68bb      	ldr	r3, [r7, #8]
 8001f3c:	1ad3      	subs	r3, r2, r3
 8001f3e:	68fa      	ldr	r2, [r7, #12]
 8001f40:	429a      	cmp	r2, r3
 8001f42:	d8f7      	bhi.n	8001f34 <HAL_Delay+0x28>
  {
  }
}
 8001f44:	bf00      	nop
 8001f46:	bf00      	nop
 8001f48:	3710      	adds	r7, #16
 8001f4a:	46bd      	mov	sp, r7
 8001f4c:	bd80      	pop	{r7, pc}
 8001f4e:	bf00      	nop
 8001f50:	2000001c 	.word	0x2000001c

08001f54 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001f54:	b480      	push	{r7}
 8001f56:	b085      	sub	sp, #20
 8001f58:	af00      	add	r7, sp, #0
 8001f5a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001f5c:	687b      	ldr	r3, [r7, #4]
 8001f5e:	f003 0307 	and.w	r3, r3, #7
 8001f62:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001f64:	4b0c      	ldr	r3, [pc, #48]	; (8001f98 <__NVIC_SetPriorityGrouping+0x44>)
 8001f66:	68db      	ldr	r3, [r3, #12]
 8001f68:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001f6a:	68ba      	ldr	r2, [r7, #8]
 8001f6c:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8001f70:	4013      	ands	r3, r2
 8001f72:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8001f74:	68fb      	ldr	r3, [r7, #12]
 8001f76:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001f78:	68bb      	ldr	r3, [r7, #8]
 8001f7a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001f7c:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8001f80:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001f84:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001f86:	4a04      	ldr	r2, [pc, #16]	; (8001f98 <__NVIC_SetPriorityGrouping+0x44>)
 8001f88:	68bb      	ldr	r3, [r7, #8]
 8001f8a:	60d3      	str	r3, [r2, #12]
}
 8001f8c:	bf00      	nop
 8001f8e:	3714      	adds	r7, #20
 8001f90:	46bd      	mov	sp, r7
 8001f92:	bc80      	pop	{r7}
 8001f94:	4770      	bx	lr
 8001f96:	bf00      	nop
 8001f98:	e000ed00 	.word	0xe000ed00

08001f9c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001f9c:	b480      	push	{r7}
 8001f9e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001fa0:	4b04      	ldr	r3, [pc, #16]	; (8001fb4 <__NVIC_GetPriorityGrouping+0x18>)
 8001fa2:	68db      	ldr	r3, [r3, #12]
 8001fa4:	0a1b      	lsrs	r3, r3, #8
 8001fa6:	f003 0307 	and.w	r3, r3, #7
}
 8001faa:	4618      	mov	r0, r3
 8001fac:	46bd      	mov	sp, r7
 8001fae:	bc80      	pop	{r7}
 8001fb0:	4770      	bx	lr
 8001fb2:	bf00      	nop
 8001fb4:	e000ed00 	.word	0xe000ed00

08001fb8 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001fb8:	b480      	push	{r7}
 8001fba:	b083      	sub	sp, #12
 8001fbc:	af00      	add	r7, sp, #0
 8001fbe:	4603      	mov	r3, r0
 8001fc0:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001fc2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001fc6:	2b00      	cmp	r3, #0
 8001fc8:	db0b      	blt.n	8001fe2 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001fca:	79fb      	ldrb	r3, [r7, #7]
 8001fcc:	f003 021f 	and.w	r2, r3, #31
 8001fd0:	4906      	ldr	r1, [pc, #24]	; (8001fec <__NVIC_EnableIRQ+0x34>)
 8001fd2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001fd6:	095b      	lsrs	r3, r3, #5
 8001fd8:	2001      	movs	r0, #1
 8001fda:	fa00 f202 	lsl.w	r2, r0, r2
 8001fde:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8001fe2:	bf00      	nop
 8001fe4:	370c      	adds	r7, #12
 8001fe6:	46bd      	mov	sp, r7
 8001fe8:	bc80      	pop	{r7}
 8001fea:	4770      	bx	lr
 8001fec:	e000e100 	.word	0xe000e100

08001ff0 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001ff0:	b480      	push	{r7}
 8001ff2:	b083      	sub	sp, #12
 8001ff4:	af00      	add	r7, sp, #0
 8001ff6:	4603      	mov	r3, r0
 8001ff8:	6039      	str	r1, [r7, #0]
 8001ffa:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001ffc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002000:	2b00      	cmp	r3, #0
 8002002:	db0a      	blt.n	800201a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002004:	683b      	ldr	r3, [r7, #0]
 8002006:	b2da      	uxtb	r2, r3
 8002008:	490c      	ldr	r1, [pc, #48]	; (800203c <__NVIC_SetPriority+0x4c>)
 800200a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800200e:	0112      	lsls	r2, r2, #4
 8002010:	b2d2      	uxtb	r2, r2
 8002012:	440b      	add	r3, r1
 8002014:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002018:	e00a      	b.n	8002030 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800201a:	683b      	ldr	r3, [r7, #0]
 800201c:	b2da      	uxtb	r2, r3
 800201e:	4908      	ldr	r1, [pc, #32]	; (8002040 <__NVIC_SetPriority+0x50>)
 8002020:	79fb      	ldrb	r3, [r7, #7]
 8002022:	f003 030f 	and.w	r3, r3, #15
 8002026:	3b04      	subs	r3, #4
 8002028:	0112      	lsls	r2, r2, #4
 800202a:	b2d2      	uxtb	r2, r2
 800202c:	440b      	add	r3, r1
 800202e:	761a      	strb	r2, [r3, #24]
}
 8002030:	bf00      	nop
 8002032:	370c      	adds	r7, #12
 8002034:	46bd      	mov	sp, r7
 8002036:	bc80      	pop	{r7}
 8002038:	4770      	bx	lr
 800203a:	bf00      	nop
 800203c:	e000e100 	.word	0xe000e100
 8002040:	e000ed00 	.word	0xe000ed00

08002044 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002044:	b480      	push	{r7}
 8002046:	b089      	sub	sp, #36	; 0x24
 8002048:	af00      	add	r7, sp, #0
 800204a:	60f8      	str	r0, [r7, #12]
 800204c:	60b9      	str	r1, [r7, #8]
 800204e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002050:	68fb      	ldr	r3, [r7, #12]
 8002052:	f003 0307 	and.w	r3, r3, #7
 8002056:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002058:	69fb      	ldr	r3, [r7, #28]
 800205a:	f1c3 0307 	rsb	r3, r3, #7
 800205e:	2b04      	cmp	r3, #4
 8002060:	bf28      	it	cs
 8002062:	2304      	movcs	r3, #4
 8002064:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002066:	69fb      	ldr	r3, [r7, #28]
 8002068:	3304      	adds	r3, #4
 800206a:	2b06      	cmp	r3, #6
 800206c:	d902      	bls.n	8002074 <NVIC_EncodePriority+0x30>
 800206e:	69fb      	ldr	r3, [r7, #28]
 8002070:	3b03      	subs	r3, #3
 8002072:	e000      	b.n	8002076 <NVIC_EncodePriority+0x32>
 8002074:	2300      	movs	r3, #0
 8002076:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002078:	f04f 32ff 	mov.w	r2, #4294967295
 800207c:	69bb      	ldr	r3, [r7, #24]
 800207e:	fa02 f303 	lsl.w	r3, r2, r3
 8002082:	43da      	mvns	r2, r3
 8002084:	68bb      	ldr	r3, [r7, #8]
 8002086:	401a      	ands	r2, r3
 8002088:	697b      	ldr	r3, [r7, #20]
 800208a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800208c:	f04f 31ff 	mov.w	r1, #4294967295
 8002090:	697b      	ldr	r3, [r7, #20]
 8002092:	fa01 f303 	lsl.w	r3, r1, r3
 8002096:	43d9      	mvns	r1, r3
 8002098:	687b      	ldr	r3, [r7, #4]
 800209a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800209c:	4313      	orrs	r3, r2
         );
}
 800209e:	4618      	mov	r0, r3
 80020a0:	3724      	adds	r7, #36	; 0x24
 80020a2:	46bd      	mov	sp, r7
 80020a4:	bc80      	pop	{r7}
 80020a6:	4770      	bx	lr

080020a8 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80020a8:	b580      	push	{r7, lr}
 80020aa:	b082      	sub	sp, #8
 80020ac:	af00      	add	r7, sp, #0
 80020ae:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80020b0:	687b      	ldr	r3, [r7, #4]
 80020b2:	3b01      	subs	r3, #1
 80020b4:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80020b8:	d301      	bcc.n	80020be <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80020ba:	2301      	movs	r3, #1
 80020bc:	e00f      	b.n	80020de <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80020be:	4a0a      	ldr	r2, [pc, #40]	; (80020e8 <SysTick_Config+0x40>)
 80020c0:	687b      	ldr	r3, [r7, #4]
 80020c2:	3b01      	subs	r3, #1
 80020c4:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80020c6:	210f      	movs	r1, #15
 80020c8:	f04f 30ff 	mov.w	r0, #4294967295
 80020cc:	f7ff ff90 	bl	8001ff0 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80020d0:	4b05      	ldr	r3, [pc, #20]	; (80020e8 <SysTick_Config+0x40>)
 80020d2:	2200      	movs	r2, #0
 80020d4:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80020d6:	4b04      	ldr	r3, [pc, #16]	; (80020e8 <SysTick_Config+0x40>)
 80020d8:	2207      	movs	r2, #7
 80020da:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80020dc:	2300      	movs	r3, #0
}
 80020de:	4618      	mov	r0, r3
 80020e0:	3708      	adds	r7, #8
 80020e2:	46bd      	mov	sp, r7
 80020e4:	bd80      	pop	{r7, pc}
 80020e6:	bf00      	nop
 80020e8:	e000e010 	.word	0xe000e010

080020ec <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80020ec:	b580      	push	{r7, lr}
 80020ee:	b082      	sub	sp, #8
 80020f0:	af00      	add	r7, sp, #0
 80020f2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80020f4:	6878      	ldr	r0, [r7, #4]
 80020f6:	f7ff ff2d 	bl	8001f54 <__NVIC_SetPriorityGrouping>
}
 80020fa:	bf00      	nop
 80020fc:	3708      	adds	r7, #8
 80020fe:	46bd      	mov	sp, r7
 8002100:	bd80      	pop	{r7, pc}

08002102 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8002102:	b580      	push	{r7, lr}
 8002104:	b086      	sub	sp, #24
 8002106:	af00      	add	r7, sp, #0
 8002108:	4603      	mov	r3, r0
 800210a:	60b9      	str	r1, [r7, #8]
 800210c:	607a      	str	r2, [r7, #4]
 800210e:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8002110:	2300      	movs	r3, #0
 8002112:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002114:	f7ff ff42 	bl	8001f9c <__NVIC_GetPriorityGrouping>
 8002118:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800211a:	687a      	ldr	r2, [r7, #4]
 800211c:	68b9      	ldr	r1, [r7, #8]
 800211e:	6978      	ldr	r0, [r7, #20]
 8002120:	f7ff ff90 	bl	8002044 <NVIC_EncodePriority>
 8002124:	4602      	mov	r2, r0
 8002126:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800212a:	4611      	mov	r1, r2
 800212c:	4618      	mov	r0, r3
 800212e:	f7ff ff5f 	bl	8001ff0 <__NVIC_SetPriority>
}
 8002132:	bf00      	nop
 8002134:	3718      	adds	r7, #24
 8002136:	46bd      	mov	sp, r7
 8002138:	bd80      	pop	{r7, pc}

0800213a <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800213a:	b580      	push	{r7, lr}
 800213c:	b082      	sub	sp, #8
 800213e:	af00      	add	r7, sp, #0
 8002140:	4603      	mov	r3, r0
 8002142:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002144:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002148:	4618      	mov	r0, r3
 800214a:	f7ff ff35 	bl	8001fb8 <__NVIC_EnableIRQ>
}
 800214e:	bf00      	nop
 8002150:	3708      	adds	r7, #8
 8002152:	46bd      	mov	sp, r7
 8002154:	bd80      	pop	{r7, pc}

08002156 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002156:	b580      	push	{r7, lr}
 8002158:	b082      	sub	sp, #8
 800215a:	af00      	add	r7, sp, #0
 800215c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800215e:	6878      	ldr	r0, [r7, #4]
 8002160:	f7ff ffa2 	bl	80020a8 <SysTick_Config>
 8002164:	4603      	mov	r3, r0
}
 8002166:	4618      	mov	r0, r3
 8002168:	3708      	adds	r7, #8
 800216a:	46bd      	mov	sp, r7
 800216c:	bd80      	pop	{r7, pc}
	...

08002170 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002170:	b480      	push	{r7}
 8002172:	b08b      	sub	sp, #44	; 0x2c
 8002174:	af00      	add	r7, sp, #0
 8002176:	6078      	str	r0, [r7, #4]
 8002178:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 800217a:	2300      	movs	r3, #0
 800217c:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 800217e:	2300      	movs	r3, #0
 8002180:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002182:	e169      	b.n	8002458 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8002184:	2201      	movs	r2, #1
 8002186:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002188:	fa02 f303 	lsl.w	r3, r2, r3
 800218c:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800218e:	683b      	ldr	r3, [r7, #0]
 8002190:	681b      	ldr	r3, [r3, #0]
 8002192:	69fa      	ldr	r2, [r7, #28]
 8002194:	4013      	ands	r3, r2
 8002196:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8002198:	69ba      	ldr	r2, [r7, #24]
 800219a:	69fb      	ldr	r3, [r7, #28]
 800219c:	429a      	cmp	r2, r3
 800219e:	f040 8158 	bne.w	8002452 <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 80021a2:	683b      	ldr	r3, [r7, #0]
 80021a4:	685b      	ldr	r3, [r3, #4]
 80021a6:	4a9a      	ldr	r2, [pc, #616]	; (8002410 <HAL_GPIO_Init+0x2a0>)
 80021a8:	4293      	cmp	r3, r2
 80021aa:	d05e      	beq.n	800226a <HAL_GPIO_Init+0xfa>
 80021ac:	4a98      	ldr	r2, [pc, #608]	; (8002410 <HAL_GPIO_Init+0x2a0>)
 80021ae:	4293      	cmp	r3, r2
 80021b0:	d875      	bhi.n	800229e <HAL_GPIO_Init+0x12e>
 80021b2:	4a98      	ldr	r2, [pc, #608]	; (8002414 <HAL_GPIO_Init+0x2a4>)
 80021b4:	4293      	cmp	r3, r2
 80021b6:	d058      	beq.n	800226a <HAL_GPIO_Init+0xfa>
 80021b8:	4a96      	ldr	r2, [pc, #600]	; (8002414 <HAL_GPIO_Init+0x2a4>)
 80021ba:	4293      	cmp	r3, r2
 80021bc:	d86f      	bhi.n	800229e <HAL_GPIO_Init+0x12e>
 80021be:	4a96      	ldr	r2, [pc, #600]	; (8002418 <HAL_GPIO_Init+0x2a8>)
 80021c0:	4293      	cmp	r3, r2
 80021c2:	d052      	beq.n	800226a <HAL_GPIO_Init+0xfa>
 80021c4:	4a94      	ldr	r2, [pc, #592]	; (8002418 <HAL_GPIO_Init+0x2a8>)
 80021c6:	4293      	cmp	r3, r2
 80021c8:	d869      	bhi.n	800229e <HAL_GPIO_Init+0x12e>
 80021ca:	4a94      	ldr	r2, [pc, #592]	; (800241c <HAL_GPIO_Init+0x2ac>)
 80021cc:	4293      	cmp	r3, r2
 80021ce:	d04c      	beq.n	800226a <HAL_GPIO_Init+0xfa>
 80021d0:	4a92      	ldr	r2, [pc, #584]	; (800241c <HAL_GPIO_Init+0x2ac>)
 80021d2:	4293      	cmp	r3, r2
 80021d4:	d863      	bhi.n	800229e <HAL_GPIO_Init+0x12e>
 80021d6:	4a92      	ldr	r2, [pc, #584]	; (8002420 <HAL_GPIO_Init+0x2b0>)
 80021d8:	4293      	cmp	r3, r2
 80021da:	d046      	beq.n	800226a <HAL_GPIO_Init+0xfa>
 80021dc:	4a90      	ldr	r2, [pc, #576]	; (8002420 <HAL_GPIO_Init+0x2b0>)
 80021de:	4293      	cmp	r3, r2
 80021e0:	d85d      	bhi.n	800229e <HAL_GPIO_Init+0x12e>
 80021e2:	2b12      	cmp	r3, #18
 80021e4:	d82a      	bhi.n	800223c <HAL_GPIO_Init+0xcc>
 80021e6:	2b12      	cmp	r3, #18
 80021e8:	d859      	bhi.n	800229e <HAL_GPIO_Init+0x12e>
 80021ea:	a201      	add	r2, pc, #4	; (adr r2, 80021f0 <HAL_GPIO_Init+0x80>)
 80021ec:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80021f0:	0800226b 	.word	0x0800226b
 80021f4:	08002245 	.word	0x08002245
 80021f8:	08002257 	.word	0x08002257
 80021fc:	08002299 	.word	0x08002299
 8002200:	0800229f 	.word	0x0800229f
 8002204:	0800229f 	.word	0x0800229f
 8002208:	0800229f 	.word	0x0800229f
 800220c:	0800229f 	.word	0x0800229f
 8002210:	0800229f 	.word	0x0800229f
 8002214:	0800229f 	.word	0x0800229f
 8002218:	0800229f 	.word	0x0800229f
 800221c:	0800229f 	.word	0x0800229f
 8002220:	0800229f 	.word	0x0800229f
 8002224:	0800229f 	.word	0x0800229f
 8002228:	0800229f 	.word	0x0800229f
 800222c:	0800229f 	.word	0x0800229f
 8002230:	0800229f 	.word	0x0800229f
 8002234:	0800224d 	.word	0x0800224d
 8002238:	08002261 	.word	0x08002261
 800223c:	4a79      	ldr	r2, [pc, #484]	; (8002424 <HAL_GPIO_Init+0x2b4>)
 800223e:	4293      	cmp	r3, r2
 8002240:	d013      	beq.n	800226a <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8002242:	e02c      	b.n	800229e <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8002244:	683b      	ldr	r3, [r7, #0]
 8002246:	68db      	ldr	r3, [r3, #12]
 8002248:	623b      	str	r3, [r7, #32]
          break;
 800224a:	e029      	b.n	80022a0 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 800224c:	683b      	ldr	r3, [r7, #0]
 800224e:	68db      	ldr	r3, [r3, #12]
 8002250:	3304      	adds	r3, #4
 8002252:	623b      	str	r3, [r7, #32]
          break;
 8002254:	e024      	b.n	80022a0 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8002256:	683b      	ldr	r3, [r7, #0]
 8002258:	68db      	ldr	r3, [r3, #12]
 800225a:	3308      	adds	r3, #8
 800225c:	623b      	str	r3, [r7, #32]
          break;
 800225e:	e01f      	b.n	80022a0 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8002260:	683b      	ldr	r3, [r7, #0]
 8002262:	68db      	ldr	r3, [r3, #12]
 8002264:	330c      	adds	r3, #12
 8002266:	623b      	str	r3, [r7, #32]
          break;
 8002268:	e01a      	b.n	80022a0 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 800226a:	683b      	ldr	r3, [r7, #0]
 800226c:	689b      	ldr	r3, [r3, #8]
 800226e:	2b00      	cmp	r3, #0
 8002270:	d102      	bne.n	8002278 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8002272:	2304      	movs	r3, #4
 8002274:	623b      	str	r3, [r7, #32]
          break;
 8002276:	e013      	b.n	80022a0 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8002278:	683b      	ldr	r3, [r7, #0]
 800227a:	689b      	ldr	r3, [r3, #8]
 800227c:	2b01      	cmp	r3, #1
 800227e:	d105      	bne.n	800228c <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8002280:	2308      	movs	r3, #8
 8002282:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8002284:	687b      	ldr	r3, [r7, #4]
 8002286:	69fa      	ldr	r2, [r7, #28]
 8002288:	611a      	str	r2, [r3, #16]
          break;
 800228a:	e009      	b.n	80022a0 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 800228c:	2308      	movs	r3, #8
 800228e:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8002290:	687b      	ldr	r3, [r7, #4]
 8002292:	69fa      	ldr	r2, [r7, #28]
 8002294:	615a      	str	r2, [r3, #20]
          break;
 8002296:	e003      	b.n	80022a0 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8002298:	2300      	movs	r3, #0
 800229a:	623b      	str	r3, [r7, #32]
          break;
 800229c:	e000      	b.n	80022a0 <HAL_GPIO_Init+0x130>
          break;
 800229e:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 80022a0:	69bb      	ldr	r3, [r7, #24]
 80022a2:	2bff      	cmp	r3, #255	; 0xff
 80022a4:	d801      	bhi.n	80022aa <HAL_GPIO_Init+0x13a>
 80022a6:	687b      	ldr	r3, [r7, #4]
 80022a8:	e001      	b.n	80022ae <HAL_GPIO_Init+0x13e>
 80022aa:	687b      	ldr	r3, [r7, #4]
 80022ac:	3304      	adds	r3, #4
 80022ae:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 80022b0:	69bb      	ldr	r3, [r7, #24]
 80022b2:	2bff      	cmp	r3, #255	; 0xff
 80022b4:	d802      	bhi.n	80022bc <HAL_GPIO_Init+0x14c>
 80022b6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80022b8:	009b      	lsls	r3, r3, #2
 80022ba:	e002      	b.n	80022c2 <HAL_GPIO_Init+0x152>
 80022bc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80022be:	3b08      	subs	r3, #8
 80022c0:	009b      	lsls	r3, r3, #2
 80022c2:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 80022c4:	697b      	ldr	r3, [r7, #20]
 80022c6:	681a      	ldr	r2, [r3, #0]
 80022c8:	210f      	movs	r1, #15
 80022ca:	693b      	ldr	r3, [r7, #16]
 80022cc:	fa01 f303 	lsl.w	r3, r1, r3
 80022d0:	43db      	mvns	r3, r3
 80022d2:	401a      	ands	r2, r3
 80022d4:	6a39      	ldr	r1, [r7, #32]
 80022d6:	693b      	ldr	r3, [r7, #16]
 80022d8:	fa01 f303 	lsl.w	r3, r1, r3
 80022dc:	431a      	orrs	r2, r3
 80022de:	697b      	ldr	r3, [r7, #20]
 80022e0:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 80022e2:	683b      	ldr	r3, [r7, #0]
 80022e4:	685b      	ldr	r3, [r3, #4]
 80022e6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80022ea:	2b00      	cmp	r3, #0
 80022ec:	f000 80b1 	beq.w	8002452 <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 80022f0:	4b4d      	ldr	r3, [pc, #308]	; (8002428 <HAL_GPIO_Init+0x2b8>)
 80022f2:	699b      	ldr	r3, [r3, #24]
 80022f4:	4a4c      	ldr	r2, [pc, #304]	; (8002428 <HAL_GPIO_Init+0x2b8>)
 80022f6:	f043 0301 	orr.w	r3, r3, #1
 80022fa:	6193      	str	r3, [r2, #24]
 80022fc:	4b4a      	ldr	r3, [pc, #296]	; (8002428 <HAL_GPIO_Init+0x2b8>)
 80022fe:	699b      	ldr	r3, [r3, #24]
 8002300:	f003 0301 	and.w	r3, r3, #1
 8002304:	60bb      	str	r3, [r7, #8]
 8002306:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8002308:	4a48      	ldr	r2, [pc, #288]	; (800242c <HAL_GPIO_Init+0x2bc>)
 800230a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800230c:	089b      	lsrs	r3, r3, #2
 800230e:	3302      	adds	r3, #2
 8002310:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002314:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8002316:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002318:	f003 0303 	and.w	r3, r3, #3
 800231c:	009b      	lsls	r3, r3, #2
 800231e:	220f      	movs	r2, #15
 8002320:	fa02 f303 	lsl.w	r3, r2, r3
 8002324:	43db      	mvns	r3, r3
 8002326:	68fa      	ldr	r2, [r7, #12]
 8002328:	4013      	ands	r3, r2
 800232a:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 800232c:	687b      	ldr	r3, [r7, #4]
 800232e:	4a40      	ldr	r2, [pc, #256]	; (8002430 <HAL_GPIO_Init+0x2c0>)
 8002330:	4293      	cmp	r3, r2
 8002332:	d013      	beq.n	800235c <HAL_GPIO_Init+0x1ec>
 8002334:	687b      	ldr	r3, [r7, #4]
 8002336:	4a3f      	ldr	r2, [pc, #252]	; (8002434 <HAL_GPIO_Init+0x2c4>)
 8002338:	4293      	cmp	r3, r2
 800233a:	d00d      	beq.n	8002358 <HAL_GPIO_Init+0x1e8>
 800233c:	687b      	ldr	r3, [r7, #4]
 800233e:	4a3e      	ldr	r2, [pc, #248]	; (8002438 <HAL_GPIO_Init+0x2c8>)
 8002340:	4293      	cmp	r3, r2
 8002342:	d007      	beq.n	8002354 <HAL_GPIO_Init+0x1e4>
 8002344:	687b      	ldr	r3, [r7, #4]
 8002346:	4a3d      	ldr	r2, [pc, #244]	; (800243c <HAL_GPIO_Init+0x2cc>)
 8002348:	4293      	cmp	r3, r2
 800234a:	d101      	bne.n	8002350 <HAL_GPIO_Init+0x1e0>
 800234c:	2303      	movs	r3, #3
 800234e:	e006      	b.n	800235e <HAL_GPIO_Init+0x1ee>
 8002350:	2304      	movs	r3, #4
 8002352:	e004      	b.n	800235e <HAL_GPIO_Init+0x1ee>
 8002354:	2302      	movs	r3, #2
 8002356:	e002      	b.n	800235e <HAL_GPIO_Init+0x1ee>
 8002358:	2301      	movs	r3, #1
 800235a:	e000      	b.n	800235e <HAL_GPIO_Init+0x1ee>
 800235c:	2300      	movs	r3, #0
 800235e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002360:	f002 0203 	and.w	r2, r2, #3
 8002364:	0092      	lsls	r2, r2, #2
 8002366:	4093      	lsls	r3, r2
 8002368:	68fa      	ldr	r2, [r7, #12]
 800236a:	4313      	orrs	r3, r2
 800236c:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 800236e:	492f      	ldr	r1, [pc, #188]	; (800242c <HAL_GPIO_Init+0x2bc>)
 8002370:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002372:	089b      	lsrs	r3, r3, #2
 8002374:	3302      	adds	r3, #2
 8002376:	68fa      	ldr	r2, [r7, #12]
 8002378:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 800237c:	683b      	ldr	r3, [r7, #0]
 800237e:	685b      	ldr	r3, [r3, #4]
 8002380:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8002384:	2b00      	cmp	r3, #0
 8002386:	d006      	beq.n	8002396 <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8002388:	4b2d      	ldr	r3, [pc, #180]	; (8002440 <HAL_GPIO_Init+0x2d0>)
 800238a:	689a      	ldr	r2, [r3, #8]
 800238c:	492c      	ldr	r1, [pc, #176]	; (8002440 <HAL_GPIO_Init+0x2d0>)
 800238e:	69bb      	ldr	r3, [r7, #24]
 8002390:	4313      	orrs	r3, r2
 8002392:	608b      	str	r3, [r1, #8]
 8002394:	e006      	b.n	80023a4 <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8002396:	4b2a      	ldr	r3, [pc, #168]	; (8002440 <HAL_GPIO_Init+0x2d0>)
 8002398:	689a      	ldr	r2, [r3, #8]
 800239a:	69bb      	ldr	r3, [r7, #24]
 800239c:	43db      	mvns	r3, r3
 800239e:	4928      	ldr	r1, [pc, #160]	; (8002440 <HAL_GPIO_Init+0x2d0>)
 80023a0:	4013      	ands	r3, r2
 80023a2:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80023a4:	683b      	ldr	r3, [r7, #0]
 80023a6:	685b      	ldr	r3, [r3, #4]
 80023a8:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80023ac:	2b00      	cmp	r3, #0
 80023ae:	d006      	beq.n	80023be <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 80023b0:	4b23      	ldr	r3, [pc, #140]	; (8002440 <HAL_GPIO_Init+0x2d0>)
 80023b2:	68da      	ldr	r2, [r3, #12]
 80023b4:	4922      	ldr	r1, [pc, #136]	; (8002440 <HAL_GPIO_Init+0x2d0>)
 80023b6:	69bb      	ldr	r3, [r7, #24]
 80023b8:	4313      	orrs	r3, r2
 80023ba:	60cb      	str	r3, [r1, #12]
 80023bc:	e006      	b.n	80023cc <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 80023be:	4b20      	ldr	r3, [pc, #128]	; (8002440 <HAL_GPIO_Init+0x2d0>)
 80023c0:	68da      	ldr	r2, [r3, #12]
 80023c2:	69bb      	ldr	r3, [r7, #24]
 80023c4:	43db      	mvns	r3, r3
 80023c6:	491e      	ldr	r1, [pc, #120]	; (8002440 <HAL_GPIO_Init+0x2d0>)
 80023c8:	4013      	ands	r3, r2
 80023ca:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 80023cc:	683b      	ldr	r3, [r7, #0]
 80023ce:	685b      	ldr	r3, [r3, #4]
 80023d0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80023d4:	2b00      	cmp	r3, #0
 80023d6:	d006      	beq.n	80023e6 <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 80023d8:	4b19      	ldr	r3, [pc, #100]	; (8002440 <HAL_GPIO_Init+0x2d0>)
 80023da:	685a      	ldr	r2, [r3, #4]
 80023dc:	4918      	ldr	r1, [pc, #96]	; (8002440 <HAL_GPIO_Init+0x2d0>)
 80023de:	69bb      	ldr	r3, [r7, #24]
 80023e0:	4313      	orrs	r3, r2
 80023e2:	604b      	str	r3, [r1, #4]
 80023e4:	e006      	b.n	80023f4 <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 80023e6:	4b16      	ldr	r3, [pc, #88]	; (8002440 <HAL_GPIO_Init+0x2d0>)
 80023e8:	685a      	ldr	r2, [r3, #4]
 80023ea:	69bb      	ldr	r3, [r7, #24]
 80023ec:	43db      	mvns	r3, r3
 80023ee:	4914      	ldr	r1, [pc, #80]	; (8002440 <HAL_GPIO_Init+0x2d0>)
 80023f0:	4013      	ands	r3, r2
 80023f2:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 80023f4:	683b      	ldr	r3, [r7, #0]
 80023f6:	685b      	ldr	r3, [r3, #4]
 80023f8:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80023fc:	2b00      	cmp	r3, #0
 80023fe:	d021      	beq.n	8002444 <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8002400:	4b0f      	ldr	r3, [pc, #60]	; (8002440 <HAL_GPIO_Init+0x2d0>)
 8002402:	681a      	ldr	r2, [r3, #0]
 8002404:	490e      	ldr	r1, [pc, #56]	; (8002440 <HAL_GPIO_Init+0x2d0>)
 8002406:	69bb      	ldr	r3, [r7, #24]
 8002408:	4313      	orrs	r3, r2
 800240a:	600b      	str	r3, [r1, #0]
 800240c:	e021      	b.n	8002452 <HAL_GPIO_Init+0x2e2>
 800240e:	bf00      	nop
 8002410:	10320000 	.word	0x10320000
 8002414:	10310000 	.word	0x10310000
 8002418:	10220000 	.word	0x10220000
 800241c:	10210000 	.word	0x10210000
 8002420:	10120000 	.word	0x10120000
 8002424:	10110000 	.word	0x10110000
 8002428:	40021000 	.word	0x40021000
 800242c:	40010000 	.word	0x40010000
 8002430:	40010800 	.word	0x40010800
 8002434:	40010c00 	.word	0x40010c00
 8002438:	40011000 	.word	0x40011000
 800243c:	40011400 	.word	0x40011400
 8002440:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8002444:	4b0b      	ldr	r3, [pc, #44]	; (8002474 <HAL_GPIO_Init+0x304>)
 8002446:	681a      	ldr	r2, [r3, #0]
 8002448:	69bb      	ldr	r3, [r7, #24]
 800244a:	43db      	mvns	r3, r3
 800244c:	4909      	ldr	r1, [pc, #36]	; (8002474 <HAL_GPIO_Init+0x304>)
 800244e:	4013      	ands	r3, r2
 8002450:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 8002452:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002454:	3301      	adds	r3, #1
 8002456:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002458:	683b      	ldr	r3, [r7, #0]
 800245a:	681a      	ldr	r2, [r3, #0]
 800245c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800245e:	fa22 f303 	lsr.w	r3, r2, r3
 8002462:	2b00      	cmp	r3, #0
 8002464:	f47f ae8e 	bne.w	8002184 <HAL_GPIO_Init+0x14>
  }
}
 8002468:	bf00      	nop
 800246a:	bf00      	nop
 800246c:	372c      	adds	r7, #44	; 0x2c
 800246e:	46bd      	mov	sp, r7
 8002470:	bc80      	pop	{r7}
 8002472:	4770      	bx	lr
 8002474:	40010400 	.word	0x40010400

08002478 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002478:	b480      	push	{r7}
 800247a:	b083      	sub	sp, #12
 800247c:	af00      	add	r7, sp, #0
 800247e:	6078      	str	r0, [r7, #4]
 8002480:	460b      	mov	r3, r1
 8002482:	807b      	strh	r3, [r7, #2]
 8002484:	4613      	mov	r3, r2
 8002486:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8002488:	787b      	ldrb	r3, [r7, #1]
 800248a:	2b00      	cmp	r3, #0
 800248c:	d003      	beq.n	8002496 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800248e:	887a      	ldrh	r2, [r7, #2]
 8002490:	687b      	ldr	r3, [r7, #4]
 8002492:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8002494:	e003      	b.n	800249e <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8002496:	887b      	ldrh	r3, [r7, #2]
 8002498:	041a      	lsls	r2, r3, #16
 800249a:	687b      	ldr	r3, [r7, #4]
 800249c:	611a      	str	r2, [r3, #16]
}
 800249e:	bf00      	nop
 80024a0:	370c      	adds	r7, #12
 80024a2:	46bd      	mov	sp, r7
 80024a4:	bc80      	pop	{r7}
 80024a6:	4770      	bx	lr

080024a8 <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 80024a8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80024aa:	b08b      	sub	sp, #44	; 0x2c
 80024ac:	af06      	add	r7, sp, #24
 80024ae:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx;
#endif /* defined (USB_OTG_FS) */
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 80024b0:	687b      	ldr	r3, [r7, #4]
 80024b2:	2b00      	cmp	r3, #0
 80024b4:	d101      	bne.n	80024ba <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 80024b6:	2301      	movs	r3, #1
 80024b8:	e0f1      	b.n	800269e <HAL_PCD_Init+0x1f6>

#if defined (USB_OTG_FS)
  USBx = hpcd->Instance;
#endif /* defined (USB_OTG_FS) */

  if (hpcd->State == HAL_PCD_STATE_RESET)
 80024ba:	687b      	ldr	r3, [r7, #4]
 80024bc:	f893 32a9 	ldrb.w	r3, [r3, #681]	; 0x2a9
 80024c0:	b2db      	uxtb	r3, r3
 80024c2:	2b00      	cmp	r3, #0
 80024c4:	d106      	bne.n	80024d4 <HAL_PCD_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 80024c6:	687b      	ldr	r3, [r7, #4]
 80024c8:	2200      	movs	r2, #0
 80024ca:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 80024ce:	6878      	ldr	r0, [r7, #4]
 80024d0:	f007 f8da 	bl	8009688 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 80024d4:	687b      	ldr	r3, [r7, #4]
 80024d6:	2203      	movs	r2, #3
 80024d8:	f883 22a9 	strb.w	r2, [r3, #681]	; 0x2a9
    hpcd->Init.dma_enable = 0U;
  }
#endif /* defined (USB_OTG_FS) */

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 80024dc:	687b      	ldr	r3, [r7, #4]
 80024de:	681b      	ldr	r3, [r3, #0]
 80024e0:	4618      	mov	r0, r3
 80024e2:	f003 f84f 	bl	8005584 <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 80024e6:	687b      	ldr	r3, [r7, #4]
 80024e8:	681b      	ldr	r3, [r3, #0]
 80024ea:	603b      	str	r3, [r7, #0]
 80024ec:	687e      	ldr	r6, [r7, #4]
 80024ee:	466d      	mov	r5, sp
 80024f0:	f106 0410 	add.w	r4, r6, #16
 80024f4:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80024f6:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80024f8:	6823      	ldr	r3, [r4, #0]
 80024fa:	602b      	str	r3, [r5, #0]
 80024fc:	1d33      	adds	r3, r6, #4
 80024fe:	cb0e      	ldmia	r3, {r1, r2, r3}
 8002500:	6838      	ldr	r0, [r7, #0]
 8002502:	f003 f819 	bl	8005538 <USB_CoreInit>
 8002506:	4603      	mov	r3, r0
 8002508:	2b00      	cmp	r3, #0
 800250a:	d005      	beq.n	8002518 <HAL_PCD_Init+0x70>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 800250c:	687b      	ldr	r3, [r7, #4]
 800250e:	2202      	movs	r2, #2
 8002510:	f883 22a9 	strb.w	r2, [r3, #681]	; 0x2a9
    return HAL_ERROR;
 8002514:	2301      	movs	r3, #1
 8002516:	e0c2      	b.n	800269e <HAL_PCD_Init+0x1f6>
  }

  /* Force Device Mode*/
  (void)USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE);
 8002518:	687b      	ldr	r3, [r7, #4]
 800251a:	681b      	ldr	r3, [r3, #0]
 800251c:	2100      	movs	r1, #0
 800251e:	4618      	mov	r0, r3
 8002520:	f003 f84a 	bl	80055b8 <USB_SetCurrentMode>

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8002524:	2300      	movs	r3, #0
 8002526:	73fb      	strb	r3, [r7, #15]
 8002528:	e040      	b.n	80025ac <HAL_PCD_Init+0x104>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 800252a:	7bfb      	ldrb	r3, [r7, #15]
 800252c:	6879      	ldr	r1, [r7, #4]
 800252e:	1c5a      	adds	r2, r3, #1
 8002530:	4613      	mov	r3, r2
 8002532:	009b      	lsls	r3, r3, #2
 8002534:	4413      	add	r3, r2
 8002536:	00db      	lsls	r3, r3, #3
 8002538:	440b      	add	r3, r1
 800253a:	3301      	adds	r3, #1
 800253c:	2201      	movs	r2, #1
 800253e:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 8002540:	7bfb      	ldrb	r3, [r7, #15]
 8002542:	6879      	ldr	r1, [r7, #4]
 8002544:	1c5a      	adds	r2, r3, #1
 8002546:	4613      	mov	r3, r2
 8002548:	009b      	lsls	r3, r3, #2
 800254a:	4413      	add	r3, r2
 800254c:	00db      	lsls	r3, r3, #3
 800254e:	440b      	add	r3, r1
 8002550:	7bfa      	ldrb	r2, [r7, #15]
 8002552:	701a      	strb	r2, [r3, #0]
#if defined (USB_OTG_FS)
    hpcd->IN_ep[i].tx_fifo_num = i;
#endif /* defined (USB_OTG_FS) */
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 8002554:	7bfb      	ldrb	r3, [r7, #15]
 8002556:	6879      	ldr	r1, [r7, #4]
 8002558:	1c5a      	adds	r2, r3, #1
 800255a:	4613      	mov	r3, r2
 800255c:	009b      	lsls	r3, r3, #2
 800255e:	4413      	add	r3, r2
 8002560:	00db      	lsls	r3, r3, #3
 8002562:	440b      	add	r3, r1
 8002564:	3303      	adds	r3, #3
 8002566:	2200      	movs	r2, #0
 8002568:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 800256a:	7bfa      	ldrb	r2, [r7, #15]
 800256c:	6879      	ldr	r1, [r7, #4]
 800256e:	4613      	mov	r3, r2
 8002570:	009b      	lsls	r3, r3, #2
 8002572:	4413      	add	r3, r2
 8002574:	00db      	lsls	r3, r3, #3
 8002576:	440b      	add	r3, r1
 8002578:	3338      	adds	r3, #56	; 0x38
 800257a:	2200      	movs	r2, #0
 800257c:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 800257e:	7bfa      	ldrb	r2, [r7, #15]
 8002580:	6879      	ldr	r1, [r7, #4]
 8002582:	4613      	mov	r3, r2
 8002584:	009b      	lsls	r3, r3, #2
 8002586:	4413      	add	r3, r2
 8002588:	00db      	lsls	r3, r3, #3
 800258a:	440b      	add	r3, r1
 800258c:	333c      	adds	r3, #60	; 0x3c
 800258e:	2200      	movs	r2, #0
 8002590:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 8002592:	7bfa      	ldrb	r2, [r7, #15]
 8002594:	6879      	ldr	r1, [r7, #4]
 8002596:	4613      	mov	r3, r2
 8002598:	009b      	lsls	r3, r3, #2
 800259a:	4413      	add	r3, r2
 800259c:	00db      	lsls	r3, r3, #3
 800259e:	440b      	add	r3, r1
 80025a0:	3340      	adds	r3, #64	; 0x40
 80025a2:	2200      	movs	r2, #0
 80025a4:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80025a6:	7bfb      	ldrb	r3, [r7, #15]
 80025a8:	3301      	adds	r3, #1
 80025aa:	73fb      	strb	r3, [r7, #15]
 80025ac:	7bfa      	ldrb	r2, [r7, #15]
 80025ae:	687b      	ldr	r3, [r7, #4]
 80025b0:	685b      	ldr	r3, [r3, #4]
 80025b2:	429a      	cmp	r2, r3
 80025b4:	d3b9      	bcc.n	800252a <HAL_PCD_Init+0x82>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80025b6:	2300      	movs	r3, #0
 80025b8:	73fb      	strb	r3, [r7, #15]
 80025ba:	e044      	b.n	8002646 <HAL_PCD_Init+0x19e>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 80025bc:	7bfa      	ldrb	r2, [r7, #15]
 80025be:	6879      	ldr	r1, [r7, #4]
 80025c0:	4613      	mov	r3, r2
 80025c2:	009b      	lsls	r3, r3, #2
 80025c4:	4413      	add	r3, r2
 80025c6:	00db      	lsls	r3, r3, #3
 80025c8:	440b      	add	r3, r1
 80025ca:	f203 1369 	addw	r3, r3, #361	; 0x169
 80025ce:	2200      	movs	r2, #0
 80025d0:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 80025d2:	7bfa      	ldrb	r2, [r7, #15]
 80025d4:	6879      	ldr	r1, [r7, #4]
 80025d6:	4613      	mov	r3, r2
 80025d8:	009b      	lsls	r3, r3, #2
 80025da:	4413      	add	r3, r2
 80025dc:	00db      	lsls	r3, r3, #3
 80025de:	440b      	add	r3, r1
 80025e0:	f503 73b4 	add.w	r3, r3, #360	; 0x168
 80025e4:	7bfa      	ldrb	r2, [r7, #15]
 80025e6:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 80025e8:	7bfa      	ldrb	r2, [r7, #15]
 80025ea:	6879      	ldr	r1, [r7, #4]
 80025ec:	4613      	mov	r3, r2
 80025ee:	009b      	lsls	r3, r3, #2
 80025f0:	4413      	add	r3, r2
 80025f2:	00db      	lsls	r3, r3, #3
 80025f4:	440b      	add	r3, r1
 80025f6:	f203 136b 	addw	r3, r3, #363	; 0x16b
 80025fa:	2200      	movs	r2, #0
 80025fc:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 80025fe:	7bfa      	ldrb	r2, [r7, #15]
 8002600:	6879      	ldr	r1, [r7, #4]
 8002602:	4613      	mov	r3, r2
 8002604:	009b      	lsls	r3, r3, #2
 8002606:	4413      	add	r3, r2
 8002608:	00db      	lsls	r3, r3, #3
 800260a:	440b      	add	r3, r1
 800260c:	f503 73bc 	add.w	r3, r3, #376	; 0x178
 8002610:	2200      	movs	r2, #0
 8002612:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 8002614:	7bfa      	ldrb	r2, [r7, #15]
 8002616:	6879      	ldr	r1, [r7, #4]
 8002618:	4613      	mov	r3, r2
 800261a:	009b      	lsls	r3, r3, #2
 800261c:	4413      	add	r3, r2
 800261e:	00db      	lsls	r3, r3, #3
 8002620:	440b      	add	r3, r1
 8002622:	f503 73be 	add.w	r3, r3, #380	; 0x17c
 8002626:	2200      	movs	r2, #0
 8002628:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 800262a:	7bfa      	ldrb	r2, [r7, #15]
 800262c:	6879      	ldr	r1, [r7, #4]
 800262e:	4613      	mov	r3, r2
 8002630:	009b      	lsls	r3, r3, #2
 8002632:	4413      	add	r3, r2
 8002634:	00db      	lsls	r3, r3, #3
 8002636:	440b      	add	r3, r1
 8002638:	f503 73c0 	add.w	r3, r3, #384	; 0x180
 800263c:	2200      	movs	r2, #0
 800263e:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8002640:	7bfb      	ldrb	r3, [r7, #15]
 8002642:	3301      	adds	r3, #1
 8002644:	73fb      	strb	r3, [r7, #15]
 8002646:	7bfa      	ldrb	r2, [r7, #15]
 8002648:	687b      	ldr	r3, [r7, #4]
 800264a:	685b      	ldr	r3, [r3, #4]
 800264c:	429a      	cmp	r2, r3
 800264e:	d3b5      	bcc.n	80025bc <HAL_PCD_Init+0x114>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8002650:	687b      	ldr	r3, [r7, #4]
 8002652:	681b      	ldr	r3, [r3, #0]
 8002654:	603b      	str	r3, [r7, #0]
 8002656:	687e      	ldr	r6, [r7, #4]
 8002658:	466d      	mov	r5, sp
 800265a:	f106 0410 	add.w	r4, r6, #16
 800265e:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8002660:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8002662:	6823      	ldr	r3, [r4, #0]
 8002664:	602b      	str	r3, [r5, #0]
 8002666:	1d33      	adds	r3, r6, #4
 8002668:	cb0e      	ldmia	r3, {r1, r2, r3}
 800266a:	6838      	ldr	r0, [r7, #0]
 800266c:	f002 ffb0 	bl	80055d0 <USB_DevInit>
 8002670:	4603      	mov	r3, r0
 8002672:	2b00      	cmp	r3, #0
 8002674:	d005      	beq.n	8002682 <HAL_PCD_Init+0x1da>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8002676:	687b      	ldr	r3, [r7, #4]
 8002678:	2202      	movs	r2, #2
 800267a:	f883 22a9 	strb.w	r2, [r3, #681]	; 0x2a9
    return HAL_ERROR;
 800267e:	2301      	movs	r3, #1
 8002680:	e00d      	b.n	800269e <HAL_PCD_Init+0x1f6>
  }

  hpcd->USB_Address = 0U;
 8002682:	687b      	ldr	r3, [r7, #4]
 8002684:	2200      	movs	r2, #0
 8002686:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  hpcd->State = HAL_PCD_STATE_READY;
 800268a:	687b      	ldr	r3, [r7, #4]
 800268c:	2201      	movs	r2, #1
 800268e:	f883 22a9 	strb.w	r2, [r3, #681]	; 0x2a9
  (void)USB_DevDisconnect(hpcd->Instance);
 8002692:	687b      	ldr	r3, [r7, #4]
 8002694:	681b      	ldr	r3, [r3, #0]
 8002696:	4618      	mov	r0, r3
 8002698:	f005 fa31 	bl	8007afe <USB_DevDisconnect>

  return HAL_OK;
 800269c:	2300      	movs	r3, #0
}
 800269e:	4618      	mov	r0, r3
 80026a0:	3714      	adds	r7, #20
 80026a2:	46bd      	mov	sp, r7
 80026a4:	bdf0      	pop	{r4, r5, r6, r7, pc}

080026a6 <HAL_PCD_Start>:
  * @brief  Start the USB device
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Start(PCD_HandleTypeDef *hpcd)
{
 80026a6:	b580      	push	{r7, lr}
 80026a8:	b082      	sub	sp, #8
 80026aa:	af00      	add	r7, sp, #0
 80026ac:	6078      	str	r0, [r7, #4]
  __HAL_LOCK(hpcd);
 80026ae:	687b      	ldr	r3, [r7, #4]
 80026b0:	f893 32a8 	ldrb.w	r3, [r3, #680]	; 0x2a8
 80026b4:	2b01      	cmp	r3, #1
 80026b6:	d101      	bne.n	80026bc <HAL_PCD_Start+0x16>
 80026b8:	2302      	movs	r3, #2
 80026ba:	e016      	b.n	80026ea <HAL_PCD_Start+0x44>
 80026bc:	687b      	ldr	r3, [r7, #4]
 80026be:	2201      	movs	r2, #1
 80026c0:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8
  __HAL_PCD_ENABLE(hpcd);
 80026c4:	687b      	ldr	r3, [r7, #4]
 80026c6:	681b      	ldr	r3, [r3, #0]
 80026c8:	4618      	mov	r0, r3
 80026ca:	f002 ff45 	bl	8005558 <USB_EnableGlobalInt>

#if defined (USB)
  HAL_PCDEx_SetConnectionState(hpcd, 1U);
 80026ce:	2101      	movs	r1, #1
 80026d0:	6878      	ldr	r0, [r7, #4]
 80026d2:	f007 fa4c 	bl	8009b6e <HAL_PCDEx_SetConnectionState>
#endif /* defined (USB) */

  (void)USB_DevConnect(hpcd->Instance);
 80026d6:	687b      	ldr	r3, [r7, #4]
 80026d8:	681b      	ldr	r3, [r3, #0]
 80026da:	4618      	mov	r0, r3
 80026dc:	f005 fa05 	bl	8007aea <USB_DevConnect>
  __HAL_UNLOCK(hpcd);
 80026e0:	687b      	ldr	r3, [r7, #4]
 80026e2:	2200      	movs	r2, #0
 80026e4:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8

  return HAL_OK;
 80026e8:	2300      	movs	r3, #0
}
 80026ea:	4618      	mov	r0, r3
 80026ec:	3708      	adds	r7, #8
 80026ee:	46bd      	mov	sp, r7
 80026f0:	bd80      	pop	{r7, pc}

080026f2 <HAL_PCD_IRQHandler>:
  * @brief  This function handles PCD interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
void HAL_PCD_IRQHandler(PCD_HandleTypeDef *hpcd)
{
 80026f2:	b580      	push	{r7, lr}
 80026f4:	b088      	sub	sp, #32
 80026f6:	af00      	add	r7, sp, #0
 80026f8:	6078      	str	r0, [r7, #4]
  uint32_t wIstr = USB_ReadInterrupts(hpcd->Instance);
 80026fa:	687b      	ldr	r3, [r7, #4]
 80026fc:	681b      	ldr	r3, [r3, #0]
 80026fe:	4618      	mov	r0, r3
 8002700:	f005 fa07 	bl	8007b12 <USB_ReadInterrupts>
 8002704:	61b8      	str	r0, [r7, #24]
  uint16_t store_ep[8];
  uint8_t i;

  if ((wIstr & USB_ISTR_CTR) == USB_ISTR_CTR)
 8002706:	69bb      	ldr	r3, [r7, #24]
 8002708:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800270c:	2b00      	cmp	r3, #0
 800270e:	d003      	beq.n	8002718 <HAL_PCD_IRQHandler+0x26>
  {
    /* servicing of the endpoint correct transfer interrupt */
    /* clear of the CTR flag into the sub */
    (void)PCD_EP_ISR_Handler(hpcd);
 8002710:	6878      	ldr	r0, [r7, #4]
 8002712:	f000 fb1b 	bl	8002d4c <PCD_EP_ISR_Handler>

    return;
 8002716:	e119      	b.n	800294c <HAL_PCD_IRQHandler+0x25a>
  }

  if ((wIstr & USB_ISTR_RESET) == USB_ISTR_RESET)
 8002718:	69bb      	ldr	r3, [r7, #24]
 800271a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800271e:	2b00      	cmp	r3, #0
 8002720:	d013      	beq.n	800274a <HAL_PCD_IRQHandler+0x58>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_RESET);
 8002722:	687b      	ldr	r3, [r7, #4]
 8002724:	681b      	ldr	r3, [r3, #0]
 8002726:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 800272a:	b29a      	uxth	r2, r3
 800272c:	687b      	ldr	r3, [r7, #4]
 800272e:	681b      	ldr	r3, [r3, #0]
 8002730:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8002734:	b292      	uxth	r2, r2
 8002736:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->ResetCallback(hpcd);
#else
    HAL_PCD_ResetCallback(hpcd);
 800273a:	6878      	ldr	r0, [r7, #4]
 800273c:	f007 f81f 	bl	800977e <HAL_PCD_ResetCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    (void)HAL_PCD_SetAddress(hpcd, 0U);
 8002740:	2100      	movs	r1, #0
 8002742:	6878      	ldr	r0, [r7, #4]
 8002744:	f000 f905 	bl	8002952 <HAL_PCD_SetAddress>

    return;
 8002748:	e100      	b.n	800294c <HAL_PCD_IRQHandler+0x25a>
  }

  if ((wIstr & USB_ISTR_PMAOVR) == USB_ISTR_PMAOVR)
 800274a:	69bb      	ldr	r3, [r7, #24]
 800274c:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002750:	2b00      	cmp	r3, #0
 8002752:	d00c      	beq.n	800276e <HAL_PCD_IRQHandler+0x7c>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_PMAOVR);
 8002754:	687b      	ldr	r3, [r7, #4]
 8002756:	681b      	ldr	r3, [r3, #0]
 8002758:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 800275c:	b29a      	uxth	r2, r3
 800275e:	687b      	ldr	r3, [r7, #4]
 8002760:	681b      	ldr	r3, [r3, #0]
 8002762:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 8002766:	b292      	uxth	r2, r2
 8002768:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44

    return;
 800276c:	e0ee      	b.n	800294c <HAL_PCD_IRQHandler+0x25a>
  }

  if ((wIstr & USB_ISTR_ERR) == USB_ISTR_ERR)
 800276e:	69bb      	ldr	r3, [r7, #24]
 8002770:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8002774:	2b00      	cmp	r3, #0
 8002776:	d00c      	beq.n	8002792 <HAL_PCD_IRQHandler+0xa0>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_ERR);
 8002778:	687b      	ldr	r3, [r7, #4]
 800277a:	681b      	ldr	r3, [r3, #0]
 800277c:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 8002780:	b29a      	uxth	r2, r3
 8002782:	687b      	ldr	r3, [r7, #4]
 8002784:	681b      	ldr	r3, [r3, #0]
 8002786:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800278a:	b292      	uxth	r2, r2
 800278c:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44

    return;
 8002790:	e0dc      	b.n	800294c <HAL_PCD_IRQHandler+0x25a>
  }

  if ((wIstr & USB_ISTR_WKUP) == USB_ISTR_WKUP)
 8002792:	69bb      	ldr	r3, [r7, #24]
 8002794:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002798:	2b00      	cmp	r3, #0
 800279a:	d027      	beq.n	80027ec <HAL_PCD_IRQHandler+0xfa>
  {
    hpcd->Instance->CNTR &= (uint16_t) ~(USB_CNTR_LP_MODE);
 800279c:	687b      	ldr	r3, [r7, #4]
 800279e:	681b      	ldr	r3, [r3, #0]
 80027a0:	f8b3 3040 	ldrh.w	r3, [r3, #64]	; 0x40
 80027a4:	b29a      	uxth	r2, r3
 80027a6:	687b      	ldr	r3, [r7, #4]
 80027a8:	681b      	ldr	r3, [r3, #0]
 80027aa:	f022 0204 	bic.w	r2, r2, #4
 80027ae:	b292      	uxth	r2, r2
 80027b0:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40
    hpcd->Instance->CNTR &= (uint16_t) ~(USB_CNTR_FSUSP);
 80027b4:	687b      	ldr	r3, [r7, #4]
 80027b6:	681b      	ldr	r3, [r3, #0]
 80027b8:	f8b3 3040 	ldrh.w	r3, [r3, #64]	; 0x40
 80027bc:	b29a      	uxth	r2, r3
 80027be:	687b      	ldr	r3, [r7, #4]
 80027c0:	681b      	ldr	r3, [r3, #0]
 80027c2:	f022 0208 	bic.w	r2, r2, #8
 80027c6:	b292      	uxth	r2, r2
 80027c8:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->ResumeCallback(hpcd);
#else
    HAL_PCD_ResumeCallback(hpcd);
 80027cc:	6878      	ldr	r0, [r7, #4]
 80027ce:	f007 f80f 	bl	80097f0 <HAL_PCD_ResumeCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_WKUP);
 80027d2:	687b      	ldr	r3, [r7, #4]
 80027d4:	681b      	ldr	r3, [r3, #0]
 80027d6:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 80027da:	b29a      	uxth	r2, r3
 80027dc:	687b      	ldr	r3, [r7, #4]
 80027de:	681b      	ldr	r3, [r3, #0]
 80027e0:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 80027e4:	b292      	uxth	r2, r2
 80027e6:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44

    return;
 80027ea:	e0af      	b.n	800294c <HAL_PCD_IRQHandler+0x25a>
  }

  if ((wIstr & USB_ISTR_SUSP) == USB_ISTR_SUSP)
 80027ec:	69bb      	ldr	r3, [r7, #24]
 80027ee:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80027f2:	2b00      	cmp	r3, #0
 80027f4:	f000 8083 	beq.w	80028fe <HAL_PCD_IRQHandler+0x20c>
  {
    /* WA: To Clear Wakeup flag if raised with suspend signal */

    /* Store Endpoint registers */
    for (i = 0U; i < 8U; i++)
 80027f8:	2300      	movs	r3, #0
 80027fa:	77fb      	strb	r3, [r7, #31]
 80027fc:	e010      	b.n	8002820 <HAL_PCD_IRQHandler+0x12e>
    {
      store_ep[i] = PCD_GET_ENDPOINT(hpcd->Instance, i);
 80027fe:	687b      	ldr	r3, [r7, #4]
 8002800:	681b      	ldr	r3, [r3, #0]
 8002802:	461a      	mov	r2, r3
 8002804:	7ffb      	ldrb	r3, [r7, #31]
 8002806:	009b      	lsls	r3, r3, #2
 8002808:	441a      	add	r2, r3
 800280a:	7ffb      	ldrb	r3, [r7, #31]
 800280c:	8812      	ldrh	r2, [r2, #0]
 800280e:	b292      	uxth	r2, r2
 8002810:	005b      	lsls	r3, r3, #1
 8002812:	3320      	adds	r3, #32
 8002814:	443b      	add	r3, r7
 8002816:	f823 2c18 	strh.w	r2, [r3, #-24]
    for (i = 0U; i < 8U; i++)
 800281a:	7ffb      	ldrb	r3, [r7, #31]
 800281c:	3301      	adds	r3, #1
 800281e:	77fb      	strb	r3, [r7, #31]
 8002820:	7ffb      	ldrb	r3, [r7, #31]
 8002822:	2b07      	cmp	r3, #7
 8002824:	d9eb      	bls.n	80027fe <HAL_PCD_IRQHandler+0x10c>
    }

    /* FORCE RESET */
    hpcd->Instance->CNTR |= (uint16_t)(USB_CNTR_FRES);
 8002826:	687b      	ldr	r3, [r7, #4]
 8002828:	681b      	ldr	r3, [r3, #0]
 800282a:	f8b3 3040 	ldrh.w	r3, [r3, #64]	; 0x40
 800282e:	b29a      	uxth	r2, r3
 8002830:	687b      	ldr	r3, [r7, #4]
 8002832:	681b      	ldr	r3, [r3, #0]
 8002834:	f042 0201 	orr.w	r2, r2, #1
 8002838:	b292      	uxth	r2, r2
 800283a:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

    /* CLEAR RESET */
    hpcd->Instance->CNTR &= (uint16_t)(~USB_CNTR_FRES);
 800283e:	687b      	ldr	r3, [r7, #4]
 8002840:	681b      	ldr	r3, [r3, #0]
 8002842:	f8b3 3040 	ldrh.w	r3, [r3, #64]	; 0x40
 8002846:	b29a      	uxth	r2, r3
 8002848:	687b      	ldr	r3, [r7, #4]
 800284a:	681b      	ldr	r3, [r3, #0]
 800284c:	f022 0201 	bic.w	r2, r2, #1
 8002850:	b292      	uxth	r2, r2
 8002852:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

    /* wait for reset flag in ISTR */
    while ((hpcd->Instance->ISTR & USB_ISTR_RESET) == 0U)
 8002856:	bf00      	nop
 8002858:	687b      	ldr	r3, [r7, #4]
 800285a:	681b      	ldr	r3, [r3, #0]
 800285c:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 8002860:	b29b      	uxth	r3, r3
 8002862:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002866:	2b00      	cmp	r3, #0
 8002868:	d0f6      	beq.n	8002858 <HAL_PCD_IRQHandler+0x166>
    {
    }

    /* Clear Reset Flag */
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_RESET);
 800286a:	687b      	ldr	r3, [r7, #4]
 800286c:	681b      	ldr	r3, [r3, #0]
 800286e:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 8002872:	b29a      	uxth	r2, r3
 8002874:	687b      	ldr	r3, [r7, #4]
 8002876:	681b      	ldr	r3, [r3, #0]
 8002878:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800287c:	b292      	uxth	r2, r2
 800287e:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44

    /* Restore Registre */
    for (i = 0U; i < 8U; i++)
 8002882:	2300      	movs	r3, #0
 8002884:	77fb      	strb	r3, [r7, #31]
 8002886:	e00f      	b.n	80028a8 <HAL_PCD_IRQHandler+0x1b6>
    {
      PCD_SET_ENDPOINT(hpcd->Instance, i, store_ep[i]);
 8002888:	7ffb      	ldrb	r3, [r7, #31]
 800288a:	687a      	ldr	r2, [r7, #4]
 800288c:	6812      	ldr	r2, [r2, #0]
 800288e:	4611      	mov	r1, r2
 8002890:	7ffa      	ldrb	r2, [r7, #31]
 8002892:	0092      	lsls	r2, r2, #2
 8002894:	440a      	add	r2, r1
 8002896:	005b      	lsls	r3, r3, #1
 8002898:	3320      	adds	r3, #32
 800289a:	443b      	add	r3, r7
 800289c:	f833 3c18 	ldrh.w	r3, [r3, #-24]
 80028a0:	8013      	strh	r3, [r2, #0]
    for (i = 0U; i < 8U; i++)
 80028a2:	7ffb      	ldrb	r3, [r7, #31]
 80028a4:	3301      	adds	r3, #1
 80028a6:	77fb      	strb	r3, [r7, #31]
 80028a8:	7ffb      	ldrb	r3, [r7, #31]
 80028aa:	2b07      	cmp	r3, #7
 80028ac:	d9ec      	bls.n	8002888 <HAL_PCD_IRQHandler+0x196>
    }

    /* Force low-power mode in the macrocell */
    hpcd->Instance->CNTR |= (uint16_t)USB_CNTR_FSUSP;
 80028ae:	687b      	ldr	r3, [r7, #4]
 80028b0:	681b      	ldr	r3, [r3, #0]
 80028b2:	f8b3 3040 	ldrh.w	r3, [r3, #64]	; 0x40
 80028b6:	b29a      	uxth	r2, r3
 80028b8:	687b      	ldr	r3, [r7, #4]
 80028ba:	681b      	ldr	r3, [r3, #0]
 80028bc:	f042 0208 	orr.w	r2, r2, #8
 80028c0:	b292      	uxth	r2, r2
 80028c2:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

    /* clear of the ISTR bit must be done after setting of CNTR_FSUSP */
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_SUSP);
 80028c6:	687b      	ldr	r3, [r7, #4]
 80028c8:	681b      	ldr	r3, [r3, #0]
 80028ca:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 80028ce:	b29a      	uxth	r2, r3
 80028d0:	687b      	ldr	r3, [r7, #4]
 80028d2:	681b      	ldr	r3, [r3, #0]
 80028d4:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80028d8:	b292      	uxth	r2, r2
 80028da:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44

    hpcd->Instance->CNTR |= (uint16_t)USB_CNTR_LP_MODE;
 80028de:	687b      	ldr	r3, [r7, #4]
 80028e0:	681b      	ldr	r3, [r3, #0]
 80028e2:	f8b3 3040 	ldrh.w	r3, [r3, #64]	; 0x40
 80028e6:	b29a      	uxth	r2, r3
 80028e8:	687b      	ldr	r3, [r7, #4]
 80028ea:	681b      	ldr	r3, [r3, #0]
 80028ec:	f042 0204 	orr.w	r2, r2, #4
 80028f0:	b292      	uxth	r2, r2
 80028f2:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->SuspendCallback(hpcd);
#else
    HAL_PCD_SuspendCallback(hpcd);
 80028f6:	6878      	ldr	r0, [r7, #4]
 80028f8:	f006 ff60 	bl	80097bc <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    return;
 80028fc:	e026      	b.n	800294c <HAL_PCD_IRQHandler+0x25a>
  }

  if ((wIstr & USB_ISTR_SOF) == USB_ISTR_SOF)
 80028fe:	69bb      	ldr	r3, [r7, #24]
 8002900:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8002904:	2b00      	cmp	r3, #0
 8002906:	d00f      	beq.n	8002928 <HAL_PCD_IRQHandler+0x236>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_SOF);
 8002908:	687b      	ldr	r3, [r7, #4]
 800290a:	681b      	ldr	r3, [r3, #0]
 800290c:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 8002910:	b29a      	uxth	r2, r3
 8002912:	687b      	ldr	r3, [r7, #4]
 8002914:	681b      	ldr	r3, [r3, #0]
 8002916:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 800291a:	b292      	uxth	r2, r2
 800291c:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->SOFCallback(hpcd);
#else
    HAL_PCD_SOFCallback(hpcd);
 8002920:	6878      	ldr	r0, [r7, #4]
 8002922:	f006 ff1e 	bl	8009762 <HAL_PCD_SOFCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    return;
 8002926:	e011      	b.n	800294c <HAL_PCD_IRQHandler+0x25a>
  }

  if ((wIstr & USB_ISTR_ESOF) == USB_ISTR_ESOF)
 8002928:	69bb      	ldr	r3, [r7, #24]
 800292a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800292e:	2b00      	cmp	r3, #0
 8002930:	d00c      	beq.n	800294c <HAL_PCD_IRQHandler+0x25a>
  {
    /* clear ESOF flag in ISTR */
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_ESOF);
 8002932:	687b      	ldr	r3, [r7, #4]
 8002934:	681b      	ldr	r3, [r3, #0]
 8002936:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 800293a:	b29a      	uxth	r2, r3
 800293c:	687b      	ldr	r3, [r7, #4]
 800293e:	681b      	ldr	r3, [r3, #0]
 8002940:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8002944:	b292      	uxth	r2, r2
 8002946:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44

    return;
 800294a:	bf00      	nop
  }
}
 800294c:	3720      	adds	r7, #32
 800294e:	46bd      	mov	sp, r7
 8002950:	bd80      	pop	{r7, pc}

08002952 <HAL_PCD_SetAddress>:
  * @param  hpcd PCD handle
  * @param  address new device address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_SetAddress(PCD_HandleTypeDef *hpcd, uint8_t address)
{
 8002952:	b580      	push	{r7, lr}
 8002954:	b082      	sub	sp, #8
 8002956:	af00      	add	r7, sp, #0
 8002958:	6078      	str	r0, [r7, #4]
 800295a:	460b      	mov	r3, r1
 800295c:	70fb      	strb	r3, [r7, #3]
  __HAL_LOCK(hpcd);
 800295e:	687b      	ldr	r3, [r7, #4]
 8002960:	f893 32a8 	ldrb.w	r3, [r3, #680]	; 0x2a8
 8002964:	2b01      	cmp	r3, #1
 8002966:	d101      	bne.n	800296c <HAL_PCD_SetAddress+0x1a>
 8002968:	2302      	movs	r3, #2
 800296a:	e013      	b.n	8002994 <HAL_PCD_SetAddress+0x42>
 800296c:	687b      	ldr	r3, [r7, #4]
 800296e:	2201      	movs	r2, #1
 8002970:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8
  hpcd->USB_Address = address;
 8002974:	687b      	ldr	r3, [r7, #4]
 8002976:	78fa      	ldrb	r2, [r7, #3]
 8002978:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  (void)USB_SetDevAddress(hpcd->Instance, address);
 800297c:	687b      	ldr	r3, [r7, #4]
 800297e:	681b      	ldr	r3, [r3, #0]
 8002980:	78fa      	ldrb	r2, [r7, #3]
 8002982:	4611      	mov	r1, r2
 8002984:	4618      	mov	r0, r3
 8002986:	f005 f89d 	bl	8007ac4 <USB_SetDevAddress>
  __HAL_UNLOCK(hpcd);
 800298a:	687b      	ldr	r3, [r7, #4]
 800298c:	2200      	movs	r2, #0
 800298e:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8

  return HAL_OK;
 8002992:	2300      	movs	r3, #0
}
 8002994:	4618      	mov	r0, r3
 8002996:	3708      	adds	r7, #8
 8002998:	46bd      	mov	sp, r7
 800299a:	bd80      	pop	{r7, pc}

0800299c <HAL_PCD_EP_Open>:
  * @param  ep_type endpoint type
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Open(PCD_HandleTypeDef *hpcd, uint8_t ep_addr,
                                  uint16_t ep_mps, uint8_t ep_type)
{
 800299c:	b580      	push	{r7, lr}
 800299e:	b084      	sub	sp, #16
 80029a0:	af00      	add	r7, sp, #0
 80029a2:	6078      	str	r0, [r7, #4]
 80029a4:	4608      	mov	r0, r1
 80029a6:	4611      	mov	r1, r2
 80029a8:	461a      	mov	r2, r3
 80029aa:	4603      	mov	r3, r0
 80029ac:	70fb      	strb	r3, [r7, #3]
 80029ae:	460b      	mov	r3, r1
 80029b0:	803b      	strh	r3, [r7, #0]
 80029b2:	4613      	mov	r3, r2
 80029b4:	70bb      	strb	r3, [r7, #2]
  HAL_StatusTypeDef  ret = HAL_OK;
 80029b6:	2300      	movs	r3, #0
 80029b8:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 80029ba:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80029be:	2b00      	cmp	r3, #0
 80029c0:	da0e      	bge.n	80029e0 <HAL_PCD_EP_Open+0x44>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80029c2:	78fb      	ldrb	r3, [r7, #3]
 80029c4:	f003 0307 	and.w	r3, r3, #7
 80029c8:	1c5a      	adds	r2, r3, #1
 80029ca:	4613      	mov	r3, r2
 80029cc:	009b      	lsls	r3, r3, #2
 80029ce:	4413      	add	r3, r2
 80029d0:	00db      	lsls	r3, r3, #3
 80029d2:	687a      	ldr	r2, [r7, #4]
 80029d4:	4413      	add	r3, r2
 80029d6:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 80029d8:	68fb      	ldr	r3, [r7, #12]
 80029da:	2201      	movs	r2, #1
 80029dc:	705a      	strb	r2, [r3, #1]
 80029de:	e00e      	b.n	80029fe <HAL_PCD_EP_Open+0x62>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 80029e0:	78fb      	ldrb	r3, [r7, #3]
 80029e2:	f003 0207 	and.w	r2, r3, #7
 80029e6:	4613      	mov	r3, r2
 80029e8:	009b      	lsls	r3, r3, #2
 80029ea:	4413      	add	r3, r2
 80029ec:	00db      	lsls	r3, r3, #3
 80029ee:	f503 73b4 	add.w	r3, r3, #360	; 0x168
 80029f2:	687a      	ldr	r2, [r7, #4]
 80029f4:	4413      	add	r3, r2
 80029f6:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 80029f8:	68fb      	ldr	r3, [r7, #12]
 80029fa:	2200      	movs	r2, #0
 80029fc:	705a      	strb	r2, [r3, #1]
  }

  ep->num = ep_addr & EP_ADDR_MSK;
 80029fe:	78fb      	ldrb	r3, [r7, #3]
 8002a00:	f003 0307 	and.w	r3, r3, #7
 8002a04:	b2da      	uxtb	r2, r3
 8002a06:	68fb      	ldr	r3, [r7, #12]
 8002a08:	701a      	strb	r2, [r3, #0]
  ep->maxpacket = ep_mps;
 8002a0a:	883a      	ldrh	r2, [r7, #0]
 8002a0c:	68fb      	ldr	r3, [r7, #12]
 8002a0e:	611a      	str	r2, [r3, #16]
  ep->type = ep_type;
 8002a10:	68fb      	ldr	r3, [r7, #12]
 8002a12:	78ba      	ldrb	r2, [r7, #2]
 8002a14:	70da      	strb	r2, [r3, #3]
    ep->tx_fifo_num = ep->num;
  }
#endif /* defined (USB_OTG_FS) */

  /* Set initial data PID. */
  if (ep_type == EP_TYPE_BULK)
 8002a16:	78bb      	ldrb	r3, [r7, #2]
 8002a18:	2b02      	cmp	r3, #2
 8002a1a:	d102      	bne.n	8002a22 <HAL_PCD_EP_Open+0x86>
  {
    ep->data_pid_start = 0U;
 8002a1c:	68fb      	ldr	r3, [r7, #12]
 8002a1e:	2200      	movs	r2, #0
 8002a20:	711a      	strb	r2, [r3, #4]
  }

  __HAL_LOCK(hpcd);
 8002a22:	687b      	ldr	r3, [r7, #4]
 8002a24:	f893 32a8 	ldrb.w	r3, [r3, #680]	; 0x2a8
 8002a28:	2b01      	cmp	r3, #1
 8002a2a:	d101      	bne.n	8002a30 <HAL_PCD_EP_Open+0x94>
 8002a2c:	2302      	movs	r3, #2
 8002a2e:	e00e      	b.n	8002a4e <HAL_PCD_EP_Open+0xb2>
 8002a30:	687b      	ldr	r3, [r7, #4]
 8002a32:	2201      	movs	r2, #1
 8002a34:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8
  (void)USB_ActivateEndpoint(hpcd->Instance, ep);
 8002a38:	687b      	ldr	r3, [r7, #4]
 8002a3a:	681b      	ldr	r3, [r3, #0]
 8002a3c:	68f9      	ldr	r1, [r7, #12]
 8002a3e:	4618      	mov	r0, r3
 8002a40:	f002 fde6 	bl	8005610 <USB_ActivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8002a44:	687b      	ldr	r3, [r7, #4]
 8002a46:	2200      	movs	r2, #0
 8002a48:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8

  return ret;
 8002a4c:	7afb      	ldrb	r3, [r7, #11]
}
 8002a4e:	4618      	mov	r0, r3
 8002a50:	3710      	adds	r7, #16
 8002a52:	46bd      	mov	sp, r7
 8002a54:	bd80      	pop	{r7, pc}

08002a56 <HAL_PCD_EP_Close>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Close(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8002a56:	b580      	push	{r7, lr}
 8002a58:	b084      	sub	sp, #16
 8002a5a:	af00      	add	r7, sp, #0
 8002a5c:	6078      	str	r0, [r7, #4]
 8002a5e:	460b      	mov	r3, r1
 8002a60:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 8002a62:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8002a66:	2b00      	cmp	r3, #0
 8002a68:	da0e      	bge.n	8002a88 <HAL_PCD_EP_Close+0x32>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8002a6a:	78fb      	ldrb	r3, [r7, #3]
 8002a6c:	f003 0307 	and.w	r3, r3, #7
 8002a70:	1c5a      	adds	r2, r3, #1
 8002a72:	4613      	mov	r3, r2
 8002a74:	009b      	lsls	r3, r3, #2
 8002a76:	4413      	add	r3, r2
 8002a78:	00db      	lsls	r3, r3, #3
 8002a7a:	687a      	ldr	r2, [r7, #4]
 8002a7c:	4413      	add	r3, r2
 8002a7e:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8002a80:	68fb      	ldr	r3, [r7, #12]
 8002a82:	2201      	movs	r2, #1
 8002a84:	705a      	strb	r2, [r3, #1]
 8002a86:	e00e      	b.n	8002aa6 <HAL_PCD_EP_Close+0x50>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8002a88:	78fb      	ldrb	r3, [r7, #3]
 8002a8a:	f003 0207 	and.w	r2, r3, #7
 8002a8e:	4613      	mov	r3, r2
 8002a90:	009b      	lsls	r3, r3, #2
 8002a92:	4413      	add	r3, r2
 8002a94:	00db      	lsls	r3, r3, #3
 8002a96:	f503 73b4 	add.w	r3, r3, #360	; 0x168
 8002a9a:	687a      	ldr	r2, [r7, #4]
 8002a9c:	4413      	add	r3, r2
 8002a9e:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8002aa0:	68fb      	ldr	r3, [r7, #12]
 8002aa2:	2200      	movs	r2, #0
 8002aa4:	705a      	strb	r2, [r3, #1]
  }
  ep->num = ep_addr & EP_ADDR_MSK;
 8002aa6:	78fb      	ldrb	r3, [r7, #3]
 8002aa8:	f003 0307 	and.w	r3, r3, #7
 8002aac:	b2da      	uxtb	r2, r3
 8002aae:	68fb      	ldr	r3, [r7, #12]
 8002ab0:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8002ab2:	687b      	ldr	r3, [r7, #4]
 8002ab4:	f893 32a8 	ldrb.w	r3, [r3, #680]	; 0x2a8
 8002ab8:	2b01      	cmp	r3, #1
 8002aba:	d101      	bne.n	8002ac0 <HAL_PCD_EP_Close+0x6a>
 8002abc:	2302      	movs	r3, #2
 8002abe:	e00e      	b.n	8002ade <HAL_PCD_EP_Close+0x88>
 8002ac0:	687b      	ldr	r3, [r7, #4]
 8002ac2:	2201      	movs	r2, #1
 8002ac4:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8
  (void)USB_DeactivateEndpoint(hpcd->Instance, ep);
 8002ac8:	687b      	ldr	r3, [r7, #4]
 8002aca:	681b      	ldr	r3, [r3, #0]
 8002acc:	68f9      	ldr	r1, [r7, #12]
 8002ace:	4618      	mov	r0, r3
 8002ad0:	f003 f95e 	bl	8005d90 <USB_DeactivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8002ad4:	687b      	ldr	r3, [r7, #4]
 8002ad6:	2200      	movs	r2, #0
 8002ad8:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8
  return HAL_OK;
 8002adc:	2300      	movs	r3, #0
}
 8002ade:	4618      	mov	r0, r3
 8002ae0:	3710      	adds	r7, #16
 8002ae2:	46bd      	mov	sp, r7
 8002ae4:	bd80      	pop	{r7, pc}

08002ae6 <HAL_PCD_EP_Receive>:
  * @param  pBuf pointer to the reception buffer
  * @param  len amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Receive(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 8002ae6:	b580      	push	{r7, lr}
 8002ae8:	b086      	sub	sp, #24
 8002aea:	af00      	add	r7, sp, #0
 8002aec:	60f8      	str	r0, [r7, #12]
 8002aee:	607a      	str	r2, [r7, #4]
 8002af0:	603b      	str	r3, [r7, #0]
 8002af2:	460b      	mov	r3, r1
 8002af4:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8002af6:	7afb      	ldrb	r3, [r7, #11]
 8002af8:	f003 0207 	and.w	r2, r3, #7
 8002afc:	4613      	mov	r3, r2
 8002afe:	009b      	lsls	r3, r3, #2
 8002b00:	4413      	add	r3, r2
 8002b02:	00db      	lsls	r3, r3, #3
 8002b04:	f503 73b4 	add.w	r3, r3, #360	; 0x168
 8002b08:	68fa      	ldr	r2, [r7, #12]
 8002b0a:	4413      	add	r3, r2
 8002b0c:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 8002b0e:	697b      	ldr	r3, [r7, #20]
 8002b10:	687a      	ldr	r2, [r7, #4]
 8002b12:	615a      	str	r2, [r3, #20]
  ep->xfer_len = len;
 8002b14:	697b      	ldr	r3, [r7, #20]
 8002b16:	683a      	ldr	r2, [r7, #0]
 8002b18:	619a      	str	r2, [r3, #24]
  ep->xfer_count = 0U;
 8002b1a:	697b      	ldr	r3, [r7, #20]
 8002b1c:	2200      	movs	r2, #0
 8002b1e:	61da      	str	r2, [r3, #28]
  ep->is_in = 0U;
 8002b20:	697b      	ldr	r3, [r7, #20]
 8002b22:	2200      	movs	r2, #0
 8002b24:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 8002b26:	7afb      	ldrb	r3, [r7, #11]
 8002b28:	f003 0307 	and.w	r3, r3, #7
 8002b2c:	b2da      	uxtb	r2, r3
 8002b2e:	697b      	ldr	r3, [r7, #20]
 8002b30:	701a      	strb	r2, [r3, #0]

  (void)USB_EPStartXfer(hpcd->Instance, ep);
 8002b32:	68fb      	ldr	r3, [r7, #12]
 8002b34:	681b      	ldr	r3, [r3, #0]
 8002b36:	6979      	ldr	r1, [r7, #20]
 8002b38:	4618      	mov	r0, r3
 8002b3a:	f003 fb15 	bl	8006168 <USB_EPStartXfer>

  return HAL_OK;
 8002b3e:	2300      	movs	r3, #0
}
 8002b40:	4618      	mov	r0, r3
 8002b42:	3718      	adds	r7, #24
 8002b44:	46bd      	mov	sp, r7
 8002b46:	bd80      	pop	{r7, pc}

08002b48 <HAL_PCD_EP_GetRxCount>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval Data Size
  */
uint32_t HAL_PCD_EP_GetRxCount(PCD_HandleTypeDef const *hpcd, uint8_t ep_addr)
{
 8002b48:	b480      	push	{r7}
 8002b4a:	b083      	sub	sp, #12
 8002b4c:	af00      	add	r7, sp, #0
 8002b4e:	6078      	str	r0, [r7, #4]
 8002b50:	460b      	mov	r3, r1
 8002b52:	70fb      	strb	r3, [r7, #3]
  return hpcd->OUT_ep[ep_addr & EP_ADDR_MSK].xfer_count;
 8002b54:	78fb      	ldrb	r3, [r7, #3]
 8002b56:	f003 0207 	and.w	r2, r3, #7
 8002b5a:	6879      	ldr	r1, [r7, #4]
 8002b5c:	4613      	mov	r3, r2
 8002b5e:	009b      	lsls	r3, r3, #2
 8002b60:	4413      	add	r3, r2
 8002b62:	00db      	lsls	r3, r3, #3
 8002b64:	440b      	add	r3, r1
 8002b66:	f503 73c2 	add.w	r3, r3, #388	; 0x184
 8002b6a:	681b      	ldr	r3, [r3, #0]
}
 8002b6c:	4618      	mov	r0, r3
 8002b6e:	370c      	adds	r7, #12
 8002b70:	46bd      	mov	sp, r7
 8002b72:	bc80      	pop	{r7}
 8002b74:	4770      	bx	lr

08002b76 <HAL_PCD_EP_Transmit>:
  * @param  pBuf pointer to the transmission buffer
  * @param  len amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Transmit(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 8002b76:	b580      	push	{r7, lr}
 8002b78:	b086      	sub	sp, #24
 8002b7a:	af00      	add	r7, sp, #0
 8002b7c:	60f8      	str	r0, [r7, #12]
 8002b7e:	607a      	str	r2, [r7, #4]
 8002b80:	603b      	str	r3, [r7, #0]
 8002b82:	460b      	mov	r3, r1
 8002b84:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8002b86:	7afb      	ldrb	r3, [r7, #11]
 8002b88:	f003 0307 	and.w	r3, r3, #7
 8002b8c:	1c5a      	adds	r2, r3, #1
 8002b8e:	4613      	mov	r3, r2
 8002b90:	009b      	lsls	r3, r3, #2
 8002b92:	4413      	add	r3, r2
 8002b94:	00db      	lsls	r3, r3, #3
 8002b96:	68fa      	ldr	r2, [r7, #12]
 8002b98:	4413      	add	r3, r2
 8002b9a:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 8002b9c:	697b      	ldr	r3, [r7, #20]
 8002b9e:	687a      	ldr	r2, [r7, #4]
 8002ba0:	615a      	str	r2, [r3, #20]
  ep->xfer_len = len;
 8002ba2:	697b      	ldr	r3, [r7, #20]
 8002ba4:	683a      	ldr	r2, [r7, #0]
 8002ba6:	619a      	str	r2, [r3, #24]
#if defined (USB)
  ep->xfer_fill_db = 1U;
 8002ba8:	697b      	ldr	r3, [r7, #20]
 8002baa:	2201      	movs	r2, #1
 8002bac:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  ep->xfer_len_db = len;
 8002bb0:	697b      	ldr	r3, [r7, #20]
 8002bb2:	683a      	ldr	r2, [r7, #0]
 8002bb4:	621a      	str	r2, [r3, #32]
#endif /* defined (USB) */
  ep->xfer_count = 0U;
 8002bb6:	697b      	ldr	r3, [r7, #20]
 8002bb8:	2200      	movs	r2, #0
 8002bba:	61da      	str	r2, [r3, #28]
  ep->is_in = 1U;
 8002bbc:	697b      	ldr	r3, [r7, #20]
 8002bbe:	2201      	movs	r2, #1
 8002bc0:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 8002bc2:	7afb      	ldrb	r3, [r7, #11]
 8002bc4:	f003 0307 	and.w	r3, r3, #7
 8002bc8:	b2da      	uxtb	r2, r3
 8002bca:	697b      	ldr	r3, [r7, #20]
 8002bcc:	701a      	strb	r2, [r3, #0]

  (void)USB_EPStartXfer(hpcd->Instance, ep);
 8002bce:	68fb      	ldr	r3, [r7, #12]
 8002bd0:	681b      	ldr	r3, [r3, #0]
 8002bd2:	6979      	ldr	r1, [r7, #20]
 8002bd4:	4618      	mov	r0, r3
 8002bd6:	f003 fac7 	bl	8006168 <USB_EPStartXfer>

  return HAL_OK;
 8002bda:	2300      	movs	r3, #0
}
 8002bdc:	4618      	mov	r0, r3
 8002bde:	3718      	adds	r7, #24
 8002be0:	46bd      	mov	sp, r7
 8002be2:	bd80      	pop	{r7, pc}

08002be4 <HAL_PCD_EP_SetStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_SetStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8002be4:	b580      	push	{r7, lr}
 8002be6:	b084      	sub	sp, #16
 8002be8:	af00      	add	r7, sp, #0
 8002bea:	6078      	str	r0, [r7, #4]
 8002bec:	460b      	mov	r3, r1
 8002bee:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & EP_ADDR_MSK) > hpcd->Init.dev_endpoints)
 8002bf0:	78fb      	ldrb	r3, [r7, #3]
 8002bf2:	f003 0207 	and.w	r2, r3, #7
 8002bf6:	687b      	ldr	r3, [r7, #4]
 8002bf8:	685b      	ldr	r3, [r3, #4]
 8002bfa:	429a      	cmp	r2, r3
 8002bfc:	d901      	bls.n	8002c02 <HAL_PCD_EP_SetStall+0x1e>
  {
    return HAL_ERROR;
 8002bfe:	2301      	movs	r3, #1
 8002c00:	e04c      	b.n	8002c9c <HAL_PCD_EP_SetStall+0xb8>
  }

  if ((0x80U & ep_addr) == 0x80U)
 8002c02:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8002c06:	2b00      	cmp	r3, #0
 8002c08:	da0e      	bge.n	8002c28 <HAL_PCD_EP_SetStall+0x44>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8002c0a:	78fb      	ldrb	r3, [r7, #3]
 8002c0c:	f003 0307 	and.w	r3, r3, #7
 8002c10:	1c5a      	adds	r2, r3, #1
 8002c12:	4613      	mov	r3, r2
 8002c14:	009b      	lsls	r3, r3, #2
 8002c16:	4413      	add	r3, r2
 8002c18:	00db      	lsls	r3, r3, #3
 8002c1a:	687a      	ldr	r2, [r7, #4]
 8002c1c:	4413      	add	r3, r2
 8002c1e:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8002c20:	68fb      	ldr	r3, [r7, #12]
 8002c22:	2201      	movs	r2, #1
 8002c24:	705a      	strb	r2, [r3, #1]
 8002c26:	e00c      	b.n	8002c42 <HAL_PCD_EP_SetStall+0x5e>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 8002c28:	78fa      	ldrb	r2, [r7, #3]
 8002c2a:	4613      	mov	r3, r2
 8002c2c:	009b      	lsls	r3, r3, #2
 8002c2e:	4413      	add	r3, r2
 8002c30:	00db      	lsls	r3, r3, #3
 8002c32:	f503 73b4 	add.w	r3, r3, #360	; 0x168
 8002c36:	687a      	ldr	r2, [r7, #4]
 8002c38:	4413      	add	r3, r2
 8002c3a:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8002c3c:	68fb      	ldr	r3, [r7, #12]
 8002c3e:	2200      	movs	r2, #0
 8002c40:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 1U;
 8002c42:	68fb      	ldr	r3, [r7, #12]
 8002c44:	2201      	movs	r2, #1
 8002c46:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 8002c48:	78fb      	ldrb	r3, [r7, #3]
 8002c4a:	f003 0307 	and.w	r3, r3, #7
 8002c4e:	b2da      	uxtb	r2, r3
 8002c50:	68fb      	ldr	r3, [r7, #12]
 8002c52:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8002c54:	687b      	ldr	r3, [r7, #4]
 8002c56:	f893 32a8 	ldrb.w	r3, [r3, #680]	; 0x2a8
 8002c5a:	2b01      	cmp	r3, #1
 8002c5c:	d101      	bne.n	8002c62 <HAL_PCD_EP_SetStall+0x7e>
 8002c5e:	2302      	movs	r3, #2
 8002c60:	e01c      	b.n	8002c9c <HAL_PCD_EP_SetStall+0xb8>
 8002c62:	687b      	ldr	r3, [r7, #4]
 8002c64:	2201      	movs	r2, #1
 8002c66:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8

  (void)USB_EPSetStall(hpcd->Instance, ep);
 8002c6a:	687b      	ldr	r3, [r7, #4]
 8002c6c:	681b      	ldr	r3, [r3, #0]
 8002c6e:	68f9      	ldr	r1, [r7, #12]
 8002c70:	4618      	mov	r0, r3
 8002c72:	f004 fe2a 	bl	80078ca <USB_EPSetStall>

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 8002c76:	78fb      	ldrb	r3, [r7, #3]
 8002c78:	f003 0307 	and.w	r3, r3, #7
 8002c7c:	2b00      	cmp	r3, #0
 8002c7e:	d108      	bne.n	8002c92 <HAL_PCD_EP_SetStall+0xae>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t *)hpcd->Setup);
 8002c80:	687b      	ldr	r3, [r7, #4]
 8002c82:	681a      	ldr	r2, [r3, #0]
 8002c84:	687b      	ldr	r3, [r7, #4]
 8002c86:	f503 732c 	add.w	r3, r3, #688	; 0x2b0
 8002c8a:	4619      	mov	r1, r3
 8002c8c:	4610      	mov	r0, r2
 8002c8e:	f004 ff4f 	bl	8007b30 <USB_EP0_OutStart>
  }

  __HAL_UNLOCK(hpcd);
 8002c92:	687b      	ldr	r3, [r7, #4]
 8002c94:	2200      	movs	r2, #0
 8002c96:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8

  return HAL_OK;
 8002c9a:	2300      	movs	r3, #0
}
 8002c9c:	4618      	mov	r0, r3
 8002c9e:	3710      	adds	r7, #16
 8002ca0:	46bd      	mov	sp, r7
 8002ca2:	bd80      	pop	{r7, pc}

08002ca4 <HAL_PCD_EP_ClrStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_ClrStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8002ca4:	b580      	push	{r7, lr}
 8002ca6:	b084      	sub	sp, #16
 8002ca8:	af00      	add	r7, sp, #0
 8002caa:	6078      	str	r0, [r7, #4]
 8002cac:	460b      	mov	r3, r1
 8002cae:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & 0x0FU) > hpcd->Init.dev_endpoints)
 8002cb0:	78fb      	ldrb	r3, [r7, #3]
 8002cb2:	f003 020f 	and.w	r2, r3, #15
 8002cb6:	687b      	ldr	r3, [r7, #4]
 8002cb8:	685b      	ldr	r3, [r3, #4]
 8002cba:	429a      	cmp	r2, r3
 8002cbc:	d901      	bls.n	8002cc2 <HAL_PCD_EP_ClrStall+0x1e>
  {
    return HAL_ERROR;
 8002cbe:	2301      	movs	r3, #1
 8002cc0:	e040      	b.n	8002d44 <HAL_PCD_EP_ClrStall+0xa0>
  }

  if ((0x80U & ep_addr) == 0x80U)
 8002cc2:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8002cc6:	2b00      	cmp	r3, #0
 8002cc8:	da0e      	bge.n	8002ce8 <HAL_PCD_EP_ClrStall+0x44>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8002cca:	78fb      	ldrb	r3, [r7, #3]
 8002ccc:	f003 0307 	and.w	r3, r3, #7
 8002cd0:	1c5a      	adds	r2, r3, #1
 8002cd2:	4613      	mov	r3, r2
 8002cd4:	009b      	lsls	r3, r3, #2
 8002cd6:	4413      	add	r3, r2
 8002cd8:	00db      	lsls	r3, r3, #3
 8002cda:	687a      	ldr	r2, [r7, #4]
 8002cdc:	4413      	add	r3, r2
 8002cde:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8002ce0:	68fb      	ldr	r3, [r7, #12]
 8002ce2:	2201      	movs	r2, #1
 8002ce4:	705a      	strb	r2, [r3, #1]
 8002ce6:	e00e      	b.n	8002d06 <HAL_PCD_EP_ClrStall+0x62>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8002ce8:	78fb      	ldrb	r3, [r7, #3]
 8002cea:	f003 0207 	and.w	r2, r3, #7
 8002cee:	4613      	mov	r3, r2
 8002cf0:	009b      	lsls	r3, r3, #2
 8002cf2:	4413      	add	r3, r2
 8002cf4:	00db      	lsls	r3, r3, #3
 8002cf6:	f503 73b4 	add.w	r3, r3, #360	; 0x168
 8002cfa:	687a      	ldr	r2, [r7, #4]
 8002cfc:	4413      	add	r3, r2
 8002cfe:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8002d00:	68fb      	ldr	r3, [r7, #12]
 8002d02:	2200      	movs	r2, #0
 8002d04:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 0U;
 8002d06:	68fb      	ldr	r3, [r7, #12]
 8002d08:	2200      	movs	r2, #0
 8002d0a:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 8002d0c:	78fb      	ldrb	r3, [r7, #3]
 8002d0e:	f003 0307 	and.w	r3, r3, #7
 8002d12:	b2da      	uxtb	r2, r3
 8002d14:	68fb      	ldr	r3, [r7, #12]
 8002d16:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8002d18:	687b      	ldr	r3, [r7, #4]
 8002d1a:	f893 32a8 	ldrb.w	r3, [r3, #680]	; 0x2a8
 8002d1e:	2b01      	cmp	r3, #1
 8002d20:	d101      	bne.n	8002d26 <HAL_PCD_EP_ClrStall+0x82>
 8002d22:	2302      	movs	r3, #2
 8002d24:	e00e      	b.n	8002d44 <HAL_PCD_EP_ClrStall+0xa0>
 8002d26:	687b      	ldr	r3, [r7, #4]
 8002d28:	2201      	movs	r2, #1
 8002d2a:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8
  (void)USB_EPClearStall(hpcd->Instance, ep);
 8002d2e:	687b      	ldr	r3, [r7, #4]
 8002d30:	681b      	ldr	r3, [r3, #0]
 8002d32:	68f9      	ldr	r1, [r7, #12]
 8002d34:	4618      	mov	r0, r3
 8002d36:	f004 fe18 	bl	800796a <USB_EPClearStall>
  __HAL_UNLOCK(hpcd);
 8002d3a:	687b      	ldr	r3, [r7, #4]
 8002d3c:	2200      	movs	r2, #0
 8002d3e:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8

  return HAL_OK;
 8002d42:	2300      	movs	r3, #0
}
 8002d44:	4618      	mov	r0, r3
 8002d46:	3710      	adds	r7, #16
 8002d48:	46bd      	mov	sp, r7
 8002d4a:	bd80      	pop	{r7, pc}

08002d4c <PCD_EP_ISR_Handler>:
  * @brief  This function handles PCD Endpoint interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_ISR_Handler(PCD_HandleTypeDef *hpcd)
{
 8002d4c:	b580      	push	{r7, lr}
 8002d4e:	b096      	sub	sp, #88	; 0x58
 8002d50:	af00      	add	r7, sp, #0
 8002d52:	6078      	str	r0, [r7, #4]
#if (USE_USB_DOUBLE_BUFFER != 1U)
  count = 0U;
#endif /* USE_USB_DOUBLE_BUFFER */

  /* stay in loop while pending interrupts */
  while ((hpcd->Instance->ISTR & USB_ISTR_CTR) != 0U)
 8002d54:	e3bf      	b.n	80034d6 <PCD_EP_ISR_Handler+0x78a>
  {
    wIstr = hpcd->Instance->ISTR;
 8002d56:	687b      	ldr	r3, [r7, #4]
 8002d58:	681b      	ldr	r3, [r3, #0]
 8002d5a:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 8002d5e:	f8a7 304e 	strh.w	r3, [r7, #78]	; 0x4e

    /* extract highest priority endpoint number */
    epindex = (uint8_t)(wIstr & USB_ISTR_EP_ID);
 8002d62:	f8b7 304e 	ldrh.w	r3, [r7, #78]	; 0x4e
 8002d66:	b2db      	uxtb	r3, r3
 8002d68:	f003 030f 	and.w	r3, r3, #15
 8002d6c:	f887 304d 	strb.w	r3, [r7, #77]	; 0x4d

    if (epindex == 0U)
 8002d70:	f897 304d 	ldrb.w	r3, [r7, #77]	; 0x4d
 8002d74:	2b00      	cmp	r3, #0
 8002d76:	f040 8179 	bne.w	800306c <PCD_EP_ISR_Handler+0x320>
    {
      /* Decode and service control endpoint interrupt */

      /* DIR bit = origin of the interrupt */
      if ((wIstr & USB_ISTR_DIR) == 0U)
 8002d7a:	f8b7 304e 	ldrh.w	r3, [r7, #78]	; 0x4e
 8002d7e:	f003 0310 	and.w	r3, r3, #16
 8002d82:	2b00      	cmp	r3, #0
 8002d84:	d152      	bne.n	8002e2c <PCD_EP_ISR_Handler+0xe0>
      {
        /* DIR = 0 */

        /* DIR = 0 => IN  int */
        /* DIR = 0 implies that (EP_CTR_TX = 1) always */
        PCD_CLEAR_TX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 8002d86:	687b      	ldr	r3, [r7, #4]
 8002d88:	681b      	ldr	r3, [r3, #0]
 8002d8a:	881b      	ldrh	r3, [r3, #0]
 8002d8c:	b29b      	uxth	r3, r3
 8002d8e:	f423 43e1 	bic.w	r3, r3, #28800	; 0x7080
 8002d92:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002d96:	81fb      	strh	r3, [r7, #14]
 8002d98:	687b      	ldr	r3, [r7, #4]
 8002d9a:	681a      	ldr	r2, [r3, #0]
 8002d9c:	89fb      	ldrh	r3, [r7, #14]
 8002d9e:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8002da2:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8002da6:	b29b      	uxth	r3, r3
 8002da8:	8013      	strh	r3, [r2, #0]
        ep = &hpcd->IN_ep[0];
 8002daa:	687b      	ldr	r3, [r7, #4]
 8002dac:	3328      	adds	r3, #40	; 0x28
 8002dae:	657b      	str	r3, [r7, #84]	; 0x54

        ep->xfer_count = PCD_GET_EP_TX_CNT(hpcd->Instance, ep->num);
 8002db0:	687b      	ldr	r3, [r7, #4]
 8002db2:	681b      	ldr	r3, [r3, #0]
 8002db4:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8002db8:	b29b      	uxth	r3, r3
 8002dba:	461a      	mov	r2, r3
 8002dbc:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8002dbe:	781b      	ldrb	r3, [r3, #0]
 8002dc0:	00db      	lsls	r3, r3, #3
 8002dc2:	4413      	add	r3, r2
 8002dc4:	3302      	adds	r3, #2
 8002dc6:	005b      	lsls	r3, r3, #1
 8002dc8:	687a      	ldr	r2, [r7, #4]
 8002dca:	6812      	ldr	r2, [r2, #0]
 8002dcc:	4413      	add	r3, r2
 8002dce:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8002dd2:	881b      	ldrh	r3, [r3, #0]
 8002dd4:	f3c3 0209 	ubfx	r2, r3, #0, #10
 8002dd8:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8002dda:	61da      	str	r2, [r3, #28]
        ep->xfer_buff += ep->xfer_count;
 8002ddc:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8002dde:	695a      	ldr	r2, [r3, #20]
 8002de0:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8002de2:	69db      	ldr	r3, [r3, #28]
 8002de4:	441a      	add	r2, r3
 8002de6:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8002de8:	615a      	str	r2, [r3, #20]

        /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataInStageCallback(hpcd, 0U);
#else
        HAL_PCD_DataInStageCallback(hpcd, 0U);
 8002dea:	2100      	movs	r1, #0
 8002dec:	6878      	ldr	r0, [r7, #4]
 8002dee:	f006 fc9e 	bl	800972e <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

        if ((hpcd->USB_Address > 0U) && (ep->xfer_len == 0U))
 8002df2:	687b      	ldr	r3, [r7, #4]
 8002df4:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8002df8:	b2db      	uxtb	r3, r3
 8002dfa:	2b00      	cmp	r3, #0
 8002dfc:	f000 836b 	beq.w	80034d6 <PCD_EP_ISR_Handler+0x78a>
 8002e00:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8002e02:	699b      	ldr	r3, [r3, #24]
 8002e04:	2b00      	cmp	r3, #0
 8002e06:	f040 8366 	bne.w	80034d6 <PCD_EP_ISR_Handler+0x78a>
        {
          hpcd->Instance->DADDR = ((uint16_t)hpcd->USB_Address | USB_DADDR_EF);
 8002e0a:	687b      	ldr	r3, [r7, #4]
 8002e0c:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8002e10:	b2db      	uxtb	r3, r3
 8002e12:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8002e16:	b2da      	uxtb	r2, r3
 8002e18:	687b      	ldr	r3, [r7, #4]
 8002e1a:	681b      	ldr	r3, [r3, #0]
 8002e1c:	b292      	uxth	r2, r2
 8002e1e:	f8a3 204c 	strh.w	r2, [r3, #76]	; 0x4c
          hpcd->USB_Address = 0U;
 8002e22:	687b      	ldr	r3, [r7, #4]
 8002e24:	2200      	movs	r2, #0
 8002e26:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
 8002e2a:	e354      	b.n	80034d6 <PCD_EP_ISR_Handler+0x78a>
      {
        /* DIR = 1 */

        /* DIR = 1 & CTR_RX => SETUP or OUT int */
        /* DIR = 1 & (CTR_TX | CTR_RX) => 2 int pending */
        ep = &hpcd->OUT_ep[0];
 8002e2c:	687b      	ldr	r3, [r7, #4]
 8002e2e:	f503 73b4 	add.w	r3, r3, #360	; 0x168
 8002e32:	657b      	str	r3, [r7, #84]	; 0x54
        wEPVal = PCD_GET_ENDPOINT(hpcd->Instance, PCD_ENDP0);
 8002e34:	687b      	ldr	r3, [r7, #4]
 8002e36:	681b      	ldr	r3, [r3, #0]
 8002e38:	881b      	ldrh	r3, [r3, #0]
 8002e3a:	f8a7 304a 	strh.w	r3, [r7, #74]	; 0x4a

        if ((wEPVal & USB_EP_SETUP) != 0U)
 8002e3e:	f8b7 304a 	ldrh.w	r3, [r7, #74]	; 0x4a
 8002e42:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8002e46:	2b00      	cmp	r3, #0
 8002e48:	d034      	beq.n	8002eb4 <PCD_EP_ISR_Handler+0x168>
        {
          /* Get SETUP Packet */
          ep->xfer_count = PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 8002e4a:	687b      	ldr	r3, [r7, #4]
 8002e4c:	681b      	ldr	r3, [r3, #0]
 8002e4e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8002e52:	b29b      	uxth	r3, r3
 8002e54:	461a      	mov	r2, r3
 8002e56:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8002e58:	781b      	ldrb	r3, [r3, #0]
 8002e5a:	00db      	lsls	r3, r3, #3
 8002e5c:	4413      	add	r3, r2
 8002e5e:	3306      	adds	r3, #6
 8002e60:	005b      	lsls	r3, r3, #1
 8002e62:	687a      	ldr	r2, [r7, #4]
 8002e64:	6812      	ldr	r2, [r2, #0]
 8002e66:	4413      	add	r3, r2
 8002e68:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8002e6c:	881b      	ldrh	r3, [r3, #0]
 8002e6e:	f3c3 0209 	ubfx	r2, r3, #0, #10
 8002e72:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8002e74:	61da      	str	r2, [r3, #28]

          USB_ReadPMA(hpcd->Instance, (uint8_t *)hpcd->Setup,
 8002e76:	687b      	ldr	r3, [r7, #4]
 8002e78:	6818      	ldr	r0, [r3, #0]
 8002e7a:	687b      	ldr	r3, [r7, #4]
 8002e7c:	f503 712c 	add.w	r1, r3, #688	; 0x2b0
 8002e80:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8002e82:	88da      	ldrh	r2, [r3, #6]
                      ep->pmaadress, (uint16_t)ep->xfer_count);
 8002e84:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8002e86:	69db      	ldr	r3, [r3, #28]
          USB_ReadPMA(hpcd->Instance, (uint8_t *)hpcd->Setup,
 8002e88:	b29b      	uxth	r3, r3
 8002e8a:	f004 fea1 	bl	8007bd0 <USB_ReadPMA>

          /* SETUP bit kept frozen while CTR_RX = 1 */
          PCD_CLEAR_RX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 8002e8e:	687b      	ldr	r3, [r7, #4]
 8002e90:	681b      	ldr	r3, [r3, #0]
 8002e92:	881b      	ldrh	r3, [r3, #0]
 8002e94:	b29a      	uxth	r2, r3
 8002e96:	f640 738f 	movw	r3, #3983	; 0xf8f
 8002e9a:	4013      	ands	r3, r2
 8002e9c:	823b      	strh	r3, [r7, #16]
 8002e9e:	687b      	ldr	r3, [r7, #4]
 8002ea0:	681b      	ldr	r3, [r3, #0]
 8002ea2:	8a3a      	ldrh	r2, [r7, #16]
 8002ea4:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8002ea8:	b292      	uxth	r2, r2
 8002eaa:	801a      	strh	r2, [r3, #0]

          /* Process SETUP Packet*/
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
          hpcd->SetupStageCallback(hpcd);
#else
          HAL_PCD_SetupStageCallback(hpcd);
 8002eac:	6878      	ldr	r0, [r7, #4]
 8002eae:	f006 fc11 	bl	80096d4 <HAL_PCD_SetupStageCallback>
 8002eb2:	e310      	b.n	80034d6 <PCD_EP_ISR_Handler+0x78a>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
        }
        else if ((wEPVal & USB_EP_CTR_RX) != 0U)
 8002eb4:	f9b7 304a 	ldrsh.w	r3, [r7, #74]	; 0x4a
 8002eb8:	2b00      	cmp	r3, #0
 8002eba:	f280 830c 	bge.w	80034d6 <PCD_EP_ISR_Handler+0x78a>
        {
          PCD_CLEAR_RX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 8002ebe:	687b      	ldr	r3, [r7, #4]
 8002ec0:	681b      	ldr	r3, [r3, #0]
 8002ec2:	881b      	ldrh	r3, [r3, #0]
 8002ec4:	b29a      	uxth	r2, r3
 8002ec6:	f640 738f 	movw	r3, #3983	; 0xf8f
 8002eca:	4013      	ands	r3, r2
 8002ecc:	83fb      	strh	r3, [r7, #30]
 8002ece:	687b      	ldr	r3, [r7, #4]
 8002ed0:	681b      	ldr	r3, [r3, #0]
 8002ed2:	8bfa      	ldrh	r2, [r7, #30]
 8002ed4:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8002ed8:	b292      	uxth	r2, r2
 8002eda:	801a      	strh	r2, [r3, #0]

          /* Get Control Data OUT Packet */
          ep->xfer_count = PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 8002edc:	687b      	ldr	r3, [r7, #4]
 8002ede:	681b      	ldr	r3, [r3, #0]
 8002ee0:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8002ee4:	b29b      	uxth	r3, r3
 8002ee6:	461a      	mov	r2, r3
 8002ee8:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8002eea:	781b      	ldrb	r3, [r3, #0]
 8002eec:	00db      	lsls	r3, r3, #3
 8002eee:	4413      	add	r3, r2
 8002ef0:	3306      	adds	r3, #6
 8002ef2:	005b      	lsls	r3, r3, #1
 8002ef4:	687a      	ldr	r2, [r7, #4]
 8002ef6:	6812      	ldr	r2, [r2, #0]
 8002ef8:	4413      	add	r3, r2
 8002efa:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8002efe:	881b      	ldrh	r3, [r3, #0]
 8002f00:	f3c3 0209 	ubfx	r2, r3, #0, #10
 8002f04:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8002f06:	61da      	str	r2, [r3, #28]

          if ((ep->xfer_count != 0U) && (ep->xfer_buff != 0U))
 8002f08:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8002f0a:	69db      	ldr	r3, [r3, #28]
 8002f0c:	2b00      	cmp	r3, #0
 8002f0e:	d019      	beq.n	8002f44 <PCD_EP_ISR_Handler+0x1f8>
 8002f10:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8002f12:	695b      	ldr	r3, [r3, #20]
 8002f14:	2b00      	cmp	r3, #0
 8002f16:	d015      	beq.n	8002f44 <PCD_EP_ISR_Handler+0x1f8>
          {
            USB_ReadPMA(hpcd->Instance, ep->xfer_buff,
 8002f18:	687b      	ldr	r3, [r7, #4]
 8002f1a:	6818      	ldr	r0, [r3, #0]
 8002f1c:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8002f1e:	6959      	ldr	r1, [r3, #20]
 8002f20:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8002f22:	88da      	ldrh	r2, [r3, #6]
                        ep->pmaadress, (uint16_t)ep->xfer_count);
 8002f24:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8002f26:	69db      	ldr	r3, [r3, #28]
            USB_ReadPMA(hpcd->Instance, ep->xfer_buff,
 8002f28:	b29b      	uxth	r3, r3
 8002f2a:	f004 fe51 	bl	8007bd0 <USB_ReadPMA>

            ep->xfer_buff += ep->xfer_count;
 8002f2e:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8002f30:	695a      	ldr	r2, [r3, #20]
 8002f32:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8002f34:	69db      	ldr	r3, [r3, #28]
 8002f36:	441a      	add	r2, r3
 8002f38:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8002f3a:	615a      	str	r2, [r3, #20]

            /* Process Control Data OUT Packet */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
            hpcd->DataOutStageCallback(hpcd, 0U);
#else
            HAL_PCD_DataOutStageCallback(hpcd, 0U);
 8002f3c:	2100      	movs	r1, #0
 8002f3e:	6878      	ldr	r0, [r7, #4]
 8002f40:	f006 fbda 	bl	80096f8 <HAL_PCD_DataOutStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
          }

          wEPVal = (uint16_t)PCD_GET_ENDPOINT(hpcd->Instance, PCD_ENDP0);
 8002f44:	687b      	ldr	r3, [r7, #4]
 8002f46:	681b      	ldr	r3, [r3, #0]
 8002f48:	881b      	ldrh	r3, [r3, #0]
 8002f4a:	f8a7 304a 	strh.w	r3, [r7, #74]	; 0x4a

          if (((wEPVal & USB_EP_SETUP) == 0U) && ((wEPVal & USB_EP_RX_STRX) != USB_EP_RX_VALID))
 8002f4e:	f8b7 304a 	ldrh.w	r3, [r7, #74]	; 0x4a
 8002f52:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8002f56:	2b00      	cmp	r3, #0
 8002f58:	f040 82bd 	bne.w	80034d6 <PCD_EP_ISR_Handler+0x78a>
 8002f5c:	f8b7 304a 	ldrh.w	r3, [r7, #74]	; 0x4a
 8002f60:	f403 5340 	and.w	r3, r3, #12288	; 0x3000
 8002f64:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 8002f68:	f000 82b5 	beq.w	80034d6 <PCD_EP_ISR_Handler+0x78a>
          {
            PCD_SET_EP_RX_CNT(hpcd->Instance, PCD_ENDP0, ep->maxpacket);
 8002f6c:	687b      	ldr	r3, [r7, #4]
 8002f6e:	681b      	ldr	r3, [r3, #0]
 8002f70:	61bb      	str	r3, [r7, #24]
 8002f72:	687b      	ldr	r3, [r7, #4]
 8002f74:	681b      	ldr	r3, [r3, #0]
 8002f76:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8002f7a:	b29b      	uxth	r3, r3
 8002f7c:	461a      	mov	r2, r3
 8002f7e:	69bb      	ldr	r3, [r7, #24]
 8002f80:	4413      	add	r3, r2
 8002f82:	61bb      	str	r3, [r7, #24]
 8002f84:	69bb      	ldr	r3, [r7, #24]
 8002f86:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 8002f8a:	617b      	str	r3, [r7, #20]
 8002f8c:	697b      	ldr	r3, [r7, #20]
 8002f8e:	881b      	ldrh	r3, [r3, #0]
 8002f90:	b29b      	uxth	r3, r3
 8002f92:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8002f96:	b29a      	uxth	r2, r3
 8002f98:	697b      	ldr	r3, [r7, #20]
 8002f9a:	801a      	strh	r2, [r3, #0]
 8002f9c:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8002f9e:	691b      	ldr	r3, [r3, #16]
 8002fa0:	2b3e      	cmp	r3, #62	; 0x3e
 8002fa2:	d91d      	bls.n	8002fe0 <PCD_EP_ISR_Handler+0x294>
 8002fa4:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8002fa6:	691b      	ldr	r3, [r3, #16]
 8002fa8:	095b      	lsrs	r3, r3, #5
 8002faa:	647b      	str	r3, [r7, #68]	; 0x44
 8002fac:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8002fae:	691b      	ldr	r3, [r3, #16]
 8002fb0:	f003 031f 	and.w	r3, r3, #31
 8002fb4:	2b00      	cmp	r3, #0
 8002fb6:	d102      	bne.n	8002fbe <PCD_EP_ISR_Handler+0x272>
 8002fb8:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8002fba:	3b01      	subs	r3, #1
 8002fbc:	647b      	str	r3, [r7, #68]	; 0x44
 8002fbe:	697b      	ldr	r3, [r7, #20]
 8002fc0:	881b      	ldrh	r3, [r3, #0]
 8002fc2:	b29a      	uxth	r2, r3
 8002fc4:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8002fc6:	b29b      	uxth	r3, r3
 8002fc8:	029b      	lsls	r3, r3, #10
 8002fca:	b29b      	uxth	r3, r3
 8002fcc:	4313      	orrs	r3, r2
 8002fce:	b29b      	uxth	r3, r3
 8002fd0:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8002fd4:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8002fd8:	b29a      	uxth	r2, r3
 8002fda:	697b      	ldr	r3, [r7, #20]
 8002fdc:	801a      	strh	r2, [r3, #0]
 8002fde:	e026      	b.n	800302e <PCD_EP_ISR_Handler+0x2e2>
 8002fe0:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8002fe2:	691b      	ldr	r3, [r3, #16]
 8002fe4:	2b00      	cmp	r3, #0
 8002fe6:	d10a      	bne.n	8002ffe <PCD_EP_ISR_Handler+0x2b2>
 8002fe8:	697b      	ldr	r3, [r7, #20]
 8002fea:	881b      	ldrh	r3, [r3, #0]
 8002fec:	b29b      	uxth	r3, r3
 8002fee:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8002ff2:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8002ff6:	b29a      	uxth	r2, r3
 8002ff8:	697b      	ldr	r3, [r7, #20]
 8002ffa:	801a      	strh	r2, [r3, #0]
 8002ffc:	e017      	b.n	800302e <PCD_EP_ISR_Handler+0x2e2>
 8002ffe:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8003000:	691b      	ldr	r3, [r3, #16]
 8003002:	085b      	lsrs	r3, r3, #1
 8003004:	647b      	str	r3, [r7, #68]	; 0x44
 8003006:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8003008:	691b      	ldr	r3, [r3, #16]
 800300a:	f003 0301 	and.w	r3, r3, #1
 800300e:	2b00      	cmp	r3, #0
 8003010:	d002      	beq.n	8003018 <PCD_EP_ISR_Handler+0x2cc>
 8003012:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8003014:	3301      	adds	r3, #1
 8003016:	647b      	str	r3, [r7, #68]	; 0x44
 8003018:	697b      	ldr	r3, [r7, #20]
 800301a:	881b      	ldrh	r3, [r3, #0]
 800301c:	b29a      	uxth	r2, r3
 800301e:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8003020:	b29b      	uxth	r3, r3
 8003022:	029b      	lsls	r3, r3, #10
 8003024:	b29b      	uxth	r3, r3
 8003026:	4313      	orrs	r3, r2
 8003028:	b29a      	uxth	r2, r3
 800302a:	697b      	ldr	r3, [r7, #20]
 800302c:	801a      	strh	r2, [r3, #0]
            PCD_SET_EP_RX_STATUS(hpcd->Instance, PCD_ENDP0, USB_EP_RX_VALID);
 800302e:	687b      	ldr	r3, [r7, #4]
 8003030:	681b      	ldr	r3, [r3, #0]
 8003032:	881b      	ldrh	r3, [r3, #0]
 8003034:	b29b      	uxth	r3, r3
 8003036:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800303a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800303e:	827b      	strh	r3, [r7, #18]
 8003040:	8a7b      	ldrh	r3, [r7, #18]
 8003042:	f483 5380 	eor.w	r3, r3, #4096	; 0x1000
 8003046:	827b      	strh	r3, [r7, #18]
 8003048:	8a7b      	ldrh	r3, [r7, #18]
 800304a:	f483 5300 	eor.w	r3, r3, #8192	; 0x2000
 800304e:	827b      	strh	r3, [r7, #18]
 8003050:	687b      	ldr	r3, [r7, #4]
 8003052:	681a      	ldr	r2, [r3, #0]
 8003054:	8a7b      	ldrh	r3, [r7, #18]
 8003056:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800305a:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800305e:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8003062:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8003066:	b29b      	uxth	r3, r3
 8003068:	8013      	strh	r3, [r2, #0]
 800306a:	e234      	b.n	80034d6 <PCD_EP_ISR_Handler+0x78a>
    }
    else
    {
      /* Decode and service non control endpoints interrupt */
      /* process related endpoint register */
      wEPVal = PCD_GET_ENDPOINT(hpcd->Instance, epindex);
 800306c:	687b      	ldr	r3, [r7, #4]
 800306e:	681b      	ldr	r3, [r3, #0]
 8003070:	461a      	mov	r2, r3
 8003072:	f897 304d 	ldrb.w	r3, [r7, #77]	; 0x4d
 8003076:	009b      	lsls	r3, r3, #2
 8003078:	4413      	add	r3, r2
 800307a:	881b      	ldrh	r3, [r3, #0]
 800307c:	f8a7 304a 	strh.w	r3, [r7, #74]	; 0x4a

      if ((wEPVal & USB_EP_CTR_RX) != 0U)
 8003080:	f9b7 304a 	ldrsh.w	r3, [r7, #74]	; 0x4a
 8003084:	2b00      	cmp	r3, #0
 8003086:	f280 80fc 	bge.w	8003282 <PCD_EP_ISR_Handler+0x536>
      {
        /* clear int flag */
        PCD_CLEAR_RX_EP_CTR(hpcd->Instance, epindex);
 800308a:	687b      	ldr	r3, [r7, #4]
 800308c:	681b      	ldr	r3, [r3, #0]
 800308e:	461a      	mov	r2, r3
 8003090:	f897 304d 	ldrb.w	r3, [r7, #77]	; 0x4d
 8003094:	009b      	lsls	r3, r3, #2
 8003096:	4413      	add	r3, r2
 8003098:	881b      	ldrh	r3, [r3, #0]
 800309a:	b29a      	uxth	r2, r3
 800309c:	f640 738f 	movw	r3, #3983	; 0xf8f
 80030a0:	4013      	ands	r3, r2
 80030a2:	f8a7 3048 	strh.w	r3, [r7, #72]	; 0x48
 80030a6:	687b      	ldr	r3, [r7, #4]
 80030a8:	681b      	ldr	r3, [r3, #0]
 80030aa:	461a      	mov	r2, r3
 80030ac:	f897 304d 	ldrb.w	r3, [r7, #77]	; 0x4d
 80030b0:	009b      	lsls	r3, r3, #2
 80030b2:	4413      	add	r3, r2
 80030b4:	f8b7 2048 	ldrh.w	r2, [r7, #72]	; 0x48
 80030b8:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 80030bc:	b292      	uxth	r2, r2
 80030be:	801a      	strh	r2, [r3, #0]
        ep = &hpcd->OUT_ep[epindex];
 80030c0:	f897 204d 	ldrb.w	r2, [r7, #77]	; 0x4d
 80030c4:	4613      	mov	r3, r2
 80030c6:	009b      	lsls	r3, r3, #2
 80030c8:	4413      	add	r3, r2
 80030ca:	00db      	lsls	r3, r3, #3
 80030cc:	f503 73b4 	add.w	r3, r3, #360	; 0x168
 80030d0:	687a      	ldr	r2, [r7, #4]
 80030d2:	4413      	add	r3, r2
 80030d4:	657b      	str	r3, [r7, #84]	; 0x54

        /* OUT Single Buffering */
        if (ep->doublebuffer == 0U)
 80030d6:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80030d8:	7b1b      	ldrb	r3, [r3, #12]
 80030da:	2b00      	cmp	r3, #0
 80030dc:	d125      	bne.n	800312a <PCD_EP_ISR_Handler+0x3de>
        {
          count = (uint16_t)PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 80030de:	687b      	ldr	r3, [r7, #4]
 80030e0:	681b      	ldr	r3, [r3, #0]
 80030e2:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 80030e6:	b29b      	uxth	r3, r3
 80030e8:	461a      	mov	r2, r3
 80030ea:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80030ec:	781b      	ldrb	r3, [r3, #0]
 80030ee:	00db      	lsls	r3, r3, #3
 80030f0:	4413      	add	r3, r2
 80030f2:	3306      	adds	r3, #6
 80030f4:	005b      	lsls	r3, r3, #1
 80030f6:	687a      	ldr	r2, [r7, #4]
 80030f8:	6812      	ldr	r2, [r2, #0]
 80030fa:	4413      	add	r3, r2
 80030fc:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8003100:	881b      	ldrh	r3, [r3, #0]
 8003102:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8003106:	f8a7 3050 	strh.w	r3, [r7, #80]	; 0x50

          if (count != 0U)
 800310a:	f8b7 3050 	ldrh.w	r3, [r7, #80]	; 0x50
 800310e:	2b00      	cmp	r3, #0
 8003110:	f000 8092 	beq.w	8003238 <PCD_EP_ISR_Handler+0x4ec>
          {
            USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaadress, count);
 8003114:	687b      	ldr	r3, [r7, #4]
 8003116:	6818      	ldr	r0, [r3, #0]
 8003118:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800311a:	6959      	ldr	r1, [r3, #20]
 800311c:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800311e:	88da      	ldrh	r2, [r3, #6]
 8003120:	f8b7 3050 	ldrh.w	r3, [r7, #80]	; 0x50
 8003124:	f004 fd54 	bl	8007bd0 <USB_ReadPMA>
 8003128:	e086      	b.n	8003238 <PCD_EP_ISR_Handler+0x4ec>
        }
#if (USE_USB_DOUBLE_BUFFER == 1U)
        else
        {
          /* manage double buffer bulk out */
          if (ep->type == EP_TYPE_BULK)
 800312a:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800312c:	78db      	ldrb	r3, [r3, #3]
 800312e:	2b02      	cmp	r3, #2
 8003130:	d10a      	bne.n	8003148 <PCD_EP_ISR_Handler+0x3fc>
          {
            count = HAL_PCD_EP_DB_Receive(hpcd, ep, wEPVal);
 8003132:	f8b7 304a 	ldrh.w	r3, [r7, #74]	; 0x4a
 8003136:	461a      	mov	r2, r3
 8003138:	6d79      	ldr	r1, [r7, #84]	; 0x54
 800313a:	6878      	ldr	r0, [r7, #4]
 800313c:	f000 f9d9 	bl	80034f2 <HAL_PCD_EP_DB_Receive>
 8003140:	4603      	mov	r3, r0
 8003142:	f8a7 3050 	strh.w	r3, [r7, #80]	; 0x50
 8003146:	e077      	b.n	8003238 <PCD_EP_ISR_Handler+0x4ec>
          }
          else /* manage double buffer iso out */
          {
            /* free EP OUT Buffer */
            PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 0U);
 8003148:	687b      	ldr	r3, [r7, #4]
 800314a:	681b      	ldr	r3, [r3, #0]
 800314c:	461a      	mov	r2, r3
 800314e:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8003150:	781b      	ldrb	r3, [r3, #0]
 8003152:	009b      	lsls	r3, r3, #2
 8003154:	4413      	add	r3, r2
 8003156:	881b      	ldrh	r3, [r3, #0]
 8003158:	b29b      	uxth	r3, r3
 800315a:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800315e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003162:	f8a7 3052 	strh.w	r3, [r7, #82]	; 0x52
 8003166:	687b      	ldr	r3, [r7, #4]
 8003168:	681b      	ldr	r3, [r3, #0]
 800316a:	461a      	mov	r2, r3
 800316c:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800316e:	781b      	ldrb	r3, [r3, #0]
 8003170:	009b      	lsls	r3, r3, #2
 8003172:	441a      	add	r2, r3
 8003174:	f8b7 3052 	ldrh.w	r3, [r7, #82]	; 0x52
 8003178:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800317c:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8003180:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8003184:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 8003188:	b29b      	uxth	r3, r3
 800318a:	8013      	strh	r3, [r2, #0]

            if ((PCD_GET_ENDPOINT(hpcd->Instance, ep->num) & USB_EP_DTOG_RX) != 0U)
 800318c:	687b      	ldr	r3, [r7, #4]
 800318e:	681b      	ldr	r3, [r3, #0]
 8003190:	461a      	mov	r2, r3
 8003192:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8003194:	781b      	ldrb	r3, [r3, #0]
 8003196:	009b      	lsls	r3, r3, #2
 8003198:	4413      	add	r3, r2
 800319a:	881b      	ldrh	r3, [r3, #0]
 800319c:	b29b      	uxth	r3, r3
 800319e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80031a2:	2b00      	cmp	r3, #0
 80031a4:	d024      	beq.n	80031f0 <PCD_EP_ISR_Handler+0x4a4>
            {
              /* read from endpoint BUF0Addr buffer */
              count = (uint16_t)PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 80031a6:	687b      	ldr	r3, [r7, #4]
 80031a8:	681b      	ldr	r3, [r3, #0]
 80031aa:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 80031ae:	b29b      	uxth	r3, r3
 80031b0:	461a      	mov	r2, r3
 80031b2:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80031b4:	781b      	ldrb	r3, [r3, #0]
 80031b6:	00db      	lsls	r3, r3, #3
 80031b8:	4413      	add	r3, r2
 80031ba:	3302      	adds	r3, #2
 80031bc:	005b      	lsls	r3, r3, #1
 80031be:	687a      	ldr	r2, [r7, #4]
 80031c0:	6812      	ldr	r2, [r2, #0]
 80031c2:	4413      	add	r3, r2
 80031c4:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80031c8:	881b      	ldrh	r3, [r3, #0]
 80031ca:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80031ce:	f8a7 3050 	strh.w	r3, [r7, #80]	; 0x50

              if (count != 0U)
 80031d2:	f8b7 3050 	ldrh.w	r3, [r7, #80]	; 0x50
 80031d6:	2b00      	cmp	r3, #0
 80031d8:	d02e      	beq.n	8003238 <PCD_EP_ISR_Handler+0x4ec>
              {
                USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr0, count);
 80031da:	687b      	ldr	r3, [r7, #4]
 80031dc:	6818      	ldr	r0, [r3, #0]
 80031de:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80031e0:	6959      	ldr	r1, [r3, #20]
 80031e2:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80031e4:	891a      	ldrh	r2, [r3, #8]
 80031e6:	f8b7 3050 	ldrh.w	r3, [r7, #80]	; 0x50
 80031ea:	f004 fcf1 	bl	8007bd0 <USB_ReadPMA>
 80031ee:	e023      	b.n	8003238 <PCD_EP_ISR_Handler+0x4ec>
              }
            }
            else
            {
              /* read from endpoint BUF1Addr buffer */
              count = (uint16_t)PCD_GET_EP_DBUF1_CNT(hpcd->Instance, ep->num);
 80031f0:	687b      	ldr	r3, [r7, #4]
 80031f2:	681b      	ldr	r3, [r3, #0]
 80031f4:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 80031f8:	b29b      	uxth	r3, r3
 80031fa:	461a      	mov	r2, r3
 80031fc:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80031fe:	781b      	ldrb	r3, [r3, #0]
 8003200:	00db      	lsls	r3, r3, #3
 8003202:	4413      	add	r3, r2
 8003204:	3306      	adds	r3, #6
 8003206:	005b      	lsls	r3, r3, #1
 8003208:	687a      	ldr	r2, [r7, #4]
 800320a:	6812      	ldr	r2, [r2, #0]
 800320c:	4413      	add	r3, r2
 800320e:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8003212:	881b      	ldrh	r3, [r3, #0]
 8003214:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8003218:	f8a7 3050 	strh.w	r3, [r7, #80]	; 0x50

              if (count != 0U)
 800321c:	f8b7 3050 	ldrh.w	r3, [r7, #80]	; 0x50
 8003220:	2b00      	cmp	r3, #0
 8003222:	d009      	beq.n	8003238 <PCD_EP_ISR_Handler+0x4ec>
              {
                USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr1, count);
 8003224:	687b      	ldr	r3, [r7, #4]
 8003226:	6818      	ldr	r0, [r3, #0]
 8003228:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800322a:	6959      	ldr	r1, [r3, #20]
 800322c:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800322e:	895a      	ldrh	r2, [r3, #10]
 8003230:	f8b7 3050 	ldrh.w	r3, [r7, #80]	; 0x50
 8003234:	f004 fccc 	bl	8007bd0 <USB_ReadPMA>
          }
        }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

        /* multi-packet on the NON control OUT endpoint */
        ep->xfer_count += count;
 8003238:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800323a:	69da      	ldr	r2, [r3, #28]
 800323c:	f8b7 3050 	ldrh.w	r3, [r7, #80]	; 0x50
 8003240:	441a      	add	r2, r3
 8003242:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8003244:	61da      	str	r2, [r3, #28]
        ep->xfer_buff += count;
 8003246:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8003248:	695a      	ldr	r2, [r3, #20]
 800324a:	f8b7 3050 	ldrh.w	r3, [r7, #80]	; 0x50
 800324e:	441a      	add	r2, r3
 8003250:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8003252:	615a      	str	r2, [r3, #20]

        if ((ep->xfer_len == 0U) || (count < ep->maxpacket))
 8003254:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8003256:	699b      	ldr	r3, [r3, #24]
 8003258:	2b00      	cmp	r3, #0
 800325a:	d005      	beq.n	8003268 <PCD_EP_ISR_Handler+0x51c>
 800325c:	f8b7 2050 	ldrh.w	r2, [r7, #80]	; 0x50
 8003260:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8003262:	691b      	ldr	r3, [r3, #16]
 8003264:	429a      	cmp	r2, r3
 8003266:	d206      	bcs.n	8003276 <PCD_EP_ISR_Handler+0x52a>
        {
          /* RX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
          hpcd->DataOutStageCallback(hpcd, ep->num);
#else
          HAL_PCD_DataOutStageCallback(hpcd, ep->num);
 8003268:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800326a:	781b      	ldrb	r3, [r3, #0]
 800326c:	4619      	mov	r1, r3
 800326e:	6878      	ldr	r0, [r7, #4]
 8003270:	f006 fa42 	bl	80096f8 <HAL_PCD_DataOutStageCallback>
 8003274:	e005      	b.n	8003282 <PCD_EP_ISR_Handler+0x536>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
        }
        else
        {
          (void)USB_EPStartXfer(hpcd->Instance, ep);
 8003276:	687b      	ldr	r3, [r7, #4]
 8003278:	681b      	ldr	r3, [r3, #0]
 800327a:	6d79      	ldr	r1, [r7, #84]	; 0x54
 800327c:	4618      	mov	r0, r3
 800327e:	f002 ff73 	bl	8006168 <USB_EPStartXfer>
        }
      }

      if ((wEPVal & USB_EP_CTR_TX) != 0U)
 8003282:	f8b7 304a 	ldrh.w	r3, [r7, #74]	; 0x4a
 8003286:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800328a:	2b00      	cmp	r3, #0
 800328c:	f000 8123 	beq.w	80034d6 <PCD_EP_ISR_Handler+0x78a>
      {
        ep = &hpcd->IN_ep[epindex];
 8003290:	f897 304d 	ldrb.w	r3, [r7, #77]	; 0x4d
 8003294:	1c5a      	adds	r2, r3, #1
 8003296:	4613      	mov	r3, r2
 8003298:	009b      	lsls	r3, r3, #2
 800329a:	4413      	add	r3, r2
 800329c:	00db      	lsls	r3, r3, #3
 800329e:	687a      	ldr	r2, [r7, #4]
 80032a0:	4413      	add	r3, r2
 80032a2:	657b      	str	r3, [r7, #84]	; 0x54

        /* clear int flag */
        PCD_CLEAR_TX_EP_CTR(hpcd->Instance, epindex);
 80032a4:	687b      	ldr	r3, [r7, #4]
 80032a6:	681b      	ldr	r3, [r3, #0]
 80032a8:	461a      	mov	r2, r3
 80032aa:	f897 304d 	ldrb.w	r3, [r7, #77]	; 0x4d
 80032ae:	009b      	lsls	r3, r3, #2
 80032b0:	4413      	add	r3, r2
 80032b2:	881b      	ldrh	r3, [r3, #0]
 80032b4:	b29b      	uxth	r3, r3
 80032b6:	f423 43e1 	bic.w	r3, r3, #28800	; 0x7080
 80032ba:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80032be:	f8a7 3042 	strh.w	r3, [r7, #66]	; 0x42
 80032c2:	687b      	ldr	r3, [r7, #4]
 80032c4:	681b      	ldr	r3, [r3, #0]
 80032c6:	461a      	mov	r2, r3
 80032c8:	f897 304d 	ldrb.w	r3, [r7, #77]	; 0x4d
 80032cc:	009b      	lsls	r3, r3, #2
 80032ce:	441a      	add	r2, r3
 80032d0:	f8b7 3042 	ldrh.w	r3, [r7, #66]	; 0x42
 80032d4:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80032d8:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80032dc:	b29b      	uxth	r3, r3
 80032de:	8013      	strh	r3, [r2, #0]

        if (ep->type == EP_TYPE_ISOC)
 80032e0:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80032e2:	78db      	ldrb	r3, [r3, #3]
 80032e4:	2b01      	cmp	r3, #1
 80032e6:	f040 80a2 	bne.w	800342e <PCD_EP_ISR_Handler+0x6e2>
        {
          ep->xfer_len = 0U;
 80032ea:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80032ec:	2200      	movs	r2, #0
 80032ee:	619a      	str	r2, [r3, #24]

#if (USE_USB_DOUBLE_BUFFER == 1U)
          if (ep->doublebuffer != 0U)
 80032f0:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80032f2:	7b1b      	ldrb	r3, [r3, #12]
 80032f4:	2b00      	cmp	r3, #0
 80032f6:	f000 8093 	beq.w	8003420 <PCD_EP_ISR_Handler+0x6d4>
          {
            if ((wEPVal & USB_EP_DTOG_TX) != 0U)
 80032fa:	f8b7 304a 	ldrh.w	r3, [r7, #74]	; 0x4a
 80032fe:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003302:	2b00      	cmp	r3, #0
 8003304:	d046      	beq.n	8003394 <PCD_EP_ISR_Handler+0x648>
            {
              PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 8003306:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8003308:	785b      	ldrb	r3, [r3, #1]
 800330a:	2b00      	cmp	r3, #0
 800330c:	d126      	bne.n	800335c <PCD_EP_ISR_Handler+0x610>
 800330e:	687b      	ldr	r3, [r7, #4]
 8003310:	681b      	ldr	r3, [r3, #0]
 8003312:	627b      	str	r3, [r7, #36]	; 0x24
 8003314:	687b      	ldr	r3, [r7, #4]
 8003316:	681b      	ldr	r3, [r3, #0]
 8003318:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800331c:	b29b      	uxth	r3, r3
 800331e:	461a      	mov	r2, r3
 8003320:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003322:	4413      	add	r3, r2
 8003324:	627b      	str	r3, [r7, #36]	; 0x24
 8003326:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8003328:	781b      	ldrb	r3, [r3, #0]
 800332a:	011a      	lsls	r2, r3, #4
 800332c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800332e:	4413      	add	r3, r2
 8003330:	f203 4304 	addw	r3, r3, #1028	; 0x404
 8003334:	623b      	str	r3, [r7, #32]
 8003336:	6a3b      	ldr	r3, [r7, #32]
 8003338:	881b      	ldrh	r3, [r3, #0]
 800333a:	b29b      	uxth	r3, r3
 800333c:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8003340:	b29a      	uxth	r2, r3
 8003342:	6a3b      	ldr	r3, [r7, #32]
 8003344:	801a      	strh	r2, [r3, #0]
 8003346:	6a3b      	ldr	r3, [r7, #32]
 8003348:	881b      	ldrh	r3, [r3, #0]
 800334a:	b29b      	uxth	r3, r3
 800334c:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8003350:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8003354:	b29a      	uxth	r2, r3
 8003356:	6a3b      	ldr	r3, [r7, #32]
 8003358:	801a      	strh	r2, [r3, #0]
 800335a:	e061      	b.n	8003420 <PCD_EP_ISR_Handler+0x6d4>
 800335c:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800335e:	785b      	ldrb	r3, [r3, #1]
 8003360:	2b01      	cmp	r3, #1
 8003362:	d15d      	bne.n	8003420 <PCD_EP_ISR_Handler+0x6d4>
 8003364:	687b      	ldr	r3, [r7, #4]
 8003366:	681b      	ldr	r3, [r3, #0]
 8003368:	62fb      	str	r3, [r7, #44]	; 0x2c
 800336a:	687b      	ldr	r3, [r7, #4]
 800336c:	681b      	ldr	r3, [r3, #0]
 800336e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8003372:	b29b      	uxth	r3, r3
 8003374:	461a      	mov	r2, r3
 8003376:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003378:	4413      	add	r3, r2
 800337a:	62fb      	str	r3, [r7, #44]	; 0x2c
 800337c:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800337e:	781b      	ldrb	r3, [r3, #0]
 8003380:	011a      	lsls	r2, r3, #4
 8003382:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003384:	4413      	add	r3, r2
 8003386:	f203 4304 	addw	r3, r3, #1028	; 0x404
 800338a:	62bb      	str	r3, [r7, #40]	; 0x28
 800338c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800338e:	2200      	movs	r2, #0
 8003390:	801a      	strh	r2, [r3, #0]
 8003392:	e045      	b.n	8003420 <PCD_EP_ISR_Handler+0x6d4>
            }
            else
            {
              PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 8003394:	687b      	ldr	r3, [r7, #4]
 8003396:	681b      	ldr	r3, [r3, #0]
 8003398:	63fb      	str	r3, [r7, #60]	; 0x3c
 800339a:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800339c:	785b      	ldrb	r3, [r3, #1]
 800339e:	2b00      	cmp	r3, #0
 80033a0:	d126      	bne.n	80033f0 <PCD_EP_ISR_Handler+0x6a4>
 80033a2:	687b      	ldr	r3, [r7, #4]
 80033a4:	681b      	ldr	r3, [r3, #0]
 80033a6:	637b      	str	r3, [r7, #52]	; 0x34
 80033a8:	687b      	ldr	r3, [r7, #4]
 80033aa:	681b      	ldr	r3, [r3, #0]
 80033ac:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 80033b0:	b29b      	uxth	r3, r3
 80033b2:	461a      	mov	r2, r3
 80033b4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80033b6:	4413      	add	r3, r2
 80033b8:	637b      	str	r3, [r7, #52]	; 0x34
 80033ba:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80033bc:	781b      	ldrb	r3, [r3, #0]
 80033be:	011a      	lsls	r2, r3, #4
 80033c0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80033c2:	4413      	add	r3, r2
 80033c4:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 80033c8:	633b      	str	r3, [r7, #48]	; 0x30
 80033ca:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80033cc:	881b      	ldrh	r3, [r3, #0]
 80033ce:	b29b      	uxth	r3, r3
 80033d0:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80033d4:	b29a      	uxth	r2, r3
 80033d6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80033d8:	801a      	strh	r2, [r3, #0]
 80033da:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80033dc:	881b      	ldrh	r3, [r3, #0]
 80033de:	b29b      	uxth	r3, r3
 80033e0:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80033e4:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80033e8:	b29a      	uxth	r2, r3
 80033ea:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80033ec:	801a      	strh	r2, [r3, #0]
 80033ee:	e017      	b.n	8003420 <PCD_EP_ISR_Handler+0x6d4>
 80033f0:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80033f2:	785b      	ldrb	r3, [r3, #1]
 80033f4:	2b01      	cmp	r3, #1
 80033f6:	d113      	bne.n	8003420 <PCD_EP_ISR_Handler+0x6d4>
 80033f8:	687b      	ldr	r3, [r7, #4]
 80033fa:	681b      	ldr	r3, [r3, #0]
 80033fc:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8003400:	b29b      	uxth	r3, r3
 8003402:	461a      	mov	r2, r3
 8003404:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8003406:	4413      	add	r3, r2
 8003408:	63fb      	str	r3, [r7, #60]	; 0x3c
 800340a:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800340c:	781b      	ldrb	r3, [r3, #0]
 800340e:	011a      	lsls	r2, r3, #4
 8003410:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8003412:	4413      	add	r3, r2
 8003414:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 8003418:	63bb      	str	r3, [r7, #56]	; 0x38
 800341a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800341c:	2200      	movs	r2, #0
 800341e:	801a      	strh	r2, [r3, #0]

          /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
          hpcd->DataInStageCallback(hpcd, ep->num);
#else
          HAL_PCD_DataInStageCallback(hpcd, ep->num);
 8003420:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8003422:	781b      	ldrb	r3, [r3, #0]
 8003424:	4619      	mov	r1, r3
 8003426:	6878      	ldr	r0, [r7, #4]
 8003428:	f006 f981 	bl	800972e <HAL_PCD_DataInStageCallback>
 800342c:	e053      	b.n	80034d6 <PCD_EP_ISR_Handler+0x78a>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
        }
        else
        {
          /* Manage Single Buffer Transaction */
          if ((wEPVal & USB_EP_KIND) == 0U)
 800342e:	f8b7 304a 	ldrh.w	r3, [r7, #74]	; 0x4a
 8003432:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003436:	2b00      	cmp	r3, #0
 8003438:	d146      	bne.n	80034c8 <PCD_EP_ISR_Handler+0x77c>
          {
            /* multi-packet on the NON control IN endpoint */
            TxPctSize = (uint16_t)PCD_GET_EP_TX_CNT(hpcd->Instance, ep->num);
 800343a:	687b      	ldr	r3, [r7, #4]
 800343c:	681b      	ldr	r3, [r3, #0]
 800343e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8003442:	b29b      	uxth	r3, r3
 8003444:	461a      	mov	r2, r3
 8003446:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8003448:	781b      	ldrb	r3, [r3, #0]
 800344a:	00db      	lsls	r3, r3, #3
 800344c:	4413      	add	r3, r2
 800344e:	3302      	adds	r3, #2
 8003450:	005b      	lsls	r3, r3, #1
 8003452:	687a      	ldr	r2, [r7, #4]
 8003454:	6812      	ldr	r2, [r2, #0]
 8003456:	4413      	add	r3, r2
 8003458:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800345c:	881b      	ldrh	r3, [r3, #0]
 800345e:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8003462:	f8a7 3040 	strh.w	r3, [r7, #64]	; 0x40

            if (ep->xfer_len > TxPctSize)
 8003466:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8003468:	699a      	ldr	r2, [r3, #24]
 800346a:	f8b7 3040 	ldrh.w	r3, [r7, #64]	; 0x40
 800346e:	429a      	cmp	r2, r3
 8003470:	d907      	bls.n	8003482 <PCD_EP_ISR_Handler+0x736>
            {
              ep->xfer_len -= TxPctSize;
 8003472:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8003474:	699a      	ldr	r2, [r3, #24]
 8003476:	f8b7 3040 	ldrh.w	r3, [r7, #64]	; 0x40
 800347a:	1ad2      	subs	r2, r2, r3
 800347c:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800347e:	619a      	str	r2, [r3, #24]
 8003480:	e002      	b.n	8003488 <PCD_EP_ISR_Handler+0x73c>
            }
            else
            {
              ep->xfer_len = 0U;
 8003482:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8003484:	2200      	movs	r2, #0
 8003486:	619a      	str	r2, [r3, #24]
            }

            /* Zero Length Packet? */
            if (ep->xfer_len == 0U)
 8003488:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800348a:	699b      	ldr	r3, [r3, #24]
 800348c:	2b00      	cmp	r3, #0
 800348e:	d106      	bne.n	800349e <PCD_EP_ISR_Handler+0x752>
            {
              /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->DataInStageCallback(hpcd, ep->num);
#else
              HAL_PCD_DataInStageCallback(hpcd, ep->num);
 8003490:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8003492:	781b      	ldrb	r3, [r3, #0]
 8003494:	4619      	mov	r1, r3
 8003496:	6878      	ldr	r0, [r7, #4]
 8003498:	f006 f949 	bl	800972e <HAL_PCD_DataInStageCallback>
 800349c:	e01b      	b.n	80034d6 <PCD_EP_ISR_Handler+0x78a>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }
            else
            {
              /* Transfer is not yet Done */
              ep->xfer_buff += TxPctSize;
 800349e:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80034a0:	695a      	ldr	r2, [r3, #20]
 80034a2:	f8b7 3040 	ldrh.w	r3, [r7, #64]	; 0x40
 80034a6:	441a      	add	r2, r3
 80034a8:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80034aa:	615a      	str	r2, [r3, #20]
              ep->xfer_count += TxPctSize;
 80034ac:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80034ae:	69da      	ldr	r2, [r3, #28]
 80034b0:	f8b7 3040 	ldrh.w	r3, [r7, #64]	; 0x40
 80034b4:	441a      	add	r2, r3
 80034b6:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80034b8:	61da      	str	r2, [r3, #28]
              (void)USB_EPStartXfer(hpcd->Instance, ep);
 80034ba:	687b      	ldr	r3, [r7, #4]
 80034bc:	681b      	ldr	r3, [r3, #0]
 80034be:	6d79      	ldr	r1, [r7, #84]	; 0x54
 80034c0:	4618      	mov	r0, r3
 80034c2:	f002 fe51 	bl	8006168 <USB_EPStartXfer>
 80034c6:	e006      	b.n	80034d6 <PCD_EP_ISR_Handler+0x78a>
          }
#if (USE_USB_DOUBLE_BUFFER == 1U)
          /* Double Buffer bulk IN (bulk transfer Len > Ep_Mps) */
          else
          {
            (void)HAL_PCD_EP_DB_Transmit(hpcd, ep, wEPVal);
 80034c8:	f8b7 304a 	ldrh.w	r3, [r7, #74]	; 0x4a
 80034cc:	461a      	mov	r2, r3
 80034ce:	6d79      	ldr	r1, [r7, #84]	; 0x54
 80034d0:	6878      	ldr	r0, [r7, #4]
 80034d2:	f000 f91b 	bl	800370c <HAL_PCD_EP_DB_Transmit>
  while ((hpcd->Instance->ISTR & USB_ISTR_CTR) != 0U)
 80034d6:	687b      	ldr	r3, [r7, #4]
 80034d8:	681b      	ldr	r3, [r3, #0]
 80034da:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 80034de:	b29b      	uxth	r3, r3
 80034e0:	b21b      	sxth	r3, r3
 80034e2:	2b00      	cmp	r3, #0
 80034e4:	f6ff ac37 	blt.w	8002d56 <PCD_EP_ISR_Handler+0xa>
        }
      }
    }
  }

  return HAL_OK;
 80034e8:	2300      	movs	r3, #0
}
 80034ea:	4618      	mov	r0, r3
 80034ec:	3758      	adds	r7, #88	; 0x58
 80034ee:	46bd      	mov	sp, r7
 80034f0:	bd80      	pop	{r7, pc}

080034f2 <HAL_PCD_EP_DB_Receive>:
  * @param  wEPVal Last snapshot of EPRx register value taken in ISR
  * @retval HAL status
  */
static uint16_t HAL_PCD_EP_DB_Receive(PCD_HandleTypeDef *hpcd,
                                      PCD_EPTypeDef *ep, uint16_t wEPVal)
{
 80034f2:	b580      	push	{r7, lr}
 80034f4:	b088      	sub	sp, #32
 80034f6:	af00      	add	r7, sp, #0
 80034f8:	60f8      	str	r0, [r7, #12]
 80034fa:	60b9      	str	r1, [r7, #8]
 80034fc:	4613      	mov	r3, r2
 80034fe:	80fb      	strh	r3, [r7, #6]
  uint16_t count;

  /* Manage Buffer0 OUT */
  if ((wEPVal & USB_EP_DTOG_RX) != 0U)
 8003500:	88fb      	ldrh	r3, [r7, #6]
 8003502:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8003506:	2b00      	cmp	r3, #0
 8003508:	d07e      	beq.n	8003608 <HAL_PCD_EP_DB_Receive+0x116>
  {
    /* Get count of received Data on buffer0 */
    count = (uint16_t)PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 800350a:	68fb      	ldr	r3, [r7, #12]
 800350c:	681b      	ldr	r3, [r3, #0]
 800350e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8003512:	b29b      	uxth	r3, r3
 8003514:	461a      	mov	r2, r3
 8003516:	68bb      	ldr	r3, [r7, #8]
 8003518:	781b      	ldrb	r3, [r3, #0]
 800351a:	00db      	lsls	r3, r3, #3
 800351c:	4413      	add	r3, r2
 800351e:	3302      	adds	r3, #2
 8003520:	005b      	lsls	r3, r3, #1
 8003522:	68fa      	ldr	r2, [r7, #12]
 8003524:	6812      	ldr	r2, [r2, #0]
 8003526:	4413      	add	r3, r2
 8003528:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800352c:	881b      	ldrh	r3, [r3, #0]
 800352e:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8003532:	837b      	strh	r3, [r7, #26]

    if (ep->xfer_len >= count)
 8003534:	68bb      	ldr	r3, [r7, #8]
 8003536:	699a      	ldr	r2, [r3, #24]
 8003538:	8b7b      	ldrh	r3, [r7, #26]
 800353a:	429a      	cmp	r2, r3
 800353c:	d306      	bcc.n	800354c <HAL_PCD_EP_DB_Receive+0x5a>
    {
      ep->xfer_len -= count;
 800353e:	68bb      	ldr	r3, [r7, #8]
 8003540:	699a      	ldr	r2, [r3, #24]
 8003542:	8b7b      	ldrh	r3, [r7, #26]
 8003544:	1ad2      	subs	r2, r2, r3
 8003546:	68bb      	ldr	r3, [r7, #8]
 8003548:	619a      	str	r2, [r3, #24]
 800354a:	e002      	b.n	8003552 <HAL_PCD_EP_DB_Receive+0x60>
    }
    else
    {
      ep->xfer_len = 0U;
 800354c:	68bb      	ldr	r3, [r7, #8]
 800354e:	2200      	movs	r2, #0
 8003550:	619a      	str	r2, [r3, #24]
    }

    if (ep->xfer_len == 0U)
 8003552:	68bb      	ldr	r3, [r7, #8]
 8003554:	699b      	ldr	r3, [r3, #24]
 8003556:	2b00      	cmp	r3, #0
 8003558:	d123      	bne.n	80035a2 <HAL_PCD_EP_DB_Receive+0xb0>
    {
      /* set NAK to OUT endpoint since double buffer is enabled */
      PCD_SET_EP_RX_STATUS(hpcd->Instance, ep->num, USB_EP_RX_NAK);
 800355a:	68fb      	ldr	r3, [r7, #12]
 800355c:	681b      	ldr	r3, [r3, #0]
 800355e:	461a      	mov	r2, r3
 8003560:	68bb      	ldr	r3, [r7, #8]
 8003562:	781b      	ldrb	r3, [r3, #0]
 8003564:	009b      	lsls	r3, r3, #2
 8003566:	4413      	add	r3, r2
 8003568:	881b      	ldrh	r3, [r3, #0]
 800356a:	b29b      	uxth	r3, r3
 800356c:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8003570:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003574:	833b      	strh	r3, [r7, #24]
 8003576:	8b3b      	ldrh	r3, [r7, #24]
 8003578:	f483 5300 	eor.w	r3, r3, #8192	; 0x2000
 800357c:	833b      	strh	r3, [r7, #24]
 800357e:	68fb      	ldr	r3, [r7, #12]
 8003580:	681b      	ldr	r3, [r3, #0]
 8003582:	461a      	mov	r2, r3
 8003584:	68bb      	ldr	r3, [r7, #8]
 8003586:	781b      	ldrb	r3, [r3, #0]
 8003588:	009b      	lsls	r3, r3, #2
 800358a:	441a      	add	r2, r3
 800358c:	8b3b      	ldrh	r3, [r7, #24]
 800358e:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8003592:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8003596:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800359a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800359e:	b29b      	uxth	r3, r3
 80035a0:	8013      	strh	r3, [r2, #0]
    }

    /* Check if Buffer1 is in blocked state which requires to toggle */
    if ((wEPVal & USB_EP_DTOG_TX) != 0U)
 80035a2:	88fb      	ldrh	r3, [r7, #6]
 80035a4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80035a8:	2b00      	cmp	r3, #0
 80035aa:	d01f      	beq.n	80035ec <HAL_PCD_EP_DB_Receive+0xfa>
    {
      PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 0U);
 80035ac:	68fb      	ldr	r3, [r7, #12]
 80035ae:	681b      	ldr	r3, [r3, #0]
 80035b0:	461a      	mov	r2, r3
 80035b2:	68bb      	ldr	r3, [r7, #8]
 80035b4:	781b      	ldrb	r3, [r3, #0]
 80035b6:	009b      	lsls	r3, r3, #2
 80035b8:	4413      	add	r3, r2
 80035ba:	881b      	ldrh	r3, [r3, #0]
 80035bc:	b29b      	uxth	r3, r3
 80035be:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80035c2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80035c6:	82fb      	strh	r3, [r7, #22]
 80035c8:	68fb      	ldr	r3, [r7, #12]
 80035ca:	681b      	ldr	r3, [r3, #0]
 80035cc:	461a      	mov	r2, r3
 80035ce:	68bb      	ldr	r3, [r7, #8]
 80035d0:	781b      	ldrb	r3, [r3, #0]
 80035d2:	009b      	lsls	r3, r3, #2
 80035d4:	441a      	add	r2, r3
 80035d6:	8afb      	ldrh	r3, [r7, #22]
 80035d8:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 80035dc:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 80035e0:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80035e4:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 80035e8:	b29b      	uxth	r3, r3
 80035ea:	8013      	strh	r3, [r2, #0]
    }

    if (count != 0U)
 80035ec:	8b7b      	ldrh	r3, [r7, #26]
 80035ee:	2b00      	cmp	r3, #0
 80035f0:	f000 8087 	beq.w	8003702 <HAL_PCD_EP_DB_Receive+0x210>
    {
      USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr0, count);
 80035f4:	68fb      	ldr	r3, [r7, #12]
 80035f6:	6818      	ldr	r0, [r3, #0]
 80035f8:	68bb      	ldr	r3, [r7, #8]
 80035fa:	6959      	ldr	r1, [r3, #20]
 80035fc:	68bb      	ldr	r3, [r7, #8]
 80035fe:	891a      	ldrh	r2, [r3, #8]
 8003600:	8b7b      	ldrh	r3, [r7, #26]
 8003602:	f004 fae5 	bl	8007bd0 <USB_ReadPMA>
 8003606:	e07c      	b.n	8003702 <HAL_PCD_EP_DB_Receive+0x210>
  }
  /* Manage Buffer 1 DTOG_RX=0 */
  else
  {
    /* Get count of received data */
    count = (uint16_t)PCD_GET_EP_DBUF1_CNT(hpcd->Instance, ep->num);
 8003608:	68fb      	ldr	r3, [r7, #12]
 800360a:	681b      	ldr	r3, [r3, #0]
 800360c:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8003610:	b29b      	uxth	r3, r3
 8003612:	461a      	mov	r2, r3
 8003614:	68bb      	ldr	r3, [r7, #8]
 8003616:	781b      	ldrb	r3, [r3, #0]
 8003618:	00db      	lsls	r3, r3, #3
 800361a:	4413      	add	r3, r2
 800361c:	3306      	adds	r3, #6
 800361e:	005b      	lsls	r3, r3, #1
 8003620:	68fa      	ldr	r2, [r7, #12]
 8003622:	6812      	ldr	r2, [r2, #0]
 8003624:	4413      	add	r3, r2
 8003626:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800362a:	881b      	ldrh	r3, [r3, #0]
 800362c:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8003630:	837b      	strh	r3, [r7, #26]

    if (ep->xfer_len >= count)
 8003632:	68bb      	ldr	r3, [r7, #8]
 8003634:	699a      	ldr	r2, [r3, #24]
 8003636:	8b7b      	ldrh	r3, [r7, #26]
 8003638:	429a      	cmp	r2, r3
 800363a:	d306      	bcc.n	800364a <HAL_PCD_EP_DB_Receive+0x158>
    {
      ep->xfer_len -= count;
 800363c:	68bb      	ldr	r3, [r7, #8]
 800363e:	699a      	ldr	r2, [r3, #24]
 8003640:	8b7b      	ldrh	r3, [r7, #26]
 8003642:	1ad2      	subs	r2, r2, r3
 8003644:	68bb      	ldr	r3, [r7, #8]
 8003646:	619a      	str	r2, [r3, #24]
 8003648:	e002      	b.n	8003650 <HAL_PCD_EP_DB_Receive+0x15e>
    }
    else
    {
      ep->xfer_len = 0U;
 800364a:	68bb      	ldr	r3, [r7, #8]
 800364c:	2200      	movs	r2, #0
 800364e:	619a      	str	r2, [r3, #24]
    }

    if (ep->xfer_len == 0U)
 8003650:	68bb      	ldr	r3, [r7, #8]
 8003652:	699b      	ldr	r3, [r3, #24]
 8003654:	2b00      	cmp	r3, #0
 8003656:	d123      	bne.n	80036a0 <HAL_PCD_EP_DB_Receive+0x1ae>
    {
      /* set NAK on the current endpoint */
      PCD_SET_EP_RX_STATUS(hpcd->Instance, ep->num, USB_EP_RX_NAK);
 8003658:	68fb      	ldr	r3, [r7, #12]
 800365a:	681b      	ldr	r3, [r3, #0]
 800365c:	461a      	mov	r2, r3
 800365e:	68bb      	ldr	r3, [r7, #8]
 8003660:	781b      	ldrb	r3, [r3, #0]
 8003662:	009b      	lsls	r3, r3, #2
 8003664:	4413      	add	r3, r2
 8003666:	881b      	ldrh	r3, [r3, #0]
 8003668:	b29b      	uxth	r3, r3
 800366a:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800366e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003672:	83fb      	strh	r3, [r7, #30]
 8003674:	8bfb      	ldrh	r3, [r7, #30]
 8003676:	f483 5300 	eor.w	r3, r3, #8192	; 0x2000
 800367a:	83fb      	strh	r3, [r7, #30]
 800367c:	68fb      	ldr	r3, [r7, #12]
 800367e:	681b      	ldr	r3, [r3, #0]
 8003680:	461a      	mov	r2, r3
 8003682:	68bb      	ldr	r3, [r7, #8]
 8003684:	781b      	ldrb	r3, [r3, #0]
 8003686:	009b      	lsls	r3, r3, #2
 8003688:	441a      	add	r2, r3
 800368a:	8bfb      	ldrh	r3, [r7, #30]
 800368c:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8003690:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8003694:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8003698:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800369c:	b29b      	uxth	r3, r3
 800369e:	8013      	strh	r3, [r2, #0]
    }

    /*Need to FreeUser Buffer*/
    if ((wEPVal & USB_EP_DTOG_TX) == 0U)
 80036a0:	88fb      	ldrh	r3, [r7, #6]
 80036a2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80036a6:	2b00      	cmp	r3, #0
 80036a8:	d11f      	bne.n	80036ea <HAL_PCD_EP_DB_Receive+0x1f8>
    {
      PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 0U);
 80036aa:	68fb      	ldr	r3, [r7, #12]
 80036ac:	681b      	ldr	r3, [r3, #0]
 80036ae:	461a      	mov	r2, r3
 80036b0:	68bb      	ldr	r3, [r7, #8]
 80036b2:	781b      	ldrb	r3, [r3, #0]
 80036b4:	009b      	lsls	r3, r3, #2
 80036b6:	4413      	add	r3, r2
 80036b8:	881b      	ldrh	r3, [r3, #0]
 80036ba:	b29b      	uxth	r3, r3
 80036bc:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80036c0:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80036c4:	83bb      	strh	r3, [r7, #28]
 80036c6:	68fb      	ldr	r3, [r7, #12]
 80036c8:	681b      	ldr	r3, [r3, #0]
 80036ca:	461a      	mov	r2, r3
 80036cc:	68bb      	ldr	r3, [r7, #8]
 80036ce:	781b      	ldrb	r3, [r3, #0]
 80036d0:	009b      	lsls	r3, r3, #2
 80036d2:	441a      	add	r2, r3
 80036d4:	8bbb      	ldrh	r3, [r7, #28]
 80036d6:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 80036da:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 80036de:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80036e2:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 80036e6:	b29b      	uxth	r3, r3
 80036e8:	8013      	strh	r3, [r2, #0]
    }

    if (count != 0U)
 80036ea:	8b7b      	ldrh	r3, [r7, #26]
 80036ec:	2b00      	cmp	r3, #0
 80036ee:	d008      	beq.n	8003702 <HAL_PCD_EP_DB_Receive+0x210>
    {
      USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr1, count);
 80036f0:	68fb      	ldr	r3, [r7, #12]
 80036f2:	6818      	ldr	r0, [r3, #0]
 80036f4:	68bb      	ldr	r3, [r7, #8]
 80036f6:	6959      	ldr	r1, [r3, #20]
 80036f8:	68bb      	ldr	r3, [r7, #8]
 80036fa:	895a      	ldrh	r2, [r3, #10]
 80036fc:	8b7b      	ldrh	r3, [r7, #26]
 80036fe:	f004 fa67 	bl	8007bd0 <USB_ReadPMA>
    }
  }

  return count;
 8003702:	8b7b      	ldrh	r3, [r7, #26]
}
 8003704:	4618      	mov	r0, r3
 8003706:	3720      	adds	r7, #32
 8003708:	46bd      	mov	sp, r7
 800370a:	bd80      	pop	{r7, pc}

0800370c <HAL_PCD_EP_DB_Transmit>:
  * @param  wEPVal Last snapshot of EPRx register value taken in ISR
  * @retval HAL status
  */
static HAL_StatusTypeDef HAL_PCD_EP_DB_Transmit(PCD_HandleTypeDef *hpcd,
                                                PCD_EPTypeDef *ep, uint16_t wEPVal)
{
 800370c:	b580      	push	{r7, lr}
 800370e:	b0a4      	sub	sp, #144	; 0x90
 8003710:	af00      	add	r7, sp, #0
 8003712:	60f8      	str	r0, [r7, #12]
 8003714:	60b9      	str	r1, [r7, #8]
 8003716:	4613      	mov	r3, r2
 8003718:	80fb      	strh	r3, [r7, #6]
  uint32_t len;
  uint16_t TxPctSize;

  /* Data Buffer0 ACK received */
  if ((wEPVal & USB_EP_DTOG_TX) != 0U)
 800371a:	88fb      	ldrh	r3, [r7, #6]
 800371c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003720:	2b00      	cmp	r3, #0
 8003722:	f000 81dd 	beq.w	8003ae0 <HAL_PCD_EP_DB_Transmit+0x3d4>
  {
    /* multi-packet on the NON control IN endpoint */
    TxPctSize = (uint16_t)PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 8003726:	68fb      	ldr	r3, [r7, #12]
 8003728:	681b      	ldr	r3, [r3, #0]
 800372a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800372e:	b29b      	uxth	r3, r3
 8003730:	461a      	mov	r2, r3
 8003732:	68bb      	ldr	r3, [r7, #8]
 8003734:	781b      	ldrb	r3, [r3, #0]
 8003736:	00db      	lsls	r3, r3, #3
 8003738:	4413      	add	r3, r2
 800373a:	3302      	adds	r3, #2
 800373c:	005b      	lsls	r3, r3, #1
 800373e:	68fa      	ldr	r2, [r7, #12]
 8003740:	6812      	ldr	r2, [r2, #0]
 8003742:	4413      	add	r3, r2
 8003744:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8003748:	881b      	ldrh	r3, [r3, #0]
 800374a:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800374e:	f8a7 3086 	strh.w	r3, [r7, #134]	; 0x86

    if (ep->xfer_len > TxPctSize)
 8003752:	68bb      	ldr	r3, [r7, #8]
 8003754:	699a      	ldr	r2, [r3, #24]
 8003756:	f8b7 3086 	ldrh.w	r3, [r7, #134]	; 0x86
 800375a:	429a      	cmp	r2, r3
 800375c:	d907      	bls.n	800376e <HAL_PCD_EP_DB_Transmit+0x62>
    {
      ep->xfer_len -= TxPctSize;
 800375e:	68bb      	ldr	r3, [r7, #8]
 8003760:	699a      	ldr	r2, [r3, #24]
 8003762:	f8b7 3086 	ldrh.w	r3, [r7, #134]	; 0x86
 8003766:	1ad2      	subs	r2, r2, r3
 8003768:	68bb      	ldr	r3, [r7, #8]
 800376a:	619a      	str	r2, [r3, #24]
 800376c:	e002      	b.n	8003774 <HAL_PCD_EP_DB_Transmit+0x68>
    }
    else
    {
      ep->xfer_len = 0U;
 800376e:	68bb      	ldr	r3, [r7, #8]
 8003770:	2200      	movs	r2, #0
 8003772:	619a      	str	r2, [r3, #24]
    }

    /* Transfer is completed */
    if (ep->xfer_len == 0U)
 8003774:	68bb      	ldr	r3, [r7, #8]
 8003776:	699b      	ldr	r3, [r3, #24]
 8003778:	2b00      	cmp	r3, #0
 800377a:	f040 80b9 	bne.w	80038f0 <HAL_PCD_EP_DB_Transmit+0x1e4>
    {
      PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 800377e:	68bb      	ldr	r3, [r7, #8]
 8003780:	785b      	ldrb	r3, [r3, #1]
 8003782:	2b00      	cmp	r3, #0
 8003784:	d126      	bne.n	80037d4 <HAL_PCD_EP_DB_Transmit+0xc8>
 8003786:	68fb      	ldr	r3, [r7, #12]
 8003788:	681b      	ldr	r3, [r3, #0]
 800378a:	62fb      	str	r3, [r7, #44]	; 0x2c
 800378c:	68fb      	ldr	r3, [r7, #12]
 800378e:	681b      	ldr	r3, [r3, #0]
 8003790:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8003794:	b29b      	uxth	r3, r3
 8003796:	461a      	mov	r2, r3
 8003798:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800379a:	4413      	add	r3, r2
 800379c:	62fb      	str	r3, [r7, #44]	; 0x2c
 800379e:	68bb      	ldr	r3, [r7, #8]
 80037a0:	781b      	ldrb	r3, [r3, #0]
 80037a2:	011a      	lsls	r2, r3, #4
 80037a4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80037a6:	4413      	add	r3, r2
 80037a8:	f203 4304 	addw	r3, r3, #1028	; 0x404
 80037ac:	62bb      	str	r3, [r7, #40]	; 0x28
 80037ae:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80037b0:	881b      	ldrh	r3, [r3, #0]
 80037b2:	b29b      	uxth	r3, r3
 80037b4:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80037b8:	b29a      	uxth	r2, r3
 80037ba:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80037bc:	801a      	strh	r2, [r3, #0]
 80037be:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80037c0:	881b      	ldrh	r3, [r3, #0]
 80037c2:	b29b      	uxth	r3, r3
 80037c4:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80037c8:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80037cc:	b29a      	uxth	r2, r3
 80037ce:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80037d0:	801a      	strh	r2, [r3, #0]
 80037d2:	e01a      	b.n	800380a <HAL_PCD_EP_DB_Transmit+0xfe>
 80037d4:	68bb      	ldr	r3, [r7, #8]
 80037d6:	785b      	ldrb	r3, [r3, #1]
 80037d8:	2b01      	cmp	r3, #1
 80037da:	d116      	bne.n	800380a <HAL_PCD_EP_DB_Transmit+0xfe>
 80037dc:	68fb      	ldr	r3, [r7, #12]
 80037de:	681b      	ldr	r3, [r3, #0]
 80037e0:	637b      	str	r3, [r7, #52]	; 0x34
 80037e2:	68fb      	ldr	r3, [r7, #12]
 80037e4:	681b      	ldr	r3, [r3, #0]
 80037e6:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 80037ea:	b29b      	uxth	r3, r3
 80037ec:	461a      	mov	r2, r3
 80037ee:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80037f0:	4413      	add	r3, r2
 80037f2:	637b      	str	r3, [r7, #52]	; 0x34
 80037f4:	68bb      	ldr	r3, [r7, #8]
 80037f6:	781b      	ldrb	r3, [r3, #0]
 80037f8:	011a      	lsls	r2, r3, #4
 80037fa:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80037fc:	4413      	add	r3, r2
 80037fe:	f203 4304 	addw	r3, r3, #1028	; 0x404
 8003802:	633b      	str	r3, [r7, #48]	; 0x30
 8003804:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003806:	2200      	movs	r2, #0
 8003808:	801a      	strh	r2, [r3, #0]
      PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 800380a:	68fb      	ldr	r3, [r7, #12]
 800380c:	681b      	ldr	r3, [r3, #0]
 800380e:	627b      	str	r3, [r7, #36]	; 0x24
 8003810:	68bb      	ldr	r3, [r7, #8]
 8003812:	785b      	ldrb	r3, [r3, #1]
 8003814:	2b00      	cmp	r3, #0
 8003816:	d126      	bne.n	8003866 <HAL_PCD_EP_DB_Transmit+0x15a>
 8003818:	68fb      	ldr	r3, [r7, #12]
 800381a:	681b      	ldr	r3, [r3, #0]
 800381c:	61fb      	str	r3, [r7, #28]
 800381e:	68fb      	ldr	r3, [r7, #12]
 8003820:	681b      	ldr	r3, [r3, #0]
 8003822:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8003826:	b29b      	uxth	r3, r3
 8003828:	461a      	mov	r2, r3
 800382a:	69fb      	ldr	r3, [r7, #28]
 800382c:	4413      	add	r3, r2
 800382e:	61fb      	str	r3, [r7, #28]
 8003830:	68bb      	ldr	r3, [r7, #8]
 8003832:	781b      	ldrb	r3, [r3, #0]
 8003834:	011a      	lsls	r2, r3, #4
 8003836:	69fb      	ldr	r3, [r7, #28]
 8003838:	4413      	add	r3, r2
 800383a:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 800383e:	61bb      	str	r3, [r7, #24]
 8003840:	69bb      	ldr	r3, [r7, #24]
 8003842:	881b      	ldrh	r3, [r3, #0]
 8003844:	b29b      	uxth	r3, r3
 8003846:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800384a:	b29a      	uxth	r2, r3
 800384c:	69bb      	ldr	r3, [r7, #24]
 800384e:	801a      	strh	r2, [r3, #0]
 8003850:	69bb      	ldr	r3, [r7, #24]
 8003852:	881b      	ldrh	r3, [r3, #0]
 8003854:	b29b      	uxth	r3, r3
 8003856:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800385a:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800385e:	b29a      	uxth	r2, r3
 8003860:	69bb      	ldr	r3, [r7, #24]
 8003862:	801a      	strh	r2, [r3, #0]
 8003864:	e017      	b.n	8003896 <HAL_PCD_EP_DB_Transmit+0x18a>
 8003866:	68bb      	ldr	r3, [r7, #8]
 8003868:	785b      	ldrb	r3, [r3, #1]
 800386a:	2b01      	cmp	r3, #1
 800386c:	d113      	bne.n	8003896 <HAL_PCD_EP_DB_Transmit+0x18a>
 800386e:	68fb      	ldr	r3, [r7, #12]
 8003870:	681b      	ldr	r3, [r3, #0]
 8003872:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8003876:	b29b      	uxth	r3, r3
 8003878:	461a      	mov	r2, r3
 800387a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800387c:	4413      	add	r3, r2
 800387e:	627b      	str	r3, [r7, #36]	; 0x24
 8003880:	68bb      	ldr	r3, [r7, #8]
 8003882:	781b      	ldrb	r3, [r3, #0]
 8003884:	011a      	lsls	r2, r3, #4
 8003886:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003888:	4413      	add	r3, r2
 800388a:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 800388e:	623b      	str	r3, [r7, #32]
 8003890:	6a3b      	ldr	r3, [r7, #32]
 8003892:	2200      	movs	r2, #0
 8003894:	801a      	strh	r2, [r3, #0]

      /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataInStageCallback(hpcd, ep->num);
#else
      HAL_PCD_DataInStageCallback(hpcd, ep->num);
 8003896:	68bb      	ldr	r3, [r7, #8]
 8003898:	781b      	ldrb	r3, [r3, #0]
 800389a:	4619      	mov	r1, r3
 800389c:	68f8      	ldr	r0, [r7, #12]
 800389e:	f005 ff46 	bl	800972e <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      if ((wEPVal & USB_EP_DTOG_RX) != 0U)
 80038a2:	88fb      	ldrh	r3, [r7, #6]
 80038a4:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80038a8:	2b00      	cmp	r3, #0
 80038aa:	f000 82fc 	beq.w	8003ea6 <HAL_PCD_EP_DB_Transmit+0x79a>
      {
        PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 1U);
 80038ae:	68fb      	ldr	r3, [r7, #12]
 80038b0:	681b      	ldr	r3, [r3, #0]
 80038b2:	461a      	mov	r2, r3
 80038b4:	68bb      	ldr	r3, [r7, #8]
 80038b6:	781b      	ldrb	r3, [r3, #0]
 80038b8:	009b      	lsls	r3, r3, #2
 80038ba:	4413      	add	r3, r2
 80038bc:	881b      	ldrh	r3, [r3, #0]
 80038be:	b29b      	uxth	r3, r3
 80038c0:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80038c4:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80038c8:	82fb      	strh	r3, [r7, #22]
 80038ca:	68fb      	ldr	r3, [r7, #12]
 80038cc:	681b      	ldr	r3, [r3, #0]
 80038ce:	461a      	mov	r2, r3
 80038d0:	68bb      	ldr	r3, [r7, #8]
 80038d2:	781b      	ldrb	r3, [r3, #0]
 80038d4:	009b      	lsls	r3, r3, #2
 80038d6:	441a      	add	r2, r3
 80038d8:	8afb      	ldrh	r3, [r7, #22]
 80038da:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 80038de:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 80038e2:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 80038e6:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80038ea:	b29b      	uxth	r3, r3
 80038ec:	8013      	strh	r3, [r2, #0]
 80038ee:	e2da      	b.n	8003ea6 <HAL_PCD_EP_DB_Transmit+0x79a>
      }
    }
    else /* Transfer is not yet Done */
    {
      /* need to Free USB Buff */
      if ((wEPVal & USB_EP_DTOG_RX) != 0U)
 80038f0:	88fb      	ldrh	r3, [r7, #6]
 80038f2:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80038f6:	2b00      	cmp	r3, #0
 80038f8:	d021      	beq.n	800393e <HAL_PCD_EP_DB_Transmit+0x232>
      {
        PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 1U);
 80038fa:	68fb      	ldr	r3, [r7, #12]
 80038fc:	681b      	ldr	r3, [r3, #0]
 80038fe:	461a      	mov	r2, r3
 8003900:	68bb      	ldr	r3, [r7, #8]
 8003902:	781b      	ldrb	r3, [r3, #0]
 8003904:	009b      	lsls	r3, r3, #2
 8003906:	4413      	add	r3, r2
 8003908:	881b      	ldrh	r3, [r3, #0]
 800390a:	b29b      	uxth	r3, r3
 800390c:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8003910:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003914:	f8a7 308a 	strh.w	r3, [r7, #138]	; 0x8a
 8003918:	68fb      	ldr	r3, [r7, #12]
 800391a:	681b      	ldr	r3, [r3, #0]
 800391c:	461a      	mov	r2, r3
 800391e:	68bb      	ldr	r3, [r7, #8]
 8003920:	781b      	ldrb	r3, [r3, #0]
 8003922:	009b      	lsls	r3, r3, #2
 8003924:	441a      	add	r2, r3
 8003926:	f8b7 308a 	ldrh.w	r3, [r7, #138]	; 0x8a
 800392a:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800392e:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8003932:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8003936:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800393a:	b29b      	uxth	r3, r3
 800393c:	8013      	strh	r3, [r2, #0]
      }

      /* Still there is data to Fill in the next Buffer */
      if (ep->xfer_fill_db == 1U)
 800393e:	68bb      	ldr	r3, [r7, #8]
 8003940:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8003944:	2b01      	cmp	r3, #1
 8003946:	f040 82ae 	bne.w	8003ea6 <HAL_PCD_EP_DB_Transmit+0x79a>
      {
        ep->xfer_buff += TxPctSize;
 800394a:	68bb      	ldr	r3, [r7, #8]
 800394c:	695a      	ldr	r2, [r3, #20]
 800394e:	f8b7 3086 	ldrh.w	r3, [r7, #134]	; 0x86
 8003952:	441a      	add	r2, r3
 8003954:	68bb      	ldr	r3, [r7, #8]
 8003956:	615a      	str	r2, [r3, #20]
        ep->xfer_count += TxPctSize;
 8003958:	68bb      	ldr	r3, [r7, #8]
 800395a:	69da      	ldr	r2, [r3, #28]
 800395c:	f8b7 3086 	ldrh.w	r3, [r7, #134]	; 0x86
 8003960:	441a      	add	r2, r3
 8003962:	68bb      	ldr	r3, [r7, #8]
 8003964:	61da      	str	r2, [r3, #28]

        /* Calculate the len of the new buffer to fill */
        if (ep->xfer_len_db >= ep->maxpacket)
 8003966:	68bb      	ldr	r3, [r7, #8]
 8003968:	6a1a      	ldr	r2, [r3, #32]
 800396a:	68bb      	ldr	r3, [r7, #8]
 800396c:	691b      	ldr	r3, [r3, #16]
 800396e:	429a      	cmp	r2, r3
 8003970:	d30b      	bcc.n	800398a <HAL_PCD_EP_DB_Transmit+0x27e>
        {
          len = ep->maxpacket;
 8003972:	68bb      	ldr	r3, [r7, #8]
 8003974:	691b      	ldr	r3, [r3, #16]
 8003976:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
          ep->xfer_len_db -= len;
 800397a:	68bb      	ldr	r3, [r7, #8]
 800397c:	6a1a      	ldr	r2, [r3, #32]
 800397e:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8003982:	1ad2      	subs	r2, r2, r3
 8003984:	68bb      	ldr	r3, [r7, #8]
 8003986:	621a      	str	r2, [r3, #32]
 8003988:	e017      	b.n	80039ba <HAL_PCD_EP_DB_Transmit+0x2ae>
        }
        else if (ep->xfer_len_db == 0U)
 800398a:	68bb      	ldr	r3, [r7, #8]
 800398c:	6a1b      	ldr	r3, [r3, #32]
 800398e:	2b00      	cmp	r3, #0
 8003990:	d108      	bne.n	80039a4 <HAL_PCD_EP_DB_Transmit+0x298>
        {
          len = TxPctSize;
 8003992:	f8b7 3086 	ldrh.w	r3, [r7, #134]	; 0x86
 8003996:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
          ep->xfer_fill_db = 0U;
 800399a:	68bb      	ldr	r3, [r7, #8]
 800399c:	2200      	movs	r2, #0
 800399e:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
 80039a2:	e00a      	b.n	80039ba <HAL_PCD_EP_DB_Transmit+0x2ae>
        }
        else
        {
          ep->xfer_fill_db = 0U;
 80039a4:	68bb      	ldr	r3, [r7, #8]
 80039a6:	2200      	movs	r2, #0
 80039a8:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
          len = ep->xfer_len_db;
 80039ac:	68bb      	ldr	r3, [r7, #8]
 80039ae:	6a1b      	ldr	r3, [r3, #32]
 80039b0:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
          ep->xfer_len_db = 0U;
 80039b4:	68bb      	ldr	r3, [r7, #8]
 80039b6:	2200      	movs	r2, #0
 80039b8:	621a      	str	r2, [r3, #32]
        }

        /* Write remaining Data to Buffer */
        /* Set the Double buffer counter for pma buffer1 */
        PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, len);
 80039ba:	68bb      	ldr	r3, [r7, #8]
 80039bc:	785b      	ldrb	r3, [r3, #1]
 80039be:	2b00      	cmp	r3, #0
 80039c0:	d165      	bne.n	8003a8e <HAL_PCD_EP_DB_Transmit+0x382>
 80039c2:	68fb      	ldr	r3, [r7, #12]
 80039c4:	681b      	ldr	r3, [r3, #0]
 80039c6:	63fb      	str	r3, [r7, #60]	; 0x3c
 80039c8:	68fb      	ldr	r3, [r7, #12]
 80039ca:	681b      	ldr	r3, [r3, #0]
 80039cc:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 80039d0:	b29b      	uxth	r3, r3
 80039d2:	461a      	mov	r2, r3
 80039d4:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80039d6:	4413      	add	r3, r2
 80039d8:	63fb      	str	r3, [r7, #60]	; 0x3c
 80039da:	68bb      	ldr	r3, [r7, #8]
 80039dc:	781b      	ldrb	r3, [r3, #0]
 80039de:	011a      	lsls	r2, r3, #4
 80039e0:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80039e2:	4413      	add	r3, r2
 80039e4:	f203 4304 	addw	r3, r3, #1028	; 0x404
 80039e8:	63bb      	str	r3, [r7, #56]	; 0x38
 80039ea:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80039ec:	881b      	ldrh	r3, [r3, #0]
 80039ee:	b29b      	uxth	r3, r3
 80039f0:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80039f4:	b29a      	uxth	r2, r3
 80039f6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80039f8:	801a      	strh	r2, [r3, #0]
 80039fa:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 80039fe:	2b3e      	cmp	r3, #62	; 0x3e
 8003a00:	d91d      	bls.n	8003a3e <HAL_PCD_EP_DB_Transmit+0x332>
 8003a02:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8003a06:	095b      	lsrs	r3, r3, #5
 8003a08:	64bb      	str	r3, [r7, #72]	; 0x48
 8003a0a:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8003a0e:	f003 031f 	and.w	r3, r3, #31
 8003a12:	2b00      	cmp	r3, #0
 8003a14:	d102      	bne.n	8003a1c <HAL_PCD_EP_DB_Transmit+0x310>
 8003a16:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8003a18:	3b01      	subs	r3, #1
 8003a1a:	64bb      	str	r3, [r7, #72]	; 0x48
 8003a1c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003a1e:	881b      	ldrh	r3, [r3, #0]
 8003a20:	b29a      	uxth	r2, r3
 8003a22:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8003a24:	b29b      	uxth	r3, r3
 8003a26:	029b      	lsls	r3, r3, #10
 8003a28:	b29b      	uxth	r3, r3
 8003a2a:	4313      	orrs	r3, r2
 8003a2c:	b29b      	uxth	r3, r3
 8003a2e:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8003a32:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8003a36:	b29a      	uxth	r2, r3
 8003a38:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003a3a:	801a      	strh	r2, [r3, #0]
 8003a3c:	e044      	b.n	8003ac8 <HAL_PCD_EP_DB_Transmit+0x3bc>
 8003a3e:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8003a42:	2b00      	cmp	r3, #0
 8003a44:	d10a      	bne.n	8003a5c <HAL_PCD_EP_DB_Transmit+0x350>
 8003a46:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003a48:	881b      	ldrh	r3, [r3, #0]
 8003a4a:	b29b      	uxth	r3, r3
 8003a4c:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8003a50:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8003a54:	b29a      	uxth	r2, r3
 8003a56:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003a58:	801a      	strh	r2, [r3, #0]
 8003a5a:	e035      	b.n	8003ac8 <HAL_PCD_EP_DB_Transmit+0x3bc>
 8003a5c:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8003a60:	085b      	lsrs	r3, r3, #1
 8003a62:	64bb      	str	r3, [r7, #72]	; 0x48
 8003a64:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8003a68:	f003 0301 	and.w	r3, r3, #1
 8003a6c:	2b00      	cmp	r3, #0
 8003a6e:	d002      	beq.n	8003a76 <HAL_PCD_EP_DB_Transmit+0x36a>
 8003a70:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8003a72:	3301      	adds	r3, #1
 8003a74:	64bb      	str	r3, [r7, #72]	; 0x48
 8003a76:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003a78:	881b      	ldrh	r3, [r3, #0]
 8003a7a:	b29a      	uxth	r2, r3
 8003a7c:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8003a7e:	b29b      	uxth	r3, r3
 8003a80:	029b      	lsls	r3, r3, #10
 8003a82:	b29b      	uxth	r3, r3
 8003a84:	4313      	orrs	r3, r2
 8003a86:	b29a      	uxth	r2, r3
 8003a88:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003a8a:	801a      	strh	r2, [r3, #0]
 8003a8c:	e01c      	b.n	8003ac8 <HAL_PCD_EP_DB_Transmit+0x3bc>
 8003a8e:	68bb      	ldr	r3, [r7, #8]
 8003a90:	785b      	ldrb	r3, [r3, #1]
 8003a92:	2b01      	cmp	r3, #1
 8003a94:	d118      	bne.n	8003ac8 <HAL_PCD_EP_DB_Transmit+0x3bc>
 8003a96:	68fb      	ldr	r3, [r7, #12]
 8003a98:	681b      	ldr	r3, [r3, #0]
 8003a9a:	647b      	str	r3, [r7, #68]	; 0x44
 8003a9c:	68fb      	ldr	r3, [r7, #12]
 8003a9e:	681b      	ldr	r3, [r3, #0]
 8003aa0:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8003aa4:	b29b      	uxth	r3, r3
 8003aa6:	461a      	mov	r2, r3
 8003aa8:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8003aaa:	4413      	add	r3, r2
 8003aac:	647b      	str	r3, [r7, #68]	; 0x44
 8003aae:	68bb      	ldr	r3, [r7, #8]
 8003ab0:	781b      	ldrb	r3, [r3, #0]
 8003ab2:	011a      	lsls	r2, r3, #4
 8003ab4:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8003ab6:	4413      	add	r3, r2
 8003ab8:	f203 4304 	addw	r3, r3, #1028	; 0x404
 8003abc:	643b      	str	r3, [r7, #64]	; 0x40
 8003abe:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8003ac2:	b29a      	uxth	r2, r3
 8003ac4:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8003ac6:	801a      	strh	r2, [r3, #0]

        /* Copy user buffer to USB PMA */
        USB_WritePMA(hpcd->Instance, ep->xfer_buff,  ep->pmaaddr0, (uint16_t)len);
 8003ac8:	68fb      	ldr	r3, [r7, #12]
 8003aca:	6818      	ldr	r0, [r3, #0]
 8003acc:	68bb      	ldr	r3, [r7, #8]
 8003ace:	6959      	ldr	r1, [r3, #20]
 8003ad0:	68bb      	ldr	r3, [r7, #8]
 8003ad2:	891a      	ldrh	r2, [r3, #8]
 8003ad4:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8003ad8:	b29b      	uxth	r3, r3
 8003ada:	f004 f834 	bl	8007b46 <USB_WritePMA>
 8003ade:	e1e2      	b.n	8003ea6 <HAL_PCD_EP_DB_Transmit+0x79a>
    }
  }
  else /* Data Buffer1 ACK received */
  {
    /* multi-packet on the NON control IN endpoint */
    TxPctSize = (uint16_t)PCD_GET_EP_DBUF1_CNT(hpcd->Instance, ep->num);
 8003ae0:	68fb      	ldr	r3, [r7, #12]
 8003ae2:	681b      	ldr	r3, [r3, #0]
 8003ae4:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8003ae8:	b29b      	uxth	r3, r3
 8003aea:	461a      	mov	r2, r3
 8003aec:	68bb      	ldr	r3, [r7, #8]
 8003aee:	781b      	ldrb	r3, [r3, #0]
 8003af0:	00db      	lsls	r3, r3, #3
 8003af2:	4413      	add	r3, r2
 8003af4:	3306      	adds	r3, #6
 8003af6:	005b      	lsls	r3, r3, #1
 8003af8:	68fa      	ldr	r2, [r7, #12]
 8003afa:	6812      	ldr	r2, [r2, #0]
 8003afc:	4413      	add	r3, r2
 8003afe:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8003b02:	881b      	ldrh	r3, [r3, #0]
 8003b04:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8003b08:	f8a7 3086 	strh.w	r3, [r7, #134]	; 0x86

    if (ep->xfer_len >= TxPctSize)
 8003b0c:	68bb      	ldr	r3, [r7, #8]
 8003b0e:	699a      	ldr	r2, [r3, #24]
 8003b10:	f8b7 3086 	ldrh.w	r3, [r7, #134]	; 0x86
 8003b14:	429a      	cmp	r2, r3
 8003b16:	d307      	bcc.n	8003b28 <HAL_PCD_EP_DB_Transmit+0x41c>
    {
      ep->xfer_len -= TxPctSize;
 8003b18:	68bb      	ldr	r3, [r7, #8]
 8003b1a:	699a      	ldr	r2, [r3, #24]
 8003b1c:	f8b7 3086 	ldrh.w	r3, [r7, #134]	; 0x86
 8003b20:	1ad2      	subs	r2, r2, r3
 8003b22:	68bb      	ldr	r3, [r7, #8]
 8003b24:	619a      	str	r2, [r3, #24]
 8003b26:	e002      	b.n	8003b2e <HAL_PCD_EP_DB_Transmit+0x422>
    }
    else
    {
      ep->xfer_len = 0U;
 8003b28:	68bb      	ldr	r3, [r7, #8]
 8003b2a:	2200      	movs	r2, #0
 8003b2c:	619a      	str	r2, [r3, #24]
    }

    /* Transfer is completed */
    if (ep->xfer_len == 0U)
 8003b2e:	68bb      	ldr	r3, [r7, #8]
 8003b30:	699b      	ldr	r3, [r3, #24]
 8003b32:	2b00      	cmp	r3, #0
 8003b34:	f040 80c0 	bne.w	8003cb8 <HAL_PCD_EP_DB_Transmit+0x5ac>
    {
      PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 8003b38:	68bb      	ldr	r3, [r7, #8]
 8003b3a:	785b      	ldrb	r3, [r3, #1]
 8003b3c:	2b00      	cmp	r3, #0
 8003b3e:	d126      	bne.n	8003b8e <HAL_PCD_EP_DB_Transmit+0x482>
 8003b40:	68fb      	ldr	r3, [r7, #12]
 8003b42:	681b      	ldr	r3, [r3, #0]
 8003b44:	67fb      	str	r3, [r7, #124]	; 0x7c
 8003b46:	68fb      	ldr	r3, [r7, #12]
 8003b48:	681b      	ldr	r3, [r3, #0]
 8003b4a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8003b4e:	b29b      	uxth	r3, r3
 8003b50:	461a      	mov	r2, r3
 8003b52:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8003b54:	4413      	add	r3, r2
 8003b56:	67fb      	str	r3, [r7, #124]	; 0x7c
 8003b58:	68bb      	ldr	r3, [r7, #8]
 8003b5a:	781b      	ldrb	r3, [r3, #0]
 8003b5c:	011a      	lsls	r2, r3, #4
 8003b5e:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8003b60:	4413      	add	r3, r2
 8003b62:	f203 4304 	addw	r3, r3, #1028	; 0x404
 8003b66:	67bb      	str	r3, [r7, #120]	; 0x78
 8003b68:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8003b6a:	881b      	ldrh	r3, [r3, #0]
 8003b6c:	b29b      	uxth	r3, r3
 8003b6e:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8003b72:	b29a      	uxth	r2, r3
 8003b74:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8003b76:	801a      	strh	r2, [r3, #0]
 8003b78:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8003b7a:	881b      	ldrh	r3, [r3, #0]
 8003b7c:	b29b      	uxth	r3, r3
 8003b7e:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8003b82:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8003b86:	b29a      	uxth	r2, r3
 8003b88:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8003b8a:	801a      	strh	r2, [r3, #0]
 8003b8c:	e01a      	b.n	8003bc4 <HAL_PCD_EP_DB_Transmit+0x4b8>
 8003b8e:	68bb      	ldr	r3, [r7, #8]
 8003b90:	785b      	ldrb	r3, [r3, #1]
 8003b92:	2b01      	cmp	r3, #1
 8003b94:	d116      	bne.n	8003bc4 <HAL_PCD_EP_DB_Transmit+0x4b8>
 8003b96:	68fb      	ldr	r3, [r7, #12]
 8003b98:	681b      	ldr	r3, [r3, #0]
 8003b9a:	667b      	str	r3, [r7, #100]	; 0x64
 8003b9c:	68fb      	ldr	r3, [r7, #12]
 8003b9e:	681b      	ldr	r3, [r3, #0]
 8003ba0:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8003ba4:	b29b      	uxth	r3, r3
 8003ba6:	461a      	mov	r2, r3
 8003ba8:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8003baa:	4413      	add	r3, r2
 8003bac:	667b      	str	r3, [r7, #100]	; 0x64
 8003bae:	68bb      	ldr	r3, [r7, #8]
 8003bb0:	781b      	ldrb	r3, [r3, #0]
 8003bb2:	011a      	lsls	r2, r3, #4
 8003bb4:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8003bb6:	4413      	add	r3, r2
 8003bb8:	f203 4304 	addw	r3, r3, #1028	; 0x404
 8003bbc:	663b      	str	r3, [r7, #96]	; 0x60
 8003bbe:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8003bc0:	2200      	movs	r2, #0
 8003bc2:	801a      	strh	r2, [r3, #0]
      PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 8003bc4:	68fb      	ldr	r3, [r7, #12]
 8003bc6:	681b      	ldr	r3, [r3, #0]
 8003bc8:	677b      	str	r3, [r7, #116]	; 0x74
 8003bca:	68bb      	ldr	r3, [r7, #8]
 8003bcc:	785b      	ldrb	r3, [r3, #1]
 8003bce:	2b00      	cmp	r3, #0
 8003bd0:	d12b      	bne.n	8003c2a <HAL_PCD_EP_DB_Transmit+0x51e>
 8003bd2:	68fb      	ldr	r3, [r7, #12]
 8003bd4:	681b      	ldr	r3, [r3, #0]
 8003bd6:	66fb      	str	r3, [r7, #108]	; 0x6c
 8003bd8:	68fb      	ldr	r3, [r7, #12]
 8003bda:	681b      	ldr	r3, [r3, #0]
 8003bdc:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8003be0:	b29b      	uxth	r3, r3
 8003be2:	461a      	mov	r2, r3
 8003be4:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003be6:	4413      	add	r3, r2
 8003be8:	66fb      	str	r3, [r7, #108]	; 0x6c
 8003bea:	68bb      	ldr	r3, [r7, #8]
 8003bec:	781b      	ldrb	r3, [r3, #0]
 8003bee:	011a      	lsls	r2, r3, #4
 8003bf0:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003bf2:	4413      	add	r3, r2
 8003bf4:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 8003bf8:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 8003bfc:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8003c00:	881b      	ldrh	r3, [r3, #0]
 8003c02:	b29b      	uxth	r3, r3
 8003c04:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8003c08:	b29a      	uxth	r2, r3
 8003c0a:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8003c0e:	801a      	strh	r2, [r3, #0]
 8003c10:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8003c14:	881b      	ldrh	r3, [r3, #0]
 8003c16:	b29b      	uxth	r3, r3
 8003c18:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8003c1c:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8003c20:	b29a      	uxth	r2, r3
 8003c22:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8003c26:	801a      	strh	r2, [r3, #0]
 8003c28:	e017      	b.n	8003c5a <HAL_PCD_EP_DB_Transmit+0x54e>
 8003c2a:	68bb      	ldr	r3, [r7, #8]
 8003c2c:	785b      	ldrb	r3, [r3, #1]
 8003c2e:	2b01      	cmp	r3, #1
 8003c30:	d113      	bne.n	8003c5a <HAL_PCD_EP_DB_Transmit+0x54e>
 8003c32:	68fb      	ldr	r3, [r7, #12]
 8003c34:	681b      	ldr	r3, [r3, #0]
 8003c36:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8003c3a:	b29b      	uxth	r3, r3
 8003c3c:	461a      	mov	r2, r3
 8003c3e:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8003c40:	4413      	add	r3, r2
 8003c42:	677b      	str	r3, [r7, #116]	; 0x74
 8003c44:	68bb      	ldr	r3, [r7, #8]
 8003c46:	781b      	ldrb	r3, [r3, #0]
 8003c48:	011a      	lsls	r2, r3, #4
 8003c4a:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8003c4c:	4413      	add	r3, r2
 8003c4e:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 8003c52:	673b      	str	r3, [r7, #112]	; 0x70
 8003c54:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8003c56:	2200      	movs	r2, #0
 8003c58:	801a      	strh	r2, [r3, #0]

      /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataInStageCallback(hpcd, ep->num);
#else
      HAL_PCD_DataInStageCallback(hpcd, ep->num);
 8003c5a:	68bb      	ldr	r3, [r7, #8]
 8003c5c:	781b      	ldrb	r3, [r3, #0]
 8003c5e:	4619      	mov	r1, r3
 8003c60:	68f8      	ldr	r0, [r7, #12]
 8003c62:	f005 fd64 	bl	800972e <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      /* need to Free USB Buff */
      if ((wEPVal & USB_EP_DTOG_RX) == 0U)
 8003c66:	88fb      	ldrh	r3, [r7, #6]
 8003c68:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8003c6c:	2b00      	cmp	r3, #0
 8003c6e:	f040 811a 	bne.w	8003ea6 <HAL_PCD_EP_DB_Transmit+0x79a>
      {
        PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 1U);
 8003c72:	68fb      	ldr	r3, [r7, #12]
 8003c74:	681b      	ldr	r3, [r3, #0]
 8003c76:	461a      	mov	r2, r3
 8003c78:	68bb      	ldr	r3, [r7, #8]
 8003c7a:	781b      	ldrb	r3, [r3, #0]
 8003c7c:	009b      	lsls	r3, r3, #2
 8003c7e:	4413      	add	r3, r2
 8003c80:	881b      	ldrh	r3, [r3, #0]
 8003c82:	b29b      	uxth	r3, r3
 8003c84:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8003c88:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003c8c:	f8a7 3088 	strh.w	r3, [r7, #136]	; 0x88
 8003c90:	68fb      	ldr	r3, [r7, #12]
 8003c92:	681b      	ldr	r3, [r3, #0]
 8003c94:	461a      	mov	r2, r3
 8003c96:	68bb      	ldr	r3, [r7, #8]
 8003c98:	781b      	ldrb	r3, [r3, #0]
 8003c9a:	009b      	lsls	r3, r3, #2
 8003c9c:	441a      	add	r2, r3
 8003c9e:	f8b7 3088 	ldrh.w	r3, [r7, #136]	; 0x88
 8003ca2:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8003ca6:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8003caa:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8003cae:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8003cb2:	b29b      	uxth	r3, r3
 8003cb4:	8013      	strh	r3, [r2, #0]
 8003cb6:	e0f6      	b.n	8003ea6 <HAL_PCD_EP_DB_Transmit+0x79a>
      }
    }
    else /* Transfer is not yet Done */
    {
      /* need to Free USB Buff */
      if ((wEPVal & USB_EP_DTOG_RX) == 0U)
 8003cb8:	88fb      	ldrh	r3, [r7, #6]
 8003cba:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8003cbe:	2b00      	cmp	r3, #0
 8003cc0:	d121      	bne.n	8003d06 <HAL_PCD_EP_DB_Transmit+0x5fa>
      {
        PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 1U);
 8003cc2:	68fb      	ldr	r3, [r7, #12]
 8003cc4:	681b      	ldr	r3, [r3, #0]
 8003cc6:	461a      	mov	r2, r3
 8003cc8:	68bb      	ldr	r3, [r7, #8]
 8003cca:	781b      	ldrb	r3, [r3, #0]
 8003ccc:	009b      	lsls	r3, r3, #2
 8003cce:	4413      	add	r3, r2
 8003cd0:	881b      	ldrh	r3, [r3, #0]
 8003cd2:	b29b      	uxth	r3, r3
 8003cd4:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8003cd8:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003cdc:	f8a7 304e 	strh.w	r3, [r7, #78]	; 0x4e
 8003ce0:	68fb      	ldr	r3, [r7, #12]
 8003ce2:	681b      	ldr	r3, [r3, #0]
 8003ce4:	461a      	mov	r2, r3
 8003ce6:	68bb      	ldr	r3, [r7, #8]
 8003ce8:	781b      	ldrb	r3, [r3, #0]
 8003cea:	009b      	lsls	r3, r3, #2
 8003cec:	441a      	add	r2, r3
 8003cee:	f8b7 304e 	ldrh.w	r3, [r7, #78]	; 0x4e
 8003cf2:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8003cf6:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8003cfa:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8003cfe:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8003d02:	b29b      	uxth	r3, r3
 8003d04:	8013      	strh	r3, [r2, #0]
      }

      /* Still there is data to Fill in the next Buffer */
      if (ep->xfer_fill_db == 1U)
 8003d06:	68bb      	ldr	r3, [r7, #8]
 8003d08:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8003d0c:	2b01      	cmp	r3, #1
 8003d0e:	f040 80ca 	bne.w	8003ea6 <HAL_PCD_EP_DB_Transmit+0x79a>
      {
        ep->xfer_buff += TxPctSize;
 8003d12:	68bb      	ldr	r3, [r7, #8]
 8003d14:	695a      	ldr	r2, [r3, #20]
 8003d16:	f8b7 3086 	ldrh.w	r3, [r7, #134]	; 0x86
 8003d1a:	441a      	add	r2, r3
 8003d1c:	68bb      	ldr	r3, [r7, #8]
 8003d1e:	615a      	str	r2, [r3, #20]
        ep->xfer_count += TxPctSize;
 8003d20:	68bb      	ldr	r3, [r7, #8]
 8003d22:	69da      	ldr	r2, [r3, #28]
 8003d24:	f8b7 3086 	ldrh.w	r3, [r7, #134]	; 0x86
 8003d28:	441a      	add	r2, r3
 8003d2a:	68bb      	ldr	r3, [r7, #8]
 8003d2c:	61da      	str	r2, [r3, #28]

        /* Calculate the len of the new buffer to fill */
        if (ep->xfer_len_db >= ep->maxpacket)
 8003d2e:	68bb      	ldr	r3, [r7, #8]
 8003d30:	6a1a      	ldr	r2, [r3, #32]
 8003d32:	68bb      	ldr	r3, [r7, #8]
 8003d34:	691b      	ldr	r3, [r3, #16]
 8003d36:	429a      	cmp	r2, r3
 8003d38:	d30b      	bcc.n	8003d52 <HAL_PCD_EP_DB_Transmit+0x646>
        {
          len = ep->maxpacket;
 8003d3a:	68bb      	ldr	r3, [r7, #8]
 8003d3c:	691b      	ldr	r3, [r3, #16]
 8003d3e:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
          ep->xfer_len_db -= len;
 8003d42:	68bb      	ldr	r3, [r7, #8]
 8003d44:	6a1a      	ldr	r2, [r3, #32]
 8003d46:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8003d4a:	1ad2      	subs	r2, r2, r3
 8003d4c:	68bb      	ldr	r3, [r7, #8]
 8003d4e:	621a      	str	r2, [r3, #32]
 8003d50:	e017      	b.n	8003d82 <HAL_PCD_EP_DB_Transmit+0x676>
        }
        else if (ep->xfer_len_db == 0U)
 8003d52:	68bb      	ldr	r3, [r7, #8]
 8003d54:	6a1b      	ldr	r3, [r3, #32]
 8003d56:	2b00      	cmp	r3, #0
 8003d58:	d108      	bne.n	8003d6c <HAL_PCD_EP_DB_Transmit+0x660>
        {
          len = TxPctSize;
 8003d5a:	f8b7 3086 	ldrh.w	r3, [r7, #134]	; 0x86
 8003d5e:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
          ep->xfer_fill_db = 0U;
 8003d62:	68bb      	ldr	r3, [r7, #8]
 8003d64:	2200      	movs	r2, #0
 8003d66:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
 8003d6a:	e00a      	b.n	8003d82 <HAL_PCD_EP_DB_Transmit+0x676>
        }
        else
        {
          len = ep->xfer_len_db;
 8003d6c:	68bb      	ldr	r3, [r7, #8]
 8003d6e:	6a1b      	ldr	r3, [r3, #32]
 8003d70:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
          ep->xfer_len_db = 0U;
 8003d74:	68bb      	ldr	r3, [r7, #8]
 8003d76:	2200      	movs	r2, #0
 8003d78:	621a      	str	r2, [r3, #32]
          ep->xfer_fill_db = 0;
 8003d7a:	68bb      	ldr	r3, [r7, #8]
 8003d7c:	2200      	movs	r2, #0
 8003d7e:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
        }

        /* Set the Double buffer counter for pmabuffer1 */
        PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, len);
 8003d82:	68fb      	ldr	r3, [r7, #12]
 8003d84:	681b      	ldr	r3, [r3, #0]
 8003d86:	657b      	str	r3, [r7, #84]	; 0x54
 8003d88:	68bb      	ldr	r3, [r7, #8]
 8003d8a:	785b      	ldrb	r3, [r3, #1]
 8003d8c:	2b00      	cmp	r3, #0
 8003d8e:	d165      	bne.n	8003e5c <HAL_PCD_EP_DB_Transmit+0x750>
 8003d90:	68fb      	ldr	r3, [r7, #12]
 8003d92:	681b      	ldr	r3, [r3, #0]
 8003d94:	65fb      	str	r3, [r7, #92]	; 0x5c
 8003d96:	68fb      	ldr	r3, [r7, #12]
 8003d98:	681b      	ldr	r3, [r3, #0]
 8003d9a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8003d9e:	b29b      	uxth	r3, r3
 8003da0:	461a      	mov	r2, r3
 8003da2:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8003da4:	4413      	add	r3, r2
 8003da6:	65fb      	str	r3, [r7, #92]	; 0x5c
 8003da8:	68bb      	ldr	r3, [r7, #8]
 8003daa:	781b      	ldrb	r3, [r3, #0]
 8003dac:	011a      	lsls	r2, r3, #4
 8003dae:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8003db0:	4413      	add	r3, r2
 8003db2:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 8003db6:	65bb      	str	r3, [r7, #88]	; 0x58
 8003db8:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8003dba:	881b      	ldrh	r3, [r3, #0]
 8003dbc:	b29b      	uxth	r3, r3
 8003dbe:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8003dc2:	b29a      	uxth	r2, r3
 8003dc4:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8003dc6:	801a      	strh	r2, [r3, #0]
 8003dc8:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8003dcc:	2b3e      	cmp	r3, #62	; 0x3e
 8003dce:	d91d      	bls.n	8003e0c <HAL_PCD_EP_DB_Transmit+0x700>
 8003dd0:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8003dd4:	095b      	lsrs	r3, r3, #5
 8003dd6:	66bb      	str	r3, [r7, #104]	; 0x68
 8003dd8:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8003ddc:	f003 031f 	and.w	r3, r3, #31
 8003de0:	2b00      	cmp	r3, #0
 8003de2:	d102      	bne.n	8003dea <HAL_PCD_EP_DB_Transmit+0x6de>
 8003de4:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8003de6:	3b01      	subs	r3, #1
 8003de8:	66bb      	str	r3, [r7, #104]	; 0x68
 8003dea:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8003dec:	881b      	ldrh	r3, [r3, #0]
 8003dee:	b29a      	uxth	r2, r3
 8003df0:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8003df2:	b29b      	uxth	r3, r3
 8003df4:	029b      	lsls	r3, r3, #10
 8003df6:	b29b      	uxth	r3, r3
 8003df8:	4313      	orrs	r3, r2
 8003dfa:	b29b      	uxth	r3, r3
 8003dfc:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8003e00:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8003e04:	b29a      	uxth	r2, r3
 8003e06:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8003e08:	801a      	strh	r2, [r3, #0]
 8003e0a:	e041      	b.n	8003e90 <HAL_PCD_EP_DB_Transmit+0x784>
 8003e0c:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8003e10:	2b00      	cmp	r3, #0
 8003e12:	d10a      	bne.n	8003e2a <HAL_PCD_EP_DB_Transmit+0x71e>
 8003e14:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8003e16:	881b      	ldrh	r3, [r3, #0]
 8003e18:	b29b      	uxth	r3, r3
 8003e1a:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8003e1e:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8003e22:	b29a      	uxth	r2, r3
 8003e24:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8003e26:	801a      	strh	r2, [r3, #0]
 8003e28:	e032      	b.n	8003e90 <HAL_PCD_EP_DB_Transmit+0x784>
 8003e2a:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8003e2e:	085b      	lsrs	r3, r3, #1
 8003e30:	66bb      	str	r3, [r7, #104]	; 0x68
 8003e32:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8003e36:	f003 0301 	and.w	r3, r3, #1
 8003e3a:	2b00      	cmp	r3, #0
 8003e3c:	d002      	beq.n	8003e44 <HAL_PCD_EP_DB_Transmit+0x738>
 8003e3e:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8003e40:	3301      	adds	r3, #1
 8003e42:	66bb      	str	r3, [r7, #104]	; 0x68
 8003e44:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8003e46:	881b      	ldrh	r3, [r3, #0]
 8003e48:	b29a      	uxth	r2, r3
 8003e4a:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8003e4c:	b29b      	uxth	r3, r3
 8003e4e:	029b      	lsls	r3, r3, #10
 8003e50:	b29b      	uxth	r3, r3
 8003e52:	4313      	orrs	r3, r2
 8003e54:	b29a      	uxth	r2, r3
 8003e56:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8003e58:	801a      	strh	r2, [r3, #0]
 8003e5a:	e019      	b.n	8003e90 <HAL_PCD_EP_DB_Transmit+0x784>
 8003e5c:	68bb      	ldr	r3, [r7, #8]
 8003e5e:	785b      	ldrb	r3, [r3, #1]
 8003e60:	2b01      	cmp	r3, #1
 8003e62:	d115      	bne.n	8003e90 <HAL_PCD_EP_DB_Transmit+0x784>
 8003e64:	68fb      	ldr	r3, [r7, #12]
 8003e66:	681b      	ldr	r3, [r3, #0]
 8003e68:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8003e6c:	b29b      	uxth	r3, r3
 8003e6e:	461a      	mov	r2, r3
 8003e70:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8003e72:	4413      	add	r3, r2
 8003e74:	657b      	str	r3, [r7, #84]	; 0x54
 8003e76:	68bb      	ldr	r3, [r7, #8]
 8003e78:	781b      	ldrb	r3, [r3, #0]
 8003e7a:	011a      	lsls	r2, r3, #4
 8003e7c:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8003e7e:	4413      	add	r3, r2
 8003e80:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 8003e84:	653b      	str	r3, [r7, #80]	; 0x50
 8003e86:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8003e8a:	b29a      	uxth	r2, r3
 8003e8c:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8003e8e:	801a      	strh	r2, [r3, #0]

        /* Copy the user buffer to USB PMA */
        USB_WritePMA(hpcd->Instance, ep->xfer_buff,  ep->pmaaddr1, (uint16_t)len);
 8003e90:	68fb      	ldr	r3, [r7, #12]
 8003e92:	6818      	ldr	r0, [r3, #0]
 8003e94:	68bb      	ldr	r3, [r7, #8]
 8003e96:	6959      	ldr	r1, [r3, #20]
 8003e98:	68bb      	ldr	r3, [r7, #8]
 8003e9a:	895a      	ldrh	r2, [r3, #10]
 8003e9c:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8003ea0:	b29b      	uxth	r3, r3
 8003ea2:	f003 fe50 	bl	8007b46 <USB_WritePMA>
      }
    }
  }

  /*enable endpoint IN*/
  PCD_SET_EP_TX_STATUS(hpcd->Instance, ep->num, USB_EP_TX_VALID);
 8003ea6:	68fb      	ldr	r3, [r7, #12]
 8003ea8:	681b      	ldr	r3, [r3, #0]
 8003eaa:	461a      	mov	r2, r3
 8003eac:	68bb      	ldr	r3, [r7, #8]
 8003eae:	781b      	ldrb	r3, [r3, #0]
 8003eb0:	009b      	lsls	r3, r3, #2
 8003eb2:	4413      	add	r3, r2
 8003eb4:	881b      	ldrh	r3, [r3, #0]
 8003eb6:	b29b      	uxth	r3, r3
 8003eb8:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8003ebc:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8003ec0:	82bb      	strh	r3, [r7, #20]
 8003ec2:	8abb      	ldrh	r3, [r7, #20]
 8003ec4:	f083 0310 	eor.w	r3, r3, #16
 8003ec8:	82bb      	strh	r3, [r7, #20]
 8003eca:	8abb      	ldrh	r3, [r7, #20]
 8003ecc:	f083 0320 	eor.w	r3, r3, #32
 8003ed0:	82bb      	strh	r3, [r7, #20]
 8003ed2:	68fb      	ldr	r3, [r7, #12]
 8003ed4:	681b      	ldr	r3, [r3, #0]
 8003ed6:	461a      	mov	r2, r3
 8003ed8:	68bb      	ldr	r3, [r7, #8]
 8003eda:	781b      	ldrb	r3, [r3, #0]
 8003edc:	009b      	lsls	r3, r3, #2
 8003ede:	441a      	add	r2, r3
 8003ee0:	8abb      	ldrh	r3, [r7, #20]
 8003ee2:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8003ee6:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8003eea:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8003eee:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8003ef2:	b29b      	uxth	r3, r3
 8003ef4:	8013      	strh	r3, [r2, #0]

  return HAL_OK;
 8003ef6:	2300      	movs	r3, #0
}
 8003ef8:	4618      	mov	r0, r3
 8003efa:	3790      	adds	r7, #144	; 0x90
 8003efc:	46bd      	mov	sp, r7
 8003efe:	bd80      	pop	{r7, pc}

08003f00 <HAL_PCDEx_PMAConfig>:
  * @retval HAL status
  */

HAL_StatusTypeDef  HAL_PCDEx_PMAConfig(PCD_HandleTypeDef *hpcd, uint16_t ep_addr,
                                       uint16_t ep_kind, uint32_t pmaadress)
{
 8003f00:	b480      	push	{r7}
 8003f02:	b087      	sub	sp, #28
 8003f04:	af00      	add	r7, sp, #0
 8003f06:	60f8      	str	r0, [r7, #12]
 8003f08:	607b      	str	r3, [r7, #4]
 8003f0a:	460b      	mov	r3, r1
 8003f0c:	817b      	strh	r3, [r7, #10]
 8003f0e:	4613      	mov	r3, r2
 8003f10:	813b      	strh	r3, [r7, #8]
  PCD_EPTypeDef *ep;

  /* initialize ep structure*/
  if ((0x80U & ep_addr) == 0x80U)
 8003f12:	897b      	ldrh	r3, [r7, #10]
 8003f14:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003f18:	b29b      	uxth	r3, r3
 8003f1a:	2b00      	cmp	r3, #0
 8003f1c:	d00b      	beq.n	8003f36 <HAL_PCDEx_PMAConfig+0x36>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8003f1e:	897b      	ldrh	r3, [r7, #10]
 8003f20:	f003 0307 	and.w	r3, r3, #7
 8003f24:	1c5a      	adds	r2, r3, #1
 8003f26:	4613      	mov	r3, r2
 8003f28:	009b      	lsls	r3, r3, #2
 8003f2a:	4413      	add	r3, r2
 8003f2c:	00db      	lsls	r3, r3, #3
 8003f2e:	68fa      	ldr	r2, [r7, #12]
 8003f30:	4413      	add	r3, r2
 8003f32:	617b      	str	r3, [r7, #20]
 8003f34:	e009      	b.n	8003f4a <HAL_PCDEx_PMAConfig+0x4a>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 8003f36:	897a      	ldrh	r2, [r7, #10]
 8003f38:	4613      	mov	r3, r2
 8003f3a:	009b      	lsls	r3, r3, #2
 8003f3c:	4413      	add	r3, r2
 8003f3e:	00db      	lsls	r3, r3, #3
 8003f40:	f503 73b4 	add.w	r3, r3, #360	; 0x168
 8003f44:	68fa      	ldr	r2, [r7, #12]
 8003f46:	4413      	add	r3, r2
 8003f48:	617b      	str	r3, [r7, #20]
  }

  /* Here we check if the endpoint is single or double Buffer*/
  if (ep_kind == PCD_SNG_BUF)
 8003f4a:	893b      	ldrh	r3, [r7, #8]
 8003f4c:	2b00      	cmp	r3, #0
 8003f4e:	d107      	bne.n	8003f60 <HAL_PCDEx_PMAConfig+0x60>
  {
    /* Single Buffer */
    ep->doublebuffer = 0U;
 8003f50:	697b      	ldr	r3, [r7, #20]
 8003f52:	2200      	movs	r2, #0
 8003f54:	731a      	strb	r2, [r3, #12]
    /* Configure the PMA */
    ep->pmaadress = (uint16_t)pmaadress;
 8003f56:	687b      	ldr	r3, [r7, #4]
 8003f58:	b29a      	uxth	r2, r3
 8003f5a:	697b      	ldr	r3, [r7, #20]
 8003f5c:	80da      	strh	r2, [r3, #6]
 8003f5e:	e00b      	b.n	8003f78 <HAL_PCDEx_PMAConfig+0x78>
  }
#if (USE_USB_DOUBLE_BUFFER == 1U)
  else /* USB_DBL_BUF */
  {
    /* Double Buffer Endpoint */
    ep->doublebuffer = 1U;
 8003f60:	697b      	ldr	r3, [r7, #20]
 8003f62:	2201      	movs	r2, #1
 8003f64:	731a      	strb	r2, [r3, #12]
    /* Configure the PMA */
    ep->pmaaddr0 = (uint16_t)(pmaadress & 0xFFFFU);
 8003f66:	687b      	ldr	r3, [r7, #4]
 8003f68:	b29a      	uxth	r2, r3
 8003f6a:	697b      	ldr	r3, [r7, #20]
 8003f6c:	811a      	strh	r2, [r3, #8]
    ep->pmaaddr1 = (uint16_t)((pmaadress & 0xFFFF0000U) >> 16);
 8003f6e:	687b      	ldr	r3, [r7, #4]
 8003f70:	0c1b      	lsrs	r3, r3, #16
 8003f72:	b29a      	uxth	r2, r3
 8003f74:	697b      	ldr	r3, [r7, #20]
 8003f76:	815a      	strh	r2, [r3, #10]
  }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

  return HAL_OK;
 8003f78:	2300      	movs	r3, #0
}
 8003f7a:	4618      	mov	r0, r3
 8003f7c:	371c      	adds	r7, #28
 8003f7e:	46bd      	mov	sp, r7
 8003f80:	bc80      	pop	{r7}
 8003f82:	4770      	bx	lr

08003f84 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003f84:	b580      	push	{r7, lr}
 8003f86:	b086      	sub	sp, #24
 8003f88:	af00      	add	r7, sp, #0
 8003f8a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8003f8c:	687b      	ldr	r3, [r7, #4]
 8003f8e:	2b00      	cmp	r3, #0
 8003f90:	d101      	bne.n	8003f96 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8003f92:	2301      	movs	r3, #1
 8003f94:	e272      	b.n	800447c <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003f96:	687b      	ldr	r3, [r7, #4]
 8003f98:	681b      	ldr	r3, [r3, #0]
 8003f9a:	f003 0301 	and.w	r3, r3, #1
 8003f9e:	2b00      	cmp	r3, #0
 8003fa0:	f000 8087 	beq.w	80040b2 <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8003fa4:	4b92      	ldr	r3, [pc, #584]	; (80041f0 <HAL_RCC_OscConfig+0x26c>)
 8003fa6:	685b      	ldr	r3, [r3, #4]
 8003fa8:	f003 030c 	and.w	r3, r3, #12
 8003fac:	2b04      	cmp	r3, #4
 8003fae:	d00c      	beq.n	8003fca <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8003fb0:	4b8f      	ldr	r3, [pc, #572]	; (80041f0 <HAL_RCC_OscConfig+0x26c>)
 8003fb2:	685b      	ldr	r3, [r3, #4]
 8003fb4:	f003 030c 	and.w	r3, r3, #12
 8003fb8:	2b08      	cmp	r3, #8
 8003fba:	d112      	bne.n	8003fe2 <HAL_RCC_OscConfig+0x5e>
 8003fbc:	4b8c      	ldr	r3, [pc, #560]	; (80041f0 <HAL_RCC_OscConfig+0x26c>)
 8003fbe:	685b      	ldr	r3, [r3, #4]
 8003fc0:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003fc4:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003fc8:	d10b      	bne.n	8003fe2 <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003fca:	4b89      	ldr	r3, [pc, #548]	; (80041f0 <HAL_RCC_OscConfig+0x26c>)
 8003fcc:	681b      	ldr	r3, [r3, #0]
 8003fce:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003fd2:	2b00      	cmp	r3, #0
 8003fd4:	d06c      	beq.n	80040b0 <HAL_RCC_OscConfig+0x12c>
 8003fd6:	687b      	ldr	r3, [r7, #4]
 8003fd8:	685b      	ldr	r3, [r3, #4]
 8003fda:	2b00      	cmp	r3, #0
 8003fdc:	d168      	bne.n	80040b0 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8003fde:	2301      	movs	r3, #1
 8003fe0:	e24c      	b.n	800447c <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003fe2:	687b      	ldr	r3, [r7, #4]
 8003fe4:	685b      	ldr	r3, [r3, #4]
 8003fe6:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003fea:	d106      	bne.n	8003ffa <HAL_RCC_OscConfig+0x76>
 8003fec:	4b80      	ldr	r3, [pc, #512]	; (80041f0 <HAL_RCC_OscConfig+0x26c>)
 8003fee:	681b      	ldr	r3, [r3, #0]
 8003ff0:	4a7f      	ldr	r2, [pc, #508]	; (80041f0 <HAL_RCC_OscConfig+0x26c>)
 8003ff2:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003ff6:	6013      	str	r3, [r2, #0]
 8003ff8:	e02e      	b.n	8004058 <HAL_RCC_OscConfig+0xd4>
 8003ffa:	687b      	ldr	r3, [r7, #4]
 8003ffc:	685b      	ldr	r3, [r3, #4]
 8003ffe:	2b00      	cmp	r3, #0
 8004000:	d10c      	bne.n	800401c <HAL_RCC_OscConfig+0x98>
 8004002:	4b7b      	ldr	r3, [pc, #492]	; (80041f0 <HAL_RCC_OscConfig+0x26c>)
 8004004:	681b      	ldr	r3, [r3, #0]
 8004006:	4a7a      	ldr	r2, [pc, #488]	; (80041f0 <HAL_RCC_OscConfig+0x26c>)
 8004008:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800400c:	6013      	str	r3, [r2, #0]
 800400e:	4b78      	ldr	r3, [pc, #480]	; (80041f0 <HAL_RCC_OscConfig+0x26c>)
 8004010:	681b      	ldr	r3, [r3, #0]
 8004012:	4a77      	ldr	r2, [pc, #476]	; (80041f0 <HAL_RCC_OscConfig+0x26c>)
 8004014:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8004018:	6013      	str	r3, [r2, #0]
 800401a:	e01d      	b.n	8004058 <HAL_RCC_OscConfig+0xd4>
 800401c:	687b      	ldr	r3, [r7, #4]
 800401e:	685b      	ldr	r3, [r3, #4]
 8004020:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8004024:	d10c      	bne.n	8004040 <HAL_RCC_OscConfig+0xbc>
 8004026:	4b72      	ldr	r3, [pc, #456]	; (80041f0 <HAL_RCC_OscConfig+0x26c>)
 8004028:	681b      	ldr	r3, [r3, #0]
 800402a:	4a71      	ldr	r2, [pc, #452]	; (80041f0 <HAL_RCC_OscConfig+0x26c>)
 800402c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8004030:	6013      	str	r3, [r2, #0]
 8004032:	4b6f      	ldr	r3, [pc, #444]	; (80041f0 <HAL_RCC_OscConfig+0x26c>)
 8004034:	681b      	ldr	r3, [r3, #0]
 8004036:	4a6e      	ldr	r2, [pc, #440]	; (80041f0 <HAL_RCC_OscConfig+0x26c>)
 8004038:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800403c:	6013      	str	r3, [r2, #0]
 800403e:	e00b      	b.n	8004058 <HAL_RCC_OscConfig+0xd4>
 8004040:	4b6b      	ldr	r3, [pc, #428]	; (80041f0 <HAL_RCC_OscConfig+0x26c>)
 8004042:	681b      	ldr	r3, [r3, #0]
 8004044:	4a6a      	ldr	r2, [pc, #424]	; (80041f0 <HAL_RCC_OscConfig+0x26c>)
 8004046:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800404a:	6013      	str	r3, [r2, #0]
 800404c:	4b68      	ldr	r3, [pc, #416]	; (80041f0 <HAL_RCC_OscConfig+0x26c>)
 800404e:	681b      	ldr	r3, [r3, #0]
 8004050:	4a67      	ldr	r2, [pc, #412]	; (80041f0 <HAL_RCC_OscConfig+0x26c>)
 8004052:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8004056:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8004058:	687b      	ldr	r3, [r7, #4]
 800405a:	685b      	ldr	r3, [r3, #4]
 800405c:	2b00      	cmp	r3, #0
 800405e:	d013      	beq.n	8004088 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004060:	f7fd ff4a 	bl	8001ef8 <HAL_GetTick>
 8004064:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004066:	e008      	b.n	800407a <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004068:	f7fd ff46 	bl	8001ef8 <HAL_GetTick>
 800406c:	4602      	mov	r2, r0
 800406e:	693b      	ldr	r3, [r7, #16]
 8004070:	1ad3      	subs	r3, r2, r3
 8004072:	2b64      	cmp	r3, #100	; 0x64
 8004074:	d901      	bls.n	800407a <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8004076:	2303      	movs	r3, #3
 8004078:	e200      	b.n	800447c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800407a:	4b5d      	ldr	r3, [pc, #372]	; (80041f0 <HAL_RCC_OscConfig+0x26c>)
 800407c:	681b      	ldr	r3, [r3, #0]
 800407e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004082:	2b00      	cmp	r3, #0
 8004084:	d0f0      	beq.n	8004068 <HAL_RCC_OscConfig+0xe4>
 8004086:	e014      	b.n	80040b2 <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004088:	f7fd ff36 	bl	8001ef8 <HAL_GetTick>
 800408c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800408e:	e008      	b.n	80040a2 <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004090:	f7fd ff32 	bl	8001ef8 <HAL_GetTick>
 8004094:	4602      	mov	r2, r0
 8004096:	693b      	ldr	r3, [r7, #16]
 8004098:	1ad3      	subs	r3, r2, r3
 800409a:	2b64      	cmp	r3, #100	; 0x64
 800409c:	d901      	bls.n	80040a2 <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 800409e:	2303      	movs	r3, #3
 80040a0:	e1ec      	b.n	800447c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80040a2:	4b53      	ldr	r3, [pc, #332]	; (80041f0 <HAL_RCC_OscConfig+0x26c>)
 80040a4:	681b      	ldr	r3, [r3, #0]
 80040a6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80040aa:	2b00      	cmp	r3, #0
 80040ac:	d1f0      	bne.n	8004090 <HAL_RCC_OscConfig+0x10c>
 80040ae:	e000      	b.n	80040b2 <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80040b0:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80040b2:	687b      	ldr	r3, [r7, #4]
 80040b4:	681b      	ldr	r3, [r3, #0]
 80040b6:	f003 0302 	and.w	r3, r3, #2
 80040ba:	2b00      	cmp	r3, #0
 80040bc:	d063      	beq.n	8004186 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 80040be:	4b4c      	ldr	r3, [pc, #304]	; (80041f0 <HAL_RCC_OscConfig+0x26c>)
 80040c0:	685b      	ldr	r3, [r3, #4]
 80040c2:	f003 030c 	and.w	r3, r3, #12
 80040c6:	2b00      	cmp	r3, #0
 80040c8:	d00b      	beq.n	80040e2 <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 80040ca:	4b49      	ldr	r3, [pc, #292]	; (80041f0 <HAL_RCC_OscConfig+0x26c>)
 80040cc:	685b      	ldr	r3, [r3, #4]
 80040ce:	f003 030c 	and.w	r3, r3, #12
 80040d2:	2b08      	cmp	r3, #8
 80040d4:	d11c      	bne.n	8004110 <HAL_RCC_OscConfig+0x18c>
 80040d6:	4b46      	ldr	r3, [pc, #280]	; (80041f0 <HAL_RCC_OscConfig+0x26c>)
 80040d8:	685b      	ldr	r3, [r3, #4]
 80040da:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80040de:	2b00      	cmp	r3, #0
 80040e0:	d116      	bne.n	8004110 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80040e2:	4b43      	ldr	r3, [pc, #268]	; (80041f0 <HAL_RCC_OscConfig+0x26c>)
 80040e4:	681b      	ldr	r3, [r3, #0]
 80040e6:	f003 0302 	and.w	r3, r3, #2
 80040ea:	2b00      	cmp	r3, #0
 80040ec:	d005      	beq.n	80040fa <HAL_RCC_OscConfig+0x176>
 80040ee:	687b      	ldr	r3, [r7, #4]
 80040f0:	691b      	ldr	r3, [r3, #16]
 80040f2:	2b01      	cmp	r3, #1
 80040f4:	d001      	beq.n	80040fa <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 80040f6:	2301      	movs	r3, #1
 80040f8:	e1c0      	b.n	800447c <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80040fa:	4b3d      	ldr	r3, [pc, #244]	; (80041f0 <HAL_RCC_OscConfig+0x26c>)
 80040fc:	681b      	ldr	r3, [r3, #0]
 80040fe:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8004102:	687b      	ldr	r3, [r7, #4]
 8004104:	695b      	ldr	r3, [r3, #20]
 8004106:	00db      	lsls	r3, r3, #3
 8004108:	4939      	ldr	r1, [pc, #228]	; (80041f0 <HAL_RCC_OscConfig+0x26c>)
 800410a:	4313      	orrs	r3, r2
 800410c:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800410e:	e03a      	b.n	8004186 <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8004110:	687b      	ldr	r3, [r7, #4]
 8004112:	691b      	ldr	r3, [r3, #16]
 8004114:	2b00      	cmp	r3, #0
 8004116:	d020      	beq.n	800415a <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8004118:	4b36      	ldr	r3, [pc, #216]	; (80041f4 <HAL_RCC_OscConfig+0x270>)
 800411a:	2201      	movs	r2, #1
 800411c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800411e:	f7fd feeb 	bl	8001ef8 <HAL_GetTick>
 8004122:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004124:	e008      	b.n	8004138 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004126:	f7fd fee7 	bl	8001ef8 <HAL_GetTick>
 800412a:	4602      	mov	r2, r0
 800412c:	693b      	ldr	r3, [r7, #16]
 800412e:	1ad3      	subs	r3, r2, r3
 8004130:	2b02      	cmp	r3, #2
 8004132:	d901      	bls.n	8004138 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8004134:	2303      	movs	r3, #3
 8004136:	e1a1      	b.n	800447c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004138:	4b2d      	ldr	r3, [pc, #180]	; (80041f0 <HAL_RCC_OscConfig+0x26c>)
 800413a:	681b      	ldr	r3, [r3, #0]
 800413c:	f003 0302 	and.w	r3, r3, #2
 8004140:	2b00      	cmp	r3, #0
 8004142:	d0f0      	beq.n	8004126 <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004144:	4b2a      	ldr	r3, [pc, #168]	; (80041f0 <HAL_RCC_OscConfig+0x26c>)
 8004146:	681b      	ldr	r3, [r3, #0]
 8004148:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800414c:	687b      	ldr	r3, [r7, #4]
 800414e:	695b      	ldr	r3, [r3, #20]
 8004150:	00db      	lsls	r3, r3, #3
 8004152:	4927      	ldr	r1, [pc, #156]	; (80041f0 <HAL_RCC_OscConfig+0x26c>)
 8004154:	4313      	orrs	r3, r2
 8004156:	600b      	str	r3, [r1, #0]
 8004158:	e015      	b.n	8004186 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800415a:	4b26      	ldr	r3, [pc, #152]	; (80041f4 <HAL_RCC_OscConfig+0x270>)
 800415c:	2200      	movs	r2, #0
 800415e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004160:	f7fd feca 	bl	8001ef8 <HAL_GetTick>
 8004164:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004166:	e008      	b.n	800417a <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004168:	f7fd fec6 	bl	8001ef8 <HAL_GetTick>
 800416c:	4602      	mov	r2, r0
 800416e:	693b      	ldr	r3, [r7, #16]
 8004170:	1ad3      	subs	r3, r2, r3
 8004172:	2b02      	cmp	r3, #2
 8004174:	d901      	bls.n	800417a <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8004176:	2303      	movs	r3, #3
 8004178:	e180      	b.n	800447c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800417a:	4b1d      	ldr	r3, [pc, #116]	; (80041f0 <HAL_RCC_OscConfig+0x26c>)
 800417c:	681b      	ldr	r3, [r3, #0]
 800417e:	f003 0302 	and.w	r3, r3, #2
 8004182:	2b00      	cmp	r3, #0
 8004184:	d1f0      	bne.n	8004168 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8004186:	687b      	ldr	r3, [r7, #4]
 8004188:	681b      	ldr	r3, [r3, #0]
 800418a:	f003 0308 	and.w	r3, r3, #8
 800418e:	2b00      	cmp	r3, #0
 8004190:	d03a      	beq.n	8004208 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8004192:	687b      	ldr	r3, [r7, #4]
 8004194:	699b      	ldr	r3, [r3, #24]
 8004196:	2b00      	cmp	r3, #0
 8004198:	d019      	beq.n	80041ce <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800419a:	4b17      	ldr	r3, [pc, #92]	; (80041f8 <HAL_RCC_OscConfig+0x274>)
 800419c:	2201      	movs	r2, #1
 800419e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80041a0:	f7fd feaa 	bl	8001ef8 <HAL_GetTick>
 80041a4:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80041a6:	e008      	b.n	80041ba <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80041a8:	f7fd fea6 	bl	8001ef8 <HAL_GetTick>
 80041ac:	4602      	mov	r2, r0
 80041ae:	693b      	ldr	r3, [r7, #16]
 80041b0:	1ad3      	subs	r3, r2, r3
 80041b2:	2b02      	cmp	r3, #2
 80041b4:	d901      	bls.n	80041ba <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 80041b6:	2303      	movs	r3, #3
 80041b8:	e160      	b.n	800447c <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80041ba:	4b0d      	ldr	r3, [pc, #52]	; (80041f0 <HAL_RCC_OscConfig+0x26c>)
 80041bc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80041be:	f003 0302 	and.w	r3, r3, #2
 80041c2:	2b00      	cmp	r3, #0
 80041c4:	d0f0      	beq.n	80041a8 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 80041c6:	2001      	movs	r0, #1
 80041c8:	f000 fa9c 	bl	8004704 <RCC_Delay>
 80041cc:	e01c      	b.n	8004208 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80041ce:	4b0a      	ldr	r3, [pc, #40]	; (80041f8 <HAL_RCC_OscConfig+0x274>)
 80041d0:	2200      	movs	r2, #0
 80041d2:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80041d4:	f7fd fe90 	bl	8001ef8 <HAL_GetTick>
 80041d8:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80041da:	e00f      	b.n	80041fc <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80041dc:	f7fd fe8c 	bl	8001ef8 <HAL_GetTick>
 80041e0:	4602      	mov	r2, r0
 80041e2:	693b      	ldr	r3, [r7, #16]
 80041e4:	1ad3      	subs	r3, r2, r3
 80041e6:	2b02      	cmp	r3, #2
 80041e8:	d908      	bls.n	80041fc <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 80041ea:	2303      	movs	r3, #3
 80041ec:	e146      	b.n	800447c <HAL_RCC_OscConfig+0x4f8>
 80041ee:	bf00      	nop
 80041f0:	40021000 	.word	0x40021000
 80041f4:	42420000 	.word	0x42420000
 80041f8:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80041fc:	4b92      	ldr	r3, [pc, #584]	; (8004448 <HAL_RCC_OscConfig+0x4c4>)
 80041fe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004200:	f003 0302 	and.w	r3, r3, #2
 8004204:	2b00      	cmp	r3, #0
 8004206:	d1e9      	bne.n	80041dc <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8004208:	687b      	ldr	r3, [r7, #4]
 800420a:	681b      	ldr	r3, [r3, #0]
 800420c:	f003 0304 	and.w	r3, r3, #4
 8004210:	2b00      	cmp	r3, #0
 8004212:	f000 80a6 	beq.w	8004362 <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8004216:	2300      	movs	r3, #0
 8004218:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800421a:	4b8b      	ldr	r3, [pc, #556]	; (8004448 <HAL_RCC_OscConfig+0x4c4>)
 800421c:	69db      	ldr	r3, [r3, #28]
 800421e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004222:	2b00      	cmp	r3, #0
 8004224:	d10d      	bne.n	8004242 <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004226:	4b88      	ldr	r3, [pc, #544]	; (8004448 <HAL_RCC_OscConfig+0x4c4>)
 8004228:	69db      	ldr	r3, [r3, #28]
 800422a:	4a87      	ldr	r2, [pc, #540]	; (8004448 <HAL_RCC_OscConfig+0x4c4>)
 800422c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004230:	61d3      	str	r3, [r2, #28]
 8004232:	4b85      	ldr	r3, [pc, #532]	; (8004448 <HAL_RCC_OscConfig+0x4c4>)
 8004234:	69db      	ldr	r3, [r3, #28]
 8004236:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800423a:	60bb      	str	r3, [r7, #8]
 800423c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800423e:	2301      	movs	r3, #1
 8004240:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004242:	4b82      	ldr	r3, [pc, #520]	; (800444c <HAL_RCC_OscConfig+0x4c8>)
 8004244:	681b      	ldr	r3, [r3, #0]
 8004246:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800424a:	2b00      	cmp	r3, #0
 800424c:	d118      	bne.n	8004280 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800424e:	4b7f      	ldr	r3, [pc, #508]	; (800444c <HAL_RCC_OscConfig+0x4c8>)
 8004250:	681b      	ldr	r3, [r3, #0]
 8004252:	4a7e      	ldr	r2, [pc, #504]	; (800444c <HAL_RCC_OscConfig+0x4c8>)
 8004254:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004258:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800425a:	f7fd fe4d 	bl	8001ef8 <HAL_GetTick>
 800425e:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004260:	e008      	b.n	8004274 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004262:	f7fd fe49 	bl	8001ef8 <HAL_GetTick>
 8004266:	4602      	mov	r2, r0
 8004268:	693b      	ldr	r3, [r7, #16]
 800426a:	1ad3      	subs	r3, r2, r3
 800426c:	2b64      	cmp	r3, #100	; 0x64
 800426e:	d901      	bls.n	8004274 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8004270:	2303      	movs	r3, #3
 8004272:	e103      	b.n	800447c <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004274:	4b75      	ldr	r3, [pc, #468]	; (800444c <HAL_RCC_OscConfig+0x4c8>)
 8004276:	681b      	ldr	r3, [r3, #0]
 8004278:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800427c:	2b00      	cmp	r3, #0
 800427e:	d0f0      	beq.n	8004262 <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004280:	687b      	ldr	r3, [r7, #4]
 8004282:	68db      	ldr	r3, [r3, #12]
 8004284:	2b01      	cmp	r3, #1
 8004286:	d106      	bne.n	8004296 <HAL_RCC_OscConfig+0x312>
 8004288:	4b6f      	ldr	r3, [pc, #444]	; (8004448 <HAL_RCC_OscConfig+0x4c4>)
 800428a:	6a1b      	ldr	r3, [r3, #32]
 800428c:	4a6e      	ldr	r2, [pc, #440]	; (8004448 <HAL_RCC_OscConfig+0x4c4>)
 800428e:	f043 0301 	orr.w	r3, r3, #1
 8004292:	6213      	str	r3, [r2, #32]
 8004294:	e02d      	b.n	80042f2 <HAL_RCC_OscConfig+0x36e>
 8004296:	687b      	ldr	r3, [r7, #4]
 8004298:	68db      	ldr	r3, [r3, #12]
 800429a:	2b00      	cmp	r3, #0
 800429c:	d10c      	bne.n	80042b8 <HAL_RCC_OscConfig+0x334>
 800429e:	4b6a      	ldr	r3, [pc, #424]	; (8004448 <HAL_RCC_OscConfig+0x4c4>)
 80042a0:	6a1b      	ldr	r3, [r3, #32]
 80042a2:	4a69      	ldr	r2, [pc, #420]	; (8004448 <HAL_RCC_OscConfig+0x4c4>)
 80042a4:	f023 0301 	bic.w	r3, r3, #1
 80042a8:	6213      	str	r3, [r2, #32]
 80042aa:	4b67      	ldr	r3, [pc, #412]	; (8004448 <HAL_RCC_OscConfig+0x4c4>)
 80042ac:	6a1b      	ldr	r3, [r3, #32]
 80042ae:	4a66      	ldr	r2, [pc, #408]	; (8004448 <HAL_RCC_OscConfig+0x4c4>)
 80042b0:	f023 0304 	bic.w	r3, r3, #4
 80042b4:	6213      	str	r3, [r2, #32]
 80042b6:	e01c      	b.n	80042f2 <HAL_RCC_OscConfig+0x36e>
 80042b8:	687b      	ldr	r3, [r7, #4]
 80042ba:	68db      	ldr	r3, [r3, #12]
 80042bc:	2b05      	cmp	r3, #5
 80042be:	d10c      	bne.n	80042da <HAL_RCC_OscConfig+0x356>
 80042c0:	4b61      	ldr	r3, [pc, #388]	; (8004448 <HAL_RCC_OscConfig+0x4c4>)
 80042c2:	6a1b      	ldr	r3, [r3, #32]
 80042c4:	4a60      	ldr	r2, [pc, #384]	; (8004448 <HAL_RCC_OscConfig+0x4c4>)
 80042c6:	f043 0304 	orr.w	r3, r3, #4
 80042ca:	6213      	str	r3, [r2, #32]
 80042cc:	4b5e      	ldr	r3, [pc, #376]	; (8004448 <HAL_RCC_OscConfig+0x4c4>)
 80042ce:	6a1b      	ldr	r3, [r3, #32]
 80042d0:	4a5d      	ldr	r2, [pc, #372]	; (8004448 <HAL_RCC_OscConfig+0x4c4>)
 80042d2:	f043 0301 	orr.w	r3, r3, #1
 80042d6:	6213      	str	r3, [r2, #32]
 80042d8:	e00b      	b.n	80042f2 <HAL_RCC_OscConfig+0x36e>
 80042da:	4b5b      	ldr	r3, [pc, #364]	; (8004448 <HAL_RCC_OscConfig+0x4c4>)
 80042dc:	6a1b      	ldr	r3, [r3, #32]
 80042de:	4a5a      	ldr	r2, [pc, #360]	; (8004448 <HAL_RCC_OscConfig+0x4c4>)
 80042e0:	f023 0301 	bic.w	r3, r3, #1
 80042e4:	6213      	str	r3, [r2, #32]
 80042e6:	4b58      	ldr	r3, [pc, #352]	; (8004448 <HAL_RCC_OscConfig+0x4c4>)
 80042e8:	6a1b      	ldr	r3, [r3, #32]
 80042ea:	4a57      	ldr	r2, [pc, #348]	; (8004448 <HAL_RCC_OscConfig+0x4c4>)
 80042ec:	f023 0304 	bic.w	r3, r3, #4
 80042f0:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80042f2:	687b      	ldr	r3, [r7, #4]
 80042f4:	68db      	ldr	r3, [r3, #12]
 80042f6:	2b00      	cmp	r3, #0
 80042f8:	d015      	beq.n	8004326 <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80042fa:	f7fd fdfd 	bl	8001ef8 <HAL_GetTick>
 80042fe:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004300:	e00a      	b.n	8004318 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004302:	f7fd fdf9 	bl	8001ef8 <HAL_GetTick>
 8004306:	4602      	mov	r2, r0
 8004308:	693b      	ldr	r3, [r7, #16]
 800430a:	1ad3      	subs	r3, r2, r3
 800430c:	f241 3288 	movw	r2, #5000	; 0x1388
 8004310:	4293      	cmp	r3, r2
 8004312:	d901      	bls.n	8004318 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8004314:	2303      	movs	r3, #3
 8004316:	e0b1      	b.n	800447c <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004318:	4b4b      	ldr	r3, [pc, #300]	; (8004448 <HAL_RCC_OscConfig+0x4c4>)
 800431a:	6a1b      	ldr	r3, [r3, #32]
 800431c:	f003 0302 	and.w	r3, r3, #2
 8004320:	2b00      	cmp	r3, #0
 8004322:	d0ee      	beq.n	8004302 <HAL_RCC_OscConfig+0x37e>
 8004324:	e014      	b.n	8004350 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004326:	f7fd fde7 	bl	8001ef8 <HAL_GetTick>
 800432a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800432c:	e00a      	b.n	8004344 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800432e:	f7fd fde3 	bl	8001ef8 <HAL_GetTick>
 8004332:	4602      	mov	r2, r0
 8004334:	693b      	ldr	r3, [r7, #16]
 8004336:	1ad3      	subs	r3, r2, r3
 8004338:	f241 3288 	movw	r2, #5000	; 0x1388
 800433c:	4293      	cmp	r3, r2
 800433e:	d901      	bls.n	8004344 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8004340:	2303      	movs	r3, #3
 8004342:	e09b      	b.n	800447c <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004344:	4b40      	ldr	r3, [pc, #256]	; (8004448 <HAL_RCC_OscConfig+0x4c4>)
 8004346:	6a1b      	ldr	r3, [r3, #32]
 8004348:	f003 0302 	and.w	r3, r3, #2
 800434c:	2b00      	cmp	r3, #0
 800434e:	d1ee      	bne.n	800432e <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8004350:	7dfb      	ldrb	r3, [r7, #23]
 8004352:	2b01      	cmp	r3, #1
 8004354:	d105      	bne.n	8004362 <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004356:	4b3c      	ldr	r3, [pc, #240]	; (8004448 <HAL_RCC_OscConfig+0x4c4>)
 8004358:	69db      	ldr	r3, [r3, #28]
 800435a:	4a3b      	ldr	r2, [pc, #236]	; (8004448 <HAL_RCC_OscConfig+0x4c4>)
 800435c:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8004360:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8004362:	687b      	ldr	r3, [r7, #4]
 8004364:	69db      	ldr	r3, [r3, #28]
 8004366:	2b00      	cmp	r3, #0
 8004368:	f000 8087 	beq.w	800447a <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800436c:	4b36      	ldr	r3, [pc, #216]	; (8004448 <HAL_RCC_OscConfig+0x4c4>)
 800436e:	685b      	ldr	r3, [r3, #4]
 8004370:	f003 030c 	and.w	r3, r3, #12
 8004374:	2b08      	cmp	r3, #8
 8004376:	d061      	beq.n	800443c <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8004378:	687b      	ldr	r3, [r7, #4]
 800437a:	69db      	ldr	r3, [r3, #28]
 800437c:	2b02      	cmp	r3, #2
 800437e:	d146      	bne.n	800440e <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004380:	4b33      	ldr	r3, [pc, #204]	; (8004450 <HAL_RCC_OscConfig+0x4cc>)
 8004382:	2200      	movs	r2, #0
 8004384:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004386:	f7fd fdb7 	bl	8001ef8 <HAL_GetTick>
 800438a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800438c:	e008      	b.n	80043a0 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800438e:	f7fd fdb3 	bl	8001ef8 <HAL_GetTick>
 8004392:	4602      	mov	r2, r0
 8004394:	693b      	ldr	r3, [r7, #16]
 8004396:	1ad3      	subs	r3, r2, r3
 8004398:	2b02      	cmp	r3, #2
 800439a:	d901      	bls.n	80043a0 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 800439c:	2303      	movs	r3, #3
 800439e:	e06d      	b.n	800447c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80043a0:	4b29      	ldr	r3, [pc, #164]	; (8004448 <HAL_RCC_OscConfig+0x4c4>)
 80043a2:	681b      	ldr	r3, [r3, #0]
 80043a4:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80043a8:	2b00      	cmp	r3, #0
 80043aa:	d1f0      	bne.n	800438e <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 80043ac:	687b      	ldr	r3, [r7, #4]
 80043ae:	6a1b      	ldr	r3, [r3, #32]
 80043b0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80043b4:	d108      	bne.n	80043c8 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 80043b6:	4b24      	ldr	r3, [pc, #144]	; (8004448 <HAL_RCC_OscConfig+0x4c4>)
 80043b8:	685b      	ldr	r3, [r3, #4]
 80043ba:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 80043be:	687b      	ldr	r3, [r7, #4]
 80043c0:	689b      	ldr	r3, [r3, #8]
 80043c2:	4921      	ldr	r1, [pc, #132]	; (8004448 <HAL_RCC_OscConfig+0x4c4>)
 80043c4:	4313      	orrs	r3, r2
 80043c6:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80043c8:	4b1f      	ldr	r3, [pc, #124]	; (8004448 <HAL_RCC_OscConfig+0x4c4>)
 80043ca:	685b      	ldr	r3, [r3, #4]
 80043cc:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 80043d0:	687b      	ldr	r3, [r7, #4]
 80043d2:	6a19      	ldr	r1, [r3, #32]
 80043d4:	687b      	ldr	r3, [r7, #4]
 80043d6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80043d8:	430b      	orrs	r3, r1
 80043da:	491b      	ldr	r1, [pc, #108]	; (8004448 <HAL_RCC_OscConfig+0x4c4>)
 80043dc:	4313      	orrs	r3, r2
 80043de:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80043e0:	4b1b      	ldr	r3, [pc, #108]	; (8004450 <HAL_RCC_OscConfig+0x4cc>)
 80043e2:	2201      	movs	r2, #1
 80043e4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80043e6:	f7fd fd87 	bl	8001ef8 <HAL_GetTick>
 80043ea:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80043ec:	e008      	b.n	8004400 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80043ee:	f7fd fd83 	bl	8001ef8 <HAL_GetTick>
 80043f2:	4602      	mov	r2, r0
 80043f4:	693b      	ldr	r3, [r7, #16]
 80043f6:	1ad3      	subs	r3, r2, r3
 80043f8:	2b02      	cmp	r3, #2
 80043fa:	d901      	bls.n	8004400 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 80043fc:	2303      	movs	r3, #3
 80043fe:	e03d      	b.n	800447c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8004400:	4b11      	ldr	r3, [pc, #68]	; (8004448 <HAL_RCC_OscConfig+0x4c4>)
 8004402:	681b      	ldr	r3, [r3, #0]
 8004404:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004408:	2b00      	cmp	r3, #0
 800440a:	d0f0      	beq.n	80043ee <HAL_RCC_OscConfig+0x46a>
 800440c:	e035      	b.n	800447a <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800440e:	4b10      	ldr	r3, [pc, #64]	; (8004450 <HAL_RCC_OscConfig+0x4cc>)
 8004410:	2200      	movs	r2, #0
 8004412:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004414:	f7fd fd70 	bl	8001ef8 <HAL_GetTick>
 8004418:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800441a:	e008      	b.n	800442e <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800441c:	f7fd fd6c 	bl	8001ef8 <HAL_GetTick>
 8004420:	4602      	mov	r2, r0
 8004422:	693b      	ldr	r3, [r7, #16]
 8004424:	1ad3      	subs	r3, r2, r3
 8004426:	2b02      	cmp	r3, #2
 8004428:	d901      	bls.n	800442e <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 800442a:	2303      	movs	r3, #3
 800442c:	e026      	b.n	800447c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800442e:	4b06      	ldr	r3, [pc, #24]	; (8004448 <HAL_RCC_OscConfig+0x4c4>)
 8004430:	681b      	ldr	r3, [r3, #0]
 8004432:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004436:	2b00      	cmp	r3, #0
 8004438:	d1f0      	bne.n	800441c <HAL_RCC_OscConfig+0x498>
 800443a:	e01e      	b.n	800447a <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800443c:	687b      	ldr	r3, [r7, #4]
 800443e:	69db      	ldr	r3, [r3, #28]
 8004440:	2b01      	cmp	r3, #1
 8004442:	d107      	bne.n	8004454 <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 8004444:	2301      	movs	r3, #1
 8004446:	e019      	b.n	800447c <HAL_RCC_OscConfig+0x4f8>
 8004448:	40021000 	.word	0x40021000
 800444c:	40007000 	.word	0x40007000
 8004450:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8004454:	4b0b      	ldr	r3, [pc, #44]	; (8004484 <HAL_RCC_OscConfig+0x500>)
 8004456:	685b      	ldr	r3, [r3, #4]
 8004458:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800445a:	68fb      	ldr	r3, [r7, #12]
 800445c:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8004460:	687b      	ldr	r3, [r7, #4]
 8004462:	6a1b      	ldr	r3, [r3, #32]
 8004464:	429a      	cmp	r2, r3
 8004466:	d106      	bne.n	8004476 <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8004468:	68fb      	ldr	r3, [r7, #12]
 800446a:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 800446e:	687b      	ldr	r3, [r7, #4]
 8004470:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004472:	429a      	cmp	r2, r3
 8004474:	d001      	beq.n	800447a <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 8004476:	2301      	movs	r3, #1
 8004478:	e000      	b.n	800447c <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 800447a:	2300      	movs	r3, #0
}
 800447c:	4618      	mov	r0, r3
 800447e:	3718      	adds	r7, #24
 8004480:	46bd      	mov	sp, r7
 8004482:	bd80      	pop	{r7, pc}
 8004484:	40021000 	.word	0x40021000

08004488 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8004488:	b580      	push	{r7, lr}
 800448a:	b084      	sub	sp, #16
 800448c:	af00      	add	r7, sp, #0
 800448e:	6078      	str	r0, [r7, #4]
 8004490:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8004492:	687b      	ldr	r3, [r7, #4]
 8004494:	2b00      	cmp	r3, #0
 8004496:	d101      	bne.n	800449c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8004498:	2301      	movs	r3, #1
 800449a:	e0d0      	b.n	800463e <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 800449c:	4b6a      	ldr	r3, [pc, #424]	; (8004648 <HAL_RCC_ClockConfig+0x1c0>)
 800449e:	681b      	ldr	r3, [r3, #0]
 80044a0:	f003 0307 	and.w	r3, r3, #7
 80044a4:	683a      	ldr	r2, [r7, #0]
 80044a6:	429a      	cmp	r2, r3
 80044a8:	d910      	bls.n	80044cc <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80044aa:	4b67      	ldr	r3, [pc, #412]	; (8004648 <HAL_RCC_ClockConfig+0x1c0>)
 80044ac:	681b      	ldr	r3, [r3, #0]
 80044ae:	f023 0207 	bic.w	r2, r3, #7
 80044b2:	4965      	ldr	r1, [pc, #404]	; (8004648 <HAL_RCC_ClockConfig+0x1c0>)
 80044b4:	683b      	ldr	r3, [r7, #0]
 80044b6:	4313      	orrs	r3, r2
 80044b8:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80044ba:	4b63      	ldr	r3, [pc, #396]	; (8004648 <HAL_RCC_ClockConfig+0x1c0>)
 80044bc:	681b      	ldr	r3, [r3, #0]
 80044be:	f003 0307 	and.w	r3, r3, #7
 80044c2:	683a      	ldr	r2, [r7, #0]
 80044c4:	429a      	cmp	r2, r3
 80044c6:	d001      	beq.n	80044cc <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 80044c8:	2301      	movs	r3, #1
 80044ca:	e0b8      	b.n	800463e <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80044cc:	687b      	ldr	r3, [r7, #4]
 80044ce:	681b      	ldr	r3, [r3, #0]
 80044d0:	f003 0302 	and.w	r3, r3, #2
 80044d4:	2b00      	cmp	r3, #0
 80044d6:	d020      	beq.n	800451a <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80044d8:	687b      	ldr	r3, [r7, #4]
 80044da:	681b      	ldr	r3, [r3, #0]
 80044dc:	f003 0304 	and.w	r3, r3, #4
 80044e0:	2b00      	cmp	r3, #0
 80044e2:	d005      	beq.n	80044f0 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80044e4:	4b59      	ldr	r3, [pc, #356]	; (800464c <HAL_RCC_ClockConfig+0x1c4>)
 80044e6:	685b      	ldr	r3, [r3, #4]
 80044e8:	4a58      	ldr	r2, [pc, #352]	; (800464c <HAL_RCC_ClockConfig+0x1c4>)
 80044ea:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 80044ee:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80044f0:	687b      	ldr	r3, [r7, #4]
 80044f2:	681b      	ldr	r3, [r3, #0]
 80044f4:	f003 0308 	and.w	r3, r3, #8
 80044f8:	2b00      	cmp	r3, #0
 80044fa:	d005      	beq.n	8004508 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80044fc:	4b53      	ldr	r3, [pc, #332]	; (800464c <HAL_RCC_ClockConfig+0x1c4>)
 80044fe:	685b      	ldr	r3, [r3, #4]
 8004500:	4a52      	ldr	r2, [pc, #328]	; (800464c <HAL_RCC_ClockConfig+0x1c4>)
 8004502:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 8004506:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004508:	4b50      	ldr	r3, [pc, #320]	; (800464c <HAL_RCC_ClockConfig+0x1c4>)
 800450a:	685b      	ldr	r3, [r3, #4]
 800450c:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8004510:	687b      	ldr	r3, [r7, #4]
 8004512:	689b      	ldr	r3, [r3, #8]
 8004514:	494d      	ldr	r1, [pc, #308]	; (800464c <HAL_RCC_ClockConfig+0x1c4>)
 8004516:	4313      	orrs	r3, r2
 8004518:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800451a:	687b      	ldr	r3, [r7, #4]
 800451c:	681b      	ldr	r3, [r3, #0]
 800451e:	f003 0301 	and.w	r3, r3, #1
 8004522:	2b00      	cmp	r3, #0
 8004524:	d040      	beq.n	80045a8 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8004526:	687b      	ldr	r3, [r7, #4]
 8004528:	685b      	ldr	r3, [r3, #4]
 800452a:	2b01      	cmp	r3, #1
 800452c:	d107      	bne.n	800453e <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800452e:	4b47      	ldr	r3, [pc, #284]	; (800464c <HAL_RCC_ClockConfig+0x1c4>)
 8004530:	681b      	ldr	r3, [r3, #0]
 8004532:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004536:	2b00      	cmp	r3, #0
 8004538:	d115      	bne.n	8004566 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800453a:	2301      	movs	r3, #1
 800453c:	e07f      	b.n	800463e <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800453e:	687b      	ldr	r3, [r7, #4]
 8004540:	685b      	ldr	r3, [r3, #4]
 8004542:	2b02      	cmp	r3, #2
 8004544:	d107      	bne.n	8004556 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004546:	4b41      	ldr	r3, [pc, #260]	; (800464c <HAL_RCC_ClockConfig+0x1c4>)
 8004548:	681b      	ldr	r3, [r3, #0]
 800454a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800454e:	2b00      	cmp	r3, #0
 8004550:	d109      	bne.n	8004566 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004552:	2301      	movs	r3, #1
 8004554:	e073      	b.n	800463e <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004556:	4b3d      	ldr	r3, [pc, #244]	; (800464c <HAL_RCC_ClockConfig+0x1c4>)
 8004558:	681b      	ldr	r3, [r3, #0]
 800455a:	f003 0302 	and.w	r3, r3, #2
 800455e:	2b00      	cmp	r3, #0
 8004560:	d101      	bne.n	8004566 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004562:	2301      	movs	r3, #1
 8004564:	e06b      	b.n	800463e <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8004566:	4b39      	ldr	r3, [pc, #228]	; (800464c <HAL_RCC_ClockConfig+0x1c4>)
 8004568:	685b      	ldr	r3, [r3, #4]
 800456a:	f023 0203 	bic.w	r2, r3, #3
 800456e:	687b      	ldr	r3, [r7, #4]
 8004570:	685b      	ldr	r3, [r3, #4]
 8004572:	4936      	ldr	r1, [pc, #216]	; (800464c <HAL_RCC_ClockConfig+0x1c4>)
 8004574:	4313      	orrs	r3, r2
 8004576:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8004578:	f7fd fcbe 	bl	8001ef8 <HAL_GetTick>
 800457c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800457e:	e00a      	b.n	8004596 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004580:	f7fd fcba 	bl	8001ef8 <HAL_GetTick>
 8004584:	4602      	mov	r2, r0
 8004586:	68fb      	ldr	r3, [r7, #12]
 8004588:	1ad3      	subs	r3, r2, r3
 800458a:	f241 3288 	movw	r2, #5000	; 0x1388
 800458e:	4293      	cmp	r3, r2
 8004590:	d901      	bls.n	8004596 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8004592:	2303      	movs	r3, #3
 8004594:	e053      	b.n	800463e <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004596:	4b2d      	ldr	r3, [pc, #180]	; (800464c <HAL_RCC_ClockConfig+0x1c4>)
 8004598:	685b      	ldr	r3, [r3, #4]
 800459a:	f003 020c 	and.w	r2, r3, #12
 800459e:	687b      	ldr	r3, [r7, #4]
 80045a0:	685b      	ldr	r3, [r3, #4]
 80045a2:	009b      	lsls	r3, r3, #2
 80045a4:	429a      	cmp	r2, r3
 80045a6:	d1eb      	bne.n	8004580 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80045a8:	4b27      	ldr	r3, [pc, #156]	; (8004648 <HAL_RCC_ClockConfig+0x1c0>)
 80045aa:	681b      	ldr	r3, [r3, #0]
 80045ac:	f003 0307 	and.w	r3, r3, #7
 80045b0:	683a      	ldr	r2, [r7, #0]
 80045b2:	429a      	cmp	r2, r3
 80045b4:	d210      	bcs.n	80045d8 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80045b6:	4b24      	ldr	r3, [pc, #144]	; (8004648 <HAL_RCC_ClockConfig+0x1c0>)
 80045b8:	681b      	ldr	r3, [r3, #0]
 80045ba:	f023 0207 	bic.w	r2, r3, #7
 80045be:	4922      	ldr	r1, [pc, #136]	; (8004648 <HAL_RCC_ClockConfig+0x1c0>)
 80045c0:	683b      	ldr	r3, [r7, #0]
 80045c2:	4313      	orrs	r3, r2
 80045c4:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80045c6:	4b20      	ldr	r3, [pc, #128]	; (8004648 <HAL_RCC_ClockConfig+0x1c0>)
 80045c8:	681b      	ldr	r3, [r3, #0]
 80045ca:	f003 0307 	and.w	r3, r3, #7
 80045ce:	683a      	ldr	r2, [r7, #0]
 80045d0:	429a      	cmp	r2, r3
 80045d2:	d001      	beq.n	80045d8 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 80045d4:	2301      	movs	r3, #1
 80045d6:	e032      	b.n	800463e <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80045d8:	687b      	ldr	r3, [r7, #4]
 80045da:	681b      	ldr	r3, [r3, #0]
 80045dc:	f003 0304 	and.w	r3, r3, #4
 80045e0:	2b00      	cmp	r3, #0
 80045e2:	d008      	beq.n	80045f6 <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80045e4:	4b19      	ldr	r3, [pc, #100]	; (800464c <HAL_RCC_ClockConfig+0x1c4>)
 80045e6:	685b      	ldr	r3, [r3, #4]
 80045e8:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 80045ec:	687b      	ldr	r3, [r7, #4]
 80045ee:	68db      	ldr	r3, [r3, #12]
 80045f0:	4916      	ldr	r1, [pc, #88]	; (800464c <HAL_RCC_ClockConfig+0x1c4>)
 80045f2:	4313      	orrs	r3, r2
 80045f4:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80045f6:	687b      	ldr	r3, [r7, #4]
 80045f8:	681b      	ldr	r3, [r3, #0]
 80045fa:	f003 0308 	and.w	r3, r3, #8
 80045fe:	2b00      	cmp	r3, #0
 8004600:	d009      	beq.n	8004616 <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8004602:	4b12      	ldr	r3, [pc, #72]	; (800464c <HAL_RCC_ClockConfig+0x1c4>)
 8004604:	685b      	ldr	r3, [r3, #4]
 8004606:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 800460a:	687b      	ldr	r3, [r7, #4]
 800460c:	691b      	ldr	r3, [r3, #16]
 800460e:	00db      	lsls	r3, r3, #3
 8004610:	490e      	ldr	r1, [pc, #56]	; (800464c <HAL_RCC_ClockConfig+0x1c4>)
 8004612:	4313      	orrs	r3, r2
 8004614:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8004616:	f000 f821 	bl	800465c <HAL_RCC_GetSysClockFreq>
 800461a:	4602      	mov	r2, r0
 800461c:	4b0b      	ldr	r3, [pc, #44]	; (800464c <HAL_RCC_ClockConfig+0x1c4>)
 800461e:	685b      	ldr	r3, [r3, #4]
 8004620:	091b      	lsrs	r3, r3, #4
 8004622:	f003 030f 	and.w	r3, r3, #15
 8004626:	490a      	ldr	r1, [pc, #40]	; (8004650 <HAL_RCC_ClockConfig+0x1c8>)
 8004628:	5ccb      	ldrb	r3, [r1, r3]
 800462a:	fa22 f303 	lsr.w	r3, r2, r3
 800462e:	4a09      	ldr	r2, [pc, #36]	; (8004654 <HAL_RCC_ClockConfig+0x1cc>)
 8004630:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8004632:	4b09      	ldr	r3, [pc, #36]	; (8004658 <HAL_RCC_ClockConfig+0x1d0>)
 8004634:	681b      	ldr	r3, [r3, #0]
 8004636:	4618      	mov	r0, r3
 8004638:	f7fd fc1c 	bl	8001e74 <HAL_InitTick>

  return HAL_OK;
 800463c:	2300      	movs	r3, #0
}
 800463e:	4618      	mov	r0, r3
 8004640:	3710      	adds	r7, #16
 8004642:	46bd      	mov	sp, r7
 8004644:	bd80      	pop	{r7, pc}
 8004646:	bf00      	nop
 8004648:	40022000 	.word	0x40022000
 800464c:	40021000 	.word	0x40021000
 8004650:	0800c568 	.word	0x0800c568
 8004654:	20000014 	.word	0x20000014
 8004658:	20000018 	.word	0x20000018

0800465c <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800465c:	b480      	push	{r7}
 800465e:	b087      	sub	sp, #28
 8004660:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8004662:	2300      	movs	r3, #0
 8004664:	60fb      	str	r3, [r7, #12]
 8004666:	2300      	movs	r3, #0
 8004668:	60bb      	str	r3, [r7, #8]
 800466a:	2300      	movs	r3, #0
 800466c:	617b      	str	r3, [r7, #20]
 800466e:	2300      	movs	r3, #0
 8004670:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 8004672:	2300      	movs	r3, #0
 8004674:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8004676:	4b1e      	ldr	r3, [pc, #120]	; (80046f0 <HAL_RCC_GetSysClockFreq+0x94>)
 8004678:	685b      	ldr	r3, [r3, #4]
 800467a:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 800467c:	68fb      	ldr	r3, [r7, #12]
 800467e:	f003 030c 	and.w	r3, r3, #12
 8004682:	2b04      	cmp	r3, #4
 8004684:	d002      	beq.n	800468c <HAL_RCC_GetSysClockFreq+0x30>
 8004686:	2b08      	cmp	r3, #8
 8004688:	d003      	beq.n	8004692 <HAL_RCC_GetSysClockFreq+0x36>
 800468a:	e027      	b.n	80046dc <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 800468c:	4b19      	ldr	r3, [pc, #100]	; (80046f4 <HAL_RCC_GetSysClockFreq+0x98>)
 800468e:	613b      	str	r3, [r7, #16]
      break;
 8004690:	e027      	b.n	80046e2 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8004692:	68fb      	ldr	r3, [r7, #12]
 8004694:	0c9b      	lsrs	r3, r3, #18
 8004696:	f003 030f 	and.w	r3, r3, #15
 800469a:	4a17      	ldr	r2, [pc, #92]	; (80046f8 <HAL_RCC_GetSysClockFreq+0x9c>)
 800469c:	5cd3      	ldrb	r3, [r2, r3]
 800469e:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 80046a0:	68fb      	ldr	r3, [r7, #12]
 80046a2:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80046a6:	2b00      	cmp	r3, #0
 80046a8:	d010      	beq.n	80046cc <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 80046aa:	4b11      	ldr	r3, [pc, #68]	; (80046f0 <HAL_RCC_GetSysClockFreq+0x94>)
 80046ac:	685b      	ldr	r3, [r3, #4]
 80046ae:	0c5b      	lsrs	r3, r3, #17
 80046b0:	f003 0301 	and.w	r3, r3, #1
 80046b4:	4a11      	ldr	r2, [pc, #68]	; (80046fc <HAL_RCC_GetSysClockFreq+0xa0>)
 80046b6:	5cd3      	ldrb	r3, [r2, r3]
 80046b8:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 80046ba:	687b      	ldr	r3, [r7, #4]
 80046bc:	4a0d      	ldr	r2, [pc, #52]	; (80046f4 <HAL_RCC_GetSysClockFreq+0x98>)
 80046be:	fb03 f202 	mul.w	r2, r3, r2
 80046c2:	68bb      	ldr	r3, [r7, #8]
 80046c4:	fbb2 f3f3 	udiv	r3, r2, r3
 80046c8:	617b      	str	r3, [r7, #20]
 80046ca:	e004      	b.n	80046d6 <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 80046cc:	687b      	ldr	r3, [r7, #4]
 80046ce:	4a0c      	ldr	r2, [pc, #48]	; (8004700 <HAL_RCC_GetSysClockFreq+0xa4>)
 80046d0:	fb02 f303 	mul.w	r3, r2, r3
 80046d4:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 80046d6:	697b      	ldr	r3, [r7, #20]
 80046d8:	613b      	str	r3, [r7, #16]
      break;
 80046da:	e002      	b.n	80046e2 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 80046dc:	4b05      	ldr	r3, [pc, #20]	; (80046f4 <HAL_RCC_GetSysClockFreq+0x98>)
 80046de:	613b      	str	r3, [r7, #16]
      break;
 80046e0:	bf00      	nop
    }
  }
  return sysclockfreq;
 80046e2:	693b      	ldr	r3, [r7, #16]
}
 80046e4:	4618      	mov	r0, r3
 80046e6:	371c      	adds	r7, #28
 80046e8:	46bd      	mov	sp, r7
 80046ea:	bc80      	pop	{r7}
 80046ec:	4770      	bx	lr
 80046ee:	bf00      	nop
 80046f0:	40021000 	.word	0x40021000
 80046f4:	007a1200 	.word	0x007a1200
 80046f8:	0800c578 	.word	0x0800c578
 80046fc:	0800c588 	.word	0x0800c588
 8004700:	003d0900 	.word	0x003d0900

08004704 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8004704:	b480      	push	{r7}
 8004706:	b085      	sub	sp, #20
 8004708:	af00      	add	r7, sp, #0
 800470a:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 800470c:	4b0a      	ldr	r3, [pc, #40]	; (8004738 <RCC_Delay+0x34>)
 800470e:	681b      	ldr	r3, [r3, #0]
 8004710:	4a0a      	ldr	r2, [pc, #40]	; (800473c <RCC_Delay+0x38>)
 8004712:	fba2 2303 	umull	r2, r3, r2, r3
 8004716:	0a5b      	lsrs	r3, r3, #9
 8004718:	687a      	ldr	r2, [r7, #4]
 800471a:	fb02 f303 	mul.w	r3, r2, r3
 800471e:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8004720:	bf00      	nop
  }
  while (Delay --);
 8004722:	68fb      	ldr	r3, [r7, #12]
 8004724:	1e5a      	subs	r2, r3, #1
 8004726:	60fa      	str	r2, [r7, #12]
 8004728:	2b00      	cmp	r3, #0
 800472a:	d1f9      	bne.n	8004720 <RCC_Delay+0x1c>
}
 800472c:	bf00      	nop
 800472e:	bf00      	nop
 8004730:	3714      	adds	r7, #20
 8004732:	46bd      	mov	sp, r7
 8004734:	bc80      	pop	{r7}
 8004736:	4770      	bx	lr
 8004738:	20000014 	.word	0x20000014
 800473c:	10624dd3 	.word	0x10624dd3

08004740 <HAL_RCCEx_PeriphCLKConfig>:
  *         manually disable it.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8004740:	b580      	push	{r7, lr}
 8004742:	b086      	sub	sp, #24
 8004744:	af00      	add	r7, sp, #0
 8004746:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U, temp_reg = 0U;
 8004748:	2300      	movs	r3, #0
 800474a:	613b      	str	r3, [r7, #16]
 800474c:	2300      	movs	r3, #0
 800474e:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------------- RTC/LCD Configuration ------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 8004750:	687b      	ldr	r3, [r7, #4]
 8004752:	681b      	ldr	r3, [r3, #0]
 8004754:	f003 0301 	and.w	r3, r3, #1
 8004758:	2b00      	cmp	r3, #0
 800475a:	d07d      	beq.n	8004858 <HAL_RCCEx_PeriphCLKConfig+0x118>
  {
    FlagStatus pwrclkchanged = RESET;
 800475c:	2300      	movs	r3, #0
 800475e:	75fb      	strb	r3, [r7, #23]
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* As soon as function is called to change RTC clock source, activation of the
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8004760:	4b4f      	ldr	r3, [pc, #316]	; (80048a0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004762:	69db      	ldr	r3, [r3, #28]
 8004764:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004768:	2b00      	cmp	r3, #0
 800476a:	d10d      	bne.n	8004788 <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800476c:	4b4c      	ldr	r3, [pc, #304]	; (80048a0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800476e:	69db      	ldr	r3, [r3, #28]
 8004770:	4a4b      	ldr	r2, [pc, #300]	; (80048a0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004772:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004776:	61d3      	str	r3, [r2, #28]
 8004778:	4b49      	ldr	r3, [pc, #292]	; (80048a0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800477a:	69db      	ldr	r3, [r3, #28]
 800477c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004780:	60bb      	str	r3, [r7, #8]
 8004782:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8004784:	2301      	movs	r3, #1
 8004786:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004788:	4b46      	ldr	r3, [pc, #280]	; (80048a4 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 800478a:	681b      	ldr	r3, [r3, #0]
 800478c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004790:	2b00      	cmp	r3, #0
 8004792:	d118      	bne.n	80047c6 <HAL_RCCEx_PeriphCLKConfig+0x86>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8004794:	4b43      	ldr	r3, [pc, #268]	; (80048a4 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8004796:	681b      	ldr	r3, [r3, #0]
 8004798:	4a42      	ldr	r2, [pc, #264]	; (80048a4 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 800479a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800479e:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80047a0:	f7fd fbaa 	bl	8001ef8 <HAL_GetTick>
 80047a4:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80047a6:	e008      	b.n	80047ba <HAL_RCCEx_PeriphCLKConfig+0x7a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80047a8:	f7fd fba6 	bl	8001ef8 <HAL_GetTick>
 80047ac:	4602      	mov	r2, r0
 80047ae:	693b      	ldr	r3, [r7, #16]
 80047b0:	1ad3      	subs	r3, r2, r3
 80047b2:	2b64      	cmp	r3, #100	; 0x64
 80047b4:	d901      	bls.n	80047ba <HAL_RCCEx_PeriphCLKConfig+0x7a>
        {
          return HAL_TIMEOUT;
 80047b6:	2303      	movs	r3, #3
 80047b8:	e06d      	b.n	8004896 <HAL_RCCEx_PeriphCLKConfig+0x156>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80047ba:	4b3a      	ldr	r3, [pc, #232]	; (80048a4 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 80047bc:	681b      	ldr	r3, [r3, #0]
 80047be:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80047c2:	2b00      	cmp	r3, #0
 80047c4:	d0f0      	beq.n	80047a8 <HAL_RCCEx_PeriphCLKConfig+0x68>
        }
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 80047c6:	4b36      	ldr	r3, [pc, #216]	; (80048a0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80047c8:	6a1b      	ldr	r3, [r3, #32]
 80047ca:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80047ce:	60fb      	str	r3, [r7, #12]
    if ((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 80047d0:	68fb      	ldr	r3, [r7, #12]
 80047d2:	2b00      	cmp	r3, #0
 80047d4:	d02e      	beq.n	8004834 <HAL_RCCEx_PeriphCLKConfig+0xf4>
 80047d6:	687b      	ldr	r3, [r7, #4]
 80047d8:	685b      	ldr	r3, [r3, #4]
 80047da:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80047de:	68fa      	ldr	r2, [r7, #12]
 80047e0:	429a      	cmp	r2, r3
 80047e2:	d027      	beq.n	8004834 <HAL_RCCEx_PeriphCLKConfig+0xf4>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 80047e4:	4b2e      	ldr	r3, [pc, #184]	; (80048a0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80047e6:	6a1b      	ldr	r3, [r3, #32]
 80047e8:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80047ec:	60fb      	str	r3, [r7, #12]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 80047ee:	4b2e      	ldr	r3, [pc, #184]	; (80048a8 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 80047f0:	2201      	movs	r2, #1
 80047f2:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 80047f4:	4b2c      	ldr	r3, [pc, #176]	; (80048a8 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 80047f6:	2200      	movs	r2, #0
 80047f8:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 80047fa:	4a29      	ldr	r2, [pc, #164]	; (80048a0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80047fc:	68fb      	ldr	r3, [r7, #12]
 80047fe:	6213      	str	r3, [r2, #32]

      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 8004800:	68fb      	ldr	r3, [r7, #12]
 8004802:	f003 0301 	and.w	r3, r3, #1
 8004806:	2b00      	cmp	r3, #0
 8004808:	d014      	beq.n	8004834 <HAL_RCCEx_PeriphCLKConfig+0xf4>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800480a:	f7fd fb75 	bl	8001ef8 <HAL_GetTick>
 800480e:	6138      	str	r0, [r7, #16]

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004810:	e00a      	b.n	8004828 <HAL_RCCEx_PeriphCLKConfig+0xe8>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004812:	f7fd fb71 	bl	8001ef8 <HAL_GetTick>
 8004816:	4602      	mov	r2, r0
 8004818:	693b      	ldr	r3, [r7, #16]
 800481a:	1ad3      	subs	r3, r2, r3
 800481c:	f241 3288 	movw	r2, #5000	; 0x1388
 8004820:	4293      	cmp	r3, r2
 8004822:	d901      	bls.n	8004828 <HAL_RCCEx_PeriphCLKConfig+0xe8>
          {
            return HAL_TIMEOUT;
 8004824:	2303      	movs	r3, #3
 8004826:	e036      	b.n	8004896 <HAL_RCCEx_PeriphCLKConfig+0x156>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004828:	4b1d      	ldr	r3, [pc, #116]	; (80048a0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800482a:	6a1b      	ldr	r3, [r3, #32]
 800482c:	f003 0302 	and.w	r3, r3, #2
 8004830:	2b00      	cmp	r3, #0
 8004832:	d0ee      	beq.n	8004812 <HAL_RCCEx_PeriphCLKConfig+0xd2>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8004834:	4b1a      	ldr	r3, [pc, #104]	; (80048a0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004836:	6a1b      	ldr	r3, [r3, #32]
 8004838:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 800483c:	687b      	ldr	r3, [r7, #4]
 800483e:	685b      	ldr	r3, [r3, #4]
 8004840:	4917      	ldr	r1, [pc, #92]	; (80048a0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004842:	4313      	orrs	r3, r2
 8004844:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8004846:	7dfb      	ldrb	r3, [r7, #23]
 8004848:	2b01      	cmp	r3, #1
 800484a:	d105      	bne.n	8004858 <HAL_RCCEx_PeriphCLKConfig+0x118>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800484c:	4b14      	ldr	r3, [pc, #80]	; (80048a0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800484e:	69db      	ldr	r3, [r3, #28]
 8004850:	4a13      	ldr	r2, [pc, #76]	; (80048a0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004852:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8004856:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------ ADC clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8004858:	687b      	ldr	r3, [r7, #4]
 800485a:	681b      	ldr	r3, [r3, #0]
 800485c:	f003 0302 	and.w	r3, r3, #2
 8004860:	2b00      	cmp	r3, #0
 8004862:	d008      	beq.n	8004876 <HAL_RCCEx_PeriphCLKConfig+0x136>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCPLLCLK_DIV(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8004864:	4b0e      	ldr	r3, [pc, #56]	; (80048a0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004866:	685b      	ldr	r3, [r3, #4]
 8004868:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 800486c:	687b      	ldr	r3, [r7, #4]
 800486e:	689b      	ldr	r3, [r3, #8]
 8004870:	490b      	ldr	r1, [pc, #44]	; (80048a0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004872:	4313      	orrs	r3, r2
 8004874:	604b      	str	r3, [r1, #4]

#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6)\
 || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)\
 || defined(STM32F105xC) || defined(STM32F107xC)
  /*------------------------------ USB clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8004876:	687b      	ldr	r3, [r7, #4]
 8004878:	681b      	ldr	r3, [r3, #0]
 800487a:	f003 0310 	and.w	r3, r3, #16
 800487e:	2b00      	cmp	r3, #0
 8004880:	d008      	beq.n	8004894 <HAL_RCCEx_PeriphCLKConfig+0x154>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBPLLCLK_DIV(PeriphClkInit->UsbClockSelection));

    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8004882:	4b07      	ldr	r3, [pc, #28]	; (80048a0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004884:	685b      	ldr	r3, [r3, #4]
 8004886:	f423 0280 	bic.w	r2, r3, #4194304	; 0x400000
 800488a:	687b      	ldr	r3, [r7, #4]
 800488c:	68db      	ldr	r3, [r3, #12]
 800488e:	4904      	ldr	r1, [pc, #16]	; (80048a0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004890:	4313      	orrs	r3, r2
 8004892:	604b      	str	r3, [r1, #4]
  }
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG || STM32F105xC || STM32F107xC */

  return HAL_OK;
 8004894:	2300      	movs	r3, #0
}
 8004896:	4618      	mov	r0, r3
 8004898:	3718      	adds	r7, #24
 800489a:	46bd      	mov	sp, r7
 800489c:	bd80      	pop	{r7, pc}
 800489e:	bf00      	nop
 80048a0:	40021000 	.word	0x40021000
 80048a4:	40007000 	.word	0x40007000
 80048a8:	42420440 	.word	0x42420440

080048ac <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80048ac:	b580      	push	{r7, lr}
 80048ae:	b082      	sub	sp, #8
 80048b0:	af00      	add	r7, sp, #0
 80048b2:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80048b4:	687b      	ldr	r3, [r7, #4]
 80048b6:	2b00      	cmp	r3, #0
 80048b8:	d101      	bne.n	80048be <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80048ba:	2301      	movs	r3, #1
 80048bc:	e041      	b.n	8004942 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80048be:	687b      	ldr	r3, [r7, #4]
 80048c0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80048c4:	b2db      	uxtb	r3, r3
 80048c6:	2b00      	cmp	r3, #0
 80048c8:	d106      	bne.n	80048d8 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80048ca:	687b      	ldr	r3, [r7, #4]
 80048cc:	2200      	movs	r2, #0
 80048ce:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80048d2:	6878      	ldr	r0, [r7, #4]
 80048d4:	f7fd f8d0 	bl	8001a78 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80048d8:	687b      	ldr	r3, [r7, #4]
 80048da:	2202      	movs	r2, #2
 80048dc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80048e0:	687b      	ldr	r3, [r7, #4]
 80048e2:	681a      	ldr	r2, [r3, #0]
 80048e4:	687b      	ldr	r3, [r7, #4]
 80048e6:	3304      	adds	r3, #4
 80048e8:	4619      	mov	r1, r3
 80048ea:	4610      	mov	r0, r2
 80048ec:	f000 fb22 	bl	8004f34 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80048f0:	687b      	ldr	r3, [r7, #4]
 80048f2:	2201      	movs	r2, #1
 80048f4:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80048f8:	687b      	ldr	r3, [r7, #4]
 80048fa:	2201      	movs	r2, #1
 80048fc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8004900:	687b      	ldr	r3, [r7, #4]
 8004902:	2201      	movs	r2, #1
 8004904:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8004908:	687b      	ldr	r3, [r7, #4]
 800490a:	2201      	movs	r2, #1
 800490c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8004910:	687b      	ldr	r3, [r7, #4]
 8004912:	2201      	movs	r2, #1
 8004914:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004918:	687b      	ldr	r3, [r7, #4]
 800491a:	2201      	movs	r2, #1
 800491c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8004920:	687b      	ldr	r3, [r7, #4]
 8004922:	2201      	movs	r2, #1
 8004924:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8004928:	687b      	ldr	r3, [r7, #4]
 800492a:	2201      	movs	r2, #1
 800492c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8004930:	687b      	ldr	r3, [r7, #4]
 8004932:	2201      	movs	r2, #1
 8004934:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004938:	687b      	ldr	r3, [r7, #4]
 800493a:	2201      	movs	r2, #1
 800493c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8004940:	2300      	movs	r3, #0
}
 8004942:	4618      	mov	r0, r3
 8004944:	3708      	adds	r7, #8
 8004946:	46bd      	mov	sp, r7
 8004948:	bd80      	pop	{r7, pc}
	...

0800494c <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 800494c:	b480      	push	{r7}
 800494e:	b085      	sub	sp, #20
 8004950:	af00      	add	r7, sp, #0
 8004952:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8004954:	687b      	ldr	r3, [r7, #4]
 8004956:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800495a:	b2db      	uxtb	r3, r3
 800495c:	2b01      	cmp	r3, #1
 800495e:	d001      	beq.n	8004964 <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 8004960:	2301      	movs	r3, #1
 8004962:	e032      	b.n	80049ca <HAL_TIM_Base_Start+0x7e>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004964:	687b      	ldr	r3, [r7, #4]
 8004966:	2202      	movs	r2, #2
 8004968:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800496c:	687b      	ldr	r3, [r7, #4]
 800496e:	681b      	ldr	r3, [r3, #0]
 8004970:	4a18      	ldr	r2, [pc, #96]	; (80049d4 <HAL_TIM_Base_Start+0x88>)
 8004972:	4293      	cmp	r3, r2
 8004974:	d00e      	beq.n	8004994 <HAL_TIM_Base_Start+0x48>
 8004976:	687b      	ldr	r3, [r7, #4]
 8004978:	681b      	ldr	r3, [r3, #0]
 800497a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800497e:	d009      	beq.n	8004994 <HAL_TIM_Base_Start+0x48>
 8004980:	687b      	ldr	r3, [r7, #4]
 8004982:	681b      	ldr	r3, [r3, #0]
 8004984:	4a14      	ldr	r2, [pc, #80]	; (80049d8 <HAL_TIM_Base_Start+0x8c>)
 8004986:	4293      	cmp	r3, r2
 8004988:	d004      	beq.n	8004994 <HAL_TIM_Base_Start+0x48>
 800498a:	687b      	ldr	r3, [r7, #4]
 800498c:	681b      	ldr	r3, [r3, #0]
 800498e:	4a13      	ldr	r2, [pc, #76]	; (80049dc <HAL_TIM_Base_Start+0x90>)
 8004990:	4293      	cmp	r3, r2
 8004992:	d111      	bne.n	80049b8 <HAL_TIM_Base_Start+0x6c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004994:	687b      	ldr	r3, [r7, #4]
 8004996:	681b      	ldr	r3, [r3, #0]
 8004998:	689b      	ldr	r3, [r3, #8]
 800499a:	f003 0307 	and.w	r3, r3, #7
 800499e:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80049a0:	68fb      	ldr	r3, [r7, #12]
 80049a2:	2b06      	cmp	r3, #6
 80049a4:	d010      	beq.n	80049c8 <HAL_TIM_Base_Start+0x7c>
    {
      __HAL_TIM_ENABLE(htim);
 80049a6:	687b      	ldr	r3, [r7, #4]
 80049a8:	681b      	ldr	r3, [r3, #0]
 80049aa:	681a      	ldr	r2, [r3, #0]
 80049ac:	687b      	ldr	r3, [r7, #4]
 80049ae:	681b      	ldr	r3, [r3, #0]
 80049b0:	f042 0201 	orr.w	r2, r2, #1
 80049b4:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80049b6:	e007      	b.n	80049c8 <HAL_TIM_Base_Start+0x7c>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80049b8:	687b      	ldr	r3, [r7, #4]
 80049ba:	681b      	ldr	r3, [r3, #0]
 80049bc:	681a      	ldr	r2, [r3, #0]
 80049be:	687b      	ldr	r3, [r7, #4]
 80049c0:	681b      	ldr	r3, [r3, #0]
 80049c2:	f042 0201 	orr.w	r2, r2, #1
 80049c6:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80049c8:	2300      	movs	r3, #0
}
 80049ca:	4618      	mov	r0, r3
 80049cc:	3714      	adds	r7, #20
 80049ce:	46bd      	mov	sp, r7
 80049d0:	bc80      	pop	{r7}
 80049d2:	4770      	bx	lr
 80049d4:	40012c00 	.word	0x40012c00
 80049d8:	40000400 	.word	0x40000400
 80049dc:	40000800 	.word	0x40000800

080049e0 <HAL_TIM_Base_Stop>:
  * @brief  Stops the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Stop(TIM_HandleTypeDef *htim)
{
 80049e0:	b480      	push	{r7}
 80049e2:	b083      	sub	sp, #12
 80049e4:	af00      	add	r7, sp, #0
 80049e6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 80049e8:	687b      	ldr	r3, [r7, #4]
 80049ea:	681b      	ldr	r3, [r3, #0]
 80049ec:	6a1a      	ldr	r2, [r3, #32]
 80049ee:	f241 1311 	movw	r3, #4369	; 0x1111
 80049f2:	4013      	ands	r3, r2
 80049f4:	2b00      	cmp	r3, #0
 80049f6:	d10f      	bne.n	8004a18 <HAL_TIM_Base_Stop+0x38>
 80049f8:	687b      	ldr	r3, [r7, #4]
 80049fa:	681b      	ldr	r3, [r3, #0]
 80049fc:	6a1a      	ldr	r2, [r3, #32]
 80049fe:	f240 4344 	movw	r3, #1092	; 0x444
 8004a02:	4013      	ands	r3, r2
 8004a04:	2b00      	cmp	r3, #0
 8004a06:	d107      	bne.n	8004a18 <HAL_TIM_Base_Stop+0x38>
 8004a08:	687b      	ldr	r3, [r7, #4]
 8004a0a:	681b      	ldr	r3, [r3, #0]
 8004a0c:	681a      	ldr	r2, [r3, #0]
 8004a0e:	687b      	ldr	r3, [r7, #4]
 8004a10:	681b      	ldr	r3, [r3, #0]
 8004a12:	f022 0201 	bic.w	r2, r2, #1
 8004a16:	601a      	str	r2, [r3, #0]

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_READY;
 8004a18:	687b      	ldr	r3, [r7, #4]
 8004a1a:	2201      	movs	r2, #1
 8004a1c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Return function status */
  return HAL_OK;
 8004a20:	2300      	movs	r3, #0
}
 8004a22:	4618      	mov	r0, r3
 8004a24:	370c      	adds	r7, #12
 8004a26:	46bd      	mov	sp, r7
 8004a28:	bc80      	pop	{r7}
 8004a2a:	4770      	bx	lr

08004a2c <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8004a2c:	b580      	push	{r7, lr}
 8004a2e:	b082      	sub	sp, #8
 8004a30:	af00      	add	r7, sp, #0
 8004a32:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004a34:	687b      	ldr	r3, [r7, #4]
 8004a36:	2b00      	cmp	r3, #0
 8004a38:	d101      	bne.n	8004a3e <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8004a3a:	2301      	movs	r3, #1
 8004a3c:	e041      	b.n	8004ac2 <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004a3e:	687b      	ldr	r3, [r7, #4]
 8004a40:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004a44:	b2db      	uxtb	r3, r3
 8004a46:	2b00      	cmp	r3, #0
 8004a48:	d106      	bne.n	8004a58 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004a4a:	687b      	ldr	r3, [r7, #4]
 8004a4c:	2200      	movs	r2, #0
 8004a4e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8004a52:	6878      	ldr	r0, [r7, #4]
 8004a54:	f000 f839 	bl	8004aca <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004a58:	687b      	ldr	r3, [r7, #4]
 8004a5a:	2202      	movs	r2, #2
 8004a5c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004a60:	687b      	ldr	r3, [r7, #4]
 8004a62:	681a      	ldr	r2, [r3, #0]
 8004a64:	687b      	ldr	r3, [r7, #4]
 8004a66:	3304      	adds	r3, #4
 8004a68:	4619      	mov	r1, r3
 8004a6a:	4610      	mov	r0, r2
 8004a6c:	f000 fa62 	bl	8004f34 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004a70:	687b      	ldr	r3, [r7, #4]
 8004a72:	2201      	movs	r2, #1
 8004a74:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004a78:	687b      	ldr	r3, [r7, #4]
 8004a7a:	2201      	movs	r2, #1
 8004a7c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8004a80:	687b      	ldr	r3, [r7, #4]
 8004a82:	2201      	movs	r2, #1
 8004a84:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8004a88:	687b      	ldr	r3, [r7, #4]
 8004a8a:	2201      	movs	r2, #1
 8004a8c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8004a90:	687b      	ldr	r3, [r7, #4]
 8004a92:	2201      	movs	r2, #1
 8004a94:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004a98:	687b      	ldr	r3, [r7, #4]
 8004a9a:	2201      	movs	r2, #1
 8004a9c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8004aa0:	687b      	ldr	r3, [r7, #4]
 8004aa2:	2201      	movs	r2, #1
 8004aa4:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8004aa8:	687b      	ldr	r3, [r7, #4]
 8004aaa:	2201      	movs	r2, #1
 8004aac:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8004ab0:	687b      	ldr	r3, [r7, #4]
 8004ab2:	2201      	movs	r2, #1
 8004ab4:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004ab8:	687b      	ldr	r3, [r7, #4]
 8004aba:	2201      	movs	r2, #1
 8004abc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8004ac0:	2300      	movs	r3, #0
}
 8004ac2:	4618      	mov	r0, r3
 8004ac4:	3708      	adds	r7, #8
 8004ac6:	46bd      	mov	sp, r7
 8004ac8:	bd80      	pop	{r7, pc}

08004aca <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8004aca:	b480      	push	{r7}
 8004acc:	b083      	sub	sp, #12
 8004ace:	af00      	add	r7, sp, #0
 8004ad0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8004ad2:	bf00      	nop
 8004ad4:	370c      	adds	r7, #12
 8004ad6:	46bd      	mov	sp, r7
 8004ad8:	bc80      	pop	{r7}
 8004ada:	4770      	bx	lr

08004adc <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8004adc:	b580      	push	{r7, lr}
 8004ade:	b084      	sub	sp, #16
 8004ae0:	af00      	add	r7, sp, #0
 8004ae2:	6078      	str	r0, [r7, #4]
 8004ae4:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8004ae6:	683b      	ldr	r3, [r7, #0]
 8004ae8:	2b00      	cmp	r3, #0
 8004aea:	d109      	bne.n	8004b00 <HAL_TIM_PWM_Start+0x24>
 8004aec:	687b      	ldr	r3, [r7, #4]
 8004aee:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8004af2:	b2db      	uxtb	r3, r3
 8004af4:	2b01      	cmp	r3, #1
 8004af6:	bf14      	ite	ne
 8004af8:	2301      	movne	r3, #1
 8004afa:	2300      	moveq	r3, #0
 8004afc:	b2db      	uxtb	r3, r3
 8004afe:	e022      	b.n	8004b46 <HAL_TIM_PWM_Start+0x6a>
 8004b00:	683b      	ldr	r3, [r7, #0]
 8004b02:	2b04      	cmp	r3, #4
 8004b04:	d109      	bne.n	8004b1a <HAL_TIM_PWM_Start+0x3e>
 8004b06:	687b      	ldr	r3, [r7, #4]
 8004b08:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8004b0c:	b2db      	uxtb	r3, r3
 8004b0e:	2b01      	cmp	r3, #1
 8004b10:	bf14      	ite	ne
 8004b12:	2301      	movne	r3, #1
 8004b14:	2300      	moveq	r3, #0
 8004b16:	b2db      	uxtb	r3, r3
 8004b18:	e015      	b.n	8004b46 <HAL_TIM_PWM_Start+0x6a>
 8004b1a:	683b      	ldr	r3, [r7, #0]
 8004b1c:	2b08      	cmp	r3, #8
 8004b1e:	d109      	bne.n	8004b34 <HAL_TIM_PWM_Start+0x58>
 8004b20:	687b      	ldr	r3, [r7, #4]
 8004b22:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8004b26:	b2db      	uxtb	r3, r3
 8004b28:	2b01      	cmp	r3, #1
 8004b2a:	bf14      	ite	ne
 8004b2c:	2301      	movne	r3, #1
 8004b2e:	2300      	moveq	r3, #0
 8004b30:	b2db      	uxtb	r3, r3
 8004b32:	e008      	b.n	8004b46 <HAL_TIM_PWM_Start+0x6a>
 8004b34:	687b      	ldr	r3, [r7, #4]
 8004b36:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8004b3a:	b2db      	uxtb	r3, r3
 8004b3c:	2b01      	cmp	r3, #1
 8004b3e:	bf14      	ite	ne
 8004b40:	2301      	movne	r3, #1
 8004b42:	2300      	moveq	r3, #0
 8004b44:	b2db      	uxtb	r3, r3
 8004b46:	2b00      	cmp	r3, #0
 8004b48:	d001      	beq.n	8004b4e <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 8004b4a:	2301      	movs	r3, #1
 8004b4c:	e05e      	b.n	8004c0c <HAL_TIM_PWM_Start+0x130>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8004b4e:	683b      	ldr	r3, [r7, #0]
 8004b50:	2b00      	cmp	r3, #0
 8004b52:	d104      	bne.n	8004b5e <HAL_TIM_PWM_Start+0x82>
 8004b54:	687b      	ldr	r3, [r7, #4]
 8004b56:	2202      	movs	r2, #2
 8004b58:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8004b5c:	e013      	b.n	8004b86 <HAL_TIM_PWM_Start+0xaa>
 8004b5e:	683b      	ldr	r3, [r7, #0]
 8004b60:	2b04      	cmp	r3, #4
 8004b62:	d104      	bne.n	8004b6e <HAL_TIM_PWM_Start+0x92>
 8004b64:	687b      	ldr	r3, [r7, #4]
 8004b66:	2202      	movs	r2, #2
 8004b68:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8004b6c:	e00b      	b.n	8004b86 <HAL_TIM_PWM_Start+0xaa>
 8004b6e:	683b      	ldr	r3, [r7, #0]
 8004b70:	2b08      	cmp	r3, #8
 8004b72:	d104      	bne.n	8004b7e <HAL_TIM_PWM_Start+0xa2>
 8004b74:	687b      	ldr	r3, [r7, #4]
 8004b76:	2202      	movs	r2, #2
 8004b78:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8004b7c:	e003      	b.n	8004b86 <HAL_TIM_PWM_Start+0xaa>
 8004b7e:	687b      	ldr	r3, [r7, #4]
 8004b80:	2202      	movs	r2, #2
 8004b82:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8004b86:	687b      	ldr	r3, [r7, #4]
 8004b88:	681b      	ldr	r3, [r3, #0]
 8004b8a:	2201      	movs	r2, #1
 8004b8c:	6839      	ldr	r1, [r7, #0]
 8004b8e:	4618      	mov	r0, r3
 8004b90:	f000 fc50 	bl	8005434 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8004b94:	687b      	ldr	r3, [r7, #4]
 8004b96:	681b      	ldr	r3, [r3, #0]
 8004b98:	4a1e      	ldr	r2, [pc, #120]	; (8004c14 <HAL_TIM_PWM_Start+0x138>)
 8004b9a:	4293      	cmp	r3, r2
 8004b9c:	d107      	bne.n	8004bae <HAL_TIM_PWM_Start+0xd2>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8004b9e:	687b      	ldr	r3, [r7, #4]
 8004ba0:	681b      	ldr	r3, [r3, #0]
 8004ba2:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8004ba4:	687b      	ldr	r3, [r7, #4]
 8004ba6:	681b      	ldr	r3, [r3, #0]
 8004ba8:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8004bac:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004bae:	687b      	ldr	r3, [r7, #4]
 8004bb0:	681b      	ldr	r3, [r3, #0]
 8004bb2:	4a18      	ldr	r2, [pc, #96]	; (8004c14 <HAL_TIM_PWM_Start+0x138>)
 8004bb4:	4293      	cmp	r3, r2
 8004bb6:	d00e      	beq.n	8004bd6 <HAL_TIM_PWM_Start+0xfa>
 8004bb8:	687b      	ldr	r3, [r7, #4]
 8004bba:	681b      	ldr	r3, [r3, #0]
 8004bbc:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004bc0:	d009      	beq.n	8004bd6 <HAL_TIM_PWM_Start+0xfa>
 8004bc2:	687b      	ldr	r3, [r7, #4]
 8004bc4:	681b      	ldr	r3, [r3, #0]
 8004bc6:	4a14      	ldr	r2, [pc, #80]	; (8004c18 <HAL_TIM_PWM_Start+0x13c>)
 8004bc8:	4293      	cmp	r3, r2
 8004bca:	d004      	beq.n	8004bd6 <HAL_TIM_PWM_Start+0xfa>
 8004bcc:	687b      	ldr	r3, [r7, #4]
 8004bce:	681b      	ldr	r3, [r3, #0]
 8004bd0:	4a12      	ldr	r2, [pc, #72]	; (8004c1c <HAL_TIM_PWM_Start+0x140>)
 8004bd2:	4293      	cmp	r3, r2
 8004bd4:	d111      	bne.n	8004bfa <HAL_TIM_PWM_Start+0x11e>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004bd6:	687b      	ldr	r3, [r7, #4]
 8004bd8:	681b      	ldr	r3, [r3, #0]
 8004bda:	689b      	ldr	r3, [r3, #8]
 8004bdc:	f003 0307 	and.w	r3, r3, #7
 8004be0:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004be2:	68fb      	ldr	r3, [r7, #12]
 8004be4:	2b06      	cmp	r3, #6
 8004be6:	d010      	beq.n	8004c0a <HAL_TIM_PWM_Start+0x12e>
    {
      __HAL_TIM_ENABLE(htim);
 8004be8:	687b      	ldr	r3, [r7, #4]
 8004bea:	681b      	ldr	r3, [r3, #0]
 8004bec:	681a      	ldr	r2, [r3, #0]
 8004bee:	687b      	ldr	r3, [r7, #4]
 8004bf0:	681b      	ldr	r3, [r3, #0]
 8004bf2:	f042 0201 	orr.w	r2, r2, #1
 8004bf6:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004bf8:	e007      	b.n	8004c0a <HAL_TIM_PWM_Start+0x12e>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8004bfa:	687b      	ldr	r3, [r7, #4]
 8004bfc:	681b      	ldr	r3, [r3, #0]
 8004bfe:	681a      	ldr	r2, [r3, #0]
 8004c00:	687b      	ldr	r3, [r7, #4]
 8004c02:	681b      	ldr	r3, [r3, #0]
 8004c04:	f042 0201 	orr.w	r2, r2, #1
 8004c08:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8004c0a:	2300      	movs	r3, #0
}
 8004c0c:	4618      	mov	r0, r3
 8004c0e:	3710      	adds	r7, #16
 8004c10:	46bd      	mov	sp, r7
 8004c12:	bd80      	pop	{r7, pc}
 8004c14:	40012c00 	.word	0x40012c00
 8004c18:	40000400 	.word	0x40000400
 8004c1c:	40000800 	.word	0x40000800

08004c20 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8004c20:	b580      	push	{r7, lr}
 8004c22:	b086      	sub	sp, #24
 8004c24:	af00      	add	r7, sp, #0
 8004c26:	60f8      	str	r0, [r7, #12]
 8004c28:	60b9      	str	r1, [r7, #8]
 8004c2a:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004c2c:	2300      	movs	r3, #0
 8004c2e:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8004c30:	68fb      	ldr	r3, [r7, #12]
 8004c32:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004c36:	2b01      	cmp	r3, #1
 8004c38:	d101      	bne.n	8004c3e <HAL_TIM_PWM_ConfigChannel+0x1e>
 8004c3a:	2302      	movs	r3, #2
 8004c3c:	e0ae      	b.n	8004d9c <HAL_TIM_PWM_ConfigChannel+0x17c>
 8004c3e:	68fb      	ldr	r3, [r7, #12]
 8004c40:	2201      	movs	r2, #1
 8004c42:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  switch (Channel)
 8004c46:	687b      	ldr	r3, [r7, #4]
 8004c48:	2b0c      	cmp	r3, #12
 8004c4a:	f200 809f 	bhi.w	8004d8c <HAL_TIM_PWM_ConfigChannel+0x16c>
 8004c4e:	a201      	add	r2, pc, #4	; (adr r2, 8004c54 <HAL_TIM_PWM_ConfigChannel+0x34>)
 8004c50:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004c54:	08004c89 	.word	0x08004c89
 8004c58:	08004d8d 	.word	0x08004d8d
 8004c5c:	08004d8d 	.word	0x08004d8d
 8004c60:	08004d8d 	.word	0x08004d8d
 8004c64:	08004cc9 	.word	0x08004cc9
 8004c68:	08004d8d 	.word	0x08004d8d
 8004c6c:	08004d8d 	.word	0x08004d8d
 8004c70:	08004d8d 	.word	0x08004d8d
 8004c74:	08004d0b 	.word	0x08004d0b
 8004c78:	08004d8d 	.word	0x08004d8d
 8004c7c:	08004d8d 	.word	0x08004d8d
 8004c80:	08004d8d 	.word	0x08004d8d
 8004c84:	08004d4b 	.word	0x08004d4b
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8004c88:	68fb      	ldr	r3, [r7, #12]
 8004c8a:	681b      	ldr	r3, [r3, #0]
 8004c8c:	68b9      	ldr	r1, [r7, #8]
 8004c8e:	4618      	mov	r0, r3
 8004c90:	f000 f9b2 	bl	8004ff8 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8004c94:	68fb      	ldr	r3, [r7, #12]
 8004c96:	681b      	ldr	r3, [r3, #0]
 8004c98:	699a      	ldr	r2, [r3, #24]
 8004c9a:	68fb      	ldr	r3, [r7, #12]
 8004c9c:	681b      	ldr	r3, [r3, #0]
 8004c9e:	f042 0208 	orr.w	r2, r2, #8
 8004ca2:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8004ca4:	68fb      	ldr	r3, [r7, #12]
 8004ca6:	681b      	ldr	r3, [r3, #0]
 8004ca8:	699a      	ldr	r2, [r3, #24]
 8004caa:	68fb      	ldr	r3, [r7, #12]
 8004cac:	681b      	ldr	r3, [r3, #0]
 8004cae:	f022 0204 	bic.w	r2, r2, #4
 8004cb2:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8004cb4:	68fb      	ldr	r3, [r7, #12]
 8004cb6:	681b      	ldr	r3, [r3, #0]
 8004cb8:	6999      	ldr	r1, [r3, #24]
 8004cba:	68bb      	ldr	r3, [r7, #8]
 8004cbc:	691a      	ldr	r2, [r3, #16]
 8004cbe:	68fb      	ldr	r3, [r7, #12]
 8004cc0:	681b      	ldr	r3, [r3, #0]
 8004cc2:	430a      	orrs	r2, r1
 8004cc4:	619a      	str	r2, [r3, #24]
      break;
 8004cc6:	e064      	b.n	8004d92 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8004cc8:	68fb      	ldr	r3, [r7, #12]
 8004cca:	681b      	ldr	r3, [r3, #0]
 8004ccc:	68b9      	ldr	r1, [r7, #8]
 8004cce:	4618      	mov	r0, r3
 8004cd0:	f000 f9f8 	bl	80050c4 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8004cd4:	68fb      	ldr	r3, [r7, #12]
 8004cd6:	681b      	ldr	r3, [r3, #0]
 8004cd8:	699a      	ldr	r2, [r3, #24]
 8004cda:	68fb      	ldr	r3, [r7, #12]
 8004cdc:	681b      	ldr	r3, [r3, #0]
 8004cde:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8004ce2:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8004ce4:	68fb      	ldr	r3, [r7, #12]
 8004ce6:	681b      	ldr	r3, [r3, #0]
 8004ce8:	699a      	ldr	r2, [r3, #24]
 8004cea:	68fb      	ldr	r3, [r7, #12]
 8004cec:	681b      	ldr	r3, [r3, #0]
 8004cee:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004cf2:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8004cf4:	68fb      	ldr	r3, [r7, #12]
 8004cf6:	681b      	ldr	r3, [r3, #0]
 8004cf8:	6999      	ldr	r1, [r3, #24]
 8004cfa:	68bb      	ldr	r3, [r7, #8]
 8004cfc:	691b      	ldr	r3, [r3, #16]
 8004cfe:	021a      	lsls	r2, r3, #8
 8004d00:	68fb      	ldr	r3, [r7, #12]
 8004d02:	681b      	ldr	r3, [r3, #0]
 8004d04:	430a      	orrs	r2, r1
 8004d06:	619a      	str	r2, [r3, #24]
      break;
 8004d08:	e043      	b.n	8004d92 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8004d0a:	68fb      	ldr	r3, [r7, #12]
 8004d0c:	681b      	ldr	r3, [r3, #0]
 8004d0e:	68b9      	ldr	r1, [r7, #8]
 8004d10:	4618      	mov	r0, r3
 8004d12:	f000 fa41 	bl	8005198 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8004d16:	68fb      	ldr	r3, [r7, #12]
 8004d18:	681b      	ldr	r3, [r3, #0]
 8004d1a:	69da      	ldr	r2, [r3, #28]
 8004d1c:	68fb      	ldr	r3, [r7, #12]
 8004d1e:	681b      	ldr	r3, [r3, #0]
 8004d20:	f042 0208 	orr.w	r2, r2, #8
 8004d24:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8004d26:	68fb      	ldr	r3, [r7, #12]
 8004d28:	681b      	ldr	r3, [r3, #0]
 8004d2a:	69da      	ldr	r2, [r3, #28]
 8004d2c:	68fb      	ldr	r3, [r7, #12]
 8004d2e:	681b      	ldr	r3, [r3, #0]
 8004d30:	f022 0204 	bic.w	r2, r2, #4
 8004d34:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8004d36:	68fb      	ldr	r3, [r7, #12]
 8004d38:	681b      	ldr	r3, [r3, #0]
 8004d3a:	69d9      	ldr	r1, [r3, #28]
 8004d3c:	68bb      	ldr	r3, [r7, #8]
 8004d3e:	691a      	ldr	r2, [r3, #16]
 8004d40:	68fb      	ldr	r3, [r7, #12]
 8004d42:	681b      	ldr	r3, [r3, #0]
 8004d44:	430a      	orrs	r2, r1
 8004d46:	61da      	str	r2, [r3, #28]
      break;
 8004d48:	e023      	b.n	8004d92 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8004d4a:	68fb      	ldr	r3, [r7, #12]
 8004d4c:	681b      	ldr	r3, [r3, #0]
 8004d4e:	68b9      	ldr	r1, [r7, #8]
 8004d50:	4618      	mov	r0, r3
 8004d52:	f000 fa8b 	bl	800526c <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8004d56:	68fb      	ldr	r3, [r7, #12]
 8004d58:	681b      	ldr	r3, [r3, #0]
 8004d5a:	69da      	ldr	r2, [r3, #28]
 8004d5c:	68fb      	ldr	r3, [r7, #12]
 8004d5e:	681b      	ldr	r3, [r3, #0]
 8004d60:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8004d64:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8004d66:	68fb      	ldr	r3, [r7, #12]
 8004d68:	681b      	ldr	r3, [r3, #0]
 8004d6a:	69da      	ldr	r2, [r3, #28]
 8004d6c:	68fb      	ldr	r3, [r7, #12]
 8004d6e:	681b      	ldr	r3, [r3, #0]
 8004d70:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004d74:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8004d76:	68fb      	ldr	r3, [r7, #12]
 8004d78:	681b      	ldr	r3, [r3, #0]
 8004d7a:	69d9      	ldr	r1, [r3, #28]
 8004d7c:	68bb      	ldr	r3, [r7, #8]
 8004d7e:	691b      	ldr	r3, [r3, #16]
 8004d80:	021a      	lsls	r2, r3, #8
 8004d82:	68fb      	ldr	r3, [r7, #12]
 8004d84:	681b      	ldr	r3, [r3, #0]
 8004d86:	430a      	orrs	r2, r1
 8004d88:	61da      	str	r2, [r3, #28]
      break;
 8004d8a:	e002      	b.n	8004d92 <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 8004d8c:	2301      	movs	r3, #1
 8004d8e:	75fb      	strb	r3, [r7, #23]
      break;
 8004d90:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8004d92:	68fb      	ldr	r3, [r7, #12]
 8004d94:	2200      	movs	r2, #0
 8004d96:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8004d9a:	7dfb      	ldrb	r3, [r7, #23]
}
 8004d9c:	4618      	mov	r0, r3
 8004d9e:	3718      	adds	r7, #24
 8004da0:	46bd      	mov	sp, r7
 8004da2:	bd80      	pop	{r7, pc}

08004da4 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8004da4:	b580      	push	{r7, lr}
 8004da6:	b084      	sub	sp, #16
 8004da8:	af00      	add	r7, sp, #0
 8004daa:	6078      	str	r0, [r7, #4]
 8004dac:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8004dae:	2300      	movs	r3, #0
 8004db0:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8004db2:	687b      	ldr	r3, [r7, #4]
 8004db4:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004db8:	2b01      	cmp	r3, #1
 8004dba:	d101      	bne.n	8004dc0 <HAL_TIM_ConfigClockSource+0x1c>
 8004dbc:	2302      	movs	r3, #2
 8004dbe:	e0b4      	b.n	8004f2a <HAL_TIM_ConfigClockSource+0x186>
 8004dc0:	687b      	ldr	r3, [r7, #4]
 8004dc2:	2201      	movs	r2, #1
 8004dc4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8004dc8:	687b      	ldr	r3, [r7, #4]
 8004dca:	2202      	movs	r2, #2
 8004dcc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8004dd0:	687b      	ldr	r3, [r7, #4]
 8004dd2:	681b      	ldr	r3, [r3, #0]
 8004dd4:	689b      	ldr	r3, [r3, #8]
 8004dd6:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8004dd8:	68bb      	ldr	r3, [r7, #8]
 8004dda:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8004dde:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004de0:	68bb      	ldr	r3, [r7, #8]
 8004de2:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8004de6:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8004de8:	687b      	ldr	r3, [r7, #4]
 8004dea:	681b      	ldr	r3, [r3, #0]
 8004dec:	68ba      	ldr	r2, [r7, #8]
 8004dee:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8004df0:	683b      	ldr	r3, [r7, #0]
 8004df2:	681b      	ldr	r3, [r3, #0]
 8004df4:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8004df8:	d03e      	beq.n	8004e78 <HAL_TIM_ConfigClockSource+0xd4>
 8004dfa:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8004dfe:	f200 8087 	bhi.w	8004f10 <HAL_TIM_ConfigClockSource+0x16c>
 8004e02:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004e06:	f000 8086 	beq.w	8004f16 <HAL_TIM_ConfigClockSource+0x172>
 8004e0a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004e0e:	d87f      	bhi.n	8004f10 <HAL_TIM_ConfigClockSource+0x16c>
 8004e10:	2b70      	cmp	r3, #112	; 0x70
 8004e12:	d01a      	beq.n	8004e4a <HAL_TIM_ConfigClockSource+0xa6>
 8004e14:	2b70      	cmp	r3, #112	; 0x70
 8004e16:	d87b      	bhi.n	8004f10 <HAL_TIM_ConfigClockSource+0x16c>
 8004e18:	2b60      	cmp	r3, #96	; 0x60
 8004e1a:	d050      	beq.n	8004ebe <HAL_TIM_ConfigClockSource+0x11a>
 8004e1c:	2b60      	cmp	r3, #96	; 0x60
 8004e1e:	d877      	bhi.n	8004f10 <HAL_TIM_ConfigClockSource+0x16c>
 8004e20:	2b50      	cmp	r3, #80	; 0x50
 8004e22:	d03c      	beq.n	8004e9e <HAL_TIM_ConfigClockSource+0xfa>
 8004e24:	2b50      	cmp	r3, #80	; 0x50
 8004e26:	d873      	bhi.n	8004f10 <HAL_TIM_ConfigClockSource+0x16c>
 8004e28:	2b40      	cmp	r3, #64	; 0x40
 8004e2a:	d058      	beq.n	8004ede <HAL_TIM_ConfigClockSource+0x13a>
 8004e2c:	2b40      	cmp	r3, #64	; 0x40
 8004e2e:	d86f      	bhi.n	8004f10 <HAL_TIM_ConfigClockSource+0x16c>
 8004e30:	2b30      	cmp	r3, #48	; 0x30
 8004e32:	d064      	beq.n	8004efe <HAL_TIM_ConfigClockSource+0x15a>
 8004e34:	2b30      	cmp	r3, #48	; 0x30
 8004e36:	d86b      	bhi.n	8004f10 <HAL_TIM_ConfigClockSource+0x16c>
 8004e38:	2b20      	cmp	r3, #32
 8004e3a:	d060      	beq.n	8004efe <HAL_TIM_ConfigClockSource+0x15a>
 8004e3c:	2b20      	cmp	r3, #32
 8004e3e:	d867      	bhi.n	8004f10 <HAL_TIM_ConfigClockSource+0x16c>
 8004e40:	2b00      	cmp	r3, #0
 8004e42:	d05c      	beq.n	8004efe <HAL_TIM_ConfigClockSource+0x15a>
 8004e44:	2b10      	cmp	r3, #16
 8004e46:	d05a      	beq.n	8004efe <HAL_TIM_ConfigClockSource+0x15a>
 8004e48:	e062      	b.n	8004f10 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8004e4a:	687b      	ldr	r3, [r7, #4]
 8004e4c:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8004e4e:	683b      	ldr	r3, [r7, #0]
 8004e50:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8004e52:	683b      	ldr	r3, [r7, #0]
 8004e54:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8004e56:	683b      	ldr	r3, [r7, #0]
 8004e58:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8004e5a:	f000 facc 	bl	80053f6 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8004e5e:	687b      	ldr	r3, [r7, #4]
 8004e60:	681b      	ldr	r3, [r3, #0]
 8004e62:	689b      	ldr	r3, [r3, #8]
 8004e64:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8004e66:	68bb      	ldr	r3, [r7, #8]
 8004e68:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8004e6c:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8004e6e:	687b      	ldr	r3, [r7, #4]
 8004e70:	681b      	ldr	r3, [r3, #0]
 8004e72:	68ba      	ldr	r2, [r7, #8]
 8004e74:	609a      	str	r2, [r3, #8]
      break;
 8004e76:	e04f      	b.n	8004f18 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8004e78:	687b      	ldr	r3, [r7, #4]
 8004e7a:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8004e7c:	683b      	ldr	r3, [r7, #0]
 8004e7e:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8004e80:	683b      	ldr	r3, [r7, #0]
 8004e82:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8004e84:	683b      	ldr	r3, [r7, #0]
 8004e86:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8004e88:	f000 fab5 	bl	80053f6 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8004e8c:	687b      	ldr	r3, [r7, #4]
 8004e8e:	681b      	ldr	r3, [r3, #0]
 8004e90:	689a      	ldr	r2, [r3, #8]
 8004e92:	687b      	ldr	r3, [r7, #4]
 8004e94:	681b      	ldr	r3, [r3, #0]
 8004e96:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8004e9a:	609a      	str	r2, [r3, #8]
      break;
 8004e9c:	e03c      	b.n	8004f18 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8004e9e:	687b      	ldr	r3, [r7, #4]
 8004ea0:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8004ea2:	683b      	ldr	r3, [r7, #0]
 8004ea4:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8004ea6:	683b      	ldr	r3, [r7, #0]
 8004ea8:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8004eaa:	461a      	mov	r2, r3
 8004eac:	f000 fa2c 	bl	8005308 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8004eb0:	687b      	ldr	r3, [r7, #4]
 8004eb2:	681b      	ldr	r3, [r3, #0]
 8004eb4:	2150      	movs	r1, #80	; 0x50
 8004eb6:	4618      	mov	r0, r3
 8004eb8:	f000 fa83 	bl	80053c2 <TIM_ITRx_SetConfig>
      break;
 8004ebc:	e02c      	b.n	8004f18 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8004ebe:	687b      	ldr	r3, [r7, #4]
 8004ec0:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8004ec2:	683b      	ldr	r3, [r7, #0]
 8004ec4:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8004ec6:	683b      	ldr	r3, [r7, #0]
 8004ec8:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8004eca:	461a      	mov	r2, r3
 8004ecc:	f000 fa4a 	bl	8005364 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8004ed0:	687b      	ldr	r3, [r7, #4]
 8004ed2:	681b      	ldr	r3, [r3, #0]
 8004ed4:	2160      	movs	r1, #96	; 0x60
 8004ed6:	4618      	mov	r0, r3
 8004ed8:	f000 fa73 	bl	80053c2 <TIM_ITRx_SetConfig>
      break;
 8004edc:	e01c      	b.n	8004f18 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8004ede:	687b      	ldr	r3, [r7, #4]
 8004ee0:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8004ee2:	683b      	ldr	r3, [r7, #0]
 8004ee4:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8004ee6:	683b      	ldr	r3, [r7, #0]
 8004ee8:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8004eea:	461a      	mov	r2, r3
 8004eec:	f000 fa0c 	bl	8005308 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8004ef0:	687b      	ldr	r3, [r7, #4]
 8004ef2:	681b      	ldr	r3, [r3, #0]
 8004ef4:	2140      	movs	r1, #64	; 0x40
 8004ef6:	4618      	mov	r0, r3
 8004ef8:	f000 fa63 	bl	80053c2 <TIM_ITRx_SetConfig>
      break;
 8004efc:	e00c      	b.n	8004f18 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8004efe:	687b      	ldr	r3, [r7, #4]
 8004f00:	681a      	ldr	r2, [r3, #0]
 8004f02:	683b      	ldr	r3, [r7, #0]
 8004f04:	681b      	ldr	r3, [r3, #0]
 8004f06:	4619      	mov	r1, r3
 8004f08:	4610      	mov	r0, r2
 8004f0a:	f000 fa5a 	bl	80053c2 <TIM_ITRx_SetConfig>
      break;
 8004f0e:	e003      	b.n	8004f18 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8004f10:	2301      	movs	r3, #1
 8004f12:	73fb      	strb	r3, [r7, #15]
      break;
 8004f14:	e000      	b.n	8004f18 <HAL_TIM_ConfigClockSource+0x174>
      break;
 8004f16:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8004f18:	687b      	ldr	r3, [r7, #4]
 8004f1a:	2201      	movs	r2, #1
 8004f1c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8004f20:	687b      	ldr	r3, [r7, #4]
 8004f22:	2200      	movs	r2, #0
 8004f24:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8004f28:	7bfb      	ldrb	r3, [r7, #15]
}
 8004f2a:	4618      	mov	r0, r3
 8004f2c:	3710      	adds	r7, #16
 8004f2e:	46bd      	mov	sp, r7
 8004f30:	bd80      	pop	{r7, pc}
	...

08004f34 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8004f34:	b480      	push	{r7}
 8004f36:	b085      	sub	sp, #20
 8004f38:	af00      	add	r7, sp, #0
 8004f3a:	6078      	str	r0, [r7, #4]
 8004f3c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8004f3e:	687b      	ldr	r3, [r7, #4]
 8004f40:	681b      	ldr	r3, [r3, #0]
 8004f42:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8004f44:	687b      	ldr	r3, [r7, #4]
 8004f46:	4a29      	ldr	r2, [pc, #164]	; (8004fec <TIM_Base_SetConfig+0xb8>)
 8004f48:	4293      	cmp	r3, r2
 8004f4a:	d00b      	beq.n	8004f64 <TIM_Base_SetConfig+0x30>
 8004f4c:	687b      	ldr	r3, [r7, #4]
 8004f4e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004f52:	d007      	beq.n	8004f64 <TIM_Base_SetConfig+0x30>
 8004f54:	687b      	ldr	r3, [r7, #4]
 8004f56:	4a26      	ldr	r2, [pc, #152]	; (8004ff0 <TIM_Base_SetConfig+0xbc>)
 8004f58:	4293      	cmp	r3, r2
 8004f5a:	d003      	beq.n	8004f64 <TIM_Base_SetConfig+0x30>
 8004f5c:	687b      	ldr	r3, [r7, #4]
 8004f5e:	4a25      	ldr	r2, [pc, #148]	; (8004ff4 <TIM_Base_SetConfig+0xc0>)
 8004f60:	4293      	cmp	r3, r2
 8004f62:	d108      	bne.n	8004f76 <TIM_Base_SetConfig+0x42>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8004f64:	68fb      	ldr	r3, [r7, #12]
 8004f66:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004f6a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8004f6c:	683b      	ldr	r3, [r7, #0]
 8004f6e:	685b      	ldr	r3, [r3, #4]
 8004f70:	68fa      	ldr	r2, [r7, #12]
 8004f72:	4313      	orrs	r3, r2
 8004f74:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8004f76:	687b      	ldr	r3, [r7, #4]
 8004f78:	4a1c      	ldr	r2, [pc, #112]	; (8004fec <TIM_Base_SetConfig+0xb8>)
 8004f7a:	4293      	cmp	r3, r2
 8004f7c:	d00b      	beq.n	8004f96 <TIM_Base_SetConfig+0x62>
 8004f7e:	687b      	ldr	r3, [r7, #4]
 8004f80:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004f84:	d007      	beq.n	8004f96 <TIM_Base_SetConfig+0x62>
 8004f86:	687b      	ldr	r3, [r7, #4]
 8004f88:	4a19      	ldr	r2, [pc, #100]	; (8004ff0 <TIM_Base_SetConfig+0xbc>)
 8004f8a:	4293      	cmp	r3, r2
 8004f8c:	d003      	beq.n	8004f96 <TIM_Base_SetConfig+0x62>
 8004f8e:	687b      	ldr	r3, [r7, #4]
 8004f90:	4a18      	ldr	r2, [pc, #96]	; (8004ff4 <TIM_Base_SetConfig+0xc0>)
 8004f92:	4293      	cmp	r3, r2
 8004f94:	d108      	bne.n	8004fa8 <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8004f96:	68fb      	ldr	r3, [r7, #12]
 8004f98:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004f9c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8004f9e:	683b      	ldr	r3, [r7, #0]
 8004fa0:	68db      	ldr	r3, [r3, #12]
 8004fa2:	68fa      	ldr	r2, [r7, #12]
 8004fa4:	4313      	orrs	r3, r2
 8004fa6:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8004fa8:	68fb      	ldr	r3, [r7, #12]
 8004faa:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8004fae:	683b      	ldr	r3, [r7, #0]
 8004fb0:	695b      	ldr	r3, [r3, #20]
 8004fb2:	4313      	orrs	r3, r2
 8004fb4:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8004fb6:	687b      	ldr	r3, [r7, #4]
 8004fb8:	68fa      	ldr	r2, [r7, #12]
 8004fba:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8004fbc:	683b      	ldr	r3, [r7, #0]
 8004fbe:	689a      	ldr	r2, [r3, #8]
 8004fc0:	687b      	ldr	r3, [r7, #4]
 8004fc2:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8004fc4:	683b      	ldr	r3, [r7, #0]
 8004fc6:	681a      	ldr	r2, [r3, #0]
 8004fc8:	687b      	ldr	r3, [r7, #4]
 8004fca:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8004fcc:	687b      	ldr	r3, [r7, #4]
 8004fce:	4a07      	ldr	r2, [pc, #28]	; (8004fec <TIM_Base_SetConfig+0xb8>)
 8004fd0:	4293      	cmp	r3, r2
 8004fd2:	d103      	bne.n	8004fdc <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8004fd4:	683b      	ldr	r3, [r7, #0]
 8004fd6:	691a      	ldr	r2, [r3, #16]
 8004fd8:	687b      	ldr	r3, [r7, #4]
 8004fda:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8004fdc:	687b      	ldr	r3, [r7, #4]
 8004fde:	2201      	movs	r2, #1
 8004fe0:	615a      	str	r2, [r3, #20]
}
 8004fe2:	bf00      	nop
 8004fe4:	3714      	adds	r7, #20
 8004fe6:	46bd      	mov	sp, r7
 8004fe8:	bc80      	pop	{r7}
 8004fea:	4770      	bx	lr
 8004fec:	40012c00 	.word	0x40012c00
 8004ff0:	40000400 	.word	0x40000400
 8004ff4:	40000800 	.word	0x40000800

08004ff8 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8004ff8:	b480      	push	{r7}
 8004ffa:	b087      	sub	sp, #28
 8004ffc:	af00      	add	r7, sp, #0
 8004ffe:	6078      	str	r0, [r7, #4]
 8005000:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005002:	687b      	ldr	r3, [r7, #4]
 8005004:	6a1b      	ldr	r3, [r3, #32]
 8005006:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8005008:	687b      	ldr	r3, [r7, #4]
 800500a:	6a1b      	ldr	r3, [r3, #32]
 800500c:	f023 0201 	bic.w	r2, r3, #1
 8005010:	687b      	ldr	r3, [r7, #4]
 8005012:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005014:	687b      	ldr	r3, [r7, #4]
 8005016:	685b      	ldr	r3, [r3, #4]
 8005018:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800501a:	687b      	ldr	r3, [r7, #4]
 800501c:	699b      	ldr	r3, [r3, #24]
 800501e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8005020:	68fb      	ldr	r3, [r7, #12]
 8005022:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005026:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8005028:	68fb      	ldr	r3, [r7, #12]
 800502a:	f023 0303 	bic.w	r3, r3, #3
 800502e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8005030:	683b      	ldr	r3, [r7, #0]
 8005032:	681b      	ldr	r3, [r3, #0]
 8005034:	68fa      	ldr	r2, [r7, #12]
 8005036:	4313      	orrs	r3, r2
 8005038:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 800503a:	697b      	ldr	r3, [r7, #20]
 800503c:	f023 0302 	bic.w	r3, r3, #2
 8005040:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8005042:	683b      	ldr	r3, [r7, #0]
 8005044:	689b      	ldr	r3, [r3, #8]
 8005046:	697a      	ldr	r2, [r7, #20]
 8005048:	4313      	orrs	r3, r2
 800504a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 800504c:	687b      	ldr	r3, [r7, #4]
 800504e:	4a1c      	ldr	r2, [pc, #112]	; (80050c0 <TIM_OC1_SetConfig+0xc8>)
 8005050:	4293      	cmp	r3, r2
 8005052:	d10c      	bne.n	800506e <TIM_OC1_SetConfig+0x76>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8005054:	697b      	ldr	r3, [r7, #20]
 8005056:	f023 0308 	bic.w	r3, r3, #8
 800505a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 800505c:	683b      	ldr	r3, [r7, #0]
 800505e:	68db      	ldr	r3, [r3, #12]
 8005060:	697a      	ldr	r2, [r7, #20]
 8005062:	4313      	orrs	r3, r2
 8005064:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8005066:	697b      	ldr	r3, [r7, #20]
 8005068:	f023 0304 	bic.w	r3, r3, #4
 800506c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800506e:	687b      	ldr	r3, [r7, #4]
 8005070:	4a13      	ldr	r2, [pc, #76]	; (80050c0 <TIM_OC1_SetConfig+0xc8>)
 8005072:	4293      	cmp	r3, r2
 8005074:	d111      	bne.n	800509a <TIM_OC1_SetConfig+0xa2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8005076:	693b      	ldr	r3, [r7, #16]
 8005078:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800507c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800507e:	693b      	ldr	r3, [r7, #16]
 8005080:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8005084:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8005086:	683b      	ldr	r3, [r7, #0]
 8005088:	695b      	ldr	r3, [r3, #20]
 800508a:	693a      	ldr	r2, [r7, #16]
 800508c:	4313      	orrs	r3, r2
 800508e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8005090:	683b      	ldr	r3, [r7, #0]
 8005092:	699b      	ldr	r3, [r3, #24]
 8005094:	693a      	ldr	r2, [r7, #16]
 8005096:	4313      	orrs	r3, r2
 8005098:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800509a:	687b      	ldr	r3, [r7, #4]
 800509c:	693a      	ldr	r2, [r7, #16]
 800509e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80050a0:	687b      	ldr	r3, [r7, #4]
 80050a2:	68fa      	ldr	r2, [r7, #12]
 80050a4:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 80050a6:	683b      	ldr	r3, [r7, #0]
 80050a8:	685a      	ldr	r2, [r3, #4]
 80050aa:	687b      	ldr	r3, [r7, #4]
 80050ac:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80050ae:	687b      	ldr	r3, [r7, #4]
 80050b0:	697a      	ldr	r2, [r7, #20]
 80050b2:	621a      	str	r2, [r3, #32]
}
 80050b4:	bf00      	nop
 80050b6:	371c      	adds	r7, #28
 80050b8:	46bd      	mov	sp, r7
 80050ba:	bc80      	pop	{r7}
 80050bc:	4770      	bx	lr
 80050be:	bf00      	nop
 80050c0:	40012c00 	.word	0x40012c00

080050c4 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80050c4:	b480      	push	{r7}
 80050c6:	b087      	sub	sp, #28
 80050c8:	af00      	add	r7, sp, #0
 80050ca:	6078      	str	r0, [r7, #4]
 80050cc:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80050ce:	687b      	ldr	r3, [r7, #4]
 80050d0:	6a1b      	ldr	r3, [r3, #32]
 80050d2:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80050d4:	687b      	ldr	r3, [r7, #4]
 80050d6:	6a1b      	ldr	r3, [r3, #32]
 80050d8:	f023 0210 	bic.w	r2, r3, #16
 80050dc:	687b      	ldr	r3, [r7, #4]
 80050de:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80050e0:	687b      	ldr	r3, [r7, #4]
 80050e2:	685b      	ldr	r3, [r3, #4]
 80050e4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80050e6:	687b      	ldr	r3, [r7, #4]
 80050e8:	699b      	ldr	r3, [r3, #24]
 80050ea:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 80050ec:	68fb      	ldr	r3, [r7, #12]
 80050ee:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80050f2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 80050f4:	68fb      	ldr	r3, [r7, #12]
 80050f6:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80050fa:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80050fc:	683b      	ldr	r3, [r7, #0]
 80050fe:	681b      	ldr	r3, [r3, #0]
 8005100:	021b      	lsls	r3, r3, #8
 8005102:	68fa      	ldr	r2, [r7, #12]
 8005104:	4313      	orrs	r3, r2
 8005106:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8005108:	697b      	ldr	r3, [r7, #20]
 800510a:	f023 0320 	bic.w	r3, r3, #32
 800510e:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8005110:	683b      	ldr	r3, [r7, #0]
 8005112:	689b      	ldr	r3, [r3, #8]
 8005114:	011b      	lsls	r3, r3, #4
 8005116:	697a      	ldr	r2, [r7, #20]
 8005118:	4313      	orrs	r3, r2
 800511a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 800511c:	687b      	ldr	r3, [r7, #4]
 800511e:	4a1d      	ldr	r2, [pc, #116]	; (8005194 <TIM_OC2_SetConfig+0xd0>)
 8005120:	4293      	cmp	r3, r2
 8005122:	d10d      	bne.n	8005140 <TIM_OC2_SetConfig+0x7c>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8005124:	697b      	ldr	r3, [r7, #20]
 8005126:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800512a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 800512c:	683b      	ldr	r3, [r7, #0]
 800512e:	68db      	ldr	r3, [r3, #12]
 8005130:	011b      	lsls	r3, r3, #4
 8005132:	697a      	ldr	r2, [r7, #20]
 8005134:	4313      	orrs	r3, r2
 8005136:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8005138:	697b      	ldr	r3, [r7, #20]
 800513a:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800513e:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005140:	687b      	ldr	r3, [r7, #4]
 8005142:	4a14      	ldr	r2, [pc, #80]	; (8005194 <TIM_OC2_SetConfig+0xd0>)
 8005144:	4293      	cmp	r3, r2
 8005146:	d113      	bne.n	8005170 <TIM_OC2_SetConfig+0xac>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8005148:	693b      	ldr	r3, [r7, #16]
 800514a:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800514e:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8005150:	693b      	ldr	r3, [r7, #16]
 8005152:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8005156:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8005158:	683b      	ldr	r3, [r7, #0]
 800515a:	695b      	ldr	r3, [r3, #20]
 800515c:	009b      	lsls	r3, r3, #2
 800515e:	693a      	ldr	r2, [r7, #16]
 8005160:	4313      	orrs	r3, r2
 8005162:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8005164:	683b      	ldr	r3, [r7, #0]
 8005166:	699b      	ldr	r3, [r3, #24]
 8005168:	009b      	lsls	r3, r3, #2
 800516a:	693a      	ldr	r2, [r7, #16]
 800516c:	4313      	orrs	r3, r2
 800516e:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005170:	687b      	ldr	r3, [r7, #4]
 8005172:	693a      	ldr	r2, [r7, #16]
 8005174:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8005176:	687b      	ldr	r3, [r7, #4]
 8005178:	68fa      	ldr	r2, [r7, #12]
 800517a:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 800517c:	683b      	ldr	r3, [r7, #0]
 800517e:	685a      	ldr	r2, [r3, #4]
 8005180:	687b      	ldr	r3, [r7, #4]
 8005182:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005184:	687b      	ldr	r3, [r7, #4]
 8005186:	697a      	ldr	r2, [r7, #20]
 8005188:	621a      	str	r2, [r3, #32]
}
 800518a:	bf00      	nop
 800518c:	371c      	adds	r7, #28
 800518e:	46bd      	mov	sp, r7
 8005190:	bc80      	pop	{r7}
 8005192:	4770      	bx	lr
 8005194:	40012c00 	.word	0x40012c00

08005198 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8005198:	b480      	push	{r7}
 800519a:	b087      	sub	sp, #28
 800519c:	af00      	add	r7, sp, #0
 800519e:	6078      	str	r0, [r7, #4]
 80051a0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80051a2:	687b      	ldr	r3, [r7, #4]
 80051a4:	6a1b      	ldr	r3, [r3, #32]
 80051a6:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80051a8:	687b      	ldr	r3, [r7, #4]
 80051aa:	6a1b      	ldr	r3, [r3, #32]
 80051ac:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80051b0:	687b      	ldr	r3, [r7, #4]
 80051b2:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80051b4:	687b      	ldr	r3, [r7, #4]
 80051b6:	685b      	ldr	r3, [r3, #4]
 80051b8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80051ba:	687b      	ldr	r3, [r7, #4]
 80051bc:	69db      	ldr	r3, [r3, #28]
 80051be:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 80051c0:	68fb      	ldr	r3, [r7, #12]
 80051c2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80051c6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 80051c8:	68fb      	ldr	r3, [r7, #12]
 80051ca:	f023 0303 	bic.w	r3, r3, #3
 80051ce:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80051d0:	683b      	ldr	r3, [r7, #0]
 80051d2:	681b      	ldr	r3, [r3, #0]
 80051d4:	68fa      	ldr	r2, [r7, #12]
 80051d6:	4313      	orrs	r3, r2
 80051d8:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 80051da:	697b      	ldr	r3, [r7, #20]
 80051dc:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 80051e0:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 80051e2:	683b      	ldr	r3, [r7, #0]
 80051e4:	689b      	ldr	r3, [r3, #8]
 80051e6:	021b      	lsls	r3, r3, #8
 80051e8:	697a      	ldr	r2, [r7, #20]
 80051ea:	4313      	orrs	r3, r2
 80051ec:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 80051ee:	687b      	ldr	r3, [r7, #4]
 80051f0:	4a1d      	ldr	r2, [pc, #116]	; (8005268 <TIM_OC3_SetConfig+0xd0>)
 80051f2:	4293      	cmp	r3, r2
 80051f4:	d10d      	bne.n	8005212 <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 80051f6:	697b      	ldr	r3, [r7, #20]
 80051f8:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80051fc:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 80051fe:	683b      	ldr	r3, [r7, #0]
 8005200:	68db      	ldr	r3, [r3, #12]
 8005202:	021b      	lsls	r3, r3, #8
 8005204:	697a      	ldr	r2, [r7, #20]
 8005206:	4313      	orrs	r3, r2
 8005208:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 800520a:	697b      	ldr	r3, [r7, #20]
 800520c:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8005210:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005212:	687b      	ldr	r3, [r7, #4]
 8005214:	4a14      	ldr	r2, [pc, #80]	; (8005268 <TIM_OC3_SetConfig+0xd0>)
 8005216:	4293      	cmp	r3, r2
 8005218:	d113      	bne.n	8005242 <TIM_OC3_SetConfig+0xaa>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 800521a:	693b      	ldr	r3, [r7, #16]
 800521c:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8005220:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8005222:	693b      	ldr	r3, [r7, #16]
 8005224:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8005228:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 800522a:	683b      	ldr	r3, [r7, #0]
 800522c:	695b      	ldr	r3, [r3, #20]
 800522e:	011b      	lsls	r3, r3, #4
 8005230:	693a      	ldr	r2, [r7, #16]
 8005232:	4313      	orrs	r3, r2
 8005234:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8005236:	683b      	ldr	r3, [r7, #0]
 8005238:	699b      	ldr	r3, [r3, #24]
 800523a:	011b      	lsls	r3, r3, #4
 800523c:	693a      	ldr	r2, [r7, #16]
 800523e:	4313      	orrs	r3, r2
 8005240:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005242:	687b      	ldr	r3, [r7, #4]
 8005244:	693a      	ldr	r2, [r7, #16]
 8005246:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8005248:	687b      	ldr	r3, [r7, #4]
 800524a:	68fa      	ldr	r2, [r7, #12]
 800524c:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800524e:	683b      	ldr	r3, [r7, #0]
 8005250:	685a      	ldr	r2, [r3, #4]
 8005252:	687b      	ldr	r3, [r7, #4]
 8005254:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005256:	687b      	ldr	r3, [r7, #4]
 8005258:	697a      	ldr	r2, [r7, #20]
 800525a:	621a      	str	r2, [r3, #32]
}
 800525c:	bf00      	nop
 800525e:	371c      	adds	r7, #28
 8005260:	46bd      	mov	sp, r7
 8005262:	bc80      	pop	{r7}
 8005264:	4770      	bx	lr
 8005266:	bf00      	nop
 8005268:	40012c00 	.word	0x40012c00

0800526c <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800526c:	b480      	push	{r7}
 800526e:	b087      	sub	sp, #28
 8005270:	af00      	add	r7, sp, #0
 8005272:	6078      	str	r0, [r7, #4]
 8005274:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005276:	687b      	ldr	r3, [r7, #4]
 8005278:	6a1b      	ldr	r3, [r3, #32]
 800527a:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800527c:	687b      	ldr	r3, [r7, #4]
 800527e:	6a1b      	ldr	r3, [r3, #32]
 8005280:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8005284:	687b      	ldr	r3, [r7, #4]
 8005286:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005288:	687b      	ldr	r3, [r7, #4]
 800528a:	685b      	ldr	r3, [r3, #4]
 800528c:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800528e:	687b      	ldr	r3, [r7, #4]
 8005290:	69db      	ldr	r3, [r3, #28]
 8005292:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8005294:	68fb      	ldr	r3, [r7, #12]
 8005296:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800529a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 800529c:	68fb      	ldr	r3, [r7, #12]
 800529e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80052a2:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80052a4:	683b      	ldr	r3, [r7, #0]
 80052a6:	681b      	ldr	r3, [r3, #0]
 80052a8:	021b      	lsls	r3, r3, #8
 80052aa:	68fa      	ldr	r2, [r7, #12]
 80052ac:	4313      	orrs	r3, r2
 80052ae:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 80052b0:	693b      	ldr	r3, [r7, #16]
 80052b2:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 80052b6:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 80052b8:	683b      	ldr	r3, [r7, #0]
 80052ba:	689b      	ldr	r3, [r3, #8]
 80052bc:	031b      	lsls	r3, r3, #12
 80052be:	693a      	ldr	r2, [r7, #16]
 80052c0:	4313      	orrs	r3, r2
 80052c2:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80052c4:	687b      	ldr	r3, [r7, #4]
 80052c6:	4a0f      	ldr	r2, [pc, #60]	; (8005304 <TIM_OC4_SetConfig+0x98>)
 80052c8:	4293      	cmp	r3, r2
 80052ca:	d109      	bne.n	80052e0 <TIM_OC4_SetConfig+0x74>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 80052cc:	697b      	ldr	r3, [r7, #20]
 80052ce:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80052d2:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 80052d4:	683b      	ldr	r3, [r7, #0]
 80052d6:	695b      	ldr	r3, [r3, #20]
 80052d8:	019b      	lsls	r3, r3, #6
 80052da:	697a      	ldr	r2, [r7, #20]
 80052dc:	4313      	orrs	r3, r2
 80052de:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80052e0:	687b      	ldr	r3, [r7, #4]
 80052e2:	697a      	ldr	r2, [r7, #20]
 80052e4:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80052e6:	687b      	ldr	r3, [r7, #4]
 80052e8:	68fa      	ldr	r2, [r7, #12]
 80052ea:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 80052ec:	683b      	ldr	r3, [r7, #0]
 80052ee:	685a      	ldr	r2, [r3, #4]
 80052f0:	687b      	ldr	r3, [r7, #4]
 80052f2:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80052f4:	687b      	ldr	r3, [r7, #4]
 80052f6:	693a      	ldr	r2, [r7, #16]
 80052f8:	621a      	str	r2, [r3, #32]
}
 80052fa:	bf00      	nop
 80052fc:	371c      	adds	r7, #28
 80052fe:	46bd      	mov	sp, r7
 8005300:	bc80      	pop	{r7}
 8005302:	4770      	bx	lr
 8005304:	40012c00 	.word	0x40012c00

08005308 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8005308:	b480      	push	{r7}
 800530a:	b087      	sub	sp, #28
 800530c:	af00      	add	r7, sp, #0
 800530e:	60f8      	str	r0, [r7, #12]
 8005310:	60b9      	str	r1, [r7, #8]
 8005312:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8005314:	68fb      	ldr	r3, [r7, #12]
 8005316:	6a1b      	ldr	r3, [r3, #32]
 8005318:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800531a:	68fb      	ldr	r3, [r7, #12]
 800531c:	6a1b      	ldr	r3, [r3, #32]
 800531e:	f023 0201 	bic.w	r2, r3, #1
 8005322:	68fb      	ldr	r3, [r7, #12]
 8005324:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005326:	68fb      	ldr	r3, [r7, #12]
 8005328:	699b      	ldr	r3, [r3, #24]
 800532a:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800532c:	693b      	ldr	r3, [r7, #16]
 800532e:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8005332:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8005334:	687b      	ldr	r3, [r7, #4]
 8005336:	011b      	lsls	r3, r3, #4
 8005338:	693a      	ldr	r2, [r7, #16]
 800533a:	4313      	orrs	r3, r2
 800533c:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800533e:	697b      	ldr	r3, [r7, #20]
 8005340:	f023 030a 	bic.w	r3, r3, #10
 8005344:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8005346:	697a      	ldr	r2, [r7, #20]
 8005348:	68bb      	ldr	r3, [r7, #8]
 800534a:	4313      	orrs	r3, r2
 800534c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800534e:	68fb      	ldr	r3, [r7, #12]
 8005350:	693a      	ldr	r2, [r7, #16]
 8005352:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005354:	68fb      	ldr	r3, [r7, #12]
 8005356:	697a      	ldr	r2, [r7, #20]
 8005358:	621a      	str	r2, [r3, #32]
}
 800535a:	bf00      	nop
 800535c:	371c      	adds	r7, #28
 800535e:	46bd      	mov	sp, r7
 8005360:	bc80      	pop	{r7}
 8005362:	4770      	bx	lr

08005364 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8005364:	b480      	push	{r7}
 8005366:	b087      	sub	sp, #28
 8005368:	af00      	add	r7, sp, #0
 800536a:	60f8      	str	r0, [r7, #12]
 800536c:	60b9      	str	r1, [r7, #8]
 800536e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8005370:	68fb      	ldr	r3, [r7, #12]
 8005372:	6a1b      	ldr	r3, [r3, #32]
 8005374:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8005376:	68fb      	ldr	r3, [r7, #12]
 8005378:	6a1b      	ldr	r3, [r3, #32]
 800537a:	f023 0210 	bic.w	r2, r3, #16
 800537e:	68fb      	ldr	r3, [r7, #12]
 8005380:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005382:	68fb      	ldr	r3, [r7, #12]
 8005384:	699b      	ldr	r3, [r3, #24]
 8005386:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8005388:	693b      	ldr	r3, [r7, #16]
 800538a:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 800538e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8005390:	687b      	ldr	r3, [r7, #4]
 8005392:	031b      	lsls	r3, r3, #12
 8005394:	693a      	ldr	r2, [r7, #16]
 8005396:	4313      	orrs	r3, r2
 8005398:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800539a:	697b      	ldr	r3, [r7, #20]
 800539c:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 80053a0:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 80053a2:	68bb      	ldr	r3, [r7, #8]
 80053a4:	011b      	lsls	r3, r3, #4
 80053a6:	697a      	ldr	r2, [r7, #20]
 80053a8:	4313      	orrs	r3, r2
 80053aa:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80053ac:	68fb      	ldr	r3, [r7, #12]
 80053ae:	693a      	ldr	r2, [r7, #16]
 80053b0:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80053b2:	68fb      	ldr	r3, [r7, #12]
 80053b4:	697a      	ldr	r2, [r7, #20]
 80053b6:	621a      	str	r2, [r3, #32]
}
 80053b8:	bf00      	nop
 80053ba:	371c      	adds	r7, #28
 80053bc:	46bd      	mov	sp, r7
 80053be:	bc80      	pop	{r7}
 80053c0:	4770      	bx	lr

080053c2 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 80053c2:	b480      	push	{r7}
 80053c4:	b085      	sub	sp, #20
 80053c6:	af00      	add	r7, sp, #0
 80053c8:	6078      	str	r0, [r7, #4]
 80053ca:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 80053cc:	687b      	ldr	r3, [r7, #4]
 80053ce:	689b      	ldr	r3, [r3, #8]
 80053d0:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 80053d2:	68fb      	ldr	r3, [r7, #12]
 80053d4:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80053d8:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80053da:	683a      	ldr	r2, [r7, #0]
 80053dc:	68fb      	ldr	r3, [r7, #12]
 80053de:	4313      	orrs	r3, r2
 80053e0:	f043 0307 	orr.w	r3, r3, #7
 80053e4:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80053e6:	687b      	ldr	r3, [r7, #4]
 80053e8:	68fa      	ldr	r2, [r7, #12]
 80053ea:	609a      	str	r2, [r3, #8]
}
 80053ec:	bf00      	nop
 80053ee:	3714      	adds	r7, #20
 80053f0:	46bd      	mov	sp, r7
 80053f2:	bc80      	pop	{r7}
 80053f4:	4770      	bx	lr

080053f6 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 80053f6:	b480      	push	{r7}
 80053f8:	b087      	sub	sp, #28
 80053fa:	af00      	add	r7, sp, #0
 80053fc:	60f8      	str	r0, [r7, #12]
 80053fe:	60b9      	str	r1, [r7, #8]
 8005400:	607a      	str	r2, [r7, #4]
 8005402:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8005404:	68fb      	ldr	r3, [r7, #12]
 8005406:	689b      	ldr	r3, [r3, #8]
 8005408:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800540a:	697b      	ldr	r3, [r7, #20]
 800540c:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8005410:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8005412:	683b      	ldr	r3, [r7, #0]
 8005414:	021a      	lsls	r2, r3, #8
 8005416:	687b      	ldr	r3, [r7, #4]
 8005418:	431a      	orrs	r2, r3
 800541a:	68bb      	ldr	r3, [r7, #8]
 800541c:	4313      	orrs	r3, r2
 800541e:	697a      	ldr	r2, [r7, #20]
 8005420:	4313      	orrs	r3, r2
 8005422:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8005424:	68fb      	ldr	r3, [r7, #12]
 8005426:	697a      	ldr	r2, [r7, #20]
 8005428:	609a      	str	r2, [r3, #8]
}
 800542a:	bf00      	nop
 800542c:	371c      	adds	r7, #28
 800542e:	46bd      	mov	sp, r7
 8005430:	bc80      	pop	{r7}
 8005432:	4770      	bx	lr

08005434 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8005434:	b480      	push	{r7}
 8005436:	b087      	sub	sp, #28
 8005438:	af00      	add	r7, sp, #0
 800543a:	60f8      	str	r0, [r7, #12]
 800543c:	60b9      	str	r1, [r7, #8]
 800543e:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8005440:	68bb      	ldr	r3, [r7, #8]
 8005442:	f003 031f 	and.w	r3, r3, #31
 8005446:	2201      	movs	r2, #1
 8005448:	fa02 f303 	lsl.w	r3, r2, r3
 800544c:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 800544e:	68fb      	ldr	r3, [r7, #12]
 8005450:	6a1a      	ldr	r2, [r3, #32]
 8005452:	697b      	ldr	r3, [r7, #20]
 8005454:	43db      	mvns	r3, r3
 8005456:	401a      	ands	r2, r3
 8005458:	68fb      	ldr	r3, [r7, #12]
 800545a:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 800545c:	68fb      	ldr	r3, [r7, #12]
 800545e:	6a1a      	ldr	r2, [r3, #32]
 8005460:	68bb      	ldr	r3, [r7, #8]
 8005462:	f003 031f 	and.w	r3, r3, #31
 8005466:	6879      	ldr	r1, [r7, #4]
 8005468:	fa01 f303 	lsl.w	r3, r1, r3
 800546c:	431a      	orrs	r2, r3
 800546e:	68fb      	ldr	r3, [r7, #12]
 8005470:	621a      	str	r2, [r3, #32]
}
 8005472:	bf00      	nop
 8005474:	371c      	adds	r7, #28
 8005476:	46bd      	mov	sp, r7
 8005478:	bc80      	pop	{r7}
 800547a:	4770      	bx	lr

0800547c <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 800547c:	b480      	push	{r7}
 800547e:	b085      	sub	sp, #20
 8005480:	af00      	add	r7, sp, #0
 8005482:	6078      	str	r0, [r7, #4]
 8005484:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8005486:	687b      	ldr	r3, [r7, #4]
 8005488:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800548c:	2b01      	cmp	r3, #1
 800548e:	d101      	bne.n	8005494 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8005490:	2302      	movs	r3, #2
 8005492:	e046      	b.n	8005522 <HAL_TIMEx_MasterConfigSynchronization+0xa6>
 8005494:	687b      	ldr	r3, [r7, #4]
 8005496:	2201      	movs	r2, #1
 8005498:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800549c:	687b      	ldr	r3, [r7, #4]
 800549e:	2202      	movs	r2, #2
 80054a0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80054a4:	687b      	ldr	r3, [r7, #4]
 80054a6:	681b      	ldr	r3, [r3, #0]
 80054a8:	685b      	ldr	r3, [r3, #4]
 80054aa:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80054ac:	687b      	ldr	r3, [r7, #4]
 80054ae:	681b      	ldr	r3, [r3, #0]
 80054b0:	689b      	ldr	r3, [r3, #8]
 80054b2:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80054b4:	68fb      	ldr	r3, [r7, #12]
 80054b6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80054ba:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80054bc:	683b      	ldr	r3, [r7, #0]
 80054be:	681b      	ldr	r3, [r3, #0]
 80054c0:	68fa      	ldr	r2, [r7, #12]
 80054c2:	4313      	orrs	r3, r2
 80054c4:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80054c6:	687b      	ldr	r3, [r7, #4]
 80054c8:	681b      	ldr	r3, [r3, #0]
 80054ca:	68fa      	ldr	r2, [r7, #12]
 80054cc:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80054ce:	687b      	ldr	r3, [r7, #4]
 80054d0:	681b      	ldr	r3, [r3, #0]
 80054d2:	4a16      	ldr	r2, [pc, #88]	; (800552c <HAL_TIMEx_MasterConfigSynchronization+0xb0>)
 80054d4:	4293      	cmp	r3, r2
 80054d6:	d00e      	beq.n	80054f6 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 80054d8:	687b      	ldr	r3, [r7, #4]
 80054da:	681b      	ldr	r3, [r3, #0]
 80054dc:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80054e0:	d009      	beq.n	80054f6 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 80054e2:	687b      	ldr	r3, [r7, #4]
 80054e4:	681b      	ldr	r3, [r3, #0]
 80054e6:	4a12      	ldr	r2, [pc, #72]	; (8005530 <HAL_TIMEx_MasterConfigSynchronization+0xb4>)
 80054e8:	4293      	cmp	r3, r2
 80054ea:	d004      	beq.n	80054f6 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 80054ec:	687b      	ldr	r3, [r7, #4]
 80054ee:	681b      	ldr	r3, [r3, #0]
 80054f0:	4a10      	ldr	r2, [pc, #64]	; (8005534 <HAL_TIMEx_MasterConfigSynchronization+0xb8>)
 80054f2:	4293      	cmp	r3, r2
 80054f4:	d10c      	bne.n	8005510 <HAL_TIMEx_MasterConfigSynchronization+0x94>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80054f6:	68bb      	ldr	r3, [r7, #8]
 80054f8:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80054fc:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80054fe:	683b      	ldr	r3, [r7, #0]
 8005500:	685b      	ldr	r3, [r3, #4]
 8005502:	68ba      	ldr	r2, [r7, #8]
 8005504:	4313      	orrs	r3, r2
 8005506:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8005508:	687b      	ldr	r3, [r7, #4]
 800550a:	681b      	ldr	r3, [r3, #0]
 800550c:	68ba      	ldr	r2, [r7, #8]
 800550e:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8005510:	687b      	ldr	r3, [r7, #4]
 8005512:	2201      	movs	r2, #1
 8005514:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8005518:	687b      	ldr	r3, [r7, #4]
 800551a:	2200      	movs	r2, #0
 800551c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8005520:	2300      	movs	r3, #0
}
 8005522:	4618      	mov	r0, r3
 8005524:	3714      	adds	r7, #20
 8005526:	46bd      	mov	sp, r7
 8005528:	bc80      	pop	{r7}
 800552a:	4770      	bx	lr
 800552c:	40012c00 	.word	0x40012c00
 8005530:	40000400 	.word	0x40000400
 8005534:	40000800 	.word	0x40000800

08005538 <USB_CoreInit>:
  * @param  cfg pointer to a USB_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_TypeDef *USBx, USB_CfgTypeDef cfg)
{
 8005538:	b084      	sub	sp, #16
 800553a:	b480      	push	{r7}
 800553c:	b083      	sub	sp, #12
 800553e:	af00      	add	r7, sp, #0
 8005540:	6078      	str	r0, [r7, #4]
 8005542:	f107 0014 	add.w	r0, r7, #20
 8005546:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  /* NOTE : - This function is not required by USB Device FS peripheral, it is used
              only by USB OTG FS peripheral.
            - This function is added to ensure compatibility across platforms.
   */

  return HAL_OK;
 800554a:	2300      	movs	r3, #0
}
 800554c:	4618      	mov	r0, r3
 800554e:	370c      	adds	r7, #12
 8005550:	46bd      	mov	sp, r7
 8005552:	bc80      	pop	{r7}
 8005554:	b004      	add	sp, #16
 8005556:	4770      	bx	lr

08005558 <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_TypeDef *USBx)
{
 8005558:	b480      	push	{r7}
 800555a:	b085      	sub	sp, #20
 800555c:	af00      	add	r7, sp, #0
 800555e:	6078      	str	r0, [r7, #4]
  uint32_t winterruptmask;

  /* Clear pending interrupts */
  USBx->ISTR = 0U;
 8005560:	687b      	ldr	r3, [r7, #4]
 8005562:	2200      	movs	r2, #0
 8005564:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44

  /* Set winterruptmask variable */
  winterruptmask = USB_CNTR_CTRM  | USB_CNTR_WKUPM |
 8005568:	f44f 433f 	mov.w	r3, #48896	; 0xbf00
 800556c:	60fb      	str	r3, [r7, #12]
                   USB_CNTR_SUSPM | USB_CNTR_ERRM |
                   USB_CNTR_SOFM | USB_CNTR_ESOFM |
                   USB_CNTR_RESETM;

  /* Set interrupt mask */
  USBx->CNTR = (uint16_t)winterruptmask;
 800556e:	68fb      	ldr	r3, [r7, #12]
 8005570:	b29a      	uxth	r2, r3
 8005572:	687b      	ldr	r3, [r7, #4]
 8005574:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

  return HAL_OK;
 8005578:	2300      	movs	r3, #0
}
 800557a:	4618      	mov	r0, r3
 800557c:	3714      	adds	r7, #20
 800557e:	46bd      	mov	sp, r7
 8005580:	bc80      	pop	{r7}
 8005582:	4770      	bx	lr

08005584 <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_TypeDef *USBx)
{
 8005584:	b480      	push	{r7}
 8005586:	b085      	sub	sp, #20
 8005588:	af00      	add	r7, sp, #0
 800558a:	6078      	str	r0, [r7, #4]
  uint32_t winterruptmask;

  /* Set winterruptmask variable */
  winterruptmask = USB_CNTR_CTRM  | USB_CNTR_WKUPM |
 800558c:	f44f 433f 	mov.w	r3, #48896	; 0xbf00
 8005590:	60fb      	str	r3, [r7, #12]
                   USB_CNTR_SUSPM | USB_CNTR_ERRM |
                   USB_CNTR_SOFM | USB_CNTR_ESOFM |
                   USB_CNTR_RESETM;

  /* Clear interrupt mask */
  USBx->CNTR &= (uint16_t)(~winterruptmask);
 8005592:	687b      	ldr	r3, [r7, #4]
 8005594:	f8b3 3040 	ldrh.w	r3, [r3, #64]	; 0x40
 8005598:	b29a      	uxth	r2, r3
 800559a:	68fb      	ldr	r3, [r7, #12]
 800559c:	b29b      	uxth	r3, r3
 800559e:	43db      	mvns	r3, r3
 80055a0:	b29b      	uxth	r3, r3
 80055a2:	4013      	ands	r3, r2
 80055a4:	b29a      	uxth	r2, r3
 80055a6:	687b      	ldr	r3, [r7, #4]
 80055a8:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

  return HAL_OK;
 80055ac:	2300      	movs	r3, #0
}
 80055ae:	4618      	mov	r0, r3
 80055b0:	3714      	adds	r7, #20
 80055b2:	46bd      	mov	sp, r7
 80055b4:	bc80      	pop	{r7}
 80055b6:	4770      	bx	lr

080055b8 <USB_SetCurrentMode>:
  *          This parameter can be one of the these values:
  *            @arg USB_DEVICE_MODE Peripheral mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_TypeDef *USBx, USB_ModeTypeDef mode)
{
 80055b8:	b480      	push	{r7}
 80055ba:	b083      	sub	sp, #12
 80055bc:	af00      	add	r7, sp, #0
 80055be:	6078      	str	r0, [r7, #4]
 80055c0:	460b      	mov	r3, r1
 80055c2:	70fb      	strb	r3, [r7, #3]

  /* NOTE : - This function is not required by USB Device FS peripheral, it is used
              only by USB OTG FS peripheral.
            - This function is added to ensure compatibility across platforms.
   */
  return HAL_OK;
 80055c4:	2300      	movs	r3, #0
}
 80055c6:	4618      	mov	r0, r3
 80055c8:	370c      	adds	r7, #12
 80055ca:	46bd      	mov	sp, r7
 80055cc:	bc80      	pop	{r7}
 80055ce:	4770      	bx	lr

080055d0 <USB_DevInit>:
  * @param  cfg  pointer to a USB_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_TypeDef *USBx, USB_CfgTypeDef cfg)
{
 80055d0:	b084      	sub	sp, #16
 80055d2:	b480      	push	{r7}
 80055d4:	b083      	sub	sp, #12
 80055d6:	af00      	add	r7, sp, #0
 80055d8:	6078      	str	r0, [r7, #4]
 80055da:	f107 0014 	add.w	r0, r7, #20
 80055de:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  /* Prevent unused argument(s) compilation warning */
  UNUSED(cfg);

  /* Init Device */
  /* CNTR_FRES = 1 */
  USBx->CNTR = (uint16_t)USB_CNTR_FRES;
 80055e2:	687b      	ldr	r3, [r7, #4]
 80055e4:	2201      	movs	r2, #1
 80055e6:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

  /* CNTR_FRES = 0 */
  USBx->CNTR = 0U;
 80055ea:	687b      	ldr	r3, [r7, #4]
 80055ec:	2200      	movs	r2, #0
 80055ee:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

  /* Clear pending interrupts */
  USBx->ISTR = 0U;
 80055f2:	687b      	ldr	r3, [r7, #4]
 80055f4:	2200      	movs	r2, #0
 80055f6:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44

  /*Set Btable Address*/
  USBx->BTABLE = BTABLE_ADDRESS;
 80055fa:	687b      	ldr	r3, [r7, #4]
 80055fc:	2200      	movs	r2, #0
 80055fe:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50

  return HAL_OK;
 8005602:	2300      	movs	r3, #0
}
 8005604:	4618      	mov	r0, r3
 8005606:	370c      	adds	r7, #12
 8005608:	46bd      	mov	sp, r7
 800560a:	bc80      	pop	{r7}
 800560c:	b004      	add	sp, #16
 800560e:	4770      	bx	lr

08005610 <USB_ActivateEndpoint>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateEndpoint(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 8005610:	b480      	push	{r7}
 8005612:	b09d      	sub	sp, #116	; 0x74
 8005614:	af00      	add	r7, sp, #0
 8005616:	6078      	str	r0, [r7, #4]
 8005618:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef ret = HAL_OK;
 800561a:	2300      	movs	r3, #0
 800561c:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f
  uint16_t wEpRegVal;

  wEpRegVal = PCD_GET_ENDPOINT(USBx, ep->num) & USB_EP_T_MASK;
 8005620:	687a      	ldr	r2, [r7, #4]
 8005622:	683b      	ldr	r3, [r7, #0]
 8005624:	781b      	ldrb	r3, [r3, #0]
 8005626:	009b      	lsls	r3, r3, #2
 8005628:	4413      	add	r3, r2
 800562a:	881b      	ldrh	r3, [r3, #0]
 800562c:	b29b      	uxth	r3, r3
 800562e:	f423 43ec 	bic.w	r3, r3, #30208	; 0x7600
 8005632:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005636:	f8a7 306c 	strh.w	r3, [r7, #108]	; 0x6c

  /* initialize Endpoint */
  switch (ep->type)
 800563a:	683b      	ldr	r3, [r7, #0]
 800563c:	78db      	ldrb	r3, [r3, #3]
 800563e:	2b03      	cmp	r3, #3
 8005640:	d81f      	bhi.n	8005682 <USB_ActivateEndpoint+0x72>
 8005642:	a201      	add	r2, pc, #4	; (adr r2, 8005648 <USB_ActivateEndpoint+0x38>)
 8005644:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005648:	08005659 	.word	0x08005659
 800564c:	08005675 	.word	0x08005675
 8005650:	0800568b 	.word	0x0800568b
 8005654:	08005667 	.word	0x08005667
  {
    case EP_TYPE_CTRL:
      wEpRegVal |= USB_EP_CONTROL;
 8005658:	f8b7 306c 	ldrh.w	r3, [r7, #108]	; 0x6c
 800565c:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8005660:	f8a7 306c 	strh.w	r3, [r7, #108]	; 0x6c
      break;
 8005664:	e012      	b.n	800568c <USB_ActivateEndpoint+0x7c>
    case EP_TYPE_BULK:
      wEpRegVal |= USB_EP_BULK;
      break;

    case EP_TYPE_INTR:
      wEpRegVal |= USB_EP_INTERRUPT;
 8005666:	f8b7 306c 	ldrh.w	r3, [r7, #108]	; 0x6c
 800566a:	f443 63c0 	orr.w	r3, r3, #1536	; 0x600
 800566e:	f8a7 306c 	strh.w	r3, [r7, #108]	; 0x6c
      break;
 8005672:	e00b      	b.n	800568c <USB_ActivateEndpoint+0x7c>

    case EP_TYPE_ISOC:
      wEpRegVal |= USB_EP_ISOCHRONOUS;
 8005674:	f8b7 306c 	ldrh.w	r3, [r7, #108]	; 0x6c
 8005678:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800567c:	f8a7 306c 	strh.w	r3, [r7, #108]	; 0x6c
      break;
 8005680:	e004      	b.n	800568c <USB_ActivateEndpoint+0x7c>

    default:
      ret = HAL_ERROR;
 8005682:	2301      	movs	r3, #1
 8005684:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f
      break;
 8005688:	e000      	b.n	800568c <USB_ActivateEndpoint+0x7c>
      break;
 800568a:	bf00      	nop
  }

  PCD_SET_ENDPOINT(USBx, ep->num, (wEpRegVal | USB_EP_CTR_RX | USB_EP_CTR_TX));
 800568c:	687a      	ldr	r2, [r7, #4]
 800568e:	683b      	ldr	r3, [r7, #0]
 8005690:	781b      	ldrb	r3, [r3, #0]
 8005692:	009b      	lsls	r3, r3, #2
 8005694:	441a      	add	r2, r3
 8005696:	f8b7 306c 	ldrh.w	r3, [r7, #108]	; 0x6c
 800569a:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800569e:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 80056a2:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80056a6:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80056aa:	b29b      	uxth	r3, r3
 80056ac:	8013      	strh	r3, [r2, #0]

  PCD_SET_EP_ADDRESS(USBx, ep->num, ep->num);
 80056ae:	687a      	ldr	r2, [r7, #4]
 80056b0:	683b      	ldr	r3, [r7, #0]
 80056b2:	781b      	ldrb	r3, [r3, #0]
 80056b4:	009b      	lsls	r3, r3, #2
 80056b6:	4413      	add	r3, r2
 80056b8:	881b      	ldrh	r3, [r3, #0]
 80056ba:	b29b      	uxth	r3, r3
 80056bc:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80056c0:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80056c4:	b29a      	uxth	r2, r3
 80056c6:	683b      	ldr	r3, [r7, #0]
 80056c8:	781b      	ldrb	r3, [r3, #0]
 80056ca:	b29b      	uxth	r3, r3
 80056cc:	4313      	orrs	r3, r2
 80056ce:	f8a7 3066 	strh.w	r3, [r7, #102]	; 0x66
 80056d2:	687a      	ldr	r2, [r7, #4]
 80056d4:	683b      	ldr	r3, [r7, #0]
 80056d6:	781b      	ldrb	r3, [r3, #0]
 80056d8:	009b      	lsls	r3, r3, #2
 80056da:	441a      	add	r2, r3
 80056dc:	f8b7 3066 	ldrh.w	r3, [r7, #102]	; 0x66
 80056e0:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 80056e4:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 80056e8:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80056ec:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80056f0:	b29b      	uxth	r3, r3
 80056f2:	8013      	strh	r3, [r2, #0]

  if (ep->doublebuffer == 0U)
 80056f4:	683b      	ldr	r3, [r7, #0]
 80056f6:	7b1b      	ldrb	r3, [r3, #12]
 80056f8:	2b00      	cmp	r3, #0
 80056fa:	f040 8178 	bne.w	80059ee <USB_ActivateEndpoint+0x3de>
  {
    if (ep->is_in != 0U)
 80056fe:	683b      	ldr	r3, [r7, #0]
 8005700:	785b      	ldrb	r3, [r3, #1]
 8005702:	2b00      	cmp	r3, #0
 8005704:	f000 8084 	beq.w	8005810 <USB_ActivateEndpoint+0x200>
    {
      /*Set the endpoint Transmit buffer address */
      PCD_SET_EP_TX_ADDRESS(USBx, ep->num, ep->pmaadress);
 8005708:	687b      	ldr	r3, [r7, #4]
 800570a:	61bb      	str	r3, [r7, #24]
 800570c:	687b      	ldr	r3, [r7, #4]
 800570e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8005712:	b29b      	uxth	r3, r3
 8005714:	461a      	mov	r2, r3
 8005716:	69bb      	ldr	r3, [r7, #24]
 8005718:	4413      	add	r3, r2
 800571a:	61bb      	str	r3, [r7, #24]
 800571c:	683b      	ldr	r3, [r7, #0]
 800571e:	781b      	ldrb	r3, [r3, #0]
 8005720:	011a      	lsls	r2, r3, #4
 8005722:	69bb      	ldr	r3, [r7, #24]
 8005724:	4413      	add	r3, r2
 8005726:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800572a:	617b      	str	r3, [r7, #20]
 800572c:	683b      	ldr	r3, [r7, #0]
 800572e:	88db      	ldrh	r3, [r3, #6]
 8005730:	085b      	lsrs	r3, r3, #1
 8005732:	b29b      	uxth	r3, r3
 8005734:	005b      	lsls	r3, r3, #1
 8005736:	b29a      	uxth	r2, r3
 8005738:	697b      	ldr	r3, [r7, #20]
 800573a:	801a      	strh	r2, [r3, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 800573c:	687a      	ldr	r2, [r7, #4]
 800573e:	683b      	ldr	r3, [r7, #0]
 8005740:	781b      	ldrb	r3, [r3, #0]
 8005742:	009b      	lsls	r3, r3, #2
 8005744:	4413      	add	r3, r2
 8005746:	881b      	ldrh	r3, [r3, #0]
 8005748:	827b      	strh	r3, [r7, #18]
 800574a:	8a7b      	ldrh	r3, [r7, #18]
 800574c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005750:	2b00      	cmp	r3, #0
 8005752:	d01b      	beq.n	800578c <USB_ActivateEndpoint+0x17c>
 8005754:	687a      	ldr	r2, [r7, #4]
 8005756:	683b      	ldr	r3, [r7, #0]
 8005758:	781b      	ldrb	r3, [r3, #0]
 800575a:	009b      	lsls	r3, r3, #2
 800575c:	4413      	add	r3, r2
 800575e:	881b      	ldrh	r3, [r3, #0]
 8005760:	b29b      	uxth	r3, r3
 8005762:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8005766:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800576a:	823b      	strh	r3, [r7, #16]
 800576c:	687a      	ldr	r2, [r7, #4]
 800576e:	683b      	ldr	r3, [r7, #0]
 8005770:	781b      	ldrb	r3, [r3, #0]
 8005772:	009b      	lsls	r3, r3, #2
 8005774:	441a      	add	r2, r3
 8005776:	8a3b      	ldrh	r3, [r7, #16]
 8005778:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800577c:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8005780:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8005784:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 8005788:	b29b      	uxth	r3, r3
 800578a:	8013      	strh	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 800578c:	683b      	ldr	r3, [r7, #0]
 800578e:	78db      	ldrb	r3, [r3, #3]
 8005790:	2b01      	cmp	r3, #1
 8005792:	d020      	beq.n	80057d6 <USB_ActivateEndpoint+0x1c6>
      {
        /* Configure NAK status for the Endpoint */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_NAK);
 8005794:	687a      	ldr	r2, [r7, #4]
 8005796:	683b      	ldr	r3, [r7, #0]
 8005798:	781b      	ldrb	r3, [r3, #0]
 800579a:	009b      	lsls	r3, r3, #2
 800579c:	4413      	add	r3, r2
 800579e:	881b      	ldrh	r3, [r3, #0]
 80057a0:	b29b      	uxth	r3, r3
 80057a2:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80057a6:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80057aa:	81bb      	strh	r3, [r7, #12]
 80057ac:	89bb      	ldrh	r3, [r7, #12]
 80057ae:	f083 0320 	eor.w	r3, r3, #32
 80057b2:	81bb      	strh	r3, [r7, #12]
 80057b4:	687a      	ldr	r2, [r7, #4]
 80057b6:	683b      	ldr	r3, [r7, #0]
 80057b8:	781b      	ldrb	r3, [r3, #0]
 80057ba:	009b      	lsls	r3, r3, #2
 80057bc:	441a      	add	r2, r3
 80057be:	89bb      	ldrh	r3, [r7, #12]
 80057c0:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 80057c4:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 80057c8:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80057cc:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80057d0:	b29b      	uxth	r3, r3
 80057d2:	8013      	strh	r3, [r2, #0]
 80057d4:	e2d5      	b.n	8005d82 <USB_ActivateEndpoint+0x772>
      }
      else
      {
        /* Configure TX Endpoint to disabled state */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 80057d6:	687a      	ldr	r2, [r7, #4]
 80057d8:	683b      	ldr	r3, [r7, #0]
 80057da:	781b      	ldrb	r3, [r3, #0]
 80057dc:	009b      	lsls	r3, r3, #2
 80057de:	4413      	add	r3, r2
 80057e0:	881b      	ldrh	r3, [r3, #0]
 80057e2:	b29b      	uxth	r3, r3
 80057e4:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80057e8:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80057ec:	81fb      	strh	r3, [r7, #14]
 80057ee:	687a      	ldr	r2, [r7, #4]
 80057f0:	683b      	ldr	r3, [r7, #0]
 80057f2:	781b      	ldrb	r3, [r3, #0]
 80057f4:	009b      	lsls	r3, r3, #2
 80057f6:	441a      	add	r2, r3
 80057f8:	89fb      	ldrh	r3, [r7, #14]
 80057fa:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 80057fe:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8005802:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8005806:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800580a:	b29b      	uxth	r3, r3
 800580c:	8013      	strh	r3, [r2, #0]
 800580e:	e2b8      	b.n	8005d82 <USB_ActivateEndpoint+0x772>
      }
    }
    else
    {
      /* Set the endpoint Receive buffer address */
      PCD_SET_EP_RX_ADDRESS(USBx, ep->num, ep->pmaadress);
 8005810:	687b      	ldr	r3, [r7, #4]
 8005812:	633b      	str	r3, [r7, #48]	; 0x30
 8005814:	687b      	ldr	r3, [r7, #4]
 8005816:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800581a:	b29b      	uxth	r3, r3
 800581c:	461a      	mov	r2, r3
 800581e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005820:	4413      	add	r3, r2
 8005822:	633b      	str	r3, [r7, #48]	; 0x30
 8005824:	683b      	ldr	r3, [r7, #0]
 8005826:	781b      	ldrb	r3, [r3, #0]
 8005828:	011a      	lsls	r2, r3, #4
 800582a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800582c:	4413      	add	r3, r2
 800582e:	f503 6381 	add.w	r3, r3, #1032	; 0x408
 8005832:	62fb      	str	r3, [r7, #44]	; 0x2c
 8005834:	683b      	ldr	r3, [r7, #0]
 8005836:	88db      	ldrh	r3, [r3, #6]
 8005838:	085b      	lsrs	r3, r3, #1
 800583a:	b29b      	uxth	r3, r3
 800583c:	005b      	lsls	r3, r3, #1
 800583e:	b29a      	uxth	r2, r3
 8005840:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005842:	801a      	strh	r2, [r3, #0]

      /* Set the endpoint Receive buffer counter */
      PCD_SET_EP_RX_CNT(USBx, ep->num, ep->maxpacket);
 8005844:	687b      	ldr	r3, [r7, #4]
 8005846:	62bb      	str	r3, [r7, #40]	; 0x28
 8005848:	687b      	ldr	r3, [r7, #4]
 800584a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800584e:	b29b      	uxth	r3, r3
 8005850:	461a      	mov	r2, r3
 8005852:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005854:	4413      	add	r3, r2
 8005856:	62bb      	str	r3, [r7, #40]	; 0x28
 8005858:	683b      	ldr	r3, [r7, #0]
 800585a:	781b      	ldrb	r3, [r3, #0]
 800585c:	011a      	lsls	r2, r3, #4
 800585e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005860:	4413      	add	r3, r2
 8005862:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 8005866:	627b      	str	r3, [r7, #36]	; 0x24
 8005868:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800586a:	881b      	ldrh	r3, [r3, #0]
 800586c:	b29b      	uxth	r3, r3
 800586e:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8005872:	b29a      	uxth	r2, r3
 8005874:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005876:	801a      	strh	r2, [r3, #0]
 8005878:	683b      	ldr	r3, [r7, #0]
 800587a:	691b      	ldr	r3, [r3, #16]
 800587c:	2b3e      	cmp	r3, #62	; 0x3e
 800587e:	d91d      	bls.n	80058bc <USB_ActivateEndpoint+0x2ac>
 8005880:	683b      	ldr	r3, [r7, #0]
 8005882:	691b      	ldr	r3, [r3, #16]
 8005884:	095b      	lsrs	r3, r3, #5
 8005886:	66bb      	str	r3, [r7, #104]	; 0x68
 8005888:	683b      	ldr	r3, [r7, #0]
 800588a:	691b      	ldr	r3, [r3, #16]
 800588c:	f003 031f 	and.w	r3, r3, #31
 8005890:	2b00      	cmp	r3, #0
 8005892:	d102      	bne.n	800589a <USB_ActivateEndpoint+0x28a>
 8005894:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8005896:	3b01      	subs	r3, #1
 8005898:	66bb      	str	r3, [r7, #104]	; 0x68
 800589a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800589c:	881b      	ldrh	r3, [r3, #0]
 800589e:	b29a      	uxth	r2, r3
 80058a0:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 80058a2:	b29b      	uxth	r3, r3
 80058a4:	029b      	lsls	r3, r3, #10
 80058a6:	b29b      	uxth	r3, r3
 80058a8:	4313      	orrs	r3, r2
 80058aa:	b29b      	uxth	r3, r3
 80058ac:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80058b0:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80058b4:	b29a      	uxth	r2, r3
 80058b6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80058b8:	801a      	strh	r2, [r3, #0]
 80058ba:	e026      	b.n	800590a <USB_ActivateEndpoint+0x2fa>
 80058bc:	683b      	ldr	r3, [r7, #0]
 80058be:	691b      	ldr	r3, [r3, #16]
 80058c0:	2b00      	cmp	r3, #0
 80058c2:	d10a      	bne.n	80058da <USB_ActivateEndpoint+0x2ca>
 80058c4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80058c6:	881b      	ldrh	r3, [r3, #0]
 80058c8:	b29b      	uxth	r3, r3
 80058ca:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80058ce:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80058d2:	b29a      	uxth	r2, r3
 80058d4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80058d6:	801a      	strh	r2, [r3, #0]
 80058d8:	e017      	b.n	800590a <USB_ActivateEndpoint+0x2fa>
 80058da:	683b      	ldr	r3, [r7, #0]
 80058dc:	691b      	ldr	r3, [r3, #16]
 80058de:	085b      	lsrs	r3, r3, #1
 80058e0:	66bb      	str	r3, [r7, #104]	; 0x68
 80058e2:	683b      	ldr	r3, [r7, #0]
 80058e4:	691b      	ldr	r3, [r3, #16]
 80058e6:	f003 0301 	and.w	r3, r3, #1
 80058ea:	2b00      	cmp	r3, #0
 80058ec:	d002      	beq.n	80058f4 <USB_ActivateEndpoint+0x2e4>
 80058ee:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 80058f0:	3301      	adds	r3, #1
 80058f2:	66bb      	str	r3, [r7, #104]	; 0x68
 80058f4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80058f6:	881b      	ldrh	r3, [r3, #0]
 80058f8:	b29a      	uxth	r2, r3
 80058fa:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 80058fc:	b29b      	uxth	r3, r3
 80058fe:	029b      	lsls	r3, r3, #10
 8005900:	b29b      	uxth	r3, r3
 8005902:	4313      	orrs	r3, r2
 8005904:	b29a      	uxth	r2, r3
 8005906:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005908:	801a      	strh	r2, [r3, #0]
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 800590a:	687a      	ldr	r2, [r7, #4]
 800590c:	683b      	ldr	r3, [r7, #0]
 800590e:	781b      	ldrb	r3, [r3, #0]
 8005910:	009b      	lsls	r3, r3, #2
 8005912:	4413      	add	r3, r2
 8005914:	881b      	ldrh	r3, [r3, #0]
 8005916:	847b      	strh	r3, [r7, #34]	; 0x22
 8005918:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 800591a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800591e:	2b00      	cmp	r3, #0
 8005920:	d01b      	beq.n	800595a <USB_ActivateEndpoint+0x34a>
 8005922:	687a      	ldr	r2, [r7, #4]
 8005924:	683b      	ldr	r3, [r7, #0]
 8005926:	781b      	ldrb	r3, [r3, #0]
 8005928:	009b      	lsls	r3, r3, #2
 800592a:	4413      	add	r3, r2
 800592c:	881b      	ldrh	r3, [r3, #0]
 800592e:	b29b      	uxth	r3, r3
 8005930:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8005934:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005938:	843b      	strh	r3, [r7, #32]
 800593a:	687a      	ldr	r2, [r7, #4]
 800593c:	683b      	ldr	r3, [r7, #0]
 800593e:	781b      	ldrb	r3, [r3, #0]
 8005940:	009b      	lsls	r3, r3, #2
 8005942:	441a      	add	r2, r3
 8005944:	8c3b      	ldrh	r3, [r7, #32]
 8005946:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800594a:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800594e:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8005952:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8005956:	b29b      	uxth	r3, r3
 8005958:	8013      	strh	r3, [r2, #0]

      if (ep->num == 0U)
 800595a:	683b      	ldr	r3, [r7, #0]
 800595c:	781b      	ldrb	r3, [r3, #0]
 800595e:	2b00      	cmp	r3, #0
 8005960:	d124      	bne.n	80059ac <USB_ActivateEndpoint+0x39c>
      {
        /* Configure VALID status for EP0 */
        PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 8005962:	687a      	ldr	r2, [r7, #4]
 8005964:	683b      	ldr	r3, [r7, #0]
 8005966:	781b      	ldrb	r3, [r3, #0]
 8005968:	009b      	lsls	r3, r3, #2
 800596a:	4413      	add	r3, r2
 800596c:	881b      	ldrh	r3, [r3, #0]
 800596e:	b29b      	uxth	r3, r3
 8005970:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8005974:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005978:	83bb      	strh	r3, [r7, #28]
 800597a:	8bbb      	ldrh	r3, [r7, #28]
 800597c:	f483 5380 	eor.w	r3, r3, #4096	; 0x1000
 8005980:	83bb      	strh	r3, [r7, #28]
 8005982:	8bbb      	ldrh	r3, [r7, #28]
 8005984:	f483 5300 	eor.w	r3, r3, #8192	; 0x2000
 8005988:	83bb      	strh	r3, [r7, #28]
 800598a:	687a      	ldr	r2, [r7, #4]
 800598c:	683b      	ldr	r3, [r7, #0]
 800598e:	781b      	ldrb	r3, [r3, #0]
 8005990:	009b      	lsls	r3, r3, #2
 8005992:	441a      	add	r2, r3
 8005994:	8bbb      	ldrh	r3, [r7, #28]
 8005996:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800599a:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800599e:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80059a2:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80059a6:	b29b      	uxth	r3, r3
 80059a8:	8013      	strh	r3, [r2, #0]
 80059aa:	e1ea      	b.n	8005d82 <USB_ActivateEndpoint+0x772>
      }
      else
      {
        /* Configure NAK status for OUT Endpoint */
        PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_NAK);
 80059ac:	687a      	ldr	r2, [r7, #4]
 80059ae:	683b      	ldr	r3, [r7, #0]
 80059b0:	781b      	ldrb	r3, [r3, #0]
 80059b2:	009b      	lsls	r3, r3, #2
 80059b4:	4413      	add	r3, r2
 80059b6:	881b      	ldrh	r3, [r3, #0]
 80059b8:	b29b      	uxth	r3, r3
 80059ba:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80059be:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80059c2:	83fb      	strh	r3, [r7, #30]
 80059c4:	8bfb      	ldrh	r3, [r7, #30]
 80059c6:	f483 5300 	eor.w	r3, r3, #8192	; 0x2000
 80059ca:	83fb      	strh	r3, [r7, #30]
 80059cc:	687a      	ldr	r2, [r7, #4]
 80059ce:	683b      	ldr	r3, [r7, #0]
 80059d0:	781b      	ldrb	r3, [r3, #0]
 80059d2:	009b      	lsls	r3, r3, #2
 80059d4:	441a      	add	r2, r3
 80059d6:	8bfb      	ldrh	r3, [r7, #30]
 80059d8:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 80059dc:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 80059e0:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80059e4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80059e8:	b29b      	uxth	r3, r3
 80059ea:	8013      	strh	r3, [r2, #0]
 80059ec:	e1c9      	b.n	8005d82 <USB_ActivateEndpoint+0x772>
  }
#if (USE_USB_DOUBLE_BUFFER == 1U)
  /* Double Buffer */
  else
  {
    if (ep->type == EP_TYPE_BULK)
 80059ee:	683b      	ldr	r3, [r7, #0]
 80059f0:	78db      	ldrb	r3, [r3, #3]
 80059f2:	2b02      	cmp	r3, #2
 80059f4:	d11e      	bne.n	8005a34 <USB_ActivateEndpoint+0x424>
    {
      /* Set bulk endpoint as double buffered */
      PCD_SET_BULK_EP_DBUF(USBx, ep->num);
 80059f6:	687a      	ldr	r2, [r7, #4]
 80059f8:	683b      	ldr	r3, [r7, #0]
 80059fa:	781b      	ldrb	r3, [r3, #0]
 80059fc:	009b      	lsls	r3, r3, #2
 80059fe:	4413      	add	r3, r2
 8005a00:	881b      	ldrh	r3, [r3, #0]
 8005a02:	b29b      	uxth	r3, r3
 8005a04:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8005a08:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005a0c:	f8a7 3062 	strh.w	r3, [r7, #98]	; 0x62
 8005a10:	687a      	ldr	r2, [r7, #4]
 8005a12:	683b      	ldr	r3, [r7, #0]
 8005a14:	781b      	ldrb	r3, [r3, #0]
 8005a16:	009b      	lsls	r3, r3, #2
 8005a18:	441a      	add	r2, r3
 8005a1a:	f8b7 3062 	ldrh.w	r3, [r7, #98]	; 0x62
 8005a1e:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8005a22:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8005a26:	f443 4301 	orr.w	r3, r3, #33024	; 0x8100
 8005a2a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8005a2e:	b29b      	uxth	r3, r3
 8005a30:	8013      	strh	r3, [r2, #0]
 8005a32:	e01d      	b.n	8005a70 <USB_ActivateEndpoint+0x460>
    }
    else
    {
      /* Set the ISOC endpoint in double buffer mode */
      PCD_CLEAR_EP_KIND(USBx, ep->num);
 8005a34:	687a      	ldr	r2, [r7, #4]
 8005a36:	683b      	ldr	r3, [r7, #0]
 8005a38:	781b      	ldrb	r3, [r3, #0]
 8005a3a:	009b      	lsls	r3, r3, #2
 8005a3c:	4413      	add	r3, r2
 8005a3e:	881b      	ldrh	r3, [r3, #0]
 8005a40:	b29b      	uxth	r3, r3
 8005a42:	f423 43e2 	bic.w	r3, r3, #28928	; 0x7100
 8005a46:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005a4a:	f8a7 3064 	strh.w	r3, [r7, #100]	; 0x64
 8005a4e:	687a      	ldr	r2, [r7, #4]
 8005a50:	683b      	ldr	r3, [r7, #0]
 8005a52:	781b      	ldrb	r3, [r3, #0]
 8005a54:	009b      	lsls	r3, r3, #2
 8005a56:	441a      	add	r2, r3
 8005a58:	f8b7 3064 	ldrh.w	r3, [r7, #100]	; 0x64
 8005a5c:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8005a60:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8005a64:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8005a68:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8005a6c:	b29b      	uxth	r3, r3
 8005a6e:	8013      	strh	r3, [r2, #0]
    }

    /* Set buffer address for double buffered mode */
    PCD_SET_EP_DBUF_ADDR(USBx, ep->num, ep->pmaaddr0, ep->pmaaddr1);
 8005a70:	687b      	ldr	r3, [r7, #4]
 8005a72:	65fb      	str	r3, [r7, #92]	; 0x5c
 8005a74:	687b      	ldr	r3, [r7, #4]
 8005a76:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8005a7a:	b29b      	uxth	r3, r3
 8005a7c:	461a      	mov	r2, r3
 8005a7e:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8005a80:	4413      	add	r3, r2
 8005a82:	65fb      	str	r3, [r7, #92]	; 0x5c
 8005a84:	683b      	ldr	r3, [r7, #0]
 8005a86:	781b      	ldrb	r3, [r3, #0]
 8005a88:	011a      	lsls	r2, r3, #4
 8005a8a:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8005a8c:	4413      	add	r3, r2
 8005a8e:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8005a92:	65bb      	str	r3, [r7, #88]	; 0x58
 8005a94:	683b      	ldr	r3, [r7, #0]
 8005a96:	891b      	ldrh	r3, [r3, #8]
 8005a98:	085b      	lsrs	r3, r3, #1
 8005a9a:	b29b      	uxth	r3, r3
 8005a9c:	005b      	lsls	r3, r3, #1
 8005a9e:	b29a      	uxth	r2, r3
 8005aa0:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8005aa2:	801a      	strh	r2, [r3, #0]
 8005aa4:	687b      	ldr	r3, [r7, #4]
 8005aa6:	657b      	str	r3, [r7, #84]	; 0x54
 8005aa8:	687b      	ldr	r3, [r7, #4]
 8005aaa:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8005aae:	b29b      	uxth	r3, r3
 8005ab0:	461a      	mov	r2, r3
 8005ab2:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8005ab4:	4413      	add	r3, r2
 8005ab6:	657b      	str	r3, [r7, #84]	; 0x54
 8005ab8:	683b      	ldr	r3, [r7, #0]
 8005aba:	781b      	ldrb	r3, [r3, #0]
 8005abc:	011a      	lsls	r2, r3, #4
 8005abe:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8005ac0:	4413      	add	r3, r2
 8005ac2:	f503 6381 	add.w	r3, r3, #1032	; 0x408
 8005ac6:	653b      	str	r3, [r7, #80]	; 0x50
 8005ac8:	683b      	ldr	r3, [r7, #0]
 8005aca:	895b      	ldrh	r3, [r3, #10]
 8005acc:	085b      	lsrs	r3, r3, #1
 8005ace:	b29b      	uxth	r3, r3
 8005ad0:	005b      	lsls	r3, r3, #1
 8005ad2:	b29a      	uxth	r2, r3
 8005ad4:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8005ad6:	801a      	strh	r2, [r3, #0]

    if (ep->is_in == 0U)
 8005ad8:	683b      	ldr	r3, [r7, #0]
 8005ada:	785b      	ldrb	r3, [r3, #1]
 8005adc:	2b00      	cmp	r3, #0
 8005ade:	f040 8093 	bne.w	8005c08 <USB_ActivateEndpoint+0x5f8>
    {
      /* Clear the data toggle bits for the endpoint IN/OUT */
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8005ae2:	687a      	ldr	r2, [r7, #4]
 8005ae4:	683b      	ldr	r3, [r7, #0]
 8005ae6:	781b      	ldrb	r3, [r3, #0]
 8005ae8:	009b      	lsls	r3, r3, #2
 8005aea:	4413      	add	r3, r2
 8005aec:	881b      	ldrh	r3, [r3, #0]
 8005aee:	f8a7 3040 	strh.w	r3, [r7, #64]	; 0x40
 8005af2:	f8b7 3040 	ldrh.w	r3, [r7, #64]	; 0x40
 8005af6:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8005afa:	2b00      	cmp	r3, #0
 8005afc:	d01b      	beq.n	8005b36 <USB_ActivateEndpoint+0x526>
 8005afe:	687a      	ldr	r2, [r7, #4]
 8005b00:	683b      	ldr	r3, [r7, #0]
 8005b02:	781b      	ldrb	r3, [r3, #0]
 8005b04:	009b      	lsls	r3, r3, #2
 8005b06:	4413      	add	r3, r2
 8005b08:	881b      	ldrh	r3, [r3, #0]
 8005b0a:	b29b      	uxth	r3, r3
 8005b0c:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8005b10:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005b14:	87fb      	strh	r3, [r7, #62]	; 0x3e
 8005b16:	687a      	ldr	r2, [r7, #4]
 8005b18:	683b      	ldr	r3, [r7, #0]
 8005b1a:	781b      	ldrb	r3, [r3, #0]
 8005b1c:	009b      	lsls	r3, r3, #2
 8005b1e:	441a      	add	r2, r3
 8005b20:	8ffb      	ldrh	r3, [r7, #62]	; 0x3e
 8005b22:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8005b26:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8005b2a:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8005b2e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8005b32:	b29b      	uxth	r3, r3
 8005b34:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8005b36:	687a      	ldr	r2, [r7, #4]
 8005b38:	683b      	ldr	r3, [r7, #0]
 8005b3a:	781b      	ldrb	r3, [r3, #0]
 8005b3c:	009b      	lsls	r3, r3, #2
 8005b3e:	4413      	add	r3, r2
 8005b40:	881b      	ldrh	r3, [r3, #0]
 8005b42:	87bb      	strh	r3, [r7, #60]	; 0x3c
 8005b44:	8fbb      	ldrh	r3, [r7, #60]	; 0x3c
 8005b46:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005b4a:	2b00      	cmp	r3, #0
 8005b4c:	d01b      	beq.n	8005b86 <USB_ActivateEndpoint+0x576>
 8005b4e:	687a      	ldr	r2, [r7, #4]
 8005b50:	683b      	ldr	r3, [r7, #0]
 8005b52:	781b      	ldrb	r3, [r3, #0]
 8005b54:	009b      	lsls	r3, r3, #2
 8005b56:	4413      	add	r3, r2
 8005b58:	881b      	ldrh	r3, [r3, #0]
 8005b5a:	b29b      	uxth	r3, r3
 8005b5c:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8005b60:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005b64:	877b      	strh	r3, [r7, #58]	; 0x3a
 8005b66:	687a      	ldr	r2, [r7, #4]
 8005b68:	683b      	ldr	r3, [r7, #0]
 8005b6a:	781b      	ldrb	r3, [r3, #0]
 8005b6c:	009b      	lsls	r3, r3, #2
 8005b6e:	441a      	add	r2, r3
 8005b70:	8f7b      	ldrh	r3, [r7, #58]	; 0x3a
 8005b72:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8005b76:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8005b7a:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8005b7e:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 8005b82:	b29b      	uxth	r3, r3
 8005b84:	8013      	strh	r3, [r2, #0]

      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 8005b86:	687a      	ldr	r2, [r7, #4]
 8005b88:	683b      	ldr	r3, [r7, #0]
 8005b8a:	781b      	ldrb	r3, [r3, #0]
 8005b8c:	009b      	lsls	r3, r3, #2
 8005b8e:	4413      	add	r3, r2
 8005b90:	881b      	ldrh	r3, [r3, #0]
 8005b92:	b29b      	uxth	r3, r3
 8005b94:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8005b98:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005b9c:	873b      	strh	r3, [r7, #56]	; 0x38
 8005b9e:	8f3b      	ldrh	r3, [r7, #56]	; 0x38
 8005ba0:	f483 5380 	eor.w	r3, r3, #4096	; 0x1000
 8005ba4:	873b      	strh	r3, [r7, #56]	; 0x38
 8005ba6:	8f3b      	ldrh	r3, [r7, #56]	; 0x38
 8005ba8:	f483 5300 	eor.w	r3, r3, #8192	; 0x2000
 8005bac:	873b      	strh	r3, [r7, #56]	; 0x38
 8005bae:	687a      	ldr	r2, [r7, #4]
 8005bb0:	683b      	ldr	r3, [r7, #0]
 8005bb2:	781b      	ldrb	r3, [r3, #0]
 8005bb4:	009b      	lsls	r3, r3, #2
 8005bb6:	441a      	add	r2, r3
 8005bb8:	8f3b      	ldrh	r3, [r7, #56]	; 0x38
 8005bba:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8005bbe:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8005bc2:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8005bc6:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8005bca:	b29b      	uxth	r3, r3
 8005bcc:	8013      	strh	r3, [r2, #0]
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 8005bce:	687a      	ldr	r2, [r7, #4]
 8005bd0:	683b      	ldr	r3, [r7, #0]
 8005bd2:	781b      	ldrb	r3, [r3, #0]
 8005bd4:	009b      	lsls	r3, r3, #2
 8005bd6:	4413      	add	r3, r2
 8005bd8:	881b      	ldrh	r3, [r3, #0]
 8005bda:	b29b      	uxth	r3, r3
 8005bdc:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8005be0:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8005be4:	86fb      	strh	r3, [r7, #54]	; 0x36
 8005be6:	687a      	ldr	r2, [r7, #4]
 8005be8:	683b      	ldr	r3, [r7, #0]
 8005bea:	781b      	ldrb	r3, [r3, #0]
 8005bec:	009b      	lsls	r3, r3, #2
 8005bee:	441a      	add	r2, r3
 8005bf0:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 8005bf2:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8005bf6:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8005bfa:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8005bfe:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8005c02:	b29b      	uxth	r3, r3
 8005c04:	8013      	strh	r3, [r2, #0]
 8005c06:	e0bc      	b.n	8005d82 <USB_ActivateEndpoint+0x772>
    }
    else
    {
      /* Clear the data toggle bits for the endpoint IN/OUT */
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8005c08:	687a      	ldr	r2, [r7, #4]
 8005c0a:	683b      	ldr	r3, [r7, #0]
 8005c0c:	781b      	ldrb	r3, [r3, #0]
 8005c0e:	009b      	lsls	r3, r3, #2
 8005c10:	4413      	add	r3, r2
 8005c12:	881b      	ldrh	r3, [r3, #0]
 8005c14:	f8a7 304e 	strh.w	r3, [r7, #78]	; 0x4e
 8005c18:	f8b7 304e 	ldrh.w	r3, [r7, #78]	; 0x4e
 8005c1c:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8005c20:	2b00      	cmp	r3, #0
 8005c22:	d01d      	beq.n	8005c60 <USB_ActivateEndpoint+0x650>
 8005c24:	687a      	ldr	r2, [r7, #4]
 8005c26:	683b      	ldr	r3, [r7, #0]
 8005c28:	781b      	ldrb	r3, [r3, #0]
 8005c2a:	009b      	lsls	r3, r3, #2
 8005c2c:	4413      	add	r3, r2
 8005c2e:	881b      	ldrh	r3, [r3, #0]
 8005c30:	b29b      	uxth	r3, r3
 8005c32:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8005c36:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005c3a:	f8a7 304c 	strh.w	r3, [r7, #76]	; 0x4c
 8005c3e:	687a      	ldr	r2, [r7, #4]
 8005c40:	683b      	ldr	r3, [r7, #0]
 8005c42:	781b      	ldrb	r3, [r3, #0]
 8005c44:	009b      	lsls	r3, r3, #2
 8005c46:	441a      	add	r2, r3
 8005c48:	f8b7 304c 	ldrh.w	r3, [r7, #76]	; 0x4c
 8005c4c:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8005c50:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8005c54:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8005c58:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8005c5c:	b29b      	uxth	r3, r3
 8005c5e:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8005c60:	687a      	ldr	r2, [r7, #4]
 8005c62:	683b      	ldr	r3, [r7, #0]
 8005c64:	781b      	ldrb	r3, [r3, #0]
 8005c66:	009b      	lsls	r3, r3, #2
 8005c68:	4413      	add	r3, r2
 8005c6a:	881b      	ldrh	r3, [r3, #0]
 8005c6c:	f8a7 304a 	strh.w	r3, [r7, #74]	; 0x4a
 8005c70:	f8b7 304a 	ldrh.w	r3, [r7, #74]	; 0x4a
 8005c74:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005c78:	2b00      	cmp	r3, #0
 8005c7a:	d01d      	beq.n	8005cb8 <USB_ActivateEndpoint+0x6a8>
 8005c7c:	687a      	ldr	r2, [r7, #4]
 8005c7e:	683b      	ldr	r3, [r7, #0]
 8005c80:	781b      	ldrb	r3, [r3, #0]
 8005c82:	009b      	lsls	r3, r3, #2
 8005c84:	4413      	add	r3, r2
 8005c86:	881b      	ldrh	r3, [r3, #0]
 8005c88:	b29b      	uxth	r3, r3
 8005c8a:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8005c8e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005c92:	f8a7 3048 	strh.w	r3, [r7, #72]	; 0x48
 8005c96:	687a      	ldr	r2, [r7, #4]
 8005c98:	683b      	ldr	r3, [r7, #0]
 8005c9a:	781b      	ldrb	r3, [r3, #0]
 8005c9c:	009b      	lsls	r3, r3, #2
 8005c9e:	441a      	add	r2, r3
 8005ca0:	f8b7 3048 	ldrh.w	r3, [r7, #72]	; 0x48
 8005ca4:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8005ca8:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8005cac:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8005cb0:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 8005cb4:	b29b      	uxth	r3, r3
 8005cb6:	8013      	strh	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 8005cb8:	683b      	ldr	r3, [r7, #0]
 8005cba:	78db      	ldrb	r3, [r3, #3]
 8005cbc:	2b01      	cmp	r3, #1
 8005cbe:	d024      	beq.n	8005d0a <USB_ActivateEndpoint+0x6fa>
      {
        /* Configure NAK status for the Endpoint */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_NAK);
 8005cc0:	687a      	ldr	r2, [r7, #4]
 8005cc2:	683b      	ldr	r3, [r7, #0]
 8005cc4:	781b      	ldrb	r3, [r3, #0]
 8005cc6:	009b      	lsls	r3, r3, #2
 8005cc8:	4413      	add	r3, r2
 8005cca:	881b      	ldrh	r3, [r3, #0]
 8005ccc:	b29b      	uxth	r3, r3
 8005cce:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8005cd2:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8005cd6:	f8a7 3044 	strh.w	r3, [r7, #68]	; 0x44
 8005cda:	f8b7 3044 	ldrh.w	r3, [r7, #68]	; 0x44
 8005cde:	f083 0320 	eor.w	r3, r3, #32
 8005ce2:	f8a7 3044 	strh.w	r3, [r7, #68]	; 0x44
 8005ce6:	687a      	ldr	r2, [r7, #4]
 8005ce8:	683b      	ldr	r3, [r7, #0]
 8005cea:	781b      	ldrb	r3, [r3, #0]
 8005cec:	009b      	lsls	r3, r3, #2
 8005cee:	441a      	add	r2, r3
 8005cf0:	f8b7 3044 	ldrh.w	r3, [r7, #68]	; 0x44
 8005cf4:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8005cf8:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8005cfc:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8005d00:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8005d04:	b29b      	uxth	r3, r3
 8005d06:	8013      	strh	r3, [r2, #0]
 8005d08:	e01d      	b.n	8005d46 <USB_ActivateEndpoint+0x736>
      }
      else
      {
        /* Configure TX Endpoint to disabled state */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 8005d0a:	687a      	ldr	r2, [r7, #4]
 8005d0c:	683b      	ldr	r3, [r7, #0]
 8005d0e:	781b      	ldrb	r3, [r3, #0]
 8005d10:	009b      	lsls	r3, r3, #2
 8005d12:	4413      	add	r3, r2
 8005d14:	881b      	ldrh	r3, [r3, #0]
 8005d16:	b29b      	uxth	r3, r3
 8005d18:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8005d1c:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8005d20:	f8a7 3046 	strh.w	r3, [r7, #70]	; 0x46
 8005d24:	687a      	ldr	r2, [r7, #4]
 8005d26:	683b      	ldr	r3, [r7, #0]
 8005d28:	781b      	ldrb	r3, [r3, #0]
 8005d2a:	009b      	lsls	r3, r3, #2
 8005d2c:	441a      	add	r2, r3
 8005d2e:	f8b7 3046 	ldrh.w	r3, [r7, #70]	; 0x46
 8005d32:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8005d36:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8005d3a:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8005d3e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8005d42:	b29b      	uxth	r3, r3
 8005d44:	8013      	strh	r3, [r2, #0]
      }

      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 8005d46:	687a      	ldr	r2, [r7, #4]
 8005d48:	683b      	ldr	r3, [r7, #0]
 8005d4a:	781b      	ldrb	r3, [r3, #0]
 8005d4c:	009b      	lsls	r3, r3, #2
 8005d4e:	4413      	add	r3, r2
 8005d50:	881b      	ldrh	r3, [r3, #0]
 8005d52:	b29b      	uxth	r3, r3
 8005d54:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8005d58:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005d5c:	f8a7 3042 	strh.w	r3, [r7, #66]	; 0x42
 8005d60:	687a      	ldr	r2, [r7, #4]
 8005d62:	683b      	ldr	r3, [r7, #0]
 8005d64:	781b      	ldrb	r3, [r3, #0]
 8005d66:	009b      	lsls	r3, r3, #2
 8005d68:	441a      	add	r2, r3
 8005d6a:	f8b7 3042 	ldrh.w	r3, [r7, #66]	; 0x42
 8005d6e:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8005d72:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8005d76:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8005d7a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8005d7e:	b29b      	uxth	r3, r3
 8005d80:	8013      	strh	r3, [r2, #0]
    }
  }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

  return ret;
 8005d82:	f897 306f 	ldrb.w	r3, [r7, #111]	; 0x6f
}
 8005d86:	4618      	mov	r0, r3
 8005d88:	3774      	adds	r7, #116	; 0x74
 8005d8a:	46bd      	mov	sp, r7
 8005d8c:	bc80      	pop	{r7}
 8005d8e:	4770      	bx	lr

08005d90 <USB_DeactivateEndpoint>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DeactivateEndpoint(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 8005d90:	b480      	push	{r7}
 8005d92:	b08d      	sub	sp, #52	; 0x34
 8005d94:	af00      	add	r7, sp, #0
 8005d96:	6078      	str	r0, [r7, #4]
 8005d98:	6039      	str	r1, [r7, #0]
  if (ep->doublebuffer == 0U)
 8005d9a:	683b      	ldr	r3, [r7, #0]
 8005d9c:	7b1b      	ldrb	r3, [r3, #12]
 8005d9e:	2b00      	cmp	r3, #0
 8005da0:	f040 808e 	bne.w	8005ec0 <USB_DeactivateEndpoint+0x130>
  {
    if (ep->is_in != 0U)
 8005da4:	683b      	ldr	r3, [r7, #0]
 8005da6:	785b      	ldrb	r3, [r3, #1]
 8005da8:	2b00      	cmp	r3, #0
 8005daa:	d044      	beq.n	8005e36 <USB_DeactivateEndpoint+0xa6>
    {
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8005dac:	687a      	ldr	r2, [r7, #4]
 8005dae:	683b      	ldr	r3, [r7, #0]
 8005db0:	781b      	ldrb	r3, [r3, #0]
 8005db2:	009b      	lsls	r3, r3, #2
 8005db4:	4413      	add	r3, r2
 8005db6:	881b      	ldrh	r3, [r3, #0]
 8005db8:	81bb      	strh	r3, [r7, #12]
 8005dba:	89bb      	ldrh	r3, [r7, #12]
 8005dbc:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005dc0:	2b00      	cmp	r3, #0
 8005dc2:	d01b      	beq.n	8005dfc <USB_DeactivateEndpoint+0x6c>
 8005dc4:	687a      	ldr	r2, [r7, #4]
 8005dc6:	683b      	ldr	r3, [r7, #0]
 8005dc8:	781b      	ldrb	r3, [r3, #0]
 8005dca:	009b      	lsls	r3, r3, #2
 8005dcc:	4413      	add	r3, r2
 8005dce:	881b      	ldrh	r3, [r3, #0]
 8005dd0:	b29b      	uxth	r3, r3
 8005dd2:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8005dd6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005dda:	817b      	strh	r3, [r7, #10]
 8005ddc:	687a      	ldr	r2, [r7, #4]
 8005dde:	683b      	ldr	r3, [r7, #0]
 8005de0:	781b      	ldrb	r3, [r3, #0]
 8005de2:	009b      	lsls	r3, r3, #2
 8005de4:	441a      	add	r2, r3
 8005de6:	897b      	ldrh	r3, [r7, #10]
 8005de8:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8005dec:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8005df0:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8005df4:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 8005df8:	b29b      	uxth	r3, r3
 8005dfa:	8013      	strh	r3, [r2, #0]

      /* Configure DISABLE status for the Endpoint */
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 8005dfc:	687a      	ldr	r2, [r7, #4]
 8005dfe:	683b      	ldr	r3, [r7, #0]
 8005e00:	781b      	ldrb	r3, [r3, #0]
 8005e02:	009b      	lsls	r3, r3, #2
 8005e04:	4413      	add	r3, r2
 8005e06:	881b      	ldrh	r3, [r3, #0]
 8005e08:	b29b      	uxth	r3, r3
 8005e0a:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8005e0e:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8005e12:	813b      	strh	r3, [r7, #8]
 8005e14:	687a      	ldr	r2, [r7, #4]
 8005e16:	683b      	ldr	r3, [r7, #0]
 8005e18:	781b      	ldrb	r3, [r3, #0]
 8005e1a:	009b      	lsls	r3, r3, #2
 8005e1c:	441a      	add	r2, r3
 8005e1e:	893b      	ldrh	r3, [r7, #8]
 8005e20:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8005e24:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8005e28:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8005e2c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8005e30:	b29b      	uxth	r3, r3
 8005e32:	8013      	strh	r3, [r2, #0]
 8005e34:	e192      	b.n	800615c <USB_DeactivateEndpoint+0x3cc>
    }

    else
    {
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8005e36:	687a      	ldr	r2, [r7, #4]
 8005e38:	683b      	ldr	r3, [r7, #0]
 8005e3a:	781b      	ldrb	r3, [r3, #0]
 8005e3c:	009b      	lsls	r3, r3, #2
 8005e3e:	4413      	add	r3, r2
 8005e40:	881b      	ldrh	r3, [r3, #0]
 8005e42:	827b      	strh	r3, [r7, #18]
 8005e44:	8a7b      	ldrh	r3, [r7, #18]
 8005e46:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8005e4a:	2b00      	cmp	r3, #0
 8005e4c:	d01b      	beq.n	8005e86 <USB_DeactivateEndpoint+0xf6>
 8005e4e:	687a      	ldr	r2, [r7, #4]
 8005e50:	683b      	ldr	r3, [r7, #0]
 8005e52:	781b      	ldrb	r3, [r3, #0]
 8005e54:	009b      	lsls	r3, r3, #2
 8005e56:	4413      	add	r3, r2
 8005e58:	881b      	ldrh	r3, [r3, #0]
 8005e5a:	b29b      	uxth	r3, r3
 8005e5c:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8005e60:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005e64:	823b      	strh	r3, [r7, #16]
 8005e66:	687a      	ldr	r2, [r7, #4]
 8005e68:	683b      	ldr	r3, [r7, #0]
 8005e6a:	781b      	ldrb	r3, [r3, #0]
 8005e6c:	009b      	lsls	r3, r3, #2
 8005e6e:	441a      	add	r2, r3
 8005e70:	8a3b      	ldrh	r3, [r7, #16]
 8005e72:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8005e76:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8005e7a:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8005e7e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8005e82:	b29b      	uxth	r3, r3
 8005e84:	8013      	strh	r3, [r2, #0]

      /* Configure DISABLE status for the Endpoint */
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 8005e86:	687a      	ldr	r2, [r7, #4]
 8005e88:	683b      	ldr	r3, [r7, #0]
 8005e8a:	781b      	ldrb	r3, [r3, #0]
 8005e8c:	009b      	lsls	r3, r3, #2
 8005e8e:	4413      	add	r3, r2
 8005e90:	881b      	ldrh	r3, [r3, #0]
 8005e92:	b29b      	uxth	r3, r3
 8005e94:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8005e98:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005e9c:	81fb      	strh	r3, [r7, #14]
 8005e9e:	687a      	ldr	r2, [r7, #4]
 8005ea0:	683b      	ldr	r3, [r7, #0]
 8005ea2:	781b      	ldrb	r3, [r3, #0]
 8005ea4:	009b      	lsls	r3, r3, #2
 8005ea6:	441a      	add	r2, r3
 8005ea8:	89fb      	ldrh	r3, [r7, #14]
 8005eaa:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8005eae:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8005eb2:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8005eb6:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8005eba:	b29b      	uxth	r3, r3
 8005ebc:	8013      	strh	r3, [r2, #0]
 8005ebe:	e14d      	b.n	800615c <USB_DeactivateEndpoint+0x3cc>
  }
#if (USE_USB_DOUBLE_BUFFER == 1U)
  /* Double Buffer */
  else
  {
    if (ep->is_in == 0U)
 8005ec0:	683b      	ldr	r3, [r7, #0]
 8005ec2:	785b      	ldrb	r3, [r3, #1]
 8005ec4:	2b00      	cmp	r3, #0
 8005ec6:	f040 80a5 	bne.w	8006014 <USB_DeactivateEndpoint+0x284>
    {
      /* Clear the data toggle bits for the endpoint IN/OUT*/
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8005eca:	687a      	ldr	r2, [r7, #4]
 8005ecc:	683b      	ldr	r3, [r7, #0]
 8005ece:	781b      	ldrb	r3, [r3, #0]
 8005ed0:	009b      	lsls	r3, r3, #2
 8005ed2:	4413      	add	r3, r2
 8005ed4:	881b      	ldrh	r3, [r3, #0]
 8005ed6:	843b      	strh	r3, [r7, #32]
 8005ed8:	8c3b      	ldrh	r3, [r7, #32]
 8005eda:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8005ede:	2b00      	cmp	r3, #0
 8005ee0:	d01b      	beq.n	8005f1a <USB_DeactivateEndpoint+0x18a>
 8005ee2:	687a      	ldr	r2, [r7, #4]
 8005ee4:	683b      	ldr	r3, [r7, #0]
 8005ee6:	781b      	ldrb	r3, [r3, #0]
 8005ee8:	009b      	lsls	r3, r3, #2
 8005eea:	4413      	add	r3, r2
 8005eec:	881b      	ldrh	r3, [r3, #0]
 8005eee:	b29b      	uxth	r3, r3
 8005ef0:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8005ef4:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005ef8:	83fb      	strh	r3, [r7, #30]
 8005efa:	687a      	ldr	r2, [r7, #4]
 8005efc:	683b      	ldr	r3, [r7, #0]
 8005efe:	781b      	ldrb	r3, [r3, #0]
 8005f00:	009b      	lsls	r3, r3, #2
 8005f02:	441a      	add	r2, r3
 8005f04:	8bfb      	ldrh	r3, [r7, #30]
 8005f06:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8005f0a:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8005f0e:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8005f12:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8005f16:	b29b      	uxth	r3, r3
 8005f18:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8005f1a:	687a      	ldr	r2, [r7, #4]
 8005f1c:	683b      	ldr	r3, [r7, #0]
 8005f1e:	781b      	ldrb	r3, [r3, #0]
 8005f20:	009b      	lsls	r3, r3, #2
 8005f22:	4413      	add	r3, r2
 8005f24:	881b      	ldrh	r3, [r3, #0]
 8005f26:	83bb      	strh	r3, [r7, #28]
 8005f28:	8bbb      	ldrh	r3, [r7, #28]
 8005f2a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005f2e:	2b00      	cmp	r3, #0
 8005f30:	d01b      	beq.n	8005f6a <USB_DeactivateEndpoint+0x1da>
 8005f32:	687a      	ldr	r2, [r7, #4]
 8005f34:	683b      	ldr	r3, [r7, #0]
 8005f36:	781b      	ldrb	r3, [r3, #0]
 8005f38:	009b      	lsls	r3, r3, #2
 8005f3a:	4413      	add	r3, r2
 8005f3c:	881b      	ldrh	r3, [r3, #0]
 8005f3e:	b29b      	uxth	r3, r3
 8005f40:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8005f44:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005f48:	837b      	strh	r3, [r7, #26]
 8005f4a:	687a      	ldr	r2, [r7, #4]
 8005f4c:	683b      	ldr	r3, [r7, #0]
 8005f4e:	781b      	ldrb	r3, [r3, #0]
 8005f50:	009b      	lsls	r3, r3, #2
 8005f52:	441a      	add	r2, r3
 8005f54:	8b7b      	ldrh	r3, [r7, #26]
 8005f56:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8005f5a:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8005f5e:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8005f62:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 8005f66:	b29b      	uxth	r3, r3
 8005f68:	8013      	strh	r3, [r2, #0]

      /* Reset value of the data toggle bits for the endpoint out*/
      PCD_TX_DTOG(USBx, ep->num);
 8005f6a:	687a      	ldr	r2, [r7, #4]
 8005f6c:	683b      	ldr	r3, [r7, #0]
 8005f6e:	781b      	ldrb	r3, [r3, #0]
 8005f70:	009b      	lsls	r3, r3, #2
 8005f72:	4413      	add	r3, r2
 8005f74:	881b      	ldrh	r3, [r3, #0]
 8005f76:	b29b      	uxth	r3, r3
 8005f78:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8005f7c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005f80:	833b      	strh	r3, [r7, #24]
 8005f82:	687a      	ldr	r2, [r7, #4]
 8005f84:	683b      	ldr	r3, [r7, #0]
 8005f86:	781b      	ldrb	r3, [r3, #0]
 8005f88:	009b      	lsls	r3, r3, #2
 8005f8a:	441a      	add	r2, r3
 8005f8c:	8b3b      	ldrh	r3, [r7, #24]
 8005f8e:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8005f92:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8005f96:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8005f9a:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 8005f9e:	b29b      	uxth	r3, r3
 8005fa0:	8013      	strh	r3, [r2, #0]

      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 8005fa2:	687a      	ldr	r2, [r7, #4]
 8005fa4:	683b      	ldr	r3, [r7, #0]
 8005fa6:	781b      	ldrb	r3, [r3, #0]
 8005fa8:	009b      	lsls	r3, r3, #2
 8005faa:	4413      	add	r3, r2
 8005fac:	881b      	ldrh	r3, [r3, #0]
 8005fae:	b29b      	uxth	r3, r3
 8005fb0:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8005fb4:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005fb8:	82fb      	strh	r3, [r7, #22]
 8005fba:	687a      	ldr	r2, [r7, #4]
 8005fbc:	683b      	ldr	r3, [r7, #0]
 8005fbe:	781b      	ldrb	r3, [r3, #0]
 8005fc0:	009b      	lsls	r3, r3, #2
 8005fc2:	441a      	add	r2, r3
 8005fc4:	8afb      	ldrh	r3, [r7, #22]
 8005fc6:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8005fca:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8005fce:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8005fd2:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8005fd6:	b29b      	uxth	r3, r3
 8005fd8:	8013      	strh	r3, [r2, #0]
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 8005fda:	687a      	ldr	r2, [r7, #4]
 8005fdc:	683b      	ldr	r3, [r7, #0]
 8005fde:	781b      	ldrb	r3, [r3, #0]
 8005fe0:	009b      	lsls	r3, r3, #2
 8005fe2:	4413      	add	r3, r2
 8005fe4:	881b      	ldrh	r3, [r3, #0]
 8005fe6:	b29b      	uxth	r3, r3
 8005fe8:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8005fec:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8005ff0:	82bb      	strh	r3, [r7, #20]
 8005ff2:	687a      	ldr	r2, [r7, #4]
 8005ff4:	683b      	ldr	r3, [r7, #0]
 8005ff6:	781b      	ldrb	r3, [r3, #0]
 8005ff8:	009b      	lsls	r3, r3, #2
 8005ffa:	441a      	add	r2, r3
 8005ffc:	8abb      	ldrh	r3, [r7, #20]
 8005ffe:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8006002:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8006006:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800600a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800600e:	b29b      	uxth	r3, r3
 8006010:	8013      	strh	r3, [r2, #0]
 8006012:	e0a3      	b.n	800615c <USB_DeactivateEndpoint+0x3cc>
    }
    else
    {
      /* Clear the data toggle bits for the endpoint IN/OUT*/
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8006014:	687a      	ldr	r2, [r7, #4]
 8006016:	683b      	ldr	r3, [r7, #0]
 8006018:	781b      	ldrb	r3, [r3, #0]
 800601a:	009b      	lsls	r3, r3, #2
 800601c:	4413      	add	r3, r2
 800601e:	881b      	ldrh	r3, [r3, #0]
 8006020:	85fb      	strh	r3, [r7, #46]	; 0x2e
 8006022:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 8006024:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8006028:	2b00      	cmp	r3, #0
 800602a:	d01b      	beq.n	8006064 <USB_DeactivateEndpoint+0x2d4>
 800602c:	687a      	ldr	r2, [r7, #4]
 800602e:	683b      	ldr	r3, [r7, #0]
 8006030:	781b      	ldrb	r3, [r3, #0]
 8006032:	009b      	lsls	r3, r3, #2
 8006034:	4413      	add	r3, r2
 8006036:	881b      	ldrh	r3, [r3, #0]
 8006038:	b29b      	uxth	r3, r3
 800603a:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800603e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006042:	85bb      	strh	r3, [r7, #44]	; 0x2c
 8006044:	687a      	ldr	r2, [r7, #4]
 8006046:	683b      	ldr	r3, [r7, #0]
 8006048:	781b      	ldrb	r3, [r3, #0]
 800604a:	009b      	lsls	r3, r3, #2
 800604c:	441a      	add	r2, r3
 800604e:	8dbb      	ldrh	r3, [r7, #44]	; 0x2c
 8006050:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8006054:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8006058:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 800605c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8006060:	b29b      	uxth	r3, r3
 8006062:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8006064:	687a      	ldr	r2, [r7, #4]
 8006066:	683b      	ldr	r3, [r7, #0]
 8006068:	781b      	ldrb	r3, [r3, #0]
 800606a:	009b      	lsls	r3, r3, #2
 800606c:	4413      	add	r3, r2
 800606e:	881b      	ldrh	r3, [r3, #0]
 8006070:	857b      	strh	r3, [r7, #42]	; 0x2a
 8006072:	8d7b      	ldrh	r3, [r7, #42]	; 0x2a
 8006074:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006078:	2b00      	cmp	r3, #0
 800607a:	d01b      	beq.n	80060b4 <USB_DeactivateEndpoint+0x324>
 800607c:	687a      	ldr	r2, [r7, #4]
 800607e:	683b      	ldr	r3, [r7, #0]
 8006080:	781b      	ldrb	r3, [r3, #0]
 8006082:	009b      	lsls	r3, r3, #2
 8006084:	4413      	add	r3, r2
 8006086:	881b      	ldrh	r3, [r3, #0]
 8006088:	b29b      	uxth	r3, r3
 800608a:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800608e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006092:	853b      	strh	r3, [r7, #40]	; 0x28
 8006094:	687a      	ldr	r2, [r7, #4]
 8006096:	683b      	ldr	r3, [r7, #0]
 8006098:	781b      	ldrb	r3, [r3, #0]
 800609a:	009b      	lsls	r3, r3, #2
 800609c:	441a      	add	r2, r3
 800609e:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 80060a0:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 80060a4:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 80060a8:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80060ac:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 80060b0:	b29b      	uxth	r3, r3
 80060b2:	8013      	strh	r3, [r2, #0]
      PCD_RX_DTOG(USBx, ep->num);
 80060b4:	687a      	ldr	r2, [r7, #4]
 80060b6:	683b      	ldr	r3, [r7, #0]
 80060b8:	781b      	ldrb	r3, [r3, #0]
 80060ba:	009b      	lsls	r3, r3, #2
 80060bc:	4413      	add	r3, r2
 80060be:	881b      	ldrh	r3, [r3, #0]
 80060c0:	b29b      	uxth	r3, r3
 80060c2:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80060c6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80060ca:	84fb      	strh	r3, [r7, #38]	; 0x26
 80060cc:	687a      	ldr	r2, [r7, #4]
 80060ce:	683b      	ldr	r3, [r7, #0]
 80060d0:	781b      	ldrb	r3, [r3, #0]
 80060d2:	009b      	lsls	r3, r3, #2
 80060d4:	441a      	add	r2, r3
 80060d6:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 80060d8:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 80060dc:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 80060e0:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 80060e4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80060e8:	b29b      	uxth	r3, r3
 80060ea:	8013      	strh	r3, [r2, #0]

      /* Configure DISABLE status for the Endpoint*/
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 80060ec:	687a      	ldr	r2, [r7, #4]
 80060ee:	683b      	ldr	r3, [r7, #0]
 80060f0:	781b      	ldrb	r3, [r3, #0]
 80060f2:	009b      	lsls	r3, r3, #2
 80060f4:	4413      	add	r3, r2
 80060f6:	881b      	ldrh	r3, [r3, #0]
 80060f8:	b29b      	uxth	r3, r3
 80060fa:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80060fe:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8006102:	84bb      	strh	r3, [r7, #36]	; 0x24
 8006104:	687a      	ldr	r2, [r7, #4]
 8006106:	683b      	ldr	r3, [r7, #0]
 8006108:	781b      	ldrb	r3, [r3, #0]
 800610a:	009b      	lsls	r3, r3, #2
 800610c:	441a      	add	r2, r3
 800610e:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8006110:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8006114:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8006118:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800611c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8006120:	b29b      	uxth	r3, r3
 8006122:	8013      	strh	r3, [r2, #0]
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 8006124:	687a      	ldr	r2, [r7, #4]
 8006126:	683b      	ldr	r3, [r7, #0]
 8006128:	781b      	ldrb	r3, [r3, #0]
 800612a:	009b      	lsls	r3, r3, #2
 800612c:	4413      	add	r3, r2
 800612e:	881b      	ldrh	r3, [r3, #0]
 8006130:	b29b      	uxth	r3, r3
 8006132:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8006136:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800613a:	847b      	strh	r3, [r7, #34]	; 0x22
 800613c:	687a      	ldr	r2, [r7, #4]
 800613e:	683b      	ldr	r3, [r7, #0]
 8006140:	781b      	ldrb	r3, [r3, #0]
 8006142:	009b      	lsls	r3, r3, #2
 8006144:	441a      	add	r2, r3
 8006146:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 8006148:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800614c:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8006150:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8006154:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8006158:	b29b      	uxth	r3, r3
 800615a:	8013      	strh	r3, [r2, #0]
    }
  }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

  return HAL_OK;
 800615c:	2300      	movs	r3, #0
}
 800615e:	4618      	mov	r0, r3
 8006160:	3734      	adds	r7, #52	; 0x34
 8006162:	46bd      	mov	sp, r7
 8006164:	bc80      	pop	{r7}
 8006166:	4770      	bx	lr

08006168 <USB_EPStartXfer>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPStartXfer(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 8006168:	b580      	push	{r7, lr}
 800616a:	b0c2      	sub	sp, #264	; 0x108
 800616c:	af00      	add	r7, sp, #0
 800616e:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8006172:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8006176:	6018      	str	r0, [r3, #0]
 8006178:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800617c:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8006180:	6019      	str	r1, [r3, #0]
  uint16_t pmabuffer;
  uint16_t wEPVal;
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

  /* IN endpoint */
  if (ep->is_in == 1U)
 8006182:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8006186:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800618a:	681b      	ldr	r3, [r3, #0]
 800618c:	785b      	ldrb	r3, [r3, #1]
 800618e:	2b01      	cmp	r3, #1
 8006190:	f040 86b7 	bne.w	8006f02 <USB_EPStartXfer+0xd9a>
  {
    /*Multi packet transfer*/
    if (ep->xfer_len > ep->maxpacket)
 8006194:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8006198:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800619c:	681b      	ldr	r3, [r3, #0]
 800619e:	699a      	ldr	r2, [r3, #24]
 80061a0:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80061a4:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 80061a8:	681b      	ldr	r3, [r3, #0]
 80061aa:	691b      	ldr	r3, [r3, #16]
 80061ac:	429a      	cmp	r2, r3
 80061ae:	d908      	bls.n	80061c2 <USB_EPStartXfer+0x5a>
    {
      len = ep->maxpacket;
 80061b0:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80061b4:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 80061b8:	681b      	ldr	r3, [r3, #0]
 80061ba:	691b      	ldr	r3, [r3, #16]
 80061bc:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
 80061c0:	e007      	b.n	80061d2 <USB_EPStartXfer+0x6a>
    }
    else
    {
      len = ep->xfer_len;
 80061c2:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80061c6:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 80061ca:	681b      	ldr	r3, [r3, #0]
 80061cc:	699b      	ldr	r3, [r3, #24]
 80061ce:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
    }

    /* configure and validate Tx endpoint */
    if (ep->doublebuffer == 0U)
 80061d2:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80061d6:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 80061da:	681b      	ldr	r3, [r3, #0]
 80061dc:	7b1b      	ldrb	r3, [r3, #12]
 80061de:	2b00      	cmp	r3, #0
 80061e0:	d13a      	bne.n	8006258 <USB_EPStartXfer+0xf0>
    {
      USB_WritePMA(USBx, ep->xfer_buff, ep->pmaadress, (uint16_t)len);
 80061e2:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80061e6:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 80061ea:	681b      	ldr	r3, [r3, #0]
 80061ec:	6959      	ldr	r1, [r3, #20]
 80061ee:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80061f2:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 80061f6:	681b      	ldr	r3, [r3, #0]
 80061f8:	88da      	ldrh	r2, [r3, #6]
 80061fa:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 80061fe:	b29b      	uxth	r3, r3
 8006200:	f507 7084 	add.w	r0, r7, #264	; 0x108
 8006204:	f5a0 7082 	sub.w	r0, r0, #260	; 0x104
 8006208:	6800      	ldr	r0, [r0, #0]
 800620a:	f001 fc9c 	bl	8007b46 <USB_WritePMA>
      PCD_SET_EP_TX_CNT(USBx, ep->num, len);
 800620e:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8006212:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8006216:	681b      	ldr	r3, [r3, #0]
 8006218:	613b      	str	r3, [r7, #16]
 800621a:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800621e:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8006222:	681b      	ldr	r3, [r3, #0]
 8006224:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8006228:	b29b      	uxth	r3, r3
 800622a:	461a      	mov	r2, r3
 800622c:	693b      	ldr	r3, [r7, #16]
 800622e:	4413      	add	r3, r2
 8006230:	613b      	str	r3, [r7, #16]
 8006232:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8006236:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800623a:	681b      	ldr	r3, [r3, #0]
 800623c:	781b      	ldrb	r3, [r3, #0]
 800623e:	011a      	lsls	r2, r3, #4
 8006240:	693b      	ldr	r3, [r7, #16]
 8006242:	4413      	add	r3, r2
 8006244:	f203 4304 	addw	r3, r3, #1028	; 0x404
 8006248:	60fb      	str	r3, [r7, #12]
 800624a:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800624e:	b29a      	uxth	r2, r3
 8006250:	68fb      	ldr	r3, [r7, #12]
 8006252:	801a      	strh	r2, [r3, #0]
 8006254:	f000 be1f 	b.w	8006e96 <USB_EPStartXfer+0xd2e>
    }
#if (USE_USB_DOUBLE_BUFFER == 1U)
    else
    {
      /* double buffer bulk management */
      if (ep->type == EP_TYPE_BULK)
 8006258:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800625c:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8006260:	681b      	ldr	r3, [r3, #0]
 8006262:	78db      	ldrb	r3, [r3, #3]
 8006264:	2b02      	cmp	r3, #2
 8006266:	f040 8462 	bne.w	8006b2e <USB_EPStartXfer+0x9c6>
      {
        if (ep->xfer_len_db > ep->maxpacket)
 800626a:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800626e:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8006272:	681b      	ldr	r3, [r3, #0]
 8006274:	6a1a      	ldr	r2, [r3, #32]
 8006276:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800627a:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800627e:	681b      	ldr	r3, [r3, #0]
 8006280:	691b      	ldr	r3, [r3, #16]
 8006282:	429a      	cmp	r2, r3
 8006284:	f240 83df 	bls.w	8006a46 <USB_EPStartXfer+0x8de>
        {
          /* enable double buffer */
          PCD_SET_BULK_EP_DBUF(USBx, ep->num);
 8006288:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800628c:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8006290:	681a      	ldr	r2, [r3, #0]
 8006292:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8006296:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800629a:	681b      	ldr	r3, [r3, #0]
 800629c:	781b      	ldrb	r3, [r3, #0]
 800629e:	009b      	lsls	r3, r3, #2
 80062a0:	4413      	add	r3, r2
 80062a2:	881b      	ldrh	r3, [r3, #0]
 80062a4:	b29b      	uxth	r3, r3
 80062a6:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80062aa:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80062ae:	f8a7 3056 	strh.w	r3, [r7, #86]	; 0x56
 80062b2:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80062b6:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 80062ba:	681a      	ldr	r2, [r3, #0]
 80062bc:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80062c0:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 80062c4:	681b      	ldr	r3, [r3, #0]
 80062c6:	781b      	ldrb	r3, [r3, #0]
 80062c8:	009b      	lsls	r3, r3, #2
 80062ca:	441a      	add	r2, r3
 80062cc:	f8b7 3056 	ldrh.w	r3, [r7, #86]	; 0x56
 80062d0:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 80062d4:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 80062d8:	f443 4301 	orr.w	r3, r3, #33024	; 0x8100
 80062dc:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80062e0:	b29b      	uxth	r3, r3
 80062e2:	8013      	strh	r3, [r2, #0]

          /* each Time to write in PMA xfer_len_db will */
          ep->xfer_len_db -= len;
 80062e4:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80062e8:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 80062ec:	681b      	ldr	r3, [r3, #0]
 80062ee:	6a1a      	ldr	r2, [r3, #32]
 80062f0:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 80062f4:	1ad2      	subs	r2, r2, r3
 80062f6:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80062fa:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 80062fe:	681b      	ldr	r3, [r3, #0]
 8006300:	621a      	str	r2, [r3, #32]

          /* Fill the two first buffer in the Buffer0 & Buffer1 */
          if ((PCD_GET_ENDPOINT(USBx, ep->num) & USB_EP_DTOG_TX) != 0U)
 8006302:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8006306:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800630a:	681a      	ldr	r2, [r3, #0]
 800630c:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8006310:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8006314:	681b      	ldr	r3, [r3, #0]
 8006316:	781b      	ldrb	r3, [r3, #0]
 8006318:	009b      	lsls	r3, r3, #2
 800631a:	4413      	add	r3, r2
 800631c:	881b      	ldrh	r3, [r3, #0]
 800631e:	b29b      	uxth	r3, r3
 8006320:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006324:	2b00      	cmp	r3, #0
 8006326:	f000 81c7 	beq.w	80066b8 <USB_EPStartXfer+0x550>
          {
            /* Set the Double buffer counter for pmabuffer1 */
            PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 800632a:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800632e:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8006332:	681b      	ldr	r3, [r3, #0]
 8006334:	633b      	str	r3, [r7, #48]	; 0x30
 8006336:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800633a:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800633e:	681b      	ldr	r3, [r3, #0]
 8006340:	785b      	ldrb	r3, [r3, #1]
 8006342:	2b00      	cmp	r3, #0
 8006344:	d177      	bne.n	8006436 <USB_EPStartXfer+0x2ce>
 8006346:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800634a:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800634e:	681b      	ldr	r3, [r3, #0]
 8006350:	62bb      	str	r3, [r7, #40]	; 0x28
 8006352:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8006356:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800635a:	681b      	ldr	r3, [r3, #0]
 800635c:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8006360:	b29b      	uxth	r3, r3
 8006362:	461a      	mov	r2, r3
 8006364:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006366:	4413      	add	r3, r2
 8006368:	62bb      	str	r3, [r7, #40]	; 0x28
 800636a:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800636e:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8006372:	681b      	ldr	r3, [r3, #0]
 8006374:	781b      	ldrb	r3, [r3, #0]
 8006376:	011a      	lsls	r2, r3, #4
 8006378:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800637a:	4413      	add	r3, r2
 800637c:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 8006380:	627b      	str	r3, [r7, #36]	; 0x24
 8006382:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006384:	881b      	ldrh	r3, [r3, #0]
 8006386:	b29b      	uxth	r3, r3
 8006388:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800638c:	b29a      	uxth	r2, r3
 800638e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006390:	801a      	strh	r2, [r3, #0]
 8006392:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8006396:	2b3e      	cmp	r3, #62	; 0x3e
 8006398:	d921      	bls.n	80063de <USB_EPStartXfer+0x276>
 800639a:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800639e:	095b      	lsrs	r3, r3, #5
 80063a0:	f8c7 3100 	str.w	r3, [r7, #256]	; 0x100
 80063a4:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 80063a8:	f003 031f 	and.w	r3, r3, #31
 80063ac:	2b00      	cmp	r3, #0
 80063ae:	d104      	bne.n	80063ba <USB_EPStartXfer+0x252>
 80063b0:	f8d7 3100 	ldr.w	r3, [r7, #256]	; 0x100
 80063b4:	3b01      	subs	r3, #1
 80063b6:	f8c7 3100 	str.w	r3, [r7, #256]	; 0x100
 80063ba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80063bc:	881b      	ldrh	r3, [r3, #0]
 80063be:	b29a      	uxth	r2, r3
 80063c0:	f8d7 3100 	ldr.w	r3, [r7, #256]	; 0x100
 80063c4:	b29b      	uxth	r3, r3
 80063c6:	029b      	lsls	r3, r3, #10
 80063c8:	b29b      	uxth	r3, r3
 80063ca:	4313      	orrs	r3, r2
 80063cc:	b29b      	uxth	r3, r3
 80063ce:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80063d2:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80063d6:	b29a      	uxth	r2, r3
 80063d8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80063da:	801a      	strh	r2, [r3, #0]
 80063dc:	e050      	b.n	8006480 <USB_EPStartXfer+0x318>
 80063de:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 80063e2:	2b00      	cmp	r3, #0
 80063e4:	d10a      	bne.n	80063fc <USB_EPStartXfer+0x294>
 80063e6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80063e8:	881b      	ldrh	r3, [r3, #0]
 80063ea:	b29b      	uxth	r3, r3
 80063ec:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80063f0:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80063f4:	b29a      	uxth	r2, r3
 80063f6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80063f8:	801a      	strh	r2, [r3, #0]
 80063fa:	e041      	b.n	8006480 <USB_EPStartXfer+0x318>
 80063fc:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8006400:	085b      	lsrs	r3, r3, #1
 8006402:	f8c7 3100 	str.w	r3, [r7, #256]	; 0x100
 8006406:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800640a:	f003 0301 	and.w	r3, r3, #1
 800640e:	2b00      	cmp	r3, #0
 8006410:	d004      	beq.n	800641c <USB_EPStartXfer+0x2b4>
 8006412:	f8d7 3100 	ldr.w	r3, [r7, #256]	; 0x100
 8006416:	3301      	adds	r3, #1
 8006418:	f8c7 3100 	str.w	r3, [r7, #256]	; 0x100
 800641c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800641e:	881b      	ldrh	r3, [r3, #0]
 8006420:	b29a      	uxth	r2, r3
 8006422:	f8d7 3100 	ldr.w	r3, [r7, #256]	; 0x100
 8006426:	b29b      	uxth	r3, r3
 8006428:	029b      	lsls	r3, r3, #10
 800642a:	b29b      	uxth	r3, r3
 800642c:	4313      	orrs	r3, r2
 800642e:	b29a      	uxth	r2, r3
 8006430:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006432:	801a      	strh	r2, [r3, #0]
 8006434:	e024      	b.n	8006480 <USB_EPStartXfer+0x318>
 8006436:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800643a:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800643e:	681b      	ldr	r3, [r3, #0]
 8006440:	785b      	ldrb	r3, [r3, #1]
 8006442:	2b01      	cmp	r3, #1
 8006444:	d11c      	bne.n	8006480 <USB_EPStartXfer+0x318>
 8006446:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800644a:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800644e:	681b      	ldr	r3, [r3, #0]
 8006450:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8006454:	b29b      	uxth	r3, r3
 8006456:	461a      	mov	r2, r3
 8006458:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800645a:	4413      	add	r3, r2
 800645c:	633b      	str	r3, [r7, #48]	; 0x30
 800645e:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8006462:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8006466:	681b      	ldr	r3, [r3, #0]
 8006468:	781b      	ldrb	r3, [r3, #0]
 800646a:	011a      	lsls	r2, r3, #4
 800646c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800646e:	4413      	add	r3, r2
 8006470:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 8006474:	62fb      	str	r3, [r7, #44]	; 0x2c
 8006476:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800647a:	b29a      	uxth	r2, r3
 800647c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800647e:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr1;
 8006480:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8006484:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8006488:	681b      	ldr	r3, [r3, #0]
 800648a:	895b      	ldrh	r3, [r3, #10]
 800648c:	f8a7 3076 	strh.w	r3, [r7, #118]	; 0x76

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 8006490:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8006494:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8006498:	681b      	ldr	r3, [r3, #0]
 800649a:	6959      	ldr	r1, [r3, #20]
 800649c:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 80064a0:	b29b      	uxth	r3, r3
 80064a2:	f8b7 2076 	ldrh.w	r2, [r7, #118]	; 0x76
 80064a6:	f507 7084 	add.w	r0, r7, #264	; 0x108
 80064aa:	f5a0 7082 	sub.w	r0, r0, #260	; 0x104
 80064ae:	6800      	ldr	r0, [r0, #0]
 80064b0:	f001 fb49 	bl	8007b46 <USB_WritePMA>
            ep->xfer_buff += len;
 80064b4:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80064b8:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 80064bc:	681b      	ldr	r3, [r3, #0]
 80064be:	695a      	ldr	r2, [r3, #20]
 80064c0:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 80064c4:	441a      	add	r2, r3
 80064c6:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80064ca:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 80064ce:	681b      	ldr	r3, [r3, #0]
 80064d0:	615a      	str	r2, [r3, #20]

            if (ep->xfer_len_db > ep->maxpacket)
 80064d2:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80064d6:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 80064da:	681b      	ldr	r3, [r3, #0]
 80064dc:	6a1a      	ldr	r2, [r3, #32]
 80064de:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80064e2:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 80064e6:	681b      	ldr	r3, [r3, #0]
 80064e8:	691b      	ldr	r3, [r3, #16]
 80064ea:	429a      	cmp	r2, r3
 80064ec:	d90f      	bls.n	800650e <USB_EPStartXfer+0x3a6>
            {
              ep->xfer_len_db -= len;
 80064ee:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80064f2:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 80064f6:	681b      	ldr	r3, [r3, #0]
 80064f8:	6a1a      	ldr	r2, [r3, #32]
 80064fa:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 80064fe:	1ad2      	subs	r2, r2, r3
 8006500:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8006504:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8006508:	681b      	ldr	r3, [r3, #0]
 800650a:	621a      	str	r2, [r3, #32]
 800650c:	e00e      	b.n	800652c <USB_EPStartXfer+0x3c4>
            }
            else
            {
              len = ep->xfer_len_db;
 800650e:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8006512:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8006516:	681b      	ldr	r3, [r3, #0]
 8006518:	6a1b      	ldr	r3, [r3, #32]
 800651a:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
              ep->xfer_len_db = 0U;
 800651e:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8006522:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8006526:	681b      	ldr	r3, [r3, #0]
 8006528:	2200      	movs	r2, #0
 800652a:	621a      	str	r2, [r3, #32]
            }

            /* Set the Double buffer counter for pmabuffer0 */
            PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 800652c:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8006530:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8006534:	681b      	ldr	r3, [r3, #0]
 8006536:	785b      	ldrb	r3, [r3, #1]
 8006538:	2b00      	cmp	r3, #0
 800653a:	d177      	bne.n	800662c <USB_EPStartXfer+0x4c4>
 800653c:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8006540:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8006544:	681b      	ldr	r3, [r3, #0]
 8006546:	61bb      	str	r3, [r7, #24]
 8006548:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800654c:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8006550:	681b      	ldr	r3, [r3, #0]
 8006552:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8006556:	b29b      	uxth	r3, r3
 8006558:	461a      	mov	r2, r3
 800655a:	69bb      	ldr	r3, [r7, #24]
 800655c:	4413      	add	r3, r2
 800655e:	61bb      	str	r3, [r7, #24]
 8006560:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8006564:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8006568:	681b      	ldr	r3, [r3, #0]
 800656a:	781b      	ldrb	r3, [r3, #0]
 800656c:	011a      	lsls	r2, r3, #4
 800656e:	69bb      	ldr	r3, [r7, #24]
 8006570:	4413      	add	r3, r2
 8006572:	f203 4304 	addw	r3, r3, #1028	; 0x404
 8006576:	617b      	str	r3, [r7, #20]
 8006578:	697b      	ldr	r3, [r7, #20]
 800657a:	881b      	ldrh	r3, [r3, #0]
 800657c:	b29b      	uxth	r3, r3
 800657e:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8006582:	b29a      	uxth	r2, r3
 8006584:	697b      	ldr	r3, [r7, #20]
 8006586:	801a      	strh	r2, [r3, #0]
 8006588:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800658c:	2b3e      	cmp	r3, #62	; 0x3e
 800658e:	d921      	bls.n	80065d4 <USB_EPStartXfer+0x46c>
 8006590:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8006594:	095b      	lsrs	r3, r3, #5
 8006596:	f8c7 30fc 	str.w	r3, [r7, #252]	; 0xfc
 800659a:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800659e:	f003 031f 	and.w	r3, r3, #31
 80065a2:	2b00      	cmp	r3, #0
 80065a4:	d104      	bne.n	80065b0 <USB_EPStartXfer+0x448>
 80065a6:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80065aa:	3b01      	subs	r3, #1
 80065ac:	f8c7 30fc 	str.w	r3, [r7, #252]	; 0xfc
 80065b0:	697b      	ldr	r3, [r7, #20]
 80065b2:	881b      	ldrh	r3, [r3, #0]
 80065b4:	b29a      	uxth	r2, r3
 80065b6:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80065ba:	b29b      	uxth	r3, r3
 80065bc:	029b      	lsls	r3, r3, #10
 80065be:	b29b      	uxth	r3, r3
 80065c0:	4313      	orrs	r3, r2
 80065c2:	b29b      	uxth	r3, r3
 80065c4:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80065c8:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80065cc:	b29a      	uxth	r2, r3
 80065ce:	697b      	ldr	r3, [r7, #20]
 80065d0:	801a      	strh	r2, [r3, #0]
 80065d2:	e056      	b.n	8006682 <USB_EPStartXfer+0x51a>
 80065d4:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 80065d8:	2b00      	cmp	r3, #0
 80065da:	d10a      	bne.n	80065f2 <USB_EPStartXfer+0x48a>
 80065dc:	697b      	ldr	r3, [r7, #20]
 80065de:	881b      	ldrh	r3, [r3, #0]
 80065e0:	b29b      	uxth	r3, r3
 80065e2:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80065e6:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80065ea:	b29a      	uxth	r2, r3
 80065ec:	697b      	ldr	r3, [r7, #20]
 80065ee:	801a      	strh	r2, [r3, #0]
 80065f0:	e047      	b.n	8006682 <USB_EPStartXfer+0x51a>
 80065f2:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 80065f6:	085b      	lsrs	r3, r3, #1
 80065f8:	f8c7 30fc 	str.w	r3, [r7, #252]	; 0xfc
 80065fc:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8006600:	f003 0301 	and.w	r3, r3, #1
 8006604:	2b00      	cmp	r3, #0
 8006606:	d004      	beq.n	8006612 <USB_EPStartXfer+0x4aa>
 8006608:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800660c:	3301      	adds	r3, #1
 800660e:	f8c7 30fc 	str.w	r3, [r7, #252]	; 0xfc
 8006612:	697b      	ldr	r3, [r7, #20]
 8006614:	881b      	ldrh	r3, [r3, #0]
 8006616:	b29a      	uxth	r2, r3
 8006618:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800661c:	b29b      	uxth	r3, r3
 800661e:	029b      	lsls	r3, r3, #10
 8006620:	b29b      	uxth	r3, r3
 8006622:	4313      	orrs	r3, r2
 8006624:	b29a      	uxth	r2, r3
 8006626:	697b      	ldr	r3, [r7, #20]
 8006628:	801a      	strh	r2, [r3, #0]
 800662a:	e02a      	b.n	8006682 <USB_EPStartXfer+0x51a>
 800662c:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8006630:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8006634:	681b      	ldr	r3, [r3, #0]
 8006636:	785b      	ldrb	r3, [r3, #1]
 8006638:	2b01      	cmp	r3, #1
 800663a:	d122      	bne.n	8006682 <USB_EPStartXfer+0x51a>
 800663c:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8006640:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8006644:	681b      	ldr	r3, [r3, #0]
 8006646:	623b      	str	r3, [r7, #32]
 8006648:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800664c:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8006650:	681b      	ldr	r3, [r3, #0]
 8006652:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8006656:	b29b      	uxth	r3, r3
 8006658:	461a      	mov	r2, r3
 800665a:	6a3b      	ldr	r3, [r7, #32]
 800665c:	4413      	add	r3, r2
 800665e:	623b      	str	r3, [r7, #32]
 8006660:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8006664:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8006668:	681b      	ldr	r3, [r3, #0]
 800666a:	781b      	ldrb	r3, [r3, #0]
 800666c:	011a      	lsls	r2, r3, #4
 800666e:	6a3b      	ldr	r3, [r7, #32]
 8006670:	4413      	add	r3, r2
 8006672:	f203 4304 	addw	r3, r3, #1028	; 0x404
 8006676:	61fb      	str	r3, [r7, #28]
 8006678:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800667c:	b29a      	uxth	r2, r3
 800667e:	69fb      	ldr	r3, [r7, #28]
 8006680:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr0;
 8006682:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8006686:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800668a:	681b      	ldr	r3, [r3, #0]
 800668c:	891b      	ldrh	r3, [r3, #8]
 800668e:	f8a7 3076 	strh.w	r3, [r7, #118]	; 0x76

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 8006692:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8006696:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800669a:	681b      	ldr	r3, [r3, #0]
 800669c:	6959      	ldr	r1, [r3, #20]
 800669e:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 80066a2:	b29b      	uxth	r3, r3
 80066a4:	f8b7 2076 	ldrh.w	r2, [r7, #118]	; 0x76
 80066a8:	f507 7084 	add.w	r0, r7, #264	; 0x108
 80066ac:	f5a0 7082 	sub.w	r0, r0, #260	; 0x104
 80066b0:	6800      	ldr	r0, [r0, #0]
 80066b2:	f001 fa48 	bl	8007b46 <USB_WritePMA>
 80066b6:	e3ee      	b.n	8006e96 <USB_EPStartXfer+0xd2e>
          }
          else
          {
            /* Set the Double buffer counter for pmabuffer0 */
            PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 80066b8:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80066bc:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 80066c0:	681b      	ldr	r3, [r3, #0]
 80066c2:	785b      	ldrb	r3, [r3, #1]
 80066c4:	2b00      	cmp	r3, #0
 80066c6:	d177      	bne.n	80067b8 <USB_EPStartXfer+0x650>
 80066c8:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80066cc:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 80066d0:	681b      	ldr	r3, [r3, #0]
 80066d2:	64bb      	str	r3, [r7, #72]	; 0x48
 80066d4:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80066d8:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 80066dc:	681b      	ldr	r3, [r3, #0]
 80066de:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 80066e2:	b29b      	uxth	r3, r3
 80066e4:	461a      	mov	r2, r3
 80066e6:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80066e8:	4413      	add	r3, r2
 80066ea:	64bb      	str	r3, [r7, #72]	; 0x48
 80066ec:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80066f0:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 80066f4:	681b      	ldr	r3, [r3, #0]
 80066f6:	781b      	ldrb	r3, [r3, #0]
 80066f8:	011a      	lsls	r2, r3, #4
 80066fa:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80066fc:	4413      	add	r3, r2
 80066fe:	f203 4304 	addw	r3, r3, #1028	; 0x404
 8006702:	647b      	str	r3, [r7, #68]	; 0x44
 8006704:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8006706:	881b      	ldrh	r3, [r3, #0]
 8006708:	b29b      	uxth	r3, r3
 800670a:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800670e:	b29a      	uxth	r2, r3
 8006710:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8006712:	801a      	strh	r2, [r3, #0]
 8006714:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8006718:	2b3e      	cmp	r3, #62	; 0x3e
 800671a:	d921      	bls.n	8006760 <USB_EPStartXfer+0x5f8>
 800671c:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8006720:	095b      	lsrs	r3, r3, #5
 8006722:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
 8006726:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800672a:	f003 031f 	and.w	r3, r3, #31
 800672e:	2b00      	cmp	r3, #0
 8006730:	d104      	bne.n	800673c <USB_EPStartXfer+0x5d4>
 8006732:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 8006736:	3b01      	subs	r3, #1
 8006738:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
 800673c:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800673e:	881b      	ldrh	r3, [r3, #0]
 8006740:	b29a      	uxth	r2, r3
 8006742:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 8006746:	b29b      	uxth	r3, r3
 8006748:	029b      	lsls	r3, r3, #10
 800674a:	b29b      	uxth	r3, r3
 800674c:	4313      	orrs	r3, r2
 800674e:	b29b      	uxth	r3, r3
 8006750:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8006754:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8006758:	b29a      	uxth	r2, r3
 800675a:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800675c:	801a      	strh	r2, [r3, #0]
 800675e:	e056      	b.n	800680e <USB_EPStartXfer+0x6a6>
 8006760:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8006764:	2b00      	cmp	r3, #0
 8006766:	d10a      	bne.n	800677e <USB_EPStartXfer+0x616>
 8006768:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800676a:	881b      	ldrh	r3, [r3, #0]
 800676c:	b29b      	uxth	r3, r3
 800676e:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8006772:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8006776:	b29a      	uxth	r2, r3
 8006778:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800677a:	801a      	strh	r2, [r3, #0]
 800677c:	e047      	b.n	800680e <USB_EPStartXfer+0x6a6>
 800677e:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8006782:	085b      	lsrs	r3, r3, #1
 8006784:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
 8006788:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800678c:	f003 0301 	and.w	r3, r3, #1
 8006790:	2b00      	cmp	r3, #0
 8006792:	d004      	beq.n	800679e <USB_EPStartXfer+0x636>
 8006794:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 8006798:	3301      	adds	r3, #1
 800679a:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
 800679e:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80067a0:	881b      	ldrh	r3, [r3, #0]
 80067a2:	b29a      	uxth	r2, r3
 80067a4:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 80067a8:	b29b      	uxth	r3, r3
 80067aa:	029b      	lsls	r3, r3, #10
 80067ac:	b29b      	uxth	r3, r3
 80067ae:	4313      	orrs	r3, r2
 80067b0:	b29a      	uxth	r2, r3
 80067b2:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80067b4:	801a      	strh	r2, [r3, #0]
 80067b6:	e02a      	b.n	800680e <USB_EPStartXfer+0x6a6>
 80067b8:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80067bc:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 80067c0:	681b      	ldr	r3, [r3, #0]
 80067c2:	785b      	ldrb	r3, [r3, #1]
 80067c4:	2b01      	cmp	r3, #1
 80067c6:	d122      	bne.n	800680e <USB_EPStartXfer+0x6a6>
 80067c8:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80067cc:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 80067d0:	681b      	ldr	r3, [r3, #0]
 80067d2:	653b      	str	r3, [r7, #80]	; 0x50
 80067d4:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80067d8:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 80067dc:	681b      	ldr	r3, [r3, #0]
 80067de:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 80067e2:	b29b      	uxth	r3, r3
 80067e4:	461a      	mov	r2, r3
 80067e6:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80067e8:	4413      	add	r3, r2
 80067ea:	653b      	str	r3, [r7, #80]	; 0x50
 80067ec:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80067f0:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 80067f4:	681b      	ldr	r3, [r3, #0]
 80067f6:	781b      	ldrb	r3, [r3, #0]
 80067f8:	011a      	lsls	r2, r3, #4
 80067fa:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80067fc:	4413      	add	r3, r2
 80067fe:	f203 4304 	addw	r3, r3, #1028	; 0x404
 8006802:	64fb      	str	r3, [r7, #76]	; 0x4c
 8006804:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8006808:	b29a      	uxth	r2, r3
 800680a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800680c:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr0;
 800680e:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8006812:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8006816:	681b      	ldr	r3, [r3, #0]
 8006818:	891b      	ldrh	r3, [r3, #8]
 800681a:	f8a7 3076 	strh.w	r3, [r7, #118]	; 0x76

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 800681e:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8006822:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8006826:	681b      	ldr	r3, [r3, #0]
 8006828:	6959      	ldr	r1, [r3, #20]
 800682a:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800682e:	b29b      	uxth	r3, r3
 8006830:	f8b7 2076 	ldrh.w	r2, [r7, #118]	; 0x76
 8006834:	f507 7084 	add.w	r0, r7, #264	; 0x108
 8006838:	f5a0 7082 	sub.w	r0, r0, #260	; 0x104
 800683c:	6800      	ldr	r0, [r0, #0]
 800683e:	f001 f982 	bl	8007b46 <USB_WritePMA>
            ep->xfer_buff += len;
 8006842:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8006846:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800684a:	681b      	ldr	r3, [r3, #0]
 800684c:	695a      	ldr	r2, [r3, #20]
 800684e:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8006852:	441a      	add	r2, r3
 8006854:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8006858:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800685c:	681b      	ldr	r3, [r3, #0]
 800685e:	615a      	str	r2, [r3, #20]

            if (ep->xfer_len_db > ep->maxpacket)
 8006860:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8006864:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8006868:	681b      	ldr	r3, [r3, #0]
 800686a:	6a1a      	ldr	r2, [r3, #32]
 800686c:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8006870:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8006874:	681b      	ldr	r3, [r3, #0]
 8006876:	691b      	ldr	r3, [r3, #16]
 8006878:	429a      	cmp	r2, r3
 800687a:	d90f      	bls.n	800689c <USB_EPStartXfer+0x734>
            {
              ep->xfer_len_db -= len;
 800687c:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8006880:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8006884:	681b      	ldr	r3, [r3, #0]
 8006886:	6a1a      	ldr	r2, [r3, #32]
 8006888:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800688c:	1ad2      	subs	r2, r2, r3
 800688e:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8006892:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8006896:	681b      	ldr	r3, [r3, #0]
 8006898:	621a      	str	r2, [r3, #32]
 800689a:	e00e      	b.n	80068ba <USB_EPStartXfer+0x752>
            }
            else
            {
              len = ep->xfer_len_db;
 800689c:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80068a0:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 80068a4:	681b      	ldr	r3, [r3, #0]
 80068a6:	6a1b      	ldr	r3, [r3, #32]
 80068a8:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
              ep->xfer_len_db = 0U;
 80068ac:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80068b0:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 80068b4:	681b      	ldr	r3, [r3, #0]
 80068b6:	2200      	movs	r2, #0
 80068b8:	621a      	str	r2, [r3, #32]
            }

            /* Set the Double buffer counter for pmabuffer1 */
            PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 80068ba:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80068be:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 80068c2:	681b      	ldr	r3, [r3, #0]
 80068c4:	643b      	str	r3, [r7, #64]	; 0x40
 80068c6:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80068ca:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 80068ce:	681b      	ldr	r3, [r3, #0]
 80068d0:	785b      	ldrb	r3, [r3, #1]
 80068d2:	2b00      	cmp	r3, #0
 80068d4:	d177      	bne.n	80069c6 <USB_EPStartXfer+0x85e>
 80068d6:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80068da:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 80068de:	681b      	ldr	r3, [r3, #0]
 80068e0:	63bb      	str	r3, [r7, #56]	; 0x38
 80068e2:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80068e6:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 80068ea:	681b      	ldr	r3, [r3, #0]
 80068ec:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 80068f0:	b29b      	uxth	r3, r3
 80068f2:	461a      	mov	r2, r3
 80068f4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80068f6:	4413      	add	r3, r2
 80068f8:	63bb      	str	r3, [r7, #56]	; 0x38
 80068fa:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80068fe:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8006902:	681b      	ldr	r3, [r3, #0]
 8006904:	781b      	ldrb	r3, [r3, #0]
 8006906:	011a      	lsls	r2, r3, #4
 8006908:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800690a:	4413      	add	r3, r2
 800690c:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 8006910:	637b      	str	r3, [r7, #52]	; 0x34
 8006912:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006914:	881b      	ldrh	r3, [r3, #0]
 8006916:	b29b      	uxth	r3, r3
 8006918:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800691c:	b29a      	uxth	r2, r3
 800691e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006920:	801a      	strh	r2, [r3, #0]
 8006922:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8006926:	2b3e      	cmp	r3, #62	; 0x3e
 8006928:	d921      	bls.n	800696e <USB_EPStartXfer+0x806>
 800692a:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800692e:	095b      	lsrs	r3, r3, #5
 8006930:	f8c7 30f4 	str.w	r3, [r7, #244]	; 0xf4
 8006934:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8006938:	f003 031f 	and.w	r3, r3, #31
 800693c:	2b00      	cmp	r3, #0
 800693e:	d104      	bne.n	800694a <USB_EPStartXfer+0x7e2>
 8006940:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006944:	3b01      	subs	r3, #1
 8006946:	f8c7 30f4 	str.w	r3, [r7, #244]	; 0xf4
 800694a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800694c:	881b      	ldrh	r3, [r3, #0]
 800694e:	b29a      	uxth	r2, r3
 8006950:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006954:	b29b      	uxth	r3, r3
 8006956:	029b      	lsls	r3, r3, #10
 8006958:	b29b      	uxth	r3, r3
 800695a:	4313      	orrs	r3, r2
 800695c:	b29b      	uxth	r3, r3
 800695e:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8006962:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8006966:	b29a      	uxth	r2, r3
 8006968:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800696a:	801a      	strh	r2, [r3, #0]
 800696c:	e050      	b.n	8006a10 <USB_EPStartXfer+0x8a8>
 800696e:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8006972:	2b00      	cmp	r3, #0
 8006974:	d10a      	bne.n	800698c <USB_EPStartXfer+0x824>
 8006976:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006978:	881b      	ldrh	r3, [r3, #0]
 800697a:	b29b      	uxth	r3, r3
 800697c:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8006980:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8006984:	b29a      	uxth	r2, r3
 8006986:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006988:	801a      	strh	r2, [r3, #0]
 800698a:	e041      	b.n	8006a10 <USB_EPStartXfer+0x8a8>
 800698c:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8006990:	085b      	lsrs	r3, r3, #1
 8006992:	f8c7 30f4 	str.w	r3, [r7, #244]	; 0xf4
 8006996:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800699a:	f003 0301 	and.w	r3, r3, #1
 800699e:	2b00      	cmp	r3, #0
 80069a0:	d004      	beq.n	80069ac <USB_EPStartXfer+0x844>
 80069a2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80069a6:	3301      	adds	r3, #1
 80069a8:	f8c7 30f4 	str.w	r3, [r7, #244]	; 0xf4
 80069ac:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80069ae:	881b      	ldrh	r3, [r3, #0]
 80069b0:	b29a      	uxth	r2, r3
 80069b2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80069b6:	b29b      	uxth	r3, r3
 80069b8:	029b      	lsls	r3, r3, #10
 80069ba:	b29b      	uxth	r3, r3
 80069bc:	4313      	orrs	r3, r2
 80069be:	b29a      	uxth	r2, r3
 80069c0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80069c2:	801a      	strh	r2, [r3, #0]
 80069c4:	e024      	b.n	8006a10 <USB_EPStartXfer+0x8a8>
 80069c6:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80069ca:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 80069ce:	681b      	ldr	r3, [r3, #0]
 80069d0:	785b      	ldrb	r3, [r3, #1]
 80069d2:	2b01      	cmp	r3, #1
 80069d4:	d11c      	bne.n	8006a10 <USB_EPStartXfer+0x8a8>
 80069d6:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80069da:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 80069de:	681b      	ldr	r3, [r3, #0]
 80069e0:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 80069e4:	b29b      	uxth	r3, r3
 80069e6:	461a      	mov	r2, r3
 80069e8:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80069ea:	4413      	add	r3, r2
 80069ec:	643b      	str	r3, [r7, #64]	; 0x40
 80069ee:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80069f2:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 80069f6:	681b      	ldr	r3, [r3, #0]
 80069f8:	781b      	ldrb	r3, [r3, #0]
 80069fa:	011a      	lsls	r2, r3, #4
 80069fc:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80069fe:	4413      	add	r3, r2
 8006a00:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 8006a04:	63fb      	str	r3, [r7, #60]	; 0x3c
 8006a06:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8006a0a:	b29a      	uxth	r2, r3
 8006a0c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8006a0e:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr1;
 8006a10:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8006a14:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8006a18:	681b      	ldr	r3, [r3, #0]
 8006a1a:	895b      	ldrh	r3, [r3, #10]
 8006a1c:	f8a7 3076 	strh.w	r3, [r7, #118]	; 0x76

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 8006a20:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8006a24:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8006a28:	681b      	ldr	r3, [r3, #0]
 8006a2a:	6959      	ldr	r1, [r3, #20]
 8006a2c:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8006a30:	b29b      	uxth	r3, r3
 8006a32:	f8b7 2076 	ldrh.w	r2, [r7, #118]	; 0x76
 8006a36:	f507 7084 	add.w	r0, r7, #264	; 0x108
 8006a3a:	f5a0 7082 	sub.w	r0, r0, #260	; 0x104
 8006a3e:	6800      	ldr	r0, [r0, #0]
 8006a40:	f001 f881 	bl	8007b46 <USB_WritePMA>
 8006a44:	e227      	b.n	8006e96 <USB_EPStartXfer+0xd2e>
          }
        }
        /* auto Switch to single buffer mode when transfer <Mps no need to manage in double buffer */
        else
        {
          len = ep->xfer_len_db;
 8006a46:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8006a4a:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8006a4e:	681b      	ldr	r3, [r3, #0]
 8006a50:	6a1b      	ldr	r3, [r3, #32]
 8006a52:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104

          /* disable double buffer mode for Bulk endpoint */
          PCD_CLEAR_BULK_EP_DBUF(USBx, ep->num);
 8006a56:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8006a5a:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8006a5e:	681a      	ldr	r2, [r3, #0]
 8006a60:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8006a64:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8006a68:	681b      	ldr	r3, [r3, #0]
 8006a6a:	781b      	ldrb	r3, [r3, #0]
 8006a6c:	009b      	lsls	r3, r3, #2
 8006a6e:	4413      	add	r3, r2
 8006a70:	881b      	ldrh	r3, [r3, #0]
 8006a72:	b29b      	uxth	r3, r3
 8006a74:	f423 43e2 	bic.w	r3, r3, #28928	; 0x7100
 8006a78:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006a7c:	f8a7 3062 	strh.w	r3, [r7, #98]	; 0x62
 8006a80:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8006a84:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8006a88:	681a      	ldr	r2, [r3, #0]
 8006a8a:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8006a8e:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8006a92:	681b      	ldr	r3, [r3, #0]
 8006a94:	781b      	ldrb	r3, [r3, #0]
 8006a96:	009b      	lsls	r3, r3, #2
 8006a98:	441a      	add	r2, r3
 8006a9a:	f8b7 3062 	ldrh.w	r3, [r7, #98]	; 0x62
 8006a9e:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8006aa2:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8006aa6:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8006aaa:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8006aae:	b29b      	uxth	r3, r3
 8006ab0:	8013      	strh	r3, [r2, #0]

          /* Set Tx count with nbre of byte to be transmitted */
          PCD_SET_EP_TX_CNT(USBx, ep->num, len);
 8006ab2:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8006ab6:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8006aba:	681b      	ldr	r3, [r3, #0]
 8006abc:	65fb      	str	r3, [r7, #92]	; 0x5c
 8006abe:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8006ac2:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8006ac6:	681b      	ldr	r3, [r3, #0]
 8006ac8:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8006acc:	b29b      	uxth	r3, r3
 8006ace:	461a      	mov	r2, r3
 8006ad0:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8006ad2:	4413      	add	r3, r2
 8006ad4:	65fb      	str	r3, [r7, #92]	; 0x5c
 8006ad6:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8006ada:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8006ade:	681b      	ldr	r3, [r3, #0]
 8006ae0:	781b      	ldrb	r3, [r3, #0]
 8006ae2:	011a      	lsls	r2, r3, #4
 8006ae4:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8006ae6:	4413      	add	r3, r2
 8006ae8:	f203 4304 	addw	r3, r3, #1028	; 0x404
 8006aec:	65bb      	str	r3, [r7, #88]	; 0x58
 8006aee:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8006af2:	b29a      	uxth	r2, r3
 8006af4:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8006af6:	801a      	strh	r2, [r3, #0]
          pmabuffer = ep->pmaaddr0;
 8006af8:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8006afc:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8006b00:	681b      	ldr	r3, [r3, #0]
 8006b02:	891b      	ldrh	r3, [r3, #8]
 8006b04:	f8a7 3076 	strh.w	r3, [r7, #118]	; 0x76

          /* Write the user buffer to USB PMA */
          USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 8006b08:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8006b0c:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8006b10:	681b      	ldr	r3, [r3, #0]
 8006b12:	6959      	ldr	r1, [r3, #20]
 8006b14:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8006b18:	b29b      	uxth	r3, r3
 8006b1a:	f8b7 2076 	ldrh.w	r2, [r7, #118]	; 0x76
 8006b1e:	f507 7084 	add.w	r0, r7, #264	; 0x108
 8006b22:	f5a0 7082 	sub.w	r0, r0, #260	; 0x104
 8006b26:	6800      	ldr	r0, [r0, #0]
 8006b28:	f001 f80d 	bl	8007b46 <USB_WritePMA>
 8006b2c:	e1b3      	b.n	8006e96 <USB_EPStartXfer+0xd2e>
        }
      }
      else /* manage isochronous double buffer IN mode */
      {
        /* each Time to write in PMA xfer_len_db will */
        ep->xfer_len_db -= len;
 8006b2e:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8006b32:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8006b36:	681b      	ldr	r3, [r3, #0]
 8006b38:	6a1a      	ldr	r2, [r3, #32]
 8006b3a:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8006b3e:	1ad2      	subs	r2, r2, r3
 8006b40:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8006b44:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8006b48:	681b      	ldr	r3, [r3, #0]
 8006b4a:	621a      	str	r2, [r3, #32]

        /* Fill the data buffer */
        if ((PCD_GET_ENDPOINT(USBx, ep->num) & USB_EP_DTOG_TX) != 0U)
 8006b4c:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8006b50:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8006b54:	681a      	ldr	r2, [r3, #0]
 8006b56:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8006b5a:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8006b5e:	681b      	ldr	r3, [r3, #0]
 8006b60:	781b      	ldrb	r3, [r3, #0]
 8006b62:	009b      	lsls	r3, r3, #2
 8006b64:	4413      	add	r3, r2
 8006b66:	881b      	ldrh	r3, [r3, #0]
 8006b68:	b29b      	uxth	r3, r3
 8006b6a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006b6e:	2b00      	cmp	r3, #0
 8006b70:	f000 80c6 	beq.w	8006d00 <USB_EPStartXfer+0xb98>
        {
          /* Set the Double buffer counter for pmabuffer1 */
          PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 8006b74:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8006b78:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8006b7c:	681b      	ldr	r3, [r3, #0]
 8006b7e:	673b      	str	r3, [r7, #112]	; 0x70
 8006b80:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8006b84:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8006b88:	681b      	ldr	r3, [r3, #0]
 8006b8a:	785b      	ldrb	r3, [r3, #1]
 8006b8c:	2b00      	cmp	r3, #0
 8006b8e:	d177      	bne.n	8006c80 <USB_EPStartXfer+0xb18>
 8006b90:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8006b94:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8006b98:	681b      	ldr	r3, [r3, #0]
 8006b9a:	66bb      	str	r3, [r7, #104]	; 0x68
 8006b9c:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8006ba0:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8006ba4:	681b      	ldr	r3, [r3, #0]
 8006ba6:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8006baa:	b29b      	uxth	r3, r3
 8006bac:	461a      	mov	r2, r3
 8006bae:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8006bb0:	4413      	add	r3, r2
 8006bb2:	66bb      	str	r3, [r7, #104]	; 0x68
 8006bb4:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8006bb8:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8006bbc:	681b      	ldr	r3, [r3, #0]
 8006bbe:	781b      	ldrb	r3, [r3, #0]
 8006bc0:	011a      	lsls	r2, r3, #4
 8006bc2:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8006bc4:	4413      	add	r3, r2
 8006bc6:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 8006bca:	667b      	str	r3, [r7, #100]	; 0x64
 8006bcc:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8006bce:	881b      	ldrh	r3, [r3, #0]
 8006bd0:	b29b      	uxth	r3, r3
 8006bd2:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8006bd6:	b29a      	uxth	r2, r3
 8006bd8:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8006bda:	801a      	strh	r2, [r3, #0]
 8006bdc:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8006be0:	2b3e      	cmp	r3, #62	; 0x3e
 8006be2:	d921      	bls.n	8006c28 <USB_EPStartXfer+0xac0>
 8006be4:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8006be8:	095b      	lsrs	r3, r3, #5
 8006bea:	f8c7 30f0 	str.w	r3, [r7, #240]	; 0xf0
 8006bee:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8006bf2:	f003 031f 	and.w	r3, r3, #31
 8006bf6:	2b00      	cmp	r3, #0
 8006bf8:	d104      	bne.n	8006c04 <USB_EPStartXfer+0xa9c>
 8006bfa:	f8d7 30f0 	ldr.w	r3, [r7, #240]	; 0xf0
 8006bfe:	3b01      	subs	r3, #1
 8006c00:	f8c7 30f0 	str.w	r3, [r7, #240]	; 0xf0
 8006c04:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8006c06:	881b      	ldrh	r3, [r3, #0]
 8006c08:	b29a      	uxth	r2, r3
 8006c0a:	f8d7 30f0 	ldr.w	r3, [r7, #240]	; 0xf0
 8006c0e:	b29b      	uxth	r3, r3
 8006c10:	029b      	lsls	r3, r3, #10
 8006c12:	b29b      	uxth	r3, r3
 8006c14:	4313      	orrs	r3, r2
 8006c16:	b29b      	uxth	r3, r3
 8006c18:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8006c1c:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8006c20:	b29a      	uxth	r2, r3
 8006c22:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8006c24:	801a      	strh	r2, [r3, #0]
 8006c26:	e050      	b.n	8006cca <USB_EPStartXfer+0xb62>
 8006c28:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8006c2c:	2b00      	cmp	r3, #0
 8006c2e:	d10a      	bne.n	8006c46 <USB_EPStartXfer+0xade>
 8006c30:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8006c32:	881b      	ldrh	r3, [r3, #0]
 8006c34:	b29b      	uxth	r3, r3
 8006c36:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8006c3a:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8006c3e:	b29a      	uxth	r2, r3
 8006c40:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8006c42:	801a      	strh	r2, [r3, #0]
 8006c44:	e041      	b.n	8006cca <USB_EPStartXfer+0xb62>
 8006c46:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8006c4a:	085b      	lsrs	r3, r3, #1
 8006c4c:	f8c7 30f0 	str.w	r3, [r7, #240]	; 0xf0
 8006c50:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8006c54:	f003 0301 	and.w	r3, r3, #1
 8006c58:	2b00      	cmp	r3, #0
 8006c5a:	d004      	beq.n	8006c66 <USB_EPStartXfer+0xafe>
 8006c5c:	f8d7 30f0 	ldr.w	r3, [r7, #240]	; 0xf0
 8006c60:	3301      	adds	r3, #1
 8006c62:	f8c7 30f0 	str.w	r3, [r7, #240]	; 0xf0
 8006c66:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8006c68:	881b      	ldrh	r3, [r3, #0]
 8006c6a:	b29a      	uxth	r2, r3
 8006c6c:	f8d7 30f0 	ldr.w	r3, [r7, #240]	; 0xf0
 8006c70:	b29b      	uxth	r3, r3
 8006c72:	029b      	lsls	r3, r3, #10
 8006c74:	b29b      	uxth	r3, r3
 8006c76:	4313      	orrs	r3, r2
 8006c78:	b29a      	uxth	r2, r3
 8006c7a:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8006c7c:	801a      	strh	r2, [r3, #0]
 8006c7e:	e024      	b.n	8006cca <USB_EPStartXfer+0xb62>
 8006c80:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8006c84:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8006c88:	681b      	ldr	r3, [r3, #0]
 8006c8a:	785b      	ldrb	r3, [r3, #1]
 8006c8c:	2b01      	cmp	r3, #1
 8006c8e:	d11c      	bne.n	8006cca <USB_EPStartXfer+0xb62>
 8006c90:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8006c94:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8006c98:	681b      	ldr	r3, [r3, #0]
 8006c9a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8006c9e:	b29b      	uxth	r3, r3
 8006ca0:	461a      	mov	r2, r3
 8006ca2:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8006ca4:	4413      	add	r3, r2
 8006ca6:	673b      	str	r3, [r7, #112]	; 0x70
 8006ca8:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8006cac:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8006cb0:	681b      	ldr	r3, [r3, #0]
 8006cb2:	781b      	ldrb	r3, [r3, #0]
 8006cb4:	011a      	lsls	r2, r3, #4
 8006cb6:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8006cb8:	4413      	add	r3, r2
 8006cba:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 8006cbe:	66fb      	str	r3, [r7, #108]	; 0x6c
 8006cc0:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8006cc4:	b29a      	uxth	r2, r3
 8006cc6:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8006cc8:	801a      	strh	r2, [r3, #0]
          pmabuffer = ep->pmaaddr1;
 8006cca:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8006cce:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8006cd2:	681b      	ldr	r3, [r3, #0]
 8006cd4:	895b      	ldrh	r3, [r3, #10]
 8006cd6:	f8a7 3076 	strh.w	r3, [r7, #118]	; 0x76

          /* Write the user buffer to USB PMA */
          USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 8006cda:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8006cde:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8006ce2:	681b      	ldr	r3, [r3, #0]
 8006ce4:	6959      	ldr	r1, [r3, #20]
 8006ce6:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8006cea:	b29b      	uxth	r3, r3
 8006cec:	f8b7 2076 	ldrh.w	r2, [r7, #118]	; 0x76
 8006cf0:	f507 7084 	add.w	r0, r7, #264	; 0x108
 8006cf4:	f5a0 7082 	sub.w	r0, r0, #260	; 0x104
 8006cf8:	6800      	ldr	r0, [r0, #0]
 8006cfa:	f000 ff24 	bl	8007b46 <USB_WritePMA>
 8006cfe:	e0ca      	b.n	8006e96 <USB_EPStartXfer+0xd2e>
        }
        else
        {
          /* Set the Double buffer counter for pmabuffer0 */
          PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 8006d00:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8006d04:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8006d08:	681b      	ldr	r3, [r3, #0]
 8006d0a:	785b      	ldrb	r3, [r3, #1]
 8006d0c:	2b00      	cmp	r3, #0
 8006d0e:	d177      	bne.n	8006e00 <USB_EPStartXfer+0xc98>
 8006d10:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8006d14:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8006d18:	681b      	ldr	r3, [r3, #0]
 8006d1a:	67fb      	str	r3, [r7, #124]	; 0x7c
 8006d1c:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8006d20:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8006d24:	681b      	ldr	r3, [r3, #0]
 8006d26:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8006d2a:	b29b      	uxth	r3, r3
 8006d2c:	461a      	mov	r2, r3
 8006d2e:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8006d30:	4413      	add	r3, r2
 8006d32:	67fb      	str	r3, [r7, #124]	; 0x7c
 8006d34:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8006d38:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8006d3c:	681b      	ldr	r3, [r3, #0]
 8006d3e:	781b      	ldrb	r3, [r3, #0]
 8006d40:	011a      	lsls	r2, r3, #4
 8006d42:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8006d44:	4413      	add	r3, r2
 8006d46:	f203 4304 	addw	r3, r3, #1028	; 0x404
 8006d4a:	67bb      	str	r3, [r7, #120]	; 0x78
 8006d4c:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8006d4e:	881b      	ldrh	r3, [r3, #0]
 8006d50:	b29b      	uxth	r3, r3
 8006d52:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8006d56:	b29a      	uxth	r2, r3
 8006d58:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8006d5a:	801a      	strh	r2, [r3, #0]
 8006d5c:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8006d60:	2b3e      	cmp	r3, #62	; 0x3e
 8006d62:	d921      	bls.n	8006da8 <USB_EPStartXfer+0xc40>
 8006d64:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8006d68:	095b      	lsrs	r3, r3, #5
 8006d6a:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
 8006d6e:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8006d72:	f003 031f 	and.w	r3, r3, #31
 8006d76:	2b00      	cmp	r3, #0
 8006d78:	d104      	bne.n	8006d84 <USB_EPStartXfer+0xc1c>
 8006d7a:	f8d7 30ec 	ldr.w	r3, [r7, #236]	; 0xec
 8006d7e:	3b01      	subs	r3, #1
 8006d80:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
 8006d84:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8006d86:	881b      	ldrh	r3, [r3, #0]
 8006d88:	b29a      	uxth	r2, r3
 8006d8a:	f8d7 30ec 	ldr.w	r3, [r7, #236]	; 0xec
 8006d8e:	b29b      	uxth	r3, r3
 8006d90:	029b      	lsls	r3, r3, #10
 8006d92:	b29b      	uxth	r3, r3
 8006d94:	4313      	orrs	r3, r2
 8006d96:	b29b      	uxth	r3, r3
 8006d98:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8006d9c:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8006da0:	b29a      	uxth	r2, r3
 8006da2:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8006da4:	801a      	strh	r2, [r3, #0]
 8006da6:	e05c      	b.n	8006e62 <USB_EPStartXfer+0xcfa>
 8006da8:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8006dac:	2b00      	cmp	r3, #0
 8006dae:	d10a      	bne.n	8006dc6 <USB_EPStartXfer+0xc5e>
 8006db0:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8006db2:	881b      	ldrh	r3, [r3, #0]
 8006db4:	b29b      	uxth	r3, r3
 8006db6:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8006dba:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8006dbe:	b29a      	uxth	r2, r3
 8006dc0:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8006dc2:	801a      	strh	r2, [r3, #0]
 8006dc4:	e04d      	b.n	8006e62 <USB_EPStartXfer+0xcfa>
 8006dc6:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8006dca:	085b      	lsrs	r3, r3, #1
 8006dcc:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
 8006dd0:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8006dd4:	f003 0301 	and.w	r3, r3, #1
 8006dd8:	2b00      	cmp	r3, #0
 8006dda:	d004      	beq.n	8006de6 <USB_EPStartXfer+0xc7e>
 8006ddc:	f8d7 30ec 	ldr.w	r3, [r7, #236]	; 0xec
 8006de0:	3301      	adds	r3, #1
 8006de2:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
 8006de6:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8006de8:	881b      	ldrh	r3, [r3, #0]
 8006dea:	b29a      	uxth	r2, r3
 8006dec:	f8d7 30ec 	ldr.w	r3, [r7, #236]	; 0xec
 8006df0:	b29b      	uxth	r3, r3
 8006df2:	029b      	lsls	r3, r3, #10
 8006df4:	b29b      	uxth	r3, r3
 8006df6:	4313      	orrs	r3, r2
 8006df8:	b29a      	uxth	r2, r3
 8006dfa:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8006dfc:	801a      	strh	r2, [r3, #0]
 8006dfe:	e030      	b.n	8006e62 <USB_EPStartXfer+0xcfa>
 8006e00:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8006e04:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8006e08:	681b      	ldr	r3, [r3, #0]
 8006e0a:	785b      	ldrb	r3, [r3, #1]
 8006e0c:	2b01      	cmp	r3, #1
 8006e0e:	d128      	bne.n	8006e62 <USB_EPStartXfer+0xcfa>
 8006e10:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8006e14:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8006e18:	681b      	ldr	r3, [r3, #0]
 8006e1a:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 8006e1e:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8006e22:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8006e26:	681b      	ldr	r3, [r3, #0]
 8006e28:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8006e2c:	b29b      	uxth	r3, r3
 8006e2e:	461a      	mov	r2, r3
 8006e30:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8006e34:	4413      	add	r3, r2
 8006e36:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 8006e3a:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8006e3e:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8006e42:	681b      	ldr	r3, [r3, #0]
 8006e44:	781b      	ldrb	r3, [r3, #0]
 8006e46:	011a      	lsls	r2, r3, #4
 8006e48:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8006e4c:	4413      	add	r3, r2
 8006e4e:	f203 4304 	addw	r3, r3, #1028	; 0x404
 8006e52:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 8006e56:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8006e5a:	b29a      	uxth	r2, r3
 8006e5c:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8006e60:	801a      	strh	r2, [r3, #0]
          pmabuffer = ep->pmaaddr0;
 8006e62:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8006e66:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8006e6a:	681b      	ldr	r3, [r3, #0]
 8006e6c:	891b      	ldrh	r3, [r3, #8]
 8006e6e:	f8a7 3076 	strh.w	r3, [r7, #118]	; 0x76

          /* Write the user buffer to USB PMA */
          USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 8006e72:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8006e76:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8006e7a:	681b      	ldr	r3, [r3, #0]
 8006e7c:	6959      	ldr	r1, [r3, #20]
 8006e7e:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8006e82:	b29b      	uxth	r3, r3
 8006e84:	f8b7 2076 	ldrh.w	r2, [r7, #118]	; 0x76
 8006e88:	f507 7084 	add.w	r0, r7, #264	; 0x108
 8006e8c:	f5a0 7082 	sub.w	r0, r0, #260	; 0x104
 8006e90:	6800      	ldr	r0, [r0, #0]
 8006e92:	f000 fe58 	bl	8007b46 <USB_WritePMA>
        }
      }
    }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

    PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_VALID);
 8006e96:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8006e9a:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8006e9e:	681a      	ldr	r2, [r3, #0]
 8006ea0:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8006ea4:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8006ea8:	681b      	ldr	r3, [r3, #0]
 8006eaa:	781b      	ldrb	r3, [r3, #0]
 8006eac:	009b      	lsls	r3, r3, #2
 8006eae:	4413      	add	r3, r2
 8006eb0:	881b      	ldrh	r3, [r3, #0]
 8006eb2:	b29b      	uxth	r3, r3
 8006eb4:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8006eb8:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8006ebc:	817b      	strh	r3, [r7, #10]
 8006ebe:	897b      	ldrh	r3, [r7, #10]
 8006ec0:	f083 0310 	eor.w	r3, r3, #16
 8006ec4:	817b      	strh	r3, [r7, #10]
 8006ec6:	897b      	ldrh	r3, [r7, #10]
 8006ec8:	f083 0320 	eor.w	r3, r3, #32
 8006ecc:	817b      	strh	r3, [r7, #10]
 8006ece:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8006ed2:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8006ed6:	681a      	ldr	r2, [r3, #0]
 8006ed8:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8006edc:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8006ee0:	681b      	ldr	r3, [r3, #0]
 8006ee2:	781b      	ldrb	r3, [r3, #0]
 8006ee4:	009b      	lsls	r3, r3, #2
 8006ee6:	441a      	add	r2, r3
 8006ee8:	897b      	ldrh	r3, [r7, #10]
 8006eea:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8006eee:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8006ef2:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8006ef6:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8006efa:	b29b      	uxth	r3, r3
 8006efc:	8013      	strh	r3, [r2, #0]
 8006efe:	f000 bcde 	b.w	80078be <USB_EPStartXfer+0x1756>
  }
  else /* OUT endpoint */
  {
    if (ep->doublebuffer == 0U)
 8006f02:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8006f06:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8006f0a:	681b      	ldr	r3, [r3, #0]
 8006f0c:	7b1b      	ldrb	r3, [r3, #12]
 8006f0e:	2b00      	cmp	r3, #0
 8006f10:	f040 80bb 	bne.w	800708a <USB_EPStartXfer+0xf22>
    {
      /* Multi packet transfer */
      if (ep->xfer_len > ep->maxpacket)
 8006f14:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8006f18:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8006f1c:	681b      	ldr	r3, [r3, #0]
 8006f1e:	699a      	ldr	r2, [r3, #24]
 8006f20:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8006f24:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8006f28:	681b      	ldr	r3, [r3, #0]
 8006f2a:	691b      	ldr	r3, [r3, #16]
 8006f2c:	429a      	cmp	r2, r3
 8006f2e:	d917      	bls.n	8006f60 <USB_EPStartXfer+0xdf8>
      {
        len = ep->maxpacket;
 8006f30:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8006f34:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8006f38:	681b      	ldr	r3, [r3, #0]
 8006f3a:	691b      	ldr	r3, [r3, #16]
 8006f3c:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
        ep->xfer_len -= len;
 8006f40:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8006f44:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8006f48:	681b      	ldr	r3, [r3, #0]
 8006f4a:	699a      	ldr	r2, [r3, #24]
 8006f4c:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8006f50:	1ad2      	subs	r2, r2, r3
 8006f52:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8006f56:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8006f5a:	681b      	ldr	r3, [r3, #0]
 8006f5c:	619a      	str	r2, [r3, #24]
 8006f5e:	e00e      	b.n	8006f7e <USB_EPStartXfer+0xe16>
      }
      else
      {
        len = ep->xfer_len;
 8006f60:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8006f64:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8006f68:	681b      	ldr	r3, [r3, #0]
 8006f6a:	699b      	ldr	r3, [r3, #24]
 8006f6c:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
        ep->xfer_len = 0U;
 8006f70:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8006f74:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8006f78:	681b      	ldr	r3, [r3, #0]
 8006f7a:	2200      	movs	r2, #0
 8006f7c:	619a      	str	r2, [r3, #24]
      }
      /* configure and validate Rx endpoint */
      PCD_SET_EP_RX_CNT(USBx, ep->num, len);
 8006f7e:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8006f82:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8006f86:	681b      	ldr	r3, [r3, #0]
 8006f88:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 8006f8c:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8006f90:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8006f94:	681b      	ldr	r3, [r3, #0]
 8006f96:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8006f9a:	b29b      	uxth	r3, r3
 8006f9c:	461a      	mov	r2, r3
 8006f9e:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8006fa2:	4413      	add	r3, r2
 8006fa4:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 8006fa8:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8006fac:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8006fb0:	681b      	ldr	r3, [r3, #0]
 8006fb2:	781b      	ldrb	r3, [r3, #0]
 8006fb4:	011a      	lsls	r2, r3, #4
 8006fb6:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8006fba:	4413      	add	r3, r2
 8006fbc:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 8006fc0:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
 8006fc4:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8006fc8:	881b      	ldrh	r3, [r3, #0]
 8006fca:	b29b      	uxth	r3, r3
 8006fcc:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8006fd0:	b29a      	uxth	r2, r3
 8006fd2:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8006fd6:	801a      	strh	r2, [r3, #0]
 8006fd8:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8006fdc:	2b3e      	cmp	r3, #62	; 0x3e
 8006fde:	d924      	bls.n	800702a <USB_EPStartXfer+0xec2>
 8006fe0:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8006fe4:	095b      	lsrs	r3, r3, #5
 8006fe6:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 8006fea:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8006fee:	f003 031f 	and.w	r3, r3, #31
 8006ff2:	2b00      	cmp	r3, #0
 8006ff4:	d104      	bne.n	8007000 <USB_EPStartXfer+0xe98>
 8006ff6:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 8006ffa:	3b01      	subs	r3, #1
 8006ffc:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 8007000:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8007004:	881b      	ldrh	r3, [r3, #0]
 8007006:	b29a      	uxth	r2, r3
 8007008:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 800700c:	b29b      	uxth	r3, r3
 800700e:	029b      	lsls	r3, r3, #10
 8007010:	b29b      	uxth	r3, r3
 8007012:	4313      	orrs	r3, r2
 8007014:	b29b      	uxth	r3, r3
 8007016:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800701a:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800701e:	b29a      	uxth	r2, r3
 8007020:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8007024:	801a      	strh	r2, [r3, #0]
 8007026:	f000 bc10 	b.w	800784a <USB_EPStartXfer+0x16e2>
 800702a:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800702e:	2b00      	cmp	r3, #0
 8007030:	d10c      	bne.n	800704c <USB_EPStartXfer+0xee4>
 8007032:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8007036:	881b      	ldrh	r3, [r3, #0]
 8007038:	b29b      	uxth	r3, r3
 800703a:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800703e:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8007042:	b29a      	uxth	r2, r3
 8007044:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8007048:	801a      	strh	r2, [r3, #0]
 800704a:	e3fe      	b.n	800784a <USB_EPStartXfer+0x16e2>
 800704c:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8007050:	085b      	lsrs	r3, r3, #1
 8007052:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 8007056:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800705a:	f003 0301 	and.w	r3, r3, #1
 800705e:	2b00      	cmp	r3, #0
 8007060:	d004      	beq.n	800706c <USB_EPStartXfer+0xf04>
 8007062:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 8007066:	3301      	adds	r3, #1
 8007068:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 800706c:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8007070:	881b      	ldrh	r3, [r3, #0]
 8007072:	b29a      	uxth	r2, r3
 8007074:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 8007078:	b29b      	uxth	r3, r3
 800707a:	029b      	lsls	r3, r3, #10
 800707c:	b29b      	uxth	r3, r3
 800707e:	4313      	orrs	r3, r2
 8007080:	b29a      	uxth	r2, r3
 8007082:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8007086:	801a      	strh	r2, [r3, #0]
 8007088:	e3df      	b.n	800784a <USB_EPStartXfer+0x16e2>
#if (USE_USB_DOUBLE_BUFFER == 1U)
    else
    {
      /* First Transfer Coming From HAL_PCD_EP_Receive & From ISR */
      /* Set the Double buffer counter */
      if (ep->type == EP_TYPE_BULK)
 800708a:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800708e:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8007092:	681b      	ldr	r3, [r3, #0]
 8007094:	78db      	ldrb	r3, [r3, #3]
 8007096:	2b02      	cmp	r3, #2
 8007098:	f040 8218 	bne.w	80074cc <USB_EPStartXfer+0x1364>
      {
        PCD_SET_EP_DBUF_CNT(USBx, ep->num, ep->is_in, ep->maxpacket);
 800709c:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80070a0:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 80070a4:	681b      	ldr	r3, [r3, #0]
 80070a6:	785b      	ldrb	r3, [r3, #1]
 80070a8:	2b00      	cmp	r3, #0
 80070aa:	f040 809d 	bne.w	80071e8 <USB_EPStartXfer+0x1080>
 80070ae:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80070b2:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 80070b6:	681b      	ldr	r3, [r3, #0]
 80070b8:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 80070bc:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80070c0:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 80070c4:	681b      	ldr	r3, [r3, #0]
 80070c6:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 80070ca:	b29b      	uxth	r3, r3
 80070cc:	461a      	mov	r2, r3
 80070ce:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 80070d2:	4413      	add	r3, r2
 80070d4:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 80070d8:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80070dc:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 80070e0:	681b      	ldr	r3, [r3, #0]
 80070e2:	781b      	ldrb	r3, [r3, #0]
 80070e4:	011a      	lsls	r2, r3, #4
 80070e6:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 80070ea:	4413      	add	r3, r2
 80070ec:	f203 4304 	addw	r3, r3, #1028	; 0x404
 80070f0:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 80070f4:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 80070f8:	881b      	ldrh	r3, [r3, #0]
 80070fa:	b29b      	uxth	r3, r3
 80070fc:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8007100:	b29a      	uxth	r2, r3
 8007102:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 8007106:	801a      	strh	r2, [r3, #0]
 8007108:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800710c:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8007110:	681b      	ldr	r3, [r3, #0]
 8007112:	691b      	ldr	r3, [r3, #16]
 8007114:	2b3e      	cmp	r3, #62	; 0x3e
 8007116:	d92b      	bls.n	8007170 <USB_EPStartXfer+0x1008>
 8007118:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800711c:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8007120:	681b      	ldr	r3, [r3, #0]
 8007122:	691b      	ldr	r3, [r3, #16]
 8007124:	095b      	lsrs	r3, r3, #5
 8007126:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 800712a:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800712e:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8007132:	681b      	ldr	r3, [r3, #0]
 8007134:	691b      	ldr	r3, [r3, #16]
 8007136:	f003 031f 	and.w	r3, r3, #31
 800713a:	2b00      	cmp	r3, #0
 800713c:	d104      	bne.n	8007148 <USB_EPStartXfer+0xfe0>
 800713e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8007142:	3b01      	subs	r3, #1
 8007144:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 8007148:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 800714c:	881b      	ldrh	r3, [r3, #0]
 800714e:	b29a      	uxth	r2, r3
 8007150:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8007154:	b29b      	uxth	r3, r3
 8007156:	029b      	lsls	r3, r3, #10
 8007158:	b29b      	uxth	r3, r3
 800715a:	4313      	orrs	r3, r2
 800715c:	b29b      	uxth	r3, r3
 800715e:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8007162:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8007166:	b29a      	uxth	r2, r3
 8007168:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 800716c:	801a      	strh	r2, [r3, #0]
 800716e:	e070      	b.n	8007252 <USB_EPStartXfer+0x10ea>
 8007170:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8007174:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8007178:	681b      	ldr	r3, [r3, #0]
 800717a:	691b      	ldr	r3, [r3, #16]
 800717c:	2b00      	cmp	r3, #0
 800717e:	d10c      	bne.n	800719a <USB_EPStartXfer+0x1032>
 8007180:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 8007184:	881b      	ldrh	r3, [r3, #0]
 8007186:	b29b      	uxth	r3, r3
 8007188:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800718c:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8007190:	b29a      	uxth	r2, r3
 8007192:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 8007196:	801a      	strh	r2, [r3, #0]
 8007198:	e05b      	b.n	8007252 <USB_EPStartXfer+0x10ea>
 800719a:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800719e:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 80071a2:	681b      	ldr	r3, [r3, #0]
 80071a4:	691b      	ldr	r3, [r3, #16]
 80071a6:	085b      	lsrs	r3, r3, #1
 80071a8:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 80071ac:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80071b0:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 80071b4:	681b      	ldr	r3, [r3, #0]
 80071b6:	691b      	ldr	r3, [r3, #16]
 80071b8:	f003 0301 	and.w	r3, r3, #1
 80071bc:	2b00      	cmp	r3, #0
 80071be:	d004      	beq.n	80071ca <USB_EPStartXfer+0x1062>
 80071c0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80071c4:	3301      	adds	r3, #1
 80071c6:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 80071ca:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 80071ce:	881b      	ldrh	r3, [r3, #0]
 80071d0:	b29a      	uxth	r2, r3
 80071d2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80071d6:	b29b      	uxth	r3, r3
 80071d8:	029b      	lsls	r3, r3, #10
 80071da:	b29b      	uxth	r3, r3
 80071dc:	4313      	orrs	r3, r2
 80071de:	b29a      	uxth	r2, r3
 80071e0:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 80071e4:	801a      	strh	r2, [r3, #0]
 80071e6:	e034      	b.n	8007252 <USB_EPStartXfer+0x10ea>
 80071e8:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80071ec:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 80071f0:	681b      	ldr	r3, [r3, #0]
 80071f2:	785b      	ldrb	r3, [r3, #1]
 80071f4:	2b01      	cmp	r3, #1
 80071f6:	d12c      	bne.n	8007252 <USB_EPStartXfer+0x10ea>
 80071f8:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80071fc:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8007200:	681b      	ldr	r3, [r3, #0]
 8007202:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8007206:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800720a:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800720e:	681b      	ldr	r3, [r3, #0]
 8007210:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8007214:	b29b      	uxth	r3, r3
 8007216:	461a      	mov	r2, r3
 8007218:	f8d7 30b4 	ldr.w	r3, [r7, #180]	; 0xb4
 800721c:	4413      	add	r3, r2
 800721e:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8007222:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8007226:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800722a:	681b      	ldr	r3, [r3, #0]
 800722c:	781b      	ldrb	r3, [r3, #0]
 800722e:	011a      	lsls	r2, r3, #4
 8007230:	f8d7 30b4 	ldr.w	r3, [r7, #180]	; 0xb4
 8007234:	4413      	add	r3, r2
 8007236:	f203 4304 	addw	r3, r3, #1028	; 0x404
 800723a:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 800723e:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8007242:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8007246:	681b      	ldr	r3, [r3, #0]
 8007248:	691b      	ldr	r3, [r3, #16]
 800724a:	b29a      	uxth	r2, r3
 800724c:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
 8007250:	801a      	strh	r2, [r3, #0]
 8007252:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8007256:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800725a:	681b      	ldr	r3, [r3, #0]
 800725c:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
 8007260:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8007264:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8007268:	681b      	ldr	r3, [r3, #0]
 800726a:	785b      	ldrb	r3, [r3, #1]
 800726c:	2b00      	cmp	r3, #0
 800726e:	f040 809d 	bne.w	80073ac <USB_EPStartXfer+0x1244>
 8007272:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8007276:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800727a:	681b      	ldr	r3, [r3, #0]
 800727c:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 8007280:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8007284:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8007288:	681b      	ldr	r3, [r3, #0]
 800728a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800728e:	b29b      	uxth	r3, r3
 8007290:	461a      	mov	r2, r3
 8007292:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8007296:	4413      	add	r3, r2
 8007298:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 800729c:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80072a0:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 80072a4:	681b      	ldr	r3, [r3, #0]
 80072a6:	781b      	ldrb	r3, [r3, #0]
 80072a8:	011a      	lsls	r2, r3, #4
 80072aa:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 80072ae:	4413      	add	r3, r2
 80072b0:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 80072b4:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 80072b8:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 80072bc:	881b      	ldrh	r3, [r3, #0]
 80072be:	b29b      	uxth	r3, r3
 80072c0:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80072c4:	b29a      	uxth	r2, r3
 80072c6:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 80072ca:	801a      	strh	r2, [r3, #0]
 80072cc:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80072d0:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 80072d4:	681b      	ldr	r3, [r3, #0]
 80072d6:	691b      	ldr	r3, [r3, #16]
 80072d8:	2b3e      	cmp	r3, #62	; 0x3e
 80072da:	d92b      	bls.n	8007334 <USB_EPStartXfer+0x11cc>
 80072dc:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80072e0:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 80072e4:	681b      	ldr	r3, [r3, #0]
 80072e6:	691b      	ldr	r3, [r3, #16]
 80072e8:	095b      	lsrs	r3, r3, #5
 80072ea:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 80072ee:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80072f2:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 80072f6:	681b      	ldr	r3, [r3, #0]
 80072f8:	691b      	ldr	r3, [r3, #16]
 80072fa:	f003 031f 	and.w	r3, r3, #31
 80072fe:	2b00      	cmp	r3, #0
 8007300:	d104      	bne.n	800730c <USB_EPStartXfer+0x11a4>
 8007302:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8007306:	3b01      	subs	r3, #1
 8007308:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 800730c:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8007310:	881b      	ldrh	r3, [r3, #0]
 8007312:	b29a      	uxth	r2, r3
 8007314:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8007318:	b29b      	uxth	r3, r3
 800731a:	029b      	lsls	r3, r3, #10
 800731c:	b29b      	uxth	r3, r3
 800731e:	4313      	orrs	r3, r2
 8007320:	b29b      	uxth	r3, r3
 8007322:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8007326:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800732a:	b29a      	uxth	r2, r3
 800732c:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8007330:	801a      	strh	r2, [r3, #0]
 8007332:	e069      	b.n	8007408 <USB_EPStartXfer+0x12a0>
 8007334:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8007338:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800733c:	681b      	ldr	r3, [r3, #0]
 800733e:	691b      	ldr	r3, [r3, #16]
 8007340:	2b00      	cmp	r3, #0
 8007342:	d10c      	bne.n	800735e <USB_EPStartXfer+0x11f6>
 8007344:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8007348:	881b      	ldrh	r3, [r3, #0]
 800734a:	b29b      	uxth	r3, r3
 800734c:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8007350:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8007354:	b29a      	uxth	r2, r3
 8007356:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 800735a:	801a      	strh	r2, [r3, #0]
 800735c:	e054      	b.n	8007408 <USB_EPStartXfer+0x12a0>
 800735e:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8007362:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8007366:	681b      	ldr	r3, [r3, #0]
 8007368:	691b      	ldr	r3, [r3, #16]
 800736a:	085b      	lsrs	r3, r3, #1
 800736c:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 8007370:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8007374:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8007378:	681b      	ldr	r3, [r3, #0]
 800737a:	691b      	ldr	r3, [r3, #16]
 800737c:	f003 0301 	and.w	r3, r3, #1
 8007380:	2b00      	cmp	r3, #0
 8007382:	d004      	beq.n	800738e <USB_EPStartXfer+0x1226>
 8007384:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8007388:	3301      	adds	r3, #1
 800738a:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 800738e:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8007392:	881b      	ldrh	r3, [r3, #0]
 8007394:	b29a      	uxth	r2, r3
 8007396:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800739a:	b29b      	uxth	r3, r3
 800739c:	029b      	lsls	r3, r3, #10
 800739e:	b29b      	uxth	r3, r3
 80073a0:	4313      	orrs	r3, r2
 80073a2:	b29a      	uxth	r2, r3
 80073a4:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 80073a8:	801a      	strh	r2, [r3, #0]
 80073aa:	e02d      	b.n	8007408 <USB_EPStartXfer+0x12a0>
 80073ac:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80073b0:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 80073b4:	681b      	ldr	r3, [r3, #0]
 80073b6:	785b      	ldrb	r3, [r3, #1]
 80073b8:	2b01      	cmp	r3, #1
 80073ba:	d125      	bne.n	8007408 <USB_EPStartXfer+0x12a0>
 80073bc:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80073c0:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 80073c4:	681b      	ldr	r3, [r3, #0]
 80073c6:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 80073ca:	b29b      	uxth	r3, r3
 80073cc:	461a      	mov	r2, r3
 80073ce:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 80073d2:	4413      	add	r3, r2
 80073d4:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
 80073d8:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80073dc:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 80073e0:	681b      	ldr	r3, [r3, #0]
 80073e2:	781b      	ldrb	r3, [r3, #0]
 80073e4:	011a      	lsls	r2, r3, #4
 80073e6:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 80073ea:	4413      	add	r3, r2
 80073ec:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 80073f0:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 80073f4:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80073f8:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 80073fc:	681b      	ldr	r3, [r3, #0]
 80073fe:	691b      	ldr	r3, [r3, #16]
 8007400:	b29a      	uxth	r2, r3
 8007402:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8007406:	801a      	strh	r2, [r3, #0]

        /* Coming from ISR */
        if (ep->xfer_count != 0U)
 8007408:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800740c:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8007410:	681b      	ldr	r3, [r3, #0]
 8007412:	69db      	ldr	r3, [r3, #28]
 8007414:	2b00      	cmp	r3, #0
 8007416:	f000 8218 	beq.w	800784a <USB_EPStartXfer+0x16e2>
        {
          /* update last value to check if there is blocking state */
          wEPVal = PCD_GET_ENDPOINT(USBx, ep->num);
 800741a:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800741e:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8007422:	681a      	ldr	r2, [r3, #0]
 8007424:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8007428:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800742c:	681b      	ldr	r3, [r3, #0]
 800742e:	781b      	ldrb	r3, [r3, #0]
 8007430:	009b      	lsls	r3, r3, #2
 8007432:	4413      	add	r3, r2
 8007434:	881b      	ldrh	r3, [r3, #0]
 8007436:	f8a7 3096 	strh.w	r3, [r7, #150]	; 0x96

          /*Blocking State */
          if ((((wEPVal & USB_EP_DTOG_RX) != 0U) && ((wEPVal & USB_EP_DTOG_TX) != 0U)) ||
 800743a:	f8b7 3096 	ldrh.w	r3, [r7, #150]	; 0x96
 800743e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8007442:	2b00      	cmp	r3, #0
 8007444:	d005      	beq.n	8007452 <USB_EPStartXfer+0x12ea>
 8007446:	f8b7 3096 	ldrh.w	r3, [r7, #150]	; 0x96
 800744a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800744e:	2b00      	cmp	r3, #0
 8007450:	d10d      	bne.n	800746e <USB_EPStartXfer+0x1306>
              (((wEPVal & USB_EP_DTOG_RX) == 0U) && ((wEPVal & USB_EP_DTOG_TX) == 0U)))
 8007452:	f8b7 3096 	ldrh.w	r3, [r7, #150]	; 0x96
 8007456:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
          if ((((wEPVal & USB_EP_DTOG_RX) != 0U) && ((wEPVal & USB_EP_DTOG_TX) != 0U)) ||
 800745a:	2b00      	cmp	r3, #0
 800745c:	f040 81f5 	bne.w	800784a <USB_EPStartXfer+0x16e2>
              (((wEPVal & USB_EP_DTOG_RX) == 0U) && ((wEPVal & USB_EP_DTOG_TX) == 0U)))
 8007460:	f8b7 3096 	ldrh.w	r3, [r7, #150]	; 0x96
 8007464:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007468:	2b00      	cmp	r3, #0
 800746a:	f040 81ee 	bne.w	800784a <USB_EPStartXfer+0x16e2>
          {
            PCD_FREE_USER_BUFFER(USBx, ep->num, 0U);
 800746e:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8007472:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8007476:	681a      	ldr	r2, [r3, #0]
 8007478:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800747c:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8007480:	681b      	ldr	r3, [r3, #0]
 8007482:	781b      	ldrb	r3, [r3, #0]
 8007484:	009b      	lsls	r3, r3, #2
 8007486:	4413      	add	r3, r2
 8007488:	881b      	ldrh	r3, [r3, #0]
 800748a:	b29b      	uxth	r3, r3
 800748c:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8007490:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007494:	f8a7 3094 	strh.w	r3, [r7, #148]	; 0x94
 8007498:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800749c:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 80074a0:	681a      	ldr	r2, [r3, #0]
 80074a2:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80074a6:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 80074aa:	681b      	ldr	r3, [r3, #0]
 80074ac:	781b      	ldrb	r3, [r3, #0]
 80074ae:	009b      	lsls	r3, r3, #2
 80074b0:	441a      	add	r2, r3
 80074b2:	f8b7 3094 	ldrh.w	r3, [r7, #148]	; 0x94
 80074b6:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 80074ba:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 80074be:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80074c2:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 80074c6:	b29b      	uxth	r3, r3
 80074c8:	8013      	strh	r3, [r2, #0]
 80074ca:	e1be      	b.n	800784a <USB_EPStartXfer+0x16e2>
          }
        }
      }
      /* iso out double */
      else if (ep->type == EP_TYPE_ISOC)
 80074cc:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80074d0:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 80074d4:	681b      	ldr	r3, [r3, #0]
 80074d6:	78db      	ldrb	r3, [r3, #3]
 80074d8:	2b01      	cmp	r3, #1
 80074da:	f040 81b4 	bne.w	8007846 <USB_EPStartXfer+0x16de>
      {
        /* Multi packet transfer */
        if (ep->xfer_len > ep->maxpacket)
 80074de:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80074e2:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 80074e6:	681b      	ldr	r3, [r3, #0]
 80074e8:	699a      	ldr	r2, [r3, #24]
 80074ea:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80074ee:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 80074f2:	681b      	ldr	r3, [r3, #0]
 80074f4:	691b      	ldr	r3, [r3, #16]
 80074f6:	429a      	cmp	r2, r3
 80074f8:	d917      	bls.n	800752a <USB_EPStartXfer+0x13c2>
        {
          len = ep->maxpacket;
 80074fa:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80074fe:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8007502:	681b      	ldr	r3, [r3, #0]
 8007504:	691b      	ldr	r3, [r3, #16]
 8007506:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
          ep->xfer_len -= len;
 800750a:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800750e:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8007512:	681b      	ldr	r3, [r3, #0]
 8007514:	699a      	ldr	r2, [r3, #24]
 8007516:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800751a:	1ad2      	subs	r2, r2, r3
 800751c:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8007520:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8007524:	681b      	ldr	r3, [r3, #0]
 8007526:	619a      	str	r2, [r3, #24]
 8007528:	e00e      	b.n	8007548 <USB_EPStartXfer+0x13e0>
        }
        else
        {
          len = ep->xfer_len;
 800752a:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800752e:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8007532:	681b      	ldr	r3, [r3, #0]
 8007534:	699b      	ldr	r3, [r3, #24]
 8007536:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
          ep->xfer_len = 0U;
 800753a:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800753e:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8007542:	681b      	ldr	r3, [r3, #0]
 8007544:	2200      	movs	r2, #0
 8007546:	619a      	str	r2, [r3, #24]
        }
        PCD_SET_EP_DBUF_CNT(USBx, ep->num, ep->is_in, len);
 8007548:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800754c:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8007550:	681b      	ldr	r3, [r3, #0]
 8007552:	785b      	ldrb	r3, [r3, #1]
 8007554:	2b00      	cmp	r3, #0
 8007556:	f040 8085 	bne.w	8007664 <USB_EPStartXfer+0x14fc>
 800755a:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800755e:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8007562:	681b      	ldr	r3, [r3, #0]
 8007564:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 8007568:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800756c:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8007570:	681b      	ldr	r3, [r3, #0]
 8007572:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8007576:	b29b      	uxth	r3, r3
 8007578:	461a      	mov	r2, r3
 800757a:	f8d7 30cc 	ldr.w	r3, [r7, #204]	; 0xcc
 800757e:	4413      	add	r3, r2
 8007580:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 8007584:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8007588:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800758c:	681b      	ldr	r3, [r3, #0]
 800758e:	781b      	ldrb	r3, [r3, #0]
 8007590:	011a      	lsls	r2, r3, #4
 8007592:	f8d7 30cc 	ldr.w	r3, [r7, #204]	; 0xcc
 8007596:	4413      	add	r3, r2
 8007598:	f203 4304 	addw	r3, r3, #1028	; 0x404
 800759c:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 80075a0:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 80075a4:	881b      	ldrh	r3, [r3, #0]
 80075a6:	b29b      	uxth	r3, r3
 80075a8:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80075ac:	b29a      	uxth	r2, r3
 80075ae:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 80075b2:	801a      	strh	r2, [r3, #0]
 80075b4:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 80075b8:	2b3e      	cmp	r3, #62	; 0x3e
 80075ba:	d923      	bls.n	8007604 <USB_EPStartXfer+0x149c>
 80075bc:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 80075c0:	095b      	lsrs	r3, r3, #5
 80075c2:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
 80075c6:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 80075ca:	f003 031f 	and.w	r3, r3, #31
 80075ce:	2b00      	cmp	r3, #0
 80075d0:	d104      	bne.n	80075dc <USB_EPStartXfer+0x1474>
 80075d2:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80075d6:	3b01      	subs	r3, #1
 80075d8:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
 80075dc:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 80075e0:	881b      	ldrh	r3, [r3, #0]
 80075e2:	b29a      	uxth	r2, r3
 80075e4:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80075e8:	b29b      	uxth	r3, r3
 80075ea:	029b      	lsls	r3, r3, #10
 80075ec:	b29b      	uxth	r3, r3
 80075ee:	4313      	orrs	r3, r2
 80075f0:	b29b      	uxth	r3, r3
 80075f2:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80075f6:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80075fa:	b29a      	uxth	r2, r3
 80075fc:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 8007600:	801a      	strh	r2, [r3, #0]
 8007602:	e060      	b.n	80076c6 <USB_EPStartXfer+0x155e>
 8007604:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8007608:	2b00      	cmp	r3, #0
 800760a:	d10c      	bne.n	8007626 <USB_EPStartXfer+0x14be>
 800760c:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 8007610:	881b      	ldrh	r3, [r3, #0]
 8007612:	b29b      	uxth	r3, r3
 8007614:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8007618:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800761c:	b29a      	uxth	r2, r3
 800761e:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 8007622:	801a      	strh	r2, [r3, #0]
 8007624:	e04f      	b.n	80076c6 <USB_EPStartXfer+0x155e>
 8007626:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800762a:	085b      	lsrs	r3, r3, #1
 800762c:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
 8007630:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8007634:	f003 0301 	and.w	r3, r3, #1
 8007638:	2b00      	cmp	r3, #0
 800763a:	d004      	beq.n	8007646 <USB_EPStartXfer+0x14de>
 800763c:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8007640:	3301      	adds	r3, #1
 8007642:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
 8007646:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 800764a:	881b      	ldrh	r3, [r3, #0]
 800764c:	b29a      	uxth	r2, r3
 800764e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8007652:	b29b      	uxth	r3, r3
 8007654:	029b      	lsls	r3, r3, #10
 8007656:	b29b      	uxth	r3, r3
 8007658:	4313      	orrs	r3, r2
 800765a:	b29a      	uxth	r2, r3
 800765c:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 8007660:	801a      	strh	r2, [r3, #0]
 8007662:	e030      	b.n	80076c6 <USB_EPStartXfer+0x155e>
 8007664:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8007668:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800766c:	681b      	ldr	r3, [r3, #0]
 800766e:	785b      	ldrb	r3, [r3, #1]
 8007670:	2b01      	cmp	r3, #1
 8007672:	d128      	bne.n	80076c6 <USB_EPStartXfer+0x155e>
 8007674:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8007678:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800767c:	681b      	ldr	r3, [r3, #0]
 800767e:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
 8007682:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8007686:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800768a:	681b      	ldr	r3, [r3, #0]
 800768c:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8007690:	b29b      	uxth	r3, r3
 8007692:	461a      	mov	r2, r3
 8007694:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 8007698:	4413      	add	r3, r2
 800769a:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
 800769e:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80076a2:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 80076a6:	681b      	ldr	r3, [r3, #0]
 80076a8:	781b      	ldrb	r3, [r3, #0]
 80076aa:	011a      	lsls	r2, r3, #4
 80076ac:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 80076b0:	4413      	add	r3, r2
 80076b2:	f203 4304 	addw	r3, r3, #1028	; 0x404
 80076b6:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 80076ba:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 80076be:	b29a      	uxth	r2, r3
 80076c0:	f8d7 30d0 	ldr.w	r3, [r7, #208]	; 0xd0
 80076c4:	801a      	strh	r2, [r3, #0]
 80076c6:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80076ca:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 80076ce:	681b      	ldr	r3, [r3, #0]
 80076d0:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 80076d4:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80076d8:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 80076dc:	681b      	ldr	r3, [r3, #0]
 80076de:	785b      	ldrb	r3, [r3, #1]
 80076e0:	2b00      	cmp	r3, #0
 80076e2:	f040 8085 	bne.w	80077f0 <USB_EPStartXfer+0x1688>
 80076e6:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80076ea:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 80076ee:	681b      	ldr	r3, [r3, #0]
 80076f0:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
 80076f4:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80076f8:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 80076fc:	681b      	ldr	r3, [r3, #0]
 80076fe:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8007702:	b29b      	uxth	r3, r3
 8007704:	461a      	mov	r2, r3
 8007706:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 800770a:	4413      	add	r3, r2
 800770c:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
 8007710:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8007714:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8007718:	681b      	ldr	r3, [r3, #0]
 800771a:	781b      	ldrb	r3, [r3, #0]
 800771c:	011a      	lsls	r2, r3, #4
 800771e:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 8007722:	4413      	add	r3, r2
 8007724:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 8007728:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 800772c:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 8007730:	881b      	ldrh	r3, [r3, #0]
 8007732:	b29b      	uxth	r3, r3
 8007734:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8007738:	b29a      	uxth	r2, r3
 800773a:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 800773e:	801a      	strh	r2, [r3, #0]
 8007740:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8007744:	2b3e      	cmp	r3, #62	; 0x3e
 8007746:	d923      	bls.n	8007790 <USB_EPStartXfer+0x1628>
 8007748:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800774c:	095b      	lsrs	r3, r3, #5
 800774e:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 8007752:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8007756:	f003 031f 	and.w	r3, r3, #31
 800775a:	2b00      	cmp	r3, #0
 800775c:	d104      	bne.n	8007768 <USB_EPStartXfer+0x1600>
 800775e:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8007762:	3b01      	subs	r3, #1
 8007764:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 8007768:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 800776c:	881b      	ldrh	r3, [r3, #0]
 800776e:	b29a      	uxth	r2, r3
 8007770:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8007774:	b29b      	uxth	r3, r3
 8007776:	029b      	lsls	r3, r3, #10
 8007778:	b29b      	uxth	r3, r3
 800777a:	4313      	orrs	r3, r2
 800777c:	b29b      	uxth	r3, r3
 800777e:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8007782:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8007786:	b29a      	uxth	r2, r3
 8007788:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 800778c:	801a      	strh	r2, [r3, #0]
 800778e:	e05c      	b.n	800784a <USB_EPStartXfer+0x16e2>
 8007790:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8007794:	2b00      	cmp	r3, #0
 8007796:	d10c      	bne.n	80077b2 <USB_EPStartXfer+0x164a>
 8007798:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 800779c:	881b      	ldrh	r3, [r3, #0]
 800779e:	b29b      	uxth	r3, r3
 80077a0:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80077a4:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80077a8:	b29a      	uxth	r2, r3
 80077aa:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 80077ae:	801a      	strh	r2, [r3, #0]
 80077b0:	e04b      	b.n	800784a <USB_EPStartXfer+0x16e2>
 80077b2:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 80077b6:	085b      	lsrs	r3, r3, #1
 80077b8:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 80077bc:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 80077c0:	f003 0301 	and.w	r3, r3, #1
 80077c4:	2b00      	cmp	r3, #0
 80077c6:	d004      	beq.n	80077d2 <USB_EPStartXfer+0x166a>
 80077c8:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 80077cc:	3301      	adds	r3, #1
 80077ce:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 80077d2:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 80077d6:	881b      	ldrh	r3, [r3, #0]
 80077d8:	b29a      	uxth	r2, r3
 80077da:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 80077de:	b29b      	uxth	r3, r3
 80077e0:	029b      	lsls	r3, r3, #10
 80077e2:	b29b      	uxth	r3, r3
 80077e4:	4313      	orrs	r3, r2
 80077e6:	b29a      	uxth	r2, r3
 80077e8:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 80077ec:	801a      	strh	r2, [r3, #0]
 80077ee:	e02c      	b.n	800784a <USB_EPStartXfer+0x16e2>
 80077f0:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80077f4:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 80077f8:	681b      	ldr	r3, [r3, #0]
 80077fa:	785b      	ldrb	r3, [r3, #1]
 80077fc:	2b01      	cmp	r3, #1
 80077fe:	d124      	bne.n	800784a <USB_EPStartXfer+0x16e2>
 8007800:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8007804:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8007808:	681b      	ldr	r3, [r3, #0]
 800780a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800780e:	b29b      	uxth	r3, r3
 8007810:	461a      	mov	r2, r3
 8007812:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8007816:	4413      	add	r3, r2
 8007818:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 800781c:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8007820:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8007824:	681b      	ldr	r3, [r3, #0]
 8007826:	781b      	ldrb	r3, [r3, #0]
 8007828:	011a      	lsls	r2, r3, #4
 800782a:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 800782e:	4413      	add	r3, r2
 8007830:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 8007834:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8007838:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800783c:	b29a      	uxth	r2, r3
 800783e:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 8007842:	801a      	strh	r2, [r3, #0]
 8007844:	e001      	b.n	800784a <USB_EPStartXfer+0x16e2>
      }
      else
      {
        return HAL_ERROR;
 8007846:	2301      	movs	r3, #1
 8007848:	e03a      	b.n	80078c0 <USB_EPStartXfer+0x1758>
      }
    }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

    PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 800784a:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800784e:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8007852:	681a      	ldr	r2, [r3, #0]
 8007854:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8007858:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800785c:	681b      	ldr	r3, [r3, #0]
 800785e:	781b      	ldrb	r3, [r3, #0]
 8007860:	009b      	lsls	r3, r3, #2
 8007862:	4413      	add	r3, r2
 8007864:	881b      	ldrh	r3, [r3, #0]
 8007866:	b29b      	uxth	r3, r3
 8007868:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800786c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007870:	f8a7 308a 	strh.w	r3, [r7, #138]	; 0x8a
 8007874:	f8b7 308a 	ldrh.w	r3, [r7, #138]	; 0x8a
 8007878:	f483 5380 	eor.w	r3, r3, #4096	; 0x1000
 800787c:	f8a7 308a 	strh.w	r3, [r7, #138]	; 0x8a
 8007880:	f8b7 308a 	ldrh.w	r3, [r7, #138]	; 0x8a
 8007884:	f483 5300 	eor.w	r3, r3, #8192	; 0x2000
 8007888:	f8a7 308a 	strh.w	r3, [r7, #138]	; 0x8a
 800788c:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8007890:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8007894:	681a      	ldr	r2, [r3, #0]
 8007896:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800789a:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800789e:	681b      	ldr	r3, [r3, #0]
 80078a0:	781b      	ldrb	r3, [r3, #0]
 80078a2:	009b      	lsls	r3, r3, #2
 80078a4:	441a      	add	r2, r3
 80078a6:	f8b7 308a 	ldrh.w	r3, [r7, #138]	; 0x8a
 80078aa:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 80078ae:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 80078b2:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80078b6:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80078ba:	b29b      	uxth	r3, r3
 80078bc:	8013      	strh	r3, [r2, #0]
  }

  return HAL_OK;
 80078be:	2300      	movs	r3, #0
}
 80078c0:	4618      	mov	r0, r3
 80078c2:	f507 7784 	add.w	r7, r7, #264	; 0x108
 80078c6:	46bd      	mov	sp, r7
 80078c8:	bd80      	pop	{r7, pc}

080078ca <USB_EPSetStall>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPSetStall(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 80078ca:	b480      	push	{r7}
 80078cc:	b085      	sub	sp, #20
 80078ce:	af00      	add	r7, sp, #0
 80078d0:	6078      	str	r0, [r7, #4]
 80078d2:	6039      	str	r1, [r7, #0]
  if (ep->is_in != 0U)
 80078d4:	683b      	ldr	r3, [r7, #0]
 80078d6:	785b      	ldrb	r3, [r3, #1]
 80078d8:	2b00      	cmp	r3, #0
 80078da:	d020      	beq.n	800791e <USB_EPSetStall+0x54>
  {
    PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_STALL);
 80078dc:	687a      	ldr	r2, [r7, #4]
 80078de:	683b      	ldr	r3, [r7, #0]
 80078e0:	781b      	ldrb	r3, [r3, #0]
 80078e2:	009b      	lsls	r3, r3, #2
 80078e4:	4413      	add	r3, r2
 80078e6:	881b      	ldrh	r3, [r3, #0]
 80078e8:	b29b      	uxth	r3, r3
 80078ea:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80078ee:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80078f2:	81bb      	strh	r3, [r7, #12]
 80078f4:	89bb      	ldrh	r3, [r7, #12]
 80078f6:	f083 0310 	eor.w	r3, r3, #16
 80078fa:	81bb      	strh	r3, [r7, #12]
 80078fc:	687a      	ldr	r2, [r7, #4]
 80078fe:	683b      	ldr	r3, [r7, #0]
 8007900:	781b      	ldrb	r3, [r3, #0]
 8007902:	009b      	lsls	r3, r3, #2
 8007904:	441a      	add	r2, r3
 8007906:	89bb      	ldrh	r3, [r7, #12]
 8007908:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800790c:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8007910:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8007914:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8007918:	b29b      	uxth	r3, r3
 800791a:	8013      	strh	r3, [r2, #0]
 800791c:	e01f      	b.n	800795e <USB_EPSetStall+0x94>
  }
  else
  {
    PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_STALL);
 800791e:	687a      	ldr	r2, [r7, #4]
 8007920:	683b      	ldr	r3, [r7, #0]
 8007922:	781b      	ldrb	r3, [r3, #0]
 8007924:	009b      	lsls	r3, r3, #2
 8007926:	4413      	add	r3, r2
 8007928:	881b      	ldrh	r3, [r3, #0]
 800792a:	b29b      	uxth	r3, r3
 800792c:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8007930:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007934:	81fb      	strh	r3, [r7, #14]
 8007936:	89fb      	ldrh	r3, [r7, #14]
 8007938:	f483 5380 	eor.w	r3, r3, #4096	; 0x1000
 800793c:	81fb      	strh	r3, [r7, #14]
 800793e:	687a      	ldr	r2, [r7, #4]
 8007940:	683b      	ldr	r3, [r7, #0]
 8007942:	781b      	ldrb	r3, [r3, #0]
 8007944:	009b      	lsls	r3, r3, #2
 8007946:	441a      	add	r2, r3
 8007948:	89fb      	ldrh	r3, [r7, #14]
 800794a:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800794e:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8007952:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8007956:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800795a:	b29b      	uxth	r3, r3
 800795c:	8013      	strh	r3, [r2, #0]
  }

  return HAL_OK;
 800795e:	2300      	movs	r3, #0
}
 8007960:	4618      	mov	r0, r3
 8007962:	3714      	adds	r7, #20
 8007964:	46bd      	mov	sp, r7
 8007966:	bc80      	pop	{r7}
 8007968:	4770      	bx	lr

0800796a <USB_EPClearStall>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPClearStall(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 800796a:	b480      	push	{r7}
 800796c:	b087      	sub	sp, #28
 800796e:	af00      	add	r7, sp, #0
 8007970:	6078      	str	r0, [r7, #4]
 8007972:	6039      	str	r1, [r7, #0]
  if (ep->doublebuffer == 0U)
 8007974:	683b      	ldr	r3, [r7, #0]
 8007976:	7b1b      	ldrb	r3, [r3, #12]
 8007978:	2b00      	cmp	r3, #0
 800797a:	f040 809d 	bne.w	8007ab8 <USB_EPClearStall+0x14e>
  {
    if (ep->is_in != 0U)
 800797e:	683b      	ldr	r3, [r7, #0]
 8007980:	785b      	ldrb	r3, [r3, #1]
 8007982:	2b00      	cmp	r3, #0
 8007984:	d04c      	beq.n	8007a20 <USB_EPClearStall+0xb6>
    {
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8007986:	687a      	ldr	r2, [r7, #4]
 8007988:	683b      	ldr	r3, [r7, #0]
 800798a:	781b      	ldrb	r3, [r3, #0]
 800798c:	009b      	lsls	r3, r3, #2
 800798e:	4413      	add	r3, r2
 8007990:	881b      	ldrh	r3, [r3, #0]
 8007992:	823b      	strh	r3, [r7, #16]
 8007994:	8a3b      	ldrh	r3, [r7, #16]
 8007996:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800799a:	2b00      	cmp	r3, #0
 800799c:	d01b      	beq.n	80079d6 <USB_EPClearStall+0x6c>
 800799e:	687a      	ldr	r2, [r7, #4]
 80079a0:	683b      	ldr	r3, [r7, #0]
 80079a2:	781b      	ldrb	r3, [r3, #0]
 80079a4:	009b      	lsls	r3, r3, #2
 80079a6:	4413      	add	r3, r2
 80079a8:	881b      	ldrh	r3, [r3, #0]
 80079aa:	b29b      	uxth	r3, r3
 80079ac:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80079b0:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80079b4:	81fb      	strh	r3, [r7, #14]
 80079b6:	687a      	ldr	r2, [r7, #4]
 80079b8:	683b      	ldr	r3, [r7, #0]
 80079ba:	781b      	ldrb	r3, [r3, #0]
 80079bc:	009b      	lsls	r3, r3, #2
 80079be:	441a      	add	r2, r3
 80079c0:	89fb      	ldrh	r3, [r7, #14]
 80079c2:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 80079c6:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 80079ca:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80079ce:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 80079d2:	b29b      	uxth	r3, r3
 80079d4:	8013      	strh	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 80079d6:	683b      	ldr	r3, [r7, #0]
 80079d8:	78db      	ldrb	r3, [r3, #3]
 80079da:	2b01      	cmp	r3, #1
 80079dc:	d06c      	beq.n	8007ab8 <USB_EPClearStall+0x14e>
      {
        /* Configure NAK status for the Endpoint */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_NAK);
 80079de:	687a      	ldr	r2, [r7, #4]
 80079e0:	683b      	ldr	r3, [r7, #0]
 80079e2:	781b      	ldrb	r3, [r3, #0]
 80079e4:	009b      	lsls	r3, r3, #2
 80079e6:	4413      	add	r3, r2
 80079e8:	881b      	ldrh	r3, [r3, #0]
 80079ea:	b29b      	uxth	r3, r3
 80079ec:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80079f0:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80079f4:	81bb      	strh	r3, [r7, #12]
 80079f6:	89bb      	ldrh	r3, [r7, #12]
 80079f8:	f083 0320 	eor.w	r3, r3, #32
 80079fc:	81bb      	strh	r3, [r7, #12]
 80079fe:	687a      	ldr	r2, [r7, #4]
 8007a00:	683b      	ldr	r3, [r7, #0]
 8007a02:	781b      	ldrb	r3, [r3, #0]
 8007a04:	009b      	lsls	r3, r3, #2
 8007a06:	441a      	add	r2, r3
 8007a08:	89bb      	ldrh	r3, [r7, #12]
 8007a0a:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8007a0e:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8007a12:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8007a16:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8007a1a:	b29b      	uxth	r3, r3
 8007a1c:	8013      	strh	r3, [r2, #0]
 8007a1e:	e04b      	b.n	8007ab8 <USB_EPClearStall+0x14e>
      }
    }
    else
    {
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8007a20:	687a      	ldr	r2, [r7, #4]
 8007a22:	683b      	ldr	r3, [r7, #0]
 8007a24:	781b      	ldrb	r3, [r3, #0]
 8007a26:	009b      	lsls	r3, r3, #2
 8007a28:	4413      	add	r3, r2
 8007a2a:	881b      	ldrh	r3, [r3, #0]
 8007a2c:	82fb      	strh	r3, [r7, #22]
 8007a2e:	8afb      	ldrh	r3, [r7, #22]
 8007a30:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8007a34:	2b00      	cmp	r3, #0
 8007a36:	d01b      	beq.n	8007a70 <USB_EPClearStall+0x106>
 8007a38:	687a      	ldr	r2, [r7, #4]
 8007a3a:	683b      	ldr	r3, [r7, #0]
 8007a3c:	781b      	ldrb	r3, [r3, #0]
 8007a3e:	009b      	lsls	r3, r3, #2
 8007a40:	4413      	add	r3, r2
 8007a42:	881b      	ldrh	r3, [r3, #0]
 8007a44:	b29b      	uxth	r3, r3
 8007a46:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8007a4a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007a4e:	82bb      	strh	r3, [r7, #20]
 8007a50:	687a      	ldr	r2, [r7, #4]
 8007a52:	683b      	ldr	r3, [r7, #0]
 8007a54:	781b      	ldrb	r3, [r3, #0]
 8007a56:	009b      	lsls	r3, r3, #2
 8007a58:	441a      	add	r2, r3
 8007a5a:	8abb      	ldrh	r3, [r7, #20]
 8007a5c:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8007a60:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8007a64:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8007a68:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8007a6c:	b29b      	uxth	r3, r3
 8007a6e:	8013      	strh	r3, [r2, #0]

      /* Configure VALID status for the Endpoint */
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 8007a70:	687a      	ldr	r2, [r7, #4]
 8007a72:	683b      	ldr	r3, [r7, #0]
 8007a74:	781b      	ldrb	r3, [r3, #0]
 8007a76:	009b      	lsls	r3, r3, #2
 8007a78:	4413      	add	r3, r2
 8007a7a:	881b      	ldrh	r3, [r3, #0]
 8007a7c:	b29b      	uxth	r3, r3
 8007a7e:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8007a82:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007a86:	827b      	strh	r3, [r7, #18]
 8007a88:	8a7b      	ldrh	r3, [r7, #18]
 8007a8a:	f483 5380 	eor.w	r3, r3, #4096	; 0x1000
 8007a8e:	827b      	strh	r3, [r7, #18]
 8007a90:	8a7b      	ldrh	r3, [r7, #18]
 8007a92:	f483 5300 	eor.w	r3, r3, #8192	; 0x2000
 8007a96:	827b      	strh	r3, [r7, #18]
 8007a98:	687a      	ldr	r2, [r7, #4]
 8007a9a:	683b      	ldr	r3, [r7, #0]
 8007a9c:	781b      	ldrb	r3, [r3, #0]
 8007a9e:	009b      	lsls	r3, r3, #2
 8007aa0:	441a      	add	r2, r3
 8007aa2:	8a7b      	ldrh	r3, [r7, #18]
 8007aa4:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8007aa8:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8007aac:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8007ab0:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8007ab4:	b29b      	uxth	r3, r3
 8007ab6:	8013      	strh	r3, [r2, #0]
    }
  }

  return HAL_OK;
 8007ab8:	2300      	movs	r3, #0
}
 8007aba:	4618      	mov	r0, r3
 8007abc:	371c      	adds	r7, #28
 8007abe:	46bd      	mov	sp, r7
 8007ac0:	bc80      	pop	{r7}
 8007ac2:	4770      	bx	lr

08007ac4 <USB_SetDevAddress>:
  * @param  address new device address to be assigned
  *          This parameter can be a value from 0 to 255
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_SetDevAddress(USB_TypeDef *USBx, uint8_t address)
{
 8007ac4:	b480      	push	{r7}
 8007ac6:	b083      	sub	sp, #12
 8007ac8:	af00      	add	r7, sp, #0
 8007aca:	6078      	str	r0, [r7, #4]
 8007acc:	460b      	mov	r3, r1
 8007ace:	70fb      	strb	r3, [r7, #3]
  if (address == 0U)
 8007ad0:	78fb      	ldrb	r3, [r7, #3]
 8007ad2:	2b00      	cmp	r3, #0
 8007ad4:	d103      	bne.n	8007ade <USB_SetDevAddress+0x1a>
  {
    /* set device address and enable function */
    USBx->DADDR = (uint16_t)USB_DADDR_EF;
 8007ad6:	687b      	ldr	r3, [r7, #4]
 8007ad8:	2280      	movs	r2, #128	; 0x80
 8007ada:	f8a3 204c 	strh.w	r2, [r3, #76]	; 0x4c
  }

  return HAL_OK;
 8007ade:	2300      	movs	r3, #0
}
 8007ae0:	4618      	mov	r0, r3
 8007ae2:	370c      	adds	r7, #12
 8007ae4:	46bd      	mov	sp, r7
 8007ae6:	bc80      	pop	{r7}
 8007ae8:	4770      	bx	lr

08007aea <USB_DevConnect>:
  * @brief  USB_DevConnect Connect the USB device by enabling the pull-up/pull-down
  * @param  USBx Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevConnect(USB_TypeDef *USBx)
{
 8007aea:	b480      	push	{r7}
 8007aec:	b083      	sub	sp, #12
 8007aee:	af00      	add	r7, sp, #0
 8007af0:	6078      	str	r0, [r7, #4]
  /* NOTE : - This function is not required by USB Device FS peripheral, it is used
              only by USB OTG FS peripheral.
            - This function is added to ensure compatibility across platforms.
   */

  return HAL_OK;
 8007af2:	2300      	movs	r3, #0
}
 8007af4:	4618      	mov	r0, r3
 8007af6:	370c      	adds	r7, #12
 8007af8:	46bd      	mov	sp, r7
 8007afa:	bc80      	pop	{r7}
 8007afc:	4770      	bx	lr

08007afe <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect Disconnect the USB device by disabling the pull-up/pull-down
  * @param  USBx Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevDisconnect(USB_TypeDef *USBx)
{
 8007afe:	b480      	push	{r7}
 8007b00:	b083      	sub	sp, #12
 8007b02:	af00      	add	r7, sp, #0
 8007b04:	6078      	str	r0, [r7, #4]
  /* NOTE : - This function is not required by USB Device FS peripheral, it is used
              only by USB OTG FS peripheral.
            - This function is added to ensure compatibility across platforms.
   */

  return HAL_OK;
 8007b06:	2300      	movs	r3, #0
}
 8007b08:	4618      	mov	r0, r3
 8007b0a:	370c      	adds	r7, #12
 8007b0c:	46bd      	mov	sp, r7
 8007b0e:	bc80      	pop	{r7}
 8007b10:	4770      	bx	lr

08007b12 <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts return the global USB interrupt status
  * @param  USBx Selected device
  * @retval USB Global Interrupt status
  */
uint32_t USB_ReadInterrupts(USB_TypeDef const *USBx)
{
 8007b12:	b480      	push	{r7}
 8007b14:	b085      	sub	sp, #20
 8007b16:	af00      	add	r7, sp, #0
 8007b18:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->ISTR;
 8007b1a:	687b      	ldr	r3, [r7, #4]
 8007b1c:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 8007b20:	b29b      	uxth	r3, r3
 8007b22:	60fb      	str	r3, [r7, #12]
  return tmpreg;
 8007b24:	68fb      	ldr	r3, [r7, #12]
}
 8007b26:	4618      	mov	r0, r3
 8007b28:	3714      	adds	r7, #20
 8007b2a:	46bd      	mov	sp, r7
 8007b2c:	bc80      	pop	{r7}
 8007b2e:	4770      	bx	lr

08007b30 <USB_EP0_OutStart>:
  * @param  USBx Selected device
  * @param  psetup pointer to setup packet
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EP0_OutStart(USB_TypeDef *USBx, uint8_t *psetup)
{
 8007b30:	b480      	push	{r7}
 8007b32:	b083      	sub	sp, #12
 8007b34:	af00      	add	r7, sp, #0
 8007b36:	6078      	str	r0, [r7, #4]
 8007b38:	6039      	str	r1, [r7, #0]
  UNUSED(psetup);
  /* NOTE : - This function is not required by USB Device FS peripheral, it is used
              only by USB OTG FS peripheral.
            - This function is added to ensure compatibility across platforms.
   */
  return HAL_OK;
 8007b3a:	2300      	movs	r3, #0
}
 8007b3c:	4618      	mov	r0, r3
 8007b3e:	370c      	adds	r7, #12
 8007b40:	46bd      	mov	sp, r7
 8007b42:	bc80      	pop	{r7}
 8007b44:	4770      	bx	lr

08007b46 <USB_WritePMA>:
  * @param   wPMABufAddr address into PMA.
  * @param   wNBytes no. of bytes to be copied.
  * @retval None
  */
void USB_WritePMA(USB_TypeDef const *USBx, uint8_t *pbUsrBuf, uint16_t wPMABufAddr, uint16_t wNBytes)
{
 8007b46:	b480      	push	{r7}
 8007b48:	b08b      	sub	sp, #44	; 0x2c
 8007b4a:	af00      	add	r7, sp, #0
 8007b4c:	60f8      	str	r0, [r7, #12]
 8007b4e:	60b9      	str	r1, [r7, #8]
 8007b50:	4611      	mov	r1, r2
 8007b52:	461a      	mov	r2, r3
 8007b54:	460b      	mov	r3, r1
 8007b56:	80fb      	strh	r3, [r7, #6]
 8007b58:	4613      	mov	r3, r2
 8007b5a:	80bb      	strh	r3, [r7, #4]
  uint32_t n = ((uint32_t)wNBytes + 1U) >> 1;
 8007b5c:	88bb      	ldrh	r3, [r7, #4]
 8007b5e:	3301      	adds	r3, #1
 8007b60:	085b      	lsrs	r3, r3, #1
 8007b62:	61bb      	str	r3, [r7, #24]
  uint32_t BaseAddr = (uint32_t)USBx;
 8007b64:	68fb      	ldr	r3, [r7, #12]
 8007b66:	617b      	str	r3, [r7, #20]
  uint32_t count;
  uint16_t WrVal;
  __IO uint16_t *pdwVal;
  uint8_t *pBuf = pbUsrBuf;
 8007b68:	68bb      	ldr	r3, [r7, #8]
 8007b6a:	61fb      	str	r3, [r7, #28]

  pdwVal = (__IO uint16_t *)(BaseAddr + 0x400U + ((uint32_t)wPMABufAddr * PMA_ACCESS));
 8007b6c:	88fb      	ldrh	r3, [r7, #6]
 8007b6e:	005a      	lsls	r2, r3, #1
 8007b70:	697b      	ldr	r3, [r7, #20]
 8007b72:	4413      	add	r3, r2
 8007b74:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8007b78:	623b      	str	r3, [r7, #32]

  for (count = n; count != 0U; count--)
 8007b7a:	69bb      	ldr	r3, [r7, #24]
 8007b7c:	627b      	str	r3, [r7, #36]	; 0x24
 8007b7e:	e01e      	b.n	8007bbe <USB_WritePMA+0x78>
  {
    WrVal = pBuf[0];
 8007b80:	69fb      	ldr	r3, [r7, #28]
 8007b82:	781b      	ldrb	r3, [r3, #0]
 8007b84:	827b      	strh	r3, [r7, #18]
    WrVal |= (uint16_t)pBuf[1] << 8;
 8007b86:	69fb      	ldr	r3, [r7, #28]
 8007b88:	3301      	adds	r3, #1
 8007b8a:	781b      	ldrb	r3, [r3, #0]
 8007b8c:	021b      	lsls	r3, r3, #8
 8007b8e:	b21a      	sxth	r2, r3
 8007b90:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 8007b94:	4313      	orrs	r3, r2
 8007b96:	b21b      	sxth	r3, r3
 8007b98:	827b      	strh	r3, [r7, #18]
    *pdwVal = (WrVal & 0xFFFFU);
 8007b9a:	6a3b      	ldr	r3, [r7, #32]
 8007b9c:	8a7a      	ldrh	r2, [r7, #18]
 8007b9e:	801a      	strh	r2, [r3, #0]
    pdwVal++;
 8007ba0:	6a3b      	ldr	r3, [r7, #32]
 8007ba2:	3302      	adds	r3, #2
 8007ba4:	623b      	str	r3, [r7, #32]

#if PMA_ACCESS > 1U
    pdwVal++;
 8007ba6:	6a3b      	ldr	r3, [r7, #32]
 8007ba8:	3302      	adds	r3, #2
 8007baa:	623b      	str	r3, [r7, #32]
#endif /* PMA_ACCESS */

    pBuf++;
 8007bac:	69fb      	ldr	r3, [r7, #28]
 8007bae:	3301      	adds	r3, #1
 8007bb0:	61fb      	str	r3, [r7, #28]
    pBuf++;
 8007bb2:	69fb      	ldr	r3, [r7, #28]
 8007bb4:	3301      	adds	r3, #1
 8007bb6:	61fb      	str	r3, [r7, #28]
  for (count = n; count != 0U; count--)
 8007bb8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007bba:	3b01      	subs	r3, #1
 8007bbc:	627b      	str	r3, [r7, #36]	; 0x24
 8007bbe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007bc0:	2b00      	cmp	r3, #0
 8007bc2:	d1dd      	bne.n	8007b80 <USB_WritePMA+0x3a>
  }
}
 8007bc4:	bf00      	nop
 8007bc6:	bf00      	nop
 8007bc8:	372c      	adds	r7, #44	; 0x2c
 8007bca:	46bd      	mov	sp, r7
 8007bcc:	bc80      	pop	{r7}
 8007bce:	4770      	bx	lr

08007bd0 <USB_ReadPMA>:
  * @param   wPMABufAddr address into PMA.
  * @param   wNBytes no. of bytes to be copied.
  * @retval None
  */
void USB_ReadPMA(USB_TypeDef const *USBx, uint8_t *pbUsrBuf, uint16_t wPMABufAddr, uint16_t wNBytes)
{
 8007bd0:	b480      	push	{r7}
 8007bd2:	b08b      	sub	sp, #44	; 0x2c
 8007bd4:	af00      	add	r7, sp, #0
 8007bd6:	60f8      	str	r0, [r7, #12]
 8007bd8:	60b9      	str	r1, [r7, #8]
 8007bda:	4611      	mov	r1, r2
 8007bdc:	461a      	mov	r2, r3
 8007bde:	460b      	mov	r3, r1
 8007be0:	80fb      	strh	r3, [r7, #6]
 8007be2:	4613      	mov	r3, r2
 8007be4:	80bb      	strh	r3, [r7, #4]
  uint32_t n = (uint32_t)wNBytes >> 1;
 8007be6:	88bb      	ldrh	r3, [r7, #4]
 8007be8:	085b      	lsrs	r3, r3, #1
 8007bea:	b29b      	uxth	r3, r3
 8007bec:	61bb      	str	r3, [r7, #24]
  uint32_t BaseAddr = (uint32_t)USBx;
 8007bee:	68fb      	ldr	r3, [r7, #12]
 8007bf0:	617b      	str	r3, [r7, #20]
  uint32_t count;
  uint32_t RdVal;
  __IO uint16_t *pdwVal;
  uint8_t *pBuf = pbUsrBuf;
 8007bf2:	68bb      	ldr	r3, [r7, #8]
 8007bf4:	61fb      	str	r3, [r7, #28]

  pdwVal = (__IO uint16_t *)(BaseAddr + 0x400U + ((uint32_t)wPMABufAddr * PMA_ACCESS));
 8007bf6:	88fb      	ldrh	r3, [r7, #6]
 8007bf8:	005a      	lsls	r2, r3, #1
 8007bfa:	697b      	ldr	r3, [r7, #20]
 8007bfc:	4413      	add	r3, r2
 8007bfe:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8007c02:	623b      	str	r3, [r7, #32]

  for (count = n; count != 0U; count--)
 8007c04:	69bb      	ldr	r3, [r7, #24]
 8007c06:	627b      	str	r3, [r7, #36]	; 0x24
 8007c08:	e01b      	b.n	8007c42 <USB_ReadPMA+0x72>
  {
    RdVal = *(__IO uint16_t *)pdwVal;
 8007c0a:	6a3b      	ldr	r3, [r7, #32]
 8007c0c:	881b      	ldrh	r3, [r3, #0]
 8007c0e:	b29b      	uxth	r3, r3
 8007c10:	613b      	str	r3, [r7, #16]
    pdwVal++;
 8007c12:	6a3b      	ldr	r3, [r7, #32]
 8007c14:	3302      	adds	r3, #2
 8007c16:	623b      	str	r3, [r7, #32]
    *pBuf = (uint8_t)((RdVal >> 0) & 0xFFU);
 8007c18:	693b      	ldr	r3, [r7, #16]
 8007c1a:	b2da      	uxtb	r2, r3
 8007c1c:	69fb      	ldr	r3, [r7, #28]
 8007c1e:	701a      	strb	r2, [r3, #0]
    pBuf++;
 8007c20:	69fb      	ldr	r3, [r7, #28]
 8007c22:	3301      	adds	r3, #1
 8007c24:	61fb      	str	r3, [r7, #28]
    *pBuf = (uint8_t)((RdVal >> 8) & 0xFFU);
 8007c26:	693b      	ldr	r3, [r7, #16]
 8007c28:	0a1b      	lsrs	r3, r3, #8
 8007c2a:	b2da      	uxtb	r2, r3
 8007c2c:	69fb      	ldr	r3, [r7, #28]
 8007c2e:	701a      	strb	r2, [r3, #0]
    pBuf++;
 8007c30:	69fb      	ldr	r3, [r7, #28]
 8007c32:	3301      	adds	r3, #1
 8007c34:	61fb      	str	r3, [r7, #28]

#if PMA_ACCESS > 1U
    pdwVal++;
 8007c36:	6a3b      	ldr	r3, [r7, #32]
 8007c38:	3302      	adds	r3, #2
 8007c3a:	623b      	str	r3, [r7, #32]
  for (count = n; count != 0U; count--)
 8007c3c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007c3e:	3b01      	subs	r3, #1
 8007c40:	627b      	str	r3, [r7, #36]	; 0x24
 8007c42:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007c44:	2b00      	cmp	r3, #0
 8007c46:	d1e0      	bne.n	8007c0a <USB_ReadPMA+0x3a>
#endif /* PMA_ACCESS */
  }

  if ((wNBytes % 2U) != 0U)
 8007c48:	88bb      	ldrh	r3, [r7, #4]
 8007c4a:	f003 0301 	and.w	r3, r3, #1
 8007c4e:	b29b      	uxth	r3, r3
 8007c50:	2b00      	cmp	r3, #0
 8007c52:	d007      	beq.n	8007c64 <USB_ReadPMA+0x94>
  {
    RdVal = *pdwVal;
 8007c54:	6a3b      	ldr	r3, [r7, #32]
 8007c56:	881b      	ldrh	r3, [r3, #0]
 8007c58:	b29b      	uxth	r3, r3
 8007c5a:	613b      	str	r3, [r7, #16]
    *pBuf = (uint8_t)((RdVal >> 0) & 0xFFU);
 8007c5c:	693b      	ldr	r3, [r7, #16]
 8007c5e:	b2da      	uxtb	r2, r3
 8007c60:	69fb      	ldr	r3, [r7, #28]
 8007c62:	701a      	strb	r2, [r3, #0]
  }
}
 8007c64:	bf00      	nop
 8007c66:	372c      	adds	r7, #44	; 0x2c
 8007c68:	46bd      	mov	sp, r7
 8007c6a:	bc80      	pop	{r7}
 8007c6c:	4770      	bx	lr

08007c6e <USBD_CDC_Init>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t  USBD_CDC_Init(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8007c6e:	b580      	push	{r7, lr}
 8007c70:	b084      	sub	sp, #16
 8007c72:	af00      	add	r7, sp, #0
 8007c74:	6078      	str	r0, [r7, #4]
 8007c76:	460b      	mov	r3, r1
 8007c78:	70fb      	strb	r3, [r7, #3]
  uint8_t ret = 0U;
 8007c7a:	2300      	movs	r3, #0
 8007c7c:	73fb      	strb	r3, [r7, #15]
  USBD_CDC_HandleTypeDef   *hcdc;

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 8007c7e:	687b      	ldr	r3, [r7, #4]
 8007c80:	7c1b      	ldrb	r3, [r3, #16]
 8007c82:	2b00      	cmp	r3, #0
 8007c84:	d115      	bne.n	8007cb2 <USBD_CDC_Init+0x44>
  {
    /* Open EP IN */
    USBD_LL_OpenEP(pdev, CDC_IN_EP, USBD_EP_TYPE_BULK,
 8007c86:	f44f 7300 	mov.w	r3, #512	; 0x200
 8007c8a:	2202      	movs	r2, #2
 8007c8c:	2181      	movs	r1, #129	; 0x81
 8007c8e:	6878      	ldr	r0, [r7, #4]
 8007c90:	f001 fe31 	bl	80098f6 <USBD_LL_OpenEP>
                   CDC_DATA_HS_IN_PACKET_SIZE);

    pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 1U;
 8007c94:	687b      	ldr	r3, [r7, #4]
 8007c96:	2201      	movs	r2, #1
 8007c98:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Open EP OUT */
    USBD_LL_OpenEP(pdev, CDC_OUT_EP, USBD_EP_TYPE_BULK,
 8007c9a:	f44f 7300 	mov.w	r3, #512	; 0x200
 8007c9e:	2202      	movs	r2, #2
 8007ca0:	2101      	movs	r1, #1
 8007ca2:	6878      	ldr	r0, [r7, #4]
 8007ca4:	f001 fe27 	bl	80098f6 <USBD_LL_OpenEP>
                   CDC_DATA_HS_OUT_PACKET_SIZE);

    pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 1U;
 8007ca8:	687b      	ldr	r3, [r7, #4]
 8007caa:	2201      	movs	r2, #1
 8007cac:	f8c3 216c 	str.w	r2, [r3, #364]	; 0x16c
 8007cb0:	e012      	b.n	8007cd8 <USBD_CDC_Init+0x6a>

  }
  else
  {
    /* Open EP IN */
    USBD_LL_OpenEP(pdev, CDC_IN_EP, USBD_EP_TYPE_BULK,
 8007cb2:	2340      	movs	r3, #64	; 0x40
 8007cb4:	2202      	movs	r2, #2
 8007cb6:	2181      	movs	r1, #129	; 0x81
 8007cb8:	6878      	ldr	r0, [r7, #4]
 8007cba:	f001 fe1c 	bl	80098f6 <USBD_LL_OpenEP>
                   CDC_DATA_FS_IN_PACKET_SIZE);

    pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 1U;
 8007cbe:	687b      	ldr	r3, [r7, #4]
 8007cc0:	2201      	movs	r2, #1
 8007cc2:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Open EP OUT */
    USBD_LL_OpenEP(pdev, CDC_OUT_EP, USBD_EP_TYPE_BULK,
 8007cc4:	2340      	movs	r3, #64	; 0x40
 8007cc6:	2202      	movs	r2, #2
 8007cc8:	2101      	movs	r1, #1
 8007cca:	6878      	ldr	r0, [r7, #4]
 8007ccc:	f001 fe13 	bl	80098f6 <USBD_LL_OpenEP>
                   CDC_DATA_FS_OUT_PACKET_SIZE);

    pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 1U;
 8007cd0:	687b      	ldr	r3, [r7, #4]
 8007cd2:	2201      	movs	r2, #1
 8007cd4:	f8c3 216c 	str.w	r2, [r3, #364]	; 0x16c
  }
  /* Open Command IN EP */
  USBD_LL_OpenEP(pdev, CDC_CMD_EP, USBD_EP_TYPE_INTR, CDC_CMD_PACKET_SIZE);
 8007cd8:	2308      	movs	r3, #8
 8007cda:	2203      	movs	r2, #3
 8007cdc:	2182      	movs	r1, #130	; 0x82
 8007cde:	6878      	ldr	r0, [r7, #4]
 8007ce0:	f001 fe09 	bl	80098f6 <USBD_LL_OpenEP>
  pdev->ep_in[CDC_CMD_EP & 0xFU].is_used = 1U;
 8007ce4:	687b      	ldr	r3, [r7, #4]
 8007ce6:	2201      	movs	r2, #1
 8007ce8:	641a      	str	r2, [r3, #64]	; 0x40

  pdev->pClassData = USBD_malloc(sizeof(USBD_CDC_HandleTypeDef));
 8007cea:	f44f 7007 	mov.w	r0, #540	; 0x21c
 8007cee:	f001 ff29 	bl	8009b44 <USBD_static_malloc>
 8007cf2:	4602      	mov	r2, r0
 8007cf4:	687b      	ldr	r3, [r7, #4]
 8007cf6:	f8c3 22b8 	str.w	r2, [r3, #696]	; 0x2b8

  if (pdev->pClassData == NULL)
 8007cfa:	687b      	ldr	r3, [r7, #4]
 8007cfc:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8007d00:	2b00      	cmp	r3, #0
 8007d02:	d102      	bne.n	8007d0a <USBD_CDC_Init+0x9c>
  {
    ret = 1U;
 8007d04:	2301      	movs	r3, #1
 8007d06:	73fb      	strb	r3, [r7, #15]
 8007d08:	e026      	b.n	8007d58 <USBD_CDC_Init+0xea>
  }
  else
  {
    hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 8007d0a:	687b      	ldr	r3, [r7, #4]
 8007d0c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8007d10:	60bb      	str	r3, [r7, #8]

    /* Init  physical Interface components */
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Init();
 8007d12:	687b      	ldr	r3, [r7, #4]
 8007d14:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8007d18:	681b      	ldr	r3, [r3, #0]
 8007d1a:	4798      	blx	r3

    /* Init Xfer states */
    hcdc->TxState = 0U;
 8007d1c:	68bb      	ldr	r3, [r7, #8]
 8007d1e:	2200      	movs	r2, #0
 8007d20:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
    hcdc->RxState = 0U;
 8007d24:	68bb      	ldr	r3, [r7, #8]
 8007d26:	2200      	movs	r2, #0
 8007d28:	f8c3 2218 	str.w	r2, [r3, #536]	; 0x218

    if (pdev->dev_speed == USBD_SPEED_HIGH)
 8007d2c:	687b      	ldr	r3, [r7, #4]
 8007d2e:	7c1b      	ldrb	r3, [r3, #16]
 8007d30:	2b00      	cmp	r3, #0
 8007d32:	d109      	bne.n	8007d48 <USBD_CDC_Init+0xda>
    {
      /* Prepare Out endpoint to receive next packet */
      USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 8007d34:	68bb      	ldr	r3, [r7, #8]
 8007d36:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 8007d3a:	f44f 7300 	mov.w	r3, #512	; 0x200
 8007d3e:	2101      	movs	r1, #1
 8007d40:	6878      	ldr	r0, [r7, #4]
 8007d42:	f001 fec9 	bl	8009ad8 <USBD_LL_PrepareReceive>
 8007d46:	e007      	b.n	8007d58 <USBD_CDC_Init+0xea>
                             CDC_DATA_HS_OUT_PACKET_SIZE);
    }
    else
    {
      /* Prepare Out endpoint to receive next packet */
      USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 8007d48:	68bb      	ldr	r3, [r7, #8]
 8007d4a:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 8007d4e:	2340      	movs	r3, #64	; 0x40
 8007d50:	2101      	movs	r1, #1
 8007d52:	6878      	ldr	r0, [r7, #4]
 8007d54:	f001 fec0 	bl	8009ad8 <USBD_LL_PrepareReceive>
                             CDC_DATA_FS_OUT_PACKET_SIZE);
    }
  }
  return ret;
 8007d58:	7bfb      	ldrb	r3, [r7, #15]
}
 8007d5a:	4618      	mov	r0, r3
 8007d5c:	3710      	adds	r7, #16
 8007d5e:	46bd      	mov	sp, r7
 8007d60:	bd80      	pop	{r7, pc}

08007d62 <USBD_CDC_DeInit>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t  USBD_CDC_DeInit(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8007d62:	b580      	push	{r7, lr}
 8007d64:	b084      	sub	sp, #16
 8007d66:	af00      	add	r7, sp, #0
 8007d68:	6078      	str	r0, [r7, #4]
 8007d6a:	460b      	mov	r3, r1
 8007d6c:	70fb      	strb	r3, [r7, #3]
  uint8_t ret = 0U;
 8007d6e:	2300      	movs	r3, #0
 8007d70:	73fb      	strb	r3, [r7, #15]

  /* Close EP IN */
  USBD_LL_CloseEP(pdev, CDC_IN_EP);
 8007d72:	2181      	movs	r1, #129	; 0x81
 8007d74:	6878      	ldr	r0, [r7, #4]
 8007d76:	f001 fde4 	bl	8009942 <USBD_LL_CloseEP>
  pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 0U;
 8007d7a:	687b      	ldr	r3, [r7, #4]
 8007d7c:	2200      	movs	r2, #0
 8007d7e:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Close EP OUT */
  USBD_LL_CloseEP(pdev, CDC_OUT_EP);
 8007d80:	2101      	movs	r1, #1
 8007d82:	6878      	ldr	r0, [r7, #4]
 8007d84:	f001 fddd 	bl	8009942 <USBD_LL_CloseEP>
  pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 0U;
 8007d88:	687b      	ldr	r3, [r7, #4]
 8007d8a:	2200      	movs	r2, #0
 8007d8c:	f8c3 216c 	str.w	r2, [r3, #364]	; 0x16c

  /* Close Command IN EP */
  USBD_LL_CloseEP(pdev, CDC_CMD_EP);
 8007d90:	2182      	movs	r1, #130	; 0x82
 8007d92:	6878      	ldr	r0, [r7, #4]
 8007d94:	f001 fdd5 	bl	8009942 <USBD_LL_CloseEP>
  pdev->ep_in[CDC_CMD_EP & 0xFU].is_used = 0U;
 8007d98:	687b      	ldr	r3, [r7, #4]
 8007d9a:	2200      	movs	r2, #0
 8007d9c:	641a      	str	r2, [r3, #64]	; 0x40

  /* DeInit  physical Interface components */
  if (pdev->pClassData != NULL)
 8007d9e:	687b      	ldr	r3, [r7, #4]
 8007da0:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8007da4:	2b00      	cmp	r3, #0
 8007da6:	d00e      	beq.n	8007dc6 <USBD_CDC_DeInit+0x64>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->DeInit();
 8007da8:	687b      	ldr	r3, [r7, #4]
 8007daa:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8007dae:	685b      	ldr	r3, [r3, #4]
 8007db0:	4798      	blx	r3
    USBD_free(pdev->pClassData);
 8007db2:	687b      	ldr	r3, [r7, #4]
 8007db4:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8007db8:	4618      	mov	r0, r3
 8007dba:	f001 fecf 	bl	8009b5c <USBD_static_free>
    pdev->pClassData = NULL;
 8007dbe:	687b      	ldr	r3, [r7, #4]
 8007dc0:	2200      	movs	r2, #0
 8007dc2:	f8c3 22b8 	str.w	r2, [r3, #696]	; 0x2b8
  }

  return ret;
 8007dc6:	7bfb      	ldrb	r3, [r7, #15]
}
 8007dc8:	4618      	mov	r0, r3
 8007dca:	3710      	adds	r7, #16
 8007dcc:	46bd      	mov	sp, r7
 8007dce:	bd80      	pop	{r7, pc}

08007dd0 <USBD_CDC_Setup>:
  * @param  req: usb requests
  * @retval status
  */
static uint8_t  USBD_CDC_Setup(USBD_HandleTypeDef *pdev,
                               USBD_SetupReqTypedef *req)
{
 8007dd0:	b580      	push	{r7, lr}
 8007dd2:	b086      	sub	sp, #24
 8007dd4:	af00      	add	r7, sp, #0
 8007dd6:	6078      	str	r0, [r7, #4]
 8007dd8:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 8007dda:	687b      	ldr	r3, [r7, #4]
 8007ddc:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8007de0:	613b      	str	r3, [r7, #16]
  uint8_t ifalt = 0U;
 8007de2:	2300      	movs	r3, #0
 8007de4:	73fb      	strb	r3, [r7, #15]
  uint16_t status_info = 0U;
 8007de6:	2300      	movs	r3, #0
 8007de8:	81bb      	strh	r3, [r7, #12]
  uint8_t ret = USBD_OK;
 8007dea:	2300      	movs	r3, #0
 8007dec:	75fb      	strb	r3, [r7, #23]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8007dee:	683b      	ldr	r3, [r7, #0]
 8007df0:	781b      	ldrb	r3, [r3, #0]
 8007df2:	f003 0360 	and.w	r3, r3, #96	; 0x60
 8007df6:	2b00      	cmp	r3, #0
 8007df8:	d039      	beq.n	8007e6e <USBD_CDC_Setup+0x9e>
 8007dfa:	2b20      	cmp	r3, #32
 8007dfc:	d17f      	bne.n	8007efe <USBD_CDC_Setup+0x12e>
  {
    case USB_REQ_TYPE_CLASS :
      if (req->wLength)
 8007dfe:	683b      	ldr	r3, [r7, #0]
 8007e00:	88db      	ldrh	r3, [r3, #6]
 8007e02:	2b00      	cmp	r3, #0
 8007e04:	d029      	beq.n	8007e5a <USBD_CDC_Setup+0x8a>
      {
        if (req->bmRequest & 0x80U)
 8007e06:	683b      	ldr	r3, [r7, #0]
 8007e08:	781b      	ldrb	r3, [r3, #0]
 8007e0a:	b25b      	sxtb	r3, r3
 8007e0c:	2b00      	cmp	r3, #0
 8007e0e:	da11      	bge.n	8007e34 <USBD_CDC_Setup+0x64>
        {
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 8007e10:	687b      	ldr	r3, [r7, #4]
 8007e12:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8007e16:	689b      	ldr	r3, [r3, #8]
 8007e18:	683a      	ldr	r2, [r7, #0]
 8007e1a:	7850      	ldrb	r0, [r2, #1]
                                                            (uint8_t *)(void *)hcdc->data,
 8007e1c:	6939      	ldr	r1, [r7, #16]
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 8007e1e:	683a      	ldr	r2, [r7, #0]
 8007e20:	88d2      	ldrh	r2, [r2, #6]
 8007e22:	4798      	blx	r3
                                                            req->wLength);

          USBD_CtlSendData(pdev, (uint8_t *)(void *)hcdc->data, req->wLength);
 8007e24:	6939      	ldr	r1, [r7, #16]
 8007e26:	683b      	ldr	r3, [r7, #0]
 8007e28:	88db      	ldrh	r3, [r3, #6]
 8007e2a:	461a      	mov	r2, r3
 8007e2c:	6878      	ldr	r0, [r7, #4]
 8007e2e:	f001 f9da 	bl	80091e6 <USBD_CtlSendData>
      else
      {
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
                                                          (uint8_t *)(void *)req, 0U);
      }
      break;
 8007e32:	e06b      	b.n	8007f0c <USBD_CDC_Setup+0x13c>
          hcdc->CmdOpCode = req->bRequest;
 8007e34:	683b      	ldr	r3, [r7, #0]
 8007e36:	785a      	ldrb	r2, [r3, #1]
 8007e38:	693b      	ldr	r3, [r7, #16]
 8007e3a:	f883 2200 	strb.w	r2, [r3, #512]	; 0x200
          hcdc->CmdLength = (uint8_t)req->wLength;
 8007e3e:	683b      	ldr	r3, [r7, #0]
 8007e40:	88db      	ldrh	r3, [r3, #6]
 8007e42:	b2da      	uxtb	r2, r3
 8007e44:	693b      	ldr	r3, [r7, #16]
 8007e46:	f883 2201 	strb.w	r2, [r3, #513]	; 0x201
          USBD_CtlPrepareRx(pdev, (uint8_t *)(void *)hcdc->data, req->wLength);
 8007e4a:	6939      	ldr	r1, [r7, #16]
 8007e4c:	683b      	ldr	r3, [r7, #0]
 8007e4e:	88db      	ldrh	r3, [r3, #6]
 8007e50:	461a      	mov	r2, r3
 8007e52:	6878      	ldr	r0, [r7, #4]
 8007e54:	f001 f9f5 	bl	8009242 <USBD_CtlPrepareRx>
      break;
 8007e58:	e058      	b.n	8007f0c <USBD_CDC_Setup+0x13c>
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 8007e5a:	687b      	ldr	r3, [r7, #4]
 8007e5c:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8007e60:	689b      	ldr	r3, [r3, #8]
 8007e62:	683a      	ldr	r2, [r7, #0]
 8007e64:	7850      	ldrb	r0, [r2, #1]
 8007e66:	2200      	movs	r2, #0
 8007e68:	6839      	ldr	r1, [r7, #0]
 8007e6a:	4798      	blx	r3
      break;
 8007e6c:	e04e      	b.n	8007f0c <USBD_CDC_Setup+0x13c>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 8007e6e:	683b      	ldr	r3, [r7, #0]
 8007e70:	785b      	ldrb	r3, [r3, #1]
 8007e72:	2b0b      	cmp	r3, #11
 8007e74:	d02e      	beq.n	8007ed4 <USBD_CDC_Setup+0x104>
 8007e76:	2b0b      	cmp	r3, #11
 8007e78:	dc38      	bgt.n	8007eec <USBD_CDC_Setup+0x11c>
 8007e7a:	2b00      	cmp	r3, #0
 8007e7c:	d002      	beq.n	8007e84 <USBD_CDC_Setup+0xb4>
 8007e7e:	2b0a      	cmp	r3, #10
 8007e80:	d014      	beq.n	8007eac <USBD_CDC_Setup+0xdc>
 8007e82:	e033      	b.n	8007eec <USBD_CDC_Setup+0x11c>
      {
        case USB_REQ_GET_STATUS:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8007e84:	687b      	ldr	r3, [r7, #4]
 8007e86:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8007e8a:	2b03      	cmp	r3, #3
 8007e8c:	d107      	bne.n	8007e9e <USBD_CDC_Setup+0xce>
          {
            USBD_CtlSendData(pdev, (uint8_t *)(void *)&status_info, 2U);
 8007e8e:	f107 030c 	add.w	r3, r7, #12
 8007e92:	2202      	movs	r2, #2
 8007e94:	4619      	mov	r1, r3
 8007e96:	6878      	ldr	r0, [r7, #4]
 8007e98:	f001 f9a5 	bl	80091e6 <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 8007e9c:	e02e      	b.n	8007efc <USBD_CDC_Setup+0x12c>
            USBD_CtlError(pdev, req);
 8007e9e:	6839      	ldr	r1, [r7, #0]
 8007ea0:	6878      	ldr	r0, [r7, #4]
 8007ea2:	f001 f936 	bl	8009112 <USBD_CtlError>
            ret = USBD_FAIL;
 8007ea6:	2302      	movs	r3, #2
 8007ea8:	75fb      	strb	r3, [r7, #23]
          break;
 8007eaa:	e027      	b.n	8007efc <USBD_CDC_Setup+0x12c>

        case USB_REQ_GET_INTERFACE:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8007eac:	687b      	ldr	r3, [r7, #4]
 8007eae:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8007eb2:	2b03      	cmp	r3, #3
 8007eb4:	d107      	bne.n	8007ec6 <USBD_CDC_Setup+0xf6>
          {
            USBD_CtlSendData(pdev, &ifalt, 1U);
 8007eb6:	f107 030f 	add.w	r3, r7, #15
 8007eba:	2201      	movs	r2, #1
 8007ebc:	4619      	mov	r1, r3
 8007ebe:	6878      	ldr	r0, [r7, #4]
 8007ec0:	f001 f991 	bl	80091e6 <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 8007ec4:	e01a      	b.n	8007efc <USBD_CDC_Setup+0x12c>
            USBD_CtlError(pdev, req);
 8007ec6:	6839      	ldr	r1, [r7, #0]
 8007ec8:	6878      	ldr	r0, [r7, #4]
 8007eca:	f001 f922 	bl	8009112 <USBD_CtlError>
            ret = USBD_FAIL;
 8007ece:	2302      	movs	r3, #2
 8007ed0:	75fb      	strb	r3, [r7, #23]
          break;
 8007ed2:	e013      	b.n	8007efc <USBD_CDC_Setup+0x12c>

        case USB_REQ_SET_INTERFACE:
          if (pdev->dev_state != USBD_STATE_CONFIGURED)
 8007ed4:	687b      	ldr	r3, [r7, #4]
 8007ed6:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8007eda:	2b03      	cmp	r3, #3
 8007edc:	d00d      	beq.n	8007efa <USBD_CDC_Setup+0x12a>
          {
            USBD_CtlError(pdev, req);
 8007ede:	6839      	ldr	r1, [r7, #0]
 8007ee0:	6878      	ldr	r0, [r7, #4]
 8007ee2:	f001 f916 	bl	8009112 <USBD_CtlError>
            ret = USBD_FAIL;
 8007ee6:	2302      	movs	r3, #2
 8007ee8:	75fb      	strb	r3, [r7, #23]
          }
          break;
 8007eea:	e006      	b.n	8007efa <USBD_CDC_Setup+0x12a>

        default:
          USBD_CtlError(pdev, req);
 8007eec:	6839      	ldr	r1, [r7, #0]
 8007eee:	6878      	ldr	r0, [r7, #4]
 8007ef0:	f001 f90f 	bl	8009112 <USBD_CtlError>
          ret = USBD_FAIL;
 8007ef4:	2302      	movs	r3, #2
 8007ef6:	75fb      	strb	r3, [r7, #23]
          break;
 8007ef8:	e000      	b.n	8007efc <USBD_CDC_Setup+0x12c>
          break;
 8007efa:	bf00      	nop
      }
      break;
 8007efc:	e006      	b.n	8007f0c <USBD_CDC_Setup+0x13c>

    default:
      USBD_CtlError(pdev, req);
 8007efe:	6839      	ldr	r1, [r7, #0]
 8007f00:	6878      	ldr	r0, [r7, #4]
 8007f02:	f001 f906 	bl	8009112 <USBD_CtlError>
      ret = USBD_FAIL;
 8007f06:	2302      	movs	r3, #2
 8007f08:	75fb      	strb	r3, [r7, #23]
      break;
 8007f0a:	bf00      	nop
  }

  return ret;
 8007f0c:	7dfb      	ldrb	r3, [r7, #23]
}
 8007f0e:	4618      	mov	r0, r3
 8007f10:	3718      	adds	r7, #24
 8007f12:	46bd      	mov	sp, r7
 8007f14:	bd80      	pop	{r7, pc}

08007f16 <USBD_CDC_DataIn>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t  USBD_CDC_DataIn(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 8007f16:	b580      	push	{r7, lr}
 8007f18:	b084      	sub	sp, #16
 8007f1a:	af00      	add	r7, sp, #0
 8007f1c:	6078      	str	r0, [r7, #4]
 8007f1e:	460b      	mov	r3, r1
 8007f20:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 8007f22:	687b      	ldr	r3, [r7, #4]
 8007f24:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8007f28:	60fb      	str	r3, [r7, #12]
  PCD_HandleTypeDef *hpcd = pdev->pData;
 8007f2a:	687b      	ldr	r3, [r7, #4]
 8007f2c:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 8007f30:	60bb      	str	r3, [r7, #8]

  if (pdev->pClassData != NULL)
 8007f32:	687b      	ldr	r3, [r7, #4]
 8007f34:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8007f38:	2b00      	cmp	r3, #0
 8007f3a:	d03a      	beq.n	8007fb2 <USBD_CDC_DataIn+0x9c>
  {
    if ((pdev->ep_in[epnum].total_length > 0U) && ((pdev->ep_in[epnum].total_length % hpcd->IN_ep[epnum].maxpacket) == 0U))
 8007f3c:	78fa      	ldrb	r2, [r7, #3]
 8007f3e:	6879      	ldr	r1, [r7, #4]
 8007f40:	4613      	mov	r3, r2
 8007f42:	009b      	lsls	r3, r3, #2
 8007f44:	4413      	add	r3, r2
 8007f46:	009b      	lsls	r3, r3, #2
 8007f48:	440b      	add	r3, r1
 8007f4a:	331c      	adds	r3, #28
 8007f4c:	681b      	ldr	r3, [r3, #0]
 8007f4e:	2b00      	cmp	r3, #0
 8007f50:	d029      	beq.n	8007fa6 <USBD_CDC_DataIn+0x90>
 8007f52:	78fa      	ldrb	r2, [r7, #3]
 8007f54:	6879      	ldr	r1, [r7, #4]
 8007f56:	4613      	mov	r3, r2
 8007f58:	009b      	lsls	r3, r3, #2
 8007f5a:	4413      	add	r3, r2
 8007f5c:	009b      	lsls	r3, r3, #2
 8007f5e:	440b      	add	r3, r1
 8007f60:	331c      	adds	r3, #28
 8007f62:	681a      	ldr	r2, [r3, #0]
 8007f64:	78f9      	ldrb	r1, [r7, #3]
 8007f66:	68b8      	ldr	r0, [r7, #8]
 8007f68:	460b      	mov	r3, r1
 8007f6a:	009b      	lsls	r3, r3, #2
 8007f6c:	440b      	add	r3, r1
 8007f6e:	00db      	lsls	r3, r3, #3
 8007f70:	4403      	add	r3, r0
 8007f72:	3338      	adds	r3, #56	; 0x38
 8007f74:	681b      	ldr	r3, [r3, #0]
 8007f76:	fbb2 f1f3 	udiv	r1, r2, r3
 8007f7a:	fb01 f303 	mul.w	r3, r1, r3
 8007f7e:	1ad3      	subs	r3, r2, r3
 8007f80:	2b00      	cmp	r3, #0
 8007f82:	d110      	bne.n	8007fa6 <USBD_CDC_DataIn+0x90>
    {
      /* Update the packet total length */
      pdev->ep_in[epnum].total_length = 0U;
 8007f84:	78fa      	ldrb	r2, [r7, #3]
 8007f86:	6879      	ldr	r1, [r7, #4]
 8007f88:	4613      	mov	r3, r2
 8007f8a:	009b      	lsls	r3, r3, #2
 8007f8c:	4413      	add	r3, r2
 8007f8e:	009b      	lsls	r3, r3, #2
 8007f90:	440b      	add	r3, r1
 8007f92:	331c      	adds	r3, #28
 8007f94:	2200      	movs	r2, #0
 8007f96:	601a      	str	r2, [r3, #0]

      /* Send ZLP */
      USBD_LL_Transmit(pdev, epnum, NULL, 0U);
 8007f98:	78f9      	ldrb	r1, [r7, #3]
 8007f9a:	2300      	movs	r3, #0
 8007f9c:	2200      	movs	r2, #0
 8007f9e:	6878      	ldr	r0, [r7, #4]
 8007fa0:	f001 fd77 	bl	8009a92 <USBD_LL_Transmit>
 8007fa4:	e003      	b.n	8007fae <USBD_CDC_DataIn+0x98>
    }
    else
    {
      hcdc->TxState = 0U;
 8007fa6:	68fb      	ldr	r3, [r7, #12]
 8007fa8:	2200      	movs	r2, #0
 8007faa:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
    }
    return USBD_OK;
 8007fae:	2300      	movs	r3, #0
 8007fb0:	e000      	b.n	8007fb4 <USBD_CDC_DataIn+0x9e>
  }
  else
  {
    return USBD_FAIL;
 8007fb2:	2302      	movs	r3, #2
  }
}
 8007fb4:	4618      	mov	r0, r3
 8007fb6:	3710      	adds	r7, #16
 8007fb8:	46bd      	mov	sp, r7
 8007fba:	bd80      	pop	{r7, pc}

08007fbc <USBD_CDC_DataOut>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t  USBD_CDC_DataOut(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 8007fbc:	b580      	push	{r7, lr}
 8007fbe:	b084      	sub	sp, #16
 8007fc0:	af00      	add	r7, sp, #0
 8007fc2:	6078      	str	r0, [r7, #4]
 8007fc4:	460b      	mov	r3, r1
 8007fc6:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 8007fc8:	687b      	ldr	r3, [r7, #4]
 8007fca:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8007fce:	60fb      	str	r3, [r7, #12]

  /* Get the received data length */
  hcdc->RxLength = USBD_LL_GetRxDataSize(pdev, epnum);
 8007fd0:	78fb      	ldrb	r3, [r7, #3]
 8007fd2:	4619      	mov	r1, r3
 8007fd4:	6878      	ldr	r0, [r7, #4]
 8007fd6:	f001 fda2 	bl	8009b1e <USBD_LL_GetRxDataSize>
 8007fda:	4602      	mov	r2, r0
 8007fdc:	68fb      	ldr	r3, [r7, #12]
 8007fde:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c

  /* USB data will be immediately processed, this allow next USB traffic being
  NAKed till the end of the application Xfer */
  if (pdev->pClassData != NULL)
 8007fe2:	687b      	ldr	r3, [r7, #4]
 8007fe4:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8007fe8:	2b00      	cmp	r3, #0
 8007fea:	d00d      	beq.n	8008008 <USBD_CDC_DataOut+0x4c>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Receive(hcdc->RxBuffer, &hcdc->RxLength);
 8007fec:	687b      	ldr	r3, [r7, #4]
 8007fee:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8007ff2:	68db      	ldr	r3, [r3, #12]
 8007ff4:	68fa      	ldr	r2, [r7, #12]
 8007ff6:	f8d2 0204 	ldr.w	r0, [r2, #516]	; 0x204
 8007ffa:	68fa      	ldr	r2, [r7, #12]
 8007ffc:	f502 7203 	add.w	r2, r2, #524	; 0x20c
 8008000:	4611      	mov	r1, r2
 8008002:	4798      	blx	r3

    return USBD_OK;
 8008004:	2300      	movs	r3, #0
 8008006:	e000      	b.n	800800a <USBD_CDC_DataOut+0x4e>
  }
  else
  {
    return USBD_FAIL;
 8008008:	2302      	movs	r3, #2
  }
}
 800800a:	4618      	mov	r0, r3
 800800c:	3710      	adds	r7, #16
 800800e:	46bd      	mov	sp, r7
 8008010:	bd80      	pop	{r7, pc}

08008012 <USBD_CDC_EP0_RxReady>:
  *         Handle EP0 Rx Ready event
  * @param  pdev: device instance
  * @retval status
  */
static uint8_t  USBD_CDC_EP0_RxReady(USBD_HandleTypeDef *pdev)
{
 8008012:	b580      	push	{r7, lr}
 8008014:	b084      	sub	sp, #16
 8008016:	af00      	add	r7, sp, #0
 8008018:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 800801a:	687b      	ldr	r3, [r7, #4]
 800801c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8008020:	60fb      	str	r3, [r7, #12]

  if ((pdev->pUserData != NULL) && (hcdc->CmdOpCode != 0xFFU))
 8008022:	687b      	ldr	r3, [r7, #4]
 8008024:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8008028:	2b00      	cmp	r3, #0
 800802a:	d015      	beq.n	8008058 <USBD_CDC_EP0_RxReady+0x46>
 800802c:	68fb      	ldr	r3, [r7, #12]
 800802e:	f893 3200 	ldrb.w	r3, [r3, #512]	; 0x200
 8008032:	2bff      	cmp	r3, #255	; 0xff
 8008034:	d010      	beq.n	8008058 <USBD_CDC_EP0_RxReady+0x46>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(hcdc->CmdOpCode,
 8008036:	687b      	ldr	r3, [r7, #4]
 8008038:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800803c:	689b      	ldr	r3, [r3, #8]
 800803e:	68fa      	ldr	r2, [r7, #12]
 8008040:	f892 0200 	ldrb.w	r0, [r2, #512]	; 0x200
                                                      (uint8_t *)(void *)hcdc->data,
 8008044:	68f9      	ldr	r1, [r7, #12]
                                                      (uint16_t)hcdc->CmdLength);
 8008046:	68fa      	ldr	r2, [r7, #12]
 8008048:	f892 2201 	ldrb.w	r2, [r2, #513]	; 0x201
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(hcdc->CmdOpCode,
 800804c:	b292      	uxth	r2, r2
 800804e:	4798      	blx	r3
    hcdc->CmdOpCode = 0xFFU;
 8008050:	68fb      	ldr	r3, [r7, #12]
 8008052:	22ff      	movs	r2, #255	; 0xff
 8008054:	f883 2200 	strb.w	r2, [r3, #512]	; 0x200

  }
  return USBD_OK;
 8008058:	2300      	movs	r3, #0
}
 800805a:	4618      	mov	r0, r3
 800805c:	3710      	adds	r7, #16
 800805e:	46bd      	mov	sp, r7
 8008060:	bd80      	pop	{r7, pc}
	...

08008064 <USBD_CDC_GetFSCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t  *USBD_CDC_GetFSCfgDesc(uint16_t *length)
{
 8008064:	b480      	push	{r7}
 8008066:	b083      	sub	sp, #12
 8008068:	af00      	add	r7, sp, #0
 800806a:	6078      	str	r0, [r7, #4]
  *length = sizeof(USBD_CDC_CfgFSDesc);
 800806c:	687b      	ldr	r3, [r7, #4]
 800806e:	2243      	movs	r2, #67	; 0x43
 8008070:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgFSDesc;
 8008072:	4b03      	ldr	r3, [pc, #12]	; (8008080 <USBD_CDC_GetFSCfgDesc+0x1c>)
}
 8008074:	4618      	mov	r0, r3
 8008076:	370c      	adds	r7, #12
 8008078:	46bd      	mov	sp, r7
 800807a:	bc80      	pop	{r7}
 800807c:	4770      	bx	lr
 800807e:	bf00      	nop
 8008080:	200000a8 	.word	0x200000a8

08008084 <USBD_CDC_GetHSCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t  *USBD_CDC_GetHSCfgDesc(uint16_t *length)
{
 8008084:	b480      	push	{r7}
 8008086:	b083      	sub	sp, #12
 8008088:	af00      	add	r7, sp, #0
 800808a:	6078      	str	r0, [r7, #4]
  *length = sizeof(USBD_CDC_CfgHSDesc);
 800808c:	687b      	ldr	r3, [r7, #4]
 800808e:	2243      	movs	r2, #67	; 0x43
 8008090:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgHSDesc;
 8008092:	4b03      	ldr	r3, [pc, #12]	; (80080a0 <USBD_CDC_GetHSCfgDesc+0x1c>)
}
 8008094:	4618      	mov	r0, r3
 8008096:	370c      	adds	r7, #12
 8008098:	46bd      	mov	sp, r7
 800809a:	bc80      	pop	{r7}
 800809c:	4770      	bx	lr
 800809e:	bf00      	nop
 80080a0:	20000064 	.word	0x20000064

080080a4 <USBD_CDC_GetOtherSpeedCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t  *USBD_CDC_GetOtherSpeedCfgDesc(uint16_t *length)
{
 80080a4:	b480      	push	{r7}
 80080a6:	b083      	sub	sp, #12
 80080a8:	af00      	add	r7, sp, #0
 80080aa:	6078      	str	r0, [r7, #4]
  *length = sizeof(USBD_CDC_OtherSpeedCfgDesc);
 80080ac:	687b      	ldr	r3, [r7, #4]
 80080ae:	2243      	movs	r2, #67	; 0x43
 80080b0:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_OtherSpeedCfgDesc;
 80080b2:	4b03      	ldr	r3, [pc, #12]	; (80080c0 <USBD_CDC_GetOtherSpeedCfgDesc+0x1c>)
}
 80080b4:	4618      	mov	r0, r3
 80080b6:	370c      	adds	r7, #12
 80080b8:	46bd      	mov	sp, r7
 80080ba:	bc80      	pop	{r7}
 80080bc:	4770      	bx	lr
 80080be:	bf00      	nop
 80080c0:	200000ec 	.word	0x200000ec

080080c4 <USBD_CDC_GetDeviceQualifierDescriptor>:
*         return Device Qualifier descriptor
* @param  length : pointer data length
* @retval pointer to descriptor buffer
*/
uint8_t  *USBD_CDC_GetDeviceQualifierDescriptor(uint16_t *length)
{
 80080c4:	b480      	push	{r7}
 80080c6:	b083      	sub	sp, #12
 80080c8:	af00      	add	r7, sp, #0
 80080ca:	6078      	str	r0, [r7, #4]
  *length = sizeof(USBD_CDC_DeviceQualifierDesc);
 80080cc:	687b      	ldr	r3, [r7, #4]
 80080ce:	220a      	movs	r2, #10
 80080d0:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_DeviceQualifierDesc;
 80080d2:	4b03      	ldr	r3, [pc, #12]	; (80080e0 <USBD_CDC_GetDeviceQualifierDescriptor+0x1c>)
}
 80080d4:	4618      	mov	r0, r3
 80080d6:	370c      	adds	r7, #12
 80080d8:	46bd      	mov	sp, r7
 80080da:	bc80      	pop	{r7}
 80080dc:	4770      	bx	lr
 80080de:	bf00      	nop
 80080e0:	20000020 	.word	0x20000020

080080e4 <USBD_CDC_RegisterInterface>:
  * @param  fops: CD  Interface callback
  * @retval status
  */
uint8_t  USBD_CDC_RegisterInterface(USBD_HandleTypeDef   *pdev,
                                    USBD_CDC_ItfTypeDef *fops)
{
 80080e4:	b480      	push	{r7}
 80080e6:	b085      	sub	sp, #20
 80080e8:	af00      	add	r7, sp, #0
 80080ea:	6078      	str	r0, [r7, #4]
 80080ec:	6039      	str	r1, [r7, #0]
  uint8_t  ret = USBD_FAIL;
 80080ee:	2302      	movs	r3, #2
 80080f0:	73fb      	strb	r3, [r7, #15]

  if (fops != NULL)
 80080f2:	683b      	ldr	r3, [r7, #0]
 80080f4:	2b00      	cmp	r3, #0
 80080f6:	d005      	beq.n	8008104 <USBD_CDC_RegisterInterface+0x20>
  {
    pdev->pUserData = fops;
 80080f8:	687b      	ldr	r3, [r7, #4]
 80080fa:	683a      	ldr	r2, [r7, #0]
 80080fc:	f8c3 22bc 	str.w	r2, [r3, #700]	; 0x2bc
    ret = USBD_OK;
 8008100:	2300      	movs	r3, #0
 8008102:	73fb      	strb	r3, [r7, #15]
  }

  return ret;
 8008104:	7bfb      	ldrb	r3, [r7, #15]
}
 8008106:	4618      	mov	r0, r3
 8008108:	3714      	adds	r7, #20
 800810a:	46bd      	mov	sp, r7
 800810c:	bc80      	pop	{r7}
 800810e:	4770      	bx	lr

08008110 <USBD_CDC_SetTxBuffer>:
  * @retval status
  */
uint8_t  USBD_CDC_SetTxBuffer(USBD_HandleTypeDef   *pdev,
                              uint8_t  *pbuff,
                              uint16_t length)
{
 8008110:	b480      	push	{r7}
 8008112:	b087      	sub	sp, #28
 8008114:	af00      	add	r7, sp, #0
 8008116:	60f8      	str	r0, [r7, #12]
 8008118:	60b9      	str	r1, [r7, #8]
 800811a:	4613      	mov	r3, r2
 800811c:	80fb      	strh	r3, [r7, #6]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 800811e:	68fb      	ldr	r3, [r7, #12]
 8008120:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8008124:	617b      	str	r3, [r7, #20]

  hcdc->TxBuffer = pbuff;
 8008126:	697b      	ldr	r3, [r7, #20]
 8008128:	68ba      	ldr	r2, [r7, #8]
 800812a:	f8c3 2208 	str.w	r2, [r3, #520]	; 0x208
  hcdc->TxLength = length;
 800812e:	88fa      	ldrh	r2, [r7, #6]
 8008130:	697b      	ldr	r3, [r7, #20]
 8008132:	f8c3 2210 	str.w	r2, [r3, #528]	; 0x210

  return USBD_OK;
 8008136:	2300      	movs	r3, #0
}
 8008138:	4618      	mov	r0, r3
 800813a:	371c      	adds	r7, #28
 800813c:	46bd      	mov	sp, r7
 800813e:	bc80      	pop	{r7}
 8008140:	4770      	bx	lr

08008142 <USBD_CDC_SetRxBuffer>:
  * @param  pbuff: Rx Buffer
  * @retval status
  */
uint8_t  USBD_CDC_SetRxBuffer(USBD_HandleTypeDef   *pdev,
                              uint8_t  *pbuff)
{
 8008142:	b480      	push	{r7}
 8008144:	b085      	sub	sp, #20
 8008146:	af00      	add	r7, sp, #0
 8008148:	6078      	str	r0, [r7, #4]
 800814a:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 800814c:	687b      	ldr	r3, [r7, #4]
 800814e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8008152:	60fb      	str	r3, [r7, #12]

  hcdc->RxBuffer = pbuff;
 8008154:	68fb      	ldr	r3, [r7, #12]
 8008156:	683a      	ldr	r2, [r7, #0]
 8008158:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204

  return USBD_OK;
 800815c:	2300      	movs	r3, #0
}
 800815e:	4618      	mov	r0, r3
 8008160:	3714      	adds	r7, #20
 8008162:	46bd      	mov	sp, r7
 8008164:	bc80      	pop	{r7}
 8008166:	4770      	bx	lr

08008168 <USBD_CDC_ReceivePacket>:
  *         prepare OUT Endpoint for reception
  * @param  pdev: device instance
  * @retval status
  */
uint8_t  USBD_CDC_ReceivePacket(USBD_HandleTypeDef *pdev)
{
 8008168:	b580      	push	{r7, lr}
 800816a:	b084      	sub	sp, #16
 800816c:	af00      	add	r7, sp, #0
 800816e:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 8008170:	687b      	ldr	r3, [r7, #4]
 8008172:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8008176:	60fb      	str	r3, [r7, #12]

  /* Suspend or Resume USB Out process */
  if (pdev->pClassData != NULL)
 8008178:	687b      	ldr	r3, [r7, #4]
 800817a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800817e:	2b00      	cmp	r3, #0
 8008180:	d017      	beq.n	80081b2 <USBD_CDC_ReceivePacket+0x4a>
  {
    if (pdev->dev_speed == USBD_SPEED_HIGH)
 8008182:	687b      	ldr	r3, [r7, #4]
 8008184:	7c1b      	ldrb	r3, [r3, #16]
 8008186:	2b00      	cmp	r3, #0
 8008188:	d109      	bne.n	800819e <USBD_CDC_ReceivePacket+0x36>
    {
      /* Prepare Out endpoint to receive next packet */
      USBD_LL_PrepareReceive(pdev,
 800818a:	68fb      	ldr	r3, [r7, #12]
 800818c:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 8008190:	f44f 7300 	mov.w	r3, #512	; 0x200
 8008194:	2101      	movs	r1, #1
 8008196:	6878      	ldr	r0, [r7, #4]
 8008198:	f001 fc9e 	bl	8009ad8 <USBD_LL_PrepareReceive>
 800819c:	e007      	b.n	80081ae <USBD_CDC_ReceivePacket+0x46>
                             CDC_DATA_HS_OUT_PACKET_SIZE);
    }
    else
    {
      /* Prepare Out endpoint to receive next packet */
      USBD_LL_PrepareReceive(pdev,
 800819e:	68fb      	ldr	r3, [r7, #12]
 80081a0:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 80081a4:	2340      	movs	r3, #64	; 0x40
 80081a6:	2101      	movs	r1, #1
 80081a8:	6878      	ldr	r0, [r7, #4]
 80081aa:	f001 fc95 	bl	8009ad8 <USBD_LL_PrepareReceive>
                             CDC_OUT_EP,
                             hcdc->RxBuffer,
                             CDC_DATA_FS_OUT_PACKET_SIZE);
    }
    return USBD_OK;
 80081ae:	2300      	movs	r3, #0
 80081b0:	e000      	b.n	80081b4 <USBD_CDC_ReceivePacket+0x4c>
  }
  else
  {
    return USBD_FAIL;
 80081b2:	2302      	movs	r3, #2
  }
}
 80081b4:	4618      	mov	r0, r3
 80081b6:	3710      	adds	r7, #16
 80081b8:	46bd      	mov	sp, r7
 80081ba:	bd80      	pop	{r7, pc}

080081bc <USBD_Init>:
* @param  id: Low level core index
* @retval None
*/
USBD_StatusTypeDef USBD_Init(USBD_HandleTypeDef *pdev,
                             USBD_DescriptorsTypeDef *pdesc, uint8_t id)
{
 80081bc:	b580      	push	{r7, lr}
 80081be:	b084      	sub	sp, #16
 80081c0:	af00      	add	r7, sp, #0
 80081c2:	60f8      	str	r0, [r7, #12]
 80081c4:	60b9      	str	r1, [r7, #8]
 80081c6:	4613      	mov	r3, r2
 80081c8:	71fb      	strb	r3, [r7, #7]
  /* Check whether the USB Host handle is valid */
  if (pdev == NULL)
 80081ca:	68fb      	ldr	r3, [r7, #12]
 80081cc:	2b00      	cmp	r3, #0
 80081ce:	d101      	bne.n	80081d4 <USBD_Init+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Device handle");
#endif
    return USBD_FAIL;
 80081d0:	2302      	movs	r3, #2
 80081d2:	e01a      	b.n	800820a <USBD_Init+0x4e>
  }

  /* Unlink previous class*/
  if (pdev->pClass != NULL)
 80081d4:	68fb      	ldr	r3, [r7, #12]
 80081d6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 80081da:	2b00      	cmp	r3, #0
 80081dc:	d003      	beq.n	80081e6 <USBD_Init+0x2a>
  {
    pdev->pClass = NULL;
 80081de:	68fb      	ldr	r3, [r7, #12]
 80081e0:	2200      	movs	r2, #0
 80081e2:	f8c3 22b4 	str.w	r2, [r3, #692]	; 0x2b4
  }

  /* Assign USBD Descriptors */
  if (pdesc != NULL)
 80081e6:	68bb      	ldr	r3, [r7, #8]
 80081e8:	2b00      	cmp	r3, #0
 80081ea:	d003      	beq.n	80081f4 <USBD_Init+0x38>
  {
    pdev->pDesc = pdesc;
 80081ec:	68fb      	ldr	r3, [r7, #12]
 80081ee:	68ba      	ldr	r2, [r7, #8]
 80081f0:	f8c3 22b0 	str.w	r2, [r3, #688]	; 0x2b0
  }

  /* Set Device initial State */
  pdev->dev_state = USBD_STATE_DEFAULT;
 80081f4:	68fb      	ldr	r3, [r7, #12]
 80081f6:	2201      	movs	r2, #1
 80081f8:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  pdev->id = id;
 80081fc:	68fb      	ldr	r3, [r7, #12]
 80081fe:	79fa      	ldrb	r2, [r7, #7]
 8008200:	701a      	strb	r2, [r3, #0]
  /* Initialize low level driver */
  USBD_LL_Init(pdev);
 8008202:	68f8      	ldr	r0, [r7, #12]
 8008204:	f001 fb02 	bl	800980c <USBD_LL_Init>

  return USBD_OK;
 8008208:	2300      	movs	r3, #0
}
 800820a:	4618      	mov	r0, r3
 800820c:	3710      	adds	r7, #16
 800820e:	46bd      	mov	sp, r7
 8008210:	bd80      	pop	{r7, pc}

08008212 <USBD_RegisterClass>:
  * @param  pDevice : Device Handle
  * @param  pclass: Class handle
  * @retval USBD Status
  */
USBD_StatusTypeDef  USBD_RegisterClass(USBD_HandleTypeDef *pdev, USBD_ClassTypeDef *pclass)
{
 8008212:	b480      	push	{r7}
 8008214:	b085      	sub	sp, #20
 8008216:	af00      	add	r7, sp, #0
 8008218:	6078      	str	r0, [r7, #4]
 800821a:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef status = USBD_OK;
 800821c:	2300      	movs	r3, #0
 800821e:	73fb      	strb	r3, [r7, #15]
  if (pclass != NULL)
 8008220:	683b      	ldr	r3, [r7, #0]
 8008222:	2b00      	cmp	r3, #0
 8008224:	d006      	beq.n	8008234 <USBD_RegisterClass+0x22>
  {
    /* link the class to the USB Device handle */
    pdev->pClass = pclass;
 8008226:	687b      	ldr	r3, [r7, #4]
 8008228:	683a      	ldr	r2, [r7, #0]
 800822a:	f8c3 22b4 	str.w	r2, [r3, #692]	; 0x2b4
    status = USBD_OK;
 800822e:	2300      	movs	r3, #0
 8008230:	73fb      	strb	r3, [r7, #15]
 8008232:	e001      	b.n	8008238 <USBD_RegisterClass+0x26>
  else
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Class handle");
#endif
    status = USBD_FAIL;
 8008234:	2302      	movs	r3, #2
 8008236:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 8008238:	7bfb      	ldrb	r3, [r7, #15]
}
 800823a:	4618      	mov	r0, r3
 800823c:	3714      	adds	r7, #20
 800823e:	46bd      	mov	sp, r7
 8008240:	bc80      	pop	{r7}
 8008242:	4770      	bx	lr

08008244 <USBD_Start>:
  *         Start the USB Device Core.
  * @param  pdev: Device Handle
  * @retval USBD Status
  */
USBD_StatusTypeDef  USBD_Start(USBD_HandleTypeDef *pdev)
{
 8008244:	b580      	push	{r7, lr}
 8008246:	b082      	sub	sp, #8
 8008248:	af00      	add	r7, sp, #0
 800824a:	6078      	str	r0, [r7, #4]
  /* Start the low level driver  */
  USBD_LL_Start(pdev);
 800824c:	6878      	ldr	r0, [r7, #4]
 800824e:	f001 fb37 	bl	80098c0 <USBD_LL_Start>

  return USBD_OK;
 8008252:	2300      	movs	r3, #0
}
 8008254:	4618      	mov	r0, r3
 8008256:	3708      	adds	r7, #8
 8008258:	46bd      	mov	sp, r7
 800825a:	bd80      	pop	{r7, pc}

0800825c <USBD_RunTestMode>:
*         Launch test mode process
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef  USBD_RunTestMode(USBD_HandleTypeDef  *pdev)
{
 800825c:	b480      	push	{r7}
 800825e:	b083      	sub	sp, #12
 8008260:	af00      	add	r7, sp, #0
 8008262:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 8008264:	2300      	movs	r3, #0
}
 8008266:	4618      	mov	r0, r3
 8008268:	370c      	adds	r7, #12
 800826a:	46bd      	mov	sp, r7
 800826c:	bc80      	pop	{r7}
 800826e:	4770      	bx	lr

08008270 <USBD_SetClassConfig>:
* @param  cfgidx: configuration index
* @retval status
*/

USBD_StatusTypeDef USBD_SetClassConfig(USBD_HandleTypeDef  *pdev, uint8_t cfgidx)
{
 8008270:	b580      	push	{r7, lr}
 8008272:	b084      	sub	sp, #16
 8008274:	af00      	add	r7, sp, #0
 8008276:	6078      	str	r0, [r7, #4]
 8008278:	460b      	mov	r3, r1
 800827a:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_FAIL;
 800827c:	2302      	movs	r3, #2
 800827e:	73fb      	strb	r3, [r7, #15]

  if (pdev->pClass != NULL)
 8008280:	687b      	ldr	r3, [r7, #4]
 8008282:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8008286:	2b00      	cmp	r3, #0
 8008288:	d00c      	beq.n	80082a4 <USBD_SetClassConfig+0x34>
  {
    /* Set configuration  and Start the Class*/
    if (pdev->pClass->Init(pdev, cfgidx) == 0U)
 800828a:	687b      	ldr	r3, [r7, #4]
 800828c:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8008290:	681b      	ldr	r3, [r3, #0]
 8008292:	78fa      	ldrb	r2, [r7, #3]
 8008294:	4611      	mov	r1, r2
 8008296:	6878      	ldr	r0, [r7, #4]
 8008298:	4798      	blx	r3
 800829a:	4603      	mov	r3, r0
 800829c:	2b00      	cmp	r3, #0
 800829e:	d101      	bne.n	80082a4 <USBD_SetClassConfig+0x34>
    {
      ret = USBD_OK;
 80082a0:	2300      	movs	r3, #0
 80082a2:	73fb      	strb	r3, [r7, #15]
    }
  }

  return ret;
 80082a4:	7bfb      	ldrb	r3, [r7, #15]
}
 80082a6:	4618      	mov	r0, r3
 80082a8:	3710      	adds	r7, #16
 80082aa:	46bd      	mov	sp, r7
 80082ac:	bd80      	pop	{r7, pc}

080082ae <USBD_ClrClassConfig>:
* @param  pdev: device instance
* @param  cfgidx: configuration index
* @retval status: USBD_StatusTypeDef
*/
USBD_StatusTypeDef USBD_ClrClassConfig(USBD_HandleTypeDef  *pdev, uint8_t cfgidx)
{
 80082ae:	b580      	push	{r7, lr}
 80082b0:	b082      	sub	sp, #8
 80082b2:	af00      	add	r7, sp, #0
 80082b4:	6078      	str	r0, [r7, #4]
 80082b6:	460b      	mov	r3, r1
 80082b8:	70fb      	strb	r3, [r7, #3]
  /* Clear configuration  and De-initialize the Class process*/
  pdev->pClass->DeInit(pdev, cfgidx);
 80082ba:	687b      	ldr	r3, [r7, #4]
 80082bc:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 80082c0:	685b      	ldr	r3, [r3, #4]
 80082c2:	78fa      	ldrb	r2, [r7, #3]
 80082c4:	4611      	mov	r1, r2
 80082c6:	6878      	ldr	r0, [r7, #4]
 80082c8:	4798      	blx	r3

  return USBD_OK;
 80082ca:	2300      	movs	r3, #0
}
 80082cc:	4618      	mov	r0, r3
 80082ce:	3708      	adds	r7, #8
 80082d0:	46bd      	mov	sp, r7
 80082d2:	bd80      	pop	{r7, pc}

080082d4 <USBD_LL_SetupStage>:
*         Handle the setup stage
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_SetupStage(USBD_HandleTypeDef *pdev, uint8_t *psetup)
{
 80082d4:	b580      	push	{r7, lr}
 80082d6:	b082      	sub	sp, #8
 80082d8:	af00      	add	r7, sp, #0
 80082da:	6078      	str	r0, [r7, #4]
 80082dc:	6039      	str	r1, [r7, #0]
  USBD_ParseSetupRequest(&pdev->request, psetup);
 80082de:	687b      	ldr	r3, [r7, #4]
 80082e0:	f503 732a 	add.w	r3, r3, #680	; 0x2a8
 80082e4:	6839      	ldr	r1, [r7, #0]
 80082e6:	4618      	mov	r0, r3
 80082e8:	f000 fed7 	bl	800909a <USBD_ParseSetupRequest>

  pdev->ep0_state = USBD_EP0_SETUP;
 80082ec:	687b      	ldr	r3, [r7, #4]
 80082ee:	2201      	movs	r2, #1
 80082f0:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  pdev->ep0_data_len = pdev->request.wLength;
 80082f4:	687b      	ldr	r3, [r7, #4]
 80082f6:	f8b3 32ae 	ldrh.w	r3, [r3, #686]	; 0x2ae
 80082fa:	461a      	mov	r2, r3
 80082fc:	687b      	ldr	r3, [r7, #4]
 80082fe:	f8c3 2298 	str.w	r2, [r3, #664]	; 0x298

  switch (pdev->request.bmRequest & 0x1FU)
 8008302:	687b      	ldr	r3, [r7, #4]
 8008304:	f893 32a8 	ldrb.w	r3, [r3, #680]	; 0x2a8
 8008308:	f003 031f 	and.w	r3, r3, #31
 800830c:	2b02      	cmp	r3, #2
 800830e:	d016      	beq.n	800833e <USBD_LL_SetupStage+0x6a>
 8008310:	2b02      	cmp	r3, #2
 8008312:	d81c      	bhi.n	800834e <USBD_LL_SetupStage+0x7a>
 8008314:	2b00      	cmp	r3, #0
 8008316:	d002      	beq.n	800831e <USBD_LL_SetupStage+0x4a>
 8008318:	2b01      	cmp	r3, #1
 800831a:	d008      	beq.n	800832e <USBD_LL_SetupStage+0x5a>
 800831c:	e017      	b.n	800834e <USBD_LL_SetupStage+0x7a>
  {
    case USB_REQ_RECIPIENT_DEVICE:
      USBD_StdDevReq(pdev, &pdev->request);
 800831e:	687b      	ldr	r3, [r7, #4]
 8008320:	f503 732a 	add.w	r3, r3, #680	; 0x2a8
 8008324:	4619      	mov	r1, r3
 8008326:	6878      	ldr	r0, [r7, #4]
 8008328:	f000 f9ca 	bl	80086c0 <USBD_StdDevReq>
      break;
 800832c:	e01a      	b.n	8008364 <USBD_LL_SetupStage+0x90>

    case USB_REQ_RECIPIENT_INTERFACE:
      USBD_StdItfReq(pdev, &pdev->request);
 800832e:	687b      	ldr	r3, [r7, #4]
 8008330:	f503 732a 	add.w	r3, r3, #680	; 0x2a8
 8008334:	4619      	mov	r1, r3
 8008336:	6878      	ldr	r0, [r7, #4]
 8008338:	f000 fa2c 	bl	8008794 <USBD_StdItfReq>
      break;
 800833c:	e012      	b.n	8008364 <USBD_LL_SetupStage+0x90>

    case USB_REQ_RECIPIENT_ENDPOINT:
      USBD_StdEPReq(pdev, &pdev->request);
 800833e:	687b      	ldr	r3, [r7, #4]
 8008340:	f503 732a 	add.w	r3, r3, #680	; 0x2a8
 8008344:	4619      	mov	r1, r3
 8008346:	6878      	ldr	r0, [r7, #4]
 8008348:	f000 fa6c 	bl	8008824 <USBD_StdEPReq>
      break;
 800834c:	e00a      	b.n	8008364 <USBD_LL_SetupStage+0x90>

    default:
      USBD_LL_StallEP(pdev, (pdev->request.bmRequest & 0x80U));
 800834e:	687b      	ldr	r3, [r7, #4]
 8008350:	f893 32a8 	ldrb.w	r3, [r3, #680]	; 0x2a8
 8008354:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 8008358:	b2db      	uxtb	r3, r3
 800835a:	4619      	mov	r1, r3
 800835c:	6878      	ldr	r0, [r7, #4]
 800835e:	f001 fb0f 	bl	8009980 <USBD_LL_StallEP>
      break;
 8008362:	bf00      	nop
  }

  return USBD_OK;
 8008364:	2300      	movs	r3, #0
}
 8008366:	4618      	mov	r0, r3
 8008368:	3708      	adds	r7, #8
 800836a:	46bd      	mov	sp, r7
 800836c:	bd80      	pop	{r7, pc}

0800836e <USBD_LL_DataOutStage>:
* @param  epnum: endpoint index
* @retval status
*/
USBD_StatusTypeDef USBD_LL_DataOutStage(USBD_HandleTypeDef *pdev,
                                        uint8_t epnum, uint8_t *pdata)
{
 800836e:	b580      	push	{r7, lr}
 8008370:	b086      	sub	sp, #24
 8008372:	af00      	add	r7, sp, #0
 8008374:	60f8      	str	r0, [r7, #12]
 8008376:	460b      	mov	r3, r1
 8008378:	607a      	str	r2, [r7, #4]
 800837a:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;

  if (epnum == 0U)
 800837c:	7afb      	ldrb	r3, [r7, #11]
 800837e:	2b00      	cmp	r3, #0
 8008380:	d14b      	bne.n	800841a <USBD_LL_DataOutStage+0xac>
  {
    pep = &pdev->ep_out[0];
 8008382:	68fb      	ldr	r3, [r7, #12]
 8008384:	f503 73aa 	add.w	r3, r3, #340	; 0x154
 8008388:	617b      	str	r3, [r7, #20]

    if (pdev->ep0_state == USBD_EP0_DATA_OUT)
 800838a:	68fb      	ldr	r3, [r7, #12]
 800838c:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 8008390:	2b03      	cmp	r3, #3
 8008392:	d134      	bne.n	80083fe <USBD_LL_DataOutStage+0x90>
    {
      if (pep->rem_length > pep->maxpacket)
 8008394:	697b      	ldr	r3, [r7, #20]
 8008396:	68da      	ldr	r2, [r3, #12]
 8008398:	697b      	ldr	r3, [r7, #20]
 800839a:	691b      	ldr	r3, [r3, #16]
 800839c:	429a      	cmp	r2, r3
 800839e:	d919      	bls.n	80083d4 <USBD_LL_DataOutStage+0x66>
      {
        pep->rem_length -= pep->maxpacket;
 80083a0:	697b      	ldr	r3, [r7, #20]
 80083a2:	68da      	ldr	r2, [r3, #12]
 80083a4:	697b      	ldr	r3, [r7, #20]
 80083a6:	691b      	ldr	r3, [r3, #16]
 80083a8:	1ad2      	subs	r2, r2, r3
 80083aa:	697b      	ldr	r3, [r7, #20]
 80083ac:	60da      	str	r2, [r3, #12]

        USBD_CtlContinueRx(pdev, pdata,
                           (uint16_t)MIN(pep->rem_length, pep->maxpacket));
 80083ae:	697b      	ldr	r3, [r7, #20]
 80083b0:	68da      	ldr	r2, [r3, #12]
 80083b2:	697b      	ldr	r3, [r7, #20]
 80083b4:	691b      	ldr	r3, [r3, #16]
        USBD_CtlContinueRx(pdev, pdata,
 80083b6:	429a      	cmp	r2, r3
 80083b8:	d203      	bcs.n	80083c2 <USBD_LL_DataOutStage+0x54>
                           (uint16_t)MIN(pep->rem_length, pep->maxpacket));
 80083ba:	697b      	ldr	r3, [r7, #20]
 80083bc:	68db      	ldr	r3, [r3, #12]
        USBD_CtlContinueRx(pdev, pdata,
 80083be:	b29b      	uxth	r3, r3
 80083c0:	e002      	b.n	80083c8 <USBD_LL_DataOutStage+0x5a>
                           (uint16_t)MIN(pep->rem_length, pep->maxpacket));
 80083c2:	697b      	ldr	r3, [r7, #20]
 80083c4:	691b      	ldr	r3, [r3, #16]
        USBD_CtlContinueRx(pdev, pdata,
 80083c6:	b29b      	uxth	r3, r3
 80083c8:	461a      	mov	r2, r3
 80083ca:	6879      	ldr	r1, [r7, #4]
 80083cc:	68f8      	ldr	r0, [r7, #12]
 80083ce:	f000 ff56 	bl	800927e <USBD_CtlContinueRx>
 80083d2:	e038      	b.n	8008446 <USBD_LL_DataOutStage+0xd8>
      }
      else
      {
        if ((pdev->pClass->EP0_RxReady != NULL) &&
 80083d4:	68fb      	ldr	r3, [r7, #12]
 80083d6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 80083da:	691b      	ldr	r3, [r3, #16]
 80083dc:	2b00      	cmp	r3, #0
 80083de:	d00a      	beq.n	80083f6 <USBD_LL_DataOutStage+0x88>
            (pdev->dev_state == USBD_STATE_CONFIGURED))
 80083e0:	68fb      	ldr	r3, [r7, #12]
 80083e2:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
        if ((pdev->pClass->EP0_RxReady != NULL) &&
 80083e6:	2b03      	cmp	r3, #3
 80083e8:	d105      	bne.n	80083f6 <USBD_LL_DataOutStage+0x88>
        {
          pdev->pClass->EP0_RxReady(pdev);
 80083ea:	68fb      	ldr	r3, [r7, #12]
 80083ec:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 80083f0:	691b      	ldr	r3, [r3, #16]
 80083f2:	68f8      	ldr	r0, [r7, #12]
 80083f4:	4798      	blx	r3
        }
        USBD_CtlSendStatus(pdev);
 80083f6:	68f8      	ldr	r0, [r7, #12]
 80083f8:	f000 ff53 	bl	80092a2 <USBD_CtlSendStatus>
 80083fc:	e023      	b.n	8008446 <USBD_LL_DataOutStage+0xd8>
      }
    }
    else
    {
      if (pdev->ep0_state == USBD_EP0_STATUS_OUT)
 80083fe:	68fb      	ldr	r3, [r7, #12]
 8008400:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 8008404:	2b05      	cmp	r3, #5
 8008406:	d11e      	bne.n	8008446 <USBD_LL_DataOutStage+0xd8>
      {
        /*
         * STATUS PHASE completed, update ep0_state to idle
         */
        pdev->ep0_state = USBD_EP0_IDLE;
 8008408:	68fb      	ldr	r3, [r7, #12]
 800840a:	2200      	movs	r2, #0
 800840c:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
        USBD_LL_StallEP(pdev, 0U);
 8008410:	2100      	movs	r1, #0
 8008412:	68f8      	ldr	r0, [r7, #12]
 8008414:	f001 fab4 	bl	8009980 <USBD_LL_StallEP>
 8008418:	e015      	b.n	8008446 <USBD_LL_DataOutStage+0xd8>
      }
    }
  }
  else if ((pdev->pClass->DataOut != NULL) &&
 800841a:	68fb      	ldr	r3, [r7, #12]
 800841c:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8008420:	699b      	ldr	r3, [r3, #24]
 8008422:	2b00      	cmp	r3, #0
 8008424:	d00d      	beq.n	8008442 <USBD_LL_DataOutStage+0xd4>
           (pdev->dev_state == USBD_STATE_CONFIGURED))
 8008426:	68fb      	ldr	r3, [r7, #12]
 8008428:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
  else if ((pdev->pClass->DataOut != NULL) &&
 800842c:	2b03      	cmp	r3, #3
 800842e:	d108      	bne.n	8008442 <USBD_LL_DataOutStage+0xd4>
  {
    pdev->pClass->DataOut(pdev, epnum);
 8008430:	68fb      	ldr	r3, [r7, #12]
 8008432:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8008436:	699b      	ldr	r3, [r3, #24]
 8008438:	7afa      	ldrb	r2, [r7, #11]
 800843a:	4611      	mov	r1, r2
 800843c:	68f8      	ldr	r0, [r7, #12]
 800843e:	4798      	blx	r3
 8008440:	e001      	b.n	8008446 <USBD_LL_DataOutStage+0xd8>
  }
  else
  {
    /* should never be in this condition */
    return USBD_FAIL;
 8008442:	2302      	movs	r3, #2
 8008444:	e000      	b.n	8008448 <USBD_LL_DataOutStage+0xda>
  }

  return USBD_OK;
 8008446:	2300      	movs	r3, #0
}
 8008448:	4618      	mov	r0, r3
 800844a:	3718      	adds	r7, #24
 800844c:	46bd      	mov	sp, r7
 800844e:	bd80      	pop	{r7, pc}

08008450 <USBD_LL_DataInStage>:
* @param  epnum: endpoint index
* @retval status
*/
USBD_StatusTypeDef USBD_LL_DataInStage(USBD_HandleTypeDef *pdev,
                                       uint8_t epnum, uint8_t *pdata)
{
 8008450:	b580      	push	{r7, lr}
 8008452:	b086      	sub	sp, #24
 8008454:	af00      	add	r7, sp, #0
 8008456:	60f8      	str	r0, [r7, #12]
 8008458:	460b      	mov	r3, r1
 800845a:	607a      	str	r2, [r7, #4]
 800845c:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;

  if (epnum == 0U)
 800845e:	7afb      	ldrb	r3, [r7, #11]
 8008460:	2b00      	cmp	r3, #0
 8008462:	d17f      	bne.n	8008564 <USBD_LL_DataInStage+0x114>
  {
    pep = &pdev->ep_in[0];
 8008464:	68fb      	ldr	r3, [r7, #12]
 8008466:	3314      	adds	r3, #20
 8008468:	617b      	str	r3, [r7, #20]

    if (pdev->ep0_state == USBD_EP0_DATA_IN)
 800846a:	68fb      	ldr	r3, [r7, #12]
 800846c:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 8008470:	2b02      	cmp	r3, #2
 8008472:	d15c      	bne.n	800852e <USBD_LL_DataInStage+0xde>
    {
      if (pep->rem_length > pep->maxpacket)
 8008474:	697b      	ldr	r3, [r7, #20]
 8008476:	68da      	ldr	r2, [r3, #12]
 8008478:	697b      	ldr	r3, [r7, #20]
 800847a:	691b      	ldr	r3, [r3, #16]
 800847c:	429a      	cmp	r2, r3
 800847e:	d915      	bls.n	80084ac <USBD_LL_DataInStage+0x5c>
      {
        pep->rem_length -= pep->maxpacket;
 8008480:	697b      	ldr	r3, [r7, #20]
 8008482:	68da      	ldr	r2, [r3, #12]
 8008484:	697b      	ldr	r3, [r7, #20]
 8008486:	691b      	ldr	r3, [r3, #16]
 8008488:	1ad2      	subs	r2, r2, r3
 800848a:	697b      	ldr	r3, [r7, #20]
 800848c:	60da      	str	r2, [r3, #12]

        USBD_CtlContinueSendData(pdev, pdata, (uint16_t)pep->rem_length);
 800848e:	697b      	ldr	r3, [r7, #20]
 8008490:	68db      	ldr	r3, [r3, #12]
 8008492:	b29b      	uxth	r3, r3
 8008494:	461a      	mov	r2, r3
 8008496:	6879      	ldr	r1, [r7, #4]
 8008498:	68f8      	ldr	r0, [r7, #12]
 800849a:	f000 fec0 	bl	800921e <USBD_CtlContinueSendData>

        /* Prepare endpoint for premature end of transfer */
        USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800849e:	2300      	movs	r3, #0
 80084a0:	2200      	movs	r2, #0
 80084a2:	2100      	movs	r1, #0
 80084a4:	68f8      	ldr	r0, [r7, #12]
 80084a6:	f001 fb17 	bl	8009ad8 <USBD_LL_PrepareReceive>
 80084aa:	e04e      	b.n	800854a <USBD_LL_DataInStage+0xfa>
      }
      else
      {
        /* last packet is MPS multiple, so send ZLP packet */
        if ((pep->total_length % pep->maxpacket == 0U) &&
 80084ac:	697b      	ldr	r3, [r7, #20]
 80084ae:	689b      	ldr	r3, [r3, #8]
 80084b0:	697a      	ldr	r2, [r7, #20]
 80084b2:	6912      	ldr	r2, [r2, #16]
 80084b4:	fbb3 f1f2 	udiv	r1, r3, r2
 80084b8:	fb01 f202 	mul.w	r2, r1, r2
 80084bc:	1a9b      	subs	r3, r3, r2
 80084be:	2b00      	cmp	r3, #0
 80084c0:	d11c      	bne.n	80084fc <USBD_LL_DataInStage+0xac>
            (pep->total_length >= pep->maxpacket) &&
 80084c2:	697b      	ldr	r3, [r7, #20]
 80084c4:	689a      	ldr	r2, [r3, #8]
 80084c6:	697b      	ldr	r3, [r7, #20]
 80084c8:	691b      	ldr	r3, [r3, #16]
        if ((pep->total_length % pep->maxpacket == 0U) &&
 80084ca:	429a      	cmp	r2, r3
 80084cc:	d316      	bcc.n	80084fc <USBD_LL_DataInStage+0xac>
            (pep->total_length < pdev->ep0_data_len))
 80084ce:	697b      	ldr	r3, [r7, #20]
 80084d0:	689a      	ldr	r2, [r3, #8]
 80084d2:	68fb      	ldr	r3, [r7, #12]
 80084d4:	f8d3 3298 	ldr.w	r3, [r3, #664]	; 0x298
            (pep->total_length >= pep->maxpacket) &&
 80084d8:	429a      	cmp	r2, r3
 80084da:	d20f      	bcs.n	80084fc <USBD_LL_DataInStage+0xac>
        {
          USBD_CtlContinueSendData(pdev, NULL, 0U);
 80084dc:	2200      	movs	r2, #0
 80084de:	2100      	movs	r1, #0
 80084e0:	68f8      	ldr	r0, [r7, #12]
 80084e2:	f000 fe9c 	bl	800921e <USBD_CtlContinueSendData>
          pdev->ep0_data_len = 0U;
 80084e6:	68fb      	ldr	r3, [r7, #12]
 80084e8:	2200      	movs	r2, #0
 80084ea:	f8c3 2298 	str.w	r2, [r3, #664]	; 0x298

          /* Prepare endpoint for premature end of transfer */
          USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 80084ee:	2300      	movs	r3, #0
 80084f0:	2200      	movs	r2, #0
 80084f2:	2100      	movs	r1, #0
 80084f4:	68f8      	ldr	r0, [r7, #12]
 80084f6:	f001 faef 	bl	8009ad8 <USBD_LL_PrepareReceive>
 80084fa:	e026      	b.n	800854a <USBD_LL_DataInStage+0xfa>
        }
        else
        {
          if ((pdev->pClass->EP0_TxSent != NULL) &&
 80084fc:	68fb      	ldr	r3, [r7, #12]
 80084fe:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8008502:	68db      	ldr	r3, [r3, #12]
 8008504:	2b00      	cmp	r3, #0
 8008506:	d00a      	beq.n	800851e <USBD_LL_DataInStage+0xce>
              (pdev->dev_state == USBD_STATE_CONFIGURED))
 8008508:	68fb      	ldr	r3, [r7, #12]
 800850a:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
          if ((pdev->pClass->EP0_TxSent != NULL) &&
 800850e:	2b03      	cmp	r3, #3
 8008510:	d105      	bne.n	800851e <USBD_LL_DataInStage+0xce>
          {
            pdev->pClass->EP0_TxSent(pdev);
 8008512:	68fb      	ldr	r3, [r7, #12]
 8008514:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8008518:	68db      	ldr	r3, [r3, #12]
 800851a:	68f8      	ldr	r0, [r7, #12]
 800851c:	4798      	blx	r3
          }
          USBD_LL_StallEP(pdev, 0x80U);
 800851e:	2180      	movs	r1, #128	; 0x80
 8008520:	68f8      	ldr	r0, [r7, #12]
 8008522:	f001 fa2d 	bl	8009980 <USBD_LL_StallEP>
          USBD_CtlReceiveStatus(pdev);
 8008526:	68f8      	ldr	r0, [r7, #12]
 8008528:	f000 fece 	bl	80092c8 <USBD_CtlReceiveStatus>
 800852c:	e00d      	b.n	800854a <USBD_LL_DataInStage+0xfa>
        }
      }
    }
    else
    {
      if ((pdev->ep0_state == USBD_EP0_STATUS_IN) ||
 800852e:	68fb      	ldr	r3, [r7, #12]
 8008530:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 8008534:	2b04      	cmp	r3, #4
 8008536:	d004      	beq.n	8008542 <USBD_LL_DataInStage+0xf2>
          (pdev->ep0_state == USBD_EP0_IDLE))
 8008538:	68fb      	ldr	r3, [r7, #12]
 800853a:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
      if ((pdev->ep0_state == USBD_EP0_STATUS_IN) ||
 800853e:	2b00      	cmp	r3, #0
 8008540:	d103      	bne.n	800854a <USBD_LL_DataInStage+0xfa>
      {
        USBD_LL_StallEP(pdev, 0x80U);
 8008542:	2180      	movs	r1, #128	; 0x80
 8008544:	68f8      	ldr	r0, [r7, #12]
 8008546:	f001 fa1b 	bl	8009980 <USBD_LL_StallEP>
      }
    }

    if (pdev->dev_test_mode == 1U)
 800854a:	68fb      	ldr	r3, [r7, #12]
 800854c:	f893 32a0 	ldrb.w	r3, [r3, #672]	; 0x2a0
 8008550:	2b01      	cmp	r3, #1
 8008552:	d11d      	bne.n	8008590 <USBD_LL_DataInStage+0x140>
    {
      USBD_RunTestMode(pdev);
 8008554:	68f8      	ldr	r0, [r7, #12]
 8008556:	f7ff fe81 	bl	800825c <USBD_RunTestMode>
      pdev->dev_test_mode = 0U;
 800855a:	68fb      	ldr	r3, [r7, #12]
 800855c:	2200      	movs	r2, #0
 800855e:	f883 22a0 	strb.w	r2, [r3, #672]	; 0x2a0
 8008562:	e015      	b.n	8008590 <USBD_LL_DataInStage+0x140>
    }
  }
  else if ((pdev->pClass->DataIn != NULL) &&
 8008564:	68fb      	ldr	r3, [r7, #12]
 8008566:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800856a:	695b      	ldr	r3, [r3, #20]
 800856c:	2b00      	cmp	r3, #0
 800856e:	d00d      	beq.n	800858c <USBD_LL_DataInStage+0x13c>
           (pdev->dev_state == USBD_STATE_CONFIGURED))
 8008570:	68fb      	ldr	r3, [r7, #12]
 8008572:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
  else if ((pdev->pClass->DataIn != NULL) &&
 8008576:	2b03      	cmp	r3, #3
 8008578:	d108      	bne.n	800858c <USBD_LL_DataInStage+0x13c>
  {
    pdev->pClass->DataIn(pdev, epnum);
 800857a:	68fb      	ldr	r3, [r7, #12]
 800857c:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8008580:	695b      	ldr	r3, [r3, #20]
 8008582:	7afa      	ldrb	r2, [r7, #11]
 8008584:	4611      	mov	r1, r2
 8008586:	68f8      	ldr	r0, [r7, #12]
 8008588:	4798      	blx	r3
 800858a:	e001      	b.n	8008590 <USBD_LL_DataInStage+0x140>
  }
  else
  {
    /* should never be in this condition */
    return USBD_FAIL;
 800858c:	2302      	movs	r3, #2
 800858e:	e000      	b.n	8008592 <USBD_LL_DataInStage+0x142>
  }

  return USBD_OK;
 8008590:	2300      	movs	r3, #0
}
 8008592:	4618      	mov	r0, r3
 8008594:	3718      	adds	r7, #24
 8008596:	46bd      	mov	sp, r7
 8008598:	bd80      	pop	{r7, pc}

0800859a <USBD_LL_Reset>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_Reset(USBD_HandleTypeDef *pdev)
{
 800859a:	b580      	push	{r7, lr}
 800859c:	b082      	sub	sp, #8
 800859e:	af00      	add	r7, sp, #0
 80085a0:	6078      	str	r0, [r7, #4]
  /* Open EP0 OUT */
  USBD_LL_OpenEP(pdev, 0x00U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 80085a2:	2340      	movs	r3, #64	; 0x40
 80085a4:	2200      	movs	r2, #0
 80085a6:	2100      	movs	r1, #0
 80085a8:	6878      	ldr	r0, [r7, #4]
 80085aa:	f001 f9a4 	bl	80098f6 <USBD_LL_OpenEP>
  pdev->ep_out[0x00U & 0xFU].is_used = 1U;
 80085ae:	687b      	ldr	r3, [r7, #4]
 80085b0:	2201      	movs	r2, #1
 80085b2:	f8c3 2158 	str.w	r2, [r3, #344]	; 0x158

  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 80085b6:	687b      	ldr	r3, [r7, #4]
 80085b8:	2240      	movs	r2, #64	; 0x40
 80085ba:	f8c3 2164 	str.w	r2, [r3, #356]	; 0x164

  /* Open EP0 IN */
  USBD_LL_OpenEP(pdev, 0x80U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 80085be:	2340      	movs	r3, #64	; 0x40
 80085c0:	2200      	movs	r2, #0
 80085c2:	2180      	movs	r1, #128	; 0x80
 80085c4:	6878      	ldr	r0, [r7, #4]
 80085c6:	f001 f996 	bl	80098f6 <USBD_LL_OpenEP>
  pdev->ep_in[0x80U & 0xFU].is_used = 1U;
 80085ca:	687b      	ldr	r3, [r7, #4]
 80085cc:	2201      	movs	r2, #1
 80085ce:	619a      	str	r2, [r3, #24]

  pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE;
 80085d0:	687b      	ldr	r3, [r7, #4]
 80085d2:	2240      	movs	r2, #64	; 0x40
 80085d4:	625a      	str	r2, [r3, #36]	; 0x24

  /* Upon Reset call user call back */
  pdev->dev_state = USBD_STATE_DEFAULT;
 80085d6:	687b      	ldr	r3, [r7, #4]
 80085d8:	2201      	movs	r2, #1
 80085da:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  pdev->ep0_state = USBD_EP0_IDLE;
 80085de:	687b      	ldr	r3, [r7, #4]
 80085e0:	2200      	movs	r2, #0
 80085e2:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->dev_config = 0U;
 80085e6:	687b      	ldr	r3, [r7, #4]
 80085e8:	2200      	movs	r2, #0
 80085ea:	605a      	str	r2, [r3, #4]
  pdev->dev_remote_wakeup = 0U;
 80085ec:	687b      	ldr	r3, [r7, #4]
 80085ee:	2200      	movs	r2, #0
 80085f0:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4

  if (pdev->pClassData)
 80085f4:	687b      	ldr	r3, [r7, #4]
 80085f6:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80085fa:	2b00      	cmp	r3, #0
 80085fc:	d009      	beq.n	8008612 <USBD_LL_Reset+0x78>
  {
    pdev->pClass->DeInit(pdev, (uint8_t)pdev->dev_config);
 80085fe:	687b      	ldr	r3, [r7, #4]
 8008600:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8008604:	685b      	ldr	r3, [r3, #4]
 8008606:	687a      	ldr	r2, [r7, #4]
 8008608:	6852      	ldr	r2, [r2, #4]
 800860a:	b2d2      	uxtb	r2, r2
 800860c:	4611      	mov	r1, r2
 800860e:	6878      	ldr	r0, [r7, #4]
 8008610:	4798      	blx	r3
  }

  return USBD_OK;
 8008612:	2300      	movs	r3, #0
}
 8008614:	4618      	mov	r0, r3
 8008616:	3708      	adds	r7, #8
 8008618:	46bd      	mov	sp, r7
 800861a:	bd80      	pop	{r7, pc}

0800861c <USBD_LL_SetSpeed>:
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_SetSpeed(USBD_HandleTypeDef *pdev,
                                    USBD_SpeedTypeDef speed)
{
 800861c:	b480      	push	{r7}
 800861e:	b083      	sub	sp, #12
 8008620:	af00      	add	r7, sp, #0
 8008622:	6078      	str	r0, [r7, #4]
 8008624:	460b      	mov	r3, r1
 8008626:	70fb      	strb	r3, [r7, #3]
  pdev->dev_speed = speed;
 8008628:	687b      	ldr	r3, [r7, #4]
 800862a:	78fa      	ldrb	r2, [r7, #3]
 800862c:	741a      	strb	r2, [r3, #16]

  return USBD_OK;
 800862e:	2300      	movs	r3, #0
}
 8008630:	4618      	mov	r0, r3
 8008632:	370c      	adds	r7, #12
 8008634:	46bd      	mov	sp, r7
 8008636:	bc80      	pop	{r7}
 8008638:	4770      	bx	lr

0800863a <USBD_LL_Suspend>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_Suspend(USBD_HandleTypeDef *pdev)
{
 800863a:	b480      	push	{r7}
 800863c:	b083      	sub	sp, #12
 800863e:	af00      	add	r7, sp, #0
 8008640:	6078      	str	r0, [r7, #4]
  pdev->dev_old_state =  pdev->dev_state;
 8008642:	687b      	ldr	r3, [r7, #4]
 8008644:	f893 229c 	ldrb.w	r2, [r3, #668]	; 0x29c
 8008648:	687b      	ldr	r3, [r7, #4]
 800864a:	f883 229d 	strb.w	r2, [r3, #669]	; 0x29d
  pdev->dev_state  = USBD_STATE_SUSPENDED;
 800864e:	687b      	ldr	r3, [r7, #4]
 8008650:	2204      	movs	r2, #4
 8008652:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c

  return USBD_OK;
 8008656:	2300      	movs	r3, #0
}
 8008658:	4618      	mov	r0, r3
 800865a:	370c      	adds	r7, #12
 800865c:	46bd      	mov	sp, r7
 800865e:	bc80      	pop	{r7}
 8008660:	4770      	bx	lr

08008662 <USBD_LL_Resume>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_Resume(USBD_HandleTypeDef *pdev)
{
 8008662:	b480      	push	{r7}
 8008664:	b083      	sub	sp, #12
 8008666:	af00      	add	r7, sp, #0
 8008668:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_SUSPENDED)
 800866a:	687b      	ldr	r3, [r7, #4]
 800866c:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8008670:	2b04      	cmp	r3, #4
 8008672:	d105      	bne.n	8008680 <USBD_LL_Resume+0x1e>
  {
    pdev->dev_state = pdev->dev_old_state;
 8008674:	687b      	ldr	r3, [r7, #4]
 8008676:	f893 229d 	ldrb.w	r2, [r3, #669]	; 0x29d
 800867a:	687b      	ldr	r3, [r7, #4]
 800867c:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  }

  return USBD_OK;
 8008680:	2300      	movs	r3, #0
}
 8008682:	4618      	mov	r0, r3
 8008684:	370c      	adds	r7, #12
 8008686:	46bd      	mov	sp, r7
 8008688:	bc80      	pop	{r7}
 800868a:	4770      	bx	lr

0800868c <USBD_LL_SOF>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_SOF(USBD_HandleTypeDef *pdev)
{
 800868c:	b580      	push	{r7, lr}
 800868e:	b082      	sub	sp, #8
 8008690:	af00      	add	r7, sp, #0
 8008692:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8008694:	687b      	ldr	r3, [r7, #4]
 8008696:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800869a:	2b03      	cmp	r3, #3
 800869c:	d10b      	bne.n	80086b6 <USBD_LL_SOF+0x2a>
  {
    if (pdev->pClass->SOF != NULL)
 800869e:	687b      	ldr	r3, [r7, #4]
 80086a0:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 80086a4:	69db      	ldr	r3, [r3, #28]
 80086a6:	2b00      	cmp	r3, #0
 80086a8:	d005      	beq.n	80086b6 <USBD_LL_SOF+0x2a>
    {
      pdev->pClass->SOF(pdev);
 80086aa:	687b      	ldr	r3, [r7, #4]
 80086ac:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 80086b0:	69db      	ldr	r3, [r3, #28]
 80086b2:	6878      	ldr	r0, [r7, #4]
 80086b4:	4798      	blx	r3
    }
  }

  return USBD_OK;
 80086b6:	2300      	movs	r3, #0
}
 80086b8:	4618      	mov	r0, r3
 80086ba:	3708      	adds	r7, #8
 80086bc:	46bd      	mov	sp, r7
 80086be:	bd80      	pop	{r7, pc}

080086c0 <USBD_StdDevReq>:
* @param  req: usb request
* @retval status
*/
USBD_StatusTypeDef  USBD_StdDevReq(USBD_HandleTypeDef *pdev,
                                   USBD_SetupReqTypedef *req)
{
 80086c0:	b580      	push	{r7, lr}
 80086c2:	b084      	sub	sp, #16
 80086c4:	af00      	add	r7, sp, #0
 80086c6:	6078      	str	r0, [r7, #4]
 80086c8:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 80086ca:	2300      	movs	r3, #0
 80086cc:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 80086ce:	683b      	ldr	r3, [r7, #0]
 80086d0:	781b      	ldrb	r3, [r3, #0]
 80086d2:	f003 0360 	and.w	r3, r3, #96	; 0x60
 80086d6:	2b40      	cmp	r3, #64	; 0x40
 80086d8:	d005      	beq.n	80086e6 <USBD_StdDevReq+0x26>
 80086da:	2b40      	cmp	r3, #64	; 0x40
 80086dc:	d84f      	bhi.n	800877e <USBD_StdDevReq+0xbe>
 80086de:	2b00      	cmp	r3, #0
 80086e0:	d009      	beq.n	80086f6 <USBD_StdDevReq+0x36>
 80086e2:	2b20      	cmp	r3, #32
 80086e4:	d14b      	bne.n	800877e <USBD_StdDevReq+0xbe>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      pdev->pClass->Setup(pdev, req);
 80086e6:	687b      	ldr	r3, [r7, #4]
 80086e8:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 80086ec:	689b      	ldr	r3, [r3, #8]
 80086ee:	6839      	ldr	r1, [r7, #0]
 80086f0:	6878      	ldr	r0, [r7, #4]
 80086f2:	4798      	blx	r3
      break;
 80086f4:	e048      	b.n	8008788 <USBD_StdDevReq+0xc8>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 80086f6:	683b      	ldr	r3, [r7, #0]
 80086f8:	785b      	ldrb	r3, [r3, #1]
 80086fa:	2b09      	cmp	r3, #9
 80086fc:	d839      	bhi.n	8008772 <USBD_StdDevReq+0xb2>
 80086fe:	a201      	add	r2, pc, #4	; (adr r2, 8008704 <USBD_StdDevReq+0x44>)
 8008700:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008704:	08008755 	.word	0x08008755
 8008708:	08008769 	.word	0x08008769
 800870c:	08008773 	.word	0x08008773
 8008710:	0800875f 	.word	0x0800875f
 8008714:	08008773 	.word	0x08008773
 8008718:	08008737 	.word	0x08008737
 800871c:	0800872d 	.word	0x0800872d
 8008720:	08008773 	.word	0x08008773
 8008724:	0800874b 	.word	0x0800874b
 8008728:	08008741 	.word	0x08008741
      {
        case USB_REQ_GET_DESCRIPTOR:
          USBD_GetDescriptor(pdev, req);
 800872c:	6839      	ldr	r1, [r7, #0]
 800872e:	6878      	ldr	r0, [r7, #4]
 8008730:	f000 f9dc 	bl	8008aec <USBD_GetDescriptor>
          break;
 8008734:	e022      	b.n	800877c <USBD_StdDevReq+0xbc>

        case USB_REQ_SET_ADDRESS:
          USBD_SetAddress(pdev, req);
 8008736:	6839      	ldr	r1, [r7, #0]
 8008738:	6878      	ldr	r0, [r7, #4]
 800873a:	f000 fb3f 	bl	8008dbc <USBD_SetAddress>
          break;
 800873e:	e01d      	b.n	800877c <USBD_StdDevReq+0xbc>

        case USB_REQ_SET_CONFIGURATION:
          USBD_SetConfig(pdev, req);
 8008740:	6839      	ldr	r1, [r7, #0]
 8008742:	6878      	ldr	r0, [r7, #4]
 8008744:	f000 fb7e 	bl	8008e44 <USBD_SetConfig>
          break;
 8008748:	e018      	b.n	800877c <USBD_StdDevReq+0xbc>

        case USB_REQ_GET_CONFIGURATION:
          USBD_GetConfig(pdev, req);
 800874a:	6839      	ldr	r1, [r7, #0]
 800874c:	6878      	ldr	r0, [r7, #4]
 800874e:	f000 fc07 	bl	8008f60 <USBD_GetConfig>
          break;
 8008752:	e013      	b.n	800877c <USBD_StdDevReq+0xbc>

        case USB_REQ_GET_STATUS:
          USBD_GetStatus(pdev, req);
 8008754:	6839      	ldr	r1, [r7, #0]
 8008756:	6878      	ldr	r0, [r7, #4]
 8008758:	f000 fc37 	bl	8008fca <USBD_GetStatus>
          break;
 800875c:	e00e      	b.n	800877c <USBD_StdDevReq+0xbc>

        case USB_REQ_SET_FEATURE:
          USBD_SetFeature(pdev, req);
 800875e:	6839      	ldr	r1, [r7, #0]
 8008760:	6878      	ldr	r0, [r7, #4]
 8008762:	f000 fc65 	bl	8009030 <USBD_SetFeature>
          break;
 8008766:	e009      	b.n	800877c <USBD_StdDevReq+0xbc>

        case USB_REQ_CLEAR_FEATURE:
          USBD_ClrFeature(pdev, req);
 8008768:	6839      	ldr	r1, [r7, #0]
 800876a:	6878      	ldr	r0, [r7, #4]
 800876c:	f000 fc74 	bl	8009058 <USBD_ClrFeature>
          break;
 8008770:	e004      	b.n	800877c <USBD_StdDevReq+0xbc>

        default:
          USBD_CtlError(pdev, req);
 8008772:	6839      	ldr	r1, [r7, #0]
 8008774:	6878      	ldr	r0, [r7, #4]
 8008776:	f000 fccc 	bl	8009112 <USBD_CtlError>
          break;
 800877a:	bf00      	nop
      }
      break;
 800877c:	e004      	b.n	8008788 <USBD_StdDevReq+0xc8>

    default:
      USBD_CtlError(pdev, req);
 800877e:	6839      	ldr	r1, [r7, #0]
 8008780:	6878      	ldr	r0, [r7, #4]
 8008782:	f000 fcc6 	bl	8009112 <USBD_CtlError>
      break;
 8008786:	bf00      	nop
  }

  return ret;
 8008788:	7bfb      	ldrb	r3, [r7, #15]
}
 800878a:	4618      	mov	r0, r3
 800878c:	3710      	adds	r7, #16
 800878e:	46bd      	mov	sp, r7
 8008790:	bd80      	pop	{r7, pc}
 8008792:	bf00      	nop

08008794 <USBD_StdItfReq>:
* @param  req: usb request
* @retval status
*/
USBD_StatusTypeDef  USBD_StdItfReq(USBD_HandleTypeDef *pdev,
                                   USBD_SetupReqTypedef  *req)
{
 8008794:	b580      	push	{r7, lr}
 8008796:	b084      	sub	sp, #16
 8008798:	af00      	add	r7, sp, #0
 800879a:	6078      	str	r0, [r7, #4]
 800879c:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800879e:	2300      	movs	r3, #0
 80087a0:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 80087a2:	683b      	ldr	r3, [r7, #0]
 80087a4:	781b      	ldrb	r3, [r3, #0]
 80087a6:	f003 0360 	and.w	r3, r3, #96	; 0x60
 80087aa:	2b40      	cmp	r3, #64	; 0x40
 80087ac:	d005      	beq.n	80087ba <USBD_StdItfReq+0x26>
 80087ae:	2b40      	cmp	r3, #64	; 0x40
 80087b0:	d82e      	bhi.n	8008810 <USBD_StdItfReq+0x7c>
 80087b2:	2b00      	cmp	r3, #0
 80087b4:	d001      	beq.n	80087ba <USBD_StdItfReq+0x26>
 80087b6:	2b20      	cmp	r3, #32
 80087b8:	d12a      	bne.n	8008810 <USBD_StdItfReq+0x7c>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
    case USB_REQ_TYPE_STANDARD:
      switch (pdev->dev_state)
 80087ba:	687b      	ldr	r3, [r7, #4]
 80087bc:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 80087c0:	3b01      	subs	r3, #1
 80087c2:	2b02      	cmp	r3, #2
 80087c4:	d81d      	bhi.n	8008802 <USBD_StdItfReq+0x6e>
      {
        case USBD_STATE_DEFAULT:
        case USBD_STATE_ADDRESSED:
        case USBD_STATE_CONFIGURED:

          if (LOBYTE(req->wIndex) <= USBD_MAX_NUM_INTERFACES)
 80087c6:	683b      	ldr	r3, [r7, #0]
 80087c8:	889b      	ldrh	r3, [r3, #4]
 80087ca:	b2db      	uxtb	r3, r3
 80087cc:	2b01      	cmp	r3, #1
 80087ce:	d813      	bhi.n	80087f8 <USBD_StdItfReq+0x64>
          {
            ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 80087d0:	687b      	ldr	r3, [r7, #4]
 80087d2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 80087d6:	689b      	ldr	r3, [r3, #8]
 80087d8:	6839      	ldr	r1, [r7, #0]
 80087da:	6878      	ldr	r0, [r7, #4]
 80087dc:	4798      	blx	r3
 80087de:	4603      	mov	r3, r0
 80087e0:	73fb      	strb	r3, [r7, #15]

            if ((req->wLength == 0U) && (ret == USBD_OK))
 80087e2:	683b      	ldr	r3, [r7, #0]
 80087e4:	88db      	ldrh	r3, [r3, #6]
 80087e6:	2b00      	cmp	r3, #0
 80087e8:	d110      	bne.n	800880c <USBD_StdItfReq+0x78>
 80087ea:	7bfb      	ldrb	r3, [r7, #15]
 80087ec:	2b00      	cmp	r3, #0
 80087ee:	d10d      	bne.n	800880c <USBD_StdItfReq+0x78>
            {
              USBD_CtlSendStatus(pdev);
 80087f0:	6878      	ldr	r0, [r7, #4]
 80087f2:	f000 fd56 	bl	80092a2 <USBD_CtlSendStatus>
          }
          else
          {
            USBD_CtlError(pdev, req);
          }
          break;
 80087f6:	e009      	b.n	800880c <USBD_StdItfReq+0x78>
            USBD_CtlError(pdev, req);
 80087f8:	6839      	ldr	r1, [r7, #0]
 80087fa:	6878      	ldr	r0, [r7, #4]
 80087fc:	f000 fc89 	bl	8009112 <USBD_CtlError>
          break;
 8008800:	e004      	b.n	800880c <USBD_StdItfReq+0x78>

        default:
          USBD_CtlError(pdev, req);
 8008802:	6839      	ldr	r1, [r7, #0]
 8008804:	6878      	ldr	r0, [r7, #4]
 8008806:	f000 fc84 	bl	8009112 <USBD_CtlError>
          break;
 800880a:	e000      	b.n	800880e <USBD_StdItfReq+0x7a>
          break;
 800880c:	bf00      	nop
      }
      break;
 800880e:	e004      	b.n	800881a <USBD_StdItfReq+0x86>

    default:
      USBD_CtlError(pdev, req);
 8008810:	6839      	ldr	r1, [r7, #0]
 8008812:	6878      	ldr	r0, [r7, #4]
 8008814:	f000 fc7d 	bl	8009112 <USBD_CtlError>
      break;
 8008818:	bf00      	nop
  }

  return USBD_OK;
 800881a:	2300      	movs	r3, #0
}
 800881c:	4618      	mov	r0, r3
 800881e:	3710      	adds	r7, #16
 8008820:	46bd      	mov	sp, r7
 8008822:	bd80      	pop	{r7, pc}

08008824 <USBD_StdEPReq>:
* @param  req: usb request
* @retval status
*/
USBD_StatusTypeDef  USBD_StdEPReq(USBD_HandleTypeDef *pdev,
                                  USBD_SetupReqTypedef  *req)
{
 8008824:	b580      	push	{r7, lr}
 8008826:	b084      	sub	sp, #16
 8008828:	af00      	add	r7, sp, #0
 800882a:	6078      	str	r0, [r7, #4]
 800882c:	6039      	str	r1, [r7, #0]
  USBD_EndpointTypeDef *pep;
  uint8_t   ep_addr;
  USBD_StatusTypeDef ret = USBD_OK;
 800882e:	2300      	movs	r3, #0
 8008830:	73fb      	strb	r3, [r7, #15]
  ep_addr  = LOBYTE(req->wIndex);
 8008832:	683b      	ldr	r3, [r7, #0]
 8008834:	889b      	ldrh	r3, [r3, #4]
 8008836:	73bb      	strb	r3, [r7, #14]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8008838:	683b      	ldr	r3, [r7, #0]
 800883a:	781b      	ldrb	r3, [r3, #0]
 800883c:	f003 0360 	and.w	r3, r3, #96	; 0x60
 8008840:	2b40      	cmp	r3, #64	; 0x40
 8008842:	d007      	beq.n	8008854 <USBD_StdEPReq+0x30>
 8008844:	2b40      	cmp	r3, #64	; 0x40
 8008846:	f200 8146 	bhi.w	8008ad6 <USBD_StdEPReq+0x2b2>
 800884a:	2b00      	cmp	r3, #0
 800884c:	d00a      	beq.n	8008864 <USBD_StdEPReq+0x40>
 800884e:	2b20      	cmp	r3, #32
 8008850:	f040 8141 	bne.w	8008ad6 <USBD_StdEPReq+0x2b2>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      pdev->pClass->Setup(pdev, req);
 8008854:	687b      	ldr	r3, [r7, #4]
 8008856:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800885a:	689b      	ldr	r3, [r3, #8]
 800885c:	6839      	ldr	r1, [r7, #0]
 800885e:	6878      	ldr	r0, [r7, #4]
 8008860:	4798      	blx	r3
      break;
 8008862:	e13d      	b.n	8008ae0 <USBD_StdEPReq+0x2bc>

    case USB_REQ_TYPE_STANDARD:
      /* Check if it is a class request */
      if ((req->bmRequest & 0x60U) == 0x20U)
 8008864:	683b      	ldr	r3, [r7, #0]
 8008866:	781b      	ldrb	r3, [r3, #0]
 8008868:	f003 0360 	and.w	r3, r3, #96	; 0x60
 800886c:	2b20      	cmp	r3, #32
 800886e:	d10a      	bne.n	8008886 <USBD_StdEPReq+0x62>
      {
        ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 8008870:	687b      	ldr	r3, [r7, #4]
 8008872:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8008876:	689b      	ldr	r3, [r3, #8]
 8008878:	6839      	ldr	r1, [r7, #0]
 800887a:	6878      	ldr	r0, [r7, #4]
 800887c:	4798      	blx	r3
 800887e:	4603      	mov	r3, r0
 8008880:	73fb      	strb	r3, [r7, #15]

        return ret;
 8008882:	7bfb      	ldrb	r3, [r7, #15]
 8008884:	e12d      	b.n	8008ae2 <USBD_StdEPReq+0x2be>
      }

      switch (req->bRequest)
 8008886:	683b      	ldr	r3, [r7, #0]
 8008888:	785b      	ldrb	r3, [r3, #1]
 800888a:	2b03      	cmp	r3, #3
 800888c:	d007      	beq.n	800889e <USBD_StdEPReq+0x7a>
 800888e:	2b03      	cmp	r3, #3
 8008890:	f300 811b 	bgt.w	8008aca <USBD_StdEPReq+0x2a6>
 8008894:	2b00      	cmp	r3, #0
 8008896:	d072      	beq.n	800897e <USBD_StdEPReq+0x15a>
 8008898:	2b01      	cmp	r3, #1
 800889a:	d03a      	beq.n	8008912 <USBD_StdEPReq+0xee>
 800889c:	e115      	b.n	8008aca <USBD_StdEPReq+0x2a6>
      {
        case USB_REQ_SET_FEATURE:
          switch (pdev->dev_state)
 800889e:	687b      	ldr	r3, [r7, #4]
 80088a0:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 80088a4:	2b02      	cmp	r3, #2
 80088a6:	d002      	beq.n	80088ae <USBD_StdEPReq+0x8a>
 80088a8:	2b03      	cmp	r3, #3
 80088aa:	d015      	beq.n	80088d8 <USBD_StdEPReq+0xb4>
 80088ac:	e02b      	b.n	8008906 <USBD_StdEPReq+0xe2>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 80088ae:	7bbb      	ldrb	r3, [r7, #14]
 80088b0:	2b00      	cmp	r3, #0
 80088b2:	d00c      	beq.n	80088ce <USBD_StdEPReq+0xaa>
 80088b4:	7bbb      	ldrb	r3, [r7, #14]
 80088b6:	2b80      	cmp	r3, #128	; 0x80
 80088b8:	d009      	beq.n	80088ce <USBD_StdEPReq+0xaa>
              {
                USBD_LL_StallEP(pdev, ep_addr);
 80088ba:	7bbb      	ldrb	r3, [r7, #14]
 80088bc:	4619      	mov	r1, r3
 80088be:	6878      	ldr	r0, [r7, #4]
 80088c0:	f001 f85e 	bl	8009980 <USBD_LL_StallEP>
                USBD_LL_StallEP(pdev, 0x80U);
 80088c4:	2180      	movs	r1, #128	; 0x80
 80088c6:	6878      	ldr	r0, [r7, #4]
 80088c8:	f001 f85a 	bl	8009980 <USBD_LL_StallEP>
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 80088cc:	e020      	b.n	8008910 <USBD_StdEPReq+0xec>
                USBD_CtlError(pdev, req);
 80088ce:	6839      	ldr	r1, [r7, #0]
 80088d0:	6878      	ldr	r0, [r7, #4]
 80088d2:	f000 fc1e 	bl	8009112 <USBD_CtlError>
              break;
 80088d6:	e01b      	b.n	8008910 <USBD_StdEPReq+0xec>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 80088d8:	683b      	ldr	r3, [r7, #0]
 80088da:	885b      	ldrh	r3, [r3, #2]
 80088dc:	2b00      	cmp	r3, #0
 80088de:	d10e      	bne.n	80088fe <USBD_StdEPReq+0xda>
              {
                if ((ep_addr != 0x00U) &&
 80088e0:	7bbb      	ldrb	r3, [r7, #14]
 80088e2:	2b00      	cmp	r3, #0
 80088e4:	d00b      	beq.n	80088fe <USBD_StdEPReq+0xda>
 80088e6:	7bbb      	ldrb	r3, [r7, #14]
 80088e8:	2b80      	cmp	r3, #128	; 0x80
 80088ea:	d008      	beq.n	80088fe <USBD_StdEPReq+0xda>
                    (ep_addr != 0x80U) && (req->wLength == 0x00U))
 80088ec:	683b      	ldr	r3, [r7, #0]
 80088ee:	88db      	ldrh	r3, [r3, #6]
 80088f0:	2b00      	cmp	r3, #0
 80088f2:	d104      	bne.n	80088fe <USBD_StdEPReq+0xda>
                {
                  USBD_LL_StallEP(pdev, ep_addr);
 80088f4:	7bbb      	ldrb	r3, [r7, #14]
 80088f6:	4619      	mov	r1, r3
 80088f8:	6878      	ldr	r0, [r7, #4]
 80088fa:	f001 f841 	bl	8009980 <USBD_LL_StallEP>
                }
              }
              USBD_CtlSendStatus(pdev);
 80088fe:	6878      	ldr	r0, [r7, #4]
 8008900:	f000 fccf 	bl	80092a2 <USBD_CtlSendStatus>

              break;
 8008904:	e004      	b.n	8008910 <USBD_StdEPReq+0xec>

            default:
              USBD_CtlError(pdev, req);
 8008906:	6839      	ldr	r1, [r7, #0]
 8008908:	6878      	ldr	r0, [r7, #4]
 800890a:	f000 fc02 	bl	8009112 <USBD_CtlError>
              break;
 800890e:	bf00      	nop
          }
          break;
 8008910:	e0e0      	b.n	8008ad4 <USBD_StdEPReq+0x2b0>

        case USB_REQ_CLEAR_FEATURE:

          switch (pdev->dev_state)
 8008912:	687b      	ldr	r3, [r7, #4]
 8008914:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8008918:	2b02      	cmp	r3, #2
 800891a:	d002      	beq.n	8008922 <USBD_StdEPReq+0xfe>
 800891c:	2b03      	cmp	r3, #3
 800891e:	d015      	beq.n	800894c <USBD_StdEPReq+0x128>
 8008920:	e026      	b.n	8008970 <USBD_StdEPReq+0x14c>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8008922:	7bbb      	ldrb	r3, [r7, #14]
 8008924:	2b00      	cmp	r3, #0
 8008926:	d00c      	beq.n	8008942 <USBD_StdEPReq+0x11e>
 8008928:	7bbb      	ldrb	r3, [r7, #14]
 800892a:	2b80      	cmp	r3, #128	; 0x80
 800892c:	d009      	beq.n	8008942 <USBD_StdEPReq+0x11e>
              {
                USBD_LL_StallEP(pdev, ep_addr);
 800892e:	7bbb      	ldrb	r3, [r7, #14]
 8008930:	4619      	mov	r1, r3
 8008932:	6878      	ldr	r0, [r7, #4]
 8008934:	f001 f824 	bl	8009980 <USBD_LL_StallEP>
                USBD_LL_StallEP(pdev, 0x80U);
 8008938:	2180      	movs	r1, #128	; 0x80
 800893a:	6878      	ldr	r0, [r7, #4]
 800893c:	f001 f820 	bl	8009980 <USBD_LL_StallEP>
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 8008940:	e01c      	b.n	800897c <USBD_StdEPReq+0x158>
                USBD_CtlError(pdev, req);
 8008942:	6839      	ldr	r1, [r7, #0]
 8008944:	6878      	ldr	r0, [r7, #4]
 8008946:	f000 fbe4 	bl	8009112 <USBD_CtlError>
              break;
 800894a:	e017      	b.n	800897c <USBD_StdEPReq+0x158>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 800894c:	683b      	ldr	r3, [r7, #0]
 800894e:	885b      	ldrh	r3, [r3, #2]
 8008950:	2b00      	cmp	r3, #0
 8008952:	d112      	bne.n	800897a <USBD_StdEPReq+0x156>
              {
                if ((ep_addr & 0x7FU) != 0x00U)
 8008954:	7bbb      	ldrb	r3, [r7, #14]
 8008956:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800895a:	2b00      	cmp	r3, #0
 800895c:	d004      	beq.n	8008968 <USBD_StdEPReq+0x144>
                {
                  USBD_LL_ClearStallEP(pdev, ep_addr);
 800895e:	7bbb      	ldrb	r3, [r7, #14]
 8008960:	4619      	mov	r1, r3
 8008962:	6878      	ldr	r0, [r7, #4]
 8008964:	f001 f82b 	bl	80099be <USBD_LL_ClearStallEP>
                }
                USBD_CtlSendStatus(pdev);
 8008968:	6878      	ldr	r0, [r7, #4]
 800896a:	f000 fc9a 	bl	80092a2 <USBD_CtlSendStatus>
              }
              break;
 800896e:	e004      	b.n	800897a <USBD_StdEPReq+0x156>

            default:
              USBD_CtlError(pdev, req);
 8008970:	6839      	ldr	r1, [r7, #0]
 8008972:	6878      	ldr	r0, [r7, #4]
 8008974:	f000 fbcd 	bl	8009112 <USBD_CtlError>
              break;
 8008978:	e000      	b.n	800897c <USBD_StdEPReq+0x158>
              break;
 800897a:	bf00      	nop
          }
          break;
 800897c:	e0aa      	b.n	8008ad4 <USBD_StdEPReq+0x2b0>

        case USB_REQ_GET_STATUS:
          switch (pdev->dev_state)
 800897e:	687b      	ldr	r3, [r7, #4]
 8008980:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8008984:	2b02      	cmp	r3, #2
 8008986:	d002      	beq.n	800898e <USBD_StdEPReq+0x16a>
 8008988:	2b03      	cmp	r3, #3
 800898a:	d032      	beq.n	80089f2 <USBD_StdEPReq+0x1ce>
 800898c:	e097      	b.n	8008abe <USBD_StdEPReq+0x29a>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800898e:	7bbb      	ldrb	r3, [r7, #14]
 8008990:	2b00      	cmp	r3, #0
 8008992:	d007      	beq.n	80089a4 <USBD_StdEPReq+0x180>
 8008994:	7bbb      	ldrb	r3, [r7, #14]
 8008996:	2b80      	cmp	r3, #128	; 0x80
 8008998:	d004      	beq.n	80089a4 <USBD_StdEPReq+0x180>
              {
                USBD_CtlError(pdev, req);
 800899a:	6839      	ldr	r1, [r7, #0]
 800899c:	6878      	ldr	r0, [r7, #4]
 800899e:	f000 fbb8 	bl	8009112 <USBD_CtlError>
                break;
 80089a2:	e091      	b.n	8008ac8 <USBD_StdEPReq+0x2a4>
              }
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 80089a4:	f997 300e 	ldrsb.w	r3, [r7, #14]
 80089a8:	2b00      	cmp	r3, #0
 80089aa:	da0b      	bge.n	80089c4 <USBD_StdEPReq+0x1a0>
 80089ac:	7bbb      	ldrb	r3, [r7, #14]
 80089ae:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 80089b2:	4613      	mov	r3, r2
 80089b4:	009b      	lsls	r3, r3, #2
 80089b6:	4413      	add	r3, r2
 80089b8:	009b      	lsls	r3, r3, #2
 80089ba:	3310      	adds	r3, #16
 80089bc:	687a      	ldr	r2, [r7, #4]
 80089be:	4413      	add	r3, r2
 80089c0:	3304      	adds	r3, #4
 80089c2:	e00b      	b.n	80089dc <USBD_StdEPReq+0x1b8>
                    &pdev->ep_out[ep_addr & 0x7FU];
 80089c4:	7bbb      	ldrb	r3, [r7, #14]
 80089c6:	f003 027f 	and.w	r2, r3, #127	; 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 80089ca:	4613      	mov	r3, r2
 80089cc:	009b      	lsls	r3, r3, #2
 80089ce:	4413      	add	r3, r2
 80089d0:	009b      	lsls	r3, r3, #2
 80089d2:	f503 73a8 	add.w	r3, r3, #336	; 0x150
 80089d6:	687a      	ldr	r2, [r7, #4]
 80089d8:	4413      	add	r3, r2
 80089da:	3304      	adds	r3, #4
 80089dc:	60bb      	str	r3, [r7, #8]

              pep->status = 0x0000U;
 80089de:	68bb      	ldr	r3, [r7, #8]
 80089e0:	2200      	movs	r2, #0
 80089e2:	601a      	str	r2, [r3, #0]

              USBD_CtlSendData(pdev, (uint8_t *)(void *)&pep->status, 2U);
 80089e4:	68bb      	ldr	r3, [r7, #8]
 80089e6:	2202      	movs	r2, #2
 80089e8:	4619      	mov	r1, r3
 80089ea:	6878      	ldr	r0, [r7, #4]
 80089ec:	f000 fbfb 	bl	80091e6 <USBD_CtlSendData>
              break;
 80089f0:	e06a      	b.n	8008ac8 <USBD_StdEPReq+0x2a4>

            case USBD_STATE_CONFIGURED:
              if ((ep_addr & 0x80U) == 0x80U)
 80089f2:	f997 300e 	ldrsb.w	r3, [r7, #14]
 80089f6:	2b00      	cmp	r3, #0
 80089f8:	da11      	bge.n	8008a1e <USBD_StdEPReq+0x1fa>
              {
                if (pdev->ep_in[ep_addr & 0xFU].is_used == 0U)
 80089fa:	7bbb      	ldrb	r3, [r7, #14]
 80089fc:	f003 020f 	and.w	r2, r3, #15
 8008a00:	6879      	ldr	r1, [r7, #4]
 8008a02:	4613      	mov	r3, r2
 8008a04:	009b      	lsls	r3, r3, #2
 8008a06:	4413      	add	r3, r2
 8008a08:	009b      	lsls	r3, r3, #2
 8008a0a:	440b      	add	r3, r1
 8008a0c:	3318      	adds	r3, #24
 8008a0e:	681b      	ldr	r3, [r3, #0]
 8008a10:	2b00      	cmp	r3, #0
 8008a12:	d117      	bne.n	8008a44 <USBD_StdEPReq+0x220>
                {
                  USBD_CtlError(pdev, req);
 8008a14:	6839      	ldr	r1, [r7, #0]
 8008a16:	6878      	ldr	r0, [r7, #4]
 8008a18:	f000 fb7b 	bl	8009112 <USBD_CtlError>
                  break;
 8008a1c:	e054      	b.n	8008ac8 <USBD_StdEPReq+0x2a4>
                }
              }
              else
              {
                if (pdev->ep_out[ep_addr & 0xFU].is_used == 0U)
 8008a1e:	7bbb      	ldrb	r3, [r7, #14]
 8008a20:	f003 020f 	and.w	r2, r3, #15
 8008a24:	6879      	ldr	r1, [r7, #4]
 8008a26:	4613      	mov	r3, r2
 8008a28:	009b      	lsls	r3, r3, #2
 8008a2a:	4413      	add	r3, r2
 8008a2c:	009b      	lsls	r3, r3, #2
 8008a2e:	440b      	add	r3, r1
 8008a30:	f503 73ac 	add.w	r3, r3, #344	; 0x158
 8008a34:	681b      	ldr	r3, [r3, #0]
 8008a36:	2b00      	cmp	r3, #0
 8008a38:	d104      	bne.n	8008a44 <USBD_StdEPReq+0x220>
                {
                  USBD_CtlError(pdev, req);
 8008a3a:	6839      	ldr	r1, [r7, #0]
 8008a3c:	6878      	ldr	r0, [r7, #4]
 8008a3e:	f000 fb68 	bl	8009112 <USBD_CtlError>
                  break;
 8008a42:	e041      	b.n	8008ac8 <USBD_StdEPReq+0x2a4>
                }
              }

              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8008a44:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8008a48:	2b00      	cmp	r3, #0
 8008a4a:	da0b      	bge.n	8008a64 <USBD_StdEPReq+0x240>
 8008a4c:	7bbb      	ldrb	r3, [r7, #14]
 8008a4e:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 8008a52:	4613      	mov	r3, r2
 8008a54:	009b      	lsls	r3, r3, #2
 8008a56:	4413      	add	r3, r2
 8008a58:	009b      	lsls	r3, r3, #2
 8008a5a:	3310      	adds	r3, #16
 8008a5c:	687a      	ldr	r2, [r7, #4]
 8008a5e:	4413      	add	r3, r2
 8008a60:	3304      	adds	r3, #4
 8008a62:	e00b      	b.n	8008a7c <USBD_StdEPReq+0x258>
                    &pdev->ep_out[ep_addr & 0x7FU];
 8008a64:	7bbb      	ldrb	r3, [r7, #14]
 8008a66:	f003 027f 	and.w	r2, r3, #127	; 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8008a6a:	4613      	mov	r3, r2
 8008a6c:	009b      	lsls	r3, r3, #2
 8008a6e:	4413      	add	r3, r2
 8008a70:	009b      	lsls	r3, r3, #2
 8008a72:	f503 73a8 	add.w	r3, r3, #336	; 0x150
 8008a76:	687a      	ldr	r2, [r7, #4]
 8008a78:	4413      	add	r3, r2
 8008a7a:	3304      	adds	r3, #4
 8008a7c:	60bb      	str	r3, [r7, #8]

              if ((ep_addr == 0x00U) || (ep_addr == 0x80U))
 8008a7e:	7bbb      	ldrb	r3, [r7, #14]
 8008a80:	2b00      	cmp	r3, #0
 8008a82:	d002      	beq.n	8008a8a <USBD_StdEPReq+0x266>
 8008a84:	7bbb      	ldrb	r3, [r7, #14]
 8008a86:	2b80      	cmp	r3, #128	; 0x80
 8008a88:	d103      	bne.n	8008a92 <USBD_StdEPReq+0x26e>
              {
                pep->status = 0x0000U;
 8008a8a:	68bb      	ldr	r3, [r7, #8]
 8008a8c:	2200      	movs	r2, #0
 8008a8e:	601a      	str	r2, [r3, #0]
 8008a90:	e00e      	b.n	8008ab0 <USBD_StdEPReq+0x28c>
              }
              else if (USBD_LL_IsStallEP(pdev, ep_addr))
 8008a92:	7bbb      	ldrb	r3, [r7, #14]
 8008a94:	4619      	mov	r1, r3
 8008a96:	6878      	ldr	r0, [r7, #4]
 8008a98:	f000 ffb0 	bl	80099fc <USBD_LL_IsStallEP>
 8008a9c:	4603      	mov	r3, r0
 8008a9e:	2b00      	cmp	r3, #0
 8008aa0:	d003      	beq.n	8008aaa <USBD_StdEPReq+0x286>
              {
                pep->status = 0x0001U;
 8008aa2:	68bb      	ldr	r3, [r7, #8]
 8008aa4:	2201      	movs	r2, #1
 8008aa6:	601a      	str	r2, [r3, #0]
 8008aa8:	e002      	b.n	8008ab0 <USBD_StdEPReq+0x28c>
              }
              else
              {
                pep->status = 0x0000U;
 8008aaa:	68bb      	ldr	r3, [r7, #8]
 8008aac:	2200      	movs	r2, #0
 8008aae:	601a      	str	r2, [r3, #0]
              }

              USBD_CtlSendData(pdev, (uint8_t *)(void *)&pep->status, 2U);
 8008ab0:	68bb      	ldr	r3, [r7, #8]
 8008ab2:	2202      	movs	r2, #2
 8008ab4:	4619      	mov	r1, r3
 8008ab6:	6878      	ldr	r0, [r7, #4]
 8008ab8:	f000 fb95 	bl	80091e6 <USBD_CtlSendData>
              break;
 8008abc:	e004      	b.n	8008ac8 <USBD_StdEPReq+0x2a4>

            default:
              USBD_CtlError(pdev, req);
 8008abe:	6839      	ldr	r1, [r7, #0]
 8008ac0:	6878      	ldr	r0, [r7, #4]
 8008ac2:	f000 fb26 	bl	8009112 <USBD_CtlError>
              break;
 8008ac6:	bf00      	nop
          }
          break;
 8008ac8:	e004      	b.n	8008ad4 <USBD_StdEPReq+0x2b0>

        default:
          USBD_CtlError(pdev, req);
 8008aca:	6839      	ldr	r1, [r7, #0]
 8008acc:	6878      	ldr	r0, [r7, #4]
 8008ace:	f000 fb20 	bl	8009112 <USBD_CtlError>
          break;
 8008ad2:	bf00      	nop
      }
      break;
 8008ad4:	e004      	b.n	8008ae0 <USBD_StdEPReq+0x2bc>

    default:
      USBD_CtlError(pdev, req);
 8008ad6:	6839      	ldr	r1, [r7, #0]
 8008ad8:	6878      	ldr	r0, [r7, #4]
 8008ada:	f000 fb1a 	bl	8009112 <USBD_CtlError>
      break;
 8008ade:	bf00      	nop
  }

  return ret;
 8008ae0:	7bfb      	ldrb	r3, [r7, #15]
}
 8008ae2:	4618      	mov	r0, r3
 8008ae4:	3710      	adds	r7, #16
 8008ae6:	46bd      	mov	sp, r7
 8008ae8:	bd80      	pop	{r7, pc}
	...

08008aec <USBD_GetDescriptor>:
* @param  req: usb request
* @retval status
*/
static void USBD_GetDescriptor(USBD_HandleTypeDef *pdev,
                               USBD_SetupReqTypedef *req)
{
 8008aec:	b580      	push	{r7, lr}
 8008aee:	b084      	sub	sp, #16
 8008af0:	af00      	add	r7, sp, #0
 8008af2:	6078      	str	r0, [r7, #4]
 8008af4:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 8008af6:	2300      	movs	r3, #0
 8008af8:	813b      	strh	r3, [r7, #8]
  uint8_t *pbuf = NULL;
 8008afa:	2300      	movs	r3, #0
 8008afc:	60fb      	str	r3, [r7, #12]
  uint8_t err = 0U;
 8008afe:	2300      	movs	r3, #0
 8008b00:	72fb      	strb	r3, [r7, #11]

  switch (req->wValue >> 8)
 8008b02:	683b      	ldr	r3, [r7, #0]
 8008b04:	885b      	ldrh	r3, [r3, #2]
 8008b06:	0a1b      	lsrs	r3, r3, #8
 8008b08:	b29b      	uxth	r3, r3
 8008b0a:	3b01      	subs	r3, #1
 8008b0c:	2b06      	cmp	r3, #6
 8008b0e:	f200 8128 	bhi.w	8008d62 <USBD_GetDescriptor+0x276>
 8008b12:	a201      	add	r2, pc, #4	; (adr r2, 8008b18 <USBD_GetDescriptor+0x2c>)
 8008b14:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008b18:	08008b35 	.word	0x08008b35
 8008b1c:	08008b4d 	.word	0x08008b4d
 8008b20:	08008b8d 	.word	0x08008b8d
 8008b24:	08008d63 	.word	0x08008d63
 8008b28:	08008d63 	.word	0x08008d63
 8008b2c:	08008d03 	.word	0x08008d03
 8008b30:	08008d2f 	.word	0x08008d2f
        err++;
      }
      break;
#endif
    case USB_DESC_TYPE_DEVICE:
      pbuf = pdev->pDesc->GetDeviceDescriptor(pdev->dev_speed, &len);
 8008b34:	687b      	ldr	r3, [r7, #4]
 8008b36:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 8008b3a:	681b      	ldr	r3, [r3, #0]
 8008b3c:	687a      	ldr	r2, [r7, #4]
 8008b3e:	7c12      	ldrb	r2, [r2, #16]
 8008b40:	f107 0108 	add.w	r1, r7, #8
 8008b44:	4610      	mov	r0, r2
 8008b46:	4798      	blx	r3
 8008b48:	60f8      	str	r0, [r7, #12]
      break;
 8008b4a:	e112      	b.n	8008d72 <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 8008b4c:	687b      	ldr	r3, [r7, #4]
 8008b4e:	7c1b      	ldrb	r3, [r3, #16]
 8008b50:	2b00      	cmp	r3, #0
 8008b52:	d10d      	bne.n	8008b70 <USBD_GetDescriptor+0x84>
      {
        pbuf = pdev->pClass->GetHSConfigDescriptor(&len);
 8008b54:	687b      	ldr	r3, [r7, #4]
 8008b56:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8008b5a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008b5c:	f107 0208 	add.w	r2, r7, #8
 8008b60:	4610      	mov	r0, r2
 8008b62:	4798      	blx	r3
 8008b64:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 8008b66:	68fb      	ldr	r3, [r7, #12]
 8008b68:	3301      	adds	r3, #1
 8008b6a:	2202      	movs	r2, #2
 8008b6c:	701a      	strb	r2, [r3, #0]
      else
      {
        pbuf = pdev->pClass->GetFSConfigDescriptor(&len);
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
      }
      break;
 8008b6e:	e100      	b.n	8008d72 <USBD_GetDescriptor+0x286>
        pbuf = pdev->pClass->GetFSConfigDescriptor(&len);
 8008b70:	687b      	ldr	r3, [r7, #4]
 8008b72:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8008b76:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008b78:	f107 0208 	add.w	r2, r7, #8
 8008b7c:	4610      	mov	r0, r2
 8008b7e:	4798      	blx	r3
 8008b80:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 8008b82:	68fb      	ldr	r3, [r7, #12]
 8008b84:	3301      	adds	r3, #1
 8008b86:	2202      	movs	r2, #2
 8008b88:	701a      	strb	r2, [r3, #0]
      break;
 8008b8a:	e0f2      	b.n	8008d72 <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_STRING:
      switch ((uint8_t)(req->wValue))
 8008b8c:	683b      	ldr	r3, [r7, #0]
 8008b8e:	885b      	ldrh	r3, [r3, #2]
 8008b90:	b2db      	uxtb	r3, r3
 8008b92:	2b05      	cmp	r3, #5
 8008b94:	f200 80ac 	bhi.w	8008cf0 <USBD_GetDescriptor+0x204>
 8008b98:	a201      	add	r2, pc, #4	; (adr r2, 8008ba0 <USBD_GetDescriptor+0xb4>)
 8008b9a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008b9e:	bf00      	nop
 8008ba0:	08008bb9 	.word	0x08008bb9
 8008ba4:	08008bed 	.word	0x08008bed
 8008ba8:	08008c21 	.word	0x08008c21
 8008bac:	08008c55 	.word	0x08008c55
 8008bb0:	08008c89 	.word	0x08008c89
 8008bb4:	08008cbd 	.word	0x08008cbd
      {
        case USBD_IDX_LANGID_STR:
          if (pdev->pDesc->GetLangIDStrDescriptor != NULL)
 8008bb8:	687b      	ldr	r3, [r7, #4]
 8008bba:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 8008bbe:	685b      	ldr	r3, [r3, #4]
 8008bc0:	2b00      	cmp	r3, #0
 8008bc2:	d00b      	beq.n	8008bdc <USBD_GetDescriptor+0xf0>
          {
            pbuf = pdev->pDesc->GetLangIDStrDescriptor(pdev->dev_speed, &len);
 8008bc4:	687b      	ldr	r3, [r7, #4]
 8008bc6:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 8008bca:	685b      	ldr	r3, [r3, #4]
 8008bcc:	687a      	ldr	r2, [r7, #4]
 8008bce:	7c12      	ldrb	r2, [r2, #16]
 8008bd0:	f107 0108 	add.w	r1, r7, #8
 8008bd4:	4610      	mov	r0, r2
 8008bd6:	4798      	blx	r3
 8008bd8:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8008bda:	e091      	b.n	8008d00 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8008bdc:	6839      	ldr	r1, [r7, #0]
 8008bde:	6878      	ldr	r0, [r7, #4]
 8008be0:	f000 fa97 	bl	8009112 <USBD_CtlError>
            err++;
 8008be4:	7afb      	ldrb	r3, [r7, #11]
 8008be6:	3301      	adds	r3, #1
 8008be8:	72fb      	strb	r3, [r7, #11]
          break;
 8008bea:	e089      	b.n	8008d00 <USBD_GetDescriptor+0x214>

        case USBD_IDX_MFC_STR:
          if (pdev->pDesc->GetManufacturerStrDescriptor != NULL)
 8008bec:	687b      	ldr	r3, [r7, #4]
 8008bee:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 8008bf2:	689b      	ldr	r3, [r3, #8]
 8008bf4:	2b00      	cmp	r3, #0
 8008bf6:	d00b      	beq.n	8008c10 <USBD_GetDescriptor+0x124>
          {
            pbuf = pdev->pDesc->GetManufacturerStrDescriptor(pdev->dev_speed, &len);
 8008bf8:	687b      	ldr	r3, [r7, #4]
 8008bfa:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 8008bfe:	689b      	ldr	r3, [r3, #8]
 8008c00:	687a      	ldr	r2, [r7, #4]
 8008c02:	7c12      	ldrb	r2, [r2, #16]
 8008c04:	f107 0108 	add.w	r1, r7, #8
 8008c08:	4610      	mov	r0, r2
 8008c0a:	4798      	blx	r3
 8008c0c:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8008c0e:	e077      	b.n	8008d00 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8008c10:	6839      	ldr	r1, [r7, #0]
 8008c12:	6878      	ldr	r0, [r7, #4]
 8008c14:	f000 fa7d 	bl	8009112 <USBD_CtlError>
            err++;
 8008c18:	7afb      	ldrb	r3, [r7, #11]
 8008c1a:	3301      	adds	r3, #1
 8008c1c:	72fb      	strb	r3, [r7, #11]
          break;
 8008c1e:	e06f      	b.n	8008d00 <USBD_GetDescriptor+0x214>

        case USBD_IDX_PRODUCT_STR:
          if (pdev->pDesc->GetProductStrDescriptor != NULL)
 8008c20:	687b      	ldr	r3, [r7, #4]
 8008c22:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 8008c26:	68db      	ldr	r3, [r3, #12]
 8008c28:	2b00      	cmp	r3, #0
 8008c2a:	d00b      	beq.n	8008c44 <USBD_GetDescriptor+0x158>
          {
            pbuf = pdev->pDesc->GetProductStrDescriptor(pdev->dev_speed, &len);
 8008c2c:	687b      	ldr	r3, [r7, #4]
 8008c2e:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 8008c32:	68db      	ldr	r3, [r3, #12]
 8008c34:	687a      	ldr	r2, [r7, #4]
 8008c36:	7c12      	ldrb	r2, [r2, #16]
 8008c38:	f107 0108 	add.w	r1, r7, #8
 8008c3c:	4610      	mov	r0, r2
 8008c3e:	4798      	blx	r3
 8008c40:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8008c42:	e05d      	b.n	8008d00 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8008c44:	6839      	ldr	r1, [r7, #0]
 8008c46:	6878      	ldr	r0, [r7, #4]
 8008c48:	f000 fa63 	bl	8009112 <USBD_CtlError>
            err++;
 8008c4c:	7afb      	ldrb	r3, [r7, #11]
 8008c4e:	3301      	adds	r3, #1
 8008c50:	72fb      	strb	r3, [r7, #11]
          break;
 8008c52:	e055      	b.n	8008d00 <USBD_GetDescriptor+0x214>

        case USBD_IDX_SERIAL_STR:
          if (pdev->pDesc->GetSerialStrDescriptor != NULL)
 8008c54:	687b      	ldr	r3, [r7, #4]
 8008c56:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 8008c5a:	691b      	ldr	r3, [r3, #16]
 8008c5c:	2b00      	cmp	r3, #0
 8008c5e:	d00b      	beq.n	8008c78 <USBD_GetDescriptor+0x18c>
          {
            pbuf = pdev->pDesc->GetSerialStrDescriptor(pdev->dev_speed, &len);
 8008c60:	687b      	ldr	r3, [r7, #4]
 8008c62:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 8008c66:	691b      	ldr	r3, [r3, #16]
 8008c68:	687a      	ldr	r2, [r7, #4]
 8008c6a:	7c12      	ldrb	r2, [r2, #16]
 8008c6c:	f107 0108 	add.w	r1, r7, #8
 8008c70:	4610      	mov	r0, r2
 8008c72:	4798      	blx	r3
 8008c74:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8008c76:	e043      	b.n	8008d00 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8008c78:	6839      	ldr	r1, [r7, #0]
 8008c7a:	6878      	ldr	r0, [r7, #4]
 8008c7c:	f000 fa49 	bl	8009112 <USBD_CtlError>
            err++;
 8008c80:	7afb      	ldrb	r3, [r7, #11]
 8008c82:	3301      	adds	r3, #1
 8008c84:	72fb      	strb	r3, [r7, #11]
          break;
 8008c86:	e03b      	b.n	8008d00 <USBD_GetDescriptor+0x214>

        case USBD_IDX_CONFIG_STR:
          if (pdev->pDesc->GetConfigurationStrDescriptor != NULL)
 8008c88:	687b      	ldr	r3, [r7, #4]
 8008c8a:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 8008c8e:	695b      	ldr	r3, [r3, #20]
 8008c90:	2b00      	cmp	r3, #0
 8008c92:	d00b      	beq.n	8008cac <USBD_GetDescriptor+0x1c0>
          {
            pbuf = pdev->pDesc->GetConfigurationStrDescriptor(pdev->dev_speed, &len);
 8008c94:	687b      	ldr	r3, [r7, #4]
 8008c96:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 8008c9a:	695b      	ldr	r3, [r3, #20]
 8008c9c:	687a      	ldr	r2, [r7, #4]
 8008c9e:	7c12      	ldrb	r2, [r2, #16]
 8008ca0:	f107 0108 	add.w	r1, r7, #8
 8008ca4:	4610      	mov	r0, r2
 8008ca6:	4798      	blx	r3
 8008ca8:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8008caa:	e029      	b.n	8008d00 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8008cac:	6839      	ldr	r1, [r7, #0]
 8008cae:	6878      	ldr	r0, [r7, #4]
 8008cb0:	f000 fa2f 	bl	8009112 <USBD_CtlError>
            err++;
 8008cb4:	7afb      	ldrb	r3, [r7, #11]
 8008cb6:	3301      	adds	r3, #1
 8008cb8:	72fb      	strb	r3, [r7, #11]
          break;
 8008cba:	e021      	b.n	8008d00 <USBD_GetDescriptor+0x214>

        case USBD_IDX_INTERFACE_STR:
          if (pdev->pDesc->GetInterfaceStrDescriptor != NULL)
 8008cbc:	687b      	ldr	r3, [r7, #4]
 8008cbe:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 8008cc2:	699b      	ldr	r3, [r3, #24]
 8008cc4:	2b00      	cmp	r3, #0
 8008cc6:	d00b      	beq.n	8008ce0 <USBD_GetDescriptor+0x1f4>
          {
            pbuf = pdev->pDesc->GetInterfaceStrDescriptor(pdev->dev_speed, &len);
 8008cc8:	687b      	ldr	r3, [r7, #4]
 8008cca:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 8008cce:	699b      	ldr	r3, [r3, #24]
 8008cd0:	687a      	ldr	r2, [r7, #4]
 8008cd2:	7c12      	ldrb	r2, [r2, #16]
 8008cd4:	f107 0108 	add.w	r1, r7, #8
 8008cd8:	4610      	mov	r0, r2
 8008cda:	4798      	blx	r3
 8008cdc:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8008cde:	e00f      	b.n	8008d00 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8008ce0:	6839      	ldr	r1, [r7, #0]
 8008ce2:	6878      	ldr	r0, [r7, #4]
 8008ce4:	f000 fa15 	bl	8009112 <USBD_CtlError>
            err++;
 8008ce8:	7afb      	ldrb	r3, [r7, #11]
 8008cea:	3301      	adds	r3, #1
 8008cec:	72fb      	strb	r3, [r7, #11]
          break;
 8008cee:	e007      	b.n	8008d00 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
#else
          USBD_CtlError(pdev, req);
 8008cf0:	6839      	ldr	r1, [r7, #0]
 8008cf2:	6878      	ldr	r0, [r7, #4]
 8008cf4:	f000 fa0d 	bl	8009112 <USBD_CtlError>
          err++;
 8008cf8:	7afb      	ldrb	r3, [r7, #11]
 8008cfa:	3301      	adds	r3, #1
 8008cfc:	72fb      	strb	r3, [r7, #11]
#endif
      }
      break;
 8008cfe:	e038      	b.n	8008d72 <USBD_GetDescriptor+0x286>
 8008d00:	e037      	b.n	8008d72 <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_DEVICE_QUALIFIER:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 8008d02:	687b      	ldr	r3, [r7, #4]
 8008d04:	7c1b      	ldrb	r3, [r3, #16]
 8008d06:	2b00      	cmp	r3, #0
 8008d08:	d109      	bne.n	8008d1e <USBD_GetDescriptor+0x232>
      {
        pbuf = pdev->pClass->GetDeviceQualifierDescriptor(&len);
 8008d0a:	687b      	ldr	r3, [r7, #4]
 8008d0c:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8008d10:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008d12:	f107 0208 	add.w	r2, r7, #8
 8008d16:	4610      	mov	r0, r2
 8008d18:	4798      	blx	r3
 8008d1a:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 8008d1c:	e029      	b.n	8008d72 <USBD_GetDescriptor+0x286>
        USBD_CtlError(pdev, req);
 8008d1e:	6839      	ldr	r1, [r7, #0]
 8008d20:	6878      	ldr	r0, [r7, #4]
 8008d22:	f000 f9f6 	bl	8009112 <USBD_CtlError>
        err++;
 8008d26:	7afb      	ldrb	r3, [r7, #11]
 8008d28:	3301      	adds	r3, #1
 8008d2a:	72fb      	strb	r3, [r7, #11]
      break;
 8008d2c:	e021      	b.n	8008d72 <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 8008d2e:	687b      	ldr	r3, [r7, #4]
 8008d30:	7c1b      	ldrb	r3, [r3, #16]
 8008d32:	2b00      	cmp	r3, #0
 8008d34:	d10d      	bne.n	8008d52 <USBD_GetDescriptor+0x266>
      {
        pbuf = pdev->pClass->GetOtherSpeedConfigDescriptor(&len);
 8008d36:	687b      	ldr	r3, [r7, #4]
 8008d38:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8008d3c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008d3e:	f107 0208 	add.w	r2, r7, #8
 8008d42:	4610      	mov	r0, r2
 8008d44:	4798      	blx	r3
 8008d46:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION;
 8008d48:	68fb      	ldr	r3, [r7, #12]
 8008d4a:	3301      	adds	r3, #1
 8008d4c:	2207      	movs	r2, #7
 8008d4e:	701a      	strb	r2, [r3, #0]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 8008d50:	e00f      	b.n	8008d72 <USBD_GetDescriptor+0x286>
        USBD_CtlError(pdev, req);
 8008d52:	6839      	ldr	r1, [r7, #0]
 8008d54:	6878      	ldr	r0, [r7, #4]
 8008d56:	f000 f9dc 	bl	8009112 <USBD_CtlError>
        err++;
 8008d5a:	7afb      	ldrb	r3, [r7, #11]
 8008d5c:	3301      	adds	r3, #1
 8008d5e:	72fb      	strb	r3, [r7, #11]
      break;
 8008d60:	e007      	b.n	8008d72 <USBD_GetDescriptor+0x286>

    default:
      USBD_CtlError(pdev, req);
 8008d62:	6839      	ldr	r1, [r7, #0]
 8008d64:	6878      	ldr	r0, [r7, #4]
 8008d66:	f000 f9d4 	bl	8009112 <USBD_CtlError>
      err++;
 8008d6a:	7afb      	ldrb	r3, [r7, #11]
 8008d6c:	3301      	adds	r3, #1
 8008d6e:	72fb      	strb	r3, [r7, #11]
      break;
 8008d70:	bf00      	nop
  }

  if (err != 0U)
 8008d72:	7afb      	ldrb	r3, [r7, #11]
 8008d74:	2b00      	cmp	r3, #0
 8008d76:	d11c      	bne.n	8008db2 <USBD_GetDescriptor+0x2c6>
  {
    return;
  }
  else
  {
    if ((len != 0U) && (req->wLength != 0U))
 8008d78:	893b      	ldrh	r3, [r7, #8]
 8008d7a:	2b00      	cmp	r3, #0
 8008d7c:	d011      	beq.n	8008da2 <USBD_GetDescriptor+0x2b6>
 8008d7e:	683b      	ldr	r3, [r7, #0]
 8008d80:	88db      	ldrh	r3, [r3, #6]
 8008d82:	2b00      	cmp	r3, #0
 8008d84:	d00d      	beq.n	8008da2 <USBD_GetDescriptor+0x2b6>
    {
      len = MIN(len, req->wLength);
 8008d86:	683b      	ldr	r3, [r7, #0]
 8008d88:	88da      	ldrh	r2, [r3, #6]
 8008d8a:	893b      	ldrh	r3, [r7, #8]
 8008d8c:	4293      	cmp	r3, r2
 8008d8e:	bf28      	it	cs
 8008d90:	4613      	movcs	r3, r2
 8008d92:	b29b      	uxth	r3, r3
 8008d94:	813b      	strh	r3, [r7, #8]
      (void)USBD_CtlSendData(pdev, pbuf, len);
 8008d96:	893b      	ldrh	r3, [r7, #8]
 8008d98:	461a      	mov	r2, r3
 8008d9a:	68f9      	ldr	r1, [r7, #12]
 8008d9c:	6878      	ldr	r0, [r7, #4]
 8008d9e:	f000 fa22 	bl	80091e6 <USBD_CtlSendData>
    }

    if (req->wLength == 0U)
 8008da2:	683b      	ldr	r3, [r7, #0]
 8008da4:	88db      	ldrh	r3, [r3, #6]
 8008da6:	2b00      	cmp	r3, #0
 8008da8:	d104      	bne.n	8008db4 <USBD_GetDescriptor+0x2c8>
    {
      (void)USBD_CtlSendStatus(pdev);
 8008daa:	6878      	ldr	r0, [r7, #4]
 8008dac:	f000 fa79 	bl	80092a2 <USBD_CtlSendStatus>
 8008db0:	e000      	b.n	8008db4 <USBD_GetDescriptor+0x2c8>
    return;
 8008db2:	bf00      	nop
    }
  }
}
 8008db4:	3710      	adds	r7, #16
 8008db6:	46bd      	mov	sp, r7
 8008db8:	bd80      	pop	{r7, pc}
 8008dba:	bf00      	nop

08008dbc <USBD_SetAddress>:
* @param  req: usb request
* @retval status
*/
static void USBD_SetAddress(USBD_HandleTypeDef *pdev,
                            USBD_SetupReqTypedef *req)
{
 8008dbc:	b580      	push	{r7, lr}
 8008dbe:	b084      	sub	sp, #16
 8008dc0:	af00      	add	r7, sp, #0
 8008dc2:	6078      	str	r0, [r7, #4]
 8008dc4:	6039      	str	r1, [r7, #0]
  uint8_t  dev_addr;

  if ((req->wIndex == 0U) && (req->wLength == 0U) && (req->wValue < 128U))
 8008dc6:	683b      	ldr	r3, [r7, #0]
 8008dc8:	889b      	ldrh	r3, [r3, #4]
 8008dca:	2b00      	cmp	r3, #0
 8008dcc:	d130      	bne.n	8008e30 <USBD_SetAddress+0x74>
 8008dce:	683b      	ldr	r3, [r7, #0]
 8008dd0:	88db      	ldrh	r3, [r3, #6]
 8008dd2:	2b00      	cmp	r3, #0
 8008dd4:	d12c      	bne.n	8008e30 <USBD_SetAddress+0x74>
 8008dd6:	683b      	ldr	r3, [r7, #0]
 8008dd8:	885b      	ldrh	r3, [r3, #2]
 8008dda:	2b7f      	cmp	r3, #127	; 0x7f
 8008ddc:	d828      	bhi.n	8008e30 <USBD_SetAddress+0x74>
  {
    dev_addr = (uint8_t)(req->wValue) & 0x7FU;
 8008dde:	683b      	ldr	r3, [r7, #0]
 8008de0:	885b      	ldrh	r3, [r3, #2]
 8008de2:	b2db      	uxtb	r3, r3
 8008de4:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8008de8:	73fb      	strb	r3, [r7, #15]

    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8008dea:	687b      	ldr	r3, [r7, #4]
 8008dec:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8008df0:	2b03      	cmp	r3, #3
 8008df2:	d104      	bne.n	8008dfe <USBD_SetAddress+0x42>
    {
      USBD_CtlError(pdev, req);
 8008df4:	6839      	ldr	r1, [r7, #0]
 8008df6:	6878      	ldr	r0, [r7, #4]
 8008df8:	f000 f98b 	bl	8009112 <USBD_CtlError>
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8008dfc:	e01d      	b.n	8008e3a <USBD_SetAddress+0x7e>
    }
    else
    {
      pdev->dev_address = dev_addr;
 8008dfe:	687b      	ldr	r3, [r7, #4]
 8008e00:	7bfa      	ldrb	r2, [r7, #15]
 8008e02:	f883 229e 	strb.w	r2, [r3, #670]	; 0x29e
      USBD_LL_SetUSBAddress(pdev, dev_addr);
 8008e06:	7bfb      	ldrb	r3, [r7, #15]
 8008e08:	4619      	mov	r1, r3
 8008e0a:	6878      	ldr	r0, [r7, #4]
 8008e0c:	f000 fe22 	bl	8009a54 <USBD_LL_SetUSBAddress>
      USBD_CtlSendStatus(pdev);
 8008e10:	6878      	ldr	r0, [r7, #4]
 8008e12:	f000 fa46 	bl	80092a2 <USBD_CtlSendStatus>

      if (dev_addr != 0U)
 8008e16:	7bfb      	ldrb	r3, [r7, #15]
 8008e18:	2b00      	cmp	r3, #0
 8008e1a:	d004      	beq.n	8008e26 <USBD_SetAddress+0x6a>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 8008e1c:	687b      	ldr	r3, [r7, #4]
 8008e1e:	2202      	movs	r2, #2
 8008e20:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8008e24:	e009      	b.n	8008e3a <USBD_SetAddress+0x7e>
      }
      else
      {
        pdev->dev_state = USBD_STATE_DEFAULT;
 8008e26:	687b      	ldr	r3, [r7, #4]
 8008e28:	2201      	movs	r2, #1
 8008e2a:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8008e2e:	e004      	b.n	8008e3a <USBD_SetAddress+0x7e>
      }
    }
  }
  else
  {
    USBD_CtlError(pdev, req);
 8008e30:	6839      	ldr	r1, [r7, #0]
 8008e32:	6878      	ldr	r0, [r7, #4]
 8008e34:	f000 f96d 	bl	8009112 <USBD_CtlError>
  }
}
 8008e38:	bf00      	nop
 8008e3a:	bf00      	nop
 8008e3c:	3710      	adds	r7, #16
 8008e3e:	46bd      	mov	sp, r7
 8008e40:	bd80      	pop	{r7, pc}
	...

08008e44 <USBD_SetConfig>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static void USBD_SetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8008e44:	b580      	push	{r7, lr}
 8008e46:	b082      	sub	sp, #8
 8008e48:	af00      	add	r7, sp, #0
 8008e4a:	6078      	str	r0, [r7, #4]
 8008e4c:	6039      	str	r1, [r7, #0]
  static uint8_t cfgidx;

  cfgidx = (uint8_t)(req->wValue);
 8008e4e:	683b      	ldr	r3, [r7, #0]
 8008e50:	885b      	ldrh	r3, [r3, #2]
 8008e52:	b2da      	uxtb	r2, r3
 8008e54:	4b41      	ldr	r3, [pc, #260]	; (8008f5c <USBD_SetConfig+0x118>)
 8008e56:	701a      	strb	r2, [r3, #0]

  if (cfgidx > USBD_MAX_NUM_CONFIGURATION)
 8008e58:	4b40      	ldr	r3, [pc, #256]	; (8008f5c <USBD_SetConfig+0x118>)
 8008e5a:	781b      	ldrb	r3, [r3, #0]
 8008e5c:	2b01      	cmp	r3, #1
 8008e5e:	d904      	bls.n	8008e6a <USBD_SetConfig+0x26>
  {
    USBD_CtlError(pdev, req);
 8008e60:	6839      	ldr	r1, [r7, #0]
 8008e62:	6878      	ldr	r0, [r7, #4]
 8008e64:	f000 f955 	bl	8009112 <USBD_CtlError>
 8008e68:	e075      	b.n	8008f56 <USBD_SetConfig+0x112>
  }
  else
  {
    switch (pdev->dev_state)
 8008e6a:	687b      	ldr	r3, [r7, #4]
 8008e6c:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8008e70:	2b02      	cmp	r3, #2
 8008e72:	d002      	beq.n	8008e7a <USBD_SetConfig+0x36>
 8008e74:	2b03      	cmp	r3, #3
 8008e76:	d023      	beq.n	8008ec0 <USBD_SetConfig+0x7c>
 8008e78:	e062      	b.n	8008f40 <USBD_SetConfig+0xfc>
    {
      case USBD_STATE_ADDRESSED:
        if (cfgidx)
 8008e7a:	4b38      	ldr	r3, [pc, #224]	; (8008f5c <USBD_SetConfig+0x118>)
 8008e7c:	781b      	ldrb	r3, [r3, #0]
 8008e7e:	2b00      	cmp	r3, #0
 8008e80:	d01a      	beq.n	8008eb8 <USBD_SetConfig+0x74>
        {
          pdev->dev_config = cfgidx;
 8008e82:	4b36      	ldr	r3, [pc, #216]	; (8008f5c <USBD_SetConfig+0x118>)
 8008e84:	781b      	ldrb	r3, [r3, #0]
 8008e86:	461a      	mov	r2, r3
 8008e88:	687b      	ldr	r3, [r7, #4]
 8008e8a:	605a      	str	r2, [r3, #4]
          pdev->dev_state = USBD_STATE_CONFIGURED;
 8008e8c:	687b      	ldr	r3, [r7, #4]
 8008e8e:	2203      	movs	r2, #3
 8008e90:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
          if (USBD_SetClassConfig(pdev, cfgidx) == USBD_FAIL)
 8008e94:	4b31      	ldr	r3, [pc, #196]	; (8008f5c <USBD_SetConfig+0x118>)
 8008e96:	781b      	ldrb	r3, [r3, #0]
 8008e98:	4619      	mov	r1, r3
 8008e9a:	6878      	ldr	r0, [r7, #4]
 8008e9c:	f7ff f9e8 	bl	8008270 <USBD_SetClassConfig>
 8008ea0:	4603      	mov	r3, r0
 8008ea2:	2b02      	cmp	r3, #2
 8008ea4:	d104      	bne.n	8008eb0 <USBD_SetConfig+0x6c>
          {
            USBD_CtlError(pdev, req);
 8008ea6:	6839      	ldr	r1, [r7, #0]
 8008ea8:	6878      	ldr	r0, [r7, #4]
 8008eaa:	f000 f932 	bl	8009112 <USBD_CtlError>
            return;
 8008eae:	e052      	b.n	8008f56 <USBD_SetConfig+0x112>
          }
          USBD_CtlSendStatus(pdev);
 8008eb0:	6878      	ldr	r0, [r7, #4]
 8008eb2:	f000 f9f6 	bl	80092a2 <USBD_CtlSendStatus>
        }
        else
        {
          USBD_CtlSendStatus(pdev);
        }
        break;
 8008eb6:	e04e      	b.n	8008f56 <USBD_SetConfig+0x112>
          USBD_CtlSendStatus(pdev);
 8008eb8:	6878      	ldr	r0, [r7, #4]
 8008eba:	f000 f9f2 	bl	80092a2 <USBD_CtlSendStatus>
        break;
 8008ebe:	e04a      	b.n	8008f56 <USBD_SetConfig+0x112>

      case USBD_STATE_CONFIGURED:
        if (cfgidx == 0U)
 8008ec0:	4b26      	ldr	r3, [pc, #152]	; (8008f5c <USBD_SetConfig+0x118>)
 8008ec2:	781b      	ldrb	r3, [r3, #0]
 8008ec4:	2b00      	cmp	r3, #0
 8008ec6:	d112      	bne.n	8008eee <USBD_SetConfig+0xaa>
        {
          pdev->dev_state = USBD_STATE_ADDRESSED;
 8008ec8:	687b      	ldr	r3, [r7, #4]
 8008eca:	2202      	movs	r2, #2
 8008ecc:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
          pdev->dev_config = cfgidx;
 8008ed0:	4b22      	ldr	r3, [pc, #136]	; (8008f5c <USBD_SetConfig+0x118>)
 8008ed2:	781b      	ldrb	r3, [r3, #0]
 8008ed4:	461a      	mov	r2, r3
 8008ed6:	687b      	ldr	r3, [r7, #4]
 8008ed8:	605a      	str	r2, [r3, #4]
          USBD_ClrClassConfig(pdev, cfgidx);
 8008eda:	4b20      	ldr	r3, [pc, #128]	; (8008f5c <USBD_SetConfig+0x118>)
 8008edc:	781b      	ldrb	r3, [r3, #0]
 8008ede:	4619      	mov	r1, r3
 8008ee0:	6878      	ldr	r0, [r7, #4]
 8008ee2:	f7ff f9e4 	bl	80082ae <USBD_ClrClassConfig>
          USBD_CtlSendStatus(pdev);
 8008ee6:	6878      	ldr	r0, [r7, #4]
 8008ee8:	f000 f9db 	bl	80092a2 <USBD_CtlSendStatus>
        }
        else
        {
          USBD_CtlSendStatus(pdev);
        }
        break;
 8008eec:	e033      	b.n	8008f56 <USBD_SetConfig+0x112>
        else if (cfgidx != pdev->dev_config)
 8008eee:	4b1b      	ldr	r3, [pc, #108]	; (8008f5c <USBD_SetConfig+0x118>)
 8008ef0:	781b      	ldrb	r3, [r3, #0]
 8008ef2:	461a      	mov	r2, r3
 8008ef4:	687b      	ldr	r3, [r7, #4]
 8008ef6:	685b      	ldr	r3, [r3, #4]
 8008ef8:	429a      	cmp	r2, r3
 8008efa:	d01d      	beq.n	8008f38 <USBD_SetConfig+0xf4>
          USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 8008efc:	687b      	ldr	r3, [r7, #4]
 8008efe:	685b      	ldr	r3, [r3, #4]
 8008f00:	b2db      	uxtb	r3, r3
 8008f02:	4619      	mov	r1, r3
 8008f04:	6878      	ldr	r0, [r7, #4]
 8008f06:	f7ff f9d2 	bl	80082ae <USBD_ClrClassConfig>
          pdev->dev_config = cfgidx;
 8008f0a:	4b14      	ldr	r3, [pc, #80]	; (8008f5c <USBD_SetConfig+0x118>)
 8008f0c:	781b      	ldrb	r3, [r3, #0]
 8008f0e:	461a      	mov	r2, r3
 8008f10:	687b      	ldr	r3, [r7, #4]
 8008f12:	605a      	str	r2, [r3, #4]
          if (USBD_SetClassConfig(pdev, cfgidx) == USBD_FAIL)
 8008f14:	4b11      	ldr	r3, [pc, #68]	; (8008f5c <USBD_SetConfig+0x118>)
 8008f16:	781b      	ldrb	r3, [r3, #0]
 8008f18:	4619      	mov	r1, r3
 8008f1a:	6878      	ldr	r0, [r7, #4]
 8008f1c:	f7ff f9a8 	bl	8008270 <USBD_SetClassConfig>
 8008f20:	4603      	mov	r3, r0
 8008f22:	2b02      	cmp	r3, #2
 8008f24:	d104      	bne.n	8008f30 <USBD_SetConfig+0xec>
            USBD_CtlError(pdev, req);
 8008f26:	6839      	ldr	r1, [r7, #0]
 8008f28:	6878      	ldr	r0, [r7, #4]
 8008f2a:	f000 f8f2 	bl	8009112 <USBD_CtlError>
            return;
 8008f2e:	e012      	b.n	8008f56 <USBD_SetConfig+0x112>
          USBD_CtlSendStatus(pdev);
 8008f30:	6878      	ldr	r0, [r7, #4]
 8008f32:	f000 f9b6 	bl	80092a2 <USBD_CtlSendStatus>
        break;
 8008f36:	e00e      	b.n	8008f56 <USBD_SetConfig+0x112>
          USBD_CtlSendStatus(pdev);
 8008f38:	6878      	ldr	r0, [r7, #4]
 8008f3a:	f000 f9b2 	bl	80092a2 <USBD_CtlSendStatus>
        break;
 8008f3e:	e00a      	b.n	8008f56 <USBD_SetConfig+0x112>

      default:
        USBD_CtlError(pdev, req);
 8008f40:	6839      	ldr	r1, [r7, #0]
 8008f42:	6878      	ldr	r0, [r7, #4]
 8008f44:	f000 f8e5 	bl	8009112 <USBD_CtlError>
        USBD_ClrClassConfig(pdev, cfgidx);
 8008f48:	4b04      	ldr	r3, [pc, #16]	; (8008f5c <USBD_SetConfig+0x118>)
 8008f4a:	781b      	ldrb	r3, [r3, #0]
 8008f4c:	4619      	mov	r1, r3
 8008f4e:	6878      	ldr	r0, [r7, #4]
 8008f50:	f7ff f9ad 	bl	80082ae <USBD_ClrClassConfig>
        break;
 8008f54:	bf00      	nop
    }
  }
}
 8008f56:	3708      	adds	r7, #8
 8008f58:	46bd      	mov	sp, r7
 8008f5a:	bd80      	pop	{r7, pc}
 8008f5c:	200004d4 	.word	0x200004d4

08008f60 <USBD_GetConfig>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static void USBD_GetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8008f60:	b580      	push	{r7, lr}
 8008f62:	b082      	sub	sp, #8
 8008f64:	af00      	add	r7, sp, #0
 8008f66:	6078      	str	r0, [r7, #4]
 8008f68:	6039      	str	r1, [r7, #0]
  if (req->wLength != 1U)
 8008f6a:	683b      	ldr	r3, [r7, #0]
 8008f6c:	88db      	ldrh	r3, [r3, #6]
 8008f6e:	2b01      	cmp	r3, #1
 8008f70:	d004      	beq.n	8008f7c <USBD_GetConfig+0x1c>
  {
    USBD_CtlError(pdev, req);
 8008f72:	6839      	ldr	r1, [r7, #0]
 8008f74:	6878      	ldr	r0, [r7, #4]
 8008f76:	f000 f8cc 	bl	8009112 <USBD_CtlError>
      default:
        USBD_CtlError(pdev, req);
        break;
    }
  }
}
 8008f7a:	e022      	b.n	8008fc2 <USBD_GetConfig+0x62>
    switch (pdev->dev_state)
 8008f7c:	687b      	ldr	r3, [r7, #4]
 8008f7e:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8008f82:	2b02      	cmp	r3, #2
 8008f84:	dc02      	bgt.n	8008f8c <USBD_GetConfig+0x2c>
 8008f86:	2b00      	cmp	r3, #0
 8008f88:	dc03      	bgt.n	8008f92 <USBD_GetConfig+0x32>
 8008f8a:	e015      	b.n	8008fb8 <USBD_GetConfig+0x58>
 8008f8c:	2b03      	cmp	r3, #3
 8008f8e:	d00b      	beq.n	8008fa8 <USBD_GetConfig+0x48>
 8008f90:	e012      	b.n	8008fb8 <USBD_GetConfig+0x58>
        pdev->dev_default_config = 0U;
 8008f92:	687b      	ldr	r3, [r7, #4]
 8008f94:	2200      	movs	r2, #0
 8008f96:	609a      	str	r2, [r3, #8]
        USBD_CtlSendData(pdev, (uint8_t *)(void *)&pdev->dev_default_config, 1U);
 8008f98:	687b      	ldr	r3, [r7, #4]
 8008f9a:	3308      	adds	r3, #8
 8008f9c:	2201      	movs	r2, #1
 8008f9e:	4619      	mov	r1, r3
 8008fa0:	6878      	ldr	r0, [r7, #4]
 8008fa2:	f000 f920 	bl	80091e6 <USBD_CtlSendData>
        break;
 8008fa6:	e00c      	b.n	8008fc2 <USBD_GetConfig+0x62>
        USBD_CtlSendData(pdev, (uint8_t *)(void *)&pdev->dev_config, 1U);
 8008fa8:	687b      	ldr	r3, [r7, #4]
 8008faa:	3304      	adds	r3, #4
 8008fac:	2201      	movs	r2, #1
 8008fae:	4619      	mov	r1, r3
 8008fb0:	6878      	ldr	r0, [r7, #4]
 8008fb2:	f000 f918 	bl	80091e6 <USBD_CtlSendData>
        break;
 8008fb6:	e004      	b.n	8008fc2 <USBD_GetConfig+0x62>
        USBD_CtlError(pdev, req);
 8008fb8:	6839      	ldr	r1, [r7, #0]
 8008fba:	6878      	ldr	r0, [r7, #4]
 8008fbc:	f000 f8a9 	bl	8009112 <USBD_CtlError>
        break;
 8008fc0:	bf00      	nop
}
 8008fc2:	bf00      	nop
 8008fc4:	3708      	adds	r7, #8
 8008fc6:	46bd      	mov	sp, r7
 8008fc8:	bd80      	pop	{r7, pc}

08008fca <USBD_GetStatus>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static void USBD_GetStatus(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8008fca:	b580      	push	{r7, lr}
 8008fcc:	b082      	sub	sp, #8
 8008fce:	af00      	add	r7, sp, #0
 8008fd0:	6078      	str	r0, [r7, #4]
 8008fd2:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 8008fd4:	687b      	ldr	r3, [r7, #4]
 8008fd6:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8008fda:	3b01      	subs	r3, #1
 8008fdc:	2b02      	cmp	r3, #2
 8008fde:	d81e      	bhi.n	800901e <USBD_GetStatus+0x54>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wLength != 0x2U)
 8008fe0:	683b      	ldr	r3, [r7, #0]
 8008fe2:	88db      	ldrh	r3, [r3, #6]
 8008fe4:	2b02      	cmp	r3, #2
 8008fe6:	d004      	beq.n	8008ff2 <USBD_GetStatus+0x28>
      {
        USBD_CtlError(pdev, req);
 8008fe8:	6839      	ldr	r1, [r7, #0]
 8008fea:	6878      	ldr	r0, [r7, #4]
 8008fec:	f000 f891 	bl	8009112 <USBD_CtlError>
        break;
 8008ff0:	e01a      	b.n	8009028 <USBD_GetStatus+0x5e>
      }

#if (USBD_SELF_POWERED == 1U)
      pdev->dev_config_status = USB_CONFIG_SELF_POWERED;
 8008ff2:	687b      	ldr	r3, [r7, #4]
 8008ff4:	2201      	movs	r2, #1
 8008ff6:	60da      	str	r2, [r3, #12]
#else
      pdev->dev_config_status = 0U;
#endif

      if (pdev->dev_remote_wakeup)
 8008ff8:	687b      	ldr	r3, [r7, #4]
 8008ffa:	f8d3 32a4 	ldr.w	r3, [r3, #676]	; 0x2a4
 8008ffe:	2b00      	cmp	r3, #0
 8009000:	d005      	beq.n	800900e <USBD_GetStatus+0x44>
      {
        pdev->dev_config_status |= USB_CONFIG_REMOTE_WAKEUP;
 8009002:	687b      	ldr	r3, [r7, #4]
 8009004:	68db      	ldr	r3, [r3, #12]
 8009006:	f043 0202 	orr.w	r2, r3, #2
 800900a:	687b      	ldr	r3, [r7, #4]
 800900c:	60da      	str	r2, [r3, #12]
      }

      USBD_CtlSendData(pdev, (uint8_t *)(void *)&pdev->dev_config_status, 2U);
 800900e:	687b      	ldr	r3, [r7, #4]
 8009010:	330c      	adds	r3, #12
 8009012:	2202      	movs	r2, #2
 8009014:	4619      	mov	r1, r3
 8009016:	6878      	ldr	r0, [r7, #4]
 8009018:	f000 f8e5 	bl	80091e6 <USBD_CtlSendData>
      break;
 800901c:	e004      	b.n	8009028 <USBD_GetStatus+0x5e>

    default:
      USBD_CtlError(pdev, req);
 800901e:	6839      	ldr	r1, [r7, #0]
 8009020:	6878      	ldr	r0, [r7, #4]
 8009022:	f000 f876 	bl	8009112 <USBD_CtlError>
      break;
 8009026:	bf00      	nop
  }
}
 8009028:	bf00      	nop
 800902a:	3708      	adds	r7, #8
 800902c:	46bd      	mov	sp, r7
 800902e:	bd80      	pop	{r7, pc}

08009030 <USBD_SetFeature>:
* @param  req: usb request
* @retval status
*/
static void USBD_SetFeature(USBD_HandleTypeDef *pdev,
                            USBD_SetupReqTypedef *req)
{
 8009030:	b580      	push	{r7, lr}
 8009032:	b082      	sub	sp, #8
 8009034:	af00      	add	r7, sp, #0
 8009036:	6078      	str	r0, [r7, #4]
 8009038:	6039      	str	r1, [r7, #0]
  if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 800903a:	683b      	ldr	r3, [r7, #0]
 800903c:	885b      	ldrh	r3, [r3, #2]
 800903e:	2b01      	cmp	r3, #1
 8009040:	d106      	bne.n	8009050 <USBD_SetFeature+0x20>
  {
    pdev->dev_remote_wakeup = 1U;
 8009042:	687b      	ldr	r3, [r7, #4]
 8009044:	2201      	movs	r2, #1
 8009046:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4
    USBD_CtlSendStatus(pdev);
 800904a:	6878      	ldr	r0, [r7, #4]
 800904c:	f000 f929 	bl	80092a2 <USBD_CtlSendStatus>
  }
}
 8009050:	bf00      	nop
 8009052:	3708      	adds	r7, #8
 8009054:	46bd      	mov	sp, r7
 8009056:	bd80      	pop	{r7, pc}

08009058 <USBD_ClrFeature>:
* @param  req: usb request
* @retval status
*/
static void USBD_ClrFeature(USBD_HandleTypeDef *pdev,
                            USBD_SetupReqTypedef *req)
{
 8009058:	b580      	push	{r7, lr}
 800905a:	b082      	sub	sp, #8
 800905c:	af00      	add	r7, sp, #0
 800905e:	6078      	str	r0, [r7, #4]
 8009060:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 8009062:	687b      	ldr	r3, [r7, #4]
 8009064:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8009068:	3b01      	subs	r3, #1
 800906a:	2b02      	cmp	r3, #2
 800906c:	d80b      	bhi.n	8009086 <USBD_ClrFeature+0x2e>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 800906e:	683b      	ldr	r3, [r7, #0]
 8009070:	885b      	ldrh	r3, [r3, #2]
 8009072:	2b01      	cmp	r3, #1
 8009074:	d10c      	bne.n	8009090 <USBD_ClrFeature+0x38>
      {
        pdev->dev_remote_wakeup = 0U;
 8009076:	687b      	ldr	r3, [r7, #4]
 8009078:	2200      	movs	r2, #0
 800907a:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4
        USBD_CtlSendStatus(pdev);
 800907e:	6878      	ldr	r0, [r7, #4]
 8009080:	f000 f90f 	bl	80092a2 <USBD_CtlSendStatus>
      }
      break;
 8009084:	e004      	b.n	8009090 <USBD_ClrFeature+0x38>

    default:
      USBD_CtlError(pdev, req);
 8009086:	6839      	ldr	r1, [r7, #0]
 8009088:	6878      	ldr	r0, [r7, #4]
 800908a:	f000 f842 	bl	8009112 <USBD_CtlError>
      break;
 800908e:	e000      	b.n	8009092 <USBD_ClrFeature+0x3a>
      break;
 8009090:	bf00      	nop
  }
}
 8009092:	bf00      	nop
 8009094:	3708      	adds	r7, #8
 8009096:	46bd      	mov	sp, r7
 8009098:	bd80      	pop	{r7, pc}

0800909a <USBD_ParseSetupRequest>:
* @param  req: usb request
* @retval None
*/

void USBD_ParseSetupRequest(USBD_SetupReqTypedef *req, uint8_t *pdata)
{
 800909a:	b480      	push	{r7}
 800909c:	b083      	sub	sp, #12
 800909e:	af00      	add	r7, sp, #0
 80090a0:	6078      	str	r0, [r7, #4]
 80090a2:	6039      	str	r1, [r7, #0]
  req->bmRequest = *(uint8_t *)(pdata);
 80090a4:	683b      	ldr	r3, [r7, #0]
 80090a6:	781a      	ldrb	r2, [r3, #0]
 80090a8:	687b      	ldr	r3, [r7, #4]
 80090aa:	701a      	strb	r2, [r3, #0]
  req->bRequest = *(uint8_t *)(pdata + 1U);
 80090ac:	683b      	ldr	r3, [r7, #0]
 80090ae:	785a      	ldrb	r2, [r3, #1]
 80090b0:	687b      	ldr	r3, [r7, #4]
 80090b2:	705a      	strb	r2, [r3, #1]
  req->wValue = SWAPBYTE(pdata + 2U);
 80090b4:	683b      	ldr	r3, [r7, #0]
 80090b6:	3302      	adds	r3, #2
 80090b8:	781b      	ldrb	r3, [r3, #0]
 80090ba:	b29a      	uxth	r2, r3
 80090bc:	683b      	ldr	r3, [r7, #0]
 80090be:	3303      	adds	r3, #3
 80090c0:	781b      	ldrb	r3, [r3, #0]
 80090c2:	b29b      	uxth	r3, r3
 80090c4:	021b      	lsls	r3, r3, #8
 80090c6:	b29b      	uxth	r3, r3
 80090c8:	4413      	add	r3, r2
 80090ca:	b29a      	uxth	r2, r3
 80090cc:	687b      	ldr	r3, [r7, #4]
 80090ce:	805a      	strh	r2, [r3, #2]
  req->wIndex = SWAPBYTE(pdata + 4U);
 80090d0:	683b      	ldr	r3, [r7, #0]
 80090d2:	3304      	adds	r3, #4
 80090d4:	781b      	ldrb	r3, [r3, #0]
 80090d6:	b29a      	uxth	r2, r3
 80090d8:	683b      	ldr	r3, [r7, #0]
 80090da:	3305      	adds	r3, #5
 80090dc:	781b      	ldrb	r3, [r3, #0]
 80090de:	b29b      	uxth	r3, r3
 80090e0:	021b      	lsls	r3, r3, #8
 80090e2:	b29b      	uxth	r3, r3
 80090e4:	4413      	add	r3, r2
 80090e6:	b29a      	uxth	r2, r3
 80090e8:	687b      	ldr	r3, [r7, #4]
 80090ea:	809a      	strh	r2, [r3, #4]
  req->wLength = SWAPBYTE(pdata + 6U);
 80090ec:	683b      	ldr	r3, [r7, #0]
 80090ee:	3306      	adds	r3, #6
 80090f0:	781b      	ldrb	r3, [r3, #0]
 80090f2:	b29a      	uxth	r2, r3
 80090f4:	683b      	ldr	r3, [r7, #0]
 80090f6:	3307      	adds	r3, #7
 80090f8:	781b      	ldrb	r3, [r3, #0]
 80090fa:	b29b      	uxth	r3, r3
 80090fc:	021b      	lsls	r3, r3, #8
 80090fe:	b29b      	uxth	r3, r3
 8009100:	4413      	add	r3, r2
 8009102:	b29a      	uxth	r2, r3
 8009104:	687b      	ldr	r3, [r7, #4]
 8009106:	80da      	strh	r2, [r3, #6]

}
 8009108:	bf00      	nop
 800910a:	370c      	adds	r7, #12
 800910c:	46bd      	mov	sp, r7
 800910e:	bc80      	pop	{r7}
 8009110:	4770      	bx	lr

08009112 <USBD_CtlError>:
* @retval None
*/

void USBD_CtlError(USBD_HandleTypeDef *pdev,
                   USBD_SetupReqTypedef *req)
{
 8009112:	b580      	push	{r7, lr}
 8009114:	b082      	sub	sp, #8
 8009116:	af00      	add	r7, sp, #0
 8009118:	6078      	str	r0, [r7, #4]
 800911a:	6039      	str	r1, [r7, #0]
  USBD_LL_StallEP(pdev, 0x80U);
 800911c:	2180      	movs	r1, #128	; 0x80
 800911e:	6878      	ldr	r0, [r7, #4]
 8009120:	f000 fc2e 	bl	8009980 <USBD_LL_StallEP>
  USBD_LL_StallEP(pdev, 0U);
 8009124:	2100      	movs	r1, #0
 8009126:	6878      	ldr	r0, [r7, #4]
 8009128:	f000 fc2a 	bl	8009980 <USBD_LL_StallEP>
}
 800912c:	bf00      	nop
 800912e:	3708      	adds	r7, #8
 8009130:	46bd      	mov	sp, r7
 8009132:	bd80      	pop	{r7, pc}

08009134 <USBD_GetString>:
  * @param  unicode : Formatted string buffer (unicode)
  * @param  len : descriptor length
  * @retval None
  */
void USBD_GetString(uint8_t *desc, uint8_t *unicode, uint16_t *len)
{
 8009134:	b580      	push	{r7, lr}
 8009136:	b086      	sub	sp, #24
 8009138:	af00      	add	r7, sp, #0
 800913a:	60f8      	str	r0, [r7, #12]
 800913c:	60b9      	str	r1, [r7, #8]
 800913e:	607a      	str	r2, [r7, #4]
  uint8_t idx = 0U;
 8009140:	2300      	movs	r3, #0
 8009142:	75fb      	strb	r3, [r7, #23]

  if (desc != NULL)
 8009144:	68fb      	ldr	r3, [r7, #12]
 8009146:	2b00      	cmp	r3, #0
 8009148:	d032      	beq.n	80091b0 <USBD_GetString+0x7c>
  {
    *len = (uint16_t)USBD_GetLen(desc) * 2U + 2U;
 800914a:	68f8      	ldr	r0, [r7, #12]
 800914c:	f000 f834 	bl	80091b8 <USBD_GetLen>
 8009150:	4603      	mov	r3, r0
 8009152:	3301      	adds	r3, #1
 8009154:	b29b      	uxth	r3, r3
 8009156:	005b      	lsls	r3, r3, #1
 8009158:	b29a      	uxth	r2, r3
 800915a:	687b      	ldr	r3, [r7, #4]
 800915c:	801a      	strh	r2, [r3, #0]
    unicode[idx++] = *(uint8_t *)(void *)len;
 800915e:	7dfb      	ldrb	r3, [r7, #23]
 8009160:	1c5a      	adds	r2, r3, #1
 8009162:	75fa      	strb	r2, [r7, #23]
 8009164:	461a      	mov	r2, r3
 8009166:	68bb      	ldr	r3, [r7, #8]
 8009168:	4413      	add	r3, r2
 800916a:	687a      	ldr	r2, [r7, #4]
 800916c:	7812      	ldrb	r2, [r2, #0]
 800916e:	701a      	strb	r2, [r3, #0]
    unicode[idx++] = USB_DESC_TYPE_STRING;
 8009170:	7dfb      	ldrb	r3, [r7, #23]
 8009172:	1c5a      	adds	r2, r3, #1
 8009174:	75fa      	strb	r2, [r7, #23]
 8009176:	461a      	mov	r2, r3
 8009178:	68bb      	ldr	r3, [r7, #8]
 800917a:	4413      	add	r3, r2
 800917c:	2203      	movs	r2, #3
 800917e:	701a      	strb	r2, [r3, #0]

    while (*desc != '\0')
 8009180:	e012      	b.n	80091a8 <USBD_GetString+0x74>
    {
      unicode[idx++] = *desc++;
 8009182:	68fb      	ldr	r3, [r7, #12]
 8009184:	1c5a      	adds	r2, r3, #1
 8009186:	60fa      	str	r2, [r7, #12]
 8009188:	7dfa      	ldrb	r2, [r7, #23]
 800918a:	1c51      	adds	r1, r2, #1
 800918c:	75f9      	strb	r1, [r7, #23]
 800918e:	4611      	mov	r1, r2
 8009190:	68ba      	ldr	r2, [r7, #8]
 8009192:	440a      	add	r2, r1
 8009194:	781b      	ldrb	r3, [r3, #0]
 8009196:	7013      	strb	r3, [r2, #0]
      unicode[idx++] =  0U;
 8009198:	7dfb      	ldrb	r3, [r7, #23]
 800919a:	1c5a      	adds	r2, r3, #1
 800919c:	75fa      	strb	r2, [r7, #23]
 800919e:	461a      	mov	r2, r3
 80091a0:	68bb      	ldr	r3, [r7, #8]
 80091a2:	4413      	add	r3, r2
 80091a4:	2200      	movs	r2, #0
 80091a6:	701a      	strb	r2, [r3, #0]
    while (*desc != '\0')
 80091a8:	68fb      	ldr	r3, [r7, #12]
 80091aa:	781b      	ldrb	r3, [r3, #0]
 80091ac:	2b00      	cmp	r3, #0
 80091ae:	d1e8      	bne.n	8009182 <USBD_GetString+0x4e>
    }
  }
}
 80091b0:	bf00      	nop
 80091b2:	3718      	adds	r7, #24
 80091b4:	46bd      	mov	sp, r7
 80091b6:	bd80      	pop	{r7, pc}

080091b8 <USBD_GetLen>:
  *         return the string length
   * @param  buf : pointer to the ascii string buffer
  * @retval string length
  */
static uint8_t USBD_GetLen(uint8_t *buf)
{
 80091b8:	b480      	push	{r7}
 80091ba:	b085      	sub	sp, #20
 80091bc:	af00      	add	r7, sp, #0
 80091be:	6078      	str	r0, [r7, #4]
  uint8_t  len = 0U;
 80091c0:	2300      	movs	r3, #0
 80091c2:	73fb      	strb	r3, [r7, #15]

  while (*buf != '\0')
 80091c4:	e005      	b.n	80091d2 <USBD_GetLen+0x1a>
  {
    len++;
 80091c6:	7bfb      	ldrb	r3, [r7, #15]
 80091c8:	3301      	adds	r3, #1
 80091ca:	73fb      	strb	r3, [r7, #15]
    buf++;
 80091cc:	687b      	ldr	r3, [r7, #4]
 80091ce:	3301      	adds	r3, #1
 80091d0:	607b      	str	r3, [r7, #4]
  while (*buf != '\0')
 80091d2:	687b      	ldr	r3, [r7, #4]
 80091d4:	781b      	ldrb	r3, [r3, #0]
 80091d6:	2b00      	cmp	r3, #0
 80091d8:	d1f5      	bne.n	80091c6 <USBD_GetLen+0xe>
  }

  return len;
 80091da:	7bfb      	ldrb	r3, [r7, #15]
}
 80091dc:	4618      	mov	r0, r3
 80091de:	3714      	adds	r7, #20
 80091e0:	46bd      	mov	sp, r7
 80091e2:	bc80      	pop	{r7}
 80091e4:	4770      	bx	lr

080091e6 <USBD_CtlSendData>:
* @param  len: length of data to be sent
* @retval status
*/
USBD_StatusTypeDef USBD_CtlSendData(USBD_HandleTypeDef *pdev,
                                    uint8_t *pbuf, uint16_t len)
{
 80091e6:	b580      	push	{r7, lr}
 80091e8:	b084      	sub	sp, #16
 80091ea:	af00      	add	r7, sp, #0
 80091ec:	60f8      	str	r0, [r7, #12]
 80091ee:	60b9      	str	r1, [r7, #8]
 80091f0:	4613      	mov	r3, r2
 80091f2:	80fb      	strh	r3, [r7, #6]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_IN;
 80091f4:	68fb      	ldr	r3, [r7, #12]
 80091f6:	2202      	movs	r2, #2
 80091f8:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->ep_in[0].total_length = len;
 80091fc:	88fa      	ldrh	r2, [r7, #6]
 80091fe:	68fb      	ldr	r3, [r7, #12]
 8009200:	61da      	str	r2, [r3, #28]
  pdev->ep_in[0].rem_length   = len;
 8009202:	88fa      	ldrh	r2, [r7, #6]
 8009204:	68fb      	ldr	r3, [r7, #12]
 8009206:	621a      	str	r2, [r3, #32]

  /* Start the transfer */
  USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 8009208:	88fb      	ldrh	r3, [r7, #6]
 800920a:	68ba      	ldr	r2, [r7, #8]
 800920c:	2100      	movs	r1, #0
 800920e:	68f8      	ldr	r0, [r7, #12]
 8009210:	f000 fc3f 	bl	8009a92 <USBD_LL_Transmit>

  return USBD_OK;
 8009214:	2300      	movs	r3, #0
}
 8009216:	4618      	mov	r0, r3
 8009218:	3710      	adds	r7, #16
 800921a:	46bd      	mov	sp, r7
 800921c:	bd80      	pop	{r7, pc}

0800921e <USBD_CtlContinueSendData>:
* @param  len: length of data to be sent
* @retval status
*/
USBD_StatusTypeDef USBD_CtlContinueSendData(USBD_HandleTypeDef *pdev,
                                            uint8_t *pbuf, uint16_t len)
{
 800921e:	b580      	push	{r7, lr}
 8009220:	b084      	sub	sp, #16
 8009222:	af00      	add	r7, sp, #0
 8009224:	60f8      	str	r0, [r7, #12]
 8009226:	60b9      	str	r1, [r7, #8]
 8009228:	4613      	mov	r3, r2
 800922a:	80fb      	strh	r3, [r7, #6]
  /* Start the next transfer */
  USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 800922c:	88fb      	ldrh	r3, [r7, #6]
 800922e:	68ba      	ldr	r2, [r7, #8]
 8009230:	2100      	movs	r1, #0
 8009232:	68f8      	ldr	r0, [r7, #12]
 8009234:	f000 fc2d 	bl	8009a92 <USBD_LL_Transmit>

  return USBD_OK;
 8009238:	2300      	movs	r3, #0
}
 800923a:	4618      	mov	r0, r3
 800923c:	3710      	adds	r7, #16
 800923e:	46bd      	mov	sp, r7
 8009240:	bd80      	pop	{r7, pc}

08009242 <USBD_CtlPrepareRx>:
* @param  len: length of data to be received
* @retval status
*/
USBD_StatusTypeDef USBD_CtlPrepareRx(USBD_HandleTypeDef *pdev,
                                     uint8_t *pbuf, uint16_t len)
{
 8009242:	b580      	push	{r7, lr}
 8009244:	b084      	sub	sp, #16
 8009246:	af00      	add	r7, sp, #0
 8009248:	60f8      	str	r0, [r7, #12]
 800924a:	60b9      	str	r1, [r7, #8]
 800924c:	4613      	mov	r3, r2
 800924e:	80fb      	strh	r3, [r7, #6]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_OUT;
 8009250:	68fb      	ldr	r3, [r7, #12]
 8009252:	2203      	movs	r2, #3
 8009254:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->ep_out[0].total_length = len;
 8009258:	88fa      	ldrh	r2, [r7, #6]
 800925a:	68fb      	ldr	r3, [r7, #12]
 800925c:	f8c3 215c 	str.w	r2, [r3, #348]	; 0x15c
  pdev->ep_out[0].rem_length   = len;
 8009260:	88fa      	ldrh	r2, [r7, #6]
 8009262:	68fb      	ldr	r3, [r7, #12]
 8009264:	f8c3 2160 	str.w	r2, [r3, #352]	; 0x160

  /* Start the transfer */
  USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 8009268:	88fb      	ldrh	r3, [r7, #6]
 800926a:	68ba      	ldr	r2, [r7, #8]
 800926c:	2100      	movs	r1, #0
 800926e:	68f8      	ldr	r0, [r7, #12]
 8009270:	f000 fc32 	bl	8009ad8 <USBD_LL_PrepareReceive>

  return USBD_OK;
 8009274:	2300      	movs	r3, #0
}
 8009276:	4618      	mov	r0, r3
 8009278:	3710      	adds	r7, #16
 800927a:	46bd      	mov	sp, r7
 800927c:	bd80      	pop	{r7, pc}

0800927e <USBD_CtlContinueRx>:
* @param  len: length of data to be received
* @retval status
*/
USBD_StatusTypeDef USBD_CtlContinueRx(USBD_HandleTypeDef *pdev,
                                      uint8_t *pbuf, uint16_t len)
{
 800927e:	b580      	push	{r7, lr}
 8009280:	b084      	sub	sp, #16
 8009282:	af00      	add	r7, sp, #0
 8009284:	60f8      	str	r0, [r7, #12]
 8009286:	60b9      	str	r1, [r7, #8]
 8009288:	4613      	mov	r3, r2
 800928a:	80fb      	strh	r3, [r7, #6]
  USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 800928c:	88fb      	ldrh	r3, [r7, #6]
 800928e:	68ba      	ldr	r2, [r7, #8]
 8009290:	2100      	movs	r1, #0
 8009292:	68f8      	ldr	r0, [r7, #12]
 8009294:	f000 fc20 	bl	8009ad8 <USBD_LL_PrepareReceive>

  return USBD_OK;
 8009298:	2300      	movs	r3, #0
}
 800929a:	4618      	mov	r0, r3
 800929c:	3710      	adds	r7, #16
 800929e:	46bd      	mov	sp, r7
 80092a0:	bd80      	pop	{r7, pc}

080092a2 <USBD_CtlSendStatus>:
*         send zero lzngth packet on the ctl pipe
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_CtlSendStatus(USBD_HandleTypeDef *pdev)
{
 80092a2:	b580      	push	{r7, lr}
 80092a4:	b082      	sub	sp, #8
 80092a6:	af00      	add	r7, sp, #0
 80092a8:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_IN;
 80092aa:	687b      	ldr	r3, [r7, #4]
 80092ac:	2204      	movs	r2, #4
 80092ae:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  /* Start the transfer */
  USBD_LL_Transmit(pdev, 0x00U, NULL, 0U);
 80092b2:	2300      	movs	r3, #0
 80092b4:	2200      	movs	r2, #0
 80092b6:	2100      	movs	r1, #0
 80092b8:	6878      	ldr	r0, [r7, #4]
 80092ba:	f000 fbea 	bl	8009a92 <USBD_LL_Transmit>

  return USBD_OK;
 80092be:	2300      	movs	r3, #0
}
 80092c0:	4618      	mov	r0, r3
 80092c2:	3708      	adds	r7, #8
 80092c4:	46bd      	mov	sp, r7
 80092c6:	bd80      	pop	{r7, pc}

080092c8 <USBD_CtlReceiveStatus>:
*         receive zero lzngth packet on the ctl pipe
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_CtlReceiveStatus(USBD_HandleTypeDef *pdev)
{
 80092c8:	b580      	push	{r7, lr}
 80092ca:	b082      	sub	sp, #8
 80092cc:	af00      	add	r7, sp, #0
 80092ce:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_OUT;
 80092d0:	687b      	ldr	r3, [r7, #4]
 80092d2:	2205      	movs	r2, #5
 80092d4:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  /* Start the transfer */
  USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 80092d8:	2300      	movs	r3, #0
 80092da:	2200      	movs	r2, #0
 80092dc:	2100      	movs	r1, #0
 80092de:	6878      	ldr	r0, [r7, #4]
 80092e0:	f000 fbfa 	bl	8009ad8 <USBD_LL_PrepareReceive>

  return USBD_OK;
 80092e4:	2300      	movs	r3, #0
}
 80092e6:	4618      	mov	r0, r3
 80092e8:	3708      	adds	r7, #8
 80092ea:	46bd      	mov	sp, r7
 80092ec:	bd80      	pop	{r7, pc}
	...

080092f0 <MX_USB_DEVICE_Init>:
/**
  * Init USB device Library, add supported class and start the library
  * @retval None
  */
void MX_USB_DEVICE_Init(void)
{
 80092f0:	b580      	push	{r7, lr}
 80092f2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_DEVICE_Init_PreTreatment */

  /* USER CODE END USB_DEVICE_Init_PreTreatment */

  /* Init Device Library, add supported class and start the library. */
  if (USBD_Init(&hUsbDeviceFS, &FS_Desc, DEVICE_FS) != USBD_OK)
 80092f4:	2200      	movs	r2, #0
 80092f6:	4912      	ldr	r1, [pc, #72]	; (8009340 <MX_USB_DEVICE_Init+0x50>)
 80092f8:	4812      	ldr	r0, [pc, #72]	; (8009344 <MX_USB_DEVICE_Init+0x54>)
 80092fa:	f7fe ff5f 	bl	80081bc <USBD_Init>
 80092fe:	4603      	mov	r3, r0
 8009300:	2b00      	cmp	r3, #0
 8009302:	d001      	beq.n	8009308 <MX_USB_DEVICE_Init+0x18>
  {
    Error_Handler();
 8009304:	f7f8 fb80 	bl	8001a08 <Error_Handler>
  }
  if (USBD_RegisterClass(&hUsbDeviceFS, &USBD_CDC) != USBD_OK)
 8009308:	490f      	ldr	r1, [pc, #60]	; (8009348 <MX_USB_DEVICE_Init+0x58>)
 800930a:	480e      	ldr	r0, [pc, #56]	; (8009344 <MX_USB_DEVICE_Init+0x54>)
 800930c:	f7fe ff81 	bl	8008212 <USBD_RegisterClass>
 8009310:	4603      	mov	r3, r0
 8009312:	2b00      	cmp	r3, #0
 8009314:	d001      	beq.n	800931a <MX_USB_DEVICE_Init+0x2a>
  {
    Error_Handler();
 8009316:	f7f8 fb77 	bl	8001a08 <Error_Handler>
  }
  if (USBD_CDC_RegisterInterface(&hUsbDeviceFS, &USBD_Interface_fops_FS) != USBD_OK)
 800931a:	490c      	ldr	r1, [pc, #48]	; (800934c <MX_USB_DEVICE_Init+0x5c>)
 800931c:	4809      	ldr	r0, [pc, #36]	; (8009344 <MX_USB_DEVICE_Init+0x54>)
 800931e:	f7fe fee1 	bl	80080e4 <USBD_CDC_RegisterInterface>
 8009322:	4603      	mov	r3, r0
 8009324:	2b00      	cmp	r3, #0
 8009326:	d001      	beq.n	800932c <MX_USB_DEVICE_Init+0x3c>
  {
    Error_Handler();
 8009328:	f7f8 fb6e 	bl	8001a08 <Error_Handler>
  }
  if (USBD_Start(&hUsbDeviceFS) != USBD_OK)
 800932c:	4805      	ldr	r0, [pc, #20]	; (8009344 <MX_USB_DEVICE_Init+0x54>)
 800932e:	f7fe ff89 	bl	8008244 <USBD_Start>
 8009332:	4603      	mov	r3, r0
 8009334:	2b00      	cmp	r3, #0
 8009336:	d001      	beq.n	800933c <MX_USB_DEVICE_Init+0x4c>
  {
    Error_Handler();
 8009338:	f7f8 fb66 	bl	8001a08 <Error_Handler>
  }

  /* USER CODE BEGIN USB_DEVICE_Init_PostTreatment */

  /* USER CODE END USB_DEVICE_Init_PostTreatment */
}
 800933c:	bf00      	nop
 800933e:	bd80      	pop	{r7, pc}
 8009340:	20000140 	.word	0x20000140
 8009344:	200004d8 	.word	0x200004d8
 8009348:	2000002c 	.word	0x2000002c
 800934c:	20000130 	.word	0x20000130

08009350 <CDC_Init_FS>:
/**
  * @brief  Initializes the CDC media low layer over the FS USB IP
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Init_FS(void)
{
 8009350:	b580      	push	{r7, lr}
 8009352:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 3 */
  /* Set Application Buffers */
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, UserTxBufferFS, 0);
 8009354:	2200      	movs	r2, #0
 8009356:	4905      	ldr	r1, [pc, #20]	; (800936c <CDC_Init_FS+0x1c>)
 8009358:	4805      	ldr	r0, [pc, #20]	; (8009370 <CDC_Init_FS+0x20>)
 800935a:	f7fe fed9 	bl	8008110 <USBD_CDC_SetTxBuffer>
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, UserRxBufferFS);
 800935e:	4905      	ldr	r1, [pc, #20]	; (8009374 <CDC_Init_FS+0x24>)
 8009360:	4803      	ldr	r0, [pc, #12]	; (8009370 <CDC_Init_FS+0x20>)
 8009362:	f7fe feee 	bl	8008142 <USBD_CDC_SetRxBuffer>
  return (USBD_OK);
 8009366:	2300      	movs	r3, #0
  /* USER CODE END 3 */
}
 8009368:	4618      	mov	r0, r3
 800936a:	bd80      	pop	{r7, pc}
 800936c:	20000b9c 	.word	0x20000b9c
 8009370:	200004d8 	.word	0x200004d8
 8009374:	2000079c 	.word	0x2000079c

08009378 <CDC_DeInit_FS>:
/**
  * @brief  DeInitializes the CDC media low layer
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_DeInit_FS(void)
{
 8009378:	b480      	push	{r7}
 800937a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 4 */
  return (USBD_OK);
 800937c:	2300      	movs	r3, #0
  /* USER CODE END 4 */
}
 800937e:	4618      	mov	r0, r3
 8009380:	46bd      	mov	sp, r7
 8009382:	bc80      	pop	{r7}
 8009384:	4770      	bx	lr
	...

08009388 <CDC_Control_FS>:
  * @param  pbuf: Buffer containing command data (request parameters)
  * @param  length: Number of data to be sent (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Control_FS(uint8_t cmd, uint8_t* pbuf, uint16_t length)
{
 8009388:	b480      	push	{r7}
 800938a:	b083      	sub	sp, #12
 800938c:	af00      	add	r7, sp, #0
 800938e:	4603      	mov	r3, r0
 8009390:	6039      	str	r1, [r7, #0]
 8009392:	71fb      	strb	r3, [r7, #7]
 8009394:	4613      	mov	r3, r2
 8009396:	80bb      	strh	r3, [r7, #4]
  /* USER CODE BEGIN 5 */
  switch(cmd)
 8009398:	79fb      	ldrb	r3, [r7, #7]
 800939a:	2b23      	cmp	r3, #35	; 0x23
 800939c:	d84a      	bhi.n	8009434 <CDC_Control_FS+0xac>
 800939e:	a201      	add	r2, pc, #4	; (adr r2, 80093a4 <CDC_Control_FS+0x1c>)
 80093a0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80093a4:	08009435 	.word	0x08009435
 80093a8:	08009435 	.word	0x08009435
 80093ac:	08009435 	.word	0x08009435
 80093b0:	08009435 	.word	0x08009435
 80093b4:	08009435 	.word	0x08009435
 80093b8:	08009435 	.word	0x08009435
 80093bc:	08009435 	.word	0x08009435
 80093c0:	08009435 	.word	0x08009435
 80093c4:	08009435 	.word	0x08009435
 80093c8:	08009435 	.word	0x08009435
 80093cc:	08009435 	.word	0x08009435
 80093d0:	08009435 	.word	0x08009435
 80093d4:	08009435 	.word	0x08009435
 80093d8:	08009435 	.word	0x08009435
 80093dc:	08009435 	.word	0x08009435
 80093e0:	08009435 	.word	0x08009435
 80093e4:	08009435 	.word	0x08009435
 80093e8:	08009435 	.word	0x08009435
 80093ec:	08009435 	.word	0x08009435
 80093f0:	08009435 	.word	0x08009435
 80093f4:	08009435 	.word	0x08009435
 80093f8:	08009435 	.word	0x08009435
 80093fc:	08009435 	.word	0x08009435
 8009400:	08009435 	.word	0x08009435
 8009404:	08009435 	.word	0x08009435
 8009408:	08009435 	.word	0x08009435
 800940c:	08009435 	.word	0x08009435
 8009410:	08009435 	.word	0x08009435
 8009414:	08009435 	.word	0x08009435
 8009418:	08009435 	.word	0x08009435
 800941c:	08009435 	.word	0x08009435
 8009420:	08009435 	.word	0x08009435
 8009424:	08009435 	.word	0x08009435
 8009428:	08009435 	.word	0x08009435
 800942c:	08009435 	.word	0x08009435
 8009430:	08009435 	.word	0x08009435
    case CDC_SEND_BREAK:

    break;

  default:
    break;
 8009434:	bf00      	nop
  }

  return (USBD_OK);
 8009436:	2300      	movs	r3, #0
  /* USER CODE END 5 */
}
 8009438:	4618      	mov	r0, r3
 800943a:	370c      	adds	r7, #12
 800943c:	46bd      	mov	sp, r7
 800943e:	bc80      	pop	{r7}
 8009440:	4770      	bx	lr
 8009442:	bf00      	nop

08009444 <CDC_Receive_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Receive_FS(uint8_t* Buf, uint32_t *Len)
{
 8009444:	b580      	push	{r7, lr}
 8009446:	b082      	sub	sp, #8
 8009448:	af00      	add	r7, sp, #0
 800944a:	6078      	str	r0, [r7, #4]
 800944c:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN 6 */
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, &Buf[0]);
 800944e:	6879      	ldr	r1, [r7, #4]
 8009450:	4805      	ldr	r0, [pc, #20]	; (8009468 <CDC_Receive_FS+0x24>)
 8009452:	f7fe fe76 	bl	8008142 <USBD_CDC_SetRxBuffer>
  USBD_CDC_ReceivePacket(&hUsbDeviceFS);
 8009456:	4804      	ldr	r0, [pc, #16]	; (8009468 <CDC_Receive_FS+0x24>)
 8009458:	f7fe fe86 	bl	8008168 <USBD_CDC_ReceivePacket>
  return (USBD_OK);
 800945c:	2300      	movs	r3, #0
  /* USER CODE END 6 */
}
 800945e:	4618      	mov	r0, r3
 8009460:	3708      	adds	r7, #8
 8009462:	46bd      	mov	sp, r7
 8009464:	bd80      	pop	{r7, pc}
 8009466:	bf00      	nop
 8009468:	200004d8 	.word	0x200004d8

0800946c <USBD_FS_DeviceDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_DeviceDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800946c:	b480      	push	{r7}
 800946e:	b083      	sub	sp, #12
 8009470:	af00      	add	r7, sp, #0
 8009472:	4603      	mov	r3, r0
 8009474:	6039      	str	r1, [r7, #0]
 8009476:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_FS_DeviceDesc);
 8009478:	683b      	ldr	r3, [r7, #0]
 800947a:	2212      	movs	r2, #18
 800947c:	801a      	strh	r2, [r3, #0]
  return USBD_FS_DeviceDesc;
 800947e:	4b03      	ldr	r3, [pc, #12]	; (800948c <USBD_FS_DeviceDescriptor+0x20>)
}
 8009480:	4618      	mov	r0, r3
 8009482:	370c      	adds	r7, #12
 8009484:	46bd      	mov	sp, r7
 8009486:	bc80      	pop	{r7}
 8009488:	4770      	bx	lr
 800948a:	bf00      	nop
 800948c:	2000015c 	.word	0x2000015c

08009490 <USBD_FS_LangIDStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_LangIDStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8009490:	b480      	push	{r7}
 8009492:	b083      	sub	sp, #12
 8009494:	af00      	add	r7, sp, #0
 8009496:	4603      	mov	r3, r0
 8009498:	6039      	str	r1, [r7, #0]
 800949a:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_LangIDDesc);
 800949c:	683b      	ldr	r3, [r7, #0]
 800949e:	2204      	movs	r2, #4
 80094a0:	801a      	strh	r2, [r3, #0]
  return USBD_LangIDDesc;
 80094a2:	4b03      	ldr	r3, [pc, #12]	; (80094b0 <USBD_FS_LangIDStrDescriptor+0x20>)
}
 80094a4:	4618      	mov	r0, r3
 80094a6:	370c      	adds	r7, #12
 80094a8:	46bd      	mov	sp, r7
 80094aa:	bc80      	pop	{r7}
 80094ac:	4770      	bx	lr
 80094ae:	bf00      	nop
 80094b0:	20000170 	.word	0x20000170

080094b4 <USBD_FS_ProductStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ProductStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 80094b4:	b580      	push	{r7, lr}
 80094b6:	b082      	sub	sp, #8
 80094b8:	af00      	add	r7, sp, #0
 80094ba:	4603      	mov	r3, r0
 80094bc:	6039      	str	r1, [r7, #0]
 80094be:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 80094c0:	79fb      	ldrb	r3, [r7, #7]
 80094c2:	2b00      	cmp	r3, #0
 80094c4:	d105      	bne.n	80094d2 <USBD_FS_ProductStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 80094c6:	683a      	ldr	r2, [r7, #0]
 80094c8:	4907      	ldr	r1, [pc, #28]	; (80094e8 <USBD_FS_ProductStrDescriptor+0x34>)
 80094ca:	4808      	ldr	r0, [pc, #32]	; (80094ec <USBD_FS_ProductStrDescriptor+0x38>)
 80094cc:	f7ff fe32 	bl	8009134 <USBD_GetString>
 80094d0:	e004      	b.n	80094dc <USBD_FS_ProductStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 80094d2:	683a      	ldr	r2, [r7, #0]
 80094d4:	4904      	ldr	r1, [pc, #16]	; (80094e8 <USBD_FS_ProductStrDescriptor+0x34>)
 80094d6:	4805      	ldr	r0, [pc, #20]	; (80094ec <USBD_FS_ProductStrDescriptor+0x38>)
 80094d8:	f7ff fe2c 	bl	8009134 <USBD_GetString>
  }
  return USBD_StrDesc;
 80094dc:	4b02      	ldr	r3, [pc, #8]	; (80094e8 <USBD_FS_ProductStrDescriptor+0x34>)
}
 80094de:	4618      	mov	r0, r3
 80094e0:	3708      	adds	r7, #8
 80094e2:	46bd      	mov	sp, r7
 80094e4:	bd80      	pop	{r7, pc}
 80094e6:	bf00      	nop
 80094e8:	20000f9c 	.word	0x20000f9c
 80094ec:	0800c520 	.word	0x0800c520

080094f0 <USBD_FS_ManufacturerStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ManufacturerStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 80094f0:	b580      	push	{r7, lr}
 80094f2:	b082      	sub	sp, #8
 80094f4:	af00      	add	r7, sp, #0
 80094f6:	4603      	mov	r3, r0
 80094f8:	6039      	str	r1, [r7, #0]
 80094fa:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  USBD_GetString((uint8_t *)USBD_MANUFACTURER_STRING, USBD_StrDesc, length);
 80094fc:	683a      	ldr	r2, [r7, #0]
 80094fe:	4904      	ldr	r1, [pc, #16]	; (8009510 <USBD_FS_ManufacturerStrDescriptor+0x20>)
 8009500:	4804      	ldr	r0, [pc, #16]	; (8009514 <USBD_FS_ManufacturerStrDescriptor+0x24>)
 8009502:	f7ff fe17 	bl	8009134 <USBD_GetString>
  return USBD_StrDesc;
 8009506:	4b02      	ldr	r3, [pc, #8]	; (8009510 <USBD_FS_ManufacturerStrDescriptor+0x20>)
}
 8009508:	4618      	mov	r0, r3
 800950a:	3708      	adds	r7, #8
 800950c:	46bd      	mov	sp, r7
 800950e:	bd80      	pop	{r7, pc}
 8009510:	20000f9c 	.word	0x20000f9c
 8009514:	0800c538 	.word	0x0800c538

08009518 <USBD_FS_SerialStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_SerialStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8009518:	b580      	push	{r7, lr}
 800951a:	b082      	sub	sp, #8
 800951c:	af00      	add	r7, sp, #0
 800951e:	4603      	mov	r3, r0
 8009520:	6039      	str	r1, [r7, #0]
 8009522:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = USB_SIZ_STRING_SERIAL;
 8009524:	683b      	ldr	r3, [r7, #0]
 8009526:	221a      	movs	r2, #26
 8009528:	801a      	strh	r2, [r3, #0]

  /* Update the serial number string descriptor with the data from the unique
   * ID */
  Get_SerialNum();
 800952a:	f000 f843 	bl	80095b4 <Get_SerialNum>
  /* USER CODE BEGIN USBD_FS_SerialStrDescriptor */

  /* USER CODE END USBD_FS_SerialStrDescriptor */
  return (uint8_t *) USBD_StringSerial;
 800952e:	4b02      	ldr	r3, [pc, #8]	; (8009538 <USBD_FS_SerialStrDescriptor+0x20>)
}
 8009530:	4618      	mov	r0, r3
 8009532:	3708      	adds	r7, #8
 8009534:	46bd      	mov	sp, r7
 8009536:	bd80      	pop	{r7, pc}
 8009538:	20000174 	.word	0x20000174

0800953c <USBD_FS_ConfigStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ConfigStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800953c:	b580      	push	{r7, lr}
 800953e:	b082      	sub	sp, #8
 8009540:	af00      	add	r7, sp, #0
 8009542:	4603      	mov	r3, r0
 8009544:	6039      	str	r1, [r7, #0]
 8009546:	71fb      	strb	r3, [r7, #7]
  if(speed == USBD_SPEED_HIGH)
 8009548:	79fb      	ldrb	r3, [r7, #7]
 800954a:	2b00      	cmp	r3, #0
 800954c:	d105      	bne.n	800955a <USBD_FS_ConfigStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 800954e:	683a      	ldr	r2, [r7, #0]
 8009550:	4907      	ldr	r1, [pc, #28]	; (8009570 <USBD_FS_ConfigStrDescriptor+0x34>)
 8009552:	4808      	ldr	r0, [pc, #32]	; (8009574 <USBD_FS_ConfigStrDescriptor+0x38>)
 8009554:	f7ff fdee 	bl	8009134 <USBD_GetString>
 8009558:	e004      	b.n	8009564 <USBD_FS_ConfigStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 800955a:	683a      	ldr	r2, [r7, #0]
 800955c:	4904      	ldr	r1, [pc, #16]	; (8009570 <USBD_FS_ConfigStrDescriptor+0x34>)
 800955e:	4805      	ldr	r0, [pc, #20]	; (8009574 <USBD_FS_ConfigStrDescriptor+0x38>)
 8009560:	f7ff fde8 	bl	8009134 <USBD_GetString>
  }
  return USBD_StrDesc;
 8009564:	4b02      	ldr	r3, [pc, #8]	; (8009570 <USBD_FS_ConfigStrDescriptor+0x34>)
}
 8009566:	4618      	mov	r0, r3
 8009568:	3708      	adds	r7, #8
 800956a:	46bd      	mov	sp, r7
 800956c:	bd80      	pop	{r7, pc}
 800956e:	bf00      	nop
 8009570:	20000f9c 	.word	0x20000f9c
 8009574:	0800c54c 	.word	0x0800c54c

08009578 <USBD_FS_InterfaceStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_InterfaceStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8009578:	b580      	push	{r7, lr}
 800957a:	b082      	sub	sp, #8
 800957c:	af00      	add	r7, sp, #0
 800957e:	4603      	mov	r3, r0
 8009580:	6039      	str	r1, [r7, #0]
 8009582:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 8009584:	79fb      	ldrb	r3, [r7, #7]
 8009586:	2b00      	cmp	r3, #0
 8009588:	d105      	bne.n	8009596 <USBD_FS_InterfaceStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 800958a:	683a      	ldr	r2, [r7, #0]
 800958c:	4907      	ldr	r1, [pc, #28]	; (80095ac <USBD_FS_InterfaceStrDescriptor+0x34>)
 800958e:	4808      	ldr	r0, [pc, #32]	; (80095b0 <USBD_FS_InterfaceStrDescriptor+0x38>)
 8009590:	f7ff fdd0 	bl	8009134 <USBD_GetString>
 8009594:	e004      	b.n	80095a0 <USBD_FS_InterfaceStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 8009596:	683a      	ldr	r2, [r7, #0]
 8009598:	4904      	ldr	r1, [pc, #16]	; (80095ac <USBD_FS_InterfaceStrDescriptor+0x34>)
 800959a:	4805      	ldr	r0, [pc, #20]	; (80095b0 <USBD_FS_InterfaceStrDescriptor+0x38>)
 800959c:	f7ff fdca 	bl	8009134 <USBD_GetString>
  }
  return USBD_StrDesc;
 80095a0:	4b02      	ldr	r3, [pc, #8]	; (80095ac <USBD_FS_InterfaceStrDescriptor+0x34>)
}
 80095a2:	4618      	mov	r0, r3
 80095a4:	3708      	adds	r7, #8
 80095a6:	46bd      	mov	sp, r7
 80095a8:	bd80      	pop	{r7, pc}
 80095aa:	bf00      	nop
 80095ac:	20000f9c 	.word	0x20000f9c
 80095b0:	0800c558 	.word	0x0800c558

080095b4 <Get_SerialNum>:
  * @brief  Create the serial number string descriptor
  * @param  None
  * @retval None
  */
static void Get_SerialNum(void)
{
 80095b4:	b580      	push	{r7, lr}
 80095b6:	b084      	sub	sp, #16
 80095b8:	af00      	add	r7, sp, #0
  uint32_t deviceserial0;
  uint32_t deviceserial1;
  uint32_t deviceserial2;

  deviceserial0 = *(uint32_t *) DEVICE_ID1;
 80095ba:	4b0f      	ldr	r3, [pc, #60]	; (80095f8 <Get_SerialNum+0x44>)
 80095bc:	681b      	ldr	r3, [r3, #0]
 80095be:	60fb      	str	r3, [r7, #12]
  deviceserial1 = *(uint32_t *) DEVICE_ID2;
 80095c0:	4b0e      	ldr	r3, [pc, #56]	; (80095fc <Get_SerialNum+0x48>)
 80095c2:	681b      	ldr	r3, [r3, #0]
 80095c4:	60bb      	str	r3, [r7, #8]
  deviceserial2 = *(uint32_t *) DEVICE_ID3;
 80095c6:	4b0e      	ldr	r3, [pc, #56]	; (8009600 <Get_SerialNum+0x4c>)
 80095c8:	681b      	ldr	r3, [r3, #0]
 80095ca:	607b      	str	r3, [r7, #4]

  deviceserial0 += deviceserial2;
 80095cc:	68fa      	ldr	r2, [r7, #12]
 80095ce:	687b      	ldr	r3, [r7, #4]
 80095d0:	4413      	add	r3, r2
 80095d2:	60fb      	str	r3, [r7, #12]

  if (deviceserial0 != 0)
 80095d4:	68fb      	ldr	r3, [r7, #12]
 80095d6:	2b00      	cmp	r3, #0
 80095d8:	d009      	beq.n	80095ee <Get_SerialNum+0x3a>
  {
    IntToUnicode(deviceserial0, &USBD_StringSerial[2], 8);
 80095da:	2208      	movs	r2, #8
 80095dc:	4909      	ldr	r1, [pc, #36]	; (8009604 <Get_SerialNum+0x50>)
 80095de:	68f8      	ldr	r0, [r7, #12]
 80095e0:	f000 f814 	bl	800960c <IntToUnicode>
    IntToUnicode(deviceserial1, &USBD_StringSerial[18], 4);
 80095e4:	2204      	movs	r2, #4
 80095e6:	4908      	ldr	r1, [pc, #32]	; (8009608 <Get_SerialNum+0x54>)
 80095e8:	68b8      	ldr	r0, [r7, #8]
 80095ea:	f000 f80f 	bl	800960c <IntToUnicode>
  }
}
 80095ee:	bf00      	nop
 80095f0:	3710      	adds	r7, #16
 80095f2:	46bd      	mov	sp, r7
 80095f4:	bd80      	pop	{r7, pc}
 80095f6:	bf00      	nop
 80095f8:	1ffff7e8 	.word	0x1ffff7e8
 80095fc:	1ffff7ec 	.word	0x1ffff7ec
 8009600:	1ffff7f0 	.word	0x1ffff7f0
 8009604:	20000176 	.word	0x20000176
 8009608:	20000186 	.word	0x20000186

0800960c <IntToUnicode>:
  * @param  pbuf: pointer to the buffer
  * @param  len: buffer length
  * @retval None
  */
static void IntToUnicode(uint32_t value, uint8_t * pbuf, uint8_t len)
{
 800960c:	b480      	push	{r7}
 800960e:	b087      	sub	sp, #28
 8009610:	af00      	add	r7, sp, #0
 8009612:	60f8      	str	r0, [r7, #12]
 8009614:	60b9      	str	r1, [r7, #8]
 8009616:	4613      	mov	r3, r2
 8009618:	71fb      	strb	r3, [r7, #7]
  uint8_t idx = 0;
 800961a:	2300      	movs	r3, #0
 800961c:	75fb      	strb	r3, [r7, #23]

  for (idx = 0; idx < len; idx++)
 800961e:	2300      	movs	r3, #0
 8009620:	75fb      	strb	r3, [r7, #23]
 8009622:	e027      	b.n	8009674 <IntToUnicode+0x68>
  {
    if (((value >> 28)) < 0xA)
 8009624:	68fb      	ldr	r3, [r7, #12]
 8009626:	0f1b      	lsrs	r3, r3, #28
 8009628:	2b09      	cmp	r3, #9
 800962a:	d80b      	bhi.n	8009644 <IntToUnicode+0x38>
    {
      pbuf[2 * idx] = (value >> 28) + '0';
 800962c:	68fb      	ldr	r3, [r7, #12]
 800962e:	0f1b      	lsrs	r3, r3, #28
 8009630:	b2da      	uxtb	r2, r3
 8009632:	7dfb      	ldrb	r3, [r7, #23]
 8009634:	005b      	lsls	r3, r3, #1
 8009636:	4619      	mov	r1, r3
 8009638:	68bb      	ldr	r3, [r7, #8]
 800963a:	440b      	add	r3, r1
 800963c:	3230      	adds	r2, #48	; 0x30
 800963e:	b2d2      	uxtb	r2, r2
 8009640:	701a      	strb	r2, [r3, #0]
 8009642:	e00a      	b.n	800965a <IntToUnicode+0x4e>
    }
    else
    {
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 8009644:	68fb      	ldr	r3, [r7, #12]
 8009646:	0f1b      	lsrs	r3, r3, #28
 8009648:	b2da      	uxtb	r2, r3
 800964a:	7dfb      	ldrb	r3, [r7, #23]
 800964c:	005b      	lsls	r3, r3, #1
 800964e:	4619      	mov	r1, r3
 8009650:	68bb      	ldr	r3, [r7, #8]
 8009652:	440b      	add	r3, r1
 8009654:	3237      	adds	r2, #55	; 0x37
 8009656:	b2d2      	uxtb	r2, r2
 8009658:	701a      	strb	r2, [r3, #0]
    }

    value = value << 4;
 800965a:	68fb      	ldr	r3, [r7, #12]
 800965c:	011b      	lsls	r3, r3, #4
 800965e:	60fb      	str	r3, [r7, #12]

    pbuf[2 * idx + 1] = 0;
 8009660:	7dfb      	ldrb	r3, [r7, #23]
 8009662:	005b      	lsls	r3, r3, #1
 8009664:	3301      	adds	r3, #1
 8009666:	68ba      	ldr	r2, [r7, #8]
 8009668:	4413      	add	r3, r2
 800966a:	2200      	movs	r2, #0
 800966c:	701a      	strb	r2, [r3, #0]
  for (idx = 0; idx < len; idx++)
 800966e:	7dfb      	ldrb	r3, [r7, #23]
 8009670:	3301      	adds	r3, #1
 8009672:	75fb      	strb	r3, [r7, #23]
 8009674:	7dfa      	ldrb	r2, [r7, #23]
 8009676:	79fb      	ldrb	r3, [r7, #7]
 8009678:	429a      	cmp	r2, r3
 800967a:	d3d3      	bcc.n	8009624 <IntToUnicode+0x18>
  }
}
 800967c:	bf00      	nop
 800967e:	bf00      	nop
 8009680:	371c      	adds	r7, #28
 8009682:	46bd      	mov	sp, r7
 8009684:	bc80      	pop	{r7}
 8009686:	4770      	bx	lr

08009688 <HAL_PCD_MspInit>:
                       LL Driver Callbacks (PCD -> USB Device Library)
*******************************************************************************/
/* MSP Init */

void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
{
 8009688:	b580      	push	{r7, lr}
 800968a:	b084      	sub	sp, #16
 800968c:	af00      	add	r7, sp, #0
 800968e:	6078      	str	r0, [r7, #4]
  if(pcdHandle->Instance==USB)
 8009690:	687b      	ldr	r3, [r7, #4]
 8009692:	681b      	ldr	r3, [r3, #0]
 8009694:	4a0d      	ldr	r2, [pc, #52]	; (80096cc <HAL_PCD_MspInit+0x44>)
 8009696:	4293      	cmp	r3, r2
 8009698:	d113      	bne.n	80096c2 <HAL_PCD_MspInit+0x3a>
  {
  /* USER CODE BEGIN USB_MspInit 0 */

  /* USER CODE END USB_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USB_CLK_ENABLE();
 800969a:	4b0d      	ldr	r3, [pc, #52]	; (80096d0 <HAL_PCD_MspInit+0x48>)
 800969c:	69db      	ldr	r3, [r3, #28]
 800969e:	4a0c      	ldr	r2, [pc, #48]	; (80096d0 <HAL_PCD_MspInit+0x48>)
 80096a0:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 80096a4:	61d3      	str	r3, [r2, #28]
 80096a6:	4b0a      	ldr	r3, [pc, #40]	; (80096d0 <HAL_PCD_MspInit+0x48>)
 80096a8:	69db      	ldr	r3, [r3, #28]
 80096aa:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 80096ae:	60fb      	str	r3, [r7, #12]
 80096b0:	68fb      	ldr	r3, [r7, #12]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(USB_LP_CAN1_RX0_IRQn, 0, 0);
 80096b2:	2200      	movs	r2, #0
 80096b4:	2100      	movs	r1, #0
 80096b6:	2014      	movs	r0, #20
 80096b8:	f7f8 fd23 	bl	8002102 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USB_LP_CAN1_RX0_IRQn);
 80096bc:	2014      	movs	r0, #20
 80096be:	f7f8 fd3c 	bl	800213a <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_MspInit 1 */

  /* USER CODE END USB_MspInit 1 */
  }
}
 80096c2:	bf00      	nop
 80096c4:	3710      	adds	r7, #16
 80096c6:	46bd      	mov	sp, r7
 80096c8:	bd80      	pop	{r7, pc}
 80096ca:	bf00      	nop
 80096cc:	40005c00 	.word	0x40005c00
 80096d0:	40021000 	.word	0x40021000

080096d4 <HAL_PCD_SetupStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 80096d4:	b580      	push	{r7, lr}
 80096d6:	b082      	sub	sp, #8
 80096d8:	af00      	add	r7, sp, #0
 80096da:	6078      	str	r0, [r7, #4]
  USBD_LL_SetupStage((USBD_HandleTypeDef*)hpcd->pData, (uint8_t *)hpcd->Setup);
 80096dc:	687b      	ldr	r3, [r7, #4]
 80096de:	f8d3 22ec 	ldr.w	r2, [r3, #748]	; 0x2ec
 80096e2:	687b      	ldr	r3, [r7, #4]
 80096e4:	f503 732c 	add.w	r3, r3, #688	; 0x2b0
 80096e8:	4619      	mov	r1, r3
 80096ea:	4610      	mov	r0, r2
 80096ec:	f7fe fdf2 	bl	80082d4 <USBD_LL_SetupStage>
}
 80096f0:	bf00      	nop
 80096f2:	3708      	adds	r7, #8
 80096f4:	46bd      	mov	sp, r7
 80096f6:	bd80      	pop	{r7, pc}

080096f8 <HAL_PCD_DataOutStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 80096f8:	b580      	push	{r7, lr}
 80096fa:	b082      	sub	sp, #8
 80096fc:	af00      	add	r7, sp, #0
 80096fe:	6078      	str	r0, [r7, #4]
 8009700:	460b      	mov	r3, r1
 8009702:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataOutStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->OUT_ep[epnum].xfer_buff);
 8009704:	687b      	ldr	r3, [r7, #4]
 8009706:	f8d3 02ec 	ldr.w	r0, [r3, #748]	; 0x2ec
 800970a:	78fa      	ldrb	r2, [r7, #3]
 800970c:	6879      	ldr	r1, [r7, #4]
 800970e:	4613      	mov	r3, r2
 8009710:	009b      	lsls	r3, r3, #2
 8009712:	4413      	add	r3, r2
 8009714:	00db      	lsls	r3, r3, #3
 8009716:	440b      	add	r3, r1
 8009718:	f503 73be 	add.w	r3, r3, #380	; 0x17c
 800971c:	681a      	ldr	r2, [r3, #0]
 800971e:	78fb      	ldrb	r3, [r7, #3]
 8009720:	4619      	mov	r1, r3
 8009722:	f7fe fe24 	bl	800836e <USBD_LL_DataOutStage>
}
 8009726:	bf00      	nop
 8009728:	3708      	adds	r7, #8
 800972a:	46bd      	mov	sp, r7
 800972c:	bd80      	pop	{r7, pc}

0800972e <HAL_PCD_DataInStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800972e:	b580      	push	{r7, lr}
 8009730:	b082      	sub	sp, #8
 8009732:	af00      	add	r7, sp, #0
 8009734:	6078      	str	r0, [r7, #4]
 8009736:	460b      	mov	r3, r1
 8009738:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataInStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->IN_ep[epnum].xfer_buff);
 800973a:	687b      	ldr	r3, [r7, #4]
 800973c:	f8d3 02ec 	ldr.w	r0, [r3, #748]	; 0x2ec
 8009740:	78fa      	ldrb	r2, [r7, #3]
 8009742:	6879      	ldr	r1, [r7, #4]
 8009744:	4613      	mov	r3, r2
 8009746:	009b      	lsls	r3, r3, #2
 8009748:	4413      	add	r3, r2
 800974a:	00db      	lsls	r3, r3, #3
 800974c:	440b      	add	r3, r1
 800974e:	333c      	adds	r3, #60	; 0x3c
 8009750:	681a      	ldr	r2, [r3, #0]
 8009752:	78fb      	ldrb	r3, [r7, #3]
 8009754:	4619      	mov	r1, r3
 8009756:	f7fe fe7b 	bl	8008450 <USBD_LL_DataInStage>
}
 800975a:	bf00      	nop
 800975c:	3708      	adds	r7, #8
 800975e:	46bd      	mov	sp, r7
 8009760:	bd80      	pop	{r7, pc}

08009762 <HAL_PCD_SOFCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8009762:	b580      	push	{r7, lr}
 8009764:	b082      	sub	sp, #8
 8009766:	af00      	add	r7, sp, #0
 8009768:	6078      	str	r0, [r7, #4]
  USBD_LL_SOF((USBD_HandleTypeDef*)hpcd->pData);
 800976a:	687b      	ldr	r3, [r7, #4]
 800976c:	f8d3 32ec 	ldr.w	r3, [r3, #748]	; 0x2ec
 8009770:	4618      	mov	r0, r3
 8009772:	f7fe ff8b 	bl	800868c <USBD_LL_SOF>
}
 8009776:	bf00      	nop
 8009778:	3708      	adds	r7, #8
 800977a:	46bd      	mov	sp, r7
 800977c:	bd80      	pop	{r7, pc}

0800977e <HAL_PCD_ResetCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800977e:	b580      	push	{r7, lr}
 8009780:	b084      	sub	sp, #16
 8009782:	af00      	add	r7, sp, #0
 8009784:	6078      	str	r0, [r7, #4]
  USBD_SpeedTypeDef speed = USBD_SPEED_FULL;
 8009786:	2301      	movs	r3, #1
 8009788:	73fb      	strb	r3, [r7, #15]

  if ( hpcd->Init.speed != PCD_SPEED_FULL)
 800978a:	687b      	ldr	r3, [r7, #4]
 800978c:	689b      	ldr	r3, [r3, #8]
 800978e:	2b02      	cmp	r3, #2
 8009790:	d001      	beq.n	8009796 <HAL_PCD_ResetCallback+0x18>
  {
    Error_Handler();
 8009792:	f7f8 f939 	bl	8001a08 <Error_Handler>
  }
    /* Set Speed. */
  USBD_LL_SetSpeed((USBD_HandleTypeDef*)hpcd->pData, speed);
 8009796:	687b      	ldr	r3, [r7, #4]
 8009798:	f8d3 32ec 	ldr.w	r3, [r3, #748]	; 0x2ec
 800979c:	7bfa      	ldrb	r2, [r7, #15]
 800979e:	4611      	mov	r1, r2
 80097a0:	4618      	mov	r0, r3
 80097a2:	f7fe ff3b 	bl	800861c <USBD_LL_SetSpeed>

  /* Reset Device. */
  USBD_LL_Reset((USBD_HandleTypeDef*)hpcd->pData);
 80097a6:	687b      	ldr	r3, [r7, #4]
 80097a8:	f8d3 32ec 	ldr.w	r3, [r3, #748]	; 0x2ec
 80097ac:	4618      	mov	r0, r3
 80097ae:	f7fe fef4 	bl	800859a <USBD_LL_Reset>
}
 80097b2:	bf00      	nop
 80097b4:	3710      	adds	r7, #16
 80097b6:	46bd      	mov	sp, r7
 80097b8:	bd80      	pop	{r7, pc}
	...

080097bc <HAL_PCD_SuspendCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 80097bc:	b580      	push	{r7, lr}
 80097be:	b082      	sub	sp, #8
 80097c0:	af00      	add	r7, sp, #0
 80097c2:	6078      	str	r0, [r7, #4]
  /* Inform USB library that core enters in suspend Mode. */
  USBD_LL_Suspend((USBD_HandleTypeDef*)hpcd->pData);
 80097c4:	687b      	ldr	r3, [r7, #4]
 80097c6:	f8d3 32ec 	ldr.w	r3, [r3, #748]	; 0x2ec
 80097ca:	4618      	mov	r0, r3
 80097cc:	f7fe ff35 	bl	800863a <USBD_LL_Suspend>
  /* Enter in STOP mode. */
  /* USER CODE BEGIN 2 */
  if (hpcd->Init.low_power_enable)
 80097d0:	687b      	ldr	r3, [r7, #4]
 80097d2:	699b      	ldr	r3, [r3, #24]
 80097d4:	2b00      	cmp	r3, #0
 80097d6:	d005      	beq.n	80097e4 <HAL_PCD_SuspendCallback+0x28>
  {
    /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
    SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 80097d8:	4b04      	ldr	r3, [pc, #16]	; (80097ec <HAL_PCD_SuspendCallback+0x30>)
 80097da:	691b      	ldr	r3, [r3, #16]
 80097dc:	4a03      	ldr	r2, [pc, #12]	; (80097ec <HAL_PCD_SuspendCallback+0x30>)
 80097de:	f043 0306 	orr.w	r3, r3, #6
 80097e2:	6113      	str	r3, [r2, #16]
  }
  /* USER CODE END 2 */
}
 80097e4:	bf00      	nop
 80097e6:	3708      	adds	r7, #8
 80097e8:	46bd      	mov	sp, r7
 80097ea:	bd80      	pop	{r7, pc}
 80097ec:	e000ed00 	.word	0xe000ed00

080097f0 <HAL_PCD_ResumeCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 80097f0:	b580      	push	{r7, lr}
 80097f2:	b082      	sub	sp, #8
 80097f4:	af00      	add	r7, sp, #0
 80097f6:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 3 */

  /* USER CODE END 3 */
  USBD_LL_Resume((USBD_HandleTypeDef*)hpcd->pData);
 80097f8:	687b      	ldr	r3, [r7, #4]
 80097fa:	f8d3 32ec 	ldr.w	r3, [r3, #748]	; 0x2ec
 80097fe:	4618      	mov	r0, r3
 8009800:	f7fe ff2f 	bl	8008662 <USBD_LL_Resume>
}
 8009804:	bf00      	nop
 8009806:	3708      	adds	r7, #8
 8009808:	46bd      	mov	sp, r7
 800980a:	bd80      	pop	{r7, pc}

0800980c <USBD_LL_Init>:
  * @brief  Initializes the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Init(USBD_HandleTypeDef *pdev)
{
 800980c:	b580      	push	{r7, lr}
 800980e:	b082      	sub	sp, #8
 8009810:	af00      	add	r7, sp, #0
 8009812:	6078      	str	r0, [r7, #4]
  /* Init USB Ip. */
  /* Link the driver to the stack. */
  hpcd_USB_FS.pData = pdev;
 8009814:	4a28      	ldr	r2, [pc, #160]	; (80098b8 <USBD_LL_Init+0xac>)
 8009816:	687b      	ldr	r3, [r7, #4]
 8009818:	f8c2 32ec 	str.w	r3, [r2, #748]	; 0x2ec
  pdev->pData = &hpcd_USB_FS;
 800981c:	687b      	ldr	r3, [r7, #4]
 800981e:	4a26      	ldr	r2, [pc, #152]	; (80098b8 <USBD_LL_Init+0xac>)
 8009820:	f8c3 22c0 	str.w	r2, [r3, #704]	; 0x2c0

  hpcd_USB_FS.Instance = USB;
 8009824:	4b24      	ldr	r3, [pc, #144]	; (80098b8 <USBD_LL_Init+0xac>)
 8009826:	4a25      	ldr	r2, [pc, #148]	; (80098bc <USBD_LL_Init+0xb0>)
 8009828:	601a      	str	r2, [r3, #0]
  hpcd_USB_FS.Init.dev_endpoints = 8;
 800982a:	4b23      	ldr	r3, [pc, #140]	; (80098b8 <USBD_LL_Init+0xac>)
 800982c:	2208      	movs	r2, #8
 800982e:	605a      	str	r2, [r3, #4]
  hpcd_USB_FS.Init.speed = PCD_SPEED_FULL;
 8009830:	4b21      	ldr	r3, [pc, #132]	; (80098b8 <USBD_LL_Init+0xac>)
 8009832:	2202      	movs	r2, #2
 8009834:	609a      	str	r2, [r3, #8]
  hpcd_USB_FS.Init.low_power_enable = DISABLE;
 8009836:	4b20      	ldr	r3, [pc, #128]	; (80098b8 <USBD_LL_Init+0xac>)
 8009838:	2200      	movs	r2, #0
 800983a:	619a      	str	r2, [r3, #24]
  hpcd_USB_FS.Init.lpm_enable = DISABLE;
 800983c:	4b1e      	ldr	r3, [pc, #120]	; (80098b8 <USBD_LL_Init+0xac>)
 800983e:	2200      	movs	r2, #0
 8009840:	61da      	str	r2, [r3, #28]
  hpcd_USB_FS.Init.battery_charging_enable = DISABLE;
 8009842:	4b1d      	ldr	r3, [pc, #116]	; (80098b8 <USBD_LL_Init+0xac>)
 8009844:	2200      	movs	r2, #0
 8009846:	621a      	str	r2, [r3, #32]
  if (HAL_PCD_Init(&hpcd_USB_FS) != HAL_OK)
 8009848:	481b      	ldr	r0, [pc, #108]	; (80098b8 <USBD_LL_Init+0xac>)
 800984a:	f7f8 fe2d 	bl	80024a8 <HAL_PCD_Init>
 800984e:	4603      	mov	r3, r0
 8009850:	2b00      	cmp	r3, #0
 8009852:	d001      	beq.n	8009858 <USBD_LL_Init+0x4c>
  {
    Error_Handler( );
 8009854:	f7f8 f8d8 	bl	8001a08 <Error_Handler>
  HAL_PCD_RegisterDataInStageCallback(&hpcd_USB_FS, PCD_DataInStageCallback);
  HAL_PCD_RegisterIsoOutIncpltCallback(&hpcd_USB_FS, PCD_ISOOUTIncompleteCallback);
  HAL_PCD_RegisterIsoInIncpltCallback(&hpcd_USB_FS, PCD_ISOINIncompleteCallback);
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  /* USER CODE BEGIN EndPoint_Configuration */
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x00 , PCD_SNG_BUF, 0x18);
 8009858:	687b      	ldr	r3, [r7, #4]
 800985a:	f8d3 02c0 	ldr.w	r0, [r3, #704]	; 0x2c0
 800985e:	2318      	movs	r3, #24
 8009860:	2200      	movs	r2, #0
 8009862:	2100      	movs	r1, #0
 8009864:	f7fa fb4c 	bl	8003f00 <HAL_PCDEx_PMAConfig>
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x80 , PCD_SNG_BUF, 0x58);
 8009868:	687b      	ldr	r3, [r7, #4]
 800986a:	f8d3 02c0 	ldr.w	r0, [r3, #704]	; 0x2c0
 800986e:	2358      	movs	r3, #88	; 0x58
 8009870:	2200      	movs	r2, #0
 8009872:	2180      	movs	r1, #128	; 0x80
 8009874:	f7fa fb44 	bl	8003f00 <HAL_PCDEx_PMAConfig>
  /* USER CODE END EndPoint_Configuration */
  /* USER CODE BEGIN EndPoint_Configuration_CDC */
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x81 , PCD_SNG_BUF, 0xC0);
 8009878:	687b      	ldr	r3, [r7, #4]
 800987a:	f8d3 02c0 	ldr.w	r0, [r3, #704]	; 0x2c0
 800987e:	23c0      	movs	r3, #192	; 0xc0
 8009880:	2200      	movs	r2, #0
 8009882:	2181      	movs	r1, #129	; 0x81
 8009884:	f7fa fb3c 	bl	8003f00 <HAL_PCDEx_PMAConfig>
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x01 , PCD_SNG_BUF, 0x110);
 8009888:	687b      	ldr	r3, [r7, #4]
 800988a:	f8d3 02c0 	ldr.w	r0, [r3, #704]	; 0x2c0
 800988e:	f44f 7388 	mov.w	r3, #272	; 0x110
 8009892:	2200      	movs	r2, #0
 8009894:	2101      	movs	r1, #1
 8009896:	f7fa fb33 	bl	8003f00 <HAL_PCDEx_PMAConfig>
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x82 , PCD_SNG_BUF, 0x100);
 800989a:	687b      	ldr	r3, [r7, #4]
 800989c:	f8d3 02c0 	ldr.w	r0, [r3, #704]	; 0x2c0
 80098a0:	f44f 7380 	mov.w	r3, #256	; 0x100
 80098a4:	2200      	movs	r2, #0
 80098a6:	2182      	movs	r1, #130	; 0x82
 80098a8:	f7fa fb2a 	bl	8003f00 <HAL_PCDEx_PMAConfig>
  /* USER CODE END EndPoint_Configuration_CDC */
  return USBD_OK;
 80098ac:	2300      	movs	r3, #0
}
 80098ae:	4618      	mov	r0, r3
 80098b0:	3708      	adds	r7, #8
 80098b2:	46bd      	mov	sp, r7
 80098b4:	bd80      	pop	{r7, pc}
 80098b6:	bf00      	nop
 80098b8:	2000119c 	.word	0x2000119c
 80098bc:	40005c00 	.word	0x40005c00

080098c0 <USBD_LL_Start>:
  * @brief  Starts the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Start(USBD_HandleTypeDef *pdev)
{
 80098c0:	b580      	push	{r7, lr}
 80098c2:	b084      	sub	sp, #16
 80098c4:	af00      	add	r7, sp, #0
 80098c6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 80098c8:	2300      	movs	r3, #0
 80098ca:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 80098cc:	2300      	movs	r3, #0
 80098ce:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_Start(pdev->pData);
 80098d0:	687b      	ldr	r3, [r7, #4]
 80098d2:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 80098d6:	4618      	mov	r0, r3
 80098d8:	f7f8 fee5 	bl	80026a6 <HAL_PCD_Start>
 80098dc:	4603      	mov	r3, r0
 80098de:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 80098e0:	7bfb      	ldrb	r3, [r7, #15]
 80098e2:	4618      	mov	r0, r3
 80098e4:	f000 f94e 	bl	8009b84 <USBD_Get_USB_Status>
 80098e8:	4603      	mov	r3, r0
 80098ea:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 80098ec:	7bbb      	ldrb	r3, [r7, #14]
}
 80098ee:	4618      	mov	r0, r3
 80098f0:	3710      	adds	r7, #16
 80098f2:	46bd      	mov	sp, r7
 80098f4:	bd80      	pop	{r7, pc}

080098f6 <USBD_LL_OpenEP>:
  * @param  ep_type: Endpoint type
  * @param  ep_mps: Endpoint max packet size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_OpenEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t ep_type, uint16_t ep_mps)
{
 80098f6:	b580      	push	{r7, lr}
 80098f8:	b084      	sub	sp, #16
 80098fa:	af00      	add	r7, sp, #0
 80098fc:	6078      	str	r0, [r7, #4]
 80098fe:	4608      	mov	r0, r1
 8009900:	4611      	mov	r1, r2
 8009902:	461a      	mov	r2, r3
 8009904:	4603      	mov	r3, r0
 8009906:	70fb      	strb	r3, [r7, #3]
 8009908:	460b      	mov	r3, r1
 800990a:	70bb      	strb	r3, [r7, #2]
 800990c:	4613      	mov	r3, r2
 800990e:	803b      	strh	r3, [r7, #0]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8009910:	2300      	movs	r3, #0
 8009912:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8009914:	2300      	movs	r3, #0
 8009916:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Open(pdev->pData, ep_addr, ep_mps, ep_type);
 8009918:	687b      	ldr	r3, [r7, #4]
 800991a:	f8d3 02c0 	ldr.w	r0, [r3, #704]	; 0x2c0
 800991e:	78bb      	ldrb	r3, [r7, #2]
 8009920:	883a      	ldrh	r2, [r7, #0]
 8009922:	78f9      	ldrb	r1, [r7, #3]
 8009924:	f7f9 f83a 	bl	800299c <HAL_PCD_EP_Open>
 8009928:	4603      	mov	r3, r0
 800992a:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800992c:	7bfb      	ldrb	r3, [r7, #15]
 800992e:	4618      	mov	r0, r3
 8009930:	f000 f928 	bl	8009b84 <USBD_Get_USB_Status>
 8009934:	4603      	mov	r3, r0
 8009936:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8009938:	7bbb      	ldrb	r3, [r7, #14]
}
 800993a:	4618      	mov	r0, r3
 800993c:	3710      	adds	r7, #16
 800993e:	46bd      	mov	sp, r7
 8009940:	bd80      	pop	{r7, pc}

08009942 <USBD_LL_CloseEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_CloseEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8009942:	b580      	push	{r7, lr}
 8009944:	b084      	sub	sp, #16
 8009946:	af00      	add	r7, sp, #0
 8009948:	6078      	str	r0, [r7, #4]
 800994a:	460b      	mov	r3, r1
 800994c:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800994e:	2300      	movs	r3, #0
 8009950:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8009952:	2300      	movs	r3, #0
 8009954:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Close(pdev->pData, ep_addr);
 8009956:	687b      	ldr	r3, [r7, #4]
 8009958:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800995c:	78fa      	ldrb	r2, [r7, #3]
 800995e:	4611      	mov	r1, r2
 8009960:	4618      	mov	r0, r3
 8009962:	f7f9 f878 	bl	8002a56 <HAL_PCD_EP_Close>
 8009966:	4603      	mov	r3, r0
 8009968:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800996a:	7bfb      	ldrb	r3, [r7, #15]
 800996c:	4618      	mov	r0, r3
 800996e:	f000 f909 	bl	8009b84 <USBD_Get_USB_Status>
 8009972:	4603      	mov	r3, r0
 8009974:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8009976:	7bbb      	ldrb	r3, [r7, #14]
}
 8009978:	4618      	mov	r0, r3
 800997a:	3710      	adds	r7, #16
 800997c:	46bd      	mov	sp, r7
 800997e:	bd80      	pop	{r7, pc}

08009980 <USBD_LL_StallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_StallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8009980:	b580      	push	{r7, lr}
 8009982:	b084      	sub	sp, #16
 8009984:	af00      	add	r7, sp, #0
 8009986:	6078      	str	r0, [r7, #4]
 8009988:	460b      	mov	r3, r1
 800998a:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800998c:	2300      	movs	r3, #0
 800998e:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8009990:	2300      	movs	r3, #0
 8009992:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_SetStall(pdev->pData, ep_addr);
 8009994:	687b      	ldr	r3, [r7, #4]
 8009996:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800999a:	78fa      	ldrb	r2, [r7, #3]
 800999c:	4611      	mov	r1, r2
 800999e:	4618      	mov	r0, r3
 80099a0:	f7f9 f920 	bl	8002be4 <HAL_PCD_EP_SetStall>
 80099a4:	4603      	mov	r3, r0
 80099a6:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 80099a8:	7bfb      	ldrb	r3, [r7, #15]
 80099aa:	4618      	mov	r0, r3
 80099ac:	f000 f8ea 	bl	8009b84 <USBD_Get_USB_Status>
 80099b0:	4603      	mov	r3, r0
 80099b2:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 80099b4:	7bbb      	ldrb	r3, [r7, #14]
}
 80099b6:	4618      	mov	r0, r3
 80099b8:	3710      	adds	r7, #16
 80099ba:	46bd      	mov	sp, r7
 80099bc:	bd80      	pop	{r7, pc}

080099be <USBD_LL_ClearStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_ClearStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 80099be:	b580      	push	{r7, lr}
 80099c0:	b084      	sub	sp, #16
 80099c2:	af00      	add	r7, sp, #0
 80099c4:	6078      	str	r0, [r7, #4]
 80099c6:	460b      	mov	r3, r1
 80099c8:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 80099ca:	2300      	movs	r3, #0
 80099cc:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 80099ce:	2300      	movs	r3, #0
 80099d0:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_ClrStall(pdev->pData, ep_addr);
 80099d2:	687b      	ldr	r3, [r7, #4]
 80099d4:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 80099d8:	78fa      	ldrb	r2, [r7, #3]
 80099da:	4611      	mov	r1, r2
 80099dc:	4618      	mov	r0, r3
 80099de:	f7f9 f961 	bl	8002ca4 <HAL_PCD_EP_ClrStall>
 80099e2:	4603      	mov	r3, r0
 80099e4:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 80099e6:	7bfb      	ldrb	r3, [r7, #15]
 80099e8:	4618      	mov	r0, r3
 80099ea:	f000 f8cb 	bl	8009b84 <USBD_Get_USB_Status>
 80099ee:	4603      	mov	r3, r0
 80099f0:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 80099f2:	7bbb      	ldrb	r3, [r7, #14]
}
 80099f4:	4618      	mov	r0, r3
 80099f6:	3710      	adds	r7, #16
 80099f8:	46bd      	mov	sp, r7
 80099fa:	bd80      	pop	{r7, pc}

080099fc <USBD_LL_IsStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Stall (1: Yes, 0: No)
  */
uint8_t USBD_LL_IsStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 80099fc:	b480      	push	{r7}
 80099fe:	b085      	sub	sp, #20
 8009a00:	af00      	add	r7, sp, #0
 8009a02:	6078      	str	r0, [r7, #4]
 8009a04:	460b      	mov	r3, r1
 8009a06:	70fb      	strb	r3, [r7, #3]
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef*) pdev->pData;
 8009a08:	687b      	ldr	r3, [r7, #4]
 8009a0a:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 8009a0e:	60fb      	str	r3, [r7, #12]

  if((ep_addr & 0x80) == 0x80)
 8009a10:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8009a14:	2b00      	cmp	r3, #0
 8009a16:	da0c      	bge.n	8009a32 <USBD_LL_IsStallEP+0x36>
  {
    return hpcd->IN_ep[ep_addr & 0x7F].is_stall;
 8009a18:	78fb      	ldrb	r3, [r7, #3]
 8009a1a:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8009a1e:	68f9      	ldr	r1, [r7, #12]
 8009a20:	1c5a      	adds	r2, r3, #1
 8009a22:	4613      	mov	r3, r2
 8009a24:	009b      	lsls	r3, r3, #2
 8009a26:	4413      	add	r3, r2
 8009a28:	00db      	lsls	r3, r3, #3
 8009a2a:	440b      	add	r3, r1
 8009a2c:	3302      	adds	r3, #2
 8009a2e:	781b      	ldrb	r3, [r3, #0]
 8009a30:	e00b      	b.n	8009a4a <USBD_LL_IsStallEP+0x4e>
  }
  else
  {
    return hpcd->OUT_ep[ep_addr & 0x7F].is_stall;
 8009a32:	78fb      	ldrb	r3, [r7, #3]
 8009a34:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 8009a38:	68f9      	ldr	r1, [r7, #12]
 8009a3a:	4613      	mov	r3, r2
 8009a3c:	009b      	lsls	r3, r3, #2
 8009a3e:	4413      	add	r3, r2
 8009a40:	00db      	lsls	r3, r3, #3
 8009a42:	440b      	add	r3, r1
 8009a44:	f503 73b5 	add.w	r3, r3, #362	; 0x16a
 8009a48:	781b      	ldrb	r3, [r3, #0]
  }
}
 8009a4a:	4618      	mov	r0, r3
 8009a4c:	3714      	adds	r7, #20
 8009a4e:	46bd      	mov	sp, r7
 8009a50:	bc80      	pop	{r7}
 8009a52:	4770      	bx	lr

08009a54 <USBD_LL_SetUSBAddress>:
  * @param  pdev: Device handle
  * @param  dev_addr: Device address
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_SetUSBAddress(USBD_HandleTypeDef *pdev, uint8_t dev_addr)
{
 8009a54:	b580      	push	{r7, lr}
 8009a56:	b084      	sub	sp, #16
 8009a58:	af00      	add	r7, sp, #0
 8009a5a:	6078      	str	r0, [r7, #4]
 8009a5c:	460b      	mov	r3, r1
 8009a5e:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8009a60:	2300      	movs	r3, #0
 8009a62:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8009a64:	2300      	movs	r3, #0
 8009a66:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_SetAddress(pdev->pData, dev_addr);
 8009a68:	687b      	ldr	r3, [r7, #4]
 8009a6a:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 8009a6e:	78fa      	ldrb	r2, [r7, #3]
 8009a70:	4611      	mov	r1, r2
 8009a72:	4618      	mov	r0, r3
 8009a74:	f7f8 ff6d 	bl	8002952 <HAL_PCD_SetAddress>
 8009a78:	4603      	mov	r3, r0
 8009a7a:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8009a7c:	7bfb      	ldrb	r3, [r7, #15]
 8009a7e:	4618      	mov	r0, r3
 8009a80:	f000 f880 	bl	8009b84 <USBD_Get_USB_Status>
 8009a84:	4603      	mov	r3, r0
 8009a86:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8009a88:	7bbb      	ldrb	r3, [r7, #14]
}
 8009a8a:	4618      	mov	r0, r3
 8009a8c:	3710      	adds	r7, #16
 8009a8e:	46bd      	mov	sp, r7
 8009a90:	bd80      	pop	{r7, pc}

08009a92 <USBD_LL_Transmit>:
  * @param  pbuf: Pointer to data to be sent
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Transmit(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint16_t size)
{
 8009a92:	b580      	push	{r7, lr}
 8009a94:	b086      	sub	sp, #24
 8009a96:	af00      	add	r7, sp, #0
 8009a98:	60f8      	str	r0, [r7, #12]
 8009a9a:	607a      	str	r2, [r7, #4]
 8009a9c:	461a      	mov	r2, r3
 8009a9e:	460b      	mov	r3, r1
 8009aa0:	72fb      	strb	r3, [r7, #11]
 8009aa2:	4613      	mov	r3, r2
 8009aa4:	813b      	strh	r3, [r7, #8]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8009aa6:	2300      	movs	r3, #0
 8009aa8:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8009aaa:	2300      	movs	r3, #0
 8009aac:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Transmit(pdev->pData, ep_addr, pbuf, size);
 8009aae:	68fb      	ldr	r3, [r7, #12]
 8009ab0:	f8d3 02c0 	ldr.w	r0, [r3, #704]	; 0x2c0
 8009ab4:	893b      	ldrh	r3, [r7, #8]
 8009ab6:	7af9      	ldrb	r1, [r7, #11]
 8009ab8:	687a      	ldr	r2, [r7, #4]
 8009aba:	f7f9 f85c 	bl	8002b76 <HAL_PCD_EP_Transmit>
 8009abe:	4603      	mov	r3, r0
 8009ac0:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8009ac2:	7dfb      	ldrb	r3, [r7, #23]
 8009ac4:	4618      	mov	r0, r3
 8009ac6:	f000 f85d 	bl	8009b84 <USBD_Get_USB_Status>
 8009aca:	4603      	mov	r3, r0
 8009acc:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 8009ace:	7dbb      	ldrb	r3, [r7, #22]
}
 8009ad0:	4618      	mov	r0, r3
 8009ad2:	3718      	adds	r7, #24
 8009ad4:	46bd      	mov	sp, r7
 8009ad6:	bd80      	pop	{r7, pc}

08009ad8 <USBD_LL_PrepareReceive>:
  * @param  pbuf: Pointer to data to be received
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_PrepareReceive(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint16_t size)
{
 8009ad8:	b580      	push	{r7, lr}
 8009ada:	b086      	sub	sp, #24
 8009adc:	af00      	add	r7, sp, #0
 8009ade:	60f8      	str	r0, [r7, #12]
 8009ae0:	607a      	str	r2, [r7, #4]
 8009ae2:	461a      	mov	r2, r3
 8009ae4:	460b      	mov	r3, r1
 8009ae6:	72fb      	strb	r3, [r7, #11]
 8009ae8:	4613      	mov	r3, r2
 8009aea:	813b      	strh	r3, [r7, #8]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8009aec:	2300      	movs	r3, #0
 8009aee:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8009af0:	2300      	movs	r3, #0
 8009af2:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Receive(pdev->pData, ep_addr, pbuf, size);
 8009af4:	68fb      	ldr	r3, [r7, #12]
 8009af6:	f8d3 02c0 	ldr.w	r0, [r3, #704]	; 0x2c0
 8009afa:	893b      	ldrh	r3, [r7, #8]
 8009afc:	7af9      	ldrb	r1, [r7, #11]
 8009afe:	687a      	ldr	r2, [r7, #4]
 8009b00:	f7f8 fff1 	bl	8002ae6 <HAL_PCD_EP_Receive>
 8009b04:	4603      	mov	r3, r0
 8009b06:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8009b08:	7dfb      	ldrb	r3, [r7, #23]
 8009b0a:	4618      	mov	r0, r3
 8009b0c:	f000 f83a 	bl	8009b84 <USBD_Get_USB_Status>
 8009b10:	4603      	mov	r3, r0
 8009b12:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 8009b14:	7dbb      	ldrb	r3, [r7, #22]
}
 8009b16:	4618      	mov	r0, r3
 8009b18:	3718      	adds	r7, #24
 8009b1a:	46bd      	mov	sp, r7
 8009b1c:	bd80      	pop	{r7, pc}

08009b1e <USBD_LL_GetRxDataSize>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Received Data Size
  */
uint32_t USBD_LL_GetRxDataSize(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8009b1e:	b580      	push	{r7, lr}
 8009b20:	b082      	sub	sp, #8
 8009b22:	af00      	add	r7, sp, #0
 8009b24:	6078      	str	r0, [r7, #4]
 8009b26:	460b      	mov	r3, r1
 8009b28:	70fb      	strb	r3, [r7, #3]
  return HAL_PCD_EP_GetRxCount((PCD_HandleTypeDef*) pdev->pData, ep_addr);
 8009b2a:	687b      	ldr	r3, [r7, #4]
 8009b2c:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 8009b30:	78fa      	ldrb	r2, [r7, #3]
 8009b32:	4611      	mov	r1, r2
 8009b34:	4618      	mov	r0, r3
 8009b36:	f7f9 f807 	bl	8002b48 <HAL_PCD_EP_GetRxCount>
 8009b3a:	4603      	mov	r3, r0
}
 8009b3c:	4618      	mov	r0, r3
 8009b3e:	3708      	adds	r7, #8
 8009b40:	46bd      	mov	sp, r7
 8009b42:	bd80      	pop	{r7, pc}

08009b44 <USBD_static_malloc>:
  * @brief  Static single allocation.
  * @param  size: Size of allocated memory
  * @retval None
  */
void *USBD_static_malloc(uint32_t size)
{
 8009b44:	b480      	push	{r7}
 8009b46:	b083      	sub	sp, #12
 8009b48:	af00      	add	r7, sp, #0
 8009b4a:	6078      	str	r0, [r7, #4]
  static uint32_t mem[(sizeof(USBD_CDC_HandleTypeDef)/4)+1];/* On 32-bit boundary */
  return mem;
 8009b4c:	4b02      	ldr	r3, [pc, #8]	; (8009b58 <USBD_static_malloc+0x14>)
}
 8009b4e:	4618      	mov	r0, r3
 8009b50:	370c      	adds	r7, #12
 8009b52:	46bd      	mov	sp, r7
 8009b54:	bc80      	pop	{r7}
 8009b56:	4770      	bx	lr
 8009b58:	2000148c 	.word	0x2000148c

08009b5c <USBD_static_free>:
  * @brief  Dummy memory free
  * @param  p: Pointer to allocated  memory address
  * @retval None
  */
void USBD_static_free(void *p)
{
 8009b5c:	b480      	push	{r7}
 8009b5e:	b083      	sub	sp, #12
 8009b60:	af00      	add	r7, sp, #0
 8009b62:	6078      	str	r0, [r7, #4]

}
 8009b64:	bf00      	nop
 8009b66:	370c      	adds	r7, #12
 8009b68:	46bd      	mov	sp, r7
 8009b6a:	bc80      	pop	{r7}
 8009b6c:	4770      	bx	lr

08009b6e <HAL_PCDEx_SetConnectionState>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCDEx_SetConnectionState(PCD_HandleTypeDef *hpcd, uint8_t state)
#else
void HAL_PCDEx_SetConnectionState(PCD_HandleTypeDef *hpcd, uint8_t state)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8009b6e:	b480      	push	{r7}
 8009b70:	b083      	sub	sp, #12
 8009b72:	af00      	add	r7, sp, #0
 8009b74:	6078      	str	r0, [r7, #4]
 8009b76:	460b      	mov	r3, r1
 8009b78:	70fb      	strb	r3, [r7, #3]
  {
    /* Configure High connection state. */

  }
  /* USER CODE END 6 */
}
 8009b7a:	bf00      	nop
 8009b7c:	370c      	adds	r7, #12
 8009b7e:	46bd      	mov	sp, r7
 8009b80:	bc80      	pop	{r7}
 8009b82:	4770      	bx	lr

08009b84 <USBD_Get_USB_Status>:
  * @brief  Returns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBD_StatusTypeDef USBD_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 8009b84:	b480      	push	{r7}
 8009b86:	b085      	sub	sp, #20
 8009b88:	af00      	add	r7, sp, #0
 8009b8a:	4603      	mov	r3, r0
 8009b8c:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8009b8e:	2300      	movs	r3, #0
 8009b90:	73fb      	strb	r3, [r7, #15]

  switch (hal_status)
 8009b92:	79fb      	ldrb	r3, [r7, #7]
 8009b94:	2b03      	cmp	r3, #3
 8009b96:	d817      	bhi.n	8009bc8 <USBD_Get_USB_Status+0x44>
 8009b98:	a201      	add	r2, pc, #4	; (adr r2, 8009ba0 <USBD_Get_USB_Status+0x1c>)
 8009b9a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009b9e:	bf00      	nop
 8009ba0:	08009bb1 	.word	0x08009bb1
 8009ba4:	08009bb7 	.word	0x08009bb7
 8009ba8:	08009bbd 	.word	0x08009bbd
 8009bac:	08009bc3 	.word	0x08009bc3
  {
    case HAL_OK :
      usb_status = USBD_OK;
 8009bb0:	2300      	movs	r3, #0
 8009bb2:	73fb      	strb	r3, [r7, #15]
    break;
 8009bb4:	e00b      	b.n	8009bce <USBD_Get_USB_Status+0x4a>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 8009bb6:	2302      	movs	r3, #2
 8009bb8:	73fb      	strb	r3, [r7, #15]
    break;
 8009bba:	e008      	b.n	8009bce <USBD_Get_USB_Status+0x4a>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 8009bbc:	2301      	movs	r3, #1
 8009bbe:	73fb      	strb	r3, [r7, #15]
    break;
 8009bc0:	e005      	b.n	8009bce <USBD_Get_USB_Status+0x4a>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 8009bc2:	2302      	movs	r3, #2
 8009bc4:	73fb      	strb	r3, [r7, #15]
    break;
 8009bc6:	e002      	b.n	8009bce <USBD_Get_USB_Status+0x4a>
    default :
      usb_status = USBD_FAIL;
 8009bc8:	2302      	movs	r3, #2
 8009bca:	73fb      	strb	r3, [r7, #15]
    break;
 8009bcc:	bf00      	nop
  }
  return usb_status;
 8009bce:	7bfb      	ldrb	r3, [r7, #15]
}
 8009bd0:	4618      	mov	r0, r3
 8009bd2:	3714      	adds	r7, #20
 8009bd4:	46bd      	mov	sp, r7
 8009bd6:	bc80      	pop	{r7}
 8009bd8:	4770      	bx	lr
 8009bda:	bf00      	nop

08009bdc <__cvt>:
 8009bdc:	2b00      	cmp	r3, #0
 8009bde:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009be2:	461f      	mov	r7, r3
 8009be4:	bfbb      	ittet	lt
 8009be6:	f103 4300 	addlt.w	r3, r3, #2147483648	; 0x80000000
 8009bea:	461f      	movlt	r7, r3
 8009bec:	2300      	movge	r3, #0
 8009bee:	232d      	movlt	r3, #45	; 0x2d
 8009bf0:	b088      	sub	sp, #32
 8009bf2:	4614      	mov	r4, r2
 8009bf4:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8009bf6:	9d10      	ldr	r5, [sp, #64]	; 0x40
 8009bf8:	7013      	strb	r3, [r2, #0]
 8009bfa:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8009bfc:	f8dd a04c 	ldr.w	sl, [sp, #76]	; 0x4c
 8009c00:	f023 0820 	bic.w	r8, r3, #32
 8009c04:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8009c08:	d005      	beq.n	8009c16 <__cvt+0x3a>
 8009c0a:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 8009c0e:	d100      	bne.n	8009c12 <__cvt+0x36>
 8009c10:	3501      	adds	r5, #1
 8009c12:	2302      	movs	r3, #2
 8009c14:	e000      	b.n	8009c18 <__cvt+0x3c>
 8009c16:	2303      	movs	r3, #3
 8009c18:	aa07      	add	r2, sp, #28
 8009c1a:	9204      	str	r2, [sp, #16]
 8009c1c:	aa06      	add	r2, sp, #24
 8009c1e:	e9cd a202 	strd	sl, r2, [sp, #8]
 8009c22:	e9cd 3500 	strd	r3, r5, [sp]
 8009c26:	4622      	mov	r2, r4
 8009c28:	463b      	mov	r3, r7
 8009c2a:	f000 fe41 	bl	800a8b0 <_dtoa_r>
 8009c2e:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 8009c32:	4606      	mov	r6, r0
 8009c34:	d102      	bne.n	8009c3c <__cvt+0x60>
 8009c36:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8009c38:	07db      	lsls	r3, r3, #31
 8009c3a:	d522      	bpl.n	8009c82 <__cvt+0xa6>
 8009c3c:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8009c40:	eb06 0905 	add.w	r9, r6, r5
 8009c44:	d110      	bne.n	8009c68 <__cvt+0x8c>
 8009c46:	7833      	ldrb	r3, [r6, #0]
 8009c48:	2b30      	cmp	r3, #48	; 0x30
 8009c4a:	d10a      	bne.n	8009c62 <__cvt+0x86>
 8009c4c:	2200      	movs	r2, #0
 8009c4e:	2300      	movs	r3, #0
 8009c50:	4620      	mov	r0, r4
 8009c52:	4639      	mov	r1, r7
 8009c54:	f7f6 fea8 	bl	80009a8 <__aeabi_dcmpeq>
 8009c58:	b918      	cbnz	r0, 8009c62 <__cvt+0x86>
 8009c5a:	f1c5 0501 	rsb	r5, r5, #1
 8009c5e:	f8ca 5000 	str.w	r5, [sl]
 8009c62:	f8da 3000 	ldr.w	r3, [sl]
 8009c66:	4499      	add	r9, r3
 8009c68:	2200      	movs	r2, #0
 8009c6a:	2300      	movs	r3, #0
 8009c6c:	4620      	mov	r0, r4
 8009c6e:	4639      	mov	r1, r7
 8009c70:	f7f6 fe9a 	bl	80009a8 <__aeabi_dcmpeq>
 8009c74:	b108      	cbz	r0, 8009c7a <__cvt+0x9e>
 8009c76:	f8cd 901c 	str.w	r9, [sp, #28]
 8009c7a:	2230      	movs	r2, #48	; 0x30
 8009c7c:	9b07      	ldr	r3, [sp, #28]
 8009c7e:	454b      	cmp	r3, r9
 8009c80:	d307      	bcc.n	8009c92 <__cvt+0xb6>
 8009c82:	4630      	mov	r0, r6
 8009c84:	9b07      	ldr	r3, [sp, #28]
 8009c86:	9a15      	ldr	r2, [sp, #84]	; 0x54
 8009c88:	1b9b      	subs	r3, r3, r6
 8009c8a:	6013      	str	r3, [r2, #0]
 8009c8c:	b008      	add	sp, #32
 8009c8e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009c92:	1c59      	adds	r1, r3, #1
 8009c94:	9107      	str	r1, [sp, #28]
 8009c96:	701a      	strb	r2, [r3, #0]
 8009c98:	e7f0      	b.n	8009c7c <__cvt+0xa0>

08009c9a <__exponent>:
 8009c9a:	4603      	mov	r3, r0
 8009c9c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8009c9e:	2900      	cmp	r1, #0
 8009ca0:	f803 2b02 	strb.w	r2, [r3], #2
 8009ca4:	bfb6      	itet	lt
 8009ca6:	222d      	movlt	r2, #45	; 0x2d
 8009ca8:	222b      	movge	r2, #43	; 0x2b
 8009caa:	4249      	neglt	r1, r1
 8009cac:	2909      	cmp	r1, #9
 8009cae:	7042      	strb	r2, [r0, #1]
 8009cb0:	dd2a      	ble.n	8009d08 <__exponent+0x6e>
 8009cb2:	f10d 0207 	add.w	r2, sp, #7
 8009cb6:	4617      	mov	r7, r2
 8009cb8:	260a      	movs	r6, #10
 8009cba:	fb91 f5f6 	sdiv	r5, r1, r6
 8009cbe:	4694      	mov	ip, r2
 8009cc0:	fb06 1415 	mls	r4, r6, r5, r1
 8009cc4:	3430      	adds	r4, #48	; 0x30
 8009cc6:	f80c 4c01 	strb.w	r4, [ip, #-1]
 8009cca:	460c      	mov	r4, r1
 8009ccc:	2c63      	cmp	r4, #99	; 0x63
 8009cce:	4629      	mov	r1, r5
 8009cd0:	f102 32ff 	add.w	r2, r2, #4294967295
 8009cd4:	dcf1      	bgt.n	8009cba <__exponent+0x20>
 8009cd6:	3130      	adds	r1, #48	; 0x30
 8009cd8:	f1ac 0402 	sub.w	r4, ip, #2
 8009cdc:	f802 1c01 	strb.w	r1, [r2, #-1]
 8009ce0:	4622      	mov	r2, r4
 8009ce2:	1c41      	adds	r1, r0, #1
 8009ce4:	42ba      	cmp	r2, r7
 8009ce6:	d30a      	bcc.n	8009cfe <__exponent+0x64>
 8009ce8:	f10d 0209 	add.w	r2, sp, #9
 8009cec:	eba2 020c 	sub.w	r2, r2, ip
 8009cf0:	42bc      	cmp	r4, r7
 8009cf2:	bf88      	it	hi
 8009cf4:	2200      	movhi	r2, #0
 8009cf6:	4413      	add	r3, r2
 8009cf8:	1a18      	subs	r0, r3, r0
 8009cfa:	b003      	add	sp, #12
 8009cfc:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8009cfe:	f812 5b01 	ldrb.w	r5, [r2], #1
 8009d02:	f801 5f01 	strb.w	r5, [r1, #1]!
 8009d06:	e7ed      	b.n	8009ce4 <__exponent+0x4a>
 8009d08:	2330      	movs	r3, #48	; 0x30
 8009d0a:	3130      	adds	r1, #48	; 0x30
 8009d0c:	7083      	strb	r3, [r0, #2]
 8009d0e:	70c1      	strb	r1, [r0, #3]
 8009d10:	1d03      	adds	r3, r0, #4
 8009d12:	e7f1      	b.n	8009cf8 <__exponent+0x5e>

08009d14 <_printf_float>:
 8009d14:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009d18:	b091      	sub	sp, #68	; 0x44
 8009d1a:	460c      	mov	r4, r1
 8009d1c:	f8dd 8068 	ldr.w	r8, [sp, #104]	; 0x68
 8009d20:	4616      	mov	r6, r2
 8009d22:	461f      	mov	r7, r3
 8009d24:	4605      	mov	r5, r0
 8009d26:	f000 fcb3 	bl	800a690 <_localeconv_r>
 8009d2a:	6803      	ldr	r3, [r0, #0]
 8009d2c:	4618      	mov	r0, r3
 8009d2e:	9309      	str	r3, [sp, #36]	; 0x24
 8009d30:	f7f6 fa0e 	bl	8000150 <strlen>
 8009d34:	2300      	movs	r3, #0
 8009d36:	930e      	str	r3, [sp, #56]	; 0x38
 8009d38:	f8d8 3000 	ldr.w	r3, [r8]
 8009d3c:	900a      	str	r0, [sp, #40]	; 0x28
 8009d3e:	3307      	adds	r3, #7
 8009d40:	f023 0307 	bic.w	r3, r3, #7
 8009d44:	f103 0208 	add.w	r2, r3, #8
 8009d48:	f894 9018 	ldrb.w	r9, [r4, #24]
 8009d4c:	f8d4 b000 	ldr.w	fp, [r4]
 8009d50:	f8c8 2000 	str.w	r2, [r8]
 8009d54:	e9d3 a800 	ldrd	sl, r8, [r3]
 8009d58:	4652      	mov	r2, sl
 8009d5a:	4643      	mov	r3, r8
 8009d5c:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 8009d60:	f028 4300 	bic.w	r3, r8, #2147483648	; 0x80000000
 8009d64:	930b      	str	r3, [sp, #44]	; 0x2c
 8009d66:	f04f 32ff 	mov.w	r2, #4294967295
 8009d6a:	4650      	mov	r0, sl
 8009d6c:	4b9c      	ldr	r3, [pc, #624]	; (8009fe0 <_printf_float+0x2cc>)
 8009d6e:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8009d70:	f7f6 fe4c 	bl	8000a0c <__aeabi_dcmpun>
 8009d74:	bb70      	cbnz	r0, 8009dd4 <_printf_float+0xc0>
 8009d76:	f04f 32ff 	mov.w	r2, #4294967295
 8009d7a:	4650      	mov	r0, sl
 8009d7c:	4b98      	ldr	r3, [pc, #608]	; (8009fe0 <_printf_float+0x2cc>)
 8009d7e:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8009d80:	f7f6 fe26 	bl	80009d0 <__aeabi_dcmple>
 8009d84:	bb30      	cbnz	r0, 8009dd4 <_printf_float+0xc0>
 8009d86:	2200      	movs	r2, #0
 8009d88:	2300      	movs	r3, #0
 8009d8a:	4650      	mov	r0, sl
 8009d8c:	4641      	mov	r1, r8
 8009d8e:	f7f6 fe15 	bl	80009bc <__aeabi_dcmplt>
 8009d92:	b110      	cbz	r0, 8009d9a <_printf_float+0x86>
 8009d94:	232d      	movs	r3, #45	; 0x2d
 8009d96:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8009d9a:	4a92      	ldr	r2, [pc, #584]	; (8009fe4 <_printf_float+0x2d0>)
 8009d9c:	4b92      	ldr	r3, [pc, #584]	; (8009fe8 <_printf_float+0x2d4>)
 8009d9e:	f1b9 0f47 	cmp.w	r9, #71	; 0x47
 8009da2:	bf94      	ite	ls
 8009da4:	4690      	movls	r8, r2
 8009da6:	4698      	movhi	r8, r3
 8009da8:	2303      	movs	r3, #3
 8009daa:	f04f 0a00 	mov.w	sl, #0
 8009dae:	6123      	str	r3, [r4, #16]
 8009db0:	f02b 0304 	bic.w	r3, fp, #4
 8009db4:	6023      	str	r3, [r4, #0]
 8009db6:	4633      	mov	r3, r6
 8009db8:	4621      	mov	r1, r4
 8009dba:	4628      	mov	r0, r5
 8009dbc:	9700      	str	r7, [sp, #0]
 8009dbe:	aa0f      	add	r2, sp, #60	; 0x3c
 8009dc0:	f000 f9d6 	bl	800a170 <_printf_common>
 8009dc4:	3001      	adds	r0, #1
 8009dc6:	f040 8090 	bne.w	8009eea <_printf_float+0x1d6>
 8009dca:	f04f 30ff 	mov.w	r0, #4294967295
 8009dce:	b011      	add	sp, #68	; 0x44
 8009dd0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009dd4:	4652      	mov	r2, sl
 8009dd6:	4643      	mov	r3, r8
 8009dd8:	4650      	mov	r0, sl
 8009dda:	4641      	mov	r1, r8
 8009ddc:	f7f6 fe16 	bl	8000a0c <__aeabi_dcmpun>
 8009de0:	b148      	cbz	r0, 8009df6 <_printf_float+0xe2>
 8009de2:	f1b8 0f00 	cmp.w	r8, #0
 8009de6:	bfb8      	it	lt
 8009de8:	232d      	movlt	r3, #45	; 0x2d
 8009dea:	4a80      	ldr	r2, [pc, #512]	; (8009fec <_printf_float+0x2d8>)
 8009dec:	bfb8      	it	lt
 8009dee:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 8009df2:	4b7f      	ldr	r3, [pc, #508]	; (8009ff0 <_printf_float+0x2dc>)
 8009df4:	e7d3      	b.n	8009d9e <_printf_float+0x8a>
 8009df6:	6863      	ldr	r3, [r4, #4]
 8009df8:	f009 01df 	and.w	r1, r9, #223	; 0xdf
 8009dfc:	1c5a      	adds	r2, r3, #1
 8009dfe:	d142      	bne.n	8009e86 <_printf_float+0x172>
 8009e00:	2306      	movs	r3, #6
 8009e02:	6063      	str	r3, [r4, #4]
 8009e04:	2200      	movs	r2, #0
 8009e06:	9206      	str	r2, [sp, #24]
 8009e08:	aa0e      	add	r2, sp, #56	; 0x38
 8009e0a:	e9cd 9204 	strd	r9, r2, [sp, #16]
 8009e0e:	aa0d      	add	r2, sp, #52	; 0x34
 8009e10:	f44b 6380 	orr.w	r3, fp, #1024	; 0x400
 8009e14:	9203      	str	r2, [sp, #12]
 8009e16:	f10d 0233 	add.w	r2, sp, #51	; 0x33
 8009e1a:	e9cd 3201 	strd	r3, r2, [sp, #4]
 8009e1e:	6023      	str	r3, [r4, #0]
 8009e20:	6863      	ldr	r3, [r4, #4]
 8009e22:	4652      	mov	r2, sl
 8009e24:	9300      	str	r3, [sp, #0]
 8009e26:	4628      	mov	r0, r5
 8009e28:	4643      	mov	r3, r8
 8009e2a:	910b      	str	r1, [sp, #44]	; 0x2c
 8009e2c:	f7ff fed6 	bl	8009bdc <__cvt>
 8009e30:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8009e32:	4680      	mov	r8, r0
 8009e34:	2947      	cmp	r1, #71	; 0x47
 8009e36:	990d      	ldr	r1, [sp, #52]	; 0x34
 8009e38:	d108      	bne.n	8009e4c <_printf_float+0x138>
 8009e3a:	1cc8      	adds	r0, r1, #3
 8009e3c:	db02      	blt.n	8009e44 <_printf_float+0x130>
 8009e3e:	6863      	ldr	r3, [r4, #4]
 8009e40:	4299      	cmp	r1, r3
 8009e42:	dd40      	ble.n	8009ec6 <_printf_float+0x1b2>
 8009e44:	f1a9 0902 	sub.w	r9, r9, #2
 8009e48:	fa5f f989 	uxtb.w	r9, r9
 8009e4c:	f1b9 0f65 	cmp.w	r9, #101	; 0x65
 8009e50:	d81f      	bhi.n	8009e92 <_printf_float+0x17e>
 8009e52:	464a      	mov	r2, r9
 8009e54:	3901      	subs	r1, #1
 8009e56:	f104 0050 	add.w	r0, r4, #80	; 0x50
 8009e5a:	910d      	str	r1, [sp, #52]	; 0x34
 8009e5c:	f7ff ff1d 	bl	8009c9a <__exponent>
 8009e60:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8009e62:	4682      	mov	sl, r0
 8009e64:	1813      	adds	r3, r2, r0
 8009e66:	2a01      	cmp	r2, #1
 8009e68:	6123      	str	r3, [r4, #16]
 8009e6a:	dc02      	bgt.n	8009e72 <_printf_float+0x15e>
 8009e6c:	6822      	ldr	r2, [r4, #0]
 8009e6e:	07d2      	lsls	r2, r2, #31
 8009e70:	d501      	bpl.n	8009e76 <_printf_float+0x162>
 8009e72:	3301      	adds	r3, #1
 8009e74:	6123      	str	r3, [r4, #16]
 8009e76:	f89d 3033 	ldrb.w	r3, [sp, #51]	; 0x33
 8009e7a:	2b00      	cmp	r3, #0
 8009e7c:	d09b      	beq.n	8009db6 <_printf_float+0xa2>
 8009e7e:	232d      	movs	r3, #45	; 0x2d
 8009e80:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8009e84:	e797      	b.n	8009db6 <_printf_float+0xa2>
 8009e86:	2947      	cmp	r1, #71	; 0x47
 8009e88:	d1bc      	bne.n	8009e04 <_printf_float+0xf0>
 8009e8a:	2b00      	cmp	r3, #0
 8009e8c:	d1ba      	bne.n	8009e04 <_printf_float+0xf0>
 8009e8e:	2301      	movs	r3, #1
 8009e90:	e7b7      	b.n	8009e02 <_printf_float+0xee>
 8009e92:	f1b9 0f66 	cmp.w	r9, #102	; 0x66
 8009e96:	d118      	bne.n	8009eca <_printf_float+0x1b6>
 8009e98:	2900      	cmp	r1, #0
 8009e9a:	6863      	ldr	r3, [r4, #4]
 8009e9c:	dd0b      	ble.n	8009eb6 <_printf_float+0x1a2>
 8009e9e:	6121      	str	r1, [r4, #16]
 8009ea0:	b913      	cbnz	r3, 8009ea8 <_printf_float+0x194>
 8009ea2:	6822      	ldr	r2, [r4, #0]
 8009ea4:	07d0      	lsls	r0, r2, #31
 8009ea6:	d502      	bpl.n	8009eae <_printf_float+0x19a>
 8009ea8:	3301      	adds	r3, #1
 8009eaa:	440b      	add	r3, r1
 8009eac:	6123      	str	r3, [r4, #16]
 8009eae:	f04f 0a00 	mov.w	sl, #0
 8009eb2:	65a1      	str	r1, [r4, #88]	; 0x58
 8009eb4:	e7df      	b.n	8009e76 <_printf_float+0x162>
 8009eb6:	b913      	cbnz	r3, 8009ebe <_printf_float+0x1aa>
 8009eb8:	6822      	ldr	r2, [r4, #0]
 8009eba:	07d2      	lsls	r2, r2, #31
 8009ebc:	d501      	bpl.n	8009ec2 <_printf_float+0x1ae>
 8009ebe:	3302      	adds	r3, #2
 8009ec0:	e7f4      	b.n	8009eac <_printf_float+0x198>
 8009ec2:	2301      	movs	r3, #1
 8009ec4:	e7f2      	b.n	8009eac <_printf_float+0x198>
 8009ec6:	f04f 0967 	mov.w	r9, #103	; 0x67
 8009eca:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8009ecc:	4299      	cmp	r1, r3
 8009ece:	db05      	blt.n	8009edc <_printf_float+0x1c8>
 8009ed0:	6823      	ldr	r3, [r4, #0]
 8009ed2:	6121      	str	r1, [r4, #16]
 8009ed4:	07d8      	lsls	r0, r3, #31
 8009ed6:	d5ea      	bpl.n	8009eae <_printf_float+0x19a>
 8009ed8:	1c4b      	adds	r3, r1, #1
 8009eda:	e7e7      	b.n	8009eac <_printf_float+0x198>
 8009edc:	2900      	cmp	r1, #0
 8009ede:	bfcc      	ite	gt
 8009ee0:	2201      	movgt	r2, #1
 8009ee2:	f1c1 0202 	rsble	r2, r1, #2
 8009ee6:	4413      	add	r3, r2
 8009ee8:	e7e0      	b.n	8009eac <_printf_float+0x198>
 8009eea:	6823      	ldr	r3, [r4, #0]
 8009eec:	055a      	lsls	r2, r3, #21
 8009eee:	d407      	bmi.n	8009f00 <_printf_float+0x1ec>
 8009ef0:	6923      	ldr	r3, [r4, #16]
 8009ef2:	4642      	mov	r2, r8
 8009ef4:	4631      	mov	r1, r6
 8009ef6:	4628      	mov	r0, r5
 8009ef8:	47b8      	blx	r7
 8009efa:	3001      	adds	r0, #1
 8009efc:	d12b      	bne.n	8009f56 <_printf_float+0x242>
 8009efe:	e764      	b.n	8009dca <_printf_float+0xb6>
 8009f00:	f1b9 0f65 	cmp.w	r9, #101	; 0x65
 8009f04:	f240 80dd 	bls.w	800a0c2 <_printf_float+0x3ae>
 8009f08:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8009f0c:	2200      	movs	r2, #0
 8009f0e:	2300      	movs	r3, #0
 8009f10:	f7f6 fd4a 	bl	80009a8 <__aeabi_dcmpeq>
 8009f14:	2800      	cmp	r0, #0
 8009f16:	d033      	beq.n	8009f80 <_printf_float+0x26c>
 8009f18:	2301      	movs	r3, #1
 8009f1a:	4631      	mov	r1, r6
 8009f1c:	4628      	mov	r0, r5
 8009f1e:	4a35      	ldr	r2, [pc, #212]	; (8009ff4 <_printf_float+0x2e0>)
 8009f20:	47b8      	blx	r7
 8009f22:	3001      	adds	r0, #1
 8009f24:	f43f af51 	beq.w	8009dca <_printf_float+0xb6>
 8009f28:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 8009f2c:	429a      	cmp	r2, r3
 8009f2e:	db02      	blt.n	8009f36 <_printf_float+0x222>
 8009f30:	6823      	ldr	r3, [r4, #0]
 8009f32:	07d8      	lsls	r0, r3, #31
 8009f34:	d50f      	bpl.n	8009f56 <_printf_float+0x242>
 8009f36:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8009f3a:	4631      	mov	r1, r6
 8009f3c:	4628      	mov	r0, r5
 8009f3e:	47b8      	blx	r7
 8009f40:	3001      	adds	r0, #1
 8009f42:	f43f af42 	beq.w	8009dca <_printf_float+0xb6>
 8009f46:	f04f 0800 	mov.w	r8, #0
 8009f4a:	f104 091a 	add.w	r9, r4, #26
 8009f4e:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8009f50:	3b01      	subs	r3, #1
 8009f52:	4543      	cmp	r3, r8
 8009f54:	dc09      	bgt.n	8009f6a <_printf_float+0x256>
 8009f56:	6823      	ldr	r3, [r4, #0]
 8009f58:	079b      	lsls	r3, r3, #30
 8009f5a:	f100 8104 	bmi.w	800a166 <_printf_float+0x452>
 8009f5e:	68e0      	ldr	r0, [r4, #12]
 8009f60:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8009f62:	4298      	cmp	r0, r3
 8009f64:	bfb8      	it	lt
 8009f66:	4618      	movlt	r0, r3
 8009f68:	e731      	b.n	8009dce <_printf_float+0xba>
 8009f6a:	2301      	movs	r3, #1
 8009f6c:	464a      	mov	r2, r9
 8009f6e:	4631      	mov	r1, r6
 8009f70:	4628      	mov	r0, r5
 8009f72:	47b8      	blx	r7
 8009f74:	3001      	adds	r0, #1
 8009f76:	f43f af28 	beq.w	8009dca <_printf_float+0xb6>
 8009f7a:	f108 0801 	add.w	r8, r8, #1
 8009f7e:	e7e6      	b.n	8009f4e <_printf_float+0x23a>
 8009f80:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8009f82:	2b00      	cmp	r3, #0
 8009f84:	dc38      	bgt.n	8009ff8 <_printf_float+0x2e4>
 8009f86:	2301      	movs	r3, #1
 8009f88:	4631      	mov	r1, r6
 8009f8a:	4628      	mov	r0, r5
 8009f8c:	4a19      	ldr	r2, [pc, #100]	; (8009ff4 <_printf_float+0x2e0>)
 8009f8e:	47b8      	blx	r7
 8009f90:	3001      	adds	r0, #1
 8009f92:	f43f af1a 	beq.w	8009dca <_printf_float+0xb6>
 8009f96:	e9dd 320d 	ldrd	r3, r2, [sp, #52]	; 0x34
 8009f9a:	4313      	orrs	r3, r2
 8009f9c:	d102      	bne.n	8009fa4 <_printf_float+0x290>
 8009f9e:	6823      	ldr	r3, [r4, #0]
 8009fa0:	07d9      	lsls	r1, r3, #31
 8009fa2:	d5d8      	bpl.n	8009f56 <_printf_float+0x242>
 8009fa4:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8009fa8:	4631      	mov	r1, r6
 8009faa:	4628      	mov	r0, r5
 8009fac:	47b8      	blx	r7
 8009fae:	3001      	adds	r0, #1
 8009fb0:	f43f af0b 	beq.w	8009dca <_printf_float+0xb6>
 8009fb4:	f04f 0900 	mov.w	r9, #0
 8009fb8:	f104 0a1a 	add.w	sl, r4, #26
 8009fbc:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8009fbe:	425b      	negs	r3, r3
 8009fc0:	454b      	cmp	r3, r9
 8009fc2:	dc01      	bgt.n	8009fc8 <_printf_float+0x2b4>
 8009fc4:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8009fc6:	e794      	b.n	8009ef2 <_printf_float+0x1de>
 8009fc8:	2301      	movs	r3, #1
 8009fca:	4652      	mov	r2, sl
 8009fcc:	4631      	mov	r1, r6
 8009fce:	4628      	mov	r0, r5
 8009fd0:	47b8      	blx	r7
 8009fd2:	3001      	adds	r0, #1
 8009fd4:	f43f aef9 	beq.w	8009dca <_printf_float+0xb6>
 8009fd8:	f109 0901 	add.w	r9, r9, #1
 8009fdc:	e7ee      	b.n	8009fbc <_printf_float+0x2a8>
 8009fde:	bf00      	nop
 8009fe0:	7fefffff 	.word	0x7fefffff
 8009fe4:	0800c58a 	.word	0x0800c58a
 8009fe8:	0800c58e 	.word	0x0800c58e
 8009fec:	0800c592 	.word	0x0800c592
 8009ff0:	0800c596 	.word	0x0800c596
 8009ff4:	0800c59a 	.word	0x0800c59a
 8009ff8:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8009ffa:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8009ffc:	429a      	cmp	r2, r3
 8009ffe:	bfa8      	it	ge
 800a000:	461a      	movge	r2, r3
 800a002:	2a00      	cmp	r2, #0
 800a004:	4691      	mov	r9, r2
 800a006:	dc37      	bgt.n	800a078 <_printf_float+0x364>
 800a008:	f04f 0b00 	mov.w	fp, #0
 800a00c:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800a010:	f104 021a 	add.w	r2, r4, #26
 800a014:	f8d4 a058 	ldr.w	sl, [r4, #88]	; 0x58
 800a018:	ebaa 0309 	sub.w	r3, sl, r9
 800a01c:	455b      	cmp	r3, fp
 800a01e:	dc33      	bgt.n	800a088 <_printf_float+0x374>
 800a020:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 800a024:	429a      	cmp	r2, r3
 800a026:	db3b      	blt.n	800a0a0 <_printf_float+0x38c>
 800a028:	6823      	ldr	r3, [r4, #0]
 800a02a:	07da      	lsls	r2, r3, #31
 800a02c:	d438      	bmi.n	800a0a0 <_printf_float+0x38c>
 800a02e:	e9dd 320d 	ldrd	r3, r2, [sp, #52]	; 0x34
 800a032:	eba2 0903 	sub.w	r9, r2, r3
 800a036:	eba2 020a 	sub.w	r2, r2, sl
 800a03a:	4591      	cmp	r9, r2
 800a03c:	bfa8      	it	ge
 800a03e:	4691      	movge	r9, r2
 800a040:	f1b9 0f00 	cmp.w	r9, #0
 800a044:	dc34      	bgt.n	800a0b0 <_printf_float+0x39c>
 800a046:	f04f 0800 	mov.w	r8, #0
 800a04a:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800a04e:	f104 0a1a 	add.w	sl, r4, #26
 800a052:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 800a056:	1a9b      	subs	r3, r3, r2
 800a058:	eba3 0309 	sub.w	r3, r3, r9
 800a05c:	4543      	cmp	r3, r8
 800a05e:	f77f af7a 	ble.w	8009f56 <_printf_float+0x242>
 800a062:	2301      	movs	r3, #1
 800a064:	4652      	mov	r2, sl
 800a066:	4631      	mov	r1, r6
 800a068:	4628      	mov	r0, r5
 800a06a:	47b8      	blx	r7
 800a06c:	3001      	adds	r0, #1
 800a06e:	f43f aeac 	beq.w	8009dca <_printf_float+0xb6>
 800a072:	f108 0801 	add.w	r8, r8, #1
 800a076:	e7ec      	b.n	800a052 <_printf_float+0x33e>
 800a078:	4613      	mov	r3, r2
 800a07a:	4631      	mov	r1, r6
 800a07c:	4642      	mov	r2, r8
 800a07e:	4628      	mov	r0, r5
 800a080:	47b8      	blx	r7
 800a082:	3001      	adds	r0, #1
 800a084:	d1c0      	bne.n	800a008 <_printf_float+0x2f4>
 800a086:	e6a0      	b.n	8009dca <_printf_float+0xb6>
 800a088:	2301      	movs	r3, #1
 800a08a:	4631      	mov	r1, r6
 800a08c:	4628      	mov	r0, r5
 800a08e:	920b      	str	r2, [sp, #44]	; 0x2c
 800a090:	47b8      	blx	r7
 800a092:	3001      	adds	r0, #1
 800a094:	f43f ae99 	beq.w	8009dca <_printf_float+0xb6>
 800a098:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800a09a:	f10b 0b01 	add.w	fp, fp, #1
 800a09e:	e7b9      	b.n	800a014 <_printf_float+0x300>
 800a0a0:	4631      	mov	r1, r6
 800a0a2:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800a0a6:	4628      	mov	r0, r5
 800a0a8:	47b8      	blx	r7
 800a0aa:	3001      	adds	r0, #1
 800a0ac:	d1bf      	bne.n	800a02e <_printf_float+0x31a>
 800a0ae:	e68c      	b.n	8009dca <_printf_float+0xb6>
 800a0b0:	464b      	mov	r3, r9
 800a0b2:	4631      	mov	r1, r6
 800a0b4:	4628      	mov	r0, r5
 800a0b6:	eb08 020a 	add.w	r2, r8, sl
 800a0ba:	47b8      	blx	r7
 800a0bc:	3001      	adds	r0, #1
 800a0be:	d1c2      	bne.n	800a046 <_printf_float+0x332>
 800a0c0:	e683      	b.n	8009dca <_printf_float+0xb6>
 800a0c2:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800a0c4:	2a01      	cmp	r2, #1
 800a0c6:	dc01      	bgt.n	800a0cc <_printf_float+0x3b8>
 800a0c8:	07db      	lsls	r3, r3, #31
 800a0ca:	d539      	bpl.n	800a140 <_printf_float+0x42c>
 800a0cc:	2301      	movs	r3, #1
 800a0ce:	4642      	mov	r2, r8
 800a0d0:	4631      	mov	r1, r6
 800a0d2:	4628      	mov	r0, r5
 800a0d4:	47b8      	blx	r7
 800a0d6:	3001      	adds	r0, #1
 800a0d8:	f43f ae77 	beq.w	8009dca <_printf_float+0xb6>
 800a0dc:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800a0e0:	4631      	mov	r1, r6
 800a0e2:	4628      	mov	r0, r5
 800a0e4:	47b8      	blx	r7
 800a0e6:	3001      	adds	r0, #1
 800a0e8:	f43f ae6f 	beq.w	8009dca <_printf_float+0xb6>
 800a0ec:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 800a0f0:	2200      	movs	r2, #0
 800a0f2:	2300      	movs	r3, #0
 800a0f4:	f8dd 9038 	ldr.w	r9, [sp, #56]	; 0x38
 800a0f8:	f7f6 fc56 	bl	80009a8 <__aeabi_dcmpeq>
 800a0fc:	b9d8      	cbnz	r0, 800a136 <_printf_float+0x422>
 800a0fe:	f109 33ff 	add.w	r3, r9, #4294967295
 800a102:	f108 0201 	add.w	r2, r8, #1
 800a106:	4631      	mov	r1, r6
 800a108:	4628      	mov	r0, r5
 800a10a:	47b8      	blx	r7
 800a10c:	3001      	adds	r0, #1
 800a10e:	d10e      	bne.n	800a12e <_printf_float+0x41a>
 800a110:	e65b      	b.n	8009dca <_printf_float+0xb6>
 800a112:	2301      	movs	r3, #1
 800a114:	464a      	mov	r2, r9
 800a116:	4631      	mov	r1, r6
 800a118:	4628      	mov	r0, r5
 800a11a:	47b8      	blx	r7
 800a11c:	3001      	adds	r0, #1
 800a11e:	f43f ae54 	beq.w	8009dca <_printf_float+0xb6>
 800a122:	f108 0801 	add.w	r8, r8, #1
 800a126:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800a128:	3b01      	subs	r3, #1
 800a12a:	4543      	cmp	r3, r8
 800a12c:	dcf1      	bgt.n	800a112 <_printf_float+0x3fe>
 800a12e:	4653      	mov	r3, sl
 800a130:	f104 0250 	add.w	r2, r4, #80	; 0x50
 800a134:	e6de      	b.n	8009ef4 <_printf_float+0x1e0>
 800a136:	f04f 0800 	mov.w	r8, #0
 800a13a:	f104 091a 	add.w	r9, r4, #26
 800a13e:	e7f2      	b.n	800a126 <_printf_float+0x412>
 800a140:	2301      	movs	r3, #1
 800a142:	4642      	mov	r2, r8
 800a144:	e7df      	b.n	800a106 <_printf_float+0x3f2>
 800a146:	2301      	movs	r3, #1
 800a148:	464a      	mov	r2, r9
 800a14a:	4631      	mov	r1, r6
 800a14c:	4628      	mov	r0, r5
 800a14e:	47b8      	blx	r7
 800a150:	3001      	adds	r0, #1
 800a152:	f43f ae3a 	beq.w	8009dca <_printf_float+0xb6>
 800a156:	f108 0801 	add.w	r8, r8, #1
 800a15a:	68e3      	ldr	r3, [r4, #12]
 800a15c:	990f      	ldr	r1, [sp, #60]	; 0x3c
 800a15e:	1a5b      	subs	r3, r3, r1
 800a160:	4543      	cmp	r3, r8
 800a162:	dcf0      	bgt.n	800a146 <_printf_float+0x432>
 800a164:	e6fb      	b.n	8009f5e <_printf_float+0x24a>
 800a166:	f04f 0800 	mov.w	r8, #0
 800a16a:	f104 0919 	add.w	r9, r4, #25
 800a16e:	e7f4      	b.n	800a15a <_printf_float+0x446>

0800a170 <_printf_common>:
 800a170:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800a174:	4616      	mov	r6, r2
 800a176:	4699      	mov	r9, r3
 800a178:	688a      	ldr	r2, [r1, #8]
 800a17a:	690b      	ldr	r3, [r1, #16]
 800a17c:	4607      	mov	r7, r0
 800a17e:	4293      	cmp	r3, r2
 800a180:	bfb8      	it	lt
 800a182:	4613      	movlt	r3, r2
 800a184:	6033      	str	r3, [r6, #0]
 800a186:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800a18a:	460c      	mov	r4, r1
 800a18c:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800a190:	b10a      	cbz	r2, 800a196 <_printf_common+0x26>
 800a192:	3301      	adds	r3, #1
 800a194:	6033      	str	r3, [r6, #0]
 800a196:	6823      	ldr	r3, [r4, #0]
 800a198:	0699      	lsls	r1, r3, #26
 800a19a:	bf42      	ittt	mi
 800a19c:	6833      	ldrmi	r3, [r6, #0]
 800a19e:	3302      	addmi	r3, #2
 800a1a0:	6033      	strmi	r3, [r6, #0]
 800a1a2:	6825      	ldr	r5, [r4, #0]
 800a1a4:	f015 0506 	ands.w	r5, r5, #6
 800a1a8:	d106      	bne.n	800a1b8 <_printf_common+0x48>
 800a1aa:	f104 0a19 	add.w	sl, r4, #25
 800a1ae:	68e3      	ldr	r3, [r4, #12]
 800a1b0:	6832      	ldr	r2, [r6, #0]
 800a1b2:	1a9b      	subs	r3, r3, r2
 800a1b4:	42ab      	cmp	r3, r5
 800a1b6:	dc2b      	bgt.n	800a210 <_printf_common+0xa0>
 800a1b8:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 800a1bc:	1e13      	subs	r3, r2, #0
 800a1be:	6822      	ldr	r2, [r4, #0]
 800a1c0:	bf18      	it	ne
 800a1c2:	2301      	movne	r3, #1
 800a1c4:	0692      	lsls	r2, r2, #26
 800a1c6:	d430      	bmi.n	800a22a <_printf_common+0xba>
 800a1c8:	4649      	mov	r1, r9
 800a1ca:	4638      	mov	r0, r7
 800a1cc:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800a1d0:	47c0      	blx	r8
 800a1d2:	3001      	adds	r0, #1
 800a1d4:	d023      	beq.n	800a21e <_printf_common+0xae>
 800a1d6:	6823      	ldr	r3, [r4, #0]
 800a1d8:	6922      	ldr	r2, [r4, #16]
 800a1da:	f003 0306 	and.w	r3, r3, #6
 800a1de:	2b04      	cmp	r3, #4
 800a1e0:	bf14      	ite	ne
 800a1e2:	2500      	movne	r5, #0
 800a1e4:	6833      	ldreq	r3, [r6, #0]
 800a1e6:	f04f 0600 	mov.w	r6, #0
 800a1ea:	bf08      	it	eq
 800a1ec:	68e5      	ldreq	r5, [r4, #12]
 800a1ee:	f104 041a 	add.w	r4, r4, #26
 800a1f2:	bf08      	it	eq
 800a1f4:	1aed      	subeq	r5, r5, r3
 800a1f6:	f854 3c12 	ldr.w	r3, [r4, #-18]
 800a1fa:	bf08      	it	eq
 800a1fc:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800a200:	4293      	cmp	r3, r2
 800a202:	bfc4      	itt	gt
 800a204:	1a9b      	subgt	r3, r3, r2
 800a206:	18ed      	addgt	r5, r5, r3
 800a208:	42b5      	cmp	r5, r6
 800a20a:	d11a      	bne.n	800a242 <_printf_common+0xd2>
 800a20c:	2000      	movs	r0, #0
 800a20e:	e008      	b.n	800a222 <_printf_common+0xb2>
 800a210:	2301      	movs	r3, #1
 800a212:	4652      	mov	r2, sl
 800a214:	4649      	mov	r1, r9
 800a216:	4638      	mov	r0, r7
 800a218:	47c0      	blx	r8
 800a21a:	3001      	adds	r0, #1
 800a21c:	d103      	bne.n	800a226 <_printf_common+0xb6>
 800a21e:	f04f 30ff 	mov.w	r0, #4294967295
 800a222:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a226:	3501      	adds	r5, #1
 800a228:	e7c1      	b.n	800a1ae <_printf_common+0x3e>
 800a22a:	2030      	movs	r0, #48	; 0x30
 800a22c:	18e1      	adds	r1, r4, r3
 800a22e:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800a232:	1c5a      	adds	r2, r3, #1
 800a234:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800a238:	4422      	add	r2, r4
 800a23a:	3302      	adds	r3, #2
 800a23c:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800a240:	e7c2      	b.n	800a1c8 <_printf_common+0x58>
 800a242:	2301      	movs	r3, #1
 800a244:	4622      	mov	r2, r4
 800a246:	4649      	mov	r1, r9
 800a248:	4638      	mov	r0, r7
 800a24a:	47c0      	blx	r8
 800a24c:	3001      	adds	r0, #1
 800a24e:	d0e6      	beq.n	800a21e <_printf_common+0xae>
 800a250:	3601      	adds	r6, #1
 800a252:	e7d9      	b.n	800a208 <_printf_common+0x98>

0800a254 <_printf_i>:
 800a254:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800a258:	7e0f      	ldrb	r7, [r1, #24]
 800a25a:	4691      	mov	r9, r2
 800a25c:	2f78      	cmp	r7, #120	; 0x78
 800a25e:	4680      	mov	r8, r0
 800a260:	460c      	mov	r4, r1
 800a262:	469a      	mov	sl, r3
 800a264:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 800a266:	f101 0243 	add.w	r2, r1, #67	; 0x43
 800a26a:	d807      	bhi.n	800a27c <_printf_i+0x28>
 800a26c:	2f62      	cmp	r7, #98	; 0x62
 800a26e:	d80a      	bhi.n	800a286 <_printf_i+0x32>
 800a270:	2f00      	cmp	r7, #0
 800a272:	f000 80d5 	beq.w	800a420 <_printf_i+0x1cc>
 800a276:	2f58      	cmp	r7, #88	; 0x58
 800a278:	f000 80c1 	beq.w	800a3fe <_printf_i+0x1aa>
 800a27c:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800a280:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 800a284:	e03a      	b.n	800a2fc <_printf_i+0xa8>
 800a286:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 800a28a:	2b15      	cmp	r3, #21
 800a28c:	d8f6      	bhi.n	800a27c <_printf_i+0x28>
 800a28e:	a101      	add	r1, pc, #4	; (adr r1, 800a294 <_printf_i+0x40>)
 800a290:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800a294:	0800a2ed 	.word	0x0800a2ed
 800a298:	0800a301 	.word	0x0800a301
 800a29c:	0800a27d 	.word	0x0800a27d
 800a2a0:	0800a27d 	.word	0x0800a27d
 800a2a4:	0800a27d 	.word	0x0800a27d
 800a2a8:	0800a27d 	.word	0x0800a27d
 800a2ac:	0800a301 	.word	0x0800a301
 800a2b0:	0800a27d 	.word	0x0800a27d
 800a2b4:	0800a27d 	.word	0x0800a27d
 800a2b8:	0800a27d 	.word	0x0800a27d
 800a2bc:	0800a27d 	.word	0x0800a27d
 800a2c0:	0800a407 	.word	0x0800a407
 800a2c4:	0800a32d 	.word	0x0800a32d
 800a2c8:	0800a3c1 	.word	0x0800a3c1
 800a2cc:	0800a27d 	.word	0x0800a27d
 800a2d0:	0800a27d 	.word	0x0800a27d
 800a2d4:	0800a429 	.word	0x0800a429
 800a2d8:	0800a27d 	.word	0x0800a27d
 800a2dc:	0800a32d 	.word	0x0800a32d
 800a2e0:	0800a27d 	.word	0x0800a27d
 800a2e4:	0800a27d 	.word	0x0800a27d
 800a2e8:	0800a3c9 	.word	0x0800a3c9
 800a2ec:	682b      	ldr	r3, [r5, #0]
 800a2ee:	1d1a      	adds	r2, r3, #4
 800a2f0:	681b      	ldr	r3, [r3, #0]
 800a2f2:	602a      	str	r2, [r5, #0]
 800a2f4:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800a2f8:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800a2fc:	2301      	movs	r3, #1
 800a2fe:	e0a0      	b.n	800a442 <_printf_i+0x1ee>
 800a300:	6820      	ldr	r0, [r4, #0]
 800a302:	682b      	ldr	r3, [r5, #0]
 800a304:	0607      	lsls	r7, r0, #24
 800a306:	f103 0104 	add.w	r1, r3, #4
 800a30a:	6029      	str	r1, [r5, #0]
 800a30c:	d501      	bpl.n	800a312 <_printf_i+0xbe>
 800a30e:	681e      	ldr	r6, [r3, #0]
 800a310:	e003      	b.n	800a31a <_printf_i+0xc6>
 800a312:	0646      	lsls	r6, r0, #25
 800a314:	d5fb      	bpl.n	800a30e <_printf_i+0xba>
 800a316:	f9b3 6000 	ldrsh.w	r6, [r3]
 800a31a:	2e00      	cmp	r6, #0
 800a31c:	da03      	bge.n	800a326 <_printf_i+0xd2>
 800a31e:	232d      	movs	r3, #45	; 0x2d
 800a320:	4276      	negs	r6, r6
 800a322:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800a326:	230a      	movs	r3, #10
 800a328:	4859      	ldr	r0, [pc, #356]	; (800a490 <_printf_i+0x23c>)
 800a32a:	e012      	b.n	800a352 <_printf_i+0xfe>
 800a32c:	682b      	ldr	r3, [r5, #0]
 800a32e:	6820      	ldr	r0, [r4, #0]
 800a330:	1d19      	adds	r1, r3, #4
 800a332:	6029      	str	r1, [r5, #0]
 800a334:	0605      	lsls	r5, r0, #24
 800a336:	d501      	bpl.n	800a33c <_printf_i+0xe8>
 800a338:	681e      	ldr	r6, [r3, #0]
 800a33a:	e002      	b.n	800a342 <_printf_i+0xee>
 800a33c:	0641      	lsls	r1, r0, #25
 800a33e:	d5fb      	bpl.n	800a338 <_printf_i+0xe4>
 800a340:	881e      	ldrh	r6, [r3, #0]
 800a342:	2f6f      	cmp	r7, #111	; 0x6f
 800a344:	bf0c      	ite	eq
 800a346:	2308      	moveq	r3, #8
 800a348:	230a      	movne	r3, #10
 800a34a:	4851      	ldr	r0, [pc, #324]	; (800a490 <_printf_i+0x23c>)
 800a34c:	2100      	movs	r1, #0
 800a34e:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800a352:	6865      	ldr	r5, [r4, #4]
 800a354:	2d00      	cmp	r5, #0
 800a356:	bfa8      	it	ge
 800a358:	6821      	ldrge	r1, [r4, #0]
 800a35a:	60a5      	str	r5, [r4, #8]
 800a35c:	bfa4      	itt	ge
 800a35e:	f021 0104 	bicge.w	r1, r1, #4
 800a362:	6021      	strge	r1, [r4, #0]
 800a364:	b90e      	cbnz	r6, 800a36a <_printf_i+0x116>
 800a366:	2d00      	cmp	r5, #0
 800a368:	d04b      	beq.n	800a402 <_printf_i+0x1ae>
 800a36a:	4615      	mov	r5, r2
 800a36c:	fbb6 f1f3 	udiv	r1, r6, r3
 800a370:	fb03 6711 	mls	r7, r3, r1, r6
 800a374:	5dc7      	ldrb	r7, [r0, r7]
 800a376:	f805 7d01 	strb.w	r7, [r5, #-1]!
 800a37a:	4637      	mov	r7, r6
 800a37c:	42bb      	cmp	r3, r7
 800a37e:	460e      	mov	r6, r1
 800a380:	d9f4      	bls.n	800a36c <_printf_i+0x118>
 800a382:	2b08      	cmp	r3, #8
 800a384:	d10b      	bne.n	800a39e <_printf_i+0x14a>
 800a386:	6823      	ldr	r3, [r4, #0]
 800a388:	07de      	lsls	r6, r3, #31
 800a38a:	d508      	bpl.n	800a39e <_printf_i+0x14a>
 800a38c:	6923      	ldr	r3, [r4, #16]
 800a38e:	6861      	ldr	r1, [r4, #4]
 800a390:	4299      	cmp	r1, r3
 800a392:	bfde      	ittt	le
 800a394:	2330      	movle	r3, #48	; 0x30
 800a396:	f805 3c01 	strble.w	r3, [r5, #-1]
 800a39a:	f105 35ff 	addle.w	r5, r5, #4294967295
 800a39e:	1b52      	subs	r2, r2, r5
 800a3a0:	6122      	str	r2, [r4, #16]
 800a3a2:	464b      	mov	r3, r9
 800a3a4:	4621      	mov	r1, r4
 800a3a6:	4640      	mov	r0, r8
 800a3a8:	f8cd a000 	str.w	sl, [sp]
 800a3ac:	aa03      	add	r2, sp, #12
 800a3ae:	f7ff fedf 	bl	800a170 <_printf_common>
 800a3b2:	3001      	adds	r0, #1
 800a3b4:	d14a      	bne.n	800a44c <_printf_i+0x1f8>
 800a3b6:	f04f 30ff 	mov.w	r0, #4294967295
 800a3ba:	b004      	add	sp, #16
 800a3bc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a3c0:	6823      	ldr	r3, [r4, #0]
 800a3c2:	f043 0320 	orr.w	r3, r3, #32
 800a3c6:	6023      	str	r3, [r4, #0]
 800a3c8:	2778      	movs	r7, #120	; 0x78
 800a3ca:	4832      	ldr	r0, [pc, #200]	; (800a494 <_printf_i+0x240>)
 800a3cc:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 800a3d0:	6823      	ldr	r3, [r4, #0]
 800a3d2:	6829      	ldr	r1, [r5, #0]
 800a3d4:	061f      	lsls	r7, r3, #24
 800a3d6:	f851 6b04 	ldr.w	r6, [r1], #4
 800a3da:	d402      	bmi.n	800a3e2 <_printf_i+0x18e>
 800a3dc:	065f      	lsls	r7, r3, #25
 800a3de:	bf48      	it	mi
 800a3e0:	b2b6      	uxthmi	r6, r6
 800a3e2:	07df      	lsls	r7, r3, #31
 800a3e4:	bf48      	it	mi
 800a3e6:	f043 0320 	orrmi.w	r3, r3, #32
 800a3ea:	6029      	str	r1, [r5, #0]
 800a3ec:	bf48      	it	mi
 800a3ee:	6023      	strmi	r3, [r4, #0]
 800a3f0:	b91e      	cbnz	r6, 800a3fa <_printf_i+0x1a6>
 800a3f2:	6823      	ldr	r3, [r4, #0]
 800a3f4:	f023 0320 	bic.w	r3, r3, #32
 800a3f8:	6023      	str	r3, [r4, #0]
 800a3fa:	2310      	movs	r3, #16
 800a3fc:	e7a6      	b.n	800a34c <_printf_i+0xf8>
 800a3fe:	4824      	ldr	r0, [pc, #144]	; (800a490 <_printf_i+0x23c>)
 800a400:	e7e4      	b.n	800a3cc <_printf_i+0x178>
 800a402:	4615      	mov	r5, r2
 800a404:	e7bd      	b.n	800a382 <_printf_i+0x12e>
 800a406:	682b      	ldr	r3, [r5, #0]
 800a408:	6826      	ldr	r6, [r4, #0]
 800a40a:	1d18      	adds	r0, r3, #4
 800a40c:	6961      	ldr	r1, [r4, #20]
 800a40e:	6028      	str	r0, [r5, #0]
 800a410:	0635      	lsls	r5, r6, #24
 800a412:	681b      	ldr	r3, [r3, #0]
 800a414:	d501      	bpl.n	800a41a <_printf_i+0x1c6>
 800a416:	6019      	str	r1, [r3, #0]
 800a418:	e002      	b.n	800a420 <_printf_i+0x1cc>
 800a41a:	0670      	lsls	r0, r6, #25
 800a41c:	d5fb      	bpl.n	800a416 <_printf_i+0x1c2>
 800a41e:	8019      	strh	r1, [r3, #0]
 800a420:	2300      	movs	r3, #0
 800a422:	4615      	mov	r5, r2
 800a424:	6123      	str	r3, [r4, #16]
 800a426:	e7bc      	b.n	800a3a2 <_printf_i+0x14e>
 800a428:	682b      	ldr	r3, [r5, #0]
 800a42a:	2100      	movs	r1, #0
 800a42c:	1d1a      	adds	r2, r3, #4
 800a42e:	602a      	str	r2, [r5, #0]
 800a430:	681d      	ldr	r5, [r3, #0]
 800a432:	6862      	ldr	r2, [r4, #4]
 800a434:	4628      	mov	r0, r5
 800a436:	f000 f9a1 	bl	800a77c <memchr>
 800a43a:	b108      	cbz	r0, 800a440 <_printf_i+0x1ec>
 800a43c:	1b40      	subs	r0, r0, r5
 800a43e:	6060      	str	r0, [r4, #4]
 800a440:	6863      	ldr	r3, [r4, #4]
 800a442:	6123      	str	r3, [r4, #16]
 800a444:	2300      	movs	r3, #0
 800a446:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800a44a:	e7aa      	b.n	800a3a2 <_printf_i+0x14e>
 800a44c:	462a      	mov	r2, r5
 800a44e:	4649      	mov	r1, r9
 800a450:	4640      	mov	r0, r8
 800a452:	6923      	ldr	r3, [r4, #16]
 800a454:	47d0      	blx	sl
 800a456:	3001      	adds	r0, #1
 800a458:	d0ad      	beq.n	800a3b6 <_printf_i+0x162>
 800a45a:	6823      	ldr	r3, [r4, #0]
 800a45c:	079b      	lsls	r3, r3, #30
 800a45e:	d413      	bmi.n	800a488 <_printf_i+0x234>
 800a460:	68e0      	ldr	r0, [r4, #12]
 800a462:	9b03      	ldr	r3, [sp, #12]
 800a464:	4298      	cmp	r0, r3
 800a466:	bfb8      	it	lt
 800a468:	4618      	movlt	r0, r3
 800a46a:	e7a6      	b.n	800a3ba <_printf_i+0x166>
 800a46c:	2301      	movs	r3, #1
 800a46e:	4632      	mov	r2, r6
 800a470:	4649      	mov	r1, r9
 800a472:	4640      	mov	r0, r8
 800a474:	47d0      	blx	sl
 800a476:	3001      	adds	r0, #1
 800a478:	d09d      	beq.n	800a3b6 <_printf_i+0x162>
 800a47a:	3501      	adds	r5, #1
 800a47c:	68e3      	ldr	r3, [r4, #12]
 800a47e:	9903      	ldr	r1, [sp, #12]
 800a480:	1a5b      	subs	r3, r3, r1
 800a482:	42ab      	cmp	r3, r5
 800a484:	dcf2      	bgt.n	800a46c <_printf_i+0x218>
 800a486:	e7eb      	b.n	800a460 <_printf_i+0x20c>
 800a488:	2500      	movs	r5, #0
 800a48a:	f104 0619 	add.w	r6, r4, #25
 800a48e:	e7f5      	b.n	800a47c <_printf_i+0x228>
 800a490:	0800c59c 	.word	0x0800c59c
 800a494:	0800c5ad 	.word	0x0800c5ad

0800a498 <std>:
 800a498:	2300      	movs	r3, #0
 800a49a:	b510      	push	{r4, lr}
 800a49c:	4604      	mov	r4, r0
 800a49e:	e9c0 3300 	strd	r3, r3, [r0]
 800a4a2:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800a4a6:	6083      	str	r3, [r0, #8]
 800a4a8:	8181      	strh	r1, [r0, #12]
 800a4aa:	6643      	str	r3, [r0, #100]	; 0x64
 800a4ac:	81c2      	strh	r2, [r0, #14]
 800a4ae:	6183      	str	r3, [r0, #24]
 800a4b0:	4619      	mov	r1, r3
 800a4b2:	2208      	movs	r2, #8
 800a4b4:	305c      	adds	r0, #92	; 0x5c
 800a4b6:	f000 f8e2 	bl	800a67e <memset>
 800a4ba:	4b05      	ldr	r3, [pc, #20]	; (800a4d0 <std+0x38>)
 800a4bc:	6224      	str	r4, [r4, #32]
 800a4be:	6263      	str	r3, [r4, #36]	; 0x24
 800a4c0:	4b04      	ldr	r3, [pc, #16]	; (800a4d4 <std+0x3c>)
 800a4c2:	62a3      	str	r3, [r4, #40]	; 0x28
 800a4c4:	4b04      	ldr	r3, [pc, #16]	; (800a4d8 <std+0x40>)
 800a4c6:	62e3      	str	r3, [r4, #44]	; 0x2c
 800a4c8:	4b04      	ldr	r3, [pc, #16]	; (800a4dc <std+0x44>)
 800a4ca:	6323      	str	r3, [r4, #48]	; 0x30
 800a4cc:	bd10      	pop	{r4, pc}
 800a4ce:	bf00      	nop
 800a4d0:	0800a5f9 	.word	0x0800a5f9
 800a4d4:	0800a61b 	.word	0x0800a61b
 800a4d8:	0800a653 	.word	0x0800a653
 800a4dc:	0800a677 	.word	0x0800a677

0800a4e0 <stdio_exit_handler>:
 800a4e0:	4a02      	ldr	r2, [pc, #8]	; (800a4ec <stdio_exit_handler+0xc>)
 800a4e2:	4903      	ldr	r1, [pc, #12]	; (800a4f0 <stdio_exit_handler+0x10>)
 800a4e4:	4803      	ldr	r0, [pc, #12]	; (800a4f4 <stdio_exit_handler+0x14>)
 800a4e6:	f000 b869 	b.w	800a5bc <_fwalk_sglue>
 800a4ea:	bf00      	nop
 800a4ec:	20000190 	.word	0x20000190
 800a4f0:	0800be65 	.word	0x0800be65
 800a4f4:	2000019c 	.word	0x2000019c

0800a4f8 <cleanup_stdio>:
 800a4f8:	6841      	ldr	r1, [r0, #4]
 800a4fa:	4b0c      	ldr	r3, [pc, #48]	; (800a52c <cleanup_stdio+0x34>)
 800a4fc:	b510      	push	{r4, lr}
 800a4fe:	4299      	cmp	r1, r3
 800a500:	4604      	mov	r4, r0
 800a502:	d001      	beq.n	800a508 <cleanup_stdio+0x10>
 800a504:	f001 fcae 	bl	800be64 <_fflush_r>
 800a508:	68a1      	ldr	r1, [r4, #8]
 800a50a:	4b09      	ldr	r3, [pc, #36]	; (800a530 <cleanup_stdio+0x38>)
 800a50c:	4299      	cmp	r1, r3
 800a50e:	d002      	beq.n	800a516 <cleanup_stdio+0x1e>
 800a510:	4620      	mov	r0, r4
 800a512:	f001 fca7 	bl	800be64 <_fflush_r>
 800a516:	68e1      	ldr	r1, [r4, #12]
 800a518:	4b06      	ldr	r3, [pc, #24]	; (800a534 <cleanup_stdio+0x3c>)
 800a51a:	4299      	cmp	r1, r3
 800a51c:	d004      	beq.n	800a528 <cleanup_stdio+0x30>
 800a51e:	4620      	mov	r0, r4
 800a520:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800a524:	f001 bc9e 	b.w	800be64 <_fflush_r>
 800a528:	bd10      	pop	{r4, pc}
 800a52a:	bf00      	nop
 800a52c:	200016ac 	.word	0x200016ac
 800a530:	20001714 	.word	0x20001714
 800a534:	2000177c 	.word	0x2000177c

0800a538 <global_stdio_init.part.0>:
 800a538:	b510      	push	{r4, lr}
 800a53a:	4b0b      	ldr	r3, [pc, #44]	; (800a568 <global_stdio_init.part.0+0x30>)
 800a53c:	4c0b      	ldr	r4, [pc, #44]	; (800a56c <global_stdio_init.part.0+0x34>)
 800a53e:	4a0c      	ldr	r2, [pc, #48]	; (800a570 <global_stdio_init.part.0+0x38>)
 800a540:	4620      	mov	r0, r4
 800a542:	601a      	str	r2, [r3, #0]
 800a544:	2104      	movs	r1, #4
 800a546:	2200      	movs	r2, #0
 800a548:	f7ff ffa6 	bl	800a498 <std>
 800a54c:	f104 0068 	add.w	r0, r4, #104	; 0x68
 800a550:	2201      	movs	r2, #1
 800a552:	2109      	movs	r1, #9
 800a554:	f7ff ffa0 	bl	800a498 <std>
 800a558:	f104 00d0 	add.w	r0, r4, #208	; 0xd0
 800a55c:	2202      	movs	r2, #2
 800a55e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800a562:	2112      	movs	r1, #18
 800a564:	f7ff bf98 	b.w	800a498 <std>
 800a568:	200017e4 	.word	0x200017e4
 800a56c:	200016ac 	.word	0x200016ac
 800a570:	0800a4e1 	.word	0x0800a4e1

0800a574 <__sfp_lock_acquire>:
 800a574:	4801      	ldr	r0, [pc, #4]	; (800a57c <__sfp_lock_acquire+0x8>)
 800a576:	f000 b8ff 	b.w	800a778 <__retarget_lock_acquire_recursive>
 800a57a:	bf00      	nop
 800a57c:	200017ed 	.word	0x200017ed

0800a580 <__sfp_lock_release>:
 800a580:	4801      	ldr	r0, [pc, #4]	; (800a588 <__sfp_lock_release+0x8>)
 800a582:	f000 b8fa 	b.w	800a77a <__retarget_lock_release_recursive>
 800a586:	bf00      	nop
 800a588:	200017ed 	.word	0x200017ed

0800a58c <__sinit>:
 800a58c:	b510      	push	{r4, lr}
 800a58e:	4604      	mov	r4, r0
 800a590:	f7ff fff0 	bl	800a574 <__sfp_lock_acquire>
 800a594:	6a23      	ldr	r3, [r4, #32]
 800a596:	b11b      	cbz	r3, 800a5a0 <__sinit+0x14>
 800a598:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800a59c:	f7ff bff0 	b.w	800a580 <__sfp_lock_release>
 800a5a0:	4b04      	ldr	r3, [pc, #16]	; (800a5b4 <__sinit+0x28>)
 800a5a2:	6223      	str	r3, [r4, #32]
 800a5a4:	4b04      	ldr	r3, [pc, #16]	; (800a5b8 <__sinit+0x2c>)
 800a5a6:	681b      	ldr	r3, [r3, #0]
 800a5a8:	2b00      	cmp	r3, #0
 800a5aa:	d1f5      	bne.n	800a598 <__sinit+0xc>
 800a5ac:	f7ff ffc4 	bl	800a538 <global_stdio_init.part.0>
 800a5b0:	e7f2      	b.n	800a598 <__sinit+0xc>
 800a5b2:	bf00      	nop
 800a5b4:	0800a4f9 	.word	0x0800a4f9
 800a5b8:	200017e4 	.word	0x200017e4

0800a5bc <_fwalk_sglue>:
 800a5bc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800a5c0:	4607      	mov	r7, r0
 800a5c2:	4688      	mov	r8, r1
 800a5c4:	4614      	mov	r4, r2
 800a5c6:	2600      	movs	r6, #0
 800a5c8:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800a5cc:	f1b9 0901 	subs.w	r9, r9, #1
 800a5d0:	d505      	bpl.n	800a5de <_fwalk_sglue+0x22>
 800a5d2:	6824      	ldr	r4, [r4, #0]
 800a5d4:	2c00      	cmp	r4, #0
 800a5d6:	d1f7      	bne.n	800a5c8 <_fwalk_sglue+0xc>
 800a5d8:	4630      	mov	r0, r6
 800a5da:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800a5de:	89ab      	ldrh	r3, [r5, #12]
 800a5e0:	2b01      	cmp	r3, #1
 800a5e2:	d907      	bls.n	800a5f4 <_fwalk_sglue+0x38>
 800a5e4:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800a5e8:	3301      	adds	r3, #1
 800a5ea:	d003      	beq.n	800a5f4 <_fwalk_sglue+0x38>
 800a5ec:	4629      	mov	r1, r5
 800a5ee:	4638      	mov	r0, r7
 800a5f0:	47c0      	blx	r8
 800a5f2:	4306      	orrs	r6, r0
 800a5f4:	3568      	adds	r5, #104	; 0x68
 800a5f6:	e7e9      	b.n	800a5cc <_fwalk_sglue+0x10>

0800a5f8 <__sread>:
 800a5f8:	b510      	push	{r4, lr}
 800a5fa:	460c      	mov	r4, r1
 800a5fc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a600:	f000 f86c 	bl	800a6dc <_read_r>
 800a604:	2800      	cmp	r0, #0
 800a606:	bfab      	itete	ge
 800a608:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 800a60a:	89a3      	ldrhlt	r3, [r4, #12]
 800a60c:	181b      	addge	r3, r3, r0
 800a60e:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800a612:	bfac      	ite	ge
 800a614:	6563      	strge	r3, [r4, #84]	; 0x54
 800a616:	81a3      	strhlt	r3, [r4, #12]
 800a618:	bd10      	pop	{r4, pc}

0800a61a <__swrite>:
 800a61a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a61e:	461f      	mov	r7, r3
 800a620:	898b      	ldrh	r3, [r1, #12]
 800a622:	4605      	mov	r5, r0
 800a624:	05db      	lsls	r3, r3, #23
 800a626:	460c      	mov	r4, r1
 800a628:	4616      	mov	r6, r2
 800a62a:	d505      	bpl.n	800a638 <__swrite+0x1e>
 800a62c:	2302      	movs	r3, #2
 800a62e:	2200      	movs	r2, #0
 800a630:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a634:	f000 f840 	bl	800a6b8 <_lseek_r>
 800a638:	89a3      	ldrh	r3, [r4, #12]
 800a63a:	4632      	mov	r2, r6
 800a63c:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800a640:	81a3      	strh	r3, [r4, #12]
 800a642:	4628      	mov	r0, r5
 800a644:	463b      	mov	r3, r7
 800a646:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800a64a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800a64e:	f000 b857 	b.w	800a700 <_write_r>

0800a652 <__sseek>:
 800a652:	b510      	push	{r4, lr}
 800a654:	460c      	mov	r4, r1
 800a656:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a65a:	f000 f82d 	bl	800a6b8 <_lseek_r>
 800a65e:	1c43      	adds	r3, r0, #1
 800a660:	89a3      	ldrh	r3, [r4, #12]
 800a662:	bf15      	itete	ne
 800a664:	6560      	strne	r0, [r4, #84]	; 0x54
 800a666:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800a66a:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800a66e:	81a3      	strheq	r3, [r4, #12]
 800a670:	bf18      	it	ne
 800a672:	81a3      	strhne	r3, [r4, #12]
 800a674:	bd10      	pop	{r4, pc}

0800a676 <__sclose>:
 800a676:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a67a:	f000 b80d 	b.w	800a698 <_close_r>

0800a67e <memset>:
 800a67e:	4603      	mov	r3, r0
 800a680:	4402      	add	r2, r0
 800a682:	4293      	cmp	r3, r2
 800a684:	d100      	bne.n	800a688 <memset+0xa>
 800a686:	4770      	bx	lr
 800a688:	f803 1b01 	strb.w	r1, [r3], #1
 800a68c:	e7f9      	b.n	800a682 <memset+0x4>
	...

0800a690 <_localeconv_r>:
 800a690:	4800      	ldr	r0, [pc, #0]	; (800a694 <_localeconv_r+0x4>)
 800a692:	4770      	bx	lr
 800a694:	200002dc 	.word	0x200002dc

0800a698 <_close_r>:
 800a698:	b538      	push	{r3, r4, r5, lr}
 800a69a:	2300      	movs	r3, #0
 800a69c:	4d05      	ldr	r5, [pc, #20]	; (800a6b4 <_close_r+0x1c>)
 800a69e:	4604      	mov	r4, r0
 800a6a0:	4608      	mov	r0, r1
 800a6a2:	602b      	str	r3, [r5, #0]
 800a6a4:	f7f7 fb3e 	bl	8001d24 <_close>
 800a6a8:	1c43      	adds	r3, r0, #1
 800a6aa:	d102      	bne.n	800a6b2 <_close_r+0x1a>
 800a6ac:	682b      	ldr	r3, [r5, #0]
 800a6ae:	b103      	cbz	r3, 800a6b2 <_close_r+0x1a>
 800a6b0:	6023      	str	r3, [r4, #0]
 800a6b2:	bd38      	pop	{r3, r4, r5, pc}
 800a6b4:	200017e8 	.word	0x200017e8

0800a6b8 <_lseek_r>:
 800a6b8:	b538      	push	{r3, r4, r5, lr}
 800a6ba:	4604      	mov	r4, r0
 800a6bc:	4608      	mov	r0, r1
 800a6be:	4611      	mov	r1, r2
 800a6c0:	2200      	movs	r2, #0
 800a6c2:	4d05      	ldr	r5, [pc, #20]	; (800a6d8 <_lseek_r+0x20>)
 800a6c4:	602a      	str	r2, [r5, #0]
 800a6c6:	461a      	mov	r2, r3
 800a6c8:	f7f7 fb50 	bl	8001d6c <_lseek>
 800a6cc:	1c43      	adds	r3, r0, #1
 800a6ce:	d102      	bne.n	800a6d6 <_lseek_r+0x1e>
 800a6d0:	682b      	ldr	r3, [r5, #0]
 800a6d2:	b103      	cbz	r3, 800a6d6 <_lseek_r+0x1e>
 800a6d4:	6023      	str	r3, [r4, #0]
 800a6d6:	bd38      	pop	{r3, r4, r5, pc}
 800a6d8:	200017e8 	.word	0x200017e8

0800a6dc <_read_r>:
 800a6dc:	b538      	push	{r3, r4, r5, lr}
 800a6de:	4604      	mov	r4, r0
 800a6e0:	4608      	mov	r0, r1
 800a6e2:	4611      	mov	r1, r2
 800a6e4:	2200      	movs	r2, #0
 800a6e6:	4d05      	ldr	r5, [pc, #20]	; (800a6fc <_read_r+0x20>)
 800a6e8:	602a      	str	r2, [r5, #0]
 800a6ea:	461a      	mov	r2, r3
 800a6ec:	f7f7 fae1 	bl	8001cb2 <_read>
 800a6f0:	1c43      	adds	r3, r0, #1
 800a6f2:	d102      	bne.n	800a6fa <_read_r+0x1e>
 800a6f4:	682b      	ldr	r3, [r5, #0]
 800a6f6:	b103      	cbz	r3, 800a6fa <_read_r+0x1e>
 800a6f8:	6023      	str	r3, [r4, #0]
 800a6fa:	bd38      	pop	{r3, r4, r5, pc}
 800a6fc:	200017e8 	.word	0x200017e8

0800a700 <_write_r>:
 800a700:	b538      	push	{r3, r4, r5, lr}
 800a702:	4604      	mov	r4, r0
 800a704:	4608      	mov	r0, r1
 800a706:	4611      	mov	r1, r2
 800a708:	2200      	movs	r2, #0
 800a70a:	4d05      	ldr	r5, [pc, #20]	; (800a720 <_write_r+0x20>)
 800a70c:	602a      	str	r2, [r5, #0]
 800a70e:	461a      	mov	r2, r3
 800a710:	f7f7 faec 	bl	8001cec <_write>
 800a714:	1c43      	adds	r3, r0, #1
 800a716:	d102      	bne.n	800a71e <_write_r+0x1e>
 800a718:	682b      	ldr	r3, [r5, #0]
 800a71a:	b103      	cbz	r3, 800a71e <_write_r+0x1e>
 800a71c:	6023      	str	r3, [r4, #0]
 800a71e:	bd38      	pop	{r3, r4, r5, pc}
 800a720:	200017e8 	.word	0x200017e8

0800a724 <__errno>:
 800a724:	4b01      	ldr	r3, [pc, #4]	; (800a72c <__errno+0x8>)
 800a726:	6818      	ldr	r0, [r3, #0]
 800a728:	4770      	bx	lr
 800a72a:	bf00      	nop
 800a72c:	200001e8 	.word	0x200001e8

0800a730 <__libc_init_array>:
 800a730:	b570      	push	{r4, r5, r6, lr}
 800a732:	2600      	movs	r6, #0
 800a734:	4d0c      	ldr	r5, [pc, #48]	; (800a768 <__libc_init_array+0x38>)
 800a736:	4c0d      	ldr	r4, [pc, #52]	; (800a76c <__libc_init_array+0x3c>)
 800a738:	1b64      	subs	r4, r4, r5
 800a73a:	10a4      	asrs	r4, r4, #2
 800a73c:	42a6      	cmp	r6, r4
 800a73e:	d109      	bne.n	800a754 <__libc_init_array+0x24>
 800a740:	f001 fee0 	bl	800c504 <_init>
 800a744:	2600      	movs	r6, #0
 800a746:	4d0a      	ldr	r5, [pc, #40]	; (800a770 <__libc_init_array+0x40>)
 800a748:	4c0a      	ldr	r4, [pc, #40]	; (800a774 <__libc_init_array+0x44>)
 800a74a:	1b64      	subs	r4, r4, r5
 800a74c:	10a4      	asrs	r4, r4, #2
 800a74e:	42a6      	cmp	r6, r4
 800a750:	d105      	bne.n	800a75e <__libc_init_array+0x2e>
 800a752:	bd70      	pop	{r4, r5, r6, pc}
 800a754:	f855 3b04 	ldr.w	r3, [r5], #4
 800a758:	4798      	blx	r3
 800a75a:	3601      	adds	r6, #1
 800a75c:	e7ee      	b.n	800a73c <__libc_init_array+0xc>
 800a75e:	f855 3b04 	ldr.w	r3, [r5], #4
 800a762:	4798      	blx	r3
 800a764:	3601      	adds	r6, #1
 800a766:	e7f2      	b.n	800a74e <__libc_init_array+0x1e>
 800a768:	0800c8fc 	.word	0x0800c8fc
 800a76c:	0800c8fc 	.word	0x0800c8fc
 800a770:	0800c8fc 	.word	0x0800c8fc
 800a774:	0800c900 	.word	0x0800c900

0800a778 <__retarget_lock_acquire_recursive>:
 800a778:	4770      	bx	lr

0800a77a <__retarget_lock_release_recursive>:
 800a77a:	4770      	bx	lr

0800a77c <memchr>:
 800a77c:	4603      	mov	r3, r0
 800a77e:	b510      	push	{r4, lr}
 800a780:	b2c9      	uxtb	r1, r1
 800a782:	4402      	add	r2, r0
 800a784:	4293      	cmp	r3, r2
 800a786:	4618      	mov	r0, r3
 800a788:	d101      	bne.n	800a78e <memchr+0x12>
 800a78a:	2000      	movs	r0, #0
 800a78c:	e003      	b.n	800a796 <memchr+0x1a>
 800a78e:	7804      	ldrb	r4, [r0, #0]
 800a790:	3301      	adds	r3, #1
 800a792:	428c      	cmp	r4, r1
 800a794:	d1f6      	bne.n	800a784 <memchr+0x8>
 800a796:	bd10      	pop	{r4, pc}

0800a798 <quorem>:
 800a798:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a79c:	6903      	ldr	r3, [r0, #16]
 800a79e:	690c      	ldr	r4, [r1, #16]
 800a7a0:	4607      	mov	r7, r0
 800a7a2:	42a3      	cmp	r3, r4
 800a7a4:	db7f      	blt.n	800a8a6 <quorem+0x10e>
 800a7a6:	3c01      	subs	r4, #1
 800a7a8:	f100 0514 	add.w	r5, r0, #20
 800a7ac:	f101 0814 	add.w	r8, r1, #20
 800a7b0:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800a7b4:	9301      	str	r3, [sp, #4]
 800a7b6:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800a7ba:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800a7be:	3301      	adds	r3, #1
 800a7c0:	429a      	cmp	r2, r3
 800a7c2:	fbb2 f6f3 	udiv	r6, r2, r3
 800a7c6:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 800a7ca:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800a7ce:	d331      	bcc.n	800a834 <quorem+0x9c>
 800a7d0:	f04f 0e00 	mov.w	lr, #0
 800a7d4:	4640      	mov	r0, r8
 800a7d6:	46ac      	mov	ip, r5
 800a7d8:	46f2      	mov	sl, lr
 800a7da:	f850 2b04 	ldr.w	r2, [r0], #4
 800a7de:	b293      	uxth	r3, r2
 800a7e0:	fb06 e303 	mla	r3, r6, r3, lr
 800a7e4:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 800a7e8:	0c1a      	lsrs	r2, r3, #16
 800a7ea:	b29b      	uxth	r3, r3
 800a7ec:	fb06 220e 	mla	r2, r6, lr, r2
 800a7f0:	ebaa 0303 	sub.w	r3, sl, r3
 800a7f4:	f8dc a000 	ldr.w	sl, [ip]
 800a7f8:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 800a7fc:	fa1f fa8a 	uxth.w	sl, sl
 800a800:	4453      	add	r3, sl
 800a802:	f8dc a000 	ldr.w	sl, [ip]
 800a806:	b292      	uxth	r2, r2
 800a808:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 800a80c:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800a810:	b29b      	uxth	r3, r3
 800a812:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800a816:	4581      	cmp	r9, r0
 800a818:	ea4f 4a22 	mov.w	sl, r2, asr #16
 800a81c:	f84c 3b04 	str.w	r3, [ip], #4
 800a820:	d2db      	bcs.n	800a7da <quorem+0x42>
 800a822:	f855 300b 	ldr.w	r3, [r5, fp]
 800a826:	b92b      	cbnz	r3, 800a834 <quorem+0x9c>
 800a828:	9b01      	ldr	r3, [sp, #4]
 800a82a:	3b04      	subs	r3, #4
 800a82c:	429d      	cmp	r5, r3
 800a82e:	461a      	mov	r2, r3
 800a830:	d32d      	bcc.n	800a88e <quorem+0xf6>
 800a832:	613c      	str	r4, [r7, #16]
 800a834:	4638      	mov	r0, r7
 800a836:	f001 f995 	bl	800bb64 <__mcmp>
 800a83a:	2800      	cmp	r0, #0
 800a83c:	db23      	blt.n	800a886 <quorem+0xee>
 800a83e:	4629      	mov	r1, r5
 800a840:	2000      	movs	r0, #0
 800a842:	3601      	adds	r6, #1
 800a844:	f858 2b04 	ldr.w	r2, [r8], #4
 800a848:	f8d1 c000 	ldr.w	ip, [r1]
 800a84c:	b293      	uxth	r3, r2
 800a84e:	1ac3      	subs	r3, r0, r3
 800a850:	0c12      	lsrs	r2, r2, #16
 800a852:	fa1f f08c 	uxth.w	r0, ip
 800a856:	4403      	add	r3, r0
 800a858:	ebc2 421c 	rsb	r2, r2, ip, lsr #16
 800a85c:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800a860:	b29b      	uxth	r3, r3
 800a862:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800a866:	45c1      	cmp	r9, r8
 800a868:	ea4f 4022 	mov.w	r0, r2, asr #16
 800a86c:	f841 3b04 	str.w	r3, [r1], #4
 800a870:	d2e8      	bcs.n	800a844 <quorem+0xac>
 800a872:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800a876:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800a87a:	b922      	cbnz	r2, 800a886 <quorem+0xee>
 800a87c:	3b04      	subs	r3, #4
 800a87e:	429d      	cmp	r5, r3
 800a880:	461a      	mov	r2, r3
 800a882:	d30a      	bcc.n	800a89a <quorem+0x102>
 800a884:	613c      	str	r4, [r7, #16]
 800a886:	4630      	mov	r0, r6
 800a888:	b003      	add	sp, #12
 800a88a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a88e:	6812      	ldr	r2, [r2, #0]
 800a890:	3b04      	subs	r3, #4
 800a892:	2a00      	cmp	r2, #0
 800a894:	d1cd      	bne.n	800a832 <quorem+0x9a>
 800a896:	3c01      	subs	r4, #1
 800a898:	e7c8      	b.n	800a82c <quorem+0x94>
 800a89a:	6812      	ldr	r2, [r2, #0]
 800a89c:	3b04      	subs	r3, #4
 800a89e:	2a00      	cmp	r2, #0
 800a8a0:	d1f0      	bne.n	800a884 <quorem+0xec>
 800a8a2:	3c01      	subs	r4, #1
 800a8a4:	e7eb      	b.n	800a87e <quorem+0xe6>
 800a8a6:	2000      	movs	r0, #0
 800a8a8:	e7ee      	b.n	800a888 <quorem+0xf0>
 800a8aa:	0000      	movs	r0, r0
 800a8ac:	0000      	movs	r0, r0
	...

0800a8b0 <_dtoa_r>:
 800a8b0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a8b4:	4616      	mov	r6, r2
 800a8b6:	461f      	mov	r7, r3
 800a8b8:	69c4      	ldr	r4, [r0, #28]
 800a8ba:	b099      	sub	sp, #100	; 0x64
 800a8bc:	4605      	mov	r5, r0
 800a8be:	e9cd 6704 	strd	r6, r7, [sp, #16]
 800a8c2:	f8dd 8094 	ldr.w	r8, [sp, #148]	; 0x94
 800a8c6:	b974      	cbnz	r4, 800a8e6 <_dtoa_r+0x36>
 800a8c8:	2010      	movs	r0, #16
 800a8ca:	f000 fe1d 	bl	800b508 <malloc>
 800a8ce:	4602      	mov	r2, r0
 800a8d0:	61e8      	str	r0, [r5, #28]
 800a8d2:	b920      	cbnz	r0, 800a8de <_dtoa_r+0x2e>
 800a8d4:	21ef      	movs	r1, #239	; 0xef
 800a8d6:	4bac      	ldr	r3, [pc, #688]	; (800ab88 <_dtoa_r+0x2d8>)
 800a8d8:	48ac      	ldr	r0, [pc, #688]	; (800ab8c <_dtoa_r+0x2dc>)
 800a8da:	f001 fb09 	bl	800bef0 <__assert_func>
 800a8de:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800a8e2:	6004      	str	r4, [r0, #0]
 800a8e4:	60c4      	str	r4, [r0, #12]
 800a8e6:	69eb      	ldr	r3, [r5, #28]
 800a8e8:	6819      	ldr	r1, [r3, #0]
 800a8ea:	b151      	cbz	r1, 800a902 <_dtoa_r+0x52>
 800a8ec:	685a      	ldr	r2, [r3, #4]
 800a8ee:	2301      	movs	r3, #1
 800a8f0:	4093      	lsls	r3, r2
 800a8f2:	604a      	str	r2, [r1, #4]
 800a8f4:	608b      	str	r3, [r1, #8]
 800a8f6:	4628      	mov	r0, r5
 800a8f8:	f000 fefa 	bl	800b6f0 <_Bfree>
 800a8fc:	2200      	movs	r2, #0
 800a8fe:	69eb      	ldr	r3, [r5, #28]
 800a900:	601a      	str	r2, [r3, #0]
 800a902:	1e3b      	subs	r3, r7, #0
 800a904:	bfaf      	iteee	ge
 800a906:	2300      	movge	r3, #0
 800a908:	2201      	movlt	r2, #1
 800a90a:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 800a90e:	9305      	strlt	r3, [sp, #20]
 800a910:	bfa8      	it	ge
 800a912:	f8c8 3000 	strge.w	r3, [r8]
 800a916:	f8dd 9014 	ldr.w	r9, [sp, #20]
 800a91a:	4b9d      	ldr	r3, [pc, #628]	; (800ab90 <_dtoa_r+0x2e0>)
 800a91c:	bfb8      	it	lt
 800a91e:	f8c8 2000 	strlt.w	r2, [r8]
 800a922:	ea33 0309 	bics.w	r3, r3, r9
 800a926:	d119      	bne.n	800a95c <_dtoa_r+0xac>
 800a928:	f242 730f 	movw	r3, #9999	; 0x270f
 800a92c:	9a24      	ldr	r2, [sp, #144]	; 0x90
 800a92e:	6013      	str	r3, [r2, #0]
 800a930:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800a934:	4333      	orrs	r3, r6
 800a936:	f000 8589 	beq.w	800b44c <_dtoa_r+0xb9c>
 800a93a:	9b26      	ldr	r3, [sp, #152]	; 0x98
 800a93c:	b953      	cbnz	r3, 800a954 <_dtoa_r+0xa4>
 800a93e:	4b95      	ldr	r3, [pc, #596]	; (800ab94 <_dtoa_r+0x2e4>)
 800a940:	e023      	b.n	800a98a <_dtoa_r+0xda>
 800a942:	4b95      	ldr	r3, [pc, #596]	; (800ab98 <_dtoa_r+0x2e8>)
 800a944:	9303      	str	r3, [sp, #12]
 800a946:	3308      	adds	r3, #8
 800a948:	9a26      	ldr	r2, [sp, #152]	; 0x98
 800a94a:	6013      	str	r3, [r2, #0]
 800a94c:	9803      	ldr	r0, [sp, #12]
 800a94e:	b019      	add	sp, #100	; 0x64
 800a950:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a954:	4b8f      	ldr	r3, [pc, #572]	; (800ab94 <_dtoa_r+0x2e4>)
 800a956:	9303      	str	r3, [sp, #12]
 800a958:	3303      	adds	r3, #3
 800a95a:	e7f5      	b.n	800a948 <_dtoa_r+0x98>
 800a95c:	e9dd 3404 	ldrd	r3, r4, [sp, #16]
 800a960:	e9cd 340c 	strd	r3, r4, [sp, #48]	; 0x30
 800a964:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 800a968:	2200      	movs	r2, #0
 800a96a:	2300      	movs	r3, #0
 800a96c:	f7f6 f81c 	bl	80009a8 <__aeabi_dcmpeq>
 800a970:	4680      	mov	r8, r0
 800a972:	b160      	cbz	r0, 800a98e <_dtoa_r+0xde>
 800a974:	2301      	movs	r3, #1
 800a976:	9a24      	ldr	r2, [sp, #144]	; 0x90
 800a978:	6013      	str	r3, [r2, #0]
 800a97a:	9b26      	ldr	r3, [sp, #152]	; 0x98
 800a97c:	2b00      	cmp	r3, #0
 800a97e:	f000 8562 	beq.w	800b446 <_dtoa_r+0xb96>
 800a982:	4b86      	ldr	r3, [pc, #536]	; (800ab9c <_dtoa_r+0x2ec>)
 800a984:	9a26      	ldr	r2, [sp, #152]	; 0x98
 800a986:	6013      	str	r3, [r2, #0]
 800a988:	3b01      	subs	r3, #1
 800a98a:	9303      	str	r3, [sp, #12]
 800a98c:	e7de      	b.n	800a94c <_dtoa_r+0x9c>
 800a98e:	ab16      	add	r3, sp, #88	; 0x58
 800a990:	9301      	str	r3, [sp, #4]
 800a992:	ab17      	add	r3, sp, #92	; 0x5c
 800a994:	9300      	str	r3, [sp, #0]
 800a996:	4628      	mov	r0, r5
 800a998:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 800a99c:	f001 f98a 	bl	800bcb4 <__d2b>
 800a9a0:	f3c9 540a 	ubfx	r4, r9, #20, #11
 800a9a4:	4682      	mov	sl, r0
 800a9a6:	2c00      	cmp	r4, #0
 800a9a8:	d07e      	beq.n	800aaa8 <_dtoa_r+0x1f8>
 800a9aa:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 800a9ae:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800a9b0:	f2a4 34ff 	subw	r4, r4, #1023	; 0x3ff
 800a9b4:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800a9b8:	f043 537f 	orr.w	r3, r3, #1069547520	; 0x3fc00000
 800a9bc:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 800a9c0:	f8cd 804c 	str.w	r8, [sp, #76]	; 0x4c
 800a9c4:	4619      	mov	r1, r3
 800a9c6:	2200      	movs	r2, #0
 800a9c8:	4b75      	ldr	r3, [pc, #468]	; (800aba0 <_dtoa_r+0x2f0>)
 800a9ca:	f7f5 fbcd 	bl	8000168 <__aeabi_dsub>
 800a9ce:	a368      	add	r3, pc, #416	; (adr r3, 800ab70 <_dtoa_r+0x2c0>)
 800a9d0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a9d4:	f7f5 fd80 	bl	80004d8 <__aeabi_dmul>
 800a9d8:	a367      	add	r3, pc, #412	; (adr r3, 800ab78 <_dtoa_r+0x2c8>)
 800a9da:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a9de:	f7f5 fbc5 	bl	800016c <__adddf3>
 800a9e2:	4606      	mov	r6, r0
 800a9e4:	4620      	mov	r0, r4
 800a9e6:	460f      	mov	r7, r1
 800a9e8:	f7f5 fd0c 	bl	8000404 <__aeabi_i2d>
 800a9ec:	a364      	add	r3, pc, #400	; (adr r3, 800ab80 <_dtoa_r+0x2d0>)
 800a9ee:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a9f2:	f7f5 fd71 	bl	80004d8 <__aeabi_dmul>
 800a9f6:	4602      	mov	r2, r0
 800a9f8:	460b      	mov	r3, r1
 800a9fa:	4630      	mov	r0, r6
 800a9fc:	4639      	mov	r1, r7
 800a9fe:	f7f5 fbb5 	bl	800016c <__adddf3>
 800aa02:	4606      	mov	r6, r0
 800aa04:	460f      	mov	r7, r1
 800aa06:	f7f6 f817 	bl	8000a38 <__aeabi_d2iz>
 800aa0a:	2200      	movs	r2, #0
 800aa0c:	4683      	mov	fp, r0
 800aa0e:	2300      	movs	r3, #0
 800aa10:	4630      	mov	r0, r6
 800aa12:	4639      	mov	r1, r7
 800aa14:	f7f5 ffd2 	bl	80009bc <__aeabi_dcmplt>
 800aa18:	b148      	cbz	r0, 800aa2e <_dtoa_r+0x17e>
 800aa1a:	4658      	mov	r0, fp
 800aa1c:	f7f5 fcf2 	bl	8000404 <__aeabi_i2d>
 800aa20:	4632      	mov	r2, r6
 800aa22:	463b      	mov	r3, r7
 800aa24:	f7f5 ffc0 	bl	80009a8 <__aeabi_dcmpeq>
 800aa28:	b908      	cbnz	r0, 800aa2e <_dtoa_r+0x17e>
 800aa2a:	f10b 3bff 	add.w	fp, fp, #4294967295
 800aa2e:	f1bb 0f16 	cmp.w	fp, #22
 800aa32:	d857      	bhi.n	800aae4 <_dtoa_r+0x234>
 800aa34:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 800aa38:	4b5a      	ldr	r3, [pc, #360]	; (800aba4 <_dtoa_r+0x2f4>)
 800aa3a:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 800aa3e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800aa42:	f7f5 ffbb 	bl	80009bc <__aeabi_dcmplt>
 800aa46:	2800      	cmp	r0, #0
 800aa48:	d04e      	beq.n	800aae8 <_dtoa_r+0x238>
 800aa4a:	2300      	movs	r3, #0
 800aa4c:	f10b 3bff 	add.w	fp, fp, #4294967295
 800aa50:	930f      	str	r3, [sp, #60]	; 0x3c
 800aa52:	9b16      	ldr	r3, [sp, #88]	; 0x58
 800aa54:	1b1b      	subs	r3, r3, r4
 800aa56:	1e5a      	subs	r2, r3, #1
 800aa58:	bf46      	itte	mi
 800aa5a:	f1c3 0901 	rsbmi	r9, r3, #1
 800aa5e:	2300      	movmi	r3, #0
 800aa60:	f04f 0900 	movpl.w	r9, #0
 800aa64:	9209      	str	r2, [sp, #36]	; 0x24
 800aa66:	bf48      	it	mi
 800aa68:	9309      	strmi	r3, [sp, #36]	; 0x24
 800aa6a:	f1bb 0f00 	cmp.w	fp, #0
 800aa6e:	db3d      	blt.n	800aaec <_dtoa_r+0x23c>
 800aa70:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800aa72:	f8cd b038 	str.w	fp, [sp, #56]	; 0x38
 800aa76:	445b      	add	r3, fp
 800aa78:	9309      	str	r3, [sp, #36]	; 0x24
 800aa7a:	2300      	movs	r3, #0
 800aa7c:	930a      	str	r3, [sp, #40]	; 0x28
 800aa7e:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800aa80:	2b09      	cmp	r3, #9
 800aa82:	d867      	bhi.n	800ab54 <_dtoa_r+0x2a4>
 800aa84:	2b05      	cmp	r3, #5
 800aa86:	bfc4      	itt	gt
 800aa88:	3b04      	subgt	r3, #4
 800aa8a:	9322      	strgt	r3, [sp, #136]	; 0x88
 800aa8c:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800aa8e:	bfc8      	it	gt
 800aa90:	2400      	movgt	r4, #0
 800aa92:	f1a3 0302 	sub.w	r3, r3, #2
 800aa96:	bfd8      	it	le
 800aa98:	2401      	movle	r4, #1
 800aa9a:	2b03      	cmp	r3, #3
 800aa9c:	f200 8086 	bhi.w	800abac <_dtoa_r+0x2fc>
 800aaa0:	e8df f003 	tbb	[pc, r3]
 800aaa4:	5637392c 	.word	0x5637392c
 800aaa8:	e9dd 4316 	ldrd	r4, r3, [sp, #88]	; 0x58
 800aaac:	441c      	add	r4, r3
 800aaae:	f204 4332 	addw	r3, r4, #1074	; 0x432
 800aab2:	2b20      	cmp	r3, #32
 800aab4:	bfc1      	itttt	gt
 800aab6:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 800aaba:	fa09 f903 	lslgt.w	r9, r9, r3
 800aabe:	f204 4312 	addwgt	r3, r4, #1042	; 0x412
 800aac2:	fa26 f303 	lsrgt.w	r3, r6, r3
 800aac6:	bfd6      	itet	le
 800aac8:	f1c3 0320 	rsble	r3, r3, #32
 800aacc:	ea49 0003 	orrgt.w	r0, r9, r3
 800aad0:	fa06 f003 	lslle.w	r0, r6, r3
 800aad4:	f7f5 fc86 	bl	80003e4 <__aeabi_ui2d>
 800aad8:	2201      	movs	r2, #1
 800aada:	f1a1 73f8 	sub.w	r3, r1, #32505856	; 0x1f00000
 800aade:	3c01      	subs	r4, #1
 800aae0:	9213      	str	r2, [sp, #76]	; 0x4c
 800aae2:	e76f      	b.n	800a9c4 <_dtoa_r+0x114>
 800aae4:	2301      	movs	r3, #1
 800aae6:	e7b3      	b.n	800aa50 <_dtoa_r+0x1a0>
 800aae8:	900f      	str	r0, [sp, #60]	; 0x3c
 800aaea:	e7b2      	b.n	800aa52 <_dtoa_r+0x1a2>
 800aaec:	f1cb 0300 	rsb	r3, fp, #0
 800aaf0:	930a      	str	r3, [sp, #40]	; 0x28
 800aaf2:	2300      	movs	r3, #0
 800aaf4:	eba9 090b 	sub.w	r9, r9, fp
 800aaf8:	930e      	str	r3, [sp, #56]	; 0x38
 800aafa:	e7c0      	b.n	800aa7e <_dtoa_r+0x1ce>
 800aafc:	2300      	movs	r3, #0
 800aafe:	930b      	str	r3, [sp, #44]	; 0x2c
 800ab00:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 800ab02:	2b00      	cmp	r3, #0
 800ab04:	dc55      	bgt.n	800abb2 <_dtoa_r+0x302>
 800ab06:	2301      	movs	r3, #1
 800ab08:	461a      	mov	r2, r3
 800ab0a:	9306      	str	r3, [sp, #24]
 800ab0c:	9308      	str	r3, [sp, #32]
 800ab0e:	9223      	str	r2, [sp, #140]	; 0x8c
 800ab10:	e00b      	b.n	800ab2a <_dtoa_r+0x27a>
 800ab12:	2301      	movs	r3, #1
 800ab14:	e7f3      	b.n	800aafe <_dtoa_r+0x24e>
 800ab16:	2300      	movs	r3, #0
 800ab18:	930b      	str	r3, [sp, #44]	; 0x2c
 800ab1a:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 800ab1c:	445b      	add	r3, fp
 800ab1e:	9306      	str	r3, [sp, #24]
 800ab20:	3301      	adds	r3, #1
 800ab22:	2b01      	cmp	r3, #1
 800ab24:	9308      	str	r3, [sp, #32]
 800ab26:	bfb8      	it	lt
 800ab28:	2301      	movlt	r3, #1
 800ab2a:	2100      	movs	r1, #0
 800ab2c:	2204      	movs	r2, #4
 800ab2e:	69e8      	ldr	r0, [r5, #28]
 800ab30:	f102 0614 	add.w	r6, r2, #20
 800ab34:	429e      	cmp	r6, r3
 800ab36:	d940      	bls.n	800abba <_dtoa_r+0x30a>
 800ab38:	6041      	str	r1, [r0, #4]
 800ab3a:	4628      	mov	r0, r5
 800ab3c:	f000 fd98 	bl	800b670 <_Balloc>
 800ab40:	9003      	str	r0, [sp, #12]
 800ab42:	2800      	cmp	r0, #0
 800ab44:	d13c      	bne.n	800abc0 <_dtoa_r+0x310>
 800ab46:	4602      	mov	r2, r0
 800ab48:	f240 11af 	movw	r1, #431	; 0x1af
 800ab4c:	4b16      	ldr	r3, [pc, #88]	; (800aba8 <_dtoa_r+0x2f8>)
 800ab4e:	e6c3      	b.n	800a8d8 <_dtoa_r+0x28>
 800ab50:	2301      	movs	r3, #1
 800ab52:	e7e1      	b.n	800ab18 <_dtoa_r+0x268>
 800ab54:	2401      	movs	r4, #1
 800ab56:	2300      	movs	r3, #0
 800ab58:	940b      	str	r4, [sp, #44]	; 0x2c
 800ab5a:	9322      	str	r3, [sp, #136]	; 0x88
 800ab5c:	f04f 33ff 	mov.w	r3, #4294967295
 800ab60:	2200      	movs	r2, #0
 800ab62:	9306      	str	r3, [sp, #24]
 800ab64:	9308      	str	r3, [sp, #32]
 800ab66:	2312      	movs	r3, #18
 800ab68:	e7d1      	b.n	800ab0e <_dtoa_r+0x25e>
 800ab6a:	bf00      	nop
 800ab6c:	f3af 8000 	nop.w
 800ab70:	636f4361 	.word	0x636f4361
 800ab74:	3fd287a7 	.word	0x3fd287a7
 800ab78:	8b60c8b3 	.word	0x8b60c8b3
 800ab7c:	3fc68a28 	.word	0x3fc68a28
 800ab80:	509f79fb 	.word	0x509f79fb
 800ab84:	3fd34413 	.word	0x3fd34413
 800ab88:	0800c5cb 	.word	0x0800c5cb
 800ab8c:	0800c5e2 	.word	0x0800c5e2
 800ab90:	7ff00000 	.word	0x7ff00000
 800ab94:	0800c5c7 	.word	0x0800c5c7
 800ab98:	0800c5be 	.word	0x0800c5be
 800ab9c:	0800c59b 	.word	0x0800c59b
 800aba0:	3ff80000 	.word	0x3ff80000
 800aba4:	0800c6d0 	.word	0x0800c6d0
 800aba8:	0800c63a 	.word	0x0800c63a
 800abac:	2301      	movs	r3, #1
 800abae:	930b      	str	r3, [sp, #44]	; 0x2c
 800abb0:	e7d4      	b.n	800ab5c <_dtoa_r+0x2ac>
 800abb2:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 800abb4:	9306      	str	r3, [sp, #24]
 800abb6:	9308      	str	r3, [sp, #32]
 800abb8:	e7b7      	b.n	800ab2a <_dtoa_r+0x27a>
 800abba:	3101      	adds	r1, #1
 800abbc:	0052      	lsls	r2, r2, #1
 800abbe:	e7b7      	b.n	800ab30 <_dtoa_r+0x280>
 800abc0:	69eb      	ldr	r3, [r5, #28]
 800abc2:	9a03      	ldr	r2, [sp, #12]
 800abc4:	601a      	str	r2, [r3, #0]
 800abc6:	9b08      	ldr	r3, [sp, #32]
 800abc8:	2b0e      	cmp	r3, #14
 800abca:	f200 80a8 	bhi.w	800ad1e <_dtoa_r+0x46e>
 800abce:	2c00      	cmp	r4, #0
 800abd0:	f000 80a5 	beq.w	800ad1e <_dtoa_r+0x46e>
 800abd4:	f1bb 0f00 	cmp.w	fp, #0
 800abd8:	dd34      	ble.n	800ac44 <_dtoa_r+0x394>
 800abda:	4b9a      	ldr	r3, [pc, #616]	; (800ae44 <_dtoa_r+0x594>)
 800abdc:	f00b 020f 	and.w	r2, fp, #15
 800abe0:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800abe4:	f41b 7f80 	tst.w	fp, #256	; 0x100
 800abe8:	e9d3 3400 	ldrd	r3, r4, [r3]
 800abec:	e9cd 3410 	strd	r3, r4, [sp, #64]	; 0x40
 800abf0:	ea4f 142b 	mov.w	r4, fp, asr #4
 800abf4:	d016      	beq.n	800ac24 <_dtoa_r+0x374>
 800abf6:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 800abfa:	4b93      	ldr	r3, [pc, #588]	; (800ae48 <_dtoa_r+0x598>)
 800abfc:	2703      	movs	r7, #3
 800abfe:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800ac02:	f7f5 fd93 	bl	800072c <__aeabi_ddiv>
 800ac06:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800ac0a:	f004 040f 	and.w	r4, r4, #15
 800ac0e:	4e8e      	ldr	r6, [pc, #568]	; (800ae48 <_dtoa_r+0x598>)
 800ac10:	b954      	cbnz	r4, 800ac28 <_dtoa_r+0x378>
 800ac12:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 800ac16:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800ac1a:	f7f5 fd87 	bl	800072c <__aeabi_ddiv>
 800ac1e:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800ac22:	e029      	b.n	800ac78 <_dtoa_r+0x3c8>
 800ac24:	2702      	movs	r7, #2
 800ac26:	e7f2      	b.n	800ac0e <_dtoa_r+0x35e>
 800ac28:	07e1      	lsls	r1, r4, #31
 800ac2a:	d508      	bpl.n	800ac3e <_dtoa_r+0x38e>
 800ac2c:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 800ac30:	e9d6 2300 	ldrd	r2, r3, [r6]
 800ac34:	f7f5 fc50 	bl	80004d8 <__aeabi_dmul>
 800ac38:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 800ac3c:	3701      	adds	r7, #1
 800ac3e:	1064      	asrs	r4, r4, #1
 800ac40:	3608      	adds	r6, #8
 800ac42:	e7e5      	b.n	800ac10 <_dtoa_r+0x360>
 800ac44:	f000 80a5 	beq.w	800ad92 <_dtoa_r+0x4e2>
 800ac48:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 800ac4c:	f1cb 0400 	rsb	r4, fp, #0
 800ac50:	4b7c      	ldr	r3, [pc, #496]	; (800ae44 <_dtoa_r+0x594>)
 800ac52:	f004 020f 	and.w	r2, r4, #15
 800ac56:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800ac5a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ac5e:	f7f5 fc3b 	bl	80004d8 <__aeabi_dmul>
 800ac62:	2702      	movs	r7, #2
 800ac64:	2300      	movs	r3, #0
 800ac66:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800ac6a:	4e77      	ldr	r6, [pc, #476]	; (800ae48 <_dtoa_r+0x598>)
 800ac6c:	1124      	asrs	r4, r4, #4
 800ac6e:	2c00      	cmp	r4, #0
 800ac70:	f040 8084 	bne.w	800ad7c <_dtoa_r+0x4cc>
 800ac74:	2b00      	cmp	r3, #0
 800ac76:	d1d2      	bne.n	800ac1e <_dtoa_r+0x36e>
 800ac78:	e9dd 3404 	ldrd	r3, r4, [sp, #16]
 800ac7c:	e9cd 3410 	strd	r3, r4, [sp, #64]	; 0x40
 800ac80:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800ac82:	2b00      	cmp	r3, #0
 800ac84:	f000 8087 	beq.w	800ad96 <_dtoa_r+0x4e6>
 800ac88:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 800ac8c:	2200      	movs	r2, #0
 800ac8e:	4b6f      	ldr	r3, [pc, #444]	; (800ae4c <_dtoa_r+0x59c>)
 800ac90:	f7f5 fe94 	bl	80009bc <__aeabi_dcmplt>
 800ac94:	2800      	cmp	r0, #0
 800ac96:	d07e      	beq.n	800ad96 <_dtoa_r+0x4e6>
 800ac98:	9b08      	ldr	r3, [sp, #32]
 800ac9a:	2b00      	cmp	r3, #0
 800ac9c:	d07b      	beq.n	800ad96 <_dtoa_r+0x4e6>
 800ac9e:	9b06      	ldr	r3, [sp, #24]
 800aca0:	2b00      	cmp	r3, #0
 800aca2:	dd38      	ble.n	800ad16 <_dtoa_r+0x466>
 800aca4:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 800aca8:	2200      	movs	r2, #0
 800acaa:	4b69      	ldr	r3, [pc, #420]	; (800ae50 <_dtoa_r+0x5a0>)
 800acac:	f7f5 fc14 	bl	80004d8 <__aeabi_dmul>
 800acb0:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800acb4:	9c06      	ldr	r4, [sp, #24]
 800acb6:	f10b 38ff 	add.w	r8, fp, #4294967295
 800acba:	3701      	adds	r7, #1
 800acbc:	4638      	mov	r0, r7
 800acbe:	f7f5 fba1 	bl	8000404 <__aeabi_i2d>
 800acc2:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800acc6:	f7f5 fc07 	bl	80004d8 <__aeabi_dmul>
 800acca:	2200      	movs	r2, #0
 800accc:	4b61      	ldr	r3, [pc, #388]	; (800ae54 <_dtoa_r+0x5a4>)
 800acce:	f7f5 fa4d 	bl	800016c <__adddf3>
 800acd2:	f1a1 7650 	sub.w	r6, r1, #54525952	; 0x3400000
 800acd6:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 800acda:	9611      	str	r6, [sp, #68]	; 0x44
 800acdc:	2c00      	cmp	r4, #0
 800acde:	d15d      	bne.n	800ad9c <_dtoa_r+0x4ec>
 800ace0:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800ace4:	2200      	movs	r2, #0
 800ace6:	4b5c      	ldr	r3, [pc, #368]	; (800ae58 <_dtoa_r+0x5a8>)
 800ace8:	f7f5 fa3e 	bl	8000168 <__aeabi_dsub>
 800acec:	4602      	mov	r2, r0
 800acee:	460b      	mov	r3, r1
 800acf0:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800acf4:	4633      	mov	r3, r6
 800acf6:	9a10      	ldr	r2, [sp, #64]	; 0x40
 800acf8:	f7f5 fe7e 	bl	80009f8 <__aeabi_dcmpgt>
 800acfc:	2800      	cmp	r0, #0
 800acfe:	f040 8295 	bne.w	800b22c <_dtoa_r+0x97c>
 800ad02:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800ad06:	9a10      	ldr	r2, [sp, #64]	; 0x40
 800ad08:	f106 4300 	add.w	r3, r6, #2147483648	; 0x80000000
 800ad0c:	f7f5 fe56 	bl	80009bc <__aeabi_dcmplt>
 800ad10:	2800      	cmp	r0, #0
 800ad12:	f040 8289 	bne.w	800b228 <_dtoa_r+0x978>
 800ad16:	e9dd 340c 	ldrd	r3, r4, [sp, #48]	; 0x30
 800ad1a:	e9cd 3404 	strd	r3, r4, [sp, #16]
 800ad1e:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800ad20:	2b00      	cmp	r3, #0
 800ad22:	f2c0 8151 	blt.w	800afc8 <_dtoa_r+0x718>
 800ad26:	f1bb 0f0e 	cmp.w	fp, #14
 800ad2a:	f300 814d 	bgt.w	800afc8 <_dtoa_r+0x718>
 800ad2e:	4b45      	ldr	r3, [pc, #276]	; (800ae44 <_dtoa_r+0x594>)
 800ad30:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 800ad34:	e9d3 3400 	ldrd	r3, r4, [r3]
 800ad38:	e9cd 3406 	strd	r3, r4, [sp, #24]
 800ad3c:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 800ad3e:	2b00      	cmp	r3, #0
 800ad40:	f280 80da 	bge.w	800aef8 <_dtoa_r+0x648>
 800ad44:	9b08      	ldr	r3, [sp, #32]
 800ad46:	2b00      	cmp	r3, #0
 800ad48:	f300 80d6 	bgt.w	800aef8 <_dtoa_r+0x648>
 800ad4c:	f040 826b 	bne.w	800b226 <_dtoa_r+0x976>
 800ad50:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800ad54:	2200      	movs	r2, #0
 800ad56:	4b40      	ldr	r3, [pc, #256]	; (800ae58 <_dtoa_r+0x5a8>)
 800ad58:	f7f5 fbbe 	bl	80004d8 <__aeabi_dmul>
 800ad5c:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800ad60:	f7f5 fe40 	bl	80009e4 <__aeabi_dcmpge>
 800ad64:	9c08      	ldr	r4, [sp, #32]
 800ad66:	4626      	mov	r6, r4
 800ad68:	2800      	cmp	r0, #0
 800ad6a:	f040 8241 	bne.w	800b1f0 <_dtoa_r+0x940>
 800ad6e:	2331      	movs	r3, #49	; 0x31
 800ad70:	9f03      	ldr	r7, [sp, #12]
 800ad72:	f10b 0b01 	add.w	fp, fp, #1
 800ad76:	f807 3b01 	strb.w	r3, [r7], #1
 800ad7a:	e23d      	b.n	800b1f8 <_dtoa_r+0x948>
 800ad7c:	07e2      	lsls	r2, r4, #31
 800ad7e:	d505      	bpl.n	800ad8c <_dtoa_r+0x4dc>
 800ad80:	e9d6 2300 	ldrd	r2, r3, [r6]
 800ad84:	f7f5 fba8 	bl	80004d8 <__aeabi_dmul>
 800ad88:	2301      	movs	r3, #1
 800ad8a:	3701      	adds	r7, #1
 800ad8c:	1064      	asrs	r4, r4, #1
 800ad8e:	3608      	adds	r6, #8
 800ad90:	e76d      	b.n	800ac6e <_dtoa_r+0x3be>
 800ad92:	2702      	movs	r7, #2
 800ad94:	e770      	b.n	800ac78 <_dtoa_r+0x3c8>
 800ad96:	46d8      	mov	r8, fp
 800ad98:	9c08      	ldr	r4, [sp, #32]
 800ad9a:	e78f      	b.n	800acbc <_dtoa_r+0x40c>
 800ad9c:	9903      	ldr	r1, [sp, #12]
 800ad9e:	4b29      	ldr	r3, [pc, #164]	; (800ae44 <_dtoa_r+0x594>)
 800ada0:	4421      	add	r1, r4
 800ada2:	9112      	str	r1, [sp, #72]	; 0x48
 800ada4:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800ada6:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800adaa:	e9dd 6710 	ldrd	r6, r7, [sp, #64]	; 0x40
 800adae:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800adb2:	2900      	cmp	r1, #0
 800adb4:	d054      	beq.n	800ae60 <_dtoa_r+0x5b0>
 800adb6:	2000      	movs	r0, #0
 800adb8:	4928      	ldr	r1, [pc, #160]	; (800ae5c <_dtoa_r+0x5ac>)
 800adba:	f7f5 fcb7 	bl	800072c <__aeabi_ddiv>
 800adbe:	463b      	mov	r3, r7
 800adc0:	4632      	mov	r2, r6
 800adc2:	f7f5 f9d1 	bl	8000168 <__aeabi_dsub>
 800adc6:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 800adca:	9f03      	ldr	r7, [sp, #12]
 800adcc:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800add0:	f7f5 fe32 	bl	8000a38 <__aeabi_d2iz>
 800add4:	4604      	mov	r4, r0
 800add6:	f7f5 fb15 	bl	8000404 <__aeabi_i2d>
 800adda:	4602      	mov	r2, r0
 800addc:	460b      	mov	r3, r1
 800adde:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800ade2:	f7f5 f9c1 	bl	8000168 <__aeabi_dsub>
 800ade6:	4602      	mov	r2, r0
 800ade8:	460b      	mov	r3, r1
 800adea:	3430      	adds	r4, #48	; 0x30
 800adec:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800adf0:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 800adf4:	f807 4b01 	strb.w	r4, [r7], #1
 800adf8:	f7f5 fde0 	bl	80009bc <__aeabi_dcmplt>
 800adfc:	2800      	cmp	r0, #0
 800adfe:	d173      	bne.n	800aee8 <_dtoa_r+0x638>
 800ae00:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800ae04:	2000      	movs	r0, #0
 800ae06:	4911      	ldr	r1, [pc, #68]	; (800ae4c <_dtoa_r+0x59c>)
 800ae08:	f7f5 f9ae 	bl	8000168 <__aeabi_dsub>
 800ae0c:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 800ae10:	f7f5 fdd4 	bl	80009bc <__aeabi_dcmplt>
 800ae14:	2800      	cmp	r0, #0
 800ae16:	f040 80b6 	bne.w	800af86 <_dtoa_r+0x6d6>
 800ae1a:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800ae1c:	429f      	cmp	r7, r3
 800ae1e:	f43f af7a 	beq.w	800ad16 <_dtoa_r+0x466>
 800ae22:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 800ae26:	2200      	movs	r2, #0
 800ae28:	4b09      	ldr	r3, [pc, #36]	; (800ae50 <_dtoa_r+0x5a0>)
 800ae2a:	f7f5 fb55 	bl	80004d8 <__aeabi_dmul>
 800ae2e:	2200      	movs	r2, #0
 800ae30:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 800ae34:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800ae38:	4b05      	ldr	r3, [pc, #20]	; (800ae50 <_dtoa_r+0x5a0>)
 800ae3a:	f7f5 fb4d 	bl	80004d8 <__aeabi_dmul>
 800ae3e:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800ae42:	e7c3      	b.n	800adcc <_dtoa_r+0x51c>
 800ae44:	0800c6d0 	.word	0x0800c6d0
 800ae48:	0800c6a8 	.word	0x0800c6a8
 800ae4c:	3ff00000 	.word	0x3ff00000
 800ae50:	40240000 	.word	0x40240000
 800ae54:	401c0000 	.word	0x401c0000
 800ae58:	40140000 	.word	0x40140000
 800ae5c:	3fe00000 	.word	0x3fe00000
 800ae60:	4630      	mov	r0, r6
 800ae62:	4639      	mov	r1, r7
 800ae64:	f7f5 fb38 	bl	80004d8 <__aeabi_dmul>
 800ae68:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800ae6a:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 800ae6e:	9c03      	ldr	r4, [sp, #12]
 800ae70:	9314      	str	r3, [sp, #80]	; 0x50
 800ae72:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800ae76:	f7f5 fddf 	bl	8000a38 <__aeabi_d2iz>
 800ae7a:	9015      	str	r0, [sp, #84]	; 0x54
 800ae7c:	f7f5 fac2 	bl	8000404 <__aeabi_i2d>
 800ae80:	4602      	mov	r2, r0
 800ae82:	460b      	mov	r3, r1
 800ae84:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800ae88:	f7f5 f96e 	bl	8000168 <__aeabi_dsub>
 800ae8c:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800ae8e:	4606      	mov	r6, r0
 800ae90:	3330      	adds	r3, #48	; 0x30
 800ae92:	f804 3b01 	strb.w	r3, [r4], #1
 800ae96:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800ae98:	460f      	mov	r7, r1
 800ae9a:	429c      	cmp	r4, r3
 800ae9c:	f04f 0200 	mov.w	r2, #0
 800aea0:	d124      	bne.n	800aeec <_dtoa_r+0x63c>
 800aea2:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 800aea6:	4baf      	ldr	r3, [pc, #700]	; (800b164 <_dtoa_r+0x8b4>)
 800aea8:	f7f5 f960 	bl	800016c <__adddf3>
 800aeac:	4602      	mov	r2, r0
 800aeae:	460b      	mov	r3, r1
 800aeb0:	4630      	mov	r0, r6
 800aeb2:	4639      	mov	r1, r7
 800aeb4:	f7f5 fda0 	bl	80009f8 <__aeabi_dcmpgt>
 800aeb8:	2800      	cmp	r0, #0
 800aeba:	d163      	bne.n	800af84 <_dtoa_r+0x6d4>
 800aebc:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 800aec0:	2000      	movs	r0, #0
 800aec2:	49a8      	ldr	r1, [pc, #672]	; (800b164 <_dtoa_r+0x8b4>)
 800aec4:	f7f5 f950 	bl	8000168 <__aeabi_dsub>
 800aec8:	4602      	mov	r2, r0
 800aeca:	460b      	mov	r3, r1
 800aecc:	4630      	mov	r0, r6
 800aece:	4639      	mov	r1, r7
 800aed0:	f7f5 fd74 	bl	80009bc <__aeabi_dcmplt>
 800aed4:	2800      	cmp	r0, #0
 800aed6:	f43f af1e 	beq.w	800ad16 <_dtoa_r+0x466>
 800aeda:	9f14      	ldr	r7, [sp, #80]	; 0x50
 800aedc:	1e7b      	subs	r3, r7, #1
 800aede:	9314      	str	r3, [sp, #80]	; 0x50
 800aee0:	f817 3c01 	ldrb.w	r3, [r7, #-1]
 800aee4:	2b30      	cmp	r3, #48	; 0x30
 800aee6:	d0f8      	beq.n	800aeda <_dtoa_r+0x62a>
 800aee8:	46c3      	mov	fp, r8
 800aeea:	e03b      	b.n	800af64 <_dtoa_r+0x6b4>
 800aeec:	4b9e      	ldr	r3, [pc, #632]	; (800b168 <_dtoa_r+0x8b8>)
 800aeee:	f7f5 faf3 	bl	80004d8 <__aeabi_dmul>
 800aef2:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800aef6:	e7bc      	b.n	800ae72 <_dtoa_r+0x5c2>
 800aef8:	9f03      	ldr	r7, [sp, #12]
 800aefa:	e9dd 8904 	ldrd	r8, r9, [sp, #16]
 800aefe:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800af02:	4640      	mov	r0, r8
 800af04:	4649      	mov	r1, r9
 800af06:	f7f5 fc11 	bl	800072c <__aeabi_ddiv>
 800af0a:	f7f5 fd95 	bl	8000a38 <__aeabi_d2iz>
 800af0e:	4604      	mov	r4, r0
 800af10:	f7f5 fa78 	bl	8000404 <__aeabi_i2d>
 800af14:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800af18:	f7f5 fade 	bl	80004d8 <__aeabi_dmul>
 800af1c:	4602      	mov	r2, r0
 800af1e:	460b      	mov	r3, r1
 800af20:	4640      	mov	r0, r8
 800af22:	4649      	mov	r1, r9
 800af24:	f7f5 f920 	bl	8000168 <__aeabi_dsub>
 800af28:	f104 0630 	add.w	r6, r4, #48	; 0x30
 800af2c:	f807 6b01 	strb.w	r6, [r7], #1
 800af30:	9e03      	ldr	r6, [sp, #12]
 800af32:	f8dd c020 	ldr.w	ip, [sp, #32]
 800af36:	1bbe      	subs	r6, r7, r6
 800af38:	45b4      	cmp	ip, r6
 800af3a:	4602      	mov	r2, r0
 800af3c:	460b      	mov	r3, r1
 800af3e:	d136      	bne.n	800afae <_dtoa_r+0x6fe>
 800af40:	f7f5 f914 	bl	800016c <__adddf3>
 800af44:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800af48:	4680      	mov	r8, r0
 800af4a:	4689      	mov	r9, r1
 800af4c:	f7f5 fd54 	bl	80009f8 <__aeabi_dcmpgt>
 800af50:	bb58      	cbnz	r0, 800afaa <_dtoa_r+0x6fa>
 800af52:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800af56:	4640      	mov	r0, r8
 800af58:	4649      	mov	r1, r9
 800af5a:	f7f5 fd25 	bl	80009a8 <__aeabi_dcmpeq>
 800af5e:	b108      	cbz	r0, 800af64 <_dtoa_r+0x6b4>
 800af60:	07e3      	lsls	r3, r4, #31
 800af62:	d422      	bmi.n	800afaa <_dtoa_r+0x6fa>
 800af64:	4651      	mov	r1, sl
 800af66:	4628      	mov	r0, r5
 800af68:	f000 fbc2 	bl	800b6f0 <_Bfree>
 800af6c:	2300      	movs	r3, #0
 800af6e:	9a24      	ldr	r2, [sp, #144]	; 0x90
 800af70:	703b      	strb	r3, [r7, #0]
 800af72:	f10b 0301 	add.w	r3, fp, #1
 800af76:	6013      	str	r3, [r2, #0]
 800af78:	9b26      	ldr	r3, [sp, #152]	; 0x98
 800af7a:	2b00      	cmp	r3, #0
 800af7c:	f43f ace6 	beq.w	800a94c <_dtoa_r+0x9c>
 800af80:	601f      	str	r7, [r3, #0]
 800af82:	e4e3      	b.n	800a94c <_dtoa_r+0x9c>
 800af84:	4627      	mov	r7, r4
 800af86:	463b      	mov	r3, r7
 800af88:	461f      	mov	r7, r3
 800af8a:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800af8e:	2a39      	cmp	r2, #57	; 0x39
 800af90:	d107      	bne.n	800afa2 <_dtoa_r+0x6f2>
 800af92:	9a03      	ldr	r2, [sp, #12]
 800af94:	429a      	cmp	r2, r3
 800af96:	d1f7      	bne.n	800af88 <_dtoa_r+0x6d8>
 800af98:	2230      	movs	r2, #48	; 0x30
 800af9a:	9903      	ldr	r1, [sp, #12]
 800af9c:	f108 0801 	add.w	r8, r8, #1
 800afa0:	700a      	strb	r2, [r1, #0]
 800afa2:	781a      	ldrb	r2, [r3, #0]
 800afa4:	3201      	adds	r2, #1
 800afa6:	701a      	strb	r2, [r3, #0]
 800afa8:	e79e      	b.n	800aee8 <_dtoa_r+0x638>
 800afaa:	46d8      	mov	r8, fp
 800afac:	e7eb      	b.n	800af86 <_dtoa_r+0x6d6>
 800afae:	2200      	movs	r2, #0
 800afb0:	4b6d      	ldr	r3, [pc, #436]	; (800b168 <_dtoa_r+0x8b8>)
 800afb2:	f7f5 fa91 	bl	80004d8 <__aeabi_dmul>
 800afb6:	2200      	movs	r2, #0
 800afb8:	2300      	movs	r3, #0
 800afba:	4680      	mov	r8, r0
 800afbc:	4689      	mov	r9, r1
 800afbe:	f7f5 fcf3 	bl	80009a8 <__aeabi_dcmpeq>
 800afc2:	2800      	cmp	r0, #0
 800afc4:	d09b      	beq.n	800aefe <_dtoa_r+0x64e>
 800afc6:	e7cd      	b.n	800af64 <_dtoa_r+0x6b4>
 800afc8:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800afca:	2a00      	cmp	r2, #0
 800afcc:	f000 80c4 	beq.w	800b158 <_dtoa_r+0x8a8>
 800afd0:	9a22      	ldr	r2, [sp, #136]	; 0x88
 800afd2:	2a01      	cmp	r2, #1
 800afd4:	f300 80a8 	bgt.w	800b128 <_dtoa_r+0x878>
 800afd8:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 800afda:	2a00      	cmp	r2, #0
 800afdc:	f000 80a0 	beq.w	800b120 <_dtoa_r+0x870>
 800afe0:	f203 4333 	addw	r3, r3, #1075	; 0x433
 800afe4:	464f      	mov	r7, r9
 800afe6:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 800afe8:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800afea:	2101      	movs	r1, #1
 800afec:	441a      	add	r2, r3
 800afee:	4628      	mov	r0, r5
 800aff0:	4499      	add	r9, r3
 800aff2:	9209      	str	r2, [sp, #36]	; 0x24
 800aff4:	f000 fc32 	bl	800b85c <__i2b>
 800aff8:	4606      	mov	r6, r0
 800affa:	b15f      	cbz	r7, 800b014 <_dtoa_r+0x764>
 800affc:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800affe:	2b00      	cmp	r3, #0
 800b000:	dd08      	ble.n	800b014 <_dtoa_r+0x764>
 800b002:	42bb      	cmp	r3, r7
 800b004:	bfa8      	it	ge
 800b006:	463b      	movge	r3, r7
 800b008:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800b00a:	eba9 0903 	sub.w	r9, r9, r3
 800b00e:	1aff      	subs	r7, r7, r3
 800b010:	1ad3      	subs	r3, r2, r3
 800b012:	9309      	str	r3, [sp, #36]	; 0x24
 800b014:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800b016:	b1f3      	cbz	r3, 800b056 <_dtoa_r+0x7a6>
 800b018:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800b01a:	2b00      	cmp	r3, #0
 800b01c:	f000 80a0 	beq.w	800b160 <_dtoa_r+0x8b0>
 800b020:	2c00      	cmp	r4, #0
 800b022:	dd10      	ble.n	800b046 <_dtoa_r+0x796>
 800b024:	4631      	mov	r1, r6
 800b026:	4622      	mov	r2, r4
 800b028:	4628      	mov	r0, r5
 800b02a:	f000 fcd5 	bl	800b9d8 <__pow5mult>
 800b02e:	4652      	mov	r2, sl
 800b030:	4601      	mov	r1, r0
 800b032:	4606      	mov	r6, r0
 800b034:	4628      	mov	r0, r5
 800b036:	f000 fc27 	bl	800b888 <__multiply>
 800b03a:	4680      	mov	r8, r0
 800b03c:	4651      	mov	r1, sl
 800b03e:	4628      	mov	r0, r5
 800b040:	f000 fb56 	bl	800b6f0 <_Bfree>
 800b044:	46c2      	mov	sl, r8
 800b046:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800b048:	1b1a      	subs	r2, r3, r4
 800b04a:	d004      	beq.n	800b056 <_dtoa_r+0x7a6>
 800b04c:	4651      	mov	r1, sl
 800b04e:	4628      	mov	r0, r5
 800b050:	f000 fcc2 	bl	800b9d8 <__pow5mult>
 800b054:	4682      	mov	sl, r0
 800b056:	2101      	movs	r1, #1
 800b058:	4628      	mov	r0, r5
 800b05a:	f000 fbff 	bl	800b85c <__i2b>
 800b05e:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800b060:	4604      	mov	r4, r0
 800b062:	2b00      	cmp	r3, #0
 800b064:	f340 8082 	ble.w	800b16c <_dtoa_r+0x8bc>
 800b068:	461a      	mov	r2, r3
 800b06a:	4601      	mov	r1, r0
 800b06c:	4628      	mov	r0, r5
 800b06e:	f000 fcb3 	bl	800b9d8 <__pow5mult>
 800b072:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800b074:	4604      	mov	r4, r0
 800b076:	2b01      	cmp	r3, #1
 800b078:	dd7b      	ble.n	800b172 <_dtoa_r+0x8c2>
 800b07a:	f04f 0800 	mov.w	r8, #0
 800b07e:	6923      	ldr	r3, [r4, #16]
 800b080:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800b084:	6918      	ldr	r0, [r3, #16]
 800b086:	f000 fb9b 	bl	800b7c0 <__hi0bits>
 800b08a:	f1c0 0020 	rsb	r0, r0, #32
 800b08e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800b090:	4418      	add	r0, r3
 800b092:	f010 001f 	ands.w	r0, r0, #31
 800b096:	f000 8092 	beq.w	800b1be <_dtoa_r+0x90e>
 800b09a:	f1c0 0320 	rsb	r3, r0, #32
 800b09e:	2b04      	cmp	r3, #4
 800b0a0:	f340 8085 	ble.w	800b1ae <_dtoa_r+0x8fe>
 800b0a4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800b0a6:	f1c0 001c 	rsb	r0, r0, #28
 800b0aa:	4403      	add	r3, r0
 800b0ac:	4481      	add	r9, r0
 800b0ae:	4407      	add	r7, r0
 800b0b0:	9309      	str	r3, [sp, #36]	; 0x24
 800b0b2:	f1b9 0f00 	cmp.w	r9, #0
 800b0b6:	dd05      	ble.n	800b0c4 <_dtoa_r+0x814>
 800b0b8:	4651      	mov	r1, sl
 800b0ba:	464a      	mov	r2, r9
 800b0bc:	4628      	mov	r0, r5
 800b0be:	f000 fce5 	bl	800ba8c <__lshift>
 800b0c2:	4682      	mov	sl, r0
 800b0c4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800b0c6:	2b00      	cmp	r3, #0
 800b0c8:	dd05      	ble.n	800b0d6 <_dtoa_r+0x826>
 800b0ca:	4621      	mov	r1, r4
 800b0cc:	461a      	mov	r2, r3
 800b0ce:	4628      	mov	r0, r5
 800b0d0:	f000 fcdc 	bl	800ba8c <__lshift>
 800b0d4:	4604      	mov	r4, r0
 800b0d6:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800b0d8:	2b00      	cmp	r3, #0
 800b0da:	d072      	beq.n	800b1c2 <_dtoa_r+0x912>
 800b0dc:	4621      	mov	r1, r4
 800b0de:	4650      	mov	r0, sl
 800b0e0:	f000 fd40 	bl	800bb64 <__mcmp>
 800b0e4:	2800      	cmp	r0, #0
 800b0e6:	da6c      	bge.n	800b1c2 <_dtoa_r+0x912>
 800b0e8:	2300      	movs	r3, #0
 800b0ea:	4651      	mov	r1, sl
 800b0ec:	220a      	movs	r2, #10
 800b0ee:	4628      	mov	r0, r5
 800b0f0:	f000 fb20 	bl	800b734 <__multadd>
 800b0f4:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800b0f6:	4682      	mov	sl, r0
 800b0f8:	f10b 3bff 	add.w	fp, fp, #4294967295
 800b0fc:	2b00      	cmp	r3, #0
 800b0fe:	f000 81ac 	beq.w	800b45a <_dtoa_r+0xbaa>
 800b102:	2300      	movs	r3, #0
 800b104:	4631      	mov	r1, r6
 800b106:	220a      	movs	r2, #10
 800b108:	4628      	mov	r0, r5
 800b10a:	f000 fb13 	bl	800b734 <__multadd>
 800b10e:	9b06      	ldr	r3, [sp, #24]
 800b110:	4606      	mov	r6, r0
 800b112:	2b00      	cmp	r3, #0
 800b114:	f300 8093 	bgt.w	800b23e <_dtoa_r+0x98e>
 800b118:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800b11a:	2b02      	cmp	r3, #2
 800b11c:	dc59      	bgt.n	800b1d2 <_dtoa_r+0x922>
 800b11e:	e08e      	b.n	800b23e <_dtoa_r+0x98e>
 800b120:	9b16      	ldr	r3, [sp, #88]	; 0x58
 800b122:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 800b126:	e75d      	b.n	800afe4 <_dtoa_r+0x734>
 800b128:	9b08      	ldr	r3, [sp, #32]
 800b12a:	1e5c      	subs	r4, r3, #1
 800b12c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800b12e:	42a3      	cmp	r3, r4
 800b130:	bfbf      	itttt	lt
 800b132:	9b0a      	ldrlt	r3, [sp, #40]	; 0x28
 800b134:	9a0e      	ldrlt	r2, [sp, #56]	; 0x38
 800b136:	1ae3      	sublt	r3, r4, r3
 800b138:	18d2      	addlt	r2, r2, r3
 800b13a:	bfa8      	it	ge
 800b13c:	1b1c      	subge	r4, r3, r4
 800b13e:	9b08      	ldr	r3, [sp, #32]
 800b140:	bfbe      	ittt	lt
 800b142:	940a      	strlt	r4, [sp, #40]	; 0x28
 800b144:	920e      	strlt	r2, [sp, #56]	; 0x38
 800b146:	2400      	movlt	r4, #0
 800b148:	2b00      	cmp	r3, #0
 800b14a:	bfb5      	itete	lt
 800b14c:	eba9 0703 	sublt.w	r7, r9, r3
 800b150:	464f      	movge	r7, r9
 800b152:	2300      	movlt	r3, #0
 800b154:	9b08      	ldrge	r3, [sp, #32]
 800b156:	e747      	b.n	800afe8 <_dtoa_r+0x738>
 800b158:	464f      	mov	r7, r9
 800b15a:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 800b15c:	9e0b      	ldr	r6, [sp, #44]	; 0x2c
 800b15e:	e74c      	b.n	800affa <_dtoa_r+0x74a>
 800b160:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800b162:	e773      	b.n	800b04c <_dtoa_r+0x79c>
 800b164:	3fe00000 	.word	0x3fe00000
 800b168:	40240000 	.word	0x40240000
 800b16c:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800b16e:	2b01      	cmp	r3, #1
 800b170:	dc18      	bgt.n	800b1a4 <_dtoa_r+0x8f4>
 800b172:	9b04      	ldr	r3, [sp, #16]
 800b174:	b9b3      	cbnz	r3, 800b1a4 <_dtoa_r+0x8f4>
 800b176:	9b05      	ldr	r3, [sp, #20]
 800b178:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800b17c:	b993      	cbnz	r3, 800b1a4 <_dtoa_r+0x8f4>
 800b17e:	9b05      	ldr	r3, [sp, #20]
 800b180:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800b184:	0d1b      	lsrs	r3, r3, #20
 800b186:	051b      	lsls	r3, r3, #20
 800b188:	b17b      	cbz	r3, 800b1aa <_dtoa_r+0x8fa>
 800b18a:	f04f 0801 	mov.w	r8, #1
 800b18e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800b190:	f109 0901 	add.w	r9, r9, #1
 800b194:	3301      	adds	r3, #1
 800b196:	9309      	str	r3, [sp, #36]	; 0x24
 800b198:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800b19a:	2b00      	cmp	r3, #0
 800b19c:	f47f af6f 	bne.w	800b07e <_dtoa_r+0x7ce>
 800b1a0:	2001      	movs	r0, #1
 800b1a2:	e774      	b.n	800b08e <_dtoa_r+0x7de>
 800b1a4:	f04f 0800 	mov.w	r8, #0
 800b1a8:	e7f6      	b.n	800b198 <_dtoa_r+0x8e8>
 800b1aa:	4698      	mov	r8, r3
 800b1ac:	e7f4      	b.n	800b198 <_dtoa_r+0x8e8>
 800b1ae:	d080      	beq.n	800b0b2 <_dtoa_r+0x802>
 800b1b0:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800b1b2:	331c      	adds	r3, #28
 800b1b4:	441a      	add	r2, r3
 800b1b6:	4499      	add	r9, r3
 800b1b8:	441f      	add	r7, r3
 800b1ba:	9209      	str	r2, [sp, #36]	; 0x24
 800b1bc:	e779      	b.n	800b0b2 <_dtoa_r+0x802>
 800b1be:	4603      	mov	r3, r0
 800b1c0:	e7f6      	b.n	800b1b0 <_dtoa_r+0x900>
 800b1c2:	9b08      	ldr	r3, [sp, #32]
 800b1c4:	2b00      	cmp	r3, #0
 800b1c6:	dc34      	bgt.n	800b232 <_dtoa_r+0x982>
 800b1c8:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800b1ca:	2b02      	cmp	r3, #2
 800b1cc:	dd31      	ble.n	800b232 <_dtoa_r+0x982>
 800b1ce:	9b08      	ldr	r3, [sp, #32]
 800b1d0:	9306      	str	r3, [sp, #24]
 800b1d2:	9b06      	ldr	r3, [sp, #24]
 800b1d4:	b963      	cbnz	r3, 800b1f0 <_dtoa_r+0x940>
 800b1d6:	4621      	mov	r1, r4
 800b1d8:	2205      	movs	r2, #5
 800b1da:	4628      	mov	r0, r5
 800b1dc:	f000 faaa 	bl	800b734 <__multadd>
 800b1e0:	4601      	mov	r1, r0
 800b1e2:	4604      	mov	r4, r0
 800b1e4:	4650      	mov	r0, sl
 800b1e6:	f000 fcbd 	bl	800bb64 <__mcmp>
 800b1ea:	2800      	cmp	r0, #0
 800b1ec:	f73f adbf 	bgt.w	800ad6e <_dtoa_r+0x4be>
 800b1f0:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 800b1f2:	9f03      	ldr	r7, [sp, #12]
 800b1f4:	ea6f 0b03 	mvn.w	fp, r3
 800b1f8:	f04f 0800 	mov.w	r8, #0
 800b1fc:	4621      	mov	r1, r4
 800b1fe:	4628      	mov	r0, r5
 800b200:	f000 fa76 	bl	800b6f0 <_Bfree>
 800b204:	2e00      	cmp	r6, #0
 800b206:	f43f aead 	beq.w	800af64 <_dtoa_r+0x6b4>
 800b20a:	f1b8 0f00 	cmp.w	r8, #0
 800b20e:	d005      	beq.n	800b21c <_dtoa_r+0x96c>
 800b210:	45b0      	cmp	r8, r6
 800b212:	d003      	beq.n	800b21c <_dtoa_r+0x96c>
 800b214:	4641      	mov	r1, r8
 800b216:	4628      	mov	r0, r5
 800b218:	f000 fa6a 	bl	800b6f0 <_Bfree>
 800b21c:	4631      	mov	r1, r6
 800b21e:	4628      	mov	r0, r5
 800b220:	f000 fa66 	bl	800b6f0 <_Bfree>
 800b224:	e69e      	b.n	800af64 <_dtoa_r+0x6b4>
 800b226:	2400      	movs	r4, #0
 800b228:	4626      	mov	r6, r4
 800b22a:	e7e1      	b.n	800b1f0 <_dtoa_r+0x940>
 800b22c:	46c3      	mov	fp, r8
 800b22e:	4626      	mov	r6, r4
 800b230:	e59d      	b.n	800ad6e <_dtoa_r+0x4be>
 800b232:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800b234:	2b00      	cmp	r3, #0
 800b236:	f000 80c8 	beq.w	800b3ca <_dtoa_r+0xb1a>
 800b23a:	9b08      	ldr	r3, [sp, #32]
 800b23c:	9306      	str	r3, [sp, #24]
 800b23e:	2f00      	cmp	r7, #0
 800b240:	dd05      	ble.n	800b24e <_dtoa_r+0x99e>
 800b242:	4631      	mov	r1, r6
 800b244:	463a      	mov	r2, r7
 800b246:	4628      	mov	r0, r5
 800b248:	f000 fc20 	bl	800ba8c <__lshift>
 800b24c:	4606      	mov	r6, r0
 800b24e:	f1b8 0f00 	cmp.w	r8, #0
 800b252:	d05b      	beq.n	800b30c <_dtoa_r+0xa5c>
 800b254:	4628      	mov	r0, r5
 800b256:	6871      	ldr	r1, [r6, #4]
 800b258:	f000 fa0a 	bl	800b670 <_Balloc>
 800b25c:	4607      	mov	r7, r0
 800b25e:	b928      	cbnz	r0, 800b26c <_dtoa_r+0x9bc>
 800b260:	4602      	mov	r2, r0
 800b262:	f240 21ef 	movw	r1, #751	; 0x2ef
 800b266:	4b81      	ldr	r3, [pc, #516]	; (800b46c <_dtoa_r+0xbbc>)
 800b268:	f7ff bb36 	b.w	800a8d8 <_dtoa_r+0x28>
 800b26c:	6932      	ldr	r2, [r6, #16]
 800b26e:	f106 010c 	add.w	r1, r6, #12
 800b272:	3202      	adds	r2, #2
 800b274:	0092      	lsls	r2, r2, #2
 800b276:	300c      	adds	r0, #12
 800b278:	f000 fe2c 	bl	800bed4 <memcpy>
 800b27c:	2201      	movs	r2, #1
 800b27e:	4639      	mov	r1, r7
 800b280:	4628      	mov	r0, r5
 800b282:	f000 fc03 	bl	800ba8c <__lshift>
 800b286:	46b0      	mov	r8, r6
 800b288:	4606      	mov	r6, r0
 800b28a:	9b03      	ldr	r3, [sp, #12]
 800b28c:	9a03      	ldr	r2, [sp, #12]
 800b28e:	3301      	adds	r3, #1
 800b290:	9308      	str	r3, [sp, #32]
 800b292:	9b06      	ldr	r3, [sp, #24]
 800b294:	4413      	add	r3, r2
 800b296:	930b      	str	r3, [sp, #44]	; 0x2c
 800b298:	9b04      	ldr	r3, [sp, #16]
 800b29a:	f003 0301 	and.w	r3, r3, #1
 800b29e:	930a      	str	r3, [sp, #40]	; 0x28
 800b2a0:	9b08      	ldr	r3, [sp, #32]
 800b2a2:	4621      	mov	r1, r4
 800b2a4:	3b01      	subs	r3, #1
 800b2a6:	4650      	mov	r0, sl
 800b2a8:	9304      	str	r3, [sp, #16]
 800b2aa:	f7ff fa75 	bl	800a798 <quorem>
 800b2ae:	4641      	mov	r1, r8
 800b2b0:	9006      	str	r0, [sp, #24]
 800b2b2:	f100 0930 	add.w	r9, r0, #48	; 0x30
 800b2b6:	4650      	mov	r0, sl
 800b2b8:	f000 fc54 	bl	800bb64 <__mcmp>
 800b2bc:	4632      	mov	r2, r6
 800b2be:	9009      	str	r0, [sp, #36]	; 0x24
 800b2c0:	4621      	mov	r1, r4
 800b2c2:	4628      	mov	r0, r5
 800b2c4:	f000 fc6a 	bl	800bb9c <__mdiff>
 800b2c8:	68c2      	ldr	r2, [r0, #12]
 800b2ca:	4607      	mov	r7, r0
 800b2cc:	bb02      	cbnz	r2, 800b310 <_dtoa_r+0xa60>
 800b2ce:	4601      	mov	r1, r0
 800b2d0:	4650      	mov	r0, sl
 800b2d2:	f000 fc47 	bl	800bb64 <__mcmp>
 800b2d6:	4602      	mov	r2, r0
 800b2d8:	4639      	mov	r1, r7
 800b2da:	4628      	mov	r0, r5
 800b2dc:	920c      	str	r2, [sp, #48]	; 0x30
 800b2de:	f000 fa07 	bl	800b6f0 <_Bfree>
 800b2e2:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800b2e4:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800b2e6:	9f08      	ldr	r7, [sp, #32]
 800b2e8:	ea43 0102 	orr.w	r1, r3, r2
 800b2ec:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800b2ee:	4319      	orrs	r1, r3
 800b2f0:	d110      	bne.n	800b314 <_dtoa_r+0xa64>
 800b2f2:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 800b2f6:	d029      	beq.n	800b34c <_dtoa_r+0xa9c>
 800b2f8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800b2fa:	2b00      	cmp	r3, #0
 800b2fc:	dd02      	ble.n	800b304 <_dtoa_r+0xa54>
 800b2fe:	9b06      	ldr	r3, [sp, #24]
 800b300:	f103 0931 	add.w	r9, r3, #49	; 0x31
 800b304:	9b04      	ldr	r3, [sp, #16]
 800b306:	f883 9000 	strb.w	r9, [r3]
 800b30a:	e777      	b.n	800b1fc <_dtoa_r+0x94c>
 800b30c:	4630      	mov	r0, r6
 800b30e:	e7ba      	b.n	800b286 <_dtoa_r+0x9d6>
 800b310:	2201      	movs	r2, #1
 800b312:	e7e1      	b.n	800b2d8 <_dtoa_r+0xa28>
 800b314:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800b316:	2b00      	cmp	r3, #0
 800b318:	db04      	blt.n	800b324 <_dtoa_r+0xa74>
 800b31a:	9922      	ldr	r1, [sp, #136]	; 0x88
 800b31c:	430b      	orrs	r3, r1
 800b31e:	990a      	ldr	r1, [sp, #40]	; 0x28
 800b320:	430b      	orrs	r3, r1
 800b322:	d120      	bne.n	800b366 <_dtoa_r+0xab6>
 800b324:	2a00      	cmp	r2, #0
 800b326:	dded      	ble.n	800b304 <_dtoa_r+0xa54>
 800b328:	4651      	mov	r1, sl
 800b32a:	2201      	movs	r2, #1
 800b32c:	4628      	mov	r0, r5
 800b32e:	f000 fbad 	bl	800ba8c <__lshift>
 800b332:	4621      	mov	r1, r4
 800b334:	4682      	mov	sl, r0
 800b336:	f000 fc15 	bl	800bb64 <__mcmp>
 800b33a:	2800      	cmp	r0, #0
 800b33c:	dc03      	bgt.n	800b346 <_dtoa_r+0xa96>
 800b33e:	d1e1      	bne.n	800b304 <_dtoa_r+0xa54>
 800b340:	f019 0f01 	tst.w	r9, #1
 800b344:	d0de      	beq.n	800b304 <_dtoa_r+0xa54>
 800b346:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 800b34a:	d1d8      	bne.n	800b2fe <_dtoa_r+0xa4e>
 800b34c:	2339      	movs	r3, #57	; 0x39
 800b34e:	9a04      	ldr	r2, [sp, #16]
 800b350:	7013      	strb	r3, [r2, #0]
 800b352:	463b      	mov	r3, r7
 800b354:	461f      	mov	r7, r3
 800b356:	f817 2c01 	ldrb.w	r2, [r7, #-1]
 800b35a:	3b01      	subs	r3, #1
 800b35c:	2a39      	cmp	r2, #57	; 0x39
 800b35e:	d06b      	beq.n	800b438 <_dtoa_r+0xb88>
 800b360:	3201      	adds	r2, #1
 800b362:	701a      	strb	r2, [r3, #0]
 800b364:	e74a      	b.n	800b1fc <_dtoa_r+0x94c>
 800b366:	2a00      	cmp	r2, #0
 800b368:	dd07      	ble.n	800b37a <_dtoa_r+0xaca>
 800b36a:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 800b36e:	d0ed      	beq.n	800b34c <_dtoa_r+0xa9c>
 800b370:	9a04      	ldr	r2, [sp, #16]
 800b372:	f109 0301 	add.w	r3, r9, #1
 800b376:	7013      	strb	r3, [r2, #0]
 800b378:	e740      	b.n	800b1fc <_dtoa_r+0x94c>
 800b37a:	9b08      	ldr	r3, [sp, #32]
 800b37c:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800b37e:	f803 9c01 	strb.w	r9, [r3, #-1]
 800b382:	4293      	cmp	r3, r2
 800b384:	d042      	beq.n	800b40c <_dtoa_r+0xb5c>
 800b386:	4651      	mov	r1, sl
 800b388:	2300      	movs	r3, #0
 800b38a:	220a      	movs	r2, #10
 800b38c:	4628      	mov	r0, r5
 800b38e:	f000 f9d1 	bl	800b734 <__multadd>
 800b392:	45b0      	cmp	r8, r6
 800b394:	4682      	mov	sl, r0
 800b396:	f04f 0300 	mov.w	r3, #0
 800b39a:	f04f 020a 	mov.w	r2, #10
 800b39e:	4641      	mov	r1, r8
 800b3a0:	4628      	mov	r0, r5
 800b3a2:	d107      	bne.n	800b3b4 <_dtoa_r+0xb04>
 800b3a4:	f000 f9c6 	bl	800b734 <__multadd>
 800b3a8:	4680      	mov	r8, r0
 800b3aa:	4606      	mov	r6, r0
 800b3ac:	9b08      	ldr	r3, [sp, #32]
 800b3ae:	3301      	adds	r3, #1
 800b3b0:	9308      	str	r3, [sp, #32]
 800b3b2:	e775      	b.n	800b2a0 <_dtoa_r+0x9f0>
 800b3b4:	f000 f9be 	bl	800b734 <__multadd>
 800b3b8:	4631      	mov	r1, r6
 800b3ba:	4680      	mov	r8, r0
 800b3bc:	2300      	movs	r3, #0
 800b3be:	220a      	movs	r2, #10
 800b3c0:	4628      	mov	r0, r5
 800b3c2:	f000 f9b7 	bl	800b734 <__multadd>
 800b3c6:	4606      	mov	r6, r0
 800b3c8:	e7f0      	b.n	800b3ac <_dtoa_r+0xafc>
 800b3ca:	9b08      	ldr	r3, [sp, #32]
 800b3cc:	9306      	str	r3, [sp, #24]
 800b3ce:	9f03      	ldr	r7, [sp, #12]
 800b3d0:	4621      	mov	r1, r4
 800b3d2:	4650      	mov	r0, sl
 800b3d4:	f7ff f9e0 	bl	800a798 <quorem>
 800b3d8:	9b03      	ldr	r3, [sp, #12]
 800b3da:	f100 0930 	add.w	r9, r0, #48	; 0x30
 800b3de:	f807 9b01 	strb.w	r9, [r7], #1
 800b3e2:	1afa      	subs	r2, r7, r3
 800b3e4:	9b06      	ldr	r3, [sp, #24]
 800b3e6:	4293      	cmp	r3, r2
 800b3e8:	dd07      	ble.n	800b3fa <_dtoa_r+0xb4a>
 800b3ea:	4651      	mov	r1, sl
 800b3ec:	2300      	movs	r3, #0
 800b3ee:	220a      	movs	r2, #10
 800b3f0:	4628      	mov	r0, r5
 800b3f2:	f000 f99f 	bl	800b734 <__multadd>
 800b3f6:	4682      	mov	sl, r0
 800b3f8:	e7ea      	b.n	800b3d0 <_dtoa_r+0xb20>
 800b3fa:	9b06      	ldr	r3, [sp, #24]
 800b3fc:	f04f 0800 	mov.w	r8, #0
 800b400:	2b00      	cmp	r3, #0
 800b402:	bfcc      	ite	gt
 800b404:	461f      	movgt	r7, r3
 800b406:	2701      	movle	r7, #1
 800b408:	9b03      	ldr	r3, [sp, #12]
 800b40a:	441f      	add	r7, r3
 800b40c:	4651      	mov	r1, sl
 800b40e:	2201      	movs	r2, #1
 800b410:	4628      	mov	r0, r5
 800b412:	f000 fb3b 	bl	800ba8c <__lshift>
 800b416:	4621      	mov	r1, r4
 800b418:	4682      	mov	sl, r0
 800b41a:	f000 fba3 	bl	800bb64 <__mcmp>
 800b41e:	2800      	cmp	r0, #0
 800b420:	dc97      	bgt.n	800b352 <_dtoa_r+0xaa2>
 800b422:	d102      	bne.n	800b42a <_dtoa_r+0xb7a>
 800b424:	f019 0f01 	tst.w	r9, #1
 800b428:	d193      	bne.n	800b352 <_dtoa_r+0xaa2>
 800b42a:	463b      	mov	r3, r7
 800b42c:	461f      	mov	r7, r3
 800b42e:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800b432:	2a30      	cmp	r2, #48	; 0x30
 800b434:	d0fa      	beq.n	800b42c <_dtoa_r+0xb7c>
 800b436:	e6e1      	b.n	800b1fc <_dtoa_r+0x94c>
 800b438:	9a03      	ldr	r2, [sp, #12]
 800b43a:	429a      	cmp	r2, r3
 800b43c:	d18a      	bne.n	800b354 <_dtoa_r+0xaa4>
 800b43e:	2331      	movs	r3, #49	; 0x31
 800b440:	f10b 0b01 	add.w	fp, fp, #1
 800b444:	e797      	b.n	800b376 <_dtoa_r+0xac6>
 800b446:	4b0a      	ldr	r3, [pc, #40]	; (800b470 <_dtoa_r+0xbc0>)
 800b448:	f7ff ba9f 	b.w	800a98a <_dtoa_r+0xda>
 800b44c:	9b26      	ldr	r3, [sp, #152]	; 0x98
 800b44e:	2b00      	cmp	r3, #0
 800b450:	f47f aa77 	bne.w	800a942 <_dtoa_r+0x92>
 800b454:	4b07      	ldr	r3, [pc, #28]	; (800b474 <_dtoa_r+0xbc4>)
 800b456:	f7ff ba98 	b.w	800a98a <_dtoa_r+0xda>
 800b45a:	9b06      	ldr	r3, [sp, #24]
 800b45c:	2b00      	cmp	r3, #0
 800b45e:	dcb6      	bgt.n	800b3ce <_dtoa_r+0xb1e>
 800b460:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800b462:	2b02      	cmp	r3, #2
 800b464:	f73f aeb5 	bgt.w	800b1d2 <_dtoa_r+0x922>
 800b468:	e7b1      	b.n	800b3ce <_dtoa_r+0xb1e>
 800b46a:	bf00      	nop
 800b46c:	0800c63a 	.word	0x0800c63a
 800b470:	0800c59a 	.word	0x0800c59a
 800b474:	0800c5be 	.word	0x0800c5be

0800b478 <_free_r>:
 800b478:	b538      	push	{r3, r4, r5, lr}
 800b47a:	4605      	mov	r5, r0
 800b47c:	2900      	cmp	r1, #0
 800b47e:	d040      	beq.n	800b502 <_free_r+0x8a>
 800b480:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800b484:	1f0c      	subs	r4, r1, #4
 800b486:	2b00      	cmp	r3, #0
 800b488:	bfb8      	it	lt
 800b48a:	18e4      	addlt	r4, r4, r3
 800b48c:	f000 f8e4 	bl	800b658 <__malloc_lock>
 800b490:	4a1c      	ldr	r2, [pc, #112]	; (800b504 <_free_r+0x8c>)
 800b492:	6813      	ldr	r3, [r2, #0]
 800b494:	b933      	cbnz	r3, 800b4a4 <_free_r+0x2c>
 800b496:	6063      	str	r3, [r4, #4]
 800b498:	6014      	str	r4, [r2, #0]
 800b49a:	4628      	mov	r0, r5
 800b49c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800b4a0:	f000 b8e0 	b.w	800b664 <__malloc_unlock>
 800b4a4:	42a3      	cmp	r3, r4
 800b4a6:	d908      	bls.n	800b4ba <_free_r+0x42>
 800b4a8:	6820      	ldr	r0, [r4, #0]
 800b4aa:	1821      	adds	r1, r4, r0
 800b4ac:	428b      	cmp	r3, r1
 800b4ae:	bf01      	itttt	eq
 800b4b0:	6819      	ldreq	r1, [r3, #0]
 800b4b2:	685b      	ldreq	r3, [r3, #4]
 800b4b4:	1809      	addeq	r1, r1, r0
 800b4b6:	6021      	streq	r1, [r4, #0]
 800b4b8:	e7ed      	b.n	800b496 <_free_r+0x1e>
 800b4ba:	461a      	mov	r2, r3
 800b4bc:	685b      	ldr	r3, [r3, #4]
 800b4be:	b10b      	cbz	r3, 800b4c4 <_free_r+0x4c>
 800b4c0:	42a3      	cmp	r3, r4
 800b4c2:	d9fa      	bls.n	800b4ba <_free_r+0x42>
 800b4c4:	6811      	ldr	r1, [r2, #0]
 800b4c6:	1850      	adds	r0, r2, r1
 800b4c8:	42a0      	cmp	r0, r4
 800b4ca:	d10b      	bne.n	800b4e4 <_free_r+0x6c>
 800b4cc:	6820      	ldr	r0, [r4, #0]
 800b4ce:	4401      	add	r1, r0
 800b4d0:	1850      	adds	r0, r2, r1
 800b4d2:	4283      	cmp	r3, r0
 800b4d4:	6011      	str	r1, [r2, #0]
 800b4d6:	d1e0      	bne.n	800b49a <_free_r+0x22>
 800b4d8:	6818      	ldr	r0, [r3, #0]
 800b4da:	685b      	ldr	r3, [r3, #4]
 800b4dc:	4408      	add	r0, r1
 800b4de:	6010      	str	r0, [r2, #0]
 800b4e0:	6053      	str	r3, [r2, #4]
 800b4e2:	e7da      	b.n	800b49a <_free_r+0x22>
 800b4e4:	d902      	bls.n	800b4ec <_free_r+0x74>
 800b4e6:	230c      	movs	r3, #12
 800b4e8:	602b      	str	r3, [r5, #0]
 800b4ea:	e7d6      	b.n	800b49a <_free_r+0x22>
 800b4ec:	6820      	ldr	r0, [r4, #0]
 800b4ee:	1821      	adds	r1, r4, r0
 800b4f0:	428b      	cmp	r3, r1
 800b4f2:	bf01      	itttt	eq
 800b4f4:	6819      	ldreq	r1, [r3, #0]
 800b4f6:	685b      	ldreq	r3, [r3, #4]
 800b4f8:	1809      	addeq	r1, r1, r0
 800b4fa:	6021      	streq	r1, [r4, #0]
 800b4fc:	6063      	str	r3, [r4, #4]
 800b4fe:	6054      	str	r4, [r2, #4]
 800b500:	e7cb      	b.n	800b49a <_free_r+0x22>
 800b502:	bd38      	pop	{r3, r4, r5, pc}
 800b504:	200017f0 	.word	0x200017f0

0800b508 <malloc>:
 800b508:	4b02      	ldr	r3, [pc, #8]	; (800b514 <malloc+0xc>)
 800b50a:	4601      	mov	r1, r0
 800b50c:	6818      	ldr	r0, [r3, #0]
 800b50e:	f000 b823 	b.w	800b558 <_malloc_r>
 800b512:	bf00      	nop
 800b514:	200001e8 	.word	0x200001e8

0800b518 <sbrk_aligned>:
 800b518:	b570      	push	{r4, r5, r6, lr}
 800b51a:	4e0e      	ldr	r6, [pc, #56]	; (800b554 <sbrk_aligned+0x3c>)
 800b51c:	460c      	mov	r4, r1
 800b51e:	6831      	ldr	r1, [r6, #0]
 800b520:	4605      	mov	r5, r0
 800b522:	b911      	cbnz	r1, 800b52a <sbrk_aligned+0x12>
 800b524:	f000 fcc6 	bl	800beb4 <_sbrk_r>
 800b528:	6030      	str	r0, [r6, #0]
 800b52a:	4621      	mov	r1, r4
 800b52c:	4628      	mov	r0, r5
 800b52e:	f000 fcc1 	bl	800beb4 <_sbrk_r>
 800b532:	1c43      	adds	r3, r0, #1
 800b534:	d00a      	beq.n	800b54c <sbrk_aligned+0x34>
 800b536:	1cc4      	adds	r4, r0, #3
 800b538:	f024 0403 	bic.w	r4, r4, #3
 800b53c:	42a0      	cmp	r0, r4
 800b53e:	d007      	beq.n	800b550 <sbrk_aligned+0x38>
 800b540:	1a21      	subs	r1, r4, r0
 800b542:	4628      	mov	r0, r5
 800b544:	f000 fcb6 	bl	800beb4 <_sbrk_r>
 800b548:	3001      	adds	r0, #1
 800b54a:	d101      	bne.n	800b550 <sbrk_aligned+0x38>
 800b54c:	f04f 34ff 	mov.w	r4, #4294967295
 800b550:	4620      	mov	r0, r4
 800b552:	bd70      	pop	{r4, r5, r6, pc}
 800b554:	200017f4 	.word	0x200017f4

0800b558 <_malloc_r>:
 800b558:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800b55c:	1ccd      	adds	r5, r1, #3
 800b55e:	f025 0503 	bic.w	r5, r5, #3
 800b562:	3508      	adds	r5, #8
 800b564:	2d0c      	cmp	r5, #12
 800b566:	bf38      	it	cc
 800b568:	250c      	movcc	r5, #12
 800b56a:	2d00      	cmp	r5, #0
 800b56c:	4607      	mov	r7, r0
 800b56e:	db01      	blt.n	800b574 <_malloc_r+0x1c>
 800b570:	42a9      	cmp	r1, r5
 800b572:	d905      	bls.n	800b580 <_malloc_r+0x28>
 800b574:	230c      	movs	r3, #12
 800b576:	2600      	movs	r6, #0
 800b578:	603b      	str	r3, [r7, #0]
 800b57a:	4630      	mov	r0, r6
 800b57c:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800b580:	f8df 80d0 	ldr.w	r8, [pc, #208]	; 800b654 <_malloc_r+0xfc>
 800b584:	f000 f868 	bl	800b658 <__malloc_lock>
 800b588:	f8d8 3000 	ldr.w	r3, [r8]
 800b58c:	461c      	mov	r4, r3
 800b58e:	bb5c      	cbnz	r4, 800b5e8 <_malloc_r+0x90>
 800b590:	4629      	mov	r1, r5
 800b592:	4638      	mov	r0, r7
 800b594:	f7ff ffc0 	bl	800b518 <sbrk_aligned>
 800b598:	1c43      	adds	r3, r0, #1
 800b59a:	4604      	mov	r4, r0
 800b59c:	d155      	bne.n	800b64a <_malloc_r+0xf2>
 800b59e:	f8d8 4000 	ldr.w	r4, [r8]
 800b5a2:	4626      	mov	r6, r4
 800b5a4:	2e00      	cmp	r6, #0
 800b5a6:	d145      	bne.n	800b634 <_malloc_r+0xdc>
 800b5a8:	2c00      	cmp	r4, #0
 800b5aa:	d048      	beq.n	800b63e <_malloc_r+0xe6>
 800b5ac:	6823      	ldr	r3, [r4, #0]
 800b5ae:	4631      	mov	r1, r6
 800b5b0:	4638      	mov	r0, r7
 800b5b2:	eb04 0903 	add.w	r9, r4, r3
 800b5b6:	f000 fc7d 	bl	800beb4 <_sbrk_r>
 800b5ba:	4581      	cmp	r9, r0
 800b5bc:	d13f      	bne.n	800b63e <_malloc_r+0xe6>
 800b5be:	6821      	ldr	r1, [r4, #0]
 800b5c0:	4638      	mov	r0, r7
 800b5c2:	1a6d      	subs	r5, r5, r1
 800b5c4:	4629      	mov	r1, r5
 800b5c6:	f7ff ffa7 	bl	800b518 <sbrk_aligned>
 800b5ca:	3001      	adds	r0, #1
 800b5cc:	d037      	beq.n	800b63e <_malloc_r+0xe6>
 800b5ce:	6823      	ldr	r3, [r4, #0]
 800b5d0:	442b      	add	r3, r5
 800b5d2:	6023      	str	r3, [r4, #0]
 800b5d4:	f8d8 3000 	ldr.w	r3, [r8]
 800b5d8:	2b00      	cmp	r3, #0
 800b5da:	d038      	beq.n	800b64e <_malloc_r+0xf6>
 800b5dc:	685a      	ldr	r2, [r3, #4]
 800b5de:	42a2      	cmp	r2, r4
 800b5e0:	d12b      	bne.n	800b63a <_malloc_r+0xe2>
 800b5e2:	2200      	movs	r2, #0
 800b5e4:	605a      	str	r2, [r3, #4]
 800b5e6:	e00f      	b.n	800b608 <_malloc_r+0xb0>
 800b5e8:	6822      	ldr	r2, [r4, #0]
 800b5ea:	1b52      	subs	r2, r2, r5
 800b5ec:	d41f      	bmi.n	800b62e <_malloc_r+0xd6>
 800b5ee:	2a0b      	cmp	r2, #11
 800b5f0:	d917      	bls.n	800b622 <_malloc_r+0xca>
 800b5f2:	1961      	adds	r1, r4, r5
 800b5f4:	42a3      	cmp	r3, r4
 800b5f6:	6025      	str	r5, [r4, #0]
 800b5f8:	bf18      	it	ne
 800b5fa:	6059      	strne	r1, [r3, #4]
 800b5fc:	6863      	ldr	r3, [r4, #4]
 800b5fe:	bf08      	it	eq
 800b600:	f8c8 1000 	streq.w	r1, [r8]
 800b604:	5162      	str	r2, [r4, r5]
 800b606:	604b      	str	r3, [r1, #4]
 800b608:	4638      	mov	r0, r7
 800b60a:	f104 060b 	add.w	r6, r4, #11
 800b60e:	f000 f829 	bl	800b664 <__malloc_unlock>
 800b612:	f026 0607 	bic.w	r6, r6, #7
 800b616:	1d23      	adds	r3, r4, #4
 800b618:	1af2      	subs	r2, r6, r3
 800b61a:	d0ae      	beq.n	800b57a <_malloc_r+0x22>
 800b61c:	1b9b      	subs	r3, r3, r6
 800b61e:	50a3      	str	r3, [r4, r2]
 800b620:	e7ab      	b.n	800b57a <_malloc_r+0x22>
 800b622:	42a3      	cmp	r3, r4
 800b624:	6862      	ldr	r2, [r4, #4]
 800b626:	d1dd      	bne.n	800b5e4 <_malloc_r+0x8c>
 800b628:	f8c8 2000 	str.w	r2, [r8]
 800b62c:	e7ec      	b.n	800b608 <_malloc_r+0xb0>
 800b62e:	4623      	mov	r3, r4
 800b630:	6864      	ldr	r4, [r4, #4]
 800b632:	e7ac      	b.n	800b58e <_malloc_r+0x36>
 800b634:	4634      	mov	r4, r6
 800b636:	6876      	ldr	r6, [r6, #4]
 800b638:	e7b4      	b.n	800b5a4 <_malloc_r+0x4c>
 800b63a:	4613      	mov	r3, r2
 800b63c:	e7cc      	b.n	800b5d8 <_malloc_r+0x80>
 800b63e:	230c      	movs	r3, #12
 800b640:	4638      	mov	r0, r7
 800b642:	603b      	str	r3, [r7, #0]
 800b644:	f000 f80e 	bl	800b664 <__malloc_unlock>
 800b648:	e797      	b.n	800b57a <_malloc_r+0x22>
 800b64a:	6025      	str	r5, [r4, #0]
 800b64c:	e7dc      	b.n	800b608 <_malloc_r+0xb0>
 800b64e:	605b      	str	r3, [r3, #4]
 800b650:	deff      	udf	#255	; 0xff
 800b652:	bf00      	nop
 800b654:	200017f0 	.word	0x200017f0

0800b658 <__malloc_lock>:
 800b658:	4801      	ldr	r0, [pc, #4]	; (800b660 <__malloc_lock+0x8>)
 800b65a:	f7ff b88d 	b.w	800a778 <__retarget_lock_acquire_recursive>
 800b65e:	bf00      	nop
 800b660:	200017ec 	.word	0x200017ec

0800b664 <__malloc_unlock>:
 800b664:	4801      	ldr	r0, [pc, #4]	; (800b66c <__malloc_unlock+0x8>)
 800b666:	f7ff b888 	b.w	800a77a <__retarget_lock_release_recursive>
 800b66a:	bf00      	nop
 800b66c:	200017ec 	.word	0x200017ec

0800b670 <_Balloc>:
 800b670:	b570      	push	{r4, r5, r6, lr}
 800b672:	69c6      	ldr	r6, [r0, #28]
 800b674:	4604      	mov	r4, r0
 800b676:	460d      	mov	r5, r1
 800b678:	b976      	cbnz	r6, 800b698 <_Balloc+0x28>
 800b67a:	2010      	movs	r0, #16
 800b67c:	f7ff ff44 	bl	800b508 <malloc>
 800b680:	4602      	mov	r2, r0
 800b682:	61e0      	str	r0, [r4, #28]
 800b684:	b920      	cbnz	r0, 800b690 <_Balloc+0x20>
 800b686:	216b      	movs	r1, #107	; 0x6b
 800b688:	4b17      	ldr	r3, [pc, #92]	; (800b6e8 <_Balloc+0x78>)
 800b68a:	4818      	ldr	r0, [pc, #96]	; (800b6ec <_Balloc+0x7c>)
 800b68c:	f000 fc30 	bl	800bef0 <__assert_func>
 800b690:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800b694:	6006      	str	r6, [r0, #0]
 800b696:	60c6      	str	r6, [r0, #12]
 800b698:	69e6      	ldr	r6, [r4, #28]
 800b69a:	68f3      	ldr	r3, [r6, #12]
 800b69c:	b183      	cbz	r3, 800b6c0 <_Balloc+0x50>
 800b69e:	69e3      	ldr	r3, [r4, #28]
 800b6a0:	68db      	ldr	r3, [r3, #12]
 800b6a2:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800b6a6:	b9b8      	cbnz	r0, 800b6d8 <_Balloc+0x68>
 800b6a8:	2101      	movs	r1, #1
 800b6aa:	fa01 f605 	lsl.w	r6, r1, r5
 800b6ae:	1d72      	adds	r2, r6, #5
 800b6b0:	4620      	mov	r0, r4
 800b6b2:	0092      	lsls	r2, r2, #2
 800b6b4:	f000 fc3a 	bl	800bf2c <_calloc_r>
 800b6b8:	b160      	cbz	r0, 800b6d4 <_Balloc+0x64>
 800b6ba:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800b6be:	e00e      	b.n	800b6de <_Balloc+0x6e>
 800b6c0:	2221      	movs	r2, #33	; 0x21
 800b6c2:	2104      	movs	r1, #4
 800b6c4:	4620      	mov	r0, r4
 800b6c6:	f000 fc31 	bl	800bf2c <_calloc_r>
 800b6ca:	69e3      	ldr	r3, [r4, #28]
 800b6cc:	60f0      	str	r0, [r6, #12]
 800b6ce:	68db      	ldr	r3, [r3, #12]
 800b6d0:	2b00      	cmp	r3, #0
 800b6d2:	d1e4      	bne.n	800b69e <_Balloc+0x2e>
 800b6d4:	2000      	movs	r0, #0
 800b6d6:	bd70      	pop	{r4, r5, r6, pc}
 800b6d8:	6802      	ldr	r2, [r0, #0]
 800b6da:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800b6de:	2300      	movs	r3, #0
 800b6e0:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800b6e4:	e7f7      	b.n	800b6d6 <_Balloc+0x66>
 800b6e6:	bf00      	nop
 800b6e8:	0800c5cb 	.word	0x0800c5cb
 800b6ec:	0800c64b 	.word	0x0800c64b

0800b6f0 <_Bfree>:
 800b6f0:	b570      	push	{r4, r5, r6, lr}
 800b6f2:	69c6      	ldr	r6, [r0, #28]
 800b6f4:	4605      	mov	r5, r0
 800b6f6:	460c      	mov	r4, r1
 800b6f8:	b976      	cbnz	r6, 800b718 <_Bfree+0x28>
 800b6fa:	2010      	movs	r0, #16
 800b6fc:	f7ff ff04 	bl	800b508 <malloc>
 800b700:	4602      	mov	r2, r0
 800b702:	61e8      	str	r0, [r5, #28]
 800b704:	b920      	cbnz	r0, 800b710 <_Bfree+0x20>
 800b706:	218f      	movs	r1, #143	; 0x8f
 800b708:	4b08      	ldr	r3, [pc, #32]	; (800b72c <_Bfree+0x3c>)
 800b70a:	4809      	ldr	r0, [pc, #36]	; (800b730 <_Bfree+0x40>)
 800b70c:	f000 fbf0 	bl	800bef0 <__assert_func>
 800b710:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800b714:	6006      	str	r6, [r0, #0]
 800b716:	60c6      	str	r6, [r0, #12]
 800b718:	b13c      	cbz	r4, 800b72a <_Bfree+0x3a>
 800b71a:	69eb      	ldr	r3, [r5, #28]
 800b71c:	6862      	ldr	r2, [r4, #4]
 800b71e:	68db      	ldr	r3, [r3, #12]
 800b720:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800b724:	6021      	str	r1, [r4, #0]
 800b726:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800b72a:	bd70      	pop	{r4, r5, r6, pc}
 800b72c:	0800c5cb 	.word	0x0800c5cb
 800b730:	0800c64b 	.word	0x0800c64b

0800b734 <__multadd>:
 800b734:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800b738:	4607      	mov	r7, r0
 800b73a:	460c      	mov	r4, r1
 800b73c:	461e      	mov	r6, r3
 800b73e:	2000      	movs	r0, #0
 800b740:	690d      	ldr	r5, [r1, #16]
 800b742:	f101 0c14 	add.w	ip, r1, #20
 800b746:	f8dc 3000 	ldr.w	r3, [ip]
 800b74a:	3001      	adds	r0, #1
 800b74c:	b299      	uxth	r1, r3
 800b74e:	fb02 6101 	mla	r1, r2, r1, r6
 800b752:	0c1e      	lsrs	r6, r3, #16
 800b754:	0c0b      	lsrs	r3, r1, #16
 800b756:	fb02 3306 	mla	r3, r2, r6, r3
 800b75a:	b289      	uxth	r1, r1
 800b75c:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 800b760:	4285      	cmp	r5, r0
 800b762:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800b766:	f84c 1b04 	str.w	r1, [ip], #4
 800b76a:	dcec      	bgt.n	800b746 <__multadd+0x12>
 800b76c:	b30e      	cbz	r6, 800b7b2 <__multadd+0x7e>
 800b76e:	68a3      	ldr	r3, [r4, #8]
 800b770:	42ab      	cmp	r3, r5
 800b772:	dc19      	bgt.n	800b7a8 <__multadd+0x74>
 800b774:	6861      	ldr	r1, [r4, #4]
 800b776:	4638      	mov	r0, r7
 800b778:	3101      	adds	r1, #1
 800b77a:	f7ff ff79 	bl	800b670 <_Balloc>
 800b77e:	4680      	mov	r8, r0
 800b780:	b928      	cbnz	r0, 800b78e <__multadd+0x5a>
 800b782:	4602      	mov	r2, r0
 800b784:	21ba      	movs	r1, #186	; 0xba
 800b786:	4b0c      	ldr	r3, [pc, #48]	; (800b7b8 <__multadd+0x84>)
 800b788:	480c      	ldr	r0, [pc, #48]	; (800b7bc <__multadd+0x88>)
 800b78a:	f000 fbb1 	bl	800bef0 <__assert_func>
 800b78e:	6922      	ldr	r2, [r4, #16]
 800b790:	f104 010c 	add.w	r1, r4, #12
 800b794:	3202      	adds	r2, #2
 800b796:	0092      	lsls	r2, r2, #2
 800b798:	300c      	adds	r0, #12
 800b79a:	f000 fb9b 	bl	800bed4 <memcpy>
 800b79e:	4621      	mov	r1, r4
 800b7a0:	4638      	mov	r0, r7
 800b7a2:	f7ff ffa5 	bl	800b6f0 <_Bfree>
 800b7a6:	4644      	mov	r4, r8
 800b7a8:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800b7ac:	3501      	adds	r5, #1
 800b7ae:	615e      	str	r6, [r3, #20]
 800b7b0:	6125      	str	r5, [r4, #16]
 800b7b2:	4620      	mov	r0, r4
 800b7b4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800b7b8:	0800c63a 	.word	0x0800c63a
 800b7bc:	0800c64b 	.word	0x0800c64b

0800b7c0 <__hi0bits>:
 800b7c0:	0c02      	lsrs	r2, r0, #16
 800b7c2:	0412      	lsls	r2, r2, #16
 800b7c4:	4603      	mov	r3, r0
 800b7c6:	b9ca      	cbnz	r2, 800b7fc <__hi0bits+0x3c>
 800b7c8:	0403      	lsls	r3, r0, #16
 800b7ca:	2010      	movs	r0, #16
 800b7cc:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
 800b7d0:	bf04      	itt	eq
 800b7d2:	021b      	lsleq	r3, r3, #8
 800b7d4:	3008      	addeq	r0, #8
 800b7d6:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
 800b7da:	bf04      	itt	eq
 800b7dc:	011b      	lsleq	r3, r3, #4
 800b7de:	3004      	addeq	r0, #4
 800b7e0:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
 800b7e4:	bf04      	itt	eq
 800b7e6:	009b      	lsleq	r3, r3, #2
 800b7e8:	3002      	addeq	r0, #2
 800b7ea:	2b00      	cmp	r3, #0
 800b7ec:	db05      	blt.n	800b7fa <__hi0bits+0x3a>
 800b7ee:	f013 4f80 	tst.w	r3, #1073741824	; 0x40000000
 800b7f2:	f100 0001 	add.w	r0, r0, #1
 800b7f6:	bf08      	it	eq
 800b7f8:	2020      	moveq	r0, #32
 800b7fa:	4770      	bx	lr
 800b7fc:	2000      	movs	r0, #0
 800b7fe:	e7e5      	b.n	800b7cc <__hi0bits+0xc>

0800b800 <__lo0bits>:
 800b800:	6803      	ldr	r3, [r0, #0]
 800b802:	4602      	mov	r2, r0
 800b804:	f013 0007 	ands.w	r0, r3, #7
 800b808:	d00b      	beq.n	800b822 <__lo0bits+0x22>
 800b80a:	07d9      	lsls	r1, r3, #31
 800b80c:	d421      	bmi.n	800b852 <__lo0bits+0x52>
 800b80e:	0798      	lsls	r0, r3, #30
 800b810:	bf49      	itett	mi
 800b812:	085b      	lsrmi	r3, r3, #1
 800b814:	089b      	lsrpl	r3, r3, #2
 800b816:	2001      	movmi	r0, #1
 800b818:	6013      	strmi	r3, [r2, #0]
 800b81a:	bf5c      	itt	pl
 800b81c:	2002      	movpl	r0, #2
 800b81e:	6013      	strpl	r3, [r2, #0]
 800b820:	4770      	bx	lr
 800b822:	b299      	uxth	r1, r3
 800b824:	b909      	cbnz	r1, 800b82a <__lo0bits+0x2a>
 800b826:	2010      	movs	r0, #16
 800b828:	0c1b      	lsrs	r3, r3, #16
 800b82a:	b2d9      	uxtb	r1, r3
 800b82c:	b909      	cbnz	r1, 800b832 <__lo0bits+0x32>
 800b82e:	3008      	adds	r0, #8
 800b830:	0a1b      	lsrs	r3, r3, #8
 800b832:	0719      	lsls	r1, r3, #28
 800b834:	bf04      	itt	eq
 800b836:	091b      	lsreq	r3, r3, #4
 800b838:	3004      	addeq	r0, #4
 800b83a:	0799      	lsls	r1, r3, #30
 800b83c:	bf04      	itt	eq
 800b83e:	089b      	lsreq	r3, r3, #2
 800b840:	3002      	addeq	r0, #2
 800b842:	07d9      	lsls	r1, r3, #31
 800b844:	d403      	bmi.n	800b84e <__lo0bits+0x4e>
 800b846:	085b      	lsrs	r3, r3, #1
 800b848:	f100 0001 	add.w	r0, r0, #1
 800b84c:	d003      	beq.n	800b856 <__lo0bits+0x56>
 800b84e:	6013      	str	r3, [r2, #0]
 800b850:	4770      	bx	lr
 800b852:	2000      	movs	r0, #0
 800b854:	4770      	bx	lr
 800b856:	2020      	movs	r0, #32
 800b858:	4770      	bx	lr
	...

0800b85c <__i2b>:
 800b85c:	b510      	push	{r4, lr}
 800b85e:	460c      	mov	r4, r1
 800b860:	2101      	movs	r1, #1
 800b862:	f7ff ff05 	bl	800b670 <_Balloc>
 800b866:	4602      	mov	r2, r0
 800b868:	b928      	cbnz	r0, 800b876 <__i2b+0x1a>
 800b86a:	f240 1145 	movw	r1, #325	; 0x145
 800b86e:	4b04      	ldr	r3, [pc, #16]	; (800b880 <__i2b+0x24>)
 800b870:	4804      	ldr	r0, [pc, #16]	; (800b884 <__i2b+0x28>)
 800b872:	f000 fb3d 	bl	800bef0 <__assert_func>
 800b876:	2301      	movs	r3, #1
 800b878:	6144      	str	r4, [r0, #20]
 800b87a:	6103      	str	r3, [r0, #16]
 800b87c:	bd10      	pop	{r4, pc}
 800b87e:	bf00      	nop
 800b880:	0800c63a 	.word	0x0800c63a
 800b884:	0800c64b 	.word	0x0800c64b

0800b888 <__multiply>:
 800b888:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b88c:	4691      	mov	r9, r2
 800b88e:	690a      	ldr	r2, [r1, #16]
 800b890:	f8d9 3010 	ldr.w	r3, [r9, #16]
 800b894:	460c      	mov	r4, r1
 800b896:	429a      	cmp	r2, r3
 800b898:	bfbe      	ittt	lt
 800b89a:	460b      	movlt	r3, r1
 800b89c:	464c      	movlt	r4, r9
 800b89e:	4699      	movlt	r9, r3
 800b8a0:	6927      	ldr	r7, [r4, #16]
 800b8a2:	f8d9 a010 	ldr.w	sl, [r9, #16]
 800b8a6:	68a3      	ldr	r3, [r4, #8]
 800b8a8:	6861      	ldr	r1, [r4, #4]
 800b8aa:	eb07 060a 	add.w	r6, r7, sl
 800b8ae:	42b3      	cmp	r3, r6
 800b8b0:	b085      	sub	sp, #20
 800b8b2:	bfb8      	it	lt
 800b8b4:	3101      	addlt	r1, #1
 800b8b6:	f7ff fedb 	bl	800b670 <_Balloc>
 800b8ba:	b930      	cbnz	r0, 800b8ca <__multiply+0x42>
 800b8bc:	4602      	mov	r2, r0
 800b8be:	f44f 71b1 	mov.w	r1, #354	; 0x162
 800b8c2:	4b43      	ldr	r3, [pc, #268]	; (800b9d0 <__multiply+0x148>)
 800b8c4:	4843      	ldr	r0, [pc, #268]	; (800b9d4 <__multiply+0x14c>)
 800b8c6:	f000 fb13 	bl	800bef0 <__assert_func>
 800b8ca:	f100 0514 	add.w	r5, r0, #20
 800b8ce:	462b      	mov	r3, r5
 800b8d0:	2200      	movs	r2, #0
 800b8d2:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 800b8d6:	4543      	cmp	r3, r8
 800b8d8:	d321      	bcc.n	800b91e <__multiply+0x96>
 800b8da:	f104 0314 	add.w	r3, r4, #20
 800b8de:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 800b8e2:	f109 0314 	add.w	r3, r9, #20
 800b8e6:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 800b8ea:	9202      	str	r2, [sp, #8]
 800b8ec:	1b3a      	subs	r2, r7, r4
 800b8ee:	3a15      	subs	r2, #21
 800b8f0:	f022 0203 	bic.w	r2, r2, #3
 800b8f4:	3204      	adds	r2, #4
 800b8f6:	f104 0115 	add.w	r1, r4, #21
 800b8fa:	428f      	cmp	r7, r1
 800b8fc:	bf38      	it	cc
 800b8fe:	2204      	movcc	r2, #4
 800b900:	9201      	str	r2, [sp, #4]
 800b902:	9a02      	ldr	r2, [sp, #8]
 800b904:	9303      	str	r3, [sp, #12]
 800b906:	429a      	cmp	r2, r3
 800b908:	d80c      	bhi.n	800b924 <__multiply+0x9c>
 800b90a:	2e00      	cmp	r6, #0
 800b90c:	dd03      	ble.n	800b916 <__multiply+0x8e>
 800b90e:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 800b912:	2b00      	cmp	r3, #0
 800b914:	d05a      	beq.n	800b9cc <__multiply+0x144>
 800b916:	6106      	str	r6, [r0, #16]
 800b918:	b005      	add	sp, #20
 800b91a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b91e:	f843 2b04 	str.w	r2, [r3], #4
 800b922:	e7d8      	b.n	800b8d6 <__multiply+0x4e>
 800b924:	f8b3 a000 	ldrh.w	sl, [r3]
 800b928:	f1ba 0f00 	cmp.w	sl, #0
 800b92c:	d023      	beq.n	800b976 <__multiply+0xee>
 800b92e:	46a9      	mov	r9, r5
 800b930:	f04f 0c00 	mov.w	ip, #0
 800b934:	f104 0e14 	add.w	lr, r4, #20
 800b938:	f85e 2b04 	ldr.w	r2, [lr], #4
 800b93c:	f8d9 1000 	ldr.w	r1, [r9]
 800b940:	fa1f fb82 	uxth.w	fp, r2
 800b944:	b289      	uxth	r1, r1
 800b946:	fb0a 110b 	mla	r1, sl, fp, r1
 800b94a:	4461      	add	r1, ip
 800b94c:	f8d9 c000 	ldr.w	ip, [r9]
 800b950:	0c12      	lsrs	r2, r2, #16
 800b952:	ea4f 4c1c 	mov.w	ip, ip, lsr #16
 800b956:	fb0a c202 	mla	r2, sl, r2, ip
 800b95a:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 800b95e:	b289      	uxth	r1, r1
 800b960:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 800b964:	4577      	cmp	r7, lr
 800b966:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 800b96a:	f849 1b04 	str.w	r1, [r9], #4
 800b96e:	d8e3      	bhi.n	800b938 <__multiply+0xb0>
 800b970:	9a01      	ldr	r2, [sp, #4]
 800b972:	f845 c002 	str.w	ip, [r5, r2]
 800b976:	9a03      	ldr	r2, [sp, #12]
 800b978:	3304      	adds	r3, #4
 800b97a:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 800b97e:	f1b9 0f00 	cmp.w	r9, #0
 800b982:	d021      	beq.n	800b9c8 <__multiply+0x140>
 800b984:	46ae      	mov	lr, r5
 800b986:	f04f 0a00 	mov.w	sl, #0
 800b98a:	6829      	ldr	r1, [r5, #0]
 800b98c:	f104 0c14 	add.w	ip, r4, #20
 800b990:	f8bc b000 	ldrh.w	fp, [ip]
 800b994:	f8be 2002 	ldrh.w	r2, [lr, #2]
 800b998:	b289      	uxth	r1, r1
 800b99a:	fb09 220b 	mla	r2, r9, fp, r2
 800b99e:	4452      	add	r2, sl
 800b9a0:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 800b9a4:	f84e 1b04 	str.w	r1, [lr], #4
 800b9a8:	f85c 1b04 	ldr.w	r1, [ip], #4
 800b9ac:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 800b9b0:	f8be 1000 	ldrh.w	r1, [lr]
 800b9b4:	4567      	cmp	r7, ip
 800b9b6:	fb09 110a 	mla	r1, r9, sl, r1
 800b9ba:	eb01 4112 	add.w	r1, r1, r2, lsr #16
 800b9be:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 800b9c2:	d8e5      	bhi.n	800b990 <__multiply+0x108>
 800b9c4:	9a01      	ldr	r2, [sp, #4]
 800b9c6:	50a9      	str	r1, [r5, r2]
 800b9c8:	3504      	adds	r5, #4
 800b9ca:	e79a      	b.n	800b902 <__multiply+0x7a>
 800b9cc:	3e01      	subs	r6, #1
 800b9ce:	e79c      	b.n	800b90a <__multiply+0x82>
 800b9d0:	0800c63a 	.word	0x0800c63a
 800b9d4:	0800c64b 	.word	0x0800c64b

0800b9d8 <__pow5mult>:
 800b9d8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800b9dc:	4615      	mov	r5, r2
 800b9de:	f012 0203 	ands.w	r2, r2, #3
 800b9e2:	4606      	mov	r6, r0
 800b9e4:	460f      	mov	r7, r1
 800b9e6:	d007      	beq.n	800b9f8 <__pow5mult+0x20>
 800b9e8:	4c25      	ldr	r4, [pc, #148]	; (800ba80 <__pow5mult+0xa8>)
 800b9ea:	3a01      	subs	r2, #1
 800b9ec:	2300      	movs	r3, #0
 800b9ee:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800b9f2:	f7ff fe9f 	bl	800b734 <__multadd>
 800b9f6:	4607      	mov	r7, r0
 800b9f8:	10ad      	asrs	r5, r5, #2
 800b9fa:	d03d      	beq.n	800ba78 <__pow5mult+0xa0>
 800b9fc:	69f4      	ldr	r4, [r6, #28]
 800b9fe:	b97c      	cbnz	r4, 800ba20 <__pow5mult+0x48>
 800ba00:	2010      	movs	r0, #16
 800ba02:	f7ff fd81 	bl	800b508 <malloc>
 800ba06:	4602      	mov	r2, r0
 800ba08:	61f0      	str	r0, [r6, #28]
 800ba0a:	b928      	cbnz	r0, 800ba18 <__pow5mult+0x40>
 800ba0c:	f240 11b3 	movw	r1, #435	; 0x1b3
 800ba10:	4b1c      	ldr	r3, [pc, #112]	; (800ba84 <__pow5mult+0xac>)
 800ba12:	481d      	ldr	r0, [pc, #116]	; (800ba88 <__pow5mult+0xb0>)
 800ba14:	f000 fa6c 	bl	800bef0 <__assert_func>
 800ba18:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800ba1c:	6004      	str	r4, [r0, #0]
 800ba1e:	60c4      	str	r4, [r0, #12]
 800ba20:	f8d6 801c 	ldr.w	r8, [r6, #28]
 800ba24:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800ba28:	b94c      	cbnz	r4, 800ba3e <__pow5mult+0x66>
 800ba2a:	f240 2171 	movw	r1, #625	; 0x271
 800ba2e:	4630      	mov	r0, r6
 800ba30:	f7ff ff14 	bl	800b85c <__i2b>
 800ba34:	2300      	movs	r3, #0
 800ba36:	4604      	mov	r4, r0
 800ba38:	f8c8 0008 	str.w	r0, [r8, #8]
 800ba3c:	6003      	str	r3, [r0, #0]
 800ba3e:	f04f 0900 	mov.w	r9, #0
 800ba42:	07eb      	lsls	r3, r5, #31
 800ba44:	d50a      	bpl.n	800ba5c <__pow5mult+0x84>
 800ba46:	4639      	mov	r1, r7
 800ba48:	4622      	mov	r2, r4
 800ba4a:	4630      	mov	r0, r6
 800ba4c:	f7ff ff1c 	bl	800b888 <__multiply>
 800ba50:	4680      	mov	r8, r0
 800ba52:	4639      	mov	r1, r7
 800ba54:	4630      	mov	r0, r6
 800ba56:	f7ff fe4b 	bl	800b6f0 <_Bfree>
 800ba5a:	4647      	mov	r7, r8
 800ba5c:	106d      	asrs	r5, r5, #1
 800ba5e:	d00b      	beq.n	800ba78 <__pow5mult+0xa0>
 800ba60:	6820      	ldr	r0, [r4, #0]
 800ba62:	b938      	cbnz	r0, 800ba74 <__pow5mult+0x9c>
 800ba64:	4622      	mov	r2, r4
 800ba66:	4621      	mov	r1, r4
 800ba68:	4630      	mov	r0, r6
 800ba6a:	f7ff ff0d 	bl	800b888 <__multiply>
 800ba6e:	6020      	str	r0, [r4, #0]
 800ba70:	f8c0 9000 	str.w	r9, [r0]
 800ba74:	4604      	mov	r4, r0
 800ba76:	e7e4      	b.n	800ba42 <__pow5mult+0x6a>
 800ba78:	4638      	mov	r0, r7
 800ba7a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800ba7e:	bf00      	nop
 800ba80:	0800c798 	.word	0x0800c798
 800ba84:	0800c5cb 	.word	0x0800c5cb
 800ba88:	0800c64b 	.word	0x0800c64b

0800ba8c <__lshift>:
 800ba8c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800ba90:	460c      	mov	r4, r1
 800ba92:	4607      	mov	r7, r0
 800ba94:	4691      	mov	r9, r2
 800ba96:	6923      	ldr	r3, [r4, #16]
 800ba98:	6849      	ldr	r1, [r1, #4]
 800ba9a:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800ba9e:	68a3      	ldr	r3, [r4, #8]
 800baa0:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800baa4:	f108 0601 	add.w	r6, r8, #1
 800baa8:	42b3      	cmp	r3, r6
 800baaa:	db0b      	blt.n	800bac4 <__lshift+0x38>
 800baac:	4638      	mov	r0, r7
 800baae:	f7ff fddf 	bl	800b670 <_Balloc>
 800bab2:	4605      	mov	r5, r0
 800bab4:	b948      	cbnz	r0, 800baca <__lshift+0x3e>
 800bab6:	4602      	mov	r2, r0
 800bab8:	f44f 71ef 	mov.w	r1, #478	; 0x1de
 800babc:	4b27      	ldr	r3, [pc, #156]	; (800bb5c <__lshift+0xd0>)
 800babe:	4828      	ldr	r0, [pc, #160]	; (800bb60 <__lshift+0xd4>)
 800bac0:	f000 fa16 	bl	800bef0 <__assert_func>
 800bac4:	3101      	adds	r1, #1
 800bac6:	005b      	lsls	r3, r3, #1
 800bac8:	e7ee      	b.n	800baa8 <__lshift+0x1c>
 800baca:	2300      	movs	r3, #0
 800bacc:	f100 0114 	add.w	r1, r0, #20
 800bad0:	f100 0210 	add.w	r2, r0, #16
 800bad4:	4618      	mov	r0, r3
 800bad6:	4553      	cmp	r3, sl
 800bad8:	db33      	blt.n	800bb42 <__lshift+0xb6>
 800bada:	6920      	ldr	r0, [r4, #16]
 800badc:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800bae0:	f104 0314 	add.w	r3, r4, #20
 800bae4:	f019 091f 	ands.w	r9, r9, #31
 800bae8:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800baec:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800baf0:	d02b      	beq.n	800bb4a <__lshift+0xbe>
 800baf2:	468a      	mov	sl, r1
 800baf4:	2200      	movs	r2, #0
 800baf6:	f1c9 0e20 	rsb	lr, r9, #32
 800bafa:	6818      	ldr	r0, [r3, #0]
 800bafc:	fa00 f009 	lsl.w	r0, r0, r9
 800bb00:	4310      	orrs	r0, r2
 800bb02:	f84a 0b04 	str.w	r0, [sl], #4
 800bb06:	f853 2b04 	ldr.w	r2, [r3], #4
 800bb0a:	459c      	cmp	ip, r3
 800bb0c:	fa22 f20e 	lsr.w	r2, r2, lr
 800bb10:	d8f3      	bhi.n	800bafa <__lshift+0x6e>
 800bb12:	ebac 0304 	sub.w	r3, ip, r4
 800bb16:	3b15      	subs	r3, #21
 800bb18:	f023 0303 	bic.w	r3, r3, #3
 800bb1c:	3304      	adds	r3, #4
 800bb1e:	f104 0015 	add.w	r0, r4, #21
 800bb22:	4584      	cmp	ip, r0
 800bb24:	bf38      	it	cc
 800bb26:	2304      	movcc	r3, #4
 800bb28:	50ca      	str	r2, [r1, r3]
 800bb2a:	b10a      	cbz	r2, 800bb30 <__lshift+0xa4>
 800bb2c:	f108 0602 	add.w	r6, r8, #2
 800bb30:	3e01      	subs	r6, #1
 800bb32:	4638      	mov	r0, r7
 800bb34:	4621      	mov	r1, r4
 800bb36:	612e      	str	r6, [r5, #16]
 800bb38:	f7ff fdda 	bl	800b6f0 <_Bfree>
 800bb3c:	4628      	mov	r0, r5
 800bb3e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800bb42:	f842 0f04 	str.w	r0, [r2, #4]!
 800bb46:	3301      	adds	r3, #1
 800bb48:	e7c5      	b.n	800bad6 <__lshift+0x4a>
 800bb4a:	3904      	subs	r1, #4
 800bb4c:	f853 2b04 	ldr.w	r2, [r3], #4
 800bb50:	459c      	cmp	ip, r3
 800bb52:	f841 2f04 	str.w	r2, [r1, #4]!
 800bb56:	d8f9      	bhi.n	800bb4c <__lshift+0xc0>
 800bb58:	e7ea      	b.n	800bb30 <__lshift+0xa4>
 800bb5a:	bf00      	nop
 800bb5c:	0800c63a 	.word	0x0800c63a
 800bb60:	0800c64b 	.word	0x0800c64b

0800bb64 <__mcmp>:
 800bb64:	4603      	mov	r3, r0
 800bb66:	690a      	ldr	r2, [r1, #16]
 800bb68:	6900      	ldr	r0, [r0, #16]
 800bb6a:	b530      	push	{r4, r5, lr}
 800bb6c:	1a80      	subs	r0, r0, r2
 800bb6e:	d10d      	bne.n	800bb8c <__mcmp+0x28>
 800bb70:	3314      	adds	r3, #20
 800bb72:	3114      	adds	r1, #20
 800bb74:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 800bb78:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 800bb7c:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 800bb80:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 800bb84:	4295      	cmp	r5, r2
 800bb86:	d002      	beq.n	800bb8e <__mcmp+0x2a>
 800bb88:	d304      	bcc.n	800bb94 <__mcmp+0x30>
 800bb8a:	2001      	movs	r0, #1
 800bb8c:	bd30      	pop	{r4, r5, pc}
 800bb8e:	42a3      	cmp	r3, r4
 800bb90:	d3f4      	bcc.n	800bb7c <__mcmp+0x18>
 800bb92:	e7fb      	b.n	800bb8c <__mcmp+0x28>
 800bb94:	f04f 30ff 	mov.w	r0, #4294967295
 800bb98:	e7f8      	b.n	800bb8c <__mcmp+0x28>
	...

0800bb9c <__mdiff>:
 800bb9c:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800bba0:	460d      	mov	r5, r1
 800bba2:	4607      	mov	r7, r0
 800bba4:	4611      	mov	r1, r2
 800bba6:	4628      	mov	r0, r5
 800bba8:	4614      	mov	r4, r2
 800bbaa:	f7ff ffdb 	bl	800bb64 <__mcmp>
 800bbae:	1e06      	subs	r6, r0, #0
 800bbb0:	d111      	bne.n	800bbd6 <__mdiff+0x3a>
 800bbb2:	4631      	mov	r1, r6
 800bbb4:	4638      	mov	r0, r7
 800bbb6:	f7ff fd5b 	bl	800b670 <_Balloc>
 800bbba:	4602      	mov	r2, r0
 800bbbc:	b928      	cbnz	r0, 800bbca <__mdiff+0x2e>
 800bbbe:	f240 2137 	movw	r1, #567	; 0x237
 800bbc2:	4b3a      	ldr	r3, [pc, #232]	; (800bcac <__mdiff+0x110>)
 800bbc4:	483a      	ldr	r0, [pc, #232]	; (800bcb0 <__mdiff+0x114>)
 800bbc6:	f000 f993 	bl	800bef0 <__assert_func>
 800bbca:	2301      	movs	r3, #1
 800bbcc:	e9c0 3604 	strd	r3, r6, [r0, #16]
 800bbd0:	4610      	mov	r0, r2
 800bbd2:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800bbd6:	bfa4      	itt	ge
 800bbd8:	4623      	movge	r3, r4
 800bbda:	462c      	movge	r4, r5
 800bbdc:	4638      	mov	r0, r7
 800bbde:	6861      	ldr	r1, [r4, #4]
 800bbe0:	bfa6      	itte	ge
 800bbe2:	461d      	movge	r5, r3
 800bbe4:	2600      	movge	r6, #0
 800bbe6:	2601      	movlt	r6, #1
 800bbe8:	f7ff fd42 	bl	800b670 <_Balloc>
 800bbec:	4602      	mov	r2, r0
 800bbee:	b918      	cbnz	r0, 800bbf8 <__mdiff+0x5c>
 800bbf0:	f240 2145 	movw	r1, #581	; 0x245
 800bbf4:	4b2d      	ldr	r3, [pc, #180]	; (800bcac <__mdiff+0x110>)
 800bbf6:	e7e5      	b.n	800bbc4 <__mdiff+0x28>
 800bbf8:	f102 0814 	add.w	r8, r2, #20
 800bbfc:	46c2      	mov	sl, r8
 800bbfe:	f04f 0c00 	mov.w	ip, #0
 800bc02:	6927      	ldr	r7, [r4, #16]
 800bc04:	60c6      	str	r6, [r0, #12]
 800bc06:	692e      	ldr	r6, [r5, #16]
 800bc08:	f104 0014 	add.w	r0, r4, #20
 800bc0c:	f105 0914 	add.w	r9, r5, #20
 800bc10:	eb00 0e87 	add.w	lr, r0, r7, lsl #2
 800bc14:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 800bc18:	3410      	adds	r4, #16
 800bc1a:	f854 bf04 	ldr.w	fp, [r4, #4]!
 800bc1e:	f859 3b04 	ldr.w	r3, [r9], #4
 800bc22:	fa1f f18b 	uxth.w	r1, fp
 800bc26:	4461      	add	r1, ip
 800bc28:	fa1f fc83 	uxth.w	ip, r3
 800bc2c:	0c1b      	lsrs	r3, r3, #16
 800bc2e:	eba1 010c 	sub.w	r1, r1, ip
 800bc32:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 800bc36:	eb03 4321 	add.w	r3, r3, r1, asr #16
 800bc3a:	b289      	uxth	r1, r1
 800bc3c:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800bc40:	454e      	cmp	r6, r9
 800bc42:	ea4f 4c23 	mov.w	ip, r3, asr #16
 800bc46:	f84a 1b04 	str.w	r1, [sl], #4
 800bc4a:	d8e6      	bhi.n	800bc1a <__mdiff+0x7e>
 800bc4c:	1b73      	subs	r3, r6, r5
 800bc4e:	3b15      	subs	r3, #21
 800bc50:	f023 0303 	bic.w	r3, r3, #3
 800bc54:	3515      	adds	r5, #21
 800bc56:	3304      	adds	r3, #4
 800bc58:	42ae      	cmp	r6, r5
 800bc5a:	bf38      	it	cc
 800bc5c:	2304      	movcc	r3, #4
 800bc5e:	4418      	add	r0, r3
 800bc60:	4443      	add	r3, r8
 800bc62:	461e      	mov	r6, r3
 800bc64:	4605      	mov	r5, r0
 800bc66:	4575      	cmp	r5, lr
 800bc68:	d30e      	bcc.n	800bc88 <__mdiff+0xec>
 800bc6a:	f10e 0103 	add.w	r1, lr, #3
 800bc6e:	1a09      	subs	r1, r1, r0
 800bc70:	f021 0103 	bic.w	r1, r1, #3
 800bc74:	3803      	subs	r0, #3
 800bc76:	4586      	cmp	lr, r0
 800bc78:	bf38      	it	cc
 800bc7a:	2100      	movcc	r1, #0
 800bc7c:	440b      	add	r3, r1
 800bc7e:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800bc82:	b189      	cbz	r1, 800bca8 <__mdiff+0x10c>
 800bc84:	6117      	str	r7, [r2, #16]
 800bc86:	e7a3      	b.n	800bbd0 <__mdiff+0x34>
 800bc88:	f855 8b04 	ldr.w	r8, [r5], #4
 800bc8c:	fa1f f188 	uxth.w	r1, r8
 800bc90:	4461      	add	r1, ip
 800bc92:	140c      	asrs	r4, r1, #16
 800bc94:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 800bc98:	b289      	uxth	r1, r1
 800bc9a:	ea41 4104 	orr.w	r1, r1, r4, lsl #16
 800bc9e:	ea4f 4c24 	mov.w	ip, r4, asr #16
 800bca2:	f846 1b04 	str.w	r1, [r6], #4
 800bca6:	e7de      	b.n	800bc66 <__mdiff+0xca>
 800bca8:	3f01      	subs	r7, #1
 800bcaa:	e7e8      	b.n	800bc7e <__mdiff+0xe2>
 800bcac:	0800c63a 	.word	0x0800c63a
 800bcb0:	0800c64b 	.word	0x0800c64b

0800bcb4 <__d2b>:
 800bcb4:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800bcb6:	2101      	movs	r1, #1
 800bcb8:	4617      	mov	r7, r2
 800bcba:	461c      	mov	r4, r3
 800bcbc:	9e08      	ldr	r6, [sp, #32]
 800bcbe:	f7ff fcd7 	bl	800b670 <_Balloc>
 800bcc2:	4605      	mov	r5, r0
 800bcc4:	b930      	cbnz	r0, 800bcd4 <__d2b+0x20>
 800bcc6:	4602      	mov	r2, r0
 800bcc8:	f240 310f 	movw	r1, #783	; 0x30f
 800bccc:	4b22      	ldr	r3, [pc, #136]	; (800bd58 <__d2b+0xa4>)
 800bcce:	4823      	ldr	r0, [pc, #140]	; (800bd5c <__d2b+0xa8>)
 800bcd0:	f000 f90e 	bl	800bef0 <__assert_func>
 800bcd4:	f3c4 0313 	ubfx	r3, r4, #0, #20
 800bcd8:	f3c4 540a 	ubfx	r4, r4, #20, #11
 800bcdc:	bb24      	cbnz	r4, 800bd28 <__d2b+0x74>
 800bcde:	2f00      	cmp	r7, #0
 800bce0:	9301      	str	r3, [sp, #4]
 800bce2:	d026      	beq.n	800bd32 <__d2b+0x7e>
 800bce4:	4668      	mov	r0, sp
 800bce6:	9700      	str	r7, [sp, #0]
 800bce8:	f7ff fd8a 	bl	800b800 <__lo0bits>
 800bcec:	e9dd 1200 	ldrd	r1, r2, [sp]
 800bcf0:	b1e8      	cbz	r0, 800bd2e <__d2b+0x7a>
 800bcf2:	f1c0 0320 	rsb	r3, r0, #32
 800bcf6:	fa02 f303 	lsl.w	r3, r2, r3
 800bcfa:	430b      	orrs	r3, r1
 800bcfc:	40c2      	lsrs	r2, r0
 800bcfe:	616b      	str	r3, [r5, #20]
 800bd00:	9201      	str	r2, [sp, #4]
 800bd02:	9b01      	ldr	r3, [sp, #4]
 800bd04:	2b00      	cmp	r3, #0
 800bd06:	bf14      	ite	ne
 800bd08:	2102      	movne	r1, #2
 800bd0a:	2101      	moveq	r1, #1
 800bd0c:	61ab      	str	r3, [r5, #24]
 800bd0e:	6129      	str	r1, [r5, #16]
 800bd10:	b1bc      	cbz	r4, 800bd42 <__d2b+0x8e>
 800bd12:	f2a4 4433 	subw	r4, r4, #1075	; 0x433
 800bd16:	4404      	add	r4, r0
 800bd18:	6034      	str	r4, [r6, #0]
 800bd1a:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 800bd1e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800bd20:	6018      	str	r0, [r3, #0]
 800bd22:	4628      	mov	r0, r5
 800bd24:	b003      	add	sp, #12
 800bd26:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800bd28:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800bd2c:	e7d7      	b.n	800bcde <__d2b+0x2a>
 800bd2e:	6169      	str	r1, [r5, #20]
 800bd30:	e7e7      	b.n	800bd02 <__d2b+0x4e>
 800bd32:	a801      	add	r0, sp, #4
 800bd34:	f7ff fd64 	bl	800b800 <__lo0bits>
 800bd38:	9b01      	ldr	r3, [sp, #4]
 800bd3a:	2101      	movs	r1, #1
 800bd3c:	616b      	str	r3, [r5, #20]
 800bd3e:	3020      	adds	r0, #32
 800bd40:	e7e5      	b.n	800bd0e <__d2b+0x5a>
 800bd42:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 800bd46:	eb05 0381 	add.w	r3, r5, r1, lsl #2
 800bd4a:	6030      	str	r0, [r6, #0]
 800bd4c:	6918      	ldr	r0, [r3, #16]
 800bd4e:	f7ff fd37 	bl	800b7c0 <__hi0bits>
 800bd52:	ebc0 1041 	rsb	r0, r0, r1, lsl #5
 800bd56:	e7e2      	b.n	800bd1e <__d2b+0x6a>
 800bd58:	0800c63a 	.word	0x0800c63a
 800bd5c:	0800c64b 	.word	0x0800c64b

0800bd60 <__sflush_r>:
 800bd60:	898a      	ldrh	r2, [r1, #12]
 800bd62:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800bd64:	4605      	mov	r5, r0
 800bd66:	0710      	lsls	r0, r2, #28
 800bd68:	460c      	mov	r4, r1
 800bd6a:	d457      	bmi.n	800be1c <__sflush_r+0xbc>
 800bd6c:	684b      	ldr	r3, [r1, #4]
 800bd6e:	2b00      	cmp	r3, #0
 800bd70:	dc04      	bgt.n	800bd7c <__sflush_r+0x1c>
 800bd72:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800bd74:	2b00      	cmp	r3, #0
 800bd76:	dc01      	bgt.n	800bd7c <__sflush_r+0x1c>
 800bd78:	2000      	movs	r0, #0
 800bd7a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800bd7c:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800bd7e:	2e00      	cmp	r6, #0
 800bd80:	d0fa      	beq.n	800bd78 <__sflush_r+0x18>
 800bd82:	2300      	movs	r3, #0
 800bd84:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 800bd88:	682f      	ldr	r7, [r5, #0]
 800bd8a:	6a21      	ldr	r1, [r4, #32]
 800bd8c:	602b      	str	r3, [r5, #0]
 800bd8e:	d032      	beq.n	800bdf6 <__sflush_r+0x96>
 800bd90:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800bd92:	89a3      	ldrh	r3, [r4, #12]
 800bd94:	075a      	lsls	r2, r3, #29
 800bd96:	d505      	bpl.n	800bda4 <__sflush_r+0x44>
 800bd98:	6863      	ldr	r3, [r4, #4]
 800bd9a:	1ac0      	subs	r0, r0, r3
 800bd9c:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800bd9e:	b10b      	cbz	r3, 800bda4 <__sflush_r+0x44>
 800bda0:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800bda2:	1ac0      	subs	r0, r0, r3
 800bda4:	2300      	movs	r3, #0
 800bda6:	4602      	mov	r2, r0
 800bda8:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800bdaa:	4628      	mov	r0, r5
 800bdac:	6a21      	ldr	r1, [r4, #32]
 800bdae:	47b0      	blx	r6
 800bdb0:	1c43      	adds	r3, r0, #1
 800bdb2:	89a3      	ldrh	r3, [r4, #12]
 800bdb4:	d106      	bne.n	800bdc4 <__sflush_r+0x64>
 800bdb6:	6829      	ldr	r1, [r5, #0]
 800bdb8:	291d      	cmp	r1, #29
 800bdba:	d82b      	bhi.n	800be14 <__sflush_r+0xb4>
 800bdbc:	4a28      	ldr	r2, [pc, #160]	; (800be60 <__sflush_r+0x100>)
 800bdbe:	410a      	asrs	r2, r1
 800bdc0:	07d6      	lsls	r6, r2, #31
 800bdc2:	d427      	bmi.n	800be14 <__sflush_r+0xb4>
 800bdc4:	2200      	movs	r2, #0
 800bdc6:	6062      	str	r2, [r4, #4]
 800bdc8:	6922      	ldr	r2, [r4, #16]
 800bdca:	04d9      	lsls	r1, r3, #19
 800bdcc:	6022      	str	r2, [r4, #0]
 800bdce:	d504      	bpl.n	800bdda <__sflush_r+0x7a>
 800bdd0:	1c42      	adds	r2, r0, #1
 800bdd2:	d101      	bne.n	800bdd8 <__sflush_r+0x78>
 800bdd4:	682b      	ldr	r3, [r5, #0]
 800bdd6:	b903      	cbnz	r3, 800bdda <__sflush_r+0x7a>
 800bdd8:	6560      	str	r0, [r4, #84]	; 0x54
 800bdda:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800bddc:	602f      	str	r7, [r5, #0]
 800bdde:	2900      	cmp	r1, #0
 800bde0:	d0ca      	beq.n	800bd78 <__sflush_r+0x18>
 800bde2:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800bde6:	4299      	cmp	r1, r3
 800bde8:	d002      	beq.n	800bdf0 <__sflush_r+0x90>
 800bdea:	4628      	mov	r0, r5
 800bdec:	f7ff fb44 	bl	800b478 <_free_r>
 800bdf0:	2000      	movs	r0, #0
 800bdf2:	6360      	str	r0, [r4, #52]	; 0x34
 800bdf4:	e7c1      	b.n	800bd7a <__sflush_r+0x1a>
 800bdf6:	2301      	movs	r3, #1
 800bdf8:	4628      	mov	r0, r5
 800bdfa:	47b0      	blx	r6
 800bdfc:	1c41      	adds	r1, r0, #1
 800bdfe:	d1c8      	bne.n	800bd92 <__sflush_r+0x32>
 800be00:	682b      	ldr	r3, [r5, #0]
 800be02:	2b00      	cmp	r3, #0
 800be04:	d0c5      	beq.n	800bd92 <__sflush_r+0x32>
 800be06:	2b1d      	cmp	r3, #29
 800be08:	d001      	beq.n	800be0e <__sflush_r+0xae>
 800be0a:	2b16      	cmp	r3, #22
 800be0c:	d101      	bne.n	800be12 <__sflush_r+0xb2>
 800be0e:	602f      	str	r7, [r5, #0]
 800be10:	e7b2      	b.n	800bd78 <__sflush_r+0x18>
 800be12:	89a3      	ldrh	r3, [r4, #12]
 800be14:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800be18:	81a3      	strh	r3, [r4, #12]
 800be1a:	e7ae      	b.n	800bd7a <__sflush_r+0x1a>
 800be1c:	690f      	ldr	r7, [r1, #16]
 800be1e:	2f00      	cmp	r7, #0
 800be20:	d0aa      	beq.n	800bd78 <__sflush_r+0x18>
 800be22:	0793      	lsls	r3, r2, #30
 800be24:	bf18      	it	ne
 800be26:	2300      	movne	r3, #0
 800be28:	680e      	ldr	r6, [r1, #0]
 800be2a:	bf08      	it	eq
 800be2c:	694b      	ldreq	r3, [r1, #20]
 800be2e:	1bf6      	subs	r6, r6, r7
 800be30:	600f      	str	r7, [r1, #0]
 800be32:	608b      	str	r3, [r1, #8]
 800be34:	2e00      	cmp	r6, #0
 800be36:	dd9f      	ble.n	800bd78 <__sflush_r+0x18>
 800be38:	4633      	mov	r3, r6
 800be3a:	463a      	mov	r2, r7
 800be3c:	4628      	mov	r0, r5
 800be3e:	6a21      	ldr	r1, [r4, #32]
 800be40:	f8d4 c028 	ldr.w	ip, [r4, #40]	; 0x28
 800be44:	47e0      	blx	ip
 800be46:	2800      	cmp	r0, #0
 800be48:	dc06      	bgt.n	800be58 <__sflush_r+0xf8>
 800be4a:	89a3      	ldrh	r3, [r4, #12]
 800be4c:	f04f 30ff 	mov.w	r0, #4294967295
 800be50:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800be54:	81a3      	strh	r3, [r4, #12]
 800be56:	e790      	b.n	800bd7a <__sflush_r+0x1a>
 800be58:	4407      	add	r7, r0
 800be5a:	1a36      	subs	r6, r6, r0
 800be5c:	e7ea      	b.n	800be34 <__sflush_r+0xd4>
 800be5e:	bf00      	nop
 800be60:	dfbffffe 	.word	0xdfbffffe

0800be64 <_fflush_r>:
 800be64:	b538      	push	{r3, r4, r5, lr}
 800be66:	690b      	ldr	r3, [r1, #16]
 800be68:	4605      	mov	r5, r0
 800be6a:	460c      	mov	r4, r1
 800be6c:	b913      	cbnz	r3, 800be74 <_fflush_r+0x10>
 800be6e:	2500      	movs	r5, #0
 800be70:	4628      	mov	r0, r5
 800be72:	bd38      	pop	{r3, r4, r5, pc}
 800be74:	b118      	cbz	r0, 800be7e <_fflush_r+0x1a>
 800be76:	6a03      	ldr	r3, [r0, #32]
 800be78:	b90b      	cbnz	r3, 800be7e <_fflush_r+0x1a>
 800be7a:	f7fe fb87 	bl	800a58c <__sinit>
 800be7e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800be82:	2b00      	cmp	r3, #0
 800be84:	d0f3      	beq.n	800be6e <_fflush_r+0xa>
 800be86:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800be88:	07d0      	lsls	r0, r2, #31
 800be8a:	d404      	bmi.n	800be96 <_fflush_r+0x32>
 800be8c:	0599      	lsls	r1, r3, #22
 800be8e:	d402      	bmi.n	800be96 <_fflush_r+0x32>
 800be90:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800be92:	f7fe fc71 	bl	800a778 <__retarget_lock_acquire_recursive>
 800be96:	4628      	mov	r0, r5
 800be98:	4621      	mov	r1, r4
 800be9a:	f7ff ff61 	bl	800bd60 <__sflush_r>
 800be9e:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800bea0:	4605      	mov	r5, r0
 800bea2:	07da      	lsls	r2, r3, #31
 800bea4:	d4e4      	bmi.n	800be70 <_fflush_r+0xc>
 800bea6:	89a3      	ldrh	r3, [r4, #12]
 800bea8:	059b      	lsls	r3, r3, #22
 800beaa:	d4e1      	bmi.n	800be70 <_fflush_r+0xc>
 800beac:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800beae:	f7fe fc64 	bl	800a77a <__retarget_lock_release_recursive>
 800beb2:	e7dd      	b.n	800be70 <_fflush_r+0xc>

0800beb4 <_sbrk_r>:
 800beb4:	b538      	push	{r3, r4, r5, lr}
 800beb6:	2300      	movs	r3, #0
 800beb8:	4d05      	ldr	r5, [pc, #20]	; (800bed0 <_sbrk_r+0x1c>)
 800beba:	4604      	mov	r4, r0
 800bebc:	4608      	mov	r0, r1
 800bebe:	602b      	str	r3, [r5, #0]
 800bec0:	f7f5 ff60 	bl	8001d84 <_sbrk>
 800bec4:	1c43      	adds	r3, r0, #1
 800bec6:	d102      	bne.n	800bece <_sbrk_r+0x1a>
 800bec8:	682b      	ldr	r3, [r5, #0]
 800beca:	b103      	cbz	r3, 800bece <_sbrk_r+0x1a>
 800becc:	6023      	str	r3, [r4, #0]
 800bece:	bd38      	pop	{r3, r4, r5, pc}
 800bed0:	200017e8 	.word	0x200017e8

0800bed4 <memcpy>:
 800bed4:	440a      	add	r2, r1
 800bed6:	4291      	cmp	r1, r2
 800bed8:	f100 33ff 	add.w	r3, r0, #4294967295
 800bedc:	d100      	bne.n	800bee0 <memcpy+0xc>
 800bede:	4770      	bx	lr
 800bee0:	b510      	push	{r4, lr}
 800bee2:	f811 4b01 	ldrb.w	r4, [r1], #1
 800bee6:	4291      	cmp	r1, r2
 800bee8:	f803 4f01 	strb.w	r4, [r3, #1]!
 800beec:	d1f9      	bne.n	800bee2 <memcpy+0xe>
 800beee:	bd10      	pop	{r4, pc}

0800bef0 <__assert_func>:
 800bef0:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800bef2:	4614      	mov	r4, r2
 800bef4:	461a      	mov	r2, r3
 800bef6:	4b09      	ldr	r3, [pc, #36]	; (800bf1c <__assert_func+0x2c>)
 800bef8:	4605      	mov	r5, r0
 800befa:	681b      	ldr	r3, [r3, #0]
 800befc:	68d8      	ldr	r0, [r3, #12]
 800befe:	b14c      	cbz	r4, 800bf14 <__assert_func+0x24>
 800bf00:	4b07      	ldr	r3, [pc, #28]	; (800bf20 <__assert_func+0x30>)
 800bf02:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800bf06:	9100      	str	r1, [sp, #0]
 800bf08:	462b      	mov	r3, r5
 800bf0a:	4906      	ldr	r1, [pc, #24]	; (800bf24 <__assert_func+0x34>)
 800bf0c:	f000 f842 	bl	800bf94 <fiprintf>
 800bf10:	f000 f852 	bl	800bfb8 <abort>
 800bf14:	4b04      	ldr	r3, [pc, #16]	; (800bf28 <__assert_func+0x38>)
 800bf16:	461c      	mov	r4, r3
 800bf18:	e7f3      	b.n	800bf02 <__assert_func+0x12>
 800bf1a:	bf00      	nop
 800bf1c:	200001e8 	.word	0x200001e8
 800bf20:	0800c7ae 	.word	0x0800c7ae
 800bf24:	0800c7bb 	.word	0x0800c7bb
 800bf28:	0800c7e9 	.word	0x0800c7e9

0800bf2c <_calloc_r>:
 800bf2c:	b570      	push	{r4, r5, r6, lr}
 800bf2e:	fba1 5402 	umull	r5, r4, r1, r2
 800bf32:	b934      	cbnz	r4, 800bf42 <_calloc_r+0x16>
 800bf34:	4629      	mov	r1, r5
 800bf36:	f7ff fb0f 	bl	800b558 <_malloc_r>
 800bf3a:	4606      	mov	r6, r0
 800bf3c:	b928      	cbnz	r0, 800bf4a <_calloc_r+0x1e>
 800bf3e:	4630      	mov	r0, r6
 800bf40:	bd70      	pop	{r4, r5, r6, pc}
 800bf42:	220c      	movs	r2, #12
 800bf44:	2600      	movs	r6, #0
 800bf46:	6002      	str	r2, [r0, #0]
 800bf48:	e7f9      	b.n	800bf3e <_calloc_r+0x12>
 800bf4a:	462a      	mov	r2, r5
 800bf4c:	4621      	mov	r1, r4
 800bf4e:	f7fe fb96 	bl	800a67e <memset>
 800bf52:	e7f4      	b.n	800bf3e <_calloc_r+0x12>

0800bf54 <__ascii_mbtowc>:
 800bf54:	b082      	sub	sp, #8
 800bf56:	b901      	cbnz	r1, 800bf5a <__ascii_mbtowc+0x6>
 800bf58:	a901      	add	r1, sp, #4
 800bf5a:	b142      	cbz	r2, 800bf6e <__ascii_mbtowc+0x1a>
 800bf5c:	b14b      	cbz	r3, 800bf72 <__ascii_mbtowc+0x1e>
 800bf5e:	7813      	ldrb	r3, [r2, #0]
 800bf60:	600b      	str	r3, [r1, #0]
 800bf62:	7812      	ldrb	r2, [r2, #0]
 800bf64:	1e10      	subs	r0, r2, #0
 800bf66:	bf18      	it	ne
 800bf68:	2001      	movne	r0, #1
 800bf6a:	b002      	add	sp, #8
 800bf6c:	4770      	bx	lr
 800bf6e:	4610      	mov	r0, r2
 800bf70:	e7fb      	b.n	800bf6a <__ascii_mbtowc+0x16>
 800bf72:	f06f 0001 	mvn.w	r0, #1
 800bf76:	e7f8      	b.n	800bf6a <__ascii_mbtowc+0x16>

0800bf78 <__ascii_wctomb>:
 800bf78:	4603      	mov	r3, r0
 800bf7a:	4608      	mov	r0, r1
 800bf7c:	b141      	cbz	r1, 800bf90 <__ascii_wctomb+0x18>
 800bf7e:	2aff      	cmp	r2, #255	; 0xff
 800bf80:	d904      	bls.n	800bf8c <__ascii_wctomb+0x14>
 800bf82:	228a      	movs	r2, #138	; 0x8a
 800bf84:	f04f 30ff 	mov.w	r0, #4294967295
 800bf88:	601a      	str	r2, [r3, #0]
 800bf8a:	4770      	bx	lr
 800bf8c:	2001      	movs	r0, #1
 800bf8e:	700a      	strb	r2, [r1, #0]
 800bf90:	4770      	bx	lr
	...

0800bf94 <fiprintf>:
 800bf94:	b40e      	push	{r1, r2, r3}
 800bf96:	b503      	push	{r0, r1, lr}
 800bf98:	4601      	mov	r1, r0
 800bf9a:	ab03      	add	r3, sp, #12
 800bf9c:	4805      	ldr	r0, [pc, #20]	; (800bfb4 <fiprintf+0x20>)
 800bf9e:	f853 2b04 	ldr.w	r2, [r3], #4
 800bfa2:	6800      	ldr	r0, [r0, #0]
 800bfa4:	9301      	str	r3, [sp, #4]
 800bfa6:	f000 f835 	bl	800c014 <_vfiprintf_r>
 800bfaa:	b002      	add	sp, #8
 800bfac:	f85d eb04 	ldr.w	lr, [sp], #4
 800bfb0:	b003      	add	sp, #12
 800bfb2:	4770      	bx	lr
 800bfb4:	200001e8 	.word	0x200001e8

0800bfb8 <abort>:
 800bfb8:	2006      	movs	r0, #6
 800bfba:	b508      	push	{r3, lr}
 800bfbc:	f000 fa02 	bl	800c3c4 <raise>
 800bfc0:	2001      	movs	r0, #1
 800bfc2:	f7f5 fe6c 	bl	8001c9e <_exit>

0800bfc6 <__sfputc_r>:
 800bfc6:	6893      	ldr	r3, [r2, #8]
 800bfc8:	b410      	push	{r4}
 800bfca:	3b01      	subs	r3, #1
 800bfcc:	2b00      	cmp	r3, #0
 800bfce:	6093      	str	r3, [r2, #8]
 800bfd0:	da07      	bge.n	800bfe2 <__sfputc_r+0x1c>
 800bfd2:	6994      	ldr	r4, [r2, #24]
 800bfd4:	42a3      	cmp	r3, r4
 800bfd6:	db01      	blt.n	800bfdc <__sfputc_r+0x16>
 800bfd8:	290a      	cmp	r1, #10
 800bfda:	d102      	bne.n	800bfe2 <__sfputc_r+0x1c>
 800bfdc:	bc10      	pop	{r4}
 800bfde:	f000 b933 	b.w	800c248 <__swbuf_r>
 800bfe2:	6813      	ldr	r3, [r2, #0]
 800bfe4:	1c58      	adds	r0, r3, #1
 800bfe6:	6010      	str	r0, [r2, #0]
 800bfe8:	7019      	strb	r1, [r3, #0]
 800bfea:	4608      	mov	r0, r1
 800bfec:	bc10      	pop	{r4}
 800bfee:	4770      	bx	lr

0800bff0 <__sfputs_r>:
 800bff0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800bff2:	4606      	mov	r6, r0
 800bff4:	460f      	mov	r7, r1
 800bff6:	4614      	mov	r4, r2
 800bff8:	18d5      	adds	r5, r2, r3
 800bffa:	42ac      	cmp	r4, r5
 800bffc:	d101      	bne.n	800c002 <__sfputs_r+0x12>
 800bffe:	2000      	movs	r0, #0
 800c000:	e007      	b.n	800c012 <__sfputs_r+0x22>
 800c002:	463a      	mov	r2, r7
 800c004:	4630      	mov	r0, r6
 800c006:	f814 1b01 	ldrb.w	r1, [r4], #1
 800c00a:	f7ff ffdc 	bl	800bfc6 <__sfputc_r>
 800c00e:	1c43      	adds	r3, r0, #1
 800c010:	d1f3      	bne.n	800bffa <__sfputs_r+0xa>
 800c012:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0800c014 <_vfiprintf_r>:
 800c014:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c018:	460d      	mov	r5, r1
 800c01a:	4614      	mov	r4, r2
 800c01c:	4698      	mov	r8, r3
 800c01e:	4606      	mov	r6, r0
 800c020:	b09d      	sub	sp, #116	; 0x74
 800c022:	b118      	cbz	r0, 800c02c <_vfiprintf_r+0x18>
 800c024:	6a03      	ldr	r3, [r0, #32]
 800c026:	b90b      	cbnz	r3, 800c02c <_vfiprintf_r+0x18>
 800c028:	f7fe fab0 	bl	800a58c <__sinit>
 800c02c:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800c02e:	07d9      	lsls	r1, r3, #31
 800c030:	d405      	bmi.n	800c03e <_vfiprintf_r+0x2a>
 800c032:	89ab      	ldrh	r3, [r5, #12]
 800c034:	059a      	lsls	r2, r3, #22
 800c036:	d402      	bmi.n	800c03e <_vfiprintf_r+0x2a>
 800c038:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800c03a:	f7fe fb9d 	bl	800a778 <__retarget_lock_acquire_recursive>
 800c03e:	89ab      	ldrh	r3, [r5, #12]
 800c040:	071b      	lsls	r3, r3, #28
 800c042:	d501      	bpl.n	800c048 <_vfiprintf_r+0x34>
 800c044:	692b      	ldr	r3, [r5, #16]
 800c046:	b99b      	cbnz	r3, 800c070 <_vfiprintf_r+0x5c>
 800c048:	4629      	mov	r1, r5
 800c04a:	4630      	mov	r0, r6
 800c04c:	f000 f93a 	bl	800c2c4 <__swsetup_r>
 800c050:	b170      	cbz	r0, 800c070 <_vfiprintf_r+0x5c>
 800c052:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800c054:	07dc      	lsls	r4, r3, #31
 800c056:	d504      	bpl.n	800c062 <_vfiprintf_r+0x4e>
 800c058:	f04f 30ff 	mov.w	r0, #4294967295
 800c05c:	b01d      	add	sp, #116	; 0x74
 800c05e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c062:	89ab      	ldrh	r3, [r5, #12]
 800c064:	0598      	lsls	r0, r3, #22
 800c066:	d4f7      	bmi.n	800c058 <_vfiprintf_r+0x44>
 800c068:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800c06a:	f7fe fb86 	bl	800a77a <__retarget_lock_release_recursive>
 800c06e:	e7f3      	b.n	800c058 <_vfiprintf_r+0x44>
 800c070:	2300      	movs	r3, #0
 800c072:	9309      	str	r3, [sp, #36]	; 0x24
 800c074:	2320      	movs	r3, #32
 800c076:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800c07a:	2330      	movs	r3, #48	; 0x30
 800c07c:	f04f 0901 	mov.w	r9, #1
 800c080:	f8cd 800c 	str.w	r8, [sp, #12]
 800c084:	f8df 81ac 	ldr.w	r8, [pc, #428]	; 800c234 <_vfiprintf_r+0x220>
 800c088:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800c08c:	4623      	mov	r3, r4
 800c08e:	469a      	mov	sl, r3
 800c090:	f813 2b01 	ldrb.w	r2, [r3], #1
 800c094:	b10a      	cbz	r2, 800c09a <_vfiprintf_r+0x86>
 800c096:	2a25      	cmp	r2, #37	; 0x25
 800c098:	d1f9      	bne.n	800c08e <_vfiprintf_r+0x7a>
 800c09a:	ebba 0b04 	subs.w	fp, sl, r4
 800c09e:	d00b      	beq.n	800c0b8 <_vfiprintf_r+0xa4>
 800c0a0:	465b      	mov	r3, fp
 800c0a2:	4622      	mov	r2, r4
 800c0a4:	4629      	mov	r1, r5
 800c0a6:	4630      	mov	r0, r6
 800c0a8:	f7ff ffa2 	bl	800bff0 <__sfputs_r>
 800c0ac:	3001      	adds	r0, #1
 800c0ae:	f000 80a9 	beq.w	800c204 <_vfiprintf_r+0x1f0>
 800c0b2:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800c0b4:	445a      	add	r2, fp
 800c0b6:	9209      	str	r2, [sp, #36]	; 0x24
 800c0b8:	f89a 3000 	ldrb.w	r3, [sl]
 800c0bc:	2b00      	cmp	r3, #0
 800c0be:	f000 80a1 	beq.w	800c204 <_vfiprintf_r+0x1f0>
 800c0c2:	2300      	movs	r3, #0
 800c0c4:	f04f 32ff 	mov.w	r2, #4294967295
 800c0c8:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800c0cc:	f10a 0a01 	add.w	sl, sl, #1
 800c0d0:	9304      	str	r3, [sp, #16]
 800c0d2:	9307      	str	r3, [sp, #28]
 800c0d4:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800c0d8:	931a      	str	r3, [sp, #104]	; 0x68
 800c0da:	4654      	mov	r4, sl
 800c0dc:	2205      	movs	r2, #5
 800c0de:	f814 1b01 	ldrb.w	r1, [r4], #1
 800c0e2:	4854      	ldr	r0, [pc, #336]	; (800c234 <_vfiprintf_r+0x220>)
 800c0e4:	f7fe fb4a 	bl	800a77c <memchr>
 800c0e8:	9a04      	ldr	r2, [sp, #16]
 800c0ea:	b9d8      	cbnz	r0, 800c124 <_vfiprintf_r+0x110>
 800c0ec:	06d1      	lsls	r1, r2, #27
 800c0ee:	bf44      	itt	mi
 800c0f0:	2320      	movmi	r3, #32
 800c0f2:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800c0f6:	0713      	lsls	r3, r2, #28
 800c0f8:	bf44      	itt	mi
 800c0fa:	232b      	movmi	r3, #43	; 0x2b
 800c0fc:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800c100:	f89a 3000 	ldrb.w	r3, [sl]
 800c104:	2b2a      	cmp	r3, #42	; 0x2a
 800c106:	d015      	beq.n	800c134 <_vfiprintf_r+0x120>
 800c108:	4654      	mov	r4, sl
 800c10a:	2000      	movs	r0, #0
 800c10c:	f04f 0c0a 	mov.w	ip, #10
 800c110:	9a07      	ldr	r2, [sp, #28]
 800c112:	4621      	mov	r1, r4
 800c114:	f811 3b01 	ldrb.w	r3, [r1], #1
 800c118:	3b30      	subs	r3, #48	; 0x30
 800c11a:	2b09      	cmp	r3, #9
 800c11c:	d94d      	bls.n	800c1ba <_vfiprintf_r+0x1a6>
 800c11e:	b1b0      	cbz	r0, 800c14e <_vfiprintf_r+0x13a>
 800c120:	9207      	str	r2, [sp, #28]
 800c122:	e014      	b.n	800c14e <_vfiprintf_r+0x13a>
 800c124:	eba0 0308 	sub.w	r3, r0, r8
 800c128:	fa09 f303 	lsl.w	r3, r9, r3
 800c12c:	4313      	orrs	r3, r2
 800c12e:	46a2      	mov	sl, r4
 800c130:	9304      	str	r3, [sp, #16]
 800c132:	e7d2      	b.n	800c0da <_vfiprintf_r+0xc6>
 800c134:	9b03      	ldr	r3, [sp, #12]
 800c136:	1d19      	adds	r1, r3, #4
 800c138:	681b      	ldr	r3, [r3, #0]
 800c13a:	9103      	str	r1, [sp, #12]
 800c13c:	2b00      	cmp	r3, #0
 800c13e:	bfbb      	ittet	lt
 800c140:	425b      	neglt	r3, r3
 800c142:	f042 0202 	orrlt.w	r2, r2, #2
 800c146:	9307      	strge	r3, [sp, #28]
 800c148:	9307      	strlt	r3, [sp, #28]
 800c14a:	bfb8      	it	lt
 800c14c:	9204      	strlt	r2, [sp, #16]
 800c14e:	7823      	ldrb	r3, [r4, #0]
 800c150:	2b2e      	cmp	r3, #46	; 0x2e
 800c152:	d10c      	bne.n	800c16e <_vfiprintf_r+0x15a>
 800c154:	7863      	ldrb	r3, [r4, #1]
 800c156:	2b2a      	cmp	r3, #42	; 0x2a
 800c158:	d134      	bne.n	800c1c4 <_vfiprintf_r+0x1b0>
 800c15a:	9b03      	ldr	r3, [sp, #12]
 800c15c:	3402      	adds	r4, #2
 800c15e:	1d1a      	adds	r2, r3, #4
 800c160:	681b      	ldr	r3, [r3, #0]
 800c162:	9203      	str	r2, [sp, #12]
 800c164:	2b00      	cmp	r3, #0
 800c166:	bfb8      	it	lt
 800c168:	f04f 33ff 	movlt.w	r3, #4294967295
 800c16c:	9305      	str	r3, [sp, #20]
 800c16e:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 800c238 <_vfiprintf_r+0x224>
 800c172:	2203      	movs	r2, #3
 800c174:	4650      	mov	r0, sl
 800c176:	7821      	ldrb	r1, [r4, #0]
 800c178:	f7fe fb00 	bl	800a77c <memchr>
 800c17c:	b138      	cbz	r0, 800c18e <_vfiprintf_r+0x17a>
 800c17e:	2240      	movs	r2, #64	; 0x40
 800c180:	9b04      	ldr	r3, [sp, #16]
 800c182:	eba0 000a 	sub.w	r0, r0, sl
 800c186:	4082      	lsls	r2, r0
 800c188:	4313      	orrs	r3, r2
 800c18a:	3401      	adds	r4, #1
 800c18c:	9304      	str	r3, [sp, #16]
 800c18e:	f814 1b01 	ldrb.w	r1, [r4], #1
 800c192:	2206      	movs	r2, #6
 800c194:	4829      	ldr	r0, [pc, #164]	; (800c23c <_vfiprintf_r+0x228>)
 800c196:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800c19a:	f7fe faef 	bl	800a77c <memchr>
 800c19e:	2800      	cmp	r0, #0
 800c1a0:	d03f      	beq.n	800c222 <_vfiprintf_r+0x20e>
 800c1a2:	4b27      	ldr	r3, [pc, #156]	; (800c240 <_vfiprintf_r+0x22c>)
 800c1a4:	bb1b      	cbnz	r3, 800c1ee <_vfiprintf_r+0x1da>
 800c1a6:	9b03      	ldr	r3, [sp, #12]
 800c1a8:	3307      	adds	r3, #7
 800c1aa:	f023 0307 	bic.w	r3, r3, #7
 800c1ae:	3308      	adds	r3, #8
 800c1b0:	9303      	str	r3, [sp, #12]
 800c1b2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800c1b4:	443b      	add	r3, r7
 800c1b6:	9309      	str	r3, [sp, #36]	; 0x24
 800c1b8:	e768      	b.n	800c08c <_vfiprintf_r+0x78>
 800c1ba:	460c      	mov	r4, r1
 800c1bc:	2001      	movs	r0, #1
 800c1be:	fb0c 3202 	mla	r2, ip, r2, r3
 800c1c2:	e7a6      	b.n	800c112 <_vfiprintf_r+0xfe>
 800c1c4:	2300      	movs	r3, #0
 800c1c6:	f04f 0c0a 	mov.w	ip, #10
 800c1ca:	4619      	mov	r1, r3
 800c1cc:	3401      	adds	r4, #1
 800c1ce:	9305      	str	r3, [sp, #20]
 800c1d0:	4620      	mov	r0, r4
 800c1d2:	f810 2b01 	ldrb.w	r2, [r0], #1
 800c1d6:	3a30      	subs	r2, #48	; 0x30
 800c1d8:	2a09      	cmp	r2, #9
 800c1da:	d903      	bls.n	800c1e4 <_vfiprintf_r+0x1d0>
 800c1dc:	2b00      	cmp	r3, #0
 800c1de:	d0c6      	beq.n	800c16e <_vfiprintf_r+0x15a>
 800c1e0:	9105      	str	r1, [sp, #20]
 800c1e2:	e7c4      	b.n	800c16e <_vfiprintf_r+0x15a>
 800c1e4:	4604      	mov	r4, r0
 800c1e6:	2301      	movs	r3, #1
 800c1e8:	fb0c 2101 	mla	r1, ip, r1, r2
 800c1ec:	e7f0      	b.n	800c1d0 <_vfiprintf_r+0x1bc>
 800c1ee:	ab03      	add	r3, sp, #12
 800c1f0:	9300      	str	r3, [sp, #0]
 800c1f2:	462a      	mov	r2, r5
 800c1f4:	4630      	mov	r0, r6
 800c1f6:	4b13      	ldr	r3, [pc, #76]	; (800c244 <_vfiprintf_r+0x230>)
 800c1f8:	a904      	add	r1, sp, #16
 800c1fa:	f7fd fd8b 	bl	8009d14 <_printf_float>
 800c1fe:	4607      	mov	r7, r0
 800c200:	1c78      	adds	r0, r7, #1
 800c202:	d1d6      	bne.n	800c1b2 <_vfiprintf_r+0x19e>
 800c204:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800c206:	07d9      	lsls	r1, r3, #31
 800c208:	d405      	bmi.n	800c216 <_vfiprintf_r+0x202>
 800c20a:	89ab      	ldrh	r3, [r5, #12]
 800c20c:	059a      	lsls	r2, r3, #22
 800c20e:	d402      	bmi.n	800c216 <_vfiprintf_r+0x202>
 800c210:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800c212:	f7fe fab2 	bl	800a77a <__retarget_lock_release_recursive>
 800c216:	89ab      	ldrh	r3, [r5, #12]
 800c218:	065b      	lsls	r3, r3, #25
 800c21a:	f53f af1d 	bmi.w	800c058 <_vfiprintf_r+0x44>
 800c21e:	9809      	ldr	r0, [sp, #36]	; 0x24
 800c220:	e71c      	b.n	800c05c <_vfiprintf_r+0x48>
 800c222:	ab03      	add	r3, sp, #12
 800c224:	9300      	str	r3, [sp, #0]
 800c226:	462a      	mov	r2, r5
 800c228:	4630      	mov	r0, r6
 800c22a:	4b06      	ldr	r3, [pc, #24]	; (800c244 <_vfiprintf_r+0x230>)
 800c22c:	a904      	add	r1, sp, #16
 800c22e:	f7fe f811 	bl	800a254 <_printf_i>
 800c232:	e7e4      	b.n	800c1fe <_vfiprintf_r+0x1ea>
 800c234:	0800c8eb 	.word	0x0800c8eb
 800c238:	0800c8f1 	.word	0x0800c8f1
 800c23c:	0800c8f5 	.word	0x0800c8f5
 800c240:	08009d15 	.word	0x08009d15
 800c244:	0800bff1 	.word	0x0800bff1

0800c248 <__swbuf_r>:
 800c248:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c24a:	460e      	mov	r6, r1
 800c24c:	4614      	mov	r4, r2
 800c24e:	4605      	mov	r5, r0
 800c250:	b118      	cbz	r0, 800c25a <__swbuf_r+0x12>
 800c252:	6a03      	ldr	r3, [r0, #32]
 800c254:	b90b      	cbnz	r3, 800c25a <__swbuf_r+0x12>
 800c256:	f7fe f999 	bl	800a58c <__sinit>
 800c25a:	69a3      	ldr	r3, [r4, #24]
 800c25c:	60a3      	str	r3, [r4, #8]
 800c25e:	89a3      	ldrh	r3, [r4, #12]
 800c260:	071a      	lsls	r2, r3, #28
 800c262:	d525      	bpl.n	800c2b0 <__swbuf_r+0x68>
 800c264:	6923      	ldr	r3, [r4, #16]
 800c266:	b31b      	cbz	r3, 800c2b0 <__swbuf_r+0x68>
 800c268:	6823      	ldr	r3, [r4, #0]
 800c26a:	6922      	ldr	r2, [r4, #16]
 800c26c:	b2f6      	uxtb	r6, r6
 800c26e:	1a98      	subs	r0, r3, r2
 800c270:	6963      	ldr	r3, [r4, #20]
 800c272:	4637      	mov	r7, r6
 800c274:	4283      	cmp	r3, r0
 800c276:	dc04      	bgt.n	800c282 <__swbuf_r+0x3a>
 800c278:	4621      	mov	r1, r4
 800c27a:	4628      	mov	r0, r5
 800c27c:	f7ff fdf2 	bl	800be64 <_fflush_r>
 800c280:	b9e0      	cbnz	r0, 800c2bc <__swbuf_r+0x74>
 800c282:	68a3      	ldr	r3, [r4, #8]
 800c284:	3b01      	subs	r3, #1
 800c286:	60a3      	str	r3, [r4, #8]
 800c288:	6823      	ldr	r3, [r4, #0]
 800c28a:	1c5a      	adds	r2, r3, #1
 800c28c:	6022      	str	r2, [r4, #0]
 800c28e:	701e      	strb	r6, [r3, #0]
 800c290:	6962      	ldr	r2, [r4, #20]
 800c292:	1c43      	adds	r3, r0, #1
 800c294:	429a      	cmp	r2, r3
 800c296:	d004      	beq.n	800c2a2 <__swbuf_r+0x5a>
 800c298:	89a3      	ldrh	r3, [r4, #12]
 800c29a:	07db      	lsls	r3, r3, #31
 800c29c:	d506      	bpl.n	800c2ac <__swbuf_r+0x64>
 800c29e:	2e0a      	cmp	r6, #10
 800c2a0:	d104      	bne.n	800c2ac <__swbuf_r+0x64>
 800c2a2:	4621      	mov	r1, r4
 800c2a4:	4628      	mov	r0, r5
 800c2a6:	f7ff fddd 	bl	800be64 <_fflush_r>
 800c2aa:	b938      	cbnz	r0, 800c2bc <__swbuf_r+0x74>
 800c2ac:	4638      	mov	r0, r7
 800c2ae:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800c2b0:	4621      	mov	r1, r4
 800c2b2:	4628      	mov	r0, r5
 800c2b4:	f000 f806 	bl	800c2c4 <__swsetup_r>
 800c2b8:	2800      	cmp	r0, #0
 800c2ba:	d0d5      	beq.n	800c268 <__swbuf_r+0x20>
 800c2bc:	f04f 37ff 	mov.w	r7, #4294967295
 800c2c0:	e7f4      	b.n	800c2ac <__swbuf_r+0x64>
	...

0800c2c4 <__swsetup_r>:
 800c2c4:	b538      	push	{r3, r4, r5, lr}
 800c2c6:	4b2a      	ldr	r3, [pc, #168]	; (800c370 <__swsetup_r+0xac>)
 800c2c8:	4605      	mov	r5, r0
 800c2ca:	6818      	ldr	r0, [r3, #0]
 800c2cc:	460c      	mov	r4, r1
 800c2ce:	b118      	cbz	r0, 800c2d8 <__swsetup_r+0x14>
 800c2d0:	6a03      	ldr	r3, [r0, #32]
 800c2d2:	b90b      	cbnz	r3, 800c2d8 <__swsetup_r+0x14>
 800c2d4:	f7fe f95a 	bl	800a58c <__sinit>
 800c2d8:	89a3      	ldrh	r3, [r4, #12]
 800c2da:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800c2de:	0718      	lsls	r0, r3, #28
 800c2e0:	d422      	bmi.n	800c328 <__swsetup_r+0x64>
 800c2e2:	06d9      	lsls	r1, r3, #27
 800c2e4:	d407      	bmi.n	800c2f6 <__swsetup_r+0x32>
 800c2e6:	2309      	movs	r3, #9
 800c2e8:	602b      	str	r3, [r5, #0]
 800c2ea:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 800c2ee:	f04f 30ff 	mov.w	r0, #4294967295
 800c2f2:	81a3      	strh	r3, [r4, #12]
 800c2f4:	e034      	b.n	800c360 <__swsetup_r+0x9c>
 800c2f6:	0758      	lsls	r0, r3, #29
 800c2f8:	d512      	bpl.n	800c320 <__swsetup_r+0x5c>
 800c2fa:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800c2fc:	b141      	cbz	r1, 800c310 <__swsetup_r+0x4c>
 800c2fe:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800c302:	4299      	cmp	r1, r3
 800c304:	d002      	beq.n	800c30c <__swsetup_r+0x48>
 800c306:	4628      	mov	r0, r5
 800c308:	f7ff f8b6 	bl	800b478 <_free_r>
 800c30c:	2300      	movs	r3, #0
 800c30e:	6363      	str	r3, [r4, #52]	; 0x34
 800c310:	89a3      	ldrh	r3, [r4, #12]
 800c312:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 800c316:	81a3      	strh	r3, [r4, #12]
 800c318:	2300      	movs	r3, #0
 800c31a:	6063      	str	r3, [r4, #4]
 800c31c:	6923      	ldr	r3, [r4, #16]
 800c31e:	6023      	str	r3, [r4, #0]
 800c320:	89a3      	ldrh	r3, [r4, #12]
 800c322:	f043 0308 	orr.w	r3, r3, #8
 800c326:	81a3      	strh	r3, [r4, #12]
 800c328:	6923      	ldr	r3, [r4, #16]
 800c32a:	b94b      	cbnz	r3, 800c340 <__swsetup_r+0x7c>
 800c32c:	89a3      	ldrh	r3, [r4, #12]
 800c32e:	f403 7320 	and.w	r3, r3, #640	; 0x280
 800c332:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800c336:	d003      	beq.n	800c340 <__swsetup_r+0x7c>
 800c338:	4621      	mov	r1, r4
 800c33a:	4628      	mov	r0, r5
 800c33c:	f000 f883 	bl	800c446 <__smakebuf_r>
 800c340:	89a0      	ldrh	r0, [r4, #12]
 800c342:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800c346:	f010 0301 	ands.w	r3, r0, #1
 800c34a:	d00a      	beq.n	800c362 <__swsetup_r+0x9e>
 800c34c:	2300      	movs	r3, #0
 800c34e:	60a3      	str	r3, [r4, #8]
 800c350:	6963      	ldr	r3, [r4, #20]
 800c352:	425b      	negs	r3, r3
 800c354:	61a3      	str	r3, [r4, #24]
 800c356:	6923      	ldr	r3, [r4, #16]
 800c358:	b943      	cbnz	r3, 800c36c <__swsetup_r+0xa8>
 800c35a:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 800c35e:	d1c4      	bne.n	800c2ea <__swsetup_r+0x26>
 800c360:	bd38      	pop	{r3, r4, r5, pc}
 800c362:	0781      	lsls	r1, r0, #30
 800c364:	bf58      	it	pl
 800c366:	6963      	ldrpl	r3, [r4, #20]
 800c368:	60a3      	str	r3, [r4, #8]
 800c36a:	e7f4      	b.n	800c356 <__swsetup_r+0x92>
 800c36c:	2000      	movs	r0, #0
 800c36e:	e7f7      	b.n	800c360 <__swsetup_r+0x9c>
 800c370:	200001e8 	.word	0x200001e8

0800c374 <_raise_r>:
 800c374:	291f      	cmp	r1, #31
 800c376:	b538      	push	{r3, r4, r5, lr}
 800c378:	4604      	mov	r4, r0
 800c37a:	460d      	mov	r5, r1
 800c37c:	d904      	bls.n	800c388 <_raise_r+0x14>
 800c37e:	2316      	movs	r3, #22
 800c380:	6003      	str	r3, [r0, #0]
 800c382:	f04f 30ff 	mov.w	r0, #4294967295
 800c386:	bd38      	pop	{r3, r4, r5, pc}
 800c388:	6bc2      	ldr	r2, [r0, #60]	; 0x3c
 800c38a:	b112      	cbz	r2, 800c392 <_raise_r+0x1e>
 800c38c:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800c390:	b94b      	cbnz	r3, 800c3a6 <_raise_r+0x32>
 800c392:	4620      	mov	r0, r4
 800c394:	f000 f830 	bl	800c3f8 <_getpid_r>
 800c398:	462a      	mov	r2, r5
 800c39a:	4601      	mov	r1, r0
 800c39c:	4620      	mov	r0, r4
 800c39e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800c3a2:	f000 b817 	b.w	800c3d4 <_kill_r>
 800c3a6:	2b01      	cmp	r3, #1
 800c3a8:	d00a      	beq.n	800c3c0 <_raise_r+0x4c>
 800c3aa:	1c59      	adds	r1, r3, #1
 800c3ac:	d103      	bne.n	800c3b6 <_raise_r+0x42>
 800c3ae:	2316      	movs	r3, #22
 800c3b0:	6003      	str	r3, [r0, #0]
 800c3b2:	2001      	movs	r0, #1
 800c3b4:	e7e7      	b.n	800c386 <_raise_r+0x12>
 800c3b6:	2400      	movs	r4, #0
 800c3b8:	4628      	mov	r0, r5
 800c3ba:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 800c3be:	4798      	blx	r3
 800c3c0:	2000      	movs	r0, #0
 800c3c2:	e7e0      	b.n	800c386 <_raise_r+0x12>

0800c3c4 <raise>:
 800c3c4:	4b02      	ldr	r3, [pc, #8]	; (800c3d0 <raise+0xc>)
 800c3c6:	4601      	mov	r1, r0
 800c3c8:	6818      	ldr	r0, [r3, #0]
 800c3ca:	f7ff bfd3 	b.w	800c374 <_raise_r>
 800c3ce:	bf00      	nop
 800c3d0:	200001e8 	.word	0x200001e8

0800c3d4 <_kill_r>:
 800c3d4:	b538      	push	{r3, r4, r5, lr}
 800c3d6:	2300      	movs	r3, #0
 800c3d8:	4d06      	ldr	r5, [pc, #24]	; (800c3f4 <_kill_r+0x20>)
 800c3da:	4604      	mov	r4, r0
 800c3dc:	4608      	mov	r0, r1
 800c3de:	4611      	mov	r1, r2
 800c3e0:	602b      	str	r3, [r5, #0]
 800c3e2:	f7f5 fc4c 	bl	8001c7e <_kill>
 800c3e6:	1c43      	adds	r3, r0, #1
 800c3e8:	d102      	bne.n	800c3f0 <_kill_r+0x1c>
 800c3ea:	682b      	ldr	r3, [r5, #0]
 800c3ec:	b103      	cbz	r3, 800c3f0 <_kill_r+0x1c>
 800c3ee:	6023      	str	r3, [r4, #0]
 800c3f0:	bd38      	pop	{r3, r4, r5, pc}
 800c3f2:	bf00      	nop
 800c3f4:	200017e8 	.word	0x200017e8

0800c3f8 <_getpid_r>:
 800c3f8:	f7f5 bc3a 	b.w	8001c70 <_getpid>

0800c3fc <__swhatbuf_r>:
 800c3fc:	b570      	push	{r4, r5, r6, lr}
 800c3fe:	460c      	mov	r4, r1
 800c400:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800c404:	4615      	mov	r5, r2
 800c406:	2900      	cmp	r1, #0
 800c408:	461e      	mov	r6, r3
 800c40a:	b096      	sub	sp, #88	; 0x58
 800c40c:	da0c      	bge.n	800c428 <__swhatbuf_r+0x2c>
 800c40e:	89a3      	ldrh	r3, [r4, #12]
 800c410:	2100      	movs	r1, #0
 800c412:	f013 0f80 	tst.w	r3, #128	; 0x80
 800c416:	bf0c      	ite	eq
 800c418:	f44f 6380 	moveq.w	r3, #1024	; 0x400
 800c41c:	2340      	movne	r3, #64	; 0x40
 800c41e:	2000      	movs	r0, #0
 800c420:	6031      	str	r1, [r6, #0]
 800c422:	602b      	str	r3, [r5, #0]
 800c424:	b016      	add	sp, #88	; 0x58
 800c426:	bd70      	pop	{r4, r5, r6, pc}
 800c428:	466a      	mov	r2, sp
 800c42a:	f000 f849 	bl	800c4c0 <_fstat_r>
 800c42e:	2800      	cmp	r0, #0
 800c430:	dbed      	blt.n	800c40e <__swhatbuf_r+0x12>
 800c432:	9901      	ldr	r1, [sp, #4]
 800c434:	f401 4170 	and.w	r1, r1, #61440	; 0xf000
 800c438:	f5a1 5300 	sub.w	r3, r1, #8192	; 0x2000
 800c43c:	4259      	negs	r1, r3
 800c43e:	4159      	adcs	r1, r3
 800c440:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800c444:	e7eb      	b.n	800c41e <__swhatbuf_r+0x22>

0800c446 <__smakebuf_r>:
 800c446:	898b      	ldrh	r3, [r1, #12]
 800c448:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800c44a:	079d      	lsls	r5, r3, #30
 800c44c:	4606      	mov	r6, r0
 800c44e:	460c      	mov	r4, r1
 800c450:	d507      	bpl.n	800c462 <__smakebuf_r+0x1c>
 800c452:	f104 0347 	add.w	r3, r4, #71	; 0x47
 800c456:	6023      	str	r3, [r4, #0]
 800c458:	6123      	str	r3, [r4, #16]
 800c45a:	2301      	movs	r3, #1
 800c45c:	6163      	str	r3, [r4, #20]
 800c45e:	b002      	add	sp, #8
 800c460:	bd70      	pop	{r4, r5, r6, pc}
 800c462:	466a      	mov	r2, sp
 800c464:	ab01      	add	r3, sp, #4
 800c466:	f7ff ffc9 	bl	800c3fc <__swhatbuf_r>
 800c46a:	9900      	ldr	r1, [sp, #0]
 800c46c:	4605      	mov	r5, r0
 800c46e:	4630      	mov	r0, r6
 800c470:	f7ff f872 	bl	800b558 <_malloc_r>
 800c474:	b948      	cbnz	r0, 800c48a <__smakebuf_r+0x44>
 800c476:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800c47a:	059a      	lsls	r2, r3, #22
 800c47c:	d4ef      	bmi.n	800c45e <__smakebuf_r+0x18>
 800c47e:	f023 0303 	bic.w	r3, r3, #3
 800c482:	f043 0302 	orr.w	r3, r3, #2
 800c486:	81a3      	strh	r3, [r4, #12]
 800c488:	e7e3      	b.n	800c452 <__smakebuf_r+0xc>
 800c48a:	89a3      	ldrh	r3, [r4, #12]
 800c48c:	6020      	str	r0, [r4, #0]
 800c48e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800c492:	81a3      	strh	r3, [r4, #12]
 800c494:	9b00      	ldr	r3, [sp, #0]
 800c496:	6120      	str	r0, [r4, #16]
 800c498:	6163      	str	r3, [r4, #20]
 800c49a:	9b01      	ldr	r3, [sp, #4]
 800c49c:	b15b      	cbz	r3, 800c4b6 <__smakebuf_r+0x70>
 800c49e:	4630      	mov	r0, r6
 800c4a0:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800c4a4:	f000 f81e 	bl	800c4e4 <_isatty_r>
 800c4a8:	b128      	cbz	r0, 800c4b6 <__smakebuf_r+0x70>
 800c4aa:	89a3      	ldrh	r3, [r4, #12]
 800c4ac:	f023 0303 	bic.w	r3, r3, #3
 800c4b0:	f043 0301 	orr.w	r3, r3, #1
 800c4b4:	81a3      	strh	r3, [r4, #12]
 800c4b6:	89a3      	ldrh	r3, [r4, #12]
 800c4b8:	431d      	orrs	r5, r3
 800c4ba:	81a5      	strh	r5, [r4, #12]
 800c4bc:	e7cf      	b.n	800c45e <__smakebuf_r+0x18>
	...

0800c4c0 <_fstat_r>:
 800c4c0:	b538      	push	{r3, r4, r5, lr}
 800c4c2:	2300      	movs	r3, #0
 800c4c4:	4d06      	ldr	r5, [pc, #24]	; (800c4e0 <_fstat_r+0x20>)
 800c4c6:	4604      	mov	r4, r0
 800c4c8:	4608      	mov	r0, r1
 800c4ca:	4611      	mov	r1, r2
 800c4cc:	602b      	str	r3, [r5, #0]
 800c4ce:	f7f5 fc34 	bl	8001d3a <_fstat>
 800c4d2:	1c43      	adds	r3, r0, #1
 800c4d4:	d102      	bne.n	800c4dc <_fstat_r+0x1c>
 800c4d6:	682b      	ldr	r3, [r5, #0]
 800c4d8:	b103      	cbz	r3, 800c4dc <_fstat_r+0x1c>
 800c4da:	6023      	str	r3, [r4, #0]
 800c4dc:	bd38      	pop	{r3, r4, r5, pc}
 800c4de:	bf00      	nop
 800c4e0:	200017e8 	.word	0x200017e8

0800c4e4 <_isatty_r>:
 800c4e4:	b538      	push	{r3, r4, r5, lr}
 800c4e6:	2300      	movs	r3, #0
 800c4e8:	4d05      	ldr	r5, [pc, #20]	; (800c500 <_isatty_r+0x1c>)
 800c4ea:	4604      	mov	r4, r0
 800c4ec:	4608      	mov	r0, r1
 800c4ee:	602b      	str	r3, [r5, #0]
 800c4f0:	f7f5 fc32 	bl	8001d58 <_isatty>
 800c4f4:	1c43      	adds	r3, r0, #1
 800c4f6:	d102      	bne.n	800c4fe <_isatty_r+0x1a>
 800c4f8:	682b      	ldr	r3, [r5, #0]
 800c4fa:	b103      	cbz	r3, 800c4fe <_isatty_r+0x1a>
 800c4fc:	6023      	str	r3, [r4, #0]
 800c4fe:	bd38      	pop	{r3, r4, r5, pc}
 800c500:	200017e8 	.word	0x200017e8

0800c504 <_init>:
 800c504:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c506:	bf00      	nop
 800c508:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800c50a:	bc08      	pop	{r3}
 800c50c:	469e      	mov	lr, r3
 800c50e:	4770      	bx	lr

0800c510 <_fini>:
 800c510:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c512:	bf00      	nop
 800c514:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800c516:	bc08      	pop	{r3}
 800c518:	469e      	mov	lr, r3
 800c51a:	4770      	bx	lr
