{"vcs1":{"timestamp_begin":1696223853.792204425, "rt":19.90, "ut":18.00, "st":0.78}}
{"vcselab":{"timestamp_begin":1696223873.786242026, "rt":1.67, "ut":0.42, "st":0.17}}
{"link":{"timestamp_begin":1696223875.529531446, "rt":0.48, "ut":0.28, "st":0.21}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1696223852.981218519}
{"VCS_COMP_START_TIME": 1696223852.981218519}
{"VCS_COMP_END_TIME": 1696223876.188219710}
{"VCS_USER_OPTIONS": "-full64 -debug_access+r -sverilog +acc +vpi +incdir+/home/hitesh.patel/UVM/UVM_1.2/src /home/hitesh.patel/UVM/UVM_1.2/src/uvm.sv /home/hitesh.patel/UVM/UVM_1.2/src/dpi/uvm_dpi.cc -CFLAGS -DVCS -assert svaext +vcs+lic+wait -f compile.f ../TOP/ei_tdp_ram_top.sv +define+UVM_REPORT_DISABLE_FILE_LINE"}
{"vcs1": {"peak_mem": 392404}}
{"stitch_vcselab": {"peak_mem": 227832}}
