// Seed: 4026025487
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  output wire id_5;
  inout wire id_4;
  input wire id_3;
  output wire id_2;
  input wire id_1;
  assign id_2 = id_4;
endmodule
module module_1 #(
    parameter id_1  = 32'd34,
    parameter id_15 = 32'd78,
    parameter id_22 = 32'd67
) (
    _id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  input wire id_3;
  output wire id_2;
  inout wire _id_1;
  parameter id_5 = 1;
  logic [7:0][id_1 : -1  **  1]
      id_6,
      id_7,
      id_8,
      id_9,
      id_10,
      id_11,
      id_12,
      id_13,
      id_14,
      _id_15,
      id_16,
      id_17,
      id_18,
      id_19,
      id_20,
      id_21,
      _id_22,
      id_23,
      id_24;
  assign id_8 = id_1;
  assign id_8[id_15] = 1;
  logic id_25 = -1;
  module_0 modCall_1 (
      id_3,
      id_4,
      id_5,
      id_25,
      id_5
  );
  assign id_7[id_22] = 1 - -1;
endmodule
