vlog \
  -sv \
  -work work \
  +incdir+C:/work/design/ramen_timer/sim \
  +incdir+D:/intelFPGA_lite/20.1/modelsim_ase/verilog_src/uvm-1.2/src \
  +define+UVM_HDL_NO_DPI \
  +define+UVM_NO_DPI \
  +define+UVM_CMDLINE_NO_DPI \
  +define+UVM_REGEX_NO_DPI \
  -f C:/work/design/ramen_timer/sim/list.f \
  C:/work/design/ramen_timer/sim/sim_top.sv

