Source Block: hdl/library/axi_dmac/axi_dmac_transfer.v@205:215@HdlIdDef
wire src_ext_resetn;
wire src_resetn;
wire src_enable;
wire src_enabled;

wire req_valid_gated;
wire req_ready_gated;

wire abort_req;

axi_dmac_reset_manager #(

Diff Content:
- 210 wire req_valid_gated;

Clone Blocks:
Clone Blocks 1:
hdl/library/axi_dmac/axi_dmac_transfer.v@201:211
wire dest_enable;
wire dest_enabled;

wire src_clk;
wire src_ext_resetn;
wire src_resetn;
wire src_enable;
wire src_enabled;

wire req_valid_gated;
wire req_ready_gated;

Clone Blocks 2:
hdl/library/axi_dmac/axi_dmac_transfer.v@206:216
wire src_resetn;
wire src_enable;
wire src_enabled;

wire req_valid_gated;
wire req_ready_gated;

wire abort_req;

axi_dmac_reset_manager #(
  .ASYNC_CLK_REQ_SRC (ASYNC_CLK_REQ_SRC),

Clone Blocks 3:
hdl/library/axi_dmac/axi_dmac_transfer.v@202:212
wire dest_enabled;

wire src_clk;
wire src_ext_resetn;
wire src_resetn;
wire src_enable;
wire src_enabled;

wire req_valid_gated;
wire req_ready_gated;


Clone Blocks 4:
hdl/library/axi_dmac/axi_dmac_transfer.v@200:210
wire dest_resetn;
wire dest_enable;
wire dest_enabled;

wire src_clk;
wire src_ext_resetn;
wire src_resetn;
wire src_enable;
wire src_enabled;

wire req_valid_gated;

Clone Blocks 5:
hdl/library/axi_dmac/axi_dmac_transfer.v@203:213

wire src_clk;
wire src_ext_resetn;
wire src_resetn;
wire src_enable;
wire src_enabled;

wire req_valid_gated;
wire req_ready_gated;

wire abort_req;

