---
sidebar_position: 1
description: Research publications and technical conference presentations on processor verification, configuration space optimization, and verification methodologies.
---

# Publications

<div class="publication-list">
<div class="publication-item">
<div class="publication-line-1">
<span class="publication-authors">Kasula, V. K.</span>
<span class="publication-year">2025</span>
</div>
<div class="publication-line-2">
<span class="publication-title">C-Forge, Efficient Configuration Generator for Configuration Space Verification of ARC Processor IP</span>
<span class="publication-venue">Purple Poster event (Internal to Synopsys)</span>
</div>
</div>

<div class="publication-item">
<div class="publication-line-1">
<span class="publication-authors">Kasula, V. K., & Chedella, S. S.</span>
<span class="publication-year">2016</span>
</div>
<div class="publication-line-2">
<span class="publication-title">Barrier Insertion in Test Programs for Controlled Verification of Cache Coherency</span>
<span class="publication-venue">Synopsys India Technical Conference (SITC), Bangalore</span>
</div>
</div>

<div class="publication-item">
<div class="publication-line-1">
<span class="publication-authors">Kasula, V. K.</span>
<span class="publication-year">2016</span>
</div>
<div class="publication-line-2">
<span class="publication-title">Reverse Generation Technique for Functional Verification of Processor Cores</span>
<span class="publication-venue">Synopsys India Technical Conference (SITC), Bangalore</span>
</div>
</div>

<div class="publication-item">
<div class="publication-line-1">
<span class="publication-authors">Kasula, V. K., & Tadiboina, G. K.</span>
<span class="publication-year">2016</span>
</div>
<div class="publication-line-2">
<span class="publication-title">Test Generation for Processors with Extended Address Capability</span>
<span class="publication-venue">Synopsys India Technical Conference (SITC), Bangalore</span>
</div>
</div>
</div>
