Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Sat Dec 14 21:12:51 2019
| Host         : DESKTOP-KOEBDED running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file riscv_top_timing_summary_routed.rpt -pb riscv_top_timing_summary_routed.pb -rpx riscv_top_timing_summary_routed.rpx -warn_on_violation
| Design       : riscv_top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 2 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 3831 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -2.620    -3417.558                   3083                15190        0.018        0.000                      0                15190        1.250        0.000                       0                  3837  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                   Waveform(ns)         Period(ns)      Frequency(MHz)
-----                   ------------         ----------      --------------
EXCLK                   {0.000 5.000}        10.000          100.000         
  clk_out5_clk_wiz_0    {0.000 2.500}        5.000           200.000         
  clkfbout_clk_wiz_0    {0.000 5.000}        10.000          100.000         
sys_clk_pin             {0.000 5.000}        10.000          100.000         
  clk_out5_clk_wiz_0_1  {0.000 2.500}        5.000           200.000         
  clkfbout_clk_wiz_0_1  {0.000 5.000}        10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
EXCLK                                                                                                                                                                     3.000        0.000                       0                     1  
  clk_out5_clk_wiz_0         -2.620    -3417.558                   3083                15127        0.080        0.000                      0                15127        1.250        0.000                       0                  3833  
  clkfbout_clk_wiz_0                                                                                                                                                      7.845        0.000                       0                     3  
sys_clk_pin                                                                                                                                                               3.000        0.000                       0                     1  
  clk_out5_clk_wiz_0_1       -2.619    -3415.305                   3083                15127        0.080        0.000                      0                15127        1.250        0.000                       0                  3833  
  clkfbout_clk_wiz_0_1                                                                                                                                                    7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock            To Clock                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------            --------                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out5_clk_wiz_0_1  clk_out5_clk_wiz_0         -2.620    -3417.558                   3083                15127        0.018        0.000                      0                15127  
clk_out5_clk_wiz_0    clk_out5_clk_wiz_0_1       -2.620    -3417.558                   3083                15127        0.018        0.000                      0                15127  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group            From Clock            To Clock                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------            ----------            --------                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**     clk_out5_clk_wiz_0    clk_out5_clk_wiz_0          0.446        0.000                      0                   63        0.758        0.000                      0                   63  
**async_default**     clk_out5_clk_wiz_0_1  clk_out5_clk_wiz_0          0.446        0.000                      0                   63        0.696        0.000                      0                   63  
**async_default**     clk_out5_clk_wiz_0    clk_out5_clk_wiz_0_1        0.446        0.000                      0                   63        0.696        0.000                      0                   63  
**async_default**     clk_out5_clk_wiz_0_1  clk_out5_clk_wiz_0_1        0.447        0.000                      0                   63        0.758        0.000                      0                   63  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  EXCLK
  To Clock:  EXCLK

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         EXCLK
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { EXCLK }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y0  clk_inst/inst/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y0  clk_inst/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y0  clk_inst/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y0  clk_inst/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y0  clk_inst/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y0  clk_inst/inst/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out5_clk_wiz_0
  To Clock:  clk_out5_clk_wiz_0

Setup :         3083  Failing Endpoints,  Worst Slack       -2.620ns,  Total Violation    -3417.558ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.080ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.250ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -2.620ns  (required time - arrival time)
  Source:                 cpu0/id_ex0/ex_reg2_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out5_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            cpu0/pc_reg0/pc_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out5_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out5_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out5_clk_wiz_0 rise@5.000ns - clk_out5_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.404ns  (logic 1.907ns (25.756%)  route 5.497ns (74.244%))
  Logic Levels:           9  (CARRY4=4 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.906ns = ( 3.094 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.301ns
    Clock Pessimism Removal (CPR):    -0.489ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -8.482    -5.770 r  clk_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.655    -4.115    clk_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_inst/inst/clkout5_buf/O
                         net (fo=3831, routed)        1.718    -2.301    cpu0/id_ex0/clk_out5
    SLICE_X49Y124        FDRE                                         r  cpu0/id_ex0/ex_reg2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y124        FDRE (Prop_fdre_C_Q)         0.456    -1.845 f  cpu0/id_ex0/ex_reg2_reg[3]/Q
                         net (fo=102, routed)         1.395    -0.450    cpu0/id_ex0/ex_reg2[3]
    SLICE_X42Y131        LUT4 (Prop_lut4_I0_O)        0.150    -0.300 r  cpu0/id_ex0/tag_reg_0_63_0_2_i_48/O
                         net (fo=1, routed)           0.000    -0.300    cpu0/id_ex0/tag_reg_0_63_0_2_i_48_n_0
    SLICE_X42Y131        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.454     0.154 r  cpu0/id_ex0/tag_reg_0_63_0_2_i_37/CO[3]
                         net (fo=1, routed)           0.000     0.154    cpu0/id_ex0/tag_reg_0_63_0_2_i_37_n_0
    SLICE_X42Y132        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.271 r  cpu0/id_ex0/tag_reg_0_63_0_2_i_24/CO[3]
                         net (fo=1, routed)           0.000     0.271    cpu0/id_ex0/tag_reg_0_63_0_2_i_24_n_0
    SLICE_X42Y133        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.388 r  cpu0/id_ex0/tag_reg_0_63_0_2_i_10/CO[3]
                         net (fo=1, routed)           0.000     0.388    cpu0/id_ex0/tag_reg_0_63_0_2_i_10_n_0
    SLICE_X42Y134        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.505 f  cpu0/id_ex0/tag_reg_0_63_0_2_i_5/CO[3]
                         net (fo=3, routed)           1.372     1.877    cpu0/id_ex0/ex0/bgeu
    SLICE_X31Y128        LUT6 (Prop_lut6_I5_O)        0.124     2.001 f  cpu0/id_ex0/npc[24]_bret_bret__3_i_9/O
                         net (fo=1, routed)           0.586     2.587    cpu0/id_ex0/npc[24]_bret_bret__3_i_9_n_0
    SLICE_X28Y128        LUT5 (Prop_lut5_I4_O)        0.124     2.711 f  cpu0/id_ex0/npc[24]_bret_bret__3_i_2/O
                         net (fo=35, routed)          1.139     3.850    cpu0/id_ex0/npc[24]_bret_bret__3_i_2_n_0
    SLICE_X15Y126        LUT4 (Prop_lut4_I0_O)        0.124     3.974 r  cpu0/id_ex0/npc[24]_bret_bret_bret__54_i_1/O
                         net (fo=6, routed)           0.467     4.441    cpu0/bp0/jmp_target[3]
    SLICE_X15Y128        LUT6 (Prop_lut6_I2_O)        0.124     4.565 r  cpu0/bp0/pc[3]_i_1/O
                         net (fo=1, routed)           0.538     5.104    cpu0/pc_reg0/D[3]
    SLICE_X11Y132        FDRE                                         r  cpu0/pc_reg0/pc_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    W5                                                0.000     5.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     5.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.569    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -7.750    -0.181 r  clk_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.576     1.396    clk_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.487 r  clk_inst/inst/clkout5_buf/O
                         net (fo=3831, routed)        1.607     3.094    cpu0/pc_reg0/clk_out5
    SLICE_X11Y132        FDRE                                         r  cpu0/pc_reg0/pc_reg[3]/C
                         clock pessimism             -0.489     2.604    
                         clock uncertainty           -0.062     2.542    
    SLICE_X11Y132        FDRE (Setup_fdre_C_D)       -0.058     2.484    cpu0/pc_reg0/pc_reg[3]
  -------------------------------------------------------------------
                         required time                          2.484    
                         arrival time                          -5.104    
  -------------------------------------------------------------------
                         slack                                 -2.620    

Slack (VIOLATED) :        -2.616ns  (required time - arrival time)
  Source:                 cpu0/id_ex0/ex_reg2_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out5_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            cpu0/pc_reg0/pc_reg[3]_rep__2/D
                            (rising edge-triggered cell FDRE clocked by clk_out5_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out5_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out5_clk_wiz_0 rise@5.000ns - clk_out5_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.392ns  (logic 1.907ns (25.799%)  route 5.485ns (74.201%))
  Logic Levels:           9  (CARRY4=4 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.915ns = ( 3.085 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.301ns
    Clock Pessimism Removal (CPR):    -0.489ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -8.482    -5.770 r  clk_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.655    -4.115    clk_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_inst/inst/clkout5_buf/O
                         net (fo=3831, routed)        1.718    -2.301    cpu0/id_ex0/clk_out5
    SLICE_X49Y124        FDRE                                         r  cpu0/id_ex0/ex_reg2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y124        FDRE (Prop_fdre_C_Q)         0.456    -1.845 f  cpu0/id_ex0/ex_reg2_reg[3]/Q
                         net (fo=102, routed)         1.395    -0.450    cpu0/id_ex0/ex_reg2[3]
    SLICE_X42Y131        LUT4 (Prop_lut4_I0_O)        0.150    -0.300 r  cpu0/id_ex0/tag_reg_0_63_0_2_i_48/O
                         net (fo=1, routed)           0.000    -0.300    cpu0/id_ex0/tag_reg_0_63_0_2_i_48_n_0
    SLICE_X42Y131        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.454     0.154 r  cpu0/id_ex0/tag_reg_0_63_0_2_i_37/CO[3]
                         net (fo=1, routed)           0.000     0.154    cpu0/id_ex0/tag_reg_0_63_0_2_i_37_n_0
    SLICE_X42Y132        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.271 r  cpu0/id_ex0/tag_reg_0_63_0_2_i_24/CO[3]
                         net (fo=1, routed)           0.000     0.271    cpu0/id_ex0/tag_reg_0_63_0_2_i_24_n_0
    SLICE_X42Y133        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.388 r  cpu0/id_ex0/tag_reg_0_63_0_2_i_10/CO[3]
                         net (fo=1, routed)           0.000     0.388    cpu0/id_ex0/tag_reg_0_63_0_2_i_10_n_0
    SLICE_X42Y134        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.505 f  cpu0/id_ex0/tag_reg_0_63_0_2_i_5/CO[3]
                         net (fo=3, routed)           1.372     1.877    cpu0/id_ex0/ex0/bgeu
    SLICE_X31Y128        LUT6 (Prop_lut6_I5_O)        0.124     2.001 f  cpu0/id_ex0/npc[24]_bret_bret__3_i_9/O
                         net (fo=1, routed)           0.586     2.587    cpu0/id_ex0/npc[24]_bret_bret__3_i_9_n_0
    SLICE_X28Y128        LUT5 (Prop_lut5_I4_O)        0.124     2.711 f  cpu0/id_ex0/npc[24]_bret_bret__3_i_2/O
                         net (fo=35, routed)          1.139     3.850    cpu0/id_ex0/npc[24]_bret_bret__3_i_2_n_0
    SLICE_X15Y126        LUT4 (Prop_lut4_I0_O)        0.124     3.974 r  cpu0/id_ex0/npc[24]_bret_bret_bret__54_i_1/O
                         net (fo=6, routed)           0.488     4.462    cpu0/bp0/jmp_target[3]
    SLICE_X17Y125        LUT6 (Prop_lut6_I2_O)        0.124     4.586 r  cpu0/bp0/pc[3]_rep_i_1__2/O
                         net (fo=1, routed)           0.505     5.091    cpu0/pc_reg0/pc_reg[3]_rep__2_0
    SLICE_X21Y123        FDRE                                         r  cpu0/pc_reg0/pc_reg[3]_rep__2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    W5                                                0.000     5.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     5.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.569    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -7.750    -0.181 r  clk_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.576     1.396    clk_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.487 r  clk_inst/inst/clkout5_buf/O
                         net (fo=3831, routed)        1.598     3.085    cpu0/pc_reg0/clk_out5
    SLICE_X21Y123        FDRE                                         r  cpu0/pc_reg0/pc_reg[3]_rep__2/C
                         clock pessimism             -0.489     2.595    
                         clock uncertainty           -0.062     2.533    
    SLICE_X21Y123        FDRE (Setup_fdre_C_D)       -0.058     2.475    cpu0/pc_reg0/pc_reg[3]_rep__2
  -------------------------------------------------------------------
                         required time                          2.475    
                         arrival time                          -5.091    
  -------------------------------------------------------------------
                         slack                                 -2.616    

Slack (VIOLATED) :        -2.580ns  (required time - arrival time)
  Source:                 cpu0/if_id0/id_inst_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_out5_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            cpu0/id_ex0/ex_jmp_addr_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out5_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out5_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out5_clk_wiz_0 rise@5.000ns - clk_out5_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.431ns  (logic 2.636ns (35.474%)  route 4.795ns (64.526%))
  Logic Levels:           10  (CARRY4=3 LUT2=2 LUT6=3 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.922ns = ( 3.078 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.296ns
    Clock Pessimism Removal (CPR):    -0.489ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -8.482    -5.770 r  clk_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.655    -4.115    clk_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_inst/inst/clkout5_buf/O
                         net (fo=3831, routed)        1.723    -2.296    cpu0/if_id0/clk_out5
    SLICE_X35Y130        FDRE                                         r  cpu0/if_id0/id_inst_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y130        FDRE (Prop_fdre_C_Q)         0.456    -1.840 f  cpu0/if_id0/id_inst_reg[17]/Q
                         net (fo=6, routed)           0.648    -1.192    cpu0/if_id0/id_inst_i[17]
    SLICE_X32Y134        LUT2 (Prop_lut2_I1_O)        0.124    -1.068 r  cpu0/if_id0/ex_jmp_addr[31]_bret__1_i_48/O
                         net (fo=130, routed)         1.257     0.189    cpu0/register0/ex_reg1_reg[31]_i_6_0
    SLICE_X37Y138        MUXF7 (Prop_muxf7_S_O)       0.276     0.465 r  cpu0/register0/ex_reg1_reg[3]_i_9/O
                         net (fo=1, routed)           0.000     0.465    cpu0/register0/ex_reg1_reg[3]_i_9_n_0
    SLICE_X37Y138        MUXF8 (Prop_muxf8_I1_O)      0.094     0.559 r  cpu0/register0/ex_reg1_reg[3]_i_5/O
                         net (fo=1, routed)           1.226     1.786    cpu0/if_id0/ex_reg1[3]_i_2_1
    SLICE_X37Y123        LUT6 (Prop_lut6_I2_O)        0.316     2.102 r  cpu0/if_id0/ex_reg1[3]_i_3/O
                         net (fo=1, routed)           0.312     2.413    cpu0/if_id0/reg1_data[3]
    SLICE_X38Y124        LUT6 (Prop_lut6_I1_O)        0.124     2.537 r  cpu0/if_id0/ex_reg1[3]_i_2/O
                         net (fo=2, routed)           0.635     3.172    cpu0/if_id0/wb_rd_data_reg[31][3]
    SLICE_X38Y126        LUT2 (Prop_lut2_I0_O)        0.124     3.296 r  cpu0/if_id0/ex_jmp_addr[3]_i_8/O
                         net (fo=1, routed)           0.000     3.296    cpu0/if_id0/ex_jmp_addr[3]_i_8_n_0
    SLICE_X38Y126        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     3.672 r  cpu0/if_id0/ex_jmp_addr_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000     3.672    cpu0/if_id0/ex_jmp_addr_reg[3]_i_3_n_0
    SLICE_X38Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.789 r  cpu0/if_id0/ex_jmp_addr_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.000     3.789    cpu0/if_id0/ex_jmp_addr_reg[7]_i_3_n_0
    SLICE_X38Y128        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     4.112 r  cpu0/if_id0/ex_jmp_addr_reg[11]_i_3/O[1]
                         net (fo=1, routed)           0.717     4.829    cpu0/if_id0/id0/jmp_addr1[9]
    SLICE_X37Y125        LUT6 (Prop_lut6_I3_O)        0.306     5.135 r  cpu0/if_id0/ex_jmp_addr[9]_i_1/O
                         net (fo=1, routed)           0.000     5.135    cpu0/id_ex0/ex_jmp_addr_reg[15]_0[9]
    SLICE_X37Y125        FDRE                                         r  cpu0/id_ex0/ex_jmp_addr_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    W5                                                0.000     5.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     5.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.569    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -7.750    -0.181 r  clk_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.576     1.396    clk_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.487 r  clk_inst/inst/clkout5_buf/O
                         net (fo=3831, routed)        1.591     3.078    cpu0/id_ex0/clk_out5
    SLICE_X37Y125        FDRE                                         r  cpu0/id_ex0/ex_jmp_addr_reg[9]/C
                         clock pessimism             -0.489     2.588    
                         clock uncertainty           -0.062     2.526    
    SLICE_X37Y125        FDRE (Setup_fdre_C_D)        0.029     2.555    cpu0/id_ex0/ex_jmp_addr_reg[9]
  -------------------------------------------------------------------
                         required time                          2.555    
                         arrival time                          -5.135    
  -------------------------------------------------------------------
                         slack                                 -2.580    

Slack (VIOLATED) :        -2.570ns  (required time - arrival time)
  Source:                 cpu0/id_ex0/ex_reg2_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out5_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            cpu0/pc_reg0/pc_reg[2]_rep__1/D
                            (rising edge-triggered cell FDRE clocked by clk_out5_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out5_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out5_clk_wiz_0 rise@5.000ns - clk_out5_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.341ns  (logic 1.907ns (25.976%)  route 5.434ns (74.024%))
  Logic Levels:           9  (CARRY4=4 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.910ns = ( 3.090 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.301ns
    Clock Pessimism Removal (CPR):    -0.489ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -8.482    -5.770 r  clk_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.655    -4.115    clk_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_inst/inst/clkout5_buf/O
                         net (fo=3831, routed)        1.718    -2.301    cpu0/id_ex0/clk_out5
    SLICE_X49Y124        FDRE                                         r  cpu0/id_ex0/ex_reg2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y124        FDRE (Prop_fdre_C_Q)         0.456    -1.845 f  cpu0/id_ex0/ex_reg2_reg[3]/Q
                         net (fo=102, routed)         1.395    -0.450    cpu0/id_ex0/ex_reg2[3]
    SLICE_X42Y131        LUT4 (Prop_lut4_I0_O)        0.150    -0.300 r  cpu0/id_ex0/tag_reg_0_63_0_2_i_48/O
                         net (fo=1, routed)           0.000    -0.300    cpu0/id_ex0/tag_reg_0_63_0_2_i_48_n_0
    SLICE_X42Y131        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.454     0.154 r  cpu0/id_ex0/tag_reg_0_63_0_2_i_37/CO[3]
                         net (fo=1, routed)           0.000     0.154    cpu0/id_ex0/tag_reg_0_63_0_2_i_37_n_0
    SLICE_X42Y132        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.271 r  cpu0/id_ex0/tag_reg_0_63_0_2_i_24/CO[3]
                         net (fo=1, routed)           0.000     0.271    cpu0/id_ex0/tag_reg_0_63_0_2_i_24_n_0
    SLICE_X42Y133        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.388 r  cpu0/id_ex0/tag_reg_0_63_0_2_i_10/CO[3]
                         net (fo=1, routed)           0.000     0.388    cpu0/id_ex0/tag_reg_0_63_0_2_i_10_n_0
    SLICE_X42Y134        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.505 f  cpu0/id_ex0/tag_reg_0_63_0_2_i_5/CO[3]
                         net (fo=3, routed)           1.372     1.877    cpu0/id_ex0/ex0/bgeu
    SLICE_X31Y128        LUT6 (Prop_lut6_I5_O)        0.124     2.001 f  cpu0/id_ex0/npc[24]_bret_bret__3_i_9/O
                         net (fo=1, routed)           0.586     2.587    cpu0/id_ex0/npc[24]_bret_bret__3_i_9_n_0
    SLICE_X28Y128        LUT5 (Prop_lut5_I4_O)        0.124     2.711 f  cpu0/id_ex0/npc[24]_bret_bret__3_i_2/O
                         net (fo=35, routed)          1.020     3.731    cpu0/id_ex0/npc[24]_bret_bret__3_i_2_n_0
    SLICE_X22Y124        LUT4 (Prop_lut4_I0_O)        0.124     3.855 r  cpu0/id_ex0/npc[24]_bret_bret__34_i_1/O
                         net (fo=10, routed)          0.726     4.581    cpu0/bp0/jmp_target[2]
    SLICE_X17Y129        LUT6 (Prop_lut6_I2_O)        0.124     4.705 r  cpu0/bp0/pc[2]_rep_i_1__1/O
                         net (fo=1, routed)           0.336     5.041    cpu0/pc_reg0/pc_reg[2]_rep__1_0
    SLICE_X16Y130        FDRE                                         r  cpu0/pc_reg0/pc_reg[2]_rep__1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    W5                                                0.000     5.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     5.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.569    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -7.750    -0.181 r  clk_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.576     1.396    clk_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.487 r  clk_inst/inst/clkout5_buf/O
                         net (fo=3831, routed)        1.603     3.090    cpu0/pc_reg0/clk_out5
    SLICE_X16Y130        FDRE                                         r  cpu0/pc_reg0/pc_reg[2]_rep__1/C
                         clock pessimism             -0.489     2.600    
                         clock uncertainty           -0.062     2.538    
    SLICE_X16Y130        FDRE (Setup_fdre_C_D)       -0.067     2.471    cpu0/pc_reg0/pc_reg[2]_rep__1
  -------------------------------------------------------------------
                         required time                          2.471    
                         arrival time                          -5.041    
  -------------------------------------------------------------------
                         slack                                 -2.570    

Slack (VIOLATED) :        -2.564ns  (required time - arrival time)
  Source:                 cpu0/id_ex0/ex_reg2_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out5_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            cpu0/bp0/target_reg_64_127_3_5/RAMA/I
                            (rising edge-triggered cell RAMD64E clocked by clk_out5_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out5_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out5_clk_wiz_0 rise@5.000ns - clk_out5_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.072ns  (logic 1.783ns (25.211%)  route 5.289ns (74.789%))
  Logic Levels:           8  (CARRY4=4 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.913ns = ( 3.087 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.301ns
    Clock Pessimism Removal (CPR):    -0.489ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -8.482    -5.770 r  clk_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.655    -4.115    clk_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_inst/inst/clkout5_buf/O
                         net (fo=3831, routed)        1.718    -2.301    cpu0/id_ex0/clk_out5
    SLICE_X49Y124        FDRE                                         r  cpu0/id_ex0/ex_reg2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y124        FDRE (Prop_fdre_C_Q)         0.456    -1.845 f  cpu0/id_ex0/ex_reg2_reg[3]/Q
                         net (fo=102, routed)         1.395    -0.450    cpu0/id_ex0/ex_reg2[3]
    SLICE_X42Y131        LUT4 (Prop_lut4_I0_O)        0.150    -0.300 r  cpu0/id_ex0/tag_reg_0_63_0_2_i_48/O
                         net (fo=1, routed)           0.000    -0.300    cpu0/id_ex0/tag_reg_0_63_0_2_i_48_n_0
    SLICE_X42Y131        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.454     0.154 r  cpu0/id_ex0/tag_reg_0_63_0_2_i_37/CO[3]
                         net (fo=1, routed)           0.000     0.154    cpu0/id_ex0/tag_reg_0_63_0_2_i_37_n_0
    SLICE_X42Y132        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.271 r  cpu0/id_ex0/tag_reg_0_63_0_2_i_24/CO[3]
                         net (fo=1, routed)           0.000     0.271    cpu0/id_ex0/tag_reg_0_63_0_2_i_24_n_0
    SLICE_X42Y133        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.388 r  cpu0/id_ex0/tag_reg_0_63_0_2_i_10/CO[3]
                         net (fo=1, routed)           0.000     0.388    cpu0/id_ex0/tag_reg_0_63_0_2_i_10_n_0
    SLICE_X42Y134        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.505 f  cpu0/id_ex0/tag_reg_0_63_0_2_i_5/CO[3]
                         net (fo=3, routed)           1.372     1.877    cpu0/id_ex0/ex0/bgeu
    SLICE_X31Y128        LUT6 (Prop_lut6_I5_O)        0.124     2.001 f  cpu0/id_ex0/npc[24]_bret_bret__3_i_9/O
                         net (fo=1, routed)           0.586     2.587    cpu0/id_ex0/npc[24]_bret_bret__3_i_9_n_0
    SLICE_X28Y128        LUT5 (Prop_lut5_I4_O)        0.124     2.711 f  cpu0/id_ex0/npc[24]_bret_bret__3_i_2/O
                         net (fo=35, routed)          1.139     3.850    cpu0/id_ex0/npc[24]_bret_bret__3_i_2_n_0
    SLICE_X15Y126        LUT4 (Prop_lut4_I0_O)        0.124     3.974 r  cpu0/id_ex0/npc[24]_bret_bret_bret__54_i_1/O
                         net (fo=6, routed)           0.798     4.772    cpu0/bp0/target_reg_64_127_3_5/DIA
    SLICE_X10Y123        RAMD64E                                      r  cpu0/bp0/target_reg_64_127_3_5/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    W5                                                0.000     5.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     5.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.569    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -7.750    -0.181 r  clk_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.576     1.396    clk_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.487 r  clk_inst/inst/clkout5_buf/O
                         net (fo=3831, routed)        1.600     3.087    cpu0/bp0/target_reg_64_127_3_5/WCLK
    SLICE_X10Y123        RAMD64E                                      r  cpu0/bp0/target_reg_64_127_3_5/RAMA/CLK
                         clock pessimism             -0.489     2.597    
                         clock uncertainty           -0.062     2.535    
    SLICE_X10Y123        RAMD64E (Setup_ramd64e_CLK_I)
                                                     -0.327     2.208    cpu0/bp0/target_reg_64_127_3_5/RAMA
  -------------------------------------------------------------------
                         required time                          2.208    
                         arrival time                          -4.772    
  -------------------------------------------------------------------
                         slack                                 -2.564    

Slack (VIOLATED) :        -2.562ns  (required time - arrival time)
  Source:                 cpu0/id_ex0/ex_reg2_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out5_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            cpu0/bp0/target_reg_0_63_12_12/DP/I
                            (rising edge-triggered cell RAMD64E clocked by clk_out5_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out5_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out5_clk_wiz_0 rise@5.000ns - clk_out5_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.777ns  (logic 1.783ns (26.311%)  route 4.994ns (73.689%))
  Logic Levels:           8  (CARRY4=4 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.912ns = ( 3.088 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.301ns
    Clock Pessimism Removal (CPR):    -0.489ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -8.482    -5.770 r  clk_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.655    -4.115    clk_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_inst/inst/clkout5_buf/O
                         net (fo=3831, routed)        1.718    -2.301    cpu0/id_ex0/clk_out5
    SLICE_X49Y124        FDRE                                         r  cpu0/id_ex0/ex_reg2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y124        FDRE (Prop_fdre_C_Q)         0.456    -1.845 f  cpu0/id_ex0/ex_reg2_reg[3]/Q
                         net (fo=102, routed)         1.395    -0.450    cpu0/id_ex0/ex_reg2[3]
    SLICE_X42Y131        LUT4 (Prop_lut4_I0_O)        0.150    -0.300 r  cpu0/id_ex0/tag_reg_0_63_0_2_i_48/O
                         net (fo=1, routed)           0.000    -0.300    cpu0/id_ex0/tag_reg_0_63_0_2_i_48_n_0
    SLICE_X42Y131        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.454     0.154 r  cpu0/id_ex0/tag_reg_0_63_0_2_i_37/CO[3]
                         net (fo=1, routed)           0.000     0.154    cpu0/id_ex0/tag_reg_0_63_0_2_i_37_n_0
    SLICE_X42Y132        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.271 r  cpu0/id_ex0/tag_reg_0_63_0_2_i_24/CO[3]
                         net (fo=1, routed)           0.000     0.271    cpu0/id_ex0/tag_reg_0_63_0_2_i_24_n_0
    SLICE_X42Y133        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.388 r  cpu0/id_ex0/tag_reg_0_63_0_2_i_10/CO[3]
                         net (fo=1, routed)           0.000     0.388    cpu0/id_ex0/tag_reg_0_63_0_2_i_10_n_0
    SLICE_X42Y134        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.505 f  cpu0/id_ex0/tag_reg_0_63_0_2_i_5/CO[3]
                         net (fo=3, routed)           1.372     1.877    cpu0/id_ex0/ex0/bgeu
    SLICE_X31Y128        LUT6 (Prop_lut6_I5_O)        0.124     2.001 f  cpu0/id_ex0/npc[24]_bret_bret__3_i_9/O
                         net (fo=1, routed)           0.586     2.587    cpu0/id_ex0/npc[24]_bret_bret__3_i_9_n_0
    SLICE_X28Y128        LUT5 (Prop_lut5_I4_O)        0.124     2.711 f  cpu0/id_ex0/npc[24]_bret_bret__3_i_2/O
                         net (fo=35, routed)          0.604     3.315    cpu0/id_ex0/npc[24]_bret_bret__3_i_2_n_0
    SLICE_X28Y127        LUT4 (Prop_lut4_I0_O)        0.124     3.439 r  cpu0/id_ex0/npc[24]_bret_bret_bret__18_i_1/O
                         net (fo=9, routed)           1.037     4.476    cpu0/bp0/target_reg_0_63_12_12/D
    SLICE_X10Y127        RAMD64E                                      r  cpu0/bp0/target_reg_0_63_12_12/DP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    W5                                                0.000     5.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     5.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.569    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -7.750    -0.181 r  clk_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.576     1.396    clk_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.487 r  clk_inst/inst/clkout5_buf/O
                         net (fo=3831, routed)        1.601     3.088    cpu0/bp0/target_reg_0_63_12_12/WCLK
    SLICE_X10Y127        RAMD64E                                      r  cpu0/bp0/target_reg_0_63_12_12/DP/CLK
                         clock pessimism             -0.489     2.598    
                         clock uncertainty           -0.062     2.536    
    SLICE_X10Y127        RAMD64E (Setup_ramd64e_CLK_I)
                                                     -0.622     1.914    cpu0/bp0/target_reg_0_63_12_12/DP
  -------------------------------------------------------------------
                         required time                          1.914    
                         arrival time                          -4.476    
  -------------------------------------------------------------------
                         slack                                 -2.562    

Slack (VIOLATED) :        -2.557ns  (required time - arrival time)
  Source:                 cpu0/id_ex0/ex_reg2_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out5_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            cpu0/bp0/target_reg_64_127_12_12/DP/I
                            (rising edge-triggered cell RAMD64E clocked by clk_out5_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out5_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out5_clk_wiz_0 rise@5.000ns - clk_out5_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.778ns  (logic 1.783ns (26.305%)  route 4.995ns (73.695%))
  Logic Levels:           8  (CARRY4=4 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.905ns = ( 3.095 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.301ns
    Clock Pessimism Removal (CPR):    -0.489ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -8.482    -5.770 r  clk_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.655    -4.115    clk_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_inst/inst/clkout5_buf/O
                         net (fo=3831, routed)        1.718    -2.301    cpu0/id_ex0/clk_out5
    SLICE_X49Y124        FDRE                                         r  cpu0/id_ex0/ex_reg2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y124        FDRE (Prop_fdre_C_Q)         0.456    -1.845 f  cpu0/id_ex0/ex_reg2_reg[3]/Q
                         net (fo=102, routed)         1.395    -0.450    cpu0/id_ex0/ex_reg2[3]
    SLICE_X42Y131        LUT4 (Prop_lut4_I0_O)        0.150    -0.300 r  cpu0/id_ex0/tag_reg_0_63_0_2_i_48/O
                         net (fo=1, routed)           0.000    -0.300    cpu0/id_ex0/tag_reg_0_63_0_2_i_48_n_0
    SLICE_X42Y131        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.454     0.154 r  cpu0/id_ex0/tag_reg_0_63_0_2_i_37/CO[3]
                         net (fo=1, routed)           0.000     0.154    cpu0/id_ex0/tag_reg_0_63_0_2_i_37_n_0
    SLICE_X42Y132        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.271 r  cpu0/id_ex0/tag_reg_0_63_0_2_i_24/CO[3]
                         net (fo=1, routed)           0.000     0.271    cpu0/id_ex0/tag_reg_0_63_0_2_i_24_n_0
    SLICE_X42Y133        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.388 r  cpu0/id_ex0/tag_reg_0_63_0_2_i_10/CO[3]
                         net (fo=1, routed)           0.000     0.388    cpu0/id_ex0/tag_reg_0_63_0_2_i_10_n_0
    SLICE_X42Y134        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.505 f  cpu0/id_ex0/tag_reg_0_63_0_2_i_5/CO[3]
                         net (fo=3, routed)           1.372     1.877    cpu0/id_ex0/ex0/bgeu
    SLICE_X31Y128        LUT6 (Prop_lut6_I5_O)        0.124     2.001 f  cpu0/id_ex0/npc[24]_bret_bret__3_i_9/O
                         net (fo=1, routed)           0.586     2.587    cpu0/id_ex0/npc[24]_bret_bret__3_i_9_n_0
    SLICE_X28Y128        LUT5 (Prop_lut5_I4_O)        0.124     2.711 f  cpu0/id_ex0/npc[24]_bret_bret__3_i_2/O
                         net (fo=35, routed)          0.604     3.315    cpu0/id_ex0/npc[24]_bret_bret__3_i_2_n_0
    SLICE_X28Y127        LUT4 (Prop_lut4_I0_O)        0.124     3.439 r  cpu0/id_ex0/npc[24]_bret_bret_bret__18_i_1/O
                         net (fo=9, routed)           1.039     4.478    cpu0/bp0/target_reg_64_127_12_12/D
    SLICE_X12Y133        RAMD64E                                      r  cpu0/bp0/target_reg_64_127_12_12/DP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    W5                                                0.000     5.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     5.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.569    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -7.750    -0.181 r  clk_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.576     1.396    clk_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.487 r  clk_inst/inst/clkout5_buf/O
                         net (fo=3831, routed)        1.608     3.095    cpu0/bp0/target_reg_64_127_12_12/WCLK
    SLICE_X12Y133        RAMD64E                                      r  cpu0/bp0/target_reg_64_127_12_12/DP/CLK
                         clock pessimism             -0.489     2.605    
                         clock uncertainty           -0.062     2.543    
    SLICE_X12Y133        RAMD64E (Setup_ramd64e_CLK_I)
                                                     -0.622     1.921    cpu0/bp0/target_reg_64_127_12_12/DP
  -------------------------------------------------------------------
                         required time                          1.921    
                         arrival time                          -4.478    
  -------------------------------------------------------------------
                         slack                                 -2.557    

Slack (VIOLATED) :        -2.549ns  (required time - arrival time)
  Source:                 cpu0/id_ex0/ex_reg2_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out5_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            cpu0/bp0/target_reg_192_255_12_12/DP/I
                            (rising edge-triggered cell RAMD64E clocked by clk_out5_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out5_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out5_clk_wiz_0 rise@5.000ns - clk_out5_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.767ns  (logic 1.783ns (26.348%)  route 4.984ns (73.652%))
  Logic Levels:           8  (CARRY4=4 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.909ns = ( 3.091 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.301ns
    Clock Pessimism Removal (CPR):    -0.489ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -8.482    -5.770 r  clk_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.655    -4.115    clk_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_inst/inst/clkout5_buf/O
                         net (fo=3831, routed)        1.718    -2.301    cpu0/id_ex0/clk_out5
    SLICE_X49Y124        FDRE                                         r  cpu0/id_ex0/ex_reg2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y124        FDRE (Prop_fdre_C_Q)         0.456    -1.845 f  cpu0/id_ex0/ex_reg2_reg[3]/Q
                         net (fo=102, routed)         1.395    -0.450    cpu0/id_ex0/ex_reg2[3]
    SLICE_X42Y131        LUT4 (Prop_lut4_I0_O)        0.150    -0.300 r  cpu0/id_ex0/tag_reg_0_63_0_2_i_48/O
                         net (fo=1, routed)           0.000    -0.300    cpu0/id_ex0/tag_reg_0_63_0_2_i_48_n_0
    SLICE_X42Y131        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.454     0.154 r  cpu0/id_ex0/tag_reg_0_63_0_2_i_37/CO[3]
                         net (fo=1, routed)           0.000     0.154    cpu0/id_ex0/tag_reg_0_63_0_2_i_37_n_0
    SLICE_X42Y132        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.271 r  cpu0/id_ex0/tag_reg_0_63_0_2_i_24/CO[3]
                         net (fo=1, routed)           0.000     0.271    cpu0/id_ex0/tag_reg_0_63_0_2_i_24_n_0
    SLICE_X42Y133        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.388 r  cpu0/id_ex0/tag_reg_0_63_0_2_i_10/CO[3]
                         net (fo=1, routed)           0.000     0.388    cpu0/id_ex0/tag_reg_0_63_0_2_i_10_n_0
    SLICE_X42Y134        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.505 f  cpu0/id_ex0/tag_reg_0_63_0_2_i_5/CO[3]
                         net (fo=3, routed)           1.372     1.877    cpu0/id_ex0/ex0/bgeu
    SLICE_X31Y128        LUT6 (Prop_lut6_I5_O)        0.124     2.001 f  cpu0/id_ex0/npc[24]_bret_bret__3_i_9/O
                         net (fo=1, routed)           0.586     2.587    cpu0/id_ex0/npc[24]_bret_bret__3_i_9_n_0
    SLICE_X28Y128        LUT5 (Prop_lut5_I4_O)        0.124     2.711 f  cpu0/id_ex0/npc[24]_bret_bret__3_i_2/O
                         net (fo=35, routed)          0.604     3.315    cpu0/id_ex0/npc[24]_bret_bret__3_i_2_n_0
    SLICE_X28Y127        LUT4 (Prop_lut4_I0_O)        0.124     3.439 r  cpu0/id_ex0/npc[24]_bret_bret_bret__18_i_1/O
                         net (fo=9, routed)           1.028     4.466    cpu0/bp0/target_reg_192_255_12_12/D
    SLICE_X10Y130        RAMD64E                                      r  cpu0/bp0/target_reg_192_255_12_12/DP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    W5                                                0.000     5.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     5.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.569    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -7.750    -0.181 r  clk_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.576     1.396    clk_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.487 r  clk_inst/inst/clkout5_buf/O
                         net (fo=3831, routed)        1.604     3.091    cpu0/bp0/target_reg_192_255_12_12/WCLK
    SLICE_X10Y130        RAMD64E                                      r  cpu0/bp0/target_reg_192_255_12_12/DP/CLK
                         clock pessimism             -0.489     2.601    
                         clock uncertainty           -0.062     2.539    
    SLICE_X10Y130        RAMD64E (Setup_ramd64e_CLK_I)
                                                     -0.622     1.917    cpu0/bp0/target_reg_192_255_12_12/DP
  -------------------------------------------------------------------
                         required time                          1.917    
                         arrival time                          -4.466    
  -------------------------------------------------------------------
                         slack                                 -2.549    

Slack (VIOLATED) :        -2.536ns  (required time - arrival time)
  Source:                 cpu0/id_ex0/ex_reg2_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out5_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            cpu0/bp0/target_reg_128_191_3_5/RAMB/I
                            (rising edge-triggered cell RAMD64E clocked by clk_out5_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out5_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out5_clk_wiz_0 rise@5.000ns - clk_out5_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.035ns  (logic 1.783ns (25.345%)  route 5.252ns (74.655%))
  Logic Levels:           8  (CARRY4=4 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.915ns = ( 3.085 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.301ns
    Clock Pessimism Removal (CPR):    -0.489ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -8.482    -5.770 r  clk_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.655    -4.115    clk_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_inst/inst/clkout5_buf/O
                         net (fo=3831, routed)        1.718    -2.301    cpu0/id_ex0/clk_out5
    SLICE_X49Y124        FDRE                                         r  cpu0/id_ex0/ex_reg2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y124        FDRE (Prop_fdre_C_Q)         0.456    -1.845 f  cpu0/id_ex0/ex_reg2_reg[3]/Q
                         net (fo=102, routed)         1.395    -0.450    cpu0/id_ex0/ex_reg2[3]
    SLICE_X42Y131        LUT4 (Prop_lut4_I0_O)        0.150    -0.300 r  cpu0/id_ex0/tag_reg_0_63_0_2_i_48/O
                         net (fo=1, routed)           0.000    -0.300    cpu0/id_ex0/tag_reg_0_63_0_2_i_48_n_0
    SLICE_X42Y131        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.454     0.154 r  cpu0/id_ex0/tag_reg_0_63_0_2_i_37/CO[3]
                         net (fo=1, routed)           0.000     0.154    cpu0/id_ex0/tag_reg_0_63_0_2_i_37_n_0
    SLICE_X42Y132        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.271 r  cpu0/id_ex0/tag_reg_0_63_0_2_i_24/CO[3]
                         net (fo=1, routed)           0.000     0.271    cpu0/id_ex0/tag_reg_0_63_0_2_i_24_n_0
    SLICE_X42Y133        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.388 r  cpu0/id_ex0/tag_reg_0_63_0_2_i_10/CO[3]
                         net (fo=1, routed)           0.000     0.388    cpu0/id_ex0/tag_reg_0_63_0_2_i_10_n_0
    SLICE_X42Y134        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.505 f  cpu0/id_ex0/tag_reg_0_63_0_2_i_5/CO[3]
                         net (fo=3, routed)           1.372     1.877    cpu0/id_ex0/ex0/bgeu
    SLICE_X31Y128        LUT6 (Prop_lut6_I5_O)        0.124     2.001 f  cpu0/id_ex0/npc[24]_bret_bret__3_i_9/O
                         net (fo=1, routed)           0.586     2.587    cpu0/id_ex0/npc[24]_bret_bret__3_i_9_n_0
    SLICE_X28Y128        LUT5 (Prop_lut5_I4_O)        0.124     2.711 f  cpu0/id_ex0/npc[24]_bret_bret__3_i_2/O
                         net (fo=35, routed)          0.734     3.445    cpu0/id_ex0/npc[24]_bret_bret__3_i_2_n_0
    SLICE_X29Y126        LUT4 (Prop_lut4_I0_O)        0.124     3.569 r  cpu0/id_ex0/npc[24]_bret_bret_bret__50_i_1/O
                         net (fo=9, routed)           1.166     4.734    cpu0/bp0/target_reg_128_191_3_5/DIB
    SLICE_X12Y124        RAMD64E                                      r  cpu0/bp0/target_reg_128_191_3_5/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    W5                                                0.000     5.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     5.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.569    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -7.750    -0.181 r  clk_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.576     1.396    clk_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.487 r  clk_inst/inst/clkout5_buf/O
                         net (fo=3831, routed)        1.598     3.085    cpu0/bp0/target_reg_128_191_3_5/WCLK
    SLICE_X12Y124        RAMD64E                                      r  cpu0/bp0/target_reg_128_191_3_5/RAMB/CLK
                         clock pessimism             -0.489     2.595    
                         clock uncertainty           -0.062     2.533    
    SLICE_X12Y124        RAMD64E (Setup_ramd64e_CLK_I)
                                                     -0.335     2.198    cpu0/bp0/target_reg_128_191_3_5/RAMB
  -------------------------------------------------------------------
                         required time                          2.198    
                         arrival time                          -4.734    
  -------------------------------------------------------------------
                         slack                                 -2.536    

Slack (VIOLATED) :        -2.536ns  (required time - arrival time)
  Source:                 cpu0/id_ex0/ex_reg2_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out5_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            cpu0/bp0/target_reg_192_255_0_2/RAMB/I
                            (rising edge-triggered cell RAMD64E clocked by clk_out5_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out5_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out5_clk_wiz_0 rise@5.000ns - clk_out5_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.036ns  (logic 1.783ns (25.341%)  route 5.253ns (74.659%))
  Logic Levels:           8  (CARRY4=4 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.913ns = ( 3.087 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.301ns
    Clock Pessimism Removal (CPR):    -0.489ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -8.482    -5.770 r  clk_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.655    -4.115    clk_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_inst/inst/clkout5_buf/O
                         net (fo=3831, routed)        1.718    -2.301    cpu0/id_ex0/clk_out5
    SLICE_X49Y124        FDRE                                         r  cpu0/id_ex0/ex_reg2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y124        FDRE (Prop_fdre_C_Q)         0.456    -1.845 f  cpu0/id_ex0/ex_reg2_reg[3]/Q
                         net (fo=102, routed)         1.395    -0.450    cpu0/id_ex0/ex_reg2[3]
    SLICE_X42Y131        LUT4 (Prop_lut4_I0_O)        0.150    -0.300 r  cpu0/id_ex0/tag_reg_0_63_0_2_i_48/O
                         net (fo=1, routed)           0.000    -0.300    cpu0/id_ex0/tag_reg_0_63_0_2_i_48_n_0
    SLICE_X42Y131        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.454     0.154 r  cpu0/id_ex0/tag_reg_0_63_0_2_i_37/CO[3]
                         net (fo=1, routed)           0.000     0.154    cpu0/id_ex0/tag_reg_0_63_0_2_i_37_n_0
    SLICE_X42Y132        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.271 r  cpu0/id_ex0/tag_reg_0_63_0_2_i_24/CO[3]
                         net (fo=1, routed)           0.000     0.271    cpu0/id_ex0/tag_reg_0_63_0_2_i_24_n_0
    SLICE_X42Y133        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.388 r  cpu0/id_ex0/tag_reg_0_63_0_2_i_10/CO[3]
                         net (fo=1, routed)           0.000     0.388    cpu0/id_ex0/tag_reg_0_63_0_2_i_10_n_0
    SLICE_X42Y134        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.505 f  cpu0/id_ex0/tag_reg_0_63_0_2_i_5/CO[3]
                         net (fo=3, routed)           1.372     1.877    cpu0/id_ex0/ex0/bgeu
    SLICE_X31Y128        LUT6 (Prop_lut6_I5_O)        0.124     2.001 f  cpu0/id_ex0/npc[24]_bret_bret__3_i_9/O
                         net (fo=1, routed)           0.586     2.587    cpu0/id_ex0/npc[24]_bret_bret__3_i_9_n_0
    SLICE_X28Y128        LUT5 (Prop_lut5_I4_O)        0.124     2.711 f  cpu0/id_ex0/npc[24]_bret_bret__3_i_2/O
                         net (fo=35, routed)          1.018     3.729    cpu0/id_ex0/npc[24]_bret_bret__3_i_2_n_0
    SLICE_X27Y125        LUT4 (Prop_lut4_I0_O)        0.124     3.853 r  cpu0/id_ex0/npc[24]_bret_bret_bret__58_i_1/O
                         net (fo=6, routed)           0.883     4.736    cpu0/bp0/target_reg_192_255_0_2/DIB
    SLICE_X12Y123        RAMD64E                                      r  cpu0/bp0/target_reg_192_255_0_2/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    W5                                                0.000     5.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     5.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.569    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -7.750    -0.181 r  clk_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.576     1.396    clk_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.487 r  clk_inst/inst/clkout5_buf/O
                         net (fo=3831, routed)        1.600     3.087    cpu0/bp0/target_reg_192_255_0_2/WCLK
    SLICE_X12Y123        RAMD64E                                      r  cpu0/bp0/target_reg_192_255_0_2/RAMB/CLK
                         clock pessimism             -0.489     2.597    
                         clock uncertainty           -0.062     2.535    
    SLICE_X12Y123        RAMD64E (Setup_ramd64e_CLK_I)
                                                     -0.335     2.200    cpu0/bp0/target_reg_192_255_0_2/RAMB
  -------------------------------------------------------------------
                         required time                          2.200    
                         arrival time                          -4.736    
  -------------------------------------------------------------------
                         slack                                 -2.536    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 hci0/uart_blk/uart_tx_fifo/q_wr_ptr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out5_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hci0/uart_blk/uart_tx_fifo/q_data_array_reg_576_639_3_5/RAMA/WADR2
                            (rising edge-triggered cell RAMD64E clocked by clk_out5_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out5_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out5_clk_wiz_0 rise@0.000ns - clk_out5_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.660%)  route 0.206ns (59.340%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.348ns
    Source Clock Delay      (SCD):    -0.574ns
    Clock Pessimism Removal (CPR):    0.213ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -2.322    -1.656 r  clk_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.501    -1.155    clk_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_inst/inst/clkout5_buf/O
                         net (fo=3831, routed)        0.555    -0.574    hci0/uart_blk/uart_tx_fifo/clk_out5
    SLICE_X32Y82         FDRE                                         r  hci0/uart_blk/uart_tx_fifo/q_wr_ptr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y82         FDRE (Prop_fdre_C_Q)         0.141    -0.433 r  hci0/uart_blk/uart_tx_fifo/q_wr_ptr_reg[2]/Q
                         net (fo=264, routed)         0.206    -0.227    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_576_639_3_5/ADDRD2
    SLICE_X30Y81         RAMD64E                                      r  hci0/uart_blk/uart_tx_fifo/q_data_array_reg_576_639_3_5/RAMA/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -2.638    -1.743 r  clk_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.546    -1.197    clk_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_inst/inst/clkout5_buf/O
                         net (fo=3831, routed)        0.820    -0.348    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_576_639_3_5/WCLK
    SLICE_X30Y81         RAMD64E                                      r  hci0/uart_blk/uart_tx_fifo/q_data_array_reg_576_639_3_5/RAMA/CLK
                         clock pessimism             -0.213    -0.561    
    SLICE_X30Y81         RAMD64E (Hold_ramd64e_CLK_WADR2)
                                                      0.254    -0.307    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_576_639_3_5/RAMA
  -------------------------------------------------------------------
                         required time                          0.307    
                         arrival time                          -0.227    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 hci0/uart_blk/uart_tx_fifo/q_wr_ptr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out5_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hci0/uart_blk/uart_tx_fifo/q_data_array_reg_576_639_3_5/RAMB/WADR2
                            (rising edge-triggered cell RAMD64E clocked by clk_out5_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out5_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out5_clk_wiz_0 rise@0.000ns - clk_out5_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.660%)  route 0.206ns (59.340%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.348ns
    Source Clock Delay      (SCD):    -0.574ns
    Clock Pessimism Removal (CPR):    0.213ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -2.322    -1.656 r  clk_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.501    -1.155    clk_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_inst/inst/clkout5_buf/O
                         net (fo=3831, routed)        0.555    -0.574    hci0/uart_blk/uart_tx_fifo/clk_out5
    SLICE_X32Y82         FDRE                                         r  hci0/uart_blk/uart_tx_fifo/q_wr_ptr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y82         FDRE (Prop_fdre_C_Q)         0.141    -0.433 r  hci0/uart_blk/uart_tx_fifo/q_wr_ptr_reg[2]/Q
                         net (fo=264, routed)         0.206    -0.227    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_576_639_3_5/ADDRD2
    SLICE_X30Y81         RAMD64E                                      r  hci0/uart_blk/uart_tx_fifo/q_data_array_reg_576_639_3_5/RAMB/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -2.638    -1.743 r  clk_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.546    -1.197    clk_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_inst/inst/clkout5_buf/O
                         net (fo=3831, routed)        0.820    -0.348    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_576_639_3_5/WCLK
    SLICE_X30Y81         RAMD64E                                      r  hci0/uart_blk/uart_tx_fifo/q_data_array_reg_576_639_3_5/RAMB/CLK
                         clock pessimism             -0.213    -0.561    
    SLICE_X30Y81         RAMD64E (Hold_ramd64e_CLK_WADR2)
                                                      0.254    -0.307    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_576_639_3_5/RAMB
  -------------------------------------------------------------------
                         required time                          0.307    
                         arrival time                          -0.227    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 hci0/uart_blk/uart_tx_fifo/q_wr_ptr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out5_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hci0/uart_blk/uart_tx_fifo/q_data_array_reg_576_639_3_5/RAMC/WADR2
                            (rising edge-triggered cell RAMD64E clocked by clk_out5_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out5_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out5_clk_wiz_0 rise@0.000ns - clk_out5_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.660%)  route 0.206ns (59.340%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.348ns
    Source Clock Delay      (SCD):    -0.574ns
    Clock Pessimism Removal (CPR):    0.213ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -2.322    -1.656 r  clk_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.501    -1.155    clk_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_inst/inst/clkout5_buf/O
                         net (fo=3831, routed)        0.555    -0.574    hci0/uart_blk/uart_tx_fifo/clk_out5
    SLICE_X32Y82         FDRE                                         r  hci0/uart_blk/uart_tx_fifo/q_wr_ptr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y82         FDRE (Prop_fdre_C_Q)         0.141    -0.433 r  hci0/uart_blk/uart_tx_fifo/q_wr_ptr_reg[2]/Q
                         net (fo=264, routed)         0.206    -0.227    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_576_639_3_5/ADDRD2
    SLICE_X30Y81         RAMD64E                                      r  hci0/uart_blk/uart_tx_fifo/q_data_array_reg_576_639_3_5/RAMC/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -2.638    -1.743 r  clk_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.546    -1.197    clk_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_inst/inst/clkout5_buf/O
                         net (fo=3831, routed)        0.820    -0.348    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_576_639_3_5/WCLK
    SLICE_X30Y81         RAMD64E                                      r  hci0/uart_blk/uart_tx_fifo/q_data_array_reg_576_639_3_5/RAMC/CLK
                         clock pessimism             -0.213    -0.561    
    SLICE_X30Y81         RAMD64E (Hold_ramd64e_CLK_WADR2)
                                                      0.254    -0.307    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_576_639_3_5/RAMC
  -------------------------------------------------------------------
                         required time                          0.307    
                         arrival time                          -0.227    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 hci0/uart_blk/uart_tx_fifo/q_wr_ptr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out5_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hci0/uart_blk/uart_tx_fifo/q_data_array_reg_576_639_3_5/RAMD/WADR2
                            (rising edge-triggered cell RAMD64E clocked by clk_out5_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out5_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out5_clk_wiz_0 rise@0.000ns - clk_out5_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.660%)  route 0.206ns (59.340%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.348ns
    Source Clock Delay      (SCD):    -0.574ns
    Clock Pessimism Removal (CPR):    0.213ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -2.322    -1.656 r  clk_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.501    -1.155    clk_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_inst/inst/clkout5_buf/O
                         net (fo=3831, routed)        0.555    -0.574    hci0/uart_blk/uart_tx_fifo/clk_out5
    SLICE_X32Y82         FDRE                                         r  hci0/uart_blk/uart_tx_fifo/q_wr_ptr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y82         FDRE (Prop_fdre_C_Q)         0.141    -0.433 r  hci0/uart_blk/uart_tx_fifo/q_wr_ptr_reg[2]/Q
                         net (fo=264, routed)         0.206    -0.227    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_576_639_3_5/ADDRD2
    SLICE_X30Y81         RAMD64E                                      r  hci0/uart_blk/uart_tx_fifo/q_data_array_reg_576_639_3_5/RAMD/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -2.638    -1.743 r  clk_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.546    -1.197    clk_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_inst/inst/clkout5_buf/O
                         net (fo=3831, routed)        0.820    -0.348    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_576_639_3_5/WCLK
    SLICE_X30Y81         RAMD64E                                      r  hci0/uart_blk/uart_tx_fifo/q_data_array_reg_576_639_3_5/RAMD/CLK
                         clock pessimism             -0.213    -0.561    
    SLICE_X30Y81         RAMD64E (Hold_ramd64e_CLK_WADR2)
                                                      0.254    -0.307    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_576_639_3_5/RAMD
  -------------------------------------------------------------------
                         required time                          0.307    
                         arrival time                          -0.227    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 hci0/uart_blk/uart_rx_blk/q_data_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out5_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_0_5/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out5_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out5_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out5_clk_wiz_0 rise@0.000ns - clk_out5_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.098%)  route 0.110ns (43.902%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.335ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    0.215ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -2.322    -1.656 r  clk_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.501    -1.155    clk_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_inst/inst/clkout5_buf/O
                         net (fo=3831, routed)        0.563    -0.566    hci0/uart_blk/uart_rx_blk/clk_out5
    SLICE_X51Y91         FDCE                                         r  hci0/uart_blk/uart_rx_blk/q_data_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y91         FDCE (Prop_fdce_C_Q)         0.141    -0.425 r  hci0/uart_blk/uart_rx_blk/q_data_reg[0]/Q
                         net (fo=2, routed)           0.110    -0.315    hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_0_5/DIA0
    SLICE_X52Y92         RAMD32                                       r  hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_0_5/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -2.638    -1.743 r  clk_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.546    -1.197    clk_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_inst/inst/clkout5_buf/O
                         net (fo=3831, routed)        0.833    -0.335    hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_0_5/WCLK
    SLICE_X52Y92         RAMD32                                       r  hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_0_5/RAMA/CLK
                         clock pessimism             -0.215    -0.550    
    SLICE_X52Y92         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147    -0.403    hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_0_5/RAMA
  -------------------------------------------------------------------
                         required time                          0.403    
                         arrival time                          -0.315    
  -------------------------------------------------------------------
                         slack                                  0.088    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 hci0/io_in_fifo/q_wr_ptr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out5_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hci0/io_in_fifo/q_data_array_reg_704_767_6_6/DP/WADR0
                            (rising edge-triggered cell RAMD64E clocked by clk_out5_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out5_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out5_clk_wiz_0 rise@0.000ns - clk_out5_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.425ns  (logic 0.141ns (33.171%)  route 0.284ns (66.829%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.338ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    0.214ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -2.322    -1.656 r  clk_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.501    -1.155    clk_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_inst/inst/clkout5_buf/O
                         net (fo=3831, routed)        0.561    -0.568    hci0/io_in_fifo/clk_out5
    SLICE_X45Y91         FDRE                                         r  hci0/io_in_fifo/q_wr_ptr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y91         FDRE (Prop_fdre_C_Q)         0.141    -0.427 r  hci0/io_in_fifo/q_wr_ptr_reg[0]/Q
                         net (fo=266, routed)         0.284    -0.143    hci0/io_in_fifo/q_data_array_reg_704_767_6_6/A0
    SLICE_X46Y92         RAMD64E                                      r  hci0/io_in_fifo/q_data_array_reg_704_767_6_6/DP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -2.638    -1.743 r  clk_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.546    -1.197    clk_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_inst/inst/clkout5_buf/O
                         net (fo=3831, routed)        0.831    -0.338    hci0/io_in_fifo/q_data_array_reg_704_767_6_6/WCLK
    SLICE_X46Y92         RAMD64E                                      r  hci0/io_in_fifo/q_data_array_reg_704_767_6_6/DP/CLK
                         clock pessimism             -0.214    -0.552    
    SLICE_X46Y92         RAMD64E (Hold_ramd64e_CLK_WADR0)
                                                      0.310    -0.242    hci0/io_in_fifo/q_data_array_reg_704_767_6_6/DP
  -------------------------------------------------------------------
                         required time                          0.242    
                         arrival time                          -0.143    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 hci0/io_in_fifo/q_wr_ptr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out5_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hci0/io_in_fifo/q_data_array_reg_704_767_6_6/SP/WADR0
                            (rising edge-triggered cell RAMD64E clocked by clk_out5_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out5_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out5_clk_wiz_0 rise@0.000ns - clk_out5_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.425ns  (logic 0.141ns (33.171%)  route 0.284ns (66.829%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.338ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    0.214ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -2.322    -1.656 r  clk_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.501    -1.155    clk_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_inst/inst/clkout5_buf/O
                         net (fo=3831, routed)        0.561    -0.568    hci0/io_in_fifo/clk_out5
    SLICE_X45Y91         FDRE                                         r  hci0/io_in_fifo/q_wr_ptr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y91         FDRE (Prop_fdre_C_Q)         0.141    -0.427 r  hci0/io_in_fifo/q_wr_ptr_reg[0]/Q
                         net (fo=266, routed)         0.284    -0.143    hci0/io_in_fifo/q_data_array_reg_704_767_6_6/A0
    SLICE_X46Y92         RAMD64E                                      r  hci0/io_in_fifo/q_data_array_reg_704_767_6_6/SP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -2.638    -1.743 r  clk_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.546    -1.197    clk_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_inst/inst/clkout5_buf/O
                         net (fo=3831, routed)        0.831    -0.338    hci0/io_in_fifo/q_data_array_reg_704_767_6_6/WCLK
    SLICE_X46Y92         RAMD64E                                      r  hci0/io_in_fifo/q_data_array_reg_704_767_6_6/SP/CLK
                         clock pessimism             -0.214    -0.552    
    SLICE_X46Y92         RAMD64E (Hold_ramd64e_CLK_WADR0)
                                                      0.310    -0.242    hci0/io_in_fifo/q_data_array_reg_704_767_6_6/SP
  -------------------------------------------------------------------
                         required time                          0.242    
                         arrival time                          -0.143    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 hci0/io_in_fifo/q_wr_ptr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out5_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hci0/io_in_fifo/q_data_array_reg_704_767_7_7/DP/WADR0
                            (rising edge-triggered cell RAMD64E clocked by clk_out5_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out5_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out5_clk_wiz_0 rise@0.000ns - clk_out5_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.425ns  (logic 0.141ns (33.171%)  route 0.284ns (66.829%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.338ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    0.214ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -2.322    -1.656 r  clk_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.501    -1.155    clk_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_inst/inst/clkout5_buf/O
                         net (fo=3831, routed)        0.561    -0.568    hci0/io_in_fifo/clk_out5
    SLICE_X45Y91         FDRE                                         r  hci0/io_in_fifo/q_wr_ptr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y91         FDRE (Prop_fdre_C_Q)         0.141    -0.427 r  hci0/io_in_fifo/q_wr_ptr_reg[0]/Q
                         net (fo=266, routed)         0.284    -0.143    hci0/io_in_fifo/q_data_array_reg_704_767_7_7/A0
    SLICE_X46Y92         RAMD64E                                      r  hci0/io_in_fifo/q_data_array_reg_704_767_7_7/DP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -2.638    -1.743 r  clk_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.546    -1.197    clk_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_inst/inst/clkout5_buf/O
                         net (fo=3831, routed)        0.831    -0.338    hci0/io_in_fifo/q_data_array_reg_704_767_7_7/WCLK
    SLICE_X46Y92         RAMD64E                                      r  hci0/io_in_fifo/q_data_array_reg_704_767_7_7/DP/CLK
                         clock pessimism             -0.214    -0.552    
    SLICE_X46Y92         RAMD64E (Hold_ramd64e_CLK_WADR0)
                                                      0.310    -0.242    hci0/io_in_fifo/q_data_array_reg_704_767_7_7/DP
  -------------------------------------------------------------------
                         required time                          0.242    
                         arrival time                          -0.143    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 hci0/io_in_fifo/q_wr_ptr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out5_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hci0/io_in_fifo/q_data_array_reg_704_767_7_7/SP/WADR0
                            (rising edge-triggered cell RAMD64E clocked by clk_out5_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out5_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out5_clk_wiz_0 rise@0.000ns - clk_out5_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.425ns  (logic 0.141ns (33.171%)  route 0.284ns (66.829%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.338ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    0.214ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -2.322    -1.656 r  clk_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.501    -1.155    clk_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_inst/inst/clkout5_buf/O
                         net (fo=3831, routed)        0.561    -0.568    hci0/io_in_fifo/clk_out5
    SLICE_X45Y91         FDRE                                         r  hci0/io_in_fifo/q_wr_ptr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y91         FDRE (Prop_fdre_C_Q)         0.141    -0.427 r  hci0/io_in_fifo/q_wr_ptr_reg[0]/Q
                         net (fo=266, routed)         0.284    -0.143    hci0/io_in_fifo/q_data_array_reg_704_767_7_7/A0
    SLICE_X46Y92         RAMD64E                                      r  hci0/io_in_fifo/q_data_array_reg_704_767_7_7/SP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -2.638    -1.743 r  clk_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.546    -1.197    clk_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_inst/inst/clkout5_buf/O
                         net (fo=3831, routed)        0.831    -0.338    hci0/io_in_fifo/q_data_array_reg_704_767_7_7/WCLK
    SLICE_X46Y92         RAMD64E                                      r  hci0/io_in_fifo/q_data_array_reg_704_767_7_7/SP/CLK
                         clock pessimism             -0.214    -0.552    
    SLICE_X46Y92         RAMD64E (Hold_ramd64e_CLK_WADR0)
                                                      0.310    -0.242    hci0/io_in_fifo/q_data_array_reg_704_767_7_7/SP
  -------------------------------------------------------------------
                         required time                          0.242    
                         arrival time                          -0.143    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 hci0/q_io_in_wr_data_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out5_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hci0/io_in_fifo/q_data_array_reg_512_575_7_7/SP/I
                            (rising edge-triggered cell RAMD64E clocked by clk_out5_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out5_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out5_clk_wiz_0 rise@0.000ns - clk_out5_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.141ns (53.276%)  route 0.124ns (46.724%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.338ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    0.214ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -2.322    -1.656 r  clk_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.501    -1.155    clk_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_inst/inst/clkout5_buf/O
                         net (fo=3831, routed)        0.561    -0.568    hci0/clk_out5
    SLICE_X40Y94         FDRE                                         r  hci0/q_io_in_wr_data_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y94         FDRE (Prop_fdre_C_Q)         0.141    -0.427 r  hci0/q_io_in_wr_data_reg[7]/Q
                         net (fo=32, routed)          0.124    -0.304    hci0/io_in_fifo/q_data_array_reg_512_575_7_7/D
    SLICE_X42Y94         RAMD64E                                      r  hci0/io_in_fifo/q_data_array_reg_512_575_7_7/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -2.638    -1.743 r  clk_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.546    -1.197    clk_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_inst/inst/clkout5_buf/O
                         net (fo=3831, routed)        0.831    -0.338    hci0/io_in_fifo/q_data_array_reg_512_575_7_7/WCLK
    SLICE_X42Y94         RAMD64E                                      r  hci0/io_in_fifo/q_data_array_reg_512_575_7_7/SP/CLK
                         clock pessimism             -0.214    -0.552    
    SLICE_X42Y94         RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.146    -0.406    hci0/io_in_fifo/q_data_array_reg_512_575_7_7/SP
  -------------------------------------------------------------------
                         required time                          0.406    
                         arrival time                          -0.304    
  -------------------------------------------------------------------
                         slack                                  0.103    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out5_clk_wiz_0
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { clk_inst/inst/plle2_adv_inst/CLKOUT4 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         5.000       2.108      RAMB36_X0Y18    ram0/ram_bram/ram_reg_0_3/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         5.000       2.108      RAMB36_X2Y14    ram0/ram_bram/ram_reg_0_7/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         5.000       2.108      RAMB36_X0Y19    ram0/ram_bram/ram_reg_1_3/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         5.000       2.108      RAMB36_X2Y15    ram0/ram_bram/ram_reg_1_7/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         5.000       2.108      RAMB36_X2Y12    ram0/ram_bram/ram_reg_2_3/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         5.000       2.108      RAMB36_X1Y25    ram0/ram_bram/ram_reg_2_7/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         5.000       2.108      RAMB36_X2Y13    ram0/ram_bram/ram_reg_3_3/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         5.000       2.108      RAMB36_X1Y26    ram0/ram_bram/ram_reg_3_7/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         5.000       2.108      RAMB36_X2Y16    ram0/ram_bram/ram_reg_0_4/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         5.000       2.108      RAMB36_X1Y19    ram0/ram_bram/ram_reg_1_0/CLKARDCLK
Max Period        n/a     PLLE2_ADV/CLKOUT4   n/a            160.000       5.000       155.000    PLLE2_ADV_X1Y0  clk_inst/inst/plle2_adv_inst/CLKOUT4
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         2.500       1.250      SLICE_X42Y88    hci0/io_in_fifo/q_data_array_reg_832_895_3_5/RAMA/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         2.500       1.250      SLICE_X34Y85    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_704_767_3_5/RAMA/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         2.500       1.250      SLICE_X34Y85    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_704_767_3_5/RAMB/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         2.500       1.250      SLICE_X34Y85    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_704_767_3_5/RAMC/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         2.500       1.250      SLICE_X34Y85    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_704_767_3_5/RAMD/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         2.500       1.250      SLICE_X42Y81    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_704_767_6_6/DP/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         2.500       1.250      SLICE_X42Y88    hci0/io_in_fifo/q_data_array_reg_832_895_3_5/RAMB/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         2.500       1.250      SLICE_X42Y88    hci0/io_in_fifo/q_data_array_reg_832_895_3_5/RAMC/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         2.500       1.250      SLICE_X42Y88    hci0/io_in_fifo/q_data_array_reg_832_895_3_5/RAMD/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         2.500       1.250      SLICE_X42Y81    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_704_767_6_6/SP/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         2.500       1.250      SLICE_X30Y78    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_704_767_0_2/RAMD/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         2.500       1.250      SLICE_X42Y97    hci0/io_in_fifo/q_data_array_reg_896_959_0_2/RAMA/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         2.500       1.250      SLICE_X42Y97    hci0/io_in_fifo/q_data_array_reg_896_959_0_2/RAMB/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         2.500       1.250      SLICE_X42Y97    hci0/io_in_fifo/q_data_array_reg_896_959_0_2/RAMC/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         2.500       1.250      SLICE_X42Y97    hci0/io_in_fifo/q_data_array_reg_896_959_0_2/RAMD/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         2.500       1.250      SLICE_X30Y117   cpu0/mem_ctrl0/cache1/entry_reg_0_255_22_22/RAMS64E_A/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         2.500       1.250      SLICE_X30Y117   cpu0/mem_ctrl0/cache1/entry_reg_0_255_22_22/RAMS64E_B/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         2.500       1.250      SLICE_X30Y117   cpu0/mem_ctrl0/cache1/entry_reg_0_255_22_22/RAMS64E_C/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         2.500       1.250      SLICE_X30Y117   cpu0/mem_ctrl0/cache1/entry_reg_0_255_22_22/RAMS64E_D/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         2.500       1.250      SLICE_X30Y132   cpu0/mem_ctrl0/cache1/entry_reg_0_255_23_23/RAMS64E_A/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_inst/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1   clk_inst/inst/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y0  clk_inst/inst/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y0  clk_inst/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y0  clk_inst/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       10.000      150.000    PLLE2_ADV_X1Y0  clk_inst/inst/plle2_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { EXCLK }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y0  clk_inst/inst/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y0  clk_inst/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y0  clk_inst/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y0  clk_inst/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y0  clk_inst/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y0  clk_inst/inst/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out5_clk_wiz_0_1
  To Clock:  clk_out5_clk_wiz_0_1

Setup :         3083  Failing Endpoints,  Worst Slack       -2.619ns,  Total Violation    -3415.305ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.080ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.250ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -2.619ns  (required time - arrival time)
  Source:                 cpu0/id_ex0/ex_reg2_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out5_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            cpu0/pc_reg0/pc_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out5_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out5_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out5_clk_wiz_0_1 rise@5.000ns - clk_out5_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.404ns  (logic 1.907ns (25.756%)  route 5.497ns (74.244%))
  Logic Levels:           9  (CARRY4=4 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.906ns = ( 3.094 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.301ns
    Clock Pessimism Removal (CPR):    -0.489ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -8.482    -5.770 r  clk_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.655    -4.115    clk_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_inst/inst/clkout5_buf/O
                         net (fo=3831, routed)        1.718    -2.301    cpu0/id_ex0/clk_out5
    SLICE_X49Y124        FDRE                                         r  cpu0/id_ex0/ex_reg2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y124        FDRE (Prop_fdre_C_Q)         0.456    -1.845 f  cpu0/id_ex0/ex_reg2_reg[3]/Q
                         net (fo=102, routed)         1.395    -0.450    cpu0/id_ex0/ex_reg2[3]
    SLICE_X42Y131        LUT4 (Prop_lut4_I0_O)        0.150    -0.300 r  cpu0/id_ex0/tag_reg_0_63_0_2_i_48/O
                         net (fo=1, routed)           0.000    -0.300    cpu0/id_ex0/tag_reg_0_63_0_2_i_48_n_0
    SLICE_X42Y131        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.454     0.154 r  cpu0/id_ex0/tag_reg_0_63_0_2_i_37/CO[3]
                         net (fo=1, routed)           0.000     0.154    cpu0/id_ex0/tag_reg_0_63_0_2_i_37_n_0
    SLICE_X42Y132        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.271 r  cpu0/id_ex0/tag_reg_0_63_0_2_i_24/CO[3]
                         net (fo=1, routed)           0.000     0.271    cpu0/id_ex0/tag_reg_0_63_0_2_i_24_n_0
    SLICE_X42Y133        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.388 r  cpu0/id_ex0/tag_reg_0_63_0_2_i_10/CO[3]
                         net (fo=1, routed)           0.000     0.388    cpu0/id_ex0/tag_reg_0_63_0_2_i_10_n_0
    SLICE_X42Y134        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.505 f  cpu0/id_ex0/tag_reg_0_63_0_2_i_5/CO[3]
                         net (fo=3, routed)           1.372     1.877    cpu0/id_ex0/ex0/bgeu
    SLICE_X31Y128        LUT6 (Prop_lut6_I5_O)        0.124     2.001 f  cpu0/id_ex0/npc[24]_bret_bret__3_i_9/O
                         net (fo=1, routed)           0.586     2.587    cpu0/id_ex0/npc[24]_bret_bret__3_i_9_n_0
    SLICE_X28Y128        LUT5 (Prop_lut5_I4_O)        0.124     2.711 f  cpu0/id_ex0/npc[24]_bret_bret__3_i_2/O
                         net (fo=35, routed)          1.139     3.850    cpu0/id_ex0/npc[24]_bret_bret__3_i_2_n_0
    SLICE_X15Y126        LUT4 (Prop_lut4_I0_O)        0.124     3.974 r  cpu0/id_ex0/npc[24]_bret_bret_bret__54_i_1/O
                         net (fo=6, routed)           0.467     4.441    cpu0/bp0/jmp_target[3]
    SLICE_X15Y128        LUT6 (Prop_lut6_I2_O)        0.124     4.565 r  cpu0/bp0/pc[3]_i_1/O
                         net (fo=1, routed)           0.538     5.104    cpu0/pc_reg0/D[3]
    SLICE_X11Y132        FDRE                                         r  cpu0/pc_reg0/pc_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_clk_wiz_0_1 rise edge)
                                                      5.000     5.000 r  
    W5                                                0.000     5.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     5.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.569    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -7.750    -0.181 r  clk_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.576     1.396    clk_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.487 r  clk_inst/inst/clkout5_buf/O
                         net (fo=3831, routed)        1.607     3.094    cpu0/pc_reg0/clk_out5
    SLICE_X11Y132        FDRE                                         r  cpu0/pc_reg0/pc_reg[3]/C
                         clock pessimism             -0.489     2.604    
                         clock uncertainty           -0.061     2.543    
    SLICE_X11Y132        FDRE (Setup_fdre_C_D)       -0.058     2.485    cpu0/pc_reg0/pc_reg[3]
  -------------------------------------------------------------------
                         required time                          2.485    
                         arrival time                          -5.104    
  -------------------------------------------------------------------
                         slack                                 -2.619    

Slack (VIOLATED) :        -2.615ns  (required time - arrival time)
  Source:                 cpu0/id_ex0/ex_reg2_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out5_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            cpu0/pc_reg0/pc_reg[3]_rep__2/D
                            (rising edge-triggered cell FDRE clocked by clk_out5_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out5_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out5_clk_wiz_0_1 rise@5.000ns - clk_out5_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.392ns  (logic 1.907ns (25.799%)  route 5.485ns (74.201%))
  Logic Levels:           9  (CARRY4=4 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.915ns = ( 3.085 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.301ns
    Clock Pessimism Removal (CPR):    -0.489ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -8.482    -5.770 r  clk_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.655    -4.115    clk_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_inst/inst/clkout5_buf/O
                         net (fo=3831, routed)        1.718    -2.301    cpu0/id_ex0/clk_out5
    SLICE_X49Y124        FDRE                                         r  cpu0/id_ex0/ex_reg2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y124        FDRE (Prop_fdre_C_Q)         0.456    -1.845 f  cpu0/id_ex0/ex_reg2_reg[3]/Q
                         net (fo=102, routed)         1.395    -0.450    cpu0/id_ex0/ex_reg2[3]
    SLICE_X42Y131        LUT4 (Prop_lut4_I0_O)        0.150    -0.300 r  cpu0/id_ex0/tag_reg_0_63_0_2_i_48/O
                         net (fo=1, routed)           0.000    -0.300    cpu0/id_ex0/tag_reg_0_63_0_2_i_48_n_0
    SLICE_X42Y131        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.454     0.154 r  cpu0/id_ex0/tag_reg_0_63_0_2_i_37/CO[3]
                         net (fo=1, routed)           0.000     0.154    cpu0/id_ex0/tag_reg_0_63_0_2_i_37_n_0
    SLICE_X42Y132        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.271 r  cpu0/id_ex0/tag_reg_0_63_0_2_i_24/CO[3]
                         net (fo=1, routed)           0.000     0.271    cpu0/id_ex0/tag_reg_0_63_0_2_i_24_n_0
    SLICE_X42Y133        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.388 r  cpu0/id_ex0/tag_reg_0_63_0_2_i_10/CO[3]
                         net (fo=1, routed)           0.000     0.388    cpu0/id_ex0/tag_reg_0_63_0_2_i_10_n_0
    SLICE_X42Y134        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.505 f  cpu0/id_ex0/tag_reg_0_63_0_2_i_5/CO[3]
                         net (fo=3, routed)           1.372     1.877    cpu0/id_ex0/ex0/bgeu
    SLICE_X31Y128        LUT6 (Prop_lut6_I5_O)        0.124     2.001 f  cpu0/id_ex0/npc[24]_bret_bret__3_i_9/O
                         net (fo=1, routed)           0.586     2.587    cpu0/id_ex0/npc[24]_bret_bret__3_i_9_n_0
    SLICE_X28Y128        LUT5 (Prop_lut5_I4_O)        0.124     2.711 f  cpu0/id_ex0/npc[24]_bret_bret__3_i_2/O
                         net (fo=35, routed)          1.139     3.850    cpu0/id_ex0/npc[24]_bret_bret__3_i_2_n_0
    SLICE_X15Y126        LUT4 (Prop_lut4_I0_O)        0.124     3.974 r  cpu0/id_ex0/npc[24]_bret_bret_bret__54_i_1/O
                         net (fo=6, routed)           0.488     4.462    cpu0/bp0/jmp_target[3]
    SLICE_X17Y125        LUT6 (Prop_lut6_I2_O)        0.124     4.586 r  cpu0/bp0/pc[3]_rep_i_1__2/O
                         net (fo=1, routed)           0.505     5.091    cpu0/pc_reg0/pc_reg[3]_rep__2_0
    SLICE_X21Y123        FDRE                                         r  cpu0/pc_reg0/pc_reg[3]_rep__2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_clk_wiz_0_1 rise edge)
                                                      5.000     5.000 r  
    W5                                                0.000     5.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     5.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.569    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -7.750    -0.181 r  clk_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.576     1.396    clk_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.487 r  clk_inst/inst/clkout5_buf/O
                         net (fo=3831, routed)        1.598     3.085    cpu0/pc_reg0/clk_out5
    SLICE_X21Y123        FDRE                                         r  cpu0/pc_reg0/pc_reg[3]_rep__2/C
                         clock pessimism             -0.489     2.595    
                         clock uncertainty           -0.061     2.534    
    SLICE_X21Y123        FDRE (Setup_fdre_C_D)       -0.058     2.476    cpu0/pc_reg0/pc_reg[3]_rep__2
  -------------------------------------------------------------------
                         required time                          2.476    
                         arrival time                          -5.091    
  -------------------------------------------------------------------
                         slack                                 -2.615    

Slack (VIOLATED) :        -2.579ns  (required time - arrival time)
  Source:                 cpu0/if_id0/id_inst_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_out5_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            cpu0/id_ex0/ex_jmp_addr_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out5_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out5_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out5_clk_wiz_0_1 rise@5.000ns - clk_out5_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.431ns  (logic 2.636ns (35.474%)  route 4.795ns (64.526%))
  Logic Levels:           10  (CARRY4=3 LUT2=2 LUT6=3 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.922ns = ( 3.078 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.296ns
    Clock Pessimism Removal (CPR):    -0.489ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -8.482    -5.770 r  clk_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.655    -4.115    clk_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_inst/inst/clkout5_buf/O
                         net (fo=3831, routed)        1.723    -2.296    cpu0/if_id0/clk_out5
    SLICE_X35Y130        FDRE                                         r  cpu0/if_id0/id_inst_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y130        FDRE (Prop_fdre_C_Q)         0.456    -1.840 f  cpu0/if_id0/id_inst_reg[17]/Q
                         net (fo=6, routed)           0.648    -1.192    cpu0/if_id0/id_inst_i[17]
    SLICE_X32Y134        LUT2 (Prop_lut2_I1_O)        0.124    -1.068 r  cpu0/if_id0/ex_jmp_addr[31]_bret__1_i_48/O
                         net (fo=130, routed)         1.257     0.189    cpu0/register0/ex_reg1_reg[31]_i_6_0
    SLICE_X37Y138        MUXF7 (Prop_muxf7_S_O)       0.276     0.465 r  cpu0/register0/ex_reg1_reg[3]_i_9/O
                         net (fo=1, routed)           0.000     0.465    cpu0/register0/ex_reg1_reg[3]_i_9_n_0
    SLICE_X37Y138        MUXF8 (Prop_muxf8_I1_O)      0.094     0.559 r  cpu0/register0/ex_reg1_reg[3]_i_5/O
                         net (fo=1, routed)           1.226     1.786    cpu0/if_id0/ex_reg1[3]_i_2_1
    SLICE_X37Y123        LUT6 (Prop_lut6_I2_O)        0.316     2.102 r  cpu0/if_id0/ex_reg1[3]_i_3/O
                         net (fo=1, routed)           0.312     2.413    cpu0/if_id0/reg1_data[3]
    SLICE_X38Y124        LUT6 (Prop_lut6_I1_O)        0.124     2.537 r  cpu0/if_id0/ex_reg1[3]_i_2/O
                         net (fo=2, routed)           0.635     3.172    cpu0/if_id0/wb_rd_data_reg[31][3]
    SLICE_X38Y126        LUT2 (Prop_lut2_I0_O)        0.124     3.296 r  cpu0/if_id0/ex_jmp_addr[3]_i_8/O
                         net (fo=1, routed)           0.000     3.296    cpu0/if_id0/ex_jmp_addr[3]_i_8_n_0
    SLICE_X38Y126        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     3.672 r  cpu0/if_id0/ex_jmp_addr_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000     3.672    cpu0/if_id0/ex_jmp_addr_reg[3]_i_3_n_0
    SLICE_X38Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.789 r  cpu0/if_id0/ex_jmp_addr_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.000     3.789    cpu0/if_id0/ex_jmp_addr_reg[7]_i_3_n_0
    SLICE_X38Y128        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     4.112 r  cpu0/if_id0/ex_jmp_addr_reg[11]_i_3/O[1]
                         net (fo=1, routed)           0.717     4.829    cpu0/if_id0/id0/jmp_addr1[9]
    SLICE_X37Y125        LUT6 (Prop_lut6_I3_O)        0.306     5.135 r  cpu0/if_id0/ex_jmp_addr[9]_i_1/O
                         net (fo=1, routed)           0.000     5.135    cpu0/id_ex0/ex_jmp_addr_reg[15]_0[9]
    SLICE_X37Y125        FDRE                                         r  cpu0/id_ex0/ex_jmp_addr_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_clk_wiz_0_1 rise edge)
                                                      5.000     5.000 r  
    W5                                                0.000     5.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     5.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.569    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -7.750    -0.181 r  clk_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.576     1.396    clk_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.487 r  clk_inst/inst/clkout5_buf/O
                         net (fo=3831, routed)        1.591     3.078    cpu0/id_ex0/clk_out5
    SLICE_X37Y125        FDRE                                         r  cpu0/id_ex0/ex_jmp_addr_reg[9]/C
                         clock pessimism             -0.489     2.588    
                         clock uncertainty           -0.061     2.527    
    SLICE_X37Y125        FDRE (Setup_fdre_C_D)        0.029     2.556    cpu0/id_ex0/ex_jmp_addr_reg[9]
  -------------------------------------------------------------------
                         required time                          2.556    
                         arrival time                          -5.135    
  -------------------------------------------------------------------
                         slack                                 -2.579    

Slack (VIOLATED) :        -2.569ns  (required time - arrival time)
  Source:                 cpu0/id_ex0/ex_reg2_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out5_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            cpu0/pc_reg0/pc_reg[2]_rep__1/D
                            (rising edge-triggered cell FDRE clocked by clk_out5_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out5_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out5_clk_wiz_0_1 rise@5.000ns - clk_out5_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.341ns  (logic 1.907ns (25.976%)  route 5.434ns (74.024%))
  Logic Levels:           9  (CARRY4=4 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.910ns = ( 3.090 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.301ns
    Clock Pessimism Removal (CPR):    -0.489ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -8.482    -5.770 r  clk_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.655    -4.115    clk_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_inst/inst/clkout5_buf/O
                         net (fo=3831, routed)        1.718    -2.301    cpu0/id_ex0/clk_out5
    SLICE_X49Y124        FDRE                                         r  cpu0/id_ex0/ex_reg2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y124        FDRE (Prop_fdre_C_Q)         0.456    -1.845 f  cpu0/id_ex0/ex_reg2_reg[3]/Q
                         net (fo=102, routed)         1.395    -0.450    cpu0/id_ex0/ex_reg2[3]
    SLICE_X42Y131        LUT4 (Prop_lut4_I0_O)        0.150    -0.300 r  cpu0/id_ex0/tag_reg_0_63_0_2_i_48/O
                         net (fo=1, routed)           0.000    -0.300    cpu0/id_ex0/tag_reg_0_63_0_2_i_48_n_0
    SLICE_X42Y131        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.454     0.154 r  cpu0/id_ex0/tag_reg_0_63_0_2_i_37/CO[3]
                         net (fo=1, routed)           0.000     0.154    cpu0/id_ex0/tag_reg_0_63_0_2_i_37_n_0
    SLICE_X42Y132        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.271 r  cpu0/id_ex0/tag_reg_0_63_0_2_i_24/CO[3]
                         net (fo=1, routed)           0.000     0.271    cpu0/id_ex0/tag_reg_0_63_0_2_i_24_n_0
    SLICE_X42Y133        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.388 r  cpu0/id_ex0/tag_reg_0_63_0_2_i_10/CO[3]
                         net (fo=1, routed)           0.000     0.388    cpu0/id_ex0/tag_reg_0_63_0_2_i_10_n_0
    SLICE_X42Y134        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.505 f  cpu0/id_ex0/tag_reg_0_63_0_2_i_5/CO[3]
                         net (fo=3, routed)           1.372     1.877    cpu0/id_ex0/ex0/bgeu
    SLICE_X31Y128        LUT6 (Prop_lut6_I5_O)        0.124     2.001 f  cpu0/id_ex0/npc[24]_bret_bret__3_i_9/O
                         net (fo=1, routed)           0.586     2.587    cpu0/id_ex0/npc[24]_bret_bret__3_i_9_n_0
    SLICE_X28Y128        LUT5 (Prop_lut5_I4_O)        0.124     2.711 f  cpu0/id_ex0/npc[24]_bret_bret__3_i_2/O
                         net (fo=35, routed)          1.020     3.731    cpu0/id_ex0/npc[24]_bret_bret__3_i_2_n_0
    SLICE_X22Y124        LUT4 (Prop_lut4_I0_O)        0.124     3.855 r  cpu0/id_ex0/npc[24]_bret_bret__34_i_1/O
                         net (fo=10, routed)          0.726     4.581    cpu0/bp0/jmp_target[2]
    SLICE_X17Y129        LUT6 (Prop_lut6_I2_O)        0.124     4.705 r  cpu0/bp0/pc[2]_rep_i_1__1/O
                         net (fo=1, routed)           0.336     5.041    cpu0/pc_reg0/pc_reg[2]_rep__1_0
    SLICE_X16Y130        FDRE                                         r  cpu0/pc_reg0/pc_reg[2]_rep__1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_clk_wiz_0_1 rise edge)
                                                      5.000     5.000 r  
    W5                                                0.000     5.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     5.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.569    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -7.750    -0.181 r  clk_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.576     1.396    clk_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.487 r  clk_inst/inst/clkout5_buf/O
                         net (fo=3831, routed)        1.603     3.090    cpu0/pc_reg0/clk_out5
    SLICE_X16Y130        FDRE                                         r  cpu0/pc_reg0/pc_reg[2]_rep__1/C
                         clock pessimism             -0.489     2.600    
                         clock uncertainty           -0.061     2.539    
    SLICE_X16Y130        FDRE (Setup_fdre_C_D)       -0.067     2.472    cpu0/pc_reg0/pc_reg[2]_rep__1
  -------------------------------------------------------------------
                         required time                          2.472    
                         arrival time                          -5.041    
  -------------------------------------------------------------------
                         slack                                 -2.569    

Slack (VIOLATED) :        -2.563ns  (required time - arrival time)
  Source:                 cpu0/id_ex0/ex_reg2_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out5_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            cpu0/bp0/target_reg_64_127_3_5/RAMA/I
                            (rising edge-triggered cell RAMD64E clocked by clk_out5_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out5_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out5_clk_wiz_0_1 rise@5.000ns - clk_out5_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.072ns  (logic 1.783ns (25.211%)  route 5.289ns (74.789%))
  Logic Levels:           8  (CARRY4=4 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.913ns = ( 3.087 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.301ns
    Clock Pessimism Removal (CPR):    -0.489ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -8.482    -5.770 r  clk_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.655    -4.115    clk_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_inst/inst/clkout5_buf/O
                         net (fo=3831, routed)        1.718    -2.301    cpu0/id_ex0/clk_out5
    SLICE_X49Y124        FDRE                                         r  cpu0/id_ex0/ex_reg2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y124        FDRE (Prop_fdre_C_Q)         0.456    -1.845 f  cpu0/id_ex0/ex_reg2_reg[3]/Q
                         net (fo=102, routed)         1.395    -0.450    cpu0/id_ex0/ex_reg2[3]
    SLICE_X42Y131        LUT4 (Prop_lut4_I0_O)        0.150    -0.300 r  cpu0/id_ex0/tag_reg_0_63_0_2_i_48/O
                         net (fo=1, routed)           0.000    -0.300    cpu0/id_ex0/tag_reg_0_63_0_2_i_48_n_0
    SLICE_X42Y131        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.454     0.154 r  cpu0/id_ex0/tag_reg_0_63_0_2_i_37/CO[3]
                         net (fo=1, routed)           0.000     0.154    cpu0/id_ex0/tag_reg_0_63_0_2_i_37_n_0
    SLICE_X42Y132        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.271 r  cpu0/id_ex0/tag_reg_0_63_0_2_i_24/CO[3]
                         net (fo=1, routed)           0.000     0.271    cpu0/id_ex0/tag_reg_0_63_0_2_i_24_n_0
    SLICE_X42Y133        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.388 r  cpu0/id_ex0/tag_reg_0_63_0_2_i_10/CO[3]
                         net (fo=1, routed)           0.000     0.388    cpu0/id_ex0/tag_reg_0_63_0_2_i_10_n_0
    SLICE_X42Y134        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.505 f  cpu0/id_ex0/tag_reg_0_63_0_2_i_5/CO[3]
                         net (fo=3, routed)           1.372     1.877    cpu0/id_ex0/ex0/bgeu
    SLICE_X31Y128        LUT6 (Prop_lut6_I5_O)        0.124     2.001 f  cpu0/id_ex0/npc[24]_bret_bret__3_i_9/O
                         net (fo=1, routed)           0.586     2.587    cpu0/id_ex0/npc[24]_bret_bret__3_i_9_n_0
    SLICE_X28Y128        LUT5 (Prop_lut5_I4_O)        0.124     2.711 f  cpu0/id_ex0/npc[24]_bret_bret__3_i_2/O
                         net (fo=35, routed)          1.139     3.850    cpu0/id_ex0/npc[24]_bret_bret__3_i_2_n_0
    SLICE_X15Y126        LUT4 (Prop_lut4_I0_O)        0.124     3.974 r  cpu0/id_ex0/npc[24]_bret_bret_bret__54_i_1/O
                         net (fo=6, routed)           0.798     4.772    cpu0/bp0/target_reg_64_127_3_5/DIA
    SLICE_X10Y123        RAMD64E                                      r  cpu0/bp0/target_reg_64_127_3_5/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_clk_wiz_0_1 rise edge)
                                                      5.000     5.000 r  
    W5                                                0.000     5.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     5.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.569    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -7.750    -0.181 r  clk_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.576     1.396    clk_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.487 r  clk_inst/inst/clkout5_buf/O
                         net (fo=3831, routed)        1.600     3.087    cpu0/bp0/target_reg_64_127_3_5/WCLK
    SLICE_X10Y123        RAMD64E                                      r  cpu0/bp0/target_reg_64_127_3_5/RAMA/CLK
                         clock pessimism             -0.489     2.597    
                         clock uncertainty           -0.061     2.536    
    SLICE_X10Y123        RAMD64E (Setup_ramd64e_CLK_I)
                                                     -0.327     2.209    cpu0/bp0/target_reg_64_127_3_5/RAMA
  -------------------------------------------------------------------
                         required time                          2.209    
                         arrival time                          -4.772    
  -------------------------------------------------------------------
                         slack                                 -2.563    

Slack (VIOLATED) :        -2.561ns  (required time - arrival time)
  Source:                 cpu0/id_ex0/ex_reg2_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out5_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            cpu0/bp0/target_reg_0_63_12_12/DP/I
                            (rising edge-triggered cell RAMD64E clocked by clk_out5_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out5_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out5_clk_wiz_0_1 rise@5.000ns - clk_out5_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.777ns  (logic 1.783ns (26.311%)  route 4.994ns (73.689%))
  Logic Levels:           8  (CARRY4=4 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.912ns = ( 3.088 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.301ns
    Clock Pessimism Removal (CPR):    -0.489ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -8.482    -5.770 r  clk_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.655    -4.115    clk_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_inst/inst/clkout5_buf/O
                         net (fo=3831, routed)        1.718    -2.301    cpu0/id_ex0/clk_out5
    SLICE_X49Y124        FDRE                                         r  cpu0/id_ex0/ex_reg2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y124        FDRE (Prop_fdre_C_Q)         0.456    -1.845 f  cpu0/id_ex0/ex_reg2_reg[3]/Q
                         net (fo=102, routed)         1.395    -0.450    cpu0/id_ex0/ex_reg2[3]
    SLICE_X42Y131        LUT4 (Prop_lut4_I0_O)        0.150    -0.300 r  cpu0/id_ex0/tag_reg_0_63_0_2_i_48/O
                         net (fo=1, routed)           0.000    -0.300    cpu0/id_ex0/tag_reg_0_63_0_2_i_48_n_0
    SLICE_X42Y131        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.454     0.154 r  cpu0/id_ex0/tag_reg_0_63_0_2_i_37/CO[3]
                         net (fo=1, routed)           0.000     0.154    cpu0/id_ex0/tag_reg_0_63_0_2_i_37_n_0
    SLICE_X42Y132        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.271 r  cpu0/id_ex0/tag_reg_0_63_0_2_i_24/CO[3]
                         net (fo=1, routed)           0.000     0.271    cpu0/id_ex0/tag_reg_0_63_0_2_i_24_n_0
    SLICE_X42Y133        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.388 r  cpu0/id_ex0/tag_reg_0_63_0_2_i_10/CO[3]
                         net (fo=1, routed)           0.000     0.388    cpu0/id_ex0/tag_reg_0_63_0_2_i_10_n_0
    SLICE_X42Y134        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.505 f  cpu0/id_ex0/tag_reg_0_63_0_2_i_5/CO[3]
                         net (fo=3, routed)           1.372     1.877    cpu0/id_ex0/ex0/bgeu
    SLICE_X31Y128        LUT6 (Prop_lut6_I5_O)        0.124     2.001 f  cpu0/id_ex0/npc[24]_bret_bret__3_i_9/O
                         net (fo=1, routed)           0.586     2.587    cpu0/id_ex0/npc[24]_bret_bret__3_i_9_n_0
    SLICE_X28Y128        LUT5 (Prop_lut5_I4_O)        0.124     2.711 f  cpu0/id_ex0/npc[24]_bret_bret__3_i_2/O
                         net (fo=35, routed)          0.604     3.315    cpu0/id_ex0/npc[24]_bret_bret__3_i_2_n_0
    SLICE_X28Y127        LUT4 (Prop_lut4_I0_O)        0.124     3.439 r  cpu0/id_ex0/npc[24]_bret_bret_bret__18_i_1/O
                         net (fo=9, routed)           1.037     4.476    cpu0/bp0/target_reg_0_63_12_12/D
    SLICE_X10Y127        RAMD64E                                      r  cpu0/bp0/target_reg_0_63_12_12/DP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_clk_wiz_0_1 rise edge)
                                                      5.000     5.000 r  
    W5                                                0.000     5.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     5.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.569    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -7.750    -0.181 r  clk_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.576     1.396    clk_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.487 r  clk_inst/inst/clkout5_buf/O
                         net (fo=3831, routed)        1.601     3.088    cpu0/bp0/target_reg_0_63_12_12/WCLK
    SLICE_X10Y127        RAMD64E                                      r  cpu0/bp0/target_reg_0_63_12_12/DP/CLK
                         clock pessimism             -0.489     2.598    
                         clock uncertainty           -0.061     2.537    
    SLICE_X10Y127        RAMD64E (Setup_ramd64e_CLK_I)
                                                     -0.622     1.915    cpu0/bp0/target_reg_0_63_12_12/DP
  -------------------------------------------------------------------
                         required time                          1.915    
                         arrival time                          -4.476    
  -------------------------------------------------------------------
                         slack                                 -2.561    

Slack (VIOLATED) :        -2.556ns  (required time - arrival time)
  Source:                 cpu0/id_ex0/ex_reg2_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out5_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            cpu0/bp0/target_reg_64_127_12_12/DP/I
                            (rising edge-triggered cell RAMD64E clocked by clk_out5_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out5_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out5_clk_wiz_0_1 rise@5.000ns - clk_out5_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.778ns  (logic 1.783ns (26.305%)  route 4.995ns (73.695%))
  Logic Levels:           8  (CARRY4=4 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.905ns = ( 3.095 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.301ns
    Clock Pessimism Removal (CPR):    -0.489ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -8.482    -5.770 r  clk_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.655    -4.115    clk_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_inst/inst/clkout5_buf/O
                         net (fo=3831, routed)        1.718    -2.301    cpu0/id_ex0/clk_out5
    SLICE_X49Y124        FDRE                                         r  cpu0/id_ex0/ex_reg2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y124        FDRE (Prop_fdre_C_Q)         0.456    -1.845 f  cpu0/id_ex0/ex_reg2_reg[3]/Q
                         net (fo=102, routed)         1.395    -0.450    cpu0/id_ex0/ex_reg2[3]
    SLICE_X42Y131        LUT4 (Prop_lut4_I0_O)        0.150    -0.300 r  cpu0/id_ex0/tag_reg_0_63_0_2_i_48/O
                         net (fo=1, routed)           0.000    -0.300    cpu0/id_ex0/tag_reg_0_63_0_2_i_48_n_0
    SLICE_X42Y131        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.454     0.154 r  cpu0/id_ex0/tag_reg_0_63_0_2_i_37/CO[3]
                         net (fo=1, routed)           0.000     0.154    cpu0/id_ex0/tag_reg_0_63_0_2_i_37_n_0
    SLICE_X42Y132        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.271 r  cpu0/id_ex0/tag_reg_0_63_0_2_i_24/CO[3]
                         net (fo=1, routed)           0.000     0.271    cpu0/id_ex0/tag_reg_0_63_0_2_i_24_n_0
    SLICE_X42Y133        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.388 r  cpu0/id_ex0/tag_reg_0_63_0_2_i_10/CO[3]
                         net (fo=1, routed)           0.000     0.388    cpu0/id_ex0/tag_reg_0_63_0_2_i_10_n_0
    SLICE_X42Y134        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.505 f  cpu0/id_ex0/tag_reg_0_63_0_2_i_5/CO[3]
                         net (fo=3, routed)           1.372     1.877    cpu0/id_ex0/ex0/bgeu
    SLICE_X31Y128        LUT6 (Prop_lut6_I5_O)        0.124     2.001 f  cpu0/id_ex0/npc[24]_bret_bret__3_i_9/O
                         net (fo=1, routed)           0.586     2.587    cpu0/id_ex0/npc[24]_bret_bret__3_i_9_n_0
    SLICE_X28Y128        LUT5 (Prop_lut5_I4_O)        0.124     2.711 f  cpu0/id_ex0/npc[24]_bret_bret__3_i_2/O
                         net (fo=35, routed)          0.604     3.315    cpu0/id_ex0/npc[24]_bret_bret__3_i_2_n_0
    SLICE_X28Y127        LUT4 (Prop_lut4_I0_O)        0.124     3.439 r  cpu0/id_ex0/npc[24]_bret_bret_bret__18_i_1/O
                         net (fo=9, routed)           1.039     4.478    cpu0/bp0/target_reg_64_127_12_12/D
    SLICE_X12Y133        RAMD64E                                      r  cpu0/bp0/target_reg_64_127_12_12/DP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_clk_wiz_0_1 rise edge)
                                                      5.000     5.000 r  
    W5                                                0.000     5.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     5.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.569    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -7.750    -0.181 r  clk_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.576     1.396    clk_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.487 r  clk_inst/inst/clkout5_buf/O
                         net (fo=3831, routed)        1.608     3.095    cpu0/bp0/target_reg_64_127_12_12/WCLK
    SLICE_X12Y133        RAMD64E                                      r  cpu0/bp0/target_reg_64_127_12_12/DP/CLK
                         clock pessimism             -0.489     2.605    
                         clock uncertainty           -0.061     2.544    
    SLICE_X12Y133        RAMD64E (Setup_ramd64e_CLK_I)
                                                     -0.622     1.922    cpu0/bp0/target_reg_64_127_12_12/DP
  -------------------------------------------------------------------
                         required time                          1.922    
                         arrival time                          -4.478    
  -------------------------------------------------------------------
                         slack                                 -2.556    

Slack (VIOLATED) :        -2.549ns  (required time - arrival time)
  Source:                 cpu0/id_ex0/ex_reg2_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out5_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            cpu0/bp0/target_reg_192_255_12_12/DP/I
                            (rising edge-triggered cell RAMD64E clocked by clk_out5_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out5_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out5_clk_wiz_0_1 rise@5.000ns - clk_out5_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.767ns  (logic 1.783ns (26.348%)  route 4.984ns (73.652%))
  Logic Levels:           8  (CARRY4=4 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.909ns = ( 3.091 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.301ns
    Clock Pessimism Removal (CPR):    -0.489ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -8.482    -5.770 r  clk_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.655    -4.115    clk_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_inst/inst/clkout5_buf/O
                         net (fo=3831, routed)        1.718    -2.301    cpu0/id_ex0/clk_out5
    SLICE_X49Y124        FDRE                                         r  cpu0/id_ex0/ex_reg2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y124        FDRE (Prop_fdre_C_Q)         0.456    -1.845 f  cpu0/id_ex0/ex_reg2_reg[3]/Q
                         net (fo=102, routed)         1.395    -0.450    cpu0/id_ex0/ex_reg2[3]
    SLICE_X42Y131        LUT4 (Prop_lut4_I0_O)        0.150    -0.300 r  cpu0/id_ex0/tag_reg_0_63_0_2_i_48/O
                         net (fo=1, routed)           0.000    -0.300    cpu0/id_ex0/tag_reg_0_63_0_2_i_48_n_0
    SLICE_X42Y131        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.454     0.154 r  cpu0/id_ex0/tag_reg_0_63_0_2_i_37/CO[3]
                         net (fo=1, routed)           0.000     0.154    cpu0/id_ex0/tag_reg_0_63_0_2_i_37_n_0
    SLICE_X42Y132        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.271 r  cpu0/id_ex0/tag_reg_0_63_0_2_i_24/CO[3]
                         net (fo=1, routed)           0.000     0.271    cpu0/id_ex0/tag_reg_0_63_0_2_i_24_n_0
    SLICE_X42Y133        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.388 r  cpu0/id_ex0/tag_reg_0_63_0_2_i_10/CO[3]
                         net (fo=1, routed)           0.000     0.388    cpu0/id_ex0/tag_reg_0_63_0_2_i_10_n_0
    SLICE_X42Y134        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.505 f  cpu0/id_ex0/tag_reg_0_63_0_2_i_5/CO[3]
                         net (fo=3, routed)           1.372     1.877    cpu0/id_ex0/ex0/bgeu
    SLICE_X31Y128        LUT6 (Prop_lut6_I5_O)        0.124     2.001 f  cpu0/id_ex0/npc[24]_bret_bret__3_i_9/O
                         net (fo=1, routed)           0.586     2.587    cpu0/id_ex0/npc[24]_bret_bret__3_i_9_n_0
    SLICE_X28Y128        LUT5 (Prop_lut5_I4_O)        0.124     2.711 f  cpu0/id_ex0/npc[24]_bret_bret__3_i_2/O
                         net (fo=35, routed)          0.604     3.315    cpu0/id_ex0/npc[24]_bret_bret__3_i_2_n_0
    SLICE_X28Y127        LUT4 (Prop_lut4_I0_O)        0.124     3.439 r  cpu0/id_ex0/npc[24]_bret_bret_bret__18_i_1/O
                         net (fo=9, routed)           1.028     4.466    cpu0/bp0/target_reg_192_255_12_12/D
    SLICE_X10Y130        RAMD64E                                      r  cpu0/bp0/target_reg_192_255_12_12/DP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_clk_wiz_0_1 rise edge)
                                                      5.000     5.000 r  
    W5                                                0.000     5.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     5.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.569    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -7.750    -0.181 r  clk_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.576     1.396    clk_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.487 r  clk_inst/inst/clkout5_buf/O
                         net (fo=3831, routed)        1.604     3.091    cpu0/bp0/target_reg_192_255_12_12/WCLK
    SLICE_X10Y130        RAMD64E                                      r  cpu0/bp0/target_reg_192_255_12_12/DP/CLK
                         clock pessimism             -0.489     2.601    
                         clock uncertainty           -0.061     2.540    
    SLICE_X10Y130        RAMD64E (Setup_ramd64e_CLK_I)
                                                     -0.622     1.918    cpu0/bp0/target_reg_192_255_12_12/DP
  -------------------------------------------------------------------
                         required time                          1.918    
                         arrival time                          -4.466    
  -------------------------------------------------------------------
                         slack                                 -2.549    

Slack (VIOLATED) :        -2.536ns  (required time - arrival time)
  Source:                 cpu0/id_ex0/ex_reg2_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out5_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            cpu0/bp0/target_reg_128_191_3_5/RAMB/I
                            (rising edge-triggered cell RAMD64E clocked by clk_out5_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out5_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out5_clk_wiz_0_1 rise@5.000ns - clk_out5_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.035ns  (logic 1.783ns (25.345%)  route 5.252ns (74.655%))
  Logic Levels:           8  (CARRY4=4 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.915ns = ( 3.085 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.301ns
    Clock Pessimism Removal (CPR):    -0.489ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -8.482    -5.770 r  clk_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.655    -4.115    clk_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_inst/inst/clkout5_buf/O
                         net (fo=3831, routed)        1.718    -2.301    cpu0/id_ex0/clk_out5
    SLICE_X49Y124        FDRE                                         r  cpu0/id_ex0/ex_reg2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y124        FDRE (Prop_fdre_C_Q)         0.456    -1.845 f  cpu0/id_ex0/ex_reg2_reg[3]/Q
                         net (fo=102, routed)         1.395    -0.450    cpu0/id_ex0/ex_reg2[3]
    SLICE_X42Y131        LUT4 (Prop_lut4_I0_O)        0.150    -0.300 r  cpu0/id_ex0/tag_reg_0_63_0_2_i_48/O
                         net (fo=1, routed)           0.000    -0.300    cpu0/id_ex0/tag_reg_0_63_0_2_i_48_n_0
    SLICE_X42Y131        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.454     0.154 r  cpu0/id_ex0/tag_reg_0_63_0_2_i_37/CO[3]
                         net (fo=1, routed)           0.000     0.154    cpu0/id_ex0/tag_reg_0_63_0_2_i_37_n_0
    SLICE_X42Y132        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.271 r  cpu0/id_ex0/tag_reg_0_63_0_2_i_24/CO[3]
                         net (fo=1, routed)           0.000     0.271    cpu0/id_ex0/tag_reg_0_63_0_2_i_24_n_0
    SLICE_X42Y133        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.388 r  cpu0/id_ex0/tag_reg_0_63_0_2_i_10/CO[3]
                         net (fo=1, routed)           0.000     0.388    cpu0/id_ex0/tag_reg_0_63_0_2_i_10_n_0
    SLICE_X42Y134        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.505 f  cpu0/id_ex0/tag_reg_0_63_0_2_i_5/CO[3]
                         net (fo=3, routed)           1.372     1.877    cpu0/id_ex0/ex0/bgeu
    SLICE_X31Y128        LUT6 (Prop_lut6_I5_O)        0.124     2.001 f  cpu0/id_ex0/npc[24]_bret_bret__3_i_9/O
                         net (fo=1, routed)           0.586     2.587    cpu0/id_ex0/npc[24]_bret_bret__3_i_9_n_0
    SLICE_X28Y128        LUT5 (Prop_lut5_I4_O)        0.124     2.711 f  cpu0/id_ex0/npc[24]_bret_bret__3_i_2/O
                         net (fo=35, routed)          0.734     3.445    cpu0/id_ex0/npc[24]_bret_bret__3_i_2_n_0
    SLICE_X29Y126        LUT4 (Prop_lut4_I0_O)        0.124     3.569 r  cpu0/id_ex0/npc[24]_bret_bret_bret__50_i_1/O
                         net (fo=9, routed)           1.166     4.734    cpu0/bp0/target_reg_128_191_3_5/DIB
    SLICE_X12Y124        RAMD64E                                      r  cpu0/bp0/target_reg_128_191_3_5/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_clk_wiz_0_1 rise edge)
                                                      5.000     5.000 r  
    W5                                                0.000     5.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     5.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.569    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -7.750    -0.181 r  clk_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.576     1.396    clk_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.487 r  clk_inst/inst/clkout5_buf/O
                         net (fo=3831, routed)        1.598     3.085    cpu0/bp0/target_reg_128_191_3_5/WCLK
    SLICE_X12Y124        RAMD64E                                      r  cpu0/bp0/target_reg_128_191_3_5/RAMB/CLK
                         clock pessimism             -0.489     2.595    
                         clock uncertainty           -0.061     2.534    
    SLICE_X12Y124        RAMD64E (Setup_ramd64e_CLK_I)
                                                     -0.335     2.199    cpu0/bp0/target_reg_128_191_3_5/RAMB
  -------------------------------------------------------------------
                         required time                          2.199    
                         arrival time                          -4.734    
  -------------------------------------------------------------------
                         slack                                 -2.536    

Slack (VIOLATED) :        -2.535ns  (required time - arrival time)
  Source:                 cpu0/id_ex0/ex_reg2_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out5_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            cpu0/bp0/target_reg_192_255_0_2/RAMB/I
                            (rising edge-triggered cell RAMD64E clocked by clk_out5_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out5_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out5_clk_wiz_0_1 rise@5.000ns - clk_out5_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.036ns  (logic 1.783ns (25.341%)  route 5.253ns (74.659%))
  Logic Levels:           8  (CARRY4=4 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.913ns = ( 3.087 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.301ns
    Clock Pessimism Removal (CPR):    -0.489ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -8.482    -5.770 r  clk_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.655    -4.115    clk_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_inst/inst/clkout5_buf/O
                         net (fo=3831, routed)        1.718    -2.301    cpu0/id_ex0/clk_out5
    SLICE_X49Y124        FDRE                                         r  cpu0/id_ex0/ex_reg2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y124        FDRE (Prop_fdre_C_Q)         0.456    -1.845 f  cpu0/id_ex0/ex_reg2_reg[3]/Q
                         net (fo=102, routed)         1.395    -0.450    cpu0/id_ex0/ex_reg2[3]
    SLICE_X42Y131        LUT4 (Prop_lut4_I0_O)        0.150    -0.300 r  cpu0/id_ex0/tag_reg_0_63_0_2_i_48/O
                         net (fo=1, routed)           0.000    -0.300    cpu0/id_ex0/tag_reg_0_63_0_2_i_48_n_0
    SLICE_X42Y131        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.454     0.154 r  cpu0/id_ex0/tag_reg_0_63_0_2_i_37/CO[3]
                         net (fo=1, routed)           0.000     0.154    cpu0/id_ex0/tag_reg_0_63_0_2_i_37_n_0
    SLICE_X42Y132        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.271 r  cpu0/id_ex0/tag_reg_0_63_0_2_i_24/CO[3]
                         net (fo=1, routed)           0.000     0.271    cpu0/id_ex0/tag_reg_0_63_0_2_i_24_n_0
    SLICE_X42Y133        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.388 r  cpu0/id_ex0/tag_reg_0_63_0_2_i_10/CO[3]
                         net (fo=1, routed)           0.000     0.388    cpu0/id_ex0/tag_reg_0_63_0_2_i_10_n_0
    SLICE_X42Y134        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.505 f  cpu0/id_ex0/tag_reg_0_63_0_2_i_5/CO[3]
                         net (fo=3, routed)           1.372     1.877    cpu0/id_ex0/ex0/bgeu
    SLICE_X31Y128        LUT6 (Prop_lut6_I5_O)        0.124     2.001 f  cpu0/id_ex0/npc[24]_bret_bret__3_i_9/O
                         net (fo=1, routed)           0.586     2.587    cpu0/id_ex0/npc[24]_bret_bret__3_i_9_n_0
    SLICE_X28Y128        LUT5 (Prop_lut5_I4_O)        0.124     2.711 f  cpu0/id_ex0/npc[24]_bret_bret__3_i_2/O
                         net (fo=35, routed)          1.018     3.729    cpu0/id_ex0/npc[24]_bret_bret__3_i_2_n_0
    SLICE_X27Y125        LUT4 (Prop_lut4_I0_O)        0.124     3.853 r  cpu0/id_ex0/npc[24]_bret_bret_bret__58_i_1/O
                         net (fo=6, routed)           0.883     4.736    cpu0/bp0/target_reg_192_255_0_2/DIB
    SLICE_X12Y123        RAMD64E                                      r  cpu0/bp0/target_reg_192_255_0_2/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_clk_wiz_0_1 rise edge)
                                                      5.000     5.000 r  
    W5                                                0.000     5.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     5.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.569    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -7.750    -0.181 r  clk_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.576     1.396    clk_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.487 r  clk_inst/inst/clkout5_buf/O
                         net (fo=3831, routed)        1.600     3.087    cpu0/bp0/target_reg_192_255_0_2/WCLK
    SLICE_X12Y123        RAMD64E                                      r  cpu0/bp0/target_reg_192_255_0_2/RAMB/CLK
                         clock pessimism             -0.489     2.597    
                         clock uncertainty           -0.061     2.536    
    SLICE_X12Y123        RAMD64E (Setup_ramd64e_CLK_I)
                                                     -0.335     2.201    cpu0/bp0/target_reg_192_255_0_2/RAMB
  -------------------------------------------------------------------
                         required time                          2.201    
                         arrival time                          -4.736    
  -------------------------------------------------------------------
                         slack                                 -2.535    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 hci0/uart_blk/uart_tx_fifo/q_wr_ptr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out5_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hci0/uart_blk/uart_tx_fifo/q_data_array_reg_576_639_3_5/RAMA/WADR2
                            (rising edge-triggered cell RAMD64E clocked by clk_out5_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out5_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out5_clk_wiz_0_1 rise@0.000ns - clk_out5_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.660%)  route 0.206ns (59.340%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.348ns
    Source Clock Delay      (SCD):    -0.574ns
    Clock Pessimism Removal (CPR):    0.213ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -2.322    -1.656 r  clk_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.501    -1.155    clk_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_inst/inst/clkout5_buf/O
                         net (fo=3831, routed)        0.555    -0.574    hci0/uart_blk/uart_tx_fifo/clk_out5
    SLICE_X32Y82         FDRE                                         r  hci0/uart_blk/uart_tx_fifo/q_wr_ptr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y82         FDRE (Prop_fdre_C_Q)         0.141    -0.433 r  hci0/uart_blk/uart_tx_fifo/q_wr_ptr_reg[2]/Q
                         net (fo=264, routed)         0.206    -0.227    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_576_639_3_5/ADDRD2
    SLICE_X30Y81         RAMD64E                                      r  hci0/uart_blk/uart_tx_fifo/q_data_array_reg_576_639_3_5/RAMA/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -2.638    -1.743 r  clk_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.546    -1.197    clk_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_inst/inst/clkout5_buf/O
                         net (fo=3831, routed)        0.820    -0.348    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_576_639_3_5/WCLK
    SLICE_X30Y81         RAMD64E                                      r  hci0/uart_blk/uart_tx_fifo/q_data_array_reg_576_639_3_5/RAMA/CLK
                         clock pessimism             -0.213    -0.561    
    SLICE_X30Y81         RAMD64E (Hold_ramd64e_CLK_WADR2)
                                                      0.254    -0.307    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_576_639_3_5/RAMA
  -------------------------------------------------------------------
                         required time                          0.307    
                         arrival time                          -0.227    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 hci0/uart_blk/uart_tx_fifo/q_wr_ptr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out5_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hci0/uart_blk/uart_tx_fifo/q_data_array_reg_576_639_3_5/RAMB/WADR2
                            (rising edge-triggered cell RAMD64E clocked by clk_out5_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out5_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out5_clk_wiz_0_1 rise@0.000ns - clk_out5_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.660%)  route 0.206ns (59.340%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.348ns
    Source Clock Delay      (SCD):    -0.574ns
    Clock Pessimism Removal (CPR):    0.213ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -2.322    -1.656 r  clk_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.501    -1.155    clk_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_inst/inst/clkout5_buf/O
                         net (fo=3831, routed)        0.555    -0.574    hci0/uart_blk/uart_tx_fifo/clk_out5
    SLICE_X32Y82         FDRE                                         r  hci0/uart_blk/uart_tx_fifo/q_wr_ptr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y82         FDRE (Prop_fdre_C_Q)         0.141    -0.433 r  hci0/uart_blk/uart_tx_fifo/q_wr_ptr_reg[2]/Q
                         net (fo=264, routed)         0.206    -0.227    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_576_639_3_5/ADDRD2
    SLICE_X30Y81         RAMD64E                                      r  hci0/uart_blk/uart_tx_fifo/q_data_array_reg_576_639_3_5/RAMB/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -2.638    -1.743 r  clk_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.546    -1.197    clk_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_inst/inst/clkout5_buf/O
                         net (fo=3831, routed)        0.820    -0.348    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_576_639_3_5/WCLK
    SLICE_X30Y81         RAMD64E                                      r  hci0/uart_blk/uart_tx_fifo/q_data_array_reg_576_639_3_5/RAMB/CLK
                         clock pessimism             -0.213    -0.561    
    SLICE_X30Y81         RAMD64E (Hold_ramd64e_CLK_WADR2)
                                                      0.254    -0.307    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_576_639_3_5/RAMB
  -------------------------------------------------------------------
                         required time                          0.307    
                         arrival time                          -0.227    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 hci0/uart_blk/uart_tx_fifo/q_wr_ptr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out5_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hci0/uart_blk/uart_tx_fifo/q_data_array_reg_576_639_3_5/RAMC/WADR2
                            (rising edge-triggered cell RAMD64E clocked by clk_out5_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out5_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out5_clk_wiz_0_1 rise@0.000ns - clk_out5_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.660%)  route 0.206ns (59.340%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.348ns
    Source Clock Delay      (SCD):    -0.574ns
    Clock Pessimism Removal (CPR):    0.213ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -2.322    -1.656 r  clk_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.501    -1.155    clk_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_inst/inst/clkout5_buf/O
                         net (fo=3831, routed)        0.555    -0.574    hci0/uart_blk/uart_tx_fifo/clk_out5
    SLICE_X32Y82         FDRE                                         r  hci0/uart_blk/uart_tx_fifo/q_wr_ptr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y82         FDRE (Prop_fdre_C_Q)         0.141    -0.433 r  hci0/uart_blk/uart_tx_fifo/q_wr_ptr_reg[2]/Q
                         net (fo=264, routed)         0.206    -0.227    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_576_639_3_5/ADDRD2
    SLICE_X30Y81         RAMD64E                                      r  hci0/uart_blk/uart_tx_fifo/q_data_array_reg_576_639_3_5/RAMC/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -2.638    -1.743 r  clk_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.546    -1.197    clk_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_inst/inst/clkout5_buf/O
                         net (fo=3831, routed)        0.820    -0.348    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_576_639_3_5/WCLK
    SLICE_X30Y81         RAMD64E                                      r  hci0/uart_blk/uart_tx_fifo/q_data_array_reg_576_639_3_5/RAMC/CLK
                         clock pessimism             -0.213    -0.561    
    SLICE_X30Y81         RAMD64E (Hold_ramd64e_CLK_WADR2)
                                                      0.254    -0.307    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_576_639_3_5/RAMC
  -------------------------------------------------------------------
                         required time                          0.307    
                         arrival time                          -0.227    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 hci0/uart_blk/uart_tx_fifo/q_wr_ptr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out5_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hci0/uart_blk/uart_tx_fifo/q_data_array_reg_576_639_3_5/RAMD/WADR2
                            (rising edge-triggered cell RAMD64E clocked by clk_out5_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out5_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out5_clk_wiz_0_1 rise@0.000ns - clk_out5_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.660%)  route 0.206ns (59.340%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.348ns
    Source Clock Delay      (SCD):    -0.574ns
    Clock Pessimism Removal (CPR):    0.213ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -2.322    -1.656 r  clk_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.501    -1.155    clk_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_inst/inst/clkout5_buf/O
                         net (fo=3831, routed)        0.555    -0.574    hci0/uart_blk/uart_tx_fifo/clk_out5
    SLICE_X32Y82         FDRE                                         r  hci0/uart_blk/uart_tx_fifo/q_wr_ptr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y82         FDRE (Prop_fdre_C_Q)         0.141    -0.433 r  hci0/uart_blk/uart_tx_fifo/q_wr_ptr_reg[2]/Q
                         net (fo=264, routed)         0.206    -0.227    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_576_639_3_5/ADDRD2
    SLICE_X30Y81         RAMD64E                                      r  hci0/uart_blk/uart_tx_fifo/q_data_array_reg_576_639_3_5/RAMD/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -2.638    -1.743 r  clk_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.546    -1.197    clk_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_inst/inst/clkout5_buf/O
                         net (fo=3831, routed)        0.820    -0.348    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_576_639_3_5/WCLK
    SLICE_X30Y81         RAMD64E                                      r  hci0/uart_blk/uart_tx_fifo/q_data_array_reg_576_639_3_5/RAMD/CLK
                         clock pessimism             -0.213    -0.561    
    SLICE_X30Y81         RAMD64E (Hold_ramd64e_CLK_WADR2)
                                                      0.254    -0.307    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_576_639_3_5/RAMD
  -------------------------------------------------------------------
                         required time                          0.307    
                         arrival time                          -0.227    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 hci0/uart_blk/uart_rx_blk/q_data_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out5_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_0_5/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out5_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out5_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out5_clk_wiz_0_1 rise@0.000ns - clk_out5_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.098%)  route 0.110ns (43.902%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.335ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    0.215ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -2.322    -1.656 r  clk_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.501    -1.155    clk_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_inst/inst/clkout5_buf/O
                         net (fo=3831, routed)        0.563    -0.566    hci0/uart_blk/uart_rx_blk/clk_out5
    SLICE_X51Y91         FDCE                                         r  hci0/uart_blk/uart_rx_blk/q_data_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y91         FDCE (Prop_fdce_C_Q)         0.141    -0.425 r  hci0/uart_blk/uart_rx_blk/q_data_reg[0]/Q
                         net (fo=2, routed)           0.110    -0.315    hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_0_5/DIA0
    SLICE_X52Y92         RAMD32                                       r  hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_0_5/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -2.638    -1.743 r  clk_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.546    -1.197    clk_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_inst/inst/clkout5_buf/O
                         net (fo=3831, routed)        0.833    -0.335    hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_0_5/WCLK
    SLICE_X52Y92         RAMD32                                       r  hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_0_5/RAMA/CLK
                         clock pessimism             -0.215    -0.550    
    SLICE_X52Y92         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147    -0.403    hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_0_5/RAMA
  -------------------------------------------------------------------
                         required time                          0.403    
                         arrival time                          -0.315    
  -------------------------------------------------------------------
                         slack                                  0.088    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 hci0/io_in_fifo/q_wr_ptr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out5_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hci0/io_in_fifo/q_data_array_reg_704_767_6_6/DP/WADR0
                            (rising edge-triggered cell RAMD64E clocked by clk_out5_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out5_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out5_clk_wiz_0_1 rise@0.000ns - clk_out5_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.425ns  (logic 0.141ns (33.171%)  route 0.284ns (66.829%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.338ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    0.214ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -2.322    -1.656 r  clk_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.501    -1.155    clk_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_inst/inst/clkout5_buf/O
                         net (fo=3831, routed)        0.561    -0.568    hci0/io_in_fifo/clk_out5
    SLICE_X45Y91         FDRE                                         r  hci0/io_in_fifo/q_wr_ptr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y91         FDRE (Prop_fdre_C_Q)         0.141    -0.427 r  hci0/io_in_fifo/q_wr_ptr_reg[0]/Q
                         net (fo=266, routed)         0.284    -0.143    hci0/io_in_fifo/q_data_array_reg_704_767_6_6/A0
    SLICE_X46Y92         RAMD64E                                      r  hci0/io_in_fifo/q_data_array_reg_704_767_6_6/DP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -2.638    -1.743 r  clk_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.546    -1.197    clk_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_inst/inst/clkout5_buf/O
                         net (fo=3831, routed)        0.831    -0.338    hci0/io_in_fifo/q_data_array_reg_704_767_6_6/WCLK
    SLICE_X46Y92         RAMD64E                                      r  hci0/io_in_fifo/q_data_array_reg_704_767_6_6/DP/CLK
                         clock pessimism             -0.214    -0.552    
    SLICE_X46Y92         RAMD64E (Hold_ramd64e_CLK_WADR0)
                                                      0.310    -0.242    hci0/io_in_fifo/q_data_array_reg_704_767_6_6/DP
  -------------------------------------------------------------------
                         required time                          0.242    
                         arrival time                          -0.143    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 hci0/io_in_fifo/q_wr_ptr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out5_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hci0/io_in_fifo/q_data_array_reg_704_767_6_6/SP/WADR0
                            (rising edge-triggered cell RAMD64E clocked by clk_out5_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out5_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out5_clk_wiz_0_1 rise@0.000ns - clk_out5_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.425ns  (logic 0.141ns (33.171%)  route 0.284ns (66.829%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.338ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    0.214ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -2.322    -1.656 r  clk_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.501    -1.155    clk_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_inst/inst/clkout5_buf/O
                         net (fo=3831, routed)        0.561    -0.568    hci0/io_in_fifo/clk_out5
    SLICE_X45Y91         FDRE                                         r  hci0/io_in_fifo/q_wr_ptr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y91         FDRE (Prop_fdre_C_Q)         0.141    -0.427 r  hci0/io_in_fifo/q_wr_ptr_reg[0]/Q
                         net (fo=266, routed)         0.284    -0.143    hci0/io_in_fifo/q_data_array_reg_704_767_6_6/A0
    SLICE_X46Y92         RAMD64E                                      r  hci0/io_in_fifo/q_data_array_reg_704_767_6_6/SP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -2.638    -1.743 r  clk_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.546    -1.197    clk_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_inst/inst/clkout5_buf/O
                         net (fo=3831, routed)        0.831    -0.338    hci0/io_in_fifo/q_data_array_reg_704_767_6_6/WCLK
    SLICE_X46Y92         RAMD64E                                      r  hci0/io_in_fifo/q_data_array_reg_704_767_6_6/SP/CLK
                         clock pessimism             -0.214    -0.552    
    SLICE_X46Y92         RAMD64E (Hold_ramd64e_CLK_WADR0)
                                                      0.310    -0.242    hci0/io_in_fifo/q_data_array_reg_704_767_6_6/SP
  -------------------------------------------------------------------
                         required time                          0.242    
                         arrival time                          -0.143    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 hci0/io_in_fifo/q_wr_ptr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out5_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hci0/io_in_fifo/q_data_array_reg_704_767_7_7/DP/WADR0
                            (rising edge-triggered cell RAMD64E clocked by clk_out5_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out5_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out5_clk_wiz_0_1 rise@0.000ns - clk_out5_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.425ns  (logic 0.141ns (33.171%)  route 0.284ns (66.829%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.338ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    0.214ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -2.322    -1.656 r  clk_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.501    -1.155    clk_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_inst/inst/clkout5_buf/O
                         net (fo=3831, routed)        0.561    -0.568    hci0/io_in_fifo/clk_out5
    SLICE_X45Y91         FDRE                                         r  hci0/io_in_fifo/q_wr_ptr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y91         FDRE (Prop_fdre_C_Q)         0.141    -0.427 r  hci0/io_in_fifo/q_wr_ptr_reg[0]/Q
                         net (fo=266, routed)         0.284    -0.143    hci0/io_in_fifo/q_data_array_reg_704_767_7_7/A0
    SLICE_X46Y92         RAMD64E                                      r  hci0/io_in_fifo/q_data_array_reg_704_767_7_7/DP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -2.638    -1.743 r  clk_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.546    -1.197    clk_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_inst/inst/clkout5_buf/O
                         net (fo=3831, routed)        0.831    -0.338    hci0/io_in_fifo/q_data_array_reg_704_767_7_7/WCLK
    SLICE_X46Y92         RAMD64E                                      r  hci0/io_in_fifo/q_data_array_reg_704_767_7_7/DP/CLK
                         clock pessimism             -0.214    -0.552    
    SLICE_X46Y92         RAMD64E (Hold_ramd64e_CLK_WADR0)
                                                      0.310    -0.242    hci0/io_in_fifo/q_data_array_reg_704_767_7_7/DP
  -------------------------------------------------------------------
                         required time                          0.242    
                         arrival time                          -0.143    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 hci0/io_in_fifo/q_wr_ptr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out5_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hci0/io_in_fifo/q_data_array_reg_704_767_7_7/SP/WADR0
                            (rising edge-triggered cell RAMD64E clocked by clk_out5_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out5_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out5_clk_wiz_0_1 rise@0.000ns - clk_out5_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.425ns  (logic 0.141ns (33.171%)  route 0.284ns (66.829%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.338ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    0.214ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -2.322    -1.656 r  clk_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.501    -1.155    clk_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_inst/inst/clkout5_buf/O
                         net (fo=3831, routed)        0.561    -0.568    hci0/io_in_fifo/clk_out5
    SLICE_X45Y91         FDRE                                         r  hci0/io_in_fifo/q_wr_ptr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y91         FDRE (Prop_fdre_C_Q)         0.141    -0.427 r  hci0/io_in_fifo/q_wr_ptr_reg[0]/Q
                         net (fo=266, routed)         0.284    -0.143    hci0/io_in_fifo/q_data_array_reg_704_767_7_7/A0
    SLICE_X46Y92         RAMD64E                                      r  hci0/io_in_fifo/q_data_array_reg_704_767_7_7/SP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -2.638    -1.743 r  clk_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.546    -1.197    clk_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_inst/inst/clkout5_buf/O
                         net (fo=3831, routed)        0.831    -0.338    hci0/io_in_fifo/q_data_array_reg_704_767_7_7/WCLK
    SLICE_X46Y92         RAMD64E                                      r  hci0/io_in_fifo/q_data_array_reg_704_767_7_7/SP/CLK
                         clock pessimism             -0.214    -0.552    
    SLICE_X46Y92         RAMD64E (Hold_ramd64e_CLK_WADR0)
                                                      0.310    -0.242    hci0/io_in_fifo/q_data_array_reg_704_767_7_7/SP
  -------------------------------------------------------------------
                         required time                          0.242    
                         arrival time                          -0.143    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 hci0/q_io_in_wr_data_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out5_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hci0/io_in_fifo/q_data_array_reg_512_575_7_7/SP/I
                            (rising edge-triggered cell RAMD64E clocked by clk_out5_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out5_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out5_clk_wiz_0_1 rise@0.000ns - clk_out5_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.141ns (53.276%)  route 0.124ns (46.724%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.338ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    0.214ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -2.322    -1.656 r  clk_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.501    -1.155    clk_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_inst/inst/clkout5_buf/O
                         net (fo=3831, routed)        0.561    -0.568    hci0/clk_out5
    SLICE_X40Y94         FDRE                                         r  hci0/q_io_in_wr_data_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y94         FDRE (Prop_fdre_C_Q)         0.141    -0.427 r  hci0/q_io_in_wr_data_reg[7]/Q
                         net (fo=32, routed)          0.124    -0.304    hci0/io_in_fifo/q_data_array_reg_512_575_7_7/D
    SLICE_X42Y94         RAMD64E                                      r  hci0/io_in_fifo/q_data_array_reg_512_575_7_7/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -2.638    -1.743 r  clk_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.546    -1.197    clk_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_inst/inst/clkout5_buf/O
                         net (fo=3831, routed)        0.831    -0.338    hci0/io_in_fifo/q_data_array_reg_512_575_7_7/WCLK
    SLICE_X42Y94         RAMD64E                                      r  hci0/io_in_fifo/q_data_array_reg_512_575_7_7/SP/CLK
                         clock pessimism             -0.214    -0.552    
    SLICE_X42Y94         RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.146    -0.406    hci0/io_in_fifo/q_data_array_reg_512_575_7_7/SP
  -------------------------------------------------------------------
                         required time                          0.406    
                         arrival time                          -0.304    
  -------------------------------------------------------------------
                         slack                                  0.103    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out5_clk_wiz_0_1
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { clk_inst/inst/plle2_adv_inst/CLKOUT4 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         5.000       2.108      RAMB36_X0Y18    ram0/ram_bram/ram_reg_0_3/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         5.000       2.108      RAMB36_X2Y14    ram0/ram_bram/ram_reg_0_7/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         5.000       2.108      RAMB36_X0Y19    ram0/ram_bram/ram_reg_1_3/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         5.000       2.108      RAMB36_X2Y15    ram0/ram_bram/ram_reg_1_7/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         5.000       2.108      RAMB36_X2Y12    ram0/ram_bram/ram_reg_2_3/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         5.000       2.108      RAMB36_X1Y25    ram0/ram_bram/ram_reg_2_7/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         5.000       2.108      RAMB36_X2Y13    ram0/ram_bram/ram_reg_3_3/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         5.000       2.108      RAMB36_X1Y26    ram0/ram_bram/ram_reg_3_7/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         5.000       2.108      RAMB36_X2Y16    ram0/ram_bram/ram_reg_0_4/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         5.000       2.108      RAMB36_X1Y19    ram0/ram_bram/ram_reg_1_0/CLKARDCLK
Max Period        n/a     PLLE2_ADV/CLKOUT4   n/a            160.000       5.000       155.000    PLLE2_ADV_X1Y0  clk_inst/inst/plle2_adv_inst/CLKOUT4
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         2.500       1.250      SLICE_X42Y88    hci0/io_in_fifo/q_data_array_reg_832_895_3_5/RAMA/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         2.500       1.250      SLICE_X34Y85    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_704_767_3_5/RAMA/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         2.500       1.250      SLICE_X34Y85    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_704_767_3_5/RAMB/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         2.500       1.250      SLICE_X34Y85    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_704_767_3_5/RAMC/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         2.500       1.250      SLICE_X34Y85    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_704_767_3_5/RAMD/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         2.500       1.250      SLICE_X42Y81    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_704_767_6_6/DP/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         2.500       1.250      SLICE_X42Y88    hci0/io_in_fifo/q_data_array_reg_832_895_3_5/RAMB/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         2.500       1.250      SLICE_X42Y88    hci0/io_in_fifo/q_data_array_reg_832_895_3_5/RAMC/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         2.500       1.250      SLICE_X42Y88    hci0/io_in_fifo/q_data_array_reg_832_895_3_5/RAMD/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         2.500       1.250      SLICE_X42Y81    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_704_767_6_6/SP/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         2.500       1.250      SLICE_X30Y78    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_704_767_0_2/RAMD/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         2.500       1.250      SLICE_X42Y97    hci0/io_in_fifo/q_data_array_reg_896_959_0_2/RAMA/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         2.500       1.250      SLICE_X42Y97    hci0/io_in_fifo/q_data_array_reg_896_959_0_2/RAMB/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         2.500       1.250      SLICE_X42Y97    hci0/io_in_fifo/q_data_array_reg_896_959_0_2/RAMC/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         2.500       1.250      SLICE_X42Y97    hci0/io_in_fifo/q_data_array_reg_896_959_0_2/RAMD/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         2.500       1.250      SLICE_X30Y117   cpu0/mem_ctrl0/cache1/entry_reg_0_255_22_22/RAMS64E_A/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         2.500       1.250      SLICE_X30Y117   cpu0/mem_ctrl0/cache1/entry_reg_0_255_22_22/RAMS64E_B/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         2.500       1.250      SLICE_X30Y117   cpu0/mem_ctrl0/cache1/entry_reg_0_255_22_22/RAMS64E_C/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         2.500       1.250      SLICE_X30Y117   cpu0/mem_ctrl0/cache1/entry_reg_0_255_22_22/RAMS64E_D/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         2.500       1.250      SLICE_X30Y132   cpu0/mem_ctrl0/cache1/entry_reg_0_255_23_23/RAMS64E_A/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0_1
  To Clock:  clkfbout_clk_wiz_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_inst/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1   clk_inst/inst/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y0  clk_inst/inst/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y0  clk_inst/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y0  clk_inst/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       10.000      150.000    PLLE2_ADV_X1Y0  clk_inst/inst/plle2_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out5_clk_wiz_0_1
  To Clock:  clk_out5_clk_wiz_0

Setup :         3083  Failing Endpoints,  Worst Slack       -2.620ns,  Total Violation    -3417.558ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.018ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -2.620ns  (required time - arrival time)
  Source:                 cpu0/id_ex0/ex_reg2_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out5_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            cpu0/pc_reg0/pc_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out5_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out5_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out5_clk_wiz_0 rise@5.000ns - clk_out5_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.404ns  (logic 1.907ns (25.756%)  route 5.497ns (74.244%))
  Logic Levels:           9  (CARRY4=4 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.906ns = ( 3.094 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.301ns
    Clock Pessimism Removal (CPR):    -0.489ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -8.482    -5.770 r  clk_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.655    -4.115    clk_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_inst/inst/clkout5_buf/O
                         net (fo=3831, routed)        1.718    -2.301    cpu0/id_ex0/clk_out5
    SLICE_X49Y124        FDRE                                         r  cpu0/id_ex0/ex_reg2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y124        FDRE (Prop_fdre_C_Q)         0.456    -1.845 f  cpu0/id_ex0/ex_reg2_reg[3]/Q
                         net (fo=102, routed)         1.395    -0.450    cpu0/id_ex0/ex_reg2[3]
    SLICE_X42Y131        LUT4 (Prop_lut4_I0_O)        0.150    -0.300 r  cpu0/id_ex0/tag_reg_0_63_0_2_i_48/O
                         net (fo=1, routed)           0.000    -0.300    cpu0/id_ex0/tag_reg_0_63_0_2_i_48_n_0
    SLICE_X42Y131        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.454     0.154 r  cpu0/id_ex0/tag_reg_0_63_0_2_i_37/CO[3]
                         net (fo=1, routed)           0.000     0.154    cpu0/id_ex0/tag_reg_0_63_0_2_i_37_n_0
    SLICE_X42Y132        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.271 r  cpu0/id_ex0/tag_reg_0_63_0_2_i_24/CO[3]
                         net (fo=1, routed)           0.000     0.271    cpu0/id_ex0/tag_reg_0_63_0_2_i_24_n_0
    SLICE_X42Y133        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.388 r  cpu0/id_ex0/tag_reg_0_63_0_2_i_10/CO[3]
                         net (fo=1, routed)           0.000     0.388    cpu0/id_ex0/tag_reg_0_63_0_2_i_10_n_0
    SLICE_X42Y134        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.505 f  cpu0/id_ex0/tag_reg_0_63_0_2_i_5/CO[3]
                         net (fo=3, routed)           1.372     1.877    cpu0/id_ex0/ex0/bgeu
    SLICE_X31Y128        LUT6 (Prop_lut6_I5_O)        0.124     2.001 f  cpu0/id_ex0/npc[24]_bret_bret__3_i_9/O
                         net (fo=1, routed)           0.586     2.587    cpu0/id_ex0/npc[24]_bret_bret__3_i_9_n_0
    SLICE_X28Y128        LUT5 (Prop_lut5_I4_O)        0.124     2.711 f  cpu0/id_ex0/npc[24]_bret_bret__3_i_2/O
                         net (fo=35, routed)          1.139     3.850    cpu0/id_ex0/npc[24]_bret_bret__3_i_2_n_0
    SLICE_X15Y126        LUT4 (Prop_lut4_I0_O)        0.124     3.974 r  cpu0/id_ex0/npc[24]_bret_bret_bret__54_i_1/O
                         net (fo=6, routed)           0.467     4.441    cpu0/bp0/jmp_target[3]
    SLICE_X15Y128        LUT6 (Prop_lut6_I2_O)        0.124     4.565 r  cpu0/bp0/pc[3]_i_1/O
                         net (fo=1, routed)           0.538     5.104    cpu0/pc_reg0/D[3]
    SLICE_X11Y132        FDRE                                         r  cpu0/pc_reg0/pc_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    W5                                                0.000     5.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     5.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.569    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -7.750    -0.181 r  clk_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.576     1.396    clk_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.487 r  clk_inst/inst/clkout5_buf/O
                         net (fo=3831, routed)        1.607     3.094    cpu0/pc_reg0/clk_out5
    SLICE_X11Y132        FDRE                                         r  cpu0/pc_reg0/pc_reg[3]/C
                         clock pessimism             -0.489     2.604    
                         clock uncertainty           -0.062     2.542    
    SLICE_X11Y132        FDRE (Setup_fdre_C_D)       -0.058     2.484    cpu0/pc_reg0/pc_reg[3]
  -------------------------------------------------------------------
                         required time                          2.484    
                         arrival time                          -5.104    
  -------------------------------------------------------------------
                         slack                                 -2.620    

Slack (VIOLATED) :        -2.616ns  (required time - arrival time)
  Source:                 cpu0/id_ex0/ex_reg2_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out5_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            cpu0/pc_reg0/pc_reg[3]_rep__2/D
                            (rising edge-triggered cell FDRE clocked by clk_out5_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out5_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out5_clk_wiz_0 rise@5.000ns - clk_out5_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.392ns  (logic 1.907ns (25.799%)  route 5.485ns (74.201%))
  Logic Levels:           9  (CARRY4=4 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.915ns = ( 3.085 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.301ns
    Clock Pessimism Removal (CPR):    -0.489ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -8.482    -5.770 r  clk_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.655    -4.115    clk_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_inst/inst/clkout5_buf/O
                         net (fo=3831, routed)        1.718    -2.301    cpu0/id_ex0/clk_out5
    SLICE_X49Y124        FDRE                                         r  cpu0/id_ex0/ex_reg2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y124        FDRE (Prop_fdre_C_Q)         0.456    -1.845 f  cpu0/id_ex0/ex_reg2_reg[3]/Q
                         net (fo=102, routed)         1.395    -0.450    cpu0/id_ex0/ex_reg2[3]
    SLICE_X42Y131        LUT4 (Prop_lut4_I0_O)        0.150    -0.300 r  cpu0/id_ex0/tag_reg_0_63_0_2_i_48/O
                         net (fo=1, routed)           0.000    -0.300    cpu0/id_ex0/tag_reg_0_63_0_2_i_48_n_0
    SLICE_X42Y131        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.454     0.154 r  cpu0/id_ex0/tag_reg_0_63_0_2_i_37/CO[3]
                         net (fo=1, routed)           0.000     0.154    cpu0/id_ex0/tag_reg_0_63_0_2_i_37_n_0
    SLICE_X42Y132        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.271 r  cpu0/id_ex0/tag_reg_0_63_0_2_i_24/CO[3]
                         net (fo=1, routed)           0.000     0.271    cpu0/id_ex0/tag_reg_0_63_0_2_i_24_n_0
    SLICE_X42Y133        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.388 r  cpu0/id_ex0/tag_reg_0_63_0_2_i_10/CO[3]
                         net (fo=1, routed)           0.000     0.388    cpu0/id_ex0/tag_reg_0_63_0_2_i_10_n_0
    SLICE_X42Y134        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.505 f  cpu0/id_ex0/tag_reg_0_63_0_2_i_5/CO[3]
                         net (fo=3, routed)           1.372     1.877    cpu0/id_ex0/ex0/bgeu
    SLICE_X31Y128        LUT6 (Prop_lut6_I5_O)        0.124     2.001 f  cpu0/id_ex0/npc[24]_bret_bret__3_i_9/O
                         net (fo=1, routed)           0.586     2.587    cpu0/id_ex0/npc[24]_bret_bret__3_i_9_n_0
    SLICE_X28Y128        LUT5 (Prop_lut5_I4_O)        0.124     2.711 f  cpu0/id_ex0/npc[24]_bret_bret__3_i_2/O
                         net (fo=35, routed)          1.139     3.850    cpu0/id_ex0/npc[24]_bret_bret__3_i_2_n_0
    SLICE_X15Y126        LUT4 (Prop_lut4_I0_O)        0.124     3.974 r  cpu0/id_ex0/npc[24]_bret_bret_bret__54_i_1/O
                         net (fo=6, routed)           0.488     4.462    cpu0/bp0/jmp_target[3]
    SLICE_X17Y125        LUT6 (Prop_lut6_I2_O)        0.124     4.586 r  cpu0/bp0/pc[3]_rep_i_1__2/O
                         net (fo=1, routed)           0.505     5.091    cpu0/pc_reg0/pc_reg[3]_rep__2_0
    SLICE_X21Y123        FDRE                                         r  cpu0/pc_reg0/pc_reg[3]_rep__2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    W5                                                0.000     5.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     5.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.569    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -7.750    -0.181 r  clk_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.576     1.396    clk_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.487 r  clk_inst/inst/clkout5_buf/O
                         net (fo=3831, routed)        1.598     3.085    cpu0/pc_reg0/clk_out5
    SLICE_X21Y123        FDRE                                         r  cpu0/pc_reg0/pc_reg[3]_rep__2/C
                         clock pessimism             -0.489     2.595    
                         clock uncertainty           -0.062     2.533    
    SLICE_X21Y123        FDRE (Setup_fdre_C_D)       -0.058     2.475    cpu0/pc_reg0/pc_reg[3]_rep__2
  -------------------------------------------------------------------
                         required time                          2.475    
                         arrival time                          -5.091    
  -------------------------------------------------------------------
                         slack                                 -2.616    

Slack (VIOLATED) :        -2.580ns  (required time - arrival time)
  Source:                 cpu0/if_id0/id_inst_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_out5_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            cpu0/id_ex0/ex_jmp_addr_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out5_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out5_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out5_clk_wiz_0 rise@5.000ns - clk_out5_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.431ns  (logic 2.636ns (35.474%)  route 4.795ns (64.526%))
  Logic Levels:           10  (CARRY4=3 LUT2=2 LUT6=3 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.922ns = ( 3.078 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.296ns
    Clock Pessimism Removal (CPR):    -0.489ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -8.482    -5.770 r  clk_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.655    -4.115    clk_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_inst/inst/clkout5_buf/O
                         net (fo=3831, routed)        1.723    -2.296    cpu0/if_id0/clk_out5
    SLICE_X35Y130        FDRE                                         r  cpu0/if_id0/id_inst_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y130        FDRE (Prop_fdre_C_Q)         0.456    -1.840 f  cpu0/if_id0/id_inst_reg[17]/Q
                         net (fo=6, routed)           0.648    -1.192    cpu0/if_id0/id_inst_i[17]
    SLICE_X32Y134        LUT2 (Prop_lut2_I1_O)        0.124    -1.068 r  cpu0/if_id0/ex_jmp_addr[31]_bret__1_i_48/O
                         net (fo=130, routed)         1.257     0.189    cpu0/register0/ex_reg1_reg[31]_i_6_0
    SLICE_X37Y138        MUXF7 (Prop_muxf7_S_O)       0.276     0.465 r  cpu0/register0/ex_reg1_reg[3]_i_9/O
                         net (fo=1, routed)           0.000     0.465    cpu0/register0/ex_reg1_reg[3]_i_9_n_0
    SLICE_X37Y138        MUXF8 (Prop_muxf8_I1_O)      0.094     0.559 r  cpu0/register0/ex_reg1_reg[3]_i_5/O
                         net (fo=1, routed)           1.226     1.786    cpu0/if_id0/ex_reg1[3]_i_2_1
    SLICE_X37Y123        LUT6 (Prop_lut6_I2_O)        0.316     2.102 r  cpu0/if_id0/ex_reg1[3]_i_3/O
                         net (fo=1, routed)           0.312     2.413    cpu0/if_id0/reg1_data[3]
    SLICE_X38Y124        LUT6 (Prop_lut6_I1_O)        0.124     2.537 r  cpu0/if_id0/ex_reg1[3]_i_2/O
                         net (fo=2, routed)           0.635     3.172    cpu0/if_id0/wb_rd_data_reg[31][3]
    SLICE_X38Y126        LUT2 (Prop_lut2_I0_O)        0.124     3.296 r  cpu0/if_id0/ex_jmp_addr[3]_i_8/O
                         net (fo=1, routed)           0.000     3.296    cpu0/if_id0/ex_jmp_addr[3]_i_8_n_0
    SLICE_X38Y126        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     3.672 r  cpu0/if_id0/ex_jmp_addr_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000     3.672    cpu0/if_id0/ex_jmp_addr_reg[3]_i_3_n_0
    SLICE_X38Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.789 r  cpu0/if_id0/ex_jmp_addr_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.000     3.789    cpu0/if_id0/ex_jmp_addr_reg[7]_i_3_n_0
    SLICE_X38Y128        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     4.112 r  cpu0/if_id0/ex_jmp_addr_reg[11]_i_3/O[1]
                         net (fo=1, routed)           0.717     4.829    cpu0/if_id0/id0/jmp_addr1[9]
    SLICE_X37Y125        LUT6 (Prop_lut6_I3_O)        0.306     5.135 r  cpu0/if_id0/ex_jmp_addr[9]_i_1/O
                         net (fo=1, routed)           0.000     5.135    cpu0/id_ex0/ex_jmp_addr_reg[15]_0[9]
    SLICE_X37Y125        FDRE                                         r  cpu0/id_ex0/ex_jmp_addr_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    W5                                                0.000     5.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     5.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.569    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -7.750    -0.181 r  clk_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.576     1.396    clk_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.487 r  clk_inst/inst/clkout5_buf/O
                         net (fo=3831, routed)        1.591     3.078    cpu0/id_ex0/clk_out5
    SLICE_X37Y125        FDRE                                         r  cpu0/id_ex0/ex_jmp_addr_reg[9]/C
                         clock pessimism             -0.489     2.588    
                         clock uncertainty           -0.062     2.526    
    SLICE_X37Y125        FDRE (Setup_fdre_C_D)        0.029     2.555    cpu0/id_ex0/ex_jmp_addr_reg[9]
  -------------------------------------------------------------------
                         required time                          2.555    
                         arrival time                          -5.135    
  -------------------------------------------------------------------
                         slack                                 -2.580    

Slack (VIOLATED) :        -2.570ns  (required time - arrival time)
  Source:                 cpu0/id_ex0/ex_reg2_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out5_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            cpu0/pc_reg0/pc_reg[2]_rep__1/D
                            (rising edge-triggered cell FDRE clocked by clk_out5_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out5_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out5_clk_wiz_0 rise@5.000ns - clk_out5_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.341ns  (logic 1.907ns (25.976%)  route 5.434ns (74.024%))
  Logic Levels:           9  (CARRY4=4 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.910ns = ( 3.090 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.301ns
    Clock Pessimism Removal (CPR):    -0.489ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -8.482    -5.770 r  clk_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.655    -4.115    clk_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_inst/inst/clkout5_buf/O
                         net (fo=3831, routed)        1.718    -2.301    cpu0/id_ex0/clk_out5
    SLICE_X49Y124        FDRE                                         r  cpu0/id_ex0/ex_reg2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y124        FDRE (Prop_fdre_C_Q)         0.456    -1.845 f  cpu0/id_ex0/ex_reg2_reg[3]/Q
                         net (fo=102, routed)         1.395    -0.450    cpu0/id_ex0/ex_reg2[3]
    SLICE_X42Y131        LUT4 (Prop_lut4_I0_O)        0.150    -0.300 r  cpu0/id_ex0/tag_reg_0_63_0_2_i_48/O
                         net (fo=1, routed)           0.000    -0.300    cpu0/id_ex0/tag_reg_0_63_0_2_i_48_n_0
    SLICE_X42Y131        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.454     0.154 r  cpu0/id_ex0/tag_reg_0_63_0_2_i_37/CO[3]
                         net (fo=1, routed)           0.000     0.154    cpu0/id_ex0/tag_reg_0_63_0_2_i_37_n_0
    SLICE_X42Y132        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.271 r  cpu0/id_ex0/tag_reg_0_63_0_2_i_24/CO[3]
                         net (fo=1, routed)           0.000     0.271    cpu0/id_ex0/tag_reg_0_63_0_2_i_24_n_0
    SLICE_X42Y133        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.388 r  cpu0/id_ex0/tag_reg_0_63_0_2_i_10/CO[3]
                         net (fo=1, routed)           0.000     0.388    cpu0/id_ex0/tag_reg_0_63_0_2_i_10_n_0
    SLICE_X42Y134        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.505 f  cpu0/id_ex0/tag_reg_0_63_0_2_i_5/CO[3]
                         net (fo=3, routed)           1.372     1.877    cpu0/id_ex0/ex0/bgeu
    SLICE_X31Y128        LUT6 (Prop_lut6_I5_O)        0.124     2.001 f  cpu0/id_ex0/npc[24]_bret_bret__3_i_9/O
                         net (fo=1, routed)           0.586     2.587    cpu0/id_ex0/npc[24]_bret_bret__3_i_9_n_0
    SLICE_X28Y128        LUT5 (Prop_lut5_I4_O)        0.124     2.711 f  cpu0/id_ex0/npc[24]_bret_bret__3_i_2/O
                         net (fo=35, routed)          1.020     3.731    cpu0/id_ex0/npc[24]_bret_bret__3_i_2_n_0
    SLICE_X22Y124        LUT4 (Prop_lut4_I0_O)        0.124     3.855 r  cpu0/id_ex0/npc[24]_bret_bret__34_i_1/O
                         net (fo=10, routed)          0.726     4.581    cpu0/bp0/jmp_target[2]
    SLICE_X17Y129        LUT6 (Prop_lut6_I2_O)        0.124     4.705 r  cpu0/bp0/pc[2]_rep_i_1__1/O
                         net (fo=1, routed)           0.336     5.041    cpu0/pc_reg0/pc_reg[2]_rep__1_0
    SLICE_X16Y130        FDRE                                         r  cpu0/pc_reg0/pc_reg[2]_rep__1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    W5                                                0.000     5.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     5.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.569    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -7.750    -0.181 r  clk_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.576     1.396    clk_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.487 r  clk_inst/inst/clkout5_buf/O
                         net (fo=3831, routed)        1.603     3.090    cpu0/pc_reg0/clk_out5
    SLICE_X16Y130        FDRE                                         r  cpu0/pc_reg0/pc_reg[2]_rep__1/C
                         clock pessimism             -0.489     2.600    
                         clock uncertainty           -0.062     2.538    
    SLICE_X16Y130        FDRE (Setup_fdre_C_D)       -0.067     2.471    cpu0/pc_reg0/pc_reg[2]_rep__1
  -------------------------------------------------------------------
                         required time                          2.471    
                         arrival time                          -5.041    
  -------------------------------------------------------------------
                         slack                                 -2.570    

Slack (VIOLATED) :        -2.564ns  (required time - arrival time)
  Source:                 cpu0/id_ex0/ex_reg2_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out5_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            cpu0/bp0/target_reg_64_127_3_5/RAMA/I
                            (rising edge-triggered cell RAMD64E clocked by clk_out5_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out5_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out5_clk_wiz_0 rise@5.000ns - clk_out5_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.072ns  (logic 1.783ns (25.211%)  route 5.289ns (74.789%))
  Logic Levels:           8  (CARRY4=4 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.913ns = ( 3.087 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.301ns
    Clock Pessimism Removal (CPR):    -0.489ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -8.482    -5.770 r  clk_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.655    -4.115    clk_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_inst/inst/clkout5_buf/O
                         net (fo=3831, routed)        1.718    -2.301    cpu0/id_ex0/clk_out5
    SLICE_X49Y124        FDRE                                         r  cpu0/id_ex0/ex_reg2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y124        FDRE (Prop_fdre_C_Q)         0.456    -1.845 f  cpu0/id_ex0/ex_reg2_reg[3]/Q
                         net (fo=102, routed)         1.395    -0.450    cpu0/id_ex0/ex_reg2[3]
    SLICE_X42Y131        LUT4 (Prop_lut4_I0_O)        0.150    -0.300 r  cpu0/id_ex0/tag_reg_0_63_0_2_i_48/O
                         net (fo=1, routed)           0.000    -0.300    cpu0/id_ex0/tag_reg_0_63_0_2_i_48_n_0
    SLICE_X42Y131        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.454     0.154 r  cpu0/id_ex0/tag_reg_0_63_0_2_i_37/CO[3]
                         net (fo=1, routed)           0.000     0.154    cpu0/id_ex0/tag_reg_0_63_0_2_i_37_n_0
    SLICE_X42Y132        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.271 r  cpu0/id_ex0/tag_reg_0_63_0_2_i_24/CO[3]
                         net (fo=1, routed)           0.000     0.271    cpu0/id_ex0/tag_reg_0_63_0_2_i_24_n_0
    SLICE_X42Y133        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.388 r  cpu0/id_ex0/tag_reg_0_63_0_2_i_10/CO[3]
                         net (fo=1, routed)           0.000     0.388    cpu0/id_ex0/tag_reg_0_63_0_2_i_10_n_0
    SLICE_X42Y134        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.505 f  cpu0/id_ex0/tag_reg_0_63_0_2_i_5/CO[3]
                         net (fo=3, routed)           1.372     1.877    cpu0/id_ex0/ex0/bgeu
    SLICE_X31Y128        LUT6 (Prop_lut6_I5_O)        0.124     2.001 f  cpu0/id_ex0/npc[24]_bret_bret__3_i_9/O
                         net (fo=1, routed)           0.586     2.587    cpu0/id_ex0/npc[24]_bret_bret__3_i_9_n_0
    SLICE_X28Y128        LUT5 (Prop_lut5_I4_O)        0.124     2.711 f  cpu0/id_ex0/npc[24]_bret_bret__3_i_2/O
                         net (fo=35, routed)          1.139     3.850    cpu0/id_ex0/npc[24]_bret_bret__3_i_2_n_0
    SLICE_X15Y126        LUT4 (Prop_lut4_I0_O)        0.124     3.974 r  cpu0/id_ex0/npc[24]_bret_bret_bret__54_i_1/O
                         net (fo=6, routed)           0.798     4.772    cpu0/bp0/target_reg_64_127_3_5/DIA
    SLICE_X10Y123        RAMD64E                                      r  cpu0/bp0/target_reg_64_127_3_5/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    W5                                                0.000     5.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     5.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.569    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -7.750    -0.181 r  clk_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.576     1.396    clk_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.487 r  clk_inst/inst/clkout5_buf/O
                         net (fo=3831, routed)        1.600     3.087    cpu0/bp0/target_reg_64_127_3_5/WCLK
    SLICE_X10Y123        RAMD64E                                      r  cpu0/bp0/target_reg_64_127_3_5/RAMA/CLK
                         clock pessimism             -0.489     2.597    
                         clock uncertainty           -0.062     2.535    
    SLICE_X10Y123        RAMD64E (Setup_ramd64e_CLK_I)
                                                     -0.327     2.208    cpu0/bp0/target_reg_64_127_3_5/RAMA
  -------------------------------------------------------------------
                         required time                          2.208    
                         arrival time                          -4.772    
  -------------------------------------------------------------------
                         slack                                 -2.564    

Slack (VIOLATED) :        -2.562ns  (required time - arrival time)
  Source:                 cpu0/id_ex0/ex_reg2_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out5_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            cpu0/bp0/target_reg_0_63_12_12/DP/I
                            (rising edge-triggered cell RAMD64E clocked by clk_out5_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out5_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out5_clk_wiz_0 rise@5.000ns - clk_out5_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.777ns  (logic 1.783ns (26.311%)  route 4.994ns (73.689%))
  Logic Levels:           8  (CARRY4=4 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.912ns = ( 3.088 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.301ns
    Clock Pessimism Removal (CPR):    -0.489ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -8.482    -5.770 r  clk_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.655    -4.115    clk_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_inst/inst/clkout5_buf/O
                         net (fo=3831, routed)        1.718    -2.301    cpu0/id_ex0/clk_out5
    SLICE_X49Y124        FDRE                                         r  cpu0/id_ex0/ex_reg2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y124        FDRE (Prop_fdre_C_Q)         0.456    -1.845 f  cpu0/id_ex0/ex_reg2_reg[3]/Q
                         net (fo=102, routed)         1.395    -0.450    cpu0/id_ex0/ex_reg2[3]
    SLICE_X42Y131        LUT4 (Prop_lut4_I0_O)        0.150    -0.300 r  cpu0/id_ex0/tag_reg_0_63_0_2_i_48/O
                         net (fo=1, routed)           0.000    -0.300    cpu0/id_ex0/tag_reg_0_63_0_2_i_48_n_0
    SLICE_X42Y131        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.454     0.154 r  cpu0/id_ex0/tag_reg_0_63_0_2_i_37/CO[3]
                         net (fo=1, routed)           0.000     0.154    cpu0/id_ex0/tag_reg_0_63_0_2_i_37_n_0
    SLICE_X42Y132        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.271 r  cpu0/id_ex0/tag_reg_0_63_0_2_i_24/CO[3]
                         net (fo=1, routed)           0.000     0.271    cpu0/id_ex0/tag_reg_0_63_0_2_i_24_n_0
    SLICE_X42Y133        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.388 r  cpu0/id_ex0/tag_reg_0_63_0_2_i_10/CO[3]
                         net (fo=1, routed)           0.000     0.388    cpu0/id_ex0/tag_reg_0_63_0_2_i_10_n_0
    SLICE_X42Y134        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.505 f  cpu0/id_ex0/tag_reg_0_63_0_2_i_5/CO[3]
                         net (fo=3, routed)           1.372     1.877    cpu0/id_ex0/ex0/bgeu
    SLICE_X31Y128        LUT6 (Prop_lut6_I5_O)        0.124     2.001 f  cpu0/id_ex0/npc[24]_bret_bret__3_i_9/O
                         net (fo=1, routed)           0.586     2.587    cpu0/id_ex0/npc[24]_bret_bret__3_i_9_n_0
    SLICE_X28Y128        LUT5 (Prop_lut5_I4_O)        0.124     2.711 f  cpu0/id_ex0/npc[24]_bret_bret__3_i_2/O
                         net (fo=35, routed)          0.604     3.315    cpu0/id_ex0/npc[24]_bret_bret__3_i_2_n_0
    SLICE_X28Y127        LUT4 (Prop_lut4_I0_O)        0.124     3.439 r  cpu0/id_ex0/npc[24]_bret_bret_bret__18_i_1/O
                         net (fo=9, routed)           1.037     4.476    cpu0/bp0/target_reg_0_63_12_12/D
    SLICE_X10Y127        RAMD64E                                      r  cpu0/bp0/target_reg_0_63_12_12/DP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    W5                                                0.000     5.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     5.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.569    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -7.750    -0.181 r  clk_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.576     1.396    clk_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.487 r  clk_inst/inst/clkout5_buf/O
                         net (fo=3831, routed)        1.601     3.088    cpu0/bp0/target_reg_0_63_12_12/WCLK
    SLICE_X10Y127        RAMD64E                                      r  cpu0/bp0/target_reg_0_63_12_12/DP/CLK
                         clock pessimism             -0.489     2.598    
                         clock uncertainty           -0.062     2.536    
    SLICE_X10Y127        RAMD64E (Setup_ramd64e_CLK_I)
                                                     -0.622     1.914    cpu0/bp0/target_reg_0_63_12_12/DP
  -------------------------------------------------------------------
                         required time                          1.914    
                         arrival time                          -4.476    
  -------------------------------------------------------------------
                         slack                                 -2.562    

Slack (VIOLATED) :        -2.557ns  (required time - arrival time)
  Source:                 cpu0/id_ex0/ex_reg2_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out5_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            cpu0/bp0/target_reg_64_127_12_12/DP/I
                            (rising edge-triggered cell RAMD64E clocked by clk_out5_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out5_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out5_clk_wiz_0 rise@5.000ns - clk_out5_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.778ns  (logic 1.783ns (26.305%)  route 4.995ns (73.695%))
  Logic Levels:           8  (CARRY4=4 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.905ns = ( 3.095 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.301ns
    Clock Pessimism Removal (CPR):    -0.489ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -8.482    -5.770 r  clk_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.655    -4.115    clk_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_inst/inst/clkout5_buf/O
                         net (fo=3831, routed)        1.718    -2.301    cpu0/id_ex0/clk_out5
    SLICE_X49Y124        FDRE                                         r  cpu0/id_ex0/ex_reg2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y124        FDRE (Prop_fdre_C_Q)         0.456    -1.845 f  cpu0/id_ex0/ex_reg2_reg[3]/Q
                         net (fo=102, routed)         1.395    -0.450    cpu0/id_ex0/ex_reg2[3]
    SLICE_X42Y131        LUT4 (Prop_lut4_I0_O)        0.150    -0.300 r  cpu0/id_ex0/tag_reg_0_63_0_2_i_48/O
                         net (fo=1, routed)           0.000    -0.300    cpu0/id_ex0/tag_reg_0_63_0_2_i_48_n_0
    SLICE_X42Y131        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.454     0.154 r  cpu0/id_ex0/tag_reg_0_63_0_2_i_37/CO[3]
                         net (fo=1, routed)           0.000     0.154    cpu0/id_ex0/tag_reg_0_63_0_2_i_37_n_0
    SLICE_X42Y132        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.271 r  cpu0/id_ex0/tag_reg_0_63_0_2_i_24/CO[3]
                         net (fo=1, routed)           0.000     0.271    cpu0/id_ex0/tag_reg_0_63_0_2_i_24_n_0
    SLICE_X42Y133        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.388 r  cpu0/id_ex0/tag_reg_0_63_0_2_i_10/CO[3]
                         net (fo=1, routed)           0.000     0.388    cpu0/id_ex0/tag_reg_0_63_0_2_i_10_n_0
    SLICE_X42Y134        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.505 f  cpu0/id_ex0/tag_reg_0_63_0_2_i_5/CO[3]
                         net (fo=3, routed)           1.372     1.877    cpu0/id_ex0/ex0/bgeu
    SLICE_X31Y128        LUT6 (Prop_lut6_I5_O)        0.124     2.001 f  cpu0/id_ex0/npc[24]_bret_bret__3_i_9/O
                         net (fo=1, routed)           0.586     2.587    cpu0/id_ex0/npc[24]_bret_bret__3_i_9_n_0
    SLICE_X28Y128        LUT5 (Prop_lut5_I4_O)        0.124     2.711 f  cpu0/id_ex0/npc[24]_bret_bret__3_i_2/O
                         net (fo=35, routed)          0.604     3.315    cpu0/id_ex0/npc[24]_bret_bret__3_i_2_n_0
    SLICE_X28Y127        LUT4 (Prop_lut4_I0_O)        0.124     3.439 r  cpu0/id_ex0/npc[24]_bret_bret_bret__18_i_1/O
                         net (fo=9, routed)           1.039     4.478    cpu0/bp0/target_reg_64_127_12_12/D
    SLICE_X12Y133        RAMD64E                                      r  cpu0/bp0/target_reg_64_127_12_12/DP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    W5                                                0.000     5.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     5.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.569    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -7.750    -0.181 r  clk_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.576     1.396    clk_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.487 r  clk_inst/inst/clkout5_buf/O
                         net (fo=3831, routed)        1.608     3.095    cpu0/bp0/target_reg_64_127_12_12/WCLK
    SLICE_X12Y133        RAMD64E                                      r  cpu0/bp0/target_reg_64_127_12_12/DP/CLK
                         clock pessimism             -0.489     2.605    
                         clock uncertainty           -0.062     2.543    
    SLICE_X12Y133        RAMD64E (Setup_ramd64e_CLK_I)
                                                     -0.622     1.921    cpu0/bp0/target_reg_64_127_12_12/DP
  -------------------------------------------------------------------
                         required time                          1.921    
                         arrival time                          -4.478    
  -------------------------------------------------------------------
                         slack                                 -2.557    

Slack (VIOLATED) :        -2.549ns  (required time - arrival time)
  Source:                 cpu0/id_ex0/ex_reg2_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out5_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            cpu0/bp0/target_reg_192_255_12_12/DP/I
                            (rising edge-triggered cell RAMD64E clocked by clk_out5_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out5_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out5_clk_wiz_0 rise@5.000ns - clk_out5_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.767ns  (logic 1.783ns (26.348%)  route 4.984ns (73.652%))
  Logic Levels:           8  (CARRY4=4 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.909ns = ( 3.091 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.301ns
    Clock Pessimism Removal (CPR):    -0.489ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -8.482    -5.770 r  clk_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.655    -4.115    clk_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_inst/inst/clkout5_buf/O
                         net (fo=3831, routed)        1.718    -2.301    cpu0/id_ex0/clk_out5
    SLICE_X49Y124        FDRE                                         r  cpu0/id_ex0/ex_reg2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y124        FDRE (Prop_fdre_C_Q)         0.456    -1.845 f  cpu0/id_ex0/ex_reg2_reg[3]/Q
                         net (fo=102, routed)         1.395    -0.450    cpu0/id_ex0/ex_reg2[3]
    SLICE_X42Y131        LUT4 (Prop_lut4_I0_O)        0.150    -0.300 r  cpu0/id_ex0/tag_reg_0_63_0_2_i_48/O
                         net (fo=1, routed)           0.000    -0.300    cpu0/id_ex0/tag_reg_0_63_0_2_i_48_n_0
    SLICE_X42Y131        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.454     0.154 r  cpu0/id_ex0/tag_reg_0_63_0_2_i_37/CO[3]
                         net (fo=1, routed)           0.000     0.154    cpu0/id_ex0/tag_reg_0_63_0_2_i_37_n_0
    SLICE_X42Y132        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.271 r  cpu0/id_ex0/tag_reg_0_63_0_2_i_24/CO[3]
                         net (fo=1, routed)           0.000     0.271    cpu0/id_ex0/tag_reg_0_63_0_2_i_24_n_0
    SLICE_X42Y133        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.388 r  cpu0/id_ex0/tag_reg_0_63_0_2_i_10/CO[3]
                         net (fo=1, routed)           0.000     0.388    cpu0/id_ex0/tag_reg_0_63_0_2_i_10_n_0
    SLICE_X42Y134        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.505 f  cpu0/id_ex0/tag_reg_0_63_0_2_i_5/CO[3]
                         net (fo=3, routed)           1.372     1.877    cpu0/id_ex0/ex0/bgeu
    SLICE_X31Y128        LUT6 (Prop_lut6_I5_O)        0.124     2.001 f  cpu0/id_ex0/npc[24]_bret_bret__3_i_9/O
                         net (fo=1, routed)           0.586     2.587    cpu0/id_ex0/npc[24]_bret_bret__3_i_9_n_0
    SLICE_X28Y128        LUT5 (Prop_lut5_I4_O)        0.124     2.711 f  cpu0/id_ex0/npc[24]_bret_bret__3_i_2/O
                         net (fo=35, routed)          0.604     3.315    cpu0/id_ex0/npc[24]_bret_bret__3_i_2_n_0
    SLICE_X28Y127        LUT4 (Prop_lut4_I0_O)        0.124     3.439 r  cpu0/id_ex0/npc[24]_bret_bret_bret__18_i_1/O
                         net (fo=9, routed)           1.028     4.466    cpu0/bp0/target_reg_192_255_12_12/D
    SLICE_X10Y130        RAMD64E                                      r  cpu0/bp0/target_reg_192_255_12_12/DP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    W5                                                0.000     5.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     5.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.569    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -7.750    -0.181 r  clk_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.576     1.396    clk_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.487 r  clk_inst/inst/clkout5_buf/O
                         net (fo=3831, routed)        1.604     3.091    cpu0/bp0/target_reg_192_255_12_12/WCLK
    SLICE_X10Y130        RAMD64E                                      r  cpu0/bp0/target_reg_192_255_12_12/DP/CLK
                         clock pessimism             -0.489     2.601    
                         clock uncertainty           -0.062     2.539    
    SLICE_X10Y130        RAMD64E (Setup_ramd64e_CLK_I)
                                                     -0.622     1.917    cpu0/bp0/target_reg_192_255_12_12/DP
  -------------------------------------------------------------------
                         required time                          1.917    
                         arrival time                          -4.466    
  -------------------------------------------------------------------
                         slack                                 -2.549    

Slack (VIOLATED) :        -2.536ns  (required time - arrival time)
  Source:                 cpu0/id_ex0/ex_reg2_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out5_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            cpu0/bp0/target_reg_128_191_3_5/RAMB/I
                            (rising edge-triggered cell RAMD64E clocked by clk_out5_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out5_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out5_clk_wiz_0 rise@5.000ns - clk_out5_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.035ns  (logic 1.783ns (25.345%)  route 5.252ns (74.655%))
  Logic Levels:           8  (CARRY4=4 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.915ns = ( 3.085 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.301ns
    Clock Pessimism Removal (CPR):    -0.489ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -8.482    -5.770 r  clk_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.655    -4.115    clk_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_inst/inst/clkout5_buf/O
                         net (fo=3831, routed)        1.718    -2.301    cpu0/id_ex0/clk_out5
    SLICE_X49Y124        FDRE                                         r  cpu0/id_ex0/ex_reg2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y124        FDRE (Prop_fdre_C_Q)         0.456    -1.845 f  cpu0/id_ex0/ex_reg2_reg[3]/Q
                         net (fo=102, routed)         1.395    -0.450    cpu0/id_ex0/ex_reg2[3]
    SLICE_X42Y131        LUT4 (Prop_lut4_I0_O)        0.150    -0.300 r  cpu0/id_ex0/tag_reg_0_63_0_2_i_48/O
                         net (fo=1, routed)           0.000    -0.300    cpu0/id_ex0/tag_reg_0_63_0_2_i_48_n_0
    SLICE_X42Y131        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.454     0.154 r  cpu0/id_ex0/tag_reg_0_63_0_2_i_37/CO[3]
                         net (fo=1, routed)           0.000     0.154    cpu0/id_ex0/tag_reg_0_63_0_2_i_37_n_0
    SLICE_X42Y132        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.271 r  cpu0/id_ex0/tag_reg_0_63_0_2_i_24/CO[3]
                         net (fo=1, routed)           0.000     0.271    cpu0/id_ex0/tag_reg_0_63_0_2_i_24_n_0
    SLICE_X42Y133        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.388 r  cpu0/id_ex0/tag_reg_0_63_0_2_i_10/CO[3]
                         net (fo=1, routed)           0.000     0.388    cpu0/id_ex0/tag_reg_0_63_0_2_i_10_n_0
    SLICE_X42Y134        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.505 f  cpu0/id_ex0/tag_reg_0_63_0_2_i_5/CO[3]
                         net (fo=3, routed)           1.372     1.877    cpu0/id_ex0/ex0/bgeu
    SLICE_X31Y128        LUT6 (Prop_lut6_I5_O)        0.124     2.001 f  cpu0/id_ex0/npc[24]_bret_bret__3_i_9/O
                         net (fo=1, routed)           0.586     2.587    cpu0/id_ex0/npc[24]_bret_bret__3_i_9_n_0
    SLICE_X28Y128        LUT5 (Prop_lut5_I4_O)        0.124     2.711 f  cpu0/id_ex0/npc[24]_bret_bret__3_i_2/O
                         net (fo=35, routed)          0.734     3.445    cpu0/id_ex0/npc[24]_bret_bret__3_i_2_n_0
    SLICE_X29Y126        LUT4 (Prop_lut4_I0_O)        0.124     3.569 r  cpu0/id_ex0/npc[24]_bret_bret_bret__50_i_1/O
                         net (fo=9, routed)           1.166     4.734    cpu0/bp0/target_reg_128_191_3_5/DIB
    SLICE_X12Y124        RAMD64E                                      r  cpu0/bp0/target_reg_128_191_3_5/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    W5                                                0.000     5.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     5.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.569    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -7.750    -0.181 r  clk_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.576     1.396    clk_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.487 r  clk_inst/inst/clkout5_buf/O
                         net (fo=3831, routed)        1.598     3.085    cpu0/bp0/target_reg_128_191_3_5/WCLK
    SLICE_X12Y124        RAMD64E                                      r  cpu0/bp0/target_reg_128_191_3_5/RAMB/CLK
                         clock pessimism             -0.489     2.595    
                         clock uncertainty           -0.062     2.533    
    SLICE_X12Y124        RAMD64E (Setup_ramd64e_CLK_I)
                                                     -0.335     2.198    cpu0/bp0/target_reg_128_191_3_5/RAMB
  -------------------------------------------------------------------
                         required time                          2.198    
                         arrival time                          -4.734    
  -------------------------------------------------------------------
                         slack                                 -2.536    

Slack (VIOLATED) :        -2.536ns  (required time - arrival time)
  Source:                 cpu0/id_ex0/ex_reg2_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out5_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            cpu0/bp0/target_reg_192_255_0_2/RAMB/I
                            (rising edge-triggered cell RAMD64E clocked by clk_out5_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out5_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out5_clk_wiz_0 rise@5.000ns - clk_out5_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.036ns  (logic 1.783ns (25.341%)  route 5.253ns (74.659%))
  Logic Levels:           8  (CARRY4=4 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.913ns = ( 3.087 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.301ns
    Clock Pessimism Removal (CPR):    -0.489ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -8.482    -5.770 r  clk_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.655    -4.115    clk_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_inst/inst/clkout5_buf/O
                         net (fo=3831, routed)        1.718    -2.301    cpu0/id_ex0/clk_out5
    SLICE_X49Y124        FDRE                                         r  cpu0/id_ex0/ex_reg2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y124        FDRE (Prop_fdre_C_Q)         0.456    -1.845 f  cpu0/id_ex0/ex_reg2_reg[3]/Q
                         net (fo=102, routed)         1.395    -0.450    cpu0/id_ex0/ex_reg2[3]
    SLICE_X42Y131        LUT4 (Prop_lut4_I0_O)        0.150    -0.300 r  cpu0/id_ex0/tag_reg_0_63_0_2_i_48/O
                         net (fo=1, routed)           0.000    -0.300    cpu0/id_ex0/tag_reg_0_63_0_2_i_48_n_0
    SLICE_X42Y131        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.454     0.154 r  cpu0/id_ex0/tag_reg_0_63_0_2_i_37/CO[3]
                         net (fo=1, routed)           0.000     0.154    cpu0/id_ex0/tag_reg_0_63_0_2_i_37_n_0
    SLICE_X42Y132        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.271 r  cpu0/id_ex0/tag_reg_0_63_0_2_i_24/CO[3]
                         net (fo=1, routed)           0.000     0.271    cpu0/id_ex0/tag_reg_0_63_0_2_i_24_n_0
    SLICE_X42Y133        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.388 r  cpu0/id_ex0/tag_reg_0_63_0_2_i_10/CO[3]
                         net (fo=1, routed)           0.000     0.388    cpu0/id_ex0/tag_reg_0_63_0_2_i_10_n_0
    SLICE_X42Y134        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.505 f  cpu0/id_ex0/tag_reg_0_63_0_2_i_5/CO[3]
                         net (fo=3, routed)           1.372     1.877    cpu0/id_ex0/ex0/bgeu
    SLICE_X31Y128        LUT6 (Prop_lut6_I5_O)        0.124     2.001 f  cpu0/id_ex0/npc[24]_bret_bret__3_i_9/O
                         net (fo=1, routed)           0.586     2.587    cpu0/id_ex0/npc[24]_bret_bret__3_i_9_n_0
    SLICE_X28Y128        LUT5 (Prop_lut5_I4_O)        0.124     2.711 f  cpu0/id_ex0/npc[24]_bret_bret__3_i_2/O
                         net (fo=35, routed)          1.018     3.729    cpu0/id_ex0/npc[24]_bret_bret__3_i_2_n_0
    SLICE_X27Y125        LUT4 (Prop_lut4_I0_O)        0.124     3.853 r  cpu0/id_ex0/npc[24]_bret_bret_bret__58_i_1/O
                         net (fo=6, routed)           0.883     4.736    cpu0/bp0/target_reg_192_255_0_2/DIB
    SLICE_X12Y123        RAMD64E                                      r  cpu0/bp0/target_reg_192_255_0_2/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    W5                                                0.000     5.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     5.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.569    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -7.750    -0.181 r  clk_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.576     1.396    clk_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.487 r  clk_inst/inst/clkout5_buf/O
                         net (fo=3831, routed)        1.600     3.087    cpu0/bp0/target_reg_192_255_0_2/WCLK
    SLICE_X12Y123        RAMD64E                                      r  cpu0/bp0/target_reg_192_255_0_2/RAMB/CLK
                         clock pessimism             -0.489     2.597    
                         clock uncertainty           -0.062     2.535    
    SLICE_X12Y123        RAMD64E (Setup_ramd64e_CLK_I)
                                                     -0.335     2.200    cpu0/bp0/target_reg_192_255_0_2/RAMB
  -------------------------------------------------------------------
                         required time                          2.200    
                         arrival time                          -4.736    
  -------------------------------------------------------------------
                         slack                                 -2.536    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.018ns  (arrival time - required time)
  Source:                 hci0/uart_blk/uart_tx_fifo/q_wr_ptr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out5_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hci0/uart_blk/uart_tx_fifo/q_data_array_reg_576_639_3_5/RAMA/WADR2
                            (rising edge-triggered cell RAMD64E clocked by clk_out5_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out5_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out5_clk_wiz_0 rise@0.000ns - clk_out5_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.660%)  route 0.206ns (59.340%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.348ns
    Source Clock Delay      (SCD):    -0.574ns
    Clock Pessimism Removal (CPR):    0.213ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -2.322    -1.656 r  clk_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.501    -1.155    clk_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_inst/inst/clkout5_buf/O
                         net (fo=3831, routed)        0.555    -0.574    hci0/uart_blk/uart_tx_fifo/clk_out5
    SLICE_X32Y82         FDRE                                         r  hci0/uart_blk/uart_tx_fifo/q_wr_ptr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y82         FDRE (Prop_fdre_C_Q)         0.141    -0.433 r  hci0/uart_blk/uart_tx_fifo/q_wr_ptr_reg[2]/Q
                         net (fo=264, routed)         0.206    -0.227    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_576_639_3_5/ADDRD2
    SLICE_X30Y81         RAMD64E                                      r  hci0/uart_blk/uart_tx_fifo/q_data_array_reg_576_639_3_5/RAMA/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -2.638    -1.743 r  clk_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.546    -1.197    clk_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_inst/inst/clkout5_buf/O
                         net (fo=3831, routed)        0.820    -0.348    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_576_639_3_5/WCLK
    SLICE_X30Y81         RAMD64E                                      r  hci0/uart_blk/uart_tx_fifo/q_data_array_reg_576_639_3_5/RAMA/CLK
                         clock pessimism             -0.213    -0.561    
                         clock uncertainty            0.062    -0.499    
    SLICE_X30Y81         RAMD64E (Hold_ramd64e_CLK_WADR2)
                                                      0.254    -0.245    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_576_639_3_5/RAMA
  -------------------------------------------------------------------
                         required time                          0.245    
                         arrival time                          -0.227    
  -------------------------------------------------------------------
                         slack                                  0.018    

Slack (MET) :             0.018ns  (arrival time - required time)
  Source:                 hci0/uart_blk/uart_tx_fifo/q_wr_ptr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out5_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hci0/uart_blk/uart_tx_fifo/q_data_array_reg_576_639_3_5/RAMB/WADR2
                            (rising edge-triggered cell RAMD64E clocked by clk_out5_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out5_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out5_clk_wiz_0 rise@0.000ns - clk_out5_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.660%)  route 0.206ns (59.340%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.348ns
    Source Clock Delay      (SCD):    -0.574ns
    Clock Pessimism Removal (CPR):    0.213ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -2.322    -1.656 r  clk_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.501    -1.155    clk_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_inst/inst/clkout5_buf/O
                         net (fo=3831, routed)        0.555    -0.574    hci0/uart_blk/uart_tx_fifo/clk_out5
    SLICE_X32Y82         FDRE                                         r  hci0/uart_blk/uart_tx_fifo/q_wr_ptr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y82         FDRE (Prop_fdre_C_Q)         0.141    -0.433 r  hci0/uart_blk/uart_tx_fifo/q_wr_ptr_reg[2]/Q
                         net (fo=264, routed)         0.206    -0.227    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_576_639_3_5/ADDRD2
    SLICE_X30Y81         RAMD64E                                      r  hci0/uart_blk/uart_tx_fifo/q_data_array_reg_576_639_3_5/RAMB/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -2.638    -1.743 r  clk_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.546    -1.197    clk_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_inst/inst/clkout5_buf/O
                         net (fo=3831, routed)        0.820    -0.348    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_576_639_3_5/WCLK
    SLICE_X30Y81         RAMD64E                                      r  hci0/uart_blk/uart_tx_fifo/q_data_array_reg_576_639_3_5/RAMB/CLK
                         clock pessimism             -0.213    -0.561    
                         clock uncertainty            0.062    -0.499    
    SLICE_X30Y81         RAMD64E (Hold_ramd64e_CLK_WADR2)
                                                      0.254    -0.245    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_576_639_3_5/RAMB
  -------------------------------------------------------------------
                         required time                          0.245    
                         arrival time                          -0.227    
  -------------------------------------------------------------------
                         slack                                  0.018    

Slack (MET) :             0.018ns  (arrival time - required time)
  Source:                 hci0/uart_blk/uart_tx_fifo/q_wr_ptr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out5_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hci0/uart_blk/uart_tx_fifo/q_data_array_reg_576_639_3_5/RAMC/WADR2
                            (rising edge-triggered cell RAMD64E clocked by clk_out5_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out5_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out5_clk_wiz_0 rise@0.000ns - clk_out5_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.660%)  route 0.206ns (59.340%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.348ns
    Source Clock Delay      (SCD):    -0.574ns
    Clock Pessimism Removal (CPR):    0.213ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -2.322    -1.656 r  clk_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.501    -1.155    clk_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_inst/inst/clkout5_buf/O
                         net (fo=3831, routed)        0.555    -0.574    hci0/uart_blk/uart_tx_fifo/clk_out5
    SLICE_X32Y82         FDRE                                         r  hci0/uart_blk/uart_tx_fifo/q_wr_ptr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y82         FDRE (Prop_fdre_C_Q)         0.141    -0.433 r  hci0/uart_blk/uart_tx_fifo/q_wr_ptr_reg[2]/Q
                         net (fo=264, routed)         0.206    -0.227    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_576_639_3_5/ADDRD2
    SLICE_X30Y81         RAMD64E                                      r  hci0/uart_blk/uart_tx_fifo/q_data_array_reg_576_639_3_5/RAMC/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -2.638    -1.743 r  clk_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.546    -1.197    clk_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_inst/inst/clkout5_buf/O
                         net (fo=3831, routed)        0.820    -0.348    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_576_639_3_5/WCLK
    SLICE_X30Y81         RAMD64E                                      r  hci0/uart_blk/uart_tx_fifo/q_data_array_reg_576_639_3_5/RAMC/CLK
                         clock pessimism             -0.213    -0.561    
                         clock uncertainty            0.062    -0.499    
    SLICE_X30Y81         RAMD64E (Hold_ramd64e_CLK_WADR2)
                                                      0.254    -0.245    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_576_639_3_5/RAMC
  -------------------------------------------------------------------
                         required time                          0.245    
                         arrival time                          -0.227    
  -------------------------------------------------------------------
                         slack                                  0.018    

Slack (MET) :             0.018ns  (arrival time - required time)
  Source:                 hci0/uart_blk/uart_tx_fifo/q_wr_ptr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out5_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hci0/uart_blk/uart_tx_fifo/q_data_array_reg_576_639_3_5/RAMD/WADR2
                            (rising edge-triggered cell RAMD64E clocked by clk_out5_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out5_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out5_clk_wiz_0 rise@0.000ns - clk_out5_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.660%)  route 0.206ns (59.340%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.348ns
    Source Clock Delay      (SCD):    -0.574ns
    Clock Pessimism Removal (CPR):    0.213ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -2.322    -1.656 r  clk_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.501    -1.155    clk_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_inst/inst/clkout5_buf/O
                         net (fo=3831, routed)        0.555    -0.574    hci0/uart_blk/uart_tx_fifo/clk_out5
    SLICE_X32Y82         FDRE                                         r  hci0/uart_blk/uart_tx_fifo/q_wr_ptr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y82         FDRE (Prop_fdre_C_Q)         0.141    -0.433 r  hci0/uart_blk/uart_tx_fifo/q_wr_ptr_reg[2]/Q
                         net (fo=264, routed)         0.206    -0.227    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_576_639_3_5/ADDRD2
    SLICE_X30Y81         RAMD64E                                      r  hci0/uart_blk/uart_tx_fifo/q_data_array_reg_576_639_3_5/RAMD/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -2.638    -1.743 r  clk_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.546    -1.197    clk_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_inst/inst/clkout5_buf/O
                         net (fo=3831, routed)        0.820    -0.348    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_576_639_3_5/WCLK
    SLICE_X30Y81         RAMD64E                                      r  hci0/uart_blk/uart_tx_fifo/q_data_array_reg_576_639_3_5/RAMD/CLK
                         clock pessimism             -0.213    -0.561    
                         clock uncertainty            0.062    -0.499    
    SLICE_X30Y81         RAMD64E (Hold_ramd64e_CLK_WADR2)
                                                      0.254    -0.245    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_576_639_3_5/RAMD
  -------------------------------------------------------------------
                         required time                          0.245    
                         arrival time                          -0.227    
  -------------------------------------------------------------------
                         slack                                  0.018    

Slack (MET) :             0.026ns  (arrival time - required time)
  Source:                 hci0/uart_blk/uart_rx_blk/q_data_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out5_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_0_5/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out5_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out5_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out5_clk_wiz_0 rise@0.000ns - clk_out5_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.098%)  route 0.110ns (43.902%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.335ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    0.215ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -2.322    -1.656 r  clk_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.501    -1.155    clk_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_inst/inst/clkout5_buf/O
                         net (fo=3831, routed)        0.563    -0.566    hci0/uart_blk/uart_rx_blk/clk_out5
    SLICE_X51Y91         FDCE                                         r  hci0/uart_blk/uart_rx_blk/q_data_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y91         FDCE (Prop_fdce_C_Q)         0.141    -0.425 r  hci0/uart_blk/uart_rx_blk/q_data_reg[0]/Q
                         net (fo=2, routed)           0.110    -0.315    hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_0_5/DIA0
    SLICE_X52Y92         RAMD32                                       r  hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_0_5/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -2.638    -1.743 r  clk_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.546    -1.197    clk_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_inst/inst/clkout5_buf/O
                         net (fo=3831, routed)        0.833    -0.335    hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_0_5/WCLK
    SLICE_X52Y92         RAMD32                                       r  hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_0_5/RAMA/CLK
                         clock pessimism             -0.215    -0.550    
                         clock uncertainty            0.062    -0.488    
    SLICE_X52Y92         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147    -0.341    hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_0_5/RAMA
  -------------------------------------------------------------------
                         required time                          0.341    
                         arrival time                          -0.315    
  -------------------------------------------------------------------
                         slack                                  0.026    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 hci0/io_in_fifo/q_wr_ptr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out5_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hci0/io_in_fifo/q_data_array_reg_704_767_6_6/DP/WADR0
                            (rising edge-triggered cell RAMD64E clocked by clk_out5_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out5_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out5_clk_wiz_0 rise@0.000ns - clk_out5_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.425ns  (logic 0.141ns (33.171%)  route 0.284ns (66.829%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.338ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -2.322    -1.656 r  clk_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.501    -1.155    clk_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_inst/inst/clkout5_buf/O
                         net (fo=3831, routed)        0.561    -0.568    hci0/io_in_fifo/clk_out5
    SLICE_X45Y91         FDRE                                         r  hci0/io_in_fifo/q_wr_ptr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y91         FDRE (Prop_fdre_C_Q)         0.141    -0.427 r  hci0/io_in_fifo/q_wr_ptr_reg[0]/Q
                         net (fo=266, routed)         0.284    -0.143    hci0/io_in_fifo/q_data_array_reg_704_767_6_6/A0
    SLICE_X46Y92         RAMD64E                                      r  hci0/io_in_fifo/q_data_array_reg_704_767_6_6/DP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -2.638    -1.743 r  clk_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.546    -1.197    clk_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_inst/inst/clkout5_buf/O
                         net (fo=3831, routed)        0.831    -0.338    hci0/io_in_fifo/q_data_array_reg_704_767_6_6/WCLK
    SLICE_X46Y92         RAMD64E                                      r  hci0/io_in_fifo/q_data_array_reg_704_767_6_6/DP/CLK
                         clock pessimism             -0.214    -0.552    
                         clock uncertainty            0.062    -0.490    
    SLICE_X46Y92         RAMD64E (Hold_ramd64e_CLK_WADR0)
                                                      0.310    -0.180    hci0/io_in_fifo/q_data_array_reg_704_767_6_6/DP
  -------------------------------------------------------------------
                         required time                          0.180    
                         arrival time                          -0.143    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 hci0/io_in_fifo/q_wr_ptr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out5_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hci0/io_in_fifo/q_data_array_reg_704_767_6_6/SP/WADR0
                            (rising edge-triggered cell RAMD64E clocked by clk_out5_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out5_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out5_clk_wiz_0 rise@0.000ns - clk_out5_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.425ns  (logic 0.141ns (33.171%)  route 0.284ns (66.829%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.338ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -2.322    -1.656 r  clk_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.501    -1.155    clk_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_inst/inst/clkout5_buf/O
                         net (fo=3831, routed)        0.561    -0.568    hci0/io_in_fifo/clk_out5
    SLICE_X45Y91         FDRE                                         r  hci0/io_in_fifo/q_wr_ptr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y91         FDRE (Prop_fdre_C_Q)         0.141    -0.427 r  hci0/io_in_fifo/q_wr_ptr_reg[0]/Q
                         net (fo=266, routed)         0.284    -0.143    hci0/io_in_fifo/q_data_array_reg_704_767_6_6/A0
    SLICE_X46Y92         RAMD64E                                      r  hci0/io_in_fifo/q_data_array_reg_704_767_6_6/SP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -2.638    -1.743 r  clk_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.546    -1.197    clk_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_inst/inst/clkout5_buf/O
                         net (fo=3831, routed)        0.831    -0.338    hci0/io_in_fifo/q_data_array_reg_704_767_6_6/WCLK
    SLICE_X46Y92         RAMD64E                                      r  hci0/io_in_fifo/q_data_array_reg_704_767_6_6/SP/CLK
                         clock pessimism             -0.214    -0.552    
                         clock uncertainty            0.062    -0.490    
    SLICE_X46Y92         RAMD64E (Hold_ramd64e_CLK_WADR0)
                                                      0.310    -0.180    hci0/io_in_fifo/q_data_array_reg_704_767_6_6/SP
  -------------------------------------------------------------------
                         required time                          0.180    
                         arrival time                          -0.143    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 hci0/io_in_fifo/q_wr_ptr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out5_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hci0/io_in_fifo/q_data_array_reg_704_767_7_7/DP/WADR0
                            (rising edge-triggered cell RAMD64E clocked by clk_out5_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out5_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out5_clk_wiz_0 rise@0.000ns - clk_out5_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.425ns  (logic 0.141ns (33.171%)  route 0.284ns (66.829%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.338ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -2.322    -1.656 r  clk_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.501    -1.155    clk_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_inst/inst/clkout5_buf/O
                         net (fo=3831, routed)        0.561    -0.568    hci0/io_in_fifo/clk_out5
    SLICE_X45Y91         FDRE                                         r  hci0/io_in_fifo/q_wr_ptr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y91         FDRE (Prop_fdre_C_Q)         0.141    -0.427 r  hci0/io_in_fifo/q_wr_ptr_reg[0]/Q
                         net (fo=266, routed)         0.284    -0.143    hci0/io_in_fifo/q_data_array_reg_704_767_7_7/A0
    SLICE_X46Y92         RAMD64E                                      r  hci0/io_in_fifo/q_data_array_reg_704_767_7_7/DP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -2.638    -1.743 r  clk_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.546    -1.197    clk_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_inst/inst/clkout5_buf/O
                         net (fo=3831, routed)        0.831    -0.338    hci0/io_in_fifo/q_data_array_reg_704_767_7_7/WCLK
    SLICE_X46Y92         RAMD64E                                      r  hci0/io_in_fifo/q_data_array_reg_704_767_7_7/DP/CLK
                         clock pessimism             -0.214    -0.552    
                         clock uncertainty            0.062    -0.490    
    SLICE_X46Y92         RAMD64E (Hold_ramd64e_CLK_WADR0)
                                                      0.310    -0.180    hci0/io_in_fifo/q_data_array_reg_704_767_7_7/DP
  -------------------------------------------------------------------
                         required time                          0.180    
                         arrival time                          -0.143    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 hci0/io_in_fifo/q_wr_ptr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out5_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hci0/io_in_fifo/q_data_array_reg_704_767_7_7/SP/WADR0
                            (rising edge-triggered cell RAMD64E clocked by clk_out5_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out5_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out5_clk_wiz_0 rise@0.000ns - clk_out5_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.425ns  (logic 0.141ns (33.171%)  route 0.284ns (66.829%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.338ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -2.322    -1.656 r  clk_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.501    -1.155    clk_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_inst/inst/clkout5_buf/O
                         net (fo=3831, routed)        0.561    -0.568    hci0/io_in_fifo/clk_out5
    SLICE_X45Y91         FDRE                                         r  hci0/io_in_fifo/q_wr_ptr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y91         FDRE (Prop_fdre_C_Q)         0.141    -0.427 r  hci0/io_in_fifo/q_wr_ptr_reg[0]/Q
                         net (fo=266, routed)         0.284    -0.143    hci0/io_in_fifo/q_data_array_reg_704_767_7_7/A0
    SLICE_X46Y92         RAMD64E                                      r  hci0/io_in_fifo/q_data_array_reg_704_767_7_7/SP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -2.638    -1.743 r  clk_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.546    -1.197    clk_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_inst/inst/clkout5_buf/O
                         net (fo=3831, routed)        0.831    -0.338    hci0/io_in_fifo/q_data_array_reg_704_767_7_7/WCLK
    SLICE_X46Y92         RAMD64E                                      r  hci0/io_in_fifo/q_data_array_reg_704_767_7_7/SP/CLK
                         clock pessimism             -0.214    -0.552    
                         clock uncertainty            0.062    -0.490    
    SLICE_X46Y92         RAMD64E (Hold_ramd64e_CLK_WADR0)
                                                      0.310    -0.180    hci0/io_in_fifo/q_data_array_reg_704_767_7_7/SP
  -------------------------------------------------------------------
                         required time                          0.180    
                         arrival time                          -0.143    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 hci0/q_io_in_wr_data_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out5_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hci0/io_in_fifo/q_data_array_reg_512_575_7_7/SP/I
                            (rising edge-triggered cell RAMD64E clocked by clk_out5_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out5_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out5_clk_wiz_0 rise@0.000ns - clk_out5_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.141ns (53.276%)  route 0.124ns (46.724%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.338ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -2.322    -1.656 r  clk_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.501    -1.155    clk_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_inst/inst/clkout5_buf/O
                         net (fo=3831, routed)        0.561    -0.568    hci0/clk_out5
    SLICE_X40Y94         FDRE                                         r  hci0/q_io_in_wr_data_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y94         FDRE (Prop_fdre_C_Q)         0.141    -0.427 r  hci0/q_io_in_wr_data_reg[7]/Q
                         net (fo=32, routed)          0.124    -0.304    hci0/io_in_fifo/q_data_array_reg_512_575_7_7/D
    SLICE_X42Y94         RAMD64E                                      r  hci0/io_in_fifo/q_data_array_reg_512_575_7_7/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -2.638    -1.743 r  clk_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.546    -1.197    clk_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_inst/inst/clkout5_buf/O
                         net (fo=3831, routed)        0.831    -0.338    hci0/io_in_fifo/q_data_array_reg_512_575_7_7/WCLK
    SLICE_X42Y94         RAMD64E                                      r  hci0/io_in_fifo/q_data_array_reg_512_575_7_7/SP/CLK
                         clock pessimism             -0.214    -0.552    
                         clock uncertainty            0.062    -0.490    
    SLICE_X42Y94         RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.146    -0.344    hci0/io_in_fifo/q_data_array_reg_512_575_7_7/SP
  -------------------------------------------------------------------
                         required time                          0.344    
                         arrival time                          -0.304    
  -------------------------------------------------------------------
                         slack                                  0.041    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out5_clk_wiz_0
  To Clock:  clk_out5_clk_wiz_0_1

Setup :         3083  Failing Endpoints,  Worst Slack       -2.620ns,  Total Violation    -3417.558ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.018ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -2.620ns  (required time - arrival time)
  Source:                 cpu0/id_ex0/ex_reg2_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out5_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            cpu0/pc_reg0/pc_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out5_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out5_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out5_clk_wiz_0_1 rise@5.000ns - clk_out5_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.404ns  (logic 1.907ns (25.756%)  route 5.497ns (74.244%))
  Logic Levels:           9  (CARRY4=4 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.906ns = ( 3.094 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.301ns
    Clock Pessimism Removal (CPR):    -0.489ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -8.482    -5.770 r  clk_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.655    -4.115    clk_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_inst/inst/clkout5_buf/O
                         net (fo=3831, routed)        1.718    -2.301    cpu0/id_ex0/clk_out5
    SLICE_X49Y124        FDRE                                         r  cpu0/id_ex0/ex_reg2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y124        FDRE (Prop_fdre_C_Q)         0.456    -1.845 f  cpu0/id_ex0/ex_reg2_reg[3]/Q
                         net (fo=102, routed)         1.395    -0.450    cpu0/id_ex0/ex_reg2[3]
    SLICE_X42Y131        LUT4 (Prop_lut4_I0_O)        0.150    -0.300 r  cpu0/id_ex0/tag_reg_0_63_0_2_i_48/O
                         net (fo=1, routed)           0.000    -0.300    cpu0/id_ex0/tag_reg_0_63_0_2_i_48_n_0
    SLICE_X42Y131        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.454     0.154 r  cpu0/id_ex0/tag_reg_0_63_0_2_i_37/CO[3]
                         net (fo=1, routed)           0.000     0.154    cpu0/id_ex0/tag_reg_0_63_0_2_i_37_n_0
    SLICE_X42Y132        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.271 r  cpu0/id_ex0/tag_reg_0_63_0_2_i_24/CO[3]
                         net (fo=1, routed)           0.000     0.271    cpu0/id_ex0/tag_reg_0_63_0_2_i_24_n_0
    SLICE_X42Y133        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.388 r  cpu0/id_ex0/tag_reg_0_63_0_2_i_10/CO[3]
                         net (fo=1, routed)           0.000     0.388    cpu0/id_ex0/tag_reg_0_63_0_2_i_10_n_0
    SLICE_X42Y134        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.505 f  cpu0/id_ex0/tag_reg_0_63_0_2_i_5/CO[3]
                         net (fo=3, routed)           1.372     1.877    cpu0/id_ex0/ex0/bgeu
    SLICE_X31Y128        LUT6 (Prop_lut6_I5_O)        0.124     2.001 f  cpu0/id_ex0/npc[24]_bret_bret__3_i_9/O
                         net (fo=1, routed)           0.586     2.587    cpu0/id_ex0/npc[24]_bret_bret__3_i_9_n_0
    SLICE_X28Y128        LUT5 (Prop_lut5_I4_O)        0.124     2.711 f  cpu0/id_ex0/npc[24]_bret_bret__3_i_2/O
                         net (fo=35, routed)          1.139     3.850    cpu0/id_ex0/npc[24]_bret_bret__3_i_2_n_0
    SLICE_X15Y126        LUT4 (Prop_lut4_I0_O)        0.124     3.974 r  cpu0/id_ex0/npc[24]_bret_bret_bret__54_i_1/O
                         net (fo=6, routed)           0.467     4.441    cpu0/bp0/jmp_target[3]
    SLICE_X15Y128        LUT6 (Prop_lut6_I2_O)        0.124     4.565 r  cpu0/bp0/pc[3]_i_1/O
                         net (fo=1, routed)           0.538     5.104    cpu0/pc_reg0/D[3]
    SLICE_X11Y132        FDRE                                         r  cpu0/pc_reg0/pc_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_clk_wiz_0_1 rise edge)
                                                      5.000     5.000 r  
    W5                                                0.000     5.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     5.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.569    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -7.750    -0.181 r  clk_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.576     1.396    clk_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.487 r  clk_inst/inst/clkout5_buf/O
                         net (fo=3831, routed)        1.607     3.094    cpu0/pc_reg0/clk_out5
    SLICE_X11Y132        FDRE                                         r  cpu0/pc_reg0/pc_reg[3]/C
                         clock pessimism             -0.489     2.604    
                         clock uncertainty           -0.062     2.542    
    SLICE_X11Y132        FDRE (Setup_fdre_C_D)       -0.058     2.484    cpu0/pc_reg0/pc_reg[3]
  -------------------------------------------------------------------
                         required time                          2.484    
                         arrival time                          -5.104    
  -------------------------------------------------------------------
                         slack                                 -2.620    

Slack (VIOLATED) :        -2.616ns  (required time - arrival time)
  Source:                 cpu0/id_ex0/ex_reg2_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out5_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            cpu0/pc_reg0/pc_reg[3]_rep__2/D
                            (rising edge-triggered cell FDRE clocked by clk_out5_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out5_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out5_clk_wiz_0_1 rise@5.000ns - clk_out5_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.392ns  (logic 1.907ns (25.799%)  route 5.485ns (74.201%))
  Logic Levels:           9  (CARRY4=4 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.915ns = ( 3.085 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.301ns
    Clock Pessimism Removal (CPR):    -0.489ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -8.482    -5.770 r  clk_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.655    -4.115    clk_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_inst/inst/clkout5_buf/O
                         net (fo=3831, routed)        1.718    -2.301    cpu0/id_ex0/clk_out5
    SLICE_X49Y124        FDRE                                         r  cpu0/id_ex0/ex_reg2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y124        FDRE (Prop_fdre_C_Q)         0.456    -1.845 f  cpu0/id_ex0/ex_reg2_reg[3]/Q
                         net (fo=102, routed)         1.395    -0.450    cpu0/id_ex0/ex_reg2[3]
    SLICE_X42Y131        LUT4 (Prop_lut4_I0_O)        0.150    -0.300 r  cpu0/id_ex0/tag_reg_0_63_0_2_i_48/O
                         net (fo=1, routed)           0.000    -0.300    cpu0/id_ex0/tag_reg_0_63_0_2_i_48_n_0
    SLICE_X42Y131        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.454     0.154 r  cpu0/id_ex0/tag_reg_0_63_0_2_i_37/CO[3]
                         net (fo=1, routed)           0.000     0.154    cpu0/id_ex0/tag_reg_0_63_0_2_i_37_n_0
    SLICE_X42Y132        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.271 r  cpu0/id_ex0/tag_reg_0_63_0_2_i_24/CO[3]
                         net (fo=1, routed)           0.000     0.271    cpu0/id_ex0/tag_reg_0_63_0_2_i_24_n_0
    SLICE_X42Y133        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.388 r  cpu0/id_ex0/tag_reg_0_63_0_2_i_10/CO[3]
                         net (fo=1, routed)           0.000     0.388    cpu0/id_ex0/tag_reg_0_63_0_2_i_10_n_0
    SLICE_X42Y134        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.505 f  cpu0/id_ex0/tag_reg_0_63_0_2_i_5/CO[3]
                         net (fo=3, routed)           1.372     1.877    cpu0/id_ex0/ex0/bgeu
    SLICE_X31Y128        LUT6 (Prop_lut6_I5_O)        0.124     2.001 f  cpu0/id_ex0/npc[24]_bret_bret__3_i_9/O
                         net (fo=1, routed)           0.586     2.587    cpu0/id_ex0/npc[24]_bret_bret__3_i_9_n_0
    SLICE_X28Y128        LUT5 (Prop_lut5_I4_O)        0.124     2.711 f  cpu0/id_ex0/npc[24]_bret_bret__3_i_2/O
                         net (fo=35, routed)          1.139     3.850    cpu0/id_ex0/npc[24]_bret_bret__3_i_2_n_0
    SLICE_X15Y126        LUT4 (Prop_lut4_I0_O)        0.124     3.974 r  cpu0/id_ex0/npc[24]_bret_bret_bret__54_i_1/O
                         net (fo=6, routed)           0.488     4.462    cpu0/bp0/jmp_target[3]
    SLICE_X17Y125        LUT6 (Prop_lut6_I2_O)        0.124     4.586 r  cpu0/bp0/pc[3]_rep_i_1__2/O
                         net (fo=1, routed)           0.505     5.091    cpu0/pc_reg0/pc_reg[3]_rep__2_0
    SLICE_X21Y123        FDRE                                         r  cpu0/pc_reg0/pc_reg[3]_rep__2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_clk_wiz_0_1 rise edge)
                                                      5.000     5.000 r  
    W5                                                0.000     5.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     5.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.569    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -7.750    -0.181 r  clk_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.576     1.396    clk_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.487 r  clk_inst/inst/clkout5_buf/O
                         net (fo=3831, routed)        1.598     3.085    cpu0/pc_reg0/clk_out5
    SLICE_X21Y123        FDRE                                         r  cpu0/pc_reg0/pc_reg[3]_rep__2/C
                         clock pessimism             -0.489     2.595    
                         clock uncertainty           -0.062     2.533    
    SLICE_X21Y123        FDRE (Setup_fdre_C_D)       -0.058     2.475    cpu0/pc_reg0/pc_reg[3]_rep__2
  -------------------------------------------------------------------
                         required time                          2.475    
                         arrival time                          -5.091    
  -------------------------------------------------------------------
                         slack                                 -2.616    

Slack (VIOLATED) :        -2.580ns  (required time - arrival time)
  Source:                 cpu0/if_id0/id_inst_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_out5_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            cpu0/id_ex0/ex_jmp_addr_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out5_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out5_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out5_clk_wiz_0_1 rise@5.000ns - clk_out5_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.431ns  (logic 2.636ns (35.474%)  route 4.795ns (64.526%))
  Logic Levels:           10  (CARRY4=3 LUT2=2 LUT6=3 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.922ns = ( 3.078 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.296ns
    Clock Pessimism Removal (CPR):    -0.489ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -8.482    -5.770 r  clk_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.655    -4.115    clk_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_inst/inst/clkout5_buf/O
                         net (fo=3831, routed)        1.723    -2.296    cpu0/if_id0/clk_out5
    SLICE_X35Y130        FDRE                                         r  cpu0/if_id0/id_inst_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y130        FDRE (Prop_fdre_C_Q)         0.456    -1.840 f  cpu0/if_id0/id_inst_reg[17]/Q
                         net (fo=6, routed)           0.648    -1.192    cpu0/if_id0/id_inst_i[17]
    SLICE_X32Y134        LUT2 (Prop_lut2_I1_O)        0.124    -1.068 r  cpu0/if_id0/ex_jmp_addr[31]_bret__1_i_48/O
                         net (fo=130, routed)         1.257     0.189    cpu0/register0/ex_reg1_reg[31]_i_6_0
    SLICE_X37Y138        MUXF7 (Prop_muxf7_S_O)       0.276     0.465 r  cpu0/register0/ex_reg1_reg[3]_i_9/O
                         net (fo=1, routed)           0.000     0.465    cpu0/register0/ex_reg1_reg[3]_i_9_n_0
    SLICE_X37Y138        MUXF8 (Prop_muxf8_I1_O)      0.094     0.559 r  cpu0/register0/ex_reg1_reg[3]_i_5/O
                         net (fo=1, routed)           1.226     1.786    cpu0/if_id0/ex_reg1[3]_i_2_1
    SLICE_X37Y123        LUT6 (Prop_lut6_I2_O)        0.316     2.102 r  cpu0/if_id0/ex_reg1[3]_i_3/O
                         net (fo=1, routed)           0.312     2.413    cpu0/if_id0/reg1_data[3]
    SLICE_X38Y124        LUT6 (Prop_lut6_I1_O)        0.124     2.537 r  cpu0/if_id0/ex_reg1[3]_i_2/O
                         net (fo=2, routed)           0.635     3.172    cpu0/if_id0/wb_rd_data_reg[31][3]
    SLICE_X38Y126        LUT2 (Prop_lut2_I0_O)        0.124     3.296 r  cpu0/if_id0/ex_jmp_addr[3]_i_8/O
                         net (fo=1, routed)           0.000     3.296    cpu0/if_id0/ex_jmp_addr[3]_i_8_n_0
    SLICE_X38Y126        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     3.672 r  cpu0/if_id0/ex_jmp_addr_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000     3.672    cpu0/if_id0/ex_jmp_addr_reg[3]_i_3_n_0
    SLICE_X38Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.789 r  cpu0/if_id0/ex_jmp_addr_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.000     3.789    cpu0/if_id0/ex_jmp_addr_reg[7]_i_3_n_0
    SLICE_X38Y128        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     4.112 r  cpu0/if_id0/ex_jmp_addr_reg[11]_i_3/O[1]
                         net (fo=1, routed)           0.717     4.829    cpu0/if_id0/id0/jmp_addr1[9]
    SLICE_X37Y125        LUT6 (Prop_lut6_I3_O)        0.306     5.135 r  cpu0/if_id0/ex_jmp_addr[9]_i_1/O
                         net (fo=1, routed)           0.000     5.135    cpu0/id_ex0/ex_jmp_addr_reg[15]_0[9]
    SLICE_X37Y125        FDRE                                         r  cpu0/id_ex0/ex_jmp_addr_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_clk_wiz_0_1 rise edge)
                                                      5.000     5.000 r  
    W5                                                0.000     5.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     5.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.569    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -7.750    -0.181 r  clk_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.576     1.396    clk_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.487 r  clk_inst/inst/clkout5_buf/O
                         net (fo=3831, routed)        1.591     3.078    cpu0/id_ex0/clk_out5
    SLICE_X37Y125        FDRE                                         r  cpu0/id_ex0/ex_jmp_addr_reg[9]/C
                         clock pessimism             -0.489     2.588    
                         clock uncertainty           -0.062     2.526    
    SLICE_X37Y125        FDRE (Setup_fdre_C_D)        0.029     2.555    cpu0/id_ex0/ex_jmp_addr_reg[9]
  -------------------------------------------------------------------
                         required time                          2.555    
                         arrival time                          -5.135    
  -------------------------------------------------------------------
                         slack                                 -2.580    

Slack (VIOLATED) :        -2.570ns  (required time - arrival time)
  Source:                 cpu0/id_ex0/ex_reg2_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out5_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            cpu0/pc_reg0/pc_reg[2]_rep__1/D
                            (rising edge-triggered cell FDRE clocked by clk_out5_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out5_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out5_clk_wiz_0_1 rise@5.000ns - clk_out5_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.341ns  (logic 1.907ns (25.976%)  route 5.434ns (74.024%))
  Logic Levels:           9  (CARRY4=4 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.910ns = ( 3.090 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.301ns
    Clock Pessimism Removal (CPR):    -0.489ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -8.482    -5.770 r  clk_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.655    -4.115    clk_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_inst/inst/clkout5_buf/O
                         net (fo=3831, routed)        1.718    -2.301    cpu0/id_ex0/clk_out5
    SLICE_X49Y124        FDRE                                         r  cpu0/id_ex0/ex_reg2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y124        FDRE (Prop_fdre_C_Q)         0.456    -1.845 f  cpu0/id_ex0/ex_reg2_reg[3]/Q
                         net (fo=102, routed)         1.395    -0.450    cpu0/id_ex0/ex_reg2[3]
    SLICE_X42Y131        LUT4 (Prop_lut4_I0_O)        0.150    -0.300 r  cpu0/id_ex0/tag_reg_0_63_0_2_i_48/O
                         net (fo=1, routed)           0.000    -0.300    cpu0/id_ex0/tag_reg_0_63_0_2_i_48_n_0
    SLICE_X42Y131        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.454     0.154 r  cpu0/id_ex0/tag_reg_0_63_0_2_i_37/CO[3]
                         net (fo=1, routed)           0.000     0.154    cpu0/id_ex0/tag_reg_0_63_0_2_i_37_n_0
    SLICE_X42Y132        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.271 r  cpu0/id_ex0/tag_reg_0_63_0_2_i_24/CO[3]
                         net (fo=1, routed)           0.000     0.271    cpu0/id_ex0/tag_reg_0_63_0_2_i_24_n_0
    SLICE_X42Y133        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.388 r  cpu0/id_ex0/tag_reg_0_63_0_2_i_10/CO[3]
                         net (fo=1, routed)           0.000     0.388    cpu0/id_ex0/tag_reg_0_63_0_2_i_10_n_0
    SLICE_X42Y134        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.505 f  cpu0/id_ex0/tag_reg_0_63_0_2_i_5/CO[3]
                         net (fo=3, routed)           1.372     1.877    cpu0/id_ex0/ex0/bgeu
    SLICE_X31Y128        LUT6 (Prop_lut6_I5_O)        0.124     2.001 f  cpu0/id_ex0/npc[24]_bret_bret__3_i_9/O
                         net (fo=1, routed)           0.586     2.587    cpu0/id_ex0/npc[24]_bret_bret__3_i_9_n_0
    SLICE_X28Y128        LUT5 (Prop_lut5_I4_O)        0.124     2.711 f  cpu0/id_ex0/npc[24]_bret_bret__3_i_2/O
                         net (fo=35, routed)          1.020     3.731    cpu0/id_ex0/npc[24]_bret_bret__3_i_2_n_0
    SLICE_X22Y124        LUT4 (Prop_lut4_I0_O)        0.124     3.855 r  cpu0/id_ex0/npc[24]_bret_bret__34_i_1/O
                         net (fo=10, routed)          0.726     4.581    cpu0/bp0/jmp_target[2]
    SLICE_X17Y129        LUT6 (Prop_lut6_I2_O)        0.124     4.705 r  cpu0/bp0/pc[2]_rep_i_1__1/O
                         net (fo=1, routed)           0.336     5.041    cpu0/pc_reg0/pc_reg[2]_rep__1_0
    SLICE_X16Y130        FDRE                                         r  cpu0/pc_reg0/pc_reg[2]_rep__1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_clk_wiz_0_1 rise edge)
                                                      5.000     5.000 r  
    W5                                                0.000     5.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     5.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.569    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -7.750    -0.181 r  clk_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.576     1.396    clk_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.487 r  clk_inst/inst/clkout5_buf/O
                         net (fo=3831, routed)        1.603     3.090    cpu0/pc_reg0/clk_out5
    SLICE_X16Y130        FDRE                                         r  cpu0/pc_reg0/pc_reg[2]_rep__1/C
                         clock pessimism             -0.489     2.600    
                         clock uncertainty           -0.062     2.538    
    SLICE_X16Y130        FDRE (Setup_fdre_C_D)       -0.067     2.471    cpu0/pc_reg0/pc_reg[2]_rep__1
  -------------------------------------------------------------------
                         required time                          2.471    
                         arrival time                          -5.041    
  -------------------------------------------------------------------
                         slack                                 -2.570    

Slack (VIOLATED) :        -2.564ns  (required time - arrival time)
  Source:                 cpu0/id_ex0/ex_reg2_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out5_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            cpu0/bp0/target_reg_64_127_3_5/RAMA/I
                            (rising edge-triggered cell RAMD64E clocked by clk_out5_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out5_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out5_clk_wiz_0_1 rise@5.000ns - clk_out5_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.072ns  (logic 1.783ns (25.211%)  route 5.289ns (74.789%))
  Logic Levels:           8  (CARRY4=4 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.913ns = ( 3.087 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.301ns
    Clock Pessimism Removal (CPR):    -0.489ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -8.482    -5.770 r  clk_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.655    -4.115    clk_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_inst/inst/clkout5_buf/O
                         net (fo=3831, routed)        1.718    -2.301    cpu0/id_ex0/clk_out5
    SLICE_X49Y124        FDRE                                         r  cpu0/id_ex0/ex_reg2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y124        FDRE (Prop_fdre_C_Q)         0.456    -1.845 f  cpu0/id_ex0/ex_reg2_reg[3]/Q
                         net (fo=102, routed)         1.395    -0.450    cpu0/id_ex0/ex_reg2[3]
    SLICE_X42Y131        LUT4 (Prop_lut4_I0_O)        0.150    -0.300 r  cpu0/id_ex0/tag_reg_0_63_0_2_i_48/O
                         net (fo=1, routed)           0.000    -0.300    cpu0/id_ex0/tag_reg_0_63_0_2_i_48_n_0
    SLICE_X42Y131        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.454     0.154 r  cpu0/id_ex0/tag_reg_0_63_0_2_i_37/CO[3]
                         net (fo=1, routed)           0.000     0.154    cpu0/id_ex0/tag_reg_0_63_0_2_i_37_n_0
    SLICE_X42Y132        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.271 r  cpu0/id_ex0/tag_reg_0_63_0_2_i_24/CO[3]
                         net (fo=1, routed)           0.000     0.271    cpu0/id_ex0/tag_reg_0_63_0_2_i_24_n_0
    SLICE_X42Y133        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.388 r  cpu0/id_ex0/tag_reg_0_63_0_2_i_10/CO[3]
                         net (fo=1, routed)           0.000     0.388    cpu0/id_ex0/tag_reg_0_63_0_2_i_10_n_0
    SLICE_X42Y134        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.505 f  cpu0/id_ex0/tag_reg_0_63_0_2_i_5/CO[3]
                         net (fo=3, routed)           1.372     1.877    cpu0/id_ex0/ex0/bgeu
    SLICE_X31Y128        LUT6 (Prop_lut6_I5_O)        0.124     2.001 f  cpu0/id_ex0/npc[24]_bret_bret__3_i_9/O
                         net (fo=1, routed)           0.586     2.587    cpu0/id_ex0/npc[24]_bret_bret__3_i_9_n_0
    SLICE_X28Y128        LUT5 (Prop_lut5_I4_O)        0.124     2.711 f  cpu0/id_ex0/npc[24]_bret_bret__3_i_2/O
                         net (fo=35, routed)          1.139     3.850    cpu0/id_ex0/npc[24]_bret_bret__3_i_2_n_0
    SLICE_X15Y126        LUT4 (Prop_lut4_I0_O)        0.124     3.974 r  cpu0/id_ex0/npc[24]_bret_bret_bret__54_i_1/O
                         net (fo=6, routed)           0.798     4.772    cpu0/bp0/target_reg_64_127_3_5/DIA
    SLICE_X10Y123        RAMD64E                                      r  cpu0/bp0/target_reg_64_127_3_5/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_clk_wiz_0_1 rise edge)
                                                      5.000     5.000 r  
    W5                                                0.000     5.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     5.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.569    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -7.750    -0.181 r  clk_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.576     1.396    clk_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.487 r  clk_inst/inst/clkout5_buf/O
                         net (fo=3831, routed)        1.600     3.087    cpu0/bp0/target_reg_64_127_3_5/WCLK
    SLICE_X10Y123        RAMD64E                                      r  cpu0/bp0/target_reg_64_127_3_5/RAMA/CLK
                         clock pessimism             -0.489     2.597    
                         clock uncertainty           -0.062     2.535    
    SLICE_X10Y123        RAMD64E (Setup_ramd64e_CLK_I)
                                                     -0.327     2.208    cpu0/bp0/target_reg_64_127_3_5/RAMA
  -------------------------------------------------------------------
                         required time                          2.208    
                         arrival time                          -4.772    
  -------------------------------------------------------------------
                         slack                                 -2.564    

Slack (VIOLATED) :        -2.562ns  (required time - arrival time)
  Source:                 cpu0/id_ex0/ex_reg2_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out5_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            cpu0/bp0/target_reg_0_63_12_12/DP/I
                            (rising edge-triggered cell RAMD64E clocked by clk_out5_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out5_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out5_clk_wiz_0_1 rise@5.000ns - clk_out5_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.777ns  (logic 1.783ns (26.311%)  route 4.994ns (73.689%))
  Logic Levels:           8  (CARRY4=4 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.912ns = ( 3.088 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.301ns
    Clock Pessimism Removal (CPR):    -0.489ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -8.482    -5.770 r  clk_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.655    -4.115    clk_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_inst/inst/clkout5_buf/O
                         net (fo=3831, routed)        1.718    -2.301    cpu0/id_ex0/clk_out5
    SLICE_X49Y124        FDRE                                         r  cpu0/id_ex0/ex_reg2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y124        FDRE (Prop_fdre_C_Q)         0.456    -1.845 f  cpu0/id_ex0/ex_reg2_reg[3]/Q
                         net (fo=102, routed)         1.395    -0.450    cpu0/id_ex0/ex_reg2[3]
    SLICE_X42Y131        LUT4 (Prop_lut4_I0_O)        0.150    -0.300 r  cpu0/id_ex0/tag_reg_0_63_0_2_i_48/O
                         net (fo=1, routed)           0.000    -0.300    cpu0/id_ex0/tag_reg_0_63_0_2_i_48_n_0
    SLICE_X42Y131        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.454     0.154 r  cpu0/id_ex0/tag_reg_0_63_0_2_i_37/CO[3]
                         net (fo=1, routed)           0.000     0.154    cpu0/id_ex0/tag_reg_0_63_0_2_i_37_n_0
    SLICE_X42Y132        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.271 r  cpu0/id_ex0/tag_reg_0_63_0_2_i_24/CO[3]
                         net (fo=1, routed)           0.000     0.271    cpu0/id_ex0/tag_reg_0_63_0_2_i_24_n_0
    SLICE_X42Y133        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.388 r  cpu0/id_ex0/tag_reg_0_63_0_2_i_10/CO[3]
                         net (fo=1, routed)           0.000     0.388    cpu0/id_ex0/tag_reg_0_63_0_2_i_10_n_0
    SLICE_X42Y134        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.505 f  cpu0/id_ex0/tag_reg_0_63_0_2_i_5/CO[3]
                         net (fo=3, routed)           1.372     1.877    cpu0/id_ex0/ex0/bgeu
    SLICE_X31Y128        LUT6 (Prop_lut6_I5_O)        0.124     2.001 f  cpu0/id_ex0/npc[24]_bret_bret__3_i_9/O
                         net (fo=1, routed)           0.586     2.587    cpu0/id_ex0/npc[24]_bret_bret__3_i_9_n_0
    SLICE_X28Y128        LUT5 (Prop_lut5_I4_O)        0.124     2.711 f  cpu0/id_ex0/npc[24]_bret_bret__3_i_2/O
                         net (fo=35, routed)          0.604     3.315    cpu0/id_ex0/npc[24]_bret_bret__3_i_2_n_0
    SLICE_X28Y127        LUT4 (Prop_lut4_I0_O)        0.124     3.439 r  cpu0/id_ex0/npc[24]_bret_bret_bret__18_i_1/O
                         net (fo=9, routed)           1.037     4.476    cpu0/bp0/target_reg_0_63_12_12/D
    SLICE_X10Y127        RAMD64E                                      r  cpu0/bp0/target_reg_0_63_12_12/DP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_clk_wiz_0_1 rise edge)
                                                      5.000     5.000 r  
    W5                                                0.000     5.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     5.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.569    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -7.750    -0.181 r  clk_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.576     1.396    clk_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.487 r  clk_inst/inst/clkout5_buf/O
                         net (fo=3831, routed)        1.601     3.088    cpu0/bp0/target_reg_0_63_12_12/WCLK
    SLICE_X10Y127        RAMD64E                                      r  cpu0/bp0/target_reg_0_63_12_12/DP/CLK
                         clock pessimism             -0.489     2.598    
                         clock uncertainty           -0.062     2.536    
    SLICE_X10Y127        RAMD64E (Setup_ramd64e_CLK_I)
                                                     -0.622     1.914    cpu0/bp0/target_reg_0_63_12_12/DP
  -------------------------------------------------------------------
                         required time                          1.914    
                         arrival time                          -4.476    
  -------------------------------------------------------------------
                         slack                                 -2.562    

Slack (VIOLATED) :        -2.557ns  (required time - arrival time)
  Source:                 cpu0/id_ex0/ex_reg2_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out5_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            cpu0/bp0/target_reg_64_127_12_12/DP/I
                            (rising edge-triggered cell RAMD64E clocked by clk_out5_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out5_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out5_clk_wiz_0_1 rise@5.000ns - clk_out5_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.778ns  (logic 1.783ns (26.305%)  route 4.995ns (73.695%))
  Logic Levels:           8  (CARRY4=4 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.905ns = ( 3.095 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.301ns
    Clock Pessimism Removal (CPR):    -0.489ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -8.482    -5.770 r  clk_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.655    -4.115    clk_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_inst/inst/clkout5_buf/O
                         net (fo=3831, routed)        1.718    -2.301    cpu0/id_ex0/clk_out5
    SLICE_X49Y124        FDRE                                         r  cpu0/id_ex0/ex_reg2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y124        FDRE (Prop_fdre_C_Q)         0.456    -1.845 f  cpu0/id_ex0/ex_reg2_reg[3]/Q
                         net (fo=102, routed)         1.395    -0.450    cpu0/id_ex0/ex_reg2[3]
    SLICE_X42Y131        LUT4 (Prop_lut4_I0_O)        0.150    -0.300 r  cpu0/id_ex0/tag_reg_0_63_0_2_i_48/O
                         net (fo=1, routed)           0.000    -0.300    cpu0/id_ex0/tag_reg_0_63_0_2_i_48_n_0
    SLICE_X42Y131        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.454     0.154 r  cpu0/id_ex0/tag_reg_0_63_0_2_i_37/CO[3]
                         net (fo=1, routed)           0.000     0.154    cpu0/id_ex0/tag_reg_0_63_0_2_i_37_n_0
    SLICE_X42Y132        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.271 r  cpu0/id_ex0/tag_reg_0_63_0_2_i_24/CO[3]
                         net (fo=1, routed)           0.000     0.271    cpu0/id_ex0/tag_reg_0_63_0_2_i_24_n_0
    SLICE_X42Y133        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.388 r  cpu0/id_ex0/tag_reg_0_63_0_2_i_10/CO[3]
                         net (fo=1, routed)           0.000     0.388    cpu0/id_ex0/tag_reg_0_63_0_2_i_10_n_0
    SLICE_X42Y134        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.505 f  cpu0/id_ex0/tag_reg_0_63_0_2_i_5/CO[3]
                         net (fo=3, routed)           1.372     1.877    cpu0/id_ex0/ex0/bgeu
    SLICE_X31Y128        LUT6 (Prop_lut6_I5_O)        0.124     2.001 f  cpu0/id_ex0/npc[24]_bret_bret__3_i_9/O
                         net (fo=1, routed)           0.586     2.587    cpu0/id_ex0/npc[24]_bret_bret__3_i_9_n_0
    SLICE_X28Y128        LUT5 (Prop_lut5_I4_O)        0.124     2.711 f  cpu0/id_ex0/npc[24]_bret_bret__3_i_2/O
                         net (fo=35, routed)          0.604     3.315    cpu0/id_ex0/npc[24]_bret_bret__3_i_2_n_0
    SLICE_X28Y127        LUT4 (Prop_lut4_I0_O)        0.124     3.439 r  cpu0/id_ex0/npc[24]_bret_bret_bret__18_i_1/O
                         net (fo=9, routed)           1.039     4.478    cpu0/bp0/target_reg_64_127_12_12/D
    SLICE_X12Y133        RAMD64E                                      r  cpu0/bp0/target_reg_64_127_12_12/DP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_clk_wiz_0_1 rise edge)
                                                      5.000     5.000 r  
    W5                                                0.000     5.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     5.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.569    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -7.750    -0.181 r  clk_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.576     1.396    clk_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.487 r  clk_inst/inst/clkout5_buf/O
                         net (fo=3831, routed)        1.608     3.095    cpu0/bp0/target_reg_64_127_12_12/WCLK
    SLICE_X12Y133        RAMD64E                                      r  cpu0/bp0/target_reg_64_127_12_12/DP/CLK
                         clock pessimism             -0.489     2.605    
                         clock uncertainty           -0.062     2.543    
    SLICE_X12Y133        RAMD64E (Setup_ramd64e_CLK_I)
                                                     -0.622     1.921    cpu0/bp0/target_reg_64_127_12_12/DP
  -------------------------------------------------------------------
                         required time                          1.921    
                         arrival time                          -4.478    
  -------------------------------------------------------------------
                         slack                                 -2.557    

Slack (VIOLATED) :        -2.549ns  (required time - arrival time)
  Source:                 cpu0/id_ex0/ex_reg2_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out5_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            cpu0/bp0/target_reg_192_255_12_12/DP/I
                            (rising edge-triggered cell RAMD64E clocked by clk_out5_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out5_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out5_clk_wiz_0_1 rise@5.000ns - clk_out5_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.767ns  (logic 1.783ns (26.348%)  route 4.984ns (73.652%))
  Logic Levels:           8  (CARRY4=4 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.909ns = ( 3.091 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.301ns
    Clock Pessimism Removal (CPR):    -0.489ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -8.482    -5.770 r  clk_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.655    -4.115    clk_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_inst/inst/clkout5_buf/O
                         net (fo=3831, routed)        1.718    -2.301    cpu0/id_ex0/clk_out5
    SLICE_X49Y124        FDRE                                         r  cpu0/id_ex0/ex_reg2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y124        FDRE (Prop_fdre_C_Q)         0.456    -1.845 f  cpu0/id_ex0/ex_reg2_reg[3]/Q
                         net (fo=102, routed)         1.395    -0.450    cpu0/id_ex0/ex_reg2[3]
    SLICE_X42Y131        LUT4 (Prop_lut4_I0_O)        0.150    -0.300 r  cpu0/id_ex0/tag_reg_0_63_0_2_i_48/O
                         net (fo=1, routed)           0.000    -0.300    cpu0/id_ex0/tag_reg_0_63_0_2_i_48_n_0
    SLICE_X42Y131        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.454     0.154 r  cpu0/id_ex0/tag_reg_0_63_0_2_i_37/CO[3]
                         net (fo=1, routed)           0.000     0.154    cpu0/id_ex0/tag_reg_0_63_0_2_i_37_n_0
    SLICE_X42Y132        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.271 r  cpu0/id_ex0/tag_reg_0_63_0_2_i_24/CO[3]
                         net (fo=1, routed)           0.000     0.271    cpu0/id_ex0/tag_reg_0_63_0_2_i_24_n_0
    SLICE_X42Y133        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.388 r  cpu0/id_ex0/tag_reg_0_63_0_2_i_10/CO[3]
                         net (fo=1, routed)           0.000     0.388    cpu0/id_ex0/tag_reg_0_63_0_2_i_10_n_0
    SLICE_X42Y134        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.505 f  cpu0/id_ex0/tag_reg_0_63_0_2_i_5/CO[3]
                         net (fo=3, routed)           1.372     1.877    cpu0/id_ex0/ex0/bgeu
    SLICE_X31Y128        LUT6 (Prop_lut6_I5_O)        0.124     2.001 f  cpu0/id_ex0/npc[24]_bret_bret__3_i_9/O
                         net (fo=1, routed)           0.586     2.587    cpu0/id_ex0/npc[24]_bret_bret__3_i_9_n_0
    SLICE_X28Y128        LUT5 (Prop_lut5_I4_O)        0.124     2.711 f  cpu0/id_ex0/npc[24]_bret_bret__3_i_2/O
                         net (fo=35, routed)          0.604     3.315    cpu0/id_ex0/npc[24]_bret_bret__3_i_2_n_0
    SLICE_X28Y127        LUT4 (Prop_lut4_I0_O)        0.124     3.439 r  cpu0/id_ex0/npc[24]_bret_bret_bret__18_i_1/O
                         net (fo=9, routed)           1.028     4.466    cpu0/bp0/target_reg_192_255_12_12/D
    SLICE_X10Y130        RAMD64E                                      r  cpu0/bp0/target_reg_192_255_12_12/DP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_clk_wiz_0_1 rise edge)
                                                      5.000     5.000 r  
    W5                                                0.000     5.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     5.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.569    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -7.750    -0.181 r  clk_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.576     1.396    clk_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.487 r  clk_inst/inst/clkout5_buf/O
                         net (fo=3831, routed)        1.604     3.091    cpu0/bp0/target_reg_192_255_12_12/WCLK
    SLICE_X10Y130        RAMD64E                                      r  cpu0/bp0/target_reg_192_255_12_12/DP/CLK
                         clock pessimism             -0.489     2.601    
                         clock uncertainty           -0.062     2.539    
    SLICE_X10Y130        RAMD64E (Setup_ramd64e_CLK_I)
                                                     -0.622     1.917    cpu0/bp0/target_reg_192_255_12_12/DP
  -------------------------------------------------------------------
                         required time                          1.917    
                         arrival time                          -4.466    
  -------------------------------------------------------------------
                         slack                                 -2.549    

Slack (VIOLATED) :        -2.536ns  (required time - arrival time)
  Source:                 cpu0/id_ex0/ex_reg2_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out5_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            cpu0/bp0/target_reg_128_191_3_5/RAMB/I
                            (rising edge-triggered cell RAMD64E clocked by clk_out5_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out5_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out5_clk_wiz_0_1 rise@5.000ns - clk_out5_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.035ns  (logic 1.783ns (25.345%)  route 5.252ns (74.655%))
  Logic Levels:           8  (CARRY4=4 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.915ns = ( 3.085 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.301ns
    Clock Pessimism Removal (CPR):    -0.489ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -8.482    -5.770 r  clk_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.655    -4.115    clk_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_inst/inst/clkout5_buf/O
                         net (fo=3831, routed)        1.718    -2.301    cpu0/id_ex0/clk_out5
    SLICE_X49Y124        FDRE                                         r  cpu0/id_ex0/ex_reg2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y124        FDRE (Prop_fdre_C_Q)         0.456    -1.845 f  cpu0/id_ex0/ex_reg2_reg[3]/Q
                         net (fo=102, routed)         1.395    -0.450    cpu0/id_ex0/ex_reg2[3]
    SLICE_X42Y131        LUT4 (Prop_lut4_I0_O)        0.150    -0.300 r  cpu0/id_ex0/tag_reg_0_63_0_2_i_48/O
                         net (fo=1, routed)           0.000    -0.300    cpu0/id_ex0/tag_reg_0_63_0_2_i_48_n_0
    SLICE_X42Y131        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.454     0.154 r  cpu0/id_ex0/tag_reg_0_63_0_2_i_37/CO[3]
                         net (fo=1, routed)           0.000     0.154    cpu0/id_ex0/tag_reg_0_63_0_2_i_37_n_0
    SLICE_X42Y132        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.271 r  cpu0/id_ex0/tag_reg_0_63_0_2_i_24/CO[3]
                         net (fo=1, routed)           0.000     0.271    cpu0/id_ex0/tag_reg_0_63_0_2_i_24_n_0
    SLICE_X42Y133        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.388 r  cpu0/id_ex0/tag_reg_0_63_0_2_i_10/CO[3]
                         net (fo=1, routed)           0.000     0.388    cpu0/id_ex0/tag_reg_0_63_0_2_i_10_n_0
    SLICE_X42Y134        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.505 f  cpu0/id_ex0/tag_reg_0_63_0_2_i_5/CO[3]
                         net (fo=3, routed)           1.372     1.877    cpu0/id_ex0/ex0/bgeu
    SLICE_X31Y128        LUT6 (Prop_lut6_I5_O)        0.124     2.001 f  cpu0/id_ex0/npc[24]_bret_bret__3_i_9/O
                         net (fo=1, routed)           0.586     2.587    cpu0/id_ex0/npc[24]_bret_bret__3_i_9_n_0
    SLICE_X28Y128        LUT5 (Prop_lut5_I4_O)        0.124     2.711 f  cpu0/id_ex0/npc[24]_bret_bret__3_i_2/O
                         net (fo=35, routed)          0.734     3.445    cpu0/id_ex0/npc[24]_bret_bret__3_i_2_n_0
    SLICE_X29Y126        LUT4 (Prop_lut4_I0_O)        0.124     3.569 r  cpu0/id_ex0/npc[24]_bret_bret_bret__50_i_1/O
                         net (fo=9, routed)           1.166     4.734    cpu0/bp0/target_reg_128_191_3_5/DIB
    SLICE_X12Y124        RAMD64E                                      r  cpu0/bp0/target_reg_128_191_3_5/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_clk_wiz_0_1 rise edge)
                                                      5.000     5.000 r  
    W5                                                0.000     5.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     5.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.569    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -7.750    -0.181 r  clk_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.576     1.396    clk_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.487 r  clk_inst/inst/clkout5_buf/O
                         net (fo=3831, routed)        1.598     3.085    cpu0/bp0/target_reg_128_191_3_5/WCLK
    SLICE_X12Y124        RAMD64E                                      r  cpu0/bp0/target_reg_128_191_3_5/RAMB/CLK
                         clock pessimism             -0.489     2.595    
                         clock uncertainty           -0.062     2.533    
    SLICE_X12Y124        RAMD64E (Setup_ramd64e_CLK_I)
                                                     -0.335     2.198    cpu0/bp0/target_reg_128_191_3_5/RAMB
  -------------------------------------------------------------------
                         required time                          2.198    
                         arrival time                          -4.734    
  -------------------------------------------------------------------
                         slack                                 -2.536    

Slack (VIOLATED) :        -2.536ns  (required time - arrival time)
  Source:                 cpu0/id_ex0/ex_reg2_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out5_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            cpu0/bp0/target_reg_192_255_0_2/RAMB/I
                            (rising edge-triggered cell RAMD64E clocked by clk_out5_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out5_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out5_clk_wiz_0_1 rise@5.000ns - clk_out5_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.036ns  (logic 1.783ns (25.341%)  route 5.253ns (74.659%))
  Logic Levels:           8  (CARRY4=4 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.913ns = ( 3.087 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.301ns
    Clock Pessimism Removal (CPR):    -0.489ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -8.482    -5.770 r  clk_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.655    -4.115    clk_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_inst/inst/clkout5_buf/O
                         net (fo=3831, routed)        1.718    -2.301    cpu0/id_ex0/clk_out5
    SLICE_X49Y124        FDRE                                         r  cpu0/id_ex0/ex_reg2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y124        FDRE (Prop_fdre_C_Q)         0.456    -1.845 f  cpu0/id_ex0/ex_reg2_reg[3]/Q
                         net (fo=102, routed)         1.395    -0.450    cpu0/id_ex0/ex_reg2[3]
    SLICE_X42Y131        LUT4 (Prop_lut4_I0_O)        0.150    -0.300 r  cpu0/id_ex0/tag_reg_0_63_0_2_i_48/O
                         net (fo=1, routed)           0.000    -0.300    cpu0/id_ex0/tag_reg_0_63_0_2_i_48_n_0
    SLICE_X42Y131        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.454     0.154 r  cpu0/id_ex0/tag_reg_0_63_0_2_i_37/CO[3]
                         net (fo=1, routed)           0.000     0.154    cpu0/id_ex0/tag_reg_0_63_0_2_i_37_n_0
    SLICE_X42Y132        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.271 r  cpu0/id_ex0/tag_reg_0_63_0_2_i_24/CO[3]
                         net (fo=1, routed)           0.000     0.271    cpu0/id_ex0/tag_reg_0_63_0_2_i_24_n_0
    SLICE_X42Y133        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.388 r  cpu0/id_ex0/tag_reg_0_63_0_2_i_10/CO[3]
                         net (fo=1, routed)           0.000     0.388    cpu0/id_ex0/tag_reg_0_63_0_2_i_10_n_0
    SLICE_X42Y134        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.505 f  cpu0/id_ex0/tag_reg_0_63_0_2_i_5/CO[3]
                         net (fo=3, routed)           1.372     1.877    cpu0/id_ex0/ex0/bgeu
    SLICE_X31Y128        LUT6 (Prop_lut6_I5_O)        0.124     2.001 f  cpu0/id_ex0/npc[24]_bret_bret__3_i_9/O
                         net (fo=1, routed)           0.586     2.587    cpu0/id_ex0/npc[24]_bret_bret__3_i_9_n_0
    SLICE_X28Y128        LUT5 (Prop_lut5_I4_O)        0.124     2.711 f  cpu0/id_ex0/npc[24]_bret_bret__3_i_2/O
                         net (fo=35, routed)          1.018     3.729    cpu0/id_ex0/npc[24]_bret_bret__3_i_2_n_0
    SLICE_X27Y125        LUT4 (Prop_lut4_I0_O)        0.124     3.853 r  cpu0/id_ex0/npc[24]_bret_bret_bret__58_i_1/O
                         net (fo=6, routed)           0.883     4.736    cpu0/bp0/target_reg_192_255_0_2/DIB
    SLICE_X12Y123        RAMD64E                                      r  cpu0/bp0/target_reg_192_255_0_2/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_clk_wiz_0_1 rise edge)
                                                      5.000     5.000 r  
    W5                                                0.000     5.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     5.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.569    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -7.750    -0.181 r  clk_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.576     1.396    clk_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.487 r  clk_inst/inst/clkout5_buf/O
                         net (fo=3831, routed)        1.600     3.087    cpu0/bp0/target_reg_192_255_0_2/WCLK
    SLICE_X12Y123        RAMD64E                                      r  cpu0/bp0/target_reg_192_255_0_2/RAMB/CLK
                         clock pessimism             -0.489     2.597    
                         clock uncertainty           -0.062     2.535    
    SLICE_X12Y123        RAMD64E (Setup_ramd64e_CLK_I)
                                                     -0.335     2.200    cpu0/bp0/target_reg_192_255_0_2/RAMB
  -------------------------------------------------------------------
                         required time                          2.200    
                         arrival time                          -4.736    
  -------------------------------------------------------------------
                         slack                                 -2.536    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.018ns  (arrival time - required time)
  Source:                 hci0/uart_blk/uart_tx_fifo/q_wr_ptr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out5_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hci0/uart_blk/uart_tx_fifo/q_data_array_reg_576_639_3_5/RAMA/WADR2
                            (rising edge-triggered cell RAMD64E clocked by clk_out5_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out5_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out5_clk_wiz_0_1 rise@0.000ns - clk_out5_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.660%)  route 0.206ns (59.340%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.348ns
    Source Clock Delay      (SCD):    -0.574ns
    Clock Pessimism Removal (CPR):    0.213ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -2.322    -1.656 r  clk_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.501    -1.155    clk_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_inst/inst/clkout5_buf/O
                         net (fo=3831, routed)        0.555    -0.574    hci0/uart_blk/uart_tx_fifo/clk_out5
    SLICE_X32Y82         FDRE                                         r  hci0/uart_blk/uart_tx_fifo/q_wr_ptr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y82         FDRE (Prop_fdre_C_Q)         0.141    -0.433 r  hci0/uart_blk/uart_tx_fifo/q_wr_ptr_reg[2]/Q
                         net (fo=264, routed)         0.206    -0.227    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_576_639_3_5/ADDRD2
    SLICE_X30Y81         RAMD64E                                      r  hci0/uart_blk/uart_tx_fifo/q_data_array_reg_576_639_3_5/RAMA/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -2.638    -1.743 r  clk_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.546    -1.197    clk_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_inst/inst/clkout5_buf/O
                         net (fo=3831, routed)        0.820    -0.348    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_576_639_3_5/WCLK
    SLICE_X30Y81         RAMD64E                                      r  hci0/uart_blk/uart_tx_fifo/q_data_array_reg_576_639_3_5/RAMA/CLK
                         clock pessimism             -0.213    -0.561    
                         clock uncertainty            0.062    -0.499    
    SLICE_X30Y81         RAMD64E (Hold_ramd64e_CLK_WADR2)
                                                      0.254    -0.245    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_576_639_3_5/RAMA
  -------------------------------------------------------------------
                         required time                          0.245    
                         arrival time                          -0.227    
  -------------------------------------------------------------------
                         slack                                  0.018    

Slack (MET) :             0.018ns  (arrival time - required time)
  Source:                 hci0/uart_blk/uart_tx_fifo/q_wr_ptr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out5_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hci0/uart_blk/uart_tx_fifo/q_data_array_reg_576_639_3_5/RAMB/WADR2
                            (rising edge-triggered cell RAMD64E clocked by clk_out5_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out5_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out5_clk_wiz_0_1 rise@0.000ns - clk_out5_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.660%)  route 0.206ns (59.340%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.348ns
    Source Clock Delay      (SCD):    -0.574ns
    Clock Pessimism Removal (CPR):    0.213ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -2.322    -1.656 r  clk_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.501    -1.155    clk_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_inst/inst/clkout5_buf/O
                         net (fo=3831, routed)        0.555    -0.574    hci0/uart_blk/uart_tx_fifo/clk_out5
    SLICE_X32Y82         FDRE                                         r  hci0/uart_blk/uart_tx_fifo/q_wr_ptr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y82         FDRE (Prop_fdre_C_Q)         0.141    -0.433 r  hci0/uart_blk/uart_tx_fifo/q_wr_ptr_reg[2]/Q
                         net (fo=264, routed)         0.206    -0.227    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_576_639_3_5/ADDRD2
    SLICE_X30Y81         RAMD64E                                      r  hci0/uart_blk/uart_tx_fifo/q_data_array_reg_576_639_3_5/RAMB/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -2.638    -1.743 r  clk_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.546    -1.197    clk_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_inst/inst/clkout5_buf/O
                         net (fo=3831, routed)        0.820    -0.348    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_576_639_3_5/WCLK
    SLICE_X30Y81         RAMD64E                                      r  hci0/uart_blk/uart_tx_fifo/q_data_array_reg_576_639_3_5/RAMB/CLK
                         clock pessimism             -0.213    -0.561    
                         clock uncertainty            0.062    -0.499    
    SLICE_X30Y81         RAMD64E (Hold_ramd64e_CLK_WADR2)
                                                      0.254    -0.245    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_576_639_3_5/RAMB
  -------------------------------------------------------------------
                         required time                          0.245    
                         arrival time                          -0.227    
  -------------------------------------------------------------------
                         slack                                  0.018    

Slack (MET) :             0.018ns  (arrival time - required time)
  Source:                 hci0/uart_blk/uart_tx_fifo/q_wr_ptr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out5_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hci0/uart_blk/uart_tx_fifo/q_data_array_reg_576_639_3_5/RAMC/WADR2
                            (rising edge-triggered cell RAMD64E clocked by clk_out5_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out5_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out5_clk_wiz_0_1 rise@0.000ns - clk_out5_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.660%)  route 0.206ns (59.340%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.348ns
    Source Clock Delay      (SCD):    -0.574ns
    Clock Pessimism Removal (CPR):    0.213ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -2.322    -1.656 r  clk_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.501    -1.155    clk_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_inst/inst/clkout5_buf/O
                         net (fo=3831, routed)        0.555    -0.574    hci0/uart_blk/uart_tx_fifo/clk_out5
    SLICE_X32Y82         FDRE                                         r  hci0/uart_blk/uart_tx_fifo/q_wr_ptr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y82         FDRE (Prop_fdre_C_Q)         0.141    -0.433 r  hci0/uart_blk/uart_tx_fifo/q_wr_ptr_reg[2]/Q
                         net (fo=264, routed)         0.206    -0.227    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_576_639_3_5/ADDRD2
    SLICE_X30Y81         RAMD64E                                      r  hci0/uart_blk/uart_tx_fifo/q_data_array_reg_576_639_3_5/RAMC/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -2.638    -1.743 r  clk_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.546    -1.197    clk_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_inst/inst/clkout5_buf/O
                         net (fo=3831, routed)        0.820    -0.348    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_576_639_3_5/WCLK
    SLICE_X30Y81         RAMD64E                                      r  hci0/uart_blk/uart_tx_fifo/q_data_array_reg_576_639_3_5/RAMC/CLK
                         clock pessimism             -0.213    -0.561    
                         clock uncertainty            0.062    -0.499    
    SLICE_X30Y81         RAMD64E (Hold_ramd64e_CLK_WADR2)
                                                      0.254    -0.245    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_576_639_3_5/RAMC
  -------------------------------------------------------------------
                         required time                          0.245    
                         arrival time                          -0.227    
  -------------------------------------------------------------------
                         slack                                  0.018    

Slack (MET) :             0.018ns  (arrival time - required time)
  Source:                 hci0/uart_blk/uart_tx_fifo/q_wr_ptr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out5_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hci0/uart_blk/uart_tx_fifo/q_data_array_reg_576_639_3_5/RAMD/WADR2
                            (rising edge-triggered cell RAMD64E clocked by clk_out5_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out5_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out5_clk_wiz_0_1 rise@0.000ns - clk_out5_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.660%)  route 0.206ns (59.340%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.348ns
    Source Clock Delay      (SCD):    -0.574ns
    Clock Pessimism Removal (CPR):    0.213ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -2.322    -1.656 r  clk_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.501    -1.155    clk_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_inst/inst/clkout5_buf/O
                         net (fo=3831, routed)        0.555    -0.574    hci0/uart_blk/uart_tx_fifo/clk_out5
    SLICE_X32Y82         FDRE                                         r  hci0/uart_blk/uart_tx_fifo/q_wr_ptr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y82         FDRE (Prop_fdre_C_Q)         0.141    -0.433 r  hci0/uart_blk/uart_tx_fifo/q_wr_ptr_reg[2]/Q
                         net (fo=264, routed)         0.206    -0.227    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_576_639_3_5/ADDRD2
    SLICE_X30Y81         RAMD64E                                      r  hci0/uart_blk/uart_tx_fifo/q_data_array_reg_576_639_3_5/RAMD/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -2.638    -1.743 r  clk_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.546    -1.197    clk_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_inst/inst/clkout5_buf/O
                         net (fo=3831, routed)        0.820    -0.348    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_576_639_3_5/WCLK
    SLICE_X30Y81         RAMD64E                                      r  hci0/uart_blk/uart_tx_fifo/q_data_array_reg_576_639_3_5/RAMD/CLK
                         clock pessimism             -0.213    -0.561    
                         clock uncertainty            0.062    -0.499    
    SLICE_X30Y81         RAMD64E (Hold_ramd64e_CLK_WADR2)
                                                      0.254    -0.245    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_576_639_3_5/RAMD
  -------------------------------------------------------------------
                         required time                          0.245    
                         arrival time                          -0.227    
  -------------------------------------------------------------------
                         slack                                  0.018    

Slack (MET) :             0.026ns  (arrival time - required time)
  Source:                 hci0/uart_blk/uart_rx_blk/q_data_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out5_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_0_5/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out5_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out5_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out5_clk_wiz_0_1 rise@0.000ns - clk_out5_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.098%)  route 0.110ns (43.902%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.335ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    0.215ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -2.322    -1.656 r  clk_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.501    -1.155    clk_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_inst/inst/clkout5_buf/O
                         net (fo=3831, routed)        0.563    -0.566    hci0/uart_blk/uart_rx_blk/clk_out5
    SLICE_X51Y91         FDCE                                         r  hci0/uart_blk/uart_rx_blk/q_data_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y91         FDCE (Prop_fdce_C_Q)         0.141    -0.425 r  hci0/uart_blk/uart_rx_blk/q_data_reg[0]/Q
                         net (fo=2, routed)           0.110    -0.315    hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_0_5/DIA0
    SLICE_X52Y92         RAMD32                                       r  hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_0_5/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -2.638    -1.743 r  clk_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.546    -1.197    clk_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_inst/inst/clkout5_buf/O
                         net (fo=3831, routed)        0.833    -0.335    hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_0_5/WCLK
    SLICE_X52Y92         RAMD32                                       r  hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_0_5/RAMA/CLK
                         clock pessimism             -0.215    -0.550    
                         clock uncertainty            0.062    -0.488    
    SLICE_X52Y92         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147    -0.341    hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_0_5/RAMA
  -------------------------------------------------------------------
                         required time                          0.341    
                         arrival time                          -0.315    
  -------------------------------------------------------------------
                         slack                                  0.026    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 hci0/io_in_fifo/q_wr_ptr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out5_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hci0/io_in_fifo/q_data_array_reg_704_767_6_6/DP/WADR0
                            (rising edge-triggered cell RAMD64E clocked by clk_out5_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out5_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out5_clk_wiz_0_1 rise@0.000ns - clk_out5_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.425ns  (logic 0.141ns (33.171%)  route 0.284ns (66.829%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.338ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -2.322    -1.656 r  clk_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.501    -1.155    clk_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_inst/inst/clkout5_buf/O
                         net (fo=3831, routed)        0.561    -0.568    hci0/io_in_fifo/clk_out5
    SLICE_X45Y91         FDRE                                         r  hci0/io_in_fifo/q_wr_ptr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y91         FDRE (Prop_fdre_C_Q)         0.141    -0.427 r  hci0/io_in_fifo/q_wr_ptr_reg[0]/Q
                         net (fo=266, routed)         0.284    -0.143    hci0/io_in_fifo/q_data_array_reg_704_767_6_6/A0
    SLICE_X46Y92         RAMD64E                                      r  hci0/io_in_fifo/q_data_array_reg_704_767_6_6/DP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -2.638    -1.743 r  clk_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.546    -1.197    clk_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_inst/inst/clkout5_buf/O
                         net (fo=3831, routed)        0.831    -0.338    hci0/io_in_fifo/q_data_array_reg_704_767_6_6/WCLK
    SLICE_X46Y92         RAMD64E                                      r  hci0/io_in_fifo/q_data_array_reg_704_767_6_6/DP/CLK
                         clock pessimism             -0.214    -0.552    
                         clock uncertainty            0.062    -0.490    
    SLICE_X46Y92         RAMD64E (Hold_ramd64e_CLK_WADR0)
                                                      0.310    -0.180    hci0/io_in_fifo/q_data_array_reg_704_767_6_6/DP
  -------------------------------------------------------------------
                         required time                          0.180    
                         arrival time                          -0.143    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 hci0/io_in_fifo/q_wr_ptr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out5_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hci0/io_in_fifo/q_data_array_reg_704_767_6_6/SP/WADR0
                            (rising edge-triggered cell RAMD64E clocked by clk_out5_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out5_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out5_clk_wiz_0_1 rise@0.000ns - clk_out5_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.425ns  (logic 0.141ns (33.171%)  route 0.284ns (66.829%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.338ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -2.322    -1.656 r  clk_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.501    -1.155    clk_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_inst/inst/clkout5_buf/O
                         net (fo=3831, routed)        0.561    -0.568    hci0/io_in_fifo/clk_out5
    SLICE_X45Y91         FDRE                                         r  hci0/io_in_fifo/q_wr_ptr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y91         FDRE (Prop_fdre_C_Q)         0.141    -0.427 r  hci0/io_in_fifo/q_wr_ptr_reg[0]/Q
                         net (fo=266, routed)         0.284    -0.143    hci0/io_in_fifo/q_data_array_reg_704_767_6_6/A0
    SLICE_X46Y92         RAMD64E                                      r  hci0/io_in_fifo/q_data_array_reg_704_767_6_6/SP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -2.638    -1.743 r  clk_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.546    -1.197    clk_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_inst/inst/clkout5_buf/O
                         net (fo=3831, routed)        0.831    -0.338    hci0/io_in_fifo/q_data_array_reg_704_767_6_6/WCLK
    SLICE_X46Y92         RAMD64E                                      r  hci0/io_in_fifo/q_data_array_reg_704_767_6_6/SP/CLK
                         clock pessimism             -0.214    -0.552    
                         clock uncertainty            0.062    -0.490    
    SLICE_X46Y92         RAMD64E (Hold_ramd64e_CLK_WADR0)
                                                      0.310    -0.180    hci0/io_in_fifo/q_data_array_reg_704_767_6_6/SP
  -------------------------------------------------------------------
                         required time                          0.180    
                         arrival time                          -0.143    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 hci0/io_in_fifo/q_wr_ptr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out5_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hci0/io_in_fifo/q_data_array_reg_704_767_7_7/DP/WADR0
                            (rising edge-triggered cell RAMD64E clocked by clk_out5_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out5_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out5_clk_wiz_0_1 rise@0.000ns - clk_out5_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.425ns  (logic 0.141ns (33.171%)  route 0.284ns (66.829%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.338ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -2.322    -1.656 r  clk_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.501    -1.155    clk_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_inst/inst/clkout5_buf/O
                         net (fo=3831, routed)        0.561    -0.568    hci0/io_in_fifo/clk_out5
    SLICE_X45Y91         FDRE                                         r  hci0/io_in_fifo/q_wr_ptr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y91         FDRE (Prop_fdre_C_Q)         0.141    -0.427 r  hci0/io_in_fifo/q_wr_ptr_reg[0]/Q
                         net (fo=266, routed)         0.284    -0.143    hci0/io_in_fifo/q_data_array_reg_704_767_7_7/A0
    SLICE_X46Y92         RAMD64E                                      r  hci0/io_in_fifo/q_data_array_reg_704_767_7_7/DP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -2.638    -1.743 r  clk_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.546    -1.197    clk_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_inst/inst/clkout5_buf/O
                         net (fo=3831, routed)        0.831    -0.338    hci0/io_in_fifo/q_data_array_reg_704_767_7_7/WCLK
    SLICE_X46Y92         RAMD64E                                      r  hci0/io_in_fifo/q_data_array_reg_704_767_7_7/DP/CLK
                         clock pessimism             -0.214    -0.552    
                         clock uncertainty            0.062    -0.490    
    SLICE_X46Y92         RAMD64E (Hold_ramd64e_CLK_WADR0)
                                                      0.310    -0.180    hci0/io_in_fifo/q_data_array_reg_704_767_7_7/DP
  -------------------------------------------------------------------
                         required time                          0.180    
                         arrival time                          -0.143    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 hci0/io_in_fifo/q_wr_ptr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out5_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hci0/io_in_fifo/q_data_array_reg_704_767_7_7/SP/WADR0
                            (rising edge-triggered cell RAMD64E clocked by clk_out5_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out5_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out5_clk_wiz_0_1 rise@0.000ns - clk_out5_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.425ns  (logic 0.141ns (33.171%)  route 0.284ns (66.829%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.338ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -2.322    -1.656 r  clk_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.501    -1.155    clk_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_inst/inst/clkout5_buf/O
                         net (fo=3831, routed)        0.561    -0.568    hci0/io_in_fifo/clk_out5
    SLICE_X45Y91         FDRE                                         r  hci0/io_in_fifo/q_wr_ptr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y91         FDRE (Prop_fdre_C_Q)         0.141    -0.427 r  hci0/io_in_fifo/q_wr_ptr_reg[0]/Q
                         net (fo=266, routed)         0.284    -0.143    hci0/io_in_fifo/q_data_array_reg_704_767_7_7/A0
    SLICE_X46Y92         RAMD64E                                      r  hci0/io_in_fifo/q_data_array_reg_704_767_7_7/SP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -2.638    -1.743 r  clk_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.546    -1.197    clk_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_inst/inst/clkout5_buf/O
                         net (fo=3831, routed)        0.831    -0.338    hci0/io_in_fifo/q_data_array_reg_704_767_7_7/WCLK
    SLICE_X46Y92         RAMD64E                                      r  hci0/io_in_fifo/q_data_array_reg_704_767_7_7/SP/CLK
                         clock pessimism             -0.214    -0.552    
                         clock uncertainty            0.062    -0.490    
    SLICE_X46Y92         RAMD64E (Hold_ramd64e_CLK_WADR0)
                                                      0.310    -0.180    hci0/io_in_fifo/q_data_array_reg_704_767_7_7/SP
  -------------------------------------------------------------------
                         required time                          0.180    
                         arrival time                          -0.143    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 hci0/q_io_in_wr_data_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out5_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hci0/io_in_fifo/q_data_array_reg_512_575_7_7/SP/I
                            (rising edge-triggered cell RAMD64E clocked by clk_out5_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out5_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out5_clk_wiz_0_1 rise@0.000ns - clk_out5_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.141ns (53.276%)  route 0.124ns (46.724%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.338ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -2.322    -1.656 r  clk_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.501    -1.155    clk_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_inst/inst/clkout5_buf/O
                         net (fo=3831, routed)        0.561    -0.568    hci0/clk_out5
    SLICE_X40Y94         FDRE                                         r  hci0/q_io_in_wr_data_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y94         FDRE (Prop_fdre_C_Q)         0.141    -0.427 r  hci0/q_io_in_wr_data_reg[7]/Q
                         net (fo=32, routed)          0.124    -0.304    hci0/io_in_fifo/q_data_array_reg_512_575_7_7/D
    SLICE_X42Y94         RAMD64E                                      r  hci0/io_in_fifo/q_data_array_reg_512_575_7_7/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -2.638    -1.743 r  clk_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.546    -1.197    clk_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_inst/inst/clkout5_buf/O
                         net (fo=3831, routed)        0.831    -0.338    hci0/io_in_fifo/q_data_array_reg_512_575_7_7/WCLK
    SLICE_X42Y94         RAMD64E                                      r  hci0/io_in_fifo/q_data_array_reg_512_575_7_7/SP/CLK
                         clock pessimism             -0.214    -0.552    
                         clock uncertainty            0.062    -0.490    
    SLICE_X42Y94         RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.146    -0.344    hci0/io_in_fifo/q_data_array_reg_512_575_7_7/SP
  -------------------------------------------------------------------
                         required time                          0.344    
                         arrival time                          -0.304    
  -------------------------------------------------------------------
                         slack                                  0.041    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out5_clk_wiz_0
  To Clock:  clk_out5_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        0.446ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.758ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.446ns  (required time - arrival time)
  Source:                 rst_reg_replica_11/C
                            (rising edge-triggered cell FDPE clocked by clk_out5_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_data_bit_idx_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out5_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out5_clk_wiz_0 rise@5.000ns - clk_out5_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.785ns  (logic 0.456ns (12.048%)  route 3.329ns (87.952%))
  Logic Levels:           0  
  Clock Path Skew:        -0.302ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.086ns = ( 2.914 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.283ns
    Clock Pessimism Removal (CPR):    -0.498ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -8.482    -5.770 r  clk_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.655    -4.115    clk_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_inst/inst/clkout5_buf/O
                         net (fo=3831, routed)        1.736    -2.283    clk
    SLICE_X35Y102        FDPE                                         r  rst_reg_replica_11/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y102        FDPE (Prop_fdpe_C_Q)         0.456    -1.827 f  rst_reg_replica_11/Q
                         net (fo=244, routed)         3.329     1.502    hci0/uart_blk/uart_tx_blk/rst_repN_11_alias
    SLICE_X39Y83         FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_data_bit_idx_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    W5                                                0.000     5.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     5.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.569    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -7.750    -0.181 r  clk_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.576     1.396    clk_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.487 r  clk_inst/inst/clkout5_buf/O
                         net (fo=3831, routed)        1.428     2.914    hci0/uart_blk/uart_tx_blk/clk_out5
    SLICE_X39Y83         FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_data_bit_idx_reg[0]/C
                         clock pessimism             -0.498     2.416    
                         clock uncertainty           -0.062     2.354    
    SLICE_X39Y83         FDCE (Recov_fdce_C_CLR)     -0.405     1.949    hci0/uart_blk/uart_tx_blk/q_data_bit_idx_reg[0]
  -------------------------------------------------------------------
                         required time                          1.949    
                         arrival time                          -1.502    
  -------------------------------------------------------------------
                         slack                                  0.446    

Slack (MET) :             0.446ns  (required time - arrival time)
  Source:                 rst_reg_replica_11/C
                            (rising edge-triggered cell FDPE clocked by clk_out5_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_data_bit_idx_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out5_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out5_clk_wiz_0 rise@5.000ns - clk_out5_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.785ns  (logic 0.456ns (12.048%)  route 3.329ns (87.952%))
  Logic Levels:           0  
  Clock Path Skew:        -0.302ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.086ns = ( 2.914 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.283ns
    Clock Pessimism Removal (CPR):    -0.498ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -8.482    -5.770 r  clk_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.655    -4.115    clk_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_inst/inst/clkout5_buf/O
                         net (fo=3831, routed)        1.736    -2.283    clk
    SLICE_X35Y102        FDPE                                         r  rst_reg_replica_11/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y102        FDPE (Prop_fdpe_C_Q)         0.456    -1.827 f  rst_reg_replica_11/Q
                         net (fo=244, routed)         3.329     1.502    hci0/uart_blk/uart_tx_blk/rst_repN_11_alias
    SLICE_X39Y83         FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_data_bit_idx_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    W5                                                0.000     5.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     5.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.569    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -7.750    -0.181 r  clk_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.576     1.396    clk_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.487 r  clk_inst/inst/clkout5_buf/O
                         net (fo=3831, routed)        1.428     2.914    hci0/uart_blk/uart_tx_blk/clk_out5
    SLICE_X39Y83         FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_data_bit_idx_reg[1]/C
                         clock pessimism             -0.498     2.416    
                         clock uncertainty           -0.062     2.354    
    SLICE_X39Y83         FDCE (Recov_fdce_C_CLR)     -0.405     1.949    hci0/uart_blk/uart_tx_blk/q_data_bit_idx_reg[1]
  -------------------------------------------------------------------
                         required time                          1.949    
                         arrival time                          -1.502    
  -------------------------------------------------------------------
                         slack                                  0.446    

Slack (MET) :             0.446ns  (required time - arrival time)
  Source:                 rst_reg_replica_11/C
                            (rising edge-triggered cell FDPE clocked by clk_out5_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_data_bit_idx_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out5_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out5_clk_wiz_0 rise@5.000ns - clk_out5_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.785ns  (logic 0.456ns (12.048%)  route 3.329ns (87.952%))
  Logic Levels:           0  
  Clock Path Skew:        -0.302ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.086ns = ( 2.914 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.283ns
    Clock Pessimism Removal (CPR):    -0.498ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -8.482    -5.770 r  clk_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.655    -4.115    clk_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_inst/inst/clkout5_buf/O
                         net (fo=3831, routed)        1.736    -2.283    clk
    SLICE_X35Y102        FDPE                                         r  rst_reg_replica_11/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y102        FDPE (Prop_fdpe_C_Q)         0.456    -1.827 f  rst_reg_replica_11/Q
                         net (fo=244, routed)         3.329     1.502    hci0/uart_blk/uart_tx_blk/rst_repN_11_alias
    SLICE_X39Y83         FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_data_bit_idx_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    W5                                                0.000     5.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     5.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.569    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -7.750    -0.181 r  clk_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.576     1.396    clk_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.487 r  clk_inst/inst/clkout5_buf/O
                         net (fo=3831, routed)        1.428     2.914    hci0/uart_blk/uart_tx_blk/clk_out5
    SLICE_X39Y83         FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_data_bit_idx_reg[2]/C
                         clock pessimism             -0.498     2.416    
                         clock uncertainty           -0.062     2.354    
    SLICE_X39Y83         FDCE (Recov_fdce_C_CLR)     -0.405     1.949    hci0/uart_blk/uart_tx_blk/q_data_bit_idx_reg[2]
  -------------------------------------------------------------------
                         required time                          1.949    
                         arrival time                          -1.502    
  -------------------------------------------------------------------
                         slack                                  0.446    

Slack (MET) :             0.493ns  (required time - arrival time)
  Source:                 rst_reg_replica_11/C
                            (rising edge-triggered cell FDPE clocked by clk_out5_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_data_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out5_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out5_clk_wiz_0 rise@5.000ns - clk_out5_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.739ns  (logic 0.456ns (12.195%)  route 3.283ns (87.805%))
  Logic Levels:           0  
  Clock Path Skew:        -0.301ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.085ns = ( 2.915 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.283ns
    Clock Pessimism Removal (CPR):    -0.498ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -8.482    -5.770 r  clk_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.655    -4.115    clk_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_inst/inst/clkout5_buf/O
                         net (fo=3831, routed)        1.736    -2.283    clk
    SLICE_X35Y102        FDPE                                         r  rst_reg_replica_11/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y102        FDPE (Prop_fdpe_C_Q)         0.456    -1.827 f  rst_reg_replica_11/Q
                         net (fo=244, routed)         3.283     1.457    hci0/uart_blk/uart_tx_blk/rst_repN_11_alias
    SLICE_X36Y84         FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_data_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    W5                                                0.000     5.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     5.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.569    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -7.750    -0.181 r  clk_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.576     1.396    clk_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.487 r  clk_inst/inst/clkout5_buf/O
                         net (fo=3831, routed)        1.429     2.915    hci0/uart_blk/uart_tx_blk/clk_out5
    SLICE_X36Y84         FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_data_reg[2]/C
                         clock pessimism             -0.498     2.417    
                         clock uncertainty           -0.062     2.355    
    SLICE_X36Y84         FDCE (Recov_fdce_C_CLR)     -0.405     1.950    hci0/uart_blk/uart_tx_blk/q_data_reg[2]
  -------------------------------------------------------------------
                         required time                          1.950    
                         arrival time                          -1.457    
  -------------------------------------------------------------------
                         slack                                  0.493    

Slack (MET) :             0.493ns  (required time - arrival time)
  Source:                 rst_reg_replica_11/C
                            (rising edge-triggered cell FDPE clocked by clk_out5_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_data_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out5_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out5_clk_wiz_0 rise@5.000ns - clk_out5_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.739ns  (logic 0.456ns (12.195%)  route 3.283ns (87.805%))
  Logic Levels:           0  
  Clock Path Skew:        -0.301ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.085ns = ( 2.915 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.283ns
    Clock Pessimism Removal (CPR):    -0.498ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -8.482    -5.770 r  clk_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.655    -4.115    clk_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_inst/inst/clkout5_buf/O
                         net (fo=3831, routed)        1.736    -2.283    clk
    SLICE_X35Y102        FDPE                                         r  rst_reg_replica_11/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y102        FDPE (Prop_fdpe_C_Q)         0.456    -1.827 f  rst_reg_replica_11/Q
                         net (fo=244, routed)         3.283     1.457    hci0/uart_blk/uart_tx_blk/rst_repN_11_alias
    SLICE_X36Y84         FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_data_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    W5                                                0.000     5.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     5.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.569    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -7.750    -0.181 r  clk_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.576     1.396    clk_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.487 r  clk_inst/inst/clkout5_buf/O
                         net (fo=3831, routed)        1.429     2.915    hci0/uart_blk/uart_tx_blk/clk_out5
    SLICE_X36Y84         FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_data_reg[3]/C
                         clock pessimism             -0.498     2.417    
                         clock uncertainty           -0.062     2.355    
    SLICE_X36Y84         FDCE (Recov_fdce_C_CLR)     -0.405     1.950    hci0/uart_blk/uart_tx_blk/q_data_reg[3]
  -------------------------------------------------------------------
                         required time                          1.950    
                         arrival time                          -1.457    
  -------------------------------------------------------------------
                         slack                                  0.493    

Slack (MET) :             0.493ns  (required time - arrival time)
  Source:                 rst_reg_replica_11/C
                            (rising edge-triggered cell FDPE clocked by clk_out5_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_data_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out5_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out5_clk_wiz_0 rise@5.000ns - clk_out5_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.739ns  (logic 0.456ns (12.195%)  route 3.283ns (87.805%))
  Logic Levels:           0  
  Clock Path Skew:        -0.301ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.085ns = ( 2.915 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.283ns
    Clock Pessimism Removal (CPR):    -0.498ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -8.482    -5.770 r  clk_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.655    -4.115    clk_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_inst/inst/clkout5_buf/O
                         net (fo=3831, routed)        1.736    -2.283    clk
    SLICE_X35Y102        FDPE                                         r  rst_reg_replica_11/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y102        FDPE (Prop_fdpe_C_Q)         0.456    -1.827 f  rst_reg_replica_11/Q
                         net (fo=244, routed)         3.283     1.457    hci0/uart_blk/uart_tx_blk/rst_repN_11_alias
    SLICE_X36Y84         FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_data_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    W5                                                0.000     5.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     5.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.569    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -7.750    -0.181 r  clk_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.576     1.396    clk_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.487 r  clk_inst/inst/clkout5_buf/O
                         net (fo=3831, routed)        1.429     2.915    hci0/uart_blk/uart_tx_blk/clk_out5
    SLICE_X36Y84         FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_data_reg[4]/C
                         clock pessimism             -0.498     2.417    
                         clock uncertainty           -0.062     2.355    
    SLICE_X36Y84         FDCE (Recov_fdce_C_CLR)     -0.405     1.950    hci0/uart_blk/uart_tx_blk/q_data_reg[4]
  -------------------------------------------------------------------
                         required time                          1.950    
                         arrival time                          -1.457    
  -------------------------------------------------------------------
                         slack                                  0.493    

Slack (MET) :             0.496ns  (required time - arrival time)
  Source:                 rst_reg_replica_11/C
                            (rising edge-triggered cell FDPE clocked by clk_out5_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_baud_clk_tick_cnt_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out5_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out5_clk_wiz_0 rise@5.000ns - clk_out5_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.736ns  (logic 0.456ns (12.206%)  route 3.280ns (87.794%))
  Logic Levels:           0  
  Clock Path Skew:        -0.301ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.085ns = ( 2.915 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.283ns
    Clock Pessimism Removal (CPR):    -0.498ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -8.482    -5.770 r  clk_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.655    -4.115    clk_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_inst/inst/clkout5_buf/O
                         net (fo=3831, routed)        1.736    -2.283    clk
    SLICE_X35Y102        FDPE                                         r  rst_reg_replica_11/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y102        FDPE (Prop_fdpe_C_Q)         0.456    -1.827 f  rst_reg_replica_11/Q
                         net (fo=244, routed)         3.280     1.453    hci0/uart_blk/uart_tx_blk/rst_repN_11_alias
    SLICE_X39Y84         FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_baud_clk_tick_cnt_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    W5                                                0.000     5.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     5.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.569    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -7.750    -0.181 r  clk_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.576     1.396    clk_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.487 r  clk_inst/inst/clkout5_buf/O
                         net (fo=3831, routed)        1.429     2.915    hci0/uart_blk/uart_tx_blk/clk_out5
    SLICE_X39Y84         FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_baud_clk_tick_cnt_reg[2]/C
                         clock pessimism             -0.498     2.417    
                         clock uncertainty           -0.062     2.355    
    SLICE_X39Y84         FDCE (Recov_fdce_C_CLR)     -0.405     1.950    hci0/uart_blk/uart_tx_blk/q_baud_clk_tick_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                          1.950    
                         arrival time                          -1.453    
  -------------------------------------------------------------------
                         slack                                  0.496    

Slack (MET) :             0.496ns  (required time - arrival time)
  Source:                 rst_reg_replica_11/C
                            (rising edge-triggered cell FDPE clocked by clk_out5_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_baud_clk_tick_cnt_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out5_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out5_clk_wiz_0 rise@5.000ns - clk_out5_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.736ns  (logic 0.456ns (12.206%)  route 3.280ns (87.794%))
  Logic Levels:           0  
  Clock Path Skew:        -0.301ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.085ns = ( 2.915 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.283ns
    Clock Pessimism Removal (CPR):    -0.498ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -8.482    -5.770 r  clk_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.655    -4.115    clk_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_inst/inst/clkout5_buf/O
                         net (fo=3831, routed)        1.736    -2.283    clk
    SLICE_X35Y102        FDPE                                         r  rst_reg_replica_11/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y102        FDPE (Prop_fdpe_C_Q)         0.456    -1.827 f  rst_reg_replica_11/Q
                         net (fo=244, routed)         3.280     1.453    hci0/uart_blk/uart_tx_blk/rst_repN_11_alias
    SLICE_X39Y84         FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_baud_clk_tick_cnt_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    W5                                                0.000     5.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     5.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.569    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -7.750    -0.181 r  clk_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.576     1.396    clk_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.487 r  clk_inst/inst/clkout5_buf/O
                         net (fo=3831, routed)        1.429     2.915    hci0/uart_blk/uart_tx_blk/clk_out5
    SLICE_X39Y84         FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_baud_clk_tick_cnt_reg[3]/C
                         clock pessimism             -0.498     2.417    
                         clock uncertainty           -0.062     2.355    
    SLICE_X39Y84         FDCE (Recov_fdce_C_CLR)     -0.405     1.950    hci0/uart_blk/uart_tx_blk/q_baud_clk_tick_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                          1.950    
                         arrival time                          -1.453    
  -------------------------------------------------------------------
                         slack                                  0.496    

Slack (MET) :             0.497ns  (required time - arrival time)
  Source:                 rst_reg_replica_11/C
                            (rising edge-triggered cell FDPE clocked by clk_out5_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_data_reg[5]/CLR
                            (recovery check against rising-edge clock clk_out5_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out5_clk_wiz_0 rise@5.000ns - clk_out5_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.735ns  (logic 0.456ns (12.209%)  route 3.279ns (87.791%))
  Logic Levels:           0  
  Clock Path Skew:        -0.301ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.085ns = ( 2.915 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.283ns
    Clock Pessimism Removal (CPR):    -0.498ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -8.482    -5.770 r  clk_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.655    -4.115    clk_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_inst/inst/clkout5_buf/O
                         net (fo=3831, routed)        1.736    -2.283    clk
    SLICE_X35Y102        FDPE                                         r  rst_reg_replica_11/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y102        FDPE (Prop_fdpe_C_Q)         0.456    -1.827 f  rst_reg_replica_11/Q
                         net (fo=244, routed)         3.279     1.452    hci0/uart_blk/uart_tx_blk/rst_repN_11_alias
    SLICE_X37Y84         FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_data_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    W5                                                0.000     5.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     5.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.569    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -7.750    -0.181 r  clk_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.576     1.396    clk_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.487 r  clk_inst/inst/clkout5_buf/O
                         net (fo=3831, routed)        1.429     2.915    hci0/uart_blk/uart_tx_blk/clk_out5
    SLICE_X37Y84         FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_data_reg[5]/C
                         clock pessimism             -0.498     2.417    
                         clock uncertainty           -0.062     2.355    
    SLICE_X37Y84         FDCE (Recov_fdce_C_CLR)     -0.405     1.950    hci0/uart_blk/uart_tx_blk/q_data_reg[5]
  -------------------------------------------------------------------
                         required time                          1.950    
                         arrival time                          -1.452    
  -------------------------------------------------------------------
                         slack                                  0.497    

Slack (MET) :             0.497ns  (required time - arrival time)
  Source:                 rst_reg_replica_11/C
                            (rising edge-triggered cell FDPE clocked by clk_out5_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_data_reg[6]/CLR
                            (recovery check against rising-edge clock clk_out5_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out5_clk_wiz_0 rise@5.000ns - clk_out5_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.735ns  (logic 0.456ns (12.209%)  route 3.279ns (87.791%))
  Logic Levels:           0  
  Clock Path Skew:        -0.301ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.085ns = ( 2.915 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.283ns
    Clock Pessimism Removal (CPR):    -0.498ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -8.482    -5.770 r  clk_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.655    -4.115    clk_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_inst/inst/clkout5_buf/O
                         net (fo=3831, routed)        1.736    -2.283    clk
    SLICE_X35Y102        FDPE                                         r  rst_reg_replica_11/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y102        FDPE (Prop_fdpe_C_Q)         0.456    -1.827 f  rst_reg_replica_11/Q
                         net (fo=244, routed)         3.279     1.452    hci0/uart_blk/uart_tx_blk/rst_repN_11_alias
    SLICE_X37Y84         FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_data_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    W5                                                0.000     5.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     5.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.569    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -7.750    -0.181 r  clk_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.576     1.396    clk_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.487 r  clk_inst/inst/clkout5_buf/O
                         net (fo=3831, routed)        1.429     2.915    hci0/uart_blk/uart_tx_blk/clk_out5
    SLICE_X37Y84         FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_data_reg[6]/C
                         clock pessimism             -0.498     2.417    
                         clock uncertainty           -0.062     2.355    
    SLICE_X37Y84         FDCE (Recov_fdce_C_CLR)     -0.405     1.950    hci0/uart_blk/uart_tx_blk/q_data_reg[6]
  -------------------------------------------------------------------
                         required time                          1.950    
                         arrival time                          -1.452    
  -------------------------------------------------------------------
                         slack                                  0.497    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.758ns  (arrival time - required time)
  Source:                 rst_reg_replica_11/C
                            (rising edge-triggered cell FDPE clocked by clk_out5_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hci0/uart_blk/uart_rx_blk/q_parity_err_reg/CLR
                            (removal check against rising-edge clock clk_out5_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out5_clk_wiz_0 rise@0.000ns - clk_out5_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.873ns  (logic 0.141ns (16.157%)  route 0.732ns (83.843%))
  Logic Levels:           0  
  Clock Path Skew:        0.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.339ns
    Source Clock Delay      (SCD):    -0.486ns
    Clock Pessimism Removal (CPR):    -0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -2.322    -1.656 r  clk_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.501    -1.155    clk_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_inst/inst/clkout5_buf/O
                         net (fo=3831, routed)        0.643    -0.486    clk
    SLICE_X35Y102        FDPE                                         r  rst_reg_replica_11/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y102        FDPE (Prop_fdpe_C_Q)         0.141    -0.345 f  rst_reg_replica_11/Q
                         net (fo=244, routed)         0.732     0.387    hci0/uart_blk/uart_rx_blk/rst_repN_11_alias
    SLICE_X46Y88         FDCE                                         f  hci0/uart_blk/uart_rx_blk/q_parity_err_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -2.638    -1.743 r  clk_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.546    -1.197    clk_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_inst/inst/clkout5_buf/O
                         net (fo=3831, routed)        0.830    -0.339    hci0/uart_blk/uart_rx_blk/clk_out5
    SLICE_X46Y88         FDCE                                         r  hci0/uart_blk/uart_rx_blk/q_parity_err_reg/C
                         clock pessimism              0.034    -0.304    
    SLICE_X46Y88         FDCE (Remov_fdce_C_CLR)     -0.067    -0.371    hci0/uart_blk/uart_rx_blk/q_parity_err_reg
  -------------------------------------------------------------------
                         required time                          0.371    
                         arrival time                           0.387    
  -------------------------------------------------------------------
                         slack                                  0.758    

Slack (MET) :             0.769ns  (arrival time - required time)
  Source:                 rst_reg_replica_11/C
                            (rising edge-triggered cell FDPE clocked by clk_out5_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hci0/uart_blk/q_rx_parity_err_reg/CLR
                            (removal check against rising-edge clock clk_out5_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out5_clk_wiz_0 rise@0.000ns - clk_out5_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.856ns  (logic 0.141ns (16.464%)  route 0.715ns (83.536%))
  Logic Levels:           0  
  Clock Path Skew:        0.179ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.341ns
    Source Clock Delay      (SCD):    -0.486ns
    Clock Pessimism Removal (CPR):    -0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -2.322    -1.656 r  clk_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.501    -1.155    clk_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_inst/inst/clkout5_buf/O
                         net (fo=3831, routed)        0.643    -0.486    clk
    SLICE_X35Y102        FDPE                                         r  rst_reg_replica_11/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y102        FDPE (Prop_fdpe_C_Q)         0.141    -0.345 f  rst_reg_replica_11/Q
                         net (fo=244, routed)         0.715     0.371    hci0/uart_blk/rst_repN_11_alias
    SLICE_X39Y89         FDCE                                         f  hci0/uart_blk/q_rx_parity_err_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -2.638    -1.743 r  clk_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.546    -1.197    clk_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_inst/inst/clkout5_buf/O
                         net (fo=3831, routed)        0.827    -0.341    hci0/uart_blk/clk_out5
    SLICE_X39Y89         FDCE                                         r  hci0/uart_blk/q_rx_parity_err_reg/C
                         clock pessimism              0.034    -0.306    
    SLICE_X39Y89         FDCE (Remov_fdce_C_CLR)     -0.092    -0.398    hci0/uart_blk/q_rx_parity_err_reg
  -------------------------------------------------------------------
                         required time                          0.398    
                         arrival time                           0.371    
  -------------------------------------------------------------------
                         slack                                  0.769    

Slack (MET) :             0.849ns  (arrival time - required time)
  Source:                 rst_reg_replica_11/C
                            (rising edge-triggered cell FDPE clocked by clk_out5_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_baud_clk_tick_cnt_reg[0]/CLR
                            (removal check against rising-edge clock clk_out5_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out5_clk_wiz_0 rise@0.000ns - clk_out5_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.933ns  (logic 0.141ns (15.106%)  route 0.792ns (84.894%))
  Logic Levels:           0  
  Clock Path Skew:        0.176ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.344ns
    Source Clock Delay      (SCD):    -0.486ns
    Clock Pessimism Removal (CPR):    -0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -2.322    -1.656 r  clk_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.501    -1.155    clk_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_inst/inst/clkout5_buf/O
                         net (fo=3831, routed)        0.643    -0.486    clk
    SLICE_X35Y102        FDPE                                         r  rst_reg_replica_11/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y102        FDPE (Prop_fdpe_C_Q)         0.141    -0.345 f  rst_reg_replica_11/Q
                         net (fo=244, routed)         0.792     0.448    hci0/uart_blk/uart_tx_blk/rst_repN_11_alias
    SLICE_X39Y86         FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_baud_clk_tick_cnt_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -2.638    -1.743 r  clk_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.546    -1.197    clk_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_inst/inst/clkout5_buf/O
                         net (fo=3831, routed)        0.824    -0.344    hci0/uart_blk/uart_tx_blk/clk_out5
    SLICE_X39Y86         FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_baud_clk_tick_cnt_reg[0]/C
                         clock pessimism              0.034    -0.309    
    SLICE_X39Y86         FDCE (Remov_fdce_C_CLR)     -0.092    -0.401    hci0/uart_blk/uart_tx_blk/q_baud_clk_tick_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                          0.401    
                         arrival time                           0.448    
  -------------------------------------------------------------------
                         slack                                  0.849    

Slack (MET) :             0.849ns  (arrival time - required time)
  Source:                 rst_reg_replica_11/C
                            (rising edge-triggered cell FDPE clocked by clk_out5_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_baud_clk_tick_cnt_reg[1]/CLR
                            (removal check against rising-edge clock clk_out5_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out5_clk_wiz_0 rise@0.000ns - clk_out5_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.933ns  (logic 0.141ns (15.106%)  route 0.792ns (84.894%))
  Logic Levels:           0  
  Clock Path Skew:        0.176ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.344ns
    Source Clock Delay      (SCD):    -0.486ns
    Clock Pessimism Removal (CPR):    -0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -2.322    -1.656 r  clk_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.501    -1.155    clk_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_inst/inst/clkout5_buf/O
                         net (fo=3831, routed)        0.643    -0.486    clk
    SLICE_X35Y102        FDPE                                         r  rst_reg_replica_11/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y102        FDPE (Prop_fdpe_C_Q)         0.141    -0.345 f  rst_reg_replica_11/Q
                         net (fo=244, routed)         0.792     0.448    hci0/uart_blk/uart_tx_blk/rst_repN_11_alias
    SLICE_X39Y86         FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_baud_clk_tick_cnt_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -2.638    -1.743 r  clk_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.546    -1.197    clk_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_inst/inst/clkout5_buf/O
                         net (fo=3831, routed)        0.824    -0.344    hci0/uart_blk/uart_tx_blk/clk_out5
    SLICE_X39Y86         FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_baud_clk_tick_cnt_reg[1]/C
                         clock pessimism              0.034    -0.309    
    SLICE_X39Y86         FDCE (Remov_fdce_C_CLR)     -0.092    -0.401    hci0/uart_blk/uart_tx_blk/q_baud_clk_tick_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                          0.401    
                         arrival time                           0.448    
  -------------------------------------------------------------------
                         slack                                  0.849    

Slack (MET) :             0.871ns  (arrival time - required time)
  Source:                 rst_reg_replica_11/C
                            (rising edge-triggered cell FDPE clocked by clk_out5_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_tx_reg/PRE
                            (removal check against rising-edge clock clk_out5_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out5_clk_wiz_0 rise@0.000ns - clk_out5_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.952ns  (logic 0.141ns (14.811%)  route 0.811ns (85.189%))
  Logic Levels:           0  
  Clock Path Skew:        0.176ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.344ns
    Source Clock Delay      (SCD):    -0.486ns
    Clock Pessimism Removal (CPR):    -0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -2.322    -1.656 r  clk_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.501    -1.155    clk_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_inst/inst/clkout5_buf/O
                         net (fo=3831, routed)        0.643    -0.486    clk
    SLICE_X35Y102        FDPE                                         r  rst_reg_replica_11/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y102        FDPE (Prop_fdpe_C_Q)         0.141    -0.345 f  rst_reg_replica_11/Q
                         net (fo=244, routed)         0.811     0.466    hci0/uart_blk/uart_tx_blk/rst_repN_11_alias
    SLICE_X36Y86         FDPE                                         f  hci0/uart_blk/uart_tx_blk/q_tx_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -2.638    -1.743 r  clk_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.546    -1.197    clk_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_inst/inst/clkout5_buf/O
                         net (fo=3831, routed)        0.824    -0.344    hci0/uart_blk/uart_tx_blk/clk_out5
    SLICE_X36Y86         FDPE                                         r  hci0/uart_blk/uart_tx_blk/q_tx_reg/C
                         clock pessimism              0.034    -0.309    
    SLICE_X36Y86         FDPE (Remov_fdpe_C_PRE)     -0.095    -0.404    hci0/uart_blk/uart_tx_blk/q_tx_reg
  -------------------------------------------------------------------
                         required time                          0.404    
                         arrival time                           0.466    
  -------------------------------------------------------------------
                         slack                                  0.871    

Slack (MET) :             0.878ns  (arrival time - required time)
  Source:                 rst_reg_replica_11/C
                            (rising edge-triggered cell FDPE clocked by clk_out5_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_state_reg[1]/CLR
                            (removal check against rising-edge clock clk_out5_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out5_clk_wiz_0 rise@0.000ns - clk_out5_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.962ns  (logic 0.141ns (14.656%)  route 0.821ns (85.344%))
  Logic Levels:           0  
  Clock Path Skew:        0.176ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.344ns
    Source Clock Delay      (SCD):    -0.486ns
    Clock Pessimism Removal (CPR):    -0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -2.322    -1.656 r  clk_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.501    -1.155    clk_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_inst/inst/clkout5_buf/O
                         net (fo=3831, routed)        0.643    -0.486    clk
    SLICE_X35Y102        FDPE                                         r  rst_reg_replica_11/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y102        FDPE (Prop_fdpe_C_Q)         0.141    -0.345 f  rst_reg_replica_11/Q
                         net (fo=244, routed)         0.821     0.476    hci0/uart_blk/uart_tx_blk/rst_repN_11_alias
    SLICE_X37Y85         FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -2.638    -1.743 r  clk_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.546    -1.197    clk_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_inst/inst/clkout5_buf/O
                         net (fo=3831, routed)        0.824    -0.344    hci0/uart_blk/uart_tx_blk/clk_out5
    SLICE_X37Y85         FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_state_reg[1]/C
                         clock pessimism              0.034    -0.309    
    SLICE_X37Y85         FDCE (Remov_fdce_C_CLR)     -0.092    -0.401    hci0/uart_blk/uart_tx_blk/q_state_reg[1]
  -------------------------------------------------------------------
                         required time                          0.401    
                         arrival time                           0.476    
  -------------------------------------------------------------------
                         slack                                  0.878    

Slack (MET) :             0.881ns  (arrival time - required time)
  Source:                 rst_reg_replica_11/C
                            (rising edge-triggered cell FDPE clocked by clk_out5_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_state_reg[0]/PRE
                            (removal check against rising-edge clock clk_out5_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out5_clk_wiz_0 rise@0.000ns - clk_out5_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.962ns  (logic 0.141ns (14.656%)  route 0.821ns (85.344%))
  Logic Levels:           0  
  Clock Path Skew:        0.176ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.344ns
    Source Clock Delay      (SCD):    -0.486ns
    Clock Pessimism Removal (CPR):    -0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -2.322    -1.656 r  clk_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.501    -1.155    clk_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_inst/inst/clkout5_buf/O
                         net (fo=3831, routed)        0.643    -0.486    clk
    SLICE_X35Y102        FDPE                                         r  rst_reg_replica_11/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y102        FDPE (Prop_fdpe_C_Q)         0.141    -0.345 f  rst_reg_replica_11/Q
                         net (fo=244, routed)         0.821     0.476    hci0/uart_blk/uart_tx_blk/rst_repN_11_alias
    SLICE_X37Y85         FDPE                                         f  hci0/uart_blk/uart_tx_blk/q_state_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -2.638    -1.743 r  clk_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.546    -1.197    clk_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_inst/inst/clkout5_buf/O
                         net (fo=3831, routed)        0.824    -0.344    hci0/uart_blk/uart_tx_blk/clk_out5
    SLICE_X37Y85         FDPE                                         r  hci0/uart_blk/uart_tx_blk/q_state_reg[0]/C
                         clock pessimism              0.034    -0.309    
    SLICE_X37Y85         FDPE (Remov_fdpe_C_PRE)     -0.095    -0.404    hci0/uart_blk/uart_tx_blk/q_state_reg[0]
  -------------------------------------------------------------------
                         required time                          0.404    
                         arrival time                           0.476    
  -------------------------------------------------------------------
                         slack                                  0.881    

Slack (MET) :             0.882ns  (arrival time - required time)
  Source:                 rst_reg_replica_11/C
                            (rising edge-triggered cell FDPE clocked by clk_out5_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_parity_bit_reg/CLR
                            (removal check against rising-edge clock clk_out5_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out5_clk_wiz_0 rise@0.000ns - clk_out5_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.966ns  (logic 0.141ns (14.590%)  route 0.825ns (85.410%))
  Logic Levels:           0  
  Clock Path Skew:        0.176ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.344ns
    Source Clock Delay      (SCD):    -0.486ns
    Clock Pessimism Removal (CPR):    -0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -2.322    -1.656 r  clk_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.501    -1.155    clk_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_inst/inst/clkout5_buf/O
                         net (fo=3831, routed)        0.643    -0.486    clk
    SLICE_X35Y102        FDPE                                         r  rst_reg_replica_11/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y102        FDPE (Prop_fdpe_C_Q)         0.141    -0.345 f  rst_reg_replica_11/Q
                         net (fo=244, routed)         0.825     0.481    hci0/uart_blk/uart_tx_blk/rst_repN_11_alias
    SLICE_X36Y85         FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_parity_bit_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -2.638    -1.743 r  clk_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.546    -1.197    clk_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_inst/inst/clkout5_buf/O
                         net (fo=3831, routed)        0.824    -0.344    hci0/uart_blk/uart_tx_blk/clk_out5
    SLICE_X36Y85         FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_parity_bit_reg/C
                         clock pessimism              0.034    -0.309    
    SLICE_X36Y85         FDCE (Remov_fdce_C_CLR)     -0.092    -0.401    hci0/uart_blk/uart_tx_blk/q_parity_bit_reg
  -------------------------------------------------------------------
                         required time                          0.401    
                         arrival time                           0.481    
  -------------------------------------------------------------------
                         slack                                  0.882    

Slack (MET) :             0.882ns  (arrival time - required time)
  Source:                 rst_reg_replica_11/C
                            (rising edge-triggered cell FDPE clocked by clk_out5_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_tx_done_tick_reg/CLR
                            (removal check against rising-edge clock clk_out5_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out5_clk_wiz_0 rise@0.000ns - clk_out5_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.966ns  (logic 0.141ns (14.590%)  route 0.825ns (85.410%))
  Logic Levels:           0  
  Clock Path Skew:        0.176ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.344ns
    Source Clock Delay      (SCD):    -0.486ns
    Clock Pessimism Removal (CPR):    -0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -2.322    -1.656 r  clk_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.501    -1.155    clk_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_inst/inst/clkout5_buf/O
                         net (fo=3831, routed)        0.643    -0.486    clk
    SLICE_X35Y102        FDPE                                         r  rst_reg_replica_11/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y102        FDPE (Prop_fdpe_C_Q)         0.141    -0.345 f  rst_reg_replica_11/Q
                         net (fo=244, routed)         0.825     0.481    hci0/uart_blk/uart_tx_blk/rst_repN_11_alias
    SLICE_X36Y85         FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_tx_done_tick_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -2.638    -1.743 r  clk_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.546    -1.197    clk_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_inst/inst/clkout5_buf/O
                         net (fo=3831, routed)        0.824    -0.344    hci0/uart_blk/uart_tx_blk/clk_out5
    SLICE_X36Y85         FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_tx_done_tick_reg/C
                         clock pessimism              0.034    -0.309    
    SLICE_X36Y85         FDCE (Remov_fdce_C_CLR)     -0.092    -0.401    hci0/uart_blk/uart_tx_blk/q_tx_done_tick_reg
  -------------------------------------------------------------------
                         required time                          0.401    
                         arrival time                           0.481    
  -------------------------------------------------------------------
                         slack                                  0.882    

Slack (MET) :             0.897ns  (arrival time - required time)
  Source:                 rst_reg_replica_11/C
                            (rising edge-triggered cell FDPE clocked by clk_out5_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[1]/CLR
                            (removal check against rising-edge clock clk_out5_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out5_clk_wiz_0 rise@0.000ns - clk_out5_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.979ns  (logic 0.141ns (14.404%)  route 0.838ns (85.596%))
  Logic Levels:           0  
  Clock Path Skew:        0.174ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.346ns
    Source Clock Delay      (SCD):    -0.486ns
    Clock Pessimism Removal (CPR):    -0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -2.322    -1.656 r  clk_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.501    -1.155    clk_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_inst/inst/clkout5_buf/O
                         net (fo=3831, routed)        0.643    -0.486    clk
    SLICE_X35Y102        FDPE                                         r  rst_reg_replica_11/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y102        FDPE (Prop_fdpe_C_Q)         0.141    -0.345 f  rst_reg_replica_11/Q
                         net (fo=244, routed)         0.838     0.493    hci0/uart_blk/uart_baud_clk_blk/rst_repN_11_alias
    SLICE_X43Y82         FDCE                                         f  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -2.638    -1.743 r  clk_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.546    -1.197    clk_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_inst/inst/clkout5_buf/O
                         net (fo=3831, routed)        0.822    -0.346    hci0/uart_blk/uart_baud_clk_blk/clk_out5
    SLICE_X43Y82         FDCE                                         r  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[1]/C
                         clock pessimism              0.034    -0.311    
    SLICE_X43Y82         FDCE (Remov_fdce_C_CLR)     -0.092    -0.403    hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                          0.403    
                         arrival time                           0.493    
  -------------------------------------------------------------------
                         slack                                  0.897    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out5_clk_wiz_0_1
  To Clock:  clk_out5_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        0.446ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.696ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.446ns  (required time - arrival time)
  Source:                 rst_reg_replica_11/C
                            (rising edge-triggered cell FDPE clocked by clk_out5_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_data_bit_idx_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out5_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out5_clk_wiz_0 rise@5.000ns - clk_out5_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.785ns  (logic 0.456ns (12.048%)  route 3.329ns (87.952%))
  Logic Levels:           0  
  Clock Path Skew:        -0.302ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.086ns = ( 2.914 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.283ns
    Clock Pessimism Removal (CPR):    -0.498ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -8.482    -5.770 r  clk_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.655    -4.115    clk_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_inst/inst/clkout5_buf/O
                         net (fo=3831, routed)        1.736    -2.283    clk
    SLICE_X35Y102        FDPE                                         r  rst_reg_replica_11/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y102        FDPE (Prop_fdpe_C_Q)         0.456    -1.827 f  rst_reg_replica_11/Q
                         net (fo=244, routed)         3.329     1.502    hci0/uart_blk/uart_tx_blk/rst_repN_11_alias
    SLICE_X39Y83         FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_data_bit_idx_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    W5                                                0.000     5.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     5.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.569    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -7.750    -0.181 r  clk_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.576     1.396    clk_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.487 r  clk_inst/inst/clkout5_buf/O
                         net (fo=3831, routed)        1.428     2.914    hci0/uart_blk/uart_tx_blk/clk_out5
    SLICE_X39Y83         FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_data_bit_idx_reg[0]/C
                         clock pessimism             -0.498     2.416    
                         clock uncertainty           -0.062     2.354    
    SLICE_X39Y83         FDCE (Recov_fdce_C_CLR)     -0.405     1.949    hci0/uart_blk/uart_tx_blk/q_data_bit_idx_reg[0]
  -------------------------------------------------------------------
                         required time                          1.949    
                         arrival time                          -1.502    
  -------------------------------------------------------------------
                         slack                                  0.446    

Slack (MET) :             0.446ns  (required time - arrival time)
  Source:                 rst_reg_replica_11/C
                            (rising edge-triggered cell FDPE clocked by clk_out5_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_data_bit_idx_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out5_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out5_clk_wiz_0 rise@5.000ns - clk_out5_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.785ns  (logic 0.456ns (12.048%)  route 3.329ns (87.952%))
  Logic Levels:           0  
  Clock Path Skew:        -0.302ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.086ns = ( 2.914 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.283ns
    Clock Pessimism Removal (CPR):    -0.498ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -8.482    -5.770 r  clk_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.655    -4.115    clk_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_inst/inst/clkout5_buf/O
                         net (fo=3831, routed)        1.736    -2.283    clk
    SLICE_X35Y102        FDPE                                         r  rst_reg_replica_11/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y102        FDPE (Prop_fdpe_C_Q)         0.456    -1.827 f  rst_reg_replica_11/Q
                         net (fo=244, routed)         3.329     1.502    hci0/uart_blk/uart_tx_blk/rst_repN_11_alias
    SLICE_X39Y83         FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_data_bit_idx_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    W5                                                0.000     5.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     5.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.569    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -7.750    -0.181 r  clk_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.576     1.396    clk_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.487 r  clk_inst/inst/clkout5_buf/O
                         net (fo=3831, routed)        1.428     2.914    hci0/uart_blk/uart_tx_blk/clk_out5
    SLICE_X39Y83         FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_data_bit_idx_reg[1]/C
                         clock pessimism             -0.498     2.416    
                         clock uncertainty           -0.062     2.354    
    SLICE_X39Y83         FDCE (Recov_fdce_C_CLR)     -0.405     1.949    hci0/uart_blk/uart_tx_blk/q_data_bit_idx_reg[1]
  -------------------------------------------------------------------
                         required time                          1.949    
                         arrival time                          -1.502    
  -------------------------------------------------------------------
                         slack                                  0.446    

Slack (MET) :             0.446ns  (required time - arrival time)
  Source:                 rst_reg_replica_11/C
                            (rising edge-triggered cell FDPE clocked by clk_out5_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_data_bit_idx_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out5_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out5_clk_wiz_0 rise@5.000ns - clk_out5_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.785ns  (logic 0.456ns (12.048%)  route 3.329ns (87.952%))
  Logic Levels:           0  
  Clock Path Skew:        -0.302ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.086ns = ( 2.914 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.283ns
    Clock Pessimism Removal (CPR):    -0.498ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -8.482    -5.770 r  clk_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.655    -4.115    clk_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_inst/inst/clkout5_buf/O
                         net (fo=3831, routed)        1.736    -2.283    clk
    SLICE_X35Y102        FDPE                                         r  rst_reg_replica_11/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y102        FDPE (Prop_fdpe_C_Q)         0.456    -1.827 f  rst_reg_replica_11/Q
                         net (fo=244, routed)         3.329     1.502    hci0/uart_blk/uart_tx_blk/rst_repN_11_alias
    SLICE_X39Y83         FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_data_bit_idx_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    W5                                                0.000     5.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     5.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.569    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -7.750    -0.181 r  clk_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.576     1.396    clk_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.487 r  clk_inst/inst/clkout5_buf/O
                         net (fo=3831, routed)        1.428     2.914    hci0/uart_blk/uart_tx_blk/clk_out5
    SLICE_X39Y83         FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_data_bit_idx_reg[2]/C
                         clock pessimism             -0.498     2.416    
                         clock uncertainty           -0.062     2.354    
    SLICE_X39Y83         FDCE (Recov_fdce_C_CLR)     -0.405     1.949    hci0/uart_blk/uart_tx_blk/q_data_bit_idx_reg[2]
  -------------------------------------------------------------------
                         required time                          1.949    
                         arrival time                          -1.502    
  -------------------------------------------------------------------
                         slack                                  0.446    

Slack (MET) :             0.493ns  (required time - arrival time)
  Source:                 rst_reg_replica_11/C
                            (rising edge-triggered cell FDPE clocked by clk_out5_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_data_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out5_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out5_clk_wiz_0 rise@5.000ns - clk_out5_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.739ns  (logic 0.456ns (12.195%)  route 3.283ns (87.805%))
  Logic Levels:           0  
  Clock Path Skew:        -0.301ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.085ns = ( 2.915 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.283ns
    Clock Pessimism Removal (CPR):    -0.498ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -8.482    -5.770 r  clk_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.655    -4.115    clk_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_inst/inst/clkout5_buf/O
                         net (fo=3831, routed)        1.736    -2.283    clk
    SLICE_X35Y102        FDPE                                         r  rst_reg_replica_11/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y102        FDPE (Prop_fdpe_C_Q)         0.456    -1.827 f  rst_reg_replica_11/Q
                         net (fo=244, routed)         3.283     1.457    hci0/uart_blk/uart_tx_blk/rst_repN_11_alias
    SLICE_X36Y84         FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_data_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    W5                                                0.000     5.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     5.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.569    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -7.750    -0.181 r  clk_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.576     1.396    clk_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.487 r  clk_inst/inst/clkout5_buf/O
                         net (fo=3831, routed)        1.429     2.915    hci0/uart_blk/uart_tx_blk/clk_out5
    SLICE_X36Y84         FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_data_reg[2]/C
                         clock pessimism             -0.498     2.417    
                         clock uncertainty           -0.062     2.355    
    SLICE_X36Y84         FDCE (Recov_fdce_C_CLR)     -0.405     1.950    hci0/uart_blk/uart_tx_blk/q_data_reg[2]
  -------------------------------------------------------------------
                         required time                          1.950    
                         arrival time                          -1.457    
  -------------------------------------------------------------------
                         slack                                  0.493    

Slack (MET) :             0.493ns  (required time - arrival time)
  Source:                 rst_reg_replica_11/C
                            (rising edge-triggered cell FDPE clocked by clk_out5_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_data_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out5_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out5_clk_wiz_0 rise@5.000ns - clk_out5_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.739ns  (logic 0.456ns (12.195%)  route 3.283ns (87.805%))
  Logic Levels:           0  
  Clock Path Skew:        -0.301ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.085ns = ( 2.915 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.283ns
    Clock Pessimism Removal (CPR):    -0.498ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -8.482    -5.770 r  clk_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.655    -4.115    clk_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_inst/inst/clkout5_buf/O
                         net (fo=3831, routed)        1.736    -2.283    clk
    SLICE_X35Y102        FDPE                                         r  rst_reg_replica_11/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y102        FDPE (Prop_fdpe_C_Q)         0.456    -1.827 f  rst_reg_replica_11/Q
                         net (fo=244, routed)         3.283     1.457    hci0/uart_blk/uart_tx_blk/rst_repN_11_alias
    SLICE_X36Y84         FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_data_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    W5                                                0.000     5.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     5.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.569    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -7.750    -0.181 r  clk_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.576     1.396    clk_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.487 r  clk_inst/inst/clkout5_buf/O
                         net (fo=3831, routed)        1.429     2.915    hci0/uart_blk/uart_tx_blk/clk_out5
    SLICE_X36Y84         FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_data_reg[3]/C
                         clock pessimism             -0.498     2.417    
                         clock uncertainty           -0.062     2.355    
    SLICE_X36Y84         FDCE (Recov_fdce_C_CLR)     -0.405     1.950    hci0/uart_blk/uart_tx_blk/q_data_reg[3]
  -------------------------------------------------------------------
                         required time                          1.950    
                         arrival time                          -1.457    
  -------------------------------------------------------------------
                         slack                                  0.493    

Slack (MET) :             0.493ns  (required time - arrival time)
  Source:                 rst_reg_replica_11/C
                            (rising edge-triggered cell FDPE clocked by clk_out5_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_data_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out5_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out5_clk_wiz_0 rise@5.000ns - clk_out5_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.739ns  (logic 0.456ns (12.195%)  route 3.283ns (87.805%))
  Logic Levels:           0  
  Clock Path Skew:        -0.301ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.085ns = ( 2.915 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.283ns
    Clock Pessimism Removal (CPR):    -0.498ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -8.482    -5.770 r  clk_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.655    -4.115    clk_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_inst/inst/clkout5_buf/O
                         net (fo=3831, routed)        1.736    -2.283    clk
    SLICE_X35Y102        FDPE                                         r  rst_reg_replica_11/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y102        FDPE (Prop_fdpe_C_Q)         0.456    -1.827 f  rst_reg_replica_11/Q
                         net (fo=244, routed)         3.283     1.457    hci0/uart_blk/uart_tx_blk/rst_repN_11_alias
    SLICE_X36Y84         FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_data_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    W5                                                0.000     5.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     5.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.569    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -7.750    -0.181 r  clk_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.576     1.396    clk_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.487 r  clk_inst/inst/clkout5_buf/O
                         net (fo=3831, routed)        1.429     2.915    hci0/uart_blk/uart_tx_blk/clk_out5
    SLICE_X36Y84         FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_data_reg[4]/C
                         clock pessimism             -0.498     2.417    
                         clock uncertainty           -0.062     2.355    
    SLICE_X36Y84         FDCE (Recov_fdce_C_CLR)     -0.405     1.950    hci0/uart_blk/uart_tx_blk/q_data_reg[4]
  -------------------------------------------------------------------
                         required time                          1.950    
                         arrival time                          -1.457    
  -------------------------------------------------------------------
                         slack                                  0.493    

Slack (MET) :             0.496ns  (required time - arrival time)
  Source:                 rst_reg_replica_11/C
                            (rising edge-triggered cell FDPE clocked by clk_out5_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_baud_clk_tick_cnt_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out5_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out5_clk_wiz_0 rise@5.000ns - clk_out5_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.736ns  (logic 0.456ns (12.206%)  route 3.280ns (87.794%))
  Logic Levels:           0  
  Clock Path Skew:        -0.301ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.085ns = ( 2.915 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.283ns
    Clock Pessimism Removal (CPR):    -0.498ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -8.482    -5.770 r  clk_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.655    -4.115    clk_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_inst/inst/clkout5_buf/O
                         net (fo=3831, routed)        1.736    -2.283    clk
    SLICE_X35Y102        FDPE                                         r  rst_reg_replica_11/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y102        FDPE (Prop_fdpe_C_Q)         0.456    -1.827 f  rst_reg_replica_11/Q
                         net (fo=244, routed)         3.280     1.453    hci0/uart_blk/uart_tx_blk/rst_repN_11_alias
    SLICE_X39Y84         FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_baud_clk_tick_cnt_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    W5                                                0.000     5.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     5.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.569    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -7.750    -0.181 r  clk_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.576     1.396    clk_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.487 r  clk_inst/inst/clkout5_buf/O
                         net (fo=3831, routed)        1.429     2.915    hci0/uart_blk/uart_tx_blk/clk_out5
    SLICE_X39Y84         FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_baud_clk_tick_cnt_reg[2]/C
                         clock pessimism             -0.498     2.417    
                         clock uncertainty           -0.062     2.355    
    SLICE_X39Y84         FDCE (Recov_fdce_C_CLR)     -0.405     1.950    hci0/uart_blk/uart_tx_blk/q_baud_clk_tick_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                          1.950    
                         arrival time                          -1.453    
  -------------------------------------------------------------------
                         slack                                  0.496    

Slack (MET) :             0.496ns  (required time - arrival time)
  Source:                 rst_reg_replica_11/C
                            (rising edge-triggered cell FDPE clocked by clk_out5_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_baud_clk_tick_cnt_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out5_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out5_clk_wiz_0 rise@5.000ns - clk_out5_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.736ns  (logic 0.456ns (12.206%)  route 3.280ns (87.794%))
  Logic Levels:           0  
  Clock Path Skew:        -0.301ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.085ns = ( 2.915 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.283ns
    Clock Pessimism Removal (CPR):    -0.498ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -8.482    -5.770 r  clk_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.655    -4.115    clk_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_inst/inst/clkout5_buf/O
                         net (fo=3831, routed)        1.736    -2.283    clk
    SLICE_X35Y102        FDPE                                         r  rst_reg_replica_11/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y102        FDPE (Prop_fdpe_C_Q)         0.456    -1.827 f  rst_reg_replica_11/Q
                         net (fo=244, routed)         3.280     1.453    hci0/uart_blk/uart_tx_blk/rst_repN_11_alias
    SLICE_X39Y84         FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_baud_clk_tick_cnt_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    W5                                                0.000     5.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     5.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.569    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -7.750    -0.181 r  clk_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.576     1.396    clk_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.487 r  clk_inst/inst/clkout5_buf/O
                         net (fo=3831, routed)        1.429     2.915    hci0/uart_blk/uart_tx_blk/clk_out5
    SLICE_X39Y84         FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_baud_clk_tick_cnt_reg[3]/C
                         clock pessimism             -0.498     2.417    
                         clock uncertainty           -0.062     2.355    
    SLICE_X39Y84         FDCE (Recov_fdce_C_CLR)     -0.405     1.950    hci0/uart_blk/uart_tx_blk/q_baud_clk_tick_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                          1.950    
                         arrival time                          -1.453    
  -------------------------------------------------------------------
                         slack                                  0.496    

Slack (MET) :             0.497ns  (required time - arrival time)
  Source:                 rst_reg_replica_11/C
                            (rising edge-triggered cell FDPE clocked by clk_out5_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_data_reg[5]/CLR
                            (recovery check against rising-edge clock clk_out5_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out5_clk_wiz_0 rise@5.000ns - clk_out5_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.735ns  (logic 0.456ns (12.209%)  route 3.279ns (87.791%))
  Logic Levels:           0  
  Clock Path Skew:        -0.301ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.085ns = ( 2.915 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.283ns
    Clock Pessimism Removal (CPR):    -0.498ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -8.482    -5.770 r  clk_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.655    -4.115    clk_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_inst/inst/clkout5_buf/O
                         net (fo=3831, routed)        1.736    -2.283    clk
    SLICE_X35Y102        FDPE                                         r  rst_reg_replica_11/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y102        FDPE (Prop_fdpe_C_Q)         0.456    -1.827 f  rst_reg_replica_11/Q
                         net (fo=244, routed)         3.279     1.452    hci0/uart_blk/uart_tx_blk/rst_repN_11_alias
    SLICE_X37Y84         FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_data_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    W5                                                0.000     5.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     5.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.569    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -7.750    -0.181 r  clk_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.576     1.396    clk_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.487 r  clk_inst/inst/clkout5_buf/O
                         net (fo=3831, routed)        1.429     2.915    hci0/uart_blk/uart_tx_blk/clk_out5
    SLICE_X37Y84         FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_data_reg[5]/C
                         clock pessimism             -0.498     2.417    
                         clock uncertainty           -0.062     2.355    
    SLICE_X37Y84         FDCE (Recov_fdce_C_CLR)     -0.405     1.950    hci0/uart_blk/uart_tx_blk/q_data_reg[5]
  -------------------------------------------------------------------
                         required time                          1.950    
                         arrival time                          -1.452    
  -------------------------------------------------------------------
                         slack                                  0.497    

Slack (MET) :             0.497ns  (required time - arrival time)
  Source:                 rst_reg_replica_11/C
                            (rising edge-triggered cell FDPE clocked by clk_out5_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_data_reg[6]/CLR
                            (recovery check against rising-edge clock clk_out5_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out5_clk_wiz_0 rise@5.000ns - clk_out5_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.735ns  (logic 0.456ns (12.209%)  route 3.279ns (87.791%))
  Logic Levels:           0  
  Clock Path Skew:        -0.301ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.085ns = ( 2.915 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.283ns
    Clock Pessimism Removal (CPR):    -0.498ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -8.482    -5.770 r  clk_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.655    -4.115    clk_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_inst/inst/clkout5_buf/O
                         net (fo=3831, routed)        1.736    -2.283    clk
    SLICE_X35Y102        FDPE                                         r  rst_reg_replica_11/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y102        FDPE (Prop_fdpe_C_Q)         0.456    -1.827 f  rst_reg_replica_11/Q
                         net (fo=244, routed)         3.279     1.452    hci0/uart_blk/uart_tx_blk/rst_repN_11_alias
    SLICE_X37Y84         FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_data_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    W5                                                0.000     5.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     5.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.569    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -7.750    -0.181 r  clk_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.576     1.396    clk_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.487 r  clk_inst/inst/clkout5_buf/O
                         net (fo=3831, routed)        1.429     2.915    hci0/uart_blk/uart_tx_blk/clk_out5
    SLICE_X37Y84         FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_data_reg[6]/C
                         clock pessimism             -0.498     2.417    
                         clock uncertainty           -0.062     2.355    
    SLICE_X37Y84         FDCE (Recov_fdce_C_CLR)     -0.405     1.950    hci0/uart_blk/uart_tx_blk/q_data_reg[6]
  -------------------------------------------------------------------
                         required time                          1.950    
                         arrival time                          -1.452    
  -------------------------------------------------------------------
                         slack                                  0.497    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.696ns  (arrival time - required time)
  Source:                 rst_reg_replica_11/C
                            (rising edge-triggered cell FDPE clocked by clk_out5_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hci0/uart_blk/uart_rx_blk/q_parity_err_reg/CLR
                            (removal check against rising-edge clock clk_out5_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out5_clk_wiz_0 rise@0.000ns - clk_out5_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.873ns  (logic 0.141ns (16.157%)  route 0.732ns (83.843%))
  Logic Levels:           0  
  Clock Path Skew:        0.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.339ns
    Source Clock Delay      (SCD):    -0.486ns
    Clock Pessimism Removal (CPR):    -0.034ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -2.322    -1.656 r  clk_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.501    -1.155    clk_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_inst/inst/clkout5_buf/O
                         net (fo=3831, routed)        0.643    -0.486    clk
    SLICE_X35Y102        FDPE                                         r  rst_reg_replica_11/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y102        FDPE (Prop_fdpe_C_Q)         0.141    -0.345 f  rst_reg_replica_11/Q
                         net (fo=244, routed)         0.732     0.387    hci0/uart_blk/uart_rx_blk/rst_repN_11_alias
    SLICE_X46Y88         FDCE                                         f  hci0/uart_blk/uart_rx_blk/q_parity_err_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -2.638    -1.743 r  clk_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.546    -1.197    clk_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_inst/inst/clkout5_buf/O
                         net (fo=3831, routed)        0.830    -0.339    hci0/uart_blk/uart_rx_blk/clk_out5
    SLICE_X46Y88         FDCE                                         r  hci0/uart_blk/uart_rx_blk/q_parity_err_reg/C
                         clock pessimism              0.034    -0.304    
                         clock uncertainty            0.062    -0.242    
    SLICE_X46Y88         FDCE (Remov_fdce_C_CLR)     -0.067    -0.309    hci0/uart_blk/uart_rx_blk/q_parity_err_reg
  -------------------------------------------------------------------
                         required time                          0.309    
                         arrival time                           0.387    
  -------------------------------------------------------------------
                         slack                                  0.696    

Slack (MET) :             0.707ns  (arrival time - required time)
  Source:                 rst_reg_replica_11/C
                            (rising edge-triggered cell FDPE clocked by clk_out5_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hci0/uart_blk/q_rx_parity_err_reg/CLR
                            (removal check against rising-edge clock clk_out5_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out5_clk_wiz_0 rise@0.000ns - clk_out5_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.856ns  (logic 0.141ns (16.464%)  route 0.715ns (83.536%))
  Logic Levels:           0  
  Clock Path Skew:        0.179ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.341ns
    Source Clock Delay      (SCD):    -0.486ns
    Clock Pessimism Removal (CPR):    -0.034ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -2.322    -1.656 r  clk_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.501    -1.155    clk_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_inst/inst/clkout5_buf/O
                         net (fo=3831, routed)        0.643    -0.486    clk
    SLICE_X35Y102        FDPE                                         r  rst_reg_replica_11/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y102        FDPE (Prop_fdpe_C_Q)         0.141    -0.345 f  rst_reg_replica_11/Q
                         net (fo=244, routed)         0.715     0.371    hci0/uart_blk/rst_repN_11_alias
    SLICE_X39Y89         FDCE                                         f  hci0/uart_blk/q_rx_parity_err_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -2.638    -1.743 r  clk_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.546    -1.197    clk_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_inst/inst/clkout5_buf/O
                         net (fo=3831, routed)        0.827    -0.341    hci0/uart_blk/clk_out5
    SLICE_X39Y89         FDCE                                         r  hci0/uart_blk/q_rx_parity_err_reg/C
                         clock pessimism              0.034    -0.306    
                         clock uncertainty            0.062    -0.244    
    SLICE_X39Y89         FDCE (Remov_fdce_C_CLR)     -0.092    -0.336    hci0/uart_blk/q_rx_parity_err_reg
  -------------------------------------------------------------------
                         required time                          0.336    
                         arrival time                           0.371    
  -------------------------------------------------------------------
                         slack                                  0.707    

Slack (MET) :             0.787ns  (arrival time - required time)
  Source:                 rst_reg_replica_11/C
                            (rising edge-triggered cell FDPE clocked by clk_out5_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_baud_clk_tick_cnt_reg[0]/CLR
                            (removal check against rising-edge clock clk_out5_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out5_clk_wiz_0 rise@0.000ns - clk_out5_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.933ns  (logic 0.141ns (15.106%)  route 0.792ns (84.894%))
  Logic Levels:           0  
  Clock Path Skew:        0.176ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.344ns
    Source Clock Delay      (SCD):    -0.486ns
    Clock Pessimism Removal (CPR):    -0.034ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -2.322    -1.656 r  clk_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.501    -1.155    clk_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_inst/inst/clkout5_buf/O
                         net (fo=3831, routed)        0.643    -0.486    clk
    SLICE_X35Y102        FDPE                                         r  rst_reg_replica_11/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y102        FDPE (Prop_fdpe_C_Q)         0.141    -0.345 f  rst_reg_replica_11/Q
                         net (fo=244, routed)         0.792     0.448    hci0/uart_blk/uart_tx_blk/rst_repN_11_alias
    SLICE_X39Y86         FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_baud_clk_tick_cnt_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -2.638    -1.743 r  clk_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.546    -1.197    clk_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_inst/inst/clkout5_buf/O
                         net (fo=3831, routed)        0.824    -0.344    hci0/uart_blk/uart_tx_blk/clk_out5
    SLICE_X39Y86         FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_baud_clk_tick_cnt_reg[0]/C
                         clock pessimism              0.034    -0.309    
                         clock uncertainty            0.062    -0.247    
    SLICE_X39Y86         FDCE (Remov_fdce_C_CLR)     -0.092    -0.339    hci0/uart_blk/uart_tx_blk/q_baud_clk_tick_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                          0.339    
                         arrival time                           0.448    
  -------------------------------------------------------------------
                         slack                                  0.787    

Slack (MET) :             0.787ns  (arrival time - required time)
  Source:                 rst_reg_replica_11/C
                            (rising edge-triggered cell FDPE clocked by clk_out5_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_baud_clk_tick_cnt_reg[1]/CLR
                            (removal check against rising-edge clock clk_out5_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out5_clk_wiz_0 rise@0.000ns - clk_out5_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.933ns  (logic 0.141ns (15.106%)  route 0.792ns (84.894%))
  Logic Levels:           0  
  Clock Path Skew:        0.176ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.344ns
    Source Clock Delay      (SCD):    -0.486ns
    Clock Pessimism Removal (CPR):    -0.034ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -2.322    -1.656 r  clk_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.501    -1.155    clk_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_inst/inst/clkout5_buf/O
                         net (fo=3831, routed)        0.643    -0.486    clk
    SLICE_X35Y102        FDPE                                         r  rst_reg_replica_11/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y102        FDPE (Prop_fdpe_C_Q)         0.141    -0.345 f  rst_reg_replica_11/Q
                         net (fo=244, routed)         0.792     0.448    hci0/uart_blk/uart_tx_blk/rst_repN_11_alias
    SLICE_X39Y86         FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_baud_clk_tick_cnt_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -2.638    -1.743 r  clk_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.546    -1.197    clk_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_inst/inst/clkout5_buf/O
                         net (fo=3831, routed)        0.824    -0.344    hci0/uart_blk/uart_tx_blk/clk_out5
    SLICE_X39Y86         FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_baud_clk_tick_cnt_reg[1]/C
                         clock pessimism              0.034    -0.309    
                         clock uncertainty            0.062    -0.247    
    SLICE_X39Y86         FDCE (Remov_fdce_C_CLR)     -0.092    -0.339    hci0/uart_blk/uart_tx_blk/q_baud_clk_tick_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                          0.339    
                         arrival time                           0.448    
  -------------------------------------------------------------------
                         slack                                  0.787    

Slack (MET) :             0.809ns  (arrival time - required time)
  Source:                 rst_reg_replica_11/C
                            (rising edge-triggered cell FDPE clocked by clk_out5_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_tx_reg/PRE
                            (removal check against rising-edge clock clk_out5_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out5_clk_wiz_0 rise@0.000ns - clk_out5_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.952ns  (logic 0.141ns (14.811%)  route 0.811ns (85.189%))
  Logic Levels:           0  
  Clock Path Skew:        0.176ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.344ns
    Source Clock Delay      (SCD):    -0.486ns
    Clock Pessimism Removal (CPR):    -0.034ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -2.322    -1.656 r  clk_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.501    -1.155    clk_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_inst/inst/clkout5_buf/O
                         net (fo=3831, routed)        0.643    -0.486    clk
    SLICE_X35Y102        FDPE                                         r  rst_reg_replica_11/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y102        FDPE (Prop_fdpe_C_Q)         0.141    -0.345 f  rst_reg_replica_11/Q
                         net (fo=244, routed)         0.811     0.466    hci0/uart_blk/uart_tx_blk/rst_repN_11_alias
    SLICE_X36Y86         FDPE                                         f  hci0/uart_blk/uart_tx_blk/q_tx_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -2.638    -1.743 r  clk_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.546    -1.197    clk_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_inst/inst/clkout5_buf/O
                         net (fo=3831, routed)        0.824    -0.344    hci0/uart_blk/uart_tx_blk/clk_out5
    SLICE_X36Y86         FDPE                                         r  hci0/uart_blk/uart_tx_blk/q_tx_reg/C
                         clock pessimism              0.034    -0.309    
                         clock uncertainty            0.062    -0.247    
    SLICE_X36Y86         FDPE (Remov_fdpe_C_PRE)     -0.095    -0.342    hci0/uart_blk/uart_tx_blk/q_tx_reg
  -------------------------------------------------------------------
                         required time                          0.342    
                         arrival time                           0.466    
  -------------------------------------------------------------------
                         slack                                  0.809    

Slack (MET) :             0.816ns  (arrival time - required time)
  Source:                 rst_reg_replica_11/C
                            (rising edge-triggered cell FDPE clocked by clk_out5_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_state_reg[1]/CLR
                            (removal check against rising-edge clock clk_out5_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out5_clk_wiz_0 rise@0.000ns - clk_out5_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.962ns  (logic 0.141ns (14.656%)  route 0.821ns (85.344%))
  Logic Levels:           0  
  Clock Path Skew:        0.176ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.344ns
    Source Clock Delay      (SCD):    -0.486ns
    Clock Pessimism Removal (CPR):    -0.034ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -2.322    -1.656 r  clk_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.501    -1.155    clk_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_inst/inst/clkout5_buf/O
                         net (fo=3831, routed)        0.643    -0.486    clk
    SLICE_X35Y102        FDPE                                         r  rst_reg_replica_11/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y102        FDPE (Prop_fdpe_C_Q)         0.141    -0.345 f  rst_reg_replica_11/Q
                         net (fo=244, routed)         0.821     0.476    hci0/uart_blk/uart_tx_blk/rst_repN_11_alias
    SLICE_X37Y85         FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -2.638    -1.743 r  clk_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.546    -1.197    clk_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_inst/inst/clkout5_buf/O
                         net (fo=3831, routed)        0.824    -0.344    hci0/uart_blk/uart_tx_blk/clk_out5
    SLICE_X37Y85         FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_state_reg[1]/C
                         clock pessimism              0.034    -0.309    
                         clock uncertainty            0.062    -0.247    
    SLICE_X37Y85         FDCE (Remov_fdce_C_CLR)     -0.092    -0.339    hci0/uart_blk/uart_tx_blk/q_state_reg[1]
  -------------------------------------------------------------------
                         required time                          0.339    
                         arrival time                           0.476    
  -------------------------------------------------------------------
                         slack                                  0.816    

Slack (MET) :             0.819ns  (arrival time - required time)
  Source:                 rst_reg_replica_11/C
                            (rising edge-triggered cell FDPE clocked by clk_out5_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_state_reg[0]/PRE
                            (removal check against rising-edge clock clk_out5_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out5_clk_wiz_0 rise@0.000ns - clk_out5_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.962ns  (logic 0.141ns (14.656%)  route 0.821ns (85.344%))
  Logic Levels:           0  
  Clock Path Skew:        0.176ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.344ns
    Source Clock Delay      (SCD):    -0.486ns
    Clock Pessimism Removal (CPR):    -0.034ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -2.322    -1.656 r  clk_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.501    -1.155    clk_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_inst/inst/clkout5_buf/O
                         net (fo=3831, routed)        0.643    -0.486    clk
    SLICE_X35Y102        FDPE                                         r  rst_reg_replica_11/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y102        FDPE (Prop_fdpe_C_Q)         0.141    -0.345 f  rst_reg_replica_11/Q
                         net (fo=244, routed)         0.821     0.476    hci0/uart_blk/uart_tx_blk/rst_repN_11_alias
    SLICE_X37Y85         FDPE                                         f  hci0/uart_blk/uart_tx_blk/q_state_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -2.638    -1.743 r  clk_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.546    -1.197    clk_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_inst/inst/clkout5_buf/O
                         net (fo=3831, routed)        0.824    -0.344    hci0/uart_blk/uart_tx_blk/clk_out5
    SLICE_X37Y85         FDPE                                         r  hci0/uart_blk/uart_tx_blk/q_state_reg[0]/C
                         clock pessimism              0.034    -0.309    
                         clock uncertainty            0.062    -0.247    
    SLICE_X37Y85         FDPE (Remov_fdpe_C_PRE)     -0.095    -0.342    hci0/uart_blk/uart_tx_blk/q_state_reg[0]
  -------------------------------------------------------------------
                         required time                          0.342    
                         arrival time                           0.476    
  -------------------------------------------------------------------
                         slack                                  0.819    

Slack (MET) :             0.820ns  (arrival time - required time)
  Source:                 rst_reg_replica_11/C
                            (rising edge-triggered cell FDPE clocked by clk_out5_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_parity_bit_reg/CLR
                            (removal check against rising-edge clock clk_out5_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out5_clk_wiz_0 rise@0.000ns - clk_out5_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.966ns  (logic 0.141ns (14.590%)  route 0.825ns (85.410%))
  Logic Levels:           0  
  Clock Path Skew:        0.176ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.344ns
    Source Clock Delay      (SCD):    -0.486ns
    Clock Pessimism Removal (CPR):    -0.034ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -2.322    -1.656 r  clk_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.501    -1.155    clk_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_inst/inst/clkout5_buf/O
                         net (fo=3831, routed)        0.643    -0.486    clk
    SLICE_X35Y102        FDPE                                         r  rst_reg_replica_11/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y102        FDPE (Prop_fdpe_C_Q)         0.141    -0.345 f  rst_reg_replica_11/Q
                         net (fo=244, routed)         0.825     0.481    hci0/uart_blk/uart_tx_blk/rst_repN_11_alias
    SLICE_X36Y85         FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_parity_bit_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -2.638    -1.743 r  clk_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.546    -1.197    clk_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_inst/inst/clkout5_buf/O
                         net (fo=3831, routed)        0.824    -0.344    hci0/uart_blk/uart_tx_blk/clk_out5
    SLICE_X36Y85         FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_parity_bit_reg/C
                         clock pessimism              0.034    -0.309    
                         clock uncertainty            0.062    -0.247    
    SLICE_X36Y85         FDCE (Remov_fdce_C_CLR)     -0.092    -0.339    hci0/uart_blk/uart_tx_blk/q_parity_bit_reg
  -------------------------------------------------------------------
                         required time                          0.339    
                         arrival time                           0.481    
  -------------------------------------------------------------------
                         slack                                  0.820    

Slack (MET) :             0.820ns  (arrival time - required time)
  Source:                 rst_reg_replica_11/C
                            (rising edge-triggered cell FDPE clocked by clk_out5_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_tx_done_tick_reg/CLR
                            (removal check against rising-edge clock clk_out5_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out5_clk_wiz_0 rise@0.000ns - clk_out5_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.966ns  (logic 0.141ns (14.590%)  route 0.825ns (85.410%))
  Logic Levels:           0  
  Clock Path Skew:        0.176ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.344ns
    Source Clock Delay      (SCD):    -0.486ns
    Clock Pessimism Removal (CPR):    -0.034ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -2.322    -1.656 r  clk_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.501    -1.155    clk_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_inst/inst/clkout5_buf/O
                         net (fo=3831, routed)        0.643    -0.486    clk
    SLICE_X35Y102        FDPE                                         r  rst_reg_replica_11/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y102        FDPE (Prop_fdpe_C_Q)         0.141    -0.345 f  rst_reg_replica_11/Q
                         net (fo=244, routed)         0.825     0.481    hci0/uart_blk/uart_tx_blk/rst_repN_11_alias
    SLICE_X36Y85         FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_tx_done_tick_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -2.638    -1.743 r  clk_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.546    -1.197    clk_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_inst/inst/clkout5_buf/O
                         net (fo=3831, routed)        0.824    -0.344    hci0/uart_blk/uart_tx_blk/clk_out5
    SLICE_X36Y85         FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_tx_done_tick_reg/C
                         clock pessimism              0.034    -0.309    
                         clock uncertainty            0.062    -0.247    
    SLICE_X36Y85         FDCE (Remov_fdce_C_CLR)     -0.092    -0.339    hci0/uart_blk/uart_tx_blk/q_tx_done_tick_reg
  -------------------------------------------------------------------
                         required time                          0.339    
                         arrival time                           0.481    
  -------------------------------------------------------------------
                         slack                                  0.820    

Slack (MET) :             0.834ns  (arrival time - required time)
  Source:                 rst_reg_replica_11/C
                            (rising edge-triggered cell FDPE clocked by clk_out5_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[1]/CLR
                            (removal check against rising-edge clock clk_out5_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out5_clk_wiz_0 rise@0.000ns - clk_out5_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.979ns  (logic 0.141ns (14.404%)  route 0.838ns (85.596%))
  Logic Levels:           0  
  Clock Path Skew:        0.174ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.346ns
    Source Clock Delay      (SCD):    -0.486ns
    Clock Pessimism Removal (CPR):    -0.034ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -2.322    -1.656 r  clk_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.501    -1.155    clk_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_inst/inst/clkout5_buf/O
                         net (fo=3831, routed)        0.643    -0.486    clk
    SLICE_X35Y102        FDPE                                         r  rst_reg_replica_11/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y102        FDPE (Prop_fdpe_C_Q)         0.141    -0.345 f  rst_reg_replica_11/Q
                         net (fo=244, routed)         0.838     0.493    hci0/uart_blk/uart_baud_clk_blk/rst_repN_11_alias
    SLICE_X43Y82         FDCE                                         f  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -2.638    -1.743 r  clk_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.546    -1.197    clk_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_inst/inst/clkout5_buf/O
                         net (fo=3831, routed)        0.822    -0.346    hci0/uart_blk/uart_baud_clk_blk/clk_out5
    SLICE_X43Y82         FDCE                                         r  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[1]/C
                         clock pessimism              0.034    -0.311    
                         clock uncertainty            0.062    -0.249    
    SLICE_X43Y82         FDCE (Remov_fdce_C_CLR)     -0.092    -0.341    hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                          0.341    
                         arrival time                           0.493    
  -------------------------------------------------------------------
                         slack                                  0.834    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out5_clk_wiz_0
  To Clock:  clk_out5_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        0.446ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.696ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.446ns  (required time - arrival time)
  Source:                 rst_reg_replica_11/C
                            (rising edge-triggered cell FDPE clocked by clk_out5_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_data_bit_idx_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out5_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out5_clk_wiz_0_1 rise@5.000ns - clk_out5_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.785ns  (logic 0.456ns (12.048%)  route 3.329ns (87.952%))
  Logic Levels:           0  
  Clock Path Skew:        -0.302ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.086ns = ( 2.914 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.283ns
    Clock Pessimism Removal (CPR):    -0.498ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -8.482    -5.770 r  clk_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.655    -4.115    clk_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_inst/inst/clkout5_buf/O
                         net (fo=3831, routed)        1.736    -2.283    clk
    SLICE_X35Y102        FDPE                                         r  rst_reg_replica_11/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y102        FDPE (Prop_fdpe_C_Q)         0.456    -1.827 f  rst_reg_replica_11/Q
                         net (fo=244, routed)         3.329     1.502    hci0/uart_blk/uart_tx_blk/rst_repN_11_alias
    SLICE_X39Y83         FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_data_bit_idx_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_clk_wiz_0_1 rise edge)
                                                      5.000     5.000 r  
    W5                                                0.000     5.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     5.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.569    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -7.750    -0.181 r  clk_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.576     1.396    clk_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.487 r  clk_inst/inst/clkout5_buf/O
                         net (fo=3831, routed)        1.428     2.914    hci0/uart_blk/uart_tx_blk/clk_out5
    SLICE_X39Y83         FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_data_bit_idx_reg[0]/C
                         clock pessimism             -0.498     2.416    
                         clock uncertainty           -0.062     2.354    
    SLICE_X39Y83         FDCE (Recov_fdce_C_CLR)     -0.405     1.949    hci0/uart_blk/uart_tx_blk/q_data_bit_idx_reg[0]
  -------------------------------------------------------------------
                         required time                          1.949    
                         arrival time                          -1.502    
  -------------------------------------------------------------------
                         slack                                  0.446    

Slack (MET) :             0.446ns  (required time - arrival time)
  Source:                 rst_reg_replica_11/C
                            (rising edge-triggered cell FDPE clocked by clk_out5_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_data_bit_idx_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out5_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out5_clk_wiz_0_1 rise@5.000ns - clk_out5_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.785ns  (logic 0.456ns (12.048%)  route 3.329ns (87.952%))
  Logic Levels:           0  
  Clock Path Skew:        -0.302ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.086ns = ( 2.914 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.283ns
    Clock Pessimism Removal (CPR):    -0.498ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -8.482    -5.770 r  clk_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.655    -4.115    clk_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_inst/inst/clkout5_buf/O
                         net (fo=3831, routed)        1.736    -2.283    clk
    SLICE_X35Y102        FDPE                                         r  rst_reg_replica_11/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y102        FDPE (Prop_fdpe_C_Q)         0.456    -1.827 f  rst_reg_replica_11/Q
                         net (fo=244, routed)         3.329     1.502    hci0/uart_blk/uart_tx_blk/rst_repN_11_alias
    SLICE_X39Y83         FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_data_bit_idx_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_clk_wiz_0_1 rise edge)
                                                      5.000     5.000 r  
    W5                                                0.000     5.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     5.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.569    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -7.750    -0.181 r  clk_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.576     1.396    clk_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.487 r  clk_inst/inst/clkout5_buf/O
                         net (fo=3831, routed)        1.428     2.914    hci0/uart_blk/uart_tx_blk/clk_out5
    SLICE_X39Y83         FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_data_bit_idx_reg[1]/C
                         clock pessimism             -0.498     2.416    
                         clock uncertainty           -0.062     2.354    
    SLICE_X39Y83         FDCE (Recov_fdce_C_CLR)     -0.405     1.949    hci0/uart_blk/uart_tx_blk/q_data_bit_idx_reg[1]
  -------------------------------------------------------------------
                         required time                          1.949    
                         arrival time                          -1.502    
  -------------------------------------------------------------------
                         slack                                  0.446    

Slack (MET) :             0.446ns  (required time - arrival time)
  Source:                 rst_reg_replica_11/C
                            (rising edge-triggered cell FDPE clocked by clk_out5_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_data_bit_idx_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out5_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out5_clk_wiz_0_1 rise@5.000ns - clk_out5_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.785ns  (logic 0.456ns (12.048%)  route 3.329ns (87.952%))
  Logic Levels:           0  
  Clock Path Skew:        -0.302ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.086ns = ( 2.914 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.283ns
    Clock Pessimism Removal (CPR):    -0.498ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -8.482    -5.770 r  clk_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.655    -4.115    clk_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_inst/inst/clkout5_buf/O
                         net (fo=3831, routed)        1.736    -2.283    clk
    SLICE_X35Y102        FDPE                                         r  rst_reg_replica_11/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y102        FDPE (Prop_fdpe_C_Q)         0.456    -1.827 f  rst_reg_replica_11/Q
                         net (fo=244, routed)         3.329     1.502    hci0/uart_blk/uart_tx_blk/rst_repN_11_alias
    SLICE_X39Y83         FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_data_bit_idx_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_clk_wiz_0_1 rise edge)
                                                      5.000     5.000 r  
    W5                                                0.000     5.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     5.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.569    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -7.750    -0.181 r  clk_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.576     1.396    clk_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.487 r  clk_inst/inst/clkout5_buf/O
                         net (fo=3831, routed)        1.428     2.914    hci0/uart_blk/uart_tx_blk/clk_out5
    SLICE_X39Y83         FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_data_bit_idx_reg[2]/C
                         clock pessimism             -0.498     2.416    
                         clock uncertainty           -0.062     2.354    
    SLICE_X39Y83         FDCE (Recov_fdce_C_CLR)     -0.405     1.949    hci0/uart_blk/uart_tx_blk/q_data_bit_idx_reg[2]
  -------------------------------------------------------------------
                         required time                          1.949    
                         arrival time                          -1.502    
  -------------------------------------------------------------------
                         slack                                  0.446    

Slack (MET) :             0.493ns  (required time - arrival time)
  Source:                 rst_reg_replica_11/C
                            (rising edge-triggered cell FDPE clocked by clk_out5_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_data_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out5_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out5_clk_wiz_0_1 rise@5.000ns - clk_out5_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.739ns  (logic 0.456ns (12.195%)  route 3.283ns (87.805%))
  Logic Levels:           0  
  Clock Path Skew:        -0.301ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.085ns = ( 2.915 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.283ns
    Clock Pessimism Removal (CPR):    -0.498ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -8.482    -5.770 r  clk_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.655    -4.115    clk_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_inst/inst/clkout5_buf/O
                         net (fo=3831, routed)        1.736    -2.283    clk
    SLICE_X35Y102        FDPE                                         r  rst_reg_replica_11/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y102        FDPE (Prop_fdpe_C_Q)         0.456    -1.827 f  rst_reg_replica_11/Q
                         net (fo=244, routed)         3.283     1.457    hci0/uart_blk/uart_tx_blk/rst_repN_11_alias
    SLICE_X36Y84         FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_data_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_clk_wiz_0_1 rise edge)
                                                      5.000     5.000 r  
    W5                                                0.000     5.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     5.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.569    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -7.750    -0.181 r  clk_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.576     1.396    clk_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.487 r  clk_inst/inst/clkout5_buf/O
                         net (fo=3831, routed)        1.429     2.915    hci0/uart_blk/uart_tx_blk/clk_out5
    SLICE_X36Y84         FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_data_reg[2]/C
                         clock pessimism             -0.498     2.417    
                         clock uncertainty           -0.062     2.355    
    SLICE_X36Y84         FDCE (Recov_fdce_C_CLR)     -0.405     1.950    hci0/uart_blk/uart_tx_blk/q_data_reg[2]
  -------------------------------------------------------------------
                         required time                          1.950    
                         arrival time                          -1.457    
  -------------------------------------------------------------------
                         slack                                  0.493    

Slack (MET) :             0.493ns  (required time - arrival time)
  Source:                 rst_reg_replica_11/C
                            (rising edge-triggered cell FDPE clocked by clk_out5_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_data_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out5_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out5_clk_wiz_0_1 rise@5.000ns - clk_out5_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.739ns  (logic 0.456ns (12.195%)  route 3.283ns (87.805%))
  Logic Levels:           0  
  Clock Path Skew:        -0.301ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.085ns = ( 2.915 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.283ns
    Clock Pessimism Removal (CPR):    -0.498ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -8.482    -5.770 r  clk_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.655    -4.115    clk_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_inst/inst/clkout5_buf/O
                         net (fo=3831, routed)        1.736    -2.283    clk
    SLICE_X35Y102        FDPE                                         r  rst_reg_replica_11/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y102        FDPE (Prop_fdpe_C_Q)         0.456    -1.827 f  rst_reg_replica_11/Q
                         net (fo=244, routed)         3.283     1.457    hci0/uart_blk/uart_tx_blk/rst_repN_11_alias
    SLICE_X36Y84         FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_data_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_clk_wiz_0_1 rise edge)
                                                      5.000     5.000 r  
    W5                                                0.000     5.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     5.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.569    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -7.750    -0.181 r  clk_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.576     1.396    clk_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.487 r  clk_inst/inst/clkout5_buf/O
                         net (fo=3831, routed)        1.429     2.915    hci0/uart_blk/uart_tx_blk/clk_out5
    SLICE_X36Y84         FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_data_reg[3]/C
                         clock pessimism             -0.498     2.417    
                         clock uncertainty           -0.062     2.355    
    SLICE_X36Y84         FDCE (Recov_fdce_C_CLR)     -0.405     1.950    hci0/uart_blk/uart_tx_blk/q_data_reg[3]
  -------------------------------------------------------------------
                         required time                          1.950    
                         arrival time                          -1.457    
  -------------------------------------------------------------------
                         slack                                  0.493    

Slack (MET) :             0.493ns  (required time - arrival time)
  Source:                 rst_reg_replica_11/C
                            (rising edge-triggered cell FDPE clocked by clk_out5_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_data_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out5_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out5_clk_wiz_0_1 rise@5.000ns - clk_out5_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.739ns  (logic 0.456ns (12.195%)  route 3.283ns (87.805%))
  Logic Levels:           0  
  Clock Path Skew:        -0.301ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.085ns = ( 2.915 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.283ns
    Clock Pessimism Removal (CPR):    -0.498ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -8.482    -5.770 r  clk_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.655    -4.115    clk_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_inst/inst/clkout5_buf/O
                         net (fo=3831, routed)        1.736    -2.283    clk
    SLICE_X35Y102        FDPE                                         r  rst_reg_replica_11/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y102        FDPE (Prop_fdpe_C_Q)         0.456    -1.827 f  rst_reg_replica_11/Q
                         net (fo=244, routed)         3.283     1.457    hci0/uart_blk/uart_tx_blk/rst_repN_11_alias
    SLICE_X36Y84         FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_data_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_clk_wiz_0_1 rise edge)
                                                      5.000     5.000 r  
    W5                                                0.000     5.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     5.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.569    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -7.750    -0.181 r  clk_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.576     1.396    clk_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.487 r  clk_inst/inst/clkout5_buf/O
                         net (fo=3831, routed)        1.429     2.915    hci0/uart_blk/uart_tx_blk/clk_out5
    SLICE_X36Y84         FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_data_reg[4]/C
                         clock pessimism             -0.498     2.417    
                         clock uncertainty           -0.062     2.355    
    SLICE_X36Y84         FDCE (Recov_fdce_C_CLR)     -0.405     1.950    hci0/uart_blk/uart_tx_blk/q_data_reg[4]
  -------------------------------------------------------------------
                         required time                          1.950    
                         arrival time                          -1.457    
  -------------------------------------------------------------------
                         slack                                  0.493    

Slack (MET) :             0.496ns  (required time - arrival time)
  Source:                 rst_reg_replica_11/C
                            (rising edge-triggered cell FDPE clocked by clk_out5_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_baud_clk_tick_cnt_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out5_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out5_clk_wiz_0_1 rise@5.000ns - clk_out5_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.736ns  (logic 0.456ns (12.206%)  route 3.280ns (87.794%))
  Logic Levels:           0  
  Clock Path Skew:        -0.301ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.085ns = ( 2.915 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.283ns
    Clock Pessimism Removal (CPR):    -0.498ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -8.482    -5.770 r  clk_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.655    -4.115    clk_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_inst/inst/clkout5_buf/O
                         net (fo=3831, routed)        1.736    -2.283    clk
    SLICE_X35Y102        FDPE                                         r  rst_reg_replica_11/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y102        FDPE (Prop_fdpe_C_Q)         0.456    -1.827 f  rst_reg_replica_11/Q
                         net (fo=244, routed)         3.280     1.453    hci0/uart_blk/uart_tx_blk/rst_repN_11_alias
    SLICE_X39Y84         FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_baud_clk_tick_cnt_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_clk_wiz_0_1 rise edge)
                                                      5.000     5.000 r  
    W5                                                0.000     5.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     5.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.569    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -7.750    -0.181 r  clk_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.576     1.396    clk_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.487 r  clk_inst/inst/clkout5_buf/O
                         net (fo=3831, routed)        1.429     2.915    hci0/uart_blk/uart_tx_blk/clk_out5
    SLICE_X39Y84         FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_baud_clk_tick_cnt_reg[2]/C
                         clock pessimism             -0.498     2.417    
                         clock uncertainty           -0.062     2.355    
    SLICE_X39Y84         FDCE (Recov_fdce_C_CLR)     -0.405     1.950    hci0/uart_blk/uart_tx_blk/q_baud_clk_tick_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                          1.950    
                         arrival time                          -1.453    
  -------------------------------------------------------------------
                         slack                                  0.496    

Slack (MET) :             0.496ns  (required time - arrival time)
  Source:                 rst_reg_replica_11/C
                            (rising edge-triggered cell FDPE clocked by clk_out5_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_baud_clk_tick_cnt_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out5_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out5_clk_wiz_0_1 rise@5.000ns - clk_out5_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.736ns  (logic 0.456ns (12.206%)  route 3.280ns (87.794%))
  Logic Levels:           0  
  Clock Path Skew:        -0.301ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.085ns = ( 2.915 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.283ns
    Clock Pessimism Removal (CPR):    -0.498ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -8.482    -5.770 r  clk_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.655    -4.115    clk_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_inst/inst/clkout5_buf/O
                         net (fo=3831, routed)        1.736    -2.283    clk
    SLICE_X35Y102        FDPE                                         r  rst_reg_replica_11/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y102        FDPE (Prop_fdpe_C_Q)         0.456    -1.827 f  rst_reg_replica_11/Q
                         net (fo=244, routed)         3.280     1.453    hci0/uart_blk/uart_tx_blk/rst_repN_11_alias
    SLICE_X39Y84         FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_baud_clk_tick_cnt_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_clk_wiz_0_1 rise edge)
                                                      5.000     5.000 r  
    W5                                                0.000     5.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     5.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.569    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -7.750    -0.181 r  clk_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.576     1.396    clk_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.487 r  clk_inst/inst/clkout5_buf/O
                         net (fo=3831, routed)        1.429     2.915    hci0/uart_blk/uart_tx_blk/clk_out5
    SLICE_X39Y84         FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_baud_clk_tick_cnt_reg[3]/C
                         clock pessimism             -0.498     2.417    
                         clock uncertainty           -0.062     2.355    
    SLICE_X39Y84         FDCE (Recov_fdce_C_CLR)     -0.405     1.950    hci0/uart_blk/uart_tx_blk/q_baud_clk_tick_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                          1.950    
                         arrival time                          -1.453    
  -------------------------------------------------------------------
                         slack                                  0.496    

Slack (MET) :             0.497ns  (required time - arrival time)
  Source:                 rst_reg_replica_11/C
                            (rising edge-triggered cell FDPE clocked by clk_out5_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_data_reg[5]/CLR
                            (recovery check against rising-edge clock clk_out5_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out5_clk_wiz_0_1 rise@5.000ns - clk_out5_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.735ns  (logic 0.456ns (12.209%)  route 3.279ns (87.791%))
  Logic Levels:           0  
  Clock Path Skew:        -0.301ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.085ns = ( 2.915 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.283ns
    Clock Pessimism Removal (CPR):    -0.498ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -8.482    -5.770 r  clk_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.655    -4.115    clk_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_inst/inst/clkout5_buf/O
                         net (fo=3831, routed)        1.736    -2.283    clk
    SLICE_X35Y102        FDPE                                         r  rst_reg_replica_11/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y102        FDPE (Prop_fdpe_C_Q)         0.456    -1.827 f  rst_reg_replica_11/Q
                         net (fo=244, routed)         3.279     1.452    hci0/uart_blk/uart_tx_blk/rst_repN_11_alias
    SLICE_X37Y84         FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_data_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_clk_wiz_0_1 rise edge)
                                                      5.000     5.000 r  
    W5                                                0.000     5.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     5.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.569    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -7.750    -0.181 r  clk_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.576     1.396    clk_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.487 r  clk_inst/inst/clkout5_buf/O
                         net (fo=3831, routed)        1.429     2.915    hci0/uart_blk/uart_tx_blk/clk_out5
    SLICE_X37Y84         FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_data_reg[5]/C
                         clock pessimism             -0.498     2.417    
                         clock uncertainty           -0.062     2.355    
    SLICE_X37Y84         FDCE (Recov_fdce_C_CLR)     -0.405     1.950    hci0/uart_blk/uart_tx_blk/q_data_reg[5]
  -------------------------------------------------------------------
                         required time                          1.950    
                         arrival time                          -1.452    
  -------------------------------------------------------------------
                         slack                                  0.497    

Slack (MET) :             0.497ns  (required time - arrival time)
  Source:                 rst_reg_replica_11/C
                            (rising edge-triggered cell FDPE clocked by clk_out5_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_data_reg[6]/CLR
                            (recovery check against rising-edge clock clk_out5_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out5_clk_wiz_0_1 rise@5.000ns - clk_out5_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.735ns  (logic 0.456ns (12.209%)  route 3.279ns (87.791%))
  Logic Levels:           0  
  Clock Path Skew:        -0.301ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.085ns = ( 2.915 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.283ns
    Clock Pessimism Removal (CPR):    -0.498ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -8.482    -5.770 r  clk_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.655    -4.115    clk_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_inst/inst/clkout5_buf/O
                         net (fo=3831, routed)        1.736    -2.283    clk
    SLICE_X35Y102        FDPE                                         r  rst_reg_replica_11/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y102        FDPE (Prop_fdpe_C_Q)         0.456    -1.827 f  rst_reg_replica_11/Q
                         net (fo=244, routed)         3.279     1.452    hci0/uart_blk/uart_tx_blk/rst_repN_11_alias
    SLICE_X37Y84         FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_data_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_clk_wiz_0_1 rise edge)
                                                      5.000     5.000 r  
    W5                                                0.000     5.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     5.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.569    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -7.750    -0.181 r  clk_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.576     1.396    clk_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.487 r  clk_inst/inst/clkout5_buf/O
                         net (fo=3831, routed)        1.429     2.915    hci0/uart_blk/uart_tx_blk/clk_out5
    SLICE_X37Y84         FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_data_reg[6]/C
                         clock pessimism             -0.498     2.417    
                         clock uncertainty           -0.062     2.355    
    SLICE_X37Y84         FDCE (Recov_fdce_C_CLR)     -0.405     1.950    hci0/uart_blk/uart_tx_blk/q_data_reg[6]
  -------------------------------------------------------------------
                         required time                          1.950    
                         arrival time                          -1.452    
  -------------------------------------------------------------------
                         slack                                  0.497    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.696ns  (arrival time - required time)
  Source:                 rst_reg_replica_11/C
                            (rising edge-triggered cell FDPE clocked by clk_out5_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hci0/uart_blk/uart_rx_blk/q_parity_err_reg/CLR
                            (removal check against rising-edge clock clk_out5_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out5_clk_wiz_0_1 rise@0.000ns - clk_out5_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.873ns  (logic 0.141ns (16.157%)  route 0.732ns (83.843%))
  Logic Levels:           0  
  Clock Path Skew:        0.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.339ns
    Source Clock Delay      (SCD):    -0.486ns
    Clock Pessimism Removal (CPR):    -0.034ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -2.322    -1.656 r  clk_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.501    -1.155    clk_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_inst/inst/clkout5_buf/O
                         net (fo=3831, routed)        0.643    -0.486    clk
    SLICE_X35Y102        FDPE                                         r  rst_reg_replica_11/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y102        FDPE (Prop_fdpe_C_Q)         0.141    -0.345 f  rst_reg_replica_11/Q
                         net (fo=244, routed)         0.732     0.387    hci0/uart_blk/uart_rx_blk/rst_repN_11_alias
    SLICE_X46Y88         FDCE                                         f  hci0/uart_blk/uart_rx_blk/q_parity_err_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -2.638    -1.743 r  clk_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.546    -1.197    clk_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_inst/inst/clkout5_buf/O
                         net (fo=3831, routed)        0.830    -0.339    hci0/uart_blk/uart_rx_blk/clk_out5
    SLICE_X46Y88         FDCE                                         r  hci0/uart_blk/uart_rx_blk/q_parity_err_reg/C
                         clock pessimism              0.034    -0.304    
                         clock uncertainty            0.062    -0.242    
    SLICE_X46Y88         FDCE (Remov_fdce_C_CLR)     -0.067    -0.309    hci0/uart_blk/uart_rx_blk/q_parity_err_reg
  -------------------------------------------------------------------
                         required time                          0.309    
                         arrival time                           0.387    
  -------------------------------------------------------------------
                         slack                                  0.696    

Slack (MET) :             0.707ns  (arrival time - required time)
  Source:                 rst_reg_replica_11/C
                            (rising edge-triggered cell FDPE clocked by clk_out5_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hci0/uart_blk/q_rx_parity_err_reg/CLR
                            (removal check against rising-edge clock clk_out5_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out5_clk_wiz_0_1 rise@0.000ns - clk_out5_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.856ns  (logic 0.141ns (16.464%)  route 0.715ns (83.536%))
  Logic Levels:           0  
  Clock Path Skew:        0.179ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.341ns
    Source Clock Delay      (SCD):    -0.486ns
    Clock Pessimism Removal (CPR):    -0.034ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -2.322    -1.656 r  clk_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.501    -1.155    clk_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_inst/inst/clkout5_buf/O
                         net (fo=3831, routed)        0.643    -0.486    clk
    SLICE_X35Y102        FDPE                                         r  rst_reg_replica_11/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y102        FDPE (Prop_fdpe_C_Q)         0.141    -0.345 f  rst_reg_replica_11/Q
                         net (fo=244, routed)         0.715     0.371    hci0/uart_blk/rst_repN_11_alias
    SLICE_X39Y89         FDCE                                         f  hci0/uart_blk/q_rx_parity_err_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -2.638    -1.743 r  clk_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.546    -1.197    clk_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_inst/inst/clkout5_buf/O
                         net (fo=3831, routed)        0.827    -0.341    hci0/uart_blk/clk_out5
    SLICE_X39Y89         FDCE                                         r  hci0/uart_blk/q_rx_parity_err_reg/C
                         clock pessimism              0.034    -0.306    
                         clock uncertainty            0.062    -0.244    
    SLICE_X39Y89         FDCE (Remov_fdce_C_CLR)     -0.092    -0.336    hci0/uart_blk/q_rx_parity_err_reg
  -------------------------------------------------------------------
                         required time                          0.336    
                         arrival time                           0.371    
  -------------------------------------------------------------------
                         slack                                  0.707    

Slack (MET) :             0.787ns  (arrival time - required time)
  Source:                 rst_reg_replica_11/C
                            (rising edge-triggered cell FDPE clocked by clk_out5_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_baud_clk_tick_cnt_reg[0]/CLR
                            (removal check against rising-edge clock clk_out5_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out5_clk_wiz_0_1 rise@0.000ns - clk_out5_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.933ns  (logic 0.141ns (15.106%)  route 0.792ns (84.894%))
  Logic Levels:           0  
  Clock Path Skew:        0.176ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.344ns
    Source Clock Delay      (SCD):    -0.486ns
    Clock Pessimism Removal (CPR):    -0.034ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -2.322    -1.656 r  clk_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.501    -1.155    clk_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_inst/inst/clkout5_buf/O
                         net (fo=3831, routed)        0.643    -0.486    clk
    SLICE_X35Y102        FDPE                                         r  rst_reg_replica_11/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y102        FDPE (Prop_fdpe_C_Q)         0.141    -0.345 f  rst_reg_replica_11/Q
                         net (fo=244, routed)         0.792     0.448    hci0/uart_blk/uart_tx_blk/rst_repN_11_alias
    SLICE_X39Y86         FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_baud_clk_tick_cnt_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -2.638    -1.743 r  clk_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.546    -1.197    clk_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_inst/inst/clkout5_buf/O
                         net (fo=3831, routed)        0.824    -0.344    hci0/uart_blk/uart_tx_blk/clk_out5
    SLICE_X39Y86         FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_baud_clk_tick_cnt_reg[0]/C
                         clock pessimism              0.034    -0.309    
                         clock uncertainty            0.062    -0.247    
    SLICE_X39Y86         FDCE (Remov_fdce_C_CLR)     -0.092    -0.339    hci0/uart_blk/uart_tx_blk/q_baud_clk_tick_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                          0.339    
                         arrival time                           0.448    
  -------------------------------------------------------------------
                         slack                                  0.787    

Slack (MET) :             0.787ns  (arrival time - required time)
  Source:                 rst_reg_replica_11/C
                            (rising edge-triggered cell FDPE clocked by clk_out5_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_baud_clk_tick_cnt_reg[1]/CLR
                            (removal check against rising-edge clock clk_out5_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out5_clk_wiz_0_1 rise@0.000ns - clk_out5_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.933ns  (logic 0.141ns (15.106%)  route 0.792ns (84.894%))
  Logic Levels:           0  
  Clock Path Skew:        0.176ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.344ns
    Source Clock Delay      (SCD):    -0.486ns
    Clock Pessimism Removal (CPR):    -0.034ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -2.322    -1.656 r  clk_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.501    -1.155    clk_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_inst/inst/clkout5_buf/O
                         net (fo=3831, routed)        0.643    -0.486    clk
    SLICE_X35Y102        FDPE                                         r  rst_reg_replica_11/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y102        FDPE (Prop_fdpe_C_Q)         0.141    -0.345 f  rst_reg_replica_11/Q
                         net (fo=244, routed)         0.792     0.448    hci0/uart_blk/uart_tx_blk/rst_repN_11_alias
    SLICE_X39Y86         FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_baud_clk_tick_cnt_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -2.638    -1.743 r  clk_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.546    -1.197    clk_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_inst/inst/clkout5_buf/O
                         net (fo=3831, routed)        0.824    -0.344    hci0/uart_blk/uart_tx_blk/clk_out5
    SLICE_X39Y86         FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_baud_clk_tick_cnt_reg[1]/C
                         clock pessimism              0.034    -0.309    
                         clock uncertainty            0.062    -0.247    
    SLICE_X39Y86         FDCE (Remov_fdce_C_CLR)     -0.092    -0.339    hci0/uart_blk/uart_tx_blk/q_baud_clk_tick_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                          0.339    
                         arrival time                           0.448    
  -------------------------------------------------------------------
                         slack                                  0.787    

Slack (MET) :             0.809ns  (arrival time - required time)
  Source:                 rst_reg_replica_11/C
                            (rising edge-triggered cell FDPE clocked by clk_out5_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_tx_reg/PRE
                            (removal check against rising-edge clock clk_out5_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out5_clk_wiz_0_1 rise@0.000ns - clk_out5_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.952ns  (logic 0.141ns (14.811%)  route 0.811ns (85.189%))
  Logic Levels:           0  
  Clock Path Skew:        0.176ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.344ns
    Source Clock Delay      (SCD):    -0.486ns
    Clock Pessimism Removal (CPR):    -0.034ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -2.322    -1.656 r  clk_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.501    -1.155    clk_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_inst/inst/clkout5_buf/O
                         net (fo=3831, routed)        0.643    -0.486    clk
    SLICE_X35Y102        FDPE                                         r  rst_reg_replica_11/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y102        FDPE (Prop_fdpe_C_Q)         0.141    -0.345 f  rst_reg_replica_11/Q
                         net (fo=244, routed)         0.811     0.466    hci0/uart_blk/uart_tx_blk/rst_repN_11_alias
    SLICE_X36Y86         FDPE                                         f  hci0/uart_blk/uart_tx_blk/q_tx_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -2.638    -1.743 r  clk_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.546    -1.197    clk_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_inst/inst/clkout5_buf/O
                         net (fo=3831, routed)        0.824    -0.344    hci0/uart_blk/uart_tx_blk/clk_out5
    SLICE_X36Y86         FDPE                                         r  hci0/uart_blk/uart_tx_blk/q_tx_reg/C
                         clock pessimism              0.034    -0.309    
                         clock uncertainty            0.062    -0.247    
    SLICE_X36Y86         FDPE (Remov_fdpe_C_PRE)     -0.095    -0.342    hci0/uart_blk/uart_tx_blk/q_tx_reg
  -------------------------------------------------------------------
                         required time                          0.342    
                         arrival time                           0.466    
  -------------------------------------------------------------------
                         slack                                  0.809    

Slack (MET) :             0.816ns  (arrival time - required time)
  Source:                 rst_reg_replica_11/C
                            (rising edge-triggered cell FDPE clocked by clk_out5_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_state_reg[1]/CLR
                            (removal check against rising-edge clock clk_out5_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out5_clk_wiz_0_1 rise@0.000ns - clk_out5_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.962ns  (logic 0.141ns (14.656%)  route 0.821ns (85.344%))
  Logic Levels:           0  
  Clock Path Skew:        0.176ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.344ns
    Source Clock Delay      (SCD):    -0.486ns
    Clock Pessimism Removal (CPR):    -0.034ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -2.322    -1.656 r  clk_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.501    -1.155    clk_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_inst/inst/clkout5_buf/O
                         net (fo=3831, routed)        0.643    -0.486    clk
    SLICE_X35Y102        FDPE                                         r  rst_reg_replica_11/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y102        FDPE (Prop_fdpe_C_Q)         0.141    -0.345 f  rst_reg_replica_11/Q
                         net (fo=244, routed)         0.821     0.476    hci0/uart_blk/uart_tx_blk/rst_repN_11_alias
    SLICE_X37Y85         FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -2.638    -1.743 r  clk_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.546    -1.197    clk_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_inst/inst/clkout5_buf/O
                         net (fo=3831, routed)        0.824    -0.344    hci0/uart_blk/uart_tx_blk/clk_out5
    SLICE_X37Y85         FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_state_reg[1]/C
                         clock pessimism              0.034    -0.309    
                         clock uncertainty            0.062    -0.247    
    SLICE_X37Y85         FDCE (Remov_fdce_C_CLR)     -0.092    -0.339    hci0/uart_blk/uart_tx_blk/q_state_reg[1]
  -------------------------------------------------------------------
                         required time                          0.339    
                         arrival time                           0.476    
  -------------------------------------------------------------------
                         slack                                  0.816    

Slack (MET) :             0.819ns  (arrival time - required time)
  Source:                 rst_reg_replica_11/C
                            (rising edge-triggered cell FDPE clocked by clk_out5_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_state_reg[0]/PRE
                            (removal check against rising-edge clock clk_out5_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out5_clk_wiz_0_1 rise@0.000ns - clk_out5_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.962ns  (logic 0.141ns (14.656%)  route 0.821ns (85.344%))
  Logic Levels:           0  
  Clock Path Skew:        0.176ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.344ns
    Source Clock Delay      (SCD):    -0.486ns
    Clock Pessimism Removal (CPR):    -0.034ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -2.322    -1.656 r  clk_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.501    -1.155    clk_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_inst/inst/clkout5_buf/O
                         net (fo=3831, routed)        0.643    -0.486    clk
    SLICE_X35Y102        FDPE                                         r  rst_reg_replica_11/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y102        FDPE (Prop_fdpe_C_Q)         0.141    -0.345 f  rst_reg_replica_11/Q
                         net (fo=244, routed)         0.821     0.476    hci0/uart_blk/uart_tx_blk/rst_repN_11_alias
    SLICE_X37Y85         FDPE                                         f  hci0/uart_blk/uart_tx_blk/q_state_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -2.638    -1.743 r  clk_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.546    -1.197    clk_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_inst/inst/clkout5_buf/O
                         net (fo=3831, routed)        0.824    -0.344    hci0/uart_blk/uart_tx_blk/clk_out5
    SLICE_X37Y85         FDPE                                         r  hci0/uart_blk/uart_tx_blk/q_state_reg[0]/C
                         clock pessimism              0.034    -0.309    
                         clock uncertainty            0.062    -0.247    
    SLICE_X37Y85         FDPE (Remov_fdpe_C_PRE)     -0.095    -0.342    hci0/uart_blk/uart_tx_blk/q_state_reg[0]
  -------------------------------------------------------------------
                         required time                          0.342    
                         arrival time                           0.476    
  -------------------------------------------------------------------
                         slack                                  0.819    

Slack (MET) :             0.820ns  (arrival time - required time)
  Source:                 rst_reg_replica_11/C
                            (rising edge-triggered cell FDPE clocked by clk_out5_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_parity_bit_reg/CLR
                            (removal check against rising-edge clock clk_out5_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out5_clk_wiz_0_1 rise@0.000ns - clk_out5_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.966ns  (logic 0.141ns (14.590%)  route 0.825ns (85.410%))
  Logic Levels:           0  
  Clock Path Skew:        0.176ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.344ns
    Source Clock Delay      (SCD):    -0.486ns
    Clock Pessimism Removal (CPR):    -0.034ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -2.322    -1.656 r  clk_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.501    -1.155    clk_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_inst/inst/clkout5_buf/O
                         net (fo=3831, routed)        0.643    -0.486    clk
    SLICE_X35Y102        FDPE                                         r  rst_reg_replica_11/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y102        FDPE (Prop_fdpe_C_Q)         0.141    -0.345 f  rst_reg_replica_11/Q
                         net (fo=244, routed)         0.825     0.481    hci0/uart_blk/uart_tx_blk/rst_repN_11_alias
    SLICE_X36Y85         FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_parity_bit_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -2.638    -1.743 r  clk_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.546    -1.197    clk_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_inst/inst/clkout5_buf/O
                         net (fo=3831, routed)        0.824    -0.344    hci0/uart_blk/uart_tx_blk/clk_out5
    SLICE_X36Y85         FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_parity_bit_reg/C
                         clock pessimism              0.034    -0.309    
                         clock uncertainty            0.062    -0.247    
    SLICE_X36Y85         FDCE (Remov_fdce_C_CLR)     -0.092    -0.339    hci0/uart_blk/uart_tx_blk/q_parity_bit_reg
  -------------------------------------------------------------------
                         required time                          0.339    
                         arrival time                           0.481    
  -------------------------------------------------------------------
                         slack                                  0.820    

Slack (MET) :             0.820ns  (arrival time - required time)
  Source:                 rst_reg_replica_11/C
                            (rising edge-triggered cell FDPE clocked by clk_out5_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_tx_done_tick_reg/CLR
                            (removal check against rising-edge clock clk_out5_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out5_clk_wiz_0_1 rise@0.000ns - clk_out5_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.966ns  (logic 0.141ns (14.590%)  route 0.825ns (85.410%))
  Logic Levels:           0  
  Clock Path Skew:        0.176ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.344ns
    Source Clock Delay      (SCD):    -0.486ns
    Clock Pessimism Removal (CPR):    -0.034ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -2.322    -1.656 r  clk_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.501    -1.155    clk_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_inst/inst/clkout5_buf/O
                         net (fo=3831, routed)        0.643    -0.486    clk
    SLICE_X35Y102        FDPE                                         r  rst_reg_replica_11/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y102        FDPE (Prop_fdpe_C_Q)         0.141    -0.345 f  rst_reg_replica_11/Q
                         net (fo=244, routed)         0.825     0.481    hci0/uart_blk/uart_tx_blk/rst_repN_11_alias
    SLICE_X36Y85         FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_tx_done_tick_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -2.638    -1.743 r  clk_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.546    -1.197    clk_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_inst/inst/clkout5_buf/O
                         net (fo=3831, routed)        0.824    -0.344    hci0/uart_blk/uart_tx_blk/clk_out5
    SLICE_X36Y85         FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_tx_done_tick_reg/C
                         clock pessimism              0.034    -0.309    
                         clock uncertainty            0.062    -0.247    
    SLICE_X36Y85         FDCE (Remov_fdce_C_CLR)     -0.092    -0.339    hci0/uart_blk/uart_tx_blk/q_tx_done_tick_reg
  -------------------------------------------------------------------
                         required time                          0.339    
                         arrival time                           0.481    
  -------------------------------------------------------------------
                         slack                                  0.820    

Slack (MET) :             0.834ns  (arrival time - required time)
  Source:                 rst_reg_replica_11/C
                            (rising edge-triggered cell FDPE clocked by clk_out5_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[1]/CLR
                            (removal check against rising-edge clock clk_out5_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out5_clk_wiz_0_1 rise@0.000ns - clk_out5_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.979ns  (logic 0.141ns (14.404%)  route 0.838ns (85.596%))
  Logic Levels:           0  
  Clock Path Skew:        0.174ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.346ns
    Source Clock Delay      (SCD):    -0.486ns
    Clock Pessimism Removal (CPR):    -0.034ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -2.322    -1.656 r  clk_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.501    -1.155    clk_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_inst/inst/clkout5_buf/O
                         net (fo=3831, routed)        0.643    -0.486    clk
    SLICE_X35Y102        FDPE                                         r  rst_reg_replica_11/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y102        FDPE (Prop_fdpe_C_Q)         0.141    -0.345 f  rst_reg_replica_11/Q
                         net (fo=244, routed)         0.838     0.493    hci0/uart_blk/uart_baud_clk_blk/rst_repN_11_alias
    SLICE_X43Y82         FDCE                                         f  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -2.638    -1.743 r  clk_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.546    -1.197    clk_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_inst/inst/clkout5_buf/O
                         net (fo=3831, routed)        0.822    -0.346    hci0/uart_blk/uart_baud_clk_blk/clk_out5
    SLICE_X43Y82         FDCE                                         r  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[1]/C
                         clock pessimism              0.034    -0.311    
                         clock uncertainty            0.062    -0.249    
    SLICE_X43Y82         FDCE (Remov_fdce_C_CLR)     -0.092    -0.341    hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                          0.341    
                         arrival time                           0.493    
  -------------------------------------------------------------------
                         slack                                  0.834    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out5_clk_wiz_0_1
  To Clock:  clk_out5_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        0.447ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.758ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.447ns  (required time - arrival time)
  Source:                 rst_reg_replica_11/C
                            (rising edge-triggered cell FDPE clocked by clk_out5_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_data_bit_idx_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out5_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out5_clk_wiz_0_1 rise@5.000ns - clk_out5_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.785ns  (logic 0.456ns (12.048%)  route 3.329ns (87.952%))
  Logic Levels:           0  
  Clock Path Skew:        -0.302ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.086ns = ( 2.914 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.283ns
    Clock Pessimism Removal (CPR):    -0.498ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -8.482    -5.770 r  clk_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.655    -4.115    clk_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_inst/inst/clkout5_buf/O
                         net (fo=3831, routed)        1.736    -2.283    clk
    SLICE_X35Y102        FDPE                                         r  rst_reg_replica_11/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y102        FDPE (Prop_fdpe_C_Q)         0.456    -1.827 f  rst_reg_replica_11/Q
                         net (fo=244, routed)         3.329     1.502    hci0/uart_blk/uart_tx_blk/rst_repN_11_alias
    SLICE_X39Y83         FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_data_bit_idx_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_clk_wiz_0_1 rise edge)
                                                      5.000     5.000 r  
    W5                                                0.000     5.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     5.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.569    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -7.750    -0.181 r  clk_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.576     1.396    clk_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.487 r  clk_inst/inst/clkout5_buf/O
                         net (fo=3831, routed)        1.428     2.914    hci0/uart_blk/uart_tx_blk/clk_out5
    SLICE_X39Y83         FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_data_bit_idx_reg[0]/C
                         clock pessimism             -0.498     2.416    
                         clock uncertainty           -0.061     2.354    
    SLICE_X39Y83         FDCE (Recov_fdce_C_CLR)     -0.405     1.949    hci0/uart_blk/uart_tx_blk/q_data_bit_idx_reg[0]
  -------------------------------------------------------------------
                         required time                          1.949    
                         arrival time                          -1.502    
  -------------------------------------------------------------------
                         slack                                  0.447    

Slack (MET) :             0.447ns  (required time - arrival time)
  Source:                 rst_reg_replica_11/C
                            (rising edge-triggered cell FDPE clocked by clk_out5_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_data_bit_idx_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out5_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out5_clk_wiz_0_1 rise@5.000ns - clk_out5_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.785ns  (logic 0.456ns (12.048%)  route 3.329ns (87.952%))
  Logic Levels:           0  
  Clock Path Skew:        -0.302ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.086ns = ( 2.914 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.283ns
    Clock Pessimism Removal (CPR):    -0.498ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -8.482    -5.770 r  clk_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.655    -4.115    clk_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_inst/inst/clkout5_buf/O
                         net (fo=3831, routed)        1.736    -2.283    clk
    SLICE_X35Y102        FDPE                                         r  rst_reg_replica_11/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y102        FDPE (Prop_fdpe_C_Q)         0.456    -1.827 f  rst_reg_replica_11/Q
                         net (fo=244, routed)         3.329     1.502    hci0/uart_blk/uart_tx_blk/rst_repN_11_alias
    SLICE_X39Y83         FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_data_bit_idx_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_clk_wiz_0_1 rise edge)
                                                      5.000     5.000 r  
    W5                                                0.000     5.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     5.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.569    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -7.750    -0.181 r  clk_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.576     1.396    clk_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.487 r  clk_inst/inst/clkout5_buf/O
                         net (fo=3831, routed)        1.428     2.914    hci0/uart_blk/uart_tx_blk/clk_out5
    SLICE_X39Y83         FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_data_bit_idx_reg[1]/C
                         clock pessimism             -0.498     2.416    
                         clock uncertainty           -0.061     2.354    
    SLICE_X39Y83         FDCE (Recov_fdce_C_CLR)     -0.405     1.949    hci0/uart_blk/uart_tx_blk/q_data_bit_idx_reg[1]
  -------------------------------------------------------------------
                         required time                          1.949    
                         arrival time                          -1.502    
  -------------------------------------------------------------------
                         slack                                  0.447    

Slack (MET) :             0.447ns  (required time - arrival time)
  Source:                 rst_reg_replica_11/C
                            (rising edge-triggered cell FDPE clocked by clk_out5_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_data_bit_idx_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out5_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out5_clk_wiz_0_1 rise@5.000ns - clk_out5_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.785ns  (logic 0.456ns (12.048%)  route 3.329ns (87.952%))
  Logic Levels:           0  
  Clock Path Skew:        -0.302ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.086ns = ( 2.914 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.283ns
    Clock Pessimism Removal (CPR):    -0.498ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -8.482    -5.770 r  clk_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.655    -4.115    clk_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_inst/inst/clkout5_buf/O
                         net (fo=3831, routed)        1.736    -2.283    clk
    SLICE_X35Y102        FDPE                                         r  rst_reg_replica_11/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y102        FDPE (Prop_fdpe_C_Q)         0.456    -1.827 f  rst_reg_replica_11/Q
                         net (fo=244, routed)         3.329     1.502    hci0/uart_blk/uart_tx_blk/rst_repN_11_alias
    SLICE_X39Y83         FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_data_bit_idx_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_clk_wiz_0_1 rise edge)
                                                      5.000     5.000 r  
    W5                                                0.000     5.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     5.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.569    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -7.750    -0.181 r  clk_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.576     1.396    clk_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.487 r  clk_inst/inst/clkout5_buf/O
                         net (fo=3831, routed)        1.428     2.914    hci0/uart_blk/uart_tx_blk/clk_out5
    SLICE_X39Y83         FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_data_bit_idx_reg[2]/C
                         clock pessimism             -0.498     2.416    
                         clock uncertainty           -0.061     2.354    
    SLICE_X39Y83         FDCE (Recov_fdce_C_CLR)     -0.405     1.949    hci0/uart_blk/uart_tx_blk/q_data_bit_idx_reg[2]
  -------------------------------------------------------------------
                         required time                          1.949    
                         arrival time                          -1.502    
  -------------------------------------------------------------------
                         slack                                  0.447    

Slack (MET) :             0.494ns  (required time - arrival time)
  Source:                 rst_reg_replica_11/C
                            (rising edge-triggered cell FDPE clocked by clk_out5_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_data_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out5_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out5_clk_wiz_0_1 rise@5.000ns - clk_out5_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.739ns  (logic 0.456ns (12.195%)  route 3.283ns (87.805%))
  Logic Levels:           0  
  Clock Path Skew:        -0.301ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.085ns = ( 2.915 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.283ns
    Clock Pessimism Removal (CPR):    -0.498ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -8.482    -5.770 r  clk_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.655    -4.115    clk_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_inst/inst/clkout5_buf/O
                         net (fo=3831, routed)        1.736    -2.283    clk
    SLICE_X35Y102        FDPE                                         r  rst_reg_replica_11/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y102        FDPE (Prop_fdpe_C_Q)         0.456    -1.827 f  rst_reg_replica_11/Q
                         net (fo=244, routed)         3.283     1.457    hci0/uart_blk/uart_tx_blk/rst_repN_11_alias
    SLICE_X36Y84         FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_data_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_clk_wiz_0_1 rise edge)
                                                      5.000     5.000 r  
    W5                                                0.000     5.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     5.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.569    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -7.750    -0.181 r  clk_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.576     1.396    clk_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.487 r  clk_inst/inst/clkout5_buf/O
                         net (fo=3831, routed)        1.429     2.915    hci0/uart_blk/uart_tx_blk/clk_out5
    SLICE_X36Y84         FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_data_reg[2]/C
                         clock pessimism             -0.498     2.417    
                         clock uncertainty           -0.061     2.355    
    SLICE_X36Y84         FDCE (Recov_fdce_C_CLR)     -0.405     1.950    hci0/uart_blk/uart_tx_blk/q_data_reg[2]
  -------------------------------------------------------------------
                         required time                          1.950    
                         arrival time                          -1.457    
  -------------------------------------------------------------------
                         slack                                  0.494    

Slack (MET) :             0.494ns  (required time - arrival time)
  Source:                 rst_reg_replica_11/C
                            (rising edge-triggered cell FDPE clocked by clk_out5_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_data_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out5_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out5_clk_wiz_0_1 rise@5.000ns - clk_out5_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.739ns  (logic 0.456ns (12.195%)  route 3.283ns (87.805%))
  Logic Levels:           0  
  Clock Path Skew:        -0.301ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.085ns = ( 2.915 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.283ns
    Clock Pessimism Removal (CPR):    -0.498ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -8.482    -5.770 r  clk_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.655    -4.115    clk_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_inst/inst/clkout5_buf/O
                         net (fo=3831, routed)        1.736    -2.283    clk
    SLICE_X35Y102        FDPE                                         r  rst_reg_replica_11/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y102        FDPE (Prop_fdpe_C_Q)         0.456    -1.827 f  rst_reg_replica_11/Q
                         net (fo=244, routed)         3.283     1.457    hci0/uart_blk/uart_tx_blk/rst_repN_11_alias
    SLICE_X36Y84         FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_data_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_clk_wiz_0_1 rise edge)
                                                      5.000     5.000 r  
    W5                                                0.000     5.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     5.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.569    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -7.750    -0.181 r  clk_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.576     1.396    clk_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.487 r  clk_inst/inst/clkout5_buf/O
                         net (fo=3831, routed)        1.429     2.915    hci0/uart_blk/uart_tx_blk/clk_out5
    SLICE_X36Y84         FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_data_reg[3]/C
                         clock pessimism             -0.498     2.417    
                         clock uncertainty           -0.061     2.355    
    SLICE_X36Y84         FDCE (Recov_fdce_C_CLR)     -0.405     1.950    hci0/uart_blk/uart_tx_blk/q_data_reg[3]
  -------------------------------------------------------------------
                         required time                          1.950    
                         arrival time                          -1.457    
  -------------------------------------------------------------------
                         slack                                  0.494    

Slack (MET) :             0.494ns  (required time - arrival time)
  Source:                 rst_reg_replica_11/C
                            (rising edge-triggered cell FDPE clocked by clk_out5_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_data_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out5_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out5_clk_wiz_0_1 rise@5.000ns - clk_out5_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.739ns  (logic 0.456ns (12.195%)  route 3.283ns (87.805%))
  Logic Levels:           0  
  Clock Path Skew:        -0.301ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.085ns = ( 2.915 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.283ns
    Clock Pessimism Removal (CPR):    -0.498ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -8.482    -5.770 r  clk_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.655    -4.115    clk_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_inst/inst/clkout5_buf/O
                         net (fo=3831, routed)        1.736    -2.283    clk
    SLICE_X35Y102        FDPE                                         r  rst_reg_replica_11/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y102        FDPE (Prop_fdpe_C_Q)         0.456    -1.827 f  rst_reg_replica_11/Q
                         net (fo=244, routed)         3.283     1.457    hci0/uart_blk/uart_tx_blk/rst_repN_11_alias
    SLICE_X36Y84         FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_data_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_clk_wiz_0_1 rise edge)
                                                      5.000     5.000 r  
    W5                                                0.000     5.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     5.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.569    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -7.750    -0.181 r  clk_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.576     1.396    clk_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.487 r  clk_inst/inst/clkout5_buf/O
                         net (fo=3831, routed)        1.429     2.915    hci0/uart_blk/uart_tx_blk/clk_out5
    SLICE_X36Y84         FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_data_reg[4]/C
                         clock pessimism             -0.498     2.417    
                         clock uncertainty           -0.061     2.355    
    SLICE_X36Y84         FDCE (Recov_fdce_C_CLR)     -0.405     1.950    hci0/uart_blk/uart_tx_blk/q_data_reg[4]
  -------------------------------------------------------------------
                         required time                          1.950    
                         arrival time                          -1.457    
  -------------------------------------------------------------------
                         slack                                  0.494    

Slack (MET) :             0.497ns  (required time - arrival time)
  Source:                 rst_reg_replica_11/C
                            (rising edge-triggered cell FDPE clocked by clk_out5_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_baud_clk_tick_cnt_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out5_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out5_clk_wiz_0_1 rise@5.000ns - clk_out5_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.736ns  (logic 0.456ns (12.206%)  route 3.280ns (87.794%))
  Logic Levels:           0  
  Clock Path Skew:        -0.301ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.085ns = ( 2.915 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.283ns
    Clock Pessimism Removal (CPR):    -0.498ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -8.482    -5.770 r  clk_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.655    -4.115    clk_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_inst/inst/clkout5_buf/O
                         net (fo=3831, routed)        1.736    -2.283    clk
    SLICE_X35Y102        FDPE                                         r  rst_reg_replica_11/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y102        FDPE (Prop_fdpe_C_Q)         0.456    -1.827 f  rst_reg_replica_11/Q
                         net (fo=244, routed)         3.280     1.453    hci0/uart_blk/uart_tx_blk/rst_repN_11_alias
    SLICE_X39Y84         FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_baud_clk_tick_cnt_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_clk_wiz_0_1 rise edge)
                                                      5.000     5.000 r  
    W5                                                0.000     5.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     5.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.569    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -7.750    -0.181 r  clk_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.576     1.396    clk_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.487 r  clk_inst/inst/clkout5_buf/O
                         net (fo=3831, routed)        1.429     2.915    hci0/uart_blk/uart_tx_blk/clk_out5
    SLICE_X39Y84         FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_baud_clk_tick_cnt_reg[2]/C
                         clock pessimism             -0.498     2.417    
                         clock uncertainty           -0.061     2.355    
    SLICE_X39Y84         FDCE (Recov_fdce_C_CLR)     -0.405     1.950    hci0/uart_blk/uart_tx_blk/q_baud_clk_tick_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                          1.950    
                         arrival time                          -1.453    
  -------------------------------------------------------------------
                         slack                                  0.497    

Slack (MET) :             0.497ns  (required time - arrival time)
  Source:                 rst_reg_replica_11/C
                            (rising edge-triggered cell FDPE clocked by clk_out5_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_baud_clk_tick_cnt_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out5_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out5_clk_wiz_0_1 rise@5.000ns - clk_out5_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.736ns  (logic 0.456ns (12.206%)  route 3.280ns (87.794%))
  Logic Levels:           0  
  Clock Path Skew:        -0.301ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.085ns = ( 2.915 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.283ns
    Clock Pessimism Removal (CPR):    -0.498ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -8.482    -5.770 r  clk_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.655    -4.115    clk_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_inst/inst/clkout5_buf/O
                         net (fo=3831, routed)        1.736    -2.283    clk
    SLICE_X35Y102        FDPE                                         r  rst_reg_replica_11/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y102        FDPE (Prop_fdpe_C_Q)         0.456    -1.827 f  rst_reg_replica_11/Q
                         net (fo=244, routed)         3.280     1.453    hci0/uart_blk/uart_tx_blk/rst_repN_11_alias
    SLICE_X39Y84         FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_baud_clk_tick_cnt_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_clk_wiz_0_1 rise edge)
                                                      5.000     5.000 r  
    W5                                                0.000     5.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     5.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.569    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -7.750    -0.181 r  clk_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.576     1.396    clk_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.487 r  clk_inst/inst/clkout5_buf/O
                         net (fo=3831, routed)        1.429     2.915    hci0/uart_blk/uart_tx_blk/clk_out5
    SLICE_X39Y84         FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_baud_clk_tick_cnt_reg[3]/C
                         clock pessimism             -0.498     2.417    
                         clock uncertainty           -0.061     2.355    
    SLICE_X39Y84         FDCE (Recov_fdce_C_CLR)     -0.405     1.950    hci0/uart_blk/uart_tx_blk/q_baud_clk_tick_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                          1.950    
                         arrival time                          -1.453    
  -------------------------------------------------------------------
                         slack                                  0.497    

Slack (MET) :             0.498ns  (required time - arrival time)
  Source:                 rst_reg_replica_11/C
                            (rising edge-triggered cell FDPE clocked by clk_out5_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_data_reg[5]/CLR
                            (recovery check against rising-edge clock clk_out5_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out5_clk_wiz_0_1 rise@5.000ns - clk_out5_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.735ns  (logic 0.456ns (12.209%)  route 3.279ns (87.791%))
  Logic Levels:           0  
  Clock Path Skew:        -0.301ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.085ns = ( 2.915 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.283ns
    Clock Pessimism Removal (CPR):    -0.498ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -8.482    -5.770 r  clk_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.655    -4.115    clk_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_inst/inst/clkout5_buf/O
                         net (fo=3831, routed)        1.736    -2.283    clk
    SLICE_X35Y102        FDPE                                         r  rst_reg_replica_11/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y102        FDPE (Prop_fdpe_C_Q)         0.456    -1.827 f  rst_reg_replica_11/Q
                         net (fo=244, routed)         3.279     1.452    hci0/uart_blk/uart_tx_blk/rst_repN_11_alias
    SLICE_X37Y84         FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_data_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_clk_wiz_0_1 rise edge)
                                                      5.000     5.000 r  
    W5                                                0.000     5.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     5.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.569    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -7.750    -0.181 r  clk_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.576     1.396    clk_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.487 r  clk_inst/inst/clkout5_buf/O
                         net (fo=3831, routed)        1.429     2.915    hci0/uart_blk/uart_tx_blk/clk_out5
    SLICE_X37Y84         FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_data_reg[5]/C
                         clock pessimism             -0.498     2.417    
                         clock uncertainty           -0.061     2.355    
    SLICE_X37Y84         FDCE (Recov_fdce_C_CLR)     -0.405     1.950    hci0/uart_blk/uart_tx_blk/q_data_reg[5]
  -------------------------------------------------------------------
                         required time                          1.950    
                         arrival time                          -1.452    
  -------------------------------------------------------------------
                         slack                                  0.498    

Slack (MET) :             0.498ns  (required time - arrival time)
  Source:                 rst_reg_replica_11/C
                            (rising edge-triggered cell FDPE clocked by clk_out5_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_data_reg[6]/CLR
                            (recovery check against rising-edge clock clk_out5_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out5_clk_wiz_0_1 rise@5.000ns - clk_out5_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.735ns  (logic 0.456ns (12.209%)  route 3.279ns (87.791%))
  Logic Levels:           0  
  Clock Path Skew:        -0.301ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.085ns = ( 2.915 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.283ns
    Clock Pessimism Removal (CPR):    -0.498ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -8.482    -5.770 r  clk_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.655    -4.115    clk_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_inst/inst/clkout5_buf/O
                         net (fo=3831, routed)        1.736    -2.283    clk
    SLICE_X35Y102        FDPE                                         r  rst_reg_replica_11/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y102        FDPE (Prop_fdpe_C_Q)         0.456    -1.827 f  rst_reg_replica_11/Q
                         net (fo=244, routed)         3.279     1.452    hci0/uart_blk/uart_tx_blk/rst_repN_11_alias
    SLICE_X37Y84         FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_data_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_clk_wiz_0_1 rise edge)
                                                      5.000     5.000 r  
    W5                                                0.000     5.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     5.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.569    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -7.750    -0.181 r  clk_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.576     1.396    clk_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.487 r  clk_inst/inst/clkout5_buf/O
                         net (fo=3831, routed)        1.429     2.915    hci0/uart_blk/uart_tx_blk/clk_out5
    SLICE_X37Y84         FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_data_reg[6]/C
                         clock pessimism             -0.498     2.417    
                         clock uncertainty           -0.061     2.355    
    SLICE_X37Y84         FDCE (Recov_fdce_C_CLR)     -0.405     1.950    hci0/uart_blk/uart_tx_blk/q_data_reg[6]
  -------------------------------------------------------------------
                         required time                          1.950    
                         arrival time                          -1.452    
  -------------------------------------------------------------------
                         slack                                  0.498    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.758ns  (arrival time - required time)
  Source:                 rst_reg_replica_11/C
                            (rising edge-triggered cell FDPE clocked by clk_out5_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hci0/uart_blk/uart_rx_blk/q_parity_err_reg/CLR
                            (removal check against rising-edge clock clk_out5_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out5_clk_wiz_0_1 rise@0.000ns - clk_out5_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.873ns  (logic 0.141ns (16.157%)  route 0.732ns (83.843%))
  Logic Levels:           0  
  Clock Path Skew:        0.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.339ns
    Source Clock Delay      (SCD):    -0.486ns
    Clock Pessimism Removal (CPR):    -0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -2.322    -1.656 r  clk_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.501    -1.155    clk_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_inst/inst/clkout5_buf/O
                         net (fo=3831, routed)        0.643    -0.486    clk
    SLICE_X35Y102        FDPE                                         r  rst_reg_replica_11/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y102        FDPE (Prop_fdpe_C_Q)         0.141    -0.345 f  rst_reg_replica_11/Q
                         net (fo=244, routed)         0.732     0.387    hci0/uart_blk/uart_rx_blk/rst_repN_11_alias
    SLICE_X46Y88         FDCE                                         f  hci0/uart_blk/uart_rx_blk/q_parity_err_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -2.638    -1.743 r  clk_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.546    -1.197    clk_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_inst/inst/clkout5_buf/O
                         net (fo=3831, routed)        0.830    -0.339    hci0/uart_blk/uart_rx_blk/clk_out5
    SLICE_X46Y88         FDCE                                         r  hci0/uart_blk/uart_rx_blk/q_parity_err_reg/C
                         clock pessimism              0.034    -0.304    
    SLICE_X46Y88         FDCE (Remov_fdce_C_CLR)     -0.067    -0.371    hci0/uart_blk/uart_rx_blk/q_parity_err_reg
  -------------------------------------------------------------------
                         required time                          0.371    
                         arrival time                           0.387    
  -------------------------------------------------------------------
                         slack                                  0.758    

Slack (MET) :             0.769ns  (arrival time - required time)
  Source:                 rst_reg_replica_11/C
                            (rising edge-triggered cell FDPE clocked by clk_out5_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hci0/uart_blk/q_rx_parity_err_reg/CLR
                            (removal check against rising-edge clock clk_out5_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out5_clk_wiz_0_1 rise@0.000ns - clk_out5_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.856ns  (logic 0.141ns (16.464%)  route 0.715ns (83.536%))
  Logic Levels:           0  
  Clock Path Skew:        0.179ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.341ns
    Source Clock Delay      (SCD):    -0.486ns
    Clock Pessimism Removal (CPR):    -0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -2.322    -1.656 r  clk_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.501    -1.155    clk_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_inst/inst/clkout5_buf/O
                         net (fo=3831, routed)        0.643    -0.486    clk
    SLICE_X35Y102        FDPE                                         r  rst_reg_replica_11/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y102        FDPE (Prop_fdpe_C_Q)         0.141    -0.345 f  rst_reg_replica_11/Q
                         net (fo=244, routed)         0.715     0.371    hci0/uart_blk/rst_repN_11_alias
    SLICE_X39Y89         FDCE                                         f  hci0/uart_blk/q_rx_parity_err_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -2.638    -1.743 r  clk_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.546    -1.197    clk_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_inst/inst/clkout5_buf/O
                         net (fo=3831, routed)        0.827    -0.341    hci0/uart_blk/clk_out5
    SLICE_X39Y89         FDCE                                         r  hci0/uart_blk/q_rx_parity_err_reg/C
                         clock pessimism              0.034    -0.306    
    SLICE_X39Y89         FDCE (Remov_fdce_C_CLR)     -0.092    -0.398    hci0/uart_blk/q_rx_parity_err_reg
  -------------------------------------------------------------------
                         required time                          0.398    
                         arrival time                           0.371    
  -------------------------------------------------------------------
                         slack                                  0.769    

Slack (MET) :             0.849ns  (arrival time - required time)
  Source:                 rst_reg_replica_11/C
                            (rising edge-triggered cell FDPE clocked by clk_out5_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_baud_clk_tick_cnt_reg[0]/CLR
                            (removal check against rising-edge clock clk_out5_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out5_clk_wiz_0_1 rise@0.000ns - clk_out5_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.933ns  (logic 0.141ns (15.106%)  route 0.792ns (84.894%))
  Logic Levels:           0  
  Clock Path Skew:        0.176ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.344ns
    Source Clock Delay      (SCD):    -0.486ns
    Clock Pessimism Removal (CPR):    -0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -2.322    -1.656 r  clk_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.501    -1.155    clk_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_inst/inst/clkout5_buf/O
                         net (fo=3831, routed)        0.643    -0.486    clk
    SLICE_X35Y102        FDPE                                         r  rst_reg_replica_11/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y102        FDPE (Prop_fdpe_C_Q)         0.141    -0.345 f  rst_reg_replica_11/Q
                         net (fo=244, routed)         0.792     0.448    hci0/uart_blk/uart_tx_blk/rst_repN_11_alias
    SLICE_X39Y86         FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_baud_clk_tick_cnt_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -2.638    -1.743 r  clk_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.546    -1.197    clk_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_inst/inst/clkout5_buf/O
                         net (fo=3831, routed)        0.824    -0.344    hci0/uart_blk/uart_tx_blk/clk_out5
    SLICE_X39Y86         FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_baud_clk_tick_cnt_reg[0]/C
                         clock pessimism              0.034    -0.309    
    SLICE_X39Y86         FDCE (Remov_fdce_C_CLR)     -0.092    -0.401    hci0/uart_blk/uart_tx_blk/q_baud_clk_tick_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                          0.401    
                         arrival time                           0.448    
  -------------------------------------------------------------------
                         slack                                  0.849    

Slack (MET) :             0.849ns  (arrival time - required time)
  Source:                 rst_reg_replica_11/C
                            (rising edge-triggered cell FDPE clocked by clk_out5_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_baud_clk_tick_cnt_reg[1]/CLR
                            (removal check against rising-edge clock clk_out5_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out5_clk_wiz_0_1 rise@0.000ns - clk_out5_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.933ns  (logic 0.141ns (15.106%)  route 0.792ns (84.894%))
  Logic Levels:           0  
  Clock Path Skew:        0.176ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.344ns
    Source Clock Delay      (SCD):    -0.486ns
    Clock Pessimism Removal (CPR):    -0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -2.322    -1.656 r  clk_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.501    -1.155    clk_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_inst/inst/clkout5_buf/O
                         net (fo=3831, routed)        0.643    -0.486    clk
    SLICE_X35Y102        FDPE                                         r  rst_reg_replica_11/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y102        FDPE (Prop_fdpe_C_Q)         0.141    -0.345 f  rst_reg_replica_11/Q
                         net (fo=244, routed)         0.792     0.448    hci0/uart_blk/uart_tx_blk/rst_repN_11_alias
    SLICE_X39Y86         FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_baud_clk_tick_cnt_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -2.638    -1.743 r  clk_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.546    -1.197    clk_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_inst/inst/clkout5_buf/O
                         net (fo=3831, routed)        0.824    -0.344    hci0/uart_blk/uart_tx_blk/clk_out5
    SLICE_X39Y86         FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_baud_clk_tick_cnt_reg[1]/C
                         clock pessimism              0.034    -0.309    
    SLICE_X39Y86         FDCE (Remov_fdce_C_CLR)     -0.092    -0.401    hci0/uart_blk/uart_tx_blk/q_baud_clk_tick_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                          0.401    
                         arrival time                           0.448    
  -------------------------------------------------------------------
                         slack                                  0.849    

Slack (MET) :             0.871ns  (arrival time - required time)
  Source:                 rst_reg_replica_11/C
                            (rising edge-triggered cell FDPE clocked by clk_out5_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_tx_reg/PRE
                            (removal check against rising-edge clock clk_out5_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out5_clk_wiz_0_1 rise@0.000ns - clk_out5_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.952ns  (logic 0.141ns (14.811%)  route 0.811ns (85.189%))
  Logic Levels:           0  
  Clock Path Skew:        0.176ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.344ns
    Source Clock Delay      (SCD):    -0.486ns
    Clock Pessimism Removal (CPR):    -0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -2.322    -1.656 r  clk_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.501    -1.155    clk_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_inst/inst/clkout5_buf/O
                         net (fo=3831, routed)        0.643    -0.486    clk
    SLICE_X35Y102        FDPE                                         r  rst_reg_replica_11/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y102        FDPE (Prop_fdpe_C_Q)         0.141    -0.345 f  rst_reg_replica_11/Q
                         net (fo=244, routed)         0.811     0.466    hci0/uart_blk/uart_tx_blk/rst_repN_11_alias
    SLICE_X36Y86         FDPE                                         f  hci0/uart_blk/uart_tx_blk/q_tx_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -2.638    -1.743 r  clk_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.546    -1.197    clk_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_inst/inst/clkout5_buf/O
                         net (fo=3831, routed)        0.824    -0.344    hci0/uart_blk/uart_tx_blk/clk_out5
    SLICE_X36Y86         FDPE                                         r  hci0/uart_blk/uart_tx_blk/q_tx_reg/C
                         clock pessimism              0.034    -0.309    
    SLICE_X36Y86         FDPE (Remov_fdpe_C_PRE)     -0.095    -0.404    hci0/uart_blk/uart_tx_blk/q_tx_reg
  -------------------------------------------------------------------
                         required time                          0.404    
                         arrival time                           0.466    
  -------------------------------------------------------------------
                         slack                                  0.871    

Slack (MET) :             0.878ns  (arrival time - required time)
  Source:                 rst_reg_replica_11/C
                            (rising edge-triggered cell FDPE clocked by clk_out5_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_state_reg[1]/CLR
                            (removal check against rising-edge clock clk_out5_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out5_clk_wiz_0_1 rise@0.000ns - clk_out5_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.962ns  (logic 0.141ns (14.656%)  route 0.821ns (85.344%))
  Logic Levels:           0  
  Clock Path Skew:        0.176ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.344ns
    Source Clock Delay      (SCD):    -0.486ns
    Clock Pessimism Removal (CPR):    -0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -2.322    -1.656 r  clk_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.501    -1.155    clk_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_inst/inst/clkout5_buf/O
                         net (fo=3831, routed)        0.643    -0.486    clk
    SLICE_X35Y102        FDPE                                         r  rst_reg_replica_11/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y102        FDPE (Prop_fdpe_C_Q)         0.141    -0.345 f  rst_reg_replica_11/Q
                         net (fo=244, routed)         0.821     0.476    hci0/uart_blk/uart_tx_blk/rst_repN_11_alias
    SLICE_X37Y85         FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -2.638    -1.743 r  clk_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.546    -1.197    clk_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_inst/inst/clkout5_buf/O
                         net (fo=3831, routed)        0.824    -0.344    hci0/uart_blk/uart_tx_blk/clk_out5
    SLICE_X37Y85         FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_state_reg[1]/C
                         clock pessimism              0.034    -0.309    
    SLICE_X37Y85         FDCE (Remov_fdce_C_CLR)     -0.092    -0.401    hci0/uart_blk/uart_tx_blk/q_state_reg[1]
  -------------------------------------------------------------------
                         required time                          0.401    
                         arrival time                           0.476    
  -------------------------------------------------------------------
                         slack                                  0.878    

Slack (MET) :             0.881ns  (arrival time - required time)
  Source:                 rst_reg_replica_11/C
                            (rising edge-triggered cell FDPE clocked by clk_out5_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_state_reg[0]/PRE
                            (removal check against rising-edge clock clk_out5_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out5_clk_wiz_0_1 rise@0.000ns - clk_out5_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.962ns  (logic 0.141ns (14.656%)  route 0.821ns (85.344%))
  Logic Levels:           0  
  Clock Path Skew:        0.176ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.344ns
    Source Clock Delay      (SCD):    -0.486ns
    Clock Pessimism Removal (CPR):    -0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -2.322    -1.656 r  clk_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.501    -1.155    clk_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_inst/inst/clkout5_buf/O
                         net (fo=3831, routed)        0.643    -0.486    clk
    SLICE_X35Y102        FDPE                                         r  rst_reg_replica_11/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y102        FDPE (Prop_fdpe_C_Q)         0.141    -0.345 f  rst_reg_replica_11/Q
                         net (fo=244, routed)         0.821     0.476    hci0/uart_blk/uart_tx_blk/rst_repN_11_alias
    SLICE_X37Y85         FDPE                                         f  hci0/uart_blk/uart_tx_blk/q_state_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -2.638    -1.743 r  clk_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.546    -1.197    clk_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_inst/inst/clkout5_buf/O
                         net (fo=3831, routed)        0.824    -0.344    hci0/uart_blk/uart_tx_blk/clk_out5
    SLICE_X37Y85         FDPE                                         r  hci0/uart_blk/uart_tx_blk/q_state_reg[0]/C
                         clock pessimism              0.034    -0.309    
    SLICE_X37Y85         FDPE (Remov_fdpe_C_PRE)     -0.095    -0.404    hci0/uart_blk/uart_tx_blk/q_state_reg[0]
  -------------------------------------------------------------------
                         required time                          0.404    
                         arrival time                           0.476    
  -------------------------------------------------------------------
                         slack                                  0.881    

Slack (MET) :             0.882ns  (arrival time - required time)
  Source:                 rst_reg_replica_11/C
                            (rising edge-triggered cell FDPE clocked by clk_out5_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_parity_bit_reg/CLR
                            (removal check against rising-edge clock clk_out5_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out5_clk_wiz_0_1 rise@0.000ns - clk_out5_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.966ns  (logic 0.141ns (14.590%)  route 0.825ns (85.410%))
  Logic Levels:           0  
  Clock Path Skew:        0.176ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.344ns
    Source Clock Delay      (SCD):    -0.486ns
    Clock Pessimism Removal (CPR):    -0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -2.322    -1.656 r  clk_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.501    -1.155    clk_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_inst/inst/clkout5_buf/O
                         net (fo=3831, routed)        0.643    -0.486    clk
    SLICE_X35Y102        FDPE                                         r  rst_reg_replica_11/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y102        FDPE (Prop_fdpe_C_Q)         0.141    -0.345 f  rst_reg_replica_11/Q
                         net (fo=244, routed)         0.825     0.481    hci0/uart_blk/uart_tx_blk/rst_repN_11_alias
    SLICE_X36Y85         FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_parity_bit_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -2.638    -1.743 r  clk_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.546    -1.197    clk_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_inst/inst/clkout5_buf/O
                         net (fo=3831, routed)        0.824    -0.344    hci0/uart_blk/uart_tx_blk/clk_out5
    SLICE_X36Y85         FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_parity_bit_reg/C
                         clock pessimism              0.034    -0.309    
    SLICE_X36Y85         FDCE (Remov_fdce_C_CLR)     -0.092    -0.401    hci0/uart_blk/uart_tx_blk/q_parity_bit_reg
  -------------------------------------------------------------------
                         required time                          0.401    
                         arrival time                           0.481    
  -------------------------------------------------------------------
                         slack                                  0.882    

Slack (MET) :             0.882ns  (arrival time - required time)
  Source:                 rst_reg_replica_11/C
                            (rising edge-triggered cell FDPE clocked by clk_out5_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_tx_done_tick_reg/CLR
                            (removal check against rising-edge clock clk_out5_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out5_clk_wiz_0_1 rise@0.000ns - clk_out5_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.966ns  (logic 0.141ns (14.590%)  route 0.825ns (85.410%))
  Logic Levels:           0  
  Clock Path Skew:        0.176ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.344ns
    Source Clock Delay      (SCD):    -0.486ns
    Clock Pessimism Removal (CPR):    -0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -2.322    -1.656 r  clk_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.501    -1.155    clk_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_inst/inst/clkout5_buf/O
                         net (fo=3831, routed)        0.643    -0.486    clk
    SLICE_X35Y102        FDPE                                         r  rst_reg_replica_11/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y102        FDPE (Prop_fdpe_C_Q)         0.141    -0.345 f  rst_reg_replica_11/Q
                         net (fo=244, routed)         0.825     0.481    hci0/uart_blk/uart_tx_blk/rst_repN_11_alias
    SLICE_X36Y85         FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_tx_done_tick_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -2.638    -1.743 r  clk_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.546    -1.197    clk_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_inst/inst/clkout5_buf/O
                         net (fo=3831, routed)        0.824    -0.344    hci0/uart_blk/uart_tx_blk/clk_out5
    SLICE_X36Y85         FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_tx_done_tick_reg/C
                         clock pessimism              0.034    -0.309    
    SLICE_X36Y85         FDCE (Remov_fdce_C_CLR)     -0.092    -0.401    hci0/uart_blk/uart_tx_blk/q_tx_done_tick_reg
  -------------------------------------------------------------------
                         required time                          0.401    
                         arrival time                           0.481    
  -------------------------------------------------------------------
                         slack                                  0.882    

Slack (MET) :             0.897ns  (arrival time - required time)
  Source:                 rst_reg_replica_11/C
                            (rising edge-triggered cell FDPE clocked by clk_out5_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[1]/CLR
                            (removal check against rising-edge clock clk_out5_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out5_clk_wiz_0_1 rise@0.000ns - clk_out5_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.979ns  (logic 0.141ns (14.404%)  route 0.838ns (85.596%))
  Logic Levels:           0  
  Clock Path Skew:        0.174ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.346ns
    Source Clock Delay      (SCD):    -0.486ns
    Clock Pessimism Removal (CPR):    -0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -2.322    -1.656 r  clk_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.501    -1.155    clk_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_inst/inst/clkout5_buf/O
                         net (fo=3831, routed)        0.643    -0.486    clk
    SLICE_X35Y102        FDPE                                         r  rst_reg_replica_11/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y102        FDPE (Prop_fdpe_C_Q)         0.141    -0.345 f  rst_reg_replica_11/Q
                         net (fo=244, routed)         0.838     0.493    hci0/uart_blk/uart_baud_clk_blk/rst_repN_11_alias
    SLICE_X43Y82         FDCE                                         f  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -2.638    -1.743 r  clk_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.546    -1.197    clk_inst/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_inst/inst/clkout5_buf/O
                         net (fo=3831, routed)        0.822    -0.346    hci0/uart_blk/uart_baud_clk_blk/clk_out5
    SLICE_X43Y82         FDCE                                         r  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[1]/C
                         clock pessimism              0.034    -0.311    
    SLICE_X43Y82         FDCE (Remov_fdce_C_CLR)     -0.092    -0.403    hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                          0.403    
                         arrival time                           0.493    
  -------------------------------------------------------------------
                         slack                                  0.897    





