verilog xil_defaultlib  \
"../../../../pipeline_5level_CPU.srcs/sources_1/ip/inst_ram/sim/inst_ram.v" \

verilog xil_defaultlib "glbl.v"

nosort
