<!DOCTYPE html>
<html><head><title>joekychen/linux » arch › arm › plat-omap › include › plat › omap16xx.h

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../../../index.html"></a><h1>omap16xx.h</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/* arch/arm/plat-omap/include/mach/omap16xx.h</span>
<span class="cm"> *</span>
<span class="cm"> * Hardware definitions for TI OMAP1610/5912/1710 processors.</span>
<span class="cm"> *</span>
<span class="cm"> * Cleanup for Linux-2.6 by Dirk Behme &lt;dirk.behme@de.bosch.com&gt;</span>
<span class="cm"> *</span>
<span class="cm"> * This program is free software; you can redistribute it and/or modify it</span>
<span class="cm"> * under the terms of the GNU General Public License as published by the</span>
<span class="cm"> * Free Software Foundation; either version 2 of the License, or (at your</span>
<span class="cm"> * option) any later version.</span>
<span class="cm"> *</span>
<span class="cm"> * THIS SOFTWARE IS PROVIDED ``AS IS&#39;&#39; AND ANY EXPRESS OR IMPLIED</span>
<span class="cm"> * WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF</span>
<span class="cm"> * MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE DISCLAIMED. IN</span>
<span class="cm"> * NO EVENT SHALL THE AUTHOR BE LIABLE FOR ANY DIRECT, INDIRECT,</span>
<span class="cm"> * INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT</span>
<span class="cm"> * NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF</span>
<span class="cm"> * USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON</span>
<span class="cm"> * ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT</span>
<span class="cm"> * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF</span>
<span class="cm"> * THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.</span>
<span class="cm"> *</span>
<span class="cm"> * You should have received a copy of the  GNU General Public License along</span>
<span class="cm"> * with this program; if not, write  to the Free Software Foundation, Inc.,</span>
<span class="cm"> * 675 Mass Ave, Cambridge, MA 02139, USA.</span>
<span class="cm"> */</span>

<span class="cp">#ifndef __ASM_ARCH_OMAP16XX_H</span>
<span class="cp">#define __ASM_ARCH_OMAP16XX_H</span>

<span class="cm">/*</span>
<span class="cm"> * ----------------------------------------------------------------------------</span>
<span class="cm"> * Base addresses</span>
<span class="cm"> * ----------------------------------------------------------------------------</span>
<span class="cm"> */</span>

<span class="cm">/* Syntax: XX_BASE = Virtual base address, XX_START = Physical base address */</span>

<span class="cp">#define OMAP16XX_DSP_BASE	0xE0000000</span>
<span class="cp">#define OMAP16XX_DSP_SIZE	0x28000</span>
<span class="cp">#define OMAP16XX_DSP_START	0xE0000000</span>

<span class="cp">#define OMAP16XX_DSPREG_BASE	0xE1000000</span>
<span class="cp">#define OMAP16XX_DSPREG_SIZE	SZ_128K</span>
<span class="cp">#define OMAP16XX_DSPREG_START	0xE1000000</span>

<span class="cp">#define OMAP16XX_SEC_BASE	0xFFFE4000</span>
<span class="cp">#define OMAP16XX_SEC_DES	(OMAP16XX_SEC_BASE + 0x0000)</span>
<span class="cp">#define OMAP16XX_SEC_SHA1MD5	(OMAP16XX_SEC_BASE + 0x0800)</span>
<span class="cp">#define OMAP16XX_SEC_RNG	(OMAP16XX_SEC_BASE + 0x1000)</span>

<span class="cm">/*</span>
<span class="cm"> * ---------------------------------------------------------------------------</span>
<span class="cm"> * Interrupts</span>
<span class="cm"> * ---------------------------------------------------------------------------</span>
<span class="cm"> */</span>
<span class="cp">#define OMAP_IH2_0_BASE		(0xfffe0000)</span>
<span class="cp">#define OMAP_IH2_1_BASE		(0xfffe0100)</span>
<span class="cp">#define OMAP_IH2_2_BASE		(0xfffe0200)</span>
<span class="cp">#define OMAP_IH2_3_BASE		(0xfffe0300)</span>

<span class="cp">#define OMAP_IH2_0_ITR		(OMAP_IH2_0_BASE + 0x00)</span>
<span class="cp">#define OMAP_IH2_0_MIR		(OMAP_IH2_0_BASE + 0x04)</span>
<span class="cp">#define OMAP_IH2_0_SIR_IRQ	(OMAP_IH2_0_BASE + 0x10)</span>
<span class="cp">#define OMAP_IH2_0_SIR_FIQ	(OMAP_IH2_0_BASE + 0x14)</span>
<span class="cp">#define OMAP_IH2_0_CONTROL	(OMAP_IH2_0_BASE + 0x18)</span>
<span class="cp">#define OMAP_IH2_0_ILR0		(OMAP_IH2_0_BASE + 0x1c)</span>
<span class="cp">#define OMAP_IH2_0_ISR		(OMAP_IH2_0_BASE + 0x9c)</span>

<span class="cp">#define OMAP_IH2_1_ITR		(OMAP_IH2_1_BASE + 0x00)</span>
<span class="cp">#define OMAP_IH2_1_MIR		(OMAP_IH2_1_BASE + 0x04)</span>
<span class="cp">#define OMAP_IH2_1_SIR_IRQ	(OMAP_IH2_1_BASE + 0x10)</span>
<span class="cp">#define OMAP_IH2_1_SIR_FIQ	(OMAP_IH2_1_BASE + 0x14)</span>
<span class="cp">#define OMAP_IH2_1_CONTROL	(OMAP_IH2_1_BASE + 0x18)</span>
<span class="cp">#define OMAP_IH2_1_ILR1		(OMAP_IH2_1_BASE + 0x1c)</span>
<span class="cp">#define OMAP_IH2_1_ISR		(OMAP_IH2_1_BASE + 0x9c)</span>

<span class="cp">#define OMAP_IH2_2_ITR		(OMAP_IH2_2_BASE + 0x00)</span>
<span class="cp">#define OMAP_IH2_2_MIR		(OMAP_IH2_2_BASE + 0x04)</span>
<span class="cp">#define OMAP_IH2_2_SIR_IRQ	(OMAP_IH2_2_BASE + 0x10)</span>
<span class="cp">#define OMAP_IH2_2_SIR_FIQ	(OMAP_IH2_2_BASE + 0x14)</span>
<span class="cp">#define OMAP_IH2_2_CONTROL	(OMAP_IH2_2_BASE + 0x18)</span>
<span class="cp">#define OMAP_IH2_2_ILR2		(OMAP_IH2_2_BASE + 0x1c)</span>
<span class="cp">#define OMAP_IH2_2_ISR		(OMAP_IH2_2_BASE + 0x9c)</span>

<span class="cp">#define OMAP_IH2_3_ITR		(OMAP_IH2_3_BASE + 0x00)</span>
<span class="cp">#define OMAP_IH2_3_MIR		(OMAP_IH2_3_BASE + 0x04)</span>
<span class="cp">#define OMAP_IH2_3_SIR_IRQ	(OMAP_IH2_3_BASE + 0x10)</span>
<span class="cp">#define OMAP_IH2_3_SIR_FIQ	(OMAP_IH2_3_BASE + 0x14)</span>
<span class="cp">#define OMAP_IH2_3_CONTROL	(OMAP_IH2_3_BASE + 0x18)</span>
<span class="cp">#define OMAP_IH2_3_ILR3		(OMAP_IH2_3_BASE + 0x1c)</span>
<span class="cp">#define OMAP_IH2_3_ISR		(OMAP_IH2_3_BASE + 0x9c)</span>

<span class="cm">/*</span>
<span class="cm"> * ----------------------------------------------------------------------------</span>
<span class="cm"> * Clocks</span>
<span class="cm"> * ----------------------------------------------------------------------------</span>
<span class="cm"> */</span>
<span class="cp">#define OMAP16XX_ARM_IDLECT3	(CLKGEN_REG_BASE + 0x24)</span>

<span class="cm">/*</span>
<span class="cm"> * ----------------------------------------------------------------------------</span>
<span class="cm"> * Pin configuration registers</span>
<span class="cm"> * ----------------------------------------------------------------------------</span>
<span class="cm"> */</span>
<span class="cp">#define OMAP16XX_CONF_VOLTAGE_VDDSHV6	(1 &lt;&lt; 8)</span>
<span class="cp">#define OMAP16XX_CONF_VOLTAGE_VDDSHV7	(1 &lt;&lt; 9)</span>
<span class="cp">#define OMAP16XX_CONF_VOLTAGE_VDDSHV8	(1 &lt;&lt; 10)</span>
<span class="cp">#define OMAP16XX_CONF_VOLTAGE_VDDSHV9	(1 &lt;&lt; 11)</span>
<span class="cp">#define OMAP16XX_SUBLVDS_CONF_VALID	(1 &lt;&lt; 13)</span>

<span class="cm">/*</span>
<span class="cm"> * ----------------------------------------------------------------------------</span>
<span class="cm"> * System control registers</span>
<span class="cm"> * ----------------------------------------------------------------------------</span>
<span class="cm"> */</span>
<span class="cp">#define OMAP1610_RESET_CONTROL  0xfffe1140</span>

<span class="cm">/*</span>
<span class="cm"> * ---------------------------------------------------------------------------</span>
<span class="cm"> * TIPB bus interface</span>
<span class="cm"> * ---------------------------------------------------------------------------</span>
<span class="cm"> */</span>
<span class="cp">#define TIPB_SWITCH_BASE		 (0xfffbc800)</span>
<span class="cp">#define OMAP16XX_MMCSD2_SSW_MPU_CONF	(TIPB_SWITCH_BASE + 0x160)</span>

<span class="cm">/* UART3 Registers Mapping through MPU bus */</span>
<span class="cp">#define UART3_RHR               (OMAP1_UART3_BASE + 0)</span>
<span class="cp">#define UART3_THR               (OMAP1_UART3_BASE + 0)</span>
<span class="cp">#define UART3_DLL               (OMAP1_UART3_BASE + 0)</span>
<span class="cp">#define UART3_IER               (OMAP1_UART3_BASE + 4)</span>
<span class="cp">#define UART3_DLH               (OMAP1_UART3_BASE + 4)</span>
<span class="cp">#define UART3_IIR               (OMAP1_UART3_BASE + 8)</span>
<span class="cp">#define UART3_FCR               (OMAP1_UART3_BASE + 8)</span>
<span class="cp">#define UART3_EFR               (OMAP1_UART3_BASE + 8)</span>
<span class="cp">#define UART3_LCR               (OMAP1_UART3_BASE + 0x0C)</span>
<span class="cp">#define UART3_MCR               (OMAP1_UART3_BASE + 0x10)</span>
<span class="cp">#define UART3_XON1_ADDR1        (OMAP1_UART3_BASE + 0x10)</span>
<span class="cp">#define UART3_XON2_ADDR2        (OMAP1_UART3_BASE + 0x14)</span>
<span class="cp">#define UART3_LSR               (OMAP1_UART3_BASE + 0x14)</span>
<span class="cp">#define UART3_TCR               (OMAP1_UART3_BASE + 0x18)</span>
<span class="cp">#define UART3_MSR               (OMAP1_UART3_BASE + 0x18)</span>
<span class="cp">#define UART3_XOFF1             (OMAP1_UART3_BASE + 0x18)</span>
<span class="cp">#define UART3_XOFF2             (OMAP1_UART3_BASE + 0x1C)</span>
<span class="cp">#define UART3_SPR               (OMAP1_UART3_BASE + 0x1C)</span>
<span class="cp">#define UART3_TLR               (OMAP1_UART3_BASE + 0x1C)</span>
<span class="cp">#define UART3_MDR1              (OMAP1_UART3_BASE + 0x20)</span>
<span class="cp">#define UART3_MDR2              (OMAP1_UART3_BASE + 0x24)</span>
<span class="cp">#define UART3_SFLSR             (OMAP1_UART3_BASE + 0x28)</span>
<span class="cp">#define UART3_TXFLL             (OMAP1_UART3_BASE + 0x28)</span>
<span class="cp">#define UART3_RESUME            (OMAP1_UART3_BASE + 0x2C)</span>
<span class="cp">#define UART3_TXFLH             (OMAP1_UART3_BASE + 0x2C)</span>
<span class="cp">#define UART3_SFREGL            (OMAP1_UART3_BASE + 0x30)</span>
<span class="cp">#define UART3_RXFLL             (OMAP1_UART3_BASE + 0x30)</span>
<span class="cp">#define UART3_SFREGH            (OMAP1_UART3_BASE + 0x34)</span>
<span class="cp">#define UART3_RXFLH             (OMAP1_UART3_BASE + 0x34)</span>
<span class="cp">#define UART3_BLR               (OMAP1_UART3_BASE + 0x38)</span>
<span class="cp">#define UART3_ACREG             (OMAP1_UART3_BASE + 0x3C)</span>
<span class="cp">#define UART3_DIV16             (OMAP1_UART3_BASE + 0x3C)</span>
<span class="cp">#define UART3_SCR               (OMAP1_UART3_BASE + 0x40)</span>
<span class="cp">#define UART3_SSR               (OMAP1_UART3_BASE + 0x44)</span>
<span class="cp">#define UART3_EBLR              (OMAP1_UART3_BASE + 0x48)</span>
<span class="cp">#define UART3_OSC_12M_SEL       (OMAP1_UART3_BASE + 0x4C)</span>
<span class="cp">#define UART3_MVR               (OMAP1_UART3_BASE + 0x50)</span>

<span class="cm">/*</span>
<span class="cm"> * ---------------------------------------------------------------------------</span>
<span class="cm"> * Watchdog timer</span>
<span class="cm"> * ---------------------------------------------------------------------------</span>
<span class="cm"> */</span>

<span class="cm">/* 32-bit Watchdog timer in OMAP 16XX */</span>
<span class="cp">#define OMAP_16XX_WATCHDOG_BASE        (0xfffeb000)</span>
<span class="cp">#define OMAP_16XX_WIDR         (OMAP_16XX_WATCHDOG_BASE + 0x00)</span>
<span class="cp">#define OMAP_16XX_WD_SYSCONFIG (OMAP_16XX_WATCHDOG_BASE + 0x10)</span>
<span class="cp">#define OMAP_16XX_WD_SYSSTATUS (OMAP_16XX_WATCHDOG_BASE + 0x14)</span>
<span class="cp">#define OMAP_16XX_WCLR         (OMAP_16XX_WATCHDOG_BASE + 0x24)</span>
<span class="cp">#define OMAP_16XX_WCRR         (OMAP_16XX_WATCHDOG_BASE + 0x28)</span>
<span class="cp">#define OMAP_16XX_WLDR         (OMAP_16XX_WATCHDOG_BASE + 0x2c)</span>
<span class="cp">#define OMAP_16XX_WTGR         (OMAP_16XX_WATCHDOG_BASE + 0x30)</span>
<span class="cp">#define OMAP_16XX_WWPS         (OMAP_16XX_WATCHDOG_BASE + 0x34)</span>
<span class="cp">#define OMAP_16XX_WSPR         (OMAP_16XX_WATCHDOG_BASE + 0x48)</span>

<span class="cp">#define WCLR_PRE_SHIFT         5</span>
<span class="cp">#define WCLR_PTV_SHIFT         2</span>

<span class="cp">#define WWPS_W_PEND_WSPR       (1 &lt;&lt; 4)</span>
<span class="cp">#define WWPS_W_PEND_WTGR       (1 &lt;&lt; 3)</span>
<span class="cp">#define WWPS_W_PEND_WLDR       (1 &lt;&lt; 2)</span>
<span class="cp">#define WWPS_W_PEND_WCRR       (1 &lt;&lt; 1)</span>
<span class="cp">#define WWPS_W_PEND_WCLR       (1 &lt;&lt; 0)</span>

<span class="cp">#define WSPR_ENABLE_0          (0x0000bbbb)</span>
<span class="cp">#define WSPR_ENABLE_1          (0x00004444)</span>
<span class="cp">#define WSPR_DISABLE_0         (0x0000aaaa)</span>
<span class="cp">#define WSPR_DISABLE_1         (0x00005555)</span>

<span class="cp">#define OMAP16XX_DSP_MMU_BASE	(0xfffed200)</span>
<span class="cp">#define OMAP16XX_MAILBOX_BASE	(0xfffcf000)</span>

<span class="cp">#endif </span><span class="cm">/*  __ASM_ARCH_OMAP16XX_H */</span><span class="cp"></span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:5}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../../../javascript/docco.min.js"></script>
</html>
