<stg><name>train_step_Pipeline_VITIS_LOOP_73_1_VITIS_LOOP_75_2</name>


<trans_list>

<trans id="216" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="197" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="198" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="199" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="200" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="201" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="202" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="203" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="204" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="205" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="206" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="207" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="208" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="209" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="210" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="211" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="212" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="213" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="7" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %i = alloca i32 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="6" op_0_bw="32">
<![CDATA[
newFuncRoot:1 %j = alloca i32 1

]]></Node>
<StgValue><ssdm name="j"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="12" op_0_bw="32">
<![CDATA[
newFuncRoot:2 %indvar_flatten = alloca i32 1

]]></Node>
<StgValue><ssdm name="indvar_flatten"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
newFuncRoot:3 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %WEIGHTS, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 2048, void @empty_1, void @empty_2, void @empty_0, i32 16, i32 16, i32 16, i32 16, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
newFuncRoot:4 %in_pos_63_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %in_pos_63

]]></Node>
<StgValue><ssdm name="in_pos_63_read"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
newFuncRoot:5 %in_pos_62_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %in_pos_62

]]></Node>
<StgValue><ssdm name="in_pos_62_read"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
newFuncRoot:6 %in_pos_61_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %in_pos_61

]]></Node>
<StgValue><ssdm name="in_pos_61_read"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
newFuncRoot:7 %in_pos_60_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %in_pos_60

]]></Node>
<StgValue><ssdm name="in_pos_60_read"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
newFuncRoot:8 %in_pos_59_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %in_pos_59

]]></Node>
<StgValue><ssdm name="in_pos_59_read"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
newFuncRoot:9 %in_pos_58_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %in_pos_58

]]></Node>
<StgValue><ssdm name="in_pos_58_read"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
newFuncRoot:10 %in_pos_57_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %in_pos_57

]]></Node>
<StgValue><ssdm name="in_pos_57_read"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
newFuncRoot:11 %in_pos_56_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %in_pos_56

]]></Node>
<StgValue><ssdm name="in_pos_56_read"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
newFuncRoot:12 %in_pos_55_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %in_pos_55

]]></Node>
<StgValue><ssdm name="in_pos_55_read"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
newFuncRoot:13 %in_pos_54_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %in_pos_54

]]></Node>
<StgValue><ssdm name="in_pos_54_read"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
newFuncRoot:14 %in_pos_53_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %in_pos_53

]]></Node>
<StgValue><ssdm name="in_pos_53_read"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
newFuncRoot:15 %in_pos_52_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %in_pos_52

]]></Node>
<StgValue><ssdm name="in_pos_52_read"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
newFuncRoot:16 %in_pos_51_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %in_pos_51

]]></Node>
<StgValue><ssdm name="in_pos_51_read"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
newFuncRoot:17 %in_pos_50_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %in_pos_50

]]></Node>
<StgValue><ssdm name="in_pos_50_read"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
newFuncRoot:18 %in_pos_49_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %in_pos_49

]]></Node>
<StgValue><ssdm name="in_pos_49_read"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
newFuncRoot:19 %in_pos_48_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %in_pos_48

]]></Node>
<StgValue><ssdm name="in_pos_48_read"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
newFuncRoot:20 %in_pos_47_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %in_pos_47

]]></Node>
<StgValue><ssdm name="in_pos_47_read"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
newFuncRoot:21 %in_pos_46_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %in_pos_46

]]></Node>
<StgValue><ssdm name="in_pos_46_read"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
newFuncRoot:22 %in_pos_45_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %in_pos_45

]]></Node>
<StgValue><ssdm name="in_pos_45_read"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
newFuncRoot:23 %in_pos_44_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %in_pos_44

]]></Node>
<StgValue><ssdm name="in_pos_44_read"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
newFuncRoot:24 %in_pos_43_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %in_pos_43

]]></Node>
<StgValue><ssdm name="in_pos_43_read"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
newFuncRoot:25 %in_pos_42_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %in_pos_42

]]></Node>
<StgValue><ssdm name="in_pos_42_read"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
newFuncRoot:26 %in_pos_41_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %in_pos_41

]]></Node>
<StgValue><ssdm name="in_pos_41_read"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
newFuncRoot:27 %in_pos_40_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %in_pos_40

]]></Node>
<StgValue><ssdm name="in_pos_40_read"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
newFuncRoot:28 %in_pos_39_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %in_pos_39

]]></Node>
<StgValue><ssdm name="in_pos_39_read"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
newFuncRoot:29 %in_pos_38_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %in_pos_38

]]></Node>
<StgValue><ssdm name="in_pos_38_read"/></StgValue>
</operation>

<operation id="52" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
newFuncRoot:30 %in_pos_37_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %in_pos_37

]]></Node>
<StgValue><ssdm name="in_pos_37_read"/></StgValue>
</operation>

<operation id="53" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
newFuncRoot:31 %in_pos_36_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %in_pos_36

]]></Node>
<StgValue><ssdm name="in_pos_36_read"/></StgValue>
</operation>

<operation id="54" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
newFuncRoot:32 %in_pos_35_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %in_pos_35

]]></Node>
<StgValue><ssdm name="in_pos_35_read"/></StgValue>
</operation>

<operation id="55" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
newFuncRoot:33 %in_pos_34_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %in_pos_34

]]></Node>
<StgValue><ssdm name="in_pos_34_read"/></StgValue>
</operation>

<operation id="56" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
newFuncRoot:34 %in_pos_33_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %in_pos_33

]]></Node>
<StgValue><ssdm name="in_pos_33_read"/></StgValue>
</operation>

<operation id="57" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
newFuncRoot:35 %in_pos_32_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %in_pos_32

]]></Node>
<StgValue><ssdm name="in_pos_32_read"/></StgValue>
</operation>

<operation id="58" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
newFuncRoot:36 %in_pos_31_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %in_pos_31

]]></Node>
<StgValue><ssdm name="in_pos_31_read"/></StgValue>
</operation>

<operation id="59" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
newFuncRoot:37 %in_pos_30_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %in_pos_30

]]></Node>
<StgValue><ssdm name="in_pos_30_read"/></StgValue>
</operation>

<operation id="60" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
newFuncRoot:38 %in_pos_29_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %in_pos_29

]]></Node>
<StgValue><ssdm name="in_pos_29_read"/></StgValue>
</operation>

<operation id="61" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
newFuncRoot:39 %in_pos_28_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %in_pos_28

]]></Node>
<StgValue><ssdm name="in_pos_28_read"/></StgValue>
</operation>

<operation id="62" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
newFuncRoot:40 %in_pos_27_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %in_pos_27

]]></Node>
<StgValue><ssdm name="in_pos_27_read"/></StgValue>
</operation>

<operation id="63" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
newFuncRoot:41 %in_pos_26_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %in_pos_26

]]></Node>
<StgValue><ssdm name="in_pos_26_read"/></StgValue>
</operation>

<operation id="64" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
newFuncRoot:42 %in_pos_25_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %in_pos_25

]]></Node>
<StgValue><ssdm name="in_pos_25_read"/></StgValue>
</operation>

<operation id="65" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
newFuncRoot:43 %in_pos_24_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %in_pos_24

]]></Node>
<StgValue><ssdm name="in_pos_24_read"/></StgValue>
</operation>

<operation id="66" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
newFuncRoot:44 %in_pos_23_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %in_pos_23

]]></Node>
<StgValue><ssdm name="in_pos_23_read"/></StgValue>
</operation>

<operation id="67" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
newFuncRoot:45 %in_pos_22_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %in_pos_22

]]></Node>
<StgValue><ssdm name="in_pos_22_read"/></StgValue>
</operation>

<operation id="68" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
newFuncRoot:46 %in_pos_21_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %in_pos_21

]]></Node>
<StgValue><ssdm name="in_pos_21_read"/></StgValue>
</operation>

<operation id="69" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
newFuncRoot:47 %in_pos_20_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %in_pos_20

]]></Node>
<StgValue><ssdm name="in_pos_20_read"/></StgValue>
</operation>

<operation id="70" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
newFuncRoot:48 %in_pos_19_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %in_pos_19

]]></Node>
<StgValue><ssdm name="in_pos_19_read"/></StgValue>
</operation>

<operation id="71" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
newFuncRoot:49 %in_pos_18_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %in_pos_18

]]></Node>
<StgValue><ssdm name="in_pos_18_read"/></StgValue>
</operation>

<operation id="72" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
newFuncRoot:50 %in_pos_17_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %in_pos_17

]]></Node>
<StgValue><ssdm name="in_pos_17_read"/></StgValue>
</operation>

<operation id="73" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
newFuncRoot:51 %in_pos_16_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %in_pos_16

]]></Node>
<StgValue><ssdm name="in_pos_16_read"/></StgValue>
</operation>

<operation id="74" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
newFuncRoot:52 %in_pos_15_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %in_pos_15

]]></Node>
<StgValue><ssdm name="in_pos_15_read"/></StgValue>
</operation>

<operation id="75" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
newFuncRoot:53 %in_pos_14_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %in_pos_14

]]></Node>
<StgValue><ssdm name="in_pos_14_read"/></StgValue>
</operation>

<operation id="76" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
newFuncRoot:54 %in_pos_13_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %in_pos_13

]]></Node>
<StgValue><ssdm name="in_pos_13_read"/></StgValue>
</operation>

<operation id="77" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
newFuncRoot:55 %in_pos_12_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %in_pos_12

]]></Node>
<StgValue><ssdm name="in_pos_12_read"/></StgValue>
</operation>

<operation id="78" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
newFuncRoot:56 %in_pos_11_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %in_pos_11

]]></Node>
<StgValue><ssdm name="in_pos_11_read"/></StgValue>
</operation>

<operation id="79" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
newFuncRoot:57 %in_pos_10_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %in_pos_10

]]></Node>
<StgValue><ssdm name="in_pos_10_read"/></StgValue>
</operation>

<operation id="80" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
newFuncRoot:58 %in_pos_9_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %in_pos_9

]]></Node>
<StgValue><ssdm name="in_pos_9_read"/></StgValue>
</operation>

<operation id="81" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
newFuncRoot:59 %in_pos_8_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %in_pos_8

]]></Node>
<StgValue><ssdm name="in_pos_8_read"/></StgValue>
</operation>

<operation id="82" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
newFuncRoot:60 %in_pos_7_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %in_pos_7

]]></Node>
<StgValue><ssdm name="in_pos_7_read"/></StgValue>
</operation>

<operation id="83" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
newFuncRoot:61 %in_pos_6_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %in_pos_6

]]></Node>
<StgValue><ssdm name="in_pos_6_read"/></StgValue>
</operation>

<operation id="84" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
newFuncRoot:62 %in_pos_5_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %in_pos_5

]]></Node>
<StgValue><ssdm name="in_pos_5_read"/></StgValue>
</operation>

<operation id="85" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
newFuncRoot:63 %in_pos_4_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %in_pos_4

]]></Node>
<StgValue><ssdm name="in_pos_4_read"/></StgValue>
</operation>

<operation id="86" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
newFuncRoot:64 %in_pos_3_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %in_pos_3

]]></Node>
<StgValue><ssdm name="in_pos_3_read"/></StgValue>
</operation>

<operation id="87" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
newFuncRoot:65 %in_pos_2_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %in_pos_2

]]></Node>
<StgValue><ssdm name="in_pos_2_read"/></StgValue>
</operation>

<operation id="88" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
newFuncRoot:66 %in_pos_1_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %in_pos_1

]]></Node>
<StgValue><ssdm name="in_pos_1_read"/></StgValue>
</operation>

<operation id="89" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
newFuncRoot:67 %in_pos_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %in_pos

]]></Node>
<StgValue><ssdm name="in_pos_read"/></StgValue>
</operation>

<operation id="90" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
newFuncRoot:68 %W1_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %W1

]]></Node>
<StgValue><ssdm name="W1_read"/></StgValue>
</operation>

<operation id="91" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
newFuncRoot:69 %out_neg_9_load_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %out_neg_9_load

]]></Node>
<StgValue><ssdm name="out_neg_9_load_read"/></StgValue>
</operation>

<operation id="92" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
newFuncRoot:70 %out_neg_8_load_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %out_neg_8_load

]]></Node>
<StgValue><ssdm name="out_neg_8_load_read"/></StgValue>
</operation>

<operation id="93" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
newFuncRoot:71 %out_neg_7_load_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %out_neg_7_load

]]></Node>
<StgValue><ssdm name="out_neg_7_load_read"/></StgValue>
</operation>

<operation id="94" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
newFuncRoot:72 %out_neg_6_load_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %out_neg_6_load

]]></Node>
<StgValue><ssdm name="out_neg_6_load_read"/></StgValue>
</operation>

<operation id="95" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
newFuncRoot:73 %out_neg_5_load_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %out_neg_5_load

]]></Node>
<StgValue><ssdm name="out_neg_5_load_read"/></StgValue>
</operation>

<operation id="96" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
newFuncRoot:74 %out_neg_4_load_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %out_neg_4_load

]]></Node>
<StgValue><ssdm name="out_neg_4_load_read"/></StgValue>
</operation>

<operation id="97" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
newFuncRoot:75 %out_neg_3_load_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %out_neg_3_load

]]></Node>
<StgValue><ssdm name="out_neg_3_load_read"/></StgValue>
</operation>

<operation id="98" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
newFuncRoot:76 %out_neg_2_load_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %out_neg_2_load

]]></Node>
<StgValue><ssdm name="out_neg_2_load_read"/></StgValue>
</operation>

<operation id="99" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
newFuncRoot:77 %out_neg_1_load_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %out_neg_1_load

]]></Node>
<StgValue><ssdm name="out_neg_1_load_read"/></StgValue>
</operation>

<operation id="100" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
newFuncRoot:78 %out_neg_load_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %out_neg_load

]]></Node>
<StgValue><ssdm name="out_neg_load_read"/></StgValue>
</operation>

<operation id="101" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
newFuncRoot:79 %out_pos_9_load_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %out_pos_9_load

]]></Node>
<StgValue><ssdm name="out_pos_9_load_read"/></StgValue>
</operation>

<operation id="102" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
newFuncRoot:80 %out_pos_8_load_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %out_pos_8_load

]]></Node>
<StgValue><ssdm name="out_pos_8_load_read"/></StgValue>
</operation>

<operation id="103" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
newFuncRoot:81 %out_pos_7_load_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %out_pos_7_load

]]></Node>
<StgValue><ssdm name="out_pos_7_load_read"/></StgValue>
</operation>

<operation id="104" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
newFuncRoot:82 %out_pos_6_load_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %out_pos_6_load

]]></Node>
<StgValue><ssdm name="out_pos_6_load_read"/></StgValue>
</operation>

<operation id="105" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
newFuncRoot:83 %out_pos_5_load_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %out_pos_5_load

]]></Node>
<StgValue><ssdm name="out_pos_5_load_read"/></StgValue>
</operation>

<operation id="106" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
newFuncRoot:84 %out_pos_4_load_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %out_pos_4_load

]]></Node>
<StgValue><ssdm name="out_pos_4_load_read"/></StgValue>
</operation>

<operation id="107" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
newFuncRoot:85 %out_pos_3_load_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %out_pos_3_load

]]></Node>
<StgValue><ssdm name="out_pos_3_load_read"/></StgValue>
</operation>

<operation id="108" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
newFuncRoot:86 %out_pos_2_load_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %out_pos_2_load

]]></Node>
<StgValue><ssdm name="out_pos_2_load_read"/></StgValue>
</operation>

<operation id="109" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
newFuncRoot:87 %out_pos_1_load_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %out_pos_1_load

]]></Node>
<StgValue><ssdm name="out_pos_1_load_read"/></StgValue>
</operation>

<operation id="110" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
newFuncRoot:88 %out_pos_load_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %out_pos_load

]]></Node>
<StgValue><ssdm name="out_pos_load_read"/></StgValue>
</operation>

<operation id="111" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="0" op_0_bw="12" op_1_bw="12">
<![CDATA[
newFuncRoot:89 %store_ln0 = store i12 0, i12 %indvar_flatten

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="112" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="0" op_0_bw="6" op_1_bw="6">
<![CDATA[
newFuncRoot:90 %store_ln73 = store i6 0, i6 %j

]]></Node>
<StgValue><ssdm name="store_ln73"/></StgValue>
</operation>

<operation id="113" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="0" op_0_bw="7" op_1_bw="7">
<![CDATA[
newFuncRoot:91 %store_ln75 = store i7 0, i7 %i

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="114" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:92 %br_ln0 = br void %for.body6.i

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="115" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="12" op_0_bw="12" op_1_bw="0">
<![CDATA[
for.body6.i:0 %indvar_flatten_load = load i12 %indvar_flatten

]]></Node>
<StgValue><ssdm name="indvar_flatten_load"/></StgValue>
</operation>

<operation id="116" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
for.body6.i:1 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %WEIGHTS

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="117" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="183" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.body6.i:2 %icmp_ln73 = icmp_eq  i12 %indvar_flatten_load, i12 2048

]]></Node>
<StgValue><ssdm name="icmp_ln73"/></StgValue>
</operation>

<operation id="118" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.body6.i:3 %add_ln73 = add i12 %indvar_flatten_load, i12 1

]]></Node>
<StgValue><ssdm name="add_ln73"/></StgValue>
</operation>

<operation id="119" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.body6.i:4 %br_ln73 = br i1 %icmp_ln73, void %for.inc23.i, void %_ZN13ap_fixed_baseILi13ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit.i.loopexit.exitStub

]]></Node>
<StgValue><ssdm name="br_ln73"/></StgValue>
</operation>

<operation id="120" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="225" bw="0" op_0_bw="12" op_1_bw="12" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc23.i:38 %store_ln73 = store i12 %add_ln73, i12 %indvar_flatten

]]></Node>
<StgValue><ssdm name="store_ln73"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="121" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="7" op_0_bw="7" op_1_bw="0">
<![CDATA[
for.inc23.i:0 %i_load = load i7 %i

]]></Node>
<StgValue><ssdm name="i_load"/></StgValue>
</operation>

<operation id="122" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
for.inc23.i:1 %j_load = load i6 %j

]]></Node>
<StgValue><ssdm name="j_load"/></StgValue>
</operation>

<operation id="123" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc23.i:4 %icmp_ln75 = icmp_eq  i7 %i_load, i7 64

]]></Node>
<StgValue><ssdm name="icmp_ln75"/></StgValue>
</operation>

<operation id="124" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
for.inc23.i:5 %select_ln73 = select i1 %icmp_ln75, i7 0, i7 %i_load

]]></Node>
<StgValue><ssdm name="select_ln73"/></StgValue>
</operation>

<operation id="125" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
for.inc23.i:6 %add_ln73_1 = add i6 %j_load, i6 1

]]></Node>
<StgValue><ssdm name="add_ln73_1"/></StgValue>
</operation>

<operation id="126" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="194" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
for.inc23.i:7 %select_ln73_1 = select i1 %icmp_ln75, i6 %add_ln73_1, i6 %j_load

]]></Node>
<StgValue><ssdm name="select_ln73_1"/></StgValue>
</operation>

<operation id="127" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="195" bw="4" op_0_bw="6">
<![CDATA[
for.inc23.i:8 %trunc_ln73 = trunc i6 %select_ln73_1

]]></Node>
<StgValue><ssdm name="trunc_ln73"/></StgValue>
</operation>

<operation id="128" st_id="2" stage="1" lat="1">
<core>BinarySparseMux_DontCare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="196" bw="2" op_0_bw="2" op_1_bw="4" op_2_bw="2" op_3_bw="4" op_4_bw="2" op_5_bw="4" op_6_bw="2" op_7_bw="4" op_8_bw="2" op_9_bw="4" op_10_bw="2" op_11_bw="4" op_12_bw="2" op_13_bw="4" op_14_bw="2" op_15_bw="4" op_16_bw="2" op_17_bw="4" op_18_bw="2" op_19_bw="4" op_20_bw="2" op_21_bw="2" op_22_bw="4">
<![CDATA[
for.inc23.i:9 %tmp = sparsemux i2 @_ssdm_op_SparseMux.ap_auto.10i2.i2.i4, i4 0, i2 %out_pos_load_read, i4 1, i2 %out_pos_1_load_read, i4 2, i2 %out_pos_2_load_read, i4 3, i2 %out_pos_3_load_read, i4 4, i2 %out_pos_4_load_read, i4 5, i2 %out_pos_5_load_read, i4 6, i2 %out_pos_6_load_read, i4 7, i2 %out_pos_7_load_read, i4 8, i2 %out_pos_8_load_read, i4 9, i2 %out_pos_9_load_read, i2 0, i4 %trunc_ln73

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="129" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="197" bw="3" op_0_bw="2">
<![CDATA[
for.inc23.i:10 %sext_ln74 = sext i2 %tmp

]]></Node>
<StgValue><ssdm name="sext_ln74"/></StgValue>
</operation>

<operation id="130" st_id="2" stage="1" lat="1">
<core>BinarySparseMux_DontCare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="198" bw="2" op_0_bw="2" op_1_bw="4" op_2_bw="2" op_3_bw="4" op_4_bw="2" op_5_bw="4" op_6_bw="2" op_7_bw="4" op_8_bw="2" op_9_bw="4" op_10_bw="2" op_11_bw="4" op_12_bw="2" op_13_bw="4" op_14_bw="2" op_15_bw="4" op_16_bw="2" op_17_bw="4" op_18_bw="2" op_19_bw="4" op_20_bw="2" op_21_bw="2" op_22_bw="4">
<![CDATA[
for.inc23.i:11 %tmp_2 = sparsemux i2 @_ssdm_op_SparseMux.ap_auto.10i2.i2.i4, i4 0, i2 %out_neg_load_read, i4 1, i2 %out_neg_1_load_read, i4 2, i2 %out_neg_2_load_read, i4 3, i2 %out_neg_3_load_read, i4 4, i2 %out_neg_4_load_read, i4 5, i2 %out_neg_5_load_read, i4 6, i2 %out_neg_6_load_read, i4 7, i2 %out_neg_7_load_read, i4 8, i2 %out_neg_8_load_read, i4 9, i2 %out_neg_9_load_read, i2 0, i4 %trunc_ln73

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="131" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="199" bw="3" op_0_bw="2">
<![CDATA[
for.inc23.i:12 %sext_ln74_1 = sext i2 %tmp_2

]]></Node>
<StgValue><ssdm name="sext_ln74_1"/></StgValue>
</operation>

<operation id="132" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="200" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
for.inc23.i:13 %delta = sub i3 %sext_ln74, i3 %sext_ln74_1

]]></Node>
<StgValue><ssdm name="delta"/></StgValue>
</operation>

<operation id="133" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="202" bw="5" op_0_bw="6">
<![CDATA[
for.inc23.i:15 %empty = trunc i6 %select_ln73_1

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="134" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="6" op_0_bw="7">
<![CDATA[
for.inc23.i:19 %trunc_ln75 = trunc i7 %select_ln73

]]></Node>
<StgValue><ssdm name="trunc_ln75"/></StgValue>
</operation>

<operation id="135" st_id="2" stage="1" lat="1">
<core>BinarySparseMux_DontCare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="214" bw="2" op_0_bw="2" op_1_bw="6" op_2_bw="2" op_3_bw="6" op_4_bw="2" op_5_bw="6" op_6_bw="2" op_7_bw="6" op_8_bw="2" op_9_bw="6" op_10_bw="2" op_11_bw="6" op_12_bw="2" op_13_bw="6" op_14_bw="2" op_15_bw="6" op_16_bw="2" op_17_bw="6" op_18_bw="2" op_19_bw="6" op_20_bw="2" op_21_bw="6" op_22_bw="2" op_23_bw="6" op_24_bw="2" op_25_bw="6" op_26_bw="2" op_27_bw="6" op_28_bw="2" op_29_bw="6" op_30_bw="2" op_31_bw="6" op_32_bw="2" op_33_bw="6" op_34_bw="2" op_35_bw="6" op_36_bw="2" op_37_bw="6" op_38_bw="2" op_39_bw="6" op_40_bw="2" op_41_bw="6" op_42_bw="2" op_43_bw="6" op_44_bw="2" op_45_bw="6" op_46_bw="2" op_47_bw="6" op_48_bw="2" op_49_bw="6" op_50_bw="2" op_51_bw="6" op_52_bw="2" op_53_bw="6" op_54_bw="2" op_55_bw="6" op_56_bw="2" op_57_bw="6" op_58_bw="2" op_59_bw="6" op_60_bw="2" op_61_bw="6" op_62_bw="2" op_63_bw="6" op_64_bw="2" op_65_bw="6" op_66_bw="2" op_67_bw="6" op_68_bw="2" op_69_bw="6" op_70_bw="2" op_71_bw="6" op_72_bw="2" op_73_bw="6" op_74_bw="2" op_75_bw="6" op_76_bw="2" op_77_bw="6" op_78_bw="2" op_79_bw="6" op_80_bw="2" op_81_bw="6" op_82_bw="2" op_83_bw="6" op_84_bw="2" op_85_bw="6" op_86_bw="2" op_87_bw="6" op_88_bw="2" op_89_bw="6" op_90_bw="2" op_91_bw="6" op_92_bw="2" op_93_bw="6" op_94_bw="2" op_95_bw="6" op_96_bw="2" op_97_bw="6" op_98_bw="2" op_99_bw="6" op_100_bw="2" op_101_bw="6" op_102_bw="2" op_103_bw="6" op_104_bw="2" op_105_bw="6" op_106_bw="2" op_107_bw="6" op_108_bw="2" op_109_bw="6" op_110_bw="2" op_111_bw="6" op_112_bw="2" op_113_bw="6" op_114_bw="2" op_115_bw="6" op_116_bw="2" op_117_bw="6" op_118_bw="2" op_119_bw="6" op_120_bw="2" op_121_bw="6" op_122_bw="2" op_123_bw="6" op_124_bw="2" op_125_bw="6" op_126_bw="2" op_127_bw="6" op_128_bw="2" op_129_bw="2" op_130_bw="6">
<![CDATA[
for.inc23.i:27 %tmp_3 = sparsemux i2 @_ssdm_op_SparseMux.ap_auto.64i2.i2.i6, i6 0, i2 %in_pos_read, i6 1, i2 %in_pos_1_read, i6 2, i2 %in_pos_2_read, i6 3, i2 %in_pos_3_read, i6 4, i2 %in_pos_4_read, i6 5, i2 %in_pos_5_read, i6 6, i2 %in_pos_6_read, i6 7, i2 %in_pos_7_read, i6 8, i2 %in_pos_8_read, i6 9, i2 %in_pos_9_read, i6 10, i2 %in_pos_10_read, i6 11, i2 %in_pos_11_read, i6 12, i2 %in_pos_12_read, i6 13, i2 %in_pos_13_read, i6 14, i2 %in_pos_14_read, i6 15, i2 %in_pos_15_read, i6 16, i2 %in_pos_16_read, i6 17, i2 %in_pos_17_read, i6 18, i2 %in_pos_18_read, i6 19, i2 %in_pos_19_read, i6 20, i2 %in_pos_20_read, i6 21, i2 %in_pos_21_read, i6 22, i2 %in_pos_22_read, i6 23, i2 %in_pos_23_read, i6 24, i2 %in_pos_24_read, i6 25, i2 %in_pos_25_read, i6 26, i2 %in_pos_26_read, i6 27, i2 %in_pos_27_read, i6 28, i2 %in_pos_28_read, i6 29, i2 %in_pos_29_read, i6 30, i2 %in_pos_30_read, i6 31, i2 %in_pos_31_read, i6 32, i2 %in_pos_32_read, i6 33, i2 %in_pos_33_read, i6 34, i2 %in_pos_34_read, i6 35, i2 %in_pos_35_read, i6 36, i2 %in_pos_36_read, i6 37, i2 %in_pos_37_read, i6 38, i2 %in_pos_38_read, i6 39, i2 %in_pos_39_read, i6 40, i2 %in_pos_40_read, i6 41, i2 %in_pos_41_read, i6 42, i2 %in_pos_42_read, i6 43, i2 %in_pos_43_read, i6 44, i2 %in_pos_44_read, i6 45, i2 %in_pos_45_read, i6 46, i2 %in_pos_46_read, i6 47, i2 %in_pos_47_read, i6 48, i2 %in_pos_48_read, i6 49, i2 %in_pos_49_read, i6 50, i2 %in_pos_50_read, i6 51, i2 %in_pos_51_read, i6 52, i2 %in_pos_52_read, i6 53, i2 %in_pos_53_read, i6 54, i2 %in_pos_54_read, i6 55, i2 %in_pos_55_read, i6 56, i2 %in_pos_56_read, i6 57, i2 %in_pos_57_read, i6 58, i2 %in_pos_58_read, i6 59, i2 %in_pos_59_read, i6 60, i2 %in_pos_60_read, i6 61, i2 %in_pos_61_read, i6 62, i2 %in_pos_62_read, i6 63, i2 %in_pos_63_read, i2 0, i6 %trunc_ln75

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="136" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="224" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc23.i:37 %add_ln75 = add i7 %select_ln73, i7 1

]]></Node>
<StgValue><ssdm name="add_ln75"/></StgValue>
</operation>

<operation id="137" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="226" bw="0" op_0_bw="6" op_1_bw="6" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc23.i:39 %store_ln73 = store i6 %select_ln73_1, i6 %j

]]></Node>
<StgValue><ssdm name="store_ln73"/></StgValue>
</operation>

<operation id="138" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="227" bw="0" op_0_bw="7" op_1_bw="7" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc23.i:40 %store_ln75 = store i7 %add_ln75, i7 %i

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="139" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="201" bw="4" op_0_bw="3">
<![CDATA[
for.inc23.i:14 %sext_ln76 = sext i3 %delta

]]></Node>
<StgValue><ssdm name="sext_ln76"/></StgValue>
</operation>

<operation id="140" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="11" op_0_bw="11" op_1_bw="5" op_2_bw="6">
<![CDATA[
for.inc23.i:16 %tmp_4 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i5.i6, i5 %empty, i6 0

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="141" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="204" bw="64" op_0_bw="11">
<![CDATA[
for.inc23.i:17 %zext_ln75 = zext i11 %tmp_4

]]></Node>
<StgValue><ssdm name="zext_ln75"/></StgValue>
</operation>

<operation id="142" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="205" bw="64" op_0_bw="7">
<![CDATA[
for.inc23.i:18 %zext_ln75_1 = zext i7 %select_ln73

]]></Node>
<StgValue><ssdm name="zext_ln75_1"/></StgValue>
</operation>

<operation id="143" st_id="3" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="208" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc23.i:21 %add_ln76_1 = add i64 %zext_ln75_1, i64 %W1_read

]]></Node>
<StgValue><ssdm name="add_ln76_1"/></StgValue>
</operation>

<operation id="144" st_id="3" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="209" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc23.i:22 %add_ln76 = add i64 %add_ln76_1, i64 %zext_ln75

]]></Node>
<StgValue><ssdm name="add_ln76"/></StgValue>
</operation>

<operation id="145" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="210" bw="8" op_0_bw="8" op_1_bw="64">
<![CDATA[
for.inc23.i:23 %WEIGHTS_addr = getelementptr i8 %WEIGHTS, i64 %add_ln76

]]></Node>
<StgValue><ssdm name="WEIGHTS_addr"/></StgValue>
</operation>

<operation id="146" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="215" bw="4" op_0_bw="2">
<![CDATA[
for.inc23.i:28 %sext_ln76_2 = sext i2 %tmp_3

]]></Node>
<StgValue><ssdm name="sext_ln76_2"/></StgValue>
</operation>

<operation id="147" st_id="3" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="216" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.inc23.i:29 %mul_ln76 = mul i4 %sext_ln76_2, i4 %sext_ln76

]]></Node>
<StgValue><ssdm name="mul_ln76"/></StgValue>
</operation>
</state>

<state id="4" st_id="5">

<operation id="148" st_id="4" stage="8" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="211" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="64">
<![CDATA[
for.inc23.i:24 %WEIGHTS_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %WEIGHTS_addr, i64 1

]]></Node>
<StgValue><ssdm name="WEIGHTS_load_req"/></StgValue>
</operation>
</state>

<state id="5" st_id="6">

<operation id="149" st_id="5" stage="7" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="211" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="64">
<![CDATA[
for.inc23.i:24 %WEIGHTS_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %WEIGHTS_addr, i64 1

]]></Node>
<StgValue><ssdm name="WEIGHTS_load_req"/></StgValue>
</operation>
</state>

<state id="6" st_id="7">

<operation id="150" st_id="6" stage="6" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="211" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="64">
<![CDATA[
for.inc23.i:24 %WEIGHTS_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %WEIGHTS_addr, i64 1

]]></Node>
<StgValue><ssdm name="WEIGHTS_load_req"/></StgValue>
</operation>
</state>

<state id="7" st_id="8">

<operation id="151" st_id="7" stage="5" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="211" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="64">
<![CDATA[
for.inc23.i:24 %WEIGHTS_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %WEIGHTS_addr, i64 1

]]></Node>
<StgValue><ssdm name="WEIGHTS_load_req"/></StgValue>
</operation>
</state>

<state id="8" st_id="9">

<operation id="152" st_id="8" stage="4" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="211" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="64">
<![CDATA[
for.inc23.i:24 %WEIGHTS_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %WEIGHTS_addr, i64 1

]]></Node>
<StgValue><ssdm name="WEIGHTS_load_req"/></StgValue>
</operation>
</state>

<state id="9" st_id="10">

<operation id="153" st_id="9" stage="3" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="211" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="64">
<![CDATA[
for.inc23.i:24 %WEIGHTS_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %WEIGHTS_addr, i64 1

]]></Node>
<StgValue><ssdm name="WEIGHTS_load_req"/></StgValue>
</operation>
</state>

<state id="10" st_id="11">

<operation id="154" st_id="10" stage="2" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="211" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="64">
<![CDATA[
for.inc23.i:24 %WEIGHTS_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %WEIGHTS_addr, i64 1

]]></Node>
<StgValue><ssdm name="WEIGHTS_load_req"/></StgValue>
</operation>
</state>

<state id="11" st_id="12">

<operation id="155" st_id="11" stage="1" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="211" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="64">
<![CDATA[
for.inc23.i:24 %WEIGHTS_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %WEIGHTS_addr, i64 1

]]></Node>
<StgValue><ssdm name="WEIGHTS_load_req"/></StgValue>
</operation>
</state>

<state id="12" st_id="13">

<operation id="156" st_id="12" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
for.inc23.i:25 %WEIGHTS_addr_read = read i8 @_ssdm_op_Read.m_axi.i8P1A, i8 %WEIGHTS_addr

]]></Node>
<StgValue><ssdm name="WEIGHTS_addr_read"/></StgValue>
</operation>
</state>

<state id="13" st_id="14">

<operation id="157" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="213" bw="9" op_0_bw="8">
<![CDATA[
for.inc23.i:26 %sext_ln76_1 = sext i8 %WEIGHTS_addr_read

]]></Node>
<StgValue><ssdm name="sext_ln76_1"/></StgValue>
</operation>

<operation id="158" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="217" bw="9" op_0_bw="4">
<![CDATA[
for.inc23.i:30 %sext_ln76_3 = sext i4 %mul_ln76

]]></Node>
<StgValue><ssdm name="sext_ln76_3"/></StgValue>
</operation>

<operation id="159" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="218" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc23.i:31 %w_new = add i9 %sext_ln76_3, i9 %sext_ln76_1

]]></Node>
<StgValue><ssdm name="w_new"/></StgValue>
</operation>

<operation id="160" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="219" bw="1" op_0_bw="1" op_1_bw="9" op_2_bw="32">
<![CDATA[
for.inc23.i:32 %tmp_34 = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %w_new, i32 8

]]></Node>
<StgValue><ssdm name="tmp_34"/></StgValue>
</operation>

<operation id="161" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="220" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc23.i:33 %select_ln78 = select i1 %tmp_34, i8 255, i8 1

]]></Node>
<StgValue><ssdm name="select_ln78"/></StgValue>
</operation>

<operation id="162" st_id="13" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="221" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="64" op_3_bw="0">
<![CDATA[
for.inc23.i:34 %WEIGHTS_addr_req = writereq i1 @_ssdm_op_WriteReq.m_axi.i8P1A, i8 %WEIGHTS_addr, i64 1

]]></Node>
<StgValue><ssdm name="WEIGHTS_addr_req"/></StgValue>
</operation>
</state>

<state id="14" st_id="15">

<operation id="163" st_id="14" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="222" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8" op_3_bw="1" op_4_bw="0">
<![CDATA[
for.inc23.i:35 %write_ln78 = write void @_ssdm_op_Write.m_axi.i8P1A, i8 %WEIGHTS_addr, i8 %select_ln78, i1 1

]]></Node>
<StgValue><ssdm name="write_ln78"/></StgValue>
</operation>
</state>

<state id="15" st_id="16">

<operation id="164" st_id="15" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="223" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="0">
<![CDATA[
for.inc23.i:36 %WEIGHTS_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i8P1A, i8 %WEIGHTS_addr

]]></Node>
<StgValue><ssdm name="WEIGHTS_addr_resp"/></StgValue>
</operation>
</state>

<state id="16" st_id="17">

<operation id="165" st_id="16" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="223" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="0">
<![CDATA[
for.inc23.i:36 %WEIGHTS_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i8P1A, i8 %WEIGHTS_addr

]]></Node>
<StgValue><ssdm name="WEIGHTS_addr_resp"/></StgValue>
</operation>
</state>

<state id="17" st_id="18">

<operation id="166" st_id="17" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="223" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="0">
<![CDATA[
for.inc23.i:36 %WEIGHTS_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i8P1A, i8 %WEIGHTS_addr

]]></Node>
<StgValue><ssdm name="WEIGHTS_addr_resp"/></StgValue>
</operation>
</state>

<state id="18" st_id="19">

<operation id="167" st_id="18" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="223" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="0">
<![CDATA[
for.inc23.i:36 %WEIGHTS_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i8P1A, i8 %WEIGHTS_addr

]]></Node>
<StgValue><ssdm name="WEIGHTS_addr_resp"/></StgValue>
</operation>

<operation id="173" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="230" bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi13ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit.i.loopexit.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="19" st_id="20">

<operation id="168" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="189" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc23.i:2 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_73_1_VITIS_LOOP_75_2_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="169" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc23.i:3 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 2048, i64 2048, i64 2048

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="170" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="207" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.inc23.i:20 %specpipeline_ln75 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_0

]]></Node>
<StgValue><ssdm name="specpipeline_ln75"/></StgValue>
</operation>

<operation id="171" st_id="19" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="223" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="0">
<![CDATA[
for.inc23.i:36 %WEIGHTS_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i8P1A, i8 %WEIGHTS_addr

]]></Node>
<StgValue><ssdm name="WEIGHTS_addr_resp"/></StgValue>
</operation>

<operation id="172" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="228" bw="0" op_0_bw="0">
<![CDATA[
for.inc23.i:41 %br_ln75 = br void %for.body6.i

]]></Node>
<StgValue><ssdm name="br_ln75"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
