Results of NGD DRC are available in count7seg_drc.log.
Loading NGL library 'C:/lscc/diamond/3.1_x64/ispfpga/xo2c00/data/xo2clib.ngl'...
Loading NGL library 'C:/lscc/diamond/3.1_x64/ispfpga/mg5g00/data/mg5glib.ngl'...
Loading NGL library 'C:/lscc/diamond/3.1_x64/ispfpga/or5g00/data/orc5glib.ngl'...


Running DRC...

WARNING - synthesis: logical net 'I2/Clock/Counter.Counter03Hz_49_add_4_1/S0' has no load
WARNING - synthesis: logical net 'I2/Clock/Counter.Counter03Hz_49_add_4_9/CO' has no load
WARNING - synthesis: DRC complete with 2 warnings

Design Results:
    108 blocks expanded
completed the first expansion
All blocks are expanded and NGD expansion is successful.
Writing NGD file Cout7Dez_Cout7Dez.ngd.
