library ieee;
use ieee.std_logic_1164.all;

-- Generic Register

Entity reg_1 is
    Port (IN_1, IN_2   : in std_logic_vector(31 downto 0);
          clk : in std_logic;
          O_1, O_2   : out std_logic_vector(31 downto 0));
End;

Architecture reg_1_comp of reg_1 is
    begin
        process(clk)
        begin
        if (clk'event and clk='1') then
            O_1 <= IN_1;
				O_2 <= IN_2;
        end if;
        end process;
    end;