<?xml version="1.0" encoding="UTF-8"?>
<preferences>
 <debug showDebugMenu="0" />
 <systemtable>
  <columns>
   <connections preferredWidth="303" />
   <irq preferredWidth="34" />
   <inputclock preferredWidth="103" />
  </columns>
 </systemtable>
 <clocktable>
  <columns>
   <clockname preferredWidth="124" />
   <clocksource preferredWidth="124" />
   <frequency preferredWidth="123" />
  </columns>
 </clocktable>
 <library
   expandedCategories="Library/University Program,Library/University Program/Audio &amp; Video,Library,Library/University Program/Audio &amp; Video/Video,Library/University Program/Memory,Project" />
 <window width="683" height="728" x="683" y="0" />
 <hdlexample language="VERILOG" />
</preferences>
