# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../Demo_IP.ip_user_files/bd/Mux_8_1/ipshared/3e67/Mux_2_1.v" \
"../../../../Demo_IP.ip_user_files/bd/Mux_8_1/ip/Mux_8_1_Mux_2_1_0_0/sim/Mux_8_1_Mux_2_1_0_0.v" \
"../../../../Demo_IP.ip_user_files/bd/Mux_8_1/ip/Mux_8_1_Mux_2_1_0_1/sim/Mux_8_1_Mux_2_1_0_1.v" \
"../../../../Demo_IP.ip_user_files/bd/Mux_8_1/ip/Mux_8_1_Mux_2_1_0_2/sim/Mux_8_1_Mux_2_1_0_2.v" \
"../../../../Demo_IP.ip_user_files/bd/Mux_8_1/ip/Mux_8_1_Mux_2_1_0_3/sim/Mux_8_1_Mux_2_1_0_3.v" \
"../../../../Demo_IP.ip_user_files/bd/Mux_8_1/ip/Mux_8_1_Mux_2_1_0_4/sim/Mux_8_1_Mux_2_1_0_4.v" \
"../../../../Demo_IP.ip_user_files/bd/Mux_8_1/ip/Mux_8_1_Mux_2_1_0_5/sim/Mux_8_1_Mux_2_1_0_5.v" \
"../../../../Demo_IP.ip_user_files/bd/Mux_8_1/ip/Mux_8_1_Mux_2_1_0_6/sim/Mux_8_1_Mux_2_1_0_6.v" \
"../../../../Demo_IP.ip_user_files/bd/Mux_8_1/sim/Mux_8_1.v" \
"../../../../Demo_IP.srcs/sources_1/bd/Mux_8_1/hdl/Mux_8_1_wrapper.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
