INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Documents/Vivado/is_proj/is_code/01_rtl/axi_ddr3_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_ddr3_sim
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Administrator/Documents/Vivado/is_proj/is_code/02_sim/tb_axi_ddr3_sim.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_axi_ddr3_sim
