!PADS-POWERPCB-V9.0-MILS! NETLIST FILE FROM PADS LOGIC VVX.2.3
*REMARK* default.sch -- Wed Mar 24 15:50:35 2021
*REMARK*  


*PCB*        GENERAL PARAMETERS OF THE PCB DESIGN

MAXIMUMLAYER 2              Maximum routing layer

*PART*       ITEMS
U1      DHT22@DHT22
U2      MAX3485@MAX3485
J2      TM_BLOCK/3P@TM_BLOCK_3P
J3      TM_BLOCK/2P@TM_BLOCK_2P
R1      7.5K/1%/0.6W@R3/5W
J1      ROW_VERT/1X6@ROW_VERT_1X6
J4      ROW_VERT/1X8@ROW_VERT_1X8
J5      ROW_VERT/1X8@ROW_VERT_1X8
C1      100NF/50V/CER@C5_0
C2      100NF/50V/CER@C5_0
C3      100NF/50V/CER@C5_0
C4      100UF/50V/ELE@C_P_3_5_8
J6      ROW_VERT/1X7@ROW_VERT_1X7
U3      FUSE_SMD@FUSE_SMD
*NET*
*SIGNAL* +12V
U3.2 C4.1 J5.8 C3.1 
*SIGNAL* GND
J2.3 U1.4 U2.5 J5.6 C2.2 
C1.2 C4.2 C3.2 J3.2 
*SIGNAL* USART_TX
U2.4 J6.1 
*SIGNAL* +3.3V
U1.1 R1.2 C1.1 J5.4 C2.1 
U2.8 
*SIGNAL* DATA
U1.2 R1.1 J6.5 
*SIGNAL* USART_RX
J4.3 U2.1 
*SIGNAL* CONTROL
U2.2 U2.3 J6.6 
*SIGNAL* B
J2.1 U2.7 
*SIGNAL* A
J2.2 U2.6 
*SIGNAL* $$$19558
J3.1 U3.1 

*MISC*      MISCELLANEOUS PARAMETERS

*REMARK*    PARENT_KEYWORD PARENT_VALUE
*REMARK*  [ { 
*REMARK*       CHILD_KEYWORD CHILD_VALUE
*REMARK*     [ CHILD_KEYWORD CHILD_VALUE
*REMARK*     [ { 
*REMARK*          GRAND_CHILD_KEYWORD GRAND_CHILD_VALUE [...] 
*REMARK*       } ]] 
*REMARK*    } ] 

LAYER	MILS
{
LAYER	0
{
LAYER_THICKNESS	0
DIELECTRIC	3.300000
}
LAYER	1
{
LAYER_NAME	Top
LAYER_TYPE	ROUTING
PLANE	NONE
ROUTING_DIRECTION	HORIZONTAL
ASSOCIATED_SILK_SCREEN	Silkscreen Top
ASSOCIATED_PASTE_MASK	Paste Mask Top
ASSOCIATED_SOLDER_MASK	Solder Mask Top
ASSOCIATED_ASSEMBLY	Assembly Drawing Top
COMPONENT	Y
ROUTABLE	Y
VISIBLE	Y
SELECTABLE	Y
ENABLED	Y
LAYER_THICKNESS	10
COPPER_THICKNESS	1.35
DIELECTRIC	4.300000
COST	0
}
LAYER	2
{
LAYER_NAME	Bottom
LAYER_TYPE	ROUTING
PLANE	NONE
ROUTING_DIRECTION	VERTICAL
ASSOCIATED_SILK_SCREEN	Silkscreen Bottom
ASSOCIATED_PASTE_MASK	Paste Mask Bottom
ASSOCIATED_SOLDER_MASK	Solder Mask Bottom
ASSOCIATED_ASSEMBLY	Assembly Drawing Bottom
COMPONENT	Y
ROUTABLE	Y
VISIBLE	Y
SELECTABLE	Y
ENABLED	Y
LAYER_THICKNESS	0
COPPER_THICKNESS	1.35
DIELECTRIC	3.300000
COST	0
}
LAYER	3
{
LAYER_NAME	Layer_3
LAYER_TYPE	UNASSIGNED
PLANE	NONE
ROUTING_DIRECTION	NO_PREFERENCE
VISIBLE	Y
SELECTABLE	Y
ENABLED	Y
LAYER_THICKNESS	0
COPPER_THICKNESS	0
DIELECTRIC	0.000000
COST	0
}
LAYER	4
{
LAYER_NAME	Layer_4
LAYER_TYPE	UNASSIGNED
PLANE	NONE
ROUTING_DIRECTION	NO_PREFERENCE
VISIBLE	Y
SELECTABLE	Y
ENABLED	Y
LAYER_THICKNESS	0
COPPER_THICKNESS	0
DIELECTRIC	0.000000
COST	0
}
LAYER	5
{
LAYER_NAME	Layer_5
LAYER_TYPE	UNASSIGNED
PLANE	NONE
ROUTING_DIRECTION	NO_PREFERENCE
VISIBLE	Y
SELECTABLE	Y
ENABLED	Y
LAYER_THICKNESS	0
COPPER_THICKNESS	0
DIELECTRIC	0.000000
COST	0
}
LAYER	6
{
LAYER_NAME	Layer_6
LAYER_TYPE	UNASSIGNED
PLANE	NONE
ROUTING_DIRECTION	NO_PREFERENCE
VISIBLE	Y
SELECTABLE	Y
ENABLED	Y
LAYER_THICKNESS	0
COPPER_THICKNESS	0
DIELECTRIC	0.000000
COST	0
}
LAYER	7
{
LAYER_NAME	Layer_7
LAYER_TYPE	UNASSIGNED
PLANE	NONE
ROUTING_DIRECTION	NO_PREFERENCE
VISIBLE	Y
SELECTABLE	Y
ENABLED	Y
LAYER_THICKNESS	0
COPPER_THICKNESS	0
DIELECTRIC	0.000000
COST	0
}
LAYER	8
{
LAYER_NAME	Layer_8
LAYER_TYPE	UNASSIGNED
PLANE	NONE
ROUTING_DIRECTION	NO_PREFERENCE
VISIBLE	Y
SELECTABLE	Y
ENABLED	Y
LAYER_THICKNESS	0
COPPER_THICKNESS	0
DIELECTRIC	0.000000
COST	0
}
LAYER	9
{
LAYER_NAME	Layer_9
LAYER_TYPE	UNASSIGNED
PLANE	NONE
ROUTING_DIRECTION	NO_PREFERENCE
VISIBLE	Y
SELECTABLE	Y
ENABLED	Y
LAYER_THICKNESS	0
COPPER_THICKNESS	0
DIELECTRIC	0.000000
COST	0
}
LAYER	10
{
LAYER_NAME	Layer_10
LAYER_TYPE	UNASSIGNED
PLANE	NONE
ROUTING_DIRECTION	NO_PREFERENCE
VISIBLE	Y
SELECTABLE	Y
ENABLED	Y
LAYER_THICKNESS	0
COPPER_THICKNESS	0
DIELECTRIC	0.000000
COST	0
}
LAYER	11
{
LAYER_NAME	Layer_11
LAYER_TYPE	UNASSIGNED
PLANE	NONE
ROUTING_DIRECTION	NO_PREFERENCE
VISIBLE	Y
SELECTABLE	Y
ENABLED	Y
LAYER_THICKNESS	0
COPPER_THICKNESS	0
DIELECTRIC	0.000000
COST	0
}
LAYER	12
{
LAYER_NAME	Layer_12
LAYER_TYPE	UNASSIGNED
PLANE	NONE
ROUTING_DIRECTION	NO_PREFERENCE
VISIBLE	Y
SELECTABLE	Y
ENABLED	Y
LAYER_THICKNESS	0
COPPER_THICKNESS	0
DIELECTRIC	0.000000
COST	0
}
LAYER	13
{
LAYER_NAME	Layer_13
LAYER_TYPE	UNASSIGNED
PLANE	NONE
ROUTING_DIRECTION	NO_PREFERENCE
VISIBLE	Y
SELECTABLE	Y
ENABLED	Y
LAYER_THICKNESS	0
COPPER_THICKNESS	0
DIELECTRIC	0.000000
COST	0
}
LAYER	14
{
LAYER_NAME	Layer_14
LAYER_TYPE	UNASSIGNED
PLANE	NONE
ROUTING_DIRECTION	NO_PREFERENCE
VISIBLE	Y
SELECTABLE	Y
ENABLED	Y
LAYER_THICKNESS	0
COPPER_THICKNESS	0
DIELECTRIC	0.000000
COST	0
}
LAYER	15
{
LAYER_NAME	Layer_15
LAYER_TYPE	UNASSIGNED
PLANE	NONE
ROUTING_DIRECTION	NO_PREFERENCE
VISIBLE	Y
SELECTABLE	Y
ENABLED	Y
LAYER_THICKNESS	0
COPPER_THICKNESS	0
DIELECTRIC	0.000000
COST	0
}
LAYER	16
{
LAYER_NAME	Layer_16
LAYER_TYPE	UNASSIGNED
PLANE	NONE
ROUTING_DIRECTION	NO_PREFERENCE
VISIBLE	Y
SELECTABLE	Y
ENABLED	Y
LAYER_THICKNESS	0
COPPER_THICKNESS	0
DIELECTRIC	0.000000
COST	0
}
LAYER	17
{
LAYER_NAME	Layer_17
LAYER_TYPE	UNASSIGNED
PLANE	NONE
ROUTING_DIRECTION	NO_PREFERENCE
VISIBLE	Y
SELECTABLE	Y
ENABLED	Y
LAYER_THICKNESS	0
COPPER_THICKNESS	0
DIELECTRIC	0.000000
COST	0
}
LAYER	18
{
LAYER_NAME	Layer_18
LAYER_TYPE	UNASSIGNED
PLANE	NONE
ROUTING_DIRECTION	NO_PREFERENCE
VISIBLE	Y
SELECTABLE	Y
ENABLED	Y
LAYER_THICKNESS	0
COPPER_THICKNESS	0
DIELECTRIC	0.000000
COST	0
}
LAYER	19
{
LAYER_NAME	Layer_19
LAYER_TYPE	UNASSIGNED
PLANE	NONE
ROUTING_DIRECTION	NO_PREFERENCE
VISIBLE	Y
SELECTABLE	Y
ENABLED	Y
LAYER_THICKNESS	0
COPPER_THICKNESS	0
DIELECTRIC	0.000000
COST	0
}
LAYER	20
{
LAYER_NAME	Layer_20
LAYER_TYPE	UNASSIGNED
PLANE	NONE
ROUTING_DIRECTION	NO_PREFERENCE
VISIBLE	Y
SELECTABLE	Y
ENABLED	Y
LAYER_THICKNESS	0
COPPER_THICKNESS	0
DIELECTRIC	0.000000
COST	0
}
LAYER	21
{
LAYER_NAME	Solder Mask Top
LAYER_TYPE	SOLDER_MASK
PLANE	NONE
ROUTING_DIRECTION	NO_PREFERENCE
VISIBLE	Y
SELECTABLE	Y
ENABLED	Y
LAYER_THICKNESS	0
COPPER_THICKNESS	0
DIELECTRIC	0.000000
COST	0
}
LAYER	22
{
LAYER_NAME	Paste Mask Bottom
LAYER_TYPE	PASTE_MASK
PLANE	NONE
ROUTING_DIRECTION	NO_PREFERENCE
VISIBLE	Y
SELECTABLE	Y
ENABLED	Y
LAYER_THICKNESS	0
COPPER_THICKNESS	0
DIELECTRIC	0.000000
COST	0
}
LAYER	23
{
LAYER_NAME	Paste Mask Top
LAYER_TYPE	PASTE_MASK
PLANE	NONE
ROUTING_DIRECTION	NO_PREFERENCE
VISIBLE	Y
SELECTABLE	Y
ENABLED	Y
LAYER_THICKNESS	0
COPPER_THICKNESS	0
DIELECTRIC	0.000000
COST	0
}
LAYER	24
{
LAYER_NAME	Drill Drawing
LAYER_TYPE	DRILL
PLANE	NONE
ROUTING_DIRECTION	NO_PREFERENCE
VISIBLE	Y
SELECTABLE	Y
ENABLED	Y
LAYER_THICKNESS	0
COPPER_THICKNESS	0
DIELECTRIC	0.000000
COST	0
}
LAYER	25
{
LAYER_NAME	Layer_25
LAYER_TYPE	UNASSIGNED
PLANE	NONE
ROUTING_DIRECTION	NO_PREFERENCE
VISIBLE	Y
SELECTABLE	Y
ENABLED	Y
LAYER_THICKNESS	0
COPPER_THICKNESS	0
DIELECTRIC	0.000000
COST	0
}
LAYER	26
{
LAYER_NAME	Silkscreen Top
LAYER_TYPE	SILK_SCREEN
PLANE	NONE
ROUTING_DIRECTION	NO_PREFERENCE
VISIBLE	Y
SELECTABLE	Y
ENABLED	Y
LAYER_THICKNESS	0
COPPER_THICKNESS	0
DIELECTRIC	0.000000
COST	0
}
LAYER	27
{
LAYER_NAME	Assembly Drawing Top
LAYER_TYPE	ASSEMBLY
PLANE	NONE
ROUTING_DIRECTION	NO_PREFERENCE
VISIBLE	Y
SELECTABLE	Y
ENABLED	Y
LAYER_THICKNESS	0
COPPER_THICKNESS	0
DIELECTRIC	0.000000
COST	0
}
LAYER	28
{
LAYER_NAME	Solder Mask Bottom
LAYER_TYPE	SOLDER_MASK
PLANE	NONE
ROUTING_DIRECTION	NO_PREFERENCE
VISIBLE	Y
SELECTABLE	Y
ENABLED	Y
LAYER_THICKNESS	0
COPPER_THICKNESS	0
DIELECTRIC	0.000000
COST	0
}
LAYER	29
{
LAYER_NAME	Silkscreen Bottom
LAYER_TYPE	SILK_SCREEN
PLANE	NONE
ROUTING_DIRECTION	NO_PREFERENCE
VISIBLE	Y
SELECTABLE	Y
ENABLED	Y
LAYER_THICKNESS	0
COPPER_THICKNESS	0
DIELECTRIC	0.000000
COST	0
}
LAYER	30
{
LAYER_NAME	Assembly Drawing Bottom
LAYER_TYPE	ASSEMBLY
PLANE	NONE
ROUTING_DIRECTION	NO_PREFERENCE
VISIBLE	Y
SELECTABLE	Y
ENABLED	Y
LAYER_THICKNESS	0
COPPER_THICKNESS	0
DIELECTRIC	0.000000
COST	0
}
}
*REMARK*    PARENT_KEYWORD PARENT_VALUE
*REMARK*  [ { 
*REMARK*       CHILD_KEYWORD CHILD_VALUE
*REMARK*     [ CHILD_KEYWORD CHILD_VALUE
*REMARK*     [ { 
*REMARK*          GRAND_CHILD_KEYWORD GRAND_CHILD_VALUE [...] 
*REMARK*       } ]] 
*REMARK*    } ] 

RULES_SECTION	MILS
{
NET_CLASS	DATA
DESIGN	RULES
{
RULE_SET	(1)
{
FOR	:
{
DEFAULT	:
}
AGAINST	:
{
DEFAULT	:
}
LAYER	0
CLEARANCE_RULE	:
{
TRACK_TO_TRACK	6
VIA_TO_TRACK	6
VIA_TO_VIA	6
PAD_TO_TRACK	6
PAD_TO_VIA	6
PAD_TO_PAD	6
SMD_TO_TRACK	6
SMD_TO_VIA	6
SMD_TO_PAD	6
SMD_TO_SMD	6
COPPER_TO_TRACK	6
COPPER_TO_VIA	6
COPPER_TO_PAD	6
COPPER_TO_SMD	6
COPPER_TO_COPPER	6
TEXT_TO_TRACK	6
TEXT_TO_VIA	6
TEXT_TO_PAD	6
TEXT_TO_SMD	6
OUTLINE_TO_TRACK	6
OUTLINE_TO_VIA	6
OUTLINE_TO_PAD	6
OUTLINE_TO_SMD	6
OUTLINE_TO_COPPER	6
DRILL_TO_TRACK	6
DRILL_TO_VIA	6
DRILL_TO_PAD	6
DRILL_TO_SMD	6
DRILL_TO_COPPER	6
SAME_NET_SMD_TO_VIA	6
SAME_NET_SMD_TO_CRN	6
SAME_NET_VIA_TO_VIA	6
SAME_NET_PAD_TO_CRN	6
MIN_TRACK_WIDTH	6
REC_TRACK_WIDTH	6
MAX_TRACK_WIDTH	6
DRILL_TO_DRILL	6
BODY_TO_BODY	6
SAME_NET_TRACK_TO_CRN	6
}
}
RULE_SET	(2)
{
FOR	:
{
DEFAULT	:
}
AGAINST	:
{
DEFAULT	:
}
LAYER	0
ROUTE_RULE	:
{
LENGTH_MINIMIZATION_TYPE	1
TRACE_SHARE	Y
VIA_SHARE	Y
AUTO_ROUTE	Y
RIPUP	Y
SHOVE	Y
ROUTE_PRIORITY	3
MAX_NUMBER_OF_VIAS	-1
VALID_LAYER	1
VALID_LAYER	2
VALID_VIA_TYPE	*USE_CURRENT*
}
}
RULE_SET	(3)
{
FOR	:
{
DEFAULT	:
}
AGAINST	:
{
DEFAULT	:
}
LAYER	0
HIGH_SPEED_RULE	:
{
MIN_LENGTH	0
MAX_LENGTH	50000
STUB_LENGTH	0
PARALLEL_LENGTH	1000
PARALLEL_GAP	200
TANDEM_LENGTH	1000
TANDEM_GAP	200
MIN_DELAY	0.000000
MAX_DELAY	10.000000
MIN_CAPACITANCE	0.000000
MAX_CAPACITANCE	10.000000
MIN_IMPEDANCE	50.000000
MAX_IMPEDANCE	150.000000
SHIELD_NET	*
SHIELD_GAP	200
MATCH_LENGTH_TOLERANCE	200
}
}
}
}

*MISC*      MISCELLANEOUS PARAMETERS

ATTRIBUTE VALUES
{
PART J2
{
"Author" JA
"Serial Number" 48
"url" Y:\\padspwr\pdf\VAMK_CON\TM_BLOCK3P.pdf
"Description" Socket, Power Terminal Block, 2 way
"Value" Socket, Power Terminal Block, 2 way
"Part Code" TM_BLOCK/3P
"Storing Location" 3.10.4.2
"Manufacturer #1" 
"Order Number Elfa" 
"Order Number Farnell" 304-4890
}
PART J3
{
"Author" JA
"Serial Number" 47
"url" Y:\\padspwr\pdf\VAMK_CON\TM_BLOCK2P.pdf
"Description" Socket, Power Terminal Block, 3 way
"Value" Socket, Power Terminal Block, 3 way
"Part Code" TM_BLOCK/2P
"Storing Location" 3.10.4.1
"Manufacturer #1" 
"Order Number Elfa" 
"Order Number Farnell" 304-4889
}
PART R1
{
"Tolerance" +-1%
"Modified" 1.9.2004
"Order Number Farnell" 
"Order Number Elfa" 60-732-82
"Author" JA
"Serial Number" 94
"url" Y:\\padspwr\pdf\VAMK_R\MFR_E24_0W6.pdf
"Description" Precision Metal Film Resistor
"Value" 7.5k
"Part Code" 7.5k/1%/0.6W
"Storing Location" 1.8.4.1
"Manufacturer #1" Firstronics
}
PART J1
{
"Author" JA
"Serial Number" 27
"url" Y:\\padspwr\pdf\VAMK_CON\ROW_VERT1XX.pdf
"Description" Plug, Vertical Row Header
"Value" Plug, Vertical Row Header
"Part Code" ROW_VERT/1X6
"Storing Location" 3.9.4.X
"Manufacturer #1" 
"Order Number Elfa" 
"Order Number Farnell" 329-1807
}
PART J4
{
"Author" JA
"Serial Number" 29
"url" Y:\\padspwr\pdf\VAMK_CON\ROW_VERT1XX.pdf
"Description" Plug, Vertical Row Header
"Value" Plug, Vertical Row Header
"Part Code" ROW_VERT/1X8
"Storing Location" 3.10.1.X
"Manufacturer #1" 
"Order Number Elfa" 
"Order Number Farnell" 329-1807
}
PART J5
{
"Author" JA
"Serial Number" 29
"url" Y:\\padspwr\pdf\VAMK_CON\ROW_VERT1XX.pdf
"Description" Plug, Vertical Row Header
"Value" Plug, Vertical Row Header
"Part Code" ROW_VERT/1X8
"Storing Location" 3.10.1.X
"Manufacturer #1" 
"Order Number Elfa" 
"Order Number Farnell" 329-1807
}
PART C1
{
"Order Number Elfa" 65-736-87
"Order Number Farnell" 
"Storing Location" 2.4.4.2
"Tolerance" +-10%
"Voltage Rating" 50V
"Author" JA
"Modified" 17.11.2004
"url" Y:\\padspwr\pdf\VAMK_C\CER_X7R_C5_0.PDF
"Serial number" 32
"Description" Ceramic disc capacitor
"Value" 100n
"Part Code" 100NF/50V/CER
"Manufacturer #1" Kemet
}
PART C2
{
"Order Number Elfa" 65-736-87
"Order Number Farnell" 
"Storing Location" 2.4.4.2
"Tolerance" +-10%
"Voltage Rating" 50V
"Author" JA
"Modified" 17.11.2004
"url" Y:\\padspwr\pdf\VAMK_C\CER_X7R_C5_0.PDF
"Serial number" 32
"Description" Ceramic disc capacitor
"Value" 100n
"Part Code" 100NF/50V/CER
"Manufacturer #1" Kemet
}
PART C3
{
"Order Number Elfa" 65-736-87
"Order Number Farnell" 
"Storing Location" 2.4.4.2
"Tolerance" +-10%
"Voltage Rating" 50V
"Author" JA
"Modified" 17.11.2004
"url" Y:\\padspwr\pdf\VAMK_C\CER_X7R_C5_0.PDF
"Serial number" 32
"Description" Ceramic disc capacitor
"Value" 100n
"Part Code" 100NF/50V/CER
"Manufacturer #1" Kemet
}
PART C4
{
"Order Number Elfa" 67-013-95
"Order Number Farnell" 
"Storing Location" 2.6.3.1
"Tolerance" +-20%
"Voltage Rating" 50V
"Author" JA
"Modified" 17.11.2004
"url" Y:\\padspwr\pdf\VAMK_C\ELE_CX_X.PDF
"Serial number" 45
"Description" Aluminum electrolytic capacitor
"Value" 100u
"Part Code" 100UF/50V/ELE
"Manufacturer #1" Jamicon
}
PART J6
{
"Author" JA
"Serial Number" 28
"url" Y:\\padspwr\pdf\VAMK_CON\ROW_VERT1XX.pdf
"Description" Plug, Vertical Row Header
"Value" Plug, Vertical Row Header
"Part Code" ROW_VERT/1X7
"Storing Location" 3.9.4.X
"Manufacturer #1" 
"Order Number Elfa" 
"Order Number Farnell" 329-1807
}
}

*END*     OF ASCII OUTPUT FILE
