h:\documents\uma\ntu\_dissertation\opencl_exmplcode\sample\negative\vcproj\intel\intel\debug\vc120.pdb
h:\documents\uma\ntu\_dissertation\opencl_exmplcode\sample\negative\vcproj\intel\intel\debug\vc120.idb
h:\documents\uma\ntu\_dissertation\opencl_exmplcode\sample\negative\vcproj\intel\intel\debug\fft.obj
h:\documents\uma\ntu\_dissertation\opencl_exmplcode\sample\test\vcproj\intel\intel\debug\vc120.pdb
h:\documents\uma\ntu\_dissertation\opencl_exmplcode\sample\test\vcproj\intel\intel\debug\vc120.idb
h:\documents\uma\ntu\_dissertation\opencl_exmplcode\sample\test\vcproj\intel\intel\debug\fft.obj
h:\documents\uma\ntu\_dissertation\opencl_exmplcode\sample\negative\intel.ilk
h:\documents\uma\ntu\_dissertation\opencl_exmplcode\sample\negative\intel.exe
h:\documents\uma\ntu\_dissertation\opencl_exmplcode\sample\negative\intel.pdb
h:\documents\uma\ntu\_dissertation\opencl_exmplcode\sample\test\intel.ilk
h:\documents\uma\ntu\_dissertation\opencl_exmplcode\sample\test\intel.exe
h:\documents\uma\ntu\_dissertation\opencl_exmplcode\sample\test\intel.pdb
h:\documents\uma\ntu\_dissertation\opencl_exmplcode\sample\log_transform\vcproj\intel\intel\debug\fft.obj
h:\documents\uma\ntu\_dissertation\opencl_exmplcode\sample\log_transform\vcproj\intel\intel\debug\vc120.idb
h:\documents\uma\ntu\_dissertation\opencl_exmplcode\sample\log_transform\vcproj\intel\intel\debug\vc120.pdb
h:\documents\uma\ntu\_dissertation\opencl_exmplcode\sample\log_transform\vcproj\intel\\..\..\intel.pdb
h:\documents\uma\ntu\_dissertation\opencl_exmplcode\sample\log_transform\vcproj\intel\\..\..\intel.exe
h:\documents\uma\ntu\_dissertation\opencl_exmplcode\sample\log_transform\vcproj\intel\\..\..\intel.ilk
h:\documents\uma\ntu\_dissertation\opencl_exmplcode\sample\log_transform\vcproj\intel\intel\debug\intel.tlog\cl.command.1.tlog
h:\documents\uma\ntu\_dissertation\opencl_exmplcode\sample\log_transform\vcproj\intel\intel\debug\intel.tlog\cl.read.1.tlog
h:\documents\uma\ntu\_dissertation\opencl_exmplcode\sample\log_transform\vcproj\intel\intel\debug\intel.tlog\cl.write.1.tlog
h:\documents\uma\ntu\_dissertation\opencl_exmplcode\sample\log_transform\vcproj\intel\intel\debug\intel.tlog\link.command.1.tlog
h:\documents\uma\ntu\_dissertation\opencl_exmplcode\sample\log_transform\vcproj\intel\intel\debug\intel.tlog\link.read.1.tlog
h:\documents\uma\ntu\_dissertation\opencl_exmplcode\sample\log_transform\vcproj\intel\intel\debug\intel.tlog\link.write.1.tlog
