Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (lin64) Build 5076996 Wed May 22 18:36:09 MDT 2024
| Date         : Fri Aug 30 14:22:50 2024
| Host         : ubuntu-machine running 64-bit Ubuntu 22.04.4 LTS
| Command      : report_utilization -hierarchical -file arty_a7_utilization_hierarchical_place.rpt
| Design       : arty_a7
| Device       : xc7a35ticsg324-1L
| Speed File   : -1L
| Design State : Fully Placed
---------------------------------------------------------------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. Utilization by Hierarchy

1. Utilization by Hierarchy
---------------------------

+---------------------------------------------------------------------------------------+---------------------------------------------------------------------------------+------------+------------+---------+------+------+--------+--------+------------+
|                                        Instance                                       |                                      Module                                     | Total LUTs | Logic LUTs | LUTRAMs | SRLs |  FFs | RAMB36 | RAMB18 | DSP Blocks |
+---------------------------------------------------------------------------------------+---------------------------------------------------------------------------------+------------+------------+---------+------+------+--------+--------+------------+
| arty_a7                                                                               |                                                                           (top) |      10990 |      10374 |     610 |    6 | 9841 |     24 |     25 |          8 |
|   (arty_a7)                                                                           |                                                                           (top) |       2093 |       1945 |     144 |    4 | 2598 |     20 |     17 |          0 |
|   VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood     | VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood |       8914 |       8446 |     466 |    2 | 7243 |      4 |      8 |          8 |
|     (VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood) | VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood |        135 |        135 |       0 |    0 | 1388 |      0 |      0 |          0 |
|     bufferCC_5                                                                        |                                                                        BufferCC |          1 |          1 |       0 |    0 |    2 |      0 |      0 |          0 |
|     bufferCC_6                                                                        |                                                                      BufferCC_1 |          0 |          0 |       0 |    0 |    2 |      0 |      0 |          0 |
|     bufferCC_7                                                                        |                                                                      BufferCC_2 |          0 |          0 |       0 |    0 |    2 |      0 |      0 |          0 |
|     bufferCC_8                                                                        |                                                                      BufferCC_3 |          1 |          1 |       0 |    0 |    2 |      0 |      0 |          0 |
|     clintWishboneBridge_logic_bridge                                                  |                                                                   WishboneToBmb |          0 |          0 |       0 |    0 |    1 |      0 |      0 |          0 |
|     clint_logic                                                                       |                                                                        BmbClint |        157 |        157 |       0 |    0 |  229 |      0 |      0 |          0 |
|     cores_0_cpu_logic_cpu                                                             |                                                                        VexRiscv |       2732 |       2686 |      46 |    0 | 2269 |      2 |      4 |          4 |
|       (cores_0_cpu_logic_cpu)                                                         |                                                                        VexRiscv |       1249 |       1205 |      44 |    0 | 1958 |      0 |      1 |          4 |
|       IBusCachedPlugin_cache                                                          |                                                            InstructionCache_1_4 |        598 |        598 |       0 |    0 |   99 |      1 |      1 |          0 |
|       dataCache_2                                                                     |                                                                   DataCache_1_5 |        917 |        915 |       2 |    0 |  212 |      1 |      2 |          0 |
|         (dataCache_2)                                                                 |                                                                   DataCache_1_5 |        688 |        686 |       2 |    0 |  212 |      0 |      2 |          0 |
|         ways_0_data                                                                   |                                                                    Ram_1w_1rs_6 |        232 |        232 |       0 |    0 |    0 |      1 |      0 |          0 |
|     cores_1_cpu_logic_cpu                                                             |                                                                      VexRiscv_1 |       2980 |       2934 |      46 |    0 | 2302 |      2 |      4 |          4 |
|       (cores_1_cpu_logic_cpu)                                                         |                                                                      VexRiscv_1 |       1311 |       1267 |      44 |    0 | 1961 |      0 |      1 |          4 |
|       IBusCachedPlugin_cache                                                          |                                                              InstructionCache_1 |        666 |        666 |       0 |    0 |   99 |      1 |      1 |          0 |
|       dataCache_2                                                                     |                                                                     DataCache_1 |       1028 |       1026 |       2 |    0 |  242 |      1 |      2 |          0 |
|         (dataCache_2)                                                                 |                                                                     DataCache_1 |        777 |        775 |       2 |    0 |  242 |      0 |      2 |          0 |
|         ways_0_data                                                                   |                                                                      Ram_1w_1rs |        255 |        255 |       0 |    0 |    0 |      1 |      0 |          0 |
|     customDebug_debugBridge_bmb_decoder                                               |                                                                      BmbDecoder |         14 |         14 |       0 |    0 |   10 |      0 |      0 |          0 |
|     customDebug_debugBridge_logic_debugger                                            |                                                                  SystemDebugger |         28 |         26 |       0 |    2 |   72 |      0 |      0 |          0 |
|     customDebug_debugBridge_logic_jtagBridge                                          |                                                                 JtagBridgeNoTap |          2 |          2 |       0 |    0 |    6 |      0 |      0 |          0 |
|       flowCCUnsafeByToggle_1                                                          |                                                            FlowCCUnsafeByToggle |          2 |          2 |       0 |    0 |    6 |      0 |      0 |          0 |
|         (flowCCUnsafeByToggle_1)                                                      |                                                            FlowCCUnsafeByToggle |          2 |          2 |       0 |    0 |    4 |      0 |      0 |          0 |
|         inputArea_target_buffercc                                                     |                                                                      BufferCC_4 |          0 |          0 |       0 |    0 |    2 |      0 |      0 |          0 |
|     dBridge_logic                                                                     |                                                                 BmbToLiteDram_1 |       1086 |        898 |     188 |    0 |  239 |      0 |      0 |          0 |
|       (dBridge_logic)                                                                 |                                                                 BmbToLiteDram_1 |        136 |        136 |       0 |    0 |   40 |      0 |      0 |          0 |
|       cmdContext_fifo                                                                 |                                                                  StreamFifo_2_1 |         36 |         30 |       6 |    0 |   27 |      0 |      0 |          0 |
|       dBridge_logic_io_input_upSizer_io_output_unburstify                             |                                                                   BmbUnburstify |         48 |         48 |       0 |    0 |   34 |      0 |      0 |          0 |
|       io_input_upSizer                                                                |                                                                BmbUpSizerBridge |        158 |        158 |       0 |    0 |  114 |      0 |      0 |          0 |
|       io_output_rdata_fifo                                                            |                                                        StreamFifoLowLatency_2_2 |        386 |        300 |      86 |    0 |   12 |      0 |      0 |          0 |
|         fifo                                                                          |                                                                  StreamFifo_5_3 |        386 |        300 |      86 |    0 |   12 |      0 |      0 |          0 |
|       streamFifoLowLatency_3                                                          |                                                            StreamFifoLowLatency |        324 |        228 |      96 |    0 |   12 |      0 |      0 |          0 |
|         fifo                                                                          |                                                                    StreamFifo_4 |        324 |        228 |      96 |    0 |   12 |      0 |      0 |          0 |
|     dBusCoherent_bmb_arbiter                                                          |                                                                    BmbArbiter_1 |        100 |        100 |       0 |    0 |   18 |      0 |      0 |          0 |
|       (dBusCoherent_bmb_arbiter)                                                      |                                                                    BmbArbiter_1 |         17 |         17 |       0 |    0 |   15 |      0 |      0 |          0 |
|       memory_arbiter                                                                  |                                                                 StreamArbiter_1 |         83 |         83 |       0 |    0 |    3 |      0 |      0 |          0 |
|     dBusNonCoherent_bmb_decoder                                                       |                                                            BmbDecoderOutOfOrder |        359 |        267 |      92 |    0 |  284 |      0 |      0 |          0 |
|       (dBusNonCoherent_bmb_decoder)                                                   |                                                            BmbDecoderOutOfOrder |         43 |         43 |       0 |    0 |  179 |      0 |      0 |          0 |
|       portsLogic_0_rspFifo                                                            |                                             StreamFifoMultiChannelSharedSpace_1 |        122 |         94 |      28 |    0 |   39 |      0 |      0 |          0 |
|       portsLogic_1_rspFifo                                                            |                                           StreamFifoMultiChannelSharedSpace_1_0 |         84 |         56 |      28 |    0 |   39 |      0 |      0 |          0 |
|       sourceOrderingFifo                                                              |                                               StreamFifoMultiChannelSharedSpace |        113 |         77 |      36 |    0 |   27 |      0 |      0 |          0 |
|     iArbiter_bmb_arbiter                                                              |                                                                      BmbArbiter |         17 |         17 |       0 |    0 |    3 |      0 |      0 |          0 |
|       memory_arbiter                                                                  |                                                                 StreamArbiter_4 |         17 |         17 |       0 |    0 |    3 |      0 |      0 |          0 |
|     iArbiter_bmb_decoder                                                              |                                                                    BmbDecoder_1 |         34 |         34 |       0 |    0 |    9 |      0 |      0 |          0 |
|     iBridge_logic                                                                     |                                                                   BmbToLiteDram |        260 |        168 |      92 |    0 |  105 |      0 |      0 |          0 |
|       (iBridge_logic)                                                                 |                                                                   BmbToLiteDram |         51 |         51 |       0 |    0 |   35 |      0 |      0 |          0 |
|       cmdContext_fifo                                                                 |                                                                    StreamFifo_2 |         30 |         24 |       6 |    0 |   27 |      0 |      0 |          0 |
|       iBridge_logic_io_input_upSizer_io_output_unburstify                             |                                                                 BmbUnburstify_1 |         47 |         47 |       0 |    0 |   28 |      0 |      0 |          0 |
|       io_input_upSizer                                                                |                                                              BmbUpSizerBridge_1 |          3 |          3 |       0 |    0 |    3 |      0 |      0 |          0 |
|       io_output_rdata_fifo                                                            |                                                          StreamFifoLowLatency_2 |        130 |         44 |      86 |    0 |   12 |      0 |      0 |          0 |
|         fifo                                                                          |                                                                    StreamFifo_5 |        130 |         44 |      86 |    0 |   12 |      0 |      0 |          0 |
|     peripheralBridge_bmb_arbiter                                                      |                                                                    BmbArbiter_2 |         38 |         38 |       0 |    0 |    3 |      0 |      0 |          0 |
|       memory_arbiter                                                                  |                                                                   StreamArbiter |         38 |         38 |       0 |    0 |    3 |      0 |      0 |          0 |
|     peripheralBridge_logic                                                            |                                                                   BmbToWishbone |        788 |        788 |       0 |    0 |  115 |      0 |      0 |          0 |
|     plicWishboneBridge_logic_bridge                                                   |                                                                 WishboneToBmb_1 |          0 |          0 |       0 |    0 |    1 |      0 |      0 |          0 |
|     smp_exclusiveMonitor_logic                                                        |                                                             BmbExclusiveMonitor |        175 |        175 |       0 |    0 |  159 |      0 |      0 |          0 |
|       (smp_exclusiveMonitor_logic)                                                    |                                                             BmbExclusiveMonitor |         86 |         86 |       0 |    0 |  153 |      0 |      0 |          0 |
|       logic_cmdArbiter                                                                |                                                                 StreamArbiter_3 |         20 |         20 |       0 |    0 |    3 |      0 |      0 |          0 |
|       logic_exclusiveReadArbiter                                                      |                                                                 StreamArbiter_2 |         72 |         72 |       0 |    0 |    3 |      0 |      0 |          0 |
|     smp_invalidationMonitor_logic_monitor                                             |                                                            BmbInvalidateMonitor |         17 |         15 |       2 |    0 |   22 |      0 |      0 |          0 |
|       (smp_invalidationMonitor_logic_monitor)                                         |                                                            BmbInvalidateMonitor |          4 |          4 |       0 |    0 |    5 |      0 |      0 |          0 |
|       rspLogic_rspToSyncFiltred_s2mPipe_fifo                                          |                                                                    StreamFifo_1 |         13 |         11 |       2 |    0 |   17 |      0 |      0 |          0 |
+---------------------------------------------------------------------------------------+---------------------------------------------------------------------------------+------------+------------+---------+------+------+--------+--------+------------+
* Note: The sum of lower-level cells may be larger than their parent cells total, due to cross-hierarchy LUT combining


