/home/runner/work/DLXEmu/DLXEmu/DLXEmu-App/DLXLib/src/Processor.cpp:
    1|       |#include "DLX/Processor.hpp"
    2|       |
    3|       |#include "DLX/FloatRegister.hpp"
    4|       |#include "DLX/InstructionInfo.hpp"
    5|       |#include "DLX/Parser.hpp"
    6|       |#include "DLX/RegisterNames.hpp"
    7|       |#include "DLX/StatusRegister.hpp"
    8|       |#include "Phi/Core/Log.hpp"
    9|       |#include "Phi/Core/Types.hpp"
   10|       |
   11|       |namespace dlx
   12|       |{
   13|       |    static phi::Boolean RegisterAccessTypeMatches(RegisterAccessType expected_access,
   14|       |                                                  RegisterAccessType access)
   15|      6|    {
   16|      6|        PHI_ASSERT(access == RegisterAccessType::Signed || access == RegisterAccessType::Unsigned ||
   17|      6|                   access == RegisterAccessType::Float || access == RegisterAccessType::Double);
   18|      6|
   19|      6|        switch (expected_access)
   20|      6|        {
   21|      0|            case RegisterAccessType::Ignored:
   22|      0|                return true;
   23|      0|            case RegisterAccessType::None:
   24|      0|                return false;
   25|      0|            case RegisterAccessType::MixedFloatDouble:
   26|      0|                return access == RegisterAccessType::Float || access == RegisterAccessType::Double;
   27|      6|            default:
   28|      6|                return expected_access == access;
   29|      6|        }
   30|      6|    }
   31|       |
   32|       |    Processor::Processor()
   33|       |        : m_MemoryBlock(1000u, 1000u)
   34|  26.1k|    {
   35|  26.1k|        // Mark R0 as ready only
   36|  26.1k|        m_IntRegisters.at(0).SetReadOnly(true);
   37|  26.1k|    }
   38|       |
   39|       |    IntRegister& Processor::GetIntRegister(IntRegisterID id)
   40|      2|    {
   41|      2|        PHI_ASSERT(id != IntRegisterID::None);
   42|      2|        std::underlying_type_t<IntRegisterID> id_value =
   43|      2|                static_cast<std::underlying_type_t<IntRegisterID>>(id);
   44|      2|
   45|      2|        PHI_ASSERT(id_value >= 0 && id_value <= 31);
   46|      2|
   47|      2|        return m_IntRegisters.at(id_value);
   48|      2|    }
   49|       |
   50|       |    const IntRegister& Processor::GetIntRegister(IntRegisterID id) const
   51|      4|    {
   52|      4|        PHI_ASSERT(id != IntRegisterID::None);
   53|      4|        std::underlying_type_t<IntRegisterID> id_value =
   54|      4|                static_cast<std::underlying_type_t<IntRegisterID>>(id);
   55|      4|
   56|      4|        PHI_ASSERT(id_value >= 0 && id_value <= 31);
   57|      4|
   58|      4|        return m_IntRegisters.at(id_value);
   59|      4|    }
   60|       |
   61|       |    phi::i32 Processor::IntRegisterGetSignedValue(IntRegisterID id) const
   62|      2|    {
   63|      2|        if (!RegisterAccessTypeMatches(m_CurrentInstructionAccessType, RegisterAccessType::Signed))
   64|      0|        {
   65|      0|            PHI_LOG_WARN("Mismatch for instruction access type");
   66|      0|        }
   67|      2|
   68|      2|        return GetIntRegister(id).GetSignedValue();
   69|      2|    }
   70|       |
   71|       |    phi::u32 Processor::IntRegisterGetUnsignedValue(IntRegisterID id) const
   72|      2|    {
   73|      2|        if (!RegisterAccessTypeMatches(m_CurrentInstructionAccessType,
   74|      2|                                       RegisterAccessType::Unsigned))
   75|      0|        {
   76|      0|            PHI_LOG_WARN("Mismatch for instruction access type");
   77|      0|        }
   78|      2|
   79|      2|        return GetIntRegister(id).GetUnsignedValue();
   80|      2|    }
   81|       |
   82|       |    void Processor::IntRegisterSetSignedValue(IntRegisterID id, phi::i32 value)
   83|      1|    {
   84|      1|        if (!RegisterAccessTypeMatches(m_CurrentInstructionAccessType, RegisterAccessType::Signed))
   85|      0|        {
   86|      0|            PHI_LOG_WARN("Mismatch for instruction access type");
   87|      0|        }
   88|      1|
   89|      1|        IntRegister& reg = GetIntRegister(id);
   90|      1|
   91|      1|        if (reg.IsReadOnly())
   92|      0|        {
   93|      0|            return;
   94|      0|        }
   95|      1|
   96|      1|        reg.SetSignedValue(value);
   97|      1|    }
   98|       |
   99|       |    void Processor::IntRegisterSetUnsignedValue(IntRegisterID id, phi::u32 value)
  100|      1|    {
  101|      1|        if (!RegisterAccessTypeMatches(m_CurrentInstructionAccessType,
  102|      1|                                       RegisterAccessType::Unsigned))
  103|      0|        {
  104|      0|            PHI_LOG_WARN("Mismatch for instruction access type");
  105|      0|        }
  106|      1|
  107|      1|        IntRegister& reg = GetIntRegister(id);
  108|      1|
  109|      1|        if (reg.IsReadOnly())
  110|      0|        {
  111|      0|            return;
  112|      0|        }
  113|      1|
  114|      1|        reg.SetUnsignedValue(value);
  115|      1|    }
  116|       |
  117|       |    FloatRegister& Processor::GetFloatRegister(FloatRegisterID id)
  118|      0|    {
  119|      0|        PHI_ASSERT(id != FloatRegisterID::None);
  120|      0|        std::underlying_type_t<FloatRegisterID> id_value =
  121|      0|                static_cast<std::underlying_type_t<FloatRegisterID>>(id);
  122|      0|
  123|      0|        PHI_ASSERT(id_value >= 0 && id_value <= 31);
  124|      0|
  125|      0|        return m_FloatRegisters.at(id_value);
  126|      0|    }
  127|       |
  128|       |    const FloatRegister& Processor::GetFloatRegister(FloatRegisterID id) const
  129|      0|    {
  130|      0|        PHI_ASSERT(id != FloatRegisterID::None);
  131|      0|        std::underlying_type_t<FloatRegisterID> id_value =
  132|      0|                static_cast<std::underlying_type_t<FloatRegisterID>>(id);
  133|      0|
  134|      0|        PHI_ASSERT(id_value >= 0 && id_value <= 31);
  135|      0|
  136|      0|        return m_FloatRegisters.at(id_value);
  137|      0|    }
  138|       |
  139|       |    [[nodiscard]] phi::f32 Processor::FloatRegisterGetFloatValue(FloatRegisterID id) const
  140|      0|    {
  141|      0|        if (!RegisterAccessTypeMatches(m_CurrentInstructionAccessType, RegisterAccessType::Float))
  142|      0|        {
  143|      0|            PHI_LOG_WARN("Mismatch for instruction access type");
  144|      0|        }
  145|      0|
  146|      0|        const FloatRegister& reg = GetFloatRegister(id);
  147|      0|
  148|      0|        return reg.GetValue();
  149|      0|    }
  150|       |
  151|       |    [[nodiscard]] phi::f64 Processor::FloatRegisterGetDoubleValue(FloatRegisterID id)
  152|      0|    {
  153|      0|        if (!RegisterAccessTypeMatches(m_CurrentInstructionAccessType, RegisterAccessType::Double))
  154|      0|        {
  155|      0|            PHI_LOG_WARN("Mismatch for instruction access type");
  156|      0|        }
  157|      0|
  158|      0|        if (id == FloatRegisterID::F31)
  159|      0|        {
  160|      0|            Raise(Exception::RegisterOutOfBounds);
  161|      0|            return phi::f64(0.0);
  162|      0|        }
  163|      0|
  164|      0|        const FloatRegister& first_reg = GetFloatRegister(id);
  165|      0|        const FloatRegister& second_reg =
  166|      0|                GetFloatRegister(static_cast<FloatRegisterID>(static_cast<std::size_t>(id) + 1));
  167|      0|
  168|      0|        const float first_value  = first_reg.GetValue().get();
  169|      0|        const float second_value = second_reg.GetValue().get();
  170|      0|
  171|      0|        const std::uint32_t first_value_bits =
  172|      0|                *reinterpret_cast<const std::uint32_t*>(&first_value);
  173|      0|        const std::uint32_t second_value_bits =
  174|      0|                *reinterpret_cast<const std::uint32_t*>(&second_value);
  175|      0|
  176|      0|        std::uint64_t final_value_bits =
  177|      0|                static_cast<std::uint64_t>(second_value_bits) << 32u | first_value_bits;
  178|      0|
  179|      0|        return *reinterpret_cast<double*>(&final_value_bits);
  180|      0|    }
  181|       |
  182|       |    void Processor::FloatRegisterSetFloatValue(FloatRegisterID id, phi::f32 value)
  183|      0|    {
  184|      0|        if (!RegisterAccessTypeMatches(m_CurrentInstructionAccessType, RegisterAccessType::Float))
  185|      0|        {
  186|      0|            PHI_LOG_WARN("Mismatch for instruction access type");
  187|      0|        }
  188|      0|
  189|      0|        FloatRegister& reg = GetFloatRegister(id);
  190|      0|
  191|      0|        reg.SetValue(value);
  192|      0|    }
  193|       |
  194|       |    void Processor::FloatRegisterSetDoubleValue(FloatRegisterID id, phi::f64 value)
  195|      0|    {
  196|      0|        if (!RegisterAccessTypeMatches(m_CurrentInstructionAccessType, RegisterAccessType::Double))
  197|      0|        {
  198|      0|            PHI_LOG_WARN("Mismatch for instruction access type");
  199|      0|        }
  200|      0|
  201|      0|        if (id == FloatRegisterID::F31)
  202|      0|        {
  203|      0|            Raise(Exception::RegisterOutOfBounds);
  204|      0|            return;
  205|      0|        }
  206|      0|
  207|      0|        const constexpr std::uint64_t first_32_bits  = 0b11111111'11111111'11111111'11111111;
  208|      0|        const constexpr std::uint64_t second_32_bits = first_32_bits << 32u;
  209|      0|
  210|      0|        double              value_raw  = value.get();
  211|      0|        const std::uint64_t value_bits = *reinterpret_cast<std::uint64_t*>(&value_raw);
  212|      0|
  213|      0|        const std::uint32_t first_bits  = value_bits & first_32_bits;
  214|      0|        const std::uint32_t second_bits = (value_bits & second_32_bits) >> 32u;
  215|      0|
  216|      0|        const float first_value  = *reinterpret_cast<const float*>(&first_bits);
  217|      0|        const float second_value = *reinterpret_cast<const float*>(&second_bits);
  218|      0|
  219|      0|        FloatRegister& first_reg = GetFloatRegister(id);
  220|      0|        FloatRegister& second_reg =
  221|      0|                GetFloatRegister(static_cast<FloatRegisterID>(static_cast<std::size_t>(id) + 1));
  222|      0|
  223|      0|        first_reg.SetValue(first_value);
  224|      0|        second_reg.SetValue(second_value);
  225|      0|    }
  226|       |
  227|       |    StatusRegister& Processor::GetFPSR()
  228|      0|    {
  229|      0|        return m_FPSR;
  230|      0|    }
  231|       |
  232|       |    const StatusRegister& Processor::GetFPSR() const
  233|      0|    {
  234|      0|        return m_FPSR;
  235|      0|    }
  236|       |
  237|       |    phi::Boolean Processor::GetFPSRValue() const
  238|      0|    {
  239|      0|        const StatusRegister& status_reg = GetFPSR();
  240|      0|
  241|      0|        return status_reg.Get();
  242|      0|    }
  243|       |
  244|       |    void Processor::SetFPSRValue(phi::Boolean value)
  245|      0|    {
  246|      0|        StatusRegister& status_reg = GetFPSR();
  247|      0|
  248|      0|        status_reg.SetStatus(value);
  249|      0|    }
  250|       |
  251|       |    void Processor::ExecuteInstruction(const Instruction& inst)
  252|    132|    {
  253|    132|        m_CurrentInstructionAccessType = inst.GetInfo().GetRegisterAccessType();
  254|    132|
  255|    132|        inst.Execute(*this);
  256|    132|    }
  257|       |
  258|       |    void Processor::LoadProgram(ParsedProgram& programm)
  259|  26.1k|    {
  260|  26.1k|        m_CurrentProgram = &programm;
  261|  26.1k|
  262|  26.1k|        m_ProgramCounter               = 0u;
  263|  26.1k|        m_Halted                       = false;
  264|  26.1k|        m_CurrentInstructionAccessType = RegisterAccessType::Ignored;
  265|  26.1k|    }
  266|       |
  267|       |    phi::ObserverPtr<ParsedProgram> Processor::GetCurrentProgramm() const noexcept
  268|      2|    {
  269|      2|        return m_CurrentProgram;
  270|      2|    }
  271|       |
  272|       |    void Processor::ExecuteCurrentProgram()
  273|  26.1k|    {
  274|  26.1k|        PHI_ASSERT(m_CurrentProgram);
  275|  26.1k|
  276|  26.1k|        // Don't execute a program with parsing errors
  277|  26.1k|        if (!m_CurrentProgram->m_ParseErrors.empty())
  278|  16.9k|        {
  279|  16.9k|            return;
  280|  16.9k|        }
  281|  9.25k|
  282|  9.25k|        m_ProgramCounter      = 0u;
  283|  9.25k|        m_Halted              = false;
  284|  9.25k|        m_LastRaisedException = Exception::None;
  285|  9.25k|
  286|  9.25k|        phi::usize StepCount{0u};
  287|  9.25k|
  288|  9.39k|        while (m_ProgramCounter < m_CurrentProgram->m_Instructions.size() && !m_Halted &&
  289|  9.39k|               (m_MaxNumberOfSteps != 0u && StepCount < m_MaxNumberOfSteps))
  290|    132|        {
  291|    132|            m_NextProgramCounter = m_ProgramCounter + 1u;
  292|    132|
  293|    132|            const auto& current_instruction =
  294|    132|                    m_CurrentProgram->m_Instructions.at(m_ProgramCounter.get());
  295|    132|            ExecuteInstruction(current_instruction);
  296|    132|
  297|    132|            m_ProgramCounter = m_NextProgramCounter;
  298|    132|
  299|    132|            ++StepCount;
  300|    132|        }
  301|  9.25k|    }
  302|       |
  303|       |    void Processor::ClearRegisters()
  304|  26.1k|    {
  305|  26.1k|        for (auto& reg : m_IntRegisters)
  306|   837k|        {
  307|   837k|            reg.SetSignedValue(0);
  308|   837k|        }
  309|  26.1k|
  310|  26.1k|        for (auto& reg : m_FloatRegisters)
  311|   837k|        {
  312|   837k|            reg.SetValue(0.0f);
  313|   837k|        }
  314|  26.1k|
  315|  26.1k|        m_FPSR.SetStatus(false);
  316|  26.1k|    }
  317|       |
  318|       |    void Processor::ClearMemory()
  319|  26.1k|    {
  320|  26.1k|        m_MemoryBlock.Clear();
  321|  26.1k|    }
  322|       |
  323|       |    void Processor::Raise(Exception exception)
  324|    124|    {
  325|    124|        PHI_ASSERT(exception != Exception::None, "Cannot raise None exception");
  326|    124|
  327|    124|        m_LastRaisedException = exception;
  328|    124|
  329|    124|        switch (exception)
  330|    124|        {
  331|      0|            case Exception::None:
  332|      0|                PHI_ASSERT_NOT_REACHED();
  333|      0|                return;
  334|      0|            case Exception::DivideByZero:
  335|      0|                m_Halted = true;
  336|      0|                PHI_LOG_ERROR("Division through zero");
  337|      0|                return;
  338|      0|            case Exception::Overflow:
  339|      0|                PHI_LOG_WARN("Overflow");
  340|      0|                return;
  341|      0|            case Exception::Underflow:
  342|      0|                PHI_LOG_WARN("Underflow");
  343|      0|                return;
  344|      0|            case Exception::Trap:
  345|      0|                m_Halted = true;
  346|      0|                PHI_LOG_ERROR("Trapped");
  347|      0|                return;
  348|    122|            case Exception::Halt:
  349|    122|                m_Halted = true;
  350|    122|                return;
  351|      2|            case Exception::UnknownLabel:
  352|      2|                m_Halted = true;
  353|      2|                PHI_LOG_ERROR("Unknown label");
  354|      2|                return;
  355|      0|            case Exception::BadShift:
  356|      0|                PHI_LOG_ERROR("Bad shift");
  357|      0|                return;
  358|      0|            case Exception::AddressOutOfBounds:
  359|      0|                PHI_LOG_ERROR("Address out of bounds");
  360|      0|                m_Halted = true;
  361|      0|                return;
  362|      0|            case Exception::RegisterOutOfBounds:
  363|      0|                PHI_LOG_ERROR("Register out of bounds");
  364|      0|                m_Halted = true;
  365|      0|                return;
  366|      0|        }
  367|      0|
  368|      0|        PHI_ASSERT_NOT_REACHED();
  369|      0|    }
  370|       |
  371|       |    Exception Processor::GetLastRaisedException() const noexcept
  372|      0|    {
  373|      0|        return m_LastRaisedException;
  374|      0|    }
  375|       |
  376|       |    phi::Boolean Processor::IsHalted() const noexcept
  377|      0|    {
  378|      0|        return m_Halted;
  379|      0|    }
  380|       |
  381|       |    const MemoryBlock& Processor::GetMemory() const noexcept
  382|      0|    {
  383|      0|        return m_MemoryBlock;
  384|      0|    }
  385|       |
  386|       |    MemoryBlock& Processor::GetMemory() noexcept
  387|      0|    {
  388|      0|        return m_MemoryBlock;
  389|      0|    }
  390|       |
  391|       |    phi::u32 Processor::GetProgramCounter() const noexcept
  392|      0|    {
  393|      0|        return m_ProgramCounter;
  394|      0|    }
  395|       |
  396|       |    void Processor::SetProgramCounter(phi::u32 new_pc) noexcept
  397|      0|    {
  398|      0|        m_ProgramCounter = new_pc;
  399|      0|    }
  400|       |
  401|       |    [[nodiscard]] phi::u32 Processor::GetNextProgramCounter() const noexcept
  402|      0|    {
  403|      0|        return m_NextProgramCounter;
  404|      0|    }
  405|       |
  406|       |    void Processor::SetNextProgramCounter(phi::u32 new_npc) noexcept
  407|      0|    {
  408|      0|        m_NextProgramCounter = new_npc;
  409|      0|    }
  410|       |} // namespace dlx

/home/runner/work/DLXEmu/DLXEmu/DLXEmu-App/DLXLib/src/InstructionArg.cpp:
    1|       |#include "DLX/InstructionArg.hpp"
    2|       |
    3|       |namespace dlx
    4|       |{
    5|       |    InstructionArg::InstructionArg()
    6|       |        : m_Type(ArgumentType::None)
    7|       |        , address_displacement()
    8|  2.09M|    {}
    9|       |
   10|       |    ArgumentType InstructionArg::GetType() const
   11|    396|    {
   12|    396|        return m_Type;
   13|    396|    }
   14|       |
   15|       |    std::string InstructionArg::DebugInfo() const
   16|      0|    {
   17|      0|        return "InstructionArgument";
   18|      0|    }
   19|       |
   20|       |    const InstructionArg::RegisterInt& InstructionArg::AsRegisterInt() const
   21|      6|    {
   22|      6|        PHI_ASSERT(m_Type == ArgumentType::IntRegister);
   23|      6|
   24|      6|        return register_int;
   25|      6|    }
   26|       |
   27|       |    const InstructionArg::RegisterFloat& InstructionArg::AsRegisterFloat() const
   28|      0|    {
   29|      0|        PHI_ASSERT(m_Type == ArgumentType::FloatRegister);
   30|      0|
   31|      0|        return register_float;
   32|      0|    }
   33|       |
   34|       |    const InstructionArg::ImmediateValue& InstructionArg::AsImmediateValue() const
   35|      0|    {
   36|      0|        PHI_ASSERT(m_Type == ArgumentType::ImmediateInteger);
   37|      0|
   38|      0|        return immediate_value;
   39|      0|    }
   40|       |
   41|       |    const InstructionArg::AddressDisplacement& InstructionArg::AsAddressDisplacement() const
   42|      0|    {
   43|      0|        PHI_ASSERT(m_Type == ArgumentType::AddressDisplacement);
   44|      0|
   45|      0|        return address_displacement;
   46|      0|    }
   47|       |
   48|       |    const InstructionArg::Label& InstructionArg::AsLabel() const
   49|      2|    {
   50|      2|        PHI_ASSERT(m_Type == ArgumentType::Label);
   51|      2|
   52|      2|        return label;
   53|      2|    }
   54|       |
   55|       |    phi::Boolean operator==(const InstructionArg& lhs, const InstructionArg& rhs)
   56|      0|    {
   57|      0|        if (lhs.GetType() != rhs.GetType())
   58|      0|        {
   59|      0|            return false;
   60|      0|        }
   61|      0|
   62|      0|        switch (lhs.GetType())
   63|      0|        {
   64|      0|            case ArgumentType::AddressDisplacement:
   65|      0|                return (lhs.AsAddressDisplacement().displacement ==
   66|      0|                        rhs.AsAddressDisplacement().displacement) &&
   67|      0|                       (lhs.AsAddressDisplacement().register_id ==
   68|      0|                        rhs.AsAddressDisplacement().register_id);
   69|      0|            case ArgumentType::ImmediateInteger:
   70|      0|                return lhs.AsImmediateValue().signed_value == rhs.AsImmediateValue().signed_value;
   71|      0|            case ArgumentType::IntRegister:
   72|      0|                return lhs.AsRegisterInt().register_id == rhs.AsRegisterInt().register_id;
   73|      0|            case ArgumentType::FloatRegister:
   74|      0|                return lhs.AsRegisterFloat().register_id == rhs.AsRegisterFloat().register_id;
   75|      0|            case ArgumentType::Label:
   76|      0|                return lhs.AsLabel().label_name == rhs.AsLabel().label_name;
   77|      0|            case ArgumentType::None:
   78|      0|                return true;
   79|      0|            default:
   80|      0|                PHI_ASSERT_NOT_REACHED();
   81|      0|                break;
   82|      0|        }
   83|      0|
   84|      0|        PHI_ASSERT_NOT_REACHED();
   85|      0|        return false;
   86|      0|    }
   87|       |
   88|       |    phi::Boolean operator!=(const InstructionArg& lhs, const InstructionArg& rhs)
   89|      0|    {
   90|      0|        return !(lhs == rhs);
   91|      0|    }
   92|       |
   93|       |    InstructionArg ConstructInstructionArgRegisterInt(IntRegisterID id)
   94|  11.5k|    {
   95|  11.5k|        InstructionArg arg;
   96|  11.5k|        arg.m_Type                   = ArgumentType::IntRegister;
   97|  11.5k|        arg.register_int.register_id = id;
   98|  11.5k|        return arg;
   99|  11.5k|    }
  100|       |
  101|       |    InstructionArg ConstructInstructionArgRegisterFloat(FloatRegisterID id)
  102|    928|    {
  103|    928|        InstructionArg arg;
  104|    928|        arg.m_Type                     = ArgumentType::FloatRegister;
  105|    928|        arg.register_float.register_id = id;
  106|    928|        return arg;
  107|    928|    }
  108|       |
  109|       |    InstructionArg ConstructInstructionArgImmediateValue(std::int16_t value)
  110|     15|    {
  111|     15|        InstructionArg arg;
  112|     15|        arg.m_Type                       = ArgumentType::ImmediateInteger;
  113|     15|        arg.immediate_value.signed_value = value;
  114|     15|        return arg;
  115|     15|    }
  116|       |
  117|       |    InstructionArg ConstructInstructionArgAddressDisplacement(IntRegisterID id,
  118|       |                                                              phi::i32      displacement)
  119|      0|    {
  120|      0|        InstructionArg arg;
  121|      0|        arg.m_Type                            = ArgumentType::AddressDisplacement;
  122|      0|        arg.address_displacement.register_id  = id;
  123|      0|        arg.address_displacement.displacement = displacement;
  124|      0|        return arg;
  125|      0|    }
  126|       |
  127|       |    InstructionArg ConstructInstructionArgLabel(std::string_view label_name)
  128|    342|    {
  129|    342|        InstructionArg arg;
  130|    342|        arg.m_Type           = ArgumentType::Label;
  131|    342|        arg.label.label_name = label_name;
  132|    342|        return arg;
  133|    342|    }
  134|       |} // namespace dlx

/home/runner/work/DLXEmu/DLXEmu/DLXEmu-App/DLXLib/src/IntRegister.cpp:
    1|       |#include "DLX/IntRegister.hpp"
    2|       |
    3|       |namespace dlx
    4|       |{
    5|       |    IntRegister::IntRegister()
    6|       |        : m_ValueSigned{0}
    7|       |        , m_IsReadOnly{false}
    8|   837k|    {}
    9|       |
   10|       |    void IntRegister::SetSignedValue(phi::i32 val)
   11|   837k|    {
   12|   837k|        m_ValueSigned = val;
   13|   837k|    }
   14|       |
   15|       |    void IntRegister::SetUnsignedValue(phi::u32 val)
   16|      1|    {
   17|      1|        m_ValueUnsigned = val;
   18|      1|    }
   19|       |
   20|       |    phi::i32 IntRegister::GetSignedValue() const
   21|      2|    {
   22|      2|        return m_ValueSigned;
   23|      2|    }
   24|       |
   25|       |    phi::u32 IntRegister::GetUnsignedValue() const
   26|      2|    {
   27|      2|        return m_ValueUnsigned;
   28|      2|    }
   29|       |
   30|       |    phi::Boolean IntRegister::IsReadOnly() const
   31|      2|    {
   32|      2|        return m_IsReadOnly;
   33|      2|    }
   34|       |
   35|       |    void IntRegister::SetReadOnly(phi::Boolean read_only)
   36|  26.1k|    {
   37|  26.1k|        m_IsReadOnly = read_only;
   38|  26.1k|    }
   39|       |} // namespace dlx

/home/runner/work/DLXEmu/DLXEmu/DLXEmu-App/DLXLib/src/InstructionLibrary.cpp:
    1|       |#include "DLX/InstructionLibrary.hpp"
    2|       |
    3|       |#include "DLX/InstructionArg.hpp"
    4|       |#include "DLX/InstructionImplementation.hpp"
    5|       |#include "DLX/InstructionInfo.hpp"
    6|       |#include <magic_enum.hpp>
    7|       |
    8|       |namespace dlx
    9|       |{
   10|       |    InstructionLibrary::InstructionLibrary()
   11|       |        : m_Instructions()
   12|  26.1k|    {
   13|  26.1k|        PHI_ASSERT(Initialize());
   14|  26.1k|    }
   15|       |
   16|       |    phi::Boolean InstructionLibrary::Initialize()
   17|  26.1k|    {
   18|  26.1k|        /* Arithmetic */
   19|  26.1k|
   20|  26.1k|        // Addition
   21|  26.1k|        InitInstruction(OpCode::ADD, ArgumentType::IntRegister, ArgumentType::IntRegister,
   22|  26.1k|                        ArgumentType::IntRegister, RegisterAccessType::Signed, impl::ADD);
   23|  26.1k|        InitInstruction(OpCode::ADDI, ArgumentType::IntRegister, ArgumentType::IntRegister,
   24|  26.1k|                        ArgumentType::ImmediateInteger, RegisterAccessType::Signed, impl::ADDI);
   25|  26.1k|        InitInstruction(OpCode::ADDU, ArgumentType::IntRegister, ArgumentType::IntRegister,
   26|  26.1k|                        ArgumentType::IntRegister, RegisterAccessType::Unsigned, impl::ADDU);
   27|  26.1k|        InitInstruction(OpCode::ADDUI, ArgumentType::IntRegister, ArgumentType::IntRegister,
   28|  26.1k|                        ArgumentType::ImmediateInteger, RegisterAccessType::Unsigned, impl::ADDUI);
   29|  26.1k|        InitInstruction(OpCode::ADDF, ArgumentType::FloatRegister, ArgumentType::FloatRegister,
   30|  26.1k|                        ArgumentType::FloatRegister, RegisterAccessType::Float, impl::ADDF);
   31|  26.1k|        InitInstruction(OpCode::ADDD, ArgumentType::FloatRegister, ArgumentType::FloatRegister,
   32|  26.1k|                        ArgumentType::FloatRegister, RegisterAccessType::Double, impl::ADDD);
   33|  26.1k|
   34|  26.1k|        // Subtraction
   35|  26.1k|        InitInstruction(OpCode::SUB, ArgumentType::IntRegister, ArgumentType::IntRegister,
   36|  26.1k|                        ArgumentType::IntRegister, RegisterAccessType::Signed, impl::SUB);
   37|  26.1k|        InitInstruction(OpCode::SUBI, ArgumentType::IntRegister, ArgumentType::IntRegister,
   38|  26.1k|                        ArgumentType::ImmediateInteger, RegisterAccessType::Signed, impl::SUBI);
   39|  26.1k|        InitInstruction(OpCode::SUBU, ArgumentType::IntRegister, ArgumentType::IntRegister,
   40|  26.1k|                        ArgumentType::IntRegister, RegisterAccessType::Unsigned, impl::SUBU);
   41|  26.1k|        InitInstruction(OpCode::SUBUI, ArgumentType::IntRegister, ArgumentType::IntRegister,
   42|  26.1k|                        ArgumentType::ImmediateInteger, RegisterAccessType::Unsigned, impl::SUBUI);
   43|  26.1k|        InitInstruction(OpCode::SUBF, ArgumentType::FloatRegister, ArgumentType::FloatRegister,
   44|  26.1k|                        ArgumentType::FloatRegister, RegisterAccessType::Float, impl::SUBF);
   45|  26.1k|        InitInstruction(OpCode::SUBD, ArgumentType::FloatRegister, ArgumentType::FloatRegister,
   46|  26.1k|                        ArgumentType::FloatRegister, RegisterAccessType::Double, impl::SUBD);
   47|  26.1k|
   48|  26.1k|        // Multiplikation
   49|  26.1k|        InitInstruction(OpCode::MULT, ArgumentType::IntRegister, ArgumentType::IntRegister,
   50|  26.1k|                        ArgumentType::IntRegister, RegisterAccessType::Signed, impl::MULT);
   51|  26.1k|        InitInstruction(OpCode::MULTI, ArgumentType::IntRegister, ArgumentType::IntRegister,
   52|  26.1k|                        ArgumentType::ImmediateInteger, RegisterAccessType::Signed, impl::MULTI);
   53|  26.1k|        InitInstruction(OpCode::MULTU, ArgumentType::IntRegister, ArgumentType::IntRegister,
   54|  26.1k|                        ArgumentType::IntRegister, RegisterAccessType::Unsigned, impl::MULTU);
   55|  26.1k|        InitInstruction(OpCode::MULTUI, ArgumentType::IntRegister, ArgumentType::IntRegister,
   56|  26.1k|                        ArgumentType::ImmediateInteger, RegisterAccessType::Unsigned, impl::MULTUI);
   57|  26.1k|        InitInstruction(OpCode::MULTF, ArgumentType::FloatRegister, ArgumentType::FloatRegister,
   58|  26.1k|                        ArgumentType::FloatRegister, RegisterAccessType::Float, impl::MULTF);
   59|  26.1k|        InitInstruction(OpCode::MULTD, ArgumentType::FloatRegister, ArgumentType::FloatRegister,
   60|  26.1k|                        ArgumentType::FloatRegister, RegisterAccessType::Double, impl::MULTD);
   61|  26.1k|
   62|  26.1k|        // Division
   63|  26.1k|        InitInstruction(OpCode::DIV, ArgumentType::IntRegister, ArgumentType::IntRegister,
   64|  26.1k|                        ArgumentType::IntRegister, RegisterAccessType::Signed, impl::DIV);
   65|  26.1k|        InitInstruction(OpCode::DIVI, ArgumentType::IntRegister, ArgumentType::IntRegister,
   66|  26.1k|                        ArgumentType::ImmediateInteger, RegisterAccessType::Signed, impl::DIVI);
   67|  26.1k|        InitInstruction(OpCode::DIVU, ArgumentType::IntRegister, ArgumentType::IntRegister,
   68|  26.1k|                        ArgumentType::IntRegister, RegisterAccessType::Unsigned, impl::DIVU);
   69|  26.1k|        InitInstruction(OpCode::DIVUI, ArgumentType::IntRegister, ArgumentType::IntRegister,
   70|  26.1k|                        ArgumentType::ImmediateInteger, RegisterAccessType::Unsigned, impl::DIVUI);
   71|  26.1k|        InitInstruction(OpCode::DIVF, ArgumentType::FloatRegister, ArgumentType::FloatRegister,
   72|  26.1k|                        ArgumentType::FloatRegister, RegisterAccessType::Float, impl::DIVF);
   73|  26.1k|        InitInstruction(OpCode::DIVD, ArgumentType::FloatRegister, ArgumentType::FloatRegister,
   74|  26.1k|                        ArgumentType::FloatRegister, RegisterAccessType::Double, impl::DIVD);
   75|  26.1k|
   76|  26.1k|        // Shift left logical
   77|  26.1k|        InitInstruction(OpCode::SLL, ArgumentType::IntRegister, ArgumentType::IntRegister,
   78|  26.1k|                        ArgumentType::IntRegister, RegisterAccessType::Ignored, impl::SLL);
   79|  26.1k|        InitInstruction(OpCode::SLLI, ArgumentType::IntRegister, ArgumentType::IntRegister,
   80|  26.1k|                        ArgumentType::ImmediateInteger, RegisterAccessType::Ignored, impl::SLLI);
   81|  26.1k|
   82|  26.1k|        // Shift right logical
   83|  26.1k|        InitInstruction(OpCode::SRL, ArgumentType::IntRegister, ArgumentType::IntRegister,
   84|  26.1k|                        ArgumentType::IntRegister, RegisterAccessType::Ignored, impl::SRL);
   85|  26.1k|        InitInstruction(OpCode::SRLI, ArgumentType::IntRegister, ArgumentType::IntRegister,
   86|  26.1k|                        ArgumentType::ImmediateInteger, RegisterAccessType::Ignored, impl::SRLI);
   87|  26.1k|
   88|  26.1k|        // Shift left arithmetic
   89|  26.1k|        InitInstruction(OpCode::SLA, ArgumentType::IntRegister, ArgumentType::IntRegister,
   90|  26.1k|                        ArgumentType::IntRegister, RegisterAccessType::Ignored, impl::SLA);
   91|  26.1k|        InitInstruction(OpCode::SLAI, ArgumentType::IntRegister, ArgumentType::IntRegister,
   92|  26.1k|                        ArgumentType::ImmediateInteger, RegisterAccessType::Ignored, impl::SLAI);
   93|  26.1k|
   94|  26.1k|        // Shift right arithmetic
   95|  26.1k|        InitInstruction(OpCode::SRA, ArgumentType::IntRegister, ArgumentType::IntRegister,
   96|  26.1k|                        ArgumentType::IntRegister, RegisterAccessType::Ignored, impl::SRA);
   97|  26.1k|        InitInstruction(OpCode::SRAI, ArgumentType::IntRegister, ArgumentType::IntRegister,
   98|  26.1k|                        ArgumentType::ImmediateInteger, RegisterAccessType::Ignored, impl::SRAI);
   99|  26.1k|
  100|  26.1k|        /* Logical */
  101|  26.1k|
  102|  26.1k|        // And
  103|  26.1k|        InitInstruction(OpCode::AND, ArgumentType::IntRegister, ArgumentType::IntRegister,
  104|  26.1k|                        ArgumentType::IntRegister, RegisterAccessType::Ignored, impl::AND);
  105|  26.1k|        InitInstruction(OpCode::ANDI, ArgumentType::IntRegister, ArgumentType::IntRegister,
  106|  26.1k|                        ArgumentType::ImmediateInteger, RegisterAccessType::Ignored, impl::ANDI);
  107|  26.1k|
  108|  26.1k|        // Or
  109|  26.1k|        InitInstruction(OpCode::OR, ArgumentType::IntRegister, ArgumentType::IntRegister,
  110|  26.1k|                        ArgumentType::IntRegister, RegisterAccessType::Ignored, impl::OR);
  111|  26.1k|        InitInstruction(OpCode::ORI, ArgumentType::IntRegister, ArgumentType::IntRegister,
  112|  26.1k|                        ArgumentType::ImmediateInteger, RegisterAccessType::Ignored, impl::ORI);
  113|  26.1k|
  114|  26.1k|        // Xor
  115|  26.1k|        InitInstruction(OpCode::XOR, ArgumentType::IntRegister, ArgumentType::IntRegister,
  116|  26.1k|                        ArgumentType::IntRegister, RegisterAccessType::Ignored, impl::XOR);
  117|  26.1k|        InitInstruction(OpCode::XORI, ArgumentType::IntRegister, ArgumentType::IntRegister,
  118|  26.1k|                        ArgumentType::ImmediateInteger, RegisterAccessType::Ignored, impl::XORI);
  119|  26.1k|
  120|  26.1k|        /* Conditionals */
  121|  26.1k|
  122|  26.1k|        // Set less than
  123|  26.1k|        InitInstruction(OpCode::SLT, ArgumentType::IntRegister, ArgumentType::IntRegister,
  124|  26.1k|                        ArgumentType::IntRegister, RegisterAccessType::Signed, impl::SLT);
  125|  26.1k|        InitInstruction(OpCode::SLTI, ArgumentType::IntRegister, ArgumentType::IntRegister,
  126|  26.1k|                        ArgumentType::ImmediateInteger, RegisterAccessType::Signed, impl::SLTI);
  127|  26.1k|        InitInstruction(OpCode::SLTU, ArgumentType::IntRegister, ArgumentType::IntRegister,
  128|  26.1k|                        ArgumentType::IntRegister, RegisterAccessType::Unsigned, impl::SLTU);
  129|  26.1k|        InitInstruction(OpCode::SLTUI, ArgumentType::IntRegister, ArgumentType::IntRegister,
  130|  26.1k|                        ArgumentType::ImmediateInteger, RegisterAccessType::Unsigned, impl::SLTUI);
  131|  26.1k|        InitInstruction(OpCode::LTF, ArgumentType::FloatRegister, ArgumentType::FloatRegister,
  132|  26.1k|                        ArgumentType::None, RegisterAccessType::Float, impl::LTF);
  133|  26.1k|        InitInstruction(OpCode::LTD, ArgumentType::FloatRegister, ArgumentType::FloatRegister,
  134|  26.1k|                        ArgumentType::None, RegisterAccessType::Double, impl::LTD);
  135|  26.1k|
  136|  26.1k|        // Set greater than
  137|  26.1k|        InitInstruction(OpCode::SGT, ArgumentType::IntRegister, ArgumentType::IntRegister,
  138|  26.1k|                        ArgumentType::IntRegister, RegisterAccessType::Signed, impl::SGT);
  139|  26.1k|        InitInstruction(OpCode::SGTI, ArgumentType::IntRegister, ArgumentType::IntRegister,
  140|  26.1k|                        ArgumentType::ImmediateInteger, RegisterAccessType::Signed, impl::SGTI);
  141|  26.1k|        InitInstruction(OpCode::SGTU, ArgumentType::IntRegister, ArgumentType::IntRegister,
  142|  26.1k|                        ArgumentType::IntRegister, RegisterAccessType::Unsigned, impl::SGTU);
  143|  26.1k|        InitInstruction(OpCode::SGTUI, ArgumentType::IntRegister, ArgumentType::IntRegister,
  144|  26.1k|                        ArgumentType::ImmediateInteger, RegisterAccessType::Unsigned, impl::SGTUI);
  145|  26.1k|        InitInstruction(OpCode::GTF, ArgumentType::FloatRegister, ArgumentType::FloatRegister,
  146|  26.1k|                        ArgumentType::None, RegisterAccessType::Float, impl::GTF);
  147|  26.1k|        InitInstruction(OpCode::GTD, ArgumentType::FloatRegister, ArgumentType::FloatRegister,
  148|  26.1k|                        ArgumentType::None, RegisterAccessType::Double, impl::GTD);
  149|  26.1k|
  150|  26.1k|        // Set less than or equal
  151|  26.1k|        InitInstruction(OpCode::SLE, ArgumentType::IntRegister, ArgumentType::IntRegister,
  152|  26.1k|                        ArgumentType::IntRegister, RegisterAccessType::Signed, impl::SLE);
  153|  26.1k|        InitInstruction(OpCode::SLEI, ArgumentType::IntRegister, ArgumentType::IntRegister,
  154|  26.1k|                        ArgumentType::ImmediateInteger, RegisterAccessType::Signed, impl::SLEI);
  155|  26.1k|        InitInstruction(OpCode::SLEU, ArgumentType::IntRegister, ArgumentType::IntRegister,
  156|  26.1k|                        ArgumentType::IntRegister, RegisterAccessType::Unsigned, impl::SLEU);
  157|  26.1k|        InitInstruction(OpCode::SLEUI, ArgumentType::IntRegister, ArgumentType::IntRegister,
  158|  26.1k|                        ArgumentType::ImmediateInteger, RegisterAccessType::Unsigned, impl::SLEUI);
  159|  26.1k|        InitInstruction(OpCode::LEF, ArgumentType::FloatRegister, ArgumentType::FloatRegister,
  160|  26.1k|                        ArgumentType::None, RegisterAccessType::Float, impl::LEF);
  161|  26.1k|        InitInstruction(OpCode::LED, ArgumentType::FloatRegister, ArgumentType::FloatRegister,
  162|  26.1k|                        ArgumentType::None, RegisterAccessType::Double, impl::LED);
  163|  26.1k|
  164|  26.1k|        // Set greater than or equal
  165|  26.1k|        InitInstruction(OpCode::SGE, ArgumentType::IntRegister, ArgumentType::IntRegister,
  166|  26.1k|                        ArgumentType::IntRegister, RegisterAccessType::Signed, impl::SGE);
  167|  26.1k|        InitInstruction(OpCode::SGEI, ArgumentType::IntRegister, ArgumentType::IntRegister,
  168|  26.1k|                        ArgumentType::ImmediateInteger, RegisterAccessType::Signed, impl::SGEI);
  169|  26.1k|        InitInstruction(OpCode::SGEU, ArgumentType::IntRegister, ArgumentType::IntRegister,
  170|  26.1k|                        ArgumentType::IntRegister, RegisterAccessType::Unsigned, impl::SGEU);
  171|  26.1k|        InitInstruction(OpCode::SGEUI, ArgumentType::IntRegister, ArgumentType::IntRegister,
  172|  26.1k|                        ArgumentType::ImmediateInteger, RegisterAccessType::Unsigned, impl::SGEUI);
  173|  26.1k|        InitInstruction(OpCode::GEF, ArgumentType::FloatRegister, ArgumentType::FloatRegister,
  174|  26.1k|                        ArgumentType::None, RegisterAccessType::Float, impl::GEF);
  175|  26.1k|        InitInstruction(OpCode::GED, ArgumentType::FloatRegister, ArgumentType::FloatRegister,
  176|  26.1k|                        ArgumentType::None, RegisterAccessType::Double, impl::GED);
  177|  26.1k|
  178|  26.1k|        // Set equal
  179|  26.1k|        InitInstruction(OpCode::SEQ, ArgumentType::IntRegister, ArgumentType::IntRegister,
  180|  26.1k|                        ArgumentType::IntRegister, RegisterAccessType::Signed, impl::SEQ);
  181|  26.1k|        InitInstruction(OpCode::SEQI, ArgumentType::IntRegister, ArgumentType::IntRegister,
  182|  26.1k|                        ArgumentType::ImmediateInteger, RegisterAccessType::Signed, impl::SEQI);
  183|  26.1k|        InitInstruction(OpCode::SEQU, ArgumentType::IntRegister, ArgumentType::IntRegister,
  184|  26.1k|                        ArgumentType::IntRegister, RegisterAccessType::Unsigned, impl::SEQU);
  185|  26.1k|        InitInstruction(OpCode::SEQUI, ArgumentType::IntRegister, ArgumentType::IntRegister,
  186|  26.1k|                        ArgumentType::ImmediateInteger, RegisterAccessType::Unsigned, impl::SEQUI);
  187|  26.1k|        InitInstruction(OpCode::EQF, ArgumentType::FloatRegister, ArgumentType::FloatRegister,
  188|  26.1k|                        ArgumentType::None, RegisterAccessType::Float, impl::EQF);
  189|  26.1k|        InitInstruction(OpCode::EQD, ArgumentType::FloatRegister, ArgumentType::FloatRegister,
  190|  26.1k|                        ArgumentType::None, RegisterAccessType::Double, impl::EQD);
  191|  26.1k|
  192|  26.1k|        // Set not equal
  193|  26.1k|        InitInstruction(OpCode::SNE, ArgumentType::IntRegister, ArgumentType::IntRegister,
  194|  26.1k|                        ArgumentType::IntRegister, RegisterAccessType::Signed, impl::SNE);
  195|  26.1k|        InitInstruction(OpCode::SNEI, ArgumentType::IntRegister, ArgumentType::IntRegister,
  196|  26.1k|                        ArgumentType::ImmediateInteger, RegisterAccessType::Signed, impl::SNEI);
  197|  26.1k|        InitInstruction(OpCode::SNEU, ArgumentType::IntRegister, ArgumentType::IntRegister,
  198|  26.1k|                        ArgumentType::IntRegister, RegisterAccessType::Unsigned, impl::SNEU);
  199|  26.1k|        InitInstruction(OpCode::SNEUI, ArgumentType::IntRegister, ArgumentType::IntRegister,
  200|  26.1k|                        ArgumentType::ImmediateInteger, RegisterAccessType::Unsigned, impl::SNEUI);
  201|  26.1k|        InitInstruction(OpCode::NEF, ArgumentType::FloatRegister, ArgumentType::FloatRegister,
  202|  26.1k|                        ArgumentType::None, RegisterAccessType::Float, impl::NEF);
  203|  26.1k|        InitInstruction(OpCode::NED, ArgumentType::FloatRegister, ArgumentType::FloatRegister,
  204|  26.1k|                        ArgumentType::None, RegisterAccessType::Double, impl::NED);
  205|  26.1k|
  206|  26.1k|        /* Conditional branching */
  207|  26.1k|
  208|  26.1k|        // Branch equal zero
  209|  26.1k|        InitInstruction(OpCode::BEQZ, ArgumentType::IntRegister, ArgumentType::Label,
  210|  26.1k|                        ArgumentType::None, RegisterAccessType::Ignored, impl::BEQZ);
  211|  26.1k|
  212|  26.1k|        // Branch not equal zero
  213|  26.1k|        InitInstruction(OpCode::BNEZ, ArgumentType::IntRegister, ArgumentType::Label,
  214|  26.1k|                        ArgumentType::None, RegisterAccessType::Ignored, impl::BNEZ);
  215|  26.1k|
  216|  26.1k|        // Branch floating point true
  217|  26.1k|        InitInstruction(OpCode::BFPT, ArgumentType::Label, ArgumentType::None, ArgumentType::None,
  218|  26.1k|                        RegisterAccessType::Ignored, impl::BFPT);
  219|  26.1k|
  220|  26.1k|        // Branch floating point false
  221|  26.1k|        InitInstruction(OpCode::BFPF, ArgumentType::Label, ArgumentType::None, ArgumentType::None,
  222|  26.1k|                        RegisterAccessType::Ignored, impl::BFPF);
  223|  26.1k|
  224|  26.1k|        /* Unconditional branching */
  225|  26.1k|
  226|  26.1k|        // Jump
  227|  26.1k|        InitInstruction(OpCode::J, ArgumentType::Label, ArgumentType::None, ArgumentType::None,
  228|  26.1k|                        RegisterAccessType::None, impl::J);
  229|  26.1k|
  230|  26.1k|        // Jump to register
  231|  26.1k|        InitInstruction(OpCode::JR, ArgumentType::IntRegister, ArgumentType::None,
  232|  26.1k|                        ArgumentType::None, RegisterAccessType::Unsigned, impl::JR);
  233|  26.1k|
  234|  26.1k|        // Jump and link
  235|  26.1k|        InitInstruction(OpCode::JAL, ArgumentType::Label, ArgumentType::None, ArgumentType::None,
  236|  26.1k|                        RegisterAccessType::Unsigned, impl::JAL);
  237|  26.1k|
  238|  26.1k|        // Jump and link to register
  239|  26.1k|        InitInstruction(OpCode::JALR, ArgumentType::IntRegister, ArgumentType::None,
  240|  26.1k|                        ArgumentType::None, RegisterAccessType::Unsigned, impl::JALR);
  241|  26.1k|
  242|  26.1k|        /* Loading data */
  243|  26.1k|
  244|  26.1k|        // Load high immediate
  245|  26.1k|        InitInstruction(OpCode::LHI, ArgumentType::IntRegister, ArgumentType::ImmediateInteger,
  246|  26.1k|                        ArgumentType::None, RegisterAccessType::Signed, impl::LHI);
  247|  26.1k|
  248|  26.1k|        // Load byte
  249|  26.1k|        InitInstruction(OpCode::LB, ArgumentType::IntRegister,
  250|  26.1k|                        ArgumentType::ImmediateInteger | ArgumentType::AddressDisplacement,
  251|  26.1k|                        ArgumentType::None, RegisterAccessType::Signed, impl::LB);
  252|  26.1k|
  253|  26.1k|        // Load byte unsigned
  254|  26.1k|        InitInstruction(OpCode::LBU, ArgumentType::IntRegister,
  255|  26.1k|                        ArgumentType::ImmediateInteger | ArgumentType::AddressDisplacement,
  256|  26.1k|                        ArgumentType::None, RegisterAccessType::Unsigned, impl::LBU);
  257|  26.1k|
  258|  26.1k|        // Load half word
  259|  26.1k|        InitInstruction(OpCode::LH, ArgumentType::IntRegister,
  260|  26.1k|                        ArgumentType::ImmediateInteger | ArgumentType::AddressDisplacement,
  261|  26.1k|                        ArgumentType::None, RegisterAccessType::Signed, impl::LH);
  262|  26.1k|
  263|  26.1k|        // Load half word unsigned
  264|  26.1k|        InitInstruction(OpCode::LHU, ArgumentType::IntRegister,
  265|  26.1k|                        ArgumentType::ImmediateInteger | ArgumentType::AddressDisplacement,
  266|  26.1k|                        ArgumentType::None, RegisterAccessType::Unsigned, impl::LHU);
  267|  26.1k|
  268|  26.1k|        // Load word
  269|  26.1k|        InitInstruction(OpCode::LW, ArgumentType::IntRegister,
  270|  26.1k|                        ArgumentType::ImmediateInteger | ArgumentType::AddressDisplacement,
  271|  26.1k|                        ArgumentType::None, RegisterAccessType::Signed, impl::LW);
  272|  26.1k|
  273|  26.1k|        // Load word unsigned
  274|  26.1k|        InitInstruction(OpCode::LWU, ArgumentType::IntRegister,
  275|  26.1k|                        ArgumentType::ImmediateInteger | ArgumentType::AddressDisplacement,
  276|  26.1k|                        ArgumentType::None, RegisterAccessType::Unsigned, impl::LWU);
  277|  26.1k|
  278|  26.1k|        // Load float
  279|  26.1k|        InitInstruction(OpCode::LF, ArgumentType::FloatRegister,
  280|  26.1k|                        ArgumentType::ImmediateInteger | ArgumentType::AddressDisplacement,
  281|  26.1k|                        ArgumentType::None, RegisterAccessType::Float, impl::LF);
  282|  26.1k|
  283|  26.1k|        // Load double
  284|  26.1k|        InitInstruction(OpCode::LD, ArgumentType::FloatRegister,
  285|  26.1k|                        ArgumentType::ImmediateInteger | ArgumentType::AddressDisplacement,
  286|  26.1k|                        ArgumentType::None, RegisterAccessType::Double, impl::LD);
  287|  26.1k|
  288|  26.1k|        /* Storing data */
  289|  26.1k|
  290|  26.1k|        // Store byte
  291|  26.1k|        InitInstruction(OpCode::SB,
  292|  26.1k|                        ArgumentType::ImmediateInteger | ArgumentType::AddressDisplacement,
  293|  26.1k|                        ArgumentType::IntRegister, ArgumentType::None, RegisterAccessType::Signed,
  294|  26.1k|                        impl::SB);
  295|  26.1k|
  296|  26.1k|        // Store byte unsigned
  297|  26.1k|        InitInstruction(OpCode::SBU,
  298|  26.1k|                        ArgumentType::ImmediateInteger | ArgumentType::AddressDisplacement,
  299|  26.1k|                        ArgumentType::IntRegister, ArgumentType::None, RegisterAccessType::Unsigned,
  300|  26.1k|                        impl::SBU);
  301|  26.1k|
  302|  26.1k|        // Store half word
  303|  26.1k|        InitInstruction(OpCode::SH,
  304|  26.1k|                        ArgumentType::ImmediateInteger | ArgumentType::AddressDisplacement,
  305|  26.1k|                        ArgumentType::IntRegister, ArgumentType::None, RegisterAccessType::Signed,
  306|  26.1k|                        impl::SH);
  307|  26.1k|
  308|  26.1k|        // Store half word unsigned
  309|  26.1k|        InitInstruction(OpCode::SHU,
  310|  26.1k|                        ArgumentType::ImmediateInteger | ArgumentType::AddressDisplacement,
  311|  26.1k|                        ArgumentType::IntRegister, ArgumentType::None, RegisterAccessType::Unsigned,
  312|  26.1k|                        impl::SHU);
  313|  26.1k|
  314|  26.1k|        // Store word
  315|  26.1k|        InitInstruction(OpCode::SW,
  316|  26.1k|                        ArgumentType::ImmediateInteger | ArgumentType::AddressDisplacement,
  317|  26.1k|                        ArgumentType::IntRegister, ArgumentType::None, RegisterAccessType::Signed,
  318|  26.1k|                        impl::SW);
  319|  26.1k|
  320|  26.1k|        // Store word unsigned
  321|  26.1k|        InitInstruction(OpCode::SWU,
  322|  26.1k|                        ArgumentType::ImmediateInteger | ArgumentType::AddressDisplacement,
  323|  26.1k|                        ArgumentType::IntRegister, ArgumentType::None, RegisterAccessType::Unsigned,
  324|  26.1k|                        impl::SWU);
  325|  26.1k|
  326|  26.1k|        // Store float
  327|  26.1k|        InitInstruction(OpCode::SF,
  328|  26.1k|                        ArgumentType::ImmediateInteger | ArgumentType::AddressDisplacement,
  329|  26.1k|                        ArgumentType::FloatRegister, ArgumentType::None, RegisterAccessType::Float,
  330|  26.1k|                        impl::SF);
  331|  26.1k|
  332|  26.1k|        // Store double
  333|  26.1k|        InitInstruction(OpCode::SD,
  334|  26.1k|                        ArgumentType::ImmediateInteger | ArgumentType::AddressDisplacement,
  335|  26.1k|                        ArgumentType::FloatRegister, ArgumentType::None, RegisterAccessType::Double,
  336|  26.1k|                        impl::SD);
  337|  26.1k|
  338|  26.1k|        /* Moving data */
  339|  26.1k|
  340|  26.1k|        // Move float
  341|  26.1k|        InitInstruction(OpCode::MOVF, ArgumentType::FloatRegister, ArgumentType::FloatRegister,
  342|  26.1k|                        ArgumentType::None, RegisterAccessType::Float, impl::MOVF);
  343|  26.1k|
  344|  26.1k|        // Move double
  345|  26.1k|        InitInstruction(OpCode::MOVD, ArgumentType::FloatRegister, ArgumentType::FloatRegister,
  346|  26.1k|                        ArgumentType::None, RegisterAccessType::Double, impl::MOVD);
  347|  26.1k|
  348|  26.1k|        // Move float to int
  349|  26.1k|        InitInstruction(OpCode::MOVFP2I, ArgumentType::IntRegister, ArgumentType::FloatRegister,
  350|  26.1k|                        ArgumentType::None, RegisterAccessType::Float, impl::MOVFP2I);
  351|  26.1k|
  352|  26.1k|        // Move int to float
  353|  26.1k|        InitInstruction(OpCode::MOVI2FP, ArgumentType::FloatRegister, ArgumentType::IntRegister,
  354|  26.1k|                        ArgumentType::None, RegisterAccessType::Float, impl::MOVI2FP);
  355|  26.1k|
  356|  26.1k|        /* Converting data */
  357|  26.1k|
  358|  26.1k|        // Convert float to double
  359|  26.1k|        InitInstruction(OpCode::CVTF2D, ArgumentType::FloatRegister, ArgumentType::FloatRegister,
  360|  26.1k|                        ArgumentType::None, RegisterAccessType::MixedFloatDouble, impl::CVTF2D);
  361|  26.1k|
  362|  26.1k|        // Convert float to int
  363|  26.1k|        InitInstruction(OpCode::CVTF2I, ArgumentType::FloatRegister, ArgumentType::FloatRegister,
  364|  26.1k|                        ArgumentType::None, RegisterAccessType::Float, impl::CVTF2I);
  365|  26.1k|
  366|  26.1k|        // Convert double to float
  367|  26.1k|        InitInstruction(OpCode::CVTD2F, ArgumentType::FloatRegister, ArgumentType::FloatRegister,
  368|  26.1k|                        ArgumentType::None, RegisterAccessType::MixedFloatDouble, impl::CVTD2F);
  369|  26.1k|
  370|  26.1k|        // Convert double to int
  371|  26.1k|        InitInstruction(OpCode::CVTD2I, ArgumentType::FloatRegister, ArgumentType::FloatRegister,
  372|  26.1k|                        ArgumentType::None, RegisterAccessType::MixedFloatDouble, impl::CVTD2I);
  373|  26.1k|
  374|  26.1k|        // Convert int to float
  375|  26.1k|        InitInstruction(OpCode::CVTI2F, ArgumentType::FloatRegister, ArgumentType::FloatRegister,
  376|  26.1k|                        ArgumentType::None, RegisterAccessType::Float, impl::CVTI2F);
  377|  26.1k|
  378|  26.1k|        // Convert int to double
  379|  26.1k|        InitInstruction(OpCode::CVTI2D, ArgumentType::FloatRegister, ArgumentType::FloatRegister,
  380|  26.1k|                        ArgumentType::None, RegisterAccessType::MixedFloatDouble, impl::CVTI2D);
  381|  26.1k|
  382|  26.1k|        /* Special */
  383|  26.1k|
  384|  26.1k|        // Trap
  385|  26.1k|        InitInstruction(OpCode::TRAP, ArgumentType::ImmediateInteger, ArgumentType::None,
  386|  26.1k|                        ArgumentType::None, RegisterAccessType::None, impl::TRAP);
  387|  26.1k|
  388|  26.1k|        // Halt
  389|  26.1k|        InitInstruction(OpCode::HALT, ArgumentType::None, ArgumentType::None, ArgumentType::None,
  390|  26.1k|                        RegisterAccessType::None, impl::HALT);
  391|  26.1k|
  392|  26.1k|        // No operation
  393|  26.1k|        InitInstruction(OpCode::NOP, ArgumentType::None, ArgumentType::None, ArgumentType::None,
  394|  26.1k|                        RegisterAccessType::None, impl::NOP);
  395|  26.1k|
  396|  26.1k|        return true;
  397|  26.1k|    }
  398|       |
  399|       |    const InstructionInfo& InstructionLibrary::LookUp(OpCode instruction) const noexcept
  400|  3.62M|    {
  401|  3.62M|        return m_Instructions.at(static_cast<std::size_t>(instruction));
  402|  3.62M|    }
  403|       |
  404|       |    void InstructionLibrary::InitInstruction(OpCode opcode, ArgumentType arg1, ArgumentType arg2,
  405|       |                                             ArgumentType        arg3,
  406|       |                                             RegisterAccessType  register_access_type,
  407|       |                                             InstructionExecutor executor)
  408|  2.93M|    {
  409|  2.93M|        PHI_ASSERT(LookUp(opcode).GetExecutor() == nullptr, "Already registered instruction {}",
  410|  2.93M|                   magic_enum::enum_name(opcode));
  411|  2.93M|
  412|  2.93M|        m_Instructions.at(static_cast<std::size_t>(opcode)) =
  413|  2.93M|                InstructionInfo(opcode, arg1, arg2, arg3, register_access_type, executor);
  414|  2.93M|    }
  415|       |} // namespace dlx

/home/runner/work/DLXEmu/DLXEmu/DLXEmu-App/DLXLib/src/Token.cpp:
    1|       |#include "DLX/Token.hpp"
    2|       |#include "Phi/Core/Assert.hpp"
    3|       |
    4|       |#include <magic_enum.hpp>
    5|       |#include <string>
    6|       |
    7|       |namespace dlx
    8|       |{
    9|       |    Token::Token(Type type, std::string_view text, phi::u64 line_number, phi::u64 column,
   10|       |                 std::uint32_t hint)
   11|       |        : m_Type{type}
   12|       |        , m_Text{text}
   13|       |        , m_LineNumber{line_number}
   14|       |        , m_Column{column}
   15|       |        , m_Hint{hint}
   16|  3.99M|    {}
   17|       |
   18|       |    Token::Type Token::GetType() const noexcept
   19|  5.39M|    {
   20|  5.39M|        return m_Type;
   21|  5.39M|    }
   22|       |
   23|       |    std::string_view Token::GetTypeName() const noexcept
   24|   615k|    {
   25|   615k|        return magic_enum::enum_name(m_Type);
   26|   615k|    }
   27|       |
   28|       |    phi::u64 Token::GetLineNumber() const noexcept
   29|      0|    {
   30|      0|        return m_LineNumber;
   31|      0|    }
   32|       |
   33|       |    phi::u64 Token::GetColumn() const noexcept
   34|      0|    {
   35|      0|        return m_Column;
   36|      0|    }
   37|       |
   38|       |    phi::usize Token::GetLength() const noexcept
   39|      0|    {
   40|      0|        return m_Text.length();
   41|      0|    }
   42|       |
   43|       |    std::string_view Token::GetText() const noexcept
   44|   631k|    {
   45|   631k|        return m_Text;
   46|   631k|    }
   47|       |
   48|       |    std::string Token::GetTextString() const noexcept
   49|      0|    {
   50|      0|        return std::string(m_Text.data(), m_Text.length());
   51|      0|    }
   52|       |
   53|       |    std::uint32_t Token::GetHint() const noexcept
   54|   706k|    {
   55|   706k|        PHI_ASSERT(m_Type == Type::RegisterInt || m_Type == Type::RegisterFloat ||
   56|   706k|                   m_Type == Type::IntegerLiteral || m_Type == Type::OpCode);
   57|   706k|
   58|   706k|        return m_Hint;
   59|   706k|    }
   60|       |
   61|       |    std::string Token::DebugInfo() const noexcept
   62|      0|    {
   63|      0|        std::string pos_info = "(" + std::to_string(GetLineNumber().get()) + ":" +
   64|      0|                               std::to_string(GetColumn().get()) + ")";
   65|      0|
   66|      0|        switch (m_Type)
   67|      0|        {
   68|      0|            case Type::Colon:
   69|      0|                return "Token[Colon]" + pos_info;
   70|      0|            case Type::Comma:
   71|      0|                return "Token[Comma]" + pos_info;
   72|      0|            case Type::Comment:
   73|      0|                return "Token[Comment]" + pos_info + ": '" + GetTextString() + "'";
   74|      0|            case Type::OpCode:
   75|      0|                return "Token[OpCode]" + pos_info + ": '" + GetTextString() + "'";
   76|      0|            case Type::RegisterInt:
   77|      0|                return "Token[RegisterInt]" + pos_info + ": '" + GetTextString() + "'";
   78|      0|            case Type::RegisterFloat:
   79|      0|                return "Token[RegisterFloat]" + pos_info + ": '" + GetTextString() + "'";
   80|      0|            case Type::RegisterStatus:
   81|      0|                return "Token[RegisterStatus]" + pos_info + ": '" + GetTextString() + "'";
   82|      0|            case Type::LabelIdentifier:
   83|      0|                return "Token[LabelIdentifier]" + pos_info + ": '" + GetTextString() + "'";
   84|      0|            case Type::NewLine:
   85|      0|                return "Token[NewLine]" + pos_info;
   86|      0|            case Type::OpenBracket:
   87|      0|                return "Token[OpenBracket]" + pos_info;
   88|      0|            case Type::ClosingBracket:
   89|      0|                return "Token[ClosingBracket]" + pos_info;
   90|      0|            case Type::IntegerLiteral:
   91|      0|                return "Token[IntegerLiteral]" + pos_info + ": '" + GetTextString() + "'";
   92|      0|            case Type::ImmediateInteger:
   93|      0|                return "Token[ImmediateInteger]" + pos_info + ": " + GetTextString() + "'";
   94|      0|            case Type::Unknown:
   95|      0|                return "Token[Unknown]" + pos_info;
   96|      0|            default:
   97|      0|                PHI_ASSERT_NOT_REACHED();
   98|      0|                return "Token[NotFound]" + pos_info;
   99|      0|        }
  100|      0|    }
  101|       |} // namespace dlx

/home/runner/work/DLXEmu/DLXEmu/DLXEmu-App/DLXLib/src/OpCode.cpp:
    1|       |#include "DLX/OpCode.hpp"
    2|       |
    3|       |#include <magic_enum.hpp>
    4|       |#include <algorithm>
    5|       |
    6|       |namespace dlx
    7|       |{
    8|       |    OpCode StringToOpCode(std::string_view token)
    9|  1.53M|    {
   10|  1.53M|        std::optional<OpCode> opcode_casted = magic_enum::enum_cast<OpCode>(token);
   11|  1.53M|        if (opcode_casted.has_value())
   12|  1.28M|        {
   13|  1.28M|            // TODO: Bit of a hacky way around magic_enum begin able to cast every member...
   14|  1.28M|            if (opcode_casted.value() == OpCode::NUMBER_OF_ELEMENTS)
   15|      0|            {
   16|      0|                return OpCode::NONE;
   17|      0|            }
   18|  1.28M|            return opcode_casted.value();
   19|  1.28M|        }
   20|   241k|
   21|   241k|        // None found
   22|   241k|        return OpCode::NONE;
   23|   241k|    }
   24|       |} // namespace dlx

/home/runner/work/DLXEmu/DLXEmu/DLXEmu-App/DLXLib/src/StatusRegister.cpp:
    1|       |#include "DLX/StatusRegister.hpp"
    2|       |
    3|       |namespace dlx
    4|       |{
    5|       |    void StatusRegister::SetStatus(phi::Boolean value)
    6|  26.1k|    {
    7|  26.1k|        m_Value = value;
    8|  26.1k|    }
    9|       |
   10|       |    phi::Boolean StatusRegister::Get() const
   11|      0|    {
   12|      0|        return m_Value;
   13|      0|    }
   14|       |} // namespace dlx

/home/runner/work/DLXEmu/DLXEmu/DLXEmu-App/DLXLib/src/InstructionImplementation.cpp:
    1|       |#include "DLX/InstructionImplementation.hpp"
    2|       |
    3|       |#include "DLX/InstructionArg.hpp"
    4|       |#include "DLX/InstructionInfo.hpp"
    5|       |#include "DLX/Parser.hpp"
    6|       |#include "DLX/Processor.hpp"
    7|       |#include "DLX/RegisterNames.hpp"
    8|       |#include "Phi/Core/Assert.hpp"
    9|       |#include "Phi/Core/Boolean.hpp"
   10|       |#include "Phi/Core/Types.hpp"
   11|       |#include <string_view>
   12|       |
   13|       |namespace dlx
   14|       |{
   15|       |    static std::int32_t clear_top_n_bits(std::int32_t value, std::int32_t n)
   16|      0|    {
   17|      0|        PHI_ASSERT(n > 0 && n < 32, "Would invoke undefined behaviour");
   18|      0|
   19|      0|        return value & ~(-1 << (32 - n));
   20|      0|    }
   21|       |
   22|       |    static void JumpToLabel(Processor& processor, std::string_view label_name)
   23|      2|    {
   24|      2|        // Lookup the label
   25|      2|        const phi::ObserverPtr<ParsedProgram> program = processor.GetCurrentProgramm();
   26|      2|        PHI_ASSERT(program);
   27|      2|
   28|      2|        std::string label(label_name.data(), label_name.size());
   29|      2|        if (program->m_JumpData.find(label) == program->m_JumpData.end())
   30|      2|        {
   31|      2|            PHI_LOG_ERROR("Unable to find jump label {}", label_name);
   32|      2|            processor.Raise(Exception::UnknownLabel);
   33|      2|            return;
   34|      2|        }
   35|      0|
   36|      0|        // Set program counter
   37|      0|        processor.SetNextProgramCounter(program->m_JumpData.at(label));
   38|      0|    }
   39|       |
   40|       |    static void JumpToRegister(Processor& processor, IntRegisterID reg_id)
   41|      0|    {
   42|      0|        phi::u32 address = processor.IntRegisterGetUnsignedValue(reg_id);
   43|      0|
   44|      0|        phi::u32 max_address =
   45|      0|                static_cast<std::uint32_t>(processor.GetCurrentProgramm()->m_Instructions.size());
   46|      0|        if (address >= max_address)
   47|      0|        {
   48|      0|            processor.Raise(Exception::AddressOutOfBounds);
   49|      0|            return;
   50|      0|        }
   51|      0|
   52|      0|        processor.SetNextProgramCounter(address.get());
   53|      0|    }
   54|       |
   55|       |    static std::optional<phi::i32> CalculateDisplacementAddress(
   56|       |            Processor& processor, const InstructionArg::AddressDisplacement& adr_displacement)
   57|      0|    {
   58|      0|        phi::i32 register_value = processor.IntRegisterGetSignedValue(adr_displacement.register_id);
   59|      0|
   60|      0|        phi::i32 address = adr_displacement.displacement + register_value;
   61|      0|
   62|      0|        if (address < 0)
   63|      0|        {
   64|      0|            processor.Raise(Exception::AddressOutOfBounds);
   65|      0|            return {};
   66|      0|        }
   67|      0|
   68|      0|        return address;
   69|      0|    }
   70|       |
   71|       |    static std::optional<phi::i32> GetLoadStoreAddress(Processor&           processor,
   72|       |                                                       const InstructionArg argument)
   73|      0|    {
   74|      0|        if (argument.GetType() == ArgumentType::ImmediateInteger)
   75|      0|        {
   76|      0|            const auto& imm_value = argument.AsImmediateValue();
   77|      0|
   78|      0|            if (imm_value.signed_value < 0)
   79|      0|            {
   80|      0|                return {};
   81|      0|            }
   82|      0|
   83|      0|            return imm_value.signed_value;
   84|      0|        }
   85|      0|
   86|      0|        if (argument.GetType() == ArgumentType::AddressDisplacement)
   87|      0|        {
   88|      0|            const auto& adr_displacement = argument.AsAddressDisplacement();
   89|      0|            return CalculateDisplacementAddress(processor, adr_displacement);
   90|      0|        }
   91|      0|
   92|      0|        PHI_ASSERT_NOT_REACHED();
   93|      0|    }
   94|       |
   95|       |    static void SafeWriteInteger(Processor& processor, IntRegisterID dest_reg, phi::i64 value)
   96|      1|    {
   97|      1|        constexpr phi::i64 min = phi::i32::limits_type::min();
   98|      1|        constexpr phi::i64 max = phi::i32::limits_type::max();
   99|      1|
  100|      1|        // Check for underflow
  101|      1|        if (value < min)
  102|      0|        {
  103|      0|            processor.Raise(Exception::Underflow);
  104|      0|
  105|      0|            value = max + (value % (min - 1));
  106|      0|        }
  107|      1|        // Check for overflow
  108|      1|        else if (value > max)
  109|      0|        {
  110|      0|            processor.Raise(Exception::Overflow);
  111|      0|
  112|      0|            value = min + (value % (max + 1));
  113|      0|        }
  114|      1|
  115|      1|        PHI_ASSERT(value >= min);
  116|      1|        PHI_ASSERT(value <= max);
  117|      1|
  118|      1|        processor.IntRegisterSetSignedValue(dest_reg, static_cast<std::int32_t>(value.get()));
  119|      1|    }
  120|       |
  121|       |    static void SafeWriteInteger(Processor& processor, IntRegisterID dest_reg, phi::u64 value)
  122|      0|    {
  123|      0|        constexpr phi::u64 min = phi::u32::limits_type::min();
  124|      0|        constexpr phi::u64 max = phi::u32::limits_type::max();
  125|      0|
  126|      0|        // Check for overflow
  127|      0|        if (value > max)
  128|      0|        {
  129|      0|            processor.Raise(Exception::Overflow);
  130|      0|
  131|      0|            value %= max + 1u;
  132|      0|        }
  133|      0|
  134|      0|        PHI_ASSERT(value <= max);
  135|      0|
  136|      0|        processor.IntRegisterSetUnsignedValue(dest_reg, static_cast<std::uint32_t>(value.get()));
  137|      0|    }
  138|       |
  139|       |    static void Addition(Processor& processor, IntRegisterID dest_reg, phi::i32 lhs, phi::i32 rhs)
  140|      1|    {
  141|      1|        phi::i64 res = phi::i64(lhs) + rhs;
  142|      1|
  143|      1|        SafeWriteInteger(processor, dest_reg, res);
  144|      1|    }
  145|       |
  146|       |    static void Addition(Processor& processor, IntRegisterID dest_reg, phi::u32 lhs, phi::u32 rhs)
  147|      0|    {
  148|      0|        phi::u64 res = phi::u64(lhs) + rhs;
  149|      0|
  150|      0|        SafeWriteInteger(processor, dest_reg, res);
  151|      0|    }
  152|       |
  153|       |    static void Subtraction(Processor& processor, IntRegisterID dest_reg, phi::i32 lhs,
  154|       |                            phi::i32 rhs)
  155|      0|    {
  156|      0|        phi::i64 res = phi::i64(lhs) - rhs;
  157|      0|
  158|      0|        SafeWriteInteger(processor, dest_reg, res);
  159|      0|    }
  160|       |
  161|       |    static void Subtraction(Processor& processor, IntRegisterID dest_reg, phi::u32 lhs,
  162|       |                            phi::u32 rhs)
  163|      0|    {
  164|      0|        constexpr phi::u32 max = phi::u32::limits_type::max();
  165|      0|
  166|      0|        if (lhs < rhs)
  167|      0|        {
  168|      0|            processor.Raise(Exception::Underflow);
  169|      0|
  170|      0|            phi::u64 res = max - rhs + lhs + 1u;
  171|      0|            SafeWriteInteger(processor, dest_reg, res);
  172|      0|            return;
  173|      0|        }
  174|      0|
  175|      0|        phi::u64 res = phi::u64(lhs) - rhs;
  176|      0|
  177|      0|        SafeWriteInteger(processor, dest_reg, res);
  178|      0|    }
  179|       |
  180|       |    static void Multiplication(Processor& processor, IntRegisterID dest_reg, phi::i32 lhs,
  181|       |                               phi::i32 rhs)
  182|      0|    {
  183|      0|        phi::i64 res = phi::i64(lhs) * rhs;
  184|      0|
  185|      0|        SafeWriteInteger(processor, dest_reg, res);
  186|      0|    }
  187|       |
  188|       |    static void Multiplication(Processor& processor, IntRegisterID dest_reg, phi::u32 lhs,
  189|       |                               phi::u32 rhs)
  190|      0|    {
  191|      0|        phi::u64 res = phi::u64(lhs) * rhs;
  192|      0|
  193|      0|        SafeWriteInteger(processor, dest_reg, res);
  194|      0|    }
  195|       |
  196|       |    static void Division(Processor& processor, IntRegisterID dest_reg, phi::i32 lhs, phi::i32 rhs)
  197|      0|    {
  198|      0|        if (rhs == 0)
  199|      0|        {
  200|      0|            processor.Raise(Exception::DivideByZero);
  201|      0|            return;
  202|      0|        }
  203|      0|
  204|      0|        phi::i64 res = phi::i64(lhs) / rhs;
  205|      0|
  206|      0|        SafeWriteInteger(processor, dest_reg, res);
  207|      0|    }
  208|       |
  209|       |    static void Division(Processor& processor, IntRegisterID dest_reg, phi::u32 lhs, phi::u32 rhs)
  210|      0|    {
  211|      0|        if (rhs == 0u)
  212|      0|        {
  213|      0|            processor.Raise(Exception::DivideByZero);
  214|      0|            return;
  215|      0|        }
  216|      0|
  217|      0|        phi::u64 res = phi::u64(lhs) / rhs;
  218|      0|
  219|      0|        SafeWriteInteger(processor, dest_reg, res);
  220|      0|    }
  221|       |
  222|       |    static void ShiftRightLogical(Processor& processor, IntRegisterID dest_reg, phi::i32 base,
  223|       |                                  phi::i32 shift)
  224|      0|    {
  225|      0|        // Prevent undefined behavior by shifting by more than 31
  226|      0|        if (shift > 31)
  227|      0|        {
  228|      0|            processor.Raise(Exception::BadShift);
  229|      0|
  230|      0|            // Just set register to 0
  231|      0|            processor.IntRegisterSetSignedValue(dest_reg, 0);
  232|      0|            return;
  233|      0|        }
  234|      0|
  235|      0|        // Do nothing when shifting by zero to prevent undefined behavior
  236|      0|        if (shift == 0)
  237|      0|        {
  238|      0|            return;
  239|      0|        }
  240|      0|
  241|      0|        // Negative shifts are undefiend behaviour
  242|      0|        if (shift < 0)
  243|      0|        {
  244|      0|            processor.Raise(Exception::BadShift);
  245|      0|            return;
  246|      0|        }
  247|      0|
  248|      0|        phi::i32 new_value = base.get() >> shift.get();
  249|      0|
  250|      0|        new_value = clear_top_n_bits(new_value.get(), shift.get());
  251|      0|
  252|      0|        processor.IntRegisterSetSignedValue(dest_reg, new_value);
  253|      0|    }
  254|       |
  255|       |    static void ShiftRightArithmetic(Processor& processor, IntRegisterID dest_reg, phi::i32 base,
  256|       |                                     phi::i32 shift)
  257|      0|    {
  258|      0|        // Prevent undefined behavior by shifting by more than 31
  259|      0|        if (shift > 31)
  260|      0|        {
  261|      0|            processor.Raise(Exception::BadShift);
  262|      0|
  263|      0|            // Is negative ie. sign bit is set
  264|      0|            if (base < 0)
  265|      0|            {
  266|      0|                // Set every byte to 1
  267|      0|                processor.IntRegisterSetSignedValue(dest_reg, ~0);
  268|      0|            }
  269|      0|            else
  270|      0|            {
  271|      0|                // Set every byte to 0
  272|      0|                processor.IntRegisterSetSignedValue(dest_reg, 0);
  273|      0|            }
  274|      0|            return;
  275|      0|        }
  276|      0|
  277|      0|        // Negative shifts are undefined behaviour
  278|      0|        if (shift < 0)
  279|      0|        {
  280|      0|            processor.Raise(Exception::BadShift);
  281|      0|            return;
  282|      0|        }
  283|      0|
  284|      0|        phi::i32 new_value = base.get() >> shift.get();
  285|      0|
  286|      0|        processor.IntRegisterSetSignedValue(dest_reg, new_value);
  287|      0|    }
  288|       |
  289|       |    // Behavior is the same for logical and arithmetic shifts
  290|       |    static void ShiftLeft(Processor& processor, IntRegisterID dest_reg, phi::i32 base,
  291|       |                          phi::i32 shift)
  292|      0|    {
  293|      0|        if (shift > 31)
  294|      0|        {
  295|      0|            processor.Raise(Exception::BadShift);
  296|      0|
  297|      0|            // Just set register to 0
  298|      0|            processor.IntRegisterSetSignedValue(dest_reg, 0);
  299|      0|            return;
  300|      0|        }
  301|      0|
  302|      0|        // Negative shifts are undefined behaviour
  303|      0|        if (shift < 0)
  304|      0|        {
  305|      0|            processor.Raise(Exception::BadShift);
  306|      0|            return;
  307|      0|        }
  308|      0|
  309|      0|        phi::i32 new_value = base.get() << shift.get();
  310|      0|
  311|      0|        processor.IntRegisterSetSignedValue(dest_reg, new_value);
  312|      0|    }
  313|       |
  314|       |    namespace impl
  315|       |    {
  316|       |        void ADD(Processor& processor, const InstructionArg& arg1, const InstructionArg& arg2,
  317|       |                 const InstructionArg& arg3)
  318|      1|        {
  319|      1|            PHI_ASSERT(arg1.GetType() == ArgumentType::IntRegister);
  320|      1|            PHI_ASSERT(arg2.GetType() == ArgumentType::IntRegister);
  321|      1|            PHI_ASSERT(arg3.GetType() == ArgumentType::IntRegister);
  322|      1|
  323|      1|            const auto& dest_reg = arg1.AsRegisterInt();
  324|      1|            const auto& lhs_reg  = arg2.AsRegisterInt();
  325|      1|            const auto& rhs_reg  = arg3.AsRegisterInt();
  326|      1|
  327|      1|            phi::i32 lhs_value = processor.IntRegisterGetSignedValue(lhs_reg.register_id);
  328|      1|            phi::i32 rhs_value = processor.IntRegisterGetSignedValue(rhs_reg.register_id);
  329|      1|
  330|      1|            Addition(processor, dest_reg.register_id, lhs_value, rhs_value);
  331|      1|        }
  332|       |
  333|       |        void ADDI(Processor& processor, const InstructionArg& arg1, const InstructionArg& arg2,
  334|       |                  const InstructionArg& arg3)
  335|      0|        {
  336|      0|            PHI_ASSERT(arg1.GetType() == ArgumentType::IntRegister);
  337|      0|            PHI_ASSERT(arg2.GetType() == ArgumentType::IntRegister);
  338|      0|            PHI_ASSERT(arg3.GetType() == ArgumentType::ImmediateInteger);
  339|      0|
  340|      0|            const auto& dest_reg  = arg1.AsRegisterInt();
  341|      0|            const auto& src_reg   = arg2.AsRegisterInt();
  342|      0|            const auto& imm_value = arg3.AsImmediateValue();
  343|      0|
  344|      0|            phi::i32 src_value = processor.IntRegisterGetSignedValue(src_reg.register_id);
  345|      0|
  346|      0|            Addition(processor, dest_reg.register_id, src_value, imm_value.signed_value);
  347|      0|        }
  348|       |
  349|       |        void ADDU(Processor& processor, const InstructionArg& arg1, const InstructionArg& arg2,
  350|       |                  const InstructionArg& arg3)
  351|      0|        {
  352|      0|            PHI_ASSERT(arg1.GetType() == ArgumentType::IntRegister);
  353|      0|            PHI_ASSERT(arg2.GetType() == ArgumentType::IntRegister);
  354|      0|            PHI_ASSERT(arg3.GetType() == ArgumentType::IntRegister);
  355|      0|
  356|      0|            const auto& dest_reg = arg1.AsRegisterInt();
  357|      0|            const auto& lhs_reg  = arg2.AsRegisterInt();
  358|      0|            const auto& rhs_reg  = arg3.AsRegisterInt();
  359|      0|
  360|      0|            phi::u32 lhs_value = processor.IntRegisterGetUnsignedValue(lhs_reg.register_id);
  361|      0|            phi::u32 rhs_value = processor.IntRegisterGetUnsignedValue(rhs_reg.register_id);
  362|      0|
  363|      0|            Addition(processor, dest_reg.register_id, lhs_value, rhs_value);
  364|      0|        }
  365|       |
  366|       |        void ADDUI(Processor& processor, const InstructionArg& arg1, const InstructionArg& arg2,
  367|       |                   const InstructionArg& arg3)
  368|      0|        {
  369|      0|            PHI_ASSERT(arg1.GetType() == ArgumentType::IntRegister);
  370|      0|            PHI_ASSERT(arg2.GetType() == ArgumentType::IntRegister);
  371|      0|            PHI_ASSERT(arg3.GetType() == ArgumentType::ImmediateInteger);
  372|      0|
  373|      0|            const auto& dest_reg  = arg1.AsRegisterInt();
  374|      0|            const auto& src_reg   = arg2.AsRegisterInt();
  375|      0|            const auto& imm_value = arg3.AsImmediateValue();
  376|      0|
  377|      0|            phi::u32 src_value = processor.IntRegisterGetUnsignedValue(src_reg.register_id);
  378|      0|
  379|      0|            Addition(processor, dest_reg.register_id, src_value, imm_value.unsigned_value);
  380|      0|        }
  381|       |
  382|       |        void ADDF(Processor& processor, const InstructionArg& arg1, const InstructionArg& arg2,
  383|       |                  const InstructionArg& arg3)
  384|      0|        {
  385|      0|            PHI_ASSERT(arg1.GetType() == ArgumentType::FloatRegister);
  386|      0|            PHI_ASSERT(arg2.GetType() == ArgumentType::FloatRegister);
  387|      0|            PHI_ASSERT(arg3.GetType() == ArgumentType::FloatRegister);
  388|      0|
  389|      0|            const auto& dest_reg = arg1.AsRegisterFloat().register_id;
  390|      0|            const auto& lhs_reg  = arg2.AsRegisterFloat().register_id;
  391|      0|            const auto& rhs_reg  = arg3.AsRegisterFloat().register_id;
  392|      0|
  393|      0|            const phi::f32 lhs_value = processor.FloatRegisterGetFloatValue(lhs_reg);
  394|      0|            const phi::f32 rhs_value = processor.FloatRegisterGetFloatValue(rhs_reg);
  395|      0|
  396|      0|            const phi::f32 new_value = lhs_value + rhs_value;
  397|      0|
  398|      0|            processor.FloatRegisterSetFloatValue(dest_reg, new_value);
  399|      0|        }
  400|       |
  401|       |        void ADDD(Processor& processor, const InstructionArg& arg1, const InstructionArg& arg2,
  402|       |                  const InstructionArg& arg3)
  403|      0|        {
  404|      0|            PHI_ASSERT(arg1.GetType() == ArgumentType::FloatRegister);
  405|      0|            PHI_ASSERT(arg2.GetType() == ArgumentType::FloatRegister);
  406|      0|            PHI_ASSERT(arg3.GetType() == ArgumentType::FloatRegister);
  407|      0|
  408|      0|            const auto& dest_reg = arg1.AsRegisterFloat().register_id;
  409|      0|            const auto& lhs_reg  = arg2.AsRegisterFloat().register_id;
  410|      0|            const auto& rhs_reg  = arg3.AsRegisterFloat().register_id;
  411|      0|
  412|      0|            const phi::f64 lhs_value = processor.FloatRegisterGetDoubleValue(lhs_reg);
  413|      0|            const phi::f64 rhs_value = processor.FloatRegisterGetDoubleValue(rhs_reg);
  414|      0|
  415|      0|            const phi::f64 new_value = lhs_value + rhs_value;
  416|      0|
  417|      0|            processor.FloatRegisterSetDoubleValue(dest_reg, new_value);
  418|      0|        }
  419|       |
  420|       |        void SUB(Processor& processor, const InstructionArg& arg1, const InstructionArg& arg2,
  421|       |                 const InstructionArg& arg3)
  422|      0|        {
  423|      0|            PHI_ASSERT(arg1.GetType() == ArgumentType::IntRegister);
  424|      0|            PHI_ASSERT(arg2.GetType() == ArgumentType::IntRegister);
  425|      0|            PHI_ASSERT(arg3.GetType() == ArgumentType::IntRegister);
  426|      0|
  427|      0|            const auto& dest_reg = arg1.AsRegisterInt();
  428|      0|            const auto& lhs_reg  = arg2.AsRegisterInt();
  429|      0|            const auto& rhs_reg  = arg3.AsRegisterInt();
  430|      0|
  431|      0|            phi::i32 lhs_value = processor.IntRegisterGetSignedValue(lhs_reg.register_id);
  432|      0|            phi::i32 rhs_value = processor.IntRegisterGetSignedValue(rhs_reg.register_id);
  433|      0|
  434|      0|            Subtraction(processor, dest_reg.register_id, lhs_value, rhs_value);
  435|      0|        }
  436|       |
  437|       |        void SUBI(Processor& processor, const InstructionArg& arg1, const InstructionArg& arg2,
  438|       |                  const InstructionArg& arg3)
  439|      0|        {
  440|      0|            PHI_ASSERT(arg1.GetType() == ArgumentType::IntRegister);
  441|      0|            PHI_ASSERT(arg2.GetType() == ArgumentType::IntRegister);
  442|      0|            PHI_ASSERT(arg3.GetType() == ArgumentType::ImmediateInteger);
  443|      0|
  444|      0|            const auto& dest_reg  = arg1.AsRegisterInt();
  445|      0|            const auto& src_reg   = arg2.AsRegisterInt();
  446|      0|            const auto& imm_value = arg3.AsImmediateValue();
  447|      0|
  448|      0|            phi::i32 src_value = processor.IntRegisterGetSignedValue(src_reg.register_id);
  449|      0|
  450|      0|            Subtraction(processor, dest_reg.register_id, src_value, imm_value.signed_value);
  451|      0|        }
  452|       |
  453|       |        void SUBU(Processor& processor, const InstructionArg& arg1, const InstructionArg& arg2,
  454|       |                  const InstructionArg& arg3)
  455|      0|        {
  456|      0|            PHI_ASSERT(arg1.GetType() == ArgumentType::IntRegister);
  457|      0|            PHI_ASSERT(arg2.GetType() == ArgumentType::IntRegister);
  458|      0|            PHI_ASSERT(arg3.GetType() == ArgumentType::IntRegister);
  459|      0|
  460|      0|            const auto& dest_reg = arg1.AsRegisterInt();
  461|      0|            const auto& lhs_reg  = arg2.AsRegisterInt();
  462|      0|            const auto& rhs_reg  = arg3.AsRegisterInt();
  463|      0|
  464|      0|            phi::u32 lhs_value = processor.IntRegisterGetUnsignedValue(lhs_reg.register_id);
  465|      0|            phi::u32 rhs_value = processor.IntRegisterGetUnsignedValue(rhs_reg.register_id);
  466|      0|
  467|      0|            Subtraction(processor, dest_reg.register_id, lhs_value, rhs_value);
  468|      0|        }
  469|       |
  470|       |        void SUBUI(Processor& processor, const InstructionArg& arg1, const InstructionArg& arg2,
  471|       |                   const InstructionArg& arg3)
  472|      0|        {
  473|      0|            PHI_ASSERT(arg1.GetType() == ArgumentType::IntRegister);
  474|      0|            PHI_ASSERT(arg2.GetType() == ArgumentType::IntRegister);
  475|      0|            PHI_ASSERT(arg3.GetType() == ArgumentType::ImmediateInteger);
  476|      0|
  477|      0|            const auto& dest_reg  = arg1.AsRegisterInt();
  478|      0|            const auto& src_reg   = arg2.AsRegisterInt();
  479|      0|            const auto& imm_value = arg3.AsImmediateValue();
  480|      0|
  481|      0|            phi::u32 src_value = processor.IntRegisterGetUnsignedValue(src_reg.register_id);
  482|      0|
  483|      0|            Subtraction(processor, dest_reg.register_id, src_value, imm_value.unsigned_value);
  484|      0|        }
  485|       |
  486|       |        void SUBF(Processor& processor, const InstructionArg& arg1, const InstructionArg& arg2,
  487|       |                  const InstructionArg& arg3)
  488|      0|        {
  489|      0|            PHI_ASSERT(arg1.GetType() == ArgumentType::FloatRegister);
  490|      0|            PHI_ASSERT(arg2.GetType() == ArgumentType::FloatRegister);
  491|      0|            PHI_ASSERT(arg3.GetType() == ArgumentType::FloatRegister);
  492|      0|
  493|      0|            const auto& dest_reg = arg1.AsRegisterFloat().register_id;
  494|      0|            const auto& lhs_reg  = arg2.AsRegisterFloat().register_id;
  495|      0|            const auto& rhs_reg  = arg3.AsRegisterFloat().register_id;
  496|      0|
  497|      0|            const phi::f32 lhs_value = processor.FloatRegisterGetFloatValue(lhs_reg);
  498|      0|            const phi::f32 rhs_value = processor.FloatRegisterGetFloatValue(rhs_reg);
  499|      0|
  500|      0|            const phi::f32 new_value = lhs_value - rhs_value;
  501|      0|
  502|      0|            processor.FloatRegisterSetFloatValue(dest_reg, new_value);
  503|      0|        }
  504|       |
  505|       |        void SUBD(Processor& processor, const InstructionArg& arg1, const InstructionArg& arg2,
  506|       |                  const InstructionArg& arg3)
  507|      0|        {
  508|      0|            PHI_ASSERT(arg1.GetType() == ArgumentType::FloatRegister);
  509|      0|            PHI_ASSERT(arg2.GetType() == ArgumentType::FloatRegister);
  510|      0|            PHI_ASSERT(arg3.GetType() == ArgumentType::FloatRegister);
  511|      0|
  512|      0|            const auto& dest_reg = arg1.AsRegisterFloat().register_id;
  513|      0|            const auto& lhs_reg  = arg2.AsRegisterFloat().register_id;
  514|      0|            const auto& rhs_reg  = arg3.AsRegisterFloat().register_id;
  515|      0|
  516|      0|            const phi::f64 lhs_value = processor.FloatRegisterGetDoubleValue(lhs_reg);
  517|      0|            const phi::f64 rhs_value = processor.FloatRegisterGetDoubleValue(rhs_reg);
  518|      0|
  519|      0|            const phi::f64 new_value = lhs_value - rhs_value;
  520|      0|
  521|      0|            processor.FloatRegisterSetDoubleValue(dest_reg, new_value);
  522|      0|        }
  523|       |
  524|       |        void MULT(Processor& processor, const InstructionArg& arg1, const InstructionArg& arg2,
  525|       |                  const InstructionArg& arg3)
  526|      0|        {
  527|      0|            PHI_ASSERT(arg1.GetType() == ArgumentType::IntRegister);
  528|      0|            PHI_ASSERT(arg2.GetType() == ArgumentType::IntRegister);
  529|      0|            PHI_ASSERT(arg3.GetType() == ArgumentType::IntRegister);
  530|      0|
  531|      0|            const auto& dest_reg = arg1.AsRegisterInt();
  532|      0|            const auto& lhs_reg  = arg2.AsRegisterInt();
  533|      0|            const auto& rhs_reg  = arg3.AsRegisterInt();
  534|      0|
  535|      0|            phi::i32 lhs_value = processor.IntRegisterGetSignedValue(lhs_reg.register_id);
  536|      0|            phi::i32 rhs_value = processor.IntRegisterGetSignedValue(rhs_reg.register_id);
  537|      0|
  538|      0|            Multiplication(processor, dest_reg.register_id, lhs_value, rhs_value);
  539|      0|        }
  540|       |
  541|       |        void MULTI(Processor& processor, const InstructionArg& arg1, const InstructionArg& arg2,
  542|       |                   const InstructionArg& arg3)
  543|      0|        {
  544|      0|            PHI_ASSERT(arg1.GetType() == ArgumentType::IntRegister);
  545|      0|            PHI_ASSERT(arg2.GetType() == ArgumentType::IntRegister);
  546|      0|            PHI_ASSERT(arg3.GetType() == ArgumentType::ImmediateInteger);
  547|      0|
  548|      0|            const auto& dest_reg  = arg1.AsRegisterInt();
  549|      0|            const auto& src_reg   = arg2.AsRegisterInt();
  550|      0|            const auto& imm_value = arg3.AsImmediateValue();
  551|      0|
  552|      0|            phi::i32 src_value = processor.IntRegisterGetSignedValue(src_reg.register_id);
  553|      0|
  554|      0|            Multiplication(processor, dest_reg.register_id, src_value, imm_value.signed_value);
  555|      0|        }
  556|       |
  557|       |        void MULTU(Processor& processor, const InstructionArg& arg1, const InstructionArg& arg2,
  558|       |                   const InstructionArg& arg3)
  559|      0|        {
  560|      0|            PHI_ASSERT(arg1.GetType() == ArgumentType::IntRegister);
  561|      0|            PHI_ASSERT(arg2.GetType() == ArgumentType::IntRegister);
  562|      0|            PHI_ASSERT(arg3.GetType() == ArgumentType::IntRegister);
  563|      0|
  564|      0|            const auto& dest_reg = arg1.AsRegisterInt();
  565|      0|            const auto& lhs_reg  = arg2.AsRegisterInt();
  566|      0|            const auto& rhs_reg  = arg3.AsRegisterInt();
  567|      0|
  568|      0|            phi::u32 lhs_value = processor.IntRegisterGetUnsignedValue(lhs_reg.register_id);
  569|      0|            phi::u32 rhs_value = processor.IntRegisterGetUnsignedValue(rhs_reg.register_id);
  570|      0|
  571|      0|            Multiplication(processor, dest_reg.register_id, lhs_value, rhs_value);
  572|      0|        }
  573|       |
  574|       |        void MULTUI(Processor& processor, const InstructionArg& arg1, const InstructionArg& arg2,
  575|       |                    const InstructionArg& arg3)
  576|      0|        {
  577|      0|            PHI_ASSERT(arg1.GetType() == ArgumentType::IntRegister);
  578|      0|            PHI_ASSERT(arg2.GetType() == ArgumentType::IntRegister);
  579|      0|            PHI_ASSERT(arg3.GetType() == ArgumentType::ImmediateInteger);
  580|      0|
  581|      0|            const auto& dest_reg  = arg1.AsRegisterInt();
  582|      0|            const auto& src_reg   = arg2.AsRegisterInt();
  583|      0|            const auto& imm_value = arg3.AsImmediateValue();
  584|      0|
  585|      0|            phi::u32 src_value = processor.IntRegisterGetUnsignedValue(src_reg.register_id);
  586|      0|
  587|      0|            Multiplication(processor, dest_reg.register_id, src_value, imm_value.unsigned_value);
  588|      0|        }
  589|       |
  590|       |        void MULTF(Processor& processor, const InstructionArg& arg1, const InstructionArg& arg2,
  591|       |                   const InstructionArg& arg3)
  592|      0|        {
  593|      0|            PHI_ASSERT(arg1.GetType() == ArgumentType::FloatRegister);
  594|      0|            PHI_ASSERT(arg2.GetType() == ArgumentType::FloatRegister);
  595|      0|            PHI_ASSERT(arg3.GetType() == ArgumentType::FloatRegister);
  596|      0|
  597|      0|            const auto& dest_reg = arg1.AsRegisterFloat().register_id;
  598|      0|            const auto& lhs_reg  = arg2.AsRegisterFloat().register_id;
  599|      0|            const auto& rhs_reg  = arg3.AsRegisterFloat().register_id;
  600|      0|
  601|      0|            const phi::f32 lhs_value = processor.FloatRegisterGetFloatValue(lhs_reg);
  602|      0|            const phi::f32 rhs_value = processor.FloatRegisterGetFloatValue(rhs_reg);
  603|      0|
  604|      0|            const phi::f32 new_value = lhs_value * rhs_value;
  605|      0|
  606|      0|            processor.FloatRegisterSetFloatValue(dest_reg, new_value);
  607|      0|        }
  608|       |
  609|       |        void MULTD(Processor& processor, const InstructionArg& arg1, const InstructionArg& arg2,
  610|       |                   const InstructionArg& arg3)
  611|      0|        {
  612|      0|            PHI_ASSERT(arg1.GetType() == ArgumentType::FloatRegister);
  613|      0|            PHI_ASSERT(arg2.GetType() == ArgumentType::FloatRegister);
  614|      0|            PHI_ASSERT(arg3.GetType() == ArgumentType::FloatRegister);
  615|      0|
  616|      0|            const auto& dest_reg = arg1.AsRegisterFloat().register_id;
  617|      0|            const auto& lhs_reg  = arg2.AsRegisterFloat().register_id;
  618|      0|            const auto& rhs_reg  = arg3.AsRegisterFloat().register_id;
  619|      0|
  620|      0|            const phi::f64 lhs_value = processor.FloatRegisterGetDoubleValue(lhs_reg);
  621|      0|            const phi::f64 rhs_value = processor.FloatRegisterGetDoubleValue(rhs_reg);
  622|      0|
  623|      0|            const phi::f64 new_value = lhs_value * rhs_value;
  624|      0|
  625|      0|            processor.FloatRegisterSetDoubleValue(dest_reg, new_value);
  626|      0|        }
  627|       |
  628|       |        void DIV(Processor& processor, const InstructionArg& arg1, const InstructionArg& arg2,
  629|       |                 const InstructionArg& arg3)
  630|      0|        {
  631|      0|            PHI_ASSERT(arg1.GetType() == ArgumentType::IntRegister);
  632|      0|            PHI_ASSERT(arg2.GetType() == ArgumentType::IntRegister);
  633|      0|            PHI_ASSERT(arg3.GetType() == ArgumentType::IntRegister);
  634|      0|
  635|      0|            const auto& dest_reg = arg1.AsRegisterInt();
  636|      0|            const auto& lhs_reg  = arg2.AsRegisterInt();
  637|      0|            const auto& rhs_reg  = arg3.AsRegisterInt();
  638|      0|
  639|      0|            phi::i32 lhs_value = processor.IntRegisterGetSignedValue(lhs_reg.register_id);
  640|      0|            phi::i32 rhs_value = processor.IntRegisterGetSignedValue(rhs_reg.register_id);
  641|      0|
  642|      0|            Division(processor, dest_reg.register_id, lhs_value, rhs_value);
  643|      0|        }
  644|       |
  645|       |        void DIVI(Processor& processor, const InstructionArg& arg1, const InstructionArg& arg2,
  646|       |                  const InstructionArg& arg3)
  647|      0|        {
  648|      0|            PHI_ASSERT(arg1.GetType() == ArgumentType::IntRegister);
  649|      0|            PHI_ASSERT(arg2.GetType() == ArgumentType::IntRegister);
  650|      0|            PHI_ASSERT(arg3.GetType() == ArgumentType::ImmediateInteger);
  651|      0|
  652|      0|            const auto& dest_reg  = arg1.AsRegisterInt();
  653|      0|            const auto& src_reg   = arg2.AsRegisterInt();
  654|      0|            const auto& imm_value = arg3.AsImmediateValue();
  655|      0|
  656|      0|            phi::i32 src_value = processor.IntRegisterGetSignedValue(src_reg.register_id);
  657|      0|
  658|      0|            Division(processor, dest_reg.register_id, src_value, imm_value.signed_value);
  659|      0|        }
  660|       |
  661|       |        void DIVU(Processor& processor, const InstructionArg& arg1, const InstructionArg& arg2,
  662|       |                  const InstructionArg& arg3)
  663|      0|        {
  664|      0|            PHI_ASSERT(arg1.GetType() == ArgumentType::IntRegister);
  665|      0|            PHI_ASSERT(arg2.GetType() == ArgumentType::IntRegister);
  666|      0|            PHI_ASSERT(arg3.GetType() == ArgumentType::IntRegister);
  667|      0|
  668|      0|            const auto& dest_reg = arg1.AsRegisterInt();
  669|      0|            const auto& lhs_reg  = arg2.AsRegisterInt();
  670|      0|            const auto& rhs_reg  = arg3.AsRegisterInt();
  671|      0|
  672|      0|            phi::u32 lhs_value = processor.IntRegisterGetUnsignedValue(lhs_reg.register_id);
  673|      0|            phi::u32 rhs_value = processor.IntRegisterGetUnsignedValue(rhs_reg.register_id);
  674|      0|
  675|      0|            Division(processor, dest_reg.register_id, lhs_value, rhs_value);
  676|      0|        }
  677|       |
  678|       |        void DIVUI(Processor& processor, const InstructionArg& arg1, const InstructionArg& arg2,
  679|       |                   const InstructionArg& arg3)
  680|      0|        {
  681|      0|            PHI_ASSERT(arg1.GetType() == ArgumentType::IntRegister);
  682|      0|            PHI_ASSERT(arg2.GetType() == ArgumentType::IntRegister);
  683|      0|            PHI_ASSERT(arg3.GetType() == ArgumentType::ImmediateInteger);
  684|      0|
  685|      0|            const auto& dest_reg  = arg1.AsRegisterInt();
  686|      0|            const auto& src_reg   = arg2.AsRegisterInt();
  687|      0|            const auto& imm_value = arg3.AsImmediateValue();
  688|      0|
  689|      0|            phi::u32 src_value = processor.IntRegisterGetUnsignedValue(src_reg.register_id);
  690|      0|
  691|      0|            Division(processor, dest_reg.register_id, src_value, imm_value.unsigned_value);
  692|      0|        }
  693|       |
  694|       |        void DIVF(Processor& processor, const InstructionArg& arg1, const InstructionArg& arg2,
  695|       |                  const InstructionArg& arg3)
  696|      0|        {
  697|      0|            PHI_ASSERT(arg1.GetType() == ArgumentType::FloatRegister);
  698|      0|            PHI_ASSERT(arg2.GetType() == ArgumentType::FloatRegister);
  699|      0|            PHI_ASSERT(arg3.GetType() == ArgumentType::FloatRegister);
  700|      0|
  701|      0|            const auto& dest_reg = arg1.AsRegisterFloat().register_id;
  702|      0|            const auto& lhs_reg  = arg2.AsRegisterFloat().register_id;
  703|      0|            const auto& rhs_reg  = arg3.AsRegisterFloat().register_id;
  704|      0|
  705|      0|            const phi::f32 lhs_value = processor.FloatRegisterGetFloatValue(lhs_reg);
  706|      0|            const phi::f32 rhs_value = processor.FloatRegisterGetFloatValue(rhs_reg);
  707|      0|
  708|      0|            if (rhs_value.get() == 0.0f)
  709|      0|            {
  710|      0|                processor.Raise(Exception::DivideByZero);
  711|      0|                return;
  712|      0|            }
  713|      0|
  714|      0|            const phi::f32 new_value = lhs_value / rhs_value;
  715|      0|
  716|      0|            processor.FloatRegisterSetFloatValue(dest_reg, new_value);
  717|      0|        }
  718|       |
  719|       |        void DIVD(Processor& processor, const InstructionArg& arg1, const InstructionArg& arg2,
  720|       |                  const InstructionArg& arg3)
  721|      0|        {
  722|      0|            PHI_ASSERT(arg1.GetType() == ArgumentType::FloatRegister);
  723|      0|            PHI_ASSERT(arg2.GetType() == ArgumentType::FloatRegister);
  724|      0|            PHI_ASSERT(arg3.GetType() == ArgumentType::FloatRegister);
  725|      0|
  726|      0|            const auto& dest_reg = arg1.AsRegisterFloat().register_id;
  727|      0|            const auto& lhs_reg  = arg2.AsRegisterFloat().register_id;
  728|      0|            const auto& rhs_reg  = arg3.AsRegisterFloat().register_id;
  729|      0|
  730|      0|            const phi::f64 lhs_value = processor.FloatRegisterGetDoubleValue(lhs_reg);
  731|      0|            const phi::f64 rhs_value = processor.FloatRegisterGetDoubleValue(rhs_reg);
  732|      0|
  733|      0|            if (rhs_value.get() == 0.0)
  734|      0|            {
  735|      0|                processor.Raise(Exception::DivideByZero);
  736|      0|                return;
  737|      0|            }
  738|      0|
  739|      0|            const phi::f64 new_value = lhs_value / rhs_value;
  740|      0|
  741|      0|            processor.FloatRegisterSetDoubleValue(dest_reg, new_value);
  742|      0|        }
  743|       |
  744|       |        void SLL(Processor& processor, const InstructionArg& arg1, const InstructionArg& arg2,
  745|       |                 const InstructionArg& arg3)
  746|      0|        {
  747|      0|            PHI_ASSERT(arg1.GetType() == ArgumentType::IntRegister);
  748|      0|            PHI_ASSERT(arg2.GetType() == ArgumentType::IntRegister);
  749|      0|            PHI_ASSERT(arg3.GetType() == ArgumentType::IntRegister);
  750|      0|
  751|      0|            const auto& dest_reg = arg1.AsRegisterInt();
  752|      0|            const auto& lhs_reg  = arg2.AsRegisterInt();
  753|      0|            const auto& rhs_reg  = arg3.AsRegisterInt();
  754|      0|
  755|      0|            phi::i32 lhs_value = processor.IntRegisterGetSignedValue(lhs_reg.register_id);
  756|      0|            phi::i32 rhs_value = processor.IntRegisterGetSignedValue(rhs_reg.register_id);
  757|      0|
  758|      0|            ShiftLeft(processor, dest_reg.register_id, lhs_value, rhs_value);
  759|      0|        }
  760|       |
  761|       |        void SLLI(Processor& processor, const InstructionArg& arg1, const InstructionArg& arg2,
  762|       |                  const InstructionArg& arg3)
  763|      0|        {
  764|      0|            PHI_ASSERT(arg1.GetType() == ArgumentType::IntRegister);
  765|      0|            PHI_ASSERT(arg2.GetType() == ArgumentType::IntRegister);
  766|      0|            PHI_ASSERT(arg3.GetType() == ArgumentType::ImmediateInteger);
  767|      0|
  768|      0|            const auto& dest_reg  = arg1.AsRegisterInt();
  769|      0|            const auto& src_reg   = arg2.AsRegisterInt();
  770|      0|            const auto& imm_value = arg3.AsImmediateValue();
  771|      0|
  772|      0|            phi::i32 src_value   = processor.IntRegisterGetSignedValue(src_reg.register_id);
  773|      0|            phi::i32 shift_value = imm_value.signed_value;
  774|      0|
  775|      0|            ShiftLeft(processor, dest_reg.register_id, src_value, shift_value);
  776|      0|        }
  777|       |
  778|       |        void SRL(Processor& processor, const InstructionArg& arg1, const InstructionArg& arg2,
  779|       |                 const InstructionArg& arg3)
  780|      0|        {
  781|      0|            PHI_ASSERT(arg1.GetType() == ArgumentType::IntRegister);
  782|      0|            PHI_ASSERT(arg2.GetType() == ArgumentType::IntRegister);
  783|      0|            PHI_ASSERT(arg3.GetType() == ArgumentType::IntRegister);
  784|      0|
  785|      0|            const auto& dest_reg = arg1.AsRegisterInt();
  786|      0|            const auto& lhs_reg  = arg2.AsRegisterInt();
  787|      0|            const auto& rhs_reg  = arg3.AsRegisterInt();
  788|      0|
  789|      0|            phi::i32 lhs_value = processor.IntRegisterGetSignedValue(lhs_reg.register_id);
  790|      0|            phi::i32 rhs_value = processor.IntRegisterGetSignedValue(rhs_reg.register_id);
  791|      0|
  792|      0|            ShiftRightLogical(processor, dest_reg.register_id, lhs_value, rhs_value);
  793|      0|        }
  794|       |
  795|       |        void SRLI(Processor& processor, const InstructionArg& arg1, const InstructionArg& arg2,
  796|       |                  const InstructionArg& arg3)
  797|      0|        {
  798|      0|            PHI_ASSERT(arg1.GetType() == ArgumentType::IntRegister);
  799|      0|            PHI_ASSERT(arg2.GetType() == ArgumentType::IntRegister);
  800|      0|            PHI_ASSERT(arg3.GetType() == ArgumentType::ImmediateInteger);
  801|      0|
  802|      0|            const auto& dest_reg  = arg1.AsRegisterInt();
  803|      0|            const auto& src_reg   = arg2.AsRegisterInt();
  804|      0|            const auto& imm_value = arg3.AsImmediateValue();
  805|      0|
  806|      0|            phi::i32 src_value   = processor.IntRegisterGetSignedValue(src_reg.register_id);
  807|      0|            phi::i32 shift_value = imm_value.signed_value;
  808|      0|
  809|      0|            ShiftRightLogical(processor, dest_reg.register_id, src_value, shift_value);
  810|      0|        }
  811|       |
  812|       |        void SLA(Processor& processor, const InstructionArg& arg1, const InstructionArg& arg2,
  813|       |                 const InstructionArg& arg3)
  814|      0|        {
  815|      0|            PHI_ASSERT(arg1.GetType() == ArgumentType::IntRegister);
  816|      0|            PHI_ASSERT(arg2.GetType() == ArgumentType::IntRegister);
  817|      0|            PHI_ASSERT(arg3.GetType() == ArgumentType::IntRegister);
  818|      0|
  819|      0|            const auto& dest_reg = arg1.AsRegisterInt();
  820|      0|            const auto& lhs_reg  = arg2.AsRegisterInt();
  821|      0|            const auto& rhs_reg  = arg3.AsRegisterInt();
  822|      0|
  823|      0|            phi::i32 lhs_value = processor.IntRegisterGetSignedValue(lhs_reg.register_id);
  824|      0|            phi::i32 rhs_value = processor.IntRegisterGetSignedValue(rhs_reg.register_id);
  825|      0|
  826|      0|            ShiftLeft(processor, dest_reg.register_id, lhs_value, rhs_value);
  827|      0|        }
  828|       |
  829|       |        void SLAI(Processor& processor, const InstructionArg& arg1, const InstructionArg& arg2,
  830|       |                  const InstructionArg& arg3)
  831|      0|        {
  832|      0|            PHI_ASSERT(arg1.GetType() == ArgumentType::IntRegister);
  833|      0|            PHI_ASSERT(arg2.GetType() == ArgumentType::IntRegister);
  834|      0|            PHI_ASSERT(arg3.GetType() == ArgumentType::ImmediateInteger);
  835|      0|
  836|      0|            const auto& dest_reg  = arg1.AsRegisterInt();
  837|      0|            const auto& src_reg   = arg2.AsRegisterInt();
  838|      0|            const auto& imm_value = arg3.AsImmediateValue();
  839|      0|
  840|      0|            phi::i32 src_value   = processor.IntRegisterGetSignedValue(src_reg.register_id);
  841|      0|            phi::i32 shift_value = imm_value.signed_value;
  842|      0|
  843|      0|            ShiftLeft(processor, dest_reg.register_id, src_value, shift_value);
  844|      0|        }
  845|       |
  846|       |        void SRA(Processor& processor, const InstructionArg& arg1, const InstructionArg& arg2,
  847|       |                 const InstructionArg& arg3)
  848|      0|        {
  849|      0|            PHI_ASSERT(arg1.GetType() == ArgumentType::IntRegister);
  850|      0|            PHI_ASSERT(arg2.GetType() == ArgumentType::IntRegister);
  851|      0|            PHI_ASSERT(arg3.GetType() == ArgumentType::IntRegister);
  852|      0|
  853|      0|            const auto& dest_reg = arg1.AsRegisterInt();
  854|      0|            const auto& lhs_reg  = arg2.AsRegisterInt();
  855|      0|            const auto& rhs_reg  = arg3.AsRegisterInt();
  856|      0|
  857|      0|            phi::i32 lhs_value = processor.IntRegisterGetSignedValue(lhs_reg.register_id);
  858|      0|            phi::i32 rhs_value = processor.IntRegisterGetSignedValue(rhs_reg.register_id);
  859|      0|
  860|      0|            ShiftRightArithmetic(processor, dest_reg.register_id, lhs_value, rhs_value);
  861|      0|        }
  862|       |
  863|       |        void SRAI(Processor& processor, const InstructionArg& arg1, const InstructionArg& arg2,
  864|       |                  const InstructionArg& arg3)
  865|      0|        {
  866|      0|            PHI_ASSERT(arg1.GetType() == ArgumentType::IntRegister);
  867|      0|            PHI_ASSERT(arg2.GetType() == ArgumentType::IntRegister);
  868|      0|            PHI_ASSERT(arg3.GetType() == ArgumentType::ImmediateInteger);
  869|      0|
  870|      0|            const auto& dest_reg  = arg1.AsRegisterInt();
  871|      0|            const auto& src_reg   = arg2.AsRegisterInt();
  872|      0|            const auto& imm_value = arg3.AsImmediateValue();
  873|      0|
  874|      0|            phi::i32 src_value   = processor.IntRegisterGetSignedValue(src_reg.register_id);
  875|      0|            phi::i32 shift_value = imm_value.signed_value;
  876|      0|
  877|      0|            ShiftRightArithmetic(processor, dest_reg.register_id, src_value, shift_value);
  878|      0|        }
  879|       |
  880|       |        void AND(Processor& processor, const InstructionArg& arg1, const InstructionArg& arg2,
  881|       |                 const InstructionArg& arg3)
  882|      0|        {
  883|      0|            PHI_ASSERT(arg1.GetType() == ArgumentType::IntRegister);
  884|      0|            PHI_ASSERT(arg2.GetType() == ArgumentType::IntRegister);
  885|      0|            PHI_ASSERT(arg3.GetType() == ArgumentType::IntRegister);
  886|      0|
  887|      0|            const auto& dest_reg = arg1.AsRegisterInt();
  888|      0|            const auto& lhs_reg  = arg2.AsRegisterInt();
  889|      0|            const auto& rhs_reg  = arg3.AsRegisterInt();
  890|      0|
  891|      0|            phi::i32 lhs_value = processor.IntRegisterGetSignedValue(lhs_reg.register_id);
  892|      0|            phi::i32 rhs_value = processor.IntRegisterGetSignedValue(rhs_reg.register_id);
  893|      0|            phi::i32 new_value = lhs_value.get() & rhs_value.get();
  894|      0|
  895|      0|            processor.IntRegisterSetSignedValue(dest_reg.register_id, new_value);
  896|      0|        }
  897|       |
  898|       |        void ANDI(Processor& processor, const InstructionArg& arg1, const InstructionArg& arg2,
  899|       |                  const InstructionArg& arg3)
  900|      0|        {
  901|      0|            PHI_ASSERT(arg1.GetType() == ArgumentType::IntRegister);
  902|      0|            PHI_ASSERT(arg2.GetType() == ArgumentType::IntRegister);
  903|      0|            PHI_ASSERT(arg3.GetType() == ArgumentType::ImmediateInteger);
  904|      0|
  905|      0|            const auto& dest_reg  = arg1.AsRegisterInt();
  906|      0|            const auto& src_reg   = arg2.AsRegisterInt();
  907|      0|            const auto& imm_value = arg3.AsImmediateValue();
  908|      0|
  909|      0|            phi::i32 src_value = processor.IntRegisterGetSignedValue(src_reg.register_id);
  910|      0|            phi::i32 new_value = src_value.get() & imm_value.signed_value.get();
  911|      0|
  912|      0|            processor.IntRegisterSetSignedValue(dest_reg.register_id, new_value);
  913|      0|        }
  914|       |
  915|       |        void OR(Processor& processor, const InstructionArg& arg1, const InstructionArg& arg2,
  916|       |                const InstructionArg& arg3)
  917|      0|        {
  918|      0|            PHI_ASSERT(arg1.GetType() == ArgumentType::IntRegister);
  919|      0|            PHI_ASSERT(arg2.GetType() == ArgumentType::IntRegister);
  920|      0|            PHI_ASSERT(arg3.GetType() == ArgumentType::IntRegister);
  921|      0|
  922|      0|            const auto& dest_reg = arg1.AsRegisterInt();
  923|      0|            const auto& lhs_reg  = arg2.AsRegisterInt();
  924|      0|            const auto& rhs_reg  = arg3.AsRegisterInt();
  925|      0|
  926|      0|            phi::i32 lhs_value = processor.IntRegisterGetSignedValue(lhs_reg.register_id);
  927|      0|            phi::i32 rhs_value = processor.IntRegisterGetSignedValue(rhs_reg.register_id);
  928|      0|            phi::i32 new_value = lhs_value.get() | rhs_value.get();
  929|      0|
  930|      0|            processor.IntRegisterSetSignedValue(dest_reg.register_id, new_value);
  931|      0|        }
  932|       |
  933|       |        void ORI(Processor& processor, const InstructionArg& arg1, const InstructionArg& arg2,
  934|       |                 const InstructionArg& arg3)
  935|      0|        {
  936|      0|            PHI_ASSERT(arg1.GetType() == ArgumentType::IntRegister);
  937|      0|            PHI_ASSERT(arg2.GetType() == ArgumentType::IntRegister);
  938|      0|            PHI_ASSERT(arg3.GetType() == ArgumentType::ImmediateInteger);
  939|      0|
  940|      0|            const auto& dest_reg  = arg1.AsRegisterInt();
  941|      0|            const auto& src_reg   = arg2.AsRegisterInt();
  942|      0|            const auto& imm_value = arg3.AsImmediateValue();
  943|      0|
  944|      0|            phi::i32 src_value = processor.IntRegisterGetSignedValue(src_reg.register_id);
  945|      0|            phi::i32 new_value = src_value.get() | imm_value.signed_value.get();
  946|      0|
  947|      0|            processor.IntRegisterSetSignedValue(dest_reg.register_id, new_value);
  948|      0|        }
  949|       |
  950|       |        void XOR(Processor& processor, const InstructionArg& arg1, const InstructionArg& arg2,
  951|       |                 const InstructionArg& arg3)
  952|      0|        {
  953|      0|            PHI_ASSERT(arg1.GetType() == ArgumentType::IntRegister);
  954|      0|            PHI_ASSERT(arg2.GetType() == ArgumentType::IntRegister);
  955|      0|            PHI_ASSERT(arg3.GetType() == ArgumentType::IntRegister);
  956|      0|
  957|      0|            const auto& dest_reg = arg1.AsRegisterInt();
  958|      0|            const auto& lhs_reg  = arg2.AsRegisterInt();
  959|      0|            const auto& rhs_reg  = arg3.AsRegisterInt();
  960|      0|
  961|      0|            phi::i32 lhs_value = processor.IntRegisterGetSignedValue(lhs_reg.register_id);
  962|      0|            phi::i32 rhs_value = processor.IntRegisterGetSignedValue(rhs_reg.register_id);
  963|      0|            phi::i32 new_value = lhs_value.get() ^ rhs_value.get();
  964|      0|
  965|      0|            processor.IntRegisterSetSignedValue(dest_reg.register_id, new_value);
  966|      0|        }
  967|       |
  968|       |        void XORI(Processor& processor, const InstructionArg& arg1, const InstructionArg& arg2,
  969|       |                  const InstructionArg& arg3)
  970|      0|        {
  971|      0|            PHI_ASSERT(arg1.GetType() == ArgumentType::IntRegister);
  972|      0|            PHI_ASSERT(arg2.GetType() == ArgumentType::IntRegister);
  973|      0|            PHI_ASSERT(arg3.GetType() == ArgumentType::ImmediateInteger);
  974|      0|
  975|      0|            const auto& dest_reg  = arg1.AsRegisterInt();
  976|      0|            const auto& src_reg   = arg2.AsRegisterInt();
  977|      0|            const auto& imm_value = arg3.AsImmediateValue();
  978|      0|
  979|      0|            phi::i32 src_value = processor.IntRegisterGetSignedValue(src_reg.register_id);
  980|      0|            phi::i32 new_value = src_value.get() ^ imm_value.signed_value.get();
  981|      0|
  982|      0|            processor.IntRegisterSetSignedValue(dest_reg.register_id, new_value);
  983|      0|        }
  984|       |
  985|       |        void SLT(Processor& processor, const InstructionArg& arg1, const InstructionArg& arg2,
  986|       |                 const InstructionArg& arg3)
  987|      0|        {
  988|      0|            PHI_ASSERT(arg1.GetType() == ArgumentType::IntRegister);
  989|      0|            PHI_ASSERT(arg2.GetType() == ArgumentType::IntRegister);
  990|      0|            PHI_ASSERT(arg3.GetType() == ArgumentType::IntRegister);
  991|      0|
  992|      0|            const auto& dest_reg = arg1.AsRegisterInt();
  993|      0|            const auto& lhs_reg  = arg2.AsRegisterInt();
  994|      0|            const auto& rhs_reg  = arg3.AsRegisterInt();
  995|      0|
  996|      0|            const phi::i32 lhs_value = processor.IntRegisterGetSignedValue(lhs_reg.register_id);
  997|      0|            const phi::i32 rhs_value = processor.IntRegisterGetSignedValue(rhs_reg.register_id);
  998|      0|
  999|      0|            const phi::i32 new_value = (lhs_value < rhs_value ? 1 : 0);
 1000|      0|
 1001|      0|            processor.IntRegisterSetSignedValue(dest_reg.register_id, new_value);
 1002|      0|        }
 1003|       |
 1004|       |        void SLTI(Processor& processor, const InstructionArg& arg1, const InstructionArg& arg2,
 1005|       |                  const InstructionArg& arg3)
 1006|      0|        {
 1007|      0|            PHI_ASSERT(arg1.GetType() == ArgumentType::IntRegister);
 1008|      0|            PHI_ASSERT(arg2.GetType() == ArgumentType::IntRegister);
 1009|      0|            PHI_ASSERT(arg3.GetType() == ArgumentType::ImmediateInteger);
 1010|      0|
 1011|      0|            const auto& dest_reg  = arg1.AsRegisterInt();
 1012|      0|            const auto& src_reg   = arg2.AsRegisterInt();
 1013|      0|            const auto& imm_value = arg3.AsImmediateValue();
 1014|      0|
 1015|      0|            const phi::i32 src_value = processor.IntRegisterGetSignedValue(src_reg.register_id);
 1016|      0|
 1017|      0|            const phi::i32 new_value = (src_value < imm_value.signed_value ? 1 : 0);
 1018|      0|
 1019|      0|            processor.IntRegisterSetSignedValue(dest_reg.register_id, new_value);
 1020|      0|        }
 1021|       |
 1022|       |        void SLTU(Processor& processor, const InstructionArg& arg1, const InstructionArg& arg2,
 1023|       |                  const InstructionArg& arg3)
 1024|      0|        {
 1025|      0|            PHI_ASSERT(arg1.GetType() == ArgumentType::IntRegister);
 1026|      0|            PHI_ASSERT(arg2.GetType() == ArgumentType::IntRegister);
 1027|      0|            PHI_ASSERT(arg3.GetType() == ArgumentType::IntRegister);
 1028|      0|
 1029|      0|            const auto& dest_reg = arg1.AsRegisterInt();
 1030|      0|            const auto& lhs_reg  = arg2.AsRegisterInt();
 1031|      0|            const auto& rhs_reg  = arg3.AsRegisterInt();
 1032|      0|
 1033|      0|            const phi::u32 lhs_value = processor.IntRegisterGetUnsignedValue(lhs_reg.register_id);
 1034|      0|            const phi::u32 rhs_value = processor.IntRegisterGetUnsignedValue(rhs_reg.register_id);
 1035|      0|
 1036|      0|            const phi::u32 new_value = (lhs_value < rhs_value ? 1u : 0u);
 1037|      0|
 1038|      0|            processor.IntRegisterSetUnsignedValue(dest_reg.register_id, new_value);
 1039|      0|        }
 1040|       |
 1041|       |        void SLTUI(Processor& processor, const InstructionArg& arg1, const InstructionArg& arg2,
 1042|       |                   const InstructionArg& arg3)
 1043|      0|        {
 1044|      0|            PHI_ASSERT(arg1.GetType() == ArgumentType::IntRegister);
 1045|      0|            PHI_ASSERT(arg2.GetType() == ArgumentType::IntRegister);
 1046|      0|            PHI_ASSERT(arg3.GetType() == ArgumentType::ImmediateInteger);
 1047|      0|
 1048|      0|            const auto& dest_reg  = arg1.AsRegisterInt();
 1049|      0|            const auto& src_reg   = arg2.AsRegisterInt();
 1050|      0|            const auto& imm_value = arg3.AsImmediateValue();
 1051|      0|
 1052|      0|            const phi::u32 src_value = processor.IntRegisterGetUnsignedValue(src_reg.register_id);
 1053|      0|
 1054|      0|            const phi::u32 new_value = (src_value < imm_value.unsigned_value ? 1u : 0u);
 1055|      0|
 1056|      0|            processor.IntRegisterSetUnsignedValue(dest_reg.register_id, new_value);
 1057|      0|        }
 1058|       |
 1059|       |        void LTF(Processor& processor, const InstructionArg& arg1, const InstructionArg& arg2,
 1060|       |                 const InstructionArg& arg3)
 1061|      0|        {
 1062|      0|            PHI_ASSERT(arg1.GetType() == ArgumentType::FloatRegister);
 1063|      0|            PHI_ASSERT(arg2.GetType() == ArgumentType::FloatRegister);
 1064|      0|            PHI_ASSERT(arg3.GetType() == ArgumentType::None);
 1065|      0|
 1066|      0|            const FloatRegisterID lhs_reg = arg1.AsRegisterFloat().register_id;
 1067|      0|            const FloatRegisterID rhs_reg = arg2.AsRegisterFloat().register_id;
 1068|      0|
 1069|      0|            const phi::f32 lhs_value = processor.FloatRegisterGetFloatValue(lhs_reg);
 1070|      0|            const phi::f32 rhs_value = processor.FloatRegisterGetFloatValue(rhs_reg);
 1071|      0|
 1072|      0|            const phi::Boolean new_value = (lhs_value < rhs_value);
 1073|      0|
 1074|      0|            processor.SetFPSRValue(new_value);
 1075|      0|        }
 1076|       |
 1077|       |        void LTD(Processor& processor, const InstructionArg& arg1, const InstructionArg& arg2,
 1078|       |                 const InstructionArg& arg3)
 1079|      0|        {
 1080|      0|            PHI_ASSERT(arg1.GetType() == ArgumentType::FloatRegister);
 1081|      0|            PHI_ASSERT(arg2.GetType() == ArgumentType::FloatRegister);
 1082|      0|            PHI_ASSERT(arg3.GetType() == ArgumentType::None);
 1083|      0|
 1084|      0|            const FloatRegisterID lhs_reg = arg1.AsRegisterFloat().register_id;
 1085|      0|            const FloatRegisterID rhs_reg = arg2.AsRegisterFloat().register_id;
 1086|      0|
 1087|      0|            const phi::f64 lhs_value = processor.FloatRegisterGetDoubleValue(lhs_reg);
 1088|      0|            const phi::f64 rhs_value = processor.FloatRegisterGetDoubleValue(rhs_reg);
 1089|      0|
 1090|      0|            const phi::Boolean new_value = (lhs_value < rhs_value);
 1091|      0|
 1092|      0|            processor.SetFPSRValue(new_value);
 1093|      0|        }
 1094|       |
 1095|       |        void SGT(Processor& processor, const InstructionArg& arg1, const InstructionArg& arg2,
 1096|       |                 const InstructionArg& arg3)
 1097|      0|        {
 1098|      0|            PHI_ASSERT(arg1.GetType() == ArgumentType::IntRegister);
 1099|      0|            PHI_ASSERT(arg2.GetType() == ArgumentType::IntRegister);
 1100|      0|            PHI_ASSERT(arg3.GetType() == ArgumentType::IntRegister);
 1101|      0|
 1102|      0|            const auto& dest_reg = arg1.AsRegisterInt();
 1103|      0|            const auto& lhs_reg  = arg2.AsRegisterInt();
 1104|      0|            const auto& rhs_reg  = arg3.AsRegisterInt();
 1105|      0|
 1106|      0|            const phi::i32 lhs_value = processor.IntRegisterGetSignedValue(lhs_reg.register_id);
 1107|      0|            const phi::i32 rhs_value = processor.IntRegisterGetSignedValue(rhs_reg.register_id);
 1108|      0|
 1109|      0|            const phi::i32 new_value = (lhs_value > rhs_value ? 1 : 0);
 1110|      0|
 1111|      0|            processor.IntRegisterSetSignedValue(dest_reg.register_id, new_value);
 1112|      0|        }
 1113|       |
 1114|       |        void SGTI(Processor& processor, const InstructionArg& arg1, const InstructionArg& arg2,
 1115|       |                  const InstructionArg& arg3)
 1116|      0|        {
 1117|      0|            PHI_ASSERT(arg1.GetType() == ArgumentType::IntRegister);
 1118|      0|            PHI_ASSERT(arg2.GetType() == ArgumentType::IntRegister);
 1119|      0|            PHI_ASSERT(arg3.GetType() == ArgumentType::ImmediateInteger);
 1120|      0|
 1121|      0|            const auto& dest_reg  = arg1.AsRegisterInt();
 1122|      0|            const auto& src_reg   = arg2.AsRegisterInt();
 1123|      0|            const auto& imm_value = arg3.AsImmediateValue();
 1124|      0|
 1125|      0|            const phi::i32 src_value = processor.IntRegisterGetSignedValue(src_reg.register_id);
 1126|      0|
 1127|      0|            const phi::i32 new_value = (src_value > imm_value.signed_value ? 1 : 0);
 1128|      0|
 1129|      0|            processor.IntRegisterSetSignedValue(dest_reg.register_id, new_value);
 1130|      0|        }
 1131|       |
 1132|       |        void SGTU(Processor& processor, const InstructionArg& arg1, const InstructionArg& arg2,
 1133|       |                  const InstructionArg& arg3)
 1134|      0|        {
 1135|      0|            PHI_ASSERT(arg1.GetType() == ArgumentType::IntRegister);
 1136|      0|            PHI_ASSERT(arg2.GetType() == ArgumentType::IntRegister);
 1137|      0|            PHI_ASSERT(arg3.GetType() == ArgumentType::IntRegister);
 1138|      0|
 1139|      0|            const auto& dest_reg = arg1.AsRegisterInt();
 1140|      0|            const auto& lhs_reg  = arg2.AsRegisterInt();
 1141|      0|            const auto& rhs_reg  = arg3.AsRegisterInt();
 1142|      0|
 1143|      0|            const phi::u32 lhs_value = processor.IntRegisterGetUnsignedValue(lhs_reg.register_id);
 1144|      0|            const phi::u32 rhs_value = processor.IntRegisterGetUnsignedValue(rhs_reg.register_id);
 1145|      0|
 1146|      0|            const phi::u32 new_value = (lhs_value > rhs_value ? 1u : 0u);
 1147|      0|
 1148|      0|            processor.IntRegisterSetUnsignedValue(dest_reg.register_id, new_value);
 1149|      0|        }
 1150|       |
 1151|       |        void SGTUI(Processor& processor, const InstructionArg& arg1, const InstructionArg& arg2,
 1152|       |                   const InstructionArg& arg3)
 1153|      0|        {
 1154|      0|            PHI_ASSERT(arg1.GetType() == ArgumentType::IntRegister);
 1155|      0|            PHI_ASSERT(arg2.GetType() == ArgumentType::IntRegister);
 1156|      0|            PHI_ASSERT(arg3.GetType() == ArgumentType::ImmediateInteger);
 1157|      0|
 1158|      0|            const auto& dest_reg  = arg1.AsRegisterInt();
 1159|      0|            const auto& src_reg   = arg2.AsRegisterInt();
 1160|      0|            const auto& imm_value = arg3.AsImmediateValue();
 1161|      0|
 1162|      0|            const phi::u32 src_value = processor.IntRegisterGetUnsignedValue(src_reg.register_id);
 1163|      0|
 1164|      0|            const phi::u32 new_value = (src_value > imm_value.unsigned_value ? 1u : 0u);
 1165|      0|
 1166|      0|            processor.IntRegisterSetUnsignedValue(dest_reg.register_id, new_value);
 1167|      0|        }
 1168|       |
 1169|       |        void GTF(Processor& processor, const InstructionArg& arg1, const InstructionArg& arg2,
 1170|       |                 const InstructionArg& arg3)
 1171|      0|        {
 1172|      0|            PHI_ASSERT(arg1.GetType() == ArgumentType::FloatRegister);
 1173|      0|            PHI_ASSERT(arg2.GetType() == ArgumentType::FloatRegister);
 1174|      0|            PHI_ASSERT(arg3.GetType() == ArgumentType::None);
 1175|      0|
 1176|      0|            const FloatRegisterID lhs_reg = arg1.AsRegisterFloat().register_id;
 1177|      0|            const FloatRegisterID rhs_reg = arg2.AsRegisterFloat().register_id;
 1178|      0|
 1179|      0|            const phi::f32 lhs_value = processor.FloatRegisterGetFloatValue(lhs_reg);
 1180|      0|            const phi::f32 rhs_value = processor.FloatRegisterGetFloatValue(rhs_reg);
 1181|      0|
 1182|      0|            const phi::Boolean new_value = (lhs_value > rhs_value);
 1183|      0|
 1184|      0|            processor.SetFPSRValue(new_value);
 1185|      0|        }
 1186|       |
 1187|       |        void GTD(Processor& processor, const InstructionArg& arg1, const InstructionArg& arg2,
 1188|       |                 const InstructionArg& arg3)
 1189|      0|        {
 1190|      0|            PHI_ASSERT(arg1.GetType() == ArgumentType::FloatRegister);
 1191|      0|            PHI_ASSERT(arg2.GetType() == ArgumentType::FloatRegister);
 1192|      0|            PHI_ASSERT(arg3.GetType() == ArgumentType::None);
 1193|      0|
 1194|      0|            const FloatRegisterID lhs_reg = arg1.AsRegisterFloat().register_id;
 1195|      0|            const FloatRegisterID rhs_reg = arg2.AsRegisterFloat().register_id;
 1196|      0|
 1197|      0|            const phi::f64 lhs_value = processor.FloatRegisterGetDoubleValue(lhs_reg);
 1198|      0|            const phi::f64 rhs_value = processor.FloatRegisterGetDoubleValue(rhs_reg);
 1199|      0|
 1200|      0|            const phi::Boolean new_value = (lhs_value > rhs_value);
 1201|      0|
 1202|      0|            processor.SetFPSRValue(new_value);
 1203|      0|        }
 1204|       |
 1205|       |        void SLE(Processor& processor, const InstructionArg& arg1, const InstructionArg& arg2,
 1206|       |                 const InstructionArg& arg3)
 1207|      0|        {
 1208|      0|            PHI_ASSERT(arg1.GetType() == ArgumentType::IntRegister);
 1209|      0|            PHI_ASSERT(arg2.GetType() == ArgumentType::IntRegister);
 1210|      0|            PHI_ASSERT(arg3.GetType() == ArgumentType::IntRegister);
 1211|      0|
 1212|      0|            const auto& dest_reg = arg1.AsRegisterInt();
 1213|      0|            const auto& lhs_reg  = arg2.AsRegisterInt();
 1214|      0|            const auto& rhs_reg  = arg3.AsRegisterInt();
 1215|      0|
 1216|      0|            const phi::i32 lhs_value = processor.IntRegisterGetSignedValue(lhs_reg.register_id);
 1217|      0|            const phi::i32 rhs_value = processor.IntRegisterGetSignedValue(rhs_reg.register_id);
 1218|      0|
 1219|      0|            const phi::i32 new_value = (lhs_value <= rhs_value ? 1 : 0);
 1220|      0|
 1221|      0|            processor.IntRegisterSetSignedValue(dest_reg.register_id, new_value);
 1222|      0|        }
 1223|       |
 1224|       |        void SLEI(Processor& processor, const InstructionArg& arg1, const InstructionArg& arg2,
 1225|       |                  const InstructionArg& arg3)
 1226|      0|        {
 1227|      0|            PHI_ASSERT(arg1.GetType() == ArgumentType::IntRegister);
 1228|      0|            PHI_ASSERT(arg2.GetType() == ArgumentType::IntRegister);
 1229|      0|            PHI_ASSERT(arg3.GetType() == ArgumentType::ImmediateInteger);
 1230|      0|
 1231|      0|            const auto& dest_reg  = arg1.AsRegisterInt();
 1232|      0|            const auto& src_reg   = arg2.AsRegisterInt();
 1233|      0|            const auto& imm_value = arg3.AsImmediateValue();
 1234|      0|
 1235|      0|            const phi::i32 src_value = processor.IntRegisterGetSignedValue(src_reg.register_id);
 1236|      0|
 1237|      0|            const phi::i32 new_value = (src_value <= imm_value.signed_value ? 1 : 0);
 1238|      0|
 1239|      0|            processor.IntRegisterSetSignedValue(dest_reg.register_id, new_value);
 1240|      0|        }
 1241|       |
 1242|       |        void SLEU(Processor& processor, const InstructionArg& arg1, const InstructionArg& arg2,
 1243|       |                  const InstructionArg& arg3)
 1244|      0|        {
 1245|      0|            PHI_ASSERT(arg1.GetType() == ArgumentType::IntRegister);
 1246|      0|            PHI_ASSERT(arg2.GetType() == ArgumentType::IntRegister);
 1247|      0|            PHI_ASSERT(arg3.GetType() == ArgumentType::IntRegister);
 1248|      0|
 1249|      0|            const auto& dest_reg = arg1.AsRegisterInt();
 1250|      0|            const auto& lhs_reg  = arg2.AsRegisterInt();
 1251|      0|            const auto& rhs_reg  = arg3.AsRegisterInt();
 1252|      0|
 1253|      0|            const phi::u32 lhs_value = processor.IntRegisterGetUnsignedValue(lhs_reg.register_id);
 1254|      0|            const phi::u32 rhs_value = processor.IntRegisterGetUnsignedValue(rhs_reg.register_id);
 1255|      0|
 1256|      0|            const phi::u32 new_value = (lhs_value <= rhs_value ? 1u : 0u);
 1257|      0|
 1258|      0|            processor.IntRegisterSetUnsignedValue(dest_reg.register_id, new_value);
 1259|      0|        }
 1260|       |
 1261|       |        void SLEUI(Processor& processor, const InstructionArg& arg1, const InstructionArg& arg2,
 1262|       |                   const InstructionArg& arg3)
 1263|      0|        {
 1264|      0|            PHI_ASSERT(arg1.GetType() == ArgumentType::IntRegister);
 1265|      0|            PHI_ASSERT(arg2.GetType() == ArgumentType::IntRegister);
 1266|      0|            PHI_ASSERT(arg3.GetType() == ArgumentType::ImmediateInteger);
 1267|      0|
 1268|      0|            const auto& dest_reg  = arg1.AsRegisterInt();
 1269|      0|            const auto& src_reg   = arg2.AsRegisterInt();
 1270|      0|            const auto& imm_value = arg3.AsImmediateValue();
 1271|      0|
 1272|      0|            const phi::u32 src_value = processor.IntRegisterGetUnsignedValue(src_reg.register_id);
 1273|      0|
 1274|      0|            const phi::u32 new_value = (src_value <= imm_value.unsigned_value ? 1u : 0u);
 1275|      0|
 1276|      0|            processor.IntRegisterSetUnsignedValue(dest_reg.register_id, new_value);
 1277|      0|        }
 1278|       |
 1279|       |        void LEF(Processor& processor, const InstructionArg& arg1, const InstructionArg& arg2,
 1280|       |                 const InstructionArg& arg3)
 1281|      0|        {
 1282|      0|            PHI_ASSERT(arg1.GetType() == ArgumentType::FloatRegister);
 1283|      0|            PHI_ASSERT(arg2.GetType() == ArgumentType::FloatRegister);
 1284|      0|            PHI_ASSERT(arg3.GetType() == ArgumentType::None);
 1285|      0|
 1286|      0|            const FloatRegisterID lhs_reg = arg1.AsRegisterFloat().register_id;
 1287|      0|            const FloatRegisterID rhs_reg = arg2.AsRegisterFloat().register_id;
 1288|      0|
 1289|      0|            const phi::f32 lhs_value = processor.FloatRegisterGetFloatValue(lhs_reg);
 1290|      0|            const phi::f32 rhs_value = processor.FloatRegisterGetFloatValue(rhs_reg);
 1291|      0|
 1292|      0|            const phi::Boolean new_value = (lhs_value <= rhs_value);
 1293|      0|
 1294|      0|            processor.SetFPSRValue(new_value);
 1295|      0|        }
 1296|       |
 1297|       |        void LED(Processor& processor, const InstructionArg& arg1, const InstructionArg& arg2,
 1298|       |                 const InstructionArg& arg3)
 1299|      0|        {
 1300|      0|            PHI_ASSERT(arg1.GetType() == ArgumentType::FloatRegister);
 1301|      0|            PHI_ASSERT(arg2.GetType() == ArgumentType::FloatRegister);
 1302|      0|            PHI_ASSERT(arg3.GetType() == ArgumentType::None);
 1303|      0|
 1304|      0|            const FloatRegisterID lhs_reg = arg1.AsRegisterFloat().register_id;
 1305|      0|            const FloatRegisterID rhs_reg = arg2.AsRegisterFloat().register_id;
 1306|      0|
 1307|      0|            const phi::f64 lhs_value = processor.FloatRegisterGetDoubleValue(lhs_reg);
 1308|      0|            const phi::f64 rhs_value = processor.FloatRegisterGetDoubleValue(rhs_reg);
 1309|      0|
 1310|      0|            const phi::Boolean new_value = (lhs_value <= rhs_value);
 1311|      0|
 1312|      0|            processor.SetFPSRValue(new_value);
 1313|      0|        }
 1314|       |
 1315|       |        void SGE(Processor& processor, const InstructionArg& arg1, const InstructionArg& arg2,
 1316|       |                 const InstructionArg& arg3)
 1317|      0|        {
 1318|      0|            PHI_ASSERT(arg1.GetType() == ArgumentType::IntRegister);
 1319|      0|            PHI_ASSERT(arg2.GetType() == ArgumentType::IntRegister);
 1320|      0|            PHI_ASSERT(arg3.GetType() == ArgumentType::IntRegister);
 1321|      0|
 1322|      0|            const auto& dest_reg = arg1.AsRegisterInt();
 1323|      0|            const auto& lhs_reg  = arg2.AsRegisterInt();
 1324|      0|            const auto& rhs_reg  = arg3.AsRegisterInt();
 1325|      0|
 1326|      0|            const phi::i32 lhs_value = processor.IntRegisterGetSignedValue(lhs_reg.register_id);
 1327|      0|            const phi::i32 rhs_value = processor.IntRegisterGetSignedValue(rhs_reg.register_id);
 1328|      0|
 1329|      0|            const phi::i32 new_value = (lhs_value >= rhs_value ? 1 : 0);
 1330|      0|
 1331|      0|            processor.IntRegisterSetSignedValue(dest_reg.register_id, new_value);
 1332|      0|        }
 1333|       |
 1334|       |        void SGEI(Processor& processor, const InstructionArg& arg1, const InstructionArg& arg2,
 1335|       |                  const InstructionArg& arg3)
 1336|      0|        {
 1337|      0|            PHI_ASSERT(arg1.GetType() == ArgumentType::IntRegister);
 1338|      0|            PHI_ASSERT(arg2.GetType() == ArgumentType::IntRegister);
 1339|      0|            PHI_ASSERT(arg3.GetType() == ArgumentType::ImmediateInteger);
 1340|      0|
 1341|      0|            const auto& dest_reg  = arg1.AsRegisterInt();
 1342|      0|            const auto& src_reg   = arg2.AsRegisterInt();
 1343|      0|            const auto& imm_value = arg3.AsImmediateValue();
 1344|      0|
 1345|      0|            const phi::i32 src_value = processor.IntRegisterGetSignedValue(src_reg.register_id);
 1346|      0|
 1347|      0|            const phi::i32 new_value = (src_value >= imm_value.signed_value ? 1 : 0);
 1348|      0|
 1349|      0|            processor.IntRegisterSetSignedValue(dest_reg.register_id, new_value);
 1350|      0|        }
 1351|       |
 1352|       |        void SGEU(Processor& processor, const InstructionArg& arg1, const InstructionArg& arg2,
 1353|       |                  const InstructionArg& arg3)
 1354|      1|        {
 1355|      1|            PHI_ASSERT(arg1.GetType() == ArgumentType::IntRegister);
 1356|      1|            PHI_ASSERT(arg2.GetType() == ArgumentType::IntRegister);
 1357|      1|            PHI_ASSERT(arg3.GetType() == ArgumentType::IntRegister);
 1358|      1|
 1359|      1|            const auto& dest_reg = arg1.AsRegisterInt();
 1360|      1|            const auto& lhs_reg  = arg2.AsRegisterInt();
 1361|      1|            const auto& rhs_reg  = arg3.AsRegisterInt();
 1362|      1|
 1363|      1|            const phi::u32 lhs_value = processor.IntRegisterGetUnsignedValue(lhs_reg.register_id);
 1364|      1|            const phi::u32 rhs_value = processor.IntRegisterGetUnsignedValue(rhs_reg.register_id);
 1365|      1|
 1366|      1|            const phi::u32 new_value = (lhs_value >= rhs_value ? 1u : 0u);
 1367|      1|
 1368|      1|            processor.IntRegisterSetUnsignedValue(dest_reg.register_id, new_value);
 1369|      1|        }
 1370|       |
 1371|       |        void SGEUI(Processor& processor, const InstructionArg& arg1, const InstructionArg& arg2,
 1372|       |                   const InstructionArg& arg3)
 1373|      0|        {
 1374|      0|            PHI_ASSERT(arg1.GetType() == ArgumentType::IntRegister);
 1375|      0|            PHI_ASSERT(arg2.GetType() == ArgumentType::IntRegister);
 1376|      0|            PHI_ASSERT(arg3.GetType() == ArgumentType::ImmediateInteger);
 1377|      0|
 1378|      0|            const auto& dest_reg  = arg1.AsRegisterInt();
 1379|      0|            const auto& src_reg   = arg2.AsRegisterInt();
 1380|      0|            const auto& imm_value = arg3.AsImmediateValue();
 1381|      0|
 1382|      0|            const phi::u32 src_value = processor.IntRegisterGetUnsignedValue(src_reg.register_id);
 1383|      0|
 1384|      0|            const phi::u32 new_value = (src_value >= imm_value.unsigned_value ? 1u : 0u);
 1385|      0|
 1386|      0|            processor.IntRegisterSetUnsignedValue(dest_reg.register_id, new_value);
 1387|      0|        }
 1388|       |
 1389|       |        void GEF(Processor& processor, const InstructionArg& arg1, const InstructionArg& arg2,
 1390|       |                 const InstructionArg& arg3)
 1391|      0|        {
 1392|      0|            PHI_ASSERT(arg1.GetType() == ArgumentType::FloatRegister);
 1393|      0|            PHI_ASSERT(arg2.GetType() == ArgumentType::FloatRegister);
 1394|      0|            PHI_ASSERT(arg3.GetType() == ArgumentType::None);
 1395|      0|
 1396|      0|            const FloatRegisterID lhs_reg = arg1.AsRegisterFloat().register_id;
 1397|      0|            const FloatRegisterID rhs_reg = arg2.AsRegisterFloat().register_id;
 1398|      0|
 1399|      0|            const phi::f32 lhs_value = processor.FloatRegisterGetFloatValue(lhs_reg);
 1400|      0|            const phi::f32 rhs_value = processor.FloatRegisterGetFloatValue(rhs_reg);
 1401|      0|
 1402|      0|            const phi::Boolean new_value = (lhs_value >= rhs_value);
 1403|      0|
 1404|      0|            processor.SetFPSRValue(new_value);
 1405|      0|        }
 1406|       |
 1407|       |        void GED(Processor& processor, const InstructionArg& arg1, const InstructionArg& arg2,
 1408|       |                 const InstructionArg& arg3)
 1409|      0|        {
 1410|      0|            PHI_ASSERT(arg1.GetType() == ArgumentType::FloatRegister);
 1411|      0|            PHI_ASSERT(arg2.GetType() == ArgumentType::FloatRegister);
 1412|      0|            PHI_ASSERT(arg3.GetType() == ArgumentType::None);
 1413|      0|
 1414|      0|            const FloatRegisterID lhs_reg = arg1.AsRegisterFloat().register_id;
 1415|      0|            const FloatRegisterID rhs_reg = arg2.AsRegisterFloat().register_id;
 1416|      0|
 1417|      0|            const phi::f64 lhs_value = processor.FloatRegisterGetDoubleValue(lhs_reg);
 1418|      0|            const phi::f64 rhs_value = processor.FloatRegisterGetDoubleValue(rhs_reg);
 1419|      0|
 1420|      0|            const phi::Boolean new_value = (lhs_value >= rhs_value);
 1421|      0|
 1422|      0|            processor.SetFPSRValue(new_value);
 1423|      0|        }
 1424|       |
 1425|       |        void SEQ(Processor& processor, const InstructionArg& arg1, const InstructionArg& arg2,
 1426|       |                 const InstructionArg& arg3)
 1427|      0|        {
 1428|      0|            PHI_ASSERT(arg1.GetType() == ArgumentType::IntRegister);
 1429|      0|            PHI_ASSERT(arg2.GetType() == ArgumentType::IntRegister);
 1430|      0|            PHI_ASSERT(arg3.GetType() == ArgumentType::IntRegister);
 1431|      0|
 1432|      0|            const auto& dest_reg = arg1.AsRegisterInt();
 1433|      0|            const auto& lhs_reg  = arg2.AsRegisterInt();
 1434|      0|            const auto& rhs_reg  = arg3.AsRegisterInt();
 1435|      0|
 1436|      0|            const phi::i32 lhs_value = processor.IntRegisterGetSignedValue(lhs_reg.register_id);
 1437|      0|            const phi::i32 rhs_value = processor.IntRegisterGetSignedValue(rhs_reg.register_id);
 1438|      0|
 1439|      0|            const phi::i32 new_value = (lhs_value == rhs_value ? 1 : 0);
 1440|      0|
 1441|      0|            processor.IntRegisterSetSignedValue(dest_reg.register_id, new_value);
 1442|      0|        }
 1443|       |
 1444|       |        void SEQI(Processor& processor, const InstructionArg& arg1, const InstructionArg& arg2,
 1445|       |                  const InstructionArg& arg3)
 1446|      0|        {
 1447|      0|            PHI_ASSERT(arg1.GetType() == ArgumentType::IntRegister);
 1448|      0|            PHI_ASSERT(arg2.GetType() == ArgumentType::IntRegister);
 1449|      0|            PHI_ASSERT(arg3.GetType() == ArgumentType::ImmediateInteger);
 1450|      0|
 1451|      0|            const auto& dest_reg  = arg1.AsRegisterInt();
 1452|      0|            const auto& src_reg   = arg2.AsRegisterInt();
 1453|      0|            const auto& imm_value = arg3.AsImmediateValue();
 1454|      0|
 1455|      0|            const phi::i32 src_value = processor.IntRegisterGetSignedValue(src_reg.register_id);
 1456|      0|
 1457|      0|            const phi::i32 new_value = (src_value == imm_value.signed_value ? 1 : 0);
 1458|      0|
 1459|      0|            processor.IntRegisterSetSignedValue(dest_reg.register_id, new_value);
 1460|      0|        }
 1461|       |
 1462|       |        void SEQU(Processor& processor, const InstructionArg& arg1, const InstructionArg& arg2,
 1463|       |                  const InstructionArg& arg3)
 1464|      0|        {
 1465|      0|            PHI_ASSERT(arg1.GetType() == ArgumentType::IntRegister);
 1466|      0|            PHI_ASSERT(arg2.GetType() == ArgumentType::IntRegister);
 1467|      0|            PHI_ASSERT(arg3.GetType() == ArgumentType::IntRegister);
 1468|      0|
 1469|      0|            const auto& dest_reg = arg1.AsRegisterInt();
 1470|      0|            const auto& lhs_reg  = arg2.AsRegisterInt();
 1471|      0|            const auto& rhs_reg  = arg3.AsRegisterInt();
 1472|      0|
 1473|      0|            const phi::u32 lhs_value = processor.IntRegisterGetUnsignedValue(lhs_reg.register_id);
 1474|      0|            const phi::u32 rhs_value = processor.IntRegisterGetUnsignedValue(rhs_reg.register_id);
 1475|      0|
 1476|      0|            const phi::u32 new_value = (lhs_value == rhs_value ? 1u : 0u);
 1477|      0|
 1478|      0|            processor.IntRegisterSetUnsignedValue(dest_reg.register_id, new_value);
 1479|      0|        }
 1480|       |
 1481|       |        void SEQUI(Processor& processor, const InstructionArg& arg1, const InstructionArg& arg2,
 1482|       |                   const InstructionArg& arg3)
 1483|      0|        {
 1484|      0|            PHI_ASSERT(arg1.GetType() == ArgumentType::IntRegister);
 1485|      0|            PHI_ASSERT(arg2.GetType() == ArgumentType::IntRegister);
 1486|      0|            PHI_ASSERT(arg3.GetType() == ArgumentType::ImmediateInteger);
 1487|      0|
 1488|      0|            const auto& dest_reg  = arg1.AsRegisterInt();
 1489|      0|            const auto& src_reg   = arg2.AsRegisterInt();
 1490|      0|            const auto& imm_value = arg3.AsImmediateValue();
 1491|      0|
 1492|      0|            const phi::u32 src_value = processor.IntRegisterGetUnsignedValue(src_reg.register_id);
 1493|      0|
 1494|      0|            const phi::u32 new_value = (src_value == imm_value.unsigned_value ? 1u : 0u);
 1495|      0|
 1496|      0|            processor.IntRegisterSetUnsignedValue(dest_reg.register_id, new_value);
 1497|      0|        }
 1498|       |
 1499|       |        void EQF(Processor& processor, const InstructionArg& arg1, const InstructionArg& arg2,
 1500|       |                 const InstructionArg& arg3)
 1501|      0|        {
 1502|      0|            PHI_ASSERT(arg1.GetType() == ArgumentType::FloatRegister);
 1503|      0|            PHI_ASSERT(arg2.GetType() == ArgumentType::FloatRegister);
 1504|      0|            PHI_ASSERT(arg3.GetType() == ArgumentType::None);
 1505|      0|
 1506|      0|            const FloatRegisterID lhs_reg = arg1.AsRegisterFloat().register_id;
 1507|      0|            const FloatRegisterID rhs_reg = arg2.AsRegisterFloat().register_id;
 1508|      0|
 1509|      0|            const phi::f32 lhs_value = processor.FloatRegisterGetFloatValue(lhs_reg);
 1510|      0|            const phi::f32 rhs_value = processor.FloatRegisterGetFloatValue(rhs_reg);
 1511|      0|
 1512|      0|            const phi::Boolean new_value = (lhs_value.get() == rhs_value.get());
 1513|      0|
 1514|      0|            processor.SetFPSRValue(new_value);
 1515|      0|        }
 1516|       |
 1517|       |        void EQD(Processor& processor, const InstructionArg& arg1, const InstructionArg& arg2,
 1518|       |                 const InstructionArg& arg3)
 1519|      0|        {
 1520|      0|            PHI_ASSERT(arg1.GetType() == ArgumentType::FloatRegister);
 1521|      0|            PHI_ASSERT(arg2.GetType() == ArgumentType::FloatRegister);
 1522|      0|            PHI_ASSERT(arg3.GetType() == ArgumentType::None);
 1523|      0|
 1524|      0|            const FloatRegisterID lhs_reg = arg1.AsRegisterFloat().register_id;
 1525|      0|            const FloatRegisterID rhs_reg = arg2.AsRegisterFloat().register_id;
 1526|      0|
 1527|      0|            const phi::f64 lhs_value = processor.FloatRegisterGetDoubleValue(lhs_reg);
 1528|      0|            const phi::f64 rhs_value = processor.FloatRegisterGetDoubleValue(rhs_reg);
 1529|      0|
 1530|      0|            const phi::Boolean new_value = (lhs_value.get() == rhs_value.get());
 1531|      0|
 1532|      0|            processor.SetFPSRValue(new_value);
 1533|      0|        }
 1534|       |
 1535|       |        void SNE(Processor& processor, const InstructionArg& arg1, const InstructionArg& arg2,
 1536|       |                 const InstructionArg& arg3)
 1537|      0|        {
 1538|      0|            PHI_ASSERT(arg1.GetType() == ArgumentType::IntRegister);
 1539|      0|            PHI_ASSERT(arg2.GetType() == ArgumentType::IntRegister);
 1540|      0|            PHI_ASSERT(arg3.GetType() == ArgumentType::IntRegister);
 1541|      0|
 1542|      0|            const auto& dest_reg = arg1.AsRegisterInt();
 1543|      0|            const auto& lhs_reg  = arg2.AsRegisterInt();
 1544|      0|            const auto& rhs_reg  = arg3.AsRegisterInt();
 1545|      0|
 1546|      0|            const phi::i32 lhs_value = processor.IntRegisterGetSignedValue(lhs_reg.register_id);
 1547|      0|            const phi::i32 rhs_value = processor.IntRegisterGetSignedValue(rhs_reg.register_id);
 1548|      0|
 1549|      0|            const phi::i32 new_value = (lhs_value != rhs_value ? 1 : 0);
 1550|      0|
 1551|      0|            processor.IntRegisterSetSignedValue(dest_reg.register_id, new_value);
 1552|      0|        }
 1553|       |
 1554|       |        void SNEI(Processor& processor, const InstructionArg& arg1, const InstructionArg& arg2,
 1555|       |                  const InstructionArg& arg3)
 1556|      0|        {
 1557|      0|            PHI_ASSERT(arg1.GetType() == ArgumentType::IntRegister);
 1558|      0|            PHI_ASSERT(arg2.GetType() == ArgumentType::IntRegister);
 1559|      0|            PHI_ASSERT(arg3.GetType() == ArgumentType::ImmediateInteger);
 1560|      0|
 1561|      0|            const auto& dest_reg  = arg1.AsRegisterInt();
 1562|      0|            const auto& src_reg   = arg2.AsRegisterInt();
 1563|      0|            const auto& imm_value = arg3.AsImmediateValue();
 1564|      0|
 1565|      0|            const phi::i32 src_value = processor.IntRegisterGetSignedValue(src_reg.register_id);
 1566|      0|
 1567|      0|            const phi::i32 new_value = (src_value != imm_value.signed_value ? 1 : 0);
 1568|      0|
 1569|      0|            processor.IntRegisterSetSignedValue(dest_reg.register_id, new_value);
 1570|      0|        }
 1571|       |
 1572|       |        void SNEU(Processor& processor, const InstructionArg& arg1, const InstructionArg& arg2,
 1573|       |                  const InstructionArg& arg3)
 1574|      0|        {
 1575|      0|            PHI_ASSERT(arg1.GetType() == ArgumentType::IntRegister);
 1576|      0|            PHI_ASSERT(arg2.GetType() == ArgumentType::IntRegister);
 1577|      0|            PHI_ASSERT(arg3.GetType() == ArgumentType::IntRegister);
 1578|      0|
 1579|      0|            const auto& dest_reg = arg1.AsRegisterInt();
 1580|      0|            const auto& lhs_reg  = arg2.AsRegisterInt();
 1581|      0|            const auto& rhs_reg  = arg3.AsRegisterInt();
 1582|      0|
 1583|      0|            const phi::u32 lhs_value = processor.IntRegisterGetUnsignedValue(lhs_reg.register_id);
 1584|      0|            const phi::u32 rhs_value = processor.IntRegisterGetUnsignedValue(rhs_reg.register_id);
 1585|      0|
 1586|      0|            const phi::u32 new_value = (lhs_value != rhs_value ? 1u : 0u);
 1587|      0|
 1588|      0|            processor.IntRegisterSetUnsignedValue(dest_reg.register_id, new_value);
 1589|      0|        }
 1590|       |
 1591|       |        void SNEUI(Processor& processor, const InstructionArg& arg1, const InstructionArg& arg2,
 1592|       |                   const InstructionArg& arg3)
 1593|      0|        {
 1594|      0|            PHI_ASSERT(arg1.GetType() == ArgumentType::IntRegister);
 1595|      0|            PHI_ASSERT(arg2.GetType() == ArgumentType::IntRegister);
 1596|      0|            PHI_ASSERT(arg3.GetType() == ArgumentType::ImmediateInteger);
 1597|      0|
 1598|      0|            const auto& dest_reg  = arg1.AsRegisterInt();
 1599|      0|            const auto& src_reg   = arg2.AsRegisterInt();
 1600|      0|            const auto& imm_value = arg3.AsImmediateValue();
 1601|      0|
 1602|      0|            const phi::u32 src_value = processor.IntRegisterGetUnsignedValue(src_reg.register_id);
 1603|      0|
 1604|      0|            const phi::u32 new_value = (src_value != imm_value.unsigned_value ? 1u : 0u);
 1605|      0|
 1606|      0|            processor.IntRegisterSetUnsignedValue(dest_reg.register_id, new_value);
 1607|      0|        }
 1608|       |
 1609|       |        void NEF(Processor& processor, const InstructionArg& arg1, const InstructionArg& arg2,
 1610|       |                 const InstructionArg& arg3)
 1611|      0|        {
 1612|      0|            PHI_ASSERT(arg1.GetType() == ArgumentType::FloatRegister);
 1613|      0|            PHI_ASSERT(arg2.GetType() == ArgumentType::FloatRegister);
 1614|      0|            PHI_ASSERT(arg3.GetType() == ArgumentType::None);
 1615|      0|
 1616|      0|            const FloatRegisterID lhs_reg = arg1.AsRegisterFloat().register_id;
 1617|      0|            const FloatRegisterID rhs_reg = arg2.AsRegisterFloat().register_id;
 1618|      0|
 1619|      0|            const phi::f32 lhs_value = processor.FloatRegisterGetFloatValue(lhs_reg);
 1620|      0|            const phi::f32 rhs_value = processor.FloatRegisterGetFloatValue(rhs_reg);
 1621|      0|
 1622|      0|            const phi::Boolean new_value = (lhs_value.get() != rhs_value.get());
 1623|      0|
 1624|      0|            processor.SetFPSRValue(new_value);
 1625|      0|        }
 1626|       |
 1627|       |        void NED(Processor& processor, const InstructionArg& arg1, const InstructionArg& arg2,
 1628|       |                 const InstructionArg& arg3)
 1629|      0|        {
 1630|      0|            PHI_ASSERT(arg1.GetType() == ArgumentType::FloatRegister);
 1631|      0|            PHI_ASSERT(arg2.GetType() == ArgumentType::FloatRegister);
 1632|      0|            PHI_ASSERT(arg3.GetType() == ArgumentType::None);
 1633|      0|
 1634|      0|            const FloatRegisterID lhs_reg = arg1.AsRegisterFloat().register_id;
 1635|      0|            const FloatRegisterID rhs_reg = arg2.AsRegisterFloat().register_id;
 1636|      0|
 1637|      0|            const phi::f64 lhs_value = processor.FloatRegisterGetDoubleValue(lhs_reg);
 1638|      0|            const phi::f64 rhs_value = processor.FloatRegisterGetDoubleValue(rhs_reg);
 1639|      0|
 1640|      0|            const phi::Boolean new_value = (lhs_value.get() != rhs_value.get());
 1641|      0|
 1642|      0|            processor.SetFPSRValue(new_value);
 1643|      0|        }
 1644|       |
 1645|       |        void BEQZ(Processor& processor, const InstructionArg& arg1, const InstructionArg& arg2,
 1646|       |                  const InstructionArg& arg3)
 1647|      0|        {
 1648|      0|            PHI_ASSERT(arg1.GetType() == ArgumentType::IntRegister);
 1649|      0|            PHI_ASSERT(arg2.GetType() == ArgumentType::Label);
 1650|      0|            PHI_ASSERT(arg3.GetType() == ArgumentType::None);
 1651|      0|
 1652|      0|            const auto& test_reg   = arg1.AsRegisterInt();
 1653|      0|            const auto& jump_label = arg2.AsLabel();
 1654|      0|
 1655|      0|            phi::i32 test_value = processor.IntRegisterGetSignedValue(test_reg.register_id);
 1656|      0|
 1657|      0|            if (test_value == 0)
 1658|      0|            {
 1659|      0|                JumpToLabel(processor, jump_label.label_name);
 1660|      0|            }
 1661|      0|        }
 1662|       |
 1663|       |        void BNEZ(Processor& processor, const InstructionArg& arg1, const InstructionArg& arg2,
 1664|       |                  const InstructionArg& arg3)
 1665|      0|        {
 1666|      0|            PHI_ASSERT(arg1.GetType() == ArgumentType::IntRegister);
 1667|      0|            PHI_ASSERT(arg2.GetType() == ArgumentType::Label);
 1668|      0|            PHI_ASSERT(arg3.GetType() == ArgumentType::None);
 1669|      0|
 1670|      0|            const auto& test_reg   = arg1.AsRegisterInt();
 1671|      0|            const auto& jump_label = arg2.AsLabel();
 1672|      0|
 1673|      0|            phi::i32 test_value = processor.IntRegisterGetSignedValue(test_reg.register_id);
 1674|      0|
 1675|      0|            if (test_value != 0)
 1676|      0|            {
 1677|      0|                JumpToLabel(processor, jump_label.label_name);
 1678|      0|            }
 1679|      0|        }
 1680|       |
 1681|       |        void BFPT(Processor& processor, const InstructionArg& arg1, const InstructionArg& arg2,
 1682|       |                  const InstructionArg& arg3)
 1683|      0|        {
 1684|      0|            PHI_ASSERT(arg1.GetType() == ArgumentType::Label);
 1685|      0|            PHI_ASSERT(arg2.GetType() == ArgumentType::None);
 1686|      0|            PHI_ASSERT(arg3.GetType() == ArgumentType::None);
 1687|      0|
 1688|      0|            const auto& jump_label = arg1.AsLabel();
 1689|      0|
 1690|      0|            phi::Boolean test_value = processor.GetFPSRValue();
 1691|      0|
 1692|      0|            if (test_value)
 1693|      0|            {
 1694|      0|                JumpToLabel(processor, jump_label.label_name);
 1695|      0|            }
 1696|      0|        }
 1697|       |
 1698|       |        void BFPF(Processor& processor, const InstructionArg& arg1, const InstructionArg& arg2,
 1699|       |                  const InstructionArg& arg3)
 1700|      0|        {
 1701|      0|            PHI_ASSERT(arg1.GetType() == ArgumentType::Label);
 1702|      0|            PHI_ASSERT(arg2.GetType() == ArgumentType::None);
 1703|      0|            PHI_ASSERT(arg3.GetType() == ArgumentType::None);
 1704|      0|
 1705|      0|            const auto& jump_label = arg1.AsLabel();
 1706|      0|
 1707|      0|            phi::Boolean test_value = processor.GetFPSRValue();
 1708|      0|
 1709|      0|            if (!test_value)
 1710|      0|            {
 1711|      0|                JumpToLabel(processor, jump_label.label_name);
 1712|      0|            }
 1713|      0|        }
 1714|       |
 1715|       |        void J(Processor& processor, const InstructionArg& arg1, const InstructionArg& arg2,
 1716|       |               const InstructionArg& arg3)
 1717|      2|        {
 1718|      2|            PHI_ASSERT(arg1.GetType() == ArgumentType::Label);
 1719|      2|            PHI_ASSERT(arg2.GetType() == ArgumentType::None);
 1720|      2|            PHI_ASSERT(arg3.GetType() == ArgumentType::None);
 1721|      2|
 1722|      2|            const auto& jump_label = arg1.AsLabel();
 1723|      2|
 1724|      2|            JumpToLabel(processor, jump_label.label_name);
 1725|      2|        }
 1726|       |
 1727|       |        void JR(Processor& processor, const InstructionArg& arg1, const InstructionArg& arg2,
 1728|       |                const InstructionArg& arg3)
 1729|      0|        {
 1730|      0|            PHI_ASSERT(arg1.GetType() == ArgumentType::IntRegister);
 1731|      0|            PHI_ASSERT(arg2.GetType() == ArgumentType::None);
 1732|      0|            PHI_ASSERT(arg3.GetType() == ArgumentType::None);
 1733|      0|
 1734|      0|            const auto& jump_register = arg1.AsRegisterInt();
 1735|      0|
 1736|      0|            JumpToRegister(processor, jump_register.register_id);
 1737|      0|        }
 1738|       |
 1739|       |        void JAL(Processor& processor, const InstructionArg& arg1, const InstructionArg& arg2,
 1740|       |                 const InstructionArg& arg3)
 1741|      0|        {
 1742|      0|            PHI_ASSERT(arg1.GetType() == ArgumentType::Label);
 1743|      0|            PHI_ASSERT(arg2.GetType() == ArgumentType::None);
 1744|      0|            PHI_ASSERT(arg3.GetType() == ArgumentType::None);
 1745|      0|
 1746|      0|            const auto& jump_label = arg1.AsLabel();
 1747|      0|
 1748|      0|            processor.IntRegisterSetUnsignedValue(IntRegisterID::R31,
 1749|      0|                                                  processor.GetNextProgramCounter());
 1750|      0|
 1751|      0|            JumpToLabel(processor, jump_label.label_name);
 1752|      0|        }
 1753|       |
 1754|       |        void JALR(Processor& processor, const InstructionArg& arg1, const InstructionArg& arg2,
 1755|       |                  const InstructionArg& arg3)
 1756|      0|        {
 1757|      0|            PHI_ASSERT(arg1.GetType() == ArgumentType::IntRegister);
 1758|      0|            PHI_ASSERT(arg2.GetType() == ArgumentType::None);
 1759|      0|            PHI_ASSERT(arg3.GetType() == ArgumentType::None);
 1760|      0|
 1761|      0|            const auto& jump_register = arg1.AsRegisterInt();
 1762|      0|
 1763|      0|            processor.IntRegisterSetUnsignedValue(IntRegisterID::R31,
 1764|      0|                                                  processor.GetNextProgramCounter());
 1765|      0|
 1766|      0|            JumpToRegister(processor, jump_register.register_id);
 1767|      0|        }
 1768|       |
 1769|       |        void LHI(Processor& processor, const InstructionArg& arg1, const InstructionArg& arg2,
 1770|       |                 const InstructionArg& arg3)
 1771|      0|        {
 1772|      0|            PHI_ASSERT(arg1.GetType() == ArgumentType::IntRegister);
 1773|      0|            PHI_ASSERT(arg2.GetType() == ArgumentType::ImmediateInteger);
 1774|      0|            PHI_ASSERT(arg3.GetType() == ArgumentType::None);
 1775|      0|
 1776|      0|            const IntRegisterID dest_reg  = arg1.AsRegisterInt().register_id;
 1777|      0|            std::int32_t        imm_value = arg2.AsImmediateValue().signed_value.get();
 1778|      0|
 1779|      0|            imm_value = (imm_value << 16) & 0xFFFF0000;
 1780|      0|
 1781|      0|            processor.IntRegisterSetSignedValue(dest_reg, imm_value);
 1782|      0|        }
 1783|       |
 1784|       |        void LB(Processor& processor, const InstructionArg& arg1, const InstructionArg& arg2,
 1785|       |                const InstructionArg& arg3)
 1786|      0|        {
 1787|      0|            PHI_ASSERT(arg1.GetType() == ArgumentType::IntRegister);
 1788|      0|            PHI_ASSERT(arg2.GetType() == ArgumentType::AddressDisplacement ||
 1789|      0|                       arg2.GetType() == ArgumentType::ImmediateInteger);
 1790|      0|            PHI_ASSERT(arg3.GetType() == ArgumentType::None);
 1791|      0|
 1792|      0|            const auto& dest_reg = arg1.AsRegisterInt();
 1793|      0|
 1794|      0|            auto optional_address = GetLoadStoreAddress(processor, arg2);
 1795|      0|
 1796|      0|            if (!optional_address.has_value())
 1797|      0|            {
 1798|      0|                processor.Raise(Exception::AddressOutOfBounds);
 1799|      0|                return;
 1800|      0|            }
 1801|      0|
 1802|      0|            phi::i32 address = optional_address.value();
 1803|      0|
 1804|      0|            auto optional_value =
 1805|      0|                    processor.GetMemory().LoadByte(static_cast<std::size_t>(address.get()));
 1806|      0|
 1807|      0|            if (!optional_value.has_value())
 1808|      0|            {
 1809|      0|                processor.Raise(Exception::AddressOutOfBounds);
 1810|      0|                PHI_LOG_ERROR("Failed to load byte at address {}", address.get());
 1811|      0|                return;
 1812|      0|            }
 1813|      0|
 1814|      0|            phi::i32 value = optional_value.value();
 1815|      0|
 1816|      0|            processor.IntRegisterSetSignedValue(dest_reg.register_id, value);
 1817|      0|        }
 1818|       |
 1819|       |        void LBU(Processor& processor, const InstructionArg& arg1, const InstructionArg& arg2,
 1820|       |                 const InstructionArg& arg3)
 1821|      0|        {
 1822|      0|            PHI_ASSERT(arg1.GetType() == ArgumentType::IntRegister);
 1823|      0|            PHI_ASSERT(arg2.GetType() == ArgumentType::AddressDisplacement ||
 1824|      0|                       arg2.GetType() == ArgumentType::ImmediateInteger);
 1825|      0|            PHI_ASSERT(arg3.GetType() == ArgumentType::None);
 1826|      0|
 1827|      0|            const auto& dest_reg = arg1.AsRegisterInt();
 1828|      0|
 1829|      0|            auto optional_address = GetLoadStoreAddress(processor, arg2);
 1830|      0|
 1831|      0|            if (!optional_address.has_value())
 1832|      0|            {
 1833|      0|                processor.Raise(Exception::AddressOutOfBounds);
 1834|      0|                return;
 1835|      0|            }
 1836|      0|
 1837|      0|            phi::i32 address = optional_address.value();
 1838|      0|
 1839|      0|            auto optional_value =
 1840|      0|                    processor.GetMemory().LoadUnsignedByte(static_cast<std::size_t>(address.get()));
 1841|      0|
 1842|      0|            if (!optional_value.has_value())
 1843|      0|            {
 1844|      0|                processor.Raise(Exception::AddressOutOfBounds);
 1845|      0|                PHI_LOG_ERROR("Failed to load unsigned byte at address {}", address.get());
 1846|      0|                return;
 1847|      0|            }
 1848|      0|
 1849|      0|            phi::i32 value = optional_value.value();
 1850|      0|
 1851|      0|            processor.IntRegisterSetUnsignedValue(dest_reg.register_id, optional_value.value());
 1852|      0|        }
 1853|       |
 1854|       |        void LH(Processor& processor, const InstructionArg& arg1, const InstructionArg& arg2,
 1855|       |                const InstructionArg& arg3)
 1856|      0|        {
 1857|      0|            PHI_ASSERT(arg1.GetType() == ArgumentType::IntRegister);
 1858|      0|            PHI_ASSERT(arg2.GetType() == ArgumentType::AddressDisplacement ||
 1859|      0|                       arg2.GetType() == ArgumentType::ImmediateInteger);
 1860|      0|            PHI_ASSERT(arg3.GetType() == ArgumentType::None);
 1861|      0|
 1862|      0|            const auto& dest_reg = arg1.AsRegisterInt();
 1863|      0|
 1864|      0|            auto optional_address = GetLoadStoreAddress(processor, arg2);
 1865|      0|
 1866|      0|            if (!optional_address.has_value())
 1867|      0|            {
 1868|      0|                processor.Raise(Exception::AddressOutOfBounds);
 1869|      0|                return;
 1870|      0|            }
 1871|      0|
 1872|      0|            phi::i32 address = optional_address.value();
 1873|      0|
 1874|      0|            auto optional_value =
 1875|      0|                    processor.GetMemory().LoadHalfWord(static_cast<std::size_t>(address.get()));
 1876|      0|
 1877|      0|            if (!optional_value.has_value())
 1878|      0|            {
 1879|      0|                processor.Raise(Exception::AddressOutOfBounds);
 1880|      0|                PHI_LOG_ERROR("Failed to load half byte at address {}", address.get());
 1881|      0|                return;
 1882|      0|            }
 1883|      0|
 1884|      0|            phi::i32 value = optional_value.value();
 1885|      0|
 1886|      0|            processor.IntRegisterSetSignedValue(dest_reg.register_id, optional_value.value());
 1887|      0|        }
 1888|       |
 1889|       |        void LHU(Processor& processor, const InstructionArg& arg1, const InstructionArg& arg2,
 1890|       |                 const InstructionArg& arg3)
 1891|      0|        {
 1892|      0|            PHI_ASSERT(arg1.GetType() == ArgumentType::IntRegister);
 1893|      0|            PHI_ASSERT(arg2.GetType() == ArgumentType::AddressDisplacement ||
 1894|      0|                       arg2.GetType() == ArgumentType::ImmediateInteger);
 1895|      0|            PHI_ASSERT(arg3.GetType() == ArgumentType::None);
 1896|      0|
 1897|      0|            const auto& dest_reg = arg1.AsRegisterInt();
 1898|      0|
 1899|      0|            auto optional_address = GetLoadStoreAddress(processor, arg2);
 1900|      0|
 1901|      0|            if (!optional_address.has_value())
 1902|      0|            {
 1903|      0|                processor.Raise(Exception::AddressOutOfBounds);
 1904|      0|                return;
 1905|      0|            }
 1906|      0|
 1907|      0|            phi::i32 address = optional_address.value();
 1908|      0|
 1909|      0|            auto optional_value = processor.GetMemory().LoadUnsignedHalfWord(
 1910|      0|                    static_cast<std::size_t>(address.get()));
 1911|      0|
 1912|      0|            if (!optional_value.has_value())
 1913|      0|            {
 1914|      0|                processor.Raise(Exception::AddressOutOfBounds);
 1915|      0|                PHI_LOG_ERROR("Failed to load unsigned half byte at address {}", address.get());
 1916|      0|                return;
 1917|      0|            }
 1918|      0|
 1919|      0|            phi::i32 value = optional_value.value();
 1920|      0|
 1921|      0|            processor.IntRegisterSetUnsignedValue(dest_reg.register_id, optional_value.value());
 1922|      0|        }
 1923|       |
 1924|       |        void LW(Processor& processor, const InstructionArg& arg1, const InstructionArg& arg2,
 1925|       |                const InstructionArg& arg3)
 1926|      0|        {
 1927|      0|            PHI_ASSERT(arg1.GetType() == ArgumentType::IntRegister);
 1928|      0|            PHI_ASSERT(arg2.GetType() == ArgumentType::AddressDisplacement ||
 1929|      0|                       arg2.GetType() == ArgumentType::ImmediateInteger);
 1930|      0|            PHI_ASSERT(arg3.GetType() == ArgumentType::None);
 1931|      0|
 1932|      0|            const auto& dest_reg = arg1.AsRegisterInt();
 1933|      0|
 1934|      0|            auto optional_address = GetLoadStoreAddress(processor, arg2);
 1935|      0|
 1936|      0|            if (!optional_address.has_value())
 1937|      0|            {
 1938|      0|                processor.Raise(Exception::AddressOutOfBounds);
 1939|      0|                return;
 1940|      0|            }
 1941|      0|
 1942|      0|            phi::i32 address = optional_address.value();
 1943|      0|
 1944|      0|            auto optional_value =
 1945|      0|                    processor.GetMemory().LoadWord(static_cast<std::size_t>(address.get()));
 1946|      0|
 1947|      0|            if (!optional_value.has_value())
 1948|      0|            {
 1949|      0|                processor.Raise(Exception::AddressOutOfBounds);
 1950|      0|                PHI_LOG_ERROR("Failed to load word at address {}", address.get());
 1951|      0|                return;
 1952|      0|            }
 1953|      0|
 1954|      0|            processor.IntRegisterSetSignedValue(dest_reg.register_id, optional_value.value());
 1955|      0|        }
 1956|       |
 1957|       |        void LWU(Processor& processor, const InstructionArg& arg1, const InstructionArg& arg2,
 1958|       |                 const InstructionArg& arg3)
 1959|      0|        {
 1960|      0|            PHI_ASSERT(arg1.GetType() == ArgumentType::IntRegister);
 1961|      0|            PHI_ASSERT(arg2.GetType() == ArgumentType::AddressDisplacement ||
 1962|      0|                       arg2.GetType() == ArgumentType::ImmediateInteger);
 1963|      0|            PHI_ASSERT(arg3.GetType() == ArgumentType::None);
 1964|      0|
 1965|      0|            const auto& dest_reg = arg1.AsRegisterInt();
 1966|      0|
 1967|      0|            auto optional_address = GetLoadStoreAddress(processor, arg2);
 1968|      0|
 1969|      0|            if (!optional_address.has_value())
 1970|      0|            {
 1971|      0|                processor.Raise(Exception::AddressOutOfBounds);
 1972|      0|                return;
 1973|      0|            }
 1974|      0|
 1975|      0|            phi::i32 address = optional_address.value();
 1976|      0|
 1977|      0|            auto optional_value =
 1978|      0|                    processor.GetMemory().LoadUnsignedWord(static_cast<std::size_t>(address.get()));
 1979|      0|
 1980|      0|            if (!optional_value.has_value())
 1981|      0|            {
 1982|      0|                processor.Raise(Exception::AddressOutOfBounds);
 1983|      0|                PHI_LOG_ERROR("Failed to load unsigned word at address {}", address.get());
 1984|      0|                return;
 1985|      0|            }
 1986|      0|
 1987|      0|            processor.IntRegisterSetUnsignedValue(dest_reg.register_id, optional_value.value());
 1988|      0|        }
 1989|       |
 1990|       |        void LF(Processor& processor, const InstructionArg& arg1, const InstructionArg& arg2,
 1991|       |                const InstructionArg& arg3)
 1992|      0|        {
 1993|      0|            PHI_ASSERT(arg1.GetType() == ArgumentType::FloatRegister);
 1994|      0|            PHI_ASSERT(arg2.GetType() == ArgumentType::AddressDisplacement ||
 1995|      0|                       arg2.GetType() == ArgumentType::ImmediateInteger);
 1996|      0|            PHI_ASSERT(arg3.GetType() == ArgumentType::None);
 1997|      0|
 1998|      0|            const auto& dest_reg = arg1.AsRegisterFloat();
 1999|      0|
 2000|      0|            auto optional_address = GetLoadStoreAddress(processor, arg2);
 2001|      0|
 2002|      0|            if (!optional_address.has_value())
 2003|      0|            {
 2004|      0|                processor.Raise(Exception::AddressOutOfBounds);
 2005|      0|                return;
 2006|      0|            }
 2007|      0|
 2008|      0|            phi::i32 address = optional_address.value();
 2009|      0|
 2010|      0|            auto optional_value =
 2011|      0|                    processor.GetMemory().LoadFloat(static_cast<std::size_t>(address.get()));
 2012|      0|
 2013|      0|            if (!optional_value.has_value())
 2014|      0|            {
 2015|      0|                processor.Raise(Exception::AddressOutOfBounds);
 2016|      0|                PHI_LOG_ERROR("Failed to load float at address {}", address.get());
 2017|      0|                return;
 2018|      0|            }
 2019|      0|
 2020|      0|            processor.FloatRegisterSetFloatValue(dest_reg.register_id, optional_value.value());
 2021|      0|        }
 2022|       |
 2023|       |        void LD(Processor& processor, const InstructionArg& arg1, const InstructionArg& arg2,
 2024|       |                const InstructionArg& arg3)
 2025|      0|        {
 2026|      0|            PHI_ASSERT(arg1.GetType() == ArgumentType::FloatRegister);
 2027|      0|            PHI_ASSERT(arg2.GetType() == ArgumentType::AddressDisplacement ||
 2028|      0|                       arg2.GetType() == ArgumentType::ImmediateInteger);
 2029|      0|            PHI_ASSERT(arg3.GetType() == ArgumentType::None);
 2030|      0|
 2031|      0|            const auto& dest_reg = arg1.AsRegisterFloat();
 2032|      0|
 2033|      0|            auto optional_address = GetLoadStoreAddress(processor, arg2);
 2034|      0|
 2035|      0|            if (!optional_address.has_value())
 2036|      0|            {
 2037|      0|                processor.Raise(Exception::AddressOutOfBounds);
 2038|      0|                return;
 2039|      0|            }
 2040|      0|
 2041|      0|            phi::i32 address = optional_address.value();
 2042|      0|
 2043|      0|            auto optional_value =
 2044|      0|                    processor.GetMemory().LoadDouble(static_cast<std::size_t>(address.get()));
 2045|      0|
 2046|      0|            if (!optional_value.has_value())
 2047|      0|            {
 2048|      0|                processor.Raise(Exception::AddressOutOfBounds);
 2049|      0|                PHI_LOG_ERROR("Failed to load double at address {}", address.get());
 2050|      0|                return;
 2051|      0|            }
 2052|      0|
 2053|      0|            processor.FloatRegisterSetDoubleValue(dest_reg.register_id, optional_value.value());
 2054|      0|        }
 2055|       |
 2056|       |        void SB(Processor& processor, const InstructionArg& arg1, const InstructionArg& arg2,
 2057|       |                const InstructionArg& arg3)
 2058|      0|        {
 2059|      0|            PHI_ASSERT(arg1.GetType() == ArgumentType::AddressDisplacement ||
 2060|      0|                       arg1.GetType() == ArgumentType::ImmediateInteger);
 2061|      0|            PHI_ASSERT(arg2.GetType() == ArgumentType::IntRegister);
 2062|      0|            PHI_ASSERT(arg3.GetType() == ArgumentType::None);
 2063|      0|
 2064|      0|            auto optional_address = GetLoadStoreAddress(processor, arg1);
 2065|      0|
 2066|      0|            if (!optional_address.has_value())
 2067|      0|            {
 2068|      0|                processor.Raise(Exception::AddressOutOfBounds);
 2069|      0|                return;
 2070|      0|            }
 2071|      0|
 2072|      0|            phi::i32 address = optional_address.value();
 2073|      0|
 2074|      0|            const auto& src_reg = arg2.AsRegisterInt();
 2075|      0|
 2076|      0|            phi::i32 value = processor.IntRegisterGetSignedValue(src_reg.register_id);
 2077|      0|
 2078|      0|            phi::Boolean success = processor.GetMemory().StoreByte(
 2079|      0|                    static_cast<std::size_t>(address.get()), static_cast<std::int8_t>(value.get()));
 2080|      0|
 2081|      0|            if (!success)
 2082|      0|            {
 2083|      0|                processor.Raise(Exception::AddressOutOfBounds);
 2084|      0|                PHI_LOG_ERROR("Failed to store byte at address {}", address.get());
 2085|      0|            }
 2086|      0|        }
 2087|       |
 2088|       |        void SBU(Processor& processor, const InstructionArg& arg1, const InstructionArg& arg2,
 2089|       |                 const InstructionArg& arg3)
 2090|      0|        {
 2091|      0|            PHI_ASSERT(arg1.GetType() == ArgumentType::AddressDisplacement ||
 2092|      0|                       arg1.GetType() == ArgumentType::ImmediateInteger);
 2093|      0|            PHI_ASSERT(arg2.GetType() == ArgumentType::IntRegister);
 2094|      0|            PHI_ASSERT(arg3.GetType() == ArgumentType::None);
 2095|      0|
 2096|      0|            auto optional_address = GetLoadStoreAddress(processor, arg1);
 2097|      0|
 2098|      0|            if (!optional_address.has_value())
 2099|      0|            {
 2100|      0|                processor.Raise(Exception::AddressOutOfBounds);
 2101|      0|                return;
 2102|      0|            }
 2103|      0|
 2104|      0|            phi::i32 address = optional_address.value();
 2105|      0|
 2106|      0|            const auto& src_reg = arg2.AsRegisterInt();
 2107|      0|
 2108|      0|            phi::u32 value = processor.IntRegisterGetUnsignedValue(src_reg.register_id);
 2109|      0|
 2110|      0|            phi::Boolean success =
 2111|      0|                    processor.GetMemory().StoreUnsignedByte(static_cast<std::size_t>(address.get()),
 2112|      0|                                                            static_cast<std::uint8_t>(value.get()));
 2113|      0|
 2114|      0|            if (!success)
 2115|      0|            {
 2116|      0|                processor.Raise(Exception::AddressOutOfBounds);
 2117|      0|                PHI_LOG_ERROR("Failed to store unsigned byte at address {}", address.get());
 2118|      0|            }
 2119|      0|        }
 2120|       |
 2121|       |        void SH(Processor& processor, const InstructionArg& arg1, const InstructionArg& arg2,
 2122|       |                const InstructionArg& arg3)
 2123|      0|        {
 2124|      0|            PHI_ASSERT(arg1.GetType() == ArgumentType::AddressDisplacement ||
 2125|      0|                       arg1.GetType() == ArgumentType::ImmediateInteger);
 2126|      0|            PHI_ASSERT(arg2.GetType() == ArgumentType::IntRegister);
 2127|      0|            PHI_ASSERT(arg3.GetType() == ArgumentType::None);
 2128|      0|
 2129|      0|            auto optional_address = GetLoadStoreAddress(processor, arg1);
 2130|      0|
 2131|      0|            if (!optional_address.has_value())
 2132|      0|            {
 2133|      0|                processor.Raise(Exception::AddressOutOfBounds);
 2134|      0|                return;
 2135|      0|            }
 2136|      0|
 2137|      0|            phi::i32 address = optional_address.value();
 2138|      0|
 2139|      0|            const auto& src_reg = arg2.AsRegisterInt();
 2140|      0|
 2141|      0|            phi::i32 value = processor.IntRegisterGetSignedValue(src_reg.register_id);
 2142|      0|
 2143|      0|            phi::Boolean success =
 2144|      0|                    processor.GetMemory().StoreHalfWord(static_cast<std::size_t>(address.get()),
 2145|      0|                                                        static_cast<std::int16_t>(value.get()));
 2146|      0|
 2147|      0|            if (!success)
 2148|      0|            {
 2149|      0|                processor.Raise(Exception::AddressOutOfBounds);
 2150|      0|                PHI_LOG_ERROR("Failed to store half word at address {}", address.get());
 2151|      0|            }
 2152|      0|        }
 2153|       |
 2154|       |        void SHU(Processor& processor, const InstructionArg& arg1, const InstructionArg& arg2,
 2155|       |                 const InstructionArg& arg3)
 2156|      0|        {
 2157|      0|            PHI_ASSERT(arg1.GetType() == ArgumentType::AddressDisplacement ||
 2158|      0|                       arg1.GetType() == ArgumentType::ImmediateInteger);
 2159|      0|            PHI_ASSERT(arg2.GetType() == ArgumentType::IntRegister);
 2160|      0|            PHI_ASSERT(arg3.GetType() == ArgumentType::None);
 2161|      0|
 2162|      0|            auto optional_address = GetLoadStoreAddress(processor, arg1);
 2163|      0|
 2164|      0|            if (!optional_address.has_value())
 2165|      0|            {
 2166|      0|                processor.Raise(Exception::AddressOutOfBounds);
 2167|      0|                return;
 2168|      0|            }
 2169|      0|
 2170|      0|            phi::i32 address = optional_address.value();
 2171|      0|
 2172|      0|            const auto& src_reg = arg2.AsRegisterInt();
 2173|      0|
 2174|      0|            phi::u32 value = processor.IntRegisterGetUnsignedValue(src_reg.register_id);
 2175|      0|
 2176|      0|            phi::Boolean success = processor.GetMemory().StoreUnsignedHalfWord(
 2177|      0|                    static_cast<std::size_t>(address.get()),
 2178|      0|                    static_cast<std::uint16_t>(value.get()));
 2179|      0|
 2180|      0|            if (!success)
 2181|      0|            {
 2182|      0|                processor.Raise(Exception::AddressOutOfBounds);
 2183|      0|                PHI_LOG_ERROR("Failed to store unsigned half word at address {}", address.get());
 2184|      0|            }
 2185|      0|        }
 2186|       |
 2187|       |        void SW(Processor& processor, const InstructionArg& arg1, const InstructionArg& arg2,
 2188|       |                const InstructionArg& arg3)
 2189|      0|        {
 2190|      0|            PHI_ASSERT(arg1.GetType() == ArgumentType::AddressDisplacement ||
 2191|      0|                       arg1.GetType() == ArgumentType::ImmediateInteger);
 2192|      0|            PHI_ASSERT(arg2.GetType() == ArgumentType::IntRegister);
 2193|      0|            PHI_ASSERT(arg3.GetType() == ArgumentType::None);
 2194|      0|
 2195|      0|            auto optional_address = GetLoadStoreAddress(processor, arg1);
 2196|      0|
 2197|      0|            if (!optional_address.has_value())
 2198|      0|            {
 2199|      0|                processor.Raise(Exception::AddressOutOfBounds);
 2200|      0|                return;
 2201|      0|            }
 2202|      0|
 2203|      0|            phi::i32 address = optional_address.value();
 2204|      0|
 2205|      0|            const auto& src_reg = arg2.AsRegisterInt();
 2206|      0|
 2207|      0|            phi::i32 value = processor.IntRegisterGetSignedValue(src_reg.register_id);
 2208|      0|
 2209|      0|            phi::Boolean success =
 2210|      0|                    processor.GetMemory().StoreWord(static_cast<std::size_t>(address.get()), value);
 2211|      0|
 2212|      0|            if (!success)
 2213|      0|            {
 2214|      0|                processor.Raise(Exception::AddressOutOfBounds);
 2215|      0|                PHI_LOG_ERROR("Failed to store word at address {}", address.get());
 2216|      0|            }
 2217|      0|        }
 2218|       |
 2219|       |        void SWU(Processor& processor, const InstructionArg& arg1, const InstructionArg& arg2,
 2220|       |                 const InstructionArg& arg3)
 2221|      0|        {
 2222|      0|            PHI_ASSERT(arg1.GetType() == ArgumentType::AddressDisplacement ||
 2223|      0|                       arg1.GetType() == ArgumentType::ImmediateInteger);
 2224|      0|            PHI_ASSERT(arg2.GetType() == ArgumentType::IntRegister);
 2225|      0|            PHI_ASSERT(arg3.GetType() == ArgumentType::None);
 2226|      0|
 2227|      0|            auto optional_address = GetLoadStoreAddress(processor, arg1);
 2228|      0|
 2229|      0|            if (!optional_address.has_value())
 2230|      0|            {
 2231|      0|                processor.Raise(Exception::AddressOutOfBounds);
 2232|      0|                return;
 2233|      0|            }
 2234|      0|
 2235|      0|            phi::i32 address = optional_address.value();
 2236|      0|
 2237|      0|            const auto& src_reg = arg2.AsRegisterInt();
 2238|      0|
 2239|      0|            phi::u32 value = processor.IntRegisterGetUnsignedValue(src_reg.register_id);
 2240|      0|
 2241|      0|            phi::Boolean success = processor.GetMemory().StoreUnsignedWord(
 2242|      0|                    static_cast<std::size_t>(address.get()), value);
 2243|      0|
 2244|      0|            if (!success)
 2245|      0|            {
 2246|      0|                processor.Raise(Exception::AddressOutOfBounds);
 2247|      0|                PHI_LOG_ERROR("Failed to store unsigned word at address {}", address.get());
 2248|      0|            }
 2249|      0|        }
 2250|       |
 2251|       |        void SF(Processor& processor, const InstructionArg& arg1, const InstructionArg& arg2,
 2252|       |                const InstructionArg& arg3)
 2253|      0|        {
 2254|      0|            PHI_ASSERT(arg1.GetType() == ArgumentType::AddressDisplacement ||
 2255|      0|                       arg1.GetType() == ArgumentType::ImmediateInteger);
 2256|      0|            PHI_ASSERT(arg2.GetType() == ArgumentType::FloatRegister);
 2257|      0|            PHI_ASSERT(arg3.GetType() == ArgumentType::None);
 2258|      0|
 2259|      0|            auto optional_address = GetLoadStoreAddress(processor, arg1);
 2260|      0|
 2261|      0|            if (!optional_address.has_value())
 2262|      0|            {
 2263|      0|                processor.Raise(Exception::AddressOutOfBounds);
 2264|      0|                return;
 2265|      0|            }
 2266|      0|
 2267|      0|            phi::i32 address = optional_address.value();
 2268|      0|
 2269|      0|            const auto& src_reg = arg2.AsRegisterFloat();
 2270|      0|
 2271|      0|            phi::f32 value = processor.FloatRegisterGetFloatValue(src_reg.register_id);
 2272|      0|
 2273|      0|            phi::Boolean success = processor.GetMemory().StoreFloat(
 2274|      0|                    static_cast<std::size_t>(address.get()), value);
 2275|      0|
 2276|      0|            if (!success)
 2277|      0|            {
 2278|      0|                processor.Raise(Exception::AddressOutOfBounds);
 2279|      0|                PHI_LOG_ERROR("Failed to store float at address {}", address.get());
 2280|      0|            }
 2281|      0|        }
 2282|       |
 2283|       |        void SD(Processor& processor, const InstructionArg& arg1, const InstructionArg& arg2,
 2284|       |                const InstructionArg& arg3)
 2285|      0|        {
 2286|      0|            PHI_ASSERT(arg1.GetType() == ArgumentType::AddressDisplacement ||
 2287|      0|                       arg1.GetType() == ArgumentType::ImmediateInteger);
 2288|      0|            PHI_ASSERT(arg2.GetType() == ArgumentType::FloatRegister);
 2289|      0|            PHI_ASSERT(arg3.GetType() == ArgumentType::None);
 2290|      0|
 2291|      0|            auto optional_address = GetLoadStoreAddress(processor, arg1);
 2292|      0|
 2293|      0|            if (!optional_address.has_value())
 2294|      0|            {
 2295|      0|                processor.Raise(Exception::AddressOutOfBounds);
 2296|      0|                return;
 2297|      0|            }
 2298|      0|
 2299|      0|            phi::i32 address = optional_address.value();
 2300|      0|
 2301|      0|            const auto& src_reg = arg2.AsRegisterFloat();
 2302|      0|
 2303|      0|            phi::f64 value = processor.FloatRegisterGetDoubleValue(src_reg.register_id);
 2304|      0|
 2305|      0|            phi::Boolean success = processor.GetMemory().StoreDouble(
 2306|      0|                    static_cast<std::size_t>(address.get()), value);
 2307|      0|
 2308|      0|            if (!success)
 2309|      0|            {
 2310|      0|                processor.Raise(Exception::AddressOutOfBounds);
 2311|      0|                PHI_LOG_ERROR("Failed to store float at address {}", address.get());
 2312|      0|            }
 2313|      0|        }
 2314|       |
 2315|       |        void MOVF(Processor& processor, const InstructionArg& arg1, const InstructionArg& arg2,
 2316|       |                  const InstructionArg& arg3)
 2317|      0|        {
 2318|      0|            PHI_ASSERT(arg1.GetType() == ArgumentType::FloatRegister);
 2319|      0|            PHI_ASSERT(arg2.GetType() == ArgumentType::FloatRegister);
 2320|      0|            PHI_ASSERT(arg3.GetType() == ArgumentType::None);
 2321|      0|
 2322|      0|            const FloatRegisterID dest_reg   = arg1.AsRegisterFloat().register_id;
 2323|      0|            const FloatRegisterID source_reg = arg2.AsRegisterFloat().register_id;
 2324|      0|
 2325|      0|            const phi::f32 source_value = processor.FloatRegisterGetFloatValue(source_reg);
 2326|      0|
 2327|      0|            processor.FloatRegisterSetFloatValue(dest_reg, source_value);
 2328|      0|        }
 2329|       |
 2330|       |        void MOVD(Processor& processor, const InstructionArg& arg1, const InstructionArg& arg2,
 2331|       |                  const InstructionArg& arg3)
 2332|      0|        {
 2333|      0|            PHI_ASSERT(arg1.GetType() == ArgumentType::FloatRegister);
 2334|      0|            PHI_ASSERT(arg2.GetType() == ArgumentType::FloatRegister);
 2335|      0|            PHI_ASSERT(arg3.GetType() == ArgumentType::None);
 2336|      0|
 2337|      0|            const FloatRegisterID dest_reg   = arg1.AsRegisterFloat().register_id;
 2338|      0|            const FloatRegisterID source_reg = arg2.AsRegisterFloat().register_id;
 2339|      0|
 2340|      0|            const phi::f64 source_value = processor.FloatRegisterGetDoubleValue(source_reg);
 2341|      0|
 2342|      0|            processor.FloatRegisterSetDoubleValue(dest_reg, source_value);
 2343|      0|        }
 2344|       |
 2345|       |        void MOVFP2I(Processor& processor, const InstructionArg& arg1, const InstructionArg& arg2,
 2346|       |                     const InstructionArg& arg3)
 2347|      0|        {
 2348|      0|            PHI_ASSERT(arg1.GetType() == ArgumentType::IntRegister);
 2349|      0|            PHI_ASSERT(arg2.GetType() == ArgumentType::FloatRegister);
 2350|      0|            PHI_ASSERT(arg3.GetType() == ArgumentType::None);
 2351|      0|
 2352|      0|            const IntRegisterID   dest_reg   = arg1.AsRegisterInt().register_id;
 2353|      0|            const FloatRegisterID source_reg = arg2.AsRegisterFloat().register_id;
 2354|      0|
 2355|      0|            const float source_value = processor.FloatRegisterGetFloatValue(source_reg).get();
 2356|      0|
 2357|      0|            const std::uint32_t moved_value =
 2358|      0|                    *reinterpret_cast<const std::uint32_t*>(&source_value);
 2359|      0|
 2360|      0|            processor.IntRegisterSetUnsignedValue(dest_reg, moved_value);
 2361|      0|        }
 2362|       |
 2363|       |        void MOVI2FP(Processor& processor, const InstructionArg& arg1, const InstructionArg& arg2,
 2364|       |                     const InstructionArg& arg3)
 2365|      0|        {
 2366|      0|            PHI_ASSERT(arg1.GetType() == ArgumentType::FloatRegister);
 2367|      0|            PHI_ASSERT(arg2.GetType() == ArgumentType::IntRegister);
 2368|      0|            PHI_ASSERT(arg3.GetType() == ArgumentType::None);
 2369|      0|
 2370|      0|            const FloatRegisterID dest_reg   = arg1.AsRegisterFloat().register_id;
 2371|      0|            const IntRegisterID   source_reg = arg2.AsRegisterInt().register_id;
 2372|      0|
 2373|      0|            const std::uint32_t source_value =
 2374|      0|                    processor.IntRegisterGetUnsignedValue(source_reg).get();
 2375|      0|
 2376|      0|            const float moved_value = *reinterpret_cast<const float*>(&source_value);
 2377|      0|
 2378|      0|            processor.FloatRegisterSetFloatValue(dest_reg, moved_value);
 2379|      0|        }
 2380|       |
 2381|       |        void CVTF2D(Processor& processor, const InstructionArg& arg1, const InstructionArg& arg2,
 2382|       |                    const InstructionArg& arg3)
 2383|      0|        {
 2384|      0|            PHI_ASSERT(arg1.GetType() == ArgumentType::FloatRegister);
 2385|      0|            PHI_ASSERT(arg2.GetType() == ArgumentType::FloatRegister);
 2386|      0|            PHI_ASSERT(arg3.GetType() == ArgumentType::None);
 2387|      0|
 2388|      0|            const FloatRegisterID dest_reg = arg1.AsRegisterFloat().register_id;
 2389|      0|            const FloatRegisterID src_reg  = arg2.AsRegisterFloat().register_id;
 2390|      0|
 2391|      0|            const phi::f32 src_value = processor.FloatRegisterGetFloatValue(src_reg);
 2392|      0|
 2393|      0|            processor.FloatRegisterSetDoubleValue(dest_reg, src_value);
 2394|      0|        }
 2395|       |
 2396|       |        void CVTF2I(Processor& processor, const InstructionArg& arg1, const InstructionArg& arg2,
 2397|       |                    const InstructionArg& arg3)
 2398|      0|        {
 2399|      0|            PHI_ASSERT(arg1.GetType() == ArgumentType::FloatRegister);
 2400|      0|            PHI_ASSERT(arg2.GetType() == ArgumentType::FloatRegister);
 2401|      0|            PHI_ASSERT(arg3.GetType() == ArgumentType::None);
 2402|      0|
 2403|      0|            const FloatRegisterID dest_reg = arg1.AsRegisterFloat().register_id;
 2404|      0|            const FloatRegisterID src_reg  = arg2.AsRegisterFloat().register_id;
 2405|      0|
 2406|      0|            const float        src_value = processor.FloatRegisterGetFloatValue(src_reg).get();
 2407|      0|            const std::int32_t converted_value_int = static_cast<std::int32_t>(src_value);
 2408|      0|            const float        converted_value_float =
 2409|      0|                    *reinterpret_cast<const float*>(&converted_value_int);
 2410|      0|
 2411|      0|            processor.FloatRegisterSetFloatValue(dest_reg, converted_value_float);
 2412|      0|        }
 2413|       |
 2414|       |        void CVTD2F(Processor& processor, const InstructionArg& arg1, const InstructionArg& arg2,
 2415|       |                    const InstructionArg& arg3)
 2416|      0|        {
 2417|      0|            PHI_ASSERT(arg1.GetType() == ArgumentType::FloatRegister);
 2418|      0|            PHI_ASSERT(arg2.GetType() == ArgumentType::FloatRegister);
 2419|      0|            PHI_ASSERT(arg3.GetType() == ArgumentType::None);
 2420|      0|
 2421|      0|            const FloatRegisterID dest_reg = arg1.AsRegisterFloat().register_id;
 2422|      0|            const FloatRegisterID src_reg  = arg2.AsRegisterFloat().register_id;
 2423|      0|
 2424|      0|            const double src_value       = processor.FloatRegisterGetDoubleValue(src_reg).get();
 2425|      0|            const float  converted_value = static_cast<float>(src_value);
 2426|      0|
 2427|      0|            processor.FloatRegisterSetFloatValue(dest_reg, converted_value);
 2428|      0|        }
 2429|       |
 2430|       |        void CVTD2I(Processor& processor, const InstructionArg& arg1, const InstructionArg& arg2,
 2431|       |                    const InstructionArg& arg3)
 2432|      0|        {
 2433|      0|            PHI_ASSERT(arg1.GetType() == ArgumentType::FloatRegister);
 2434|      0|            PHI_ASSERT(arg2.GetType() == ArgumentType::FloatRegister);
 2435|      0|            PHI_ASSERT(arg3.GetType() == ArgumentType::None);
 2436|      0|
 2437|      0|            const FloatRegisterID dest_reg = arg1.AsRegisterFloat().register_id;
 2438|      0|            const FloatRegisterID src_reg  = arg2.AsRegisterFloat().register_id;
 2439|      0|
 2440|      0|            const double       src_value = processor.FloatRegisterGetDoubleValue(src_reg).get();
 2441|      0|            const std::int32_t converted_value_int = static_cast<std::int32_t>(src_value);
 2442|      0|            const float        converted_value_float =
 2443|      0|                    *reinterpret_cast<const float*>(&converted_value_int);
 2444|      0|
 2445|      0|            processor.FloatRegisterSetFloatValue(dest_reg, converted_value_float);
 2446|      0|        }
 2447|       |
 2448|       |        void CVTI2F(Processor& processor, const InstructionArg& arg1, const InstructionArg& arg2,
 2449|       |                    const InstructionArg& arg3)
 2450|      0|        {
 2451|      0|            PHI_ASSERT(arg1.GetType() == ArgumentType::FloatRegister);
 2452|      0|            PHI_ASSERT(arg2.GetType() == ArgumentType::FloatRegister);
 2453|      0|            PHI_ASSERT(arg3.GetType() == ArgumentType::None);
 2454|      0|
 2455|      0|            const FloatRegisterID dest_reg = arg1.AsRegisterFloat().register_id;
 2456|      0|            const FloatRegisterID src_reg  = arg2.AsRegisterFloat().register_id;
 2457|      0|
 2458|      0|            const float        src_value = processor.FloatRegisterGetFloatValue(src_reg).get();
 2459|      0|            const std::int32_t converted_value_int =
 2460|      0|                    *reinterpret_cast<const std::int32_t*>(&src_value);
 2461|      0|            const float converted_value_float = static_cast<float>(converted_value_int);
 2462|      0|
 2463|      0|            processor.FloatRegisterSetFloatValue(dest_reg, converted_value_float);
 2464|      0|        }
 2465|       |
 2466|       |        void CVTI2D(Processor& processor, const InstructionArg& arg1, const InstructionArg& arg2,
 2467|       |                    const InstructionArg& arg3)
 2468|      0|        {
 2469|      0|            PHI_ASSERT(arg1.GetType() == ArgumentType::FloatRegister);
 2470|      0|            PHI_ASSERT(arg2.GetType() == ArgumentType::FloatRegister);
 2471|      0|            PHI_ASSERT(arg3.GetType() == ArgumentType::None);
 2472|      0|
 2473|      0|            const FloatRegisterID dest_reg = arg1.AsRegisterFloat().register_id;
 2474|      0|            const FloatRegisterID src_reg  = arg2.AsRegisterFloat().register_id;
 2475|      0|
 2476|      0|            const float        src_value = processor.FloatRegisterGetFloatValue(src_reg).get();
 2477|      0|            const std::int32_t converted_value_int =
 2478|      0|                    *reinterpret_cast<const std::int32_t*>(&src_value);
 2479|      0|            const double converted_value_double = static_cast<double>(converted_value_int);
 2480|      0|
 2481|      0|            processor.FloatRegisterSetDoubleValue(dest_reg, converted_value_double);
 2482|      0|        }
 2483|       |
 2484|       |        void TRAP(Processor& processor, const InstructionArg& arg1, const InstructionArg& arg2,
 2485|       |                  const InstructionArg& arg3)
 2486|      0|        {
 2487|      0|            PHI_ASSERT(arg1.GetType() == ArgumentType::ImmediateInteger);
 2488|      0|            PHI_ASSERT(arg2.GetType() == ArgumentType::None);
 2489|      0|            PHI_ASSERT(arg3.GetType() == ArgumentType::None);
 2490|      0|
 2491|      0|            processor.Raise(Exception::Trap);
 2492|      0|        }
 2493|       |
 2494|       |        void HALT(Processor& processor, const InstructionArg& arg1, const InstructionArg& arg2,
 2495|       |                  const InstructionArg& arg3)
 2496|    122|        {
 2497|    122|            PHI_ASSERT(arg1.GetType() == ArgumentType::None);
 2498|    122|            PHI_ASSERT(arg2.GetType() == ArgumentType::None);
 2499|    122|            PHI_ASSERT(arg3.GetType() == ArgumentType::None);
 2500|    122|
 2501|    122|            processor.Raise(Exception::Halt);
 2502|    122|        }
 2503|       |
 2504|       |        void NOP(Processor& processor, const InstructionArg& arg1, const InstructionArg& arg2,
 2505|       |                 const InstructionArg& arg3)
 2506|      6|        {
 2507|      6|            PHI_ASSERT(arg1.GetType() == ArgumentType::None);
 2508|      6|            PHI_ASSERT(arg2.GetType() == ArgumentType::None);
 2509|      6|            PHI_ASSERT(arg3.GetType() == ArgumentType::None);
 2510|      6|
 2511|      6|            /* Do nothing */
 2512|      6|        }
 2513|       |    } // namespace impl
 2514|       |} // namespace dlx

/home/runner/work/DLXEmu/DLXEmu/DLXEmu-App/DLXLib/src/MemoryBlock.cpp:
    1|       |#include "DLX/MemoryBlock.hpp"
    2|       |#include "Phi/Core/Boolean.hpp"
    3|       |#include "Phi/Core/Log.hpp"
    4|       |#include <cstdint>
    5|       |
    6|       |namespace dlx
    7|       |{
    8|       |    MemoryBlock::MemoryBlock(phi::usize start_address, phi::usize starting_size)
    9|       |        : m_StartingAddress(start_address)
   10|  26.1k|    {
   11|  26.1k|        m_Values.resize(starting_size.get());
   12|  26.1k|    }
   13|       |
   14|       |    std::optional<phi::i8> MemoryBlock::LoadByte(phi::usize address) const
   15|      0|    {
   16|      0|        if (!IsAddressValid(address, 1u))
   17|      0|        {
   18|      0|            PHI_LOG_ERROR("Address {} is out of bounds", address.get());
   19|      0|            return {};
   20|      0|        }
   21|      0|
   22|      0|        std::size_t index = (address - m_StartingAddress).get();
   23|      0|        return m_Values[index].signed_value;
   24|      0|    }
   25|       |
   26|       |    std::optional<phi::u8> MemoryBlock::LoadUnsignedByte(phi::usize address) const
   27|      0|    {
   28|      0|        if (!IsAddressValid(address, 1u))
   29|      0|        {
   30|      0|            PHI_LOG_ERROR("Address {} is out of bounds", address.get());
   31|      0|            return {};
   32|      0|        }
   33|      0|
   34|      0|        std::size_t index = (address - m_StartingAddress).get();
   35|      0|        return m_Values[index].unsigned_value;
   36|      0|    }
   37|       |
   38|       |    std::optional<phi::i16> MemoryBlock::LoadHalfWord(phi::usize address) const
   39|      0|    {
   40|      0|        if (!IsAddressValid(address, 2u))
   41|      0|        {
   42|      0|            PHI_LOG_ERROR("Address {} is out of bounds", address.get());
   43|      0|            return {};
   44|      0|        }
   45|      0|
   46|      0|        std::size_t index = (address - m_StartingAddress).get();
   47|      0|        return *reinterpret_cast<const std::int16_t*>(&m_Values[index].signed_value);
   48|      0|    }
   49|       |
   50|       |    std::optional<phi::u16> MemoryBlock::LoadUnsignedHalfWord(phi::usize address) const
   51|      0|    {
   52|      0|        if (!IsAddressValid(address, 2u))
   53|      0|        {
   54|      0|            PHI_LOG_ERROR("Address {} is out of bounds", address.get());
   55|      0|            return {};
   56|      0|        }
   57|      0|
   58|      0|        std::size_t index = (address - m_StartingAddress).get();
   59|      0|        return *reinterpret_cast<const std::uint16_t*>(&m_Values[index].unsigned_value);
   60|      0|    }
   61|       |
   62|       |    std::optional<phi::i32> MemoryBlock::LoadWord(phi::usize address) const
   63|      0|    {
   64|      0|        if (!IsAddressValid(address, 4u))
   65|      0|        {
   66|      0|            PHI_LOG_ERROR("Address {} is out of bounds", address.get());
   67|      0|            return {};
   68|      0|        }
   69|      0|
   70|      0|        std::size_t index = (address - m_StartingAddress).get();
   71|      0|        return *reinterpret_cast<const std::int32_t*>(&m_Values[index].signed_value);
   72|      0|    }
   73|       |
   74|       |    std::optional<phi::u32> MemoryBlock::LoadUnsignedWord(phi::usize address) const
   75|      0|    {
   76|      0|        if (!IsAddressValid(address, 4u))
   77|      0|        {
   78|      0|            PHI_LOG_ERROR("Address {} is out of bounds", address.get());
   79|      0|            return {};
   80|      0|        }
   81|      0|
   82|      0|        std::size_t index = (address - m_StartingAddress).get();
   83|      0|        return *reinterpret_cast<const std::uint32_t*>(&m_Values[index].unsigned_value);
   84|      0|    }
   85|       |
   86|       |    std::optional<phi::f32> MemoryBlock::LoadFloat(phi::usize address) const
   87|      0|    {
   88|      0|        if (!IsAddressValid(address, 4u))
   89|      0|        {
   90|      0|            PHI_LOG_ERROR("Address {} is out of bounds", address.get());
   91|      0|            return {};
   92|      0|        }
   93|      0|
   94|      0|        std::size_t index = (address - m_StartingAddress).get();
   95|      0|        return *reinterpret_cast<const float*>(&m_Values[index].signed_value);
   96|      0|    }
   97|       |
   98|       |    std::optional<phi::f64> MemoryBlock::LoadDouble(phi::usize address) const
   99|      0|    {
  100|      0|        if (!IsAddressValid(address, 8u))
  101|      0|        {
  102|      0|            PHI_LOG_ERROR("Address {} is out of bounds", address.get());
  103|      0|            return {};
  104|      0|        }
  105|      0|
  106|      0|        std::size_t index = (address - m_StartingAddress).get();
  107|      0|        return *reinterpret_cast<const double*>(&m_Values[(index)].signed_value);
  108|      0|    }
  109|       |
  110|       |    phi::Boolean MemoryBlock::StoreByte(phi::usize address, phi::i8 value)
  111|      0|    {
  112|      0|        if (!IsAddressValid(address, 1u))
  113|      0|        {
  114|      0|            PHI_LOG_ERROR("Address {} is out of bounds", address.get());
  115|      0|            return false;
  116|      0|        }
  117|      0|
  118|      0|        m_Values[(address - m_StartingAddress).get()].signed_value = value.get();
  119|      0|        return true;
  120|      0|    }
  121|       |
  122|       |    phi::Boolean MemoryBlock::StoreUnsignedByte(phi::usize address, phi::u8 value)
  123|      0|    {
  124|      0|        if (!IsAddressValid(address, 1u))
  125|      0|        {
  126|      0|            PHI_LOG_ERROR("Address {} is out of bounds", address.get());
  127|      0|            return false;
  128|      0|        }
  129|      0|
  130|      0|        m_Values[(address - m_StartingAddress).get()].unsigned_value = value.get();
  131|      0|        return true;
  132|      0|    }
  133|       |
  134|       |    phi::Boolean MemoryBlock::StoreHalfWord(phi::usize address, phi::i16 value)
  135|      0|    {
  136|      0|        if (!IsAddressValid(address, 2u))
  137|      0|        {
  138|      0|            PHI_LOG_ERROR("Address {} is out of bounds", address.get());
  139|      0|            return false;
  140|      0|        }
  141|      0|
  142|      0|        std::size_t index = (address - m_StartingAddress).get();
  143|      0|        *reinterpret_cast<std::int16_t*>(&m_Values[index].signed_value) = value.get();
  144|      0|
  145|      0|        return true;
  146|      0|    }
  147|       |
  148|       |    phi::Boolean MemoryBlock::StoreUnsignedHalfWord(phi::usize address, phi::u16 value)
  149|      0|    {
  150|      0|        if (!IsAddressValid(address, 2u))
  151|      0|        {
  152|      0|            PHI_LOG_ERROR("Address {} is out of bounds", address.get());
  153|      0|            return false;
  154|      0|        }
  155|      0|
  156|      0|        std::size_t index = (address - m_StartingAddress).get();
  157|      0|        *reinterpret_cast<std::uint16_t*>(&m_Values[index].unsigned_value) = value.get();
  158|      0|
  159|      0|        return true;
  160|      0|    }
  161|       |
  162|       |    phi::Boolean MemoryBlock::StoreWord(phi::usize address, phi::i32 value)
  163|      0|    {
  164|      0|        if (!IsAddressValid(address, 4u))
  165|      0|        {
  166|      0|            PHI_LOG_ERROR("Address {} is out of bounds", address.get());
  167|      0|            return false;
  168|      0|        }
  169|      0|
  170|      0|        std::size_t index = (address - m_StartingAddress).get();
  171|      0|        *reinterpret_cast<std::int32_t*>(&m_Values[index].signed_value) = value.get();
  172|      0|
  173|      0|        return true;
  174|      0|    }
  175|       |
  176|       |    phi::Boolean MemoryBlock::StoreUnsignedWord(phi::usize address, phi::u32 value)
  177|      0|    {
  178|      0|        if (!IsAddressValid(address, 4u))
  179|      0|        {
  180|      0|            PHI_LOG_ERROR("Address {} is out of bounds", address.get());
  181|      0|            return false;
  182|      0|        }
  183|      0|
  184|      0|        std::size_t index = (address - m_StartingAddress).get();
  185|      0|        *reinterpret_cast<std::uint32_t*>(&m_Values[index].unsigned_value) = value.get();
  186|      0|
  187|      0|        return true;
  188|      0|    }
  189|       |
  190|       |    phi::Boolean MemoryBlock::StoreFloat(phi::usize address, phi::f32 value)
  191|      0|    {
  192|      0|        if (!IsAddressValid(address, 4u))
  193|      0|        {
  194|      0|            PHI_LOG_ERROR("Address {} is out of bounds", address.get());
  195|      0|            return false;
  196|      0|        }
  197|      0|
  198|      0|        std::size_t index = (address - m_StartingAddress).get();
  199|      0|        *reinterpret_cast<float*>(&m_Values[index].signed_value) = value.get();
  200|      0|
  201|      0|        return true;
  202|      0|    }
  203|       |
  204|       |    phi::Boolean MemoryBlock::StoreDouble(phi::usize address, phi::f64 value)
  205|      0|    {
  206|      0|        if (!IsAddressValid(address, 8u))
  207|      0|        {
  208|      0|            PHI_LOG_ERROR("Address {} is out of bounds", address.get());
  209|      0|            return false;
  210|      0|        }
  211|      0|
  212|      0|        std::size_t index = (address - m_StartingAddress).get();
  213|      0|        *reinterpret_cast<double*>(&m_Values[index].signed_value) = value.get();
  214|      0|
  215|      0|        return true;
  216|      0|    }
  217|       |
  218|       |    phi::Boolean MemoryBlock::IsAddressValid(phi::usize address, phi::usize size) const
  219|      0|    {
  220|      0|        return address >= m_StartingAddress &&
  221|      0|               (address + size) <= (m_StartingAddress + m_Values.size());
  222|      0|    }
  223|       |
  224|       |    void MemoryBlock::Clear()
  225|  26.1k|    {
  226|  26.1k|        for (auto& val : m_Values)
  227|  26.1M|        {
  228|  26.1M|            val.signed_value = 0;
  229|  26.1M|        }
  230|  26.1k|    }
  231|       |
  232|       |    phi::usize MemoryBlock::GetStartingAddress() const noexcept
  233|      0|    {
  234|      0|        return m_StartingAddress;
  235|      0|    }
  236|       |
  237|       |    void MemoryBlock::SetStartingAddress(phi::usize new_starting_address) noexcept
  238|      0|    {
  239|      0|        m_StartingAddress = new_starting_address;
  240|      0|    }
  241|       |
  242|       |    std::vector<MemoryBlock::MemoryByte>& MemoryBlock::GetRawMemory() noexcept
  243|      0|    {
  244|      0|        return m_Values;
  245|      0|    }
  246|       |
  247|       |    const std::vector<MemoryBlock::MemoryByte>& MemoryBlock::GetRawMemory() const noexcept
  248|      0|    {
  249|      0|        return m_Values;
  250|      0|    }
  251|       |} // namespace dlx

/home/runner/work/DLXEmu/DLXEmu/DLXEmu-App/DLXLib/src/Parser.cpp:
    1|       |#include "DLX/Parser.hpp"
    2|       |
    3|       |#include "DLX/InstructionArg.hpp"
    4|       |#include "DLX/OpCode.hpp"
    5|       |#include "DLX/ParserUtils.hpp"
    6|       |#include "DLX/RegisterNames.hpp"
    7|       |#include "DLX/Token.hpp"
    8|       |#include <Phi/Config/FunctionLikeMacro.hpp>
    9|       |#include <Phi/Core/Assert.hpp>
   10|       |#include <Phi/Core/Conversion.hpp>
   11|       |#include <Phi/Core/Log.hpp>
   12|       |#include <magic_enum.hpp>
   13|       |#include <algorithm>
   14|       |#include <limits>
   15|       |#include <optional>
   16|       |#include <regex>
   17|       |#include <stdexcept>
   18|       |
   19|       |using namespace phi::literals;
   20|       |
   21|       |namespace dlx
   22|       |{
   23|       |    Token ParseToken(std::string_view token, phi::u64 line_number, phi::u64 column)
   24|  2.68M|    {
   25|  2.68M|        // TODO: Parse the given number here directly?
   26|  2.68M|        if (token.at(0) == '#' && token.size() > 1)
   27|  27.0k|        {
   28|  27.0k|            return Token(Token::Type::ImmediateInteger, token, line_number, column);
   29|  27.0k|        }
   30|  2.65M|
   31|  2.65M|        if (token.at(0) == '/' || token.at(0) == ';')
   32|   101k|        {
   33|   101k|            return Token(Token::Type::Comment, token, line_number, column);
   34|   101k|        }
   35|  2.55M|
   36|  2.55M|        if (auto number = ParseNumber(token); number.has_value())
   37|  3.92k|        {
   38|  3.92k|            return Token(Token::Type::IntegerLiteral, token, line_number, column, number->get());
   39|  3.92k|        }
   40|  2.55M|
   41|  2.55M|        std::string token_upper(token.data(), token.size());
   42|  2.55M|        std::transform(token_upper.begin(), token_upper.end(), token_upper.begin(), ::toupper);
   43|  2.55M|
   44|  2.55M|        if (token_upper == "FPSR")
   45|   856k|        {
   46|   856k|            return Token(Token::Type::RegisterStatus, token, line_number, column);
   47|   856k|        }
   48|  1.69M|
   49|  1.69M|        if (IntRegisterID id = StringToIntRegister(token_upper); id != IntRegisterID::None)
   50|   107k|        {
   51|   107k|            return Token(Token::Type::RegisterInt, token, line_number, column,
   52|   107k|                         static_cast<std::uint32_t>(id));
   53|   107k|        }
   54|  1.58M|
   55|  1.58M|        if (FloatRegisterID id = StringToFloatRegister(token_upper); id != FloatRegisterID::None)
   56|  58.9k|        {
   57|  58.9k|            return Token(Token::Type::RegisterFloat, token, line_number, column,
   58|  58.9k|                         static_cast<std::uint32_t>(id));
   59|  58.9k|        }
   60|  1.53M|
   61|  1.53M|        if (OpCode opcode = StringToOpCode(token_upper); opcode != OpCode::NONE)
   62|  1.28M|        {
   63|  1.28M|            return Token(Token::Type::OpCode, token, line_number, column,
   64|  1.28M|                         static_cast<std::uint32_t>(opcode));
   65|  1.28M|        }
   66|   241k|
   67|   241k|        return Token(Token::Type::LabelIdentifier, token, line_number, column);
   68|   241k|    }
   69|       |
   70|       |    std::vector<Token> Parser::Tokenize(std::string_view source)
   71|  26.1k|    {
   72|  26.1k|        std::vector<Token> tokens{};
   73|  26.1k|        tokens.reserve(5);
   74|  26.1k|
   75|  26.1k|        std::string current_token;
   76|  26.1k|        current_token.reserve(10);
   77|  26.1k|
   78|  26.1k|        phi::u64 current_line_number{1u};
   79|  26.1k|        phi::u64 current_column{1u};
   80|  26.1k|        phi::u64 token_begin{0u};
   81|  26.1k|
   82|  26.1k|        phi::Boolean parsing_comment{false};
   83|  26.1k|
   84|  14.4M|        for (phi::usize i{0u}; i < source.length(); ++i)
   85|  14.3M|        {
   86|  14.3M|            const char c{source.at(i.get())};
   87|  14.3M|
   88|  14.3M|            if (c == '\n')
   89|   188k|            {
   90|   188k|                if (current_token.empty())
   91|  72.2k|                {
   92|  72.2k|                    // Skip empty lines
   93|  72.2k|                    tokens.emplace_back(Token::Type::NewLine, source.substr(token_begin.get(), 1),
   94|  72.2k|                                        current_line_number, current_column - 1u);
   95|  72.2k|
   96|  72.2k|                    parsing_comment = false;
   97|  72.2k|                    current_line_number += 1u;
   98|  72.2k|                    current_column = 1u;
   99|  72.2k|                    continue;
  100|  72.2k|                }
  101|   115k|
  102|   115k|                // Otherwise a new line separates tokens
  103|   115k|                tokens.emplace_back(
  104|   115k|                        ParseToken(source.substr(token_begin.get(), current_token.length()),
  105|   115k|                                   current_line_number, current_column - current_token.length()));
  106|   115k|
  107|   115k|                token_begin = i;
  108|   115k|
  109|   115k|                tokens.emplace_back(Token::Type::NewLine, source.substr(token_begin.get(), 1),
  110|   115k|                                    current_line_number, current_column - 1u);
  111|   115k|
  112|   115k|                current_token.clear();
  113|   115k|                parsing_comment = false;
  114|   115k|                current_line_number += 1u;
  115|   115k|                current_column = 0u;
  116|   115k|            }
  117|  14.1M|            // Comments begin with an '/' or ';' and after that the entire line is treated as part of the comment
  118|  14.1M|            else if (c == '/' || c == ';')
  119|   109k|            {
  120|   109k|                if (current_token.empty())
  121|   101k|                {
  122|   101k|                    token_begin = i;
  123|   101k|                }
  124|   109k|
  125|   109k|                parsing_comment = true;
  126|   109k|                current_token.push_back(c);
  127|   109k|            }
  128|  14.0M|            else if (parsing_comment)
  129|   637k|            {
  130|   637k|                // simply append the character
  131|   637k|                current_token.push_back(c);
  132|   637k|            }
  133|  13.4M|            else
  134|  13.4M|            {
  135|  13.4M|                // Not parsing a comment
  136|  13.4M|
  137|  13.4M|                switch (c)
  138|  13.4M|                {
  139|  1.32M|                    case ' ':
  140|  1.32M|                    case '\t':
  141|  1.32M|                    case '\v':
  142|  1.32M|                        if (current_token.empty())
  143|    378|                        {
  144|    378|                            current_column += 1u;
  145|    378|                            // We haven't found any usable character for the current token so just skip the whitespace.
  146|    378|                            continue;
  147|    378|                        }
  148|  1.32M|
  149|  1.32M|                        // Otherwise a whitespace separates tokens
  150|  1.32M|                        tokens.emplace_back(ParseToken(
  151|  1.32M|                                source.substr(token_begin.get(), current_token.length()),
  152|  1.32M|                                current_line_number, current_column - current_token.length()));
  153|  1.32M|                        current_token.clear();
  154|  1.32M|                        break;
  155|  1.32M|                    case ':':
  156|   120k|                        // Need to parse label names together with their colon
  157|   120k|                        if (!current_token.empty())
  158|   120k|                        {
  159|   120k|                            current_token.push_back(c);
  160|   120k|                            tokens.emplace_back(ParseToken(
  161|   120k|                                    source.substr(token_begin.get(), current_token.length()),
  162|   120k|                                    current_line_number,
  163|   120k|                                    current_column + 1u - current_token.length()));
  164|   120k|
  165|   120k|                            current_token.clear();
  166|   120k|                        }
  167|     30|                        else
  168|     30|                        {
  169|     30|                            // Orphan colon
  170|     30|                            token_begin = i;
  171|     30|
  172|     30|                            tokens.emplace_back(Token::Type::Colon,
  173|     30|                                                source.substr(token_begin.get(), 1),
  174|     30|                                                current_line_number, current_column);
  175|     30|                        }
  176|   120k|                        break;
  177|  1.32M|                    case ',':
  178|  1.12M|                    case '(':
  179|  1.12M|                    case ')':
  180|  1.12M|                        if (!current_token.empty())
  181|  1.12M|                        {
  182|  1.12M|                            tokens.emplace_back(ParseToken(
  183|  1.12M|                                    source.substr(token_begin.get(), current_token.length()),
  184|  1.12M|                                    current_line_number, current_column - current_token.length()));
  185|  1.12M|
  186|  1.12M|                            current_token.clear();
  187|  1.12M|                        }
  188|  1.12M|
  189|  1.12M|                        Token::Type type;
  190|  1.12M|                        switch (c)
  191|  1.12M|                        {
  192|  1.12M|                            case ',':
  193|  1.12M|                                type = Token::Type::Comma;
  194|  1.12M|                                break;
  195|      6|                            case '(':
  196|      6|                                type = Token::Type::OpenBracket;
  197|      6|                                break;
  198|      7|                            case ')':
  199|      7|                                type = Token::Type::ClosingBracket;
  200|      7|                                break;
  201|      0|                            default:
  202|      0|                                PHI_ASSERT_NOT_REACHED();
  203|      0|                                break;
  204|  1.12M|                        }
  205|  1.12M|
  206|  1.12M|                        token_begin = i;
  207|  1.12M|
  208|  1.12M|                        tokens.emplace_back(type, source.substr(token_begin.get(), 1),
  209|  1.12M|                                            current_line_number, current_column);
  210|  1.12M|                        break;
  211|  1.12M|
  212|  10.8M|                    default:
  213|  10.8M|                        if (current_token.empty())
  214|  2.58M|                        {
  215|  2.58M|                            token_begin = i;
  216|  2.58M|                        }
  217|  10.8M|
  218|  10.8M|                        // simply append the character
  219|  10.8M|                        current_token.push_back(c);
  220|  13.4M|                }
  221|  13.4M|            }
  222|  14.3M|
  223|  14.3M|            current_column += 1u;
  224|  14.3M|        }
  225|  26.1k|
  226|  26.1k|        // Checked the entire string. Parse whats left if anything
  227|  26.1k|        if (!current_token.empty())
  228|  6.63k|        {
  229|  6.63k|            tokens.emplace_back(ParseToken(source.substr(token_begin.get(), current_token.length()),
  230|  6.63k|                                           current_line_number,
  231|  6.63k|                                           current_column - current_token.length()));
  232|  6.63k|        }
  233|  26.1k|
  234|  26.1k|        return tokens;
  235|  26.1k|    }
  236|       |
  237|       |    static phi::Boolean has_x_more_tokens(const std::vector<Token>& tokens, phi::usize index,
  238|       |                                          phi::u64 x)
  239|   809k|    {
  240|   809k|        return index + x <= tokens.size();
  241|   809k|    }
  242|       |
  243|       |    static phi::Boolean has_one_more_token(const std::vector<Token>& tokens, phi::usize index)
  244|   809k|    {
  245|   809k|        return has_x_more_tokens(tokens, index, 1u);
  246|   809k|    }
  247|       |
  248|       |    static phi::Boolean next_token_is(const std::vector<Token>& tokens, phi::usize index,
  249|       |                                      Token::Type token_type)
  250|      0|    {
  251|      0|        PHI_ASSERT(has_one_more_token(tokens, index));
  252|      0|
  253|      0|        const auto& next_token = tokens.at((index + 1u).get());
  254|      0|
  255|      0|        return next_token.GetType() == token_type;
  256|      0|    }
  257|       |
  258|       |    static phi::Boolean has_one_more_token_of_type(const std::vector<Token>& tokens,
  259|       |                                                   phi::usize index, Token::Type token_type)
  260|      0|    {
  261|      0|        if (!has_one_more_token(tokens, index))
  262|      0|        {
  263|      0|            return false;
  264|      0|        }
  265|      0|
  266|      0|        return (next_token_is(tokens, index, token_type));
  267|      0|    }
  268|       |
  269|       |    static void AddParseError(ParsedProgram& program, const std::string& message)
  270|  3.50M|    {
  271|  3.50M|        ParseError err;
  272|  3.50M|        err.message = message;
  273|  3.50M|
  274|  3.50M|        //PHI_LOG_ERROR("Parsing error: {}", message);
  275|  3.50M|
  276|  3.50M|        program.m_ParseErrors.emplace_back(err);
  277|  3.50M|    }
  278|       |
  279|       |    static std::optional<InstructionArg> parse_instruction_argument(
  280|       |            const Token& token, ArgumentType expected_argument_type,
  281|       |            const std::vector<Token>& tokens, phi::usize& index, ParsedProgram& program)
  282|   695k|    {
  283|   695k|        // PHI_LOG_INFO("Parsing argument with token '{}' and expected type '{}'", token.DebugInfo(),
  284|   695k|        //              magic_enum::enum_name(expected_argument_type));
  285|   695k|
  286|   695k|        switch (token.GetType())
  287|   695k|        {
  288|    831|            case Token::Type::IntegerLiteral: {
  289|    831|                if (!ArgumentTypeIncludes(expected_argument_type,
  290|    831|                                          ArgumentType::AddressDisplacement))
  291|    794|                {
  292|    794|                    AddParseError(program,
  293|    794|                                  fmt::format("Expected {} but got address displacement",
  294|    794|                                              magic_enum::enum_name(expected_argument_type)));
  295|    794|                    return {};
  296|    794|                }
  297|     37|
  298|     37|                // Parse address displacement
  299|     37|                auto displacement_value = ParseNumber(token.GetText());
  300|     37|                if (!displacement_value)
  301|      0|                {
  302|      0|                    AddParseError(program,
  303|      0|                                  "Failed to parse displacement value for Address displacement");
  304|      0|                    return {};
  305|      0|                }
  306|     37|                std::int16_t value = displacement_value.value().get();
  307|     37|
  308|     37|                if (!has_x_more_tokens(tokens, index, 3u))
  309|     25|                {
  310|     25|                    AddParseError(program,
  311|     25|                                  "Not enough arguments left to parse address displacement");
  312|     25|                    return {};
  313|     25|                }
  314|     12|
  315|     12|                const Token& first_token  = tokens.at(index.get());
  316|     12|                const Token& second_token = tokens.at((index + 1u).get());
  317|     12|                const Token& third_token  = tokens.at((index + 2u).get());
  318|     12|
  319|     12|                if (first_token.GetType() != Token::Type::OpenBracket)
  320|     12|                {
  321|     12|                    AddParseError(program, "Expected open bracket");
  322|     12|                    return {};
  323|     12|                }
  324|      0|
  325|      0|                // Second token is the register
  326|      0|                if (second_token.GetType() != Token::Type::RegisterInt)
  327|      0|                {
  328|      0|                    AddParseError(program, "Expected IntRegister");
  329|      0|                    return {};
  330|      0|                }
  331|      0|
  332|      0|                if (third_token.GetType() != Token::Type::ClosingBracket)
  333|      0|                {
  334|      0|                    AddParseError(program, "Expected closing bracket");
  335|      0|                    return {};
  336|      0|                }
  337|      0|
  338|      0|                index += 3u;
  339|      0|
  340|      0|                //PHI_LOG_INFO("Parsed address displacement with '{}' displacement and Register '{}'",
  341|      0|                //             value, magic_enum::enum_name(reg_id));
  342|      0|
  343|      0|                return ConstructInstructionArgAddressDisplacement(
  344|      0|                        static_cast<IntRegisterID>(second_token.GetHint()), value);
  345|      0|            }
  346|  14.0k|            case Token::Type::RegisterInt: {
  347|  14.0k|                if (!ArgumentTypeIncludes(expected_argument_type, ArgumentType::IntRegister))
  348|  2.45k|                {
  349|  2.45k|                    AddParseError(program,
  350|  2.45k|                                  fmt::format("Got IntRegister but expected '{}'",
  351|  2.45k|                                              magic_enum::enum_name(expected_argument_type)));
  352|  2.45k|                    return {};
  353|  2.45k|                }
  354|  11.5k|
  355|  11.5k|                //PHI_LOG_INFO("Parsed identifier as int register {}",
  356|  11.5k|                //             magic_enum::enum_name(reg_id));
  357|  11.5k|
  358|  11.5k|                return ConstructInstructionArgRegisterInt(
  359|  11.5k|                        static_cast<IntRegisterID>(token.GetHint()));
  360|  11.5k|            }
  361|  11.5k|            case Token::Type::RegisterFloat: {
  362|  6.76k|                if (!ArgumentTypeIncludes(expected_argument_type, ArgumentType::FloatRegister))
  363|  5.84k|                {
  364|  5.84k|                    AddParseError(program,
  365|  5.84k|                                  fmt::format("Got FloatRegister but expected '{}'",
  366|  5.84k|                                              magic_enum::enum_name(expected_argument_type)));
  367|  5.84k|                    return {};
  368|  5.84k|                }
  369|    928|
  370|    928|                //PHI_LOG_INFO("Parsed identifier as float register {}",
  371|    928|                //             magic_enum::enum_name(float_reg_id));
  372|    928|
  373|    928|                return ConstructInstructionArgRegisterFloat(
  374|    928|                        static_cast<FloatRegisterID>(token.GetHint()));
  375|    928|            }
  376|  18.4k|            case Token::Type::RegisterStatus: {
  377|  18.4k|            }
  378|  52.8k|            case Token::Type::LabelIdentifier: {
  379|  52.8k|                // Parse as Label
  380|  52.8k|                if (!ArgumentTypeIncludes(expected_argument_type, ArgumentType::Label))
  381|  51.6k|                {
  382|  51.6k|                    AddParseError(program,
  383|  51.6k|                                  fmt::format("Got Label but expected '{}'",
  384|  51.6k|                                              magic_enum::enum_name(expected_argument_type)));
  385|  51.6k|                    return {};
  386|  51.6k|                }
  387|  1.14k|
  388|  1.14k|                if (!IsValidIdentifier(token.GetText()))
  389|    806|                {
  390|    806|                    AddParseError(program, fmt::format("Invalid label identifier found {}",
  391|    806|                                                       token.GetText()));
  392|    806|                    return {};
  393|    806|                }
  394|    342|
  395|    342|                //PHI_LOG_INFO("Parsed Label identifier as '{}'", token.GetText());
  396|    342|
  397|    342|                return ConstructInstructionArgLabel(token.GetText());
  398|    342|            }
  399|  5.08k|            case Token::Type::ImmediateInteger: {
  400|  5.08k|                if (!ArgumentTypeIncludes(expected_argument_type, ArgumentType::ImmediateInteger))
  401|  4.86k|                {
  402|  4.86k|                    AddParseError(program,
  403|  4.86k|                                  fmt::format("Got ImmediateInteger but expected '{}'",
  404|  4.86k|                                              magic_enum::enum_name(expected_argument_type)));
  405|  4.86k|                    return {};
  406|  4.86k|                }
  407|    222|
  408|    222|                auto parsed_value = ParseNumber(token.GetText().substr(1));
  409|    222|                if (!parsed_value)
  410|    207|                {
  411|    207|                    AddParseError(program, "Failed to parse immediate Integer value");
  412|    207|                    return {};
  413|    207|                }
  414|     15|
  415|     15|                //PHI_LOG_INFO("Parsed Immediate Integer with value {}", parsed_value.value().get());
  416|     15|
  417|     15|                return ConstructInstructionArgImmediateValue(parsed_value.value().get());
  418|     15|            }
  419|   615k|            default:
  420|   615k|                AddParseError(program,
  421|   615k|                              fmt::format("Unexpected token of type '{}'", token.GetTypeName()));
  422|   615k|                return {};
  423|   695k|        }
  424|   695k|    }
  425|       |
  426|       |    static void consume_x_tokens(phi::usize& index, phi::usize x)
  427|  3.99M|    {
  428|  3.99M|        index += x;
  429|  3.99M|    }
  430|       |
  431|       |    static void consume_current_token(phi::usize& index)
  432|  3.99M|    {
  433|  3.99M|        consume_x_tokens(index, 1u);
  434|  3.99M|    }
  435|       |
  436|       |    ParsedProgram Parser::Parse(const InstructionLibrary& lib, std::vector<Token>& tokens)
  437|  26.1k|    {
  438|  26.1k|        ParsedProgram program;
  439|  26.1k|
  440|  26.1k|        program.m_Tokens = tokens;
  441|  26.1k|
  442|  26.1k|        phi::Boolean line_has_instruction{false};
  443|  26.1k|
  444|  3.21M|        for (phi::usize index{0u}; index < tokens.size();)
  445|  3.18M|        {
  446|  3.18M|            Token& current_token = tokens.at(index.get());
  447|  3.18M|
  448|  3.18M|            consume_current_token(index);
  449|  3.18M|
  450|  3.18M|            //PHI_LOG_INFO("Parsing '{}'", current_token.DebugInfo());
  451|  3.18M|
  452|  3.18M|            switch (current_token.GetType())
  453|  3.18M|            {
  454|      0|                // Ignore comments
  455|  80.0k|                case Token::Type::Comment:
  456|  80.0k|                    //PHI_LOG_DEBUG("Ignoring comment");
  457|  80.0k|                    break;
  458|   182k|                case Token::Type::NewLine:
  459|   182k|                    //PHI_LOG_DEBUG("Ignoring newline");
  460|   182k|                    line_has_instruction = false;
  461|   182k|                    break;
  462|   207k|                case Token::Type::LabelIdentifier: {
  463|   207k|                    if (line_has_instruction)
  464|     12|                    {
  465|     12|                        AddParseError(program, "Expected new line but got label identifer");
  466|     12|                        break;
  467|     12|                    }
  468|   207k|
  469|   207k|                    // Handle jump labels
  470|   207k|                    // Check if the last character of the identifier is a colon
  471|   207k|                    if (current_token.GetText().at(current_token.GetText().size() - 1) == ':')
  472|   107k|                    {
  473|   107k|                        std::string_view label_name = current_token.GetText().substr(
  474|   107k|                                0, current_token.GetText().size() - 1);
  475|   107k|
  476|   107k|                        program.m_JumpData[label_name] =
  477|   107k|                                static_cast<std::uint32_t>(program.m_Instructions.size());
  478|   107k|
  479|   107k|                        //PHI_LOG_INFO("Added jump label {} -> {}", label_name,
  480|   107k|                        //             program.m_Instructions.size());
  481|   107k|                    }
  482|   100k|                    else
  483|   100k|                    {
  484|   100k|                        AddParseError(program, "Label identifier is missing a colon");
  485|   100k|                    }
  486|   207k|
  487|   207k|                    break;
  488|   207k|                }
  489|   694k|                case Token::Type::OpCode: {
  490|   694k|                    if (line_has_instruction)
  491|    148|                    {
  492|    148|                        AddParseError(program, "Expected new line but got op code");
  493|    148|                        break;
  494|    148|                    }
  495|   694k|
  496|   694k|                    // Handle normal instructions
  497|   694k|                    OpCode opcode = static_cast<OpCode>(current_token.GetHint());
  498|   694k|
  499|   694k|                    //PHI_LOG_INFO("Instruction opcode: {}", magic_enum::enum_name(opcode));
  500|   694k|
  501|   694k|                    const InstructionInfo& info = lib.LookUp(opcode);
  502|   694k|
  503|   694k|                    // Make sure we got no problems here
  504|   694k|                    PHI_ASSERT(info.GetArgumentType(0_u8) != ArgumentType::Unknown);
  505|   694k|                    PHI_ASSERT(info.GetArgumentType(0_u8) != ArgumentType::Unknown);
  506|   694k|                    PHI_ASSERT(info.GetArgumentType(0_u8) != ArgumentType::Unknown);
  507|   694k|                    PHI_ASSERT(info.GetExecutor());
  508|   694k|
  509|   694k|                    phi::u8 number_of_argument_required = info.GetNumberOfRequiredArguments();
  510|   694k|                    //PHI_LOG_INFO("Instruction requires {} arguments",
  511|   694k|                    //             number_of_argument_required.get());
  512|   694k|
  513|   694k|                    // Create instruction
  514|   694k|                    Instruction instruction(info);
  515|   694k|
  516|   694k|                    // Parse arguments
  517|   811k|                    for (phi::u8 argument_num{0_u8}; argument_num < number_of_argument_required;)
  518|   809k|                    {
  519|   809k|                        // Get next token
  520|   809k|                        if (!has_one_more_token(tokens, index))
  521|  3.95k|                        {
  522|  3.95k|                            AddParseError(
  523|  3.95k|                                    program,
  524|  3.95k|                                    fmt::format("Missing {} arguments for instruction {}",
  525|  3.95k|                                                (number_of_argument_required - argument_num).get(),
  526|  3.95k|                                                magic_enum::enum_name(opcode)));
  527|  3.95k|                            break;
  528|  3.95k|                        }
  529|   805k|
  530|   805k|                        current_token = tokens.at(index.get());
  531|   805k|                        consume_current_token(index);
  532|   805k|
  533|   805k|                        // Skip commas
  534|   805k|                        if (current_token.GetType() == Token::Type::Comma)
  535|   104k|                        {
  536|   104k|                            //PHI_LOG_DEBUG("Skipping comma");
  537|   104k|                            continue;
  538|   104k|                        }
  539|   700k|
  540|   700k|                        if (current_token.GetType() == Token::Type::NewLine)
  541|  5.56k|                        {
  542|  5.56k|                            AddParseError(program, "Unexpected end of line");
  543|  5.56k|                            break;
  544|  5.56k|                        }
  545|   695k|
  546|   695k|                        std::optional<InstructionArg> optional_parsed_argument =
  547|   695k|                                parse_instruction_argument(current_token,
  548|   695k|                                                           info.GetArgumentType(argument_num),
  549|   695k|                                                           tokens, index, program);
  550|   695k|                        if (!optional_parsed_argument.has_value())
  551|   682k|                        {
  552|   682k|                            AddParseError(program, fmt::format("Failed to parse argument number {}",
  553|   682k|                                                               argument_num.get()));
  554|   682k|                            break;
  555|   682k|                        }
  556|  12.8k|
  557|  12.8k|                        // Successfully parsed one argument
  558|  12.8k|                        InstructionArg parsed_argument = optional_parsed_argument.value();
  559|  12.8k|
  560|  12.8k|                        instruction.SetArgument(argument_num, parsed_argument);
  561|  12.8k|                        argument_num++;
  562|  12.8k|
  563|  12.8k|                        //PHI_LOG_INFO("Successfully parsed argument {}", argument_num.get());
  564|  12.8k|                    }
  565|   694k|
  566|   694k|                    // Only add the instruction if we got no parsing errors
  567|   694k|                    if (program.m_ParseErrors.empty())
  568|    514|                    {
  569|    514|                        //PHI_LOG_INFO("Successfully parsed instruction '{}'",
  570|    514|                        //            instruction.DebugInfo());
  571|    514|                        program.m_Instructions.emplace_back(instruction);
  572|    514|                        line_has_instruction = true;
  573|    514|                    }
  574|   694k|                    break;
  575|   694k|                }
  576|   694k|
  577|  2.02M|                default:
  578|  2.02M|                    AddParseError(program, "Unexpected token");
  579|  2.02M|                    break;
  580|  3.18M|            }
  581|  3.18M|        }
  582|  26.1k|
  583|  26.1k|        return program;
  584|  26.1k|    }
  585|       |
  586|       |    ParsedProgram Parser::Parse(const InstructionLibrary& lib, std::string_view source)
  587|  26.1k|    {
  588|  26.1k|        std::vector<Token> tokens = Tokenize(source);
  589|  26.1k|        return Parse(lib, tokens);
  590|  26.1k|    }
  591|       |} // namespace dlx

/home/runner/work/DLXEmu/DLXEmu/DLXEmu-App/DLXLib/src/InstructionInfo.cpp:
    1|       |#include "DLX/InstructionInfo.hpp"
    2|       |
    3|       |namespace dlx
    4|       |{
    5|       |    void InstructionInfo::Execute(Processor& processor, const InstructionArg& arg1,
    6|       |                                  const InstructionArg& arg2,
    7|       |                                  const InstructionArg& arg3) const noexcept
    8|    132|    {
    9|    132|        PHI_ASSERT(m_Executor, "No execution function defined");
   10|    132|
   11|    132|        m_Executor(processor, arg1, arg2, arg3);
   12|    132|    }
   13|       |} // namespace dlx

/home/runner/work/DLXEmu/DLXEmu/DLXEmu-App/DLXLib/src/FloatRegister.cpp:
    1|       |#include "DLX/FloatRegister.hpp"
    2|       |
    3|       |namespace dlx
    4|       |{
    5|       |    void FloatRegister::SetValue(const phi::f32 val)
    6|   837k|    {
    7|   837k|        m_Value = val;
    8|   837k|    }
    9|       |
   10|       |    phi::f32 FloatRegister::GetValue() const
   11|      0|    {
   12|      0|        return m_Value;
   13|      0|    }
   14|       |} // namespace dlx

/home/runner/work/DLXEmu/DLXEmu/DLXEmu-App/DLXLib/src/Instruction.cpp:
    1|       |#include "DLX/Instruction.hpp"
    2|       |
    3|       |#include "DLX/InstructionArg.hpp"
    4|       |#include <Phi/Core/Assert.hpp>
    5|       |
    6|       |namespace dlx
    7|       |{
    8|       |    Instruction::Instruction(const InstructionInfo& info)
    9|       |        : m_Info(info)
   10|   694k|    {}
   11|       |
   12|       |    void Instruction::SetArgument(phi::u8 argument_number, InstructionArg argument)
   13|  12.8k|    {
   14|  12.8k|        PHI_ASSERT(argument_number < 3u);
   15|  12.8k|
   16|  12.8k|        switch (argument_number.get())
   17|  12.8k|        {
   18|  10.2k|            case 0u:
   19|  10.2k|                m_Arg1 = argument;
   20|  10.2k|                break;
   21|  2.03k|            case 1u:
   22|  2.03k|                m_Arg2 = argument;
   23|  2.03k|                break;
   24|    568|            case 2u:
   25|    568|                m_Arg3 = argument;
   26|    568|                break;
   27|      0|            default:
   28|      0|                PHI_ASSERT_NOT_REACHED();
   29|  12.8k|        }
   30|  12.8k|    }
   31|       |
   32|       |    std::string Instruction::DebugInfo() const noexcept
   33|      0|    {
   34|      0|        return std::string("Instruction");
   35|      0|    }
   36|       |
   37|       |    void Instruction::Execute(Processor& processor) const noexcept
   38|    132|    {
   39|    132|        m_Info.Execute(processor, m_Arg1, m_Arg2, m_Arg3);
   40|    132|    }
   41|       |
   42|       |    const InstructionInfo& Instruction::GetInfo() const
   43|    132|    {
   44|    132|        return m_Info;
   45|    132|    }
   46|       |
   47|       |    const InstructionArg& Instruction::GetArg1() const
   48|      0|    {
   49|      0|        return m_Arg1;
   50|      0|    }
   51|       |
   52|       |    const InstructionArg& Instruction::GetArg2() const
   53|      0|    {
   54|      0|        return m_Arg2;
   55|      0|    }
   56|       |
   57|       |    const InstructionArg& Instruction::GetArg3() const
   58|      0|    {
   59|      0|        return m_Arg3;
   60|      0|    }
   61|       |} // namespace dlx

/home/runner/work/DLXEmu/DLXEmu/DLXEmu-App/DLXLib/src/RegisterNames.cpp:
    1|       |#include "DLX/RegisterNames.hpp"
    2|       |
    3|       |#include "DLX/Containers/LookUpMap.hpp"
    4|       |#include <algorithm>
    5|       |#include <cctype>
    6|       |#include <string_view>
    7|       |
    8|       |namespace dlx
    9|       |{
   10|       |    static constexpr std::array<std::pair<std::string_view, IntRegisterID>, 32> IntRegisterValues{
   11|       |            {{"R0", IntRegisterID::R0},   {"R1", IntRegisterID::R1},   {"R2", IntRegisterID::R2},
   12|       |             {"R3", IntRegisterID::R3},   {"R4", IntRegisterID::R4},   {"R5", IntRegisterID::R5},
   13|       |             {"R6", IntRegisterID::R6},   {"R7", IntRegisterID::R7},   {"R8", IntRegisterID::R8},
   14|       |             {"R9", IntRegisterID::R9},   {"R10", IntRegisterID::R10}, {"R11", IntRegisterID::R11},
   15|       |             {"R12", IntRegisterID::R12}, {"R13", IntRegisterID::R13}, {"R14", IntRegisterID::R14},
   16|       |             {"R15", IntRegisterID::R15}, {"R16", IntRegisterID::R16}, {"R17", IntRegisterID::R17},
   17|       |             {"R18", IntRegisterID::R18}, {"R19", IntRegisterID::R19}, {"R20", IntRegisterID::R20},
   18|       |             {"R21", IntRegisterID::R21}, {"R22", IntRegisterID::R22}, {"R23", IntRegisterID::R23},
   19|       |             {"R24", IntRegisterID::R24}, {"R25", IntRegisterID::R25}, {"R26", IntRegisterID::R26},
   20|       |             {"R27", IntRegisterID::R27}, {"R28", IntRegisterID::R28}, {"R29", IntRegisterID::R29},
   21|       |             {"R30", IntRegisterID::R30}, {"R31", IntRegisterID::R31}}};
   22|       |
   23|       |    static constexpr std::array<std::pair<std::string_view, FloatRegisterID>, 32>
   24|       |            FloatRegisterValues{{{"F0", FloatRegisterID::F0},   {"F1", FloatRegisterID::F1},
   25|       |                                 {"F2", FloatRegisterID::F2},   {"F3", FloatRegisterID::F3},
   26|       |                                 {"F4", FloatRegisterID::F4},   {"F5", FloatRegisterID::F5},
   27|       |                                 {"F6", FloatRegisterID::F6},   {"F7", FloatRegisterID::F7},
   28|       |                                 {"F8", FloatRegisterID::F8},   {"F9", FloatRegisterID::F9},
   29|       |                                 {"F10", FloatRegisterID::F10}, {"F11", FloatRegisterID::F11},
   30|       |                                 {"F12", FloatRegisterID::F12}, {"F13", FloatRegisterID::F13},
   31|       |                                 {"F14", FloatRegisterID::F14}, {"F15", FloatRegisterID::F15},
   32|       |                                 {"F16", FloatRegisterID::F16}, {"F17", FloatRegisterID::F17},
   33|       |                                 {"F18", FloatRegisterID::F18}, {"F19", FloatRegisterID::F19},
   34|       |                                 {"F20", FloatRegisterID::F20}, {"F21", FloatRegisterID::F21},
   35|       |                                 {"F22", FloatRegisterID::F22}, {"F23", FloatRegisterID::F23},
   36|       |                                 {"F24", FloatRegisterID::F24}, {"F25", FloatRegisterID::F25},
   37|       |                                 {"F26", FloatRegisterID::F26}, {"F27", FloatRegisterID::F27},
   38|       |                                 {"F28", FloatRegisterID::F28}, {"F29", FloatRegisterID::F29},
   39|       |                                 {"F30", FloatRegisterID::F30}, {"F31", FloatRegisterID::F31}}};
   40|       |
   41|       |    IntRegisterID StringToIntRegister(std::string_view token)
   42|  1.69M|    {
   43|  1.69M|        static constexpr auto map =
   44|  1.69M|                LookUpMap<std::string_view, IntRegisterID, IntRegisterValues.size()>(
   45|  1.69M|                        IntRegisterValues, IntRegisterID::None);
   46|  1.69M|
   47|  1.69M|        return map.at(token);
   48|  1.69M|    }
   49|       |
   50|       |    FloatRegisterID StringToFloatRegister(std::string_view token)
   51|  1.58M|    {
   52|  1.58M|        static constexpr auto map =
   53|  1.58M|                LookUpMap<std::string_view, FloatRegisterID, FloatRegisterValues.size()>(
   54|  1.58M|                        FloatRegisterValues, FloatRegisterID::None);
   55|  1.58M|
   56|  1.58M|        return map.at(token);
   57|  1.58M|    }
   58|       |} // namespace dlx

