
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.065025                       # Number of seconds simulated
sim_ticks                                 65025096000                       # Number of ticks simulated
final_tick                                65025096000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 353629                       # Simulator instruction rate (inst/s)
host_op_rate                                   353632                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              161361313                       # Simulator tick rate (ticks/s)
host_mem_usage                                 680572                       # Number of bytes of host memory used
host_seconds                                   402.98                       # Real time elapsed on the host
sim_insts                                   142504945                       # Number of instructions simulated
sim_ops                                     142506083                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  65025096000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::cpu.inst           22336                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu.data           10880                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::l2.prefetcher         2368                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total              35584                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu.inst        22336                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         22336                       # Number of instructions bytes read from this memory
system.mem_ctrls.num_reads::cpu.inst              349                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu.data              170                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::l2.prefetcher           37                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                 556                       # Number of read requests responded to by this memory
system.mem_ctrls.bw_read::cpu.inst             343498                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu.data             167320                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::l2.prefetcher         36417                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total                547235                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu.inst        343498                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           343498                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.inst            343498                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.data            167320                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::l2.prefetcher        36417                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total               547235                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                         557                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                       557                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                  35648                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                   35648                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               109                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1                64                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2                35                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3                33                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4                13                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5                32                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6                25                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7                36                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8                25                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9                20                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10               21                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11               12                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12               45                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13                8                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14                7                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15               72                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                   65025087500                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                   557                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                     289                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     159                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                      68                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      19                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       9                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples          108                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    301.629630                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   185.219884                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   312.195020                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127           37     34.26%     34.26% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255           29     26.85%     61.11% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383           12     11.11%     72.22% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511            7      6.48%     78.70% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639            5      4.63%     83.33% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767            3      2.78%     86.11% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895            3      2.78%     88.89% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023            1      0.93%     89.81% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151           11     10.19%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total          108                       # Bytes accessed per row activation
system.mem_ctrls.totQLat                     10146500                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat                20590250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                    2785000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     18216.34                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                36966.34                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                         0.55                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                      0.55                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.00                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.00                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                      438                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 78.64                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                  116741629.26                       # Average gap between requests
system.mem_ctrls.pageHitRate                    78.64                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                   556920                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                   269445                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy                 2477580                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         3073200.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy              4312620                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy               166080                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy         8429160                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy         2883360                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy      15597963240                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy            15620131605                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            240.216970                       # Core power per rank (mW)
system.mem_ctrls_0.totalIdleTime          65015084000                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.memoryStateTime::IDLE       289000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF       1306000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF  64989212500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN      7509000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT       8297750                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN     18481750                       # Time in different power states
system.mem_ctrls_1.actEnergy                   292740                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                   140415                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy                 1492260                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         3073200.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy              2845440                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy               254400                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy         8833860                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy         3294720                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy      15598210140                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy            15618437175                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            240.190912                       # Core power per rank (mW)
system.mem_ctrls_1.totalIdleTime          65018195750                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.memoryStateTime::IDLE       531000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF       1306000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF  64990241500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN      8579750                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT       5063250                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN     19374500                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED  65025096000                       # Cumulative time (in ticks) in various power states
system.cpu.branchPred.lookups                20003058                       # Number of BP lookups
system.cpu.branchPred.condPredicted          20002403                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect               481                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups             17502261                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                17501022                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             99.992921                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                     210                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect                  0                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups              75                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits                  2                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses               73                       # Number of indirect misses.
system.cpu.branchPredindirectMispredicted           37                       # Number of mispredicted indirect branches.
system.cpu.branchPred.atLeastOneCorrectExpert           59                       # Number of mispredicts where there was at least one correct not-selected scheme.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dstage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  65025096000                       # Cumulative time (in ticks) in various power states
system.cpu.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dstage2_mmu.stage2_tlb.hits              0                       # DTB hits
system.cpu.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  65025096000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.istage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  65025096000                       # Cumulative time (in ticks) in various power states
system.cpu.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.istage2_mmu.stage2_tlb.hits              0                       # DTB hits
system.cpu.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  65025096000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.workload.numSyscalls                    11                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON     65025096000                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                        130050193                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles               8657                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                      142514886                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                    20003058                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches           17501234                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                     130007907                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                    1202                       # Number of cycles fetch has spent squashing
system.cpu.fetch.MiscStallCycles                  242                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.IcacheWaitRetryStallCycles          411                       # Number of stall cycles due to full MSHR
system.cpu.fetch.CacheLines                  50005320                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                   206                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples          130017818                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              1.096133                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             1.095107                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                 49909903     38.39%     38.39% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                 40102973     30.84%     69.23% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                 17601010     13.54%     82.77% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                 22403932     17.23%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                3                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total            130017818                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.153810                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        1.095845                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                 16307479                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles              66203724                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                  21206433                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles              26299749                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                    433                       # Number of cycles decode is squashing
system.cpu.decode.BranchResolved             17500777                       # Number of times decode resolved a branch
system.cpu.decode.BranchMispred                   170                       # Number of times decode detected a branch misprediction
system.cpu.decode.DecodedInsts              142511391                       # Number of instructions handled by decode
system.cpu.decode.SquashedInsts                  1419                       # Number of squashed instructions handled by decode
system.cpu.rename.SquashCycles                    433                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                 35008240                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                16350102                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles           3299                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                  27405893                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles              51249851                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts              142509918                       # Number of instructions processed by rename
system.cpu.rename.SquashedInsts                   500                       # Number of squashed instructions processed by rename
system.cpu.rename.ROBFullEvents              43549484                       # Number of times rename has blocked due to ROB full
system.cpu.rename.SQFullEvents                    883                       # Number of times rename has blocked due to SQ full
system.cpu.rename.FullRegisterEvents                5                       # Number of times there has been no free registers
system.cpu.rename.RenamedOperands           170009391                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups             245014328                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups        185011425                       # Number of integer rename lookups
system.cpu.rename.vec_rename_lookups               94                       # Number of vector rename lookups
system.cpu.rename.CommittedMaps             170005685                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                     3706                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts                 61                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts             41                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                  73748587                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads             50001648                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores            12501577                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads          10000095                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores                9                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                  142509472                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded                  39                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                 142508311                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued               153                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined            3427                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined         2848                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved              9                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples     130017818                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.096068                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        0.879709                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0            37213524     28.62%     28.62% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1            50551033     38.88%     67.50% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2            34802552     26.77%     94.27% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3             7450662      5.73%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4                  47      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5                   0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6                   0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7                   0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8                   0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total       130017818                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                     493      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv               129997973     95.38%     95.38% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     95.38% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     95.38% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     95.38% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     95.38% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     95.38% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     95.38% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     95.38% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     95.38% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     95.38% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     95.38% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      1      0.00%     95.38% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      2      0.00%     95.38% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%     95.38% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%     95.38% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     95.38% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     95.38% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     95.38% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     95.38% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     95.38% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     95.38% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     95.38% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     95.38% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     95.38% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     95.38% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     95.38% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     95.38% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     95.38% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     95.38% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                6300522      4.62%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                   634      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass                 3      0.00%      0.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu              60005358     42.11%     42.11% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult             10000004      7.02%     49.12% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv              10000007      7.02%     56.14% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                   0      0.00%     56.14% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     56.14% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     56.14% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     56.14% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     56.14% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     56.14% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     56.14% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     56.14% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    7      0.00%     56.14% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     56.14% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                    8      0.00%     56.14% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    8      0.00%     56.14% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     56.14% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                   7      0.00%     56.14% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     56.14% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     56.14% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     56.14% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     56.14% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     56.14% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     56.14% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     56.14% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     56.14% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     56.14% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     56.14% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     56.14% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     56.14% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     56.14% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     56.14% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead             50001508     35.09%     91.23% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite            12501401      8.77%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite              0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total              142508311                       # Type of FU issued
system.cpu.iq.rate                           1.095795                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                   136299625                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.956433                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads          551334049                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes         142512954                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses    142507484                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads                   0                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes                  0                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses              278807840                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                       0                       # Number of floating point alu accesses
system.cpu.iew.lsq.thread0.forwLoads         30000184                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads          844                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses           54                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation          108                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores          434                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads            9                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked            47                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                    433                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                     210                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                     0                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts           142509525                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts                 0                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts              50001648                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts             12501577                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts                 38                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                      0                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                     0                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents            108                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect             32                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect          312                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts                  344                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts             142507818                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts              50001339                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts               493                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                            14                       # number of nop insts executed
system.cpu.iew.exec_refs                     62502634                       # number of memory reference insts executed
system.cpu.iew.exec_branches                 20001384                       # Number of branches executed
system.cpu.iew.exec_stores                   12501295                       # Number of stores executed
system.cpu.iew.exec_rate                     1.095791                       # Inst execution rate
system.cpu.iew.wb_sent                      142507587                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                     142507548                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                 110003448                       # num instructions producing a value
system.cpu.iew.wb_consumers                 168805831                       # num instructions consuming a value
system.cpu.iew.wb_rate                       1.095789                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.651657                       # average fanout of values written-back
system.cpu.commit.commitSquashedInsts            3029                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls              30                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts               313                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples    130017175                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     1.096056                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     2.105392                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0     70014190     53.85%     53.85% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1     40001388     30.77%     84.62% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2      7500947      5.77%     90.39% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3      2500260      1.92%     92.31% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4          164      0.00%     92.31% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5          110      0.00%     92.31% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6           42      0.00%     92.31% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7           28      0.00%     92.31% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8     10000046      7.69%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total    130017175                       # Number of insts commited each cycle
system.cpu.commit.committedInsts            142504946                       # Number of instructions committed
system.cpu.commit.committedOps              142506084                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                       62501947                       # Number of memory references committed
system.cpu.commit.loads                      50000804                       # Number of loads committed
system.cpu.commit.membars                          18                       # Number of memory barriers committed
system.cpu.commit.branches                   20001089                       # Number of branches committed
system.cpu.commit.vec_insts                        60                       # Number of committed Vector instructions.
system.cpu.commit.fp_insts                          0                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                 122505508                       # Number of committed integer instructions.
system.cpu.commit.function_calls                   98                       # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass            2      0.00%      0.00% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu         60004098     42.11%     42.11% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult        10000004      7.02%     49.12% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv         10000003      7.02%     56.14% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd              0      0.00%     56.14% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     56.14% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     56.14% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     56.14% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     56.14% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     56.14% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     56.14% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     56.14% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd               7      0.00%     56.14% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     56.14% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu               8      0.00%     56.14% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               8      0.00%     56.14% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     56.14% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc              7      0.00%     56.14% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     56.14% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     56.14% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     56.14% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     56.14% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     56.14% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     56.14% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     56.14% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     56.14% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     56.14% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     56.14% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     56.14% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     56.14% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     56.14% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     56.14% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead        50000804     35.09%     91.23% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite       12501143      8.77%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total         142506084                       # Class of committed instruction
system.cpu.commit.bw_lim_events              10000046                       # number cycles where commit BW limit reached
system.cpu.rob.rob_reads                    262526099                       # The number of ROB reads
system.cpu.rob.rob_writes                   285018869                       # The number of ROB writes
system.cpu.timesIdled                             264                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                           32375                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                   142504945                       # Number of Instructions Simulated
system.cpu.committedOps                     142506083                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.912601                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.912601                       # CPI: Total CPI of All Threads
system.cpu.ipc                               1.095769                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         1.095769                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                185008893                       # number of integer regfile reads
system.cpu.int_regfile_writes               110005253                       # number of integer regfile writes
system.cpu.vec_regfile_reads                       79                       # number of vector regfile reads
system.cpu.vec_regfile_writes                      39                       # number of vector regfile writes
system.cpu.cc_regfile_reads                  60001782                       # number of cc regfile reads
system.cpu.cc_regfile_writes                 60001779                       # number of cc regfile writes
system.cpu.misc_regfile_reads               160006344                       # number of misc regfile reads
system.cpu.misc_regfile_writes                     35                       # number of misc regfile writes
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  65025096000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.replacements                 0                       # number of replacements
system.cpu.dcache.tags.tagsinuse           186.975875                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            32501634                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs               203                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs          160106.571429                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data   186.975875                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.182594                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.182594                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          203                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          187                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.198242                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          65004741                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         65004741                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  65025096000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::cpu.data     20000959                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        20000959                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data     12500640                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       12500640                       # number of WriteReq hits
system.cpu.dcache.LoadLockedReq_hits::cpu.data           18                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           18                       # number of LoadLockedReq hits
system.cpu.dcache.StoreCondReq_hits::cpu.data           17                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           17                       # number of StoreCondReq hits
system.cpu.dcache.demand_hits::cpu.data      32501599                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         32501599                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data     32501599                       # number of overall hits
system.cpu.dcache.overall_hits::total        32501599                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data          146                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           146                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data          486                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          486                       # number of WriteReq misses
system.cpu.dcache.LoadLockedReq_misses::cpu.data            3                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            3                       # number of LoadLockedReq misses
system.cpu.dcache.demand_misses::cpu.data          632                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total            632                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data          632                       # number of overall misses
system.cpu.dcache.overall_misses::total           632                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data     11346500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     11346500                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data     21036965                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     21036965                       # number of WriteReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::cpu.data       265500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total       265500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data     32383465                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     32383465                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data     32383465                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     32383465                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data     20001105                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     20001105                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data     12501126                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     12501126                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::cpu.data           21                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           21                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::cpu.data           17                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           17                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data     32502231                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     32502231                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data     32502231                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     32502231                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.000007                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.000007                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.000039                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.000039                       # miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::cpu.data     0.142857                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.142857                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.000019                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.000019                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.000019                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.000019                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 77715.753425                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 77715.753425                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 43285.936214                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 43285.936214                       # average WriteReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::cpu.data        88500                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total        88500                       # average LoadLockedReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 51239.659810                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 51239.659810                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 51239.659810                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 51239.659810                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs           76                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets         1502                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 7                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets              36                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    10.857143                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets    41.722222                       # average number of cycles each access was blocked
system.cpu.dcache.ReadReq_mshr_hits::cpu.data           48                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           48                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::cpu.data          382                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          382                       # number of WriteReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::cpu.data            2                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total            2                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.demand_mshr_hits::cpu.data          430                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          430                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::cpu.data          430                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          430                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::cpu.data           98                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total           98                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data          104                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          104                       # number of WriteReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::cpu.data            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data          202                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          202                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data          202                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          202                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data      7864500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total      7864500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data      6425467                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total      6425467                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::cpu.data        73500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total        73500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data     14289967                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     14289967                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data     14289967                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     14289967                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.000005                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000005                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.000008                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000008                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::cpu.data     0.047619                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.047619                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.000006                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.000006                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.000006                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.000006                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data        80250                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total        80250                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 61783.336538                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 61783.336538                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu.data        73500                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total        73500                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 70742.410891                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 70742.410891                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 70742.410891                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 70742.410891                       # average overall mshr miss latency
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED  65025096000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED  65025096000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  65025096000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.replacements                50                       # number of replacements
system.cpu.icache.tags.tagsinuse           263.961771                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            50004883                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               352                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          142059.326705                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst   263.961771                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.515550                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.515550                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          302                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           57                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          245                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.589844                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses         100010988                       # Number of tag accesses
system.cpu.icache.tags.data_accesses        100010988                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  65025096000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::cpu.inst     50004883                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        50004883                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst      50004883                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         50004883                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst     50004883                       # number of overall hits
system.cpu.icache.overall_hits::total        50004883                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst          435                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           435                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst          435                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            435                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst          435                       # number of overall misses
system.cpu.icache.overall_misses::total           435                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst     32847991                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     32847991                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst     32847991                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     32847991                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst     32847991                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     32847991                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst     50005318                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     50005318                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst     50005318                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     50005318                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst     50005318                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     50005318                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.000009                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000009                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.000009                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000009                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.000009                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000009                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 75512.622989                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 75512.622989                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 75512.622989                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 75512.622989                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 75512.622989                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 75512.622989                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs        12862                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs               108                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs   119.092593                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::writebacks           50                       # number of writebacks
system.cpu.icache.writebacks::total                50                       # number of writebacks
system.cpu.icache.ReadReq_mshr_hits::cpu.inst           82                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total           82                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::cpu.inst           82                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total           82                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::cpu.inst           82                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total           82                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::cpu.inst          353                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          353                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst          353                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          353                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst          353                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          353                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst     28217492                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     28217492                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst     28217492                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     28217492                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst     28217492                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     28217492                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.000007                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000007                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.000007                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000007                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.000007                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000007                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 79936.237960                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 79936.237960                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 79936.237960                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 79936.237960                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 79936.237960                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 79936.237960                       # average overall mshr miss latency
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED  65025096000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED  65025096000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED  65025096000                       # Cumulative time (in ticks) in various power states
system.l2.prefetcher.num_hwpf_issued              232                       # number of hwpf issued
system.l2.prefetcher.pfIdentified                 233                       # number of prefetch candidates identified
system.l2.prefetcher.pfBufferHit                    0                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                  0                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage                    23                       # number of prefetches not generated due to page crossing
system.l2.tags.pwrStateResidencyTicks::UNDEFINED  65025096000                       # Cumulative time (in ticks) in various power states
system.l2.tags.replacements                         0                       # number of replacements
system.l2.tags.tagsinuse                    31.994287                       # Cycle average of tags in use
system.l2.tags.total_refs                           0                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                        50                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                             0                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks       26.994259                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::l2.prefetcher     5.000028                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.000824                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::l2.prefetcher     0.000153                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.000976                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022             5                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024            45                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::4            5                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           18                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4           27                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.000153                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.001373                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                      4917                       # Number of tag accesses
system.l2.tags.data_accesses                     4917                       # Number of data accesses
system.l2.pwrStateResidencyTicks::UNDEFINED  65025096000                       # Cumulative time (in ticks) in various power states
system.l2.WritebackClean_hits::writebacks           48                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total               48                       # number of WritebackClean hits
system.l2.ReadExReq_hits::cpu.data                 27                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                    27                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::cpu.inst               3                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                  3                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::cpu.data              4                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total                 4                       # number of ReadSharedReq hits
system.l2.demand_hits::cpu.inst                     3                       # number of demand (read+write) hits
system.l2.demand_hits::cpu.data                    31                       # number of demand (read+write) hits
system.l2.demand_hits::total                       34                       # number of demand (read+write) hits
system.l2.overall_hits::cpu.inst                    3                       # number of overall hits
system.l2.overall_hits::cpu.data                   31                       # number of overall hits
system.l2.overall_hits::total                      34                       # number of overall hits
system.l2.ReadExReq_misses::cpu.data               77                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                  77                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::cpu.inst           350                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              350                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::cpu.data           95                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total              95                       # number of ReadSharedReq misses
system.l2.demand_misses::cpu.inst                 350                       # number of demand (read+write) misses
system.l2.demand_misses::cpu.data                 172                       # number of demand (read+write) misses
system.l2.demand_misses::total                    522                       # number of demand (read+write) misses
system.l2.overall_misses::cpu.inst                350                       # number of overall misses
system.l2.overall_misses::cpu.data                172                       # number of overall misses
system.l2.overall_misses::total                   522                       # number of overall misses
system.l2.ReadExReq_miss_latency::cpu.data      6068000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total       6068000                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu.inst     27836500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     27836500                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu.data      7762000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total      7762000                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::cpu.inst      27836500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu.data      13830000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total         41666500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu.inst     27836500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu.data     13830000                       # number of overall miss cycles
system.l2.overall_miss_latency::total        41666500                       # number of overall miss cycles
system.l2.WritebackClean_accesses::writebacks           48                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total           48                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu.data            104                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total               104                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu.inst          353                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            353                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu.data           99                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total            99                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::cpu.inst               353                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu.data               203                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                  556                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu.inst              353                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu.data              203                       # number of overall (read+write) accesses
system.l2.overall_accesses::total                 556                       # number of overall (read+write) accesses
system.l2.ReadExReq_miss_rate::cpu.data      0.740385                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.740385                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::cpu.inst     0.991501                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.991501                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::cpu.data     0.959596                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.959596                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::cpu.inst         0.991501                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu.data         0.847291                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.938849                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu.inst        0.991501                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu.data        0.847291                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.938849                       # miss rate for overall accesses
system.l2.ReadExReq_avg_miss_latency::cpu.data 78805.194805                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 78805.194805                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu.inst 79532.857143                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 79532.857143                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu.data 81705.263158                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 81705.263158                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::cpu.inst 79532.857143                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu.data 80406.976744                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 79820.881226                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.inst 79532.857143                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.data 80406.976744                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 79820.881226                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.ReadExReq_mshr_hits::cpu.data             1                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total                1                       # number of ReadExReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu.data            1                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            1                       # number of ReadSharedReq MSHR hits
system.l2.demand_mshr_hits::cpu.data                2                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   2                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::cpu.data               2                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  2                       # number of overall MSHR hits
system.l2.HardPFReq_mshr_misses::l2.prefetcher           57                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total             57                       # number of HardPFReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu.data           76                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total             76                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu.inst          350                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          350                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu.data           94                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total           94                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::cpu.inst            350                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu.data            170                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total               520                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu.inst           350                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu.data           170                       # number of overall MSHR misses
system.l2.overall_mshr_misses::l2.prefetcher           57                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total              577                       # number of overall MSHR misses
system.l2.HardPFReq_mshr_miss_latency::l2.prefetcher      2560839                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total      2560839                       # number of HardPFReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu.data      5597000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total      5597000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu.inst     25742500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     25742500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu.data      7133500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total      7133500                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.inst     25742500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.data     12730500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total     38473000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.inst     25742500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.data     12730500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::l2.prefetcher      2560839                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total     41033839                       # number of overall MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu.data     0.730769                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.730769                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu.inst     0.991501                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.991501                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu.data     0.949495                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.949495                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::cpu.inst     0.991501                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu.data     0.837438                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.935252                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu.inst     0.991501                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu.data     0.837438                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      1.037770                       # mshr miss rate for overall accesses
system.l2.HardPFReq_avg_mshr_miss_latency::l2.prefetcher        44927                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total        44927                       # average HardPFReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu.data 73644.736842                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 73644.736842                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu.inst        73550                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total        73550                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu.data 75888.297872                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 75888.297872                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.inst        73550                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.data 74885.294118                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 73986.538462                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.inst        73550                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.data 74885.294118                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::l2.prefetcher        44927                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 71115.838821                       # average overall mshr miss latency
system.membus.snoop_filter.tot_requests           557                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests           16                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED  65025096000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                480                       # Transaction distribution
system.membus.trans_dist::ReadExReq                76                       # Transaction distribution
system.membus.trans_dist::ReadExResp               76                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           481                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port         1113                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   1113                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port        35584                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                   35584                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples               557                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                     557    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                 557                       # Request fanout histogram
system.membus.reqLayer0.occupancy              686853                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy            2947250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.tol2bus.snoop_filter.tot_requests          606                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests           65                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests            2                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops             20                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops           20                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.pwrStateResidencyTicks::UNDEFINED  65025096000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp               451                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean           50                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq               70                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq              104                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp             104                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           353                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq           99                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side          755                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side          406                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                  1161                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        25728                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side        12992                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                  38720                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                              70                       # Total snoops (count)
system.tol2bus.snoopTraffic                         0                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples              626                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.059105                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.236011                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                    589     94.09%     94.09% # Request fanout histogram
system.tol2bus.snoop_fanout::1                     37      5.91%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total                626                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy             353000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.0                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy            528000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy            304999                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
