Vivado Simulator 2019.2
Time resolution is 1 ps
Resetting the core...
DUT frame stimulus is from the testbench
s_axi_wdata = 00000000, s_axi_awaddr = 000
0optyte: xxxx, data: xxxxxxxxxxxxxxxx
0optyte: xxxx, data: 0000000000000000
0optyte: xxxx, data: 0000000000000000
0optyte: xxxx, data: 0000000000000000
0optyte: xxxx, data: 0000000000000000
0optyte: xxxx, data: 0000000000000000
0optyte: xxxx, data: 0000000000000000
** Note: Setting MDC Frequency to 10.4MHZ....
s_axi_wdata = 00000045, s_axi_awaddr = 500
s_axi_wdata = 00000000, s_axi_awaddr = 000
** Note: Reseting MAC RX
s_axi_wdata = 90000605, s_axi_awaddr = 404
s_axi_wdata = 00000000, s_axi_awaddr = 000
** Note: Writing MAC ADDRESS
s_axi_wdata = 04030201, s_axi_awaddr = 400
s_axi_wdata = 00000000, s_axi_awaddr = 000
** Note: Flow Control
s_axi_wdata = e0000000, s_axi_awaddr = 40c
s_axi_wdata = 00000000, s_axi_awaddr = 000
** Note: Reseting MAC TX
s_axi_wdata = 90000000, s_axi_awaddr = 408
s_axi_wdata = 00000000, s_axi_awaddr = 000
s_axi_wdata = 90000000, s_axi_awaddr = 508
s_axi_wdata = 00000000, s_axi_awaddr = 000
s_axi_wdata = 00030800, s_axi_awaddr = 504
s_axi_wdata = 00000000, s_axi_awaddr = 000
** Note: Specified PCS control register address for 10GBASE-R
** Note: Set BASE-R control into PCS default
s_axi_wdata = 00002000, s_axi_awaddr = 508
s_axi_wdata = 00000000, s_axi_awaddr = 000
s_axi_wdata = 00034800, s_axi_awaddr = 504
s_axi_wdata = 00000000, s_axi_awaddr = 000
s_axi_wdata = 00002000, s_axi_awaddr = 508
s_axi_wdata = 00000000, s_axi_awaddr = 000
s_axi_wdata = 00034800, s_axi_awaddr = 504
s_axi_wdata = 00000000, s_axi_awaddr = 000
** Note: Read PCS control
s_axi_wdata = 00000020, s_axi_awaddr = 508
s_axi_wdata = 00000000, s_axi_awaddr = 000
s_axi_wdata = 0003c800, s_axi_awaddr = 504
s_axi_wdata = 00000000, s_axi_awaddr = 000
** Note: Specified status register 1 address for 10GBASE-R
s_axi_wdata = 00000020, s_axi_awaddr = 508
s_axi_wdata = 00000000, s_axi_awaddr = 000
s_axi_wdata = 00030800, s_axi_awaddr = 504
s_axi_wdata = 00000000, s_axi_awaddr = 000
** Note: Reading status register 
s_axi_wdata = 00000020, s_axi_awaddr = 508
s_axi_wdata = 00000000, s_axi_awaddr = 000
s_axi_wdata = 0003c800, s_axi_awaddr = 504
s_axi_wdata = 00000000, s_axi_awaddr = 000
** Note: MDIO_POLL_CHECK
            61423301 PCS MDIO REG32 Accessed After MDIO Address Operation
s_axi_wdata = 00000020, s_axi_awaddr = 508
s_axi_wdata = 00000000, s_axi_awaddr = 000
s_axi_wdata = 0003c800, s_axi_awaddr = 504
s_axi_wdata = 00000000, s_axi_awaddr = 000
** Note: CONFIG_DONE, BASE-R is in lock
Receiver: frame inserted into Serial interface
wr_axis_tdata 0202060504030201, IS_TX           0, time             68776648
wr_axis_tdata 0001060806050403, IS_TX           0, time             68783116
wr_axis_tdata 0202010004060008, IS_TX           0, time             68789584
wr_axis_tdata 55aa55aa06050403, IS_TX           0, time             68796052
wr_axis_tdata 55aa060504030201, IS_TX           0, time             68802520
wr_axis_tdata 55aa55aaaa55aa55, IS_TX           0, time             68808988
wr_axis_tdata 55aa55aaaa55aa55, IS_TX           0, time             68815456
wr_axis_tdata 196c85dcaa55aa55, IS_TX           0, time             68821924
wr_axis_tdata 0000000000000000, IS_TX           0, time             68828392
1optyte: xxxx, data: 0202060504030201, state 0
2optyte: xxxx, data: 0001060806050403, state 1
3optyte: 0608, data: 0202010004060008, state 2
4optyte: 0608, data: 55aa55aa06050403, state 3
5optyte: 0608, data: 196c85dcaa55aa55, state 4
agehaghlerughhfuarefakeur
wr_axis_tdata 1100060504030202, IS_TX           1, time             68964220
wr_axis_tdata 0001060855443322, IS_TX           1, time             68970688
wr_axis_tdata 1100020004060008, IS_TX           1, time             68977156
wr_axis_tdata 0a01a8c055443322, IS_TX           1, time             68983624
wr_axis_tdata 55aa060504030202, IS_TX           1, time             68990092
wr_axis_tdata 00000000000055aa, IS_TX           1, time             68996560
wr_axis_tdata 0000000000000000, IS_TX           1, time             69003028
wr_axis_tdata 0000000000000000, IS_TX           1, time             69009496
wr_axis_tdata 0000000000000000, IS_TX           1, time             69015964
Transmitter: data and CRC check PASS for frame number           0
** Error: Testbench timed out
$stop called at time : 90 us : File "E:/Documents/xilinx_project/axi_10g_ethernet_0_ex/imports/axi_10g_ethernet_0_demo_tb.v" Line 730
