
****** PlanAhead v14.7 (64-bit)
  **** Build 321239 by xbuild on Fri Sep 27 19:29:51 MDT 2013
    ** Copyright 1986-1999, 2001-2013 Xilinx, Inc. All Rights Reserved.

INFO: [Common 17-78] Attempting to get a license: PlanAhead
INFO: [Common 17-290] Got license for PlanAhead
INFO: [Device 21-36] Loading parts and site information from D:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/arch.xml
Parsing RTL primitives file [D:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
Finished parsing RTL primitives file [D:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
start_gui
source D:/Programming/EE2230/Lab12_1/pa.fromHdl.tcl
# create_project -name Lab12_1 -dir "D:/Programming/EE2230/Lab12_1/planAhead_run_1" -part xc6slx16csg324-3
create_project: Time (s): elapsed = 00:00:05 . Memory (MB): peak = 397.352 ; gain = 67.633
# set_param project.pinAheadLayout yes
# set srcset [get_property srcset [current_run -impl]]
# set_property target_constrs_file "lcd2.ucf" [current_fileset -constrset]
Adding file 'D:/Programming/EE2230/Lab12_1/lcd2.ucf' to fileset 'constrs_1'
# add_files [list {ipcore_dir/RAM.ngc}]
# set hdlfile [add_files [list {ipcore_dir/RAM.v}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {RAM_ctrl.v}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {lcd_ctrl.v}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {keypad_scan.v}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {ct_clkdivider.v}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {lcd2.v}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set_property top lcd2 $srcset
# add_files [list {lcd2.ucf}] -fileset [get_property constrset [current_run]]
# add_files [list {ipcore_dir/RAM.ncf}] -fileset [get_property constrset [current_run]]
# open_rtl_design -part xc6slx16csg324-3
Using Verific elaboration
Parsing VHDL file "D:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/lib/synplify/synattr.vhd" into library synplify
Analyzing Verilog file "D:/Programming/EE2230/Lab12_1/ipcore_dir/RAM.v" into library work
Analyzing Verilog file "D:/Programming/EE2230/Lab12_1/RAM_ctrl.v" into library work
Analyzing Verilog file "D:/Programming/EE2230/Lab12_1/lcd_ctrl.v" into library work
Analyzing Verilog file "D:/Programming/EE2230/Lab12_1/keypad_scan.v" into library work
Analyzing Verilog file "D:/Programming/EE2230/Lab12_1/ct_clkdivider.v" into library work
Analyzing Verilog file "D:/Programming/EE2230/Lab12_1/lcd2.v" into library work
Release 14.7 - ngc2edif P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design RAM.ngc ...
WARNING:NetListWriters:298 - No output is written to RAM.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file RAM.edif ...
ngc2edif: Total memory usage is 76492 kilobytes

Reading core file 'D:/Programming/EE2230/Lab12_1/ipcore_dir/RAM.ngc' for (cell view 'RAM', library 'work', file 'RAM.v')
Parsing EDIF File [./.Xil/PlanAhead-2000-CY-NB/ngc2edif/RAM.edif]
Finished Parsing EDIF File [./.Xil/PlanAhead-2000-CY-NB/ngc2edif/RAM.edif]
Loading clock regions from D:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/spartan6lx/xc6slx16/ClockRegion.xml
Loading clock buffers from D:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/spartan6lx/xc6slx16/ClockBuffers.xml
Loading package pin functions from D:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/PinFunctions.xml...
Loading package from D:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/spartan6lx/xc6slx16/csg324/Package.xml
Loading io standards from D:/Xilinx/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/spartan6/IOStandards.xml
Loading device configuration modes from D:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/ConfigModes.xml
Loading list of drcs for the architecture : D:/Xilinx/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/spartan6/drc.xml
Parsing UCF File [D:/Programming/EE2230/Lab12_1/lcd2.ucf]
Finished Parsing UCF File [D:/Programming/EE2230/Lab12_1/lcd2.ucf]
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Phase 0 | Netlist Checksum: f76a3966
open_rtl_design: Time (s): elapsed = 00:00:23 . Memory (MB): peak = 621.031 ; gain = 206.949
update_compile_order -fileset sim_1
exit
ERROR: [Common 17-39] 'stop_gui' failed due to earlier errors.
INFO: [Common 17-206] Exiting PlanAhead at Thu Jun 04 22:02:40 2015...
INFO: [Common 17-83] Releasing license: PlanAhead
