INFO: [VRFC 10-2263] Analyzing Verilog file "/home/paul/work/fpga/Xilinx/artix7/projects/ds_sound/ds_sound.srcs/sources_1/new/signal_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signal_gen
WARNING: [VRFC 10-482] cast without ' violates IEEE 1800 syntax [/home/paul/work/fpga/Xilinx/artix7/projects/ds_sound/ds_sound.srcs/sources_1/new/signal_gen.v:46]
WARNING: [VRFC 10-482] cast without ' violates IEEE 1800 syntax [/home/paul/work/fpga/Xilinx/artix7/projects/ds_sound/ds_sound.srcs/sources_1/new/signal_gen.v:62]
WARNING: [VRFC 10-482] cast without ' violates IEEE 1800 syntax [/home/paul/work/fpga/Xilinx/artix7/projects/ds_sound/ds_sound.srcs/sources_1/new/signal_gen.v:67]
WARNING: [VRFC 10-2019] loop variable declaration is not allowed in this mode of verilog [/home/paul/work/fpga/Xilinx/artix7/projects/ds_sound/ds_sound.srcs/sources_1/new/signal_gen.v:65]
