// Seed: 2157975717
module module_0 ();
  generate
    assign id_1 = 1;
  endgenerate
  assign module_2.id_4 = 0;
  assign id_1 = id_1 == id_1;
  wire id_2;
endmodule
module module_1 (
    output tri0  id_0,
    inout  uwire id_1,
    input  tri1  id_2,
    output wor   id_3,
    input  tri   id_4,
    output tri1  id_5,
    input  tri1  id_6,
    output wand  id_7
);
  module_0 modCall_1 ();
  assign modCall_1.id_1 = 0;
  wire id_9, id_10;
endmodule
module module_2 (
    input tri0 id_0,
    output logic id_1,
    input supply1 id_2,
    input tri1 id_3,
    input logic id_4
);
  task id_6;
    @(posedge id_6 < 1'b0) id_1 <= 1;
  endtask
  assign id_1 = id_4;
  module_0 modCall_1 ();
endmodule
