// Seed: 1333179064
module module_0;
  wire id_1;
  wire id_2 = -1 || id_1;
endmodule
module module_1;
  wire id_2, id_3;
  wire id_4;
  module_0 modCall_1 ();
  assign modCall_1.id_2 = 0;
  wire id_5 = id_3;
  wire id_6 = id_5;
  wire id_7;
endmodule
module module_2 (
    input uwire id_0
);
  logic [7:0] id_2;
  for (id_3 = -1; -1; id_2[-1'h0 :-1] = -1) begin : LABEL_0
    assign id_2 = id_2;
  end
endmodule
module module_3 (
    input  supply1 id_0,
    output supply1 id_1
);
  parameter id_3 = (-1);
  module_2 modCall_1 (id_0);
  assign modCall_1.id_3 = 0;
endmodule
