
accel_mpu6050.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001bc  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00009b7c  080001c0  080001c0  000101c0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000350  08009d40  08009d40  00019d40  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800a090  0800a090  000201dc  2**0
                  CONTENTS
  4 .ARM          00000008  0800a090  0800a090  0001a090  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800a098  0800a098  000201dc  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800a098  0800a098  0001a098  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800a09c  0800a09c  0001a09c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001dc  20000000  0800a0a0  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000534  200001e0  0800a27c  000201e0  2**3
                  ALLOC
 10 ._user_heap_stack 00000604  20000714  0800a27c  00020714  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000201dc  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001ad16  00000000  00000000  0002020c  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 00002e93  00000000  00000000  0003af22  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 00001688  00000000  00000000  0003ddb8  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00001510  00000000  00000000  0003f440  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  0002e967  00000000  00000000  00040950  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   000118f9  00000000  00000000  0006f2b7  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    0011e272  00000000  00000000  00080bb0  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  0019ee22  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00006d88  00000000  00000000  0019eea0  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

080001c0 <__do_global_dtors_aux>:
 80001c0:	b510      	push	{r4, lr}
 80001c2:	4c05      	ldr	r4, [pc, #20]	; (80001d8 <__do_global_dtors_aux+0x18>)
 80001c4:	7823      	ldrb	r3, [r4, #0]
 80001c6:	b933      	cbnz	r3, 80001d6 <__do_global_dtors_aux+0x16>
 80001c8:	4b04      	ldr	r3, [pc, #16]	; (80001dc <__do_global_dtors_aux+0x1c>)
 80001ca:	b113      	cbz	r3, 80001d2 <__do_global_dtors_aux+0x12>
 80001cc:	4804      	ldr	r0, [pc, #16]	; (80001e0 <__do_global_dtors_aux+0x20>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	2301      	movs	r3, #1
 80001d4:	7023      	strb	r3, [r4, #0]
 80001d6:	bd10      	pop	{r4, pc}
 80001d8:	200001e0 	.word	0x200001e0
 80001dc:	00000000 	.word	0x00000000
 80001e0:	08009d24 	.word	0x08009d24

080001e4 <frame_dummy>:
 80001e4:	b508      	push	{r3, lr}
 80001e6:	4b03      	ldr	r3, [pc, #12]	; (80001f4 <frame_dummy+0x10>)
 80001e8:	b11b      	cbz	r3, 80001f2 <frame_dummy+0xe>
 80001ea:	4903      	ldr	r1, [pc, #12]	; (80001f8 <frame_dummy+0x14>)
 80001ec:	4803      	ldr	r0, [pc, #12]	; (80001fc <frame_dummy+0x18>)
 80001ee:	f3af 8000 	nop.w
 80001f2:	bd08      	pop	{r3, pc}
 80001f4:	00000000 	.word	0x00000000
 80001f8:	200001e4 	.word	0x200001e4
 80001fc:	08009d24 	.word	0x08009d24

08000200 <strlen>:
 8000200:	4603      	mov	r3, r0
 8000202:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000206:	2a00      	cmp	r2, #0
 8000208:	d1fb      	bne.n	8000202 <strlen+0x2>
 800020a:	1a18      	subs	r0, r3, r0
 800020c:	3801      	subs	r0, #1
 800020e:	4770      	bx	lr

08000210 <memchr>:
 8000210:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000214:	2a10      	cmp	r2, #16
 8000216:	db2b      	blt.n	8000270 <memchr+0x60>
 8000218:	f010 0f07 	tst.w	r0, #7
 800021c:	d008      	beq.n	8000230 <memchr+0x20>
 800021e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000222:	3a01      	subs	r2, #1
 8000224:	428b      	cmp	r3, r1
 8000226:	d02d      	beq.n	8000284 <memchr+0x74>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	b342      	cbz	r2, 8000280 <memchr+0x70>
 800022e:	d1f6      	bne.n	800021e <memchr+0xe>
 8000230:	b4f0      	push	{r4, r5, r6, r7}
 8000232:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000236:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800023a:	f022 0407 	bic.w	r4, r2, #7
 800023e:	f07f 0700 	mvns.w	r7, #0
 8000242:	2300      	movs	r3, #0
 8000244:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000248:	3c08      	subs	r4, #8
 800024a:	ea85 0501 	eor.w	r5, r5, r1
 800024e:	ea86 0601 	eor.w	r6, r6, r1
 8000252:	fa85 f547 	uadd8	r5, r5, r7
 8000256:	faa3 f587 	sel	r5, r3, r7
 800025a:	fa86 f647 	uadd8	r6, r6, r7
 800025e:	faa5 f687 	sel	r6, r5, r7
 8000262:	b98e      	cbnz	r6, 8000288 <memchr+0x78>
 8000264:	d1ee      	bne.n	8000244 <memchr+0x34>
 8000266:	bcf0      	pop	{r4, r5, r6, r7}
 8000268:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800026c:	f002 0207 	and.w	r2, r2, #7
 8000270:	b132      	cbz	r2, 8000280 <memchr+0x70>
 8000272:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000276:	3a01      	subs	r2, #1
 8000278:	ea83 0301 	eor.w	r3, r3, r1
 800027c:	b113      	cbz	r3, 8000284 <memchr+0x74>
 800027e:	d1f8      	bne.n	8000272 <memchr+0x62>
 8000280:	2000      	movs	r0, #0
 8000282:	4770      	bx	lr
 8000284:	3801      	subs	r0, #1
 8000286:	4770      	bx	lr
 8000288:	2d00      	cmp	r5, #0
 800028a:	bf06      	itte	eq
 800028c:	4635      	moveq	r5, r6
 800028e:	3803      	subeq	r0, #3
 8000290:	3807      	subne	r0, #7
 8000292:	f015 0f01 	tst.w	r5, #1
 8000296:	d107      	bne.n	80002a8 <memchr+0x98>
 8000298:	3001      	adds	r0, #1
 800029a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800029e:	bf02      	ittt	eq
 80002a0:	3001      	addeq	r0, #1
 80002a2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 80002a6:	3001      	addeq	r0, #1
 80002a8:	bcf0      	pop	{r4, r5, r6, r7}
 80002aa:	3801      	subs	r0, #1
 80002ac:	4770      	bx	lr
 80002ae:	bf00      	nop

080002b0 <__aeabi_drsub>:
 80002b0:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80002b4:	e002      	b.n	80002bc <__adddf3>
 80002b6:	bf00      	nop

080002b8 <__aeabi_dsub>:
 80002b8:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080002bc <__adddf3>:
 80002bc:	b530      	push	{r4, r5, lr}
 80002be:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002c2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002c6:	ea94 0f05 	teq	r4, r5
 80002ca:	bf08      	it	eq
 80002cc:	ea90 0f02 	teqeq	r0, r2
 80002d0:	bf1f      	itttt	ne
 80002d2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002d6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002da:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002de:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002e2:	f000 80e2 	beq.w	80004aa <__adddf3+0x1ee>
 80002e6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ea:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002ee:	bfb8      	it	lt
 80002f0:	426d      	neglt	r5, r5
 80002f2:	dd0c      	ble.n	800030e <__adddf3+0x52>
 80002f4:	442c      	add	r4, r5
 80002f6:	ea80 0202 	eor.w	r2, r0, r2
 80002fa:	ea81 0303 	eor.w	r3, r1, r3
 80002fe:	ea82 0000 	eor.w	r0, r2, r0
 8000302:	ea83 0101 	eor.w	r1, r3, r1
 8000306:	ea80 0202 	eor.w	r2, r0, r2
 800030a:	ea81 0303 	eor.w	r3, r1, r3
 800030e:	2d36      	cmp	r5, #54	; 0x36
 8000310:	bf88      	it	hi
 8000312:	bd30      	pophi	{r4, r5, pc}
 8000314:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000318:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800031c:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000320:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000324:	d002      	beq.n	800032c <__adddf3+0x70>
 8000326:	4240      	negs	r0, r0
 8000328:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800032c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000330:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000334:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000338:	d002      	beq.n	8000340 <__adddf3+0x84>
 800033a:	4252      	negs	r2, r2
 800033c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000340:	ea94 0f05 	teq	r4, r5
 8000344:	f000 80a7 	beq.w	8000496 <__adddf3+0x1da>
 8000348:	f1a4 0401 	sub.w	r4, r4, #1
 800034c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000350:	db0d      	blt.n	800036e <__adddf3+0xb2>
 8000352:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000356:	fa22 f205 	lsr.w	r2, r2, r5
 800035a:	1880      	adds	r0, r0, r2
 800035c:	f141 0100 	adc.w	r1, r1, #0
 8000360:	fa03 f20e 	lsl.w	r2, r3, lr
 8000364:	1880      	adds	r0, r0, r2
 8000366:	fa43 f305 	asr.w	r3, r3, r5
 800036a:	4159      	adcs	r1, r3
 800036c:	e00e      	b.n	800038c <__adddf3+0xd0>
 800036e:	f1a5 0520 	sub.w	r5, r5, #32
 8000372:	f10e 0e20 	add.w	lr, lr, #32
 8000376:	2a01      	cmp	r2, #1
 8000378:	fa03 fc0e 	lsl.w	ip, r3, lr
 800037c:	bf28      	it	cs
 800037e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000382:	fa43 f305 	asr.w	r3, r3, r5
 8000386:	18c0      	adds	r0, r0, r3
 8000388:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800038c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000390:	d507      	bpl.n	80003a2 <__adddf3+0xe6>
 8000392:	f04f 0e00 	mov.w	lr, #0
 8000396:	f1dc 0c00 	rsbs	ip, ip, #0
 800039a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800039e:	eb6e 0101 	sbc.w	r1, lr, r1
 80003a2:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80003a6:	d31b      	bcc.n	80003e0 <__adddf3+0x124>
 80003a8:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80003ac:	d30c      	bcc.n	80003c8 <__adddf3+0x10c>
 80003ae:	0849      	lsrs	r1, r1, #1
 80003b0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003b4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003b8:	f104 0401 	add.w	r4, r4, #1
 80003bc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003c0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80003c4:	f080 809a 	bcs.w	80004fc <__adddf3+0x240>
 80003c8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003cc:	bf08      	it	eq
 80003ce:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003d2:	f150 0000 	adcs.w	r0, r0, #0
 80003d6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003da:	ea41 0105 	orr.w	r1, r1, r5
 80003de:	bd30      	pop	{r4, r5, pc}
 80003e0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003e4:	4140      	adcs	r0, r0
 80003e6:	eb41 0101 	adc.w	r1, r1, r1
 80003ea:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80003ee:	f1a4 0401 	sub.w	r4, r4, #1
 80003f2:	d1e9      	bne.n	80003c8 <__adddf3+0x10c>
 80003f4:	f091 0f00 	teq	r1, #0
 80003f8:	bf04      	itt	eq
 80003fa:	4601      	moveq	r1, r0
 80003fc:	2000      	moveq	r0, #0
 80003fe:	fab1 f381 	clz	r3, r1
 8000402:	bf08      	it	eq
 8000404:	3320      	addeq	r3, #32
 8000406:	f1a3 030b 	sub.w	r3, r3, #11
 800040a:	f1b3 0220 	subs.w	r2, r3, #32
 800040e:	da0c      	bge.n	800042a <__adddf3+0x16e>
 8000410:	320c      	adds	r2, #12
 8000412:	dd08      	ble.n	8000426 <__adddf3+0x16a>
 8000414:	f102 0c14 	add.w	ip, r2, #20
 8000418:	f1c2 020c 	rsb	r2, r2, #12
 800041c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000420:	fa21 f102 	lsr.w	r1, r1, r2
 8000424:	e00c      	b.n	8000440 <__adddf3+0x184>
 8000426:	f102 0214 	add.w	r2, r2, #20
 800042a:	bfd8      	it	le
 800042c:	f1c2 0c20 	rsble	ip, r2, #32
 8000430:	fa01 f102 	lsl.w	r1, r1, r2
 8000434:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000438:	bfdc      	itt	le
 800043a:	ea41 010c 	orrle.w	r1, r1, ip
 800043e:	4090      	lslle	r0, r2
 8000440:	1ae4      	subs	r4, r4, r3
 8000442:	bfa2      	ittt	ge
 8000444:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000448:	4329      	orrge	r1, r5
 800044a:	bd30      	popge	{r4, r5, pc}
 800044c:	ea6f 0404 	mvn.w	r4, r4
 8000450:	3c1f      	subs	r4, #31
 8000452:	da1c      	bge.n	800048e <__adddf3+0x1d2>
 8000454:	340c      	adds	r4, #12
 8000456:	dc0e      	bgt.n	8000476 <__adddf3+0x1ba>
 8000458:	f104 0414 	add.w	r4, r4, #20
 800045c:	f1c4 0220 	rsb	r2, r4, #32
 8000460:	fa20 f004 	lsr.w	r0, r0, r4
 8000464:	fa01 f302 	lsl.w	r3, r1, r2
 8000468:	ea40 0003 	orr.w	r0, r0, r3
 800046c:	fa21 f304 	lsr.w	r3, r1, r4
 8000470:	ea45 0103 	orr.w	r1, r5, r3
 8000474:	bd30      	pop	{r4, r5, pc}
 8000476:	f1c4 040c 	rsb	r4, r4, #12
 800047a:	f1c4 0220 	rsb	r2, r4, #32
 800047e:	fa20 f002 	lsr.w	r0, r0, r2
 8000482:	fa01 f304 	lsl.w	r3, r1, r4
 8000486:	ea40 0003 	orr.w	r0, r0, r3
 800048a:	4629      	mov	r1, r5
 800048c:	bd30      	pop	{r4, r5, pc}
 800048e:	fa21 f004 	lsr.w	r0, r1, r4
 8000492:	4629      	mov	r1, r5
 8000494:	bd30      	pop	{r4, r5, pc}
 8000496:	f094 0f00 	teq	r4, #0
 800049a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800049e:	bf06      	itte	eq
 80004a0:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80004a4:	3401      	addeq	r4, #1
 80004a6:	3d01      	subne	r5, #1
 80004a8:	e74e      	b.n	8000348 <__adddf3+0x8c>
 80004aa:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ae:	bf18      	it	ne
 80004b0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004b4:	d029      	beq.n	800050a <__adddf3+0x24e>
 80004b6:	ea94 0f05 	teq	r4, r5
 80004ba:	bf08      	it	eq
 80004bc:	ea90 0f02 	teqeq	r0, r2
 80004c0:	d005      	beq.n	80004ce <__adddf3+0x212>
 80004c2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004c6:	bf04      	itt	eq
 80004c8:	4619      	moveq	r1, r3
 80004ca:	4610      	moveq	r0, r2
 80004cc:	bd30      	pop	{r4, r5, pc}
 80004ce:	ea91 0f03 	teq	r1, r3
 80004d2:	bf1e      	ittt	ne
 80004d4:	2100      	movne	r1, #0
 80004d6:	2000      	movne	r0, #0
 80004d8:	bd30      	popne	{r4, r5, pc}
 80004da:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004de:	d105      	bne.n	80004ec <__adddf3+0x230>
 80004e0:	0040      	lsls	r0, r0, #1
 80004e2:	4149      	adcs	r1, r1
 80004e4:	bf28      	it	cs
 80004e6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ea:	bd30      	pop	{r4, r5, pc}
 80004ec:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004f0:	bf3c      	itt	cc
 80004f2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004f6:	bd30      	popcc	{r4, r5, pc}
 80004f8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004fc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000500:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000504:	f04f 0000 	mov.w	r0, #0
 8000508:	bd30      	pop	{r4, r5, pc}
 800050a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800050e:	bf1a      	itte	ne
 8000510:	4619      	movne	r1, r3
 8000512:	4610      	movne	r0, r2
 8000514:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000518:	bf1c      	itt	ne
 800051a:	460b      	movne	r3, r1
 800051c:	4602      	movne	r2, r0
 800051e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000522:	bf06      	itte	eq
 8000524:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000528:	ea91 0f03 	teqeq	r1, r3
 800052c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000530:	bd30      	pop	{r4, r5, pc}
 8000532:	bf00      	nop

08000534 <__aeabi_ui2d>:
 8000534:	f090 0f00 	teq	r0, #0
 8000538:	bf04      	itt	eq
 800053a:	2100      	moveq	r1, #0
 800053c:	4770      	bxeq	lr
 800053e:	b530      	push	{r4, r5, lr}
 8000540:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000544:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000548:	f04f 0500 	mov.w	r5, #0
 800054c:	f04f 0100 	mov.w	r1, #0
 8000550:	e750      	b.n	80003f4 <__adddf3+0x138>
 8000552:	bf00      	nop

08000554 <__aeabi_i2d>:
 8000554:	f090 0f00 	teq	r0, #0
 8000558:	bf04      	itt	eq
 800055a:	2100      	moveq	r1, #0
 800055c:	4770      	bxeq	lr
 800055e:	b530      	push	{r4, r5, lr}
 8000560:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000564:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000568:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800056c:	bf48      	it	mi
 800056e:	4240      	negmi	r0, r0
 8000570:	f04f 0100 	mov.w	r1, #0
 8000574:	e73e      	b.n	80003f4 <__adddf3+0x138>
 8000576:	bf00      	nop

08000578 <__aeabi_f2d>:
 8000578:	0042      	lsls	r2, r0, #1
 800057a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800057e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000582:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000586:	bf1f      	itttt	ne
 8000588:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800058c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000590:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000594:	4770      	bxne	lr
 8000596:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800059a:	bf08      	it	eq
 800059c:	4770      	bxeq	lr
 800059e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 80005a2:	bf04      	itt	eq
 80005a4:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 80005a8:	4770      	bxeq	lr
 80005aa:	b530      	push	{r4, r5, lr}
 80005ac:	f44f 7460 	mov.w	r4, #896	; 0x380
 80005b0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80005b4:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005b8:	e71c      	b.n	80003f4 <__adddf3+0x138>
 80005ba:	bf00      	nop

080005bc <__aeabi_ul2d>:
 80005bc:	ea50 0201 	orrs.w	r2, r0, r1
 80005c0:	bf08      	it	eq
 80005c2:	4770      	bxeq	lr
 80005c4:	b530      	push	{r4, r5, lr}
 80005c6:	f04f 0500 	mov.w	r5, #0
 80005ca:	e00a      	b.n	80005e2 <__aeabi_l2d+0x16>

080005cc <__aeabi_l2d>:
 80005cc:	ea50 0201 	orrs.w	r2, r0, r1
 80005d0:	bf08      	it	eq
 80005d2:	4770      	bxeq	lr
 80005d4:	b530      	push	{r4, r5, lr}
 80005d6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005da:	d502      	bpl.n	80005e2 <__aeabi_l2d+0x16>
 80005dc:	4240      	negs	r0, r0
 80005de:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005e2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005e6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005ea:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005ee:	f43f aed8 	beq.w	80003a2 <__adddf3+0xe6>
 80005f2:	f04f 0203 	mov.w	r2, #3
 80005f6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005fa:	bf18      	it	ne
 80005fc:	3203      	addne	r2, #3
 80005fe:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000602:	bf18      	it	ne
 8000604:	3203      	addne	r2, #3
 8000606:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800060a:	f1c2 0320 	rsb	r3, r2, #32
 800060e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000612:	fa20 f002 	lsr.w	r0, r0, r2
 8000616:	fa01 fe03 	lsl.w	lr, r1, r3
 800061a:	ea40 000e 	orr.w	r0, r0, lr
 800061e:	fa21 f102 	lsr.w	r1, r1, r2
 8000622:	4414      	add	r4, r2
 8000624:	e6bd      	b.n	80003a2 <__adddf3+0xe6>
 8000626:	bf00      	nop

08000628 <__aeabi_dmul>:
 8000628:	b570      	push	{r4, r5, r6, lr}
 800062a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800062e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000632:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000636:	bf1d      	ittte	ne
 8000638:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800063c:	ea94 0f0c 	teqne	r4, ip
 8000640:	ea95 0f0c 	teqne	r5, ip
 8000644:	f000 f8de 	bleq	8000804 <__aeabi_dmul+0x1dc>
 8000648:	442c      	add	r4, r5
 800064a:	ea81 0603 	eor.w	r6, r1, r3
 800064e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000652:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000656:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800065a:	bf18      	it	ne
 800065c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000660:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000664:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000668:	d038      	beq.n	80006dc <__aeabi_dmul+0xb4>
 800066a:	fba0 ce02 	umull	ip, lr, r0, r2
 800066e:	f04f 0500 	mov.w	r5, #0
 8000672:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000676:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800067a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800067e:	f04f 0600 	mov.w	r6, #0
 8000682:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000686:	f09c 0f00 	teq	ip, #0
 800068a:	bf18      	it	ne
 800068c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000690:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000694:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000698:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800069c:	d204      	bcs.n	80006a8 <__aeabi_dmul+0x80>
 800069e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006a2:	416d      	adcs	r5, r5
 80006a4:	eb46 0606 	adc.w	r6, r6, r6
 80006a8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006ac:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006b0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006b4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006b8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006bc:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80006c0:	bf88      	it	hi
 80006c2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80006c6:	d81e      	bhi.n	8000706 <__aeabi_dmul+0xde>
 80006c8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80006cc:	bf08      	it	eq
 80006ce:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006d2:	f150 0000 	adcs.w	r0, r0, #0
 80006d6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006da:	bd70      	pop	{r4, r5, r6, pc}
 80006dc:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006e0:	ea46 0101 	orr.w	r1, r6, r1
 80006e4:	ea40 0002 	orr.w	r0, r0, r2
 80006e8:	ea81 0103 	eor.w	r1, r1, r3
 80006ec:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006f0:	bfc2      	ittt	gt
 80006f2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006f6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006fa:	bd70      	popgt	{r4, r5, r6, pc}
 80006fc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000700:	f04f 0e00 	mov.w	lr, #0
 8000704:	3c01      	subs	r4, #1
 8000706:	f300 80ab 	bgt.w	8000860 <__aeabi_dmul+0x238>
 800070a:	f114 0f36 	cmn.w	r4, #54	; 0x36
 800070e:	bfde      	ittt	le
 8000710:	2000      	movle	r0, #0
 8000712:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 8000716:	bd70      	pople	{r4, r5, r6, pc}
 8000718:	f1c4 0400 	rsb	r4, r4, #0
 800071c:	3c20      	subs	r4, #32
 800071e:	da35      	bge.n	800078c <__aeabi_dmul+0x164>
 8000720:	340c      	adds	r4, #12
 8000722:	dc1b      	bgt.n	800075c <__aeabi_dmul+0x134>
 8000724:	f104 0414 	add.w	r4, r4, #20
 8000728:	f1c4 0520 	rsb	r5, r4, #32
 800072c:	fa00 f305 	lsl.w	r3, r0, r5
 8000730:	fa20 f004 	lsr.w	r0, r0, r4
 8000734:	fa01 f205 	lsl.w	r2, r1, r5
 8000738:	ea40 0002 	orr.w	r0, r0, r2
 800073c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000740:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000744:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000748:	fa21 f604 	lsr.w	r6, r1, r4
 800074c:	eb42 0106 	adc.w	r1, r2, r6
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 040c 	rsb	r4, r4, #12
 8000760:	f1c4 0520 	rsb	r5, r4, #32
 8000764:	fa00 f304 	lsl.w	r3, r0, r4
 8000768:	fa20 f005 	lsr.w	r0, r0, r5
 800076c:	fa01 f204 	lsl.w	r2, r1, r4
 8000770:	ea40 0002 	orr.w	r0, r0, r2
 8000774:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000778:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800077c:	f141 0100 	adc.w	r1, r1, #0
 8000780:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000784:	bf08      	it	eq
 8000786:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800078a:	bd70      	pop	{r4, r5, r6, pc}
 800078c:	f1c4 0520 	rsb	r5, r4, #32
 8000790:	fa00 f205 	lsl.w	r2, r0, r5
 8000794:	ea4e 0e02 	orr.w	lr, lr, r2
 8000798:	fa20 f304 	lsr.w	r3, r0, r4
 800079c:	fa01 f205 	lsl.w	r2, r1, r5
 80007a0:	ea43 0302 	orr.w	r3, r3, r2
 80007a4:	fa21 f004 	lsr.w	r0, r1, r4
 80007a8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007ac:	fa21 f204 	lsr.w	r2, r1, r4
 80007b0:	ea20 0002 	bic.w	r0, r0, r2
 80007b4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007b8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007bc:	bf08      	it	eq
 80007be:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007c2:	bd70      	pop	{r4, r5, r6, pc}
 80007c4:	f094 0f00 	teq	r4, #0
 80007c8:	d10f      	bne.n	80007ea <__aeabi_dmul+0x1c2>
 80007ca:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80007ce:	0040      	lsls	r0, r0, #1
 80007d0:	eb41 0101 	adc.w	r1, r1, r1
 80007d4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007d8:	bf08      	it	eq
 80007da:	3c01      	subeq	r4, #1
 80007dc:	d0f7      	beq.n	80007ce <__aeabi_dmul+0x1a6>
 80007de:	ea41 0106 	orr.w	r1, r1, r6
 80007e2:	f095 0f00 	teq	r5, #0
 80007e6:	bf18      	it	ne
 80007e8:	4770      	bxne	lr
 80007ea:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007ee:	0052      	lsls	r2, r2, #1
 80007f0:	eb43 0303 	adc.w	r3, r3, r3
 80007f4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007f8:	bf08      	it	eq
 80007fa:	3d01      	subeq	r5, #1
 80007fc:	d0f7      	beq.n	80007ee <__aeabi_dmul+0x1c6>
 80007fe:	ea43 0306 	orr.w	r3, r3, r6
 8000802:	4770      	bx	lr
 8000804:	ea94 0f0c 	teq	r4, ip
 8000808:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800080c:	bf18      	it	ne
 800080e:	ea95 0f0c 	teqne	r5, ip
 8000812:	d00c      	beq.n	800082e <__aeabi_dmul+0x206>
 8000814:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000818:	bf18      	it	ne
 800081a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800081e:	d1d1      	bne.n	80007c4 <__aeabi_dmul+0x19c>
 8000820:	ea81 0103 	eor.w	r1, r1, r3
 8000824:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000828:	f04f 0000 	mov.w	r0, #0
 800082c:	bd70      	pop	{r4, r5, r6, pc}
 800082e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000832:	bf06      	itte	eq
 8000834:	4610      	moveq	r0, r2
 8000836:	4619      	moveq	r1, r3
 8000838:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800083c:	d019      	beq.n	8000872 <__aeabi_dmul+0x24a>
 800083e:	ea94 0f0c 	teq	r4, ip
 8000842:	d102      	bne.n	800084a <__aeabi_dmul+0x222>
 8000844:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000848:	d113      	bne.n	8000872 <__aeabi_dmul+0x24a>
 800084a:	ea95 0f0c 	teq	r5, ip
 800084e:	d105      	bne.n	800085c <__aeabi_dmul+0x234>
 8000850:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000854:	bf1c      	itt	ne
 8000856:	4610      	movne	r0, r2
 8000858:	4619      	movne	r1, r3
 800085a:	d10a      	bne.n	8000872 <__aeabi_dmul+0x24a>
 800085c:	ea81 0103 	eor.w	r1, r1, r3
 8000860:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000864:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000868:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800086c:	f04f 0000 	mov.w	r0, #0
 8000870:	bd70      	pop	{r4, r5, r6, pc}
 8000872:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000876:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800087a:	bd70      	pop	{r4, r5, r6, pc}

0800087c <__aeabi_ddiv>:
 800087c:	b570      	push	{r4, r5, r6, lr}
 800087e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000882:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000886:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800088a:	bf1d      	ittte	ne
 800088c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000890:	ea94 0f0c 	teqne	r4, ip
 8000894:	ea95 0f0c 	teqne	r5, ip
 8000898:	f000 f8a7 	bleq	80009ea <__aeabi_ddiv+0x16e>
 800089c:	eba4 0405 	sub.w	r4, r4, r5
 80008a0:	ea81 0e03 	eor.w	lr, r1, r3
 80008a4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008a8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008ac:	f000 8088 	beq.w	80009c0 <__aeabi_ddiv+0x144>
 80008b0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008b4:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80008b8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008bc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008c0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008c4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008c8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008cc:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008d0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008d4:	429d      	cmp	r5, r3
 80008d6:	bf08      	it	eq
 80008d8:	4296      	cmpeq	r6, r2
 80008da:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008de:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008e2:	d202      	bcs.n	80008ea <__aeabi_ddiv+0x6e>
 80008e4:	085b      	lsrs	r3, r3, #1
 80008e6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ea:	1ab6      	subs	r6, r6, r2
 80008ec:	eb65 0503 	sbc.w	r5, r5, r3
 80008f0:	085b      	lsrs	r3, r3, #1
 80008f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008f6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008fa:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000928:	085b      	lsrs	r3, r3, #1
 800092a:	ea4f 0232 	mov.w	r2, r2, rrx
 800092e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000932:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000936:	bf22      	ittt	cs
 8000938:	1ab6      	subcs	r6, r6, r2
 800093a:	4675      	movcs	r5, lr
 800093c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000940:	085b      	lsrs	r3, r3, #1
 8000942:	ea4f 0232 	mov.w	r2, r2, rrx
 8000946:	ebb6 0e02 	subs.w	lr, r6, r2
 800094a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800094e:	bf22      	ittt	cs
 8000950:	1ab6      	subcs	r6, r6, r2
 8000952:	4675      	movcs	r5, lr
 8000954:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000958:	ea55 0e06 	orrs.w	lr, r5, r6
 800095c:	d018      	beq.n	8000990 <__aeabi_ddiv+0x114>
 800095e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000962:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000966:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800096a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800096e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000972:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000976:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800097a:	d1c0      	bne.n	80008fe <__aeabi_ddiv+0x82>
 800097c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000980:	d10b      	bne.n	800099a <__aeabi_ddiv+0x11e>
 8000982:	ea41 0100 	orr.w	r1, r1, r0
 8000986:	f04f 0000 	mov.w	r0, #0
 800098a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800098e:	e7b6      	b.n	80008fe <__aeabi_ddiv+0x82>
 8000990:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000994:	bf04      	itt	eq
 8000996:	4301      	orreq	r1, r0
 8000998:	2000      	moveq	r0, #0
 800099a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800099e:	bf88      	it	hi
 80009a0:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80009a4:	f63f aeaf 	bhi.w	8000706 <__aeabi_dmul+0xde>
 80009a8:	ebb5 0c03 	subs.w	ip, r5, r3
 80009ac:	bf04      	itt	eq
 80009ae:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009b2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009b6:	f150 0000 	adcs.w	r0, r0, #0
 80009ba:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009be:	bd70      	pop	{r4, r5, r6, pc}
 80009c0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80009c4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009c8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009cc:	bfc2      	ittt	gt
 80009ce:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009d2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009d6:	bd70      	popgt	{r4, r5, r6, pc}
 80009d8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009dc:	f04f 0e00 	mov.w	lr, #0
 80009e0:	3c01      	subs	r4, #1
 80009e2:	e690      	b.n	8000706 <__aeabi_dmul+0xde>
 80009e4:	ea45 0e06 	orr.w	lr, r5, r6
 80009e8:	e68d      	b.n	8000706 <__aeabi_dmul+0xde>
 80009ea:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009ee:	ea94 0f0c 	teq	r4, ip
 80009f2:	bf08      	it	eq
 80009f4:	ea95 0f0c 	teqeq	r5, ip
 80009f8:	f43f af3b 	beq.w	8000872 <__aeabi_dmul+0x24a>
 80009fc:	ea94 0f0c 	teq	r4, ip
 8000a00:	d10a      	bne.n	8000a18 <__aeabi_ddiv+0x19c>
 8000a02:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a06:	f47f af34 	bne.w	8000872 <__aeabi_dmul+0x24a>
 8000a0a:	ea95 0f0c 	teq	r5, ip
 8000a0e:	f47f af25 	bne.w	800085c <__aeabi_dmul+0x234>
 8000a12:	4610      	mov	r0, r2
 8000a14:	4619      	mov	r1, r3
 8000a16:	e72c      	b.n	8000872 <__aeabi_dmul+0x24a>
 8000a18:	ea95 0f0c 	teq	r5, ip
 8000a1c:	d106      	bne.n	8000a2c <__aeabi_ddiv+0x1b0>
 8000a1e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a22:	f43f aefd 	beq.w	8000820 <__aeabi_dmul+0x1f8>
 8000a26:	4610      	mov	r0, r2
 8000a28:	4619      	mov	r1, r3
 8000a2a:	e722      	b.n	8000872 <__aeabi_dmul+0x24a>
 8000a2c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a30:	bf18      	it	ne
 8000a32:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a36:	f47f aec5 	bne.w	80007c4 <__aeabi_dmul+0x19c>
 8000a3a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a3e:	f47f af0d 	bne.w	800085c <__aeabi_dmul+0x234>
 8000a42:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a46:	f47f aeeb 	bne.w	8000820 <__aeabi_dmul+0x1f8>
 8000a4a:	e712      	b.n	8000872 <__aeabi_dmul+0x24a>

08000a4c <__gedf2>:
 8000a4c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a50:	e006      	b.n	8000a60 <__cmpdf2+0x4>
 8000a52:	bf00      	nop

08000a54 <__ledf2>:
 8000a54:	f04f 0c01 	mov.w	ip, #1
 8000a58:	e002      	b.n	8000a60 <__cmpdf2+0x4>
 8000a5a:	bf00      	nop

08000a5c <__cmpdf2>:
 8000a5c:	f04f 0c01 	mov.w	ip, #1
 8000a60:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a64:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a68:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a6c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a70:	bf18      	it	ne
 8000a72:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a76:	d01b      	beq.n	8000ab0 <__cmpdf2+0x54>
 8000a78:	b001      	add	sp, #4
 8000a7a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a7e:	bf0c      	ite	eq
 8000a80:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a84:	ea91 0f03 	teqne	r1, r3
 8000a88:	bf02      	ittt	eq
 8000a8a:	ea90 0f02 	teqeq	r0, r2
 8000a8e:	2000      	moveq	r0, #0
 8000a90:	4770      	bxeq	lr
 8000a92:	f110 0f00 	cmn.w	r0, #0
 8000a96:	ea91 0f03 	teq	r1, r3
 8000a9a:	bf58      	it	pl
 8000a9c:	4299      	cmppl	r1, r3
 8000a9e:	bf08      	it	eq
 8000aa0:	4290      	cmpeq	r0, r2
 8000aa2:	bf2c      	ite	cs
 8000aa4:	17d8      	asrcs	r0, r3, #31
 8000aa6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000aaa:	f040 0001 	orr.w	r0, r0, #1
 8000aae:	4770      	bx	lr
 8000ab0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ab4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ab8:	d102      	bne.n	8000ac0 <__cmpdf2+0x64>
 8000aba:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000abe:	d107      	bne.n	8000ad0 <__cmpdf2+0x74>
 8000ac0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ac4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ac8:	d1d6      	bne.n	8000a78 <__cmpdf2+0x1c>
 8000aca:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000ace:	d0d3      	beq.n	8000a78 <__cmpdf2+0x1c>
 8000ad0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ad4:	4770      	bx	lr
 8000ad6:	bf00      	nop

08000ad8 <__aeabi_cdrcmple>:
 8000ad8:	4684      	mov	ip, r0
 8000ada:	4610      	mov	r0, r2
 8000adc:	4662      	mov	r2, ip
 8000ade:	468c      	mov	ip, r1
 8000ae0:	4619      	mov	r1, r3
 8000ae2:	4663      	mov	r3, ip
 8000ae4:	e000      	b.n	8000ae8 <__aeabi_cdcmpeq>
 8000ae6:	bf00      	nop

08000ae8 <__aeabi_cdcmpeq>:
 8000ae8:	b501      	push	{r0, lr}
 8000aea:	f7ff ffb7 	bl	8000a5c <__cmpdf2>
 8000aee:	2800      	cmp	r0, #0
 8000af0:	bf48      	it	mi
 8000af2:	f110 0f00 	cmnmi.w	r0, #0
 8000af6:	bd01      	pop	{r0, pc}

08000af8 <__aeabi_dcmpeq>:
 8000af8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000afc:	f7ff fff4 	bl	8000ae8 <__aeabi_cdcmpeq>
 8000b00:	bf0c      	ite	eq
 8000b02:	2001      	moveq	r0, #1
 8000b04:	2000      	movne	r0, #0
 8000b06:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b0a:	bf00      	nop

08000b0c <__aeabi_dcmplt>:
 8000b0c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b10:	f7ff ffea 	bl	8000ae8 <__aeabi_cdcmpeq>
 8000b14:	bf34      	ite	cc
 8000b16:	2001      	movcc	r0, #1
 8000b18:	2000      	movcs	r0, #0
 8000b1a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b1e:	bf00      	nop

08000b20 <__aeabi_dcmple>:
 8000b20:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b24:	f7ff ffe0 	bl	8000ae8 <__aeabi_cdcmpeq>
 8000b28:	bf94      	ite	ls
 8000b2a:	2001      	movls	r0, #1
 8000b2c:	2000      	movhi	r0, #0
 8000b2e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b32:	bf00      	nop

08000b34 <__aeabi_dcmpge>:
 8000b34:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b38:	f7ff ffce 	bl	8000ad8 <__aeabi_cdrcmple>
 8000b3c:	bf94      	ite	ls
 8000b3e:	2001      	movls	r0, #1
 8000b40:	2000      	movhi	r0, #0
 8000b42:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b46:	bf00      	nop

08000b48 <__aeabi_dcmpgt>:
 8000b48:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b4c:	f7ff ffc4 	bl	8000ad8 <__aeabi_cdrcmple>
 8000b50:	bf34      	ite	cc
 8000b52:	2001      	movcc	r0, #1
 8000b54:	2000      	movcs	r0, #0
 8000b56:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b5a:	bf00      	nop

08000b5c <__aeabi_dcmpun>:
 8000b5c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b60:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b64:	d102      	bne.n	8000b6c <__aeabi_dcmpun+0x10>
 8000b66:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b6a:	d10a      	bne.n	8000b82 <__aeabi_dcmpun+0x26>
 8000b6c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b70:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b74:	d102      	bne.n	8000b7c <__aeabi_dcmpun+0x20>
 8000b76:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b7a:	d102      	bne.n	8000b82 <__aeabi_dcmpun+0x26>
 8000b7c:	f04f 0000 	mov.w	r0, #0
 8000b80:	4770      	bx	lr
 8000b82:	f04f 0001 	mov.w	r0, #1
 8000b86:	4770      	bx	lr

08000b88 <__aeabi_d2iz>:
 8000b88:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b8c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b90:	d215      	bcs.n	8000bbe <__aeabi_d2iz+0x36>
 8000b92:	d511      	bpl.n	8000bb8 <__aeabi_d2iz+0x30>
 8000b94:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b98:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b9c:	d912      	bls.n	8000bc4 <__aeabi_d2iz+0x3c>
 8000b9e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000ba2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000ba6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000baa:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000bae:	fa23 f002 	lsr.w	r0, r3, r2
 8000bb2:	bf18      	it	ne
 8000bb4:	4240      	negne	r0, r0
 8000bb6:	4770      	bx	lr
 8000bb8:	f04f 0000 	mov.w	r0, #0
 8000bbc:	4770      	bx	lr
 8000bbe:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bc2:	d105      	bne.n	8000bd0 <__aeabi_d2iz+0x48>
 8000bc4:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000bc8:	bf08      	it	eq
 8000bca:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000bce:	4770      	bx	lr
 8000bd0:	f04f 0000 	mov.w	r0, #0
 8000bd4:	4770      	bx	lr
 8000bd6:	bf00      	nop

08000bd8 <__aeabi_uldivmod>:
 8000bd8:	b953      	cbnz	r3, 8000bf0 <__aeabi_uldivmod+0x18>
 8000bda:	b94a      	cbnz	r2, 8000bf0 <__aeabi_uldivmod+0x18>
 8000bdc:	2900      	cmp	r1, #0
 8000bde:	bf08      	it	eq
 8000be0:	2800      	cmpeq	r0, #0
 8000be2:	bf1c      	itt	ne
 8000be4:	f04f 31ff 	movne.w	r1, #4294967295
 8000be8:	f04f 30ff 	movne.w	r0, #4294967295
 8000bec:	f000 b972 	b.w	8000ed4 <__aeabi_idiv0>
 8000bf0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000bf4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000bf8:	f000 f806 	bl	8000c08 <__udivmoddi4>
 8000bfc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c00:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c04:	b004      	add	sp, #16
 8000c06:	4770      	bx	lr

08000c08 <__udivmoddi4>:
 8000c08:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000c0c:	9e08      	ldr	r6, [sp, #32]
 8000c0e:	4604      	mov	r4, r0
 8000c10:	4688      	mov	r8, r1
 8000c12:	2b00      	cmp	r3, #0
 8000c14:	d14b      	bne.n	8000cae <__udivmoddi4+0xa6>
 8000c16:	428a      	cmp	r2, r1
 8000c18:	4615      	mov	r5, r2
 8000c1a:	d967      	bls.n	8000cec <__udivmoddi4+0xe4>
 8000c1c:	fab2 f282 	clz	r2, r2
 8000c20:	b14a      	cbz	r2, 8000c36 <__udivmoddi4+0x2e>
 8000c22:	f1c2 0720 	rsb	r7, r2, #32
 8000c26:	fa01 f302 	lsl.w	r3, r1, r2
 8000c2a:	fa20 f707 	lsr.w	r7, r0, r7
 8000c2e:	4095      	lsls	r5, r2
 8000c30:	ea47 0803 	orr.w	r8, r7, r3
 8000c34:	4094      	lsls	r4, r2
 8000c36:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000c3a:	0c23      	lsrs	r3, r4, #16
 8000c3c:	fbb8 f7fe 	udiv	r7, r8, lr
 8000c40:	fa1f fc85 	uxth.w	ip, r5
 8000c44:	fb0e 8817 	mls	r8, lr, r7, r8
 8000c48:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000c4c:	fb07 f10c 	mul.w	r1, r7, ip
 8000c50:	4299      	cmp	r1, r3
 8000c52:	d909      	bls.n	8000c68 <__udivmoddi4+0x60>
 8000c54:	18eb      	adds	r3, r5, r3
 8000c56:	f107 30ff 	add.w	r0, r7, #4294967295
 8000c5a:	f080 811b 	bcs.w	8000e94 <__udivmoddi4+0x28c>
 8000c5e:	4299      	cmp	r1, r3
 8000c60:	f240 8118 	bls.w	8000e94 <__udivmoddi4+0x28c>
 8000c64:	3f02      	subs	r7, #2
 8000c66:	442b      	add	r3, r5
 8000c68:	1a5b      	subs	r3, r3, r1
 8000c6a:	b2a4      	uxth	r4, r4
 8000c6c:	fbb3 f0fe 	udiv	r0, r3, lr
 8000c70:	fb0e 3310 	mls	r3, lr, r0, r3
 8000c74:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000c78:	fb00 fc0c 	mul.w	ip, r0, ip
 8000c7c:	45a4      	cmp	ip, r4
 8000c7e:	d909      	bls.n	8000c94 <__udivmoddi4+0x8c>
 8000c80:	192c      	adds	r4, r5, r4
 8000c82:	f100 33ff 	add.w	r3, r0, #4294967295
 8000c86:	f080 8107 	bcs.w	8000e98 <__udivmoddi4+0x290>
 8000c8a:	45a4      	cmp	ip, r4
 8000c8c:	f240 8104 	bls.w	8000e98 <__udivmoddi4+0x290>
 8000c90:	3802      	subs	r0, #2
 8000c92:	442c      	add	r4, r5
 8000c94:	ea40 4007 	orr.w	r0, r0, r7, lsl #16
 8000c98:	eba4 040c 	sub.w	r4, r4, ip
 8000c9c:	2700      	movs	r7, #0
 8000c9e:	b11e      	cbz	r6, 8000ca8 <__udivmoddi4+0xa0>
 8000ca0:	40d4      	lsrs	r4, r2
 8000ca2:	2300      	movs	r3, #0
 8000ca4:	e9c6 4300 	strd	r4, r3, [r6]
 8000ca8:	4639      	mov	r1, r7
 8000caa:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000cae:	428b      	cmp	r3, r1
 8000cb0:	d909      	bls.n	8000cc6 <__udivmoddi4+0xbe>
 8000cb2:	2e00      	cmp	r6, #0
 8000cb4:	f000 80eb 	beq.w	8000e8e <__udivmoddi4+0x286>
 8000cb8:	2700      	movs	r7, #0
 8000cba:	e9c6 0100 	strd	r0, r1, [r6]
 8000cbe:	4638      	mov	r0, r7
 8000cc0:	4639      	mov	r1, r7
 8000cc2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000cc6:	fab3 f783 	clz	r7, r3
 8000cca:	2f00      	cmp	r7, #0
 8000ccc:	d147      	bne.n	8000d5e <__udivmoddi4+0x156>
 8000cce:	428b      	cmp	r3, r1
 8000cd0:	d302      	bcc.n	8000cd8 <__udivmoddi4+0xd0>
 8000cd2:	4282      	cmp	r2, r0
 8000cd4:	f200 80fa 	bhi.w	8000ecc <__udivmoddi4+0x2c4>
 8000cd8:	1a84      	subs	r4, r0, r2
 8000cda:	eb61 0303 	sbc.w	r3, r1, r3
 8000cde:	2001      	movs	r0, #1
 8000ce0:	4698      	mov	r8, r3
 8000ce2:	2e00      	cmp	r6, #0
 8000ce4:	d0e0      	beq.n	8000ca8 <__udivmoddi4+0xa0>
 8000ce6:	e9c6 4800 	strd	r4, r8, [r6]
 8000cea:	e7dd      	b.n	8000ca8 <__udivmoddi4+0xa0>
 8000cec:	b902      	cbnz	r2, 8000cf0 <__udivmoddi4+0xe8>
 8000cee:	deff      	udf	#255	; 0xff
 8000cf0:	fab2 f282 	clz	r2, r2
 8000cf4:	2a00      	cmp	r2, #0
 8000cf6:	f040 808f 	bne.w	8000e18 <__udivmoddi4+0x210>
 8000cfa:	1b49      	subs	r1, r1, r5
 8000cfc:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000d00:	fa1f f885 	uxth.w	r8, r5
 8000d04:	2701      	movs	r7, #1
 8000d06:	fbb1 fcfe 	udiv	ip, r1, lr
 8000d0a:	0c23      	lsrs	r3, r4, #16
 8000d0c:	fb0e 111c 	mls	r1, lr, ip, r1
 8000d10:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000d14:	fb08 f10c 	mul.w	r1, r8, ip
 8000d18:	4299      	cmp	r1, r3
 8000d1a:	d907      	bls.n	8000d2c <__udivmoddi4+0x124>
 8000d1c:	18eb      	adds	r3, r5, r3
 8000d1e:	f10c 30ff 	add.w	r0, ip, #4294967295
 8000d22:	d202      	bcs.n	8000d2a <__udivmoddi4+0x122>
 8000d24:	4299      	cmp	r1, r3
 8000d26:	f200 80cd 	bhi.w	8000ec4 <__udivmoddi4+0x2bc>
 8000d2a:	4684      	mov	ip, r0
 8000d2c:	1a59      	subs	r1, r3, r1
 8000d2e:	b2a3      	uxth	r3, r4
 8000d30:	fbb1 f0fe 	udiv	r0, r1, lr
 8000d34:	fb0e 1410 	mls	r4, lr, r0, r1
 8000d38:	ea43 4404 	orr.w	r4, r3, r4, lsl #16
 8000d3c:	fb08 f800 	mul.w	r8, r8, r0
 8000d40:	45a0      	cmp	r8, r4
 8000d42:	d907      	bls.n	8000d54 <__udivmoddi4+0x14c>
 8000d44:	192c      	adds	r4, r5, r4
 8000d46:	f100 33ff 	add.w	r3, r0, #4294967295
 8000d4a:	d202      	bcs.n	8000d52 <__udivmoddi4+0x14a>
 8000d4c:	45a0      	cmp	r8, r4
 8000d4e:	f200 80b6 	bhi.w	8000ebe <__udivmoddi4+0x2b6>
 8000d52:	4618      	mov	r0, r3
 8000d54:	eba4 0408 	sub.w	r4, r4, r8
 8000d58:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000d5c:	e79f      	b.n	8000c9e <__udivmoddi4+0x96>
 8000d5e:	f1c7 0c20 	rsb	ip, r7, #32
 8000d62:	40bb      	lsls	r3, r7
 8000d64:	fa22 fe0c 	lsr.w	lr, r2, ip
 8000d68:	ea4e 0e03 	orr.w	lr, lr, r3
 8000d6c:	fa01 f407 	lsl.w	r4, r1, r7
 8000d70:	fa20 f50c 	lsr.w	r5, r0, ip
 8000d74:	fa21 f30c 	lsr.w	r3, r1, ip
 8000d78:	ea4f 481e 	mov.w	r8, lr, lsr #16
 8000d7c:	4325      	orrs	r5, r4
 8000d7e:	fbb3 f9f8 	udiv	r9, r3, r8
 8000d82:	0c2c      	lsrs	r4, r5, #16
 8000d84:	fb08 3319 	mls	r3, r8, r9, r3
 8000d88:	fa1f fa8e 	uxth.w	sl, lr
 8000d8c:	ea44 4303 	orr.w	r3, r4, r3, lsl #16
 8000d90:	fb09 f40a 	mul.w	r4, r9, sl
 8000d94:	429c      	cmp	r4, r3
 8000d96:	fa02 f207 	lsl.w	r2, r2, r7
 8000d9a:	fa00 f107 	lsl.w	r1, r0, r7
 8000d9e:	d90b      	bls.n	8000db8 <__udivmoddi4+0x1b0>
 8000da0:	eb1e 0303 	adds.w	r3, lr, r3
 8000da4:	f109 30ff 	add.w	r0, r9, #4294967295
 8000da8:	f080 8087 	bcs.w	8000eba <__udivmoddi4+0x2b2>
 8000dac:	429c      	cmp	r4, r3
 8000dae:	f240 8084 	bls.w	8000eba <__udivmoddi4+0x2b2>
 8000db2:	f1a9 0902 	sub.w	r9, r9, #2
 8000db6:	4473      	add	r3, lr
 8000db8:	1b1b      	subs	r3, r3, r4
 8000dba:	b2ad      	uxth	r5, r5
 8000dbc:	fbb3 f0f8 	udiv	r0, r3, r8
 8000dc0:	fb08 3310 	mls	r3, r8, r0, r3
 8000dc4:	ea45 4403 	orr.w	r4, r5, r3, lsl #16
 8000dc8:	fb00 fa0a 	mul.w	sl, r0, sl
 8000dcc:	45a2      	cmp	sl, r4
 8000dce:	d908      	bls.n	8000de2 <__udivmoddi4+0x1da>
 8000dd0:	eb1e 0404 	adds.w	r4, lr, r4
 8000dd4:	f100 33ff 	add.w	r3, r0, #4294967295
 8000dd8:	d26b      	bcs.n	8000eb2 <__udivmoddi4+0x2aa>
 8000dda:	45a2      	cmp	sl, r4
 8000ddc:	d969      	bls.n	8000eb2 <__udivmoddi4+0x2aa>
 8000dde:	3802      	subs	r0, #2
 8000de0:	4474      	add	r4, lr
 8000de2:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000de6:	fba0 8902 	umull	r8, r9, r0, r2
 8000dea:	eba4 040a 	sub.w	r4, r4, sl
 8000dee:	454c      	cmp	r4, r9
 8000df0:	46c2      	mov	sl, r8
 8000df2:	464b      	mov	r3, r9
 8000df4:	d354      	bcc.n	8000ea0 <__udivmoddi4+0x298>
 8000df6:	d051      	beq.n	8000e9c <__udivmoddi4+0x294>
 8000df8:	2e00      	cmp	r6, #0
 8000dfa:	d069      	beq.n	8000ed0 <__udivmoddi4+0x2c8>
 8000dfc:	ebb1 050a 	subs.w	r5, r1, sl
 8000e00:	eb64 0403 	sbc.w	r4, r4, r3
 8000e04:	fa04 fc0c 	lsl.w	ip, r4, ip
 8000e08:	40fd      	lsrs	r5, r7
 8000e0a:	40fc      	lsrs	r4, r7
 8000e0c:	ea4c 0505 	orr.w	r5, ip, r5
 8000e10:	e9c6 5400 	strd	r5, r4, [r6]
 8000e14:	2700      	movs	r7, #0
 8000e16:	e747      	b.n	8000ca8 <__udivmoddi4+0xa0>
 8000e18:	f1c2 0320 	rsb	r3, r2, #32
 8000e1c:	fa20 f703 	lsr.w	r7, r0, r3
 8000e20:	4095      	lsls	r5, r2
 8000e22:	fa01 f002 	lsl.w	r0, r1, r2
 8000e26:	fa21 f303 	lsr.w	r3, r1, r3
 8000e2a:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000e2e:	4338      	orrs	r0, r7
 8000e30:	0c01      	lsrs	r1, r0, #16
 8000e32:	fbb3 f7fe 	udiv	r7, r3, lr
 8000e36:	fa1f f885 	uxth.w	r8, r5
 8000e3a:	fb0e 3317 	mls	r3, lr, r7, r3
 8000e3e:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000e42:	fb07 f308 	mul.w	r3, r7, r8
 8000e46:	428b      	cmp	r3, r1
 8000e48:	fa04 f402 	lsl.w	r4, r4, r2
 8000e4c:	d907      	bls.n	8000e5e <__udivmoddi4+0x256>
 8000e4e:	1869      	adds	r1, r5, r1
 8000e50:	f107 3cff 	add.w	ip, r7, #4294967295
 8000e54:	d22f      	bcs.n	8000eb6 <__udivmoddi4+0x2ae>
 8000e56:	428b      	cmp	r3, r1
 8000e58:	d92d      	bls.n	8000eb6 <__udivmoddi4+0x2ae>
 8000e5a:	3f02      	subs	r7, #2
 8000e5c:	4429      	add	r1, r5
 8000e5e:	1acb      	subs	r3, r1, r3
 8000e60:	b281      	uxth	r1, r0
 8000e62:	fbb3 f0fe 	udiv	r0, r3, lr
 8000e66:	fb0e 3310 	mls	r3, lr, r0, r3
 8000e6a:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000e6e:	fb00 f308 	mul.w	r3, r0, r8
 8000e72:	428b      	cmp	r3, r1
 8000e74:	d907      	bls.n	8000e86 <__udivmoddi4+0x27e>
 8000e76:	1869      	adds	r1, r5, r1
 8000e78:	f100 3cff 	add.w	ip, r0, #4294967295
 8000e7c:	d217      	bcs.n	8000eae <__udivmoddi4+0x2a6>
 8000e7e:	428b      	cmp	r3, r1
 8000e80:	d915      	bls.n	8000eae <__udivmoddi4+0x2a6>
 8000e82:	3802      	subs	r0, #2
 8000e84:	4429      	add	r1, r5
 8000e86:	1ac9      	subs	r1, r1, r3
 8000e88:	ea40 4707 	orr.w	r7, r0, r7, lsl #16
 8000e8c:	e73b      	b.n	8000d06 <__udivmoddi4+0xfe>
 8000e8e:	4637      	mov	r7, r6
 8000e90:	4630      	mov	r0, r6
 8000e92:	e709      	b.n	8000ca8 <__udivmoddi4+0xa0>
 8000e94:	4607      	mov	r7, r0
 8000e96:	e6e7      	b.n	8000c68 <__udivmoddi4+0x60>
 8000e98:	4618      	mov	r0, r3
 8000e9a:	e6fb      	b.n	8000c94 <__udivmoddi4+0x8c>
 8000e9c:	4541      	cmp	r1, r8
 8000e9e:	d2ab      	bcs.n	8000df8 <__udivmoddi4+0x1f0>
 8000ea0:	ebb8 0a02 	subs.w	sl, r8, r2
 8000ea4:	eb69 020e 	sbc.w	r2, r9, lr
 8000ea8:	3801      	subs	r0, #1
 8000eaa:	4613      	mov	r3, r2
 8000eac:	e7a4      	b.n	8000df8 <__udivmoddi4+0x1f0>
 8000eae:	4660      	mov	r0, ip
 8000eb0:	e7e9      	b.n	8000e86 <__udivmoddi4+0x27e>
 8000eb2:	4618      	mov	r0, r3
 8000eb4:	e795      	b.n	8000de2 <__udivmoddi4+0x1da>
 8000eb6:	4667      	mov	r7, ip
 8000eb8:	e7d1      	b.n	8000e5e <__udivmoddi4+0x256>
 8000eba:	4681      	mov	r9, r0
 8000ebc:	e77c      	b.n	8000db8 <__udivmoddi4+0x1b0>
 8000ebe:	3802      	subs	r0, #2
 8000ec0:	442c      	add	r4, r5
 8000ec2:	e747      	b.n	8000d54 <__udivmoddi4+0x14c>
 8000ec4:	f1ac 0c02 	sub.w	ip, ip, #2
 8000ec8:	442b      	add	r3, r5
 8000eca:	e72f      	b.n	8000d2c <__udivmoddi4+0x124>
 8000ecc:	4638      	mov	r0, r7
 8000ece:	e708      	b.n	8000ce2 <__udivmoddi4+0xda>
 8000ed0:	4637      	mov	r7, r6
 8000ed2:	e6e9      	b.n	8000ca8 <__udivmoddi4+0xa0>

08000ed4 <__aeabi_idiv0>:
 8000ed4:	4770      	bx	lr
 8000ed6:	bf00      	nop

08000ed8 <MX_I2C1_Init>:

I2C_HandleTypeDef hi2c1;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 8000ed8:	b580      	push	{r7, lr}
 8000eda:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8000edc:	4b1b      	ldr	r3, [pc, #108]	; (8000f4c <MX_I2C1_Init+0x74>)
 8000ede:	4a1c      	ldr	r2, [pc, #112]	; (8000f50 <MX_I2C1_Init+0x78>)
 8000ee0:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x307075B1;
 8000ee2:	4b1a      	ldr	r3, [pc, #104]	; (8000f4c <MX_I2C1_Init+0x74>)
 8000ee4:	4a1b      	ldr	r2, [pc, #108]	; (8000f54 <MX_I2C1_Init+0x7c>)
 8000ee6:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 8000ee8:	4b18      	ldr	r3, [pc, #96]	; (8000f4c <MX_I2C1_Init+0x74>)
 8000eea:	2200      	movs	r2, #0
 8000eec:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8000eee:	4b17      	ldr	r3, [pc, #92]	; (8000f4c <MX_I2C1_Init+0x74>)
 8000ef0:	2201      	movs	r2, #1
 8000ef2:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8000ef4:	4b15      	ldr	r3, [pc, #84]	; (8000f4c <MX_I2C1_Init+0x74>)
 8000ef6:	2200      	movs	r2, #0
 8000ef8:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 8000efa:	4b14      	ldr	r3, [pc, #80]	; (8000f4c <MX_I2C1_Init+0x74>)
 8000efc:	2200      	movs	r2, #0
 8000efe:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8000f00:	4b12      	ldr	r3, [pc, #72]	; (8000f4c <MX_I2C1_Init+0x74>)
 8000f02:	2200      	movs	r2, #0
 8000f04:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8000f06:	4b11      	ldr	r3, [pc, #68]	; (8000f4c <MX_I2C1_Init+0x74>)
 8000f08:	2200      	movs	r2, #0
 8000f0a:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8000f0c:	4b0f      	ldr	r3, [pc, #60]	; (8000f4c <MX_I2C1_Init+0x74>)
 8000f0e:	2200      	movs	r2, #0
 8000f10:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8000f12:	480e      	ldr	r0, [pc, #56]	; (8000f4c <MX_I2C1_Init+0x74>)
 8000f14:	f002 fd9f 	bl	8003a56 <HAL_I2C_Init>
 8000f18:	4603      	mov	r3, r0
 8000f1a:	2b00      	cmp	r3, #0
 8000f1c:	d001      	beq.n	8000f22 <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 8000f1e:	f000 fdc9 	bl	8001ab4 <Error_Handler>
  }
  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8000f22:	2100      	movs	r1, #0
 8000f24:	4809      	ldr	r0, [pc, #36]	; (8000f4c <MX_I2C1_Init+0x74>)
 8000f26:	f003 fa6f 	bl	8004408 <HAL_I2CEx_ConfigAnalogFilter>
 8000f2a:	4603      	mov	r3, r0
 8000f2c:	2b00      	cmp	r3, #0
 8000f2e:	d001      	beq.n	8000f34 <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 8000f30:	f000 fdc0 	bl	8001ab4 <Error_Handler>
  }
  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 8000f34:	2100      	movs	r1, #0
 8000f36:	4805      	ldr	r0, [pc, #20]	; (8000f4c <MX_I2C1_Init+0x74>)
 8000f38:	f003 fab1 	bl	800449e <HAL_I2CEx_ConfigDigitalFilter>
 8000f3c:	4603      	mov	r3, r0
 8000f3e:	2b00      	cmp	r3, #0
 8000f40:	d001      	beq.n	8000f46 <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 8000f42:	f000 fdb7 	bl	8001ab4 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8000f46:	bf00      	nop
 8000f48:	bd80      	pop	{r7, pc}
 8000f4a:	bf00      	nop
 8000f4c:	20000230 	.word	0x20000230
 8000f50:	40005400 	.word	0x40005400
 8000f54:	307075b1 	.word	0x307075b1

08000f58 <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8000f58:	b580      	push	{r7, lr}
 8000f5a:	b08c      	sub	sp, #48	; 0x30
 8000f5c:	af00      	add	r7, sp, #0
 8000f5e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000f60:	f107 031c 	add.w	r3, r7, #28
 8000f64:	2200      	movs	r2, #0
 8000f66:	601a      	str	r2, [r3, #0]
 8000f68:	605a      	str	r2, [r3, #4]
 8000f6a:	609a      	str	r2, [r3, #8]
 8000f6c:	60da      	str	r2, [r3, #12]
 8000f6e:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 8000f70:	687b      	ldr	r3, [r7, #4]
 8000f72:	681b      	ldr	r3, [r3, #0]
 8000f74:	4a2f      	ldr	r2, [pc, #188]	; (8001034 <HAL_I2C_MspInit+0xdc>)
 8000f76:	4293      	cmp	r3, r2
 8000f78:	d129      	bne.n	8000fce <HAL_I2C_MspInit+0x76>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000f7a:	4b2f      	ldr	r3, [pc, #188]	; (8001038 <HAL_I2C_MspInit+0xe0>)
 8000f7c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000f7e:	4a2e      	ldr	r2, [pc, #184]	; (8001038 <HAL_I2C_MspInit+0xe0>)
 8000f80:	f043 0302 	orr.w	r3, r3, #2
 8000f84:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000f86:	4b2c      	ldr	r3, [pc, #176]	; (8001038 <HAL_I2C_MspInit+0xe0>)
 8000f88:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000f8a:	f003 0302 	and.w	r3, r3, #2
 8000f8e:	61bb      	str	r3, [r7, #24]
 8000f90:	69bb      	ldr	r3, [r7, #24]
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = ARD_D15_Pin|ARD_D14_Pin;
 8000f92:	f44f 7340 	mov.w	r3, #768	; 0x300
 8000f96:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8000f98:	2312      	movs	r3, #18
 8000f9a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000f9c:	2301      	movs	r3, #1
 8000f9e:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000fa0:	2303      	movs	r3, #3
 8000fa2:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8000fa4:	2304      	movs	r3, #4
 8000fa6:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000fa8:	f107 031c 	add.w	r3, r7, #28
 8000fac:	4619      	mov	r1, r3
 8000fae:	4823      	ldr	r0, [pc, #140]	; (800103c <HAL_I2C_MspInit+0xe4>)
 8000fb0:	f002 fb84 	bl	80036bc <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8000fb4:	4b20      	ldr	r3, [pc, #128]	; (8001038 <HAL_I2C_MspInit+0xe0>)
 8000fb6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000fb8:	4a1f      	ldr	r2, [pc, #124]	; (8001038 <HAL_I2C_MspInit+0xe0>)
 8000fba:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8000fbe:	6593      	str	r3, [r2, #88]	; 0x58
 8000fc0:	4b1d      	ldr	r3, [pc, #116]	; (8001038 <HAL_I2C_MspInit+0xe0>)
 8000fc2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000fc4:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8000fc8:	617b      	str	r3, [r7, #20]
 8000fca:	697b      	ldr	r3, [r7, #20]
  /* USER CODE BEGIN I2C2_MspInit 1 */

  /* USER CODE END I2C2_MspInit 1 */
  }

}
 8000fcc:	e02d      	b.n	800102a <HAL_I2C_MspInit+0xd2>
  else if(hi2c->Instance==I2C2)
 8000fce:	687b      	ldr	r3, [r7, #4]
 8000fd0:	681b      	ldr	r3, [r3, #0]
 8000fd2:	4a1b      	ldr	r2, [pc, #108]	; (8001040 <HAL_I2C_MspInit+0xe8>)
 8000fd4:	4293      	cmp	r3, r2
 8000fd6:	d128      	bne.n	800102a <HAL_I2C_MspInit+0xd2>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000fd8:	4b17      	ldr	r3, [pc, #92]	; (8001038 <HAL_I2C_MspInit+0xe0>)
 8000fda:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000fdc:	4a16      	ldr	r2, [pc, #88]	; (8001038 <HAL_I2C_MspInit+0xe0>)
 8000fde:	f043 0302 	orr.w	r3, r3, #2
 8000fe2:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000fe4:	4b14      	ldr	r3, [pc, #80]	; (8001038 <HAL_I2C_MspInit+0xe0>)
 8000fe6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000fe8:	f003 0302 	and.w	r3, r3, #2
 8000fec:	613b      	str	r3, [r7, #16]
 8000fee:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = INTERNAL_I2C2_SCL_Pin|INTERNAL_I2C2_SDA_Pin;
 8000ff0:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 8000ff4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8000ff6:	2312      	movs	r3, #18
 8000ff8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000ffa:	2301      	movs	r3, #1
 8000ffc:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000ffe:	2303      	movs	r3, #3
 8001000:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 8001002:	2304      	movs	r3, #4
 8001004:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001006:	f107 031c 	add.w	r3, r7, #28
 800100a:	4619      	mov	r1, r3
 800100c:	480b      	ldr	r0, [pc, #44]	; (800103c <HAL_I2C_MspInit+0xe4>)
 800100e:	f002 fb55 	bl	80036bc <HAL_GPIO_Init>
    __HAL_RCC_I2C2_CLK_ENABLE();
 8001012:	4b09      	ldr	r3, [pc, #36]	; (8001038 <HAL_I2C_MspInit+0xe0>)
 8001014:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001016:	4a08      	ldr	r2, [pc, #32]	; (8001038 <HAL_I2C_MspInit+0xe0>)
 8001018:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 800101c:	6593      	str	r3, [r2, #88]	; 0x58
 800101e:	4b06      	ldr	r3, [pc, #24]	; (8001038 <HAL_I2C_MspInit+0xe0>)
 8001020:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001022:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001026:	60fb      	str	r3, [r7, #12]
 8001028:	68fb      	ldr	r3, [r7, #12]
}
 800102a:	bf00      	nop
 800102c:	3730      	adds	r7, #48	; 0x30
 800102e:	46bd      	mov	sp, r7
 8001030:	bd80      	pop	{r7, pc}
 8001032:	bf00      	nop
 8001034:	40005400 	.word	0x40005400
 8001038:	40021000 	.word	0x40021000
 800103c:	48000400 	.word	0x48000400
 8001040:	40005800 	.word	0x40005800

08001044 <__io_putchar>:
#else
 #define PUTCHAR_PROTOTYPE int fputc(int ch, FILE *f)
#endif

PUTCHAR_PROTOTYPE
{
 8001044:	b580      	push	{r7, lr}
 8001046:	b082      	sub	sp, #8
 8001048:	af00      	add	r7, sp, #0
 800104a:	6078      	str	r0, [r7, #4]
 HAL_UART_Transmit(&huart1, (uint8_t *)&ch, 1, 1);
 800104c:	1d39      	adds	r1, r7, #4
 800104e:	2301      	movs	r3, #1
 8001050:	2201      	movs	r2, #1
 8001052:	4804      	ldr	r0, [pc, #16]	; (8001064 <__io_putchar+0x20>)
 8001054:	f005 fd1b 	bl	8006a8e <HAL_UART_Transmit>
 return ch;
 8001058:	687b      	ldr	r3, [r7, #4]
}
 800105a:	4618      	mov	r0, r3
 800105c:	3708      	adds	r7, #8
 800105e:	46bd      	mov	sp, r7
 8001060:	bd80      	pop	{r7, pc}
 8001062:	bf00      	nop
 8001064:	200004cc 	.word	0x200004cc

08001068 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001068:	b590      	push	{r4, r7, lr}
 800106a:	b087      	sub	sp, #28
 800106c:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800106e:	f001 f98c 	bl	800238a <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001072:	f000 f847 	bl	8001104 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001076:	f000 fbdd 	bl	8001834 <MX_GPIO_Init>
  MX_ADC1_Init();
 800107a:	f000 f8f3 	bl	8001264 <MX_ADC1_Init>
  MX_DFSDM1_Init();
 800107e:	f000 f955 	bl	800132c <MX_DFSDM1_Init>
  MX_I2C1_Init();
 8001082:	f7ff ff29 	bl	8000ed8 <MX_I2C1_Init>
  MX_I2C2_Init();
 8001086:	f000 f989 	bl	800139c <MX_I2C2_Init>
  MX_OCTOSPI1_Init();
 800108a:	f000 f9c7 	bl	800141c <MX_OCTOSPI1_Init>
  MX_SPI1_Init();
 800108e:	f000 fa1b 	bl	80014c8 <MX_SPI1_Init>
  MX_SPI3_Init();
 8001092:	f000 fa57 	bl	8001544 <MX_SPI3_Init>
  MX_UART4_Init();
 8001096:	f000 fa93 	bl	80015c0 <MX_UART4_Init>
  MX_USART1_UART_Init();
 800109a:	f000 fadd 	bl	8001658 <MX_USART1_UART_Init>
  MX_USART2_UART_Init();
 800109e:	f000 fb27 	bl	80016f0 <MX_USART2_UART_Init>
  MX_USART3_UART_Init();
 80010a2:	f000 fb73 	bl	800178c <MX_USART3_UART_Init>
  MX_USB_OTG_FS_USB_Init();
 80010a6:	f000 fbbd 	bl	8001824 <MX_USB_OTG_FS_USB_Init>
  /* USER CODE BEGIN 2 */
  while (MPU6050_Init(&hi2c1) == 1);
 80010aa:	bf00      	nop
 80010ac:	4812      	ldr	r0, [pc, #72]	; (80010f8 <main+0x90>)
 80010ae:	f000 fd05 	bl	8001abc <MPU6050_Init>
 80010b2:	4603      	mov	r3, r0
 80010b4:	2b01      	cmp	r3, #1
 80010b6:	d0f9      	beq.n	80010ac <main+0x44>
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
    /* USER CODE END WHILE */
	MPU6050_Read_Accel(&hi2c1, &MPU6050);
 80010b8:	4910      	ldr	r1, [pc, #64]	; (80010fc <main+0x94>)
 80010ba:	480f      	ldr	r0, [pc, #60]	; (80010f8 <main+0x90>)
 80010bc:	f000 fd58 	bl	8001b70 <MPU6050_Read_Accel>
	ax=MPU6050.Ax;
 80010c0:	4b0e      	ldr	r3, [pc, #56]	; (80010fc <main+0x94>)
 80010c2:	e9d3 3402 	ldrd	r3, r4, [r3, #8]
 80010c6:	e9c7 3404 	strd	r3, r4, [r7, #16]
	ay=MPU6050.Ay;
 80010ca:	4b0c      	ldr	r3, [pc, #48]	; (80010fc <main+0x94>)
 80010cc:	e9d3 3404 	ldrd	r3, r4, [r3, #16]
 80010d0:	e9c7 3402 	strd	r3, r4, [r7, #8]
	az=MPU6050.Az;
 80010d4:	4b09      	ldr	r3, [pc, #36]	; (80010fc <main+0x94>)
 80010d6:	e9d3 3406 	ldrd	r3, r4, [r3, #24]
 80010da:	e9c7 3400 	strd	r3, r4, [r7]
	printf("x: %.3f   y: %.3f   z: %3f\n",&ax,&ay,&az);
 80010de:	463b      	mov	r3, r7
 80010e0:	f107 0208 	add.w	r2, r7, #8
 80010e4:	f107 0110 	add.w	r1, r7, #16
 80010e8:	4805      	ldr	r0, [pc, #20]	; (8001100 <main+0x98>)
 80010ea:	f006 ff4f 	bl	8007f8c <iprintf>
	HAL_Delay(1000);
 80010ee:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80010f2:	f001 f9bf 	bl	8002474 <HAL_Delay>
  {
 80010f6:	e7df      	b.n	80010b8 <main+0x50>
 80010f8:	20000230 	.word	0x20000230
 80010fc:	200003a8 	.word	0x200003a8
 8001100:	08009d40 	.word	0x08009d40

08001104 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001104:	b580      	push	{r7, lr}
 8001106:	b0bc      	sub	sp, #240	; 0xf0
 8001108:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800110a:	f107 03ac 	add.w	r3, r7, #172	; 0xac
 800110e:	2244      	movs	r2, #68	; 0x44
 8001110:	2100      	movs	r1, #0
 8001112:	4618      	mov	r0, r3
 8001114:	f006 fad6 	bl	80076c4 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001118:	f107 0398 	add.w	r3, r7, #152	; 0x98
 800111c:	2200      	movs	r2, #0
 800111e:	601a      	str	r2, [r3, #0]
 8001120:	605a      	str	r2, [r3, #4]
 8001122:	609a      	str	r2, [r3, #8]
 8001124:	60da      	str	r2, [r3, #12]
 8001126:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001128:	1d3b      	adds	r3, r7, #4
 800112a:	2294      	movs	r2, #148	; 0x94
 800112c:	2100      	movs	r1, #0
 800112e:	4618      	mov	r0, r3
 8001130:	f006 fac8 	bl	80076c4 <memset>

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1_BOOST) != HAL_OK)
 8001134:	2000      	movs	r0, #0
 8001136:	f003 ff25 	bl	8004f84 <HAL_PWREx_ControlVoltageScaling>
 800113a:	4603      	mov	r3, r0
 800113c:	2b00      	cmp	r3, #0
 800113e:	d001      	beq.n	8001144 <SystemClock_Config+0x40>
  {
    Error_Handler();
 8001140:	f000 fcb8 	bl	8001ab4 <Error_Handler>
  }
  /** Configure LSE Drive Capability
  */
  HAL_PWR_EnableBkUpAccess();
 8001144:	f003 feee 	bl	8004f24 <HAL_PWR_EnableBkUpAccess>
  __HAL_RCC_LSEDRIVE_CONFIG(RCC_LSEDRIVE_LOW);
 8001148:	4b44      	ldr	r3, [pc, #272]	; (800125c <SystemClock_Config+0x158>)
 800114a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800114e:	4a43      	ldr	r2, [pc, #268]	; (800125c <SystemClock_Config+0x158>)
 8001150:	f023 0318 	bic.w	r3, r3, #24
 8001154:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_LSE|RCC_OSCILLATORTYPE_MSI;
 8001158:	2314      	movs	r3, #20
 800115a:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
  RCC_OscInitStruct.LSEState = RCC_LSE_ON;
 800115e:	2301      	movs	r3, #1
 8001160:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 8001164:	2301      	movs	r3, #1
 8001166:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
  RCC_OscInitStruct.MSICalibrationValue = 0;
 800116a:	2300      	movs	r3, #0
 800116c:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_6;
 8001170:	2360      	movs	r3, #96	; 0x60
 8001172:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001176:	2302      	movs	r3, #2
 8001178:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_MSI;
 800117c:	2301      	movs	r3, #1
 800117e:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  RCC_OscInitStruct.PLL.PLLM = 1;
 8001182:	2301      	movs	r3, #1
 8001184:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
  RCC_OscInitStruct.PLL.PLLN = 60;
 8001188:	233c      	movs	r3, #60	; 0x3c
 800118a:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 800118e:	2302      	movs	r3, #2
 8001190:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 8001194:	2302      	movs	r3, #2
 8001196:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 800119a:	2302      	movs	r3, #2
 800119c:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80011a0:	f107 03ac 	add.w	r3, r7, #172	; 0xac
 80011a4:	4618      	mov	r0, r3
 80011a6:	f003 ff91 	bl	80050cc <HAL_RCC_OscConfig>
 80011aa:	4603      	mov	r3, r0
 80011ac:	2b00      	cmp	r3, #0
 80011ae:	d001      	beq.n	80011b4 <SystemClock_Config+0xb0>
  {
    Error_Handler();
 80011b0:	f000 fc80 	bl	8001ab4 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80011b4:	230f      	movs	r3, #15
 80011b6:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80011ba:	2303      	movs	r3, #3
 80011bc:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80011c0:	2300      	movs	r3, #0
 80011c2:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80011c6:	2300      	movs	r3, #0
 80011c8:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80011cc:	2300      	movs	r3, #0
 80011ce:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 80011d2:	f107 0398 	add.w	r3, r7, #152	; 0x98
 80011d6:	2105      	movs	r1, #5
 80011d8:	4618      	mov	r0, r3
 80011da:	f004 fb9d 	bl	8005918 <HAL_RCC_ClockConfig>
 80011de:	4603      	mov	r3, r0
 80011e0:	2b00      	cmp	r3, #0
 80011e2:	d001      	beq.n	80011e8 <SystemClock_Config+0xe4>
  {
    Error_Handler();
 80011e4:	f000 fc66 	bl	8001ab4 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1|RCC_PERIPHCLK_USART2
 80011e8:	4b1d      	ldr	r3, [pc, #116]	; (8001260 <SystemClock_Config+0x15c>)
 80011ea:	607b      	str	r3, [r7, #4]
                              |RCC_PERIPHCLK_USART3|RCC_PERIPHCLK_UART4
                              |RCC_PERIPHCLK_I2C1|RCC_PERIPHCLK_I2C2
                              |RCC_PERIPHCLK_DFSDM1|RCC_PERIPHCLK_USB
                              |RCC_PERIPHCLK_ADC|RCC_PERIPHCLK_OSPI;
  PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 80011ec:	2300      	movs	r3, #0
 80011ee:	643b      	str	r3, [r7, #64]	; 0x40
  PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 80011f0:	2300      	movs	r3, #0
 80011f2:	647b      	str	r3, [r7, #68]	; 0x44
  PeriphClkInit.Usart3ClockSelection = RCC_USART3CLKSOURCE_PCLK1;
 80011f4:	2300      	movs	r3, #0
 80011f6:	64bb      	str	r3, [r7, #72]	; 0x48
  PeriphClkInit.Uart4ClockSelection = RCC_UART4CLKSOURCE_PCLK1;
 80011f8:	2300      	movs	r3, #0
 80011fa:	64fb      	str	r3, [r7, #76]	; 0x4c
  PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 80011fc:	2300      	movs	r3, #0
 80011fe:	65bb      	str	r3, [r7, #88]	; 0x58
  PeriphClkInit.I2c2ClockSelection = RCC_I2C2CLKSOURCE_PCLK1;
 8001200:	2300      	movs	r3, #0
 8001202:	65fb      	str	r3, [r7, #92]	; 0x5c
  PeriphClkInit.AdcClockSelection = RCC_ADCCLKSOURCE_PLLSAI1;
 8001204:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 8001208:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
  PeriphClkInit.Dfsdm1ClockSelection = RCC_DFSDM1CLKSOURCE_PCLK;
 800120c:	2300      	movs	r3, #0
 800120e:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
  PeriphClkInit.OspiClockSelection = RCC_OSPICLKSOURCE_SYSCLK;
 8001212:	2300      	movs	r3, #0
 8001214:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
  PeriphClkInit.UsbClockSelection = RCC_USBCLKSOURCE_PLLSAI1;
 8001218:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
 800121c:	67bb      	str	r3, [r7, #120]	; 0x78
  PeriphClkInit.PLLSAI1.PLLSAI1Source = RCC_PLLSOURCE_MSI;
 800121e:	2301      	movs	r3, #1
 8001220:	60bb      	str	r3, [r7, #8]
  PeriphClkInit.PLLSAI1.PLLSAI1M = 1;
 8001222:	2301      	movs	r3, #1
 8001224:	60fb      	str	r3, [r7, #12]
  PeriphClkInit.PLLSAI1.PLLSAI1N = 24;
 8001226:	2318      	movs	r3, #24
 8001228:	613b      	str	r3, [r7, #16]
  PeriphClkInit.PLLSAI1.PLLSAI1P = RCC_PLLP_DIV2;
 800122a:	2302      	movs	r3, #2
 800122c:	617b      	str	r3, [r7, #20]
  PeriphClkInit.PLLSAI1.PLLSAI1Q = RCC_PLLQ_DIV2;
 800122e:	2302      	movs	r3, #2
 8001230:	61bb      	str	r3, [r7, #24]
  PeriphClkInit.PLLSAI1.PLLSAI1R = RCC_PLLR_DIV2;
 8001232:	2302      	movs	r3, #2
 8001234:	61fb      	str	r3, [r7, #28]
  PeriphClkInit.PLLSAI1.PLLSAI1ClockOut = RCC_PLLSAI1_48M2CLK|RCC_PLLSAI1_ADC1CLK;
 8001236:	f04f 7388 	mov.w	r3, #17825792	; 0x1100000
 800123a:	623b      	str	r3, [r7, #32]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800123c:	1d3b      	adds	r3, r7, #4
 800123e:	4618      	mov	r0, r3
 8001240:	f004 fe1a 	bl	8005e78 <HAL_RCCEx_PeriphCLKConfig>
 8001244:	4603      	mov	r3, r0
 8001246:	2b00      	cmp	r3, #0
 8001248:	d001      	beq.n	800124e <SystemClock_Config+0x14a>
  {
    Error_Handler();
 800124a:	f000 fc33 	bl	8001ab4 <Error_Handler>
  }
  /** Enable MSI Auto calibration
  */
  HAL_RCCEx_EnableMSIPLLMode();
 800124e:	f005 f93b 	bl	80064c8 <HAL_RCCEx_EnableMSIPLLMode>
}
 8001252:	bf00      	nop
 8001254:	37f0      	adds	r7, #240	; 0xf0
 8001256:	46bd      	mov	sp, r7
 8001258:	bd80      	pop	{r7, pc}
 800125a:	bf00      	nop
 800125c:	40021000 	.word	0x40021000
 8001260:	010160cf 	.word	0x010160cf

08001264 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8001264:	b580      	push	{r7, lr}
 8001266:	b086      	sub	sp, #24
 8001268:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 800126a:	463b      	mov	r3, r7
 800126c:	2200      	movs	r2, #0
 800126e:	601a      	str	r2, [r3, #0]
 8001270:	605a      	str	r2, [r3, #4]
 8001272:	609a      	str	r2, [r3, #8]
 8001274:	60da      	str	r2, [r3, #12]
 8001276:	611a      	str	r2, [r3, #16]
 8001278:	615a      	str	r2, [r3, #20]
  /* USER CODE BEGIN ADC1_Init 1 */

  /* USER CODE END ADC1_Init 1 */
  /** Common config
  */
  hadc1.Instance = ADC1;
 800127a:	4b29      	ldr	r3, [pc, #164]	; (8001320 <MX_ADC1_Init+0xbc>)
 800127c:	4a29      	ldr	r2, [pc, #164]	; (8001324 <MX_ADC1_Init+0xc0>)
 800127e:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
 8001280:	4b27      	ldr	r3, [pc, #156]	; (8001320 <MX_ADC1_Init+0xbc>)
 8001282:	2200      	movs	r2, #0
 8001284:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8001286:	4b26      	ldr	r3, [pc, #152]	; (8001320 <MX_ADC1_Init+0xbc>)
 8001288:	2200      	movs	r2, #0
 800128a:	609a      	str	r2, [r3, #8]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 800128c:	4b24      	ldr	r3, [pc, #144]	; (8001320 <MX_ADC1_Init+0xbc>)
 800128e:	2200      	movs	r2, #0
 8001290:	60da      	str	r2, [r3, #12]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8001292:	4b23      	ldr	r3, [pc, #140]	; (8001320 <MX_ADC1_Init+0xbc>)
 8001294:	2200      	movs	r2, #0
 8001296:	611a      	str	r2, [r3, #16]
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8001298:	4b21      	ldr	r3, [pc, #132]	; (8001320 <MX_ADC1_Init+0xbc>)
 800129a:	2204      	movs	r2, #4
 800129c:	615a      	str	r2, [r3, #20]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 800129e:	4b20      	ldr	r3, [pc, #128]	; (8001320 <MX_ADC1_Init+0xbc>)
 80012a0:	2200      	movs	r2, #0
 80012a2:	761a      	strb	r2, [r3, #24]
  hadc1.Init.ContinuousConvMode = DISABLE;
 80012a4:	4b1e      	ldr	r3, [pc, #120]	; (8001320 <MX_ADC1_Init+0xbc>)
 80012a6:	2200      	movs	r2, #0
 80012a8:	765a      	strb	r2, [r3, #25]
  hadc1.Init.NbrOfConversion = 1;
 80012aa:	4b1d      	ldr	r3, [pc, #116]	; (8001320 <MX_ADC1_Init+0xbc>)
 80012ac:	2201      	movs	r2, #1
 80012ae:	61da      	str	r2, [r3, #28]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 80012b0:	4b1b      	ldr	r3, [pc, #108]	; (8001320 <MX_ADC1_Init+0xbc>)
 80012b2:	2200      	movs	r2, #0
 80012b4:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 80012b8:	4b19      	ldr	r3, [pc, #100]	; (8001320 <MX_ADC1_Init+0xbc>)
 80012ba:	2200      	movs	r2, #0
 80012bc:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 80012be:	4b18      	ldr	r3, [pc, #96]	; (8001320 <MX_ADC1_Init+0xbc>)
 80012c0:	2200      	movs	r2, #0
 80012c2:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.DMAContinuousRequests = DISABLE;
 80012c4:	4b16      	ldr	r3, [pc, #88]	; (8001320 <MX_ADC1_Init+0xbc>)
 80012c6:	2200      	movs	r2, #0
 80012c8:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 80012cc:	4b14      	ldr	r3, [pc, #80]	; (8001320 <MX_ADC1_Init+0xbc>)
 80012ce:	2200      	movs	r2, #0
 80012d0:	635a      	str	r2, [r3, #52]	; 0x34
  hadc1.Init.OversamplingMode = DISABLE;
 80012d2:	4b13      	ldr	r3, [pc, #76]	; (8001320 <MX_ADC1_Init+0xbc>)
 80012d4:	2200      	movs	r2, #0
 80012d6:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 80012da:	4811      	ldr	r0, [pc, #68]	; (8001320 <MX_ADC1_Init+0xbc>)
 80012dc:	f001 fa8c 	bl	80027f8 <HAL_ADC_Init>
 80012e0:	4603      	mov	r3, r0
 80012e2:	2b00      	cmp	r3, #0
 80012e4:	d001      	beq.n	80012ea <MX_ADC1_Init+0x86>
  {
    Error_Handler();
 80012e6:	f000 fbe5 	bl	8001ab4 <Error_Handler>
  }
  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_1;
 80012ea:	4b0f      	ldr	r3, [pc, #60]	; (8001328 <MX_ADC1_Init+0xc4>)
 80012ec:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 80012ee:	2306      	movs	r3, #6
 80012f0:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_2CYCLES_5;
 80012f2:	2300      	movs	r3, #0
 80012f4:	60bb      	str	r3, [r7, #8]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 80012f6:	237f      	movs	r3, #127	; 0x7f
 80012f8:	60fb      	str	r3, [r7, #12]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 80012fa:	2304      	movs	r3, #4
 80012fc:	613b      	str	r3, [r7, #16]
  sConfig.Offset = 0;
 80012fe:	2300      	movs	r3, #0
 8001300:	617b      	str	r3, [r7, #20]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001302:	463b      	mov	r3, r7
 8001304:	4619      	mov	r1, r3
 8001306:	4806      	ldr	r0, [pc, #24]	; (8001320 <MX_ADC1_Init+0xbc>)
 8001308:	f001 fbc0 	bl	8002a8c <HAL_ADC_ConfigChannel>
 800130c:	4603      	mov	r3, r0
 800130e:	2b00      	cmp	r3, #0
 8001310:	d001      	beq.n	8001316 <MX_ADC1_Init+0xb2>
  {
    Error_Handler();
 8001312:	f000 fbcf 	bl	8001ab4 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8001316:	bf00      	nop
 8001318:	3718      	adds	r7, #24
 800131a:	46bd      	mov	sp, r7
 800131c:	bd80      	pop	{r7, pc}
 800131e:	bf00      	nop
 8001320:	20000464 	.word	0x20000464
 8001324:	50040000 	.word	0x50040000
 8001328:	04300002 	.word	0x04300002

0800132c <MX_DFSDM1_Init>:
  * @brief DFSDM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_DFSDM1_Init(void)
{
 800132c:	b580      	push	{r7, lr}
 800132e:	af00      	add	r7, sp, #0
  /* USER CODE END DFSDM1_Init 0 */

  /* USER CODE BEGIN DFSDM1_Init 1 */

  /* USER CODE END DFSDM1_Init 1 */
  hdfsdm1_channel2.Instance = DFSDM1_Channel2;
 8001330:	4b18      	ldr	r3, [pc, #96]	; (8001394 <MX_DFSDM1_Init+0x68>)
 8001332:	4a19      	ldr	r2, [pc, #100]	; (8001398 <MX_DFSDM1_Init+0x6c>)
 8001334:	601a      	str	r2, [r3, #0]
  hdfsdm1_channel2.Init.OutputClock.Activation = ENABLE;
 8001336:	4b17      	ldr	r3, [pc, #92]	; (8001394 <MX_DFSDM1_Init+0x68>)
 8001338:	2201      	movs	r2, #1
 800133a:	711a      	strb	r2, [r3, #4]
  hdfsdm1_channel2.Init.OutputClock.Selection = DFSDM_CHANNEL_OUTPUT_CLOCK_SYSTEM;
 800133c:	4b15      	ldr	r3, [pc, #84]	; (8001394 <MX_DFSDM1_Init+0x68>)
 800133e:	2200      	movs	r2, #0
 8001340:	609a      	str	r2, [r3, #8]
  hdfsdm1_channel2.Init.OutputClock.Divider = 2;
 8001342:	4b14      	ldr	r3, [pc, #80]	; (8001394 <MX_DFSDM1_Init+0x68>)
 8001344:	2202      	movs	r2, #2
 8001346:	60da      	str	r2, [r3, #12]
  hdfsdm1_channel2.Init.Input.Multiplexer = DFSDM_CHANNEL_EXTERNAL_INPUTS;
 8001348:	4b12      	ldr	r3, [pc, #72]	; (8001394 <MX_DFSDM1_Init+0x68>)
 800134a:	2200      	movs	r2, #0
 800134c:	611a      	str	r2, [r3, #16]
  hdfsdm1_channel2.Init.Input.DataPacking = DFSDM_CHANNEL_STANDARD_MODE;
 800134e:	4b11      	ldr	r3, [pc, #68]	; (8001394 <MX_DFSDM1_Init+0x68>)
 8001350:	2200      	movs	r2, #0
 8001352:	615a      	str	r2, [r3, #20]
  hdfsdm1_channel2.Init.Input.Pins = DFSDM_CHANNEL_SAME_CHANNEL_PINS;
 8001354:	4b0f      	ldr	r3, [pc, #60]	; (8001394 <MX_DFSDM1_Init+0x68>)
 8001356:	2200      	movs	r2, #0
 8001358:	619a      	str	r2, [r3, #24]
  hdfsdm1_channel2.Init.SerialInterface.Type = DFSDM_CHANNEL_SPI_RISING;
 800135a:	4b0e      	ldr	r3, [pc, #56]	; (8001394 <MX_DFSDM1_Init+0x68>)
 800135c:	2200      	movs	r2, #0
 800135e:	61da      	str	r2, [r3, #28]
  hdfsdm1_channel2.Init.SerialInterface.SpiClock = DFSDM_CHANNEL_SPI_CLOCK_INTERNAL;
 8001360:	4b0c      	ldr	r3, [pc, #48]	; (8001394 <MX_DFSDM1_Init+0x68>)
 8001362:	2204      	movs	r2, #4
 8001364:	621a      	str	r2, [r3, #32]
  hdfsdm1_channel2.Init.Awd.FilterOrder = DFSDM_CHANNEL_FASTSINC_ORDER;
 8001366:	4b0b      	ldr	r3, [pc, #44]	; (8001394 <MX_DFSDM1_Init+0x68>)
 8001368:	2200      	movs	r2, #0
 800136a:	625a      	str	r2, [r3, #36]	; 0x24
  hdfsdm1_channel2.Init.Awd.Oversampling = 1;
 800136c:	4b09      	ldr	r3, [pc, #36]	; (8001394 <MX_DFSDM1_Init+0x68>)
 800136e:	2201      	movs	r2, #1
 8001370:	629a      	str	r2, [r3, #40]	; 0x28
  hdfsdm1_channel2.Init.Offset = 0;
 8001372:	4b08      	ldr	r3, [pc, #32]	; (8001394 <MX_DFSDM1_Init+0x68>)
 8001374:	2200      	movs	r2, #0
 8001376:	62da      	str	r2, [r3, #44]	; 0x2c
  hdfsdm1_channel2.Init.RightBitShift = 0x00;
 8001378:	4b06      	ldr	r3, [pc, #24]	; (8001394 <MX_DFSDM1_Init+0x68>)
 800137a:	2200      	movs	r2, #0
 800137c:	631a      	str	r2, [r3, #48]	; 0x30
  if (HAL_DFSDM_ChannelInit(&hdfsdm1_channel2) != HAL_OK)
 800137e:	4805      	ldr	r0, [pc, #20]	; (8001394 <MX_DFSDM1_Init+0x68>)
 8001380:	f002 f890 	bl	80034a4 <HAL_DFSDM_ChannelInit>
 8001384:	4603      	mov	r3, r0
 8001386:	2b00      	cmp	r3, #0
 8001388:	d001      	beq.n	800138e <MX_DFSDM1_Init+0x62>
  {
    Error_Handler();
 800138a:	f000 fb93 	bl	8001ab4 <Error_Handler>
  }
  /* USER CODE BEGIN DFSDM1_Init 2 */

  /* USER CODE END DFSDM1_Init 2 */

}
 800138e:	bf00      	nop
 8001390:	bd80      	pop	{r7, pc}
 8001392:	bf00      	nop
 8001394:	200006d4 	.word	0x200006d4
 8001398:	40016040 	.word	0x40016040

0800139c <MX_I2C2_Init>:
  * @brief I2C2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C2_Init(void)
{
 800139c:	b580      	push	{r7, lr}
 800139e:	af00      	add	r7, sp, #0
  /* USER CODE END I2C2_Init 0 */

  /* USER CODE BEGIN I2C2_Init 1 */

  /* USER CODE END I2C2_Init 1 */
  hi2c2.Instance = I2C2;
 80013a0:	4b1b      	ldr	r3, [pc, #108]	; (8001410 <MX_I2C2_Init+0x74>)
 80013a2:	4a1c      	ldr	r2, [pc, #112]	; (8001414 <MX_I2C2_Init+0x78>)
 80013a4:	601a      	str	r2, [r3, #0]
  hi2c2.Init.Timing = 0x307075B1;
 80013a6:	4b1a      	ldr	r3, [pc, #104]	; (8001410 <MX_I2C2_Init+0x74>)
 80013a8:	4a1b      	ldr	r2, [pc, #108]	; (8001418 <MX_I2C2_Init+0x7c>)
 80013aa:	605a      	str	r2, [r3, #4]
  hi2c2.Init.OwnAddress1 = 0;
 80013ac:	4b18      	ldr	r3, [pc, #96]	; (8001410 <MX_I2C2_Init+0x74>)
 80013ae:	2200      	movs	r2, #0
 80013b0:	609a      	str	r2, [r3, #8]
  hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80013b2:	4b17      	ldr	r3, [pc, #92]	; (8001410 <MX_I2C2_Init+0x74>)
 80013b4:	2201      	movs	r2, #1
 80013b6:	60da      	str	r2, [r3, #12]
  hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80013b8:	4b15      	ldr	r3, [pc, #84]	; (8001410 <MX_I2C2_Init+0x74>)
 80013ba:	2200      	movs	r2, #0
 80013bc:	611a      	str	r2, [r3, #16]
  hi2c2.Init.OwnAddress2 = 0;
 80013be:	4b14      	ldr	r3, [pc, #80]	; (8001410 <MX_I2C2_Init+0x74>)
 80013c0:	2200      	movs	r2, #0
 80013c2:	615a      	str	r2, [r3, #20]
  hi2c2.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 80013c4:	4b12      	ldr	r3, [pc, #72]	; (8001410 <MX_I2C2_Init+0x74>)
 80013c6:	2200      	movs	r2, #0
 80013c8:	619a      	str	r2, [r3, #24]
  hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80013ca:	4b11      	ldr	r3, [pc, #68]	; (8001410 <MX_I2C2_Init+0x74>)
 80013cc:	2200      	movs	r2, #0
 80013ce:	61da      	str	r2, [r3, #28]
  hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80013d0:	4b0f      	ldr	r3, [pc, #60]	; (8001410 <MX_I2C2_Init+0x74>)
 80013d2:	2200      	movs	r2, #0
 80013d4:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 80013d6:	480e      	ldr	r0, [pc, #56]	; (8001410 <MX_I2C2_Init+0x74>)
 80013d8:	f002 fb3d 	bl	8003a56 <HAL_I2C_Init>
 80013dc:	4603      	mov	r3, r0
 80013de:	2b00      	cmp	r3, #0
 80013e0:	d001      	beq.n	80013e6 <MX_I2C2_Init+0x4a>
  {
    Error_Handler();
 80013e2:	f000 fb67 	bl	8001ab4 <Error_Handler>
  }
  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c2, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 80013e6:	2100      	movs	r1, #0
 80013e8:	4809      	ldr	r0, [pc, #36]	; (8001410 <MX_I2C2_Init+0x74>)
 80013ea:	f003 f80d 	bl	8004408 <HAL_I2CEx_ConfigAnalogFilter>
 80013ee:	4603      	mov	r3, r0
 80013f0:	2b00      	cmp	r3, #0
 80013f2:	d001      	beq.n	80013f8 <MX_I2C2_Init+0x5c>
  {
    Error_Handler();
 80013f4:	f000 fb5e 	bl	8001ab4 <Error_Handler>
  }
  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c2, 0) != HAL_OK)
 80013f8:	2100      	movs	r1, #0
 80013fa:	4805      	ldr	r0, [pc, #20]	; (8001410 <MX_I2C2_Init+0x74>)
 80013fc:	f003 f84f 	bl	800449e <HAL_I2CEx_ConfigDigitalFilter>
 8001400:	4603      	mov	r3, r0
 8001402:	2b00      	cmp	r3, #0
 8001404:	d001      	beq.n	800140a <MX_I2C2_Init+0x6e>
  {
    Error_Handler();
 8001406:	f000 fb55 	bl	8001ab4 <Error_Handler>
  }
  /* USER CODE BEGIN I2C2_Init 2 */

  /* USER CODE END I2C2_Init 2 */

}
 800140a:	bf00      	nop
 800140c:	bd80      	pop	{r7, pc}
 800140e:	bf00      	nop
 8001410:	2000035c 	.word	0x2000035c
 8001414:	40005800 	.word	0x40005800
 8001418:	307075b1 	.word	0x307075b1

0800141c <MX_OCTOSPI1_Init>:
  * @brief OCTOSPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_OCTOSPI1_Init(void)
{
 800141c:	b580      	push	{r7, lr}
 800141e:	b086      	sub	sp, #24
 8001420:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN OCTOSPI1_Init 0 */

  /* USER CODE END OCTOSPI1_Init 0 */

  OSPIM_CfgTypeDef OSPIM_Cfg_Struct = {0};
 8001422:	1d3b      	adds	r3, r7, #4
 8001424:	2200      	movs	r2, #0
 8001426:	601a      	str	r2, [r3, #0]
 8001428:	605a      	str	r2, [r3, #4]
 800142a:	609a      	str	r2, [r3, #8]
 800142c:	60da      	str	r2, [r3, #12]
 800142e:	611a      	str	r2, [r3, #16]

  /* USER CODE BEGIN OCTOSPI1_Init 1 */

  /* USER CODE END OCTOSPI1_Init 1 */
  /* OCTOSPI1 parameter configuration*/
  hospi1.Instance = OCTOSPI1;
 8001430:	4b23      	ldr	r3, [pc, #140]	; (80014c0 <MX_OCTOSPI1_Init+0xa4>)
 8001432:	4a24      	ldr	r2, [pc, #144]	; (80014c4 <MX_OCTOSPI1_Init+0xa8>)
 8001434:	601a      	str	r2, [r3, #0]
  hospi1.Init.FifoThreshold = 1;
 8001436:	4b22      	ldr	r3, [pc, #136]	; (80014c0 <MX_OCTOSPI1_Init+0xa4>)
 8001438:	2201      	movs	r2, #1
 800143a:	605a      	str	r2, [r3, #4]
  hospi1.Init.DualQuad = HAL_OSPI_DUALQUAD_DISABLE;
 800143c:	4b20      	ldr	r3, [pc, #128]	; (80014c0 <MX_OCTOSPI1_Init+0xa4>)
 800143e:	2200      	movs	r2, #0
 8001440:	609a      	str	r2, [r3, #8]
  hospi1.Init.MemoryType = HAL_OSPI_MEMTYPE_MACRONIX;
 8001442:	4b1f      	ldr	r3, [pc, #124]	; (80014c0 <MX_OCTOSPI1_Init+0xa4>)
 8001444:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8001448:	60da      	str	r2, [r3, #12]
  hospi1.Init.DeviceSize = 32;
 800144a:	4b1d      	ldr	r3, [pc, #116]	; (80014c0 <MX_OCTOSPI1_Init+0xa4>)
 800144c:	2220      	movs	r2, #32
 800144e:	611a      	str	r2, [r3, #16]
  hospi1.Init.ChipSelectHighTime = 1;
 8001450:	4b1b      	ldr	r3, [pc, #108]	; (80014c0 <MX_OCTOSPI1_Init+0xa4>)
 8001452:	2201      	movs	r2, #1
 8001454:	615a      	str	r2, [r3, #20]
  hospi1.Init.FreeRunningClock = HAL_OSPI_FREERUNCLK_DISABLE;
 8001456:	4b1a      	ldr	r3, [pc, #104]	; (80014c0 <MX_OCTOSPI1_Init+0xa4>)
 8001458:	2200      	movs	r2, #0
 800145a:	619a      	str	r2, [r3, #24]
  hospi1.Init.ClockMode = HAL_OSPI_CLOCK_MODE_0;
 800145c:	4b18      	ldr	r3, [pc, #96]	; (80014c0 <MX_OCTOSPI1_Init+0xa4>)
 800145e:	2200      	movs	r2, #0
 8001460:	61da      	str	r2, [r3, #28]
  hospi1.Init.ClockPrescaler = 1;
 8001462:	4b17      	ldr	r3, [pc, #92]	; (80014c0 <MX_OCTOSPI1_Init+0xa4>)
 8001464:	2201      	movs	r2, #1
 8001466:	621a      	str	r2, [r3, #32]
  hospi1.Init.SampleShifting = HAL_OSPI_SAMPLE_SHIFTING_NONE;
 8001468:	4b15      	ldr	r3, [pc, #84]	; (80014c0 <MX_OCTOSPI1_Init+0xa4>)
 800146a:	2200      	movs	r2, #0
 800146c:	625a      	str	r2, [r3, #36]	; 0x24
  hospi1.Init.DelayHoldQuarterCycle = HAL_OSPI_DHQC_DISABLE;
 800146e:	4b14      	ldr	r3, [pc, #80]	; (80014c0 <MX_OCTOSPI1_Init+0xa4>)
 8001470:	2200      	movs	r2, #0
 8001472:	629a      	str	r2, [r3, #40]	; 0x28
  hospi1.Init.ChipSelectBoundary = 0;
 8001474:	4b12      	ldr	r3, [pc, #72]	; (80014c0 <MX_OCTOSPI1_Init+0xa4>)
 8001476:	2200      	movs	r2, #0
 8001478:	62da      	str	r2, [r3, #44]	; 0x2c
  hospi1.Init.DelayBlockBypass = HAL_OSPI_DELAY_BLOCK_BYPASSED;
 800147a:	4b11      	ldr	r3, [pc, #68]	; (80014c0 <MX_OCTOSPI1_Init+0xa4>)
 800147c:	2208      	movs	r2, #8
 800147e:	631a      	str	r2, [r3, #48]	; 0x30
  if (HAL_OSPI_Init(&hospi1) != HAL_OK)
 8001480:	480f      	ldr	r0, [pc, #60]	; (80014c0 <MX_OCTOSPI1_Init+0xa4>)
 8001482:	f003 f859 	bl	8004538 <HAL_OSPI_Init>
 8001486:	4603      	mov	r3, r0
 8001488:	2b00      	cmp	r3, #0
 800148a:	d001      	beq.n	8001490 <MX_OCTOSPI1_Init+0x74>
  {
    Error_Handler();
 800148c:	f000 fb12 	bl	8001ab4 <Error_Handler>
  }
  OSPIM_Cfg_Struct.ClkPort = 1;
 8001490:	2301      	movs	r3, #1
 8001492:	607b      	str	r3, [r7, #4]
  OSPIM_Cfg_Struct.NCSPort = 1;
 8001494:	2301      	movs	r3, #1
 8001496:	60fb      	str	r3, [r7, #12]
  OSPIM_Cfg_Struct.IOLowPort = HAL_OSPIM_IOPORT_1_LOW;
 8001498:	f04f 1301 	mov.w	r3, #65537	; 0x10001
 800149c:	613b      	str	r3, [r7, #16]
  if (HAL_OSPIM_Config(&hospi1, &OSPIM_Cfg_Struct, HAL_OSPI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 800149e:	1d3b      	adds	r3, r7, #4
 80014a0:	f241 3288 	movw	r2, #5000	; 0x1388
 80014a4:	4619      	mov	r1, r3
 80014a6:	4806      	ldr	r0, [pc, #24]	; (80014c0 <MX_OCTOSPI1_Init+0xa4>)
 80014a8:	f003 f900 	bl	80046ac <HAL_OSPIM_Config>
 80014ac:	4603      	mov	r3, r0
 80014ae:	2b00      	cmp	r3, #0
 80014b0:	d001      	beq.n	80014b6 <MX_OCTOSPI1_Init+0x9a>
  {
    Error_Handler();
 80014b2:	f000 faff 	bl	8001ab4 <Error_Handler>
  }
  /* USER CODE BEGIN OCTOSPI1_Init 2 */

  /* USER CODE END OCTOSPI1_Init 2 */

}
 80014b6:	bf00      	nop
 80014b8:	3718      	adds	r7, #24
 80014ba:	46bd      	mov	sp, r7
 80014bc:	bd80      	pop	{r7, pc}
 80014be:	bf00      	nop
 80014c0:	2000030c 	.word	0x2000030c
 80014c4:	a0001000 	.word	0xa0001000

080014c8 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 80014c8:	b580      	push	{r7, lr}
 80014ca:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 80014cc:	4b1b      	ldr	r3, [pc, #108]	; (800153c <MX_SPI1_Init+0x74>)
 80014ce:	4a1c      	ldr	r2, [pc, #112]	; (8001540 <MX_SPI1_Init+0x78>)
 80014d0:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 80014d2:	4b1a      	ldr	r3, [pc, #104]	; (800153c <MX_SPI1_Init+0x74>)
 80014d4:	f44f 7282 	mov.w	r2, #260	; 0x104
 80014d8:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 80014da:	4b18      	ldr	r3, [pc, #96]	; (800153c <MX_SPI1_Init+0x74>)
 80014dc:	2200      	movs	r2, #0
 80014de:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_4BIT;
 80014e0:	4b16      	ldr	r3, [pc, #88]	; (800153c <MX_SPI1_Init+0x74>)
 80014e2:	f44f 7240 	mov.w	r2, #768	; 0x300
 80014e6:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 80014e8:	4b14      	ldr	r3, [pc, #80]	; (800153c <MX_SPI1_Init+0x74>)
 80014ea:	2200      	movs	r2, #0
 80014ec:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 80014ee:	4b13      	ldr	r3, [pc, #76]	; (800153c <MX_SPI1_Init+0x74>)
 80014f0:	2200      	movs	r2, #0
 80014f2:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 80014f4:	4b11      	ldr	r3, [pc, #68]	; (800153c <MX_SPI1_Init+0x74>)
 80014f6:	f44f 7200 	mov.w	r2, #512	; 0x200
 80014fa:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_4;
 80014fc:	4b0f      	ldr	r3, [pc, #60]	; (800153c <MX_SPI1_Init+0x74>)
 80014fe:	2208      	movs	r2, #8
 8001500:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8001502:	4b0e      	ldr	r3, [pc, #56]	; (800153c <MX_SPI1_Init+0x74>)
 8001504:	2200      	movs	r2, #0
 8001506:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8001508:	4b0c      	ldr	r3, [pc, #48]	; (800153c <MX_SPI1_Init+0x74>)
 800150a:	2200      	movs	r2, #0
 800150c:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800150e:	4b0b      	ldr	r3, [pc, #44]	; (800153c <MX_SPI1_Init+0x74>)
 8001510:	2200      	movs	r2, #0
 8001512:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 7;
 8001514:	4b09      	ldr	r3, [pc, #36]	; (800153c <MX_SPI1_Init+0x74>)
 8001516:	2207      	movs	r2, #7
 8001518:	62da      	str	r2, [r3, #44]	; 0x2c
  hspi1.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 800151a:	4b08      	ldr	r3, [pc, #32]	; (800153c <MX_SPI1_Init+0x74>)
 800151c:	2200      	movs	r2, #0
 800151e:	631a      	str	r2, [r3, #48]	; 0x30
  hspi1.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8001520:	4b06      	ldr	r3, [pc, #24]	; (800153c <MX_SPI1_Init+0x74>)
 8001522:	2208      	movs	r2, #8
 8001524:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8001526:	4805      	ldr	r0, [pc, #20]	; (800153c <MX_SPI1_Init+0x74>)
 8001528:	f005 f9be 	bl	80068a8 <HAL_SPI_Init>
 800152c:	4603      	mov	r3, r0
 800152e:	2b00      	cmp	r3, #0
 8001530:	d001      	beq.n	8001536 <MX_SPI1_Init+0x6e>
  {
    Error_Handler();
 8001532:	f000 fabf 	bl	8001ab4 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8001536:	bf00      	nop
 8001538:	bd80      	pop	{r7, pc}
 800153a:	bf00      	nop
 800153c:	200005e4 	.word	0x200005e4
 8001540:	40013000 	.word	0x40013000

08001544 <MX_SPI3_Init>:
  * @brief SPI3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI3_Init(void)
{
 8001544:	b580      	push	{r7, lr}
 8001546:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI3_Init 1 */

  /* USER CODE END SPI3_Init 1 */
  /* SPI3 parameter configuration*/
  hspi3.Instance = SPI3;
 8001548:	4b1b      	ldr	r3, [pc, #108]	; (80015b8 <MX_SPI3_Init+0x74>)
 800154a:	4a1c      	ldr	r2, [pc, #112]	; (80015bc <MX_SPI3_Init+0x78>)
 800154c:	601a      	str	r2, [r3, #0]
  hspi3.Init.Mode = SPI_MODE_MASTER;
 800154e:	4b1a      	ldr	r3, [pc, #104]	; (80015b8 <MX_SPI3_Init+0x74>)
 8001550:	f44f 7282 	mov.w	r2, #260	; 0x104
 8001554:	605a      	str	r2, [r3, #4]
  hspi3.Init.Direction = SPI_DIRECTION_2LINES;
 8001556:	4b18      	ldr	r3, [pc, #96]	; (80015b8 <MX_SPI3_Init+0x74>)
 8001558:	2200      	movs	r2, #0
 800155a:	609a      	str	r2, [r3, #8]
  hspi3.Init.DataSize = SPI_DATASIZE_4BIT;
 800155c:	4b16      	ldr	r3, [pc, #88]	; (80015b8 <MX_SPI3_Init+0x74>)
 800155e:	f44f 7240 	mov.w	r2, #768	; 0x300
 8001562:	60da      	str	r2, [r3, #12]
  hspi3.Init.CLKPolarity = SPI_POLARITY_LOW;
 8001564:	4b14      	ldr	r3, [pc, #80]	; (80015b8 <MX_SPI3_Init+0x74>)
 8001566:	2200      	movs	r2, #0
 8001568:	611a      	str	r2, [r3, #16]
  hspi3.Init.CLKPhase = SPI_PHASE_1EDGE;
 800156a:	4b13      	ldr	r3, [pc, #76]	; (80015b8 <MX_SPI3_Init+0x74>)
 800156c:	2200      	movs	r2, #0
 800156e:	615a      	str	r2, [r3, #20]
  hspi3.Init.NSS = SPI_NSS_SOFT;
 8001570:	4b11      	ldr	r3, [pc, #68]	; (80015b8 <MX_SPI3_Init+0x74>)
 8001572:	f44f 7200 	mov.w	r2, #512	; 0x200
 8001576:	619a      	str	r2, [r3, #24]
  hspi3.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_4;
 8001578:	4b0f      	ldr	r3, [pc, #60]	; (80015b8 <MX_SPI3_Init+0x74>)
 800157a:	2208      	movs	r2, #8
 800157c:	61da      	str	r2, [r3, #28]
  hspi3.Init.FirstBit = SPI_FIRSTBIT_MSB;
 800157e:	4b0e      	ldr	r3, [pc, #56]	; (80015b8 <MX_SPI3_Init+0x74>)
 8001580:	2200      	movs	r2, #0
 8001582:	621a      	str	r2, [r3, #32]
  hspi3.Init.TIMode = SPI_TIMODE_DISABLE;
 8001584:	4b0c      	ldr	r3, [pc, #48]	; (80015b8 <MX_SPI3_Init+0x74>)
 8001586:	2200      	movs	r2, #0
 8001588:	625a      	str	r2, [r3, #36]	; 0x24
  hspi3.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800158a:	4b0b      	ldr	r3, [pc, #44]	; (80015b8 <MX_SPI3_Init+0x74>)
 800158c:	2200      	movs	r2, #0
 800158e:	629a      	str	r2, [r3, #40]	; 0x28
  hspi3.Init.CRCPolynomial = 7;
 8001590:	4b09      	ldr	r3, [pc, #36]	; (80015b8 <MX_SPI3_Init+0x74>)
 8001592:	2207      	movs	r2, #7
 8001594:	62da      	str	r2, [r3, #44]	; 0x2c
  hspi3.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 8001596:	4b08      	ldr	r3, [pc, #32]	; (80015b8 <MX_SPI3_Init+0x74>)
 8001598:	2200      	movs	r2, #0
 800159a:	631a      	str	r2, [r3, #48]	; 0x30
  hspi3.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 800159c:	4b06      	ldr	r3, [pc, #24]	; (80015b8 <MX_SPI3_Init+0x74>)
 800159e:	2208      	movs	r2, #8
 80015a0:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_SPI_Init(&hspi3) != HAL_OK)
 80015a2:	4805      	ldr	r0, [pc, #20]	; (80015b8 <MX_SPI3_Init+0x74>)
 80015a4:	f005 f980 	bl	80068a8 <HAL_SPI_Init>
 80015a8:	4603      	mov	r3, r0
 80015aa:	2b00      	cmp	r3, #0
 80015ac:	d001      	beq.n	80015b2 <MX_SPI3_Init+0x6e>
  {
    Error_Handler();
 80015ae:	f000 fa81 	bl	8001ab4 <Error_Handler>
  }
  /* USER CODE BEGIN SPI3_Init 2 */

  /* USER CODE END SPI3_Init 2 */

}
 80015b2:	bf00      	nop
 80015b4:	bd80      	pop	{r7, pc}
 80015b6:	bf00      	nop
 80015b8:	20000400 	.word	0x20000400
 80015bc:	40003c00 	.word	0x40003c00

080015c0 <MX_UART4_Init>:
  * @brief UART4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_UART4_Init(void)
{
 80015c0:	b580      	push	{r7, lr}
 80015c2:	af00      	add	r7, sp, #0
  /* USER CODE END UART4_Init 0 */

  /* USER CODE BEGIN UART4_Init 1 */

  /* USER CODE END UART4_Init 1 */
  huart4.Instance = UART4;
 80015c4:	4b22      	ldr	r3, [pc, #136]	; (8001650 <MX_UART4_Init+0x90>)
 80015c6:	4a23      	ldr	r2, [pc, #140]	; (8001654 <MX_UART4_Init+0x94>)
 80015c8:	601a      	str	r2, [r3, #0]
  huart4.Init.BaudRate = 115200;
 80015ca:	4b21      	ldr	r3, [pc, #132]	; (8001650 <MX_UART4_Init+0x90>)
 80015cc:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 80015d0:	605a      	str	r2, [r3, #4]
  huart4.Init.WordLength = UART_WORDLENGTH_8B;
 80015d2:	4b1f      	ldr	r3, [pc, #124]	; (8001650 <MX_UART4_Init+0x90>)
 80015d4:	2200      	movs	r2, #0
 80015d6:	609a      	str	r2, [r3, #8]
  huart4.Init.StopBits = UART_STOPBITS_1;
 80015d8:	4b1d      	ldr	r3, [pc, #116]	; (8001650 <MX_UART4_Init+0x90>)
 80015da:	2200      	movs	r2, #0
 80015dc:	60da      	str	r2, [r3, #12]
  huart4.Init.Parity = UART_PARITY_NONE;
 80015de:	4b1c      	ldr	r3, [pc, #112]	; (8001650 <MX_UART4_Init+0x90>)
 80015e0:	2200      	movs	r2, #0
 80015e2:	611a      	str	r2, [r3, #16]
  huart4.Init.Mode = UART_MODE_TX_RX;
 80015e4:	4b1a      	ldr	r3, [pc, #104]	; (8001650 <MX_UART4_Init+0x90>)
 80015e6:	220c      	movs	r2, #12
 80015e8:	615a      	str	r2, [r3, #20]
  huart4.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80015ea:	4b19      	ldr	r3, [pc, #100]	; (8001650 <MX_UART4_Init+0x90>)
 80015ec:	2200      	movs	r2, #0
 80015ee:	619a      	str	r2, [r3, #24]
  huart4.Init.OverSampling = UART_OVERSAMPLING_16;
 80015f0:	4b17      	ldr	r3, [pc, #92]	; (8001650 <MX_UART4_Init+0x90>)
 80015f2:	2200      	movs	r2, #0
 80015f4:	61da      	str	r2, [r3, #28]
  huart4.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80015f6:	4b16      	ldr	r3, [pc, #88]	; (8001650 <MX_UART4_Init+0x90>)
 80015f8:	2200      	movs	r2, #0
 80015fa:	621a      	str	r2, [r3, #32]
  huart4.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 80015fc:	4b14      	ldr	r3, [pc, #80]	; (8001650 <MX_UART4_Init+0x90>)
 80015fe:	2200      	movs	r2, #0
 8001600:	625a      	str	r2, [r3, #36]	; 0x24
  huart4.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001602:	4b13      	ldr	r3, [pc, #76]	; (8001650 <MX_UART4_Init+0x90>)
 8001604:	2200      	movs	r2, #0
 8001606:	629a      	str	r2, [r3, #40]	; 0x28
  if (HAL_UART_Init(&huart4) != HAL_OK)
 8001608:	4811      	ldr	r0, [pc, #68]	; (8001650 <MX_UART4_Init+0x90>)
 800160a:	f005 f9f0 	bl	80069ee <HAL_UART_Init>
 800160e:	4603      	mov	r3, r0
 8001610:	2b00      	cmp	r3, #0
 8001612:	d001      	beq.n	8001618 <MX_UART4_Init+0x58>
  {
    Error_Handler();
 8001614:	f000 fa4e 	bl	8001ab4 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart4, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8001618:	2100      	movs	r1, #0
 800161a:	480d      	ldr	r0, [pc, #52]	; (8001650 <MX_UART4_Init+0x90>)
 800161c:	f005 ff43 	bl	80074a6 <HAL_UARTEx_SetTxFifoThreshold>
 8001620:	4603      	mov	r3, r0
 8001622:	2b00      	cmp	r3, #0
 8001624:	d001      	beq.n	800162a <MX_UART4_Init+0x6a>
  {
    Error_Handler();
 8001626:	f000 fa45 	bl	8001ab4 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart4, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 800162a:	2100      	movs	r1, #0
 800162c:	4808      	ldr	r0, [pc, #32]	; (8001650 <MX_UART4_Init+0x90>)
 800162e:	f005 ff78 	bl	8007522 <HAL_UARTEx_SetRxFifoThreshold>
 8001632:	4603      	mov	r3, r0
 8001634:	2b00      	cmp	r3, #0
 8001636:	d001      	beq.n	800163c <MX_UART4_Init+0x7c>
  {
    Error_Handler();
 8001638:	f000 fa3c 	bl	8001ab4 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart4) != HAL_OK)
 800163c:	4804      	ldr	r0, [pc, #16]	; (8001650 <MX_UART4_Init+0x90>)
 800163e:	f005 fef9 	bl	8007434 <HAL_UARTEx_DisableFifoMode>
 8001642:	4603      	mov	r3, r0
 8001644:	2b00      	cmp	r3, #0
 8001646:	d001      	beq.n	800164c <MX_UART4_Init+0x8c>
  {
    Error_Handler();
 8001648:	f000 fa34 	bl	8001ab4 <Error_Handler>
  }
  /* USER CODE BEGIN UART4_Init 2 */

  /* USER CODE END UART4_Init 2 */

}
 800164c:	bf00      	nop
 800164e:	bd80      	pop	{r7, pc}
 8001650:	20000558 	.word	0x20000558
 8001654:	40004c00 	.word	0x40004c00

08001658 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8001658:	b580      	push	{r7, lr}
 800165a:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 800165c:	4b22      	ldr	r3, [pc, #136]	; (80016e8 <MX_USART1_UART_Init+0x90>)
 800165e:	4a23      	ldr	r2, [pc, #140]	; (80016ec <MX_USART1_UART_Init+0x94>)
 8001660:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8001662:	4b21      	ldr	r3, [pc, #132]	; (80016e8 <MX_USART1_UART_Init+0x90>)
 8001664:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8001668:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 800166a:	4b1f      	ldr	r3, [pc, #124]	; (80016e8 <MX_USART1_UART_Init+0x90>)
 800166c:	2200      	movs	r2, #0
 800166e:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8001670:	4b1d      	ldr	r3, [pc, #116]	; (80016e8 <MX_USART1_UART_Init+0x90>)
 8001672:	2200      	movs	r2, #0
 8001674:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8001676:	4b1c      	ldr	r3, [pc, #112]	; (80016e8 <MX_USART1_UART_Init+0x90>)
 8001678:	2200      	movs	r2, #0
 800167a:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 800167c:	4b1a      	ldr	r3, [pc, #104]	; (80016e8 <MX_USART1_UART_Init+0x90>)
 800167e:	220c      	movs	r2, #12
 8001680:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001682:	4b19      	ldr	r3, [pc, #100]	; (80016e8 <MX_USART1_UART_Init+0x90>)
 8001684:	2200      	movs	r2, #0
 8001686:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8001688:	4b17      	ldr	r3, [pc, #92]	; (80016e8 <MX_USART1_UART_Init+0x90>)
 800168a:	2200      	movs	r2, #0
 800168c:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800168e:	4b16      	ldr	r3, [pc, #88]	; (80016e8 <MX_USART1_UART_Init+0x90>)
 8001690:	2200      	movs	r2, #0
 8001692:	621a      	str	r2, [r3, #32]
  huart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8001694:	4b14      	ldr	r3, [pc, #80]	; (80016e8 <MX_USART1_UART_Init+0x90>)
 8001696:	2200      	movs	r2, #0
 8001698:	625a      	str	r2, [r3, #36]	; 0x24
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 800169a:	4b13      	ldr	r3, [pc, #76]	; (80016e8 <MX_USART1_UART_Init+0x90>)
 800169c:	2200      	movs	r2, #0
 800169e:	629a      	str	r2, [r3, #40]	; 0x28
  if (HAL_UART_Init(&huart1) != HAL_OK)
 80016a0:	4811      	ldr	r0, [pc, #68]	; (80016e8 <MX_USART1_UART_Init+0x90>)
 80016a2:	f005 f9a4 	bl	80069ee <HAL_UART_Init>
 80016a6:	4603      	mov	r3, r0
 80016a8:	2b00      	cmp	r3, #0
 80016aa:	d001      	beq.n	80016b0 <MX_USART1_UART_Init+0x58>
  {
    Error_Handler();
 80016ac:	f000 fa02 	bl	8001ab4 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 80016b0:	2100      	movs	r1, #0
 80016b2:	480d      	ldr	r0, [pc, #52]	; (80016e8 <MX_USART1_UART_Init+0x90>)
 80016b4:	f005 fef7 	bl	80074a6 <HAL_UARTEx_SetTxFifoThreshold>
 80016b8:	4603      	mov	r3, r0
 80016ba:	2b00      	cmp	r3, #0
 80016bc:	d001      	beq.n	80016c2 <MX_USART1_UART_Init+0x6a>
  {
    Error_Handler();
 80016be:	f000 f9f9 	bl	8001ab4 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 80016c2:	2100      	movs	r1, #0
 80016c4:	4808      	ldr	r0, [pc, #32]	; (80016e8 <MX_USART1_UART_Init+0x90>)
 80016c6:	f005 ff2c 	bl	8007522 <HAL_UARTEx_SetRxFifoThreshold>
 80016ca:	4603      	mov	r3, r0
 80016cc:	2b00      	cmp	r3, #0
 80016ce:	d001      	beq.n	80016d4 <MX_USART1_UART_Init+0x7c>
  {
    Error_Handler();
 80016d0:	f000 f9f0 	bl	8001ab4 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart1) != HAL_OK)
 80016d4:	4804      	ldr	r0, [pc, #16]	; (80016e8 <MX_USART1_UART_Init+0x90>)
 80016d6:	f005 fead 	bl	8007434 <HAL_UARTEx_DisableFifoMode>
 80016da:	4603      	mov	r3, r0
 80016dc:	2b00      	cmp	r3, #0
 80016de:	d001      	beq.n	80016e4 <MX_USART1_UART_Init+0x8c>
  {
    Error_Handler();
 80016e0:	f000 f9e8 	bl	8001ab4 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 80016e4:	bf00      	nop
 80016e6:	bd80      	pop	{r7, pc}
 80016e8:	200004cc 	.word	0x200004cc
 80016ec:	40013800 	.word	0x40013800

080016f0 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 80016f0:	b580      	push	{r7, lr}
 80016f2:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 80016f4:	4b23      	ldr	r3, [pc, #140]	; (8001784 <MX_USART2_UART_Init+0x94>)
 80016f6:	4a24      	ldr	r2, [pc, #144]	; (8001788 <MX_USART2_UART_Init+0x98>)
 80016f8:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 80016fa:	4b22      	ldr	r3, [pc, #136]	; (8001784 <MX_USART2_UART_Init+0x94>)
 80016fc:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8001700:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8001702:	4b20      	ldr	r3, [pc, #128]	; (8001784 <MX_USART2_UART_Init+0x94>)
 8001704:	2200      	movs	r2, #0
 8001706:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8001708:	4b1e      	ldr	r3, [pc, #120]	; (8001784 <MX_USART2_UART_Init+0x94>)
 800170a:	2200      	movs	r2, #0
 800170c:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 800170e:	4b1d      	ldr	r3, [pc, #116]	; (8001784 <MX_USART2_UART_Init+0x94>)
 8001710:	2200      	movs	r2, #0
 8001712:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8001714:	4b1b      	ldr	r3, [pc, #108]	; (8001784 <MX_USART2_UART_Init+0x94>)
 8001716:	220c      	movs	r2, #12
 8001718:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_RTS_CTS;
 800171a:	4b1a      	ldr	r3, [pc, #104]	; (8001784 <MX_USART2_UART_Init+0x94>)
 800171c:	f44f 7240 	mov.w	r2, #768	; 0x300
 8001720:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8001722:	4b18      	ldr	r3, [pc, #96]	; (8001784 <MX_USART2_UART_Init+0x94>)
 8001724:	2200      	movs	r2, #0
 8001726:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8001728:	4b16      	ldr	r3, [pc, #88]	; (8001784 <MX_USART2_UART_Init+0x94>)
 800172a:	2200      	movs	r2, #0
 800172c:	621a      	str	r2, [r3, #32]
  huart2.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 800172e:	4b15      	ldr	r3, [pc, #84]	; (8001784 <MX_USART2_UART_Init+0x94>)
 8001730:	2200      	movs	r2, #0
 8001732:	625a      	str	r2, [r3, #36]	; 0x24
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001734:	4b13      	ldr	r3, [pc, #76]	; (8001784 <MX_USART2_UART_Init+0x94>)
 8001736:	2200      	movs	r2, #0
 8001738:	629a      	str	r2, [r3, #40]	; 0x28
  if (HAL_UART_Init(&huart2) != HAL_OK)
 800173a:	4812      	ldr	r0, [pc, #72]	; (8001784 <MX_USART2_UART_Init+0x94>)
 800173c:	f005 f957 	bl	80069ee <HAL_UART_Init>
 8001740:	4603      	mov	r3, r0
 8001742:	2b00      	cmp	r3, #0
 8001744:	d001      	beq.n	800174a <MX_USART2_UART_Init+0x5a>
  {
    Error_Handler();
 8001746:	f000 f9b5 	bl	8001ab4 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart2, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 800174a:	2100      	movs	r1, #0
 800174c:	480d      	ldr	r0, [pc, #52]	; (8001784 <MX_USART2_UART_Init+0x94>)
 800174e:	f005 feaa 	bl	80074a6 <HAL_UARTEx_SetTxFifoThreshold>
 8001752:	4603      	mov	r3, r0
 8001754:	2b00      	cmp	r3, #0
 8001756:	d001      	beq.n	800175c <MX_USART2_UART_Init+0x6c>
  {
    Error_Handler();
 8001758:	f000 f9ac 	bl	8001ab4 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart2, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 800175c:	2100      	movs	r1, #0
 800175e:	4809      	ldr	r0, [pc, #36]	; (8001784 <MX_USART2_UART_Init+0x94>)
 8001760:	f005 fedf 	bl	8007522 <HAL_UARTEx_SetRxFifoThreshold>
 8001764:	4603      	mov	r3, r0
 8001766:	2b00      	cmp	r3, #0
 8001768:	d001      	beq.n	800176e <MX_USART2_UART_Init+0x7e>
  {
    Error_Handler();
 800176a:	f000 f9a3 	bl	8001ab4 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart2) != HAL_OK)
 800176e:	4805      	ldr	r0, [pc, #20]	; (8001784 <MX_USART2_UART_Init+0x94>)
 8001770:	f005 fe60 	bl	8007434 <HAL_UARTEx_DisableFifoMode>
 8001774:	4603      	mov	r3, r0
 8001776:	2b00      	cmp	r3, #0
 8001778:	d001      	beq.n	800177e <MX_USART2_UART_Init+0x8e>
  {
    Error_Handler();
 800177a:	f000 f99b 	bl	8001ab4 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 800177e:	bf00      	nop
 8001780:	bd80      	pop	{r7, pc}
 8001782:	bf00      	nop
 8001784:	20000648 	.word	0x20000648
 8001788:	40004400 	.word	0x40004400

0800178c <MX_USART3_UART_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 800178c:	b580      	push	{r7, lr}
 800178e:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8001790:	4b22      	ldr	r3, [pc, #136]	; (800181c <MX_USART3_UART_Init+0x90>)
 8001792:	4a23      	ldr	r2, [pc, #140]	; (8001820 <MX_USART3_UART_Init+0x94>)
 8001794:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 8001796:	4b21      	ldr	r3, [pc, #132]	; (800181c <MX_USART3_UART_Init+0x90>)
 8001798:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 800179c:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 800179e:	4b1f      	ldr	r3, [pc, #124]	; (800181c <MX_USART3_UART_Init+0x90>)
 80017a0:	2200      	movs	r2, #0
 80017a2:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 80017a4:	4b1d      	ldr	r3, [pc, #116]	; (800181c <MX_USART3_UART_Init+0x90>)
 80017a6:	2200      	movs	r2, #0
 80017a8:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 80017aa:	4b1c      	ldr	r3, [pc, #112]	; (800181c <MX_USART3_UART_Init+0x90>)
 80017ac:	2200      	movs	r2, #0
 80017ae:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 80017b0:	4b1a      	ldr	r3, [pc, #104]	; (800181c <MX_USART3_UART_Init+0x90>)
 80017b2:	220c      	movs	r2, #12
 80017b4:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80017b6:	4b19      	ldr	r3, [pc, #100]	; (800181c <MX_USART3_UART_Init+0x90>)
 80017b8:	2200      	movs	r2, #0
 80017ba:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 80017bc:	4b17      	ldr	r3, [pc, #92]	; (800181c <MX_USART3_UART_Init+0x90>)
 80017be:	2200      	movs	r2, #0
 80017c0:	61da      	str	r2, [r3, #28]
  huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80017c2:	4b16      	ldr	r3, [pc, #88]	; (800181c <MX_USART3_UART_Init+0x90>)
 80017c4:	2200      	movs	r2, #0
 80017c6:	621a      	str	r2, [r3, #32]
  huart3.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 80017c8:	4b14      	ldr	r3, [pc, #80]	; (800181c <MX_USART3_UART_Init+0x90>)
 80017ca:	2200      	movs	r2, #0
 80017cc:	625a      	str	r2, [r3, #36]	; 0x24
  huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80017ce:	4b13      	ldr	r3, [pc, #76]	; (800181c <MX_USART3_UART_Init+0x90>)
 80017d0:	2200      	movs	r2, #0
 80017d2:	629a      	str	r2, [r3, #40]	; 0x28
  if (HAL_UART_Init(&huart3) != HAL_OK)
 80017d4:	4811      	ldr	r0, [pc, #68]	; (800181c <MX_USART3_UART_Init+0x90>)
 80017d6:	f005 f90a 	bl	80069ee <HAL_UART_Init>
 80017da:	4603      	mov	r3, r0
 80017dc:	2b00      	cmp	r3, #0
 80017de:	d001      	beq.n	80017e4 <MX_USART3_UART_Init+0x58>
  {
    Error_Handler();
 80017e0:	f000 f968 	bl	8001ab4 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart3, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 80017e4:	2100      	movs	r1, #0
 80017e6:	480d      	ldr	r0, [pc, #52]	; (800181c <MX_USART3_UART_Init+0x90>)
 80017e8:	f005 fe5d 	bl	80074a6 <HAL_UARTEx_SetTxFifoThreshold>
 80017ec:	4603      	mov	r3, r0
 80017ee:	2b00      	cmp	r3, #0
 80017f0:	d001      	beq.n	80017f6 <MX_USART3_UART_Init+0x6a>
  {
    Error_Handler();
 80017f2:	f000 f95f 	bl	8001ab4 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart3, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 80017f6:	2100      	movs	r1, #0
 80017f8:	4808      	ldr	r0, [pc, #32]	; (800181c <MX_USART3_UART_Init+0x90>)
 80017fa:	f005 fe92 	bl	8007522 <HAL_UARTEx_SetRxFifoThreshold>
 80017fe:	4603      	mov	r3, r0
 8001800:	2b00      	cmp	r3, #0
 8001802:	d001      	beq.n	8001808 <MX_USART3_UART_Init+0x7c>
  {
    Error_Handler();
 8001804:	f000 f956 	bl	8001ab4 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart3) != HAL_OK)
 8001808:	4804      	ldr	r0, [pc, #16]	; (800181c <MX_USART3_UART_Init+0x90>)
 800180a:	f005 fe13 	bl	8007434 <HAL_UARTEx_DisableFifoMode>
 800180e:	4603      	mov	r3, r0
 8001810:	2b00      	cmp	r3, #0
 8001812:	d001      	beq.n	8001818 <MX_USART3_UART_Init+0x8c>
  {
    Error_Handler();
 8001814:	f000 f94e 	bl	8001ab4 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 8001818:	bf00      	nop
 800181a:	bd80      	pop	{r7, pc}
 800181c:	20000280 	.word	0x20000280
 8001820:	40004800 	.word	0x40004800

08001824 <MX_USB_OTG_FS_USB_Init>:
  * @brief USB_OTG_FS Initialization Function
  * @param None
  * @retval None
  */
static void MX_USB_OTG_FS_USB_Init(void)
{
 8001824:	b480      	push	{r7}
 8001826:	af00      	add	r7, sp, #0
  /* USER CODE END USB_OTG_FS_Init 1 */
  /* USER CODE BEGIN USB_OTG_FS_Init 2 */

  /* USER CODE END USB_OTG_FS_Init 2 */

}
 8001828:	bf00      	nop
 800182a:	46bd      	mov	sp, r7
 800182c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001830:	4770      	bx	lr
	...

08001834 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001834:	b580      	push	{r7, lr}
 8001836:	b08c      	sub	sp, #48	; 0x30
 8001838:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800183a:	f107 031c 	add.w	r3, r7, #28
 800183e:	2200      	movs	r2, #0
 8001840:	601a      	str	r2, [r3, #0]
 8001842:	605a      	str	r2, [r3, #4]
 8001844:	609a      	str	r2, [r3, #8]
 8001846:	60da      	str	r2, [r3, #12]
 8001848:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 800184a:	4b94      	ldr	r3, [pc, #592]	; (8001a9c <MX_GPIO_Init+0x268>)
 800184c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800184e:	4a93      	ldr	r2, [pc, #588]	; (8001a9c <MX_GPIO_Init+0x268>)
 8001850:	f043 0310 	orr.w	r3, r3, #16
 8001854:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001856:	4b91      	ldr	r3, [pc, #580]	; (8001a9c <MX_GPIO_Init+0x268>)
 8001858:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800185a:	f003 0310 	and.w	r3, r3, #16
 800185e:	61bb      	str	r3, [r7, #24]
 8001860:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001862:	4b8e      	ldr	r3, [pc, #568]	; (8001a9c <MX_GPIO_Init+0x268>)
 8001864:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001866:	4a8d      	ldr	r2, [pc, #564]	; (8001a9c <MX_GPIO_Init+0x268>)
 8001868:	f043 0304 	orr.w	r3, r3, #4
 800186c:	64d3      	str	r3, [r2, #76]	; 0x4c
 800186e:	4b8b      	ldr	r3, [pc, #556]	; (8001a9c <MX_GPIO_Init+0x268>)
 8001870:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001872:	f003 0304 	and.w	r3, r3, #4
 8001876:	617b      	str	r3, [r7, #20]
 8001878:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800187a:	4b88      	ldr	r3, [pc, #544]	; (8001a9c <MX_GPIO_Init+0x268>)
 800187c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800187e:	4a87      	ldr	r2, [pc, #540]	; (8001a9c <MX_GPIO_Init+0x268>)
 8001880:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001884:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001886:	4b85      	ldr	r3, [pc, #532]	; (8001a9c <MX_GPIO_Init+0x268>)
 8001888:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800188a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800188e:	613b      	str	r3, [r7, #16]
 8001890:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001892:	4b82      	ldr	r3, [pc, #520]	; (8001a9c <MX_GPIO_Init+0x268>)
 8001894:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001896:	4a81      	ldr	r2, [pc, #516]	; (8001a9c <MX_GPIO_Init+0x268>)
 8001898:	f043 0301 	orr.w	r3, r3, #1
 800189c:	64d3      	str	r3, [r2, #76]	; 0x4c
 800189e:	4b7f      	ldr	r3, [pc, #508]	; (8001a9c <MX_GPIO_Init+0x268>)
 80018a0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80018a2:	f003 0301 	and.w	r3, r3, #1
 80018a6:	60fb      	str	r3, [r7, #12]
 80018a8:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80018aa:	4b7c      	ldr	r3, [pc, #496]	; (8001a9c <MX_GPIO_Init+0x268>)
 80018ac:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80018ae:	4a7b      	ldr	r2, [pc, #492]	; (8001a9c <MX_GPIO_Init+0x268>)
 80018b0:	f043 0302 	orr.w	r3, r3, #2
 80018b4:	64d3      	str	r3, [r2, #76]	; 0x4c
 80018b6:	4b79      	ldr	r3, [pc, #484]	; (8001a9c <MX_GPIO_Init+0x268>)
 80018b8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80018ba:	f003 0302 	and.w	r3, r3, #2
 80018be:	60bb      	str	r3, [r7, #8]
 80018c0:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80018c2:	4b76      	ldr	r3, [pc, #472]	; (8001a9c <MX_GPIO_Init+0x268>)
 80018c4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80018c6:	4a75      	ldr	r2, [pc, #468]	; (8001a9c <MX_GPIO_Init+0x268>)
 80018c8:	f043 0308 	orr.w	r3, r3, #8
 80018cc:	64d3      	str	r3, [r2, #76]	; 0x4c
 80018ce:	4b73      	ldr	r3, [pc, #460]	; (8001a9c <MX_GPIO_Init+0x268>)
 80018d0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80018d2:	f003 0308 	and.w	r3, r3, #8
 80018d6:	607b      	str	r3, [r7, #4]
 80018d8:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, ST25DV04K_RF_DISABLE_Pin|ISM43362_RST_Pin|ISM43362_SPI3_CSN_Pin, GPIO_PIN_RESET);
 80018da:	2200      	movs	r2, #0
 80018dc:	f240 1105 	movw	r1, #261	; 0x105
 80018e0:	486f      	ldr	r0, [pc, #444]	; (8001aa0 <MX_GPIO_Init+0x26c>)
 80018e2:	f002 f87d 	bl	80039e0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, ARD_D10_Pin|ARD_D4_Pin|ARD_D7_Pin|SPBTLE_RF_RST_Pin
 80018e6:	2200      	movs	r2, #0
 80018e8:	f248 111c 	movw	r1, #33052	; 0x811c
 80018ec:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80018f0:	f002 f876 	bl	80039e0 <HAL_GPIO_WritePin>
                          |ARD_D9_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, ARD_D8_Pin|ISM43362_BOOT0_Pin|ISM43362_WAKEUP_Pin|LED2_Pin
 80018f4:	2200      	movs	r2, #0
 80018f6:	f24f 0134 	movw	r1, #61492	; 0xf034
 80018fa:	486a      	ldr	r0, [pc, #424]	; (8001aa4 <MX_GPIO_Init+0x270>)
 80018fc:	f002 f870 	bl	80039e0 <HAL_GPIO_WritePin>
                          |SPSGRF_915_SDN_Pin|ARD_D5_Pin|SPSGRF_915_SPI3_CSN_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, SPBTLE_RF_SPI3_CSN_Pin|PMOD_RESET_Pin|PMOD_SPI2_SCK_Pin|STSAFE_A110_RESET_Pin, GPIO_PIN_RESET);
 8001900:	2200      	movs	r2, #0
 8001902:	f242 0183 	movw	r1, #8323	; 0x2083
 8001906:	4868      	ldr	r0, [pc, #416]	; (8001aa8 <MX_GPIO_Init+0x274>)
 8001908:	f002 f86a 	bl	80039e0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, VL53L0X_XSHUT_Pin|LED3_WIFI__LED4_BLE_Pin, GPIO_PIN_RESET);
 800190c:	2200      	movs	r2, #0
 800190e:	f44f 7110 	mov.w	r1, #576	; 0x240
 8001912:	4866      	ldr	r0, [pc, #408]	; (8001aac <MX_GPIO_Init+0x278>)
 8001914:	f002 f864 	bl	80039e0 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : ST25DV04K_RF_DISABLE_Pin ISM43362_RST_Pin ISM43362_SPI3_CSN_Pin */
  GPIO_InitStruct.Pin = ST25DV04K_RF_DISABLE_Pin|ISM43362_RST_Pin|ISM43362_SPI3_CSN_Pin;
 8001918:	f240 1305 	movw	r3, #261	; 0x105
 800191c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800191e:	2301      	movs	r3, #1
 8001920:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001922:	2300      	movs	r3, #0
 8001924:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001926:	2300      	movs	r3, #0
 8001928:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 800192a:	f107 031c 	add.w	r3, r7, #28
 800192e:	4619      	mov	r1, r3
 8001930:	485b      	ldr	r0, [pc, #364]	; (8001aa0 <MX_GPIO_Init+0x26c>)
 8001932:	f001 fec3 	bl	80036bc <HAL_GPIO_Init>

  /*Configure GPIO pins : USB_OTG_FS_OVRCR_EXTI3_Pin ST25DV04K_GPO_Pin SPSGRF_915_GPIO3_EXTI5_Pin SPBTLE_RF_IRQ_EXTI6_Pin
                           ISM43362_DRDY_EXTI1_Pin */
  GPIO_InitStruct.Pin = USB_OTG_FS_OVRCR_EXTI3_Pin|ST25DV04K_GPO_Pin|SPSGRF_915_GPIO3_EXTI5_Pin|SPBTLE_RF_IRQ_EXTI6_Pin
 8001936:	237a      	movs	r3, #122	; 0x7a
 8001938:	61fb      	str	r3, [r7, #28]
                          |ISM43362_DRDY_EXTI1_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 800193a:	4b5d      	ldr	r3, [pc, #372]	; (8001ab0 <MX_GPIO_Init+0x27c>)
 800193c:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800193e:	2300      	movs	r3, #0
 8001940:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8001942:	f107 031c 	add.w	r3, r7, #28
 8001946:	4619      	mov	r1, r3
 8001948:	4855      	ldr	r0, [pc, #340]	; (8001aa0 <MX_GPIO_Init+0x26c>)
 800194a:	f001 feb7 	bl	80036bc <HAL_GPIO_Init>

  /*Configure GPIO pins : BUTTON_EXTI13_Pin VL53L0X_GPIO1_EXTI7_Pin LSM3MDL_DRDY_EXTI8_Pin */
  GPIO_InitStruct.Pin = BUTTON_EXTI13_Pin|VL53L0X_GPIO1_EXTI7_Pin|LSM3MDL_DRDY_EXTI8_Pin;
 800194e:	f44f 5306 	mov.w	r3, #8576	; 0x2180
 8001952:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8001954:	4b56      	ldr	r3, [pc, #344]	; (8001ab0 <MX_GPIO_Init+0x27c>)
 8001956:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001958:	2300      	movs	r3, #0
 800195a:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800195c:	f107 031c 	add.w	r3, r7, #28
 8001960:	4619      	mov	r1, r3
 8001962:	4852      	ldr	r0, [pc, #328]	; (8001aac <MX_GPIO_Init+0x278>)
 8001964:	f001 feaa 	bl	80036bc <HAL_GPIO_Init>

  /*Configure GPIO pins : ARD_D10_Pin ARD_D4_Pin ARD_D7_Pin SPBTLE_RF_RST_Pin
                           ARD_D9_Pin */
  GPIO_InitStruct.Pin = ARD_D10_Pin|ARD_D4_Pin|ARD_D7_Pin|SPBTLE_RF_RST_Pin
 8001968:	f248 131c 	movw	r3, #33052	; 0x811c
 800196c:	61fb      	str	r3, [r7, #28]
                          |ARD_D9_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800196e:	2301      	movs	r3, #1
 8001970:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001972:	2300      	movs	r3, #0
 8001974:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001976:	2300      	movs	r3, #0
 8001978:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800197a:	f107 031c 	add.w	r3, r7, #28
 800197e:	4619      	mov	r1, r3
 8001980:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001984:	f001 fe9a 	bl	80036bc <HAL_GPIO_Init>

  /*Configure GPIO pin : ARD_D3_Pin */
  GPIO_InitStruct.Pin = ARD_D3_Pin;
 8001988:	2301      	movs	r3, #1
 800198a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 800198c:	4b48      	ldr	r3, [pc, #288]	; (8001ab0 <MX_GPIO_Init+0x27c>)
 800198e:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001990:	2300      	movs	r3, #0
 8001992:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(ARD_D3_GPIO_Port, &GPIO_InitStruct);
 8001994:	f107 031c 	add.w	r3, r7, #28
 8001998:	4619      	mov	r1, r3
 800199a:	4842      	ldr	r0, [pc, #264]	; (8001aa4 <MX_GPIO_Init+0x270>)
 800199c:	f001 fe8e 	bl	80036bc <HAL_GPIO_Init>

  /*Configure GPIO pin : ARD_D6_Pin */
  GPIO_InitStruct.Pin = ARD_D6_Pin;
 80019a0:	2302      	movs	r3, #2
 80019a2:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80019a4:	2302      	movs	r3, #2
 80019a6:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80019a8:	2300      	movs	r3, #0
 80019aa:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80019ac:	2300      	movs	r3, #0
 80019ae:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 80019b0:	2302      	movs	r3, #2
 80019b2:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(ARD_D6_GPIO_Port, &GPIO_InitStruct);
 80019b4:	f107 031c 	add.w	r3, r7, #28
 80019b8:	4619      	mov	r1, r3
 80019ba:	483a      	ldr	r0, [pc, #232]	; (8001aa4 <MX_GPIO_Init+0x270>)
 80019bc:	f001 fe7e 	bl	80036bc <HAL_GPIO_Init>

  /*Configure GPIO pins : ARD_D8_Pin ISM43362_BOOT0_Pin ISM43362_WAKEUP_Pin LED2_Pin
                           SPSGRF_915_SDN_Pin ARD_D5_Pin SPSGRF_915_SPI3_CSN_Pin */
  GPIO_InitStruct.Pin = ARD_D8_Pin|ISM43362_BOOT0_Pin|ISM43362_WAKEUP_Pin|LED2_Pin
 80019c0:	f24f 0334 	movw	r3, #61492	; 0xf034
 80019c4:	61fb      	str	r3, [r7, #28]
                          |SPSGRF_915_SDN_Pin|ARD_D5_Pin|SPSGRF_915_SPI3_CSN_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80019c6:	2301      	movs	r3, #1
 80019c8:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80019ca:	2300      	movs	r3, #0
 80019cc:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80019ce:	2300      	movs	r3, #0
 80019d0:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80019d2:	f107 031c 	add.w	r3, r7, #28
 80019d6:	4619      	mov	r1, r3
 80019d8:	4832      	ldr	r0, [pc, #200]	; (8001aa4 <MX_GPIO_Init+0x270>)
 80019da:	f001 fe6f 	bl	80036bc <HAL_GPIO_Init>

  /*Configure GPIO pins : LPS22HB_INT_DRDY_EXTI10_Pin LSM6DSL_INT1_EXTI11_Pin USB_OTG_FS_PWR_EN_Pin ARD_D2_Pin
                           HTS221_DRDY_EXTI15_Pin PMOD_IRQ_EXTI12_Pin */
  GPIO_InitStruct.Pin = LPS22HB_INT_DRDY_EXTI10_Pin|LSM6DSL_INT1_EXTI11_Pin|USB_OTG_FS_PWR_EN_Pin|ARD_D2_Pin
 80019de:	f64d 4304 	movw	r3, #56324	; 0xdc04
 80019e2:	61fb      	str	r3, [r7, #28]
                          |HTS221_DRDY_EXTI15_Pin|PMOD_IRQ_EXTI12_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 80019e4:	4b32      	ldr	r3, [pc, #200]	; (8001ab0 <MX_GPIO_Init+0x27c>)
 80019e6:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80019e8:	2300      	movs	r3, #0
 80019ea:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80019ec:	f107 031c 	add.w	r3, r7, #28
 80019f0:	4619      	mov	r1, r3
 80019f2:	482d      	ldr	r0, [pc, #180]	; (8001aa8 <MX_GPIO_Init+0x274>)
 80019f4:	f001 fe62 	bl	80036bc <HAL_GPIO_Init>

  /*Configure GPIO pins : SPBTLE_RF_SPI3_CSN_Pin PMOD_RESET_Pin PMOD_SPI2_SCK_Pin STSAFE_A110_RESET_Pin */
  GPIO_InitStruct.Pin = SPBTLE_RF_SPI3_CSN_Pin|PMOD_RESET_Pin|PMOD_SPI2_SCK_Pin|STSAFE_A110_RESET_Pin;
 80019f8:	f242 0383 	movw	r3, #8323	; 0x2083
 80019fc:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80019fe:	2301      	movs	r3, #1
 8001a00:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a02:	2300      	movs	r3, #0
 8001a04:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001a06:	2300      	movs	r3, #0
 8001a08:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001a0a:	f107 031c 	add.w	r3, r7, #28
 8001a0e:	4619      	mov	r1, r3
 8001a10:	4825      	ldr	r0, [pc, #148]	; (8001aa8 <MX_GPIO_Init+0x274>)
 8001a12:	f001 fe53 	bl	80036bc <HAL_GPIO_Init>

  /*Configure GPIO pins : VL53L0X_XSHUT_Pin LED3_WIFI__LED4_BLE_Pin */
  GPIO_InitStruct.Pin = VL53L0X_XSHUT_Pin|LED3_WIFI__LED4_BLE_Pin;
 8001a16:	f44f 7310 	mov.w	r3, #576	; 0x240
 8001a1a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001a1c:	2301      	movs	r3, #1
 8001a1e:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a20:	2300      	movs	r3, #0
 8001a22:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001a24:	2300      	movs	r3, #0
 8001a26:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001a28:	f107 031c 	add.w	r3, r7, #28
 8001a2c:	4619      	mov	r1, r3
 8001a2e:	481f      	ldr	r0, [pc, #124]	; (8001aac <MX_GPIO_Init+0x278>)
 8001a30:	f001 fe44 	bl	80036bc <HAL_GPIO_Init>

  /*Configure GPIO pin : USB_OTG_FS_VBUS_Pin */
  GPIO_InitStruct.Pin = USB_OTG_FS_VBUS_Pin;
 8001a34:	f44f 7300 	mov.w	r3, #512	; 0x200
 8001a38:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001a3a:	2300      	movs	r3, #0
 8001a3c:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a3e:	2300      	movs	r3, #0
 8001a40:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(USB_OTG_FS_VBUS_GPIO_Port, &GPIO_InitStruct);
 8001a42:	f107 031c 	add.w	r3, r7, #28
 8001a46:	4619      	mov	r1, r3
 8001a48:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001a4c:	f001 fe36 	bl	80036bc <HAL_GPIO_Init>

  /*Configure GPIO pins : USB_OTG_FS_ID_Pin USB_OTG_FS_DM_Pin USB_OTG_FS_DP_Pin */
  GPIO_InitStruct.Pin = USB_OTG_FS_ID_Pin|USB_OTG_FS_DM_Pin|USB_OTG_FS_DP_Pin;
 8001a50:	f44f 53e0 	mov.w	r3, #7168	; 0x1c00
 8001a54:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001a56:	2302      	movs	r3, #2
 8001a58:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a5a:	2300      	movs	r3, #0
 8001a5c:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001a5e:	2303      	movs	r3, #3
 8001a60:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 8001a62:	230a      	movs	r3, #10
 8001a64:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001a66:	f107 031c 	add.w	r3, r7, #28
 8001a6a:	4619      	mov	r1, r3
 8001a6c:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001a70:	f001 fe24 	bl	80036bc <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI9_5_IRQn, 0, 0);
 8001a74:	2200      	movs	r2, #0
 8001a76:	2100      	movs	r1, #0
 8001a78:	2017      	movs	r0, #23
 8001a7a:	f001 fcdc 	bl	8003436 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI9_5_IRQn);
 8001a7e:	2017      	movs	r0, #23
 8001a80:	f001 fcf5 	bl	800346e <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 8001a84:	2200      	movs	r2, #0
 8001a86:	2100      	movs	r1, #0
 8001a88:	2028      	movs	r0, #40	; 0x28
 8001a8a:	f001 fcd4 	bl	8003436 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 8001a8e:	2028      	movs	r0, #40	; 0x28
 8001a90:	f001 fced 	bl	800346e <HAL_NVIC_EnableIRQ>

}
 8001a94:	bf00      	nop
 8001a96:	3730      	adds	r7, #48	; 0x30
 8001a98:	46bd      	mov	sp, r7
 8001a9a:	bd80      	pop	{r7, pc}
 8001a9c:	40021000 	.word	0x40021000
 8001aa0:	48001000 	.word	0x48001000
 8001aa4:	48000400 	.word	0x48000400
 8001aa8:	48000c00 	.word	0x48000c00
 8001aac:	48000800 	.word	0x48000800
 8001ab0:	10110000 	.word	0x10110000

08001ab4 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001ab4:	b480      	push	{r7}
 8001ab6:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001ab8:	b672      	cpsid	i
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001aba:	e7fe      	b.n	8001aba <Error_Handler+0x6>

08001abc <MPU6050_Init>:
        .Q_angle = 0.001f,
        .Q_bias = 0.003f,
        .R_measure = 0.03f,
};

uint8_t MPU6050_Init(I2C_HandleTypeDef *I2Cx) {
 8001abc:	b580      	push	{r7, lr}
 8001abe:	b088      	sub	sp, #32
 8001ac0:	af04      	add	r7, sp, #16
 8001ac2:	6078      	str	r0, [r7, #4]
    uint8_t check;
    uint8_t Data;

    // check device ID WHO_AM_I

    HAL_I2C_Mem_Read(I2Cx, MPU6050_ADDR, WHO_AM_I_REG, 1, &check, 1, i2c_timeout);
 8001ac4:	2364      	movs	r3, #100	; 0x64
 8001ac6:	9302      	str	r3, [sp, #8]
 8001ac8:	2301      	movs	r3, #1
 8001aca:	9301      	str	r3, [sp, #4]
 8001acc:	f107 030f 	add.w	r3, r7, #15
 8001ad0:	9300      	str	r3, [sp, #0]
 8001ad2:	2301      	movs	r3, #1
 8001ad4:	2275      	movs	r2, #117	; 0x75
 8001ad6:	21d0      	movs	r1, #208	; 0xd0
 8001ad8:	6878      	ldr	r0, [r7, #4]
 8001ada:	f002 f95f 	bl	8003d9c <HAL_I2C_Mem_Read>

    if (check == 104)  // 0x68 will be returned by the sensor if everything goes well
 8001ade:	7bfb      	ldrb	r3, [r7, #15]
 8001ae0:	2b68      	cmp	r3, #104	; 0x68
 8001ae2:	d13d      	bne.n	8001b60 <MPU6050_Init+0xa4>
    {
        // power management register 0X6B we should write all 0's to wake the sensor up
        Data = 0;
 8001ae4:	2300      	movs	r3, #0
 8001ae6:	73bb      	strb	r3, [r7, #14]
        HAL_I2C_Mem_Write(I2Cx, MPU6050_ADDR, PWR_MGMT_1_REG, 1, &Data, 1, i2c_timeout);
 8001ae8:	2364      	movs	r3, #100	; 0x64
 8001aea:	9302      	str	r3, [sp, #8]
 8001aec:	2301      	movs	r3, #1
 8001aee:	9301      	str	r3, [sp, #4]
 8001af0:	f107 030e 	add.w	r3, r7, #14
 8001af4:	9300      	str	r3, [sp, #0]
 8001af6:	2301      	movs	r3, #1
 8001af8:	226b      	movs	r2, #107	; 0x6b
 8001afa:	21d0      	movs	r1, #208	; 0xd0
 8001afc:	6878      	ldr	r0, [r7, #4]
 8001afe:	f002 f839 	bl	8003b74 <HAL_I2C_Mem_Write>

        // Set DATA RATE of 1KHz by writing SMPLRT_DIV register
        Data = 0x07;
 8001b02:	2307      	movs	r3, #7
 8001b04:	73bb      	strb	r3, [r7, #14]
        HAL_I2C_Mem_Write(I2Cx, MPU6050_ADDR, SMPLRT_DIV_REG, 1, &Data, 1, i2c_timeout);
 8001b06:	2364      	movs	r3, #100	; 0x64
 8001b08:	9302      	str	r3, [sp, #8]
 8001b0a:	2301      	movs	r3, #1
 8001b0c:	9301      	str	r3, [sp, #4]
 8001b0e:	f107 030e 	add.w	r3, r7, #14
 8001b12:	9300      	str	r3, [sp, #0]
 8001b14:	2301      	movs	r3, #1
 8001b16:	2219      	movs	r2, #25
 8001b18:	21d0      	movs	r1, #208	; 0xd0
 8001b1a:	6878      	ldr	r0, [r7, #4]
 8001b1c:	f002 f82a 	bl	8003b74 <HAL_I2C_Mem_Write>

        // Set accelerometer configuration in ACCEL_CONFIG Register
        // XA_ST=0,YA_ST=0,ZA_ST=0, FS_SEL=0 -> � 2g
        Data = 0x00;
 8001b20:	2300      	movs	r3, #0
 8001b22:	73bb      	strb	r3, [r7, #14]
        HAL_I2C_Mem_Write(I2Cx, MPU6050_ADDR, ACCEL_CONFIG_REG, 1, &Data, 1, i2c_timeout);
 8001b24:	2364      	movs	r3, #100	; 0x64
 8001b26:	9302      	str	r3, [sp, #8]
 8001b28:	2301      	movs	r3, #1
 8001b2a:	9301      	str	r3, [sp, #4]
 8001b2c:	f107 030e 	add.w	r3, r7, #14
 8001b30:	9300      	str	r3, [sp, #0]
 8001b32:	2301      	movs	r3, #1
 8001b34:	221c      	movs	r2, #28
 8001b36:	21d0      	movs	r1, #208	; 0xd0
 8001b38:	6878      	ldr	r0, [r7, #4]
 8001b3a:	f002 f81b 	bl	8003b74 <HAL_I2C_Mem_Write>

        // Set Gyroscopic configuration in GYRO_CONFIG Register
        // XG_ST=0,YG_ST=0,ZG_ST=0, FS_SEL=0 -> � 250 �/s
        Data = 0x00;
 8001b3e:	2300      	movs	r3, #0
 8001b40:	73bb      	strb	r3, [r7, #14]
        HAL_I2C_Mem_Write(I2Cx, MPU6050_ADDR, GYRO_CONFIG_REG, 1, &Data, 1, i2c_timeout);
 8001b42:	2364      	movs	r3, #100	; 0x64
 8001b44:	9302      	str	r3, [sp, #8]
 8001b46:	2301      	movs	r3, #1
 8001b48:	9301      	str	r3, [sp, #4]
 8001b4a:	f107 030e 	add.w	r3, r7, #14
 8001b4e:	9300      	str	r3, [sp, #0]
 8001b50:	2301      	movs	r3, #1
 8001b52:	221b      	movs	r2, #27
 8001b54:	21d0      	movs	r1, #208	; 0xd0
 8001b56:	6878      	ldr	r0, [r7, #4]
 8001b58:	f002 f80c 	bl	8003b74 <HAL_I2C_Mem_Write>
        return 0;
 8001b5c:	2300      	movs	r3, #0
 8001b5e:	e000      	b.n	8001b62 <MPU6050_Init+0xa6>
    }
    return 1;
 8001b60:	2301      	movs	r3, #1
}
 8001b62:	4618      	mov	r0, r3
 8001b64:	3710      	adds	r7, #16
 8001b66:	46bd      	mov	sp, r7
 8001b68:	bd80      	pop	{r7, pc}
 8001b6a:	0000      	movs	r0, r0
 8001b6c:	0000      	movs	r0, r0
	...

08001b70 <MPU6050_Read_Accel>:


void MPU6050_Read_Accel(I2C_HandleTypeDef *I2Cx, MPU6050_t *DataStruct) {
 8001b70:	b590      	push	{r4, r7, lr}
 8001b72:	b089      	sub	sp, #36	; 0x24
 8001b74:	af04      	add	r7, sp, #16
 8001b76:	6078      	str	r0, [r7, #4]
 8001b78:	6039      	str	r1, [r7, #0]
    uint8_t Rec_Data[6];

    // Read 6 BYTES of data starting from ACCEL_XOUT_H register

    HAL_I2C_Mem_Read(I2Cx, MPU6050_ADDR, ACCEL_XOUT_H_REG, 1, Rec_Data, 6, i2c_timeout);
 8001b7a:	2364      	movs	r3, #100	; 0x64
 8001b7c:	9302      	str	r3, [sp, #8]
 8001b7e:	2306      	movs	r3, #6
 8001b80:	9301      	str	r3, [sp, #4]
 8001b82:	f107 0308 	add.w	r3, r7, #8
 8001b86:	9300      	str	r3, [sp, #0]
 8001b88:	2301      	movs	r3, #1
 8001b8a:	223b      	movs	r2, #59	; 0x3b
 8001b8c:	21d0      	movs	r1, #208	; 0xd0
 8001b8e:	6878      	ldr	r0, [r7, #4]
 8001b90:	f002 f904 	bl	8003d9c <HAL_I2C_Mem_Read>

    DataStruct->Accel_X_RAW = (int16_t) (Rec_Data[0] << 8 | Rec_Data[1]);
 8001b94:	7a3b      	ldrb	r3, [r7, #8]
 8001b96:	021b      	lsls	r3, r3, #8
 8001b98:	b21a      	sxth	r2, r3
 8001b9a:	7a7b      	ldrb	r3, [r7, #9]
 8001b9c:	b21b      	sxth	r3, r3
 8001b9e:	4313      	orrs	r3, r2
 8001ba0:	b21a      	sxth	r2, r3
 8001ba2:	683b      	ldr	r3, [r7, #0]
 8001ba4:	801a      	strh	r2, [r3, #0]
    DataStruct->Accel_Y_RAW = (int16_t) (Rec_Data[2] << 8 | Rec_Data[3]);
 8001ba6:	7abb      	ldrb	r3, [r7, #10]
 8001ba8:	021b      	lsls	r3, r3, #8
 8001baa:	b21a      	sxth	r2, r3
 8001bac:	7afb      	ldrb	r3, [r7, #11]
 8001bae:	b21b      	sxth	r3, r3
 8001bb0:	4313      	orrs	r3, r2
 8001bb2:	b21a      	sxth	r2, r3
 8001bb4:	683b      	ldr	r3, [r7, #0]
 8001bb6:	805a      	strh	r2, [r3, #2]
    DataStruct->Accel_Z_RAW = (int16_t) (Rec_Data[4] << 8 | Rec_Data[5]);
 8001bb8:	7b3b      	ldrb	r3, [r7, #12]
 8001bba:	021b      	lsls	r3, r3, #8
 8001bbc:	b21a      	sxth	r2, r3
 8001bbe:	7b7b      	ldrb	r3, [r7, #13]
 8001bc0:	b21b      	sxth	r3, r3
 8001bc2:	4313      	orrs	r3, r2
 8001bc4:	b21a      	sxth	r2, r3
 8001bc6:	683b      	ldr	r3, [r7, #0]
 8001bc8:	809a      	strh	r2, [r3, #4]
    /*** convert the RAW values into acceleration in 'g'
         we have to divide according to the Full scale value set in FS_SEL
         I have configured FS_SEL = 0. So I am dividing by 16384.0
         for more details check ACCEL_CONFIG Register              ****/

    DataStruct->Ax = DataStruct->Accel_X_RAW / 16384.0;
 8001bca:	683b      	ldr	r3, [r7, #0]
 8001bcc:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001bd0:	4618      	mov	r0, r3
 8001bd2:	f7fe fcbf 	bl	8000554 <__aeabi_i2d>
 8001bd6:	f04f 0200 	mov.w	r2, #0
 8001bda:	4b19      	ldr	r3, [pc, #100]	; (8001c40 <MPU6050_Read_Accel+0xd0>)
 8001bdc:	f7fe fe4e 	bl	800087c <__aeabi_ddiv>
 8001be0:	4603      	mov	r3, r0
 8001be2:	460c      	mov	r4, r1
 8001be4:	683a      	ldr	r2, [r7, #0]
 8001be6:	e9c2 3402 	strd	r3, r4, [r2, #8]
    DataStruct->Ay = DataStruct->Accel_Y_RAW / 16384.0;
 8001bea:	683b      	ldr	r3, [r7, #0]
 8001bec:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 8001bf0:	4618      	mov	r0, r3
 8001bf2:	f7fe fcaf 	bl	8000554 <__aeabi_i2d>
 8001bf6:	f04f 0200 	mov.w	r2, #0
 8001bfa:	4b11      	ldr	r3, [pc, #68]	; (8001c40 <MPU6050_Read_Accel+0xd0>)
 8001bfc:	f7fe fe3e 	bl	800087c <__aeabi_ddiv>
 8001c00:	4603      	mov	r3, r0
 8001c02:	460c      	mov	r4, r1
 8001c04:	683a      	ldr	r2, [r7, #0]
 8001c06:	e9c2 3404 	strd	r3, r4, [r2, #16]
    DataStruct->Az = DataStruct->Accel_Z_RAW / Accel_Z_corrector;
 8001c0a:	683b      	ldr	r3, [r7, #0]
 8001c0c:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 8001c10:	4618      	mov	r0, r3
 8001c12:	f7fe fc9f 	bl	8000554 <__aeabi_i2d>
 8001c16:	a408      	add	r4, pc, #32	; (adr r4, 8001c38 <MPU6050_Read_Accel+0xc8>)
 8001c18:	e9d4 3400 	ldrd	r3, r4, [r4]
 8001c1c:	461a      	mov	r2, r3
 8001c1e:	4623      	mov	r3, r4
 8001c20:	f7fe fe2c 	bl	800087c <__aeabi_ddiv>
 8001c24:	4603      	mov	r3, r0
 8001c26:	460c      	mov	r4, r1
 8001c28:	683a      	ldr	r2, [r7, #0]
 8001c2a:	e9c2 3406 	strd	r3, r4, [r2, #24]
}
 8001c2e:	bf00      	nop
 8001c30:	3714      	adds	r7, #20
 8001c32:	46bd      	mov	sp, r7
 8001c34:	bd90      	pop	{r4, r7, pc}
 8001c36:	bf00      	nop
 8001c38:	00000000 	.word	0x00000000
 8001c3c:	40cc2900 	.word	0x40cc2900
 8001c40:	40d00000 	.word	0x40d00000

08001c44 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001c44:	b480      	push	{r7}
 8001c46:	b083      	sub	sp, #12
 8001c48:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001c4a:	4b0f      	ldr	r3, [pc, #60]	; (8001c88 <HAL_MspInit+0x44>)
 8001c4c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001c4e:	4a0e      	ldr	r2, [pc, #56]	; (8001c88 <HAL_MspInit+0x44>)
 8001c50:	f043 0301 	orr.w	r3, r3, #1
 8001c54:	6613      	str	r3, [r2, #96]	; 0x60
 8001c56:	4b0c      	ldr	r3, [pc, #48]	; (8001c88 <HAL_MspInit+0x44>)
 8001c58:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001c5a:	f003 0301 	and.w	r3, r3, #1
 8001c5e:	607b      	str	r3, [r7, #4]
 8001c60:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001c62:	4b09      	ldr	r3, [pc, #36]	; (8001c88 <HAL_MspInit+0x44>)
 8001c64:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001c66:	4a08      	ldr	r2, [pc, #32]	; (8001c88 <HAL_MspInit+0x44>)
 8001c68:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001c6c:	6593      	str	r3, [r2, #88]	; 0x58
 8001c6e:	4b06      	ldr	r3, [pc, #24]	; (8001c88 <HAL_MspInit+0x44>)
 8001c70:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001c72:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001c76:	603b      	str	r3, [r7, #0]
 8001c78:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001c7a:	bf00      	nop
 8001c7c:	370c      	adds	r7, #12
 8001c7e:	46bd      	mov	sp, r7
 8001c80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c84:	4770      	bx	lr
 8001c86:	bf00      	nop
 8001c88:	40021000 	.word	0x40021000

08001c8c <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8001c8c:	b580      	push	{r7, lr}
 8001c8e:	b08a      	sub	sp, #40	; 0x28
 8001c90:	af00      	add	r7, sp, #0
 8001c92:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001c94:	f107 0314 	add.w	r3, r7, #20
 8001c98:	2200      	movs	r2, #0
 8001c9a:	601a      	str	r2, [r3, #0]
 8001c9c:	605a      	str	r2, [r3, #4]
 8001c9e:	609a      	str	r2, [r3, #8]
 8001ca0:	60da      	str	r2, [r3, #12]
 8001ca2:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 8001ca4:	687b      	ldr	r3, [r7, #4]
 8001ca6:	681b      	ldr	r3, [r3, #0]
 8001ca8:	4a15      	ldr	r2, [pc, #84]	; (8001d00 <HAL_ADC_MspInit+0x74>)
 8001caa:	4293      	cmp	r3, r2
 8001cac:	d123      	bne.n	8001cf6 <HAL_ADC_MspInit+0x6a>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC_CLK_ENABLE();
 8001cae:	4b15      	ldr	r3, [pc, #84]	; (8001d04 <HAL_ADC_MspInit+0x78>)
 8001cb0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001cb2:	4a14      	ldr	r2, [pc, #80]	; (8001d04 <HAL_ADC_MspInit+0x78>)
 8001cb4:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8001cb8:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001cba:	4b12      	ldr	r3, [pc, #72]	; (8001d04 <HAL_ADC_MspInit+0x78>)
 8001cbc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001cbe:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8001cc2:	613b      	str	r3, [r7, #16]
 8001cc4:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001cc6:	4b0f      	ldr	r3, [pc, #60]	; (8001d04 <HAL_ADC_MspInit+0x78>)
 8001cc8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001cca:	4a0e      	ldr	r2, [pc, #56]	; (8001d04 <HAL_ADC_MspInit+0x78>)
 8001ccc:	f043 0304 	orr.w	r3, r3, #4
 8001cd0:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001cd2:	4b0c      	ldr	r3, [pc, #48]	; (8001d04 <HAL_ADC_MspInit+0x78>)
 8001cd4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001cd6:	f003 0304 	and.w	r3, r3, #4
 8001cda:	60fb      	str	r3, [r7, #12]
 8001cdc:	68fb      	ldr	r3, [r7, #12]
    PC2     ------> ADC1_IN3
    PC3     ------> ADC1_IN4
    PC4     ------> ADC1_IN13
    PC5     ------> ADC1_IN14
    */
    GPIO_InitStruct.Pin = ARD_A5_Pin|ARD_A4_Pin|ARD_A3_Pin|ARD_A2_Pin
 8001cde:	233f      	movs	r3, #63	; 0x3f
 8001ce0:	617b      	str	r3, [r7, #20]
                          |ARD_A1_Pin|ARD_A0_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG_ADC_CONTROL;
 8001ce2:	230b      	movs	r3, #11
 8001ce4:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ce6:	2300      	movs	r3, #0
 8001ce8:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001cea:	f107 0314 	add.w	r3, r7, #20
 8001cee:	4619      	mov	r1, r3
 8001cf0:	4805      	ldr	r0, [pc, #20]	; (8001d08 <HAL_ADC_MspInit+0x7c>)
 8001cf2:	f001 fce3 	bl	80036bc <HAL_GPIO_Init>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 8001cf6:	bf00      	nop
 8001cf8:	3728      	adds	r7, #40	; 0x28
 8001cfa:	46bd      	mov	sp, r7
 8001cfc:	bd80      	pop	{r7, pc}
 8001cfe:	bf00      	nop
 8001d00:	50040000 	.word	0x50040000
 8001d04:	40021000 	.word	0x40021000
 8001d08:	48000800 	.word	0x48000800

08001d0c <HAL_DFSDM_ChannelMspInit>:
* This function configures the hardware resources used in this example
* @param hdfsdm_channel: DFSDM_Channel handle pointer
* @retval None
*/
void HAL_DFSDM_ChannelMspInit(DFSDM_Channel_HandleTypeDef* hdfsdm_channel)
{
 8001d0c:	b580      	push	{r7, lr}
 8001d0e:	b08a      	sub	sp, #40	; 0x28
 8001d10:	af00      	add	r7, sp, #0
 8001d12:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001d14:	f107 0314 	add.w	r3, r7, #20
 8001d18:	2200      	movs	r2, #0
 8001d1a:	601a      	str	r2, [r3, #0]
 8001d1c:	605a      	str	r2, [r3, #4]
 8001d1e:	609a      	str	r2, [r3, #8]
 8001d20:	60da      	str	r2, [r3, #12]
 8001d22:	611a      	str	r2, [r3, #16]
  if(DFSDM1_Init == 0)
 8001d24:	4b1a      	ldr	r3, [pc, #104]	; (8001d90 <HAL_DFSDM_ChannelMspInit+0x84>)
 8001d26:	681b      	ldr	r3, [r3, #0]
 8001d28:	2b00      	cmp	r3, #0
 8001d2a:	d12d      	bne.n	8001d88 <HAL_DFSDM_ChannelMspInit+0x7c>
  {
  /* USER CODE BEGIN DFSDM1_MspInit 0 */

  /* USER CODE END DFSDM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_DFSDM1_CLK_ENABLE();
 8001d2c:	4b19      	ldr	r3, [pc, #100]	; (8001d94 <HAL_DFSDM_ChannelMspInit+0x88>)
 8001d2e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001d30:	4a18      	ldr	r2, [pc, #96]	; (8001d94 <HAL_DFSDM_ChannelMspInit+0x88>)
 8001d32:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8001d36:	6613      	str	r3, [r2, #96]	; 0x60
 8001d38:	4b16      	ldr	r3, [pc, #88]	; (8001d94 <HAL_DFSDM_ChannelMspInit+0x88>)
 8001d3a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001d3c:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8001d40:	613b      	str	r3, [r7, #16]
 8001d42:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOE_CLK_ENABLE();
 8001d44:	4b13      	ldr	r3, [pc, #76]	; (8001d94 <HAL_DFSDM_ChannelMspInit+0x88>)
 8001d46:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001d48:	4a12      	ldr	r2, [pc, #72]	; (8001d94 <HAL_DFSDM_ChannelMspInit+0x88>)
 8001d4a:	f043 0310 	orr.w	r3, r3, #16
 8001d4e:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001d50:	4b10      	ldr	r3, [pc, #64]	; (8001d94 <HAL_DFSDM_ChannelMspInit+0x88>)
 8001d52:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001d54:	f003 0310 	and.w	r3, r3, #16
 8001d58:	60fb      	str	r3, [r7, #12]
 8001d5a:	68fb      	ldr	r3, [r7, #12]
    /**DFSDM1 GPIO Configuration
    PE7     ------> DFSDM1_DATIN2
    PE9     ------> DFSDM1_CKOUT
    */
    GPIO_InitStruct.Pin = DFSDM1_DATIN2_Pin|DFSDM1_CKOUT_Pin;
 8001d5c:	f44f 7320 	mov.w	r3, #640	; 0x280
 8001d60:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001d62:	2302      	movs	r3, #2
 8001d64:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d66:	2300      	movs	r3, #0
 8001d68:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001d6a:	2300      	movs	r3, #0
 8001d6c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF6_DFSDM1;
 8001d6e:	2306      	movs	r3, #6
 8001d70:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8001d72:	f107 0314 	add.w	r3, r7, #20
 8001d76:	4619      	mov	r1, r3
 8001d78:	4807      	ldr	r0, [pc, #28]	; (8001d98 <HAL_DFSDM_ChannelMspInit+0x8c>)
 8001d7a:	f001 fc9f 	bl	80036bc <HAL_GPIO_Init>

  /* USER CODE BEGIN DFSDM1_MspInit 1 */

  /* USER CODE END DFSDM1_MspInit 1 */
  DFSDM1_Init++;
 8001d7e:	4b04      	ldr	r3, [pc, #16]	; (8001d90 <HAL_DFSDM_ChannelMspInit+0x84>)
 8001d80:	681b      	ldr	r3, [r3, #0]
 8001d82:	3301      	adds	r3, #1
 8001d84:	4a02      	ldr	r2, [pc, #8]	; (8001d90 <HAL_DFSDM_ChannelMspInit+0x84>)
 8001d86:	6013      	str	r3, [r2, #0]
  }

}
 8001d88:	bf00      	nop
 8001d8a:	3728      	adds	r7, #40	; 0x28
 8001d8c:	46bd      	mov	sp, r7
 8001d8e:	bd80      	pop	{r7, pc}
 8001d90:	200001fc 	.word	0x200001fc
 8001d94:	40021000 	.word	0x40021000
 8001d98:	48001000 	.word	0x48001000

08001d9c <HAL_OSPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hospi: OSPI handle pointer
* @retval None
*/
void HAL_OSPI_MspInit(OSPI_HandleTypeDef* hospi)
{
 8001d9c:	b580      	push	{r7, lr}
 8001d9e:	b08a      	sub	sp, #40	; 0x28
 8001da0:	af00      	add	r7, sp, #0
 8001da2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001da4:	f107 0314 	add.w	r3, r7, #20
 8001da8:	2200      	movs	r2, #0
 8001daa:	601a      	str	r2, [r3, #0]
 8001dac:	605a      	str	r2, [r3, #4]
 8001dae:	609a      	str	r2, [r3, #8]
 8001db0:	60da      	str	r2, [r3, #12]
 8001db2:	611a      	str	r2, [r3, #16]
  if(hospi->Instance==OCTOSPI1)
 8001db4:	687b      	ldr	r3, [r7, #4]
 8001db6:	681b      	ldr	r3, [r3, #0]
 8001db8:	4a1d      	ldr	r2, [pc, #116]	; (8001e30 <HAL_OSPI_MspInit+0x94>)
 8001dba:	4293      	cmp	r3, r2
 8001dbc:	d134      	bne.n	8001e28 <HAL_OSPI_MspInit+0x8c>
  {
  /* USER CODE BEGIN OCTOSPI1_MspInit 0 */

  /* USER CODE END OCTOSPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_OSPIM_CLK_ENABLE();
 8001dbe:	4b1d      	ldr	r3, [pc, #116]	; (8001e34 <HAL_OSPI_MspInit+0x98>)
 8001dc0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001dc2:	4a1c      	ldr	r2, [pc, #112]	; (8001e34 <HAL_OSPI_MspInit+0x98>)
 8001dc4:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8001dc8:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001dca:	4b1a      	ldr	r3, [pc, #104]	; (8001e34 <HAL_OSPI_MspInit+0x98>)
 8001dcc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001dce:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8001dd2:	613b      	str	r3, [r7, #16]
 8001dd4:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_OSPI1_CLK_ENABLE();
 8001dd6:	4b17      	ldr	r3, [pc, #92]	; (8001e34 <HAL_OSPI_MspInit+0x98>)
 8001dd8:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8001dda:	4a16      	ldr	r2, [pc, #88]	; (8001e34 <HAL_OSPI_MspInit+0x98>)
 8001ddc:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001de0:	6513      	str	r3, [r2, #80]	; 0x50
 8001de2:	4b14      	ldr	r3, [pc, #80]	; (8001e34 <HAL_OSPI_MspInit+0x98>)
 8001de4:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8001de6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001dea:	60fb      	str	r3, [r7, #12]
 8001dec:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOE_CLK_ENABLE();
 8001dee:	4b11      	ldr	r3, [pc, #68]	; (8001e34 <HAL_OSPI_MspInit+0x98>)
 8001df0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001df2:	4a10      	ldr	r2, [pc, #64]	; (8001e34 <HAL_OSPI_MspInit+0x98>)
 8001df4:	f043 0310 	orr.w	r3, r3, #16
 8001df8:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001dfa:	4b0e      	ldr	r3, [pc, #56]	; (8001e34 <HAL_OSPI_MspInit+0x98>)
 8001dfc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001dfe:	f003 0310 	and.w	r3, r3, #16
 8001e02:	60bb      	str	r3, [r7, #8]
 8001e04:	68bb      	ldr	r3, [r7, #8]
    PE12     ------> OCTOSPIM_P1_IO0
    PE13     ------> OCTOSPIM_P1_IO1
    PE14     ------> OCTOSPIM_P1_IO2
    PE15     ------> OCTOSPIM_P1_IO3
    */
    GPIO_InitStruct.Pin = QUADSPI_CLK_Pin|QUADSPI_NCS_Pin|OQUADSPI_BK1_IO0_Pin|QUADSPI_BK1_IO1_Pin
 8001e06:	f44f 437c 	mov.w	r3, #64512	; 0xfc00
 8001e0a:	617b      	str	r3, [r7, #20]
                          |QUAD_SPI_BK1_IO2_Pin|QUAD_SPI_BK1_IO3_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001e0c:	2302      	movs	r3, #2
 8001e0e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001e10:	2300      	movs	r3, #0
 8001e12:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001e14:	2303      	movs	r3, #3
 8001e16:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF10_OCTOSPIM_P1;
 8001e18:	230a      	movs	r3, #10
 8001e1a:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8001e1c:	f107 0314 	add.w	r3, r7, #20
 8001e20:	4619      	mov	r1, r3
 8001e22:	4805      	ldr	r0, [pc, #20]	; (8001e38 <HAL_OSPI_MspInit+0x9c>)
 8001e24:	f001 fc4a 	bl	80036bc <HAL_GPIO_Init>
  /* USER CODE BEGIN OCTOSPI1_MspInit 1 */

  /* USER CODE END OCTOSPI1_MspInit 1 */
  }

}
 8001e28:	bf00      	nop
 8001e2a:	3728      	adds	r7, #40	; 0x28
 8001e2c:	46bd      	mov	sp, r7
 8001e2e:	bd80      	pop	{r7, pc}
 8001e30:	a0001000 	.word	0xa0001000
 8001e34:	40021000 	.word	0x40021000
 8001e38:	48001000 	.word	0x48001000

08001e3c <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8001e3c:	b580      	push	{r7, lr}
 8001e3e:	b08c      	sub	sp, #48	; 0x30
 8001e40:	af00      	add	r7, sp, #0
 8001e42:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001e44:	f107 031c 	add.w	r3, r7, #28
 8001e48:	2200      	movs	r2, #0
 8001e4a:	601a      	str	r2, [r3, #0]
 8001e4c:	605a      	str	r2, [r3, #4]
 8001e4e:	609a      	str	r2, [r3, #8]
 8001e50:	60da      	str	r2, [r3, #12]
 8001e52:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 8001e54:	687b      	ldr	r3, [r7, #4]
 8001e56:	681b      	ldr	r3, [r3, #0]
 8001e58:	4a2f      	ldr	r2, [pc, #188]	; (8001f18 <HAL_SPI_MspInit+0xdc>)
 8001e5a:	4293      	cmp	r3, r2
 8001e5c:	d129      	bne.n	8001eb2 <HAL_SPI_MspInit+0x76>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8001e5e:	4b2f      	ldr	r3, [pc, #188]	; (8001f1c <HAL_SPI_MspInit+0xe0>)
 8001e60:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001e62:	4a2e      	ldr	r2, [pc, #184]	; (8001f1c <HAL_SPI_MspInit+0xe0>)
 8001e64:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8001e68:	6613      	str	r3, [r2, #96]	; 0x60
 8001e6a:	4b2c      	ldr	r3, [pc, #176]	; (8001f1c <HAL_SPI_MspInit+0xe0>)
 8001e6c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001e6e:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8001e72:	61bb      	str	r3, [r7, #24]
 8001e74:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001e76:	4b29      	ldr	r3, [pc, #164]	; (8001f1c <HAL_SPI_MspInit+0xe0>)
 8001e78:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001e7a:	4a28      	ldr	r2, [pc, #160]	; (8001f1c <HAL_SPI_MspInit+0xe0>)
 8001e7c:	f043 0301 	orr.w	r3, r3, #1
 8001e80:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001e82:	4b26      	ldr	r3, [pc, #152]	; (8001f1c <HAL_SPI_MspInit+0xe0>)
 8001e84:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001e86:	f003 0301 	and.w	r3, r3, #1
 8001e8a:	617b      	str	r3, [r7, #20]
 8001e8c:	697b      	ldr	r3, [r7, #20]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = ARD_D13_Pin|ARD_D12_Pin|ARD_D11_Pin;
 8001e8e:	23e0      	movs	r3, #224	; 0xe0
 8001e90:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001e92:	2302      	movs	r3, #2
 8001e94:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001e96:	2300      	movs	r3, #0
 8001e98:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001e9a:	2303      	movs	r3, #3
 8001e9c:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8001e9e:	2305      	movs	r3, #5
 8001ea0:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001ea2:	f107 031c 	add.w	r3, r7, #28
 8001ea6:	4619      	mov	r1, r3
 8001ea8:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001eac:	f001 fc06 	bl	80036bc <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI3_MspInit 1 */

  /* USER CODE END SPI3_MspInit 1 */
  }

}
 8001eb0:	e02d      	b.n	8001f0e <HAL_SPI_MspInit+0xd2>
  else if(hspi->Instance==SPI3)
 8001eb2:	687b      	ldr	r3, [r7, #4]
 8001eb4:	681b      	ldr	r3, [r3, #0]
 8001eb6:	4a1a      	ldr	r2, [pc, #104]	; (8001f20 <HAL_SPI_MspInit+0xe4>)
 8001eb8:	4293      	cmp	r3, r2
 8001eba:	d128      	bne.n	8001f0e <HAL_SPI_MspInit+0xd2>
    __HAL_RCC_SPI3_CLK_ENABLE();
 8001ebc:	4b17      	ldr	r3, [pc, #92]	; (8001f1c <HAL_SPI_MspInit+0xe0>)
 8001ebe:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001ec0:	4a16      	ldr	r2, [pc, #88]	; (8001f1c <HAL_SPI_MspInit+0xe0>)
 8001ec2:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8001ec6:	6593      	str	r3, [r2, #88]	; 0x58
 8001ec8:	4b14      	ldr	r3, [pc, #80]	; (8001f1c <HAL_SPI_MspInit+0xe0>)
 8001eca:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001ecc:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8001ed0:	613b      	str	r3, [r7, #16]
 8001ed2:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001ed4:	4b11      	ldr	r3, [pc, #68]	; (8001f1c <HAL_SPI_MspInit+0xe0>)
 8001ed6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001ed8:	4a10      	ldr	r2, [pc, #64]	; (8001f1c <HAL_SPI_MspInit+0xe0>)
 8001eda:	f043 0304 	orr.w	r3, r3, #4
 8001ede:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001ee0:	4b0e      	ldr	r3, [pc, #56]	; (8001f1c <HAL_SPI_MspInit+0xe0>)
 8001ee2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001ee4:	f003 0304 	and.w	r3, r3, #4
 8001ee8:	60fb      	str	r3, [r7, #12]
 8001eea:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = INTERNAL_SPI3_SCK_Pin|INTERNAL_SPI3_MISO_Pin|INTERNAL_SPI3_MOSI_Pin;
 8001eec:	f44f 53e0 	mov.w	r3, #7168	; 0x1c00
 8001ef0:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001ef2:	2302      	movs	r3, #2
 8001ef4:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ef6:	2300      	movs	r3, #0
 8001ef8:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001efa:	2303      	movs	r3, #3
 8001efc:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 8001efe:	2306      	movs	r3, #6
 8001f00:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001f02:	f107 031c 	add.w	r3, r7, #28
 8001f06:	4619      	mov	r1, r3
 8001f08:	4806      	ldr	r0, [pc, #24]	; (8001f24 <HAL_SPI_MspInit+0xe8>)
 8001f0a:	f001 fbd7 	bl	80036bc <HAL_GPIO_Init>
}
 8001f0e:	bf00      	nop
 8001f10:	3730      	adds	r7, #48	; 0x30
 8001f12:	46bd      	mov	sp, r7
 8001f14:	bd80      	pop	{r7, pc}
 8001f16:	bf00      	nop
 8001f18:	40013000 	.word	0x40013000
 8001f1c:	40021000 	.word	0x40021000
 8001f20:	40003c00 	.word	0x40003c00
 8001f24:	48000800 	.word	0x48000800

08001f28 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001f28:	b580      	push	{r7, lr}
 8001f2a:	b090      	sub	sp, #64	; 0x40
 8001f2c:	af00      	add	r7, sp, #0
 8001f2e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001f30:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8001f34:	2200      	movs	r2, #0
 8001f36:	601a      	str	r2, [r3, #0]
 8001f38:	605a      	str	r2, [r3, #4]
 8001f3a:	609a      	str	r2, [r3, #8]
 8001f3c:	60da      	str	r2, [r3, #12]
 8001f3e:	611a      	str	r2, [r3, #16]
  if(huart->Instance==UART4)
 8001f40:	687b      	ldr	r3, [r7, #4]
 8001f42:	681b      	ldr	r3, [r3, #0]
 8001f44:	4a5d      	ldr	r2, [pc, #372]	; (80020bc <HAL_UART_MspInit+0x194>)
 8001f46:	4293      	cmp	r3, r2
 8001f48:	d129      	bne.n	8001f9e <HAL_UART_MspInit+0x76>
  {
  /* USER CODE BEGIN UART4_MspInit 0 */

  /* USER CODE END UART4_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_UART4_CLK_ENABLE();
 8001f4a:	4b5d      	ldr	r3, [pc, #372]	; (80020c0 <HAL_UART_MspInit+0x198>)
 8001f4c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001f4e:	4a5c      	ldr	r2, [pc, #368]	; (80020c0 <HAL_UART_MspInit+0x198>)
 8001f50:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8001f54:	6593      	str	r3, [r2, #88]	; 0x58
 8001f56:	4b5a      	ldr	r3, [pc, #360]	; (80020c0 <HAL_UART_MspInit+0x198>)
 8001f58:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001f5a:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8001f5e:	62bb      	str	r3, [r7, #40]	; 0x28
 8001f60:	6abb      	ldr	r3, [r7, #40]	; 0x28

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001f62:	4b57      	ldr	r3, [pc, #348]	; (80020c0 <HAL_UART_MspInit+0x198>)
 8001f64:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001f66:	4a56      	ldr	r2, [pc, #344]	; (80020c0 <HAL_UART_MspInit+0x198>)
 8001f68:	f043 0301 	orr.w	r3, r3, #1
 8001f6c:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001f6e:	4b54      	ldr	r3, [pc, #336]	; (80020c0 <HAL_UART_MspInit+0x198>)
 8001f70:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001f72:	f003 0301 	and.w	r3, r3, #1
 8001f76:	627b      	str	r3, [r7, #36]	; 0x24
 8001f78:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    /**UART4 GPIO Configuration
    PA0     ------> UART4_TX
    PA1     ------> UART4_RX
    */
    GPIO_InitStruct.Pin = ARD_D1_Pin|ARD_D0_Pin;
 8001f7a:	2303      	movs	r3, #3
 8001f7c:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001f7e:	2302      	movs	r3, #2
 8001f80:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001f82:	2300      	movs	r3, #0
 8001f84:	637b      	str	r3, [r7, #52]	; 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001f86:	2303      	movs	r3, #3
 8001f88:	63bb      	str	r3, [r7, #56]	; 0x38
    GPIO_InitStruct.Alternate = GPIO_AF8_UART4;
 8001f8a:	2308      	movs	r3, #8
 8001f8c:	63fb      	str	r3, [r7, #60]	; 0x3c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001f8e:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8001f92:	4619      	mov	r1, r3
 8001f94:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001f98:	f001 fb90 	bl	80036bc <HAL_GPIO_Init>
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }

}
 8001f9c:	e089      	b.n	80020b2 <HAL_UART_MspInit+0x18a>
  else if(huart->Instance==USART1)
 8001f9e:	687b      	ldr	r3, [r7, #4]
 8001fa0:	681b      	ldr	r3, [r3, #0]
 8001fa2:	4a48      	ldr	r2, [pc, #288]	; (80020c4 <HAL_UART_MspInit+0x19c>)
 8001fa4:	4293      	cmp	r3, r2
 8001fa6:	d128      	bne.n	8001ffa <HAL_UART_MspInit+0xd2>
    __HAL_RCC_USART1_CLK_ENABLE();
 8001fa8:	4b45      	ldr	r3, [pc, #276]	; (80020c0 <HAL_UART_MspInit+0x198>)
 8001faa:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001fac:	4a44      	ldr	r2, [pc, #272]	; (80020c0 <HAL_UART_MspInit+0x198>)
 8001fae:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001fb2:	6613      	str	r3, [r2, #96]	; 0x60
 8001fb4:	4b42      	ldr	r3, [pc, #264]	; (80020c0 <HAL_UART_MspInit+0x198>)
 8001fb6:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001fb8:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001fbc:	623b      	str	r3, [r7, #32]
 8001fbe:	6a3b      	ldr	r3, [r7, #32]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001fc0:	4b3f      	ldr	r3, [pc, #252]	; (80020c0 <HAL_UART_MspInit+0x198>)
 8001fc2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001fc4:	4a3e      	ldr	r2, [pc, #248]	; (80020c0 <HAL_UART_MspInit+0x198>)
 8001fc6:	f043 0302 	orr.w	r3, r3, #2
 8001fca:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001fcc:	4b3c      	ldr	r3, [pc, #240]	; (80020c0 <HAL_UART_MspInit+0x198>)
 8001fce:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001fd0:	f003 0302 	and.w	r3, r3, #2
 8001fd4:	61fb      	str	r3, [r7, #28]
 8001fd6:	69fb      	ldr	r3, [r7, #28]
    GPIO_InitStruct.Pin = ST_LINK_UART1_TX_Pin|ST_LINK_UART1_RX_Pin;
 8001fd8:	23c0      	movs	r3, #192	; 0xc0
 8001fda:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001fdc:	2302      	movs	r3, #2
 8001fde:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001fe0:	2300      	movs	r3, #0
 8001fe2:	637b      	str	r3, [r7, #52]	; 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001fe4:	2303      	movs	r3, #3
 8001fe6:	63bb      	str	r3, [r7, #56]	; 0x38
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8001fe8:	2307      	movs	r3, #7
 8001fea:	63fb      	str	r3, [r7, #60]	; 0x3c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001fec:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8001ff0:	4619      	mov	r1, r3
 8001ff2:	4835      	ldr	r0, [pc, #212]	; (80020c8 <HAL_UART_MspInit+0x1a0>)
 8001ff4:	f001 fb62 	bl	80036bc <HAL_GPIO_Init>
}
 8001ff8:	e05b      	b.n	80020b2 <HAL_UART_MspInit+0x18a>
  else if(huart->Instance==USART2)
 8001ffa:	687b      	ldr	r3, [r7, #4]
 8001ffc:	681b      	ldr	r3, [r3, #0]
 8001ffe:	4a33      	ldr	r2, [pc, #204]	; (80020cc <HAL_UART_MspInit+0x1a4>)
 8002000:	4293      	cmp	r3, r2
 8002002:	d128      	bne.n	8002056 <HAL_UART_MspInit+0x12e>
    __HAL_RCC_USART2_CLK_ENABLE();
 8002004:	4b2e      	ldr	r3, [pc, #184]	; (80020c0 <HAL_UART_MspInit+0x198>)
 8002006:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002008:	4a2d      	ldr	r2, [pc, #180]	; (80020c0 <HAL_UART_MspInit+0x198>)
 800200a:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800200e:	6593      	str	r3, [r2, #88]	; 0x58
 8002010:	4b2b      	ldr	r3, [pc, #172]	; (80020c0 <HAL_UART_MspInit+0x198>)
 8002012:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002014:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002018:	61bb      	str	r3, [r7, #24]
 800201a:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 800201c:	4b28      	ldr	r3, [pc, #160]	; (80020c0 <HAL_UART_MspInit+0x198>)
 800201e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002020:	4a27      	ldr	r2, [pc, #156]	; (80020c0 <HAL_UART_MspInit+0x198>)
 8002022:	f043 0308 	orr.w	r3, r3, #8
 8002026:	64d3      	str	r3, [r2, #76]	; 0x4c
 8002028:	4b25      	ldr	r3, [pc, #148]	; (80020c0 <HAL_UART_MspInit+0x198>)
 800202a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800202c:	f003 0308 	and.w	r3, r3, #8
 8002030:	617b      	str	r3, [r7, #20]
 8002032:	697b      	ldr	r3, [r7, #20]
    GPIO_InitStruct.Pin = PMOD_UART2_CTS_Pin|PMOD_UART2_RTS_Pin|PMOD_UART2_TX_Pin|PMOD_UART2_RX_Pin;
 8002034:	2378      	movs	r3, #120	; 0x78
 8002036:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002038:	2302      	movs	r3, #2
 800203a:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800203c:	2300      	movs	r3, #0
 800203e:	637b      	str	r3, [r7, #52]	; 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002040:	2303      	movs	r3, #3
 8002042:	63bb      	str	r3, [r7, #56]	; 0x38
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8002044:	2307      	movs	r3, #7
 8002046:	63fb      	str	r3, [r7, #60]	; 0x3c
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8002048:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 800204c:	4619      	mov	r1, r3
 800204e:	4820      	ldr	r0, [pc, #128]	; (80020d0 <HAL_UART_MspInit+0x1a8>)
 8002050:	f001 fb34 	bl	80036bc <HAL_GPIO_Init>
}
 8002054:	e02d      	b.n	80020b2 <HAL_UART_MspInit+0x18a>
  else if(huart->Instance==USART3)
 8002056:	687b      	ldr	r3, [r7, #4]
 8002058:	681b      	ldr	r3, [r3, #0]
 800205a:	4a1e      	ldr	r2, [pc, #120]	; (80020d4 <HAL_UART_MspInit+0x1ac>)
 800205c:	4293      	cmp	r3, r2
 800205e:	d128      	bne.n	80020b2 <HAL_UART_MspInit+0x18a>
    __HAL_RCC_USART3_CLK_ENABLE();
 8002060:	4b17      	ldr	r3, [pc, #92]	; (80020c0 <HAL_UART_MspInit+0x198>)
 8002062:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002064:	4a16      	ldr	r2, [pc, #88]	; (80020c0 <HAL_UART_MspInit+0x198>)
 8002066:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800206a:	6593      	str	r3, [r2, #88]	; 0x58
 800206c:	4b14      	ldr	r3, [pc, #80]	; (80020c0 <HAL_UART_MspInit+0x198>)
 800206e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002070:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8002074:	613b      	str	r3, [r7, #16]
 8002076:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8002078:	4b11      	ldr	r3, [pc, #68]	; (80020c0 <HAL_UART_MspInit+0x198>)
 800207a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800207c:	4a10      	ldr	r2, [pc, #64]	; (80020c0 <HAL_UART_MspInit+0x198>)
 800207e:	f043 0308 	orr.w	r3, r3, #8
 8002082:	64d3      	str	r3, [r2, #76]	; 0x4c
 8002084:	4b0e      	ldr	r3, [pc, #56]	; (80020c0 <HAL_UART_MspInit+0x198>)
 8002086:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002088:	f003 0308 	and.w	r3, r3, #8
 800208c:	60fb      	str	r3, [r7, #12]
 800208e:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = INTERNAL_UART3_TX_Pin|INTERNAL_UART3_RX_Pin;
 8002090:	f44f 7340 	mov.w	r3, #768	; 0x300
 8002094:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002096:	2302      	movs	r3, #2
 8002098:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800209a:	2300      	movs	r3, #0
 800209c:	637b      	str	r3, [r7, #52]	; 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800209e:	2303      	movs	r3, #3
 80020a0:	63bb      	str	r3, [r7, #56]	; 0x38
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 80020a2:	2307      	movs	r3, #7
 80020a4:	63fb      	str	r3, [r7, #60]	; 0x3c
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80020a6:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 80020aa:	4619      	mov	r1, r3
 80020ac:	4808      	ldr	r0, [pc, #32]	; (80020d0 <HAL_UART_MspInit+0x1a8>)
 80020ae:	f001 fb05 	bl	80036bc <HAL_GPIO_Init>
}
 80020b2:	bf00      	nop
 80020b4:	3740      	adds	r7, #64	; 0x40
 80020b6:	46bd      	mov	sp, r7
 80020b8:	bd80      	pop	{r7, pc}
 80020ba:	bf00      	nop
 80020bc:	40004c00 	.word	0x40004c00
 80020c0:	40021000 	.word	0x40021000
 80020c4:	40013800 	.word	0x40013800
 80020c8:	48000400 	.word	0x48000400
 80020cc:	40004400 	.word	0x40004400
 80020d0:	48000c00 	.word	0x48000c00
 80020d4:	40004800 	.word	0x40004800

080020d8 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80020d8:	b480      	push	{r7}
 80020da:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 80020dc:	e7fe      	b.n	80020dc <NMI_Handler+0x4>

080020de <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80020de:	b480      	push	{r7}
 80020e0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80020e2:	e7fe      	b.n	80020e2 <HardFault_Handler+0x4>

080020e4 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80020e4:	b480      	push	{r7}
 80020e6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80020e8:	e7fe      	b.n	80020e8 <MemManage_Handler+0x4>

080020ea <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80020ea:	b480      	push	{r7}
 80020ec:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80020ee:	e7fe      	b.n	80020ee <BusFault_Handler+0x4>

080020f0 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80020f0:	b480      	push	{r7}
 80020f2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80020f4:	e7fe      	b.n	80020f4 <UsageFault_Handler+0x4>

080020f6 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80020f6:	b480      	push	{r7}
 80020f8:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80020fa:	bf00      	nop
 80020fc:	46bd      	mov	sp, r7
 80020fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002102:	4770      	bx	lr

08002104 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002104:	b480      	push	{r7}
 8002106:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002108:	bf00      	nop
 800210a:	46bd      	mov	sp, r7
 800210c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002110:	4770      	bx	lr

08002112 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8002112:	b480      	push	{r7}
 8002114:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8002116:	bf00      	nop
 8002118:	46bd      	mov	sp, r7
 800211a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800211e:	4770      	bx	lr

08002120 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8002120:	b580      	push	{r7, lr}
 8002122:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8002124:	f000 f986 	bl	8002434 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8002128:	bf00      	nop
 800212a:	bd80      	pop	{r7, pc}

0800212c <EXTI9_5_IRQHandler>:

/**
  * @brief This function handles EXTI line[9:5] interrupts.
  */
void EXTI9_5_IRQHandler(void)
{
 800212c:	b580      	push	{r7, lr}
 800212e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI9_5_IRQn 0 */

  /* USER CODE END EXTI9_5_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_5);
 8002130:	2020      	movs	r0, #32
 8002132:	f001 fc6d 	bl	8003a10 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_6);
 8002136:	2040      	movs	r0, #64	; 0x40
 8002138:	f001 fc6a 	bl	8003a10 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_7);
 800213c:	2080      	movs	r0, #128	; 0x80
 800213e:	f001 fc67 	bl	8003a10 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_8);
 8002142:	f44f 7080 	mov.w	r0, #256	; 0x100
 8002146:	f001 fc63 	bl	8003a10 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI9_5_IRQn 1 */

  /* USER CODE END EXTI9_5_IRQn 1 */
}
 800214a:	bf00      	nop
 800214c:	bd80      	pop	{r7, pc}

0800214e <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 800214e:	b580      	push	{r7, lr}
 8002150:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_10);
 8002152:	f44f 6080 	mov.w	r0, #1024	; 0x400
 8002156:	f001 fc5b 	bl	8003a10 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_11);
 800215a:	f44f 6000 	mov.w	r0, #2048	; 0x800
 800215e:	f001 fc57 	bl	8003a10 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_12);
 8002162:	f44f 5080 	mov.w	r0, #4096	; 0x1000
 8002166:	f001 fc53 	bl	8003a10 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_13);
 800216a:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 800216e:	f001 fc4f 	bl	8003a10 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_14);
 8002172:	f44f 4080 	mov.w	r0, #16384	; 0x4000
 8002176:	f001 fc4b 	bl	8003a10 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_15);
 800217a:	f44f 4000 	mov.w	r0, #32768	; 0x8000
 800217e:	f001 fc47 	bl	8003a10 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 8002182:	bf00      	nop
 8002184:	bd80      	pop	{r7, pc}

08002186 <_read>:
	_kill(status, -1);
	while (1) {}		/* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8002186:	b580      	push	{r7, lr}
 8002188:	b086      	sub	sp, #24
 800218a:	af00      	add	r7, sp, #0
 800218c:	60f8      	str	r0, [r7, #12]
 800218e:	60b9      	str	r1, [r7, #8]
 8002190:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002192:	2300      	movs	r3, #0
 8002194:	617b      	str	r3, [r7, #20]
 8002196:	e00a      	b.n	80021ae <_read+0x28>
	{
		*ptr++ = __io_getchar();
 8002198:	f3af 8000 	nop.w
 800219c:	4601      	mov	r1, r0
 800219e:	68bb      	ldr	r3, [r7, #8]
 80021a0:	1c5a      	adds	r2, r3, #1
 80021a2:	60ba      	str	r2, [r7, #8]
 80021a4:	b2ca      	uxtb	r2, r1
 80021a6:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80021a8:	697b      	ldr	r3, [r7, #20]
 80021aa:	3301      	adds	r3, #1
 80021ac:	617b      	str	r3, [r7, #20]
 80021ae:	697a      	ldr	r2, [r7, #20]
 80021b0:	687b      	ldr	r3, [r7, #4]
 80021b2:	429a      	cmp	r2, r3
 80021b4:	dbf0      	blt.n	8002198 <_read+0x12>
	}

return len;
 80021b6:	687b      	ldr	r3, [r7, #4]
}
 80021b8:	4618      	mov	r0, r3
 80021ba:	3718      	adds	r7, #24
 80021bc:	46bd      	mov	sp, r7
 80021be:	bd80      	pop	{r7, pc}

080021c0 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 80021c0:	b580      	push	{r7, lr}
 80021c2:	b086      	sub	sp, #24
 80021c4:	af00      	add	r7, sp, #0
 80021c6:	60f8      	str	r0, [r7, #12]
 80021c8:	60b9      	str	r1, [r7, #8]
 80021ca:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80021cc:	2300      	movs	r3, #0
 80021ce:	617b      	str	r3, [r7, #20]
 80021d0:	e009      	b.n	80021e6 <_write+0x26>
	{
		__io_putchar(*ptr++);
 80021d2:	68bb      	ldr	r3, [r7, #8]
 80021d4:	1c5a      	adds	r2, r3, #1
 80021d6:	60ba      	str	r2, [r7, #8]
 80021d8:	781b      	ldrb	r3, [r3, #0]
 80021da:	4618      	mov	r0, r3
 80021dc:	f7fe ff32 	bl	8001044 <__io_putchar>
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80021e0:	697b      	ldr	r3, [r7, #20]
 80021e2:	3301      	adds	r3, #1
 80021e4:	617b      	str	r3, [r7, #20]
 80021e6:	697a      	ldr	r2, [r7, #20]
 80021e8:	687b      	ldr	r3, [r7, #4]
 80021ea:	429a      	cmp	r2, r3
 80021ec:	dbf1      	blt.n	80021d2 <_write+0x12>
	}
	return len;
 80021ee:	687b      	ldr	r3, [r7, #4]
}
 80021f0:	4618      	mov	r0, r3
 80021f2:	3718      	adds	r7, #24
 80021f4:	46bd      	mov	sp, r7
 80021f6:	bd80      	pop	{r7, pc}

080021f8 <_close>:

int _close(int file)
{
 80021f8:	b480      	push	{r7}
 80021fa:	b083      	sub	sp, #12
 80021fc:	af00      	add	r7, sp, #0
 80021fe:	6078      	str	r0, [r7, #4]
	return -1;
 8002200:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002204:	4618      	mov	r0, r3
 8002206:	370c      	adds	r7, #12
 8002208:	46bd      	mov	sp, r7
 800220a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800220e:	4770      	bx	lr

08002210 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8002210:	b480      	push	{r7}
 8002212:	b083      	sub	sp, #12
 8002214:	af00      	add	r7, sp, #0
 8002216:	6078      	str	r0, [r7, #4]
 8002218:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 800221a:	683b      	ldr	r3, [r7, #0]
 800221c:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8002220:	605a      	str	r2, [r3, #4]
	return 0;
 8002222:	2300      	movs	r3, #0
}
 8002224:	4618      	mov	r0, r3
 8002226:	370c      	adds	r7, #12
 8002228:	46bd      	mov	sp, r7
 800222a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800222e:	4770      	bx	lr

08002230 <_isatty>:

int _isatty(int file)
{
 8002230:	b480      	push	{r7}
 8002232:	b083      	sub	sp, #12
 8002234:	af00      	add	r7, sp, #0
 8002236:	6078      	str	r0, [r7, #4]
	return 1;
 8002238:	2301      	movs	r3, #1
}
 800223a:	4618      	mov	r0, r3
 800223c:	370c      	adds	r7, #12
 800223e:	46bd      	mov	sp, r7
 8002240:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002244:	4770      	bx	lr

08002246 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8002246:	b480      	push	{r7}
 8002248:	b085      	sub	sp, #20
 800224a:	af00      	add	r7, sp, #0
 800224c:	60f8      	str	r0, [r7, #12]
 800224e:	60b9      	str	r1, [r7, #8]
 8002250:	607a      	str	r2, [r7, #4]
	return 0;
 8002252:	2300      	movs	r3, #0
}
 8002254:	4618      	mov	r0, r3
 8002256:	3714      	adds	r7, #20
 8002258:	46bd      	mov	sp, r7
 800225a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800225e:	4770      	bx	lr

08002260 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8002260:	b580      	push	{r7, lr}
 8002262:	b086      	sub	sp, #24
 8002264:	af00      	add	r7, sp, #0
 8002266:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002268:	4a14      	ldr	r2, [pc, #80]	; (80022bc <_sbrk+0x5c>)
 800226a:	4b15      	ldr	r3, [pc, #84]	; (80022c0 <_sbrk+0x60>)
 800226c:	1ad3      	subs	r3, r2, r3
 800226e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8002270:	697b      	ldr	r3, [r7, #20]
 8002272:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8002274:	4b13      	ldr	r3, [pc, #76]	; (80022c4 <_sbrk+0x64>)
 8002276:	681b      	ldr	r3, [r3, #0]
 8002278:	2b00      	cmp	r3, #0
 800227a:	d102      	bne.n	8002282 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 800227c:	4b11      	ldr	r3, [pc, #68]	; (80022c4 <_sbrk+0x64>)
 800227e:	4a12      	ldr	r2, [pc, #72]	; (80022c8 <_sbrk+0x68>)
 8002280:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8002282:	4b10      	ldr	r3, [pc, #64]	; (80022c4 <_sbrk+0x64>)
 8002284:	681a      	ldr	r2, [r3, #0]
 8002286:	687b      	ldr	r3, [r7, #4]
 8002288:	4413      	add	r3, r2
 800228a:	693a      	ldr	r2, [r7, #16]
 800228c:	429a      	cmp	r2, r3
 800228e:	d207      	bcs.n	80022a0 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8002290:	f005 f9ee 	bl	8007670 <__errno>
 8002294:	4602      	mov	r2, r0
 8002296:	230c      	movs	r3, #12
 8002298:	6013      	str	r3, [r2, #0]
    return (void *)-1;
 800229a:	f04f 33ff 	mov.w	r3, #4294967295
 800229e:	e009      	b.n	80022b4 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80022a0:	4b08      	ldr	r3, [pc, #32]	; (80022c4 <_sbrk+0x64>)
 80022a2:	681b      	ldr	r3, [r3, #0]
 80022a4:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80022a6:	4b07      	ldr	r3, [pc, #28]	; (80022c4 <_sbrk+0x64>)
 80022a8:	681a      	ldr	r2, [r3, #0]
 80022aa:	687b      	ldr	r3, [r7, #4]
 80022ac:	4413      	add	r3, r2
 80022ae:	4a05      	ldr	r2, [pc, #20]	; (80022c4 <_sbrk+0x64>)
 80022b0:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80022b2:	68fb      	ldr	r3, [r7, #12]
}
 80022b4:	4618      	mov	r0, r3
 80022b6:	3718      	adds	r7, #24
 80022b8:	46bd      	mov	sp, r7
 80022ba:	bd80      	pop	{r7, pc}
 80022bc:	200a0000 	.word	0x200a0000
 80022c0:	00000400 	.word	0x00000400
 80022c4:	20000200 	.word	0x20000200
 80022c8:	20000718 	.word	0x20000718

080022cc <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 80022cc:	b480      	push	{r7}
 80022ce:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80022d0:	4b17      	ldr	r3, [pc, #92]	; (8002330 <SystemInit+0x64>)
 80022d2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80022d6:	4a16      	ldr	r2, [pc, #88]	; (8002330 <SystemInit+0x64>)
 80022d8:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80022dc:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  #endif

  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set MSION bit */
  RCC->CR |= RCC_CR_MSION;
 80022e0:	4b14      	ldr	r3, [pc, #80]	; (8002334 <SystemInit+0x68>)
 80022e2:	681b      	ldr	r3, [r3, #0]
 80022e4:	4a13      	ldr	r2, [pc, #76]	; (8002334 <SystemInit+0x68>)
 80022e6:	f043 0301 	orr.w	r3, r3, #1
 80022ea:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000U;
 80022ec:	4b11      	ldr	r3, [pc, #68]	; (8002334 <SystemInit+0x68>)
 80022ee:	2200      	movs	r2, #0
 80022f0:	609a      	str	r2, [r3, #8]

  /* Reset HSEON, CSSON , HSION, and PLLON bits */
  RCC->CR &= 0xEAF6FFFFU;
 80022f2:	4b10      	ldr	r3, [pc, #64]	; (8002334 <SystemInit+0x68>)
 80022f4:	681b      	ldr	r3, [r3, #0]
 80022f6:	4a0f      	ldr	r2, [pc, #60]	; (8002334 <SystemInit+0x68>)
 80022f8:	f023 53a8 	bic.w	r3, r3, #352321536	; 0x15000000
 80022fc:	f423 2310 	bic.w	r3, r3, #589824	; 0x90000
 8002300:	6013      	str	r3, [r2, #0]

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x00001000U;
 8002302:	4b0c      	ldr	r3, [pc, #48]	; (8002334 <SystemInit+0x68>)
 8002304:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8002308:	60da      	str	r2, [r3, #12]

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 800230a:	4b0a      	ldr	r3, [pc, #40]	; (8002334 <SystemInit+0x68>)
 800230c:	681b      	ldr	r3, [r3, #0]
 800230e:	4a09      	ldr	r2, [pc, #36]	; (8002334 <SystemInit+0x68>)
 8002310:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002314:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000U;
 8002316:	4b07      	ldr	r3, [pc, #28]	; (8002334 <SystemInit+0x68>)
 8002318:	2200      	movs	r2, #0
 800231a:	619a      	str	r2, [r3, #24]

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 800231c:	4b04      	ldr	r3, [pc, #16]	; (8002330 <SystemInit+0x64>)
 800231e:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8002322:	609a      	str	r2, [r3, #8]
#endif
}
 8002324:	bf00      	nop
 8002326:	46bd      	mov	sp, r7
 8002328:	f85d 7b04 	ldr.w	r7, [sp], #4
 800232c:	4770      	bx	lr
 800232e:	bf00      	nop
 8002330:	e000ed00 	.word	0xe000ed00
 8002334:	40021000 	.word	0x40021000

08002338 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 8002338:	f8df d034 	ldr.w	sp, [pc, #52]	; 8002370 <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 800233c:	f7ff ffc6 	bl	80022cc <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  movs	r1, #0
 8002340:	2100      	movs	r1, #0
  b	LoopCopyDataInit
 8002342:	e003      	b.n	800234c <LoopCopyDataInit>

08002344 <CopyDataInit>:

CopyDataInit:
	ldr	r3, =_sidata
 8002344:	4b0b      	ldr	r3, [pc, #44]	; (8002374 <LoopForever+0x6>)
	ldr	r3, [r3, r1]
 8002346:	585b      	ldr	r3, [r3, r1]
	str	r3, [r0, r1]
 8002348:	5043      	str	r3, [r0, r1]
	adds	r1, r1, #4
 800234a:	3104      	adds	r1, #4

0800234c <LoopCopyDataInit>:

LoopCopyDataInit:
	ldr	r0, =_sdata
 800234c:	480a      	ldr	r0, [pc, #40]	; (8002378 <LoopForever+0xa>)
	ldr	r3, =_edata
 800234e:	4b0b      	ldr	r3, [pc, #44]	; (800237c <LoopForever+0xe>)
	adds	r2, r0, r1
 8002350:	1842      	adds	r2, r0, r1
	cmp	r2, r3
 8002352:	429a      	cmp	r2, r3
	bcc	CopyDataInit
 8002354:	d3f6      	bcc.n	8002344 <CopyDataInit>
	ldr	r2, =_sbss
 8002356:	4a0a      	ldr	r2, [pc, #40]	; (8002380 <LoopForever+0x12>)
	b	LoopFillZerobss
 8002358:	e002      	b.n	8002360 <LoopFillZerobss>

0800235a <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
	movs	r3, #0
 800235a:	2300      	movs	r3, #0
	str	r3, [r2], #4
 800235c:	f842 3b04 	str.w	r3, [r2], #4

08002360 <LoopFillZerobss>:

LoopFillZerobss:
	ldr	r3, = _ebss
 8002360:	4b08      	ldr	r3, [pc, #32]	; (8002384 <LoopForever+0x16>)
	cmp	r2, r3
 8002362:	429a      	cmp	r2, r3
	bcc	FillZerobss
 8002364:	d3f9      	bcc.n	800235a <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8002366:	f005 f989 	bl	800767c <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 800236a:	f7fe fe7d 	bl	8001068 <main>

0800236e <LoopForever>:

LoopForever:
    b LoopForever
 800236e:	e7fe      	b.n	800236e <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 8002370:	200a0000 	.word	0x200a0000
	ldr	r3, =_sidata
 8002374:	0800a0a0 	.word	0x0800a0a0
	ldr	r0, =_sdata
 8002378:	20000000 	.word	0x20000000
	ldr	r3, =_edata
 800237c:	200001dc 	.word	0x200001dc
	ldr	r2, =_sbss
 8002380:	200001e0 	.word	0x200001e0
	ldr	r3, = _ebss
 8002384:	20000714 	.word	0x20000714

08002388 <ADC1_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8002388:	e7fe      	b.n	8002388 <ADC1_IRQHandler>

0800238a <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800238a:	b580      	push	{r7, lr}
 800238c:	b082      	sub	sp, #8
 800238e:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8002390:	2300      	movs	r3, #0
 8002392:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002394:	2003      	movs	r0, #3
 8002396:	f001 f843 	bl	8003420 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 800239a:	2000      	movs	r0, #0
 800239c:	f000 f80e 	bl	80023bc <HAL_InitTick>
 80023a0:	4603      	mov	r3, r0
 80023a2:	2b00      	cmp	r3, #0
 80023a4:	d002      	beq.n	80023ac <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 80023a6:	2301      	movs	r3, #1
 80023a8:	71fb      	strb	r3, [r7, #7]
 80023aa:	e001      	b.n	80023b0 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 80023ac:	f7ff fc4a 	bl	8001c44 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 80023b0:	79fb      	ldrb	r3, [r7, #7]
}
 80023b2:	4618      	mov	r0, r3
 80023b4:	3708      	adds	r7, #8
 80023b6:	46bd      	mov	sp, r7
 80023b8:	bd80      	pop	{r7, pc}
	...

080023bc <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80023bc:	b580      	push	{r7, lr}
 80023be:	b084      	sub	sp, #16
 80023c0:	af00      	add	r7, sp, #0
 80023c2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 80023c4:	2300      	movs	r3, #0
 80023c6:	73fb      	strb	r3, [r7, #15]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 80023c8:	4b17      	ldr	r3, [pc, #92]	; (8002428 <HAL_InitTick+0x6c>)
 80023ca:	781b      	ldrb	r3, [r3, #0]
 80023cc:	2b00      	cmp	r3, #0
 80023ce:	d023      	beq.n	8002418 <HAL_InitTick+0x5c>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / (uint32_t)uwTickFreq)) == 0U)
 80023d0:	4b16      	ldr	r3, [pc, #88]	; (800242c <HAL_InitTick+0x70>)
 80023d2:	681a      	ldr	r2, [r3, #0]
 80023d4:	4b14      	ldr	r3, [pc, #80]	; (8002428 <HAL_InitTick+0x6c>)
 80023d6:	781b      	ldrb	r3, [r3, #0]
 80023d8:	4619      	mov	r1, r3
 80023da:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80023de:	fbb3 f3f1 	udiv	r3, r3, r1
 80023e2:	fbb2 f3f3 	udiv	r3, r2, r3
 80023e6:	4618      	mov	r0, r3
 80023e8:	f001 f84f 	bl	800348a <HAL_SYSTICK_Config>
 80023ec:	4603      	mov	r3, r0
 80023ee:	2b00      	cmp	r3, #0
 80023f0:	d10f      	bne.n	8002412 <HAL_InitTick+0x56>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80023f2:	687b      	ldr	r3, [r7, #4]
 80023f4:	2b0f      	cmp	r3, #15
 80023f6:	d809      	bhi.n	800240c <HAL_InitTick+0x50>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80023f8:	2200      	movs	r2, #0
 80023fa:	6879      	ldr	r1, [r7, #4]
 80023fc:	f04f 30ff 	mov.w	r0, #4294967295
 8002400:	f001 f819 	bl	8003436 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8002404:	4a0a      	ldr	r2, [pc, #40]	; (8002430 <HAL_InitTick+0x74>)
 8002406:	687b      	ldr	r3, [r7, #4]
 8002408:	6013      	str	r3, [r2, #0]
 800240a:	e007      	b.n	800241c <HAL_InitTick+0x60>
      }
      else
      {
        status = HAL_ERROR;
 800240c:	2301      	movs	r3, #1
 800240e:	73fb      	strb	r3, [r7, #15]
 8002410:	e004      	b.n	800241c <HAL_InitTick+0x60>
      }
    }
    else
    {
      status = HAL_ERROR;
 8002412:	2301      	movs	r3, #1
 8002414:	73fb      	strb	r3, [r7, #15]
 8002416:	e001      	b.n	800241c <HAL_InitTick+0x60>
    }
  }
  else
  {
    status = HAL_ERROR;
 8002418:	2301      	movs	r3, #1
 800241a:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 800241c:	7bfb      	ldrb	r3, [r7, #15]
}
 800241e:	4618      	mov	r0, r3
 8002420:	3710      	adds	r7, #16
 8002422:	46bd      	mov	sp, r7
 8002424:	bd80      	pop	{r7, pc}
 8002426:	bf00      	nop
 8002428:	20000008 	.word	0x20000008
 800242c:	20000000 	.word	0x20000000
 8002430:	20000004 	.word	0x20000004

08002434 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002434:	b480      	push	{r7}
 8002436:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8002438:	4b06      	ldr	r3, [pc, #24]	; (8002454 <HAL_IncTick+0x20>)
 800243a:	781b      	ldrb	r3, [r3, #0]
 800243c:	461a      	mov	r2, r3
 800243e:	4b06      	ldr	r3, [pc, #24]	; (8002458 <HAL_IncTick+0x24>)
 8002440:	681b      	ldr	r3, [r3, #0]
 8002442:	4413      	add	r3, r2
 8002444:	4a04      	ldr	r2, [pc, #16]	; (8002458 <HAL_IncTick+0x24>)
 8002446:	6013      	str	r3, [r2, #0]
}
 8002448:	bf00      	nop
 800244a:	46bd      	mov	sp, r7
 800244c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002450:	4770      	bx	lr
 8002452:	bf00      	nop
 8002454:	20000008 	.word	0x20000008
 8002458:	2000070c 	.word	0x2000070c

0800245c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800245c:	b480      	push	{r7}
 800245e:	af00      	add	r7, sp, #0
  return uwTick;
 8002460:	4b03      	ldr	r3, [pc, #12]	; (8002470 <HAL_GetTick+0x14>)
 8002462:	681b      	ldr	r3, [r3, #0]
}
 8002464:	4618      	mov	r0, r3
 8002466:	46bd      	mov	sp, r7
 8002468:	f85d 7b04 	ldr.w	r7, [sp], #4
 800246c:	4770      	bx	lr
 800246e:	bf00      	nop
 8002470:	2000070c 	.word	0x2000070c

08002474 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002474:	b580      	push	{r7, lr}
 8002476:	b084      	sub	sp, #16
 8002478:	af00      	add	r7, sp, #0
 800247a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 800247c:	f7ff ffee 	bl	800245c <HAL_GetTick>
 8002480:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8002482:	687b      	ldr	r3, [r7, #4]
 8002484:	60fb      	str	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 8002486:	68fb      	ldr	r3, [r7, #12]
 8002488:	f1b3 3fff 	cmp.w	r3, #4294967295
 800248c:	d005      	beq.n	800249a <HAL_Delay+0x26>
  {
    wait += (uint32_t)uwTickFreq;
 800248e:	4b09      	ldr	r3, [pc, #36]	; (80024b4 <HAL_Delay+0x40>)
 8002490:	781b      	ldrb	r3, [r3, #0]
 8002492:	461a      	mov	r2, r3
 8002494:	68fb      	ldr	r3, [r7, #12]
 8002496:	4413      	add	r3, r2
 8002498:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 800249a:	bf00      	nop
 800249c:	f7ff ffde 	bl	800245c <HAL_GetTick>
 80024a0:	4602      	mov	r2, r0
 80024a2:	68bb      	ldr	r3, [r7, #8]
 80024a4:	1ad3      	subs	r3, r2, r3
 80024a6:	68fa      	ldr	r2, [r7, #12]
 80024a8:	429a      	cmp	r2, r3
 80024aa:	d8f7      	bhi.n	800249c <HAL_Delay+0x28>
  {
  }
}
 80024ac:	bf00      	nop
 80024ae:	3710      	adds	r7, #16
 80024b0:	46bd      	mov	sp, r7
 80024b2:	bd80      	pop	{r7, pc}
 80024b4:	20000008 	.word	0x20000008

080024b8 <LL_ADC_SetCommonClock>:
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV128
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV256
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonClock(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t CommonClock)
{
 80024b8:	b480      	push	{r7}
 80024ba:	b083      	sub	sp, #12
 80024bc:	af00      	add	r7, sp, #0
 80024be:	6078      	str	r0, [r7, #4]
 80024c0:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 80024c2:	687b      	ldr	r3, [r7, #4]
 80024c4:	689b      	ldr	r3, [r3, #8]
 80024c6:	f423 127c 	bic.w	r2, r3, #4128768	; 0x3f0000
 80024ca:	683b      	ldr	r3, [r7, #0]
 80024cc:	431a      	orrs	r2, r3
 80024ce:	687b      	ldr	r3, [r7, #4]
 80024d0:	609a      	str	r2, [r3, #8]
}
 80024d2:	bf00      	nop
 80024d4:	370c      	adds	r7, #12
 80024d6:	46bd      	mov	sp, r7
 80024d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024dc:	4770      	bx	lr

080024de <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 80024de:	b480      	push	{r7}
 80024e0:	b083      	sub	sp, #12
 80024e2:	af00      	add	r7, sp, #0
 80024e4:	6078      	str	r0, [r7, #4]
 80024e6:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN, PathInternal);
 80024e8:	687b      	ldr	r3, [r7, #4]
 80024ea:	689b      	ldr	r3, [r3, #8]
 80024ec:	f023 72e0 	bic.w	r2, r3, #29360128	; 0x1c00000
 80024f0:	683b      	ldr	r3, [r7, #0]
 80024f2:	431a      	orrs	r2, r3
 80024f4:	687b      	ldr	r3, [r7, #4]
 80024f6:	609a      	str	r2, [r3, #8]
}
 80024f8:	bf00      	nop
 80024fa:	370c      	adds	r7, #12
 80024fc:	46bd      	mov	sp, r7
 80024fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002502:	4770      	bx	lr

08002504 <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON)
{
 8002504:	b480      	push	{r7}
 8002506:	b083      	sub	sp, #12
 8002508:	af00      	add	r7, sp, #0
 800250a:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 800250c:	687b      	ldr	r3, [r7, #4]
 800250e:	689b      	ldr	r3, [r3, #8]
 8002510:	f003 73e0 	and.w	r3, r3, #29360128	; 0x1c00000
}
 8002514:	4618      	mov	r0, r3
 8002516:	370c      	adds	r7, #12
 8002518:	46bd      	mov	sp, r7
 800251a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800251e:	4770      	bx	lr

08002520 <LL_ADC_SetOffset>:
  *             Other channels are slow channels (0.238 us for 12-bit resolution (ADC conversion rate up to 4.21 Ms/s)).
  * @param  OffsetLevel Value between Min_Data=0x000 and Max_Data=0xFFF
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffset(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t Channel, uint32_t OffsetLevel)
{
 8002520:	b480      	push	{r7}
 8002522:	b087      	sub	sp, #28
 8002524:	af00      	add	r7, sp, #0
 8002526:	60f8      	str	r0, [r7, #12]
 8002528:	60b9      	str	r1, [r7, #8]
 800252a:	607a      	str	r2, [r7, #4]
 800252c:	603b      	str	r3, [r7, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 800252e:	68fb      	ldr	r3, [r7, #12]
 8002530:	3360      	adds	r3, #96	; 0x60
 8002532:	461a      	mov	r2, r3
 8002534:	68bb      	ldr	r3, [r7, #8]
 8002536:	009b      	lsls	r3, r3, #2
 8002538:	4413      	add	r3, r2
 800253a:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 800253c:	697b      	ldr	r3, [r7, #20]
 800253e:	681a      	ldr	r2, [r3, #0]
 8002540:	4b08      	ldr	r3, [pc, #32]	; (8002564 <LL_ADC_SetOffset+0x44>)
 8002542:	4013      	ands	r3, r2
 8002544:	687a      	ldr	r2, [r7, #4]
 8002546:	f002 41f8 	and.w	r1, r2, #2080374784	; 0x7c000000
 800254a:	683a      	ldr	r2, [r7, #0]
 800254c:	430a      	orrs	r2, r1
 800254e:	4313      	orrs	r3, r2
 8002550:	f043 4200 	orr.w	r2, r3, #2147483648	; 0x80000000
 8002554:	697b      	ldr	r3, [r7, #20]
 8002556:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN | ADC_OFR1_OFFSET1_CH | ADC_OFR1_OFFSET1,
             ADC_OFR1_OFFSET1_EN | (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
}
 8002558:	bf00      	nop
 800255a:	371c      	adds	r7, #28
 800255c:	46bd      	mov	sp, r7
 800255e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002562:	4770      	bx	lr
 8002564:	03fff000 	.word	0x03fff000

08002568 <LL_ADC_GetOffsetChannel>:
  *         (1, 2, 3, 4) For ADC channel read back from ADC register,
  *                      comparison with internal channel parameter to be done
  *                      using helper macro @ref __LL_ADC_CHANNEL_INTERNAL_TO_EXTERNAL().
  */
__STATIC_INLINE uint32_t LL_ADC_GetOffsetChannel(ADC_TypeDef *ADCx, uint32_t Offsety)
{
 8002568:	b480      	push	{r7}
 800256a:	b085      	sub	sp, #20
 800256c:	af00      	add	r7, sp, #0
 800256e:	6078      	str	r0, [r7, #4]
 8002570:	6039      	str	r1, [r7, #0]
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8002572:	687b      	ldr	r3, [r7, #4]
 8002574:	3360      	adds	r3, #96	; 0x60
 8002576:	461a      	mov	r2, r3
 8002578:	683b      	ldr	r3, [r7, #0]
 800257a:	009b      	lsls	r3, r3, #2
 800257c:	4413      	add	r3, r2
 800257e:	60fb      	str	r3, [r7, #12]

  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 8002580:	68fb      	ldr	r3, [r7, #12]
 8002582:	681b      	ldr	r3, [r3, #0]
 8002584:	f003 43f8 	and.w	r3, r3, #2080374784	; 0x7c000000
}
 8002588:	4618      	mov	r0, r3
 800258a:	3714      	adds	r7, #20
 800258c:	46bd      	mov	sp, r7
 800258e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002592:	4770      	bx	lr

08002594 <LL_ADC_SetOffsetState>:
  *         @arg @ref LL_ADC_OFFSET_DISABLE
  *         @arg @ref LL_ADC_OFFSET_ENABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetState(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetState)
{
 8002594:	b480      	push	{r7}
 8002596:	b087      	sub	sp, #28
 8002598:	af00      	add	r7, sp, #0
 800259a:	60f8      	str	r0, [r7, #12]
 800259c:	60b9      	str	r1, [r7, #8]
 800259e:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80025a0:	68fb      	ldr	r3, [r7, #12]
 80025a2:	3360      	adds	r3, #96	; 0x60
 80025a4:	461a      	mov	r2, r3
 80025a6:	68bb      	ldr	r3, [r7, #8]
 80025a8:	009b      	lsls	r3, r3, #2
 80025aa:	4413      	add	r3, r2
 80025ac:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 80025ae:	697b      	ldr	r3, [r7, #20]
 80025b0:	681b      	ldr	r3, [r3, #0]
 80025b2:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 80025b6:	687b      	ldr	r3, [r7, #4]
 80025b8:	431a      	orrs	r2, r3
 80025ba:	697b      	ldr	r3, [r7, #20]
 80025bc:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN,
             OffsetState);
}
 80025be:	bf00      	nop
 80025c0:	371c      	adds	r7, #28
 80025c2:	46bd      	mov	sp, r7
 80025c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025c8:	4770      	bx	lr

080025ca <LL_ADC_SetSamplingTimeCommonConfig>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_DEFAULT
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetSamplingTimeCommonConfig(ADC_TypeDef *ADCx, uint32_t SamplingTimeCommonConfig)
{
 80025ca:	b480      	push	{r7}
 80025cc:	b083      	sub	sp, #12
 80025ce:	af00      	add	r7, sp, #0
 80025d0:	6078      	str	r0, [r7, #4]
 80025d2:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->SMPR1, ADC_SMPR1_SMPPLUS, SamplingTimeCommonConfig);
 80025d4:	687b      	ldr	r3, [r7, #4]
 80025d6:	695b      	ldr	r3, [r3, #20]
 80025d8:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 80025dc:	683b      	ldr	r3, [r7, #0]
 80025de:	431a      	orrs	r2, r3
 80025e0:	687b      	ldr	r3, [r7, #4]
 80025e2:	615a      	str	r2, [r3, #20]
}
 80025e4:	bf00      	nop
 80025e6:	370c      	adds	r7, #12
 80025e8:	46bd      	mov	sp, r7
 80025ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025ee:	4770      	bx	lr

080025f0 <LL_ADC_REG_SetSequencerRanks>:
  *         (7) On STM32L4, fast channel (0.188 us for 12-bit resolution (ADC conversion rate up to 5.33 Ms/s)).
  *             Other channels are slow channels (0.238 us for 12-bit resolution (ADC conversion rate up to 4.21 Ms/s)).
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 80025f0:	b480      	push	{r7}
 80025f2:	b087      	sub	sp, #28
 80025f4:	af00      	add	r7, sp, #0
 80025f6:	60f8      	str	r0, [r7, #12]
 80025f8:	60b9      	str	r1, [r7, #8]
 80025fa:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register and register position depending on parameter "Rank".         */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1, ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));
 80025fc:	68fb      	ldr	r3, [r7, #12]
 80025fe:	3330      	adds	r3, #48	; 0x30
 8002600:	461a      	mov	r2, r3
 8002602:	68bb      	ldr	r3, [r7, #8]
 8002604:	0a1b      	lsrs	r3, r3, #8
 8002606:	009b      	lsls	r3, r3, #2
 8002608:	f003 030c 	and.w	r3, r3, #12
 800260c:	4413      	add	r3, r2
 800260e:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8002610:	697b      	ldr	r3, [r7, #20]
 8002612:	681a      	ldr	r2, [r3, #0]
 8002614:	68bb      	ldr	r3, [r7, #8]
 8002616:	f003 031f 	and.w	r3, r3, #31
 800261a:	211f      	movs	r1, #31
 800261c:	fa01 f303 	lsl.w	r3, r1, r3
 8002620:	43db      	mvns	r3, r3
 8002622:	401a      	ands	r2, r3
 8002624:	687b      	ldr	r3, [r7, #4]
 8002626:	0e9b      	lsrs	r3, r3, #26
 8002628:	f003 011f 	and.w	r1, r3, #31
 800262c:	68bb      	ldr	r3, [r7, #8]
 800262e:	f003 031f 	and.w	r3, r3, #31
 8002632:	fa01 f303 	lsl.w	r3, r1, r3
 8002636:	431a      	orrs	r2, r3
 8002638:	697b      	ldr	r3, [r7, #20]
 800263a:	601a      	str	r2, [r3, #0]
             ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS) << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 800263c:	bf00      	nop
 800263e:	371c      	adds	r7, #28
 8002640:	46bd      	mov	sp, r7
 8002642:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002646:	4770      	bx	lr

08002648 <LL_ADC_SetChannelSamplingTime>:
  *             can be replaced by 3.5 ADC clock cycles.
  *             Refer to function @ref LL_ADC_SetSamplingTimeCommonConfig().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 8002648:	b480      	push	{r7}
 800264a:	b087      	sub	sp, #28
 800264c:	af00      	add	r7, sp, #0
 800264e:	60f8      	str	r0, [r7, #12]
 8002650:	60b9      	str	r1, [r7, #8]
 8002652:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "SamplingTime" with bits position     */
  /* in register and register position depending on parameter "Channel".      */
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1, ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));
 8002654:	68fb      	ldr	r3, [r7, #12]
 8002656:	3314      	adds	r3, #20
 8002658:	461a      	mov	r2, r3
 800265a:	68bb      	ldr	r3, [r7, #8]
 800265c:	0e5b      	lsrs	r3, r3, #25
 800265e:	009b      	lsls	r3, r3, #2
 8002660:	f003 0304 	and.w	r3, r3, #4
 8002664:	4413      	add	r3, r2
 8002666:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8002668:	697b      	ldr	r3, [r7, #20]
 800266a:	681a      	ldr	r2, [r3, #0]
 800266c:	68bb      	ldr	r3, [r7, #8]
 800266e:	0d1b      	lsrs	r3, r3, #20
 8002670:	f003 031f 	and.w	r3, r3, #31
 8002674:	2107      	movs	r1, #7
 8002676:	fa01 f303 	lsl.w	r3, r1, r3
 800267a:	43db      	mvns	r3, r3
 800267c:	401a      	ands	r2, r3
 800267e:	68bb      	ldr	r3, [r7, #8]
 8002680:	0d1b      	lsrs	r3, r3, #20
 8002682:	f003 031f 	and.w	r3, r3, #31
 8002686:	6879      	ldr	r1, [r7, #4]
 8002688:	fa01 f303 	lsl.w	r3, r1, r3
 800268c:	431a      	orrs	r2, r3
 800268e:	697b      	ldr	r3, [r7, #20]
 8002690:	601a      	str	r2, [r3, #0]
             ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS),
             SamplingTime   << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS));
}
 8002692:	bf00      	nop
 8002694:	371c      	adds	r7, #28
 8002696:	46bd      	mov	sp, r7
 8002698:	f85d 7b04 	ldr.w	r7, [sp], #4
 800269c:	4770      	bx	lr
	...

080026a0 <LL_ADC_SetChannelSingleDiff>:
  *         @arg @ref LL_ADC_SINGLE_ENDED
  *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSingleDiff(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SingleDiff)
{
 80026a0:	b480      	push	{r7}
 80026a2:	b085      	sub	sp, #20
 80026a4:	af00      	add	r7, sp, #0
 80026a6:	60f8      	str	r0, [r7, #12]
 80026a8:	60b9      	str	r1, [r7, #8]
 80026aa:	607a      	str	r2, [r7, #4]
  /* Bits of channels in single or differential mode are set only for         */
  /* differential mode (for single mode, mask of bits allowed to be set is    */
  /* shifted out of range of bits of channels in single or differential mode. */
  MODIFY_REG(ADCx->DIFSEL,
 80026ac:	68fb      	ldr	r3, [r7, #12]
 80026ae:	f8d3 20b0 	ldr.w	r2, [r3, #176]	; 0xb0
 80026b2:	68bb      	ldr	r3, [r7, #8]
 80026b4:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80026b8:	43db      	mvns	r3, r3
 80026ba:	401a      	ands	r2, r3
 80026bc:	687b      	ldr	r3, [r7, #4]
 80026be:	f003 0318 	and.w	r3, r3, #24
 80026c2:	4908      	ldr	r1, [pc, #32]	; (80026e4 <LL_ADC_SetChannelSingleDiff+0x44>)
 80026c4:	40d9      	lsrs	r1, r3
 80026c6:	68bb      	ldr	r3, [r7, #8]
 80026c8:	400b      	ands	r3, r1
 80026ca:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80026ce:	431a      	orrs	r2, r3
 80026d0:	68fb      	ldr	r3, [r7, #12]
 80026d2:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
             Channel & ADC_SINGLEDIFF_CHANNEL_MASK,
             (Channel & ADC_SINGLEDIFF_CHANNEL_MASK) & (ADC_DIFSEL_DIFSEL >> (SingleDiff & ADC_SINGLEDIFF_CHANNEL_SHIFT_MASK)));
}
 80026d6:	bf00      	nop
 80026d8:	3714      	adds	r7, #20
 80026da:	46bd      	mov	sp, r7
 80026dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026e0:	4770      	bx	lr
 80026e2:	bf00      	nop
 80026e4:	0007ffff 	.word	0x0007ffff

080026e8 <LL_ADC_DisableDeepPowerDown>:
  * @rmtoll CR       DEEPPWD        LL_ADC_DisableDeepPowerDown
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableDeepPowerDown(ADC_TypeDef *ADCx)
{
 80026e8:	b480      	push	{r7}
 80026ea:	b083      	sub	sp, #12
 80026ec:	af00      	add	r7, sp, #0
 80026ee:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 80026f0:	687b      	ldr	r3, [r7, #4]
 80026f2:	689b      	ldr	r3, [r3, #8]
 80026f4:	f023 4320 	bic.w	r3, r3, #2684354560	; 0xa0000000
 80026f8:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 80026fc:	687a      	ldr	r2, [r7, #4]
 80026fe:	6093      	str	r3, [r2, #8]
}
 8002700:	bf00      	nop
 8002702:	370c      	adds	r7, #12
 8002704:	46bd      	mov	sp, r7
 8002706:	f85d 7b04 	ldr.w	r7, [sp], #4
 800270a:	4770      	bx	lr

0800270c <LL_ADC_IsDeepPowerDownEnabled>:
  * @rmtoll CR       DEEPPWD        LL_ADC_IsDeepPowerDownEnabled
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(ADC_TypeDef *ADCx)
{
 800270c:	b480      	push	{r7}
 800270e:	b083      	sub	sp, #12
 8002710:	af00      	add	r7, sp, #0
 8002712:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 8002714:	687b      	ldr	r3, [r7, #4]
 8002716:	689b      	ldr	r3, [r3, #8]
 8002718:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800271c:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8002720:	d101      	bne.n	8002726 <LL_ADC_IsDeepPowerDownEnabled+0x1a>
 8002722:	2301      	movs	r3, #1
 8002724:	e000      	b.n	8002728 <LL_ADC_IsDeepPowerDownEnabled+0x1c>
 8002726:	2300      	movs	r3, #0
}
 8002728:	4618      	mov	r0, r3
 800272a:	370c      	adds	r7, #12
 800272c:	46bd      	mov	sp, r7
 800272e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002732:	4770      	bx	lr

08002734 <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 8002734:	b480      	push	{r7}
 8002736:	b083      	sub	sp, #12
 8002738:	af00      	add	r7, sp, #0
 800273a:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 800273c:	687b      	ldr	r3, [r7, #4]
 800273e:	689b      	ldr	r3, [r3, #8]
 8002740:	f023 4310 	bic.w	r3, r3, #2415919104	; 0x90000000
 8002744:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8002748:	f043 5280 	orr.w	r2, r3, #268435456	; 0x10000000
 800274c:	687b      	ldr	r3, [r7, #4]
 800274e:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 8002750:	bf00      	nop
 8002752:	370c      	adds	r7, #12
 8002754:	46bd      	mov	sp, r7
 8002756:	f85d 7b04 	ldr.w	r7, [sp], #4
 800275a:	4770      	bx	lr

0800275c <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(ADC_TypeDef *ADCx)
{
 800275c:	b480      	push	{r7}
 800275e:	b083      	sub	sp, #12
 8002760:	af00      	add	r7, sp, #0
 8002762:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 8002764:	687b      	ldr	r3, [r7, #4]
 8002766:	689b      	ldr	r3, [r3, #8]
 8002768:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800276c:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8002770:	d101      	bne.n	8002776 <LL_ADC_IsInternalRegulatorEnabled+0x1a>
 8002772:	2301      	movs	r3, #1
 8002774:	e000      	b.n	8002778 <LL_ADC_IsInternalRegulatorEnabled+0x1c>
 8002776:	2300      	movs	r3, #0
}
 8002778:	4618      	mov	r0, r3
 800277a:	370c      	adds	r7, #12
 800277c:	46bd      	mov	sp, r7
 800277e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002782:	4770      	bx	lr

08002784 <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(ADC_TypeDef *ADCx)
{
 8002784:	b480      	push	{r7}
 8002786:	b083      	sub	sp, #12
 8002788:	af00      	add	r7, sp, #0
 800278a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 800278c:	687b      	ldr	r3, [r7, #4]
 800278e:	689b      	ldr	r3, [r3, #8]
 8002790:	f003 0301 	and.w	r3, r3, #1
 8002794:	2b01      	cmp	r3, #1
 8002796:	d101      	bne.n	800279c <LL_ADC_IsEnabled+0x18>
 8002798:	2301      	movs	r3, #1
 800279a:	e000      	b.n	800279e <LL_ADC_IsEnabled+0x1a>
 800279c:	2300      	movs	r3, #0
}
 800279e:	4618      	mov	r0, r3
 80027a0:	370c      	adds	r7, #12
 80027a2:	46bd      	mov	sp, r7
 80027a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027a8:	4770      	bx	lr

080027aa <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(ADC_TypeDef *ADCx)
{
 80027aa:	b480      	push	{r7}
 80027ac:	b083      	sub	sp, #12
 80027ae:	af00      	add	r7, sp, #0
 80027b0:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 80027b2:	687b      	ldr	r3, [r7, #4]
 80027b4:	689b      	ldr	r3, [r3, #8]
 80027b6:	f003 0304 	and.w	r3, r3, #4
 80027ba:	2b04      	cmp	r3, #4
 80027bc:	d101      	bne.n	80027c2 <LL_ADC_REG_IsConversionOngoing+0x18>
 80027be:	2301      	movs	r3, #1
 80027c0:	e000      	b.n	80027c4 <LL_ADC_REG_IsConversionOngoing+0x1a>
 80027c2:	2300      	movs	r3, #0
}
 80027c4:	4618      	mov	r0, r3
 80027c6:	370c      	adds	r7, #12
 80027c8:	46bd      	mov	sp, r7
 80027ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027ce:	4770      	bx	lr

080027d0 <LL_ADC_INJ_IsConversionOngoing>:
  * @rmtoll CR       JADSTART       LL_ADC_INJ_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(ADC_TypeDef *ADCx)
{
 80027d0:	b480      	push	{r7}
 80027d2:	b083      	sub	sp, #12
 80027d4:	af00      	add	r7, sp, #0
 80027d6:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 80027d8:	687b      	ldr	r3, [r7, #4]
 80027da:	689b      	ldr	r3, [r3, #8]
 80027dc:	f003 0308 	and.w	r3, r3, #8
 80027e0:	2b08      	cmp	r3, #8
 80027e2:	d101      	bne.n	80027e8 <LL_ADC_INJ_IsConversionOngoing+0x18>
 80027e4:	2301      	movs	r3, #1
 80027e6:	e000      	b.n	80027ea <LL_ADC_INJ_IsConversionOngoing+0x1a>
 80027e8:	2300      	movs	r3, #0
}
 80027ea:	4618      	mov	r0, r3
 80027ec:	370c      	adds	r7, #12
 80027ee:	46bd      	mov	sp, r7
 80027f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027f4:	4770      	bx	lr
	...

080027f8 <HAL_ADC_Init>:
  *         without  disabling the other ADCs.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 80027f8:	b580      	push	{r7, lr}
 80027fa:	b088      	sub	sp, #32
 80027fc:	af00      	add	r7, sp, #0
 80027fe:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002800:	2300      	movs	r3, #0
 8002802:	77fb      	strb	r3, [r7, #31]
  uint32_t tmpCFGR;
  uint32_t tmp_adc_reg_is_conversion_on_going;
  __IO uint32_t wait_loop_index = 0UL;
 8002804:	2300      	movs	r3, #0
 8002806:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;

  /* Check ADC handle */
  if (hadc == NULL)
 8002808:	687b      	ldr	r3, [r7, #4]
 800280a:	2b00      	cmp	r3, #0
 800280c:	d101      	bne.n	8002812 <HAL_ADC_Init+0x1a>
  {
    return HAL_ERROR;
 800280e:	2301      	movs	r3, #1
 8002810:	e12d      	b.n	8002a6e <HAL_ADC_Init+0x276>
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.OversamplingMode));

  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 8002812:	687b      	ldr	r3, [r7, #4]
 8002814:	691b      	ldr	r3, [r3, #16]
 8002816:	2b00      	cmp	r3, #0
  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8002818:	687b      	ldr	r3, [r7, #4]
 800281a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800281c:	2b00      	cmp	r3, #0
 800281e:	d109      	bne.n	8002834 <HAL_ADC_Init+0x3c>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8002820:	6878      	ldr	r0, [r7, #4]
 8002822:	f7ff fa33 	bl	8001c8c <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8002826:	687b      	ldr	r3, [r7, #4]
 8002828:	2200      	movs	r2, #0
 800282a:	65da      	str	r2, [r3, #92]	; 0x5c

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 800282c:	687b      	ldr	r3, [r7, #4]
 800282e:	2200      	movs	r2, #0
 8002830:	f883 2054 	strb.w	r2, [r3, #84]	; 0x54
  }

  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 8002834:	687b      	ldr	r3, [r7, #4]
 8002836:	681b      	ldr	r3, [r3, #0]
 8002838:	4618      	mov	r0, r3
 800283a:	f7ff ff67 	bl	800270c <LL_ADC_IsDeepPowerDownEnabled>
 800283e:	4603      	mov	r3, r0
 8002840:	2b00      	cmp	r3, #0
 8002842:	d004      	beq.n	800284e <HAL_ADC_Init+0x56>
  {
    /* Disable ADC deep power down mode */
    LL_ADC_DisableDeepPowerDown(hadc->Instance);
 8002844:	687b      	ldr	r3, [r7, #4]
 8002846:	681b      	ldr	r3, [r3, #0]
 8002848:	4618      	mov	r0, r3
 800284a:	f7ff ff4d 	bl	80026e8 <LL_ADC_DisableDeepPowerDown>
    /* System was in deep power down mode, calibration must
     be relaunched or a previously saved calibration factor
     re-applied once the ADC voltage regulator is enabled */
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 800284e:	687b      	ldr	r3, [r7, #4]
 8002850:	681b      	ldr	r3, [r3, #0]
 8002852:	4618      	mov	r0, r3
 8002854:	f7ff ff82 	bl	800275c <LL_ADC_IsInternalRegulatorEnabled>
 8002858:	4603      	mov	r3, r0
 800285a:	2b00      	cmp	r3, #0
 800285c:	d113      	bne.n	8002886 <HAL_ADC_Init+0x8e>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 800285e:	687b      	ldr	r3, [r7, #4]
 8002860:	681b      	ldr	r3, [r3, #0]
 8002862:	4618      	mov	r0, r3
 8002864:	f7ff ff66 	bl	8002734 <LL_ADC_EnableInternalRegulator>

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * (SystemCoreClock / (100000UL * 2UL)));
 8002868:	4b83      	ldr	r3, [pc, #524]	; (8002a78 <HAL_ADC_Init+0x280>)
 800286a:	681b      	ldr	r3, [r3, #0]
 800286c:	099b      	lsrs	r3, r3, #6
 800286e:	4a83      	ldr	r2, [pc, #524]	; (8002a7c <HAL_ADC_Init+0x284>)
 8002870:	fba2 2303 	umull	r2, r3, r2, r3
 8002874:	099b      	lsrs	r3, r3, #6
 8002876:	60bb      	str	r3, [r7, #8]
    while (wait_loop_index != 0UL)
 8002878:	e002      	b.n	8002880 <HAL_ADC_Init+0x88>
    {
      wait_loop_index--;
 800287a:	68bb      	ldr	r3, [r7, #8]
 800287c:	3b01      	subs	r3, #1
 800287e:	60bb      	str	r3, [r7, #8]
    while (wait_loop_index != 0UL)
 8002880:	68bb      	ldr	r3, [r7, #8]
 8002882:	2b00      	cmp	r3, #0
 8002884:	d1f9      	bne.n	800287a <HAL_ADC_Init+0x82>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8002886:	687b      	ldr	r3, [r7, #4]
 8002888:	681b      	ldr	r3, [r3, #0]
 800288a:	4618      	mov	r0, r3
 800288c:	f7ff ff66 	bl	800275c <LL_ADC_IsInternalRegulatorEnabled>
 8002890:	4603      	mov	r3, r0
 8002892:	2b00      	cmp	r3, #0
 8002894:	d10d      	bne.n	80028b2 <HAL_ADC_Init+0xba>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002896:	687b      	ldr	r3, [r7, #4]
 8002898:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800289a:	f043 0210 	orr.w	r2, r3, #16
 800289e:	687b      	ldr	r3, [r7, #4]
 80028a0:	659a      	str	r2, [r3, #88]	; 0x58

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80028a2:	687b      	ldr	r3, [r7, #4]
 80028a4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80028a6:	f043 0201 	orr.w	r2, r3, #1
 80028aa:	687b      	ldr	r3, [r7, #4]
 80028ac:	65da      	str	r2, [r3, #92]	; 0x5c

    tmp_hal_status = HAL_ERROR;
 80028ae:	2301      	movs	r3, #1
 80028b0:	77fb      	strb	r3, [r7, #31]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_reg_is_conversion_on_going = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 80028b2:	687b      	ldr	r3, [r7, #4]
 80028b4:	681b      	ldr	r3, [r3, #0]
 80028b6:	4618      	mov	r0, r3
 80028b8:	f7ff ff77 	bl	80027aa <LL_ADC_REG_IsConversionOngoing>
 80028bc:	6178      	str	r0, [r7, #20]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 80028be:	687b      	ldr	r3, [r7, #4]
 80028c0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80028c2:	f003 0310 	and.w	r3, r3, #16
 80028c6:	2b00      	cmp	r3, #0
 80028c8:	f040 80c8 	bne.w	8002a5c <HAL_ADC_Init+0x264>
      && (tmp_adc_reg_is_conversion_on_going == 0UL)
 80028cc:	697b      	ldr	r3, [r7, #20]
 80028ce:	2b00      	cmp	r3, #0
 80028d0:	f040 80c4 	bne.w	8002a5c <HAL_ADC_Init+0x264>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80028d4:	687b      	ldr	r3, [r7, #4]
 80028d6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80028d8:	f423 7381 	bic.w	r3, r3, #258	; 0x102
 80028dc:	f043 0202 	orr.w	r2, r3, #2
 80028e0:	687b      	ldr	r3, [r7, #4]
 80028e2:	659a      	str	r2, [r3, #88]	; 0x58
    /* Configuration of common ADC parameters                                 */

    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 80028e4:	687b      	ldr	r3, [r7, #4]
 80028e6:	681b      	ldr	r3, [r3, #0]
 80028e8:	4618      	mov	r0, r3
 80028ea:	f7ff ff4b 	bl	8002784 <LL_ADC_IsEnabled>
 80028ee:	4603      	mov	r3, r0
 80028f0:	2b00      	cmp	r3, #0
 80028f2:	d10b      	bne.n	800290c <HAL_ADC_Init+0x114>
    {
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 80028f4:	4862      	ldr	r0, [pc, #392]	; (8002a80 <HAL_ADC_Init+0x288>)
 80028f6:	f7ff ff45 	bl	8002784 <LL_ADC_IsEnabled>
 80028fa:	4603      	mov	r3, r0
 80028fc:	2b00      	cmp	r3, #0
 80028fe:	d105      	bne.n	800290c <HAL_ADC_Init+0x114>
        /*     parameters: MDMA, DMACFG, DELAY, DUAL (set by API                */
        /*     HAL_ADCEx_MultiModeConfigChannel() )                             */
        /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
        /*     (set into HAL_ADC_ConfigChannel() or                             */
        /*     HAL_ADCEx_InjectedConfigChannel() )                              */
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 8002900:	687b      	ldr	r3, [r7, #4]
 8002902:	685b      	ldr	r3, [r3, #4]
 8002904:	4619      	mov	r1, r3
 8002906:	485f      	ldr	r0, [pc, #380]	; (8002a84 <HAL_ADC_Init+0x28c>)
 8002908:	f7ff fdd6 	bl	80024b8 <LL_ADC_SetCommonClock>
    /*  - external trigger polarity                Init.ExternalTrigConvEdge  */
    /*  - continuous conversion mode               Init.ContinuousConvMode    */
    /*  - overrun                                  Init.Overrun               */
    /*  - discontinuous mode                       Init.DiscontinuousConvMode */
    /*  - discontinuous mode channel count         Init.NbrOfDiscConversion   */
    tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 800290c:	687b      	ldr	r3, [r7, #4]
 800290e:	7e5b      	ldrb	r3, [r3, #25]
 8002910:	035a      	lsls	r2, r3, #13
                hadc->Init.Overrun                                                     |
 8002912:	687b      	ldr	r3, [r7, #4]
 8002914:	6b5b      	ldr	r3, [r3, #52]	; 0x34
    tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8002916:	431a      	orrs	r2, r3
                hadc->Init.DataAlign                                                   |
 8002918:	687b      	ldr	r3, [r7, #4]
 800291a:	68db      	ldr	r3, [r3, #12]
                hadc->Init.Overrun                                                     |
 800291c:	431a      	orrs	r2, r3
                hadc->Init.Resolution                                                  |
 800291e:	687b      	ldr	r3, [r7, #4]
 8002920:	689b      	ldr	r3, [r3, #8]
                hadc->Init.DataAlign                                                   |
 8002922:	431a      	orrs	r2, r3
                ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 8002924:	687b      	ldr	r3, [r7, #4]
 8002926:	f893 3020 	ldrb.w	r3, [r3, #32]
 800292a:	041b      	lsls	r3, r3, #16
    tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 800292c:	4313      	orrs	r3, r2
 800292e:	61bb      	str	r3, [r7, #24]

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8002930:	687b      	ldr	r3, [r7, #4]
 8002932:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002936:	2b01      	cmp	r3, #1
 8002938:	d106      	bne.n	8002948 <HAL_ADC_Init+0x150>
    {
      tmpCFGR |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 800293a:	687b      	ldr	r3, [r7, #4]
 800293c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800293e:	3b01      	subs	r3, #1
 8002940:	045b      	lsls	r3, r3, #17
 8002942:	69ba      	ldr	r2, [r7, #24]
 8002944:	4313      	orrs	r3, r2
 8002946:	61bb      	str	r3, [r7, #24]
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8002948:	687b      	ldr	r3, [r7, #4]
 800294a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800294c:	2b00      	cmp	r3, #0
 800294e:	d009      	beq.n	8002964 <HAL_ADC_Init+0x16c>
    {
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8002950:	687b      	ldr	r3, [r7, #4]
 8002952:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002954:	f403 7270 	and.w	r2, r3, #960	; 0x3c0
                  | hadc->Init.ExternalTrigConvEdge
 8002958:	687b      	ldr	r3, [r7, #4]
 800295a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800295c:	4313      	orrs	r3, r2
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 800295e:	69ba      	ldr	r2, [r7, #24]
 8002960:	4313      	orrs	r3, r2
 8002962:	61bb      	str	r3, [r7, #24]
                 );
    }

    /* Update Configuration Register CFGR */
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmpCFGR);
 8002964:	687b      	ldr	r3, [r7, #4]
 8002966:	681b      	ldr	r3, [r3, #0]
 8002968:	68da      	ldr	r2, [r3, #12]
 800296a:	4b47      	ldr	r3, [pc, #284]	; (8002a88 <HAL_ADC_Init+0x290>)
 800296c:	4013      	ands	r3, r2
 800296e:	687a      	ldr	r2, [r7, #4]
 8002970:	6812      	ldr	r2, [r2, #0]
 8002972:	69b9      	ldr	r1, [r7, #24]
 8002974:	430b      	orrs	r3, r1
 8002976:	60d3      	str	r3, [r2, #12]
    /* Parameters that can be updated when ADC is disabled or enabled without */
    /* conversion on going on regular and injected groups:                    */
    /*  - DMA continuous request          Init.DMAContinuousRequests          */
    /*  - LowPowerAutoWait feature        Init.LowPowerAutoWait               */
    /*  - Oversampling parameters         Init.Oversampling                   */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8002978:	687b      	ldr	r3, [r7, #4]
 800297a:	681b      	ldr	r3, [r3, #0]
 800297c:	4618      	mov	r0, r3
 800297e:	f7ff ff14 	bl	80027aa <LL_ADC_REG_IsConversionOngoing>
 8002982:	6138      	str	r0, [r7, #16]
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8002984:	687b      	ldr	r3, [r7, #4]
 8002986:	681b      	ldr	r3, [r3, #0]
 8002988:	4618      	mov	r0, r3
 800298a:	f7ff ff21 	bl	80027d0 <LL_ADC_INJ_IsConversionOngoing>
 800298e:	60f8      	str	r0, [r7, #12]
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8002990:	693b      	ldr	r3, [r7, #16]
 8002992:	2b00      	cmp	r3, #0
 8002994:	d140      	bne.n	8002a18 <HAL_ADC_Init+0x220>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8002996:	68fb      	ldr	r3, [r7, #12]
 8002998:	2b00      	cmp	r3, #0
 800299a:	d13d      	bne.n	8002a18 <HAL_ADC_Init+0x220>
       )
    {
      tmpCFGR = (ADC_CFGR_DFSDM(hadc)                                            |
 800299c:	687b      	ldr	r3, [r7, #4]
 800299e:	6cda      	ldr	r2, [r3, #76]	; 0x4c
                 ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 80029a0:	687b      	ldr	r3, [r7, #4]
 80029a2:	7e1b      	ldrb	r3, [r3, #24]
 80029a4:	039b      	lsls	r3, r3, #14
      tmpCFGR = (ADC_CFGR_DFSDM(hadc)                                            |
 80029a6:	431a      	orrs	r2, r3
                 ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 80029a8:	687b      	ldr	r3, [r7, #4]
 80029aa:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 80029ae:	005b      	lsls	r3, r3, #1
      tmpCFGR = (ADC_CFGR_DFSDM(hadc)                                            |
 80029b0:	4313      	orrs	r3, r2
 80029b2:	61bb      	str	r3, [r7, #24]

      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmpCFGR);
 80029b4:	687b      	ldr	r3, [r7, #4]
 80029b6:	681b      	ldr	r3, [r3, #0]
 80029b8:	68db      	ldr	r3, [r3, #12]
 80029ba:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80029be:	f023 0306 	bic.w	r3, r3, #6
 80029c2:	687a      	ldr	r2, [r7, #4]
 80029c4:	6812      	ldr	r2, [r2, #0]
 80029c6:	69b9      	ldr	r1, [r7, #24]
 80029c8:	430b      	orrs	r3, r1
 80029ca:	60d3      	str	r3, [r2, #12]

      if (hadc->Init.OversamplingMode == ENABLE)
 80029cc:	687b      	ldr	r3, [r7, #4]
 80029ce:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 80029d2:	2b01      	cmp	r3, #1
 80029d4:	d118      	bne.n	8002a08 <HAL_ADC_Init+0x210>
        /* Configuration of Oversampler:                                      */
        /*  - Oversampling Ratio                                              */
        /*  - Right bit shift                                                 */
        /*  - Triggered mode                                                  */
        /*  - Oversampling mode (continued/resumed)                           */
        MODIFY_REG(hadc->Instance->CFGR2,
 80029d6:	687b      	ldr	r3, [r7, #4]
 80029d8:	681b      	ldr	r3, [r3, #0]
 80029da:	691b      	ldr	r3, [r3, #16]
 80029dc:	f423 63ff 	bic.w	r3, r3, #2040	; 0x7f8
 80029e0:	f023 0304 	bic.w	r3, r3, #4
 80029e4:	687a      	ldr	r2, [r7, #4]
 80029e6:	6bd1      	ldr	r1, [r2, #60]	; 0x3c
 80029e8:	687a      	ldr	r2, [r7, #4]
 80029ea:	6c12      	ldr	r2, [r2, #64]	; 0x40
 80029ec:	4311      	orrs	r1, r2
 80029ee:	687a      	ldr	r2, [r7, #4]
 80029f0:	6c52      	ldr	r2, [r2, #68]	; 0x44
 80029f2:	4311      	orrs	r1, r2
 80029f4:	687a      	ldr	r2, [r7, #4]
 80029f6:	6c92      	ldr	r2, [r2, #72]	; 0x48
 80029f8:	430a      	orrs	r2, r1
 80029fa:	431a      	orrs	r2, r3
 80029fc:	687b      	ldr	r3, [r7, #4]
 80029fe:	681b      	ldr	r3, [r3, #0]
 8002a00:	f042 0201 	orr.w	r2, r2, #1
 8002a04:	611a      	str	r2, [r3, #16]
 8002a06:	e007      	b.n	8002a18 <HAL_ADC_Init+0x220>
                  );
      }
      else
      {
        /* Disable ADC oversampling scope on ADC group regular */
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 8002a08:	687b      	ldr	r3, [r7, #4]
 8002a0a:	681b      	ldr	r3, [r3, #0]
 8002a0c:	691a      	ldr	r2, [r3, #16]
 8002a0e:	687b      	ldr	r3, [r7, #4]
 8002a10:	681b      	ldr	r3, [r3, #0]
 8002a12:	f022 0201 	bic.w	r2, r2, #1
 8002a16:	611a      	str	r2, [r3, #16]
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 8002a18:	687b      	ldr	r3, [r7, #4]
 8002a1a:	691b      	ldr	r3, [r3, #16]
 8002a1c:	2b01      	cmp	r3, #1
 8002a1e:	d10c      	bne.n	8002a3a <HAL_ADC_Init+0x242>
    {
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 8002a20:	687b      	ldr	r3, [r7, #4]
 8002a22:	681b      	ldr	r3, [r3, #0]
 8002a24:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002a26:	f023 010f 	bic.w	r1, r3, #15
 8002a2a:	687b      	ldr	r3, [r7, #4]
 8002a2c:	69db      	ldr	r3, [r3, #28]
 8002a2e:	1e5a      	subs	r2, r3, #1
 8002a30:	687b      	ldr	r3, [r7, #4]
 8002a32:	681b      	ldr	r3, [r3, #0]
 8002a34:	430a      	orrs	r2, r1
 8002a36:	631a      	str	r2, [r3, #48]	; 0x30
 8002a38:	e007      	b.n	8002a4a <HAL_ADC_Init+0x252>
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 8002a3a:	687b      	ldr	r3, [r7, #4]
 8002a3c:	681b      	ldr	r3, [r3, #0]
 8002a3e:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8002a40:	687b      	ldr	r3, [r7, #4]
 8002a42:	681b      	ldr	r3, [r3, #0]
 8002a44:	f022 020f 	bic.w	r2, r2, #15
 8002a48:	631a      	str	r2, [r3, #48]	; 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 8002a4a:	687b      	ldr	r3, [r7, #4]
 8002a4c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002a4e:	f023 0303 	bic.w	r3, r3, #3
 8002a52:	f043 0201 	orr.w	r2, r3, #1
 8002a56:	687b      	ldr	r3, [r7, #4]
 8002a58:	659a      	str	r2, [r3, #88]	; 0x58
 8002a5a:	e007      	b.n	8002a6c <HAL_ADC_Init+0x274>
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002a5c:	687b      	ldr	r3, [r7, #4]
 8002a5e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002a60:	f043 0210 	orr.w	r2, r3, #16
 8002a64:	687b      	ldr	r3, [r7, #4]
 8002a66:	659a      	str	r2, [r3, #88]	; 0x58

    tmp_hal_status = HAL_ERROR;
 8002a68:	2301      	movs	r3, #1
 8002a6a:	77fb      	strb	r3, [r7, #31]
  }

  /* Return function status */
  return tmp_hal_status;
 8002a6c:	7ffb      	ldrb	r3, [r7, #31]
}
 8002a6e:	4618      	mov	r0, r3
 8002a70:	3720      	adds	r7, #32
 8002a72:	46bd      	mov	sp, r7
 8002a74:	bd80      	pop	{r7, pc}
 8002a76:	bf00      	nop
 8002a78:	20000000 	.word	0x20000000
 8002a7c:	053e2d63 	.word	0x053e2d63
 8002a80:	50040000 	.word	0x50040000
 8002a84:	50040300 	.word	0x50040300
 8002a88:	fff0c007 	.word	0xfff0c007

08002a8c <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param sConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *sConfig)
{
 8002a8c:	b580      	push	{r7, lr}
 8002a8e:	b0b6      	sub	sp, #216	; 0xd8
 8002a90:	af00      	add	r7, sp, #0
 8002a92:	6078      	str	r0, [r7, #4]
 8002a94:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002a96:	2300      	movs	r3, #0
 8002a98:	f887 30d7 	strb.w	r3, [r7, #215]	; 0xd7
  uint32_t tmpOffsetShifted;
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0UL;
 8002a9c:	2300      	movs	r3, #0
 8002a9e:	60fb      	str	r3, [r7, #12]
  {
    assert_param(IS_ADC_DIFF_CHANNEL(hadc, sConfig->Channel));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8002aa0:	687b      	ldr	r3, [r7, #4]
 8002aa2:	f893 3054 	ldrb.w	r3, [r3, #84]	; 0x54
 8002aa6:	2b01      	cmp	r3, #1
 8002aa8:	d101      	bne.n	8002aae <HAL_ADC_ConfigChannel+0x22>
 8002aaa:	2302      	movs	r3, #2
 8002aac:	e3d4      	b.n	8003258 <HAL_ADC_ConfigChannel+0x7cc>
 8002aae:	687b      	ldr	r3, [r7, #4]
 8002ab0:	2201      	movs	r2, #1
 8002ab2:	f883 2054 	strb.w	r2, [r3, #84]	; 0x54
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8002ab6:	687b      	ldr	r3, [r7, #4]
 8002ab8:	681b      	ldr	r3, [r3, #0]
 8002aba:	4618      	mov	r0, r3
 8002abc:	f7ff fe75 	bl	80027aa <LL_ADC_REG_IsConversionOngoing>
 8002ac0:	4603      	mov	r3, r0
 8002ac2:	2b00      	cmp	r3, #0
 8002ac4:	f040 83b9 	bne.w	800323a <HAL_ADC_ConfigChannel+0x7ae>
    /* Correspondence for compatibility with legacy definition of             */
    /* sequencer ranks in direct number format. This correspondence can       */
    /* be done only on ranks 1 to 5 due to literal values.                    */
    /* Note: Sequencer ranks in direct number format are no more used         */
    /*       and are detected by activating USE_FULL_ASSERT feature.          */
    if (sConfig->Rank <= 5U)
 8002ac8:	683b      	ldr	r3, [r7, #0]
 8002aca:	685b      	ldr	r3, [r3, #4]
 8002acc:	2b05      	cmp	r3, #5
 8002ace:	d824      	bhi.n	8002b1a <HAL_ADC_ConfigChannel+0x8e>
    {
      switch (sConfig->Rank)
 8002ad0:	683b      	ldr	r3, [r7, #0]
 8002ad2:	685b      	ldr	r3, [r3, #4]
 8002ad4:	3b02      	subs	r3, #2
 8002ad6:	2b03      	cmp	r3, #3
 8002ad8:	d81b      	bhi.n	8002b12 <HAL_ADC_ConfigChannel+0x86>
 8002ada:	a201      	add	r2, pc, #4	; (adr r2, 8002ae0 <HAL_ADC_ConfigChannel+0x54>)
 8002adc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002ae0:	08002af1 	.word	0x08002af1
 8002ae4:	08002af9 	.word	0x08002af9
 8002ae8:	08002b01 	.word	0x08002b01
 8002aec:	08002b09 	.word	0x08002b09
      {
        case 2U:
          sConfig->Rank = ADC_REGULAR_RANK_2;
 8002af0:	683b      	ldr	r3, [r7, #0]
 8002af2:	220c      	movs	r2, #12
 8002af4:	605a      	str	r2, [r3, #4]
          break;
 8002af6:	e011      	b.n	8002b1c <HAL_ADC_ConfigChannel+0x90>
        case 3U:
          sConfig->Rank = ADC_REGULAR_RANK_3;
 8002af8:	683b      	ldr	r3, [r7, #0]
 8002afa:	2212      	movs	r2, #18
 8002afc:	605a      	str	r2, [r3, #4]
          break;
 8002afe:	e00d      	b.n	8002b1c <HAL_ADC_ConfigChannel+0x90>
        case 4U:
          sConfig->Rank = ADC_REGULAR_RANK_4;
 8002b00:	683b      	ldr	r3, [r7, #0]
 8002b02:	2218      	movs	r2, #24
 8002b04:	605a      	str	r2, [r3, #4]
          break;
 8002b06:	e009      	b.n	8002b1c <HAL_ADC_ConfigChannel+0x90>
        case 5U:
          sConfig->Rank = ADC_REGULAR_RANK_5;
 8002b08:	683b      	ldr	r3, [r7, #0]
 8002b0a:	f44f 7280 	mov.w	r2, #256	; 0x100
 8002b0e:	605a      	str	r2, [r3, #4]
          break;
 8002b10:	e004      	b.n	8002b1c <HAL_ADC_ConfigChannel+0x90>
        /* case 1U */
        default:
          sConfig->Rank = ADC_REGULAR_RANK_1;
 8002b12:	683b      	ldr	r3, [r7, #0]
 8002b14:	2206      	movs	r2, #6
 8002b16:	605a      	str	r2, [r3, #4]
          break;
 8002b18:	e000      	b.n	8002b1c <HAL_ADC_ConfigChannel+0x90>
      }
    }
 8002b1a:	bf00      	nop
#endif

    /* Set ADC group regular sequence: channel on the selected scan sequence rank */
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, sConfig->Rank, sConfig->Channel);
 8002b1c:	687b      	ldr	r3, [r7, #4]
 8002b1e:	6818      	ldr	r0, [r3, #0]
 8002b20:	683b      	ldr	r3, [r7, #0]
 8002b22:	6859      	ldr	r1, [r3, #4]
 8002b24:	683b      	ldr	r3, [r7, #0]
 8002b26:	681b      	ldr	r3, [r3, #0]
 8002b28:	461a      	mov	r2, r3
 8002b2a:	f7ff fd61 	bl	80025f0 <LL_ADC_REG_SetSequencerRanks>
    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated when ADC is disabled or enabled without   */
    /* conversion on going on regular group:                                    */
    /*  - Channel sampling time                                                 */
    /*  - Channel offset                                                        */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8002b2e:	687b      	ldr	r3, [r7, #4]
 8002b30:	681b      	ldr	r3, [r3, #0]
 8002b32:	4618      	mov	r0, r3
 8002b34:	f7ff fe39 	bl	80027aa <LL_ADC_REG_IsConversionOngoing>
 8002b38:	f8c7 00d0 	str.w	r0, [r7, #208]	; 0xd0
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8002b3c:	687b      	ldr	r3, [r7, #4]
 8002b3e:	681b      	ldr	r3, [r3, #0]
 8002b40:	4618      	mov	r0, r3
 8002b42:	f7ff fe45 	bl	80027d0 <LL_ADC_INJ_IsConversionOngoing>
 8002b46:	f8c7 00cc 	str.w	r0, [r7, #204]	; 0xcc
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8002b4a:	f8d7 30d0 	ldr.w	r3, [r7, #208]	; 0xd0
 8002b4e:	2b00      	cmp	r3, #0
 8002b50:	f040 81c1 	bne.w	8002ed6 <HAL_ADC_ConfigChannel+0x44a>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8002b54:	f8d7 30cc 	ldr.w	r3, [r7, #204]	; 0xcc
 8002b58:	2b00      	cmp	r3, #0
 8002b5a:	f040 81bc 	bne.w	8002ed6 <HAL_ADC_ConfigChannel+0x44a>
       )
    {
#if defined(ADC_SMPR1_SMPPLUS)
      /* Manage specific case of sampling time 3.5 cycles replacing 2.5 cyles */
      if (sConfig->SamplingTime == ADC_SAMPLETIME_3CYCLES_5)
 8002b5e:	683b      	ldr	r3, [r7, #0]
 8002b60:	689b      	ldr	r3, [r3, #8]
 8002b62:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8002b66:	d10f      	bne.n	8002b88 <HAL_ADC_ConfigChannel+0xfc>
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, sConfig->Channel, LL_ADC_SAMPLINGTIME_2CYCLES_5);
 8002b68:	687b      	ldr	r3, [r7, #4]
 8002b6a:	6818      	ldr	r0, [r3, #0]
 8002b6c:	683b      	ldr	r3, [r7, #0]
 8002b6e:	681b      	ldr	r3, [r3, #0]
 8002b70:	2200      	movs	r2, #0
 8002b72:	4619      	mov	r1, r3
 8002b74:	f7ff fd68 	bl	8002648 <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5);
 8002b78:	687b      	ldr	r3, [r7, #4]
 8002b7a:	681b      	ldr	r3, [r3, #0]
 8002b7c:	f04f 4100 	mov.w	r1, #2147483648	; 0x80000000
 8002b80:	4618      	mov	r0, r3
 8002b82:	f7ff fd22 	bl	80025ca <LL_ADC_SetSamplingTimeCommonConfig>
 8002b86:	e00e      	b.n	8002ba6 <HAL_ADC_ConfigChannel+0x11a>
      }
      else
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, sConfig->Channel, sConfig->SamplingTime);
 8002b88:	687b      	ldr	r3, [r7, #4]
 8002b8a:	6818      	ldr	r0, [r3, #0]
 8002b8c:	683b      	ldr	r3, [r7, #0]
 8002b8e:	6819      	ldr	r1, [r3, #0]
 8002b90:	683b      	ldr	r3, [r7, #0]
 8002b92:	689b      	ldr	r3, [r3, #8]
 8002b94:	461a      	mov	r2, r3
 8002b96:	f7ff fd57 	bl	8002648 <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_DEFAULT);
 8002b9a:	687b      	ldr	r3, [r7, #4]
 8002b9c:	681b      	ldr	r3, [r3, #0]
 8002b9e:	2100      	movs	r1, #0
 8002ba0:	4618      	mov	r0, r3
 8002ba2:	f7ff fd12 	bl	80025ca <LL_ADC_SetSamplingTimeCommonConfig>

      /* Configure the offset: offset enable/disable, channel, offset value */

      /* Shift the offset with respect to the selected ADC resolution. */
      /* Offset has to be left-aligned on bit 11, the LSB (right bits) are set to 0 */
      tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)sConfig->Offset);
 8002ba6:	683b      	ldr	r3, [r7, #0]
 8002ba8:	695a      	ldr	r2, [r3, #20]
 8002baa:	687b      	ldr	r3, [r7, #4]
 8002bac:	681b      	ldr	r3, [r3, #0]
 8002bae:	68db      	ldr	r3, [r3, #12]
 8002bb0:	08db      	lsrs	r3, r3, #3
 8002bb2:	f003 0303 	and.w	r3, r3, #3
 8002bb6:	005b      	lsls	r3, r3, #1
 8002bb8:	fa02 f303 	lsl.w	r3, r2, r3
 8002bbc:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8

      if (sConfig->OffsetNumber != ADC_OFFSET_NONE)
 8002bc0:	683b      	ldr	r3, [r7, #0]
 8002bc2:	691b      	ldr	r3, [r3, #16]
 8002bc4:	2b04      	cmp	r3, #4
 8002bc6:	d00a      	beq.n	8002bde <HAL_ADC_ConfigChannel+0x152>
      {
        /* Set ADC selected offset number */
        LL_ADC_SetOffset(hadc->Instance, sConfig->OffsetNumber, sConfig->Channel, tmpOffsetShifted);
 8002bc8:	687b      	ldr	r3, [r7, #4]
 8002bca:	6818      	ldr	r0, [r3, #0]
 8002bcc:	683b      	ldr	r3, [r7, #0]
 8002bce:	6919      	ldr	r1, [r3, #16]
 8002bd0:	683b      	ldr	r3, [r7, #0]
 8002bd2:	681a      	ldr	r2, [r3, #0]
 8002bd4:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 8002bd8:	f7ff fca2 	bl	8002520 <LL_ADC_SetOffset>
 8002bdc:	e17b      	b.n	8002ed6 <HAL_ADC_ConfigChannel+0x44a>
      }
      else
      {
        /* Scan each offset register to check if the selected channel is targeted. */
        /* If this is the case, the corresponding offset number is disabled.       */
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 8002bde:	687b      	ldr	r3, [r7, #4]
 8002be0:	681b      	ldr	r3, [r3, #0]
 8002be2:	2100      	movs	r1, #0
 8002be4:	4618      	mov	r0, r3
 8002be6:	f7ff fcbf 	bl	8002568 <LL_ADC_GetOffsetChannel>
 8002bea:	4603      	mov	r3, r0
 8002bec:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002bf0:	2b00      	cmp	r3, #0
 8002bf2:	d10a      	bne.n	8002c0a <HAL_ADC_ConfigChannel+0x17e>
 8002bf4:	687b      	ldr	r3, [r7, #4]
 8002bf6:	681b      	ldr	r3, [r3, #0]
 8002bf8:	2100      	movs	r1, #0
 8002bfa:	4618      	mov	r0, r3
 8002bfc:	f7ff fcb4 	bl	8002568 <LL_ADC_GetOffsetChannel>
 8002c00:	4603      	mov	r3, r0
 8002c02:	0e9b      	lsrs	r3, r3, #26
 8002c04:	f003 021f 	and.w	r2, r3, #31
 8002c08:	e01e      	b.n	8002c48 <HAL_ADC_ConfigChannel+0x1bc>
 8002c0a:	687b      	ldr	r3, [r7, #4]
 8002c0c:	681b      	ldr	r3, [r3, #0]
 8002c0e:	2100      	movs	r1, #0
 8002c10:	4618      	mov	r0, r3
 8002c12:	f7ff fca9 	bl	8002568 <LL_ADC_GetOffsetChannel>
 8002c16:	4603      	mov	r3, r0
 8002c18:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002c1c:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 8002c20:	fa93 f3a3 	rbit	r3, r3
 8002c24:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8002c28:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 8002c2c:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 8002c30:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 8002c34:	2b00      	cmp	r3, #0
 8002c36:	d101      	bne.n	8002c3c <HAL_ADC_ConfigChannel+0x1b0>
  {
    return 32U;
 8002c38:	2320      	movs	r3, #32
 8002c3a:	e004      	b.n	8002c46 <HAL_ADC_ConfigChannel+0x1ba>
  }
  return __builtin_clz(value);
 8002c3c:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 8002c40:	fab3 f383 	clz	r3, r3
 8002c44:	b2db      	uxtb	r3, r3
 8002c46:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8002c48:	683b      	ldr	r3, [r7, #0]
 8002c4a:	681b      	ldr	r3, [r3, #0]
 8002c4c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002c50:	2b00      	cmp	r3, #0
 8002c52:	d105      	bne.n	8002c60 <HAL_ADC_ConfigChannel+0x1d4>
 8002c54:	683b      	ldr	r3, [r7, #0]
 8002c56:	681b      	ldr	r3, [r3, #0]
 8002c58:	0e9b      	lsrs	r3, r3, #26
 8002c5a:	f003 031f 	and.w	r3, r3, #31
 8002c5e:	e018      	b.n	8002c92 <HAL_ADC_ConfigChannel+0x206>
 8002c60:	683b      	ldr	r3, [r7, #0]
 8002c62:	681b      	ldr	r3, [r3, #0]
 8002c64:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002c68:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
 8002c6c:	fa93 f3a3 	rbit	r3, r3
 8002c70:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
  return result;
 8002c74:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8002c78:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
  if (value == 0U)
 8002c7c:	f8d7 30b4 	ldr.w	r3, [r7, #180]	; 0xb4
 8002c80:	2b00      	cmp	r3, #0
 8002c82:	d101      	bne.n	8002c88 <HAL_ADC_ConfigChannel+0x1fc>
    return 32U;
 8002c84:	2320      	movs	r3, #32
 8002c86:	e004      	b.n	8002c92 <HAL_ADC_ConfigChannel+0x206>
  return __builtin_clz(value);
 8002c88:	f8d7 30b4 	ldr.w	r3, [r7, #180]	; 0xb4
 8002c8c:	fab3 f383 	clz	r3, r3
 8002c90:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 8002c92:	429a      	cmp	r2, r3
 8002c94:	d106      	bne.n	8002ca4 <HAL_ADC_ConfigChannel+0x218>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_1, LL_ADC_OFFSET_DISABLE);
 8002c96:	687b      	ldr	r3, [r7, #4]
 8002c98:	681b      	ldr	r3, [r3, #0]
 8002c9a:	2200      	movs	r2, #0
 8002c9c:	2100      	movs	r1, #0
 8002c9e:	4618      	mov	r0, r3
 8002ca0:	f7ff fc78 	bl	8002594 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8002ca4:	687b      	ldr	r3, [r7, #4]
 8002ca6:	681b      	ldr	r3, [r3, #0]
 8002ca8:	2101      	movs	r1, #1
 8002caa:	4618      	mov	r0, r3
 8002cac:	f7ff fc5c 	bl	8002568 <LL_ADC_GetOffsetChannel>
 8002cb0:	4603      	mov	r3, r0
 8002cb2:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002cb6:	2b00      	cmp	r3, #0
 8002cb8:	d10a      	bne.n	8002cd0 <HAL_ADC_ConfigChannel+0x244>
 8002cba:	687b      	ldr	r3, [r7, #4]
 8002cbc:	681b      	ldr	r3, [r3, #0]
 8002cbe:	2101      	movs	r1, #1
 8002cc0:	4618      	mov	r0, r3
 8002cc2:	f7ff fc51 	bl	8002568 <LL_ADC_GetOffsetChannel>
 8002cc6:	4603      	mov	r3, r0
 8002cc8:	0e9b      	lsrs	r3, r3, #26
 8002cca:	f003 021f 	and.w	r2, r3, #31
 8002cce:	e01e      	b.n	8002d0e <HAL_ADC_ConfigChannel+0x282>
 8002cd0:	687b      	ldr	r3, [r7, #4]
 8002cd2:	681b      	ldr	r3, [r3, #0]
 8002cd4:	2101      	movs	r1, #1
 8002cd6:	4618      	mov	r0, r3
 8002cd8:	f7ff fc46 	bl	8002568 <LL_ADC_GetOffsetChannel>
 8002cdc:	4603      	mov	r3, r0
 8002cde:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002ce2:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 8002ce6:	fa93 f3a3 	rbit	r3, r3
 8002cea:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
  return result;
 8002cee:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8002cf2:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
  if (value == 0U)
 8002cf6:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 8002cfa:	2b00      	cmp	r3, #0
 8002cfc:	d101      	bne.n	8002d02 <HAL_ADC_ConfigChannel+0x276>
    return 32U;
 8002cfe:	2320      	movs	r3, #32
 8002d00:	e004      	b.n	8002d0c <HAL_ADC_ConfigChannel+0x280>
  return __builtin_clz(value);
 8002d02:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 8002d06:	fab3 f383 	clz	r3, r3
 8002d0a:	b2db      	uxtb	r3, r3
 8002d0c:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8002d0e:	683b      	ldr	r3, [r7, #0]
 8002d10:	681b      	ldr	r3, [r3, #0]
 8002d12:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002d16:	2b00      	cmp	r3, #0
 8002d18:	d105      	bne.n	8002d26 <HAL_ADC_ConfigChannel+0x29a>
 8002d1a:	683b      	ldr	r3, [r7, #0]
 8002d1c:	681b      	ldr	r3, [r3, #0]
 8002d1e:	0e9b      	lsrs	r3, r3, #26
 8002d20:	f003 031f 	and.w	r3, r3, #31
 8002d24:	e018      	b.n	8002d58 <HAL_ADC_ConfigChannel+0x2cc>
 8002d26:	683b      	ldr	r3, [r7, #0]
 8002d28:	681b      	ldr	r3, [r3, #0]
 8002d2a:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002d2e:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8002d32:	fa93 f3a3 	rbit	r3, r3
 8002d36:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
  return result;
 8002d3a:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 8002d3e:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
  if (value == 0U)
 8002d42:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8002d46:	2b00      	cmp	r3, #0
 8002d48:	d101      	bne.n	8002d4e <HAL_ADC_ConfigChannel+0x2c2>
    return 32U;
 8002d4a:	2320      	movs	r3, #32
 8002d4c:	e004      	b.n	8002d58 <HAL_ADC_ConfigChannel+0x2cc>
  return __builtin_clz(value);
 8002d4e:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8002d52:	fab3 f383 	clz	r3, r3
 8002d56:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8002d58:	429a      	cmp	r2, r3
 8002d5a:	d106      	bne.n	8002d6a <HAL_ADC_ConfigChannel+0x2de>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_2, LL_ADC_OFFSET_DISABLE);
 8002d5c:	687b      	ldr	r3, [r7, #4]
 8002d5e:	681b      	ldr	r3, [r3, #0]
 8002d60:	2200      	movs	r2, #0
 8002d62:	2101      	movs	r1, #1
 8002d64:	4618      	mov	r0, r3
 8002d66:	f7ff fc15 	bl	8002594 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8002d6a:	687b      	ldr	r3, [r7, #4]
 8002d6c:	681b      	ldr	r3, [r3, #0]
 8002d6e:	2102      	movs	r1, #2
 8002d70:	4618      	mov	r0, r3
 8002d72:	f7ff fbf9 	bl	8002568 <LL_ADC_GetOffsetChannel>
 8002d76:	4603      	mov	r3, r0
 8002d78:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002d7c:	2b00      	cmp	r3, #0
 8002d7e:	d10a      	bne.n	8002d96 <HAL_ADC_ConfigChannel+0x30a>
 8002d80:	687b      	ldr	r3, [r7, #4]
 8002d82:	681b      	ldr	r3, [r3, #0]
 8002d84:	2102      	movs	r1, #2
 8002d86:	4618      	mov	r0, r3
 8002d88:	f7ff fbee 	bl	8002568 <LL_ADC_GetOffsetChannel>
 8002d8c:	4603      	mov	r3, r0
 8002d8e:	0e9b      	lsrs	r3, r3, #26
 8002d90:	f003 021f 	and.w	r2, r3, #31
 8002d94:	e01e      	b.n	8002dd4 <HAL_ADC_ConfigChannel+0x348>
 8002d96:	687b      	ldr	r3, [r7, #4]
 8002d98:	681b      	ldr	r3, [r3, #0]
 8002d9a:	2102      	movs	r1, #2
 8002d9c:	4618      	mov	r0, r3
 8002d9e:	f7ff fbe3 	bl	8002568 <LL_ADC_GetOffsetChannel>
 8002da2:	4603      	mov	r3, r0
 8002da4:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002da8:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8002dac:	fa93 f3a3 	rbit	r3, r3
 8002db0:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
  return result;
 8002db4:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8002db8:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
  if (value == 0U)
 8002dbc:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8002dc0:	2b00      	cmp	r3, #0
 8002dc2:	d101      	bne.n	8002dc8 <HAL_ADC_ConfigChannel+0x33c>
    return 32U;
 8002dc4:	2320      	movs	r3, #32
 8002dc6:	e004      	b.n	8002dd2 <HAL_ADC_ConfigChannel+0x346>
  return __builtin_clz(value);
 8002dc8:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8002dcc:	fab3 f383 	clz	r3, r3
 8002dd0:	b2db      	uxtb	r3, r3
 8002dd2:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8002dd4:	683b      	ldr	r3, [r7, #0]
 8002dd6:	681b      	ldr	r3, [r3, #0]
 8002dd8:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002ddc:	2b00      	cmp	r3, #0
 8002dde:	d105      	bne.n	8002dec <HAL_ADC_ConfigChannel+0x360>
 8002de0:	683b      	ldr	r3, [r7, #0]
 8002de2:	681b      	ldr	r3, [r3, #0]
 8002de4:	0e9b      	lsrs	r3, r3, #26
 8002de6:	f003 031f 	and.w	r3, r3, #31
 8002dea:	e016      	b.n	8002e1a <HAL_ADC_ConfigChannel+0x38e>
 8002dec:	683b      	ldr	r3, [r7, #0]
 8002dee:	681b      	ldr	r3, [r3, #0]
 8002df0:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002df4:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8002df8:	fa93 f3a3 	rbit	r3, r3
 8002dfc:	67fb      	str	r3, [r7, #124]	; 0x7c
  return result;
 8002dfe:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8002e00:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
  if (value == 0U)
 8002e04:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8002e08:	2b00      	cmp	r3, #0
 8002e0a:	d101      	bne.n	8002e10 <HAL_ADC_ConfigChannel+0x384>
    return 32U;
 8002e0c:	2320      	movs	r3, #32
 8002e0e:	e004      	b.n	8002e1a <HAL_ADC_ConfigChannel+0x38e>
  return __builtin_clz(value);
 8002e10:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8002e14:	fab3 f383 	clz	r3, r3
 8002e18:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8002e1a:	429a      	cmp	r2, r3
 8002e1c:	d106      	bne.n	8002e2c <HAL_ADC_ConfigChannel+0x3a0>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_3, LL_ADC_OFFSET_DISABLE);
 8002e1e:	687b      	ldr	r3, [r7, #4]
 8002e20:	681b      	ldr	r3, [r3, #0]
 8002e22:	2200      	movs	r2, #0
 8002e24:	2102      	movs	r1, #2
 8002e26:	4618      	mov	r0, r3
 8002e28:	f7ff fbb4 	bl	8002594 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8002e2c:	687b      	ldr	r3, [r7, #4]
 8002e2e:	681b      	ldr	r3, [r3, #0]
 8002e30:	2103      	movs	r1, #3
 8002e32:	4618      	mov	r0, r3
 8002e34:	f7ff fb98 	bl	8002568 <LL_ADC_GetOffsetChannel>
 8002e38:	4603      	mov	r3, r0
 8002e3a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002e3e:	2b00      	cmp	r3, #0
 8002e40:	d10a      	bne.n	8002e58 <HAL_ADC_ConfigChannel+0x3cc>
 8002e42:	687b      	ldr	r3, [r7, #4]
 8002e44:	681b      	ldr	r3, [r3, #0]
 8002e46:	2103      	movs	r1, #3
 8002e48:	4618      	mov	r0, r3
 8002e4a:	f7ff fb8d 	bl	8002568 <LL_ADC_GetOffsetChannel>
 8002e4e:	4603      	mov	r3, r0
 8002e50:	0e9b      	lsrs	r3, r3, #26
 8002e52:	f003 021f 	and.w	r2, r3, #31
 8002e56:	e017      	b.n	8002e88 <HAL_ADC_ConfigChannel+0x3fc>
 8002e58:	687b      	ldr	r3, [r7, #4]
 8002e5a:	681b      	ldr	r3, [r3, #0]
 8002e5c:	2103      	movs	r1, #3
 8002e5e:	4618      	mov	r0, r3
 8002e60:	f7ff fb82 	bl	8002568 <LL_ADC_GetOffsetChannel>
 8002e64:	4603      	mov	r3, r0
 8002e66:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002e68:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8002e6a:	fa93 f3a3 	rbit	r3, r3
 8002e6e:	673b      	str	r3, [r7, #112]	; 0x70
  return result;
 8002e70:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8002e72:	67bb      	str	r3, [r7, #120]	; 0x78
  if (value == 0U)
 8002e74:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8002e76:	2b00      	cmp	r3, #0
 8002e78:	d101      	bne.n	8002e7e <HAL_ADC_ConfigChannel+0x3f2>
    return 32U;
 8002e7a:	2320      	movs	r3, #32
 8002e7c:	e003      	b.n	8002e86 <HAL_ADC_ConfigChannel+0x3fa>
  return __builtin_clz(value);
 8002e7e:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8002e80:	fab3 f383 	clz	r3, r3
 8002e84:	b2db      	uxtb	r3, r3
 8002e86:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8002e88:	683b      	ldr	r3, [r7, #0]
 8002e8a:	681b      	ldr	r3, [r3, #0]
 8002e8c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002e90:	2b00      	cmp	r3, #0
 8002e92:	d105      	bne.n	8002ea0 <HAL_ADC_ConfigChannel+0x414>
 8002e94:	683b      	ldr	r3, [r7, #0]
 8002e96:	681b      	ldr	r3, [r3, #0]
 8002e98:	0e9b      	lsrs	r3, r3, #26
 8002e9a:	f003 031f 	and.w	r3, r3, #31
 8002e9e:	e011      	b.n	8002ec4 <HAL_ADC_ConfigChannel+0x438>
 8002ea0:	683b      	ldr	r3, [r7, #0]
 8002ea2:	681b      	ldr	r3, [r3, #0]
 8002ea4:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002ea6:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8002ea8:	fa93 f3a3 	rbit	r3, r3
 8002eac:	667b      	str	r3, [r7, #100]	; 0x64
  return result;
 8002eae:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8002eb0:	66fb      	str	r3, [r7, #108]	; 0x6c
  if (value == 0U)
 8002eb2:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8002eb4:	2b00      	cmp	r3, #0
 8002eb6:	d101      	bne.n	8002ebc <HAL_ADC_ConfigChannel+0x430>
    return 32U;
 8002eb8:	2320      	movs	r3, #32
 8002eba:	e003      	b.n	8002ec4 <HAL_ADC_ConfigChannel+0x438>
  return __builtin_clz(value);
 8002ebc:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8002ebe:	fab3 f383 	clz	r3, r3
 8002ec2:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8002ec4:	429a      	cmp	r2, r3
 8002ec6:	d106      	bne.n	8002ed6 <HAL_ADC_ConfigChannel+0x44a>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_4, LL_ADC_OFFSET_DISABLE);
 8002ec8:	687b      	ldr	r3, [r7, #4]
 8002eca:	681b      	ldr	r3, [r3, #0]
 8002ecc:	2200      	movs	r2, #0
 8002ece:	2103      	movs	r1, #3
 8002ed0:	4618      	mov	r0, r3
 8002ed2:	f7ff fb5f 	bl	8002594 <LL_ADC_SetOffsetState>
    }

    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated only when ADC is disabled:                */
    /*  - Single or differential mode                                           */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8002ed6:	687b      	ldr	r3, [r7, #4]
 8002ed8:	681b      	ldr	r3, [r3, #0]
 8002eda:	4618      	mov	r0, r3
 8002edc:	f7ff fc52 	bl	8002784 <LL_ADC_IsEnabled>
 8002ee0:	4603      	mov	r3, r0
 8002ee2:	2b00      	cmp	r3, #0
 8002ee4:	f040 8140 	bne.w	8003168 <HAL_ADC_ConfigChannel+0x6dc>
    {
      /* Set mode single-ended or differential input of the selected ADC channel */
      LL_ADC_SetChannelSingleDiff(hadc->Instance, sConfig->Channel, sConfig->SingleDiff);
 8002ee8:	687b      	ldr	r3, [r7, #4]
 8002eea:	6818      	ldr	r0, [r3, #0]
 8002eec:	683b      	ldr	r3, [r7, #0]
 8002eee:	6819      	ldr	r1, [r3, #0]
 8002ef0:	683b      	ldr	r3, [r7, #0]
 8002ef2:	68db      	ldr	r3, [r3, #12]
 8002ef4:	461a      	mov	r2, r3
 8002ef6:	f7ff fbd3 	bl	80026a0 <LL_ADC_SetChannelSingleDiff>

      /* Configuration of differential mode */
      if (sConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 8002efa:	683b      	ldr	r3, [r7, #0]
 8002efc:	68db      	ldr	r3, [r3, #12]
 8002efe:	4a8f      	ldr	r2, [pc, #572]	; (800313c <HAL_ADC_ConfigChannel+0x6b0>)
 8002f00:	4293      	cmp	r3, r2
 8002f02:	f040 8131 	bne.w	8003168 <HAL_ADC_ConfigChannel+0x6dc>
      {
        /* Set sampling time of the selected ADC channel */
        /* Note: ADC channel number masked with value "0x1F" to ensure shift value within 32 bits range */
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8002f06:	687b      	ldr	r3, [r7, #4]
 8002f08:	6818      	ldr	r0, [r3, #0]
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 8002f0a:	683b      	ldr	r3, [r7, #0]
 8002f0c:	681b      	ldr	r3, [r3, #0]
 8002f0e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002f12:	2b00      	cmp	r3, #0
 8002f14:	d10b      	bne.n	8002f2e <HAL_ADC_ConfigChannel+0x4a2>
 8002f16:	683b      	ldr	r3, [r7, #0]
 8002f18:	681b      	ldr	r3, [r3, #0]
 8002f1a:	0e9b      	lsrs	r3, r3, #26
 8002f1c:	3301      	adds	r3, #1
 8002f1e:	f003 031f 	and.w	r3, r3, #31
 8002f22:	2b09      	cmp	r3, #9
 8002f24:	bf94      	ite	ls
 8002f26:	2301      	movls	r3, #1
 8002f28:	2300      	movhi	r3, #0
 8002f2a:	b2db      	uxtb	r3, r3
 8002f2c:	e019      	b.n	8002f62 <HAL_ADC_ConfigChannel+0x4d6>
 8002f2e:	683b      	ldr	r3, [r7, #0]
 8002f30:	681b      	ldr	r3, [r3, #0]
 8002f32:	65fb      	str	r3, [r7, #92]	; 0x5c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002f34:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8002f36:	fa93 f3a3 	rbit	r3, r3
 8002f3a:	65bb      	str	r3, [r7, #88]	; 0x58
  return result;
 8002f3c:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8002f3e:	663b      	str	r3, [r7, #96]	; 0x60
  if (value == 0U)
 8002f40:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8002f42:	2b00      	cmp	r3, #0
 8002f44:	d101      	bne.n	8002f4a <HAL_ADC_ConfigChannel+0x4be>
    return 32U;
 8002f46:	2320      	movs	r3, #32
 8002f48:	e003      	b.n	8002f52 <HAL_ADC_ConfigChannel+0x4c6>
  return __builtin_clz(value);
 8002f4a:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8002f4c:	fab3 f383 	clz	r3, r3
 8002f50:	b2db      	uxtb	r3, r3
 8002f52:	3301      	adds	r3, #1
 8002f54:	f003 031f 	and.w	r3, r3, #31
 8002f58:	2b09      	cmp	r3, #9
 8002f5a:	bf94      	ite	ls
 8002f5c:	2301      	movls	r3, #1
 8002f5e:	2300      	movhi	r3, #0
 8002f60:	b2db      	uxtb	r3, r3
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8002f62:	2b00      	cmp	r3, #0
 8002f64:	d079      	beq.n	800305a <HAL_ADC_ConfigChannel+0x5ce>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 8002f66:	683b      	ldr	r3, [r7, #0]
 8002f68:	681b      	ldr	r3, [r3, #0]
 8002f6a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002f6e:	2b00      	cmp	r3, #0
 8002f70:	d107      	bne.n	8002f82 <HAL_ADC_ConfigChannel+0x4f6>
 8002f72:	683b      	ldr	r3, [r7, #0]
 8002f74:	681b      	ldr	r3, [r3, #0]
 8002f76:	0e9b      	lsrs	r3, r3, #26
 8002f78:	3301      	adds	r3, #1
 8002f7a:	069b      	lsls	r3, r3, #26
 8002f7c:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8002f80:	e015      	b.n	8002fae <HAL_ADC_ConfigChannel+0x522>
 8002f82:	683b      	ldr	r3, [r7, #0]
 8002f84:	681b      	ldr	r3, [r3, #0]
 8002f86:	653b      	str	r3, [r7, #80]	; 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002f88:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8002f8a:	fa93 f3a3 	rbit	r3, r3
 8002f8e:	64fb      	str	r3, [r7, #76]	; 0x4c
  return result;
 8002f90:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8002f92:	657b      	str	r3, [r7, #84]	; 0x54
  if (value == 0U)
 8002f94:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8002f96:	2b00      	cmp	r3, #0
 8002f98:	d101      	bne.n	8002f9e <HAL_ADC_ConfigChannel+0x512>
    return 32U;
 8002f9a:	2320      	movs	r3, #32
 8002f9c:	e003      	b.n	8002fa6 <HAL_ADC_ConfigChannel+0x51a>
  return __builtin_clz(value);
 8002f9e:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8002fa0:	fab3 f383 	clz	r3, r3
 8002fa4:	b2db      	uxtb	r3, r3
 8002fa6:	3301      	adds	r3, #1
 8002fa8:	069b      	lsls	r3, r3, #26
 8002faa:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8002fae:	683b      	ldr	r3, [r7, #0]
 8002fb0:	681b      	ldr	r3, [r3, #0]
 8002fb2:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002fb6:	2b00      	cmp	r3, #0
 8002fb8:	d109      	bne.n	8002fce <HAL_ADC_ConfigChannel+0x542>
 8002fba:	683b      	ldr	r3, [r7, #0]
 8002fbc:	681b      	ldr	r3, [r3, #0]
 8002fbe:	0e9b      	lsrs	r3, r3, #26
 8002fc0:	3301      	adds	r3, #1
 8002fc2:	f003 031f 	and.w	r3, r3, #31
 8002fc6:	2101      	movs	r1, #1
 8002fc8:	fa01 f303 	lsl.w	r3, r1, r3
 8002fcc:	e017      	b.n	8002ffe <HAL_ADC_ConfigChannel+0x572>
 8002fce:	683b      	ldr	r3, [r7, #0]
 8002fd0:	681b      	ldr	r3, [r3, #0]
 8002fd2:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002fd4:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8002fd6:	fa93 f3a3 	rbit	r3, r3
 8002fda:	643b      	str	r3, [r7, #64]	; 0x40
  return result;
 8002fdc:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8002fde:	64bb      	str	r3, [r7, #72]	; 0x48
  if (value == 0U)
 8002fe0:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8002fe2:	2b00      	cmp	r3, #0
 8002fe4:	d101      	bne.n	8002fea <HAL_ADC_ConfigChannel+0x55e>
    return 32U;
 8002fe6:	2320      	movs	r3, #32
 8002fe8:	e003      	b.n	8002ff2 <HAL_ADC_ConfigChannel+0x566>
  return __builtin_clz(value);
 8002fea:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8002fec:	fab3 f383 	clz	r3, r3
 8002ff0:	b2db      	uxtb	r3, r3
 8002ff2:	3301      	adds	r3, #1
 8002ff4:	f003 031f 	and.w	r3, r3, #31
 8002ff8:	2101      	movs	r1, #1
 8002ffa:	fa01 f303 	lsl.w	r3, r1, r3
 8002ffe:	ea42 0103 	orr.w	r1, r2, r3
 8003002:	683b      	ldr	r3, [r7, #0]
 8003004:	681b      	ldr	r3, [r3, #0]
 8003006:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800300a:	2b00      	cmp	r3, #0
 800300c:	d10a      	bne.n	8003024 <HAL_ADC_ConfigChannel+0x598>
 800300e:	683b      	ldr	r3, [r7, #0]
 8003010:	681b      	ldr	r3, [r3, #0]
 8003012:	0e9b      	lsrs	r3, r3, #26
 8003014:	3301      	adds	r3, #1
 8003016:	f003 021f 	and.w	r2, r3, #31
 800301a:	4613      	mov	r3, r2
 800301c:	005b      	lsls	r3, r3, #1
 800301e:	4413      	add	r3, r2
 8003020:	051b      	lsls	r3, r3, #20
 8003022:	e018      	b.n	8003056 <HAL_ADC_ConfigChannel+0x5ca>
 8003024:	683b      	ldr	r3, [r7, #0]
 8003026:	681b      	ldr	r3, [r3, #0]
 8003028:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800302a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800302c:	fa93 f3a3 	rbit	r3, r3
 8003030:	637b      	str	r3, [r7, #52]	; 0x34
  return result;
 8003032:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003034:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (value == 0U)
 8003036:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8003038:	2b00      	cmp	r3, #0
 800303a:	d101      	bne.n	8003040 <HAL_ADC_ConfigChannel+0x5b4>
    return 32U;
 800303c:	2320      	movs	r3, #32
 800303e:	e003      	b.n	8003048 <HAL_ADC_ConfigChannel+0x5bc>
  return __builtin_clz(value);
 8003040:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8003042:	fab3 f383 	clz	r3, r3
 8003046:	b2db      	uxtb	r3, r3
 8003048:	3301      	adds	r3, #1
 800304a:	f003 021f 	and.w	r2, r3, #31
 800304e:	4613      	mov	r3, r2
 8003050:	005b      	lsls	r3, r3, #1
 8003052:	4413      	add	r3, r2
 8003054:	051b      	lsls	r3, r3, #20
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8003056:	430b      	orrs	r3, r1
 8003058:	e081      	b.n	800315e <HAL_ADC_ConfigChannel+0x6d2>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 800305a:	683b      	ldr	r3, [r7, #0]
 800305c:	681b      	ldr	r3, [r3, #0]
 800305e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003062:	2b00      	cmp	r3, #0
 8003064:	d107      	bne.n	8003076 <HAL_ADC_ConfigChannel+0x5ea>
 8003066:	683b      	ldr	r3, [r7, #0]
 8003068:	681b      	ldr	r3, [r3, #0]
 800306a:	0e9b      	lsrs	r3, r3, #26
 800306c:	3301      	adds	r3, #1
 800306e:	069b      	lsls	r3, r3, #26
 8003070:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8003074:	e015      	b.n	80030a2 <HAL_ADC_ConfigChannel+0x616>
 8003076:	683b      	ldr	r3, [r7, #0]
 8003078:	681b      	ldr	r3, [r3, #0]
 800307a:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800307c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800307e:	fa93 f3a3 	rbit	r3, r3
 8003082:	62bb      	str	r3, [r7, #40]	; 0x28
  return result;
 8003084:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003086:	633b      	str	r3, [r7, #48]	; 0x30
  if (value == 0U)
 8003088:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800308a:	2b00      	cmp	r3, #0
 800308c:	d101      	bne.n	8003092 <HAL_ADC_ConfigChannel+0x606>
    return 32U;
 800308e:	2320      	movs	r3, #32
 8003090:	e003      	b.n	800309a <HAL_ADC_ConfigChannel+0x60e>
  return __builtin_clz(value);
 8003092:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003094:	fab3 f383 	clz	r3, r3
 8003098:	b2db      	uxtb	r3, r3
 800309a:	3301      	adds	r3, #1
 800309c:	069b      	lsls	r3, r3, #26
 800309e:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 80030a2:	683b      	ldr	r3, [r7, #0]
 80030a4:	681b      	ldr	r3, [r3, #0]
 80030a6:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80030aa:	2b00      	cmp	r3, #0
 80030ac:	d109      	bne.n	80030c2 <HAL_ADC_ConfigChannel+0x636>
 80030ae:	683b      	ldr	r3, [r7, #0]
 80030b0:	681b      	ldr	r3, [r3, #0]
 80030b2:	0e9b      	lsrs	r3, r3, #26
 80030b4:	3301      	adds	r3, #1
 80030b6:	f003 031f 	and.w	r3, r3, #31
 80030ba:	2101      	movs	r1, #1
 80030bc:	fa01 f303 	lsl.w	r3, r1, r3
 80030c0:	e017      	b.n	80030f2 <HAL_ADC_ConfigChannel+0x666>
 80030c2:	683b      	ldr	r3, [r7, #0]
 80030c4:	681b      	ldr	r3, [r3, #0]
 80030c6:	623b      	str	r3, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80030c8:	6a3b      	ldr	r3, [r7, #32]
 80030ca:	fa93 f3a3 	rbit	r3, r3
 80030ce:	61fb      	str	r3, [r7, #28]
  return result;
 80030d0:	69fb      	ldr	r3, [r7, #28]
 80030d2:	627b      	str	r3, [r7, #36]	; 0x24
  if (value == 0U)
 80030d4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80030d6:	2b00      	cmp	r3, #0
 80030d8:	d101      	bne.n	80030de <HAL_ADC_ConfigChannel+0x652>
    return 32U;
 80030da:	2320      	movs	r3, #32
 80030dc:	e003      	b.n	80030e6 <HAL_ADC_ConfigChannel+0x65a>
  return __builtin_clz(value);
 80030de:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80030e0:	fab3 f383 	clz	r3, r3
 80030e4:	b2db      	uxtb	r3, r3
 80030e6:	3301      	adds	r3, #1
 80030e8:	f003 031f 	and.w	r3, r3, #31
 80030ec:	2101      	movs	r1, #1
 80030ee:	fa01 f303 	lsl.w	r3, r1, r3
 80030f2:	ea42 0103 	orr.w	r1, r2, r3
 80030f6:	683b      	ldr	r3, [r7, #0]
 80030f8:	681b      	ldr	r3, [r3, #0]
 80030fa:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80030fe:	2b00      	cmp	r3, #0
 8003100:	d10d      	bne.n	800311e <HAL_ADC_ConfigChannel+0x692>
 8003102:	683b      	ldr	r3, [r7, #0]
 8003104:	681b      	ldr	r3, [r3, #0]
 8003106:	0e9b      	lsrs	r3, r3, #26
 8003108:	3301      	adds	r3, #1
 800310a:	f003 021f 	and.w	r2, r3, #31
 800310e:	4613      	mov	r3, r2
 8003110:	005b      	lsls	r3, r3, #1
 8003112:	4413      	add	r3, r2
 8003114:	3b1e      	subs	r3, #30
 8003116:	051b      	lsls	r3, r3, #20
 8003118:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 800311c:	e01e      	b.n	800315c <HAL_ADC_ConfigChannel+0x6d0>
 800311e:	683b      	ldr	r3, [r7, #0]
 8003120:	681b      	ldr	r3, [r3, #0]
 8003122:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003124:	697b      	ldr	r3, [r7, #20]
 8003126:	fa93 f3a3 	rbit	r3, r3
 800312a:	613b      	str	r3, [r7, #16]
  return result;
 800312c:	693b      	ldr	r3, [r7, #16]
 800312e:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 8003130:	69bb      	ldr	r3, [r7, #24]
 8003132:	2b00      	cmp	r3, #0
 8003134:	d104      	bne.n	8003140 <HAL_ADC_ConfigChannel+0x6b4>
    return 32U;
 8003136:	2320      	movs	r3, #32
 8003138:	e006      	b.n	8003148 <HAL_ADC_ConfigChannel+0x6bc>
 800313a:	bf00      	nop
 800313c:	407f0000 	.word	0x407f0000
  return __builtin_clz(value);
 8003140:	69bb      	ldr	r3, [r7, #24]
 8003142:	fab3 f383 	clz	r3, r3
 8003146:	b2db      	uxtb	r3, r3
 8003148:	3301      	adds	r3, #1
 800314a:	f003 021f 	and.w	r2, r3, #31
 800314e:	4613      	mov	r3, r2
 8003150:	005b      	lsls	r3, r3, #1
 8003152:	4413      	add	r3, r2
 8003154:	3b1e      	subs	r3, #30
 8003156:	051b      	lsls	r3, r3, #20
 8003158:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 800315c:	430b      	orrs	r3, r1
 800315e:	683a      	ldr	r2, [r7, #0]
 8003160:	6892      	ldr	r2, [r2, #8]
 8003162:	4619      	mov	r1, r3
 8003164:	f7ff fa70 	bl	8002648 <LL_ADC_SetChannelSamplingTime>
    /* If internal channel selected, enable dedicated internal buffers and    */
    /* paths.                                                                 */
    /* Note: these internal measurement paths can be disabled using           */
    /* HAL_ADC_DeInit().                                                      */

    if (__LL_ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 8003168:	683b      	ldr	r3, [r7, #0]
 800316a:	681a      	ldr	r2, [r3, #0]
 800316c:	4b3c      	ldr	r3, [pc, #240]	; (8003260 <HAL_ADC_ConfigChannel+0x7d4>)
 800316e:	4013      	ands	r3, r2
 8003170:	2b00      	cmp	r3, #0
 8003172:	d06b      	beq.n	800324c <HAL_ADC_ConfigChannel+0x7c0>
    {
      tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8003174:	483b      	ldr	r0, [pc, #236]	; (8003264 <HAL_ADC_ConfigChannel+0x7d8>)
 8003176:	f7ff f9c5 	bl	8002504 <LL_ADC_GetCommonPathInternalCh>
 800317a:	f8c7 00c4 	str.w	r0, [r7, #196]	; 0xc4

      /* If the requested internal measurement path has already been enabled, */
      /* bypass the configuration processing.                                 */
      if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 800317e:	683b      	ldr	r3, [r7, #0]
 8003180:	681b      	ldr	r3, [r3, #0]
 8003182:	4a39      	ldr	r2, [pc, #228]	; (8003268 <HAL_ADC_ConfigChannel+0x7dc>)
 8003184:	4293      	cmp	r3, r2
 8003186:	d126      	bne.n	80031d6 <HAL_ADC_ConfigChannel+0x74a>
          && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 8003188:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 800318c:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8003190:	2b00      	cmp	r3, #0
 8003192:	d120      	bne.n	80031d6 <HAL_ADC_ConfigChannel+0x74a>
      {
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8003194:	687b      	ldr	r3, [r7, #4]
 8003196:	681b      	ldr	r3, [r3, #0]
 8003198:	4a34      	ldr	r2, [pc, #208]	; (800326c <HAL_ADC_ConfigChannel+0x7e0>)
 800319a:	4293      	cmp	r3, r2
 800319c:	d156      	bne.n	800324c <HAL_ADC_ConfigChannel+0x7c0>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 800319e:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 80031a2:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 80031a6:	4619      	mov	r1, r3
 80031a8:	482e      	ldr	r0, [pc, #184]	; (8003264 <HAL_ADC_ConfigChannel+0x7d8>)
 80031aa:	f7ff f998 	bl	80024de <LL_ADC_SetCommonPathInternalCh>
          /* Delay for temperature sensor stabilization time */
          /* Wait loop initialization and execution */
          /* Note: Variable divided by 2 to compensate partially              */
          /*       CPU processing cycles, scaling in us split to not          */
          /*       exceed 32 bits register capacity and handle low frequency. */
          wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * (SystemCoreClock / (100000UL * 2UL)));
 80031ae:	4b30      	ldr	r3, [pc, #192]	; (8003270 <HAL_ADC_ConfigChannel+0x7e4>)
 80031b0:	681b      	ldr	r3, [r3, #0]
 80031b2:	099b      	lsrs	r3, r3, #6
 80031b4:	4a2f      	ldr	r2, [pc, #188]	; (8003274 <HAL_ADC_ConfigChannel+0x7e8>)
 80031b6:	fba2 2303 	umull	r2, r3, r2, r3
 80031ba:	099a      	lsrs	r2, r3, #6
 80031bc:	4613      	mov	r3, r2
 80031be:	005b      	lsls	r3, r3, #1
 80031c0:	4413      	add	r3, r2
 80031c2:	009b      	lsls	r3, r3, #2
 80031c4:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 80031c6:	e002      	b.n	80031ce <HAL_ADC_ConfigChannel+0x742>
          {
            wait_loop_index--;
 80031c8:	68fb      	ldr	r3, [r7, #12]
 80031ca:	3b01      	subs	r3, #1
 80031cc:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 80031ce:	68fb      	ldr	r3, [r7, #12]
 80031d0:	2b00      	cmp	r3, #0
 80031d2:	d1f9      	bne.n	80031c8 <HAL_ADC_ConfigChannel+0x73c>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 80031d4:	e03a      	b.n	800324c <HAL_ADC_ConfigChannel+0x7c0>
          }
        }
      }
      else if ((sConfig->Channel == ADC_CHANNEL_VBAT) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 80031d6:	683b      	ldr	r3, [r7, #0]
 80031d8:	681b      	ldr	r3, [r3, #0]
 80031da:	4a27      	ldr	r2, [pc, #156]	; (8003278 <HAL_ADC_ConfigChannel+0x7ec>)
 80031dc:	4293      	cmp	r3, r2
 80031de:	d113      	bne.n	8003208 <HAL_ADC_ConfigChannel+0x77c>
 80031e0:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 80031e4:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80031e8:	2b00      	cmp	r3, #0
 80031ea:	d10d      	bne.n	8003208 <HAL_ADC_ConfigChannel+0x77c>
      {
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 80031ec:	687b      	ldr	r3, [r7, #4]
 80031ee:	681b      	ldr	r3, [r3, #0]
 80031f0:	4a1e      	ldr	r2, [pc, #120]	; (800326c <HAL_ADC_ConfigChannel+0x7e0>)
 80031f2:	4293      	cmp	r3, r2
 80031f4:	d12a      	bne.n	800324c <HAL_ADC_ConfigChannel+0x7c0>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 80031f6:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 80031fa:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80031fe:	4619      	mov	r1, r3
 8003200:	4818      	ldr	r0, [pc, #96]	; (8003264 <HAL_ADC_ConfigChannel+0x7d8>)
 8003202:	f7ff f96c 	bl	80024de <LL_ADC_SetCommonPathInternalCh>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8003206:	e021      	b.n	800324c <HAL_ADC_ConfigChannel+0x7c0>
                                         LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
        }
      }
      else if ((sConfig->Channel == ADC_CHANNEL_VREFINT)
 8003208:	683b      	ldr	r3, [r7, #0]
 800320a:	681b      	ldr	r3, [r3, #0]
 800320c:	4a1b      	ldr	r2, [pc, #108]	; (800327c <HAL_ADC_ConfigChannel+0x7f0>)
 800320e:	4293      	cmp	r3, r2
 8003210:	d11c      	bne.n	800324c <HAL_ADC_ConfigChannel+0x7c0>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 8003212:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8003216:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800321a:	2b00      	cmp	r3, #0
 800321c:	d116      	bne.n	800324c <HAL_ADC_ConfigChannel+0x7c0>
      {
        if (ADC_VREFINT_INSTANCE(hadc))
 800321e:	687b      	ldr	r3, [r7, #4]
 8003220:	681b      	ldr	r3, [r3, #0]
 8003222:	4a12      	ldr	r2, [pc, #72]	; (800326c <HAL_ADC_ConfigChannel+0x7e0>)
 8003224:	4293      	cmp	r3, r2
 8003226:	d111      	bne.n	800324c <HAL_ADC_ConfigChannel+0x7c0>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8003228:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 800322c:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8003230:	4619      	mov	r1, r3
 8003232:	480c      	ldr	r0, [pc, #48]	; (8003264 <HAL_ADC_ConfigChannel+0x7d8>)
 8003234:	f7ff f953 	bl	80024de <LL_ADC_SetCommonPathInternalCh>
 8003238:	e008      	b.n	800324c <HAL_ADC_ConfigChannel+0x7c0>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800323a:	687b      	ldr	r3, [r7, #4]
 800323c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800323e:	f043 0220 	orr.w	r2, r3, #32
 8003242:	687b      	ldr	r3, [r7, #4]
 8003244:	659a      	str	r2, [r3, #88]	; 0x58

    tmp_hal_status = HAL_ERROR;
 8003246:	2301      	movs	r3, #1
 8003248:	f887 30d7 	strb.w	r3, [r7, #215]	; 0xd7
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800324c:	687b      	ldr	r3, [r7, #4]
 800324e:	2200      	movs	r2, #0
 8003250:	f883 2054 	strb.w	r2, [r3, #84]	; 0x54

  /* Return function status */
  return tmp_hal_status;
 8003254:	f897 30d7 	ldrb.w	r3, [r7, #215]	; 0xd7
}
 8003258:	4618      	mov	r0, r3
 800325a:	37d8      	adds	r7, #216	; 0xd8
 800325c:	46bd      	mov	sp, r7
 800325e:	bd80      	pop	{r7, pc}
 8003260:	80080000 	.word	0x80080000
 8003264:	50040300 	.word	0x50040300
 8003268:	c7520000 	.word	0xc7520000
 800326c:	50040000 	.word	0x50040000
 8003270:	20000000 	.word	0x20000000
 8003274:	053e2d63 	.word	0x053e2d63
 8003278:	cb840000 	.word	0xcb840000
 800327c:	80000001 	.word	0x80000001

08003280 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003280:	b480      	push	{r7}
 8003282:	b085      	sub	sp, #20
 8003284:	af00      	add	r7, sp, #0
 8003286:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8003288:	687b      	ldr	r3, [r7, #4]
 800328a:	f003 0307 	and.w	r3, r3, #7
 800328e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8003290:	4b0c      	ldr	r3, [pc, #48]	; (80032c4 <__NVIC_SetPriorityGrouping+0x44>)
 8003292:	68db      	ldr	r3, [r3, #12]
 8003294:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8003296:	68ba      	ldr	r2, [r7, #8]
 8003298:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 800329c:	4013      	ands	r3, r2
 800329e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80032a0:	68fb      	ldr	r3, [r7, #12]
 80032a2:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80032a4:	68bb      	ldr	r3, [r7, #8]
 80032a6:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80032a8:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80032ac:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80032b0:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80032b2:	4a04      	ldr	r2, [pc, #16]	; (80032c4 <__NVIC_SetPriorityGrouping+0x44>)
 80032b4:	68bb      	ldr	r3, [r7, #8]
 80032b6:	60d3      	str	r3, [r2, #12]
}
 80032b8:	bf00      	nop
 80032ba:	3714      	adds	r7, #20
 80032bc:	46bd      	mov	sp, r7
 80032be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032c2:	4770      	bx	lr
 80032c4:	e000ed00 	.word	0xe000ed00

080032c8 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80032c8:	b480      	push	{r7}
 80032ca:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80032cc:	4b04      	ldr	r3, [pc, #16]	; (80032e0 <__NVIC_GetPriorityGrouping+0x18>)
 80032ce:	68db      	ldr	r3, [r3, #12]
 80032d0:	0a1b      	lsrs	r3, r3, #8
 80032d2:	f003 0307 	and.w	r3, r3, #7
}
 80032d6:	4618      	mov	r0, r3
 80032d8:	46bd      	mov	sp, r7
 80032da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032de:	4770      	bx	lr
 80032e0:	e000ed00 	.word	0xe000ed00

080032e4 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80032e4:	b480      	push	{r7}
 80032e6:	b083      	sub	sp, #12
 80032e8:	af00      	add	r7, sp, #0
 80032ea:	4603      	mov	r3, r0
 80032ec:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80032ee:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80032f2:	2b00      	cmp	r3, #0
 80032f4:	db0b      	blt.n	800330e <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80032f6:	79fb      	ldrb	r3, [r7, #7]
 80032f8:	f003 021f 	and.w	r2, r3, #31
 80032fc:	4907      	ldr	r1, [pc, #28]	; (800331c <__NVIC_EnableIRQ+0x38>)
 80032fe:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003302:	095b      	lsrs	r3, r3, #5
 8003304:	2001      	movs	r0, #1
 8003306:	fa00 f202 	lsl.w	r2, r0, r2
 800330a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 800330e:	bf00      	nop
 8003310:	370c      	adds	r7, #12
 8003312:	46bd      	mov	sp, r7
 8003314:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003318:	4770      	bx	lr
 800331a:	bf00      	nop
 800331c:	e000e100 	.word	0xe000e100

08003320 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8003320:	b480      	push	{r7}
 8003322:	b083      	sub	sp, #12
 8003324:	af00      	add	r7, sp, #0
 8003326:	4603      	mov	r3, r0
 8003328:	6039      	str	r1, [r7, #0]
 800332a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800332c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003330:	2b00      	cmp	r3, #0
 8003332:	db0a      	blt.n	800334a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003334:	683b      	ldr	r3, [r7, #0]
 8003336:	b2da      	uxtb	r2, r3
 8003338:	490c      	ldr	r1, [pc, #48]	; (800336c <__NVIC_SetPriority+0x4c>)
 800333a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800333e:	0112      	lsls	r2, r2, #4
 8003340:	b2d2      	uxtb	r2, r2
 8003342:	440b      	add	r3, r1
 8003344:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8003348:	e00a      	b.n	8003360 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800334a:	683b      	ldr	r3, [r7, #0]
 800334c:	b2da      	uxtb	r2, r3
 800334e:	4908      	ldr	r1, [pc, #32]	; (8003370 <__NVIC_SetPriority+0x50>)
 8003350:	79fb      	ldrb	r3, [r7, #7]
 8003352:	f003 030f 	and.w	r3, r3, #15
 8003356:	3b04      	subs	r3, #4
 8003358:	0112      	lsls	r2, r2, #4
 800335a:	b2d2      	uxtb	r2, r2
 800335c:	440b      	add	r3, r1
 800335e:	761a      	strb	r2, [r3, #24]
}
 8003360:	bf00      	nop
 8003362:	370c      	adds	r7, #12
 8003364:	46bd      	mov	sp, r7
 8003366:	f85d 7b04 	ldr.w	r7, [sp], #4
 800336a:	4770      	bx	lr
 800336c:	e000e100 	.word	0xe000e100
 8003370:	e000ed00 	.word	0xe000ed00

08003374 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003374:	b480      	push	{r7}
 8003376:	b089      	sub	sp, #36	; 0x24
 8003378:	af00      	add	r7, sp, #0
 800337a:	60f8      	str	r0, [r7, #12]
 800337c:	60b9      	str	r1, [r7, #8]
 800337e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8003380:	68fb      	ldr	r3, [r7, #12]
 8003382:	f003 0307 	and.w	r3, r3, #7
 8003386:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8003388:	69fb      	ldr	r3, [r7, #28]
 800338a:	f1c3 0307 	rsb	r3, r3, #7
 800338e:	2b04      	cmp	r3, #4
 8003390:	bf28      	it	cs
 8003392:	2304      	movcs	r3, #4
 8003394:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8003396:	69fb      	ldr	r3, [r7, #28]
 8003398:	3304      	adds	r3, #4
 800339a:	2b06      	cmp	r3, #6
 800339c:	d902      	bls.n	80033a4 <NVIC_EncodePriority+0x30>
 800339e:	69fb      	ldr	r3, [r7, #28]
 80033a0:	3b03      	subs	r3, #3
 80033a2:	e000      	b.n	80033a6 <NVIC_EncodePriority+0x32>
 80033a4:	2300      	movs	r3, #0
 80033a6:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80033a8:	f04f 32ff 	mov.w	r2, #4294967295
 80033ac:	69bb      	ldr	r3, [r7, #24]
 80033ae:	fa02 f303 	lsl.w	r3, r2, r3
 80033b2:	43da      	mvns	r2, r3
 80033b4:	68bb      	ldr	r3, [r7, #8]
 80033b6:	401a      	ands	r2, r3
 80033b8:	697b      	ldr	r3, [r7, #20]
 80033ba:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80033bc:	f04f 31ff 	mov.w	r1, #4294967295
 80033c0:	697b      	ldr	r3, [r7, #20]
 80033c2:	fa01 f303 	lsl.w	r3, r1, r3
 80033c6:	43d9      	mvns	r1, r3
 80033c8:	687b      	ldr	r3, [r7, #4]
 80033ca:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80033cc:	4313      	orrs	r3, r2
         );
}
 80033ce:	4618      	mov	r0, r3
 80033d0:	3724      	adds	r7, #36	; 0x24
 80033d2:	46bd      	mov	sp, r7
 80033d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033d8:	4770      	bx	lr
	...

080033dc <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80033dc:	b580      	push	{r7, lr}
 80033de:	b082      	sub	sp, #8
 80033e0:	af00      	add	r7, sp, #0
 80033e2:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80033e4:	687b      	ldr	r3, [r7, #4]
 80033e6:	3b01      	subs	r3, #1
 80033e8:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80033ec:	d301      	bcc.n	80033f2 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80033ee:	2301      	movs	r3, #1
 80033f0:	e00f      	b.n	8003412 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80033f2:	4a0a      	ldr	r2, [pc, #40]	; (800341c <SysTick_Config+0x40>)
 80033f4:	687b      	ldr	r3, [r7, #4]
 80033f6:	3b01      	subs	r3, #1
 80033f8:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80033fa:	210f      	movs	r1, #15
 80033fc:	f04f 30ff 	mov.w	r0, #4294967295
 8003400:	f7ff ff8e 	bl	8003320 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8003404:	4b05      	ldr	r3, [pc, #20]	; (800341c <SysTick_Config+0x40>)
 8003406:	2200      	movs	r2, #0
 8003408:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800340a:	4b04      	ldr	r3, [pc, #16]	; (800341c <SysTick_Config+0x40>)
 800340c:	2207      	movs	r2, #7
 800340e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8003410:	2300      	movs	r3, #0
}
 8003412:	4618      	mov	r0, r3
 8003414:	3708      	adds	r7, #8
 8003416:	46bd      	mov	sp, r7
 8003418:	bd80      	pop	{r7, pc}
 800341a:	bf00      	nop
 800341c:	e000e010 	.word	0xe000e010

08003420 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003420:	b580      	push	{r7, lr}
 8003422:	b082      	sub	sp, #8
 8003424:	af00      	add	r7, sp, #0
 8003426:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8003428:	6878      	ldr	r0, [r7, #4]
 800342a:	f7ff ff29 	bl	8003280 <__NVIC_SetPriorityGrouping>
}
 800342e:	bf00      	nop
 8003430:	3708      	adds	r7, #8
 8003432:	46bd      	mov	sp, r7
 8003434:	bd80      	pop	{r7, pc}

08003436 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003436:	b580      	push	{r7, lr}
 8003438:	b086      	sub	sp, #24
 800343a:	af00      	add	r7, sp, #0
 800343c:	4603      	mov	r3, r0
 800343e:	60b9      	str	r1, [r7, #8]
 8003440:	607a      	str	r2, [r7, #4]
 8003442:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8003444:	2300      	movs	r3, #0
 8003446:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8003448:	f7ff ff3e 	bl	80032c8 <__NVIC_GetPriorityGrouping>
 800344c:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800344e:	687a      	ldr	r2, [r7, #4]
 8003450:	68b9      	ldr	r1, [r7, #8]
 8003452:	6978      	ldr	r0, [r7, #20]
 8003454:	f7ff ff8e 	bl	8003374 <NVIC_EncodePriority>
 8003458:	4602      	mov	r2, r0
 800345a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800345e:	4611      	mov	r1, r2
 8003460:	4618      	mov	r0, r3
 8003462:	f7ff ff5d 	bl	8003320 <__NVIC_SetPriority>
}
 8003466:	bf00      	nop
 8003468:	3718      	adds	r7, #24
 800346a:	46bd      	mov	sp, r7
 800346c:	bd80      	pop	{r7, pc}

0800346e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800346e:	b580      	push	{r7, lr}
 8003470:	b082      	sub	sp, #8
 8003472:	af00      	add	r7, sp, #0
 8003474:	4603      	mov	r3, r0
 8003476:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8003478:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800347c:	4618      	mov	r0, r3
 800347e:	f7ff ff31 	bl	80032e4 <__NVIC_EnableIRQ>
}
 8003482:	bf00      	nop
 8003484:	3708      	adds	r7, #8
 8003486:	46bd      	mov	sp, r7
 8003488:	bd80      	pop	{r7, pc}

0800348a <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800348a:	b580      	push	{r7, lr}
 800348c:	b082      	sub	sp, #8
 800348e:	af00      	add	r7, sp, #0
 8003490:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8003492:	6878      	ldr	r0, [r7, #4]
 8003494:	f7ff ffa2 	bl	80033dc <SysTick_Config>
 8003498:	4603      	mov	r3, r0
}
 800349a:	4618      	mov	r0, r3
 800349c:	3708      	adds	r7, #8
 800349e:	46bd      	mov	sp, r7
 80034a0:	bd80      	pop	{r7, pc}
	...

080034a4 <HAL_DFSDM_ChannelInit>:
  *         in the DFSDM_ChannelInitTypeDef structure and initialize the associated handle.
  * @param  hdfsdm_channel DFSDM channel handle.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_DFSDM_ChannelInit(DFSDM_Channel_HandleTypeDef *hdfsdm_channel)
{
 80034a4:	b580      	push	{r7, lr}
 80034a6:	b082      	sub	sp, #8
 80034a8:	af00      	add	r7, sp, #0
 80034aa:	6078      	str	r0, [r7, #4]
  /* Check DFSDM Channel handle */
  if (hdfsdm_channel == NULL)
 80034ac:	687b      	ldr	r3, [r7, #4]
 80034ae:	2b00      	cmp	r3, #0
 80034b0:	d101      	bne.n	80034b6 <HAL_DFSDM_ChannelInit+0x12>
  {
    return HAL_ERROR;
 80034b2:	2301      	movs	r3, #1
 80034b4:	e0ac      	b.n	8003610 <HAL_DFSDM_ChannelInit+0x16c>
  assert_param(IS_DFSDM_CHANNEL_FILTER_OVS_RATIO(hdfsdm_channel->Init.Awd.Oversampling));
  assert_param(IS_DFSDM_CHANNEL_OFFSET(hdfsdm_channel->Init.Offset));
  assert_param(IS_DFSDM_CHANNEL_RIGHT_BIT_SHIFT(hdfsdm_channel->Init.RightBitShift));

  /* Check that channel has not been already initialized */
  if (a_dfsdm1ChannelHandle[DFSDM_GetChannelFromInstance(hdfsdm_channel->Instance)] != NULL)
 80034b6:	687b      	ldr	r3, [r7, #4]
 80034b8:	681b      	ldr	r3, [r3, #0]
 80034ba:	4618      	mov	r0, r3
 80034bc:	f000 f8b2 	bl	8003624 <DFSDM_GetChannelFromInstance>
 80034c0:	4602      	mov	r2, r0
 80034c2:	4b55      	ldr	r3, [pc, #340]	; (8003618 <HAL_DFSDM_ChannelInit+0x174>)
 80034c4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80034c8:	2b00      	cmp	r3, #0
 80034ca:	d001      	beq.n	80034d0 <HAL_DFSDM_ChannelInit+0x2c>
  {
    return HAL_ERROR;
 80034cc:	2301      	movs	r3, #1
 80034ce:	e09f      	b.n	8003610 <HAL_DFSDM_ChannelInit+0x16c>
    hdfsdm_channel->MspInitCallback = HAL_DFSDM_ChannelMspInit;
  }
  hdfsdm_channel->MspInitCallback(hdfsdm_channel);
#else
  /* Call MSP init function */
  HAL_DFSDM_ChannelMspInit(hdfsdm_channel);
 80034d0:	6878      	ldr	r0, [r7, #4]
 80034d2:	f7fe fc1b 	bl	8001d0c <HAL_DFSDM_ChannelMspInit>
#endif

  /* Update the channel counter */
  v_dfsdm1ChannelCounter++;
 80034d6:	4b51      	ldr	r3, [pc, #324]	; (800361c <HAL_DFSDM_ChannelInit+0x178>)
 80034d8:	681b      	ldr	r3, [r3, #0]
 80034da:	3301      	adds	r3, #1
 80034dc:	4a4f      	ldr	r2, [pc, #316]	; (800361c <HAL_DFSDM_ChannelInit+0x178>)
 80034de:	6013      	str	r3, [r2, #0]

  /* Configure output serial clock and enable global DFSDM interface only for first channel */
  if (v_dfsdm1ChannelCounter == 1U)
 80034e0:	4b4e      	ldr	r3, [pc, #312]	; (800361c <HAL_DFSDM_ChannelInit+0x178>)
 80034e2:	681b      	ldr	r3, [r3, #0]
 80034e4:	2b01      	cmp	r3, #1
 80034e6:	d125      	bne.n	8003534 <HAL_DFSDM_ChannelInit+0x90>
  {
    assert_param(IS_DFSDM_CHANNEL_OUTPUT_CLOCK(hdfsdm_channel->Init.OutputClock.Selection));
    /* Set the output serial clock source */
    DFSDM1_Channel0->CHCFGR1 &= ~(DFSDM_CHCFGR1_CKOUTSRC);
 80034e8:	4b4d      	ldr	r3, [pc, #308]	; (8003620 <HAL_DFSDM_ChannelInit+0x17c>)
 80034ea:	681b      	ldr	r3, [r3, #0]
 80034ec:	4a4c      	ldr	r2, [pc, #304]	; (8003620 <HAL_DFSDM_ChannelInit+0x17c>)
 80034ee:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 80034f2:	6013      	str	r3, [r2, #0]
    DFSDM1_Channel0->CHCFGR1 |= hdfsdm_channel->Init.OutputClock.Selection;
 80034f4:	4b4a      	ldr	r3, [pc, #296]	; (8003620 <HAL_DFSDM_ChannelInit+0x17c>)
 80034f6:	681a      	ldr	r2, [r3, #0]
 80034f8:	687b      	ldr	r3, [r7, #4]
 80034fa:	689b      	ldr	r3, [r3, #8]
 80034fc:	4948      	ldr	r1, [pc, #288]	; (8003620 <HAL_DFSDM_ChannelInit+0x17c>)
 80034fe:	4313      	orrs	r3, r2
 8003500:	600b      	str	r3, [r1, #0]

    /* Reset clock divider */
    DFSDM1_Channel0->CHCFGR1 &= ~(DFSDM_CHCFGR1_CKOUTDIV);
 8003502:	4b47      	ldr	r3, [pc, #284]	; (8003620 <HAL_DFSDM_ChannelInit+0x17c>)
 8003504:	681b      	ldr	r3, [r3, #0]
 8003506:	4a46      	ldr	r2, [pc, #280]	; (8003620 <HAL_DFSDM_ChannelInit+0x17c>)
 8003508:	f423 037f 	bic.w	r3, r3, #16711680	; 0xff0000
 800350c:	6013      	str	r3, [r2, #0]
    if (hdfsdm_channel->Init.OutputClock.Activation == ENABLE)
 800350e:	687b      	ldr	r3, [r7, #4]
 8003510:	791b      	ldrb	r3, [r3, #4]
 8003512:	2b01      	cmp	r3, #1
 8003514:	d108      	bne.n	8003528 <HAL_DFSDM_ChannelInit+0x84>
    {
      assert_param(IS_DFSDM_CHANNEL_OUTPUT_CLOCK_DIVIDER(hdfsdm_channel->Init.OutputClock.Divider));
      /* Set the output clock divider */
      DFSDM1_Channel0->CHCFGR1 |= (uint32_t)((hdfsdm_channel->Init.OutputClock.Divider - 1U) <<
 8003516:	4b42      	ldr	r3, [pc, #264]	; (8003620 <HAL_DFSDM_ChannelInit+0x17c>)
 8003518:	681a      	ldr	r2, [r3, #0]
 800351a:	687b      	ldr	r3, [r7, #4]
 800351c:	68db      	ldr	r3, [r3, #12]
 800351e:	3b01      	subs	r3, #1
 8003520:	041b      	lsls	r3, r3, #16
 8003522:	493f      	ldr	r1, [pc, #252]	; (8003620 <HAL_DFSDM_ChannelInit+0x17c>)
 8003524:	4313      	orrs	r3, r2
 8003526:	600b      	str	r3, [r1, #0]
                                             DFSDM_CHCFGR1_CKOUTDIV_Pos);
    }

    /* enable the DFSDM global interface */
    DFSDM1_Channel0->CHCFGR1 |= DFSDM_CHCFGR1_DFSDMEN;
 8003528:	4b3d      	ldr	r3, [pc, #244]	; (8003620 <HAL_DFSDM_ChannelInit+0x17c>)
 800352a:	681b      	ldr	r3, [r3, #0]
 800352c:	4a3c      	ldr	r2, [pc, #240]	; (8003620 <HAL_DFSDM_ChannelInit+0x17c>)
 800352e:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8003532:	6013      	str	r3, [r2, #0]
  }

  /* Set channel input parameters */
  hdfsdm_channel->Instance->CHCFGR1 &= ~(DFSDM_CHCFGR1_DATPACK | DFSDM_CHCFGR1_DATMPX |
 8003534:	687b      	ldr	r3, [r7, #4]
 8003536:	681b      	ldr	r3, [r3, #0]
 8003538:	681a      	ldr	r2, [r3, #0]
 800353a:	687b      	ldr	r3, [r7, #4]
 800353c:	681b      	ldr	r3, [r3, #0]
 800353e:	f422 4271 	bic.w	r2, r2, #61696	; 0xf100
 8003542:	601a      	str	r2, [r3, #0]
                                         DFSDM_CHCFGR1_CHINSEL);
  hdfsdm_channel->Instance->CHCFGR1 |= (hdfsdm_channel->Init.Input.Multiplexer |
 8003544:	687b      	ldr	r3, [r7, #4]
 8003546:	681b      	ldr	r3, [r3, #0]
 8003548:	6819      	ldr	r1, [r3, #0]
 800354a:	687b      	ldr	r3, [r7, #4]
 800354c:	691a      	ldr	r2, [r3, #16]
                                        hdfsdm_channel->Init.Input.DataPacking |
 800354e:	687b      	ldr	r3, [r7, #4]
 8003550:	695b      	ldr	r3, [r3, #20]
  hdfsdm_channel->Instance->CHCFGR1 |= (hdfsdm_channel->Init.Input.Multiplexer |
 8003552:	431a      	orrs	r2, r3
                                        hdfsdm_channel->Init.Input.Pins);
 8003554:	687b      	ldr	r3, [r7, #4]
 8003556:	699b      	ldr	r3, [r3, #24]
                                        hdfsdm_channel->Init.Input.DataPacking |
 8003558:	431a      	orrs	r2, r3
  hdfsdm_channel->Instance->CHCFGR1 |= (hdfsdm_channel->Init.Input.Multiplexer |
 800355a:	687b      	ldr	r3, [r7, #4]
 800355c:	681b      	ldr	r3, [r3, #0]
 800355e:	430a      	orrs	r2, r1
 8003560:	601a      	str	r2, [r3, #0]

  /* Set serial interface parameters */
  hdfsdm_channel->Instance->CHCFGR1 &= ~(DFSDM_CHCFGR1_SITP | DFSDM_CHCFGR1_SPICKSEL);
 8003562:	687b      	ldr	r3, [r7, #4]
 8003564:	681b      	ldr	r3, [r3, #0]
 8003566:	681a      	ldr	r2, [r3, #0]
 8003568:	687b      	ldr	r3, [r7, #4]
 800356a:	681b      	ldr	r3, [r3, #0]
 800356c:	f022 020f 	bic.w	r2, r2, #15
 8003570:	601a      	str	r2, [r3, #0]
  hdfsdm_channel->Instance->CHCFGR1 |= (hdfsdm_channel->Init.SerialInterface.Type |
 8003572:	687b      	ldr	r3, [r7, #4]
 8003574:	681b      	ldr	r3, [r3, #0]
 8003576:	6819      	ldr	r1, [r3, #0]
 8003578:	687b      	ldr	r3, [r7, #4]
 800357a:	69da      	ldr	r2, [r3, #28]
                                        hdfsdm_channel->Init.SerialInterface.SpiClock);
 800357c:	687b      	ldr	r3, [r7, #4]
 800357e:	6a1b      	ldr	r3, [r3, #32]
  hdfsdm_channel->Instance->CHCFGR1 |= (hdfsdm_channel->Init.SerialInterface.Type |
 8003580:	431a      	orrs	r2, r3
 8003582:	687b      	ldr	r3, [r7, #4]
 8003584:	681b      	ldr	r3, [r3, #0]
 8003586:	430a      	orrs	r2, r1
 8003588:	601a      	str	r2, [r3, #0]

  /* Set analog watchdog parameters */
  hdfsdm_channel->Instance->CHAWSCDR &= ~(DFSDM_CHAWSCDR_AWFORD | DFSDM_CHAWSCDR_AWFOSR);
 800358a:	687b      	ldr	r3, [r7, #4]
 800358c:	681b      	ldr	r3, [r3, #0]
 800358e:	689a      	ldr	r2, [r3, #8]
 8003590:	687b      	ldr	r3, [r7, #4]
 8003592:	681b      	ldr	r3, [r3, #0]
 8003594:	f422 025f 	bic.w	r2, r2, #14614528	; 0xdf0000
 8003598:	609a      	str	r2, [r3, #8]
  hdfsdm_channel->Instance->CHAWSCDR |= (hdfsdm_channel->Init.Awd.FilterOrder |
 800359a:	687b      	ldr	r3, [r7, #4]
 800359c:	681b      	ldr	r3, [r3, #0]
 800359e:	6899      	ldr	r1, [r3, #8]
 80035a0:	687b      	ldr	r3, [r7, #4]
 80035a2:	6a5a      	ldr	r2, [r3, #36]	; 0x24
                                         ((hdfsdm_channel->Init.Awd.Oversampling - 1U) << DFSDM_CHAWSCDR_AWFOSR_Pos));
 80035a4:	687b      	ldr	r3, [r7, #4]
 80035a6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80035a8:	3b01      	subs	r3, #1
 80035aa:	041b      	lsls	r3, r3, #16
  hdfsdm_channel->Instance->CHAWSCDR |= (hdfsdm_channel->Init.Awd.FilterOrder |
 80035ac:	431a      	orrs	r2, r3
 80035ae:	687b      	ldr	r3, [r7, #4]
 80035b0:	681b      	ldr	r3, [r3, #0]
 80035b2:	430a      	orrs	r2, r1
 80035b4:	609a      	str	r2, [r3, #8]

  /* Set channel offset and right bit shift */
  hdfsdm_channel->Instance->CHCFGR2 &= ~(DFSDM_CHCFGR2_OFFSET | DFSDM_CHCFGR2_DTRBS);
 80035b6:	687b      	ldr	r3, [r7, #4]
 80035b8:	681b      	ldr	r3, [r3, #0]
 80035ba:	685a      	ldr	r2, [r3, #4]
 80035bc:	687b      	ldr	r3, [r7, #4]
 80035be:	681b      	ldr	r3, [r3, #0]
 80035c0:	f002 0207 	and.w	r2, r2, #7
 80035c4:	605a      	str	r2, [r3, #4]
  hdfsdm_channel->Instance->CHCFGR2 |= (((uint32_t) hdfsdm_channel->Init.Offset << DFSDM_CHCFGR2_OFFSET_Pos) |
 80035c6:	687b      	ldr	r3, [r7, #4]
 80035c8:	681b      	ldr	r3, [r3, #0]
 80035ca:	6859      	ldr	r1, [r3, #4]
 80035cc:	687b      	ldr	r3, [r7, #4]
 80035ce:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80035d0:	021a      	lsls	r2, r3, #8
                                        (hdfsdm_channel->Init.RightBitShift << DFSDM_CHCFGR2_DTRBS_Pos));
 80035d2:	687b      	ldr	r3, [r7, #4]
 80035d4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80035d6:	00db      	lsls	r3, r3, #3
  hdfsdm_channel->Instance->CHCFGR2 |= (((uint32_t) hdfsdm_channel->Init.Offset << DFSDM_CHCFGR2_OFFSET_Pos) |
 80035d8:	431a      	orrs	r2, r3
 80035da:	687b      	ldr	r3, [r7, #4]
 80035dc:	681b      	ldr	r3, [r3, #0]
 80035de:	430a      	orrs	r2, r1
 80035e0:	605a      	str	r2, [r3, #4]

  /* Enable DFSDM channel */
  hdfsdm_channel->Instance->CHCFGR1 |= DFSDM_CHCFGR1_CHEN;
 80035e2:	687b      	ldr	r3, [r7, #4]
 80035e4:	681b      	ldr	r3, [r3, #0]
 80035e6:	681a      	ldr	r2, [r3, #0]
 80035e8:	687b      	ldr	r3, [r7, #4]
 80035ea:	681b      	ldr	r3, [r3, #0]
 80035ec:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 80035f0:	601a      	str	r2, [r3, #0]

  /* Set DFSDM Channel to ready state */
  hdfsdm_channel->State = HAL_DFSDM_CHANNEL_STATE_READY;
 80035f2:	687b      	ldr	r3, [r7, #4]
 80035f4:	2201      	movs	r2, #1
 80035f6:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  /* Store channel handle in DFSDM channel handle table */
  a_dfsdm1ChannelHandle[DFSDM_GetChannelFromInstance(hdfsdm_channel->Instance)] = hdfsdm_channel;
 80035fa:	687b      	ldr	r3, [r7, #4]
 80035fc:	681b      	ldr	r3, [r3, #0]
 80035fe:	4618      	mov	r0, r3
 8003600:	f000 f810 	bl	8003624 <DFSDM_GetChannelFromInstance>
 8003604:	4601      	mov	r1, r0
 8003606:	4a04      	ldr	r2, [pc, #16]	; (8003618 <HAL_DFSDM_ChannelInit+0x174>)
 8003608:	687b      	ldr	r3, [r7, #4]
 800360a:	f842 3021 	str.w	r3, [r2, r1, lsl #2]

  return HAL_OK;
 800360e:	2300      	movs	r3, #0
}
 8003610:	4618      	mov	r0, r3
 8003612:	3708      	adds	r7, #8
 8003614:	46bd      	mov	sp, r7
 8003616:	bd80      	pop	{r7, pc}
 8003618:	20000208 	.word	0x20000208
 800361c:	20000204 	.word	0x20000204
 8003620:	40016000 	.word	0x40016000

08003624 <DFSDM_GetChannelFromInstance>:
  * @brief  This function allows to get the channel number from channel instance.
  * @param  Instance DFSDM channel instance.
  * @retval Channel number.
  */
static uint32_t DFSDM_GetChannelFromInstance(const DFSDM_Channel_TypeDef *Instance)
{
 8003624:	b480      	push	{r7}
 8003626:	b085      	sub	sp, #20
 8003628:	af00      	add	r7, sp, #0
 800362a:	6078      	str	r0, [r7, #4]
  uint32_t channel;

  /* Get channel from instance */
  if (Instance == DFSDM1_Channel0)
 800362c:	687b      	ldr	r3, [r7, #4]
 800362e:	4a1c      	ldr	r2, [pc, #112]	; (80036a0 <DFSDM_GetChannelFromInstance+0x7c>)
 8003630:	4293      	cmp	r3, r2
 8003632:	d102      	bne.n	800363a <DFSDM_GetChannelFromInstance+0x16>
  {
    channel = 0;
 8003634:	2300      	movs	r3, #0
 8003636:	60fb      	str	r3, [r7, #12]
 8003638:	e02b      	b.n	8003692 <DFSDM_GetChannelFromInstance+0x6e>
  }
  else if (Instance == DFSDM1_Channel1)
 800363a:	687b      	ldr	r3, [r7, #4]
 800363c:	4a19      	ldr	r2, [pc, #100]	; (80036a4 <DFSDM_GetChannelFromInstance+0x80>)
 800363e:	4293      	cmp	r3, r2
 8003640:	d102      	bne.n	8003648 <DFSDM_GetChannelFromInstance+0x24>
  {
    channel = 1;
 8003642:	2301      	movs	r3, #1
 8003644:	60fb      	str	r3, [r7, #12]
 8003646:	e024      	b.n	8003692 <DFSDM_GetChannelFromInstance+0x6e>
  }
  else if (Instance == DFSDM1_Channel2)
 8003648:	687b      	ldr	r3, [r7, #4]
 800364a:	4a17      	ldr	r2, [pc, #92]	; (80036a8 <DFSDM_GetChannelFromInstance+0x84>)
 800364c:	4293      	cmp	r3, r2
 800364e:	d102      	bne.n	8003656 <DFSDM_GetChannelFromInstance+0x32>
  {
    channel = 2;
 8003650:	2302      	movs	r3, #2
 8003652:	60fb      	str	r3, [r7, #12]
 8003654:	e01d      	b.n	8003692 <DFSDM_GetChannelFromInstance+0x6e>
  }
#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx) || \
    defined(STM32L496xx) || defined(STM32L4A6xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
  else if (Instance == DFSDM1_Channel4)
 8003656:	687b      	ldr	r3, [r7, #4]
 8003658:	4a14      	ldr	r2, [pc, #80]	; (80036ac <DFSDM_GetChannelFromInstance+0x88>)
 800365a:	4293      	cmp	r3, r2
 800365c:	d102      	bne.n	8003664 <DFSDM_GetChannelFromInstance+0x40>
  {
    channel = 4;
 800365e:	2304      	movs	r3, #4
 8003660:	60fb      	str	r3, [r7, #12]
 8003662:	e016      	b.n	8003692 <DFSDM_GetChannelFromInstance+0x6e>
  }
  else if (Instance == DFSDM1_Channel5)
 8003664:	687b      	ldr	r3, [r7, #4]
 8003666:	4a12      	ldr	r2, [pc, #72]	; (80036b0 <DFSDM_GetChannelFromInstance+0x8c>)
 8003668:	4293      	cmp	r3, r2
 800366a:	d102      	bne.n	8003672 <DFSDM_GetChannelFromInstance+0x4e>
  {
    channel = 5;
 800366c:	2305      	movs	r3, #5
 800366e:	60fb      	str	r3, [r7, #12]
 8003670:	e00f      	b.n	8003692 <DFSDM_GetChannelFromInstance+0x6e>
  }
  else if (Instance == DFSDM1_Channel6)
 8003672:	687b      	ldr	r3, [r7, #4]
 8003674:	4a0f      	ldr	r2, [pc, #60]	; (80036b4 <DFSDM_GetChannelFromInstance+0x90>)
 8003676:	4293      	cmp	r3, r2
 8003678:	d102      	bne.n	8003680 <DFSDM_GetChannelFromInstance+0x5c>
  {
    channel = 6;
 800367a:	2306      	movs	r3, #6
 800367c:	60fb      	str	r3, [r7, #12]
 800367e:	e008      	b.n	8003692 <DFSDM_GetChannelFromInstance+0x6e>
  }
  else if (Instance == DFSDM1_Channel7)
 8003680:	687b      	ldr	r3, [r7, #4]
 8003682:	4a0d      	ldr	r2, [pc, #52]	; (80036b8 <DFSDM_GetChannelFromInstance+0x94>)
 8003684:	4293      	cmp	r3, r2
 8003686:	d102      	bne.n	800368e <DFSDM_GetChannelFromInstance+0x6a>
  {
    channel = 7;
 8003688:	2307      	movs	r3, #7
 800368a:	60fb      	str	r3, [r7, #12]
 800368c:	e001      	b.n	8003692 <DFSDM_GetChannelFromInstance+0x6e>
  }
#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx || STM32L496xx || STM32L4A6xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
  else /* DFSDM1_Channel3 */
  {
    channel = 3;
 800368e:	2303      	movs	r3, #3
 8003690:	60fb      	str	r3, [r7, #12]
  }

  return channel;
 8003692:	68fb      	ldr	r3, [r7, #12]
}
 8003694:	4618      	mov	r0, r3
 8003696:	3714      	adds	r7, #20
 8003698:	46bd      	mov	sp, r7
 800369a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800369e:	4770      	bx	lr
 80036a0:	40016000 	.word	0x40016000
 80036a4:	40016020 	.word	0x40016020
 80036a8:	40016040 	.word	0x40016040
 80036ac:	40016080 	.word	0x40016080
 80036b0:	400160a0 	.word	0x400160a0
 80036b4:	400160c0 	.word	0x400160c0
 80036b8:	400160e0 	.word	0x400160e0

080036bc <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80036bc:	b480      	push	{r7}
 80036be:	b087      	sub	sp, #28
 80036c0:	af00      	add	r7, sp, #0
 80036c2:	6078      	str	r0, [r7, #4]
 80036c4:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80036c6:	2300      	movs	r3, #0
 80036c8:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80036ca:	e166      	b.n	800399a <HAL_GPIO_Init+0x2de>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 80036cc:	683b      	ldr	r3, [r7, #0]
 80036ce:	681a      	ldr	r2, [r3, #0]
 80036d0:	2101      	movs	r1, #1
 80036d2:	697b      	ldr	r3, [r7, #20]
 80036d4:	fa01 f303 	lsl.w	r3, r1, r3
 80036d8:	4013      	ands	r3, r2
 80036da:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 80036dc:	68fb      	ldr	r3, [r7, #12]
 80036de:	2b00      	cmp	r3, #0
 80036e0:	f000 8158 	beq.w	8003994 <HAL_GPIO_Init+0x2d8>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80036e4:	683b      	ldr	r3, [r7, #0]
 80036e6:	685b      	ldr	r3, [r3, #4]
 80036e8:	2b01      	cmp	r3, #1
 80036ea:	d00b      	beq.n	8003704 <HAL_GPIO_Init+0x48>
 80036ec:	683b      	ldr	r3, [r7, #0]
 80036ee:	685b      	ldr	r3, [r3, #4]
 80036f0:	2b02      	cmp	r3, #2
 80036f2:	d007      	beq.n	8003704 <HAL_GPIO_Init+0x48>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80036f4:	683b      	ldr	r3, [r7, #0]
 80036f6:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80036f8:	2b11      	cmp	r3, #17
 80036fa:	d003      	beq.n	8003704 <HAL_GPIO_Init+0x48>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80036fc:	683b      	ldr	r3, [r7, #0]
 80036fe:	685b      	ldr	r3, [r3, #4]
 8003700:	2b12      	cmp	r3, #18
 8003702:	d130      	bne.n	8003766 <HAL_GPIO_Init+0xaa>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8003704:	687b      	ldr	r3, [r7, #4]
 8003706:	689b      	ldr	r3, [r3, #8]
 8003708:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 800370a:	697b      	ldr	r3, [r7, #20]
 800370c:	005b      	lsls	r3, r3, #1
 800370e:	2203      	movs	r2, #3
 8003710:	fa02 f303 	lsl.w	r3, r2, r3
 8003714:	43db      	mvns	r3, r3
 8003716:	693a      	ldr	r2, [r7, #16]
 8003718:	4013      	ands	r3, r2
 800371a:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 800371c:	683b      	ldr	r3, [r7, #0]
 800371e:	68da      	ldr	r2, [r3, #12]
 8003720:	697b      	ldr	r3, [r7, #20]
 8003722:	005b      	lsls	r3, r3, #1
 8003724:	fa02 f303 	lsl.w	r3, r2, r3
 8003728:	693a      	ldr	r2, [r7, #16]
 800372a:	4313      	orrs	r3, r2
 800372c:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 800372e:	687b      	ldr	r3, [r7, #4]
 8003730:	693a      	ldr	r2, [r7, #16]
 8003732:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8003734:	687b      	ldr	r3, [r7, #4]
 8003736:	685b      	ldr	r3, [r3, #4]
 8003738:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 800373a:	2201      	movs	r2, #1
 800373c:	697b      	ldr	r3, [r7, #20]
 800373e:	fa02 f303 	lsl.w	r3, r2, r3
 8003742:	43db      	mvns	r3, r3
 8003744:	693a      	ldr	r2, [r7, #16]
 8003746:	4013      	ands	r3, r2
 8003748:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4u) << position);
 800374a:	683b      	ldr	r3, [r7, #0]
 800374c:	685b      	ldr	r3, [r3, #4]
 800374e:	091b      	lsrs	r3, r3, #4
 8003750:	f003 0201 	and.w	r2, r3, #1
 8003754:	697b      	ldr	r3, [r7, #20]
 8003756:	fa02 f303 	lsl.w	r3, r2, r3
 800375a:	693a      	ldr	r2, [r7, #16]
 800375c:	4313      	orrs	r3, r2
 800375e:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8003760:	687b      	ldr	r3, [r7, #4]
 8003762:	693a      	ldr	r2, [r7, #16]
 8003764:	605a      	str	r2, [r3, #4]
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8003766:	687b      	ldr	r3, [r7, #4]
 8003768:	68db      	ldr	r3, [r3, #12]
 800376a:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2u));
 800376c:	697b      	ldr	r3, [r7, #20]
 800376e:	005b      	lsls	r3, r3, #1
 8003770:	2203      	movs	r2, #3
 8003772:	fa02 f303 	lsl.w	r3, r2, r3
 8003776:	43db      	mvns	r3, r3
 8003778:	693a      	ldr	r2, [r7, #16]
 800377a:	4013      	ands	r3, r2
 800377c:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Pull) << (position * 2u));
 800377e:	683b      	ldr	r3, [r7, #0]
 8003780:	689a      	ldr	r2, [r3, #8]
 8003782:	697b      	ldr	r3, [r7, #20]
 8003784:	005b      	lsls	r3, r3, #1
 8003786:	fa02 f303 	lsl.w	r3, r2, r3
 800378a:	693a      	ldr	r2, [r7, #16]
 800378c:	4313      	orrs	r3, r2
 800378e:	613b      	str	r3, [r7, #16]
      GPIOx->PUPDR = temp;
 8003790:	687b      	ldr	r3, [r7, #4]
 8003792:	693a      	ldr	r2, [r7, #16]
 8003794:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8003796:	683b      	ldr	r3, [r7, #0]
 8003798:	685b      	ldr	r3, [r3, #4]
 800379a:	2b02      	cmp	r3, #2
 800379c:	d003      	beq.n	80037a6 <HAL_GPIO_Init+0xea>
 800379e:	683b      	ldr	r3, [r7, #0]
 80037a0:	685b      	ldr	r3, [r3, #4]
 80037a2:	2b12      	cmp	r3, #18
 80037a4:	d123      	bne.n	80037ee <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 80037a6:	697b      	ldr	r3, [r7, #20]
 80037a8:	08da      	lsrs	r2, r3, #3
 80037aa:	687b      	ldr	r3, [r7, #4]
 80037ac:	3208      	adds	r2, #8
 80037ae:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80037b2:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 80037b4:	697b      	ldr	r3, [r7, #20]
 80037b6:	f003 0307 	and.w	r3, r3, #7
 80037ba:	009b      	lsls	r3, r3, #2
 80037bc:	220f      	movs	r2, #15
 80037be:	fa02 f303 	lsl.w	r3, r2, r3
 80037c2:	43db      	mvns	r3, r3
 80037c4:	693a      	ldr	r2, [r7, #16]
 80037c6:	4013      	ands	r3, r2
 80037c8:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 80037ca:	683b      	ldr	r3, [r7, #0]
 80037cc:	691a      	ldr	r2, [r3, #16]
 80037ce:	697b      	ldr	r3, [r7, #20]
 80037d0:	f003 0307 	and.w	r3, r3, #7
 80037d4:	009b      	lsls	r3, r3, #2
 80037d6:	fa02 f303 	lsl.w	r3, r2, r3
 80037da:	693a      	ldr	r2, [r7, #16]
 80037dc:	4313      	orrs	r3, r2
 80037de:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 80037e0:	697b      	ldr	r3, [r7, #20]
 80037e2:	08da      	lsrs	r2, r3, #3
 80037e4:	687b      	ldr	r3, [r7, #4]
 80037e6:	3208      	adds	r2, #8
 80037e8:	6939      	ldr	r1, [r7, #16]
 80037ea:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80037ee:	687b      	ldr	r3, [r7, #4]
 80037f0:	681b      	ldr	r3, [r3, #0]
 80037f2:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 80037f4:	697b      	ldr	r3, [r7, #20]
 80037f6:	005b      	lsls	r3, r3, #1
 80037f8:	2203      	movs	r2, #3
 80037fa:	fa02 f303 	lsl.w	r3, r2, r3
 80037fe:	43db      	mvns	r3, r3
 8003800:	693a      	ldr	r2, [r7, #16]
 8003802:	4013      	ands	r3, r2
 8003804:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8003806:	683b      	ldr	r3, [r7, #0]
 8003808:	685b      	ldr	r3, [r3, #4]
 800380a:	f003 0203 	and.w	r2, r3, #3
 800380e:	697b      	ldr	r3, [r7, #20]
 8003810:	005b      	lsls	r3, r3, #1
 8003812:	fa02 f303 	lsl.w	r3, r2, r3
 8003816:	693a      	ldr	r2, [r7, #16]
 8003818:	4313      	orrs	r3, r2
 800381a:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 800381c:	687b      	ldr	r3, [r7, #4]
 800381e:	693a      	ldr	r2, [r7, #16]
 8003820:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8003822:	683b      	ldr	r3, [r7, #0]
 8003824:	685b      	ldr	r3, [r3, #4]
 8003826:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800382a:	2b00      	cmp	r3, #0
 800382c:	f000 80b2 	beq.w	8003994 <HAL_GPIO_Init+0x2d8>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003830:	4b61      	ldr	r3, [pc, #388]	; (80039b8 <HAL_GPIO_Init+0x2fc>)
 8003832:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003834:	4a60      	ldr	r2, [pc, #384]	; (80039b8 <HAL_GPIO_Init+0x2fc>)
 8003836:	f043 0301 	orr.w	r3, r3, #1
 800383a:	6613      	str	r3, [r2, #96]	; 0x60
 800383c:	4b5e      	ldr	r3, [pc, #376]	; (80039b8 <HAL_GPIO_Init+0x2fc>)
 800383e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003840:	f003 0301 	and.w	r3, r3, #1
 8003844:	60bb      	str	r3, [r7, #8]
 8003846:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8003848:	4a5c      	ldr	r2, [pc, #368]	; (80039bc <HAL_GPIO_Init+0x300>)
 800384a:	697b      	ldr	r3, [r7, #20]
 800384c:	089b      	lsrs	r3, r3, #2
 800384e:	3302      	adds	r3, #2
 8003850:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003854:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8003856:	697b      	ldr	r3, [r7, #20]
 8003858:	f003 0303 	and.w	r3, r3, #3
 800385c:	009b      	lsls	r3, r3, #2
 800385e:	220f      	movs	r2, #15
 8003860:	fa02 f303 	lsl.w	r3, r2, r3
 8003864:	43db      	mvns	r3, r3
 8003866:	693a      	ldr	r2, [r7, #16]
 8003868:	4013      	ands	r3, r2
 800386a:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 800386c:	687b      	ldr	r3, [r7, #4]
 800386e:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 8003872:	d02b      	beq.n	80038cc <HAL_GPIO_Init+0x210>
 8003874:	687b      	ldr	r3, [r7, #4]
 8003876:	4a52      	ldr	r2, [pc, #328]	; (80039c0 <HAL_GPIO_Init+0x304>)
 8003878:	4293      	cmp	r3, r2
 800387a:	d025      	beq.n	80038c8 <HAL_GPIO_Init+0x20c>
 800387c:	687b      	ldr	r3, [r7, #4]
 800387e:	4a51      	ldr	r2, [pc, #324]	; (80039c4 <HAL_GPIO_Init+0x308>)
 8003880:	4293      	cmp	r3, r2
 8003882:	d01f      	beq.n	80038c4 <HAL_GPIO_Init+0x208>
 8003884:	687b      	ldr	r3, [r7, #4]
 8003886:	4a50      	ldr	r2, [pc, #320]	; (80039c8 <HAL_GPIO_Init+0x30c>)
 8003888:	4293      	cmp	r3, r2
 800388a:	d019      	beq.n	80038c0 <HAL_GPIO_Init+0x204>
 800388c:	687b      	ldr	r3, [r7, #4]
 800388e:	4a4f      	ldr	r2, [pc, #316]	; (80039cc <HAL_GPIO_Init+0x310>)
 8003890:	4293      	cmp	r3, r2
 8003892:	d013      	beq.n	80038bc <HAL_GPIO_Init+0x200>
 8003894:	687b      	ldr	r3, [r7, #4]
 8003896:	4a4e      	ldr	r2, [pc, #312]	; (80039d0 <HAL_GPIO_Init+0x314>)
 8003898:	4293      	cmp	r3, r2
 800389a:	d00d      	beq.n	80038b8 <HAL_GPIO_Init+0x1fc>
 800389c:	687b      	ldr	r3, [r7, #4]
 800389e:	4a4d      	ldr	r2, [pc, #308]	; (80039d4 <HAL_GPIO_Init+0x318>)
 80038a0:	4293      	cmp	r3, r2
 80038a2:	d007      	beq.n	80038b4 <HAL_GPIO_Init+0x1f8>
 80038a4:	687b      	ldr	r3, [r7, #4]
 80038a6:	4a4c      	ldr	r2, [pc, #304]	; (80039d8 <HAL_GPIO_Init+0x31c>)
 80038a8:	4293      	cmp	r3, r2
 80038aa:	d101      	bne.n	80038b0 <HAL_GPIO_Init+0x1f4>
 80038ac:	2307      	movs	r3, #7
 80038ae:	e00e      	b.n	80038ce <HAL_GPIO_Init+0x212>
 80038b0:	2308      	movs	r3, #8
 80038b2:	e00c      	b.n	80038ce <HAL_GPIO_Init+0x212>
 80038b4:	2306      	movs	r3, #6
 80038b6:	e00a      	b.n	80038ce <HAL_GPIO_Init+0x212>
 80038b8:	2305      	movs	r3, #5
 80038ba:	e008      	b.n	80038ce <HAL_GPIO_Init+0x212>
 80038bc:	2304      	movs	r3, #4
 80038be:	e006      	b.n	80038ce <HAL_GPIO_Init+0x212>
 80038c0:	2303      	movs	r3, #3
 80038c2:	e004      	b.n	80038ce <HAL_GPIO_Init+0x212>
 80038c4:	2302      	movs	r3, #2
 80038c6:	e002      	b.n	80038ce <HAL_GPIO_Init+0x212>
 80038c8:	2301      	movs	r3, #1
 80038ca:	e000      	b.n	80038ce <HAL_GPIO_Init+0x212>
 80038cc:	2300      	movs	r3, #0
 80038ce:	697a      	ldr	r2, [r7, #20]
 80038d0:	f002 0203 	and.w	r2, r2, #3
 80038d4:	0092      	lsls	r2, r2, #2
 80038d6:	4093      	lsls	r3, r2
 80038d8:	693a      	ldr	r2, [r7, #16]
 80038da:	4313      	orrs	r3, r2
 80038dc:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 80038de:	4937      	ldr	r1, [pc, #220]	; (80039bc <HAL_GPIO_Init+0x300>)
 80038e0:	697b      	ldr	r3, [r7, #20]
 80038e2:	089b      	lsrs	r3, r3, #2
 80038e4:	3302      	adds	r3, #2
 80038e6:	693a      	ldr	r2, [r7, #16]
 80038e8:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 80038ec:	4b3b      	ldr	r3, [pc, #236]	; (80039dc <HAL_GPIO_Init+0x320>)
 80038ee:	681b      	ldr	r3, [r3, #0]
 80038f0:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80038f2:	68fb      	ldr	r3, [r7, #12]
 80038f4:	43db      	mvns	r3, r3
 80038f6:	693a      	ldr	r2, [r7, #16]
 80038f8:	4013      	ands	r3, r2
 80038fa:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 80038fc:	683b      	ldr	r3, [r7, #0]
 80038fe:	685b      	ldr	r3, [r3, #4]
 8003900:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003904:	2b00      	cmp	r3, #0
 8003906:	d003      	beq.n	8003910 <HAL_GPIO_Init+0x254>
        {
          temp |= iocurrent;
 8003908:	693a      	ldr	r2, [r7, #16]
 800390a:	68fb      	ldr	r3, [r7, #12]
 800390c:	4313      	orrs	r3, r2
 800390e:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8003910:	4a32      	ldr	r2, [pc, #200]	; (80039dc <HAL_GPIO_Init+0x320>)
 8003912:	693b      	ldr	r3, [r7, #16]
 8003914:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR1;
 8003916:	4b31      	ldr	r3, [pc, #196]	; (80039dc <HAL_GPIO_Init+0x320>)
 8003918:	685b      	ldr	r3, [r3, #4]
 800391a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800391c:	68fb      	ldr	r3, [r7, #12]
 800391e:	43db      	mvns	r3, r3
 8003920:	693a      	ldr	r2, [r7, #16]
 8003922:	4013      	ands	r3, r2
 8003924:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8003926:	683b      	ldr	r3, [r7, #0]
 8003928:	685b      	ldr	r3, [r3, #4]
 800392a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800392e:	2b00      	cmp	r3, #0
 8003930:	d003      	beq.n	800393a <HAL_GPIO_Init+0x27e>
        {
          temp |= iocurrent;
 8003932:	693a      	ldr	r2, [r7, #16]
 8003934:	68fb      	ldr	r3, [r7, #12]
 8003936:	4313      	orrs	r3, r2
 8003938:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 800393a:	4a28      	ldr	r2, [pc, #160]	; (80039dc <HAL_GPIO_Init+0x320>)
 800393c:	693b      	ldr	r3, [r7, #16]
 800393e:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8003940:	4b26      	ldr	r3, [pc, #152]	; (80039dc <HAL_GPIO_Init+0x320>)
 8003942:	689b      	ldr	r3, [r3, #8]
 8003944:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003946:	68fb      	ldr	r3, [r7, #12]
 8003948:	43db      	mvns	r3, r3
 800394a:	693a      	ldr	r2, [r7, #16]
 800394c:	4013      	ands	r3, r2
 800394e:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8003950:	683b      	ldr	r3, [r7, #0]
 8003952:	685b      	ldr	r3, [r3, #4]
 8003954:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8003958:	2b00      	cmp	r3, #0
 800395a:	d003      	beq.n	8003964 <HAL_GPIO_Init+0x2a8>
        {
          temp |= iocurrent;
 800395c:	693a      	ldr	r2, [r7, #16]
 800395e:	68fb      	ldr	r3, [r7, #12]
 8003960:	4313      	orrs	r3, r2
 8003962:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8003964:	4a1d      	ldr	r2, [pc, #116]	; (80039dc <HAL_GPIO_Init+0x320>)
 8003966:	693b      	ldr	r3, [r7, #16]
 8003968:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 800396a:	4b1c      	ldr	r3, [pc, #112]	; (80039dc <HAL_GPIO_Init+0x320>)
 800396c:	68db      	ldr	r3, [r3, #12]
 800396e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003970:	68fb      	ldr	r3, [r7, #12]
 8003972:	43db      	mvns	r3, r3
 8003974:	693a      	ldr	r2, [r7, #16]
 8003976:	4013      	ands	r3, r2
 8003978:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 800397a:	683b      	ldr	r3, [r7, #0]
 800397c:	685b      	ldr	r3, [r3, #4]
 800397e:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8003982:	2b00      	cmp	r3, #0
 8003984:	d003      	beq.n	800398e <HAL_GPIO_Init+0x2d2>
        {
          temp |= iocurrent;
 8003986:	693a      	ldr	r2, [r7, #16]
 8003988:	68fb      	ldr	r3, [r7, #12]
 800398a:	4313      	orrs	r3, r2
 800398c:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 800398e:	4a13      	ldr	r2, [pc, #76]	; (80039dc <HAL_GPIO_Init+0x320>)
 8003990:	693b      	ldr	r3, [r7, #16]
 8003992:	60d3      	str	r3, [r2, #12]
      }
    }

    position++;
 8003994:	697b      	ldr	r3, [r7, #20]
 8003996:	3301      	adds	r3, #1
 8003998:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800399a:	683b      	ldr	r3, [r7, #0]
 800399c:	681a      	ldr	r2, [r3, #0]
 800399e:	697b      	ldr	r3, [r7, #20]
 80039a0:	fa22 f303 	lsr.w	r3, r2, r3
 80039a4:	2b00      	cmp	r3, #0
 80039a6:	f47f ae91 	bne.w	80036cc <HAL_GPIO_Init+0x10>
  }
}
 80039aa:	bf00      	nop
 80039ac:	371c      	adds	r7, #28
 80039ae:	46bd      	mov	sp, r7
 80039b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039b4:	4770      	bx	lr
 80039b6:	bf00      	nop
 80039b8:	40021000 	.word	0x40021000
 80039bc:	40010000 	.word	0x40010000
 80039c0:	48000400 	.word	0x48000400
 80039c4:	48000800 	.word	0x48000800
 80039c8:	48000c00 	.word	0x48000c00
 80039cc:	48001000 	.word	0x48001000
 80039d0:	48001400 	.word	0x48001400
 80039d4:	48001800 	.word	0x48001800
 80039d8:	48001c00 	.word	0x48001c00
 80039dc:	40010400 	.word	0x40010400

080039e0 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80039e0:	b480      	push	{r7}
 80039e2:	b083      	sub	sp, #12
 80039e4:	af00      	add	r7, sp, #0
 80039e6:	6078      	str	r0, [r7, #4]
 80039e8:	460b      	mov	r3, r1
 80039ea:	807b      	strh	r3, [r7, #2]
 80039ec:	4613      	mov	r3, r2
 80039ee:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80039f0:	787b      	ldrb	r3, [r7, #1]
 80039f2:	2b00      	cmp	r3, #0
 80039f4:	d003      	beq.n	80039fe <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 80039f6:	887a      	ldrh	r2, [r7, #2]
 80039f8:	687b      	ldr	r3, [r7, #4]
 80039fa:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 80039fc:	e002      	b.n	8003a04 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 80039fe:	887a      	ldrh	r2, [r7, #2]
 8003a00:	687b      	ldr	r3, [r7, #4]
 8003a02:	629a      	str	r2, [r3, #40]	; 0x28
}
 8003a04:	bf00      	nop
 8003a06:	370c      	adds	r7, #12
 8003a08:	46bd      	mov	sp, r7
 8003a0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a0e:	4770      	bx	lr

08003a10 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8003a10:	b580      	push	{r7, lr}
 8003a12:	b082      	sub	sp, #8
 8003a14:	af00      	add	r7, sp, #0
 8003a16:	4603      	mov	r3, r0
 8003a18:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 8003a1a:	4b08      	ldr	r3, [pc, #32]	; (8003a3c <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8003a1c:	695a      	ldr	r2, [r3, #20]
 8003a1e:	88fb      	ldrh	r3, [r7, #6]
 8003a20:	4013      	ands	r3, r2
 8003a22:	2b00      	cmp	r3, #0
 8003a24:	d006      	beq.n	8003a34 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8003a26:	4a05      	ldr	r2, [pc, #20]	; (8003a3c <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8003a28:	88fb      	ldrh	r3, [r7, #6]
 8003a2a:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8003a2c:	88fb      	ldrh	r3, [r7, #6]
 8003a2e:	4618      	mov	r0, r3
 8003a30:	f000 f806 	bl	8003a40 <HAL_GPIO_EXTI_Callback>
  }
}
 8003a34:	bf00      	nop
 8003a36:	3708      	adds	r7, #8
 8003a38:	46bd      	mov	sp, r7
 8003a3a:	bd80      	pop	{r7, pc}
 8003a3c:	40010400 	.word	0x40010400

08003a40 <HAL_GPIO_EXTI_Callback>:
  * @brief  EXTI line detection callback.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
__weak void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8003a40:	b480      	push	{r7}
 8003a42:	b083      	sub	sp, #12
 8003a44:	af00      	add	r7, sp, #0
 8003a46:	4603      	mov	r3, r0
 8003a48:	80fb      	strh	r3, [r7, #6]
  UNUSED(GPIO_Pin);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_GPIO_EXTI_Callback could be implemented in the user file
   */
}
 8003a4a:	bf00      	nop
 8003a4c:	370c      	adds	r7, #12
 8003a4e:	46bd      	mov	sp, r7
 8003a50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a54:	4770      	bx	lr

08003a56 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8003a56:	b580      	push	{r7, lr}
 8003a58:	b082      	sub	sp, #8
 8003a5a:	af00      	add	r7, sp, #0
 8003a5c:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8003a5e:	687b      	ldr	r3, [r7, #4]
 8003a60:	2b00      	cmp	r3, #0
 8003a62:	d101      	bne.n	8003a68 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8003a64:	2301      	movs	r3, #1
 8003a66:	e081      	b.n	8003b6c <HAL_I2C_Init+0x116>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8003a68:	687b      	ldr	r3, [r7, #4]
 8003a6a:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8003a6e:	b2db      	uxtb	r3, r3
 8003a70:	2b00      	cmp	r3, #0
 8003a72:	d106      	bne.n	8003a82 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8003a74:	687b      	ldr	r3, [r7, #4]
 8003a76:	2200      	movs	r2, #0
 8003a78:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 8003a7c:	6878      	ldr	r0, [r7, #4]
 8003a7e:	f7fd fa6b 	bl	8000f58 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8003a82:	687b      	ldr	r3, [r7, #4]
 8003a84:	2224      	movs	r2, #36	; 0x24
 8003a86:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8003a8a:	687b      	ldr	r3, [r7, #4]
 8003a8c:	681b      	ldr	r3, [r3, #0]
 8003a8e:	681a      	ldr	r2, [r3, #0]
 8003a90:	687b      	ldr	r3, [r7, #4]
 8003a92:	681b      	ldr	r3, [r3, #0]
 8003a94:	f022 0201 	bic.w	r2, r2, #1
 8003a98:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8003a9a:	687b      	ldr	r3, [r7, #4]
 8003a9c:	685a      	ldr	r2, [r3, #4]
 8003a9e:	687b      	ldr	r3, [r7, #4]
 8003aa0:	681b      	ldr	r3, [r3, #0]
 8003aa2:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8003aa6:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8003aa8:	687b      	ldr	r3, [r7, #4]
 8003aaa:	681b      	ldr	r3, [r3, #0]
 8003aac:	689a      	ldr	r2, [r3, #8]
 8003aae:	687b      	ldr	r3, [r7, #4]
 8003ab0:	681b      	ldr	r3, [r3, #0]
 8003ab2:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8003ab6:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8003ab8:	687b      	ldr	r3, [r7, #4]
 8003aba:	68db      	ldr	r3, [r3, #12]
 8003abc:	2b01      	cmp	r3, #1
 8003abe:	d107      	bne.n	8003ad0 <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8003ac0:	687b      	ldr	r3, [r7, #4]
 8003ac2:	689a      	ldr	r2, [r3, #8]
 8003ac4:	687b      	ldr	r3, [r7, #4]
 8003ac6:	681b      	ldr	r3, [r3, #0]
 8003ac8:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8003acc:	609a      	str	r2, [r3, #8]
 8003ace:	e006      	b.n	8003ade <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8003ad0:	687b      	ldr	r3, [r7, #4]
 8003ad2:	689a      	ldr	r2, [r3, #8]
 8003ad4:	687b      	ldr	r3, [r7, #4]
 8003ad6:	681b      	ldr	r3, [r3, #0]
 8003ad8:	f442 4204 	orr.w	r2, r2, #33792	; 0x8400
 8003adc:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8003ade:	687b      	ldr	r3, [r7, #4]
 8003ae0:	68db      	ldr	r3, [r3, #12]
 8003ae2:	2b02      	cmp	r3, #2
 8003ae4:	d104      	bne.n	8003af0 <HAL_I2C_Init+0x9a>
  {
    hi2c->Instance->CR2 = (I2C_CR2_ADD10);
 8003ae6:	687b      	ldr	r3, [r7, #4]
 8003ae8:	681b      	ldr	r3, [r3, #0]
 8003aea:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8003aee:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8003af0:	687b      	ldr	r3, [r7, #4]
 8003af2:	681b      	ldr	r3, [r3, #0]
 8003af4:	685b      	ldr	r3, [r3, #4]
 8003af6:	687a      	ldr	r2, [r7, #4]
 8003af8:	6812      	ldr	r2, [r2, #0]
 8003afa:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8003afe:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8003b02:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8003b04:	687b      	ldr	r3, [r7, #4]
 8003b06:	681b      	ldr	r3, [r3, #0]
 8003b08:	68da      	ldr	r2, [r3, #12]
 8003b0a:	687b      	ldr	r3, [r7, #4]
 8003b0c:	681b      	ldr	r3, [r3, #0]
 8003b0e:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8003b12:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | (hi2c->Init.OwnAddress2Masks << 8));
 8003b14:	687b      	ldr	r3, [r7, #4]
 8003b16:	691a      	ldr	r2, [r3, #16]
 8003b18:	687b      	ldr	r3, [r7, #4]
 8003b1a:	695b      	ldr	r3, [r3, #20]
 8003b1c:	ea42 0103 	orr.w	r1, r2, r3
 8003b20:	687b      	ldr	r3, [r7, #4]
 8003b22:	699b      	ldr	r3, [r3, #24]
 8003b24:	021a      	lsls	r2, r3, #8
 8003b26:	687b      	ldr	r3, [r7, #4]
 8003b28:	681b      	ldr	r3, [r3, #0]
 8003b2a:	430a      	orrs	r2, r1
 8003b2c:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8003b2e:	687b      	ldr	r3, [r7, #4]
 8003b30:	69d9      	ldr	r1, [r3, #28]
 8003b32:	687b      	ldr	r3, [r7, #4]
 8003b34:	6a1a      	ldr	r2, [r3, #32]
 8003b36:	687b      	ldr	r3, [r7, #4]
 8003b38:	681b      	ldr	r3, [r3, #0]
 8003b3a:	430a      	orrs	r2, r1
 8003b3c:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8003b3e:	687b      	ldr	r3, [r7, #4]
 8003b40:	681b      	ldr	r3, [r3, #0]
 8003b42:	681a      	ldr	r2, [r3, #0]
 8003b44:	687b      	ldr	r3, [r7, #4]
 8003b46:	681b      	ldr	r3, [r3, #0]
 8003b48:	f042 0201 	orr.w	r2, r2, #1
 8003b4c:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003b4e:	687b      	ldr	r3, [r7, #4]
 8003b50:	2200      	movs	r2, #0
 8003b52:	645a      	str	r2, [r3, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8003b54:	687b      	ldr	r3, [r7, #4]
 8003b56:	2220      	movs	r2, #32
 8003b58:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 8003b5c:	687b      	ldr	r3, [r7, #4]
 8003b5e:	2200      	movs	r2, #0
 8003b60:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8003b62:	687b      	ldr	r3, [r7, #4]
 8003b64:	2200      	movs	r2, #0
 8003b66:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  return HAL_OK;
 8003b6a:	2300      	movs	r3, #0
}
 8003b6c:	4618      	mov	r0, r3
 8003b6e:	3708      	adds	r7, #8
 8003b70:	46bd      	mov	sp, r7
 8003b72:	bd80      	pop	{r7, pc}

08003b74 <HAL_I2C_Mem_Write>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                    uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003b74:	b580      	push	{r7, lr}
 8003b76:	b088      	sub	sp, #32
 8003b78:	af02      	add	r7, sp, #8
 8003b7a:	60f8      	str	r0, [r7, #12]
 8003b7c:	4608      	mov	r0, r1
 8003b7e:	4611      	mov	r1, r2
 8003b80:	461a      	mov	r2, r3
 8003b82:	4603      	mov	r3, r0
 8003b84:	817b      	strh	r3, [r7, #10]
 8003b86:	460b      	mov	r3, r1
 8003b88:	813b      	strh	r3, [r7, #8]
 8003b8a:	4613      	mov	r3, r2
 8003b8c:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003b8e:	68fb      	ldr	r3, [r7, #12]
 8003b90:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8003b94:	b2db      	uxtb	r3, r3
 8003b96:	2b20      	cmp	r3, #32
 8003b98:	f040 80f9 	bne.w	8003d8e <HAL_I2C_Mem_Write+0x21a>
  {
    if ((pData == NULL) || (Size == 0U))
 8003b9c:	6a3b      	ldr	r3, [r7, #32]
 8003b9e:	2b00      	cmp	r3, #0
 8003ba0:	d002      	beq.n	8003ba8 <HAL_I2C_Mem_Write+0x34>
 8003ba2:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8003ba4:	2b00      	cmp	r3, #0
 8003ba6:	d105      	bne.n	8003bb4 <HAL_I2C_Mem_Write+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 8003ba8:	68fb      	ldr	r3, [r7, #12]
 8003baa:	f44f 7200 	mov.w	r2, #512	; 0x200
 8003bae:	645a      	str	r2, [r3, #68]	; 0x44
      return  HAL_ERROR;
 8003bb0:	2301      	movs	r3, #1
 8003bb2:	e0ed      	b.n	8003d90 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003bb4:	68fb      	ldr	r3, [r7, #12]
 8003bb6:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8003bba:	2b01      	cmp	r3, #1
 8003bbc:	d101      	bne.n	8003bc2 <HAL_I2C_Mem_Write+0x4e>
 8003bbe:	2302      	movs	r3, #2
 8003bc0:	e0e6      	b.n	8003d90 <HAL_I2C_Mem_Write+0x21c>
 8003bc2:	68fb      	ldr	r3, [r7, #12]
 8003bc4:	2201      	movs	r2, #1
 8003bc6:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8003bca:	f7fe fc47 	bl	800245c <HAL_GetTick>
 8003bce:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8003bd0:	697b      	ldr	r3, [r7, #20]
 8003bd2:	9300      	str	r3, [sp, #0]
 8003bd4:	2319      	movs	r3, #25
 8003bd6:	2201      	movs	r2, #1
 8003bd8:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8003bdc:	68f8      	ldr	r0, [r7, #12]
 8003bde:	f000 fac3 	bl	8004168 <I2C_WaitOnFlagUntilTimeout>
 8003be2:	4603      	mov	r3, r0
 8003be4:	2b00      	cmp	r3, #0
 8003be6:	d001      	beq.n	8003bec <HAL_I2C_Mem_Write+0x78>
    {
      return HAL_ERROR;
 8003be8:	2301      	movs	r3, #1
 8003bea:	e0d1      	b.n	8003d90 <HAL_I2C_Mem_Write+0x21c>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8003bec:	68fb      	ldr	r3, [r7, #12]
 8003bee:	2221      	movs	r2, #33	; 0x21
 8003bf0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8003bf4:	68fb      	ldr	r3, [r7, #12]
 8003bf6:	2240      	movs	r2, #64	; 0x40
 8003bf8:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003bfc:	68fb      	ldr	r3, [r7, #12]
 8003bfe:	2200      	movs	r2, #0
 8003c00:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8003c02:	68fb      	ldr	r3, [r7, #12]
 8003c04:	6a3a      	ldr	r2, [r7, #32]
 8003c06:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 8003c08:	68fb      	ldr	r3, [r7, #12]
 8003c0a:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 8003c0c:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 8003c0e:	68fb      	ldr	r3, [r7, #12]
 8003c10:	2200      	movs	r2, #0
 8003c12:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8003c14:	88f8      	ldrh	r0, [r7, #6]
 8003c16:	893a      	ldrh	r2, [r7, #8]
 8003c18:	8979      	ldrh	r1, [r7, #10]
 8003c1a:	697b      	ldr	r3, [r7, #20]
 8003c1c:	9301      	str	r3, [sp, #4]
 8003c1e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003c20:	9300      	str	r3, [sp, #0]
 8003c22:	4603      	mov	r3, r0
 8003c24:	68f8      	ldr	r0, [r7, #12]
 8003c26:	f000 f9d3 	bl	8003fd0 <I2C_RequestMemoryWrite>
 8003c2a:	4603      	mov	r3, r0
 8003c2c:	2b00      	cmp	r3, #0
 8003c2e:	d005      	beq.n	8003c3c <HAL_I2C_Mem_Write+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8003c30:	68fb      	ldr	r3, [r7, #12]
 8003c32:	2200      	movs	r2, #0
 8003c34:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
      return HAL_ERROR;
 8003c38:	2301      	movs	r3, #1
 8003c3a:	e0a9      	b.n	8003d90 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8003c3c:	68fb      	ldr	r3, [r7, #12]
 8003c3e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003c40:	b29b      	uxth	r3, r3
 8003c42:	2bff      	cmp	r3, #255	; 0xff
 8003c44:	d90e      	bls.n	8003c64 <HAL_I2C_Mem_Write+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8003c46:	68fb      	ldr	r3, [r7, #12]
 8003c48:	22ff      	movs	r2, #255	; 0xff
 8003c4a:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 8003c4c:	68fb      	ldr	r3, [r7, #12]
 8003c4e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003c50:	b2da      	uxtb	r2, r3
 8003c52:	8979      	ldrh	r1, [r7, #10]
 8003c54:	2300      	movs	r3, #0
 8003c56:	9300      	str	r3, [sp, #0]
 8003c58:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8003c5c:	68f8      	ldr	r0, [r7, #12]
 8003c5e:	f000 fba5 	bl	80043ac <I2C_TransferConfig>
 8003c62:	e00f      	b.n	8003c84 <HAL_I2C_Mem_Write+0x110>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8003c64:	68fb      	ldr	r3, [r7, #12]
 8003c66:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003c68:	b29a      	uxth	r2, r3
 8003c6a:	68fb      	ldr	r3, [r7, #12]
 8003c6c:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 8003c6e:	68fb      	ldr	r3, [r7, #12]
 8003c70:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003c72:	b2da      	uxtb	r2, r3
 8003c74:	8979      	ldrh	r1, [r7, #10]
 8003c76:	2300      	movs	r3, #0
 8003c78:	9300      	str	r3, [sp, #0]
 8003c7a:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8003c7e:	68f8      	ldr	r0, [r7, #12]
 8003c80:	f000 fb94 	bl	80043ac <I2C_TransferConfig>
    }

    do
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003c84:	697a      	ldr	r2, [r7, #20]
 8003c86:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8003c88:	68f8      	ldr	r0, [r7, #12]
 8003c8a:	f000 faad 	bl	80041e8 <I2C_WaitOnTXISFlagUntilTimeout>
 8003c8e:	4603      	mov	r3, r0
 8003c90:	2b00      	cmp	r3, #0
 8003c92:	d001      	beq.n	8003c98 <HAL_I2C_Mem_Write+0x124>
      {
        return HAL_ERROR;
 8003c94:	2301      	movs	r3, #1
 8003c96:	e07b      	b.n	8003d90 <HAL_I2C_Mem_Write+0x21c>
      }

      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8003c98:	68fb      	ldr	r3, [r7, #12]
 8003c9a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003c9c:	781a      	ldrb	r2, [r3, #0]
 8003c9e:	68fb      	ldr	r3, [r7, #12]
 8003ca0:	681b      	ldr	r3, [r3, #0]
 8003ca2:	629a      	str	r2, [r3, #40]	; 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8003ca4:	68fb      	ldr	r3, [r7, #12]
 8003ca6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003ca8:	1c5a      	adds	r2, r3, #1
 8003caa:	68fb      	ldr	r3, [r7, #12]
 8003cac:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferCount--;
 8003cae:	68fb      	ldr	r3, [r7, #12]
 8003cb0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003cb2:	b29b      	uxth	r3, r3
 8003cb4:	3b01      	subs	r3, #1
 8003cb6:	b29a      	uxth	r2, r3
 8003cb8:	68fb      	ldr	r3, [r7, #12]
 8003cba:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 8003cbc:	68fb      	ldr	r3, [r7, #12]
 8003cbe:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003cc0:	3b01      	subs	r3, #1
 8003cc2:	b29a      	uxth	r2, r3
 8003cc4:	68fb      	ldr	r3, [r7, #12]
 8003cc6:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8003cc8:	68fb      	ldr	r3, [r7, #12]
 8003cca:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003ccc:	b29b      	uxth	r3, r3
 8003cce:	2b00      	cmp	r3, #0
 8003cd0:	d034      	beq.n	8003d3c <HAL_I2C_Mem_Write+0x1c8>
 8003cd2:	68fb      	ldr	r3, [r7, #12]
 8003cd4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003cd6:	2b00      	cmp	r3, #0
 8003cd8:	d130      	bne.n	8003d3c <HAL_I2C_Mem_Write+0x1c8>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8003cda:	697b      	ldr	r3, [r7, #20]
 8003cdc:	9300      	str	r3, [sp, #0]
 8003cde:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003ce0:	2200      	movs	r2, #0
 8003ce2:	2180      	movs	r1, #128	; 0x80
 8003ce4:	68f8      	ldr	r0, [r7, #12]
 8003ce6:	f000 fa3f 	bl	8004168 <I2C_WaitOnFlagUntilTimeout>
 8003cea:	4603      	mov	r3, r0
 8003cec:	2b00      	cmp	r3, #0
 8003cee:	d001      	beq.n	8003cf4 <HAL_I2C_Mem_Write+0x180>
        {
          return HAL_ERROR;
 8003cf0:	2301      	movs	r3, #1
 8003cf2:	e04d      	b.n	8003d90 <HAL_I2C_Mem_Write+0x21c>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8003cf4:	68fb      	ldr	r3, [r7, #12]
 8003cf6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003cf8:	b29b      	uxth	r3, r3
 8003cfa:	2bff      	cmp	r3, #255	; 0xff
 8003cfc:	d90e      	bls.n	8003d1c <HAL_I2C_Mem_Write+0x1a8>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8003cfe:	68fb      	ldr	r3, [r7, #12]
 8003d00:	22ff      	movs	r2, #255	; 0xff
 8003d02:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 8003d04:	68fb      	ldr	r3, [r7, #12]
 8003d06:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003d08:	b2da      	uxtb	r2, r3
 8003d0a:	8979      	ldrh	r1, [r7, #10]
 8003d0c:	2300      	movs	r3, #0
 8003d0e:	9300      	str	r3, [sp, #0]
 8003d10:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8003d14:	68f8      	ldr	r0, [r7, #12]
 8003d16:	f000 fb49 	bl	80043ac <I2C_TransferConfig>
 8003d1a:	e00f      	b.n	8003d3c <HAL_I2C_Mem_Write+0x1c8>
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8003d1c:	68fb      	ldr	r3, [r7, #12]
 8003d1e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003d20:	b29a      	uxth	r2, r3
 8003d22:	68fb      	ldr	r3, [r7, #12]
 8003d24:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 8003d26:	68fb      	ldr	r3, [r7, #12]
 8003d28:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003d2a:	b2da      	uxtb	r2, r3
 8003d2c:	8979      	ldrh	r1, [r7, #10]
 8003d2e:	2300      	movs	r3, #0
 8003d30:	9300      	str	r3, [sp, #0]
 8003d32:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8003d36:	68f8      	ldr	r0, [r7, #12]
 8003d38:	f000 fb38 	bl	80043ac <I2C_TransferConfig>
        }
      }

    } while (hi2c->XferCount > 0U);
 8003d3c:	68fb      	ldr	r3, [r7, #12]
 8003d3e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003d40:	b29b      	uxth	r3, r3
 8003d42:	2b00      	cmp	r3, #0
 8003d44:	d19e      	bne.n	8003c84 <HAL_I2C_Mem_Write+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003d46:	697a      	ldr	r2, [r7, #20]
 8003d48:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8003d4a:	68f8      	ldr	r0, [r7, #12]
 8003d4c:	f000 fa8c 	bl	8004268 <I2C_WaitOnSTOPFlagUntilTimeout>
 8003d50:	4603      	mov	r3, r0
 8003d52:	2b00      	cmp	r3, #0
 8003d54:	d001      	beq.n	8003d5a <HAL_I2C_Mem_Write+0x1e6>
    {
      return HAL_ERROR;
 8003d56:	2301      	movs	r3, #1
 8003d58:	e01a      	b.n	8003d90 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8003d5a:	68fb      	ldr	r3, [r7, #12]
 8003d5c:	681b      	ldr	r3, [r3, #0]
 8003d5e:	2220      	movs	r2, #32
 8003d60:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8003d62:	68fb      	ldr	r3, [r7, #12]
 8003d64:	681b      	ldr	r3, [r3, #0]
 8003d66:	6859      	ldr	r1, [r3, #4]
 8003d68:	68fb      	ldr	r3, [r7, #12]
 8003d6a:	681a      	ldr	r2, [r3, #0]
 8003d6c:	4b0a      	ldr	r3, [pc, #40]	; (8003d98 <HAL_I2C_Mem_Write+0x224>)
 8003d6e:	400b      	ands	r3, r1
 8003d70:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8003d72:	68fb      	ldr	r3, [r7, #12]
 8003d74:	2220      	movs	r2, #32
 8003d76:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8003d7a:	68fb      	ldr	r3, [r7, #12]
 8003d7c:	2200      	movs	r2, #0
 8003d7e:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003d82:	68fb      	ldr	r3, [r7, #12]
 8003d84:	2200      	movs	r2, #0
 8003d86:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8003d8a:	2300      	movs	r3, #0
 8003d8c:	e000      	b.n	8003d90 <HAL_I2C_Mem_Write+0x21c>
  }
  else
  {
    return HAL_BUSY;
 8003d8e:	2302      	movs	r3, #2
  }
}
 8003d90:	4618      	mov	r0, r3
 8003d92:	3718      	adds	r7, #24
 8003d94:	46bd      	mov	sp, r7
 8003d96:	bd80      	pop	{r7, pc}
 8003d98:	fe00e800 	.word	0xfe00e800

08003d9c <HAL_I2C_Mem_Read>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                   uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003d9c:	b580      	push	{r7, lr}
 8003d9e:	b088      	sub	sp, #32
 8003da0:	af02      	add	r7, sp, #8
 8003da2:	60f8      	str	r0, [r7, #12]
 8003da4:	4608      	mov	r0, r1
 8003da6:	4611      	mov	r1, r2
 8003da8:	461a      	mov	r2, r3
 8003daa:	4603      	mov	r3, r0
 8003dac:	817b      	strh	r3, [r7, #10]
 8003dae:	460b      	mov	r3, r1
 8003db0:	813b      	strh	r3, [r7, #8]
 8003db2:	4613      	mov	r3, r2
 8003db4:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003db6:	68fb      	ldr	r3, [r7, #12]
 8003db8:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8003dbc:	b2db      	uxtb	r3, r3
 8003dbe:	2b20      	cmp	r3, #32
 8003dc0:	f040 80fd 	bne.w	8003fbe <HAL_I2C_Mem_Read+0x222>
  {
    if ((pData == NULL) || (Size == 0U))
 8003dc4:	6a3b      	ldr	r3, [r7, #32]
 8003dc6:	2b00      	cmp	r3, #0
 8003dc8:	d002      	beq.n	8003dd0 <HAL_I2C_Mem_Read+0x34>
 8003dca:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8003dcc:	2b00      	cmp	r3, #0
 8003dce:	d105      	bne.n	8003ddc <HAL_I2C_Mem_Read+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 8003dd0:	68fb      	ldr	r3, [r7, #12]
 8003dd2:	f44f 7200 	mov.w	r2, #512	; 0x200
 8003dd6:	645a      	str	r2, [r3, #68]	; 0x44
      return  HAL_ERROR;
 8003dd8:	2301      	movs	r3, #1
 8003dda:	e0f1      	b.n	8003fc0 <HAL_I2C_Mem_Read+0x224>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003ddc:	68fb      	ldr	r3, [r7, #12]
 8003dde:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8003de2:	2b01      	cmp	r3, #1
 8003de4:	d101      	bne.n	8003dea <HAL_I2C_Mem_Read+0x4e>
 8003de6:	2302      	movs	r3, #2
 8003de8:	e0ea      	b.n	8003fc0 <HAL_I2C_Mem_Read+0x224>
 8003dea:	68fb      	ldr	r3, [r7, #12]
 8003dec:	2201      	movs	r2, #1
 8003dee:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8003df2:	f7fe fb33 	bl	800245c <HAL_GetTick>
 8003df6:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8003df8:	697b      	ldr	r3, [r7, #20]
 8003dfa:	9300      	str	r3, [sp, #0]
 8003dfc:	2319      	movs	r3, #25
 8003dfe:	2201      	movs	r2, #1
 8003e00:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8003e04:	68f8      	ldr	r0, [r7, #12]
 8003e06:	f000 f9af 	bl	8004168 <I2C_WaitOnFlagUntilTimeout>
 8003e0a:	4603      	mov	r3, r0
 8003e0c:	2b00      	cmp	r3, #0
 8003e0e:	d001      	beq.n	8003e14 <HAL_I2C_Mem_Read+0x78>
    {
      return HAL_ERROR;
 8003e10:	2301      	movs	r3, #1
 8003e12:	e0d5      	b.n	8003fc0 <HAL_I2C_Mem_Read+0x224>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8003e14:	68fb      	ldr	r3, [r7, #12]
 8003e16:	2222      	movs	r2, #34	; 0x22
 8003e18:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8003e1c:	68fb      	ldr	r3, [r7, #12]
 8003e1e:	2240      	movs	r2, #64	; 0x40
 8003e20:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003e24:	68fb      	ldr	r3, [r7, #12]
 8003e26:	2200      	movs	r2, #0
 8003e28:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8003e2a:	68fb      	ldr	r3, [r7, #12]
 8003e2c:	6a3a      	ldr	r2, [r7, #32]
 8003e2e:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 8003e30:	68fb      	ldr	r3, [r7, #12]
 8003e32:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 8003e34:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 8003e36:	68fb      	ldr	r3, [r7, #12]
 8003e38:	2200      	movs	r2, #0
 8003e3a:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8003e3c:	88f8      	ldrh	r0, [r7, #6]
 8003e3e:	893a      	ldrh	r2, [r7, #8]
 8003e40:	8979      	ldrh	r1, [r7, #10]
 8003e42:	697b      	ldr	r3, [r7, #20]
 8003e44:	9301      	str	r3, [sp, #4]
 8003e46:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003e48:	9300      	str	r3, [sp, #0]
 8003e4a:	4603      	mov	r3, r0
 8003e4c:	68f8      	ldr	r0, [r7, #12]
 8003e4e:	f000 f913 	bl	8004078 <I2C_RequestMemoryRead>
 8003e52:	4603      	mov	r3, r0
 8003e54:	2b00      	cmp	r3, #0
 8003e56:	d005      	beq.n	8003e64 <HAL_I2C_Mem_Read+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8003e58:	68fb      	ldr	r3, [r7, #12]
 8003e5a:	2200      	movs	r2, #0
 8003e5c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
      return HAL_ERROR;
 8003e60:	2301      	movs	r3, #1
 8003e62:	e0ad      	b.n	8003fc0 <HAL_I2C_Mem_Read+0x224>
    }

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8003e64:	68fb      	ldr	r3, [r7, #12]
 8003e66:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003e68:	b29b      	uxth	r3, r3
 8003e6a:	2bff      	cmp	r3, #255	; 0xff
 8003e6c:	d90e      	bls.n	8003e8c <HAL_I2C_Mem_Read+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8003e6e:	68fb      	ldr	r3, [r7, #12]
 8003e70:	22ff      	movs	r2, #255	; 0xff
 8003e72:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_GENERATE_START_READ);
 8003e74:	68fb      	ldr	r3, [r7, #12]
 8003e76:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003e78:	b2da      	uxtb	r2, r3
 8003e7a:	8979      	ldrh	r1, [r7, #10]
 8003e7c:	4b52      	ldr	r3, [pc, #328]	; (8003fc8 <HAL_I2C_Mem_Read+0x22c>)
 8003e7e:	9300      	str	r3, [sp, #0]
 8003e80:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8003e84:	68f8      	ldr	r0, [r7, #12]
 8003e86:	f000 fa91 	bl	80043ac <I2C_TransferConfig>
 8003e8a:	e00f      	b.n	8003eac <HAL_I2C_Mem_Read+0x110>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8003e8c:	68fb      	ldr	r3, [r7, #12]
 8003e8e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003e90:	b29a      	uxth	r2, r3
 8003e92:	68fb      	ldr	r3, [r7, #12]
 8003e94:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_GENERATE_START_READ);
 8003e96:	68fb      	ldr	r3, [r7, #12]
 8003e98:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003e9a:	b2da      	uxtb	r2, r3
 8003e9c:	8979      	ldrh	r1, [r7, #10]
 8003e9e:	4b4a      	ldr	r3, [pc, #296]	; (8003fc8 <HAL_I2C_Mem_Read+0x22c>)
 8003ea0:	9300      	str	r3, [sp, #0]
 8003ea2:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8003ea6:	68f8      	ldr	r0, [r7, #12]
 8003ea8:	f000 fa80 	bl	80043ac <I2C_TransferConfig>
    }

    do
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_RXNE, RESET, Timeout, tickstart) != HAL_OK)
 8003eac:	697b      	ldr	r3, [r7, #20]
 8003eae:	9300      	str	r3, [sp, #0]
 8003eb0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003eb2:	2200      	movs	r2, #0
 8003eb4:	2104      	movs	r1, #4
 8003eb6:	68f8      	ldr	r0, [r7, #12]
 8003eb8:	f000 f956 	bl	8004168 <I2C_WaitOnFlagUntilTimeout>
 8003ebc:	4603      	mov	r3, r0
 8003ebe:	2b00      	cmp	r3, #0
 8003ec0:	d001      	beq.n	8003ec6 <HAL_I2C_Mem_Read+0x12a>
      {
        return HAL_ERROR;
 8003ec2:	2301      	movs	r3, #1
 8003ec4:	e07c      	b.n	8003fc0 <HAL_I2C_Mem_Read+0x224>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8003ec6:	68fb      	ldr	r3, [r7, #12]
 8003ec8:	681b      	ldr	r3, [r3, #0]
 8003eca:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8003ecc:	68fb      	ldr	r3, [r7, #12]
 8003ece:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003ed0:	b2d2      	uxtb	r2, r2
 8003ed2:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8003ed4:	68fb      	ldr	r3, [r7, #12]
 8003ed6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003ed8:	1c5a      	adds	r2, r3, #1
 8003eda:	68fb      	ldr	r3, [r7, #12]
 8003edc:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferSize--;
 8003ede:	68fb      	ldr	r3, [r7, #12]
 8003ee0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003ee2:	3b01      	subs	r3, #1
 8003ee4:	b29a      	uxth	r2, r3
 8003ee6:	68fb      	ldr	r3, [r7, #12]
 8003ee8:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 8003eea:	68fb      	ldr	r3, [r7, #12]
 8003eec:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003eee:	b29b      	uxth	r3, r3
 8003ef0:	3b01      	subs	r3, #1
 8003ef2:	b29a      	uxth	r2, r3
 8003ef4:	68fb      	ldr	r3, [r7, #12]
 8003ef6:	855a      	strh	r2, [r3, #42]	; 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8003ef8:	68fb      	ldr	r3, [r7, #12]
 8003efa:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003efc:	b29b      	uxth	r3, r3
 8003efe:	2b00      	cmp	r3, #0
 8003f00:	d034      	beq.n	8003f6c <HAL_I2C_Mem_Read+0x1d0>
 8003f02:	68fb      	ldr	r3, [r7, #12]
 8003f04:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003f06:	2b00      	cmp	r3, #0
 8003f08:	d130      	bne.n	8003f6c <HAL_I2C_Mem_Read+0x1d0>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8003f0a:	697b      	ldr	r3, [r7, #20]
 8003f0c:	9300      	str	r3, [sp, #0]
 8003f0e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003f10:	2200      	movs	r2, #0
 8003f12:	2180      	movs	r1, #128	; 0x80
 8003f14:	68f8      	ldr	r0, [r7, #12]
 8003f16:	f000 f927 	bl	8004168 <I2C_WaitOnFlagUntilTimeout>
 8003f1a:	4603      	mov	r3, r0
 8003f1c:	2b00      	cmp	r3, #0
 8003f1e:	d001      	beq.n	8003f24 <HAL_I2C_Mem_Read+0x188>
        {
          return HAL_ERROR;
 8003f20:	2301      	movs	r3, #1
 8003f22:	e04d      	b.n	8003fc0 <HAL_I2C_Mem_Read+0x224>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8003f24:	68fb      	ldr	r3, [r7, #12]
 8003f26:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003f28:	b29b      	uxth	r3, r3
 8003f2a:	2bff      	cmp	r3, #255	; 0xff
 8003f2c:	d90e      	bls.n	8003f4c <HAL_I2C_Mem_Read+0x1b0>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8003f2e:	68fb      	ldr	r3, [r7, #12]
 8003f30:	22ff      	movs	r2, #255	; 0xff
 8003f32:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t) hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 8003f34:	68fb      	ldr	r3, [r7, #12]
 8003f36:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003f38:	b2da      	uxtb	r2, r3
 8003f3a:	8979      	ldrh	r1, [r7, #10]
 8003f3c:	2300      	movs	r3, #0
 8003f3e:	9300      	str	r3, [sp, #0]
 8003f40:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8003f44:	68f8      	ldr	r0, [r7, #12]
 8003f46:	f000 fa31 	bl	80043ac <I2C_TransferConfig>
 8003f4a:	e00f      	b.n	8003f6c <HAL_I2C_Mem_Read+0x1d0>
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8003f4c:	68fb      	ldr	r3, [r7, #12]
 8003f4e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003f50:	b29a      	uxth	r2, r3
 8003f52:	68fb      	ldr	r3, [r7, #12]
 8003f54:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 8003f56:	68fb      	ldr	r3, [r7, #12]
 8003f58:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003f5a:	b2da      	uxtb	r2, r3
 8003f5c:	8979      	ldrh	r1, [r7, #10]
 8003f5e:	2300      	movs	r3, #0
 8003f60:	9300      	str	r3, [sp, #0]
 8003f62:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8003f66:	68f8      	ldr	r0, [r7, #12]
 8003f68:	f000 fa20 	bl	80043ac <I2C_TransferConfig>
        }
      }
    } while (hi2c->XferCount > 0U);
 8003f6c:	68fb      	ldr	r3, [r7, #12]
 8003f6e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003f70:	b29b      	uxth	r3, r3
 8003f72:	2b00      	cmp	r3, #0
 8003f74:	d19a      	bne.n	8003eac <HAL_I2C_Mem_Read+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003f76:	697a      	ldr	r2, [r7, #20]
 8003f78:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8003f7a:	68f8      	ldr	r0, [r7, #12]
 8003f7c:	f000 f974 	bl	8004268 <I2C_WaitOnSTOPFlagUntilTimeout>
 8003f80:	4603      	mov	r3, r0
 8003f82:	2b00      	cmp	r3, #0
 8003f84:	d001      	beq.n	8003f8a <HAL_I2C_Mem_Read+0x1ee>
    {
      return HAL_ERROR;
 8003f86:	2301      	movs	r3, #1
 8003f88:	e01a      	b.n	8003fc0 <HAL_I2C_Mem_Read+0x224>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8003f8a:	68fb      	ldr	r3, [r7, #12]
 8003f8c:	681b      	ldr	r3, [r3, #0]
 8003f8e:	2220      	movs	r2, #32
 8003f90:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8003f92:	68fb      	ldr	r3, [r7, #12]
 8003f94:	681b      	ldr	r3, [r3, #0]
 8003f96:	6859      	ldr	r1, [r3, #4]
 8003f98:	68fb      	ldr	r3, [r7, #12]
 8003f9a:	681a      	ldr	r2, [r3, #0]
 8003f9c:	4b0b      	ldr	r3, [pc, #44]	; (8003fcc <HAL_I2C_Mem_Read+0x230>)
 8003f9e:	400b      	ands	r3, r1
 8003fa0:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8003fa2:	68fb      	ldr	r3, [r7, #12]
 8003fa4:	2220      	movs	r2, #32
 8003fa6:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8003faa:	68fb      	ldr	r3, [r7, #12]
 8003fac:	2200      	movs	r2, #0
 8003fae:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003fb2:	68fb      	ldr	r3, [r7, #12]
 8003fb4:	2200      	movs	r2, #0
 8003fb6:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8003fba:	2300      	movs	r3, #0
 8003fbc:	e000      	b.n	8003fc0 <HAL_I2C_Mem_Read+0x224>
  }
  else
  {
    return HAL_BUSY;
 8003fbe:	2302      	movs	r3, #2
  }
}
 8003fc0:	4618      	mov	r0, r3
 8003fc2:	3718      	adds	r7, #24
 8003fc4:	46bd      	mov	sp, r7
 8003fc6:	bd80      	pop	{r7, pc}
 8003fc8:	80002400 	.word	0x80002400
 8003fcc:	fe00e800 	.word	0xfe00e800

08003fd0 <I2C_RequestMemoryWrite>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                                uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8003fd0:	b580      	push	{r7, lr}
 8003fd2:	b086      	sub	sp, #24
 8003fd4:	af02      	add	r7, sp, #8
 8003fd6:	60f8      	str	r0, [r7, #12]
 8003fd8:	4608      	mov	r0, r1
 8003fda:	4611      	mov	r1, r2
 8003fdc:	461a      	mov	r2, r3
 8003fde:	4603      	mov	r3, r0
 8003fe0:	817b      	strh	r3, [r7, #10]
 8003fe2:	460b      	mov	r3, r1
 8003fe4:	813b      	strh	r3, [r7, #8]
 8003fe6:	4613      	mov	r3, r2
 8003fe8:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_RELOAD_MODE, I2C_GENERATE_START_WRITE);
 8003fea:	88fb      	ldrh	r3, [r7, #6]
 8003fec:	b2da      	uxtb	r2, r3
 8003fee:	8979      	ldrh	r1, [r7, #10]
 8003ff0:	4b20      	ldr	r3, [pc, #128]	; (8004074 <I2C_RequestMemoryWrite+0xa4>)
 8003ff2:	9300      	str	r3, [sp, #0]
 8003ff4:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8003ff8:	68f8      	ldr	r0, [r7, #12]
 8003ffa:	f000 f9d7 	bl	80043ac <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8003ffe:	69fa      	ldr	r2, [r7, #28]
 8004000:	69b9      	ldr	r1, [r7, #24]
 8004002:	68f8      	ldr	r0, [r7, #12]
 8004004:	f000 f8f0 	bl	80041e8 <I2C_WaitOnTXISFlagUntilTimeout>
 8004008:	4603      	mov	r3, r0
 800400a:	2b00      	cmp	r3, #0
 800400c:	d001      	beq.n	8004012 <I2C_RequestMemoryWrite+0x42>
  {
    return HAL_ERROR;
 800400e:	2301      	movs	r3, #1
 8004010:	e02c      	b.n	800406c <I2C_RequestMemoryWrite+0x9c>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8004012:	88fb      	ldrh	r3, [r7, #6]
 8004014:	2b01      	cmp	r3, #1
 8004016:	d105      	bne.n	8004024 <I2C_RequestMemoryWrite+0x54>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8004018:	893b      	ldrh	r3, [r7, #8]
 800401a:	b2da      	uxtb	r2, r3
 800401c:	68fb      	ldr	r3, [r7, #12]
 800401e:	681b      	ldr	r3, [r3, #0]
 8004020:	629a      	str	r2, [r3, #40]	; 0x28
 8004022:	e015      	b.n	8004050 <I2C_RequestMemoryWrite+0x80>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 8004024:	893b      	ldrh	r3, [r7, #8]
 8004026:	0a1b      	lsrs	r3, r3, #8
 8004028:	b29b      	uxth	r3, r3
 800402a:	b2da      	uxtb	r2, r3
 800402c:	68fb      	ldr	r3, [r7, #12]
 800402e:	681b      	ldr	r3, [r3, #0]
 8004030:	629a      	str	r2, [r3, #40]	; 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8004032:	69fa      	ldr	r2, [r7, #28]
 8004034:	69b9      	ldr	r1, [r7, #24]
 8004036:	68f8      	ldr	r0, [r7, #12]
 8004038:	f000 f8d6 	bl	80041e8 <I2C_WaitOnTXISFlagUntilTimeout>
 800403c:	4603      	mov	r3, r0
 800403e:	2b00      	cmp	r3, #0
 8004040:	d001      	beq.n	8004046 <I2C_RequestMemoryWrite+0x76>
    {
      return HAL_ERROR;
 8004042:	2301      	movs	r3, #1
 8004044:	e012      	b.n	800406c <I2C_RequestMemoryWrite+0x9c>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8004046:	893b      	ldrh	r3, [r7, #8]
 8004048:	b2da      	uxtb	r2, r3
 800404a:	68fb      	ldr	r3, [r7, #12]
 800404c:	681b      	ldr	r3, [r3, #0]
 800404e:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Wait until TCR flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, Tickstart) != HAL_OK)
 8004050:	69fb      	ldr	r3, [r7, #28]
 8004052:	9300      	str	r3, [sp, #0]
 8004054:	69bb      	ldr	r3, [r7, #24]
 8004056:	2200      	movs	r2, #0
 8004058:	2180      	movs	r1, #128	; 0x80
 800405a:	68f8      	ldr	r0, [r7, #12]
 800405c:	f000 f884 	bl	8004168 <I2C_WaitOnFlagUntilTimeout>
 8004060:	4603      	mov	r3, r0
 8004062:	2b00      	cmp	r3, #0
 8004064:	d001      	beq.n	800406a <I2C_RequestMemoryWrite+0x9a>
  {
    return HAL_ERROR;
 8004066:	2301      	movs	r3, #1
 8004068:	e000      	b.n	800406c <I2C_RequestMemoryWrite+0x9c>
  }

  return HAL_OK;
 800406a:	2300      	movs	r3, #0
}
 800406c:	4618      	mov	r0, r3
 800406e:	3710      	adds	r7, #16
 8004070:	46bd      	mov	sp, r7
 8004072:	bd80      	pop	{r7, pc}
 8004074:	80002000 	.word	0x80002000

08004078 <I2C_RequestMemoryRead>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                               uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8004078:	b580      	push	{r7, lr}
 800407a:	b086      	sub	sp, #24
 800407c:	af02      	add	r7, sp, #8
 800407e:	60f8      	str	r0, [r7, #12]
 8004080:	4608      	mov	r0, r1
 8004082:	4611      	mov	r1, r2
 8004084:	461a      	mov	r2, r3
 8004086:	4603      	mov	r3, r0
 8004088:	817b      	strh	r3, [r7, #10]
 800408a:	460b      	mov	r3, r1
 800408c:	813b      	strh	r3, [r7, #8]
 800408e:	4613      	mov	r3, r2
 8004090:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_SOFTEND_MODE, I2C_GENERATE_START_WRITE);
 8004092:	88fb      	ldrh	r3, [r7, #6]
 8004094:	b2da      	uxtb	r2, r3
 8004096:	8979      	ldrh	r1, [r7, #10]
 8004098:	4b20      	ldr	r3, [pc, #128]	; (800411c <I2C_RequestMemoryRead+0xa4>)
 800409a:	9300      	str	r3, [sp, #0]
 800409c:	2300      	movs	r3, #0
 800409e:	68f8      	ldr	r0, [r7, #12]
 80040a0:	f000 f984 	bl	80043ac <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80040a4:	69fa      	ldr	r2, [r7, #28]
 80040a6:	69b9      	ldr	r1, [r7, #24]
 80040a8:	68f8      	ldr	r0, [r7, #12]
 80040aa:	f000 f89d 	bl	80041e8 <I2C_WaitOnTXISFlagUntilTimeout>
 80040ae:	4603      	mov	r3, r0
 80040b0:	2b00      	cmp	r3, #0
 80040b2:	d001      	beq.n	80040b8 <I2C_RequestMemoryRead+0x40>
  {
    return HAL_ERROR;
 80040b4:	2301      	movs	r3, #1
 80040b6:	e02c      	b.n	8004112 <I2C_RequestMemoryRead+0x9a>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 80040b8:	88fb      	ldrh	r3, [r7, #6]
 80040ba:	2b01      	cmp	r3, #1
 80040bc:	d105      	bne.n	80040ca <I2C_RequestMemoryRead+0x52>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 80040be:	893b      	ldrh	r3, [r7, #8]
 80040c0:	b2da      	uxtb	r2, r3
 80040c2:	68fb      	ldr	r3, [r7, #12]
 80040c4:	681b      	ldr	r3, [r3, #0]
 80040c6:	629a      	str	r2, [r3, #40]	; 0x28
 80040c8:	e015      	b.n	80040f6 <I2C_RequestMemoryRead+0x7e>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 80040ca:	893b      	ldrh	r3, [r7, #8]
 80040cc:	0a1b      	lsrs	r3, r3, #8
 80040ce:	b29b      	uxth	r3, r3
 80040d0:	b2da      	uxtb	r2, r3
 80040d2:	68fb      	ldr	r3, [r7, #12]
 80040d4:	681b      	ldr	r3, [r3, #0]
 80040d6:	629a      	str	r2, [r3, #40]	; 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80040d8:	69fa      	ldr	r2, [r7, #28]
 80040da:	69b9      	ldr	r1, [r7, #24]
 80040dc:	68f8      	ldr	r0, [r7, #12]
 80040de:	f000 f883 	bl	80041e8 <I2C_WaitOnTXISFlagUntilTimeout>
 80040e2:	4603      	mov	r3, r0
 80040e4:	2b00      	cmp	r3, #0
 80040e6:	d001      	beq.n	80040ec <I2C_RequestMemoryRead+0x74>
    {
      return HAL_ERROR;
 80040e8:	2301      	movs	r3, #1
 80040ea:	e012      	b.n	8004112 <I2C_RequestMemoryRead+0x9a>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 80040ec:	893b      	ldrh	r3, [r7, #8]
 80040ee:	b2da      	uxtb	r2, r3
 80040f0:	68fb      	ldr	r3, [r7, #12]
 80040f2:	681b      	ldr	r3, [r3, #0]
 80040f4:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Wait until TC flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TC, RESET, Timeout, Tickstart) != HAL_OK)
 80040f6:	69fb      	ldr	r3, [r7, #28]
 80040f8:	9300      	str	r3, [sp, #0]
 80040fa:	69bb      	ldr	r3, [r7, #24]
 80040fc:	2200      	movs	r2, #0
 80040fe:	2140      	movs	r1, #64	; 0x40
 8004100:	68f8      	ldr	r0, [r7, #12]
 8004102:	f000 f831 	bl	8004168 <I2C_WaitOnFlagUntilTimeout>
 8004106:	4603      	mov	r3, r0
 8004108:	2b00      	cmp	r3, #0
 800410a:	d001      	beq.n	8004110 <I2C_RequestMemoryRead+0x98>
  {
    return HAL_ERROR;
 800410c:	2301      	movs	r3, #1
 800410e:	e000      	b.n	8004112 <I2C_RequestMemoryRead+0x9a>
  }

  return HAL_OK;
 8004110:	2300      	movs	r3, #0
}
 8004112:	4618      	mov	r0, r3
 8004114:	3710      	adds	r7, #16
 8004116:	46bd      	mov	sp, r7
 8004118:	bd80      	pop	{r7, pc}
 800411a:	bf00      	nop
 800411c:	80002000 	.word	0x80002000

08004120 <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 8004120:	b480      	push	{r7}
 8004122:	b083      	sub	sp, #12
 8004124:	af00      	add	r7, sp, #0
 8004126:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 8004128:	687b      	ldr	r3, [r7, #4]
 800412a:	681b      	ldr	r3, [r3, #0]
 800412c:	699b      	ldr	r3, [r3, #24]
 800412e:	f003 0302 	and.w	r3, r3, #2
 8004132:	2b02      	cmp	r3, #2
 8004134:	d103      	bne.n	800413e <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 8004136:	687b      	ldr	r3, [r7, #4]
 8004138:	681b      	ldr	r3, [r3, #0]
 800413a:	2200      	movs	r2, #0
 800413c:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 800413e:	687b      	ldr	r3, [r7, #4]
 8004140:	681b      	ldr	r3, [r3, #0]
 8004142:	699b      	ldr	r3, [r3, #24]
 8004144:	f003 0301 	and.w	r3, r3, #1
 8004148:	2b01      	cmp	r3, #1
 800414a:	d007      	beq.n	800415c <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 800414c:	687b      	ldr	r3, [r7, #4]
 800414e:	681b      	ldr	r3, [r3, #0]
 8004150:	699a      	ldr	r2, [r3, #24]
 8004152:	687b      	ldr	r3, [r7, #4]
 8004154:	681b      	ldr	r3, [r3, #0]
 8004156:	f042 0201 	orr.w	r2, r2, #1
 800415a:	619a      	str	r2, [r3, #24]
  }
}
 800415c:	bf00      	nop
 800415e:	370c      	adds	r7, #12
 8004160:	46bd      	mov	sp, r7
 8004162:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004166:	4770      	bx	lr

08004168 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 8004168:	b580      	push	{r7, lr}
 800416a:	b084      	sub	sp, #16
 800416c:	af00      	add	r7, sp, #0
 800416e:	60f8      	str	r0, [r7, #12]
 8004170:	60b9      	str	r1, [r7, #8]
 8004172:	603b      	str	r3, [r7, #0]
 8004174:	4613      	mov	r3, r2
 8004176:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8004178:	e022      	b.n	80041c0 <I2C_WaitOnFlagUntilTimeout+0x58>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800417a:	683b      	ldr	r3, [r7, #0]
 800417c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004180:	d01e      	beq.n	80041c0 <I2C_WaitOnFlagUntilTimeout+0x58>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004182:	f7fe f96b 	bl	800245c <HAL_GetTick>
 8004186:	4602      	mov	r2, r0
 8004188:	69bb      	ldr	r3, [r7, #24]
 800418a:	1ad3      	subs	r3, r2, r3
 800418c:	683a      	ldr	r2, [r7, #0]
 800418e:	429a      	cmp	r2, r3
 8004190:	d302      	bcc.n	8004198 <I2C_WaitOnFlagUntilTimeout+0x30>
 8004192:	683b      	ldr	r3, [r7, #0]
 8004194:	2b00      	cmp	r3, #0
 8004196:	d113      	bne.n	80041c0 <I2C_WaitOnFlagUntilTimeout+0x58>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8004198:	68fb      	ldr	r3, [r7, #12]
 800419a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800419c:	f043 0220 	orr.w	r2, r3, #32
 80041a0:	68fb      	ldr	r3, [r7, #12]
 80041a2:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 80041a4:	68fb      	ldr	r3, [r7, #12]
 80041a6:	2220      	movs	r2, #32
 80041a8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 80041ac:	68fb      	ldr	r3, [r7, #12]
 80041ae:	2200      	movs	r2, #0
 80041b0:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80041b4:	68fb      	ldr	r3, [r7, #12]
 80041b6:	2200      	movs	r2, #0
 80041b8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
        return HAL_ERROR;
 80041bc:	2301      	movs	r3, #1
 80041be:	e00f      	b.n	80041e0 <I2C_WaitOnFlagUntilTimeout+0x78>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80041c0:	68fb      	ldr	r3, [r7, #12]
 80041c2:	681b      	ldr	r3, [r3, #0]
 80041c4:	699a      	ldr	r2, [r3, #24]
 80041c6:	68bb      	ldr	r3, [r7, #8]
 80041c8:	4013      	ands	r3, r2
 80041ca:	68ba      	ldr	r2, [r7, #8]
 80041cc:	429a      	cmp	r2, r3
 80041ce:	bf0c      	ite	eq
 80041d0:	2301      	moveq	r3, #1
 80041d2:	2300      	movne	r3, #0
 80041d4:	b2db      	uxtb	r3, r3
 80041d6:	461a      	mov	r2, r3
 80041d8:	79fb      	ldrb	r3, [r7, #7]
 80041da:	429a      	cmp	r2, r3
 80041dc:	d0cd      	beq.n	800417a <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 80041de:	2300      	movs	r3, #0
}
 80041e0:	4618      	mov	r0, r3
 80041e2:	3710      	adds	r7, #16
 80041e4:	46bd      	mov	sp, r7
 80041e6:	bd80      	pop	{r7, pc}

080041e8 <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80041e8:	b580      	push	{r7, lr}
 80041ea:	b084      	sub	sp, #16
 80041ec:	af00      	add	r7, sp, #0
 80041ee:	60f8      	str	r0, [r7, #12]
 80041f0:	60b9      	str	r1, [r7, #8]
 80041f2:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 80041f4:	e02c      	b.n	8004250 <I2C_WaitOnTXISFlagUntilTimeout+0x68>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c, Timeout, Tickstart) != HAL_OK)
 80041f6:	687a      	ldr	r2, [r7, #4]
 80041f8:	68b9      	ldr	r1, [r7, #8]
 80041fa:	68f8      	ldr	r0, [r7, #12]
 80041fc:	f000 f870 	bl	80042e0 <I2C_IsAcknowledgeFailed>
 8004200:	4603      	mov	r3, r0
 8004202:	2b00      	cmp	r3, #0
 8004204:	d001      	beq.n	800420a <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8004206:	2301      	movs	r3, #1
 8004208:	e02a      	b.n	8004260 <I2C_WaitOnTXISFlagUntilTimeout+0x78>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800420a:	68bb      	ldr	r3, [r7, #8]
 800420c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004210:	d01e      	beq.n	8004250 <I2C_WaitOnTXISFlagUntilTimeout+0x68>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004212:	f7fe f923 	bl	800245c <HAL_GetTick>
 8004216:	4602      	mov	r2, r0
 8004218:	687b      	ldr	r3, [r7, #4]
 800421a:	1ad3      	subs	r3, r2, r3
 800421c:	68ba      	ldr	r2, [r7, #8]
 800421e:	429a      	cmp	r2, r3
 8004220:	d302      	bcc.n	8004228 <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 8004222:	68bb      	ldr	r3, [r7, #8]
 8004224:	2b00      	cmp	r3, #0
 8004226:	d113      	bne.n	8004250 <I2C_WaitOnTXISFlagUntilTimeout+0x68>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8004228:	68fb      	ldr	r3, [r7, #12]
 800422a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800422c:	f043 0220 	orr.w	r2, r3, #32
 8004230:	68fb      	ldr	r3, [r7, #12]
 8004232:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8004234:	68fb      	ldr	r3, [r7, #12]
 8004236:	2220      	movs	r2, #32
 8004238:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 800423c:	68fb      	ldr	r3, [r7, #12]
 800423e:	2200      	movs	r2, #0
 8004240:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8004244:	68fb      	ldr	r3, [r7, #12]
 8004246:	2200      	movs	r2, #0
 8004248:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

        return HAL_ERROR;
 800424c:	2301      	movs	r3, #1
 800424e:	e007      	b.n	8004260 <I2C_WaitOnTXISFlagUntilTimeout+0x78>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8004250:	68fb      	ldr	r3, [r7, #12]
 8004252:	681b      	ldr	r3, [r3, #0]
 8004254:	699b      	ldr	r3, [r3, #24]
 8004256:	f003 0302 	and.w	r3, r3, #2
 800425a:	2b02      	cmp	r3, #2
 800425c:	d1cb      	bne.n	80041f6 <I2C_WaitOnTXISFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 800425e:	2300      	movs	r3, #0
}
 8004260:	4618      	mov	r0, r3
 8004262:	3710      	adds	r7, #16
 8004264:	46bd      	mov	sp, r7
 8004266:	bd80      	pop	{r7, pc}

08004268 <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8004268:	b580      	push	{r7, lr}
 800426a:	b084      	sub	sp, #16
 800426c:	af00      	add	r7, sp, #0
 800426e:	60f8      	str	r0, [r7, #12]
 8004270:	60b9      	str	r1, [r7, #8]
 8004272:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8004274:	e028      	b.n	80042c8 <I2C_WaitOnSTOPFlagUntilTimeout+0x60>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c, Timeout, Tickstart) != HAL_OK)
 8004276:	687a      	ldr	r2, [r7, #4]
 8004278:	68b9      	ldr	r1, [r7, #8]
 800427a:	68f8      	ldr	r0, [r7, #12]
 800427c:	f000 f830 	bl	80042e0 <I2C_IsAcknowledgeFailed>
 8004280:	4603      	mov	r3, r0
 8004282:	2b00      	cmp	r3, #0
 8004284:	d001      	beq.n	800428a <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8004286:	2301      	movs	r3, #1
 8004288:	e026      	b.n	80042d8 <I2C_WaitOnSTOPFlagUntilTimeout+0x70>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800428a:	f7fe f8e7 	bl	800245c <HAL_GetTick>
 800428e:	4602      	mov	r2, r0
 8004290:	687b      	ldr	r3, [r7, #4]
 8004292:	1ad3      	subs	r3, r2, r3
 8004294:	68ba      	ldr	r2, [r7, #8]
 8004296:	429a      	cmp	r2, r3
 8004298:	d302      	bcc.n	80042a0 <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 800429a:	68bb      	ldr	r3, [r7, #8]
 800429c:	2b00      	cmp	r3, #0
 800429e:	d113      	bne.n	80042c8 <I2C_WaitOnSTOPFlagUntilTimeout+0x60>
    {
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80042a0:	68fb      	ldr	r3, [r7, #12]
 80042a2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80042a4:	f043 0220 	orr.w	r2, r3, #32
 80042a8:	68fb      	ldr	r3, [r7, #12]
 80042aa:	645a      	str	r2, [r3, #68]	; 0x44
      hi2c->State = HAL_I2C_STATE_READY;
 80042ac:	68fb      	ldr	r3, [r7, #12]
 80042ae:	2220      	movs	r2, #32
 80042b0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      hi2c->Mode = HAL_I2C_MODE_NONE;
 80042b4:	68fb      	ldr	r3, [r7, #12]
 80042b6:	2200      	movs	r2, #0
 80042b8:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80042bc:	68fb      	ldr	r3, [r7, #12]
 80042be:	2200      	movs	r2, #0
 80042c0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

      return HAL_ERROR;
 80042c4:	2301      	movs	r3, #1
 80042c6:	e007      	b.n	80042d8 <I2C_WaitOnSTOPFlagUntilTimeout+0x70>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80042c8:	68fb      	ldr	r3, [r7, #12]
 80042ca:	681b      	ldr	r3, [r3, #0]
 80042cc:	699b      	ldr	r3, [r3, #24]
 80042ce:	f003 0320 	and.w	r3, r3, #32
 80042d2:	2b20      	cmp	r3, #32
 80042d4:	d1cf      	bne.n	8004276 <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 80042d6:	2300      	movs	r3, #0
}
 80042d8:	4618      	mov	r0, r3
 80042da:	3710      	adds	r7, #16
 80042dc:	46bd      	mov	sp, r7
 80042de:	bd80      	pop	{r7, pc}

080042e0 <I2C_IsAcknowledgeFailed>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80042e0:	b580      	push	{r7, lr}
 80042e2:	b084      	sub	sp, #16
 80042e4:	af00      	add	r7, sp, #0
 80042e6:	60f8      	str	r0, [r7, #12]
 80042e8:	60b9      	str	r1, [r7, #8]
 80042ea:	607a      	str	r2, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80042ec:	68fb      	ldr	r3, [r7, #12]
 80042ee:	681b      	ldr	r3, [r3, #0]
 80042f0:	699b      	ldr	r3, [r3, #24]
 80042f2:	f003 0310 	and.w	r3, r3, #16
 80042f6:	2b10      	cmp	r3, #16
 80042f8:	d151      	bne.n	800439e <I2C_IsAcknowledgeFailed+0xbe>
  {
    /* Wait until STOP Flag is reset */
    /* AutoEnd should be initiate after AF */
    while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80042fa:	e022      	b.n	8004342 <I2C_IsAcknowledgeFailed+0x62>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 80042fc:	68bb      	ldr	r3, [r7, #8]
 80042fe:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004302:	d01e      	beq.n	8004342 <I2C_IsAcknowledgeFailed+0x62>
      {
        if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004304:	f7fe f8aa 	bl	800245c <HAL_GetTick>
 8004308:	4602      	mov	r2, r0
 800430a:	687b      	ldr	r3, [r7, #4]
 800430c:	1ad3      	subs	r3, r2, r3
 800430e:	68ba      	ldr	r2, [r7, #8]
 8004310:	429a      	cmp	r2, r3
 8004312:	d302      	bcc.n	800431a <I2C_IsAcknowledgeFailed+0x3a>
 8004314:	68bb      	ldr	r3, [r7, #8]
 8004316:	2b00      	cmp	r3, #0
 8004318:	d113      	bne.n	8004342 <I2C_IsAcknowledgeFailed+0x62>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800431a:	68fb      	ldr	r3, [r7, #12]
 800431c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800431e:	f043 0220 	orr.w	r2, r3, #32
 8004322:	68fb      	ldr	r3, [r7, #12]
 8004324:	645a      	str	r2, [r3, #68]	; 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8004326:	68fb      	ldr	r3, [r7, #12]
 8004328:	2220      	movs	r2, #32
 800432a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 800432e:	68fb      	ldr	r3, [r7, #12]
 8004330:	2200      	movs	r2, #0
 8004332:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8004336:	68fb      	ldr	r3, [r7, #12]
 8004338:	2200      	movs	r2, #0
 800433a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

          return HAL_ERROR;
 800433e:	2301      	movs	r3, #1
 8004340:	e02e      	b.n	80043a0 <I2C_IsAcknowledgeFailed+0xc0>
    while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8004342:	68fb      	ldr	r3, [r7, #12]
 8004344:	681b      	ldr	r3, [r3, #0]
 8004346:	699b      	ldr	r3, [r3, #24]
 8004348:	f003 0320 	and.w	r3, r3, #32
 800434c:	2b20      	cmp	r3, #32
 800434e:	d1d5      	bne.n	80042fc <I2C_IsAcknowledgeFailed+0x1c>
        }
      }
    }

    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8004350:	68fb      	ldr	r3, [r7, #12]
 8004352:	681b      	ldr	r3, [r3, #0]
 8004354:	2210      	movs	r2, #16
 8004356:	61da      	str	r2, [r3, #28]

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8004358:	68fb      	ldr	r3, [r7, #12]
 800435a:	681b      	ldr	r3, [r3, #0]
 800435c:	2220      	movs	r2, #32
 800435e:	61da      	str	r2, [r3, #28]

    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 8004360:	68f8      	ldr	r0, [r7, #12]
 8004362:	f7ff fedd 	bl	8004120 <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8004366:	68fb      	ldr	r3, [r7, #12]
 8004368:	681b      	ldr	r3, [r3, #0]
 800436a:	6859      	ldr	r1, [r3, #4]
 800436c:	68fb      	ldr	r3, [r7, #12]
 800436e:	681a      	ldr	r2, [r3, #0]
 8004370:	4b0d      	ldr	r3, [pc, #52]	; (80043a8 <I2C_IsAcknowledgeFailed+0xc8>)
 8004372:	400b      	ands	r3, r1
 8004374:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8004376:	68fb      	ldr	r3, [r7, #12]
 8004378:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800437a:	f043 0204 	orr.w	r2, r3, #4
 800437e:	68fb      	ldr	r3, [r7, #12]
 8004380:	645a      	str	r2, [r3, #68]	; 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 8004382:	68fb      	ldr	r3, [r7, #12]
 8004384:	2220      	movs	r2, #32
 8004386:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 800438a:	68fb      	ldr	r3, [r7, #12]
 800438c:	2200      	movs	r2, #0
 800438e:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004392:	68fb      	ldr	r3, [r7, #12]
 8004394:	2200      	movs	r2, #0
 8004396:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_ERROR;
 800439a:	2301      	movs	r3, #1
 800439c:	e000      	b.n	80043a0 <I2C_IsAcknowledgeFailed+0xc0>
  }
  return HAL_OK;
 800439e:	2300      	movs	r3, #0
}
 80043a0:	4618      	mov	r0, r3
 80043a2:	3710      	adds	r7, #16
 80043a4:	46bd      	mov	sp, r7
 80043a6:	bd80      	pop	{r7, pc}
 80043a8:	fe00e800 	.word	0xfe00e800

080043ac <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 80043ac:	b480      	push	{r7}
 80043ae:	b085      	sub	sp, #20
 80043b0:	af00      	add	r7, sp, #0
 80043b2:	60f8      	str	r0, [r7, #12]
 80043b4:	607b      	str	r3, [r7, #4]
 80043b6:	460b      	mov	r3, r1
 80043b8:	817b      	strh	r3, [r7, #10]
 80043ba:	4613      	mov	r3, r2
 80043bc:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2,
 80043be:	68fb      	ldr	r3, [r7, #12]
 80043c0:	681b      	ldr	r3, [r3, #0]
 80043c2:	685a      	ldr	r2, [r3, #4]
 80043c4:	69bb      	ldr	r3, [r7, #24]
 80043c6:	0d5b      	lsrs	r3, r3, #21
 80043c8:	f403 6180 	and.w	r1, r3, #1024	; 0x400
 80043cc:	4b0d      	ldr	r3, [pc, #52]	; (8004404 <I2C_TransferConfig+0x58>)
 80043ce:	430b      	orrs	r3, r1
 80043d0:	43db      	mvns	r3, r3
 80043d2:	ea02 0103 	and.w	r1, r2, r3
 80043d6:	897b      	ldrh	r3, [r7, #10]
 80043d8:	f3c3 0209 	ubfx	r2, r3, #0, #10
 80043dc:	7a7b      	ldrb	r3, [r7, #9]
 80043de:	041b      	lsls	r3, r3, #16
 80043e0:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 80043e4:	431a      	orrs	r2, r3
 80043e6:	687b      	ldr	r3, [r7, #4]
 80043e8:	431a      	orrs	r2, r3
 80043ea:	69bb      	ldr	r3, [r7, #24]
 80043ec:	431a      	orrs	r2, r3
 80043ee:	68fb      	ldr	r3, [r7, #12]
 80043f0:	681b      	ldr	r3, [r3, #0]
 80043f2:	430a      	orrs	r2, r1
 80043f4:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | I2C_CR2_START | I2C_CR2_STOP)), \
             (uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) |
                        (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | (uint32_t)Mode | (uint32_t)Request));
}
 80043f6:	bf00      	nop
 80043f8:	3714      	adds	r7, #20
 80043fa:	46bd      	mov	sp, r7
 80043fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004400:	4770      	bx	lr
 8004402:	bf00      	nop
 8004404:	03ff63ff 	.word	0x03ff63ff

08004408 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8004408:	b480      	push	{r7}
 800440a:	b083      	sub	sp, #12
 800440c:	af00      	add	r7, sp, #0
 800440e:	6078      	str	r0, [r7, #4]
 8004410:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8004412:	687b      	ldr	r3, [r7, #4]
 8004414:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8004418:	b2db      	uxtb	r3, r3
 800441a:	2b20      	cmp	r3, #32
 800441c:	d138      	bne.n	8004490 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 800441e:	687b      	ldr	r3, [r7, #4]
 8004420:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8004424:	2b01      	cmp	r3, #1
 8004426:	d101      	bne.n	800442c <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8004428:	2302      	movs	r3, #2
 800442a:	e032      	b.n	8004492 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 800442c:	687b      	ldr	r3, [r7, #4]
 800442e:	2201      	movs	r2, #1
 8004430:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8004434:	687b      	ldr	r3, [r7, #4]
 8004436:	2224      	movs	r2, #36	; 0x24
 8004438:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 800443c:	687b      	ldr	r3, [r7, #4]
 800443e:	681b      	ldr	r3, [r3, #0]
 8004440:	681a      	ldr	r2, [r3, #0]
 8004442:	687b      	ldr	r3, [r7, #4]
 8004444:	681b      	ldr	r3, [r3, #0]
 8004446:	f022 0201 	bic.w	r2, r2, #1
 800444a:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 800444c:	687b      	ldr	r3, [r7, #4]
 800444e:	681b      	ldr	r3, [r3, #0]
 8004450:	681a      	ldr	r2, [r3, #0]
 8004452:	687b      	ldr	r3, [r7, #4]
 8004454:	681b      	ldr	r3, [r3, #0]
 8004456:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 800445a:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 800445c:	687b      	ldr	r3, [r7, #4]
 800445e:	681b      	ldr	r3, [r3, #0]
 8004460:	6819      	ldr	r1, [r3, #0]
 8004462:	687b      	ldr	r3, [r7, #4]
 8004464:	681b      	ldr	r3, [r3, #0]
 8004466:	683a      	ldr	r2, [r7, #0]
 8004468:	430a      	orrs	r2, r1
 800446a:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 800446c:	687b      	ldr	r3, [r7, #4]
 800446e:	681b      	ldr	r3, [r3, #0]
 8004470:	681a      	ldr	r2, [r3, #0]
 8004472:	687b      	ldr	r3, [r7, #4]
 8004474:	681b      	ldr	r3, [r3, #0]
 8004476:	f042 0201 	orr.w	r2, r2, #1
 800447a:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 800447c:	687b      	ldr	r3, [r7, #4]
 800447e:	2220      	movs	r2, #32
 8004480:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004484:	687b      	ldr	r3, [r7, #4]
 8004486:	2200      	movs	r2, #0
 8004488:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 800448c:	2300      	movs	r3, #0
 800448e:	e000      	b.n	8004492 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8004490:	2302      	movs	r3, #2
  }
}
 8004492:	4618      	mov	r0, r3
 8004494:	370c      	adds	r7, #12
 8004496:	46bd      	mov	sp, r7
 8004498:	f85d 7b04 	ldr.w	r7, [sp], #4
 800449c:	4770      	bx	lr

0800449e <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 800449e:	b480      	push	{r7}
 80044a0:	b085      	sub	sp, #20
 80044a2:	af00      	add	r7, sp, #0
 80044a4:	6078      	str	r0, [r7, #4]
 80044a6:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80044a8:	687b      	ldr	r3, [r7, #4]
 80044aa:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80044ae:	b2db      	uxtb	r3, r3
 80044b0:	2b20      	cmp	r3, #32
 80044b2:	d139      	bne.n	8004528 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80044b4:	687b      	ldr	r3, [r7, #4]
 80044b6:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80044ba:	2b01      	cmp	r3, #1
 80044bc:	d101      	bne.n	80044c2 <HAL_I2CEx_ConfigDigitalFilter+0x24>
 80044be:	2302      	movs	r3, #2
 80044c0:	e033      	b.n	800452a <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 80044c2:	687b      	ldr	r3, [r7, #4]
 80044c4:	2201      	movs	r2, #1
 80044c6:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 80044ca:	687b      	ldr	r3, [r7, #4]
 80044cc:	2224      	movs	r2, #36	; 0x24
 80044ce:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 80044d2:	687b      	ldr	r3, [r7, #4]
 80044d4:	681b      	ldr	r3, [r3, #0]
 80044d6:	681a      	ldr	r2, [r3, #0]
 80044d8:	687b      	ldr	r3, [r7, #4]
 80044da:	681b      	ldr	r3, [r3, #0]
 80044dc:	f022 0201 	bic.w	r2, r2, #1
 80044e0:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 80044e2:	687b      	ldr	r3, [r7, #4]
 80044e4:	681b      	ldr	r3, [r3, #0]
 80044e6:	681b      	ldr	r3, [r3, #0]
 80044e8:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 80044ea:	68fb      	ldr	r3, [r7, #12]
 80044ec:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 80044f0:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 80044f2:	683b      	ldr	r3, [r7, #0]
 80044f4:	021b      	lsls	r3, r3, #8
 80044f6:	68fa      	ldr	r2, [r7, #12]
 80044f8:	4313      	orrs	r3, r2
 80044fa:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 80044fc:	687b      	ldr	r3, [r7, #4]
 80044fe:	681b      	ldr	r3, [r3, #0]
 8004500:	68fa      	ldr	r2, [r7, #12]
 8004502:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8004504:	687b      	ldr	r3, [r7, #4]
 8004506:	681b      	ldr	r3, [r3, #0]
 8004508:	681a      	ldr	r2, [r3, #0]
 800450a:	687b      	ldr	r3, [r7, #4]
 800450c:	681b      	ldr	r3, [r3, #0]
 800450e:	f042 0201 	orr.w	r2, r2, #1
 8004512:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8004514:	687b      	ldr	r3, [r7, #4]
 8004516:	2220      	movs	r2, #32
 8004518:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800451c:	687b      	ldr	r3, [r7, #4]
 800451e:	2200      	movs	r2, #0
 8004520:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8004524:	2300      	movs	r3, #0
 8004526:	e000      	b.n	800452a <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 8004528:	2302      	movs	r3, #2
  }
}
 800452a:	4618      	mov	r0, r3
 800452c:	3714      	adds	r7, #20
 800452e:	46bd      	mov	sp, r7
 8004530:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004534:	4770      	bx	lr
	...

08004538 <HAL_OSPI_Init>:
  *         in the OSPI_InitTypeDef and initialize the associated handle.
  * @param  hospi : OSPI handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_OSPI_Init (OSPI_HandleTypeDef *hospi)
{
 8004538:	b580      	push	{r7, lr}
 800453a:	b086      	sub	sp, #24
 800453c:	af02      	add	r7, sp, #8
 800453e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004540:	2300      	movs	r3, #0
 8004542:	73fb      	strb	r3, [r7, #15]
  uint32_t tickstart = HAL_GetTick();
 8004544:	f7fd ff8a 	bl	800245c <HAL_GetTick>
 8004548:	60b8      	str	r0, [r7, #8]

  /* Check the OSPI handle allocation */
  if (hospi == NULL)
 800454a:	687b      	ldr	r3, [r7, #4]
 800454c:	2b00      	cmp	r3, #0
 800454e:	d102      	bne.n	8004556 <HAL_OSPI_Init+0x1e>
  {
    status = HAL_ERROR;
 8004550:	2301      	movs	r3, #1
 8004552:	73fb      	strb	r3, [r7, #15]
 8004554:	e092      	b.n	800467c <HAL_OSPI_Init+0x144>
#if   defined (OCTOSPI_DCR3_MAXTRAN)
    assert_param(IS_OSPI_MAXTRAN        (hospi->Init.MaxTran));
#endif

    /* Initialize error code */
    hospi->ErrorCode = HAL_OSPI_ERROR_NONE;
 8004556:	687b      	ldr	r3, [r7, #4]
 8004558:	2200      	movs	r2, #0
 800455a:	649a      	str	r2, [r3, #72]	; 0x48

    /* Check if the state is the reset state */
    if (hospi->State == HAL_OSPI_STATE_RESET)
 800455c:	687b      	ldr	r3, [r7, #4]
 800455e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004560:	2b00      	cmp	r3, #0
 8004562:	f040 808b 	bne.w	800467c <HAL_OSPI_Init+0x144>

      /* Init the low level hardware */
      hospi->MspInitCallback(hospi);
#else
      /* Initialization of the low level hardware */
      HAL_OSPI_MspInit(hospi);
 8004566:	6878      	ldr	r0, [r7, #4]
 8004568:	f7fd fc18 	bl	8001d9c <HAL_OSPI_MspInit>
#endif

      /* Configure the default timeout for the OSPI memory access */
      (void)HAL_OSPI_SetTimeout(hospi, HAL_OSPI_TIMEOUT_DEFAULT_VALUE);
 800456c:	f241 3188 	movw	r1, #5000	; 0x1388
 8004570:	6878      	ldr	r0, [r7, #4]
 8004572:	f000 f88b 	bl	800468c <HAL_OSPI_SetTimeout>

      /* Configure memory type, device size, chip select high time, delay block bypass, free running clock, clock mode */
      MODIFY_REG(hospi->Instance->DCR1,
 8004576:	687b      	ldr	r3, [r7, #4]
 8004578:	681b      	ldr	r3, [r3, #0]
 800457a:	689a      	ldr	r2, [r3, #8]
 800457c:	4b42      	ldr	r3, [pc, #264]	; (8004688 <HAL_OSPI_Init+0x150>)
 800457e:	4013      	ands	r3, r2
 8004580:	687a      	ldr	r2, [r7, #4]
 8004582:	68d1      	ldr	r1, [r2, #12]
 8004584:	687a      	ldr	r2, [r7, #4]
 8004586:	6912      	ldr	r2, [r2, #16]
 8004588:	3a01      	subs	r2, #1
 800458a:	0412      	lsls	r2, r2, #16
 800458c:	4311      	orrs	r1, r2
 800458e:	687a      	ldr	r2, [r7, #4]
 8004590:	6952      	ldr	r2, [r2, #20]
 8004592:	3a01      	subs	r2, #1
 8004594:	0212      	lsls	r2, r2, #8
 8004596:	4311      	orrs	r1, r2
 8004598:	687a      	ldr	r2, [r7, #4]
 800459a:	6b12      	ldr	r2, [r2, #48]	; 0x30
 800459c:	4311      	orrs	r1, r2
 800459e:	687a      	ldr	r2, [r7, #4]
 80045a0:	69d2      	ldr	r2, [r2, #28]
 80045a2:	4311      	orrs	r1, r2
 80045a4:	687a      	ldr	r2, [r7, #4]
 80045a6:	6812      	ldr	r2, [r2, #0]
 80045a8:	430b      	orrs	r3, r1
 80045aa:	6093      	str	r3, [r2, #8]
#if   defined (OCTOSPI_DCR3_MAXTRAN)
      /* Configure chip select boundary and maximun transfer */
      hospi->Instance->DCR3 = ((hospi->Init.ChipSelectBoundary << OCTOSPI_DCR3_CSBOUND_Pos) | (hospi->Init.MaxTran << OCTOSPI_DCR3_MAXTRAN_Pos));
#else
      /* Configure chip select boundary */
      hospi->Instance->DCR3 = (hospi->Init.ChipSelectBoundary << OCTOSPI_DCR3_CSBOUND_Pos);
 80045ac:	687b      	ldr	r3, [r7, #4]
 80045ae:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80045b0:	687b      	ldr	r3, [r7, #4]
 80045b2:	681b      	ldr	r3, [r3, #0]
 80045b4:	0412      	lsls	r2, r2, #16
 80045b6:	611a      	str	r2, [r3, #16]
      /* Configure refresh */
      hospi->Instance->DCR4 = hospi->Init.Refresh;
#endif

      /* Configure FIFO threshold */
      MODIFY_REG(hospi->Instance->CR, OCTOSPI_CR_FTHRES, ((hospi->Init.FifoThreshold - 1U) << OCTOSPI_CR_FTHRES_Pos));
 80045b8:	687b      	ldr	r3, [r7, #4]
 80045ba:	681b      	ldr	r3, [r3, #0]
 80045bc:	681b      	ldr	r3, [r3, #0]
 80045be:	f423 51f8 	bic.w	r1, r3, #7936	; 0x1f00
 80045c2:	687b      	ldr	r3, [r7, #4]
 80045c4:	685b      	ldr	r3, [r3, #4]
 80045c6:	3b01      	subs	r3, #1
 80045c8:	021a      	lsls	r2, r3, #8
 80045ca:	687b      	ldr	r3, [r7, #4]
 80045cc:	681b      	ldr	r3, [r3, #0]
 80045ce:	430a      	orrs	r2, r1
 80045d0:	601a      	str	r2, [r3, #0]

      /* Wait till busy flag is reset */
      status = OSPI_WaitFlagStateUntilTimeout(hospi, HAL_OSPI_FLAG_BUSY, RESET, tickstart, hospi->Timeout);
 80045d2:	687b      	ldr	r3, [r7, #4]
 80045d4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80045d6:	9300      	str	r3, [sp, #0]
 80045d8:	68bb      	ldr	r3, [r7, #8]
 80045da:	2200      	movs	r2, #0
 80045dc:	2120      	movs	r1, #32
 80045de:	6878      	ldr	r0, [r7, #4]
 80045e0:	f000 fbb8 	bl	8004d54 <OSPI_WaitFlagStateUntilTimeout>
 80045e4:	4603      	mov	r3, r0
 80045e6:	73fb      	strb	r3, [r7, #15]

      if (status == HAL_OK)
 80045e8:	7bfb      	ldrb	r3, [r7, #15]
 80045ea:	2b00      	cmp	r3, #0
 80045ec:	d146      	bne.n	800467c <HAL_OSPI_Init+0x144>
      {
        /* Configure clock prescaler */
        MODIFY_REG(hospi->Instance->DCR2, OCTOSPI_DCR2_PRESCALER, ((hospi->Init.ClockPrescaler - 1U) << OCTOSPI_DCR2_PRESCALER_Pos));
 80045ee:	687b      	ldr	r3, [r7, #4]
 80045f0:	681b      	ldr	r3, [r3, #0]
 80045f2:	68db      	ldr	r3, [r3, #12]
 80045f4:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 80045f8:	687b      	ldr	r3, [r7, #4]
 80045fa:	6a1b      	ldr	r3, [r3, #32]
 80045fc:	1e5a      	subs	r2, r3, #1
 80045fe:	687b      	ldr	r3, [r7, #4]
 8004600:	681b      	ldr	r3, [r3, #0]
 8004602:	430a      	orrs	r2, r1
 8004604:	60da      	str	r2, [r3, #12]

        /* Configure Dual Quad mode */
        MODIFY_REG(hospi->Instance->CR, OCTOSPI_CR_DQM, hospi->Init.DualQuad);
 8004606:	687b      	ldr	r3, [r7, #4]
 8004608:	681b      	ldr	r3, [r3, #0]
 800460a:	681b      	ldr	r3, [r3, #0]
 800460c:	f023 0140 	bic.w	r1, r3, #64	; 0x40
 8004610:	687b      	ldr	r3, [r7, #4]
 8004612:	689a      	ldr	r2, [r3, #8]
 8004614:	687b      	ldr	r3, [r7, #4]
 8004616:	681b      	ldr	r3, [r3, #0]
 8004618:	430a      	orrs	r2, r1
 800461a:	601a      	str	r2, [r3, #0]

        /* Configure sample shifting and delay hold quarter cycle */
        MODIFY_REG(hospi->Instance->TCR, (OCTOSPI_TCR_SSHIFT | OCTOSPI_TCR_DHQC), (hospi->Init.SampleShifting | hospi->Init.DelayHoldQuarterCycle));
 800461c:	687b      	ldr	r3, [r7, #4]
 800461e:	681b      	ldr	r3, [r3, #0]
 8004620:	f8d3 3108 	ldr.w	r3, [r3, #264]	; 0x108
 8004624:	f023 41a0 	bic.w	r1, r3, #1342177280	; 0x50000000
 8004628:	687b      	ldr	r3, [r7, #4]
 800462a:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800462c:	687b      	ldr	r3, [r7, #4]
 800462e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004630:	431a      	orrs	r2, r3
 8004632:	687b      	ldr	r3, [r7, #4]
 8004634:	681b      	ldr	r3, [r3, #0]
 8004636:	430a      	orrs	r2, r1
 8004638:	f8c3 2108 	str.w	r2, [r3, #264]	; 0x108

        /* Enable OctoSPI */
        __HAL_OSPI_ENABLE(hospi);
 800463c:	687b      	ldr	r3, [r7, #4]
 800463e:	681b      	ldr	r3, [r3, #0]
 8004640:	681a      	ldr	r2, [r3, #0]
 8004642:	687b      	ldr	r3, [r7, #4]
 8004644:	681b      	ldr	r3, [r3, #0]
 8004646:	f042 0201 	orr.w	r2, r2, #1
 800464a:	601a      	str	r2, [r3, #0]

        /* Enable free running clock if needed : must be done after OSPI enable */
        if (hospi->Init.FreeRunningClock == HAL_OSPI_FREERUNCLK_ENABLE)
 800464c:	687b      	ldr	r3, [r7, #4]
 800464e:	699b      	ldr	r3, [r3, #24]
 8004650:	2b02      	cmp	r3, #2
 8004652:	d107      	bne.n	8004664 <HAL_OSPI_Init+0x12c>
        {
          SET_BIT(hospi->Instance->DCR1, OCTOSPI_DCR1_FRCK);
 8004654:	687b      	ldr	r3, [r7, #4]
 8004656:	681b      	ldr	r3, [r3, #0]
 8004658:	689a      	ldr	r2, [r3, #8]
 800465a:	687b      	ldr	r3, [r7, #4]
 800465c:	681b      	ldr	r3, [r3, #0]
 800465e:	f042 0202 	orr.w	r2, r2, #2
 8004662:	609a      	str	r2, [r3, #8]
        }

        /* Initialize the OSPI state */
        if (hospi->Init.MemoryType == HAL_OSPI_MEMTYPE_HYPERBUS)
 8004664:	687b      	ldr	r3, [r7, #4]
 8004666:	68db      	ldr	r3, [r3, #12]
 8004668:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 800466c:	d103      	bne.n	8004676 <HAL_OSPI_Init+0x13e>
        {
          hospi->State = HAL_OSPI_STATE_HYPERBUS_INIT;
 800466e:	687b      	ldr	r3, [r7, #4]
 8004670:	2201      	movs	r2, #1
 8004672:	645a      	str	r2, [r3, #68]	; 0x44
 8004674:	e002      	b.n	800467c <HAL_OSPI_Init+0x144>
        }
        else
        {
          hospi->State = HAL_OSPI_STATE_READY;
 8004676:	687b      	ldr	r3, [r7, #4]
 8004678:	2202      	movs	r2, #2
 800467a:	645a      	str	r2, [r3, #68]	; 0x44
      }
    }
  }

  /* Return function status */
  return status;
 800467c:	7bfb      	ldrb	r3, [r7, #15]
}
 800467e:	4618      	mov	r0, r3
 8004680:	3710      	adds	r7, #16
 8004682:	46bd      	mov	sp, r7
 8004684:	bd80      	pop	{r7, pc}
 8004686:	bf00      	nop
 8004688:	f8e0f8f4 	.word	0xf8e0f8f4

0800468c <HAL_OSPI_SetTimeout>:
  * @param  hospi   : OSPI handle.
  * @param  Timeout : Timeout for the memory access.
  * @retval None
  */
HAL_StatusTypeDef HAL_OSPI_SetTimeout(OSPI_HandleTypeDef *hospi, uint32_t Timeout)
{
 800468c:	b480      	push	{r7}
 800468e:	b083      	sub	sp, #12
 8004690:	af00      	add	r7, sp, #0
 8004692:	6078      	str	r0, [r7, #4]
 8004694:	6039      	str	r1, [r7, #0]
  hospi->Timeout = Timeout;
 8004696:	687b      	ldr	r3, [r7, #4]
 8004698:	683a      	ldr	r2, [r7, #0]
 800469a:	64da      	str	r2, [r3, #76]	; 0x4c
  return HAL_OK;
 800469c:	2300      	movs	r3, #0
}
 800469e:	4618      	mov	r0, r3
 80046a0:	370c      	adds	r7, #12
 80046a2:	46bd      	mov	sp, r7
 80046a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046a8:	4770      	bx	lr
	...

080046ac <HAL_OSPIM_Config>:
  * @param  cfg     : Configuration of the IO Manager for the instance
  * @param  Timeout : Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_OSPIM_Config(OSPI_HandleTypeDef *hospi, OSPIM_CfgTypeDef *cfg, uint32_t Timeout)
{
 80046ac:	b580      	push	{r7, lr}
 80046ae:	b092      	sub	sp, #72	; 0x48
 80046b0:	af00      	add	r7, sp, #0
 80046b2:	60f8      	str	r0, [r7, #12]
 80046b4:	60b9      	str	r1, [r7, #8]
 80046b6:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80046b8:	2300      	movs	r3, #0
 80046ba:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
  uint32_t instance;
  uint8_t index, ospi_enabled = 0U, other_instance;
 80046be:	2300      	movs	r3, #0
 80046c0:	f887 303e 	strb.w	r3, [r7, #62]	; 0x3e
  assert_param(IS_OSPIM_IO_PORT(cfg->IOHighPort));
#if   defined (OCTOSPIM_CR_MUXEN)
  assert_param(IS_OSPIM_REQ2ACKTIME(cfg->Req2AckTime));
#endif

  if (hospi->Instance == OCTOSPI1)
 80046c4:	68fb      	ldr	r3, [r7, #12]
 80046c6:	681b      	ldr	r3, [r3, #0]
 80046c8:	4a08      	ldr	r2, [pc, #32]	; (80046ec <HAL_OSPIM_Config+0x40>)
 80046ca:	4293      	cmp	r3, r2
 80046cc:	d105      	bne.n	80046da <HAL_OSPIM_Config+0x2e>
  {
    instance = 0U;
 80046ce:	2300      	movs	r3, #0
 80046d0:	643b      	str	r3, [r7, #64]	; 0x40
    other_instance = 1U;
 80046d2:	2301      	movs	r3, #1
 80046d4:	f887 303d 	strb.w	r3, [r7, #61]	; 0x3d
 80046d8:	e004      	b.n	80046e4 <HAL_OSPIM_Config+0x38>
  }
  else
  {
    instance = 1U;
 80046da:	2301      	movs	r3, #1
 80046dc:	643b      	str	r3, [r7, #64]	; 0x40
    other_instance = 0U;
 80046de:	2300      	movs	r3, #0
 80046e0:	f887 303d 	strb.w	r3, [r7, #61]	; 0x3d
  }

  /**************** Get current configuration of the instances ****************/
  for (index = 0U; index < OSPI_NB_INSTANCE; index++)
 80046e4:	2300      	movs	r3, #0
 80046e6:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
 80046ea:	e01f      	b.n	800472c <HAL_OSPIM_Config+0x80>
 80046ec:	a0001000 	.word	0xa0001000
  {
    if (OSPIM_GetConfig(index+1U, &(IOM_cfg[index])) != HAL_OK)
 80046f0:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 80046f4:	3301      	adds	r3, #1
 80046f6:	b2d8      	uxtb	r0, r3
 80046f8:	f897 203f 	ldrb.w	r2, [r7, #63]	; 0x3f
 80046fc:	f107 0114 	add.w	r1, r7, #20
 8004700:	4613      	mov	r3, r2
 8004702:	009b      	lsls	r3, r3, #2
 8004704:	4413      	add	r3, r2
 8004706:	009b      	lsls	r3, r3, #2
 8004708:	440b      	add	r3, r1
 800470a:	4619      	mov	r1, r3
 800470c:	f000 fb5a 	bl	8004dc4 <OSPIM_GetConfig>
 8004710:	4603      	mov	r3, r0
 8004712:	2b00      	cmp	r3, #0
 8004714:	d005      	beq.n	8004722 <HAL_OSPIM_Config+0x76>
    {
      status = HAL_ERROR;
 8004716:	2301      	movs	r3, #1
 8004718:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
      hospi->ErrorCode = HAL_OSPI_ERROR_INVALID_PARAM;
 800471c:	68fb      	ldr	r3, [r7, #12]
 800471e:	2208      	movs	r2, #8
 8004720:	649a      	str	r2, [r3, #72]	; 0x48
  for (index = 0U; index < OSPI_NB_INSTANCE; index++)
 8004722:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 8004726:	3301      	adds	r3, #1
 8004728:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
 800472c:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 8004730:	2b01      	cmp	r3, #1
 8004732:	d9dd      	bls.n	80046f0 <HAL_OSPIM_Config+0x44>
    }
  }

  if (status == HAL_OK)
 8004734:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 8004738:	2b00      	cmp	r3, #0
 800473a:	f040 82fe 	bne.w	8004d3a <HAL_OSPIM_Config+0x68e>
  {
    /********** Disable both OctoSPI to configure OctoSPI IO Manager **********/
    if ((OCTOSPI1->CR & OCTOSPI_CR_EN) != 0U)
 800473e:	4bcd      	ldr	r3, [pc, #820]	; (8004a74 <HAL_OSPIM_Config+0x3c8>)
 8004740:	681b      	ldr	r3, [r3, #0]
 8004742:	f003 0301 	and.w	r3, r3, #1
 8004746:	2b00      	cmp	r3, #0
 8004748:	d00b      	beq.n	8004762 <HAL_OSPIM_Config+0xb6>
    {
      CLEAR_BIT(OCTOSPI1->CR, OCTOSPI_CR_EN);
 800474a:	4bca      	ldr	r3, [pc, #808]	; (8004a74 <HAL_OSPIM_Config+0x3c8>)
 800474c:	681b      	ldr	r3, [r3, #0]
 800474e:	4ac9      	ldr	r2, [pc, #804]	; (8004a74 <HAL_OSPIM_Config+0x3c8>)
 8004750:	f023 0301 	bic.w	r3, r3, #1
 8004754:	6013      	str	r3, [r2, #0]
      ospi_enabled |= 0x1U;
 8004756:	f897 303e 	ldrb.w	r3, [r7, #62]	; 0x3e
 800475a:	f043 0301 	orr.w	r3, r3, #1
 800475e:	f887 303e 	strb.w	r3, [r7, #62]	; 0x3e
    }
    if ((OCTOSPI2->CR & OCTOSPI_CR_EN) != 0U)
 8004762:	4bc5      	ldr	r3, [pc, #788]	; (8004a78 <HAL_OSPIM_Config+0x3cc>)
 8004764:	681b      	ldr	r3, [r3, #0]
 8004766:	f003 0301 	and.w	r3, r3, #1
 800476a:	2b00      	cmp	r3, #0
 800476c:	d00b      	beq.n	8004786 <HAL_OSPIM_Config+0xda>
    {
      CLEAR_BIT(OCTOSPI2->CR, OCTOSPI_CR_EN);
 800476e:	4bc2      	ldr	r3, [pc, #776]	; (8004a78 <HAL_OSPIM_Config+0x3cc>)
 8004770:	681b      	ldr	r3, [r3, #0]
 8004772:	4ac1      	ldr	r2, [pc, #772]	; (8004a78 <HAL_OSPIM_Config+0x3cc>)
 8004774:	f023 0301 	bic.w	r3, r3, #1
 8004778:	6013      	str	r3, [r2, #0]
      ospi_enabled |= 0x2U;
 800477a:	f897 303e 	ldrb.w	r3, [r7, #62]	; 0x3e
 800477e:	f043 0302 	orr.w	r3, r3, #2
 8004782:	f887 303e 	strb.w	r3, [r7, #62]	; 0x3e
    }

    /***************** Deactivation of previous configuration *****************/
    CLEAR_BIT(OCTOSPIM->PCR[(IOM_cfg[instance].NCSPort-1U)], OCTOSPIM_PCR_NCSEN);
 8004786:	49bd      	ldr	r1, [pc, #756]	; (8004a7c <HAL_OSPIM_Config+0x3d0>)
 8004788:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 800478a:	4613      	mov	r3, r2
 800478c:	009b      	lsls	r3, r3, #2
 800478e:	4413      	add	r3, r2
 8004790:	009b      	lsls	r3, r3, #2
 8004792:	f107 0248 	add.w	r2, r7, #72	; 0x48
 8004796:	4413      	add	r3, r2
 8004798:	3b2c      	subs	r3, #44	; 0x2c
 800479a:	681b      	ldr	r3, [r3, #0]
 800479c:	3b01      	subs	r3, #1
 800479e:	009b      	lsls	r3, r3, #2
 80047a0:	440b      	add	r3, r1
 80047a2:	6859      	ldr	r1, [r3, #4]
 80047a4:	48b5      	ldr	r0, [pc, #724]	; (8004a7c <HAL_OSPIM_Config+0x3d0>)
 80047a6:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 80047a8:	4613      	mov	r3, r2
 80047aa:	009b      	lsls	r3, r3, #2
 80047ac:	4413      	add	r3, r2
 80047ae:	009b      	lsls	r3, r3, #2
 80047b0:	f107 0248 	add.w	r2, r7, #72	; 0x48
 80047b4:	4413      	add	r3, r2
 80047b6:	3b2c      	subs	r3, #44	; 0x2c
 80047b8:	681b      	ldr	r3, [r3, #0]
 80047ba:	3b01      	subs	r3, #1
 80047bc:	f421 7280 	bic.w	r2, r1, #256	; 0x100
 80047c0:	009b      	lsls	r3, r3, #2
 80047c2:	4403      	add	r3, r0
 80047c4:	605a      	str	r2, [r3, #4]
      }
    }
    else
    {
#endif
      if (IOM_cfg[instance].ClkPort != 0U)
 80047c6:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 80047c8:	4613      	mov	r3, r2
 80047ca:	009b      	lsls	r3, r3, #2
 80047cc:	4413      	add	r3, r2
 80047ce:	009b      	lsls	r3, r3, #2
 80047d0:	f107 0248 	add.w	r2, r7, #72	; 0x48
 80047d4:	4413      	add	r3, r2
 80047d6:	3b34      	subs	r3, #52	; 0x34
 80047d8:	681b      	ldr	r3, [r3, #0]
 80047da:	2b00      	cmp	r3, #0
 80047dc:	f000 80ac 	beq.w	8004938 <HAL_OSPIM_Config+0x28c>
      {
        CLEAR_BIT(OCTOSPIM->PCR[(IOM_cfg[instance].ClkPort-1U)], OCTOSPIM_PCR_CLKEN);
 80047e0:	49a6      	ldr	r1, [pc, #664]	; (8004a7c <HAL_OSPIM_Config+0x3d0>)
 80047e2:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 80047e4:	4613      	mov	r3, r2
 80047e6:	009b      	lsls	r3, r3, #2
 80047e8:	4413      	add	r3, r2
 80047ea:	009b      	lsls	r3, r3, #2
 80047ec:	f107 0248 	add.w	r2, r7, #72	; 0x48
 80047f0:	4413      	add	r3, r2
 80047f2:	3b34      	subs	r3, #52	; 0x34
 80047f4:	681b      	ldr	r3, [r3, #0]
 80047f6:	3b01      	subs	r3, #1
 80047f8:	009b      	lsls	r3, r3, #2
 80047fa:	440b      	add	r3, r1
 80047fc:	6859      	ldr	r1, [r3, #4]
 80047fe:	489f      	ldr	r0, [pc, #636]	; (8004a7c <HAL_OSPIM_Config+0x3d0>)
 8004800:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8004802:	4613      	mov	r3, r2
 8004804:	009b      	lsls	r3, r3, #2
 8004806:	4413      	add	r3, r2
 8004808:	009b      	lsls	r3, r3, #2
 800480a:	f107 0248 	add.w	r2, r7, #72	; 0x48
 800480e:	4413      	add	r3, r2
 8004810:	3b34      	subs	r3, #52	; 0x34
 8004812:	681b      	ldr	r3, [r3, #0]
 8004814:	3b01      	subs	r3, #1
 8004816:	f021 0201 	bic.w	r2, r1, #1
 800481a:	009b      	lsls	r3, r3, #2
 800481c:	4403      	add	r3, r0
 800481e:	605a      	str	r2, [r3, #4]
        if (IOM_cfg[instance].DQSPort != 0U)
 8004820:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8004822:	4613      	mov	r3, r2
 8004824:	009b      	lsls	r3, r3, #2
 8004826:	4413      	add	r3, r2
 8004828:	009b      	lsls	r3, r3, #2
 800482a:	f107 0248 	add.w	r2, r7, #72	; 0x48
 800482e:	4413      	add	r3, r2
 8004830:	3b30      	subs	r3, #48	; 0x30
 8004832:	681b      	ldr	r3, [r3, #0]
 8004834:	2b00      	cmp	r3, #0
 8004836:	d01f      	beq.n	8004878 <HAL_OSPIM_Config+0x1cc>
        {
          CLEAR_BIT(OCTOSPIM->PCR[(IOM_cfg[instance].DQSPort-1U)], OCTOSPIM_PCR_DQSEN);
 8004838:	4990      	ldr	r1, [pc, #576]	; (8004a7c <HAL_OSPIM_Config+0x3d0>)
 800483a:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 800483c:	4613      	mov	r3, r2
 800483e:	009b      	lsls	r3, r3, #2
 8004840:	4413      	add	r3, r2
 8004842:	009b      	lsls	r3, r3, #2
 8004844:	f107 0248 	add.w	r2, r7, #72	; 0x48
 8004848:	4413      	add	r3, r2
 800484a:	3b30      	subs	r3, #48	; 0x30
 800484c:	681b      	ldr	r3, [r3, #0]
 800484e:	3b01      	subs	r3, #1
 8004850:	009b      	lsls	r3, r3, #2
 8004852:	440b      	add	r3, r1
 8004854:	6859      	ldr	r1, [r3, #4]
 8004856:	4889      	ldr	r0, [pc, #548]	; (8004a7c <HAL_OSPIM_Config+0x3d0>)
 8004858:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 800485a:	4613      	mov	r3, r2
 800485c:	009b      	lsls	r3, r3, #2
 800485e:	4413      	add	r3, r2
 8004860:	009b      	lsls	r3, r3, #2
 8004862:	f107 0248 	add.w	r2, r7, #72	; 0x48
 8004866:	4413      	add	r3, r2
 8004868:	3b30      	subs	r3, #48	; 0x30
 800486a:	681b      	ldr	r3, [r3, #0]
 800486c:	3b01      	subs	r3, #1
 800486e:	f021 0210 	bic.w	r2, r1, #16
 8004872:	009b      	lsls	r3, r3, #2
 8004874:	4403      	add	r3, r0
 8004876:	605a      	str	r2, [r3, #4]
        }
        if (IOM_cfg[instance].IOLowPort != HAL_OSPIM_IOPORT_NONE)
 8004878:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 800487a:	4613      	mov	r3, r2
 800487c:	009b      	lsls	r3, r3, #2
 800487e:	4413      	add	r3, r2
 8004880:	009b      	lsls	r3, r3, #2
 8004882:	f107 0248 	add.w	r2, r7, #72	; 0x48
 8004886:	4413      	add	r3, r2
 8004888:	3b28      	subs	r3, #40	; 0x28
 800488a:	681b      	ldr	r3, [r3, #0]
 800488c:	2b00      	cmp	r3, #0
 800488e:	d023      	beq.n	80048d8 <HAL_OSPIM_Config+0x22c>
        {
          CLEAR_BIT(OCTOSPIM->PCR[((IOM_cfg[instance].IOLowPort-1U)& OSPI_IOM_PORT_MASK)], OCTOSPIM_PCR_IOLEN);
 8004890:	497a      	ldr	r1, [pc, #488]	; (8004a7c <HAL_OSPIM_Config+0x3d0>)
 8004892:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8004894:	4613      	mov	r3, r2
 8004896:	009b      	lsls	r3, r3, #2
 8004898:	4413      	add	r3, r2
 800489a:	009b      	lsls	r3, r3, #2
 800489c:	f107 0248 	add.w	r2, r7, #72	; 0x48
 80048a0:	4413      	add	r3, r2
 80048a2:	3b28      	subs	r3, #40	; 0x28
 80048a4:	681b      	ldr	r3, [r3, #0]
 80048a6:	3b01      	subs	r3, #1
 80048a8:	f003 0301 	and.w	r3, r3, #1
 80048ac:	009b      	lsls	r3, r3, #2
 80048ae:	440b      	add	r3, r1
 80048b0:	6859      	ldr	r1, [r3, #4]
 80048b2:	4872      	ldr	r0, [pc, #456]	; (8004a7c <HAL_OSPIM_Config+0x3d0>)
 80048b4:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 80048b6:	4613      	mov	r3, r2
 80048b8:	009b      	lsls	r3, r3, #2
 80048ba:	4413      	add	r3, r2
 80048bc:	009b      	lsls	r3, r3, #2
 80048be:	f107 0248 	add.w	r2, r7, #72	; 0x48
 80048c2:	4413      	add	r3, r2
 80048c4:	3b28      	subs	r3, #40	; 0x28
 80048c6:	681b      	ldr	r3, [r3, #0]
 80048c8:	3b01      	subs	r3, #1
 80048ca:	f003 0301 	and.w	r3, r3, #1
 80048ce:	f421 3280 	bic.w	r2, r1, #65536	; 0x10000
 80048d2:	009b      	lsls	r3, r3, #2
 80048d4:	4403      	add	r3, r0
 80048d6:	605a      	str	r2, [r3, #4]
        }
        if (IOM_cfg[instance].IOHighPort != HAL_OSPIM_IOPORT_NONE)
 80048d8:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 80048da:	4613      	mov	r3, r2
 80048dc:	009b      	lsls	r3, r3, #2
 80048de:	4413      	add	r3, r2
 80048e0:	009b      	lsls	r3, r3, #2
 80048e2:	f107 0248 	add.w	r2, r7, #72	; 0x48
 80048e6:	4413      	add	r3, r2
 80048e8:	3b24      	subs	r3, #36	; 0x24
 80048ea:	681b      	ldr	r3, [r3, #0]
 80048ec:	2b00      	cmp	r3, #0
 80048ee:	d023      	beq.n	8004938 <HAL_OSPIM_Config+0x28c>
        {
          CLEAR_BIT(OCTOSPIM->PCR[((IOM_cfg[instance].IOHighPort-1U)& OSPI_IOM_PORT_MASK)], OCTOSPIM_PCR_IOHEN);
 80048f0:	4962      	ldr	r1, [pc, #392]	; (8004a7c <HAL_OSPIM_Config+0x3d0>)
 80048f2:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 80048f4:	4613      	mov	r3, r2
 80048f6:	009b      	lsls	r3, r3, #2
 80048f8:	4413      	add	r3, r2
 80048fa:	009b      	lsls	r3, r3, #2
 80048fc:	f107 0248 	add.w	r2, r7, #72	; 0x48
 8004900:	4413      	add	r3, r2
 8004902:	3b24      	subs	r3, #36	; 0x24
 8004904:	681b      	ldr	r3, [r3, #0]
 8004906:	3b01      	subs	r3, #1
 8004908:	f003 0301 	and.w	r3, r3, #1
 800490c:	009b      	lsls	r3, r3, #2
 800490e:	440b      	add	r3, r1
 8004910:	6859      	ldr	r1, [r3, #4]
 8004912:	485a      	ldr	r0, [pc, #360]	; (8004a7c <HAL_OSPIM_Config+0x3d0>)
 8004914:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8004916:	4613      	mov	r3, r2
 8004918:	009b      	lsls	r3, r3, #2
 800491a:	4413      	add	r3, r2
 800491c:	009b      	lsls	r3, r3, #2
 800491e:	f107 0248 	add.w	r2, r7, #72	; 0x48
 8004922:	4413      	add	r3, r2
 8004924:	3b24      	subs	r3, #36	; 0x24
 8004926:	681b      	ldr	r3, [r3, #0]
 8004928:	3b01      	subs	r3, #1
 800492a:	f003 0301 	and.w	r3, r3, #1
 800492e:	f021 7280 	bic.w	r2, r1, #16777216	; 0x1000000
 8004932:	009b      	lsls	r3, r3, #2
 8004934:	4403      	add	r3, r0
 8004936:	605a      	str	r2, [r3, #4]
#if   defined (OCTOSPIM_CR_MUXEN)
    }
#endif

    /********************* Deactivation of other instance *********************/
    if ((cfg->ClkPort == IOM_cfg[other_instance].ClkPort) || (cfg->DQSPort == IOM_cfg[other_instance].DQSPort)     ||
 8004938:	68bb      	ldr	r3, [r7, #8]
 800493a:	6819      	ldr	r1, [r3, #0]
 800493c:	f897 203d 	ldrb.w	r2, [r7, #61]	; 0x3d
 8004940:	4613      	mov	r3, r2
 8004942:	009b      	lsls	r3, r3, #2
 8004944:	4413      	add	r3, r2
 8004946:	009b      	lsls	r3, r3, #2
 8004948:	f107 0248 	add.w	r2, r7, #72	; 0x48
 800494c:	4413      	add	r3, r2
 800494e:	3b34      	subs	r3, #52	; 0x34
 8004950:	681b      	ldr	r3, [r3, #0]
 8004952:	4299      	cmp	r1, r3
 8004954:	d03c      	beq.n	80049d0 <HAL_OSPIM_Config+0x324>
 8004956:	68bb      	ldr	r3, [r7, #8]
 8004958:	6859      	ldr	r1, [r3, #4]
 800495a:	f897 203d 	ldrb.w	r2, [r7, #61]	; 0x3d
 800495e:	4613      	mov	r3, r2
 8004960:	009b      	lsls	r3, r3, #2
 8004962:	4413      	add	r3, r2
 8004964:	009b      	lsls	r3, r3, #2
 8004966:	f107 0248 	add.w	r2, r7, #72	; 0x48
 800496a:	4413      	add	r3, r2
 800496c:	3b30      	subs	r3, #48	; 0x30
 800496e:	681b      	ldr	r3, [r3, #0]
 8004970:	4299      	cmp	r1, r3
 8004972:	d02d      	beq.n	80049d0 <HAL_OSPIM_Config+0x324>
        (cfg->NCSPort == IOM_cfg[other_instance].NCSPort) || (cfg->IOLowPort == IOM_cfg[other_instance].IOLowPort) ||
 8004974:	68bb      	ldr	r3, [r7, #8]
 8004976:	6899      	ldr	r1, [r3, #8]
 8004978:	f897 203d 	ldrb.w	r2, [r7, #61]	; 0x3d
 800497c:	4613      	mov	r3, r2
 800497e:	009b      	lsls	r3, r3, #2
 8004980:	4413      	add	r3, r2
 8004982:	009b      	lsls	r3, r3, #2
 8004984:	f107 0248 	add.w	r2, r7, #72	; 0x48
 8004988:	4413      	add	r3, r2
 800498a:	3b2c      	subs	r3, #44	; 0x2c
 800498c:	681b      	ldr	r3, [r3, #0]
    if ((cfg->ClkPort == IOM_cfg[other_instance].ClkPort) || (cfg->DQSPort == IOM_cfg[other_instance].DQSPort)     ||
 800498e:	4299      	cmp	r1, r3
 8004990:	d01e      	beq.n	80049d0 <HAL_OSPIM_Config+0x324>
        (cfg->NCSPort == IOM_cfg[other_instance].NCSPort) || (cfg->IOLowPort == IOM_cfg[other_instance].IOLowPort) ||
 8004992:	68bb      	ldr	r3, [r7, #8]
 8004994:	68d9      	ldr	r1, [r3, #12]
 8004996:	f897 203d 	ldrb.w	r2, [r7, #61]	; 0x3d
 800499a:	4613      	mov	r3, r2
 800499c:	009b      	lsls	r3, r3, #2
 800499e:	4413      	add	r3, r2
 80049a0:	009b      	lsls	r3, r3, #2
 80049a2:	f107 0248 	add.w	r2, r7, #72	; 0x48
 80049a6:	4413      	add	r3, r2
 80049a8:	3b28      	subs	r3, #40	; 0x28
 80049aa:	681b      	ldr	r3, [r3, #0]
 80049ac:	4299      	cmp	r1, r3
 80049ae:	d00f      	beq.n	80049d0 <HAL_OSPIM_Config+0x324>
        (cfg->IOHighPort == IOM_cfg[other_instance].IOHighPort))
 80049b0:	68bb      	ldr	r3, [r7, #8]
 80049b2:	6919      	ldr	r1, [r3, #16]
 80049b4:	f897 203d 	ldrb.w	r2, [r7, #61]	; 0x3d
 80049b8:	4613      	mov	r3, r2
 80049ba:	009b      	lsls	r3, r3, #2
 80049bc:	4413      	add	r3, r2
 80049be:	009b      	lsls	r3, r3, #2
 80049c0:	f107 0248 	add.w	r2, r7, #72	; 0x48
 80049c4:	4413      	add	r3, r2
 80049c6:	3b24      	subs	r3, #36	; 0x24
 80049c8:	681b      	ldr	r3, [r3, #0]
        (cfg->NCSPort == IOM_cfg[other_instance].NCSPort) || (cfg->IOLowPort == IOM_cfg[other_instance].IOLowPort) ||
 80049ca:	4299      	cmp	r1, r3
 80049cc:	f040 80e0 	bne.w	8004b90 <HAL_OSPIM_Config+0x4e4>
        SET_BIT(OCTOSPIM->CR, OCTOSPIM_CR_MUXEN);
      }
      else
      {
#endif
        CLEAR_BIT(OCTOSPIM->PCR[(IOM_cfg[other_instance].ClkPort-1U)], OCTOSPIM_PCR_CLKEN);
 80049d0:	492a      	ldr	r1, [pc, #168]	; (8004a7c <HAL_OSPIM_Config+0x3d0>)
 80049d2:	f897 203d 	ldrb.w	r2, [r7, #61]	; 0x3d
 80049d6:	4613      	mov	r3, r2
 80049d8:	009b      	lsls	r3, r3, #2
 80049da:	4413      	add	r3, r2
 80049dc:	009b      	lsls	r3, r3, #2
 80049de:	f107 0248 	add.w	r2, r7, #72	; 0x48
 80049e2:	4413      	add	r3, r2
 80049e4:	3b34      	subs	r3, #52	; 0x34
 80049e6:	681b      	ldr	r3, [r3, #0]
 80049e8:	3b01      	subs	r3, #1
 80049ea:	009b      	lsls	r3, r3, #2
 80049ec:	440b      	add	r3, r1
 80049ee:	6859      	ldr	r1, [r3, #4]
 80049f0:	4822      	ldr	r0, [pc, #136]	; (8004a7c <HAL_OSPIM_Config+0x3d0>)
 80049f2:	f897 203d 	ldrb.w	r2, [r7, #61]	; 0x3d
 80049f6:	4613      	mov	r3, r2
 80049f8:	009b      	lsls	r3, r3, #2
 80049fa:	4413      	add	r3, r2
 80049fc:	009b      	lsls	r3, r3, #2
 80049fe:	f107 0248 	add.w	r2, r7, #72	; 0x48
 8004a02:	4413      	add	r3, r2
 8004a04:	3b34      	subs	r3, #52	; 0x34
 8004a06:	681b      	ldr	r3, [r3, #0]
 8004a08:	3b01      	subs	r3, #1
 8004a0a:	f021 0201 	bic.w	r2, r1, #1
 8004a0e:	009b      	lsls	r3, r3, #2
 8004a10:	4403      	add	r3, r0
 8004a12:	605a      	str	r2, [r3, #4]
        if (IOM_cfg[other_instance].DQSPort != 0U)
 8004a14:	f897 203d 	ldrb.w	r2, [r7, #61]	; 0x3d
 8004a18:	4613      	mov	r3, r2
 8004a1a:	009b      	lsls	r3, r3, #2
 8004a1c:	4413      	add	r3, r2
 8004a1e:	009b      	lsls	r3, r3, #2
 8004a20:	f107 0248 	add.w	r2, r7, #72	; 0x48
 8004a24:	4413      	add	r3, r2
 8004a26:	3b30      	subs	r3, #48	; 0x30
 8004a28:	681b      	ldr	r3, [r3, #0]
 8004a2a:	2b00      	cmp	r3, #0
 8004a2c:	d028      	beq.n	8004a80 <HAL_OSPIM_Config+0x3d4>
        {
          CLEAR_BIT(OCTOSPIM->PCR[(IOM_cfg[other_instance].DQSPort-1U)], OCTOSPIM_PCR_DQSEN);
 8004a2e:	4913      	ldr	r1, [pc, #76]	; (8004a7c <HAL_OSPIM_Config+0x3d0>)
 8004a30:	f897 203d 	ldrb.w	r2, [r7, #61]	; 0x3d
 8004a34:	4613      	mov	r3, r2
 8004a36:	009b      	lsls	r3, r3, #2
 8004a38:	4413      	add	r3, r2
 8004a3a:	009b      	lsls	r3, r3, #2
 8004a3c:	f107 0248 	add.w	r2, r7, #72	; 0x48
 8004a40:	4413      	add	r3, r2
 8004a42:	3b30      	subs	r3, #48	; 0x30
 8004a44:	681b      	ldr	r3, [r3, #0]
 8004a46:	3b01      	subs	r3, #1
 8004a48:	009b      	lsls	r3, r3, #2
 8004a4a:	440b      	add	r3, r1
 8004a4c:	6859      	ldr	r1, [r3, #4]
 8004a4e:	480b      	ldr	r0, [pc, #44]	; (8004a7c <HAL_OSPIM_Config+0x3d0>)
 8004a50:	f897 203d 	ldrb.w	r2, [r7, #61]	; 0x3d
 8004a54:	4613      	mov	r3, r2
 8004a56:	009b      	lsls	r3, r3, #2
 8004a58:	4413      	add	r3, r2
 8004a5a:	009b      	lsls	r3, r3, #2
 8004a5c:	f107 0248 	add.w	r2, r7, #72	; 0x48
 8004a60:	4413      	add	r3, r2
 8004a62:	3b30      	subs	r3, #48	; 0x30
 8004a64:	681b      	ldr	r3, [r3, #0]
 8004a66:	3b01      	subs	r3, #1
 8004a68:	f021 0210 	bic.w	r2, r1, #16
 8004a6c:	009b      	lsls	r3, r3, #2
 8004a6e:	4403      	add	r3, r0
 8004a70:	605a      	str	r2, [r3, #4]
 8004a72:	e005      	b.n	8004a80 <HAL_OSPIM_Config+0x3d4>
 8004a74:	a0001000 	.word	0xa0001000
 8004a78:	a0001400 	.word	0xa0001400
 8004a7c:	50061c00 	.word	0x50061c00
        }
        CLEAR_BIT(OCTOSPIM->PCR[(IOM_cfg[other_instance].NCSPort-1U)], OCTOSPIM_PCR_NCSEN);
 8004a80:	49b1      	ldr	r1, [pc, #708]	; (8004d48 <HAL_OSPIM_Config+0x69c>)
 8004a82:	f897 203d 	ldrb.w	r2, [r7, #61]	; 0x3d
 8004a86:	4613      	mov	r3, r2
 8004a88:	009b      	lsls	r3, r3, #2
 8004a8a:	4413      	add	r3, r2
 8004a8c:	009b      	lsls	r3, r3, #2
 8004a8e:	f107 0248 	add.w	r2, r7, #72	; 0x48
 8004a92:	4413      	add	r3, r2
 8004a94:	3b2c      	subs	r3, #44	; 0x2c
 8004a96:	681b      	ldr	r3, [r3, #0]
 8004a98:	3b01      	subs	r3, #1
 8004a9a:	009b      	lsls	r3, r3, #2
 8004a9c:	440b      	add	r3, r1
 8004a9e:	6859      	ldr	r1, [r3, #4]
 8004aa0:	48a9      	ldr	r0, [pc, #676]	; (8004d48 <HAL_OSPIM_Config+0x69c>)
 8004aa2:	f897 203d 	ldrb.w	r2, [r7, #61]	; 0x3d
 8004aa6:	4613      	mov	r3, r2
 8004aa8:	009b      	lsls	r3, r3, #2
 8004aaa:	4413      	add	r3, r2
 8004aac:	009b      	lsls	r3, r3, #2
 8004aae:	f107 0248 	add.w	r2, r7, #72	; 0x48
 8004ab2:	4413      	add	r3, r2
 8004ab4:	3b2c      	subs	r3, #44	; 0x2c
 8004ab6:	681b      	ldr	r3, [r3, #0]
 8004ab8:	3b01      	subs	r3, #1
 8004aba:	f421 7280 	bic.w	r2, r1, #256	; 0x100
 8004abe:	009b      	lsls	r3, r3, #2
 8004ac0:	4403      	add	r3, r0
 8004ac2:	605a      	str	r2, [r3, #4]
        if (IOM_cfg[other_instance].IOLowPort != HAL_OSPIM_IOPORT_NONE)
 8004ac4:	f897 203d 	ldrb.w	r2, [r7, #61]	; 0x3d
 8004ac8:	4613      	mov	r3, r2
 8004aca:	009b      	lsls	r3, r3, #2
 8004acc:	4413      	add	r3, r2
 8004ace:	009b      	lsls	r3, r3, #2
 8004ad0:	f107 0248 	add.w	r2, r7, #72	; 0x48
 8004ad4:	4413      	add	r3, r2
 8004ad6:	3b28      	subs	r3, #40	; 0x28
 8004ad8:	681b      	ldr	r3, [r3, #0]
 8004ada:	2b00      	cmp	r3, #0
 8004adc:	d025      	beq.n	8004b2a <HAL_OSPIM_Config+0x47e>
        {
          CLEAR_BIT(OCTOSPIM->PCR[((IOM_cfg[other_instance].IOLowPort-1U)& OSPI_IOM_PORT_MASK)], OCTOSPIM_PCR_IOLEN);
 8004ade:	499a      	ldr	r1, [pc, #616]	; (8004d48 <HAL_OSPIM_Config+0x69c>)
 8004ae0:	f897 203d 	ldrb.w	r2, [r7, #61]	; 0x3d
 8004ae4:	4613      	mov	r3, r2
 8004ae6:	009b      	lsls	r3, r3, #2
 8004ae8:	4413      	add	r3, r2
 8004aea:	009b      	lsls	r3, r3, #2
 8004aec:	f107 0248 	add.w	r2, r7, #72	; 0x48
 8004af0:	4413      	add	r3, r2
 8004af2:	3b28      	subs	r3, #40	; 0x28
 8004af4:	681b      	ldr	r3, [r3, #0]
 8004af6:	3b01      	subs	r3, #1
 8004af8:	f003 0301 	and.w	r3, r3, #1
 8004afc:	009b      	lsls	r3, r3, #2
 8004afe:	440b      	add	r3, r1
 8004b00:	6859      	ldr	r1, [r3, #4]
 8004b02:	4891      	ldr	r0, [pc, #580]	; (8004d48 <HAL_OSPIM_Config+0x69c>)
 8004b04:	f897 203d 	ldrb.w	r2, [r7, #61]	; 0x3d
 8004b08:	4613      	mov	r3, r2
 8004b0a:	009b      	lsls	r3, r3, #2
 8004b0c:	4413      	add	r3, r2
 8004b0e:	009b      	lsls	r3, r3, #2
 8004b10:	f107 0248 	add.w	r2, r7, #72	; 0x48
 8004b14:	4413      	add	r3, r2
 8004b16:	3b28      	subs	r3, #40	; 0x28
 8004b18:	681b      	ldr	r3, [r3, #0]
 8004b1a:	3b01      	subs	r3, #1
 8004b1c:	f003 0301 	and.w	r3, r3, #1
 8004b20:	f421 3280 	bic.w	r2, r1, #65536	; 0x10000
 8004b24:	009b      	lsls	r3, r3, #2
 8004b26:	4403      	add	r3, r0
 8004b28:	605a      	str	r2, [r3, #4]
        }
        if (IOM_cfg[other_instance].IOHighPort != HAL_OSPIM_IOPORT_NONE)
 8004b2a:	f897 203d 	ldrb.w	r2, [r7, #61]	; 0x3d
 8004b2e:	4613      	mov	r3, r2
 8004b30:	009b      	lsls	r3, r3, #2
 8004b32:	4413      	add	r3, r2
 8004b34:	009b      	lsls	r3, r3, #2
 8004b36:	f107 0248 	add.w	r2, r7, #72	; 0x48
 8004b3a:	4413      	add	r3, r2
 8004b3c:	3b24      	subs	r3, #36	; 0x24
 8004b3e:	681b      	ldr	r3, [r3, #0]
 8004b40:	2b00      	cmp	r3, #0
 8004b42:	d025      	beq.n	8004b90 <HAL_OSPIM_Config+0x4e4>
        {
          CLEAR_BIT(OCTOSPIM->PCR[((IOM_cfg[other_instance].IOHighPort-1U)& OSPI_IOM_PORT_MASK)], OCTOSPIM_PCR_IOHEN);
 8004b44:	4980      	ldr	r1, [pc, #512]	; (8004d48 <HAL_OSPIM_Config+0x69c>)
 8004b46:	f897 203d 	ldrb.w	r2, [r7, #61]	; 0x3d
 8004b4a:	4613      	mov	r3, r2
 8004b4c:	009b      	lsls	r3, r3, #2
 8004b4e:	4413      	add	r3, r2
 8004b50:	009b      	lsls	r3, r3, #2
 8004b52:	f107 0248 	add.w	r2, r7, #72	; 0x48
 8004b56:	4413      	add	r3, r2
 8004b58:	3b24      	subs	r3, #36	; 0x24
 8004b5a:	681b      	ldr	r3, [r3, #0]
 8004b5c:	3b01      	subs	r3, #1
 8004b5e:	f003 0301 	and.w	r3, r3, #1
 8004b62:	009b      	lsls	r3, r3, #2
 8004b64:	440b      	add	r3, r1
 8004b66:	6859      	ldr	r1, [r3, #4]
 8004b68:	4877      	ldr	r0, [pc, #476]	; (8004d48 <HAL_OSPIM_Config+0x69c>)
 8004b6a:	f897 203d 	ldrb.w	r2, [r7, #61]	; 0x3d
 8004b6e:	4613      	mov	r3, r2
 8004b70:	009b      	lsls	r3, r3, #2
 8004b72:	4413      	add	r3, r2
 8004b74:	009b      	lsls	r3, r3, #2
 8004b76:	f107 0248 	add.w	r2, r7, #72	; 0x48
 8004b7a:	4413      	add	r3, r2
 8004b7c:	3b24      	subs	r3, #36	; 0x24
 8004b7e:	681b      	ldr	r3, [r3, #0]
 8004b80:	3b01      	subs	r3, #1
 8004b82:	f003 0301 	and.w	r3, r3, #1
 8004b86:	f021 7280 	bic.w	r2, r1, #16777216	; 0x1000000
 8004b8a:	009b      	lsls	r3, r3, #2
 8004b8c:	4403      	add	r3, r0
 8004b8e:	605a      	str	r2, [r3, #4]
      }
#endif
    }

    /******************** Activation of new configuration *********************/
    MODIFY_REG(OCTOSPIM->PCR[(cfg->NCSPort-1U)], (OCTOSPIM_PCR_NCSEN | OCTOSPIM_PCR_NCSSRC), (OCTOSPIM_PCR_NCSEN | (instance << OCTOSPIM_PCR_NCSSRC_Pos)));
 8004b90:	4a6d      	ldr	r2, [pc, #436]	; (8004d48 <HAL_OSPIM_Config+0x69c>)
 8004b92:	68bb      	ldr	r3, [r7, #8]
 8004b94:	689b      	ldr	r3, [r3, #8]
 8004b96:	3b01      	subs	r3, #1
 8004b98:	009b      	lsls	r3, r3, #2
 8004b9a:	4413      	add	r3, r2
 8004b9c:	685b      	ldr	r3, [r3, #4]
 8004b9e:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8004ba2:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8004ba4:	025b      	lsls	r3, r3, #9
 8004ba6:	431a      	orrs	r2, r3
 8004ba8:	4967      	ldr	r1, [pc, #412]	; (8004d48 <HAL_OSPIM_Config+0x69c>)
 8004baa:	68bb      	ldr	r3, [r7, #8]
 8004bac:	689b      	ldr	r3, [r3, #8]
 8004bae:	3b01      	subs	r3, #1
 8004bb0:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8004bb4:	009b      	lsls	r3, r3, #2
 8004bb6:	440b      	add	r3, r1
 8004bb8:	605a      	str	r2, [r3, #4]
      }
    }
    else
    {
#endif
      MODIFY_REG(OCTOSPIM->PCR[(cfg->ClkPort-1U)], (OCTOSPIM_PCR_CLKEN | OCTOSPIM_PCR_CLKSRC), (OCTOSPIM_PCR_CLKEN | (instance << OCTOSPIM_PCR_CLKSRC_Pos)));
 8004bba:	4a63      	ldr	r2, [pc, #396]	; (8004d48 <HAL_OSPIM_Config+0x69c>)
 8004bbc:	68bb      	ldr	r3, [r7, #8]
 8004bbe:	681b      	ldr	r3, [r3, #0]
 8004bc0:	3b01      	subs	r3, #1
 8004bc2:	009b      	lsls	r3, r3, #2
 8004bc4:	4413      	add	r3, r2
 8004bc6:	685b      	ldr	r3, [r3, #4]
 8004bc8:	f023 0203 	bic.w	r2, r3, #3
 8004bcc:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8004bce:	005b      	lsls	r3, r3, #1
 8004bd0:	431a      	orrs	r2, r3
 8004bd2:	495d      	ldr	r1, [pc, #372]	; (8004d48 <HAL_OSPIM_Config+0x69c>)
 8004bd4:	68bb      	ldr	r3, [r7, #8]
 8004bd6:	681b      	ldr	r3, [r3, #0]
 8004bd8:	3b01      	subs	r3, #1
 8004bda:	f042 0201 	orr.w	r2, r2, #1
 8004bde:	009b      	lsls	r3, r3, #2
 8004be0:	440b      	add	r3, r1
 8004be2:	605a      	str	r2, [r3, #4]
      if (cfg->DQSPort != 0U)
 8004be4:	68bb      	ldr	r3, [r7, #8]
 8004be6:	685b      	ldr	r3, [r3, #4]
 8004be8:	2b00      	cmp	r3, #0
 8004bea:	d014      	beq.n	8004c16 <HAL_OSPIM_Config+0x56a>
      {
        MODIFY_REG(OCTOSPIM->PCR[(cfg->DQSPort-1U)], (OCTOSPIM_PCR_DQSEN | OCTOSPIM_PCR_DQSSRC), (OCTOSPIM_PCR_DQSEN | (instance << OCTOSPIM_PCR_DQSSRC_Pos)));
 8004bec:	4a56      	ldr	r2, [pc, #344]	; (8004d48 <HAL_OSPIM_Config+0x69c>)
 8004bee:	68bb      	ldr	r3, [r7, #8]
 8004bf0:	685b      	ldr	r3, [r3, #4]
 8004bf2:	3b01      	subs	r3, #1
 8004bf4:	009b      	lsls	r3, r3, #2
 8004bf6:	4413      	add	r3, r2
 8004bf8:	685b      	ldr	r3, [r3, #4]
 8004bfa:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 8004bfe:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8004c00:	015b      	lsls	r3, r3, #5
 8004c02:	431a      	orrs	r2, r3
 8004c04:	4950      	ldr	r1, [pc, #320]	; (8004d48 <HAL_OSPIM_Config+0x69c>)
 8004c06:	68bb      	ldr	r3, [r7, #8]
 8004c08:	685b      	ldr	r3, [r3, #4]
 8004c0a:	3b01      	subs	r3, #1
 8004c0c:	f042 0210 	orr.w	r2, r2, #16
 8004c10:	009b      	lsls	r3, r3, #2
 8004c12:	440b      	add	r3, r1
 8004c14:	605a      	str	r2, [r3, #4]
      }

      if ((cfg->IOLowPort & OCTOSPIM_PCR_IOLEN) != 0U)
 8004c16:	68bb      	ldr	r3, [r7, #8]
 8004c18:	68db      	ldr	r3, [r3, #12]
 8004c1a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004c1e:	2b00      	cmp	r3, #0
 8004c20:	d019      	beq.n	8004c56 <HAL_OSPIM_Config+0x5aa>
      {
        MODIFY_REG(OCTOSPIM->PCR[((cfg->IOLowPort-1U)& OSPI_IOM_PORT_MASK)], (OCTOSPIM_PCR_IOLEN | OCTOSPIM_PCR_IOLSRC),
 8004c22:	4a49      	ldr	r2, [pc, #292]	; (8004d48 <HAL_OSPIM_Config+0x69c>)
 8004c24:	68bb      	ldr	r3, [r7, #8]
 8004c26:	68db      	ldr	r3, [r3, #12]
 8004c28:	3b01      	subs	r3, #1
 8004c2a:	f003 0301 	and.w	r3, r3, #1
 8004c2e:	009b      	lsls	r3, r3, #2
 8004c30:	4413      	add	r3, r2
 8004c32:	685b      	ldr	r3, [r3, #4]
 8004c34:	f423 22e0 	bic.w	r2, r3, #458752	; 0x70000
 8004c38:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8004c3a:	049b      	lsls	r3, r3, #18
 8004c3c:	431a      	orrs	r2, r3
 8004c3e:	4942      	ldr	r1, [pc, #264]	; (8004d48 <HAL_OSPIM_Config+0x69c>)
 8004c40:	68bb      	ldr	r3, [r7, #8]
 8004c42:	68db      	ldr	r3, [r3, #12]
 8004c44:	3b01      	subs	r3, #1
 8004c46:	f003 0301 	and.w	r3, r3, #1
 8004c4a:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
 8004c4e:	009b      	lsls	r3, r3, #2
 8004c50:	440b      	add	r3, r1
 8004c52:	605a      	str	r2, [r3, #4]
 8004c54:	e01c      	b.n	8004c90 <HAL_OSPIM_Config+0x5e4>
                   (OCTOSPIM_PCR_IOLEN | (instance << (OCTOSPIM_PCR_IOLSRC_Pos+1U))));
      }
      else if (cfg->IOLowPort != HAL_OSPIM_IOPORT_NONE)
 8004c56:	68bb      	ldr	r3, [r7, #8]
 8004c58:	68db      	ldr	r3, [r3, #12]
 8004c5a:	2b00      	cmp	r3, #0
 8004c5c:	d018      	beq.n	8004c90 <HAL_OSPIM_Config+0x5e4>
      {
        MODIFY_REG(OCTOSPIM->PCR[((cfg->IOLowPort-1U)& OSPI_IOM_PORT_MASK)], (OCTOSPIM_PCR_IOHEN | OCTOSPIM_PCR_IOHSRC),
 8004c5e:	4a3a      	ldr	r2, [pc, #232]	; (8004d48 <HAL_OSPIM_Config+0x69c>)
 8004c60:	68bb      	ldr	r3, [r7, #8]
 8004c62:	68db      	ldr	r3, [r3, #12]
 8004c64:	3b01      	subs	r3, #1
 8004c66:	f003 0301 	and.w	r3, r3, #1
 8004c6a:	009b      	lsls	r3, r3, #2
 8004c6c:	4413      	add	r3, r2
 8004c6e:	685b      	ldr	r3, [r3, #4]
 8004c70:	f023 62e0 	bic.w	r2, r3, #117440512	; 0x7000000
 8004c74:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8004c76:	069b      	lsls	r3, r3, #26
 8004c78:	431a      	orrs	r2, r3
 8004c7a:	4933      	ldr	r1, [pc, #204]	; (8004d48 <HAL_OSPIM_Config+0x69c>)
 8004c7c:	68bb      	ldr	r3, [r7, #8]
 8004c7e:	68db      	ldr	r3, [r3, #12]
 8004c80:	3b01      	subs	r3, #1
 8004c82:	f003 0301 	and.w	r3, r3, #1
 8004c86:	f042 7280 	orr.w	r2, r2, #16777216	; 0x1000000
 8004c8a:	009b      	lsls	r3, r3, #2
 8004c8c:	440b      	add	r3, r1
 8004c8e:	605a      	str	r2, [r3, #4]
      else
      {
         /* Nothing to do */
      }

      if ((cfg->IOHighPort & OCTOSPIM_PCR_IOLEN) != 0U)
 8004c90:	68bb      	ldr	r3, [r7, #8]
 8004c92:	691b      	ldr	r3, [r3, #16]
 8004c94:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004c98:	2b00      	cmp	r3, #0
 8004c9a:	d019      	beq.n	8004cd0 <HAL_OSPIM_Config+0x624>
      {
        MODIFY_REG(OCTOSPIM->PCR[((cfg->IOHighPort-1U)& OSPI_IOM_PORT_MASK)], (OCTOSPIM_PCR_IOLEN | OCTOSPIM_PCR_IOLSRC),
 8004c9c:	4a2a      	ldr	r2, [pc, #168]	; (8004d48 <HAL_OSPIM_Config+0x69c>)
 8004c9e:	68bb      	ldr	r3, [r7, #8]
 8004ca0:	691b      	ldr	r3, [r3, #16]
 8004ca2:	3b01      	subs	r3, #1
 8004ca4:	f003 0301 	and.w	r3, r3, #1
 8004ca8:	009b      	lsls	r3, r3, #2
 8004caa:	4413      	add	r3, r2
 8004cac:	685b      	ldr	r3, [r3, #4]
 8004cae:	f423 22e0 	bic.w	r2, r3, #458752	; 0x70000
 8004cb2:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8004cb4:	049b      	lsls	r3, r3, #18
 8004cb6:	431a      	orrs	r2, r3
 8004cb8:	4923      	ldr	r1, [pc, #140]	; (8004d48 <HAL_OSPIM_Config+0x69c>)
 8004cba:	68bb      	ldr	r3, [r7, #8]
 8004cbc:	691b      	ldr	r3, [r3, #16]
 8004cbe:	3b01      	subs	r3, #1
 8004cc0:	f003 0301 	and.w	r3, r3, #1
 8004cc4:	f442 3240 	orr.w	r2, r2, #196608	; 0x30000
 8004cc8:	009b      	lsls	r3, r3, #2
 8004cca:	440b      	add	r3, r1
 8004ccc:	605a      	str	r2, [r3, #4]
 8004cce:	e01c      	b.n	8004d0a <HAL_OSPIM_Config+0x65e>
                   (OCTOSPIM_PCR_IOLEN | OCTOSPIM_PCR_IOLSRC_0 | (instance << (OCTOSPIM_PCR_IOLSRC_Pos+1U))));
      }
      else if (cfg->IOHighPort != HAL_OSPIM_IOPORT_NONE)
 8004cd0:	68bb      	ldr	r3, [r7, #8]
 8004cd2:	691b      	ldr	r3, [r3, #16]
 8004cd4:	2b00      	cmp	r3, #0
 8004cd6:	d018      	beq.n	8004d0a <HAL_OSPIM_Config+0x65e>
      {
        MODIFY_REG(OCTOSPIM->PCR[((cfg->IOHighPort-1U)& OSPI_IOM_PORT_MASK)], (OCTOSPIM_PCR_IOHEN | OCTOSPIM_PCR_IOHSRC),
 8004cd8:	4a1b      	ldr	r2, [pc, #108]	; (8004d48 <HAL_OSPIM_Config+0x69c>)
 8004cda:	68bb      	ldr	r3, [r7, #8]
 8004cdc:	691b      	ldr	r3, [r3, #16]
 8004cde:	3b01      	subs	r3, #1
 8004ce0:	f003 0301 	and.w	r3, r3, #1
 8004ce4:	009b      	lsls	r3, r3, #2
 8004ce6:	4413      	add	r3, r2
 8004ce8:	685b      	ldr	r3, [r3, #4]
 8004cea:	f023 62e0 	bic.w	r2, r3, #117440512	; 0x7000000
 8004cee:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8004cf0:	069b      	lsls	r3, r3, #26
 8004cf2:	431a      	orrs	r2, r3
 8004cf4:	4914      	ldr	r1, [pc, #80]	; (8004d48 <HAL_OSPIM_Config+0x69c>)
 8004cf6:	68bb      	ldr	r3, [r7, #8]
 8004cf8:	691b      	ldr	r3, [r3, #16]
 8004cfa:	3b01      	subs	r3, #1
 8004cfc:	f003 0301 	and.w	r3, r3, #1
 8004d00:	f042 7240 	orr.w	r2, r2, #50331648	; 0x3000000
 8004d04:	009b      	lsls	r3, r3, #2
 8004d06:	440b      	add	r3, r1
 8004d08:	605a      	str	r2, [r3, #4]
#if   defined (OCTOSPIM_CR_MUXEN)
    }
#endif

    /******* Re-enable both OctoSPI after configure OctoSPI IO Manager ********/
    if ((ospi_enabled & 0x1U) != 0U)
 8004d0a:	f897 303e 	ldrb.w	r3, [r7, #62]	; 0x3e
 8004d0e:	f003 0301 	and.w	r3, r3, #1
 8004d12:	2b00      	cmp	r3, #0
 8004d14:	d005      	beq.n	8004d22 <HAL_OSPIM_Config+0x676>
    {
      SET_BIT(OCTOSPI1->CR, OCTOSPI_CR_EN);
 8004d16:	4b0d      	ldr	r3, [pc, #52]	; (8004d4c <HAL_OSPIM_Config+0x6a0>)
 8004d18:	681b      	ldr	r3, [r3, #0]
 8004d1a:	4a0c      	ldr	r2, [pc, #48]	; (8004d4c <HAL_OSPIM_Config+0x6a0>)
 8004d1c:	f043 0301 	orr.w	r3, r3, #1
 8004d20:	6013      	str	r3, [r2, #0]
    }
    if ((ospi_enabled & 0x2U) != 0U)
 8004d22:	f897 303e 	ldrb.w	r3, [r7, #62]	; 0x3e
 8004d26:	f003 0302 	and.w	r3, r3, #2
 8004d2a:	2b00      	cmp	r3, #0
 8004d2c:	d005      	beq.n	8004d3a <HAL_OSPIM_Config+0x68e>
    {
      SET_BIT(OCTOSPI2->CR, OCTOSPI_CR_EN);
 8004d2e:	4b08      	ldr	r3, [pc, #32]	; (8004d50 <HAL_OSPIM_Config+0x6a4>)
 8004d30:	681b      	ldr	r3, [r3, #0]
 8004d32:	4a07      	ldr	r2, [pc, #28]	; (8004d50 <HAL_OSPIM_Config+0x6a4>)
 8004d34:	f043 0301 	orr.w	r3, r3, #1
 8004d38:	6013      	str	r3, [r2, #0]
    }
  }

  /* Return function status */
  return status;
 8004d3a:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
}
 8004d3e:	4618      	mov	r0, r3
 8004d40:	3748      	adds	r7, #72	; 0x48
 8004d42:	46bd      	mov	sp, r7
 8004d44:	bd80      	pop	{r7, pc}
 8004d46:	bf00      	nop
 8004d48:	50061c00 	.word	0x50061c00
 8004d4c:	a0001000 	.word	0xa0001000
 8004d50:	a0001400 	.word	0xa0001400

08004d54 <OSPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart : Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef OSPI_WaitFlagStateUntilTimeout(OSPI_HandleTypeDef *hospi, uint32_t Flag,
                                                        FlagStatus State, uint32_t Tickstart, uint32_t Timeout)
{
 8004d54:	b580      	push	{r7, lr}
 8004d56:	b084      	sub	sp, #16
 8004d58:	af00      	add	r7, sp, #0
 8004d5a:	60f8      	str	r0, [r7, #12]
 8004d5c:	60b9      	str	r1, [r7, #8]
 8004d5e:	603b      	str	r3, [r7, #0]
 8004d60:	4613      	mov	r3, r2
 8004d62:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is in expected state */
  while((__HAL_OSPI_GET_FLAG(hospi, Flag)) != State)
 8004d64:	e01a      	b.n	8004d9c <OSPI_WaitFlagStateUntilTimeout+0x48>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004d66:	69bb      	ldr	r3, [r7, #24]
 8004d68:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004d6c:	d016      	beq.n	8004d9c <OSPI_WaitFlagStateUntilTimeout+0x48>
    {
      if(((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004d6e:	f7fd fb75 	bl	800245c <HAL_GetTick>
 8004d72:	4602      	mov	r2, r0
 8004d74:	683b      	ldr	r3, [r7, #0]
 8004d76:	1ad3      	subs	r3, r2, r3
 8004d78:	69ba      	ldr	r2, [r7, #24]
 8004d7a:	429a      	cmp	r2, r3
 8004d7c:	d302      	bcc.n	8004d84 <OSPI_WaitFlagStateUntilTimeout+0x30>
 8004d7e:	69bb      	ldr	r3, [r7, #24]
 8004d80:	2b00      	cmp	r3, #0
 8004d82:	d10b      	bne.n	8004d9c <OSPI_WaitFlagStateUntilTimeout+0x48>
      {
        hospi->State     = HAL_OSPI_STATE_ERROR;
 8004d84:	68fb      	ldr	r3, [r7, #12]
 8004d86:	f44f 7200 	mov.w	r2, #512	; 0x200
 8004d8a:	645a      	str	r2, [r3, #68]	; 0x44
        hospi->ErrorCode |= HAL_OSPI_ERROR_TIMEOUT;
 8004d8c:	68fb      	ldr	r3, [r7, #12]
 8004d8e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004d90:	f043 0201 	orr.w	r2, r3, #1
 8004d94:	68fb      	ldr	r3, [r7, #12]
 8004d96:	649a      	str	r2, [r3, #72]	; 0x48

        return HAL_ERROR;
 8004d98:	2301      	movs	r3, #1
 8004d9a:	e00e      	b.n	8004dba <OSPI_WaitFlagStateUntilTimeout+0x66>
  while((__HAL_OSPI_GET_FLAG(hospi, Flag)) != State)
 8004d9c:	68fb      	ldr	r3, [r7, #12]
 8004d9e:	681b      	ldr	r3, [r3, #0]
 8004da0:	6a1a      	ldr	r2, [r3, #32]
 8004da2:	68bb      	ldr	r3, [r7, #8]
 8004da4:	4013      	ands	r3, r2
 8004da6:	2b00      	cmp	r3, #0
 8004da8:	bf14      	ite	ne
 8004daa:	2301      	movne	r3, #1
 8004dac:	2300      	moveq	r3, #0
 8004dae:	b2db      	uxtb	r3, r3
 8004db0:	461a      	mov	r2, r3
 8004db2:	79fb      	ldrb	r3, [r7, #7]
 8004db4:	429a      	cmp	r2, r3
 8004db6:	d1d6      	bne.n	8004d66 <OSPI_WaitFlagStateUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8004db8:	2300      	movs	r3, #0
}
 8004dba:	4618      	mov	r0, r3
 8004dbc:	3710      	adds	r7, #16
 8004dbe:	46bd      	mov	sp, r7
 8004dc0:	bd80      	pop	{r7, pc}
	...

08004dc4 <OSPIM_GetConfig>:
  * @param  instance_nb : number of the instance
  * @param  cfg         : configuration of the IO Manager for the instance
  * @retval HAL status
  */
static HAL_StatusTypeDef OSPIM_GetConfig(uint8_t instance_nb, OSPIM_CfgTypeDef *cfg)
{
 8004dc4:	b480      	push	{r7}
 8004dc6:	b087      	sub	sp, #28
 8004dc8:	af00      	add	r7, sp, #0
 8004dca:	4603      	mov	r3, r0
 8004dcc:	6039      	str	r1, [r7, #0]
 8004dce:	71fb      	strb	r3, [r7, #7]
  HAL_StatusTypeDef status = HAL_OK;
 8004dd0:	2300      	movs	r3, #0
 8004dd2:	75fb      	strb	r3, [r7, #23]
  uint32_t reg, value = 0U;
 8004dd4:	2300      	movs	r3, #0
 8004dd6:	613b      	str	r3, [r7, #16]
  uint32_t index;

  if ((instance_nb == 0U) || (instance_nb > OSPI_NB_INSTANCE) || (cfg == NULL))
 8004dd8:	79fb      	ldrb	r3, [r7, #7]
 8004dda:	2b00      	cmp	r3, #0
 8004ddc:	d005      	beq.n	8004dea <OSPIM_GetConfig+0x26>
 8004dde:	79fb      	ldrb	r3, [r7, #7]
 8004de0:	2b02      	cmp	r3, #2
 8004de2:	d802      	bhi.n	8004dea <OSPIM_GetConfig+0x26>
 8004de4:	683b      	ldr	r3, [r7, #0]
 8004de6:	2b00      	cmp	r3, #0
 8004de8:	d102      	bne.n	8004df0 <OSPIM_GetConfig+0x2c>
  {
    /* Invalid parameter -> error returned */
    status = HAL_ERROR;
 8004dea:	2301      	movs	r3, #1
 8004dec:	75fb      	strb	r3, [r7, #23]
 8004dee:	e08e      	b.n	8004f0e <OSPIM_GetConfig+0x14a>
  }
  else
  {
    /* Initialize the structure */
    cfg->ClkPort    = 0U;
 8004df0:	683b      	ldr	r3, [r7, #0]
 8004df2:	2200      	movs	r2, #0
 8004df4:	601a      	str	r2, [r3, #0]
    cfg->DQSPort    = 0U;
 8004df6:	683b      	ldr	r3, [r7, #0]
 8004df8:	2200      	movs	r2, #0
 8004dfa:	605a      	str	r2, [r3, #4]
    cfg->NCSPort    = 0U;
 8004dfc:	683b      	ldr	r3, [r7, #0]
 8004dfe:	2200      	movs	r2, #0
 8004e00:	609a      	str	r2, [r3, #8]
    cfg->IOLowPort  = 0U;
 8004e02:	683b      	ldr	r3, [r7, #0]
 8004e04:	2200      	movs	r2, #0
 8004e06:	60da      	str	r2, [r3, #12]
    cfg->IOHighPort = 0U;
 8004e08:	683b      	ldr	r3, [r7, #0]
 8004e0a:	2200      	movs	r2, #0
 8004e0c:	611a      	str	r2, [r3, #16]

    if (instance_nb == 2U)
 8004e0e:	79fb      	ldrb	r3, [r7, #7]
 8004e10:	2b02      	cmp	r3, #2
 8004e12:	d101      	bne.n	8004e18 <OSPIM_GetConfig+0x54>
    {
#if   defined (OCTOSPIM_CR_MUXEN)
      if ((OCTOSPIM->CR & OCTOSPIM_CR_MUXEN) == 0U)
      {
#endif
        value = (OCTOSPIM_PCR_CLKSRC | OCTOSPIM_PCR_DQSSRC | OCTOSPIM_PCR_NCSSRC | OCTOSPIM_PCR_IOLSRC_1 | OCTOSPIM_PCR_IOHSRC_1);
 8004e14:	4b41      	ldr	r3, [pc, #260]	; (8004f1c <OSPIM_GetConfig+0x158>)
 8004e16:	613b      	str	r3, [r7, #16]
      }
#endif
    }

    /* Get the information about the instance */
    for (index = 0U; index < OSPI_IOM_NB_PORTS; index ++)
 8004e18:	2300      	movs	r3, #0
 8004e1a:	60fb      	str	r3, [r7, #12]
 8004e1c:	e074      	b.n	8004f08 <OSPIM_GetConfig+0x144>
    {
      reg = OCTOSPIM->PCR[index];
 8004e1e:	4a40      	ldr	r2, [pc, #256]	; (8004f20 <OSPIM_GetConfig+0x15c>)
 8004e20:	68fb      	ldr	r3, [r7, #12]
 8004e22:	009b      	lsls	r3, r3, #2
 8004e24:	4413      	add	r3, r2
 8004e26:	685b      	ldr	r3, [r3, #4]
 8004e28:	60bb      	str	r3, [r7, #8]

      if ((reg & OCTOSPIM_PCR_CLKEN) != 0U)
 8004e2a:	68bb      	ldr	r3, [r7, #8]
 8004e2c:	f003 0301 	and.w	r3, r3, #1
 8004e30:	2b00      	cmp	r3, #0
 8004e32:	d00a      	beq.n	8004e4a <OSPIM_GetConfig+0x86>
      {
        /* The clock is enabled on this port */
        if ((reg & OCTOSPIM_PCR_CLKSRC) == (value & OCTOSPIM_PCR_CLKSRC))
 8004e34:	68ba      	ldr	r2, [r7, #8]
 8004e36:	693b      	ldr	r3, [r7, #16]
 8004e38:	4053      	eors	r3, r2
 8004e3a:	f003 0302 	and.w	r3, r3, #2
 8004e3e:	2b00      	cmp	r3, #0
 8004e40:	d103      	bne.n	8004e4a <OSPIM_GetConfig+0x86>
        {
          /* The clock correspond to the instance passed as parameter */
          cfg->ClkPort = index+1U;
 8004e42:	68fb      	ldr	r3, [r7, #12]
 8004e44:	1c5a      	adds	r2, r3, #1
 8004e46:	683b      	ldr	r3, [r7, #0]
 8004e48:	601a      	str	r2, [r3, #0]
        }
      }

      if ((reg & OCTOSPIM_PCR_DQSEN) != 0U)
 8004e4a:	68bb      	ldr	r3, [r7, #8]
 8004e4c:	f003 0310 	and.w	r3, r3, #16
 8004e50:	2b00      	cmp	r3, #0
 8004e52:	d00a      	beq.n	8004e6a <OSPIM_GetConfig+0xa6>
      {
        /* The DQS is enabled on this port */
        if ((reg & OCTOSPIM_PCR_DQSSRC) == (value & OCTOSPIM_PCR_DQSSRC))
 8004e54:	68ba      	ldr	r2, [r7, #8]
 8004e56:	693b      	ldr	r3, [r7, #16]
 8004e58:	4053      	eors	r3, r2
 8004e5a:	f003 0320 	and.w	r3, r3, #32
 8004e5e:	2b00      	cmp	r3, #0
 8004e60:	d103      	bne.n	8004e6a <OSPIM_GetConfig+0xa6>
        {
          /* The DQS correspond to the instance passed as parameter */
          cfg->DQSPort = index+1U;
 8004e62:	68fb      	ldr	r3, [r7, #12]
 8004e64:	1c5a      	adds	r2, r3, #1
 8004e66:	683b      	ldr	r3, [r7, #0]
 8004e68:	605a      	str	r2, [r3, #4]
        }
      }

      if ((reg & OCTOSPIM_PCR_NCSEN) != 0U)
 8004e6a:	68bb      	ldr	r3, [r7, #8]
 8004e6c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004e70:	2b00      	cmp	r3, #0
 8004e72:	d00a      	beq.n	8004e8a <OSPIM_GetConfig+0xc6>
      {
        /* The nCS is enabled on this port */
        if ((reg & OCTOSPIM_PCR_NCSSRC) == (value & OCTOSPIM_PCR_NCSSRC))
 8004e74:	68ba      	ldr	r2, [r7, #8]
 8004e76:	693b      	ldr	r3, [r7, #16]
 8004e78:	4053      	eors	r3, r2
 8004e7a:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8004e7e:	2b00      	cmp	r3, #0
 8004e80:	d103      	bne.n	8004e8a <OSPIM_GetConfig+0xc6>
        {
          /* The nCS correspond to the instance passed as parameter */
          cfg->NCSPort = index+1U;
 8004e82:	68fb      	ldr	r3, [r7, #12]
 8004e84:	1c5a      	adds	r2, r3, #1
 8004e86:	683b      	ldr	r3, [r7, #0]
 8004e88:	609a      	str	r2, [r3, #8]
        }
      }

      if ((reg & OCTOSPIM_PCR_IOLEN) != 0U)
 8004e8a:	68bb      	ldr	r3, [r7, #8]
 8004e8c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004e90:	2b00      	cmp	r3, #0
 8004e92:	d018      	beq.n	8004ec6 <OSPIM_GetConfig+0x102>
      {
        /* The IO Low is enabled on this port */
        if ((reg & OCTOSPIM_PCR_IOLSRC_1) == (value & OCTOSPIM_PCR_IOLSRC_1))
 8004e94:	68ba      	ldr	r2, [r7, #8]
 8004e96:	693b      	ldr	r3, [r7, #16]
 8004e98:	4053      	eors	r3, r2
 8004e9a:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8004e9e:	2b00      	cmp	r3, #0
 8004ea0:	d111      	bne.n	8004ec6 <OSPIM_GetConfig+0x102>
        {
          /* The IO Low correspond to the instance passed as parameter */
          if ((reg & OCTOSPIM_PCR_IOLSRC_0) == 0U)
 8004ea2:	68bb      	ldr	r3, [r7, #8]
 8004ea4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004ea8:	2b00      	cmp	r3, #0
 8004eaa:	d106      	bne.n	8004eba <OSPIM_GetConfig+0xf6>
          {
            cfg->IOLowPort = (OCTOSPIM_PCR_IOLEN | (index+1U));
 8004eac:	68fb      	ldr	r3, [r7, #12]
 8004eae:	3301      	adds	r3, #1
 8004eb0:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 8004eb4:	683b      	ldr	r3, [r7, #0]
 8004eb6:	60da      	str	r2, [r3, #12]
 8004eb8:	e005      	b.n	8004ec6 <OSPIM_GetConfig+0x102>
          }
          else
          {
            cfg->IOLowPort = (OCTOSPIM_PCR_IOHEN | (index+1U));
 8004eba:	68fb      	ldr	r3, [r7, #12]
 8004ebc:	3301      	adds	r3, #1
 8004ebe:	f043 7280 	orr.w	r2, r3, #16777216	; 0x1000000
 8004ec2:	683b      	ldr	r3, [r7, #0]
 8004ec4:	60da      	str	r2, [r3, #12]
          }
        }
      }

      if ((reg & OCTOSPIM_PCR_IOHEN) != 0U)
 8004ec6:	68bb      	ldr	r3, [r7, #8]
 8004ec8:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8004ecc:	2b00      	cmp	r3, #0
 8004ece:	d018      	beq.n	8004f02 <OSPIM_GetConfig+0x13e>
      {
        /* The IO High is enabled on this port */
        if ((reg & OCTOSPIM_PCR_IOHSRC_1) == (value & OCTOSPIM_PCR_IOHSRC_1))
 8004ed0:	68ba      	ldr	r2, [r7, #8]
 8004ed2:	693b      	ldr	r3, [r7, #16]
 8004ed4:	4053      	eors	r3, r2
 8004ed6:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8004eda:	2b00      	cmp	r3, #0
 8004edc:	d111      	bne.n	8004f02 <OSPIM_GetConfig+0x13e>
        {
          /* The IO High correspond to the instance passed as parameter */
          if ((reg & OCTOSPIM_PCR_IOHSRC_0) == 0U)
 8004ede:	68bb      	ldr	r3, [r7, #8]
 8004ee0:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004ee4:	2b00      	cmp	r3, #0
 8004ee6:	d106      	bne.n	8004ef6 <OSPIM_GetConfig+0x132>
          {
            cfg->IOHighPort = (OCTOSPIM_PCR_IOLEN | (index+1U));
 8004ee8:	68fb      	ldr	r3, [r7, #12]
 8004eea:	3301      	adds	r3, #1
 8004eec:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 8004ef0:	683b      	ldr	r3, [r7, #0]
 8004ef2:	611a      	str	r2, [r3, #16]
 8004ef4:	e005      	b.n	8004f02 <OSPIM_GetConfig+0x13e>
          }
          else
          {
            cfg->IOHighPort = (OCTOSPIM_PCR_IOHEN | (index+1U));
 8004ef6:	68fb      	ldr	r3, [r7, #12]
 8004ef8:	3301      	adds	r3, #1
 8004efa:	f043 7280 	orr.w	r2, r3, #16777216	; 0x1000000
 8004efe:	683b      	ldr	r3, [r7, #0]
 8004f00:	611a      	str	r2, [r3, #16]
    for (index = 0U; index < OSPI_IOM_NB_PORTS; index ++)
 8004f02:	68fb      	ldr	r3, [r7, #12]
 8004f04:	3301      	adds	r3, #1
 8004f06:	60fb      	str	r3, [r7, #12]
 8004f08:	68fb      	ldr	r3, [r7, #12]
 8004f0a:	2b01      	cmp	r3, #1
 8004f0c:	d987      	bls.n	8004e1e <OSPIM_GetConfig+0x5a>
      }
    }
  }

  /* Return function status */
  return status;
 8004f0e:	7dfb      	ldrb	r3, [r7, #23]
}
 8004f10:	4618      	mov	r0, r3
 8004f12:	371c      	adds	r7, #28
 8004f14:	46bd      	mov	sp, r7
 8004f16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f1a:	4770      	bx	lr
 8004f1c:	04040222 	.word	0x04040222
 8004f20:	50061c00 	.word	0x50061c00

08004f24 <HAL_PWR_EnableBkUpAccess>:
  * @note  LSEON bit that switches on and off the LSE crystal belongs as well to the
  *        back-up domain.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
 8004f24:	b480      	push	{r7}
 8004f26:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8004f28:	4b05      	ldr	r3, [pc, #20]	; (8004f40 <HAL_PWR_EnableBkUpAccess+0x1c>)
 8004f2a:	681b      	ldr	r3, [r3, #0]
 8004f2c:	4a04      	ldr	r2, [pc, #16]	; (8004f40 <HAL_PWR_EnableBkUpAccess+0x1c>)
 8004f2e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004f32:	6013      	str	r3, [r2, #0]
}
 8004f34:	bf00      	nop
 8004f36:	46bd      	mov	sp, r7
 8004f38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f3c:	4770      	bx	lr
 8004f3e:	bf00      	nop
 8004f40:	40007000 	.word	0x40007000

08004f44 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8004f44:	b480      	push	{r7}
 8004f46:	af00      	add	r7, sp, #0
#if defined(PWR_CR5_R1MODE)
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8004f48:	4b0d      	ldr	r3, [pc, #52]	; (8004f80 <HAL_PWREx_GetVoltageRange+0x3c>)
 8004f4a:	681b      	ldr	r3, [r3, #0]
 8004f4c:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8004f50:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004f54:	d102      	bne.n	8004f5c <HAL_PWREx_GetVoltageRange+0x18>
    {
      return PWR_REGULATOR_VOLTAGE_SCALE2;
 8004f56:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8004f5a:	e00b      	b.n	8004f74 <HAL_PWREx_GetVoltageRange+0x30>
    }
    else if (READ_BIT(PWR->CR5, PWR_CR5_R1MODE) == PWR_CR5_R1MODE)
 8004f5c:	4b08      	ldr	r3, [pc, #32]	; (8004f80 <HAL_PWREx_GetVoltageRange+0x3c>)
 8004f5e:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8004f62:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004f66:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8004f6a:	d102      	bne.n	8004f72 <HAL_PWREx_GetVoltageRange+0x2e>
    {
      /* PWR_CR5_R1MODE bit set means that Range 1 Boost is disabled */
      return PWR_REGULATOR_VOLTAGE_SCALE1;
 8004f6c:	f44f 7300 	mov.w	r3, #512	; 0x200
 8004f70:	e000      	b.n	8004f74 <HAL_PWREx_GetVoltageRange+0x30>
    }
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
 8004f72:	2300      	movs	r3, #0
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
#endif
}
 8004f74:	4618      	mov	r0, r3
 8004f76:	46bd      	mov	sp, r7
 8004f78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f7c:	4770      	bx	lr
 8004f7e:	bf00      	nop
 8004f80:	40007000 	.word	0x40007000

08004f84 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8004f84:	b480      	push	{r7}
 8004f86:	b085      	sub	sp, #20
 8004f88:	af00      	add	r7, sp, #0
 8004f8a:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

#if defined(PWR_CR5_R1MODE)
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
 8004f8c:	687b      	ldr	r3, [r7, #4]
 8004f8e:	2b00      	cmp	r3, #0
 8004f90:	d141      	bne.n	8005016 <HAL_PWREx_ControlVoltageScaling+0x92>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8004f92:	4b4b      	ldr	r3, [pc, #300]	; (80050c0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004f94:	681b      	ldr	r3, [r3, #0]
 8004f96:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8004f9a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004f9e:	d131      	bne.n	8005004 <HAL_PWREx_ControlVoltageScaling+0x80>
    {
      /* Make sure Range 1 Boost is enabled */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8004fa0:	4b47      	ldr	r3, [pc, #284]	; (80050c0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004fa2:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8004fa6:	4a46      	ldr	r2, [pc, #280]	; (80050c0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004fa8:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8004fac:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8004fb0:	4b43      	ldr	r3, [pc, #268]	; (80050c0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004fb2:	681b      	ldr	r3, [r3, #0]
 8004fb4:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8004fb8:	4a41      	ldr	r2, [pc, #260]	; (80050c0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004fba:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8004fbe:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1;
 8004fc0:	4b40      	ldr	r3, [pc, #256]	; (80050c4 <HAL_PWREx_ControlVoltageScaling+0x140>)
 8004fc2:	681b      	ldr	r3, [r3, #0]
 8004fc4:	2232      	movs	r2, #50	; 0x32
 8004fc6:	fb02 f303 	mul.w	r3, r2, r3
 8004fca:	4a3f      	ldr	r2, [pc, #252]	; (80050c8 <HAL_PWREx_ControlVoltageScaling+0x144>)
 8004fcc:	fba2 2303 	umull	r2, r3, r2, r3
 8004fd0:	0c9b      	lsrs	r3, r3, #18
 8004fd2:	3301      	adds	r3, #1
 8004fd4:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8004fd6:	e002      	b.n	8004fde <HAL_PWREx_ControlVoltageScaling+0x5a>
      {
        wait_loop_index--;
 8004fd8:	68fb      	ldr	r3, [r7, #12]
 8004fda:	3b01      	subs	r3, #1
 8004fdc:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8004fde:	4b38      	ldr	r3, [pc, #224]	; (80050c0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004fe0:	695b      	ldr	r3, [r3, #20]
 8004fe2:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004fe6:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004fea:	d102      	bne.n	8004ff2 <HAL_PWREx_ControlVoltageScaling+0x6e>
 8004fec:	68fb      	ldr	r3, [r7, #12]
 8004fee:	2b00      	cmp	r3, #0
 8004ff0:	d1f2      	bne.n	8004fd8 <HAL_PWREx_ControlVoltageScaling+0x54>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8004ff2:	4b33      	ldr	r3, [pc, #204]	; (80050c0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004ff4:	695b      	ldr	r3, [r3, #20]
 8004ff6:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004ffa:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004ffe:	d158      	bne.n	80050b2 <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8005000:	2303      	movs	r3, #3
 8005002:	e057      	b.n	80050b4 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
    /* If current range is range 1 normal or boost mode */
    else
    {
      /* Enable Range 1 Boost (no issue if bit already reset) */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8005004:	4b2e      	ldr	r3, [pc, #184]	; (80050c0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005006:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800500a:	4a2d      	ldr	r2, [pc, #180]	; (80050c0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800500c:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8005010:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
 8005014:	e04d      	b.n	80050b2 <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8005016:	687b      	ldr	r3, [r7, #4]
 8005018:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800501c:	d141      	bne.n	80050a2 <HAL_PWREx_ControlVoltageScaling+0x11e>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 800501e:	4b28      	ldr	r3, [pc, #160]	; (80050c0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005020:	681b      	ldr	r3, [r3, #0]
 8005022:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8005026:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800502a:	d131      	bne.n	8005090 <HAL_PWREx_ControlVoltageScaling+0x10c>
    {
      /* Make sure Range 1 Boost is disabled */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 800502c:	4b24      	ldr	r3, [pc, #144]	; (80050c0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800502e:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8005032:	4a23      	ldr	r2, [pc, #140]	; (80050c0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005034:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8005038:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 800503c:	4b20      	ldr	r3, [pc, #128]	; (80050c0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800503e:	681b      	ldr	r3, [r3, #0]
 8005040:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8005044:	4a1e      	ldr	r2, [pc, #120]	; (80050c0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005046:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800504a:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1;
 800504c:	4b1d      	ldr	r3, [pc, #116]	; (80050c4 <HAL_PWREx_ControlVoltageScaling+0x140>)
 800504e:	681b      	ldr	r3, [r3, #0]
 8005050:	2232      	movs	r2, #50	; 0x32
 8005052:	fb02 f303 	mul.w	r3, r2, r3
 8005056:	4a1c      	ldr	r2, [pc, #112]	; (80050c8 <HAL_PWREx_ControlVoltageScaling+0x144>)
 8005058:	fba2 2303 	umull	r2, r3, r2, r3
 800505c:	0c9b      	lsrs	r3, r3, #18
 800505e:	3301      	adds	r3, #1
 8005060:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8005062:	e002      	b.n	800506a <HAL_PWREx_ControlVoltageScaling+0xe6>
      {
        wait_loop_index--;
 8005064:	68fb      	ldr	r3, [r7, #12]
 8005066:	3b01      	subs	r3, #1
 8005068:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800506a:	4b15      	ldr	r3, [pc, #84]	; (80050c0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800506c:	695b      	ldr	r3, [r3, #20]
 800506e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8005072:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005076:	d102      	bne.n	800507e <HAL_PWREx_ControlVoltageScaling+0xfa>
 8005078:	68fb      	ldr	r3, [r7, #12]
 800507a:	2b00      	cmp	r3, #0
 800507c:	d1f2      	bne.n	8005064 <HAL_PWREx_ControlVoltageScaling+0xe0>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 800507e:	4b10      	ldr	r3, [pc, #64]	; (80050c0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005080:	695b      	ldr	r3, [r3, #20]
 8005082:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8005086:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800508a:	d112      	bne.n	80050b2 <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 800508c:	2303      	movs	r3, #3
 800508e:	e011      	b.n	80050b4 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
     /* If current range is range 1 normal or boost mode */
    else
    {
      /* Disable Range 1 Boost (no issue if bit already set) */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8005090:	4b0b      	ldr	r3, [pc, #44]	; (80050c0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005092:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8005096:	4a0a      	ldr	r2, [pc, #40]	; (80050c0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005098:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800509c:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
 80050a0:	e007      	b.n	80050b2 <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else
  {
    /* Set Range 2 */
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 80050a2:	4b07      	ldr	r3, [pc, #28]	; (80050c0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80050a4:	681b      	ldr	r3, [r3, #0]
 80050a6:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 80050aa:	4a05      	ldr	r2, [pc, #20]	; (80050c0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80050ac:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80050b0:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 80050b2:	2300      	movs	r3, #0
}
 80050b4:	4618      	mov	r0, r3
 80050b6:	3714      	adds	r7, #20
 80050b8:	46bd      	mov	sp, r7
 80050ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050be:	4770      	bx	lr
 80050c0:	40007000 	.word	0x40007000
 80050c4:	20000000 	.word	0x20000000
 80050c8:	431bde83 	.word	0x431bde83

080050cc <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80050cc:	b580      	push	{r7, lr}
 80050ce:	b088      	sub	sp, #32
 80050d0:	af00      	add	r7, sp, #0
 80050d2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80050d4:	687b      	ldr	r3, [r7, #4]
 80050d6:	2b00      	cmp	r3, #0
 80050d8:	d102      	bne.n	80050e0 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 80050da:	2301      	movs	r3, #1
 80050dc:	f000 bc16 	b.w	800590c <HAL_RCC_OscConfig+0x840>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 80050e0:	4ba0      	ldr	r3, [pc, #640]	; (8005364 <HAL_RCC_OscConfig+0x298>)
 80050e2:	689b      	ldr	r3, [r3, #8]
 80050e4:	f003 030c 	and.w	r3, r3, #12
 80050e8:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 80050ea:	4b9e      	ldr	r3, [pc, #632]	; (8005364 <HAL_RCC_OscConfig+0x298>)
 80050ec:	68db      	ldr	r3, [r3, #12]
 80050ee:	f003 0303 	and.w	r3, r3, #3
 80050f2:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 80050f4:	687b      	ldr	r3, [r7, #4]
 80050f6:	681b      	ldr	r3, [r3, #0]
 80050f8:	f003 0310 	and.w	r3, r3, #16
 80050fc:	2b00      	cmp	r3, #0
 80050fe:	f000 80e4 	beq.w	80052ca <HAL_RCC_OscConfig+0x1fe>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8005102:	69bb      	ldr	r3, [r7, #24]
 8005104:	2b00      	cmp	r3, #0
 8005106:	d007      	beq.n	8005118 <HAL_RCC_OscConfig+0x4c>
 8005108:	69bb      	ldr	r3, [r7, #24]
 800510a:	2b0c      	cmp	r3, #12
 800510c:	f040 808b 	bne.w	8005226 <HAL_RCC_OscConfig+0x15a>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 8005110:	697b      	ldr	r3, [r7, #20]
 8005112:	2b01      	cmp	r3, #1
 8005114:	f040 8087 	bne.w	8005226 <HAL_RCC_OscConfig+0x15a>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8005118:	4b92      	ldr	r3, [pc, #584]	; (8005364 <HAL_RCC_OscConfig+0x298>)
 800511a:	681b      	ldr	r3, [r3, #0]
 800511c:	f003 0302 	and.w	r3, r3, #2
 8005120:	2b00      	cmp	r3, #0
 8005122:	d005      	beq.n	8005130 <HAL_RCC_OscConfig+0x64>
 8005124:	687b      	ldr	r3, [r7, #4]
 8005126:	699b      	ldr	r3, [r3, #24]
 8005128:	2b00      	cmp	r3, #0
 800512a:	d101      	bne.n	8005130 <HAL_RCC_OscConfig+0x64>
      {
        return HAL_ERROR;
 800512c:	2301      	movs	r3, #1
 800512e:	e3ed      	b.n	800590c <HAL_RCC_OscConfig+0x840>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8005130:	687b      	ldr	r3, [r7, #4]
 8005132:	6a1a      	ldr	r2, [r3, #32]
 8005134:	4b8b      	ldr	r3, [pc, #556]	; (8005364 <HAL_RCC_OscConfig+0x298>)
 8005136:	681b      	ldr	r3, [r3, #0]
 8005138:	f003 0308 	and.w	r3, r3, #8
 800513c:	2b00      	cmp	r3, #0
 800513e:	d004      	beq.n	800514a <HAL_RCC_OscConfig+0x7e>
 8005140:	4b88      	ldr	r3, [pc, #544]	; (8005364 <HAL_RCC_OscConfig+0x298>)
 8005142:	681b      	ldr	r3, [r3, #0]
 8005144:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8005148:	e005      	b.n	8005156 <HAL_RCC_OscConfig+0x8a>
 800514a:	4b86      	ldr	r3, [pc, #536]	; (8005364 <HAL_RCC_OscConfig+0x298>)
 800514c:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8005150:	091b      	lsrs	r3, r3, #4
 8005152:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8005156:	4293      	cmp	r3, r2
 8005158:	d223      	bcs.n	80051a2 <HAL_RCC_OscConfig+0xd6>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 800515a:	687b      	ldr	r3, [r7, #4]
 800515c:	6a1b      	ldr	r3, [r3, #32]
 800515e:	4618      	mov	r0, r3
 8005160:	f000 fdc8 	bl	8005cf4 <RCC_SetFlashLatencyFromMSIRange>
 8005164:	4603      	mov	r3, r0
 8005166:	2b00      	cmp	r3, #0
 8005168:	d001      	beq.n	800516e <HAL_RCC_OscConfig+0xa2>
          {
            return HAL_ERROR;
 800516a:	2301      	movs	r3, #1
 800516c:	e3ce      	b.n	800590c <HAL_RCC_OscConfig+0x840>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 800516e:	4b7d      	ldr	r3, [pc, #500]	; (8005364 <HAL_RCC_OscConfig+0x298>)
 8005170:	681b      	ldr	r3, [r3, #0]
 8005172:	4a7c      	ldr	r2, [pc, #496]	; (8005364 <HAL_RCC_OscConfig+0x298>)
 8005174:	f043 0308 	orr.w	r3, r3, #8
 8005178:	6013      	str	r3, [r2, #0]
 800517a:	4b7a      	ldr	r3, [pc, #488]	; (8005364 <HAL_RCC_OscConfig+0x298>)
 800517c:	681b      	ldr	r3, [r3, #0]
 800517e:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8005182:	687b      	ldr	r3, [r7, #4]
 8005184:	6a1b      	ldr	r3, [r3, #32]
 8005186:	4977      	ldr	r1, [pc, #476]	; (8005364 <HAL_RCC_OscConfig+0x298>)
 8005188:	4313      	orrs	r3, r2
 800518a:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800518c:	4b75      	ldr	r3, [pc, #468]	; (8005364 <HAL_RCC_OscConfig+0x298>)
 800518e:	685b      	ldr	r3, [r3, #4]
 8005190:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8005194:	687b      	ldr	r3, [r7, #4]
 8005196:	69db      	ldr	r3, [r3, #28]
 8005198:	021b      	lsls	r3, r3, #8
 800519a:	4972      	ldr	r1, [pc, #456]	; (8005364 <HAL_RCC_OscConfig+0x298>)
 800519c:	4313      	orrs	r3, r2
 800519e:	604b      	str	r3, [r1, #4]
 80051a0:	e025      	b.n	80051ee <HAL_RCC_OscConfig+0x122>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80051a2:	4b70      	ldr	r3, [pc, #448]	; (8005364 <HAL_RCC_OscConfig+0x298>)
 80051a4:	681b      	ldr	r3, [r3, #0]
 80051a6:	4a6f      	ldr	r2, [pc, #444]	; (8005364 <HAL_RCC_OscConfig+0x298>)
 80051a8:	f043 0308 	orr.w	r3, r3, #8
 80051ac:	6013      	str	r3, [r2, #0]
 80051ae:	4b6d      	ldr	r3, [pc, #436]	; (8005364 <HAL_RCC_OscConfig+0x298>)
 80051b0:	681b      	ldr	r3, [r3, #0]
 80051b2:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80051b6:	687b      	ldr	r3, [r7, #4]
 80051b8:	6a1b      	ldr	r3, [r3, #32]
 80051ba:	496a      	ldr	r1, [pc, #424]	; (8005364 <HAL_RCC_OscConfig+0x298>)
 80051bc:	4313      	orrs	r3, r2
 80051be:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80051c0:	4b68      	ldr	r3, [pc, #416]	; (8005364 <HAL_RCC_OscConfig+0x298>)
 80051c2:	685b      	ldr	r3, [r3, #4]
 80051c4:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 80051c8:	687b      	ldr	r3, [r7, #4]
 80051ca:	69db      	ldr	r3, [r3, #28]
 80051cc:	021b      	lsls	r3, r3, #8
 80051ce:	4965      	ldr	r1, [pc, #404]	; (8005364 <HAL_RCC_OscConfig+0x298>)
 80051d0:	4313      	orrs	r3, r2
 80051d2:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 80051d4:	69bb      	ldr	r3, [r7, #24]
 80051d6:	2b00      	cmp	r3, #0
 80051d8:	d109      	bne.n	80051ee <HAL_RCC_OscConfig+0x122>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 80051da:	687b      	ldr	r3, [r7, #4]
 80051dc:	6a1b      	ldr	r3, [r3, #32]
 80051de:	4618      	mov	r0, r3
 80051e0:	f000 fd88 	bl	8005cf4 <RCC_SetFlashLatencyFromMSIRange>
 80051e4:	4603      	mov	r3, r0
 80051e6:	2b00      	cmp	r3, #0
 80051e8:	d001      	beq.n	80051ee <HAL_RCC_OscConfig+0x122>
            {
              return HAL_ERROR;
 80051ea:	2301      	movs	r3, #1
 80051ec:	e38e      	b.n	800590c <HAL_RCC_OscConfig+0x840>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 80051ee:	f000 fcbf 	bl	8005b70 <HAL_RCC_GetSysClockFreq>
 80051f2:	4601      	mov	r1, r0
 80051f4:	4b5b      	ldr	r3, [pc, #364]	; (8005364 <HAL_RCC_OscConfig+0x298>)
 80051f6:	689b      	ldr	r3, [r3, #8]
 80051f8:	091b      	lsrs	r3, r3, #4
 80051fa:	f003 030f 	and.w	r3, r3, #15
 80051fe:	4a5a      	ldr	r2, [pc, #360]	; (8005368 <HAL_RCC_OscConfig+0x29c>)
 8005200:	5cd3      	ldrb	r3, [r2, r3]
 8005202:	f003 031f 	and.w	r3, r3, #31
 8005206:	fa21 f303 	lsr.w	r3, r1, r3
 800520a:	4a58      	ldr	r2, [pc, #352]	; (800536c <HAL_RCC_OscConfig+0x2a0>)
 800520c:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 800520e:	4b58      	ldr	r3, [pc, #352]	; (8005370 <HAL_RCC_OscConfig+0x2a4>)
 8005210:	681b      	ldr	r3, [r3, #0]
 8005212:	4618      	mov	r0, r3
 8005214:	f7fd f8d2 	bl	80023bc <HAL_InitTick>
 8005218:	4603      	mov	r3, r0
 800521a:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 800521c:	7bfb      	ldrb	r3, [r7, #15]
 800521e:	2b00      	cmp	r3, #0
 8005220:	d052      	beq.n	80052c8 <HAL_RCC_OscConfig+0x1fc>
        {
          return status;
 8005222:	7bfb      	ldrb	r3, [r7, #15]
 8005224:	e372      	b.n	800590c <HAL_RCC_OscConfig+0x840>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8005226:	687b      	ldr	r3, [r7, #4]
 8005228:	699b      	ldr	r3, [r3, #24]
 800522a:	2b00      	cmp	r3, #0
 800522c:	d032      	beq.n	8005294 <HAL_RCC_OscConfig+0x1c8>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 800522e:	4b4d      	ldr	r3, [pc, #308]	; (8005364 <HAL_RCC_OscConfig+0x298>)
 8005230:	681b      	ldr	r3, [r3, #0]
 8005232:	4a4c      	ldr	r2, [pc, #304]	; (8005364 <HAL_RCC_OscConfig+0x298>)
 8005234:	f043 0301 	orr.w	r3, r3, #1
 8005238:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 800523a:	f7fd f90f 	bl	800245c <HAL_GetTick>
 800523e:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8005240:	e008      	b.n	8005254 <HAL_RCC_OscConfig+0x188>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8005242:	f7fd f90b 	bl	800245c <HAL_GetTick>
 8005246:	4602      	mov	r2, r0
 8005248:	693b      	ldr	r3, [r7, #16]
 800524a:	1ad3      	subs	r3, r2, r3
 800524c:	2b02      	cmp	r3, #2
 800524e:	d901      	bls.n	8005254 <HAL_RCC_OscConfig+0x188>
          {
            return HAL_TIMEOUT;
 8005250:	2303      	movs	r3, #3
 8005252:	e35b      	b.n	800590c <HAL_RCC_OscConfig+0x840>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8005254:	4b43      	ldr	r3, [pc, #268]	; (8005364 <HAL_RCC_OscConfig+0x298>)
 8005256:	681b      	ldr	r3, [r3, #0]
 8005258:	f003 0302 	and.w	r3, r3, #2
 800525c:	2b00      	cmp	r3, #0
 800525e:	d0f0      	beq.n	8005242 <HAL_RCC_OscConfig+0x176>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8005260:	4b40      	ldr	r3, [pc, #256]	; (8005364 <HAL_RCC_OscConfig+0x298>)
 8005262:	681b      	ldr	r3, [r3, #0]
 8005264:	4a3f      	ldr	r2, [pc, #252]	; (8005364 <HAL_RCC_OscConfig+0x298>)
 8005266:	f043 0308 	orr.w	r3, r3, #8
 800526a:	6013      	str	r3, [r2, #0]
 800526c:	4b3d      	ldr	r3, [pc, #244]	; (8005364 <HAL_RCC_OscConfig+0x298>)
 800526e:	681b      	ldr	r3, [r3, #0]
 8005270:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8005274:	687b      	ldr	r3, [r7, #4]
 8005276:	6a1b      	ldr	r3, [r3, #32]
 8005278:	493a      	ldr	r1, [pc, #232]	; (8005364 <HAL_RCC_OscConfig+0x298>)
 800527a:	4313      	orrs	r3, r2
 800527c:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800527e:	4b39      	ldr	r3, [pc, #228]	; (8005364 <HAL_RCC_OscConfig+0x298>)
 8005280:	685b      	ldr	r3, [r3, #4]
 8005282:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8005286:	687b      	ldr	r3, [r7, #4]
 8005288:	69db      	ldr	r3, [r3, #28]
 800528a:	021b      	lsls	r3, r3, #8
 800528c:	4935      	ldr	r1, [pc, #212]	; (8005364 <HAL_RCC_OscConfig+0x298>)
 800528e:	4313      	orrs	r3, r2
 8005290:	604b      	str	r3, [r1, #4]
 8005292:	e01a      	b.n	80052ca <HAL_RCC_OscConfig+0x1fe>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8005294:	4b33      	ldr	r3, [pc, #204]	; (8005364 <HAL_RCC_OscConfig+0x298>)
 8005296:	681b      	ldr	r3, [r3, #0]
 8005298:	4a32      	ldr	r2, [pc, #200]	; (8005364 <HAL_RCC_OscConfig+0x298>)
 800529a:	f023 0301 	bic.w	r3, r3, #1
 800529e:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 80052a0:	f7fd f8dc 	bl	800245c <HAL_GetTick>
 80052a4:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 80052a6:	e008      	b.n	80052ba <HAL_RCC_OscConfig+0x1ee>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 80052a8:	f7fd f8d8 	bl	800245c <HAL_GetTick>
 80052ac:	4602      	mov	r2, r0
 80052ae:	693b      	ldr	r3, [r7, #16]
 80052b0:	1ad3      	subs	r3, r2, r3
 80052b2:	2b02      	cmp	r3, #2
 80052b4:	d901      	bls.n	80052ba <HAL_RCC_OscConfig+0x1ee>
          {
            return HAL_TIMEOUT;
 80052b6:	2303      	movs	r3, #3
 80052b8:	e328      	b.n	800590c <HAL_RCC_OscConfig+0x840>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 80052ba:	4b2a      	ldr	r3, [pc, #168]	; (8005364 <HAL_RCC_OscConfig+0x298>)
 80052bc:	681b      	ldr	r3, [r3, #0]
 80052be:	f003 0302 	and.w	r3, r3, #2
 80052c2:	2b00      	cmp	r3, #0
 80052c4:	d1f0      	bne.n	80052a8 <HAL_RCC_OscConfig+0x1dc>
 80052c6:	e000      	b.n	80052ca <HAL_RCC_OscConfig+0x1fe>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 80052c8:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80052ca:	687b      	ldr	r3, [r7, #4]
 80052cc:	681b      	ldr	r3, [r3, #0]
 80052ce:	f003 0301 	and.w	r3, r3, #1
 80052d2:	2b00      	cmp	r3, #0
 80052d4:	d073      	beq.n	80053be <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 80052d6:	69bb      	ldr	r3, [r7, #24]
 80052d8:	2b08      	cmp	r3, #8
 80052da:	d005      	beq.n	80052e8 <HAL_RCC_OscConfig+0x21c>
 80052dc:	69bb      	ldr	r3, [r7, #24]
 80052de:	2b0c      	cmp	r3, #12
 80052e0:	d10e      	bne.n	8005300 <HAL_RCC_OscConfig+0x234>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 80052e2:	697b      	ldr	r3, [r7, #20]
 80052e4:	2b03      	cmp	r3, #3
 80052e6:	d10b      	bne.n	8005300 <HAL_RCC_OscConfig+0x234>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80052e8:	4b1e      	ldr	r3, [pc, #120]	; (8005364 <HAL_RCC_OscConfig+0x298>)
 80052ea:	681b      	ldr	r3, [r3, #0]
 80052ec:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80052f0:	2b00      	cmp	r3, #0
 80052f2:	d063      	beq.n	80053bc <HAL_RCC_OscConfig+0x2f0>
 80052f4:	687b      	ldr	r3, [r7, #4]
 80052f6:	685b      	ldr	r3, [r3, #4]
 80052f8:	2b00      	cmp	r3, #0
 80052fa:	d15f      	bne.n	80053bc <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 80052fc:	2301      	movs	r3, #1
 80052fe:	e305      	b.n	800590c <HAL_RCC_OscConfig+0x840>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8005300:	687b      	ldr	r3, [r7, #4]
 8005302:	685b      	ldr	r3, [r3, #4]
 8005304:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8005308:	d106      	bne.n	8005318 <HAL_RCC_OscConfig+0x24c>
 800530a:	4b16      	ldr	r3, [pc, #88]	; (8005364 <HAL_RCC_OscConfig+0x298>)
 800530c:	681b      	ldr	r3, [r3, #0]
 800530e:	4a15      	ldr	r2, [pc, #84]	; (8005364 <HAL_RCC_OscConfig+0x298>)
 8005310:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8005314:	6013      	str	r3, [r2, #0]
 8005316:	e01d      	b.n	8005354 <HAL_RCC_OscConfig+0x288>
 8005318:	687b      	ldr	r3, [r7, #4]
 800531a:	685b      	ldr	r3, [r3, #4]
 800531c:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8005320:	d10c      	bne.n	800533c <HAL_RCC_OscConfig+0x270>
 8005322:	4b10      	ldr	r3, [pc, #64]	; (8005364 <HAL_RCC_OscConfig+0x298>)
 8005324:	681b      	ldr	r3, [r3, #0]
 8005326:	4a0f      	ldr	r2, [pc, #60]	; (8005364 <HAL_RCC_OscConfig+0x298>)
 8005328:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800532c:	6013      	str	r3, [r2, #0]
 800532e:	4b0d      	ldr	r3, [pc, #52]	; (8005364 <HAL_RCC_OscConfig+0x298>)
 8005330:	681b      	ldr	r3, [r3, #0]
 8005332:	4a0c      	ldr	r2, [pc, #48]	; (8005364 <HAL_RCC_OscConfig+0x298>)
 8005334:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8005338:	6013      	str	r3, [r2, #0]
 800533a:	e00b      	b.n	8005354 <HAL_RCC_OscConfig+0x288>
 800533c:	4b09      	ldr	r3, [pc, #36]	; (8005364 <HAL_RCC_OscConfig+0x298>)
 800533e:	681b      	ldr	r3, [r3, #0]
 8005340:	4a08      	ldr	r2, [pc, #32]	; (8005364 <HAL_RCC_OscConfig+0x298>)
 8005342:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8005346:	6013      	str	r3, [r2, #0]
 8005348:	4b06      	ldr	r3, [pc, #24]	; (8005364 <HAL_RCC_OscConfig+0x298>)
 800534a:	681b      	ldr	r3, [r3, #0]
 800534c:	4a05      	ldr	r2, [pc, #20]	; (8005364 <HAL_RCC_OscConfig+0x298>)
 800534e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8005352:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8005354:	687b      	ldr	r3, [r7, #4]
 8005356:	685b      	ldr	r3, [r3, #4]
 8005358:	2b00      	cmp	r3, #0
 800535a:	d01b      	beq.n	8005394 <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800535c:	f7fd f87e 	bl	800245c <HAL_GetTick>
 8005360:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8005362:	e010      	b.n	8005386 <HAL_RCC_OscConfig+0x2ba>
 8005364:	40021000 	.word	0x40021000
 8005368:	08009d6c 	.word	0x08009d6c
 800536c:	20000000 	.word	0x20000000
 8005370:	20000004 	.word	0x20000004
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8005374:	f7fd f872 	bl	800245c <HAL_GetTick>
 8005378:	4602      	mov	r2, r0
 800537a:	693b      	ldr	r3, [r7, #16]
 800537c:	1ad3      	subs	r3, r2, r3
 800537e:	2b64      	cmp	r3, #100	; 0x64
 8005380:	d901      	bls.n	8005386 <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 8005382:	2303      	movs	r3, #3
 8005384:	e2c2      	b.n	800590c <HAL_RCC_OscConfig+0x840>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8005386:	4baf      	ldr	r3, [pc, #700]	; (8005644 <HAL_RCC_OscConfig+0x578>)
 8005388:	681b      	ldr	r3, [r3, #0]
 800538a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800538e:	2b00      	cmp	r3, #0
 8005390:	d0f0      	beq.n	8005374 <HAL_RCC_OscConfig+0x2a8>
 8005392:	e014      	b.n	80053be <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005394:	f7fd f862 	bl	800245c <HAL_GetTick>
 8005398:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800539a:	e008      	b.n	80053ae <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800539c:	f7fd f85e 	bl	800245c <HAL_GetTick>
 80053a0:	4602      	mov	r2, r0
 80053a2:	693b      	ldr	r3, [r7, #16]
 80053a4:	1ad3      	subs	r3, r2, r3
 80053a6:	2b64      	cmp	r3, #100	; 0x64
 80053a8:	d901      	bls.n	80053ae <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 80053aa:	2303      	movs	r3, #3
 80053ac:	e2ae      	b.n	800590c <HAL_RCC_OscConfig+0x840>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80053ae:	4ba5      	ldr	r3, [pc, #660]	; (8005644 <HAL_RCC_OscConfig+0x578>)
 80053b0:	681b      	ldr	r3, [r3, #0]
 80053b2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80053b6:	2b00      	cmp	r3, #0
 80053b8:	d1f0      	bne.n	800539c <HAL_RCC_OscConfig+0x2d0>
 80053ba:	e000      	b.n	80053be <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80053bc:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80053be:	687b      	ldr	r3, [r7, #4]
 80053c0:	681b      	ldr	r3, [r3, #0]
 80053c2:	f003 0302 	and.w	r3, r3, #2
 80053c6:	2b00      	cmp	r3, #0
 80053c8:	d060      	beq.n	800548c <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 80053ca:	69bb      	ldr	r3, [r7, #24]
 80053cc:	2b04      	cmp	r3, #4
 80053ce:	d005      	beq.n	80053dc <HAL_RCC_OscConfig+0x310>
 80053d0:	69bb      	ldr	r3, [r7, #24]
 80053d2:	2b0c      	cmp	r3, #12
 80053d4:	d119      	bne.n	800540a <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 80053d6:	697b      	ldr	r3, [r7, #20]
 80053d8:	2b02      	cmp	r3, #2
 80053da:	d116      	bne.n	800540a <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80053dc:	4b99      	ldr	r3, [pc, #612]	; (8005644 <HAL_RCC_OscConfig+0x578>)
 80053de:	681b      	ldr	r3, [r3, #0]
 80053e0:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80053e4:	2b00      	cmp	r3, #0
 80053e6:	d005      	beq.n	80053f4 <HAL_RCC_OscConfig+0x328>
 80053e8:	687b      	ldr	r3, [r7, #4]
 80053ea:	68db      	ldr	r3, [r3, #12]
 80053ec:	2b00      	cmp	r3, #0
 80053ee:	d101      	bne.n	80053f4 <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 80053f0:	2301      	movs	r3, #1
 80053f2:	e28b      	b.n	800590c <HAL_RCC_OscConfig+0x840>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80053f4:	4b93      	ldr	r3, [pc, #588]	; (8005644 <HAL_RCC_OscConfig+0x578>)
 80053f6:	685b      	ldr	r3, [r3, #4]
 80053f8:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 80053fc:	687b      	ldr	r3, [r7, #4]
 80053fe:	691b      	ldr	r3, [r3, #16]
 8005400:	061b      	lsls	r3, r3, #24
 8005402:	4990      	ldr	r1, [pc, #576]	; (8005644 <HAL_RCC_OscConfig+0x578>)
 8005404:	4313      	orrs	r3, r2
 8005406:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8005408:	e040      	b.n	800548c <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 800540a:	687b      	ldr	r3, [r7, #4]
 800540c:	68db      	ldr	r3, [r3, #12]
 800540e:	2b00      	cmp	r3, #0
 8005410:	d023      	beq.n	800545a <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8005412:	4b8c      	ldr	r3, [pc, #560]	; (8005644 <HAL_RCC_OscConfig+0x578>)
 8005414:	681b      	ldr	r3, [r3, #0]
 8005416:	4a8b      	ldr	r2, [pc, #556]	; (8005644 <HAL_RCC_OscConfig+0x578>)
 8005418:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800541c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800541e:	f7fd f81d 	bl	800245c <HAL_GetTick>
 8005422:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8005424:	e008      	b.n	8005438 <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8005426:	f7fd f819 	bl	800245c <HAL_GetTick>
 800542a:	4602      	mov	r2, r0
 800542c:	693b      	ldr	r3, [r7, #16]
 800542e:	1ad3      	subs	r3, r2, r3
 8005430:	2b02      	cmp	r3, #2
 8005432:	d901      	bls.n	8005438 <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 8005434:	2303      	movs	r3, #3
 8005436:	e269      	b.n	800590c <HAL_RCC_OscConfig+0x840>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8005438:	4b82      	ldr	r3, [pc, #520]	; (8005644 <HAL_RCC_OscConfig+0x578>)
 800543a:	681b      	ldr	r3, [r3, #0]
 800543c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8005440:	2b00      	cmp	r3, #0
 8005442:	d0f0      	beq.n	8005426 <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005444:	4b7f      	ldr	r3, [pc, #508]	; (8005644 <HAL_RCC_OscConfig+0x578>)
 8005446:	685b      	ldr	r3, [r3, #4]
 8005448:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 800544c:	687b      	ldr	r3, [r7, #4]
 800544e:	691b      	ldr	r3, [r3, #16]
 8005450:	061b      	lsls	r3, r3, #24
 8005452:	497c      	ldr	r1, [pc, #496]	; (8005644 <HAL_RCC_OscConfig+0x578>)
 8005454:	4313      	orrs	r3, r2
 8005456:	604b      	str	r3, [r1, #4]
 8005458:	e018      	b.n	800548c <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800545a:	4b7a      	ldr	r3, [pc, #488]	; (8005644 <HAL_RCC_OscConfig+0x578>)
 800545c:	681b      	ldr	r3, [r3, #0]
 800545e:	4a79      	ldr	r2, [pc, #484]	; (8005644 <HAL_RCC_OscConfig+0x578>)
 8005460:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8005464:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005466:	f7fc fff9 	bl	800245c <HAL_GetTick>
 800546a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 800546c:	e008      	b.n	8005480 <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800546e:	f7fc fff5 	bl	800245c <HAL_GetTick>
 8005472:	4602      	mov	r2, r0
 8005474:	693b      	ldr	r3, [r7, #16]
 8005476:	1ad3      	subs	r3, r2, r3
 8005478:	2b02      	cmp	r3, #2
 800547a:	d901      	bls.n	8005480 <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 800547c:	2303      	movs	r3, #3
 800547e:	e245      	b.n	800590c <HAL_RCC_OscConfig+0x840>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8005480:	4b70      	ldr	r3, [pc, #448]	; (8005644 <HAL_RCC_OscConfig+0x578>)
 8005482:	681b      	ldr	r3, [r3, #0]
 8005484:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8005488:	2b00      	cmp	r3, #0
 800548a:	d1f0      	bne.n	800546e <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800548c:	687b      	ldr	r3, [r7, #4]
 800548e:	681b      	ldr	r3, [r3, #0]
 8005490:	f003 0308 	and.w	r3, r3, #8
 8005494:	2b00      	cmp	r3, #0
 8005496:	d03c      	beq.n	8005512 <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8005498:	687b      	ldr	r3, [r7, #4]
 800549a:	695b      	ldr	r3, [r3, #20]
 800549c:	2b00      	cmp	r3, #0
 800549e:	d01c      	beq.n	80054da <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80054a0:	4b68      	ldr	r3, [pc, #416]	; (8005644 <HAL_RCC_OscConfig+0x578>)
 80054a2:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80054a6:	4a67      	ldr	r2, [pc, #412]	; (8005644 <HAL_RCC_OscConfig+0x578>)
 80054a8:	f043 0301 	orr.w	r3, r3, #1
 80054ac:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80054b0:	f7fc ffd4 	bl	800245c <HAL_GetTick>
 80054b4:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80054b6:	e008      	b.n	80054ca <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80054b8:	f7fc ffd0 	bl	800245c <HAL_GetTick>
 80054bc:	4602      	mov	r2, r0
 80054be:	693b      	ldr	r3, [r7, #16]
 80054c0:	1ad3      	subs	r3, r2, r3
 80054c2:	2b02      	cmp	r3, #2
 80054c4:	d901      	bls.n	80054ca <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 80054c6:	2303      	movs	r3, #3
 80054c8:	e220      	b.n	800590c <HAL_RCC_OscConfig+0x840>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80054ca:	4b5e      	ldr	r3, [pc, #376]	; (8005644 <HAL_RCC_OscConfig+0x578>)
 80054cc:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80054d0:	f003 0302 	and.w	r3, r3, #2
 80054d4:	2b00      	cmp	r3, #0
 80054d6:	d0ef      	beq.n	80054b8 <HAL_RCC_OscConfig+0x3ec>
 80054d8:	e01b      	b.n	8005512 <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80054da:	4b5a      	ldr	r3, [pc, #360]	; (8005644 <HAL_RCC_OscConfig+0x578>)
 80054dc:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80054e0:	4a58      	ldr	r2, [pc, #352]	; (8005644 <HAL_RCC_OscConfig+0x578>)
 80054e2:	f023 0301 	bic.w	r3, r3, #1
 80054e6:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80054ea:	f7fc ffb7 	bl	800245c <HAL_GetTick>
 80054ee:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80054f0:	e008      	b.n	8005504 <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80054f2:	f7fc ffb3 	bl	800245c <HAL_GetTick>
 80054f6:	4602      	mov	r2, r0
 80054f8:	693b      	ldr	r3, [r7, #16]
 80054fa:	1ad3      	subs	r3, r2, r3
 80054fc:	2b02      	cmp	r3, #2
 80054fe:	d901      	bls.n	8005504 <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 8005500:	2303      	movs	r3, #3
 8005502:	e203      	b.n	800590c <HAL_RCC_OscConfig+0x840>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8005504:	4b4f      	ldr	r3, [pc, #316]	; (8005644 <HAL_RCC_OscConfig+0x578>)
 8005506:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800550a:	f003 0302 	and.w	r3, r3, #2
 800550e:	2b00      	cmp	r3, #0
 8005510:	d1ef      	bne.n	80054f2 <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8005512:	687b      	ldr	r3, [r7, #4]
 8005514:	681b      	ldr	r3, [r3, #0]
 8005516:	f003 0304 	and.w	r3, r3, #4
 800551a:	2b00      	cmp	r3, #0
 800551c:	f000 80a6 	beq.w	800566c <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 8005520:	2300      	movs	r3, #0
 8005522:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 8005524:	4b47      	ldr	r3, [pc, #284]	; (8005644 <HAL_RCC_OscConfig+0x578>)
 8005526:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005528:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800552c:	2b00      	cmp	r3, #0
 800552e:	d10d      	bne.n	800554c <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8005530:	4b44      	ldr	r3, [pc, #272]	; (8005644 <HAL_RCC_OscConfig+0x578>)
 8005532:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005534:	4a43      	ldr	r2, [pc, #268]	; (8005644 <HAL_RCC_OscConfig+0x578>)
 8005536:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800553a:	6593      	str	r3, [r2, #88]	; 0x58
 800553c:	4b41      	ldr	r3, [pc, #260]	; (8005644 <HAL_RCC_OscConfig+0x578>)
 800553e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005540:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005544:	60bb      	str	r3, [r7, #8]
 8005546:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8005548:	2301      	movs	r3, #1
 800554a:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800554c:	4b3e      	ldr	r3, [pc, #248]	; (8005648 <HAL_RCC_OscConfig+0x57c>)
 800554e:	681b      	ldr	r3, [r3, #0]
 8005550:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005554:	2b00      	cmp	r3, #0
 8005556:	d118      	bne.n	800558a <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8005558:	4b3b      	ldr	r3, [pc, #236]	; (8005648 <HAL_RCC_OscConfig+0x57c>)
 800555a:	681b      	ldr	r3, [r3, #0]
 800555c:	4a3a      	ldr	r2, [pc, #232]	; (8005648 <HAL_RCC_OscConfig+0x57c>)
 800555e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8005562:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8005564:	f7fc ff7a 	bl	800245c <HAL_GetTick>
 8005568:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800556a:	e008      	b.n	800557e <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800556c:	f7fc ff76 	bl	800245c <HAL_GetTick>
 8005570:	4602      	mov	r2, r0
 8005572:	693b      	ldr	r3, [r7, #16]
 8005574:	1ad3      	subs	r3, r2, r3
 8005576:	2b02      	cmp	r3, #2
 8005578:	d901      	bls.n	800557e <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 800557a:	2303      	movs	r3, #3
 800557c:	e1c6      	b.n	800590c <HAL_RCC_OscConfig+0x840>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800557e:	4b32      	ldr	r3, [pc, #200]	; (8005648 <HAL_RCC_OscConfig+0x57c>)
 8005580:	681b      	ldr	r3, [r3, #0]
 8005582:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005586:	2b00      	cmp	r3, #0
 8005588:	d0f0      	beq.n	800556c <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800558a:	687b      	ldr	r3, [r7, #4]
 800558c:	689b      	ldr	r3, [r3, #8]
 800558e:	2b01      	cmp	r3, #1
 8005590:	d108      	bne.n	80055a4 <HAL_RCC_OscConfig+0x4d8>
 8005592:	4b2c      	ldr	r3, [pc, #176]	; (8005644 <HAL_RCC_OscConfig+0x578>)
 8005594:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005598:	4a2a      	ldr	r2, [pc, #168]	; (8005644 <HAL_RCC_OscConfig+0x578>)
 800559a:	f043 0301 	orr.w	r3, r3, #1
 800559e:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 80055a2:	e024      	b.n	80055ee <HAL_RCC_OscConfig+0x522>
 80055a4:	687b      	ldr	r3, [r7, #4]
 80055a6:	689b      	ldr	r3, [r3, #8]
 80055a8:	2b05      	cmp	r3, #5
 80055aa:	d110      	bne.n	80055ce <HAL_RCC_OscConfig+0x502>
 80055ac:	4b25      	ldr	r3, [pc, #148]	; (8005644 <HAL_RCC_OscConfig+0x578>)
 80055ae:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80055b2:	4a24      	ldr	r2, [pc, #144]	; (8005644 <HAL_RCC_OscConfig+0x578>)
 80055b4:	f043 0304 	orr.w	r3, r3, #4
 80055b8:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 80055bc:	4b21      	ldr	r3, [pc, #132]	; (8005644 <HAL_RCC_OscConfig+0x578>)
 80055be:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80055c2:	4a20      	ldr	r2, [pc, #128]	; (8005644 <HAL_RCC_OscConfig+0x578>)
 80055c4:	f043 0301 	orr.w	r3, r3, #1
 80055c8:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 80055cc:	e00f      	b.n	80055ee <HAL_RCC_OscConfig+0x522>
 80055ce:	4b1d      	ldr	r3, [pc, #116]	; (8005644 <HAL_RCC_OscConfig+0x578>)
 80055d0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80055d4:	4a1b      	ldr	r2, [pc, #108]	; (8005644 <HAL_RCC_OscConfig+0x578>)
 80055d6:	f023 0301 	bic.w	r3, r3, #1
 80055da:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 80055de:	4b19      	ldr	r3, [pc, #100]	; (8005644 <HAL_RCC_OscConfig+0x578>)
 80055e0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80055e4:	4a17      	ldr	r2, [pc, #92]	; (8005644 <HAL_RCC_OscConfig+0x578>)
 80055e6:	f023 0304 	bic.w	r3, r3, #4
 80055ea:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80055ee:	687b      	ldr	r3, [r7, #4]
 80055f0:	689b      	ldr	r3, [r3, #8]
 80055f2:	2b00      	cmp	r3, #0
 80055f4:	d016      	beq.n	8005624 <HAL_RCC_OscConfig+0x558>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80055f6:	f7fc ff31 	bl	800245c <HAL_GetTick>
 80055fa:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80055fc:	e00a      	b.n	8005614 <HAL_RCC_OscConfig+0x548>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80055fe:	f7fc ff2d 	bl	800245c <HAL_GetTick>
 8005602:	4602      	mov	r2, r0
 8005604:	693b      	ldr	r3, [r7, #16]
 8005606:	1ad3      	subs	r3, r2, r3
 8005608:	f241 3288 	movw	r2, #5000	; 0x1388
 800560c:	4293      	cmp	r3, r2
 800560e:	d901      	bls.n	8005614 <HAL_RCC_OscConfig+0x548>
        {
          return HAL_TIMEOUT;
 8005610:	2303      	movs	r3, #3
 8005612:	e17b      	b.n	800590c <HAL_RCC_OscConfig+0x840>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8005614:	4b0b      	ldr	r3, [pc, #44]	; (8005644 <HAL_RCC_OscConfig+0x578>)
 8005616:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800561a:	f003 0302 	and.w	r3, r3, #2
 800561e:	2b00      	cmp	r3, #0
 8005620:	d0ed      	beq.n	80055fe <HAL_RCC_OscConfig+0x532>
 8005622:	e01a      	b.n	800565a <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005624:	f7fc ff1a 	bl	800245c <HAL_GetTick>
 8005628:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 800562a:	e00f      	b.n	800564c <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800562c:	f7fc ff16 	bl	800245c <HAL_GetTick>
 8005630:	4602      	mov	r2, r0
 8005632:	693b      	ldr	r3, [r7, #16]
 8005634:	1ad3      	subs	r3, r2, r3
 8005636:	f241 3288 	movw	r2, #5000	; 0x1388
 800563a:	4293      	cmp	r3, r2
 800563c:	d906      	bls.n	800564c <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 800563e:	2303      	movs	r3, #3
 8005640:	e164      	b.n	800590c <HAL_RCC_OscConfig+0x840>
 8005642:	bf00      	nop
 8005644:	40021000 	.word	0x40021000
 8005648:	40007000 	.word	0x40007000
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 800564c:	4ba8      	ldr	r3, [pc, #672]	; (80058f0 <HAL_RCC_OscConfig+0x824>)
 800564e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005652:	f003 0302 	and.w	r3, r3, #2
 8005656:	2b00      	cmp	r3, #0
 8005658:	d1e8      	bne.n	800562c <HAL_RCC_OscConfig+0x560>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800565a:	7ffb      	ldrb	r3, [r7, #31]
 800565c:	2b01      	cmp	r3, #1
 800565e:	d105      	bne.n	800566c <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8005660:	4ba3      	ldr	r3, [pc, #652]	; (80058f0 <HAL_RCC_OscConfig+0x824>)
 8005662:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005664:	4aa2      	ldr	r2, [pc, #648]	; (80058f0 <HAL_RCC_OscConfig+0x824>)
 8005666:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800566a:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }
#if defined(RCC_HSI48_SUPPORT)
  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 800566c:	687b      	ldr	r3, [r7, #4]
 800566e:	681b      	ldr	r3, [r3, #0]
 8005670:	f003 0320 	and.w	r3, r3, #32
 8005674:	2b00      	cmp	r3, #0
 8005676:	d03c      	beq.n	80056f2 <HAL_RCC_OscConfig+0x626>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the LSI State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8005678:	687b      	ldr	r3, [r7, #4]
 800567a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800567c:	2b00      	cmp	r3, #0
 800567e:	d01c      	beq.n	80056ba <HAL_RCC_OscConfig+0x5ee>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8005680:	4b9b      	ldr	r3, [pc, #620]	; (80058f0 <HAL_RCC_OscConfig+0x824>)
 8005682:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8005686:	4a9a      	ldr	r2, [pc, #616]	; (80058f0 <HAL_RCC_OscConfig+0x824>)
 8005688:	f043 0301 	orr.w	r3, r3, #1
 800568c:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005690:	f7fc fee4 	bl	800245c <HAL_GetTick>
 8005694:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8005696:	e008      	b.n	80056aa <HAL_RCC_OscConfig+0x5de>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8005698:	f7fc fee0 	bl	800245c <HAL_GetTick>
 800569c:	4602      	mov	r2, r0
 800569e:	693b      	ldr	r3, [r7, #16]
 80056a0:	1ad3      	subs	r3, r2, r3
 80056a2:	2b02      	cmp	r3, #2
 80056a4:	d901      	bls.n	80056aa <HAL_RCC_OscConfig+0x5de>
        {
          return HAL_TIMEOUT;
 80056a6:	2303      	movs	r3, #3
 80056a8:	e130      	b.n	800590c <HAL_RCC_OscConfig+0x840>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 80056aa:	4b91      	ldr	r3, [pc, #580]	; (80058f0 <HAL_RCC_OscConfig+0x824>)
 80056ac:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 80056b0:	f003 0302 	and.w	r3, r3, #2
 80056b4:	2b00      	cmp	r3, #0
 80056b6:	d0ef      	beq.n	8005698 <HAL_RCC_OscConfig+0x5cc>
 80056b8:	e01b      	b.n	80056f2 <HAL_RCC_OscConfig+0x626>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 80056ba:	4b8d      	ldr	r3, [pc, #564]	; (80058f0 <HAL_RCC_OscConfig+0x824>)
 80056bc:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 80056c0:	4a8b      	ldr	r2, [pc, #556]	; (80058f0 <HAL_RCC_OscConfig+0x824>)
 80056c2:	f023 0301 	bic.w	r3, r3, #1
 80056c6:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80056ca:	f7fc fec7 	bl	800245c <HAL_GetTick>
 80056ce:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 80056d0:	e008      	b.n	80056e4 <HAL_RCC_OscConfig+0x618>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80056d2:	f7fc fec3 	bl	800245c <HAL_GetTick>
 80056d6:	4602      	mov	r2, r0
 80056d8:	693b      	ldr	r3, [r7, #16]
 80056da:	1ad3      	subs	r3, r2, r3
 80056dc:	2b02      	cmp	r3, #2
 80056de:	d901      	bls.n	80056e4 <HAL_RCC_OscConfig+0x618>
        {
          return HAL_TIMEOUT;
 80056e0:	2303      	movs	r3, #3
 80056e2:	e113      	b.n	800590c <HAL_RCC_OscConfig+0x840>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 80056e4:	4b82      	ldr	r3, [pc, #520]	; (80058f0 <HAL_RCC_OscConfig+0x824>)
 80056e6:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 80056ea:	f003 0302 	and.w	r3, r3, #2
 80056ee:	2b00      	cmp	r3, #0
 80056f0:	d1ef      	bne.n	80056d2 <HAL_RCC_OscConfig+0x606>
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 80056f2:	687b      	ldr	r3, [r7, #4]
 80056f4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80056f6:	2b00      	cmp	r3, #0
 80056f8:	f000 8107 	beq.w	800590a <HAL_RCC_OscConfig+0x83e>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 80056fc:	687b      	ldr	r3, [r7, #4]
 80056fe:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005700:	2b02      	cmp	r3, #2
 8005702:	f040 80cb 	bne.w	800589c <HAL_RCC_OscConfig+0x7d0>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 8005706:	4b7a      	ldr	r3, [pc, #488]	; (80058f0 <HAL_RCC_OscConfig+0x824>)
 8005708:	68db      	ldr	r3, [r3, #12]
 800570a:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 800570c:	697b      	ldr	r3, [r7, #20]
 800570e:	f003 0203 	and.w	r2, r3, #3
 8005712:	687b      	ldr	r3, [r7, #4]
 8005714:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005716:	429a      	cmp	r2, r3
 8005718:	d12c      	bne.n	8005774 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 800571a:	697b      	ldr	r3, [r7, #20]
 800571c:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 8005720:	687b      	ldr	r3, [r7, #4]
 8005722:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005724:	3b01      	subs	r3, #1
 8005726:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8005728:	429a      	cmp	r2, r3
 800572a:	d123      	bne.n	8005774 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 800572c:	697b      	ldr	r3, [r7, #20]
 800572e:	f403 42fe 	and.w	r2, r3, #32512	; 0x7f00
 8005732:	687b      	ldr	r3, [r7, #4]
 8005734:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005736:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8005738:	429a      	cmp	r2, r3
 800573a:	d11b      	bne.n	8005774 <HAL_RCC_OscConfig+0x6a8>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 800573c:	697b      	ldr	r3, [r7, #20]
 800573e:	f003 4278 	and.w	r2, r3, #4160749568	; 0xf8000000
 8005742:	687b      	ldr	r3, [r7, #4]
 8005744:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005746:	06db      	lsls	r3, r3, #27
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8005748:	429a      	cmp	r2, r3
 800574a:	d113      	bne.n	8005774 <HAL_RCC_OscConfig+0x6a8>
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 800574c:	697b      	ldr	r3, [r7, #20]
 800574e:	f403 02c0 	and.w	r2, r3, #6291456	; 0x600000
 8005752:	687b      	ldr	r3, [r7, #4]
 8005754:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005756:	085b      	lsrs	r3, r3, #1
 8005758:	3b01      	subs	r3, #1
 800575a:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 800575c:	429a      	cmp	r2, r3
 800575e:	d109      	bne.n	8005774 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8005760:	697b      	ldr	r3, [r7, #20]
 8005762:	f003 62c0 	and.w	r2, r3, #100663296	; 0x6000000
 8005766:	687b      	ldr	r3, [r7, #4]
 8005768:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800576a:	085b      	lsrs	r3, r3, #1
 800576c:	3b01      	subs	r3, #1
 800576e:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8005770:	429a      	cmp	r2, r3
 8005772:	d06d      	beq.n	8005850 <HAL_RCC_OscConfig+0x784>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8005774:	69bb      	ldr	r3, [r7, #24]
 8005776:	2b0c      	cmp	r3, #12
 8005778:	d068      	beq.n	800584c <HAL_RCC_OscConfig+0x780>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 800577a:	4b5d      	ldr	r3, [pc, #372]	; (80058f0 <HAL_RCC_OscConfig+0x824>)
 800577c:	681b      	ldr	r3, [r3, #0]
 800577e:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8005782:	2b00      	cmp	r3, #0
 8005784:	d105      	bne.n	8005792 <HAL_RCC_OscConfig+0x6c6>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
 8005786:	4b5a      	ldr	r3, [pc, #360]	; (80058f0 <HAL_RCC_OscConfig+0x824>)
 8005788:	681b      	ldr	r3, [r3, #0]
 800578a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800578e:	2b00      	cmp	r3, #0
 8005790:	d001      	beq.n	8005796 <HAL_RCC_OscConfig+0x6ca>
#endif
            )
          {
            return HAL_ERROR;
 8005792:	2301      	movs	r3, #1
 8005794:	e0ba      	b.n	800590c <HAL_RCC_OscConfig+0x840>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 8005796:	4b56      	ldr	r3, [pc, #344]	; (80058f0 <HAL_RCC_OscConfig+0x824>)
 8005798:	681b      	ldr	r3, [r3, #0]
 800579a:	4a55      	ldr	r2, [pc, #340]	; (80058f0 <HAL_RCC_OscConfig+0x824>)
 800579c:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80057a0:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 80057a2:	f7fc fe5b 	bl	800245c <HAL_GetTick>
 80057a6:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80057a8:	e008      	b.n	80057bc <HAL_RCC_OscConfig+0x6f0>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80057aa:	f7fc fe57 	bl	800245c <HAL_GetTick>
 80057ae:	4602      	mov	r2, r0
 80057b0:	693b      	ldr	r3, [r7, #16]
 80057b2:	1ad3      	subs	r3, r2, r3
 80057b4:	2b02      	cmp	r3, #2
 80057b6:	d901      	bls.n	80057bc <HAL_RCC_OscConfig+0x6f0>
              {
                return HAL_TIMEOUT;
 80057b8:	2303      	movs	r3, #3
 80057ba:	e0a7      	b.n	800590c <HAL_RCC_OscConfig+0x840>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80057bc:	4b4c      	ldr	r3, [pc, #304]	; (80058f0 <HAL_RCC_OscConfig+0x824>)
 80057be:	681b      	ldr	r3, [r3, #0]
 80057c0:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80057c4:	2b00      	cmp	r3, #0
 80057c6:	d1f0      	bne.n	80057aa <HAL_RCC_OscConfig+0x6de>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80057c8:	4b49      	ldr	r3, [pc, #292]	; (80058f0 <HAL_RCC_OscConfig+0x824>)
 80057ca:	68da      	ldr	r2, [r3, #12]
 80057cc:	4b49      	ldr	r3, [pc, #292]	; (80058f4 <HAL_RCC_OscConfig+0x828>)
 80057ce:	4013      	ands	r3, r2
 80057d0:	687a      	ldr	r2, [r7, #4]
 80057d2:	6ad1      	ldr	r1, [r2, #44]	; 0x2c
 80057d4:	687a      	ldr	r2, [r7, #4]
 80057d6:	6b12      	ldr	r2, [r2, #48]	; 0x30
 80057d8:	3a01      	subs	r2, #1
 80057da:	0112      	lsls	r2, r2, #4
 80057dc:	4311      	orrs	r1, r2
 80057de:	687a      	ldr	r2, [r7, #4]
 80057e0:	6b52      	ldr	r2, [r2, #52]	; 0x34
 80057e2:	0212      	lsls	r2, r2, #8
 80057e4:	4311      	orrs	r1, r2
 80057e6:	687a      	ldr	r2, [r7, #4]
 80057e8:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 80057ea:	0852      	lsrs	r2, r2, #1
 80057ec:	3a01      	subs	r2, #1
 80057ee:	0552      	lsls	r2, r2, #21
 80057f0:	4311      	orrs	r1, r2
 80057f2:	687a      	ldr	r2, [r7, #4]
 80057f4:	6c12      	ldr	r2, [r2, #64]	; 0x40
 80057f6:	0852      	lsrs	r2, r2, #1
 80057f8:	3a01      	subs	r2, #1
 80057fa:	0652      	lsls	r2, r2, #25
 80057fc:	4311      	orrs	r1, r2
 80057fe:	687a      	ldr	r2, [r7, #4]
 8005800:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8005802:	06d2      	lsls	r2, r2, #27
 8005804:	430a      	orrs	r2, r1
 8005806:	493a      	ldr	r1, [pc, #232]	; (80058f0 <HAL_RCC_OscConfig+0x824>)
 8005808:	4313      	orrs	r3, r2
 800580a:	60cb      	str	r3, [r1, #12]
#endif
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 800580c:	4b38      	ldr	r3, [pc, #224]	; (80058f0 <HAL_RCC_OscConfig+0x824>)
 800580e:	681b      	ldr	r3, [r3, #0]
 8005810:	4a37      	ldr	r2, [pc, #220]	; (80058f0 <HAL_RCC_OscConfig+0x824>)
 8005812:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8005816:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8005818:	4b35      	ldr	r3, [pc, #212]	; (80058f0 <HAL_RCC_OscConfig+0x824>)
 800581a:	68db      	ldr	r3, [r3, #12]
 800581c:	4a34      	ldr	r2, [pc, #208]	; (80058f0 <HAL_RCC_OscConfig+0x824>)
 800581e:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8005822:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8005824:	f7fc fe1a 	bl	800245c <HAL_GetTick>
 8005828:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800582a:	e008      	b.n	800583e <HAL_RCC_OscConfig+0x772>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800582c:	f7fc fe16 	bl	800245c <HAL_GetTick>
 8005830:	4602      	mov	r2, r0
 8005832:	693b      	ldr	r3, [r7, #16]
 8005834:	1ad3      	subs	r3, r2, r3
 8005836:	2b02      	cmp	r3, #2
 8005838:	d901      	bls.n	800583e <HAL_RCC_OscConfig+0x772>
              {
                return HAL_TIMEOUT;
 800583a:	2303      	movs	r3, #3
 800583c:	e066      	b.n	800590c <HAL_RCC_OscConfig+0x840>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800583e:	4b2c      	ldr	r3, [pc, #176]	; (80058f0 <HAL_RCC_OscConfig+0x824>)
 8005840:	681b      	ldr	r3, [r3, #0]
 8005842:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005846:	2b00      	cmp	r3, #0
 8005848:	d0f0      	beq.n	800582c <HAL_RCC_OscConfig+0x760>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 800584a:	e05e      	b.n	800590a <HAL_RCC_OscConfig+0x83e>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 800584c:	2301      	movs	r3, #1
 800584e:	e05d      	b.n	800590c <HAL_RCC_OscConfig+0x840>
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8005850:	4b27      	ldr	r3, [pc, #156]	; (80058f0 <HAL_RCC_OscConfig+0x824>)
 8005852:	681b      	ldr	r3, [r3, #0]
 8005854:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005858:	2b00      	cmp	r3, #0
 800585a:	d156      	bne.n	800590a <HAL_RCC_OscConfig+0x83e>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 800585c:	4b24      	ldr	r3, [pc, #144]	; (80058f0 <HAL_RCC_OscConfig+0x824>)
 800585e:	681b      	ldr	r3, [r3, #0]
 8005860:	4a23      	ldr	r2, [pc, #140]	; (80058f0 <HAL_RCC_OscConfig+0x824>)
 8005862:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8005866:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8005868:	4b21      	ldr	r3, [pc, #132]	; (80058f0 <HAL_RCC_OscConfig+0x824>)
 800586a:	68db      	ldr	r3, [r3, #12]
 800586c:	4a20      	ldr	r2, [pc, #128]	; (80058f0 <HAL_RCC_OscConfig+0x824>)
 800586e:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8005872:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8005874:	f7fc fdf2 	bl	800245c <HAL_GetTick>
 8005878:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800587a:	e008      	b.n	800588e <HAL_RCC_OscConfig+0x7c2>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800587c:	f7fc fdee 	bl	800245c <HAL_GetTick>
 8005880:	4602      	mov	r2, r0
 8005882:	693b      	ldr	r3, [r7, #16]
 8005884:	1ad3      	subs	r3, r2, r3
 8005886:	2b02      	cmp	r3, #2
 8005888:	d901      	bls.n	800588e <HAL_RCC_OscConfig+0x7c2>
            {
              return HAL_TIMEOUT;
 800588a:	2303      	movs	r3, #3
 800588c:	e03e      	b.n	800590c <HAL_RCC_OscConfig+0x840>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800588e:	4b18      	ldr	r3, [pc, #96]	; (80058f0 <HAL_RCC_OscConfig+0x824>)
 8005890:	681b      	ldr	r3, [r3, #0]
 8005892:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005896:	2b00      	cmp	r3, #0
 8005898:	d0f0      	beq.n	800587c <HAL_RCC_OscConfig+0x7b0>
 800589a:	e036      	b.n	800590a <HAL_RCC_OscConfig+0x83e>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 800589c:	69bb      	ldr	r3, [r7, #24]
 800589e:	2b0c      	cmp	r3, #12
 80058a0:	d031      	beq.n	8005906 <HAL_RCC_OscConfig+0x83a>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80058a2:	4b13      	ldr	r3, [pc, #76]	; (80058f0 <HAL_RCC_OscConfig+0x824>)
 80058a4:	681b      	ldr	r3, [r3, #0]
 80058a6:	4a12      	ldr	r2, [pc, #72]	; (80058f0 <HAL_RCC_OscConfig+0x824>)
 80058a8:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80058ac:	6013      	str	r3, [r2, #0]

        /* Disable all PLL outputs to save power if no PLLs on */
#if defined(RCC_PLLSAI1_SUPPORT) && defined(RCC_CR_PLLSAI2RDY)
        if(READ_BIT(RCC->CR, (RCC_CR_PLLSAI1RDY | RCC_CR_PLLSAI2RDY)) == 0U)
 80058ae:	4b10      	ldr	r3, [pc, #64]	; (80058f0 <HAL_RCC_OscConfig+0x824>)
 80058b0:	681b      	ldr	r3, [r3, #0]
 80058b2:	f003 5320 	and.w	r3, r3, #671088640	; 0x28000000
 80058b6:	2b00      	cmp	r3, #0
 80058b8:	d105      	bne.n	80058c6 <HAL_RCC_OscConfig+0x7fa>
        {
          MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, RCC_PLLSOURCE_NONE);
 80058ba:	4b0d      	ldr	r3, [pc, #52]	; (80058f0 <HAL_RCC_OscConfig+0x824>)
 80058bc:	68db      	ldr	r3, [r3, #12]
 80058be:	4a0c      	ldr	r2, [pc, #48]	; (80058f0 <HAL_RCC_OscConfig+0x824>)
 80058c0:	f023 0303 	bic.w	r3, r3, #3
 80058c4:	60d3      	str	r3, [r2, #12]
#else
        MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, RCC_PLLSOURCE_NONE);
#endif /* RCC_PLLSAI1_SUPPORT && RCC_CR_PLLSAI2RDY */

#if defined(RCC_PLLSAI2_SUPPORT)
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 80058c6:	4b0a      	ldr	r3, [pc, #40]	; (80058f0 <HAL_RCC_OscConfig+0x824>)
 80058c8:	68db      	ldr	r3, [r3, #12]
 80058ca:	4a09      	ldr	r2, [pc, #36]	; (80058f0 <HAL_RCC_OscConfig+0x824>)
 80058cc:	f023 7388 	bic.w	r3, r3, #17825792	; 0x1100000
 80058d0:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80058d4:	60d3      	str	r3, [r2, #12]
#else
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK | RCC_PLL_48M1CLK);
#endif /* RCC_PLLSAI2_SUPPORT */

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80058d6:	f7fc fdc1 	bl	800245c <HAL_GetTick>
 80058da:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80058dc:	e00c      	b.n	80058f8 <HAL_RCC_OscConfig+0x82c>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80058de:	f7fc fdbd 	bl	800245c <HAL_GetTick>
 80058e2:	4602      	mov	r2, r0
 80058e4:	693b      	ldr	r3, [r7, #16]
 80058e6:	1ad3      	subs	r3, r2, r3
 80058e8:	2b02      	cmp	r3, #2
 80058ea:	d905      	bls.n	80058f8 <HAL_RCC_OscConfig+0x82c>
          {
            return HAL_TIMEOUT;
 80058ec:	2303      	movs	r3, #3
 80058ee:	e00d      	b.n	800590c <HAL_RCC_OscConfig+0x840>
 80058f0:	40021000 	.word	0x40021000
 80058f4:	019d800c 	.word	0x019d800c
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80058f8:	4b06      	ldr	r3, [pc, #24]	; (8005914 <HAL_RCC_OscConfig+0x848>)
 80058fa:	681b      	ldr	r3, [r3, #0]
 80058fc:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005900:	2b00      	cmp	r3, #0
 8005902:	d1ec      	bne.n	80058de <HAL_RCC_OscConfig+0x812>
 8005904:	e001      	b.n	800590a <HAL_RCC_OscConfig+0x83e>
        }
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 8005906:	2301      	movs	r3, #1
 8005908:	e000      	b.n	800590c <HAL_RCC_OscConfig+0x840>
      }
    }
  }
  return HAL_OK;
 800590a:	2300      	movs	r3, #0
}
 800590c:	4618      	mov	r0, r3
 800590e:	3720      	adds	r7, #32
 8005910:	46bd      	mov	sp, r7
 8005912:	bd80      	pop	{r7, pc}
 8005914:	40021000 	.word	0x40021000

08005918 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8005918:	b580      	push	{r7, lr}
 800591a:	b086      	sub	sp, #24
 800591c:	af00      	add	r7, sp, #0
 800591e:	6078      	str	r0, [r7, #4]
 8005920:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
  uint32_t hpre = RCC_SYSCLK_DIV1;
 8005922:	2300      	movs	r3, #0
 8005924:	617b      	str	r3, [r7, #20]
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8005926:	687b      	ldr	r3, [r7, #4]
 8005928:	2b00      	cmp	r3, #0
 800592a:	d101      	bne.n	8005930 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 800592c:	2301      	movs	r3, #1
 800592e:	e10f      	b.n	8005b50 <HAL_RCC_ClockConfig+0x238>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8005930:	4b89      	ldr	r3, [pc, #548]	; (8005b58 <HAL_RCC_ClockConfig+0x240>)
 8005932:	681b      	ldr	r3, [r3, #0]
 8005934:	f003 030f 	and.w	r3, r3, #15
 8005938:	683a      	ldr	r2, [r7, #0]
 800593a:	429a      	cmp	r2, r3
 800593c:	d910      	bls.n	8005960 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800593e:	4b86      	ldr	r3, [pc, #536]	; (8005b58 <HAL_RCC_ClockConfig+0x240>)
 8005940:	681b      	ldr	r3, [r3, #0]
 8005942:	f023 020f 	bic.w	r2, r3, #15
 8005946:	4984      	ldr	r1, [pc, #528]	; (8005b58 <HAL_RCC_ClockConfig+0x240>)
 8005948:	683b      	ldr	r3, [r7, #0]
 800594a:	4313      	orrs	r3, r2
 800594c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800594e:	4b82      	ldr	r3, [pc, #520]	; (8005b58 <HAL_RCC_ClockConfig+0x240>)
 8005950:	681b      	ldr	r3, [r3, #0]
 8005952:	f003 030f 	and.w	r3, r3, #15
 8005956:	683a      	ldr	r2, [r7, #0]
 8005958:	429a      	cmp	r2, r3
 800595a:	d001      	beq.n	8005960 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 800595c:	2301      	movs	r3, #1
 800595e:	e0f7      	b.n	8005b50 <HAL_RCC_ClockConfig+0x238>
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8005960:	687b      	ldr	r3, [r7, #4]
 8005962:	681b      	ldr	r3, [r3, #0]
 8005964:	f003 0301 	and.w	r3, r3, #1
 8005968:	2b00      	cmp	r3, #0
 800596a:	f000 8089 	beq.w	8005a80 <HAL_RCC_ClockConfig+0x168>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800596e:	687b      	ldr	r3, [r7, #4]
 8005970:	685b      	ldr	r3, [r3, #4]
 8005972:	2b03      	cmp	r3, #3
 8005974:	d133      	bne.n	80059de <HAL_RCC_ClockConfig+0xc6>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8005976:	4b79      	ldr	r3, [pc, #484]	; (8005b5c <HAL_RCC_ClockConfig+0x244>)
 8005978:	681b      	ldr	r3, [r3, #0]
 800597a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800597e:	2b00      	cmp	r3, #0
 8005980:	d101      	bne.n	8005986 <HAL_RCC_ClockConfig+0x6e>
      {
        return HAL_ERROR;
 8005982:	2301      	movs	r3, #1
 8005984:	e0e4      	b.n	8005b50 <HAL_RCC_ClockConfig+0x238>
      }
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
      /* Undershoot management when selection PLL as SYSCLK source and frequency above 80Mhz */
      /* Compute target PLL output frequency */
      if(RCC_GetSysClockFreqFromPLLSource() > 80000000U)
 8005986:	f000 fa0f 	bl	8005da8 <RCC_GetSysClockFreqFromPLLSource>
 800598a:	4602      	mov	r2, r0
 800598c:	4b74      	ldr	r3, [pc, #464]	; (8005b60 <HAL_RCC_ClockConfig+0x248>)
 800598e:	429a      	cmp	r2, r3
 8005990:	d955      	bls.n	8005a3e <HAL_RCC_ClockConfig+0x126>
      {
        if(READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)
 8005992:	4b72      	ldr	r3, [pc, #456]	; (8005b5c <HAL_RCC_ClockConfig+0x244>)
 8005994:	689b      	ldr	r3, [r3, #8]
 8005996:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800599a:	2b00      	cmp	r3, #0
 800599c:	d10a      	bne.n	80059b4 <HAL_RCC_ClockConfig+0x9c>
        {
          /* Intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 800599e:	4b6f      	ldr	r3, [pc, #444]	; (8005b5c <HAL_RCC_ClockConfig+0x244>)
 80059a0:	689b      	ldr	r3, [r3, #8]
 80059a2:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80059a6:	4a6d      	ldr	r2, [pc, #436]	; (8005b5c <HAL_RCC_ClockConfig+0x244>)
 80059a8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80059ac:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 80059ae:	2380      	movs	r3, #128	; 0x80
 80059b0:	617b      	str	r3, [r7, #20]
 80059b2:	e044      	b.n	8005a3e <HAL_RCC_ClockConfig+0x126>
        }
        else if((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) && (RCC_ClkInitStruct->AHBCLKDivider == RCC_SYSCLK_DIV1))
 80059b4:	687b      	ldr	r3, [r7, #4]
 80059b6:	681b      	ldr	r3, [r3, #0]
 80059b8:	f003 0302 	and.w	r3, r3, #2
 80059bc:	2b00      	cmp	r3, #0
 80059be:	d03e      	beq.n	8005a3e <HAL_RCC_ClockConfig+0x126>
 80059c0:	687b      	ldr	r3, [r7, #4]
 80059c2:	689b      	ldr	r3, [r3, #8]
 80059c4:	2b00      	cmp	r3, #0
 80059c6:	d13a      	bne.n	8005a3e <HAL_RCC_ClockConfig+0x126>
        {
          /* Intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 80059c8:	4b64      	ldr	r3, [pc, #400]	; (8005b5c <HAL_RCC_ClockConfig+0x244>)
 80059ca:	689b      	ldr	r3, [r3, #8]
 80059cc:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80059d0:	4a62      	ldr	r2, [pc, #392]	; (8005b5c <HAL_RCC_ClockConfig+0x244>)
 80059d2:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80059d6:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 80059d8:	2380      	movs	r3, #128	; 0x80
 80059da:	617b      	str	r3, [r7, #20]
 80059dc:	e02f      	b.n	8005a3e <HAL_RCC_ClockConfig+0x126>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80059de:	687b      	ldr	r3, [r7, #4]
 80059e0:	685b      	ldr	r3, [r3, #4]
 80059e2:	2b02      	cmp	r3, #2
 80059e4:	d107      	bne.n	80059f6 <HAL_RCC_ClockConfig+0xde>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80059e6:	4b5d      	ldr	r3, [pc, #372]	; (8005b5c <HAL_RCC_ClockConfig+0x244>)
 80059e8:	681b      	ldr	r3, [r3, #0]
 80059ea:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80059ee:	2b00      	cmp	r3, #0
 80059f0:	d115      	bne.n	8005a1e <HAL_RCC_ClockConfig+0x106>
        {
          return HAL_ERROR;
 80059f2:	2301      	movs	r3, #1
 80059f4:	e0ac      	b.n	8005b50 <HAL_RCC_ClockConfig+0x238>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 80059f6:	687b      	ldr	r3, [r7, #4]
 80059f8:	685b      	ldr	r3, [r3, #4]
 80059fa:	2b00      	cmp	r3, #0
 80059fc:	d107      	bne.n	8005a0e <HAL_RCC_ClockConfig+0xf6>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 80059fe:	4b57      	ldr	r3, [pc, #348]	; (8005b5c <HAL_RCC_ClockConfig+0x244>)
 8005a00:	681b      	ldr	r3, [r3, #0]
 8005a02:	f003 0302 	and.w	r3, r3, #2
 8005a06:	2b00      	cmp	r3, #0
 8005a08:	d109      	bne.n	8005a1e <HAL_RCC_ClockConfig+0x106>
        {
          return HAL_ERROR;
 8005a0a:	2301      	movs	r3, #1
 8005a0c:	e0a0      	b.n	8005b50 <HAL_RCC_ClockConfig+0x238>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8005a0e:	4b53      	ldr	r3, [pc, #332]	; (8005b5c <HAL_RCC_ClockConfig+0x244>)
 8005a10:	681b      	ldr	r3, [r3, #0]
 8005a12:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8005a16:	2b00      	cmp	r3, #0
 8005a18:	d101      	bne.n	8005a1e <HAL_RCC_ClockConfig+0x106>
        {
          return HAL_ERROR;
 8005a1a:	2301      	movs	r3, #1
 8005a1c:	e098      	b.n	8005b50 <HAL_RCC_ClockConfig+0x238>
        }
      }
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
      /* Overshoot management when going down from PLL as SYSCLK source and frequency above 80Mhz */
      if(HAL_RCC_GetSysClockFreq() > 80000000U)
 8005a1e:	f000 f8a7 	bl	8005b70 <HAL_RCC_GetSysClockFreq>
 8005a22:	4602      	mov	r2, r0
 8005a24:	4b4e      	ldr	r3, [pc, #312]	; (8005b60 <HAL_RCC_ClockConfig+0x248>)
 8005a26:	429a      	cmp	r2, r3
 8005a28:	d909      	bls.n	8005a3e <HAL_RCC_ClockConfig+0x126>
      {
        /* Intermediate step with HCLK prescaler 2 necessary before to go under 80Mhz */
        MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8005a2a:	4b4c      	ldr	r3, [pc, #304]	; (8005b5c <HAL_RCC_ClockConfig+0x244>)
 8005a2c:	689b      	ldr	r3, [r3, #8]
 8005a2e:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8005a32:	4a4a      	ldr	r2, [pc, #296]	; (8005b5c <HAL_RCC_ClockConfig+0x244>)
 8005a34:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8005a38:	6093      	str	r3, [r2, #8]
        hpre = RCC_SYSCLK_DIV2;
 8005a3a:	2380      	movs	r3, #128	; 0x80
 8005a3c:	617b      	str	r3, [r7, #20]
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8005a3e:	4b47      	ldr	r3, [pc, #284]	; (8005b5c <HAL_RCC_ClockConfig+0x244>)
 8005a40:	689b      	ldr	r3, [r3, #8]
 8005a42:	f023 0203 	bic.w	r2, r3, #3
 8005a46:	687b      	ldr	r3, [r7, #4]
 8005a48:	685b      	ldr	r3, [r3, #4]
 8005a4a:	4944      	ldr	r1, [pc, #272]	; (8005b5c <HAL_RCC_ClockConfig+0x244>)
 8005a4c:	4313      	orrs	r3, r2
 8005a4e:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8005a50:	f7fc fd04 	bl	800245c <HAL_GetTick>
 8005a54:	6138      	str	r0, [r7, #16]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005a56:	e00a      	b.n	8005a6e <HAL_RCC_ClockConfig+0x156>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8005a58:	f7fc fd00 	bl	800245c <HAL_GetTick>
 8005a5c:	4602      	mov	r2, r0
 8005a5e:	693b      	ldr	r3, [r7, #16]
 8005a60:	1ad3      	subs	r3, r2, r3
 8005a62:	f241 3288 	movw	r2, #5000	; 0x1388
 8005a66:	4293      	cmp	r3, r2
 8005a68:	d901      	bls.n	8005a6e <HAL_RCC_ClockConfig+0x156>
      {
        return HAL_TIMEOUT;
 8005a6a:	2303      	movs	r3, #3
 8005a6c:	e070      	b.n	8005b50 <HAL_RCC_ClockConfig+0x238>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005a6e:	4b3b      	ldr	r3, [pc, #236]	; (8005b5c <HAL_RCC_ClockConfig+0x244>)
 8005a70:	689b      	ldr	r3, [r3, #8]
 8005a72:	f003 020c 	and.w	r2, r3, #12
 8005a76:	687b      	ldr	r3, [r7, #4]
 8005a78:	685b      	ldr	r3, [r3, #4]
 8005a7a:	009b      	lsls	r3, r3, #2
 8005a7c:	429a      	cmp	r2, r3
 8005a7e:	d1eb      	bne.n	8005a58 <HAL_RCC_ClockConfig+0x140>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8005a80:	687b      	ldr	r3, [r7, #4]
 8005a82:	681b      	ldr	r3, [r3, #0]
 8005a84:	f003 0302 	and.w	r3, r3, #2
 8005a88:	2b00      	cmp	r3, #0
 8005a8a:	d009      	beq.n	8005aa0 <HAL_RCC_ClockConfig+0x188>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8005a8c:	4b33      	ldr	r3, [pc, #204]	; (8005b5c <HAL_RCC_ClockConfig+0x244>)
 8005a8e:	689b      	ldr	r3, [r3, #8]
 8005a90:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8005a94:	687b      	ldr	r3, [r7, #4]
 8005a96:	689b      	ldr	r3, [r3, #8]
 8005a98:	4930      	ldr	r1, [pc, #192]	; (8005b5c <HAL_RCC_ClockConfig+0x244>)
 8005a9a:	4313      	orrs	r3, r2
 8005a9c:	608b      	str	r3, [r1, #8]
 8005a9e:	e008      	b.n	8005ab2 <HAL_RCC_ClockConfig+0x19a>
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
  else
  {
    /* Is intermediate HCLK prescaler 2 applied internally, complete with HCLK prescaler 1 */
    if(hpre == RCC_SYSCLK_DIV2)
 8005aa0:	697b      	ldr	r3, [r7, #20]
 8005aa2:	2b80      	cmp	r3, #128	; 0x80
 8005aa4:	d105      	bne.n	8005ab2 <HAL_RCC_ClockConfig+0x19a>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 8005aa6:	4b2d      	ldr	r3, [pc, #180]	; (8005b5c <HAL_RCC_ClockConfig+0x244>)
 8005aa8:	689b      	ldr	r3, [r3, #8]
 8005aaa:	4a2c      	ldr	r2, [pc, #176]	; (8005b5c <HAL_RCC_ClockConfig+0x244>)
 8005aac:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8005ab0:	6093      	str	r3, [r2, #8]
    }
  }
#endif

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8005ab2:	4b29      	ldr	r3, [pc, #164]	; (8005b58 <HAL_RCC_ClockConfig+0x240>)
 8005ab4:	681b      	ldr	r3, [r3, #0]
 8005ab6:	f003 030f 	and.w	r3, r3, #15
 8005aba:	683a      	ldr	r2, [r7, #0]
 8005abc:	429a      	cmp	r2, r3
 8005abe:	d210      	bcs.n	8005ae2 <HAL_RCC_ClockConfig+0x1ca>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005ac0:	4b25      	ldr	r3, [pc, #148]	; (8005b58 <HAL_RCC_ClockConfig+0x240>)
 8005ac2:	681b      	ldr	r3, [r3, #0]
 8005ac4:	f023 020f 	bic.w	r2, r3, #15
 8005ac8:	4923      	ldr	r1, [pc, #140]	; (8005b58 <HAL_RCC_ClockConfig+0x240>)
 8005aca:	683b      	ldr	r3, [r7, #0]
 8005acc:	4313      	orrs	r3, r2
 8005ace:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8005ad0:	4b21      	ldr	r3, [pc, #132]	; (8005b58 <HAL_RCC_ClockConfig+0x240>)
 8005ad2:	681b      	ldr	r3, [r3, #0]
 8005ad4:	f003 030f 	and.w	r3, r3, #15
 8005ad8:	683a      	ldr	r2, [r7, #0]
 8005ada:	429a      	cmp	r2, r3
 8005adc:	d001      	beq.n	8005ae2 <HAL_RCC_ClockConfig+0x1ca>
    {
      return HAL_ERROR;
 8005ade:	2301      	movs	r3, #1
 8005ae0:	e036      	b.n	8005b50 <HAL_RCC_ClockConfig+0x238>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005ae2:	687b      	ldr	r3, [r7, #4]
 8005ae4:	681b      	ldr	r3, [r3, #0]
 8005ae6:	f003 0304 	and.w	r3, r3, #4
 8005aea:	2b00      	cmp	r3, #0
 8005aec:	d008      	beq.n	8005b00 <HAL_RCC_ClockConfig+0x1e8>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8005aee:	4b1b      	ldr	r3, [pc, #108]	; (8005b5c <HAL_RCC_ClockConfig+0x244>)
 8005af0:	689b      	ldr	r3, [r3, #8]
 8005af2:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8005af6:	687b      	ldr	r3, [r7, #4]
 8005af8:	68db      	ldr	r3, [r3, #12]
 8005afa:	4918      	ldr	r1, [pc, #96]	; (8005b5c <HAL_RCC_ClockConfig+0x244>)
 8005afc:	4313      	orrs	r3, r2
 8005afe:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005b00:	687b      	ldr	r3, [r7, #4]
 8005b02:	681b      	ldr	r3, [r3, #0]
 8005b04:	f003 0308 	and.w	r3, r3, #8
 8005b08:	2b00      	cmp	r3, #0
 8005b0a:	d009      	beq.n	8005b20 <HAL_RCC_ClockConfig+0x208>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8005b0c:	4b13      	ldr	r3, [pc, #76]	; (8005b5c <HAL_RCC_ClockConfig+0x244>)
 8005b0e:	689b      	ldr	r3, [r3, #8]
 8005b10:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8005b14:	687b      	ldr	r3, [r7, #4]
 8005b16:	691b      	ldr	r3, [r3, #16]
 8005b18:	00db      	lsls	r3, r3, #3
 8005b1a:	4910      	ldr	r1, [pc, #64]	; (8005b5c <HAL_RCC_ClockConfig+0x244>)
 8005b1c:	4313      	orrs	r3, r2
 8005b1e:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8005b20:	f000 f826 	bl	8005b70 <HAL_RCC_GetSysClockFreq>
 8005b24:	4601      	mov	r1, r0
 8005b26:	4b0d      	ldr	r3, [pc, #52]	; (8005b5c <HAL_RCC_ClockConfig+0x244>)
 8005b28:	689b      	ldr	r3, [r3, #8]
 8005b2a:	091b      	lsrs	r3, r3, #4
 8005b2c:	f003 030f 	and.w	r3, r3, #15
 8005b30:	4a0c      	ldr	r2, [pc, #48]	; (8005b64 <HAL_RCC_ClockConfig+0x24c>)
 8005b32:	5cd3      	ldrb	r3, [r2, r3]
 8005b34:	f003 031f 	and.w	r3, r3, #31
 8005b38:	fa21 f303 	lsr.w	r3, r1, r3
 8005b3c:	4a0a      	ldr	r2, [pc, #40]	; (8005b68 <HAL_RCC_ClockConfig+0x250>)
 8005b3e:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 8005b40:	4b0a      	ldr	r3, [pc, #40]	; (8005b6c <HAL_RCC_ClockConfig+0x254>)
 8005b42:	681b      	ldr	r3, [r3, #0]
 8005b44:	4618      	mov	r0, r3
 8005b46:	f7fc fc39 	bl	80023bc <HAL_InitTick>
 8005b4a:	4603      	mov	r3, r0
 8005b4c:	73fb      	strb	r3, [r7, #15]

  return status;
 8005b4e:	7bfb      	ldrb	r3, [r7, #15]
}
 8005b50:	4618      	mov	r0, r3
 8005b52:	3718      	adds	r7, #24
 8005b54:	46bd      	mov	sp, r7
 8005b56:	bd80      	pop	{r7, pc}
 8005b58:	40022000 	.word	0x40022000
 8005b5c:	40021000 	.word	0x40021000
 8005b60:	04c4b400 	.word	0x04c4b400
 8005b64:	08009d6c 	.word	0x08009d6c
 8005b68:	20000000 	.word	0x20000000
 8005b6c:	20000004 	.word	0x20000004

08005b70 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8005b70:	b480      	push	{r7}
 8005b72:	b089      	sub	sp, #36	; 0x24
 8005b74:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 8005b76:	2300      	movs	r3, #0
 8005b78:	61fb      	str	r3, [r7, #28]
 8005b7a:	2300      	movs	r3, #0
 8005b7c:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8005b7e:	4b3d      	ldr	r3, [pc, #244]	; (8005c74 <HAL_RCC_GetSysClockFreq+0x104>)
 8005b80:	689b      	ldr	r3, [r3, #8]
 8005b82:	f003 030c 	and.w	r3, r3, #12
 8005b86:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8005b88:	4b3a      	ldr	r3, [pc, #232]	; (8005c74 <HAL_RCC_GetSysClockFreq+0x104>)
 8005b8a:	68db      	ldr	r3, [r3, #12]
 8005b8c:	f003 0303 	and.w	r3, r3, #3
 8005b90:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8005b92:	693b      	ldr	r3, [r7, #16]
 8005b94:	2b00      	cmp	r3, #0
 8005b96:	d005      	beq.n	8005ba4 <HAL_RCC_GetSysClockFreq+0x34>
 8005b98:	693b      	ldr	r3, [r7, #16]
 8005b9a:	2b0c      	cmp	r3, #12
 8005b9c:	d121      	bne.n	8005be2 <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 8005b9e:	68fb      	ldr	r3, [r7, #12]
 8005ba0:	2b01      	cmp	r3, #1
 8005ba2:	d11e      	bne.n	8005be2 <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8005ba4:	4b33      	ldr	r3, [pc, #204]	; (8005c74 <HAL_RCC_GetSysClockFreq+0x104>)
 8005ba6:	681b      	ldr	r3, [r3, #0]
 8005ba8:	f003 0308 	and.w	r3, r3, #8
 8005bac:	2b00      	cmp	r3, #0
 8005bae:	d107      	bne.n	8005bc0 <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8005bb0:	4b30      	ldr	r3, [pc, #192]	; (8005c74 <HAL_RCC_GetSysClockFreq+0x104>)
 8005bb2:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8005bb6:	0a1b      	lsrs	r3, r3, #8
 8005bb8:	f003 030f 	and.w	r3, r3, #15
 8005bbc:	61fb      	str	r3, [r7, #28]
 8005bbe:	e005      	b.n	8005bcc <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8005bc0:	4b2c      	ldr	r3, [pc, #176]	; (8005c74 <HAL_RCC_GetSysClockFreq+0x104>)
 8005bc2:	681b      	ldr	r3, [r3, #0]
 8005bc4:	091b      	lsrs	r3, r3, #4
 8005bc6:	f003 030f 	and.w	r3, r3, #15
 8005bca:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 8005bcc:	4a2a      	ldr	r2, [pc, #168]	; (8005c78 <HAL_RCC_GetSysClockFreq+0x108>)
 8005bce:	69fb      	ldr	r3, [r7, #28]
 8005bd0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8005bd4:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8005bd6:	693b      	ldr	r3, [r7, #16]
 8005bd8:	2b00      	cmp	r3, #0
 8005bda:	d10d      	bne.n	8005bf8 <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 8005bdc:	69fb      	ldr	r3, [r7, #28]
 8005bde:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8005be0:	e00a      	b.n	8005bf8 <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 8005be2:	693b      	ldr	r3, [r7, #16]
 8005be4:	2b04      	cmp	r3, #4
 8005be6:	d102      	bne.n	8005bee <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8005be8:	4b24      	ldr	r3, [pc, #144]	; (8005c7c <HAL_RCC_GetSysClockFreq+0x10c>)
 8005bea:	61bb      	str	r3, [r7, #24]
 8005bec:	e004      	b.n	8005bf8 <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 8005bee:	693b      	ldr	r3, [r7, #16]
 8005bf0:	2b08      	cmp	r3, #8
 8005bf2:	d101      	bne.n	8005bf8 <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8005bf4:	4b22      	ldr	r3, [pc, #136]	; (8005c80 <HAL_RCC_GetSysClockFreq+0x110>)
 8005bf6:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 8005bf8:	693b      	ldr	r3, [r7, #16]
 8005bfa:	2b0c      	cmp	r3, #12
 8005bfc:	d133      	bne.n	8005c66 <HAL_RCC_GetSysClockFreq+0xf6>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8005bfe:	4b1d      	ldr	r3, [pc, #116]	; (8005c74 <HAL_RCC_GetSysClockFreq+0x104>)
 8005c00:	68db      	ldr	r3, [r3, #12]
 8005c02:	f003 0303 	and.w	r3, r3, #3
 8005c06:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8005c08:	68bb      	ldr	r3, [r7, #8]
 8005c0a:	2b02      	cmp	r3, #2
 8005c0c:	d002      	beq.n	8005c14 <HAL_RCC_GetSysClockFreq+0xa4>
 8005c0e:	2b03      	cmp	r3, #3
 8005c10:	d003      	beq.n	8005c1a <HAL_RCC_GetSysClockFreq+0xaa>
 8005c12:	e005      	b.n	8005c20 <HAL_RCC_GetSysClockFreq+0xb0>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 8005c14:	4b19      	ldr	r3, [pc, #100]	; (8005c7c <HAL_RCC_GetSysClockFreq+0x10c>)
 8005c16:	617b      	str	r3, [r7, #20]
      break;
 8005c18:	e005      	b.n	8005c26 <HAL_RCC_GetSysClockFreq+0xb6>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 8005c1a:	4b19      	ldr	r3, [pc, #100]	; (8005c80 <HAL_RCC_GetSysClockFreq+0x110>)
 8005c1c:	617b      	str	r3, [r7, #20]
      break;
 8005c1e:	e002      	b.n	8005c26 <HAL_RCC_GetSysClockFreq+0xb6>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 8005c20:	69fb      	ldr	r3, [r7, #28]
 8005c22:	617b      	str	r3, [r7, #20]
      break;
 8005c24:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8005c26:	4b13      	ldr	r3, [pc, #76]	; (8005c74 <HAL_RCC_GetSysClockFreq+0x104>)
 8005c28:	68db      	ldr	r3, [r3, #12]
 8005c2a:	091b      	lsrs	r3, r3, #4
 8005c2c:	f003 030f 	and.w	r3, r3, #15
 8005c30:	3301      	adds	r3, #1
 8005c32:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 8005c34:	4b0f      	ldr	r3, [pc, #60]	; (8005c74 <HAL_RCC_GetSysClockFreq+0x104>)
 8005c36:	68db      	ldr	r3, [r3, #12]
 8005c38:	0a1b      	lsrs	r3, r3, #8
 8005c3a:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8005c3e:	697a      	ldr	r2, [r7, #20]
 8005c40:	fb02 f203 	mul.w	r2, r2, r3
 8005c44:	687b      	ldr	r3, [r7, #4]
 8005c46:	fbb2 f3f3 	udiv	r3, r2, r3
 8005c4a:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8005c4c:	4b09      	ldr	r3, [pc, #36]	; (8005c74 <HAL_RCC_GetSysClockFreq+0x104>)
 8005c4e:	68db      	ldr	r3, [r3, #12]
 8005c50:	0e5b      	lsrs	r3, r3, #25
 8005c52:	f003 0303 	and.w	r3, r3, #3
 8005c56:	3301      	adds	r3, #1
 8005c58:	005b      	lsls	r3, r3, #1
 8005c5a:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 8005c5c:	697a      	ldr	r2, [r7, #20]
 8005c5e:	683b      	ldr	r3, [r7, #0]
 8005c60:	fbb2 f3f3 	udiv	r3, r2, r3
 8005c64:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 8005c66:	69bb      	ldr	r3, [r7, #24]
}
 8005c68:	4618      	mov	r0, r3
 8005c6a:	3724      	adds	r7, #36	; 0x24
 8005c6c:	46bd      	mov	sp, r7
 8005c6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c72:	4770      	bx	lr
 8005c74:	40021000 	.word	0x40021000
 8005c78:	08009d84 	.word	0x08009d84
 8005c7c:	00f42400 	.word	0x00f42400
 8005c80:	007a1200 	.word	0x007a1200

08005c84 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8005c84:	b480      	push	{r7}
 8005c86:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8005c88:	4b03      	ldr	r3, [pc, #12]	; (8005c98 <HAL_RCC_GetHCLKFreq+0x14>)
 8005c8a:	681b      	ldr	r3, [r3, #0]
}
 8005c8c:	4618      	mov	r0, r3
 8005c8e:	46bd      	mov	sp, r7
 8005c90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c94:	4770      	bx	lr
 8005c96:	bf00      	nop
 8005c98:	20000000 	.word	0x20000000

08005c9c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8005c9c:	b580      	push	{r7, lr}
 8005c9e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8005ca0:	f7ff fff0 	bl	8005c84 <HAL_RCC_GetHCLKFreq>
 8005ca4:	4601      	mov	r1, r0
 8005ca6:	4b06      	ldr	r3, [pc, #24]	; (8005cc0 <HAL_RCC_GetPCLK1Freq+0x24>)
 8005ca8:	689b      	ldr	r3, [r3, #8]
 8005caa:	0a1b      	lsrs	r3, r3, #8
 8005cac:	f003 0307 	and.w	r3, r3, #7
 8005cb0:	4a04      	ldr	r2, [pc, #16]	; (8005cc4 <HAL_RCC_GetPCLK1Freq+0x28>)
 8005cb2:	5cd3      	ldrb	r3, [r2, r3]
 8005cb4:	f003 031f 	and.w	r3, r3, #31
 8005cb8:	fa21 f303 	lsr.w	r3, r1, r3
}
 8005cbc:	4618      	mov	r0, r3
 8005cbe:	bd80      	pop	{r7, pc}
 8005cc0:	40021000 	.word	0x40021000
 8005cc4:	08009d7c 	.word	0x08009d7c

08005cc8 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8005cc8:	b580      	push	{r7, lr}
 8005cca:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8005ccc:	f7ff ffda 	bl	8005c84 <HAL_RCC_GetHCLKFreq>
 8005cd0:	4601      	mov	r1, r0
 8005cd2:	4b06      	ldr	r3, [pc, #24]	; (8005cec <HAL_RCC_GetPCLK2Freq+0x24>)
 8005cd4:	689b      	ldr	r3, [r3, #8]
 8005cd6:	0adb      	lsrs	r3, r3, #11
 8005cd8:	f003 0307 	and.w	r3, r3, #7
 8005cdc:	4a04      	ldr	r2, [pc, #16]	; (8005cf0 <HAL_RCC_GetPCLK2Freq+0x28>)
 8005cde:	5cd3      	ldrb	r3, [r2, r3]
 8005ce0:	f003 031f 	and.w	r3, r3, #31
 8005ce4:	fa21 f303 	lsr.w	r3, r1, r3
}
 8005ce8:	4618      	mov	r0, r3
 8005cea:	bd80      	pop	{r7, pc}
 8005cec:	40021000 	.word	0x40021000
 8005cf0:	08009d7c 	.word	0x08009d7c

08005cf4 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 8005cf4:	b580      	push	{r7, lr}
 8005cf6:	b086      	sub	sp, #24
 8005cf8:	af00      	add	r7, sp, #0
 8005cfa:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 8005cfc:	2300      	movs	r3, #0
 8005cfe:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 8005d00:	4b27      	ldr	r3, [pc, #156]	; (8005da0 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 8005d02:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005d04:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005d08:	2b00      	cmp	r3, #0
 8005d0a:	d003      	beq.n	8005d14 <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 8005d0c:	f7ff f91a 	bl	8004f44 <HAL_PWREx_GetVoltageRange>
 8005d10:	6178      	str	r0, [r7, #20]
 8005d12:	e014      	b.n	8005d3e <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 8005d14:	4b22      	ldr	r3, [pc, #136]	; (8005da0 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 8005d16:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005d18:	4a21      	ldr	r2, [pc, #132]	; (8005da0 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 8005d1a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8005d1e:	6593      	str	r3, [r2, #88]	; 0x58
 8005d20:	4b1f      	ldr	r3, [pc, #124]	; (8005da0 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 8005d22:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005d24:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005d28:	60fb      	str	r3, [r7, #12]
 8005d2a:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 8005d2c:	f7ff f90a 	bl	8004f44 <HAL_PWREx_GetVoltageRange>
 8005d30:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 8005d32:	4b1b      	ldr	r3, [pc, #108]	; (8005da0 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 8005d34:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005d36:	4a1a      	ldr	r2, [pc, #104]	; (8005da0 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 8005d38:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8005d3c:	6593      	str	r3, [r2, #88]	; 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 8005d3e:	697b      	ldr	r3, [r7, #20]
 8005d40:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8005d44:	d10b      	bne.n	8005d5e <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 8005d46:	687b      	ldr	r3, [r7, #4]
 8005d48:	2b80      	cmp	r3, #128	; 0x80
 8005d4a:	d913      	bls.n	8005d74 <RCC_SetFlashLatencyFromMSIRange+0x80>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 8005d4c:	687b      	ldr	r3, [r7, #4]
 8005d4e:	2ba0      	cmp	r3, #160	; 0xa0
 8005d50:	d902      	bls.n	8005d58 <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8005d52:	2302      	movs	r3, #2
 8005d54:	613b      	str	r3, [r7, #16]
 8005d56:	e00d      	b.n	8005d74 <RCC_SetFlashLatencyFromMSIRange+0x80>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8005d58:	2301      	movs	r3, #1
 8005d5a:	613b      	str	r3, [r7, #16]
 8005d5c:	e00a      	b.n	8005d74 <RCC_SetFlashLatencyFromMSIRange+0x80>
  }
  else
  {
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
    if(msirange >= RCC_MSIRANGE_8)
 8005d5e:	687b      	ldr	r3, [r7, #4]
 8005d60:	2b7f      	cmp	r3, #127	; 0x7f
 8005d62:	d902      	bls.n	8005d6a <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI >= 16Mhz */
      latency = FLASH_LATENCY_2; /* 2WS */
 8005d64:	2302      	movs	r3, #2
 8005d66:	613b      	str	r3, [r7, #16]
 8005d68:	e004      	b.n	8005d74 <RCC_SetFlashLatencyFromMSIRange+0x80>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_7)
 8005d6a:	687b      	ldr	r3, [r7, #4]
 8005d6c:	2b70      	cmp	r3, #112	; 0x70
 8005d6e:	d101      	bne.n	8005d74 <RCC_SetFlashLatencyFromMSIRange+0x80>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8005d70:	2301      	movs	r3, #1
 8005d72:	613b      	str	r3, [r7, #16]
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8005d74:	4b0b      	ldr	r3, [pc, #44]	; (8005da4 <RCC_SetFlashLatencyFromMSIRange+0xb0>)
 8005d76:	681b      	ldr	r3, [r3, #0]
 8005d78:	f023 020f 	bic.w	r2, r3, #15
 8005d7c:	4909      	ldr	r1, [pc, #36]	; (8005da4 <RCC_SetFlashLatencyFromMSIRange+0xb0>)
 8005d7e:	693b      	ldr	r3, [r7, #16]
 8005d80:	4313      	orrs	r3, r2
 8005d82:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 8005d84:	4b07      	ldr	r3, [pc, #28]	; (8005da4 <RCC_SetFlashLatencyFromMSIRange+0xb0>)
 8005d86:	681b      	ldr	r3, [r3, #0]
 8005d88:	f003 030f 	and.w	r3, r3, #15
 8005d8c:	693a      	ldr	r2, [r7, #16]
 8005d8e:	429a      	cmp	r2, r3
 8005d90:	d001      	beq.n	8005d96 <RCC_SetFlashLatencyFromMSIRange+0xa2>
  {
    return HAL_ERROR;
 8005d92:	2301      	movs	r3, #1
 8005d94:	e000      	b.n	8005d98 <RCC_SetFlashLatencyFromMSIRange+0xa4>
  }

  return HAL_OK;
 8005d96:	2300      	movs	r3, #0
}
 8005d98:	4618      	mov	r0, r3
 8005d9a:	3718      	adds	r7, #24
 8005d9c:	46bd      	mov	sp, r7
 8005d9e:	bd80      	pop	{r7, pc}
 8005da0:	40021000 	.word	0x40021000
 8005da4:	40022000 	.word	0x40022000

08005da8 <RCC_GetSysClockFreqFromPLLSource>:
/**
  * @brief  Compute SYSCLK frequency based on PLL SYSCLK source.
  * @retval SYSCLK frequency
  */
static uint32_t RCC_GetSysClockFreqFromPLLSource(void)
{
 8005da8:	b480      	push	{r7}
 8005daa:	b087      	sub	sp, #28
 8005dac:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U;
 8005dae:	2300      	movs	r3, #0
 8005db0:	617b      	str	r3, [r7, #20]
  uint32_t pllvco, pllsource, pllr, pllm, sysclockfreq;  /* no init needed */

  if(__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_MSI)
 8005db2:	4b2d      	ldr	r3, [pc, #180]	; (8005e68 <RCC_GetSysClockFreqFromPLLSource+0xc0>)
 8005db4:	68db      	ldr	r3, [r3, #12]
 8005db6:	f003 0303 	and.w	r3, r3, #3
 8005dba:	2b01      	cmp	r3, #1
 8005dbc:	d118      	bne.n	8005df0 <RCC_GetSysClockFreqFromPLLSource+0x48>
  {
    /* Get MSI range source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8005dbe:	4b2a      	ldr	r3, [pc, #168]	; (8005e68 <RCC_GetSysClockFreqFromPLLSource+0xc0>)
 8005dc0:	681b      	ldr	r3, [r3, #0]
 8005dc2:	f003 0308 	and.w	r3, r3, #8
 8005dc6:	2b00      	cmp	r3, #0
 8005dc8:	d107      	bne.n	8005dda <RCC_GetSysClockFreqFromPLLSource+0x32>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8005dca:	4b27      	ldr	r3, [pc, #156]	; (8005e68 <RCC_GetSysClockFreqFromPLLSource+0xc0>)
 8005dcc:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8005dd0:	0a1b      	lsrs	r3, r3, #8
 8005dd2:	f003 030f 	and.w	r3, r3, #15
 8005dd6:	617b      	str	r3, [r7, #20]
 8005dd8:	e005      	b.n	8005de6 <RCC_GetSysClockFreqFromPLLSource+0x3e>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8005dda:	4b23      	ldr	r3, [pc, #140]	; (8005e68 <RCC_GetSysClockFreqFromPLLSource+0xc0>)
 8005ddc:	681b      	ldr	r3, [r3, #0]
 8005dde:	091b      	lsrs	r3, r3, #4
 8005de0:	f003 030f 	and.w	r3, r3, #15
 8005de4:	617b      	str	r3, [r7, #20]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 8005de6:	4a21      	ldr	r2, [pc, #132]	; (8005e6c <RCC_GetSysClockFreqFromPLLSource+0xc4>)
 8005de8:	697b      	ldr	r3, [r7, #20]
 8005dea:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8005dee:	617b      	str	r3, [r7, #20]
  }

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8005df0:	4b1d      	ldr	r3, [pc, #116]	; (8005e68 <RCC_GetSysClockFreqFromPLLSource+0xc0>)
 8005df2:	68db      	ldr	r3, [r3, #12]
 8005df4:	f003 0303 	and.w	r3, r3, #3
 8005df8:	60fb      	str	r3, [r7, #12]

  switch (pllsource)
 8005dfa:	68fb      	ldr	r3, [r7, #12]
 8005dfc:	2b02      	cmp	r3, #2
 8005dfe:	d002      	beq.n	8005e06 <RCC_GetSysClockFreqFromPLLSource+0x5e>
 8005e00:	2b03      	cmp	r3, #3
 8005e02:	d003      	beq.n	8005e0c <RCC_GetSysClockFreqFromPLLSource+0x64>
 8005e04:	e005      	b.n	8005e12 <RCC_GetSysClockFreqFromPLLSource+0x6a>
  {
  case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
    pllvco = HSI_VALUE;
 8005e06:	4b1a      	ldr	r3, [pc, #104]	; (8005e70 <RCC_GetSysClockFreqFromPLLSource+0xc8>)
 8005e08:	613b      	str	r3, [r7, #16]
    break;
 8005e0a:	e005      	b.n	8005e18 <RCC_GetSysClockFreqFromPLLSource+0x70>

  case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
    pllvco = HSE_VALUE;
 8005e0c:	4b19      	ldr	r3, [pc, #100]	; (8005e74 <RCC_GetSysClockFreqFromPLLSource+0xcc>)
 8005e0e:	613b      	str	r3, [r7, #16]
    break;
 8005e10:	e002      	b.n	8005e18 <RCC_GetSysClockFreqFromPLLSource+0x70>

  case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
  default:
    pllvco = msirange;
 8005e12:	697b      	ldr	r3, [r7, #20]
 8005e14:	613b      	str	r3, [r7, #16]
    break;
 8005e16:	bf00      	nop
  }
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8005e18:	4b13      	ldr	r3, [pc, #76]	; (8005e68 <RCC_GetSysClockFreqFromPLLSource+0xc0>)
 8005e1a:	68db      	ldr	r3, [r3, #12]
 8005e1c:	091b      	lsrs	r3, r3, #4
 8005e1e:	f003 030f 	and.w	r3, r3, #15
 8005e22:	3301      	adds	r3, #1
 8005e24:	60bb      	str	r3, [r7, #8]
  pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 8005e26:	4b10      	ldr	r3, [pc, #64]	; (8005e68 <RCC_GetSysClockFreqFromPLLSource+0xc0>)
 8005e28:	68db      	ldr	r3, [r3, #12]
 8005e2a:	0a1b      	lsrs	r3, r3, #8
 8005e2c:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8005e30:	693a      	ldr	r2, [r7, #16]
 8005e32:	fb02 f203 	mul.w	r2, r2, r3
 8005e36:	68bb      	ldr	r3, [r7, #8]
 8005e38:	fbb2 f3f3 	udiv	r3, r2, r3
 8005e3c:	613b      	str	r3, [r7, #16]
  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8005e3e:	4b0a      	ldr	r3, [pc, #40]	; (8005e68 <RCC_GetSysClockFreqFromPLLSource+0xc0>)
 8005e40:	68db      	ldr	r3, [r3, #12]
 8005e42:	0e5b      	lsrs	r3, r3, #25
 8005e44:	f003 0303 	and.w	r3, r3, #3
 8005e48:	3301      	adds	r3, #1
 8005e4a:	005b      	lsls	r3, r3, #1
 8005e4c:	607b      	str	r3, [r7, #4]
  sysclockfreq = pllvco / pllr;
 8005e4e:	693a      	ldr	r2, [r7, #16]
 8005e50:	687b      	ldr	r3, [r7, #4]
 8005e52:	fbb2 f3f3 	udiv	r3, r2, r3
 8005e56:	603b      	str	r3, [r7, #0]

  return sysclockfreq;
 8005e58:	683b      	ldr	r3, [r7, #0]
}
 8005e5a:	4618      	mov	r0, r3
 8005e5c:	371c      	adds	r7, #28
 8005e5e:	46bd      	mov	sp, r7
 8005e60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e64:	4770      	bx	lr
 8005e66:	bf00      	nop
 8005e68:	40021000 	.word	0x40021000
 8005e6c:	08009d84 	.word	0x08009d84
 8005e70:	00f42400 	.word	0x00f42400
 8005e74:	007a1200 	.word	0x007a1200

08005e78 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8005e78:	b580      	push	{r7, lr}
 8005e7a:	b086      	sub	sp, #24
 8005e7c:	af00      	add	r7, sp, #0
 8005e7e:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8005e80:	2300      	movs	r3, #0
 8005e82:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8005e84:	2300      	movs	r3, #0
 8005e86:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 8005e88:	687b      	ldr	r3, [r7, #4]
 8005e8a:	681b      	ldr	r3, [r3, #0]
 8005e8c:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8005e90:	2b00      	cmp	r3, #0
 8005e92:	d03d      	beq.n	8005f10 <HAL_RCCEx_PeriphCLKConfig+0x98>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 8005e94:	687b      	ldr	r3, [r7, #4]
 8005e96:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8005e98:	2b40      	cmp	r3, #64	; 0x40
 8005e9a:	d00b      	beq.n	8005eb4 <HAL_RCCEx_PeriphCLKConfig+0x3c>
 8005e9c:	2b40      	cmp	r3, #64	; 0x40
 8005e9e:	d804      	bhi.n	8005eaa <HAL_RCCEx_PeriphCLKConfig+0x32>
 8005ea0:	2b00      	cmp	r3, #0
 8005ea2:	d00e      	beq.n	8005ec2 <HAL_RCCEx_PeriphCLKConfig+0x4a>
 8005ea4:	2b20      	cmp	r3, #32
 8005ea6:	d015      	beq.n	8005ed4 <HAL_RCCEx_PeriphCLKConfig+0x5c>
 8005ea8:	e01d      	b.n	8005ee6 <HAL_RCCEx_PeriphCLKConfig+0x6e>
 8005eaa:	2b60      	cmp	r3, #96	; 0x60
 8005eac:	d01e      	beq.n	8005eec <HAL_RCCEx_PeriphCLKConfig+0x74>
 8005eae:	2b80      	cmp	r3, #128	; 0x80
 8005eb0:	d01c      	beq.n	8005eec <HAL_RCCEx_PeriphCLKConfig+0x74>
 8005eb2:	e018      	b.n	8005ee6 <HAL_RCCEx_PeriphCLKConfig+0x6e>
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8005eb4:	4b86      	ldr	r3, [pc, #536]	; (80060d0 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8005eb6:	68db      	ldr	r3, [r3, #12]
 8005eb8:	4a85      	ldr	r2, [pc, #532]	; (80060d0 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8005eba:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8005ebe:	60d3      	str	r3, [r2, #12]
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 8005ec0:	e015      	b.n	8005eee <HAL_RCCEx_PeriphCLKConfig+0x76>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8005ec2:	687b      	ldr	r3, [r7, #4]
 8005ec4:	3304      	adds	r3, #4
 8005ec6:	2100      	movs	r1, #0
 8005ec8:	4618      	mov	r0, r3
 8005eca:	f000 fb0d 	bl	80064e8 <RCCEx_PLLSAI1_Config>
 8005ece:	4603      	mov	r3, r0
 8005ed0:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8005ed2:	e00c      	b.n	8005eee <HAL_RCCEx_PeriphCLKConfig+0x76>

#if defined(RCC_PLLSAI2_SUPPORT)

    case RCC_SAI1CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI1*/
      /* PLLSAI2 input clock, parameters M, N & P configuration clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8005ed4:	687b      	ldr	r3, [r7, #4]
 8005ed6:	3320      	adds	r3, #32
 8005ed8:	2100      	movs	r1, #0
 8005eda:	4618      	mov	r0, r3
 8005edc:	f000 fbf4 	bl	80066c8 <RCCEx_PLLSAI2_Config>
 8005ee0:	4603      	mov	r3, r0
 8005ee2:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8005ee4:	e003      	b.n	8005eee <HAL_RCCEx_PeriphCLKConfig+0x76>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8005ee6:	2301      	movs	r3, #1
 8005ee8:	74fb      	strb	r3, [r7, #19]
      break;
 8005eea:	e000      	b.n	8005eee <HAL_RCCEx_PeriphCLKConfig+0x76>
      break;
 8005eec:	bf00      	nop
    }

    if(ret == HAL_OK)
 8005eee:	7cfb      	ldrb	r3, [r7, #19]
 8005ef0:	2b00      	cmp	r3, #0
 8005ef2:	d10b      	bne.n	8005f0c <HAL_RCCEx_PeriphCLKConfig+0x94>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8005ef4:	4b76      	ldr	r3, [pc, #472]	; (80060d0 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8005ef6:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8005efa:	f023 02e0 	bic.w	r2, r3, #224	; 0xe0
 8005efe:	687b      	ldr	r3, [r7, #4]
 8005f00:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8005f02:	4973      	ldr	r1, [pc, #460]	; (80060d0 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8005f04:	4313      	orrs	r3, r2
 8005f06:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c
 8005f0a:	e001      	b.n	8005f10 <HAL_RCCEx_PeriphCLKConfig+0x98>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005f0c:	7cfb      	ldrb	r3, [r7, #19]
 8005f0e:	74bb      	strb	r3, [r7, #18]
#endif /* SAI1 */

#if defined(SAI2)

  /*-------------------------- SAI2 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 8005f10:	687b      	ldr	r3, [r7, #4]
 8005f12:	681b      	ldr	r3, [r3, #0]
 8005f14:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8005f18:	2b00      	cmp	r3, #0
 8005f1a:	d042      	beq.n	8005fa2 <HAL_RCCEx_PeriphCLKConfig+0x12a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLK(PeriphClkInit->Sai2ClockSelection));

    switch(PeriphClkInit->Sai2ClockSelection)
 8005f1c:	687b      	ldr	r3, [r7, #4]
 8005f1e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005f20:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8005f24:	d00f      	beq.n	8005f46 <HAL_RCCEx_PeriphCLKConfig+0xce>
 8005f26:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8005f2a:	d805      	bhi.n	8005f38 <HAL_RCCEx_PeriphCLKConfig+0xc0>
 8005f2c:	2b00      	cmp	r3, #0
 8005f2e:	d011      	beq.n	8005f54 <HAL_RCCEx_PeriphCLKConfig+0xdc>
 8005f30:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8005f34:	d017      	beq.n	8005f66 <HAL_RCCEx_PeriphCLKConfig+0xee>
 8005f36:	e01f      	b.n	8005f78 <HAL_RCCEx_PeriphCLKConfig+0x100>
 8005f38:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8005f3c:	d01f      	beq.n	8005f7e <HAL_RCCEx_PeriphCLKConfig+0x106>
 8005f3e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005f42:	d01c      	beq.n	8005f7e <HAL_RCCEx_PeriphCLKConfig+0x106>
 8005f44:	e018      	b.n	8005f78 <HAL_RCCEx_PeriphCLKConfig+0x100>
    {
    case RCC_SAI2CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated from System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8005f46:	4b62      	ldr	r3, [pc, #392]	; (80060d0 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8005f48:	68db      	ldr	r3, [r3, #12]
 8005f4a:	4a61      	ldr	r2, [pc, #388]	; (80060d0 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8005f4c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8005f50:	60d3      	str	r3, [r2, #12]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8005f52:	e015      	b.n	8005f80 <HAL_RCCEx_PeriphCLKConfig+0x108>

    case RCC_SAI2CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI2*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8005f54:	687b      	ldr	r3, [r7, #4]
 8005f56:	3304      	adds	r3, #4
 8005f58:	2100      	movs	r1, #0
 8005f5a:	4618      	mov	r0, r3
 8005f5c:	f000 fac4 	bl	80064e8 <RCCEx_PLLSAI1_Config>
 8005f60:	4603      	mov	r3, r0
 8005f62:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8005f64:	e00c      	b.n	8005f80 <HAL_RCCEx_PeriphCLKConfig+0x108>

    case RCC_SAI2CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI2*/
      /* PLLSAI2 input clock, parameters M, N & P configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8005f66:	687b      	ldr	r3, [r7, #4]
 8005f68:	3320      	adds	r3, #32
 8005f6a:	2100      	movs	r1, #0
 8005f6c:	4618      	mov	r0, r3
 8005f6e:	f000 fbab 	bl	80066c8 <RCCEx_PLLSAI2_Config>
 8005f72:	4603      	mov	r3, r0
 8005f74:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8005f76:	e003      	b.n	8005f80 <HAL_RCCEx_PeriphCLKConfig+0x108>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI2 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8005f78:	2301      	movs	r3, #1
 8005f7a:	74fb      	strb	r3, [r7, #19]
      break;
 8005f7c:	e000      	b.n	8005f80 <HAL_RCCEx_PeriphCLKConfig+0x108>
      break;
 8005f7e:	bf00      	nop
    }

    if(ret == HAL_OK)
 8005f80:	7cfb      	ldrb	r3, [r7, #19]
 8005f82:	2b00      	cmp	r3, #0
 8005f84:	d10b      	bne.n	8005f9e <HAL_RCCEx_PeriphCLKConfig+0x126>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8005f86:	4b52      	ldr	r3, [pc, #328]	; (80060d0 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8005f88:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8005f8c:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8005f90:	687b      	ldr	r3, [r7, #4]
 8005f92:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005f94:	494e      	ldr	r1, [pc, #312]	; (80060d0 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8005f96:	4313      	orrs	r3, r2
 8005f98:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c
 8005f9c:	e001      	b.n	8005fa2 <HAL_RCCEx_PeriphCLKConfig+0x12a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005f9e:	7cfb      	ldrb	r3, [r7, #19]
 8005fa0:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8005fa2:	687b      	ldr	r3, [r7, #4]
 8005fa4:	681b      	ldr	r3, [r3, #0]
 8005fa6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005faa:	2b00      	cmp	r3, #0
 8005fac:	f000 809f 	beq.w	80060ee <HAL_RCCEx_PeriphCLKConfig+0x276>
  {
    FlagStatus       pwrclkchanged = RESET;
 8005fb0:	2300      	movs	r3, #0
 8005fb2:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8005fb4:	4b46      	ldr	r3, [pc, #280]	; (80060d0 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8005fb6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005fb8:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005fbc:	2b00      	cmp	r3, #0
 8005fbe:	d101      	bne.n	8005fc4 <HAL_RCCEx_PeriphCLKConfig+0x14c>
 8005fc0:	2301      	movs	r3, #1
 8005fc2:	e000      	b.n	8005fc6 <HAL_RCCEx_PeriphCLKConfig+0x14e>
 8005fc4:	2300      	movs	r3, #0
 8005fc6:	2b00      	cmp	r3, #0
 8005fc8:	d00d      	beq.n	8005fe6 <HAL_RCCEx_PeriphCLKConfig+0x16e>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8005fca:	4b41      	ldr	r3, [pc, #260]	; (80060d0 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8005fcc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005fce:	4a40      	ldr	r2, [pc, #256]	; (80060d0 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8005fd0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8005fd4:	6593      	str	r3, [r2, #88]	; 0x58
 8005fd6:	4b3e      	ldr	r3, [pc, #248]	; (80060d0 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8005fd8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005fda:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005fde:	60bb      	str	r3, [r7, #8]
 8005fe0:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8005fe2:	2301      	movs	r3, #1
 8005fe4:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8005fe6:	4b3b      	ldr	r3, [pc, #236]	; (80060d4 <HAL_RCCEx_PeriphCLKConfig+0x25c>)
 8005fe8:	681b      	ldr	r3, [r3, #0]
 8005fea:	4a3a      	ldr	r2, [pc, #232]	; (80060d4 <HAL_RCCEx_PeriphCLKConfig+0x25c>)
 8005fec:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8005ff0:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8005ff2:	f7fc fa33 	bl	800245c <HAL_GetTick>
 8005ff6:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8005ff8:	e009      	b.n	800600e <HAL_RCCEx_PeriphCLKConfig+0x196>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005ffa:	f7fc fa2f 	bl	800245c <HAL_GetTick>
 8005ffe:	4602      	mov	r2, r0
 8006000:	68fb      	ldr	r3, [r7, #12]
 8006002:	1ad3      	subs	r3, r2, r3
 8006004:	2b02      	cmp	r3, #2
 8006006:	d902      	bls.n	800600e <HAL_RCCEx_PeriphCLKConfig+0x196>
      {
        ret = HAL_TIMEOUT;
 8006008:	2303      	movs	r3, #3
 800600a:	74fb      	strb	r3, [r7, #19]
        break;
 800600c:	e005      	b.n	800601a <HAL_RCCEx_PeriphCLKConfig+0x1a2>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 800600e:	4b31      	ldr	r3, [pc, #196]	; (80060d4 <HAL_RCCEx_PeriphCLKConfig+0x25c>)
 8006010:	681b      	ldr	r3, [r3, #0]
 8006012:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006016:	2b00      	cmp	r3, #0
 8006018:	d0ef      	beq.n	8005ffa <HAL_RCCEx_PeriphCLKConfig+0x182>
      }
    }

    if(ret == HAL_OK)
 800601a:	7cfb      	ldrb	r3, [r7, #19]
 800601c:	2b00      	cmp	r3, #0
 800601e:	d15b      	bne.n	80060d8 <HAL_RCCEx_PeriphCLKConfig+0x260>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8006020:	4b2b      	ldr	r3, [pc, #172]	; (80060d0 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8006022:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006026:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800602a:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 800602c:	697b      	ldr	r3, [r7, #20]
 800602e:	2b00      	cmp	r3, #0
 8006030:	d01f      	beq.n	8006072 <HAL_RCCEx_PeriphCLKConfig+0x1fa>
 8006032:	687b      	ldr	r3, [r7, #4]
 8006034:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006038:	697a      	ldr	r2, [r7, #20]
 800603a:	429a      	cmp	r2, r3
 800603c:	d019      	beq.n	8006072 <HAL_RCCEx_PeriphCLKConfig+0x1fa>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 800603e:	4b24      	ldr	r3, [pc, #144]	; (80060d0 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8006040:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006044:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8006048:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 800604a:	4b21      	ldr	r3, [pc, #132]	; (80060d0 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 800604c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006050:	4a1f      	ldr	r2, [pc, #124]	; (80060d0 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8006052:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8006056:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 800605a:	4b1d      	ldr	r3, [pc, #116]	; (80060d0 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 800605c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006060:	4a1b      	ldr	r2, [pc, #108]	; (80060d0 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8006062:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8006066:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 800606a:	4a19      	ldr	r2, [pc, #100]	; (80060d0 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 800606c:	697b      	ldr	r3, [r7, #20]
 800606e:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8006072:	697b      	ldr	r3, [r7, #20]
 8006074:	f003 0301 	and.w	r3, r3, #1
 8006078:	2b00      	cmp	r3, #0
 800607a:	d016      	beq.n	80060aa <HAL_RCCEx_PeriphCLKConfig+0x232>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800607c:	f7fc f9ee 	bl	800245c <HAL_GetTick>
 8006080:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8006082:	e00b      	b.n	800609c <HAL_RCCEx_PeriphCLKConfig+0x224>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8006084:	f7fc f9ea 	bl	800245c <HAL_GetTick>
 8006088:	4602      	mov	r2, r0
 800608a:	68fb      	ldr	r3, [r7, #12]
 800608c:	1ad3      	subs	r3, r2, r3
 800608e:	f241 3288 	movw	r2, #5000	; 0x1388
 8006092:	4293      	cmp	r3, r2
 8006094:	d902      	bls.n	800609c <HAL_RCCEx_PeriphCLKConfig+0x224>
          {
            ret = HAL_TIMEOUT;
 8006096:	2303      	movs	r3, #3
 8006098:	74fb      	strb	r3, [r7, #19]
            break;
 800609a:	e006      	b.n	80060aa <HAL_RCCEx_PeriphCLKConfig+0x232>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800609c:	4b0c      	ldr	r3, [pc, #48]	; (80060d0 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 800609e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80060a2:	f003 0302 	and.w	r3, r3, #2
 80060a6:	2b00      	cmp	r3, #0
 80060a8:	d0ec      	beq.n	8006084 <HAL_RCCEx_PeriphCLKConfig+0x20c>
          }
        }
      }

      if(ret == HAL_OK)
 80060aa:	7cfb      	ldrb	r3, [r7, #19]
 80060ac:	2b00      	cmp	r3, #0
 80060ae:	d10c      	bne.n	80060ca <HAL_RCCEx_PeriphCLKConfig+0x252>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80060b0:	4b07      	ldr	r3, [pc, #28]	; (80060d0 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 80060b2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80060b6:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 80060ba:	687b      	ldr	r3, [r7, #4]
 80060bc:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80060c0:	4903      	ldr	r1, [pc, #12]	; (80060d0 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 80060c2:	4313      	orrs	r3, r2
 80060c4:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
 80060c8:	e008      	b.n	80060dc <HAL_RCCEx_PeriphCLKConfig+0x264>
      }
      else
      {
        /* set overall return value */
        status = ret;
 80060ca:	7cfb      	ldrb	r3, [r7, #19]
 80060cc:	74bb      	strb	r3, [r7, #18]
 80060ce:	e005      	b.n	80060dc <HAL_RCCEx_PeriphCLKConfig+0x264>
 80060d0:	40021000 	.word	0x40021000
 80060d4:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 80060d8:	7cfb      	ldrb	r3, [r7, #19]
 80060da:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80060dc:	7c7b      	ldrb	r3, [r7, #17]
 80060de:	2b01      	cmp	r3, #1
 80060e0:	d105      	bne.n	80060ee <HAL_RCCEx_PeriphCLKConfig+0x276>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80060e2:	4ba0      	ldr	r3, [pc, #640]	; (8006364 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80060e4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80060e6:	4a9f      	ldr	r2, [pc, #636]	; (8006364 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80060e8:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80060ec:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 80060ee:	687b      	ldr	r3, [r7, #4]
 80060f0:	681b      	ldr	r3, [r3, #0]
 80060f2:	f003 0301 	and.w	r3, r3, #1
 80060f6:	2b00      	cmp	r3, #0
 80060f8:	d00a      	beq.n	8006110 <HAL_RCCEx_PeriphCLKConfig+0x298>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 80060fa:	4b9a      	ldr	r3, [pc, #616]	; (8006364 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80060fc:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006100:	f023 0203 	bic.w	r2, r3, #3
 8006104:	687b      	ldr	r3, [r7, #4]
 8006106:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006108:	4996      	ldr	r1, [pc, #600]	; (8006364 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800610a:	4313      	orrs	r3, r2
 800610c:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8006110:	687b      	ldr	r3, [r7, #4]
 8006112:	681b      	ldr	r3, [r3, #0]
 8006114:	f003 0302 	and.w	r3, r3, #2
 8006118:	2b00      	cmp	r3, #0
 800611a:	d00a      	beq.n	8006132 <HAL_RCCEx_PeriphCLKConfig+0x2ba>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 800611c:	4b91      	ldr	r3, [pc, #580]	; (8006364 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800611e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006122:	f023 020c 	bic.w	r2, r3, #12
 8006126:	687b      	ldr	r3, [r7, #4]
 8006128:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800612a:	498e      	ldr	r1, [pc, #568]	; (8006364 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800612c:	4313      	orrs	r3, r2
 800612e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8006132:	687b      	ldr	r3, [r7, #4]
 8006134:	681b      	ldr	r3, [r3, #0]
 8006136:	f003 0304 	and.w	r3, r3, #4
 800613a:	2b00      	cmp	r3, #0
 800613c:	d00a      	beq.n	8006154 <HAL_RCCEx_PeriphCLKConfig+0x2dc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 800613e:	4b89      	ldr	r3, [pc, #548]	; (8006364 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8006140:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006144:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 8006148:	687b      	ldr	r3, [r7, #4]
 800614a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800614c:	4985      	ldr	r1, [pc, #532]	; (8006364 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800614e:	4313      	orrs	r3, r2
 8006150:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* USART3 */

#if defined(UART4)

  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8006154:	687b      	ldr	r3, [r7, #4]
 8006156:	681b      	ldr	r3, [r3, #0]
 8006158:	f003 0308 	and.w	r3, r3, #8
 800615c:	2b00      	cmp	r3, #0
 800615e:	d00a      	beq.n	8006176 <HAL_RCCEx_PeriphCLKConfig+0x2fe>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8006160:	4b80      	ldr	r3, [pc, #512]	; (8006364 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8006162:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006166:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 800616a:	687b      	ldr	r3, [r7, #4]
 800616c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800616e:	497d      	ldr	r1, [pc, #500]	; (8006364 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8006170:	4313      	orrs	r3, r2
 8006172:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8006176:	687b      	ldr	r3, [r7, #4]
 8006178:	681b      	ldr	r3, [r3, #0]
 800617a:	f003 0310 	and.w	r3, r3, #16
 800617e:	2b00      	cmp	r3, #0
 8006180:	d00a      	beq.n	8006198 <HAL_RCCEx_PeriphCLKConfig+0x320>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8006182:	4b78      	ldr	r3, [pc, #480]	; (8006364 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8006184:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006188:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 800618c:	687b      	ldr	r3, [r7, #4]
 800618e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8006190:	4974      	ldr	r1, [pc, #464]	; (8006364 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8006192:	4313      	orrs	r3, r2
 8006194:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8006198:	687b      	ldr	r3, [r7, #4]
 800619a:	681b      	ldr	r3, [r3, #0]
 800619c:	f003 0320 	and.w	r3, r3, #32
 80061a0:	2b00      	cmp	r3, #0
 80061a2:	d00a      	beq.n	80061ba <HAL_RCCEx_PeriphCLKConfig+0x342>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 80061a4:	4b6f      	ldr	r3, [pc, #444]	; (8006364 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80061a6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80061aa:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 80061ae:	687b      	ldr	r3, [r7, #4]
 80061b0:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80061b2:	496c      	ldr	r1, [pc, #432]	; (8006364 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80061b4:	4313      	orrs	r3, r2
 80061b6:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 80061ba:	687b      	ldr	r3, [r7, #4]
 80061bc:	681b      	ldr	r3, [r3, #0]
 80061be:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80061c2:	2b00      	cmp	r3, #0
 80061c4:	d00a      	beq.n	80061dc <HAL_RCCEx_PeriphCLKConfig+0x364>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 80061c6:	4b67      	ldr	r3, [pc, #412]	; (8006364 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80061c8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80061cc:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 80061d0:	687b      	ldr	r3, [r7, #4]
 80061d2:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80061d4:	4963      	ldr	r1, [pc, #396]	; (8006364 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80061d6:	4313      	orrs	r3, r2
 80061d8:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 80061dc:	687b      	ldr	r3, [r7, #4]
 80061de:	681b      	ldr	r3, [r3, #0]
 80061e0:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80061e4:	2b00      	cmp	r3, #0
 80061e6:	d00a      	beq.n	80061fe <HAL_RCCEx_PeriphCLKConfig+0x386>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 80061e8:	4b5e      	ldr	r3, [pc, #376]	; (8006364 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80061ea:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80061ee:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 80061f2:	687b      	ldr	r3, [r7, #4]
 80061f4:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80061f6:	495b      	ldr	r1, [pc, #364]	; (8006364 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80061f8:	4313      	orrs	r3, r2
 80061fa:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 80061fe:	687b      	ldr	r3, [r7, #4]
 8006200:	681b      	ldr	r3, [r3, #0]
 8006202:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006206:	2b00      	cmp	r3, #0
 8006208:	d00a      	beq.n	8006220 <HAL_RCCEx_PeriphCLKConfig+0x3a8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 800620a:	4b56      	ldr	r3, [pc, #344]	; (8006364 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800620c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006210:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 8006214:	687b      	ldr	r3, [r7, #4]
 8006216:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006218:	4952      	ldr	r1, [pc, #328]	; (8006364 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800621a:	4313      	orrs	r3, r2
 800621c:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8006220:	687b      	ldr	r3, [r7, #4]
 8006222:	681b      	ldr	r3, [r3, #0]
 8006224:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006228:	2b00      	cmp	r3, #0
 800622a:	d00a      	beq.n	8006242 <HAL_RCCEx_PeriphCLKConfig+0x3ca>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 800622c:	4b4d      	ldr	r3, [pc, #308]	; (8006364 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800622e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006232:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 8006236:	687b      	ldr	r3, [r7, #4]
 8006238:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800623a:	494a      	ldr	r1, [pc, #296]	; (8006364 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800623c:	4313      	orrs	r3, r2
 800623e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8006242:	687b      	ldr	r3, [r7, #4]
 8006244:	681b      	ldr	r3, [r3, #0]
 8006246:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800624a:	2b00      	cmp	r3, #0
 800624c:	d00a      	beq.n	8006264 <HAL_RCCEx_PeriphCLKConfig+0x3ec>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 800624e:	4b45      	ldr	r3, [pc, #276]	; (8006364 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8006250:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006254:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8006258:	687b      	ldr	r3, [r7, #4]
 800625a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800625c:	4941      	ldr	r1, [pc, #260]	; (8006364 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800625e:	4313      	orrs	r3, r2
 8006260:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(I2C4)

  /*-------------------------- I2C4 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8006264:	687b      	ldr	r3, [r7, #4]
 8006266:	681b      	ldr	r3, [r3, #0]
 8006268:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800626c:	2b00      	cmp	r3, #0
 800626e:	d00a      	beq.n	8006286 <HAL_RCCEx_PeriphCLKConfig+0x40e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8006270:	4b3c      	ldr	r3, [pc, #240]	; (8006364 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8006272:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8006276:	f023 0203 	bic.w	r2, r3, #3
 800627a:	687b      	ldr	r3, [r7, #4]
 800627c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800627e:	4939      	ldr	r1, [pc, #228]	; (8006364 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8006280:	4313      	orrs	r3, r2
 8006282:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8006286:	687b      	ldr	r3, [r7, #4]
 8006288:	681b      	ldr	r3, [r3, #0]
 800628a:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800628e:	2b00      	cmp	r3, #0
 8006290:	d028      	beq.n	80062e4 <HAL_RCCEx_PeriphCLKConfig+0x46c>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8006292:	4b34      	ldr	r3, [pc, #208]	; (8006364 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8006294:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006298:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 800629c:	687b      	ldr	r3, [r7, #4]
 800629e:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80062a0:	4930      	ldr	r1, [pc, #192]	; (8006364 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80062a2:	4313      	orrs	r3, r2
 80062a4:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 80062a8:	687b      	ldr	r3, [r7, #4]
 80062aa:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80062ac:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 80062b0:	d106      	bne.n	80062c0 <HAL_RCCEx_PeriphCLKConfig+0x448>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80062b2:	4b2c      	ldr	r3, [pc, #176]	; (8006364 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80062b4:	68db      	ldr	r3, [r3, #12]
 80062b6:	4a2b      	ldr	r2, [pc, #172]	; (8006364 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80062b8:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80062bc:	60d3      	str	r3, [r2, #12]
 80062be:	e011      	b.n	80062e4 <HAL_RCCEx_PeriphCLKConfig+0x46c>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 80062c0:	687b      	ldr	r3, [r7, #4]
 80062c2:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80062c4:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 80062c8:	d10c      	bne.n	80062e4 <HAL_RCCEx_PeriphCLKConfig+0x46c>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 80062ca:	687b      	ldr	r3, [r7, #4]
 80062cc:	3304      	adds	r3, #4
 80062ce:	2101      	movs	r1, #1
 80062d0:	4618      	mov	r0, r3
 80062d2:	f000 f909 	bl	80064e8 <RCCEx_PLLSAI1_Config>
 80062d6:	4603      	mov	r3, r0
 80062d8:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 80062da:	7cfb      	ldrb	r3, [r7, #19]
 80062dc:	2b00      	cmp	r3, #0
 80062de:	d001      	beq.n	80062e4 <HAL_RCCEx_PeriphCLKConfig+0x46c>
        {
          /* set overall return value */
          status = ret;
 80062e0:	7cfb      	ldrb	r3, [r7, #19]
 80062e2:	74bb      	strb	r3, [r7, #18]
#endif /* USB_OTG_FS || USB */

#if defined(SDMMC1)

  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 80062e4:	687b      	ldr	r3, [r7, #4]
 80062e6:	681b      	ldr	r3, [r3, #0]
 80062e8:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80062ec:	2b00      	cmp	r3, #0
 80062ee:	d04d      	beq.n	800638c <HAL_RCCEx_PeriphCLKConfig+0x514>
  {
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 80062f0:	687b      	ldr	r3, [r7, #4]
 80062f2:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80062f4:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 80062f8:	d108      	bne.n	800630c <HAL_RCCEx_PeriphCLKConfig+0x494>
 80062fa:	4b1a      	ldr	r3, [pc, #104]	; (8006364 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80062fc:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8006300:	4a18      	ldr	r2, [pc, #96]	; (8006364 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8006302:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8006306:	f8c2 309c 	str.w	r3, [r2, #156]	; 0x9c
 800630a:	e012      	b.n	8006332 <HAL_RCCEx_PeriphCLKConfig+0x4ba>
 800630c:	4b15      	ldr	r3, [pc, #84]	; (8006364 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800630e:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8006312:	4a14      	ldr	r2, [pc, #80]	; (8006364 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8006314:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8006318:	f8c2 309c 	str.w	r3, [r2, #156]	; 0x9c
 800631c:	4b11      	ldr	r3, [pc, #68]	; (8006364 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800631e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006322:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8006326:	687b      	ldr	r3, [r7, #4]
 8006328:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800632a:	490e      	ldr	r1, [pc, #56]	; (8006364 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800632c:	4313      	orrs	r3, r2
 800632e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 8006332:	687b      	ldr	r3, [r7, #4]
 8006334:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8006336:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800633a:	d106      	bne.n	800634a <HAL_RCCEx_PeriphCLKConfig+0x4d2>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800633c:	4b09      	ldr	r3, [pc, #36]	; (8006364 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800633e:	68db      	ldr	r3, [r3, #12]
 8006340:	4a08      	ldr	r2, [pc, #32]	; (8006364 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8006342:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8006346:	60d3      	str	r3, [r2, #12]
 8006348:	e020      	b.n	800638c <HAL_RCCEx_PeriphCLKConfig+0x514>
    }
#if defined(RCC_CCIPR2_SDMMCSEL)
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLP) /* PLL "P" ? */
 800634a:	687b      	ldr	r3, [r7, #4]
 800634c:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800634e:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8006352:	d109      	bne.n	8006368 <HAL_RCCEx_PeriphCLKConfig+0x4f0>
    {
      /* Enable PLLSAI3CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8006354:	4b03      	ldr	r3, [pc, #12]	; (8006364 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8006356:	68db      	ldr	r3, [r3, #12]
 8006358:	4a02      	ldr	r2, [pc, #8]	; (8006364 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800635a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800635e:	60d3      	str	r3, [r2, #12]
 8006360:	e014      	b.n	800638c <HAL_RCCEx_PeriphCLKConfig+0x514>
 8006362:	bf00      	nop
 8006364:	40021000 	.word	0x40021000
    }
#endif
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 8006368:	687b      	ldr	r3, [r7, #4]
 800636a:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800636c:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8006370:	d10c      	bne.n	800638c <HAL_RCCEx_PeriphCLKConfig+0x514>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8006372:	687b      	ldr	r3, [r7, #4]
 8006374:	3304      	adds	r3, #4
 8006376:	2101      	movs	r1, #1
 8006378:	4618      	mov	r0, r3
 800637a:	f000 f8b5 	bl	80064e8 <RCCEx_PLLSAI1_Config>
 800637e:	4603      	mov	r3, r0
 8006380:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8006382:	7cfb      	ldrb	r3, [r7, #19]
 8006384:	2b00      	cmp	r3, #0
 8006386:	d001      	beq.n	800638c <HAL_RCCEx_PeriphCLKConfig+0x514>
      {
        /* set overall return value */
        status = ret;
 8006388:	7cfb      	ldrb	r3, [r7, #19]
 800638a:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 800638c:	687b      	ldr	r3, [r7, #4]
 800638e:	681b      	ldr	r3, [r3, #0]
 8006390:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8006394:	2b00      	cmp	r3, #0
 8006396:	d028      	beq.n	80063ea <HAL_RCCEx_PeriphCLKConfig+0x572>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8006398:	4b4a      	ldr	r3, [pc, #296]	; (80064c4 <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 800639a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800639e:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 80063a2:	687b      	ldr	r3, [r7, #4]
 80063a4:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80063a6:	4947      	ldr	r1, [pc, #284]	; (80064c4 <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 80063a8:	4313      	orrs	r3, r2
 80063aa:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 80063ae:	687b      	ldr	r3, [r7, #4]
 80063b0:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80063b2:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 80063b6:	d106      	bne.n	80063c6 <HAL_RCCEx_PeriphCLKConfig+0x54e>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80063b8:	4b42      	ldr	r3, [pc, #264]	; (80064c4 <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 80063ba:	68db      	ldr	r3, [r3, #12]
 80063bc:	4a41      	ldr	r2, [pc, #260]	; (80064c4 <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 80063be:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80063c2:	60d3      	str	r3, [r2, #12]
 80063c4:	e011      	b.n	80063ea <HAL_RCCEx_PeriphCLKConfig+0x572>
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 80063c6:	687b      	ldr	r3, [r7, #4]
 80063c8:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80063ca:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 80063ce:	d10c      	bne.n	80063ea <HAL_RCCEx_PeriphCLKConfig+0x572>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 80063d0:	687b      	ldr	r3, [r7, #4]
 80063d2:	3304      	adds	r3, #4
 80063d4:	2101      	movs	r1, #1
 80063d6:	4618      	mov	r0, r3
 80063d8:	f000 f886 	bl	80064e8 <RCCEx_PLLSAI1_Config>
 80063dc:	4603      	mov	r3, r0
 80063de:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 80063e0:	7cfb      	ldrb	r3, [r7, #19]
 80063e2:	2b00      	cmp	r3, #0
 80063e4:	d001      	beq.n	80063ea <HAL_RCCEx_PeriphCLKConfig+0x572>
      {
        /* set overall return value */
        status = ret;
 80063e6:	7cfb      	ldrb	r3, [r7, #19]
 80063e8:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 80063ea:	687b      	ldr	r3, [r7, #4]
 80063ec:	681b      	ldr	r3, [r3, #0]
 80063ee:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80063f2:	2b00      	cmp	r3, #0
 80063f4:	d01e      	beq.n	8006434 <HAL_RCCEx_PeriphCLKConfig+0x5bc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 80063f6:	4b33      	ldr	r3, [pc, #204]	; (80064c4 <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 80063f8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80063fc:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 8006400:	687b      	ldr	r3, [r7, #4]
 8006402:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8006406:	492f      	ldr	r1, [pc, #188]	; (80064c4 <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 8006408:	4313      	orrs	r3, r2
 800640a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 800640e:	687b      	ldr	r3, [r7, #4]
 8006410:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8006414:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8006418:	d10c      	bne.n	8006434 <HAL_RCCEx_PeriphCLKConfig+0x5bc>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 800641a:	687b      	ldr	r3, [r7, #4]
 800641c:	3304      	adds	r3, #4
 800641e:	2102      	movs	r1, #2
 8006420:	4618      	mov	r0, r3
 8006422:	f000 f861 	bl	80064e8 <RCCEx_PLLSAI1_Config>
 8006426:	4603      	mov	r3, r0
 8006428:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 800642a:	7cfb      	ldrb	r3, [r7, #19]
 800642c:	2b00      	cmp	r3, #0
 800642e:	d001      	beq.n	8006434 <HAL_RCCEx_PeriphCLKConfig+0x5bc>
      {
        /* set overall return value */
        status = ret;
 8006430:	7cfb      	ldrb	r3, [r7, #19]
 8006432:	74bb      	strb	r3, [r7, #18]
#endif /* SWPMI1 */

#if defined(DFSDM1_Filter0)

  /*-------------------------- DFSDM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8006434:	687b      	ldr	r3, [r7, #4]
 8006436:	681b      	ldr	r3, [r3, #0]
 8006438:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800643c:	2b00      	cmp	r3, #0
 800643e:	d00b      	beq.n	8006458 <HAL_RCCEx_PeriphCLKConfig+0x5e0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8006440:	4b20      	ldr	r3, [pc, #128]	; (80064c4 <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 8006442:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8006446:	f023 0204 	bic.w	r2, r3, #4
 800644a:	687b      	ldr	r3, [r7, #4]
 800644c:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8006450:	491c      	ldr	r1, [pc, #112]	; (80064c4 <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 8006452:	4313      	orrs	r3, r2
 8006454:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c
  }

#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
  /*-------------------------- DFSDM1 audio clock source configuration -------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1AUDIO) == RCC_PERIPHCLK_DFSDM1AUDIO)
 8006458:	687b      	ldr	r3, [r7, #4]
 800645a:	681b      	ldr	r3, [r3, #0]
 800645c:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8006460:	2b00      	cmp	r3, #0
 8006462:	d00b      	beq.n	800647c <HAL_RCCEx_PeriphCLKConfig+0x604>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1AUDIOCLKSOURCE(PeriphClkInit->Dfsdm1AudioClockSelection));

    /* Configure the DFSDM1 interface audio clock source */
    __HAL_RCC_DFSDM1AUDIO_CONFIG(PeriphClkInit->Dfsdm1AudioClockSelection);
 8006464:	4b17      	ldr	r3, [pc, #92]	; (80064c4 <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 8006466:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 800646a:	f023 0218 	bic.w	r2, r3, #24
 800646e:	687b      	ldr	r3, [r7, #4]
 8006470:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006474:	4913      	ldr	r1, [pc, #76]	; (80064c4 <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 8006476:	4313      	orrs	r3, r2
 8006478:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c
#endif /* DSI */

#if defined(OCTOSPI1) || defined(OCTOSPI2)

  /*-------------------------- OctoSPIx clock source configuration ----------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_OSPI) == RCC_PERIPHCLK_OSPI)
 800647c:	687b      	ldr	r3, [r7, #4]
 800647e:	681b      	ldr	r3, [r3, #0]
 8006480:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8006484:	2b00      	cmp	r3, #0
 8006486:	d017      	beq.n	80064b8 <HAL_RCCEx_PeriphCLKConfig+0x640>
  {
    /* Check the parameters */
    assert_param(IS_RCC_OSPICLKSOURCE(PeriphClkInit->OspiClockSelection));

    /* Configure the OctoSPI clock source */
    __HAL_RCC_OSPI_CONFIG(PeriphClkInit->OspiClockSelection);
 8006488:	4b0e      	ldr	r3, [pc, #56]	; (80064c4 <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 800648a:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 800648e:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8006492:	687b      	ldr	r3, [r7, #4]
 8006494:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8006498:	490a      	ldr	r1, [pc, #40]	; (80064c4 <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 800649a:	4313      	orrs	r3, r2
 800649c:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c

    if(PeriphClkInit->OspiClockSelection == RCC_OSPICLKSOURCE_PLL)
 80064a0:	687b      	ldr	r3, [r7, #4]
 80064a2:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80064a6:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 80064aa:	d105      	bne.n	80064b8 <HAL_RCCEx_PeriphCLKConfig+0x640>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80064ac:	4b05      	ldr	r3, [pc, #20]	; (80064c4 <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 80064ae:	68db      	ldr	r3, [r3, #12]
 80064b0:	4a04      	ldr	r2, [pc, #16]	; (80064c4 <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 80064b2:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80064b6:	60d3      	str	r3, [r2, #12]
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 80064b8:	7cbb      	ldrb	r3, [r7, #18]
}
 80064ba:	4618      	mov	r0, r3
 80064bc:	3718      	adds	r7, #24
 80064be:	46bd      	mov	sp, r7
 80064c0:	bd80      	pop	{r7, pc}
 80064c2:	bf00      	nop
 80064c4:	40021000 	.word	0x40021000

080064c8 <HAL_RCCEx_EnableMSIPLLMode>:
  * @note   Prior to enable the PLL-mode of the MSI for automatic hardware
  *         calibration LSE oscillator is to be enabled with HAL_RCC_OscConfig().
  * @retval None
  */
void HAL_RCCEx_EnableMSIPLLMode(void)
{
 80064c8:	b480      	push	{r7}
 80064ca:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_MSIPLLEN) ;
 80064cc:	4b05      	ldr	r3, [pc, #20]	; (80064e4 <HAL_RCCEx_EnableMSIPLLMode+0x1c>)
 80064ce:	681b      	ldr	r3, [r3, #0]
 80064d0:	4a04      	ldr	r2, [pc, #16]	; (80064e4 <HAL_RCCEx_EnableMSIPLLMode+0x1c>)
 80064d2:	f043 0304 	orr.w	r3, r3, #4
 80064d6:	6013      	str	r3, [r2, #0]
}
 80064d8:	bf00      	nop
 80064da:	46bd      	mov	sp, r7
 80064dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80064e0:	4770      	bx	lr
 80064e2:	bf00      	nop
 80064e4:	40021000 	.word	0x40021000

080064e8 <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 80064e8:	b580      	push	{r7, lr}
 80064ea:	b084      	sub	sp, #16
 80064ec:	af00      	add	r7, sp, #0
 80064ee:	6078      	str	r0, [r7, #4]
 80064f0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 80064f2:	2300      	movs	r3, #0
 80064f4:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 80064f6:	4b70      	ldr	r3, [pc, #448]	; (80066b8 <RCCEx_PLLSAI1_Config+0x1d0>)
 80064f8:	68db      	ldr	r3, [r3, #12]
 80064fa:	f003 0303 	and.w	r3, r3, #3
 80064fe:	2b00      	cmp	r3, #0
 8006500:	d00e      	beq.n	8006520 <RCCEx_PLLSAI1_Config+0x38>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 8006502:	4b6d      	ldr	r3, [pc, #436]	; (80066b8 <RCCEx_PLLSAI1_Config+0x1d0>)
 8006504:	68db      	ldr	r3, [r3, #12]
 8006506:	f003 0203 	and.w	r2, r3, #3
 800650a:	687b      	ldr	r3, [r7, #4]
 800650c:	681b      	ldr	r3, [r3, #0]
 800650e:	429a      	cmp	r2, r3
 8006510:	d103      	bne.n	800651a <RCCEx_PLLSAI1_Config+0x32>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 8006512:	687b      	ldr	r3, [r7, #4]
 8006514:	681b      	ldr	r3, [r3, #0]
       ||
 8006516:	2b00      	cmp	r3, #0
 8006518:	d13f      	bne.n	800659a <RCCEx_PLLSAI1_Config+0xb2>
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
#endif
      )
    {
      status = HAL_ERROR;
 800651a:	2301      	movs	r3, #1
 800651c:	73fb      	strb	r3, [r7, #15]
 800651e:	e03c      	b.n	800659a <RCCEx_PLLSAI1_Config+0xb2>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 8006520:	687b      	ldr	r3, [r7, #4]
 8006522:	681b      	ldr	r3, [r3, #0]
 8006524:	2b02      	cmp	r3, #2
 8006526:	d00c      	beq.n	8006542 <RCCEx_PLLSAI1_Config+0x5a>
 8006528:	2b03      	cmp	r3, #3
 800652a:	d013      	beq.n	8006554 <RCCEx_PLLSAI1_Config+0x6c>
 800652c:	2b01      	cmp	r3, #1
 800652e:	d120      	bne.n	8006572 <RCCEx_PLLSAI1_Config+0x8a>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8006530:	4b61      	ldr	r3, [pc, #388]	; (80066b8 <RCCEx_PLLSAI1_Config+0x1d0>)
 8006532:	681b      	ldr	r3, [r3, #0]
 8006534:	f003 0302 	and.w	r3, r3, #2
 8006538:	2b00      	cmp	r3, #0
 800653a:	d11d      	bne.n	8006578 <RCCEx_PLLSAI1_Config+0x90>
      {
        status = HAL_ERROR;
 800653c:	2301      	movs	r3, #1
 800653e:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8006540:	e01a      	b.n	8006578 <RCCEx_PLLSAI1_Config+0x90>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8006542:	4b5d      	ldr	r3, [pc, #372]	; (80066b8 <RCCEx_PLLSAI1_Config+0x1d0>)
 8006544:	681b      	ldr	r3, [r3, #0]
 8006546:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800654a:	2b00      	cmp	r3, #0
 800654c:	d116      	bne.n	800657c <RCCEx_PLLSAI1_Config+0x94>
      {
        status = HAL_ERROR;
 800654e:	2301      	movs	r3, #1
 8006550:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8006552:	e013      	b.n	800657c <RCCEx_PLLSAI1_Config+0x94>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8006554:	4b58      	ldr	r3, [pc, #352]	; (80066b8 <RCCEx_PLLSAI1_Config+0x1d0>)
 8006556:	681b      	ldr	r3, [r3, #0]
 8006558:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800655c:	2b00      	cmp	r3, #0
 800655e:	d10f      	bne.n	8006580 <RCCEx_PLLSAI1_Config+0x98>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8006560:	4b55      	ldr	r3, [pc, #340]	; (80066b8 <RCCEx_PLLSAI1_Config+0x1d0>)
 8006562:	681b      	ldr	r3, [r3, #0]
 8006564:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8006568:	2b00      	cmp	r3, #0
 800656a:	d109      	bne.n	8006580 <RCCEx_PLLSAI1_Config+0x98>
        {
          status = HAL_ERROR;
 800656c:	2301      	movs	r3, #1
 800656e:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8006570:	e006      	b.n	8006580 <RCCEx_PLLSAI1_Config+0x98>
    default:
      status = HAL_ERROR;
 8006572:	2301      	movs	r3, #1
 8006574:	73fb      	strb	r3, [r7, #15]
      break;
 8006576:	e004      	b.n	8006582 <RCCEx_PLLSAI1_Config+0x9a>
      break;
 8006578:	bf00      	nop
 800657a:	e002      	b.n	8006582 <RCCEx_PLLSAI1_Config+0x9a>
      break;
 800657c:	bf00      	nop
 800657e:	e000      	b.n	8006582 <RCCEx_PLLSAI1_Config+0x9a>
      break;
 8006580:	bf00      	nop
    }

    if(status == HAL_OK)
 8006582:	7bfb      	ldrb	r3, [r7, #15]
 8006584:	2b00      	cmp	r3, #0
 8006586:	d108      	bne.n	800659a <RCCEx_PLLSAI1_Config+0xb2>
    {
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
 8006588:	4b4b      	ldr	r3, [pc, #300]	; (80066b8 <RCCEx_PLLSAI1_Config+0x1d0>)
 800658a:	68db      	ldr	r3, [r3, #12]
 800658c:	f023 0203 	bic.w	r2, r3, #3
 8006590:	687b      	ldr	r3, [r7, #4]
 8006592:	681b      	ldr	r3, [r3, #0]
 8006594:	4948      	ldr	r1, [pc, #288]	; (80066b8 <RCCEx_PLLSAI1_Config+0x1d0>)
 8006596:	4313      	orrs	r3, r2
 8006598:	60cb      	str	r3, [r1, #12]
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
#endif
    }
  }

  if(status == HAL_OK)
 800659a:	7bfb      	ldrb	r3, [r7, #15]
 800659c:	2b00      	cmp	r3, #0
 800659e:	f040 8086 	bne.w	80066ae <RCCEx_PLLSAI1_Config+0x1c6>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 80065a2:	4b45      	ldr	r3, [pc, #276]	; (80066b8 <RCCEx_PLLSAI1_Config+0x1d0>)
 80065a4:	681b      	ldr	r3, [r3, #0]
 80065a6:	4a44      	ldr	r2, [pc, #272]	; (80066b8 <RCCEx_PLLSAI1_Config+0x1d0>)
 80065a8:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 80065ac:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80065ae:	f7fb ff55 	bl	800245c <HAL_GetTick>
 80065b2:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 80065b4:	e009      	b.n	80065ca <RCCEx_PLLSAI1_Config+0xe2>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 80065b6:	f7fb ff51 	bl	800245c <HAL_GetTick>
 80065ba:	4602      	mov	r2, r0
 80065bc:	68bb      	ldr	r3, [r7, #8]
 80065be:	1ad3      	subs	r3, r2, r3
 80065c0:	2b02      	cmp	r3, #2
 80065c2:	d902      	bls.n	80065ca <RCCEx_PLLSAI1_Config+0xe2>
      {
        status = HAL_TIMEOUT;
 80065c4:	2303      	movs	r3, #3
 80065c6:	73fb      	strb	r3, [r7, #15]
        break;
 80065c8:	e005      	b.n	80065d6 <RCCEx_PLLSAI1_Config+0xee>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 80065ca:	4b3b      	ldr	r3, [pc, #236]	; (80066b8 <RCCEx_PLLSAI1_Config+0x1d0>)
 80065cc:	681b      	ldr	r3, [r3, #0]
 80065ce:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80065d2:	2b00      	cmp	r3, #0
 80065d4:	d1ef      	bne.n	80065b6 <RCCEx_PLLSAI1_Config+0xce>
      }
    }

    if(status == HAL_OK)
 80065d6:	7bfb      	ldrb	r3, [r7, #15]
 80065d8:	2b00      	cmp	r3, #0
 80065da:	d168      	bne.n	80066ae <RCCEx_PLLSAI1_Config+0x1c6>
    {
      if(Divider == DIVIDER_P_UPDATE)
 80065dc:	683b      	ldr	r3, [r7, #0]
 80065de:	2b00      	cmp	r3, #0
 80065e0:	d113      	bne.n	800660a <RCCEx_PLLSAI1_Config+0x122>
        assert_param(IS_RCC_PLLSAI1P_VALUE(PllSai1->PLLSAI1P));
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)

        /* Configure the PLLSAI1 Division factor M, P and Multiplication factor N*/
#if defined(RCC_PLLSAI1P_DIV_2_31_SUPPORT)
        MODIFY_REG(RCC->PLLSAI1CFGR,
 80065e2:	4b35      	ldr	r3, [pc, #212]	; (80066b8 <RCCEx_PLLSAI1_Config+0x1d0>)
 80065e4:	691a      	ldr	r2, [r3, #16]
 80065e6:	4b35      	ldr	r3, [pc, #212]	; (80066bc <RCCEx_PLLSAI1_Config+0x1d4>)
 80065e8:	4013      	ands	r3, r2
 80065ea:	687a      	ldr	r2, [r7, #4]
 80065ec:	6892      	ldr	r2, [r2, #8]
 80065ee:	0211      	lsls	r1, r2, #8
 80065f0:	687a      	ldr	r2, [r7, #4]
 80065f2:	68d2      	ldr	r2, [r2, #12]
 80065f4:	06d2      	lsls	r2, r2, #27
 80065f6:	4311      	orrs	r1, r2
 80065f8:	687a      	ldr	r2, [r7, #4]
 80065fa:	6852      	ldr	r2, [r2, #4]
 80065fc:	3a01      	subs	r2, #1
 80065fe:	0112      	lsls	r2, r2, #4
 8006600:	430a      	orrs	r2, r1
 8006602:	492d      	ldr	r1, [pc, #180]	; (80066b8 <RCCEx_PLLSAI1_Config+0x1d0>)
 8006604:	4313      	orrs	r3, r2
 8006606:	610b      	str	r3, [r1, #16]
 8006608:	e02d      	b.n	8006666 <RCCEx_PLLSAI1_Config+0x17e>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 800660a:	683b      	ldr	r3, [r7, #0]
 800660c:	2b01      	cmp	r3, #1
 800660e:	d115      	bne.n	800663c <RCCEx_PLLSAI1_Config+0x154>
      {
        assert_param(IS_RCC_PLLSAI1Q_VALUE(PllSai1->PLLSAI1Q));
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
        /* Configure the PLLSAI1 Division factor M, Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8006610:	4b29      	ldr	r3, [pc, #164]	; (80066b8 <RCCEx_PLLSAI1_Config+0x1d0>)
 8006612:	691a      	ldr	r2, [r3, #16]
 8006614:	4b2a      	ldr	r3, [pc, #168]	; (80066c0 <RCCEx_PLLSAI1_Config+0x1d8>)
 8006616:	4013      	ands	r3, r2
 8006618:	687a      	ldr	r2, [r7, #4]
 800661a:	6892      	ldr	r2, [r2, #8]
 800661c:	0211      	lsls	r1, r2, #8
 800661e:	687a      	ldr	r2, [r7, #4]
 8006620:	6912      	ldr	r2, [r2, #16]
 8006622:	0852      	lsrs	r2, r2, #1
 8006624:	3a01      	subs	r2, #1
 8006626:	0552      	lsls	r2, r2, #21
 8006628:	4311      	orrs	r1, r2
 800662a:	687a      	ldr	r2, [r7, #4]
 800662c:	6852      	ldr	r2, [r2, #4]
 800662e:	3a01      	subs	r2, #1
 8006630:	0112      	lsls	r2, r2, #4
 8006632:	430a      	orrs	r2, r1
 8006634:	4920      	ldr	r1, [pc, #128]	; (80066b8 <RCCEx_PLLSAI1_Config+0x1d0>)
 8006636:	4313      	orrs	r3, r2
 8006638:	610b      	str	r3, [r1, #16]
 800663a:	e014      	b.n	8006666 <RCCEx_PLLSAI1_Config+0x17e>
      else
      {
        assert_param(IS_RCC_PLLSAI1R_VALUE(PllSai1->PLLSAI1R));
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
        /* Configure the PLLSAI1 Division factor M, R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 800663c:	4b1e      	ldr	r3, [pc, #120]	; (80066b8 <RCCEx_PLLSAI1_Config+0x1d0>)
 800663e:	691a      	ldr	r2, [r3, #16]
 8006640:	4b20      	ldr	r3, [pc, #128]	; (80066c4 <RCCEx_PLLSAI1_Config+0x1dc>)
 8006642:	4013      	ands	r3, r2
 8006644:	687a      	ldr	r2, [r7, #4]
 8006646:	6892      	ldr	r2, [r2, #8]
 8006648:	0211      	lsls	r1, r2, #8
 800664a:	687a      	ldr	r2, [r7, #4]
 800664c:	6952      	ldr	r2, [r2, #20]
 800664e:	0852      	lsrs	r2, r2, #1
 8006650:	3a01      	subs	r2, #1
 8006652:	0652      	lsls	r2, r2, #25
 8006654:	4311      	orrs	r1, r2
 8006656:	687a      	ldr	r2, [r7, #4]
 8006658:	6852      	ldr	r2, [r2, #4]
 800665a:	3a01      	subs	r2, #1
 800665c:	0112      	lsls	r2, r2, #4
 800665e:	430a      	orrs	r2, r1
 8006660:	4915      	ldr	r1, [pc, #84]	; (80066b8 <RCCEx_PLLSAI1_Config+0x1d0>)
 8006662:	4313      	orrs	r3, r2
 8006664:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 8006666:	4b14      	ldr	r3, [pc, #80]	; (80066b8 <RCCEx_PLLSAI1_Config+0x1d0>)
 8006668:	681b      	ldr	r3, [r3, #0]
 800666a:	4a13      	ldr	r2, [pc, #76]	; (80066b8 <RCCEx_PLLSAI1_Config+0x1d0>)
 800666c:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8006670:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006672:	f7fb fef3 	bl	800245c <HAL_GetTick>
 8006676:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8006678:	e009      	b.n	800668e <RCCEx_PLLSAI1_Config+0x1a6>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 800667a:	f7fb feef 	bl	800245c <HAL_GetTick>
 800667e:	4602      	mov	r2, r0
 8006680:	68bb      	ldr	r3, [r7, #8]
 8006682:	1ad3      	subs	r3, r2, r3
 8006684:	2b02      	cmp	r3, #2
 8006686:	d902      	bls.n	800668e <RCCEx_PLLSAI1_Config+0x1a6>
        {
          status = HAL_TIMEOUT;
 8006688:	2303      	movs	r3, #3
 800668a:	73fb      	strb	r3, [r7, #15]
          break;
 800668c:	e005      	b.n	800669a <RCCEx_PLLSAI1_Config+0x1b2>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 800668e:	4b0a      	ldr	r3, [pc, #40]	; (80066b8 <RCCEx_PLLSAI1_Config+0x1d0>)
 8006690:	681b      	ldr	r3, [r3, #0]
 8006692:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8006696:	2b00      	cmp	r3, #0
 8006698:	d0ef      	beq.n	800667a <RCCEx_PLLSAI1_Config+0x192>
        }
      }

      if(status == HAL_OK)
 800669a:	7bfb      	ldrb	r3, [r7, #15]
 800669c:	2b00      	cmp	r3, #0
 800669e:	d106      	bne.n	80066ae <RCCEx_PLLSAI1_Config+0x1c6>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 80066a0:	4b05      	ldr	r3, [pc, #20]	; (80066b8 <RCCEx_PLLSAI1_Config+0x1d0>)
 80066a2:	691a      	ldr	r2, [r3, #16]
 80066a4:	687b      	ldr	r3, [r7, #4]
 80066a6:	699b      	ldr	r3, [r3, #24]
 80066a8:	4903      	ldr	r1, [pc, #12]	; (80066b8 <RCCEx_PLLSAI1_Config+0x1d0>)
 80066aa:	4313      	orrs	r3, r2
 80066ac:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 80066ae:	7bfb      	ldrb	r3, [r7, #15]
}
 80066b0:	4618      	mov	r0, r3
 80066b2:	3710      	adds	r7, #16
 80066b4:	46bd      	mov	sp, r7
 80066b6:	bd80      	pop	{r7, pc}
 80066b8:	40021000 	.word	0x40021000
 80066bc:	07ff800f 	.word	0x07ff800f
 80066c0:	ff9f800f 	.word	0xff9f800f
 80066c4:	f9ff800f 	.word	0xf9ff800f

080066c8 <RCCEx_PLLSAI2_Config>:
  * @note   PLLSAI2 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI2_Config(RCC_PLLSAI2InitTypeDef *PllSai2, uint32_t Divider)
{
 80066c8:	b580      	push	{r7, lr}
 80066ca:	b084      	sub	sp, #16
 80066cc:	af00      	add	r7, sp, #0
 80066ce:	6078      	str	r0, [r7, #4]
 80066d0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 80066d2:	2300      	movs	r3, #0
 80066d4:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI2M_VALUE(PllSai2->PLLSAI2M));
  assert_param(IS_RCC_PLLSAI2N_VALUE(PllSai2->PLLSAI2N));
  assert_param(IS_RCC_PLLSAI2CLOCKOUT_VALUE(PllSai2->PLLSAI2ClockOut));

  /* Check that PLLSAI2 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 80066d6:	4b70      	ldr	r3, [pc, #448]	; (8006898 <RCCEx_PLLSAI2_Config+0x1d0>)
 80066d8:	68db      	ldr	r3, [r3, #12]
 80066da:	f003 0303 	and.w	r3, r3, #3
 80066de:	2b00      	cmp	r3, #0
 80066e0:	d00e      	beq.n	8006700 <RCCEx_PLLSAI2_Config+0x38>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai2->PLLSAI2Source)
 80066e2:	4b6d      	ldr	r3, [pc, #436]	; (8006898 <RCCEx_PLLSAI2_Config+0x1d0>)
 80066e4:	68db      	ldr	r3, [r3, #12]
 80066e6:	f003 0203 	and.w	r2, r3, #3
 80066ea:	687b      	ldr	r3, [r7, #4]
 80066ec:	681b      	ldr	r3, [r3, #0]
 80066ee:	429a      	cmp	r2, r3
 80066f0:	d103      	bne.n	80066fa <RCCEx_PLLSAI2_Config+0x32>
       ||
       (PllSai2->PLLSAI2Source == RCC_PLLSOURCE_NONE)
 80066f2:	687b      	ldr	r3, [r7, #4]
 80066f4:	681b      	ldr	r3, [r3, #0]
       ||
 80066f6:	2b00      	cmp	r3, #0
 80066f8:	d13f      	bne.n	800677a <RCCEx_PLLSAI2_Config+0xb2>
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai2->PLLSAI2M)
#endif
      )
    {
      status = HAL_ERROR;
 80066fa:	2301      	movs	r3, #1
 80066fc:	73fb      	strb	r3, [r7, #15]
 80066fe:	e03c      	b.n	800677a <RCCEx_PLLSAI2_Config+0xb2>
    }
  }
  else
  {
    /* Check PLLSAI2 clock source availability */
    switch(PllSai2->PLLSAI2Source)
 8006700:	687b      	ldr	r3, [r7, #4]
 8006702:	681b      	ldr	r3, [r3, #0]
 8006704:	2b02      	cmp	r3, #2
 8006706:	d00c      	beq.n	8006722 <RCCEx_PLLSAI2_Config+0x5a>
 8006708:	2b03      	cmp	r3, #3
 800670a:	d013      	beq.n	8006734 <RCCEx_PLLSAI2_Config+0x6c>
 800670c:	2b01      	cmp	r3, #1
 800670e:	d120      	bne.n	8006752 <RCCEx_PLLSAI2_Config+0x8a>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8006710:	4b61      	ldr	r3, [pc, #388]	; (8006898 <RCCEx_PLLSAI2_Config+0x1d0>)
 8006712:	681b      	ldr	r3, [r3, #0]
 8006714:	f003 0302 	and.w	r3, r3, #2
 8006718:	2b00      	cmp	r3, #0
 800671a:	d11d      	bne.n	8006758 <RCCEx_PLLSAI2_Config+0x90>
      {
        status = HAL_ERROR;
 800671c:	2301      	movs	r3, #1
 800671e:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8006720:	e01a      	b.n	8006758 <RCCEx_PLLSAI2_Config+0x90>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8006722:	4b5d      	ldr	r3, [pc, #372]	; (8006898 <RCCEx_PLLSAI2_Config+0x1d0>)
 8006724:	681b      	ldr	r3, [r3, #0]
 8006726:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800672a:	2b00      	cmp	r3, #0
 800672c:	d116      	bne.n	800675c <RCCEx_PLLSAI2_Config+0x94>
      {
        status = HAL_ERROR;
 800672e:	2301      	movs	r3, #1
 8006730:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8006732:	e013      	b.n	800675c <RCCEx_PLLSAI2_Config+0x94>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8006734:	4b58      	ldr	r3, [pc, #352]	; (8006898 <RCCEx_PLLSAI2_Config+0x1d0>)
 8006736:	681b      	ldr	r3, [r3, #0]
 8006738:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800673c:	2b00      	cmp	r3, #0
 800673e:	d10f      	bne.n	8006760 <RCCEx_PLLSAI2_Config+0x98>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8006740:	4b55      	ldr	r3, [pc, #340]	; (8006898 <RCCEx_PLLSAI2_Config+0x1d0>)
 8006742:	681b      	ldr	r3, [r3, #0]
 8006744:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8006748:	2b00      	cmp	r3, #0
 800674a:	d109      	bne.n	8006760 <RCCEx_PLLSAI2_Config+0x98>
        {
          status = HAL_ERROR;
 800674c:	2301      	movs	r3, #1
 800674e:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8006750:	e006      	b.n	8006760 <RCCEx_PLLSAI2_Config+0x98>
    default:
      status = HAL_ERROR;
 8006752:	2301      	movs	r3, #1
 8006754:	73fb      	strb	r3, [r7, #15]
      break;
 8006756:	e004      	b.n	8006762 <RCCEx_PLLSAI2_Config+0x9a>
      break;
 8006758:	bf00      	nop
 800675a:	e002      	b.n	8006762 <RCCEx_PLLSAI2_Config+0x9a>
      break;
 800675c:	bf00      	nop
 800675e:	e000      	b.n	8006762 <RCCEx_PLLSAI2_Config+0x9a>
      break;
 8006760:	bf00      	nop
    }

    if(status == HAL_OK)
 8006762:	7bfb      	ldrb	r3, [r7, #15]
 8006764:	2b00      	cmp	r3, #0
 8006766:	d108      	bne.n	800677a <RCCEx_PLLSAI2_Config+0xb2>
    {
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
      /* Set PLLSAI2 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai2->PLLSAI2Source);
 8006768:	4b4b      	ldr	r3, [pc, #300]	; (8006898 <RCCEx_PLLSAI2_Config+0x1d0>)
 800676a:	68db      	ldr	r3, [r3, #12]
 800676c:	f023 0203 	bic.w	r2, r3, #3
 8006770:	687b      	ldr	r3, [r7, #4]
 8006772:	681b      	ldr	r3, [r3, #0]
 8006774:	4948      	ldr	r1, [pc, #288]	; (8006898 <RCCEx_PLLSAI2_Config+0x1d0>)
 8006776:	4313      	orrs	r3, r2
 8006778:	60cb      	str	r3, [r1, #12]
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai2->PLLSAI2Source | (PllSai2->PLLSAI2M - 1U) << RCC_PLLCFGR_PLLM_Pos);
#endif
    }
  }

  if(status == HAL_OK)
 800677a:	7bfb      	ldrb	r3, [r7, #15]
 800677c:	2b00      	cmp	r3, #0
 800677e:	f040 8086 	bne.w	800688e <RCCEx_PLLSAI2_Config+0x1c6>
  {
    /* Disable the PLLSAI2 */
    __HAL_RCC_PLLSAI2_DISABLE();
 8006782:	4b45      	ldr	r3, [pc, #276]	; (8006898 <RCCEx_PLLSAI2_Config+0x1d0>)
 8006784:	681b      	ldr	r3, [r3, #0]
 8006786:	4a44      	ldr	r2, [pc, #272]	; (8006898 <RCCEx_PLLSAI2_Config+0x1d0>)
 8006788:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800678c:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800678e:	f7fb fe65 	bl	800245c <HAL_GetTick>
 8006792:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI2 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8006794:	e009      	b.n	80067aa <RCCEx_PLLSAI2_Config+0xe2>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8006796:	f7fb fe61 	bl	800245c <HAL_GetTick>
 800679a:	4602      	mov	r2, r0
 800679c:	68bb      	ldr	r3, [r7, #8]
 800679e:	1ad3      	subs	r3, r2, r3
 80067a0:	2b02      	cmp	r3, #2
 80067a2:	d902      	bls.n	80067aa <RCCEx_PLLSAI2_Config+0xe2>
      {
        status = HAL_TIMEOUT;
 80067a4:	2303      	movs	r3, #3
 80067a6:	73fb      	strb	r3, [r7, #15]
        break;
 80067a8:	e005      	b.n	80067b6 <RCCEx_PLLSAI2_Config+0xee>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 80067aa:	4b3b      	ldr	r3, [pc, #236]	; (8006898 <RCCEx_PLLSAI2_Config+0x1d0>)
 80067ac:	681b      	ldr	r3, [r3, #0]
 80067ae:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 80067b2:	2b00      	cmp	r3, #0
 80067b4:	d1ef      	bne.n	8006796 <RCCEx_PLLSAI2_Config+0xce>
      }
    }

    if(status == HAL_OK)
 80067b6:	7bfb      	ldrb	r3, [r7, #15]
 80067b8:	2b00      	cmp	r3, #0
 80067ba:	d168      	bne.n	800688e <RCCEx_PLLSAI2_Config+0x1c6>
    {
      if(Divider == DIVIDER_P_UPDATE)
 80067bc:	683b      	ldr	r3, [r7, #0]
 80067be:	2b00      	cmp	r3, #0
 80067c0:	d113      	bne.n	80067ea <RCCEx_PLLSAI2_Config+0x122>
        assert_param(IS_RCC_PLLSAI2P_VALUE(PllSai2->PLLSAI2P));
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)

        /* Configure the PLLSAI2 Division factor M, P and Multiplication factor N*/
#if defined(RCC_PLLSAI2P_DIV_2_31_SUPPORT)
        MODIFY_REG(RCC->PLLSAI2CFGR,
 80067c2:	4b35      	ldr	r3, [pc, #212]	; (8006898 <RCCEx_PLLSAI2_Config+0x1d0>)
 80067c4:	695a      	ldr	r2, [r3, #20]
 80067c6:	4b35      	ldr	r3, [pc, #212]	; (800689c <RCCEx_PLLSAI2_Config+0x1d4>)
 80067c8:	4013      	ands	r3, r2
 80067ca:	687a      	ldr	r2, [r7, #4]
 80067cc:	6892      	ldr	r2, [r2, #8]
 80067ce:	0211      	lsls	r1, r2, #8
 80067d0:	687a      	ldr	r2, [r7, #4]
 80067d2:	68d2      	ldr	r2, [r2, #12]
 80067d4:	06d2      	lsls	r2, r2, #27
 80067d6:	4311      	orrs	r1, r2
 80067d8:	687a      	ldr	r2, [r7, #4]
 80067da:	6852      	ldr	r2, [r2, #4]
 80067dc:	3a01      	subs	r2, #1
 80067de:	0112      	lsls	r2, r2, #4
 80067e0:	430a      	orrs	r2, r1
 80067e2:	492d      	ldr	r1, [pc, #180]	; (8006898 <RCCEx_PLLSAI2_Config+0x1d0>)
 80067e4:	4313      	orrs	r3, r2
 80067e6:	614b      	str	r3, [r1, #20]
 80067e8:	e02d      	b.n	8006846 <RCCEx_PLLSAI2_Config+0x17e>
#endif /* RCC_PLLSAI2P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }
#if defined(RCC_PLLSAI2Q_DIV_SUPPORT)
      else if(Divider == DIVIDER_Q_UPDATE)
 80067ea:	683b      	ldr	r3, [r7, #0]
 80067ec:	2b01      	cmp	r3, #1
 80067ee:	d115      	bne.n	800681c <RCCEx_PLLSAI2_Config+0x154>
      {
        assert_param(IS_RCC_PLLSAI2Q_VALUE(PllSai2->PLLSAI2Q));
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
        /* Configure the PLLSAI2 Division factor M, Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 80067f0:	4b29      	ldr	r3, [pc, #164]	; (8006898 <RCCEx_PLLSAI2_Config+0x1d0>)
 80067f2:	695a      	ldr	r2, [r3, #20]
 80067f4:	4b2a      	ldr	r3, [pc, #168]	; (80068a0 <RCCEx_PLLSAI2_Config+0x1d8>)
 80067f6:	4013      	ands	r3, r2
 80067f8:	687a      	ldr	r2, [r7, #4]
 80067fa:	6892      	ldr	r2, [r2, #8]
 80067fc:	0211      	lsls	r1, r2, #8
 80067fe:	687a      	ldr	r2, [r7, #4]
 8006800:	6912      	ldr	r2, [r2, #16]
 8006802:	0852      	lsrs	r2, r2, #1
 8006804:	3a01      	subs	r2, #1
 8006806:	0552      	lsls	r2, r2, #21
 8006808:	4311      	orrs	r1, r2
 800680a:	687a      	ldr	r2, [r7, #4]
 800680c:	6852      	ldr	r2, [r2, #4]
 800680e:	3a01      	subs	r2, #1
 8006810:	0112      	lsls	r2, r2, #4
 8006812:	430a      	orrs	r2, r1
 8006814:	4920      	ldr	r1, [pc, #128]	; (8006898 <RCCEx_PLLSAI2_Config+0x1d0>)
 8006816:	4313      	orrs	r3, r2
 8006818:	614b      	str	r3, [r1, #20]
 800681a:	e014      	b.n	8006846 <RCCEx_PLLSAI2_Config+0x17e>
      else
      {
        assert_param(IS_RCC_PLLSAI2R_VALUE(PllSai2->PLLSAI2R));
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
        /* Configure the PLLSAI2 Division factor M, R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 800681c:	4b1e      	ldr	r3, [pc, #120]	; (8006898 <RCCEx_PLLSAI2_Config+0x1d0>)
 800681e:	695a      	ldr	r2, [r3, #20]
 8006820:	4b20      	ldr	r3, [pc, #128]	; (80068a4 <RCCEx_PLLSAI2_Config+0x1dc>)
 8006822:	4013      	ands	r3, r2
 8006824:	687a      	ldr	r2, [r7, #4]
 8006826:	6892      	ldr	r2, [r2, #8]
 8006828:	0211      	lsls	r1, r2, #8
 800682a:	687a      	ldr	r2, [r7, #4]
 800682c:	6952      	ldr	r2, [r2, #20]
 800682e:	0852      	lsrs	r2, r2, #1
 8006830:	3a01      	subs	r2, #1
 8006832:	0652      	lsls	r2, r2, #25
 8006834:	4311      	orrs	r1, r2
 8006836:	687a      	ldr	r2, [r7, #4]
 8006838:	6852      	ldr	r2, [r2, #4]
 800683a:	3a01      	subs	r2, #1
 800683c:	0112      	lsls	r2, r2, #4
 800683e:	430a      	orrs	r2, r1
 8006840:	4915      	ldr	r1, [pc, #84]	; (8006898 <RCCEx_PLLSAI2_Config+0x1d0>)
 8006842:	4313      	orrs	r3, r2
 8006844:	614b      	str	r3, [r1, #20]
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos));
#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI2 again by setting PLLSAI2ON to 1*/
      __HAL_RCC_PLLSAI2_ENABLE();
 8006846:	4b14      	ldr	r3, [pc, #80]	; (8006898 <RCCEx_PLLSAI2_Config+0x1d0>)
 8006848:	681b      	ldr	r3, [r3, #0]
 800684a:	4a13      	ldr	r2, [pc, #76]	; (8006898 <RCCEx_PLLSAI2_Config+0x1d0>)
 800684c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8006850:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006852:	f7fb fe03 	bl	800245c <HAL_GetTick>
 8006856:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI2 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8006858:	e009      	b.n	800686e <RCCEx_PLLSAI2_Config+0x1a6>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 800685a:	f7fb fdff 	bl	800245c <HAL_GetTick>
 800685e:	4602      	mov	r2, r0
 8006860:	68bb      	ldr	r3, [r7, #8]
 8006862:	1ad3      	subs	r3, r2, r3
 8006864:	2b02      	cmp	r3, #2
 8006866:	d902      	bls.n	800686e <RCCEx_PLLSAI2_Config+0x1a6>
        {
          status = HAL_TIMEOUT;
 8006868:	2303      	movs	r3, #3
 800686a:	73fb      	strb	r3, [r7, #15]
          break;
 800686c:	e005      	b.n	800687a <RCCEx_PLLSAI2_Config+0x1b2>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 800686e:	4b0a      	ldr	r3, [pc, #40]	; (8006898 <RCCEx_PLLSAI2_Config+0x1d0>)
 8006870:	681b      	ldr	r3, [r3, #0]
 8006872:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8006876:	2b00      	cmp	r3, #0
 8006878:	d0ef      	beq.n	800685a <RCCEx_PLLSAI2_Config+0x192>
        }
      }

      if(status == HAL_OK)
 800687a:	7bfb      	ldrb	r3, [r7, #15]
 800687c:	2b00      	cmp	r3, #0
 800687e:	d106      	bne.n	800688e <RCCEx_PLLSAI2_Config+0x1c6>
      {
        /* Configure the PLLSAI2 Clock output(s) */
        __HAL_RCC_PLLSAI2CLKOUT_ENABLE(PllSai2->PLLSAI2ClockOut);
 8006880:	4b05      	ldr	r3, [pc, #20]	; (8006898 <RCCEx_PLLSAI2_Config+0x1d0>)
 8006882:	695a      	ldr	r2, [r3, #20]
 8006884:	687b      	ldr	r3, [r7, #4]
 8006886:	699b      	ldr	r3, [r3, #24]
 8006888:	4903      	ldr	r1, [pc, #12]	; (8006898 <RCCEx_PLLSAI2_Config+0x1d0>)
 800688a:	4313      	orrs	r3, r2
 800688c:	614b      	str	r3, [r1, #20]
      }
    }
  }

  return status;
 800688e:	7bfb      	ldrb	r3, [r7, #15]
}
 8006890:	4618      	mov	r0, r3
 8006892:	3710      	adds	r7, #16
 8006894:	46bd      	mov	sp, r7
 8006896:	bd80      	pop	{r7, pc}
 8006898:	40021000 	.word	0x40021000
 800689c:	07ff800f 	.word	0x07ff800f
 80068a0:	ff9f800f 	.word	0xff9f800f
 80068a4:	f9ff800f 	.word	0xf9ff800f

080068a8 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 80068a8:	b580      	push	{r7, lr}
 80068aa:	b084      	sub	sp, #16
 80068ac:	af00      	add	r7, sp, #0
 80068ae:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 80068b0:	687b      	ldr	r3, [r7, #4]
 80068b2:	2b00      	cmp	r3, #0
 80068b4:	d101      	bne.n	80068ba <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 80068b6:	2301      	movs	r3, #1
 80068b8:	e095      	b.n	80069e6 <HAL_SPI_Init+0x13e>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 80068ba:	687b      	ldr	r3, [r7, #4]
 80068bc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80068be:	2b00      	cmp	r3, #0
 80068c0:	d108      	bne.n	80068d4 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 80068c2:	687b      	ldr	r3, [r7, #4]
 80068c4:	685b      	ldr	r3, [r3, #4]
 80068c6:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80068ca:	d009      	beq.n	80068e0 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80068cc:	687b      	ldr	r3, [r7, #4]
 80068ce:	2200      	movs	r2, #0
 80068d0:	61da      	str	r2, [r3, #28]
 80068d2:	e005      	b.n	80068e0 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 80068d4:	687b      	ldr	r3, [r7, #4]
 80068d6:	2200      	movs	r2, #0
 80068d8:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 80068da:	687b      	ldr	r3, [r7, #4]
 80068dc:	2200      	movs	r2, #0
 80068de:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80068e0:	687b      	ldr	r3, [r7, #4]
 80068e2:	2200      	movs	r2, #0
 80068e4:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 80068e6:	687b      	ldr	r3, [r7, #4]
 80068e8:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 80068ec:	b2db      	uxtb	r3, r3
 80068ee:	2b00      	cmp	r3, #0
 80068f0:	d106      	bne.n	8006900 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 80068f2:	687b      	ldr	r3, [r7, #4]
 80068f4:	2200      	movs	r2, #0
 80068f6:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 80068fa:	6878      	ldr	r0, [r7, #4]
 80068fc:	f7fb fa9e 	bl	8001e3c <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8006900:	687b      	ldr	r3, [r7, #4]
 8006902:	2202      	movs	r2, #2
 8006904:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8006908:	687b      	ldr	r3, [r7, #4]
 800690a:	681b      	ldr	r3, [r3, #0]
 800690c:	681a      	ldr	r2, [r3, #0]
 800690e:	687b      	ldr	r3, [r7, #4]
 8006910:	681b      	ldr	r3, [r3, #0]
 8006912:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8006916:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8006918:	687b      	ldr	r3, [r7, #4]
 800691a:	68db      	ldr	r3, [r3, #12]
 800691c:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8006920:	d902      	bls.n	8006928 <HAL_SPI_Init+0x80>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 8006922:	2300      	movs	r3, #0
 8006924:	60fb      	str	r3, [r7, #12]
 8006926:	e002      	b.n	800692e <HAL_SPI_Init+0x86>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 8006928:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800692c:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 800692e:	687b      	ldr	r3, [r7, #4]
 8006930:	68db      	ldr	r3, [r3, #12]
 8006932:	f5b3 6f70 	cmp.w	r3, #3840	; 0xf00
 8006936:	d007      	beq.n	8006948 <HAL_SPI_Init+0xa0>
 8006938:	687b      	ldr	r3, [r7, #4]
 800693a:	68db      	ldr	r3, [r3, #12]
 800693c:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8006940:	d002      	beq.n	8006948 <HAL_SPI_Init+0xa0>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8006942:	687b      	ldr	r3, [r7, #4]
 8006944:	2200      	movs	r2, #0
 8006946:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8006948:	687b      	ldr	r3, [r7, #4]
 800694a:	685b      	ldr	r3, [r3, #4]
 800694c:	f403 7282 	and.w	r2, r3, #260	; 0x104
 8006950:	687b      	ldr	r3, [r7, #4]
 8006952:	689b      	ldr	r3, [r3, #8]
 8006954:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 8006958:	431a      	orrs	r2, r3
 800695a:	687b      	ldr	r3, [r7, #4]
 800695c:	691b      	ldr	r3, [r3, #16]
 800695e:	f003 0302 	and.w	r3, r3, #2
 8006962:	431a      	orrs	r2, r3
 8006964:	687b      	ldr	r3, [r7, #4]
 8006966:	695b      	ldr	r3, [r3, #20]
 8006968:	f003 0301 	and.w	r3, r3, #1
 800696c:	431a      	orrs	r2, r3
 800696e:	687b      	ldr	r3, [r7, #4]
 8006970:	699b      	ldr	r3, [r3, #24]
 8006972:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8006976:	431a      	orrs	r2, r3
 8006978:	687b      	ldr	r3, [r7, #4]
 800697a:	69db      	ldr	r3, [r3, #28]
 800697c:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8006980:	431a      	orrs	r2, r3
 8006982:	687b      	ldr	r3, [r7, #4]
 8006984:	6a1b      	ldr	r3, [r3, #32]
 8006986:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800698a:	ea42 0103 	orr.w	r1, r2, r3
 800698e:	687b      	ldr	r3, [r7, #4]
 8006990:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006992:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 8006996:	687b      	ldr	r3, [r7, #4]
 8006998:	681b      	ldr	r3, [r3, #0]
 800699a:	430a      	orrs	r2, r1
 800699c:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 800699e:	687b      	ldr	r3, [r7, #4]
 80069a0:	699b      	ldr	r3, [r3, #24]
 80069a2:	0c1b      	lsrs	r3, r3, #16
 80069a4:	f003 0204 	and.w	r2, r3, #4
 80069a8:	687b      	ldr	r3, [r7, #4]
 80069aa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80069ac:	f003 0310 	and.w	r3, r3, #16
 80069b0:	431a      	orrs	r2, r3
 80069b2:	687b      	ldr	r3, [r7, #4]
 80069b4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80069b6:	f003 0308 	and.w	r3, r3, #8
 80069ba:	431a      	orrs	r2, r3
 80069bc:	687b      	ldr	r3, [r7, #4]
 80069be:	68db      	ldr	r3, [r3, #12]
 80069c0:	f403 6370 	and.w	r3, r3, #3840	; 0xf00
 80069c4:	ea42 0103 	orr.w	r1, r2, r3
 80069c8:	68fb      	ldr	r3, [r7, #12]
 80069ca:	f403 5280 	and.w	r2, r3, #4096	; 0x1000
 80069ce:	687b      	ldr	r3, [r7, #4]
 80069d0:	681b      	ldr	r3, [r3, #0]
 80069d2:	430a      	orrs	r2, r1
 80069d4:	605a      	str	r2, [r3, #4]
#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 80069d6:	687b      	ldr	r3, [r7, #4]
 80069d8:	2200      	movs	r2, #0
 80069da:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 80069dc:	687b      	ldr	r3, [r7, #4]
 80069de:	2201      	movs	r2, #1
 80069e0:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  return HAL_OK;
 80069e4:	2300      	movs	r3, #0
}
 80069e6:	4618      	mov	r0, r3
 80069e8:	3710      	adds	r7, #16
 80069ea:	46bd      	mov	sp, r7
 80069ec:	bd80      	pop	{r7, pc}

080069ee <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80069ee:	b580      	push	{r7, lr}
 80069f0:	b082      	sub	sp, #8
 80069f2:	af00      	add	r7, sp, #0
 80069f4:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80069f6:	687b      	ldr	r3, [r7, #4]
 80069f8:	2b00      	cmp	r3, #0
 80069fa:	d101      	bne.n	8006a00 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80069fc:	2301      	movs	r3, #1
 80069fe:	e042      	b.n	8006a86 <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8006a00:	687b      	ldr	r3, [r7, #4]
 8006a02:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8006a06:	2b00      	cmp	r3, #0
 8006a08:	d106      	bne.n	8006a18 <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8006a0a:	687b      	ldr	r3, [r7, #4]
 8006a0c:	2200      	movs	r2, #0
 8006a0e:	f883 207c 	strb.w	r2, [r3, #124]	; 0x7c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8006a12:	6878      	ldr	r0, [r7, #4]
 8006a14:	f7fb fa88 	bl	8001f28 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8006a18:	687b      	ldr	r3, [r7, #4]
 8006a1a:	2224      	movs	r2, #36	; 0x24
 8006a1c:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  __HAL_UART_DISABLE(huart);
 8006a20:	687b      	ldr	r3, [r7, #4]
 8006a22:	681b      	ldr	r3, [r3, #0]
 8006a24:	681a      	ldr	r2, [r3, #0]
 8006a26:	687b      	ldr	r3, [r7, #4]
 8006a28:	681b      	ldr	r3, [r3, #0]
 8006a2a:	f022 0201 	bic.w	r2, r2, #1
 8006a2e:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8006a30:	6878      	ldr	r0, [r7, #4]
 8006a32:	f000 f8c3 	bl	8006bbc <UART_SetConfig>
 8006a36:	4603      	mov	r3, r0
 8006a38:	2b01      	cmp	r3, #1
 8006a3a:	d101      	bne.n	8006a40 <HAL_UART_Init+0x52>
  {
    return HAL_ERROR;
 8006a3c:	2301      	movs	r3, #1
 8006a3e:	e022      	b.n	8006a86 <HAL_UART_Init+0x98>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8006a40:	687b      	ldr	r3, [r7, #4]
 8006a42:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006a44:	2b00      	cmp	r3, #0
 8006a46:	d002      	beq.n	8006a4e <HAL_UART_Init+0x60>
  {
    UART_AdvFeatureConfig(huart);
 8006a48:	6878      	ldr	r0, [r7, #4]
 8006a4a:	f000 fb89 	bl	8007160 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8006a4e:	687b      	ldr	r3, [r7, #4]
 8006a50:	681b      	ldr	r3, [r3, #0]
 8006a52:	685a      	ldr	r2, [r3, #4]
 8006a54:	687b      	ldr	r3, [r7, #4]
 8006a56:	681b      	ldr	r3, [r3, #0]
 8006a58:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8006a5c:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8006a5e:	687b      	ldr	r3, [r7, #4]
 8006a60:	681b      	ldr	r3, [r3, #0]
 8006a62:	689a      	ldr	r2, [r3, #8]
 8006a64:	687b      	ldr	r3, [r7, #4]
 8006a66:	681b      	ldr	r3, [r3, #0]
 8006a68:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8006a6c:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8006a6e:	687b      	ldr	r3, [r7, #4]
 8006a70:	681b      	ldr	r3, [r3, #0]
 8006a72:	681a      	ldr	r2, [r3, #0]
 8006a74:	687b      	ldr	r3, [r7, #4]
 8006a76:	681b      	ldr	r3, [r3, #0]
 8006a78:	f042 0201 	orr.w	r2, r2, #1
 8006a7c:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8006a7e:	6878      	ldr	r0, [r7, #4]
 8006a80:	f000 fc10 	bl	80072a4 <UART_CheckIdleState>
 8006a84:	4603      	mov	r3, r0
}
 8006a86:	4618      	mov	r0, r3
 8006a88:	3708      	adds	r7, #8
 8006a8a:	46bd      	mov	sp, r7
 8006a8c:	bd80      	pop	{r7, pc}

08006a8e <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8006a8e:	b580      	push	{r7, lr}
 8006a90:	b08a      	sub	sp, #40	; 0x28
 8006a92:	af02      	add	r7, sp, #8
 8006a94:	60f8      	str	r0, [r7, #12]
 8006a96:	60b9      	str	r1, [r7, #8]
 8006a98:	603b      	str	r3, [r7, #0]
 8006a9a:	4613      	mov	r3, r2
 8006a9c:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8006a9e:	68fb      	ldr	r3, [r7, #12]
 8006aa0:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8006aa4:	2b20      	cmp	r3, #32
 8006aa6:	f040 8084 	bne.w	8006bb2 <HAL_UART_Transmit+0x124>
  {
    if ((pData == NULL) || (Size == 0U))
 8006aaa:	68bb      	ldr	r3, [r7, #8]
 8006aac:	2b00      	cmp	r3, #0
 8006aae:	d002      	beq.n	8006ab6 <HAL_UART_Transmit+0x28>
 8006ab0:	88fb      	ldrh	r3, [r7, #6]
 8006ab2:	2b00      	cmp	r3, #0
 8006ab4:	d101      	bne.n	8006aba <HAL_UART_Transmit+0x2c>
    {
      return  HAL_ERROR;
 8006ab6:	2301      	movs	r3, #1
 8006ab8:	e07c      	b.n	8006bb4 <HAL_UART_Transmit+0x126>
    }

    __HAL_LOCK(huart);
 8006aba:	68fb      	ldr	r3, [r7, #12]
 8006abc:	f893 307c 	ldrb.w	r3, [r3, #124]	; 0x7c
 8006ac0:	2b01      	cmp	r3, #1
 8006ac2:	d101      	bne.n	8006ac8 <HAL_UART_Transmit+0x3a>
 8006ac4:	2302      	movs	r3, #2
 8006ac6:	e075      	b.n	8006bb4 <HAL_UART_Transmit+0x126>
 8006ac8:	68fb      	ldr	r3, [r7, #12]
 8006aca:	2201      	movs	r2, #1
 8006acc:	f883 207c 	strb.w	r2, [r3, #124]	; 0x7c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006ad0:	68fb      	ldr	r3, [r7, #12]
 8006ad2:	2200      	movs	r2, #0
 8006ad4:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8006ad8:	68fb      	ldr	r3, [r7, #12]
 8006ada:	2221      	movs	r2, #33	; 0x21
 8006adc:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

    /* Init tickstart for timeout managment*/
    tickstart = HAL_GetTick();
 8006ae0:	f7fb fcbc 	bl	800245c <HAL_GetTick>
 8006ae4:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8006ae6:	68fb      	ldr	r3, [r7, #12]
 8006ae8:	88fa      	ldrh	r2, [r7, #6]
 8006aea:	f8a3 2054 	strh.w	r2, [r3, #84]	; 0x54
    huart->TxXferCount = Size;
 8006aee:	68fb      	ldr	r3, [r7, #12]
 8006af0:	88fa      	ldrh	r2, [r7, #6]
 8006af2:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8006af6:	68fb      	ldr	r3, [r7, #12]
 8006af8:	689b      	ldr	r3, [r3, #8]
 8006afa:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006afe:	d108      	bne.n	8006b12 <HAL_UART_Transmit+0x84>
 8006b00:	68fb      	ldr	r3, [r7, #12]
 8006b02:	691b      	ldr	r3, [r3, #16]
 8006b04:	2b00      	cmp	r3, #0
 8006b06:	d104      	bne.n	8006b12 <HAL_UART_Transmit+0x84>
    {
      pdata8bits  = NULL;
 8006b08:	2300      	movs	r3, #0
 8006b0a:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 8006b0c:	68bb      	ldr	r3, [r7, #8]
 8006b0e:	61bb      	str	r3, [r7, #24]
 8006b10:	e003      	b.n	8006b1a <HAL_UART_Transmit+0x8c>
    }
    else
    {
      pdata8bits  = pData;
 8006b12:	68bb      	ldr	r3, [r7, #8]
 8006b14:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8006b16:	2300      	movs	r3, #0
 8006b18:	61bb      	str	r3, [r7, #24]
    }

    __HAL_UNLOCK(huart);
 8006b1a:	68fb      	ldr	r3, [r7, #12]
 8006b1c:	2200      	movs	r2, #0
 8006b1e:	f883 207c 	strb.w	r2, [r3, #124]	; 0x7c

    while (huart->TxXferCount > 0U)
 8006b22:	e02d      	b.n	8006b80 <HAL_UART_Transmit+0xf2>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8006b24:	683b      	ldr	r3, [r7, #0]
 8006b26:	9300      	str	r3, [sp, #0]
 8006b28:	697b      	ldr	r3, [r7, #20]
 8006b2a:	2200      	movs	r2, #0
 8006b2c:	2180      	movs	r1, #128	; 0x80
 8006b2e:	68f8      	ldr	r0, [r7, #12]
 8006b30:	f000 fc00 	bl	8007334 <UART_WaitOnFlagUntilTimeout>
 8006b34:	4603      	mov	r3, r0
 8006b36:	2b00      	cmp	r3, #0
 8006b38:	d001      	beq.n	8006b3e <HAL_UART_Transmit+0xb0>
      {
        return HAL_TIMEOUT;
 8006b3a:	2303      	movs	r3, #3
 8006b3c:	e03a      	b.n	8006bb4 <HAL_UART_Transmit+0x126>
      }
      if (pdata8bits == NULL)
 8006b3e:	69fb      	ldr	r3, [r7, #28]
 8006b40:	2b00      	cmp	r3, #0
 8006b42:	d10b      	bne.n	8006b5c <HAL_UART_Transmit+0xce>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8006b44:	69bb      	ldr	r3, [r7, #24]
 8006b46:	881a      	ldrh	r2, [r3, #0]
 8006b48:	68fb      	ldr	r3, [r7, #12]
 8006b4a:	681b      	ldr	r3, [r3, #0]
 8006b4c:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8006b50:	b292      	uxth	r2, r2
 8006b52:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata16bits++;
 8006b54:	69bb      	ldr	r3, [r7, #24]
 8006b56:	3302      	adds	r3, #2
 8006b58:	61bb      	str	r3, [r7, #24]
 8006b5a:	e008      	b.n	8006b6e <HAL_UART_Transmit+0xe0>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8006b5c:	69fb      	ldr	r3, [r7, #28]
 8006b5e:	781a      	ldrb	r2, [r3, #0]
 8006b60:	68fb      	ldr	r3, [r7, #12]
 8006b62:	681b      	ldr	r3, [r3, #0]
 8006b64:	b292      	uxth	r2, r2
 8006b66:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata8bits++;
 8006b68:	69fb      	ldr	r3, [r7, #28]
 8006b6a:	3301      	adds	r3, #1
 8006b6c:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8006b6e:	68fb      	ldr	r3, [r7, #12]
 8006b70:	f8b3 3056 	ldrh.w	r3, [r3, #86]	; 0x56
 8006b74:	b29b      	uxth	r3, r3
 8006b76:	3b01      	subs	r3, #1
 8006b78:	b29a      	uxth	r2, r3
 8006b7a:	68fb      	ldr	r3, [r7, #12]
 8006b7c:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56
    while (huart->TxXferCount > 0U)
 8006b80:	68fb      	ldr	r3, [r7, #12]
 8006b82:	f8b3 3056 	ldrh.w	r3, [r3, #86]	; 0x56
 8006b86:	b29b      	uxth	r3, r3
 8006b88:	2b00      	cmp	r3, #0
 8006b8a:	d1cb      	bne.n	8006b24 <HAL_UART_Transmit+0x96>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8006b8c:	683b      	ldr	r3, [r7, #0]
 8006b8e:	9300      	str	r3, [sp, #0]
 8006b90:	697b      	ldr	r3, [r7, #20]
 8006b92:	2200      	movs	r2, #0
 8006b94:	2140      	movs	r1, #64	; 0x40
 8006b96:	68f8      	ldr	r0, [r7, #12]
 8006b98:	f000 fbcc 	bl	8007334 <UART_WaitOnFlagUntilTimeout>
 8006b9c:	4603      	mov	r3, r0
 8006b9e:	2b00      	cmp	r3, #0
 8006ba0:	d001      	beq.n	8006ba6 <HAL_UART_Transmit+0x118>
    {
      return HAL_TIMEOUT;
 8006ba2:	2303      	movs	r3, #3
 8006ba4:	e006      	b.n	8006bb4 <HAL_UART_Transmit+0x126>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8006ba6:	68fb      	ldr	r3, [r7, #12]
 8006ba8:	2220      	movs	r2, #32
 8006baa:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

    return HAL_OK;
 8006bae:	2300      	movs	r3, #0
 8006bb0:	e000      	b.n	8006bb4 <HAL_UART_Transmit+0x126>
  }
  else
  {
    return HAL_BUSY;
 8006bb2:	2302      	movs	r3, #2
  }
}
 8006bb4:	4618      	mov	r0, r3
 8006bb6:	3720      	adds	r7, #32
 8006bb8:	46bd      	mov	sp, r7
 8006bba:	bd80      	pop	{r7, pc}

08006bbc <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8006bbc:	e92d 4890 	stmdb	sp!, {r4, r7, fp, lr}
 8006bc0:	b088      	sub	sp, #32
 8006bc2:	af00      	add	r7, sp, #0
 8006bc4:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8006bc6:	2300      	movs	r3, #0
 8006bc8:	76bb      	strb	r3, [r7, #26]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8006bca:	687b      	ldr	r3, [r7, #4]
 8006bcc:	689a      	ldr	r2, [r3, #8]
 8006bce:	687b      	ldr	r3, [r7, #4]
 8006bd0:	691b      	ldr	r3, [r3, #16]
 8006bd2:	431a      	orrs	r2, r3
 8006bd4:	687b      	ldr	r3, [r7, #4]
 8006bd6:	695b      	ldr	r3, [r3, #20]
 8006bd8:	431a      	orrs	r2, r3
 8006bda:	687b      	ldr	r3, [r7, #4]
 8006bdc:	69db      	ldr	r3, [r3, #28]
 8006bde:	4313      	orrs	r3, r2
 8006be0:	61fb      	str	r3, [r7, #28]
#if defined(USART_CR1_FIFOEN)
  tmpreg |= (uint32_t)huart->FifoMode;
 8006be2:	687b      	ldr	r3, [r7, #4]
 8006be4:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8006be6:	69fa      	ldr	r2, [r7, #28]
 8006be8:	4313      	orrs	r3, r2
 8006bea:	61fb      	str	r3, [r7, #28]
#endif /* USART_CR1_FIFOEN */
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8006bec:	687b      	ldr	r3, [r7, #4]
 8006bee:	681b      	ldr	r3, [r3, #0]
 8006bf0:	681a      	ldr	r2, [r3, #0]
 8006bf2:	4bb1      	ldr	r3, [pc, #708]	; (8006eb8 <UART_SetConfig+0x2fc>)
 8006bf4:	4013      	ands	r3, r2
 8006bf6:	687a      	ldr	r2, [r7, #4]
 8006bf8:	6812      	ldr	r2, [r2, #0]
 8006bfa:	69f9      	ldr	r1, [r7, #28]
 8006bfc:	430b      	orrs	r3, r1
 8006bfe:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8006c00:	687b      	ldr	r3, [r7, #4]
 8006c02:	681b      	ldr	r3, [r3, #0]
 8006c04:	685b      	ldr	r3, [r3, #4]
 8006c06:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8006c0a:	687b      	ldr	r3, [r7, #4]
 8006c0c:	68da      	ldr	r2, [r3, #12]
 8006c0e:	687b      	ldr	r3, [r7, #4]
 8006c10:	681b      	ldr	r3, [r3, #0]
 8006c12:	430a      	orrs	r2, r1
 8006c14:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8006c16:	687b      	ldr	r3, [r7, #4]
 8006c18:	699b      	ldr	r3, [r3, #24]
 8006c1a:	61fb      	str	r3, [r7, #28]

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8006c1c:	687b      	ldr	r3, [r7, #4]
 8006c1e:	681b      	ldr	r3, [r3, #0]
 8006c20:	4aa6      	ldr	r2, [pc, #664]	; (8006ebc <UART_SetConfig+0x300>)
 8006c22:	4293      	cmp	r3, r2
 8006c24:	d004      	beq.n	8006c30 <UART_SetConfig+0x74>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8006c26:	687b      	ldr	r3, [r7, #4]
 8006c28:	6a1b      	ldr	r3, [r3, #32]
 8006c2a:	69fa      	ldr	r2, [r7, #28]
 8006c2c:	4313      	orrs	r3, r2
 8006c2e:	61fb      	str	r3, [r7, #28]
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8006c30:	687b      	ldr	r3, [r7, #4]
 8006c32:	681b      	ldr	r3, [r3, #0]
 8006c34:	689b      	ldr	r3, [r3, #8]
 8006c36:	f023 436e 	bic.w	r3, r3, #3992977408	; 0xee000000
 8006c3a:	f423 6330 	bic.w	r3, r3, #2816	; 0xb00
 8006c3e:	687a      	ldr	r2, [r7, #4]
 8006c40:	6812      	ldr	r2, [r2, #0]
 8006c42:	69f9      	ldr	r1, [r7, #28]
 8006c44:	430b      	orrs	r3, r1
 8006c46:	6093      	str	r3, [r2, #8]

#if defined(USART_PRESC_PRESCALER)
  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8006c48:	687b      	ldr	r3, [r7, #4]
 8006c4a:	681b      	ldr	r3, [r3, #0]
 8006c4c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006c4e:	f023 010f 	bic.w	r1, r3, #15
 8006c52:	687b      	ldr	r3, [r7, #4]
 8006c54:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8006c56:	687b      	ldr	r3, [r7, #4]
 8006c58:	681b      	ldr	r3, [r3, #0]
 8006c5a:	430a      	orrs	r2, r1
 8006c5c:	62da      	str	r2, [r3, #44]	; 0x2c
#endif /* USART_PRESC_PRESCALER */

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8006c5e:	687b      	ldr	r3, [r7, #4]
 8006c60:	681b      	ldr	r3, [r3, #0]
 8006c62:	4a97      	ldr	r2, [pc, #604]	; (8006ec0 <UART_SetConfig+0x304>)
 8006c64:	4293      	cmp	r3, r2
 8006c66:	d121      	bne.n	8006cac <UART_SetConfig+0xf0>
 8006c68:	4b96      	ldr	r3, [pc, #600]	; (8006ec4 <UART_SetConfig+0x308>)
 8006c6a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006c6e:	f003 0303 	and.w	r3, r3, #3
 8006c72:	2b03      	cmp	r3, #3
 8006c74:	d816      	bhi.n	8006ca4 <UART_SetConfig+0xe8>
 8006c76:	a201      	add	r2, pc, #4	; (adr r2, 8006c7c <UART_SetConfig+0xc0>)
 8006c78:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006c7c:	08006c8d 	.word	0x08006c8d
 8006c80:	08006c99 	.word	0x08006c99
 8006c84:	08006c93 	.word	0x08006c93
 8006c88:	08006c9f 	.word	0x08006c9f
 8006c8c:	2301      	movs	r3, #1
 8006c8e:	76fb      	strb	r3, [r7, #27]
 8006c90:	e0e8      	b.n	8006e64 <UART_SetConfig+0x2a8>
 8006c92:	2302      	movs	r3, #2
 8006c94:	76fb      	strb	r3, [r7, #27]
 8006c96:	e0e5      	b.n	8006e64 <UART_SetConfig+0x2a8>
 8006c98:	2304      	movs	r3, #4
 8006c9a:	76fb      	strb	r3, [r7, #27]
 8006c9c:	e0e2      	b.n	8006e64 <UART_SetConfig+0x2a8>
 8006c9e:	2308      	movs	r3, #8
 8006ca0:	76fb      	strb	r3, [r7, #27]
 8006ca2:	e0df      	b.n	8006e64 <UART_SetConfig+0x2a8>
 8006ca4:	2310      	movs	r3, #16
 8006ca6:	76fb      	strb	r3, [r7, #27]
 8006ca8:	bf00      	nop
 8006caa:	e0db      	b.n	8006e64 <UART_SetConfig+0x2a8>
 8006cac:	687b      	ldr	r3, [r7, #4]
 8006cae:	681b      	ldr	r3, [r3, #0]
 8006cb0:	4a85      	ldr	r2, [pc, #532]	; (8006ec8 <UART_SetConfig+0x30c>)
 8006cb2:	4293      	cmp	r3, r2
 8006cb4:	d134      	bne.n	8006d20 <UART_SetConfig+0x164>
 8006cb6:	4b83      	ldr	r3, [pc, #524]	; (8006ec4 <UART_SetConfig+0x308>)
 8006cb8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006cbc:	f003 030c 	and.w	r3, r3, #12
 8006cc0:	2b0c      	cmp	r3, #12
 8006cc2:	d829      	bhi.n	8006d18 <UART_SetConfig+0x15c>
 8006cc4:	a201      	add	r2, pc, #4	; (adr r2, 8006ccc <UART_SetConfig+0x110>)
 8006cc6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006cca:	bf00      	nop
 8006ccc:	08006d01 	.word	0x08006d01
 8006cd0:	08006d19 	.word	0x08006d19
 8006cd4:	08006d19 	.word	0x08006d19
 8006cd8:	08006d19 	.word	0x08006d19
 8006cdc:	08006d0d 	.word	0x08006d0d
 8006ce0:	08006d19 	.word	0x08006d19
 8006ce4:	08006d19 	.word	0x08006d19
 8006ce8:	08006d19 	.word	0x08006d19
 8006cec:	08006d07 	.word	0x08006d07
 8006cf0:	08006d19 	.word	0x08006d19
 8006cf4:	08006d19 	.word	0x08006d19
 8006cf8:	08006d19 	.word	0x08006d19
 8006cfc:	08006d13 	.word	0x08006d13
 8006d00:	2300      	movs	r3, #0
 8006d02:	76fb      	strb	r3, [r7, #27]
 8006d04:	e0ae      	b.n	8006e64 <UART_SetConfig+0x2a8>
 8006d06:	2302      	movs	r3, #2
 8006d08:	76fb      	strb	r3, [r7, #27]
 8006d0a:	e0ab      	b.n	8006e64 <UART_SetConfig+0x2a8>
 8006d0c:	2304      	movs	r3, #4
 8006d0e:	76fb      	strb	r3, [r7, #27]
 8006d10:	e0a8      	b.n	8006e64 <UART_SetConfig+0x2a8>
 8006d12:	2308      	movs	r3, #8
 8006d14:	76fb      	strb	r3, [r7, #27]
 8006d16:	e0a5      	b.n	8006e64 <UART_SetConfig+0x2a8>
 8006d18:	2310      	movs	r3, #16
 8006d1a:	76fb      	strb	r3, [r7, #27]
 8006d1c:	bf00      	nop
 8006d1e:	e0a1      	b.n	8006e64 <UART_SetConfig+0x2a8>
 8006d20:	687b      	ldr	r3, [r7, #4]
 8006d22:	681b      	ldr	r3, [r3, #0]
 8006d24:	4a69      	ldr	r2, [pc, #420]	; (8006ecc <UART_SetConfig+0x310>)
 8006d26:	4293      	cmp	r3, r2
 8006d28:	d120      	bne.n	8006d6c <UART_SetConfig+0x1b0>
 8006d2a:	4b66      	ldr	r3, [pc, #408]	; (8006ec4 <UART_SetConfig+0x308>)
 8006d2c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006d30:	f003 0330 	and.w	r3, r3, #48	; 0x30
 8006d34:	2b10      	cmp	r3, #16
 8006d36:	d00f      	beq.n	8006d58 <UART_SetConfig+0x19c>
 8006d38:	2b10      	cmp	r3, #16
 8006d3a:	d802      	bhi.n	8006d42 <UART_SetConfig+0x186>
 8006d3c:	2b00      	cmp	r3, #0
 8006d3e:	d005      	beq.n	8006d4c <UART_SetConfig+0x190>
 8006d40:	e010      	b.n	8006d64 <UART_SetConfig+0x1a8>
 8006d42:	2b20      	cmp	r3, #32
 8006d44:	d005      	beq.n	8006d52 <UART_SetConfig+0x196>
 8006d46:	2b30      	cmp	r3, #48	; 0x30
 8006d48:	d009      	beq.n	8006d5e <UART_SetConfig+0x1a2>
 8006d4a:	e00b      	b.n	8006d64 <UART_SetConfig+0x1a8>
 8006d4c:	2300      	movs	r3, #0
 8006d4e:	76fb      	strb	r3, [r7, #27]
 8006d50:	e088      	b.n	8006e64 <UART_SetConfig+0x2a8>
 8006d52:	2302      	movs	r3, #2
 8006d54:	76fb      	strb	r3, [r7, #27]
 8006d56:	e085      	b.n	8006e64 <UART_SetConfig+0x2a8>
 8006d58:	2304      	movs	r3, #4
 8006d5a:	76fb      	strb	r3, [r7, #27]
 8006d5c:	e082      	b.n	8006e64 <UART_SetConfig+0x2a8>
 8006d5e:	2308      	movs	r3, #8
 8006d60:	76fb      	strb	r3, [r7, #27]
 8006d62:	e07f      	b.n	8006e64 <UART_SetConfig+0x2a8>
 8006d64:	2310      	movs	r3, #16
 8006d66:	76fb      	strb	r3, [r7, #27]
 8006d68:	bf00      	nop
 8006d6a:	e07b      	b.n	8006e64 <UART_SetConfig+0x2a8>
 8006d6c:	687b      	ldr	r3, [r7, #4]
 8006d6e:	681b      	ldr	r3, [r3, #0]
 8006d70:	4a57      	ldr	r2, [pc, #348]	; (8006ed0 <UART_SetConfig+0x314>)
 8006d72:	4293      	cmp	r3, r2
 8006d74:	d120      	bne.n	8006db8 <UART_SetConfig+0x1fc>
 8006d76:	4b53      	ldr	r3, [pc, #332]	; (8006ec4 <UART_SetConfig+0x308>)
 8006d78:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006d7c:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 8006d80:	2b40      	cmp	r3, #64	; 0x40
 8006d82:	d00f      	beq.n	8006da4 <UART_SetConfig+0x1e8>
 8006d84:	2b40      	cmp	r3, #64	; 0x40
 8006d86:	d802      	bhi.n	8006d8e <UART_SetConfig+0x1d2>
 8006d88:	2b00      	cmp	r3, #0
 8006d8a:	d005      	beq.n	8006d98 <UART_SetConfig+0x1dc>
 8006d8c:	e010      	b.n	8006db0 <UART_SetConfig+0x1f4>
 8006d8e:	2b80      	cmp	r3, #128	; 0x80
 8006d90:	d005      	beq.n	8006d9e <UART_SetConfig+0x1e2>
 8006d92:	2bc0      	cmp	r3, #192	; 0xc0
 8006d94:	d009      	beq.n	8006daa <UART_SetConfig+0x1ee>
 8006d96:	e00b      	b.n	8006db0 <UART_SetConfig+0x1f4>
 8006d98:	2300      	movs	r3, #0
 8006d9a:	76fb      	strb	r3, [r7, #27]
 8006d9c:	e062      	b.n	8006e64 <UART_SetConfig+0x2a8>
 8006d9e:	2302      	movs	r3, #2
 8006da0:	76fb      	strb	r3, [r7, #27]
 8006da2:	e05f      	b.n	8006e64 <UART_SetConfig+0x2a8>
 8006da4:	2304      	movs	r3, #4
 8006da6:	76fb      	strb	r3, [r7, #27]
 8006da8:	e05c      	b.n	8006e64 <UART_SetConfig+0x2a8>
 8006daa:	2308      	movs	r3, #8
 8006dac:	76fb      	strb	r3, [r7, #27]
 8006dae:	e059      	b.n	8006e64 <UART_SetConfig+0x2a8>
 8006db0:	2310      	movs	r3, #16
 8006db2:	76fb      	strb	r3, [r7, #27]
 8006db4:	bf00      	nop
 8006db6:	e055      	b.n	8006e64 <UART_SetConfig+0x2a8>
 8006db8:	687b      	ldr	r3, [r7, #4]
 8006dba:	681b      	ldr	r3, [r3, #0]
 8006dbc:	4a45      	ldr	r2, [pc, #276]	; (8006ed4 <UART_SetConfig+0x318>)
 8006dbe:	4293      	cmp	r3, r2
 8006dc0:	d124      	bne.n	8006e0c <UART_SetConfig+0x250>
 8006dc2:	4b40      	ldr	r3, [pc, #256]	; (8006ec4 <UART_SetConfig+0x308>)
 8006dc4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006dc8:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8006dcc:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8006dd0:	d012      	beq.n	8006df8 <UART_SetConfig+0x23c>
 8006dd2:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8006dd6:	d802      	bhi.n	8006dde <UART_SetConfig+0x222>
 8006dd8:	2b00      	cmp	r3, #0
 8006dda:	d007      	beq.n	8006dec <UART_SetConfig+0x230>
 8006ddc:	e012      	b.n	8006e04 <UART_SetConfig+0x248>
 8006dde:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8006de2:	d006      	beq.n	8006df2 <UART_SetConfig+0x236>
 8006de4:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8006de8:	d009      	beq.n	8006dfe <UART_SetConfig+0x242>
 8006dea:	e00b      	b.n	8006e04 <UART_SetConfig+0x248>
 8006dec:	2300      	movs	r3, #0
 8006dee:	76fb      	strb	r3, [r7, #27]
 8006df0:	e038      	b.n	8006e64 <UART_SetConfig+0x2a8>
 8006df2:	2302      	movs	r3, #2
 8006df4:	76fb      	strb	r3, [r7, #27]
 8006df6:	e035      	b.n	8006e64 <UART_SetConfig+0x2a8>
 8006df8:	2304      	movs	r3, #4
 8006dfa:	76fb      	strb	r3, [r7, #27]
 8006dfc:	e032      	b.n	8006e64 <UART_SetConfig+0x2a8>
 8006dfe:	2308      	movs	r3, #8
 8006e00:	76fb      	strb	r3, [r7, #27]
 8006e02:	e02f      	b.n	8006e64 <UART_SetConfig+0x2a8>
 8006e04:	2310      	movs	r3, #16
 8006e06:	76fb      	strb	r3, [r7, #27]
 8006e08:	bf00      	nop
 8006e0a:	e02b      	b.n	8006e64 <UART_SetConfig+0x2a8>
 8006e0c:	687b      	ldr	r3, [r7, #4]
 8006e0e:	681b      	ldr	r3, [r3, #0]
 8006e10:	4a2a      	ldr	r2, [pc, #168]	; (8006ebc <UART_SetConfig+0x300>)
 8006e12:	4293      	cmp	r3, r2
 8006e14:	d124      	bne.n	8006e60 <UART_SetConfig+0x2a4>
 8006e16:	4b2b      	ldr	r3, [pc, #172]	; (8006ec4 <UART_SetConfig+0x308>)
 8006e18:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006e1c:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 8006e20:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8006e24:	d012      	beq.n	8006e4c <UART_SetConfig+0x290>
 8006e26:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8006e2a:	d802      	bhi.n	8006e32 <UART_SetConfig+0x276>
 8006e2c:	2b00      	cmp	r3, #0
 8006e2e:	d007      	beq.n	8006e40 <UART_SetConfig+0x284>
 8006e30:	e012      	b.n	8006e58 <UART_SetConfig+0x29c>
 8006e32:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8006e36:	d006      	beq.n	8006e46 <UART_SetConfig+0x28a>
 8006e38:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8006e3c:	d009      	beq.n	8006e52 <UART_SetConfig+0x296>
 8006e3e:	e00b      	b.n	8006e58 <UART_SetConfig+0x29c>
 8006e40:	2300      	movs	r3, #0
 8006e42:	76fb      	strb	r3, [r7, #27]
 8006e44:	e00e      	b.n	8006e64 <UART_SetConfig+0x2a8>
 8006e46:	2302      	movs	r3, #2
 8006e48:	76fb      	strb	r3, [r7, #27]
 8006e4a:	e00b      	b.n	8006e64 <UART_SetConfig+0x2a8>
 8006e4c:	2304      	movs	r3, #4
 8006e4e:	76fb      	strb	r3, [r7, #27]
 8006e50:	e008      	b.n	8006e64 <UART_SetConfig+0x2a8>
 8006e52:	2308      	movs	r3, #8
 8006e54:	76fb      	strb	r3, [r7, #27]
 8006e56:	e005      	b.n	8006e64 <UART_SetConfig+0x2a8>
 8006e58:	2310      	movs	r3, #16
 8006e5a:	76fb      	strb	r3, [r7, #27]
 8006e5c:	bf00      	nop
 8006e5e:	e001      	b.n	8006e64 <UART_SetConfig+0x2a8>
 8006e60:	2310      	movs	r3, #16
 8006e62:	76fb      	strb	r3, [r7, #27]

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8006e64:	687b      	ldr	r3, [r7, #4]
 8006e66:	681b      	ldr	r3, [r3, #0]
 8006e68:	4a14      	ldr	r2, [pc, #80]	; (8006ebc <UART_SetConfig+0x300>)
 8006e6a:	4293      	cmp	r3, r2
 8006e6c:	f040 80a1 	bne.w	8006fb2 <UART_SetConfig+0x3f6>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8006e70:	7efb      	ldrb	r3, [r7, #27]
 8006e72:	2b08      	cmp	r3, #8
 8006e74:	d836      	bhi.n	8006ee4 <UART_SetConfig+0x328>
 8006e76:	a201      	add	r2, pc, #4	; (adr r2, 8006e7c <UART_SetConfig+0x2c0>)
 8006e78:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006e7c:	08006ea1 	.word	0x08006ea1
 8006e80:	08006ee5 	.word	0x08006ee5
 8006e84:	08006ea9 	.word	0x08006ea9
 8006e88:	08006ee5 	.word	0x08006ee5
 8006e8c:	08006eaf 	.word	0x08006eaf
 8006e90:	08006ee5 	.word	0x08006ee5
 8006e94:	08006ee5 	.word	0x08006ee5
 8006e98:	08006ee5 	.word	0x08006ee5
 8006e9c:	08006edd 	.word	0x08006edd
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8006ea0:	f7fe fefc 	bl	8005c9c <HAL_RCC_GetPCLK1Freq>
 8006ea4:	6178      	str	r0, [r7, #20]
        break;
 8006ea6:	e022      	b.n	8006eee <UART_SetConfig+0x332>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8006ea8:	4b0b      	ldr	r3, [pc, #44]	; (8006ed8 <UART_SetConfig+0x31c>)
 8006eaa:	617b      	str	r3, [r7, #20]
        break;
 8006eac:	e01f      	b.n	8006eee <UART_SetConfig+0x332>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8006eae:	f7fe fe5f 	bl	8005b70 <HAL_RCC_GetSysClockFreq>
 8006eb2:	6178      	str	r0, [r7, #20]
        break;
 8006eb4:	e01b      	b.n	8006eee <UART_SetConfig+0x332>
 8006eb6:	bf00      	nop
 8006eb8:	cfff69f3 	.word	0xcfff69f3
 8006ebc:	40008000 	.word	0x40008000
 8006ec0:	40013800 	.word	0x40013800
 8006ec4:	40021000 	.word	0x40021000
 8006ec8:	40004400 	.word	0x40004400
 8006ecc:	40004800 	.word	0x40004800
 8006ed0:	40004c00 	.word	0x40004c00
 8006ed4:	40005000 	.word	0x40005000
 8006ed8:	00f42400 	.word	0x00f42400
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8006edc:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8006ee0:	617b      	str	r3, [r7, #20]
        break;
 8006ee2:	e004      	b.n	8006eee <UART_SetConfig+0x332>
      default:
        pclk = 0U;
 8006ee4:	2300      	movs	r3, #0
 8006ee6:	617b      	str	r3, [r7, #20]
        ret = HAL_ERROR;
 8006ee8:	2301      	movs	r3, #1
 8006eea:	76bb      	strb	r3, [r7, #26]
        break;
 8006eec:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8006eee:	697b      	ldr	r3, [r7, #20]
 8006ef0:	2b00      	cmp	r3, #0
 8006ef2:	f000 811d 	beq.w	8007130 <UART_SetConfig+0x574>
    {
#if defined(USART_PRESC_PRESCALER)
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 8006ef6:	687b      	ldr	r3, [r7, #4]
 8006ef8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006efa:	4a97      	ldr	r2, [pc, #604]	; (8007158 <UART_SetConfig+0x59c>)
 8006efc:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8006f00:	461a      	mov	r2, r3
 8006f02:	697b      	ldr	r3, [r7, #20]
 8006f04:	fbb3 f3f2 	udiv	r3, r3, r2
 8006f08:	60bb      	str	r3, [r7, #8]

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8006f0a:	687b      	ldr	r3, [r7, #4]
 8006f0c:	685a      	ldr	r2, [r3, #4]
 8006f0e:	4613      	mov	r3, r2
 8006f10:	005b      	lsls	r3, r3, #1
 8006f12:	4413      	add	r3, r2
 8006f14:	68ba      	ldr	r2, [r7, #8]
 8006f16:	429a      	cmp	r2, r3
 8006f18:	d305      	bcc.n	8006f26 <UART_SetConfig+0x36a>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 8006f1a:	687b      	ldr	r3, [r7, #4]
 8006f1c:	685b      	ldr	r3, [r3, #4]
 8006f1e:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8006f20:	68ba      	ldr	r2, [r7, #8]
 8006f22:	429a      	cmp	r2, r3
 8006f24:	d902      	bls.n	8006f2c <UART_SetConfig+0x370>
      {
        ret = HAL_ERROR;
 8006f26:	2301      	movs	r3, #1
 8006f28:	76bb      	strb	r3, [r7, #26]
 8006f2a:	e101      	b.n	8007130 <UART_SetConfig+0x574>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, (uint64_t)huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8006f2c:	697b      	ldr	r3, [r7, #20]
 8006f2e:	4618      	mov	r0, r3
 8006f30:	f04f 0100 	mov.w	r1, #0
 8006f34:	687b      	ldr	r3, [r7, #4]
 8006f36:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006f38:	4a87      	ldr	r2, [pc, #540]	; (8007158 <UART_SetConfig+0x59c>)
 8006f3a:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8006f3e:	b29b      	uxth	r3, r3
 8006f40:	f04f 0400 	mov.w	r4, #0
 8006f44:	461a      	mov	r2, r3
 8006f46:	4623      	mov	r3, r4
 8006f48:	f7f9 fe46 	bl	8000bd8 <__aeabi_uldivmod>
 8006f4c:	4603      	mov	r3, r0
 8006f4e:	460c      	mov	r4, r1
 8006f50:	4619      	mov	r1, r3
 8006f52:	4622      	mov	r2, r4
 8006f54:	f04f 0300 	mov.w	r3, #0
 8006f58:	f04f 0400 	mov.w	r4, #0
 8006f5c:	0214      	lsls	r4, r2, #8
 8006f5e:	ea44 6411 	orr.w	r4, r4, r1, lsr #24
 8006f62:	020b      	lsls	r3, r1, #8
 8006f64:	687a      	ldr	r2, [r7, #4]
 8006f66:	6852      	ldr	r2, [r2, #4]
 8006f68:	0852      	lsrs	r2, r2, #1
 8006f6a:	4611      	mov	r1, r2
 8006f6c:	f04f 0200 	mov.w	r2, #0
 8006f70:	eb13 0b01 	adds.w	fp, r3, r1
 8006f74:	eb44 0c02 	adc.w	ip, r4, r2
 8006f78:	4658      	mov	r0, fp
 8006f7a:	4661      	mov	r1, ip
 8006f7c:	687b      	ldr	r3, [r7, #4]
 8006f7e:	685b      	ldr	r3, [r3, #4]
 8006f80:	f04f 0400 	mov.w	r4, #0
 8006f84:	461a      	mov	r2, r3
 8006f86:	4623      	mov	r3, r4
 8006f88:	f7f9 fe26 	bl	8000bd8 <__aeabi_uldivmod>
 8006f8c:	4603      	mov	r3, r0
 8006f8e:	460c      	mov	r4, r1
 8006f90:	613b      	str	r3, [r7, #16]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8006f92:	693b      	ldr	r3, [r7, #16]
 8006f94:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8006f98:	d308      	bcc.n	8006fac <UART_SetConfig+0x3f0>
 8006f9a:	693b      	ldr	r3, [r7, #16]
 8006f9c:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8006fa0:	d204      	bcs.n	8006fac <UART_SetConfig+0x3f0>
        {
          huart->Instance->BRR = usartdiv;
 8006fa2:	687b      	ldr	r3, [r7, #4]
 8006fa4:	681b      	ldr	r3, [r3, #0]
 8006fa6:	693a      	ldr	r2, [r7, #16]
 8006fa8:	60da      	str	r2, [r3, #12]
 8006faa:	e0c1      	b.n	8007130 <UART_SetConfig+0x574>
        }
        else
        {
          ret = HAL_ERROR;
 8006fac:	2301      	movs	r3, #1
 8006fae:	76bb      	strb	r3, [r7, #26]
 8006fb0:	e0be      	b.n	8007130 <UART_SetConfig+0x574>
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
#endif /* USART_PRESC_PRESCALER */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8006fb2:	687b      	ldr	r3, [r7, #4]
 8006fb4:	69db      	ldr	r3, [r3, #28]
 8006fb6:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8006fba:	d164      	bne.n	8007086 <UART_SetConfig+0x4ca>
  {
    switch (clocksource)
 8006fbc:	7efb      	ldrb	r3, [r7, #27]
 8006fbe:	2b08      	cmp	r3, #8
 8006fc0:	d827      	bhi.n	8007012 <UART_SetConfig+0x456>
 8006fc2:	a201      	add	r2, pc, #4	; (adr r2, 8006fc8 <UART_SetConfig+0x40c>)
 8006fc4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006fc8:	08006fed 	.word	0x08006fed
 8006fcc:	08006ff5 	.word	0x08006ff5
 8006fd0:	08006ffd 	.word	0x08006ffd
 8006fd4:	08007013 	.word	0x08007013
 8006fd8:	08007003 	.word	0x08007003
 8006fdc:	08007013 	.word	0x08007013
 8006fe0:	08007013 	.word	0x08007013
 8006fe4:	08007013 	.word	0x08007013
 8006fe8:	0800700b 	.word	0x0800700b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8006fec:	f7fe fe56 	bl	8005c9c <HAL_RCC_GetPCLK1Freq>
 8006ff0:	6178      	str	r0, [r7, #20]
        break;
 8006ff2:	e013      	b.n	800701c <UART_SetConfig+0x460>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8006ff4:	f7fe fe68 	bl	8005cc8 <HAL_RCC_GetPCLK2Freq>
 8006ff8:	6178      	str	r0, [r7, #20]
        break;
 8006ffa:	e00f      	b.n	800701c <UART_SetConfig+0x460>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8006ffc:	4b57      	ldr	r3, [pc, #348]	; (800715c <UART_SetConfig+0x5a0>)
 8006ffe:	617b      	str	r3, [r7, #20]
        break;
 8007000:	e00c      	b.n	800701c <UART_SetConfig+0x460>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8007002:	f7fe fdb5 	bl	8005b70 <HAL_RCC_GetSysClockFreq>
 8007006:	6178      	str	r0, [r7, #20]
        break;
 8007008:	e008      	b.n	800701c <UART_SetConfig+0x460>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800700a:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800700e:	617b      	str	r3, [r7, #20]
        break;
 8007010:	e004      	b.n	800701c <UART_SetConfig+0x460>
      default:
        pclk = 0U;
 8007012:	2300      	movs	r3, #0
 8007014:	617b      	str	r3, [r7, #20]
        ret = HAL_ERROR;
 8007016:	2301      	movs	r3, #1
 8007018:	76bb      	strb	r3, [r7, #26]
        break;
 800701a:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 800701c:	697b      	ldr	r3, [r7, #20]
 800701e:	2b00      	cmp	r3, #0
 8007020:	f000 8086 	beq.w	8007130 <UART_SetConfig+0x574>
    {
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8007024:	687b      	ldr	r3, [r7, #4]
 8007026:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007028:	4a4b      	ldr	r2, [pc, #300]	; (8007158 <UART_SetConfig+0x59c>)
 800702a:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800702e:	461a      	mov	r2, r3
 8007030:	697b      	ldr	r3, [r7, #20]
 8007032:	fbb3 f3f2 	udiv	r3, r3, r2
 8007036:	005a      	lsls	r2, r3, #1
 8007038:	687b      	ldr	r3, [r7, #4]
 800703a:	685b      	ldr	r3, [r3, #4]
 800703c:	085b      	lsrs	r3, r3, #1
 800703e:	441a      	add	r2, r3
 8007040:	687b      	ldr	r3, [r7, #4]
 8007042:	685b      	ldr	r3, [r3, #4]
 8007044:	fbb2 f3f3 	udiv	r3, r2, r3
 8007048:	b29b      	uxth	r3, r3
 800704a:	613b      	str	r3, [r7, #16]
#else
      usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800704c:	693b      	ldr	r3, [r7, #16]
 800704e:	2b0f      	cmp	r3, #15
 8007050:	d916      	bls.n	8007080 <UART_SetConfig+0x4c4>
 8007052:	693b      	ldr	r3, [r7, #16]
 8007054:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8007058:	d212      	bcs.n	8007080 <UART_SetConfig+0x4c4>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800705a:	693b      	ldr	r3, [r7, #16]
 800705c:	b29b      	uxth	r3, r3
 800705e:	f023 030f 	bic.w	r3, r3, #15
 8007062:	81fb      	strh	r3, [r7, #14]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8007064:	693b      	ldr	r3, [r7, #16]
 8007066:	085b      	lsrs	r3, r3, #1
 8007068:	b29b      	uxth	r3, r3
 800706a:	f003 0307 	and.w	r3, r3, #7
 800706e:	b29a      	uxth	r2, r3
 8007070:	89fb      	ldrh	r3, [r7, #14]
 8007072:	4313      	orrs	r3, r2
 8007074:	81fb      	strh	r3, [r7, #14]
        huart->Instance->BRR = brrtemp;
 8007076:	687b      	ldr	r3, [r7, #4]
 8007078:	681b      	ldr	r3, [r3, #0]
 800707a:	89fa      	ldrh	r2, [r7, #14]
 800707c:	60da      	str	r2, [r3, #12]
 800707e:	e057      	b.n	8007130 <UART_SetConfig+0x574>
      }
      else
      {
        ret = HAL_ERROR;
 8007080:	2301      	movs	r3, #1
 8007082:	76bb      	strb	r3, [r7, #26]
 8007084:	e054      	b.n	8007130 <UART_SetConfig+0x574>
      }
    }
  }
  else
  {
    switch (clocksource)
 8007086:	7efb      	ldrb	r3, [r7, #27]
 8007088:	2b08      	cmp	r3, #8
 800708a:	d828      	bhi.n	80070de <UART_SetConfig+0x522>
 800708c:	a201      	add	r2, pc, #4	; (adr r2, 8007094 <UART_SetConfig+0x4d8>)
 800708e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007092:	bf00      	nop
 8007094:	080070b9 	.word	0x080070b9
 8007098:	080070c1 	.word	0x080070c1
 800709c:	080070c9 	.word	0x080070c9
 80070a0:	080070df 	.word	0x080070df
 80070a4:	080070cf 	.word	0x080070cf
 80070a8:	080070df 	.word	0x080070df
 80070ac:	080070df 	.word	0x080070df
 80070b0:	080070df 	.word	0x080070df
 80070b4:	080070d7 	.word	0x080070d7
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80070b8:	f7fe fdf0 	bl	8005c9c <HAL_RCC_GetPCLK1Freq>
 80070bc:	6178      	str	r0, [r7, #20]
        break;
 80070be:	e013      	b.n	80070e8 <UART_SetConfig+0x52c>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80070c0:	f7fe fe02 	bl	8005cc8 <HAL_RCC_GetPCLK2Freq>
 80070c4:	6178      	str	r0, [r7, #20]
        break;
 80070c6:	e00f      	b.n	80070e8 <UART_SetConfig+0x52c>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80070c8:	4b24      	ldr	r3, [pc, #144]	; (800715c <UART_SetConfig+0x5a0>)
 80070ca:	617b      	str	r3, [r7, #20]
        break;
 80070cc:	e00c      	b.n	80070e8 <UART_SetConfig+0x52c>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80070ce:	f7fe fd4f 	bl	8005b70 <HAL_RCC_GetSysClockFreq>
 80070d2:	6178      	str	r0, [r7, #20]
        break;
 80070d4:	e008      	b.n	80070e8 <UART_SetConfig+0x52c>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80070d6:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80070da:	617b      	str	r3, [r7, #20]
        break;
 80070dc:	e004      	b.n	80070e8 <UART_SetConfig+0x52c>
      default:
        pclk = 0U;
 80070de:	2300      	movs	r3, #0
 80070e0:	617b      	str	r3, [r7, #20]
        ret = HAL_ERROR;
 80070e2:	2301      	movs	r3, #1
 80070e4:	76bb      	strb	r3, [r7, #26]
        break;
 80070e6:	bf00      	nop
    }

    if (pclk != 0U)
 80070e8:	697b      	ldr	r3, [r7, #20]
 80070ea:	2b00      	cmp	r3, #0
 80070ec:	d020      	beq.n	8007130 <UART_SetConfig+0x574>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80070ee:	687b      	ldr	r3, [r7, #4]
 80070f0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80070f2:	4a19      	ldr	r2, [pc, #100]	; (8007158 <UART_SetConfig+0x59c>)
 80070f4:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80070f8:	461a      	mov	r2, r3
 80070fa:	697b      	ldr	r3, [r7, #20]
 80070fc:	fbb3 f2f2 	udiv	r2, r3, r2
 8007100:	687b      	ldr	r3, [r7, #4]
 8007102:	685b      	ldr	r3, [r3, #4]
 8007104:	085b      	lsrs	r3, r3, #1
 8007106:	441a      	add	r2, r3
 8007108:	687b      	ldr	r3, [r7, #4]
 800710a:	685b      	ldr	r3, [r3, #4]
 800710c:	fbb2 f3f3 	udiv	r3, r2, r3
 8007110:	b29b      	uxth	r3, r3
 8007112:	613b      	str	r3, [r7, #16]
#else
      usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8007114:	693b      	ldr	r3, [r7, #16]
 8007116:	2b0f      	cmp	r3, #15
 8007118:	d908      	bls.n	800712c <UART_SetConfig+0x570>
 800711a:	693b      	ldr	r3, [r7, #16]
 800711c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8007120:	d204      	bcs.n	800712c <UART_SetConfig+0x570>
      {
        huart->Instance->BRR = usartdiv;
 8007122:	687b      	ldr	r3, [r7, #4]
 8007124:	681b      	ldr	r3, [r3, #0]
 8007126:	693a      	ldr	r2, [r7, #16]
 8007128:	60da      	str	r2, [r3, #12]
 800712a:	e001      	b.n	8007130 <UART_SetConfig+0x574>
      }
      else
      {
        ret = HAL_ERROR;
 800712c:	2301      	movs	r3, #1
 800712e:	76bb      	strb	r3, [r7, #26]
    }
  }

#if defined(USART_CR1_FIFOEN)
  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 8007130:	687b      	ldr	r3, [r7, #4]
 8007132:	2201      	movs	r2, #1
 8007134:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
  huart->NbRxDataToProcess = 1;
 8007138:	687b      	ldr	r3, [r7, #4]
 800713a:	2201      	movs	r2, #1
 800713c:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
#endif /* USART_CR1_FIFOEN */

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8007140:	687b      	ldr	r3, [r7, #4]
 8007142:	2200      	movs	r2, #0
 8007144:	66da      	str	r2, [r3, #108]	; 0x6c
  huart->TxISR = NULL;
 8007146:	687b      	ldr	r3, [r7, #4]
 8007148:	2200      	movs	r2, #0
 800714a:	671a      	str	r2, [r3, #112]	; 0x70

  return ret;
 800714c:	7ebb      	ldrb	r3, [r7, #26]
}
 800714e:	4618      	mov	r0, r3
 8007150:	3720      	adds	r7, #32
 8007152:	46bd      	mov	sp, r7
 8007154:	e8bd 8890 	ldmia.w	sp!, {r4, r7, fp, pc}
 8007158:	08009db4 	.word	0x08009db4
 800715c:	00f42400 	.word	0x00f42400

08007160 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8007160:	b480      	push	{r7}
 8007162:	b083      	sub	sp, #12
 8007164:	af00      	add	r7, sp, #0
 8007166:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8007168:	687b      	ldr	r3, [r7, #4]
 800716a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800716c:	f003 0301 	and.w	r3, r3, #1
 8007170:	2b00      	cmp	r3, #0
 8007172:	d00a      	beq.n	800718a <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8007174:	687b      	ldr	r3, [r7, #4]
 8007176:	681b      	ldr	r3, [r3, #0]
 8007178:	685b      	ldr	r3, [r3, #4]
 800717a:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 800717e:	687b      	ldr	r3, [r7, #4]
 8007180:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007182:	687b      	ldr	r3, [r7, #4]
 8007184:	681b      	ldr	r3, [r3, #0]
 8007186:	430a      	orrs	r2, r1
 8007188:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800718a:	687b      	ldr	r3, [r7, #4]
 800718c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800718e:	f003 0302 	and.w	r3, r3, #2
 8007192:	2b00      	cmp	r3, #0
 8007194:	d00a      	beq.n	80071ac <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8007196:	687b      	ldr	r3, [r7, #4]
 8007198:	681b      	ldr	r3, [r3, #0]
 800719a:	685b      	ldr	r3, [r3, #4]
 800719c:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 80071a0:	687b      	ldr	r3, [r7, #4]
 80071a2:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80071a4:	687b      	ldr	r3, [r7, #4]
 80071a6:	681b      	ldr	r3, [r3, #0]
 80071a8:	430a      	orrs	r2, r1
 80071aa:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 80071ac:	687b      	ldr	r3, [r7, #4]
 80071ae:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80071b0:	f003 0304 	and.w	r3, r3, #4
 80071b4:	2b00      	cmp	r3, #0
 80071b6:	d00a      	beq.n	80071ce <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 80071b8:	687b      	ldr	r3, [r7, #4]
 80071ba:	681b      	ldr	r3, [r3, #0]
 80071bc:	685b      	ldr	r3, [r3, #4]
 80071be:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 80071c2:	687b      	ldr	r3, [r7, #4]
 80071c4:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80071c6:	687b      	ldr	r3, [r7, #4]
 80071c8:	681b      	ldr	r3, [r3, #0]
 80071ca:	430a      	orrs	r2, r1
 80071cc:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 80071ce:	687b      	ldr	r3, [r7, #4]
 80071d0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80071d2:	f003 0308 	and.w	r3, r3, #8
 80071d6:	2b00      	cmp	r3, #0
 80071d8:	d00a      	beq.n	80071f0 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 80071da:	687b      	ldr	r3, [r7, #4]
 80071dc:	681b      	ldr	r3, [r3, #0]
 80071de:	685b      	ldr	r3, [r3, #4]
 80071e0:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 80071e4:	687b      	ldr	r3, [r7, #4]
 80071e6:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80071e8:	687b      	ldr	r3, [r7, #4]
 80071ea:	681b      	ldr	r3, [r3, #0]
 80071ec:	430a      	orrs	r2, r1
 80071ee:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 80071f0:	687b      	ldr	r3, [r7, #4]
 80071f2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80071f4:	f003 0310 	and.w	r3, r3, #16
 80071f8:	2b00      	cmp	r3, #0
 80071fa:	d00a      	beq.n	8007212 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 80071fc:	687b      	ldr	r3, [r7, #4]
 80071fe:	681b      	ldr	r3, [r3, #0]
 8007200:	689b      	ldr	r3, [r3, #8]
 8007202:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 8007206:	687b      	ldr	r3, [r7, #4]
 8007208:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800720a:	687b      	ldr	r3, [r7, #4]
 800720c:	681b      	ldr	r3, [r3, #0]
 800720e:	430a      	orrs	r2, r1
 8007210:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8007212:	687b      	ldr	r3, [r7, #4]
 8007214:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007216:	f003 0320 	and.w	r3, r3, #32
 800721a:	2b00      	cmp	r3, #0
 800721c:	d00a      	beq.n	8007234 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800721e:	687b      	ldr	r3, [r7, #4]
 8007220:	681b      	ldr	r3, [r3, #0]
 8007222:	689b      	ldr	r3, [r3, #8]
 8007224:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 8007228:	687b      	ldr	r3, [r7, #4]
 800722a:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800722c:	687b      	ldr	r3, [r7, #4]
 800722e:	681b      	ldr	r3, [r3, #0]
 8007230:	430a      	orrs	r2, r1
 8007232:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8007234:	687b      	ldr	r3, [r7, #4]
 8007236:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007238:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800723c:	2b00      	cmp	r3, #0
 800723e:	d01a      	beq.n	8007276 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8007240:	687b      	ldr	r3, [r7, #4]
 8007242:	681b      	ldr	r3, [r3, #0]
 8007244:	685b      	ldr	r3, [r3, #4]
 8007246:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 800724a:	687b      	ldr	r3, [r7, #4]
 800724c:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800724e:	687b      	ldr	r3, [r7, #4]
 8007250:	681b      	ldr	r3, [r3, #0]
 8007252:	430a      	orrs	r2, r1
 8007254:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8007256:	687b      	ldr	r3, [r7, #4]
 8007258:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800725a:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800725e:	d10a      	bne.n	8007276 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8007260:	687b      	ldr	r3, [r7, #4]
 8007262:	681b      	ldr	r3, [r3, #0]
 8007264:	685b      	ldr	r3, [r3, #4]
 8007266:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 800726a:	687b      	ldr	r3, [r7, #4]
 800726c:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 800726e:	687b      	ldr	r3, [r7, #4]
 8007270:	681b      	ldr	r3, [r3, #0]
 8007272:	430a      	orrs	r2, r1
 8007274:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8007276:	687b      	ldr	r3, [r7, #4]
 8007278:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800727a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800727e:	2b00      	cmp	r3, #0
 8007280:	d00a      	beq.n	8007298 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8007282:	687b      	ldr	r3, [r7, #4]
 8007284:	681b      	ldr	r3, [r3, #0]
 8007286:	685b      	ldr	r3, [r3, #4]
 8007288:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 800728c:	687b      	ldr	r3, [r7, #4]
 800728e:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8007290:	687b      	ldr	r3, [r7, #4]
 8007292:	681b      	ldr	r3, [r3, #0]
 8007294:	430a      	orrs	r2, r1
 8007296:	605a      	str	r2, [r3, #4]
  }
}
 8007298:	bf00      	nop
 800729a:	370c      	adds	r7, #12
 800729c:	46bd      	mov	sp, r7
 800729e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80072a2:	4770      	bx	lr

080072a4 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 80072a4:	b580      	push	{r7, lr}
 80072a6:	b086      	sub	sp, #24
 80072a8:	af02      	add	r7, sp, #8
 80072aa:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80072ac:	687b      	ldr	r3, [r7, #4]
 80072ae:	2200      	movs	r2, #0
 80072b0:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Init tickstart for timeout managment*/
  tickstart = HAL_GetTick();
 80072b4:	f7fb f8d2 	bl	800245c <HAL_GetTick>
 80072b8:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 80072ba:	687b      	ldr	r3, [r7, #4]
 80072bc:	681b      	ldr	r3, [r3, #0]
 80072be:	681b      	ldr	r3, [r3, #0]
 80072c0:	f003 0308 	and.w	r3, r3, #8
 80072c4:	2b08      	cmp	r3, #8
 80072c6:	d10e      	bne.n	80072e6 <UART_CheckIdleState+0x42>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80072c8:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 80072cc:	9300      	str	r3, [sp, #0]
 80072ce:	68fb      	ldr	r3, [r7, #12]
 80072d0:	2200      	movs	r2, #0
 80072d2:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 80072d6:	6878      	ldr	r0, [r7, #4]
 80072d8:	f000 f82c 	bl	8007334 <UART_WaitOnFlagUntilTimeout>
 80072dc:	4603      	mov	r3, r0
 80072de:	2b00      	cmp	r3, #0
 80072e0:	d001      	beq.n	80072e6 <UART_CheckIdleState+0x42>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 80072e2:	2303      	movs	r3, #3
 80072e4:	e022      	b.n	800732c <UART_CheckIdleState+0x88>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 80072e6:	687b      	ldr	r3, [r7, #4]
 80072e8:	681b      	ldr	r3, [r3, #0]
 80072ea:	681b      	ldr	r3, [r3, #0]
 80072ec:	f003 0304 	and.w	r3, r3, #4
 80072f0:	2b04      	cmp	r3, #4
 80072f2:	d10e      	bne.n	8007312 <UART_CheckIdleState+0x6e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80072f4:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 80072f8:	9300      	str	r3, [sp, #0]
 80072fa:	68fb      	ldr	r3, [r7, #12]
 80072fc:	2200      	movs	r2, #0
 80072fe:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 8007302:	6878      	ldr	r0, [r7, #4]
 8007304:	f000 f816 	bl	8007334 <UART_WaitOnFlagUntilTimeout>
 8007308:	4603      	mov	r3, r0
 800730a:	2b00      	cmp	r3, #0
 800730c:	d001      	beq.n	8007312 <UART_CheckIdleState+0x6e>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 800730e:	2303      	movs	r3, #3
 8007310:	e00c      	b.n	800732c <UART_CheckIdleState+0x88>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8007312:	687b      	ldr	r3, [r7, #4]
 8007314:	2220      	movs	r2, #32
 8007316:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  huart->RxState = HAL_UART_STATE_READY;
 800731a:	687b      	ldr	r3, [r7, #4]
 800731c:	2220      	movs	r2, #32
 800731e:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  __HAL_UNLOCK(huart);
 8007322:	687b      	ldr	r3, [r7, #4]
 8007324:	2200      	movs	r2, #0
 8007326:	f883 207c 	strb.w	r2, [r3, #124]	; 0x7c

  return HAL_OK;
 800732a:	2300      	movs	r3, #0
}
 800732c:	4618      	mov	r0, r3
 800732e:	3710      	adds	r7, #16
 8007330:	46bd      	mov	sp, r7
 8007332:	bd80      	pop	{r7, pc}

08007334 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8007334:	b580      	push	{r7, lr}
 8007336:	b084      	sub	sp, #16
 8007338:	af00      	add	r7, sp, #0
 800733a:	60f8      	str	r0, [r7, #12]
 800733c:	60b9      	str	r1, [r7, #8]
 800733e:	603b      	str	r3, [r7, #0]
 8007340:	4613      	mov	r3, r2
 8007342:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8007344:	e062      	b.n	800740c <UART_WaitOnFlagUntilTimeout+0xd8>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8007346:	69bb      	ldr	r3, [r7, #24]
 8007348:	f1b3 3fff 	cmp.w	r3, #4294967295
 800734c:	d05e      	beq.n	800740c <UART_WaitOnFlagUntilTimeout+0xd8>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800734e:	f7fb f885 	bl	800245c <HAL_GetTick>
 8007352:	4602      	mov	r2, r0
 8007354:	683b      	ldr	r3, [r7, #0]
 8007356:	1ad3      	subs	r3, r2, r3
 8007358:	69ba      	ldr	r2, [r7, #24]
 800735a:	429a      	cmp	r2, r3
 800735c:	d302      	bcc.n	8007364 <UART_WaitOnFlagUntilTimeout+0x30>
 800735e:	69bb      	ldr	r3, [r7, #24]
 8007360:	2b00      	cmp	r3, #0
 8007362:	d11d      	bne.n	80073a0 <UART_WaitOnFlagUntilTimeout+0x6c>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_TXEIE_TXFNFIE));
 8007364:	68fb      	ldr	r3, [r7, #12]
 8007366:	681b      	ldr	r3, [r3, #0]
 8007368:	681a      	ldr	r2, [r3, #0]
 800736a:	68fb      	ldr	r3, [r7, #12]
 800736c:	681b      	ldr	r3, [r3, #0]
 800736e:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 8007372:	601a      	str	r2, [r3, #0]
#else
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
#endif /* USART_CR1_FIFOEN */
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007374:	68fb      	ldr	r3, [r7, #12]
 8007376:	681b      	ldr	r3, [r3, #0]
 8007378:	689a      	ldr	r2, [r3, #8]
 800737a:	68fb      	ldr	r3, [r7, #12]
 800737c:	681b      	ldr	r3, [r3, #0]
 800737e:	f022 0201 	bic.w	r2, r2, #1
 8007382:	609a      	str	r2, [r3, #8]

        huart->gState = HAL_UART_STATE_READY;
 8007384:	68fb      	ldr	r3, [r7, #12]
 8007386:	2220      	movs	r2, #32
 8007388:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
        huart->RxState = HAL_UART_STATE_READY;
 800738c:	68fb      	ldr	r3, [r7, #12]
 800738e:	2220      	movs	r2, #32
 8007390:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

        __HAL_UNLOCK(huart);
 8007394:	68fb      	ldr	r3, [r7, #12]
 8007396:	2200      	movs	r2, #0
 8007398:	f883 207c 	strb.w	r2, [r3, #124]	; 0x7c

        return HAL_TIMEOUT;
 800739c:	2303      	movs	r3, #3
 800739e:	e045      	b.n	800742c <UART_WaitOnFlagUntilTimeout+0xf8>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 80073a0:	68fb      	ldr	r3, [r7, #12]
 80073a2:	681b      	ldr	r3, [r3, #0]
 80073a4:	681b      	ldr	r3, [r3, #0]
 80073a6:	f003 0304 	and.w	r3, r3, #4
 80073aa:	2b00      	cmp	r3, #0
 80073ac:	d02e      	beq.n	800740c <UART_WaitOnFlagUntilTimeout+0xd8>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 80073ae:	68fb      	ldr	r3, [r7, #12]
 80073b0:	681b      	ldr	r3, [r3, #0]
 80073b2:	69db      	ldr	r3, [r3, #28]
 80073b4:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80073b8:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80073bc:	d126      	bne.n	800740c <UART_WaitOnFlagUntilTimeout+0xd8>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80073be:	68fb      	ldr	r3, [r7, #12]
 80073c0:	681b      	ldr	r3, [r3, #0]
 80073c2:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80073c6:	621a      	str	r2, [r3, #32]

          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
          CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_TXEIE_TXFNFIE));
 80073c8:	68fb      	ldr	r3, [r7, #12]
 80073ca:	681b      	ldr	r3, [r3, #0]
 80073cc:	681a      	ldr	r2, [r3, #0]
 80073ce:	68fb      	ldr	r3, [r7, #12]
 80073d0:	681b      	ldr	r3, [r3, #0]
 80073d2:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 80073d6:	601a      	str	r2, [r3, #0]
#else
          CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
#endif
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80073d8:	68fb      	ldr	r3, [r7, #12]
 80073da:	681b      	ldr	r3, [r3, #0]
 80073dc:	689a      	ldr	r2, [r3, #8]
 80073de:	68fb      	ldr	r3, [r7, #12]
 80073e0:	681b      	ldr	r3, [r3, #0]
 80073e2:	f022 0201 	bic.w	r2, r2, #1
 80073e6:	609a      	str	r2, [r3, #8]

          huart->gState = HAL_UART_STATE_READY;
 80073e8:	68fb      	ldr	r3, [r7, #12]
 80073ea:	2220      	movs	r2, #32
 80073ec:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
          huart->RxState = HAL_UART_STATE_READY;
 80073f0:	68fb      	ldr	r3, [r7, #12]
 80073f2:	2220      	movs	r2, #32
 80073f4:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 80073f8:	68fb      	ldr	r3, [r7, #12]
 80073fa:	2220      	movs	r2, #32
 80073fc:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8007400:	68fb      	ldr	r3, [r7, #12]
 8007402:	2200      	movs	r2, #0
 8007404:	f883 207c 	strb.w	r2, [r3, #124]	; 0x7c

          return HAL_TIMEOUT;
 8007408:	2303      	movs	r3, #3
 800740a:	e00f      	b.n	800742c <UART_WaitOnFlagUntilTimeout+0xf8>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800740c:	68fb      	ldr	r3, [r7, #12]
 800740e:	681b      	ldr	r3, [r3, #0]
 8007410:	69da      	ldr	r2, [r3, #28]
 8007412:	68bb      	ldr	r3, [r7, #8]
 8007414:	4013      	ands	r3, r2
 8007416:	68ba      	ldr	r2, [r7, #8]
 8007418:	429a      	cmp	r2, r3
 800741a:	bf0c      	ite	eq
 800741c:	2301      	moveq	r3, #1
 800741e:	2300      	movne	r3, #0
 8007420:	b2db      	uxtb	r3, r3
 8007422:	461a      	mov	r2, r3
 8007424:	79fb      	ldrb	r3, [r7, #7]
 8007426:	429a      	cmp	r2, r3
 8007428:	d08d      	beq.n	8007346 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800742a:	2300      	movs	r3, #0
}
 800742c:	4618      	mov	r0, r3
 800742e:	3710      	adds	r7, #16
 8007430:	46bd      	mov	sp, r7
 8007432:	bd80      	pop	{r7, pc}

08007434 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 8007434:	b480      	push	{r7}
 8007436:	b085      	sub	sp, #20
 8007438:	af00      	add	r7, sp, #0
 800743a:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 800743c:	687b      	ldr	r3, [r7, #4]
 800743e:	f893 307c 	ldrb.w	r3, [r3, #124]	; 0x7c
 8007442:	2b01      	cmp	r3, #1
 8007444:	d101      	bne.n	800744a <HAL_UARTEx_DisableFifoMode+0x16>
 8007446:	2302      	movs	r3, #2
 8007448:	e027      	b.n	800749a <HAL_UARTEx_DisableFifoMode+0x66>
 800744a:	687b      	ldr	r3, [r7, #4]
 800744c:	2201      	movs	r2, #1
 800744e:	f883 207c 	strb.w	r2, [r3, #124]	; 0x7c

  huart->gState = HAL_UART_STATE_BUSY;
 8007452:	687b      	ldr	r3, [r7, #4]
 8007454:	2224      	movs	r2, #36	; 0x24
 8007456:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800745a:	687b      	ldr	r3, [r7, #4]
 800745c:	681b      	ldr	r3, [r3, #0]
 800745e:	681b      	ldr	r3, [r3, #0]
 8007460:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8007462:	687b      	ldr	r3, [r7, #4]
 8007464:	681b      	ldr	r3, [r3, #0]
 8007466:	681a      	ldr	r2, [r3, #0]
 8007468:	687b      	ldr	r3, [r7, #4]
 800746a:	681b      	ldr	r3, [r3, #0]
 800746c:	f022 0201 	bic.w	r2, r2, #1
 8007470:	601a      	str	r2, [r3, #0]

  /* Enable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 8007472:	68fb      	ldr	r3, [r7, #12]
 8007474:	f023 5300 	bic.w	r3, r3, #536870912	; 0x20000000
 8007478:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 800747a:	687b      	ldr	r3, [r7, #4]
 800747c:	2200      	movs	r2, #0
 800747e:	665a      	str	r2, [r3, #100]	; 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8007480:	687b      	ldr	r3, [r7, #4]
 8007482:	681b      	ldr	r3, [r3, #0]
 8007484:	68fa      	ldr	r2, [r7, #12]
 8007486:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8007488:	687b      	ldr	r3, [r7, #4]
 800748a:	2220      	movs	r2, #32
 800748c:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8007490:	687b      	ldr	r3, [r7, #4]
 8007492:	2200      	movs	r2, #0
 8007494:	f883 207c 	strb.w	r2, [r3, #124]	; 0x7c

  return HAL_OK;
 8007498:	2300      	movs	r3, #0
}
 800749a:	4618      	mov	r0, r3
 800749c:	3714      	adds	r7, #20
 800749e:	46bd      	mov	sp, r7
 80074a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80074a4:	4770      	bx	lr

080074a6 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 80074a6:	b580      	push	{r7, lr}
 80074a8:	b084      	sub	sp, #16
 80074aa:	af00      	add	r7, sp, #0
 80074ac:	6078      	str	r0, [r7, #4]
 80074ae:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 80074b0:	687b      	ldr	r3, [r7, #4]
 80074b2:	f893 307c 	ldrb.w	r3, [r3, #124]	; 0x7c
 80074b6:	2b01      	cmp	r3, #1
 80074b8:	d101      	bne.n	80074be <HAL_UARTEx_SetTxFifoThreshold+0x18>
 80074ba:	2302      	movs	r3, #2
 80074bc:	e02d      	b.n	800751a <HAL_UARTEx_SetTxFifoThreshold+0x74>
 80074be:	687b      	ldr	r3, [r7, #4]
 80074c0:	2201      	movs	r2, #1
 80074c2:	f883 207c 	strb.w	r2, [r3, #124]	; 0x7c

  huart->gState = HAL_UART_STATE_BUSY;
 80074c6:	687b      	ldr	r3, [r7, #4]
 80074c8:	2224      	movs	r2, #36	; 0x24
 80074ca:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 80074ce:	687b      	ldr	r3, [r7, #4]
 80074d0:	681b      	ldr	r3, [r3, #0]
 80074d2:	681b      	ldr	r3, [r3, #0]
 80074d4:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 80074d6:	687b      	ldr	r3, [r7, #4]
 80074d8:	681b      	ldr	r3, [r3, #0]
 80074da:	681a      	ldr	r2, [r3, #0]
 80074dc:	687b      	ldr	r3, [r7, #4]
 80074de:	681b      	ldr	r3, [r3, #0]
 80074e0:	f022 0201 	bic.w	r2, r2, #1
 80074e4:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 80074e6:	687b      	ldr	r3, [r7, #4]
 80074e8:	681b      	ldr	r3, [r3, #0]
 80074ea:	689b      	ldr	r3, [r3, #8]
 80074ec:	f023 4160 	bic.w	r1, r3, #3758096384	; 0xe0000000
 80074f0:	687b      	ldr	r3, [r7, #4]
 80074f2:	681b      	ldr	r3, [r3, #0]
 80074f4:	683a      	ldr	r2, [r7, #0]
 80074f6:	430a      	orrs	r2, r1
 80074f8:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 80074fa:	6878      	ldr	r0, [r7, #4]
 80074fc:	f000 f850 	bl	80075a0 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8007500:	687b      	ldr	r3, [r7, #4]
 8007502:	681b      	ldr	r3, [r3, #0]
 8007504:	68fa      	ldr	r2, [r7, #12]
 8007506:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8007508:	687b      	ldr	r3, [r7, #4]
 800750a:	2220      	movs	r2, #32
 800750c:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8007510:	687b      	ldr	r3, [r7, #4]
 8007512:	2200      	movs	r2, #0
 8007514:	f883 207c 	strb.w	r2, [r3, #124]	; 0x7c

  return HAL_OK;
 8007518:	2300      	movs	r3, #0
}
 800751a:	4618      	mov	r0, r3
 800751c:	3710      	adds	r7, #16
 800751e:	46bd      	mov	sp, r7
 8007520:	bd80      	pop	{r7, pc}

08007522 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8007522:	b580      	push	{r7, lr}
 8007524:	b084      	sub	sp, #16
 8007526:	af00      	add	r7, sp, #0
 8007528:	6078      	str	r0, [r7, #4]
 800752a:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800752c:	687b      	ldr	r3, [r7, #4]
 800752e:	f893 307c 	ldrb.w	r3, [r3, #124]	; 0x7c
 8007532:	2b01      	cmp	r3, #1
 8007534:	d101      	bne.n	800753a <HAL_UARTEx_SetRxFifoThreshold+0x18>
 8007536:	2302      	movs	r3, #2
 8007538:	e02d      	b.n	8007596 <HAL_UARTEx_SetRxFifoThreshold+0x74>
 800753a:	687b      	ldr	r3, [r7, #4]
 800753c:	2201      	movs	r2, #1
 800753e:	f883 207c 	strb.w	r2, [r3, #124]	; 0x7c

  huart->gState = HAL_UART_STATE_BUSY;
 8007542:	687b      	ldr	r3, [r7, #4]
 8007544:	2224      	movs	r2, #36	; 0x24
 8007546:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800754a:	687b      	ldr	r3, [r7, #4]
 800754c:	681b      	ldr	r3, [r3, #0]
 800754e:	681b      	ldr	r3, [r3, #0]
 8007550:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8007552:	687b      	ldr	r3, [r7, #4]
 8007554:	681b      	ldr	r3, [r3, #0]
 8007556:	681a      	ldr	r2, [r3, #0]
 8007558:	687b      	ldr	r3, [r7, #4]
 800755a:	681b      	ldr	r3, [r3, #0]
 800755c:	f022 0201 	bic.w	r2, r2, #1
 8007560:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 8007562:	687b      	ldr	r3, [r7, #4]
 8007564:	681b      	ldr	r3, [r3, #0]
 8007566:	689b      	ldr	r3, [r3, #8]
 8007568:	f023 6160 	bic.w	r1, r3, #234881024	; 0xe000000
 800756c:	687b      	ldr	r3, [r7, #4]
 800756e:	681b      	ldr	r3, [r3, #0]
 8007570:	683a      	ldr	r2, [r7, #0]
 8007572:	430a      	orrs	r2, r1
 8007574:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8007576:	6878      	ldr	r0, [r7, #4]
 8007578:	f000 f812 	bl	80075a0 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800757c:	687b      	ldr	r3, [r7, #4]
 800757e:	681b      	ldr	r3, [r3, #0]
 8007580:	68fa      	ldr	r2, [r7, #12]
 8007582:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8007584:	687b      	ldr	r3, [r7, #4]
 8007586:	2220      	movs	r2, #32
 8007588:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800758c:	687b      	ldr	r3, [r7, #4]
 800758e:	2200      	movs	r2, #0
 8007590:	f883 207c 	strb.w	r2, [r3, #124]	; 0x7c

  return HAL_OK;
 8007594:	2300      	movs	r3, #0
}
 8007596:	4618      	mov	r0, r3
 8007598:	3710      	adds	r7, #16
 800759a:	46bd      	mov	sp, r7
 800759c:	bd80      	pop	{r7, pc}
	...

080075a0 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 80075a0:	b480      	push	{r7}
 80075a2:	b089      	sub	sp, #36	; 0x24
 80075a4:	af00      	add	r7, sp, #0
 80075a6:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_depth;
  uint8_t tx_fifo_depth;
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
 80075a8:	4a2f      	ldr	r2, [pc, #188]	; (8007668 <UARTEx_SetNbDataToProcess+0xc8>)
 80075aa:	f107 0314 	add.w	r3, r7, #20
 80075ae:	e892 0003 	ldmia.w	r2, {r0, r1}
 80075b2:	e883 0003 	stmia.w	r3, {r0, r1}
  uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};
 80075b6:	4a2d      	ldr	r2, [pc, #180]	; (800766c <UARTEx_SetNbDataToProcess+0xcc>)
 80075b8:	f107 030c 	add.w	r3, r7, #12
 80075bc:	e892 0003 	ldmia.w	r2, {r0, r1}
 80075c0:	e883 0003 	stmia.w	r3, {r0, r1}

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 80075c4:	687b      	ldr	r3, [r7, #4]
 80075c6:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80075c8:	2b00      	cmp	r3, #0
 80075ca:	d108      	bne.n	80075de <UARTEx_SetNbDataToProcess+0x3e>
  {
    huart->NbTxDataToProcess = 1U;
 80075cc:	687b      	ldr	r3, [r7, #4]
 80075ce:	2201      	movs	r2, #1
 80075d0:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
    huart->NbRxDataToProcess = 1U;
 80075d4:	687b      	ldr	r3, [r7, #4]
 80075d6:	2201      	movs	r2, #1
 80075d8:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) / (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) / (uint16_t)denominator[rx_fifo_threshold];
  }
}
 80075dc:	e03d      	b.n	800765a <UARTEx_SetNbDataToProcess+0xba>
    rx_fifo_depth = RX_FIFO_DEPTH;
 80075de:	2308      	movs	r3, #8
 80075e0:	77fb      	strb	r3, [r7, #31]
    tx_fifo_depth = TX_FIFO_DEPTH;
 80075e2:	2308      	movs	r3, #8
 80075e4:	77bb      	strb	r3, [r7, #30]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 80075e6:	687b      	ldr	r3, [r7, #4]
 80075e8:	681b      	ldr	r3, [r3, #0]
 80075ea:	689b      	ldr	r3, [r3, #8]
 80075ec:	0e5b      	lsrs	r3, r3, #25
 80075ee:	b2db      	uxtb	r3, r3
 80075f0:	f003 0307 	and.w	r3, r3, #7
 80075f4:	777b      	strb	r3, [r7, #29]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 80075f6:	687b      	ldr	r3, [r7, #4]
 80075f8:	681b      	ldr	r3, [r3, #0]
 80075fa:	689b      	ldr	r3, [r3, #8]
 80075fc:	0f5b      	lsrs	r3, r3, #29
 80075fe:	b2db      	uxtb	r3, r3
 8007600:	f003 0307 	and.w	r3, r3, #7
 8007604:	773b      	strb	r3, [r7, #28]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) / (uint16_t)denominator[tx_fifo_threshold];
 8007606:	7fbb      	ldrb	r3, [r7, #30]
 8007608:	7f3a      	ldrb	r2, [r7, #28]
 800760a:	f107 0120 	add.w	r1, r7, #32
 800760e:	440a      	add	r2, r1
 8007610:	f812 2c0c 	ldrb.w	r2, [r2, #-12]
 8007614:	fb02 f303 	mul.w	r3, r2, r3
 8007618:	7f3a      	ldrb	r2, [r7, #28]
 800761a:	f107 0120 	add.w	r1, r7, #32
 800761e:	440a      	add	r2, r1
 8007620:	f812 2c14 	ldrb.w	r2, [r2, #-20]
 8007624:	fb93 f3f2 	sdiv	r3, r3, r2
 8007628:	b29a      	uxth	r2, r3
 800762a:	687b      	ldr	r3, [r7, #4]
 800762c:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) / (uint16_t)denominator[rx_fifo_threshold];
 8007630:	7ffb      	ldrb	r3, [r7, #31]
 8007632:	7f7a      	ldrb	r2, [r7, #29]
 8007634:	f107 0120 	add.w	r1, r7, #32
 8007638:	440a      	add	r2, r1
 800763a:	f812 2c0c 	ldrb.w	r2, [r2, #-12]
 800763e:	fb02 f303 	mul.w	r3, r2, r3
 8007642:	7f7a      	ldrb	r2, [r7, #29]
 8007644:	f107 0120 	add.w	r1, r7, #32
 8007648:	440a      	add	r2, r1
 800764a:	f812 2c14 	ldrb.w	r2, [r2, #-20]
 800764e:	fb93 f3f2 	sdiv	r3, r3, r2
 8007652:	b29a      	uxth	r2, r3
 8007654:	687b      	ldr	r3, [r7, #4]
 8007656:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
}
 800765a:	bf00      	nop
 800765c:	3724      	adds	r7, #36	; 0x24
 800765e:	46bd      	mov	sp, r7
 8007660:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007664:	4770      	bx	lr
 8007666:	bf00      	nop
 8007668:	08009d5c 	.word	0x08009d5c
 800766c:	08009d64 	.word	0x08009d64

08007670 <__errno>:
 8007670:	4b01      	ldr	r3, [pc, #4]	; (8007678 <__errno+0x8>)
 8007672:	6818      	ldr	r0, [r3, #0]
 8007674:	4770      	bx	lr
 8007676:	bf00      	nop
 8007678:	2000000c 	.word	0x2000000c

0800767c <__libc_init_array>:
 800767c:	b570      	push	{r4, r5, r6, lr}
 800767e:	4e0d      	ldr	r6, [pc, #52]	; (80076b4 <__libc_init_array+0x38>)
 8007680:	4c0d      	ldr	r4, [pc, #52]	; (80076b8 <__libc_init_array+0x3c>)
 8007682:	1ba4      	subs	r4, r4, r6
 8007684:	10a4      	asrs	r4, r4, #2
 8007686:	2500      	movs	r5, #0
 8007688:	42a5      	cmp	r5, r4
 800768a:	d109      	bne.n	80076a0 <__libc_init_array+0x24>
 800768c:	4e0b      	ldr	r6, [pc, #44]	; (80076bc <__libc_init_array+0x40>)
 800768e:	4c0c      	ldr	r4, [pc, #48]	; (80076c0 <__libc_init_array+0x44>)
 8007690:	f002 fb48 	bl	8009d24 <_init>
 8007694:	1ba4      	subs	r4, r4, r6
 8007696:	10a4      	asrs	r4, r4, #2
 8007698:	2500      	movs	r5, #0
 800769a:	42a5      	cmp	r5, r4
 800769c:	d105      	bne.n	80076aa <__libc_init_array+0x2e>
 800769e:	bd70      	pop	{r4, r5, r6, pc}
 80076a0:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 80076a4:	4798      	blx	r3
 80076a6:	3501      	adds	r5, #1
 80076a8:	e7ee      	b.n	8007688 <__libc_init_array+0xc>
 80076aa:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 80076ae:	4798      	blx	r3
 80076b0:	3501      	adds	r5, #1
 80076b2:	e7f2      	b.n	800769a <__libc_init_array+0x1e>
 80076b4:	0800a098 	.word	0x0800a098
 80076b8:	0800a098 	.word	0x0800a098
 80076bc:	0800a098 	.word	0x0800a098
 80076c0:	0800a09c 	.word	0x0800a09c

080076c4 <memset>:
 80076c4:	4402      	add	r2, r0
 80076c6:	4603      	mov	r3, r0
 80076c8:	4293      	cmp	r3, r2
 80076ca:	d100      	bne.n	80076ce <memset+0xa>
 80076cc:	4770      	bx	lr
 80076ce:	f803 1b01 	strb.w	r1, [r3], #1
 80076d2:	e7f9      	b.n	80076c8 <memset+0x4>

080076d4 <__cvt>:
 80076d4:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80076d8:	ec55 4b10 	vmov	r4, r5, d0
 80076dc:	9f0d      	ldr	r7, [sp, #52]	; 0x34
 80076de:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 80076e2:	2d00      	cmp	r5, #0
 80076e4:	460e      	mov	r6, r1
 80076e6:	4691      	mov	r9, r2
 80076e8:	4619      	mov	r1, r3
 80076ea:	bfb8      	it	lt
 80076ec:	4622      	movlt	r2, r4
 80076ee:	462b      	mov	r3, r5
 80076f0:	f027 0720 	bic.w	r7, r7, #32
 80076f4:	bfbb      	ittet	lt
 80076f6:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 80076fa:	461d      	movlt	r5, r3
 80076fc:	2300      	movge	r3, #0
 80076fe:	232d      	movlt	r3, #45	; 0x2d
 8007700:	bfb8      	it	lt
 8007702:	4614      	movlt	r4, r2
 8007704:	2f46      	cmp	r7, #70	; 0x46
 8007706:	700b      	strb	r3, [r1, #0]
 8007708:	d004      	beq.n	8007714 <__cvt+0x40>
 800770a:	2f45      	cmp	r7, #69	; 0x45
 800770c:	d100      	bne.n	8007710 <__cvt+0x3c>
 800770e:	3601      	adds	r6, #1
 8007710:	2102      	movs	r1, #2
 8007712:	e000      	b.n	8007716 <__cvt+0x42>
 8007714:	2103      	movs	r1, #3
 8007716:	ab03      	add	r3, sp, #12
 8007718:	9301      	str	r3, [sp, #4]
 800771a:	ab02      	add	r3, sp, #8
 800771c:	9300      	str	r3, [sp, #0]
 800771e:	4632      	mov	r2, r6
 8007720:	4653      	mov	r3, sl
 8007722:	ec45 4b10 	vmov	d0, r4, r5
 8007726:	f000 fcd7 	bl	80080d8 <_dtoa_r>
 800772a:	2f47      	cmp	r7, #71	; 0x47
 800772c:	4680      	mov	r8, r0
 800772e:	d102      	bne.n	8007736 <__cvt+0x62>
 8007730:	f019 0f01 	tst.w	r9, #1
 8007734:	d026      	beq.n	8007784 <__cvt+0xb0>
 8007736:	2f46      	cmp	r7, #70	; 0x46
 8007738:	eb08 0906 	add.w	r9, r8, r6
 800773c:	d111      	bne.n	8007762 <__cvt+0x8e>
 800773e:	f898 3000 	ldrb.w	r3, [r8]
 8007742:	2b30      	cmp	r3, #48	; 0x30
 8007744:	d10a      	bne.n	800775c <__cvt+0x88>
 8007746:	2200      	movs	r2, #0
 8007748:	2300      	movs	r3, #0
 800774a:	4620      	mov	r0, r4
 800774c:	4629      	mov	r1, r5
 800774e:	f7f9 f9d3 	bl	8000af8 <__aeabi_dcmpeq>
 8007752:	b918      	cbnz	r0, 800775c <__cvt+0x88>
 8007754:	f1c6 0601 	rsb	r6, r6, #1
 8007758:	f8ca 6000 	str.w	r6, [sl]
 800775c:	f8da 3000 	ldr.w	r3, [sl]
 8007760:	4499      	add	r9, r3
 8007762:	2200      	movs	r2, #0
 8007764:	2300      	movs	r3, #0
 8007766:	4620      	mov	r0, r4
 8007768:	4629      	mov	r1, r5
 800776a:	f7f9 f9c5 	bl	8000af8 <__aeabi_dcmpeq>
 800776e:	b938      	cbnz	r0, 8007780 <__cvt+0xac>
 8007770:	2230      	movs	r2, #48	; 0x30
 8007772:	9b03      	ldr	r3, [sp, #12]
 8007774:	454b      	cmp	r3, r9
 8007776:	d205      	bcs.n	8007784 <__cvt+0xb0>
 8007778:	1c59      	adds	r1, r3, #1
 800777a:	9103      	str	r1, [sp, #12]
 800777c:	701a      	strb	r2, [r3, #0]
 800777e:	e7f8      	b.n	8007772 <__cvt+0x9e>
 8007780:	f8cd 900c 	str.w	r9, [sp, #12]
 8007784:	9b03      	ldr	r3, [sp, #12]
 8007786:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8007788:	eba3 0308 	sub.w	r3, r3, r8
 800778c:	4640      	mov	r0, r8
 800778e:	6013      	str	r3, [r2, #0]
 8007790:	b004      	add	sp, #16
 8007792:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}

08007796 <__exponent>:
 8007796:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8007798:	2900      	cmp	r1, #0
 800779a:	4604      	mov	r4, r0
 800779c:	bfba      	itte	lt
 800779e:	4249      	neglt	r1, r1
 80077a0:	232d      	movlt	r3, #45	; 0x2d
 80077a2:	232b      	movge	r3, #43	; 0x2b
 80077a4:	2909      	cmp	r1, #9
 80077a6:	f804 2b02 	strb.w	r2, [r4], #2
 80077aa:	7043      	strb	r3, [r0, #1]
 80077ac:	dd20      	ble.n	80077f0 <__exponent+0x5a>
 80077ae:	f10d 0307 	add.w	r3, sp, #7
 80077b2:	461f      	mov	r7, r3
 80077b4:	260a      	movs	r6, #10
 80077b6:	fb91 f5f6 	sdiv	r5, r1, r6
 80077ba:	fb06 1115 	mls	r1, r6, r5, r1
 80077be:	3130      	adds	r1, #48	; 0x30
 80077c0:	2d09      	cmp	r5, #9
 80077c2:	f803 1c01 	strb.w	r1, [r3, #-1]
 80077c6:	f103 32ff 	add.w	r2, r3, #4294967295
 80077ca:	4629      	mov	r1, r5
 80077cc:	dc09      	bgt.n	80077e2 <__exponent+0x4c>
 80077ce:	3130      	adds	r1, #48	; 0x30
 80077d0:	3b02      	subs	r3, #2
 80077d2:	f802 1c01 	strb.w	r1, [r2, #-1]
 80077d6:	42bb      	cmp	r3, r7
 80077d8:	4622      	mov	r2, r4
 80077da:	d304      	bcc.n	80077e6 <__exponent+0x50>
 80077dc:	1a10      	subs	r0, r2, r0
 80077de:	b003      	add	sp, #12
 80077e0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80077e2:	4613      	mov	r3, r2
 80077e4:	e7e7      	b.n	80077b6 <__exponent+0x20>
 80077e6:	f813 2b01 	ldrb.w	r2, [r3], #1
 80077ea:	f804 2b01 	strb.w	r2, [r4], #1
 80077ee:	e7f2      	b.n	80077d6 <__exponent+0x40>
 80077f0:	2330      	movs	r3, #48	; 0x30
 80077f2:	4419      	add	r1, r3
 80077f4:	7083      	strb	r3, [r0, #2]
 80077f6:	1d02      	adds	r2, r0, #4
 80077f8:	70c1      	strb	r1, [r0, #3]
 80077fa:	e7ef      	b.n	80077dc <__exponent+0x46>

080077fc <_printf_float>:
 80077fc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007800:	b08d      	sub	sp, #52	; 0x34
 8007802:	460c      	mov	r4, r1
 8007804:	f8dd 8058 	ldr.w	r8, [sp, #88]	; 0x58
 8007808:	4616      	mov	r6, r2
 800780a:	461f      	mov	r7, r3
 800780c:	4605      	mov	r5, r0
 800780e:	f001 fae5 	bl	8008ddc <_localeconv_r>
 8007812:	6803      	ldr	r3, [r0, #0]
 8007814:	9304      	str	r3, [sp, #16]
 8007816:	4618      	mov	r0, r3
 8007818:	f7f8 fcf2 	bl	8000200 <strlen>
 800781c:	2300      	movs	r3, #0
 800781e:	930a      	str	r3, [sp, #40]	; 0x28
 8007820:	f8d8 3000 	ldr.w	r3, [r8]
 8007824:	9005      	str	r0, [sp, #20]
 8007826:	3307      	adds	r3, #7
 8007828:	f023 0307 	bic.w	r3, r3, #7
 800782c:	f103 0208 	add.w	r2, r3, #8
 8007830:	f894 a018 	ldrb.w	sl, [r4, #24]
 8007834:	f8d4 b000 	ldr.w	fp, [r4]
 8007838:	f8c8 2000 	str.w	r2, [r8]
 800783c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007840:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 8007844:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 8007848:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 800784c:	9307      	str	r3, [sp, #28]
 800784e:	f8cd 8018 	str.w	r8, [sp, #24]
 8007852:	f04f 32ff 	mov.w	r2, #4294967295
 8007856:	4ba7      	ldr	r3, [pc, #668]	; (8007af4 <_printf_float+0x2f8>)
 8007858:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800785c:	f7f9 f97e 	bl	8000b5c <__aeabi_dcmpun>
 8007860:	bb70      	cbnz	r0, 80078c0 <_printf_float+0xc4>
 8007862:	f04f 32ff 	mov.w	r2, #4294967295
 8007866:	4ba3      	ldr	r3, [pc, #652]	; (8007af4 <_printf_float+0x2f8>)
 8007868:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800786c:	f7f9 f958 	bl	8000b20 <__aeabi_dcmple>
 8007870:	bb30      	cbnz	r0, 80078c0 <_printf_float+0xc4>
 8007872:	2200      	movs	r2, #0
 8007874:	2300      	movs	r3, #0
 8007876:	4640      	mov	r0, r8
 8007878:	4649      	mov	r1, r9
 800787a:	f7f9 f947 	bl	8000b0c <__aeabi_dcmplt>
 800787e:	b110      	cbz	r0, 8007886 <_printf_float+0x8a>
 8007880:	232d      	movs	r3, #45	; 0x2d
 8007882:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8007886:	4a9c      	ldr	r2, [pc, #624]	; (8007af8 <_printf_float+0x2fc>)
 8007888:	4b9c      	ldr	r3, [pc, #624]	; (8007afc <_printf_float+0x300>)
 800788a:	f1ba 0f47 	cmp.w	sl, #71	; 0x47
 800788e:	bf8c      	ite	hi
 8007890:	4690      	movhi	r8, r2
 8007892:	4698      	movls	r8, r3
 8007894:	2303      	movs	r3, #3
 8007896:	f02b 0204 	bic.w	r2, fp, #4
 800789a:	6123      	str	r3, [r4, #16]
 800789c:	6022      	str	r2, [r4, #0]
 800789e:	f04f 0900 	mov.w	r9, #0
 80078a2:	9700      	str	r7, [sp, #0]
 80078a4:	4633      	mov	r3, r6
 80078a6:	aa0b      	add	r2, sp, #44	; 0x2c
 80078a8:	4621      	mov	r1, r4
 80078aa:	4628      	mov	r0, r5
 80078ac:	f000 f9e6 	bl	8007c7c <_printf_common>
 80078b0:	3001      	adds	r0, #1
 80078b2:	f040 808d 	bne.w	80079d0 <_printf_float+0x1d4>
 80078b6:	f04f 30ff 	mov.w	r0, #4294967295
 80078ba:	b00d      	add	sp, #52	; 0x34
 80078bc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80078c0:	4642      	mov	r2, r8
 80078c2:	464b      	mov	r3, r9
 80078c4:	4640      	mov	r0, r8
 80078c6:	4649      	mov	r1, r9
 80078c8:	f7f9 f948 	bl	8000b5c <__aeabi_dcmpun>
 80078cc:	b110      	cbz	r0, 80078d4 <_printf_float+0xd8>
 80078ce:	4a8c      	ldr	r2, [pc, #560]	; (8007b00 <_printf_float+0x304>)
 80078d0:	4b8c      	ldr	r3, [pc, #560]	; (8007b04 <_printf_float+0x308>)
 80078d2:	e7da      	b.n	800788a <_printf_float+0x8e>
 80078d4:	6861      	ldr	r1, [r4, #4]
 80078d6:	1c4b      	adds	r3, r1, #1
 80078d8:	f44b 6280 	orr.w	r2, fp, #1024	; 0x400
 80078dc:	a80a      	add	r0, sp, #40	; 0x28
 80078de:	d13e      	bne.n	800795e <_printf_float+0x162>
 80078e0:	2306      	movs	r3, #6
 80078e2:	6063      	str	r3, [r4, #4]
 80078e4:	2300      	movs	r3, #0
 80078e6:	e9cd 0302 	strd	r0, r3, [sp, #8]
 80078ea:	ab09      	add	r3, sp, #36	; 0x24
 80078ec:	9300      	str	r3, [sp, #0]
 80078ee:	ec49 8b10 	vmov	d0, r8, r9
 80078f2:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 80078f6:	6022      	str	r2, [r4, #0]
 80078f8:	f8cd a004 	str.w	sl, [sp, #4]
 80078fc:	6861      	ldr	r1, [r4, #4]
 80078fe:	4628      	mov	r0, r5
 8007900:	f7ff fee8 	bl	80076d4 <__cvt>
 8007904:	f00a 03df 	and.w	r3, sl, #223	; 0xdf
 8007908:	2b47      	cmp	r3, #71	; 0x47
 800790a:	4680      	mov	r8, r0
 800790c:	d109      	bne.n	8007922 <_printf_float+0x126>
 800790e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007910:	1cd8      	adds	r0, r3, #3
 8007912:	db02      	blt.n	800791a <_printf_float+0x11e>
 8007914:	6862      	ldr	r2, [r4, #4]
 8007916:	4293      	cmp	r3, r2
 8007918:	dd47      	ble.n	80079aa <_printf_float+0x1ae>
 800791a:	f1aa 0a02 	sub.w	sl, sl, #2
 800791e:	fa5f fa8a 	uxtb.w	sl, sl
 8007922:	f1ba 0f65 	cmp.w	sl, #101	; 0x65
 8007926:	9909      	ldr	r1, [sp, #36]	; 0x24
 8007928:	d824      	bhi.n	8007974 <_printf_float+0x178>
 800792a:	3901      	subs	r1, #1
 800792c:	4652      	mov	r2, sl
 800792e:	f104 0050 	add.w	r0, r4, #80	; 0x50
 8007932:	9109      	str	r1, [sp, #36]	; 0x24
 8007934:	f7ff ff2f 	bl	8007796 <__exponent>
 8007938:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800793a:	1813      	adds	r3, r2, r0
 800793c:	2a01      	cmp	r2, #1
 800793e:	4681      	mov	r9, r0
 8007940:	6123      	str	r3, [r4, #16]
 8007942:	dc02      	bgt.n	800794a <_printf_float+0x14e>
 8007944:	6822      	ldr	r2, [r4, #0]
 8007946:	07d1      	lsls	r1, r2, #31
 8007948:	d501      	bpl.n	800794e <_printf_float+0x152>
 800794a:	3301      	adds	r3, #1
 800794c:	6123      	str	r3, [r4, #16]
 800794e:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 8007952:	2b00      	cmp	r3, #0
 8007954:	d0a5      	beq.n	80078a2 <_printf_float+0xa6>
 8007956:	232d      	movs	r3, #45	; 0x2d
 8007958:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800795c:	e7a1      	b.n	80078a2 <_printf_float+0xa6>
 800795e:	f1ba 0f67 	cmp.w	sl, #103	; 0x67
 8007962:	f000 8177 	beq.w	8007c54 <_printf_float+0x458>
 8007966:	f1ba 0f47 	cmp.w	sl, #71	; 0x47
 800796a:	d1bb      	bne.n	80078e4 <_printf_float+0xe8>
 800796c:	2900      	cmp	r1, #0
 800796e:	d1b9      	bne.n	80078e4 <_printf_float+0xe8>
 8007970:	2301      	movs	r3, #1
 8007972:	e7b6      	b.n	80078e2 <_printf_float+0xe6>
 8007974:	f1ba 0f66 	cmp.w	sl, #102	; 0x66
 8007978:	d119      	bne.n	80079ae <_printf_float+0x1b2>
 800797a:	2900      	cmp	r1, #0
 800797c:	6863      	ldr	r3, [r4, #4]
 800797e:	dd0c      	ble.n	800799a <_printf_float+0x19e>
 8007980:	6121      	str	r1, [r4, #16]
 8007982:	b913      	cbnz	r3, 800798a <_printf_float+0x18e>
 8007984:	6822      	ldr	r2, [r4, #0]
 8007986:	07d2      	lsls	r2, r2, #31
 8007988:	d502      	bpl.n	8007990 <_printf_float+0x194>
 800798a:	3301      	adds	r3, #1
 800798c:	440b      	add	r3, r1
 800798e:	6123      	str	r3, [r4, #16]
 8007990:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007992:	65a3      	str	r3, [r4, #88]	; 0x58
 8007994:	f04f 0900 	mov.w	r9, #0
 8007998:	e7d9      	b.n	800794e <_printf_float+0x152>
 800799a:	b913      	cbnz	r3, 80079a2 <_printf_float+0x1a6>
 800799c:	6822      	ldr	r2, [r4, #0]
 800799e:	07d0      	lsls	r0, r2, #31
 80079a0:	d501      	bpl.n	80079a6 <_printf_float+0x1aa>
 80079a2:	3302      	adds	r3, #2
 80079a4:	e7f3      	b.n	800798e <_printf_float+0x192>
 80079a6:	2301      	movs	r3, #1
 80079a8:	e7f1      	b.n	800798e <_printf_float+0x192>
 80079aa:	f04f 0a67 	mov.w	sl, #103	; 0x67
 80079ae:	e9dd 3209 	ldrd	r3, r2, [sp, #36]	; 0x24
 80079b2:	4293      	cmp	r3, r2
 80079b4:	db05      	blt.n	80079c2 <_printf_float+0x1c6>
 80079b6:	6822      	ldr	r2, [r4, #0]
 80079b8:	6123      	str	r3, [r4, #16]
 80079ba:	07d1      	lsls	r1, r2, #31
 80079bc:	d5e8      	bpl.n	8007990 <_printf_float+0x194>
 80079be:	3301      	adds	r3, #1
 80079c0:	e7e5      	b.n	800798e <_printf_float+0x192>
 80079c2:	2b00      	cmp	r3, #0
 80079c4:	bfd4      	ite	le
 80079c6:	f1c3 0302 	rsble	r3, r3, #2
 80079ca:	2301      	movgt	r3, #1
 80079cc:	4413      	add	r3, r2
 80079ce:	e7de      	b.n	800798e <_printf_float+0x192>
 80079d0:	6823      	ldr	r3, [r4, #0]
 80079d2:	055a      	lsls	r2, r3, #21
 80079d4:	d407      	bmi.n	80079e6 <_printf_float+0x1ea>
 80079d6:	6923      	ldr	r3, [r4, #16]
 80079d8:	4642      	mov	r2, r8
 80079da:	4631      	mov	r1, r6
 80079dc:	4628      	mov	r0, r5
 80079de:	47b8      	blx	r7
 80079e0:	3001      	adds	r0, #1
 80079e2:	d12b      	bne.n	8007a3c <_printf_float+0x240>
 80079e4:	e767      	b.n	80078b6 <_printf_float+0xba>
 80079e6:	f1ba 0f65 	cmp.w	sl, #101	; 0x65
 80079ea:	f240 80dc 	bls.w	8007ba6 <_printf_float+0x3aa>
 80079ee:	2200      	movs	r2, #0
 80079f0:	2300      	movs	r3, #0
 80079f2:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 80079f6:	f7f9 f87f 	bl	8000af8 <__aeabi_dcmpeq>
 80079fa:	2800      	cmp	r0, #0
 80079fc:	d033      	beq.n	8007a66 <_printf_float+0x26a>
 80079fe:	2301      	movs	r3, #1
 8007a00:	4a41      	ldr	r2, [pc, #260]	; (8007b08 <_printf_float+0x30c>)
 8007a02:	4631      	mov	r1, r6
 8007a04:	4628      	mov	r0, r5
 8007a06:	47b8      	blx	r7
 8007a08:	3001      	adds	r0, #1
 8007a0a:	f43f af54 	beq.w	80078b6 <_printf_float+0xba>
 8007a0e:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8007a12:	429a      	cmp	r2, r3
 8007a14:	db02      	blt.n	8007a1c <_printf_float+0x220>
 8007a16:	6823      	ldr	r3, [r4, #0]
 8007a18:	07d8      	lsls	r0, r3, #31
 8007a1a:	d50f      	bpl.n	8007a3c <_printf_float+0x240>
 8007a1c:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8007a20:	4631      	mov	r1, r6
 8007a22:	4628      	mov	r0, r5
 8007a24:	47b8      	blx	r7
 8007a26:	3001      	adds	r0, #1
 8007a28:	f43f af45 	beq.w	80078b6 <_printf_float+0xba>
 8007a2c:	f04f 0800 	mov.w	r8, #0
 8007a30:	f104 091a 	add.w	r9, r4, #26
 8007a34:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007a36:	3b01      	subs	r3, #1
 8007a38:	4543      	cmp	r3, r8
 8007a3a:	dc09      	bgt.n	8007a50 <_printf_float+0x254>
 8007a3c:	6823      	ldr	r3, [r4, #0]
 8007a3e:	079b      	lsls	r3, r3, #30
 8007a40:	f100 8103 	bmi.w	8007c4a <_printf_float+0x44e>
 8007a44:	68e0      	ldr	r0, [r4, #12]
 8007a46:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8007a48:	4298      	cmp	r0, r3
 8007a4a:	bfb8      	it	lt
 8007a4c:	4618      	movlt	r0, r3
 8007a4e:	e734      	b.n	80078ba <_printf_float+0xbe>
 8007a50:	2301      	movs	r3, #1
 8007a52:	464a      	mov	r2, r9
 8007a54:	4631      	mov	r1, r6
 8007a56:	4628      	mov	r0, r5
 8007a58:	47b8      	blx	r7
 8007a5a:	3001      	adds	r0, #1
 8007a5c:	f43f af2b 	beq.w	80078b6 <_printf_float+0xba>
 8007a60:	f108 0801 	add.w	r8, r8, #1
 8007a64:	e7e6      	b.n	8007a34 <_printf_float+0x238>
 8007a66:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007a68:	2b00      	cmp	r3, #0
 8007a6a:	dc2b      	bgt.n	8007ac4 <_printf_float+0x2c8>
 8007a6c:	2301      	movs	r3, #1
 8007a6e:	4a26      	ldr	r2, [pc, #152]	; (8007b08 <_printf_float+0x30c>)
 8007a70:	4631      	mov	r1, r6
 8007a72:	4628      	mov	r0, r5
 8007a74:	47b8      	blx	r7
 8007a76:	3001      	adds	r0, #1
 8007a78:	f43f af1d 	beq.w	80078b6 <_printf_float+0xba>
 8007a7c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007a7e:	b923      	cbnz	r3, 8007a8a <_printf_float+0x28e>
 8007a80:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007a82:	b913      	cbnz	r3, 8007a8a <_printf_float+0x28e>
 8007a84:	6823      	ldr	r3, [r4, #0]
 8007a86:	07d9      	lsls	r1, r3, #31
 8007a88:	d5d8      	bpl.n	8007a3c <_printf_float+0x240>
 8007a8a:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8007a8e:	4631      	mov	r1, r6
 8007a90:	4628      	mov	r0, r5
 8007a92:	47b8      	blx	r7
 8007a94:	3001      	adds	r0, #1
 8007a96:	f43f af0e 	beq.w	80078b6 <_printf_float+0xba>
 8007a9a:	f04f 0900 	mov.w	r9, #0
 8007a9e:	f104 0a1a 	add.w	sl, r4, #26
 8007aa2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007aa4:	425b      	negs	r3, r3
 8007aa6:	454b      	cmp	r3, r9
 8007aa8:	dc01      	bgt.n	8007aae <_printf_float+0x2b2>
 8007aaa:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007aac:	e794      	b.n	80079d8 <_printf_float+0x1dc>
 8007aae:	2301      	movs	r3, #1
 8007ab0:	4652      	mov	r2, sl
 8007ab2:	4631      	mov	r1, r6
 8007ab4:	4628      	mov	r0, r5
 8007ab6:	47b8      	blx	r7
 8007ab8:	3001      	adds	r0, #1
 8007aba:	f43f aefc 	beq.w	80078b6 <_printf_float+0xba>
 8007abe:	f109 0901 	add.w	r9, r9, #1
 8007ac2:	e7ee      	b.n	8007aa2 <_printf_float+0x2a6>
 8007ac4:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8007ac6:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8007ac8:	429a      	cmp	r2, r3
 8007aca:	bfa8      	it	ge
 8007acc:	461a      	movge	r2, r3
 8007ace:	2a00      	cmp	r2, #0
 8007ad0:	4691      	mov	r9, r2
 8007ad2:	dd07      	ble.n	8007ae4 <_printf_float+0x2e8>
 8007ad4:	4613      	mov	r3, r2
 8007ad6:	4631      	mov	r1, r6
 8007ad8:	4642      	mov	r2, r8
 8007ada:	4628      	mov	r0, r5
 8007adc:	47b8      	blx	r7
 8007ade:	3001      	adds	r0, #1
 8007ae0:	f43f aee9 	beq.w	80078b6 <_printf_float+0xba>
 8007ae4:	f104 031a 	add.w	r3, r4, #26
 8007ae8:	f04f 0b00 	mov.w	fp, #0
 8007aec:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8007af0:	9306      	str	r3, [sp, #24]
 8007af2:	e015      	b.n	8007b20 <_printf_float+0x324>
 8007af4:	7fefffff 	.word	0x7fefffff
 8007af8:	08009dd4 	.word	0x08009dd4
 8007afc:	08009dd0 	.word	0x08009dd0
 8007b00:	08009ddc 	.word	0x08009ddc
 8007b04:	08009dd8 	.word	0x08009dd8
 8007b08:	08009de0 	.word	0x08009de0
 8007b0c:	2301      	movs	r3, #1
 8007b0e:	9a06      	ldr	r2, [sp, #24]
 8007b10:	4631      	mov	r1, r6
 8007b12:	4628      	mov	r0, r5
 8007b14:	47b8      	blx	r7
 8007b16:	3001      	adds	r0, #1
 8007b18:	f43f aecd 	beq.w	80078b6 <_printf_float+0xba>
 8007b1c:	f10b 0b01 	add.w	fp, fp, #1
 8007b20:	f8d4 a058 	ldr.w	sl, [r4, #88]	; 0x58
 8007b24:	ebaa 0309 	sub.w	r3, sl, r9
 8007b28:	455b      	cmp	r3, fp
 8007b2a:	dcef      	bgt.n	8007b0c <_printf_float+0x310>
 8007b2c:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8007b30:	429a      	cmp	r2, r3
 8007b32:	44d0      	add	r8, sl
 8007b34:	db15      	blt.n	8007b62 <_printf_float+0x366>
 8007b36:	6823      	ldr	r3, [r4, #0]
 8007b38:	07da      	lsls	r2, r3, #31
 8007b3a:	d412      	bmi.n	8007b62 <_printf_float+0x366>
 8007b3c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007b3e:	9909      	ldr	r1, [sp, #36]	; 0x24
 8007b40:	eba3 020a 	sub.w	r2, r3, sl
 8007b44:	eba3 0a01 	sub.w	sl, r3, r1
 8007b48:	4592      	cmp	sl, r2
 8007b4a:	bfa8      	it	ge
 8007b4c:	4692      	movge	sl, r2
 8007b4e:	f1ba 0f00 	cmp.w	sl, #0
 8007b52:	dc0e      	bgt.n	8007b72 <_printf_float+0x376>
 8007b54:	f04f 0800 	mov.w	r8, #0
 8007b58:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8007b5c:	f104 091a 	add.w	r9, r4, #26
 8007b60:	e019      	b.n	8007b96 <_printf_float+0x39a>
 8007b62:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8007b66:	4631      	mov	r1, r6
 8007b68:	4628      	mov	r0, r5
 8007b6a:	47b8      	blx	r7
 8007b6c:	3001      	adds	r0, #1
 8007b6e:	d1e5      	bne.n	8007b3c <_printf_float+0x340>
 8007b70:	e6a1      	b.n	80078b6 <_printf_float+0xba>
 8007b72:	4653      	mov	r3, sl
 8007b74:	4642      	mov	r2, r8
 8007b76:	4631      	mov	r1, r6
 8007b78:	4628      	mov	r0, r5
 8007b7a:	47b8      	blx	r7
 8007b7c:	3001      	adds	r0, #1
 8007b7e:	d1e9      	bne.n	8007b54 <_printf_float+0x358>
 8007b80:	e699      	b.n	80078b6 <_printf_float+0xba>
 8007b82:	2301      	movs	r3, #1
 8007b84:	464a      	mov	r2, r9
 8007b86:	4631      	mov	r1, r6
 8007b88:	4628      	mov	r0, r5
 8007b8a:	47b8      	blx	r7
 8007b8c:	3001      	adds	r0, #1
 8007b8e:	f43f ae92 	beq.w	80078b6 <_printf_float+0xba>
 8007b92:	f108 0801 	add.w	r8, r8, #1
 8007b96:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8007b9a:	1a9b      	subs	r3, r3, r2
 8007b9c:	eba3 030a 	sub.w	r3, r3, sl
 8007ba0:	4543      	cmp	r3, r8
 8007ba2:	dcee      	bgt.n	8007b82 <_printf_float+0x386>
 8007ba4:	e74a      	b.n	8007a3c <_printf_float+0x240>
 8007ba6:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8007ba8:	2a01      	cmp	r2, #1
 8007baa:	dc01      	bgt.n	8007bb0 <_printf_float+0x3b4>
 8007bac:	07db      	lsls	r3, r3, #31
 8007bae:	d53a      	bpl.n	8007c26 <_printf_float+0x42a>
 8007bb0:	2301      	movs	r3, #1
 8007bb2:	4642      	mov	r2, r8
 8007bb4:	4631      	mov	r1, r6
 8007bb6:	4628      	mov	r0, r5
 8007bb8:	47b8      	blx	r7
 8007bba:	3001      	adds	r0, #1
 8007bbc:	f43f ae7b 	beq.w	80078b6 <_printf_float+0xba>
 8007bc0:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8007bc4:	4631      	mov	r1, r6
 8007bc6:	4628      	mov	r0, r5
 8007bc8:	47b8      	blx	r7
 8007bca:	3001      	adds	r0, #1
 8007bcc:	f108 0801 	add.w	r8, r8, #1
 8007bd0:	f43f ae71 	beq.w	80078b6 <_printf_float+0xba>
 8007bd4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007bd6:	2200      	movs	r2, #0
 8007bd8:	f103 3aff 	add.w	sl, r3, #4294967295
 8007bdc:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8007be0:	2300      	movs	r3, #0
 8007be2:	f7f8 ff89 	bl	8000af8 <__aeabi_dcmpeq>
 8007be6:	b9c8      	cbnz	r0, 8007c1c <_printf_float+0x420>
 8007be8:	4653      	mov	r3, sl
 8007bea:	4642      	mov	r2, r8
 8007bec:	4631      	mov	r1, r6
 8007bee:	4628      	mov	r0, r5
 8007bf0:	47b8      	blx	r7
 8007bf2:	3001      	adds	r0, #1
 8007bf4:	d10e      	bne.n	8007c14 <_printf_float+0x418>
 8007bf6:	e65e      	b.n	80078b6 <_printf_float+0xba>
 8007bf8:	2301      	movs	r3, #1
 8007bfa:	4652      	mov	r2, sl
 8007bfc:	4631      	mov	r1, r6
 8007bfe:	4628      	mov	r0, r5
 8007c00:	47b8      	blx	r7
 8007c02:	3001      	adds	r0, #1
 8007c04:	f43f ae57 	beq.w	80078b6 <_printf_float+0xba>
 8007c08:	f108 0801 	add.w	r8, r8, #1
 8007c0c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007c0e:	3b01      	subs	r3, #1
 8007c10:	4543      	cmp	r3, r8
 8007c12:	dcf1      	bgt.n	8007bf8 <_printf_float+0x3fc>
 8007c14:	464b      	mov	r3, r9
 8007c16:	f104 0250 	add.w	r2, r4, #80	; 0x50
 8007c1a:	e6de      	b.n	80079da <_printf_float+0x1de>
 8007c1c:	f04f 0800 	mov.w	r8, #0
 8007c20:	f104 0a1a 	add.w	sl, r4, #26
 8007c24:	e7f2      	b.n	8007c0c <_printf_float+0x410>
 8007c26:	2301      	movs	r3, #1
 8007c28:	e7df      	b.n	8007bea <_printf_float+0x3ee>
 8007c2a:	2301      	movs	r3, #1
 8007c2c:	464a      	mov	r2, r9
 8007c2e:	4631      	mov	r1, r6
 8007c30:	4628      	mov	r0, r5
 8007c32:	47b8      	blx	r7
 8007c34:	3001      	adds	r0, #1
 8007c36:	f43f ae3e 	beq.w	80078b6 <_printf_float+0xba>
 8007c3a:	f108 0801 	add.w	r8, r8, #1
 8007c3e:	68e3      	ldr	r3, [r4, #12]
 8007c40:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8007c42:	1a9b      	subs	r3, r3, r2
 8007c44:	4543      	cmp	r3, r8
 8007c46:	dcf0      	bgt.n	8007c2a <_printf_float+0x42e>
 8007c48:	e6fc      	b.n	8007a44 <_printf_float+0x248>
 8007c4a:	f04f 0800 	mov.w	r8, #0
 8007c4e:	f104 0919 	add.w	r9, r4, #25
 8007c52:	e7f4      	b.n	8007c3e <_printf_float+0x442>
 8007c54:	2900      	cmp	r1, #0
 8007c56:	f43f ae8b 	beq.w	8007970 <_printf_float+0x174>
 8007c5a:	2300      	movs	r3, #0
 8007c5c:	e9cd 0302 	strd	r0, r3, [sp, #8]
 8007c60:	ab09      	add	r3, sp, #36	; 0x24
 8007c62:	9300      	str	r3, [sp, #0]
 8007c64:	ec49 8b10 	vmov	d0, r8, r9
 8007c68:	6022      	str	r2, [r4, #0]
 8007c6a:	f8cd a004 	str.w	sl, [sp, #4]
 8007c6e:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 8007c72:	4628      	mov	r0, r5
 8007c74:	f7ff fd2e 	bl	80076d4 <__cvt>
 8007c78:	4680      	mov	r8, r0
 8007c7a:	e648      	b.n	800790e <_printf_float+0x112>

08007c7c <_printf_common>:
 8007c7c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007c80:	4691      	mov	r9, r2
 8007c82:	461f      	mov	r7, r3
 8007c84:	688a      	ldr	r2, [r1, #8]
 8007c86:	690b      	ldr	r3, [r1, #16]
 8007c88:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8007c8c:	4293      	cmp	r3, r2
 8007c8e:	bfb8      	it	lt
 8007c90:	4613      	movlt	r3, r2
 8007c92:	f8c9 3000 	str.w	r3, [r9]
 8007c96:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8007c9a:	4606      	mov	r6, r0
 8007c9c:	460c      	mov	r4, r1
 8007c9e:	b112      	cbz	r2, 8007ca6 <_printf_common+0x2a>
 8007ca0:	3301      	adds	r3, #1
 8007ca2:	f8c9 3000 	str.w	r3, [r9]
 8007ca6:	6823      	ldr	r3, [r4, #0]
 8007ca8:	0699      	lsls	r1, r3, #26
 8007caa:	bf42      	ittt	mi
 8007cac:	f8d9 3000 	ldrmi.w	r3, [r9]
 8007cb0:	3302      	addmi	r3, #2
 8007cb2:	f8c9 3000 	strmi.w	r3, [r9]
 8007cb6:	6825      	ldr	r5, [r4, #0]
 8007cb8:	f015 0506 	ands.w	r5, r5, #6
 8007cbc:	d107      	bne.n	8007cce <_printf_common+0x52>
 8007cbe:	f104 0a19 	add.w	sl, r4, #25
 8007cc2:	68e3      	ldr	r3, [r4, #12]
 8007cc4:	f8d9 2000 	ldr.w	r2, [r9]
 8007cc8:	1a9b      	subs	r3, r3, r2
 8007cca:	42ab      	cmp	r3, r5
 8007ccc:	dc28      	bgt.n	8007d20 <_printf_common+0xa4>
 8007cce:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
 8007cd2:	6822      	ldr	r2, [r4, #0]
 8007cd4:	3300      	adds	r3, #0
 8007cd6:	bf18      	it	ne
 8007cd8:	2301      	movne	r3, #1
 8007cda:	0692      	lsls	r2, r2, #26
 8007cdc:	d42d      	bmi.n	8007d3a <_printf_common+0xbe>
 8007cde:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8007ce2:	4639      	mov	r1, r7
 8007ce4:	4630      	mov	r0, r6
 8007ce6:	47c0      	blx	r8
 8007ce8:	3001      	adds	r0, #1
 8007cea:	d020      	beq.n	8007d2e <_printf_common+0xb2>
 8007cec:	6823      	ldr	r3, [r4, #0]
 8007cee:	68e5      	ldr	r5, [r4, #12]
 8007cf0:	f8d9 2000 	ldr.w	r2, [r9]
 8007cf4:	f003 0306 	and.w	r3, r3, #6
 8007cf8:	2b04      	cmp	r3, #4
 8007cfa:	bf08      	it	eq
 8007cfc:	1aad      	subeq	r5, r5, r2
 8007cfe:	68a3      	ldr	r3, [r4, #8]
 8007d00:	6922      	ldr	r2, [r4, #16]
 8007d02:	bf0c      	ite	eq
 8007d04:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8007d08:	2500      	movne	r5, #0
 8007d0a:	4293      	cmp	r3, r2
 8007d0c:	bfc4      	itt	gt
 8007d0e:	1a9b      	subgt	r3, r3, r2
 8007d10:	18ed      	addgt	r5, r5, r3
 8007d12:	f04f 0900 	mov.w	r9, #0
 8007d16:	341a      	adds	r4, #26
 8007d18:	454d      	cmp	r5, r9
 8007d1a:	d11a      	bne.n	8007d52 <_printf_common+0xd6>
 8007d1c:	2000      	movs	r0, #0
 8007d1e:	e008      	b.n	8007d32 <_printf_common+0xb6>
 8007d20:	2301      	movs	r3, #1
 8007d22:	4652      	mov	r2, sl
 8007d24:	4639      	mov	r1, r7
 8007d26:	4630      	mov	r0, r6
 8007d28:	47c0      	blx	r8
 8007d2a:	3001      	adds	r0, #1
 8007d2c:	d103      	bne.n	8007d36 <_printf_common+0xba>
 8007d2e:	f04f 30ff 	mov.w	r0, #4294967295
 8007d32:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007d36:	3501      	adds	r5, #1
 8007d38:	e7c3      	b.n	8007cc2 <_printf_common+0x46>
 8007d3a:	18e1      	adds	r1, r4, r3
 8007d3c:	1c5a      	adds	r2, r3, #1
 8007d3e:	2030      	movs	r0, #48	; 0x30
 8007d40:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8007d44:	4422      	add	r2, r4
 8007d46:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8007d4a:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8007d4e:	3302      	adds	r3, #2
 8007d50:	e7c5      	b.n	8007cde <_printf_common+0x62>
 8007d52:	2301      	movs	r3, #1
 8007d54:	4622      	mov	r2, r4
 8007d56:	4639      	mov	r1, r7
 8007d58:	4630      	mov	r0, r6
 8007d5a:	47c0      	blx	r8
 8007d5c:	3001      	adds	r0, #1
 8007d5e:	d0e6      	beq.n	8007d2e <_printf_common+0xb2>
 8007d60:	f109 0901 	add.w	r9, r9, #1
 8007d64:	e7d8      	b.n	8007d18 <_printf_common+0x9c>
	...

08007d68 <_printf_i>:
 8007d68:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8007d6c:	f101 0c43 	add.w	ip, r1, #67	; 0x43
 8007d70:	460c      	mov	r4, r1
 8007d72:	7e09      	ldrb	r1, [r1, #24]
 8007d74:	b085      	sub	sp, #20
 8007d76:	296e      	cmp	r1, #110	; 0x6e
 8007d78:	4617      	mov	r7, r2
 8007d7a:	4606      	mov	r6, r0
 8007d7c:	4698      	mov	r8, r3
 8007d7e:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8007d80:	f000 80b3 	beq.w	8007eea <_printf_i+0x182>
 8007d84:	d822      	bhi.n	8007dcc <_printf_i+0x64>
 8007d86:	2963      	cmp	r1, #99	; 0x63
 8007d88:	d036      	beq.n	8007df8 <_printf_i+0x90>
 8007d8a:	d80a      	bhi.n	8007da2 <_printf_i+0x3a>
 8007d8c:	2900      	cmp	r1, #0
 8007d8e:	f000 80b9 	beq.w	8007f04 <_printf_i+0x19c>
 8007d92:	2958      	cmp	r1, #88	; 0x58
 8007d94:	f000 8083 	beq.w	8007e9e <_printf_i+0x136>
 8007d98:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8007d9c:	f884 1042 	strb.w	r1, [r4, #66]	; 0x42
 8007da0:	e032      	b.n	8007e08 <_printf_i+0xa0>
 8007da2:	2964      	cmp	r1, #100	; 0x64
 8007da4:	d001      	beq.n	8007daa <_printf_i+0x42>
 8007da6:	2969      	cmp	r1, #105	; 0x69
 8007da8:	d1f6      	bne.n	8007d98 <_printf_i+0x30>
 8007daa:	6820      	ldr	r0, [r4, #0]
 8007dac:	6813      	ldr	r3, [r2, #0]
 8007dae:	0605      	lsls	r5, r0, #24
 8007db0:	f103 0104 	add.w	r1, r3, #4
 8007db4:	d52a      	bpl.n	8007e0c <_printf_i+0xa4>
 8007db6:	681b      	ldr	r3, [r3, #0]
 8007db8:	6011      	str	r1, [r2, #0]
 8007dba:	2b00      	cmp	r3, #0
 8007dbc:	da03      	bge.n	8007dc6 <_printf_i+0x5e>
 8007dbe:	222d      	movs	r2, #45	; 0x2d
 8007dc0:	425b      	negs	r3, r3
 8007dc2:	f884 2043 	strb.w	r2, [r4, #67]	; 0x43
 8007dc6:	486f      	ldr	r0, [pc, #444]	; (8007f84 <_printf_i+0x21c>)
 8007dc8:	220a      	movs	r2, #10
 8007dca:	e039      	b.n	8007e40 <_printf_i+0xd8>
 8007dcc:	2973      	cmp	r1, #115	; 0x73
 8007dce:	f000 809d 	beq.w	8007f0c <_printf_i+0x1a4>
 8007dd2:	d808      	bhi.n	8007de6 <_printf_i+0x7e>
 8007dd4:	296f      	cmp	r1, #111	; 0x6f
 8007dd6:	d020      	beq.n	8007e1a <_printf_i+0xb2>
 8007dd8:	2970      	cmp	r1, #112	; 0x70
 8007dda:	d1dd      	bne.n	8007d98 <_printf_i+0x30>
 8007ddc:	6823      	ldr	r3, [r4, #0]
 8007dde:	f043 0320 	orr.w	r3, r3, #32
 8007de2:	6023      	str	r3, [r4, #0]
 8007de4:	e003      	b.n	8007dee <_printf_i+0x86>
 8007de6:	2975      	cmp	r1, #117	; 0x75
 8007de8:	d017      	beq.n	8007e1a <_printf_i+0xb2>
 8007dea:	2978      	cmp	r1, #120	; 0x78
 8007dec:	d1d4      	bne.n	8007d98 <_printf_i+0x30>
 8007dee:	2378      	movs	r3, #120	; 0x78
 8007df0:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8007df4:	4864      	ldr	r0, [pc, #400]	; (8007f88 <_printf_i+0x220>)
 8007df6:	e055      	b.n	8007ea4 <_printf_i+0x13c>
 8007df8:	6813      	ldr	r3, [r2, #0]
 8007dfa:	1d19      	adds	r1, r3, #4
 8007dfc:	681b      	ldr	r3, [r3, #0]
 8007dfe:	6011      	str	r1, [r2, #0]
 8007e00:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8007e04:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8007e08:	2301      	movs	r3, #1
 8007e0a:	e08c      	b.n	8007f26 <_printf_i+0x1be>
 8007e0c:	681b      	ldr	r3, [r3, #0]
 8007e0e:	6011      	str	r1, [r2, #0]
 8007e10:	f010 0f40 	tst.w	r0, #64	; 0x40
 8007e14:	bf18      	it	ne
 8007e16:	b21b      	sxthne	r3, r3
 8007e18:	e7cf      	b.n	8007dba <_printf_i+0x52>
 8007e1a:	6813      	ldr	r3, [r2, #0]
 8007e1c:	6825      	ldr	r5, [r4, #0]
 8007e1e:	1d18      	adds	r0, r3, #4
 8007e20:	6010      	str	r0, [r2, #0]
 8007e22:	0628      	lsls	r0, r5, #24
 8007e24:	d501      	bpl.n	8007e2a <_printf_i+0xc2>
 8007e26:	681b      	ldr	r3, [r3, #0]
 8007e28:	e002      	b.n	8007e30 <_printf_i+0xc8>
 8007e2a:	0668      	lsls	r0, r5, #25
 8007e2c:	d5fb      	bpl.n	8007e26 <_printf_i+0xbe>
 8007e2e:	881b      	ldrh	r3, [r3, #0]
 8007e30:	4854      	ldr	r0, [pc, #336]	; (8007f84 <_printf_i+0x21c>)
 8007e32:	296f      	cmp	r1, #111	; 0x6f
 8007e34:	bf14      	ite	ne
 8007e36:	220a      	movne	r2, #10
 8007e38:	2208      	moveq	r2, #8
 8007e3a:	2100      	movs	r1, #0
 8007e3c:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8007e40:	6865      	ldr	r5, [r4, #4]
 8007e42:	60a5      	str	r5, [r4, #8]
 8007e44:	2d00      	cmp	r5, #0
 8007e46:	f2c0 8095 	blt.w	8007f74 <_printf_i+0x20c>
 8007e4a:	6821      	ldr	r1, [r4, #0]
 8007e4c:	f021 0104 	bic.w	r1, r1, #4
 8007e50:	6021      	str	r1, [r4, #0]
 8007e52:	2b00      	cmp	r3, #0
 8007e54:	d13d      	bne.n	8007ed2 <_printf_i+0x16a>
 8007e56:	2d00      	cmp	r5, #0
 8007e58:	f040 808e 	bne.w	8007f78 <_printf_i+0x210>
 8007e5c:	4665      	mov	r5, ip
 8007e5e:	2a08      	cmp	r2, #8
 8007e60:	d10b      	bne.n	8007e7a <_printf_i+0x112>
 8007e62:	6823      	ldr	r3, [r4, #0]
 8007e64:	07db      	lsls	r3, r3, #31
 8007e66:	d508      	bpl.n	8007e7a <_printf_i+0x112>
 8007e68:	6923      	ldr	r3, [r4, #16]
 8007e6a:	6862      	ldr	r2, [r4, #4]
 8007e6c:	429a      	cmp	r2, r3
 8007e6e:	bfde      	ittt	le
 8007e70:	2330      	movle	r3, #48	; 0x30
 8007e72:	f805 3c01 	strble.w	r3, [r5, #-1]
 8007e76:	f105 35ff 	addle.w	r5, r5, #4294967295
 8007e7a:	ebac 0305 	sub.w	r3, ip, r5
 8007e7e:	6123      	str	r3, [r4, #16]
 8007e80:	f8cd 8000 	str.w	r8, [sp]
 8007e84:	463b      	mov	r3, r7
 8007e86:	aa03      	add	r2, sp, #12
 8007e88:	4621      	mov	r1, r4
 8007e8a:	4630      	mov	r0, r6
 8007e8c:	f7ff fef6 	bl	8007c7c <_printf_common>
 8007e90:	3001      	adds	r0, #1
 8007e92:	d14d      	bne.n	8007f30 <_printf_i+0x1c8>
 8007e94:	f04f 30ff 	mov.w	r0, #4294967295
 8007e98:	b005      	add	sp, #20
 8007e9a:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8007e9e:	4839      	ldr	r0, [pc, #228]	; (8007f84 <_printf_i+0x21c>)
 8007ea0:	f884 1045 	strb.w	r1, [r4, #69]	; 0x45
 8007ea4:	6813      	ldr	r3, [r2, #0]
 8007ea6:	6821      	ldr	r1, [r4, #0]
 8007ea8:	1d1d      	adds	r5, r3, #4
 8007eaa:	681b      	ldr	r3, [r3, #0]
 8007eac:	6015      	str	r5, [r2, #0]
 8007eae:	060a      	lsls	r2, r1, #24
 8007eb0:	d50b      	bpl.n	8007eca <_printf_i+0x162>
 8007eb2:	07ca      	lsls	r2, r1, #31
 8007eb4:	bf44      	itt	mi
 8007eb6:	f041 0120 	orrmi.w	r1, r1, #32
 8007eba:	6021      	strmi	r1, [r4, #0]
 8007ebc:	b91b      	cbnz	r3, 8007ec6 <_printf_i+0x15e>
 8007ebe:	6822      	ldr	r2, [r4, #0]
 8007ec0:	f022 0220 	bic.w	r2, r2, #32
 8007ec4:	6022      	str	r2, [r4, #0]
 8007ec6:	2210      	movs	r2, #16
 8007ec8:	e7b7      	b.n	8007e3a <_printf_i+0xd2>
 8007eca:	064d      	lsls	r5, r1, #25
 8007ecc:	bf48      	it	mi
 8007ece:	b29b      	uxthmi	r3, r3
 8007ed0:	e7ef      	b.n	8007eb2 <_printf_i+0x14a>
 8007ed2:	4665      	mov	r5, ip
 8007ed4:	fbb3 f1f2 	udiv	r1, r3, r2
 8007ed8:	fb02 3311 	mls	r3, r2, r1, r3
 8007edc:	5cc3      	ldrb	r3, [r0, r3]
 8007ede:	f805 3d01 	strb.w	r3, [r5, #-1]!
 8007ee2:	460b      	mov	r3, r1
 8007ee4:	2900      	cmp	r1, #0
 8007ee6:	d1f5      	bne.n	8007ed4 <_printf_i+0x16c>
 8007ee8:	e7b9      	b.n	8007e5e <_printf_i+0xf6>
 8007eea:	6813      	ldr	r3, [r2, #0]
 8007eec:	6825      	ldr	r5, [r4, #0]
 8007eee:	6961      	ldr	r1, [r4, #20]
 8007ef0:	1d18      	adds	r0, r3, #4
 8007ef2:	6010      	str	r0, [r2, #0]
 8007ef4:	0628      	lsls	r0, r5, #24
 8007ef6:	681b      	ldr	r3, [r3, #0]
 8007ef8:	d501      	bpl.n	8007efe <_printf_i+0x196>
 8007efa:	6019      	str	r1, [r3, #0]
 8007efc:	e002      	b.n	8007f04 <_printf_i+0x19c>
 8007efe:	066a      	lsls	r2, r5, #25
 8007f00:	d5fb      	bpl.n	8007efa <_printf_i+0x192>
 8007f02:	8019      	strh	r1, [r3, #0]
 8007f04:	2300      	movs	r3, #0
 8007f06:	6123      	str	r3, [r4, #16]
 8007f08:	4665      	mov	r5, ip
 8007f0a:	e7b9      	b.n	8007e80 <_printf_i+0x118>
 8007f0c:	6813      	ldr	r3, [r2, #0]
 8007f0e:	1d19      	adds	r1, r3, #4
 8007f10:	6011      	str	r1, [r2, #0]
 8007f12:	681d      	ldr	r5, [r3, #0]
 8007f14:	6862      	ldr	r2, [r4, #4]
 8007f16:	2100      	movs	r1, #0
 8007f18:	4628      	mov	r0, r5
 8007f1a:	f7f8 f979 	bl	8000210 <memchr>
 8007f1e:	b108      	cbz	r0, 8007f24 <_printf_i+0x1bc>
 8007f20:	1b40      	subs	r0, r0, r5
 8007f22:	6060      	str	r0, [r4, #4]
 8007f24:	6863      	ldr	r3, [r4, #4]
 8007f26:	6123      	str	r3, [r4, #16]
 8007f28:	2300      	movs	r3, #0
 8007f2a:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8007f2e:	e7a7      	b.n	8007e80 <_printf_i+0x118>
 8007f30:	6923      	ldr	r3, [r4, #16]
 8007f32:	462a      	mov	r2, r5
 8007f34:	4639      	mov	r1, r7
 8007f36:	4630      	mov	r0, r6
 8007f38:	47c0      	blx	r8
 8007f3a:	3001      	adds	r0, #1
 8007f3c:	d0aa      	beq.n	8007e94 <_printf_i+0x12c>
 8007f3e:	6823      	ldr	r3, [r4, #0]
 8007f40:	079b      	lsls	r3, r3, #30
 8007f42:	d413      	bmi.n	8007f6c <_printf_i+0x204>
 8007f44:	68e0      	ldr	r0, [r4, #12]
 8007f46:	9b03      	ldr	r3, [sp, #12]
 8007f48:	4298      	cmp	r0, r3
 8007f4a:	bfb8      	it	lt
 8007f4c:	4618      	movlt	r0, r3
 8007f4e:	e7a3      	b.n	8007e98 <_printf_i+0x130>
 8007f50:	2301      	movs	r3, #1
 8007f52:	464a      	mov	r2, r9
 8007f54:	4639      	mov	r1, r7
 8007f56:	4630      	mov	r0, r6
 8007f58:	47c0      	blx	r8
 8007f5a:	3001      	adds	r0, #1
 8007f5c:	d09a      	beq.n	8007e94 <_printf_i+0x12c>
 8007f5e:	3501      	adds	r5, #1
 8007f60:	68e3      	ldr	r3, [r4, #12]
 8007f62:	9a03      	ldr	r2, [sp, #12]
 8007f64:	1a9b      	subs	r3, r3, r2
 8007f66:	42ab      	cmp	r3, r5
 8007f68:	dcf2      	bgt.n	8007f50 <_printf_i+0x1e8>
 8007f6a:	e7eb      	b.n	8007f44 <_printf_i+0x1dc>
 8007f6c:	2500      	movs	r5, #0
 8007f6e:	f104 0919 	add.w	r9, r4, #25
 8007f72:	e7f5      	b.n	8007f60 <_printf_i+0x1f8>
 8007f74:	2b00      	cmp	r3, #0
 8007f76:	d1ac      	bne.n	8007ed2 <_printf_i+0x16a>
 8007f78:	7803      	ldrb	r3, [r0, #0]
 8007f7a:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8007f7e:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8007f82:	e76c      	b.n	8007e5e <_printf_i+0xf6>
 8007f84:	08009de2 	.word	0x08009de2
 8007f88:	08009df3 	.word	0x08009df3

08007f8c <iprintf>:
 8007f8c:	b40f      	push	{r0, r1, r2, r3}
 8007f8e:	4b0a      	ldr	r3, [pc, #40]	; (8007fb8 <iprintf+0x2c>)
 8007f90:	b513      	push	{r0, r1, r4, lr}
 8007f92:	681c      	ldr	r4, [r3, #0]
 8007f94:	b124      	cbz	r4, 8007fa0 <iprintf+0x14>
 8007f96:	69a3      	ldr	r3, [r4, #24]
 8007f98:	b913      	cbnz	r3, 8007fa0 <iprintf+0x14>
 8007f9a:	4620      	mov	r0, r4
 8007f9c:	f000 fe94 	bl	8008cc8 <__sinit>
 8007fa0:	ab05      	add	r3, sp, #20
 8007fa2:	9a04      	ldr	r2, [sp, #16]
 8007fa4:	68a1      	ldr	r1, [r4, #8]
 8007fa6:	9301      	str	r3, [sp, #4]
 8007fa8:	4620      	mov	r0, r4
 8007faa:	f001 faf3 	bl	8009594 <_vfiprintf_r>
 8007fae:	b002      	add	sp, #8
 8007fb0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007fb4:	b004      	add	sp, #16
 8007fb6:	4770      	bx	lr
 8007fb8:	2000000c 	.word	0x2000000c

08007fbc <quorem>:
 8007fbc:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007fc0:	6903      	ldr	r3, [r0, #16]
 8007fc2:	690c      	ldr	r4, [r1, #16]
 8007fc4:	42a3      	cmp	r3, r4
 8007fc6:	4680      	mov	r8, r0
 8007fc8:	f2c0 8082 	blt.w	80080d0 <quorem+0x114>
 8007fcc:	3c01      	subs	r4, #1
 8007fce:	f101 0714 	add.w	r7, r1, #20
 8007fd2:	ea4f 0c84 	mov.w	ip, r4, lsl #2
 8007fd6:	f100 0614 	add.w	r6, r0, #20
 8007fda:	f857 5024 	ldr.w	r5, [r7, r4, lsl #2]
 8007fde:	f856 0024 	ldr.w	r0, [r6, r4, lsl #2]
 8007fe2:	eb06 030c 	add.w	r3, r6, ip
 8007fe6:	3501      	adds	r5, #1
 8007fe8:	eb07 090c 	add.w	r9, r7, ip
 8007fec:	9301      	str	r3, [sp, #4]
 8007fee:	fbb0 f5f5 	udiv	r5, r0, r5
 8007ff2:	b395      	cbz	r5, 800805a <quorem+0x9e>
 8007ff4:	f04f 0a00 	mov.w	sl, #0
 8007ff8:	4638      	mov	r0, r7
 8007ffa:	46b6      	mov	lr, r6
 8007ffc:	46d3      	mov	fp, sl
 8007ffe:	f850 2b04 	ldr.w	r2, [r0], #4
 8008002:	b293      	uxth	r3, r2
 8008004:	fb05 a303 	mla	r3, r5, r3, sl
 8008008:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800800c:	b29b      	uxth	r3, r3
 800800e:	ebab 0303 	sub.w	r3, fp, r3
 8008012:	0c12      	lsrs	r2, r2, #16
 8008014:	f8de b000 	ldr.w	fp, [lr]
 8008018:	fb05 a202 	mla	r2, r5, r2, sl
 800801c:	fa13 f38b 	uxtah	r3, r3, fp
 8008020:	ea4f 4a12 	mov.w	sl, r2, lsr #16
 8008024:	fa1f fb82 	uxth.w	fp, r2
 8008028:	f8de 2000 	ldr.w	r2, [lr]
 800802c:	ebcb 4212 	rsb	r2, fp, r2, lsr #16
 8008030:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8008034:	b29b      	uxth	r3, r3
 8008036:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800803a:	4581      	cmp	r9, r0
 800803c:	ea4f 4b22 	mov.w	fp, r2, asr #16
 8008040:	f84e 3b04 	str.w	r3, [lr], #4
 8008044:	d2db      	bcs.n	8007ffe <quorem+0x42>
 8008046:	f856 300c 	ldr.w	r3, [r6, ip]
 800804a:	b933      	cbnz	r3, 800805a <quorem+0x9e>
 800804c:	9b01      	ldr	r3, [sp, #4]
 800804e:	3b04      	subs	r3, #4
 8008050:	429e      	cmp	r6, r3
 8008052:	461a      	mov	r2, r3
 8008054:	d330      	bcc.n	80080b8 <quorem+0xfc>
 8008056:	f8c8 4010 	str.w	r4, [r8, #16]
 800805a:	4640      	mov	r0, r8
 800805c:	f001 f8f4 	bl	8009248 <__mcmp>
 8008060:	2800      	cmp	r0, #0
 8008062:	db25      	blt.n	80080b0 <quorem+0xf4>
 8008064:	3501      	adds	r5, #1
 8008066:	4630      	mov	r0, r6
 8008068:	f04f 0c00 	mov.w	ip, #0
 800806c:	f857 2b04 	ldr.w	r2, [r7], #4
 8008070:	f8d0 e000 	ldr.w	lr, [r0]
 8008074:	b293      	uxth	r3, r2
 8008076:	ebac 0303 	sub.w	r3, ip, r3
 800807a:	0c12      	lsrs	r2, r2, #16
 800807c:	fa13 f38e 	uxtah	r3, r3, lr
 8008080:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 8008084:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8008088:	b29b      	uxth	r3, r3
 800808a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800808e:	45b9      	cmp	r9, r7
 8008090:	ea4f 4c22 	mov.w	ip, r2, asr #16
 8008094:	f840 3b04 	str.w	r3, [r0], #4
 8008098:	d2e8      	bcs.n	800806c <quorem+0xb0>
 800809a:	f856 2024 	ldr.w	r2, [r6, r4, lsl #2]
 800809e:	eb06 0384 	add.w	r3, r6, r4, lsl #2
 80080a2:	b92a      	cbnz	r2, 80080b0 <quorem+0xf4>
 80080a4:	3b04      	subs	r3, #4
 80080a6:	429e      	cmp	r6, r3
 80080a8:	461a      	mov	r2, r3
 80080aa:	d30b      	bcc.n	80080c4 <quorem+0x108>
 80080ac:	f8c8 4010 	str.w	r4, [r8, #16]
 80080b0:	4628      	mov	r0, r5
 80080b2:	b003      	add	sp, #12
 80080b4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80080b8:	6812      	ldr	r2, [r2, #0]
 80080ba:	3b04      	subs	r3, #4
 80080bc:	2a00      	cmp	r2, #0
 80080be:	d1ca      	bne.n	8008056 <quorem+0x9a>
 80080c0:	3c01      	subs	r4, #1
 80080c2:	e7c5      	b.n	8008050 <quorem+0x94>
 80080c4:	6812      	ldr	r2, [r2, #0]
 80080c6:	3b04      	subs	r3, #4
 80080c8:	2a00      	cmp	r2, #0
 80080ca:	d1ef      	bne.n	80080ac <quorem+0xf0>
 80080cc:	3c01      	subs	r4, #1
 80080ce:	e7ea      	b.n	80080a6 <quorem+0xea>
 80080d0:	2000      	movs	r0, #0
 80080d2:	e7ee      	b.n	80080b2 <quorem+0xf6>
 80080d4:	0000      	movs	r0, r0
	...

080080d8 <_dtoa_r>:
 80080d8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80080dc:	ec57 6b10 	vmov	r6, r7, d0
 80080e0:	b097      	sub	sp, #92	; 0x5c
 80080e2:	6a45      	ldr	r5, [r0, #36]	; 0x24
 80080e4:	9106      	str	r1, [sp, #24]
 80080e6:	4604      	mov	r4, r0
 80080e8:	920b      	str	r2, [sp, #44]	; 0x2c
 80080ea:	9312      	str	r3, [sp, #72]	; 0x48
 80080ec:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 80080f0:	e9cd 6700 	strd	r6, r7, [sp]
 80080f4:	b93d      	cbnz	r5, 8008106 <_dtoa_r+0x2e>
 80080f6:	2010      	movs	r0, #16
 80080f8:	f000 fe7e 	bl	8008df8 <malloc>
 80080fc:	6260      	str	r0, [r4, #36]	; 0x24
 80080fe:	e9c0 5501 	strd	r5, r5, [r0, #4]
 8008102:	6005      	str	r5, [r0, #0]
 8008104:	60c5      	str	r5, [r0, #12]
 8008106:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8008108:	6819      	ldr	r1, [r3, #0]
 800810a:	b151      	cbz	r1, 8008122 <_dtoa_r+0x4a>
 800810c:	685a      	ldr	r2, [r3, #4]
 800810e:	604a      	str	r2, [r1, #4]
 8008110:	2301      	movs	r3, #1
 8008112:	4093      	lsls	r3, r2
 8008114:	608b      	str	r3, [r1, #8]
 8008116:	4620      	mov	r0, r4
 8008118:	f000 feb5 	bl	8008e86 <_Bfree>
 800811c:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800811e:	2200      	movs	r2, #0
 8008120:	601a      	str	r2, [r3, #0]
 8008122:	1e3b      	subs	r3, r7, #0
 8008124:	bfbb      	ittet	lt
 8008126:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 800812a:	9301      	strlt	r3, [sp, #4]
 800812c:	2300      	movge	r3, #0
 800812e:	2201      	movlt	r2, #1
 8008130:	bfac      	ite	ge
 8008132:	f8c8 3000 	strge.w	r3, [r8]
 8008136:	f8c8 2000 	strlt.w	r2, [r8]
 800813a:	4baf      	ldr	r3, [pc, #700]	; (80083f8 <_dtoa_r+0x320>)
 800813c:	f8dd 8004 	ldr.w	r8, [sp, #4]
 8008140:	ea33 0308 	bics.w	r3, r3, r8
 8008144:	d114      	bne.n	8008170 <_dtoa_r+0x98>
 8008146:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8008148:	f242 730f 	movw	r3, #9999	; 0x270f
 800814c:	6013      	str	r3, [r2, #0]
 800814e:	9b00      	ldr	r3, [sp, #0]
 8008150:	b923      	cbnz	r3, 800815c <_dtoa_r+0x84>
 8008152:	f3c8 0013 	ubfx	r0, r8, #0, #20
 8008156:	2800      	cmp	r0, #0
 8008158:	f000 8542 	beq.w	8008be0 <_dtoa_r+0xb08>
 800815c:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800815e:	f8df b2ac 	ldr.w	fp, [pc, #684]	; 800840c <_dtoa_r+0x334>
 8008162:	2b00      	cmp	r3, #0
 8008164:	f000 8544 	beq.w	8008bf0 <_dtoa_r+0xb18>
 8008168:	f10b 0303 	add.w	r3, fp, #3
 800816c:	f000 bd3e 	b.w	8008bec <_dtoa_r+0xb14>
 8008170:	e9dd 6700 	ldrd	r6, r7, [sp]
 8008174:	2200      	movs	r2, #0
 8008176:	2300      	movs	r3, #0
 8008178:	4630      	mov	r0, r6
 800817a:	4639      	mov	r1, r7
 800817c:	f7f8 fcbc 	bl	8000af8 <__aeabi_dcmpeq>
 8008180:	4681      	mov	r9, r0
 8008182:	b168      	cbz	r0, 80081a0 <_dtoa_r+0xc8>
 8008184:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8008186:	2301      	movs	r3, #1
 8008188:	6013      	str	r3, [r2, #0]
 800818a:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800818c:	2b00      	cmp	r3, #0
 800818e:	f000 8524 	beq.w	8008bda <_dtoa_r+0xb02>
 8008192:	4b9a      	ldr	r3, [pc, #616]	; (80083fc <_dtoa_r+0x324>)
 8008194:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8008196:	f103 3bff 	add.w	fp, r3, #4294967295
 800819a:	6013      	str	r3, [r2, #0]
 800819c:	f000 bd28 	b.w	8008bf0 <_dtoa_r+0xb18>
 80081a0:	aa14      	add	r2, sp, #80	; 0x50
 80081a2:	a915      	add	r1, sp, #84	; 0x54
 80081a4:	ec47 6b10 	vmov	d0, r6, r7
 80081a8:	4620      	mov	r0, r4
 80081aa:	f001 f8c4 	bl	8009336 <__d2b>
 80081ae:	f3c8 550a 	ubfx	r5, r8, #20, #11
 80081b2:	9004      	str	r0, [sp, #16]
 80081b4:	2d00      	cmp	r5, #0
 80081b6:	d07c      	beq.n	80082b2 <_dtoa_r+0x1da>
 80081b8:	f3c7 0313 	ubfx	r3, r7, #0, #20
 80081bc:	f043 5b7f 	orr.w	fp, r3, #1069547520	; 0x3fc00000
 80081c0:	46b2      	mov	sl, r6
 80081c2:	f44b 1b40 	orr.w	fp, fp, #3145728	; 0x300000
 80081c6:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 80081ca:	f8cd 904c 	str.w	r9, [sp, #76]	; 0x4c
 80081ce:	2200      	movs	r2, #0
 80081d0:	4b8b      	ldr	r3, [pc, #556]	; (8008400 <_dtoa_r+0x328>)
 80081d2:	4650      	mov	r0, sl
 80081d4:	4659      	mov	r1, fp
 80081d6:	f7f8 f86f 	bl	80002b8 <__aeabi_dsub>
 80081da:	a381      	add	r3, pc, #516	; (adr r3, 80083e0 <_dtoa_r+0x308>)
 80081dc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80081e0:	f7f8 fa22 	bl	8000628 <__aeabi_dmul>
 80081e4:	a380      	add	r3, pc, #512	; (adr r3, 80083e8 <_dtoa_r+0x310>)
 80081e6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80081ea:	f7f8 f867 	bl	80002bc <__adddf3>
 80081ee:	4606      	mov	r6, r0
 80081f0:	4628      	mov	r0, r5
 80081f2:	460f      	mov	r7, r1
 80081f4:	f7f8 f9ae 	bl	8000554 <__aeabi_i2d>
 80081f8:	a37d      	add	r3, pc, #500	; (adr r3, 80083f0 <_dtoa_r+0x318>)
 80081fa:	e9d3 2300 	ldrd	r2, r3, [r3]
 80081fe:	f7f8 fa13 	bl	8000628 <__aeabi_dmul>
 8008202:	4602      	mov	r2, r0
 8008204:	460b      	mov	r3, r1
 8008206:	4630      	mov	r0, r6
 8008208:	4639      	mov	r1, r7
 800820a:	f7f8 f857 	bl	80002bc <__adddf3>
 800820e:	4606      	mov	r6, r0
 8008210:	460f      	mov	r7, r1
 8008212:	f7f8 fcb9 	bl	8000b88 <__aeabi_d2iz>
 8008216:	2200      	movs	r2, #0
 8008218:	4682      	mov	sl, r0
 800821a:	2300      	movs	r3, #0
 800821c:	4630      	mov	r0, r6
 800821e:	4639      	mov	r1, r7
 8008220:	f7f8 fc74 	bl	8000b0c <__aeabi_dcmplt>
 8008224:	b148      	cbz	r0, 800823a <_dtoa_r+0x162>
 8008226:	4650      	mov	r0, sl
 8008228:	f7f8 f994 	bl	8000554 <__aeabi_i2d>
 800822c:	4632      	mov	r2, r6
 800822e:	463b      	mov	r3, r7
 8008230:	f7f8 fc62 	bl	8000af8 <__aeabi_dcmpeq>
 8008234:	b908      	cbnz	r0, 800823a <_dtoa_r+0x162>
 8008236:	f10a 3aff 	add.w	sl, sl, #4294967295
 800823a:	f1ba 0f16 	cmp.w	sl, #22
 800823e:	d859      	bhi.n	80082f4 <_dtoa_r+0x21c>
 8008240:	4970      	ldr	r1, [pc, #448]	; (8008404 <_dtoa_r+0x32c>)
 8008242:	eb01 01ca 	add.w	r1, r1, sl, lsl #3
 8008246:	e9dd 2300 	ldrd	r2, r3, [sp]
 800824a:	e9d1 0100 	ldrd	r0, r1, [r1]
 800824e:	f7f8 fc7b 	bl	8000b48 <__aeabi_dcmpgt>
 8008252:	2800      	cmp	r0, #0
 8008254:	d050      	beq.n	80082f8 <_dtoa_r+0x220>
 8008256:	f10a 3aff 	add.w	sl, sl, #4294967295
 800825a:	2300      	movs	r3, #0
 800825c:	930f      	str	r3, [sp, #60]	; 0x3c
 800825e:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8008260:	1b5d      	subs	r5, r3, r5
 8008262:	f1b5 0801 	subs.w	r8, r5, #1
 8008266:	bf49      	itett	mi
 8008268:	f1c5 0301 	rsbmi	r3, r5, #1
 800826c:	2300      	movpl	r3, #0
 800826e:	9305      	strmi	r3, [sp, #20]
 8008270:	f04f 0800 	movmi.w	r8, #0
 8008274:	bf58      	it	pl
 8008276:	9305      	strpl	r3, [sp, #20]
 8008278:	f1ba 0f00 	cmp.w	sl, #0
 800827c:	db3e      	blt.n	80082fc <_dtoa_r+0x224>
 800827e:	2300      	movs	r3, #0
 8008280:	44d0      	add	r8, sl
 8008282:	f8cd a038 	str.w	sl, [sp, #56]	; 0x38
 8008286:	9307      	str	r3, [sp, #28]
 8008288:	9b06      	ldr	r3, [sp, #24]
 800828a:	2b09      	cmp	r3, #9
 800828c:	f200 8090 	bhi.w	80083b0 <_dtoa_r+0x2d8>
 8008290:	2b05      	cmp	r3, #5
 8008292:	bfc4      	itt	gt
 8008294:	3b04      	subgt	r3, #4
 8008296:	9306      	strgt	r3, [sp, #24]
 8008298:	9b06      	ldr	r3, [sp, #24]
 800829a:	f1a3 0302 	sub.w	r3, r3, #2
 800829e:	bfcc      	ite	gt
 80082a0:	2500      	movgt	r5, #0
 80082a2:	2501      	movle	r5, #1
 80082a4:	2b03      	cmp	r3, #3
 80082a6:	f200 808f 	bhi.w	80083c8 <_dtoa_r+0x2f0>
 80082aa:	e8df f003 	tbb	[pc, r3]
 80082ae:	7f7d      	.short	0x7f7d
 80082b0:	7131      	.short	0x7131
 80082b2:	e9dd 5314 	ldrd	r5, r3, [sp, #80]	; 0x50
 80082b6:	441d      	add	r5, r3
 80082b8:	f205 4032 	addw	r0, r5, #1074	; 0x432
 80082bc:	2820      	cmp	r0, #32
 80082be:	dd13      	ble.n	80082e8 <_dtoa_r+0x210>
 80082c0:	f1c0 0040 	rsb	r0, r0, #64	; 0x40
 80082c4:	9b00      	ldr	r3, [sp, #0]
 80082c6:	fa08 f800 	lsl.w	r8, r8, r0
 80082ca:	f205 4012 	addw	r0, r5, #1042	; 0x412
 80082ce:	fa23 f000 	lsr.w	r0, r3, r0
 80082d2:	ea48 0000 	orr.w	r0, r8, r0
 80082d6:	f7f8 f92d 	bl	8000534 <__aeabi_ui2d>
 80082da:	2301      	movs	r3, #1
 80082dc:	4682      	mov	sl, r0
 80082de:	f1a1 7bf8 	sub.w	fp, r1, #32505856	; 0x1f00000
 80082e2:	3d01      	subs	r5, #1
 80082e4:	9313      	str	r3, [sp, #76]	; 0x4c
 80082e6:	e772      	b.n	80081ce <_dtoa_r+0xf6>
 80082e8:	9b00      	ldr	r3, [sp, #0]
 80082ea:	f1c0 0020 	rsb	r0, r0, #32
 80082ee:	fa03 f000 	lsl.w	r0, r3, r0
 80082f2:	e7f0      	b.n	80082d6 <_dtoa_r+0x1fe>
 80082f4:	2301      	movs	r3, #1
 80082f6:	e7b1      	b.n	800825c <_dtoa_r+0x184>
 80082f8:	900f      	str	r0, [sp, #60]	; 0x3c
 80082fa:	e7b0      	b.n	800825e <_dtoa_r+0x186>
 80082fc:	9b05      	ldr	r3, [sp, #20]
 80082fe:	eba3 030a 	sub.w	r3, r3, sl
 8008302:	9305      	str	r3, [sp, #20]
 8008304:	f1ca 0300 	rsb	r3, sl, #0
 8008308:	9307      	str	r3, [sp, #28]
 800830a:	2300      	movs	r3, #0
 800830c:	930e      	str	r3, [sp, #56]	; 0x38
 800830e:	e7bb      	b.n	8008288 <_dtoa_r+0x1b0>
 8008310:	2301      	movs	r3, #1
 8008312:	930a      	str	r3, [sp, #40]	; 0x28
 8008314:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8008316:	2b00      	cmp	r3, #0
 8008318:	dd59      	ble.n	80083ce <_dtoa_r+0x2f6>
 800831a:	9302      	str	r3, [sp, #8]
 800831c:	4699      	mov	r9, r3
 800831e:	6a66      	ldr	r6, [r4, #36]	; 0x24
 8008320:	2200      	movs	r2, #0
 8008322:	6072      	str	r2, [r6, #4]
 8008324:	2204      	movs	r2, #4
 8008326:	f102 0014 	add.w	r0, r2, #20
 800832a:	4298      	cmp	r0, r3
 800832c:	6871      	ldr	r1, [r6, #4]
 800832e:	d953      	bls.n	80083d8 <_dtoa_r+0x300>
 8008330:	4620      	mov	r0, r4
 8008332:	f000 fd74 	bl	8008e1e <_Balloc>
 8008336:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8008338:	6030      	str	r0, [r6, #0]
 800833a:	f1b9 0f0e 	cmp.w	r9, #14
 800833e:	f8d3 b000 	ldr.w	fp, [r3]
 8008342:	f200 80e6 	bhi.w	8008512 <_dtoa_r+0x43a>
 8008346:	2d00      	cmp	r5, #0
 8008348:	f000 80e3 	beq.w	8008512 <_dtoa_r+0x43a>
 800834c:	ed9d 7b00 	vldr	d7, [sp]
 8008350:	f1ba 0f00 	cmp.w	sl, #0
 8008354:	ed8d 7b10 	vstr	d7, [sp, #64]	; 0x40
 8008358:	dd74      	ble.n	8008444 <_dtoa_r+0x36c>
 800835a:	4a2a      	ldr	r2, [pc, #168]	; (8008404 <_dtoa_r+0x32c>)
 800835c:	f00a 030f 	and.w	r3, sl, #15
 8008360:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 8008364:	ed93 7b00 	vldr	d7, [r3]
 8008368:	ea4f 162a 	mov.w	r6, sl, asr #4
 800836c:	06f0      	lsls	r0, r6, #27
 800836e:	ed8d 7b08 	vstr	d7, [sp, #32]
 8008372:	d565      	bpl.n	8008440 <_dtoa_r+0x368>
 8008374:	4b24      	ldr	r3, [pc, #144]	; (8008408 <_dtoa_r+0x330>)
 8008376:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 800837a:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800837e:	f7f8 fa7d 	bl	800087c <__aeabi_ddiv>
 8008382:	e9cd 0100 	strd	r0, r1, [sp]
 8008386:	f006 060f 	and.w	r6, r6, #15
 800838a:	2503      	movs	r5, #3
 800838c:	4f1e      	ldr	r7, [pc, #120]	; (8008408 <_dtoa_r+0x330>)
 800838e:	e04c      	b.n	800842a <_dtoa_r+0x352>
 8008390:	2301      	movs	r3, #1
 8008392:	930a      	str	r3, [sp, #40]	; 0x28
 8008394:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8008396:	4453      	add	r3, sl
 8008398:	f103 0901 	add.w	r9, r3, #1
 800839c:	9302      	str	r3, [sp, #8]
 800839e:	464b      	mov	r3, r9
 80083a0:	2b01      	cmp	r3, #1
 80083a2:	bfb8      	it	lt
 80083a4:	2301      	movlt	r3, #1
 80083a6:	e7ba      	b.n	800831e <_dtoa_r+0x246>
 80083a8:	2300      	movs	r3, #0
 80083aa:	e7b2      	b.n	8008312 <_dtoa_r+0x23a>
 80083ac:	2300      	movs	r3, #0
 80083ae:	e7f0      	b.n	8008392 <_dtoa_r+0x2ba>
 80083b0:	2501      	movs	r5, #1
 80083b2:	2300      	movs	r3, #0
 80083b4:	9306      	str	r3, [sp, #24]
 80083b6:	950a      	str	r5, [sp, #40]	; 0x28
 80083b8:	f04f 33ff 	mov.w	r3, #4294967295
 80083bc:	9302      	str	r3, [sp, #8]
 80083be:	4699      	mov	r9, r3
 80083c0:	2200      	movs	r2, #0
 80083c2:	2312      	movs	r3, #18
 80083c4:	920b      	str	r2, [sp, #44]	; 0x2c
 80083c6:	e7aa      	b.n	800831e <_dtoa_r+0x246>
 80083c8:	2301      	movs	r3, #1
 80083ca:	930a      	str	r3, [sp, #40]	; 0x28
 80083cc:	e7f4      	b.n	80083b8 <_dtoa_r+0x2e0>
 80083ce:	2301      	movs	r3, #1
 80083d0:	9302      	str	r3, [sp, #8]
 80083d2:	4699      	mov	r9, r3
 80083d4:	461a      	mov	r2, r3
 80083d6:	e7f5      	b.n	80083c4 <_dtoa_r+0x2ec>
 80083d8:	3101      	adds	r1, #1
 80083da:	6071      	str	r1, [r6, #4]
 80083dc:	0052      	lsls	r2, r2, #1
 80083de:	e7a2      	b.n	8008326 <_dtoa_r+0x24e>
 80083e0:	636f4361 	.word	0x636f4361
 80083e4:	3fd287a7 	.word	0x3fd287a7
 80083e8:	8b60c8b3 	.word	0x8b60c8b3
 80083ec:	3fc68a28 	.word	0x3fc68a28
 80083f0:	509f79fb 	.word	0x509f79fb
 80083f4:	3fd34413 	.word	0x3fd34413
 80083f8:	7ff00000 	.word	0x7ff00000
 80083fc:	08009de1 	.word	0x08009de1
 8008400:	3ff80000 	.word	0x3ff80000
 8008404:	08009ea0 	.word	0x08009ea0
 8008408:	08009e78 	.word	0x08009e78
 800840c:	08009e0d 	.word	0x08009e0d
 8008410:	07f1      	lsls	r1, r6, #31
 8008412:	d508      	bpl.n	8008426 <_dtoa_r+0x34e>
 8008414:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8008418:	e9d7 2300 	ldrd	r2, r3, [r7]
 800841c:	f7f8 f904 	bl	8000628 <__aeabi_dmul>
 8008420:	e9cd 0108 	strd	r0, r1, [sp, #32]
 8008424:	3501      	adds	r5, #1
 8008426:	1076      	asrs	r6, r6, #1
 8008428:	3708      	adds	r7, #8
 800842a:	2e00      	cmp	r6, #0
 800842c:	d1f0      	bne.n	8008410 <_dtoa_r+0x338>
 800842e:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 8008432:	e9dd 0100 	ldrd	r0, r1, [sp]
 8008436:	f7f8 fa21 	bl	800087c <__aeabi_ddiv>
 800843a:	e9cd 0100 	strd	r0, r1, [sp]
 800843e:	e01a      	b.n	8008476 <_dtoa_r+0x39e>
 8008440:	2502      	movs	r5, #2
 8008442:	e7a3      	b.n	800838c <_dtoa_r+0x2b4>
 8008444:	f000 80a0 	beq.w	8008588 <_dtoa_r+0x4b0>
 8008448:	f1ca 0600 	rsb	r6, sl, #0
 800844c:	4b9f      	ldr	r3, [pc, #636]	; (80086cc <_dtoa_r+0x5f4>)
 800844e:	4fa0      	ldr	r7, [pc, #640]	; (80086d0 <_dtoa_r+0x5f8>)
 8008450:	f006 020f 	and.w	r2, r6, #15
 8008454:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8008458:	e9d3 2300 	ldrd	r2, r3, [r3]
 800845c:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8008460:	f7f8 f8e2 	bl	8000628 <__aeabi_dmul>
 8008464:	e9cd 0100 	strd	r0, r1, [sp]
 8008468:	1136      	asrs	r6, r6, #4
 800846a:	2300      	movs	r3, #0
 800846c:	2502      	movs	r5, #2
 800846e:	2e00      	cmp	r6, #0
 8008470:	d17f      	bne.n	8008572 <_dtoa_r+0x49a>
 8008472:	2b00      	cmp	r3, #0
 8008474:	d1e1      	bne.n	800843a <_dtoa_r+0x362>
 8008476:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8008478:	2b00      	cmp	r3, #0
 800847a:	f000 8087 	beq.w	800858c <_dtoa_r+0x4b4>
 800847e:	e9dd 6700 	ldrd	r6, r7, [sp]
 8008482:	2200      	movs	r2, #0
 8008484:	4b93      	ldr	r3, [pc, #588]	; (80086d4 <_dtoa_r+0x5fc>)
 8008486:	4630      	mov	r0, r6
 8008488:	4639      	mov	r1, r7
 800848a:	f7f8 fb3f 	bl	8000b0c <__aeabi_dcmplt>
 800848e:	2800      	cmp	r0, #0
 8008490:	d07c      	beq.n	800858c <_dtoa_r+0x4b4>
 8008492:	f1b9 0f00 	cmp.w	r9, #0
 8008496:	d079      	beq.n	800858c <_dtoa_r+0x4b4>
 8008498:	9b02      	ldr	r3, [sp, #8]
 800849a:	2b00      	cmp	r3, #0
 800849c:	dd35      	ble.n	800850a <_dtoa_r+0x432>
 800849e:	f10a 33ff 	add.w	r3, sl, #4294967295
 80084a2:	9308      	str	r3, [sp, #32]
 80084a4:	4639      	mov	r1, r7
 80084a6:	2200      	movs	r2, #0
 80084a8:	4b8b      	ldr	r3, [pc, #556]	; (80086d8 <_dtoa_r+0x600>)
 80084aa:	4630      	mov	r0, r6
 80084ac:	f7f8 f8bc 	bl	8000628 <__aeabi_dmul>
 80084b0:	e9cd 0100 	strd	r0, r1, [sp]
 80084b4:	9f02      	ldr	r7, [sp, #8]
 80084b6:	3501      	adds	r5, #1
 80084b8:	4628      	mov	r0, r5
 80084ba:	f7f8 f84b 	bl	8000554 <__aeabi_i2d>
 80084be:	e9dd 2300 	ldrd	r2, r3, [sp]
 80084c2:	f7f8 f8b1 	bl	8000628 <__aeabi_dmul>
 80084c6:	2200      	movs	r2, #0
 80084c8:	4b84      	ldr	r3, [pc, #528]	; (80086dc <_dtoa_r+0x604>)
 80084ca:	f7f7 fef7 	bl	80002bc <__adddf3>
 80084ce:	4605      	mov	r5, r0
 80084d0:	f1a1 7650 	sub.w	r6, r1, #54525952	; 0x3400000
 80084d4:	2f00      	cmp	r7, #0
 80084d6:	d15d      	bne.n	8008594 <_dtoa_r+0x4bc>
 80084d8:	2200      	movs	r2, #0
 80084da:	4b81      	ldr	r3, [pc, #516]	; (80086e0 <_dtoa_r+0x608>)
 80084dc:	e9dd 0100 	ldrd	r0, r1, [sp]
 80084e0:	f7f7 feea 	bl	80002b8 <__aeabi_dsub>
 80084e4:	462a      	mov	r2, r5
 80084e6:	4633      	mov	r3, r6
 80084e8:	e9cd 0100 	strd	r0, r1, [sp]
 80084ec:	f7f8 fb2c 	bl	8000b48 <__aeabi_dcmpgt>
 80084f0:	2800      	cmp	r0, #0
 80084f2:	f040 8288 	bne.w	8008a06 <_dtoa_r+0x92e>
 80084f6:	462a      	mov	r2, r5
 80084f8:	f106 4300 	add.w	r3, r6, #2147483648	; 0x80000000
 80084fc:	e9dd 0100 	ldrd	r0, r1, [sp]
 8008500:	f7f8 fb04 	bl	8000b0c <__aeabi_dcmplt>
 8008504:	2800      	cmp	r0, #0
 8008506:	f040 827c 	bne.w	8008a02 <_dtoa_r+0x92a>
 800850a:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 800850e:	e9cd 2300 	strd	r2, r3, [sp]
 8008512:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8008514:	2b00      	cmp	r3, #0
 8008516:	f2c0 8150 	blt.w	80087ba <_dtoa_r+0x6e2>
 800851a:	f1ba 0f0e 	cmp.w	sl, #14
 800851e:	f300 814c 	bgt.w	80087ba <_dtoa_r+0x6e2>
 8008522:	4b6a      	ldr	r3, [pc, #424]	; (80086cc <_dtoa_r+0x5f4>)
 8008524:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 8008528:	ed93 7b00 	vldr	d7, [r3]
 800852c:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800852e:	2b00      	cmp	r3, #0
 8008530:	ed8d 7b02 	vstr	d7, [sp, #8]
 8008534:	f280 80d8 	bge.w	80086e8 <_dtoa_r+0x610>
 8008538:	f1b9 0f00 	cmp.w	r9, #0
 800853c:	f300 80d4 	bgt.w	80086e8 <_dtoa_r+0x610>
 8008540:	f040 825e 	bne.w	8008a00 <_dtoa_r+0x928>
 8008544:	2200      	movs	r2, #0
 8008546:	4b66      	ldr	r3, [pc, #408]	; (80086e0 <_dtoa_r+0x608>)
 8008548:	ec51 0b17 	vmov	r0, r1, d7
 800854c:	f7f8 f86c 	bl	8000628 <__aeabi_dmul>
 8008550:	e9dd 2300 	ldrd	r2, r3, [sp]
 8008554:	f7f8 faee 	bl	8000b34 <__aeabi_dcmpge>
 8008558:	464f      	mov	r7, r9
 800855a:	464e      	mov	r6, r9
 800855c:	2800      	cmp	r0, #0
 800855e:	f040 8234 	bne.w	80089ca <_dtoa_r+0x8f2>
 8008562:	2331      	movs	r3, #49	; 0x31
 8008564:	f10b 0501 	add.w	r5, fp, #1
 8008568:	f88b 3000 	strb.w	r3, [fp]
 800856c:	f10a 0a01 	add.w	sl, sl, #1
 8008570:	e22f      	b.n	80089d2 <_dtoa_r+0x8fa>
 8008572:	07f2      	lsls	r2, r6, #31
 8008574:	d505      	bpl.n	8008582 <_dtoa_r+0x4aa>
 8008576:	e9d7 2300 	ldrd	r2, r3, [r7]
 800857a:	f7f8 f855 	bl	8000628 <__aeabi_dmul>
 800857e:	3501      	adds	r5, #1
 8008580:	2301      	movs	r3, #1
 8008582:	1076      	asrs	r6, r6, #1
 8008584:	3708      	adds	r7, #8
 8008586:	e772      	b.n	800846e <_dtoa_r+0x396>
 8008588:	2502      	movs	r5, #2
 800858a:	e774      	b.n	8008476 <_dtoa_r+0x39e>
 800858c:	f8cd a020 	str.w	sl, [sp, #32]
 8008590:	464f      	mov	r7, r9
 8008592:	e791      	b.n	80084b8 <_dtoa_r+0x3e0>
 8008594:	4b4d      	ldr	r3, [pc, #308]	; (80086cc <_dtoa_r+0x5f4>)
 8008596:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800859a:	e953 0102 	ldrd	r0, r1, [r3, #-8]
 800859e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80085a0:	2b00      	cmp	r3, #0
 80085a2:	d047      	beq.n	8008634 <_dtoa_r+0x55c>
 80085a4:	4602      	mov	r2, r0
 80085a6:	460b      	mov	r3, r1
 80085a8:	2000      	movs	r0, #0
 80085aa:	494e      	ldr	r1, [pc, #312]	; (80086e4 <_dtoa_r+0x60c>)
 80085ac:	f7f8 f966 	bl	800087c <__aeabi_ddiv>
 80085b0:	462a      	mov	r2, r5
 80085b2:	4633      	mov	r3, r6
 80085b4:	f7f7 fe80 	bl	80002b8 <__aeabi_dsub>
 80085b8:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 80085bc:	465d      	mov	r5, fp
 80085be:	e9dd 0100 	ldrd	r0, r1, [sp]
 80085c2:	f7f8 fae1 	bl	8000b88 <__aeabi_d2iz>
 80085c6:	4606      	mov	r6, r0
 80085c8:	f7f7 ffc4 	bl	8000554 <__aeabi_i2d>
 80085cc:	4602      	mov	r2, r0
 80085ce:	460b      	mov	r3, r1
 80085d0:	e9dd 0100 	ldrd	r0, r1, [sp]
 80085d4:	f7f7 fe70 	bl	80002b8 <__aeabi_dsub>
 80085d8:	3630      	adds	r6, #48	; 0x30
 80085da:	f805 6b01 	strb.w	r6, [r5], #1
 80085de:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 80085e2:	e9cd 0100 	strd	r0, r1, [sp]
 80085e6:	f7f8 fa91 	bl	8000b0c <__aeabi_dcmplt>
 80085ea:	2800      	cmp	r0, #0
 80085ec:	d163      	bne.n	80086b6 <_dtoa_r+0x5de>
 80085ee:	e9dd 2300 	ldrd	r2, r3, [sp]
 80085f2:	2000      	movs	r0, #0
 80085f4:	4937      	ldr	r1, [pc, #220]	; (80086d4 <_dtoa_r+0x5fc>)
 80085f6:	f7f7 fe5f 	bl	80002b8 <__aeabi_dsub>
 80085fa:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 80085fe:	f7f8 fa85 	bl	8000b0c <__aeabi_dcmplt>
 8008602:	2800      	cmp	r0, #0
 8008604:	f040 80b7 	bne.w	8008776 <_dtoa_r+0x69e>
 8008608:	eba5 030b 	sub.w	r3, r5, fp
 800860c:	429f      	cmp	r7, r3
 800860e:	f77f af7c 	ble.w	800850a <_dtoa_r+0x432>
 8008612:	2200      	movs	r2, #0
 8008614:	4b30      	ldr	r3, [pc, #192]	; (80086d8 <_dtoa_r+0x600>)
 8008616:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 800861a:	f7f8 f805 	bl	8000628 <__aeabi_dmul>
 800861e:	2200      	movs	r2, #0
 8008620:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 8008624:	4b2c      	ldr	r3, [pc, #176]	; (80086d8 <_dtoa_r+0x600>)
 8008626:	e9dd 0100 	ldrd	r0, r1, [sp]
 800862a:	f7f7 fffd 	bl	8000628 <__aeabi_dmul>
 800862e:	e9cd 0100 	strd	r0, r1, [sp]
 8008632:	e7c4      	b.n	80085be <_dtoa_r+0x4e6>
 8008634:	462a      	mov	r2, r5
 8008636:	4633      	mov	r3, r6
 8008638:	f7f7 fff6 	bl	8000628 <__aeabi_dmul>
 800863c:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 8008640:	eb0b 0507 	add.w	r5, fp, r7
 8008644:	465e      	mov	r6, fp
 8008646:	e9dd 0100 	ldrd	r0, r1, [sp]
 800864a:	f7f8 fa9d 	bl	8000b88 <__aeabi_d2iz>
 800864e:	4607      	mov	r7, r0
 8008650:	f7f7 ff80 	bl	8000554 <__aeabi_i2d>
 8008654:	3730      	adds	r7, #48	; 0x30
 8008656:	4602      	mov	r2, r0
 8008658:	460b      	mov	r3, r1
 800865a:	e9dd 0100 	ldrd	r0, r1, [sp]
 800865e:	f7f7 fe2b 	bl	80002b8 <__aeabi_dsub>
 8008662:	f806 7b01 	strb.w	r7, [r6], #1
 8008666:	42ae      	cmp	r6, r5
 8008668:	e9cd 0100 	strd	r0, r1, [sp]
 800866c:	f04f 0200 	mov.w	r2, #0
 8008670:	d126      	bne.n	80086c0 <_dtoa_r+0x5e8>
 8008672:	4b1c      	ldr	r3, [pc, #112]	; (80086e4 <_dtoa_r+0x60c>)
 8008674:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8008678:	f7f7 fe20 	bl	80002bc <__adddf3>
 800867c:	4602      	mov	r2, r0
 800867e:	460b      	mov	r3, r1
 8008680:	e9dd 0100 	ldrd	r0, r1, [sp]
 8008684:	f7f8 fa60 	bl	8000b48 <__aeabi_dcmpgt>
 8008688:	2800      	cmp	r0, #0
 800868a:	d174      	bne.n	8008776 <_dtoa_r+0x69e>
 800868c:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 8008690:	2000      	movs	r0, #0
 8008692:	4914      	ldr	r1, [pc, #80]	; (80086e4 <_dtoa_r+0x60c>)
 8008694:	f7f7 fe10 	bl	80002b8 <__aeabi_dsub>
 8008698:	4602      	mov	r2, r0
 800869a:	460b      	mov	r3, r1
 800869c:	e9dd 0100 	ldrd	r0, r1, [sp]
 80086a0:	f7f8 fa34 	bl	8000b0c <__aeabi_dcmplt>
 80086a4:	2800      	cmp	r0, #0
 80086a6:	f43f af30 	beq.w	800850a <_dtoa_r+0x432>
 80086aa:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 80086ae:	2b30      	cmp	r3, #48	; 0x30
 80086b0:	f105 32ff 	add.w	r2, r5, #4294967295
 80086b4:	d002      	beq.n	80086bc <_dtoa_r+0x5e4>
 80086b6:	f8dd a020 	ldr.w	sl, [sp, #32]
 80086ba:	e04a      	b.n	8008752 <_dtoa_r+0x67a>
 80086bc:	4615      	mov	r5, r2
 80086be:	e7f4      	b.n	80086aa <_dtoa_r+0x5d2>
 80086c0:	4b05      	ldr	r3, [pc, #20]	; (80086d8 <_dtoa_r+0x600>)
 80086c2:	f7f7 ffb1 	bl	8000628 <__aeabi_dmul>
 80086c6:	e9cd 0100 	strd	r0, r1, [sp]
 80086ca:	e7bc      	b.n	8008646 <_dtoa_r+0x56e>
 80086cc:	08009ea0 	.word	0x08009ea0
 80086d0:	08009e78 	.word	0x08009e78
 80086d4:	3ff00000 	.word	0x3ff00000
 80086d8:	40240000 	.word	0x40240000
 80086dc:	401c0000 	.word	0x401c0000
 80086e0:	40140000 	.word	0x40140000
 80086e4:	3fe00000 	.word	0x3fe00000
 80086e8:	e9dd 6700 	ldrd	r6, r7, [sp]
 80086ec:	465d      	mov	r5, fp
 80086ee:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80086f2:	4630      	mov	r0, r6
 80086f4:	4639      	mov	r1, r7
 80086f6:	f7f8 f8c1 	bl	800087c <__aeabi_ddiv>
 80086fa:	f7f8 fa45 	bl	8000b88 <__aeabi_d2iz>
 80086fe:	4680      	mov	r8, r0
 8008700:	f7f7 ff28 	bl	8000554 <__aeabi_i2d>
 8008704:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8008708:	f7f7 ff8e 	bl	8000628 <__aeabi_dmul>
 800870c:	4602      	mov	r2, r0
 800870e:	460b      	mov	r3, r1
 8008710:	4630      	mov	r0, r6
 8008712:	4639      	mov	r1, r7
 8008714:	f108 0630 	add.w	r6, r8, #48	; 0x30
 8008718:	f7f7 fdce 	bl	80002b8 <__aeabi_dsub>
 800871c:	f805 6b01 	strb.w	r6, [r5], #1
 8008720:	eba5 060b 	sub.w	r6, r5, fp
 8008724:	45b1      	cmp	r9, r6
 8008726:	4602      	mov	r2, r0
 8008728:	460b      	mov	r3, r1
 800872a:	d139      	bne.n	80087a0 <_dtoa_r+0x6c8>
 800872c:	f7f7 fdc6 	bl	80002bc <__adddf3>
 8008730:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8008734:	4606      	mov	r6, r0
 8008736:	460f      	mov	r7, r1
 8008738:	f7f8 fa06 	bl	8000b48 <__aeabi_dcmpgt>
 800873c:	b9c8      	cbnz	r0, 8008772 <_dtoa_r+0x69a>
 800873e:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8008742:	4630      	mov	r0, r6
 8008744:	4639      	mov	r1, r7
 8008746:	f7f8 f9d7 	bl	8000af8 <__aeabi_dcmpeq>
 800874a:	b110      	cbz	r0, 8008752 <_dtoa_r+0x67a>
 800874c:	f018 0f01 	tst.w	r8, #1
 8008750:	d10f      	bne.n	8008772 <_dtoa_r+0x69a>
 8008752:	9904      	ldr	r1, [sp, #16]
 8008754:	4620      	mov	r0, r4
 8008756:	f000 fb96 	bl	8008e86 <_Bfree>
 800875a:	2300      	movs	r3, #0
 800875c:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800875e:	702b      	strb	r3, [r5, #0]
 8008760:	f10a 0301 	add.w	r3, sl, #1
 8008764:	6013      	str	r3, [r2, #0]
 8008766:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8008768:	2b00      	cmp	r3, #0
 800876a:	f000 8241 	beq.w	8008bf0 <_dtoa_r+0xb18>
 800876e:	601d      	str	r5, [r3, #0]
 8008770:	e23e      	b.n	8008bf0 <_dtoa_r+0xb18>
 8008772:	f8cd a020 	str.w	sl, [sp, #32]
 8008776:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 800877a:	2a39      	cmp	r2, #57	; 0x39
 800877c:	f105 33ff 	add.w	r3, r5, #4294967295
 8008780:	d108      	bne.n	8008794 <_dtoa_r+0x6bc>
 8008782:	459b      	cmp	fp, r3
 8008784:	d10a      	bne.n	800879c <_dtoa_r+0x6c4>
 8008786:	9b08      	ldr	r3, [sp, #32]
 8008788:	3301      	adds	r3, #1
 800878a:	9308      	str	r3, [sp, #32]
 800878c:	2330      	movs	r3, #48	; 0x30
 800878e:	f88b 3000 	strb.w	r3, [fp]
 8008792:	465b      	mov	r3, fp
 8008794:	781a      	ldrb	r2, [r3, #0]
 8008796:	3201      	adds	r2, #1
 8008798:	701a      	strb	r2, [r3, #0]
 800879a:	e78c      	b.n	80086b6 <_dtoa_r+0x5de>
 800879c:	461d      	mov	r5, r3
 800879e:	e7ea      	b.n	8008776 <_dtoa_r+0x69e>
 80087a0:	2200      	movs	r2, #0
 80087a2:	4b9b      	ldr	r3, [pc, #620]	; (8008a10 <_dtoa_r+0x938>)
 80087a4:	f7f7 ff40 	bl	8000628 <__aeabi_dmul>
 80087a8:	2200      	movs	r2, #0
 80087aa:	2300      	movs	r3, #0
 80087ac:	4606      	mov	r6, r0
 80087ae:	460f      	mov	r7, r1
 80087b0:	f7f8 f9a2 	bl	8000af8 <__aeabi_dcmpeq>
 80087b4:	2800      	cmp	r0, #0
 80087b6:	d09a      	beq.n	80086ee <_dtoa_r+0x616>
 80087b8:	e7cb      	b.n	8008752 <_dtoa_r+0x67a>
 80087ba:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80087bc:	2a00      	cmp	r2, #0
 80087be:	f000 808b 	beq.w	80088d8 <_dtoa_r+0x800>
 80087c2:	9a06      	ldr	r2, [sp, #24]
 80087c4:	2a01      	cmp	r2, #1
 80087c6:	dc6e      	bgt.n	80088a6 <_dtoa_r+0x7ce>
 80087c8:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 80087ca:	2a00      	cmp	r2, #0
 80087cc:	d067      	beq.n	800889e <_dtoa_r+0x7c6>
 80087ce:	f203 4333 	addw	r3, r3, #1075	; 0x433
 80087d2:	9f07      	ldr	r7, [sp, #28]
 80087d4:	9d05      	ldr	r5, [sp, #20]
 80087d6:	9a05      	ldr	r2, [sp, #20]
 80087d8:	2101      	movs	r1, #1
 80087da:	441a      	add	r2, r3
 80087dc:	4620      	mov	r0, r4
 80087de:	9205      	str	r2, [sp, #20]
 80087e0:	4498      	add	r8, r3
 80087e2:	f000 fbf0 	bl	8008fc6 <__i2b>
 80087e6:	4606      	mov	r6, r0
 80087e8:	2d00      	cmp	r5, #0
 80087ea:	dd0c      	ble.n	8008806 <_dtoa_r+0x72e>
 80087ec:	f1b8 0f00 	cmp.w	r8, #0
 80087f0:	dd09      	ble.n	8008806 <_dtoa_r+0x72e>
 80087f2:	4545      	cmp	r5, r8
 80087f4:	9a05      	ldr	r2, [sp, #20]
 80087f6:	462b      	mov	r3, r5
 80087f8:	bfa8      	it	ge
 80087fa:	4643      	movge	r3, r8
 80087fc:	1ad2      	subs	r2, r2, r3
 80087fe:	9205      	str	r2, [sp, #20]
 8008800:	1aed      	subs	r5, r5, r3
 8008802:	eba8 0803 	sub.w	r8, r8, r3
 8008806:	9b07      	ldr	r3, [sp, #28]
 8008808:	b1eb      	cbz	r3, 8008846 <_dtoa_r+0x76e>
 800880a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800880c:	2b00      	cmp	r3, #0
 800880e:	d067      	beq.n	80088e0 <_dtoa_r+0x808>
 8008810:	b18f      	cbz	r7, 8008836 <_dtoa_r+0x75e>
 8008812:	4631      	mov	r1, r6
 8008814:	463a      	mov	r2, r7
 8008816:	4620      	mov	r0, r4
 8008818:	f000 fc74 	bl	8009104 <__pow5mult>
 800881c:	9a04      	ldr	r2, [sp, #16]
 800881e:	4601      	mov	r1, r0
 8008820:	4606      	mov	r6, r0
 8008822:	4620      	mov	r0, r4
 8008824:	f000 fbd8 	bl	8008fd8 <__multiply>
 8008828:	9904      	ldr	r1, [sp, #16]
 800882a:	9008      	str	r0, [sp, #32]
 800882c:	4620      	mov	r0, r4
 800882e:	f000 fb2a 	bl	8008e86 <_Bfree>
 8008832:	9b08      	ldr	r3, [sp, #32]
 8008834:	9304      	str	r3, [sp, #16]
 8008836:	9b07      	ldr	r3, [sp, #28]
 8008838:	1bda      	subs	r2, r3, r7
 800883a:	d004      	beq.n	8008846 <_dtoa_r+0x76e>
 800883c:	9904      	ldr	r1, [sp, #16]
 800883e:	4620      	mov	r0, r4
 8008840:	f000 fc60 	bl	8009104 <__pow5mult>
 8008844:	9004      	str	r0, [sp, #16]
 8008846:	2101      	movs	r1, #1
 8008848:	4620      	mov	r0, r4
 800884a:	f000 fbbc 	bl	8008fc6 <__i2b>
 800884e:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8008850:	4607      	mov	r7, r0
 8008852:	2b00      	cmp	r3, #0
 8008854:	f000 81d0 	beq.w	8008bf8 <_dtoa_r+0xb20>
 8008858:	461a      	mov	r2, r3
 800885a:	4601      	mov	r1, r0
 800885c:	4620      	mov	r0, r4
 800885e:	f000 fc51 	bl	8009104 <__pow5mult>
 8008862:	9b06      	ldr	r3, [sp, #24]
 8008864:	2b01      	cmp	r3, #1
 8008866:	4607      	mov	r7, r0
 8008868:	dc40      	bgt.n	80088ec <_dtoa_r+0x814>
 800886a:	9b00      	ldr	r3, [sp, #0]
 800886c:	2b00      	cmp	r3, #0
 800886e:	d139      	bne.n	80088e4 <_dtoa_r+0x80c>
 8008870:	9b01      	ldr	r3, [sp, #4]
 8008872:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8008876:	2b00      	cmp	r3, #0
 8008878:	d136      	bne.n	80088e8 <_dtoa_r+0x810>
 800887a:	9b01      	ldr	r3, [sp, #4]
 800887c:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8008880:	0d1b      	lsrs	r3, r3, #20
 8008882:	051b      	lsls	r3, r3, #20
 8008884:	b12b      	cbz	r3, 8008892 <_dtoa_r+0x7ba>
 8008886:	9b05      	ldr	r3, [sp, #20]
 8008888:	3301      	adds	r3, #1
 800888a:	9305      	str	r3, [sp, #20]
 800888c:	f108 0801 	add.w	r8, r8, #1
 8008890:	2301      	movs	r3, #1
 8008892:	9307      	str	r3, [sp, #28]
 8008894:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8008896:	2b00      	cmp	r3, #0
 8008898:	d12a      	bne.n	80088f0 <_dtoa_r+0x818>
 800889a:	2001      	movs	r0, #1
 800889c:	e030      	b.n	8008900 <_dtoa_r+0x828>
 800889e:	9b14      	ldr	r3, [sp, #80]	; 0x50
 80088a0:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 80088a4:	e795      	b.n	80087d2 <_dtoa_r+0x6fa>
 80088a6:	9b07      	ldr	r3, [sp, #28]
 80088a8:	f109 37ff 	add.w	r7, r9, #4294967295
 80088ac:	42bb      	cmp	r3, r7
 80088ae:	bfbf      	itttt	lt
 80088b0:	9b07      	ldrlt	r3, [sp, #28]
 80088b2:	9707      	strlt	r7, [sp, #28]
 80088b4:	1afa      	sublt	r2, r7, r3
 80088b6:	9b0e      	ldrlt	r3, [sp, #56]	; 0x38
 80088b8:	bfbb      	ittet	lt
 80088ba:	189b      	addlt	r3, r3, r2
 80088bc:	930e      	strlt	r3, [sp, #56]	; 0x38
 80088be:	1bdf      	subge	r7, r3, r7
 80088c0:	2700      	movlt	r7, #0
 80088c2:	f1b9 0f00 	cmp.w	r9, #0
 80088c6:	bfb5      	itete	lt
 80088c8:	9b05      	ldrlt	r3, [sp, #20]
 80088ca:	9d05      	ldrge	r5, [sp, #20]
 80088cc:	eba3 0509 	sublt.w	r5, r3, r9
 80088d0:	464b      	movge	r3, r9
 80088d2:	bfb8      	it	lt
 80088d4:	2300      	movlt	r3, #0
 80088d6:	e77e      	b.n	80087d6 <_dtoa_r+0x6fe>
 80088d8:	9f07      	ldr	r7, [sp, #28]
 80088da:	9d05      	ldr	r5, [sp, #20]
 80088dc:	9e0a      	ldr	r6, [sp, #40]	; 0x28
 80088de:	e783      	b.n	80087e8 <_dtoa_r+0x710>
 80088e0:	9a07      	ldr	r2, [sp, #28]
 80088e2:	e7ab      	b.n	800883c <_dtoa_r+0x764>
 80088e4:	2300      	movs	r3, #0
 80088e6:	e7d4      	b.n	8008892 <_dtoa_r+0x7ba>
 80088e8:	9b00      	ldr	r3, [sp, #0]
 80088ea:	e7d2      	b.n	8008892 <_dtoa_r+0x7ba>
 80088ec:	2300      	movs	r3, #0
 80088ee:	9307      	str	r3, [sp, #28]
 80088f0:	693b      	ldr	r3, [r7, #16]
 80088f2:	eb07 0383 	add.w	r3, r7, r3, lsl #2
 80088f6:	6918      	ldr	r0, [r3, #16]
 80088f8:	f000 fb17 	bl	8008f2a <__hi0bits>
 80088fc:	f1c0 0020 	rsb	r0, r0, #32
 8008900:	4440      	add	r0, r8
 8008902:	f010 001f 	ands.w	r0, r0, #31
 8008906:	d047      	beq.n	8008998 <_dtoa_r+0x8c0>
 8008908:	f1c0 0320 	rsb	r3, r0, #32
 800890c:	2b04      	cmp	r3, #4
 800890e:	dd3b      	ble.n	8008988 <_dtoa_r+0x8b0>
 8008910:	9b05      	ldr	r3, [sp, #20]
 8008912:	f1c0 001c 	rsb	r0, r0, #28
 8008916:	4403      	add	r3, r0
 8008918:	9305      	str	r3, [sp, #20]
 800891a:	4405      	add	r5, r0
 800891c:	4480      	add	r8, r0
 800891e:	9b05      	ldr	r3, [sp, #20]
 8008920:	2b00      	cmp	r3, #0
 8008922:	dd05      	ble.n	8008930 <_dtoa_r+0x858>
 8008924:	461a      	mov	r2, r3
 8008926:	9904      	ldr	r1, [sp, #16]
 8008928:	4620      	mov	r0, r4
 800892a:	f000 fc39 	bl	80091a0 <__lshift>
 800892e:	9004      	str	r0, [sp, #16]
 8008930:	f1b8 0f00 	cmp.w	r8, #0
 8008934:	dd05      	ble.n	8008942 <_dtoa_r+0x86a>
 8008936:	4639      	mov	r1, r7
 8008938:	4642      	mov	r2, r8
 800893a:	4620      	mov	r0, r4
 800893c:	f000 fc30 	bl	80091a0 <__lshift>
 8008940:	4607      	mov	r7, r0
 8008942:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8008944:	b353      	cbz	r3, 800899c <_dtoa_r+0x8c4>
 8008946:	4639      	mov	r1, r7
 8008948:	9804      	ldr	r0, [sp, #16]
 800894a:	f000 fc7d 	bl	8009248 <__mcmp>
 800894e:	2800      	cmp	r0, #0
 8008950:	da24      	bge.n	800899c <_dtoa_r+0x8c4>
 8008952:	2300      	movs	r3, #0
 8008954:	220a      	movs	r2, #10
 8008956:	9904      	ldr	r1, [sp, #16]
 8008958:	4620      	mov	r0, r4
 800895a:	f000 faab 	bl	8008eb4 <__multadd>
 800895e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008960:	9004      	str	r0, [sp, #16]
 8008962:	f10a 3aff 	add.w	sl, sl, #4294967295
 8008966:	2b00      	cmp	r3, #0
 8008968:	f000 814d 	beq.w	8008c06 <_dtoa_r+0xb2e>
 800896c:	2300      	movs	r3, #0
 800896e:	4631      	mov	r1, r6
 8008970:	220a      	movs	r2, #10
 8008972:	4620      	mov	r0, r4
 8008974:	f000 fa9e 	bl	8008eb4 <__multadd>
 8008978:	9b02      	ldr	r3, [sp, #8]
 800897a:	2b00      	cmp	r3, #0
 800897c:	4606      	mov	r6, r0
 800897e:	dc4f      	bgt.n	8008a20 <_dtoa_r+0x948>
 8008980:	9b06      	ldr	r3, [sp, #24]
 8008982:	2b02      	cmp	r3, #2
 8008984:	dd4c      	ble.n	8008a20 <_dtoa_r+0x948>
 8008986:	e011      	b.n	80089ac <_dtoa_r+0x8d4>
 8008988:	d0c9      	beq.n	800891e <_dtoa_r+0x846>
 800898a:	9a05      	ldr	r2, [sp, #20]
 800898c:	331c      	adds	r3, #28
 800898e:	441a      	add	r2, r3
 8008990:	9205      	str	r2, [sp, #20]
 8008992:	441d      	add	r5, r3
 8008994:	4498      	add	r8, r3
 8008996:	e7c2      	b.n	800891e <_dtoa_r+0x846>
 8008998:	4603      	mov	r3, r0
 800899a:	e7f6      	b.n	800898a <_dtoa_r+0x8b2>
 800899c:	f1b9 0f00 	cmp.w	r9, #0
 80089a0:	dc38      	bgt.n	8008a14 <_dtoa_r+0x93c>
 80089a2:	9b06      	ldr	r3, [sp, #24]
 80089a4:	2b02      	cmp	r3, #2
 80089a6:	dd35      	ble.n	8008a14 <_dtoa_r+0x93c>
 80089a8:	f8cd 9008 	str.w	r9, [sp, #8]
 80089ac:	9b02      	ldr	r3, [sp, #8]
 80089ae:	b963      	cbnz	r3, 80089ca <_dtoa_r+0x8f2>
 80089b0:	4639      	mov	r1, r7
 80089b2:	2205      	movs	r2, #5
 80089b4:	4620      	mov	r0, r4
 80089b6:	f000 fa7d 	bl	8008eb4 <__multadd>
 80089ba:	4601      	mov	r1, r0
 80089bc:	4607      	mov	r7, r0
 80089be:	9804      	ldr	r0, [sp, #16]
 80089c0:	f000 fc42 	bl	8009248 <__mcmp>
 80089c4:	2800      	cmp	r0, #0
 80089c6:	f73f adcc 	bgt.w	8008562 <_dtoa_r+0x48a>
 80089ca:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80089cc:	465d      	mov	r5, fp
 80089ce:	ea6f 0a03 	mvn.w	sl, r3
 80089d2:	f04f 0900 	mov.w	r9, #0
 80089d6:	4639      	mov	r1, r7
 80089d8:	4620      	mov	r0, r4
 80089da:	f000 fa54 	bl	8008e86 <_Bfree>
 80089de:	2e00      	cmp	r6, #0
 80089e0:	f43f aeb7 	beq.w	8008752 <_dtoa_r+0x67a>
 80089e4:	f1b9 0f00 	cmp.w	r9, #0
 80089e8:	d005      	beq.n	80089f6 <_dtoa_r+0x91e>
 80089ea:	45b1      	cmp	r9, r6
 80089ec:	d003      	beq.n	80089f6 <_dtoa_r+0x91e>
 80089ee:	4649      	mov	r1, r9
 80089f0:	4620      	mov	r0, r4
 80089f2:	f000 fa48 	bl	8008e86 <_Bfree>
 80089f6:	4631      	mov	r1, r6
 80089f8:	4620      	mov	r0, r4
 80089fa:	f000 fa44 	bl	8008e86 <_Bfree>
 80089fe:	e6a8      	b.n	8008752 <_dtoa_r+0x67a>
 8008a00:	2700      	movs	r7, #0
 8008a02:	463e      	mov	r6, r7
 8008a04:	e7e1      	b.n	80089ca <_dtoa_r+0x8f2>
 8008a06:	f8dd a020 	ldr.w	sl, [sp, #32]
 8008a0a:	463e      	mov	r6, r7
 8008a0c:	e5a9      	b.n	8008562 <_dtoa_r+0x48a>
 8008a0e:	bf00      	nop
 8008a10:	40240000 	.word	0x40240000
 8008a14:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008a16:	f8cd 9008 	str.w	r9, [sp, #8]
 8008a1a:	2b00      	cmp	r3, #0
 8008a1c:	f000 80fa 	beq.w	8008c14 <_dtoa_r+0xb3c>
 8008a20:	2d00      	cmp	r5, #0
 8008a22:	dd05      	ble.n	8008a30 <_dtoa_r+0x958>
 8008a24:	4631      	mov	r1, r6
 8008a26:	462a      	mov	r2, r5
 8008a28:	4620      	mov	r0, r4
 8008a2a:	f000 fbb9 	bl	80091a0 <__lshift>
 8008a2e:	4606      	mov	r6, r0
 8008a30:	9b07      	ldr	r3, [sp, #28]
 8008a32:	2b00      	cmp	r3, #0
 8008a34:	d04c      	beq.n	8008ad0 <_dtoa_r+0x9f8>
 8008a36:	6871      	ldr	r1, [r6, #4]
 8008a38:	4620      	mov	r0, r4
 8008a3a:	f000 f9f0 	bl	8008e1e <_Balloc>
 8008a3e:	6932      	ldr	r2, [r6, #16]
 8008a40:	3202      	adds	r2, #2
 8008a42:	4605      	mov	r5, r0
 8008a44:	0092      	lsls	r2, r2, #2
 8008a46:	f106 010c 	add.w	r1, r6, #12
 8008a4a:	300c      	adds	r0, #12
 8008a4c:	f000 f9dc 	bl	8008e08 <memcpy>
 8008a50:	2201      	movs	r2, #1
 8008a52:	4629      	mov	r1, r5
 8008a54:	4620      	mov	r0, r4
 8008a56:	f000 fba3 	bl	80091a0 <__lshift>
 8008a5a:	9b00      	ldr	r3, [sp, #0]
 8008a5c:	f8cd b014 	str.w	fp, [sp, #20]
 8008a60:	f003 0301 	and.w	r3, r3, #1
 8008a64:	46b1      	mov	r9, r6
 8008a66:	9307      	str	r3, [sp, #28]
 8008a68:	4606      	mov	r6, r0
 8008a6a:	4639      	mov	r1, r7
 8008a6c:	9804      	ldr	r0, [sp, #16]
 8008a6e:	f7ff faa5 	bl	8007fbc <quorem>
 8008a72:	4649      	mov	r1, r9
 8008a74:	4605      	mov	r5, r0
 8008a76:	f100 0830 	add.w	r8, r0, #48	; 0x30
 8008a7a:	9804      	ldr	r0, [sp, #16]
 8008a7c:	f000 fbe4 	bl	8009248 <__mcmp>
 8008a80:	4632      	mov	r2, r6
 8008a82:	9000      	str	r0, [sp, #0]
 8008a84:	4639      	mov	r1, r7
 8008a86:	4620      	mov	r0, r4
 8008a88:	f000 fbf8 	bl	800927c <__mdiff>
 8008a8c:	68c3      	ldr	r3, [r0, #12]
 8008a8e:	4602      	mov	r2, r0
 8008a90:	bb03      	cbnz	r3, 8008ad4 <_dtoa_r+0x9fc>
 8008a92:	4601      	mov	r1, r0
 8008a94:	9008      	str	r0, [sp, #32]
 8008a96:	9804      	ldr	r0, [sp, #16]
 8008a98:	f000 fbd6 	bl	8009248 <__mcmp>
 8008a9c:	9a08      	ldr	r2, [sp, #32]
 8008a9e:	4603      	mov	r3, r0
 8008aa0:	4611      	mov	r1, r2
 8008aa2:	4620      	mov	r0, r4
 8008aa4:	9308      	str	r3, [sp, #32]
 8008aa6:	f000 f9ee 	bl	8008e86 <_Bfree>
 8008aaa:	9b08      	ldr	r3, [sp, #32]
 8008aac:	b9a3      	cbnz	r3, 8008ad8 <_dtoa_r+0xa00>
 8008aae:	9a06      	ldr	r2, [sp, #24]
 8008ab0:	b992      	cbnz	r2, 8008ad8 <_dtoa_r+0xa00>
 8008ab2:	9a07      	ldr	r2, [sp, #28]
 8008ab4:	b982      	cbnz	r2, 8008ad8 <_dtoa_r+0xa00>
 8008ab6:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 8008aba:	d029      	beq.n	8008b10 <_dtoa_r+0xa38>
 8008abc:	9b00      	ldr	r3, [sp, #0]
 8008abe:	2b00      	cmp	r3, #0
 8008ac0:	dd01      	ble.n	8008ac6 <_dtoa_r+0x9ee>
 8008ac2:	f105 0831 	add.w	r8, r5, #49	; 0x31
 8008ac6:	9b05      	ldr	r3, [sp, #20]
 8008ac8:	1c5d      	adds	r5, r3, #1
 8008aca:	f883 8000 	strb.w	r8, [r3]
 8008ace:	e782      	b.n	80089d6 <_dtoa_r+0x8fe>
 8008ad0:	4630      	mov	r0, r6
 8008ad2:	e7c2      	b.n	8008a5a <_dtoa_r+0x982>
 8008ad4:	2301      	movs	r3, #1
 8008ad6:	e7e3      	b.n	8008aa0 <_dtoa_r+0x9c8>
 8008ad8:	9a00      	ldr	r2, [sp, #0]
 8008ada:	2a00      	cmp	r2, #0
 8008adc:	db04      	blt.n	8008ae8 <_dtoa_r+0xa10>
 8008ade:	d125      	bne.n	8008b2c <_dtoa_r+0xa54>
 8008ae0:	9a06      	ldr	r2, [sp, #24]
 8008ae2:	bb1a      	cbnz	r2, 8008b2c <_dtoa_r+0xa54>
 8008ae4:	9a07      	ldr	r2, [sp, #28]
 8008ae6:	bb0a      	cbnz	r2, 8008b2c <_dtoa_r+0xa54>
 8008ae8:	2b00      	cmp	r3, #0
 8008aea:	ddec      	ble.n	8008ac6 <_dtoa_r+0x9ee>
 8008aec:	2201      	movs	r2, #1
 8008aee:	9904      	ldr	r1, [sp, #16]
 8008af0:	4620      	mov	r0, r4
 8008af2:	f000 fb55 	bl	80091a0 <__lshift>
 8008af6:	4639      	mov	r1, r7
 8008af8:	9004      	str	r0, [sp, #16]
 8008afa:	f000 fba5 	bl	8009248 <__mcmp>
 8008afe:	2800      	cmp	r0, #0
 8008b00:	dc03      	bgt.n	8008b0a <_dtoa_r+0xa32>
 8008b02:	d1e0      	bne.n	8008ac6 <_dtoa_r+0x9ee>
 8008b04:	f018 0f01 	tst.w	r8, #1
 8008b08:	d0dd      	beq.n	8008ac6 <_dtoa_r+0x9ee>
 8008b0a:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 8008b0e:	d1d8      	bne.n	8008ac2 <_dtoa_r+0x9ea>
 8008b10:	9b05      	ldr	r3, [sp, #20]
 8008b12:	9a05      	ldr	r2, [sp, #20]
 8008b14:	1c5d      	adds	r5, r3, #1
 8008b16:	2339      	movs	r3, #57	; 0x39
 8008b18:	7013      	strb	r3, [r2, #0]
 8008b1a:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8008b1e:	2b39      	cmp	r3, #57	; 0x39
 8008b20:	f105 32ff 	add.w	r2, r5, #4294967295
 8008b24:	d04f      	beq.n	8008bc6 <_dtoa_r+0xaee>
 8008b26:	3301      	adds	r3, #1
 8008b28:	7013      	strb	r3, [r2, #0]
 8008b2a:	e754      	b.n	80089d6 <_dtoa_r+0x8fe>
 8008b2c:	9a05      	ldr	r2, [sp, #20]
 8008b2e:	2b00      	cmp	r3, #0
 8008b30:	f102 0501 	add.w	r5, r2, #1
 8008b34:	dd06      	ble.n	8008b44 <_dtoa_r+0xa6c>
 8008b36:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 8008b3a:	d0e9      	beq.n	8008b10 <_dtoa_r+0xa38>
 8008b3c:	f108 0801 	add.w	r8, r8, #1
 8008b40:	9b05      	ldr	r3, [sp, #20]
 8008b42:	e7c2      	b.n	8008aca <_dtoa_r+0x9f2>
 8008b44:	9a02      	ldr	r2, [sp, #8]
 8008b46:	f805 8c01 	strb.w	r8, [r5, #-1]
 8008b4a:	eba5 030b 	sub.w	r3, r5, fp
 8008b4e:	4293      	cmp	r3, r2
 8008b50:	d021      	beq.n	8008b96 <_dtoa_r+0xabe>
 8008b52:	2300      	movs	r3, #0
 8008b54:	220a      	movs	r2, #10
 8008b56:	9904      	ldr	r1, [sp, #16]
 8008b58:	4620      	mov	r0, r4
 8008b5a:	f000 f9ab 	bl	8008eb4 <__multadd>
 8008b5e:	45b1      	cmp	r9, r6
 8008b60:	9004      	str	r0, [sp, #16]
 8008b62:	f04f 0300 	mov.w	r3, #0
 8008b66:	f04f 020a 	mov.w	r2, #10
 8008b6a:	4649      	mov	r1, r9
 8008b6c:	4620      	mov	r0, r4
 8008b6e:	d105      	bne.n	8008b7c <_dtoa_r+0xaa4>
 8008b70:	f000 f9a0 	bl	8008eb4 <__multadd>
 8008b74:	4681      	mov	r9, r0
 8008b76:	4606      	mov	r6, r0
 8008b78:	9505      	str	r5, [sp, #20]
 8008b7a:	e776      	b.n	8008a6a <_dtoa_r+0x992>
 8008b7c:	f000 f99a 	bl	8008eb4 <__multadd>
 8008b80:	4631      	mov	r1, r6
 8008b82:	4681      	mov	r9, r0
 8008b84:	2300      	movs	r3, #0
 8008b86:	220a      	movs	r2, #10
 8008b88:	4620      	mov	r0, r4
 8008b8a:	f000 f993 	bl	8008eb4 <__multadd>
 8008b8e:	4606      	mov	r6, r0
 8008b90:	e7f2      	b.n	8008b78 <_dtoa_r+0xaa0>
 8008b92:	f04f 0900 	mov.w	r9, #0
 8008b96:	2201      	movs	r2, #1
 8008b98:	9904      	ldr	r1, [sp, #16]
 8008b9a:	4620      	mov	r0, r4
 8008b9c:	f000 fb00 	bl	80091a0 <__lshift>
 8008ba0:	4639      	mov	r1, r7
 8008ba2:	9004      	str	r0, [sp, #16]
 8008ba4:	f000 fb50 	bl	8009248 <__mcmp>
 8008ba8:	2800      	cmp	r0, #0
 8008baa:	dcb6      	bgt.n	8008b1a <_dtoa_r+0xa42>
 8008bac:	d102      	bne.n	8008bb4 <_dtoa_r+0xadc>
 8008bae:	f018 0f01 	tst.w	r8, #1
 8008bb2:	d1b2      	bne.n	8008b1a <_dtoa_r+0xa42>
 8008bb4:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8008bb8:	2b30      	cmp	r3, #48	; 0x30
 8008bba:	f105 32ff 	add.w	r2, r5, #4294967295
 8008bbe:	f47f af0a 	bne.w	80089d6 <_dtoa_r+0x8fe>
 8008bc2:	4615      	mov	r5, r2
 8008bc4:	e7f6      	b.n	8008bb4 <_dtoa_r+0xadc>
 8008bc6:	4593      	cmp	fp, r2
 8008bc8:	d105      	bne.n	8008bd6 <_dtoa_r+0xafe>
 8008bca:	2331      	movs	r3, #49	; 0x31
 8008bcc:	f10a 0a01 	add.w	sl, sl, #1
 8008bd0:	f88b 3000 	strb.w	r3, [fp]
 8008bd4:	e6ff      	b.n	80089d6 <_dtoa_r+0x8fe>
 8008bd6:	4615      	mov	r5, r2
 8008bd8:	e79f      	b.n	8008b1a <_dtoa_r+0xa42>
 8008bda:	f8df b064 	ldr.w	fp, [pc, #100]	; 8008c40 <_dtoa_r+0xb68>
 8008bde:	e007      	b.n	8008bf0 <_dtoa_r+0xb18>
 8008be0:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8008be2:	f8df b060 	ldr.w	fp, [pc, #96]	; 8008c44 <_dtoa_r+0xb6c>
 8008be6:	b11b      	cbz	r3, 8008bf0 <_dtoa_r+0xb18>
 8008be8:	f10b 0308 	add.w	r3, fp, #8
 8008bec:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8008bee:	6013      	str	r3, [r2, #0]
 8008bf0:	4658      	mov	r0, fp
 8008bf2:	b017      	add	sp, #92	; 0x5c
 8008bf4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008bf8:	9b06      	ldr	r3, [sp, #24]
 8008bfa:	2b01      	cmp	r3, #1
 8008bfc:	f77f ae35 	ble.w	800886a <_dtoa_r+0x792>
 8008c00:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8008c02:	9307      	str	r3, [sp, #28]
 8008c04:	e649      	b.n	800889a <_dtoa_r+0x7c2>
 8008c06:	9b02      	ldr	r3, [sp, #8]
 8008c08:	2b00      	cmp	r3, #0
 8008c0a:	dc03      	bgt.n	8008c14 <_dtoa_r+0xb3c>
 8008c0c:	9b06      	ldr	r3, [sp, #24]
 8008c0e:	2b02      	cmp	r3, #2
 8008c10:	f73f aecc 	bgt.w	80089ac <_dtoa_r+0x8d4>
 8008c14:	465d      	mov	r5, fp
 8008c16:	4639      	mov	r1, r7
 8008c18:	9804      	ldr	r0, [sp, #16]
 8008c1a:	f7ff f9cf 	bl	8007fbc <quorem>
 8008c1e:	f100 0830 	add.w	r8, r0, #48	; 0x30
 8008c22:	f805 8b01 	strb.w	r8, [r5], #1
 8008c26:	9a02      	ldr	r2, [sp, #8]
 8008c28:	eba5 030b 	sub.w	r3, r5, fp
 8008c2c:	429a      	cmp	r2, r3
 8008c2e:	ddb0      	ble.n	8008b92 <_dtoa_r+0xaba>
 8008c30:	2300      	movs	r3, #0
 8008c32:	220a      	movs	r2, #10
 8008c34:	9904      	ldr	r1, [sp, #16]
 8008c36:	4620      	mov	r0, r4
 8008c38:	f000 f93c 	bl	8008eb4 <__multadd>
 8008c3c:	9004      	str	r0, [sp, #16]
 8008c3e:	e7ea      	b.n	8008c16 <_dtoa_r+0xb3e>
 8008c40:	08009de0 	.word	0x08009de0
 8008c44:	08009e04 	.word	0x08009e04

08008c48 <std>:
 8008c48:	2300      	movs	r3, #0
 8008c4a:	b510      	push	{r4, lr}
 8008c4c:	4604      	mov	r4, r0
 8008c4e:	e9c0 3300 	strd	r3, r3, [r0]
 8008c52:	6083      	str	r3, [r0, #8]
 8008c54:	8181      	strh	r1, [r0, #12]
 8008c56:	6643      	str	r3, [r0, #100]	; 0x64
 8008c58:	81c2      	strh	r2, [r0, #14]
 8008c5a:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8008c5e:	6183      	str	r3, [r0, #24]
 8008c60:	4619      	mov	r1, r3
 8008c62:	2208      	movs	r2, #8
 8008c64:	305c      	adds	r0, #92	; 0x5c
 8008c66:	f7fe fd2d 	bl	80076c4 <memset>
 8008c6a:	4b05      	ldr	r3, [pc, #20]	; (8008c80 <std+0x38>)
 8008c6c:	6263      	str	r3, [r4, #36]	; 0x24
 8008c6e:	4b05      	ldr	r3, [pc, #20]	; (8008c84 <std+0x3c>)
 8008c70:	62a3      	str	r3, [r4, #40]	; 0x28
 8008c72:	4b05      	ldr	r3, [pc, #20]	; (8008c88 <std+0x40>)
 8008c74:	62e3      	str	r3, [r4, #44]	; 0x2c
 8008c76:	4b05      	ldr	r3, [pc, #20]	; (8008c8c <std+0x44>)
 8008c78:	6224      	str	r4, [r4, #32]
 8008c7a:	6323      	str	r3, [r4, #48]	; 0x30
 8008c7c:	bd10      	pop	{r4, pc}
 8008c7e:	bf00      	nop
 8008c80:	080097e1 	.word	0x080097e1
 8008c84:	08009803 	.word	0x08009803
 8008c88:	0800983b 	.word	0x0800983b
 8008c8c:	0800985f 	.word	0x0800985f

08008c90 <_cleanup_r>:
 8008c90:	4901      	ldr	r1, [pc, #4]	; (8008c98 <_cleanup_r+0x8>)
 8008c92:	f000 b885 	b.w	8008da0 <_fwalk_reent>
 8008c96:	bf00      	nop
 8008c98:	08009b39 	.word	0x08009b39

08008c9c <__sfmoreglue>:
 8008c9c:	b570      	push	{r4, r5, r6, lr}
 8008c9e:	1e4a      	subs	r2, r1, #1
 8008ca0:	2568      	movs	r5, #104	; 0x68
 8008ca2:	4355      	muls	r5, r2
 8008ca4:	460e      	mov	r6, r1
 8008ca6:	f105 0174 	add.w	r1, r5, #116	; 0x74
 8008caa:	f000 fbef 	bl	800948c <_malloc_r>
 8008cae:	4604      	mov	r4, r0
 8008cb0:	b140      	cbz	r0, 8008cc4 <__sfmoreglue+0x28>
 8008cb2:	2100      	movs	r1, #0
 8008cb4:	e9c0 1600 	strd	r1, r6, [r0]
 8008cb8:	300c      	adds	r0, #12
 8008cba:	60a0      	str	r0, [r4, #8]
 8008cbc:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8008cc0:	f7fe fd00 	bl	80076c4 <memset>
 8008cc4:	4620      	mov	r0, r4
 8008cc6:	bd70      	pop	{r4, r5, r6, pc}

08008cc8 <__sinit>:
 8008cc8:	6983      	ldr	r3, [r0, #24]
 8008cca:	b510      	push	{r4, lr}
 8008ccc:	4604      	mov	r4, r0
 8008cce:	bb33      	cbnz	r3, 8008d1e <__sinit+0x56>
 8008cd0:	e9c0 3312 	strd	r3, r3, [r0, #72]	; 0x48
 8008cd4:	6503      	str	r3, [r0, #80]	; 0x50
 8008cd6:	4b12      	ldr	r3, [pc, #72]	; (8008d20 <__sinit+0x58>)
 8008cd8:	4a12      	ldr	r2, [pc, #72]	; (8008d24 <__sinit+0x5c>)
 8008cda:	681b      	ldr	r3, [r3, #0]
 8008cdc:	6282      	str	r2, [r0, #40]	; 0x28
 8008cde:	4298      	cmp	r0, r3
 8008ce0:	bf04      	itt	eq
 8008ce2:	2301      	moveq	r3, #1
 8008ce4:	6183      	streq	r3, [r0, #24]
 8008ce6:	f000 f81f 	bl	8008d28 <__sfp>
 8008cea:	6060      	str	r0, [r4, #4]
 8008cec:	4620      	mov	r0, r4
 8008cee:	f000 f81b 	bl	8008d28 <__sfp>
 8008cf2:	60a0      	str	r0, [r4, #8]
 8008cf4:	4620      	mov	r0, r4
 8008cf6:	f000 f817 	bl	8008d28 <__sfp>
 8008cfa:	2200      	movs	r2, #0
 8008cfc:	60e0      	str	r0, [r4, #12]
 8008cfe:	2104      	movs	r1, #4
 8008d00:	6860      	ldr	r0, [r4, #4]
 8008d02:	f7ff ffa1 	bl	8008c48 <std>
 8008d06:	2201      	movs	r2, #1
 8008d08:	2109      	movs	r1, #9
 8008d0a:	68a0      	ldr	r0, [r4, #8]
 8008d0c:	f7ff ff9c 	bl	8008c48 <std>
 8008d10:	2202      	movs	r2, #2
 8008d12:	2112      	movs	r1, #18
 8008d14:	68e0      	ldr	r0, [r4, #12]
 8008d16:	f7ff ff97 	bl	8008c48 <std>
 8008d1a:	2301      	movs	r3, #1
 8008d1c:	61a3      	str	r3, [r4, #24]
 8008d1e:	bd10      	pop	{r4, pc}
 8008d20:	08009dcc 	.word	0x08009dcc
 8008d24:	08008c91 	.word	0x08008c91

08008d28 <__sfp>:
 8008d28:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008d2a:	4b1b      	ldr	r3, [pc, #108]	; (8008d98 <__sfp+0x70>)
 8008d2c:	681e      	ldr	r6, [r3, #0]
 8008d2e:	69b3      	ldr	r3, [r6, #24]
 8008d30:	4607      	mov	r7, r0
 8008d32:	b913      	cbnz	r3, 8008d3a <__sfp+0x12>
 8008d34:	4630      	mov	r0, r6
 8008d36:	f7ff ffc7 	bl	8008cc8 <__sinit>
 8008d3a:	3648      	adds	r6, #72	; 0x48
 8008d3c:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 8008d40:	3b01      	subs	r3, #1
 8008d42:	d503      	bpl.n	8008d4c <__sfp+0x24>
 8008d44:	6833      	ldr	r3, [r6, #0]
 8008d46:	b133      	cbz	r3, 8008d56 <__sfp+0x2e>
 8008d48:	6836      	ldr	r6, [r6, #0]
 8008d4a:	e7f7      	b.n	8008d3c <__sfp+0x14>
 8008d4c:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8008d50:	b16d      	cbz	r5, 8008d6e <__sfp+0x46>
 8008d52:	3468      	adds	r4, #104	; 0x68
 8008d54:	e7f4      	b.n	8008d40 <__sfp+0x18>
 8008d56:	2104      	movs	r1, #4
 8008d58:	4638      	mov	r0, r7
 8008d5a:	f7ff ff9f 	bl	8008c9c <__sfmoreglue>
 8008d5e:	6030      	str	r0, [r6, #0]
 8008d60:	2800      	cmp	r0, #0
 8008d62:	d1f1      	bne.n	8008d48 <__sfp+0x20>
 8008d64:	230c      	movs	r3, #12
 8008d66:	603b      	str	r3, [r7, #0]
 8008d68:	4604      	mov	r4, r0
 8008d6a:	4620      	mov	r0, r4
 8008d6c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8008d6e:	4b0b      	ldr	r3, [pc, #44]	; (8008d9c <__sfp+0x74>)
 8008d70:	6665      	str	r5, [r4, #100]	; 0x64
 8008d72:	e9c4 5500 	strd	r5, r5, [r4]
 8008d76:	60a5      	str	r5, [r4, #8]
 8008d78:	e9c4 3503 	strd	r3, r5, [r4, #12]
 8008d7c:	e9c4 5505 	strd	r5, r5, [r4, #20]
 8008d80:	2208      	movs	r2, #8
 8008d82:	4629      	mov	r1, r5
 8008d84:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8008d88:	f7fe fc9c 	bl	80076c4 <memset>
 8008d8c:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8008d90:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 8008d94:	e7e9      	b.n	8008d6a <__sfp+0x42>
 8008d96:	bf00      	nop
 8008d98:	08009dcc 	.word	0x08009dcc
 8008d9c:	ffff0001 	.word	0xffff0001

08008da0 <_fwalk_reent>:
 8008da0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008da4:	4680      	mov	r8, r0
 8008da6:	4689      	mov	r9, r1
 8008da8:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8008dac:	2600      	movs	r6, #0
 8008dae:	b914      	cbnz	r4, 8008db6 <_fwalk_reent+0x16>
 8008db0:	4630      	mov	r0, r6
 8008db2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8008db6:	e9d4 7501 	ldrd	r7, r5, [r4, #4]
 8008dba:	3f01      	subs	r7, #1
 8008dbc:	d501      	bpl.n	8008dc2 <_fwalk_reent+0x22>
 8008dbe:	6824      	ldr	r4, [r4, #0]
 8008dc0:	e7f5      	b.n	8008dae <_fwalk_reent+0xe>
 8008dc2:	89ab      	ldrh	r3, [r5, #12]
 8008dc4:	2b01      	cmp	r3, #1
 8008dc6:	d907      	bls.n	8008dd8 <_fwalk_reent+0x38>
 8008dc8:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8008dcc:	3301      	adds	r3, #1
 8008dce:	d003      	beq.n	8008dd8 <_fwalk_reent+0x38>
 8008dd0:	4629      	mov	r1, r5
 8008dd2:	4640      	mov	r0, r8
 8008dd4:	47c8      	blx	r9
 8008dd6:	4306      	orrs	r6, r0
 8008dd8:	3568      	adds	r5, #104	; 0x68
 8008dda:	e7ee      	b.n	8008dba <_fwalk_reent+0x1a>

08008ddc <_localeconv_r>:
 8008ddc:	4b04      	ldr	r3, [pc, #16]	; (8008df0 <_localeconv_r+0x14>)
 8008dde:	681b      	ldr	r3, [r3, #0]
 8008de0:	6a18      	ldr	r0, [r3, #32]
 8008de2:	4b04      	ldr	r3, [pc, #16]	; (8008df4 <_localeconv_r+0x18>)
 8008de4:	2800      	cmp	r0, #0
 8008de6:	bf08      	it	eq
 8008de8:	4618      	moveq	r0, r3
 8008dea:	30f0      	adds	r0, #240	; 0xf0
 8008dec:	4770      	bx	lr
 8008dee:	bf00      	nop
 8008df0:	2000000c 	.word	0x2000000c
 8008df4:	20000070 	.word	0x20000070

08008df8 <malloc>:
 8008df8:	4b02      	ldr	r3, [pc, #8]	; (8008e04 <malloc+0xc>)
 8008dfa:	4601      	mov	r1, r0
 8008dfc:	6818      	ldr	r0, [r3, #0]
 8008dfe:	f000 bb45 	b.w	800948c <_malloc_r>
 8008e02:	bf00      	nop
 8008e04:	2000000c 	.word	0x2000000c

08008e08 <memcpy>:
 8008e08:	b510      	push	{r4, lr}
 8008e0a:	1e43      	subs	r3, r0, #1
 8008e0c:	440a      	add	r2, r1
 8008e0e:	4291      	cmp	r1, r2
 8008e10:	d100      	bne.n	8008e14 <memcpy+0xc>
 8008e12:	bd10      	pop	{r4, pc}
 8008e14:	f811 4b01 	ldrb.w	r4, [r1], #1
 8008e18:	f803 4f01 	strb.w	r4, [r3, #1]!
 8008e1c:	e7f7      	b.n	8008e0e <memcpy+0x6>

08008e1e <_Balloc>:
 8008e1e:	b570      	push	{r4, r5, r6, lr}
 8008e20:	6a45      	ldr	r5, [r0, #36]	; 0x24
 8008e22:	4604      	mov	r4, r0
 8008e24:	460e      	mov	r6, r1
 8008e26:	b93d      	cbnz	r5, 8008e38 <_Balloc+0x1a>
 8008e28:	2010      	movs	r0, #16
 8008e2a:	f7ff ffe5 	bl	8008df8 <malloc>
 8008e2e:	6260      	str	r0, [r4, #36]	; 0x24
 8008e30:	e9c0 5501 	strd	r5, r5, [r0, #4]
 8008e34:	6005      	str	r5, [r0, #0]
 8008e36:	60c5      	str	r5, [r0, #12]
 8008e38:	6a65      	ldr	r5, [r4, #36]	; 0x24
 8008e3a:	68eb      	ldr	r3, [r5, #12]
 8008e3c:	b183      	cbz	r3, 8008e60 <_Balloc+0x42>
 8008e3e:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8008e40:	68db      	ldr	r3, [r3, #12]
 8008e42:	f853 0026 	ldr.w	r0, [r3, r6, lsl #2]
 8008e46:	b9b8      	cbnz	r0, 8008e78 <_Balloc+0x5a>
 8008e48:	2101      	movs	r1, #1
 8008e4a:	fa01 f506 	lsl.w	r5, r1, r6
 8008e4e:	1d6a      	adds	r2, r5, #5
 8008e50:	0092      	lsls	r2, r2, #2
 8008e52:	4620      	mov	r0, r4
 8008e54:	f000 fabe 	bl	80093d4 <_calloc_r>
 8008e58:	b160      	cbz	r0, 8008e74 <_Balloc+0x56>
 8008e5a:	e9c0 6501 	strd	r6, r5, [r0, #4]
 8008e5e:	e00e      	b.n	8008e7e <_Balloc+0x60>
 8008e60:	2221      	movs	r2, #33	; 0x21
 8008e62:	2104      	movs	r1, #4
 8008e64:	4620      	mov	r0, r4
 8008e66:	f000 fab5 	bl	80093d4 <_calloc_r>
 8008e6a:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8008e6c:	60e8      	str	r0, [r5, #12]
 8008e6e:	68db      	ldr	r3, [r3, #12]
 8008e70:	2b00      	cmp	r3, #0
 8008e72:	d1e4      	bne.n	8008e3e <_Balloc+0x20>
 8008e74:	2000      	movs	r0, #0
 8008e76:	bd70      	pop	{r4, r5, r6, pc}
 8008e78:	6802      	ldr	r2, [r0, #0]
 8008e7a:	f843 2026 	str.w	r2, [r3, r6, lsl #2]
 8008e7e:	2300      	movs	r3, #0
 8008e80:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8008e84:	e7f7      	b.n	8008e76 <_Balloc+0x58>

08008e86 <_Bfree>:
 8008e86:	b570      	push	{r4, r5, r6, lr}
 8008e88:	6a44      	ldr	r4, [r0, #36]	; 0x24
 8008e8a:	4606      	mov	r6, r0
 8008e8c:	460d      	mov	r5, r1
 8008e8e:	b93c      	cbnz	r4, 8008ea0 <_Bfree+0x1a>
 8008e90:	2010      	movs	r0, #16
 8008e92:	f7ff ffb1 	bl	8008df8 <malloc>
 8008e96:	6270      	str	r0, [r6, #36]	; 0x24
 8008e98:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8008e9c:	6004      	str	r4, [r0, #0]
 8008e9e:	60c4      	str	r4, [r0, #12]
 8008ea0:	b13d      	cbz	r5, 8008eb2 <_Bfree+0x2c>
 8008ea2:	6a73      	ldr	r3, [r6, #36]	; 0x24
 8008ea4:	686a      	ldr	r2, [r5, #4]
 8008ea6:	68db      	ldr	r3, [r3, #12]
 8008ea8:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8008eac:	6029      	str	r1, [r5, #0]
 8008eae:	f843 5022 	str.w	r5, [r3, r2, lsl #2]
 8008eb2:	bd70      	pop	{r4, r5, r6, pc}

08008eb4 <__multadd>:
 8008eb4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008eb8:	690d      	ldr	r5, [r1, #16]
 8008eba:	461f      	mov	r7, r3
 8008ebc:	4606      	mov	r6, r0
 8008ebe:	460c      	mov	r4, r1
 8008ec0:	f101 0c14 	add.w	ip, r1, #20
 8008ec4:	2300      	movs	r3, #0
 8008ec6:	f8dc 0000 	ldr.w	r0, [ip]
 8008eca:	b281      	uxth	r1, r0
 8008ecc:	fb02 7101 	mla	r1, r2, r1, r7
 8008ed0:	0c0f      	lsrs	r7, r1, #16
 8008ed2:	0c00      	lsrs	r0, r0, #16
 8008ed4:	fb02 7000 	mla	r0, r2, r0, r7
 8008ed8:	b289      	uxth	r1, r1
 8008eda:	3301      	adds	r3, #1
 8008edc:	eb01 4100 	add.w	r1, r1, r0, lsl #16
 8008ee0:	429d      	cmp	r5, r3
 8008ee2:	ea4f 4710 	mov.w	r7, r0, lsr #16
 8008ee6:	f84c 1b04 	str.w	r1, [ip], #4
 8008eea:	dcec      	bgt.n	8008ec6 <__multadd+0x12>
 8008eec:	b1d7      	cbz	r7, 8008f24 <__multadd+0x70>
 8008eee:	68a3      	ldr	r3, [r4, #8]
 8008ef0:	42ab      	cmp	r3, r5
 8008ef2:	dc12      	bgt.n	8008f1a <__multadd+0x66>
 8008ef4:	6861      	ldr	r1, [r4, #4]
 8008ef6:	4630      	mov	r0, r6
 8008ef8:	3101      	adds	r1, #1
 8008efa:	f7ff ff90 	bl	8008e1e <_Balloc>
 8008efe:	6922      	ldr	r2, [r4, #16]
 8008f00:	3202      	adds	r2, #2
 8008f02:	f104 010c 	add.w	r1, r4, #12
 8008f06:	4680      	mov	r8, r0
 8008f08:	0092      	lsls	r2, r2, #2
 8008f0a:	300c      	adds	r0, #12
 8008f0c:	f7ff ff7c 	bl	8008e08 <memcpy>
 8008f10:	4621      	mov	r1, r4
 8008f12:	4630      	mov	r0, r6
 8008f14:	f7ff ffb7 	bl	8008e86 <_Bfree>
 8008f18:	4644      	mov	r4, r8
 8008f1a:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8008f1e:	3501      	adds	r5, #1
 8008f20:	615f      	str	r7, [r3, #20]
 8008f22:	6125      	str	r5, [r4, #16]
 8008f24:	4620      	mov	r0, r4
 8008f26:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

08008f2a <__hi0bits>:
 8008f2a:	0c02      	lsrs	r2, r0, #16
 8008f2c:	0412      	lsls	r2, r2, #16
 8008f2e:	4603      	mov	r3, r0
 8008f30:	b9b2      	cbnz	r2, 8008f60 <__hi0bits+0x36>
 8008f32:	0403      	lsls	r3, r0, #16
 8008f34:	2010      	movs	r0, #16
 8008f36:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
 8008f3a:	bf04      	itt	eq
 8008f3c:	021b      	lsleq	r3, r3, #8
 8008f3e:	3008      	addeq	r0, #8
 8008f40:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
 8008f44:	bf04      	itt	eq
 8008f46:	011b      	lsleq	r3, r3, #4
 8008f48:	3004      	addeq	r0, #4
 8008f4a:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
 8008f4e:	bf04      	itt	eq
 8008f50:	009b      	lsleq	r3, r3, #2
 8008f52:	3002      	addeq	r0, #2
 8008f54:	2b00      	cmp	r3, #0
 8008f56:	db06      	blt.n	8008f66 <__hi0bits+0x3c>
 8008f58:	005b      	lsls	r3, r3, #1
 8008f5a:	d503      	bpl.n	8008f64 <__hi0bits+0x3a>
 8008f5c:	3001      	adds	r0, #1
 8008f5e:	4770      	bx	lr
 8008f60:	2000      	movs	r0, #0
 8008f62:	e7e8      	b.n	8008f36 <__hi0bits+0xc>
 8008f64:	2020      	movs	r0, #32
 8008f66:	4770      	bx	lr

08008f68 <__lo0bits>:
 8008f68:	6803      	ldr	r3, [r0, #0]
 8008f6a:	f013 0207 	ands.w	r2, r3, #7
 8008f6e:	4601      	mov	r1, r0
 8008f70:	d00b      	beq.n	8008f8a <__lo0bits+0x22>
 8008f72:	07da      	lsls	r2, r3, #31
 8008f74:	d423      	bmi.n	8008fbe <__lo0bits+0x56>
 8008f76:	0798      	lsls	r0, r3, #30
 8008f78:	bf49      	itett	mi
 8008f7a:	085b      	lsrmi	r3, r3, #1
 8008f7c:	089b      	lsrpl	r3, r3, #2
 8008f7e:	2001      	movmi	r0, #1
 8008f80:	600b      	strmi	r3, [r1, #0]
 8008f82:	bf5c      	itt	pl
 8008f84:	600b      	strpl	r3, [r1, #0]
 8008f86:	2002      	movpl	r0, #2
 8008f88:	4770      	bx	lr
 8008f8a:	b298      	uxth	r0, r3
 8008f8c:	b9a8      	cbnz	r0, 8008fba <__lo0bits+0x52>
 8008f8e:	0c1b      	lsrs	r3, r3, #16
 8008f90:	2010      	movs	r0, #16
 8008f92:	f013 0fff 	tst.w	r3, #255	; 0xff
 8008f96:	bf04      	itt	eq
 8008f98:	0a1b      	lsreq	r3, r3, #8
 8008f9a:	3008      	addeq	r0, #8
 8008f9c:	071a      	lsls	r2, r3, #28
 8008f9e:	bf04      	itt	eq
 8008fa0:	091b      	lsreq	r3, r3, #4
 8008fa2:	3004      	addeq	r0, #4
 8008fa4:	079a      	lsls	r2, r3, #30
 8008fa6:	bf04      	itt	eq
 8008fa8:	089b      	lsreq	r3, r3, #2
 8008faa:	3002      	addeq	r0, #2
 8008fac:	07da      	lsls	r2, r3, #31
 8008fae:	d402      	bmi.n	8008fb6 <__lo0bits+0x4e>
 8008fb0:	085b      	lsrs	r3, r3, #1
 8008fb2:	d006      	beq.n	8008fc2 <__lo0bits+0x5a>
 8008fb4:	3001      	adds	r0, #1
 8008fb6:	600b      	str	r3, [r1, #0]
 8008fb8:	4770      	bx	lr
 8008fba:	4610      	mov	r0, r2
 8008fbc:	e7e9      	b.n	8008f92 <__lo0bits+0x2a>
 8008fbe:	2000      	movs	r0, #0
 8008fc0:	4770      	bx	lr
 8008fc2:	2020      	movs	r0, #32
 8008fc4:	4770      	bx	lr

08008fc6 <__i2b>:
 8008fc6:	b510      	push	{r4, lr}
 8008fc8:	460c      	mov	r4, r1
 8008fca:	2101      	movs	r1, #1
 8008fcc:	f7ff ff27 	bl	8008e1e <_Balloc>
 8008fd0:	2201      	movs	r2, #1
 8008fd2:	6144      	str	r4, [r0, #20]
 8008fd4:	6102      	str	r2, [r0, #16]
 8008fd6:	bd10      	pop	{r4, pc}

08008fd8 <__multiply>:
 8008fd8:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008fdc:	4614      	mov	r4, r2
 8008fde:	690a      	ldr	r2, [r1, #16]
 8008fe0:	6923      	ldr	r3, [r4, #16]
 8008fe2:	429a      	cmp	r2, r3
 8008fe4:	bfb8      	it	lt
 8008fe6:	460b      	movlt	r3, r1
 8008fe8:	4688      	mov	r8, r1
 8008fea:	bfbc      	itt	lt
 8008fec:	46a0      	movlt	r8, r4
 8008fee:	461c      	movlt	r4, r3
 8008ff0:	f8d8 7010 	ldr.w	r7, [r8, #16]
 8008ff4:	f8d4 9010 	ldr.w	r9, [r4, #16]
 8008ff8:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8008ffc:	f8d8 1004 	ldr.w	r1, [r8, #4]
 8009000:	eb07 0609 	add.w	r6, r7, r9
 8009004:	42b3      	cmp	r3, r6
 8009006:	bfb8      	it	lt
 8009008:	3101      	addlt	r1, #1
 800900a:	f7ff ff08 	bl	8008e1e <_Balloc>
 800900e:	f100 0514 	add.w	r5, r0, #20
 8009012:	eb05 0e86 	add.w	lr, r5, r6, lsl #2
 8009016:	462b      	mov	r3, r5
 8009018:	2200      	movs	r2, #0
 800901a:	4573      	cmp	r3, lr
 800901c:	d316      	bcc.n	800904c <__multiply+0x74>
 800901e:	f104 0214 	add.w	r2, r4, #20
 8009022:	f108 0114 	add.w	r1, r8, #20
 8009026:	eb02 0389 	add.w	r3, r2, r9, lsl #2
 800902a:	eb01 0787 	add.w	r7, r1, r7, lsl #2
 800902e:	9300      	str	r3, [sp, #0]
 8009030:	9b00      	ldr	r3, [sp, #0]
 8009032:	9201      	str	r2, [sp, #4]
 8009034:	4293      	cmp	r3, r2
 8009036:	d80c      	bhi.n	8009052 <__multiply+0x7a>
 8009038:	2e00      	cmp	r6, #0
 800903a:	dd03      	ble.n	8009044 <__multiply+0x6c>
 800903c:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 8009040:	2b00      	cmp	r3, #0
 8009042:	d05d      	beq.n	8009100 <__multiply+0x128>
 8009044:	6106      	str	r6, [r0, #16]
 8009046:	b003      	add	sp, #12
 8009048:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800904c:	f843 2b04 	str.w	r2, [r3], #4
 8009050:	e7e3      	b.n	800901a <__multiply+0x42>
 8009052:	f8b2 b000 	ldrh.w	fp, [r2]
 8009056:	f1bb 0f00 	cmp.w	fp, #0
 800905a:	d023      	beq.n	80090a4 <__multiply+0xcc>
 800905c:	4689      	mov	r9, r1
 800905e:	46ac      	mov	ip, r5
 8009060:	f04f 0800 	mov.w	r8, #0
 8009064:	f859 4b04 	ldr.w	r4, [r9], #4
 8009068:	f8dc a000 	ldr.w	sl, [ip]
 800906c:	b2a3      	uxth	r3, r4
 800906e:	fa1f fa8a 	uxth.w	sl, sl
 8009072:	fb0b a303 	mla	r3, fp, r3, sl
 8009076:	ea4f 4a14 	mov.w	sl, r4, lsr #16
 800907a:	f8dc 4000 	ldr.w	r4, [ip]
 800907e:	4443      	add	r3, r8
 8009080:	ea4f 4814 	mov.w	r8, r4, lsr #16
 8009084:	fb0b 840a 	mla	r4, fp, sl, r8
 8009088:	eb04 4413 	add.w	r4, r4, r3, lsr #16
 800908c:	46e2      	mov	sl, ip
 800908e:	b29b      	uxth	r3, r3
 8009090:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8009094:	454f      	cmp	r7, r9
 8009096:	ea4f 4814 	mov.w	r8, r4, lsr #16
 800909a:	f84a 3b04 	str.w	r3, [sl], #4
 800909e:	d82b      	bhi.n	80090f8 <__multiply+0x120>
 80090a0:	f8cc 8004 	str.w	r8, [ip, #4]
 80090a4:	9b01      	ldr	r3, [sp, #4]
 80090a6:	f8b3 a002 	ldrh.w	sl, [r3, #2]
 80090aa:	3204      	adds	r2, #4
 80090ac:	f1ba 0f00 	cmp.w	sl, #0
 80090b0:	d020      	beq.n	80090f4 <__multiply+0x11c>
 80090b2:	682b      	ldr	r3, [r5, #0]
 80090b4:	4689      	mov	r9, r1
 80090b6:	46a8      	mov	r8, r5
 80090b8:	f04f 0b00 	mov.w	fp, #0
 80090bc:	f8b9 c000 	ldrh.w	ip, [r9]
 80090c0:	f8b8 4002 	ldrh.w	r4, [r8, #2]
 80090c4:	fb0a 440c 	mla	r4, sl, ip, r4
 80090c8:	445c      	add	r4, fp
 80090ca:	46c4      	mov	ip, r8
 80090cc:	b29b      	uxth	r3, r3
 80090ce:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 80090d2:	f84c 3b04 	str.w	r3, [ip], #4
 80090d6:	f859 3b04 	ldr.w	r3, [r9], #4
 80090da:	f8b8 b004 	ldrh.w	fp, [r8, #4]
 80090de:	0c1b      	lsrs	r3, r3, #16
 80090e0:	fb0a b303 	mla	r3, sl, r3, fp
 80090e4:	eb03 4314 	add.w	r3, r3, r4, lsr #16
 80090e8:	454f      	cmp	r7, r9
 80090ea:	ea4f 4b13 	mov.w	fp, r3, lsr #16
 80090ee:	d805      	bhi.n	80090fc <__multiply+0x124>
 80090f0:	f8c8 3004 	str.w	r3, [r8, #4]
 80090f4:	3504      	adds	r5, #4
 80090f6:	e79b      	b.n	8009030 <__multiply+0x58>
 80090f8:	46d4      	mov	ip, sl
 80090fa:	e7b3      	b.n	8009064 <__multiply+0x8c>
 80090fc:	46e0      	mov	r8, ip
 80090fe:	e7dd      	b.n	80090bc <__multiply+0xe4>
 8009100:	3e01      	subs	r6, #1
 8009102:	e799      	b.n	8009038 <__multiply+0x60>

08009104 <__pow5mult>:
 8009104:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8009108:	4615      	mov	r5, r2
 800910a:	f012 0203 	ands.w	r2, r2, #3
 800910e:	4606      	mov	r6, r0
 8009110:	460f      	mov	r7, r1
 8009112:	d007      	beq.n	8009124 <__pow5mult+0x20>
 8009114:	3a01      	subs	r2, #1
 8009116:	4c21      	ldr	r4, [pc, #132]	; (800919c <__pow5mult+0x98>)
 8009118:	2300      	movs	r3, #0
 800911a:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800911e:	f7ff fec9 	bl	8008eb4 <__multadd>
 8009122:	4607      	mov	r7, r0
 8009124:	10ad      	asrs	r5, r5, #2
 8009126:	d035      	beq.n	8009194 <__pow5mult+0x90>
 8009128:	6a74      	ldr	r4, [r6, #36]	; 0x24
 800912a:	b93c      	cbnz	r4, 800913c <__pow5mult+0x38>
 800912c:	2010      	movs	r0, #16
 800912e:	f7ff fe63 	bl	8008df8 <malloc>
 8009132:	6270      	str	r0, [r6, #36]	; 0x24
 8009134:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8009138:	6004      	str	r4, [r0, #0]
 800913a:	60c4      	str	r4, [r0, #12]
 800913c:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 8009140:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8009144:	b94c      	cbnz	r4, 800915a <__pow5mult+0x56>
 8009146:	f240 2171 	movw	r1, #625	; 0x271
 800914a:	4630      	mov	r0, r6
 800914c:	f7ff ff3b 	bl	8008fc6 <__i2b>
 8009150:	2300      	movs	r3, #0
 8009152:	f8c8 0008 	str.w	r0, [r8, #8]
 8009156:	4604      	mov	r4, r0
 8009158:	6003      	str	r3, [r0, #0]
 800915a:	f04f 0800 	mov.w	r8, #0
 800915e:	07eb      	lsls	r3, r5, #31
 8009160:	d50a      	bpl.n	8009178 <__pow5mult+0x74>
 8009162:	4639      	mov	r1, r7
 8009164:	4622      	mov	r2, r4
 8009166:	4630      	mov	r0, r6
 8009168:	f7ff ff36 	bl	8008fd8 <__multiply>
 800916c:	4639      	mov	r1, r7
 800916e:	4681      	mov	r9, r0
 8009170:	4630      	mov	r0, r6
 8009172:	f7ff fe88 	bl	8008e86 <_Bfree>
 8009176:	464f      	mov	r7, r9
 8009178:	106d      	asrs	r5, r5, #1
 800917a:	d00b      	beq.n	8009194 <__pow5mult+0x90>
 800917c:	6820      	ldr	r0, [r4, #0]
 800917e:	b938      	cbnz	r0, 8009190 <__pow5mult+0x8c>
 8009180:	4622      	mov	r2, r4
 8009182:	4621      	mov	r1, r4
 8009184:	4630      	mov	r0, r6
 8009186:	f7ff ff27 	bl	8008fd8 <__multiply>
 800918a:	6020      	str	r0, [r4, #0]
 800918c:	f8c0 8000 	str.w	r8, [r0]
 8009190:	4604      	mov	r4, r0
 8009192:	e7e4      	b.n	800915e <__pow5mult+0x5a>
 8009194:	4638      	mov	r0, r7
 8009196:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800919a:	bf00      	nop
 800919c:	08009f68 	.word	0x08009f68

080091a0 <__lshift>:
 80091a0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80091a4:	460c      	mov	r4, r1
 80091a6:	ea4f 1a62 	mov.w	sl, r2, asr #5
 80091aa:	6923      	ldr	r3, [r4, #16]
 80091ac:	6849      	ldr	r1, [r1, #4]
 80091ae:	eb0a 0903 	add.w	r9, sl, r3
 80091b2:	68a3      	ldr	r3, [r4, #8]
 80091b4:	4607      	mov	r7, r0
 80091b6:	4616      	mov	r6, r2
 80091b8:	f109 0501 	add.w	r5, r9, #1
 80091bc:	42ab      	cmp	r3, r5
 80091be:	db32      	blt.n	8009226 <__lshift+0x86>
 80091c0:	4638      	mov	r0, r7
 80091c2:	f7ff fe2c 	bl	8008e1e <_Balloc>
 80091c6:	2300      	movs	r3, #0
 80091c8:	4680      	mov	r8, r0
 80091ca:	f100 0114 	add.w	r1, r0, #20
 80091ce:	461a      	mov	r2, r3
 80091d0:	4553      	cmp	r3, sl
 80091d2:	db2b      	blt.n	800922c <__lshift+0x8c>
 80091d4:	6920      	ldr	r0, [r4, #16]
 80091d6:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 80091da:	f104 0314 	add.w	r3, r4, #20
 80091de:	f016 021f 	ands.w	r2, r6, #31
 80091e2:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 80091e6:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 80091ea:	d025      	beq.n	8009238 <__lshift+0x98>
 80091ec:	f1c2 0e20 	rsb	lr, r2, #32
 80091f0:	2000      	movs	r0, #0
 80091f2:	681e      	ldr	r6, [r3, #0]
 80091f4:	468a      	mov	sl, r1
 80091f6:	4096      	lsls	r6, r2
 80091f8:	4330      	orrs	r0, r6
 80091fa:	f84a 0b04 	str.w	r0, [sl], #4
 80091fe:	f853 0b04 	ldr.w	r0, [r3], #4
 8009202:	459c      	cmp	ip, r3
 8009204:	fa20 f00e 	lsr.w	r0, r0, lr
 8009208:	d814      	bhi.n	8009234 <__lshift+0x94>
 800920a:	6048      	str	r0, [r1, #4]
 800920c:	b108      	cbz	r0, 8009212 <__lshift+0x72>
 800920e:	f109 0502 	add.w	r5, r9, #2
 8009212:	3d01      	subs	r5, #1
 8009214:	4638      	mov	r0, r7
 8009216:	f8c8 5010 	str.w	r5, [r8, #16]
 800921a:	4621      	mov	r1, r4
 800921c:	f7ff fe33 	bl	8008e86 <_Bfree>
 8009220:	4640      	mov	r0, r8
 8009222:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009226:	3101      	adds	r1, #1
 8009228:	005b      	lsls	r3, r3, #1
 800922a:	e7c7      	b.n	80091bc <__lshift+0x1c>
 800922c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
 8009230:	3301      	adds	r3, #1
 8009232:	e7cd      	b.n	80091d0 <__lshift+0x30>
 8009234:	4651      	mov	r1, sl
 8009236:	e7dc      	b.n	80091f2 <__lshift+0x52>
 8009238:	3904      	subs	r1, #4
 800923a:	f853 2b04 	ldr.w	r2, [r3], #4
 800923e:	f841 2f04 	str.w	r2, [r1, #4]!
 8009242:	459c      	cmp	ip, r3
 8009244:	d8f9      	bhi.n	800923a <__lshift+0x9a>
 8009246:	e7e4      	b.n	8009212 <__lshift+0x72>

08009248 <__mcmp>:
 8009248:	6903      	ldr	r3, [r0, #16]
 800924a:	690a      	ldr	r2, [r1, #16]
 800924c:	1a9b      	subs	r3, r3, r2
 800924e:	b530      	push	{r4, r5, lr}
 8009250:	d10c      	bne.n	800926c <__mcmp+0x24>
 8009252:	0092      	lsls	r2, r2, #2
 8009254:	3014      	adds	r0, #20
 8009256:	3114      	adds	r1, #20
 8009258:	1884      	adds	r4, r0, r2
 800925a:	4411      	add	r1, r2
 800925c:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 8009260:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 8009264:	4295      	cmp	r5, r2
 8009266:	d003      	beq.n	8009270 <__mcmp+0x28>
 8009268:	d305      	bcc.n	8009276 <__mcmp+0x2e>
 800926a:	2301      	movs	r3, #1
 800926c:	4618      	mov	r0, r3
 800926e:	bd30      	pop	{r4, r5, pc}
 8009270:	42a0      	cmp	r0, r4
 8009272:	d3f3      	bcc.n	800925c <__mcmp+0x14>
 8009274:	e7fa      	b.n	800926c <__mcmp+0x24>
 8009276:	f04f 33ff 	mov.w	r3, #4294967295
 800927a:	e7f7      	b.n	800926c <__mcmp+0x24>

0800927c <__mdiff>:
 800927c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009280:	460d      	mov	r5, r1
 8009282:	4607      	mov	r7, r0
 8009284:	4611      	mov	r1, r2
 8009286:	4628      	mov	r0, r5
 8009288:	4614      	mov	r4, r2
 800928a:	f7ff ffdd 	bl	8009248 <__mcmp>
 800928e:	1e06      	subs	r6, r0, #0
 8009290:	d108      	bne.n	80092a4 <__mdiff+0x28>
 8009292:	4631      	mov	r1, r6
 8009294:	4638      	mov	r0, r7
 8009296:	f7ff fdc2 	bl	8008e1e <_Balloc>
 800929a:	2301      	movs	r3, #1
 800929c:	e9c0 3604 	strd	r3, r6, [r0, #16]
 80092a0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80092a4:	bfa4      	itt	ge
 80092a6:	4623      	movge	r3, r4
 80092a8:	462c      	movge	r4, r5
 80092aa:	4638      	mov	r0, r7
 80092ac:	6861      	ldr	r1, [r4, #4]
 80092ae:	bfa6      	itte	ge
 80092b0:	461d      	movge	r5, r3
 80092b2:	2600      	movge	r6, #0
 80092b4:	2601      	movlt	r6, #1
 80092b6:	f7ff fdb2 	bl	8008e1e <_Balloc>
 80092ba:	692b      	ldr	r3, [r5, #16]
 80092bc:	60c6      	str	r6, [r0, #12]
 80092be:	6926      	ldr	r6, [r4, #16]
 80092c0:	f105 0914 	add.w	r9, r5, #20
 80092c4:	f104 0214 	add.w	r2, r4, #20
 80092c8:	eb02 0786 	add.w	r7, r2, r6, lsl #2
 80092cc:	eb09 0883 	add.w	r8, r9, r3, lsl #2
 80092d0:	f100 0514 	add.w	r5, r0, #20
 80092d4:	f04f 0e00 	mov.w	lr, #0
 80092d8:	f852 ab04 	ldr.w	sl, [r2], #4
 80092dc:	f859 4b04 	ldr.w	r4, [r9], #4
 80092e0:	fa1e f18a 	uxtah	r1, lr, sl
 80092e4:	b2a3      	uxth	r3, r4
 80092e6:	1ac9      	subs	r1, r1, r3
 80092e8:	0c23      	lsrs	r3, r4, #16
 80092ea:	ebc3 431a 	rsb	r3, r3, sl, lsr #16
 80092ee:	eb03 4321 	add.w	r3, r3, r1, asr #16
 80092f2:	b289      	uxth	r1, r1
 80092f4:	ea4f 4e23 	mov.w	lr, r3, asr #16
 80092f8:	45c8      	cmp	r8, r9
 80092fa:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 80092fe:	4694      	mov	ip, r2
 8009300:	f845 3b04 	str.w	r3, [r5], #4
 8009304:	d8e8      	bhi.n	80092d8 <__mdiff+0x5c>
 8009306:	45bc      	cmp	ip, r7
 8009308:	d304      	bcc.n	8009314 <__mdiff+0x98>
 800930a:	f855 3d04 	ldr.w	r3, [r5, #-4]!
 800930e:	b183      	cbz	r3, 8009332 <__mdiff+0xb6>
 8009310:	6106      	str	r6, [r0, #16]
 8009312:	e7c5      	b.n	80092a0 <__mdiff+0x24>
 8009314:	f85c 1b04 	ldr.w	r1, [ip], #4
 8009318:	fa1e f381 	uxtah	r3, lr, r1
 800931c:	141a      	asrs	r2, r3, #16
 800931e:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 8009322:	b29b      	uxth	r3, r3
 8009324:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8009328:	ea4f 4e22 	mov.w	lr, r2, asr #16
 800932c:	f845 3b04 	str.w	r3, [r5], #4
 8009330:	e7e9      	b.n	8009306 <__mdiff+0x8a>
 8009332:	3e01      	subs	r6, #1
 8009334:	e7e9      	b.n	800930a <__mdiff+0x8e>

08009336 <__d2b>:
 8009336:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800933a:	460e      	mov	r6, r1
 800933c:	2101      	movs	r1, #1
 800933e:	ec59 8b10 	vmov	r8, r9, d0
 8009342:	4615      	mov	r5, r2
 8009344:	f7ff fd6b 	bl	8008e1e <_Balloc>
 8009348:	f3c9 540a 	ubfx	r4, r9, #20, #11
 800934c:	4607      	mov	r7, r0
 800934e:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8009352:	bb34      	cbnz	r4, 80093a2 <__d2b+0x6c>
 8009354:	9301      	str	r3, [sp, #4]
 8009356:	f1b8 0300 	subs.w	r3, r8, #0
 800935a:	d027      	beq.n	80093ac <__d2b+0x76>
 800935c:	a802      	add	r0, sp, #8
 800935e:	f840 3d08 	str.w	r3, [r0, #-8]!
 8009362:	f7ff fe01 	bl	8008f68 <__lo0bits>
 8009366:	9900      	ldr	r1, [sp, #0]
 8009368:	b1f0      	cbz	r0, 80093a8 <__d2b+0x72>
 800936a:	9a01      	ldr	r2, [sp, #4]
 800936c:	f1c0 0320 	rsb	r3, r0, #32
 8009370:	fa02 f303 	lsl.w	r3, r2, r3
 8009374:	430b      	orrs	r3, r1
 8009376:	40c2      	lsrs	r2, r0
 8009378:	617b      	str	r3, [r7, #20]
 800937a:	9201      	str	r2, [sp, #4]
 800937c:	9b01      	ldr	r3, [sp, #4]
 800937e:	61bb      	str	r3, [r7, #24]
 8009380:	2b00      	cmp	r3, #0
 8009382:	bf14      	ite	ne
 8009384:	2102      	movne	r1, #2
 8009386:	2101      	moveq	r1, #1
 8009388:	6139      	str	r1, [r7, #16]
 800938a:	b1c4      	cbz	r4, 80093be <__d2b+0x88>
 800938c:	f2a4 4433 	subw	r4, r4, #1075	; 0x433
 8009390:	4404      	add	r4, r0
 8009392:	6034      	str	r4, [r6, #0]
 8009394:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 8009398:	6028      	str	r0, [r5, #0]
 800939a:	4638      	mov	r0, r7
 800939c:	b003      	add	sp, #12
 800939e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80093a2:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80093a6:	e7d5      	b.n	8009354 <__d2b+0x1e>
 80093a8:	6179      	str	r1, [r7, #20]
 80093aa:	e7e7      	b.n	800937c <__d2b+0x46>
 80093ac:	a801      	add	r0, sp, #4
 80093ae:	f7ff fddb 	bl	8008f68 <__lo0bits>
 80093b2:	9b01      	ldr	r3, [sp, #4]
 80093b4:	617b      	str	r3, [r7, #20]
 80093b6:	2101      	movs	r1, #1
 80093b8:	6139      	str	r1, [r7, #16]
 80093ba:	3020      	adds	r0, #32
 80093bc:	e7e5      	b.n	800938a <__d2b+0x54>
 80093be:	eb07 0381 	add.w	r3, r7, r1, lsl #2
 80093c2:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 80093c6:	6030      	str	r0, [r6, #0]
 80093c8:	6918      	ldr	r0, [r3, #16]
 80093ca:	f7ff fdae 	bl	8008f2a <__hi0bits>
 80093ce:	ebc0 1041 	rsb	r0, r0, r1, lsl #5
 80093d2:	e7e1      	b.n	8009398 <__d2b+0x62>

080093d4 <_calloc_r>:
 80093d4:	b538      	push	{r3, r4, r5, lr}
 80093d6:	fb02 f401 	mul.w	r4, r2, r1
 80093da:	4621      	mov	r1, r4
 80093dc:	f000 f856 	bl	800948c <_malloc_r>
 80093e0:	4605      	mov	r5, r0
 80093e2:	b118      	cbz	r0, 80093ec <_calloc_r+0x18>
 80093e4:	4622      	mov	r2, r4
 80093e6:	2100      	movs	r1, #0
 80093e8:	f7fe f96c 	bl	80076c4 <memset>
 80093ec:	4628      	mov	r0, r5
 80093ee:	bd38      	pop	{r3, r4, r5, pc}

080093f0 <_free_r>:
 80093f0:	b538      	push	{r3, r4, r5, lr}
 80093f2:	4605      	mov	r5, r0
 80093f4:	2900      	cmp	r1, #0
 80093f6:	d045      	beq.n	8009484 <_free_r+0x94>
 80093f8:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80093fc:	1f0c      	subs	r4, r1, #4
 80093fe:	2b00      	cmp	r3, #0
 8009400:	bfb8      	it	lt
 8009402:	18e4      	addlt	r4, r4, r3
 8009404:	f000 fc4a 	bl	8009c9c <__malloc_lock>
 8009408:	4a1f      	ldr	r2, [pc, #124]	; (8009488 <_free_r+0x98>)
 800940a:	6813      	ldr	r3, [r2, #0]
 800940c:	4610      	mov	r0, r2
 800940e:	b933      	cbnz	r3, 800941e <_free_r+0x2e>
 8009410:	6063      	str	r3, [r4, #4]
 8009412:	6014      	str	r4, [r2, #0]
 8009414:	4628      	mov	r0, r5
 8009416:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800941a:	f000 bc40 	b.w	8009c9e <__malloc_unlock>
 800941e:	42a3      	cmp	r3, r4
 8009420:	d90c      	bls.n	800943c <_free_r+0x4c>
 8009422:	6821      	ldr	r1, [r4, #0]
 8009424:	1862      	adds	r2, r4, r1
 8009426:	4293      	cmp	r3, r2
 8009428:	bf04      	itt	eq
 800942a:	681a      	ldreq	r2, [r3, #0]
 800942c:	685b      	ldreq	r3, [r3, #4]
 800942e:	6063      	str	r3, [r4, #4]
 8009430:	bf04      	itt	eq
 8009432:	1852      	addeq	r2, r2, r1
 8009434:	6022      	streq	r2, [r4, #0]
 8009436:	6004      	str	r4, [r0, #0]
 8009438:	e7ec      	b.n	8009414 <_free_r+0x24>
 800943a:	4613      	mov	r3, r2
 800943c:	685a      	ldr	r2, [r3, #4]
 800943e:	b10a      	cbz	r2, 8009444 <_free_r+0x54>
 8009440:	42a2      	cmp	r2, r4
 8009442:	d9fa      	bls.n	800943a <_free_r+0x4a>
 8009444:	6819      	ldr	r1, [r3, #0]
 8009446:	1858      	adds	r0, r3, r1
 8009448:	42a0      	cmp	r0, r4
 800944a:	d10b      	bne.n	8009464 <_free_r+0x74>
 800944c:	6820      	ldr	r0, [r4, #0]
 800944e:	4401      	add	r1, r0
 8009450:	1858      	adds	r0, r3, r1
 8009452:	4282      	cmp	r2, r0
 8009454:	6019      	str	r1, [r3, #0]
 8009456:	d1dd      	bne.n	8009414 <_free_r+0x24>
 8009458:	6810      	ldr	r0, [r2, #0]
 800945a:	6852      	ldr	r2, [r2, #4]
 800945c:	605a      	str	r2, [r3, #4]
 800945e:	4401      	add	r1, r0
 8009460:	6019      	str	r1, [r3, #0]
 8009462:	e7d7      	b.n	8009414 <_free_r+0x24>
 8009464:	d902      	bls.n	800946c <_free_r+0x7c>
 8009466:	230c      	movs	r3, #12
 8009468:	602b      	str	r3, [r5, #0]
 800946a:	e7d3      	b.n	8009414 <_free_r+0x24>
 800946c:	6820      	ldr	r0, [r4, #0]
 800946e:	1821      	adds	r1, r4, r0
 8009470:	428a      	cmp	r2, r1
 8009472:	bf04      	itt	eq
 8009474:	6811      	ldreq	r1, [r2, #0]
 8009476:	6852      	ldreq	r2, [r2, #4]
 8009478:	6062      	str	r2, [r4, #4]
 800947a:	bf04      	itt	eq
 800947c:	1809      	addeq	r1, r1, r0
 800947e:	6021      	streq	r1, [r4, #0]
 8009480:	605c      	str	r4, [r3, #4]
 8009482:	e7c7      	b.n	8009414 <_free_r+0x24>
 8009484:	bd38      	pop	{r3, r4, r5, pc}
 8009486:	bf00      	nop
 8009488:	20000228 	.word	0x20000228

0800948c <_malloc_r>:
 800948c:	b570      	push	{r4, r5, r6, lr}
 800948e:	1ccd      	adds	r5, r1, #3
 8009490:	f025 0503 	bic.w	r5, r5, #3
 8009494:	3508      	adds	r5, #8
 8009496:	2d0c      	cmp	r5, #12
 8009498:	bf38      	it	cc
 800949a:	250c      	movcc	r5, #12
 800949c:	2d00      	cmp	r5, #0
 800949e:	4606      	mov	r6, r0
 80094a0:	db01      	blt.n	80094a6 <_malloc_r+0x1a>
 80094a2:	42a9      	cmp	r1, r5
 80094a4:	d903      	bls.n	80094ae <_malloc_r+0x22>
 80094a6:	230c      	movs	r3, #12
 80094a8:	6033      	str	r3, [r6, #0]
 80094aa:	2000      	movs	r0, #0
 80094ac:	bd70      	pop	{r4, r5, r6, pc}
 80094ae:	f000 fbf5 	bl	8009c9c <__malloc_lock>
 80094b2:	4a21      	ldr	r2, [pc, #132]	; (8009538 <_malloc_r+0xac>)
 80094b4:	6814      	ldr	r4, [r2, #0]
 80094b6:	4621      	mov	r1, r4
 80094b8:	b991      	cbnz	r1, 80094e0 <_malloc_r+0x54>
 80094ba:	4c20      	ldr	r4, [pc, #128]	; (800953c <_malloc_r+0xb0>)
 80094bc:	6823      	ldr	r3, [r4, #0]
 80094be:	b91b      	cbnz	r3, 80094c8 <_malloc_r+0x3c>
 80094c0:	4630      	mov	r0, r6
 80094c2:	f000 f97d 	bl	80097c0 <_sbrk_r>
 80094c6:	6020      	str	r0, [r4, #0]
 80094c8:	4629      	mov	r1, r5
 80094ca:	4630      	mov	r0, r6
 80094cc:	f000 f978 	bl	80097c0 <_sbrk_r>
 80094d0:	1c43      	adds	r3, r0, #1
 80094d2:	d124      	bne.n	800951e <_malloc_r+0x92>
 80094d4:	230c      	movs	r3, #12
 80094d6:	6033      	str	r3, [r6, #0]
 80094d8:	4630      	mov	r0, r6
 80094da:	f000 fbe0 	bl	8009c9e <__malloc_unlock>
 80094de:	e7e4      	b.n	80094aa <_malloc_r+0x1e>
 80094e0:	680b      	ldr	r3, [r1, #0]
 80094e2:	1b5b      	subs	r3, r3, r5
 80094e4:	d418      	bmi.n	8009518 <_malloc_r+0x8c>
 80094e6:	2b0b      	cmp	r3, #11
 80094e8:	d90f      	bls.n	800950a <_malloc_r+0x7e>
 80094ea:	600b      	str	r3, [r1, #0]
 80094ec:	50cd      	str	r5, [r1, r3]
 80094ee:	18cc      	adds	r4, r1, r3
 80094f0:	4630      	mov	r0, r6
 80094f2:	f000 fbd4 	bl	8009c9e <__malloc_unlock>
 80094f6:	f104 000b 	add.w	r0, r4, #11
 80094fa:	1d23      	adds	r3, r4, #4
 80094fc:	f020 0007 	bic.w	r0, r0, #7
 8009500:	1ac3      	subs	r3, r0, r3
 8009502:	d0d3      	beq.n	80094ac <_malloc_r+0x20>
 8009504:	425a      	negs	r2, r3
 8009506:	50e2      	str	r2, [r4, r3]
 8009508:	e7d0      	b.n	80094ac <_malloc_r+0x20>
 800950a:	428c      	cmp	r4, r1
 800950c:	684b      	ldr	r3, [r1, #4]
 800950e:	bf16      	itet	ne
 8009510:	6063      	strne	r3, [r4, #4]
 8009512:	6013      	streq	r3, [r2, #0]
 8009514:	460c      	movne	r4, r1
 8009516:	e7eb      	b.n	80094f0 <_malloc_r+0x64>
 8009518:	460c      	mov	r4, r1
 800951a:	6849      	ldr	r1, [r1, #4]
 800951c:	e7cc      	b.n	80094b8 <_malloc_r+0x2c>
 800951e:	1cc4      	adds	r4, r0, #3
 8009520:	f024 0403 	bic.w	r4, r4, #3
 8009524:	42a0      	cmp	r0, r4
 8009526:	d005      	beq.n	8009534 <_malloc_r+0xa8>
 8009528:	1a21      	subs	r1, r4, r0
 800952a:	4630      	mov	r0, r6
 800952c:	f000 f948 	bl	80097c0 <_sbrk_r>
 8009530:	3001      	adds	r0, #1
 8009532:	d0cf      	beq.n	80094d4 <_malloc_r+0x48>
 8009534:	6025      	str	r5, [r4, #0]
 8009536:	e7db      	b.n	80094f0 <_malloc_r+0x64>
 8009538:	20000228 	.word	0x20000228
 800953c:	2000022c 	.word	0x2000022c

08009540 <__sfputc_r>:
 8009540:	6893      	ldr	r3, [r2, #8]
 8009542:	3b01      	subs	r3, #1
 8009544:	2b00      	cmp	r3, #0
 8009546:	b410      	push	{r4}
 8009548:	6093      	str	r3, [r2, #8]
 800954a:	da08      	bge.n	800955e <__sfputc_r+0x1e>
 800954c:	6994      	ldr	r4, [r2, #24]
 800954e:	42a3      	cmp	r3, r4
 8009550:	db01      	blt.n	8009556 <__sfputc_r+0x16>
 8009552:	290a      	cmp	r1, #10
 8009554:	d103      	bne.n	800955e <__sfputc_r+0x1e>
 8009556:	f85d 4b04 	ldr.w	r4, [sp], #4
 800955a:	f000 b985 	b.w	8009868 <__swbuf_r>
 800955e:	6813      	ldr	r3, [r2, #0]
 8009560:	1c58      	adds	r0, r3, #1
 8009562:	6010      	str	r0, [r2, #0]
 8009564:	7019      	strb	r1, [r3, #0]
 8009566:	4608      	mov	r0, r1
 8009568:	f85d 4b04 	ldr.w	r4, [sp], #4
 800956c:	4770      	bx	lr

0800956e <__sfputs_r>:
 800956e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009570:	4606      	mov	r6, r0
 8009572:	460f      	mov	r7, r1
 8009574:	4614      	mov	r4, r2
 8009576:	18d5      	adds	r5, r2, r3
 8009578:	42ac      	cmp	r4, r5
 800957a:	d101      	bne.n	8009580 <__sfputs_r+0x12>
 800957c:	2000      	movs	r0, #0
 800957e:	e007      	b.n	8009590 <__sfputs_r+0x22>
 8009580:	463a      	mov	r2, r7
 8009582:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009586:	4630      	mov	r0, r6
 8009588:	f7ff ffda 	bl	8009540 <__sfputc_r>
 800958c:	1c43      	adds	r3, r0, #1
 800958e:	d1f3      	bne.n	8009578 <__sfputs_r+0xa>
 8009590:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08009594 <_vfiprintf_r>:
 8009594:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009598:	460c      	mov	r4, r1
 800959a:	b09d      	sub	sp, #116	; 0x74
 800959c:	4617      	mov	r7, r2
 800959e:	461d      	mov	r5, r3
 80095a0:	4606      	mov	r6, r0
 80095a2:	b118      	cbz	r0, 80095ac <_vfiprintf_r+0x18>
 80095a4:	6983      	ldr	r3, [r0, #24]
 80095a6:	b90b      	cbnz	r3, 80095ac <_vfiprintf_r+0x18>
 80095a8:	f7ff fb8e 	bl	8008cc8 <__sinit>
 80095ac:	4b7c      	ldr	r3, [pc, #496]	; (80097a0 <_vfiprintf_r+0x20c>)
 80095ae:	429c      	cmp	r4, r3
 80095b0:	d158      	bne.n	8009664 <_vfiprintf_r+0xd0>
 80095b2:	6874      	ldr	r4, [r6, #4]
 80095b4:	89a3      	ldrh	r3, [r4, #12]
 80095b6:	0718      	lsls	r0, r3, #28
 80095b8:	d55e      	bpl.n	8009678 <_vfiprintf_r+0xe4>
 80095ba:	6923      	ldr	r3, [r4, #16]
 80095bc:	2b00      	cmp	r3, #0
 80095be:	d05b      	beq.n	8009678 <_vfiprintf_r+0xe4>
 80095c0:	2300      	movs	r3, #0
 80095c2:	9309      	str	r3, [sp, #36]	; 0x24
 80095c4:	2320      	movs	r3, #32
 80095c6:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 80095ca:	2330      	movs	r3, #48	; 0x30
 80095cc:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 80095d0:	9503      	str	r5, [sp, #12]
 80095d2:	f04f 0b01 	mov.w	fp, #1
 80095d6:	46b8      	mov	r8, r7
 80095d8:	4645      	mov	r5, r8
 80095da:	f815 3b01 	ldrb.w	r3, [r5], #1
 80095de:	b10b      	cbz	r3, 80095e4 <_vfiprintf_r+0x50>
 80095e0:	2b25      	cmp	r3, #37	; 0x25
 80095e2:	d154      	bne.n	800968e <_vfiprintf_r+0xfa>
 80095e4:	ebb8 0a07 	subs.w	sl, r8, r7
 80095e8:	d00b      	beq.n	8009602 <_vfiprintf_r+0x6e>
 80095ea:	4653      	mov	r3, sl
 80095ec:	463a      	mov	r2, r7
 80095ee:	4621      	mov	r1, r4
 80095f0:	4630      	mov	r0, r6
 80095f2:	f7ff ffbc 	bl	800956e <__sfputs_r>
 80095f6:	3001      	adds	r0, #1
 80095f8:	f000 80c2 	beq.w	8009780 <_vfiprintf_r+0x1ec>
 80095fc:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80095fe:	4453      	add	r3, sl
 8009600:	9309      	str	r3, [sp, #36]	; 0x24
 8009602:	f898 3000 	ldrb.w	r3, [r8]
 8009606:	2b00      	cmp	r3, #0
 8009608:	f000 80ba 	beq.w	8009780 <_vfiprintf_r+0x1ec>
 800960c:	2300      	movs	r3, #0
 800960e:	f04f 32ff 	mov.w	r2, #4294967295
 8009612:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8009616:	9304      	str	r3, [sp, #16]
 8009618:	9307      	str	r3, [sp, #28]
 800961a:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800961e:	931a      	str	r3, [sp, #104]	; 0x68
 8009620:	46a8      	mov	r8, r5
 8009622:	2205      	movs	r2, #5
 8009624:	f818 1b01 	ldrb.w	r1, [r8], #1
 8009628:	485e      	ldr	r0, [pc, #376]	; (80097a4 <_vfiprintf_r+0x210>)
 800962a:	f7f6 fdf1 	bl	8000210 <memchr>
 800962e:	9b04      	ldr	r3, [sp, #16]
 8009630:	bb78      	cbnz	r0, 8009692 <_vfiprintf_r+0xfe>
 8009632:	06d9      	lsls	r1, r3, #27
 8009634:	bf44      	itt	mi
 8009636:	2220      	movmi	r2, #32
 8009638:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 800963c:	071a      	lsls	r2, r3, #28
 800963e:	bf44      	itt	mi
 8009640:	222b      	movmi	r2, #43	; 0x2b
 8009642:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8009646:	782a      	ldrb	r2, [r5, #0]
 8009648:	2a2a      	cmp	r2, #42	; 0x2a
 800964a:	d02a      	beq.n	80096a2 <_vfiprintf_r+0x10e>
 800964c:	9a07      	ldr	r2, [sp, #28]
 800964e:	46a8      	mov	r8, r5
 8009650:	2000      	movs	r0, #0
 8009652:	250a      	movs	r5, #10
 8009654:	4641      	mov	r1, r8
 8009656:	f811 3b01 	ldrb.w	r3, [r1], #1
 800965a:	3b30      	subs	r3, #48	; 0x30
 800965c:	2b09      	cmp	r3, #9
 800965e:	d969      	bls.n	8009734 <_vfiprintf_r+0x1a0>
 8009660:	b360      	cbz	r0, 80096bc <_vfiprintf_r+0x128>
 8009662:	e024      	b.n	80096ae <_vfiprintf_r+0x11a>
 8009664:	4b50      	ldr	r3, [pc, #320]	; (80097a8 <_vfiprintf_r+0x214>)
 8009666:	429c      	cmp	r4, r3
 8009668:	d101      	bne.n	800966e <_vfiprintf_r+0xda>
 800966a:	68b4      	ldr	r4, [r6, #8]
 800966c:	e7a2      	b.n	80095b4 <_vfiprintf_r+0x20>
 800966e:	4b4f      	ldr	r3, [pc, #316]	; (80097ac <_vfiprintf_r+0x218>)
 8009670:	429c      	cmp	r4, r3
 8009672:	bf08      	it	eq
 8009674:	68f4      	ldreq	r4, [r6, #12]
 8009676:	e79d      	b.n	80095b4 <_vfiprintf_r+0x20>
 8009678:	4621      	mov	r1, r4
 800967a:	4630      	mov	r0, r6
 800967c:	f000 f958 	bl	8009930 <__swsetup_r>
 8009680:	2800      	cmp	r0, #0
 8009682:	d09d      	beq.n	80095c0 <_vfiprintf_r+0x2c>
 8009684:	f04f 30ff 	mov.w	r0, #4294967295
 8009688:	b01d      	add	sp, #116	; 0x74
 800968a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800968e:	46a8      	mov	r8, r5
 8009690:	e7a2      	b.n	80095d8 <_vfiprintf_r+0x44>
 8009692:	4a44      	ldr	r2, [pc, #272]	; (80097a4 <_vfiprintf_r+0x210>)
 8009694:	1a80      	subs	r0, r0, r2
 8009696:	fa0b f000 	lsl.w	r0, fp, r0
 800969a:	4318      	orrs	r0, r3
 800969c:	9004      	str	r0, [sp, #16]
 800969e:	4645      	mov	r5, r8
 80096a0:	e7be      	b.n	8009620 <_vfiprintf_r+0x8c>
 80096a2:	9a03      	ldr	r2, [sp, #12]
 80096a4:	1d11      	adds	r1, r2, #4
 80096a6:	6812      	ldr	r2, [r2, #0]
 80096a8:	9103      	str	r1, [sp, #12]
 80096aa:	2a00      	cmp	r2, #0
 80096ac:	db01      	blt.n	80096b2 <_vfiprintf_r+0x11e>
 80096ae:	9207      	str	r2, [sp, #28]
 80096b0:	e004      	b.n	80096bc <_vfiprintf_r+0x128>
 80096b2:	4252      	negs	r2, r2
 80096b4:	f043 0302 	orr.w	r3, r3, #2
 80096b8:	9207      	str	r2, [sp, #28]
 80096ba:	9304      	str	r3, [sp, #16]
 80096bc:	f898 3000 	ldrb.w	r3, [r8]
 80096c0:	2b2e      	cmp	r3, #46	; 0x2e
 80096c2:	d10e      	bne.n	80096e2 <_vfiprintf_r+0x14e>
 80096c4:	f898 3001 	ldrb.w	r3, [r8, #1]
 80096c8:	2b2a      	cmp	r3, #42	; 0x2a
 80096ca:	d138      	bne.n	800973e <_vfiprintf_r+0x1aa>
 80096cc:	9b03      	ldr	r3, [sp, #12]
 80096ce:	1d1a      	adds	r2, r3, #4
 80096d0:	681b      	ldr	r3, [r3, #0]
 80096d2:	9203      	str	r2, [sp, #12]
 80096d4:	2b00      	cmp	r3, #0
 80096d6:	bfb8      	it	lt
 80096d8:	f04f 33ff 	movlt.w	r3, #4294967295
 80096dc:	f108 0802 	add.w	r8, r8, #2
 80096e0:	9305      	str	r3, [sp, #20]
 80096e2:	4d33      	ldr	r5, [pc, #204]	; (80097b0 <_vfiprintf_r+0x21c>)
 80096e4:	f898 1000 	ldrb.w	r1, [r8]
 80096e8:	2203      	movs	r2, #3
 80096ea:	4628      	mov	r0, r5
 80096ec:	f7f6 fd90 	bl	8000210 <memchr>
 80096f0:	b140      	cbz	r0, 8009704 <_vfiprintf_r+0x170>
 80096f2:	2340      	movs	r3, #64	; 0x40
 80096f4:	1b40      	subs	r0, r0, r5
 80096f6:	fa03 f000 	lsl.w	r0, r3, r0
 80096fa:	9b04      	ldr	r3, [sp, #16]
 80096fc:	4303      	orrs	r3, r0
 80096fe:	f108 0801 	add.w	r8, r8, #1
 8009702:	9304      	str	r3, [sp, #16]
 8009704:	f898 1000 	ldrb.w	r1, [r8]
 8009708:	482a      	ldr	r0, [pc, #168]	; (80097b4 <_vfiprintf_r+0x220>)
 800970a:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800970e:	2206      	movs	r2, #6
 8009710:	f108 0701 	add.w	r7, r8, #1
 8009714:	f7f6 fd7c 	bl	8000210 <memchr>
 8009718:	2800      	cmp	r0, #0
 800971a:	d037      	beq.n	800978c <_vfiprintf_r+0x1f8>
 800971c:	4b26      	ldr	r3, [pc, #152]	; (80097b8 <_vfiprintf_r+0x224>)
 800971e:	bb1b      	cbnz	r3, 8009768 <_vfiprintf_r+0x1d4>
 8009720:	9b03      	ldr	r3, [sp, #12]
 8009722:	3307      	adds	r3, #7
 8009724:	f023 0307 	bic.w	r3, r3, #7
 8009728:	3308      	adds	r3, #8
 800972a:	9303      	str	r3, [sp, #12]
 800972c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800972e:	444b      	add	r3, r9
 8009730:	9309      	str	r3, [sp, #36]	; 0x24
 8009732:	e750      	b.n	80095d6 <_vfiprintf_r+0x42>
 8009734:	fb05 3202 	mla	r2, r5, r2, r3
 8009738:	2001      	movs	r0, #1
 800973a:	4688      	mov	r8, r1
 800973c:	e78a      	b.n	8009654 <_vfiprintf_r+0xc0>
 800973e:	2300      	movs	r3, #0
 8009740:	f108 0801 	add.w	r8, r8, #1
 8009744:	9305      	str	r3, [sp, #20]
 8009746:	4619      	mov	r1, r3
 8009748:	250a      	movs	r5, #10
 800974a:	4640      	mov	r0, r8
 800974c:	f810 2b01 	ldrb.w	r2, [r0], #1
 8009750:	3a30      	subs	r2, #48	; 0x30
 8009752:	2a09      	cmp	r2, #9
 8009754:	d903      	bls.n	800975e <_vfiprintf_r+0x1ca>
 8009756:	2b00      	cmp	r3, #0
 8009758:	d0c3      	beq.n	80096e2 <_vfiprintf_r+0x14e>
 800975a:	9105      	str	r1, [sp, #20]
 800975c:	e7c1      	b.n	80096e2 <_vfiprintf_r+0x14e>
 800975e:	fb05 2101 	mla	r1, r5, r1, r2
 8009762:	2301      	movs	r3, #1
 8009764:	4680      	mov	r8, r0
 8009766:	e7f0      	b.n	800974a <_vfiprintf_r+0x1b6>
 8009768:	ab03      	add	r3, sp, #12
 800976a:	9300      	str	r3, [sp, #0]
 800976c:	4622      	mov	r2, r4
 800976e:	4b13      	ldr	r3, [pc, #76]	; (80097bc <_vfiprintf_r+0x228>)
 8009770:	a904      	add	r1, sp, #16
 8009772:	4630      	mov	r0, r6
 8009774:	f7fe f842 	bl	80077fc <_printf_float>
 8009778:	f1b0 3fff 	cmp.w	r0, #4294967295
 800977c:	4681      	mov	r9, r0
 800977e:	d1d5      	bne.n	800972c <_vfiprintf_r+0x198>
 8009780:	89a3      	ldrh	r3, [r4, #12]
 8009782:	065b      	lsls	r3, r3, #25
 8009784:	f53f af7e 	bmi.w	8009684 <_vfiprintf_r+0xf0>
 8009788:	9809      	ldr	r0, [sp, #36]	; 0x24
 800978a:	e77d      	b.n	8009688 <_vfiprintf_r+0xf4>
 800978c:	ab03      	add	r3, sp, #12
 800978e:	9300      	str	r3, [sp, #0]
 8009790:	4622      	mov	r2, r4
 8009792:	4b0a      	ldr	r3, [pc, #40]	; (80097bc <_vfiprintf_r+0x228>)
 8009794:	a904      	add	r1, sp, #16
 8009796:	4630      	mov	r0, r6
 8009798:	f7fe fae6 	bl	8007d68 <_printf_i>
 800979c:	e7ec      	b.n	8009778 <_vfiprintf_r+0x1e4>
 800979e:	bf00      	nop
 80097a0:	08009e34 	.word	0x08009e34
 80097a4:	08009f74 	.word	0x08009f74
 80097a8:	08009e54 	.word	0x08009e54
 80097ac:	08009e14 	.word	0x08009e14
 80097b0:	08009f7a 	.word	0x08009f7a
 80097b4:	08009f7e 	.word	0x08009f7e
 80097b8:	080077fd 	.word	0x080077fd
 80097bc:	0800956f 	.word	0x0800956f

080097c0 <_sbrk_r>:
 80097c0:	b538      	push	{r3, r4, r5, lr}
 80097c2:	4c06      	ldr	r4, [pc, #24]	; (80097dc <_sbrk_r+0x1c>)
 80097c4:	2300      	movs	r3, #0
 80097c6:	4605      	mov	r5, r0
 80097c8:	4608      	mov	r0, r1
 80097ca:	6023      	str	r3, [r4, #0]
 80097cc:	f7f8 fd48 	bl	8002260 <_sbrk>
 80097d0:	1c43      	adds	r3, r0, #1
 80097d2:	d102      	bne.n	80097da <_sbrk_r+0x1a>
 80097d4:	6823      	ldr	r3, [r4, #0]
 80097d6:	b103      	cbz	r3, 80097da <_sbrk_r+0x1a>
 80097d8:	602b      	str	r3, [r5, #0]
 80097da:	bd38      	pop	{r3, r4, r5, pc}
 80097dc:	20000710 	.word	0x20000710

080097e0 <__sread>:
 80097e0:	b510      	push	{r4, lr}
 80097e2:	460c      	mov	r4, r1
 80097e4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80097e8:	f000 fa5a 	bl	8009ca0 <_read_r>
 80097ec:	2800      	cmp	r0, #0
 80097ee:	bfab      	itete	ge
 80097f0:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 80097f2:	89a3      	ldrhlt	r3, [r4, #12]
 80097f4:	181b      	addge	r3, r3, r0
 80097f6:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 80097fa:	bfac      	ite	ge
 80097fc:	6563      	strge	r3, [r4, #84]	; 0x54
 80097fe:	81a3      	strhlt	r3, [r4, #12]
 8009800:	bd10      	pop	{r4, pc}

08009802 <__swrite>:
 8009802:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009806:	461f      	mov	r7, r3
 8009808:	898b      	ldrh	r3, [r1, #12]
 800980a:	05db      	lsls	r3, r3, #23
 800980c:	4605      	mov	r5, r0
 800980e:	460c      	mov	r4, r1
 8009810:	4616      	mov	r6, r2
 8009812:	d505      	bpl.n	8009820 <__swrite+0x1e>
 8009814:	2302      	movs	r3, #2
 8009816:	2200      	movs	r2, #0
 8009818:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800981c:	f000 f9b6 	bl	8009b8c <_lseek_r>
 8009820:	89a3      	ldrh	r3, [r4, #12]
 8009822:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8009826:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800982a:	81a3      	strh	r3, [r4, #12]
 800982c:	4632      	mov	r2, r6
 800982e:	463b      	mov	r3, r7
 8009830:	4628      	mov	r0, r5
 8009832:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8009836:	f000 b869 	b.w	800990c <_write_r>

0800983a <__sseek>:
 800983a:	b510      	push	{r4, lr}
 800983c:	460c      	mov	r4, r1
 800983e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009842:	f000 f9a3 	bl	8009b8c <_lseek_r>
 8009846:	1c43      	adds	r3, r0, #1
 8009848:	89a3      	ldrh	r3, [r4, #12]
 800984a:	bf15      	itete	ne
 800984c:	6560      	strne	r0, [r4, #84]	; 0x54
 800984e:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8009852:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8009856:	81a3      	strheq	r3, [r4, #12]
 8009858:	bf18      	it	ne
 800985a:	81a3      	strhne	r3, [r4, #12]
 800985c:	bd10      	pop	{r4, pc}

0800985e <__sclose>:
 800985e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009862:	f000 b8d3 	b.w	8009a0c <_close_r>
	...

08009868 <__swbuf_r>:
 8009868:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800986a:	460e      	mov	r6, r1
 800986c:	4614      	mov	r4, r2
 800986e:	4605      	mov	r5, r0
 8009870:	b118      	cbz	r0, 800987a <__swbuf_r+0x12>
 8009872:	6983      	ldr	r3, [r0, #24]
 8009874:	b90b      	cbnz	r3, 800987a <__swbuf_r+0x12>
 8009876:	f7ff fa27 	bl	8008cc8 <__sinit>
 800987a:	4b21      	ldr	r3, [pc, #132]	; (8009900 <__swbuf_r+0x98>)
 800987c:	429c      	cmp	r4, r3
 800987e:	d12a      	bne.n	80098d6 <__swbuf_r+0x6e>
 8009880:	686c      	ldr	r4, [r5, #4]
 8009882:	69a3      	ldr	r3, [r4, #24]
 8009884:	60a3      	str	r3, [r4, #8]
 8009886:	89a3      	ldrh	r3, [r4, #12]
 8009888:	071a      	lsls	r2, r3, #28
 800988a:	d52e      	bpl.n	80098ea <__swbuf_r+0x82>
 800988c:	6923      	ldr	r3, [r4, #16]
 800988e:	b363      	cbz	r3, 80098ea <__swbuf_r+0x82>
 8009890:	6923      	ldr	r3, [r4, #16]
 8009892:	6820      	ldr	r0, [r4, #0]
 8009894:	1ac0      	subs	r0, r0, r3
 8009896:	6963      	ldr	r3, [r4, #20]
 8009898:	b2f6      	uxtb	r6, r6
 800989a:	4283      	cmp	r3, r0
 800989c:	4637      	mov	r7, r6
 800989e:	dc04      	bgt.n	80098aa <__swbuf_r+0x42>
 80098a0:	4621      	mov	r1, r4
 80098a2:	4628      	mov	r0, r5
 80098a4:	f000 f948 	bl	8009b38 <_fflush_r>
 80098a8:	bb28      	cbnz	r0, 80098f6 <__swbuf_r+0x8e>
 80098aa:	68a3      	ldr	r3, [r4, #8]
 80098ac:	3b01      	subs	r3, #1
 80098ae:	60a3      	str	r3, [r4, #8]
 80098b0:	6823      	ldr	r3, [r4, #0]
 80098b2:	1c5a      	adds	r2, r3, #1
 80098b4:	6022      	str	r2, [r4, #0]
 80098b6:	701e      	strb	r6, [r3, #0]
 80098b8:	6963      	ldr	r3, [r4, #20]
 80098ba:	3001      	adds	r0, #1
 80098bc:	4283      	cmp	r3, r0
 80098be:	d004      	beq.n	80098ca <__swbuf_r+0x62>
 80098c0:	89a3      	ldrh	r3, [r4, #12]
 80098c2:	07db      	lsls	r3, r3, #31
 80098c4:	d519      	bpl.n	80098fa <__swbuf_r+0x92>
 80098c6:	2e0a      	cmp	r6, #10
 80098c8:	d117      	bne.n	80098fa <__swbuf_r+0x92>
 80098ca:	4621      	mov	r1, r4
 80098cc:	4628      	mov	r0, r5
 80098ce:	f000 f933 	bl	8009b38 <_fflush_r>
 80098d2:	b190      	cbz	r0, 80098fa <__swbuf_r+0x92>
 80098d4:	e00f      	b.n	80098f6 <__swbuf_r+0x8e>
 80098d6:	4b0b      	ldr	r3, [pc, #44]	; (8009904 <__swbuf_r+0x9c>)
 80098d8:	429c      	cmp	r4, r3
 80098da:	d101      	bne.n	80098e0 <__swbuf_r+0x78>
 80098dc:	68ac      	ldr	r4, [r5, #8]
 80098de:	e7d0      	b.n	8009882 <__swbuf_r+0x1a>
 80098e0:	4b09      	ldr	r3, [pc, #36]	; (8009908 <__swbuf_r+0xa0>)
 80098e2:	429c      	cmp	r4, r3
 80098e4:	bf08      	it	eq
 80098e6:	68ec      	ldreq	r4, [r5, #12]
 80098e8:	e7cb      	b.n	8009882 <__swbuf_r+0x1a>
 80098ea:	4621      	mov	r1, r4
 80098ec:	4628      	mov	r0, r5
 80098ee:	f000 f81f 	bl	8009930 <__swsetup_r>
 80098f2:	2800      	cmp	r0, #0
 80098f4:	d0cc      	beq.n	8009890 <__swbuf_r+0x28>
 80098f6:	f04f 37ff 	mov.w	r7, #4294967295
 80098fa:	4638      	mov	r0, r7
 80098fc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80098fe:	bf00      	nop
 8009900:	08009e34 	.word	0x08009e34
 8009904:	08009e54 	.word	0x08009e54
 8009908:	08009e14 	.word	0x08009e14

0800990c <_write_r>:
 800990c:	b538      	push	{r3, r4, r5, lr}
 800990e:	4c07      	ldr	r4, [pc, #28]	; (800992c <_write_r+0x20>)
 8009910:	4605      	mov	r5, r0
 8009912:	4608      	mov	r0, r1
 8009914:	4611      	mov	r1, r2
 8009916:	2200      	movs	r2, #0
 8009918:	6022      	str	r2, [r4, #0]
 800991a:	461a      	mov	r2, r3
 800991c:	f7f8 fc50 	bl	80021c0 <_write>
 8009920:	1c43      	adds	r3, r0, #1
 8009922:	d102      	bne.n	800992a <_write_r+0x1e>
 8009924:	6823      	ldr	r3, [r4, #0]
 8009926:	b103      	cbz	r3, 800992a <_write_r+0x1e>
 8009928:	602b      	str	r3, [r5, #0]
 800992a:	bd38      	pop	{r3, r4, r5, pc}
 800992c:	20000710 	.word	0x20000710

08009930 <__swsetup_r>:
 8009930:	4b32      	ldr	r3, [pc, #200]	; (80099fc <__swsetup_r+0xcc>)
 8009932:	b570      	push	{r4, r5, r6, lr}
 8009934:	681d      	ldr	r5, [r3, #0]
 8009936:	4606      	mov	r6, r0
 8009938:	460c      	mov	r4, r1
 800993a:	b125      	cbz	r5, 8009946 <__swsetup_r+0x16>
 800993c:	69ab      	ldr	r3, [r5, #24]
 800993e:	b913      	cbnz	r3, 8009946 <__swsetup_r+0x16>
 8009940:	4628      	mov	r0, r5
 8009942:	f7ff f9c1 	bl	8008cc8 <__sinit>
 8009946:	4b2e      	ldr	r3, [pc, #184]	; (8009a00 <__swsetup_r+0xd0>)
 8009948:	429c      	cmp	r4, r3
 800994a:	d10f      	bne.n	800996c <__swsetup_r+0x3c>
 800994c:	686c      	ldr	r4, [r5, #4]
 800994e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009952:	b29a      	uxth	r2, r3
 8009954:	0715      	lsls	r5, r2, #28
 8009956:	d42c      	bmi.n	80099b2 <__swsetup_r+0x82>
 8009958:	06d0      	lsls	r0, r2, #27
 800995a:	d411      	bmi.n	8009980 <__swsetup_r+0x50>
 800995c:	2209      	movs	r2, #9
 800995e:	6032      	str	r2, [r6, #0]
 8009960:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8009964:	81a3      	strh	r3, [r4, #12]
 8009966:	f04f 30ff 	mov.w	r0, #4294967295
 800996a:	e03e      	b.n	80099ea <__swsetup_r+0xba>
 800996c:	4b25      	ldr	r3, [pc, #148]	; (8009a04 <__swsetup_r+0xd4>)
 800996e:	429c      	cmp	r4, r3
 8009970:	d101      	bne.n	8009976 <__swsetup_r+0x46>
 8009972:	68ac      	ldr	r4, [r5, #8]
 8009974:	e7eb      	b.n	800994e <__swsetup_r+0x1e>
 8009976:	4b24      	ldr	r3, [pc, #144]	; (8009a08 <__swsetup_r+0xd8>)
 8009978:	429c      	cmp	r4, r3
 800997a:	bf08      	it	eq
 800997c:	68ec      	ldreq	r4, [r5, #12]
 800997e:	e7e6      	b.n	800994e <__swsetup_r+0x1e>
 8009980:	0751      	lsls	r1, r2, #29
 8009982:	d512      	bpl.n	80099aa <__swsetup_r+0x7a>
 8009984:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8009986:	b141      	cbz	r1, 800999a <__swsetup_r+0x6a>
 8009988:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800998c:	4299      	cmp	r1, r3
 800998e:	d002      	beq.n	8009996 <__swsetup_r+0x66>
 8009990:	4630      	mov	r0, r6
 8009992:	f7ff fd2d 	bl	80093f0 <_free_r>
 8009996:	2300      	movs	r3, #0
 8009998:	6363      	str	r3, [r4, #52]	; 0x34
 800999a:	89a3      	ldrh	r3, [r4, #12]
 800999c:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 80099a0:	81a3      	strh	r3, [r4, #12]
 80099a2:	2300      	movs	r3, #0
 80099a4:	6063      	str	r3, [r4, #4]
 80099a6:	6923      	ldr	r3, [r4, #16]
 80099a8:	6023      	str	r3, [r4, #0]
 80099aa:	89a3      	ldrh	r3, [r4, #12]
 80099ac:	f043 0308 	orr.w	r3, r3, #8
 80099b0:	81a3      	strh	r3, [r4, #12]
 80099b2:	6923      	ldr	r3, [r4, #16]
 80099b4:	b94b      	cbnz	r3, 80099ca <__swsetup_r+0x9a>
 80099b6:	89a3      	ldrh	r3, [r4, #12]
 80099b8:	f403 7320 	and.w	r3, r3, #640	; 0x280
 80099bc:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80099c0:	d003      	beq.n	80099ca <__swsetup_r+0x9a>
 80099c2:	4621      	mov	r1, r4
 80099c4:	4630      	mov	r0, r6
 80099c6:	f000 f917 	bl	8009bf8 <__smakebuf_r>
 80099ca:	89a2      	ldrh	r2, [r4, #12]
 80099cc:	f012 0301 	ands.w	r3, r2, #1
 80099d0:	d00c      	beq.n	80099ec <__swsetup_r+0xbc>
 80099d2:	2300      	movs	r3, #0
 80099d4:	60a3      	str	r3, [r4, #8]
 80099d6:	6963      	ldr	r3, [r4, #20]
 80099d8:	425b      	negs	r3, r3
 80099da:	61a3      	str	r3, [r4, #24]
 80099dc:	6923      	ldr	r3, [r4, #16]
 80099de:	b953      	cbnz	r3, 80099f6 <__swsetup_r+0xc6>
 80099e0:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80099e4:	f013 0080 	ands.w	r0, r3, #128	; 0x80
 80099e8:	d1ba      	bne.n	8009960 <__swsetup_r+0x30>
 80099ea:	bd70      	pop	{r4, r5, r6, pc}
 80099ec:	0792      	lsls	r2, r2, #30
 80099ee:	bf58      	it	pl
 80099f0:	6963      	ldrpl	r3, [r4, #20]
 80099f2:	60a3      	str	r3, [r4, #8]
 80099f4:	e7f2      	b.n	80099dc <__swsetup_r+0xac>
 80099f6:	2000      	movs	r0, #0
 80099f8:	e7f7      	b.n	80099ea <__swsetup_r+0xba>
 80099fa:	bf00      	nop
 80099fc:	2000000c 	.word	0x2000000c
 8009a00:	08009e34 	.word	0x08009e34
 8009a04:	08009e54 	.word	0x08009e54
 8009a08:	08009e14 	.word	0x08009e14

08009a0c <_close_r>:
 8009a0c:	b538      	push	{r3, r4, r5, lr}
 8009a0e:	4c06      	ldr	r4, [pc, #24]	; (8009a28 <_close_r+0x1c>)
 8009a10:	2300      	movs	r3, #0
 8009a12:	4605      	mov	r5, r0
 8009a14:	4608      	mov	r0, r1
 8009a16:	6023      	str	r3, [r4, #0]
 8009a18:	f7f8 fbee 	bl	80021f8 <_close>
 8009a1c:	1c43      	adds	r3, r0, #1
 8009a1e:	d102      	bne.n	8009a26 <_close_r+0x1a>
 8009a20:	6823      	ldr	r3, [r4, #0]
 8009a22:	b103      	cbz	r3, 8009a26 <_close_r+0x1a>
 8009a24:	602b      	str	r3, [r5, #0]
 8009a26:	bd38      	pop	{r3, r4, r5, pc}
 8009a28:	20000710 	.word	0x20000710

08009a2c <__sflush_r>:
 8009a2c:	898a      	ldrh	r2, [r1, #12]
 8009a2e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009a32:	4605      	mov	r5, r0
 8009a34:	0710      	lsls	r0, r2, #28
 8009a36:	460c      	mov	r4, r1
 8009a38:	d458      	bmi.n	8009aec <__sflush_r+0xc0>
 8009a3a:	684b      	ldr	r3, [r1, #4]
 8009a3c:	2b00      	cmp	r3, #0
 8009a3e:	dc05      	bgt.n	8009a4c <__sflush_r+0x20>
 8009a40:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8009a42:	2b00      	cmp	r3, #0
 8009a44:	dc02      	bgt.n	8009a4c <__sflush_r+0x20>
 8009a46:	2000      	movs	r0, #0
 8009a48:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009a4c:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8009a4e:	2e00      	cmp	r6, #0
 8009a50:	d0f9      	beq.n	8009a46 <__sflush_r+0x1a>
 8009a52:	2300      	movs	r3, #0
 8009a54:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8009a58:	682f      	ldr	r7, [r5, #0]
 8009a5a:	6a21      	ldr	r1, [r4, #32]
 8009a5c:	602b      	str	r3, [r5, #0]
 8009a5e:	d032      	beq.n	8009ac6 <__sflush_r+0x9a>
 8009a60:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8009a62:	89a3      	ldrh	r3, [r4, #12]
 8009a64:	075a      	lsls	r2, r3, #29
 8009a66:	d505      	bpl.n	8009a74 <__sflush_r+0x48>
 8009a68:	6863      	ldr	r3, [r4, #4]
 8009a6a:	1ac0      	subs	r0, r0, r3
 8009a6c:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8009a6e:	b10b      	cbz	r3, 8009a74 <__sflush_r+0x48>
 8009a70:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8009a72:	1ac0      	subs	r0, r0, r3
 8009a74:	2300      	movs	r3, #0
 8009a76:	4602      	mov	r2, r0
 8009a78:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8009a7a:	6a21      	ldr	r1, [r4, #32]
 8009a7c:	4628      	mov	r0, r5
 8009a7e:	47b0      	blx	r6
 8009a80:	1c43      	adds	r3, r0, #1
 8009a82:	89a3      	ldrh	r3, [r4, #12]
 8009a84:	d106      	bne.n	8009a94 <__sflush_r+0x68>
 8009a86:	6829      	ldr	r1, [r5, #0]
 8009a88:	291d      	cmp	r1, #29
 8009a8a:	d848      	bhi.n	8009b1e <__sflush_r+0xf2>
 8009a8c:	4a29      	ldr	r2, [pc, #164]	; (8009b34 <__sflush_r+0x108>)
 8009a8e:	40ca      	lsrs	r2, r1
 8009a90:	07d6      	lsls	r6, r2, #31
 8009a92:	d544      	bpl.n	8009b1e <__sflush_r+0xf2>
 8009a94:	2200      	movs	r2, #0
 8009a96:	6062      	str	r2, [r4, #4]
 8009a98:	04d9      	lsls	r1, r3, #19
 8009a9a:	6922      	ldr	r2, [r4, #16]
 8009a9c:	6022      	str	r2, [r4, #0]
 8009a9e:	d504      	bpl.n	8009aaa <__sflush_r+0x7e>
 8009aa0:	1c42      	adds	r2, r0, #1
 8009aa2:	d101      	bne.n	8009aa8 <__sflush_r+0x7c>
 8009aa4:	682b      	ldr	r3, [r5, #0]
 8009aa6:	b903      	cbnz	r3, 8009aaa <__sflush_r+0x7e>
 8009aa8:	6560      	str	r0, [r4, #84]	; 0x54
 8009aaa:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8009aac:	602f      	str	r7, [r5, #0]
 8009aae:	2900      	cmp	r1, #0
 8009ab0:	d0c9      	beq.n	8009a46 <__sflush_r+0x1a>
 8009ab2:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8009ab6:	4299      	cmp	r1, r3
 8009ab8:	d002      	beq.n	8009ac0 <__sflush_r+0x94>
 8009aba:	4628      	mov	r0, r5
 8009abc:	f7ff fc98 	bl	80093f0 <_free_r>
 8009ac0:	2000      	movs	r0, #0
 8009ac2:	6360      	str	r0, [r4, #52]	; 0x34
 8009ac4:	e7c0      	b.n	8009a48 <__sflush_r+0x1c>
 8009ac6:	2301      	movs	r3, #1
 8009ac8:	4628      	mov	r0, r5
 8009aca:	47b0      	blx	r6
 8009acc:	1c41      	adds	r1, r0, #1
 8009ace:	d1c8      	bne.n	8009a62 <__sflush_r+0x36>
 8009ad0:	682b      	ldr	r3, [r5, #0]
 8009ad2:	2b00      	cmp	r3, #0
 8009ad4:	d0c5      	beq.n	8009a62 <__sflush_r+0x36>
 8009ad6:	2b1d      	cmp	r3, #29
 8009ad8:	d001      	beq.n	8009ade <__sflush_r+0xb2>
 8009ada:	2b16      	cmp	r3, #22
 8009adc:	d101      	bne.n	8009ae2 <__sflush_r+0xb6>
 8009ade:	602f      	str	r7, [r5, #0]
 8009ae0:	e7b1      	b.n	8009a46 <__sflush_r+0x1a>
 8009ae2:	89a3      	ldrh	r3, [r4, #12]
 8009ae4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8009ae8:	81a3      	strh	r3, [r4, #12]
 8009aea:	e7ad      	b.n	8009a48 <__sflush_r+0x1c>
 8009aec:	690f      	ldr	r7, [r1, #16]
 8009aee:	2f00      	cmp	r7, #0
 8009af0:	d0a9      	beq.n	8009a46 <__sflush_r+0x1a>
 8009af2:	0793      	lsls	r3, r2, #30
 8009af4:	680e      	ldr	r6, [r1, #0]
 8009af6:	bf08      	it	eq
 8009af8:	694b      	ldreq	r3, [r1, #20]
 8009afa:	600f      	str	r7, [r1, #0]
 8009afc:	bf18      	it	ne
 8009afe:	2300      	movne	r3, #0
 8009b00:	eba6 0807 	sub.w	r8, r6, r7
 8009b04:	608b      	str	r3, [r1, #8]
 8009b06:	f1b8 0f00 	cmp.w	r8, #0
 8009b0a:	dd9c      	ble.n	8009a46 <__sflush_r+0x1a>
 8009b0c:	4643      	mov	r3, r8
 8009b0e:	463a      	mov	r2, r7
 8009b10:	6a21      	ldr	r1, [r4, #32]
 8009b12:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8009b14:	4628      	mov	r0, r5
 8009b16:	47b0      	blx	r6
 8009b18:	2800      	cmp	r0, #0
 8009b1a:	dc06      	bgt.n	8009b2a <__sflush_r+0xfe>
 8009b1c:	89a3      	ldrh	r3, [r4, #12]
 8009b1e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8009b22:	81a3      	strh	r3, [r4, #12]
 8009b24:	f04f 30ff 	mov.w	r0, #4294967295
 8009b28:	e78e      	b.n	8009a48 <__sflush_r+0x1c>
 8009b2a:	4407      	add	r7, r0
 8009b2c:	eba8 0800 	sub.w	r8, r8, r0
 8009b30:	e7e9      	b.n	8009b06 <__sflush_r+0xda>
 8009b32:	bf00      	nop
 8009b34:	20400001 	.word	0x20400001

08009b38 <_fflush_r>:
 8009b38:	b538      	push	{r3, r4, r5, lr}
 8009b3a:	690b      	ldr	r3, [r1, #16]
 8009b3c:	4605      	mov	r5, r0
 8009b3e:	460c      	mov	r4, r1
 8009b40:	b1db      	cbz	r3, 8009b7a <_fflush_r+0x42>
 8009b42:	b118      	cbz	r0, 8009b4c <_fflush_r+0x14>
 8009b44:	6983      	ldr	r3, [r0, #24]
 8009b46:	b90b      	cbnz	r3, 8009b4c <_fflush_r+0x14>
 8009b48:	f7ff f8be 	bl	8008cc8 <__sinit>
 8009b4c:	4b0c      	ldr	r3, [pc, #48]	; (8009b80 <_fflush_r+0x48>)
 8009b4e:	429c      	cmp	r4, r3
 8009b50:	d109      	bne.n	8009b66 <_fflush_r+0x2e>
 8009b52:	686c      	ldr	r4, [r5, #4]
 8009b54:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009b58:	b17b      	cbz	r3, 8009b7a <_fflush_r+0x42>
 8009b5a:	4621      	mov	r1, r4
 8009b5c:	4628      	mov	r0, r5
 8009b5e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8009b62:	f7ff bf63 	b.w	8009a2c <__sflush_r>
 8009b66:	4b07      	ldr	r3, [pc, #28]	; (8009b84 <_fflush_r+0x4c>)
 8009b68:	429c      	cmp	r4, r3
 8009b6a:	d101      	bne.n	8009b70 <_fflush_r+0x38>
 8009b6c:	68ac      	ldr	r4, [r5, #8]
 8009b6e:	e7f1      	b.n	8009b54 <_fflush_r+0x1c>
 8009b70:	4b05      	ldr	r3, [pc, #20]	; (8009b88 <_fflush_r+0x50>)
 8009b72:	429c      	cmp	r4, r3
 8009b74:	bf08      	it	eq
 8009b76:	68ec      	ldreq	r4, [r5, #12]
 8009b78:	e7ec      	b.n	8009b54 <_fflush_r+0x1c>
 8009b7a:	2000      	movs	r0, #0
 8009b7c:	bd38      	pop	{r3, r4, r5, pc}
 8009b7e:	bf00      	nop
 8009b80:	08009e34 	.word	0x08009e34
 8009b84:	08009e54 	.word	0x08009e54
 8009b88:	08009e14 	.word	0x08009e14

08009b8c <_lseek_r>:
 8009b8c:	b538      	push	{r3, r4, r5, lr}
 8009b8e:	4c07      	ldr	r4, [pc, #28]	; (8009bac <_lseek_r+0x20>)
 8009b90:	4605      	mov	r5, r0
 8009b92:	4608      	mov	r0, r1
 8009b94:	4611      	mov	r1, r2
 8009b96:	2200      	movs	r2, #0
 8009b98:	6022      	str	r2, [r4, #0]
 8009b9a:	461a      	mov	r2, r3
 8009b9c:	f7f8 fb53 	bl	8002246 <_lseek>
 8009ba0:	1c43      	adds	r3, r0, #1
 8009ba2:	d102      	bne.n	8009baa <_lseek_r+0x1e>
 8009ba4:	6823      	ldr	r3, [r4, #0]
 8009ba6:	b103      	cbz	r3, 8009baa <_lseek_r+0x1e>
 8009ba8:	602b      	str	r3, [r5, #0]
 8009baa:	bd38      	pop	{r3, r4, r5, pc}
 8009bac:	20000710 	.word	0x20000710

08009bb0 <__swhatbuf_r>:
 8009bb0:	b570      	push	{r4, r5, r6, lr}
 8009bb2:	460e      	mov	r6, r1
 8009bb4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009bb8:	2900      	cmp	r1, #0
 8009bba:	b096      	sub	sp, #88	; 0x58
 8009bbc:	4614      	mov	r4, r2
 8009bbe:	461d      	mov	r5, r3
 8009bc0:	da07      	bge.n	8009bd2 <__swhatbuf_r+0x22>
 8009bc2:	2300      	movs	r3, #0
 8009bc4:	602b      	str	r3, [r5, #0]
 8009bc6:	89b3      	ldrh	r3, [r6, #12]
 8009bc8:	061a      	lsls	r2, r3, #24
 8009bca:	d410      	bmi.n	8009bee <__swhatbuf_r+0x3e>
 8009bcc:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8009bd0:	e00e      	b.n	8009bf0 <__swhatbuf_r+0x40>
 8009bd2:	466a      	mov	r2, sp
 8009bd4:	f000 f884 	bl	8009ce0 <_fstat_r>
 8009bd8:	2800      	cmp	r0, #0
 8009bda:	dbf2      	blt.n	8009bc2 <__swhatbuf_r+0x12>
 8009bdc:	9a01      	ldr	r2, [sp, #4]
 8009bde:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 8009be2:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 8009be6:	425a      	negs	r2, r3
 8009be8:	415a      	adcs	r2, r3
 8009bea:	602a      	str	r2, [r5, #0]
 8009bec:	e7ee      	b.n	8009bcc <__swhatbuf_r+0x1c>
 8009bee:	2340      	movs	r3, #64	; 0x40
 8009bf0:	2000      	movs	r0, #0
 8009bf2:	6023      	str	r3, [r4, #0]
 8009bf4:	b016      	add	sp, #88	; 0x58
 8009bf6:	bd70      	pop	{r4, r5, r6, pc}

08009bf8 <__smakebuf_r>:
 8009bf8:	898b      	ldrh	r3, [r1, #12]
 8009bfa:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8009bfc:	079d      	lsls	r5, r3, #30
 8009bfe:	4606      	mov	r6, r0
 8009c00:	460c      	mov	r4, r1
 8009c02:	d507      	bpl.n	8009c14 <__smakebuf_r+0x1c>
 8009c04:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8009c08:	6023      	str	r3, [r4, #0]
 8009c0a:	6123      	str	r3, [r4, #16]
 8009c0c:	2301      	movs	r3, #1
 8009c0e:	6163      	str	r3, [r4, #20]
 8009c10:	b002      	add	sp, #8
 8009c12:	bd70      	pop	{r4, r5, r6, pc}
 8009c14:	ab01      	add	r3, sp, #4
 8009c16:	466a      	mov	r2, sp
 8009c18:	f7ff ffca 	bl	8009bb0 <__swhatbuf_r>
 8009c1c:	9900      	ldr	r1, [sp, #0]
 8009c1e:	4605      	mov	r5, r0
 8009c20:	4630      	mov	r0, r6
 8009c22:	f7ff fc33 	bl	800948c <_malloc_r>
 8009c26:	b948      	cbnz	r0, 8009c3c <__smakebuf_r+0x44>
 8009c28:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009c2c:	059a      	lsls	r2, r3, #22
 8009c2e:	d4ef      	bmi.n	8009c10 <__smakebuf_r+0x18>
 8009c30:	f023 0303 	bic.w	r3, r3, #3
 8009c34:	f043 0302 	orr.w	r3, r3, #2
 8009c38:	81a3      	strh	r3, [r4, #12]
 8009c3a:	e7e3      	b.n	8009c04 <__smakebuf_r+0xc>
 8009c3c:	4b0d      	ldr	r3, [pc, #52]	; (8009c74 <__smakebuf_r+0x7c>)
 8009c3e:	62b3      	str	r3, [r6, #40]	; 0x28
 8009c40:	89a3      	ldrh	r3, [r4, #12]
 8009c42:	6020      	str	r0, [r4, #0]
 8009c44:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8009c48:	81a3      	strh	r3, [r4, #12]
 8009c4a:	9b00      	ldr	r3, [sp, #0]
 8009c4c:	6163      	str	r3, [r4, #20]
 8009c4e:	9b01      	ldr	r3, [sp, #4]
 8009c50:	6120      	str	r0, [r4, #16]
 8009c52:	b15b      	cbz	r3, 8009c6c <__smakebuf_r+0x74>
 8009c54:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8009c58:	4630      	mov	r0, r6
 8009c5a:	f000 f853 	bl	8009d04 <_isatty_r>
 8009c5e:	b128      	cbz	r0, 8009c6c <__smakebuf_r+0x74>
 8009c60:	89a3      	ldrh	r3, [r4, #12]
 8009c62:	f023 0303 	bic.w	r3, r3, #3
 8009c66:	f043 0301 	orr.w	r3, r3, #1
 8009c6a:	81a3      	strh	r3, [r4, #12]
 8009c6c:	89a3      	ldrh	r3, [r4, #12]
 8009c6e:	431d      	orrs	r5, r3
 8009c70:	81a5      	strh	r5, [r4, #12]
 8009c72:	e7cd      	b.n	8009c10 <__smakebuf_r+0x18>
 8009c74:	08008c91 	.word	0x08008c91

08009c78 <__ascii_mbtowc>:
 8009c78:	b082      	sub	sp, #8
 8009c7a:	b901      	cbnz	r1, 8009c7e <__ascii_mbtowc+0x6>
 8009c7c:	a901      	add	r1, sp, #4
 8009c7e:	b142      	cbz	r2, 8009c92 <__ascii_mbtowc+0x1a>
 8009c80:	b14b      	cbz	r3, 8009c96 <__ascii_mbtowc+0x1e>
 8009c82:	7813      	ldrb	r3, [r2, #0]
 8009c84:	600b      	str	r3, [r1, #0]
 8009c86:	7812      	ldrb	r2, [r2, #0]
 8009c88:	1c10      	adds	r0, r2, #0
 8009c8a:	bf18      	it	ne
 8009c8c:	2001      	movne	r0, #1
 8009c8e:	b002      	add	sp, #8
 8009c90:	4770      	bx	lr
 8009c92:	4610      	mov	r0, r2
 8009c94:	e7fb      	b.n	8009c8e <__ascii_mbtowc+0x16>
 8009c96:	f06f 0001 	mvn.w	r0, #1
 8009c9a:	e7f8      	b.n	8009c8e <__ascii_mbtowc+0x16>

08009c9c <__malloc_lock>:
 8009c9c:	4770      	bx	lr

08009c9e <__malloc_unlock>:
 8009c9e:	4770      	bx	lr

08009ca0 <_read_r>:
 8009ca0:	b538      	push	{r3, r4, r5, lr}
 8009ca2:	4c07      	ldr	r4, [pc, #28]	; (8009cc0 <_read_r+0x20>)
 8009ca4:	4605      	mov	r5, r0
 8009ca6:	4608      	mov	r0, r1
 8009ca8:	4611      	mov	r1, r2
 8009caa:	2200      	movs	r2, #0
 8009cac:	6022      	str	r2, [r4, #0]
 8009cae:	461a      	mov	r2, r3
 8009cb0:	f7f8 fa69 	bl	8002186 <_read>
 8009cb4:	1c43      	adds	r3, r0, #1
 8009cb6:	d102      	bne.n	8009cbe <_read_r+0x1e>
 8009cb8:	6823      	ldr	r3, [r4, #0]
 8009cba:	b103      	cbz	r3, 8009cbe <_read_r+0x1e>
 8009cbc:	602b      	str	r3, [r5, #0]
 8009cbe:	bd38      	pop	{r3, r4, r5, pc}
 8009cc0:	20000710 	.word	0x20000710

08009cc4 <__ascii_wctomb>:
 8009cc4:	b149      	cbz	r1, 8009cda <__ascii_wctomb+0x16>
 8009cc6:	2aff      	cmp	r2, #255	; 0xff
 8009cc8:	bf85      	ittet	hi
 8009cca:	238a      	movhi	r3, #138	; 0x8a
 8009ccc:	6003      	strhi	r3, [r0, #0]
 8009cce:	700a      	strbls	r2, [r1, #0]
 8009cd0:	f04f 30ff 	movhi.w	r0, #4294967295
 8009cd4:	bf98      	it	ls
 8009cd6:	2001      	movls	r0, #1
 8009cd8:	4770      	bx	lr
 8009cda:	4608      	mov	r0, r1
 8009cdc:	4770      	bx	lr
	...

08009ce0 <_fstat_r>:
 8009ce0:	b538      	push	{r3, r4, r5, lr}
 8009ce2:	4c07      	ldr	r4, [pc, #28]	; (8009d00 <_fstat_r+0x20>)
 8009ce4:	2300      	movs	r3, #0
 8009ce6:	4605      	mov	r5, r0
 8009ce8:	4608      	mov	r0, r1
 8009cea:	4611      	mov	r1, r2
 8009cec:	6023      	str	r3, [r4, #0]
 8009cee:	f7f8 fa8f 	bl	8002210 <_fstat>
 8009cf2:	1c43      	adds	r3, r0, #1
 8009cf4:	d102      	bne.n	8009cfc <_fstat_r+0x1c>
 8009cf6:	6823      	ldr	r3, [r4, #0]
 8009cf8:	b103      	cbz	r3, 8009cfc <_fstat_r+0x1c>
 8009cfa:	602b      	str	r3, [r5, #0]
 8009cfc:	bd38      	pop	{r3, r4, r5, pc}
 8009cfe:	bf00      	nop
 8009d00:	20000710 	.word	0x20000710

08009d04 <_isatty_r>:
 8009d04:	b538      	push	{r3, r4, r5, lr}
 8009d06:	4c06      	ldr	r4, [pc, #24]	; (8009d20 <_isatty_r+0x1c>)
 8009d08:	2300      	movs	r3, #0
 8009d0a:	4605      	mov	r5, r0
 8009d0c:	4608      	mov	r0, r1
 8009d0e:	6023      	str	r3, [r4, #0]
 8009d10:	f7f8 fa8e 	bl	8002230 <_isatty>
 8009d14:	1c43      	adds	r3, r0, #1
 8009d16:	d102      	bne.n	8009d1e <_isatty_r+0x1a>
 8009d18:	6823      	ldr	r3, [r4, #0]
 8009d1a:	b103      	cbz	r3, 8009d1e <_isatty_r+0x1a>
 8009d1c:	602b      	str	r3, [r5, #0]
 8009d1e:	bd38      	pop	{r3, r4, r5, pc}
 8009d20:	20000710 	.word	0x20000710

08009d24 <_init>:
 8009d24:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009d26:	bf00      	nop
 8009d28:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8009d2a:	bc08      	pop	{r3}
 8009d2c:	469e      	mov	lr, r3
 8009d2e:	4770      	bx	lr

08009d30 <_fini>:
 8009d30:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009d32:	bf00      	nop
 8009d34:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8009d36:	bc08      	pop	{r3}
 8009d38:	469e      	mov	lr, r3
 8009d3a:	4770      	bx	lr
