platform=/usr/xilinx/Vitis/2023.2/base_platforms/xilinx_vck190_base_202320_1/xilinx_vck190_base_202320_1.xpfm
part=xcvc1902-vsva2197-2MP-e-S
relativeroot=/home/luanxinya/SVD/FPGA_test/128
original_argv=-c --mode hls --platform /usr/xilinx/Vitis/2023.2/base_platforms/xilinx_vck190_base_202320_1/xilinx_vck190_base_202320_1.xpfm --freqhz=450000000 --config pl/TopPL.cfg 

[hls]
clock=450000000Hz

