<stg><name>transMatrix</name>


<trans_list>

<trans id="764" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="917" from="2" to="4">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="918" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="916" from="3" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="769" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="921" from="5" to="7">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95_1" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="922" from="5" to="6">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95_1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="920" from="6" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="774" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="925" from="8" to="10">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95_2" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="926" from="8" to="9">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95_2" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="924" from="9" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="779" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="929" from="11" to="13">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95_3" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="930" from="11" to="12">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95_3" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="928" from="12" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="784" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="933" from="14" to="16">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95_4" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="934" from="14" to="15">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95_4" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="932" from="15" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="789" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="937" from="17" to="19">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95_5" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="938" from="17" to="18">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95_5" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="936" from="18" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="794" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="941" from="20" to="22">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95_6" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="942" from="20" to="21">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95_6" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="940" from="21" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="799" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="945" from="23" to="25">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95_7" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="946" from="23" to="24">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95_7" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="944" from="24" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="804" from="25" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="949" from="26" to="28">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95_8" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="950" from="26" to="27">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95_8" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="948" from="27" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="809" from="28" to="29">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="953" from="29" to="31">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95_9" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="954" from="29" to="30">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95_9" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="952" from="30" to="29">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="814" from="31" to="32">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="957" from="32" to="34">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95_10" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="958" from="32" to="33">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95_10" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="956" from="33" to="32">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="819" from="34" to="35">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="961" from="35" to="37">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95_11" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="962" from="35" to="36">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95_11" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="960" from="36" to="35">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="824" from="37" to="38">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="965" from="38" to="40">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95_12" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="966" from="38" to="39">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95_12" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="964" from="39" to="38">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="829" from="40" to="41">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="969" from="41" to="43">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95_13" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="970" from="41" to="42">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95_13" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="968" from="42" to="41">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="834" from="43" to="44">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="973" from="44" to="46">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95_14" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="974" from="44" to="45">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95_14" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="972" from="45" to="44">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="839" from="46" to="47">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="977" from="47" to="49">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95_15" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="978" from="47" to="48">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95_15" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="976" from="48" to="47">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="844" from="49" to="50">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="981" from="50" to="52">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95_16" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="982" from="50" to="51">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95_16" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="980" from="51" to="50">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="849" from="52" to="53">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="985" from="53" to="55">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95_17" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="986" from="53" to="54">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95_17" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="984" from="54" to="53">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="854" from="55" to="56">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="989" from="56" to="58">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95_18" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="990" from="56" to="57">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95_18" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="988" from="57" to="56">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="859" from="58" to="59">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="993" from="59" to="61">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95_19" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="994" from="59" to="60">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95_19" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="992" from="60" to="59">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="864" from="61" to="62">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="997" from="62" to="64">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95_20" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="998" from="62" to="63">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95_20" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="996" from="63" to="62">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="869" from="64" to="65">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1001" from="65" to="67">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95_21" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1002" from="65" to="66">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95_21" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1000" from="66" to="65">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="874" from="67" to="68">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1005" from="68" to="70">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95_22" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1006" from="68" to="69">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95_22" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1004" from="69" to="68">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="879" from="70" to="71">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1009" from="71" to="73">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95_23" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1010" from="71" to="72">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95_23" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1008" from="72" to="71">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="884" from="73" to="74">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1013" from="74" to="76">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95_24" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1014" from="74" to="75">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95_24" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1012" from="75" to="74">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="889" from="76" to="77">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1017" from="77" to="79">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95_25" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1018" from="77" to="78">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95_25" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1016" from="78" to="77">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="894" from="79" to="80">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1021" from="80" to="82">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95_26" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1022" from="80" to="81">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95_26" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1020" from="81" to="80">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="899" from="82" to="83">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1025" from="83" to="85">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95_27" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1026" from="83" to="84">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95_27" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1024" from="84" to="83">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="904" from="85" to="86">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1029" from="86" to="88">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95_28" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1030" from="86" to="87">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95_28" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1028" from="87" to="86">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="909" from="88" to="89">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1033" from="89" to="91">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95_29" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1034" from="89" to="90">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95_29" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1032" from="90" to="89">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="914" from="91" to="92">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="93" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph:0 %mat_b_addr_58 = getelementptr i32 %mat_b, i64, i64

]]></Node>
<StgValue><ssdm name="mat_b_addr_58"/></StgValue>
</operation>

<operation id="94" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph:1 %mat_b_addr_59 = getelementptr i32 %mat_b, i64, i64

]]></Node>
<StgValue><ssdm name="mat_b_addr_59"/></StgValue>
</operation>

<operation id="95" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="0" op_0_bw="0">
<![CDATA[
.lr.ph:2 %br_ln95 = br void %bb126

]]></Node>
<StgValue><ssdm name="br_ln95"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="96" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="6" op_0_bw="6" op_1_bw="0" op_2_bw="6" op_3_bw="0">
<![CDATA[
bb126:0 %j = phi i6 %add_ln95, void %bb126.split, i6, void %.lr.ph

]]></Node>
<StgValue><ssdm name="j"/></StgValue>
</operation>

<operation id="97" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
bb126:1 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32, i32, i32, i32, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="98" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
bb126:2 %icmp_ln95 = icmp_eq  i6 %j, i6

]]></Node>
<StgValue><ssdm name="icmp_ln95"/></StgValue>
</operation>

<operation id="99" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
bb126:3 %empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64, i64, i64

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="100" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
bb126:4 %br_ln95 = br i1 %icmp_ln95, void %bb126.split, void %bb125.preheader

]]></Node>
<StgValue><ssdm name="br_ln95"/></StgValue>
</operation>

<operation id="101" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="12" bw="64" op_0_bw="6">
<![CDATA[
bb126.split:0 %j_cast = zext i6 %j

]]></Node>
<StgValue><ssdm name="j_cast"/></StgValue>
</operation>

<operation id="102" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="13" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb126.split:1 %mat_b_addr = getelementptr i32 %mat_b, i64, i64 %j_cast

]]></Node>
<StgValue><ssdm name="mat_b_addr"/></StgValue>
</operation>

<operation id="103" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="14" bw="11" op_0_bw="11" op_1_bw="6" op_2_bw="5">
<![CDATA[
bb126.split:2 %tmp = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i6.i5, i6 %j, i5

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="104" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="15" bw="64" op_0_bw="11">
<![CDATA[
bb126.split:3 %zext_ln97 = zext i11 %tmp

]]></Node>
<StgValue><ssdm name="zext_ln97"/></StgValue>
</operation>

<operation id="105" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="16" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb126.split:4 %mat_b_addr_1 = getelementptr i32 %mat_b, i64, i64 %zext_ln97

]]></Node>
<StgValue><ssdm name="mat_b_addr_1"/></StgValue>
</operation>

<operation id="106" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="18" bw="32" op_0_bw="10">
<![CDATA[
bb126.split:6 %temp = load i10 %mat_b_addr

]]></Node>
<StgValue><ssdm name="temp"/></StgValue>
</operation>

<operation id="107" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="19" bw="32" op_0_bw="10">
<![CDATA[
bb126.split:7 %mat_b_load = load i10 %mat_b_addr_1

]]></Node>
<StgValue><ssdm name="mat_b_load"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="108" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
bb126.split:5 %specloopname_ln95 = specloopname void @_ssdm_op_SpecLoopName, void @empty_6

]]></Node>
<StgValue><ssdm name="specloopname_ln95"/></StgValue>
</operation>

<operation id="109" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="32" op_0_bw="10">
<![CDATA[
bb126.split:6 %temp = load i10 %mat_b_addr

]]></Node>
<StgValue><ssdm name="temp"/></StgValue>
</operation>

<operation id="110" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="32" op_0_bw="10">
<![CDATA[
bb126.split:7 %mat_b_load = load i10 %mat_b_addr_1

]]></Node>
<StgValue><ssdm name="mat_b_load"/></StgValue>
</operation>

<operation id="111" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="32" op_1_bw="10" op_2_bw="0">
<![CDATA[
bb126.split:8 %store_ln97 = store i32 %mat_b_load, i10 %mat_b_addr, i32 %temp

]]></Node>
<StgValue><ssdm name="store_ln97"/></StgValue>
</operation>

<operation id="112" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="32" op_1_bw="10" op_2_bw="0">
<![CDATA[
bb126.split:9 %store_ln98 = store i32 %temp, i10 %mat_b_addr_1, i32 %mat_b_load

]]></Node>
<StgValue><ssdm name="store_ln98"/></StgValue>
</operation>

<operation id="113" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
bb126.split:10 %add_ln95 = add i6 %j, i6

]]></Node>
<StgValue><ssdm name="add_ln95"/></StgValue>
</operation>

<operation id="114" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="0" op_0_bw="0">
<![CDATA[
bb126.split:11 %br_ln0 = br void %bb126

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="115" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="0" op_0_bw="0">
<![CDATA[
bb125.preheader:0 %br_ln0 = br void %bb125

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="116" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="6" op_0_bw="6" op_1_bw="0" op_2_bw="6" op_3_bw="0">
<![CDATA[
bb125:0 %j_1 = phi i6 %add_ln95_1, void %bb125.split, i6, void %bb125.preheader

]]></Node>
<StgValue><ssdm name="j_1"/></StgValue>
</operation>

<operation id="117" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
bb125:1 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32, i32, i32, i32, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="118" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
bb125:2 %icmp_ln95_1 = icmp_eq  i6 %j_1, i6

]]></Node>
<StgValue><ssdm name="icmp_ln95_1"/></StgValue>
</operation>

<operation id="119" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
bb125:3 %empty_15 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64, i64, i64

]]></Node>
<StgValue><ssdm name="empty_15"/></StgValue>
</operation>

<operation id="120" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
bb125:4 %br_ln95 = br i1 %icmp_ln95_1, void %bb125.split, void %bb124.preheader

]]></Node>
<StgValue><ssdm name="br_ln95"/></StgValue>
</operation>

<operation id="121" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
bb125.split:0 %xor_ln96 = xor i6 %j_1, i6

]]></Node>
<StgValue><ssdm name="xor_ln96"/></StgValue>
</operation>

<operation id="122" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="64" op_0_bw="6">
<![CDATA[
bb125.split:1 %zext_ln96 = zext i6 %xor_ln96

]]></Node>
<StgValue><ssdm name="zext_ln96"/></StgValue>
</operation>

<operation id="123" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb125.split:2 %mat_b_addr_2 = getelementptr i32 %mat_b, i64, i64 %zext_ln96

]]></Node>
<StgValue><ssdm name="mat_b_addr_2"/></StgValue>
</operation>

<operation id="124" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="11" op_0_bw="11" op_1_bw="6" op_2_bw="5">
<![CDATA[
bb125.split:3 %tmp_1 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i6.i5, i6 %j_1, i5

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="125" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
bb125.split:4 %or_ln97 = or i11 %tmp_1, i11

]]></Node>
<StgValue><ssdm name="or_ln97"/></StgValue>
</operation>

<operation id="126" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="64" op_0_bw="64" op_1_bw="53" op_2_bw="11">
<![CDATA[
bb125.split:5 %tmp_2 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i53.i11, i53, i11 %or_ln97

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="127" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb125.split:6 %mat_b_addr_3 = getelementptr i32 %mat_b, i64, i64 %tmp_2

]]></Node>
<StgValue><ssdm name="mat_b_addr_3"/></StgValue>
</operation>

<operation id="128" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="32" op_0_bw="10">
<![CDATA[
bb125.split:8 %temp_1 = load i10 %mat_b_addr_2

]]></Node>
<StgValue><ssdm name="temp_1"/></StgValue>
</operation>

<operation id="129" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="32" op_0_bw="10">
<![CDATA[
bb125.split:9 %mat_b_load_2 = load i10 %mat_b_addr_3

]]></Node>
<StgValue><ssdm name="mat_b_load_2"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="130" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
bb125.split:7 %specloopname_ln95 = specloopname void @_ssdm_op_SpecLoopName, void @empty_6

]]></Node>
<StgValue><ssdm name="specloopname_ln95"/></StgValue>
</operation>

<operation id="131" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="32" op_0_bw="10">
<![CDATA[
bb125.split:8 %temp_1 = load i10 %mat_b_addr_2

]]></Node>
<StgValue><ssdm name="temp_1"/></StgValue>
</operation>

<operation id="132" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="32" op_0_bw="10">
<![CDATA[
bb125.split:9 %mat_b_load_2 = load i10 %mat_b_addr_3

]]></Node>
<StgValue><ssdm name="mat_b_load_2"/></StgValue>
</operation>

<operation id="133" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="0" op_0_bw="32" op_1_bw="10" op_2_bw="0">
<![CDATA[
bb125.split:10 %store_ln97 = store i32 %mat_b_load_2, i10 %mat_b_addr_2, i32 %temp_1

]]></Node>
<StgValue><ssdm name="store_ln97"/></StgValue>
</operation>

<operation id="134" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="0" op_0_bw="32" op_1_bw="10" op_2_bw="0">
<![CDATA[
bb125.split:11 %store_ln98 = store i32 %temp_1, i10 %mat_b_addr_3, i32 %mat_b_load_2

]]></Node>
<StgValue><ssdm name="store_ln98"/></StgValue>
</operation>

<operation id="135" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
bb125.split:12 %add_ln95_1 = add i6 %j_1, i6

]]></Node>
<StgValue><ssdm name="add_ln95_1"/></StgValue>
</operation>

<operation id="136" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="0" op_0_bw="0">
<![CDATA[
bb125.split:13 %br_ln0 = br void %bb125

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="137" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="0" op_0_bw="0">
<![CDATA[
bb124.preheader:0 %br_ln0 = br void %bb124

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="138" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="6" op_0_bw="6" op_1_bw="0" op_2_bw="6" op_3_bw="0">
<![CDATA[
bb124:0 %j_2 = phi i6 %add_ln95_2, void %bb124.split, i6, void %bb124.preheader

]]></Node>
<StgValue><ssdm name="j_2"/></StgValue>
</operation>

<operation id="139" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
bb124:1 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32, i32, i32, i32, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="140" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
bb124:2 %icmp_ln95_2 = icmp_eq  i6 %j_2, i6

]]></Node>
<StgValue><ssdm name="icmp_ln95_2"/></StgValue>
</operation>

<operation id="141" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
bb124:3 %empty_16 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64, i64, i64

]]></Node>
<StgValue><ssdm name="empty_16"/></StgValue>
</operation>

<operation id="142" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
bb124:4 %br_ln95 = br i1 %icmp_ln95_2, void %bb124.split, void %bb123.preheader

]]></Node>
<StgValue><ssdm name="br_ln95"/></StgValue>
</operation>

<operation id="143" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="64" op_0_bw="64" op_1_bw="58" op_2_bw="6">
<![CDATA[
bb124.split:0 %tmp_3 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i58.i6, i58, i6 %j_2

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="144" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb124.split:1 %mat_b_addr_4 = getelementptr i32 %mat_b, i64, i64 %tmp_3

]]></Node>
<StgValue><ssdm name="mat_b_addr_4"/></StgValue>
</operation>

<operation id="145" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="11" op_0_bw="11" op_1_bw="6" op_2_bw="5">
<![CDATA[
bb124.split:2 %tmp_4 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i6.i5, i6 %j_2, i5

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="146" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
bb124.split:3 %or_ln97_1 = or i11 %tmp_4, i11

]]></Node>
<StgValue><ssdm name="or_ln97_1"/></StgValue>
</operation>

<operation id="147" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="64" op_0_bw="64" op_1_bw="53" op_2_bw="11">
<![CDATA[
bb124.split:4 %tmp_5 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i53.i11, i53, i11 %or_ln97_1

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="148" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb124.split:5 %mat_b_addr_5 = getelementptr i32 %mat_b, i64, i64 %tmp_5

]]></Node>
<StgValue><ssdm name="mat_b_addr_5"/></StgValue>
</operation>

<operation id="149" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="32" op_0_bw="10">
<![CDATA[
bb124.split:7 %temp_2 = load i10 %mat_b_addr_4

]]></Node>
<StgValue><ssdm name="temp_2"/></StgValue>
</operation>

<operation id="150" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="32" op_0_bw="10">
<![CDATA[
bb124.split:8 %mat_b_load_4 = load i10 %mat_b_addr_5

]]></Node>
<StgValue><ssdm name="mat_b_load_4"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="151" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
bb124.split:6 %specloopname_ln95 = specloopname void @_ssdm_op_SpecLoopName, void @empty_6

]]></Node>
<StgValue><ssdm name="specloopname_ln95"/></StgValue>
</operation>

<operation id="152" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="32" op_0_bw="10">
<![CDATA[
bb124.split:7 %temp_2 = load i10 %mat_b_addr_4

]]></Node>
<StgValue><ssdm name="temp_2"/></StgValue>
</operation>

<operation id="153" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="32" op_0_bw="10">
<![CDATA[
bb124.split:8 %mat_b_load_4 = load i10 %mat_b_addr_5

]]></Node>
<StgValue><ssdm name="mat_b_load_4"/></StgValue>
</operation>

<operation id="154" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="0" op_0_bw="32" op_1_bw="10" op_2_bw="0">
<![CDATA[
bb124.split:9 %store_ln97 = store i32 %mat_b_load_4, i10 %mat_b_addr_4, i32 %temp_2

]]></Node>
<StgValue><ssdm name="store_ln97"/></StgValue>
</operation>

<operation id="155" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="0" op_0_bw="32" op_1_bw="10" op_2_bw="0">
<![CDATA[
bb124.split:10 %store_ln98 = store i32 %temp_2, i10 %mat_b_addr_5, i32 %mat_b_load_4

]]></Node>
<StgValue><ssdm name="store_ln98"/></StgValue>
</operation>

<operation id="156" st_id="9" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
bb124.split:11 %add_ln95_2 = add i6 %j_2, i6

]]></Node>
<StgValue><ssdm name="add_ln95_2"/></StgValue>
</operation>

<operation id="157" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="0" op_0_bw="0">
<![CDATA[
bb124.split:12 %br_ln0 = br void %bb124

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="158" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="0" op_0_bw="0">
<![CDATA[
bb123.preheader:0 %br_ln0 = br void %bb123

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="159" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="6" op_0_bw="6" op_1_bw="0" op_2_bw="6" op_3_bw="0">
<![CDATA[
bb123:0 %j_3 = phi i6 %add_ln95_3, void %bb123.split, i6, void %bb123.preheader

]]></Node>
<StgValue><ssdm name="j_3"/></StgValue>
</operation>

<operation id="160" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
bb123:1 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32, i32, i32, i32, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="161" st_id="11" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
bb123:2 %icmp_ln95_3 = icmp_eq  i6 %j_3, i6

]]></Node>
<StgValue><ssdm name="icmp_ln95_3"/></StgValue>
</operation>

<operation id="162" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
bb123:3 %empty_17 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64, i64, i64

]]></Node>
<StgValue><ssdm name="empty_17"/></StgValue>
</operation>

<operation id="163" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
bb123:4 %br_ln95 = br i1 %icmp_ln95_3, void %bb123.split, void %bb122.preheader

]]></Node>
<StgValue><ssdm name="br_ln95"/></StgValue>
</operation>

<operation id="164" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
bb123.split:0 %xor_ln96_1 = xor i6 %j_3, i6

]]></Node>
<StgValue><ssdm name="xor_ln96_1"/></StgValue>
</operation>

<operation id="165" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="7" op_0_bw="6">
<![CDATA[
bb123.split:1 %sext_ln96 = sext i6 %xor_ln96_1

]]></Node>
<StgValue><ssdm name="sext_ln96"/></StgValue>
</operation>

<operation id="166" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="64" op_0_bw="7">
<![CDATA[
bb123.split:2 %zext_ln96_1 = zext i7 %sext_ln96

]]></Node>
<StgValue><ssdm name="zext_ln96_1"/></StgValue>
</operation>

<operation id="167" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb123.split:3 %mat_b_addr_6 = getelementptr i32 %mat_b, i64, i64 %zext_ln96_1

]]></Node>
<StgValue><ssdm name="mat_b_addr_6"/></StgValue>
</operation>

<operation id="168" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="11" op_0_bw="11" op_1_bw="6" op_2_bw="5">
<![CDATA[
bb123.split:4 %tmp_6 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i6.i5, i6 %j_3, i5

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="169" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
bb123.split:5 %or_ln97_2 = or i11 %tmp_6, i11

]]></Node>
<StgValue><ssdm name="or_ln97_2"/></StgValue>
</operation>

<operation id="170" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="64" op_0_bw="64" op_1_bw="53" op_2_bw="11">
<![CDATA[
bb123.split:6 %tmp_7 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i53.i11, i53, i11 %or_ln97_2

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="171" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb123.split:7 %mat_b_addr_7 = getelementptr i32 %mat_b, i64, i64 %tmp_7

]]></Node>
<StgValue><ssdm name="mat_b_addr_7"/></StgValue>
</operation>

<operation id="172" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="32" op_0_bw="10">
<![CDATA[
bb123.split:9 %temp_3 = load i10 %mat_b_addr_6

]]></Node>
<StgValue><ssdm name="temp_3"/></StgValue>
</operation>

<operation id="173" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="32" op_0_bw="10">
<![CDATA[
bb123.split:10 %mat_b_load_6 = load i10 %mat_b_addr_7

]]></Node>
<StgValue><ssdm name="mat_b_load_6"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="174" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
bb123.split:8 %specloopname_ln95 = specloopname void @_ssdm_op_SpecLoopName, void @empty_6

]]></Node>
<StgValue><ssdm name="specloopname_ln95"/></StgValue>
</operation>

<operation id="175" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="32" op_0_bw="10">
<![CDATA[
bb123.split:9 %temp_3 = load i10 %mat_b_addr_6

]]></Node>
<StgValue><ssdm name="temp_3"/></StgValue>
</operation>

<operation id="176" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="32" op_0_bw="10">
<![CDATA[
bb123.split:10 %mat_b_load_6 = load i10 %mat_b_addr_7

]]></Node>
<StgValue><ssdm name="mat_b_load_6"/></StgValue>
</operation>

<operation id="177" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="0" op_0_bw="32" op_1_bw="10" op_2_bw="0">
<![CDATA[
bb123.split:11 %store_ln97 = store i32 %mat_b_load_6, i10 %mat_b_addr_6, i32 %temp_3

]]></Node>
<StgValue><ssdm name="store_ln97"/></StgValue>
</operation>

<operation id="178" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="0" op_0_bw="32" op_1_bw="10" op_2_bw="0">
<![CDATA[
bb123.split:12 %store_ln98 = store i32 %temp_3, i10 %mat_b_addr_7, i32 %mat_b_load_6

]]></Node>
<StgValue><ssdm name="store_ln98"/></StgValue>
</operation>

<operation id="179" st_id="12" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
bb123.split:13 %add_ln95_3 = add i6 %j_3, i6

]]></Node>
<StgValue><ssdm name="add_ln95_3"/></StgValue>
</operation>

<operation id="180" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="0" op_0_bw="0">
<![CDATA[
bb123.split:14 %br_ln0 = br void %bb123

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="181" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="0" op_0_bw="0">
<![CDATA[
bb122.preheader:0 %br_ln0 = br void %bb122

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="182" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="6" op_0_bw="6" op_1_bw="0" op_2_bw="6" op_3_bw="0">
<![CDATA[
bb122:0 %j_4 = phi i6 %add_ln95_4, void %bb122.split, i6, void %bb122.preheader

]]></Node>
<StgValue><ssdm name="j_4"/></StgValue>
</operation>

<operation id="183" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
bb122:1 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32, i32, i32, i32, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="184" st_id="14" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
bb122:2 %icmp_ln95_4 = icmp_eq  i6 %j_4, i6

]]></Node>
<StgValue><ssdm name="icmp_ln95_4"/></StgValue>
</operation>

<operation id="185" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
bb122:3 %empty_18 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64, i64, i64

]]></Node>
<StgValue><ssdm name="empty_18"/></StgValue>
</operation>

<operation id="186" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
bb122:4 %br_ln95 = br i1 %icmp_ln95_4, void %bb122.split, void %bb121.preheader

]]></Node>
<StgValue><ssdm name="br_ln95"/></StgValue>
</operation>

<operation id="187" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="64" op_0_bw="64" op_1_bw="58" op_2_bw="6">
<![CDATA[
bb122.split:0 %tmp_8 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i58.i6, i58, i6 %j_4

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="188" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb122.split:1 %mat_b_addr_8 = getelementptr i32 %mat_b, i64, i64 %tmp_8

]]></Node>
<StgValue><ssdm name="mat_b_addr_8"/></StgValue>
</operation>

<operation id="189" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="11" op_0_bw="11" op_1_bw="6" op_2_bw="5">
<![CDATA[
bb122.split:2 %tmp_9 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i6.i5, i6 %j_4, i5

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="190" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
bb122.split:3 %or_ln97_3 = or i11 %tmp_9, i11

]]></Node>
<StgValue><ssdm name="or_ln97_3"/></StgValue>
</operation>

<operation id="191" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="64" op_0_bw="64" op_1_bw="53" op_2_bw="11">
<![CDATA[
bb122.split:4 %tmp_s = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i53.i11, i53, i11 %or_ln97_3

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="192" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb122.split:5 %mat_b_addr_9 = getelementptr i32 %mat_b, i64, i64 %tmp_s

]]></Node>
<StgValue><ssdm name="mat_b_addr_9"/></StgValue>
</operation>

<operation id="193" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="32" op_0_bw="10">
<![CDATA[
bb122.split:7 %temp_4 = load i10 %mat_b_addr_8

]]></Node>
<StgValue><ssdm name="temp_4"/></StgValue>
</operation>

<operation id="194" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="32" op_0_bw="10">
<![CDATA[
bb122.split:8 %mat_b_load_8 = load i10 %mat_b_addr_9

]]></Node>
<StgValue><ssdm name="mat_b_load_8"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="195" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
bb122.split:6 %specloopname_ln95 = specloopname void @_ssdm_op_SpecLoopName, void @empty_6

]]></Node>
<StgValue><ssdm name="specloopname_ln95"/></StgValue>
</operation>

<operation id="196" st_id="15" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="32" op_0_bw="10">
<![CDATA[
bb122.split:7 %temp_4 = load i10 %mat_b_addr_8

]]></Node>
<StgValue><ssdm name="temp_4"/></StgValue>
</operation>

<operation id="197" st_id="15" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="32" op_0_bw="10">
<![CDATA[
bb122.split:8 %mat_b_load_8 = load i10 %mat_b_addr_9

]]></Node>
<StgValue><ssdm name="mat_b_load_8"/></StgValue>
</operation>

<operation id="198" st_id="15" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="0" op_0_bw="32" op_1_bw="10" op_2_bw="0">
<![CDATA[
bb122.split:9 %store_ln97 = store i32 %mat_b_load_8, i10 %mat_b_addr_8, i32 %temp_4

]]></Node>
<StgValue><ssdm name="store_ln97"/></StgValue>
</operation>

<operation id="199" st_id="15" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="0" op_0_bw="32" op_1_bw="10" op_2_bw="0">
<![CDATA[
bb122.split:10 %store_ln98 = store i32 %temp_4, i10 %mat_b_addr_9, i32 %mat_b_load_8

]]></Node>
<StgValue><ssdm name="store_ln98"/></StgValue>
</operation>

<operation id="200" st_id="15" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
bb122.split:11 %add_ln95_4 = add i6 %j_4, i6

]]></Node>
<StgValue><ssdm name="add_ln95_4"/></StgValue>
</operation>

<operation id="201" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="0" op_0_bw="0">
<![CDATA[
bb122.split:12 %br_ln0 = br void %bb122

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="202" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="0" op_0_bw="0">
<![CDATA[
bb121.preheader:0 %br_ln0 = br void %bb121

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="203" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="6" op_0_bw="6" op_1_bw="0" op_2_bw="6" op_3_bw="0">
<![CDATA[
bb121:0 %j_5 = phi i6 %add_ln95_5, void %bb121.split, i6, void %bb121.preheader

]]></Node>
<StgValue><ssdm name="j_5"/></StgValue>
</operation>

<operation id="204" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
bb121:1 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32, i32, i32, i32, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="205" st_id="17" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
bb121:2 %icmp_ln95_5 = icmp_eq  i6 %j_5, i6

]]></Node>
<StgValue><ssdm name="icmp_ln95_5"/></StgValue>
</operation>

<operation id="206" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
bb121:3 %empty_19 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64, i64, i64

]]></Node>
<StgValue><ssdm name="empty_19"/></StgValue>
</operation>

<operation id="207" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
bb121:4 %br_ln95 = br i1 %icmp_ln95_5, void %bb121.split, void %bb120.preheader

]]></Node>
<StgValue><ssdm name="br_ln95"/></StgValue>
</operation>

<operation id="208" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="8" op_0_bw="6">
<![CDATA[
bb121.split:0 %zext_ln96_2 = zext i6 %j_5

]]></Node>
<StgValue><ssdm name="zext_ln96_2"/></StgValue>
</operation>

<operation id="209" st_id="17" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
bb121.split:1 %add_ln96 = add i8 %zext_ln96_2, i8

]]></Node>
<StgValue><ssdm name="add_ln96"/></StgValue>
</operation>

<operation id="210" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="64" op_0_bw="8">
<![CDATA[
bb121.split:2 %zext_ln96_3 = zext i8 %add_ln96

]]></Node>
<StgValue><ssdm name="zext_ln96_3"/></StgValue>
</operation>

<operation id="211" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb121.split:3 %mat_b_addr_10 = getelementptr i32 %mat_b, i64, i64 %zext_ln96_3

]]></Node>
<StgValue><ssdm name="mat_b_addr_10"/></StgValue>
</operation>

<operation id="212" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="11" op_0_bw="11" op_1_bw="6" op_2_bw="5">
<![CDATA[
bb121.split:4 %tmp_10 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i6.i5, i6 %j_5, i5

]]></Node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>

<operation id="213" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
bb121.split:5 %or_ln97_4 = or i11 %tmp_10, i11

]]></Node>
<StgValue><ssdm name="or_ln97_4"/></StgValue>
</operation>

<operation id="214" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="64" op_0_bw="64" op_1_bw="53" op_2_bw="11">
<![CDATA[
bb121.split:6 %tmp_11 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i53.i11, i53, i11 %or_ln97_4

]]></Node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>

<operation id="215" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb121.split:7 %mat_b_addr_11 = getelementptr i32 %mat_b, i64, i64 %tmp_11

]]></Node>
<StgValue><ssdm name="mat_b_addr_11"/></StgValue>
</operation>

<operation id="216" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="32" op_0_bw="10">
<![CDATA[
bb121.split:9 %temp_5 = load i10 %mat_b_addr_10

]]></Node>
<StgValue><ssdm name="temp_5"/></StgValue>
</operation>

<operation id="217" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="32" op_0_bw="10">
<![CDATA[
bb121.split:10 %mat_b_load_10 = load i10 %mat_b_addr_11

]]></Node>
<StgValue><ssdm name="mat_b_load_10"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="218" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
bb121.split:8 %specloopname_ln95 = specloopname void @_ssdm_op_SpecLoopName, void @empty_6

]]></Node>
<StgValue><ssdm name="specloopname_ln95"/></StgValue>
</operation>

<operation id="219" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="32" op_0_bw="10">
<![CDATA[
bb121.split:9 %temp_5 = load i10 %mat_b_addr_10

]]></Node>
<StgValue><ssdm name="temp_5"/></StgValue>
</operation>

<operation id="220" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="32" op_0_bw="10">
<![CDATA[
bb121.split:10 %mat_b_load_10 = load i10 %mat_b_addr_11

]]></Node>
<StgValue><ssdm name="mat_b_load_10"/></StgValue>
</operation>

<operation id="221" st_id="18" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="0" op_0_bw="32" op_1_bw="10" op_2_bw="0">
<![CDATA[
bb121.split:11 %store_ln97 = store i32 %mat_b_load_10, i10 %mat_b_addr_10, i32 %temp_5

]]></Node>
<StgValue><ssdm name="store_ln97"/></StgValue>
</operation>

<operation id="222" st_id="18" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="0" op_0_bw="32" op_1_bw="10" op_2_bw="0">
<![CDATA[
bb121.split:12 %store_ln98 = store i32 %temp_5, i10 %mat_b_addr_11, i32 %mat_b_load_10

]]></Node>
<StgValue><ssdm name="store_ln98"/></StgValue>
</operation>

<operation id="223" st_id="18" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
bb121.split:13 %add_ln95_5 = add i6 %j_5, i6

]]></Node>
<StgValue><ssdm name="add_ln95_5"/></StgValue>
</operation>

<operation id="224" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="0" op_0_bw="0">
<![CDATA[
bb121.split:14 %br_ln0 = br void %bb121

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="225" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="0" op_0_bw="0">
<![CDATA[
bb120.preheader:0 %br_ln0 = br void %bb120

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="226" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="6" op_0_bw="6" op_1_bw="0" op_2_bw="6" op_3_bw="0">
<![CDATA[
bb120:0 %j_6 = phi i6 %add_ln95_6, void %bb120.split, i6, void %bb120.preheader

]]></Node>
<StgValue><ssdm name="j_6"/></StgValue>
</operation>

<operation id="227" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
bb120:1 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32, i32, i32, i32, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="228" st_id="20" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
bb120:2 %icmp_ln95_6 = icmp_eq  i6 %j_6, i6

]]></Node>
<StgValue><ssdm name="icmp_ln95_6"/></StgValue>
</operation>

<operation id="229" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
bb120:3 %empty_20 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64, i64, i64

]]></Node>
<StgValue><ssdm name="empty_20"/></StgValue>
</operation>

<operation id="230" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
bb120:4 %br_ln95 = br i1 %icmp_ln95_6, void %bb120.split, void %bb119.preheader

]]></Node>
<StgValue><ssdm name="br_ln95"/></StgValue>
</operation>

<operation id="231" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="64" op_0_bw="64" op_1_bw="58" op_2_bw="6">
<![CDATA[
bb120.split:0 %tmp_12 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i58.i6, i58, i6 %j_6

]]></Node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>

<operation id="232" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb120.split:1 %mat_b_addr_12 = getelementptr i32 %mat_b, i64, i64 %tmp_12

]]></Node>
<StgValue><ssdm name="mat_b_addr_12"/></StgValue>
</operation>

<operation id="233" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="11" op_0_bw="11" op_1_bw="6" op_2_bw="5">
<![CDATA[
bb120.split:2 %tmp_13 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i6.i5, i6 %j_6, i5

]]></Node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>

<operation id="234" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
bb120.split:3 %or_ln97_5 = or i11 %tmp_13, i11

]]></Node>
<StgValue><ssdm name="or_ln97_5"/></StgValue>
</operation>

<operation id="235" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="152" bw="64" op_0_bw="64" op_1_bw="53" op_2_bw="11">
<![CDATA[
bb120.split:4 %tmp_14 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i53.i11, i53, i11 %or_ln97_5

]]></Node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>

<operation id="236" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb120.split:5 %mat_b_addr_13 = getelementptr i32 %mat_b, i64, i64 %tmp_14

]]></Node>
<StgValue><ssdm name="mat_b_addr_13"/></StgValue>
</operation>

<operation id="237" st_id="20" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="32" op_0_bw="10">
<![CDATA[
bb120.split:7 %temp_6 = load i10 %mat_b_addr_12

]]></Node>
<StgValue><ssdm name="temp_6"/></StgValue>
</operation>

<operation id="238" st_id="20" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="32" op_0_bw="10">
<![CDATA[
bb120.split:8 %mat_b_load_12 = load i10 %mat_b_addr_13

]]></Node>
<StgValue><ssdm name="mat_b_load_12"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="239" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
bb120.split:6 %specloopname_ln95 = specloopname void @_ssdm_op_SpecLoopName, void @empty_6

]]></Node>
<StgValue><ssdm name="specloopname_ln95"/></StgValue>
</operation>

<operation id="240" st_id="21" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="32" op_0_bw="10">
<![CDATA[
bb120.split:7 %temp_6 = load i10 %mat_b_addr_12

]]></Node>
<StgValue><ssdm name="temp_6"/></StgValue>
</operation>

<operation id="241" st_id="21" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="32" op_0_bw="10">
<![CDATA[
bb120.split:8 %mat_b_load_12 = load i10 %mat_b_addr_13

]]></Node>
<StgValue><ssdm name="mat_b_load_12"/></StgValue>
</operation>

<operation id="242" st_id="21" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="0" op_0_bw="32" op_1_bw="10" op_2_bw="0">
<![CDATA[
bb120.split:9 %store_ln97 = store i32 %mat_b_load_12, i10 %mat_b_addr_12, i32 %temp_6

]]></Node>
<StgValue><ssdm name="store_ln97"/></StgValue>
</operation>

<operation id="243" st_id="21" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="0" op_0_bw="32" op_1_bw="10" op_2_bw="0">
<![CDATA[
bb120.split:10 %store_ln98 = store i32 %temp_6, i10 %mat_b_addr_13, i32 %mat_b_load_12

]]></Node>
<StgValue><ssdm name="store_ln98"/></StgValue>
</operation>

<operation id="244" st_id="21" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
bb120.split:11 %add_ln95_6 = add i6 %j_6, i6

]]></Node>
<StgValue><ssdm name="add_ln95_6"/></StgValue>
</operation>

<operation id="245" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="0" op_0_bw="0">
<![CDATA[
bb120.split:12 %br_ln0 = br void %bb120

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="246" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="0" op_0_bw="0">
<![CDATA[
bb119.preheader:0 %br_ln0 = br void %bb119

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="247" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="6" op_0_bw="6" op_1_bw="0" op_2_bw="6" op_3_bw="0">
<![CDATA[
bb119:0 %j_7 = phi i6 %add_ln95_7, void %bb119.split, i6, void %bb119.preheader

]]></Node>
<StgValue><ssdm name="j_7"/></StgValue>
</operation>

<operation id="248" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
bb119:1 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32, i32, i32, i32, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="249" st_id="23" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
bb119:2 %icmp_ln95_7 = icmp_eq  i6 %j_7, i6

]]></Node>
<StgValue><ssdm name="icmp_ln95_7"/></StgValue>
</operation>

<operation id="250" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
bb119:3 %empty_21 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64, i64, i64

]]></Node>
<StgValue><ssdm name="empty_21"/></StgValue>
</operation>

<operation id="251" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
bb119:4 %br_ln95 = br i1 %icmp_ln95_7, void %bb119.split, void %bb118.preheader

]]></Node>
<StgValue><ssdm name="br_ln95"/></StgValue>
</operation>

<operation id="252" st_id="23" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
bb119.split:0 %xor_ln96_2 = xor i6 %j_7, i6

]]></Node>
<StgValue><ssdm name="xor_ln96_2"/></StgValue>
</operation>

<operation id="253" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="171" bw="8" op_0_bw="6">
<![CDATA[
bb119.split:1 %sext_ln96_1 = sext i6 %xor_ln96_2

]]></Node>
<StgValue><ssdm name="sext_ln96_1"/></StgValue>
</operation>

<operation id="254" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="172" bw="64" op_0_bw="8">
<![CDATA[
bb119.split:2 %zext_ln96_4 = zext i8 %sext_ln96_1

]]></Node>
<StgValue><ssdm name="zext_ln96_4"/></StgValue>
</operation>

<operation id="255" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="173" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb119.split:3 %mat_b_addr_14 = getelementptr i32 %mat_b, i64, i64 %zext_ln96_4

]]></Node>
<StgValue><ssdm name="mat_b_addr_14"/></StgValue>
</operation>

<operation id="256" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="174" bw="11" op_0_bw="11" op_1_bw="6" op_2_bw="5">
<![CDATA[
bb119.split:4 %tmp_15 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i6.i5, i6 %j_7, i5

]]></Node>
<StgValue><ssdm name="tmp_15"/></StgValue>
</operation>

<operation id="257" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="175" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
bb119.split:5 %or_ln97_6 = or i11 %tmp_15, i11

]]></Node>
<StgValue><ssdm name="or_ln97_6"/></StgValue>
</operation>

<operation id="258" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="176" bw="64" op_0_bw="64" op_1_bw="53" op_2_bw="11">
<![CDATA[
bb119.split:6 %tmp_16 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i53.i11, i53, i11 %or_ln97_6

]]></Node>
<StgValue><ssdm name="tmp_16"/></StgValue>
</operation>

<operation id="259" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="177" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb119.split:7 %mat_b_addr_15 = getelementptr i32 %mat_b, i64, i64 %tmp_16

]]></Node>
<StgValue><ssdm name="mat_b_addr_15"/></StgValue>
</operation>

<operation id="260" st_id="23" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="179" bw="32" op_0_bw="10">
<![CDATA[
bb119.split:9 %temp_7 = load i10 %mat_b_addr_14

]]></Node>
<StgValue><ssdm name="temp_7"/></StgValue>
</operation>

<operation id="261" st_id="23" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="180" bw="32" op_0_bw="10">
<![CDATA[
bb119.split:10 %mat_b_load_14 = load i10 %mat_b_addr_15

]]></Node>
<StgValue><ssdm name="mat_b_load_14"/></StgValue>
</operation>

<operation id="262" st_id="23" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="183" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
bb119.split:13 %add_ln95_7 = add i6 %j_7, i6

]]></Node>
<StgValue><ssdm name="add_ln95_7"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="263" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
bb119.split:8 %specloopname_ln95 = specloopname void @_ssdm_op_SpecLoopName, void @empty_6

]]></Node>
<StgValue><ssdm name="specloopname_ln95"/></StgValue>
</operation>

<operation id="264" st_id="24" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="32" op_0_bw="10">
<![CDATA[
bb119.split:9 %temp_7 = load i10 %mat_b_addr_14

]]></Node>
<StgValue><ssdm name="temp_7"/></StgValue>
</operation>

<operation id="265" st_id="24" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="32" op_0_bw="10">
<![CDATA[
bb119.split:10 %mat_b_load_14 = load i10 %mat_b_addr_15

]]></Node>
<StgValue><ssdm name="mat_b_load_14"/></StgValue>
</operation>

<operation id="266" st_id="24" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="0" op_0_bw="32" op_1_bw="10" op_2_bw="0">
<![CDATA[
bb119.split:11 %store_ln97 = store i32 %mat_b_load_14, i10 %mat_b_addr_14, i32 %temp_7

]]></Node>
<StgValue><ssdm name="store_ln97"/></StgValue>
</operation>

<operation id="267" st_id="24" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="0" op_0_bw="32" op_1_bw="10" op_2_bw="0">
<![CDATA[
bb119.split:12 %store_ln98 = store i32 %temp_7, i10 %mat_b_addr_15, i32 %mat_b_load_14

]]></Node>
<StgValue><ssdm name="store_ln98"/></StgValue>
</operation>

<operation id="268" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="0" op_0_bw="0">
<![CDATA[
bb119.split:14 %br_ln0 = br void %bb119

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="269" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="0" op_0_bw="0">
<![CDATA[
bb118.preheader:0 %br_ln0 = br void %bb118

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="270" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="6" op_0_bw="6" op_1_bw="0" op_2_bw="6" op_3_bw="0">
<![CDATA[
bb118:0 %j_8 = phi i6 %add_ln95_8, void %bb118.split, i6, void %bb118.preheader

]]></Node>
<StgValue><ssdm name="j_8"/></StgValue>
</operation>

<operation id="271" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="189" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
bb118:1 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32, i32, i32, i32, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="272" st_id="26" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
bb118:2 %icmp_ln95_8 = icmp_eq  i6 %j_8, i6

]]></Node>
<StgValue><ssdm name="icmp_ln95_8"/></StgValue>
</operation>

<operation id="273" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
bb118:3 %empty_22 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64, i64, i64

]]></Node>
<StgValue><ssdm name="empty_22"/></StgValue>
</operation>

<operation id="274" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
bb118:4 %br_ln95 = br i1 %icmp_ln95_8, void %bb118.split, void %bb117.preheader

]]></Node>
<StgValue><ssdm name="br_ln95"/></StgValue>
</operation>

<operation id="275" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="194" bw="64" op_0_bw="64" op_1_bw="58" op_2_bw="6">
<![CDATA[
bb118.split:0 %tmp_17 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i58.i6, i58, i6 %j_8

]]></Node>
<StgValue><ssdm name="tmp_17"/></StgValue>
</operation>

<operation id="276" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="195" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb118.split:1 %mat_b_addr_16 = getelementptr i32 %mat_b, i64, i64 %tmp_17

]]></Node>
<StgValue><ssdm name="mat_b_addr_16"/></StgValue>
</operation>

<operation id="277" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="196" bw="11" op_0_bw="11" op_1_bw="6" op_2_bw="5">
<![CDATA[
bb118.split:2 %tmp_18 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i6.i5, i6 %j_8, i5

]]></Node>
<StgValue><ssdm name="tmp_18"/></StgValue>
</operation>

<operation id="278" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="197" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
bb118.split:3 %or_ln97_7 = or i11 %tmp_18, i11

]]></Node>
<StgValue><ssdm name="or_ln97_7"/></StgValue>
</operation>

<operation id="279" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="198" bw="64" op_0_bw="64" op_1_bw="53" op_2_bw="11">
<![CDATA[
bb118.split:4 %tmp_19 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i53.i11, i53, i11 %or_ln97_7

]]></Node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>

<operation id="280" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="199" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb118.split:5 %mat_b_addr_17 = getelementptr i32 %mat_b, i64, i64 %tmp_19

]]></Node>
<StgValue><ssdm name="mat_b_addr_17"/></StgValue>
</operation>

<operation id="281" st_id="26" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="201" bw="32" op_0_bw="10">
<![CDATA[
bb118.split:7 %temp_8 = load i10 %mat_b_addr_16

]]></Node>
<StgValue><ssdm name="temp_8"/></StgValue>
</operation>

<operation id="282" st_id="26" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="202" bw="32" op_0_bw="10">
<![CDATA[
bb118.split:8 %mat_b_load_16 = load i10 %mat_b_addr_17

]]></Node>
<StgValue><ssdm name="mat_b_load_16"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="283" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="200" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
bb118.split:6 %specloopname_ln95 = specloopname void @_ssdm_op_SpecLoopName, void @empty_6

]]></Node>
<StgValue><ssdm name="specloopname_ln95"/></StgValue>
</operation>

<operation id="284" st_id="27" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="201" bw="32" op_0_bw="10">
<![CDATA[
bb118.split:7 %temp_8 = load i10 %mat_b_addr_16

]]></Node>
<StgValue><ssdm name="temp_8"/></StgValue>
</operation>

<operation id="285" st_id="27" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="202" bw="32" op_0_bw="10">
<![CDATA[
bb118.split:8 %mat_b_load_16 = load i10 %mat_b_addr_17

]]></Node>
<StgValue><ssdm name="mat_b_load_16"/></StgValue>
</operation>

<operation id="286" st_id="27" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="0" op_0_bw="32" op_1_bw="10" op_2_bw="0">
<![CDATA[
bb118.split:9 %store_ln97 = store i32 %mat_b_load_16, i10 %mat_b_addr_16, i32 %temp_8

]]></Node>
<StgValue><ssdm name="store_ln97"/></StgValue>
</operation>

<operation id="287" st_id="27" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="204" bw="0" op_0_bw="32" op_1_bw="10" op_2_bw="0">
<![CDATA[
bb118.split:10 %store_ln98 = store i32 %temp_8, i10 %mat_b_addr_17, i32 %mat_b_load_16

]]></Node>
<StgValue><ssdm name="store_ln98"/></StgValue>
</operation>

<operation id="288" st_id="27" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="205" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
bb118.split:11 %add_ln95_8 = add i6 %j_8, i6

]]></Node>
<StgValue><ssdm name="add_ln95_8"/></StgValue>
</operation>

<operation id="289" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="0" op_0_bw="0">
<![CDATA[
bb118.split:12 %br_ln0 = br void %bb118

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="290" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="208" bw="0" op_0_bw="0">
<![CDATA[
bb117.preheader:0 %br_ln0 = br void %bb117

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="291" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="210" bw="6" op_0_bw="6" op_1_bw="0" op_2_bw="6" op_3_bw="0">
<![CDATA[
bb117:0 %j_9 = phi i6 %add_ln95_9, void %bb117.split, i6, void %bb117.preheader

]]></Node>
<StgValue><ssdm name="j_9"/></StgValue>
</operation>

<operation id="292" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="211" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
bb117:1 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32, i32, i32, i32, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="293" st_id="29" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
bb117:2 %icmp_ln95_9 = icmp_eq  i6 %j_9, i6

]]></Node>
<StgValue><ssdm name="icmp_ln95_9"/></StgValue>
</operation>

<operation id="294" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="213" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
bb117:3 %empty_23 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64, i64, i64

]]></Node>
<StgValue><ssdm name="empty_23"/></StgValue>
</operation>

<operation id="295" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="214" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
bb117:4 %br_ln95 = br i1 %icmp_ln95_9, void %bb117.split, void %bb116.preheader

]]></Node>
<StgValue><ssdm name="br_ln95"/></StgValue>
</operation>

<operation id="296" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="216" bw="9" op_0_bw="6">
<![CDATA[
bb117.split:0 %zext_ln96_5 = zext i6 %j_9

]]></Node>
<StgValue><ssdm name="zext_ln96_5"/></StgValue>
</operation>

<operation id="297" st_id="29" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="217" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
bb117.split:1 %add_ln96_1 = add i9 %zext_ln96_5, i9

]]></Node>
<StgValue><ssdm name="add_ln96_1"/></StgValue>
</operation>

<operation id="298" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="218" bw="64" op_0_bw="9">
<![CDATA[
bb117.split:2 %zext_ln96_6 = zext i9 %add_ln96_1

]]></Node>
<StgValue><ssdm name="zext_ln96_6"/></StgValue>
</operation>

<operation id="299" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="219" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb117.split:3 %mat_b_addr_18 = getelementptr i32 %mat_b, i64, i64 %zext_ln96_6

]]></Node>
<StgValue><ssdm name="mat_b_addr_18"/></StgValue>
</operation>

<operation id="300" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="220" bw="11" op_0_bw="11" op_1_bw="6" op_2_bw="5">
<![CDATA[
bb117.split:4 %tmp_20 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i6.i5, i6 %j_9, i5

]]></Node>
<StgValue><ssdm name="tmp_20"/></StgValue>
</operation>

<operation id="301" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="221" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
bb117.split:5 %or_ln97_8 = or i11 %tmp_20, i11

]]></Node>
<StgValue><ssdm name="or_ln97_8"/></StgValue>
</operation>

<operation id="302" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="222" bw="64" op_0_bw="64" op_1_bw="53" op_2_bw="11">
<![CDATA[
bb117.split:6 %tmp_21 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i53.i11, i53, i11 %or_ln97_8

]]></Node>
<StgValue><ssdm name="tmp_21"/></StgValue>
</operation>

<operation id="303" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="223" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb117.split:7 %mat_b_addr_19 = getelementptr i32 %mat_b, i64, i64 %tmp_21

]]></Node>
<StgValue><ssdm name="mat_b_addr_19"/></StgValue>
</operation>

<operation id="304" st_id="29" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="225" bw="32" op_0_bw="10">
<![CDATA[
bb117.split:9 %temp_9 = load i10 %mat_b_addr_18

]]></Node>
<StgValue><ssdm name="temp_9"/></StgValue>
</operation>

<operation id="305" st_id="29" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="226" bw="32" op_0_bw="10">
<![CDATA[
bb117.split:10 %mat_b_load_18 = load i10 %mat_b_addr_19

]]></Node>
<StgValue><ssdm name="mat_b_load_18"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="306" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="224" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
bb117.split:8 %specloopname_ln95 = specloopname void @_ssdm_op_SpecLoopName, void @empty_6

]]></Node>
<StgValue><ssdm name="specloopname_ln95"/></StgValue>
</operation>

<operation id="307" st_id="30" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="225" bw="32" op_0_bw="10">
<![CDATA[
bb117.split:9 %temp_9 = load i10 %mat_b_addr_18

]]></Node>
<StgValue><ssdm name="temp_9"/></StgValue>
</operation>

<operation id="308" st_id="30" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="226" bw="32" op_0_bw="10">
<![CDATA[
bb117.split:10 %mat_b_load_18 = load i10 %mat_b_addr_19

]]></Node>
<StgValue><ssdm name="mat_b_load_18"/></StgValue>
</operation>

<operation id="309" st_id="30" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="227" bw="0" op_0_bw="32" op_1_bw="10" op_2_bw="0">
<![CDATA[
bb117.split:11 %store_ln97 = store i32 %mat_b_load_18, i10 %mat_b_addr_18, i32 %temp_9

]]></Node>
<StgValue><ssdm name="store_ln97"/></StgValue>
</operation>

<operation id="310" st_id="30" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="228" bw="0" op_0_bw="32" op_1_bw="10" op_2_bw="0">
<![CDATA[
bb117.split:12 %store_ln98 = store i32 %temp_9, i10 %mat_b_addr_19, i32 %mat_b_load_18

]]></Node>
<StgValue><ssdm name="store_ln98"/></StgValue>
</operation>

<operation id="311" st_id="30" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="229" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
bb117.split:13 %add_ln95_9 = add i6 %j_9, i6

]]></Node>
<StgValue><ssdm name="add_ln95_9"/></StgValue>
</operation>

<operation id="312" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="230" bw="0" op_0_bw="0">
<![CDATA[
bb117.split:14 %br_ln0 = br void %bb117

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="313" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="232" bw="0" op_0_bw="0">
<![CDATA[
bb116.preheader:0 %br_ln0 = br void %bb116

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="314" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="234" bw="6" op_0_bw="6" op_1_bw="0" op_2_bw="6" op_3_bw="0">
<![CDATA[
bb116:0 %j_10 = phi i6 %add_ln95_10, void %bb116.split, i6, void %bb116.preheader

]]></Node>
<StgValue><ssdm name="j_10"/></StgValue>
</operation>

<operation id="315" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="235" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
bb116:1 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32, i32, i32, i32, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="316" st_id="32" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="236" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
bb116:2 %icmp_ln95_10 = icmp_eq  i6 %j_10, i6

]]></Node>
<StgValue><ssdm name="icmp_ln95_10"/></StgValue>
</operation>

<operation id="317" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="237" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
bb116:3 %empty_24 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64, i64, i64

]]></Node>
<StgValue><ssdm name="empty_24"/></StgValue>
</operation>

<operation id="318" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="238" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
bb116:4 %br_ln95 = br i1 %icmp_ln95_10, void %bb116.split, void %bb115.preheader

]]></Node>
<StgValue><ssdm name="br_ln95"/></StgValue>
</operation>

<operation id="319" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95_10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="240" bw="64" op_0_bw="64" op_1_bw="58" op_2_bw="6">
<![CDATA[
bb116.split:0 %tmp_22 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i58.i6, i58, i6 %j_10

]]></Node>
<StgValue><ssdm name="tmp_22"/></StgValue>
</operation>

<operation id="320" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95_10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="241" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb116.split:1 %mat_b_addr_20 = getelementptr i32 %mat_b, i64, i64 %tmp_22

]]></Node>
<StgValue><ssdm name="mat_b_addr_20"/></StgValue>
</operation>

<operation id="321" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95_10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="242" bw="11" op_0_bw="11" op_1_bw="6" op_2_bw="5">
<![CDATA[
bb116.split:2 %tmp_23 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i6.i5, i6 %j_10, i5

]]></Node>
<StgValue><ssdm name="tmp_23"/></StgValue>
</operation>

<operation id="322" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95_10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="243" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
bb116.split:3 %or_ln97_9 = or i11 %tmp_23, i11

]]></Node>
<StgValue><ssdm name="or_ln97_9"/></StgValue>
</operation>

<operation id="323" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95_10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="244" bw="64" op_0_bw="64" op_1_bw="53" op_2_bw="11">
<![CDATA[
bb116.split:4 %tmp_24 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i53.i11, i53, i11 %or_ln97_9

]]></Node>
<StgValue><ssdm name="tmp_24"/></StgValue>
</operation>

<operation id="324" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95_10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="245" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb116.split:5 %mat_b_addr_21 = getelementptr i32 %mat_b, i64, i64 %tmp_24

]]></Node>
<StgValue><ssdm name="mat_b_addr_21"/></StgValue>
</operation>

<operation id="325" st_id="32" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95_10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="247" bw="32" op_0_bw="10">
<![CDATA[
bb116.split:7 %temp_10 = load i10 %mat_b_addr_20

]]></Node>
<StgValue><ssdm name="temp_10"/></StgValue>
</operation>

<operation id="326" st_id="32" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95_10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="248" bw="32" op_0_bw="10">
<![CDATA[
bb116.split:8 %mat_b_load_20 = load i10 %mat_b_addr_21

]]></Node>
<StgValue><ssdm name="mat_b_load_20"/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="327" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="246" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
bb116.split:6 %specloopname_ln95 = specloopname void @_ssdm_op_SpecLoopName, void @empty_6

]]></Node>
<StgValue><ssdm name="specloopname_ln95"/></StgValue>
</operation>

<operation id="328" st_id="33" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="247" bw="32" op_0_bw="10">
<![CDATA[
bb116.split:7 %temp_10 = load i10 %mat_b_addr_20

]]></Node>
<StgValue><ssdm name="temp_10"/></StgValue>
</operation>

<operation id="329" st_id="33" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="248" bw="32" op_0_bw="10">
<![CDATA[
bb116.split:8 %mat_b_load_20 = load i10 %mat_b_addr_21

]]></Node>
<StgValue><ssdm name="mat_b_load_20"/></StgValue>
</operation>

<operation id="330" st_id="33" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="249" bw="0" op_0_bw="32" op_1_bw="10" op_2_bw="0">
<![CDATA[
bb116.split:9 %store_ln97 = store i32 %mat_b_load_20, i10 %mat_b_addr_20, i32 %temp_10

]]></Node>
<StgValue><ssdm name="store_ln97"/></StgValue>
</operation>

<operation id="331" st_id="33" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="250" bw="0" op_0_bw="32" op_1_bw="10" op_2_bw="0">
<![CDATA[
bb116.split:10 %store_ln98 = store i32 %temp_10, i10 %mat_b_addr_21, i32 %mat_b_load_20

]]></Node>
<StgValue><ssdm name="store_ln98"/></StgValue>
</operation>

<operation id="332" st_id="33" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="251" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
bb116.split:11 %add_ln95_10 = add i6 %j_10, i6

]]></Node>
<StgValue><ssdm name="add_ln95_10"/></StgValue>
</operation>

<operation id="333" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="252" bw="0" op_0_bw="0">
<![CDATA[
bb116.split:12 %br_ln0 = br void %bb116

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="334" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="254" bw="0" op_0_bw="0">
<![CDATA[
bb115.preheader:0 %br_ln0 = br void %bb115

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="35" st_id="35">

<operation id="335" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="256" bw="6" op_0_bw="6" op_1_bw="0" op_2_bw="6" op_3_bw="0">
<![CDATA[
bb115:0 %j_11 = phi i6 %add_ln95_11, void %bb115.split, i6, void %bb115.preheader

]]></Node>
<StgValue><ssdm name="j_11"/></StgValue>
</operation>

<operation id="336" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="257" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
bb115:1 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32, i32, i32, i32, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="337" st_id="35" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="258" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
bb115:2 %icmp_ln95_11 = icmp_eq  i6 %j_11, i6

]]></Node>
<StgValue><ssdm name="icmp_ln95_11"/></StgValue>
</operation>

<operation id="338" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="259" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
bb115:3 %empty_25 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64, i64, i64

]]></Node>
<StgValue><ssdm name="empty_25"/></StgValue>
</operation>

<operation id="339" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="260" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
bb115:4 %br_ln95 = br i1 %icmp_ln95_11, void %bb115.split, void %bb114.preheader

]]></Node>
<StgValue><ssdm name="br_ln95"/></StgValue>
</operation>

<operation id="340" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="262" bw="9" op_0_bw="6">
<![CDATA[
bb115.split:0 %zext_ln96_7 = zext i6 %j_11

]]></Node>
<StgValue><ssdm name="zext_ln96_7"/></StgValue>
</operation>

<operation id="341" st_id="35" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="263" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
bb115.split:1 %add_ln96_2 = add i9 %zext_ln96_7, i9

]]></Node>
<StgValue><ssdm name="add_ln96_2"/></StgValue>
</operation>

<operation id="342" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="264" bw="64" op_0_bw="9">
<![CDATA[
bb115.split:2 %zext_ln96_8 = zext i9 %add_ln96_2

]]></Node>
<StgValue><ssdm name="zext_ln96_8"/></StgValue>
</operation>

<operation id="343" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="265" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb115.split:3 %mat_b_addr_22 = getelementptr i32 %mat_b, i64, i64 %zext_ln96_8

]]></Node>
<StgValue><ssdm name="mat_b_addr_22"/></StgValue>
</operation>

<operation id="344" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="266" bw="11" op_0_bw="11" op_1_bw="6" op_2_bw="5">
<![CDATA[
bb115.split:4 %tmp_25 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i6.i5, i6 %j_11, i5

]]></Node>
<StgValue><ssdm name="tmp_25"/></StgValue>
</operation>

<operation id="345" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="267" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
bb115.split:5 %or_ln97_10 = or i11 %tmp_25, i11

]]></Node>
<StgValue><ssdm name="or_ln97_10"/></StgValue>
</operation>

<operation id="346" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="268" bw="64" op_0_bw="64" op_1_bw="53" op_2_bw="11">
<![CDATA[
bb115.split:6 %tmp_26 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i53.i11, i53, i11 %or_ln97_10

]]></Node>
<StgValue><ssdm name="tmp_26"/></StgValue>
</operation>

<operation id="347" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="269" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb115.split:7 %mat_b_addr_23 = getelementptr i32 %mat_b, i64, i64 %tmp_26

]]></Node>
<StgValue><ssdm name="mat_b_addr_23"/></StgValue>
</operation>

<operation id="348" st_id="35" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="271" bw="32" op_0_bw="10">
<![CDATA[
bb115.split:9 %temp_11 = load i10 %mat_b_addr_22

]]></Node>
<StgValue><ssdm name="temp_11"/></StgValue>
</operation>

<operation id="349" st_id="35" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="272" bw="32" op_0_bw="10">
<![CDATA[
bb115.split:10 %mat_b_load_22 = load i10 %mat_b_addr_23

]]></Node>
<StgValue><ssdm name="mat_b_load_22"/></StgValue>
</operation>

<operation id="350" st_id="35" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="275" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
bb115.split:13 %add_ln95_11 = add i6 %j_11, i6

]]></Node>
<StgValue><ssdm name="add_ln95_11"/></StgValue>
</operation>
</state>

<state id="36" st_id="36">

<operation id="351" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="270" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
bb115.split:8 %specloopname_ln95 = specloopname void @_ssdm_op_SpecLoopName, void @empty_6

]]></Node>
<StgValue><ssdm name="specloopname_ln95"/></StgValue>
</operation>

<operation id="352" st_id="36" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="271" bw="32" op_0_bw="10">
<![CDATA[
bb115.split:9 %temp_11 = load i10 %mat_b_addr_22

]]></Node>
<StgValue><ssdm name="temp_11"/></StgValue>
</operation>

<operation id="353" st_id="36" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="272" bw="32" op_0_bw="10">
<![CDATA[
bb115.split:10 %mat_b_load_22 = load i10 %mat_b_addr_23

]]></Node>
<StgValue><ssdm name="mat_b_load_22"/></StgValue>
</operation>

<operation id="354" st_id="36" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="273" bw="0" op_0_bw="32" op_1_bw="10" op_2_bw="0">
<![CDATA[
bb115.split:11 %store_ln97 = store i32 %mat_b_load_22, i10 %mat_b_addr_22, i32 %temp_11

]]></Node>
<StgValue><ssdm name="store_ln97"/></StgValue>
</operation>

<operation id="355" st_id="36" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="274" bw="0" op_0_bw="32" op_1_bw="10" op_2_bw="0">
<![CDATA[
bb115.split:12 %store_ln98 = store i32 %temp_11, i10 %mat_b_addr_23, i32 %mat_b_load_22

]]></Node>
<StgValue><ssdm name="store_ln98"/></StgValue>
</operation>

<operation id="356" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="276" bw="0" op_0_bw="0">
<![CDATA[
bb115.split:14 %br_ln0 = br void %bb115

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="37" st_id="37">

<operation id="357" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="278" bw="0" op_0_bw="0">
<![CDATA[
bb114.preheader:0 %br_ln0 = br void %bb114

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="38" st_id="38">

<operation id="358" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="280" bw="6" op_0_bw="6" op_1_bw="0" op_2_bw="6" op_3_bw="0">
<![CDATA[
bb114:0 %j_12 = phi i6 %add_ln95_12, void %bb114.split, i6, void %bb114.preheader

]]></Node>
<StgValue><ssdm name="j_12"/></StgValue>
</operation>

<operation id="359" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="281" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
bb114:1 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32, i32, i32, i32, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="360" st_id="38" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="282" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
bb114:2 %icmp_ln95_12 = icmp_eq  i6 %j_12, i6

]]></Node>
<StgValue><ssdm name="icmp_ln95_12"/></StgValue>
</operation>

<operation id="361" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="283" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
bb114:3 %empty_26 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64, i64, i64

]]></Node>
<StgValue><ssdm name="empty_26"/></StgValue>
</operation>

<operation id="362" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="284" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
bb114:4 %br_ln95 = br i1 %icmp_ln95_12, void %bb114.split, void %bb113.preheader

]]></Node>
<StgValue><ssdm name="br_ln95"/></StgValue>
</operation>

<operation id="363" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95_12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="286" bw="64" op_0_bw="64" op_1_bw="58" op_2_bw="6">
<![CDATA[
bb114.split:0 %tmp_27 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i58.i6, i58, i6 %j_12

]]></Node>
<StgValue><ssdm name="tmp_27"/></StgValue>
</operation>

<operation id="364" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95_12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="287" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb114.split:1 %mat_b_addr_24 = getelementptr i32 %mat_b, i64, i64 %tmp_27

]]></Node>
<StgValue><ssdm name="mat_b_addr_24"/></StgValue>
</operation>

<operation id="365" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95_12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="288" bw="11" op_0_bw="11" op_1_bw="6" op_2_bw="5">
<![CDATA[
bb114.split:2 %tmp_28 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i6.i5, i6 %j_12, i5

]]></Node>
<StgValue><ssdm name="tmp_28"/></StgValue>
</operation>

<operation id="366" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95_12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="289" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
bb114.split:3 %or_ln97_11 = or i11 %tmp_28, i11

]]></Node>
<StgValue><ssdm name="or_ln97_11"/></StgValue>
</operation>

<operation id="367" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95_12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="290" bw="64" op_0_bw="64" op_1_bw="53" op_2_bw="11">
<![CDATA[
bb114.split:4 %tmp_29 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i53.i11, i53, i11 %or_ln97_11

]]></Node>
<StgValue><ssdm name="tmp_29"/></StgValue>
</operation>

<operation id="368" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95_12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="291" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb114.split:5 %mat_b_addr_25 = getelementptr i32 %mat_b, i64, i64 %tmp_29

]]></Node>
<StgValue><ssdm name="mat_b_addr_25"/></StgValue>
</operation>

<operation id="369" st_id="38" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95_12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="293" bw="32" op_0_bw="10">
<![CDATA[
bb114.split:7 %temp_12 = load i10 %mat_b_addr_24

]]></Node>
<StgValue><ssdm name="temp_12"/></StgValue>
</operation>

<operation id="370" st_id="38" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95_12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="294" bw="32" op_0_bw="10">
<![CDATA[
bb114.split:8 %mat_b_load_24 = load i10 %mat_b_addr_25

]]></Node>
<StgValue><ssdm name="mat_b_load_24"/></StgValue>
</operation>

<operation id="371" st_id="38" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95_12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="297" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
bb114.split:11 %add_ln95_12 = add i6 %j_12, i6

]]></Node>
<StgValue><ssdm name="add_ln95_12"/></StgValue>
</operation>
</state>

<state id="39" st_id="39">

<operation id="372" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="292" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
bb114.split:6 %specloopname_ln95 = specloopname void @_ssdm_op_SpecLoopName, void @empty_6

]]></Node>
<StgValue><ssdm name="specloopname_ln95"/></StgValue>
</operation>

<operation id="373" st_id="39" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="293" bw="32" op_0_bw="10">
<![CDATA[
bb114.split:7 %temp_12 = load i10 %mat_b_addr_24

]]></Node>
<StgValue><ssdm name="temp_12"/></StgValue>
</operation>

<operation id="374" st_id="39" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="294" bw="32" op_0_bw="10">
<![CDATA[
bb114.split:8 %mat_b_load_24 = load i10 %mat_b_addr_25

]]></Node>
<StgValue><ssdm name="mat_b_load_24"/></StgValue>
</operation>

<operation id="375" st_id="39" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="295" bw="0" op_0_bw="32" op_1_bw="10" op_2_bw="0">
<![CDATA[
bb114.split:9 %store_ln97 = store i32 %mat_b_load_24, i10 %mat_b_addr_24, i32 %temp_12

]]></Node>
<StgValue><ssdm name="store_ln97"/></StgValue>
</operation>

<operation id="376" st_id="39" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="296" bw="0" op_0_bw="32" op_1_bw="10" op_2_bw="0">
<![CDATA[
bb114.split:10 %store_ln98 = store i32 %temp_12, i10 %mat_b_addr_25, i32 %mat_b_load_24

]]></Node>
<StgValue><ssdm name="store_ln98"/></StgValue>
</operation>

<operation id="377" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="298" bw="0" op_0_bw="0">
<![CDATA[
bb114.split:12 %br_ln0 = br void %bb114

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="40" st_id="40">

<operation id="378" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="300" bw="0" op_0_bw="0">
<![CDATA[
bb113.preheader:0 %br_ln0 = br void %bb113

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="41" st_id="41">

<operation id="379" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="302" bw="6" op_0_bw="6" op_1_bw="0" op_2_bw="6" op_3_bw="0">
<![CDATA[
bb113:0 %j_13 = phi i6 %add_ln95_13, void %bb113.split, i6, void %bb113.preheader

]]></Node>
<StgValue><ssdm name="j_13"/></StgValue>
</operation>

<operation id="380" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="303" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
bb113:1 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32, i32, i32, i32, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="381" st_id="41" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="304" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
bb113:2 %icmp_ln95_13 = icmp_eq  i6 %j_13, i6

]]></Node>
<StgValue><ssdm name="icmp_ln95_13"/></StgValue>
</operation>

<operation id="382" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="305" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
bb113:3 %empty_27 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64, i64, i64

]]></Node>
<StgValue><ssdm name="empty_27"/></StgValue>
</operation>

<operation id="383" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="306" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
bb113:4 %br_ln95 = br i1 %icmp_ln95_13, void %bb113.split, void %bb112.preheader

]]></Node>
<StgValue><ssdm name="br_ln95"/></StgValue>
</operation>

<operation id="384" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95_13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="308" bw="8" op_0_bw="6">
<![CDATA[
bb113.split:0 %zext_ln96_9 = zext i6 %j_13

]]></Node>
<StgValue><ssdm name="zext_ln96_9"/></StgValue>
</operation>

<operation id="385" st_id="41" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95_13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="309" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
bb113.split:1 %add_ln96_3 = add i8 %zext_ln96_9, i8

]]></Node>
<StgValue><ssdm name="add_ln96_3"/></StgValue>
</operation>

<operation id="386" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95_13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="310" bw="9" op_0_bw="8">
<![CDATA[
bb113.split:2 %sext_ln96_2 = sext i8 %add_ln96_3

]]></Node>
<StgValue><ssdm name="sext_ln96_2"/></StgValue>
</operation>

<operation id="387" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95_13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="311" bw="64" op_0_bw="9">
<![CDATA[
bb113.split:3 %zext_ln96_10 = zext i9 %sext_ln96_2

]]></Node>
<StgValue><ssdm name="zext_ln96_10"/></StgValue>
</operation>

<operation id="388" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95_13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="312" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb113.split:4 %mat_b_addr_26 = getelementptr i32 %mat_b, i64, i64 %zext_ln96_10

]]></Node>
<StgValue><ssdm name="mat_b_addr_26"/></StgValue>
</operation>

<operation id="389" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95_13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="313" bw="11" op_0_bw="11" op_1_bw="6" op_2_bw="5">
<![CDATA[
bb113.split:5 %tmp_30 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i6.i5, i6 %j_13, i5

]]></Node>
<StgValue><ssdm name="tmp_30"/></StgValue>
</operation>

<operation id="390" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95_13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="314" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
bb113.split:6 %or_ln97_12 = or i11 %tmp_30, i11

]]></Node>
<StgValue><ssdm name="or_ln97_12"/></StgValue>
</operation>

<operation id="391" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95_13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="315" bw="64" op_0_bw="64" op_1_bw="53" op_2_bw="11">
<![CDATA[
bb113.split:7 %tmp_31 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i53.i11, i53, i11 %or_ln97_12

]]></Node>
<StgValue><ssdm name="tmp_31"/></StgValue>
</operation>

<operation id="392" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95_13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="316" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb113.split:8 %mat_b_addr_27 = getelementptr i32 %mat_b, i64, i64 %tmp_31

]]></Node>
<StgValue><ssdm name="mat_b_addr_27"/></StgValue>
</operation>

<operation id="393" st_id="41" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95_13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="318" bw="32" op_0_bw="10">
<![CDATA[
bb113.split:10 %temp_13 = load i10 %mat_b_addr_26

]]></Node>
<StgValue><ssdm name="temp_13"/></StgValue>
</operation>

<operation id="394" st_id="41" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95_13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="319" bw="32" op_0_bw="10">
<![CDATA[
bb113.split:11 %mat_b_load_26 = load i10 %mat_b_addr_27

]]></Node>
<StgValue><ssdm name="mat_b_load_26"/></StgValue>
</operation>

<operation id="395" st_id="41" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95_13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="322" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
bb113.split:14 %add_ln95_13 = add i6 %j_13, i6

]]></Node>
<StgValue><ssdm name="add_ln95_13"/></StgValue>
</operation>
</state>

<state id="42" st_id="42">

<operation id="396" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="317" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
bb113.split:9 %specloopname_ln95 = specloopname void @_ssdm_op_SpecLoopName, void @empty_6

]]></Node>
<StgValue><ssdm name="specloopname_ln95"/></StgValue>
</operation>

<operation id="397" st_id="42" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="318" bw="32" op_0_bw="10">
<![CDATA[
bb113.split:10 %temp_13 = load i10 %mat_b_addr_26

]]></Node>
<StgValue><ssdm name="temp_13"/></StgValue>
</operation>

<operation id="398" st_id="42" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="319" bw="32" op_0_bw="10">
<![CDATA[
bb113.split:11 %mat_b_load_26 = load i10 %mat_b_addr_27

]]></Node>
<StgValue><ssdm name="mat_b_load_26"/></StgValue>
</operation>

<operation id="399" st_id="42" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="320" bw="0" op_0_bw="32" op_1_bw="10" op_2_bw="0">
<![CDATA[
bb113.split:12 %store_ln97 = store i32 %mat_b_load_26, i10 %mat_b_addr_26, i32 %temp_13

]]></Node>
<StgValue><ssdm name="store_ln97"/></StgValue>
</operation>

<operation id="400" st_id="42" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="321" bw="0" op_0_bw="32" op_1_bw="10" op_2_bw="0">
<![CDATA[
bb113.split:13 %store_ln98 = store i32 %temp_13, i10 %mat_b_addr_27, i32 %mat_b_load_26

]]></Node>
<StgValue><ssdm name="store_ln98"/></StgValue>
</operation>

<operation id="401" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="323" bw="0" op_0_bw="0">
<![CDATA[
bb113.split:15 %br_ln0 = br void %bb113

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="43" st_id="43">

<operation id="402" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="325" bw="0" op_0_bw="0">
<![CDATA[
bb112.preheader:0 %br_ln0 = br void %bb112

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="44" st_id="44">

<operation id="403" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="327" bw="6" op_0_bw="6" op_1_bw="0" op_2_bw="6" op_3_bw="0">
<![CDATA[
bb112:0 %j_14 = phi i6 %add_ln95_14, void %bb112.split, i6, void %bb112.preheader

]]></Node>
<StgValue><ssdm name="j_14"/></StgValue>
</operation>

<operation id="404" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="328" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
bb112:1 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32, i32, i32, i32, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="405" st_id="44" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="329" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
bb112:2 %icmp_ln95_14 = icmp_eq  i6 %j_14, i6

]]></Node>
<StgValue><ssdm name="icmp_ln95_14"/></StgValue>
</operation>

<operation id="406" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="330" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
bb112:3 %empty_28 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64, i64, i64

]]></Node>
<StgValue><ssdm name="empty_28"/></StgValue>
</operation>

<operation id="407" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="331" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
bb112:4 %br_ln95 = br i1 %icmp_ln95_14, void %bb112.split, void %bb111.preheader

]]></Node>
<StgValue><ssdm name="br_ln95"/></StgValue>
</operation>

<operation id="408" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95_14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="333" bw="64" op_0_bw="64" op_1_bw="58" op_2_bw="6">
<![CDATA[
bb112.split:0 %tmp_32 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i58.i6, i58, i6 %j_14

]]></Node>
<StgValue><ssdm name="tmp_32"/></StgValue>
</operation>

<operation id="409" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95_14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="334" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb112.split:1 %mat_b_addr_28 = getelementptr i32 %mat_b, i64, i64 %tmp_32

]]></Node>
<StgValue><ssdm name="mat_b_addr_28"/></StgValue>
</operation>

<operation id="410" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95_14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="335" bw="11" op_0_bw="11" op_1_bw="6" op_2_bw="5">
<![CDATA[
bb112.split:2 %tmp_33 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i6.i5, i6 %j_14, i5

]]></Node>
<StgValue><ssdm name="tmp_33"/></StgValue>
</operation>

<operation id="411" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95_14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="336" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
bb112.split:3 %or_ln97_13 = or i11 %tmp_33, i11

]]></Node>
<StgValue><ssdm name="or_ln97_13"/></StgValue>
</operation>

<operation id="412" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95_14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="337" bw="64" op_0_bw="64" op_1_bw="53" op_2_bw="11">
<![CDATA[
bb112.split:4 %tmp_34 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i53.i11, i53, i11 %or_ln97_13

]]></Node>
<StgValue><ssdm name="tmp_34"/></StgValue>
</operation>

<operation id="413" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95_14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="338" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb112.split:5 %mat_b_addr_29 = getelementptr i32 %mat_b, i64, i64 %tmp_34

]]></Node>
<StgValue><ssdm name="mat_b_addr_29"/></StgValue>
</operation>

<operation id="414" st_id="44" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95_14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="340" bw="32" op_0_bw="10">
<![CDATA[
bb112.split:7 %temp_14 = load i10 %mat_b_addr_28

]]></Node>
<StgValue><ssdm name="temp_14"/></StgValue>
</operation>

<operation id="415" st_id="44" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95_14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="341" bw="32" op_0_bw="10">
<![CDATA[
bb112.split:8 %mat_b_load_28 = load i10 %mat_b_addr_29

]]></Node>
<StgValue><ssdm name="mat_b_load_28"/></StgValue>
</operation>
</state>

<state id="45" st_id="45">

<operation id="416" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="339" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
bb112.split:6 %specloopname_ln95 = specloopname void @_ssdm_op_SpecLoopName, void @empty_6

]]></Node>
<StgValue><ssdm name="specloopname_ln95"/></StgValue>
</operation>

<operation id="417" st_id="45" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="340" bw="32" op_0_bw="10">
<![CDATA[
bb112.split:7 %temp_14 = load i10 %mat_b_addr_28

]]></Node>
<StgValue><ssdm name="temp_14"/></StgValue>
</operation>

<operation id="418" st_id="45" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="341" bw="32" op_0_bw="10">
<![CDATA[
bb112.split:8 %mat_b_load_28 = load i10 %mat_b_addr_29

]]></Node>
<StgValue><ssdm name="mat_b_load_28"/></StgValue>
</operation>

<operation id="419" st_id="45" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="342" bw="0" op_0_bw="32" op_1_bw="10" op_2_bw="0">
<![CDATA[
bb112.split:9 %store_ln97 = store i32 %mat_b_load_28, i10 %mat_b_addr_28, i32 %temp_14

]]></Node>
<StgValue><ssdm name="store_ln97"/></StgValue>
</operation>

<operation id="420" st_id="45" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="343" bw="0" op_0_bw="32" op_1_bw="10" op_2_bw="0">
<![CDATA[
bb112.split:10 %store_ln98 = store i32 %temp_14, i10 %mat_b_addr_29, i32 %mat_b_load_28

]]></Node>
<StgValue><ssdm name="store_ln98"/></StgValue>
</operation>

<operation id="421" st_id="45" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="344" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
bb112.split:11 %add_ln95_14 = add i6 %j_14, i6

]]></Node>
<StgValue><ssdm name="add_ln95_14"/></StgValue>
</operation>

<operation id="422" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="345" bw="0" op_0_bw="0">
<![CDATA[
bb112.split:12 %br_ln0 = br void %bb112

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="46" st_id="46">

<operation id="423" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="347" bw="0" op_0_bw="0">
<![CDATA[
bb111.preheader:0 %br_ln0 = br void %bb111

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="47" st_id="47">

<operation id="424" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="349" bw="6" op_0_bw="6" op_1_bw="0" op_2_bw="6" op_3_bw="0">
<![CDATA[
bb111:0 %j_15 = phi i6 %add_ln95_15, void %bb111.split, i6, void %bb111.preheader

]]></Node>
<StgValue><ssdm name="j_15"/></StgValue>
</operation>

<operation id="425" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="350" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
bb111:1 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32, i32, i32, i32, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="426" st_id="47" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="351" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
bb111:2 %icmp_ln95_15 = icmp_eq  i6 %j_15, i6

]]></Node>
<StgValue><ssdm name="icmp_ln95_15"/></StgValue>
</operation>

<operation id="427" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="352" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
bb111:3 %empty_29 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64, i64, i64

]]></Node>
<StgValue><ssdm name="empty_29"/></StgValue>
</operation>

<operation id="428" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="353" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
bb111:4 %br_ln95 = br i1 %icmp_ln95_15, void %bb111.split, void %bb110.preheader

]]></Node>
<StgValue><ssdm name="br_ln95"/></StgValue>
</operation>

<operation id="429" st_id="47" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95_15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="355" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
bb111.split:0 %xor_ln96_3 = xor i6 %j_15, i6

]]></Node>
<StgValue><ssdm name="xor_ln96_3"/></StgValue>
</operation>

<operation id="430" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95_15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="356" bw="9" op_0_bw="6">
<![CDATA[
bb111.split:1 %sext_ln96_3 = sext i6 %xor_ln96_3

]]></Node>
<StgValue><ssdm name="sext_ln96_3"/></StgValue>
</operation>

<operation id="431" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95_15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="357" bw="64" op_0_bw="9">
<![CDATA[
bb111.split:2 %zext_ln96_11 = zext i9 %sext_ln96_3

]]></Node>
<StgValue><ssdm name="zext_ln96_11"/></StgValue>
</operation>

<operation id="432" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95_15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="358" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb111.split:3 %mat_b_addr_30 = getelementptr i32 %mat_b, i64, i64 %zext_ln96_11

]]></Node>
<StgValue><ssdm name="mat_b_addr_30"/></StgValue>
</operation>

<operation id="433" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95_15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="359" bw="11" op_0_bw="11" op_1_bw="6" op_2_bw="5">
<![CDATA[
bb111.split:4 %tmp_35 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i6.i5, i6 %j_15, i5

]]></Node>
<StgValue><ssdm name="tmp_35"/></StgValue>
</operation>

<operation id="434" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95_15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="360" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
bb111.split:5 %or_ln97_14 = or i11 %tmp_35, i11

]]></Node>
<StgValue><ssdm name="or_ln97_14"/></StgValue>
</operation>

<operation id="435" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95_15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="361" bw="64" op_0_bw="64" op_1_bw="53" op_2_bw="11">
<![CDATA[
bb111.split:6 %tmp_36 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i53.i11, i53, i11 %or_ln97_14

]]></Node>
<StgValue><ssdm name="tmp_36"/></StgValue>
</operation>

<operation id="436" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95_15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="362" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb111.split:7 %mat_b_addr_31 = getelementptr i32 %mat_b, i64, i64 %tmp_36

]]></Node>
<StgValue><ssdm name="mat_b_addr_31"/></StgValue>
</operation>

<operation id="437" st_id="47" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95_15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="364" bw="32" op_0_bw="10">
<![CDATA[
bb111.split:9 %temp_15 = load i10 %mat_b_addr_30

]]></Node>
<StgValue><ssdm name="temp_15"/></StgValue>
</operation>

<operation id="438" st_id="47" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95_15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="365" bw="32" op_0_bw="10">
<![CDATA[
bb111.split:10 %mat_b_load_30 = load i10 %mat_b_addr_31

]]></Node>
<StgValue><ssdm name="mat_b_load_30"/></StgValue>
</operation>

<operation id="439" st_id="47" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95_15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="368" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
bb111.split:13 %add_ln95_15 = add i6 %j_15, i6

]]></Node>
<StgValue><ssdm name="add_ln95_15"/></StgValue>
</operation>
</state>

<state id="48" st_id="48">

<operation id="440" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="363" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
bb111.split:8 %specloopname_ln95 = specloopname void @_ssdm_op_SpecLoopName, void @empty_6

]]></Node>
<StgValue><ssdm name="specloopname_ln95"/></StgValue>
</operation>

<operation id="441" st_id="48" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="364" bw="32" op_0_bw="10">
<![CDATA[
bb111.split:9 %temp_15 = load i10 %mat_b_addr_30

]]></Node>
<StgValue><ssdm name="temp_15"/></StgValue>
</operation>

<operation id="442" st_id="48" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="365" bw="32" op_0_bw="10">
<![CDATA[
bb111.split:10 %mat_b_load_30 = load i10 %mat_b_addr_31

]]></Node>
<StgValue><ssdm name="mat_b_load_30"/></StgValue>
</operation>

<operation id="443" st_id="48" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="366" bw="0" op_0_bw="32" op_1_bw="10" op_2_bw="0">
<![CDATA[
bb111.split:11 %store_ln97 = store i32 %mat_b_load_30, i10 %mat_b_addr_30, i32 %temp_15

]]></Node>
<StgValue><ssdm name="store_ln97"/></StgValue>
</operation>

<operation id="444" st_id="48" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="367" bw="0" op_0_bw="32" op_1_bw="10" op_2_bw="0">
<![CDATA[
bb111.split:12 %store_ln98 = store i32 %temp_15, i10 %mat_b_addr_31, i32 %mat_b_load_30

]]></Node>
<StgValue><ssdm name="store_ln98"/></StgValue>
</operation>

<operation id="445" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="369" bw="0" op_0_bw="0">
<![CDATA[
bb111.split:14 %br_ln0 = br void %bb111

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="49" st_id="49">

<operation id="446" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="371" bw="0" op_0_bw="0">
<![CDATA[
bb110.preheader:0 %br_ln0 = br void %bb110

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="50" st_id="50">

<operation id="447" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="373" bw="6" op_0_bw="6" op_1_bw="0" op_2_bw="6" op_3_bw="0">
<![CDATA[
bb110:0 %j_16 = phi i6 %add_ln95_16, void %bb110.split, i6, void %bb110.preheader

]]></Node>
<StgValue><ssdm name="j_16"/></StgValue>
</operation>

<operation id="448" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="374" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
bb110:1 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32, i32, i32, i32, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="449" st_id="50" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="375" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
bb110:2 %icmp_ln95_16 = icmp_eq  i6 %j_16, i6

]]></Node>
<StgValue><ssdm name="icmp_ln95_16"/></StgValue>
</operation>

<operation id="450" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="376" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
bb110:3 %empty_30 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64, i64, i64

]]></Node>
<StgValue><ssdm name="empty_30"/></StgValue>
</operation>

<operation id="451" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="377" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
bb110:4 %br_ln95 = br i1 %icmp_ln95_16, void %bb110.split, void %bb109.preheader

]]></Node>
<StgValue><ssdm name="br_ln95"/></StgValue>
</operation>

<operation id="452" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95_16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="379" bw="64" op_0_bw="64" op_1_bw="58" op_2_bw="6">
<![CDATA[
bb110.split:0 %tmp_37 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i58.i6, i58, i6 %j_16

]]></Node>
<StgValue><ssdm name="tmp_37"/></StgValue>
</operation>

<operation id="453" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95_16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="380" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb110.split:1 %mat_b_addr_32 = getelementptr i32 %mat_b, i64, i64 %tmp_37

]]></Node>
<StgValue><ssdm name="mat_b_addr_32"/></StgValue>
</operation>

<operation id="454" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95_16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="381" bw="11" op_0_bw="11" op_1_bw="6" op_2_bw="5">
<![CDATA[
bb110.split:2 %tmp_38 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i6.i5, i6 %j_16, i5

]]></Node>
<StgValue><ssdm name="tmp_38"/></StgValue>
</operation>

<operation id="455" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95_16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="382" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
bb110.split:3 %or_ln97_15 = or i11 %tmp_38, i11

]]></Node>
<StgValue><ssdm name="or_ln97_15"/></StgValue>
</operation>

<operation id="456" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95_16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="383" bw="64" op_0_bw="64" op_1_bw="53" op_2_bw="11">
<![CDATA[
bb110.split:4 %tmp_39 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i53.i11, i53, i11 %or_ln97_15

]]></Node>
<StgValue><ssdm name="tmp_39"/></StgValue>
</operation>

<operation id="457" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95_16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="384" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb110.split:5 %mat_b_addr_33 = getelementptr i32 %mat_b, i64, i64 %tmp_39

]]></Node>
<StgValue><ssdm name="mat_b_addr_33"/></StgValue>
</operation>

<operation id="458" st_id="50" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95_16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="386" bw="32" op_0_bw="10">
<![CDATA[
bb110.split:7 %temp_16 = load i10 %mat_b_addr_32

]]></Node>
<StgValue><ssdm name="temp_16"/></StgValue>
</operation>

<operation id="459" st_id="50" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95_16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="387" bw="32" op_0_bw="10">
<![CDATA[
bb110.split:8 %mat_b_load_32 = load i10 %mat_b_addr_33

]]></Node>
<StgValue><ssdm name="mat_b_load_32"/></StgValue>
</operation>

<operation id="460" st_id="50" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95_16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="390" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
bb110.split:11 %add_ln95_16 = add i6 %j_16, i6

]]></Node>
<StgValue><ssdm name="add_ln95_16"/></StgValue>
</operation>
</state>

<state id="51" st_id="51">

<operation id="461" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="385" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
bb110.split:6 %specloopname_ln95 = specloopname void @_ssdm_op_SpecLoopName, void @empty_6

]]></Node>
<StgValue><ssdm name="specloopname_ln95"/></StgValue>
</operation>

<operation id="462" st_id="51" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="386" bw="32" op_0_bw="10">
<![CDATA[
bb110.split:7 %temp_16 = load i10 %mat_b_addr_32

]]></Node>
<StgValue><ssdm name="temp_16"/></StgValue>
</operation>

<operation id="463" st_id="51" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="387" bw="32" op_0_bw="10">
<![CDATA[
bb110.split:8 %mat_b_load_32 = load i10 %mat_b_addr_33

]]></Node>
<StgValue><ssdm name="mat_b_load_32"/></StgValue>
</operation>

<operation id="464" st_id="51" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="388" bw="0" op_0_bw="32" op_1_bw="10" op_2_bw="0">
<![CDATA[
bb110.split:9 %store_ln97 = store i32 %mat_b_load_32, i10 %mat_b_addr_32, i32 %temp_16

]]></Node>
<StgValue><ssdm name="store_ln97"/></StgValue>
</operation>

<operation id="465" st_id="51" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="389" bw="0" op_0_bw="32" op_1_bw="10" op_2_bw="0">
<![CDATA[
bb110.split:10 %store_ln98 = store i32 %temp_16, i10 %mat_b_addr_33, i32 %mat_b_load_32

]]></Node>
<StgValue><ssdm name="store_ln98"/></StgValue>
</operation>

<operation id="466" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="391" bw="0" op_0_bw="0">
<![CDATA[
bb110.split:12 %br_ln0 = br void %bb110

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="52" st_id="52">

<operation id="467" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="393" bw="0" op_0_bw="0">
<![CDATA[
bb109.preheader:0 %br_ln0 = br void %bb109

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="53" st_id="53">

<operation id="468" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="395" bw="6" op_0_bw="6" op_1_bw="0" op_2_bw="6" op_3_bw="0">
<![CDATA[
bb109:0 %j_17 = phi i6 %add_ln95_17, void %bb109.split, i6, void %bb109.preheader

]]></Node>
<StgValue><ssdm name="j_17"/></StgValue>
</operation>

<operation id="469" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="396" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
bb109:1 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32, i32, i32, i32, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="470" st_id="53" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="397" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
bb109:2 %icmp_ln95_17 = icmp_eq  i6 %j_17, i6

]]></Node>
<StgValue><ssdm name="icmp_ln95_17"/></StgValue>
</operation>

<operation id="471" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="398" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
bb109:3 %empty_31 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64, i64, i64

]]></Node>
<StgValue><ssdm name="empty_31"/></StgValue>
</operation>

<operation id="472" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="399" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
bb109:4 %br_ln95 = br i1 %icmp_ln95_17, void %bb109.split, void %bb108.preheader

]]></Node>
<StgValue><ssdm name="br_ln95"/></StgValue>
</operation>

<operation id="473" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95_17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="401" bw="10" op_0_bw="6">
<![CDATA[
bb109.split:0 %zext_ln96_12 = zext i6 %j_17

]]></Node>
<StgValue><ssdm name="zext_ln96_12"/></StgValue>
</operation>

<operation id="474" st_id="53" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95_17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="402" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
bb109.split:1 %add_ln96_4 = add i10 %zext_ln96_12, i10

]]></Node>
<StgValue><ssdm name="add_ln96_4"/></StgValue>
</operation>

<operation id="475" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95_17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="403" bw="64" op_0_bw="10">
<![CDATA[
bb109.split:2 %zext_ln96_13 = zext i10 %add_ln96_4

]]></Node>
<StgValue><ssdm name="zext_ln96_13"/></StgValue>
</operation>

<operation id="476" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95_17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="404" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb109.split:3 %mat_b_addr_34 = getelementptr i32 %mat_b, i64, i64 %zext_ln96_13

]]></Node>
<StgValue><ssdm name="mat_b_addr_34"/></StgValue>
</operation>

<operation id="477" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95_17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="405" bw="11" op_0_bw="11" op_1_bw="6" op_2_bw="5">
<![CDATA[
bb109.split:4 %tmp_40 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i6.i5, i6 %j_17, i5

]]></Node>
<StgValue><ssdm name="tmp_40"/></StgValue>
</operation>

<operation id="478" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95_17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="406" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
bb109.split:5 %or_ln97_16 = or i11 %tmp_40, i11

]]></Node>
<StgValue><ssdm name="or_ln97_16"/></StgValue>
</operation>

<operation id="479" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95_17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="407" bw="64" op_0_bw="64" op_1_bw="53" op_2_bw="11">
<![CDATA[
bb109.split:6 %tmp_41 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i53.i11, i53, i11 %or_ln97_16

]]></Node>
<StgValue><ssdm name="tmp_41"/></StgValue>
</operation>

<operation id="480" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95_17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="408" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb109.split:7 %mat_b_addr_35 = getelementptr i32 %mat_b, i64, i64 %tmp_41

]]></Node>
<StgValue><ssdm name="mat_b_addr_35"/></StgValue>
</operation>

<operation id="481" st_id="53" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95_17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="410" bw="32" op_0_bw="10">
<![CDATA[
bb109.split:9 %temp_17 = load i10 %mat_b_addr_34

]]></Node>
<StgValue><ssdm name="temp_17"/></StgValue>
</operation>

<operation id="482" st_id="53" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95_17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="411" bw="32" op_0_bw="10">
<![CDATA[
bb109.split:10 %mat_b_load_34 = load i10 %mat_b_addr_35

]]></Node>
<StgValue><ssdm name="mat_b_load_34"/></StgValue>
</operation>
</state>

<state id="54" st_id="54">

<operation id="483" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="409" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
bb109.split:8 %specloopname_ln95 = specloopname void @_ssdm_op_SpecLoopName, void @empty_6

]]></Node>
<StgValue><ssdm name="specloopname_ln95"/></StgValue>
</operation>

<operation id="484" st_id="54" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="410" bw="32" op_0_bw="10">
<![CDATA[
bb109.split:9 %temp_17 = load i10 %mat_b_addr_34

]]></Node>
<StgValue><ssdm name="temp_17"/></StgValue>
</operation>

<operation id="485" st_id="54" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="411" bw="32" op_0_bw="10">
<![CDATA[
bb109.split:10 %mat_b_load_34 = load i10 %mat_b_addr_35

]]></Node>
<StgValue><ssdm name="mat_b_load_34"/></StgValue>
</operation>

<operation id="486" st_id="54" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="412" bw="0" op_0_bw="32" op_1_bw="10" op_2_bw="0">
<![CDATA[
bb109.split:11 %store_ln97 = store i32 %mat_b_load_34, i10 %mat_b_addr_34, i32 %temp_17

]]></Node>
<StgValue><ssdm name="store_ln97"/></StgValue>
</operation>

<operation id="487" st_id="54" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="413" bw="0" op_0_bw="32" op_1_bw="10" op_2_bw="0">
<![CDATA[
bb109.split:12 %store_ln98 = store i32 %temp_17, i10 %mat_b_addr_35, i32 %mat_b_load_34

]]></Node>
<StgValue><ssdm name="store_ln98"/></StgValue>
</operation>

<operation id="488" st_id="54" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="414" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
bb109.split:13 %add_ln95_17 = add i6 %j_17, i6

]]></Node>
<StgValue><ssdm name="add_ln95_17"/></StgValue>
</operation>

<operation id="489" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="415" bw="0" op_0_bw="0">
<![CDATA[
bb109.split:14 %br_ln0 = br void %bb109

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="55" st_id="55">

<operation id="490" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="417" bw="0" op_0_bw="0">
<![CDATA[
bb108.preheader:0 %br_ln0 = br void %bb108

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="56" st_id="56">

<operation id="491" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="419" bw="6" op_0_bw="6" op_1_bw="0" op_2_bw="6" op_3_bw="0">
<![CDATA[
bb108:0 %j_18 = phi i6 %add_ln95_18, void %bb108.split, i6, void %bb108.preheader

]]></Node>
<StgValue><ssdm name="j_18"/></StgValue>
</operation>

<operation id="492" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="420" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
bb108:1 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32, i32, i32, i32, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="493" st_id="56" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="421" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
bb108:2 %icmp_ln95_18 = icmp_eq  i6 %j_18, i6

]]></Node>
<StgValue><ssdm name="icmp_ln95_18"/></StgValue>
</operation>

<operation id="494" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="422" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
bb108:3 %empty_32 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64, i64, i64

]]></Node>
<StgValue><ssdm name="empty_32"/></StgValue>
</operation>

<operation id="495" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="423" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
bb108:4 %br_ln95 = br i1 %icmp_ln95_18, void %bb108.split, void %bb107.preheader

]]></Node>
<StgValue><ssdm name="br_ln95"/></StgValue>
</operation>

<operation id="496" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95_18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="425" bw="64" op_0_bw="64" op_1_bw="58" op_2_bw="6">
<![CDATA[
bb108.split:0 %tmp_42 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i58.i6, i58, i6 %j_18

]]></Node>
<StgValue><ssdm name="tmp_42"/></StgValue>
</operation>

<operation id="497" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95_18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="426" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb108.split:1 %mat_b_addr_36 = getelementptr i32 %mat_b, i64, i64 %tmp_42

]]></Node>
<StgValue><ssdm name="mat_b_addr_36"/></StgValue>
</operation>

<operation id="498" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95_18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="427" bw="11" op_0_bw="11" op_1_bw="6" op_2_bw="5">
<![CDATA[
bb108.split:2 %tmp_43 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i6.i5, i6 %j_18, i5

]]></Node>
<StgValue><ssdm name="tmp_43"/></StgValue>
</operation>

<operation id="499" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95_18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="428" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
bb108.split:3 %or_ln97_17 = or i11 %tmp_43, i11

]]></Node>
<StgValue><ssdm name="or_ln97_17"/></StgValue>
</operation>

<operation id="500" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95_18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="429" bw="64" op_0_bw="64" op_1_bw="53" op_2_bw="11">
<![CDATA[
bb108.split:4 %tmp_44 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i53.i11, i53, i11 %or_ln97_17

]]></Node>
<StgValue><ssdm name="tmp_44"/></StgValue>
</operation>

<operation id="501" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95_18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="430" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb108.split:5 %mat_b_addr_37 = getelementptr i32 %mat_b, i64, i64 %tmp_44

]]></Node>
<StgValue><ssdm name="mat_b_addr_37"/></StgValue>
</operation>

<operation id="502" st_id="56" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95_18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="432" bw="32" op_0_bw="10">
<![CDATA[
bb108.split:7 %temp_18 = load i10 %mat_b_addr_36

]]></Node>
<StgValue><ssdm name="temp_18"/></StgValue>
</operation>

<operation id="503" st_id="56" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95_18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="433" bw="32" op_0_bw="10">
<![CDATA[
bb108.split:8 %mat_b_load_36 = load i10 %mat_b_addr_37

]]></Node>
<StgValue><ssdm name="mat_b_load_36"/></StgValue>
</operation>
</state>

<state id="57" st_id="57">

<operation id="504" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="431" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
bb108.split:6 %specloopname_ln95 = specloopname void @_ssdm_op_SpecLoopName, void @empty_6

]]></Node>
<StgValue><ssdm name="specloopname_ln95"/></StgValue>
</operation>

<operation id="505" st_id="57" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="432" bw="32" op_0_bw="10">
<![CDATA[
bb108.split:7 %temp_18 = load i10 %mat_b_addr_36

]]></Node>
<StgValue><ssdm name="temp_18"/></StgValue>
</operation>

<operation id="506" st_id="57" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="433" bw="32" op_0_bw="10">
<![CDATA[
bb108.split:8 %mat_b_load_36 = load i10 %mat_b_addr_37

]]></Node>
<StgValue><ssdm name="mat_b_load_36"/></StgValue>
</operation>

<operation id="507" st_id="57" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="434" bw="0" op_0_bw="32" op_1_bw="10" op_2_bw="0">
<![CDATA[
bb108.split:9 %store_ln97 = store i32 %mat_b_load_36, i10 %mat_b_addr_36, i32 %temp_18

]]></Node>
<StgValue><ssdm name="store_ln97"/></StgValue>
</operation>

<operation id="508" st_id="57" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="435" bw="0" op_0_bw="32" op_1_bw="10" op_2_bw="0">
<![CDATA[
bb108.split:10 %store_ln98 = store i32 %temp_18, i10 %mat_b_addr_37, i32 %mat_b_load_36

]]></Node>
<StgValue><ssdm name="store_ln98"/></StgValue>
</operation>

<operation id="509" st_id="57" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="436" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
bb108.split:11 %add_ln95_18 = add i6 %j_18, i6

]]></Node>
<StgValue><ssdm name="add_ln95_18"/></StgValue>
</operation>

<operation id="510" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="437" bw="0" op_0_bw="0">
<![CDATA[
bb108.split:12 %br_ln0 = br void %bb108

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="58" st_id="58">

<operation id="511" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="439" bw="0" op_0_bw="0">
<![CDATA[
bb107.preheader:0 %br_ln0 = br void %bb107

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="59" st_id="59">

<operation id="512" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="441" bw="6" op_0_bw="6" op_1_bw="0" op_2_bw="6" op_3_bw="0">
<![CDATA[
bb107:0 %j_19 = phi i6 %add_ln95_19, void %bb107.split, i6, void %bb107.preheader

]]></Node>
<StgValue><ssdm name="j_19"/></StgValue>
</operation>

<operation id="513" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="442" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
bb107:1 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32, i32, i32, i32, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="514" st_id="59" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="443" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
bb107:2 %icmp_ln95_19 = icmp_eq  i6 %j_19, i6

]]></Node>
<StgValue><ssdm name="icmp_ln95_19"/></StgValue>
</operation>

<operation id="515" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="444" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
bb107:3 %empty_33 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64, i64, i64

]]></Node>
<StgValue><ssdm name="empty_33"/></StgValue>
</operation>

<operation id="516" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="445" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
bb107:4 %br_ln95 = br i1 %icmp_ln95_19, void %bb107.split, void %bb106.preheader

]]></Node>
<StgValue><ssdm name="br_ln95"/></StgValue>
</operation>

<operation id="517" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95_19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="447" bw="10" op_0_bw="6">
<![CDATA[
bb107.split:0 %zext_ln96_14 = zext i6 %j_19

]]></Node>
<StgValue><ssdm name="zext_ln96_14"/></StgValue>
</operation>

<operation id="518" st_id="59" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95_19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="448" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
bb107.split:1 %add_ln96_5 = add i10 %zext_ln96_14, i10

]]></Node>
<StgValue><ssdm name="add_ln96_5"/></StgValue>
</operation>

<operation id="519" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95_19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="449" bw="64" op_0_bw="10">
<![CDATA[
bb107.split:2 %zext_ln96_15 = zext i10 %add_ln96_5

]]></Node>
<StgValue><ssdm name="zext_ln96_15"/></StgValue>
</operation>

<operation id="520" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95_19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="450" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb107.split:3 %mat_b_addr_38 = getelementptr i32 %mat_b, i64, i64 %zext_ln96_15

]]></Node>
<StgValue><ssdm name="mat_b_addr_38"/></StgValue>
</operation>

<operation id="521" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95_19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="451" bw="11" op_0_bw="11" op_1_bw="6" op_2_bw="5">
<![CDATA[
bb107.split:4 %tmp_45 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i6.i5, i6 %j_19, i5

]]></Node>
<StgValue><ssdm name="tmp_45"/></StgValue>
</operation>

<operation id="522" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95_19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="452" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
bb107.split:5 %or_ln97_18 = or i11 %tmp_45, i11

]]></Node>
<StgValue><ssdm name="or_ln97_18"/></StgValue>
</operation>

<operation id="523" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95_19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="453" bw="64" op_0_bw="64" op_1_bw="53" op_2_bw="11">
<![CDATA[
bb107.split:6 %tmp_46 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i53.i11, i53, i11 %or_ln97_18

]]></Node>
<StgValue><ssdm name="tmp_46"/></StgValue>
</operation>

<operation id="524" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95_19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="454" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb107.split:7 %mat_b_addr_39 = getelementptr i32 %mat_b, i64, i64 %tmp_46

]]></Node>
<StgValue><ssdm name="mat_b_addr_39"/></StgValue>
</operation>

<operation id="525" st_id="59" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95_19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="456" bw="32" op_0_bw="10">
<![CDATA[
bb107.split:9 %temp_19 = load i10 %mat_b_addr_38

]]></Node>
<StgValue><ssdm name="temp_19"/></StgValue>
</operation>

<operation id="526" st_id="59" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95_19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="457" bw="32" op_0_bw="10">
<![CDATA[
bb107.split:10 %mat_b_load_38 = load i10 %mat_b_addr_39

]]></Node>
<StgValue><ssdm name="mat_b_load_38"/></StgValue>
</operation>
</state>

<state id="60" st_id="60">

<operation id="527" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="455" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
bb107.split:8 %specloopname_ln95 = specloopname void @_ssdm_op_SpecLoopName, void @empty_6

]]></Node>
<StgValue><ssdm name="specloopname_ln95"/></StgValue>
</operation>

<operation id="528" st_id="60" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="456" bw="32" op_0_bw="10">
<![CDATA[
bb107.split:9 %temp_19 = load i10 %mat_b_addr_38

]]></Node>
<StgValue><ssdm name="temp_19"/></StgValue>
</operation>

<operation id="529" st_id="60" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="457" bw="32" op_0_bw="10">
<![CDATA[
bb107.split:10 %mat_b_load_38 = load i10 %mat_b_addr_39

]]></Node>
<StgValue><ssdm name="mat_b_load_38"/></StgValue>
</operation>

<operation id="530" st_id="60" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="458" bw="0" op_0_bw="32" op_1_bw="10" op_2_bw="0">
<![CDATA[
bb107.split:11 %store_ln97 = store i32 %mat_b_load_38, i10 %mat_b_addr_38, i32 %temp_19

]]></Node>
<StgValue><ssdm name="store_ln97"/></StgValue>
</operation>

<operation id="531" st_id="60" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="459" bw="0" op_0_bw="32" op_1_bw="10" op_2_bw="0">
<![CDATA[
bb107.split:12 %store_ln98 = store i32 %temp_19, i10 %mat_b_addr_39, i32 %mat_b_load_38

]]></Node>
<StgValue><ssdm name="store_ln98"/></StgValue>
</operation>

<operation id="532" st_id="60" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="460" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
bb107.split:13 %add_ln95_19 = add i6 %j_19, i6

]]></Node>
<StgValue><ssdm name="add_ln95_19"/></StgValue>
</operation>

<operation id="533" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="461" bw="0" op_0_bw="0">
<![CDATA[
bb107.split:14 %br_ln0 = br void %bb107

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="61" st_id="61">

<operation id="534" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="463" bw="0" op_0_bw="0">
<![CDATA[
bb106.preheader:0 %br_ln0 = br void %bb106

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="62" st_id="62">

<operation id="535" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="465" bw="6" op_0_bw="6" op_1_bw="0" op_2_bw="6" op_3_bw="0">
<![CDATA[
bb106:0 %j_20 = phi i6 %add_ln95_20, void %bb106.split, i6, void %bb106.preheader

]]></Node>
<StgValue><ssdm name="j_20"/></StgValue>
</operation>

<operation id="536" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="466" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
bb106:1 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32, i32, i32, i32, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="537" st_id="62" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="467" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
bb106:2 %icmp_ln95_20 = icmp_eq  i6 %j_20, i6

]]></Node>
<StgValue><ssdm name="icmp_ln95_20"/></StgValue>
</operation>

<operation id="538" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="468" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
bb106:3 %empty_34 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64, i64, i64

]]></Node>
<StgValue><ssdm name="empty_34"/></StgValue>
</operation>

<operation id="539" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="469" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
bb106:4 %br_ln95 = br i1 %icmp_ln95_20, void %bb106.split, void %bb105.preheader

]]></Node>
<StgValue><ssdm name="br_ln95"/></StgValue>
</operation>

<operation id="540" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95_20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="471" bw="64" op_0_bw="64" op_1_bw="58" op_2_bw="6">
<![CDATA[
bb106.split:0 %tmp_47 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i58.i6, i58, i6 %j_20

]]></Node>
<StgValue><ssdm name="tmp_47"/></StgValue>
</operation>

<operation id="541" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95_20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="472" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb106.split:1 %mat_b_addr_40 = getelementptr i32 %mat_b, i64, i64 %tmp_47

]]></Node>
<StgValue><ssdm name="mat_b_addr_40"/></StgValue>
</operation>

<operation id="542" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95_20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="473" bw="11" op_0_bw="11" op_1_bw="6" op_2_bw="5">
<![CDATA[
bb106.split:2 %tmp_48 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i6.i5, i6 %j_20, i5

]]></Node>
<StgValue><ssdm name="tmp_48"/></StgValue>
</operation>

<operation id="543" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95_20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="474" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
bb106.split:3 %or_ln97_19 = or i11 %tmp_48, i11

]]></Node>
<StgValue><ssdm name="or_ln97_19"/></StgValue>
</operation>

<operation id="544" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95_20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="475" bw="64" op_0_bw="64" op_1_bw="53" op_2_bw="11">
<![CDATA[
bb106.split:4 %tmp_49 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i53.i11, i53, i11 %or_ln97_19

]]></Node>
<StgValue><ssdm name="tmp_49"/></StgValue>
</operation>

<operation id="545" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95_20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="476" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb106.split:5 %mat_b_addr_41 = getelementptr i32 %mat_b, i64, i64 %tmp_49

]]></Node>
<StgValue><ssdm name="mat_b_addr_41"/></StgValue>
</operation>

<operation id="546" st_id="62" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95_20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="478" bw="32" op_0_bw="10">
<![CDATA[
bb106.split:7 %temp_20 = load i10 %mat_b_addr_40

]]></Node>
<StgValue><ssdm name="temp_20"/></StgValue>
</operation>

<operation id="547" st_id="62" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95_20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="479" bw="32" op_0_bw="10">
<![CDATA[
bb106.split:8 %mat_b_load_40 = load i10 %mat_b_addr_41

]]></Node>
<StgValue><ssdm name="mat_b_load_40"/></StgValue>
</operation>
</state>

<state id="63" st_id="63">

<operation id="548" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="477" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
bb106.split:6 %specloopname_ln95 = specloopname void @_ssdm_op_SpecLoopName, void @empty_6

]]></Node>
<StgValue><ssdm name="specloopname_ln95"/></StgValue>
</operation>

<operation id="549" st_id="63" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="478" bw="32" op_0_bw="10">
<![CDATA[
bb106.split:7 %temp_20 = load i10 %mat_b_addr_40

]]></Node>
<StgValue><ssdm name="temp_20"/></StgValue>
</operation>

<operation id="550" st_id="63" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="479" bw="32" op_0_bw="10">
<![CDATA[
bb106.split:8 %mat_b_load_40 = load i10 %mat_b_addr_41

]]></Node>
<StgValue><ssdm name="mat_b_load_40"/></StgValue>
</operation>

<operation id="551" st_id="63" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="480" bw="0" op_0_bw="32" op_1_bw="10" op_2_bw="0">
<![CDATA[
bb106.split:9 %store_ln97 = store i32 %mat_b_load_40, i10 %mat_b_addr_40, i32 %temp_20

]]></Node>
<StgValue><ssdm name="store_ln97"/></StgValue>
</operation>

<operation id="552" st_id="63" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="481" bw="0" op_0_bw="32" op_1_bw="10" op_2_bw="0">
<![CDATA[
bb106.split:10 %store_ln98 = store i32 %temp_20, i10 %mat_b_addr_41, i32 %mat_b_load_40

]]></Node>
<StgValue><ssdm name="store_ln98"/></StgValue>
</operation>

<operation id="553" st_id="63" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="482" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
bb106.split:11 %add_ln95_20 = add i6 %j_20, i6

]]></Node>
<StgValue><ssdm name="add_ln95_20"/></StgValue>
</operation>

<operation id="554" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="483" bw="0" op_0_bw="0">
<![CDATA[
bb106.split:12 %br_ln0 = br void %bb106

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="64" st_id="64">

<operation id="555" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="485" bw="0" op_0_bw="0">
<![CDATA[
bb105.preheader:0 %br_ln0 = br void %bb105

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="65" st_id="65">

<operation id="556" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="487" bw="6" op_0_bw="6" op_1_bw="0" op_2_bw="6" op_3_bw="0">
<![CDATA[
bb105:0 %j_21 = phi i6 %add_ln95_21, void %bb105.split, i6, void %bb105.preheader

]]></Node>
<StgValue><ssdm name="j_21"/></StgValue>
</operation>

<operation id="557" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="488" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
bb105:1 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32, i32, i32, i32, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="558" st_id="65" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="489" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
bb105:2 %icmp_ln95_21 = icmp_eq  i6 %j_21, i6

]]></Node>
<StgValue><ssdm name="icmp_ln95_21"/></StgValue>
</operation>

<operation id="559" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="490" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
bb105:3 %empty_35 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64, i64, i64

]]></Node>
<StgValue><ssdm name="empty_35"/></StgValue>
</operation>

<operation id="560" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="491" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
bb105:4 %br_ln95 = br i1 %icmp_ln95_21, void %bb105.split, void %bb104.preheader

]]></Node>
<StgValue><ssdm name="br_ln95"/></StgValue>
</operation>

<operation id="561" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95_21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="493" bw="10" op_0_bw="6">
<![CDATA[
bb105.split:0 %zext_ln96_16 = zext i6 %j_21

]]></Node>
<StgValue><ssdm name="zext_ln96_16"/></StgValue>
</operation>

<operation id="562" st_id="65" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95_21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="494" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
bb105.split:1 %add_ln96_6 = add i10 %zext_ln96_16, i10

]]></Node>
<StgValue><ssdm name="add_ln96_6"/></StgValue>
</operation>

<operation id="563" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95_21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="495" bw="64" op_0_bw="10">
<![CDATA[
bb105.split:2 %zext_ln96_17 = zext i10 %add_ln96_6

]]></Node>
<StgValue><ssdm name="zext_ln96_17"/></StgValue>
</operation>

<operation id="564" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95_21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="496" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb105.split:3 %mat_b_addr_42 = getelementptr i32 %mat_b, i64, i64 %zext_ln96_17

]]></Node>
<StgValue><ssdm name="mat_b_addr_42"/></StgValue>
</operation>

<operation id="565" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95_21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="497" bw="11" op_0_bw="11" op_1_bw="6" op_2_bw="5">
<![CDATA[
bb105.split:4 %tmp_50 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i6.i5, i6 %j_21, i5

]]></Node>
<StgValue><ssdm name="tmp_50"/></StgValue>
</operation>

<operation id="566" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95_21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="498" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
bb105.split:5 %or_ln97_20 = or i11 %tmp_50, i11

]]></Node>
<StgValue><ssdm name="or_ln97_20"/></StgValue>
</operation>

<operation id="567" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95_21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="499" bw="64" op_0_bw="64" op_1_bw="53" op_2_bw="11">
<![CDATA[
bb105.split:6 %tmp_51 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i53.i11, i53, i11 %or_ln97_20

]]></Node>
<StgValue><ssdm name="tmp_51"/></StgValue>
</operation>

<operation id="568" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95_21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="500" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb105.split:7 %mat_b_addr_43 = getelementptr i32 %mat_b, i64, i64 %tmp_51

]]></Node>
<StgValue><ssdm name="mat_b_addr_43"/></StgValue>
</operation>

<operation id="569" st_id="65" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95_21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="502" bw="32" op_0_bw="10">
<![CDATA[
bb105.split:9 %temp_21 = load i10 %mat_b_addr_42

]]></Node>
<StgValue><ssdm name="temp_21"/></StgValue>
</operation>

<operation id="570" st_id="65" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95_21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="503" bw="32" op_0_bw="10">
<![CDATA[
bb105.split:10 %mat_b_load_42 = load i10 %mat_b_addr_43

]]></Node>
<StgValue><ssdm name="mat_b_load_42"/></StgValue>
</operation>

<operation id="571" st_id="65" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95_21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="506" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
bb105.split:13 %add_ln95_21 = add i6 %j_21, i6

]]></Node>
<StgValue><ssdm name="add_ln95_21"/></StgValue>
</operation>
</state>

<state id="66" st_id="66">

<operation id="572" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="501" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
bb105.split:8 %specloopname_ln95 = specloopname void @_ssdm_op_SpecLoopName, void @empty_6

]]></Node>
<StgValue><ssdm name="specloopname_ln95"/></StgValue>
</operation>

<operation id="573" st_id="66" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="502" bw="32" op_0_bw="10">
<![CDATA[
bb105.split:9 %temp_21 = load i10 %mat_b_addr_42

]]></Node>
<StgValue><ssdm name="temp_21"/></StgValue>
</operation>

<operation id="574" st_id="66" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="503" bw="32" op_0_bw="10">
<![CDATA[
bb105.split:10 %mat_b_load_42 = load i10 %mat_b_addr_43

]]></Node>
<StgValue><ssdm name="mat_b_load_42"/></StgValue>
</operation>

<operation id="575" st_id="66" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="504" bw="0" op_0_bw="32" op_1_bw="10" op_2_bw="0">
<![CDATA[
bb105.split:11 %store_ln97 = store i32 %mat_b_load_42, i10 %mat_b_addr_42, i32 %temp_21

]]></Node>
<StgValue><ssdm name="store_ln97"/></StgValue>
</operation>

<operation id="576" st_id="66" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="505" bw="0" op_0_bw="32" op_1_bw="10" op_2_bw="0">
<![CDATA[
bb105.split:12 %store_ln98 = store i32 %temp_21, i10 %mat_b_addr_43, i32 %mat_b_load_42

]]></Node>
<StgValue><ssdm name="store_ln98"/></StgValue>
</operation>

<operation id="577" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="507" bw="0" op_0_bw="0">
<![CDATA[
bb105.split:14 %br_ln0 = br void %bb105

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="67" st_id="67">

<operation id="578" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="509" bw="0" op_0_bw="0">
<![CDATA[
bb104.preheader:0 %br_ln0 = br void %bb104

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="68" st_id="68">

<operation id="579" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="511" bw="6" op_0_bw="6" op_1_bw="0" op_2_bw="6" op_3_bw="0">
<![CDATA[
bb104:0 %j_22 = phi i6 %add_ln95_22, void %bb104.split, i6, void %bb104.preheader

]]></Node>
<StgValue><ssdm name="j_22"/></StgValue>
</operation>

<operation id="580" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="512" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
bb104:1 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32, i32, i32, i32, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="581" st_id="68" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="513" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
bb104:2 %icmp_ln95_22 = icmp_eq  i6 %j_22, i6

]]></Node>
<StgValue><ssdm name="icmp_ln95_22"/></StgValue>
</operation>

<operation id="582" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="514" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
bb104:3 %empty_36 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64, i64, i64

]]></Node>
<StgValue><ssdm name="empty_36"/></StgValue>
</operation>

<operation id="583" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="515" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
bb104:4 %br_ln95 = br i1 %icmp_ln95_22, void %bb104.split, void %bb103.preheader

]]></Node>
<StgValue><ssdm name="br_ln95"/></StgValue>
</operation>

<operation id="584" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95_22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="517" bw="64" op_0_bw="64" op_1_bw="58" op_2_bw="6">
<![CDATA[
bb104.split:0 %tmp_52 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i58.i6, i58, i6 %j_22

]]></Node>
<StgValue><ssdm name="tmp_52"/></StgValue>
</operation>

<operation id="585" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95_22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="518" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb104.split:1 %mat_b_addr_44 = getelementptr i32 %mat_b, i64, i64 %tmp_52

]]></Node>
<StgValue><ssdm name="mat_b_addr_44"/></StgValue>
</operation>

<operation id="586" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95_22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="519" bw="11" op_0_bw="11" op_1_bw="6" op_2_bw="5">
<![CDATA[
bb104.split:2 %tmp_53 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i6.i5, i6 %j_22, i5

]]></Node>
<StgValue><ssdm name="tmp_53"/></StgValue>
</operation>

<operation id="587" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95_22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="520" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
bb104.split:3 %or_ln97_21 = or i11 %tmp_53, i11

]]></Node>
<StgValue><ssdm name="or_ln97_21"/></StgValue>
</operation>

<operation id="588" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95_22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="521" bw="64" op_0_bw="64" op_1_bw="53" op_2_bw="11">
<![CDATA[
bb104.split:4 %tmp_54 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i53.i11, i53, i11 %or_ln97_21

]]></Node>
<StgValue><ssdm name="tmp_54"/></StgValue>
</operation>

<operation id="589" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95_22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="522" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb104.split:5 %mat_b_addr_45 = getelementptr i32 %mat_b, i64, i64 %tmp_54

]]></Node>
<StgValue><ssdm name="mat_b_addr_45"/></StgValue>
</operation>

<operation id="590" st_id="68" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95_22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="524" bw="32" op_0_bw="10">
<![CDATA[
bb104.split:7 %temp_22 = load i10 %mat_b_addr_44

]]></Node>
<StgValue><ssdm name="temp_22"/></StgValue>
</operation>

<operation id="591" st_id="68" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95_22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="525" bw="32" op_0_bw="10">
<![CDATA[
bb104.split:8 %mat_b_load_44 = load i10 %mat_b_addr_45

]]></Node>
<StgValue><ssdm name="mat_b_load_44"/></StgValue>
</operation>
</state>

<state id="69" st_id="69">

<operation id="592" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="523" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
bb104.split:6 %specloopname_ln95 = specloopname void @_ssdm_op_SpecLoopName, void @empty_6

]]></Node>
<StgValue><ssdm name="specloopname_ln95"/></StgValue>
</operation>

<operation id="593" st_id="69" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="524" bw="32" op_0_bw="10">
<![CDATA[
bb104.split:7 %temp_22 = load i10 %mat_b_addr_44

]]></Node>
<StgValue><ssdm name="temp_22"/></StgValue>
</operation>

<operation id="594" st_id="69" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="525" bw="32" op_0_bw="10">
<![CDATA[
bb104.split:8 %mat_b_load_44 = load i10 %mat_b_addr_45

]]></Node>
<StgValue><ssdm name="mat_b_load_44"/></StgValue>
</operation>

<operation id="595" st_id="69" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="526" bw="0" op_0_bw="32" op_1_bw="10" op_2_bw="0">
<![CDATA[
bb104.split:9 %store_ln97 = store i32 %mat_b_load_44, i10 %mat_b_addr_44, i32 %temp_22

]]></Node>
<StgValue><ssdm name="store_ln97"/></StgValue>
</operation>

<operation id="596" st_id="69" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="527" bw="0" op_0_bw="32" op_1_bw="10" op_2_bw="0">
<![CDATA[
bb104.split:10 %store_ln98 = store i32 %temp_22, i10 %mat_b_addr_45, i32 %mat_b_load_44

]]></Node>
<StgValue><ssdm name="store_ln98"/></StgValue>
</operation>

<operation id="597" st_id="69" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="528" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
bb104.split:11 %add_ln95_22 = add i6 %j_22, i6

]]></Node>
<StgValue><ssdm name="add_ln95_22"/></StgValue>
</operation>

<operation id="598" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="529" bw="0" op_0_bw="0">
<![CDATA[
bb104.split:12 %br_ln0 = br void %bb104

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="70" st_id="70">

<operation id="599" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="531" bw="0" op_0_bw="0">
<![CDATA[
bb103.preheader:0 %br_ln0 = br void %bb103

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="71" st_id="71">

<operation id="600" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="533" bw="6" op_0_bw="6" op_1_bw="0" op_2_bw="6" op_3_bw="0">
<![CDATA[
bb103:0 %j_23 = phi i6 %add_ln95_23, void %bb103.split, i6, void %bb103.preheader

]]></Node>
<StgValue><ssdm name="j_23"/></StgValue>
</operation>

<operation id="601" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="534" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
bb103:1 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32, i32, i32, i32, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="602" st_id="71" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="535" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
bb103:2 %icmp_ln95_23 = icmp_eq  i6 %j_23, i6

]]></Node>
<StgValue><ssdm name="icmp_ln95_23"/></StgValue>
</operation>

<operation id="603" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="536" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
bb103:3 %empty_37 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64, i64, i64

]]></Node>
<StgValue><ssdm name="empty_37"/></StgValue>
</operation>

<operation id="604" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="537" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
bb103:4 %br_ln95 = br i1 %icmp_ln95_23, void %bb103.split, void %bb102.preheader

]]></Node>
<StgValue><ssdm name="br_ln95"/></StgValue>
</operation>

<operation id="605" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95_23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="539" bw="10" op_0_bw="6">
<![CDATA[
bb103.split:0 %zext_ln96_18 = zext i6 %j_23

]]></Node>
<StgValue><ssdm name="zext_ln96_18"/></StgValue>
</operation>

<operation id="606" st_id="71" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95_23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="540" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
bb103.split:1 %add_ln96_7 = add i10 %zext_ln96_18, i10

]]></Node>
<StgValue><ssdm name="add_ln96_7"/></StgValue>
</operation>

<operation id="607" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95_23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="541" bw="64" op_0_bw="10">
<![CDATA[
bb103.split:2 %zext_ln96_19 = zext i10 %add_ln96_7

]]></Node>
<StgValue><ssdm name="zext_ln96_19"/></StgValue>
</operation>

<operation id="608" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95_23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="542" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb103.split:3 %mat_b_addr_46 = getelementptr i32 %mat_b, i64, i64 %zext_ln96_19

]]></Node>
<StgValue><ssdm name="mat_b_addr_46"/></StgValue>
</operation>

<operation id="609" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95_23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="543" bw="11" op_0_bw="11" op_1_bw="6" op_2_bw="5">
<![CDATA[
bb103.split:4 %tmp_55 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i6.i5, i6 %j_23, i5

]]></Node>
<StgValue><ssdm name="tmp_55"/></StgValue>
</operation>

<operation id="610" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95_23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="544" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
bb103.split:5 %or_ln97_22 = or i11 %tmp_55, i11

]]></Node>
<StgValue><ssdm name="or_ln97_22"/></StgValue>
</operation>

<operation id="611" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95_23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="545" bw="64" op_0_bw="64" op_1_bw="53" op_2_bw="11">
<![CDATA[
bb103.split:6 %tmp_56 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i53.i11, i53, i11 %or_ln97_22

]]></Node>
<StgValue><ssdm name="tmp_56"/></StgValue>
</operation>

<operation id="612" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95_23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="546" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb103.split:7 %mat_b_addr_47 = getelementptr i32 %mat_b, i64, i64 %tmp_56

]]></Node>
<StgValue><ssdm name="mat_b_addr_47"/></StgValue>
</operation>

<operation id="613" st_id="71" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95_23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="548" bw="32" op_0_bw="10">
<![CDATA[
bb103.split:9 %temp_23 = load i10 %mat_b_addr_46

]]></Node>
<StgValue><ssdm name="temp_23"/></StgValue>
</operation>

<operation id="614" st_id="71" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95_23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="549" bw="32" op_0_bw="10">
<![CDATA[
bb103.split:10 %mat_b_load_46 = load i10 %mat_b_addr_47

]]></Node>
<StgValue><ssdm name="mat_b_load_46"/></StgValue>
</operation>
</state>

<state id="72" st_id="72">

<operation id="615" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="547" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
bb103.split:8 %specloopname_ln95 = specloopname void @_ssdm_op_SpecLoopName, void @empty_6

]]></Node>
<StgValue><ssdm name="specloopname_ln95"/></StgValue>
</operation>

<operation id="616" st_id="72" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="548" bw="32" op_0_bw="10">
<![CDATA[
bb103.split:9 %temp_23 = load i10 %mat_b_addr_46

]]></Node>
<StgValue><ssdm name="temp_23"/></StgValue>
</operation>

<operation id="617" st_id="72" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="549" bw="32" op_0_bw="10">
<![CDATA[
bb103.split:10 %mat_b_load_46 = load i10 %mat_b_addr_47

]]></Node>
<StgValue><ssdm name="mat_b_load_46"/></StgValue>
</operation>

<operation id="618" st_id="72" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="550" bw="0" op_0_bw="32" op_1_bw="10" op_2_bw="0">
<![CDATA[
bb103.split:11 %store_ln97 = store i32 %mat_b_load_46, i10 %mat_b_addr_46, i32 %temp_23

]]></Node>
<StgValue><ssdm name="store_ln97"/></StgValue>
</operation>

<operation id="619" st_id="72" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="551" bw="0" op_0_bw="32" op_1_bw="10" op_2_bw="0">
<![CDATA[
bb103.split:12 %store_ln98 = store i32 %temp_23, i10 %mat_b_addr_47, i32 %mat_b_load_46

]]></Node>
<StgValue><ssdm name="store_ln98"/></StgValue>
</operation>

<operation id="620" st_id="72" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="552" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
bb103.split:13 %add_ln95_23 = add i6 %j_23, i6

]]></Node>
<StgValue><ssdm name="add_ln95_23"/></StgValue>
</operation>

<operation id="621" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="553" bw="0" op_0_bw="0">
<![CDATA[
bb103.split:14 %br_ln0 = br void %bb103

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="73" st_id="73">

<operation id="622" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="555" bw="0" op_0_bw="0">
<![CDATA[
bb102.preheader:0 %br_ln0 = br void %bb102

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="74" st_id="74">

<operation id="623" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="557" bw="6" op_0_bw="6" op_1_bw="0" op_2_bw="6" op_3_bw="0">
<![CDATA[
bb102:0 %j_24 = phi i6 %add_ln95_24, void %bb102.split, i6, void %bb102.preheader

]]></Node>
<StgValue><ssdm name="j_24"/></StgValue>
</operation>

<operation id="624" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="558" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
bb102:1 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32, i32, i32, i32, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="625" st_id="74" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="559" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
bb102:2 %icmp_ln95_24 = icmp_eq  i6 %j_24, i6

]]></Node>
<StgValue><ssdm name="icmp_ln95_24"/></StgValue>
</operation>

<operation id="626" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="560" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
bb102:3 %empty_38 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64, i64, i64

]]></Node>
<StgValue><ssdm name="empty_38"/></StgValue>
</operation>

<operation id="627" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="561" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
bb102:4 %br_ln95 = br i1 %icmp_ln95_24, void %bb102.split, void %bb101.preheader

]]></Node>
<StgValue><ssdm name="br_ln95"/></StgValue>
</operation>

<operation id="628" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95_24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="563" bw="64" op_0_bw="64" op_1_bw="58" op_2_bw="6">
<![CDATA[
bb102.split:0 %tmp_57 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i58.i6, i58, i6 %j_24

]]></Node>
<StgValue><ssdm name="tmp_57"/></StgValue>
</operation>

<operation id="629" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95_24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="564" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb102.split:1 %mat_b_addr_48 = getelementptr i32 %mat_b, i64, i64 %tmp_57

]]></Node>
<StgValue><ssdm name="mat_b_addr_48"/></StgValue>
</operation>

<operation id="630" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95_24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="565" bw="11" op_0_bw="11" op_1_bw="6" op_2_bw="5">
<![CDATA[
bb102.split:2 %tmp_58 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i6.i5, i6 %j_24, i5

]]></Node>
<StgValue><ssdm name="tmp_58"/></StgValue>
</operation>

<operation id="631" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95_24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="566" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
bb102.split:3 %or_ln97_23 = or i11 %tmp_58, i11

]]></Node>
<StgValue><ssdm name="or_ln97_23"/></StgValue>
</operation>

<operation id="632" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95_24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="567" bw="64" op_0_bw="64" op_1_bw="53" op_2_bw="11">
<![CDATA[
bb102.split:4 %tmp_59 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i53.i11, i53, i11 %or_ln97_23

]]></Node>
<StgValue><ssdm name="tmp_59"/></StgValue>
</operation>

<operation id="633" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95_24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="568" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb102.split:5 %mat_b_addr_49 = getelementptr i32 %mat_b, i64, i64 %tmp_59

]]></Node>
<StgValue><ssdm name="mat_b_addr_49"/></StgValue>
</operation>

<operation id="634" st_id="74" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95_24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="570" bw="32" op_0_bw="10">
<![CDATA[
bb102.split:7 %temp_24 = load i10 %mat_b_addr_48

]]></Node>
<StgValue><ssdm name="temp_24"/></StgValue>
</operation>

<operation id="635" st_id="74" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95_24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="571" bw="32" op_0_bw="10">
<![CDATA[
bb102.split:8 %mat_b_load_48 = load i10 %mat_b_addr_49

]]></Node>
<StgValue><ssdm name="mat_b_load_48"/></StgValue>
</operation>
</state>

<state id="75" st_id="75">

<operation id="636" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="569" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
bb102.split:6 %specloopname_ln95 = specloopname void @_ssdm_op_SpecLoopName, void @empty_6

]]></Node>
<StgValue><ssdm name="specloopname_ln95"/></StgValue>
</operation>

<operation id="637" st_id="75" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="570" bw="32" op_0_bw="10">
<![CDATA[
bb102.split:7 %temp_24 = load i10 %mat_b_addr_48

]]></Node>
<StgValue><ssdm name="temp_24"/></StgValue>
</operation>

<operation id="638" st_id="75" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="571" bw="32" op_0_bw="10">
<![CDATA[
bb102.split:8 %mat_b_load_48 = load i10 %mat_b_addr_49

]]></Node>
<StgValue><ssdm name="mat_b_load_48"/></StgValue>
</operation>

<operation id="639" st_id="75" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="572" bw="0" op_0_bw="32" op_1_bw="10" op_2_bw="0">
<![CDATA[
bb102.split:9 %store_ln97 = store i32 %mat_b_load_48, i10 %mat_b_addr_48, i32 %temp_24

]]></Node>
<StgValue><ssdm name="store_ln97"/></StgValue>
</operation>

<operation id="640" st_id="75" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="573" bw="0" op_0_bw="32" op_1_bw="10" op_2_bw="0">
<![CDATA[
bb102.split:10 %store_ln98 = store i32 %temp_24, i10 %mat_b_addr_49, i32 %mat_b_load_48

]]></Node>
<StgValue><ssdm name="store_ln98"/></StgValue>
</operation>

<operation id="641" st_id="75" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="574" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
bb102.split:11 %add_ln95_24 = add i6 %j_24, i6

]]></Node>
<StgValue><ssdm name="add_ln95_24"/></StgValue>
</operation>

<operation id="642" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="575" bw="0" op_0_bw="0">
<![CDATA[
bb102.split:12 %br_ln0 = br void %bb102

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="76" st_id="76">

<operation id="643" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="577" bw="0" op_0_bw="0">
<![CDATA[
bb101.preheader:0 %br_ln0 = br void %bb101

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="77" st_id="77">

<operation id="644" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="579" bw="6" op_0_bw="6" op_1_bw="0" op_2_bw="6" op_3_bw="0">
<![CDATA[
bb101:0 %j_25 = phi i6 %add_ln95_25, void %bb101.split, i6, void %bb101.preheader

]]></Node>
<StgValue><ssdm name="j_25"/></StgValue>
</operation>

<operation id="645" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="580" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
bb101:1 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32, i32, i32, i32, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="646" st_id="77" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="581" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
bb101:2 %icmp_ln95_25 = icmp_eq  i6 %j_25, i6

]]></Node>
<StgValue><ssdm name="icmp_ln95_25"/></StgValue>
</operation>

<operation id="647" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="582" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
bb101:3 %empty_39 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64, i64, i64

]]></Node>
<StgValue><ssdm name="empty_39"/></StgValue>
</operation>

<operation id="648" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="583" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
bb101:4 %br_ln95 = br i1 %icmp_ln95_25, void %bb101.split, void %bb100.preheader

]]></Node>
<StgValue><ssdm name="br_ln95"/></StgValue>
</operation>

<operation id="649" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95_25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="585" bw="9" op_0_bw="6">
<![CDATA[
bb101.split:0 %zext_ln96_20 = zext i6 %j_25

]]></Node>
<StgValue><ssdm name="zext_ln96_20"/></StgValue>
</operation>

<operation id="650" st_id="77" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95_25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="586" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
bb101.split:1 %add_ln96_8 = add i9 %zext_ln96_20, i9

]]></Node>
<StgValue><ssdm name="add_ln96_8"/></StgValue>
</operation>

<operation id="651" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95_25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="587" bw="10" op_0_bw="9">
<![CDATA[
bb101.split:2 %sext_ln96_4 = sext i9 %add_ln96_8

]]></Node>
<StgValue><ssdm name="sext_ln96_4"/></StgValue>
</operation>

<operation id="652" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95_25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="588" bw="64" op_0_bw="10">
<![CDATA[
bb101.split:3 %zext_ln96_21 = zext i10 %sext_ln96_4

]]></Node>
<StgValue><ssdm name="zext_ln96_21"/></StgValue>
</operation>

<operation id="653" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95_25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="589" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb101.split:4 %mat_b_addr_50 = getelementptr i32 %mat_b, i64, i64 %zext_ln96_21

]]></Node>
<StgValue><ssdm name="mat_b_addr_50"/></StgValue>
</operation>

<operation id="654" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95_25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="590" bw="11" op_0_bw="11" op_1_bw="6" op_2_bw="5">
<![CDATA[
bb101.split:5 %tmp_60 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i6.i5, i6 %j_25, i5

]]></Node>
<StgValue><ssdm name="tmp_60"/></StgValue>
</operation>

<operation id="655" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95_25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="591" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
bb101.split:6 %or_ln97_24 = or i11 %tmp_60, i11

]]></Node>
<StgValue><ssdm name="or_ln97_24"/></StgValue>
</operation>

<operation id="656" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95_25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="592" bw="64" op_0_bw="64" op_1_bw="53" op_2_bw="11">
<![CDATA[
bb101.split:7 %tmp_61 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i53.i11, i53, i11 %or_ln97_24

]]></Node>
<StgValue><ssdm name="tmp_61"/></StgValue>
</operation>

<operation id="657" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95_25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="593" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb101.split:8 %mat_b_addr_51 = getelementptr i32 %mat_b, i64, i64 %tmp_61

]]></Node>
<StgValue><ssdm name="mat_b_addr_51"/></StgValue>
</operation>

<operation id="658" st_id="77" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95_25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="595" bw="32" op_0_bw="10">
<![CDATA[
bb101.split:10 %temp_25 = load i10 %mat_b_addr_50

]]></Node>
<StgValue><ssdm name="temp_25"/></StgValue>
</operation>

<operation id="659" st_id="77" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95_25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="596" bw="32" op_0_bw="10">
<![CDATA[
bb101.split:11 %mat_b_load_50 = load i10 %mat_b_addr_51

]]></Node>
<StgValue><ssdm name="mat_b_load_50"/></StgValue>
</operation>
</state>

<state id="78" st_id="78">

<operation id="660" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="594" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
bb101.split:9 %specloopname_ln95 = specloopname void @_ssdm_op_SpecLoopName, void @empty_6

]]></Node>
<StgValue><ssdm name="specloopname_ln95"/></StgValue>
</operation>

<operation id="661" st_id="78" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="595" bw="32" op_0_bw="10">
<![CDATA[
bb101.split:10 %temp_25 = load i10 %mat_b_addr_50

]]></Node>
<StgValue><ssdm name="temp_25"/></StgValue>
</operation>

<operation id="662" st_id="78" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="596" bw="32" op_0_bw="10">
<![CDATA[
bb101.split:11 %mat_b_load_50 = load i10 %mat_b_addr_51

]]></Node>
<StgValue><ssdm name="mat_b_load_50"/></StgValue>
</operation>

<operation id="663" st_id="78" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="597" bw="0" op_0_bw="32" op_1_bw="10" op_2_bw="0">
<![CDATA[
bb101.split:12 %store_ln97 = store i32 %mat_b_load_50, i10 %mat_b_addr_50, i32 %temp_25

]]></Node>
<StgValue><ssdm name="store_ln97"/></StgValue>
</operation>

<operation id="664" st_id="78" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="598" bw="0" op_0_bw="32" op_1_bw="10" op_2_bw="0">
<![CDATA[
bb101.split:13 %store_ln98 = store i32 %temp_25, i10 %mat_b_addr_51, i32 %mat_b_load_50

]]></Node>
<StgValue><ssdm name="store_ln98"/></StgValue>
</operation>

<operation id="665" st_id="78" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="599" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
bb101.split:14 %add_ln95_25 = add i6 %j_25, i6

]]></Node>
<StgValue><ssdm name="add_ln95_25"/></StgValue>
</operation>

<operation id="666" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="600" bw="0" op_0_bw="0">
<![CDATA[
bb101.split:15 %br_ln0 = br void %bb101

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="79" st_id="79">

<operation id="667" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="602" bw="0" op_0_bw="0">
<![CDATA[
bb100.preheader:0 %br_ln0 = br void %bb100

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="80" st_id="80">

<operation id="668" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="604" bw="6" op_0_bw="6" op_1_bw="0" op_2_bw="6" op_3_bw="0">
<![CDATA[
bb100:0 %j_26 = phi i6 %add_ln95_26, void %bb100.split, i6, void %bb100.preheader

]]></Node>
<StgValue><ssdm name="j_26"/></StgValue>
</operation>

<operation id="669" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="605" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
bb100:1 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32, i32, i32, i32, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="670" st_id="80" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="606" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
bb100:2 %icmp_ln95_26 = icmp_eq  i6 %j_26, i6

]]></Node>
<StgValue><ssdm name="icmp_ln95_26"/></StgValue>
</operation>

<operation id="671" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="607" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
bb100:3 %empty_40 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64, i64, i64

]]></Node>
<StgValue><ssdm name="empty_40"/></StgValue>
</operation>

<operation id="672" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="608" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
bb100:4 %br_ln95 = br i1 %icmp_ln95_26, void %bb100.split, void %bb99.preheader

]]></Node>
<StgValue><ssdm name="br_ln95"/></StgValue>
</operation>

<operation id="673" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95_26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="610" bw="64" op_0_bw="64" op_1_bw="58" op_2_bw="6">
<![CDATA[
bb100.split:0 %tmp_62 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i58.i6, i58, i6 %j_26

]]></Node>
<StgValue><ssdm name="tmp_62"/></StgValue>
</operation>

<operation id="674" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95_26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="611" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb100.split:1 %mat_b_addr_52 = getelementptr i32 %mat_b, i64, i64 %tmp_62

]]></Node>
<StgValue><ssdm name="mat_b_addr_52"/></StgValue>
</operation>

<operation id="675" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95_26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="612" bw="11" op_0_bw="11" op_1_bw="6" op_2_bw="5">
<![CDATA[
bb100.split:2 %tmp_63 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i6.i5, i6 %j_26, i5

]]></Node>
<StgValue><ssdm name="tmp_63"/></StgValue>
</operation>

<operation id="676" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95_26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="613" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
bb100.split:3 %or_ln97_25 = or i11 %tmp_63, i11

]]></Node>
<StgValue><ssdm name="or_ln97_25"/></StgValue>
</operation>

<operation id="677" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95_26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="614" bw="64" op_0_bw="64" op_1_bw="53" op_2_bw="11">
<![CDATA[
bb100.split:4 %tmp_64 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i53.i11, i53, i11 %or_ln97_25

]]></Node>
<StgValue><ssdm name="tmp_64"/></StgValue>
</operation>

<operation id="678" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95_26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="615" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb100.split:5 %mat_b_addr_53 = getelementptr i32 %mat_b, i64, i64 %tmp_64

]]></Node>
<StgValue><ssdm name="mat_b_addr_53"/></StgValue>
</operation>

<operation id="679" st_id="80" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95_26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="617" bw="32" op_0_bw="10">
<![CDATA[
bb100.split:7 %temp_26 = load i10 %mat_b_addr_52

]]></Node>
<StgValue><ssdm name="temp_26"/></StgValue>
</operation>

<operation id="680" st_id="80" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95_26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="618" bw="32" op_0_bw="10">
<![CDATA[
bb100.split:8 %mat_b_load_52 = load i10 %mat_b_addr_53

]]></Node>
<StgValue><ssdm name="mat_b_load_52"/></StgValue>
</operation>

<operation id="681" st_id="80" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95_26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="621" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
bb100.split:11 %add_ln95_26 = add i6 %j_26, i6

]]></Node>
<StgValue><ssdm name="add_ln95_26"/></StgValue>
</operation>
</state>

<state id="81" st_id="81">

<operation id="682" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="616" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
bb100.split:6 %specloopname_ln95 = specloopname void @_ssdm_op_SpecLoopName, void @empty_6

]]></Node>
<StgValue><ssdm name="specloopname_ln95"/></StgValue>
</operation>

<operation id="683" st_id="81" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="617" bw="32" op_0_bw="10">
<![CDATA[
bb100.split:7 %temp_26 = load i10 %mat_b_addr_52

]]></Node>
<StgValue><ssdm name="temp_26"/></StgValue>
</operation>

<operation id="684" st_id="81" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="618" bw="32" op_0_bw="10">
<![CDATA[
bb100.split:8 %mat_b_load_52 = load i10 %mat_b_addr_53

]]></Node>
<StgValue><ssdm name="mat_b_load_52"/></StgValue>
</operation>

<operation id="685" st_id="81" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="619" bw="0" op_0_bw="32" op_1_bw="10" op_2_bw="0">
<![CDATA[
bb100.split:9 %store_ln97 = store i32 %mat_b_load_52, i10 %mat_b_addr_52, i32 %temp_26

]]></Node>
<StgValue><ssdm name="store_ln97"/></StgValue>
</operation>

<operation id="686" st_id="81" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="620" bw="0" op_0_bw="32" op_1_bw="10" op_2_bw="0">
<![CDATA[
bb100.split:10 %store_ln98 = store i32 %temp_26, i10 %mat_b_addr_53, i32 %mat_b_load_52

]]></Node>
<StgValue><ssdm name="store_ln98"/></StgValue>
</operation>

<operation id="687" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="622" bw="0" op_0_bw="0">
<![CDATA[
bb100.split:12 %br_ln0 = br void %bb100

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="82" st_id="82">

<operation id="688" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="624" bw="0" op_0_bw="0">
<![CDATA[
bb99.preheader:0 %br_ln0 = br void %bb99

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="83" st_id="83">

<operation id="689" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="626" bw="6" op_0_bw="6" op_1_bw="0" op_2_bw="6" op_3_bw="0">
<![CDATA[
bb99:0 %j_27 = phi i6 %add_ln95_27, void %bb99.split, i6, void %bb99.preheader

]]></Node>
<StgValue><ssdm name="j_27"/></StgValue>
</operation>

<operation id="690" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="627" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
bb99:1 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32, i32, i32, i32, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="691" st_id="83" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="628" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
bb99:2 %icmp_ln95_27 = icmp_eq  i6 %j_27, i6

]]></Node>
<StgValue><ssdm name="icmp_ln95_27"/></StgValue>
</operation>

<operation id="692" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="629" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
bb99:3 %empty_41 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64, i64, i64

]]></Node>
<StgValue><ssdm name="empty_41"/></StgValue>
</operation>

<operation id="693" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="630" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
bb99:4 %br_ln95 = br i1 %icmp_ln95_27, void %bb99.split, void %bb98.preheader

]]></Node>
<StgValue><ssdm name="br_ln95"/></StgValue>
</operation>

<operation id="694" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95_27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="632" bw="9" op_0_bw="6">
<![CDATA[
bb99.split:0 %zext_ln96_22 = zext i6 %j_27

]]></Node>
<StgValue><ssdm name="zext_ln96_22"/></StgValue>
</operation>

<operation id="695" st_id="83" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95_27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="633" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
bb99.split:1 %add_ln96_9 = add i9 %zext_ln96_22, i9

]]></Node>
<StgValue><ssdm name="add_ln96_9"/></StgValue>
</operation>

<operation id="696" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95_27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="634" bw="10" op_0_bw="9">
<![CDATA[
bb99.split:2 %sext_ln96_5 = sext i9 %add_ln96_9

]]></Node>
<StgValue><ssdm name="sext_ln96_5"/></StgValue>
</operation>

<operation id="697" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95_27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="635" bw="64" op_0_bw="10">
<![CDATA[
bb99.split:3 %zext_ln96_23 = zext i10 %sext_ln96_5

]]></Node>
<StgValue><ssdm name="zext_ln96_23"/></StgValue>
</operation>

<operation id="698" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95_27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="636" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb99.split:4 %mat_b_addr_54 = getelementptr i32 %mat_b, i64, i64 %zext_ln96_23

]]></Node>
<StgValue><ssdm name="mat_b_addr_54"/></StgValue>
</operation>

<operation id="699" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95_27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="637" bw="11" op_0_bw="11" op_1_bw="6" op_2_bw="5">
<![CDATA[
bb99.split:5 %tmp_65 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i6.i5, i6 %j_27, i5

]]></Node>
<StgValue><ssdm name="tmp_65"/></StgValue>
</operation>

<operation id="700" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95_27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="638" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
bb99.split:6 %or_ln97_26 = or i11 %tmp_65, i11

]]></Node>
<StgValue><ssdm name="or_ln97_26"/></StgValue>
</operation>

<operation id="701" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95_27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="639" bw="64" op_0_bw="64" op_1_bw="53" op_2_bw="11">
<![CDATA[
bb99.split:7 %tmp_66 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i53.i11, i53, i11 %or_ln97_26

]]></Node>
<StgValue><ssdm name="tmp_66"/></StgValue>
</operation>

<operation id="702" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95_27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="640" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb99.split:8 %mat_b_addr_55 = getelementptr i32 %mat_b, i64, i64 %tmp_66

]]></Node>
<StgValue><ssdm name="mat_b_addr_55"/></StgValue>
</operation>

<operation id="703" st_id="83" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95_27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="642" bw="32" op_0_bw="10">
<![CDATA[
bb99.split:10 %temp_27 = load i10 %mat_b_addr_54

]]></Node>
<StgValue><ssdm name="temp_27"/></StgValue>
</operation>

<operation id="704" st_id="83" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95_27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="643" bw="32" op_0_bw="10">
<![CDATA[
bb99.split:11 %mat_b_load_54 = load i10 %mat_b_addr_55

]]></Node>
<StgValue><ssdm name="mat_b_load_54"/></StgValue>
</operation>

<operation id="705" st_id="83" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95_27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="646" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
bb99.split:14 %add_ln95_27 = add i6 %j_27, i6

]]></Node>
<StgValue><ssdm name="add_ln95_27"/></StgValue>
</operation>
</state>

<state id="84" st_id="84">

<operation id="706" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="641" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
bb99.split:9 %specloopname_ln95 = specloopname void @_ssdm_op_SpecLoopName, void @empty_6

]]></Node>
<StgValue><ssdm name="specloopname_ln95"/></StgValue>
</operation>

<operation id="707" st_id="84" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="642" bw="32" op_0_bw="10">
<![CDATA[
bb99.split:10 %temp_27 = load i10 %mat_b_addr_54

]]></Node>
<StgValue><ssdm name="temp_27"/></StgValue>
</operation>

<operation id="708" st_id="84" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="643" bw="32" op_0_bw="10">
<![CDATA[
bb99.split:11 %mat_b_load_54 = load i10 %mat_b_addr_55

]]></Node>
<StgValue><ssdm name="mat_b_load_54"/></StgValue>
</operation>

<operation id="709" st_id="84" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="644" bw="0" op_0_bw="32" op_1_bw="10" op_2_bw="0">
<![CDATA[
bb99.split:12 %store_ln97 = store i32 %mat_b_load_54, i10 %mat_b_addr_54, i32 %temp_27

]]></Node>
<StgValue><ssdm name="store_ln97"/></StgValue>
</operation>

<operation id="710" st_id="84" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="645" bw="0" op_0_bw="32" op_1_bw="10" op_2_bw="0">
<![CDATA[
bb99.split:13 %store_ln98 = store i32 %temp_27, i10 %mat_b_addr_55, i32 %mat_b_load_54

]]></Node>
<StgValue><ssdm name="store_ln98"/></StgValue>
</operation>

<operation id="711" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="647" bw="0" op_0_bw="0">
<![CDATA[
bb99.split:15 %br_ln0 = br void %bb99

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="85" st_id="85">

<operation id="712" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="649" bw="0" op_0_bw="0">
<![CDATA[
bb98.preheader:0 %br_ln0 = br void %bb98

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="86" st_id="86">

<operation id="713" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="651" bw="6" op_0_bw="6" op_1_bw="0" op_2_bw="6" op_3_bw="0">
<![CDATA[
bb98:0 %j_28 = phi i6 %add_ln95_28, void %bb98.split, i6, void %bb98.preheader

]]></Node>
<StgValue><ssdm name="j_28"/></StgValue>
</operation>

<operation id="714" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="652" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
bb98:1 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32, i32, i32, i32, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="715" st_id="86" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="653" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
bb98:2 %icmp_ln95_28 = icmp_eq  i6 %j_28, i6

]]></Node>
<StgValue><ssdm name="icmp_ln95_28"/></StgValue>
</operation>

<operation id="716" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="654" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
bb98:3 %empty_42 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64, i64, i64

]]></Node>
<StgValue><ssdm name="empty_42"/></StgValue>
</operation>

<operation id="717" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="655" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
bb98:4 %br_ln95 = br i1 %icmp_ln95_28, void %bb98.split, void %bb97.preheader

]]></Node>
<StgValue><ssdm name="br_ln95"/></StgValue>
</operation>

<operation id="718" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95_28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="657" bw="64" op_0_bw="64" op_1_bw="58" op_2_bw="6">
<![CDATA[
bb98.split:0 %tmp_67 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i58.i6, i58, i6 %j_28

]]></Node>
<StgValue><ssdm name="tmp_67"/></StgValue>
</operation>

<operation id="719" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95_28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="658" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb98.split:1 %mat_b_addr_56 = getelementptr i32 %mat_b, i64, i64 %tmp_67

]]></Node>
<StgValue><ssdm name="mat_b_addr_56"/></StgValue>
</operation>

<operation id="720" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95_28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="659" bw="11" op_0_bw="11" op_1_bw="6" op_2_bw="5">
<![CDATA[
bb98.split:2 %tmp_68 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i6.i5, i6 %j_28, i5

]]></Node>
<StgValue><ssdm name="tmp_68"/></StgValue>
</operation>

<operation id="721" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95_28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="660" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
bb98.split:3 %or_ln97_27 = or i11 %tmp_68, i11

]]></Node>
<StgValue><ssdm name="or_ln97_27"/></StgValue>
</operation>

<operation id="722" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95_28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="661" bw="64" op_0_bw="64" op_1_bw="53" op_2_bw="11">
<![CDATA[
bb98.split:4 %tmp_69 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i53.i11, i53, i11 %or_ln97_27

]]></Node>
<StgValue><ssdm name="tmp_69"/></StgValue>
</operation>

<operation id="723" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95_28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="662" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb98.split:5 %mat_b_addr_57 = getelementptr i32 %mat_b, i64, i64 %tmp_69

]]></Node>
<StgValue><ssdm name="mat_b_addr_57"/></StgValue>
</operation>

<operation id="724" st_id="86" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95_28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="664" bw="32" op_0_bw="10">
<![CDATA[
bb98.split:7 %temp_28 = load i10 %mat_b_addr_56

]]></Node>
<StgValue><ssdm name="temp_28"/></StgValue>
</operation>

<operation id="725" st_id="86" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95_28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="665" bw="32" op_0_bw="10">
<![CDATA[
bb98.split:8 %mat_b_load_56 = load i10 %mat_b_addr_57

]]></Node>
<StgValue><ssdm name="mat_b_load_56"/></StgValue>
</operation>

<operation id="726" st_id="86" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95_28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="668" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
bb98.split:11 %add_ln95_28 = add i6 %j_28, i6

]]></Node>
<StgValue><ssdm name="add_ln95_28"/></StgValue>
</operation>
</state>

<state id="87" st_id="87">

<operation id="727" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="663" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
bb98.split:6 %specloopname_ln95 = specloopname void @_ssdm_op_SpecLoopName, void @empty_6

]]></Node>
<StgValue><ssdm name="specloopname_ln95"/></StgValue>
</operation>

<operation id="728" st_id="87" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="664" bw="32" op_0_bw="10">
<![CDATA[
bb98.split:7 %temp_28 = load i10 %mat_b_addr_56

]]></Node>
<StgValue><ssdm name="temp_28"/></StgValue>
</operation>

<operation id="729" st_id="87" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="665" bw="32" op_0_bw="10">
<![CDATA[
bb98.split:8 %mat_b_load_56 = load i10 %mat_b_addr_57

]]></Node>
<StgValue><ssdm name="mat_b_load_56"/></StgValue>
</operation>

<operation id="730" st_id="87" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="666" bw="0" op_0_bw="32" op_1_bw="10" op_2_bw="0">
<![CDATA[
bb98.split:9 %store_ln97 = store i32 %mat_b_load_56, i10 %mat_b_addr_56, i32 %temp_28

]]></Node>
<StgValue><ssdm name="store_ln97"/></StgValue>
</operation>

<operation id="731" st_id="87" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="667" bw="0" op_0_bw="32" op_1_bw="10" op_2_bw="0">
<![CDATA[
bb98.split:10 %store_ln98 = store i32 %temp_28, i10 %mat_b_addr_57, i32 %mat_b_load_56

]]></Node>
<StgValue><ssdm name="store_ln98"/></StgValue>
</operation>

<operation id="732" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="669" bw="0" op_0_bw="0">
<![CDATA[
bb98.split:12 %br_ln0 = br void %bb98

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="88" st_id="88">

<operation id="733" st_id="88" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="671" bw="0" op_0_bw="0">
<![CDATA[
bb97.preheader:0 %br_ln0 = br void %bb97

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="89" st_id="89">

<operation id="734" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="673" bw="6" op_0_bw="6" op_1_bw="0" op_2_bw="6" op_3_bw="0">
<![CDATA[
bb97:0 %j_29 = phi i6 %add_ln95_29, void %bb97.split, i6, void %bb97.preheader

]]></Node>
<StgValue><ssdm name="j_29"/></StgValue>
</operation>

<operation id="735" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="674" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
bb97:1 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32, i32, i32, i32, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="736" st_id="89" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="675" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
bb97:2 %icmp_ln95_29 = icmp_eq  i6 %j_29, i6

]]></Node>
<StgValue><ssdm name="icmp_ln95_29"/></StgValue>
</operation>

<operation id="737" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="676" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
bb97:3 %empty_43 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64, i64, i64

]]></Node>
<StgValue><ssdm name="empty_43"/></StgValue>
</operation>

<operation id="738" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="677" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
bb97:4 %br_ln95 = br i1 %icmp_ln95_29, void %bb97.split, void %._crit_edge.30

]]></Node>
<StgValue><ssdm name="br_ln95"/></StgValue>
</operation>

<operation id="739" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95_29" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="679" bw="8" op_0_bw="6">
<![CDATA[
bb97.split:0 %zext_ln96_24 = zext i6 %j_29

]]></Node>
<StgValue><ssdm name="zext_ln96_24"/></StgValue>
</operation>

<operation id="740" st_id="89" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95_29" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="680" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
bb97.split:1 %add_ln96_10 = add i8 %zext_ln96_24, i8

]]></Node>
<StgValue><ssdm name="add_ln96_10"/></StgValue>
</operation>

<operation id="741" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95_29" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="681" bw="10" op_0_bw="8">
<![CDATA[
bb97.split:2 %sext_ln96_6 = sext i8 %add_ln96_10

]]></Node>
<StgValue><ssdm name="sext_ln96_6"/></StgValue>
</operation>

<operation id="742" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95_29" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="682" bw="64" op_0_bw="10">
<![CDATA[
bb97.split:3 %zext_ln96_25 = zext i10 %sext_ln96_6

]]></Node>
<StgValue><ssdm name="zext_ln96_25"/></StgValue>
</operation>

<operation id="743" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95_29" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="683" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb97.split:4 %mat_b_addr_60 = getelementptr i32 %mat_b, i64, i64 %zext_ln96_25

]]></Node>
<StgValue><ssdm name="mat_b_addr_60"/></StgValue>
</operation>

<operation id="744" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95_29" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="684" bw="11" op_0_bw="11" op_1_bw="6" op_2_bw="5">
<![CDATA[
bb97.split:5 %tmp_70 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i6.i5, i6 %j_29, i5

]]></Node>
<StgValue><ssdm name="tmp_70"/></StgValue>
</operation>

<operation id="745" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95_29" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="685" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
bb97.split:6 %or_ln97_28 = or i11 %tmp_70, i11

]]></Node>
<StgValue><ssdm name="or_ln97_28"/></StgValue>
</operation>

<operation id="746" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95_29" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="686" bw="64" op_0_bw="64" op_1_bw="53" op_2_bw="11">
<![CDATA[
bb97.split:7 %tmp_71 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i53.i11, i53, i11 %or_ln97_28

]]></Node>
<StgValue><ssdm name="tmp_71"/></StgValue>
</operation>

<operation id="747" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95_29" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="687" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb97.split:8 %mat_b_addr_61 = getelementptr i32 %mat_b, i64, i64 %tmp_71

]]></Node>
<StgValue><ssdm name="mat_b_addr_61"/></StgValue>
</operation>

<operation id="748" st_id="89" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95_29" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="689" bw="32" op_0_bw="10">
<![CDATA[
bb97.split:10 %temp_29 = load i10 %mat_b_addr_60

]]></Node>
<StgValue><ssdm name="temp_29"/></StgValue>
</operation>

<operation id="749" st_id="89" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95_29" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="690" bw="32" op_0_bw="10">
<![CDATA[
bb97.split:11 %mat_b_load_60 = load i10 %mat_b_addr_61

]]></Node>
<StgValue><ssdm name="mat_b_load_60"/></StgValue>
</operation>

<operation id="750" st_id="89" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95_29" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="693" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
bb97.split:14 %add_ln95_29 = add i6 %j_29, i6

]]></Node>
<StgValue><ssdm name="add_ln95_29"/></StgValue>
</operation>
</state>

<state id="90" st_id="90">

<operation id="751" st_id="90" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="688" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
bb97.split:9 %specloopname_ln95 = specloopname void @_ssdm_op_SpecLoopName, void @empty_6

]]></Node>
<StgValue><ssdm name="specloopname_ln95"/></StgValue>
</operation>

<operation id="752" st_id="90" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="689" bw="32" op_0_bw="10">
<![CDATA[
bb97.split:10 %temp_29 = load i10 %mat_b_addr_60

]]></Node>
<StgValue><ssdm name="temp_29"/></StgValue>
</operation>

<operation id="753" st_id="90" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="690" bw="32" op_0_bw="10">
<![CDATA[
bb97.split:11 %mat_b_load_60 = load i10 %mat_b_addr_61

]]></Node>
<StgValue><ssdm name="mat_b_load_60"/></StgValue>
</operation>

<operation id="754" st_id="90" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="691" bw="0" op_0_bw="32" op_1_bw="10" op_2_bw="0">
<![CDATA[
bb97.split:12 %store_ln97 = store i32 %mat_b_load_60, i10 %mat_b_addr_60, i32 %temp_29

]]></Node>
<StgValue><ssdm name="store_ln97"/></StgValue>
</operation>

<operation id="755" st_id="90" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="692" bw="0" op_0_bw="32" op_1_bw="10" op_2_bw="0">
<![CDATA[
bb97.split:13 %store_ln98 = store i32 %temp_29, i10 %mat_b_addr_61, i32 %mat_b_load_60

]]></Node>
<StgValue><ssdm name="store_ln98"/></StgValue>
</operation>

<operation id="756" st_id="90" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="694" bw="0" op_0_bw="0">
<![CDATA[
bb97.split:15 %br_ln0 = br void %bb97

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="91" st_id="91">

<operation id="757" st_id="91" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="696" bw="32" op_0_bw="10">
<![CDATA[
._crit_edge.30:0 %mat_b_load_57 = load i10 %mat_b_addr_58

]]></Node>
<StgValue><ssdm name="mat_b_load_57"/></StgValue>
</operation>

<operation id="758" st_id="91" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="697" bw="32" op_0_bw="10">
<![CDATA[
._crit_edge.30:1 %mat_b_load_58 = load i10 %mat_b_addr_59

]]></Node>
<StgValue><ssdm name="mat_b_load_58"/></StgValue>
</operation>
</state>

<state id="92" st_id="92">

<operation id="759" st_id="92" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="696" bw="32" op_0_bw="10">
<![CDATA[
._crit_edge.30:0 %mat_b_load_57 = load i10 %mat_b_addr_58

]]></Node>
<StgValue><ssdm name="mat_b_load_57"/></StgValue>
</operation>

<operation id="760" st_id="92" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="697" bw="32" op_0_bw="10">
<![CDATA[
._crit_edge.30:1 %mat_b_load_58 = load i10 %mat_b_addr_59

]]></Node>
<StgValue><ssdm name="mat_b_load_58"/></StgValue>
</operation>

<operation id="761" st_id="92" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="698" bw="0" op_0_bw="32" op_1_bw="10" op_2_bw="0">
<![CDATA[
._crit_edge.30:2 %store_ln97 = store i32 %mat_b_load_58, i10 %mat_b_addr_58, i32 %mat_b_load_57

]]></Node>
<StgValue><ssdm name="store_ln97"/></StgValue>
</operation>

<operation id="762" st_id="92" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="699" bw="0" op_0_bw="32" op_1_bw="10" op_2_bw="0">
<![CDATA[
._crit_edge.30:3 %store_ln98 = store i32 %mat_b_load_57, i10 %mat_b_addr_59, i32 %mat_b_load_58

]]></Node>
<StgValue><ssdm name="store_ln98"/></StgValue>
</operation>

<operation id="763" st_id="92" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="700" bw="0">
<![CDATA[
._crit_edge.30:4 %ret_ln101 = ret

]]></Node>
<StgValue><ssdm name="ret_ln101"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
