-- Copyright 1986-1999, 2001-2013 Xilinx, Inc. All Rights Reserved.
-- --------------------------------------------------------------------------------
-- Tool Version: Vivado v.2013.4 (lin64) Build 353583 Mon Dec  9 17:26:26 MST 2013
-- Date        : Fri Apr 11 00:01:31 2014
-- Host        : ee-boxer0 running 64-bit Ubuntu 10.04.4 LTS
-- Command     : write_vhdl -force -mode funcsim
--               /home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_dexp_13_full_dsp/vivado_activity_thread_ap_dexp_13_full_dsp_funcsim.vhdl
-- Design      : vivado_activity_thread_ap_dexp_13_full_dsp
-- Purpose     : This VHDL netlist is a functional simulation representation of the design and should not be modified or
--               synthesized. This netlist cannot be used for SDF annotated simulation.
-- Device      : xc7z045ffg900-2
-- --------------------------------------------------------------------------------
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity vivado_activity_thread_ap_dexp_13_full_dspflt_exp_e2A is
  port (
    clk : in STD_LOGIC;
    ce : in STD_LOGIC;
    a : in STD_LOGIC_VECTOR ( 8 downto 0 );
    result : out STD_LOGIC_VECTOR ( 56 downto 0 )
  );
  attribute C_XDEVICEFAMILY : string;
  attribute C_XDEVICEFAMILY of vivado_activity_thread_ap_dexp_13_full_dspflt_exp_e2A : entity is "zynq";
  attribute C_Wf : integer;
  attribute C_Wf of vivado_activity_thread_ap_dexp_13_full_dspflt_exp_e2A : entity is 52;
  attribute C_A_WIDTH : integer;
  attribute C_A_WIDTH of vivado_activity_thread_ap_dexp_13_full_dspflt_exp_e2A : entity is 9;
  attribute C_RESULT_WIDTH : integer;
  attribute C_RESULT_WIDTH of vivado_activity_thread_ap_dexp_13_full_dspflt_exp_e2A : entity is 57;
  attribute C_USE_BRAMS : string;
  attribute C_USE_BRAMS of vivado_activity_thread_ap_dexp_13_full_dspflt_exp_e2A : entity is "FALSE";
  attribute REGISTERS : string;
  attribute REGISTERS of vivado_activity_thread_ap_dexp_13_full_dspflt_exp_e2A : entity is "200'b01000100010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of vivado_activity_thread_ap_dexp_13_full_dspflt_exp_e2A : entity is "yes";
end vivado_activity_thread_ap_dexp_13_full_dspflt_exp_e2A;

architecture STRUCTURE of vivado_activity_thread_ap_dexp_13_full_dspflt_exp_e2A is
  signal \<const0>\ : STD_LOGIC;
  signal \<const1>\ : STD_LOGIC;
  signal \g_rom_table_lat1.i_extra_delay/i_pipe/first_q\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal n_0_g0_b0 : STD_LOGIC;
  signal n_0_g0_b1 : STD_LOGIC;
  signal n_0_g0_b10 : STD_LOGIC;
  signal n_0_g0_b11 : STD_LOGIC;
  signal n_0_g0_b12 : STD_LOGIC;
  signal n_0_g0_b13 : STD_LOGIC;
  signal n_0_g0_b14 : STD_LOGIC;
  signal n_0_g0_b15 : STD_LOGIC;
  signal n_0_g0_b16 : STD_LOGIC;
  signal n_0_g0_b17 : STD_LOGIC;
  signal n_0_g0_b18 : STD_LOGIC;
  signal n_0_g0_b19 : STD_LOGIC;
  signal n_0_g0_b2 : STD_LOGIC;
  signal n_0_g0_b20 : STD_LOGIC;
  signal n_0_g0_b21 : STD_LOGIC;
  signal n_0_g0_b22 : STD_LOGIC;
  signal n_0_g0_b23 : STD_LOGIC;
  signal n_0_g0_b24 : STD_LOGIC;
  signal n_0_g0_b25 : STD_LOGIC;
  signal n_0_g0_b26 : STD_LOGIC;
  signal n_0_g0_b27 : STD_LOGIC;
  signal n_0_g0_b28 : STD_LOGIC;
  signal n_0_g0_b29 : STD_LOGIC;
  signal n_0_g0_b3 : STD_LOGIC;
  signal n_0_g0_b30 : STD_LOGIC;
  signal n_0_g0_b31 : STD_LOGIC;
  signal n_0_g0_b32 : STD_LOGIC;
  signal n_0_g0_b33 : STD_LOGIC;
  signal n_0_g0_b34 : STD_LOGIC;
  signal n_0_g0_b35 : STD_LOGIC;
  signal n_0_g0_b36 : STD_LOGIC;
  signal n_0_g0_b37 : STD_LOGIC;
  signal n_0_g0_b38 : STD_LOGIC;
  signal n_0_g0_b39 : STD_LOGIC;
  signal n_0_g0_b4 : STD_LOGIC;
  signal n_0_g0_b40 : STD_LOGIC;
  signal n_0_g0_b41 : STD_LOGIC;
  signal n_0_g0_b42 : STD_LOGIC;
  signal n_0_g0_b43 : STD_LOGIC;
  signal n_0_g0_b44 : STD_LOGIC;
  signal n_0_g0_b45 : STD_LOGIC;
  signal n_0_g0_b46 : STD_LOGIC;
  signal n_0_g0_b47 : STD_LOGIC;
  signal n_0_g0_b48 : STD_LOGIC;
  signal n_0_g0_b49 : STD_LOGIC;
  signal n_0_g0_b5 : STD_LOGIC;
  signal n_0_g0_b50 : STD_LOGIC;
  signal n_0_g0_b51 : STD_LOGIC;
  signal n_0_g0_b52 : STD_LOGIC;
  signal n_0_g0_b53 : STD_LOGIC;
  signal n_0_g0_b6 : STD_LOGIC;
  signal n_0_g0_b7 : STD_LOGIC;
  signal n_0_g0_b8 : STD_LOGIC;
  signal n_0_g0_b9 : STD_LOGIC;
  signal n_0_g1_b0 : STD_LOGIC;
  signal n_0_g1_b1 : STD_LOGIC;
  signal n_0_g1_b10 : STD_LOGIC;
  signal n_0_g1_b11 : STD_LOGIC;
  signal n_0_g1_b12 : STD_LOGIC;
  signal n_0_g1_b13 : STD_LOGIC;
  signal n_0_g1_b14 : STD_LOGIC;
  signal n_0_g1_b15 : STD_LOGIC;
  signal n_0_g1_b16 : STD_LOGIC;
  signal n_0_g1_b17 : STD_LOGIC;
  signal n_0_g1_b18 : STD_LOGIC;
  signal n_0_g1_b19 : STD_LOGIC;
  signal n_0_g1_b2 : STD_LOGIC;
  signal n_0_g1_b20 : STD_LOGIC;
  signal n_0_g1_b21 : STD_LOGIC;
  signal n_0_g1_b22 : STD_LOGIC;
  signal n_0_g1_b23 : STD_LOGIC;
  signal n_0_g1_b24 : STD_LOGIC;
  signal n_0_g1_b25 : STD_LOGIC;
  signal n_0_g1_b26 : STD_LOGIC;
  signal n_0_g1_b27 : STD_LOGIC;
  signal n_0_g1_b28 : STD_LOGIC;
  signal n_0_g1_b29 : STD_LOGIC;
  signal n_0_g1_b3 : STD_LOGIC;
  signal n_0_g1_b30 : STD_LOGIC;
  signal n_0_g1_b31 : STD_LOGIC;
  signal n_0_g1_b32 : STD_LOGIC;
  signal n_0_g1_b33 : STD_LOGIC;
  signal n_0_g1_b34 : STD_LOGIC;
  signal n_0_g1_b35 : STD_LOGIC;
  signal n_0_g1_b36 : STD_LOGIC;
  signal n_0_g1_b37 : STD_LOGIC;
  signal n_0_g1_b38 : STD_LOGIC;
  signal n_0_g1_b39 : STD_LOGIC;
  signal n_0_g1_b4 : STD_LOGIC;
  signal n_0_g1_b40 : STD_LOGIC;
  signal n_0_g1_b41 : STD_LOGIC;
  signal n_0_g1_b42 : STD_LOGIC;
  signal n_0_g1_b43 : STD_LOGIC;
  signal n_0_g1_b44 : STD_LOGIC;
  signal n_0_g1_b45 : STD_LOGIC;
  signal n_0_g1_b46 : STD_LOGIC;
  signal n_0_g1_b47 : STD_LOGIC;
  signal n_0_g1_b48 : STD_LOGIC;
  signal n_0_g1_b49 : STD_LOGIC;
  signal n_0_g1_b5 : STD_LOGIC;
  signal n_0_g1_b50 : STD_LOGIC;
  signal n_0_g1_b51 : STD_LOGIC;
  signal n_0_g1_b52 : STD_LOGIC;
  signal n_0_g1_b53 : STD_LOGIC;
  signal n_0_g1_b54 : STD_LOGIC;
  signal n_0_g1_b6 : STD_LOGIC;
  signal n_0_g1_b7 : STD_LOGIC;
  signal n_0_g1_b8 : STD_LOGIC;
  signal n_0_g1_b9 : STD_LOGIC;
  signal n_0_g2_b0 : STD_LOGIC;
  signal n_0_g2_b1 : STD_LOGIC;
  signal n_0_g2_b10 : STD_LOGIC;
  signal n_0_g2_b11 : STD_LOGIC;
  signal n_0_g2_b12 : STD_LOGIC;
  signal n_0_g2_b13 : STD_LOGIC;
  signal n_0_g2_b14 : STD_LOGIC;
  signal n_0_g2_b15 : STD_LOGIC;
  signal n_0_g2_b16 : STD_LOGIC;
  signal n_0_g2_b17 : STD_LOGIC;
  signal n_0_g2_b18 : STD_LOGIC;
  signal n_0_g2_b19 : STD_LOGIC;
  signal n_0_g2_b2 : STD_LOGIC;
  signal n_0_g2_b20 : STD_LOGIC;
  signal n_0_g2_b21 : STD_LOGIC;
  signal n_0_g2_b22 : STD_LOGIC;
  signal n_0_g2_b23 : STD_LOGIC;
  signal n_0_g2_b24 : STD_LOGIC;
  signal n_0_g2_b25 : STD_LOGIC;
  signal n_0_g2_b26 : STD_LOGIC;
  signal n_0_g2_b27 : STD_LOGIC;
  signal n_0_g2_b28 : STD_LOGIC;
  signal n_0_g2_b29 : STD_LOGIC;
  signal n_0_g2_b3 : STD_LOGIC;
  signal n_0_g2_b30 : STD_LOGIC;
  signal n_0_g2_b31 : STD_LOGIC;
  signal n_0_g2_b32 : STD_LOGIC;
  signal n_0_g2_b33 : STD_LOGIC;
  signal n_0_g2_b34 : STD_LOGIC;
  signal n_0_g2_b35 : STD_LOGIC;
  signal n_0_g2_b36 : STD_LOGIC;
  signal n_0_g2_b37 : STD_LOGIC;
  signal n_0_g2_b38 : STD_LOGIC;
  signal n_0_g2_b39 : STD_LOGIC;
  signal n_0_g2_b4 : STD_LOGIC;
  signal n_0_g2_b40 : STD_LOGIC;
  signal n_0_g2_b41 : STD_LOGIC;
  signal n_0_g2_b42 : STD_LOGIC;
  signal n_0_g2_b43 : STD_LOGIC;
  signal n_0_g2_b44 : STD_LOGIC;
  signal n_0_g2_b45 : STD_LOGIC;
  signal n_0_g2_b46 : STD_LOGIC;
  signal n_0_g2_b47 : STD_LOGIC;
  signal n_0_g2_b48 : STD_LOGIC;
  signal n_0_g2_b49 : STD_LOGIC;
  signal n_0_g2_b5 : STD_LOGIC;
  signal n_0_g2_b50 : STD_LOGIC;
  signal n_0_g2_b51 : STD_LOGIC;
  signal n_0_g2_b52 : STD_LOGIC;
  signal n_0_g2_b53 : STD_LOGIC;
  signal n_0_g2_b6 : STD_LOGIC;
  signal n_0_g2_b7 : STD_LOGIC;
  signal n_0_g2_b8 : STD_LOGIC;
  signal n_0_g2_b9 : STD_LOGIC;
  signal n_0_g3_b0 : STD_LOGIC;
  signal n_0_g3_b1 : STD_LOGIC;
  signal n_0_g3_b10 : STD_LOGIC;
  signal n_0_g3_b11 : STD_LOGIC;
  signal n_0_g3_b12 : STD_LOGIC;
  signal n_0_g3_b13 : STD_LOGIC;
  signal n_0_g3_b14 : STD_LOGIC;
  signal n_0_g3_b15 : STD_LOGIC;
  signal n_0_g3_b16 : STD_LOGIC;
  signal n_0_g3_b17 : STD_LOGIC;
  signal n_0_g3_b18 : STD_LOGIC;
  signal n_0_g3_b19 : STD_LOGIC;
  signal n_0_g3_b2 : STD_LOGIC;
  signal n_0_g3_b20 : STD_LOGIC;
  signal n_0_g3_b21 : STD_LOGIC;
  signal n_0_g3_b22 : STD_LOGIC;
  signal n_0_g3_b23 : STD_LOGIC;
  signal n_0_g3_b24 : STD_LOGIC;
  signal n_0_g3_b25 : STD_LOGIC;
  signal n_0_g3_b26 : STD_LOGIC;
  signal n_0_g3_b27 : STD_LOGIC;
  signal n_0_g3_b28 : STD_LOGIC;
  signal n_0_g3_b29 : STD_LOGIC;
  signal n_0_g3_b3 : STD_LOGIC;
  signal n_0_g3_b30 : STD_LOGIC;
  signal n_0_g3_b31 : STD_LOGIC;
  signal n_0_g3_b32 : STD_LOGIC;
  signal n_0_g3_b33 : STD_LOGIC;
  signal n_0_g3_b34 : STD_LOGIC;
  signal n_0_g3_b35 : STD_LOGIC;
  signal n_0_g3_b36 : STD_LOGIC;
  signal n_0_g3_b37 : STD_LOGIC;
  signal n_0_g3_b38 : STD_LOGIC;
  signal n_0_g3_b39 : STD_LOGIC;
  signal n_0_g3_b4 : STD_LOGIC;
  signal n_0_g3_b40 : STD_LOGIC;
  signal n_0_g3_b41 : STD_LOGIC;
  signal n_0_g3_b42 : STD_LOGIC;
  signal n_0_g3_b43 : STD_LOGIC;
  signal n_0_g3_b44 : STD_LOGIC;
  signal n_0_g3_b45 : STD_LOGIC;
  signal n_0_g3_b46 : STD_LOGIC;
  signal n_0_g3_b47 : STD_LOGIC;
  signal n_0_g3_b48 : STD_LOGIC;
  signal n_0_g3_b49 : STD_LOGIC;
  signal n_0_g3_b5 : STD_LOGIC;
  signal n_0_g3_b50 : STD_LOGIC;
  signal n_0_g3_b51 : STD_LOGIC;
  signal n_0_g3_b52 : STD_LOGIC;
  signal n_0_g3_b53 : STD_LOGIC;
  signal n_0_g3_b54 : STD_LOGIC;
  signal n_0_g3_b55 : STD_LOGIC;
  signal n_0_g3_b6 : STD_LOGIC;
  signal n_0_g3_b7 : STD_LOGIC;
  signal n_0_g3_b8 : STD_LOGIC;
  signal n_0_g3_b9 : STD_LOGIC;
  signal n_0_g4_b0 : STD_LOGIC;
  signal n_0_g4_b1 : STD_LOGIC;
  signal n_0_g4_b10 : STD_LOGIC;
  signal n_0_g4_b11 : STD_LOGIC;
  signal n_0_g4_b12 : STD_LOGIC;
  signal n_0_g4_b13 : STD_LOGIC;
  signal n_0_g4_b14 : STD_LOGIC;
  signal n_0_g4_b15 : STD_LOGIC;
  signal n_0_g4_b16 : STD_LOGIC;
  signal n_0_g4_b17 : STD_LOGIC;
  signal n_0_g4_b18 : STD_LOGIC;
  signal n_0_g4_b19 : STD_LOGIC;
  signal n_0_g4_b2 : STD_LOGIC;
  signal n_0_g4_b20 : STD_LOGIC;
  signal n_0_g4_b21 : STD_LOGIC;
  signal n_0_g4_b22 : STD_LOGIC;
  signal n_0_g4_b23 : STD_LOGIC;
  signal n_0_g4_b24 : STD_LOGIC;
  signal n_0_g4_b25 : STD_LOGIC;
  signal n_0_g4_b26 : STD_LOGIC;
  signal n_0_g4_b27 : STD_LOGIC;
  signal n_0_g4_b28 : STD_LOGIC;
  signal n_0_g4_b29 : STD_LOGIC;
  signal n_0_g4_b3 : STD_LOGIC;
  signal n_0_g4_b30 : STD_LOGIC;
  signal n_0_g4_b31 : STD_LOGIC;
  signal n_0_g4_b32 : STD_LOGIC;
  signal n_0_g4_b33 : STD_LOGIC;
  signal n_0_g4_b34 : STD_LOGIC;
  signal n_0_g4_b35 : STD_LOGIC;
  signal n_0_g4_b36 : STD_LOGIC;
  signal n_0_g4_b37 : STD_LOGIC;
  signal n_0_g4_b38 : STD_LOGIC;
  signal n_0_g4_b39 : STD_LOGIC;
  signal n_0_g4_b4 : STD_LOGIC;
  signal n_0_g4_b40 : STD_LOGIC;
  signal n_0_g4_b41 : STD_LOGIC;
  signal n_0_g4_b42 : STD_LOGIC;
  signal n_0_g4_b43 : STD_LOGIC;
  signal n_0_g4_b44 : STD_LOGIC;
  signal n_0_g4_b45 : STD_LOGIC;
  signal n_0_g4_b46 : STD_LOGIC;
  signal n_0_g4_b47 : STD_LOGIC;
  signal n_0_g4_b48 : STD_LOGIC;
  signal n_0_g4_b49 : STD_LOGIC;
  signal n_0_g4_b5 : STD_LOGIC;
  signal n_0_g4_b50 : STD_LOGIC;
  signal n_0_g4_b51 : STD_LOGIC;
  signal n_0_g4_b52 : STD_LOGIC;
  signal n_0_g4_b53 : STD_LOGIC;
  signal n_0_g4_b6 : STD_LOGIC;
  signal n_0_g4_b7 : STD_LOGIC;
  signal n_0_g4_b8 : STD_LOGIC;
  signal n_0_g4_b9 : STD_LOGIC;
  signal n_0_g5_b0 : STD_LOGIC;
  signal n_0_g5_b1 : STD_LOGIC;
  signal n_0_g5_b10 : STD_LOGIC;
  signal n_0_g5_b11 : STD_LOGIC;
  signal n_0_g5_b12 : STD_LOGIC;
  signal n_0_g5_b13 : STD_LOGIC;
  signal n_0_g5_b14 : STD_LOGIC;
  signal n_0_g5_b15 : STD_LOGIC;
  signal n_0_g5_b16 : STD_LOGIC;
  signal n_0_g5_b17 : STD_LOGIC;
  signal n_0_g5_b18 : STD_LOGIC;
  signal n_0_g5_b19 : STD_LOGIC;
  signal n_0_g5_b2 : STD_LOGIC;
  signal n_0_g5_b20 : STD_LOGIC;
  signal n_0_g5_b21 : STD_LOGIC;
  signal n_0_g5_b22 : STD_LOGIC;
  signal n_0_g5_b23 : STD_LOGIC;
  signal n_0_g5_b24 : STD_LOGIC;
  signal n_0_g5_b25 : STD_LOGIC;
  signal n_0_g5_b26 : STD_LOGIC;
  signal n_0_g5_b27 : STD_LOGIC;
  signal n_0_g5_b28 : STD_LOGIC;
  signal n_0_g5_b29 : STD_LOGIC;
  signal n_0_g5_b3 : STD_LOGIC;
  signal n_0_g5_b30 : STD_LOGIC;
  signal n_0_g5_b31 : STD_LOGIC;
  signal n_0_g5_b32 : STD_LOGIC;
  signal n_0_g5_b33 : STD_LOGIC;
  signal n_0_g5_b34 : STD_LOGIC;
  signal n_0_g5_b35 : STD_LOGIC;
  signal n_0_g5_b36 : STD_LOGIC;
  signal n_0_g5_b37 : STD_LOGIC;
  signal n_0_g5_b38 : STD_LOGIC;
  signal n_0_g5_b39 : STD_LOGIC;
  signal n_0_g5_b4 : STD_LOGIC;
  signal n_0_g5_b40 : STD_LOGIC;
  signal n_0_g5_b41 : STD_LOGIC;
  signal n_0_g5_b42 : STD_LOGIC;
  signal n_0_g5_b43 : STD_LOGIC;
  signal n_0_g5_b44 : STD_LOGIC;
  signal n_0_g5_b45 : STD_LOGIC;
  signal n_0_g5_b46 : STD_LOGIC;
  signal n_0_g5_b47 : STD_LOGIC;
  signal n_0_g5_b48 : STD_LOGIC;
  signal n_0_g5_b49 : STD_LOGIC;
  signal n_0_g5_b5 : STD_LOGIC;
  signal n_0_g5_b50 : STD_LOGIC;
  signal n_0_g5_b51 : STD_LOGIC;
  signal n_0_g5_b52 : STD_LOGIC;
  signal n_0_g5_b53 : STD_LOGIC;
  signal n_0_g5_b54 : STD_LOGIC;
  signal n_0_g5_b6 : STD_LOGIC;
  signal n_0_g5_b7 : STD_LOGIC;
  signal n_0_g5_b8 : STD_LOGIC;
  signal n_0_g5_b9 : STD_LOGIC;
  signal n_0_g6_b0 : STD_LOGIC;
  signal n_0_g6_b1 : STD_LOGIC;
  signal n_0_g6_b10 : STD_LOGIC;
  signal n_0_g6_b11 : STD_LOGIC;
  signal n_0_g6_b12 : STD_LOGIC;
  signal n_0_g6_b13 : STD_LOGIC;
  signal n_0_g6_b14 : STD_LOGIC;
  signal n_0_g6_b15 : STD_LOGIC;
  signal n_0_g6_b16 : STD_LOGIC;
  signal n_0_g6_b17 : STD_LOGIC;
  signal n_0_g6_b18 : STD_LOGIC;
  signal n_0_g6_b19 : STD_LOGIC;
  signal n_0_g6_b2 : STD_LOGIC;
  signal n_0_g6_b20 : STD_LOGIC;
  signal n_0_g6_b21 : STD_LOGIC;
  signal n_0_g6_b22 : STD_LOGIC;
  signal n_0_g6_b23 : STD_LOGIC;
  signal n_0_g6_b24 : STD_LOGIC;
  signal n_0_g6_b25 : STD_LOGIC;
  signal n_0_g6_b26 : STD_LOGIC;
  signal n_0_g6_b27 : STD_LOGIC;
  signal n_0_g6_b28 : STD_LOGIC;
  signal n_0_g6_b29 : STD_LOGIC;
  signal n_0_g6_b3 : STD_LOGIC;
  signal n_0_g6_b30 : STD_LOGIC;
  signal n_0_g6_b31 : STD_LOGIC;
  signal n_0_g6_b32 : STD_LOGIC;
  signal n_0_g6_b33 : STD_LOGIC;
  signal n_0_g6_b34 : STD_LOGIC;
  signal n_0_g6_b35 : STD_LOGIC;
  signal n_0_g6_b36 : STD_LOGIC;
  signal n_0_g6_b37 : STD_LOGIC;
  signal n_0_g6_b38 : STD_LOGIC;
  signal n_0_g6_b39 : STD_LOGIC;
  signal n_0_g6_b4 : STD_LOGIC;
  signal n_0_g6_b40 : STD_LOGIC;
  signal n_0_g6_b41 : STD_LOGIC;
  signal n_0_g6_b42 : STD_LOGIC;
  signal n_0_g6_b43 : STD_LOGIC;
  signal n_0_g6_b44 : STD_LOGIC;
  signal n_0_g6_b45 : STD_LOGIC;
  signal n_0_g6_b46 : STD_LOGIC;
  signal n_0_g6_b47 : STD_LOGIC;
  signal n_0_g6_b48 : STD_LOGIC;
  signal n_0_g6_b49 : STD_LOGIC;
  signal n_0_g6_b5 : STD_LOGIC;
  signal n_0_g6_b50 : STD_LOGIC;
  signal n_0_g6_b51 : STD_LOGIC;
  signal n_0_g6_b52 : STD_LOGIC;
  signal n_0_g6_b53 : STD_LOGIC;
  signal n_0_g6_b6 : STD_LOGIC;
  signal n_0_g6_b7 : STD_LOGIC;
  signal n_0_g6_b8 : STD_LOGIC;
  signal n_0_g6_b9 : STD_LOGIC;
  signal n_0_g7_b0 : STD_LOGIC;
  signal n_0_g7_b1 : STD_LOGIC;
  signal n_0_g7_b10 : STD_LOGIC;
  signal n_0_g7_b11 : STD_LOGIC;
  signal n_0_g7_b12 : STD_LOGIC;
  signal n_0_g7_b13 : STD_LOGIC;
  signal n_0_g7_b14 : STD_LOGIC;
  signal n_0_g7_b15 : STD_LOGIC;
  signal n_0_g7_b16 : STD_LOGIC;
  signal n_0_g7_b17 : STD_LOGIC;
  signal n_0_g7_b18 : STD_LOGIC;
  signal n_0_g7_b19 : STD_LOGIC;
  signal n_0_g7_b2 : STD_LOGIC;
  signal n_0_g7_b20 : STD_LOGIC;
  signal n_0_g7_b21 : STD_LOGIC;
  signal n_0_g7_b22 : STD_LOGIC;
  signal n_0_g7_b23 : STD_LOGIC;
  signal n_0_g7_b24 : STD_LOGIC;
  signal n_0_g7_b25 : STD_LOGIC;
  signal n_0_g7_b26 : STD_LOGIC;
  signal n_0_g7_b27 : STD_LOGIC;
  signal n_0_g7_b28 : STD_LOGIC;
  signal n_0_g7_b29 : STD_LOGIC;
  signal n_0_g7_b3 : STD_LOGIC;
  signal n_0_g7_b30 : STD_LOGIC;
  signal n_0_g7_b31 : STD_LOGIC;
  signal n_0_g7_b32 : STD_LOGIC;
  signal n_0_g7_b33 : STD_LOGIC;
  signal n_0_g7_b34 : STD_LOGIC;
  signal n_0_g7_b35 : STD_LOGIC;
  signal n_0_g7_b36 : STD_LOGIC;
  signal n_0_g7_b37 : STD_LOGIC;
  signal n_0_g7_b38 : STD_LOGIC;
  signal n_0_g7_b39 : STD_LOGIC;
  signal n_0_g7_b4 : STD_LOGIC;
  signal n_0_g7_b40 : STD_LOGIC;
  signal n_0_g7_b41 : STD_LOGIC;
  signal n_0_g7_b42 : STD_LOGIC;
  signal n_0_g7_b43 : STD_LOGIC;
  signal n_0_g7_b44 : STD_LOGIC;
  signal n_0_g7_b45 : STD_LOGIC;
  signal n_0_g7_b46 : STD_LOGIC;
  signal n_0_g7_b47 : STD_LOGIC;
  signal n_0_g7_b48 : STD_LOGIC;
  signal n_0_g7_b49 : STD_LOGIC;
  signal n_0_g7_b5 : STD_LOGIC;
  signal n_0_g7_b50 : STD_LOGIC;
  signal n_0_g7_b51 : STD_LOGIC;
  signal n_0_g7_b52 : STD_LOGIC;
  signal n_0_g7_b6 : STD_LOGIC;
  signal n_0_g7_b7 : STD_LOGIC;
  signal n_0_g7_b8 : STD_LOGIC;
  signal n_0_g7_b9 : STD_LOGIC;
  signal \n_0_g_rom_table_lat1.mem[0]_i_1\ : STD_LOGIC;
  signal \n_0_g_rom_table_lat1.mem[10]_i_1\ : STD_LOGIC;
  signal \n_0_g_rom_table_lat1.mem[11]_i_1\ : STD_LOGIC;
  signal \n_0_g_rom_table_lat1.mem[12]_i_1\ : STD_LOGIC;
  signal \n_0_g_rom_table_lat1.mem[13]_i_1\ : STD_LOGIC;
  signal \n_0_g_rom_table_lat1.mem[14]_i_1\ : STD_LOGIC;
  signal \n_0_g_rom_table_lat1.mem[15]_i_1\ : STD_LOGIC;
  signal \n_0_g_rom_table_lat1.mem[16]_i_1\ : STD_LOGIC;
  signal \n_0_g_rom_table_lat1.mem[17]_i_1\ : STD_LOGIC;
  signal \n_0_g_rom_table_lat1.mem[18]_i_1\ : STD_LOGIC;
  signal \n_0_g_rom_table_lat1.mem[19]_i_1\ : STD_LOGIC;
  signal \n_0_g_rom_table_lat1.mem[1]_i_1\ : STD_LOGIC;
  signal \n_0_g_rom_table_lat1.mem[20]_i_1\ : STD_LOGIC;
  signal \n_0_g_rom_table_lat1.mem[21]_i_1\ : STD_LOGIC;
  signal \n_0_g_rom_table_lat1.mem[22]_i_1\ : STD_LOGIC;
  signal \n_0_g_rom_table_lat1.mem[23]_i_1\ : STD_LOGIC;
  signal \n_0_g_rom_table_lat1.mem[24]_i_1\ : STD_LOGIC;
  signal \n_0_g_rom_table_lat1.mem[25]_i_1\ : STD_LOGIC;
  signal \n_0_g_rom_table_lat1.mem[26]_i_1\ : STD_LOGIC;
  signal \n_0_g_rom_table_lat1.mem[27]_i_1\ : STD_LOGIC;
  signal \n_0_g_rom_table_lat1.mem[28]_i_1\ : STD_LOGIC;
  signal \n_0_g_rom_table_lat1.mem[29]_i_1\ : STD_LOGIC;
  signal \n_0_g_rom_table_lat1.mem[2]_i_1\ : STD_LOGIC;
  signal \n_0_g_rom_table_lat1.mem[30]_i_1\ : STD_LOGIC;
  signal \n_0_g_rom_table_lat1.mem[31]_i_1\ : STD_LOGIC;
  signal \n_0_g_rom_table_lat1.mem[32]_i_1\ : STD_LOGIC;
  signal \n_0_g_rom_table_lat1.mem[33]_i_1\ : STD_LOGIC;
  signal \n_0_g_rom_table_lat1.mem[34]_i_1\ : STD_LOGIC;
  signal \n_0_g_rom_table_lat1.mem[35]_i_1\ : STD_LOGIC;
  signal \n_0_g_rom_table_lat1.mem[36]_i_1\ : STD_LOGIC;
  signal \n_0_g_rom_table_lat1.mem[37]_i_1\ : STD_LOGIC;
  signal \n_0_g_rom_table_lat1.mem[38]_i_1\ : STD_LOGIC;
  signal \n_0_g_rom_table_lat1.mem[39]_i_1\ : STD_LOGIC;
  signal \n_0_g_rom_table_lat1.mem[3]_i_1\ : STD_LOGIC;
  signal \n_0_g_rom_table_lat1.mem[40]_i_1\ : STD_LOGIC;
  signal \n_0_g_rom_table_lat1.mem[41]_i_1\ : STD_LOGIC;
  signal \n_0_g_rom_table_lat1.mem[42]_i_1\ : STD_LOGIC;
  signal \n_0_g_rom_table_lat1.mem[43]_i_1\ : STD_LOGIC;
  signal \n_0_g_rom_table_lat1.mem[44]_i_1\ : STD_LOGIC;
  signal \n_0_g_rom_table_lat1.mem[45]_i_1\ : STD_LOGIC;
  signal \n_0_g_rom_table_lat1.mem[46]_i_1\ : STD_LOGIC;
  signal \n_0_g_rom_table_lat1.mem[47]_i_1\ : STD_LOGIC;
  signal \n_0_g_rom_table_lat1.mem[48]_i_1\ : STD_LOGIC;
  signal \n_0_g_rom_table_lat1.mem[49]_i_1\ : STD_LOGIC;
  signal \n_0_g_rom_table_lat1.mem[4]_i_1\ : STD_LOGIC;
  signal \n_0_g_rom_table_lat1.mem[50]_i_1\ : STD_LOGIC;
  signal \n_0_g_rom_table_lat1.mem[51]_i_1\ : STD_LOGIC;
  signal \n_0_g_rom_table_lat1.mem[52]_i_1\ : STD_LOGIC;
  signal \n_0_g_rom_table_lat1.mem[53]_i_2\ : STD_LOGIC;
  signal \n_0_g_rom_table_lat1.mem[54]_i_1\ : STD_LOGIC;
  signal \n_0_g_rom_table_lat1.mem[56]_i_1\ : STD_LOGIC;
  signal \n_0_g_rom_table_lat1.mem[5]_i_1\ : STD_LOGIC;
  signal \n_0_g_rom_table_lat1.mem[6]_i_1\ : STD_LOGIC;
  signal \n_0_g_rom_table_lat1.mem[7]_i_1\ : STD_LOGIC;
  signal \n_0_g_rom_table_lat1.mem[8]_i_1\ : STD_LOGIC;
  signal \n_0_g_rom_table_lat1.mem[9]_i_1\ : STD_LOGIC;
  signal \n_0_g_rom_table_lat1.mem_reg[0]_i_2\ : STD_LOGIC;
  signal \n_0_g_rom_table_lat1.mem_reg[0]_i_3\ : STD_LOGIC;
  signal \n_0_g_rom_table_lat1.mem_reg[0]_i_4\ : STD_LOGIC;
  signal \n_0_g_rom_table_lat1.mem_reg[0]_i_5\ : STD_LOGIC;
  signal \n_0_g_rom_table_lat1.mem_reg[10]_i_2\ : STD_LOGIC;
  signal \n_0_g_rom_table_lat1.mem_reg[10]_i_3\ : STD_LOGIC;
  signal \n_0_g_rom_table_lat1.mem_reg[10]_i_4\ : STD_LOGIC;
  signal \n_0_g_rom_table_lat1.mem_reg[10]_i_5\ : STD_LOGIC;
  signal \n_0_g_rom_table_lat1.mem_reg[11]_i_2\ : STD_LOGIC;
  signal \n_0_g_rom_table_lat1.mem_reg[11]_i_3\ : STD_LOGIC;
  signal \n_0_g_rom_table_lat1.mem_reg[11]_i_4\ : STD_LOGIC;
  signal \n_0_g_rom_table_lat1.mem_reg[11]_i_5\ : STD_LOGIC;
  signal \n_0_g_rom_table_lat1.mem_reg[12]_i_2\ : STD_LOGIC;
  signal \n_0_g_rom_table_lat1.mem_reg[12]_i_3\ : STD_LOGIC;
  signal \n_0_g_rom_table_lat1.mem_reg[12]_i_4\ : STD_LOGIC;
  signal \n_0_g_rom_table_lat1.mem_reg[12]_i_5\ : STD_LOGIC;
  signal \n_0_g_rom_table_lat1.mem_reg[13]_i_2\ : STD_LOGIC;
  signal \n_0_g_rom_table_lat1.mem_reg[13]_i_3\ : STD_LOGIC;
  signal \n_0_g_rom_table_lat1.mem_reg[13]_i_4\ : STD_LOGIC;
  signal \n_0_g_rom_table_lat1.mem_reg[13]_i_5\ : STD_LOGIC;
  signal \n_0_g_rom_table_lat1.mem_reg[14]_i_2\ : STD_LOGIC;
  signal \n_0_g_rom_table_lat1.mem_reg[14]_i_3\ : STD_LOGIC;
  signal \n_0_g_rom_table_lat1.mem_reg[14]_i_4\ : STD_LOGIC;
  signal \n_0_g_rom_table_lat1.mem_reg[14]_i_5\ : STD_LOGIC;
  signal \n_0_g_rom_table_lat1.mem_reg[15]_i_2\ : STD_LOGIC;
  signal \n_0_g_rom_table_lat1.mem_reg[15]_i_3\ : STD_LOGIC;
  signal \n_0_g_rom_table_lat1.mem_reg[15]_i_4\ : STD_LOGIC;
  signal \n_0_g_rom_table_lat1.mem_reg[15]_i_5\ : STD_LOGIC;
  signal \n_0_g_rom_table_lat1.mem_reg[16]_i_2\ : STD_LOGIC;
  signal \n_0_g_rom_table_lat1.mem_reg[16]_i_3\ : STD_LOGIC;
  signal \n_0_g_rom_table_lat1.mem_reg[16]_i_4\ : STD_LOGIC;
  signal \n_0_g_rom_table_lat1.mem_reg[16]_i_5\ : STD_LOGIC;
  signal \n_0_g_rom_table_lat1.mem_reg[17]_i_2\ : STD_LOGIC;
  signal \n_0_g_rom_table_lat1.mem_reg[17]_i_3\ : STD_LOGIC;
  signal \n_0_g_rom_table_lat1.mem_reg[17]_i_4\ : STD_LOGIC;
  signal \n_0_g_rom_table_lat1.mem_reg[17]_i_5\ : STD_LOGIC;
  signal \n_0_g_rom_table_lat1.mem_reg[18]_i_2\ : STD_LOGIC;
  signal \n_0_g_rom_table_lat1.mem_reg[18]_i_3\ : STD_LOGIC;
  signal \n_0_g_rom_table_lat1.mem_reg[18]_i_4\ : STD_LOGIC;
  signal \n_0_g_rom_table_lat1.mem_reg[18]_i_5\ : STD_LOGIC;
  signal \n_0_g_rom_table_lat1.mem_reg[19]_i_2\ : STD_LOGIC;
  signal \n_0_g_rom_table_lat1.mem_reg[19]_i_3\ : STD_LOGIC;
  signal \n_0_g_rom_table_lat1.mem_reg[19]_i_4\ : STD_LOGIC;
  signal \n_0_g_rom_table_lat1.mem_reg[19]_i_5\ : STD_LOGIC;
  signal \n_0_g_rom_table_lat1.mem_reg[1]_i_2\ : STD_LOGIC;
  signal \n_0_g_rom_table_lat1.mem_reg[1]_i_3\ : STD_LOGIC;
  signal \n_0_g_rom_table_lat1.mem_reg[1]_i_4\ : STD_LOGIC;
  signal \n_0_g_rom_table_lat1.mem_reg[1]_i_5\ : STD_LOGIC;
  signal \n_0_g_rom_table_lat1.mem_reg[20]_i_2\ : STD_LOGIC;
  signal \n_0_g_rom_table_lat1.mem_reg[20]_i_3\ : STD_LOGIC;
  signal \n_0_g_rom_table_lat1.mem_reg[20]_i_4\ : STD_LOGIC;
  signal \n_0_g_rom_table_lat1.mem_reg[20]_i_5\ : STD_LOGIC;
  signal \n_0_g_rom_table_lat1.mem_reg[21]_i_2\ : STD_LOGIC;
  signal \n_0_g_rom_table_lat1.mem_reg[21]_i_3\ : STD_LOGIC;
  signal \n_0_g_rom_table_lat1.mem_reg[21]_i_4\ : STD_LOGIC;
  signal \n_0_g_rom_table_lat1.mem_reg[21]_i_5\ : STD_LOGIC;
  signal \n_0_g_rom_table_lat1.mem_reg[22]_i_2\ : STD_LOGIC;
  signal \n_0_g_rom_table_lat1.mem_reg[22]_i_3\ : STD_LOGIC;
  signal \n_0_g_rom_table_lat1.mem_reg[22]_i_4\ : STD_LOGIC;
  signal \n_0_g_rom_table_lat1.mem_reg[22]_i_5\ : STD_LOGIC;
  signal \n_0_g_rom_table_lat1.mem_reg[23]_i_2\ : STD_LOGIC;
  signal \n_0_g_rom_table_lat1.mem_reg[23]_i_3\ : STD_LOGIC;
  signal \n_0_g_rom_table_lat1.mem_reg[23]_i_4\ : STD_LOGIC;
  signal \n_0_g_rom_table_lat1.mem_reg[23]_i_5\ : STD_LOGIC;
  signal \n_0_g_rom_table_lat1.mem_reg[24]_i_2\ : STD_LOGIC;
  signal \n_0_g_rom_table_lat1.mem_reg[24]_i_3\ : STD_LOGIC;
  signal \n_0_g_rom_table_lat1.mem_reg[24]_i_4\ : STD_LOGIC;
  signal \n_0_g_rom_table_lat1.mem_reg[24]_i_5\ : STD_LOGIC;
  signal \n_0_g_rom_table_lat1.mem_reg[25]_i_2\ : STD_LOGIC;
  signal \n_0_g_rom_table_lat1.mem_reg[25]_i_3\ : STD_LOGIC;
  signal \n_0_g_rom_table_lat1.mem_reg[25]_i_4\ : STD_LOGIC;
  signal \n_0_g_rom_table_lat1.mem_reg[25]_i_5\ : STD_LOGIC;
  signal \n_0_g_rom_table_lat1.mem_reg[26]_i_2\ : STD_LOGIC;
  signal \n_0_g_rom_table_lat1.mem_reg[26]_i_3\ : STD_LOGIC;
  signal \n_0_g_rom_table_lat1.mem_reg[26]_i_4\ : STD_LOGIC;
  signal \n_0_g_rom_table_lat1.mem_reg[26]_i_5\ : STD_LOGIC;
  signal \n_0_g_rom_table_lat1.mem_reg[27]_i_2\ : STD_LOGIC;
  signal \n_0_g_rom_table_lat1.mem_reg[27]_i_3\ : STD_LOGIC;
  signal \n_0_g_rom_table_lat1.mem_reg[27]_i_4\ : STD_LOGIC;
  signal \n_0_g_rom_table_lat1.mem_reg[27]_i_5\ : STD_LOGIC;
  signal \n_0_g_rom_table_lat1.mem_reg[28]_i_2\ : STD_LOGIC;
  signal \n_0_g_rom_table_lat1.mem_reg[28]_i_3\ : STD_LOGIC;
  signal \n_0_g_rom_table_lat1.mem_reg[28]_i_4\ : STD_LOGIC;
  signal \n_0_g_rom_table_lat1.mem_reg[28]_i_5\ : STD_LOGIC;
  signal \n_0_g_rom_table_lat1.mem_reg[29]_i_2\ : STD_LOGIC;
  signal \n_0_g_rom_table_lat1.mem_reg[29]_i_3\ : STD_LOGIC;
  signal \n_0_g_rom_table_lat1.mem_reg[29]_i_4\ : STD_LOGIC;
  signal \n_0_g_rom_table_lat1.mem_reg[29]_i_5\ : STD_LOGIC;
  signal \n_0_g_rom_table_lat1.mem_reg[2]_i_2\ : STD_LOGIC;
  signal \n_0_g_rom_table_lat1.mem_reg[2]_i_3\ : STD_LOGIC;
  signal \n_0_g_rom_table_lat1.mem_reg[2]_i_4\ : STD_LOGIC;
  signal \n_0_g_rom_table_lat1.mem_reg[2]_i_5\ : STD_LOGIC;
  signal \n_0_g_rom_table_lat1.mem_reg[30]_i_2\ : STD_LOGIC;
  signal \n_0_g_rom_table_lat1.mem_reg[30]_i_3\ : STD_LOGIC;
  signal \n_0_g_rom_table_lat1.mem_reg[30]_i_4\ : STD_LOGIC;
  signal \n_0_g_rom_table_lat1.mem_reg[30]_i_5\ : STD_LOGIC;
  signal \n_0_g_rom_table_lat1.mem_reg[31]_i_2\ : STD_LOGIC;
  signal \n_0_g_rom_table_lat1.mem_reg[31]_i_3\ : STD_LOGIC;
  signal \n_0_g_rom_table_lat1.mem_reg[31]_i_4\ : STD_LOGIC;
  signal \n_0_g_rom_table_lat1.mem_reg[31]_i_5\ : STD_LOGIC;
  signal \n_0_g_rom_table_lat1.mem_reg[32]_i_2\ : STD_LOGIC;
  signal \n_0_g_rom_table_lat1.mem_reg[32]_i_3\ : STD_LOGIC;
  signal \n_0_g_rom_table_lat1.mem_reg[32]_i_4\ : STD_LOGIC;
  signal \n_0_g_rom_table_lat1.mem_reg[32]_i_5\ : STD_LOGIC;
  signal \n_0_g_rom_table_lat1.mem_reg[33]_i_2\ : STD_LOGIC;
  signal \n_0_g_rom_table_lat1.mem_reg[33]_i_3\ : STD_LOGIC;
  signal \n_0_g_rom_table_lat1.mem_reg[33]_i_4\ : STD_LOGIC;
  signal \n_0_g_rom_table_lat1.mem_reg[33]_i_5\ : STD_LOGIC;
  signal \n_0_g_rom_table_lat1.mem_reg[34]_i_2\ : STD_LOGIC;
  signal \n_0_g_rom_table_lat1.mem_reg[34]_i_3\ : STD_LOGIC;
  signal \n_0_g_rom_table_lat1.mem_reg[34]_i_4\ : STD_LOGIC;
  signal \n_0_g_rom_table_lat1.mem_reg[34]_i_5\ : STD_LOGIC;
  signal \n_0_g_rom_table_lat1.mem_reg[35]_i_2\ : STD_LOGIC;
  signal \n_0_g_rom_table_lat1.mem_reg[35]_i_3\ : STD_LOGIC;
  signal \n_0_g_rom_table_lat1.mem_reg[35]_i_4\ : STD_LOGIC;
  signal \n_0_g_rom_table_lat1.mem_reg[35]_i_5\ : STD_LOGIC;
  signal \n_0_g_rom_table_lat1.mem_reg[36]_i_2\ : STD_LOGIC;
  signal \n_0_g_rom_table_lat1.mem_reg[36]_i_3\ : STD_LOGIC;
  signal \n_0_g_rom_table_lat1.mem_reg[36]_i_4\ : STD_LOGIC;
  signal \n_0_g_rom_table_lat1.mem_reg[36]_i_5\ : STD_LOGIC;
  signal \n_0_g_rom_table_lat1.mem_reg[37]_i_2\ : STD_LOGIC;
  signal \n_0_g_rom_table_lat1.mem_reg[37]_i_3\ : STD_LOGIC;
  signal \n_0_g_rom_table_lat1.mem_reg[37]_i_4\ : STD_LOGIC;
  signal \n_0_g_rom_table_lat1.mem_reg[37]_i_5\ : STD_LOGIC;
  signal \n_0_g_rom_table_lat1.mem_reg[38]_i_2\ : STD_LOGIC;
  signal \n_0_g_rom_table_lat1.mem_reg[38]_i_3\ : STD_LOGIC;
  signal \n_0_g_rom_table_lat1.mem_reg[38]_i_4\ : STD_LOGIC;
  signal \n_0_g_rom_table_lat1.mem_reg[38]_i_5\ : STD_LOGIC;
  signal \n_0_g_rom_table_lat1.mem_reg[39]_i_2\ : STD_LOGIC;
  signal \n_0_g_rom_table_lat1.mem_reg[39]_i_3\ : STD_LOGIC;
  signal \n_0_g_rom_table_lat1.mem_reg[39]_i_4\ : STD_LOGIC;
  signal \n_0_g_rom_table_lat1.mem_reg[39]_i_5\ : STD_LOGIC;
  signal \n_0_g_rom_table_lat1.mem_reg[3]_i_2\ : STD_LOGIC;
  signal \n_0_g_rom_table_lat1.mem_reg[3]_i_3\ : STD_LOGIC;
  signal \n_0_g_rom_table_lat1.mem_reg[3]_i_4\ : STD_LOGIC;
  signal \n_0_g_rom_table_lat1.mem_reg[3]_i_5\ : STD_LOGIC;
  signal \n_0_g_rom_table_lat1.mem_reg[40]_i_2\ : STD_LOGIC;
  signal \n_0_g_rom_table_lat1.mem_reg[40]_i_3\ : STD_LOGIC;
  signal \n_0_g_rom_table_lat1.mem_reg[40]_i_4\ : STD_LOGIC;
  signal \n_0_g_rom_table_lat1.mem_reg[40]_i_5\ : STD_LOGIC;
  signal \n_0_g_rom_table_lat1.mem_reg[41]_i_2\ : STD_LOGIC;
  signal \n_0_g_rom_table_lat1.mem_reg[41]_i_3\ : STD_LOGIC;
  signal \n_0_g_rom_table_lat1.mem_reg[41]_i_4\ : STD_LOGIC;
  signal \n_0_g_rom_table_lat1.mem_reg[41]_i_5\ : STD_LOGIC;
  signal \n_0_g_rom_table_lat1.mem_reg[42]_i_2\ : STD_LOGIC;
  signal \n_0_g_rom_table_lat1.mem_reg[42]_i_3\ : STD_LOGIC;
  signal \n_0_g_rom_table_lat1.mem_reg[42]_i_4\ : STD_LOGIC;
  signal \n_0_g_rom_table_lat1.mem_reg[42]_i_5\ : STD_LOGIC;
  signal \n_0_g_rom_table_lat1.mem_reg[43]_i_2\ : STD_LOGIC;
  signal \n_0_g_rom_table_lat1.mem_reg[43]_i_3\ : STD_LOGIC;
  signal \n_0_g_rom_table_lat1.mem_reg[43]_i_4\ : STD_LOGIC;
  signal \n_0_g_rom_table_lat1.mem_reg[43]_i_5\ : STD_LOGIC;
  signal \n_0_g_rom_table_lat1.mem_reg[44]_i_2\ : STD_LOGIC;
  signal \n_0_g_rom_table_lat1.mem_reg[44]_i_3\ : STD_LOGIC;
  signal \n_0_g_rom_table_lat1.mem_reg[44]_i_4\ : STD_LOGIC;
  signal \n_0_g_rom_table_lat1.mem_reg[44]_i_5\ : STD_LOGIC;
  signal \n_0_g_rom_table_lat1.mem_reg[45]_i_2\ : STD_LOGIC;
  signal \n_0_g_rom_table_lat1.mem_reg[45]_i_3\ : STD_LOGIC;
  signal \n_0_g_rom_table_lat1.mem_reg[45]_i_4\ : STD_LOGIC;
  signal \n_0_g_rom_table_lat1.mem_reg[45]_i_5\ : STD_LOGIC;
  signal \n_0_g_rom_table_lat1.mem_reg[46]_i_2\ : STD_LOGIC;
  signal \n_0_g_rom_table_lat1.mem_reg[46]_i_3\ : STD_LOGIC;
  signal \n_0_g_rom_table_lat1.mem_reg[46]_i_4\ : STD_LOGIC;
  signal \n_0_g_rom_table_lat1.mem_reg[46]_i_5\ : STD_LOGIC;
  signal \n_0_g_rom_table_lat1.mem_reg[47]_i_2\ : STD_LOGIC;
  signal \n_0_g_rom_table_lat1.mem_reg[47]_i_3\ : STD_LOGIC;
  signal \n_0_g_rom_table_lat1.mem_reg[47]_i_4\ : STD_LOGIC;
  signal \n_0_g_rom_table_lat1.mem_reg[47]_i_5\ : STD_LOGIC;
  signal \n_0_g_rom_table_lat1.mem_reg[48]_i_2\ : STD_LOGIC;
  signal \n_0_g_rom_table_lat1.mem_reg[48]_i_3\ : STD_LOGIC;
  signal \n_0_g_rom_table_lat1.mem_reg[48]_i_4\ : STD_LOGIC;
  signal \n_0_g_rom_table_lat1.mem_reg[48]_i_5\ : STD_LOGIC;
  signal \n_0_g_rom_table_lat1.mem_reg[49]_i_2\ : STD_LOGIC;
  signal \n_0_g_rom_table_lat1.mem_reg[49]_i_3\ : STD_LOGIC;
  signal \n_0_g_rom_table_lat1.mem_reg[49]_i_4\ : STD_LOGIC;
  signal \n_0_g_rom_table_lat1.mem_reg[49]_i_5\ : STD_LOGIC;
  signal \n_0_g_rom_table_lat1.mem_reg[4]_i_2\ : STD_LOGIC;
  signal \n_0_g_rom_table_lat1.mem_reg[4]_i_3\ : STD_LOGIC;
  signal \n_0_g_rom_table_lat1.mem_reg[4]_i_4\ : STD_LOGIC;
  signal \n_0_g_rom_table_lat1.mem_reg[4]_i_5\ : STD_LOGIC;
  signal \n_0_g_rom_table_lat1.mem_reg[50]_i_2\ : STD_LOGIC;
  signal \n_0_g_rom_table_lat1.mem_reg[50]_i_3\ : STD_LOGIC;
  signal \n_0_g_rom_table_lat1.mem_reg[50]_i_4\ : STD_LOGIC;
  signal \n_0_g_rom_table_lat1.mem_reg[50]_i_5\ : STD_LOGIC;
  signal \n_0_g_rom_table_lat1.mem_reg[51]_i_2\ : STD_LOGIC;
  signal \n_0_g_rom_table_lat1.mem_reg[51]_i_3\ : STD_LOGIC;
  signal \n_0_g_rom_table_lat1.mem_reg[51]_i_4\ : STD_LOGIC;
  signal \n_0_g_rom_table_lat1.mem_reg[51]_i_5\ : STD_LOGIC;
  signal \n_0_g_rom_table_lat1.mem_reg[52]_i_2\ : STD_LOGIC;
  signal \n_0_g_rom_table_lat1.mem_reg[52]_i_3\ : STD_LOGIC;
  signal \n_0_g_rom_table_lat1.mem_reg[52]_i_4\ : STD_LOGIC;
  signal \n_0_g_rom_table_lat1.mem_reg[52]_i_5\ : STD_LOGIC;
  signal \n_0_g_rom_table_lat1.mem_reg[53]_i_1\ : STD_LOGIC;
  signal \n_0_g_rom_table_lat1.mem_reg[5]_i_2\ : STD_LOGIC;
  signal \n_0_g_rom_table_lat1.mem_reg[5]_i_3\ : STD_LOGIC;
  signal \n_0_g_rom_table_lat1.mem_reg[5]_i_4\ : STD_LOGIC;
  signal \n_0_g_rom_table_lat1.mem_reg[5]_i_5\ : STD_LOGIC;
  signal \n_0_g_rom_table_lat1.mem_reg[6]_i_2\ : STD_LOGIC;
  signal \n_0_g_rom_table_lat1.mem_reg[6]_i_3\ : STD_LOGIC;
  signal \n_0_g_rom_table_lat1.mem_reg[6]_i_4\ : STD_LOGIC;
  signal \n_0_g_rom_table_lat1.mem_reg[6]_i_5\ : STD_LOGIC;
  signal \n_0_g_rom_table_lat1.mem_reg[7]_i_2\ : STD_LOGIC;
  signal \n_0_g_rom_table_lat1.mem_reg[7]_i_3\ : STD_LOGIC;
  signal \n_0_g_rom_table_lat1.mem_reg[7]_i_4\ : STD_LOGIC;
  signal \n_0_g_rom_table_lat1.mem_reg[7]_i_5\ : STD_LOGIC;
  signal \n_0_g_rom_table_lat1.mem_reg[8]_i_2\ : STD_LOGIC;
  signal \n_0_g_rom_table_lat1.mem_reg[8]_i_3\ : STD_LOGIC;
  signal \n_0_g_rom_table_lat1.mem_reg[8]_i_4\ : STD_LOGIC;
  signal \n_0_g_rom_table_lat1.mem_reg[8]_i_5\ : STD_LOGIC;
  signal \n_0_g_rom_table_lat1.mem_reg[9]_i_2\ : STD_LOGIC;
  signal \n_0_g_rom_table_lat1.mem_reg[9]_i_3\ : STD_LOGIC;
  signal \n_0_g_rom_table_lat1.mem_reg[9]_i_4\ : STD_LOGIC;
  signal \n_0_g_rom_table_lat1.mem_reg[9]_i_5\ : STD_LOGIC;
  signal p_0_in : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \pipe[2]\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of g2_b53 : label is "soft_lutpair1";
  attribute SOFT_HLUTNM of g3_b54 : label is "soft_lutpair0";
  attribute SOFT_HLUTNM of g3_b55 : label is "soft_lutpair0";
  attribute SOFT_HLUTNM of g6_b53 : label is "soft_lutpair1";
begin
GND: unisim.vcomponents.GND
    port map (
      G => \<const0>\
    );
VCC: unisim.vcomponents.VCC
    port map (
      P => \<const1>\
    );
g0_b0: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F60D3FEE4B1840C0"
    )
    port map (
      I0 => \pipe[2]\(0),
      I1 => \pipe[2]\(1),
      I2 => \pipe[2]\(2),
      I3 => \pipe[2]\(3),
      I4 => \pipe[2]\(4),
      I5 => \pipe[2]\(5),
      O => n_0_g0_b0
    );
g0_b1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5C4FB690DE0D5FE2"
    )
    port map (
      I0 => \pipe[2]\(0),
      I1 => \pipe[2]\(1),
      I2 => \pipe[2]\(2),
      I3 => \pipe[2]\(3),
      I4 => \pipe[2]\(4),
      I5 => \pipe[2]\(5),
      O => n_0_g0_b1
    );
g0_b10: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55E33579A0131A74"
    )
    port map (
      I0 => \pipe[2]\(0),
      I1 => \pipe[2]\(1),
      I2 => \pipe[2]\(2),
      I3 => \pipe[2]\(3),
      I4 => \pipe[2]\(4),
      I5 => \pipe[2]\(5),
      O => n_0_g0_b10
    );
g0_b11: unisim.vcomponents.LUT6
    generic map(
      INIT => X"600DA7153B95FA00"
    )
    port map (
      I0 => \pipe[2]\(0),
      I1 => \pipe[2]\(1),
      I2 => \pipe[2]\(2),
      I3 => \pipe[2]\(3),
      I4 => \pipe[2]\(4),
      I5 => \pipe[2]\(5),
      O => n_0_g0_b11
    );
g0_b12: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AC7A8CE4669DA00C"
    )
    port map (
      I0 => \pipe[2]\(0),
      I1 => \pipe[2]\(1),
      I2 => \pipe[2]\(2),
      I3 => \pipe[2]\(3),
      I4 => \pipe[2]\(4),
      I5 => \pipe[2]\(5),
      O => n_0_g0_b12
    );
g0_b13: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4BE884C0C3278FA0"
    )
    port map (
      I0 => \pipe[2]\(0),
      I1 => \pipe[2]\(1),
      I2 => \pipe[2]\(2),
      I3 => \pipe[2]\(3),
      I4 => \pipe[2]\(4),
      I5 => \pipe[2]\(5),
      O => n_0_g0_b13
    );
g0_b14: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF2ECDDDCF6D0B94"
    )
    port map (
      I0 => \pipe[2]\(0),
      I1 => \pipe[2]\(1),
      I2 => \pipe[2]\(2),
      I3 => \pipe[2]\(3),
      I4 => \pipe[2]\(4),
      I5 => \pipe[2]\(5),
      O => n_0_g0_b14
    );
g0_b15: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AB864F102F6C8100"
    )
    port map (
      I0 => \pipe[2]\(0),
      I1 => \pipe[2]\(1),
      I2 => \pipe[2]\(2),
      I3 => \pipe[2]\(3),
      I4 => \pipe[2]\(4),
      I5 => \pipe[2]\(5),
      O => n_0_g0_b15
    );
g0_b16: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E0287BC1BF423B04"
    )
    port map (
      I0 => \pipe[2]\(0),
      I1 => \pipe[2]\(1),
      I2 => \pipe[2]\(2),
      I3 => \pipe[2]\(3),
      I4 => \pipe[2]\(4),
      I5 => \pipe[2]\(5),
      O => n_0_g0_b16
    );
g0_b17: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B6219889784F64CA"
    )
    port map (
      I0 => \pipe[2]\(0),
      I1 => \pipe[2]\(1),
      I2 => \pipe[2]\(2),
      I3 => \pipe[2]\(3),
      I4 => \pipe[2]\(4),
      I5 => \pipe[2]\(5),
      O => n_0_g0_b17
    );
g0_b18: unisim.vcomponents.LUT6
    generic map(
      INIT => X"84E3BA3E4CFEAB2E"
    )
    port map (
      I0 => \pipe[2]\(0),
      I1 => \pipe[2]\(1),
      I2 => \pipe[2]\(2),
      I3 => \pipe[2]\(3),
      I4 => \pipe[2]\(4),
      I5 => \pipe[2]\(5),
      O => n_0_g0_b18
    );
g0_b19: unisim.vcomponents.LUT6
    generic map(
      INIT => X"74DD0FB43B1E85A0"
    )
    port map (
      I0 => \pipe[2]\(0),
      I1 => \pipe[2]\(1),
      I2 => \pipe[2]\(2),
      I3 => \pipe[2]\(3),
      I4 => \pipe[2]\(4),
      I5 => \pipe[2]\(5),
      O => n_0_g0_b19
    );
g0_b2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7B7F8BDCE920C490"
    )
    port map (
      I0 => \pipe[2]\(0),
      I1 => \pipe[2]\(1),
      I2 => \pipe[2]\(2),
      I3 => \pipe[2]\(3),
      I4 => \pipe[2]\(4),
      I5 => \pipe[2]\(5),
      O => n_0_g0_b2
    );
g0_b20: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B78EEA7F621BAD8E"
    )
    port map (
      I0 => \pipe[2]\(0),
      I1 => \pipe[2]\(1),
      I2 => \pipe[2]\(2),
      I3 => \pipe[2]\(3),
      I4 => \pipe[2]\(4),
      I5 => \pipe[2]\(5),
      O => n_0_g0_b20
    );
g0_b21: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B33024101D680E4C"
    )
    port map (
      I0 => \pipe[2]\(0),
      I1 => \pipe[2]\(1),
      I2 => \pipe[2]\(2),
      I3 => \pipe[2]\(3),
      I4 => \pipe[2]\(4),
      I5 => \pipe[2]\(5),
      O => n_0_g0_b21
    );
g0_b22: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CDD70261C4045D62"
    )
    port map (
      I0 => \pipe[2]\(0),
      I1 => \pipe[2]\(1),
      I2 => \pipe[2]\(2),
      I3 => \pipe[2]\(3),
      I4 => \pipe[2]\(4),
      I5 => \pipe[2]\(5),
      O => n_0_g0_b22
    );
g0_b23: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FD6E138BBE728884"
    )
    port map (
      I0 => \pipe[2]\(0),
      I1 => \pipe[2]\(1),
      I2 => \pipe[2]\(2),
      I3 => \pipe[2]\(3),
      I4 => \pipe[2]\(4),
      I5 => \pipe[2]\(5),
      O => n_0_g0_b23
    );
g0_b24: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CF37B1A1B00F47C2"
    )
    port map (
      I0 => \pipe[2]\(0),
      I1 => \pipe[2]\(1),
      I2 => \pipe[2]\(2),
      I3 => \pipe[2]\(3),
      I4 => \pipe[2]\(4),
      I5 => \pipe[2]\(5),
      O => n_0_g0_b24
    );
g0_b25: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2D79C441D8BC54D4"
    )
    port map (
      I0 => \pipe[2]\(0),
      I1 => \pipe[2]\(1),
      I2 => \pipe[2]\(2),
      I3 => \pipe[2]\(3),
      I4 => \pipe[2]\(4),
      I5 => \pipe[2]\(5),
      O => n_0_g0_b25
    );
g0_b26: unisim.vcomponents.LUT6
    generic map(
      INIT => X"91BB7CBDDC72D532"
    )
    port map (
      I0 => \pipe[2]\(0),
      I1 => \pipe[2]\(1),
      I2 => \pipe[2]\(2),
      I3 => \pipe[2]\(3),
      I4 => \pipe[2]\(4),
      I5 => \pipe[2]\(5),
      O => n_0_g0_b26
    );
g0_b27: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3572852607F844A4"
    )
    port map (
      I0 => \pipe[2]\(0),
      I1 => \pipe[2]\(1),
      I2 => \pipe[2]\(2),
      I3 => \pipe[2]\(3),
      I4 => \pipe[2]\(4),
      I5 => \pipe[2]\(5),
      O => n_0_g0_b27
    );
g0_b28: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D45052FD44CEB138"
    )
    port map (
      I0 => \pipe[2]\(0),
      I1 => \pipe[2]\(1),
      I2 => \pipe[2]\(2),
      I3 => \pipe[2]\(3),
      I4 => \pipe[2]\(4),
      I5 => \pipe[2]\(5),
      O => n_0_g0_b28
    );
g0_b29: unisim.vcomponents.LUT6
    generic map(
      INIT => X"591074CBB16A1D84"
    )
    port map (
      I0 => \pipe[2]\(0),
      I1 => \pipe[2]\(1),
      I2 => \pipe[2]\(2),
      I3 => \pipe[2]\(3),
      I4 => \pipe[2]\(4),
      I5 => \pipe[2]\(5),
      O => n_0_g0_b29
    );
g0_b3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A6608C358F7FC65C"
    )
    port map (
      I0 => \pipe[2]\(0),
      I1 => \pipe[2]\(1),
      I2 => \pipe[2]\(2),
      I3 => \pipe[2]\(3),
      I4 => \pipe[2]\(4),
      I5 => \pipe[2]\(5),
      O => n_0_g0_b3
    );
g0_b30: unisim.vcomponents.LUT6
    generic map(
      INIT => X"19CA391365B08E10"
    )
    port map (
      I0 => \pipe[2]\(0),
      I1 => \pipe[2]\(1),
      I2 => \pipe[2]\(2),
      I3 => \pipe[2]\(3),
      I4 => \pipe[2]\(4),
      I5 => \pipe[2]\(5),
      O => n_0_g0_b30
    );
g0_b31: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9D6AADEE5E24CD68"
    )
    port map (
      I0 => \pipe[2]\(0),
      I1 => \pipe[2]\(1),
      I2 => \pipe[2]\(2),
      I3 => \pipe[2]\(3),
      I4 => \pipe[2]\(4),
      I5 => \pipe[2]\(5),
      O => n_0_g0_b31
    );
g0_b32: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E0BD9F913B024A90"
    )
    port map (
      I0 => \pipe[2]\(0),
      I1 => \pipe[2]\(1),
      I2 => \pipe[2]\(2),
      I3 => \pipe[2]\(3),
      I4 => \pipe[2]\(4),
      I5 => \pipe[2]\(5),
      O => n_0_g0_b32
    );
g0_b33: unisim.vcomponents.LUT6
    generic map(
      INIT => X"54234DA0FD27ABA0"
    )
    port map (
      I0 => \pipe[2]\(0),
      I1 => \pipe[2]\(1),
      I2 => \pipe[2]\(2),
      I3 => \pipe[2]\(3),
      I4 => \pipe[2]\(4),
      I5 => \pipe[2]\(5),
      O => n_0_g0_b33
    );
g0_b34: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CC37B5599803B6C0"
    )
    port map (
      I0 => \pipe[2]\(0),
      I1 => \pipe[2]\(1),
      I2 => \pipe[2]\(2),
      I3 => \pipe[2]\(3),
      I4 => \pipe[2]\(4),
      I5 => \pipe[2]\(5),
      O => n_0_g0_b34
    );
g0_b35: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0F64BDA5A146B00"
    )
    port map (
      I0 => \pipe[2]\(0),
      I1 => \pipe[2]\(1),
      I2 => \pipe[2]\(2),
      I3 => \pipe[2]\(3),
      I4 => \pipe[2]\(4),
      I5 => \pipe[2]\(5),
      O => n_0_g0_b35
    );
g0_b36: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DD197A33CC0D4C00"
    )
    port map (
      I0 => \pipe[2]\(0),
      I1 => \pipe[2]\(1),
      I2 => \pipe[2]\(2),
      I3 => \pipe[2]\(3),
      I4 => \pipe[2]\(4),
      I5 => \pipe[2]\(5),
      O => n_0_g0_b36
    );
g0_b37: unisim.vcomponents.LUT6
    generic map(
      INIT => X"635F2C096FFCDAAA"
    )
    port map (
      I0 => \pipe[2]\(0),
      I1 => \pipe[2]\(1),
      I2 => \pipe[2]\(2),
      I3 => \pipe[2]\(3),
      I4 => \pipe[2]\(4),
      I5 => \pipe[2]\(5),
      O => n_0_g0_b37
    );
g0_b38: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4C0683341665A000"
    )
    port map (
      I0 => \pipe[2]\(0),
      I1 => \pipe[2]\(1),
      I2 => \pipe[2]\(2),
      I3 => \pipe[2]\(3),
      I4 => \pipe[2]\(4),
      I5 => \pipe[2]\(5),
      O => n_0_g0_b38
    );
g0_b39: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0776EE1DDC3E4444"
    )
    port map (
      I0 => \pipe[2]\(0),
      I1 => \pipe[2]\(1),
      I2 => \pipe[2]\(2),
      I3 => \pipe[2]\(3),
      I4 => \pipe[2]\(4),
      I5 => \pipe[2]\(5),
      O => n_0_g0_b39
    );
g0_b4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2529F225F9B0911E"
    )
    port map (
      I0 => \pipe[2]\(0),
      I1 => \pipe[2]\(1),
      I2 => \pipe[2]\(2),
      I3 => \pipe[2]\(3),
      I4 => \pipe[2]\(4),
      I5 => \pipe[2]\(5),
      O => n_0_g0_b4
    );
g0_b40: unisim.vcomponents.LUT6
    generic map(
      INIT => X"82731BF637E82828"
    )
    port map (
      I0 => \pipe[2]\(0),
      I1 => \pipe[2]\(1),
      I2 => \pipe[2]\(2),
      I3 => \pipe[2]\(3),
      I4 => \pipe[2]\(4),
      I5 => \pipe[2]\(5),
      O => n_0_g0_b40
    );
g0_b41: unisim.vcomponents.LUT6
    generic map(
      INIT => X"012406A7F2B01AB0"
    )
    port map (
      I0 => \pipe[2]\(0),
      I1 => \pipe[2]\(1),
      I2 => \pipe[2]\(2),
      I3 => \pipe[2]\(3),
      I4 => \pipe[2]\(4),
      I5 => \pipe[2]\(5),
      O => n_0_g0_b41
    );
g0_b42: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF12AB380E6AACC0"
    )
    port map (
      I0 => \pipe[2]\(0),
      I1 => \pipe[2]\(1),
      I2 => \pipe[2]\(2),
      I3 => \pipe[2]\(3),
      I4 => \pipe[2]\(4),
      I5 => \pipe[2]\(5),
      O => n_0_g0_b42
    );
g0_b43: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F1996AAB4CCF00"
    )
    port map (
      I0 => \pipe[2]\(0),
      I1 => \pipe[2]\(1),
      I2 => \pipe[2]\(2),
      I3 => \pipe[2]\(3),
      I4 => \pipe[2]\(4),
      I5 => \pipe[2]\(5),
      O => n_0_g0_b43
    );
g0_b44: unisim.vcomponents.LUT6
    generic map(
      INIT => X"555AD24CCC70F000"
    )
    port map (
      I0 => \pipe[2]\(0),
      I1 => \pipe[2]\(1),
      I2 => \pipe[2]\(2),
      I3 => \pipe[2]\(3),
      I4 => \pipe[2]\(4),
      I5 => \pipe[2]\(5),
      O => n_0_g0_b44
    );
g0_b45: unisim.vcomponents.LUT6
    generic map(
      INIT => X"66631C70F07F0000"
    )
    port map (
      I0 => \pipe[2]\(0),
      I1 => \pipe[2]\(1),
      I2 => \pipe[2]\(2),
      I3 => \pipe[2]\(3),
      I4 => \pipe[2]\(4),
      I5 => \pipe[2]\(5),
      O => n_0_g0_b45
    );
g0_b46: unisim.vcomponents.LUT6
    generic map(
      INIT => X"787C1F80FF800000"
    )
    port map (
      I0 => \pipe[2]\(0),
      I1 => \pipe[2]\(1),
      I2 => \pipe[2]\(2),
      I3 => \pipe[2]\(3),
      I4 => \pipe[2]\(4),
      I5 => \pipe[2]\(5),
      O => n_0_g0_b46
    );
g0_b47: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D52AB555AAAAAAAA"
    )
    port map (
      I0 => \pipe[2]\(0),
      I1 => \pipe[2]\(1),
      I2 => \pipe[2]\(2),
      I3 => \pipe[2]\(3),
      I4 => \pipe[2]\(4),
      I5 => \pipe[2]\(5),
      O => n_0_g0_b47
    );
g0_b48: unisim.vcomponents.LUT6
    generic map(
      INIT => X"99B32666CCCCCCCC"
    )
    port map (
      I0 => \pipe[2]\(0),
      I1 => \pipe[2]\(1),
      I2 => \pipe[2]\(2),
      I3 => \pipe[2]\(3),
      I4 => \pipe[2]\(4),
      I5 => \pipe[2]\(5),
      O => n_0_g0_b48
    );
g0_b49: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1E3C3878F0F0F0F0"
    )
    port map (
      I0 => \pipe[2]\(0),
      I1 => \pipe[2]\(1),
      I2 => \pipe[2]\(2),
      I3 => \pipe[2]\(3),
      I4 => \pipe[2]\(4),
      I5 => \pipe[2]\(5),
      O => n_0_g0_b49
    );
g0_b5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"321021C0E5C88E4C"
    )
    port map (
      I0 => \pipe[2]\(0),
      I1 => \pipe[2]\(1),
      I2 => \pipe[2]\(2),
      I3 => \pipe[2]\(3),
      I4 => \pipe[2]\(4),
      I5 => \pipe[2]\(5),
      O => n_0_g0_b5
    );
g0_b50: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1FC03F80FF00FF00"
    )
    port map (
      I0 => \pipe[2]\(0),
      I1 => \pipe[2]\(1),
      I2 => \pipe[2]\(2),
      I3 => \pipe[2]\(3),
      I4 => \pipe[2]\(4),
      I5 => \pipe[2]\(5),
      O => n_0_g0_b50
    );
g0_b51: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1FFFC000FFFF0000"
    )
    port map (
      I0 => \pipe[2]\(0),
      I1 => \pipe[2]\(1),
      I2 => \pipe[2]\(2),
      I3 => \pipe[2]\(3),
      I4 => \pipe[2]\(4),
      I5 => \pipe[2]\(5),
      O => n_0_g0_b51
    );
g0_b52: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1FFFFFFF00000000"
    )
    port map (
      I0 => \pipe[2]\(0),
      I1 => \pipe[2]\(1),
      I2 => \pipe[2]\(2),
      I3 => \pipe[2]\(3),
      I4 => \pipe[2]\(4),
      I5 => \pipe[2]\(5),
      O => n_0_g0_b52
    );
g0_b53: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E000000000000000"
    )
    port map (
      I0 => \pipe[2]\(0),
      I1 => \pipe[2]\(1),
      I2 => \pipe[2]\(2),
      I3 => \pipe[2]\(3),
      I4 => \pipe[2]\(4),
      I5 => \pipe[2]\(5),
      O => n_0_g0_b53
    );
g0_b6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F8A76535B4135454"
    )
    port map (
      I0 => \pipe[2]\(0),
      I1 => \pipe[2]\(1),
      I2 => \pipe[2]\(2),
      I3 => \pipe[2]\(3),
      I4 => \pipe[2]\(4),
      I5 => \pipe[2]\(5),
      O => n_0_g0_b6
    );
g0_b7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"958FBC49F52B1900"
    )
    port map (
      I0 => \pipe[2]\(0),
      I1 => \pipe[2]\(1),
      I2 => \pipe[2]\(2),
      I3 => \pipe[2]\(3),
      I4 => \pipe[2]\(4),
      I5 => \pipe[2]\(5),
      O => n_0_g0_b7
    );
g0_b8: unisim.vcomponents.LUT6
    generic map(
      INIT => X"91CCE38EDE7C91C4"
    )
    port map (
      I0 => \pipe[2]\(0),
      I1 => \pipe[2]\(1),
      I2 => \pipe[2]\(2),
      I3 => \pipe[2]\(3),
      I4 => \pipe[2]\(4),
      I5 => \pipe[2]\(5),
      O => n_0_g0_b8
    );
g0_b9: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4D96D6E1005921E4"
    )
    port map (
      I0 => \pipe[2]\(0),
      I1 => \pipe[2]\(1),
      I2 => \pipe[2]\(2),
      I3 => \pipe[2]\(3),
      I4 => \pipe[2]\(4),
      I5 => \pipe[2]\(5),
      O => n_0_g0_b9
    );
g1_b0: unisim.vcomponents.LUT6
    generic map(
      INIT => X"61BFE45BE76A27EA"
    )
    port map (
      I0 => \pipe[2]\(0),
      I1 => \pipe[2]\(1),
      I2 => \pipe[2]\(2),
      I3 => \pipe[2]\(3),
      I4 => \pipe[2]\(4),
      I5 => \pipe[2]\(5),
      O => n_0_g1_b0
    );
g1_b1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3F4923456A832F86"
    )
    port map (
      I0 => \pipe[2]\(0),
      I1 => \pipe[2]\(1),
      I2 => \pipe[2]\(2),
      I3 => \pipe[2]\(3),
      I4 => \pipe[2]\(4),
      I5 => \pipe[2]\(5),
      O => n_0_g1_b1
    );
g1_b10: unisim.vcomponents.LUT6
    generic map(
      INIT => X"47AFAA408D5993A1"
    )
    port map (
      I0 => \pipe[2]\(0),
      I1 => \pipe[2]\(1),
      I2 => \pipe[2]\(2),
      I3 => \pipe[2]\(3),
      I4 => \pipe[2]\(4),
      I5 => \pipe[2]\(5),
      O => n_0_g1_b10
    );
g1_b11: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AC0BD620ABB29E31"
    )
    port map (
      I0 => \pipe[2]\(0),
      I1 => \pipe[2]\(1),
      I2 => \pipe[2]\(2),
      I3 => \pipe[2]\(3),
      I4 => \pipe[2]\(4),
      I5 => \pipe[2]\(5),
      O => n_0_g1_b11
    );
g1_b12: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8F8B0D0486EE39CD"
    )
    port map (
      I0 => \pipe[2]\(0),
      I1 => \pipe[2]\(1),
      I2 => \pipe[2]\(2),
      I3 => \pipe[2]\(3),
      I4 => \pipe[2]\(4),
      I5 => \pipe[2]\(5),
      O => n_0_g1_b12
    );
g1_b13: unisim.vcomponents.LUT6
    generic map(
      INIT => X"281A6E28E3A48A50"
    )
    port map (
      I0 => \pipe[2]\(0),
      I1 => \pipe[2]\(1),
      I2 => \pipe[2]\(2),
      I3 => \pipe[2]\(3),
      I4 => \pipe[2]\(4),
      I5 => \pipe[2]\(5),
      O => n_0_g1_b13
    );
g1_b14: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0D1FC8A064D5CA1"
    )
    port map (
      I0 => \pipe[2]\(0),
      I1 => \pipe[2]\(1),
      I2 => \pipe[2]\(2),
      I3 => \pipe[2]\(3),
      I4 => \pipe[2]\(4),
      I5 => \pipe[2]\(5),
      O => n_0_g1_b14
    );
g1_b15: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5CFB4AEB3DC788D2"
    )
    port map (
      I0 => \pipe[2]\(0),
      I1 => \pipe[2]\(1),
      I2 => \pipe[2]\(2),
      I3 => \pipe[2]\(3),
      I4 => \pipe[2]\(4),
      I5 => \pipe[2]\(5),
      O => n_0_g1_b15
    );
g1_b16: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2D51188FC5C81A6B"
    )
    port map (
      I0 => \pipe[2]\(0),
      I1 => \pipe[2]\(1),
      I2 => \pipe[2]\(2),
      I3 => \pipe[2]\(3),
      I4 => \pipe[2]\(4),
      I5 => \pipe[2]\(5),
      O => n_0_g1_b16
    );
g1_b17: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DBD6FC7CD8F16A0D"
    )
    port map (
      I0 => \pipe[2]\(0),
      I1 => \pipe[2]\(1),
      I2 => \pipe[2]\(2),
      I3 => \pipe[2]\(3),
      I4 => \pipe[2]\(4),
      I5 => \pipe[2]\(5),
      O => n_0_g1_b17
    );
g1_b18: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F4A8D43AC8A74C9"
    )
    port map (
      I0 => \pipe[2]\(0),
      I1 => \pipe[2]\(1),
      I2 => \pipe[2]\(2),
      I3 => \pipe[2]\(3),
      I4 => \pipe[2]\(4),
      I5 => \pipe[2]\(5),
      O => n_0_g1_b18
    );
g1_b19: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D5E06506F8A8A0F3"
    )
    port map (
      I0 => \pipe[2]\(0),
      I1 => \pipe[2]\(1),
      I2 => \pipe[2]\(2),
      I3 => \pipe[2]\(3),
      I4 => \pipe[2]\(4),
      I5 => \pipe[2]\(5),
      O => n_0_g1_b19
    );
g1_b2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B3AA61520CD762A0"
    )
    port map (
      I0 => \pipe[2]\(0),
      I1 => \pipe[2]\(1),
      I2 => \pipe[2]\(2),
      I3 => \pipe[2]\(3),
      I4 => \pipe[2]\(4),
      I5 => \pipe[2]\(5),
      O => n_0_g1_b2
    );
g1_b20: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5D45AF41CA2B5214"
    )
    port map (
      I0 => \pipe[2]\(0),
      I1 => \pipe[2]\(1),
      I2 => \pipe[2]\(2),
      I3 => \pipe[2]\(3),
      I4 => \pipe[2]\(4),
      I5 => \pipe[2]\(5),
      O => n_0_g1_b20
    );
g1_b21: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9EA28FF594F3193F"
    )
    port map (
      I0 => \pipe[2]\(0),
      I1 => \pipe[2]\(1),
      I2 => \pipe[2]\(2),
      I3 => \pipe[2]\(3),
      I4 => \pipe[2]\(4),
      I5 => \pipe[2]\(5),
      O => n_0_g1_b21
    );
g1_b22: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EB544CEE98FF9163"
    )
    port map (
      I0 => \pipe[2]\(0),
      I1 => \pipe[2]\(1),
      I2 => \pipe[2]\(2),
      I3 => \pipe[2]\(3),
      I4 => \pipe[2]\(4),
      I5 => \pipe[2]\(5),
      O => n_0_g1_b22
    );
g1_b23: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9A585009DC2C4CD0"
    )
    port map (
      I0 => \pipe[2]\(0),
      I1 => \pipe[2]\(1),
      I2 => \pipe[2]\(2),
      I3 => \pipe[2]\(3),
      I4 => \pipe[2]\(4),
      I5 => \pipe[2]\(5),
      O => n_0_g1_b23
    );
g1_b24: unisim.vcomponents.LUT6
    generic map(
      INIT => X"834AA91E52FF2F95"
    )
    port map (
      I0 => \pipe[2]\(0),
      I1 => \pipe[2]\(1),
      I2 => \pipe[2]\(2),
      I3 => \pipe[2]\(3),
      I4 => \pipe[2]\(4),
      I5 => \pipe[2]\(5),
      O => n_0_g1_b24
    );
g1_b25: unisim.vcomponents.LUT6
    generic map(
      INIT => X"33DFDAF4AF57FB1F"
    )
    port map (
      I0 => \pipe[2]\(0),
      I1 => \pipe[2]\(1),
      I2 => \pipe[2]\(2),
      I3 => \pipe[2]\(3),
      I4 => \pipe[2]\(4),
      I5 => \pipe[2]\(5),
      O => n_0_g1_b25
    );
g1_b26: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4928B9382D4A4F0A"
    )
    port map (
      I0 => \pipe[2]\(0),
      I1 => \pipe[2]\(1),
      I2 => \pipe[2]\(2),
      I3 => \pipe[2]\(3),
      I4 => \pipe[2]\(4),
      I5 => \pipe[2]\(5),
      O => n_0_g1_b26
    );
g1_b27: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F850FC410B2F54D"
    )
    port map (
      I0 => \pipe[2]\(0),
      I1 => \pipe[2]\(1),
      I2 => \pipe[2]\(2),
      I3 => \pipe[2]\(3),
      I4 => \pipe[2]\(4),
      I5 => \pipe[2]\(5),
      O => n_0_g1_b27
    );
g1_b28: unisim.vcomponents.LUT6
    generic map(
      INIT => X"136A39E307C92F9D"
    )
    port map (
      I0 => \pipe[2]\(0),
      I1 => \pipe[2]\(1),
      I2 => \pipe[2]\(2),
      I3 => \pipe[2]\(3),
      I4 => \pipe[2]\(4),
      I5 => \pipe[2]\(5),
      O => n_0_g1_b28
    );
g1_b29: unisim.vcomponents.LUT6
    generic map(
      INIT => X"992357D173A5A562"
    )
    port map (
      I0 => \pipe[2]\(0),
      I1 => \pipe[2]\(1),
      I2 => \pipe[2]\(2),
      I3 => \pipe[2]\(3),
      I4 => \pipe[2]\(4),
      I5 => \pipe[2]\(5),
      O => n_0_g1_b29
    );
g1_b3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FDE572A0CC0432E6"
    )
    port map (
      I0 => \pipe[2]\(0),
      I1 => \pipe[2]\(1),
      I2 => \pipe[2]\(2),
      I3 => \pipe[2]\(3),
      I4 => \pipe[2]\(4),
      I5 => \pipe[2]\(5),
      O => n_0_g1_b3
    );
g1_b30: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8A12586BB3E6C2E9"
    )
    port map (
      I0 => \pipe[2]\(0),
      I1 => \pipe[2]\(1),
      I2 => \pipe[2]\(2),
      I3 => \pipe[2]\(3),
      I4 => \pipe[2]\(4),
      I5 => \pipe[2]\(5),
      O => n_0_g1_b30
    );
g1_b31: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9C6349DE2BD76A66"
    )
    port map (
      I0 => \pipe[2]\(0),
      I1 => \pipe[2]\(1),
      I2 => \pipe[2]\(2),
      I3 => \pipe[2]\(3),
      I4 => \pipe[2]\(4),
      I5 => \pipe[2]\(5),
      O => n_0_g1_b31
    );
g1_b32: unisim.vcomponents.LUT6
    generic map(
      INIT => X"963C209706BE3306"
    )
    port map (
      I0 => \pipe[2]\(0),
      I1 => \pipe[2]\(1),
      I2 => \pipe[2]\(2),
      I3 => \pipe[2]\(3),
      I4 => \pipe[2]\(4),
      I5 => \pipe[2]\(5),
      O => n_0_g1_b32
    );
g1_b33: unisim.vcomponents.LUT6
    generic map(
      INIT => X"56BFA37CBE7A7096"
    )
    port map (
      I0 => \pipe[2]\(0),
      I1 => \pipe[2]\(1),
      I2 => \pipe[2]\(2),
      I3 => \pipe[2]\(3),
      I4 => \pipe[2]\(4),
      I5 => \pipe[2]\(5),
      O => n_0_g1_b33
    );
g1_b34: unisim.vcomponents.LUT6
    generic map(
      INIT => X"399562EE0D303459"
    )
    port map (
      I0 => \pipe[2]\(0),
      I1 => \pipe[2]\(1),
      I2 => \pipe[2]\(2),
      I3 => \pipe[2]\(3),
      I4 => \pipe[2]\(4),
      I5 => \pipe[2]\(5),
      O => n_0_g1_b34
    );
g1_b35: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0AD9B60A212D81AC"
    )
    port map (
      I0 => \pipe[2]\(0),
      I1 => \pipe[2]\(1),
      I2 => \pipe[2]\(2),
      I3 => \pipe[2]\(3),
      I4 => \pipe[2]\(4),
      I5 => \pipe[2]\(5),
      O => n_0_g1_b35
    );
g1_b36: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CA87A2C052ADB712"
    )
    port map (
      I0 => \pipe[2]\(0),
      I1 => \pipe[2]\(1),
      I2 => \pipe[2]\(2),
      I3 => \pipe[2]\(3),
      I4 => \pipe[2]\(4),
      I5 => \pipe[2]\(5),
      O => n_0_g1_b36
    );
g1_b37: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8208D5842126675E"
    )
    port map (
      I0 => \pipe[2]\(0),
      I1 => \pipe[2]\(1),
      I2 => \pipe[2]\(2),
      I3 => \pipe[2]\(3),
      I4 => \pipe[2]\(4),
      I5 => \pipe[2]\(5),
      O => n_0_g1_b37
    );
g1_b38: unisim.vcomponents.LUT6
    generic map(
      INIT => X"61636B64D9118BF8"
    )
    port map (
      I0 => \pipe[2]\(0),
      I1 => \pipe[2]\(1),
      I2 => \pipe[2]\(2),
      I3 => \pipe[2]\(3),
      I4 => \pipe[2]\(4),
      I5 => \pipe[2]\(5),
      O => n_0_g1_b38
    );
g1_b39: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C491C4952548EE24"
    )
    port map (
      I0 => \pipe[2]\(0),
      I1 => \pipe[2]\(1),
      I2 => \pipe[2]\(2),
      I3 => \pipe[2]\(3),
      I4 => \pipe[2]\(4),
      I5 => \pipe[2]\(5),
      O => n_0_g1_b39
    );
g1_b4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E047A82D35B1B05B"
    )
    port map (
      I0 => \pipe[2]\(0),
      I1 => \pipe[2]\(1),
      I2 => \pipe[2]\(2),
      I3 => \pipe[2]\(3),
      I4 => \pipe[2]\(4),
      I5 => \pipe[2]\(5),
      O => n_0_g1_b4
    );
g1_b40: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D7A082F1E92FB142"
    )
    port map (
      I0 => \pipe[2]\(0),
      I1 => \pipe[2]\(1),
      I2 => \pipe[2]\(2),
      I3 => \pipe[2]\(3),
      I4 => \pipe[2]\(4),
      I5 => \pipe[2]\(5),
      O => n_0_g1_b40
    );
g1_b41: unisim.vcomponents.LUT6
    generic map(
      INIT => X"32C054F34EE53F2B"
    )
    port map (
      I0 => \pipe[2]\(0),
      I1 => \pipe[2]\(1),
      I2 => \pipe[2]\(2),
      I3 => \pipe[2]\(3),
      I4 => \pipe[2]\(4),
      I5 => \pipe[2]\(5),
      O => n_0_g1_b41
    );
g1_b42: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5B00325A701C95B3"
    )
    port map (
      I0 => \pipe[2]\(0),
      I1 => \pipe[2]\(1),
      I2 => \pipe[2]\(2),
      I3 => \pipe[2]\(3),
      I4 => \pipe[2]\(4),
      I5 => \pipe[2]\(5),
      O => n_0_g1_b42
    );
g1_b43: unisim.vcomponents.LUT6
    generic map(
      INIT => X"63FFF1C92AA9263C"
    )
    port map (
      I0 => \pipe[2]\(0),
      I1 => \pipe[2]\(1),
      I2 => \pipe[2]\(2),
      I3 => \pipe[2]\(3),
      I4 => \pipe[2]\(4),
      I5 => \pipe[2]\(5),
      O => n_0_g1_b43
    );
g1_b44: unisim.vcomponents.LUT6
    generic map(
      INIT => X"83FFF038E6649295"
    )
    port map (
      I0 => \pipe[2]\(0),
      I1 => \pipe[2]\(1),
      I2 => \pipe[2]\(2),
      I3 => \pipe[2]\(3),
      I4 => \pipe[2]\(4),
      I5 => \pipe[2]\(5),
      O => n_0_g1_b44
    );
g1_b45: unisim.vcomponents.LUT6
    generic map(
      INIT => X"56AAA552B4B6DB26"
    )
    port map (
      I0 => \pipe[2]\(0),
      I1 => \pipe[2]\(1),
      I2 => \pipe[2]\(2),
      I3 => \pipe[2]\(3),
      I4 => \pipe[2]\(4),
      I5 => \pipe[2]\(5),
      O => n_0_g1_b45
    );
g1_b46: unisim.vcomponents.LUT6
    generic map(
      INIT => X"64CCC66338C71C38"
    )
    port map (
      I0 => \pipe[2]\(0),
      I1 => \pipe[2]\(1),
      I2 => \pipe[2]\(2),
      I3 => \pipe[2]\(3),
      I4 => \pipe[2]\(4),
      I5 => \pipe[2]\(5),
      O => n_0_g1_b46
    );
g1_b47: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2DA5AD296A52B56A"
    )
    port map (
      I0 => \pipe[2]\(0),
      I1 => \pipe[2]\(1),
      I2 => \pipe[2]\(2),
      I3 => \pipe[2]\(3),
      I4 => \pipe[2]\(4),
      I5 => \pipe[2]\(5),
      O => n_0_g1_b47
    );
g1_b48: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4936C9B24C9B264C"
    )
    port map (
      I0 => \pipe[2]\(0),
      I1 => \pipe[2]\(1),
      I2 => \pipe[2]\(2),
      I3 => \pipe[2]\(3),
      I4 => \pipe[2]\(4),
      I5 => \pipe[2]\(5),
      O => n_0_g1_b48
    );
g1_b49: unisim.vcomponents.LUT6
    generic map(
      INIT => X"71C70E3C70E3C78F"
    )
    port map (
      I0 => \pipe[2]\(0),
      I1 => \pipe[2]\(1),
      I2 => \pipe[2]\(2),
      I3 => \pipe[2]\(3),
      I4 => \pipe[2]\(4),
      I5 => \pipe[2]\(5),
      O => n_0_g1_b49
    );
g1_b5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C0D353DAEF5C4A3A"
    )
    port map (
      I0 => \pipe[2]\(0),
      I1 => \pipe[2]\(1),
      I2 => \pipe[2]\(2),
      I3 => \pipe[2]\(3),
      I4 => \pipe[2]\(4),
      I5 => \pipe[2]\(5),
      O => n_0_g1_b5
    );
g1_b50: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7E07F03F80FC07F0"
    )
    port map (
      I0 => \pipe[2]\(0),
      I1 => \pipe[2]\(1),
      I2 => \pipe[2]\(2),
      I3 => \pipe[2]\(3),
      I4 => \pipe[2]\(4),
      I5 => \pipe[2]\(5),
      O => n_0_g1_b50
    );
g1_b51: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8007FFC000FFF800"
    )
    port map (
      I0 => \pipe[2]\(0),
      I1 => \pipe[2]\(1),
      I2 => \pipe[2]\(2),
      I3 => \pipe[2]\(3),
      I4 => \pipe[2]\(4),
      I5 => \pipe[2]\(5),
      O => n_0_g1_b51
    );
g1_b52: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0007FFFFFF000000"
    )
    port map (
      I0 => \pipe[2]\(0),
      I1 => \pipe[2]\(1),
      I2 => \pipe[2]\(2),
      I3 => \pipe[2]\(3),
      I4 => \pipe[2]\(4),
      I5 => \pipe[2]\(5),
      O => n_0_g1_b52
    );
g1_b53: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0007FFFFFFFFFFFF"
    )
    port map (
      I0 => \pipe[2]\(0),
      I1 => \pipe[2]\(1),
      I2 => \pipe[2]\(2),
      I3 => \pipe[2]\(3),
      I4 => \pipe[2]\(4),
      I5 => \pipe[2]\(5),
      O => n_0_g1_b53
    );
g1_b54: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF8000000000000"
    )
    port map (
      I0 => \pipe[2]\(0),
      I1 => \pipe[2]\(1),
      I2 => \pipe[2]\(2),
      I3 => \pipe[2]\(3),
      I4 => \pipe[2]\(4),
      I5 => \pipe[2]\(5),
      O => n_0_g1_b54
    );
g1_b6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C6400965A3987BE7"
    )
    port map (
      I0 => \pipe[2]\(0),
      I1 => \pipe[2]\(1),
      I2 => \pipe[2]\(2),
      I3 => \pipe[2]\(3),
      I4 => \pipe[2]\(4),
      I5 => \pipe[2]\(5),
      O => n_0_g1_b6
    );
g1_b7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"096B16CC18239A71"
    )
    port map (
      I0 => \pipe[2]\(0),
      I1 => \pipe[2]\(1),
      I2 => \pipe[2]\(2),
      I3 => \pipe[2]\(3),
      I4 => \pipe[2]\(4),
      I5 => \pipe[2]\(5),
      O => n_0_g1_b7
    );
g1_b8: unisim.vcomponents.LUT6
    generic map(
      INIT => X"095440BD4B279EB6"
    )
    port map (
      I0 => \pipe[2]\(0),
      I1 => \pipe[2]\(1),
      I2 => \pipe[2]\(2),
      I3 => \pipe[2]\(3),
      I4 => \pipe[2]\(4),
      I5 => \pipe[2]\(5),
      O => n_0_g1_b8
    );
g1_b9: unisim.vcomponents.LUT6
    generic map(
      INIT => X"767696C31D07BB04"
    )
    port map (
      I0 => \pipe[2]\(0),
      I1 => \pipe[2]\(1),
      I2 => \pipe[2]\(2),
      I3 => \pipe[2]\(3),
      I4 => \pipe[2]\(4),
      I5 => \pipe[2]\(5),
      O => n_0_g1_b9
    );
g2_b0: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1AA9AB0ACFCFE8BF"
    )
    port map (
      I0 => \pipe[2]\(0),
      I1 => \pipe[2]\(1),
      I2 => \pipe[2]\(2),
      I3 => \pipe[2]\(3),
      I4 => \pipe[2]\(4),
      I5 => \pipe[2]\(5),
      O => n_0_g2_b0
    );
g2_b1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"760AB062B5CB8F0F"
    )
    port map (
      I0 => \pipe[2]\(0),
      I1 => \pipe[2]\(1),
      I2 => \pipe[2]\(2),
      I3 => \pipe[2]\(3),
      I4 => \pipe[2]\(4),
      I5 => \pipe[2]\(5),
      O => n_0_g2_b1
    );
g2_b10: unisim.vcomponents.LUT6
    generic map(
      INIT => X"47CE175975B3BD7A"
    )
    port map (
      I0 => \pipe[2]\(0),
      I1 => \pipe[2]\(1),
      I2 => \pipe[2]\(2),
      I3 => \pipe[2]\(3),
      I4 => \pipe[2]\(4),
      I5 => \pipe[2]\(5),
      O => n_0_g2_b10
    );
g2_b11: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B69C46333901F48B"
    )
    port map (
      I0 => \pipe[2]\(0),
      I1 => \pipe[2]\(1),
      I2 => \pipe[2]\(2),
      I3 => \pipe[2]\(3),
      I4 => \pipe[2]\(4),
      I5 => \pipe[2]\(5),
      O => n_0_g2_b11
    );
g2_b12: unisim.vcomponents.LUT6
    generic map(
      INIT => X"42062A8D78EA3C87"
    )
    port map (
      I0 => \pipe[2]\(0),
      I1 => \pipe[2]\(1),
      I2 => \pipe[2]\(2),
      I3 => \pipe[2]\(3),
      I4 => \pipe[2]\(4),
      I5 => \pipe[2]\(5),
      O => n_0_g2_b12
    );
g2_b13: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E34AADCB77C6B30A"
    )
    port map (
      I0 => \pipe[2]\(0),
      I1 => \pipe[2]\(1),
      I2 => \pipe[2]\(2),
      I3 => \pipe[2]\(3),
      I4 => \pipe[2]\(4),
      I5 => \pipe[2]\(5),
      O => n_0_g2_b13
    );
g2_b14: unisim.vcomponents.LUT6
    generic map(
      INIT => X"73B37C81709BEBDA"
    )
    port map (
      I0 => \pipe[2]\(0),
      I1 => \pipe[2]\(1),
      I2 => \pipe[2]\(2),
      I3 => \pipe[2]\(3),
      I4 => \pipe[2]\(4),
      I5 => \pipe[2]\(5),
      O => n_0_g2_b14
    );
g2_b15: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D3C23EC9959B699C"
    )
    port map (
      I0 => \pipe[2]\(0),
      I1 => \pipe[2]\(1),
      I2 => \pipe[2]\(2),
      I3 => \pipe[2]\(3),
      I4 => \pipe[2]\(4),
      I5 => \pipe[2]\(5),
      O => n_0_g2_b15
    );
g2_b16: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2DFFBB198F0ADD48"
    )
    port map (
      I0 => \pipe[2]\(0),
      I1 => \pipe[2]\(1),
      I2 => \pipe[2]\(2),
      I3 => \pipe[2]\(3),
      I4 => \pipe[2]\(4),
      I5 => \pipe[2]\(5),
      O => n_0_g2_b16
    );
g2_b17: unisim.vcomponents.LUT6
    generic map(
      INIT => X"34DA5394E7818EF0"
    )
    port map (
      I0 => \pipe[2]\(0),
      I1 => \pipe[2]\(1),
      I2 => \pipe[2]\(2),
      I3 => \pipe[2]\(3),
      I4 => \pipe[2]\(4),
      I5 => \pipe[2]\(5),
      O => n_0_g2_b17
    );
g2_b18: unisim.vcomponents.LUT6
    generic map(
      INIT => X"602A26ABED0AA4E4"
    )
    port map (
      I0 => \pipe[2]\(0),
      I1 => \pipe[2]\(1),
      I2 => \pipe[2]\(2),
      I3 => \pipe[2]\(3),
      I4 => \pipe[2]\(4),
      I5 => \pipe[2]\(5),
      O => n_0_g2_b18
    );
g2_b19: unisim.vcomponents.LUT6
    generic map(
      INIT => X"904D58D8CC150ED9"
    )
    port map (
      I0 => \pipe[2]\(0),
      I1 => \pipe[2]\(1),
      I2 => \pipe[2]\(2),
      I3 => \pipe[2]\(3),
      I4 => \pipe[2]\(4),
      I5 => \pipe[2]\(5),
      O => n_0_g2_b19
    );
g2_b2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4543DD0B96792A19"
    )
    port map (
      I0 => \pipe[2]\(0),
      I1 => \pipe[2]\(1),
      I2 => \pipe[2]\(2),
      I3 => \pipe[2]\(3),
      I4 => \pipe[2]\(4),
      I5 => \pipe[2]\(5),
      O => n_0_g2_b2
    );
g2_b20: unisim.vcomponents.LUT6
    generic map(
      INIT => X"152356A4185B09FC"
    )
    port map (
      I0 => \pipe[2]\(0),
      I1 => \pipe[2]\(1),
      I2 => \pipe[2]\(2),
      I3 => \pipe[2]\(3),
      I4 => \pipe[2]\(4),
      I5 => \pipe[2]\(5),
      O => n_0_g2_b20
    );
g2_b21: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D5ABAA9AE9E72847"
    )
    port map (
      I0 => \pipe[2]\(0),
      I1 => \pipe[2]\(1),
      I2 => \pipe[2]\(2),
      I3 => \pipe[2]\(3),
      I4 => \pipe[2]\(4),
      I5 => \pipe[2]\(5),
      O => n_0_g2_b21
    );
g2_b22: unisim.vcomponents.LUT6
    generic map(
      INIT => X"28C74C03A239123F"
    )
    port map (
      I0 => \pipe[2]\(0),
      I1 => \pipe[2]\(1),
      I2 => \pipe[2]\(2),
      I3 => \pipe[2]\(3),
      I4 => \pipe[2]\(4),
      I5 => \pipe[2]\(5),
      O => n_0_g2_b22
    );
g2_b23: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C12981FC214B9A21"
    )
    port map (
      I0 => \pipe[2]\(0),
      I1 => \pipe[2]\(1),
      I2 => \pipe[2]\(2),
      I3 => \pipe[2]\(3),
      I4 => \pipe[2]\(4),
      I5 => \pipe[2]\(5),
      O => n_0_g2_b23
    );
g2_b24: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4D37DB004D08586F"
    )
    port map (
      I0 => \pipe[2]\(0),
      I1 => \pipe[2]\(1),
      I2 => \pipe[2]\(2),
      I3 => \pipe[2]\(3),
      I4 => \pipe[2]\(4),
      I5 => \pipe[2]\(5),
      O => n_0_g2_b24
    );
g2_b25: unisim.vcomponents.LUT6
    generic map(
      INIT => X"42E1F2CCF260DD3B"
    )
    port map (
      I0 => \pipe[2]\(0),
      I1 => \pipe[2]\(1),
      I2 => \pipe[2]\(2),
      I3 => \pipe[2]\(3),
      I4 => \pipe[2]\(4),
      I5 => \pipe[2]\(5),
      O => n_0_g2_b25
    );
g2_b26: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A1F6543C23D3E278"
    )
    port map (
      I0 => \pipe[2]\(0),
      I1 => \pipe[2]\(1),
      I2 => \pipe[2]\(2),
      I3 => \pipe[2]\(3),
      I4 => \pipe[2]\(4),
      I5 => \pipe[2]\(5),
      O => n_0_g2_b26
    );
g2_b27: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EC1FF348A019C67C"
    )
    port map (
      I0 => \pipe[2]\(0),
      I1 => \pipe[2]\(1),
      I2 => \pipe[2]\(2),
      I3 => \pipe[2]\(3),
      I4 => \pipe[2]\(4),
      I5 => \pipe[2]\(5),
      O => n_0_g2_b27
    );
g2_b28: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A37EC6923C6CAC8E"
    )
    port map (
      I0 => \pipe[2]\(0),
      I1 => \pipe[2]\(1),
      I2 => \pipe[2]\(2),
      I3 => \pipe[2]\(3),
      I4 => \pipe[2]\(4),
      I5 => \pipe[2]\(5),
      O => n_0_g2_b28
    );
g2_b29: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7EC24BFF10CC3CD4"
    )
    port map (
      I0 => \pipe[2]\(0),
      I1 => \pipe[2]\(1),
      I2 => \pipe[2]\(2),
      I3 => \pipe[2]\(3),
      I4 => \pipe[2]\(4),
      I5 => \pipe[2]\(5),
      O => n_0_g2_b29
    );
g2_b3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"65570C1CE63886EC"
    )
    port map (
      I0 => \pipe[2]\(0),
      I1 => \pipe[2]\(1),
      I2 => \pipe[2]\(2),
      I3 => \pipe[2]\(3),
      I4 => \pipe[2]\(4),
      I5 => \pipe[2]\(5),
      O => n_0_g2_b3
    );
g2_b30: unisim.vcomponents.LUT6
    generic map(
      INIT => X"65517E49015CD5C3"
    )
    port map (
      I0 => \pipe[2]\(0),
      I1 => \pipe[2]\(1),
      I2 => \pipe[2]\(2),
      I3 => \pipe[2]\(3),
      I4 => \pipe[2]\(4),
      I5 => \pipe[2]\(5),
      O => n_0_g2_b30
    );
g2_b31: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FC199B06AD8C8D93"
    )
    port map (
      I0 => \pipe[2]\(0),
      I1 => \pipe[2]\(1),
      I2 => \pipe[2]\(2),
      I3 => \pipe[2]\(3),
      I4 => \pipe[2]\(4),
      I5 => \pipe[2]\(5),
      O => n_0_g2_b31
    );
g2_b32: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3C50BF7F534AA82B"
    )
    port map (
      I0 => \pipe[2]\(0),
      I1 => \pipe[2]\(1),
      I2 => \pipe[2]\(2),
      I3 => \pipe[2]\(3),
      I4 => \pipe[2]\(4),
      I5 => \pipe[2]\(5),
      O => n_0_g2_b32
    );
g2_b33: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BC734E7FB9549BDF"
    )
    port map (
      I0 => \pipe[2]\(0),
      I1 => \pipe[2]\(1),
      I2 => \pipe[2]\(2),
      I3 => \pipe[2]\(3),
      I4 => \pipe[2]\(4),
      I5 => \pipe[2]\(5),
      O => n_0_g2_b33
    );
g2_b34: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F54847FD62EE18E"
    )
    port map (
      I0 => \pipe[2]\(0),
      I1 => \pipe[2]\(1),
      I2 => \pipe[2]\(2),
      I3 => \pipe[2]\(3),
      I4 => \pipe[2]\(4),
      I5 => \pipe[2]\(5),
      O => n_0_g2_b34
    );
g2_b35: unisim.vcomponents.LUT6
    generic map(
      INIT => X"21749B4CD639EF04"
    )
    port map (
      I0 => \pipe[2]\(0),
      I1 => \pipe[2]\(1),
      I2 => \pipe[2]\(2),
      I3 => \pipe[2]\(3),
      I4 => \pipe[2]\(4),
      I5 => \pipe[2]\(5),
      O => n_0_g2_b35
    );
g2_b36: unisim.vcomponents.LUT6
    generic map(
      INIT => X"61C997CB5F237C64"
    )
    port map (
      I0 => \pipe[2]\(0),
      I1 => \pipe[2]\(1),
      I2 => \pipe[2]\(2),
      I3 => \pipe[2]\(3),
      I4 => \pipe[2]\(4),
      I5 => \pipe[2]\(5),
      O => n_0_g2_b36
    );
g2_b37: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2D58A9FE1604923F"
    )
    port map (
      I0 => \pipe[2]\(0),
      I1 => \pipe[2]\(1),
      I2 => \pipe[2]\(2),
      I3 => \pipe[2]\(3),
      I4 => \pipe[2]\(4),
      I5 => \pipe[2]\(5),
      O => n_0_g2_b37
    );
g2_b38: unisim.vcomponents.LUT6
    generic map(
      INIT => X"95D65C48F58E38DB"
    )
    port map (
      I0 => \pipe[2]\(0),
      I1 => \pipe[2]\(1),
      I2 => \pipe[2]\(2),
      I3 => \pipe[2]\(3),
      I4 => \pipe[2]\(4),
      I5 => \pipe[2]\(5),
      O => n_0_g2_b38
    );
g2_b39: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4BE927547A46E471"
    )
    port map (
      I0 => \pipe[2]\(0),
      I1 => \pipe[2]\(1),
      I2 => \pipe[2]\(2),
      I3 => \pipe[2]\(3),
      I4 => \pipe[2]\(4),
      I5 => \pipe[2]\(5),
      O => n_0_g2_b39
    );
g2_b4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"31CC6E2B1CDDF6BE"
    )
    port map (
      I0 => \pipe[2]\(0),
      I1 => \pipe[2]\(1),
      I2 => \pipe[2]\(2),
      I3 => \pipe[2]\(3),
      I4 => \pipe[2]\(4),
      I5 => \pipe[2]\(5),
      O => n_0_g2_b4
    );
g2_b40: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2F7A171D7429BD75"
    )
    port map (
      I0 => \pipe[2]\(0),
      I1 => \pipe[2]\(1),
      I2 => \pipe[2]\(2),
      I3 => \pipe[2]\(3),
      I4 => \pipe[2]\(4),
      I5 => \pipe[2]\(5),
      O => n_0_g2_b40
    );
g2_b41: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4F2C0D9CD81AC326"
    )
    port map (
      I0 => \pipe[2]\(0),
      I1 => \pipe[2]\(1),
      I2 => \pipe[2]\(2),
      I3 => \pipe[2]\(3),
      I4 => \pipe[2]\(4),
      I5 => \pipe[2]\(5),
      O => n_0_g2_b41
    );
g2_b42: unisim.vcomponents.LUT6
    generic map(
      INIT => X"70E5561C355300ED"
    )
    port map (
      I0 => \pipe[2]\(0),
      I1 => \pipe[2]\(1),
      I2 => \pipe[2]\(2),
      I3 => \pipe[2]\(3),
      I4 => \pipe[2]\(4),
      I5 => \pipe[2]\(5),
      O => n_0_g2_b42
    );
g2_b43: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2AB667E3F336AAB6"
    )
    port map (
      I0 => \pipe[2]\(0),
      I1 => \pipe[2]\(1),
      I2 => \pipe[2]\(2),
      I3 => \pipe[2]\(3),
      I4 => \pipe[2]\(4),
      I5 => \pipe[2]\(5),
      O => n_0_g2_b43
    );
g2_b44: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1992D2AAA5A4CCC7"
    )
    port map (
      I0 => \pipe[2]\(0),
      I1 => \pipe[2]\(1),
      I2 => \pipe[2]\(2),
      I3 => \pipe[2]\(3),
      I4 => \pipe[2]\(4),
      I5 => \pipe[2]\(5),
      O => n_0_g2_b44
    );
g2_b45: unisim.vcomponents.LUT6
    generic map(
      INIT => X"078E3199936DA5AD"
    )
    port map (
      I0 => \pipe[2]\(0),
      I1 => \pipe[2]\(1),
      I2 => \pipe[2]\(2),
      I3 => \pipe[2]\(3),
      I4 => \pipe[2]\(4),
      I5 => \pipe[2]\(5),
      O => n_0_g2_b45
    );
g2_b46: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAD4A52D25B6C936"
    )
    port map (
      I0 => \pipe[2]\(0),
      I1 => \pipe[2]\(1),
      I2 => \pipe[2]\(2),
      I3 => \pipe[2]\(3),
      I4 => \pipe[2]\(4),
      I5 => \pipe[2]\(5),
      O => n_0_g2_b46
    );
g2_b47: unisim.vcomponents.LUT6
    generic map(
      INIT => X"99B26C9B6C925B6D"
    )
    port map (
      I0 => \pipe[2]\(0),
      I1 => \pipe[2]\(1),
      I2 => \pipe[2]\(2),
      I3 => \pipe[2]\(3),
      I4 => \pipe[2]\(4),
      I5 => \pipe[2]\(5),
      O => n_0_g2_b47
    );
g2_b48: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D2DB492DB6DB6DB6"
    )
    port map (
      I0 => \pipe[2]\(0),
      I1 => \pipe[2]\(1),
      I2 => \pipe[2]\(2),
      I3 => \pipe[2]\(3),
      I4 => \pipe[2]\(4),
      I5 => \pipe[2]\(5),
      O => n_0_g2_b48
    );
g2_b49: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E31C71CE38E38E38"
    )
    port map (
      I0 => \pipe[2]\(0),
      I1 => \pipe[2]\(1),
      I2 => \pipe[2]\(2),
      I3 => \pipe[2]\(3),
      I4 => \pipe[2]\(4),
      I5 => \pipe[2]\(5),
      O => n_0_g2_b49
    );
g2_b5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6019C6C600B1643D"
    )
    port map (
      I0 => \pipe[2]\(0),
      I1 => \pipe[2]\(1),
      I2 => \pipe[2]\(2),
      I3 => \pipe[2]\(3),
      I4 => \pipe[2]\(4),
      I5 => \pipe[2]\(5),
      O => n_0_g2_b5
    );
g2_b50: unisim.vcomponents.LUT6
    generic map(
      INIT => X"03E07E0FC0FC0FC0"
    )
    port map (
      I0 => \pipe[2]\(0),
      I1 => \pipe[2]\(1),
      I2 => \pipe[2]\(2),
      I3 => \pipe[2]\(3),
      I4 => \pipe[2]\(4),
      I5 => \pipe[2]\(5),
      O => n_0_g2_b50
    );
g2_b51: unisim.vcomponents.LUT6
    generic map(
      INIT => X"03FF800FFF000FFF"
    )
    port map (
      I0 => \pipe[2]\(0),
      I1 => \pipe[2]\(1),
      I2 => \pipe[2]\(2),
      I3 => \pipe[2]\(3),
      I4 => \pipe[2]\(4),
      I5 => \pipe[2]\(5),
      O => n_0_g2_b51
    );
g2_b52: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E003FFC0"
    )
    port map (
      I0 => \pipe[2]\(1),
      I1 => \pipe[2]\(2),
      I2 => \pipe[2]\(3),
      I3 => \pipe[2]\(4),
      I4 => \pipe[2]\(5),
      O => n_0_g2_b52
    );
g2_b53: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE00"
    )
    port map (
      I0 => \pipe[2]\(2),
      I1 => \pipe[2]\(3),
      I2 => \pipe[2]\(4),
      I3 => \pipe[2]\(5),
      O => n_0_g2_b53
    );
g2_b6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"896AF461044596B1"
    )
    port map (
      I0 => \pipe[2]\(0),
      I1 => \pipe[2]\(1),
      I2 => \pipe[2]\(2),
      I3 => \pipe[2]\(3),
      I4 => \pipe[2]\(4),
      I5 => \pipe[2]\(5),
      O => n_0_g2_b6
    );
g2_b7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DAAAD91434D6BEA6"
    )
    port map (
      I0 => \pipe[2]\(0),
      I1 => \pipe[2]\(1),
      I2 => \pipe[2]\(2),
      I3 => \pipe[2]\(3),
      I4 => \pipe[2]\(4),
      I5 => \pipe[2]\(5),
      O => n_0_g2_b7
    );
g2_b8: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5BE35329D3FDC022"
    )
    port map (
      I0 => \pipe[2]\(0),
      I1 => \pipe[2]\(1),
      I2 => \pipe[2]\(2),
      I3 => \pipe[2]\(3),
      I4 => \pipe[2]\(4),
      I5 => \pipe[2]\(5),
      O => n_0_g2_b8
    );
g2_b9: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B71F949963FFC916"
    )
    port map (
      I0 => \pipe[2]\(0),
      I1 => \pipe[2]\(1),
      I2 => \pipe[2]\(2),
      I3 => \pipe[2]\(3),
      I4 => \pipe[2]\(4),
      I5 => \pipe[2]\(5),
      O => n_0_g2_b9
    );
g3_b0: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7688A8F01F259B99"
    )
    port map (
      I0 => \pipe[2]\(0),
      I1 => \pipe[2]\(1),
      I2 => \pipe[2]\(2),
      I3 => \pipe[2]\(3),
      I4 => \pipe[2]\(4),
      I5 => \pipe[2]\(5),
      O => n_0_g3_b0
    );
g3_b1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"51F9F2FFFCA01BB9"
    )
    port map (
      I0 => \pipe[2]\(0),
      I1 => \pipe[2]\(1),
      I2 => \pipe[2]\(2),
      I3 => \pipe[2]\(3),
      I4 => \pipe[2]\(4),
      I5 => \pipe[2]\(5),
      O => n_0_g3_b1
    );
g3_b10: unisim.vcomponents.LUT6
    generic map(
      INIT => X"798F5360A72F4A75"
    )
    port map (
      I0 => \pipe[2]\(0),
      I1 => \pipe[2]\(1),
      I2 => \pipe[2]\(2),
      I3 => \pipe[2]\(3),
      I4 => \pipe[2]\(4),
      I5 => \pipe[2]\(5),
      O => n_0_g3_b10
    );
g3_b11: unisim.vcomponents.LUT6
    generic map(
      INIT => X"669B45B2035C1034"
    )
    port map (
      I0 => \pipe[2]\(0),
      I1 => \pipe[2]\(1),
      I2 => \pipe[2]\(2),
      I3 => \pipe[2]\(3),
      I4 => \pipe[2]\(4),
      I5 => \pipe[2]\(5),
      O => n_0_g3_b11
    );
g3_b12: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4D097A26E4DB449D"
    )
    port map (
      I0 => \pipe[2]\(0),
      I1 => \pipe[2]\(1),
      I2 => \pipe[2]\(2),
      I3 => \pipe[2]\(3),
      I4 => \pipe[2]\(4),
      I5 => \pipe[2]\(5),
      O => n_0_g3_b12
    );
g3_b13: unisim.vcomponents.LUT6
    generic map(
      INIT => X"94EEFFF87E32373D"
    )
    port map (
      I0 => \pipe[2]\(0),
      I1 => \pipe[2]\(1),
      I2 => \pipe[2]\(2),
      I3 => \pipe[2]\(3),
      I4 => \pipe[2]\(4),
      I5 => \pipe[2]\(5),
      O => n_0_g3_b13
    );
g3_b14: unisim.vcomponents.LUT6
    generic map(
      INIT => X"190F1FBC25AD2449"
    )
    port map (
      I0 => \pipe[2]\(0),
      I1 => \pipe[2]\(1),
      I2 => \pipe[2]\(2),
      I3 => \pipe[2]\(3),
      I4 => \pipe[2]\(4),
      I5 => \pipe[2]\(5),
      O => n_0_g3_b14
    );
g3_b15: unisim.vcomponents.LUT6
    generic map(
      INIT => X"92C92D94702C9213"
    )
    port map (
      I0 => \pipe[2]\(0),
      I1 => \pipe[2]\(1),
      I2 => \pipe[2]\(2),
      I3 => \pipe[2]\(3),
      I4 => \pipe[2]\(4),
      I5 => \pipe[2]\(5),
      O => n_0_g3_b15
    );
g3_b16: unisim.vcomponents.LUT6
    generic map(
      INIT => X"18BD5DF4CEC11626"
    )
    port map (
      I0 => \pipe[2]\(0),
      I1 => \pipe[2]\(1),
      I2 => \pipe[2]\(2),
      I3 => \pipe[2]\(3),
      I4 => \pipe[2]\(4),
      I5 => \pipe[2]\(5),
      O => n_0_g3_b16
    );
g3_b17: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1286B1949583DB8B"
    )
    port map (
      I0 => \pipe[2]\(0),
      I1 => \pipe[2]\(1),
      I2 => \pipe[2]\(2),
      I3 => \pipe[2]\(3),
      I4 => \pipe[2]\(4),
      I5 => \pipe[2]\(5),
      O => n_0_g3_b17
    );
g3_b18: unisim.vcomponents.LUT6
    generic map(
      INIT => X"45786206D91E8A21"
    )
    port map (
      I0 => \pipe[2]\(0),
      I1 => \pipe[2]\(1),
      I2 => \pipe[2]\(2),
      I3 => \pipe[2]\(3),
      I4 => \pipe[2]\(4),
      I5 => \pipe[2]\(5),
      O => n_0_g3_b18
    );
g3_b19: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A3A2FDDC089B375F"
    )
    port map (
      I0 => \pipe[2]\(0),
      I1 => \pipe[2]\(1),
      I2 => \pipe[2]\(2),
      I3 => \pipe[2]\(3),
      I4 => \pipe[2]\(4),
      I5 => \pipe[2]\(5),
      O => n_0_g3_b19
    );
g3_b2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"05AC0D3D798953F9"
    )
    port map (
      I0 => \pipe[2]\(0),
      I1 => \pipe[2]\(1),
      I2 => \pipe[2]\(2),
      I3 => \pipe[2]\(3),
      I4 => \pipe[2]\(4),
      I5 => \pipe[2]\(5),
      O => n_0_g3_b2
    );
g3_b20: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88115DD7A12B0AF1"
    )
    port map (
      I0 => \pipe[2]\(0),
      I1 => \pipe[2]\(1),
      I2 => \pipe[2]\(2),
      I3 => \pipe[2]\(3),
      I4 => \pipe[2]\(4),
      I5 => \pipe[2]\(5),
      O => n_0_g3_b20
    );
g3_b21: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B62F26EBBC776773"
    )
    port map (
      I0 => \pipe[2]\(0),
      I1 => \pipe[2]\(1),
      I2 => \pipe[2]\(2),
      I3 => \pipe[2]\(3),
      I4 => \pipe[2]\(4),
      I5 => \pipe[2]\(5),
      O => n_0_g3_b21
    );
g3_b22: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA1E482C7E654D76"
    )
    port map (
      I0 => \pipe[2]\(0),
      I1 => \pipe[2]\(1),
      I2 => \pipe[2]\(2),
      I3 => \pipe[2]\(3),
      I4 => \pipe[2]\(4),
      I5 => \pipe[2]\(5),
      O => n_0_g3_b22
    );
g3_b23: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9345E7190CD04F41"
    )
    port map (
      I0 => \pipe[2]\(0),
      I1 => \pipe[2]\(1),
      I2 => \pipe[2]\(2),
      I3 => \pipe[2]\(3),
      I4 => \pipe[2]\(4),
      I5 => \pipe[2]\(5),
      O => n_0_g3_b23
    );
g3_b24: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1C72B2C9D6A4332B"
    )
    port map (
      I0 => \pipe[2]\(0),
      I1 => \pipe[2]\(1),
      I2 => \pipe[2]\(2),
      I3 => \pipe[2]\(3),
      I4 => \pipe[2]\(4),
      I5 => \pipe[2]\(5),
      O => n_0_g3_b24
    );
g3_b25: unisim.vcomponents.LUT6
    generic map(
      INIT => X"934430F73D46FEBC"
    )
    port map (
      I0 => \pipe[2]\(0),
      I1 => \pipe[2]\(1),
      I2 => \pipe[2]\(2),
      I3 => \pipe[2]\(3),
      I4 => \pipe[2]\(4),
      I5 => \pipe[2]\(5),
      O => n_0_g3_b25
    );
g3_b26: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EF4F262D9C4B9893"
    )
    port map (
      I0 => \pipe[2]\(0),
      I1 => \pipe[2]\(1),
      I2 => \pipe[2]\(2),
      I3 => \pipe[2]\(3),
      I4 => \pipe[2]\(4),
      I5 => \pipe[2]\(5),
      O => n_0_g3_b26
    );
g3_b27: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C37E362C90AEF147"
    )
    port map (
      I0 => \pipe[2]\(0),
      I1 => \pipe[2]\(1),
      I2 => \pipe[2]\(2),
      I3 => \pipe[2]\(3),
      I4 => \pipe[2]\(4),
      I5 => \pipe[2]\(5),
      O => n_0_g3_b27
    );
g3_b28: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0A77841D759382AB"
    )
    port map (
      I0 => \pipe[2]\(0),
      I1 => \pipe[2]\(1),
      I2 => \pipe[2]\(2),
      I3 => \pipe[2]\(3),
      I4 => \pipe[2]\(4),
      I5 => \pipe[2]\(5),
      O => n_0_g3_b28
    );
g3_b29: unisim.vcomponents.LUT6
    generic map(
      INIT => X"322051E3A9D973C3"
    )
    port map (
      I0 => \pipe[2]\(0),
      I1 => \pipe[2]\(1),
      I2 => \pipe[2]\(2),
      I3 => \pipe[2]\(3),
      I4 => \pipe[2]\(4),
      I5 => \pipe[2]\(5),
      O => n_0_g3_b29
    );
g3_b3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"782477490C056170"
    )
    port map (
      I0 => \pipe[2]\(0),
      I1 => \pipe[2]\(1),
      I2 => \pipe[2]\(2),
      I3 => \pipe[2]\(3),
      I4 => \pipe[2]\(4),
      I5 => \pipe[2]\(5),
      O => n_0_g3_b3
    );
g3_b30: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A0ADF631E5C67D72"
    )
    port map (
      I0 => \pipe[2]\(0),
      I1 => \pipe[2]\(1),
      I2 => \pipe[2]\(2),
      I3 => \pipe[2]\(3),
      I4 => \pipe[2]\(4),
      I5 => \pipe[2]\(5),
      O => n_0_g3_b30
    );
g3_b31: unisim.vcomponents.LUT6
    generic map(
      INIT => X"31F5EDB882C6E17A"
    )
    port map (
      I0 => \pipe[2]\(0),
      I1 => \pipe[2]\(1),
      I2 => \pipe[2]\(2),
      I3 => \pipe[2]\(3),
      I4 => \pipe[2]\(4),
      I5 => \pipe[2]\(5),
      O => n_0_g3_b31
    );
g3_b32: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5FDE0F3CBF5CA781"
    )
    port map (
      I0 => \pipe[2]\(0),
      I1 => \pipe[2]\(1),
      I2 => \pipe[2]\(2),
      I3 => \pipe[2]\(3),
      I4 => \pipe[2]\(4),
      I5 => \pipe[2]\(5),
      O => n_0_g3_b32
    );
g3_b33: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2011923E59E26464"
    )
    port map (
      I0 => \pipe[2]\(0),
      I1 => \pipe[2]\(1),
      I2 => \pipe[2]\(2),
      I3 => \pipe[2]\(3),
      I4 => \pipe[2]\(4),
      I5 => \pipe[2]\(5),
      O => n_0_g3_b33
    );
g3_b34: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFE438F38F7E190E"
    )
    port map (
      I0 => \pipe[2]\(0),
      I1 => \pipe[2]\(1),
      I2 => \pipe[2]\(2),
      I3 => \pipe[2]\(3),
      I4 => \pipe[2]\(4),
      I5 => \pipe[2]\(5),
      O => n_0_g3_b34
    );
g3_b35: unisim.vcomponents.LUT6
    generic map(
      INIT => X"599F1BB450D4AB0A"
    )
    port map (
      I0 => \pipe[2]\(0),
      I1 => \pipe[2]\(1),
      I2 => \pipe[2]\(2),
      I3 => \pipe[2]\(3),
      I4 => \pipe[2]\(4),
      I5 => \pipe[2]\(5),
      O => n_0_g3_b35
    );
g3_b36: unisim.vcomponents.LUT6
    generic map(
      INIT => X"70F759329FCD98F3"
    )
    port map (
      I0 => \pipe[2]\(0),
      I1 => \pipe[2]\(1),
      I2 => \pipe[2]\(2),
      I3 => \pipe[2]\(3),
      I4 => \pipe[2]\(4),
      I5 => \pipe[2]\(5),
      O => n_0_g3_b36
    );
g3_b37: unisim.vcomponents.LUT6
    generic map(
      INIT => X"136BFEFD79A5E19A"
    )
    port map (
      I0 => \pipe[2]\(0),
      I1 => \pipe[2]\(1),
      I2 => \pipe[2]\(2),
      I3 => \pipe[2]\(3),
      I4 => \pipe[2]\(4),
      I5 => \pipe[2]\(5),
      O => n_0_g3_b37
    );
g3_b38: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E7A2E88443D823C1"
    )
    port map (
      I0 => \pipe[2]\(0),
      I1 => \pipe[2]\(1),
      I2 => \pipe[2]\(2),
      I3 => \pipe[2]\(3),
      I4 => \pipe[2]\(4),
      I5 => \pipe[2]\(5),
      O => n_0_g3_b38
    );
g3_b39: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9CFAC14A0E72518E"
    )
    port map (
      I0 => \pipe[2]\(0),
      I1 => \pipe[2]\(1),
      I2 => \pipe[2]\(2),
      I3 => \pipe[2]\(3),
      I4 => \pipe[2]\(4),
      I5 => \pipe[2]\(5),
      O => n_0_g3_b39
    );
g3_b4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B49439B36FE79FA4"
    )
    port map (
      I0 => \pipe[2]\(0),
      I1 => \pipe[2]\(1),
      I2 => \pipe[2]\(2),
      I3 => \pipe[2]\(3),
      I4 => \pipe[2]\(4),
      I5 => \pipe[2]\(5),
      O => n_0_g3_b4
    );
g3_b40: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F7B8D0842E8BDF04"
    )
    port map (
      I0 => \pipe[2]\(0),
      I1 => \pipe[2]\(1),
      I2 => \pipe[2]\(2),
      I3 => \pipe[2]\(3),
      I4 => \pipe[2]\(4),
      I5 => \pipe[2]\(5),
      O => n_0_g3_b40
    );
g3_b41: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A7933502B1AC35FD"
    )
    port map (
      I0 => \pipe[2]\(0),
      I1 => \pipe[2]\(1),
      I2 => \pipe[2]\(2),
      I3 => \pipe[2]\(3),
      I4 => \pipe[2]\(4),
      I5 => \pipe[2]\(5),
      O => n_0_g3_b41
    );
g3_b42: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C78959FE6ACFF356"
    )
    port map (
      I0 => \pipe[2]\(0),
      I1 => \pipe[2]\(1),
      I2 => \pipe[2]\(2),
      I3 => \pipe[2]\(3),
      I4 => \pipe[2]\(4),
      I5 => \pipe[2]\(5),
      O => n_0_g3_b42
    );
g3_b43: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F878CB54B30FF0CD"
    )
    port map (
      I0 => \pipe[2]\(0),
      I1 => \pipe[2]\(1),
      I2 => \pipe[2]\(2),
      I3 => \pipe[2]\(3),
      I4 => \pipe[2]\(4),
      I5 => \pipe[2]\(5),
      O => n_0_g3_b43
    );
g3_b44: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAD6D98C3F00FC3"
    )
    port map (
      I0 => \pipe[2]\(0),
      I1 => \pipe[2]\(1),
      I2 => \pipe[2]\(2),
      I3 => \pipe[2]\(3),
      I4 => \pipe[2]\(4),
      I5 => \pipe[2]\(5),
      O => n_0_g3_b44
    );
g3_b45: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCCE71E0FC00003F"
    )
    port map (
      I0 => \pipe[2]\(0),
      I1 => \pipe[2]\(1),
      I2 => \pipe[2]\(2),
      I3 => \pipe[2]\(3),
      I4 => \pipe[2]\(4),
      I5 => \pipe[2]\(5),
      O => n_0_g3_b45
    );
g3_b46: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5A5AD4AA55555555"
    )
    port map (
      I0 => \pipe[2]\(0),
      I1 => \pipe[2]\(1),
      I2 => \pipe[2]\(2),
      I3 => \pipe[2]\(3),
      I4 => \pipe[2]\(4),
      I5 => \pipe[2]\(5),
      O => n_0_g3_b46
    );
g3_b47: unisim.vcomponents.LUT6
    generic map(
      INIT => X"39C63399CCCCCCCC"
    )
    port map (
      I0 => \pipe[2]\(0),
      I1 => \pipe[2]\(1),
      I2 => \pipe[2]\(2),
      I3 => \pipe[2]\(3),
      I4 => \pipe[2]\(4),
      I5 => \pipe[2]\(5),
      O => n_0_g3_b47
    );
g3_b48: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AD6B5AD296969696"
    )
    port map (
      I0 => \pipe[2]\(0),
      I1 => \pipe[2]\(1),
      I2 => \pipe[2]\(2),
      I3 => \pipe[2]\(3),
      I4 => \pipe[2]\(4),
      I5 => \pipe[2]\(5),
      O => n_0_g3_b48
    );
g3_b49: unisim.vcomponents.LUT6
    generic map(
      INIT => X"318C631CE718E718"
    )
    port map (
      I0 => \pipe[2]\(0),
      I1 => \pipe[2]\(1),
      I2 => \pipe[2]\(2),
      I3 => \pipe[2]\(3),
      I4 => \pipe[2]\(4),
      I5 => \pipe[2]\(5),
      O => n_0_g3_b49
    );
g3_b5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B730ABD5506CC68B"
    )
    port map (
      I0 => \pipe[2]\(0),
      I1 => \pipe[2]\(1),
      I2 => \pipe[2]\(2),
      I3 => \pipe[2]\(3),
      I4 => \pipe[2]\(4),
      I5 => \pipe[2]\(5),
      O => n_0_g3_b5
    );
g3_b50: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C1F07C1F07E0F81F"
    )
    port map (
      I0 => \pipe[2]\(0),
      I1 => \pipe[2]\(1),
      I2 => \pipe[2]\(2),
      I3 => \pipe[2]\(3),
      I4 => \pipe[2]\(4),
      I5 => \pipe[2]\(5),
      O => n_0_g3_b50
    );
g3_b51: unisim.vcomponents.LUT6
    generic map(
      INIT => X"01FF801FF800FFE0"
    )
    port map (
      I0 => \pipe[2]\(0),
      I1 => \pipe[2]\(1),
      I2 => \pipe[2]\(2),
      I3 => \pipe[2]\(3),
      I4 => \pipe[2]\(4),
      I5 => \pipe[2]\(5),
      O => n_0_g3_b51
    );
g3_b52: unisim.vcomponents.LUT6
    generic map(
      INIT => X"01FFFFE00000FFFF"
    )
    port map (
      I0 => \pipe[2]\(0),
      I1 => \pipe[2]\(1),
      I2 => \pipe[2]\(2),
      I3 => \pipe[2]\(3),
      I4 => \pipe[2]\(4),
      I5 => \pipe[2]\(5),
      O => n_0_g3_b52
    );
g3_b53: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FE0000000000FFFF"
    )
    port map (
      I0 => \pipe[2]\(0),
      I1 => \pipe[2]\(1),
      I2 => \pipe[2]\(2),
      I3 => \pipe[2]\(3),
      I4 => \pipe[2]\(4),
      I5 => \pipe[2]\(5),
      O => n_0_g3_b53
    );
g3_b54: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \pipe[2]\(4),
      I1 => \pipe[2]\(5),
      O => n_0_g3_b54
    );
g3_b55: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEF0F0F0"
    )
    port map (
      I0 => \pipe[2]\(4),
      I1 => \pipe[2]\(5),
      I2 => \pipe[2]\(8),
      I3 => \pipe[2]\(6),
      I4 => \pipe[2]\(7),
      O => n_0_g3_b55
    );
g3_b6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"39E1759FD1217700"
    )
    port map (
      I0 => \pipe[2]\(0),
      I1 => \pipe[2]\(1),
      I2 => \pipe[2]\(2),
      I3 => \pipe[2]\(3),
      I4 => \pipe[2]\(4),
      I5 => \pipe[2]\(5),
      O => n_0_g3_b6
    );
g3_b7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0C393DD79646D96F"
    )
    port map (
      I0 => \pipe[2]\(0),
      I1 => \pipe[2]\(1),
      I2 => \pipe[2]\(2),
      I3 => \pipe[2]\(3),
      I4 => \pipe[2]\(4),
      I5 => \pipe[2]\(5),
      O => n_0_g3_b7
    );
g3_b8: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9AD697A268D4E7CC"
    )
    port map (
      I0 => \pipe[2]\(0),
      I1 => \pipe[2]\(1),
      I2 => \pipe[2]\(2),
      I3 => \pipe[2]\(3),
      I4 => \pipe[2]\(4),
      I5 => \pipe[2]\(5),
      O => n_0_g3_b8
    );
g3_b9: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FA4CF3244602BC7"
    )
    port map (
      I0 => \pipe[2]\(0),
      I1 => \pipe[2]\(1),
      I2 => \pipe[2]\(2),
      I3 => \pipe[2]\(3),
      I4 => \pipe[2]\(4),
      I5 => \pipe[2]\(5),
      O => n_0_g3_b9
    );
g4_b0: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7675755537B61F6A"
    )
    port map (
      I0 => \pipe[2]\(0),
      I1 => \pipe[2]\(1),
      I2 => \pipe[2]\(2),
      I3 => \pipe[2]\(3),
      I4 => \pipe[2]\(4),
      I5 => \pipe[2]\(5),
      O => n_0_g4_b0
    );
g4_b1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8432775F6B7C1AB2"
    )
    port map (
      I0 => \pipe[2]\(0),
      I1 => \pipe[2]\(1),
      I2 => \pipe[2]\(2),
      I3 => \pipe[2]\(3),
      I4 => \pipe[2]\(4),
      I5 => \pipe[2]\(5),
      O => n_0_g4_b1
    );
g4_b10: unisim.vcomponents.LUT6
    generic map(
      INIT => X"375394AC954CEF64"
    )
    port map (
      I0 => \pipe[2]\(0),
      I1 => \pipe[2]\(1),
      I2 => \pipe[2]\(2),
      I3 => \pipe[2]\(3),
      I4 => \pipe[2]\(4),
      I5 => \pipe[2]\(5),
      O => n_0_g4_b10
    );
g4_b11: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EB1BEC15B12FD008"
    )
    port map (
      I0 => \pipe[2]\(0),
      I1 => \pipe[2]\(1),
      I2 => \pipe[2]\(2),
      I3 => \pipe[2]\(3),
      I4 => \pipe[2]\(4),
      I5 => \pipe[2]\(5),
      O => n_0_g4_b11
    );
g4_b12: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B7B2170E253A59FB"
    )
    port map (
      I0 => \pipe[2]\(0),
      I1 => \pipe[2]\(1),
      I2 => \pipe[2]\(2),
      I3 => \pipe[2]\(3),
      I4 => \pipe[2]\(4),
      I5 => \pipe[2]\(5),
      O => n_0_g4_b12
    );
g4_b13: unisim.vcomponents.LUT6
    generic map(
      INIT => X"86EF67391A20AC8B"
    )
    port map (
      I0 => \pipe[2]\(0),
      I1 => \pipe[2]\(1),
      I2 => \pipe[2]\(2),
      I3 => \pipe[2]\(3),
      I4 => \pipe[2]\(4),
      I5 => \pipe[2]\(5),
      O => n_0_g4_b13
    );
g4_b14: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C8B4FCFB7DEE8922"
    )
    port map (
      I0 => \pipe[2]\(0),
      I1 => \pipe[2]\(1),
      I2 => \pipe[2]\(2),
      I3 => \pipe[2]\(3),
      I4 => \pipe[2]\(4),
      I5 => \pipe[2]\(5),
      O => n_0_g4_b14
    );
g4_b15: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C9F21F332935AFBF"
    )
    port map (
      I0 => \pipe[2]\(0),
      I1 => \pipe[2]\(1),
      I2 => \pipe[2]\(2),
      I3 => \pipe[2]\(3),
      I4 => \pipe[2]\(4),
      I5 => \pipe[2]\(5),
      O => n_0_g4_b15
    );
g4_b16: unisim.vcomponents.LUT6
    generic map(
      INIT => X"61E9D8E7C7F27A66"
    )
    port map (
      I0 => \pipe[2]\(0),
      I1 => \pipe[2]\(1),
      I2 => \pipe[2]\(2),
      I3 => \pipe[2]\(3),
      I4 => \pipe[2]\(4),
      I5 => \pipe[2]\(5),
      O => n_0_g4_b16
    );
g4_b17: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0A1A79093956A134"
    )
    port map (
      I0 => \pipe[2]\(0),
      I1 => \pipe[2]\(1),
      I2 => \pipe[2]\(2),
      I3 => \pipe[2]\(3),
      I4 => \pipe[2]\(4),
      I5 => \pipe[2]\(5),
      O => n_0_g4_b17
    );
g4_b18: unisim.vcomponents.LUT6
    generic map(
      INIT => X"101C4EF34F4722AB"
    )
    port map (
      I0 => \pipe[2]\(0),
      I1 => \pipe[2]\(1),
      I2 => \pipe[2]\(2),
      I3 => \pipe[2]\(3),
      I4 => \pipe[2]\(4),
      I5 => \pipe[2]\(5),
      O => n_0_g4_b18
    );
g4_b19: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7CF58BF08E0B2443"
    )
    port map (
      I0 => \pipe[2]\(0),
      I1 => \pipe[2]\(1),
      I2 => \pipe[2]\(2),
      I3 => \pipe[2]\(3),
      I4 => \pipe[2]\(4),
      I5 => \pipe[2]\(5),
      O => n_0_g4_b19
    );
g4_b2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"465B0599F9C6C3C4"
    )
    port map (
      I0 => \pipe[2]\(0),
      I1 => \pipe[2]\(1),
      I2 => \pipe[2]\(2),
      I3 => \pipe[2]\(3),
      I4 => \pipe[2]\(4),
      I5 => \pipe[2]\(5),
      O => n_0_g4_b2
    );
g4_b20: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8A106BA7264392CF"
    )
    port map (
      I0 => \pipe[2]\(0),
      I1 => \pipe[2]\(1),
      I2 => \pipe[2]\(2),
      I3 => \pipe[2]\(3),
      I4 => \pipe[2]\(4),
      I5 => \pipe[2]\(5),
      O => n_0_g4_b20
    );
g4_b21: unisim.vcomponents.LUT6
    generic map(
      INIT => X"75B36A2F1D38F291"
    )
    port map (
      I0 => \pipe[2]\(0),
      I1 => \pipe[2]\(1),
      I2 => \pipe[2]\(2),
      I3 => \pipe[2]\(3),
      I4 => \pipe[2]\(4),
      I5 => \pipe[2]\(5),
      O => n_0_g4_b21
    );
g4_b22: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6ABDDE2802D88813"
    )
    port map (
      I0 => \pipe[2]\(0),
      I1 => \pipe[2]\(1),
      I2 => \pipe[2]\(2),
      I3 => \pipe[2]\(3),
      I4 => \pipe[2]\(4),
      I5 => \pipe[2]\(5),
      O => n_0_g4_b22
    );
g4_b23: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A5EA5377100D8590"
    )
    port map (
      I0 => \pipe[2]\(0),
      I1 => \pipe[2]\(1),
      I2 => \pipe[2]\(2),
      I3 => \pipe[2]\(3),
      I4 => \pipe[2]\(4),
      I5 => \pipe[2]\(5),
      O => n_0_g4_b23
    );
g4_b24: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AEF03E618C1DE45B"
    )
    port map (
      I0 => \pipe[2]\(0),
      I1 => \pipe[2]\(1),
      I2 => \pipe[2]\(2),
      I3 => \pipe[2]\(3),
      I4 => \pipe[2]\(4),
      I5 => \pipe[2]\(5),
      O => n_0_g4_b24
    );
g4_b25: unisim.vcomponents.LUT6
    generic map(
      INIT => X"62C5E2FEFE7315A3"
    )
    port map (
      I0 => \pipe[2]\(0),
      I1 => \pipe[2]\(1),
      I2 => \pipe[2]\(2),
      I3 => \pipe[2]\(3),
      I4 => \pipe[2]\(4),
      I5 => \pipe[2]\(5),
      O => n_0_g4_b25
    );
g4_b26: unisim.vcomponents.LUT6
    generic map(
      INIT => X"006B1E4811FD7938"
    )
    port map (
      I0 => \pipe[2]\(0),
      I1 => \pipe[2]\(1),
      I2 => \pipe[2]\(2),
      I3 => \pipe[2]\(3),
      I4 => \pipe[2]\(4),
      I5 => \pipe[2]\(5),
      O => n_0_g4_b26
    );
g4_b27: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5679843972D379BE"
    )
    port map (
      I0 => \pipe[2]\(0),
      I1 => \pipe[2]\(1),
      I2 => \pipe[2]\(2),
      I3 => \pipe[2]\(3),
      I4 => \pipe[2]\(4),
      I5 => \pipe[2]\(5),
      O => n_0_g4_b27
    );
g4_b28: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E1318C82C977C686"
    )
    port map (
      I0 => \pipe[2]\(0),
      I1 => \pipe[2]\(1),
      I2 => \pipe[2]\(2),
      I3 => \pipe[2]\(3),
      I4 => \pipe[2]\(4),
      I5 => \pipe[2]\(5),
      O => n_0_g4_b28
    );
g4_b29: unisim.vcomponents.LUT6
    generic map(
      INIT => X"21913F58003B0775"
    )
    port map (
      I0 => \pipe[2]\(0),
      I1 => \pipe[2]\(1),
      I2 => \pipe[2]\(2),
      I3 => \pipe[2]\(3),
      I4 => \pipe[2]\(4),
      I5 => \pipe[2]\(5),
      O => n_0_g4_b29
    );
g4_b3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00D0420C833DF9FE"
    )
    port map (
      I0 => \pipe[2]\(0),
      I1 => \pipe[2]\(1),
      I2 => \pipe[2]\(2),
      I3 => \pipe[2]\(3),
      I4 => \pipe[2]\(4),
      I5 => \pipe[2]\(5),
      O => n_0_g4_b3
    );
g4_b30: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7EF28D0D8351B799"
    )
    port map (
      I0 => \pipe[2]\(0),
      I1 => \pipe[2]\(1),
      I2 => \pipe[2]\(2),
      I3 => \pipe[2]\(3),
      I4 => \pipe[2]\(4),
      I5 => \pipe[2]\(5),
      O => n_0_g4_b30
    );
g4_b31: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A6F2131DA80081A1"
    )
    port map (
      I0 => \pipe[2]\(0),
      I1 => \pipe[2]\(1),
      I2 => \pipe[2]\(2),
      I3 => \pipe[2]\(3),
      I4 => \pipe[2]\(4),
      I5 => \pipe[2]\(5),
      O => n_0_g4_b31
    );
g4_b32: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9A950A4001DF840D"
    )
    port map (
      I0 => \pipe[2]\(0),
      I1 => \pipe[2]\(1),
      I2 => \pipe[2]\(2),
      I3 => \pipe[2]\(3),
      I4 => \pipe[2]\(4),
      I5 => \pipe[2]\(5),
      O => n_0_g4_b32
    );
g4_b33: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7C6135F245CAD3DF"
    )
    port map (
      I0 => \pipe[2]\(0),
      I1 => \pipe[2]\(1),
      I2 => \pipe[2]\(2),
      I3 => \pipe[2]\(3),
      I4 => \pipe[2]\(4),
      I5 => \pipe[2]\(5),
      O => n_0_g4_b33
    );
g4_b34: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CC62B77429C64FEB"
    )
    port map (
      I0 => \pipe[2]\(0),
      I1 => \pipe[2]\(1),
      I2 => \pipe[2]\(2),
      I3 => \pipe[2]\(3),
      I4 => \pipe[2]\(4),
      I5 => \pipe[2]\(5),
      O => n_0_g4_b34
    );
g4_b35: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B4F2014182F2F33E"
    )
    port map (
      I0 => \pipe[2]\(0),
      I1 => \pipe[2]\(1),
      I2 => \pipe[2]\(2),
      I3 => \pipe[2]\(3),
      I4 => \pipe[2]\(4),
      I5 => \pipe[2]\(5),
      O => n_0_g4_b35
    );
g4_b36: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4ACAE2F71120DE11"
    )
    port map (
      I0 => \pipe[2]\(0),
      I1 => \pipe[2]\(1),
      I2 => \pipe[2]\(2),
      I3 => \pipe[2]\(3),
      I4 => \pipe[2]\(4),
      I5 => \pipe[2]\(5),
      O => n_0_g4_b36
    );
g4_b37: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1D4BD8EB938D526C"
    )
    port map (
      I0 => \pipe[2]\(0),
      I1 => \pipe[2]\(1),
      I2 => \pipe[2]\(2),
      I3 => \pipe[2]\(3),
      I4 => \pipe[2]\(4),
      I5 => \pipe[2]\(5),
      O => n_0_g4_b37
    );
g4_b38: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8DFD246E54EDEA92"
    )
    port map (
      I0 => \pipe[2]\(0),
      I1 => \pipe[2]\(1),
      I2 => \pipe[2]\(2),
      I3 => \pipe[2]\(3),
      I4 => \pipe[2]\(4),
      I5 => \pipe[2]\(5),
      O => n_0_g4_b38
    );
g4_b39: unisim.vcomponents.LUT6
    generic map(
      INIT => X"537A17CE92E62DA1"
    )
    port map (
      I0 => \pipe[2]\(0),
      I1 => \pipe[2]\(1),
      I2 => \pipe[2]\(2),
      I3 => \pipe[2]\(3),
      I4 => \pipe[2]\(4),
      I5 => \pipe[2]\(5),
      O => n_0_g4_b39
    );
g4_b4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6202C9060D8528EB"
    )
    port map (
      I0 => \pipe[2]\(0),
      I1 => \pipe[2]\(1),
      I2 => \pipe[2]\(2),
      I3 => \pipe[2]\(3),
      I4 => \pipe[2]\(4),
      I5 => \pipe[2]\(5),
      O => n_0_g4_b4
    );
g4_b40: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3586A7DB11B7E53F"
    )
    port map (
      I0 => \pipe[2]\(0),
      I1 => \pipe[2]\(1),
      I2 => \pipe[2]\(2),
      I3 => \pipe[2]\(3),
      I4 => \pipe[2]\(4),
      I5 => \pipe[2]\(5),
      O => n_0_g4_b40
    );
g4_b41: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F354C7C6BAC7E36A"
    )
    port map (
      I0 => \pipe[2]\(0),
      I1 => \pipe[2]\(1),
      I2 => \pipe[2]\(2),
      I3 => \pipe[2]\(3),
      I4 => \pipe[2]\(4),
      I5 => \pipe[2]\(5),
      O => n_0_g4_b41
    );
g4_b42: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F325294DCF81F19"
    )
    port map (
      I0 => \pipe[2]\(0),
      I1 => \pipe[2]\(1),
      I2 => \pipe[2]\(2),
      I3 => \pipe[2]\(3),
      I4 => \pipe[2]\(4),
      I5 => \pipe[2]\(5),
      O => n_0_g4_b42
    );
g4_b43: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA5B64E71F0000F8"
    )
    port map (
      I0 => \pipe[2]\(0),
      I1 => \pipe[2]\(1),
      I2 => \pipe[2]\(2),
      I3 => \pipe[2]\(3),
      I4 => \pipe[2]\(4),
      I5 => \pipe[2]\(5),
      O => n_0_g4_b43
    );
g4_b44: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9936D252B5555552"
    )
    port map (
      I0 => \pipe[2]\(0),
      I1 => \pipe[2]\(1),
      I2 => \pipe[2]\(2),
      I3 => \pipe[2]\(3),
      I4 => \pipe[2]\(4),
      I5 => \pipe[2]\(5),
      O => n_0_g4_b44
    );
g4_b45: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2DA49B64D999999C"
    )
    port map (
      I0 => \pipe[2]\(0),
      I1 => \pipe[2]\(1),
      I2 => \pipe[2]\(2),
      I3 => \pipe[2]\(3),
      I4 => \pipe[2]\(4),
      I5 => \pipe[2]\(5),
      O => n_0_g4_b45
    );
g4_b46: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6492492DB4B4B4B5"
    )
    port map (
      I0 => \pipe[2]\(0),
      I1 => \pipe[2]\(1),
      I2 => \pipe[2]\(2),
      I3 => \pipe[2]\(3),
      I4 => \pipe[2]\(4),
      I5 => \pipe[2]\(5),
      O => n_0_g4_b46
    );
g4_b47: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B6DB6DB6D926D926"
    )
    port map (
      I0 => \pipe[2]\(0),
      I1 => \pipe[2]\(1),
      I2 => \pipe[2]\(2),
      I3 => \pipe[2]\(3),
      I4 => \pipe[2]\(4),
      I5 => \pipe[2]\(5),
      O => n_0_g4_b47
    );
g4_b48: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C71C71C71E38E1C7"
    )
    port map (
      I0 => \pipe[2]\(0),
      I1 => \pipe[2]\(1),
      I2 => \pipe[2]\(2),
      I3 => \pipe[2]\(3),
      I4 => \pipe[2]\(4),
      I5 => \pipe[2]\(5),
      O => n_0_g4_b48
    );
g4_b49: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F81F81F81FC0FE07"
    )
    port map (
      I0 => \pipe[2]\(0),
      I1 => \pipe[2]\(1),
      I2 => \pipe[2]\(2),
      I3 => \pipe[2]\(3),
      I4 => \pipe[2]\(4),
      I5 => \pipe[2]\(5),
      O => n_0_g4_b49
    );
g4_b5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"840E2F2AB98B08EE"
    )
    port map (
      I0 => \pipe[2]\(0),
      I1 => \pipe[2]\(1),
      I2 => \pipe[2]\(2),
      I3 => \pipe[2]\(3),
      I4 => \pipe[2]\(4),
      I5 => \pipe[2]\(5),
      O => n_0_g4_b5
    );
g4_b50: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFE001FFE000FFF8"
    )
    port map (
      I0 => \pipe[2]\(0),
      I1 => \pipe[2]\(1),
      I2 => \pipe[2]\(2),
      I3 => \pipe[2]\(3),
      I4 => \pipe[2]\(4),
      I5 => \pipe[2]\(5),
      O => n_0_g4_b50
    );
g4_b51: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFE000000FFFF"
    )
    port map (
      I0 => \pipe[2]\(0),
      I1 => \pipe[2]\(1),
      I2 => \pipe[2]\(2),
      I3 => \pipe[2]\(3),
      I4 => \pipe[2]\(4),
      I5 => \pipe[2]\(5),
      O => n_0_g4_b51
    );
g4_b52: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \pipe[2]\(4),
      I1 => \pipe[2]\(5),
      O => n_0_g4_b52
    );
g4_b53: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFF00F0EEF0EE"
    )
    port map (
      I0 => \pipe[2]\(4),
      I1 => \pipe[2]\(5),
      I2 => n_0_g6_b53,
      I3 => \pipe[2]\(7),
      I4 => n_0_g5_b53,
      I5 => \pipe[2]\(6),
      O => n_0_g4_b53
    );
g4_b6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CBFC8E6964E8B667"
    )
    port map (
      I0 => \pipe[2]\(0),
      I1 => \pipe[2]\(1),
      I2 => \pipe[2]\(2),
      I3 => \pipe[2]\(3),
      I4 => \pipe[2]\(4),
      I5 => \pipe[2]\(5),
      O => n_0_g4_b6
    );
g4_b7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"745F5EFC543625A4"
    )
    port map (
      I0 => \pipe[2]\(0),
      I1 => \pipe[2]\(1),
      I2 => \pipe[2]\(2),
      I3 => \pipe[2]\(3),
      I4 => \pipe[2]\(4),
      I5 => \pipe[2]\(5),
      O => n_0_g4_b7
    );
g4_b8: unisim.vcomponents.LUT6
    generic map(
      INIT => X"227CF1D49E8B62D8"
    )
    port map (
      I0 => \pipe[2]\(0),
      I1 => \pipe[2]\(1),
      I2 => \pipe[2]\(2),
      I3 => \pipe[2]\(3),
      I4 => \pipe[2]\(4),
      I5 => \pipe[2]\(5),
      O => n_0_g4_b8
    );
g4_b9: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5DA8EE8A7ACCB07C"
    )
    port map (
      I0 => \pipe[2]\(0),
      I1 => \pipe[2]\(1),
      I2 => \pipe[2]\(2),
      I3 => \pipe[2]\(3),
      I4 => \pipe[2]\(4),
      I5 => \pipe[2]\(5),
      O => n_0_g4_b9
    );
g5_b0: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BEE6742F88DE68FE"
    )
    port map (
      I0 => \pipe[2]\(0),
      I1 => \pipe[2]\(1),
      I2 => \pipe[2]\(2),
      I3 => \pipe[2]\(3),
      I4 => \pipe[2]\(4),
      I5 => \pipe[2]\(5),
      O => n_0_g5_b0
    );
g5_b1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E9D8DAB08FC8DEA5"
    )
    port map (
      I0 => \pipe[2]\(0),
      I1 => \pipe[2]\(1),
      I2 => \pipe[2]\(2),
      I3 => \pipe[2]\(3),
      I4 => \pipe[2]\(4),
      I5 => \pipe[2]\(5),
      O => n_0_g5_b1
    );
g5_b10: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CA5CAC06FE677A3F"
    )
    port map (
      I0 => \pipe[2]\(0),
      I1 => \pipe[2]\(1),
      I2 => \pipe[2]\(2),
      I3 => \pipe[2]\(3),
      I4 => \pipe[2]\(4),
      I5 => \pipe[2]\(5),
      O => n_0_g5_b10
    );
g5_b11: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E907E2F96214AF08"
    )
    port map (
      I0 => \pipe[2]\(0),
      I1 => \pipe[2]\(1),
      I2 => \pipe[2]\(2),
      I3 => \pipe[2]\(3),
      I4 => \pipe[2]\(4),
      I5 => \pipe[2]\(5),
      O => n_0_g5_b11
    );
g5_b12: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FC383F3D2FA7485"
    )
    port map (
      I0 => \pipe[2]\(0),
      I1 => \pipe[2]\(1),
      I2 => \pipe[2]\(2),
      I3 => \pipe[2]\(3),
      I4 => \pipe[2]\(4),
      I5 => \pipe[2]\(5),
      O => n_0_g5_b12
    );
g5_b13: unisim.vcomponents.LUT6
    generic map(
      INIT => X"814543E1EF341835"
    )
    port map (
      I0 => \pipe[2]\(0),
      I1 => \pipe[2]\(1),
      I2 => \pipe[2]\(2),
      I3 => \pipe[2]\(3),
      I4 => \pipe[2]\(4),
      I5 => \pipe[2]\(5),
      O => n_0_g5_b13
    );
g5_b14: unisim.vcomponents.LUT6
    generic map(
      INIT => X"759E82CFB9C74785"
    )
    port map (
      I0 => \pipe[2]\(0),
      I1 => \pipe[2]\(1),
      I2 => \pipe[2]\(2),
      I3 => \pipe[2]\(3),
      I4 => \pipe[2]\(4),
      I5 => \pipe[2]\(5),
      O => n_0_g5_b14
    );
g5_b15: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6D098B262D514948"
    )
    port map (
      I0 => \pipe[2]\(0),
      I1 => \pipe[2]\(1),
      I2 => \pipe[2]\(2),
      I3 => \pipe[2]\(3),
      I4 => \pipe[2]\(4),
      I5 => \pipe[2]\(5),
      O => n_0_g5_b15
    );
g5_b16: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1CB6E72B6D0713AA"
    )
    port map (
      I0 => \pipe[2]\(0),
      I1 => \pipe[2]\(1),
      I2 => \pipe[2]\(2),
      I3 => \pipe[2]\(3),
      I4 => \pipe[2]\(4),
      I5 => \pipe[2]\(5),
      O => n_0_g5_b16
    );
g5_b17: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D63E03D042BCC1FC"
    )
    port map (
      I0 => \pipe[2]\(0),
      I1 => \pipe[2]\(1),
      I2 => \pipe[2]\(2),
      I3 => \pipe[2]\(3),
      I4 => \pipe[2]\(4),
      I5 => \pipe[2]\(5),
      O => n_0_g5_b17
    );
g5_b18: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2CE3984668B9160F"
    )
    port map (
      I0 => \pipe[2]\(0),
      I1 => \pipe[2]\(1),
      I2 => \pipe[2]\(2),
      I3 => \pipe[2]\(3),
      I4 => \pipe[2]\(4),
      I5 => \pipe[2]\(5),
      O => n_0_g5_b18
    );
g5_b19: unisim.vcomponents.LUT6
    generic map(
      INIT => X"41F0BFB89B923D75"
    )
    port map (
      I0 => \pipe[2]\(0),
      I1 => \pipe[2]\(1),
      I2 => \pipe[2]\(2),
      I3 => \pipe[2]\(3),
      I4 => \pipe[2]\(4),
      I5 => \pipe[2]\(5),
      O => n_0_g5_b19
    );
g5_b2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BC9A020E112A6137"
    )
    port map (
      I0 => \pipe[2]\(0),
      I1 => \pipe[2]\(1),
      I2 => \pipe[2]\(2),
      I3 => \pipe[2]\(3),
      I4 => \pipe[2]\(4),
      I5 => \pipe[2]\(5),
      O => n_0_g5_b2
    );
g5_b20: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CB32B737835D2C92"
    )
    port map (
      I0 => \pipe[2]\(0),
      I1 => \pipe[2]\(1),
      I2 => \pipe[2]\(2),
      I3 => \pipe[2]\(3),
      I4 => \pipe[2]\(4),
      I5 => \pipe[2]\(5),
      O => n_0_g5_b20
    );
g5_b21: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FCA661F00441D1AC"
    )
    port map (
      I0 => \pipe[2]\(0),
      I1 => \pipe[2]\(1),
      I2 => \pipe[2]\(2),
      I3 => \pipe[2]\(3),
      I4 => \pipe[2]\(4),
      I5 => \pipe[2]\(5),
      O => n_0_g5_b21
    );
g5_b22: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6873BCFCB865884D"
    )
    port map (
      I0 => \pipe[2]\(0),
      I1 => \pipe[2]\(1),
      I2 => \pipe[2]\(2),
      I3 => \pipe[2]\(3),
      I4 => \pipe[2]\(4),
      I5 => \pipe[2]\(5),
      O => n_0_g5_b22
    );
g5_b23: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C45868BF707F278A"
    )
    port map (
      I0 => \pipe[2]\(0),
      I1 => \pipe[2]\(1),
      I2 => \pipe[2]\(2),
      I3 => \pipe[2]\(3),
      I4 => \pipe[2]\(4),
      I5 => \pipe[2]\(5),
      O => n_0_g5_b23
    );
g5_b24: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3FA27CCF170A4D6B"
    )
    port map (
      I0 => \pipe[2]\(0),
      I1 => \pipe[2]\(1),
      I2 => \pipe[2]\(2),
      I3 => \pipe[2]\(3),
      I4 => \pipe[2]\(4),
      I5 => \pipe[2]\(5),
      O => n_0_g5_b24
    );
g5_b25: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C1BCF4F900A99B8D"
    )
    port map (
      I0 => \pipe[2]\(0),
      I1 => \pipe[2]\(1),
      I2 => \pipe[2]\(2),
      I3 => \pipe[2]\(3),
      I4 => \pipe[2]\(4),
      I5 => \pipe[2]\(5),
      O => n_0_g5_b25
    );
g5_b26: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E73F53056FAD9145"
    )
    port map (
      I0 => \pipe[2]\(0),
      I1 => \pipe[2]\(1),
      I2 => \pipe[2]\(2),
      I3 => \pipe[2]\(3),
      I4 => \pipe[2]\(4),
      I5 => \pipe[2]\(5),
      O => n_0_g5_b26
    );
g5_b27: unisim.vcomponents.LUT6
    generic map(
      INIT => X"867BDEED7DAA176B"
    )
    port map (
      I0 => \pipe[2]\(0),
      I1 => \pipe[2]\(1),
      I2 => \pipe[2]\(2),
      I3 => \pipe[2]\(3),
      I4 => \pipe[2]\(4),
      I5 => \pipe[2]\(5),
      O => n_0_g5_b27
    );
g5_b28: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B31CC41637953FC4"
    )
    port map (
      I0 => \pipe[2]\(0),
      I1 => \pipe[2]\(1),
      I2 => \pipe[2]\(2),
      I3 => \pipe[2]\(3),
      I4 => \pipe[2]\(4),
      I5 => \pipe[2]\(5),
      O => n_0_g5_b28
    );
g5_b29: unisim.vcomponents.LUT6
    generic map(
      INIT => X"158416833CEC3295"
    )
    port map (
      I0 => \pipe[2]\(0),
      I1 => \pipe[2]\(1),
      I2 => \pipe[2]\(2),
      I3 => \pipe[2]\(3),
      I4 => \pipe[2]\(4),
      I5 => \pipe[2]\(5),
      O => n_0_g5_b29
    );
g5_b3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B64806F256079098"
    )
    port map (
      I0 => \pipe[2]\(0),
      I1 => \pipe[2]\(1),
      I2 => \pipe[2]\(2),
      I3 => \pipe[2]\(3),
      I4 => \pipe[2]\(4),
      I5 => \pipe[2]\(5),
      O => n_0_g5_b3
    );
g5_b30: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0A36619FEF86E7BE"
    )
    port map (
      I0 => \pipe[2]\(0),
      I1 => \pipe[2]\(1),
      I2 => \pipe[2]\(2),
      I3 => \pipe[2]\(3),
      I4 => \pipe[2]\(4),
      I5 => \pipe[2]\(5),
      O => n_0_g5_b30
    );
g5_b31: unisim.vcomponents.LUT6
    generic map(
      INIT => X"317E84A0787110B7"
    )
    port map (
      I0 => \pipe[2]\(0),
      I1 => \pipe[2]\(1),
      I2 => \pipe[2]\(2),
      I3 => \pipe[2]\(3),
      I4 => \pipe[2]\(4),
      I5 => \pipe[2]\(5),
      O => n_0_g5_b31
    );
g5_b32: unisim.vcomponents.LUT6
    generic map(
      INIT => X"79630659C5513C32"
    )
    port map (
      I0 => \pipe[2]\(0),
      I1 => \pipe[2]\(1),
      I2 => \pipe[2]\(2),
      I3 => \pipe[2]\(3),
      I4 => \pipe[2]\(4),
      I5 => \pipe[2]\(5),
      O => n_0_g5_b32
    );
g5_b33: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9AC15216E557E2CE"
    )
    port map (
      I0 => \pipe[2]\(0),
      I1 => \pipe[2]\(1),
      I2 => \pipe[2]\(2),
      I3 => \pipe[2]\(3),
      I4 => \pipe[2]\(4),
      I5 => \pipe[2]\(5),
      O => n_0_g5_b33
    );
g5_b34: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A680CE1A0DDED832"
    )
    port map (
      I0 => \pipe[2]\(0),
      I1 => \pipe[2]\(1),
      I2 => \pipe[2]\(2),
      I3 => \pipe[2]\(3),
      I4 => \pipe[2]\(4),
      I5 => \pipe[2]\(5),
      O => n_0_g5_b34
    );
g5_b35: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3E556B49F725E886"
    )
    port map (
      I0 => \pipe[2]\(0),
      I1 => \pipe[2]\(1),
      I2 => \pipe[2]\(2),
      I3 => \pipe[2]\(3),
      I4 => \pipe[2]\(4),
      I5 => \pipe[2]\(5),
      O => n_0_g5_b35
    );
g5_b36: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0D0015F4CA9F3EB7"
    )
    port map (
      I0 => \pipe[2]\(0),
      I1 => \pipe[2]\(1),
      I2 => \pipe[2]\(2),
      I3 => \pipe[2]\(3),
      I4 => \pipe[2]\(4),
      I5 => \pipe[2]\(5),
      O => n_0_g5_b36
    );
g5_b37: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8BBBBBBB489122FF"
    )
    port map (
      I0 => \pipe[2]\(0),
      I1 => \pipe[2]\(1),
      I2 => \pipe[2]\(2),
      I3 => \pipe[2]\(3),
      I4 => \pipe[2]\(4),
      I5 => \pipe[2]\(5),
      O => n_0_g5_b37
    );
g5_b38: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BE4E4E4E0157FA1C"
    )
    port map (
      I0 => \pipe[2]\(0),
      I1 => \pipe[2]\(1),
      I2 => \pipe[2]\(2),
      I3 => \pipe[2]\(3),
      I4 => \pipe[2]\(4),
      I5 => \pipe[2]\(5),
      O => n_0_g5_b38
    );
g5_b39: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C42E842E85C74708"
    )
    port map (
      I0 => \pipe[2]\(0),
      I1 => \pipe[2]\(1),
      I2 => \pipe[2]\(2),
      I3 => \pipe[2]\(3),
      I4 => \pipe[2]\(4),
      I5 => \pipe[2]\(5),
      O => n_0_g5_b39
    );
g5_b4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9881D04B255C55BB"
    )
    port map (
      I0 => \pipe[2]\(0),
      I1 => \pipe[2]\(1),
      I2 => \pipe[2]\(2),
      I3 => \pipe[2]\(3),
      I4 => \pipe[2]\(4),
      I5 => \pipe[2]\(5),
      O => n_0_g5_b4
    );
g5_b40: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A81B02B1A9CD8150"
    )
    port map (
      I0 => \pipe[2]\(0),
      I1 => \pipe[2]\(1),
      I2 => \pipe[2]\(2),
      I3 => \pipe[2]\(3),
      I4 => \pipe[2]\(4),
      I5 => \pipe[2]\(5),
      O => n_0_g5_b40
    );
g5_b41: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9AAC019531C3559F"
    )
    port map (
      I0 => \pipe[2]\(0),
      I1 => \pipe[2]\(1),
      I2 => \pipe[2]\(2),
      I3 => \pipe[2]\(3),
      I4 => \pipe[2]\(4),
      I5 => \pipe[2]\(5),
      O => n_0_g5_b41
    );
g5_b42: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2CCFFF8C949599E0"
    )
    port map (
      I0 => \pipe[2]\(0),
      I1 => \pipe[2]\(1),
      I2 => \pipe[2]\(2),
      I3 => \pipe[2]\(3),
      I4 => \pipe[2]\(4),
      I5 => \pipe[2]\(5),
      O => n_0_g5_b42
    );
g5_b43: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CF0FFF838C4CB4AA"
    )
    port map (
      I0 => \pipe[2]\(0),
      I1 => \pipe[2]\(1),
      I2 => \pipe[2]\(2),
      I3 => \pipe[2]\(3),
      I4 => \pipe[2]\(4),
      I5 => \pipe[2]\(5),
      O => n_0_g5_b43
    );
g5_b44: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F00FFF807C3C7399"
    )
    port map (
      I0 => \pipe[2]\(0),
      I1 => \pipe[2]\(1),
      I2 => \pipe[2]\(2),
      I3 => \pipe[2]\(3),
      I4 => \pipe[2]\(4),
      I5 => \pipe[2]\(5),
      O => n_0_g5_b44
    );
g5_b45: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAA5552AA956A52D"
    )
    port map (
      I0 => \pipe[2]\(0),
      I1 => \pipe[2]\(1),
      I2 => \pipe[2]\(2),
      I3 => \pipe[2]\(3),
      I4 => \pipe[2]\(4),
      I5 => \pipe[2]\(5),
      O => n_0_g5_b45
    );
g5_b46: unisim.vcomponents.LUT6
    generic map(
      INIT => X"999CCC999B326C9B"
    )
    port map (
      I0 => \pipe[2]\(0),
      I1 => \pipe[2]\(1),
      I2 => \pipe[2]\(2),
      I3 => \pipe[2]\(3),
      I4 => \pipe[2]\(4),
      I5 => \pipe[2]\(5),
      O => n_0_g5_b46
    );
g5_b47: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D2D696D2D25B492D"
    )
    port map (
      I0 => \pipe[2]\(0),
      I1 => \pipe[2]\(1),
      I2 => \pipe[2]\(2),
      I3 => \pipe[2]\(3),
      I4 => \pipe[2]\(4),
      I5 => \pipe[2]\(5),
      O => n_0_g5_b47
    );
g5_b48: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1CE718E31C638E31"
    )
    port map (
      I0 => \pipe[2]\(0),
      I1 => \pipe[2]\(1),
      I2 => \pipe[2]\(2),
      I3 => \pipe[2]\(3),
      I4 => \pipe[2]\(4),
      I5 => \pipe[2]\(5),
      O => n_0_g5_b48
    );
g5_b49: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E0F81F03E07C0FC1"
    )
    port map (
      I0 => \pipe[2]\(0),
      I1 => \pipe[2]\(1),
      I2 => \pipe[2]\(2),
      I3 => \pipe[2]\(3),
      I4 => \pipe[2]\(4),
      I5 => \pipe[2]\(5),
      O => n_0_g5_b49
    );
g5_b5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CD8D759F7FF11AFF"
    )
    port map (
      I0 => \pipe[2]\(0),
      I1 => \pipe[2]\(1),
      I2 => \pipe[2]\(2),
      I3 => \pipe[2]\(3),
      I4 => \pipe[2]\(4),
      I5 => \pipe[2]\(5),
      O => n_0_g5_b5
    );
g5_b50: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF001FFC007FF001"
    )
    port map (
      I0 => \pipe[2]\(0),
      I1 => \pipe[2]\(1),
      I2 => \pipe[2]\(2),
      I3 => \pipe[2]\(3),
      I4 => \pipe[2]\(4),
      I5 => \pipe[2]\(5),
      O => n_0_g5_b50
    );
g5_b51: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00001FFFFF800001"
    )
    port map (
      I0 => \pipe[2]\(0),
      I1 => \pipe[2]\(1),
      I2 => \pipe[2]\(2),
      I3 => \pipe[2]\(3),
      I4 => \pipe[2]\(4),
      I5 => \pipe[2]\(5),
      O => n_0_g5_b51
    );
g5_b52: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00001FFFFFFFFFFE"
    )
    port map (
      I0 => \pipe[2]\(0),
      I1 => \pipe[2]\(1),
      I2 => \pipe[2]\(2),
      I3 => \pipe[2]\(3),
      I4 => \pipe[2]\(4),
      I5 => \pipe[2]\(5),
      O => n_0_g5_b52
    );
g5_b53: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00001FFFFFFFFFFF"
    )
    port map (
      I0 => \pipe[2]\(0),
      I1 => \pipe[2]\(1),
      I2 => \pipe[2]\(2),
      I3 => \pipe[2]\(3),
      I4 => \pipe[2]\(4),
      I5 => \pipe[2]\(5),
      O => n_0_g5_b53
    );
g5_b54: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFE00000000000"
    )
    port map (
      I0 => \pipe[2]\(0),
      I1 => \pipe[2]\(1),
      I2 => \pipe[2]\(2),
      I3 => \pipe[2]\(3),
      I4 => \pipe[2]\(4),
      I5 => \pipe[2]\(5),
      O => n_0_g5_b54
    );
g5_b6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"06DC2711F273FFBF"
    )
    port map (
      I0 => \pipe[2]\(0),
      I1 => \pipe[2]\(1),
      I2 => \pipe[2]\(2),
      I3 => \pipe[2]\(3),
      I4 => \pipe[2]\(4),
      I5 => \pipe[2]\(5),
      O => n_0_g5_b6
    );
g5_b7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"391D356BE0756C1E"
    )
    port map (
      I0 => \pipe[2]\(0),
      I1 => \pipe[2]\(1),
      I2 => \pipe[2]\(2),
      I3 => \pipe[2]\(3),
      I4 => \pipe[2]\(4),
      I5 => \pipe[2]\(5),
      O => n_0_g5_b7
    );
g5_b8: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FE92FD13AA08B118"
    )
    port map (
      I0 => \pipe[2]\(0),
      I1 => \pipe[2]\(1),
      I2 => \pipe[2]\(2),
      I3 => \pipe[2]\(3),
      I4 => \pipe[2]\(4),
      I5 => \pipe[2]\(5),
      O => n_0_g5_b8
    );
g5_b9: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C36414E5942ABD1E"
    )
    port map (
      I0 => \pipe[2]\(0),
      I1 => \pipe[2]\(1),
      I2 => \pipe[2]\(2),
      I3 => \pipe[2]\(3),
      I4 => \pipe[2]\(4),
      I5 => \pipe[2]\(5),
      O => n_0_g5_b9
    );
g6_b0: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FB78AA0D5F66C296"
    )
    port map (
      I0 => \pipe[2]\(0),
      I1 => \pipe[2]\(1),
      I2 => \pipe[2]\(2),
      I3 => \pipe[2]\(3),
      I4 => \pipe[2]\(4),
      I5 => \pipe[2]\(5),
      O => n_0_g6_b0
    );
g6_b1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"108BF7FBE683B242"
    )
    port map (
      I0 => \pipe[2]\(0),
      I1 => \pipe[2]\(1),
      I2 => \pipe[2]\(2),
      I3 => \pipe[2]\(3),
      I4 => \pipe[2]\(4),
      I5 => \pipe[2]\(5),
      O => n_0_g6_b1
    );
g6_b10: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8A8F9C209116FC4"
    )
    port map (
      I0 => \pipe[2]\(0),
      I1 => \pipe[2]\(1),
      I2 => \pipe[2]\(2),
      I3 => \pipe[2]\(3),
      I4 => \pipe[2]\(4),
      I5 => \pipe[2]\(5),
      O => n_0_g6_b10
    );
g6_b11: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CBE2EB2515C5539A"
    )
    port map (
      I0 => \pipe[2]\(0),
      I1 => \pipe[2]\(1),
      I2 => \pipe[2]\(2),
      I3 => \pipe[2]\(3),
      I4 => \pipe[2]\(4),
      I5 => \pipe[2]\(5),
      O => n_0_g6_b11
    );
g6_b12: unisim.vcomponents.LUT6
    generic map(
      INIT => X"23D283BD93514AC7"
    )
    port map (
      I0 => \pipe[2]\(0),
      I1 => \pipe[2]\(1),
      I2 => \pipe[2]\(2),
      I3 => \pipe[2]\(3),
      I4 => \pipe[2]\(4),
      I5 => \pipe[2]\(5),
      O => n_0_g6_b12
    );
g6_b13: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AFF101D9E002C2"
    )
    port map (
      I0 => \pipe[2]\(0),
      I1 => \pipe[2]\(1),
      I2 => \pipe[2]\(2),
      I3 => \pipe[2]\(3),
      I4 => \pipe[2]\(4),
      I5 => \pipe[2]\(5),
      O => n_0_g6_b13
    );
g6_b14: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FEDDC32B42CE184"
    )
    port map (
      I0 => \pipe[2]\(0),
      I1 => \pipe[2]\(1),
      I2 => \pipe[2]\(2),
      I3 => \pipe[2]\(3),
      I4 => \pipe[2]\(4),
      I5 => \pipe[2]\(5),
      O => n_0_g6_b14
    );
g6_b15: unisim.vcomponents.LUT6
    generic map(
      INIT => X"059A40F694F149FC"
    )
    port map (
      I0 => \pipe[2]\(0),
      I1 => \pipe[2]\(1),
      I2 => \pipe[2]\(2),
      I3 => \pipe[2]\(3),
      I4 => \pipe[2]\(4),
      I5 => \pipe[2]\(5),
      O => n_0_g6_b15
    );
g6_b16: unisim.vcomponents.LUT6
    generic map(
      INIT => X"695A4DC2A0416180"
    )
    port map (
      I0 => \pipe[2]\(0),
      I1 => \pipe[2]\(1),
      I2 => \pipe[2]\(2),
      I3 => \pipe[2]\(3),
      I4 => \pipe[2]\(4),
      I5 => \pipe[2]\(5),
      O => n_0_g6_b16
    );
g6_b17: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E377142620036356"
    )
    port map (
      I0 => \pipe[2]\(0),
      I1 => \pipe[2]\(1),
      I2 => \pipe[2]\(2),
      I3 => \pipe[2]\(3),
      I4 => \pipe[2]\(4),
      I5 => \pipe[2]\(5),
      O => n_0_g6_b17
    );
g6_b18: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0062929B73530C3"
    )
    port map (
      I0 => \pipe[2]\(0),
      I1 => \pipe[2]\(1),
      I2 => \pipe[2]\(2),
      I3 => \pipe[2]\(3),
      I4 => \pipe[2]\(4),
      I5 => \pipe[2]\(5),
      O => n_0_g6_b18
    );
g6_b19: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D55C8938528233A4"
    )
    port map (
      I0 => \pipe[2]\(0),
      I1 => \pipe[2]\(1),
      I2 => \pipe[2]\(2),
      I3 => \pipe[2]\(3),
      I4 => \pipe[2]\(4),
      I5 => \pipe[2]\(5),
      O => n_0_g6_b19
    );
g6_b2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"582C4147541FE576"
    )
    port map (
      I0 => \pipe[2]\(0),
      I1 => \pipe[2]\(1),
      I2 => \pipe[2]\(2),
      I3 => \pipe[2]\(3),
      I4 => \pipe[2]\(4),
      I5 => \pipe[2]\(5),
      O => n_0_g6_b2
    );
g6_b20: unisim.vcomponents.LUT6
    generic map(
      INIT => X"16E58218E3233B0E"
    )
    port map (
      I0 => \pipe[2]\(0),
      I1 => \pipe[2]\(1),
      I2 => \pipe[2]\(2),
      I3 => \pipe[2]\(3),
      I4 => \pipe[2]\(4),
      I5 => \pipe[2]\(5),
      O => n_0_g6_b20
    );
g6_b21: unisim.vcomponents.LUT6
    generic map(
      INIT => X"05A01836DFA2E8B3"
    )
    port map (
      I0 => \pipe[2]\(0),
      I1 => \pipe[2]\(1),
      I2 => \pipe[2]\(2),
      I3 => \pipe[2]\(3),
      I4 => \pipe[2]\(4),
      I5 => \pipe[2]\(5),
      O => n_0_g6_b21
    );
g6_b22: unisim.vcomponents.LUT6
    generic map(
      INIT => X"434ED4C01A78E647"
    )
    port map (
      I0 => \pipe[2]\(0),
      I1 => \pipe[2]\(1),
      I2 => \pipe[2]\(2),
      I3 => \pipe[2]\(3),
      I4 => \pipe[2]\(4),
      I5 => \pipe[2]\(5),
      O => n_0_g6_b22
    );
g6_b23: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A39B64A4F545967A"
    )
    port map (
      I0 => \pipe[2]\(0),
      I1 => \pipe[2]\(1),
      I2 => \pipe[2]\(2),
      I3 => \pipe[2]\(3),
      I4 => \pipe[2]\(4),
      I5 => \pipe[2]\(5),
      O => n_0_g6_b23
    );
g6_b24: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BE6FF11C427DDEC7"
    )
    port map (
      I0 => \pipe[2]\(0),
      I1 => \pipe[2]\(1),
      I2 => \pipe[2]\(2),
      I3 => \pipe[2]\(3),
      I4 => \pipe[2]\(4),
      I5 => \pipe[2]\(5),
      O => n_0_g6_b24
    );
g6_b25: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F25B0B274FC76A06"
    )
    port map (
      I0 => \pipe[2]\(0),
      I1 => \pipe[2]\(1),
      I2 => \pipe[2]\(2),
      I3 => \pipe[2]\(3),
      I4 => \pipe[2]\(4),
      I5 => \pipe[2]\(5),
      O => n_0_g6_b25
    );
g6_b26: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F11BEA854F63DF49"
    )
    port map (
      I0 => \pipe[2]\(0),
      I1 => \pipe[2]\(1),
      I2 => \pipe[2]\(2),
      I3 => \pipe[2]\(3),
      I4 => \pipe[2]\(4),
      I5 => \pipe[2]\(5),
      O => n_0_g6_b26
    );
g6_b27: unisim.vcomponents.LUT6
    generic map(
      INIT => X"112D7430C1041FD8"
    )
    port map (
      I0 => \pipe[2]\(0),
      I1 => \pipe[2]\(1),
      I2 => \pipe[2]\(2),
      I3 => \pipe[2]\(3),
      I4 => \pipe[2]\(4),
      I5 => \pipe[2]\(5),
      O => n_0_g6_b27
    );
g6_b28: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A9BCCFAD93324D51"
    )
    port map (
      I0 => \pipe[2]\(0),
      I1 => \pipe[2]\(1),
      I2 => \pipe[2]\(2),
      I3 => \pipe[2]\(3),
      I4 => \pipe[2]\(4),
      I5 => \pipe[2]\(5),
      O => n_0_g6_b28
    );
g6_b29: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D41AC258960C839B"
    )
    port map (
      I0 => \pipe[2]\(0),
      I1 => \pipe[2]\(1),
      I2 => \pipe[2]\(2),
      I3 => \pipe[2]\(3),
      I4 => \pipe[2]\(4),
      I5 => \pipe[2]\(5),
      O => n_0_g6_b29
    );
g6_b3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D4CE70C5705722B7"
    )
    port map (
      I0 => \pipe[2]\(0),
      I1 => \pipe[2]\(1),
      I2 => \pipe[2]\(2),
      I3 => \pipe[2]\(3),
      I4 => \pipe[2]\(4),
      I5 => \pipe[2]\(5),
      O => n_0_g6_b3
    );
g6_b30: unisim.vcomponents.LUT6
    generic map(
      INIT => X"25CD3182D0A77CAD"
    )
    port map (
      I0 => \pipe[2]\(0),
      I1 => \pipe[2]\(1),
      I2 => \pipe[2]\(2),
      I3 => \pipe[2]\(3),
      I4 => \pipe[2]\(4),
      I5 => \pipe[2]\(5),
      O => n_0_g6_b30
    );
g6_b31: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ED2ECA9B0931D4BB"
    )
    port map (
      I0 => \pipe[2]\(0),
      I1 => \pipe[2]\(1),
      I2 => \pipe[2]\(2),
      I3 => \pipe[2]\(3),
      I4 => \pipe[2]\(4),
      I5 => \pipe[2]\(5),
      O => n_0_g6_b31
    );
g6_b32: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B7292CC0DA3BAA92"
    )
    port map (
      I0 => \pipe[2]\(0),
      I1 => \pipe[2]\(1),
      I2 => \pipe[2]\(2),
      I3 => \pipe[2]\(3),
      I4 => \pipe[2]\(4),
      I5 => \pipe[2]\(5),
      O => n_0_g6_b32
    );
g6_b33: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C66C7C246697DD10"
    )
    port map (
      I0 => \pipe[2]\(0),
      I1 => \pipe[2]\(1),
      I2 => \pipe[2]\(2),
      I3 => \pipe[2]\(3),
      I4 => \pipe[2]\(4),
      I5 => \pipe[2]\(5),
      O => n_0_g6_b33
    );
g6_b34: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F8445E24E7E98DAB"
    )
    port map (
      I0 => \pipe[2]\(0),
      I1 => \pipe[2]\(1),
      I2 => \pipe[2]\(2),
      I3 => \pipe[2]\(3),
      I4 => \pipe[2]\(4),
      I5 => \pipe[2]\(5),
      O => n_0_g6_b34
    );
g6_b35: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3345F3AAC3BA5339"
    )
    port map (
      I0 => \pipe[2]\(0),
      I1 => \pipe[2]\(1),
      I2 => \pipe[2]\(2),
      I3 => \pipe[2]\(3),
      I4 => \pipe[2]\(4),
      I5 => \pipe[2]\(5),
      O => n_0_g6_b35
    );
g6_b36: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D2984742B20A53A1"
    )
    port map (
      I0 => \pipe[2]\(0),
      I1 => \pipe[2]\(1),
      I2 => \pipe[2]\(2),
      I3 => \pipe[2]\(3),
      I4 => \pipe[2]\(4),
      I5 => \pipe[2]\(5),
      O => n_0_g6_b36
    );
g6_b37: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B3413AF6D3718D49"
    )
    port map (
      I0 => \pipe[2]\(0),
      I1 => \pipe[2]\(1),
      I2 => \pipe[2]\(2),
      I3 => \pipe[2]\(3),
      I4 => \pipe[2]\(4),
      I5 => \pipe[2]\(5),
      O => n_0_g6_b37
    );
g6_b38: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EA0D65377F64D83F"
    )
    port map (
      I0 => \pipe[2]\(0),
      I1 => \pipe[2]\(1),
      I2 => \pipe[2]\(2),
      I3 => \pipe[2]\(3),
      I4 => \pipe[2]\(4),
      I5 => \pipe[2]\(5),
      O => n_0_g6_b38
    );
g6_b39: unisim.vcomponents.LUT6
    generic map(
      INIT => X"47D3974C21979A10"
    )
    port map (
      I0 => \pipe[2]\(0),
      I1 => \pipe[2]\(1),
      I2 => \pipe[2]\(2),
      I3 => \pipe[2]\(3),
      I4 => \pipe[2]\(4),
      I5 => \pipe[2]\(5),
      O => n_0_g6_b39
    );
g6_b4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"83A720D74AF5ABAF"
    )
    port map (
      I0 => \pipe[2]\(0),
      I1 => \pipe[2]\(1),
      I2 => \pipe[2]\(2),
      I3 => \pipe[2]\(3),
      I4 => \pipe[2]\(4),
      I5 => \pipe[2]\(5),
      O => n_0_g6_b4
    );
g6_b40: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7E9F58D7EA0D195F"
    )
    port map (
      I0 => \pipe[2]\(0),
      I1 => \pipe[2]\(1),
      I2 => \pipe[2]\(2),
      I3 => \pipe[2]\(3),
      I4 => \pipe[2]\(4),
      I5 => \pipe[2]\(5),
      O => n_0_g6_b40
    );
g6_b41: unisim.vcomponents.LUT6
    generic map(
      INIT => X"81B59FCD4C034D9F"
    )
    port map (
      I0 => \pipe[2]\(0),
      I1 => \pipe[2]\(1),
      I2 => \pipe[2]\(2),
      I3 => \pipe[2]\(3),
      I4 => \pipe[2]\(4),
      I5 => \pipe[2]\(5),
      O => n_0_g6_b41
    );
g6_b42: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00734A967000C4B5"
    )
    port map (
      I0 => \pipe[2]\(0),
      I1 => \pipe[2]\(1),
      I2 => \pipe[2]\(2),
      I3 => \pipe[2]\(3),
      I4 => \pipe[2]\(4),
      I5 => \pipe[2]\(5),
      O => n_0_g6_b42
    );
g6_b43: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF0C64D2AAA96D9"
    )
    port map (
      I0 => \pipe[2]\(0),
      I1 => \pipe[2]\(1),
      I2 => \pipe[2]\(2),
      I3 => \pipe[2]\(3),
      I4 => \pipe[2]\(4),
      I5 => \pipe[2]\(5),
      O => n_0_g6_b43
    );
g6_b44: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAA56B69B33318E1"
    )
    port map (
      I0 => \pipe[2]\(0),
      I1 => \pipe[2]\(1),
      I2 => \pipe[2]\(2),
      I3 => \pipe[2]\(3),
      I4 => \pipe[2]\(4),
      I5 => \pipe[2]\(5),
      O => n_0_g6_b44
    );
g6_b45: unisim.vcomponents.LUT6
    generic map(
      INIT => X"999326DB69694A54"
    )
    port map (
      I0 => \pipe[2]\(0),
      I1 => \pipe[2]\(1),
      I2 => \pipe[2]\(2),
      I3 => \pipe[2]\(3),
      I4 => \pipe[2]\(4),
      I5 => \pipe[2]\(5),
      O => n_0_g6_b45
    );
g6_b46: unisim.vcomponents.LUT6
    generic map(
      INIT => X"878F1E38E718C633"
    )
    port map (
      I0 => \pipe[2]\(0),
      I1 => \pipe[2]\(1),
      I2 => \pipe[2]\(2),
      I3 => \pipe[2]\(3),
      I4 => \pipe[2]\(4),
      I5 => \pipe[2]\(5),
      O => n_0_g6_b46
    );
g6_b47: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2AD5AB52B5AD6B5A"
    )
    port map (
      I0 => \pipe[2]\(0),
      I1 => \pipe[2]\(1),
      I2 => \pipe[2]\(2),
      I3 => \pipe[2]\(3),
      I4 => \pipe[2]\(4),
      I5 => \pipe[2]\(5),
      O => n_0_g6_b47
    );
g6_b48: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCE6339CC6318C63"
    )
    port map (
      I0 => \pipe[2]\(0),
      I1 => \pipe[2]\(1),
      I2 => \pipe[2]\(2),
      I3 => \pipe[2]\(3),
      I4 => \pipe[2]\(4),
      I5 => \pipe[2]\(5),
      O => n_0_g6_b48
    );
g6_b49: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F07C3E0F83E0F83"
    )
    port map (
      I0 => \pipe[2]\(0),
      I1 => \pipe[2]\(1),
      I2 => \pipe[2]\(2),
      I3 => \pipe[2]\(3),
      I4 => \pipe[2]\(4),
      I5 => \pipe[2]\(5),
      O => n_0_g6_b49
    );
g6_b5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D42F05A244F7DC54"
    )
    port map (
      I0 => \pipe[2]\(0),
      I1 => \pipe[2]\(1),
      I2 => \pipe[2]\(2),
      I3 => \pipe[2]\(3),
      I4 => \pipe[2]\(4),
      I5 => \pipe[2]\(5),
      O => n_0_g6_b5
    );
g6_b50: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FF803FF003FF003"
    )
    port map (
      I0 => \pipe[2]\(0),
      I1 => \pipe[2]\(1),
      I2 => \pipe[2]\(2),
      I3 => \pipe[2]\(3),
      I4 => \pipe[2]\(4),
      I5 => \pipe[2]\(5),
      O => n_0_g6_b50
    );
g6_b51: unisim.vcomponents.LUT5
    generic map(
      INIT => X"3FE007FE"
    )
    port map (
      I0 => \pipe[2]\(1),
      I1 => \pipe[2]\(2),
      I2 => \pipe[2]\(3),
      I3 => \pipe[2]\(4),
      I4 => \pipe[2]\(5),
      O => n_0_g6_b51
    );
g6_b52: unisim.vcomponents.LUT5
    generic map(
      INIT => X"3FFFF800"
    )
    port map (
      I0 => \pipe[2]\(1),
      I1 => \pipe[2]\(2),
      I2 => \pipe[2]\(3),
      I3 => \pipe[2]\(4),
      I4 => \pipe[2]\(5),
      O => n_0_g6_b52
    );
g6_b53: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
    port map (
      I0 => \pipe[2]\(2),
      I1 => \pipe[2]\(3),
      I2 => \pipe[2]\(4),
      I3 => \pipe[2]\(5),
      O => n_0_g6_b53
    );
g6_b6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D2503E7B9044EAF1"
    )
    port map (
      I0 => \pipe[2]\(0),
      I1 => \pipe[2]\(1),
      I2 => \pipe[2]\(2),
      I3 => \pipe[2]\(3),
      I4 => \pipe[2]\(4),
      I5 => \pipe[2]\(5),
      O => n_0_g6_b6
    );
g6_b7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1E2C51630D0515CA"
    )
    port map (
      I0 => \pipe[2]\(0),
      I1 => \pipe[2]\(1),
      I2 => \pipe[2]\(2),
      I3 => \pipe[2]\(3),
      I4 => \pipe[2]\(4),
      I5 => \pipe[2]\(5),
      O => n_0_g6_b7
    );
g6_b8: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AB5FC999E0A4C778"
    )
    port map (
      I0 => \pipe[2]\(0),
      I1 => \pipe[2]\(1),
      I2 => \pipe[2]\(2),
      I3 => \pipe[2]\(3),
      I4 => \pipe[2]\(4),
      I5 => \pipe[2]\(5),
      O => n_0_g6_b8
    );
g6_b9: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B52EA885C7795188"
    )
    port map (
      I0 => \pipe[2]\(0),
      I1 => \pipe[2]\(1),
      I2 => \pipe[2]\(2),
      I3 => \pipe[2]\(3),
      I4 => \pipe[2]\(4),
      I5 => \pipe[2]\(5),
      O => n_0_g6_b9
    );
g7_b0: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E77DCE3DEDCC934F"
    )
    port map (
      I0 => \pipe[2]\(0),
      I1 => \pipe[2]\(1),
      I2 => \pipe[2]\(2),
      I3 => \pipe[2]\(3),
      I4 => \pipe[2]\(4),
      I5 => \pipe[2]\(5),
      O => n_0_g7_b0
    );
g7_b1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4A4A89376A9518E0"
    )
    port map (
      I0 => \pipe[2]\(0),
      I1 => \pipe[2]\(1),
      I2 => \pipe[2]\(2),
      I3 => \pipe[2]\(3),
      I4 => \pipe[2]\(4),
      I5 => \pipe[2]\(5),
      O => n_0_g7_b1
    );
g7_b10: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E32B13210760F224"
    )
    port map (
      I0 => \pipe[2]\(0),
      I1 => \pipe[2]\(1),
      I2 => \pipe[2]\(2),
      I3 => \pipe[2]\(3),
      I4 => \pipe[2]\(4),
      I5 => \pipe[2]\(5),
      O => n_0_g7_b10
    );
g7_b11: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6589FD06DBDEA6C2"
    )
    port map (
      I0 => \pipe[2]\(0),
      I1 => \pipe[2]\(1),
      I2 => \pipe[2]\(2),
      I3 => \pipe[2]\(3),
      I4 => \pipe[2]\(4),
      I5 => \pipe[2]\(5),
      O => n_0_g7_b11
    );
g7_b12: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DF36230980DC70FD"
    )
    port map (
      I0 => \pipe[2]\(0),
      I1 => \pipe[2]\(1),
      I2 => \pipe[2]\(2),
      I3 => \pipe[2]\(3),
      I4 => \pipe[2]\(4),
      I5 => \pipe[2]\(5),
      O => n_0_g7_b12
    );
g7_b13: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF32966C6FB0F66"
    )
    port map (
      I0 => \pipe[2]\(0),
      I1 => \pipe[2]\(1),
      I2 => \pipe[2]\(2),
      I3 => \pipe[2]\(3),
      I4 => \pipe[2]\(4),
      I5 => \pipe[2]\(5),
      O => n_0_g7_b13
    );
g7_b14: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E750E7E2FC293D32"
    )
    port map (
      I0 => \pipe[2]\(0),
      I1 => \pipe[2]\(1),
      I2 => \pipe[2]\(2),
      I3 => \pipe[2]\(3),
      I4 => \pipe[2]\(4),
      I5 => \pipe[2]\(5),
      O => n_0_g7_b14
    );
g7_b15: unisim.vcomponents.LUT6
    generic map(
      INIT => X"66854CE8E05B925C"
    )
    port map (
      I0 => \pipe[2]\(0),
      I1 => \pipe[2]\(1),
      I2 => \pipe[2]\(2),
      I3 => \pipe[2]\(3),
      I4 => \pipe[2]\(4),
      I5 => \pipe[2]\(5),
      O => n_0_g7_b15
    );
g7_b16: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FD5B086402E190B2"
    )
    port map (
      I0 => \pipe[2]\(0),
      I1 => \pipe[2]\(1),
      I2 => \pipe[2]\(2),
      I3 => \pipe[2]\(3),
      I4 => \pipe[2]\(4),
      I5 => \pipe[2]\(5),
      O => n_0_g7_b16
    );
g7_b17: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C3D8E34AE50FE34A"
    )
    port map (
      I0 => \pipe[2]\(0),
      I1 => \pipe[2]\(1),
      I2 => \pipe[2]\(2),
      I3 => \pipe[2]\(3),
      I4 => \pipe[2]\(4),
      I5 => \pipe[2]\(5),
      O => n_0_g7_b17
    );
g7_b18: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FB5DB36521AD05F"
    )
    port map (
      I0 => \pipe[2]\(0),
      I1 => \pipe[2]\(1),
      I2 => \pipe[2]\(2),
      I3 => \pipe[2]\(3),
      I4 => \pipe[2]\(4),
      I5 => \pipe[2]\(5),
      O => n_0_g7_b18
    );
g7_b19: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C478203948D72A57"
    )
    port map (
      I0 => \pipe[2]\(0),
      I1 => \pipe[2]\(1),
      I2 => \pipe[2]\(2),
      I3 => \pipe[2]\(3),
      I4 => \pipe[2]\(4),
      I5 => \pipe[2]\(5),
      O => n_0_g7_b19
    );
g7_b2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C54DAB23EE0BB597"
    )
    port map (
      I0 => \pipe[2]\(0),
      I1 => \pipe[2]\(1),
      I2 => \pipe[2]\(2),
      I3 => \pipe[2]\(3),
      I4 => \pipe[2]\(4),
      I5 => \pipe[2]\(5),
      O => n_0_g7_b2
    );
g7_b20: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7D564BB3DA78E3A2"
    )
    port map (
      I0 => \pipe[2]\(0),
      I1 => \pipe[2]\(1),
      I2 => \pipe[2]\(2),
      I3 => \pipe[2]\(3),
      I4 => \pipe[2]\(4),
      I5 => \pipe[2]\(5),
      O => n_0_g7_b20
    );
g7_b21: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AB18C175F24826FD"
    )
    port map (
      I0 => \pipe[2]\(0),
      I1 => \pipe[2]\(1),
      I2 => \pipe[2]\(2),
      I3 => \pipe[2]\(3),
      I4 => \pipe[2]\(4),
      I5 => \pipe[2]\(5),
      O => n_0_g7_b21
    );
g7_b22: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5F25D976E6A5AF65"
    )
    port map (
      I0 => \pipe[2]\(0),
      I1 => \pipe[2]\(1),
      I2 => \pipe[2]\(2),
      I3 => \pipe[2]\(3),
      I4 => \pipe[2]\(4),
      I5 => \pipe[2]\(5),
      O => n_0_g7_b22
    );
g7_b23: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8B5C371ECF994184"
    )
    port map (
      I0 => \pipe[2]\(0),
      I1 => \pipe[2]\(1),
      I2 => \pipe[2]\(2),
      I3 => \pipe[2]\(3),
      I4 => \pipe[2]\(4),
      I5 => \pipe[2]\(5),
      O => n_0_g7_b23
    );
g7_b24: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55B2E7701E8A1B6D"
    )
    port map (
      I0 => \pipe[2]\(0),
      I1 => \pipe[2]\(1),
      I2 => \pipe[2]\(2),
      I3 => \pipe[2]\(3),
      I4 => \pipe[2]\(4),
      I5 => \pipe[2]\(5),
      O => n_0_g7_b24
    );
g7_b25: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9D227FCB05A21837"
    )
    port map (
      I0 => \pipe[2]\(0),
      I1 => \pipe[2]\(1),
      I2 => \pipe[2]\(2),
      I3 => \pipe[2]\(3),
      I4 => \pipe[2]\(4),
      I5 => \pipe[2]\(5),
      O => n_0_g7_b25
    );
g7_b26: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4959CF456BE89C31"
    )
    port map (
      I0 => \pipe[2]\(0),
      I1 => \pipe[2]\(1),
      I2 => \pipe[2]\(2),
      I3 => \pipe[2]\(3),
      I4 => \pipe[2]\(4),
      I5 => \pipe[2]\(5),
      O => n_0_g7_b26
    );
g7_b27: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9124E0F197AC33F8"
    )
    port map (
      I0 => \pipe[2]\(0),
      I1 => \pipe[2]\(1),
      I2 => \pipe[2]\(2),
      I3 => \pipe[2]\(3),
      I4 => \pipe[2]\(4),
      I5 => \pipe[2]\(5),
      O => n_0_g7_b27
    );
g7_b28: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E1179311F61047E6"
    )
    port map (
      I0 => \pipe[2]\(0),
      I1 => \pipe[2]\(1),
      I2 => \pipe[2]\(2),
      I3 => \pipe[2]\(3),
      I4 => \pipe[2]\(4),
      I5 => \pipe[2]\(5),
      O => n_0_g7_b28
    );
g7_b29: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BAB6B0C684C46761"
    )
    port map (
      I0 => \pipe[2]\(0),
      I1 => \pipe[2]\(1),
      I2 => \pipe[2]\(2),
      I3 => \pipe[2]\(3),
      I4 => \pipe[2]\(4),
      I5 => \pipe[2]\(5),
      O => n_0_g7_b29
    );
g7_b3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"56F35F4F67144949"
    )
    port map (
      I0 => \pipe[2]\(0),
      I1 => \pipe[2]\(1),
      I2 => \pipe[2]\(2),
      I3 => \pipe[2]\(3),
      I4 => \pipe[2]\(4),
      I5 => \pipe[2]\(5),
      O => n_0_g7_b3
    );
g7_b30: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EBE1B3F133B62298"
    )
    port map (
      I0 => \pipe[2]\(0),
      I1 => \pipe[2]\(1),
      I2 => \pipe[2]\(2),
      I3 => \pipe[2]\(3),
      I4 => \pipe[2]\(4),
      I5 => \pipe[2]\(5),
      O => n_0_g7_b30
    );
g7_b31: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D68854177C7EB2FC"
    )
    port map (
      I0 => \pipe[2]\(0),
      I1 => \pipe[2]\(1),
      I2 => \pipe[2]\(2),
      I3 => \pipe[2]\(3),
      I4 => \pipe[2]\(4),
      I5 => \pipe[2]\(5),
      O => n_0_g7_b31
    );
g7_b32: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ED454B2DAE633967"
    )
    port map (
      I0 => \pipe[2]\(0),
      I1 => \pipe[2]\(1),
      I2 => \pipe[2]\(2),
      I3 => \pipe[2]\(3),
      I4 => \pipe[2]\(4),
      I5 => \pipe[2]\(5),
      O => n_0_g7_b32
    );
g7_b33: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F44FF1E9CA58F1C2"
    )
    port map (
      I0 => \pipe[2]\(0),
      I1 => \pipe[2]\(1),
      I2 => \pipe[2]\(2),
      I3 => \pipe[2]\(3),
      I4 => \pipe[2]\(4),
      I5 => \pipe[2]\(5),
      O => n_0_g7_b33
    );
g7_b34: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F93446D7955BB5D4"
    )
    port map (
      I0 => \pipe[2]\(0),
      I1 => \pipe[2]\(1),
      I2 => \pipe[2]\(2),
      I3 => \pipe[2]\(3),
      I4 => \pipe[2]\(4),
      I5 => \pipe[2]\(5),
      O => n_0_g7_b34
    );
g7_b35: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FE5390BBC42A0054"
    )
    port map (
      I0 => \pipe[2]\(0),
      I1 => \pipe[2]\(1),
      I2 => \pipe[2]\(2),
      I3 => \pipe[2]\(3),
      I4 => \pipe[2]\(4),
      I5 => \pipe[2]\(5),
      O => n_0_g7_b35
    );
g7_b36: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF9AB0D7EC5B7B89"
    )
    port map (
      I0 => \pipe[2]\(0),
      I1 => \pipe[2]\(1),
      I2 => \pipe[2]\(2),
      I3 => \pipe[2]\(3),
      I4 => \pipe[2]\(4),
      I5 => \pipe[2]\(5),
      O => n_0_g7_b36
    );
g7_b37: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55498F1AA39102BE"
    )
    port map (
      I0 => \pipe[2]\(0),
      I1 => \pipe[2]\(1),
      I2 => \pipe[2]\(2),
      I3 => \pipe[2]\(3),
      I4 => \pipe[2]\(4),
      I5 => \pipe[2]\(5),
      O => n_0_g7_b37
    );
g7_b38: unisim.vcomponents.LUT6
    generic map(
      INIT => X"555E1985532E9AB3"
    )
    port map (
      I0 => \pipe[2]\(0),
      I1 => \pipe[2]\(1),
      I2 => \pipe[2]\(2),
      I3 => \pipe[2]\(3),
      I4 => \pipe[2]\(4),
      I5 => \pipe[2]\(5),
      O => n_0_g7_b38
    );
g7_b39: unisim.vcomponents.LUT6
    generic map(
      INIT => X"111BA5A221EEF234"
    )
    port map (
      I0 => \pipe[2]\(0),
      I1 => \pipe[2]\(1),
      I2 => \pipe[2]\(2),
      I3 => \pipe[2]\(3),
      I4 => \pipe[2]\(4),
      I5 => \pipe[2]\(5),
      O => n_0_g7_b39
    );
g7_b4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"642DDD6F91F5402E"
    )
    port map (
      I0 => \pipe[2]\(0),
      I1 => \pipe[2]\(1),
      I2 => \pipe[2]\(2),
      I3 => \pipe[2]\(3),
      I4 => \pipe[2]\(4),
      I5 => \pipe[2]\(5),
      O => n_0_g7_b4
    );
g7_b40: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3933966BEA1B08CD"
    )
    port map (
      I0 => \pipe[2]\(0),
      I1 => \pipe[2]\(1),
      I2 => \pipe[2]\(2),
      I3 => \pipe[2]\(3),
      I4 => \pipe[2]\(4),
      I5 => \pipe[2]\(5),
      O => n_0_g7_b40
    );
g7_b41: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0BA38D4C1953F9A9"
    )
    port map (
      I0 => \pipe[2]\(0),
      I1 => \pipe[2]\(1),
      I2 => \pipe[2]\(2),
      I3 => \pipe[2]\(3),
      I4 => \pipe[2]\(4),
      I5 => \pipe[2]\(5),
      O => n_0_g7_b41
    );
g7_b42: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0769298FF8C952CE"
    )
    port map (
      I0 => \pipe[2]\(0),
      I1 => \pipe[2]\(1),
      I2 => \pipe[2]\(2),
      I3 => \pipe[2]\(3),
      I4 => \pipe[2]\(4),
      I5 => \pipe[2]\(5),
      O => n_0_g7_b42
    );
g7_b43: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E764A55292630F"
    )
    port map (
      I0 => \pipe[2]\(0),
      I1 => \pipe[2]\(1),
      I2 => \pipe[2]\(2),
      I3 => \pipe[2]\(3),
      I4 => \pipe[2]\(4),
      I5 => \pipe[2]\(5),
      O => n_0_g7_b43
    );
g7_b44: unisim.vcomponents.LUT6
    generic map(
      INIT => X"001F1C633649295A"
    )
    port map (
      I0 => \pipe[2]\(0),
      I1 => \pipe[2]\(1),
      I2 => \pipe[2]\(2),
      I3 => \pipe[2]\(3),
      I4 => \pipe[2]\(4),
      I5 => \pipe[2]\(5),
      O => n_0_g7_b44
    );
g7_b45: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FC1F0E38E739"
    )
    port map (
      I0 => \pipe[2]\(0),
      I1 => \pipe[2]\(1),
      I2 => \pipe[2]\(2),
      I3 => \pipe[2]\(3),
      I4 => \pipe[2]\(4),
      I5 => \pipe[2]\(5),
      O => n_0_g7_b45
    );
g7_b46: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000003FF01F81F07"
    )
    port map (
      I0 => \pipe[2]\(0),
      I1 => \pipe[2]\(1),
      I2 => \pipe[2]\(2),
      I3 => \pipe[2]\(3),
      I4 => \pipe[2]\(4),
      I5 => \pipe[2]\(5),
      O => n_0_g7_b46
    );
g7_b47: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAA5552AA55"
    )
    port map (
      I0 => \pipe[2]\(0),
      I1 => \pipe[2]\(1),
      I2 => \pipe[2]\(2),
      I3 => \pipe[2]\(3),
      I4 => \pipe[2]\(4),
      I5 => \pipe[2]\(5),
      O => n_0_g7_b47
    );
g7_b48: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCCCCCCC66633399"
    )
    port map (
      I0 => \pipe[2]\(0),
      I1 => \pipe[2]\(1),
      I2 => \pipe[2]\(2),
      I3 => \pipe[2]\(3),
      I4 => \pipe[2]\(4),
      I5 => \pipe[2]\(5),
      O => n_0_g7_b48
    );
g7_b49: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0F0F0F0787C3C1E"
    )
    port map (
      I0 => \pipe[2]\(0),
      I1 => \pipe[2]\(1),
      I2 => \pipe[2]\(2),
      I3 => \pipe[2]\(3),
      I4 => \pipe[2]\(4),
      I5 => \pipe[2]\(5),
      O => n_0_g7_b49
    );
g7_b5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1383E9829210DBC6"
    )
    port map (
      I0 => \pipe[2]\(0),
      I1 => \pipe[2]\(1),
      I2 => \pipe[2]\(2),
      I3 => \pipe[2]\(3),
      I4 => \pipe[2]\(4),
      I5 => \pipe[2]\(5),
      O => n_0_g7_b5
    );
g7_b50: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00FF007F803FE0"
    )
    port map (
      I0 => \pipe[2]\(0),
      I1 => \pipe[2]\(1),
      I2 => \pipe[2]\(2),
      I3 => \pipe[2]\(3),
      I4 => \pipe[2]\(4),
      I5 => \pipe[2]\(5),
      O => n_0_g7_b50
    );
g7_b51: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF00007FFFC000"
    )
    port map (
      I0 => \pipe[2]\(0),
      I1 => \pipe[2]\(1),
      I2 => \pipe[2]\(2),
      I3 => \pipe[2]\(3),
      I4 => \pipe[2]\(4),
      I5 => \pipe[2]\(5),
      O => n_0_g7_b51
    );
g7_b52: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF80000000"
    )
    port map (
      I0 => \pipe[2]\(0),
      I1 => \pipe[2]\(1),
      I2 => \pipe[2]\(2),
      I3 => \pipe[2]\(3),
      I4 => \pipe[2]\(4),
      I5 => \pipe[2]\(5),
      O => n_0_g7_b52
    );
g7_b6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E2DC1D6EB2184FD0"
    )
    port map (
      I0 => \pipe[2]\(0),
      I1 => \pipe[2]\(1),
      I2 => \pipe[2]\(2),
      I3 => \pipe[2]\(3),
      I4 => \pipe[2]\(4),
      I5 => \pipe[2]\(5),
      O => n_0_g7_b6
    );
g7_b7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"64BD3B6E06803F36"
    )
    port map (
      I0 => \pipe[2]\(0),
      I1 => \pipe[2]\(1),
      I2 => \pipe[2]\(2),
      I3 => \pipe[2]\(3),
      I4 => \pipe[2]\(4),
      I5 => \pipe[2]\(5),
      O => n_0_g7_b7
    );
g7_b8: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F33675C30BC0EB2B"
    )
    port map (
      I0 => \pipe[2]\(0),
      I1 => \pipe[2]\(1),
      I2 => \pipe[2]\(2),
      I3 => \pipe[2]\(3),
      I4 => \pipe[2]\(4),
      I5 => \pipe[2]\(5),
      O => n_0_g7_b8
    );
g7_b9: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2695766856088998"
    )
    port map (
      I0 => \pipe[2]\(0),
      I1 => \pipe[2]\(1),
      I2 => \pipe[2]\(2),
      I3 => \pipe[2]\(3),
      I4 => \pipe[2]\(4),
      I5 => \pipe[2]\(5),
      O => n_0_g7_b9
    );
\g_rom_table_lat1.i_extra_delay/i_pipe/opt_has_pipe.first_q[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
    port map (
      I0 => a(0),
      I1 => \g_rom_table_lat1.i_extra_delay/i_pipe/first_q\(0),
      I2 => ce,
      O => p_0_in(0)
    );
\g_rom_table_lat1.i_extra_delay/i_pipe/opt_has_pipe.first_q[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
    port map (
      I0 => a(1),
      I1 => \g_rom_table_lat1.i_extra_delay/i_pipe/first_q\(1),
      I2 => ce,
      O => p_0_in(1)
    );
\g_rom_table_lat1.i_extra_delay/i_pipe/opt_has_pipe.first_q[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
    port map (
      I0 => a(2),
      I1 => \g_rom_table_lat1.i_extra_delay/i_pipe/first_q\(2),
      I2 => ce,
      O => p_0_in(2)
    );
\g_rom_table_lat1.i_extra_delay/i_pipe/opt_has_pipe.first_q[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
    port map (
      I0 => a(3),
      I1 => \g_rom_table_lat1.i_extra_delay/i_pipe/first_q\(3),
      I2 => ce,
      O => p_0_in(3)
    );
\g_rom_table_lat1.i_extra_delay/i_pipe/opt_has_pipe.first_q[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
    port map (
      I0 => a(4),
      I1 => \g_rom_table_lat1.i_extra_delay/i_pipe/first_q\(4),
      I2 => ce,
      O => p_0_in(4)
    );
\g_rom_table_lat1.i_extra_delay/i_pipe/opt_has_pipe.first_q[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
    port map (
      I0 => a(5),
      I1 => \g_rom_table_lat1.i_extra_delay/i_pipe/first_q\(5),
      I2 => ce,
      O => p_0_in(5)
    );
\g_rom_table_lat1.i_extra_delay/i_pipe/opt_has_pipe.first_q[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
    port map (
      I0 => a(6),
      I1 => \g_rom_table_lat1.i_extra_delay/i_pipe/first_q\(6),
      I2 => ce,
      O => p_0_in(6)
    );
\g_rom_table_lat1.i_extra_delay/i_pipe/opt_has_pipe.first_q[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
    port map (
      I0 => a(7),
      I1 => \g_rom_table_lat1.i_extra_delay/i_pipe/first_q\(7),
      I2 => ce,
      O => p_0_in(7)
    );
\g_rom_table_lat1.i_extra_delay/i_pipe/opt_has_pipe.first_q[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
    port map (
      I0 => a(8),
      I1 => \g_rom_table_lat1.i_extra_delay/i_pipe/first_q\(8),
      I2 => ce,
      O => p_0_in(8)
    );
\g_rom_table_lat1.i_extra_delay/i_pipe/opt_has_pipe.first_q_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => \<const1>\,
      D => p_0_in(0),
      Q => \g_rom_table_lat1.i_extra_delay/i_pipe/first_q\(0),
      R => \<const0>\
    );
\g_rom_table_lat1.i_extra_delay/i_pipe/opt_has_pipe.first_q_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => \<const1>\,
      D => p_0_in(1),
      Q => \g_rom_table_lat1.i_extra_delay/i_pipe/first_q\(1),
      R => \<const0>\
    );
\g_rom_table_lat1.i_extra_delay/i_pipe/opt_has_pipe.first_q_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => \<const1>\,
      D => p_0_in(2),
      Q => \g_rom_table_lat1.i_extra_delay/i_pipe/first_q\(2),
      R => \<const0>\
    );
\g_rom_table_lat1.i_extra_delay/i_pipe/opt_has_pipe.first_q_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => \<const1>\,
      D => p_0_in(3),
      Q => \g_rom_table_lat1.i_extra_delay/i_pipe/first_q\(3),
      R => \<const0>\
    );
\g_rom_table_lat1.i_extra_delay/i_pipe/opt_has_pipe.first_q_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => \<const1>\,
      D => p_0_in(4),
      Q => \g_rom_table_lat1.i_extra_delay/i_pipe/first_q\(4),
      R => \<const0>\
    );
\g_rom_table_lat1.i_extra_delay/i_pipe/opt_has_pipe.first_q_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => \<const1>\,
      D => p_0_in(5),
      Q => \g_rom_table_lat1.i_extra_delay/i_pipe/first_q\(5),
      R => \<const0>\
    );
\g_rom_table_lat1.i_extra_delay/i_pipe/opt_has_pipe.first_q_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => \<const1>\,
      D => p_0_in(6),
      Q => \g_rom_table_lat1.i_extra_delay/i_pipe/first_q\(6),
      R => \<const0>\
    );
\g_rom_table_lat1.i_extra_delay/i_pipe/opt_has_pipe.first_q_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => \<const1>\,
      D => p_0_in(7),
      Q => \g_rom_table_lat1.i_extra_delay/i_pipe/first_q\(7),
      R => \<const0>\
    );
\g_rom_table_lat1.i_extra_delay/i_pipe/opt_has_pipe.first_q_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => \<const1>\,
      D => p_0_in(8),
      Q => \g_rom_table_lat1.i_extra_delay/i_pipe/first_q\(8),
      R => \<const0>\
    );
\g_rom_table_lat1.i_extra_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => ce,
      D => \g_rom_table_lat1.i_extra_delay/i_pipe/first_q\(0),
      Q => \pipe[2]\(0),
      R => \<const0>\
    );
\g_rom_table_lat1.i_extra_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => ce,
      D => \g_rom_table_lat1.i_extra_delay/i_pipe/first_q\(1),
      Q => \pipe[2]\(1),
      R => \<const0>\
    );
\g_rom_table_lat1.i_extra_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => ce,
      D => \g_rom_table_lat1.i_extra_delay/i_pipe/first_q\(2),
      Q => \pipe[2]\(2),
      R => \<const0>\
    );
\g_rom_table_lat1.i_extra_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => ce,
      D => \g_rom_table_lat1.i_extra_delay/i_pipe/first_q\(3),
      Q => \pipe[2]\(3),
      R => \<const0>\
    );
\g_rom_table_lat1.i_extra_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => ce,
      D => \g_rom_table_lat1.i_extra_delay/i_pipe/first_q\(4),
      Q => \pipe[2]\(4),
      R => \<const0>\
    );
\g_rom_table_lat1.i_extra_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => ce,
      D => \g_rom_table_lat1.i_extra_delay/i_pipe/first_q\(5),
      Q => \pipe[2]\(5),
      R => \<const0>\
    );
\g_rom_table_lat1.i_extra_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => ce,
      D => \g_rom_table_lat1.i_extra_delay/i_pipe/first_q\(6),
      Q => \pipe[2]\(6),
      R => \<const0>\
    );
\g_rom_table_lat1.i_extra_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => ce,
      D => \g_rom_table_lat1.i_extra_delay/i_pipe/first_q\(7),
      Q => \pipe[2]\(7),
      R => \<const0>\
    );
\g_rom_table_lat1.i_extra_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => ce,
      D => \g_rom_table_lat1.i_extra_delay/i_pipe/first_q\(8),
      Q => \pipe[2]\(8),
      R => \<const0>\
    );
\g_rom_table_lat1.mem[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
    port map (
      I0 => \n_0_g_rom_table_lat1.mem_reg[0]_i_2\,
      I1 => \n_0_g_rom_table_lat1.mem_reg[0]_i_3\,
      I2 => \pipe[2]\(8),
      I3 => \n_0_g_rom_table_lat1.mem_reg[0]_i_4\,
      I4 => \pipe[2]\(7),
      I5 => \n_0_g_rom_table_lat1.mem_reg[0]_i_5\,
      O => \n_0_g_rom_table_lat1.mem[0]_i_1\
    );
\g_rom_table_lat1.mem[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
    port map (
      I0 => \n_0_g_rom_table_lat1.mem_reg[10]_i_2\,
      I1 => \n_0_g_rom_table_lat1.mem_reg[10]_i_3\,
      I2 => \pipe[2]\(8),
      I3 => \n_0_g_rom_table_lat1.mem_reg[10]_i_4\,
      I4 => \pipe[2]\(7),
      I5 => \n_0_g_rom_table_lat1.mem_reg[10]_i_5\,
      O => \n_0_g_rom_table_lat1.mem[10]_i_1\
    );
\g_rom_table_lat1.mem[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
    port map (
      I0 => \n_0_g_rom_table_lat1.mem_reg[11]_i_2\,
      I1 => \n_0_g_rom_table_lat1.mem_reg[11]_i_3\,
      I2 => \pipe[2]\(8),
      I3 => \n_0_g_rom_table_lat1.mem_reg[11]_i_4\,
      I4 => \pipe[2]\(7),
      I5 => \n_0_g_rom_table_lat1.mem_reg[11]_i_5\,
      O => \n_0_g_rom_table_lat1.mem[11]_i_1\
    );
\g_rom_table_lat1.mem[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
    port map (
      I0 => \n_0_g_rom_table_lat1.mem_reg[12]_i_2\,
      I1 => \n_0_g_rom_table_lat1.mem_reg[12]_i_3\,
      I2 => \pipe[2]\(8),
      I3 => \n_0_g_rom_table_lat1.mem_reg[12]_i_4\,
      I4 => \pipe[2]\(7),
      I5 => \n_0_g_rom_table_lat1.mem_reg[12]_i_5\,
      O => \n_0_g_rom_table_lat1.mem[12]_i_1\
    );
\g_rom_table_lat1.mem[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
    port map (
      I0 => \n_0_g_rom_table_lat1.mem_reg[13]_i_2\,
      I1 => \n_0_g_rom_table_lat1.mem_reg[13]_i_3\,
      I2 => \pipe[2]\(8),
      I3 => \n_0_g_rom_table_lat1.mem_reg[13]_i_4\,
      I4 => \pipe[2]\(7),
      I5 => \n_0_g_rom_table_lat1.mem_reg[13]_i_5\,
      O => \n_0_g_rom_table_lat1.mem[13]_i_1\
    );
\g_rom_table_lat1.mem[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
    port map (
      I0 => \n_0_g_rom_table_lat1.mem_reg[14]_i_2\,
      I1 => \n_0_g_rom_table_lat1.mem_reg[14]_i_3\,
      I2 => \pipe[2]\(8),
      I3 => \n_0_g_rom_table_lat1.mem_reg[14]_i_4\,
      I4 => \pipe[2]\(7),
      I5 => \n_0_g_rom_table_lat1.mem_reg[14]_i_5\,
      O => \n_0_g_rom_table_lat1.mem[14]_i_1\
    );
\g_rom_table_lat1.mem[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
    port map (
      I0 => \n_0_g_rom_table_lat1.mem_reg[15]_i_2\,
      I1 => \n_0_g_rom_table_lat1.mem_reg[15]_i_3\,
      I2 => \pipe[2]\(8),
      I3 => \n_0_g_rom_table_lat1.mem_reg[15]_i_4\,
      I4 => \pipe[2]\(7),
      I5 => \n_0_g_rom_table_lat1.mem_reg[15]_i_5\,
      O => \n_0_g_rom_table_lat1.mem[15]_i_1\
    );
\g_rom_table_lat1.mem[16]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
    port map (
      I0 => \n_0_g_rom_table_lat1.mem_reg[16]_i_2\,
      I1 => \n_0_g_rom_table_lat1.mem_reg[16]_i_3\,
      I2 => \pipe[2]\(8),
      I3 => \n_0_g_rom_table_lat1.mem_reg[16]_i_4\,
      I4 => \pipe[2]\(7),
      I5 => \n_0_g_rom_table_lat1.mem_reg[16]_i_5\,
      O => \n_0_g_rom_table_lat1.mem[16]_i_1\
    );
\g_rom_table_lat1.mem[17]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
    port map (
      I0 => \n_0_g_rom_table_lat1.mem_reg[17]_i_2\,
      I1 => \n_0_g_rom_table_lat1.mem_reg[17]_i_3\,
      I2 => \pipe[2]\(8),
      I3 => \n_0_g_rom_table_lat1.mem_reg[17]_i_4\,
      I4 => \pipe[2]\(7),
      I5 => \n_0_g_rom_table_lat1.mem_reg[17]_i_5\,
      O => \n_0_g_rom_table_lat1.mem[17]_i_1\
    );
\g_rom_table_lat1.mem[18]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
    port map (
      I0 => \n_0_g_rom_table_lat1.mem_reg[18]_i_2\,
      I1 => \n_0_g_rom_table_lat1.mem_reg[18]_i_3\,
      I2 => \pipe[2]\(8),
      I3 => \n_0_g_rom_table_lat1.mem_reg[18]_i_4\,
      I4 => \pipe[2]\(7),
      I5 => \n_0_g_rom_table_lat1.mem_reg[18]_i_5\,
      O => \n_0_g_rom_table_lat1.mem[18]_i_1\
    );
\g_rom_table_lat1.mem[19]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
    port map (
      I0 => \n_0_g_rom_table_lat1.mem_reg[19]_i_2\,
      I1 => \n_0_g_rom_table_lat1.mem_reg[19]_i_3\,
      I2 => \pipe[2]\(8),
      I3 => \n_0_g_rom_table_lat1.mem_reg[19]_i_4\,
      I4 => \pipe[2]\(7),
      I5 => \n_0_g_rom_table_lat1.mem_reg[19]_i_5\,
      O => \n_0_g_rom_table_lat1.mem[19]_i_1\
    );
\g_rom_table_lat1.mem[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
    port map (
      I0 => \n_0_g_rom_table_lat1.mem_reg[1]_i_2\,
      I1 => \n_0_g_rom_table_lat1.mem_reg[1]_i_3\,
      I2 => \pipe[2]\(8),
      I3 => \n_0_g_rom_table_lat1.mem_reg[1]_i_4\,
      I4 => \pipe[2]\(7),
      I5 => \n_0_g_rom_table_lat1.mem_reg[1]_i_5\,
      O => \n_0_g_rom_table_lat1.mem[1]_i_1\
    );
\g_rom_table_lat1.mem[20]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
    port map (
      I0 => \n_0_g_rom_table_lat1.mem_reg[20]_i_2\,
      I1 => \n_0_g_rom_table_lat1.mem_reg[20]_i_3\,
      I2 => \pipe[2]\(8),
      I3 => \n_0_g_rom_table_lat1.mem_reg[20]_i_4\,
      I4 => \pipe[2]\(7),
      I5 => \n_0_g_rom_table_lat1.mem_reg[20]_i_5\,
      O => \n_0_g_rom_table_lat1.mem[20]_i_1\
    );
\g_rom_table_lat1.mem[21]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
    port map (
      I0 => \n_0_g_rom_table_lat1.mem_reg[21]_i_2\,
      I1 => \n_0_g_rom_table_lat1.mem_reg[21]_i_3\,
      I2 => \pipe[2]\(8),
      I3 => \n_0_g_rom_table_lat1.mem_reg[21]_i_4\,
      I4 => \pipe[2]\(7),
      I5 => \n_0_g_rom_table_lat1.mem_reg[21]_i_5\,
      O => \n_0_g_rom_table_lat1.mem[21]_i_1\
    );
\g_rom_table_lat1.mem[22]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
    port map (
      I0 => \n_0_g_rom_table_lat1.mem_reg[22]_i_2\,
      I1 => \n_0_g_rom_table_lat1.mem_reg[22]_i_3\,
      I2 => \pipe[2]\(8),
      I3 => \n_0_g_rom_table_lat1.mem_reg[22]_i_4\,
      I4 => \pipe[2]\(7),
      I5 => \n_0_g_rom_table_lat1.mem_reg[22]_i_5\,
      O => \n_0_g_rom_table_lat1.mem[22]_i_1\
    );
\g_rom_table_lat1.mem[23]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
    port map (
      I0 => \n_0_g_rom_table_lat1.mem_reg[23]_i_2\,
      I1 => \n_0_g_rom_table_lat1.mem_reg[23]_i_3\,
      I2 => \pipe[2]\(8),
      I3 => \n_0_g_rom_table_lat1.mem_reg[23]_i_4\,
      I4 => \pipe[2]\(7),
      I5 => \n_0_g_rom_table_lat1.mem_reg[23]_i_5\,
      O => \n_0_g_rom_table_lat1.mem[23]_i_1\
    );
\g_rom_table_lat1.mem[24]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
    port map (
      I0 => \n_0_g_rom_table_lat1.mem_reg[24]_i_2\,
      I1 => \n_0_g_rom_table_lat1.mem_reg[24]_i_3\,
      I2 => \pipe[2]\(8),
      I3 => \n_0_g_rom_table_lat1.mem_reg[24]_i_4\,
      I4 => \pipe[2]\(7),
      I5 => \n_0_g_rom_table_lat1.mem_reg[24]_i_5\,
      O => \n_0_g_rom_table_lat1.mem[24]_i_1\
    );
\g_rom_table_lat1.mem[25]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
    port map (
      I0 => \n_0_g_rom_table_lat1.mem_reg[25]_i_2\,
      I1 => \n_0_g_rom_table_lat1.mem_reg[25]_i_3\,
      I2 => \pipe[2]\(8),
      I3 => \n_0_g_rom_table_lat1.mem_reg[25]_i_4\,
      I4 => \pipe[2]\(7),
      I5 => \n_0_g_rom_table_lat1.mem_reg[25]_i_5\,
      O => \n_0_g_rom_table_lat1.mem[25]_i_1\
    );
\g_rom_table_lat1.mem[26]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
    port map (
      I0 => \n_0_g_rom_table_lat1.mem_reg[26]_i_2\,
      I1 => \n_0_g_rom_table_lat1.mem_reg[26]_i_3\,
      I2 => \pipe[2]\(8),
      I3 => \n_0_g_rom_table_lat1.mem_reg[26]_i_4\,
      I4 => \pipe[2]\(7),
      I5 => \n_0_g_rom_table_lat1.mem_reg[26]_i_5\,
      O => \n_0_g_rom_table_lat1.mem[26]_i_1\
    );
\g_rom_table_lat1.mem[27]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
    port map (
      I0 => \n_0_g_rom_table_lat1.mem_reg[27]_i_2\,
      I1 => \n_0_g_rom_table_lat1.mem_reg[27]_i_3\,
      I2 => \pipe[2]\(8),
      I3 => \n_0_g_rom_table_lat1.mem_reg[27]_i_4\,
      I4 => \pipe[2]\(7),
      I5 => \n_0_g_rom_table_lat1.mem_reg[27]_i_5\,
      O => \n_0_g_rom_table_lat1.mem[27]_i_1\
    );
\g_rom_table_lat1.mem[28]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
    port map (
      I0 => \n_0_g_rom_table_lat1.mem_reg[28]_i_2\,
      I1 => \n_0_g_rom_table_lat1.mem_reg[28]_i_3\,
      I2 => \pipe[2]\(8),
      I3 => \n_0_g_rom_table_lat1.mem_reg[28]_i_4\,
      I4 => \pipe[2]\(7),
      I5 => \n_0_g_rom_table_lat1.mem_reg[28]_i_5\,
      O => \n_0_g_rom_table_lat1.mem[28]_i_1\
    );
\g_rom_table_lat1.mem[29]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
    port map (
      I0 => \n_0_g_rom_table_lat1.mem_reg[29]_i_2\,
      I1 => \n_0_g_rom_table_lat1.mem_reg[29]_i_3\,
      I2 => \pipe[2]\(8),
      I3 => \n_0_g_rom_table_lat1.mem_reg[29]_i_4\,
      I4 => \pipe[2]\(7),
      I5 => \n_0_g_rom_table_lat1.mem_reg[29]_i_5\,
      O => \n_0_g_rom_table_lat1.mem[29]_i_1\
    );
\g_rom_table_lat1.mem[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
    port map (
      I0 => \n_0_g_rom_table_lat1.mem_reg[2]_i_2\,
      I1 => \n_0_g_rom_table_lat1.mem_reg[2]_i_3\,
      I2 => \pipe[2]\(8),
      I3 => \n_0_g_rom_table_lat1.mem_reg[2]_i_4\,
      I4 => \pipe[2]\(7),
      I5 => \n_0_g_rom_table_lat1.mem_reg[2]_i_5\,
      O => \n_0_g_rom_table_lat1.mem[2]_i_1\
    );
\g_rom_table_lat1.mem[30]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
    port map (
      I0 => \n_0_g_rom_table_lat1.mem_reg[30]_i_2\,
      I1 => \n_0_g_rom_table_lat1.mem_reg[30]_i_3\,
      I2 => \pipe[2]\(8),
      I3 => \n_0_g_rom_table_lat1.mem_reg[30]_i_4\,
      I4 => \pipe[2]\(7),
      I5 => \n_0_g_rom_table_lat1.mem_reg[30]_i_5\,
      O => \n_0_g_rom_table_lat1.mem[30]_i_1\
    );
\g_rom_table_lat1.mem[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
    port map (
      I0 => \n_0_g_rom_table_lat1.mem_reg[31]_i_2\,
      I1 => \n_0_g_rom_table_lat1.mem_reg[31]_i_3\,
      I2 => \pipe[2]\(8),
      I3 => \n_0_g_rom_table_lat1.mem_reg[31]_i_4\,
      I4 => \pipe[2]\(7),
      I5 => \n_0_g_rom_table_lat1.mem_reg[31]_i_5\,
      O => \n_0_g_rom_table_lat1.mem[31]_i_1\
    );
\g_rom_table_lat1.mem[32]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
    port map (
      I0 => \n_0_g_rom_table_lat1.mem_reg[32]_i_2\,
      I1 => \n_0_g_rom_table_lat1.mem_reg[32]_i_3\,
      I2 => \pipe[2]\(8),
      I3 => \n_0_g_rom_table_lat1.mem_reg[32]_i_4\,
      I4 => \pipe[2]\(7),
      I5 => \n_0_g_rom_table_lat1.mem_reg[32]_i_5\,
      O => \n_0_g_rom_table_lat1.mem[32]_i_1\
    );
\g_rom_table_lat1.mem[33]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
    port map (
      I0 => \n_0_g_rom_table_lat1.mem_reg[33]_i_2\,
      I1 => \n_0_g_rom_table_lat1.mem_reg[33]_i_3\,
      I2 => \pipe[2]\(8),
      I3 => \n_0_g_rom_table_lat1.mem_reg[33]_i_4\,
      I4 => \pipe[2]\(7),
      I5 => \n_0_g_rom_table_lat1.mem_reg[33]_i_5\,
      O => \n_0_g_rom_table_lat1.mem[33]_i_1\
    );
\g_rom_table_lat1.mem[34]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
    port map (
      I0 => \n_0_g_rom_table_lat1.mem_reg[34]_i_2\,
      I1 => \n_0_g_rom_table_lat1.mem_reg[34]_i_3\,
      I2 => \pipe[2]\(8),
      I3 => \n_0_g_rom_table_lat1.mem_reg[34]_i_4\,
      I4 => \pipe[2]\(7),
      I5 => \n_0_g_rom_table_lat1.mem_reg[34]_i_5\,
      O => \n_0_g_rom_table_lat1.mem[34]_i_1\
    );
\g_rom_table_lat1.mem[35]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
    port map (
      I0 => \n_0_g_rom_table_lat1.mem_reg[35]_i_2\,
      I1 => \n_0_g_rom_table_lat1.mem_reg[35]_i_3\,
      I2 => \pipe[2]\(8),
      I3 => \n_0_g_rom_table_lat1.mem_reg[35]_i_4\,
      I4 => \pipe[2]\(7),
      I5 => \n_0_g_rom_table_lat1.mem_reg[35]_i_5\,
      O => \n_0_g_rom_table_lat1.mem[35]_i_1\
    );
\g_rom_table_lat1.mem[36]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
    port map (
      I0 => \n_0_g_rom_table_lat1.mem_reg[36]_i_2\,
      I1 => \n_0_g_rom_table_lat1.mem_reg[36]_i_3\,
      I2 => \pipe[2]\(8),
      I3 => \n_0_g_rom_table_lat1.mem_reg[36]_i_4\,
      I4 => \pipe[2]\(7),
      I5 => \n_0_g_rom_table_lat1.mem_reg[36]_i_5\,
      O => \n_0_g_rom_table_lat1.mem[36]_i_1\
    );
\g_rom_table_lat1.mem[37]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
    port map (
      I0 => \n_0_g_rom_table_lat1.mem_reg[37]_i_2\,
      I1 => \n_0_g_rom_table_lat1.mem_reg[37]_i_3\,
      I2 => \pipe[2]\(8),
      I3 => \n_0_g_rom_table_lat1.mem_reg[37]_i_4\,
      I4 => \pipe[2]\(7),
      I5 => \n_0_g_rom_table_lat1.mem_reg[37]_i_5\,
      O => \n_0_g_rom_table_lat1.mem[37]_i_1\
    );
\g_rom_table_lat1.mem[38]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
    port map (
      I0 => \n_0_g_rom_table_lat1.mem_reg[38]_i_2\,
      I1 => \n_0_g_rom_table_lat1.mem_reg[38]_i_3\,
      I2 => \pipe[2]\(8),
      I3 => \n_0_g_rom_table_lat1.mem_reg[38]_i_4\,
      I4 => \pipe[2]\(7),
      I5 => \n_0_g_rom_table_lat1.mem_reg[38]_i_5\,
      O => \n_0_g_rom_table_lat1.mem[38]_i_1\
    );
\g_rom_table_lat1.mem[39]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
    port map (
      I0 => \n_0_g_rom_table_lat1.mem_reg[39]_i_2\,
      I1 => \n_0_g_rom_table_lat1.mem_reg[39]_i_3\,
      I2 => \pipe[2]\(8),
      I3 => \n_0_g_rom_table_lat1.mem_reg[39]_i_4\,
      I4 => \pipe[2]\(7),
      I5 => \n_0_g_rom_table_lat1.mem_reg[39]_i_5\,
      O => \n_0_g_rom_table_lat1.mem[39]_i_1\
    );
\g_rom_table_lat1.mem[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
    port map (
      I0 => \n_0_g_rom_table_lat1.mem_reg[3]_i_2\,
      I1 => \n_0_g_rom_table_lat1.mem_reg[3]_i_3\,
      I2 => \pipe[2]\(8),
      I3 => \n_0_g_rom_table_lat1.mem_reg[3]_i_4\,
      I4 => \pipe[2]\(7),
      I5 => \n_0_g_rom_table_lat1.mem_reg[3]_i_5\,
      O => \n_0_g_rom_table_lat1.mem[3]_i_1\
    );
\g_rom_table_lat1.mem[40]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
    port map (
      I0 => \n_0_g_rom_table_lat1.mem_reg[40]_i_2\,
      I1 => \n_0_g_rom_table_lat1.mem_reg[40]_i_3\,
      I2 => \pipe[2]\(8),
      I3 => \n_0_g_rom_table_lat1.mem_reg[40]_i_4\,
      I4 => \pipe[2]\(7),
      I5 => \n_0_g_rom_table_lat1.mem_reg[40]_i_5\,
      O => \n_0_g_rom_table_lat1.mem[40]_i_1\
    );
\g_rom_table_lat1.mem[41]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
    port map (
      I0 => \n_0_g_rom_table_lat1.mem_reg[41]_i_2\,
      I1 => \n_0_g_rom_table_lat1.mem_reg[41]_i_3\,
      I2 => \pipe[2]\(8),
      I3 => \n_0_g_rom_table_lat1.mem_reg[41]_i_4\,
      I4 => \pipe[2]\(7),
      I5 => \n_0_g_rom_table_lat1.mem_reg[41]_i_5\,
      O => \n_0_g_rom_table_lat1.mem[41]_i_1\
    );
\g_rom_table_lat1.mem[42]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
    port map (
      I0 => \n_0_g_rom_table_lat1.mem_reg[42]_i_2\,
      I1 => \n_0_g_rom_table_lat1.mem_reg[42]_i_3\,
      I2 => \pipe[2]\(8),
      I3 => \n_0_g_rom_table_lat1.mem_reg[42]_i_4\,
      I4 => \pipe[2]\(7),
      I5 => \n_0_g_rom_table_lat1.mem_reg[42]_i_5\,
      O => \n_0_g_rom_table_lat1.mem[42]_i_1\
    );
\g_rom_table_lat1.mem[43]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
    port map (
      I0 => \n_0_g_rom_table_lat1.mem_reg[43]_i_2\,
      I1 => \n_0_g_rom_table_lat1.mem_reg[43]_i_3\,
      I2 => \pipe[2]\(8),
      I3 => \n_0_g_rom_table_lat1.mem_reg[43]_i_4\,
      I4 => \pipe[2]\(7),
      I5 => \n_0_g_rom_table_lat1.mem_reg[43]_i_5\,
      O => \n_0_g_rom_table_lat1.mem[43]_i_1\
    );
\g_rom_table_lat1.mem[44]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
    port map (
      I0 => \n_0_g_rom_table_lat1.mem_reg[44]_i_2\,
      I1 => \n_0_g_rom_table_lat1.mem_reg[44]_i_3\,
      I2 => \pipe[2]\(8),
      I3 => \n_0_g_rom_table_lat1.mem_reg[44]_i_4\,
      I4 => \pipe[2]\(7),
      I5 => \n_0_g_rom_table_lat1.mem_reg[44]_i_5\,
      O => \n_0_g_rom_table_lat1.mem[44]_i_1\
    );
\g_rom_table_lat1.mem[45]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
    port map (
      I0 => \n_0_g_rom_table_lat1.mem_reg[45]_i_2\,
      I1 => \n_0_g_rom_table_lat1.mem_reg[45]_i_3\,
      I2 => \pipe[2]\(8),
      I3 => \n_0_g_rom_table_lat1.mem_reg[45]_i_4\,
      I4 => \pipe[2]\(7),
      I5 => \n_0_g_rom_table_lat1.mem_reg[45]_i_5\,
      O => \n_0_g_rom_table_lat1.mem[45]_i_1\
    );
\g_rom_table_lat1.mem[46]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
    port map (
      I0 => \n_0_g_rom_table_lat1.mem_reg[46]_i_2\,
      I1 => \n_0_g_rom_table_lat1.mem_reg[46]_i_3\,
      I2 => \pipe[2]\(8),
      I3 => \n_0_g_rom_table_lat1.mem_reg[46]_i_4\,
      I4 => \pipe[2]\(7),
      I5 => \n_0_g_rom_table_lat1.mem_reg[46]_i_5\,
      O => \n_0_g_rom_table_lat1.mem[46]_i_1\
    );
\g_rom_table_lat1.mem[47]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
    port map (
      I0 => \n_0_g_rom_table_lat1.mem_reg[47]_i_2\,
      I1 => \n_0_g_rom_table_lat1.mem_reg[47]_i_3\,
      I2 => \pipe[2]\(8),
      I3 => \n_0_g_rom_table_lat1.mem_reg[47]_i_4\,
      I4 => \pipe[2]\(7),
      I5 => \n_0_g_rom_table_lat1.mem_reg[47]_i_5\,
      O => \n_0_g_rom_table_lat1.mem[47]_i_1\
    );
\g_rom_table_lat1.mem[48]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
    port map (
      I0 => \n_0_g_rom_table_lat1.mem_reg[48]_i_2\,
      I1 => \n_0_g_rom_table_lat1.mem_reg[48]_i_3\,
      I2 => \pipe[2]\(8),
      I3 => \n_0_g_rom_table_lat1.mem_reg[48]_i_4\,
      I4 => \pipe[2]\(7),
      I5 => \n_0_g_rom_table_lat1.mem_reg[48]_i_5\,
      O => \n_0_g_rom_table_lat1.mem[48]_i_1\
    );
\g_rom_table_lat1.mem[49]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
    port map (
      I0 => \n_0_g_rom_table_lat1.mem_reg[49]_i_2\,
      I1 => \n_0_g_rom_table_lat1.mem_reg[49]_i_3\,
      I2 => \pipe[2]\(8),
      I3 => \n_0_g_rom_table_lat1.mem_reg[49]_i_4\,
      I4 => \pipe[2]\(7),
      I5 => \n_0_g_rom_table_lat1.mem_reg[49]_i_5\,
      O => \n_0_g_rom_table_lat1.mem[49]_i_1\
    );
\g_rom_table_lat1.mem[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
    port map (
      I0 => \n_0_g_rom_table_lat1.mem_reg[4]_i_2\,
      I1 => \n_0_g_rom_table_lat1.mem_reg[4]_i_3\,
      I2 => \pipe[2]\(8),
      I3 => \n_0_g_rom_table_lat1.mem_reg[4]_i_4\,
      I4 => \pipe[2]\(7),
      I5 => \n_0_g_rom_table_lat1.mem_reg[4]_i_5\,
      O => \n_0_g_rom_table_lat1.mem[4]_i_1\
    );
\g_rom_table_lat1.mem[50]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
    port map (
      I0 => \n_0_g_rom_table_lat1.mem_reg[50]_i_2\,
      I1 => \n_0_g_rom_table_lat1.mem_reg[50]_i_3\,
      I2 => \pipe[2]\(8),
      I3 => \n_0_g_rom_table_lat1.mem_reg[50]_i_4\,
      I4 => \pipe[2]\(7),
      I5 => \n_0_g_rom_table_lat1.mem_reg[50]_i_5\,
      O => \n_0_g_rom_table_lat1.mem[50]_i_1\
    );
\g_rom_table_lat1.mem[51]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
    port map (
      I0 => \n_0_g_rom_table_lat1.mem_reg[51]_i_2\,
      I1 => \n_0_g_rom_table_lat1.mem_reg[51]_i_3\,
      I2 => \pipe[2]\(8),
      I3 => \n_0_g_rom_table_lat1.mem_reg[51]_i_4\,
      I4 => \pipe[2]\(7),
      I5 => \n_0_g_rom_table_lat1.mem_reg[51]_i_5\,
      O => \n_0_g_rom_table_lat1.mem[51]_i_1\
    );
\g_rom_table_lat1.mem[52]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
    port map (
      I0 => \n_0_g_rom_table_lat1.mem_reg[52]_i_2\,
      I1 => \n_0_g_rom_table_lat1.mem_reg[52]_i_3\,
      I2 => \pipe[2]\(8),
      I3 => \n_0_g_rom_table_lat1.mem_reg[52]_i_4\,
      I4 => \pipe[2]\(7),
      I5 => \n_0_g_rom_table_lat1.mem_reg[52]_i_5\,
      O => \n_0_g_rom_table_lat1.mem[52]_i_1\
    );
\g_rom_table_lat1.mem[53]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
    port map (
      I0 => n_0_g3_b53,
      I1 => n_0_g2_b53,
      I2 => \pipe[2]\(7),
      I3 => n_0_g1_b53,
      I4 => \pipe[2]\(6),
      I5 => n_0_g0_b53,
      O => \n_0_g_rom_table_lat1.mem[53]_i_2\
    );
\g_rom_table_lat1.mem[54]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FCBBFF00FC88FF00"
    )
    port map (
      I0 => n_0_g5_b54,
      I1 => \pipe[2]\(8),
      I2 => n_0_g3_b54,
      I3 => \pipe[2]\(7),
      I4 => \pipe[2]\(6),
      I5 => n_0_g1_b54,
      O => \n_0_g_rom_table_lat1.mem[54]_i_1\
    );
\g_rom_table_lat1.mem[56]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \pipe[2]\(8),
      O => \n_0_g_rom_table_lat1.mem[56]_i_1\
    );
\g_rom_table_lat1.mem[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
    port map (
      I0 => \n_0_g_rom_table_lat1.mem_reg[5]_i_2\,
      I1 => \n_0_g_rom_table_lat1.mem_reg[5]_i_3\,
      I2 => \pipe[2]\(8),
      I3 => \n_0_g_rom_table_lat1.mem_reg[5]_i_4\,
      I4 => \pipe[2]\(7),
      I5 => \n_0_g_rom_table_lat1.mem_reg[5]_i_5\,
      O => \n_0_g_rom_table_lat1.mem[5]_i_1\
    );
\g_rom_table_lat1.mem[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
    port map (
      I0 => \n_0_g_rom_table_lat1.mem_reg[6]_i_2\,
      I1 => \n_0_g_rom_table_lat1.mem_reg[6]_i_3\,
      I2 => \pipe[2]\(8),
      I3 => \n_0_g_rom_table_lat1.mem_reg[6]_i_4\,
      I4 => \pipe[2]\(7),
      I5 => \n_0_g_rom_table_lat1.mem_reg[6]_i_5\,
      O => \n_0_g_rom_table_lat1.mem[6]_i_1\
    );
\g_rom_table_lat1.mem[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
    port map (
      I0 => \n_0_g_rom_table_lat1.mem_reg[7]_i_2\,
      I1 => \n_0_g_rom_table_lat1.mem_reg[7]_i_3\,
      I2 => \pipe[2]\(8),
      I3 => \n_0_g_rom_table_lat1.mem_reg[7]_i_4\,
      I4 => \pipe[2]\(7),
      I5 => \n_0_g_rom_table_lat1.mem_reg[7]_i_5\,
      O => \n_0_g_rom_table_lat1.mem[7]_i_1\
    );
\g_rom_table_lat1.mem[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
    port map (
      I0 => \n_0_g_rom_table_lat1.mem_reg[8]_i_2\,
      I1 => \n_0_g_rom_table_lat1.mem_reg[8]_i_3\,
      I2 => \pipe[2]\(8),
      I3 => \n_0_g_rom_table_lat1.mem_reg[8]_i_4\,
      I4 => \pipe[2]\(7),
      I5 => \n_0_g_rom_table_lat1.mem_reg[8]_i_5\,
      O => \n_0_g_rom_table_lat1.mem[8]_i_1\
    );
\g_rom_table_lat1.mem[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
    port map (
      I0 => \n_0_g_rom_table_lat1.mem_reg[9]_i_2\,
      I1 => \n_0_g_rom_table_lat1.mem_reg[9]_i_3\,
      I2 => \pipe[2]\(8),
      I3 => \n_0_g_rom_table_lat1.mem_reg[9]_i_4\,
      I4 => \pipe[2]\(7),
      I5 => \n_0_g_rom_table_lat1.mem_reg[9]_i_5\,
      O => \n_0_g_rom_table_lat1.mem[9]_i_1\
    );
\g_rom_table_lat1.mem_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => ce,
      D => \n_0_g_rom_table_lat1.mem[0]_i_1\,
      Q => result(0),
      R => \<const0>\
    );
\g_rom_table_lat1.mem_reg[0]_i_2\: unisim.vcomponents.MUXF7
    port map (
      I0 => n_0_g6_b0,
      I1 => n_0_g7_b0,
      O => \n_0_g_rom_table_lat1.mem_reg[0]_i_2\,
      S => \pipe[2]\(6)
    );
\g_rom_table_lat1.mem_reg[0]_i_3\: unisim.vcomponents.MUXF7
    port map (
      I0 => n_0_g4_b0,
      I1 => n_0_g5_b0,
      O => \n_0_g_rom_table_lat1.mem_reg[0]_i_3\,
      S => \pipe[2]\(6)
    );
\g_rom_table_lat1.mem_reg[0]_i_4\: unisim.vcomponents.MUXF7
    port map (
      I0 => n_0_g2_b0,
      I1 => n_0_g3_b0,
      O => \n_0_g_rom_table_lat1.mem_reg[0]_i_4\,
      S => \pipe[2]\(6)
    );
\g_rom_table_lat1.mem_reg[0]_i_5\: unisim.vcomponents.MUXF7
    port map (
      I0 => n_0_g0_b0,
      I1 => n_0_g1_b0,
      O => \n_0_g_rom_table_lat1.mem_reg[0]_i_5\,
      S => \pipe[2]\(6)
    );
\g_rom_table_lat1.mem_reg[10]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => ce,
      D => \n_0_g_rom_table_lat1.mem[10]_i_1\,
      Q => result(10),
      R => \<const0>\
    );
\g_rom_table_lat1.mem_reg[10]_i_2\: unisim.vcomponents.MUXF7
    port map (
      I0 => n_0_g6_b10,
      I1 => n_0_g7_b10,
      O => \n_0_g_rom_table_lat1.mem_reg[10]_i_2\,
      S => \pipe[2]\(6)
    );
\g_rom_table_lat1.mem_reg[10]_i_3\: unisim.vcomponents.MUXF7
    port map (
      I0 => n_0_g4_b10,
      I1 => n_0_g5_b10,
      O => \n_0_g_rom_table_lat1.mem_reg[10]_i_3\,
      S => \pipe[2]\(6)
    );
\g_rom_table_lat1.mem_reg[10]_i_4\: unisim.vcomponents.MUXF7
    port map (
      I0 => n_0_g2_b10,
      I1 => n_0_g3_b10,
      O => \n_0_g_rom_table_lat1.mem_reg[10]_i_4\,
      S => \pipe[2]\(6)
    );
\g_rom_table_lat1.mem_reg[10]_i_5\: unisim.vcomponents.MUXF7
    port map (
      I0 => n_0_g0_b10,
      I1 => n_0_g1_b10,
      O => \n_0_g_rom_table_lat1.mem_reg[10]_i_5\,
      S => \pipe[2]\(6)
    );
\g_rom_table_lat1.mem_reg[11]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => ce,
      D => \n_0_g_rom_table_lat1.mem[11]_i_1\,
      Q => result(11),
      R => \<const0>\
    );
\g_rom_table_lat1.mem_reg[11]_i_2\: unisim.vcomponents.MUXF7
    port map (
      I0 => n_0_g6_b11,
      I1 => n_0_g7_b11,
      O => \n_0_g_rom_table_lat1.mem_reg[11]_i_2\,
      S => \pipe[2]\(6)
    );
\g_rom_table_lat1.mem_reg[11]_i_3\: unisim.vcomponents.MUXF7
    port map (
      I0 => n_0_g4_b11,
      I1 => n_0_g5_b11,
      O => \n_0_g_rom_table_lat1.mem_reg[11]_i_3\,
      S => \pipe[2]\(6)
    );
\g_rom_table_lat1.mem_reg[11]_i_4\: unisim.vcomponents.MUXF7
    port map (
      I0 => n_0_g2_b11,
      I1 => n_0_g3_b11,
      O => \n_0_g_rom_table_lat1.mem_reg[11]_i_4\,
      S => \pipe[2]\(6)
    );
\g_rom_table_lat1.mem_reg[11]_i_5\: unisim.vcomponents.MUXF7
    port map (
      I0 => n_0_g0_b11,
      I1 => n_0_g1_b11,
      O => \n_0_g_rom_table_lat1.mem_reg[11]_i_5\,
      S => \pipe[2]\(6)
    );
\g_rom_table_lat1.mem_reg[12]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => ce,
      D => \n_0_g_rom_table_lat1.mem[12]_i_1\,
      Q => result(12),
      R => \<const0>\
    );
\g_rom_table_lat1.mem_reg[12]_i_2\: unisim.vcomponents.MUXF7
    port map (
      I0 => n_0_g6_b12,
      I1 => n_0_g7_b12,
      O => \n_0_g_rom_table_lat1.mem_reg[12]_i_2\,
      S => \pipe[2]\(6)
    );
\g_rom_table_lat1.mem_reg[12]_i_3\: unisim.vcomponents.MUXF7
    port map (
      I0 => n_0_g4_b12,
      I1 => n_0_g5_b12,
      O => \n_0_g_rom_table_lat1.mem_reg[12]_i_3\,
      S => \pipe[2]\(6)
    );
\g_rom_table_lat1.mem_reg[12]_i_4\: unisim.vcomponents.MUXF7
    port map (
      I0 => n_0_g2_b12,
      I1 => n_0_g3_b12,
      O => \n_0_g_rom_table_lat1.mem_reg[12]_i_4\,
      S => \pipe[2]\(6)
    );
\g_rom_table_lat1.mem_reg[12]_i_5\: unisim.vcomponents.MUXF7
    port map (
      I0 => n_0_g0_b12,
      I1 => n_0_g1_b12,
      O => \n_0_g_rom_table_lat1.mem_reg[12]_i_5\,
      S => \pipe[2]\(6)
    );
\g_rom_table_lat1.mem_reg[13]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => ce,
      D => \n_0_g_rom_table_lat1.mem[13]_i_1\,
      Q => result(13),
      R => \<const0>\
    );
\g_rom_table_lat1.mem_reg[13]_i_2\: unisim.vcomponents.MUXF7
    port map (
      I0 => n_0_g6_b13,
      I1 => n_0_g7_b13,
      O => \n_0_g_rom_table_lat1.mem_reg[13]_i_2\,
      S => \pipe[2]\(6)
    );
\g_rom_table_lat1.mem_reg[13]_i_3\: unisim.vcomponents.MUXF7
    port map (
      I0 => n_0_g4_b13,
      I1 => n_0_g5_b13,
      O => \n_0_g_rom_table_lat1.mem_reg[13]_i_3\,
      S => \pipe[2]\(6)
    );
\g_rom_table_lat1.mem_reg[13]_i_4\: unisim.vcomponents.MUXF7
    port map (
      I0 => n_0_g2_b13,
      I1 => n_0_g3_b13,
      O => \n_0_g_rom_table_lat1.mem_reg[13]_i_4\,
      S => \pipe[2]\(6)
    );
\g_rom_table_lat1.mem_reg[13]_i_5\: unisim.vcomponents.MUXF7
    port map (
      I0 => n_0_g0_b13,
      I1 => n_0_g1_b13,
      O => \n_0_g_rom_table_lat1.mem_reg[13]_i_5\,
      S => \pipe[2]\(6)
    );
\g_rom_table_lat1.mem_reg[14]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => ce,
      D => \n_0_g_rom_table_lat1.mem[14]_i_1\,
      Q => result(14),
      R => \<const0>\
    );
\g_rom_table_lat1.mem_reg[14]_i_2\: unisim.vcomponents.MUXF7
    port map (
      I0 => n_0_g6_b14,
      I1 => n_0_g7_b14,
      O => \n_0_g_rom_table_lat1.mem_reg[14]_i_2\,
      S => \pipe[2]\(6)
    );
\g_rom_table_lat1.mem_reg[14]_i_3\: unisim.vcomponents.MUXF7
    port map (
      I0 => n_0_g4_b14,
      I1 => n_0_g5_b14,
      O => \n_0_g_rom_table_lat1.mem_reg[14]_i_3\,
      S => \pipe[2]\(6)
    );
\g_rom_table_lat1.mem_reg[14]_i_4\: unisim.vcomponents.MUXF7
    port map (
      I0 => n_0_g2_b14,
      I1 => n_0_g3_b14,
      O => \n_0_g_rom_table_lat1.mem_reg[14]_i_4\,
      S => \pipe[2]\(6)
    );
\g_rom_table_lat1.mem_reg[14]_i_5\: unisim.vcomponents.MUXF7
    port map (
      I0 => n_0_g0_b14,
      I1 => n_0_g1_b14,
      O => \n_0_g_rom_table_lat1.mem_reg[14]_i_5\,
      S => \pipe[2]\(6)
    );
\g_rom_table_lat1.mem_reg[15]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => ce,
      D => \n_0_g_rom_table_lat1.mem[15]_i_1\,
      Q => result(15),
      R => \<const0>\
    );
\g_rom_table_lat1.mem_reg[15]_i_2\: unisim.vcomponents.MUXF7
    port map (
      I0 => n_0_g6_b15,
      I1 => n_0_g7_b15,
      O => \n_0_g_rom_table_lat1.mem_reg[15]_i_2\,
      S => \pipe[2]\(6)
    );
\g_rom_table_lat1.mem_reg[15]_i_3\: unisim.vcomponents.MUXF7
    port map (
      I0 => n_0_g4_b15,
      I1 => n_0_g5_b15,
      O => \n_0_g_rom_table_lat1.mem_reg[15]_i_3\,
      S => \pipe[2]\(6)
    );
\g_rom_table_lat1.mem_reg[15]_i_4\: unisim.vcomponents.MUXF7
    port map (
      I0 => n_0_g2_b15,
      I1 => n_0_g3_b15,
      O => \n_0_g_rom_table_lat1.mem_reg[15]_i_4\,
      S => \pipe[2]\(6)
    );
\g_rom_table_lat1.mem_reg[15]_i_5\: unisim.vcomponents.MUXF7
    port map (
      I0 => n_0_g0_b15,
      I1 => n_0_g1_b15,
      O => \n_0_g_rom_table_lat1.mem_reg[15]_i_5\,
      S => \pipe[2]\(6)
    );
\g_rom_table_lat1.mem_reg[16]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => ce,
      D => \n_0_g_rom_table_lat1.mem[16]_i_1\,
      Q => result(16),
      R => \<const0>\
    );
\g_rom_table_lat1.mem_reg[16]_i_2\: unisim.vcomponents.MUXF7
    port map (
      I0 => n_0_g6_b16,
      I1 => n_0_g7_b16,
      O => \n_0_g_rom_table_lat1.mem_reg[16]_i_2\,
      S => \pipe[2]\(6)
    );
\g_rom_table_lat1.mem_reg[16]_i_3\: unisim.vcomponents.MUXF7
    port map (
      I0 => n_0_g4_b16,
      I1 => n_0_g5_b16,
      O => \n_0_g_rom_table_lat1.mem_reg[16]_i_3\,
      S => \pipe[2]\(6)
    );
\g_rom_table_lat1.mem_reg[16]_i_4\: unisim.vcomponents.MUXF7
    port map (
      I0 => n_0_g2_b16,
      I1 => n_0_g3_b16,
      O => \n_0_g_rom_table_lat1.mem_reg[16]_i_4\,
      S => \pipe[2]\(6)
    );
\g_rom_table_lat1.mem_reg[16]_i_5\: unisim.vcomponents.MUXF7
    port map (
      I0 => n_0_g0_b16,
      I1 => n_0_g1_b16,
      O => \n_0_g_rom_table_lat1.mem_reg[16]_i_5\,
      S => \pipe[2]\(6)
    );
\g_rom_table_lat1.mem_reg[17]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => ce,
      D => \n_0_g_rom_table_lat1.mem[17]_i_1\,
      Q => result(17),
      R => \<const0>\
    );
\g_rom_table_lat1.mem_reg[17]_i_2\: unisim.vcomponents.MUXF7
    port map (
      I0 => n_0_g6_b17,
      I1 => n_0_g7_b17,
      O => \n_0_g_rom_table_lat1.mem_reg[17]_i_2\,
      S => \pipe[2]\(6)
    );
\g_rom_table_lat1.mem_reg[17]_i_3\: unisim.vcomponents.MUXF7
    port map (
      I0 => n_0_g4_b17,
      I1 => n_0_g5_b17,
      O => \n_0_g_rom_table_lat1.mem_reg[17]_i_3\,
      S => \pipe[2]\(6)
    );
\g_rom_table_lat1.mem_reg[17]_i_4\: unisim.vcomponents.MUXF7
    port map (
      I0 => n_0_g2_b17,
      I1 => n_0_g3_b17,
      O => \n_0_g_rom_table_lat1.mem_reg[17]_i_4\,
      S => \pipe[2]\(6)
    );
\g_rom_table_lat1.mem_reg[17]_i_5\: unisim.vcomponents.MUXF7
    port map (
      I0 => n_0_g0_b17,
      I1 => n_0_g1_b17,
      O => \n_0_g_rom_table_lat1.mem_reg[17]_i_5\,
      S => \pipe[2]\(6)
    );
\g_rom_table_lat1.mem_reg[18]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => ce,
      D => \n_0_g_rom_table_lat1.mem[18]_i_1\,
      Q => result(18),
      R => \<const0>\
    );
\g_rom_table_lat1.mem_reg[18]_i_2\: unisim.vcomponents.MUXF7
    port map (
      I0 => n_0_g6_b18,
      I1 => n_0_g7_b18,
      O => \n_0_g_rom_table_lat1.mem_reg[18]_i_2\,
      S => \pipe[2]\(6)
    );
\g_rom_table_lat1.mem_reg[18]_i_3\: unisim.vcomponents.MUXF7
    port map (
      I0 => n_0_g4_b18,
      I1 => n_0_g5_b18,
      O => \n_0_g_rom_table_lat1.mem_reg[18]_i_3\,
      S => \pipe[2]\(6)
    );
\g_rom_table_lat1.mem_reg[18]_i_4\: unisim.vcomponents.MUXF7
    port map (
      I0 => n_0_g2_b18,
      I1 => n_0_g3_b18,
      O => \n_0_g_rom_table_lat1.mem_reg[18]_i_4\,
      S => \pipe[2]\(6)
    );
\g_rom_table_lat1.mem_reg[18]_i_5\: unisim.vcomponents.MUXF7
    port map (
      I0 => n_0_g0_b18,
      I1 => n_0_g1_b18,
      O => \n_0_g_rom_table_lat1.mem_reg[18]_i_5\,
      S => \pipe[2]\(6)
    );
\g_rom_table_lat1.mem_reg[19]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => ce,
      D => \n_0_g_rom_table_lat1.mem[19]_i_1\,
      Q => result(19),
      R => \<const0>\
    );
\g_rom_table_lat1.mem_reg[19]_i_2\: unisim.vcomponents.MUXF7
    port map (
      I0 => n_0_g6_b19,
      I1 => n_0_g7_b19,
      O => \n_0_g_rom_table_lat1.mem_reg[19]_i_2\,
      S => \pipe[2]\(6)
    );
\g_rom_table_lat1.mem_reg[19]_i_3\: unisim.vcomponents.MUXF7
    port map (
      I0 => n_0_g4_b19,
      I1 => n_0_g5_b19,
      O => \n_0_g_rom_table_lat1.mem_reg[19]_i_3\,
      S => \pipe[2]\(6)
    );
\g_rom_table_lat1.mem_reg[19]_i_4\: unisim.vcomponents.MUXF7
    port map (
      I0 => n_0_g2_b19,
      I1 => n_0_g3_b19,
      O => \n_0_g_rom_table_lat1.mem_reg[19]_i_4\,
      S => \pipe[2]\(6)
    );
\g_rom_table_lat1.mem_reg[19]_i_5\: unisim.vcomponents.MUXF7
    port map (
      I0 => n_0_g0_b19,
      I1 => n_0_g1_b19,
      O => \n_0_g_rom_table_lat1.mem_reg[19]_i_5\,
      S => \pipe[2]\(6)
    );
\g_rom_table_lat1.mem_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => ce,
      D => \n_0_g_rom_table_lat1.mem[1]_i_1\,
      Q => result(1),
      R => \<const0>\
    );
\g_rom_table_lat1.mem_reg[1]_i_2\: unisim.vcomponents.MUXF7
    port map (
      I0 => n_0_g6_b1,
      I1 => n_0_g7_b1,
      O => \n_0_g_rom_table_lat1.mem_reg[1]_i_2\,
      S => \pipe[2]\(6)
    );
\g_rom_table_lat1.mem_reg[1]_i_3\: unisim.vcomponents.MUXF7
    port map (
      I0 => n_0_g4_b1,
      I1 => n_0_g5_b1,
      O => \n_0_g_rom_table_lat1.mem_reg[1]_i_3\,
      S => \pipe[2]\(6)
    );
\g_rom_table_lat1.mem_reg[1]_i_4\: unisim.vcomponents.MUXF7
    port map (
      I0 => n_0_g2_b1,
      I1 => n_0_g3_b1,
      O => \n_0_g_rom_table_lat1.mem_reg[1]_i_4\,
      S => \pipe[2]\(6)
    );
\g_rom_table_lat1.mem_reg[1]_i_5\: unisim.vcomponents.MUXF7
    port map (
      I0 => n_0_g0_b1,
      I1 => n_0_g1_b1,
      O => \n_0_g_rom_table_lat1.mem_reg[1]_i_5\,
      S => \pipe[2]\(6)
    );
\g_rom_table_lat1.mem_reg[20]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => ce,
      D => \n_0_g_rom_table_lat1.mem[20]_i_1\,
      Q => result(20),
      R => \<const0>\
    );
\g_rom_table_lat1.mem_reg[20]_i_2\: unisim.vcomponents.MUXF7
    port map (
      I0 => n_0_g6_b20,
      I1 => n_0_g7_b20,
      O => \n_0_g_rom_table_lat1.mem_reg[20]_i_2\,
      S => \pipe[2]\(6)
    );
\g_rom_table_lat1.mem_reg[20]_i_3\: unisim.vcomponents.MUXF7
    port map (
      I0 => n_0_g4_b20,
      I1 => n_0_g5_b20,
      O => \n_0_g_rom_table_lat1.mem_reg[20]_i_3\,
      S => \pipe[2]\(6)
    );
\g_rom_table_lat1.mem_reg[20]_i_4\: unisim.vcomponents.MUXF7
    port map (
      I0 => n_0_g2_b20,
      I1 => n_0_g3_b20,
      O => \n_0_g_rom_table_lat1.mem_reg[20]_i_4\,
      S => \pipe[2]\(6)
    );
\g_rom_table_lat1.mem_reg[20]_i_5\: unisim.vcomponents.MUXF7
    port map (
      I0 => n_0_g0_b20,
      I1 => n_0_g1_b20,
      O => \n_0_g_rom_table_lat1.mem_reg[20]_i_5\,
      S => \pipe[2]\(6)
    );
\g_rom_table_lat1.mem_reg[21]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => ce,
      D => \n_0_g_rom_table_lat1.mem[21]_i_1\,
      Q => result(21),
      R => \<const0>\
    );
\g_rom_table_lat1.mem_reg[21]_i_2\: unisim.vcomponents.MUXF7
    port map (
      I0 => n_0_g6_b21,
      I1 => n_0_g7_b21,
      O => \n_0_g_rom_table_lat1.mem_reg[21]_i_2\,
      S => \pipe[2]\(6)
    );
\g_rom_table_lat1.mem_reg[21]_i_3\: unisim.vcomponents.MUXF7
    port map (
      I0 => n_0_g4_b21,
      I1 => n_0_g5_b21,
      O => \n_0_g_rom_table_lat1.mem_reg[21]_i_3\,
      S => \pipe[2]\(6)
    );
\g_rom_table_lat1.mem_reg[21]_i_4\: unisim.vcomponents.MUXF7
    port map (
      I0 => n_0_g2_b21,
      I1 => n_0_g3_b21,
      O => \n_0_g_rom_table_lat1.mem_reg[21]_i_4\,
      S => \pipe[2]\(6)
    );
\g_rom_table_lat1.mem_reg[21]_i_5\: unisim.vcomponents.MUXF7
    port map (
      I0 => n_0_g0_b21,
      I1 => n_0_g1_b21,
      O => \n_0_g_rom_table_lat1.mem_reg[21]_i_5\,
      S => \pipe[2]\(6)
    );
\g_rom_table_lat1.mem_reg[22]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => ce,
      D => \n_0_g_rom_table_lat1.mem[22]_i_1\,
      Q => result(22),
      R => \<const0>\
    );
\g_rom_table_lat1.mem_reg[22]_i_2\: unisim.vcomponents.MUXF7
    port map (
      I0 => n_0_g6_b22,
      I1 => n_0_g7_b22,
      O => \n_0_g_rom_table_lat1.mem_reg[22]_i_2\,
      S => \pipe[2]\(6)
    );
\g_rom_table_lat1.mem_reg[22]_i_3\: unisim.vcomponents.MUXF7
    port map (
      I0 => n_0_g4_b22,
      I1 => n_0_g5_b22,
      O => \n_0_g_rom_table_lat1.mem_reg[22]_i_3\,
      S => \pipe[2]\(6)
    );
\g_rom_table_lat1.mem_reg[22]_i_4\: unisim.vcomponents.MUXF7
    port map (
      I0 => n_0_g2_b22,
      I1 => n_0_g3_b22,
      O => \n_0_g_rom_table_lat1.mem_reg[22]_i_4\,
      S => \pipe[2]\(6)
    );
\g_rom_table_lat1.mem_reg[22]_i_5\: unisim.vcomponents.MUXF7
    port map (
      I0 => n_0_g0_b22,
      I1 => n_0_g1_b22,
      O => \n_0_g_rom_table_lat1.mem_reg[22]_i_5\,
      S => \pipe[2]\(6)
    );
\g_rom_table_lat1.mem_reg[23]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => ce,
      D => \n_0_g_rom_table_lat1.mem[23]_i_1\,
      Q => result(23),
      R => \<const0>\
    );
\g_rom_table_lat1.mem_reg[23]_i_2\: unisim.vcomponents.MUXF7
    port map (
      I0 => n_0_g6_b23,
      I1 => n_0_g7_b23,
      O => \n_0_g_rom_table_lat1.mem_reg[23]_i_2\,
      S => \pipe[2]\(6)
    );
\g_rom_table_lat1.mem_reg[23]_i_3\: unisim.vcomponents.MUXF7
    port map (
      I0 => n_0_g4_b23,
      I1 => n_0_g5_b23,
      O => \n_0_g_rom_table_lat1.mem_reg[23]_i_3\,
      S => \pipe[2]\(6)
    );
\g_rom_table_lat1.mem_reg[23]_i_4\: unisim.vcomponents.MUXF7
    port map (
      I0 => n_0_g2_b23,
      I1 => n_0_g3_b23,
      O => \n_0_g_rom_table_lat1.mem_reg[23]_i_4\,
      S => \pipe[2]\(6)
    );
\g_rom_table_lat1.mem_reg[23]_i_5\: unisim.vcomponents.MUXF7
    port map (
      I0 => n_0_g0_b23,
      I1 => n_0_g1_b23,
      O => \n_0_g_rom_table_lat1.mem_reg[23]_i_5\,
      S => \pipe[2]\(6)
    );
\g_rom_table_lat1.mem_reg[24]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => ce,
      D => \n_0_g_rom_table_lat1.mem[24]_i_1\,
      Q => result(24),
      R => \<const0>\
    );
\g_rom_table_lat1.mem_reg[24]_i_2\: unisim.vcomponents.MUXF7
    port map (
      I0 => n_0_g6_b24,
      I1 => n_0_g7_b24,
      O => \n_0_g_rom_table_lat1.mem_reg[24]_i_2\,
      S => \pipe[2]\(6)
    );
\g_rom_table_lat1.mem_reg[24]_i_3\: unisim.vcomponents.MUXF7
    port map (
      I0 => n_0_g4_b24,
      I1 => n_0_g5_b24,
      O => \n_0_g_rom_table_lat1.mem_reg[24]_i_3\,
      S => \pipe[2]\(6)
    );
\g_rom_table_lat1.mem_reg[24]_i_4\: unisim.vcomponents.MUXF7
    port map (
      I0 => n_0_g2_b24,
      I1 => n_0_g3_b24,
      O => \n_0_g_rom_table_lat1.mem_reg[24]_i_4\,
      S => \pipe[2]\(6)
    );
\g_rom_table_lat1.mem_reg[24]_i_5\: unisim.vcomponents.MUXF7
    port map (
      I0 => n_0_g0_b24,
      I1 => n_0_g1_b24,
      O => \n_0_g_rom_table_lat1.mem_reg[24]_i_5\,
      S => \pipe[2]\(6)
    );
\g_rom_table_lat1.mem_reg[25]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => ce,
      D => \n_0_g_rom_table_lat1.mem[25]_i_1\,
      Q => result(25),
      R => \<const0>\
    );
\g_rom_table_lat1.mem_reg[25]_i_2\: unisim.vcomponents.MUXF7
    port map (
      I0 => n_0_g6_b25,
      I1 => n_0_g7_b25,
      O => \n_0_g_rom_table_lat1.mem_reg[25]_i_2\,
      S => \pipe[2]\(6)
    );
\g_rom_table_lat1.mem_reg[25]_i_3\: unisim.vcomponents.MUXF7
    port map (
      I0 => n_0_g4_b25,
      I1 => n_0_g5_b25,
      O => \n_0_g_rom_table_lat1.mem_reg[25]_i_3\,
      S => \pipe[2]\(6)
    );
\g_rom_table_lat1.mem_reg[25]_i_4\: unisim.vcomponents.MUXF7
    port map (
      I0 => n_0_g2_b25,
      I1 => n_0_g3_b25,
      O => \n_0_g_rom_table_lat1.mem_reg[25]_i_4\,
      S => \pipe[2]\(6)
    );
\g_rom_table_lat1.mem_reg[25]_i_5\: unisim.vcomponents.MUXF7
    port map (
      I0 => n_0_g0_b25,
      I1 => n_0_g1_b25,
      O => \n_0_g_rom_table_lat1.mem_reg[25]_i_5\,
      S => \pipe[2]\(6)
    );
\g_rom_table_lat1.mem_reg[26]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => ce,
      D => \n_0_g_rom_table_lat1.mem[26]_i_1\,
      Q => result(26),
      R => \<const0>\
    );
\g_rom_table_lat1.mem_reg[26]_i_2\: unisim.vcomponents.MUXF7
    port map (
      I0 => n_0_g6_b26,
      I1 => n_0_g7_b26,
      O => \n_0_g_rom_table_lat1.mem_reg[26]_i_2\,
      S => \pipe[2]\(6)
    );
\g_rom_table_lat1.mem_reg[26]_i_3\: unisim.vcomponents.MUXF7
    port map (
      I0 => n_0_g4_b26,
      I1 => n_0_g5_b26,
      O => \n_0_g_rom_table_lat1.mem_reg[26]_i_3\,
      S => \pipe[2]\(6)
    );
\g_rom_table_lat1.mem_reg[26]_i_4\: unisim.vcomponents.MUXF7
    port map (
      I0 => n_0_g2_b26,
      I1 => n_0_g3_b26,
      O => \n_0_g_rom_table_lat1.mem_reg[26]_i_4\,
      S => \pipe[2]\(6)
    );
\g_rom_table_lat1.mem_reg[26]_i_5\: unisim.vcomponents.MUXF7
    port map (
      I0 => n_0_g0_b26,
      I1 => n_0_g1_b26,
      O => \n_0_g_rom_table_lat1.mem_reg[26]_i_5\,
      S => \pipe[2]\(6)
    );
\g_rom_table_lat1.mem_reg[27]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => ce,
      D => \n_0_g_rom_table_lat1.mem[27]_i_1\,
      Q => result(27),
      R => \<const0>\
    );
\g_rom_table_lat1.mem_reg[27]_i_2\: unisim.vcomponents.MUXF7
    port map (
      I0 => n_0_g6_b27,
      I1 => n_0_g7_b27,
      O => \n_0_g_rom_table_lat1.mem_reg[27]_i_2\,
      S => \pipe[2]\(6)
    );
\g_rom_table_lat1.mem_reg[27]_i_3\: unisim.vcomponents.MUXF7
    port map (
      I0 => n_0_g4_b27,
      I1 => n_0_g5_b27,
      O => \n_0_g_rom_table_lat1.mem_reg[27]_i_3\,
      S => \pipe[2]\(6)
    );
\g_rom_table_lat1.mem_reg[27]_i_4\: unisim.vcomponents.MUXF7
    port map (
      I0 => n_0_g2_b27,
      I1 => n_0_g3_b27,
      O => \n_0_g_rom_table_lat1.mem_reg[27]_i_4\,
      S => \pipe[2]\(6)
    );
\g_rom_table_lat1.mem_reg[27]_i_5\: unisim.vcomponents.MUXF7
    port map (
      I0 => n_0_g0_b27,
      I1 => n_0_g1_b27,
      O => \n_0_g_rom_table_lat1.mem_reg[27]_i_5\,
      S => \pipe[2]\(6)
    );
\g_rom_table_lat1.mem_reg[28]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => ce,
      D => \n_0_g_rom_table_lat1.mem[28]_i_1\,
      Q => result(28),
      R => \<const0>\
    );
\g_rom_table_lat1.mem_reg[28]_i_2\: unisim.vcomponents.MUXF7
    port map (
      I0 => n_0_g6_b28,
      I1 => n_0_g7_b28,
      O => \n_0_g_rom_table_lat1.mem_reg[28]_i_2\,
      S => \pipe[2]\(6)
    );
\g_rom_table_lat1.mem_reg[28]_i_3\: unisim.vcomponents.MUXF7
    port map (
      I0 => n_0_g4_b28,
      I1 => n_0_g5_b28,
      O => \n_0_g_rom_table_lat1.mem_reg[28]_i_3\,
      S => \pipe[2]\(6)
    );
\g_rom_table_lat1.mem_reg[28]_i_4\: unisim.vcomponents.MUXF7
    port map (
      I0 => n_0_g2_b28,
      I1 => n_0_g3_b28,
      O => \n_0_g_rom_table_lat1.mem_reg[28]_i_4\,
      S => \pipe[2]\(6)
    );
\g_rom_table_lat1.mem_reg[28]_i_5\: unisim.vcomponents.MUXF7
    port map (
      I0 => n_0_g0_b28,
      I1 => n_0_g1_b28,
      O => \n_0_g_rom_table_lat1.mem_reg[28]_i_5\,
      S => \pipe[2]\(6)
    );
\g_rom_table_lat1.mem_reg[29]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => ce,
      D => \n_0_g_rom_table_lat1.mem[29]_i_1\,
      Q => result(29),
      R => \<const0>\
    );
\g_rom_table_lat1.mem_reg[29]_i_2\: unisim.vcomponents.MUXF7
    port map (
      I0 => n_0_g6_b29,
      I1 => n_0_g7_b29,
      O => \n_0_g_rom_table_lat1.mem_reg[29]_i_2\,
      S => \pipe[2]\(6)
    );
\g_rom_table_lat1.mem_reg[29]_i_3\: unisim.vcomponents.MUXF7
    port map (
      I0 => n_0_g4_b29,
      I1 => n_0_g5_b29,
      O => \n_0_g_rom_table_lat1.mem_reg[29]_i_3\,
      S => \pipe[2]\(6)
    );
\g_rom_table_lat1.mem_reg[29]_i_4\: unisim.vcomponents.MUXF7
    port map (
      I0 => n_0_g2_b29,
      I1 => n_0_g3_b29,
      O => \n_0_g_rom_table_lat1.mem_reg[29]_i_4\,
      S => \pipe[2]\(6)
    );
\g_rom_table_lat1.mem_reg[29]_i_5\: unisim.vcomponents.MUXF7
    port map (
      I0 => n_0_g0_b29,
      I1 => n_0_g1_b29,
      O => \n_0_g_rom_table_lat1.mem_reg[29]_i_5\,
      S => \pipe[2]\(6)
    );
\g_rom_table_lat1.mem_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => ce,
      D => \n_0_g_rom_table_lat1.mem[2]_i_1\,
      Q => result(2),
      R => \<const0>\
    );
\g_rom_table_lat1.mem_reg[2]_i_2\: unisim.vcomponents.MUXF7
    port map (
      I0 => n_0_g6_b2,
      I1 => n_0_g7_b2,
      O => \n_0_g_rom_table_lat1.mem_reg[2]_i_2\,
      S => \pipe[2]\(6)
    );
\g_rom_table_lat1.mem_reg[2]_i_3\: unisim.vcomponents.MUXF7
    port map (
      I0 => n_0_g4_b2,
      I1 => n_0_g5_b2,
      O => \n_0_g_rom_table_lat1.mem_reg[2]_i_3\,
      S => \pipe[2]\(6)
    );
\g_rom_table_lat1.mem_reg[2]_i_4\: unisim.vcomponents.MUXF7
    port map (
      I0 => n_0_g2_b2,
      I1 => n_0_g3_b2,
      O => \n_0_g_rom_table_lat1.mem_reg[2]_i_4\,
      S => \pipe[2]\(6)
    );
\g_rom_table_lat1.mem_reg[2]_i_5\: unisim.vcomponents.MUXF7
    port map (
      I0 => n_0_g0_b2,
      I1 => n_0_g1_b2,
      O => \n_0_g_rom_table_lat1.mem_reg[2]_i_5\,
      S => \pipe[2]\(6)
    );
\g_rom_table_lat1.mem_reg[30]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => ce,
      D => \n_0_g_rom_table_lat1.mem[30]_i_1\,
      Q => result(30),
      R => \<const0>\
    );
\g_rom_table_lat1.mem_reg[30]_i_2\: unisim.vcomponents.MUXF7
    port map (
      I0 => n_0_g6_b30,
      I1 => n_0_g7_b30,
      O => \n_0_g_rom_table_lat1.mem_reg[30]_i_2\,
      S => \pipe[2]\(6)
    );
\g_rom_table_lat1.mem_reg[30]_i_3\: unisim.vcomponents.MUXF7
    port map (
      I0 => n_0_g4_b30,
      I1 => n_0_g5_b30,
      O => \n_0_g_rom_table_lat1.mem_reg[30]_i_3\,
      S => \pipe[2]\(6)
    );
\g_rom_table_lat1.mem_reg[30]_i_4\: unisim.vcomponents.MUXF7
    port map (
      I0 => n_0_g2_b30,
      I1 => n_0_g3_b30,
      O => \n_0_g_rom_table_lat1.mem_reg[30]_i_4\,
      S => \pipe[2]\(6)
    );
\g_rom_table_lat1.mem_reg[30]_i_5\: unisim.vcomponents.MUXF7
    port map (
      I0 => n_0_g0_b30,
      I1 => n_0_g1_b30,
      O => \n_0_g_rom_table_lat1.mem_reg[30]_i_5\,
      S => \pipe[2]\(6)
    );
\g_rom_table_lat1.mem_reg[31]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => ce,
      D => \n_0_g_rom_table_lat1.mem[31]_i_1\,
      Q => result(31),
      R => \<const0>\
    );
\g_rom_table_lat1.mem_reg[31]_i_2\: unisim.vcomponents.MUXF7
    port map (
      I0 => n_0_g6_b31,
      I1 => n_0_g7_b31,
      O => \n_0_g_rom_table_lat1.mem_reg[31]_i_2\,
      S => \pipe[2]\(6)
    );
\g_rom_table_lat1.mem_reg[31]_i_3\: unisim.vcomponents.MUXF7
    port map (
      I0 => n_0_g4_b31,
      I1 => n_0_g5_b31,
      O => \n_0_g_rom_table_lat1.mem_reg[31]_i_3\,
      S => \pipe[2]\(6)
    );
\g_rom_table_lat1.mem_reg[31]_i_4\: unisim.vcomponents.MUXF7
    port map (
      I0 => n_0_g2_b31,
      I1 => n_0_g3_b31,
      O => \n_0_g_rom_table_lat1.mem_reg[31]_i_4\,
      S => \pipe[2]\(6)
    );
\g_rom_table_lat1.mem_reg[31]_i_5\: unisim.vcomponents.MUXF7
    port map (
      I0 => n_0_g0_b31,
      I1 => n_0_g1_b31,
      O => \n_0_g_rom_table_lat1.mem_reg[31]_i_5\,
      S => \pipe[2]\(6)
    );
\g_rom_table_lat1.mem_reg[32]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => ce,
      D => \n_0_g_rom_table_lat1.mem[32]_i_1\,
      Q => result(32),
      R => \<const0>\
    );
\g_rom_table_lat1.mem_reg[32]_i_2\: unisim.vcomponents.MUXF7
    port map (
      I0 => n_0_g6_b32,
      I1 => n_0_g7_b32,
      O => \n_0_g_rom_table_lat1.mem_reg[32]_i_2\,
      S => \pipe[2]\(6)
    );
\g_rom_table_lat1.mem_reg[32]_i_3\: unisim.vcomponents.MUXF7
    port map (
      I0 => n_0_g4_b32,
      I1 => n_0_g5_b32,
      O => \n_0_g_rom_table_lat1.mem_reg[32]_i_3\,
      S => \pipe[2]\(6)
    );
\g_rom_table_lat1.mem_reg[32]_i_4\: unisim.vcomponents.MUXF7
    port map (
      I0 => n_0_g2_b32,
      I1 => n_0_g3_b32,
      O => \n_0_g_rom_table_lat1.mem_reg[32]_i_4\,
      S => \pipe[2]\(6)
    );
\g_rom_table_lat1.mem_reg[32]_i_5\: unisim.vcomponents.MUXF7
    port map (
      I0 => n_0_g0_b32,
      I1 => n_0_g1_b32,
      O => \n_0_g_rom_table_lat1.mem_reg[32]_i_5\,
      S => \pipe[2]\(6)
    );
\g_rom_table_lat1.mem_reg[33]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => ce,
      D => \n_0_g_rom_table_lat1.mem[33]_i_1\,
      Q => result(33),
      R => \<const0>\
    );
\g_rom_table_lat1.mem_reg[33]_i_2\: unisim.vcomponents.MUXF7
    port map (
      I0 => n_0_g6_b33,
      I1 => n_0_g7_b33,
      O => \n_0_g_rom_table_lat1.mem_reg[33]_i_2\,
      S => \pipe[2]\(6)
    );
\g_rom_table_lat1.mem_reg[33]_i_3\: unisim.vcomponents.MUXF7
    port map (
      I0 => n_0_g4_b33,
      I1 => n_0_g5_b33,
      O => \n_0_g_rom_table_lat1.mem_reg[33]_i_3\,
      S => \pipe[2]\(6)
    );
\g_rom_table_lat1.mem_reg[33]_i_4\: unisim.vcomponents.MUXF7
    port map (
      I0 => n_0_g2_b33,
      I1 => n_0_g3_b33,
      O => \n_0_g_rom_table_lat1.mem_reg[33]_i_4\,
      S => \pipe[2]\(6)
    );
\g_rom_table_lat1.mem_reg[33]_i_5\: unisim.vcomponents.MUXF7
    port map (
      I0 => n_0_g0_b33,
      I1 => n_0_g1_b33,
      O => \n_0_g_rom_table_lat1.mem_reg[33]_i_5\,
      S => \pipe[2]\(6)
    );
\g_rom_table_lat1.mem_reg[34]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => ce,
      D => \n_0_g_rom_table_lat1.mem[34]_i_1\,
      Q => result(34),
      R => \<const0>\
    );
\g_rom_table_lat1.mem_reg[34]_i_2\: unisim.vcomponents.MUXF7
    port map (
      I0 => n_0_g6_b34,
      I1 => n_0_g7_b34,
      O => \n_0_g_rom_table_lat1.mem_reg[34]_i_2\,
      S => \pipe[2]\(6)
    );
\g_rom_table_lat1.mem_reg[34]_i_3\: unisim.vcomponents.MUXF7
    port map (
      I0 => n_0_g4_b34,
      I1 => n_0_g5_b34,
      O => \n_0_g_rom_table_lat1.mem_reg[34]_i_3\,
      S => \pipe[2]\(6)
    );
\g_rom_table_lat1.mem_reg[34]_i_4\: unisim.vcomponents.MUXF7
    port map (
      I0 => n_0_g2_b34,
      I1 => n_0_g3_b34,
      O => \n_0_g_rom_table_lat1.mem_reg[34]_i_4\,
      S => \pipe[2]\(6)
    );
\g_rom_table_lat1.mem_reg[34]_i_5\: unisim.vcomponents.MUXF7
    port map (
      I0 => n_0_g0_b34,
      I1 => n_0_g1_b34,
      O => \n_0_g_rom_table_lat1.mem_reg[34]_i_5\,
      S => \pipe[2]\(6)
    );
\g_rom_table_lat1.mem_reg[35]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => ce,
      D => \n_0_g_rom_table_lat1.mem[35]_i_1\,
      Q => result(35),
      R => \<const0>\
    );
\g_rom_table_lat1.mem_reg[35]_i_2\: unisim.vcomponents.MUXF7
    port map (
      I0 => n_0_g6_b35,
      I1 => n_0_g7_b35,
      O => \n_0_g_rom_table_lat1.mem_reg[35]_i_2\,
      S => \pipe[2]\(6)
    );
\g_rom_table_lat1.mem_reg[35]_i_3\: unisim.vcomponents.MUXF7
    port map (
      I0 => n_0_g4_b35,
      I1 => n_0_g5_b35,
      O => \n_0_g_rom_table_lat1.mem_reg[35]_i_3\,
      S => \pipe[2]\(6)
    );
\g_rom_table_lat1.mem_reg[35]_i_4\: unisim.vcomponents.MUXF7
    port map (
      I0 => n_0_g2_b35,
      I1 => n_0_g3_b35,
      O => \n_0_g_rom_table_lat1.mem_reg[35]_i_4\,
      S => \pipe[2]\(6)
    );
\g_rom_table_lat1.mem_reg[35]_i_5\: unisim.vcomponents.MUXF7
    port map (
      I0 => n_0_g0_b35,
      I1 => n_0_g1_b35,
      O => \n_0_g_rom_table_lat1.mem_reg[35]_i_5\,
      S => \pipe[2]\(6)
    );
\g_rom_table_lat1.mem_reg[36]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => ce,
      D => \n_0_g_rom_table_lat1.mem[36]_i_1\,
      Q => result(36),
      R => \<const0>\
    );
\g_rom_table_lat1.mem_reg[36]_i_2\: unisim.vcomponents.MUXF7
    port map (
      I0 => n_0_g6_b36,
      I1 => n_0_g7_b36,
      O => \n_0_g_rom_table_lat1.mem_reg[36]_i_2\,
      S => \pipe[2]\(6)
    );
\g_rom_table_lat1.mem_reg[36]_i_3\: unisim.vcomponents.MUXF7
    port map (
      I0 => n_0_g4_b36,
      I1 => n_0_g5_b36,
      O => \n_0_g_rom_table_lat1.mem_reg[36]_i_3\,
      S => \pipe[2]\(6)
    );
\g_rom_table_lat1.mem_reg[36]_i_4\: unisim.vcomponents.MUXF7
    port map (
      I0 => n_0_g2_b36,
      I1 => n_0_g3_b36,
      O => \n_0_g_rom_table_lat1.mem_reg[36]_i_4\,
      S => \pipe[2]\(6)
    );
\g_rom_table_lat1.mem_reg[36]_i_5\: unisim.vcomponents.MUXF7
    port map (
      I0 => n_0_g0_b36,
      I1 => n_0_g1_b36,
      O => \n_0_g_rom_table_lat1.mem_reg[36]_i_5\,
      S => \pipe[2]\(6)
    );
\g_rom_table_lat1.mem_reg[37]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => ce,
      D => \n_0_g_rom_table_lat1.mem[37]_i_1\,
      Q => result(37),
      R => \<const0>\
    );
\g_rom_table_lat1.mem_reg[37]_i_2\: unisim.vcomponents.MUXF7
    port map (
      I0 => n_0_g6_b37,
      I1 => n_0_g7_b37,
      O => \n_0_g_rom_table_lat1.mem_reg[37]_i_2\,
      S => \pipe[2]\(6)
    );
\g_rom_table_lat1.mem_reg[37]_i_3\: unisim.vcomponents.MUXF7
    port map (
      I0 => n_0_g4_b37,
      I1 => n_0_g5_b37,
      O => \n_0_g_rom_table_lat1.mem_reg[37]_i_3\,
      S => \pipe[2]\(6)
    );
\g_rom_table_lat1.mem_reg[37]_i_4\: unisim.vcomponents.MUXF7
    port map (
      I0 => n_0_g2_b37,
      I1 => n_0_g3_b37,
      O => \n_0_g_rom_table_lat1.mem_reg[37]_i_4\,
      S => \pipe[2]\(6)
    );
\g_rom_table_lat1.mem_reg[37]_i_5\: unisim.vcomponents.MUXF7
    port map (
      I0 => n_0_g0_b37,
      I1 => n_0_g1_b37,
      O => \n_0_g_rom_table_lat1.mem_reg[37]_i_5\,
      S => \pipe[2]\(6)
    );
\g_rom_table_lat1.mem_reg[38]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => ce,
      D => \n_0_g_rom_table_lat1.mem[38]_i_1\,
      Q => result(38),
      R => \<const0>\
    );
\g_rom_table_lat1.mem_reg[38]_i_2\: unisim.vcomponents.MUXF7
    port map (
      I0 => n_0_g6_b38,
      I1 => n_0_g7_b38,
      O => \n_0_g_rom_table_lat1.mem_reg[38]_i_2\,
      S => \pipe[2]\(6)
    );
\g_rom_table_lat1.mem_reg[38]_i_3\: unisim.vcomponents.MUXF7
    port map (
      I0 => n_0_g4_b38,
      I1 => n_0_g5_b38,
      O => \n_0_g_rom_table_lat1.mem_reg[38]_i_3\,
      S => \pipe[2]\(6)
    );
\g_rom_table_lat1.mem_reg[38]_i_4\: unisim.vcomponents.MUXF7
    port map (
      I0 => n_0_g2_b38,
      I1 => n_0_g3_b38,
      O => \n_0_g_rom_table_lat1.mem_reg[38]_i_4\,
      S => \pipe[2]\(6)
    );
\g_rom_table_lat1.mem_reg[38]_i_5\: unisim.vcomponents.MUXF7
    port map (
      I0 => n_0_g0_b38,
      I1 => n_0_g1_b38,
      O => \n_0_g_rom_table_lat1.mem_reg[38]_i_5\,
      S => \pipe[2]\(6)
    );
\g_rom_table_lat1.mem_reg[39]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => ce,
      D => \n_0_g_rom_table_lat1.mem[39]_i_1\,
      Q => result(39),
      R => \<const0>\
    );
\g_rom_table_lat1.mem_reg[39]_i_2\: unisim.vcomponents.MUXF7
    port map (
      I0 => n_0_g6_b39,
      I1 => n_0_g7_b39,
      O => \n_0_g_rom_table_lat1.mem_reg[39]_i_2\,
      S => \pipe[2]\(6)
    );
\g_rom_table_lat1.mem_reg[39]_i_3\: unisim.vcomponents.MUXF7
    port map (
      I0 => n_0_g4_b39,
      I1 => n_0_g5_b39,
      O => \n_0_g_rom_table_lat1.mem_reg[39]_i_3\,
      S => \pipe[2]\(6)
    );
\g_rom_table_lat1.mem_reg[39]_i_4\: unisim.vcomponents.MUXF7
    port map (
      I0 => n_0_g2_b39,
      I1 => n_0_g3_b39,
      O => \n_0_g_rom_table_lat1.mem_reg[39]_i_4\,
      S => \pipe[2]\(6)
    );
\g_rom_table_lat1.mem_reg[39]_i_5\: unisim.vcomponents.MUXF7
    port map (
      I0 => n_0_g0_b39,
      I1 => n_0_g1_b39,
      O => \n_0_g_rom_table_lat1.mem_reg[39]_i_5\,
      S => \pipe[2]\(6)
    );
\g_rom_table_lat1.mem_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => ce,
      D => \n_0_g_rom_table_lat1.mem[3]_i_1\,
      Q => result(3),
      R => \<const0>\
    );
\g_rom_table_lat1.mem_reg[3]_i_2\: unisim.vcomponents.MUXF7
    port map (
      I0 => n_0_g6_b3,
      I1 => n_0_g7_b3,
      O => \n_0_g_rom_table_lat1.mem_reg[3]_i_2\,
      S => \pipe[2]\(6)
    );
\g_rom_table_lat1.mem_reg[3]_i_3\: unisim.vcomponents.MUXF7
    port map (
      I0 => n_0_g4_b3,
      I1 => n_0_g5_b3,
      O => \n_0_g_rom_table_lat1.mem_reg[3]_i_3\,
      S => \pipe[2]\(6)
    );
\g_rom_table_lat1.mem_reg[3]_i_4\: unisim.vcomponents.MUXF7
    port map (
      I0 => n_0_g2_b3,
      I1 => n_0_g3_b3,
      O => \n_0_g_rom_table_lat1.mem_reg[3]_i_4\,
      S => \pipe[2]\(6)
    );
\g_rom_table_lat1.mem_reg[3]_i_5\: unisim.vcomponents.MUXF7
    port map (
      I0 => n_0_g0_b3,
      I1 => n_0_g1_b3,
      O => \n_0_g_rom_table_lat1.mem_reg[3]_i_5\,
      S => \pipe[2]\(6)
    );
\g_rom_table_lat1.mem_reg[40]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => ce,
      D => \n_0_g_rom_table_lat1.mem[40]_i_1\,
      Q => result(40),
      R => \<const0>\
    );
\g_rom_table_lat1.mem_reg[40]_i_2\: unisim.vcomponents.MUXF7
    port map (
      I0 => n_0_g6_b40,
      I1 => n_0_g7_b40,
      O => \n_0_g_rom_table_lat1.mem_reg[40]_i_2\,
      S => \pipe[2]\(6)
    );
\g_rom_table_lat1.mem_reg[40]_i_3\: unisim.vcomponents.MUXF7
    port map (
      I0 => n_0_g4_b40,
      I1 => n_0_g5_b40,
      O => \n_0_g_rom_table_lat1.mem_reg[40]_i_3\,
      S => \pipe[2]\(6)
    );
\g_rom_table_lat1.mem_reg[40]_i_4\: unisim.vcomponents.MUXF7
    port map (
      I0 => n_0_g2_b40,
      I1 => n_0_g3_b40,
      O => \n_0_g_rom_table_lat1.mem_reg[40]_i_4\,
      S => \pipe[2]\(6)
    );
\g_rom_table_lat1.mem_reg[40]_i_5\: unisim.vcomponents.MUXF7
    port map (
      I0 => n_0_g0_b40,
      I1 => n_0_g1_b40,
      O => \n_0_g_rom_table_lat1.mem_reg[40]_i_5\,
      S => \pipe[2]\(6)
    );
\g_rom_table_lat1.mem_reg[41]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => ce,
      D => \n_0_g_rom_table_lat1.mem[41]_i_1\,
      Q => result(41),
      R => \<const0>\
    );
\g_rom_table_lat1.mem_reg[41]_i_2\: unisim.vcomponents.MUXF7
    port map (
      I0 => n_0_g6_b41,
      I1 => n_0_g7_b41,
      O => \n_0_g_rom_table_lat1.mem_reg[41]_i_2\,
      S => \pipe[2]\(6)
    );
\g_rom_table_lat1.mem_reg[41]_i_3\: unisim.vcomponents.MUXF7
    port map (
      I0 => n_0_g4_b41,
      I1 => n_0_g5_b41,
      O => \n_0_g_rom_table_lat1.mem_reg[41]_i_3\,
      S => \pipe[2]\(6)
    );
\g_rom_table_lat1.mem_reg[41]_i_4\: unisim.vcomponents.MUXF7
    port map (
      I0 => n_0_g2_b41,
      I1 => n_0_g3_b41,
      O => \n_0_g_rom_table_lat1.mem_reg[41]_i_4\,
      S => \pipe[2]\(6)
    );
\g_rom_table_lat1.mem_reg[41]_i_5\: unisim.vcomponents.MUXF7
    port map (
      I0 => n_0_g0_b41,
      I1 => n_0_g1_b41,
      O => \n_0_g_rom_table_lat1.mem_reg[41]_i_5\,
      S => \pipe[2]\(6)
    );
\g_rom_table_lat1.mem_reg[42]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => ce,
      D => \n_0_g_rom_table_lat1.mem[42]_i_1\,
      Q => result(42),
      R => \<const0>\
    );
\g_rom_table_lat1.mem_reg[42]_i_2\: unisim.vcomponents.MUXF7
    port map (
      I0 => n_0_g6_b42,
      I1 => n_0_g7_b42,
      O => \n_0_g_rom_table_lat1.mem_reg[42]_i_2\,
      S => \pipe[2]\(6)
    );
\g_rom_table_lat1.mem_reg[42]_i_3\: unisim.vcomponents.MUXF7
    port map (
      I0 => n_0_g4_b42,
      I1 => n_0_g5_b42,
      O => \n_0_g_rom_table_lat1.mem_reg[42]_i_3\,
      S => \pipe[2]\(6)
    );
\g_rom_table_lat1.mem_reg[42]_i_4\: unisim.vcomponents.MUXF7
    port map (
      I0 => n_0_g2_b42,
      I1 => n_0_g3_b42,
      O => \n_0_g_rom_table_lat1.mem_reg[42]_i_4\,
      S => \pipe[2]\(6)
    );
\g_rom_table_lat1.mem_reg[42]_i_5\: unisim.vcomponents.MUXF7
    port map (
      I0 => n_0_g0_b42,
      I1 => n_0_g1_b42,
      O => \n_0_g_rom_table_lat1.mem_reg[42]_i_5\,
      S => \pipe[2]\(6)
    );
\g_rom_table_lat1.mem_reg[43]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => ce,
      D => \n_0_g_rom_table_lat1.mem[43]_i_1\,
      Q => result(43),
      R => \<const0>\
    );
\g_rom_table_lat1.mem_reg[43]_i_2\: unisim.vcomponents.MUXF7
    port map (
      I0 => n_0_g6_b43,
      I1 => n_0_g7_b43,
      O => \n_0_g_rom_table_lat1.mem_reg[43]_i_2\,
      S => \pipe[2]\(6)
    );
\g_rom_table_lat1.mem_reg[43]_i_3\: unisim.vcomponents.MUXF7
    port map (
      I0 => n_0_g4_b43,
      I1 => n_0_g5_b43,
      O => \n_0_g_rom_table_lat1.mem_reg[43]_i_3\,
      S => \pipe[2]\(6)
    );
\g_rom_table_lat1.mem_reg[43]_i_4\: unisim.vcomponents.MUXF7
    port map (
      I0 => n_0_g2_b43,
      I1 => n_0_g3_b43,
      O => \n_0_g_rom_table_lat1.mem_reg[43]_i_4\,
      S => \pipe[2]\(6)
    );
\g_rom_table_lat1.mem_reg[43]_i_5\: unisim.vcomponents.MUXF7
    port map (
      I0 => n_0_g0_b43,
      I1 => n_0_g1_b43,
      O => \n_0_g_rom_table_lat1.mem_reg[43]_i_5\,
      S => \pipe[2]\(6)
    );
\g_rom_table_lat1.mem_reg[44]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => ce,
      D => \n_0_g_rom_table_lat1.mem[44]_i_1\,
      Q => result(44),
      R => \<const0>\
    );
\g_rom_table_lat1.mem_reg[44]_i_2\: unisim.vcomponents.MUXF7
    port map (
      I0 => n_0_g6_b44,
      I1 => n_0_g7_b44,
      O => \n_0_g_rom_table_lat1.mem_reg[44]_i_2\,
      S => \pipe[2]\(6)
    );
\g_rom_table_lat1.mem_reg[44]_i_3\: unisim.vcomponents.MUXF7
    port map (
      I0 => n_0_g4_b44,
      I1 => n_0_g5_b44,
      O => \n_0_g_rom_table_lat1.mem_reg[44]_i_3\,
      S => \pipe[2]\(6)
    );
\g_rom_table_lat1.mem_reg[44]_i_4\: unisim.vcomponents.MUXF7
    port map (
      I0 => n_0_g2_b44,
      I1 => n_0_g3_b44,
      O => \n_0_g_rom_table_lat1.mem_reg[44]_i_4\,
      S => \pipe[2]\(6)
    );
\g_rom_table_lat1.mem_reg[44]_i_5\: unisim.vcomponents.MUXF7
    port map (
      I0 => n_0_g0_b44,
      I1 => n_0_g1_b44,
      O => \n_0_g_rom_table_lat1.mem_reg[44]_i_5\,
      S => \pipe[2]\(6)
    );
\g_rom_table_lat1.mem_reg[45]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => ce,
      D => \n_0_g_rom_table_lat1.mem[45]_i_1\,
      Q => result(45),
      R => \<const0>\
    );
\g_rom_table_lat1.mem_reg[45]_i_2\: unisim.vcomponents.MUXF7
    port map (
      I0 => n_0_g6_b45,
      I1 => n_0_g7_b45,
      O => \n_0_g_rom_table_lat1.mem_reg[45]_i_2\,
      S => \pipe[2]\(6)
    );
\g_rom_table_lat1.mem_reg[45]_i_3\: unisim.vcomponents.MUXF7
    port map (
      I0 => n_0_g4_b45,
      I1 => n_0_g5_b45,
      O => \n_0_g_rom_table_lat1.mem_reg[45]_i_3\,
      S => \pipe[2]\(6)
    );
\g_rom_table_lat1.mem_reg[45]_i_4\: unisim.vcomponents.MUXF7
    port map (
      I0 => n_0_g2_b45,
      I1 => n_0_g3_b45,
      O => \n_0_g_rom_table_lat1.mem_reg[45]_i_4\,
      S => \pipe[2]\(6)
    );
\g_rom_table_lat1.mem_reg[45]_i_5\: unisim.vcomponents.MUXF7
    port map (
      I0 => n_0_g0_b45,
      I1 => n_0_g1_b45,
      O => \n_0_g_rom_table_lat1.mem_reg[45]_i_5\,
      S => \pipe[2]\(6)
    );
\g_rom_table_lat1.mem_reg[46]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => ce,
      D => \n_0_g_rom_table_lat1.mem[46]_i_1\,
      Q => result(46),
      R => \<const0>\
    );
\g_rom_table_lat1.mem_reg[46]_i_2\: unisim.vcomponents.MUXF7
    port map (
      I0 => n_0_g6_b46,
      I1 => n_0_g7_b46,
      O => \n_0_g_rom_table_lat1.mem_reg[46]_i_2\,
      S => \pipe[2]\(6)
    );
\g_rom_table_lat1.mem_reg[46]_i_3\: unisim.vcomponents.MUXF7
    port map (
      I0 => n_0_g4_b46,
      I1 => n_0_g5_b46,
      O => \n_0_g_rom_table_lat1.mem_reg[46]_i_3\,
      S => \pipe[2]\(6)
    );
\g_rom_table_lat1.mem_reg[46]_i_4\: unisim.vcomponents.MUXF7
    port map (
      I0 => n_0_g2_b46,
      I1 => n_0_g3_b46,
      O => \n_0_g_rom_table_lat1.mem_reg[46]_i_4\,
      S => \pipe[2]\(6)
    );
\g_rom_table_lat1.mem_reg[46]_i_5\: unisim.vcomponents.MUXF7
    port map (
      I0 => n_0_g0_b46,
      I1 => n_0_g1_b46,
      O => \n_0_g_rom_table_lat1.mem_reg[46]_i_5\,
      S => \pipe[2]\(6)
    );
\g_rom_table_lat1.mem_reg[47]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => ce,
      D => \n_0_g_rom_table_lat1.mem[47]_i_1\,
      Q => result(47),
      R => \<const0>\
    );
\g_rom_table_lat1.mem_reg[47]_i_2\: unisim.vcomponents.MUXF7
    port map (
      I0 => n_0_g6_b47,
      I1 => n_0_g7_b47,
      O => \n_0_g_rom_table_lat1.mem_reg[47]_i_2\,
      S => \pipe[2]\(6)
    );
\g_rom_table_lat1.mem_reg[47]_i_3\: unisim.vcomponents.MUXF7
    port map (
      I0 => n_0_g4_b47,
      I1 => n_0_g5_b47,
      O => \n_0_g_rom_table_lat1.mem_reg[47]_i_3\,
      S => \pipe[2]\(6)
    );
\g_rom_table_lat1.mem_reg[47]_i_4\: unisim.vcomponents.MUXF7
    port map (
      I0 => n_0_g2_b47,
      I1 => n_0_g3_b47,
      O => \n_0_g_rom_table_lat1.mem_reg[47]_i_4\,
      S => \pipe[2]\(6)
    );
\g_rom_table_lat1.mem_reg[47]_i_5\: unisim.vcomponents.MUXF7
    port map (
      I0 => n_0_g0_b47,
      I1 => n_0_g1_b47,
      O => \n_0_g_rom_table_lat1.mem_reg[47]_i_5\,
      S => \pipe[2]\(6)
    );
\g_rom_table_lat1.mem_reg[48]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => ce,
      D => \n_0_g_rom_table_lat1.mem[48]_i_1\,
      Q => result(48),
      R => \<const0>\
    );
\g_rom_table_lat1.mem_reg[48]_i_2\: unisim.vcomponents.MUXF7
    port map (
      I0 => n_0_g6_b48,
      I1 => n_0_g7_b48,
      O => \n_0_g_rom_table_lat1.mem_reg[48]_i_2\,
      S => \pipe[2]\(6)
    );
\g_rom_table_lat1.mem_reg[48]_i_3\: unisim.vcomponents.MUXF7
    port map (
      I0 => n_0_g4_b48,
      I1 => n_0_g5_b48,
      O => \n_0_g_rom_table_lat1.mem_reg[48]_i_3\,
      S => \pipe[2]\(6)
    );
\g_rom_table_lat1.mem_reg[48]_i_4\: unisim.vcomponents.MUXF7
    port map (
      I0 => n_0_g2_b48,
      I1 => n_0_g3_b48,
      O => \n_0_g_rom_table_lat1.mem_reg[48]_i_4\,
      S => \pipe[2]\(6)
    );
\g_rom_table_lat1.mem_reg[48]_i_5\: unisim.vcomponents.MUXF7
    port map (
      I0 => n_0_g0_b48,
      I1 => n_0_g1_b48,
      O => \n_0_g_rom_table_lat1.mem_reg[48]_i_5\,
      S => \pipe[2]\(6)
    );
\g_rom_table_lat1.mem_reg[49]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => ce,
      D => \n_0_g_rom_table_lat1.mem[49]_i_1\,
      Q => result(49),
      R => \<const0>\
    );
\g_rom_table_lat1.mem_reg[49]_i_2\: unisim.vcomponents.MUXF7
    port map (
      I0 => n_0_g6_b49,
      I1 => n_0_g7_b49,
      O => \n_0_g_rom_table_lat1.mem_reg[49]_i_2\,
      S => \pipe[2]\(6)
    );
\g_rom_table_lat1.mem_reg[49]_i_3\: unisim.vcomponents.MUXF7
    port map (
      I0 => n_0_g4_b49,
      I1 => n_0_g5_b49,
      O => \n_0_g_rom_table_lat1.mem_reg[49]_i_3\,
      S => \pipe[2]\(6)
    );
\g_rom_table_lat1.mem_reg[49]_i_4\: unisim.vcomponents.MUXF7
    port map (
      I0 => n_0_g2_b49,
      I1 => n_0_g3_b49,
      O => \n_0_g_rom_table_lat1.mem_reg[49]_i_4\,
      S => \pipe[2]\(6)
    );
\g_rom_table_lat1.mem_reg[49]_i_5\: unisim.vcomponents.MUXF7
    port map (
      I0 => n_0_g0_b49,
      I1 => n_0_g1_b49,
      O => \n_0_g_rom_table_lat1.mem_reg[49]_i_5\,
      S => \pipe[2]\(6)
    );
\g_rom_table_lat1.mem_reg[4]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => ce,
      D => \n_0_g_rom_table_lat1.mem[4]_i_1\,
      Q => result(4),
      R => \<const0>\
    );
\g_rom_table_lat1.mem_reg[4]_i_2\: unisim.vcomponents.MUXF7
    port map (
      I0 => n_0_g6_b4,
      I1 => n_0_g7_b4,
      O => \n_0_g_rom_table_lat1.mem_reg[4]_i_2\,
      S => \pipe[2]\(6)
    );
\g_rom_table_lat1.mem_reg[4]_i_3\: unisim.vcomponents.MUXF7
    port map (
      I0 => n_0_g4_b4,
      I1 => n_0_g5_b4,
      O => \n_0_g_rom_table_lat1.mem_reg[4]_i_3\,
      S => \pipe[2]\(6)
    );
\g_rom_table_lat1.mem_reg[4]_i_4\: unisim.vcomponents.MUXF7
    port map (
      I0 => n_0_g2_b4,
      I1 => n_0_g3_b4,
      O => \n_0_g_rom_table_lat1.mem_reg[4]_i_4\,
      S => \pipe[2]\(6)
    );
\g_rom_table_lat1.mem_reg[4]_i_5\: unisim.vcomponents.MUXF7
    port map (
      I0 => n_0_g0_b4,
      I1 => n_0_g1_b4,
      O => \n_0_g_rom_table_lat1.mem_reg[4]_i_5\,
      S => \pipe[2]\(6)
    );
\g_rom_table_lat1.mem_reg[50]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => ce,
      D => \n_0_g_rom_table_lat1.mem[50]_i_1\,
      Q => result(50),
      R => \<const0>\
    );
\g_rom_table_lat1.mem_reg[50]_i_2\: unisim.vcomponents.MUXF7
    port map (
      I0 => n_0_g6_b50,
      I1 => n_0_g7_b50,
      O => \n_0_g_rom_table_lat1.mem_reg[50]_i_2\,
      S => \pipe[2]\(6)
    );
\g_rom_table_lat1.mem_reg[50]_i_3\: unisim.vcomponents.MUXF7
    port map (
      I0 => n_0_g4_b50,
      I1 => n_0_g5_b50,
      O => \n_0_g_rom_table_lat1.mem_reg[50]_i_3\,
      S => \pipe[2]\(6)
    );
\g_rom_table_lat1.mem_reg[50]_i_4\: unisim.vcomponents.MUXF7
    port map (
      I0 => n_0_g2_b50,
      I1 => n_0_g3_b50,
      O => \n_0_g_rom_table_lat1.mem_reg[50]_i_4\,
      S => \pipe[2]\(6)
    );
\g_rom_table_lat1.mem_reg[50]_i_5\: unisim.vcomponents.MUXF7
    port map (
      I0 => n_0_g0_b50,
      I1 => n_0_g1_b50,
      O => \n_0_g_rom_table_lat1.mem_reg[50]_i_5\,
      S => \pipe[2]\(6)
    );
\g_rom_table_lat1.mem_reg[51]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => ce,
      D => \n_0_g_rom_table_lat1.mem[51]_i_1\,
      Q => result(51),
      R => \<const0>\
    );
\g_rom_table_lat1.mem_reg[51]_i_2\: unisim.vcomponents.MUXF7
    port map (
      I0 => n_0_g6_b51,
      I1 => n_0_g7_b51,
      O => \n_0_g_rom_table_lat1.mem_reg[51]_i_2\,
      S => \pipe[2]\(6)
    );
\g_rom_table_lat1.mem_reg[51]_i_3\: unisim.vcomponents.MUXF7
    port map (
      I0 => n_0_g4_b51,
      I1 => n_0_g5_b51,
      O => \n_0_g_rom_table_lat1.mem_reg[51]_i_3\,
      S => \pipe[2]\(6)
    );
\g_rom_table_lat1.mem_reg[51]_i_4\: unisim.vcomponents.MUXF7
    port map (
      I0 => n_0_g2_b51,
      I1 => n_0_g3_b51,
      O => \n_0_g_rom_table_lat1.mem_reg[51]_i_4\,
      S => \pipe[2]\(6)
    );
\g_rom_table_lat1.mem_reg[51]_i_5\: unisim.vcomponents.MUXF7
    port map (
      I0 => n_0_g0_b51,
      I1 => n_0_g1_b51,
      O => \n_0_g_rom_table_lat1.mem_reg[51]_i_5\,
      S => \pipe[2]\(6)
    );
\g_rom_table_lat1.mem_reg[52]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => ce,
      D => \n_0_g_rom_table_lat1.mem[52]_i_1\,
      Q => result(52),
      R => \<const0>\
    );
\g_rom_table_lat1.mem_reg[52]_i_2\: unisim.vcomponents.MUXF7
    port map (
      I0 => n_0_g6_b52,
      I1 => n_0_g7_b52,
      O => \n_0_g_rom_table_lat1.mem_reg[52]_i_2\,
      S => \pipe[2]\(6)
    );
\g_rom_table_lat1.mem_reg[52]_i_3\: unisim.vcomponents.MUXF7
    port map (
      I0 => n_0_g4_b52,
      I1 => n_0_g5_b52,
      O => \n_0_g_rom_table_lat1.mem_reg[52]_i_3\,
      S => \pipe[2]\(6)
    );
\g_rom_table_lat1.mem_reg[52]_i_4\: unisim.vcomponents.MUXF7
    port map (
      I0 => n_0_g2_b52,
      I1 => n_0_g3_b52,
      O => \n_0_g_rom_table_lat1.mem_reg[52]_i_4\,
      S => \pipe[2]\(6)
    );
\g_rom_table_lat1.mem_reg[52]_i_5\: unisim.vcomponents.MUXF7
    port map (
      I0 => n_0_g0_b52,
      I1 => n_0_g1_b52,
      O => \n_0_g_rom_table_lat1.mem_reg[52]_i_5\,
      S => \pipe[2]\(6)
    );
\g_rom_table_lat1.mem_reg[53]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => ce,
      D => \n_0_g_rom_table_lat1.mem_reg[53]_i_1\,
      Q => result(53),
      R => \<const0>\
    );
\g_rom_table_lat1.mem_reg[53]_i_1\: unisim.vcomponents.MUXF7
    port map (
      I0 => \n_0_g_rom_table_lat1.mem[53]_i_2\,
      I1 => n_0_g4_b53,
      O => \n_0_g_rom_table_lat1.mem_reg[53]_i_1\,
      S => \pipe[2]\(8)
    );
\g_rom_table_lat1.mem_reg[54]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => ce,
      D => \n_0_g_rom_table_lat1.mem[54]_i_1\,
      Q => result(54),
      R => \<const0>\
    );
\g_rom_table_lat1.mem_reg[55]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => ce,
      D => n_0_g3_b55,
      Q => result(55),
      R => \<const0>\
    );
\g_rom_table_lat1.mem_reg[56]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => ce,
      D => \n_0_g_rom_table_lat1.mem[56]_i_1\,
      Q => result(56),
      R => \<const0>\
    );
\g_rom_table_lat1.mem_reg[5]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => ce,
      D => \n_0_g_rom_table_lat1.mem[5]_i_1\,
      Q => result(5),
      R => \<const0>\
    );
\g_rom_table_lat1.mem_reg[5]_i_2\: unisim.vcomponents.MUXF7
    port map (
      I0 => n_0_g6_b5,
      I1 => n_0_g7_b5,
      O => \n_0_g_rom_table_lat1.mem_reg[5]_i_2\,
      S => \pipe[2]\(6)
    );
\g_rom_table_lat1.mem_reg[5]_i_3\: unisim.vcomponents.MUXF7
    port map (
      I0 => n_0_g4_b5,
      I1 => n_0_g5_b5,
      O => \n_0_g_rom_table_lat1.mem_reg[5]_i_3\,
      S => \pipe[2]\(6)
    );
\g_rom_table_lat1.mem_reg[5]_i_4\: unisim.vcomponents.MUXF7
    port map (
      I0 => n_0_g2_b5,
      I1 => n_0_g3_b5,
      O => \n_0_g_rom_table_lat1.mem_reg[5]_i_4\,
      S => \pipe[2]\(6)
    );
\g_rom_table_lat1.mem_reg[5]_i_5\: unisim.vcomponents.MUXF7
    port map (
      I0 => n_0_g0_b5,
      I1 => n_0_g1_b5,
      O => \n_0_g_rom_table_lat1.mem_reg[5]_i_5\,
      S => \pipe[2]\(6)
    );
\g_rom_table_lat1.mem_reg[6]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => ce,
      D => \n_0_g_rom_table_lat1.mem[6]_i_1\,
      Q => result(6),
      R => \<const0>\
    );
\g_rom_table_lat1.mem_reg[6]_i_2\: unisim.vcomponents.MUXF7
    port map (
      I0 => n_0_g6_b6,
      I1 => n_0_g7_b6,
      O => \n_0_g_rom_table_lat1.mem_reg[6]_i_2\,
      S => \pipe[2]\(6)
    );
\g_rom_table_lat1.mem_reg[6]_i_3\: unisim.vcomponents.MUXF7
    port map (
      I0 => n_0_g4_b6,
      I1 => n_0_g5_b6,
      O => \n_0_g_rom_table_lat1.mem_reg[6]_i_3\,
      S => \pipe[2]\(6)
    );
\g_rom_table_lat1.mem_reg[6]_i_4\: unisim.vcomponents.MUXF7
    port map (
      I0 => n_0_g2_b6,
      I1 => n_0_g3_b6,
      O => \n_0_g_rom_table_lat1.mem_reg[6]_i_4\,
      S => \pipe[2]\(6)
    );
\g_rom_table_lat1.mem_reg[6]_i_5\: unisim.vcomponents.MUXF7
    port map (
      I0 => n_0_g0_b6,
      I1 => n_0_g1_b6,
      O => \n_0_g_rom_table_lat1.mem_reg[6]_i_5\,
      S => \pipe[2]\(6)
    );
\g_rom_table_lat1.mem_reg[7]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => ce,
      D => \n_0_g_rom_table_lat1.mem[7]_i_1\,
      Q => result(7),
      R => \<const0>\
    );
\g_rom_table_lat1.mem_reg[7]_i_2\: unisim.vcomponents.MUXF7
    port map (
      I0 => n_0_g6_b7,
      I1 => n_0_g7_b7,
      O => \n_0_g_rom_table_lat1.mem_reg[7]_i_2\,
      S => \pipe[2]\(6)
    );
\g_rom_table_lat1.mem_reg[7]_i_3\: unisim.vcomponents.MUXF7
    port map (
      I0 => n_0_g4_b7,
      I1 => n_0_g5_b7,
      O => \n_0_g_rom_table_lat1.mem_reg[7]_i_3\,
      S => \pipe[2]\(6)
    );
\g_rom_table_lat1.mem_reg[7]_i_4\: unisim.vcomponents.MUXF7
    port map (
      I0 => n_0_g2_b7,
      I1 => n_0_g3_b7,
      O => \n_0_g_rom_table_lat1.mem_reg[7]_i_4\,
      S => \pipe[2]\(6)
    );
\g_rom_table_lat1.mem_reg[7]_i_5\: unisim.vcomponents.MUXF7
    port map (
      I0 => n_0_g0_b7,
      I1 => n_0_g1_b7,
      O => \n_0_g_rom_table_lat1.mem_reg[7]_i_5\,
      S => \pipe[2]\(6)
    );
\g_rom_table_lat1.mem_reg[8]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => ce,
      D => \n_0_g_rom_table_lat1.mem[8]_i_1\,
      Q => result(8),
      R => \<const0>\
    );
\g_rom_table_lat1.mem_reg[8]_i_2\: unisim.vcomponents.MUXF7
    port map (
      I0 => n_0_g6_b8,
      I1 => n_0_g7_b8,
      O => \n_0_g_rom_table_lat1.mem_reg[8]_i_2\,
      S => \pipe[2]\(6)
    );
\g_rom_table_lat1.mem_reg[8]_i_3\: unisim.vcomponents.MUXF7
    port map (
      I0 => n_0_g4_b8,
      I1 => n_0_g5_b8,
      O => \n_0_g_rom_table_lat1.mem_reg[8]_i_3\,
      S => \pipe[2]\(6)
    );
\g_rom_table_lat1.mem_reg[8]_i_4\: unisim.vcomponents.MUXF7
    port map (
      I0 => n_0_g2_b8,
      I1 => n_0_g3_b8,
      O => \n_0_g_rom_table_lat1.mem_reg[8]_i_4\,
      S => \pipe[2]\(6)
    );
\g_rom_table_lat1.mem_reg[8]_i_5\: unisim.vcomponents.MUXF7
    port map (
      I0 => n_0_g0_b8,
      I1 => n_0_g1_b8,
      O => \n_0_g_rom_table_lat1.mem_reg[8]_i_5\,
      S => \pipe[2]\(6)
    );
\g_rom_table_lat1.mem_reg[9]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => ce,
      D => \n_0_g_rom_table_lat1.mem[9]_i_1\,
      Q => result(9),
      R => \<const0>\
    );
\g_rom_table_lat1.mem_reg[9]_i_2\: unisim.vcomponents.MUXF7
    port map (
      I0 => n_0_g6_b9,
      I1 => n_0_g7_b9,
      O => \n_0_g_rom_table_lat1.mem_reg[9]_i_2\,
      S => \pipe[2]\(6)
    );
\g_rom_table_lat1.mem_reg[9]_i_3\: unisim.vcomponents.MUXF7
    port map (
      I0 => n_0_g4_b9,
      I1 => n_0_g5_b9,
      O => \n_0_g_rom_table_lat1.mem_reg[9]_i_3\,
      S => \pipe[2]\(6)
    );
\g_rom_table_lat1.mem_reg[9]_i_4\: unisim.vcomponents.MUXF7
    port map (
      I0 => n_0_g2_b9,
      I1 => n_0_g3_b9,
      O => \n_0_g_rom_table_lat1.mem_reg[9]_i_4\,
      S => \pipe[2]\(6)
    );
\g_rom_table_lat1.mem_reg[9]_i_5\: unisim.vcomponents.MUXF7
    port map (
      I0 => n_0_g0_b9,
      I1 => n_0_g1_b9,
      O => \n_0_g_rom_table_lat1.mem_reg[9]_i_5\,
      S => \pipe[2]\(6)
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity vivado_activity_thread_ap_dexp_13_full_dspflt_exp_e2zmzm1 is
  port (
    clk : in STD_LOGIC;
    ce : in STD_LOGIC;
    z : in STD_LOGIC_VECTOR ( 37 downto 0 );
    result : out STD_LOGIC_VECTOR ( 37 downto 0 )
  );
  attribute C_XDEVICEFAMILY : string;
  attribute C_XDEVICEFAMILY of vivado_activity_thread_ap_dexp_13_full_dspflt_exp_e2zmzm1 : entity is "zynq";
  attribute C_MULT_USAGE : integer;
  attribute C_MULT_USAGE of vivado_activity_thread_ap_dexp_13_full_dspflt_exp_e2zmzm1 : entity is 2;
  attribute C_We : integer;
  attribute C_We of vivado_activity_thread_ap_dexp_13_full_dspflt_exp_e2zmzm1 : entity is 11;
  attribute C_Wf : integer;
  attribute C_Wf of vivado_activity_thread_ap_dexp_13_full_dspflt_exp_e2zmzm1 : entity is 52;
  attribute C_g : integer;
  attribute C_g of vivado_activity_thread_ap_dexp_13_full_dspflt_exp_e2zmzm1 : entity is 4;
  attribute C_K : integer;
  attribute C_K of vivado_activity_thread_ap_dexp_13_full_dspflt_exp_e2zmzm1 : entity is 9;
  attribute C_Z_WIDTH : integer;
  attribute C_Z_WIDTH of vivado_activity_thread_ap_dexp_13_full_dspflt_exp_e2zmzm1 : entity is 38;
  attribute C_RESULT_WIDTH : integer;
  attribute C_RESULT_WIDTH of vivado_activity_thread_ap_dexp_13_full_dspflt_exp_e2zmzm1 : entity is 38;
  attribute C_USE_BRAMS : string;
  attribute C_USE_BRAMS of vivado_activity_thread_ap_dexp_13_full_dspflt_exp_e2zmzm1 : entity is "FALSE";
  attribute REGISTERS : string;
  attribute REGISTERS of vivado_activity_thread_ap_dexp_13_full_dspflt_exp_e2zmzm1 : entity is "200'b01000100010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of vivado_activity_thread_ap_dexp_13_full_dspflt_exp_e2zmzm1 : entity is "yes";
end vivado_activity_thread_ap_dexp_13_full_dspflt_exp_e2zmzm1;

architecture STRUCTURE of vivado_activity_thread_ap_dexp_13_full_dspflt_exp_e2zmzm1 is
  signal \<const0>\ : STD_LOGIC;
  signal \<const1>\ : STD_LOGIC;
  signal \g_dp.i_polyomial/K0\ : STD_LOGIC_VECTOR ( 15 downto 2 );
  signal \g_dp.i_polyomial/K0_lower_bits_del\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \g_dp.i_polyomial/g_struct.I_delay/i_pipe/first_q\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \g_dp.i_polyomial/g_struct.P_for_m2_delay/i_pipe/first_q\ : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal \g_dp.i_polyomial/g_struct.k0_lower_bits_delay/i_pipe/first_q\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \g_dp.i_polyomial/g_struct.multadd_1.madd/dsp_extra_fabric_adder.c_high_delay_balance/i_pipe/first_q\ : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal \g_dp.i_polyomial/g_struct.multadd_1.madd/dsp_extra_fabric_adder.c_low_delay_balance/i_pipe/first_q\ : STD_LOGIC_VECTOR ( 45 downto 0 );
  signal \g_dp.i_polyomial/g_struct.multadd_1.madd/dsp_extra_fabric_adder.mult_low_delay_balance/i_pipe/first_q\ : STD_LOGIC_VECTOR ( 24 downto 0 );
  signal \g_dp.i_polyomial/g_struct.multadd_1.madd/dsp_extra_fabric_adder.mult_with_add_low/ACOUT\ : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal \g_dp.i_polyomial/g_struct.multadd_1.madd/dsp_extra_fabric_adder.mult_with_add_low/PCOUT\ : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal \g_dp.i_polyomial/g_struct.multadd_1.madd/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[0].need_output_delay.output_delay/dout_i\ : STD_LOGIC_VECTOR ( 16 downto 0 );
  signal \g_dp.i_polyomial/g_struct.multadd_1.madd/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[1].need_output_delay.output_delay/dout_i\ : STD_LOGIC_VECTOR ( 42 downto 0 );
  signal \g_dp.i_polyomial/g_struct.multadd_1.madd/dsp_extra_fabric_adder.mult_with_add_low/use_prim.iAdelx[0].iAdely[0].use_delay_line.Adelay/dout_i\ : STD_LOGIC_VECTOR ( 24 downto 0 );
  signal \g_dp.i_polyomial/g_struct.multadd_1.madd/dsp_extra_fabric_adder.mult_with_add_low/use_prim.iBdelx[0].iBdely[0].need_delay_line.Bdelay/dout_i\ : STD_LOGIC_VECTOR ( 17 to 17 );
  signal \g_dp.i_polyomial/g_struct.multadd_1.madd/dsp_extra_fabric_adder.mult_with_add_low/use_prim.iBdelx[0].iBdely[1].need_delay_line.Bdelay/dout_i\ : STD_LOGIC_VECTOR ( 8 to 8 );
  signal \g_dp.i_polyomial/g_struct.multadd_2.madd/dsp_extra_fabric_adder.c_high_delay_balance/i_pipe/first_q\ : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal \g_dp.i_polyomial/g_struct.multadd_2.madd/dsp_extra_fabric_adder.mult_with_add_low/ACOUT\ : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal \g_dp.i_polyomial/g_struct.multadd_2.madd/dsp_extra_fabric_adder.mult_with_add_low/PCOUT\ : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal \g_dp.i_polyomial/g_struct.multadd_2.madd/dsp_extra_fabric_adder.mult_with_add_low/acout[1,0]\ : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal \g_dp.i_polyomial/g_struct.multadd_2.madd/dsp_extra_fabric_adder.mult_with_add_low/pcout[0,1]\ : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal \g_dp.i_polyomial/g_struct.multadd_2.madd/dsp_extra_fabric_adder.mult_with_add_low/pcout[1,0]\ : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal \g_dp.i_polyomial/g_struct.multadd_2.madd/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[0].need_output_delay.output_delay/dout_i\ : STD_LOGIC_VECTOR ( 16 downto 0 );
  signal \g_dp.i_polyomial/g_struct.multadd_2.madd/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[1].bppDSP48[0].need_output_delay.output_delay/dout_i\ : STD_LOGIC_VECTOR ( 16 downto 0 );
  signal \g_dp.i_polyomial/g_struct.multadd_2.madd/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[1].bppDSP48[1].need_output_delay.output_delay/dout_i\ : STD_LOGIC_VECTOR ( 42 downto 0 );
  signal \g_dp.i_polyomial/g_struct.multadd_2.madd/dsp_extra_fabric_adder.mult_with_add_low/use_prim.iAdelx[0].iAdely[0].use_delay_line.Adelay/dout_i\ : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal \g_dp.i_polyomial/g_struct.multadd_2.madd/dsp_extra_fabric_adder.mult_with_add_low/use_prim.iAdelx[1].iAdely[0].use_delay_line.Adelay/dout_i\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \g_dp.i_polyomial/g_struct.multadd_2.madd/dsp_extra_fabric_adder.mult_with_add_low/use_prim.iBdelx[0].iBdely[0].need_delay_line.Bdelay/dout_i\ : STD_LOGIC_VECTOR ( 17 to 17 );
  signal \g_dp.i_polyomial/g_struct.multadd_2.madd/dsp_extra_fabric_adder.mult_with_add_low/use_prim.iBdelx[1].iBdely[0].need_delay_line.Bdelay/dout_i\ : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal \g_dp.i_polyomial/g_struct.multadd_2.madd/dsp_extra_fabric_adder.mult_with_add_low/use_prim.iBdelx[1].iBdely[1].need_delay_line.Bdelay/dout_i\ : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal n_0_dout_i_inferred_i_14 : STD_LOGIC;
  signal n_0_dout_i_inferred_i_15 : STD_LOGIC;
  signal n_0_dout_i_inferred_i_16 : STD_LOGIC;
  signal n_0_dout_i_inferred_i_17 : STD_LOGIC;
  signal n_0_dout_i_inferred_i_18 : STD_LOGIC;
  signal n_0_dout_i_inferred_i_19 : STD_LOGIC;
  signal n_0_dout_i_inferred_i_20 : STD_LOGIC;
  signal n_0_dout_i_inferred_i_21 : STD_LOGIC;
  signal n_0_dout_i_inferred_i_22 : STD_LOGIC;
  signal n_0_dout_i_inferred_i_23 : STD_LOGIC;
  signal n_0_dout_i_inferred_i_24 : STD_LOGIC;
  signal n_0_dout_i_inferred_i_25 : STD_LOGIC;
  signal n_0_dout_i_inferred_i_26 : STD_LOGIC;
  signal n_0_dout_i_inferred_i_27 : STD_LOGIC;
  signal n_0_dout_i_inferred_i_28 : STD_LOGIC;
  signal n_0_dout_i_inferred_i_29 : STD_LOGIC;
  signal n_0_dout_i_inferred_i_30 : STD_LOGIC;
  signal n_0_dout_i_inferred_i_31 : STD_LOGIC;
  signal n_0_dout_i_inferred_i_32 : STD_LOGIC;
  signal n_0_dout_i_inferred_i_33 : STD_LOGIC;
  signal n_0_dout_i_inferred_i_34 : STD_LOGIC;
  signal n_0_dout_i_inferred_i_35 : STD_LOGIC;
  signal n_0_dout_i_inferred_i_36 : STD_LOGIC;
  signal n_0_dout_i_inferred_i_37 : STD_LOGIC;
  signal n_0_dout_i_inferred_i_38 : STD_LOGIC;
  signal n_0_dout_i_inferred_i_39 : STD_LOGIC;
  signal n_0_g0_b0 : STD_LOGIC;
  signal \n_0_g0_b0__0\ : STD_LOGIC;
  signal \n_0_g0_b0__1\ : STD_LOGIC;
  signal n_0_g0_b1 : STD_LOGIC;
  signal n_0_g0_b10 : STD_LOGIC;
  signal \n_0_g0_b10__0\ : STD_LOGIC;
  signal n_0_g0_b11 : STD_LOGIC;
  signal \n_0_g0_b11__0\ : STD_LOGIC;
  signal n_0_g0_b12 : STD_LOGIC;
  signal \n_0_g0_b12__0\ : STD_LOGIC;
  signal n_0_g0_b13 : STD_LOGIC;
  signal \n_0_g0_b13__0\ : STD_LOGIC;
  signal n_0_g0_b14 : STD_LOGIC;
  signal \n_0_g0_b14__0\ : STD_LOGIC;
  signal n_0_g0_b15 : STD_LOGIC;
  signal \n_0_g0_b15__0\ : STD_LOGIC;
  signal n_0_g0_b16 : STD_LOGIC;
  signal \n_0_g0_b16__0\ : STD_LOGIC;
  signal \n_0_g0_b1__0\ : STD_LOGIC;
  signal \n_0_g0_b1__1\ : STD_LOGIC;
  signal n_0_g0_b2 : STD_LOGIC;
  signal n_0_g0_b20 : STD_LOGIC;
  signal n_0_g0_b21 : STD_LOGIC;
  signal n_0_g0_b22 : STD_LOGIC;
  signal n_0_g0_b23 : STD_LOGIC;
  signal n_0_g0_b24 : STD_LOGIC;
  signal n_0_g0_b25 : STD_LOGIC;
  signal n_0_g0_b26 : STD_LOGIC;
  signal n_0_g0_b27 : STD_LOGIC;
  signal n_0_g0_b28 : STD_LOGIC;
  signal n_0_g0_b29 : STD_LOGIC;
  signal \n_0_g0_b2__0\ : STD_LOGIC;
  signal \n_0_g0_b2__1\ : STD_LOGIC;
  signal n_0_g0_b3 : STD_LOGIC;
  signal \n_0_g0_b3__0\ : STD_LOGIC;
  signal n_0_g0_b4 : STD_LOGIC;
  signal \n_0_g0_b4__0\ : STD_LOGIC;
  signal n_0_g0_b5 : STD_LOGIC;
  signal \n_0_g0_b5__0\ : STD_LOGIC;
  signal n_0_g0_b6 : STD_LOGIC;
  signal \n_0_g0_b6__0\ : STD_LOGIC;
  signal n_0_g0_b7 : STD_LOGIC;
  signal \n_0_g0_b7__0\ : STD_LOGIC;
  signal n_0_g0_b8 : STD_LOGIC;
  signal \n_0_g0_b8__0\ : STD_LOGIC;
  signal n_0_g0_b9 : STD_LOGIC;
  signal \n_0_g0_b9__0\ : STD_LOGIC;
  signal n_0_g1_b0 : STD_LOGIC;
  signal \n_0_g1_b0__0\ : STD_LOGIC;
  signal \n_0_g1_b0__1\ : STD_LOGIC;
  signal n_0_g1_b1 : STD_LOGIC;
  signal n_0_g1_b10 : STD_LOGIC;
  signal \n_0_g1_b10__0\ : STD_LOGIC;
  signal n_0_g1_b11 : STD_LOGIC;
  signal \n_0_g1_b11__0\ : STD_LOGIC;
  signal n_0_g1_b12 : STD_LOGIC;
  signal \n_0_g1_b12__0\ : STD_LOGIC;
  signal n_0_g1_b13 : STD_LOGIC;
  signal \n_0_g1_b13__0\ : STD_LOGIC;
  signal n_0_g1_b14 : STD_LOGIC;
  signal \n_0_g1_b14__0\ : STD_LOGIC;
  signal n_0_g1_b15 : STD_LOGIC;
  signal \n_0_g1_b15__0\ : STD_LOGIC;
  signal n_0_g1_b16 : STD_LOGIC;
  signal \n_0_g1_b16__0\ : STD_LOGIC;
  signal n_0_g1_b17 : STD_LOGIC;
  signal \n_0_g1_b17__0\ : STD_LOGIC;
  signal n_0_g1_b18 : STD_LOGIC;
  signal \n_0_g1_b18__0\ : STD_LOGIC;
  signal n_0_g1_b19 : STD_LOGIC;
  signal \n_0_g1_b1__0\ : STD_LOGIC;
  signal \n_0_g1_b1__1\ : STD_LOGIC;
  signal n_0_g1_b2 : STD_LOGIC;
  signal n_0_g1_b20 : STD_LOGIC;
  signal n_0_g1_b21 : STD_LOGIC;
  signal n_0_g1_b22 : STD_LOGIC;
  signal n_0_g1_b23 : STD_LOGIC;
  signal n_0_g1_b24 : STD_LOGIC;
  signal n_0_g1_b25 : STD_LOGIC;
  signal n_0_g1_b26 : STD_LOGIC;
  signal n_0_g1_b27 : STD_LOGIC;
  signal n_0_g1_b28 : STD_LOGIC;
  signal n_0_g1_b29 : STD_LOGIC;
  signal \n_0_g1_b2__0\ : STD_LOGIC;
  signal \n_0_g1_b2__1\ : STD_LOGIC;
  signal n_0_g1_b3 : STD_LOGIC;
  signal n_0_g1_b30 : STD_LOGIC;
  signal n_0_g1_b31 : STD_LOGIC;
  signal \n_0_g1_b3__0\ : STD_LOGIC;
  signal \n_0_g1_b3__1\ : STD_LOGIC;
  signal n_0_g1_b4 : STD_LOGIC;
  signal \n_0_g1_b4__0\ : STD_LOGIC;
  signal \n_0_g1_b4__1\ : STD_LOGIC;
  signal n_0_g1_b5 : STD_LOGIC;
  signal \n_0_g1_b5__0\ : STD_LOGIC;
  signal \n_0_g1_b5__1\ : STD_LOGIC;
  signal n_0_g1_b6 : STD_LOGIC;
  signal \n_0_g1_b6__0\ : STD_LOGIC;
  signal n_0_g1_b7 : STD_LOGIC;
  signal \n_0_g1_b7__0\ : STD_LOGIC;
  signal n_0_g1_b8 : STD_LOGIC;
  signal \n_0_g1_b8__0\ : STD_LOGIC;
  signal n_0_g1_b9 : STD_LOGIC;
  signal \n_0_g1_b9__0\ : STD_LOGIC;
  signal n_0_g2_b0 : STD_LOGIC;
  signal \n_0_g2_b0__0\ : STD_LOGIC;
  signal \n_0_g2_b0__1\ : STD_LOGIC;
  signal n_0_g2_b1 : STD_LOGIC;
  signal n_0_g2_b10 : STD_LOGIC;
  signal \n_0_g2_b10__0\ : STD_LOGIC;
  signal n_0_g2_b11 : STD_LOGIC;
  signal \n_0_g2_b11__0\ : STD_LOGIC;
  signal n_0_g2_b12 : STD_LOGIC;
  signal \n_0_g2_b12__0\ : STD_LOGIC;
  signal n_0_g2_b13 : STD_LOGIC;
  signal \n_0_g2_b13__0\ : STD_LOGIC;
  signal n_0_g2_b14 : STD_LOGIC;
  signal \n_0_g2_b14__0\ : STD_LOGIC;
  signal n_0_g2_b15 : STD_LOGIC;
  signal \n_0_g2_b15__0\ : STD_LOGIC;
  signal n_0_g2_b16 : STD_LOGIC;
  signal \n_0_g2_b16__0\ : STD_LOGIC;
  signal n_0_g2_b17 : STD_LOGIC;
  signal \n_0_g2_b17__0\ : STD_LOGIC;
  signal n_0_g2_b18 : STD_LOGIC;
  signal \n_0_g2_b18__0\ : STD_LOGIC;
  signal n_0_g2_b19 : STD_LOGIC;
  signal \n_0_g2_b19__0\ : STD_LOGIC;
  signal \n_0_g2_b1__0\ : STD_LOGIC;
  signal \n_0_g2_b1__1\ : STD_LOGIC;
  signal n_0_g2_b2 : STD_LOGIC;
  signal n_0_g2_b20 : STD_LOGIC;
  signal \n_0_g2_b20__0\ : STD_LOGIC;
  signal n_0_g2_b21 : STD_LOGIC;
  signal n_0_g2_b22 : STD_LOGIC;
  signal n_0_g2_b23 : STD_LOGIC;
  signal n_0_g2_b24 : STD_LOGIC;
  signal n_0_g2_b25 : STD_LOGIC;
  signal n_0_g2_b26 : STD_LOGIC;
  signal n_0_g2_b27 : STD_LOGIC;
  signal n_0_g2_b28 : STD_LOGIC;
  signal n_0_g2_b29 : STD_LOGIC;
  signal \n_0_g2_b2__0\ : STD_LOGIC;
  signal \n_0_g2_b2__1\ : STD_LOGIC;
  signal n_0_g2_b3 : STD_LOGIC;
  signal n_0_g2_b30 : STD_LOGIC;
  signal n_0_g2_b31 : STD_LOGIC;
  signal n_0_g2_b32 : STD_LOGIC;
  signal n_0_g2_b33 : STD_LOGIC;
  signal \n_0_g2_b3__0\ : STD_LOGIC;
  signal \n_0_g2_b3__1\ : STD_LOGIC;
  signal n_0_g2_b4 : STD_LOGIC;
  signal \n_0_g2_b4__0\ : STD_LOGIC;
  signal \n_0_g2_b4__1\ : STD_LOGIC;
  signal n_0_g2_b5 : STD_LOGIC;
  signal \n_0_g2_b5__0\ : STD_LOGIC;
  signal \n_0_g2_b5__1\ : STD_LOGIC;
  signal n_0_g2_b6 : STD_LOGIC;
  signal \n_0_g2_b6__0\ : STD_LOGIC;
  signal n_0_g2_b7 : STD_LOGIC;
  signal \n_0_g2_b7__0\ : STD_LOGIC;
  signal n_0_g2_b8 : STD_LOGIC;
  signal \n_0_g2_b8__0\ : STD_LOGIC;
  signal n_0_g2_b9 : STD_LOGIC;
  signal \n_0_g2_b9__0\ : STD_LOGIC;
  signal n_0_g3_b0 : STD_LOGIC;
  signal \n_0_g3_b0__0\ : STD_LOGIC;
  signal \n_0_g3_b0__1\ : STD_LOGIC;
  signal n_0_g3_b1 : STD_LOGIC;
  signal n_0_g3_b10 : STD_LOGIC;
  signal \n_0_g3_b10__0\ : STD_LOGIC;
  signal \n_0_g3_b10__1\ : STD_LOGIC;
  signal n_0_g3_b11 : STD_LOGIC;
  signal \n_0_g3_b11__0\ : STD_LOGIC;
  signal \n_0_g3_b11__1\ : STD_LOGIC;
  signal n_0_g3_b12 : STD_LOGIC;
  signal \n_0_g3_b12__0\ : STD_LOGIC;
  signal n_0_g3_b13 : STD_LOGIC;
  signal \n_0_g3_b13__0\ : STD_LOGIC;
  signal n_0_g3_b14 : STD_LOGIC;
  signal \n_0_g3_b14__0\ : STD_LOGIC;
  signal n_0_g3_b15 : STD_LOGIC;
  signal \n_0_g3_b15__0\ : STD_LOGIC;
  signal n_0_g3_b16 : STD_LOGIC;
  signal \n_0_g3_b16__0\ : STD_LOGIC;
  signal n_0_g3_b17 : STD_LOGIC;
  signal \n_0_g3_b17__0\ : STD_LOGIC;
  signal n_0_g3_b18 : STD_LOGIC;
  signal \n_0_g3_b18__0\ : STD_LOGIC;
  signal n_0_g3_b19 : STD_LOGIC;
  signal \n_0_g3_b19__0\ : STD_LOGIC;
  signal \n_0_g3_b1__0\ : STD_LOGIC;
  signal \n_0_g3_b1__1\ : STD_LOGIC;
  signal n_0_g3_b2 : STD_LOGIC;
  signal n_0_g3_b20 : STD_LOGIC;
  signal n_0_g3_b21 : STD_LOGIC;
  signal n_0_g3_b22 : STD_LOGIC;
  signal n_0_g3_b23 : STD_LOGIC;
  signal n_0_g3_b24 : STD_LOGIC;
  signal n_0_g3_b25 : STD_LOGIC;
  signal n_0_g3_b26 : STD_LOGIC;
  signal n_0_g3_b27 : STD_LOGIC;
  signal n_0_g3_b28 : STD_LOGIC;
  signal n_0_g3_b29 : STD_LOGIC;
  signal \n_0_g3_b2__0\ : STD_LOGIC;
  signal \n_0_g3_b2__1\ : STD_LOGIC;
  signal n_0_g3_b3 : STD_LOGIC;
  signal n_0_g3_b30 : STD_LOGIC;
  signal n_0_g3_b31 : STD_LOGIC;
  signal n_0_g3_b32 : STD_LOGIC;
  signal \n_0_g3_b3__0\ : STD_LOGIC;
  signal \n_0_g3_b3__1\ : STD_LOGIC;
  signal n_0_g3_b4 : STD_LOGIC;
  signal \n_0_g3_b4__0\ : STD_LOGIC;
  signal \n_0_g3_b4__1\ : STD_LOGIC;
  signal n_0_g3_b5 : STD_LOGIC;
  signal \n_0_g3_b5__0\ : STD_LOGIC;
  signal \n_0_g3_b5__1\ : STD_LOGIC;
  signal n_0_g3_b6 : STD_LOGIC;
  signal \n_0_g3_b6__0\ : STD_LOGIC;
  signal \n_0_g3_b6__1\ : STD_LOGIC;
  signal n_0_g3_b7 : STD_LOGIC;
  signal \n_0_g3_b7__0\ : STD_LOGIC;
  signal \n_0_g3_b7__1\ : STD_LOGIC;
  signal n_0_g3_b8 : STD_LOGIC;
  signal \n_0_g3_b8__0\ : STD_LOGIC;
  signal \n_0_g3_b8__1\ : STD_LOGIC;
  signal n_0_g3_b9 : STD_LOGIC;
  signal \n_0_g3_b9__0\ : STD_LOGIC;
  signal \n_0_g3_b9__1\ : STD_LOGIC;
  signal n_0_g4_b0 : STD_LOGIC;
  signal \n_0_g4_b0__0\ : STD_LOGIC;
  signal \n_0_g4_b0__1\ : STD_LOGIC;
  signal n_0_g4_b1 : STD_LOGIC;
  signal n_0_g4_b10 : STD_LOGIC;
  signal \n_0_g4_b10__0\ : STD_LOGIC;
  signal n_0_g4_b11 : STD_LOGIC;
  signal \n_0_g4_b11__0\ : STD_LOGIC;
  signal n_0_g4_b12 : STD_LOGIC;
  signal \n_0_g4_b12__0\ : STD_LOGIC;
  signal n_0_g4_b13 : STD_LOGIC;
  signal \n_0_g4_b13__0\ : STD_LOGIC;
  signal n_0_g4_b14 : STD_LOGIC;
  signal \n_0_g4_b14__0\ : STD_LOGIC;
  signal n_0_g4_b15 : STD_LOGIC;
  signal \n_0_g4_b15__0\ : STD_LOGIC;
  signal n_0_g4_b16 : STD_LOGIC;
  signal \n_0_g4_b16__0\ : STD_LOGIC;
  signal n_0_g4_b17 : STD_LOGIC;
  signal \n_0_g4_b17__0\ : STD_LOGIC;
  signal n_0_g4_b18 : STD_LOGIC;
  signal \n_0_g4_b18__0\ : STD_LOGIC;
  signal n_0_g4_b19 : STD_LOGIC;
  signal \n_0_g4_b19__0\ : STD_LOGIC;
  signal \n_0_g4_b1__0\ : STD_LOGIC;
  signal \n_0_g4_b1__1\ : STD_LOGIC;
  signal n_0_g4_b2 : STD_LOGIC;
  signal n_0_g4_b20 : STD_LOGIC;
  signal \n_0_g4_b20__0\ : STD_LOGIC;
  signal n_0_g4_b21 : STD_LOGIC;
  signal n_0_g4_b22 : STD_LOGIC;
  signal n_0_g4_b23 : STD_LOGIC;
  signal n_0_g4_b24 : STD_LOGIC;
  signal n_0_g4_b25 : STD_LOGIC;
  signal n_0_g4_b26 : STD_LOGIC;
  signal n_0_g4_b27 : STD_LOGIC;
  signal n_0_g4_b28 : STD_LOGIC;
  signal n_0_g4_b29 : STD_LOGIC;
  signal \n_0_g4_b2__0\ : STD_LOGIC;
  signal \n_0_g4_b2__1\ : STD_LOGIC;
  signal n_0_g4_b3 : STD_LOGIC;
  signal n_0_g4_b30 : STD_LOGIC;
  signal n_0_g4_b31 : STD_LOGIC;
  signal n_0_g4_b32 : STD_LOGIC;
  signal n_0_g4_b33 : STD_LOGIC;
  signal \n_0_g4_b3__0\ : STD_LOGIC;
  signal \n_0_g4_b3__1\ : STD_LOGIC;
  signal n_0_g4_b4 : STD_LOGIC;
  signal \n_0_g4_b4__0\ : STD_LOGIC;
  signal \n_0_g4_b4__1\ : STD_LOGIC;
  signal n_0_g4_b5 : STD_LOGIC;
  signal \n_0_g4_b5__0\ : STD_LOGIC;
  signal \n_0_g4_b5__1\ : STD_LOGIC;
  signal n_0_g4_b6 : STD_LOGIC;
  signal \n_0_g4_b6__0\ : STD_LOGIC;
  signal \n_0_g4_b6__1\ : STD_LOGIC;
  signal n_0_g4_b7 : STD_LOGIC;
  signal \n_0_g4_b7__0\ : STD_LOGIC;
  signal n_0_g4_b8 : STD_LOGIC;
  signal \n_0_g4_b8__0\ : STD_LOGIC;
  signal n_0_g4_b9 : STD_LOGIC;
  signal \n_0_g4_b9__0\ : STD_LOGIC;
  signal n_0_g5_b0 : STD_LOGIC;
  signal \n_0_g5_b0__0\ : STD_LOGIC;
  signal \n_0_g5_b0__1\ : STD_LOGIC;
  signal n_0_g5_b1 : STD_LOGIC;
  signal n_0_g5_b10 : STD_LOGIC;
  signal \n_0_g5_b10__0\ : STD_LOGIC;
  signal n_0_g5_b11 : STD_LOGIC;
  signal \n_0_g5_b11__0\ : STD_LOGIC;
  signal n_0_g5_b12 : STD_LOGIC;
  signal \n_0_g5_b12__0\ : STD_LOGIC;
  signal n_0_g5_b13 : STD_LOGIC;
  signal \n_0_g5_b13__0\ : STD_LOGIC;
  signal n_0_g5_b14 : STD_LOGIC;
  signal \n_0_g5_b14__0\ : STD_LOGIC;
  signal n_0_g5_b15 : STD_LOGIC;
  signal \n_0_g5_b15__0\ : STD_LOGIC;
  signal n_0_g5_b16 : STD_LOGIC;
  signal \n_0_g5_b16__0\ : STD_LOGIC;
  signal n_0_g5_b17 : STD_LOGIC;
  signal \n_0_g5_b17__0\ : STD_LOGIC;
  signal n_0_g5_b18 : STD_LOGIC;
  signal \n_0_g5_b18__0\ : STD_LOGIC;
  signal n_0_g5_b19 : STD_LOGIC;
  signal \n_0_g5_b19__0\ : STD_LOGIC;
  signal \n_0_g5_b1__0\ : STD_LOGIC;
  signal \n_0_g5_b1__1\ : STD_LOGIC;
  signal n_0_g5_b2 : STD_LOGIC;
  signal n_0_g5_b20 : STD_LOGIC;
  signal \n_0_g5_b20__0\ : STD_LOGIC;
  signal n_0_g5_b21 : STD_LOGIC;
  signal \n_0_g5_b21__0\ : STD_LOGIC;
  signal n_0_g5_b22 : STD_LOGIC;
  signal \n_0_g5_b22__0\ : STD_LOGIC;
  signal n_0_g5_b23 : STD_LOGIC;
  signal n_0_g5_b24 : STD_LOGIC;
  signal n_0_g5_b25 : STD_LOGIC;
  signal n_0_g5_b26 : STD_LOGIC;
  signal n_0_g5_b27 : STD_LOGIC;
  signal n_0_g5_b28 : STD_LOGIC;
  signal n_0_g5_b29 : STD_LOGIC;
  signal \n_0_g5_b2__0\ : STD_LOGIC;
  signal \n_0_g5_b2__1\ : STD_LOGIC;
  signal n_0_g5_b3 : STD_LOGIC;
  signal n_0_g5_b30 : STD_LOGIC;
  signal n_0_g5_b31 : STD_LOGIC;
  signal n_0_g5_b32 : STD_LOGIC;
  signal n_0_g5_b33 : STD_LOGIC;
  signal n_0_g5_b34 : STD_LOGIC;
  signal n_0_g5_b35 : STD_LOGIC;
  signal \n_0_g5_b3__0\ : STD_LOGIC;
  signal \n_0_g5_b3__1\ : STD_LOGIC;
  signal n_0_g5_b4 : STD_LOGIC;
  signal \n_0_g5_b4__0\ : STD_LOGIC;
  signal \n_0_g5_b4__1\ : STD_LOGIC;
  signal n_0_g5_b5 : STD_LOGIC;
  signal \n_0_g5_b5__0\ : STD_LOGIC;
  signal \n_0_g5_b5__1\ : STD_LOGIC;
  signal n_0_g5_b6 : STD_LOGIC;
  signal \n_0_g5_b6__0\ : STD_LOGIC;
  signal \n_0_g5_b6__1\ : STD_LOGIC;
  signal n_0_g5_b7 : STD_LOGIC;
  signal \n_0_g5_b7__0\ : STD_LOGIC;
  signal \n_0_g5_b7__1\ : STD_LOGIC;
  signal n_0_g5_b8 : STD_LOGIC;
  signal \n_0_g5_b8__0\ : STD_LOGIC;
  signal \n_0_g5_b8__1\ : STD_LOGIC;
  signal n_0_g5_b9 : STD_LOGIC;
  signal \n_0_g5_b9__0\ : STD_LOGIC;
  signal n_0_g6_b0 : STD_LOGIC;
  signal \n_0_g6_b0__0\ : STD_LOGIC;
  signal \n_0_g6_b0__1\ : STD_LOGIC;
  signal n_0_g6_b1 : STD_LOGIC;
  signal n_0_g6_b10 : STD_LOGIC;
  signal \n_0_g6_b10__0\ : STD_LOGIC;
  signal n_0_g6_b11 : STD_LOGIC;
  signal \n_0_g6_b11__0\ : STD_LOGIC;
  signal n_0_g6_b12 : STD_LOGIC;
  signal \n_0_g6_b12__0\ : STD_LOGIC;
  signal n_0_g6_b13 : STD_LOGIC;
  signal \n_0_g6_b13__0\ : STD_LOGIC;
  signal n_0_g6_b14 : STD_LOGIC;
  signal \n_0_g6_b14__0\ : STD_LOGIC;
  signal n_0_g6_b15 : STD_LOGIC;
  signal \n_0_g6_b15__0\ : STD_LOGIC;
  signal n_0_g6_b16 : STD_LOGIC;
  signal \n_0_g6_b16__0\ : STD_LOGIC;
  signal n_0_g6_b17 : STD_LOGIC;
  signal \n_0_g6_b17__0\ : STD_LOGIC;
  signal n_0_g6_b18 : STD_LOGIC;
  signal \n_0_g6_b18__0\ : STD_LOGIC;
  signal n_0_g6_b19 : STD_LOGIC;
  signal \n_0_g6_b19__0\ : STD_LOGIC;
  signal \n_0_g6_b1__0\ : STD_LOGIC;
  signal \n_0_g6_b1__1\ : STD_LOGIC;
  signal n_0_g6_b2 : STD_LOGIC;
  signal n_0_g6_b20 : STD_LOGIC;
  signal \n_0_g6_b20__0\ : STD_LOGIC;
  signal n_0_g6_b21 : STD_LOGIC;
  signal \n_0_g6_b21__0\ : STD_LOGIC;
  signal n_0_g6_b22 : STD_LOGIC;
  signal n_0_g6_b23 : STD_LOGIC;
  signal n_0_g6_b24 : STD_LOGIC;
  signal n_0_g6_b25 : STD_LOGIC;
  signal n_0_g6_b26 : STD_LOGIC;
  signal n_0_g6_b27 : STD_LOGIC;
  signal n_0_g6_b28 : STD_LOGIC;
  signal n_0_g6_b29 : STD_LOGIC;
  signal \n_0_g6_b2__0\ : STD_LOGIC;
  signal \n_0_g6_b2__1\ : STD_LOGIC;
  signal n_0_g6_b3 : STD_LOGIC;
  signal n_0_g6_b30 : STD_LOGIC;
  signal n_0_g6_b31 : STD_LOGIC;
  signal n_0_g6_b32 : STD_LOGIC;
  signal n_0_g6_b33 : STD_LOGIC;
  signal n_0_g6_b34 : STD_LOGIC;
  signal \n_0_g6_b3__0\ : STD_LOGIC;
  signal \n_0_g6_b3__1\ : STD_LOGIC;
  signal n_0_g6_b4 : STD_LOGIC;
  signal \n_0_g6_b4__0\ : STD_LOGIC;
  signal \n_0_g6_b4__1\ : STD_LOGIC;
  signal n_0_g6_b5 : STD_LOGIC;
  signal \n_0_g6_b5__0\ : STD_LOGIC;
  signal \n_0_g6_b5__1\ : STD_LOGIC;
  signal n_0_g6_b6 : STD_LOGIC;
  signal \n_0_g6_b6__0\ : STD_LOGIC;
  signal \n_0_g6_b6__1\ : STD_LOGIC;
  signal n_0_g6_b7 : STD_LOGIC;
  signal \n_0_g6_b7__0\ : STD_LOGIC;
  signal \n_0_g6_b7__1\ : STD_LOGIC;
  signal n_0_g6_b8 : STD_LOGIC;
  signal \n_0_g6_b8__0\ : STD_LOGIC;
  signal n_0_g6_b9 : STD_LOGIC;
  signal \n_0_g6_b9__0\ : STD_LOGIC;
  signal n_0_g7_b0 : STD_LOGIC;
  signal \n_0_g7_b0__0\ : STD_LOGIC;
  signal \n_0_g7_b0__1\ : STD_LOGIC;
  signal n_0_g7_b1 : STD_LOGIC;
  signal n_0_g7_b10 : STD_LOGIC;
  signal \n_0_g7_b10__0\ : STD_LOGIC;
  signal \n_0_g7_b10__1\ : STD_LOGIC;
  signal n_0_g7_b11 : STD_LOGIC;
  signal \n_0_g7_b11__0\ : STD_LOGIC;
  signal \n_0_g7_b11__1\ : STD_LOGIC;
  signal n_0_g7_b12 : STD_LOGIC;
  signal \n_0_g7_b12__0\ : STD_LOGIC;
  signal \n_0_g7_b12__1\ : STD_LOGIC;
  signal n_0_g7_b13 : STD_LOGIC;
  signal \n_0_g7_b13__0\ : STD_LOGIC;
  signal n_0_g7_b14 : STD_LOGIC;
  signal \n_0_g7_b14__0\ : STD_LOGIC;
  signal n_0_g7_b15 : STD_LOGIC;
  signal \n_0_g7_b15__0\ : STD_LOGIC;
  signal n_0_g7_b16 : STD_LOGIC;
  signal \n_0_g7_b16__0\ : STD_LOGIC;
  signal n_0_g7_b17 : STD_LOGIC;
  signal \n_0_g7_b17__0\ : STD_LOGIC;
  signal n_0_g7_b18 : STD_LOGIC;
  signal \n_0_g7_b18__0\ : STD_LOGIC;
  signal n_0_g7_b19 : STD_LOGIC;
  signal \n_0_g7_b19__0\ : STD_LOGIC;
  signal \n_0_g7_b1__0\ : STD_LOGIC;
  signal \n_0_g7_b1__1\ : STD_LOGIC;
  signal n_0_g7_b2 : STD_LOGIC;
  signal n_0_g7_b20 : STD_LOGIC;
  signal \n_0_g7_b20__0\ : STD_LOGIC;
  signal n_0_g7_b21 : STD_LOGIC;
  signal n_0_g7_b22 : STD_LOGIC;
  signal n_0_g7_b23 : STD_LOGIC;
  signal n_0_g7_b24 : STD_LOGIC;
  signal n_0_g7_b25 : STD_LOGIC;
  signal n_0_g7_b26 : STD_LOGIC;
  signal n_0_g7_b27 : STD_LOGIC;
  signal n_0_g7_b28 : STD_LOGIC;
  signal n_0_g7_b29 : STD_LOGIC;
  signal \n_0_g7_b2__0\ : STD_LOGIC;
  signal \n_0_g7_b2__1\ : STD_LOGIC;
  signal n_0_g7_b3 : STD_LOGIC;
  signal n_0_g7_b30 : STD_LOGIC;
  signal n_0_g7_b31 : STD_LOGIC;
  signal n_0_g7_b32 : STD_LOGIC;
  signal n_0_g7_b33 : STD_LOGIC;
  signal \n_0_g7_b3__0\ : STD_LOGIC;
  signal \n_0_g7_b3__1\ : STD_LOGIC;
  signal n_0_g7_b4 : STD_LOGIC;
  signal \n_0_g7_b4__0\ : STD_LOGIC;
  signal \n_0_g7_b4__1\ : STD_LOGIC;
  signal n_0_g7_b5 : STD_LOGIC;
  signal \n_0_g7_b5__0\ : STD_LOGIC;
  signal \n_0_g7_b5__1\ : STD_LOGIC;
  signal n_0_g7_b6 : STD_LOGIC;
  signal \n_0_g7_b6__0\ : STD_LOGIC;
  signal \n_0_g7_b6__1\ : STD_LOGIC;
  signal n_0_g7_b7 : STD_LOGIC;
  signal \n_0_g7_b7__0\ : STD_LOGIC;
  signal \n_0_g7_b7__1\ : STD_LOGIC;
  signal n_0_g7_b8 : STD_LOGIC;
  signal \n_0_g7_b8__0\ : STD_LOGIC;
  signal \n_0_g7_b8__1\ : STD_LOGIC;
  signal n_0_g7_b9 : STD_LOGIC;
  signal \n_0_g7_b9__0\ : STD_LOGIC;
  signal \n_0_g7_b9__1\ : STD_LOGIC;
  signal \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.first_q[0]_i_1\ : STD_LOGIC;
  signal \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.first_q[1]_i_1\ : STD_LOGIC;
  signal \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.first_q[2]_i_1\ : STD_LOGIC;
  signal \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.first_q[3]_i_1\ : STD_LOGIC;
  signal \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.first_q[4]_i_1\ : STD_LOGIC;
  signal \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.first_q[5]_i_1\ : STD_LOGIC;
  signal \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.first_q[6]_i_1\ : STD_LOGIC;
  signal \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.first_q[7]_i_1\ : STD_LOGIC;
  signal \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.first_q[8]_i_1\ : STD_LOGIC;
  signal \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][0]\ : STD_LOGIC;
  signal \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][1]\ : STD_LOGIC;
  signal \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][2]\ : STD_LOGIC;
  signal \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][3]\ : STD_LOGIC;
  signal \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][4]\ : STD_LOGIC;
  signal \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][5]\ : STD_LOGIC;
  signal \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][6]\ : STD_LOGIC;
  signal \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][7]\ : STD_LOGIC;
  signal \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][8]\ : STD_LOGIC;
  signal \n_0_g_dp.i_polyomial/g_struct.P_for_m2_delay/i_pipe/opt_has_pipe.first_q[0]_i_1\ : STD_LOGIC;
  signal \n_0_g_dp.i_polyomial/g_struct.P_for_m2_delay/i_pipe/opt_has_pipe.first_q[10]_i_1\ : STD_LOGIC;
  signal \n_0_g_dp.i_polyomial/g_struct.P_for_m2_delay/i_pipe/opt_has_pipe.first_q[11]_i_1\ : STD_LOGIC;
  signal \n_0_g_dp.i_polyomial/g_struct.P_for_m2_delay/i_pipe/opt_has_pipe.first_q[12]_i_1\ : STD_LOGIC;
  signal \n_0_g_dp.i_polyomial/g_struct.P_for_m2_delay/i_pipe/opt_has_pipe.first_q[13]_i_1\ : STD_LOGIC;
  signal \n_0_g_dp.i_polyomial/g_struct.P_for_m2_delay/i_pipe/opt_has_pipe.first_q[14]_i_1\ : STD_LOGIC;
  signal \n_0_g_dp.i_polyomial/g_struct.P_for_m2_delay/i_pipe/opt_has_pipe.first_q[15]_i_1\ : STD_LOGIC;
  signal \n_0_g_dp.i_polyomial/g_struct.P_for_m2_delay/i_pipe/opt_has_pipe.first_q[16]_i_1\ : STD_LOGIC;
  signal \n_0_g_dp.i_polyomial/g_struct.P_for_m2_delay/i_pipe/opt_has_pipe.first_q[17]_i_1\ : STD_LOGIC;
  signal \n_0_g_dp.i_polyomial/g_struct.P_for_m2_delay/i_pipe/opt_has_pipe.first_q[18]_i_1\ : STD_LOGIC;
  signal \n_0_g_dp.i_polyomial/g_struct.P_for_m2_delay/i_pipe/opt_has_pipe.first_q[19]_i_1\ : STD_LOGIC;
  signal \n_0_g_dp.i_polyomial/g_struct.P_for_m2_delay/i_pipe/opt_has_pipe.first_q[1]_i_1\ : STD_LOGIC;
  signal \n_0_g_dp.i_polyomial/g_struct.P_for_m2_delay/i_pipe/opt_has_pipe.first_q[20]_i_1\ : STD_LOGIC;
  signal \n_0_g_dp.i_polyomial/g_struct.P_for_m2_delay/i_pipe/opt_has_pipe.first_q[21]_i_1\ : STD_LOGIC;
  signal \n_0_g_dp.i_polyomial/g_struct.P_for_m2_delay/i_pipe/opt_has_pipe.first_q[22]_i_1\ : STD_LOGIC;
  signal \n_0_g_dp.i_polyomial/g_struct.P_for_m2_delay/i_pipe/opt_has_pipe.first_q[23]_i_1\ : STD_LOGIC;
  signal \n_0_g_dp.i_polyomial/g_struct.P_for_m2_delay/i_pipe/opt_has_pipe.first_q[24]_i_1\ : STD_LOGIC;
  signal \n_0_g_dp.i_polyomial/g_struct.P_for_m2_delay/i_pipe/opt_has_pipe.first_q[25]_i_1\ : STD_LOGIC;
  signal \n_0_g_dp.i_polyomial/g_struct.P_for_m2_delay/i_pipe/opt_has_pipe.first_q[26]_i_1\ : STD_LOGIC;
  signal \n_0_g_dp.i_polyomial/g_struct.P_for_m2_delay/i_pipe/opt_has_pipe.first_q[27]_i_1\ : STD_LOGIC;
  signal \n_0_g_dp.i_polyomial/g_struct.P_for_m2_delay/i_pipe/opt_has_pipe.first_q[28]_i_1\ : STD_LOGIC;
  signal \n_0_g_dp.i_polyomial/g_struct.P_for_m2_delay/i_pipe/opt_has_pipe.first_q[2]_i_1\ : STD_LOGIC;
  signal \n_0_g_dp.i_polyomial/g_struct.P_for_m2_delay/i_pipe/opt_has_pipe.first_q[3]_i_1\ : STD_LOGIC;
  signal \n_0_g_dp.i_polyomial/g_struct.P_for_m2_delay/i_pipe/opt_has_pipe.first_q[4]_i_1\ : STD_LOGIC;
  signal \n_0_g_dp.i_polyomial/g_struct.P_for_m2_delay/i_pipe/opt_has_pipe.first_q[5]_i_1\ : STD_LOGIC;
  signal \n_0_g_dp.i_polyomial/g_struct.P_for_m2_delay/i_pipe/opt_has_pipe.first_q[6]_i_1\ : STD_LOGIC;
  signal \n_0_g_dp.i_polyomial/g_struct.P_for_m2_delay/i_pipe/opt_has_pipe.first_q[7]_i_1\ : STD_LOGIC;
  signal \n_0_g_dp.i_polyomial/g_struct.P_for_m2_delay/i_pipe/opt_has_pipe.first_q[8]_i_1\ : STD_LOGIC;
  signal \n_0_g_dp.i_polyomial/g_struct.P_for_m2_delay/i_pipe/opt_has_pipe.first_q[9]_i_1\ : STD_LOGIC;
  signal \n_0_g_dp.i_polyomial/g_struct.multadd_1.madd/dsp_extra_fabric_adder.adder_delay/i_pipe/opt_has_pipe.first_q[0]_i_1\ : STD_LOGIC;
  signal \n_0_g_dp.i_polyomial/g_struct.multadd_1.madd/dsp_extra_fabric_adder.adder_delay/i_pipe/opt_has_pipe.first_q[10]_i_1\ : STD_LOGIC;
  signal \n_0_g_dp.i_polyomial/g_struct.multadd_1.madd/dsp_extra_fabric_adder.adder_delay/i_pipe/opt_has_pipe.first_q[11]_i_1\ : STD_LOGIC;
  signal \n_0_g_dp.i_polyomial/g_struct.multadd_1.madd/dsp_extra_fabric_adder.adder_delay/i_pipe/opt_has_pipe.first_q[1]_i_1\ : STD_LOGIC;
  signal \n_0_g_dp.i_polyomial/g_struct.multadd_1.madd/dsp_extra_fabric_adder.adder_delay/i_pipe/opt_has_pipe.first_q[2]_i_1\ : STD_LOGIC;
  signal \n_0_g_dp.i_polyomial/g_struct.multadd_1.madd/dsp_extra_fabric_adder.adder_delay/i_pipe/opt_has_pipe.first_q[3]_i_1\ : STD_LOGIC;
  signal \n_0_g_dp.i_polyomial/g_struct.multadd_1.madd/dsp_extra_fabric_adder.adder_delay/i_pipe/opt_has_pipe.first_q[4]_i_1\ : STD_LOGIC;
  signal \n_0_g_dp.i_polyomial/g_struct.multadd_1.madd/dsp_extra_fabric_adder.adder_delay/i_pipe/opt_has_pipe.first_q[5]_i_1\ : STD_LOGIC;
  signal \n_0_g_dp.i_polyomial/g_struct.multadd_1.madd/dsp_extra_fabric_adder.adder_delay/i_pipe/opt_has_pipe.first_q[6]_i_1\ : STD_LOGIC;
  signal \n_0_g_dp.i_polyomial/g_struct.multadd_1.madd/dsp_extra_fabric_adder.adder_delay/i_pipe/opt_has_pipe.first_q[7]_i_1\ : STD_LOGIC;
  signal \n_0_g_dp.i_polyomial/g_struct.multadd_1.madd/dsp_extra_fabric_adder.adder_delay/i_pipe/opt_has_pipe.first_q[8]_i_1\ : STD_LOGIC;
  signal \n_0_g_dp.i_polyomial/g_struct.multadd_1.madd/dsp_extra_fabric_adder.adder_delay/i_pipe/opt_has_pipe.first_q[9]_i_1\ : STD_LOGIC;
  signal \n_0_g_dp.i_polyomial/g_struct.multadd_1.madd/dsp_extra_fabric_adder.c_high_delay_balance/i_pipe/opt_has_pipe.first_q[1]_i_1\ : STD_LOGIC;
  signal \n_0_g_dp.i_polyomial/g_struct.multadd_1.madd/dsp_extra_fabric_adder.c_high_delay_balance/i_pipe/opt_has_pipe.first_q[2]_i_1\ : STD_LOGIC;
  signal \n_0_g_dp.i_polyomial/g_struct.multadd_1.madd/dsp_extra_fabric_adder.c_high_delay_balance/i_pipe/opt_has_pipe.first_q[3]_i_1\ : STD_LOGIC;
  signal \n_0_g_dp.i_polyomial/g_struct.multadd_1.madd/dsp_extra_fabric_adder.c_high_delay_balance/i_pipe/opt_has_pipe.first_q[4]_i_1\ : STD_LOGIC;
  signal \n_0_g_dp.i_polyomial/g_struct.multadd_1.madd/dsp_extra_fabric_adder.c_high_delay_balance/i_pipe/opt_has_pipe.first_q[5]_i_1\ : STD_LOGIC;
  signal \n_0_g_dp.i_polyomial/g_struct.multadd_1.madd/dsp_extra_fabric_adder.c_high_delay_balance/i_pipe/opt_has_pipe.first_q[6]_i_1\ : STD_LOGIC;
  signal \n_0_g_dp.i_polyomial/g_struct.multadd_1.madd/dsp_extra_fabric_adder.c_high_delay_balance/i_pipe/opt_has_pipe.first_q[7]_i_1\ : STD_LOGIC;
  signal \n_0_g_dp.i_polyomial/g_struct.multadd_1.madd/dsp_extra_fabric_adder.c_high_delay_balance/i_pipe/opt_has_pipe.first_q[8]_i_1\ : STD_LOGIC;
  signal \n_0_g_dp.i_polyomial/g_struct.multadd_1.madd/dsp_extra_fabric_adder.c_high_delay_balance/i_pipe/opt_has_pipe.first_q[9]_i_1\ : STD_LOGIC;
  signal \n_0_g_dp.i_polyomial/g_struct.multadd_1.madd/dsp_extra_fabric_adder.c_low_delay_balance/i_pipe/opt_has_pipe.first_q[25]_i_1\ : STD_LOGIC;
  signal \n_0_g_dp.i_polyomial/g_struct.multadd_1.madd/dsp_extra_fabric_adder.c_low_delay_balance/i_pipe/opt_has_pipe.first_q[26]_i_1\ : STD_LOGIC;
  signal \n_0_g_dp.i_polyomial/g_struct.multadd_1.madd/dsp_extra_fabric_adder.c_low_delay_balance/i_pipe/opt_has_pipe.first_q[27]_i_1\ : STD_LOGIC;
  signal \n_0_g_dp.i_polyomial/g_struct.multadd_1.madd/dsp_extra_fabric_adder.c_low_delay_balance/i_pipe/opt_has_pipe.first_q[28]_i_1\ : STD_LOGIC;
  signal \n_0_g_dp.i_polyomial/g_struct.multadd_1.madd/dsp_extra_fabric_adder.c_low_delay_balance/i_pipe/opt_has_pipe.first_q[29]_i_1\ : STD_LOGIC;
  signal \n_0_g_dp.i_polyomial/g_struct.multadd_1.madd/dsp_extra_fabric_adder.c_low_delay_balance/i_pipe/opt_has_pipe.first_q[30]_i_1\ : STD_LOGIC;
  signal \n_0_g_dp.i_polyomial/g_struct.multadd_1.madd/dsp_extra_fabric_adder.c_low_delay_balance/i_pipe/opt_has_pipe.first_q[31]_i_1\ : STD_LOGIC;
  signal \n_0_g_dp.i_polyomial/g_struct.multadd_1.madd/dsp_extra_fabric_adder.c_low_delay_balance/i_pipe/opt_has_pipe.first_q[32]_i_1\ : STD_LOGIC;
  signal \n_0_g_dp.i_polyomial/g_struct.multadd_1.madd/dsp_extra_fabric_adder.c_low_delay_balance/i_pipe/opt_has_pipe.first_q[33]_i_1\ : STD_LOGIC;
  signal \n_0_g_dp.i_polyomial/g_struct.multadd_1.madd/dsp_extra_fabric_adder.c_low_delay_balance/i_pipe/opt_has_pipe.first_q[34]_i_1\ : STD_LOGIC;
  signal \n_0_g_dp.i_polyomial/g_struct.multadd_1.madd/dsp_extra_fabric_adder.c_low_delay_balance/i_pipe/opt_has_pipe.first_q[35]_i_1\ : STD_LOGIC;
  signal \n_0_g_dp.i_polyomial/g_struct.multadd_1.madd/dsp_extra_fabric_adder.c_low_delay_balance/i_pipe/opt_has_pipe.first_q[36]_i_1\ : STD_LOGIC;
  signal \n_0_g_dp.i_polyomial/g_struct.multadd_1.madd/dsp_extra_fabric_adder.c_low_delay_balance/i_pipe/opt_has_pipe.first_q[37]_i_1\ : STD_LOGIC;
  signal \n_0_g_dp.i_polyomial/g_struct.multadd_1.madd/dsp_extra_fabric_adder.c_low_delay_balance/i_pipe/opt_has_pipe.first_q[38]_i_1\ : STD_LOGIC;
  signal \n_0_g_dp.i_polyomial/g_struct.multadd_1.madd/dsp_extra_fabric_adder.c_low_delay_balance/i_pipe/opt_has_pipe.first_q[39]_i_1\ : STD_LOGIC;
  signal \n_0_g_dp.i_polyomial/g_struct.multadd_1.madd/dsp_extra_fabric_adder.c_low_delay_balance/i_pipe/opt_has_pipe.first_q[40]_i_1\ : STD_LOGIC;
  signal \n_0_g_dp.i_polyomial/g_struct.multadd_1.madd/dsp_extra_fabric_adder.c_low_delay_balance/i_pipe/opt_has_pipe.first_q[41]_i_1\ : STD_LOGIC;
  signal \n_0_g_dp.i_polyomial/g_struct.multadd_1.madd/dsp_extra_fabric_adder.c_low_delay_balance/i_pipe/opt_has_pipe.first_q[42]_i_1\ : STD_LOGIC;
  signal \n_0_g_dp.i_polyomial/g_struct.multadd_1.madd/dsp_extra_fabric_adder.c_low_delay_balance/i_pipe/opt_has_pipe.first_q[43]_i_1\ : STD_LOGIC;
  signal \n_0_g_dp.i_polyomial/g_struct.multadd_1.madd/dsp_extra_fabric_adder.c_low_delay_balance/i_pipe/opt_has_pipe.first_q[44]_i_1\ : STD_LOGIC;
  signal \n_0_g_dp.i_polyomial/g_struct.multadd_1.madd/dsp_extra_fabric_adder.c_low_delay_balance/i_pipe/opt_has_pipe.first_q[44]_i_2\ : STD_LOGIC;
  signal \n_0_g_dp.i_polyomial/g_struct.multadd_1.madd/dsp_extra_fabric_adder.c_low_delay_balance/i_pipe/opt_has_pipe.first_q[45]_i_1\ : STD_LOGIC;
  signal \n_0_g_dp.i_polyomial/g_struct.multadd_1.madd/dsp_extra_fabric_adder.mult_low_delay_balance/i_pipe/opt_has_pipe.first_q[0]_i_1\ : STD_LOGIC;
  signal \n_0_g_dp.i_polyomial/g_struct.multadd_1.madd/dsp_extra_fabric_adder.mult_low_delay_balance/i_pipe/opt_has_pipe.first_q[10]_i_1\ : STD_LOGIC;
  signal \n_0_g_dp.i_polyomial/g_struct.multadd_1.madd/dsp_extra_fabric_adder.mult_low_delay_balance/i_pipe/opt_has_pipe.first_q[11]_i_1\ : STD_LOGIC;
  signal \n_0_g_dp.i_polyomial/g_struct.multadd_1.madd/dsp_extra_fabric_adder.mult_low_delay_balance/i_pipe/opt_has_pipe.first_q[12]_i_1\ : STD_LOGIC;
  signal \n_0_g_dp.i_polyomial/g_struct.multadd_1.madd/dsp_extra_fabric_adder.mult_low_delay_balance/i_pipe/opt_has_pipe.first_q[13]_i_1\ : STD_LOGIC;
  signal \n_0_g_dp.i_polyomial/g_struct.multadd_1.madd/dsp_extra_fabric_adder.mult_low_delay_balance/i_pipe/opt_has_pipe.first_q[14]_i_1\ : STD_LOGIC;
  signal \n_0_g_dp.i_polyomial/g_struct.multadd_1.madd/dsp_extra_fabric_adder.mult_low_delay_balance/i_pipe/opt_has_pipe.first_q[15]_i_1\ : STD_LOGIC;
  signal \n_0_g_dp.i_polyomial/g_struct.multadd_1.madd/dsp_extra_fabric_adder.mult_low_delay_balance/i_pipe/opt_has_pipe.first_q[16]_i_1\ : STD_LOGIC;
  signal \n_0_g_dp.i_polyomial/g_struct.multadd_1.madd/dsp_extra_fabric_adder.mult_low_delay_balance/i_pipe/opt_has_pipe.first_q[17]_i_1\ : STD_LOGIC;
  signal \n_0_g_dp.i_polyomial/g_struct.multadd_1.madd/dsp_extra_fabric_adder.mult_low_delay_balance/i_pipe/opt_has_pipe.first_q[18]_i_1\ : STD_LOGIC;
  signal \n_0_g_dp.i_polyomial/g_struct.multadd_1.madd/dsp_extra_fabric_adder.mult_low_delay_balance/i_pipe/opt_has_pipe.first_q[19]_i_1\ : STD_LOGIC;
  signal \n_0_g_dp.i_polyomial/g_struct.multadd_1.madd/dsp_extra_fabric_adder.mult_low_delay_balance/i_pipe/opt_has_pipe.first_q[1]_i_1\ : STD_LOGIC;
  signal \n_0_g_dp.i_polyomial/g_struct.multadd_1.madd/dsp_extra_fabric_adder.mult_low_delay_balance/i_pipe/opt_has_pipe.first_q[20]_i_1\ : STD_LOGIC;
  signal \n_0_g_dp.i_polyomial/g_struct.multadd_1.madd/dsp_extra_fabric_adder.mult_low_delay_balance/i_pipe/opt_has_pipe.first_q[21]_i_1\ : STD_LOGIC;
  signal \n_0_g_dp.i_polyomial/g_struct.multadd_1.madd/dsp_extra_fabric_adder.mult_low_delay_balance/i_pipe/opt_has_pipe.first_q[22]_i_1\ : STD_LOGIC;
  signal \n_0_g_dp.i_polyomial/g_struct.multadd_1.madd/dsp_extra_fabric_adder.mult_low_delay_balance/i_pipe/opt_has_pipe.first_q[23]_i_1\ : STD_LOGIC;
  signal \n_0_g_dp.i_polyomial/g_struct.multadd_1.madd/dsp_extra_fabric_adder.mult_low_delay_balance/i_pipe/opt_has_pipe.first_q[24]_i_1\ : STD_LOGIC;
  signal \n_0_g_dp.i_polyomial/g_struct.multadd_1.madd/dsp_extra_fabric_adder.mult_low_delay_balance/i_pipe/opt_has_pipe.first_q[25]_i_1\ : STD_LOGIC;
  signal \n_0_g_dp.i_polyomial/g_struct.multadd_1.madd/dsp_extra_fabric_adder.mult_low_delay_balance/i_pipe/opt_has_pipe.first_q[26]_i_1\ : STD_LOGIC;
  signal \n_0_g_dp.i_polyomial/g_struct.multadd_1.madd/dsp_extra_fabric_adder.mult_low_delay_balance/i_pipe/opt_has_pipe.first_q[27]_i_1\ : STD_LOGIC;
  signal \n_0_g_dp.i_polyomial/g_struct.multadd_1.madd/dsp_extra_fabric_adder.mult_low_delay_balance/i_pipe/opt_has_pipe.first_q[28]_i_1\ : STD_LOGIC;
  signal \n_0_g_dp.i_polyomial/g_struct.multadd_1.madd/dsp_extra_fabric_adder.mult_low_delay_balance/i_pipe/opt_has_pipe.first_q[29]_i_1\ : STD_LOGIC;
  signal \n_0_g_dp.i_polyomial/g_struct.multadd_1.madd/dsp_extra_fabric_adder.mult_low_delay_balance/i_pipe/opt_has_pipe.first_q[2]_i_1\ : STD_LOGIC;
  signal \n_0_g_dp.i_polyomial/g_struct.multadd_1.madd/dsp_extra_fabric_adder.mult_low_delay_balance/i_pipe/opt_has_pipe.first_q[30]_i_1\ : STD_LOGIC;
  signal \n_0_g_dp.i_polyomial/g_struct.multadd_1.madd/dsp_extra_fabric_adder.mult_low_delay_balance/i_pipe/opt_has_pipe.first_q[31]_i_1\ : STD_LOGIC;
  signal \n_0_g_dp.i_polyomial/g_struct.multadd_1.madd/dsp_extra_fabric_adder.mult_low_delay_balance/i_pipe/opt_has_pipe.first_q[32]_i_1\ : STD_LOGIC;
  signal \n_0_g_dp.i_polyomial/g_struct.multadd_1.madd/dsp_extra_fabric_adder.mult_low_delay_balance/i_pipe/opt_has_pipe.first_q[33]_i_1\ : STD_LOGIC;
  signal \n_0_g_dp.i_polyomial/g_struct.multadd_1.madd/dsp_extra_fabric_adder.mult_low_delay_balance/i_pipe/opt_has_pipe.first_q[34]_i_1\ : STD_LOGIC;
  signal \n_0_g_dp.i_polyomial/g_struct.multadd_1.madd/dsp_extra_fabric_adder.mult_low_delay_balance/i_pipe/opt_has_pipe.first_q[35]_i_1\ : STD_LOGIC;
  signal \n_0_g_dp.i_polyomial/g_struct.multadd_1.madd/dsp_extra_fabric_adder.mult_low_delay_balance/i_pipe/opt_has_pipe.first_q[36]_i_1\ : STD_LOGIC;
  signal \n_0_g_dp.i_polyomial/g_struct.multadd_1.madd/dsp_extra_fabric_adder.mult_low_delay_balance/i_pipe/opt_has_pipe.first_q[37]_i_1\ : STD_LOGIC;
  signal \n_0_g_dp.i_polyomial/g_struct.multadd_1.madd/dsp_extra_fabric_adder.mult_low_delay_balance/i_pipe/opt_has_pipe.first_q[38]_i_1\ : STD_LOGIC;
  signal \n_0_g_dp.i_polyomial/g_struct.multadd_1.madd/dsp_extra_fabric_adder.mult_low_delay_balance/i_pipe/opt_has_pipe.first_q[39]_i_1\ : STD_LOGIC;
  signal \n_0_g_dp.i_polyomial/g_struct.multadd_1.madd/dsp_extra_fabric_adder.mult_low_delay_balance/i_pipe/opt_has_pipe.first_q[3]_i_1\ : STD_LOGIC;
  signal \n_0_g_dp.i_polyomial/g_struct.multadd_1.madd/dsp_extra_fabric_adder.mult_low_delay_balance/i_pipe/opt_has_pipe.first_q[40]_i_1\ : STD_LOGIC;
  signal \n_0_g_dp.i_polyomial/g_struct.multadd_1.madd/dsp_extra_fabric_adder.mult_low_delay_balance/i_pipe/opt_has_pipe.first_q[41]_i_1\ : STD_LOGIC;
  signal \n_0_g_dp.i_polyomial/g_struct.multadd_1.madd/dsp_extra_fabric_adder.mult_low_delay_balance/i_pipe/opt_has_pipe.first_q[42]_i_1\ : STD_LOGIC;
  signal \n_0_g_dp.i_polyomial/g_struct.multadd_1.madd/dsp_extra_fabric_adder.mult_low_delay_balance/i_pipe/opt_has_pipe.first_q[43]_i_1\ : STD_LOGIC;
  signal \n_0_g_dp.i_polyomial/g_struct.multadd_1.madd/dsp_extra_fabric_adder.mult_low_delay_balance/i_pipe/opt_has_pipe.first_q[44]_i_1\ : STD_LOGIC;
  signal \n_0_g_dp.i_polyomial/g_struct.multadd_1.madd/dsp_extra_fabric_adder.mult_low_delay_balance/i_pipe/opt_has_pipe.first_q[45]_i_1\ : STD_LOGIC;
  signal \n_0_g_dp.i_polyomial/g_struct.multadd_1.madd/dsp_extra_fabric_adder.mult_low_delay_balance/i_pipe/opt_has_pipe.first_q[4]_i_1\ : STD_LOGIC;
  signal \n_0_g_dp.i_polyomial/g_struct.multadd_1.madd/dsp_extra_fabric_adder.mult_low_delay_balance/i_pipe/opt_has_pipe.first_q[5]_i_1\ : STD_LOGIC;
  signal \n_0_g_dp.i_polyomial/g_struct.multadd_1.madd/dsp_extra_fabric_adder.mult_low_delay_balance/i_pipe/opt_has_pipe.first_q[6]_i_1\ : STD_LOGIC;
  signal \n_0_g_dp.i_polyomial/g_struct.multadd_1.madd/dsp_extra_fabric_adder.mult_low_delay_balance/i_pipe/opt_has_pipe.first_q[7]_i_1\ : STD_LOGIC;
  signal \n_0_g_dp.i_polyomial/g_struct.multadd_1.madd/dsp_extra_fabric_adder.mult_low_delay_balance/i_pipe/opt_has_pipe.first_q[8]_i_1\ : STD_LOGIC;
  signal \n_0_g_dp.i_polyomial/g_struct.multadd_1.madd/dsp_extra_fabric_adder.mult_low_delay_balance/i_pipe/opt_has_pipe.first_q[9]_i_1\ : STD_LOGIC;
  signal \n_0_g_dp.i_polyomial/g_struct.multadd_2.madd/dsp_extra_fabric_adder.c_high_delay_balance/i_pipe/opt_has_pipe.first_q[0]_i_1\ : STD_LOGIC;
  signal \n_0_g_dp.i_polyomial/g_struct.multadd_2.madd/dsp_extra_fabric_adder.c_high_delay_balance/i_pipe/opt_has_pipe.first_q[10]_i_1\ : STD_LOGIC;
  signal \n_0_g_dp.i_polyomial/g_struct.multadd_2.madd/dsp_extra_fabric_adder.c_high_delay_balance/i_pipe/opt_has_pipe.first_q[11]_i_1\ : STD_LOGIC;
  signal \n_0_g_dp.i_polyomial/g_struct.multadd_2.madd/dsp_extra_fabric_adder.c_high_delay_balance/i_pipe/opt_has_pipe.first_q[12]_i_1\ : STD_LOGIC;
  signal \n_0_g_dp.i_polyomial/g_struct.multadd_2.madd/dsp_extra_fabric_adder.c_high_delay_balance/i_pipe/opt_has_pipe.first_q[13]_i_1\ : STD_LOGIC;
  signal \n_0_g_dp.i_polyomial/g_struct.multadd_2.madd/dsp_extra_fabric_adder.c_high_delay_balance/i_pipe/opt_has_pipe.first_q[14]_i_1\ : STD_LOGIC;
  signal \n_0_g_dp.i_polyomial/g_struct.multadd_2.madd/dsp_extra_fabric_adder.c_high_delay_balance/i_pipe/opt_has_pipe.first_q[15]_i_1\ : STD_LOGIC;
  signal \n_0_g_dp.i_polyomial/g_struct.multadd_2.madd/dsp_extra_fabric_adder.c_high_delay_balance/i_pipe/opt_has_pipe.first_q[16]_i_1\ : STD_LOGIC;
  signal \n_0_g_dp.i_polyomial/g_struct.multadd_2.madd/dsp_extra_fabric_adder.c_high_delay_balance/i_pipe/opt_has_pipe.first_q[17]_i_1\ : STD_LOGIC;
  signal \n_0_g_dp.i_polyomial/g_struct.multadd_2.madd/dsp_extra_fabric_adder.c_high_delay_balance/i_pipe/opt_has_pipe.first_q[18]_i_1\ : STD_LOGIC;
  signal \n_0_g_dp.i_polyomial/g_struct.multadd_2.madd/dsp_extra_fabric_adder.c_high_delay_balance/i_pipe/opt_has_pipe.first_q[19]_i_1\ : STD_LOGIC;
  signal \n_0_g_dp.i_polyomial/g_struct.multadd_2.madd/dsp_extra_fabric_adder.c_high_delay_balance/i_pipe/opt_has_pipe.first_q[1]_i_1\ : STD_LOGIC;
  signal \n_0_g_dp.i_polyomial/g_struct.multadd_2.madd/dsp_extra_fabric_adder.c_high_delay_balance/i_pipe/opt_has_pipe.first_q[20]_i_1\ : STD_LOGIC;
  signal \n_0_g_dp.i_polyomial/g_struct.multadd_2.madd/dsp_extra_fabric_adder.c_high_delay_balance/i_pipe/opt_has_pipe.first_q[20]_i_2\ : STD_LOGIC;
  signal \n_0_g_dp.i_polyomial/g_struct.multadd_2.madd/dsp_extra_fabric_adder.c_high_delay_balance/i_pipe/opt_has_pipe.first_q[21]_i_1\ : STD_LOGIC;
  signal \n_0_g_dp.i_polyomial/g_struct.multadd_2.madd/dsp_extra_fabric_adder.c_high_delay_balance/i_pipe/opt_has_pipe.first_q[2]_i_1\ : STD_LOGIC;
  signal \n_0_g_dp.i_polyomial/g_struct.multadd_2.madd/dsp_extra_fabric_adder.c_high_delay_balance/i_pipe/opt_has_pipe.first_q[3]_i_1\ : STD_LOGIC;
  signal \n_0_g_dp.i_polyomial/g_struct.multadd_2.madd/dsp_extra_fabric_adder.c_high_delay_balance/i_pipe/opt_has_pipe.first_q[4]_i_1\ : STD_LOGIC;
  signal \n_0_g_dp.i_polyomial/g_struct.multadd_2.madd/dsp_extra_fabric_adder.c_high_delay_balance/i_pipe/opt_has_pipe.first_q[5]_i_1\ : STD_LOGIC;
  signal \n_0_g_dp.i_polyomial/g_struct.multadd_2.madd/dsp_extra_fabric_adder.c_high_delay_balance/i_pipe/opt_has_pipe.first_q[6]_i_1\ : STD_LOGIC;
  signal \n_0_g_dp.i_polyomial/g_struct.multadd_2.madd/dsp_extra_fabric_adder.c_high_delay_balance/i_pipe/opt_has_pipe.first_q[7]_i_1\ : STD_LOGIC;
  signal \n_0_g_dp.i_polyomial/g_struct.multadd_2.madd/dsp_extra_fabric_adder.c_high_delay_balance/i_pipe/opt_has_pipe.first_q[8]_i_1\ : STD_LOGIC;
  signal \n_0_g_dp.i_polyomial/g_struct.multadd_2.madd/dsp_extra_fabric_adder.c_high_delay_balance/i_pipe/opt_has_pipe.first_q[9]_i_1\ : STD_LOGIC;
  signal \n_0_g_dp.i_polyomial/g_struct.multadd_2.madd/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[0].need_output_delay.output_delay/d1.dout_i[0]_i_1\ : STD_LOGIC;
  signal \n_0_g_dp.i_polyomial/g_struct.multadd_2.madd/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[0].need_output_delay.output_delay/d1.dout_i[10]_i_1\ : STD_LOGIC;
  signal \n_0_g_dp.i_polyomial/g_struct.multadd_2.madd/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[0].need_output_delay.output_delay/d1.dout_i[11]_i_1\ : STD_LOGIC;
  signal \n_0_g_dp.i_polyomial/g_struct.multadd_2.madd/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[0].need_output_delay.output_delay/d1.dout_i[12]_i_1\ : STD_LOGIC;
  signal \n_0_g_dp.i_polyomial/g_struct.multadd_2.madd/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[0].need_output_delay.output_delay/d1.dout_i[13]_i_1\ : STD_LOGIC;
  signal \n_0_g_dp.i_polyomial/g_struct.multadd_2.madd/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[0].need_output_delay.output_delay/d1.dout_i[14]_i_1\ : STD_LOGIC;
  signal \n_0_g_dp.i_polyomial/g_struct.multadd_2.madd/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[0].need_output_delay.output_delay/d1.dout_i[15]_i_1\ : STD_LOGIC;
  signal \n_0_g_dp.i_polyomial/g_struct.multadd_2.madd/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[0].need_output_delay.output_delay/d1.dout_i[16]_i_1\ : STD_LOGIC;
  signal \n_0_g_dp.i_polyomial/g_struct.multadd_2.madd/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[0].need_output_delay.output_delay/d1.dout_i[1]_i_1\ : STD_LOGIC;
  signal \n_0_g_dp.i_polyomial/g_struct.multadd_2.madd/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[0].need_output_delay.output_delay/d1.dout_i[2]_i_1\ : STD_LOGIC;
  signal \n_0_g_dp.i_polyomial/g_struct.multadd_2.madd/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[0].need_output_delay.output_delay/d1.dout_i[3]_i_1\ : STD_LOGIC;
  signal \n_0_g_dp.i_polyomial/g_struct.multadd_2.madd/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[0].need_output_delay.output_delay/d1.dout_i[4]_i_1\ : STD_LOGIC;
  signal \n_0_g_dp.i_polyomial/g_struct.multadd_2.madd/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[0].need_output_delay.output_delay/d1.dout_i[5]_i_1\ : STD_LOGIC;
  signal \n_0_g_dp.i_polyomial/g_struct.multadd_2.madd/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[0].need_output_delay.output_delay/d1.dout_i[6]_i_1\ : STD_LOGIC;
  signal \n_0_g_dp.i_polyomial/g_struct.multadd_2.madd/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[0].need_output_delay.output_delay/d1.dout_i[7]_i_1\ : STD_LOGIC;
  signal \n_0_g_dp.i_polyomial/g_struct.multadd_2.madd/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[0].need_output_delay.output_delay/d1.dout_i[8]_i_1\ : STD_LOGIC;
  signal \n_0_g_dp.i_polyomial/g_struct.multadd_2.madd/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[0].need_output_delay.output_delay/d1.dout_i[9]_i_1\ : STD_LOGIC;
  signal \n_0_opt_has_pipe.first_q[0]_i_1\ : STD_LOGIC;
  signal \n_0_opt_has_pipe.first_q[0]_i_1__0\ : STD_LOGIC;
  signal \n_0_opt_has_pipe.first_q[0]_i_2\ : STD_LOGIC;
  signal \n_0_opt_has_pipe.first_q[0]_i_3\ : STD_LOGIC;
  signal \n_0_opt_has_pipe.first_q[10]_i_2\ : STD_LOGIC;
  signal \n_0_opt_has_pipe.first_q[10]_i_3\ : STD_LOGIC;
  signal \n_0_opt_has_pipe.first_q[11]_i_2\ : STD_LOGIC;
  signal \n_0_opt_has_pipe.first_q[11]_i_3\ : STD_LOGIC;
  signal \n_0_opt_has_pipe.first_q[11]_i_3__0\ : STD_LOGIC;
  signal \n_0_opt_has_pipe.first_q[11]_i_4\ : STD_LOGIC;
  signal \n_0_opt_has_pipe.first_q[11]_i_5\ : STD_LOGIC;
  signal \n_0_opt_has_pipe.first_q[12]_i_2\ : STD_LOGIC;
  signal \n_0_opt_has_pipe.first_q[12]_i_3\ : STD_LOGIC;
  signal \n_0_opt_has_pipe.first_q[13]_i_2\ : STD_LOGIC;
  signal \n_0_opt_has_pipe.first_q[13]_i_3\ : STD_LOGIC;
  signal \n_0_opt_has_pipe.first_q[14]_i_2\ : STD_LOGIC;
  signal \n_0_opt_has_pipe.first_q[14]_i_3\ : STD_LOGIC;
  signal \n_0_opt_has_pipe.first_q[15]_i_2\ : STD_LOGIC;
  signal \n_0_opt_has_pipe.first_q[15]_i_3\ : STD_LOGIC;
  signal \n_0_opt_has_pipe.first_q[16]_i_2\ : STD_LOGIC;
  signal \n_0_opt_has_pipe.first_q[16]_i_3\ : STD_LOGIC;
  signal \n_0_opt_has_pipe.first_q[17]_i_2\ : STD_LOGIC;
  signal \n_0_opt_has_pipe.first_q[17]_i_3\ : STD_LOGIC;
  signal \n_0_opt_has_pipe.first_q[18]_i_2\ : STD_LOGIC;
  signal \n_0_opt_has_pipe.first_q[19]_i_2\ : STD_LOGIC;
  signal \n_0_opt_has_pipe.first_q[19]_i_3\ : STD_LOGIC;
  signal \n_0_opt_has_pipe.first_q[1]_i_1\ : STD_LOGIC;
  signal \n_0_opt_has_pipe.first_q[1]_i_2\ : STD_LOGIC;
  signal \n_0_opt_has_pipe.first_q[1]_i_3\ : STD_LOGIC;
  signal \n_0_opt_has_pipe.first_q[25]_i_2\ : STD_LOGIC;
  signal \n_0_opt_has_pipe.first_q[25]_i_3\ : STD_LOGIC;
  signal \n_0_opt_has_pipe.first_q[26]_i_2\ : STD_LOGIC;
  signal \n_0_opt_has_pipe.first_q[26]_i_3\ : STD_LOGIC;
  signal \n_0_opt_has_pipe.first_q[27]_i_2\ : STD_LOGIC;
  signal \n_0_opt_has_pipe.first_q[27]_i_3\ : STD_LOGIC;
  signal \n_0_opt_has_pipe.first_q[28]_i_2\ : STD_LOGIC;
  signal \n_0_opt_has_pipe.first_q[28]_i_3\ : STD_LOGIC;
  signal \n_0_opt_has_pipe.first_q[29]_i_2\ : STD_LOGIC;
  signal \n_0_opt_has_pipe.first_q[29]_i_3\ : STD_LOGIC;
  signal \n_0_opt_has_pipe.first_q[2]_i_2\ : STD_LOGIC;
  signal \n_0_opt_has_pipe.first_q[2]_i_3\ : STD_LOGIC;
  signal \n_0_opt_has_pipe.first_q[30]_i_2\ : STD_LOGIC;
  signal \n_0_opt_has_pipe.first_q[30]_i_3\ : STD_LOGIC;
  signal \n_0_opt_has_pipe.first_q[31]_i_2\ : STD_LOGIC;
  signal \n_0_opt_has_pipe.first_q[31]_i_3\ : STD_LOGIC;
  signal \n_0_opt_has_pipe.first_q[32]_i_2\ : STD_LOGIC;
  signal \n_0_opt_has_pipe.first_q[32]_i_3\ : STD_LOGIC;
  signal \n_0_opt_has_pipe.first_q[33]_i_2\ : STD_LOGIC;
  signal \n_0_opt_has_pipe.first_q[33]_i_3\ : STD_LOGIC;
  signal \n_0_opt_has_pipe.first_q[34]_i_2\ : STD_LOGIC;
  signal \n_0_opt_has_pipe.first_q[34]_i_3\ : STD_LOGIC;
  signal \n_0_opt_has_pipe.first_q[35]_i_2\ : STD_LOGIC;
  signal \n_0_opt_has_pipe.first_q[35]_i_3\ : STD_LOGIC;
  signal \n_0_opt_has_pipe.first_q[36]_i_2\ : STD_LOGIC;
  signal \n_0_opt_has_pipe.first_q[36]_i_3\ : STD_LOGIC;
  signal \n_0_opt_has_pipe.first_q[37]_i_2\ : STD_LOGIC;
  signal \n_0_opt_has_pipe.first_q[37]_i_3\ : STD_LOGIC;
  signal \n_0_opt_has_pipe.first_q[38]_i_2\ : STD_LOGIC;
  signal \n_0_opt_has_pipe.first_q[38]_i_3\ : STD_LOGIC;
  signal \n_0_opt_has_pipe.first_q[39]_i_2\ : STD_LOGIC;
  signal \n_0_opt_has_pipe.first_q[39]_i_3\ : STD_LOGIC;
  signal \n_0_opt_has_pipe.first_q[3]_i_2\ : STD_LOGIC;
  signal \n_0_opt_has_pipe.first_q[3]_i_3\ : STD_LOGIC;
  signal \n_0_opt_has_pipe.first_q[3]_i_3__0\ : STD_LOGIC;
  signal \n_0_opt_has_pipe.first_q[3]_i_4\ : STD_LOGIC;
  signal \n_0_opt_has_pipe.first_q[3]_i_5\ : STD_LOGIC;
  signal \n_0_opt_has_pipe.first_q[3]_i_6\ : STD_LOGIC;
  signal \n_0_opt_has_pipe.first_q[3]_i_7\ : STD_LOGIC;
  signal \n_0_opt_has_pipe.first_q[40]_i_2\ : STD_LOGIC;
  signal \n_0_opt_has_pipe.first_q[40]_i_3\ : STD_LOGIC;
  signal \n_0_opt_has_pipe.first_q[41]_i_2\ : STD_LOGIC;
  signal \n_0_opt_has_pipe.first_q[41]_i_3\ : STD_LOGIC;
  signal \n_0_opt_has_pipe.first_q[42]_i_2\ : STD_LOGIC;
  signal \n_0_opt_has_pipe.first_q[43]_i_2\ : STD_LOGIC;
  signal \n_0_opt_has_pipe.first_q[43]_i_3\ : STD_LOGIC;
  signal \n_0_opt_has_pipe.first_q[4]_i_2\ : STD_LOGIC;
  signal \n_0_opt_has_pipe.first_q[4]_i_3\ : STD_LOGIC;
  signal \n_0_opt_has_pipe.first_q[5]_i_2\ : STD_LOGIC;
  signal \n_0_opt_has_pipe.first_q[5]_i_3\ : STD_LOGIC;
  signal \n_0_opt_has_pipe.first_q[6]_i_2\ : STD_LOGIC;
  signal \n_0_opt_has_pipe.first_q[6]_i_3\ : STD_LOGIC;
  signal \n_0_opt_has_pipe.first_q[7]_i_2\ : STD_LOGIC;
  signal \n_0_opt_has_pipe.first_q[7]_i_3\ : STD_LOGIC;
  signal \n_0_opt_has_pipe.first_q[7]_i_3__0\ : STD_LOGIC;
  signal \n_0_opt_has_pipe.first_q[7]_i_4\ : STD_LOGIC;
  signal \n_0_opt_has_pipe.first_q[7]_i_5\ : STD_LOGIC;
  signal \n_0_opt_has_pipe.first_q[7]_i_6\ : STD_LOGIC;
  signal \n_0_opt_has_pipe.first_q[8]_i_2\ : STD_LOGIC;
  signal \n_0_opt_has_pipe.first_q[8]_i_3\ : STD_LOGIC;
  signal \n_0_opt_has_pipe.first_q[9]_i_2\ : STD_LOGIC;
  signal \n_0_opt_has_pipe.first_q[9]_i_3\ : STD_LOGIC;
  signal \n_0_opt_has_pipe.first_q_reg[0]_i_2\ : STD_LOGIC;
  signal \n_0_opt_has_pipe.first_q_reg[0]_i_3\ : STD_LOGIC;
  signal \n_0_opt_has_pipe.first_q_reg[0]_i_4\ : STD_LOGIC;
  signal \n_0_opt_has_pipe.first_q_reg[0]_i_5\ : STD_LOGIC;
  signal \n_0_opt_has_pipe.first_q_reg[18]_i_3\ : STD_LOGIC;
  signal \n_0_opt_has_pipe.first_q_reg[1]_i_2\ : STD_LOGIC;
  signal \n_0_opt_has_pipe.first_q_reg[1]_i_3\ : STD_LOGIC;
  signal \n_0_opt_has_pipe.first_q_reg[1]_i_4\ : STD_LOGIC;
  signal \n_0_opt_has_pipe.first_q_reg[1]_i_5\ : STD_LOGIC;
  signal \n_0_opt_has_pipe.first_q_reg[3]_i_2\ : STD_LOGIC;
  signal \n_0_opt_has_pipe.first_q_reg[42]_i_3\ : STD_LOGIC;
  signal \n_0_opt_has_pipe.first_q_reg[7]_i_2\ : STD_LOGIC;
  signal \n_0_result[18]_INST_0\ : STD_LOGIC;
  signal \n_0_result[18]_INST_0_i_1\ : STD_LOGIC;
  signal \n_0_result[18]_INST_0_i_2\ : STD_LOGIC;
  signal \n_0_result[18]_INST_0_i_3\ : STD_LOGIC;
  signal \n_0_result[18]_INST_0_i_4\ : STD_LOGIC;
  signal \n_0_result[22]_INST_0\ : STD_LOGIC;
  signal \n_0_result[22]_INST_0_i_1\ : STD_LOGIC;
  signal \n_0_result[22]_INST_0_i_2\ : STD_LOGIC;
  signal \n_0_result[22]_INST_0_i_3\ : STD_LOGIC;
  signal \n_0_result[22]_INST_0_i_4\ : STD_LOGIC;
  signal \n_0_result[26]_INST_0\ : STD_LOGIC;
  signal \n_0_result[26]_INST_0_i_1\ : STD_LOGIC;
  signal \n_0_result[26]_INST_0_i_2\ : STD_LOGIC;
  signal \n_0_result[26]_INST_0_i_3\ : STD_LOGIC;
  signal \n_0_result[26]_INST_0_i_4\ : STD_LOGIC;
  signal \n_0_result[30]_INST_0\ : STD_LOGIC;
  signal \n_0_result[30]_INST_0_i_1\ : STD_LOGIC;
  signal \n_0_result[30]_INST_0_i_2\ : STD_LOGIC;
  signal \n_0_result[30]_INST_0_i_3\ : STD_LOGIC;
  signal \n_0_result[30]_INST_0_i_4\ : STD_LOGIC;
  signal \n_0_result[34]_INST_0\ : STD_LOGIC;
  signal \n_0_result[34]_INST_0_i_1\ : STD_LOGIC;
  signal \n_0_result[34]_INST_0_i_2\ : STD_LOGIC;
  signal \n_0_result[34]_INST_0_i_3\ : STD_LOGIC;
  signal \n_0_result[34]_INST_0_i_4\ : STD_LOGIC;
  signal \n_0_result[34]_INST_0_i_5\ : STD_LOGIC;
  signal \n_0_result[37]_INST_0_i_1\ : STD_LOGIC;
  signal \n_0_result[37]_INST_0_i_2\ : STD_LOGIC;
  signal \n_0_result[37]_INST_0_i_3\ : STD_LOGIC;
  signal \n_0_use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1_i_15\ : STD_LOGIC;
  signal \n_0_use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1_i_16\ : STD_LOGIC;
  signal \n_0_use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1_i_17\ : STD_LOGIC;
  signal \n_0_use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1_i_18\ : STD_LOGIC;
  signal \n_0_use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1_i_19\ : STD_LOGIC;
  signal \n_0_use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1_i_20\ : STD_LOGIC;
  signal \n_0_use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1_i_21\ : STD_LOGIC;
  signal \n_0_use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1_i_22\ : STD_LOGIC;
  signal \n_0_use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1_i_23\ : STD_LOGIC;
  signal \n_0_use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1_i_24\ : STD_LOGIC;
  signal \n_0_use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1_i_25\ : STD_LOGIC;
  signal \n_0_use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1_i_26\ : STD_LOGIC;
  signal \n_0_use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1_i_27\ : STD_LOGIC;
  signal \n_0_use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1_i_28\ : STD_LOGIC;
  signal \n_0_use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1_i_29\ : STD_LOGIC;
  signal \n_0_use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1_i_30\ : STD_LOGIC;
  signal \n_0_use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1_i_31\ : STD_LOGIC;
  signal \n_0_use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1_i_32\ : STD_LOGIC;
  signal \n_0_use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1_i_33\ : STD_LOGIC;
  signal \n_0_use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1_i_34\ : STD_LOGIC;
  signal \n_0_use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1_i_35\ : STD_LOGIC;
  signal \n_0_use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1_i_36\ : STD_LOGIC;
  signal \n_0_use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1_i_37\ : STD_LOGIC;
  signal \n_0_use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1_i_38\ : STD_LOGIC;
  signal \n_0_use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1_i_39\ : STD_LOGIC;
  signal \n_0_use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1_i_40\ : STD_LOGIC;
  signal \n_0_use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1_i_41\ : STD_LOGIC;
  signal \n_0_use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1_i_42\ : STD_LOGIC;
  signal \n_0_use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1_i_43\ : STD_LOGIC;
  signal \n_0_use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1_i_44\ : STD_LOGIC;
  signal \n_0_use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1_i_45\ : STD_LOGIC;
  signal \n_0_use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1_i_46\ : STD_LOGIC;
  signal \n_0_use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1_i_47\ : STD_LOGIC;
  signal \n_0_use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1_i_48\ : STD_LOGIC;
  signal \n_0_use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1_i_49\ : STD_LOGIC;
  signal \n_0_use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1_i_50\ : STD_LOGIC;
  signal \n_0_use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1_i_51\ : STD_LOGIC;
  signal \n_0_use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1_i_52\ : STD_LOGIC;
  signal \n_0_use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1_i_53\ : STD_LOGIC;
  signal \n_0_use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1_i_54\ : STD_LOGIC;
  signal \n_0_use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1_i_55\ : STD_LOGIC;
  signal \n_0_use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1_i_56\ : STD_LOGIC;
  signal \n_0_use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1_i_57\ : STD_LOGIC;
  signal \n_0_use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1_i_58\ : STD_LOGIC;
  signal \n_0_use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1_i_59\ : STD_LOGIC;
  signal \n_0_use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1_i_60\ : STD_LOGIC;
  signal \n_0_use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1_i_61\ : STD_LOGIC;
  signal \n_0_use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1_i_62\ : STD_LOGIC;
  signal \n_0_use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1_i_63\ : STD_LOGIC;
  signal \n_0_use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1_i_64\ : STD_LOGIC;
  signal \n_0_use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1_i_65\ : STD_LOGIC;
  signal \n_0_use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1_i_66\ : STD_LOGIC;
  signal \n_0_use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1_i_67\ : STD_LOGIC;
  signal \n_0_use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1_i_68\ : STD_LOGIC;
  signal \n_0_use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1_i_69\ : STD_LOGIC;
  signal \n_0_use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1_i_70\ : STD_LOGIC;
  signal \n_100_g_dp.i_polyomial/g_struct.multadd_2.madd/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1\ : STD_LOGIC;
  signal \n_101_g_dp.i_polyomial/g_struct.multadd_2.madd/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1\ : STD_LOGIC;
  signal \n_102_g_dp.i_polyomial/g_struct.multadd_2.madd/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1\ : STD_LOGIC;
  signal \n_103_g_dp.i_polyomial/g_struct.multadd_2.madd/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1\ : STD_LOGIC;
  signal \n_104_g_dp.i_polyomial/g_struct.multadd_2.madd/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1\ : STD_LOGIC;
  signal \n_105_g_dp.i_polyomial/g_struct.multadd_2.madd/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1\ : STD_LOGIC;
  signal \n_106_g_dp.i_polyomial/g_struct.multadd_1.madd/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1\ : STD_LOGIC;
  signal \n_106_g_dp.i_polyomial/g_struct.multadd_2.madd/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1\ : STD_LOGIC;
  signal \n_107_g_dp.i_polyomial/g_struct.multadd_1.madd/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1\ : STD_LOGIC;
  signal \n_107_g_dp.i_polyomial/g_struct.multadd_2.madd/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1\ : STD_LOGIC;
  signal \n_108_g_dp.i_polyomial/g_struct.multadd_1.madd/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1\ : STD_LOGIC;
  signal \n_108_g_dp.i_polyomial/g_struct.multadd_2.madd/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1\ : STD_LOGIC;
  signal \n_109_g_dp.i_polyomial/g_struct.multadd_1.madd/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1\ : STD_LOGIC;
  signal \n_109_g_dp.i_polyomial/g_struct.multadd_2.madd/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1\ : STD_LOGIC;
  signal \n_110_g_dp.i_polyomial/g_struct.multadd_1.madd/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1\ : STD_LOGIC;
  signal \n_110_g_dp.i_polyomial/g_struct.multadd_2.madd/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1\ : STD_LOGIC;
  signal \n_111_g_dp.i_polyomial/g_struct.multadd_1.madd/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1\ : STD_LOGIC;
  signal \n_111_g_dp.i_polyomial/g_struct.multadd_2.madd/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1\ : STD_LOGIC;
  signal \n_112_g_dp.i_polyomial/g_struct.multadd_1.madd/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1\ : STD_LOGIC;
  signal \n_112_g_dp.i_polyomial/g_struct.multadd_2.madd/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1\ : STD_LOGIC;
  signal \n_113_g_dp.i_polyomial/g_struct.multadd_1.madd/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1\ : STD_LOGIC;
  signal \n_113_g_dp.i_polyomial/g_struct.multadd_2.madd/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1\ : STD_LOGIC;
  signal \n_114_g_dp.i_polyomial/g_struct.multadd_1.madd/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1\ : STD_LOGIC;
  signal \n_114_g_dp.i_polyomial/g_struct.multadd_2.madd/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1\ : STD_LOGIC;
  signal \n_115_g_dp.i_polyomial/g_struct.multadd_1.madd/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1\ : STD_LOGIC;
  signal \n_115_g_dp.i_polyomial/g_struct.multadd_2.madd/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1\ : STD_LOGIC;
  signal \n_116_g_dp.i_polyomial/g_struct.multadd_1.madd/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1\ : STD_LOGIC;
  signal \n_116_g_dp.i_polyomial/g_struct.multadd_2.madd/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1\ : STD_LOGIC;
  signal \n_117_g_dp.i_polyomial/g_struct.multadd_1.madd/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1\ : STD_LOGIC;
  signal \n_117_g_dp.i_polyomial/g_struct.multadd_2.madd/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1\ : STD_LOGIC;
  signal \n_118_g_dp.i_polyomial/g_struct.multadd_1.madd/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1\ : STD_LOGIC;
  signal \n_118_g_dp.i_polyomial/g_struct.multadd_2.madd/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1\ : STD_LOGIC;
  signal \n_119_g_dp.i_polyomial/g_struct.multadd_1.madd/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1\ : STD_LOGIC;
  signal \n_119_g_dp.i_polyomial/g_struct.multadd_2.madd/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1\ : STD_LOGIC;
  signal \n_120_g_dp.i_polyomial/g_struct.multadd_1.madd/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1\ : STD_LOGIC;
  signal \n_120_g_dp.i_polyomial/g_struct.multadd_2.madd/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1\ : STD_LOGIC;
  signal \n_121_g_dp.i_polyomial/g_struct.multadd_1.madd/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1\ : STD_LOGIC;
  signal \n_121_g_dp.i_polyomial/g_struct.multadd_2.madd/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1\ : STD_LOGIC;
  signal \n_122_g_dp.i_polyomial/g_struct.multadd_1.madd/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1\ : STD_LOGIC;
  signal \n_122_g_dp.i_polyomial/g_struct.multadd_2.madd/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1\ : STD_LOGIC;
  signal \n_123_g_dp.i_polyomial/g_struct.multadd_1.madd/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1\ : STD_LOGIC;
  signal \n_123_g_dp.i_polyomial/g_struct.multadd_2.madd/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1\ : STD_LOGIC;
  signal \n_124_g_dp.i_polyomial/g_struct.multadd_1.madd/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1\ : STD_LOGIC;
  signal \n_124_g_dp.i_polyomial/g_struct.multadd_2.madd/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1\ : STD_LOGIC;
  signal \n_125_g_dp.i_polyomial/g_struct.multadd_1.madd/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1\ : STD_LOGIC;
  signal \n_125_g_dp.i_polyomial/g_struct.multadd_2.madd/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1\ : STD_LOGIC;
  signal \n_126_g_dp.i_polyomial/g_struct.multadd_1.madd/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1\ : STD_LOGIC;
  signal \n_126_g_dp.i_polyomial/g_struct.multadd_2.madd/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1\ : STD_LOGIC;
  signal \n_127_g_dp.i_polyomial/g_struct.multadd_1.madd/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1\ : STD_LOGIC;
  signal \n_127_g_dp.i_polyomial/g_struct.multadd_2.madd/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1\ : STD_LOGIC;
  signal \n_128_g_dp.i_polyomial/g_struct.multadd_1.madd/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1\ : STD_LOGIC;
  signal \n_128_g_dp.i_polyomial/g_struct.multadd_2.madd/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1\ : STD_LOGIC;
  signal \n_129_g_dp.i_polyomial/g_struct.multadd_1.madd/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1\ : STD_LOGIC;
  signal \n_129_g_dp.i_polyomial/g_struct.multadd_2.madd/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1\ : STD_LOGIC;
  signal \n_130_g_dp.i_polyomial/g_struct.multadd_1.madd/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1\ : STD_LOGIC;
  signal \n_130_g_dp.i_polyomial/g_struct.multadd_2.madd/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1\ : STD_LOGIC;
  signal \n_131_g_dp.i_polyomial/g_struct.multadd_1.madd/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1\ : STD_LOGIC;
  signal \n_131_g_dp.i_polyomial/g_struct.multadd_2.madd/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1\ : STD_LOGIC;
  signal \n_132_g_dp.i_polyomial/g_struct.multadd_1.madd/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1\ : STD_LOGIC;
  signal \n_132_g_dp.i_polyomial/g_struct.multadd_2.madd/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1\ : STD_LOGIC;
  signal \n_133_g_dp.i_polyomial/g_struct.multadd_1.madd/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1\ : STD_LOGIC;
  signal \n_133_g_dp.i_polyomial/g_struct.multadd_2.madd/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1\ : STD_LOGIC;
  signal \n_134_g_dp.i_polyomial/g_struct.multadd_1.madd/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1\ : STD_LOGIC;
  signal \n_134_g_dp.i_polyomial/g_struct.multadd_2.madd/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1\ : STD_LOGIC;
  signal \n_135_g_dp.i_polyomial/g_struct.multadd_1.madd/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1\ : STD_LOGIC;
  signal \n_135_g_dp.i_polyomial/g_struct.multadd_2.madd/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1\ : STD_LOGIC;
  signal \n_136_g_dp.i_polyomial/g_struct.multadd_1.madd/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1\ : STD_LOGIC;
  signal \n_136_g_dp.i_polyomial/g_struct.multadd_2.madd/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1\ : STD_LOGIC;
  signal \n_137_g_dp.i_polyomial/g_struct.multadd_1.madd/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1\ : STD_LOGIC;
  signal \n_137_g_dp.i_polyomial/g_struct.multadd_2.madd/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1\ : STD_LOGIC;
  signal \n_138_g_dp.i_polyomial/g_struct.multadd_1.madd/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1\ : STD_LOGIC;
  signal \n_138_g_dp.i_polyomial/g_struct.multadd_2.madd/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1\ : STD_LOGIC;
  signal \n_139_g_dp.i_polyomial/g_struct.multadd_1.madd/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1\ : STD_LOGIC;
  signal \n_139_g_dp.i_polyomial/g_struct.multadd_2.madd/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1\ : STD_LOGIC;
  signal \n_140_g_dp.i_polyomial/g_struct.multadd_1.madd/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1\ : STD_LOGIC;
  signal \n_140_g_dp.i_polyomial/g_struct.multadd_2.madd/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1\ : STD_LOGIC;
  signal \n_141_g_dp.i_polyomial/g_struct.multadd_1.madd/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1\ : STD_LOGIC;
  signal \n_141_g_dp.i_polyomial/g_struct.multadd_2.madd/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1\ : STD_LOGIC;
  signal \n_142_g_dp.i_polyomial/g_struct.multadd_1.madd/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1\ : STD_LOGIC;
  signal \n_142_g_dp.i_polyomial/g_struct.multadd_2.madd/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1\ : STD_LOGIC;
  signal \n_143_g_dp.i_polyomial/g_struct.multadd_1.madd/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1\ : STD_LOGIC;
  signal \n_143_g_dp.i_polyomial/g_struct.multadd_2.madd/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1\ : STD_LOGIC;
  signal \n_144_g_dp.i_polyomial/g_struct.multadd_1.madd/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1\ : STD_LOGIC;
  signal \n_144_g_dp.i_polyomial/g_struct.multadd_2.madd/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1\ : STD_LOGIC;
  signal \n_145_g_dp.i_polyomial/g_struct.multadd_1.madd/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1\ : STD_LOGIC;
  signal \n_145_g_dp.i_polyomial/g_struct.multadd_2.madd/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1\ : STD_LOGIC;
  signal \n_146_g_dp.i_polyomial/g_struct.multadd_1.madd/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1\ : STD_LOGIC;
  signal \n_146_g_dp.i_polyomial/g_struct.multadd_2.madd/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1\ : STD_LOGIC;
  signal \n_147_g_dp.i_polyomial/g_struct.multadd_1.madd/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1\ : STD_LOGIC;
  signal \n_147_g_dp.i_polyomial/g_struct.multadd_2.madd/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1\ : STD_LOGIC;
  signal \n_148_g_dp.i_polyomial/g_struct.multadd_1.madd/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1\ : STD_LOGIC;
  signal \n_148_g_dp.i_polyomial/g_struct.multadd_2.madd/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1\ : STD_LOGIC;
  signal \n_149_g_dp.i_polyomial/g_struct.multadd_1.madd/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1\ : STD_LOGIC;
  signal \n_149_g_dp.i_polyomial/g_struct.multadd_2.madd/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1\ : STD_LOGIC;
  signal \n_150_g_dp.i_polyomial/g_struct.multadd_1.madd/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1\ : STD_LOGIC;
  signal \n_150_g_dp.i_polyomial/g_struct.multadd_2.madd/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1\ : STD_LOGIC;
  signal \n_151_g_dp.i_polyomial/g_struct.multadd_1.madd/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1\ : STD_LOGIC;
  signal \n_151_g_dp.i_polyomial/g_struct.multadd_2.madd/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1\ : STD_LOGIC;
  signal \n_152_g_dp.i_polyomial/g_struct.multadd_1.madd/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1\ : STD_LOGIC;
  signal \n_152_g_dp.i_polyomial/g_struct.multadd_2.madd/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1\ : STD_LOGIC;
  signal \n_153_g_dp.i_polyomial/g_struct.multadd_1.madd/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1\ : STD_LOGIC;
  signal \n_153_g_dp.i_polyomial/g_struct.multadd_2.madd/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1\ : STD_LOGIC;
  signal \n_1_opt_has_pipe.first_q_reg[3]_i_2\ : STD_LOGIC;
  signal \n_1_opt_has_pipe.first_q_reg[7]_i_2\ : STD_LOGIC;
  signal \n_1_result[18]_INST_0\ : STD_LOGIC;
  signal \n_1_result[22]_INST_0\ : STD_LOGIC;
  signal \n_1_result[26]_INST_0\ : STD_LOGIC;
  signal \n_1_result[30]_INST_0\ : STD_LOGIC;
  signal \n_1_result[34]_INST_0\ : STD_LOGIC;
  signal \n_2_opt_has_pipe.first_q_reg[11]_i_2\ : STD_LOGIC;
  signal \n_2_opt_has_pipe.first_q_reg[3]_i_2\ : STD_LOGIC;
  signal \n_2_opt_has_pipe.first_q_reg[7]_i_2\ : STD_LOGIC;
  signal \n_2_result[18]_INST_0\ : STD_LOGIC;
  signal \n_2_result[22]_INST_0\ : STD_LOGIC;
  signal \n_2_result[26]_INST_0\ : STD_LOGIC;
  signal \n_2_result[30]_INST_0\ : STD_LOGIC;
  signal \n_2_result[34]_INST_0\ : STD_LOGIC;
  signal \n_2_result[37]_INST_0\ : STD_LOGIC;
  signal \n_3_opt_has_pipe.first_q_reg[11]_i_2\ : STD_LOGIC;
  signal \n_3_opt_has_pipe.first_q_reg[3]_i_2\ : STD_LOGIC;
  signal \n_3_opt_has_pipe.first_q_reg[7]_i_2\ : STD_LOGIC;
  signal \n_3_result[18]_INST_0\ : STD_LOGIC;
  signal \n_3_result[22]_INST_0\ : STD_LOGIC;
  signal \n_3_result[26]_INST_0\ : STD_LOGIC;
  signal \n_3_result[30]_INST_0\ : STD_LOGIC;
  signal \n_3_result[34]_INST_0\ : STD_LOGIC;
  signal \n_3_result[37]_INST_0\ : STD_LOGIC;
  signal \n_4_opt_has_pipe.first_q_reg[3]_i_2\ : STD_LOGIC;
  signal \n_4_opt_has_pipe.first_q_reg[7]_i_2\ : STD_LOGIC;
  signal \n_5_opt_has_pipe.first_q_reg[11]_i_2\ : STD_LOGIC;
  signal \n_5_opt_has_pipe.first_q_reg[3]_i_2\ : STD_LOGIC;
  signal \n_5_opt_has_pipe.first_q_reg[7]_i_2\ : STD_LOGIC;
  signal \n_6_opt_has_pipe.first_q_reg[11]_i_2\ : STD_LOGIC;
  signal \n_6_opt_has_pipe.first_q_reg[3]_i_2\ : STD_LOGIC;
  signal \n_6_opt_has_pipe.first_q_reg[7]_i_2\ : STD_LOGIC;
  signal \n_7_opt_has_pipe.first_q_reg[11]_i_2\ : STD_LOGIC;
  signal \n_7_opt_has_pipe.first_q_reg[3]_i_2\ : STD_LOGIC;
  signal \n_7_opt_has_pipe.first_q_reg[7]_i_2\ : STD_LOGIC;
  signal \n_89_g_dp.i_polyomial/g_struct.multadd_2.madd/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1\ : STD_LOGIC;
  signal \n_90_g_dp.i_polyomial/g_struct.multadd_2.madd/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1\ : STD_LOGIC;
  signal \n_91_g_dp.i_polyomial/g_struct.multadd_2.madd/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1\ : STD_LOGIC;
  signal \n_92_g_dp.i_polyomial/g_struct.multadd_2.madd/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1\ : STD_LOGIC;
  signal \n_93_g_dp.i_polyomial/g_struct.multadd_2.madd/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1\ : STD_LOGIC;
  signal \n_94_g_dp.i_polyomial/g_struct.multadd_2.madd/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1\ : STD_LOGIC;
  signal \n_95_g_dp.i_polyomial/g_struct.multadd_2.madd/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1\ : STD_LOGIC;
  signal \n_96_g_dp.i_polyomial/g_struct.multadd_2.madd/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1\ : STD_LOGIC;
  signal \n_97_g_dp.i_polyomial/g_struct.multadd_2.madd/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1\ : STD_LOGIC;
  signal \n_98_g_dp.i_polyomial/g_struct.multadd_2.madd/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1\ : STD_LOGIC;
  signal \n_99_g_dp.i_polyomial/g_struct.multadd_2.madd/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1\ : STD_LOGIC;
  signal \NLW_g_dp.i_polyomial/g_struct.multadd_1.madd/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1_CARRYCASCOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_g_dp.i_polyomial/g_struct.multadd_1.madd/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1_MULTSIGNOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_g_dp.i_polyomial/g_struct.multadd_1.madd/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1_OVERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_g_dp.i_polyomial/g_struct.multadd_1.madd/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1_PATTERNBDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_g_dp.i_polyomial/g_struct.multadd_1.madd/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1_PATTERNDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_g_dp.i_polyomial/g_struct.multadd_1.madd/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1_UNDERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_g_dp.i_polyomial/g_struct.multadd_1.madd/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1_BCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal \NLW_g_dp.i_polyomial/g_struct.multadd_1.madd/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1_CARRYOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_g_dp.i_polyomial/g_struct.multadd_1.madd/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1_P_UNCONNECTED\ : STD_LOGIC_VECTOR ( 47 downto 17 );
  signal \NLW_g_dp.i_polyomial/g_struct.multadd_1.madd/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1_CARRYCASCOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_g_dp.i_polyomial/g_struct.multadd_1.madd/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1_MULTSIGNOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_g_dp.i_polyomial/g_struct.multadd_1.madd/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1_OVERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_g_dp.i_polyomial/g_struct.multadd_1.madd/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1_PATTERNBDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_g_dp.i_polyomial/g_struct.multadd_1.madd/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1_PATTERNDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_g_dp.i_polyomial/g_struct.multadd_1.madd/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1_UNDERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_g_dp.i_polyomial/g_struct.multadd_1.madd/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1_ACOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal \NLW_g_dp.i_polyomial/g_struct.multadd_1.madd/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1_BCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal \NLW_g_dp.i_polyomial/g_struct.multadd_1.madd/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1_CARRYOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_g_dp.i_polyomial/g_struct.multadd_1.madd/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1_P_UNCONNECTED\ : STD_LOGIC_VECTOR ( 47 downto 43 );
  signal \NLW_g_dp.i_polyomial/g_struct.multadd_2.madd/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1_CARRYCASCOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_g_dp.i_polyomial/g_struct.multadd_2.madd/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1_MULTSIGNOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_g_dp.i_polyomial/g_struct.multadd_2.madd/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1_OVERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_g_dp.i_polyomial/g_struct.multadd_2.madd/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1_PATTERNBDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_g_dp.i_polyomial/g_struct.multadd_2.madd/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1_PATTERNDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_g_dp.i_polyomial/g_struct.multadd_2.madd/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1_UNDERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_g_dp.i_polyomial/g_struct.multadd_2.madd/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1_BCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal \NLW_g_dp.i_polyomial/g_struct.multadd_2.madd/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1_CARRYOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_g_dp.i_polyomial/g_struct.multadd_2.madd/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1_P_UNCONNECTED\ : STD_LOGIC_VECTOR ( 47 downto 17 );
  signal \NLW_g_dp.i_polyomial/g_struct.multadd_2.madd/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1_CARRYCASCOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_g_dp.i_polyomial/g_struct.multadd_2.madd/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1_MULTSIGNOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_g_dp.i_polyomial/g_struct.multadd_2.madd/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1_OVERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_g_dp.i_polyomial/g_struct.multadd_2.madd/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1_PATTERNBDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_g_dp.i_polyomial/g_struct.multadd_2.madd/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1_PATTERNDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_g_dp.i_polyomial/g_struct.multadd_2.madd/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1_UNDERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_g_dp.i_polyomial/g_struct.multadd_2.madd/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1_ACOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal \NLW_g_dp.i_polyomial/g_struct.multadd_2.madd/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1_BCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal \NLW_g_dp.i_polyomial/g_struct.multadd_2.madd/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1_CARRYOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_g_dp.i_polyomial/g_struct.multadd_2.madd/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1_P_UNCONNECTED\ : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal \NLW_g_dp.i_polyomial/g_struct.multadd_2.madd/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1_CARRYCASCOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_g_dp.i_polyomial/g_struct.multadd_2.madd/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1_MULTSIGNOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_g_dp.i_polyomial/g_struct.multadd_2.madd/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1_OVERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_g_dp.i_polyomial/g_struct.multadd_2.madd/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1_PATTERNBDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_g_dp.i_polyomial/g_struct.multadd_2.madd/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1_PATTERNDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_g_dp.i_polyomial/g_struct.multadd_2.madd/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1_UNDERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_g_dp.i_polyomial/g_struct.multadd_2.madd/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1_BCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal \NLW_g_dp.i_polyomial/g_struct.multadd_2.madd/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1_CARRYOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_g_dp.i_polyomial/g_struct.multadd_2.madd/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1_P_UNCONNECTED\ : STD_LOGIC_VECTOR ( 47 downto 17 );
  signal \NLW_g_dp.i_polyomial/g_struct.multadd_2.madd/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1_CARRYCASCOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_g_dp.i_polyomial/g_struct.multadd_2.madd/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1_MULTSIGNOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_g_dp.i_polyomial/g_struct.multadd_2.madd/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1_OVERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_g_dp.i_polyomial/g_struct.multadd_2.madd/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1_PATTERNBDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_g_dp.i_polyomial/g_struct.multadd_2.madd/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1_PATTERNDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_g_dp.i_polyomial/g_struct.multadd_2.madd/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1_UNDERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_g_dp.i_polyomial/g_struct.multadd_2.madd/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1_ACOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal \NLW_g_dp.i_polyomial/g_struct.multadd_2.madd/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1_BCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal \NLW_g_dp.i_polyomial/g_struct.multadd_2.madd/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1_CARRYOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_g_dp.i_polyomial/g_struct.multadd_2.madd/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1_P_UNCONNECTED\ : STD_LOGIC_VECTOR ( 47 downto 43 );
  signal \NLW_opt_has_pipe.first_q_reg[11]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_opt_has_pipe.first_q_reg[11]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_result[37]_INST_0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_result[37]_INST_0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of dout_i_inferred_i_18 : label is "soft_lutpair10";
  attribute SOFT_HLUTNM of \g0_b16__0\ : label is "soft_lutpair2";
  attribute SOFT_HLUTNM of g0_b20 : label is "soft_lutpair12";
  attribute SOFT_HLUTNM of g0_b21 : label is "soft_lutpair11";
  attribute SOFT_HLUTNM of g0_b22 : label is "soft_lutpair9";
  attribute SOFT_HLUTNM of g0_b23 : label is "soft_lutpair6";
  attribute SOFT_HLUTNM of g0_b28 : label is "soft_lutpair3";
  attribute SOFT_HLUTNM of g0_b29 : label is "soft_lutpair7";
  attribute SOFT_HLUTNM of g1_b20 : label is "soft_lutpair12";
  attribute SOFT_HLUTNM of g1_b21 : label is "soft_lutpair11";
  attribute SOFT_HLUTNM of g1_b22 : label is "soft_lutpair9";
  attribute SOFT_HLUTNM of g1_b23 : label is "soft_lutpair6";
  attribute SOFT_HLUTNM of \g4_b20__0\ : label is "soft_lutpair2";
  attribute SOFT_HLUTNM of g4_b33 : label is "soft_lutpair3";
  attribute SOFT_HLUTNM of \g5_b20__0\ : label is "soft_lutpair4";
  attribute SOFT_HLUTNM of \g5_b21__0\ : label is "soft_lutpair5";
  attribute SOFT_HLUTNM of \g5_b22__0\ : label is "soft_lutpair4";
  attribute SOFT_HLUTNM of g5_b33 : label is "soft_lutpair8";
  attribute SOFT_HLUTNM of g5_b34 : label is "soft_lutpair8";
  attribute SOFT_HLUTNM of g5_b35 : label is "soft_lutpair7";
  attribute SOFT_HLUTNM of \g6_b21__0\ : label is "soft_lutpair5";
  attribute keep : string;
  attribute keep of \g_dp.i_polyomial/g_struct.multadd_1.madd/dsp_extra_fabric_adder.c_high_delay_balance/i_pipe/opt_has_pipe.first_q_reg[0]\ : label is "yes";
  attribute keep of \g_dp.i_polyomial/g_struct.multadd_1.madd/dsp_extra_fabric_adder.c_high_delay_balance/i_pipe/opt_has_pipe.first_q_reg[10]\ : label is "yes";
  attribute keep of \g_dp.i_polyomial/g_struct.multadd_1.madd/dsp_extra_fabric_adder.c_high_delay_balance/i_pipe/opt_has_pipe.first_q_reg[1]\ : label is "yes";
  attribute keep of \g_dp.i_polyomial/g_struct.multadd_1.madd/dsp_extra_fabric_adder.c_high_delay_balance/i_pipe/opt_has_pipe.first_q_reg[2]\ : label is "yes";
  attribute keep of \g_dp.i_polyomial/g_struct.multadd_1.madd/dsp_extra_fabric_adder.c_high_delay_balance/i_pipe/opt_has_pipe.first_q_reg[3]\ : label is "yes";
  attribute keep of \g_dp.i_polyomial/g_struct.multadd_1.madd/dsp_extra_fabric_adder.c_high_delay_balance/i_pipe/opt_has_pipe.first_q_reg[4]\ : label is "yes";
  attribute keep of \g_dp.i_polyomial/g_struct.multadd_1.madd/dsp_extra_fabric_adder.c_high_delay_balance/i_pipe/opt_has_pipe.first_q_reg[5]\ : label is "yes";
  attribute keep of \g_dp.i_polyomial/g_struct.multadd_1.madd/dsp_extra_fabric_adder.c_high_delay_balance/i_pipe/opt_has_pipe.first_q_reg[6]\ : label is "yes";
  attribute keep of \g_dp.i_polyomial/g_struct.multadd_1.madd/dsp_extra_fabric_adder.c_high_delay_balance/i_pipe/opt_has_pipe.first_q_reg[7]\ : label is "yes";
  attribute keep of \g_dp.i_polyomial/g_struct.multadd_1.madd/dsp_extra_fabric_adder.c_high_delay_balance/i_pipe/opt_has_pipe.first_q_reg[8]\ : label is "yes";
  attribute keep of \g_dp.i_polyomial/g_struct.multadd_1.madd/dsp_extra_fabric_adder.c_high_delay_balance/i_pipe/opt_has_pipe.first_q_reg[9]\ : label is "yes";
  attribute keep of \g_dp.i_polyomial/g_struct.multadd_1.madd/dsp_extra_fabric_adder.c_low_delay_balance/i_pipe/opt_has_pipe.first_q_reg[0]\ : label is "yes";
  attribute keep of \g_dp.i_polyomial/g_struct.multadd_1.madd/dsp_extra_fabric_adder.c_low_delay_balance/i_pipe/opt_has_pipe.first_q_reg[10]\ : label is "yes";
  attribute keep of \g_dp.i_polyomial/g_struct.multadd_1.madd/dsp_extra_fabric_adder.c_low_delay_balance/i_pipe/opt_has_pipe.first_q_reg[11]\ : label is "yes";
  attribute keep of \g_dp.i_polyomial/g_struct.multadd_1.madd/dsp_extra_fabric_adder.c_low_delay_balance/i_pipe/opt_has_pipe.first_q_reg[12]\ : label is "yes";
  attribute keep of \g_dp.i_polyomial/g_struct.multadd_1.madd/dsp_extra_fabric_adder.c_low_delay_balance/i_pipe/opt_has_pipe.first_q_reg[13]\ : label is "yes";
  attribute keep of \g_dp.i_polyomial/g_struct.multadd_1.madd/dsp_extra_fabric_adder.c_low_delay_balance/i_pipe/opt_has_pipe.first_q_reg[14]\ : label is "yes";
  attribute keep of \g_dp.i_polyomial/g_struct.multadd_1.madd/dsp_extra_fabric_adder.c_low_delay_balance/i_pipe/opt_has_pipe.first_q_reg[15]\ : label is "yes";
  attribute keep of \g_dp.i_polyomial/g_struct.multadd_1.madd/dsp_extra_fabric_adder.c_low_delay_balance/i_pipe/opt_has_pipe.first_q_reg[16]\ : label is "yes";
  attribute keep of \g_dp.i_polyomial/g_struct.multadd_1.madd/dsp_extra_fabric_adder.c_low_delay_balance/i_pipe/opt_has_pipe.first_q_reg[17]\ : label is "yes";
  attribute keep of \g_dp.i_polyomial/g_struct.multadd_1.madd/dsp_extra_fabric_adder.c_low_delay_balance/i_pipe/opt_has_pipe.first_q_reg[18]\ : label is "yes";
  attribute keep of \g_dp.i_polyomial/g_struct.multadd_1.madd/dsp_extra_fabric_adder.c_low_delay_balance/i_pipe/opt_has_pipe.first_q_reg[19]\ : label is "yes";
  attribute keep of \g_dp.i_polyomial/g_struct.multadd_1.madd/dsp_extra_fabric_adder.c_low_delay_balance/i_pipe/opt_has_pipe.first_q_reg[1]\ : label is "yes";
  attribute keep of \g_dp.i_polyomial/g_struct.multadd_1.madd/dsp_extra_fabric_adder.c_low_delay_balance/i_pipe/opt_has_pipe.first_q_reg[20]\ : label is "yes";
  attribute keep of \g_dp.i_polyomial/g_struct.multadd_1.madd/dsp_extra_fabric_adder.c_low_delay_balance/i_pipe/opt_has_pipe.first_q_reg[21]\ : label is "yes";
  attribute keep of \g_dp.i_polyomial/g_struct.multadd_1.madd/dsp_extra_fabric_adder.c_low_delay_balance/i_pipe/opt_has_pipe.first_q_reg[22]\ : label is "yes";
  attribute keep of \g_dp.i_polyomial/g_struct.multadd_1.madd/dsp_extra_fabric_adder.c_low_delay_balance/i_pipe/opt_has_pipe.first_q_reg[23]\ : label is "yes";
  attribute keep of \g_dp.i_polyomial/g_struct.multadd_1.madd/dsp_extra_fabric_adder.c_low_delay_balance/i_pipe/opt_has_pipe.first_q_reg[24]\ : label is "yes";
  attribute keep of \g_dp.i_polyomial/g_struct.multadd_1.madd/dsp_extra_fabric_adder.c_low_delay_balance/i_pipe/opt_has_pipe.first_q_reg[25]\ : label is "yes";
  attribute keep of \g_dp.i_polyomial/g_struct.multadd_1.madd/dsp_extra_fabric_adder.c_low_delay_balance/i_pipe/opt_has_pipe.first_q_reg[26]\ : label is "yes";
  attribute keep of \g_dp.i_polyomial/g_struct.multadd_1.madd/dsp_extra_fabric_adder.c_low_delay_balance/i_pipe/opt_has_pipe.first_q_reg[27]\ : label is "yes";
  attribute keep of \g_dp.i_polyomial/g_struct.multadd_1.madd/dsp_extra_fabric_adder.c_low_delay_balance/i_pipe/opt_has_pipe.first_q_reg[28]\ : label is "yes";
  attribute keep of \g_dp.i_polyomial/g_struct.multadd_1.madd/dsp_extra_fabric_adder.c_low_delay_balance/i_pipe/opt_has_pipe.first_q_reg[29]\ : label is "yes";
  attribute keep of \g_dp.i_polyomial/g_struct.multadd_1.madd/dsp_extra_fabric_adder.c_low_delay_balance/i_pipe/opt_has_pipe.first_q_reg[2]\ : label is "yes";
  attribute keep of \g_dp.i_polyomial/g_struct.multadd_1.madd/dsp_extra_fabric_adder.c_low_delay_balance/i_pipe/opt_has_pipe.first_q_reg[30]\ : label is "yes";
  attribute keep of \g_dp.i_polyomial/g_struct.multadd_1.madd/dsp_extra_fabric_adder.c_low_delay_balance/i_pipe/opt_has_pipe.first_q_reg[31]\ : label is "yes";
  attribute keep of \g_dp.i_polyomial/g_struct.multadd_1.madd/dsp_extra_fabric_adder.c_low_delay_balance/i_pipe/opt_has_pipe.first_q_reg[32]\ : label is "yes";
  attribute keep of \g_dp.i_polyomial/g_struct.multadd_1.madd/dsp_extra_fabric_adder.c_low_delay_balance/i_pipe/opt_has_pipe.first_q_reg[33]\ : label is "yes";
  attribute keep of \g_dp.i_polyomial/g_struct.multadd_1.madd/dsp_extra_fabric_adder.c_low_delay_balance/i_pipe/opt_has_pipe.first_q_reg[34]\ : label is "yes";
  attribute keep of \g_dp.i_polyomial/g_struct.multadd_1.madd/dsp_extra_fabric_adder.c_low_delay_balance/i_pipe/opt_has_pipe.first_q_reg[35]\ : label is "yes";
  attribute keep of \g_dp.i_polyomial/g_struct.multadd_1.madd/dsp_extra_fabric_adder.c_low_delay_balance/i_pipe/opt_has_pipe.first_q_reg[36]\ : label is "yes";
  attribute keep of \g_dp.i_polyomial/g_struct.multadd_1.madd/dsp_extra_fabric_adder.c_low_delay_balance/i_pipe/opt_has_pipe.first_q_reg[37]\ : label is "yes";
  attribute keep of \g_dp.i_polyomial/g_struct.multadd_1.madd/dsp_extra_fabric_adder.c_low_delay_balance/i_pipe/opt_has_pipe.first_q_reg[38]\ : label is "yes";
  attribute keep of \g_dp.i_polyomial/g_struct.multadd_1.madd/dsp_extra_fabric_adder.c_low_delay_balance/i_pipe/opt_has_pipe.first_q_reg[39]\ : label is "yes";
  attribute keep of \g_dp.i_polyomial/g_struct.multadd_1.madd/dsp_extra_fabric_adder.c_low_delay_balance/i_pipe/opt_has_pipe.first_q_reg[3]\ : label is "yes";
  attribute keep of \g_dp.i_polyomial/g_struct.multadd_1.madd/dsp_extra_fabric_adder.c_low_delay_balance/i_pipe/opt_has_pipe.first_q_reg[40]\ : label is "yes";
  attribute keep of \g_dp.i_polyomial/g_struct.multadd_1.madd/dsp_extra_fabric_adder.c_low_delay_balance/i_pipe/opt_has_pipe.first_q_reg[41]\ : label is "yes";
  attribute keep of \g_dp.i_polyomial/g_struct.multadd_1.madd/dsp_extra_fabric_adder.c_low_delay_balance/i_pipe/opt_has_pipe.first_q_reg[42]\ : label is "yes";
  attribute keep of \g_dp.i_polyomial/g_struct.multadd_1.madd/dsp_extra_fabric_adder.c_low_delay_balance/i_pipe/opt_has_pipe.first_q_reg[43]\ : label is "yes";
  attribute keep of \g_dp.i_polyomial/g_struct.multadd_1.madd/dsp_extra_fabric_adder.c_low_delay_balance/i_pipe/opt_has_pipe.first_q_reg[44]\ : label is "yes";
  attribute keep of \g_dp.i_polyomial/g_struct.multadd_1.madd/dsp_extra_fabric_adder.c_low_delay_balance/i_pipe/opt_has_pipe.first_q_reg[45]\ : label is "yes";
  attribute keep of \g_dp.i_polyomial/g_struct.multadd_1.madd/dsp_extra_fabric_adder.c_low_delay_balance/i_pipe/opt_has_pipe.first_q_reg[4]\ : label is "yes";
  attribute keep of \g_dp.i_polyomial/g_struct.multadd_1.madd/dsp_extra_fabric_adder.c_low_delay_balance/i_pipe/opt_has_pipe.first_q_reg[5]\ : label is "yes";
  attribute keep of \g_dp.i_polyomial/g_struct.multadd_1.madd/dsp_extra_fabric_adder.c_low_delay_balance/i_pipe/opt_has_pipe.first_q_reg[6]\ : label is "yes";
  attribute keep of \g_dp.i_polyomial/g_struct.multadd_1.madd/dsp_extra_fabric_adder.c_low_delay_balance/i_pipe/opt_has_pipe.first_q_reg[7]\ : label is "yes";
  attribute keep of \g_dp.i_polyomial/g_struct.multadd_1.madd/dsp_extra_fabric_adder.c_low_delay_balance/i_pipe/opt_has_pipe.first_q_reg[8]\ : label is "yes";
  attribute keep of \g_dp.i_polyomial/g_struct.multadd_1.madd/dsp_extra_fabric_adder.c_low_delay_balance/i_pipe/opt_has_pipe.first_q_reg[9]\ : label is "yes";
  attribute box_type : string;
  attribute box_type of \g_dp.i_polyomial/g_struct.multadd_1.madd/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1\ : label is "PRIMITIVE";
  attribute box_type of \g_dp.i_polyomial/g_struct.multadd_1.madd/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1\ : label is "PRIMITIVE";
  attribute keep of \g_dp.i_polyomial/g_struct.multadd_2.madd/dsp_extra_fabric_adder.c_high_delay_balance/i_pipe/opt_has_pipe.first_q_reg[0]\ : label is "yes";
  attribute keep of \g_dp.i_polyomial/g_struct.multadd_2.madd/dsp_extra_fabric_adder.c_high_delay_balance/i_pipe/opt_has_pipe.first_q_reg[10]\ : label is "yes";
  attribute keep of \g_dp.i_polyomial/g_struct.multadd_2.madd/dsp_extra_fabric_adder.c_high_delay_balance/i_pipe/opt_has_pipe.first_q_reg[11]\ : label is "yes";
  attribute keep of \g_dp.i_polyomial/g_struct.multadd_2.madd/dsp_extra_fabric_adder.c_high_delay_balance/i_pipe/opt_has_pipe.first_q_reg[12]\ : label is "yes";
  attribute keep of \g_dp.i_polyomial/g_struct.multadd_2.madd/dsp_extra_fabric_adder.c_high_delay_balance/i_pipe/opt_has_pipe.first_q_reg[13]\ : label is "yes";
  attribute keep of \g_dp.i_polyomial/g_struct.multadd_2.madd/dsp_extra_fabric_adder.c_high_delay_balance/i_pipe/opt_has_pipe.first_q_reg[14]\ : label is "yes";
  attribute keep of \g_dp.i_polyomial/g_struct.multadd_2.madd/dsp_extra_fabric_adder.c_high_delay_balance/i_pipe/opt_has_pipe.first_q_reg[15]\ : label is "yes";
  attribute keep of \g_dp.i_polyomial/g_struct.multadd_2.madd/dsp_extra_fabric_adder.c_high_delay_balance/i_pipe/opt_has_pipe.first_q_reg[16]\ : label is "yes";
  attribute keep of \g_dp.i_polyomial/g_struct.multadd_2.madd/dsp_extra_fabric_adder.c_high_delay_balance/i_pipe/opt_has_pipe.first_q_reg[17]\ : label is "yes";
  attribute keep of \g_dp.i_polyomial/g_struct.multadd_2.madd/dsp_extra_fabric_adder.c_high_delay_balance/i_pipe/opt_has_pipe.first_q_reg[18]\ : label is "yes";
  attribute keep of \g_dp.i_polyomial/g_struct.multadd_2.madd/dsp_extra_fabric_adder.c_high_delay_balance/i_pipe/opt_has_pipe.first_q_reg[19]\ : label is "yes";
  attribute keep of \g_dp.i_polyomial/g_struct.multadd_2.madd/dsp_extra_fabric_adder.c_high_delay_balance/i_pipe/opt_has_pipe.first_q_reg[1]\ : label is "yes";
  attribute keep of \g_dp.i_polyomial/g_struct.multadd_2.madd/dsp_extra_fabric_adder.c_high_delay_balance/i_pipe/opt_has_pipe.first_q_reg[20]\ : label is "yes";
  attribute keep of \g_dp.i_polyomial/g_struct.multadd_2.madd/dsp_extra_fabric_adder.c_high_delay_balance/i_pipe/opt_has_pipe.first_q_reg[21]\ : label is "yes";
  attribute keep of \g_dp.i_polyomial/g_struct.multadd_2.madd/dsp_extra_fabric_adder.c_high_delay_balance/i_pipe/opt_has_pipe.first_q_reg[22]\ : label is "yes";
  attribute keep of \g_dp.i_polyomial/g_struct.multadd_2.madd/dsp_extra_fabric_adder.c_high_delay_balance/i_pipe/opt_has_pipe.first_q_reg[23]\ : label is "yes";
  attribute keep of \g_dp.i_polyomial/g_struct.multadd_2.madd/dsp_extra_fabric_adder.c_high_delay_balance/i_pipe/opt_has_pipe.first_q_reg[2]\ : label is "yes";
  attribute keep of \g_dp.i_polyomial/g_struct.multadd_2.madd/dsp_extra_fabric_adder.c_high_delay_balance/i_pipe/opt_has_pipe.first_q_reg[3]\ : label is "yes";
  attribute keep of \g_dp.i_polyomial/g_struct.multadd_2.madd/dsp_extra_fabric_adder.c_high_delay_balance/i_pipe/opt_has_pipe.first_q_reg[4]\ : label is "yes";
  attribute keep of \g_dp.i_polyomial/g_struct.multadd_2.madd/dsp_extra_fabric_adder.c_high_delay_balance/i_pipe/opt_has_pipe.first_q_reg[5]\ : label is "yes";
  attribute keep of \g_dp.i_polyomial/g_struct.multadd_2.madd/dsp_extra_fabric_adder.c_high_delay_balance/i_pipe/opt_has_pipe.first_q_reg[6]\ : label is "yes";
  attribute keep of \g_dp.i_polyomial/g_struct.multadd_2.madd/dsp_extra_fabric_adder.c_high_delay_balance/i_pipe/opt_has_pipe.first_q_reg[7]\ : label is "yes";
  attribute keep of \g_dp.i_polyomial/g_struct.multadd_2.madd/dsp_extra_fabric_adder.c_high_delay_balance/i_pipe/opt_has_pipe.first_q_reg[8]\ : label is "yes";
  attribute keep of \g_dp.i_polyomial/g_struct.multadd_2.madd/dsp_extra_fabric_adder.c_high_delay_balance/i_pipe/opt_has_pipe.first_q_reg[9]\ : label is "yes";
  attribute box_type of \g_dp.i_polyomial/g_struct.multadd_2.madd/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1\ : label is "PRIMITIVE";
  attribute box_type of \g_dp.i_polyomial/g_struct.multadd_2.madd/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1\ : label is "PRIMITIVE";
  attribute box_type of \g_dp.i_polyomial/g_struct.multadd_2.madd/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1\ : label is "PRIMITIVE";
  attribute box_type of \g_dp.i_polyomial/g_struct.multadd_2.madd/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1\ : label is "PRIMITIVE";
  attribute SOFT_HLUTNM of \opt_has_pipe.first_q[43]_i_3\ : label is "soft_lutpair10";
begin
GND: unisim.vcomponents.GND
    port map (
      G => \<const0>\
    );
VCC: unisim.vcomponents.VCC
    port map (
      P => \<const1>\
    );
dout_i_inferred_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
    port map (
      I0 => z(37),
      I1 => z(35),
      I2 => \n_0_g7_b12__0\,
      I3 => z(36),
      O => \g_dp.i_polyomial/g_struct.multadd_1.madd/dsp_extra_fabric_adder.mult_with_add_low/use_prim.iAdelx[0].iAdely[0].use_delay_line.Adelay/dout_i\(12)
    );
dout_i_inferred_i_10: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
    port map (
      I0 => n_0_dout_i_inferred_i_25,
      I1 => z(36),
      I2 => n_0_dout_i_inferred_i_26,
      I3 => z(37),
      I4 => n_0_dout_i_inferred_i_27,
      O => \g_dp.i_polyomial/g_struct.multadd_1.madd/dsp_extra_fabric_adder.mult_with_add_low/use_prim.iAdelx[0].iAdely[0].use_delay_line.Adelay/dout_i\(3)
    );
dout_i_inferred_i_11: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
    port map (
      I0 => n_0_dout_i_inferred_i_28,
      I1 => n_0_dout_i_inferred_i_29,
      I2 => z(37),
      I3 => n_0_dout_i_inferred_i_30,
      I4 => z(36),
      I5 => n_0_dout_i_inferred_i_31,
      O => \g_dp.i_polyomial/g_struct.multadd_1.madd/dsp_extra_fabric_adder.mult_with_add_low/use_prim.iAdelx[0].iAdely[0].use_delay_line.Adelay/dout_i\(2)
    );
dout_i_inferred_i_12: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
    port map (
      I0 => n_0_dout_i_inferred_i_32,
      I1 => n_0_dout_i_inferred_i_33,
      I2 => z(37),
      I3 => n_0_dout_i_inferred_i_34,
      I4 => z(36),
      I5 => n_0_dout_i_inferred_i_35,
      O => \g_dp.i_polyomial/g_struct.multadd_1.madd/dsp_extra_fabric_adder.mult_with_add_low/use_prim.iAdelx[0].iAdely[0].use_delay_line.Adelay/dout_i\(1)
    );
dout_i_inferred_i_13: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
    port map (
      I0 => n_0_dout_i_inferred_i_36,
      I1 => n_0_dout_i_inferred_i_37,
      I2 => z(37),
      I3 => n_0_dout_i_inferred_i_38,
      I4 => z(36),
      I5 => n_0_dout_i_inferred_i_39,
      O => \g_dp.i_polyomial/g_struct.multadd_1.madd/dsp_extra_fabric_adder.mult_with_add_low/use_prim.iAdelx[0].iAdely[0].use_delay_line.Adelay/dout_i\(0)
    );
dout_i_inferred_i_14: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
    port map (
      I0 => \n_0_g7_b8__0\,
      I1 => z(36),
      I2 => \n_0_g5_b8__0\,
      I3 => z(35),
      I4 => z(34),
      O => n_0_dout_i_inferred_i_14
    );
dout_i_inferred_i_15: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
    port map (
      I0 => \n_0_g7_b7__0\,
      I1 => \n_0_g6_b7__0\,
      I2 => z(36),
      I3 => \n_0_g5_b7__0\,
      I4 => z(35),
      I5 => z(33),
      O => n_0_dout_i_inferred_i_15
    );
dout_i_inferred_i_16: unisim.vcomponents.MUXF7
    port map (
      I0 => \n_0_g6_b6__0\,
      I1 => \n_0_g7_b6__0\,
      O => n_0_dout_i_inferred_i_16,
      S => z(35)
    );
dout_i_inferred_i_17: unisim.vcomponents.MUXF7
    port map (
      I0 => \n_0_g4_b6__0\,
      I1 => \n_0_g5_b6__0\,
      O => n_0_dout_i_inferred_i_17,
      S => z(35)
    );
dout_i_inferred_i_18: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
    port map (
      I0 => \n_0_g3_b6__0\,
      I1 => z(36),
      I2 => z(35),
      I3 => z(32),
      O => n_0_dout_i_inferred_i_18
    );
dout_i_inferred_i_19: unisim.vcomponents.MUXF7
    port map (
      I0 => \n_0_g6_b5__0\,
      I1 => \n_0_g7_b5__0\,
      O => n_0_dout_i_inferred_i_19,
      S => z(35)
    );
dout_i_inferred_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BC8CCCCC"
    )
    port map (
      I0 => \n_0_g7_b11__0\,
      I1 => z(37),
      I2 => z(36),
      I3 => \n_0_g3_b11__0\,
      I4 => z(35),
      O => \g_dp.i_polyomial/g_struct.multadd_1.madd/dsp_extra_fabric_adder.mult_with_add_low/use_prim.iAdelx[0].iAdely[0].use_delay_line.Adelay/dout_i\(11)
    );
dout_i_inferred_i_20: unisim.vcomponents.MUXF7
    port map (
      I0 => \n_0_g4_b5__0\,
      I1 => \n_0_g5_b5__0\,
      O => n_0_dout_i_inferred_i_20,
      S => z(35)
    );
dout_i_inferred_i_21: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
    port map (
      I0 => \n_0_g3_b5__0\,
      I1 => \n_0_g2_b5__0\,
      I2 => z(36),
      I3 => \n_0_g1_b5__0\,
      I4 => z(35),
      I5 => z(31),
      O => n_0_dout_i_inferred_i_21
    );
dout_i_inferred_i_22: unisim.vcomponents.MUXF7
    port map (
      I0 => \n_0_g6_b4__0\,
      I1 => \n_0_g7_b4__0\,
      O => n_0_dout_i_inferred_i_22,
      S => z(35)
    );
dout_i_inferred_i_23: unisim.vcomponents.MUXF7
    port map (
      I0 => \n_0_g4_b4__0\,
      I1 => \n_0_g5_b4__0\,
      O => n_0_dout_i_inferred_i_23,
      S => z(35)
    );
dout_i_inferred_i_24: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
    port map (
      I0 => \n_0_g3_b4__0\,
      I1 => \n_0_g2_b4__0\,
      I2 => z(36),
      I3 => \n_0_g1_b4__0\,
      I4 => z(35),
      I5 => z(30),
      O => n_0_dout_i_inferred_i_24
    );
dout_i_inferred_i_25: unisim.vcomponents.MUXF7
    port map (
      I0 => \n_0_g6_b3__0\,
      I1 => \n_0_g7_b3__0\,
      O => n_0_dout_i_inferred_i_25,
      S => z(35)
    );
dout_i_inferred_i_26: unisim.vcomponents.MUXF7
    port map (
      I0 => \n_0_g4_b3__0\,
      I1 => \n_0_g5_b3__0\,
      O => n_0_dout_i_inferred_i_26,
      S => z(35)
    );
dout_i_inferred_i_27: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
    port map (
      I0 => \n_0_g3_b3__0\,
      I1 => \n_0_g2_b3__0\,
      I2 => z(36),
      I3 => \n_0_g1_b3__0\,
      I4 => z(35),
      I5 => z(29),
      O => n_0_dout_i_inferred_i_27
    );
dout_i_inferred_i_28: unisim.vcomponents.MUXF7
    port map (
      I0 => \n_0_g6_b2__0\,
      I1 => \n_0_g7_b2__0\,
      O => n_0_dout_i_inferred_i_28,
      S => z(35)
    );
dout_i_inferred_i_29: unisim.vcomponents.MUXF7
    port map (
      I0 => \n_0_g4_b2__0\,
      I1 => \n_0_g5_b2__0\,
      O => n_0_dout_i_inferred_i_29,
      S => z(35)
    );
dout_i_inferred_i_3: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B0F080F0"
    )
    port map (
      I0 => \n_0_g7_b10__0\,
      I1 => z(37),
      I2 => z(36),
      I3 => z(35),
      I4 => \n_0_g3_b10__0\,
      O => \g_dp.i_polyomial/g_struct.multadd_1.madd/dsp_extra_fabric_adder.mult_with_add_low/use_prim.iAdelx[0].iAdely[0].use_delay_line.Adelay/dout_i\(10)
    );
dout_i_inferred_i_30: unisim.vcomponents.MUXF7
    port map (
      I0 => \n_0_g2_b2__0\,
      I1 => \n_0_g3_b2__0\,
      O => n_0_dout_i_inferred_i_30,
      S => z(35)
    );
dout_i_inferred_i_31: unisim.vcomponents.MUXF7
    port map (
      I0 => \n_0_g0_b2__0\,
      I1 => \n_0_g1_b2__0\,
      O => n_0_dout_i_inferred_i_31,
      S => z(35)
    );
dout_i_inferred_i_32: unisim.vcomponents.MUXF7
    port map (
      I0 => \n_0_g6_b1__0\,
      I1 => \n_0_g7_b1__0\,
      O => n_0_dout_i_inferred_i_32,
      S => z(35)
    );
dout_i_inferred_i_33: unisim.vcomponents.MUXF7
    port map (
      I0 => \n_0_g4_b1__0\,
      I1 => \n_0_g5_b1__0\,
      O => n_0_dout_i_inferred_i_33,
      S => z(35)
    );
dout_i_inferred_i_34: unisim.vcomponents.MUXF7
    port map (
      I0 => \n_0_g2_b1__0\,
      I1 => \n_0_g3_b1__0\,
      O => n_0_dout_i_inferred_i_34,
      S => z(35)
    );
dout_i_inferred_i_35: unisim.vcomponents.MUXF7
    port map (
      I0 => \n_0_g0_b1__0\,
      I1 => \n_0_g1_b1__0\,
      O => n_0_dout_i_inferred_i_35,
      S => z(35)
    );
dout_i_inferred_i_36: unisim.vcomponents.MUXF7
    port map (
      I0 => \n_0_g6_b0__0\,
      I1 => \n_0_g7_b0__0\,
      O => n_0_dout_i_inferred_i_36,
      S => z(35)
    );
dout_i_inferred_i_37: unisim.vcomponents.MUXF7
    port map (
      I0 => \n_0_g4_b0__0\,
      I1 => \n_0_g5_b0__0\,
      O => n_0_dout_i_inferred_i_37,
      S => z(35)
    );
dout_i_inferred_i_38: unisim.vcomponents.MUXF7
    port map (
      I0 => \n_0_g2_b0__0\,
      I1 => \n_0_g3_b0__0\,
      O => n_0_dout_i_inferred_i_38,
      S => z(35)
    );
dout_i_inferred_i_39: unisim.vcomponents.MUXF7
    port map (
      I0 => \n_0_g0_b0__0\,
      I1 => \n_0_g1_b0__0\,
      O => n_0_dout_i_inferred_i_39,
      S => z(35)
    );
dout_i_inferred_i_4: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FF0000"
    )
    port map (
      I0 => \n_0_g7_b9__0\,
      I1 => z(37),
      I2 => \n_0_g3_b9__0\,
      I3 => z(36),
      I4 => z(35),
      O => \g_dp.i_polyomial/g_struct.multadd_1.madd/dsp_extra_fabric_adder.mult_with_add_low/use_prim.iAdelx[0].iAdely[0].use_delay_line.Adelay/dout_i\(9)
    );
dout_i_inferred_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBBBBBB8888888"
    )
    port map (
      I0 => n_0_dout_i_inferred_i_14,
      I1 => z(37),
      I2 => \n_0_g3_b8__0\,
      I3 => z(36),
      I4 => z(35),
      I5 => z(34),
      O => \g_dp.i_polyomial/g_struct.multadd_1.madd/dsp_extra_fabric_adder.mult_with_add_low/use_prim.iAdelx[0].iAdely[0].use_delay_line.Adelay/dout_i\(8)
    );
dout_i_inferred_i_6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBBBBBB8888888"
    )
    port map (
      I0 => n_0_dout_i_inferred_i_15,
      I1 => z(37),
      I2 => \n_0_g3_b7__0\,
      I3 => z(36),
      I4 => z(35),
      I5 => z(33),
      O => \g_dp.i_polyomial/g_struct.multadd_1.madd/dsp_extra_fabric_adder.mult_with_add_low/use_prim.iAdelx[0].iAdely[0].use_delay_line.Adelay/dout_i\(7)
    );
dout_i_inferred_i_7: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
    port map (
      I0 => n_0_dout_i_inferred_i_16,
      I1 => z(36),
      I2 => n_0_dout_i_inferred_i_17,
      I3 => z(37),
      I4 => n_0_dout_i_inferred_i_18,
      O => \g_dp.i_polyomial/g_struct.multadd_1.madd/dsp_extra_fabric_adder.mult_with_add_low/use_prim.iAdelx[0].iAdely[0].use_delay_line.Adelay/dout_i\(6)
    );
dout_i_inferred_i_8: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
    port map (
      I0 => n_0_dout_i_inferred_i_19,
      I1 => z(36),
      I2 => n_0_dout_i_inferred_i_20,
      I3 => z(37),
      I4 => n_0_dout_i_inferred_i_21,
      O => \g_dp.i_polyomial/g_struct.multadd_1.madd/dsp_extra_fabric_adder.mult_with_add_low/use_prim.iAdelx[0].iAdely[0].use_delay_line.Adelay/dout_i\(5)
    );
dout_i_inferred_i_9: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
    port map (
      I0 => n_0_dout_i_inferred_i_22,
      I1 => z(36),
      I2 => n_0_dout_i_inferred_i_23,
      I3 => z(37),
      I4 => n_0_dout_i_inferred_i_24,
      O => \g_dp.i_polyomial/g_struct.multadd_1.madd/dsp_extra_fabric_adder.mult_with_add_low/use_prim.iAdelx[0].iAdely[0].use_delay_line.Adelay/dout_i\(4)
    );
g0_b0: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4D999CE718E38E38"
    )
    port map (
      I0 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][0]\,
      I1 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][1]\,
      I2 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][2]\,
      I3 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][3]\,
      I4 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][4]\,
      I5 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][5]\,
      O => n_0_g0_b0
    );
\g0_b0__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F6FAF764981E76DB"
    )
    port map (
      I0 => z(29),
      I1 => z(30),
      I2 => z(31),
      I3 => z(32),
      I4 => z(33),
      I5 => z(34),
      O => \n_0_g0_b0__0\
    );
\g0_b0__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"73FFF1CCCC936DB6"
    )
    port map (
      I0 => z(29),
      I1 => z(30),
      I2 => z(31),
      I3 => z(32),
      I4 => z(33),
      I5 => z(34),
      O => \n_0_g0_b0__1\
    );
g0_b1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CA5A5B43A4B84B84"
    )
    port map (
      I0 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][0]\,
      I1 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][1]\,
      I2 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][2]\,
      I3 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][3]\,
      I4 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][4]\,
      I5 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][5]\,
      O => n_0_g0_b1
    );
g0_b10: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E558F8DAB6E78000"
    )
    port map (
      I0 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][0]\,
      I1 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][1]\,
      I2 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][2]\,
      I3 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][3]\,
      I4 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][4]\,
      I5 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][5]\,
      O => n_0_g0_b10
    );
\g0_b10__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"066BADC1066AADC0"
    )
    port map (
      I0 => z(29),
      I1 => z(30),
      I2 => z(31),
      I3 => z(32),
      I4 => z(33),
      I5 => z(34),
      O => \n_0_g0_b10__0\
    );
g0_b11: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1CCA529338F80000"
    )
    port map (
      I0 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][0]\,
      I1 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][1]\,
      I2 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][2]\,
      I3 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][3]\,
      I4 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][4]\,
      I5 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][5]\,
      O => n_0_g0_b11
    );
\g0_b11__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"01E764ABAB4CCE00"
    )
    port map (
      I0 => z(29),
      I1 => z(30),
      I2 => z(31),
      I3 => z(32),
      I4 => z(33),
      I5 => z(34),
      O => \n_0_g0_b11__0\
    );
g0_b12: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5693631C3F000000"
    )
    port map (
      I0 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][0]\,
      I1 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][1]\,
      I2 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][2]\,
      I3 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][3]\,
      I4 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][4]\,
      I5 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][5]\,
      O => n_0_g0_b12
    );
\g0_b12__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAB5B6CDCC70F000"
    )
    port map (
      I0 => z(29),
      I1 => z(30),
      I2 => z(31),
      I3 => z(32),
      I4 => z(33),
      I5 => z(34),
      O => \n_0_g0_b12__0\
    );
g0_b13: unisim.vcomponents.LUT6
    generic map(
      INIT => X"671C7C1FC0000000"
    )
    port map (
      I0 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][0]\,
      I1 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][1]\,
      I2 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][2]\,
      I3 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][3]\,
      I4 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][4]\,
      I5 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][5]\,
      O => n_0_g0_b13
    );
\g0_b13__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCC638F1F07F0000"
    )
    port map (
      I0 => z(29),
      I1 => z(30),
      I2 => z(31),
      I3 => z(32),
      I4 => z(33),
      I5 => z(34),
      O => \n_0_g0_b13__0\
    );
g0_b14: unisim.vcomponents.LUT6
    generic map(
      INIT => X"87E07FE000000000"
    )
    port map (
      I0 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][0]\,
      I1 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][1]\,
      I2 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][2]\,
      I3 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][3]\,
      I4 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][4]\,
      I5 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][5]\,
      O => n_0_g0_b14
    );
\g0_b14__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0F83F01FF800000"
    )
    port map (
      I0 => z(29),
      I1 => z(30),
      I2 => z(31),
      I3 => z(32),
      I4 => z(33),
      I5 => z(34),
      O => \n_0_g0_b14__0\
    );
g0_b15: unisim.vcomponents.LUT6
    generic map(
      INIT => X"07FF800000000000"
    )
    port map (
      I0 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][0]\,
      I1 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][1]\,
      I2 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][2]\,
      I3 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][3]\,
      I4 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][4]\,
      I5 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][5]\,
      O => n_0_g0_b15
    );
\g0_b15__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF003FFE00000000"
    )
    port map (
      I0 => z(29),
      I1 => z(30),
      I2 => z(31),
      I3 => z(32),
      I4 => z(33),
      I5 => z(34),
      O => \n_0_g0_b15__0\
    );
g0_b16: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F800000000000000"
    )
    port map (
      I0 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][0]\,
      I1 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][1]\,
      I2 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][2]\,
      I3 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][3]\,
      I4 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][4]\,
      I5 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][5]\,
      O => n_0_g0_b16
    );
\g0_b16__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF800000"
    )
    port map (
      I0 => z(30),
      I1 => z(31),
      I2 => z(32),
      I3 => z(33),
      I4 => z(34),
      O => \n_0_g0_b16__0\
    );
\g0_b1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"90A4AF7EB47C0924"
    )
    port map (
      I0 => z(29),
      I1 => z(30),
      I2 => z(31),
      I3 => z(32),
      I4 => z(33),
      I5 => z(34),
      O => \n_0_g0_b1__0\
    );
\g0_b1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"29555A9696DA4924"
    )
    port map (
      I0 => z(29),
      I1 => z(30),
      I2 => z(31),
      I3 => z(32),
      I4 => z(33),
      I5 => z(34),
      O => \n_0_g0_b1__1\
    );
g0_b2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5BB44BAC10EBA410"
    )
    port map (
      I0 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][0]\,
      I1 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][1]\,
      I2 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][2]\,
      I3 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][3]\,
      I4 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][4]\,
      I5 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][5]\,
      O => n_0_g0_b2
    );
g0_b20: unisim.vcomponents.LUT2
    generic map(
      INIT => X"4"
    )
    port map (
      I0 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][0]\,
      I1 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][1]\,
      O => n_0_g0_b20
    );
g0_b21: unisim.vcomponents.LUT3
    generic map(
      INIT => X"28"
    )
    port map (
      I0 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][0]\,
      I1 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][1]\,
      I2 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][2]\,
      O => n_0_g0_b21
    );
g0_b22: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1AB0"
    )
    port map (
      I0 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][0]\,
      I1 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][1]\,
      I2 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][2]\,
      I3 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][3]\,
      O => n_0_g0_b22
    );
g0_b23: unisim.vcomponents.LUT5
    generic map(
      INIT => X"066AACC0"
    )
    port map (
      I0 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][0]\,
      I1 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][1]\,
      I2 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][2]\,
      I3 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][3]\,
      I4 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][4]\,
      O => n_0_g0_b23
    );
g0_b24: unisim.vcomponents.LUT6
    generic map(
      INIT => X"01E665AAAB4CCF00"
    )
    port map (
      I0 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][0]\,
      I1 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][1]\,
      I2 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][2]\,
      I3 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][3]\,
      I4 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][4]\,
      I5 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][5]\,
      O => n_0_g0_b24
    );
g0_b25: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAB4B6CCCC70F000"
    )
    port map (
      I0 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][0]\,
      I1 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][1]\,
      I2 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][2]\,
      I3 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][3]\,
      I4 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][4]\,
      I5 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][5]\,
      O => n_0_g0_b25
    );
g0_b26: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCC738F0F07F0000"
    )
    port map (
      I0 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][0]\,
      I1 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][1]\,
      I2 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][2]\,
      I3 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][3]\,
      I4 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][4]\,
      I5 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][5]\,
      O => n_0_g0_b26
    );
g0_b27: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0F83F00FF800000"
    )
    port map (
      I0 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][0]\,
      I1 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][1]\,
      I2 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][2]\,
      I3 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][3]\,
      I4 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][4]\,
      I5 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][5]\,
      O => n_0_g0_b27
    );
g0_b28: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F07F0000"
    )
    port map (
      I0 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][1]\,
      I1 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][2]\,
      I2 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][3]\,
      I3 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][4]\,
      I4 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][5]\,
      O => n_0_g0_b28
    );
g0_b29: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF800000"
    )
    port map (
      I0 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][1]\,
      I1 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][2]\,
      I2 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][3]\,
      I3 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][4]\,
      I4 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][5]\,
      O => n_0_g0_b29
    );
\g0_b2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3D7F49ABEACADB6D"
    )
    port map (
      I0 => z(29),
      I1 => z(30),
      I2 => z(31),
      I3 => z(32),
      I4 => z(33),
      I5 => z(34),
      O => \n_0_g0_b2__0\
    );
\g0_b2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5DE57AD1CDBBC000"
    )
    port map (
      I0 => z(29),
      I1 => z(30),
      I2 => z(31),
      I3 => z(32),
      I4 => z(33),
      I5 => z(34),
      O => \n_0_g0_b2__1\
    );
g0_b3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"89687687C27C2D68"
    )
    port map (
      I0 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][0]\,
      I1 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][1]\,
      I2 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][2]\,
      I3 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][3]\,
      I4 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][4]\,
      I5 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][5]\,
      O => n_0_g0_b3
    );
\g0_b3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"845B5081C399B6DA"
    )
    port map (
      I0 => z(29),
      I1 => z(30),
      I2 => z(31),
      I3 => z(32),
      I4 => z(33),
      I5 => z(34),
      O => \n_0_g0_b3__0\
    );
g0_b4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E43AC7E812C56A90"
    )
    port map (
      I0 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][0]\,
      I1 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][1]\,
      I2 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][2]\,
      I3 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][3]\,
      I4 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][4]\,
      I5 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][5]\,
      O => n_0_g0_b4
    );
\g0_b4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"567F49AB6AD2DB6C"
    )
    port map (
      I0 => z(29),
      I1 => z(30),
      I2 => z(31),
      I3 => z(32),
      I4 => z(33),
      I5 => z(34),
      O => \n_0_g0_b4__0\
    );
g0_b5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0B8AF6E54C1A8BA0"
    )
    port map (
      I0 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][0]\,
      I1 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][1]\,
      I2 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][2]\,
      I3 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][3]\,
      I4 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][4]\,
      I5 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][5]\,
      O => n_0_g0_b5
    );
\g0_b5__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BED5E301407071C6"
    )
    port map (
      I0 => z(29),
      I1 => z(30),
      I2 => z(31),
      I3 => z(32),
      I4 => z(33),
      I5 => z(34),
      O => \n_0_g0_b5__0\
    );
g0_b6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5824157AA6DBB6C0"
    )
    port map (
      I0 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][0]\,
      I1 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][1]\,
      I2 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][2]\,
      I3 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][3]\,
      I4 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][4]\,
      I5 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][5]\,
      O => n_0_g0_b6
    );
\g0_b6__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1455410140505144"
    )
    port map (
      I0 => z(29),
      I1 => z(30),
      I2 => z(31),
      I3 => z(32),
      I4 => z(33),
      I5 => z(34),
      O => \n_0_g0_b6__0\
    );
g0_b7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A1AC7A3BBCCC6B00"
    )
    port map (
      I0 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][0]\,
      I1 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][1]\,
      I2 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][2]\,
      I3 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][3]\,
      I4 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][4]\,
      I5 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][5]\,
      O => n_0_g0_b7
    );
\g0_b7__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5011054504141500"
    )
    port map (
      I0 => z(29),
      I1 => z(30),
      I2 => z(31),
      I3 => z(32),
      I4 => z(33),
      I5 => z(34),
      O => \n_0_g0_b7__0\
    );
g0_b8: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BA728BEC68C54C00"
    )
    port map (
      I0 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][0]\,
      I1 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][1]\,
      I2 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][2]\,
      I3 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][3]\,
      I4 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][4]\,
      I5 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][5]\,
      O => n_0_g0_b8
    );
\g0_b8__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3839292928383928"
    )
    port map (
      I0 => z(29),
      I1 => z(30),
      I2 => z(31),
      I3 => z(32),
      I4 => z(33),
      I5 => z(34),
      O => \n_0_g0_b8__0\
    );
g0_b9: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6C14F94FE5967000"
    )
    port map (
      I0 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][0]\,
      I1 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][1]\,
      I2 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][2]\,
      I3 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][3]\,
      I4 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][4]\,
      I5 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][5]\,
      O => n_0_g0_b9
    );
\g0_b9__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0AA11BB11AA00BB0"
    )
    port map (
      I0 => z(29),
      I1 => z(30),
      I2 => z(31),
      I3 => z(32),
      I4 => z(33),
      I5 => z(34),
      O => \n_0_g0_b9__0\
    );
g1_b0: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ACC7FF1992B54AD2"
    )
    port map (
      I0 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][0]\,
      I1 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][1]\,
      I2 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][2]\,
      I3 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][3]\,
      I4 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][4]\,
      I5 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][5]\,
      O => n_0_g1_b0
    );
\g1_b0__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A2A253BBB11C89CB"
    )
    port map (
      I0 => z(29),
      I1 => z(30),
      I2 => z(31),
      I3 => z(32),
      I4 => z(33),
      I5 => z(34),
      O => \n_0_g1_b0__0\
    );
\g1_b0__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6815FBB06C9FE6AB"
    )
    port map (
      I0 => z(29),
      I1 => z(30),
      I2 => z(31),
      I3 => z(32),
      I4 => z(33),
      I5 => z(34),
      O => \n_0_g1_b0__1\
    );
g1_b1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"21E911E9609DC8A7"
    )
    port map (
      I0 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][0]\,
      I1 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][1]\,
      I2 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][2]\,
      I3 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][3]\,
      I4 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][4]\,
      I5 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][5]\,
      O => n_0_g1_b1
    );
g1_b10: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6C2BE4FABF660D4F"
    )
    port map (
      I0 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][0]\,
      I1 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][1]\,
      I2 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][2]\,
      I3 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][3]\,
      I4 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][4]\,
      I5 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][5]\,
      O => n_0_g1_b10
    );
\g1_b10__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"066AACC0066AACC1"
    )
    port map (
      I0 => z(29),
      I1 => z(30),
      I2 => z(31),
      I3 => z(32),
      I4 => z(33),
      I5 => z(34),
      O => \n_0_g1_b10__0\
    );
g1_b11: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E54C1DACC0ED5670"
    )
    port map (
      I0 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][0]\,
      I1 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][1]\,
      I2 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][2]\,
      I3 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][3]\,
      I4 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][4]\,
      I5 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][5]\,
      O => n_0_g1_b11
    );
\g1_b11__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"01E665AAAB4CCF01"
    )
    port map (
      I0 => z(29),
      I1 => z(30),
      I2 => z(31),
      I3 => z(32),
      I4 => z(33),
      I5 => z(34),
      O => \n_0_g1_b11__0\
    );
g1_b12: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1CDAA930FFE332D5"
    )
    port map (
      I0 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][0]\,
      I1 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][1]\,
      I2 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][2]\,
      I3 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][3]\,
      I4 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][4]\,
      I5 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][5]\,
      O => n_0_g1_b12
    );
\g1_b12__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"001E1C6666DA5AAB"
    )
    port map (
      I0 => z(29),
      I1 => z(30),
      I2 => z(31),
      I3 => z(32),
      I4 => z(33),
      I5 => z(34),
      O => \n_0_g1_b12__0\
    );
g1_b13: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FC399B6A554A5B66"
    )
    port map (
      I0 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][0]\,
      I1 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][1]\,
      I2 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][2]\,
      I3 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][3]\,
      I4 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][4]\,
      I5 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][5]\,
      O => n_0_g1_b13
    );
\g1_b13__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAB56B4B4936CCD"
    )
    port map (
      I0 => z(29),
      I1 => z(30),
      I2 => z(31),
      I3 => z(32),
      I4 => z(33),
      I5 => z(34),
      O => \n_0_g1_b13__0\
    );
g1_b14: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A952D24C998C6387"
    )
    port map (
      I0 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][0]\,
      I1 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][1]\,
      I2 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][2]\,
      I3 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][3]\,
      I4 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][4]\,
      I5 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][5]\,
      O => n_0_g1_b14
    );
\g1_b14__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCCC6738C71C70F1"
    )
    port map (
      I0 => z(29),
      I1 => z(30),
      I2 => z(31),
      I3 => z(32),
      I4 => z(33),
      I5 => z(34),
      O => \n_0_g1_b14__0\
    );
g1_b15: unisim.vcomponents.LUT6
    generic map(
      INIT => X"319CE38F1E0F83F8"
    )
    port map (
      I0 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][0]\,
      I1 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][1]\,
      I2 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][2]\,
      I3 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][3]\,
      I4 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][4]\,
      I5 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][5]\,
      O => n_0_g1_b15
    );
\g1_b15__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0F0783F07E07F01"
    )
    port map (
      I0 => z(29),
      I1 => z(30),
      I2 => z(31),
      I3 => z(32),
      I4 => z(33),
      I5 => z(34),
      O => \n_0_g1_b15__0\
    );
g1_b16: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3E1F03F01FF003FF"
    )
    port map (
      I0 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][0]\,
      I1 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][1]\,
      I2 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][2]\,
      I3 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][3]\,
      I4 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][4]\,
      I5 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][5]\,
      O => n_0_g1_b16
    );
\g1_b16__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF007FC007FF8001"
    )
    port map (
      I0 => z(29),
      I1 => z(30),
      I2 => z(31),
      I3 => z(32),
      I4 => z(33),
      I5 => z(34),
      O => \n_0_g1_b16__0\
    );
g1_b17: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C01FFC001FFFFC00"
    )
    port map (
      I0 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][0]\,
      I1 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][1]\,
      I2 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][2]\,
      I3 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][3]\,
      I4 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][4]\,
      I5 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][5]\,
      O => n_0_g1_b17
    );
\g1_b17__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF800007FFFFFE"
    )
    port map (
      I0 => z(29),
      I1 => z(30),
      I2 => z(31),
      I3 => z(32),
      I4 => z(33),
      I5 => z(34),
      O => \n_0_g1_b17__0\
    );
g1_b18: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAB555554AAAAAAA"
    )
    port map (
      I0 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][0]\,
      I1 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][1]\,
      I2 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][2]\,
      I3 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][3]\,
      I4 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][4]\,
      I5 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][5]\,
      O => n_0_g1_b18
    );
\g1_b18__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFF8000000"
    )
    port map (
      I0 => z(29),
      I1 => z(30),
      I2 => z(31),
      I3 => z(32),
      I4 => z(33),
      I5 => z(34),
      O => \n_0_g1_b18__0\
    );
g1_b19: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEAAAAAA0000000"
    )
    port map (
      I0 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][0]\,
      I1 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][1]\,
      I2 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][2]\,
      I3 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][3]\,
      I4 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][4]\,
      I5 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][5]\,
      O => n_0_g1_b19
    );
\g1_b1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E53B2EF8A702B1B1"
    )
    port map (
      I0 => z(29),
      I1 => z(30),
      I2 => z(31),
      I3 => z(32),
      I4 => z(33),
      I5 => z(34),
      O => \n_0_g1_b1__0\
    );
\g1_b1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1AA6076AB71FE199"
    )
    port map (
      I0 => z(29),
      I1 => z(30),
      I2 => z(31),
      I3 => z(32),
      I4 => z(33),
      I5 => z(34),
      O => \n_0_g1_b1__1\
    );
g1_b2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A29D8D9A6CF1A4EC"
    )
    port map (
      I0 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][0]\,
      I1 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][1]\,
      I2 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][2]\,
      I3 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][3]\,
      I4 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][4]\,
      I5 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][5]\,
      O => n_0_g1_b2
    );
g1_b20: unisim.vcomponents.LUT2
    generic map(
      INIT => X"4"
    )
    port map (
      I0 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][0]\,
      I1 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][1]\,
      O => n_0_g1_b20
    );
g1_b21: unisim.vcomponents.LUT3
    generic map(
      INIT => X"28"
    )
    port map (
      I0 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][0]\,
      I1 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][1]\,
      I2 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][2]\,
      O => n_0_g1_b21
    );
g1_b22: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1AB0"
    )
    port map (
      I0 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][0]\,
      I1 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][1]\,
      I2 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][2]\,
      I3 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][3]\,
      O => n_0_g1_b22
    );
g1_b23: unisim.vcomponents.LUT5
    generic map(
      INIT => X"066AACC0"
    )
    port map (
      I0 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][0]\,
      I1 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][1]\,
      I2 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][2]\,
      I3 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][3]\,
      I4 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][4]\,
      O => n_0_g1_b23
    );
g1_b24: unisim.vcomponents.LUT6
    generic map(
      INIT => X"01E665AAAB4CCF00"
    )
    port map (
      I0 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][0]\,
      I1 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][1]\,
      I2 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][2]\,
      I3 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][3]\,
      I4 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][4]\,
      I5 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][5]\,
      O => n_0_g1_b24
    );
g1_b25: unisim.vcomponents.LUT6
    generic map(
      INIT => X"001E1C6666DA5AAA"
    )
    port map (
      I0 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][0]\,
      I1 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][1]\,
      I2 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][2]\,
      I3 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][3]\,
      I4 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][4]\,
      I5 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][5]\,
      O => n_0_g1_b25
    );
g1_b26: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAB56B4B4936CCC"
    )
    port map (
      I0 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][0]\,
      I1 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][1]\,
      I2 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][2]\,
      I3 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][3]\,
      I4 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][4]\,
      I5 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][5]\,
      O => n_0_g1_b26
    );
g1_b27: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCCC6738C71C70F0"
    )
    port map (
      I0 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][0]\,
      I1 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][1]\,
      I2 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][2]\,
      I3 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][3]\,
      I4 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][4]\,
      I5 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][5]\,
      O => n_0_g1_b27
    );
g1_b28: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0F0783F07E07F00"
    )
    port map (
      I0 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][0]\,
      I1 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][1]\,
      I2 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][2]\,
      I3 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][3]\,
      I4 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][4]\,
      I5 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][5]\,
      O => n_0_g1_b28
    );
g1_b29: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF007FC007FF8000"
    )
    port map (
      I0 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][0]\,
      I1 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][1]\,
      I2 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][2]\,
      I3 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][3]\,
      I4 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][4]\,
      I5 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][5]\,
      O => n_0_g1_b29
    );
\g1_b2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5BDCF6D711EF547D"
    )
    port map (
      I0 => z(29),
      I1 => z(30),
      I2 => z(31),
      I3 => z(32),
      I4 => z(33),
      I5 => z(34),
      O => \n_0_g1_b2__0\
    );
\g1_b2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8074D653D68512CA"
    )
    port map (
      I0 => z(29),
      I1 => z(30),
      I2 => z(31),
      I3 => z(32),
      I4 => z(33),
      I5 => z(34),
      O => \n_0_g1_b2__1\
    );
g1_b3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EE663363AD962D87"
    )
    port map (
      I0 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][0]\,
      I1 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][1]\,
      I2 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][2]\,
      I3 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][3]\,
      I4 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][4]\,
      I5 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][5]\,
      O => n_0_g1_b3
    );
g1_b30: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF800007FFFFFF"
    )
    port map (
      I0 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][0]\,
      I1 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][1]\,
      I2 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][2]\,
      I3 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][3]\,
      I4 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][4]\,
      I5 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][5]\,
      O => n_0_g1_b30
    );
g1_b31: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFF8000000"
    )
    port map (
      I0 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][0]\,
      I1 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][1]\,
      I2 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][2]\,
      I3 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][3]\,
      I4 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][4]\,
      I5 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][5]\,
      O => n_0_g1_b31
    );
\g1_b3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAE2AAAAAA"
    )
    port map (
      I0 => z(29),
      I1 => z(30),
      I2 => z(31),
      I3 => z(32),
      I4 => z(33),
      I5 => z(34),
      O => \n_0_g1_b3__0\
    );
\g1_b3__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"19C27BEB49472E85"
    )
    port map (
      I0 => z(29),
      I1 => z(30),
      I2 => z(31),
      I3 => z(32),
      I4 => z(33),
      I5 => z(34),
      O => \n_0_g1_b3__1\
    );
g1_b4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C2C28693C0AD6A17"
    )
    port map (
      I0 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][0]\,
      I1 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][1]\,
      I2 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][2]\,
      I3 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][3]\,
      I4 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][4]\,
      I5 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][5]\,
      O => n_0_g1_b4
    );
\g1_b4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCCCCCCCC4CCCCCC"
    )
    port map (
      I0 => z(29),
      I1 => z(30),
      I2 => z(31),
      I3 => z(32),
      I4 => z(33),
      I5 => z(34),
      O => \n_0_g1_b4__0\
    );
\g1_b4__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A5DE8BD310E8EB03"
    )
    port map (
      I0 => z(29),
      I1 => z(30),
      I2 => z(31),
      I3 => z(32),
      I4 => z(33),
      I5 => z(34),
      O => \n_0_g1_b4__1\
    );
g1_b5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F6B2B6F6A1A57458"
    )
    port map (
      I0 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][0]\,
      I1 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][1]\,
      I2 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][2]\,
      I3 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][3]\,
      I4 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][4]\,
      I5 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][5]\,
      O => n_0_g1_b5
    );
\g1_b5__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0F0F0F0F8F0F0F0"
    )
    port map (
      I0 => z(29),
      I1 => z(30),
      I2 => z(31),
      I3 => z(32),
      I4 => z(33),
      I5 => z(34),
      O => \n_0_g1_b5__0\
    );
\g1_b5__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AB7457860CBAAAAB"
    )
    port map (
      I0 => z(29),
      I1 => z(30),
      I2 => z(31),
      I3 => z(32),
      I4 => z(33),
      I5 => z(34),
      O => \n_0_g1_b5__1\
    );
g1_b6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FB86FFC2ADD46835"
    )
    port map (
      I0 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][0]\,
      I1 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][1]\,
      I2 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][2]\,
      I3 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][3]\,
      I4 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][4]\,
      I5 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][5]\,
      O => n_0_g1_b6
    );
\g1_b6__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEABA828A2000001"
    )
    port map (
      I0 => z(29),
      I1 => z(30),
      I2 => z(31),
      I3 => z(32),
      I4 => z(33),
      I5 => z(34),
      O => \n_0_g1_b6__0\
    );
g1_b7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"567B85EC403D566A"
    )
    port map (
      I0 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][0]\,
      I1 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][1]\,
      I2 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][2]\,
      I3 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][3]\,
      I4 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][4]\,
      I5 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][5]\,
      O => n_0_g1_b7
    );
\g1_b7__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4444444444444445"
    )
    port map (
      I0 => z(29),
      I1 => z(30),
      I2 => z(31),
      I3 => z(32),
      I4 => z(33),
      I5 => z(34),
      O => \n_0_g1_b7__0\
    );
g1_b8: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A8654A6C6DB45C3B"
    )
    port map (
      I0 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][0]\,
      I1 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][1]\,
      I2 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][2]\,
      I3 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][3]\,
      I4 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][4]\,
      I5 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][5]\,
      O => n_0_g1_b8
    );
\g1_b8__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2828282828282829"
    )
    port map (
      I0 => z(29),
      I1 => z(30),
      I2 => z(31),
      I3 => z(32),
      I4 => z(33),
      I5 => z(34),
      O => \n_0_g1_b8__0\
    );
g1_b9: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBC22E983331B7EC"
    )
    port map (
      I0 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][0]\,
      I1 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][1]\,
      I2 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][2]\,
      I3 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][3]\,
      I4 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][4]\,
      I5 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][5]\,
      O => n_0_g1_b9
    );
\g1_b9__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1AB01AB01AB01AB1"
    )
    port map (
      I0 => z(29),
      I1 => z(30),
      I2 => z(31),
      I3 => z(32),
      I4 => z(33),
      I5 => z(34),
      O => \n_0_g1_b9__0\
    );
g2_b0: unisim.vcomponents.LUT6
    generic map(
      INIT => X"59F353872ACE0E6A"
    )
    port map (
      I0 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][0]\,
      I1 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][1]\,
      I2 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][2]\,
      I3 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][3]\,
      I4 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][4]\,
      I5 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][5]\,
      O => n_0_g2_b0
    );
\g2_b0__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"71FE13EDAC9B6FDB"
    )
    port map (
      I0 => z(29),
      I1 => z(30),
      I2 => z(31),
      I3 => z(32),
      I4 => z(33),
      I5 => z(34),
      O => \n_0_g2_b0__0\
    );
\g2_b0__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F9110F7BDE85366C"
    )
    port map (
      I0 => z(29),
      I1 => z(30),
      I2 => z(31),
      I3 => z(32),
      I4 => z(33),
      I5 => z(34),
      O => \n_0_g2_b0__1\
    );
g2_b1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DA4B72EE08B445A2"
    )
    port map (
      I0 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][0]\,
      I1 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][1]\,
      I2 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][2]\,
      I3 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][3]\,
      I4 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][4]\,
      I5 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][5]\,
      O => n_0_g2_b1
    );
g2_b10: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5E8A6F49351416EC"
    )
    port map (
      I0 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][0]\,
      I1 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][1]\,
      I2 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][2]\,
      I3 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][3]\,
      I4 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][4]\,
      I5 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][5]\,
      O => n_0_g2_b10
    );
\g2_b10__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0E4AACC0066AACC0"
    )
    port map (
      I0 => z(29),
      I1 => z(30),
      I2 => z(31),
      I3 => z(32),
      I4 => z(33),
      I5 => z(34),
      O => \n_0_g2_b10__0\
    );
g2_b11: unisim.vcomponents.LUT6
    generic map(
      INIT => X"34F94F2233580D4F"
    )
    port map (
      I0 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][0]\,
      I1 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][1]\,
      I2 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][2]\,
      I3 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][3]\,
      I4 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][4]\,
      I5 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][5]\,
      O => n_0_g2_b11
    );
\g2_b11__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"01C665AAAB4CCF00"
    )
    port map (
      I0 => z(29),
      I1 => z(30),
      I2 => z(31),
      I3 => z(32),
      I4 => z(33),
      I5 => z(34),
      O => \n_0_g2_b11__0\
    );
g2_b12: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A70725B3CF355670"
    )
    port map (
      I0 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][0]\,
      I1 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][1]\,
      I2 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][2]\,
      I3 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][3]\,
      I4 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][4]\,
      I5 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][5]\,
      O => n_0_g2_b12
    );
\g2_b12__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA94B6CCCC70F000"
    )
    port map (
      I0 => z(29),
      I1 => z(30),
      I2 => z(31),
      I3 => z(32),
      I4 => z(33),
      I5 => z(34),
      O => \n_0_g2_b12__0\
    );
g2_b13: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C7FF1C96AA59987F"
    )
    port map (
      I0 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][0]\,
      I1 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][1]\,
      I2 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][2]\,
      I3 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][3]\,
      I4 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][4]\,
      I5 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][5]\,
      O => n_0_g2_b13
    );
\g2_b13__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"664D925A5AD5AAAA"
    )
    port map (
      I0 => z(29),
      I1 => z(30),
      I2 => z(31),
      I3 => z(32),
      I4 => z(33),
      I5 => z(34),
      O => \n_0_g2_b13__0\
    );
g2_b14: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F800FC719934B52A"
    )
    port map (
      I0 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][0]\,
      I1 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][1]\,
      I2 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][2]\,
      I3 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][3]\,
      I4 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][4]\,
      I5 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][5]\,
      O => n_0_g2_b14
    );
\g2_b14__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B496DB6C9366CCCC"
    )
    port map (
      I0 => z(29),
      I1 => z(30),
      I2 => z(31),
      I3 => z(32),
      I4 => z(33),
      I5 => z(34),
      O => \n_0_g2_b14__0\
    );
g2_b15: unisim.vcomponents.LUT6
    generic map(
      INIT => X"555556A52DA6D9B3"
    )
    port map (
      I0 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][0]\,
      I1 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][1]\,
      I2 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][2]\,
      I3 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][3]\,
      I4 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][4]\,
      I5 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][5]\,
      O => n_0_g2_b15
    );
\g2_b15__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C718E38F1C78F0F0"
    )
    port map (
      I0 => z(29),
      I1 => z(30),
      I2 => z(31),
      I3 => z(32),
      I4 => z(33),
      I5 => z(34),
      O => \n_0_g2_b15__0\
    );
g2_b16: unisim.vcomponents.LUT6
    generic map(
      INIT => X"999998C631C71E3C"
    )
    port map (
      I0 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][0]\,
      I1 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][1]\,
      I2 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][2]\,
      I3 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][3]\,
      I4 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][4]\,
      I5 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][5]\,
      O => n_0_g2_b16
    );
\g2_b16__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F81F03F01F80FF00"
    )
    port map (
      I0 => z(29),
      I1 => z(30),
      I2 => z(31),
      I3 => z(32),
      I4 => z(33),
      I5 => z(34),
      O => \n_0_g2_b16__0\
    );
g2_b17: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E1E1E0F83E07E03F"
    )
    port map (
      I0 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][0]\,
      I1 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][1]\,
      I2 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][2]\,
      I3 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][3]\,
      I4 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][4]\,
      I5 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][5]\,
      O => n_0_g2_b17
    );
\g2_b17__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"001FFC001FFF0000"
    )
    port map (
      I0 => z(29),
      I1 => z(30),
      I2 => z(31),
      I3 => z(32),
      I4 => z(33),
      I5 => z(34),
      O => \n_0_g2_b17__0\
    );
g2_b18: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AB54AA556AAD556A"
    )
    port map (
      I0 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][0]\,
      I1 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][1]\,
      I2 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][2]\,
      I3 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][3]\,
      I4 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][4]\,
      I5 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][5]\,
      O => n_0_g2_b18
    );
\g2_b18__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"001FFFFFE0000000"
    )
    port map (
      I0 => z(29),
      I1 => z(30),
      I2 => z(31),
      I3 => z(32),
      I4 => z(33),
      I5 => z(34),
      O => \n_0_g2_b18__0\
    );
g2_b19: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0155FFAA8005557F"
    )
    port map (
      I0 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][0]\,
      I1 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][1]\,
      I2 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][2]\,
      I3 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][3]\,
      I4 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][4]\,
      I5 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][5]\,
      O => n_0_g2_b19
    );
\g2_b19__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"001FFFFFFFFFFFFF"
    )
    port map (
      I0 => z(29),
      I1 => z(30),
      I2 => z(31),
      I3 => z(32),
      I4 => z(33),
      I5 => z(34),
      O => \n_0_g2_b19__0\
    );
\g2_b1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"82FE4738E0D27CFF"
    )
    port map (
      I0 => z(29),
      I1 => z(30),
      I2 => z(31),
      I3 => z(32),
      I4 => z(33),
      I5 => z(34),
      O => \n_0_g2_b1__0\
    );
\g2_b1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F5F5FA7961A9F2B0"
    )
    port map (
      I0 => z(29),
      I1 => z(30),
      I2 => z(31),
      I3 => z(32),
      I4 => z(33),
      I5 => z(34),
      O => \n_0_g2_b1__1\
    );
g2_b2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B454A5C931BAFAA0"
    )
    port map (
      I0 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][0]\,
      I1 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][1]\,
      I2 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][2]\,
      I3 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][3]\,
      I4 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][4]\,
      I5 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][5]\,
      O => n_0_g2_b2
    );
g2_b20: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4511BBBBBBBEEEC4"
    )
    port map (
      I0 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][0]\,
      I1 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][1]\,
      I2 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][2]\,
      I3 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][3]\,
      I4 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][4]\,
      I5 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][5]\,
      O => n_0_g2_b20
    );
\g2_b20__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFE0000000000000"
    )
    port map (
      I0 => z(29),
      I1 => z(30),
      I2 => z(31),
      I3 => z(32),
      I4 => z(33),
      I5 => z(34),
      O => \n_0_g2_b20__0\
    );
g2_b21: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D6C66C6C6C682828"
    )
    port map (
      I0 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][0]\,
      I1 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][1]\,
      I2 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][2]\,
      I3 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][3]\,
      I4 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][4]\,
      I5 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][5]\,
      O => n_0_g2_b21
    );
g2_b22: unisim.vcomponents.LUT6
    generic map(
      INIT => X"32981AB01AB01AB0"
    )
    port map (
      I0 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][0]\,
      I1 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][1]\,
      I2 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][2]\,
      I3 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][3]\,
      I4 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][4]\,
      I5 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][5]\,
      O => n_0_g2_b22
    );
g2_b23: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0E4AACC0066AACC0"
    )
    port map (
      I0 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][0]\,
      I1 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][1]\,
      I2 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][2]\,
      I3 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][3]\,
      I4 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][4]\,
      I5 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][5]\,
      O => n_0_g2_b23
    );
g2_b24: unisim.vcomponents.LUT6
    generic map(
      INIT => X"01C665AAAB4CCF00"
    )
    port map (
      I0 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][0]\,
      I1 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][1]\,
      I2 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][2]\,
      I3 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][3]\,
      I4 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][4]\,
      I5 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][5]\,
      O => n_0_g2_b24
    );
g2_b25: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA94B6CCCC70F000"
    )
    port map (
      I0 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][0]\,
      I1 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][1]\,
      I2 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][2]\,
      I3 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][3]\,
      I4 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][4]\,
      I5 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][5]\,
      O => n_0_g2_b25
    );
g2_b26: unisim.vcomponents.LUT6
    generic map(
      INIT => X"664D925A5AD5AAAA"
    )
    port map (
      I0 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][0]\,
      I1 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][1]\,
      I2 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][2]\,
      I3 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][3]\,
      I4 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][4]\,
      I5 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][5]\,
      O => n_0_g2_b26
    );
g2_b27: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B496DB6C9366CCCC"
    )
    port map (
      I0 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][0]\,
      I1 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][1]\,
      I2 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][2]\,
      I3 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][3]\,
      I4 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][4]\,
      I5 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][5]\,
      O => n_0_g2_b27
    );
g2_b28: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C718E38F1C78F0F0"
    )
    port map (
      I0 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][0]\,
      I1 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][1]\,
      I2 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][2]\,
      I3 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][3]\,
      I4 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][4]\,
      I5 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][5]\,
      O => n_0_g2_b28
    );
g2_b29: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F81F03F01F80FF00"
    )
    port map (
      I0 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][0]\,
      I1 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][1]\,
      I2 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][2]\,
      I3 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][3]\,
      I4 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][4]\,
      I5 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][5]\,
      O => n_0_g2_b29
    );
\g2_b2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6501E6F79EDB2244"
    )
    port map (
      I0 => z(29),
      I1 => z(30),
      I2 => z(31),
      I3 => z(32),
      I4 => z(33),
      I5 => z(34),
      O => \n_0_g2_b2__0\
    );
\g2_b2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4CFE26F5EA409E39"
    )
    port map (
      I0 => z(29),
      I1 => z(30),
      I2 => z(31),
      I3 => z(32),
      I4 => z(33),
      I5 => z(34),
      O => \n_0_g2_b2__1\
    );
g2_b3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"687D77EA705B4E44"
    )
    port map (
      I0 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][0]\,
      I1 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][1]\,
      I2 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][2]\,
      I3 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][3]\,
      I4 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][4]\,
      I5 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][5]\,
      O => n_0_g2_b3
    );
g2_b30: unisim.vcomponents.LUT6
    generic map(
      INIT => X"001FFC001FFF0000"
    )
    port map (
      I0 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][0]\,
      I1 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][1]\,
      I2 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][2]\,
      I3 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][3]\,
      I4 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][4]\,
      I5 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][5]\,
      O => n_0_g2_b30
    );
g2_b31: unisim.vcomponents.LUT6
    generic map(
      INIT => X"001FFFFFE0000000"
    )
    port map (
      I0 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][0]\,
      I1 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][1]\,
      I2 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][2]\,
      I3 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][3]\,
      I4 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][4]\,
      I5 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][5]\,
      O => n_0_g2_b31
    );
g2_b32: unisim.vcomponents.LUT6
    generic map(
      INIT => X"001FFFFFFFFFFFFF"
    )
    port map (
      I0 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][0]\,
      I1 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][1]\,
      I2 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][2]\,
      I3 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][3]\,
      I4 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][4]\,
      I5 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][5]\,
      O => n_0_g2_b32
    );
g2_b33: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFE0000000000000"
    )
    port map (
      I0 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][0]\,
      I1 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][1]\,
      I2 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][2]\,
      I3 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][3]\,
      I4 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][4]\,
      I5 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][5]\,
      O => n_0_g2_b33
    );
\g2_b3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A2AAAAAAAB8EAAAA"
    )
    port map (
      I0 => z(29),
      I1 => z(30),
      I2 => z(31),
      I3 => z(32),
      I4 => z(33),
      I5 => z(34),
      O => \n_0_g2_b3__0\
    );
\g2_b3__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7399FC033FCE4E9E"
    )
    port map (
      I0 => z(29),
      I1 => z(30),
      I2 => z(31),
      I3 => z(32),
      I4 => z(33),
      I5 => z(34),
      O => \n_0_g2_b3__1\
    );
g2_b4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5CA3019C5326C868"
    )
    port map (
      I0 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][0]\,
      I1 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][1]\,
      I2 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][2]\,
      I3 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][3]\,
      I4 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][4]\,
      I5 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][5]\,
      O => n_0_g2_b4
    );
\g2_b4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C4CCCCCCCCECCCCC"
    )
    port map (
      I0 => z(29),
      I1 => z(30),
      I2 => z(31),
      I3 => z(32),
      I4 => z(33),
      I5 => z(34),
      O => \n_0_g2_b4__0\
    );
\g2_b4__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"19E19EC9B1F9535B"
    )
    port map (
      I0 => z(29),
      I1 => z(30),
      I2 => z(31),
      I3 => z(32),
      I4 => z(33),
      I5 => z(34),
      O => \n_0_g2_b4__1\
    );
g2_b5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"948C370532D85430"
    )
    port map (
      I0 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][0]\,
      I1 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][1]\,
      I2 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][2]\,
      I3 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][3]\,
      I4 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][4]\,
      I5 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][5]\,
      O => n_0_g2_b5
    );
\g2_b5__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F8F0F0F0F0F0F0F0"
    )
    port map (
      I0 => z(29),
      I1 => z(30),
      I2 => z(31),
      I3 => z(32),
      I4 => z(33),
      I5 => z(34),
      O => \n_0_g2_b5__0\
    );
\g2_b5__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2354AC54EB55D70A"
    )
    port map (
      I0 => z(29),
      I1 => z(30),
      I2 => z(31),
      I3 => z(32),
      I4 => z(33),
      I5 => z(34),
      O => \n_0_g2_b5__1\
    );
g2_b6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B3212B9A95241D40"
    )
    port map (
      I0 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][0]\,
      I1 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][1]\,
      I2 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][2]\,
      I3 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][3]\,
      I4 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][4]\,
      I5 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][5]\,
      O => n_0_g2_b6
    );
\g2_b6__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8155FBAA0155575F"
    )
    port map (
      I0 => z(29),
      I1 => z(30),
      I2 => z(31),
      I3 => z(32),
      I4 => z(33),
      I5 => z(34),
      O => \n_0_g2_b6__0\
    );
g2_b7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4307FB0EF8BD632A"
    )
    port map (
      I0 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][0]\,
      I1 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][1]\,
      I2 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][2]\,
      I3 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][3]\,
      I4 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][4]\,
      I5 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][5]\,
      O => n_0_g2_b7
    );
\g2_b7__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4511BBBBBAEEECE4"
    )
    port map (
      I0 => z(29),
      I1 => z(30),
      I2 => z(31),
      I3 => z(32),
      I4 => z(33),
      I5 => z(34),
      O => \n_0_g2_b7__0\
    );
g2_b8: unisim.vcomponents.LUT6
    generic map(
      INIT => X"12DB8AC839F0197F"
    )
    port map (
      I0 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][0]\,
      I1 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][1]\,
      I2 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][2]\,
      I3 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][3]\,
      I4 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][4]\,
      I5 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][5]\,
      O => n_0_g2_b8
    );
\g2_b8__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D6C66C6C6C282828"
    )
    port map (
      I0 => z(29),
      I1 => z(30),
      I2 => z(31),
      I3 => z(32),
      I4 => z(33),
      I5 => z(34),
      O => \n_0_g2_b8__0\
    );
g2_b9: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8071BD2BB0E2253B"
    )
    port map (
      I0 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][0]\,
      I1 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][1]\,
      I2 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][2]\,
      I3 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][3]\,
      I4 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][4]\,
      I5 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][5]\,
      O => n_0_g2_b9
    );
\g2_b9__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"32981AB01AB01AB0"
    )
    port map (
      I0 => z(29),
      I1 => z(30),
      I2 => z(31),
      I3 => z(32),
      I4 => z(33),
      I5 => z(34),
      O => \n_0_g2_b9__0\
    );
g3_b0: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFAFD41302B06986"
    )
    port map (
      I0 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][0]\,
      I1 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][1]\,
      I2 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][2]\,
      I3 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][3]\,
      I4 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][4]\,
      I5 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][5]\,
      O => n_0_g3_b0
    );
\g3_b0__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F96D88314788E63E"
    )
    port map (
      I0 => z(29),
      I1 => z(30),
      I2 => z(31),
      I3 => z(32),
      I4 => z(33),
      I5 => z(34),
      O => \n_0_g3_b0__0\
    );
\g3_b0__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1EBC26B75E46F448"
    )
    port map (
      I0 => z(29),
      I1 => z(30),
      I2 => z(31),
      I3 => z(32),
      I4 => z(33),
      I5 => z(34),
      O => \n_0_g3_b0__1\
    );
g3_b1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"742123B510845F10"
    )
    port map (
      I0 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][0]\,
      I1 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][1]\,
      I2 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][2]\,
      I3 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][3]\,
      I4 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][4]\,
      I5 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][5]\,
      O => n_0_g3_b1
    );
g3_b10: unisim.vcomponents.LUT6
    generic map(
      INIT => X"445B5DD10D858EF4"
    )
    port map (
      I0 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][0]\,
      I1 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][1]\,
      I2 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][2]\,
      I3 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][3]\,
      I4 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][4]\,
      I5 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][5]\,
      O => n_0_g3_b10
    );
\g3_b10__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFFFFFFFFFF"
    )
    port map (
      I0 => z(29),
      I1 => z(30),
      I2 => z(31),
      I3 => z(32),
      I4 => z(33),
      I5 => z(34),
      O => \n_0_g3_b10__0\
    );
\g3_b10__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1CDAB6600E4AA4E0"
    )
    port map (
      I0 => z(29),
      I1 => z(30),
      I2 => z(31),
      I3 => z(32),
      I4 => z(33),
      I5 => z(34),
      O => \n_0_g3_b10__1\
    );
g3_b11: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D7CC3635FAFCCE58"
    )
    port map (
      I0 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][0]\,
      I1 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][1]\,
      I2 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][2]\,
      I3 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][3]\,
      I4 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][4]\,
      I5 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][5]\,
      O => n_0_g3_b11
    );
\g3_b11__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
    port map (
      I0 => z(29),
      I1 => z(30),
      I2 => z(31),
      I3 => z(32),
      I4 => z(33),
      I5 => z(34),
      O => \n_0_g3_b11__0\
    );
\g3_b11__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"03C66D2AAB6CC700"
    )
    port map (
      I0 => z(29),
      I1 => z(30),
      I2 => z(31),
      I3 => z(32),
      I4 => z(33),
      I5 => z(34),
      O => \n_0_g3_b11__1\
    );
g3_b12: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CD6FF2A60656F1CA"
    )
    port map (
      I0 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][0]\,
      I1 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][1]\,
      I2 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][2]\,
      I3 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][3]\,
      I4 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][4]\,
      I5 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][5]\,
      O => n_0_g3_b12
    );
\g3_b12__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"003E1CE666DA52AA"
    )
    port map (
      I0 => z(29),
      I1 => z(30),
      I2 => z(31),
      I3 => z(32),
      I4 => z(33),
      I5 => z(34),
      O => \n_0_g3_b12__0\
    );
g3_b13: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3CDAA4C7FE32556C"
    )
    port map (
      I0 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][0]\,
      I1 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][1]\,
      I2 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][2]\,
      I3 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][3]\,
      I4 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][4]\,
      I5 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][5]\,
      O => n_0_g3_b13
    );
\g3_b13__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0001FC1E1E39CE66"
    )
    port map (
      I0 => z(29),
      I1 => z(30),
      I2 => z(31),
      I3 => z(32),
      I4 => z(33),
      I5 => z(34),
      O => \n_0_g3_b13__0\
    );
g3_b14: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FC399252AB5B6670"
    )
    port map (
      I0 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][0]\,
      I1 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][1]\,
      I2 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][2]\,
      I3 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][3]\,
      I4 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][4]\,
      I5 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][5]\,
      O => n_0_g3_b14
    );
\g3_b14__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAA954AB5294B4"
    )
    port map (
      I0 => z(29),
      I1 => z(30),
      I2 => z(31),
      I3 => z(32),
      I4 => z(33),
      I5 => z(34),
      O => \n_0_g3_b14__0\
    );
g3_b15: unisim.vcomponents.LUT6
    generic map(
      INIT => X"03F871CE66C92D2A"
    )
    port map (
      I0 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][0]\,
      I1 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][1]\,
      I2 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][2]\,
      I3 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][3]\,
      I4 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][4]\,
      I5 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][5]\,
      O => n_0_g3_b15
    );
\g3_b15__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCCCCE67339CE738"
    )
    port map (
      I0 => z(29),
      I1 => z(30),
      I2 => z(31),
      I3 => z(32),
      I4 => z(33),
      I5 => z(34),
      O => \n_0_g3_b15__0\
    );
g3_b16: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5552A56B4B6DB64C"
    )
    port map (
      I0 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][0]\,
      I1 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][1]\,
      I2 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][2]\,
      I3 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][3]\,
      I4 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][4]\,
      I5 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][5]\,
      O => n_0_g3_b16
    );
\g3_b16__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0F0F0783C1F07C0"
    )
    port map (
      I0 => z(29),
      I1 => z(30),
      I2 => z(31),
      I3 => z(32),
      I4 => z(33),
      I5 => z(34),
      O => \n_0_g3_b16__0\
    );
g3_b17: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6663398C738E3870"
    )
    port map (
      I0 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][0]\,
      I1 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][1]\,
      I2 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][2]\,
      I3 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][3]\,
      I4 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][4]\,
      I5 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][5]\,
      O => n_0_g3_b17
    );
\g3_b17__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00FF803FE007FF"
    )
    port map (
      I0 => z(29),
      I1 => z(30),
      I2 => z(31),
      I3 => z(32),
      I4 => z(33),
      I5 => z(34),
      O => \n_0_g3_b17__0\
    );
g3_b18: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2D296B5AD6A56AD5"
    )
    port map (
      I0 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][0]\,
      I1 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][1]\,
      I2 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][2]\,
      I3 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][3]\,
      I4 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][4]\,
      I5 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][5]\,
      O => n_0_g3_b18
    );
\g3_b18__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF00003FFFF800"
    )
    port map (
      I0 => z(29),
      I1 => z(30),
      I2 => z(31),
      I3 => z(32),
      I4 => z(33),
      I5 => z(34),
      O => \n_0_g3_b18__0\
    );
g3_b19: unisim.vcomponents.LUT6
    generic map(
      INIT => X"857E815FA8057FAA"
    )
    port map (
      I0 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][0]\,
      I1 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][1]\,
      I2 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][2]\,
      I3 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][3]\,
      I4 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][4]\,
      I5 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][5]\,
      O => n_0_g3_b19
    );
\g3_b19__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF8000"
    )
    port map (
      I0 => z(30),
      I1 => z(31),
      I2 => z(32),
      I3 => z(33),
      I4 => z(34),
      O => \n_0_g3_b19__0\
    );
\g3_b1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4F47D193AA6CAEB0"
    )
    port map (
      I0 => z(29),
      I1 => z(30),
      I2 => z(31),
      I3 => z(32),
      I4 => z(33),
      I5 => z(34),
      O => \n_0_g3_b1__0\
    );
\g3_b1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"89C843668429BD7A"
    )
    port map (
      I0 => z(29),
      I1 => z(30),
      I2 => z(31),
      I3 => z(32),
      I4 => z(33),
      I5 => z(34),
      O => \n_0_g3_b1__1\
    );
g3_b2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C55D93E0D9BAFD8C"
    )
    port map (
      I0 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][0]\,
      I1 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][1]\,
      I2 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][2]\,
      I3 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][3]\,
      I4 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][4]\,
      I5 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][5]\,
      O => n_0_g3_b2
    );
g3_b20: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BEC4451BBBBEC444"
    )
    port map (
      I0 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][0]\,
      I1 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][1]\,
      I2 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][2]\,
      I3 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][3]\,
      I4 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][4]\,
      I5 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][5]\,
      O => n_0_g3_b20
    );
g3_b21: unisim.vcomponents.LUT6
    generic map(
      INIT => X"682829339397D7D7"
    )
    port map (
      I0 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][0]\,
      I1 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][1]\,
      I2 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][2]\,
      I3 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][3]\,
      I4 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][4]\,
      I5 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][5]\,
      O => n_0_g3_b21
    );
g3_b22: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E54FE45C76D83298"
    )
    port map (
      I0 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][0]\,
      I1 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][1]\,
      I2 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][2]\,
      I3 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][3]\,
      I4 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][4]\,
      I5 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][5]\,
      O => n_0_g3_b22
    );
g3_b23: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1CDAB6600E4AA4E0"
    )
    port map (
      I0 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][0]\,
      I1 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][1]\,
      I2 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][2]\,
      I3 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][3]\,
      I4 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][4]\,
      I5 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][5]\,
      O => n_0_g3_b23
    );
g3_b24: unisim.vcomponents.LUT6
    generic map(
      INIT => X"03C66D2AAB6CC700"
    )
    port map (
      I0 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][0]\,
      I1 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][1]\,
      I2 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][2]\,
      I3 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][3]\,
      I4 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][4]\,
      I5 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][5]\,
      O => n_0_g3_b24
    );
g3_b25: unisim.vcomponents.LUT6
    generic map(
      INIT => X"003E1CE666DA52AA"
    )
    port map (
      I0 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][0]\,
      I1 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][1]\,
      I2 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][2]\,
      I3 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][3]\,
      I4 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][4]\,
      I5 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][5]\,
      O => n_0_g3_b25
    );
g3_b26: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0001FC1E1E39CE66"
    )
    port map (
      I0 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][0]\,
      I1 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][1]\,
      I2 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][2]\,
      I3 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][3]\,
      I4 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][4]\,
      I5 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][5]\,
      O => n_0_g3_b26
    );
g3_b27: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAA954AB5294B4"
    )
    port map (
      I0 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][0]\,
      I1 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][1]\,
      I2 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][2]\,
      I3 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][3]\,
      I4 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][4]\,
      I5 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][5]\,
      O => n_0_g3_b27
    );
g3_b28: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCCCCE67339CE738"
    )
    port map (
      I0 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][0]\,
      I1 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][1]\,
      I2 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][2]\,
      I3 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][3]\,
      I4 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][4]\,
      I5 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][5]\,
      O => n_0_g3_b28
    );
g3_b29: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0F0F0783C1F07C0"
    )
    port map (
      I0 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][0]\,
      I1 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][1]\,
      I2 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][2]\,
      I3 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][3]\,
      I4 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][4]\,
      I5 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][5]\,
      O => n_0_g3_b29
    );
\g3_b2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3BF75F3544E3468F"
    )
    port map (
      I0 => z(29),
      I1 => z(30),
      I2 => z(31),
      I3 => z(32),
      I4 => z(33),
      I5 => z(34),
      O => \n_0_g3_b2__0\
    );
\g3_b2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9FC258D49B227A9E"
    )
    port map (
      I0 => z(29),
      I1 => z(30),
      I2 => z(31),
      I3 => z(32),
      I4 => z(33),
      I5 => z(34),
      O => \n_0_g3_b2__1\
    );
g3_b3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4B19C177FAF1E632"
    )
    port map (
      I0 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][0]\,
      I1 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][1]\,
      I2 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][2]\,
      I3 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][3]\,
      I4 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][4]\,
      I5 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][5]\,
      O => n_0_g3_b3
    );
g3_b30: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00FF803FE007FF"
    )
    port map (
      I0 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][0]\,
      I1 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][1]\,
      I2 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][2]\,
      I3 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][3]\,
      I4 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][4]\,
      I5 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][5]\,
      O => n_0_g3_b30
    );
g3_b31: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF00003FFFF800"
    )
    port map (
      I0 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][0]\,
      I1 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][1]\,
      I2 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][2]\,
      I3 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][3]\,
      I4 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][4]\,
      I5 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][5]\,
      O => n_0_g3_b31
    );
g3_b32: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF8000"
    )
    port map (
      I0 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][1]\,
      I1 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][2]\,
      I2 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][3]\,
      I3 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][4]\,
      I4 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][5]\,
      O => n_0_g3_b32
    );
\g3_b3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2AA28AE2BABABBEA"
    )
    port map (
      I0 => z(29),
      I1 => z(30),
      I2 => z(31),
      I3 => z(32),
      I4 => z(33),
      I5 => z(34),
      O => \n_0_g3_b3__0\
    );
\g3_b3__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"83427CCBD021CA62"
    )
    port map (
      I0 => z(29),
      I1 => z(30),
      I2 => z(31),
      I3 => z(32),
      I4 => z(33),
      I5 => z(34),
      O => \n_0_g3_b3__1\
    );
g3_b4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C971EC32BFE00E4B"
    )
    port map (
      I0 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][0]\,
      I1 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][1]\,
      I2 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][2]\,
      I3 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][3]\,
      I4 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][4]\,
      I5 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][5]\,
      O => n_0_g3_b4
    );
\g3_b4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4CC4ECC4CCCCCCCC"
    )
    port map (
      I0 => z(29),
      I1 => z(30),
      I2 => z(31),
      I3 => z(32),
      I4 => z(33),
      I5 => z(34),
      O => \n_0_g3_b4__0\
    );
\g3_b4__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"293CC1D758B24BB2"
    )
    port map (
      I0 => z(29),
      I1 => z(30),
      I2 => z(31),
      I3 => z(32),
      I4 => z(33),
      I5 => z(34),
      O => \n_0_g3_b4__1\
    );
g3_b5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6612C74E7DD993D3"
    )
    port map (
      I0 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][0]\,
      I1 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][1]\,
      I2 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][2]\,
      I3 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][3]\,
      I4 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][4]\,
      I5 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][5]\,
      O => n_0_g3_b5
    );
\g3_b5__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"70F8F0F8F0F0F0F0"
    )
    port map (
      I0 => z(29),
      I1 => z(30),
      I2 => z(31),
      I3 => z(32),
      I4 => z(33),
      I5 => z(34),
      O => \n_0_g3_b5__0\
    );
\g3_b5__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E0252B0BE5990957"
    )
    port map (
      I0 => z(29),
      I1 => z(30),
      I2 => z(31),
      I3 => z(32),
      I4 => z(33),
      I5 => z(34),
      O => \n_0_g3_b5__1\
    );
g3_b6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7518B14D3270F436"
    )
    port map (
      I0 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][0]\,
      I1 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][1]\,
      I2 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][2]\,
      I3 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][3]\,
      I4 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][4]\,
      I5 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][5]\,
      O => n_0_g3_b6
    );
\g3_b6__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7F00FF00FF00FF00"
    )
    port map (
      I0 => z(29),
      I1 => z(30),
      I2 => z(31),
      I3 => z(32),
      I4 => z(33),
      I5 => z(34),
      O => \n_0_g3_b6__0\
    );
\g3_b6__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"017A815EAA115EA8"
    )
    port map (
      I0 => z(29),
      I1 => z(30),
      I2 => z(31),
      I3 => z(32),
      I4 => z(33),
      I5 => z(34),
      O => \n_0_g3_b6__1\
    );
g3_b7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8648D1CB87136B3D"
    )
    port map (
      I0 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][0]\,
      I1 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][1]\,
      I2 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][2]\,
      I3 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][3]\,
      I4 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][4]\,
      I5 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][5]\,
      O => n_0_g3_b7
    );
\g3_b7__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFF0000FFFF0000"
    )
    port map (
      I0 => z(29),
      I1 => z(30),
      I2 => z(31),
      I3 => z(32),
      I4 => z(33),
      I5 => z(34),
      O => \n_0_g3_b7__0\
    );
\g3_b7__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BAC4451BBBAAE444"
    )
    port map (
      I0 => z(29),
      I1 => z(30),
      I2 => z(31),
      I3 => z(32),
      I4 => z(33),
      I5 => z(34),
      O => \n_0_g3_b7__1\
    );
g3_b8: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AD38E4CD7AE7A2D1"
    )
    port map (
      I0 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][0]\,
      I1 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][1]\,
      I2 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][2]\,
      I3 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][3]\,
      I4 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][4]\,
      I5 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][5]\,
      O => n_0_g3_b8
    );
\g3_b8__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF00000000"
    )
    port map (
      I0 => z(29),
      I1 => z(30),
      I2 => z(31),
      I3 => z(32),
      I4 => z(33),
      I5 => z(34),
      O => \n_0_g3_b8__0\
    );
\g3_b8__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6C2829339393D7D7"
    )
    port map (
      I0 => z(29),
      I1 => z(30),
      I2 => z(31),
      I3 => z(32),
      I4 => z(33),
      I5 => z(34),
      O => \n_0_g3_b8__1\
    );
g3_b9: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FA9E9F029AC9AF82"
    )
    port map (
      I0 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][0]\,
      I1 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][1]\,
      I2 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][2]\,
      I3 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][3]\,
      I4 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][4]\,
      I5 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][5]\,
      O => n_0_g3_b9
    );
\g3_b9__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFFFFFFFFFF"
    )
    port map (
      I0 => z(29),
      I1 => z(30),
      I2 => z(31),
      I3 => z(32),
      I4 => z(33),
      I5 => z(34),
      O => \n_0_g3_b9__0\
    );
\g3_b9__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E54FE45C76DC3298"
    )
    port map (
      I0 => z(29),
      I1 => z(30),
      I2 => z(31),
      I3 => z(32),
      I4 => z(33),
      I5 => z(34),
      O => \n_0_g3_b9__1\
    );
g4_b0: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DD67DB7D99D7D8D9"
    )
    port map (
      I0 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][0]\,
      I1 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][1]\,
      I2 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][2]\,
      I3 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][3]\,
      I4 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][4]\,
      I5 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][5]\,
      O => n_0_g4_b0
    );
\g4_b0__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"133E4CBC85427E2F"
    )
    port map (
      I0 => z(29),
      I1 => z(30),
      I2 => z(31),
      I3 => z(32),
      I4 => z(33),
      I5 => z(34),
      O => \n_0_g4_b0__0\
    );
\g4_b0__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"16EE24027D62C216"
    )
    port map (
      I0 => z(29),
      I1 => z(30),
      I2 => z(31),
      I3 => z(32),
      I4 => z(33),
      I5 => z(34),
      O => \n_0_g4_b0__1\
    );
g4_b1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D88C71C715892471"
    )
    port map (
      I0 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][0]\,
      I1 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][1]\,
      I2 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][2]\,
      I3 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][3]\,
      I4 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][4]\,
      I5 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][5]\,
      O => n_0_g4_b1
    );
g4_b10: unisim.vcomponents.LUT6
    generic map(
      INIT => X"491DB88EE9DC3BE4"
    )
    port map (
      I0 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][0]\,
      I1 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][1]\,
      I2 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][2]\,
      I3 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][3]\,
      I4 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][4]\,
      I5 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][5]\,
      O => n_0_g4_b10
    );
\g4_b10__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F195533E78D29670"
    )
    port map (
      I0 => z(29),
      I1 => z(30),
      I2 => z(31),
      I3 => z(32),
      I4 => z(33),
      I5 => z(34),
      O => \n_0_g4_b10__0\
    );
g4_b11: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D0A33AFB1DC813D7"
    )
    port map (
      I0 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][0]\,
      I1 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][1]\,
      I2 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][2]\,
      I3 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][3]\,
      I4 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][4]\,
      I5 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][5]\,
      O => n_0_g4_b11
    );
\g4_b11__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F8CC96AAD64E780"
    )
    port map (
      I0 => z(29),
      I1 => z(30),
      I2 => z(31),
      I3 => z(32),
      I4 => z(33),
      I5 => z(34),
      O => \n_0_g4_b11__0\
    );
g4_b12: unisim.vcomponents.LUT6
    generic map(
      INIT => X"606A39AC04900967"
    )
    port map (
      I0 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][0]\,
      I1 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][1]\,
      I2 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][2]\,
      I3 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][3]\,
      I4 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][4]\,
      I5 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][5]\,
      O => n_0_g4_b12
    );
\g4_b12__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAD6924CCE78F800"
    )
    port map (
      I0 => z(29),
      I1 => z(30),
      I2 => z(31),
      I3 => z(32),
      I4 => z(33),
      I5 => z(34),
      O => \n_0_g4_b12__0\
    );
g4_b13: unisim.vcomponents.LUT6
    generic map(
      INIT => X"80196D3003B55278"
    )
    port map (
      I0 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][0]\,
      I1 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][1]\,
      I2 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][2]\,
      I3 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][3]\,
      I4 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][4]\,
      I5 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][5]\,
      O => n_0_g4_b13
    );
\g4_b13__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCE71C70F07F0000"
    )
    port map (
      I0 => z(29),
      I1 => z(30),
      I2 => z(31),
      I3 => z(32),
      I4 => z(33),
      I5 => z(34),
      O => \n_0_g4_b13__0\
    );
g4_b14: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00071B6AAAD99C7F"
    )
    port map (
      I0 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][0]\,
      I1 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][1]\,
      I2 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][2]\,
      I3 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][3]\,
      I4 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][4]\,
      I5 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][5]\,
      O => n_0_g4_b14
    );
\g4_b14__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5A52B52A552AAAAA"
    )
    port map (
      I0 => z(29),
      I1 => z(30),
      I2 => z(31),
      I3 => z(32),
      I4 => z(33),
      I5 => z(34),
      O => \n_0_g4_b14__0\
    );
g4_b15: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555ADB3331E1F80"
    )
    port map (
      I0 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][0]\,
      I1 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][1]\,
      I2 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][2]\,
      I3 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][3]\,
      I4 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][4]\,
      I5 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][5]\,
      O => n_0_g4_b15
    );
\g4_b15__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9364D9B3664CCCCC"
    )
    port map (
      I0 => z(29),
      I1 => z(30),
      I2 => z(31),
      I3 => z(32),
      I4 => z(33),
      I5 => z(34),
      O => \n_0_g4_b15__0\
    );
g4_b16: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCCC9B69694AB555"
    )
    port map (
      I0 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][0]\,
      I1 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][1]\,
      I2 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][2]\,
      I3 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][3]\,
      I4 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][4]\,
      I5 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][5]\,
      O => n_0_g4_b16
    );
\g4_b16__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E3871E3C7870F0F0"
    )
    port map (
      I0 => z(29),
      I1 => z(30),
      I2 => z(31),
      I3 => z(32),
      I4 => z(33),
      I5 => z(34),
      O => \n_0_g4_b16__0\
    );
g4_b17: unisim.vcomponents.LUT6
    generic map(
      INIT => X"69692DB24D932666"
    )
    port map (
      I0 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][0]\,
      I1 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][1]\,
      I2 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][2]\,
      I3 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][3]\,
      I4 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][4]\,
      I5 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][5]\,
      O => n_0_g4_b17
    );
\g4_b17__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"03F81FC07F80FF00"
    )
    port map (
      I0 => z(29),
      I1 => z(30),
      I2 => z(31),
      I3 => z(32),
      I4 => z(33),
      I5 => z(34),
      O => \n_0_g4_b17__0\
    );
g4_b18: unisim.vcomponents.LUT6
    generic map(
      INIT => X"24DB6496DB496D2D"
    )
    port map (
      I0 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][0]\,
      I1 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][1]\,
      I2 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][2]\,
      I3 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][3]\,
      I4 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][4]\,
      I5 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][5]\,
      O => n_0_g4_b18
    );
\g4_b18__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"03FFE0007FFF0000"
    )
    port map (
      I0 => z(29),
      I1 => z(30),
      I2 => z(31),
      I3 => z(32),
      I4 => z(33),
      I5 => z(34),
      O => \n_0_g4_b18__0\
    );
g4_b19: unisim.vcomponents.LUT6
    generic map(
      INIT => X"85A17A17A15E857A"
    )
    port map (
      I0 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][0]\,
      I1 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][1]\,
      I2 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][2]\,
      I3 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][3]\,
      I4 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][4]\,
      I5 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][5]\,
      O => n_0_g4_b19
    );
\g4_b19__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"03FFFFFF80000000"
    )
    port map (
      I0 => z(29),
      I1 => z(30),
      I2 => z(31),
      I3 => z(32),
      I4 => z(33),
      I5 => z(34),
      O => \n_0_g4_b19__0\
    );
\g4_b1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"10B736AFC78C1309"
    )
    port map (
      I0 => z(29),
      I1 => z(30),
      I2 => z(31),
      I3 => z(32),
      I4 => z(33),
      I5 => z(34),
      O => \n_0_g4_b1__0\
    );
\g4_b1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7C6C55C56DC47576"
    )
    port map (
      I0 => z(29),
      I1 => z(30),
      I2 => z(31),
      I3 => z(32),
      I4 => z(33),
      I5 => z(34),
      O => \n_0_g4_b1__1\
    );
g4_b2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B7CAF250DB7D9058"
    )
    port map (
      I0 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][0]\,
      I1 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][1]\,
      I2 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][2]\,
      I3 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][3]\,
      I4 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][4]\,
      I5 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][5]\,
      O => n_0_g4_b2
    );
g4_b20: unisim.vcomponents.LUT6
    generic map(
      INIT => X"41BAC453BAE4413B"
    )
    port map (
      I0 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][0]\,
      I1 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][1]\,
      I2 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][2]\,
      I3 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][3]\,
      I4 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][4]\,
      I5 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][5]\,
      O => n_0_g4_b20
    );
\g4_b20__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E0000000"
    )
    port map (
      I0 => z(30),
      I1 => z(31),
      I2 => z(32),
      I3 => z(33),
      I4 => z(34),
      O => \n_0_g4_b20__0\
    );
g4_b21: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D66C283B93D7D6EC"
    )
    port map (
      I0 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][0]\,
      I1 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][1]\,
      I2 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][2]\,
      I3 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][3]\,
      I4 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][4]\,
      I5 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][5]\,
      O => n_0_g4_b21
    );
g4_b22: unisim.vcomponents.LUT6
    generic map(
      INIT => X"32B01AA38967CD4F"
    )
    port map (
      I0 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][0]\,
      I1 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][1]\,
      I2 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][2]\,
      I3 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][3]\,
      I4 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][4]\,
      I5 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][5]\,
      O => n_0_g4_b22
    );
g4_b23: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F195533C78D29670"
    )
    port map (
      I0 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][0]\,
      I1 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][1]\,
      I2 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][2]\,
      I3 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][3]\,
      I4 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][4]\,
      I5 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][5]\,
      O => n_0_g4_b23
    );
g4_b24: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F8CC96AAD64E780"
    )
    port map (
      I0 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][0]\,
      I1 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][1]\,
      I2 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][2]\,
      I3 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][3]\,
      I4 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][4]\,
      I5 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][5]\,
      O => n_0_g4_b24
    );
g4_b25: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAD6924CCE78F800"
    )
    port map (
      I0 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][0]\,
      I1 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][1]\,
      I2 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][2]\,
      I3 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][3]\,
      I4 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][4]\,
      I5 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][5]\,
      O => n_0_g4_b25
    );
g4_b26: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCE71C70F07F0000"
    )
    port map (
      I0 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][0]\,
      I1 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][1]\,
      I2 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][2]\,
      I3 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][3]\,
      I4 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][4]\,
      I5 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][5]\,
      O => n_0_g4_b26
    );
g4_b27: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5A52B52A552AAAAA"
    )
    port map (
      I0 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][0]\,
      I1 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][1]\,
      I2 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][2]\,
      I3 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][3]\,
      I4 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][4]\,
      I5 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][5]\,
      O => n_0_g4_b27
    );
g4_b28: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9364D9B3664CCCCC"
    )
    port map (
      I0 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][0]\,
      I1 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][1]\,
      I2 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][2]\,
      I3 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][3]\,
      I4 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][4]\,
      I5 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][5]\,
      O => n_0_g4_b28
    );
g4_b29: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E3871E3C7870F0F0"
    )
    port map (
      I0 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][0]\,
      I1 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][1]\,
      I2 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][2]\,
      I3 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][3]\,
      I4 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][4]\,
      I5 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][5]\,
      O => n_0_g4_b29
    );
\g4_b2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E9CBDBC1E975E567"
    )
    port map (
      I0 => z(29),
      I1 => z(30),
      I2 => z(31),
      I3 => z(32),
      I4 => z(33),
      I5 => z(34),
      O => \n_0_g4_b2__0\
    );
\g4_b2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1E341EE5EC877363"
    )
    port map (
      I0 => z(29),
      I1 => z(30),
      I2 => z(31),
      I3 => z(32),
      I4 => z(33),
      I5 => z(34),
      O => \n_0_g4_b2__1\
    );
g4_b3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6814BED7FA4C9785"
    )
    port map (
      I0 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][0]\,
      I1 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][1]\,
      I2 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][2]\,
      I3 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][3]\,
      I4 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][4]\,
      I5 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][5]\,
      O => n_0_g4_b3
    );
g4_b30: unisim.vcomponents.LUT6
    generic map(
      INIT => X"03F81FC07F80FF00"
    )
    port map (
      I0 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][0]\,
      I1 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][1]\,
      I2 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][2]\,
      I3 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][3]\,
      I4 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][4]\,
      I5 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][5]\,
      O => n_0_g4_b30
    );
g4_b31: unisim.vcomponents.LUT6
    generic map(
      INIT => X"03FFE0007FFF0000"
    )
    port map (
      I0 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][0]\,
      I1 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][1]\,
      I2 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][2]\,
      I3 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][3]\,
      I4 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][4]\,
      I5 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][5]\,
      O => n_0_g4_b31
    );
g4_b32: unisim.vcomponents.LUT6
    generic map(
      INIT => X"03FFFFFF80000000"
    )
    port map (
      I0 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][0]\,
      I1 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][1]\,
      I2 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][2]\,
      I3 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][3]\,
      I4 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][4]\,
      I5 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][5]\,
      O => n_0_g4_b32
    );
g4_b33: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E0000000"
    )
    port map (
      I0 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][1]\,
      I1 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][2]\,
      I2 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][3]\,
      I3 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][4]\,
      I4 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][5]\,
      O => n_0_g4_b33
    );
\g4_b3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ACAAAABABAA8A23A"
    )
    port map (
      I0 => z(29),
      I1 => z(30),
      I2 => z(31),
      I3 => z(32),
      I4 => z(33),
      I5 => z(34),
      O => \n_0_g4_b3__0\
    );
\g4_b3__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9E1A0C4068DCC67F"
    )
    port map (
      I0 => z(29),
      I1 => z(30),
      I2 => z(31),
      I3 => z(32),
      I4 => z(33),
      I5 => z(34),
      O => \n_0_g4_b3__1\
    );
g4_b4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5CDD87B815F934DC"
    )
    port map (
      I0 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][0]\,
      I1 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][1]\,
      I2 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][2]\,
      I3 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][3]\,
      I4 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][4]\,
      I5 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][5]\,
      O => n_0_g4_b4
    );
\g4_b4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CECCCCCCCCCEC44C"
    )
    port map (
      I0 => z(29),
      I1 => z(30),
      I2 => z(31),
      I3 => z(32),
      I4 => z(33),
      I5 => z(34),
      O => \n_0_g4_b4__0\
    );
\g4_b4__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2D2F8C089F9D7ED5"
    )
    port map (
      I0 => z(29),
      I1 => z(30),
      I2 => z(31),
      I3 => z(32),
      I4 => z(33),
      I5 => z(34),
      O => \n_0_g4_b4__1\
    );
g4_b5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3E05E3A01BB7BAC9"
    )
    port map (
      I0 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][0]\,
      I1 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][1]\,
      I2 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][2]\,
      I3 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][3]\,
      I4 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][4]\,
      I5 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][5]\,
      O => n_0_g4_b5
    );
\g4_b5__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0F0F0F0F0F0F870"
    )
    port map (
      I0 => z(29),
      I1 => z(30),
      I2 => z(31),
      I3 => z(32),
      I4 => z(33),
      I5 => z(34),
      O => \n_0_g4_b5__0\
    );
\g4_b5__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"629945B44B4D25BC"
    )
    port map (
      I0 => z(29),
      I1 => z(30),
      I2 => z(31),
      I3 => z(32),
      I4 => z(33),
      I5 => z(34),
      O => \n_0_g4_b5__1\
    );
g4_b6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF47D8A67B1D9E6E"
    )
    port map (
      I0 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][0]\,
      I1 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][1]\,
      I2 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][2]\,
      I3 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][3]\,
      I4 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][4]\,
      I5 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][5]\,
      O => n_0_g4_b6
    );
\g4_b6__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00FF00FF00FF80"
    )
    port map (
      I0 => z(29),
      I1 => z(30),
      I2 => z(31),
      I3 => z(32),
      I4 => z(33),
      I5 => z(34),
      O => \n_0_g4_b6__0\
    );
\g4_b6__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"87E15A15A15A85EA"
    )
    port map (
      I0 => z(29),
      I1 => z(30),
      I2 => z(31),
      I3 => z(32),
      I4 => z(33),
      I5 => z(34),
      O => \n_0_g4_b6__1\
    );
g4_b7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"99F58E83D9F6748F"
    )
    port map (
      I0 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][0]\,
      I1 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][1]\,
      I2 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][2]\,
      I3 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][3]\,
      I4 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][4]\,
      I5 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][5]\,
      O => n_0_g4_b7
    );
\g4_b7__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"43BAE451BAE441BB"
    )
    port map (
      I0 => z(29),
      I1 => z(30),
      I2 => z(31),
      I3 => z(32),
      I4 => z(33),
      I5 => z(34),
      O => \n_0_g4_b7__0\
    );
g4_b8: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F71AE3E98A7F25A"
    )
    port map (
      I0 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][0]\,
      I1 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][1]\,
      I2 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][2]\,
      I3 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][3]\,
      I4 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][4]\,
      I5 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][5]\,
      O => n_0_g4_b8
    );
\g4_b8__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D46C283993D7D66C"
    )
    port map (
      I0 => z(29),
      I1 => z(30),
      I2 => z(31),
      I3 => z(32),
      I4 => z(33),
      I5 => z(34),
      O => \n_0_g4_b8__0\
    );
g4_b9: unisim.vcomponents.LUT6
    generic map(
      INIT => X"36BFFD582B5E685F"
    )
    port map (
      I0 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][0]\,
      I1 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][1]\,
      I2 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][2]\,
      I3 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][3]\,
      I4 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][4]\,
      I5 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][5]\,
      O => n_0_g4_b9
    );
\g4_b9__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"32B01AA18967CD4F"
    )
    port map (
      I0 => z(29),
      I1 => z(30),
      I2 => z(31),
      I3 => z(32),
      I4 => z(33),
      I5 => z(34),
      O => \n_0_g4_b9__0\
    );
g5_b0: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3BB83487BBA23F26"
    )
    port map (
      I0 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][0]\,
      I1 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][1]\,
      I2 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][2]\,
      I3 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][3]\,
      I4 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][4]\,
      I5 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][5]\,
      O => n_0_g5_b0
    );
\g5_b0__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C0530AD03E9A2802"
    )
    port map (
      I0 => z(29),
      I1 => z(30),
      I2 => z(31),
      I3 => z(32),
      I4 => z(33),
      I5 => z(34),
      O => \n_0_g5_b0__0\
    );
\g5_b0__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0A8F87006A0599AD"
    )
    port map (
      I0 => z(29),
      I1 => z(30),
      I2 => z(31),
      I3 => z(32),
      I4 => z(33),
      I5 => z(34),
      O => \n_0_g5_b0__1\
    );
g5_b1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A82BDC13D7D04E66"
    )
    port map (
      I0 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][0]\,
      I1 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][1]\,
      I2 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][2]\,
      I3 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][3]\,
      I4 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][4]\,
      I5 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][5]\,
      O => n_0_g5_b1
    );
g5_b10: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AC524E16DB6D86F5"
    )
    port map (
      I0 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][0]\,
      I1 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][1]\,
      I2 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][2]\,
      I3 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][3]\,
      I4 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][4]\,
      I5 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][5]\,
      O => n_0_g5_b10
    );
\g5_b10__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"066BA987E3255B1F"
    )
    port map (
      I0 => z(29),
      I1 => z(30),
      I2 => z(31),
      I3 => z(32),
      I4 => z(33),
      I5 => z(34),
      O => \n_0_g5_b10__0\
    );
g5_b11: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8D742E9333330316"
    )
    port map (
      I0 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][0]\,
      I1 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][1]\,
      I2 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][2]\,
      I3 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][3]\,
      I4 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][4]\,
      I5 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][5]\,
      O => n_0_g5_b11
    );
\g5_b11__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FE189B52B5B663E0"
    )
    port map (
      I0 => z(29),
      I1 => z(30),
      I2 => z(31),
      I3 => z(32),
      I4 => z(33),
      I5 => z(34),
      O => \n_0_g5_b11__0\
    );
g5_b12: unisim.vcomponents.LUT6
    generic map(
      INIT => X"998D4E4409BF540D"
    )
    port map (
      I0 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][0]\,
      I1 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][1]\,
      I2 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][2]\,
      I3 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][3]\,
      I4 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][4]\,
      I5 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][5]\,
      O => n_0_g5_b12
    );
\g5_b12__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"01F878CE6C92D6AA"
    )
    port map (
      I0 => z(29),
      I1 => z(30),
      I2 => z(31),
      I3 => z(32),
      I4 => z(33),
      I5 => z(34),
      O => \n_0_g5_b12__0\
    );
g5_b13: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7B5671CD523F32A9"
    )
    port map (
      I0 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][0]\,
      I1 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][1]\,
      I2 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][2]\,
      I3 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][3]\,
      I4 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][4]\,
      I5 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][5]\,
      O => n_0_g5_b13
    );
\g5_b13__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAD5294B6DB64CC"
    )
    port map (
      I0 => z(29),
      I1 => z(30),
      I2 => z(31),
      I3 => z(32),
      I4 => z(33),
      I5 => z(34),
      O => \n_0_g5_b13__0\
    );
g5_b14: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AD987FC33695A4CE"
    )
    port map (
      I0 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][0]\,
      I1 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][1]\,
      I2 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][2]\,
      I3 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][3]\,
      I4 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][4]\,
      I5 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][5]\,
      O => n_0_g5_b14
    );
\g5_b14__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6664C9B26DB6D25A"
    )
    port map (
      I0 => z(29),
      I1 => z(30),
      I2 => z(31),
      I3 => z(32),
      I4 => z(33),
      I5 => z(34),
      O => \n_0_g5_b14__0\
    );
g5_b15: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CE1F803F0E736DA5"
    )
    port map (
      I0 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][0]\,
      I1 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][1]\,
      I2 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][2]\,
      I3 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][3]\,
      I4 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][4]\,
      I5 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][5]\,
      O => n_0_g5_b15
    );
\g5_b15__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B4B692DB49249B6C"
    )
    port map (
      I0 => z(29),
      I1 => z(30),
      I2 => z(31),
      I3 => z(32),
      I4 => z(33),
      I5 => z(34),
      O => \n_0_g5_b15__0\
    );
g5_b16: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F01FFFFF01F0E39C"
    )
    port map (
      I0 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][0]\,
      I1 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][1]\,
      I2 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][2]\,
      I3 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][3]\,
      I4 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][4]\,
      I5 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][5]\,
      O => n_0_g5_b16
    );
\g5_b16__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C738E31C71C71C70"
    )
    port map (
      I0 => z(29),
      I1 => z(30),
      I2 => z(31),
      I3 => z(32),
      I4 => z(33),
      I5 => z(34),
      O => \n_0_g5_b16__0\
    );
g5_b17: unisim.vcomponents.LUT6
    generic map(
      INIT => X"554AAAAA555AB529"
    )
    port map (
      I0 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][0]\,
      I1 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][1]\,
      I2 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][2]\,
      I3 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][3]\,
      I4 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][4]\,
      I5 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][5]\,
      O => n_0_g5_b17
    );
\g5_b17__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F83F03E07E07E07F"
    )
    port map (
      I0 => z(29),
      I1 => z(30),
      I2 => z(31),
      I3 => z(32),
      I4 => z(33),
      I5 => z(34),
      O => \n_0_g5_b17__0\
    );
g5_b18: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3339999933366C9B"
    )
    port map (
      I0 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][0]\,
      I1 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][1]\,
      I2 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][2]\,
      I3 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][3]\,
      I4 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][4]\,
      I5 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][5]\,
      O => n_0_g5_b18
    );
\g5_b18__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFC003FF8007FF80"
    )
    port map (
      I0 => z(29),
      I1 => z(30),
      I2 => z(31),
      I3 => z(32),
      I4 => z(33),
      I5 => z(34),
      O => \n_0_g5_b18__0\
    );
g5_b19: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6961E1E169687A1E"
    )
    port map (
      I0 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][0]\,
      I1 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][1]\,
      I2 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][2]\,
      I3 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][3]\,
      I4 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][4]\,
      I5 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][5]\,
      O => n_0_g5_b19
    );
\g5_b19__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000003FFFFF80000"
    )
    port map (
      I0 => z(29),
      I1 => z(30),
      I2 => z(31),
      I3 => z(32),
      I4 => z(33),
      I5 => z(34),
      O => \n_0_g5_b19__0\
    );
\g5_b1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BC87B84120392140"
    )
    port map (
      I0 => z(29),
      I1 => z(30),
      I2 => z(31),
      I3 => z(32),
      I4 => z(33),
      I5 => z(34),
      O => \n_0_g5_b1__0\
    );
\g5_b1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"603CB3CCBF9F51AD"
    )
    port map (
      I0 => z(29),
      I1 => z(30),
      I2 => z(31),
      I3 => z(32),
      I4 => z(33),
      I5 => z(34),
      O => \n_0_g5_b1__1\
    );
g5_b2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0EA42573D973A924"
    )
    port map (
      I0 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][0]\,
      I1 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][1]\,
      I2 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][2]\,
      I3 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][3]\,
      I4 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][4]\,
      I5 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][5]\,
      O => n_0_g5_b2
    );
g5_b20: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3AC5BA453AC43BA4"
    )
    port map (
      I0 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][0]\,
      I1 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][1]\,
      I2 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][2]\,
      I3 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][3]\,
      I4 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][4]\,
      I5 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][5]\,
      O => n_0_g5_b20
    );
\g5_b20__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"001FFFFF"
    )
    port map (
      I0 => z(30),
      I1 => z(31),
      I2 => z(32),
      I3 => z(33),
      I4 => z(34),
      O => \n_0_g5_b20__0\
    );
g5_b21: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EC2993D6EC281397"
    )
    port map (
      I0 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][0]\,
      I1 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][1]\,
      I2 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][2]\,
      I3 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][3]\,
      I4 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][4]\,
      I5 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][5]\,
      O => n_0_g5_b21
    );
\g5_b21__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"001FFFFF"
    )
    port map (
      I0 => z(30),
      I1 => z(31),
      I2 => z(32),
      I3 => z(33),
      I4 => z(34),
      O => \n_0_g5_b21__0\
    );
g5_b22: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1AB18967E54FF6D8"
    )
    port map (
      I0 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][0]\,
      I1 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][1]\,
      I2 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][2]\,
      I3 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][3]\,
      I4 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][4]\,
      I5 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][5]\,
      O => n_0_g5_b22
    );
\g5_b22__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE00000"
    )
    port map (
      I0 => z(30),
      I1 => z(31),
      I2 => z(32),
      I3 => z(33),
      I4 => z(34),
      O => \n_0_g5_b22__0\
    );
g5_b23: unisim.vcomponents.LUT6
    generic map(
      INIT => X"066B2D87E3255B1F"
    )
    port map (
      I0 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][0]\,
      I1 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][1]\,
      I2 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][2]\,
      I3 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][3]\,
      I4 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][4]\,
      I5 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][5]\,
      O => n_0_g5_b23
    );
g5_b24: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FE189B52B5B663E0"
    )
    port map (
      I0 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][0]\,
      I1 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][1]\,
      I2 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][2]\,
      I3 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][3]\,
      I4 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][4]\,
      I5 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][5]\,
      O => n_0_g5_b24
    );
g5_b25: unisim.vcomponents.LUT6
    generic map(
      INIT => X"01F878CE6C92D6AA"
    )
    port map (
      I0 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][0]\,
      I1 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][1]\,
      I2 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][2]\,
      I3 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][3]\,
      I4 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][4]\,
      I5 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][5]\,
      O => n_0_g5_b25
    );
g5_b26: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAD5294B6DB64CC"
    )
    port map (
      I0 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][0]\,
      I1 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][1]\,
      I2 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][2]\,
      I3 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][3]\,
      I4 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][4]\,
      I5 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][5]\,
      O => n_0_g5_b26
    );
g5_b27: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6664C9B26DB6D25A"
    )
    port map (
      I0 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][0]\,
      I1 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][1]\,
      I2 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][2]\,
      I3 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][3]\,
      I4 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][4]\,
      I5 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][5]\,
      O => n_0_g5_b27
    );
g5_b28: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B4B692DB49249B6C"
    )
    port map (
      I0 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][0]\,
      I1 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][1]\,
      I2 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][2]\,
      I3 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][3]\,
      I4 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][4]\,
      I5 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][5]\,
      O => n_0_g5_b28
    );
g5_b29: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C738E31C71C71C70"
    )
    port map (
      I0 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][0]\,
      I1 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][1]\,
      I2 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][2]\,
      I3 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][3]\,
      I4 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][4]\,
      I5 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][5]\,
      O => n_0_g5_b29
    );
\g5_b2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8CC337F7ECFB273"
    )
    port map (
      I0 => z(29),
      I1 => z(30),
      I2 => z(31),
      I3 => z(32),
      I4 => z(33),
      I5 => z(34),
      O => \n_0_g5_b2__0\
    );
\g5_b2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E3FF6C306E1E57C4"
    )
    port map (
      I0 => z(29),
      I1 => z(30),
      I2 => z(31),
      I3 => z(32),
      I4 => z(33),
      I5 => z(34),
      O => \n_0_g5_b2__1\
    );
g5_b3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"81B821BEAF142A6A"
    )
    port map (
      I0 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][0]\,
      I1 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][1]\,
      I2 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][2]\,
      I3 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][3]\,
      I4 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][4]\,
      I5 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][5]\,
      O => n_0_g5_b3
    );
g5_b30: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F83F03E07E07E07F"
    )
    port map (
      I0 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][0]\,
      I1 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][1]\,
      I2 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][2]\,
      I3 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][3]\,
      I4 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][4]\,
      I5 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][5]\,
      O => n_0_g5_b30
    );
g5_b31: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFC003FF8007FF80"
    )
    port map (
      I0 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][0]\,
      I1 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][1]\,
      I2 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][2]\,
      I3 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][3]\,
      I4 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][4]\,
      I5 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][5]\,
      O => n_0_g5_b31
    );
g5_b32: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000003FFFFF80000"
    )
    port map (
      I0 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][0]\,
      I1 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][1]\,
      I2 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][2]\,
      I3 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][3]\,
      I4 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][4]\,
      I5 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][5]\,
      O => n_0_g5_b32
    );
g5_b33: unisim.vcomponents.LUT5
    generic map(
      INIT => X"001FFFFF"
    )
    port map (
      I0 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][1]\,
      I1 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][2]\,
      I2 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][3]\,
      I3 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][4]\,
      I4 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][5]\,
      O => n_0_g5_b33
    );
g5_b34: unisim.vcomponents.LUT5
    generic map(
      INIT => X"001FFFFF"
    )
    port map (
      I0 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][1]\,
      I1 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][2]\,
      I2 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][3]\,
      I3 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][4]\,
      I4 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][5]\,
      O => n_0_g5_b34
    );
g5_b35: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE00000"
    )
    port map (
      I0 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][1]\,
      I1 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][2]\,
      I2 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][3]\,
      I3 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][4]\,
      I4 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][5]\,
      O => n_0_g5_b35
    );
\g5_b3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ED9AEE2A2BAAE726"
    )
    port map (
      I0 => z(29),
      I1 => z(30),
      I2 => z(31),
      I3 => z(32),
      I4 => z(33),
      I5 => z(34),
      O => \n_0_g5_b3__0\
    );
\g5_b3__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5094D6B101A042FD"
    )
    port map (
      I0 => z(29),
      I1 => z(30),
      I2 => z(31),
      I3 => z(32),
      I4 => z(33),
      I5 => z(34),
      O => \n_0_g5_b3__1\
    );
g5_b4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DC85651E7687C5DB"
    )
    port map (
      I0 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][0]\,
      I1 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][1]\,
      I2 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][2]\,
      I3 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][3]\,
      I4 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][4]\,
      I5 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][5]\,
      O => n_0_g5_b4
    );
\g5_b4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CEECCC4C4CCCC444"
    )
    port map (
      I0 => z(29),
      I1 => z(30),
      I2 => z(31),
      I3 => z(32),
      I4 => z(33),
      I5 => z(34),
      O => \n_0_g5_b4__0\
    );
\g5_b4__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"12F16724F42278E5"
    )
    port map (
      I0 => z(29),
      I1 => z(30),
      I2 => z(31),
      I3 => z(32),
      I4 => z(33),
      I5 => z(34),
      O => \n_0_g5_b4__1\
    );
g5_b5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EB0FD40B5094C779"
    )
    port map (
      I0 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][0]\,
      I1 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][1]\,
      I2 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][2]\,
      I3 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][3]\,
      I4 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][4]\,
      I5 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][5]\,
      O => n_0_g5_b5
    );
\g5_b5__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0F0F07070F0F878"
    )
    port map (
      I0 => z(29),
      I1 => z(30),
      I2 => z(31),
      I3 => z(32),
      I4 => z(33),
      I5 => z(34),
      O => \n_0_g5_b5__0\
    );
\g5_b5__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"318355939366A45F"
    )
    port map (
      I0 => z(29),
      I1 => z(30),
      I2 => z(31),
      I3 => z(32),
      I4 => z(33),
      I5 => z(34),
      O => \n_0_g5_b5__1\
    );
g5_b6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5821179F56AF8278"
    )
    port map (
      I0 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][0]\,
      I1 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][1]\,
      I2 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][2]\,
      I3 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][3]\,
      I4 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][4]\,
      I5 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][5]\,
      O => n_0_g5_b6
    );
\g5_b6__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00FF807F00FF80"
    )
    port map (
      I0 => z(29),
      I1 => z(30),
      I2 => z(31),
      I3 => z(32),
      I4 => z(33),
      I5 => z(34),
      O => \n_0_g5_b6__0\
    );
\g5_b6__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"69E92DE9E9787A5A"
    )
    port map (
      I0 => z(29),
      I1 => z(30),
      I2 => z(31),
      I3 => z(32),
      I4 => z(33),
      I5 => z(34),
      O => \n_0_g5_b6__1\
    );
g5_b7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3834E3C28AF1CDE1"
    )
    port map (
      I0 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][0]\,
      I1 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][1]\,
      I2 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][2]\,
      I3 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][3]\,
      I4 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][4]\,
      I5 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][5]\,
      O => n_0_g5_b7
    );
\g5_b7__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF00007FFF0000"
    )
    port map (
      I0 => z(29),
      I1 => z(30),
      I2 => z(31),
      I3 => z(32),
      I4 => z(33),
      I5 => z(34),
      O => \n_0_g5_b7__0\
    );
\g5_b7__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3A453E45BAC43BE4"
    )
    port map (
      I0 => z(29),
      I1 => z(30),
      I2 => z(31),
      I3 => z(32),
      I4 => z(33),
      I5 => z(34),
      O => \n_0_g5_b7__1\
    );
g5_b8: unisim.vcomponents.LUT6
    generic map(
      INIT => X"34F59CDADA1D876F"
    )
    port map (
      I0 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][0]\,
      I1 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][1]\,
      I2 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][2]\,
      I3 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][3]\,
      I4 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][4]\,
      I5 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][5]\,
      O => n_0_g5_b8
    );
\g5_b8__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF80000000"
    )
    port map (
      I0 => z(29),
      I1 => z(30),
      I2 => z(31),
      I3 => z(32),
      I4 => z(33),
      I5 => z(34),
      O => \n_0_g5_b8__0\
    );
\g5_b8__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EC2917D66C2813D7"
    )
    port map (
      I0 => z(29),
      I1 => z(30),
      I2 => z(31),
      I3 => z(32),
      I4 => z(33),
      I5 => z(34),
      O => \n_0_g5_b8__1\
    );
g5_b9: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2E283B54016FCEA9"
    )
    port map (
      I0 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][0]\,
      I1 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][1]\,
      I2 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][2]\,
      I3 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][3]\,
      I4 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][4]\,
      I5 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][5]\,
      O => n_0_g5_b9
    );
\g5_b9__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1AB10D67E54FF698"
    )
    port map (
      I0 => z(29),
      I1 => z(30),
      I2 => z(31),
      I3 => z(32),
      I4 => z(33),
      I5 => z(34),
      O => \n_0_g5_b9__0\
    );
g6_b0: unisim.vcomponents.LUT6
    generic map(
      INIT => X"49C978D471D97128"
    )
    port map (
      I0 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][0]\,
      I1 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][1]\,
      I2 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][2]\,
      I3 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][3]\,
      I4 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][4]\,
      I5 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][5]\,
      O => n_0_g6_b0
    );
\g6_b0__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BCB9B6AED818ED31"
    )
    port map (
      I0 => z(29),
      I1 => z(30),
      I2 => z(31),
      I3 => z(32),
      I4 => z(33),
      I5 => z(34),
      O => \n_0_g6_b0__0\
    );
\g6_b0__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0F9AF8E3EB93D0A"
    )
    port map (
      I0 => z(29),
      I1 => z(30),
      I2 => z(31),
      I3 => z(32),
      I4 => z(33),
      I5 => z(34),
      O => \n_0_g6_b0__1\
    );
g6_b1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3E6B01739B2031A7"
    )
    port map (
      I0 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][0]\,
      I1 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][1]\,
      I2 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][2]\,
      I3 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][3]\,
      I4 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][4]\,
      I5 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][5]\,
      O => n_0_g6_b1
    );
g6_b10: unisim.vcomponents.LUT6
    generic map(
      INIT => X"602E6CE7C54DAD92"
    )
    port map (
      I0 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][0]\,
      I1 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][1]\,
      I2 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][2]\,
      I3 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][3]\,
      I4 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][4]\,
      I5 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][5]\,
      O => n_0_g6_b10
    );
\g6_b10__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F1B5533C3CDAA4E0"
    )
    port map (
      I0 => z(29),
      I1 => z(30),
      I2 => z(31),
      I3 => z(32),
      I4 => z(33),
      I5 => z(34),
      O => \n_0_g6_b10__0\
    );
g6_b11: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C21167BDD486730B"
    )
    port map (
      I0 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][0]\,
      I1 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][1]\,
      I2 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][2]\,
      I3 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][3]\,
      I4 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][4]\,
      I5 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][5]\,
      O => n_0_g6_b11
    );
\g6_b11__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0733695569338FF"
    )
    port map (
      I0 => z(29),
      I1 => z(30),
      I2 => z(31),
      I3 => z(32),
      I4 => z(33),
      I5 => z(34),
      O => \n_0_g6_b11__0\
    );
g6_b12: unisim.vcomponents.LUT6
    generic map(
      INIT => X"815F37963102BF53"
    )
    port map (
      I0 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][0]\,
      I1 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][1]\,
      I2 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][2]\,
      I3 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][3]\,
      I4 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][4]\,
      I5 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][5]\,
      O => n_0_g6_b12
    );
\g6_b12__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A55A5B26671C3F00"
    )
    port map (
      I0 => z(29),
      I1 => z(30),
      I2 => z(31),
      I3 => z(32),
      I4 => z(33),
      I5 => z(34),
      O => \n_0_g6_b12__0\
    );
g6_b13: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF35B872A601959C"
    )
    port map (
      I0 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][0]\,
      I1 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][1]\,
      I2 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][2]\,
      I3 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][3]\,
      I4 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][4]\,
      I5 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][5]\,
      O => n_0_g6_b13
    );
\g6_b13__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6CC93692D2B56AAA"
    )
    port map (
      I0 => z(29),
      I1 => z(30),
      I2 => z(31),
      I3 => z(32),
      I4 => z(33),
      I5 => z(34),
      O => \n_0_g6_b13__0\
    );
g6_b14: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF0C955B3800734A"
    )
    port map (
      I0 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][0]\,
      I1 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][1]\,
      I2 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][2]\,
      I3 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][3]\,
      I4 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][4]\,
      I5 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][5]\,
      O => n_0_g6_b14
    );
\g6_b14__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1C38F18E318CE666"
    )
    port map (
      I0 => z(29),
      I1 => z(30),
      I2 => z(31),
      I3 => z(32),
      I4 => z(33),
      I5 => z(34),
      O => \n_0_g6_b14__0\
    );
g6_b15: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00FC733695555A6C"
    )
    port map (
      I0 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][0]\,
      I1 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][1]\,
      I2 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][2]\,
      I3 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][3]\,
      I4 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][4]\,
      I5 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][5]\,
      O => n_0_g6_b15
    );
\g6_b15__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A952A52B5AD6B4B4"
    )
    port map (
      I0 => z(29),
      I1 => z(30),
      I2 => z(31),
      I3 => z(32),
      I4 => z(33),
      I5 => z(34),
      O => \n_0_g6_b15__0\
    );
g6_b16: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5556A5A4D9999C70"
    )
    port map (
      I0 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][0]\,
      I1 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][1]\,
      I2 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][2]\,
      I3 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][3]\,
      I4 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][4]\,
      I5 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][5]\,
      O => n_0_g6_b16
    );
\g6_b16__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CE6339CC6318C738"
    )
    port map (
      I0 => z(29),
      I1 => z(30),
      I2 => z(31),
      I3 => z(32),
      I4 => z(33),
      I5 => z(34),
      O => \n_0_g6_b16__0\
    );
g6_b17: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCCD936DB4B4B52A"
    )
    port map (
      I0 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][0]\,
      I1 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][1]\,
      I2 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][2]\,
      I3 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][3]\,
      I4 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][4]\,
      I5 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][5]\,
      O => n_0_g6_b17
    );
\g6_b17__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F83C1F07C1F07C0"
    )
    port map (
      I0 => z(29),
      I1 => z(30),
      I2 => z(31),
      I3 => z(32),
      I4 => z(33),
      I5 => z(34),
      O => \n_0_g6_b17__0\
    );
g6_b18: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3C3C70E38C738CE6"
    )
    port map (
      I0 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][0]\,
      I1 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][1]\,
      I2 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][2]\,
      I3 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][3]\,
      I4 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][4]\,
      I5 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][5]\,
      O => n_0_g6_b18
    );
\g6_b18__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FFC01FF801FF800"
    )
    port map (
      I0 => z(29),
      I1 => z(30),
      I2 => z(31),
      I3 => z(32),
      I4 => z(33),
      I5 => z(34),
      O => \n_0_g6_b18__0\
    );
g6_b19: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9A659679E5961A78"
    )
    port map (
      I0 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][0]\,
      I1 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][1]\,
      I2 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][2]\,
      I3 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][3]\,
      I4 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][4]\,
      I5 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][5]\,
      O => n_0_g6_b19
    );
\g6_b19__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FFFFE00001FFFFF"
    )
    port map (
      I0 => z(29),
      I1 => z(30),
      I2 => z(31),
      I3 => z(32),
      I4 => z(33),
      I5 => z(34),
      O => \n_0_g6_b19__0\
    );
\g6_b1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D9EDCAD9A27221A0"
    )
    port map (
      I0 => z(29),
      I1 => z(30),
      I2 => z(31),
      I3 => z(32),
      I4 => z(33),
      I5 => z(34),
      O => \n_0_g6_b1__0\
    );
\g6_b1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8776BDC8DB5DDACA"
    )
    port map (
      I0 => z(29),
      I1 => z(30),
      I2 => z(31),
      I3 => z(32),
      I4 => z(33),
      I5 => z(34),
      O => \n_0_g6_b1__1\
    );
g6_b2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"96E4C25974C2675C"
    )
    port map (
      I0 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][0]\,
      I1 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][1]\,
      I2 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][2]\,
      I3 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][3]\,
      I4 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][4]\,
      I5 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][5]\,
      O => n_0_g6_b2
    );
g6_b20: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5BC1AC3A41AC5BC4"
    )
    port map (
      I0 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][0]\,
      I1 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][1]\,
      I2 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][2]\,
      I3 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][3]\,
      I4 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][4]\,
      I5 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][5]\,
      O => n_0_g6_b20
    );
\g6_b20__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FFFFFFFFFE00000"
    )
    port map (
      I0 => z(29),
      I1 => z(30),
      I2 => z(31),
      I3 => z(32),
      I4 => z(33),
      I5 => z(34),
      O => \n_0_g6_b20__0\
    );
g6_b21: unisim.vcomponents.LUT6
    generic map(
      INIT => X"33D66813D66833D7"
    )
    port map (
      I0 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][0]\,
      I1 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][1]\,
      I2 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][2]\,
      I3 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][3]\,
      I4 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][4]\,
      I5 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][5]\,
      O => n_0_g6_b21
    );
\g6_b21__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
    port map (
      I0 => z(31),
      I1 => z(32),
      I2 => z(33),
      I3 => z(34),
      O => \n_0_g6_b21__0\
    );
g6_b22: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F6981AA3CD4FF698"
    )
    port map (
      I0 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][0]\,
      I1 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][1]\,
      I2 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][2]\,
      I3 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][3]\,
      I4 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][4]\,
      I5 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][5]\,
      O => n_0_g6_b22
    );
g6_b23: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F1B5533C3CDAA4E0"
    )
    port map (
      I0 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][0]\,
      I1 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][1]\,
      I2 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][2]\,
      I3 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][3]\,
      I4 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][4]\,
      I5 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][5]\,
      O => n_0_g6_b23
    );
g6_b24: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0733695569338FF"
    )
    port map (
      I0 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][0]\,
      I1 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][1]\,
      I2 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][2]\,
      I3 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][3]\,
      I4 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][4]\,
      I5 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][5]\,
      O => n_0_g6_b24
    );
g6_b25: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A55A5B26671C3F00"
    )
    port map (
      I0 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][0]\,
      I1 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][1]\,
      I2 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][2]\,
      I3 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][3]\,
      I4 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][4]\,
      I5 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][5]\,
      O => n_0_g6_b25
    );
g6_b26: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6CC93692D2B56AAA"
    )
    port map (
      I0 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][0]\,
      I1 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][1]\,
      I2 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][2]\,
      I3 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][3]\,
      I4 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][4]\,
      I5 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][5]\,
      O => n_0_g6_b26
    );
g6_b27: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1C38F18E318CE666"
    )
    port map (
      I0 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][0]\,
      I1 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][1]\,
      I2 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][2]\,
      I3 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][3]\,
      I4 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][4]\,
      I5 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][5]\,
      O => n_0_g6_b27
    );
g6_b28: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A952A52B5AD6B4B4"
    )
    port map (
      I0 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][0]\,
      I1 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][1]\,
      I2 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][2]\,
      I3 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][3]\,
      I4 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][4]\,
      I5 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][5]\,
      O => n_0_g6_b28
    );
g6_b29: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CE6339CC6318C738"
    )
    port map (
      I0 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][0]\,
      I1 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][1]\,
      I2 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][2]\,
      I3 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][3]\,
      I4 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][4]\,
      I5 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][5]\,
      O => n_0_g6_b29
    );
\g6_b2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBAEE8DBE53D45B1"
    )
    port map (
      I0 => z(29),
      I1 => z(30),
      I2 => z(31),
      I3 => z(32),
      I4 => z(33),
      I5 => z(34),
      O => \n_0_g6_b2__0\
    );
\g6_b2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8F912DBC97BB3886"
    )
    port map (
      I0 => z(29),
      I1 => z(30),
      I2 => z(31),
      I3 => z(32),
      I4 => z(33),
      I5 => z(34),
      O => \n_0_g6_b2__1\
    );
g6_b3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C352B12F17E45DB2"
    )
    port map (
      I0 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][0]\,
      I1 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][1]\,
      I2 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][2]\,
      I3 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][3]\,
      I4 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][4]\,
      I5 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][5]\,
      O => n_0_g6_b3
    );
g6_b30: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F83C1F07C1F07C0"
    )
    port map (
      I0 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][0]\,
      I1 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][1]\,
      I2 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][2]\,
      I3 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][3]\,
      I4 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][4]\,
      I5 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][5]\,
      O => n_0_g6_b30
    );
g6_b31: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FFC01FF801FF800"
    )
    port map (
      I0 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][0]\,
      I1 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][1]\,
      I2 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][2]\,
      I3 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][3]\,
      I4 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][4]\,
      I5 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][5]\,
      O => n_0_g6_b31
    );
g6_b32: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FFFFE00001FFFFF"
    )
    port map (
      I0 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][0]\,
      I1 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][1]\,
      I2 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][2]\,
      I3 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][3]\,
      I4 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][4]\,
      I5 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][5]\,
      O => n_0_g6_b32
    );
g6_b33: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FFFFFFFFFE00000"
    )
    port map (
      I0 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][0]\,
      I1 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][1]\,
      I2 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][2]\,
      I3 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][3]\,
      I4 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][4]\,
      I5 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][5]\,
      O => n_0_g6_b33
    );
g6_b34: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
    port map (
      I0 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][2]\,
      I1 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][3]\,
      I2 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][4]\,
      I3 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][5]\,
      O => n_0_g6_b34
    );
\g6_b3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEFABF8EB06830E4"
    )
    port map (
      I0 => z(29),
      I1 => z(30),
      I2 => z(31),
      I3 => z(32),
      I4 => z(33),
      I5 => z(34),
      O => \n_0_g6_b3__0\
    );
\g6_b3__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFD19C2E5EAEEF98"
    )
    port map (
      I0 => z(29),
      I1 => z(30),
      I2 => z(31),
      I3 => z(32),
      I4 => z(33),
      I5 => z(34),
      O => \n_0_g6_b3__1\
    );
g6_b4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"475E796F1E686FB4"
    )
    port map (
      I0 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][0]\,
      I1 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][1]\,
      I2 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][2]\,
      I3 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][3]\,
      I4 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][4]\,
      I5 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][5]\,
      O => n_0_g6_b4
    );
\g6_b4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCCCCCECC64E46C6"
    )
    port map (
      I0 => z(29),
      I1 => z(30),
      I2 => z(31),
      I3 => z(32),
      I4 => z(33),
      I5 => z(34),
      O => \n_0_g6_b4__0\
    );
\g6_b4__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"001BAD41AD553EA4"
    )
    port map (
      I0 => z(29),
      I1 => z(30),
      I2 => z(31),
      I3 => z(32),
      I4 => z(33),
      I5 => z(34),
      O => \n_0_g6_b4__1\
    );
g6_b5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C5786530E5A9ED98"
    )
    port map (
      I0 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][0]\,
      I1 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][1]\,
      I2 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][2]\,
      I3 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][3]\,
      I4 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][4]\,
      I5 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][5]\,
      O => n_0_g6_b5
    );
\g6_b5__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0F0F0F0F87078F8"
    )
    port map (
      I0 => z(29),
      I1 => z(30),
      I2 => z(31),
      I3 => z(32),
      I4 => z(33),
      I5 => z(34),
      O => \n_0_g6_b5__0\
    );
\g6_b5__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3C287EE386318662"
    )
    port map (
      I0 => z(29),
      I1 => z(30),
      I2 => z(31),
      I3 => z(32),
      I4 => z(33),
      I5 => z(34),
      O => \n_0_g6_b5__1\
    );
g6_b6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6C970F7335A0998A"
    )
    port map (
      I0 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][0]\,
      I1 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][1]\,
      I2 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][2]\,
      I3 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][3]\,
      I4 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][4]\,
      I5 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][5]\,
      O => n_0_g6_b6
    );
\g6_b6__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00FF00FF807F00"
    )
    port map (
      I0 => z(29),
      I1 => z(30),
      I2 => z(31),
      I3 => z(32),
      I4 => z(33),
      I5 => z(34),
      O => \n_0_g6_b6__0\
    );
\g6_b6__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9A619A79E7961878"
    )
    port map (
      I0 => z(29),
      I1 => z(30),
      I2 => z(31),
      I3 => z(32),
      I4 => z(33),
      I5 => z(34),
      O => \n_0_g6_b6__1\
    );
g6_b7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BA7C92CB4E705186"
    )
    port map (
      I0 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][0]\,
      I1 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][1]\,
      I2 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][2]\,
      I3 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][3]\,
      I4 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][4]\,
      I5 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][5]\,
      O => n_0_g6_b7
    );
\g6_b7__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF0000FFFF8000"
    )
    port map (
      I0 => z(29),
      I1 => z(30),
      I2 => z(31),
      I3 => z(32),
      I4 => z(33),
      I5 => z(34),
      O => \n_0_g6_b7__0\
    );
\g6_b7__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5BC5A43A43AC5BC4"
    )
    port map (
      I0 => z(29),
      I1 => z(30),
      I2 => z(31),
      I3 => z(32),
      I4 => z(33),
      I5 => z(34),
      O => \n_0_g6_b7__1\
    );
g6_b8: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7711C71FE4D9AD4D"
    )
    port map (
      I0 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][0]\,
      I1 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][1]\,
      I2 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][2]\,
      I3 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][3]\,
      I4 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][4]\,
      I5 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][5]\,
      O => n_0_g6_b8
    );
\g6_b8__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"33D66813D46833D7"
    )
    port map (
      I0 => z(29),
      I1 => z(30),
      I2 => z(31),
      I3 => z(32),
      I4 => z(33),
      I5 => z(34),
      O => \n_0_g6_b8__0\
    );
g6_b9: unisim.vcomponents.LUT6
    generic map(
      INIT => X"051BEFBD0CBC20E1"
    )
    port map (
      I0 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][0]\,
      I1 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][1]\,
      I2 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][2]\,
      I3 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][3]\,
      I4 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][4]\,
      I5 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][5]\,
      O => n_0_g6_b9
    );
\g6_b9__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F6981AA3CD4FF698"
    )
    port map (
      I0 => z(29),
      I1 => z(30),
      I2 => z(31),
      I3 => z(32),
      I4 => z(33),
      I5 => z(34),
      O => \n_0_g6_b9__0\
    );
g7_b0: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2B4CD1654A9D57C1"
    )
    port map (
      I0 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][0]\,
      I1 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][1]\,
      I2 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][2]\,
      I3 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][3]\,
      I4 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][4]\,
      I5 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][5]\,
      O => n_0_g7_b0
    );
\g7_b0__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"17878F090A42B4F2"
    )
    port map (
      I0 => z(29),
      I1 => z(30),
      I2 => z(31),
      I3 => z(32),
      I4 => z(33),
      I5 => z(34),
      O => \n_0_g7_b0__0\
    );
\g7_b0__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"32A7315B07F2706A"
    )
    port map (
      I0 => z(29),
      I1 => z(30),
      I2 => z(31),
      I3 => z(32),
      I4 => z(33),
      I5 => z(34),
      O => \n_0_g7_b0__1\
    );
g7_b1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E73C2E866AB3566B"
    )
    port map (
      I0 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][0]\,
      I1 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][1]\,
      I2 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][2]\,
      I3 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][3]\,
      I4 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][4]\,
      I5 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][5]\,
      O => n_0_g7_b1
    );
g7_b10: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5A1A65A0B3578435"
    )
    port map (
      I0 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][0]\,
      I1 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][1]\,
      I2 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][2]\,
      I3 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][3]\,
      I4 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][4]\,
      I5 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][5]\,
      O => n_0_g7_b10
    );
\g7_b10__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFFFFFFFFFF"
    )
    port map (
      I0 => z(29),
      I1 => z(30),
      I2 => z(31),
      I3 => z(32),
      I4 => z(33),
      I5 => z(34),
      O => \n_0_g7_b10__0\
    );
\g7_b10__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F99696700E6B298F"
    )
    port map (
      I0 => z(29),
      I1 => z(30),
      I2 => z(31),
      I3 => z(32),
      I4 => z(33),
      I5 => z(34),
      O => \n_0_g7_b10__1\
    );
g7_b11: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1BA43D829E46F74E"
    )
    port map (
      I0 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][0]\,
      I1 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][1]\,
      I2 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][2]\,
      I3 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][3]\,
      I4 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][4]\,
      I5 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][5]\,
      O => n_0_g7_b11
    );
\g7_b11__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFFFFFFFFFF"
    )
    port map (
      I0 => z(29),
      I1 => z(30),
      I2 => z(31),
      I3 => z(32),
      I4 => z(33),
      I5 => z(34),
      O => \n_0_g7_b11__0\
    );
\g7_b11__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"078E4D2AAB4DCE0F"
    )
    port map (
      I0 => z(29),
      I1 => z(30),
      I2 => z(31),
      I3 => z(32),
      I4 => z(33),
      I5 => z(34),
      O => \n_0_g7_b11__1\
    );
g7_b12: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3397E9948BB30D82"
    )
    port map (
      I0 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][0]\,
      I1 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][1]\,
      I2 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][2]\,
      I3 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][3]\,
      I4 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][4]\,
      I5 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][5]\,
      O => n_0_g7_b12
    );
\g7_b12__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
    port map (
      I0 => z(29),
      I1 => z(30),
      I2 => z(31),
      I3 => z(32),
      I4 => z(33),
      I5 => z(34),
      O => \n_0_g7_b12__0\
    );
\g7_b12__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF81C3199924A55A"
    )
    port map (
      I0 => z(29),
      I1 => z(30),
      I2 => z(31),
      I3 => z(32),
      I4 => z(33),
      I5 => z(34),
      O => \n_0_g7_b12__1\
    );
g7_b13: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0927E4D886A40354"
    )
    port map (
      I0 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][0]\,
      I1 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][1]\,
      I2 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][2]\,
      I3 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][3]\,
      I4 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][4]\,
      I5 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][5]\,
      O => n_0_g7_b13
    );
\g7_b13__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"007FC0F878E39CC6"
    )
    port map (
      I0 => z(29),
      I1 => z(30),
      I2 => z(31),
      I3 => z(32),
      I4 => z(33),
      I5 => z(34),
      O => \n_0_g7_b13__0\
    );
g7_b14: unisim.vcomponents.LUT6
    generic map(
      INIT => X"076D491F7E6D5598"
    )
    port map (
      I0 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][0]\,
      I1 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][1]\,
      I2 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][2]\,
      I3 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][3]\,
      I4 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][4]\,
      I5 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][5]\,
      O => n_0_g7_b14
    );
\g7_b14__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00003FF807E07C3E"
    )
    port map (
      I0 => z(29),
      I1 => z(30),
      I2 => z(31),
      I3 => z(32),
      I4 => z(33),
      I5 => z(34),
      O => \n_0_g7_b14__0\
    );
g7_b15: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E324B554B6661F"
    )
    port map (
      I0 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][0]\,
      I1 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][1]\,
      I2 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][2]\,
      I3 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][3]\,
      I4 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][4]\,
      I5 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][5]\,
      O => n_0_g7_b15
    );
\g7_b15__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAD554AA954"
    )
    port map (
      I0 => z(29),
      I1 => z(30),
      I2 => z(31),
      I3 => z(32),
      I4 => z(33),
      I5 => z(34),
      O => \n_0_g7_b15__0\
    );
g7_b16: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFE0E38CCD92D2B5"
    )
    port map (
      I0 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][0]\,
      I1 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][1]\,
      I2 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][2]\,
      I3 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][3]\,
      I4 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][4]\,
      I5 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][5]\,
      O => n_0_g7_b16
    );
\g7_b16__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCCCCCCE66733198"
    )
    port map (
      I0 => z(29),
      I1 => z(30),
      I2 => z(31),
      I3 => z(32),
      I4 => z(33),
      I5 => z(34),
      O => \n_0_g7_b16__0\
    );
g7_b17: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFE01F83C38E318C"
    )
    port map (
      I0 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][0]\,
      I1 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][1]\,
      I2 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][2]\,
      I3 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][3]\,
      I4 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][4]\,
      I5 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][5]\,
      O => n_0_g7_b17
    );
\g7_b17__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0F0F0F0787C3E1F"
    )
    port map (
      I0 => z(29),
      I1 => z(30),
      I2 => z(31),
      I3 => z(32),
      I4 => z(33),
      I5 => z(34),
      O => \n_0_g7_b17__0\
    );
g7_b18: unisim.vcomponents.LUT6
    generic map(
      INIT => X"001FFF803F81F07C"
    )
    port map (
      I0 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][0]\,
      I1 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][1]\,
      I2 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][2]\,
      I3 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][3]\,
      I4 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][4]\,
      I5 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][5]\,
      O => n_0_g7_b18
    );
\g7_b18__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00FF007F803FE0"
    )
    port map (
      I0 => z(29),
      I1 => z(30),
      I2 => z(31),
      I3 => z(32),
      I4 => z(33),
      I5 => z(34),
      O => \n_0_g7_b18__0\
    );
g7_b19: unisim.vcomponents.LUT6
    generic map(
      INIT => X"999999E666199665"
    )
    port map (
      I0 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][0]\,
      I1 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][1]\,
      I2 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][2]\,
      I3 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][3]\,
      I4 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][4]\,
      I5 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][5]\,
      O => n_0_g7_b19
    );
\g7_b19__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF00007FFFC000"
    )
    port map (
      I0 => z(29),
      I1 => z(30),
      I2 => z(31),
      I3 => z(32),
      I4 => z(33),
      I5 => z(34),
      O => \n_0_g7_b19__0\
    );
\g7_b1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0B04F03261973A6D"
    )
    port map (
      I0 => z(29),
      I1 => z(30),
      I2 => z(31),
      I3 => z(32),
      I4 => z(33),
      I5 => z(34),
      O => \n_0_g7_b1__0\
    );
\g7_b1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"699FDB2285065108"
    )
    port map (
      I0 => z(29),
      I1 => z(30),
      I2 => z(31),
      I3 => z(32),
      I4 => z(33),
      I5 => z(34),
      O => \n_0_g7_b1__1\
    );
g7_b2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8995696EE5B36BB1"
    )
    port map (
      I0 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][0]\,
      I1 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][1]\,
      I2 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][2]\,
      I3 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][3]\,
      I4 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][4]\,
      I5 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][5]\,
      O => n_0_g7_b2
    );
g7_b20: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5A5A5A43C3A5AC3E"
    )
    port map (
      I0 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][0]\,
      I1 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][1]\,
      I2 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][2]\,
      I3 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][3]\,
      I4 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][4]\,
      I5 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][5]\,
      O => n_0_g7_b20
    );
\g7_b20__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF80000000"
    )
    port map (
      I0 => z(29),
      I1 => z(30),
      I2 => z(31),
      I3 => z(32),
      I4 => z(33),
      I5 => z(34),
      O => \n_0_g7_b20__0\
    );
g7_b21: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CC33CC2BD46997E8"
    )
    port map (
      I0 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][0]\,
      I1 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][1]\,
      I2 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][2]\,
      I3 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][3]\,
      I4 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][4]\,
      I5 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][5]\,
      O => n_0_g7_b21
    );
g7_b22: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3AA3C54C32B18D4F"
    )
    port map (
      I0 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][0]\,
      I1 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][1]\,
      I2 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][2]\,
      I3 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][3]\,
      I4 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][4]\,
      I5 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][5]\,
      O => n_0_g7_b22
    );
g7_b23: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F99696700E6B298F"
    )
    port map (
      I0 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][0]\,
      I1 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][1]\,
      I2 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][2]\,
      I3 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][3]\,
      I4 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][4]\,
      I5 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][5]\,
      O => n_0_g7_b23
    );
g7_b24: unisim.vcomponents.LUT6
    generic map(
      INIT => X"078E4D2AAB4DCE0F"
    )
    port map (
      I0 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][0]\,
      I1 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][1]\,
      I2 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][2]\,
      I3 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][3]\,
      I4 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][4]\,
      I5 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][5]\,
      O => n_0_g7_b24
    );
g7_b25: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF81C3199924A55A"
    )
    port map (
      I0 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][0]\,
      I1 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][1]\,
      I2 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][2]\,
      I3 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][3]\,
      I4 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][4]\,
      I5 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][5]\,
      O => n_0_g7_b25
    );
g7_b26: unisim.vcomponents.LUT6
    generic map(
      INIT => X"007FC0F878E39CC6"
    )
    port map (
      I0 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][0]\,
      I1 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][1]\,
      I2 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][2]\,
      I3 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][3]\,
      I4 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][4]\,
      I5 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][5]\,
      O => n_0_g7_b26
    );
g7_b27: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00003FF807E07C3E"
    )
    port map (
      I0 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][0]\,
      I1 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][1]\,
      I2 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][2]\,
      I3 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][3]\,
      I4 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][4]\,
      I5 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][5]\,
      O => n_0_g7_b27
    );
g7_b28: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAD554AA954"
    )
    port map (
      I0 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][0]\,
      I1 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][1]\,
      I2 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][2]\,
      I3 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][3]\,
      I4 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][4]\,
      I5 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][5]\,
      O => n_0_g7_b28
    );
g7_b29: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCCCCCCE66733198"
    )
    port map (
      I0 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][0]\,
      I1 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][1]\,
      I2 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][2]\,
      I3 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][3]\,
      I4 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][4]\,
      I5 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][5]\,
      O => n_0_g7_b29
    );
\g7_b2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4BC89190B36A1DF5"
    )
    port map (
      I0 => z(29),
      I1 => z(30),
      I2 => z(31),
      I3 => z(32),
      I4 => z(33),
      I5 => z(34),
      O => \n_0_g7_b2__0\
    );
\g7_b2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3DA83650E39447FF"
    )
    port map (
      I0 => z(29),
      I1 => z(30),
      I2 => z(31),
      I3 => z(32),
      I4 => z(33),
      I5 => z(34),
      O => \n_0_g7_b2__1\
    );
g7_b3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8094FF0607AB6425"
    )
    port map (
      I0 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][0]\,
      I1 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][1]\,
      I2 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][2]\,
      I3 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][3]\,
      I4 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][4]\,
      I5 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][5]\,
      O => n_0_g7_b3
    );
g7_b30: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0F0F0F0787C3E1F"
    )
    port map (
      I0 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][0]\,
      I1 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][1]\,
      I2 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][2]\,
      I3 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][3]\,
      I4 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][4]\,
      I5 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][5]\,
      O => n_0_g7_b30
    );
g7_b31: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00FF007F803FE0"
    )
    port map (
      I0 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][0]\,
      I1 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][1]\,
      I2 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][2]\,
      I3 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][3]\,
      I4 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][4]\,
      I5 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][5]\,
      O => n_0_g7_b31
    );
g7_b32: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF00007FFFC000"
    )
    port map (
      I0 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][0]\,
      I1 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][1]\,
      I2 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][2]\,
      I3 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][3]\,
      I4 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][4]\,
      I5 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][5]\,
      O => n_0_g7_b32
    );
g7_b33: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF80000000"
    )
    port map (
      I0 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][0]\,
      I1 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][1]\,
      I2 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][2]\,
      I3 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][3]\,
      I4 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][4]\,
      I5 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][5]\,
      O => n_0_g7_b33
    );
\g7_b3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5E9DC4C5E63768A0"
    )
    port map (
      I0 => z(29),
      I1 => z(30),
      I2 => z(31),
      I3 => z(32),
      I4 => z(33),
      I5 => z(34),
      O => \n_0_g7_b3__0\
    );
\g7_b3__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1F7BEED547DA97C5"
    )
    port map (
      I0 => z(29),
      I1 => z(30),
      I2 => z(31),
      I3 => z(32),
      I4 => z(33),
      I5 => z(34),
      O => \n_0_g7_b3__1\
    );
g7_b4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DCAEA3C35B79DB03"
    )
    port map (
      I0 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][0]\,
      I1 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][1]\,
      I2 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][2]\,
      I3 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][3]\,
      I4 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][4]\,
      I5 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][5]\,
      O => n_0_g7_b4
    );
\g7_b4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6CEEE6E6C4444EC6"
    )
    port map (
      I0 => z(29),
      I1 => z(30),
      I2 => z(31),
      I3 => z(32),
      I4 => z(33),
      I5 => z(34),
      O => \n_0_g7_b4__0\
    );
\g7_b4__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AB377060133B93D6"
    )
    port map (
      I0 => z(29),
      I1 => z(30),
      I2 => z(31),
      I3 => z(32),
      I4 => z(33),
      I5 => z(34),
      O => \n_0_g7_b4__1\
    );
g7_b5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"41A404813D215B40"
    )
    port map (
      I0 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][0]\,
      I1 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][1]\,
      I2 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][2]\,
      I3 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][3]\,
      I4 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][4]\,
      I5 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][5]\,
      O => n_0_g7_b5
    );
\g7_b5__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"70F0F8F8F87870F8"
    )
    port map (
      I0 => z(29),
      I1 => z(30),
      I2 => z(31),
      I3 => z(32),
      I4 => z(33),
      I5 => z(34),
      O => \n_0_g7_b5__0\
    );
\g7_b5__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00C89E60BF98523E"
    )
    port map (
      I0 => z(29),
      I1 => z(30),
      I2 => z(31),
      I3 => z(32),
      I4 => z(33),
      I5 => z(34),
      O => \n_0_g7_b5__1\
    );
g7_b6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"944C8E33CD504CD5"
    )
    port map (
      I0 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][0]\,
      I1 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][1]\,
      I2 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][2]\,
      I3 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][3]\,
      I4 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][4]\,
      I5 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][5]\,
      O => n_0_g7_b6
    );
\g7_b6__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7F00FF00FF807F00"
    )
    port map (
      I0 => z(29),
      I1 => z(30),
      I2 => z(31),
      I3 => z(32),
      I4 => z(33),
      I5 => z(34),
      O => \n_0_g7_b6__0\
    );
\g7_b6__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"999998066601B467"
    )
    port map (
      I0 => z(29),
      I1 => z(30),
      I2 => z(31),
      I3 => z(32),
      I4 => z(33),
      I5 => z(34),
      O => \n_0_g7_b6__1\
    );
g7_b7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4C098A2D1F4689AA"
    )
    port map (
      I0 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][0]\,
      I1 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][1]\,
      I2 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][2]\,
      I3 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][3]\,
      I4 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][4]\,
      I5 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][5]\,
      O => n_0_g7_b7
    );
\g7_b7__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFF0000FFFF8000"
    )
    port map (
      I0 => z(29),
      I1 => z(30),
      I2 => z(31),
      I3 => z(32),
      I4 => z(33),
      I5 => z(34),
      O => \n_0_g7_b7__0\
    );
\g7_b7__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5A5A5BC3C3A5AC3C"
    )
    port map (
      I0 => z(29),
      I1 => z(30),
      I2 => z(31),
      I3 => z(32),
      I4 => z(33),
      I5 => z(34),
      O => \n_0_g7_b7__1\
    );
g7_b8: unisim.vcomponents.LUT6
    generic map(
      INIT => X"96A47361BE3A1977"
    )
    port map (
      I0 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][0]\,
      I1 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][1]\,
      I2 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][2]\,
      I3 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][3]\,
      I4 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][4]\,
      I5 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][5]\,
      O => n_0_g7_b8
    );
\g7_b8__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF00000000"
    )
    port map (
      I0 => z(29),
      I1 => z(30),
      I2 => z(31),
      I3 => z(32),
      I4 => z(33),
      I5 => z(34),
      O => \n_0_g7_b8__0\
    );
\g7_b8__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CC33CC2BD46997E8"
    )
    port map (
      I0 => z(29),
      I1 => z(30),
      I2 => z(31),
      I3 => z(32),
      I4 => z(33),
      I5 => z(34),
      O => \n_0_g7_b8__1\
    );
g7_b9: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4D9C03B480561305"
    )
    port map (
      I0 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][0]\,
      I1 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][1]\,
      I2 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][2]\,
      I3 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][3]\,
      I4 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][4]\,
      I5 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][5]\,
      O => n_0_g7_b9
    );
\g7_b9__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFFFFFFFFFF"
    )
    port map (
      I0 => z(29),
      I1 => z(30),
      I2 => z(31),
      I3 => z(32),
      I4 => z(33),
      I5 => z(34),
      O => \n_0_g7_b9__0\
    );
\g7_b9__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3AA3C54C32B18D4F"
    )
    port map (
      I0 => z(29),
      I1 => z(30),
      I2 => z(31),
      I3 => z(32),
      I4 => z(33),
      I5 => z(34),
      O => \n_0_g7_b9__1\
    );
\g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.first_q[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
    port map (
      I0 => z(29),
      I1 => \g_dp.i_polyomial/g_struct.I_delay/i_pipe/first_q\(0),
      I2 => ce,
      O => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.first_q[0]_i_1\
    );
\g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.first_q[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
    port map (
      I0 => z(30),
      I1 => \g_dp.i_polyomial/g_struct.I_delay/i_pipe/first_q\(1),
      I2 => ce,
      O => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.first_q[1]_i_1\
    );
\g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.first_q[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
    port map (
      I0 => z(31),
      I1 => \g_dp.i_polyomial/g_struct.I_delay/i_pipe/first_q\(2),
      I2 => ce,
      O => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.first_q[2]_i_1\
    );
\g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.first_q[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
    port map (
      I0 => z(32),
      I1 => \g_dp.i_polyomial/g_struct.I_delay/i_pipe/first_q\(3),
      I2 => ce,
      O => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.first_q[3]_i_1\
    );
\g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.first_q[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
    port map (
      I0 => z(33),
      I1 => \g_dp.i_polyomial/g_struct.I_delay/i_pipe/first_q\(4),
      I2 => ce,
      O => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.first_q[4]_i_1\
    );
\g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.first_q[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
    port map (
      I0 => z(34),
      I1 => \g_dp.i_polyomial/g_struct.I_delay/i_pipe/first_q\(5),
      I2 => ce,
      O => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.first_q[5]_i_1\
    );
\g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.first_q[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
    port map (
      I0 => z(35),
      I1 => \g_dp.i_polyomial/g_struct.I_delay/i_pipe/first_q\(6),
      I2 => ce,
      O => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.first_q[6]_i_1\
    );
\g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.first_q[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
    port map (
      I0 => z(36),
      I1 => \g_dp.i_polyomial/g_struct.I_delay/i_pipe/first_q\(7),
      I2 => ce,
      O => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.first_q[7]_i_1\
    );
\g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.first_q[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
    port map (
      I0 => z(37),
      I1 => \g_dp.i_polyomial/g_struct.I_delay/i_pipe/first_q\(8),
      I2 => ce,
      O => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.first_q[8]_i_1\
    );
\g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.first_q_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => \<const1>\,
      D => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.first_q[0]_i_1\,
      Q => \g_dp.i_polyomial/g_struct.I_delay/i_pipe/first_q\(0),
      R => \<const0>\
    );
\g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.first_q_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => \<const1>\,
      D => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.first_q[1]_i_1\,
      Q => \g_dp.i_polyomial/g_struct.I_delay/i_pipe/first_q\(1),
      R => \<const0>\
    );
\g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.first_q_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => \<const1>\,
      D => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.first_q[2]_i_1\,
      Q => \g_dp.i_polyomial/g_struct.I_delay/i_pipe/first_q\(2),
      R => \<const0>\
    );
\g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.first_q_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => \<const1>\,
      D => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.first_q[3]_i_1\,
      Q => \g_dp.i_polyomial/g_struct.I_delay/i_pipe/first_q\(3),
      R => \<const0>\
    );
\g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.first_q_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => \<const1>\,
      D => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.first_q[4]_i_1\,
      Q => \g_dp.i_polyomial/g_struct.I_delay/i_pipe/first_q\(4),
      R => \<const0>\
    );
\g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.first_q_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => \<const1>\,
      D => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.first_q[5]_i_1\,
      Q => \g_dp.i_polyomial/g_struct.I_delay/i_pipe/first_q\(5),
      R => \<const0>\
    );
\g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.first_q_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => \<const1>\,
      D => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.first_q[6]_i_1\,
      Q => \g_dp.i_polyomial/g_struct.I_delay/i_pipe/first_q\(6),
      R => \<const0>\
    );
\g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.first_q_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => \<const1>\,
      D => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.first_q[7]_i_1\,
      Q => \g_dp.i_polyomial/g_struct.I_delay/i_pipe/first_q\(7),
      R => \<const0>\
    );
\g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.first_q_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => \<const1>\,
      D => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.first_q[8]_i_1\,
      Q => \g_dp.i_polyomial/g_struct.I_delay/i_pipe/first_q\(8),
      R => \<const0>\
    );
\g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => ce,
      D => \g_dp.i_polyomial/g_struct.I_delay/i_pipe/first_q\(0),
      Q => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][0]\,
      R => \<const0>\
    );
\g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => ce,
      D => \g_dp.i_polyomial/g_struct.I_delay/i_pipe/first_q\(1),
      Q => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][1]\,
      R => \<const0>\
    );
\g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => ce,
      D => \g_dp.i_polyomial/g_struct.I_delay/i_pipe/first_q\(2),
      Q => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][2]\,
      R => \<const0>\
    );
\g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => ce,
      D => \g_dp.i_polyomial/g_struct.I_delay/i_pipe/first_q\(3),
      Q => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][3]\,
      R => \<const0>\
    );
\g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => ce,
      D => \g_dp.i_polyomial/g_struct.I_delay/i_pipe/first_q\(4),
      Q => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][4]\,
      R => \<const0>\
    );
\g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => ce,
      D => \g_dp.i_polyomial/g_struct.I_delay/i_pipe/first_q\(5),
      Q => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][5]\,
      R => \<const0>\
    );
\g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => ce,
      D => \g_dp.i_polyomial/g_struct.I_delay/i_pipe/first_q\(6),
      Q => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][6]\,
      R => \<const0>\
    );
\g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => ce,
      D => \g_dp.i_polyomial/g_struct.I_delay/i_pipe/first_q\(7),
      Q => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][7]\,
      R => \<const0>\
    );
\g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => ce,
      D => \g_dp.i_polyomial/g_struct.I_delay/i_pipe/first_q\(8),
      Q => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][8]\,
      R => \<const0>\
    );
\g_dp.i_polyomial/g_struct.P_for_m2_delay/i_pipe/opt_has_pipe.first_q[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
    port map (
      I0 => z(0),
      I1 => \g_dp.i_polyomial/g_struct.P_for_m2_delay/i_pipe/first_q\(0),
      I2 => ce,
      O => \n_0_g_dp.i_polyomial/g_struct.P_for_m2_delay/i_pipe/opt_has_pipe.first_q[0]_i_1\
    );
\g_dp.i_polyomial/g_struct.P_for_m2_delay/i_pipe/opt_has_pipe.first_q[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
    port map (
      I0 => z(10),
      I1 => \g_dp.i_polyomial/g_struct.P_for_m2_delay/i_pipe/first_q\(10),
      I2 => ce,
      O => \n_0_g_dp.i_polyomial/g_struct.P_for_m2_delay/i_pipe/opt_has_pipe.first_q[10]_i_1\
    );
\g_dp.i_polyomial/g_struct.P_for_m2_delay/i_pipe/opt_has_pipe.first_q[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
    port map (
      I0 => z(11),
      I1 => \g_dp.i_polyomial/g_struct.P_for_m2_delay/i_pipe/first_q\(11),
      I2 => ce,
      O => \n_0_g_dp.i_polyomial/g_struct.P_for_m2_delay/i_pipe/opt_has_pipe.first_q[11]_i_1\
    );
\g_dp.i_polyomial/g_struct.P_for_m2_delay/i_pipe/opt_has_pipe.first_q[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
    port map (
      I0 => z(12),
      I1 => \g_dp.i_polyomial/g_struct.P_for_m2_delay/i_pipe/first_q\(12),
      I2 => ce,
      O => \n_0_g_dp.i_polyomial/g_struct.P_for_m2_delay/i_pipe/opt_has_pipe.first_q[12]_i_1\
    );
\g_dp.i_polyomial/g_struct.P_for_m2_delay/i_pipe/opt_has_pipe.first_q[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
    port map (
      I0 => z(13),
      I1 => \g_dp.i_polyomial/g_struct.P_for_m2_delay/i_pipe/first_q\(13),
      I2 => ce,
      O => \n_0_g_dp.i_polyomial/g_struct.P_for_m2_delay/i_pipe/opt_has_pipe.first_q[13]_i_1\
    );
\g_dp.i_polyomial/g_struct.P_for_m2_delay/i_pipe/opt_has_pipe.first_q[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
    port map (
      I0 => z(14),
      I1 => \g_dp.i_polyomial/g_struct.P_for_m2_delay/i_pipe/first_q\(14),
      I2 => ce,
      O => \n_0_g_dp.i_polyomial/g_struct.P_for_m2_delay/i_pipe/opt_has_pipe.first_q[14]_i_1\
    );
\g_dp.i_polyomial/g_struct.P_for_m2_delay/i_pipe/opt_has_pipe.first_q[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
    port map (
      I0 => z(15),
      I1 => \g_dp.i_polyomial/g_struct.P_for_m2_delay/i_pipe/first_q\(15),
      I2 => ce,
      O => \n_0_g_dp.i_polyomial/g_struct.P_for_m2_delay/i_pipe/opt_has_pipe.first_q[15]_i_1\
    );
\g_dp.i_polyomial/g_struct.P_for_m2_delay/i_pipe/opt_has_pipe.first_q[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
    port map (
      I0 => z(16),
      I1 => \g_dp.i_polyomial/g_struct.P_for_m2_delay/i_pipe/first_q\(16),
      I2 => ce,
      O => \n_0_g_dp.i_polyomial/g_struct.P_for_m2_delay/i_pipe/opt_has_pipe.first_q[16]_i_1\
    );
\g_dp.i_polyomial/g_struct.P_for_m2_delay/i_pipe/opt_has_pipe.first_q[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
    port map (
      I0 => z(17),
      I1 => \g_dp.i_polyomial/g_struct.P_for_m2_delay/i_pipe/first_q\(17),
      I2 => ce,
      O => \n_0_g_dp.i_polyomial/g_struct.P_for_m2_delay/i_pipe/opt_has_pipe.first_q[17]_i_1\
    );
\g_dp.i_polyomial/g_struct.P_for_m2_delay/i_pipe/opt_has_pipe.first_q[18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
    port map (
      I0 => z(18),
      I1 => \g_dp.i_polyomial/g_struct.P_for_m2_delay/i_pipe/first_q\(18),
      I2 => ce,
      O => \n_0_g_dp.i_polyomial/g_struct.P_for_m2_delay/i_pipe/opt_has_pipe.first_q[18]_i_1\
    );
\g_dp.i_polyomial/g_struct.P_for_m2_delay/i_pipe/opt_has_pipe.first_q[19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
    port map (
      I0 => z(19),
      I1 => \g_dp.i_polyomial/g_struct.P_for_m2_delay/i_pipe/first_q\(19),
      I2 => ce,
      O => \n_0_g_dp.i_polyomial/g_struct.P_for_m2_delay/i_pipe/opt_has_pipe.first_q[19]_i_1\
    );
\g_dp.i_polyomial/g_struct.P_for_m2_delay/i_pipe/opt_has_pipe.first_q[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
    port map (
      I0 => z(1),
      I1 => \g_dp.i_polyomial/g_struct.P_for_m2_delay/i_pipe/first_q\(1),
      I2 => ce,
      O => \n_0_g_dp.i_polyomial/g_struct.P_for_m2_delay/i_pipe/opt_has_pipe.first_q[1]_i_1\
    );
\g_dp.i_polyomial/g_struct.P_for_m2_delay/i_pipe/opt_has_pipe.first_q[20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
    port map (
      I0 => z(20),
      I1 => \g_dp.i_polyomial/g_struct.P_for_m2_delay/i_pipe/first_q\(20),
      I2 => ce,
      O => \n_0_g_dp.i_polyomial/g_struct.P_for_m2_delay/i_pipe/opt_has_pipe.first_q[20]_i_1\
    );
\g_dp.i_polyomial/g_struct.P_for_m2_delay/i_pipe/opt_has_pipe.first_q[21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
    port map (
      I0 => z(21),
      I1 => \g_dp.i_polyomial/g_struct.P_for_m2_delay/i_pipe/first_q\(21),
      I2 => ce,
      O => \n_0_g_dp.i_polyomial/g_struct.P_for_m2_delay/i_pipe/opt_has_pipe.first_q[21]_i_1\
    );
\g_dp.i_polyomial/g_struct.P_for_m2_delay/i_pipe/opt_has_pipe.first_q[22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
    port map (
      I0 => z(22),
      I1 => \g_dp.i_polyomial/g_struct.P_for_m2_delay/i_pipe/first_q\(22),
      I2 => ce,
      O => \n_0_g_dp.i_polyomial/g_struct.P_for_m2_delay/i_pipe/opt_has_pipe.first_q[22]_i_1\
    );
\g_dp.i_polyomial/g_struct.P_for_m2_delay/i_pipe/opt_has_pipe.first_q[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
    port map (
      I0 => z(23),
      I1 => \g_dp.i_polyomial/g_struct.P_for_m2_delay/i_pipe/first_q\(23),
      I2 => ce,
      O => \n_0_g_dp.i_polyomial/g_struct.P_for_m2_delay/i_pipe/opt_has_pipe.first_q[23]_i_1\
    );
\g_dp.i_polyomial/g_struct.P_for_m2_delay/i_pipe/opt_has_pipe.first_q[24]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
    port map (
      I0 => z(24),
      I1 => \g_dp.i_polyomial/g_struct.P_for_m2_delay/i_pipe/first_q\(24),
      I2 => ce,
      O => \n_0_g_dp.i_polyomial/g_struct.P_for_m2_delay/i_pipe/opt_has_pipe.first_q[24]_i_1\
    );
\g_dp.i_polyomial/g_struct.P_for_m2_delay/i_pipe/opt_has_pipe.first_q[25]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
    port map (
      I0 => z(25),
      I1 => \g_dp.i_polyomial/g_struct.P_for_m2_delay/i_pipe/first_q\(25),
      I2 => ce,
      O => \n_0_g_dp.i_polyomial/g_struct.P_for_m2_delay/i_pipe/opt_has_pipe.first_q[25]_i_1\
    );
\g_dp.i_polyomial/g_struct.P_for_m2_delay/i_pipe/opt_has_pipe.first_q[26]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
    port map (
      I0 => z(26),
      I1 => \g_dp.i_polyomial/g_struct.P_for_m2_delay/i_pipe/first_q\(26),
      I2 => ce,
      O => \n_0_g_dp.i_polyomial/g_struct.P_for_m2_delay/i_pipe/opt_has_pipe.first_q[26]_i_1\
    );
\g_dp.i_polyomial/g_struct.P_for_m2_delay/i_pipe/opt_has_pipe.first_q[27]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
    port map (
      I0 => z(27),
      I1 => \g_dp.i_polyomial/g_struct.P_for_m2_delay/i_pipe/first_q\(27),
      I2 => ce,
      O => \n_0_g_dp.i_polyomial/g_struct.P_for_m2_delay/i_pipe/opt_has_pipe.first_q[27]_i_1\
    );
\g_dp.i_polyomial/g_struct.P_for_m2_delay/i_pipe/opt_has_pipe.first_q[28]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
    port map (
      I0 => z(28),
      I1 => \g_dp.i_polyomial/g_struct.P_for_m2_delay/i_pipe/first_q\(28),
      I2 => ce,
      O => \n_0_g_dp.i_polyomial/g_struct.P_for_m2_delay/i_pipe/opt_has_pipe.first_q[28]_i_1\
    );
\g_dp.i_polyomial/g_struct.P_for_m2_delay/i_pipe/opt_has_pipe.first_q[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
    port map (
      I0 => z(2),
      I1 => \g_dp.i_polyomial/g_struct.P_for_m2_delay/i_pipe/first_q\(2),
      I2 => ce,
      O => \n_0_g_dp.i_polyomial/g_struct.P_for_m2_delay/i_pipe/opt_has_pipe.first_q[2]_i_1\
    );
\g_dp.i_polyomial/g_struct.P_for_m2_delay/i_pipe/opt_has_pipe.first_q[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
    port map (
      I0 => z(3),
      I1 => \g_dp.i_polyomial/g_struct.P_for_m2_delay/i_pipe/first_q\(3),
      I2 => ce,
      O => \n_0_g_dp.i_polyomial/g_struct.P_for_m2_delay/i_pipe/opt_has_pipe.first_q[3]_i_1\
    );
\g_dp.i_polyomial/g_struct.P_for_m2_delay/i_pipe/opt_has_pipe.first_q[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
    port map (
      I0 => z(4),
      I1 => \g_dp.i_polyomial/g_struct.P_for_m2_delay/i_pipe/first_q\(4),
      I2 => ce,
      O => \n_0_g_dp.i_polyomial/g_struct.P_for_m2_delay/i_pipe/opt_has_pipe.first_q[4]_i_1\
    );
\g_dp.i_polyomial/g_struct.P_for_m2_delay/i_pipe/opt_has_pipe.first_q[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
    port map (
      I0 => z(5),
      I1 => \g_dp.i_polyomial/g_struct.P_for_m2_delay/i_pipe/first_q\(5),
      I2 => ce,
      O => \n_0_g_dp.i_polyomial/g_struct.P_for_m2_delay/i_pipe/opt_has_pipe.first_q[5]_i_1\
    );
\g_dp.i_polyomial/g_struct.P_for_m2_delay/i_pipe/opt_has_pipe.first_q[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
    port map (
      I0 => z(6),
      I1 => \g_dp.i_polyomial/g_struct.P_for_m2_delay/i_pipe/first_q\(6),
      I2 => ce,
      O => \n_0_g_dp.i_polyomial/g_struct.P_for_m2_delay/i_pipe/opt_has_pipe.first_q[6]_i_1\
    );
\g_dp.i_polyomial/g_struct.P_for_m2_delay/i_pipe/opt_has_pipe.first_q[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
    port map (
      I0 => z(7),
      I1 => \g_dp.i_polyomial/g_struct.P_for_m2_delay/i_pipe/first_q\(7),
      I2 => ce,
      O => \n_0_g_dp.i_polyomial/g_struct.P_for_m2_delay/i_pipe/opt_has_pipe.first_q[7]_i_1\
    );
\g_dp.i_polyomial/g_struct.P_for_m2_delay/i_pipe/opt_has_pipe.first_q[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
    port map (
      I0 => z(8),
      I1 => \g_dp.i_polyomial/g_struct.P_for_m2_delay/i_pipe/first_q\(8),
      I2 => ce,
      O => \n_0_g_dp.i_polyomial/g_struct.P_for_m2_delay/i_pipe/opt_has_pipe.first_q[8]_i_1\
    );
\g_dp.i_polyomial/g_struct.P_for_m2_delay/i_pipe/opt_has_pipe.first_q[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
    port map (
      I0 => z(9),
      I1 => \g_dp.i_polyomial/g_struct.P_for_m2_delay/i_pipe/first_q\(9),
      I2 => ce,
      O => \n_0_g_dp.i_polyomial/g_struct.P_for_m2_delay/i_pipe/opt_has_pipe.first_q[9]_i_1\
    );
\g_dp.i_polyomial/g_struct.P_for_m2_delay/i_pipe/opt_has_pipe.first_q_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => \<const1>\,
      D => \n_0_g_dp.i_polyomial/g_struct.P_for_m2_delay/i_pipe/opt_has_pipe.first_q[0]_i_1\,
      Q => \g_dp.i_polyomial/g_struct.P_for_m2_delay/i_pipe/first_q\(0),
      R => \<const0>\
    );
\g_dp.i_polyomial/g_struct.P_for_m2_delay/i_pipe/opt_has_pipe.first_q_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => \<const1>\,
      D => \n_0_g_dp.i_polyomial/g_struct.P_for_m2_delay/i_pipe/opt_has_pipe.first_q[10]_i_1\,
      Q => \g_dp.i_polyomial/g_struct.P_for_m2_delay/i_pipe/first_q\(10),
      R => \<const0>\
    );
\g_dp.i_polyomial/g_struct.P_for_m2_delay/i_pipe/opt_has_pipe.first_q_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => \<const1>\,
      D => \n_0_g_dp.i_polyomial/g_struct.P_for_m2_delay/i_pipe/opt_has_pipe.first_q[11]_i_1\,
      Q => \g_dp.i_polyomial/g_struct.P_for_m2_delay/i_pipe/first_q\(11),
      R => \<const0>\
    );
\g_dp.i_polyomial/g_struct.P_for_m2_delay/i_pipe/opt_has_pipe.first_q_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => \<const1>\,
      D => \n_0_g_dp.i_polyomial/g_struct.P_for_m2_delay/i_pipe/opt_has_pipe.first_q[12]_i_1\,
      Q => \g_dp.i_polyomial/g_struct.P_for_m2_delay/i_pipe/first_q\(12),
      R => \<const0>\
    );
\g_dp.i_polyomial/g_struct.P_for_m2_delay/i_pipe/opt_has_pipe.first_q_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => \<const1>\,
      D => \n_0_g_dp.i_polyomial/g_struct.P_for_m2_delay/i_pipe/opt_has_pipe.first_q[13]_i_1\,
      Q => \g_dp.i_polyomial/g_struct.P_for_m2_delay/i_pipe/first_q\(13),
      R => \<const0>\
    );
\g_dp.i_polyomial/g_struct.P_for_m2_delay/i_pipe/opt_has_pipe.first_q_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => \<const1>\,
      D => \n_0_g_dp.i_polyomial/g_struct.P_for_m2_delay/i_pipe/opt_has_pipe.first_q[14]_i_1\,
      Q => \g_dp.i_polyomial/g_struct.P_for_m2_delay/i_pipe/first_q\(14),
      R => \<const0>\
    );
\g_dp.i_polyomial/g_struct.P_for_m2_delay/i_pipe/opt_has_pipe.first_q_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => \<const1>\,
      D => \n_0_g_dp.i_polyomial/g_struct.P_for_m2_delay/i_pipe/opt_has_pipe.first_q[15]_i_1\,
      Q => \g_dp.i_polyomial/g_struct.P_for_m2_delay/i_pipe/first_q\(15),
      R => \<const0>\
    );
\g_dp.i_polyomial/g_struct.P_for_m2_delay/i_pipe/opt_has_pipe.first_q_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => \<const1>\,
      D => \n_0_g_dp.i_polyomial/g_struct.P_for_m2_delay/i_pipe/opt_has_pipe.first_q[16]_i_1\,
      Q => \g_dp.i_polyomial/g_struct.P_for_m2_delay/i_pipe/first_q\(16),
      R => \<const0>\
    );
\g_dp.i_polyomial/g_struct.P_for_m2_delay/i_pipe/opt_has_pipe.first_q_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => \<const1>\,
      D => \n_0_g_dp.i_polyomial/g_struct.P_for_m2_delay/i_pipe/opt_has_pipe.first_q[17]_i_1\,
      Q => \g_dp.i_polyomial/g_struct.P_for_m2_delay/i_pipe/first_q\(17),
      R => \<const0>\
    );
\g_dp.i_polyomial/g_struct.P_for_m2_delay/i_pipe/opt_has_pipe.first_q_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => \<const1>\,
      D => \n_0_g_dp.i_polyomial/g_struct.P_for_m2_delay/i_pipe/opt_has_pipe.first_q[18]_i_1\,
      Q => \g_dp.i_polyomial/g_struct.P_for_m2_delay/i_pipe/first_q\(18),
      R => \<const0>\
    );
\g_dp.i_polyomial/g_struct.P_for_m2_delay/i_pipe/opt_has_pipe.first_q_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => \<const1>\,
      D => \n_0_g_dp.i_polyomial/g_struct.P_for_m2_delay/i_pipe/opt_has_pipe.first_q[19]_i_1\,
      Q => \g_dp.i_polyomial/g_struct.P_for_m2_delay/i_pipe/first_q\(19),
      R => \<const0>\
    );
\g_dp.i_polyomial/g_struct.P_for_m2_delay/i_pipe/opt_has_pipe.first_q_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => \<const1>\,
      D => \n_0_g_dp.i_polyomial/g_struct.P_for_m2_delay/i_pipe/opt_has_pipe.first_q[1]_i_1\,
      Q => \g_dp.i_polyomial/g_struct.P_for_m2_delay/i_pipe/first_q\(1),
      R => \<const0>\
    );
\g_dp.i_polyomial/g_struct.P_for_m2_delay/i_pipe/opt_has_pipe.first_q_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => \<const1>\,
      D => \n_0_g_dp.i_polyomial/g_struct.P_for_m2_delay/i_pipe/opt_has_pipe.first_q[20]_i_1\,
      Q => \g_dp.i_polyomial/g_struct.P_for_m2_delay/i_pipe/first_q\(20),
      R => \<const0>\
    );
\g_dp.i_polyomial/g_struct.P_for_m2_delay/i_pipe/opt_has_pipe.first_q_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => \<const1>\,
      D => \n_0_g_dp.i_polyomial/g_struct.P_for_m2_delay/i_pipe/opt_has_pipe.first_q[21]_i_1\,
      Q => \g_dp.i_polyomial/g_struct.P_for_m2_delay/i_pipe/first_q\(21),
      R => \<const0>\
    );
\g_dp.i_polyomial/g_struct.P_for_m2_delay/i_pipe/opt_has_pipe.first_q_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => \<const1>\,
      D => \n_0_g_dp.i_polyomial/g_struct.P_for_m2_delay/i_pipe/opt_has_pipe.first_q[22]_i_1\,
      Q => \g_dp.i_polyomial/g_struct.P_for_m2_delay/i_pipe/first_q\(22),
      R => \<const0>\
    );
\g_dp.i_polyomial/g_struct.P_for_m2_delay/i_pipe/opt_has_pipe.first_q_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => \<const1>\,
      D => \n_0_g_dp.i_polyomial/g_struct.P_for_m2_delay/i_pipe/opt_has_pipe.first_q[23]_i_1\,
      Q => \g_dp.i_polyomial/g_struct.P_for_m2_delay/i_pipe/first_q\(23),
      R => \<const0>\
    );
\g_dp.i_polyomial/g_struct.P_for_m2_delay/i_pipe/opt_has_pipe.first_q_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => \<const1>\,
      D => \n_0_g_dp.i_polyomial/g_struct.P_for_m2_delay/i_pipe/opt_has_pipe.first_q[24]_i_1\,
      Q => \g_dp.i_polyomial/g_struct.P_for_m2_delay/i_pipe/first_q\(24),
      R => \<const0>\
    );
\g_dp.i_polyomial/g_struct.P_for_m2_delay/i_pipe/opt_has_pipe.first_q_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => \<const1>\,
      D => \n_0_g_dp.i_polyomial/g_struct.P_for_m2_delay/i_pipe/opt_has_pipe.first_q[25]_i_1\,
      Q => \g_dp.i_polyomial/g_struct.P_for_m2_delay/i_pipe/first_q\(25),
      R => \<const0>\
    );
\g_dp.i_polyomial/g_struct.P_for_m2_delay/i_pipe/opt_has_pipe.first_q_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => \<const1>\,
      D => \n_0_g_dp.i_polyomial/g_struct.P_for_m2_delay/i_pipe/opt_has_pipe.first_q[26]_i_1\,
      Q => \g_dp.i_polyomial/g_struct.P_for_m2_delay/i_pipe/first_q\(26),
      R => \<const0>\
    );
\g_dp.i_polyomial/g_struct.P_for_m2_delay/i_pipe/opt_has_pipe.first_q_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => \<const1>\,
      D => \n_0_g_dp.i_polyomial/g_struct.P_for_m2_delay/i_pipe/opt_has_pipe.first_q[27]_i_1\,
      Q => \g_dp.i_polyomial/g_struct.P_for_m2_delay/i_pipe/first_q\(27),
      R => \<const0>\
    );
\g_dp.i_polyomial/g_struct.P_for_m2_delay/i_pipe/opt_has_pipe.first_q_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => \<const1>\,
      D => \n_0_g_dp.i_polyomial/g_struct.P_for_m2_delay/i_pipe/opt_has_pipe.first_q[28]_i_1\,
      Q => \g_dp.i_polyomial/g_struct.P_for_m2_delay/i_pipe/first_q\(28),
      R => \<const0>\
    );
\g_dp.i_polyomial/g_struct.P_for_m2_delay/i_pipe/opt_has_pipe.first_q_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => \<const1>\,
      D => \g_dp.i_polyomial/g_struct.P_for_m2_delay/i_pipe/first_q\(29),
      Q => \g_dp.i_polyomial/g_struct.P_for_m2_delay/i_pipe/first_q\(29),
      R => ce
    );
\g_dp.i_polyomial/g_struct.P_for_m2_delay/i_pipe/opt_has_pipe.first_q_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => \<const1>\,
      D => \n_0_g_dp.i_polyomial/g_struct.P_for_m2_delay/i_pipe/opt_has_pipe.first_q[2]_i_1\,
      Q => \g_dp.i_polyomial/g_struct.P_for_m2_delay/i_pipe/first_q\(2),
      R => \<const0>\
    );
\g_dp.i_polyomial/g_struct.P_for_m2_delay/i_pipe/opt_has_pipe.first_q_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => \<const1>\,
      D => \n_0_g_dp.i_polyomial/g_struct.P_for_m2_delay/i_pipe/opt_has_pipe.first_q[3]_i_1\,
      Q => \g_dp.i_polyomial/g_struct.P_for_m2_delay/i_pipe/first_q\(3),
      R => \<const0>\
    );
\g_dp.i_polyomial/g_struct.P_for_m2_delay/i_pipe/opt_has_pipe.first_q_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => \<const1>\,
      D => \n_0_g_dp.i_polyomial/g_struct.P_for_m2_delay/i_pipe/opt_has_pipe.first_q[4]_i_1\,
      Q => \g_dp.i_polyomial/g_struct.P_for_m2_delay/i_pipe/first_q\(4),
      R => \<const0>\
    );
\g_dp.i_polyomial/g_struct.P_for_m2_delay/i_pipe/opt_has_pipe.first_q_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => \<const1>\,
      D => \n_0_g_dp.i_polyomial/g_struct.P_for_m2_delay/i_pipe/opt_has_pipe.first_q[5]_i_1\,
      Q => \g_dp.i_polyomial/g_struct.P_for_m2_delay/i_pipe/first_q\(5),
      R => \<const0>\
    );
\g_dp.i_polyomial/g_struct.P_for_m2_delay/i_pipe/opt_has_pipe.first_q_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => \<const1>\,
      D => \n_0_g_dp.i_polyomial/g_struct.P_for_m2_delay/i_pipe/opt_has_pipe.first_q[6]_i_1\,
      Q => \g_dp.i_polyomial/g_struct.P_for_m2_delay/i_pipe/first_q\(6),
      R => \<const0>\
    );
\g_dp.i_polyomial/g_struct.P_for_m2_delay/i_pipe/opt_has_pipe.first_q_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => \<const1>\,
      D => \n_0_g_dp.i_polyomial/g_struct.P_for_m2_delay/i_pipe/opt_has_pipe.first_q[7]_i_1\,
      Q => \g_dp.i_polyomial/g_struct.P_for_m2_delay/i_pipe/first_q\(7),
      R => \<const0>\
    );
\g_dp.i_polyomial/g_struct.P_for_m2_delay/i_pipe/opt_has_pipe.first_q_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => \<const1>\,
      D => \n_0_g_dp.i_polyomial/g_struct.P_for_m2_delay/i_pipe/opt_has_pipe.first_q[8]_i_1\,
      Q => \g_dp.i_polyomial/g_struct.P_for_m2_delay/i_pipe/first_q\(8),
      R => \<const0>\
    );
\g_dp.i_polyomial/g_struct.P_for_m2_delay/i_pipe/opt_has_pipe.first_q_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => \<const1>\,
      D => \n_0_g_dp.i_polyomial/g_struct.P_for_m2_delay/i_pipe/opt_has_pipe.first_q[9]_i_1\,
      Q => \g_dp.i_polyomial/g_struct.P_for_m2_delay/i_pipe/first_q\(9),
      R => \<const0>\
    );
\g_dp.i_polyomial/g_struct.P_for_m2_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => ce,
      D => \g_dp.i_polyomial/g_struct.P_for_m2_delay/i_pipe/first_q\(0),
      Q => \g_dp.i_polyomial/g_struct.multadd_2.madd/dsp_extra_fabric_adder.mult_with_add_low/use_prim.iBdelx[1].iBdely[0].need_delay_line.Bdelay/dout_i\(0),
      R => \<const0>\
    );
\g_dp.i_polyomial/g_struct.P_for_m2_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => ce,
      D => \g_dp.i_polyomial/g_struct.P_for_m2_delay/i_pipe/first_q\(10),
      Q => \g_dp.i_polyomial/g_struct.multadd_2.madd/dsp_extra_fabric_adder.mult_with_add_low/use_prim.iBdelx[1].iBdely[0].need_delay_line.Bdelay/dout_i\(10),
      R => \<const0>\
    );
\g_dp.i_polyomial/g_struct.P_for_m2_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => ce,
      D => \g_dp.i_polyomial/g_struct.P_for_m2_delay/i_pipe/first_q\(11),
      Q => \g_dp.i_polyomial/g_struct.multadd_2.madd/dsp_extra_fabric_adder.mult_with_add_low/use_prim.iBdelx[1].iBdely[0].need_delay_line.Bdelay/dout_i\(11),
      R => \<const0>\
    );
\g_dp.i_polyomial/g_struct.P_for_m2_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => ce,
      D => \g_dp.i_polyomial/g_struct.P_for_m2_delay/i_pipe/first_q\(12),
      Q => \g_dp.i_polyomial/g_struct.multadd_2.madd/dsp_extra_fabric_adder.mult_with_add_low/use_prim.iBdelx[1].iBdely[0].need_delay_line.Bdelay/dout_i\(12),
      R => \<const0>\
    );
\g_dp.i_polyomial/g_struct.P_for_m2_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => ce,
      D => \g_dp.i_polyomial/g_struct.P_for_m2_delay/i_pipe/first_q\(13),
      Q => \g_dp.i_polyomial/g_struct.multadd_2.madd/dsp_extra_fabric_adder.mult_with_add_low/use_prim.iBdelx[1].iBdely[0].need_delay_line.Bdelay/dout_i\(13),
      R => \<const0>\
    );
\g_dp.i_polyomial/g_struct.P_for_m2_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => ce,
      D => \g_dp.i_polyomial/g_struct.P_for_m2_delay/i_pipe/first_q\(14),
      Q => \g_dp.i_polyomial/g_struct.multadd_2.madd/dsp_extra_fabric_adder.mult_with_add_low/use_prim.iBdelx[1].iBdely[0].need_delay_line.Bdelay/dout_i\(14),
      R => \<const0>\
    );
\g_dp.i_polyomial/g_struct.P_for_m2_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => ce,
      D => \g_dp.i_polyomial/g_struct.P_for_m2_delay/i_pipe/first_q\(15),
      Q => \g_dp.i_polyomial/g_struct.multadd_2.madd/dsp_extra_fabric_adder.mult_with_add_low/use_prim.iBdelx[1].iBdely[0].need_delay_line.Bdelay/dout_i\(15),
      R => \<const0>\
    );
\g_dp.i_polyomial/g_struct.P_for_m2_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => ce,
      D => \g_dp.i_polyomial/g_struct.P_for_m2_delay/i_pipe/first_q\(16),
      Q => \g_dp.i_polyomial/g_struct.multadd_2.madd/dsp_extra_fabric_adder.mult_with_add_low/use_prim.iBdelx[1].iBdely[0].need_delay_line.Bdelay/dout_i\(16),
      R => \<const0>\
    );
\g_dp.i_polyomial/g_struct.P_for_m2_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => ce,
      D => \g_dp.i_polyomial/g_struct.P_for_m2_delay/i_pipe/first_q\(17),
      Q => \g_dp.i_polyomial/g_struct.multadd_2.madd/dsp_extra_fabric_adder.mult_with_add_low/use_prim.iBdelx[1].iBdely[1].need_delay_line.Bdelay/dout_i\(0),
      R => \<const0>\
    );
\g_dp.i_polyomial/g_struct.P_for_m2_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => ce,
      D => \g_dp.i_polyomial/g_struct.P_for_m2_delay/i_pipe/first_q\(18),
      Q => \g_dp.i_polyomial/g_struct.multadd_2.madd/dsp_extra_fabric_adder.mult_with_add_low/use_prim.iBdelx[1].iBdely[1].need_delay_line.Bdelay/dout_i\(1),
      R => \<const0>\
    );
\g_dp.i_polyomial/g_struct.P_for_m2_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => ce,
      D => \g_dp.i_polyomial/g_struct.P_for_m2_delay/i_pipe/first_q\(19),
      Q => \g_dp.i_polyomial/g_struct.multadd_2.madd/dsp_extra_fabric_adder.mult_with_add_low/use_prim.iBdelx[1].iBdely[1].need_delay_line.Bdelay/dout_i\(2),
      R => \<const0>\
    );
\g_dp.i_polyomial/g_struct.P_for_m2_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => ce,
      D => \g_dp.i_polyomial/g_struct.P_for_m2_delay/i_pipe/first_q\(1),
      Q => \g_dp.i_polyomial/g_struct.multadd_2.madd/dsp_extra_fabric_adder.mult_with_add_low/use_prim.iBdelx[1].iBdely[0].need_delay_line.Bdelay/dout_i\(1),
      R => \<const0>\
    );
\g_dp.i_polyomial/g_struct.P_for_m2_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => ce,
      D => \g_dp.i_polyomial/g_struct.P_for_m2_delay/i_pipe/first_q\(20),
      Q => \g_dp.i_polyomial/g_struct.multadd_2.madd/dsp_extra_fabric_adder.mult_with_add_low/use_prim.iBdelx[1].iBdely[1].need_delay_line.Bdelay/dout_i\(3),
      R => \<const0>\
    );
\g_dp.i_polyomial/g_struct.P_for_m2_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => ce,
      D => \g_dp.i_polyomial/g_struct.P_for_m2_delay/i_pipe/first_q\(21),
      Q => \g_dp.i_polyomial/g_struct.multadd_2.madd/dsp_extra_fabric_adder.mult_with_add_low/use_prim.iBdelx[1].iBdely[1].need_delay_line.Bdelay/dout_i\(4),
      R => \<const0>\
    );
\g_dp.i_polyomial/g_struct.P_for_m2_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => ce,
      D => \g_dp.i_polyomial/g_struct.P_for_m2_delay/i_pipe/first_q\(22),
      Q => \g_dp.i_polyomial/g_struct.multadd_2.madd/dsp_extra_fabric_adder.mult_with_add_low/use_prim.iBdelx[1].iBdely[1].need_delay_line.Bdelay/dout_i\(5),
      R => \<const0>\
    );
\g_dp.i_polyomial/g_struct.P_for_m2_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => ce,
      D => \g_dp.i_polyomial/g_struct.P_for_m2_delay/i_pipe/first_q\(23),
      Q => \g_dp.i_polyomial/g_struct.multadd_2.madd/dsp_extra_fabric_adder.mult_with_add_low/use_prim.iBdelx[1].iBdely[1].need_delay_line.Bdelay/dout_i\(6),
      R => \<const0>\
    );
\g_dp.i_polyomial/g_struct.P_for_m2_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => ce,
      D => \g_dp.i_polyomial/g_struct.P_for_m2_delay/i_pipe/first_q\(24),
      Q => \g_dp.i_polyomial/g_struct.multadd_2.madd/dsp_extra_fabric_adder.mult_with_add_low/use_prim.iBdelx[1].iBdely[1].need_delay_line.Bdelay/dout_i\(7),
      R => \<const0>\
    );
\g_dp.i_polyomial/g_struct.P_for_m2_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => ce,
      D => \g_dp.i_polyomial/g_struct.P_for_m2_delay/i_pipe/first_q\(25),
      Q => \g_dp.i_polyomial/g_struct.multadd_2.madd/dsp_extra_fabric_adder.mult_with_add_low/use_prim.iBdelx[1].iBdely[1].need_delay_line.Bdelay/dout_i\(8),
      R => \<const0>\
    );
\g_dp.i_polyomial/g_struct.P_for_m2_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => ce,
      D => \g_dp.i_polyomial/g_struct.P_for_m2_delay/i_pipe/first_q\(26),
      Q => \g_dp.i_polyomial/g_struct.multadd_2.madd/dsp_extra_fabric_adder.mult_with_add_low/use_prim.iBdelx[1].iBdely[1].need_delay_line.Bdelay/dout_i\(9),
      R => \<const0>\
    );
\g_dp.i_polyomial/g_struct.P_for_m2_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => ce,
      D => \g_dp.i_polyomial/g_struct.P_for_m2_delay/i_pipe/first_q\(27),
      Q => \g_dp.i_polyomial/g_struct.multadd_2.madd/dsp_extra_fabric_adder.mult_with_add_low/use_prim.iBdelx[1].iBdely[1].need_delay_line.Bdelay/dout_i\(10),
      R => \<const0>\
    );
\g_dp.i_polyomial/g_struct.P_for_m2_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => ce,
      D => \g_dp.i_polyomial/g_struct.P_for_m2_delay/i_pipe/first_q\(28),
      Q => \g_dp.i_polyomial/g_struct.multadd_2.madd/dsp_extra_fabric_adder.mult_with_add_low/use_prim.iBdelx[1].iBdely[1].need_delay_line.Bdelay/dout_i\(11),
      R => \<const0>\
    );
\g_dp.i_polyomial/g_struct.P_for_m2_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => ce,
      D => \g_dp.i_polyomial/g_struct.P_for_m2_delay/i_pipe/first_q\(29),
      Q => \g_dp.i_polyomial/g_struct.multadd_2.madd/dsp_extra_fabric_adder.mult_with_add_low/use_prim.iBdelx[1].iBdely[1].need_delay_line.Bdelay/dout_i\(12),
      R => \<const0>\
    );
\g_dp.i_polyomial/g_struct.P_for_m2_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => ce,
      D => \g_dp.i_polyomial/g_struct.P_for_m2_delay/i_pipe/first_q\(2),
      Q => \g_dp.i_polyomial/g_struct.multadd_2.madd/dsp_extra_fabric_adder.mult_with_add_low/use_prim.iBdelx[1].iBdely[0].need_delay_line.Bdelay/dout_i\(2),
      R => \<const0>\
    );
\g_dp.i_polyomial/g_struct.P_for_m2_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => ce,
      D => \g_dp.i_polyomial/g_struct.P_for_m2_delay/i_pipe/first_q\(3),
      Q => \g_dp.i_polyomial/g_struct.multadd_2.madd/dsp_extra_fabric_adder.mult_with_add_low/use_prim.iBdelx[1].iBdely[0].need_delay_line.Bdelay/dout_i\(3),
      R => \<const0>\
    );
\g_dp.i_polyomial/g_struct.P_for_m2_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => ce,
      D => \g_dp.i_polyomial/g_struct.P_for_m2_delay/i_pipe/first_q\(4),
      Q => \g_dp.i_polyomial/g_struct.multadd_2.madd/dsp_extra_fabric_adder.mult_with_add_low/use_prim.iBdelx[1].iBdely[0].need_delay_line.Bdelay/dout_i\(4),
      R => \<const0>\
    );
\g_dp.i_polyomial/g_struct.P_for_m2_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => ce,
      D => \g_dp.i_polyomial/g_struct.P_for_m2_delay/i_pipe/first_q\(5),
      Q => \g_dp.i_polyomial/g_struct.multadd_2.madd/dsp_extra_fabric_adder.mult_with_add_low/use_prim.iBdelx[1].iBdely[0].need_delay_line.Bdelay/dout_i\(5),
      R => \<const0>\
    );
\g_dp.i_polyomial/g_struct.P_for_m2_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => ce,
      D => \g_dp.i_polyomial/g_struct.P_for_m2_delay/i_pipe/first_q\(6),
      Q => \g_dp.i_polyomial/g_struct.multadd_2.madd/dsp_extra_fabric_adder.mult_with_add_low/use_prim.iBdelx[1].iBdely[0].need_delay_line.Bdelay/dout_i\(6),
      R => \<const0>\
    );
\g_dp.i_polyomial/g_struct.P_for_m2_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => ce,
      D => \g_dp.i_polyomial/g_struct.P_for_m2_delay/i_pipe/first_q\(7),
      Q => \g_dp.i_polyomial/g_struct.multadd_2.madd/dsp_extra_fabric_adder.mult_with_add_low/use_prim.iBdelx[1].iBdely[0].need_delay_line.Bdelay/dout_i\(7),
      R => \<const0>\
    );
\g_dp.i_polyomial/g_struct.P_for_m2_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => ce,
      D => \g_dp.i_polyomial/g_struct.P_for_m2_delay/i_pipe/first_q\(8),
      Q => \g_dp.i_polyomial/g_struct.multadd_2.madd/dsp_extra_fabric_adder.mult_with_add_low/use_prim.iBdelx[1].iBdely[0].need_delay_line.Bdelay/dout_i\(8),
      R => \<const0>\
    );
\g_dp.i_polyomial/g_struct.P_for_m2_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => ce,
      D => \g_dp.i_polyomial/g_struct.P_for_m2_delay/i_pipe/first_q\(9),
      Q => \g_dp.i_polyomial/g_struct.multadd_2.madd/dsp_extra_fabric_adder.mult_with_add_low/use_prim.iBdelx[1].iBdely[0].need_delay_line.Bdelay/dout_i\(9),
      R => \<const0>\
    );
\g_dp.i_polyomial/g_struct.k0_lower_bits_delay/i_pipe/opt_has_pipe.first_q_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => ce,
      D => \n_0_opt_has_pipe.first_q[0]_i_1\,
      Q => \g_dp.i_polyomial/g_struct.k0_lower_bits_delay/i_pipe/first_q\(0),
      R => \<const0>\
    );
\g_dp.i_polyomial/g_struct.k0_lower_bits_delay/i_pipe/opt_has_pipe.first_q_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => ce,
      D => \n_0_opt_has_pipe.first_q[1]_i_1\,
      Q => \g_dp.i_polyomial/g_struct.k0_lower_bits_delay/i_pipe/first_q\(1),
      R => \<const0>\
    );
\g_dp.i_polyomial/g_struct.k0_lower_bits_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => ce,
      D => \g_dp.i_polyomial/g_struct.k0_lower_bits_delay/i_pipe/first_q\(0),
      Q => \g_dp.i_polyomial/K0_lower_bits_del\(0),
      R => \<const0>\
    );
\g_dp.i_polyomial/g_struct.k0_lower_bits_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => ce,
      D => \g_dp.i_polyomial/g_struct.k0_lower_bits_delay/i_pipe/first_q\(1),
      Q => \g_dp.i_polyomial/K0_lower_bits_del\(1),
      R => \<const0>\
    );
\g_dp.i_polyomial/g_struct.multadd_1.madd/dsp_extra_fabric_adder.adder_delay/i_pipe/opt_has_pipe.first_q[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
    port map (
      I0 => \n_7_opt_has_pipe.first_q_reg[3]_i_2\,
      I1 => \g_dp.i_polyomial/g_struct.multadd_2.madd/dsp_extra_fabric_adder.mult_with_add_low/use_prim.iAdelx[1].iAdely[0].use_delay_line.Adelay/dout_i\(4),
      I2 => ce,
      O => \n_0_g_dp.i_polyomial/g_struct.multadd_1.madd/dsp_extra_fabric_adder.adder_delay/i_pipe/opt_has_pipe.first_q[0]_i_1\
    );
\g_dp.i_polyomial/g_struct.multadd_1.madd/dsp_extra_fabric_adder.adder_delay/i_pipe/opt_has_pipe.first_q[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
    port map (
      I0 => \n_5_opt_has_pipe.first_q_reg[11]_i_2\,
      I1 => \g_dp.i_polyomial/g_struct.multadd_2.madd/dsp_extra_fabric_adder.mult_with_add_low/use_prim.iAdelx[1].iAdely[0].use_delay_line.Adelay/dout_i\(14),
      I2 => ce,
      O => \n_0_g_dp.i_polyomial/g_struct.multadd_1.madd/dsp_extra_fabric_adder.adder_delay/i_pipe/opt_has_pipe.first_q[10]_i_1\
    );
\g_dp.i_polyomial/g_struct.multadd_1.madd/dsp_extra_fabric_adder.adder_delay/i_pipe/opt_has_pipe.first_q[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
    port map (
      I0 => \n_5_opt_has_pipe.first_q_reg[11]_i_2\,
      I1 => \g_dp.i_polyomial/g_struct.multadd_2.madd/dsp_extra_fabric_adder.mult_with_add_low/use_prim.iAdelx[1].iAdely[0].use_delay_line.Adelay/dout_i\(15),
      I2 => ce,
      O => \n_0_g_dp.i_polyomial/g_struct.multadd_1.madd/dsp_extra_fabric_adder.adder_delay/i_pipe/opt_has_pipe.first_q[11]_i_1\
    );
\g_dp.i_polyomial/g_struct.multadd_1.madd/dsp_extra_fabric_adder.adder_delay/i_pipe/opt_has_pipe.first_q[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
    port map (
      I0 => \n_6_opt_has_pipe.first_q_reg[3]_i_2\,
      I1 => \g_dp.i_polyomial/g_struct.multadd_2.madd/dsp_extra_fabric_adder.mult_with_add_low/use_prim.iAdelx[1].iAdely[0].use_delay_line.Adelay/dout_i\(5),
      I2 => ce,
      O => \n_0_g_dp.i_polyomial/g_struct.multadd_1.madd/dsp_extra_fabric_adder.adder_delay/i_pipe/opt_has_pipe.first_q[1]_i_1\
    );
\g_dp.i_polyomial/g_struct.multadd_1.madd/dsp_extra_fabric_adder.adder_delay/i_pipe/opt_has_pipe.first_q[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
    port map (
      I0 => \n_5_opt_has_pipe.first_q_reg[3]_i_2\,
      I1 => \g_dp.i_polyomial/g_struct.multadd_2.madd/dsp_extra_fabric_adder.mult_with_add_low/use_prim.iAdelx[1].iAdely[0].use_delay_line.Adelay/dout_i\(6),
      I2 => ce,
      O => \n_0_g_dp.i_polyomial/g_struct.multadd_1.madd/dsp_extra_fabric_adder.adder_delay/i_pipe/opt_has_pipe.first_q[2]_i_1\
    );
\g_dp.i_polyomial/g_struct.multadd_1.madd/dsp_extra_fabric_adder.adder_delay/i_pipe/opt_has_pipe.first_q[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
    port map (
      I0 => \n_4_opt_has_pipe.first_q_reg[3]_i_2\,
      I1 => \g_dp.i_polyomial/g_struct.multadd_2.madd/dsp_extra_fabric_adder.mult_with_add_low/use_prim.iAdelx[1].iAdely[0].use_delay_line.Adelay/dout_i\(7),
      I2 => ce,
      O => \n_0_g_dp.i_polyomial/g_struct.multadd_1.madd/dsp_extra_fabric_adder.adder_delay/i_pipe/opt_has_pipe.first_q[3]_i_1\
    );
\g_dp.i_polyomial/g_struct.multadd_1.madd/dsp_extra_fabric_adder.adder_delay/i_pipe/opt_has_pipe.first_q[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
    port map (
      I0 => \n_7_opt_has_pipe.first_q_reg[7]_i_2\,
      I1 => \g_dp.i_polyomial/g_struct.multadd_2.madd/dsp_extra_fabric_adder.mult_with_add_low/use_prim.iAdelx[1].iAdely[0].use_delay_line.Adelay/dout_i\(8),
      I2 => ce,
      O => \n_0_g_dp.i_polyomial/g_struct.multadd_1.madd/dsp_extra_fabric_adder.adder_delay/i_pipe/opt_has_pipe.first_q[4]_i_1\
    );
\g_dp.i_polyomial/g_struct.multadd_1.madd/dsp_extra_fabric_adder.adder_delay/i_pipe/opt_has_pipe.first_q[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
    port map (
      I0 => \n_6_opt_has_pipe.first_q_reg[7]_i_2\,
      I1 => \g_dp.i_polyomial/g_struct.multadd_2.madd/dsp_extra_fabric_adder.mult_with_add_low/use_prim.iAdelx[1].iAdely[0].use_delay_line.Adelay/dout_i\(9),
      I2 => ce,
      O => \n_0_g_dp.i_polyomial/g_struct.multadd_1.madd/dsp_extra_fabric_adder.adder_delay/i_pipe/opt_has_pipe.first_q[5]_i_1\
    );
\g_dp.i_polyomial/g_struct.multadd_1.madd/dsp_extra_fabric_adder.adder_delay/i_pipe/opt_has_pipe.first_q[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
    port map (
      I0 => \n_5_opt_has_pipe.first_q_reg[7]_i_2\,
      I1 => \g_dp.i_polyomial/g_struct.multadd_2.madd/dsp_extra_fabric_adder.mult_with_add_low/use_prim.iAdelx[1].iAdely[0].use_delay_line.Adelay/dout_i\(10),
      I2 => ce,
      O => \n_0_g_dp.i_polyomial/g_struct.multadd_1.madd/dsp_extra_fabric_adder.adder_delay/i_pipe/opt_has_pipe.first_q[6]_i_1\
    );
\g_dp.i_polyomial/g_struct.multadd_1.madd/dsp_extra_fabric_adder.adder_delay/i_pipe/opt_has_pipe.first_q[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
    port map (
      I0 => \n_4_opt_has_pipe.first_q_reg[7]_i_2\,
      I1 => \g_dp.i_polyomial/g_struct.multadd_2.madd/dsp_extra_fabric_adder.mult_with_add_low/use_prim.iAdelx[1].iAdely[0].use_delay_line.Adelay/dout_i\(11),
      I2 => ce,
      O => \n_0_g_dp.i_polyomial/g_struct.multadd_1.madd/dsp_extra_fabric_adder.adder_delay/i_pipe/opt_has_pipe.first_q[7]_i_1\
    );
\g_dp.i_polyomial/g_struct.multadd_1.madd/dsp_extra_fabric_adder.adder_delay/i_pipe/opt_has_pipe.first_q[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
    port map (
      I0 => \n_7_opt_has_pipe.first_q_reg[11]_i_2\,
      I1 => \g_dp.i_polyomial/g_struct.multadd_2.madd/dsp_extra_fabric_adder.mult_with_add_low/use_prim.iAdelx[1].iAdely[0].use_delay_line.Adelay/dout_i\(12),
      I2 => ce,
      O => \n_0_g_dp.i_polyomial/g_struct.multadd_1.madd/dsp_extra_fabric_adder.adder_delay/i_pipe/opt_has_pipe.first_q[8]_i_1\
    );
\g_dp.i_polyomial/g_struct.multadd_1.madd/dsp_extra_fabric_adder.adder_delay/i_pipe/opt_has_pipe.first_q[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
    port map (
      I0 => \n_6_opt_has_pipe.first_q_reg[11]_i_2\,
      I1 => \g_dp.i_polyomial/g_struct.multadd_2.madd/dsp_extra_fabric_adder.mult_with_add_low/use_prim.iAdelx[1].iAdely[0].use_delay_line.Adelay/dout_i\(13),
      I2 => ce,
      O => \n_0_g_dp.i_polyomial/g_struct.multadd_1.madd/dsp_extra_fabric_adder.adder_delay/i_pipe/opt_has_pipe.first_q[9]_i_1\
    );
\g_dp.i_polyomial/g_struct.multadd_1.madd/dsp_extra_fabric_adder.adder_delay/i_pipe/opt_has_pipe.first_q_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => \<const1>\,
      D => \n_0_g_dp.i_polyomial/g_struct.multadd_1.madd/dsp_extra_fabric_adder.adder_delay/i_pipe/opt_has_pipe.first_q[0]_i_1\,
      Q => \g_dp.i_polyomial/g_struct.multadd_2.madd/dsp_extra_fabric_adder.mult_with_add_low/use_prim.iAdelx[1].iAdely[0].use_delay_line.Adelay/dout_i\(4),
      R => \<const0>\
    );
\g_dp.i_polyomial/g_struct.multadd_1.madd/dsp_extra_fabric_adder.adder_delay/i_pipe/opt_has_pipe.first_q_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => \<const1>\,
      D => \n_0_g_dp.i_polyomial/g_struct.multadd_1.madd/dsp_extra_fabric_adder.adder_delay/i_pipe/opt_has_pipe.first_q[10]_i_1\,
      Q => \g_dp.i_polyomial/g_struct.multadd_2.madd/dsp_extra_fabric_adder.mult_with_add_low/use_prim.iAdelx[1].iAdely[0].use_delay_line.Adelay/dout_i\(14),
      R => \<const0>\
    );
\g_dp.i_polyomial/g_struct.multadd_1.madd/dsp_extra_fabric_adder.adder_delay/i_pipe/opt_has_pipe.first_q_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => \<const1>\,
      D => \n_0_g_dp.i_polyomial/g_struct.multadd_1.madd/dsp_extra_fabric_adder.adder_delay/i_pipe/opt_has_pipe.first_q[11]_i_1\,
      Q => \g_dp.i_polyomial/g_struct.multadd_2.madd/dsp_extra_fabric_adder.mult_with_add_low/use_prim.iAdelx[1].iAdely[0].use_delay_line.Adelay/dout_i\(15),
      R => \<const0>\
    );
\g_dp.i_polyomial/g_struct.multadd_1.madd/dsp_extra_fabric_adder.adder_delay/i_pipe/opt_has_pipe.first_q_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => \<const1>\,
      D => \n_0_g_dp.i_polyomial/g_struct.multadd_1.madd/dsp_extra_fabric_adder.adder_delay/i_pipe/opt_has_pipe.first_q[1]_i_1\,
      Q => \g_dp.i_polyomial/g_struct.multadd_2.madd/dsp_extra_fabric_adder.mult_with_add_low/use_prim.iAdelx[1].iAdely[0].use_delay_line.Adelay/dout_i\(5),
      R => \<const0>\
    );
\g_dp.i_polyomial/g_struct.multadd_1.madd/dsp_extra_fabric_adder.adder_delay/i_pipe/opt_has_pipe.first_q_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => \<const1>\,
      D => \n_0_g_dp.i_polyomial/g_struct.multadd_1.madd/dsp_extra_fabric_adder.adder_delay/i_pipe/opt_has_pipe.first_q[2]_i_1\,
      Q => \g_dp.i_polyomial/g_struct.multadd_2.madd/dsp_extra_fabric_adder.mult_with_add_low/use_prim.iAdelx[1].iAdely[0].use_delay_line.Adelay/dout_i\(6),
      R => \<const0>\
    );
\g_dp.i_polyomial/g_struct.multadd_1.madd/dsp_extra_fabric_adder.adder_delay/i_pipe/opt_has_pipe.first_q_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => \<const1>\,
      D => \n_0_g_dp.i_polyomial/g_struct.multadd_1.madd/dsp_extra_fabric_adder.adder_delay/i_pipe/opt_has_pipe.first_q[3]_i_1\,
      Q => \g_dp.i_polyomial/g_struct.multadd_2.madd/dsp_extra_fabric_adder.mult_with_add_low/use_prim.iAdelx[1].iAdely[0].use_delay_line.Adelay/dout_i\(7),
      R => \<const0>\
    );
\g_dp.i_polyomial/g_struct.multadd_1.madd/dsp_extra_fabric_adder.adder_delay/i_pipe/opt_has_pipe.first_q_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => \<const1>\,
      D => \n_0_g_dp.i_polyomial/g_struct.multadd_1.madd/dsp_extra_fabric_adder.adder_delay/i_pipe/opt_has_pipe.first_q[4]_i_1\,
      Q => \g_dp.i_polyomial/g_struct.multadd_2.madd/dsp_extra_fabric_adder.mult_with_add_low/use_prim.iAdelx[1].iAdely[0].use_delay_line.Adelay/dout_i\(8),
      R => \<const0>\
    );
\g_dp.i_polyomial/g_struct.multadd_1.madd/dsp_extra_fabric_adder.adder_delay/i_pipe/opt_has_pipe.first_q_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => \<const1>\,
      D => \n_0_g_dp.i_polyomial/g_struct.multadd_1.madd/dsp_extra_fabric_adder.adder_delay/i_pipe/opt_has_pipe.first_q[5]_i_1\,
      Q => \g_dp.i_polyomial/g_struct.multadd_2.madd/dsp_extra_fabric_adder.mult_with_add_low/use_prim.iAdelx[1].iAdely[0].use_delay_line.Adelay/dout_i\(9),
      R => \<const0>\
    );
\g_dp.i_polyomial/g_struct.multadd_1.madd/dsp_extra_fabric_adder.adder_delay/i_pipe/opt_has_pipe.first_q_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => \<const1>\,
      D => \n_0_g_dp.i_polyomial/g_struct.multadd_1.madd/dsp_extra_fabric_adder.adder_delay/i_pipe/opt_has_pipe.first_q[6]_i_1\,
      Q => \g_dp.i_polyomial/g_struct.multadd_2.madd/dsp_extra_fabric_adder.mult_with_add_low/use_prim.iAdelx[1].iAdely[0].use_delay_line.Adelay/dout_i\(10),
      R => \<const0>\
    );
\g_dp.i_polyomial/g_struct.multadd_1.madd/dsp_extra_fabric_adder.adder_delay/i_pipe/opt_has_pipe.first_q_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => \<const1>\,
      D => \n_0_g_dp.i_polyomial/g_struct.multadd_1.madd/dsp_extra_fabric_adder.adder_delay/i_pipe/opt_has_pipe.first_q[7]_i_1\,
      Q => \g_dp.i_polyomial/g_struct.multadd_2.madd/dsp_extra_fabric_adder.mult_with_add_low/use_prim.iAdelx[1].iAdely[0].use_delay_line.Adelay/dout_i\(11),
      R => \<const0>\
    );
\g_dp.i_polyomial/g_struct.multadd_1.madd/dsp_extra_fabric_adder.adder_delay/i_pipe/opt_has_pipe.first_q_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => \<const1>\,
      D => \n_0_g_dp.i_polyomial/g_struct.multadd_1.madd/dsp_extra_fabric_adder.adder_delay/i_pipe/opt_has_pipe.first_q[8]_i_1\,
      Q => \g_dp.i_polyomial/g_struct.multadd_2.madd/dsp_extra_fabric_adder.mult_with_add_low/use_prim.iAdelx[1].iAdely[0].use_delay_line.Adelay/dout_i\(12),
      R => \<const0>\
    );
\g_dp.i_polyomial/g_struct.multadd_1.madd/dsp_extra_fabric_adder.adder_delay/i_pipe/opt_has_pipe.first_q_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => \<const1>\,
      D => \n_0_g_dp.i_polyomial/g_struct.multadd_1.madd/dsp_extra_fabric_adder.adder_delay/i_pipe/opt_has_pipe.first_q[9]_i_1\,
      Q => \g_dp.i_polyomial/g_struct.multadd_2.madd/dsp_extra_fabric_adder.mult_with_add_low/use_prim.iAdelx[1].iAdely[0].use_delay_line.Adelay/dout_i\(13),
      R => \<const0>\
    );
\g_dp.i_polyomial/g_struct.multadd_1.madd/dsp_extra_fabric_adder.c_high_delay_balance/i_pipe/opt_has_pipe.first_q[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
    port map (
      I0 => z(29),
      I1 => \g_dp.i_polyomial/g_struct.multadd_1.madd/dsp_extra_fabric_adder.c_high_delay_balance/i_pipe/first_q\(1),
      I2 => ce,
      O => \n_0_g_dp.i_polyomial/g_struct.multadd_1.madd/dsp_extra_fabric_adder.c_high_delay_balance/i_pipe/opt_has_pipe.first_q[1]_i_1\
    );
\g_dp.i_polyomial/g_struct.multadd_1.madd/dsp_extra_fabric_adder.c_high_delay_balance/i_pipe/opt_has_pipe.first_q[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
    port map (
      I0 => z(30),
      I1 => \g_dp.i_polyomial/g_struct.multadd_1.madd/dsp_extra_fabric_adder.c_high_delay_balance/i_pipe/first_q\(2),
      I2 => ce,
      O => \n_0_g_dp.i_polyomial/g_struct.multadd_1.madd/dsp_extra_fabric_adder.c_high_delay_balance/i_pipe/opt_has_pipe.first_q[2]_i_1\
    );
\g_dp.i_polyomial/g_struct.multadd_1.madd/dsp_extra_fabric_adder.c_high_delay_balance/i_pipe/opt_has_pipe.first_q[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
    port map (
      I0 => z(31),
      I1 => \g_dp.i_polyomial/g_struct.multadd_1.madd/dsp_extra_fabric_adder.c_high_delay_balance/i_pipe/first_q\(3),
      I2 => ce,
      O => \n_0_g_dp.i_polyomial/g_struct.multadd_1.madd/dsp_extra_fabric_adder.c_high_delay_balance/i_pipe/opt_has_pipe.first_q[3]_i_1\
    );
\g_dp.i_polyomial/g_struct.multadd_1.madd/dsp_extra_fabric_adder.c_high_delay_balance/i_pipe/opt_has_pipe.first_q[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
    port map (
      I0 => z(32),
      I1 => \g_dp.i_polyomial/g_struct.multadd_1.madd/dsp_extra_fabric_adder.c_high_delay_balance/i_pipe/first_q\(4),
      I2 => ce,
      O => \n_0_g_dp.i_polyomial/g_struct.multadd_1.madd/dsp_extra_fabric_adder.c_high_delay_balance/i_pipe/opt_has_pipe.first_q[4]_i_1\
    );
\g_dp.i_polyomial/g_struct.multadd_1.madd/dsp_extra_fabric_adder.c_high_delay_balance/i_pipe/opt_has_pipe.first_q[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
    port map (
      I0 => z(33),
      I1 => \g_dp.i_polyomial/g_struct.multadd_1.madd/dsp_extra_fabric_adder.c_high_delay_balance/i_pipe/first_q\(5),
      I2 => ce,
      O => \n_0_g_dp.i_polyomial/g_struct.multadd_1.madd/dsp_extra_fabric_adder.c_high_delay_balance/i_pipe/opt_has_pipe.first_q[5]_i_1\
    );
\g_dp.i_polyomial/g_struct.multadd_1.madd/dsp_extra_fabric_adder.c_high_delay_balance/i_pipe/opt_has_pipe.first_q[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
    port map (
      I0 => z(34),
      I1 => \g_dp.i_polyomial/g_struct.multadd_1.madd/dsp_extra_fabric_adder.c_high_delay_balance/i_pipe/first_q\(6),
      I2 => ce,
      O => \n_0_g_dp.i_polyomial/g_struct.multadd_1.madd/dsp_extra_fabric_adder.c_high_delay_balance/i_pipe/opt_has_pipe.first_q[6]_i_1\
    );
\g_dp.i_polyomial/g_struct.multadd_1.madd/dsp_extra_fabric_adder.c_high_delay_balance/i_pipe/opt_has_pipe.first_q[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
    port map (
      I0 => z(35),
      I1 => \g_dp.i_polyomial/g_struct.multadd_1.madd/dsp_extra_fabric_adder.c_high_delay_balance/i_pipe/first_q\(7),
      I2 => ce,
      O => \n_0_g_dp.i_polyomial/g_struct.multadd_1.madd/dsp_extra_fabric_adder.c_high_delay_balance/i_pipe/opt_has_pipe.first_q[7]_i_1\
    );
\g_dp.i_polyomial/g_struct.multadd_1.madd/dsp_extra_fabric_adder.c_high_delay_balance/i_pipe/opt_has_pipe.first_q[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
    port map (
      I0 => z(36),
      I1 => \g_dp.i_polyomial/g_struct.multadd_1.madd/dsp_extra_fabric_adder.c_high_delay_balance/i_pipe/first_q\(8),
      I2 => ce,
      O => \n_0_g_dp.i_polyomial/g_struct.multadd_1.madd/dsp_extra_fabric_adder.c_high_delay_balance/i_pipe/opt_has_pipe.first_q[8]_i_1\
    );
\g_dp.i_polyomial/g_struct.multadd_1.madd/dsp_extra_fabric_adder.c_high_delay_balance/i_pipe/opt_has_pipe.first_q[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
    port map (
      I0 => z(37),
      I1 => \g_dp.i_polyomial/g_struct.multadd_1.madd/dsp_extra_fabric_adder.c_high_delay_balance/i_pipe/first_q\(9),
      I2 => ce,
      O => \n_0_g_dp.i_polyomial/g_struct.multadd_1.madd/dsp_extra_fabric_adder.c_high_delay_balance/i_pipe/opt_has_pipe.first_q[9]_i_1\
    );
\g_dp.i_polyomial/g_struct.multadd_1.madd/dsp_extra_fabric_adder.c_high_delay_balance/i_pipe/opt_has_pipe.first_q_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => \<const1>\,
      D => \n_0_opt_has_pipe.first_q[0]_i_1__0\,
      Q => \g_dp.i_polyomial/g_struct.multadd_1.madd/dsp_extra_fabric_adder.c_high_delay_balance/i_pipe/first_q\(0),
      R => \<const0>\
    );
\g_dp.i_polyomial/g_struct.multadd_1.madd/dsp_extra_fabric_adder.c_high_delay_balance/i_pipe/opt_has_pipe.first_q_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => \<const1>\,
      D => \g_dp.i_polyomial/g_struct.multadd_1.madd/dsp_extra_fabric_adder.c_high_delay_balance/i_pipe/first_q\(10),
      Q => \g_dp.i_polyomial/g_struct.multadd_1.madd/dsp_extra_fabric_adder.c_high_delay_balance/i_pipe/first_q\(10),
      R => ce
    );
\g_dp.i_polyomial/g_struct.multadd_1.madd/dsp_extra_fabric_adder.c_high_delay_balance/i_pipe/opt_has_pipe.first_q_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => \<const1>\,
      D => \n_0_g_dp.i_polyomial/g_struct.multadd_1.madd/dsp_extra_fabric_adder.c_high_delay_balance/i_pipe/opt_has_pipe.first_q[1]_i_1\,
      Q => \g_dp.i_polyomial/g_struct.multadd_1.madd/dsp_extra_fabric_adder.c_high_delay_balance/i_pipe/first_q\(1),
      R => \<const0>\
    );
\g_dp.i_polyomial/g_struct.multadd_1.madd/dsp_extra_fabric_adder.c_high_delay_balance/i_pipe/opt_has_pipe.first_q_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => \<const1>\,
      D => \n_0_g_dp.i_polyomial/g_struct.multadd_1.madd/dsp_extra_fabric_adder.c_high_delay_balance/i_pipe/opt_has_pipe.first_q[2]_i_1\,
      Q => \g_dp.i_polyomial/g_struct.multadd_1.madd/dsp_extra_fabric_adder.c_high_delay_balance/i_pipe/first_q\(2),
      R => \<const0>\
    );
\g_dp.i_polyomial/g_struct.multadd_1.madd/dsp_extra_fabric_adder.c_high_delay_balance/i_pipe/opt_has_pipe.first_q_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => \<const1>\,
      D => \n_0_g_dp.i_polyomial/g_struct.multadd_1.madd/dsp_extra_fabric_adder.c_high_delay_balance/i_pipe/opt_has_pipe.first_q[3]_i_1\,
      Q => \g_dp.i_polyomial/g_struct.multadd_1.madd/dsp_extra_fabric_adder.c_high_delay_balance/i_pipe/first_q\(3),
      R => \<const0>\
    );
\g_dp.i_polyomial/g_struct.multadd_1.madd/dsp_extra_fabric_adder.c_high_delay_balance/i_pipe/opt_has_pipe.first_q_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => \<const1>\,
      D => \n_0_g_dp.i_polyomial/g_struct.multadd_1.madd/dsp_extra_fabric_adder.c_high_delay_balance/i_pipe/opt_has_pipe.first_q[4]_i_1\,
      Q => \g_dp.i_polyomial/g_struct.multadd_1.madd/dsp_extra_fabric_adder.c_high_delay_balance/i_pipe/first_q\(4),
      R => \<const0>\
    );
\g_dp.i_polyomial/g_struct.multadd_1.madd/dsp_extra_fabric_adder.c_high_delay_balance/i_pipe/opt_has_pipe.first_q_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => \<const1>\,
      D => \n_0_g_dp.i_polyomial/g_struct.multadd_1.madd/dsp_extra_fabric_adder.c_high_delay_balance/i_pipe/opt_has_pipe.first_q[5]_i_1\,
      Q => \g_dp.i_polyomial/g_struct.multadd_1.madd/dsp_extra_fabric_adder.c_high_delay_balance/i_pipe/first_q\(5),
      R => \<const0>\
    );
\g_dp.i_polyomial/g_struct.multadd_1.madd/dsp_extra_fabric_adder.c_high_delay_balance/i_pipe/opt_has_pipe.first_q_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => \<const1>\,
      D => \n_0_g_dp.i_polyomial/g_struct.multadd_1.madd/dsp_extra_fabric_adder.c_high_delay_balance/i_pipe/opt_has_pipe.first_q[6]_i_1\,
      Q => \g_dp.i_polyomial/g_struct.multadd_1.madd/dsp_extra_fabric_adder.c_high_delay_balance/i_pipe/first_q\(6),
      R => \<const0>\
    );
\g_dp.i_polyomial/g_struct.multadd_1.madd/dsp_extra_fabric_adder.c_high_delay_balance/i_pipe/opt_has_pipe.first_q_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => \<const1>\,
      D => \n_0_g_dp.i_polyomial/g_struct.multadd_1.madd/dsp_extra_fabric_adder.c_high_delay_balance/i_pipe/opt_has_pipe.first_q[7]_i_1\,
      Q => \g_dp.i_polyomial/g_struct.multadd_1.madd/dsp_extra_fabric_adder.c_high_delay_balance/i_pipe/first_q\(7),
      R => \<const0>\
    );
\g_dp.i_polyomial/g_struct.multadd_1.madd/dsp_extra_fabric_adder.c_high_delay_balance/i_pipe/opt_has_pipe.first_q_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => \<const1>\,
      D => \n_0_g_dp.i_polyomial/g_struct.multadd_1.madd/dsp_extra_fabric_adder.c_high_delay_balance/i_pipe/opt_has_pipe.first_q[8]_i_1\,
      Q => \g_dp.i_polyomial/g_struct.multadd_1.madd/dsp_extra_fabric_adder.c_high_delay_balance/i_pipe/first_q\(8),
      R => \<const0>\
    );
\g_dp.i_polyomial/g_struct.multadd_1.madd/dsp_extra_fabric_adder.c_high_delay_balance/i_pipe/opt_has_pipe.first_q_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => \<const1>\,
      D => \n_0_g_dp.i_polyomial/g_struct.multadd_1.madd/dsp_extra_fabric_adder.c_high_delay_balance/i_pipe/opt_has_pipe.first_q[9]_i_1\,
      Q => \g_dp.i_polyomial/g_struct.multadd_1.madd/dsp_extra_fabric_adder.c_high_delay_balance/i_pipe/first_q\(9),
      R => \<const0>\
    );
\g_dp.i_polyomial/g_struct.multadd_1.madd/dsp_extra_fabric_adder.c_low_delay_balance/i_pipe/opt_has_pipe.first_q[25]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8FF00"
    )
    port map (
      I0 => \n_0_opt_has_pipe.first_q[25]_i_2\,
      I1 => z(37),
      I2 => \n_0_opt_has_pipe.first_q[25]_i_3\,
      I3 => \g_dp.i_polyomial/g_struct.multadd_1.madd/dsp_extra_fabric_adder.c_low_delay_balance/i_pipe/first_q\(25),
      I4 => ce,
      O => \n_0_g_dp.i_polyomial/g_struct.multadd_1.madd/dsp_extra_fabric_adder.c_low_delay_balance/i_pipe/opt_has_pipe.first_q[25]_i_1\
    );
\g_dp.i_polyomial/g_struct.multadd_1.madd/dsp_extra_fabric_adder.c_low_delay_balance/i_pipe/opt_has_pipe.first_q[26]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8FF00"
    )
    port map (
      I0 => \n_0_opt_has_pipe.first_q[26]_i_2\,
      I1 => z(37),
      I2 => \n_0_opt_has_pipe.first_q[26]_i_3\,
      I3 => \g_dp.i_polyomial/g_struct.multadd_1.madd/dsp_extra_fabric_adder.c_low_delay_balance/i_pipe/first_q\(26),
      I4 => ce,
      O => \n_0_g_dp.i_polyomial/g_struct.multadd_1.madd/dsp_extra_fabric_adder.c_low_delay_balance/i_pipe/opt_has_pipe.first_q[26]_i_1\
    );
\g_dp.i_polyomial/g_struct.multadd_1.madd/dsp_extra_fabric_adder.c_low_delay_balance/i_pipe/opt_has_pipe.first_q[27]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8FF00"
    )
    port map (
      I0 => \n_0_opt_has_pipe.first_q[27]_i_2\,
      I1 => z(37),
      I2 => \n_0_opt_has_pipe.first_q[27]_i_3\,
      I3 => \g_dp.i_polyomial/g_struct.multadd_1.madd/dsp_extra_fabric_adder.c_low_delay_balance/i_pipe/first_q\(27),
      I4 => ce,
      O => \n_0_g_dp.i_polyomial/g_struct.multadd_1.madd/dsp_extra_fabric_adder.c_low_delay_balance/i_pipe/opt_has_pipe.first_q[27]_i_1\
    );
\g_dp.i_polyomial/g_struct.multadd_1.madd/dsp_extra_fabric_adder.c_low_delay_balance/i_pipe/opt_has_pipe.first_q[28]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8FF00"
    )
    port map (
      I0 => \n_0_opt_has_pipe.first_q[28]_i_2\,
      I1 => z(37),
      I2 => \n_0_opt_has_pipe.first_q[28]_i_3\,
      I3 => \g_dp.i_polyomial/g_struct.multadd_1.madd/dsp_extra_fabric_adder.c_low_delay_balance/i_pipe/first_q\(28),
      I4 => ce,
      O => \n_0_g_dp.i_polyomial/g_struct.multadd_1.madd/dsp_extra_fabric_adder.c_low_delay_balance/i_pipe/opt_has_pipe.first_q[28]_i_1\
    );
\g_dp.i_polyomial/g_struct.multadd_1.madd/dsp_extra_fabric_adder.c_low_delay_balance/i_pipe/opt_has_pipe.first_q[29]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8FF00"
    )
    port map (
      I0 => \n_0_opt_has_pipe.first_q[29]_i_2\,
      I1 => z(37),
      I2 => \n_0_opt_has_pipe.first_q[29]_i_3\,
      I3 => \g_dp.i_polyomial/g_struct.multadd_1.madd/dsp_extra_fabric_adder.c_low_delay_balance/i_pipe/first_q\(29),
      I4 => ce,
      O => \n_0_g_dp.i_polyomial/g_struct.multadd_1.madd/dsp_extra_fabric_adder.c_low_delay_balance/i_pipe/opt_has_pipe.first_q[29]_i_1\
    );
\g_dp.i_polyomial/g_struct.multadd_1.madd/dsp_extra_fabric_adder.c_low_delay_balance/i_pipe/opt_has_pipe.first_q[30]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8FF00"
    )
    port map (
      I0 => \n_0_opt_has_pipe.first_q[30]_i_2\,
      I1 => z(37),
      I2 => \n_0_opt_has_pipe.first_q[30]_i_3\,
      I3 => \g_dp.i_polyomial/g_struct.multadd_1.madd/dsp_extra_fabric_adder.c_low_delay_balance/i_pipe/first_q\(30),
      I4 => ce,
      O => \n_0_g_dp.i_polyomial/g_struct.multadd_1.madd/dsp_extra_fabric_adder.c_low_delay_balance/i_pipe/opt_has_pipe.first_q[30]_i_1\
    );
\g_dp.i_polyomial/g_struct.multadd_1.madd/dsp_extra_fabric_adder.c_low_delay_balance/i_pipe/opt_has_pipe.first_q[31]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8FF00"
    )
    port map (
      I0 => \n_0_opt_has_pipe.first_q[31]_i_2\,
      I1 => z(37),
      I2 => \n_0_opt_has_pipe.first_q[31]_i_3\,
      I3 => \g_dp.i_polyomial/g_struct.multadd_1.madd/dsp_extra_fabric_adder.c_low_delay_balance/i_pipe/first_q\(31),
      I4 => ce,
      O => \n_0_g_dp.i_polyomial/g_struct.multadd_1.madd/dsp_extra_fabric_adder.c_low_delay_balance/i_pipe/opt_has_pipe.first_q[31]_i_1\
    );
\g_dp.i_polyomial/g_struct.multadd_1.madd/dsp_extra_fabric_adder.c_low_delay_balance/i_pipe/opt_has_pipe.first_q[32]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8FF00"
    )
    port map (
      I0 => \n_0_opt_has_pipe.first_q[32]_i_2\,
      I1 => z(37),
      I2 => \n_0_opt_has_pipe.first_q[32]_i_3\,
      I3 => \g_dp.i_polyomial/g_struct.multadd_1.madd/dsp_extra_fabric_adder.c_low_delay_balance/i_pipe/first_q\(32),
      I4 => ce,
      O => \n_0_g_dp.i_polyomial/g_struct.multadd_1.madd/dsp_extra_fabric_adder.c_low_delay_balance/i_pipe/opt_has_pipe.first_q[32]_i_1\
    );
\g_dp.i_polyomial/g_struct.multadd_1.madd/dsp_extra_fabric_adder.c_low_delay_balance/i_pipe/opt_has_pipe.first_q[33]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8FF00"
    )
    port map (
      I0 => \n_0_opt_has_pipe.first_q[33]_i_2\,
      I1 => z(37),
      I2 => \n_0_opt_has_pipe.first_q[33]_i_3\,
      I3 => \g_dp.i_polyomial/g_struct.multadd_1.madd/dsp_extra_fabric_adder.c_low_delay_balance/i_pipe/first_q\(33),
      I4 => ce,
      O => \n_0_g_dp.i_polyomial/g_struct.multadd_1.madd/dsp_extra_fabric_adder.c_low_delay_balance/i_pipe/opt_has_pipe.first_q[33]_i_1\
    );
\g_dp.i_polyomial/g_struct.multadd_1.madd/dsp_extra_fabric_adder.c_low_delay_balance/i_pipe/opt_has_pipe.first_q[34]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8FF00"
    )
    port map (
      I0 => \n_0_opt_has_pipe.first_q[34]_i_2\,
      I1 => z(37),
      I2 => \n_0_opt_has_pipe.first_q[34]_i_3\,
      I3 => \g_dp.i_polyomial/g_struct.multadd_1.madd/dsp_extra_fabric_adder.c_low_delay_balance/i_pipe/first_q\(34),
      I4 => ce,
      O => \n_0_g_dp.i_polyomial/g_struct.multadd_1.madd/dsp_extra_fabric_adder.c_low_delay_balance/i_pipe/opt_has_pipe.first_q[34]_i_1\
    );
\g_dp.i_polyomial/g_struct.multadd_1.madd/dsp_extra_fabric_adder.c_low_delay_balance/i_pipe/opt_has_pipe.first_q[35]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8FF00"
    )
    port map (
      I0 => \n_0_opt_has_pipe.first_q[35]_i_2\,
      I1 => z(37),
      I2 => \n_0_opt_has_pipe.first_q[35]_i_3\,
      I3 => \g_dp.i_polyomial/g_struct.multadd_1.madd/dsp_extra_fabric_adder.c_low_delay_balance/i_pipe/first_q\(35),
      I4 => ce,
      O => \n_0_g_dp.i_polyomial/g_struct.multadd_1.madd/dsp_extra_fabric_adder.c_low_delay_balance/i_pipe/opt_has_pipe.first_q[35]_i_1\
    );
\g_dp.i_polyomial/g_struct.multadd_1.madd/dsp_extra_fabric_adder.c_low_delay_balance/i_pipe/opt_has_pipe.first_q[36]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8FF00"
    )
    port map (
      I0 => \n_0_opt_has_pipe.first_q[36]_i_2\,
      I1 => z(37),
      I2 => \n_0_opt_has_pipe.first_q[36]_i_3\,
      I3 => \g_dp.i_polyomial/g_struct.multadd_1.madd/dsp_extra_fabric_adder.c_low_delay_balance/i_pipe/first_q\(36),
      I4 => ce,
      O => \n_0_g_dp.i_polyomial/g_struct.multadd_1.madd/dsp_extra_fabric_adder.c_low_delay_balance/i_pipe/opt_has_pipe.first_q[36]_i_1\
    );
\g_dp.i_polyomial/g_struct.multadd_1.madd/dsp_extra_fabric_adder.c_low_delay_balance/i_pipe/opt_has_pipe.first_q[37]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8FF00"
    )
    port map (
      I0 => \n_0_opt_has_pipe.first_q[37]_i_2\,
      I1 => z(37),
      I2 => \n_0_opt_has_pipe.first_q[37]_i_3\,
      I3 => \g_dp.i_polyomial/g_struct.multadd_1.madd/dsp_extra_fabric_adder.c_low_delay_balance/i_pipe/first_q\(37),
      I4 => ce,
      O => \n_0_g_dp.i_polyomial/g_struct.multadd_1.madd/dsp_extra_fabric_adder.c_low_delay_balance/i_pipe/opt_has_pipe.first_q[37]_i_1\
    );
\g_dp.i_polyomial/g_struct.multadd_1.madd/dsp_extra_fabric_adder.c_low_delay_balance/i_pipe/opt_has_pipe.first_q[38]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8FF00"
    )
    port map (
      I0 => \n_0_opt_has_pipe.first_q[38]_i_2\,
      I1 => z(37),
      I2 => \n_0_opt_has_pipe.first_q[38]_i_3\,
      I3 => \g_dp.i_polyomial/g_struct.multadd_1.madd/dsp_extra_fabric_adder.c_low_delay_balance/i_pipe/first_q\(38),
      I4 => ce,
      O => \n_0_g_dp.i_polyomial/g_struct.multadd_1.madd/dsp_extra_fabric_adder.c_low_delay_balance/i_pipe/opt_has_pipe.first_q[38]_i_1\
    );
\g_dp.i_polyomial/g_struct.multadd_1.madd/dsp_extra_fabric_adder.c_low_delay_balance/i_pipe/opt_has_pipe.first_q[39]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8FF00"
    )
    port map (
      I0 => \n_0_opt_has_pipe.first_q[39]_i_2\,
      I1 => z(37),
      I2 => \n_0_opt_has_pipe.first_q[39]_i_3\,
      I3 => \g_dp.i_polyomial/g_struct.multadd_1.madd/dsp_extra_fabric_adder.c_low_delay_balance/i_pipe/first_q\(39),
      I4 => ce,
      O => \n_0_g_dp.i_polyomial/g_struct.multadd_1.madd/dsp_extra_fabric_adder.c_low_delay_balance/i_pipe/opt_has_pipe.first_q[39]_i_1\
    );
\g_dp.i_polyomial/g_struct.multadd_1.madd/dsp_extra_fabric_adder.c_low_delay_balance/i_pipe/opt_has_pipe.first_q[40]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8FF00"
    )
    port map (
      I0 => \n_0_opt_has_pipe.first_q[40]_i_2\,
      I1 => z(37),
      I2 => \n_0_opt_has_pipe.first_q[40]_i_3\,
      I3 => \g_dp.i_polyomial/g_struct.multadd_1.madd/dsp_extra_fabric_adder.c_low_delay_balance/i_pipe/first_q\(40),
      I4 => ce,
      O => \n_0_g_dp.i_polyomial/g_struct.multadd_1.madd/dsp_extra_fabric_adder.c_low_delay_balance/i_pipe/opt_has_pipe.first_q[40]_i_1\
    );
\g_dp.i_polyomial/g_struct.multadd_1.madd/dsp_extra_fabric_adder.c_low_delay_balance/i_pipe/opt_has_pipe.first_q[41]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8FF00"
    )
    port map (
      I0 => \n_0_opt_has_pipe.first_q[41]_i_2\,
      I1 => z(37),
      I2 => \n_0_opt_has_pipe.first_q[41]_i_3\,
      I3 => \g_dp.i_polyomial/g_struct.multadd_1.madd/dsp_extra_fabric_adder.c_low_delay_balance/i_pipe/first_q\(41),
      I4 => ce,
      O => \n_0_g_dp.i_polyomial/g_struct.multadd_1.madd/dsp_extra_fabric_adder.c_low_delay_balance/i_pipe/opt_has_pipe.first_q[41]_i_1\
    );
\g_dp.i_polyomial/g_struct.multadd_1.madd/dsp_extra_fabric_adder.c_low_delay_balance/i_pipe/opt_has_pipe.first_q[42]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B888B888FFFF0000"
    )
    port map (
      I0 => \n_0_opt_has_pipe.first_q[42]_i_2\,
      I1 => z(37),
      I2 => z(36),
      I3 => \n_0_opt_has_pipe.first_q_reg[42]_i_3\,
      I4 => \g_dp.i_polyomial/g_struct.multadd_1.madd/dsp_extra_fabric_adder.c_low_delay_balance/i_pipe/first_q\(42),
      I5 => ce,
      O => \n_0_g_dp.i_polyomial/g_struct.multadd_1.madd/dsp_extra_fabric_adder.c_low_delay_balance/i_pipe/opt_has_pipe.first_q[42]_i_1\
    );
\g_dp.i_polyomial/g_struct.multadd_1.madd/dsp_extra_fabric_adder.c_low_delay_balance/i_pipe/opt_has_pipe.first_q[43]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8FF00"
    )
    port map (
      I0 => \n_0_opt_has_pipe.first_q[43]_i_2\,
      I1 => z(37),
      I2 => \n_0_opt_has_pipe.first_q[43]_i_3\,
      I3 => \g_dp.i_polyomial/g_struct.multadd_1.madd/dsp_extra_fabric_adder.c_low_delay_balance/i_pipe/first_q\(43),
      I4 => ce,
      O => \n_0_g_dp.i_polyomial/g_struct.multadd_1.madd/dsp_extra_fabric_adder.c_low_delay_balance/i_pipe/opt_has_pipe.first_q[43]_i_1\
    );
\g_dp.i_polyomial/g_struct.multadd_1.madd/dsp_extra_fabric_adder.c_low_delay_balance/i_pipe/opt_has_pipe.first_q[44]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"5D"
    )
    port map (
      I0 => \n_0_g_dp.i_polyomial/g_struct.multadd_1.madd/dsp_extra_fabric_adder.c_low_delay_balance/i_pipe/opt_has_pipe.first_q[44]_i_2\,
      I1 => \g_dp.i_polyomial/g_struct.multadd_1.madd/dsp_extra_fabric_adder.c_low_delay_balance/i_pipe/first_q\(44),
      I2 => ce,
      O => \n_0_g_dp.i_polyomial/g_struct.multadd_1.madd/dsp_extra_fabric_adder.c_low_delay_balance/i_pipe/opt_has_pipe.first_q[44]_i_1\
    );
\g_dp.i_polyomial/g_struct.multadd_1.madd/dsp_extra_fabric_adder.c_low_delay_balance/i_pipe/opt_has_pipe.first_q[44]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0344FFFFFFFFFFFF"
    )
    port map (
      I0 => \n_0_g6_b21__0\,
      I1 => z(36),
      I2 => \n_0_g5_b21__0\,
      I3 => z(35),
      I4 => z(37),
      I5 => ce,
      O => \n_0_g_dp.i_polyomial/g_struct.multadd_1.madd/dsp_extra_fabric_adder.c_low_delay_balance/i_pipe/opt_has_pipe.first_q[44]_i_2\
    );
\g_dp.i_polyomial/g_struct.multadd_1.madd/dsp_extra_fabric_adder.c_low_delay_balance/i_pipe/opt_has_pipe.first_q[45]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA80AA80FFFF0000"
    )
    port map (
      I0 => z(37),
      I1 => z(35),
      I2 => \n_0_g5_b22__0\,
      I3 => z(36),
      I4 => \g_dp.i_polyomial/g_struct.multadd_1.madd/dsp_extra_fabric_adder.c_low_delay_balance/i_pipe/first_q\(45),
      I5 => ce,
      O => \n_0_g_dp.i_polyomial/g_struct.multadd_1.madd/dsp_extra_fabric_adder.c_low_delay_balance/i_pipe/opt_has_pipe.first_q[45]_i_1\
    );
\g_dp.i_polyomial/g_struct.multadd_1.madd/dsp_extra_fabric_adder.c_low_delay_balance/i_pipe/opt_has_pipe.first_q_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => \<const1>\,
      D => \g_dp.i_polyomial/g_struct.multadd_1.madd/dsp_extra_fabric_adder.c_low_delay_balance/i_pipe/first_q\(0),
      Q => \g_dp.i_polyomial/g_struct.multadd_1.madd/dsp_extra_fabric_adder.c_low_delay_balance/i_pipe/first_q\(0),
      R => ce
    );
\g_dp.i_polyomial/g_struct.multadd_1.madd/dsp_extra_fabric_adder.c_low_delay_balance/i_pipe/opt_has_pipe.first_q_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => \<const1>\,
      D => \g_dp.i_polyomial/g_struct.multadd_1.madd/dsp_extra_fabric_adder.c_low_delay_balance/i_pipe/first_q\(10),
      Q => \g_dp.i_polyomial/g_struct.multadd_1.madd/dsp_extra_fabric_adder.c_low_delay_balance/i_pipe/first_q\(10),
      R => ce
    );
\g_dp.i_polyomial/g_struct.multadd_1.madd/dsp_extra_fabric_adder.c_low_delay_balance/i_pipe/opt_has_pipe.first_q_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => \<const1>\,
      D => \g_dp.i_polyomial/g_struct.multadd_1.madd/dsp_extra_fabric_adder.c_low_delay_balance/i_pipe/first_q\(11),
      Q => \g_dp.i_polyomial/g_struct.multadd_1.madd/dsp_extra_fabric_adder.c_low_delay_balance/i_pipe/first_q\(11),
      R => ce
    );
\g_dp.i_polyomial/g_struct.multadd_1.madd/dsp_extra_fabric_adder.c_low_delay_balance/i_pipe/opt_has_pipe.first_q_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => \<const1>\,
      D => \g_dp.i_polyomial/g_struct.multadd_1.madd/dsp_extra_fabric_adder.c_low_delay_balance/i_pipe/first_q\(12),
      Q => \g_dp.i_polyomial/g_struct.multadd_1.madd/dsp_extra_fabric_adder.c_low_delay_balance/i_pipe/first_q\(12),
      R => ce
    );
\g_dp.i_polyomial/g_struct.multadd_1.madd/dsp_extra_fabric_adder.c_low_delay_balance/i_pipe/opt_has_pipe.first_q_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => \<const1>\,
      D => \g_dp.i_polyomial/g_struct.multadd_1.madd/dsp_extra_fabric_adder.c_low_delay_balance/i_pipe/first_q\(13),
      Q => \g_dp.i_polyomial/g_struct.multadd_1.madd/dsp_extra_fabric_adder.c_low_delay_balance/i_pipe/first_q\(13),
      R => ce
    );
\g_dp.i_polyomial/g_struct.multadd_1.madd/dsp_extra_fabric_adder.c_low_delay_balance/i_pipe/opt_has_pipe.first_q_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => \<const1>\,
      D => \g_dp.i_polyomial/g_struct.multadd_1.madd/dsp_extra_fabric_adder.c_low_delay_balance/i_pipe/first_q\(14),
      Q => \g_dp.i_polyomial/g_struct.multadd_1.madd/dsp_extra_fabric_adder.c_low_delay_balance/i_pipe/first_q\(14),
      R => ce
    );
\g_dp.i_polyomial/g_struct.multadd_1.madd/dsp_extra_fabric_adder.c_low_delay_balance/i_pipe/opt_has_pipe.first_q_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => \<const1>\,
      D => \g_dp.i_polyomial/g_struct.multadd_1.madd/dsp_extra_fabric_adder.c_low_delay_balance/i_pipe/first_q\(15),
      Q => \g_dp.i_polyomial/g_struct.multadd_1.madd/dsp_extra_fabric_adder.c_low_delay_balance/i_pipe/first_q\(15),
      R => ce
    );
\g_dp.i_polyomial/g_struct.multadd_1.madd/dsp_extra_fabric_adder.c_low_delay_balance/i_pipe/opt_has_pipe.first_q_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => \<const1>\,
      D => \g_dp.i_polyomial/g_struct.multadd_1.madd/dsp_extra_fabric_adder.c_low_delay_balance/i_pipe/first_q\(16),
      Q => \g_dp.i_polyomial/g_struct.multadd_1.madd/dsp_extra_fabric_adder.c_low_delay_balance/i_pipe/first_q\(16),
      R => ce
    );
\g_dp.i_polyomial/g_struct.multadd_1.madd/dsp_extra_fabric_adder.c_low_delay_balance/i_pipe/opt_has_pipe.first_q_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => \<const1>\,
      D => \g_dp.i_polyomial/g_struct.multadd_1.madd/dsp_extra_fabric_adder.c_low_delay_balance/i_pipe/first_q\(17),
      Q => \g_dp.i_polyomial/g_struct.multadd_1.madd/dsp_extra_fabric_adder.c_low_delay_balance/i_pipe/first_q\(17),
      R => ce
    );
\g_dp.i_polyomial/g_struct.multadd_1.madd/dsp_extra_fabric_adder.c_low_delay_balance/i_pipe/opt_has_pipe.first_q_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => \<const1>\,
      D => \g_dp.i_polyomial/g_struct.multadd_1.madd/dsp_extra_fabric_adder.c_low_delay_balance/i_pipe/first_q\(18),
      Q => \g_dp.i_polyomial/g_struct.multadd_1.madd/dsp_extra_fabric_adder.c_low_delay_balance/i_pipe/first_q\(18),
      R => ce
    );
\g_dp.i_polyomial/g_struct.multadd_1.madd/dsp_extra_fabric_adder.c_low_delay_balance/i_pipe/opt_has_pipe.first_q_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => \<const1>\,
      D => \g_dp.i_polyomial/g_struct.multadd_1.madd/dsp_extra_fabric_adder.c_low_delay_balance/i_pipe/first_q\(19),
      Q => \g_dp.i_polyomial/g_struct.multadd_1.madd/dsp_extra_fabric_adder.c_low_delay_balance/i_pipe/first_q\(19),
      R => ce
    );
\g_dp.i_polyomial/g_struct.multadd_1.madd/dsp_extra_fabric_adder.c_low_delay_balance/i_pipe/opt_has_pipe.first_q_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => \<const1>\,
      D => \g_dp.i_polyomial/g_struct.multadd_1.madd/dsp_extra_fabric_adder.c_low_delay_balance/i_pipe/first_q\(1),
      Q => \g_dp.i_polyomial/g_struct.multadd_1.madd/dsp_extra_fabric_adder.c_low_delay_balance/i_pipe/first_q\(1),
      R => ce
    );
\g_dp.i_polyomial/g_struct.multadd_1.madd/dsp_extra_fabric_adder.c_low_delay_balance/i_pipe/opt_has_pipe.first_q_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => \<const1>\,
      D => \g_dp.i_polyomial/g_struct.multadd_1.madd/dsp_extra_fabric_adder.c_low_delay_balance/i_pipe/first_q\(20),
      Q => \g_dp.i_polyomial/g_struct.multadd_1.madd/dsp_extra_fabric_adder.c_low_delay_balance/i_pipe/first_q\(20),
      R => ce
    );
\g_dp.i_polyomial/g_struct.multadd_1.madd/dsp_extra_fabric_adder.c_low_delay_balance/i_pipe/opt_has_pipe.first_q_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => \<const1>\,
      D => \g_dp.i_polyomial/g_struct.multadd_1.madd/dsp_extra_fabric_adder.c_low_delay_balance/i_pipe/first_q\(21),
      Q => \g_dp.i_polyomial/g_struct.multadd_1.madd/dsp_extra_fabric_adder.c_low_delay_balance/i_pipe/first_q\(21),
      R => ce
    );
\g_dp.i_polyomial/g_struct.multadd_1.madd/dsp_extra_fabric_adder.c_low_delay_balance/i_pipe/opt_has_pipe.first_q_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => \<const1>\,
      D => \g_dp.i_polyomial/g_struct.multadd_1.madd/dsp_extra_fabric_adder.c_low_delay_balance/i_pipe/first_q\(22),
      Q => \g_dp.i_polyomial/g_struct.multadd_1.madd/dsp_extra_fabric_adder.c_low_delay_balance/i_pipe/first_q\(22),
      R => ce
    );
\g_dp.i_polyomial/g_struct.multadd_1.madd/dsp_extra_fabric_adder.c_low_delay_balance/i_pipe/opt_has_pipe.first_q_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => \<const1>\,
      D => \g_dp.i_polyomial/g_struct.multadd_1.madd/dsp_extra_fabric_adder.c_low_delay_balance/i_pipe/first_q\(23),
      Q => \g_dp.i_polyomial/g_struct.multadd_1.madd/dsp_extra_fabric_adder.c_low_delay_balance/i_pipe/first_q\(23),
      R => ce
    );
\g_dp.i_polyomial/g_struct.multadd_1.madd/dsp_extra_fabric_adder.c_low_delay_balance/i_pipe/opt_has_pipe.first_q_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => \<const1>\,
      D => \g_dp.i_polyomial/g_struct.multadd_1.madd/dsp_extra_fabric_adder.c_low_delay_balance/i_pipe/first_q\(24),
      Q => \g_dp.i_polyomial/g_struct.multadd_1.madd/dsp_extra_fabric_adder.c_low_delay_balance/i_pipe/first_q\(24),
      R => ce
    );
\g_dp.i_polyomial/g_struct.multadd_1.madd/dsp_extra_fabric_adder.c_low_delay_balance/i_pipe/opt_has_pipe.first_q_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => \<const1>\,
      D => \n_0_g_dp.i_polyomial/g_struct.multadd_1.madd/dsp_extra_fabric_adder.c_low_delay_balance/i_pipe/opt_has_pipe.first_q[25]_i_1\,
      Q => \g_dp.i_polyomial/g_struct.multadd_1.madd/dsp_extra_fabric_adder.c_low_delay_balance/i_pipe/first_q\(25),
      R => \<const0>\
    );
\g_dp.i_polyomial/g_struct.multadd_1.madd/dsp_extra_fabric_adder.c_low_delay_balance/i_pipe/opt_has_pipe.first_q_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => \<const1>\,
      D => \n_0_g_dp.i_polyomial/g_struct.multadd_1.madd/dsp_extra_fabric_adder.c_low_delay_balance/i_pipe/opt_has_pipe.first_q[26]_i_1\,
      Q => \g_dp.i_polyomial/g_struct.multadd_1.madd/dsp_extra_fabric_adder.c_low_delay_balance/i_pipe/first_q\(26),
      R => \<const0>\
    );
\g_dp.i_polyomial/g_struct.multadd_1.madd/dsp_extra_fabric_adder.c_low_delay_balance/i_pipe/opt_has_pipe.first_q_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => \<const1>\,
      D => \n_0_g_dp.i_polyomial/g_struct.multadd_1.madd/dsp_extra_fabric_adder.c_low_delay_balance/i_pipe/opt_has_pipe.first_q[27]_i_1\,
      Q => \g_dp.i_polyomial/g_struct.multadd_1.madd/dsp_extra_fabric_adder.c_low_delay_balance/i_pipe/first_q\(27),
      R => \<const0>\
    );
\g_dp.i_polyomial/g_struct.multadd_1.madd/dsp_extra_fabric_adder.c_low_delay_balance/i_pipe/opt_has_pipe.first_q_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => \<const1>\,
      D => \n_0_g_dp.i_polyomial/g_struct.multadd_1.madd/dsp_extra_fabric_adder.c_low_delay_balance/i_pipe/opt_has_pipe.first_q[28]_i_1\,
      Q => \g_dp.i_polyomial/g_struct.multadd_1.madd/dsp_extra_fabric_adder.c_low_delay_balance/i_pipe/first_q\(28),
      R => \<const0>\
    );
\g_dp.i_polyomial/g_struct.multadd_1.madd/dsp_extra_fabric_adder.c_low_delay_balance/i_pipe/opt_has_pipe.first_q_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => \<const1>\,
      D => \n_0_g_dp.i_polyomial/g_struct.multadd_1.madd/dsp_extra_fabric_adder.c_low_delay_balance/i_pipe/opt_has_pipe.first_q[29]_i_1\,
      Q => \g_dp.i_polyomial/g_struct.multadd_1.madd/dsp_extra_fabric_adder.c_low_delay_balance/i_pipe/first_q\(29),
      R => \<const0>\
    );
\g_dp.i_polyomial/g_struct.multadd_1.madd/dsp_extra_fabric_adder.c_low_delay_balance/i_pipe/opt_has_pipe.first_q_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => \<const1>\,
      D => \g_dp.i_polyomial/g_struct.multadd_1.madd/dsp_extra_fabric_adder.c_low_delay_balance/i_pipe/first_q\(2),
      Q => \g_dp.i_polyomial/g_struct.multadd_1.madd/dsp_extra_fabric_adder.c_low_delay_balance/i_pipe/first_q\(2),
      R => ce
    );
\g_dp.i_polyomial/g_struct.multadd_1.madd/dsp_extra_fabric_adder.c_low_delay_balance/i_pipe/opt_has_pipe.first_q_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => \<const1>\,
      D => \n_0_g_dp.i_polyomial/g_struct.multadd_1.madd/dsp_extra_fabric_adder.c_low_delay_balance/i_pipe/opt_has_pipe.first_q[30]_i_1\,
      Q => \g_dp.i_polyomial/g_struct.multadd_1.madd/dsp_extra_fabric_adder.c_low_delay_balance/i_pipe/first_q\(30),
      R => \<const0>\
    );
\g_dp.i_polyomial/g_struct.multadd_1.madd/dsp_extra_fabric_adder.c_low_delay_balance/i_pipe/opt_has_pipe.first_q_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => \<const1>\,
      D => \n_0_g_dp.i_polyomial/g_struct.multadd_1.madd/dsp_extra_fabric_adder.c_low_delay_balance/i_pipe/opt_has_pipe.first_q[31]_i_1\,
      Q => \g_dp.i_polyomial/g_struct.multadd_1.madd/dsp_extra_fabric_adder.c_low_delay_balance/i_pipe/first_q\(31),
      R => \<const0>\
    );
\g_dp.i_polyomial/g_struct.multadd_1.madd/dsp_extra_fabric_adder.c_low_delay_balance/i_pipe/opt_has_pipe.first_q_reg[32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => \<const1>\,
      D => \n_0_g_dp.i_polyomial/g_struct.multadd_1.madd/dsp_extra_fabric_adder.c_low_delay_balance/i_pipe/opt_has_pipe.first_q[32]_i_1\,
      Q => \g_dp.i_polyomial/g_struct.multadd_1.madd/dsp_extra_fabric_adder.c_low_delay_balance/i_pipe/first_q\(32),
      R => \<const0>\
    );
\g_dp.i_polyomial/g_struct.multadd_1.madd/dsp_extra_fabric_adder.c_low_delay_balance/i_pipe/opt_has_pipe.first_q_reg[33]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => \<const1>\,
      D => \n_0_g_dp.i_polyomial/g_struct.multadd_1.madd/dsp_extra_fabric_adder.c_low_delay_balance/i_pipe/opt_has_pipe.first_q[33]_i_1\,
      Q => \g_dp.i_polyomial/g_struct.multadd_1.madd/dsp_extra_fabric_adder.c_low_delay_balance/i_pipe/first_q\(33),
      R => \<const0>\
    );
\g_dp.i_polyomial/g_struct.multadd_1.madd/dsp_extra_fabric_adder.c_low_delay_balance/i_pipe/opt_has_pipe.first_q_reg[34]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => \<const1>\,
      D => \n_0_g_dp.i_polyomial/g_struct.multadd_1.madd/dsp_extra_fabric_adder.c_low_delay_balance/i_pipe/opt_has_pipe.first_q[34]_i_1\,
      Q => \g_dp.i_polyomial/g_struct.multadd_1.madd/dsp_extra_fabric_adder.c_low_delay_balance/i_pipe/first_q\(34),
      R => \<const0>\
    );
\g_dp.i_polyomial/g_struct.multadd_1.madd/dsp_extra_fabric_adder.c_low_delay_balance/i_pipe/opt_has_pipe.first_q_reg[35]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => \<const1>\,
      D => \n_0_g_dp.i_polyomial/g_struct.multadd_1.madd/dsp_extra_fabric_adder.c_low_delay_balance/i_pipe/opt_has_pipe.first_q[35]_i_1\,
      Q => \g_dp.i_polyomial/g_struct.multadd_1.madd/dsp_extra_fabric_adder.c_low_delay_balance/i_pipe/first_q\(35),
      R => \<const0>\
    );
\g_dp.i_polyomial/g_struct.multadd_1.madd/dsp_extra_fabric_adder.c_low_delay_balance/i_pipe/opt_has_pipe.first_q_reg[36]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => \<const1>\,
      D => \n_0_g_dp.i_polyomial/g_struct.multadd_1.madd/dsp_extra_fabric_adder.c_low_delay_balance/i_pipe/opt_has_pipe.first_q[36]_i_1\,
      Q => \g_dp.i_polyomial/g_struct.multadd_1.madd/dsp_extra_fabric_adder.c_low_delay_balance/i_pipe/first_q\(36),
      R => \<const0>\
    );
\g_dp.i_polyomial/g_struct.multadd_1.madd/dsp_extra_fabric_adder.c_low_delay_balance/i_pipe/opt_has_pipe.first_q_reg[37]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => \<const1>\,
      D => \n_0_g_dp.i_polyomial/g_struct.multadd_1.madd/dsp_extra_fabric_adder.c_low_delay_balance/i_pipe/opt_has_pipe.first_q[37]_i_1\,
      Q => \g_dp.i_polyomial/g_struct.multadd_1.madd/dsp_extra_fabric_adder.c_low_delay_balance/i_pipe/first_q\(37),
      R => \<const0>\
    );
\g_dp.i_polyomial/g_struct.multadd_1.madd/dsp_extra_fabric_adder.c_low_delay_balance/i_pipe/opt_has_pipe.first_q_reg[38]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => \<const1>\,
      D => \n_0_g_dp.i_polyomial/g_struct.multadd_1.madd/dsp_extra_fabric_adder.c_low_delay_balance/i_pipe/opt_has_pipe.first_q[38]_i_1\,
      Q => \g_dp.i_polyomial/g_struct.multadd_1.madd/dsp_extra_fabric_adder.c_low_delay_balance/i_pipe/first_q\(38),
      R => \<const0>\
    );
\g_dp.i_polyomial/g_struct.multadd_1.madd/dsp_extra_fabric_adder.c_low_delay_balance/i_pipe/opt_has_pipe.first_q_reg[39]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => \<const1>\,
      D => \n_0_g_dp.i_polyomial/g_struct.multadd_1.madd/dsp_extra_fabric_adder.c_low_delay_balance/i_pipe/opt_has_pipe.first_q[39]_i_1\,
      Q => \g_dp.i_polyomial/g_struct.multadd_1.madd/dsp_extra_fabric_adder.c_low_delay_balance/i_pipe/first_q\(39),
      R => \<const0>\
    );
\g_dp.i_polyomial/g_struct.multadd_1.madd/dsp_extra_fabric_adder.c_low_delay_balance/i_pipe/opt_has_pipe.first_q_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => \<const1>\,
      D => \g_dp.i_polyomial/g_struct.multadd_1.madd/dsp_extra_fabric_adder.c_low_delay_balance/i_pipe/first_q\(3),
      Q => \g_dp.i_polyomial/g_struct.multadd_1.madd/dsp_extra_fabric_adder.c_low_delay_balance/i_pipe/first_q\(3),
      R => ce
    );
\g_dp.i_polyomial/g_struct.multadd_1.madd/dsp_extra_fabric_adder.c_low_delay_balance/i_pipe/opt_has_pipe.first_q_reg[40]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => \<const1>\,
      D => \n_0_g_dp.i_polyomial/g_struct.multadd_1.madd/dsp_extra_fabric_adder.c_low_delay_balance/i_pipe/opt_has_pipe.first_q[40]_i_1\,
      Q => \g_dp.i_polyomial/g_struct.multadd_1.madd/dsp_extra_fabric_adder.c_low_delay_balance/i_pipe/first_q\(40),
      R => \<const0>\
    );
\g_dp.i_polyomial/g_struct.multadd_1.madd/dsp_extra_fabric_adder.c_low_delay_balance/i_pipe/opt_has_pipe.first_q_reg[41]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => \<const1>\,
      D => \n_0_g_dp.i_polyomial/g_struct.multadd_1.madd/dsp_extra_fabric_adder.c_low_delay_balance/i_pipe/opt_has_pipe.first_q[41]_i_1\,
      Q => \g_dp.i_polyomial/g_struct.multadd_1.madd/dsp_extra_fabric_adder.c_low_delay_balance/i_pipe/first_q\(41),
      R => \<const0>\
    );
\g_dp.i_polyomial/g_struct.multadd_1.madd/dsp_extra_fabric_adder.c_low_delay_balance/i_pipe/opt_has_pipe.first_q_reg[42]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => \<const1>\,
      D => \n_0_g_dp.i_polyomial/g_struct.multadd_1.madd/dsp_extra_fabric_adder.c_low_delay_balance/i_pipe/opt_has_pipe.first_q[42]_i_1\,
      Q => \g_dp.i_polyomial/g_struct.multadd_1.madd/dsp_extra_fabric_adder.c_low_delay_balance/i_pipe/first_q\(42),
      R => \<const0>\
    );
\g_dp.i_polyomial/g_struct.multadd_1.madd/dsp_extra_fabric_adder.c_low_delay_balance/i_pipe/opt_has_pipe.first_q_reg[43]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => \<const1>\,
      D => \n_0_g_dp.i_polyomial/g_struct.multadd_1.madd/dsp_extra_fabric_adder.c_low_delay_balance/i_pipe/opt_has_pipe.first_q[43]_i_1\,
      Q => \g_dp.i_polyomial/g_struct.multadd_1.madd/dsp_extra_fabric_adder.c_low_delay_balance/i_pipe/first_q\(43),
      R => \<const0>\
    );
\g_dp.i_polyomial/g_struct.multadd_1.madd/dsp_extra_fabric_adder.c_low_delay_balance/i_pipe/opt_has_pipe.first_q_reg[44]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => \<const1>\,
      D => \n_0_g_dp.i_polyomial/g_struct.multadd_1.madd/dsp_extra_fabric_adder.c_low_delay_balance/i_pipe/opt_has_pipe.first_q[44]_i_1\,
      Q => \g_dp.i_polyomial/g_struct.multadd_1.madd/dsp_extra_fabric_adder.c_low_delay_balance/i_pipe/first_q\(44),
      R => \<const0>\
    );
\g_dp.i_polyomial/g_struct.multadd_1.madd/dsp_extra_fabric_adder.c_low_delay_balance/i_pipe/opt_has_pipe.first_q_reg[45]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => \<const1>\,
      D => \n_0_g_dp.i_polyomial/g_struct.multadd_1.madd/dsp_extra_fabric_adder.c_low_delay_balance/i_pipe/opt_has_pipe.first_q[45]_i_1\,
      Q => \g_dp.i_polyomial/g_struct.multadd_1.madd/dsp_extra_fabric_adder.c_low_delay_balance/i_pipe/first_q\(45),
      R => \<const0>\
    );
\g_dp.i_polyomial/g_struct.multadd_1.madd/dsp_extra_fabric_adder.c_low_delay_balance/i_pipe/opt_has_pipe.first_q_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => \<const1>\,
      D => \g_dp.i_polyomial/g_struct.multadd_1.madd/dsp_extra_fabric_adder.c_low_delay_balance/i_pipe/first_q\(4),
      Q => \g_dp.i_polyomial/g_struct.multadd_1.madd/dsp_extra_fabric_adder.c_low_delay_balance/i_pipe/first_q\(4),
      R => ce
    );
\g_dp.i_polyomial/g_struct.multadd_1.madd/dsp_extra_fabric_adder.c_low_delay_balance/i_pipe/opt_has_pipe.first_q_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => \<const1>\,
      D => \g_dp.i_polyomial/g_struct.multadd_1.madd/dsp_extra_fabric_adder.c_low_delay_balance/i_pipe/first_q\(5),
      Q => \g_dp.i_polyomial/g_struct.multadd_1.madd/dsp_extra_fabric_adder.c_low_delay_balance/i_pipe/first_q\(5),
      R => ce
    );
\g_dp.i_polyomial/g_struct.multadd_1.madd/dsp_extra_fabric_adder.c_low_delay_balance/i_pipe/opt_has_pipe.first_q_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => \<const1>\,
      D => \g_dp.i_polyomial/g_struct.multadd_1.madd/dsp_extra_fabric_adder.c_low_delay_balance/i_pipe/first_q\(6),
      Q => \g_dp.i_polyomial/g_struct.multadd_1.madd/dsp_extra_fabric_adder.c_low_delay_balance/i_pipe/first_q\(6),
      R => ce
    );
\g_dp.i_polyomial/g_struct.multadd_1.madd/dsp_extra_fabric_adder.c_low_delay_balance/i_pipe/opt_has_pipe.first_q_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => \<const1>\,
      D => \g_dp.i_polyomial/g_struct.multadd_1.madd/dsp_extra_fabric_adder.c_low_delay_balance/i_pipe/first_q\(7),
      Q => \g_dp.i_polyomial/g_struct.multadd_1.madd/dsp_extra_fabric_adder.c_low_delay_balance/i_pipe/first_q\(7),
      R => ce
    );
\g_dp.i_polyomial/g_struct.multadd_1.madd/dsp_extra_fabric_adder.c_low_delay_balance/i_pipe/opt_has_pipe.first_q_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => \<const1>\,
      D => \g_dp.i_polyomial/g_struct.multadd_1.madd/dsp_extra_fabric_adder.c_low_delay_balance/i_pipe/first_q\(8),
      Q => \g_dp.i_polyomial/g_struct.multadd_1.madd/dsp_extra_fabric_adder.c_low_delay_balance/i_pipe/first_q\(8),
      R => ce
    );
\g_dp.i_polyomial/g_struct.multadd_1.madd/dsp_extra_fabric_adder.c_low_delay_balance/i_pipe/opt_has_pipe.first_q_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => \<const1>\,
      D => \g_dp.i_polyomial/g_struct.multadd_1.madd/dsp_extra_fabric_adder.c_low_delay_balance/i_pipe/first_q\(9),
      Q => \g_dp.i_polyomial/g_struct.multadd_1.madd/dsp_extra_fabric_adder.c_low_delay_balance/i_pipe/first_q\(9),
      R => ce
    );
\g_dp.i_polyomial/g_struct.multadd_1.madd/dsp_extra_fabric_adder.mult_low_delay_balance/i_pipe/opt_has_pipe.first_q[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
    port map (
      I0 => \g_dp.i_polyomial/g_struct.multadd_1.madd/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[0].need_output_delay.output_delay/dout_i\(0),
      I1 => \g_dp.i_polyomial/g_struct.multadd_1.madd/dsp_extra_fabric_adder.mult_low_delay_balance/i_pipe/first_q\(0),
      I2 => ce,
      O => \n_0_g_dp.i_polyomial/g_struct.multadd_1.madd/dsp_extra_fabric_adder.mult_low_delay_balance/i_pipe/opt_has_pipe.first_q[0]_i_1\
    );
\g_dp.i_polyomial/g_struct.multadd_1.madd/dsp_extra_fabric_adder.mult_low_delay_balance/i_pipe/opt_has_pipe.first_q[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
    port map (
      I0 => \g_dp.i_polyomial/g_struct.multadd_1.madd/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[0].need_output_delay.output_delay/dout_i\(10),
      I1 => \g_dp.i_polyomial/g_struct.multadd_1.madd/dsp_extra_fabric_adder.mult_low_delay_balance/i_pipe/first_q\(10),
      I2 => ce,
      O => \n_0_g_dp.i_polyomial/g_struct.multadd_1.madd/dsp_extra_fabric_adder.mult_low_delay_balance/i_pipe/opt_has_pipe.first_q[10]_i_1\
    );
\g_dp.i_polyomial/g_struct.multadd_1.madd/dsp_extra_fabric_adder.mult_low_delay_balance/i_pipe/opt_has_pipe.first_q[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
    port map (
      I0 => \g_dp.i_polyomial/g_struct.multadd_1.madd/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[0].need_output_delay.output_delay/dout_i\(11),
      I1 => \g_dp.i_polyomial/g_struct.multadd_1.madd/dsp_extra_fabric_adder.mult_low_delay_balance/i_pipe/first_q\(11),
      I2 => ce,
      O => \n_0_g_dp.i_polyomial/g_struct.multadd_1.madd/dsp_extra_fabric_adder.mult_low_delay_balance/i_pipe/opt_has_pipe.first_q[11]_i_1\
    );
\g_dp.i_polyomial/g_struct.multadd_1.madd/dsp_extra_fabric_adder.mult_low_delay_balance/i_pipe/opt_has_pipe.first_q[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
    port map (
      I0 => \g_dp.i_polyomial/g_struct.multadd_1.madd/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[0].need_output_delay.output_delay/dout_i\(12),
      I1 => \g_dp.i_polyomial/g_struct.multadd_1.madd/dsp_extra_fabric_adder.mult_low_delay_balance/i_pipe/first_q\(12),
      I2 => ce,
      O => \n_0_g_dp.i_polyomial/g_struct.multadd_1.madd/dsp_extra_fabric_adder.mult_low_delay_balance/i_pipe/opt_has_pipe.first_q[12]_i_1\
    );
\g_dp.i_polyomial/g_struct.multadd_1.madd/dsp_extra_fabric_adder.mult_low_delay_balance/i_pipe/opt_has_pipe.first_q[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
    port map (
      I0 => \g_dp.i_polyomial/g_struct.multadd_1.madd/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[0].need_output_delay.output_delay/dout_i\(13),
      I1 => \g_dp.i_polyomial/g_struct.multadd_1.madd/dsp_extra_fabric_adder.mult_low_delay_balance/i_pipe/first_q\(13),
      I2 => ce,
      O => \n_0_g_dp.i_polyomial/g_struct.multadd_1.madd/dsp_extra_fabric_adder.mult_low_delay_balance/i_pipe/opt_has_pipe.first_q[13]_i_1\
    );
\g_dp.i_polyomial/g_struct.multadd_1.madd/dsp_extra_fabric_adder.mult_low_delay_balance/i_pipe/opt_has_pipe.first_q[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
    port map (
      I0 => \g_dp.i_polyomial/g_struct.multadd_1.madd/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[0].need_output_delay.output_delay/dout_i\(14),
      I1 => \g_dp.i_polyomial/g_struct.multadd_1.madd/dsp_extra_fabric_adder.mult_low_delay_balance/i_pipe/first_q\(14),
      I2 => ce,
      O => \n_0_g_dp.i_polyomial/g_struct.multadd_1.madd/dsp_extra_fabric_adder.mult_low_delay_balance/i_pipe/opt_has_pipe.first_q[14]_i_1\
    );
\g_dp.i_polyomial/g_struct.multadd_1.madd/dsp_extra_fabric_adder.mult_low_delay_balance/i_pipe/opt_has_pipe.first_q[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
    port map (
      I0 => \g_dp.i_polyomial/g_struct.multadd_1.madd/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[0].need_output_delay.output_delay/dout_i\(15),
      I1 => \g_dp.i_polyomial/g_struct.multadd_1.madd/dsp_extra_fabric_adder.mult_low_delay_balance/i_pipe/first_q\(15),
      I2 => ce,
      O => \n_0_g_dp.i_polyomial/g_struct.multadd_1.madd/dsp_extra_fabric_adder.mult_low_delay_balance/i_pipe/opt_has_pipe.first_q[15]_i_1\
    );
\g_dp.i_polyomial/g_struct.multadd_1.madd/dsp_extra_fabric_adder.mult_low_delay_balance/i_pipe/opt_has_pipe.first_q[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
    port map (
      I0 => \g_dp.i_polyomial/g_struct.multadd_1.madd/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[0].need_output_delay.output_delay/dout_i\(16),
      I1 => \g_dp.i_polyomial/g_struct.multadd_1.madd/dsp_extra_fabric_adder.mult_low_delay_balance/i_pipe/first_q\(16),
      I2 => ce,
      O => \n_0_g_dp.i_polyomial/g_struct.multadd_1.madd/dsp_extra_fabric_adder.mult_low_delay_balance/i_pipe/opt_has_pipe.first_q[16]_i_1\
    );
\g_dp.i_polyomial/g_struct.multadd_1.madd/dsp_extra_fabric_adder.mult_low_delay_balance/i_pipe/opt_has_pipe.first_q[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
    port map (
      I0 => \g_dp.i_polyomial/g_struct.multadd_1.madd/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[1].need_output_delay.output_delay/dout_i\(0),
      I1 => \g_dp.i_polyomial/g_struct.multadd_1.madd/dsp_extra_fabric_adder.mult_low_delay_balance/i_pipe/first_q\(17),
      I2 => ce,
      O => \n_0_g_dp.i_polyomial/g_struct.multadd_1.madd/dsp_extra_fabric_adder.mult_low_delay_balance/i_pipe/opt_has_pipe.first_q[17]_i_1\
    );
\g_dp.i_polyomial/g_struct.multadd_1.madd/dsp_extra_fabric_adder.mult_low_delay_balance/i_pipe/opt_has_pipe.first_q[18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
    port map (
      I0 => \g_dp.i_polyomial/g_struct.multadd_1.madd/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[1].need_output_delay.output_delay/dout_i\(1),
      I1 => \g_dp.i_polyomial/g_struct.multadd_1.madd/dsp_extra_fabric_adder.mult_low_delay_balance/i_pipe/first_q\(18),
      I2 => ce,
      O => \n_0_g_dp.i_polyomial/g_struct.multadd_1.madd/dsp_extra_fabric_adder.mult_low_delay_balance/i_pipe/opt_has_pipe.first_q[18]_i_1\
    );
\g_dp.i_polyomial/g_struct.multadd_1.madd/dsp_extra_fabric_adder.mult_low_delay_balance/i_pipe/opt_has_pipe.first_q[19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
    port map (
      I0 => \g_dp.i_polyomial/g_struct.multadd_1.madd/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[1].need_output_delay.output_delay/dout_i\(2),
      I1 => \g_dp.i_polyomial/g_struct.multadd_1.madd/dsp_extra_fabric_adder.mult_low_delay_balance/i_pipe/first_q\(19),
      I2 => ce,
      O => \n_0_g_dp.i_polyomial/g_struct.multadd_1.madd/dsp_extra_fabric_adder.mult_low_delay_balance/i_pipe/opt_has_pipe.first_q[19]_i_1\
    );
\g_dp.i_polyomial/g_struct.multadd_1.madd/dsp_extra_fabric_adder.mult_low_delay_balance/i_pipe/opt_has_pipe.first_q[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
    port map (
      I0 => \g_dp.i_polyomial/g_struct.multadd_1.madd/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[0].need_output_delay.output_delay/dout_i\(1),
      I1 => \g_dp.i_polyomial/g_struct.multadd_1.madd/dsp_extra_fabric_adder.mult_low_delay_balance/i_pipe/first_q\(1),
      I2 => ce,
      O => \n_0_g_dp.i_polyomial/g_struct.multadd_1.madd/dsp_extra_fabric_adder.mult_low_delay_balance/i_pipe/opt_has_pipe.first_q[1]_i_1\
    );
\g_dp.i_polyomial/g_struct.multadd_1.madd/dsp_extra_fabric_adder.mult_low_delay_balance/i_pipe/opt_has_pipe.first_q[20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
    port map (
      I0 => \g_dp.i_polyomial/g_struct.multadd_1.madd/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[1].need_output_delay.output_delay/dout_i\(3),
      I1 => \g_dp.i_polyomial/g_struct.multadd_1.madd/dsp_extra_fabric_adder.mult_low_delay_balance/i_pipe/first_q\(20),
      I2 => ce,
      O => \n_0_g_dp.i_polyomial/g_struct.multadd_1.madd/dsp_extra_fabric_adder.mult_low_delay_balance/i_pipe/opt_has_pipe.first_q[20]_i_1\
    );
\g_dp.i_polyomial/g_struct.multadd_1.madd/dsp_extra_fabric_adder.mult_low_delay_balance/i_pipe/opt_has_pipe.first_q[21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
    port map (
      I0 => \g_dp.i_polyomial/g_struct.multadd_1.madd/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[1].need_output_delay.output_delay/dout_i\(4),
      I1 => \g_dp.i_polyomial/g_struct.multadd_1.madd/dsp_extra_fabric_adder.mult_low_delay_balance/i_pipe/first_q\(21),
      I2 => ce,
      O => \n_0_g_dp.i_polyomial/g_struct.multadd_1.madd/dsp_extra_fabric_adder.mult_low_delay_balance/i_pipe/opt_has_pipe.first_q[21]_i_1\
    );
\g_dp.i_polyomial/g_struct.multadd_1.madd/dsp_extra_fabric_adder.mult_low_delay_balance/i_pipe/opt_has_pipe.first_q[22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
    port map (
      I0 => \g_dp.i_polyomial/g_struct.multadd_1.madd/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[1].need_output_delay.output_delay/dout_i\(5),
      I1 => \g_dp.i_polyomial/g_struct.multadd_1.madd/dsp_extra_fabric_adder.mult_low_delay_balance/i_pipe/first_q\(22),
      I2 => ce,
      O => \n_0_g_dp.i_polyomial/g_struct.multadd_1.madd/dsp_extra_fabric_adder.mult_low_delay_balance/i_pipe/opt_has_pipe.first_q[22]_i_1\
    );
\g_dp.i_polyomial/g_struct.multadd_1.madd/dsp_extra_fabric_adder.mult_low_delay_balance/i_pipe/opt_has_pipe.first_q[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
    port map (
      I0 => \g_dp.i_polyomial/g_struct.multadd_1.madd/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[1].need_output_delay.output_delay/dout_i\(6),
      I1 => \g_dp.i_polyomial/g_struct.multadd_1.madd/dsp_extra_fabric_adder.mult_low_delay_balance/i_pipe/first_q\(23),
      I2 => ce,
      O => \n_0_g_dp.i_polyomial/g_struct.multadd_1.madd/dsp_extra_fabric_adder.mult_low_delay_balance/i_pipe/opt_has_pipe.first_q[23]_i_1\
    );
\g_dp.i_polyomial/g_struct.multadd_1.madd/dsp_extra_fabric_adder.mult_low_delay_balance/i_pipe/opt_has_pipe.first_q[24]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
    port map (
      I0 => \g_dp.i_polyomial/g_struct.multadd_1.madd/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[1].need_output_delay.output_delay/dout_i\(7),
      I1 => \g_dp.i_polyomial/g_struct.multadd_1.madd/dsp_extra_fabric_adder.mult_low_delay_balance/i_pipe/first_q\(24),
      I2 => ce,
      O => \n_0_g_dp.i_polyomial/g_struct.multadd_1.madd/dsp_extra_fabric_adder.mult_low_delay_balance/i_pipe/opt_has_pipe.first_q[24]_i_1\
    );
\g_dp.i_polyomial/g_struct.multadd_1.madd/dsp_extra_fabric_adder.mult_low_delay_balance/i_pipe/opt_has_pipe.first_q[25]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
    port map (
      I0 => \g_dp.i_polyomial/g_struct.multadd_1.madd/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[1].need_output_delay.output_delay/dout_i\(8),
      I1 => \g_dp.i_polyomial/g_struct.multadd_2.madd/dsp_extra_fabric_adder.mult_with_add_low/use_prim.iAdelx[0].iAdely[0].use_delay_line.Adelay/dout_i\(0),
      I2 => ce,
      O => \n_0_g_dp.i_polyomial/g_struct.multadd_1.madd/dsp_extra_fabric_adder.mult_low_delay_balance/i_pipe/opt_has_pipe.first_q[25]_i_1\
    );
\g_dp.i_polyomial/g_struct.multadd_1.madd/dsp_extra_fabric_adder.mult_low_delay_balance/i_pipe/opt_has_pipe.first_q[26]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
    port map (
      I0 => \g_dp.i_polyomial/g_struct.multadd_1.madd/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[1].need_output_delay.output_delay/dout_i\(9),
      I1 => \g_dp.i_polyomial/g_struct.multadd_2.madd/dsp_extra_fabric_adder.mult_with_add_low/use_prim.iAdelx[0].iAdely[0].use_delay_line.Adelay/dout_i\(1),
      I2 => ce,
      O => \n_0_g_dp.i_polyomial/g_struct.multadd_1.madd/dsp_extra_fabric_adder.mult_low_delay_balance/i_pipe/opt_has_pipe.first_q[26]_i_1\
    );
\g_dp.i_polyomial/g_struct.multadd_1.madd/dsp_extra_fabric_adder.mult_low_delay_balance/i_pipe/opt_has_pipe.first_q[27]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
    port map (
      I0 => \g_dp.i_polyomial/g_struct.multadd_1.madd/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[1].need_output_delay.output_delay/dout_i\(10),
      I1 => \g_dp.i_polyomial/g_struct.multadd_2.madd/dsp_extra_fabric_adder.mult_with_add_low/use_prim.iAdelx[0].iAdely[0].use_delay_line.Adelay/dout_i\(2),
      I2 => ce,
      O => \n_0_g_dp.i_polyomial/g_struct.multadd_1.madd/dsp_extra_fabric_adder.mult_low_delay_balance/i_pipe/opt_has_pipe.first_q[27]_i_1\
    );
\g_dp.i_polyomial/g_struct.multadd_1.madd/dsp_extra_fabric_adder.mult_low_delay_balance/i_pipe/opt_has_pipe.first_q[28]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
    port map (
      I0 => \g_dp.i_polyomial/g_struct.multadd_1.madd/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[1].need_output_delay.output_delay/dout_i\(11),
      I1 => \g_dp.i_polyomial/g_struct.multadd_2.madd/dsp_extra_fabric_adder.mult_with_add_low/use_prim.iAdelx[0].iAdely[0].use_delay_line.Adelay/dout_i\(3),
      I2 => ce,
      O => \n_0_g_dp.i_polyomial/g_struct.multadd_1.madd/dsp_extra_fabric_adder.mult_low_delay_balance/i_pipe/opt_has_pipe.first_q[28]_i_1\
    );
\g_dp.i_polyomial/g_struct.multadd_1.madd/dsp_extra_fabric_adder.mult_low_delay_balance/i_pipe/opt_has_pipe.first_q[29]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
    port map (
      I0 => \g_dp.i_polyomial/g_struct.multadd_1.madd/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[1].need_output_delay.output_delay/dout_i\(12),
      I1 => \g_dp.i_polyomial/g_struct.multadd_2.madd/dsp_extra_fabric_adder.mult_with_add_low/use_prim.iAdelx[0].iAdely[0].use_delay_line.Adelay/dout_i\(4),
      I2 => ce,
      O => \n_0_g_dp.i_polyomial/g_struct.multadd_1.madd/dsp_extra_fabric_adder.mult_low_delay_balance/i_pipe/opt_has_pipe.first_q[29]_i_1\
    );
\g_dp.i_polyomial/g_struct.multadd_1.madd/dsp_extra_fabric_adder.mult_low_delay_balance/i_pipe/opt_has_pipe.first_q[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
    port map (
      I0 => \g_dp.i_polyomial/g_struct.multadd_1.madd/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[0].need_output_delay.output_delay/dout_i\(2),
      I1 => \g_dp.i_polyomial/g_struct.multadd_1.madd/dsp_extra_fabric_adder.mult_low_delay_balance/i_pipe/first_q\(2),
      I2 => ce,
      O => \n_0_g_dp.i_polyomial/g_struct.multadd_1.madd/dsp_extra_fabric_adder.mult_low_delay_balance/i_pipe/opt_has_pipe.first_q[2]_i_1\
    );
\g_dp.i_polyomial/g_struct.multadd_1.madd/dsp_extra_fabric_adder.mult_low_delay_balance/i_pipe/opt_has_pipe.first_q[30]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
    port map (
      I0 => \g_dp.i_polyomial/g_struct.multadd_1.madd/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[1].need_output_delay.output_delay/dout_i\(13),
      I1 => \g_dp.i_polyomial/g_struct.multadd_2.madd/dsp_extra_fabric_adder.mult_with_add_low/use_prim.iAdelx[0].iAdely[0].use_delay_line.Adelay/dout_i\(5),
      I2 => ce,
      O => \n_0_g_dp.i_polyomial/g_struct.multadd_1.madd/dsp_extra_fabric_adder.mult_low_delay_balance/i_pipe/opt_has_pipe.first_q[30]_i_1\
    );
\g_dp.i_polyomial/g_struct.multadd_1.madd/dsp_extra_fabric_adder.mult_low_delay_balance/i_pipe/opt_has_pipe.first_q[31]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
    port map (
      I0 => \g_dp.i_polyomial/g_struct.multadd_1.madd/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[1].need_output_delay.output_delay/dout_i\(14),
      I1 => \g_dp.i_polyomial/g_struct.multadd_2.madd/dsp_extra_fabric_adder.mult_with_add_low/use_prim.iAdelx[0].iAdely[0].use_delay_line.Adelay/dout_i\(6),
      I2 => ce,
      O => \n_0_g_dp.i_polyomial/g_struct.multadd_1.madd/dsp_extra_fabric_adder.mult_low_delay_balance/i_pipe/opt_has_pipe.first_q[31]_i_1\
    );
\g_dp.i_polyomial/g_struct.multadd_1.madd/dsp_extra_fabric_adder.mult_low_delay_balance/i_pipe/opt_has_pipe.first_q[32]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
    port map (
      I0 => \g_dp.i_polyomial/g_struct.multadd_1.madd/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[1].need_output_delay.output_delay/dout_i\(15),
      I1 => \g_dp.i_polyomial/g_struct.multadd_2.madd/dsp_extra_fabric_adder.mult_with_add_low/use_prim.iAdelx[0].iAdely[0].use_delay_line.Adelay/dout_i\(7),
      I2 => ce,
      O => \n_0_g_dp.i_polyomial/g_struct.multadd_1.madd/dsp_extra_fabric_adder.mult_low_delay_balance/i_pipe/opt_has_pipe.first_q[32]_i_1\
    );
\g_dp.i_polyomial/g_struct.multadd_1.madd/dsp_extra_fabric_adder.mult_low_delay_balance/i_pipe/opt_has_pipe.first_q[33]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
    port map (
      I0 => \g_dp.i_polyomial/g_struct.multadd_1.madd/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[1].need_output_delay.output_delay/dout_i\(16),
      I1 => \g_dp.i_polyomial/g_struct.multadd_2.madd/dsp_extra_fabric_adder.mult_with_add_low/use_prim.iAdelx[0].iAdely[0].use_delay_line.Adelay/dout_i\(8),
      I2 => ce,
      O => \n_0_g_dp.i_polyomial/g_struct.multadd_1.madd/dsp_extra_fabric_adder.mult_low_delay_balance/i_pipe/opt_has_pipe.first_q[33]_i_1\
    );
\g_dp.i_polyomial/g_struct.multadd_1.madd/dsp_extra_fabric_adder.mult_low_delay_balance/i_pipe/opt_has_pipe.first_q[34]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
    port map (
      I0 => \g_dp.i_polyomial/g_struct.multadd_1.madd/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[1].need_output_delay.output_delay/dout_i\(17),
      I1 => \g_dp.i_polyomial/g_struct.multadd_2.madd/dsp_extra_fabric_adder.mult_with_add_low/use_prim.iAdelx[0].iAdely[0].use_delay_line.Adelay/dout_i\(9),
      I2 => ce,
      O => \n_0_g_dp.i_polyomial/g_struct.multadd_1.madd/dsp_extra_fabric_adder.mult_low_delay_balance/i_pipe/opt_has_pipe.first_q[34]_i_1\
    );
\g_dp.i_polyomial/g_struct.multadd_1.madd/dsp_extra_fabric_adder.mult_low_delay_balance/i_pipe/opt_has_pipe.first_q[35]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
    port map (
      I0 => \g_dp.i_polyomial/g_struct.multadd_1.madd/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[1].need_output_delay.output_delay/dout_i\(18),
      I1 => \g_dp.i_polyomial/g_struct.multadd_2.madd/dsp_extra_fabric_adder.mult_with_add_low/use_prim.iAdelx[0].iAdely[0].use_delay_line.Adelay/dout_i\(10),
      I2 => ce,
      O => \n_0_g_dp.i_polyomial/g_struct.multadd_1.madd/dsp_extra_fabric_adder.mult_low_delay_balance/i_pipe/opt_has_pipe.first_q[35]_i_1\
    );
\g_dp.i_polyomial/g_struct.multadd_1.madd/dsp_extra_fabric_adder.mult_low_delay_balance/i_pipe/opt_has_pipe.first_q[36]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
    port map (
      I0 => \g_dp.i_polyomial/g_struct.multadd_1.madd/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[1].need_output_delay.output_delay/dout_i\(19),
      I1 => \g_dp.i_polyomial/g_struct.multadd_2.madd/dsp_extra_fabric_adder.mult_with_add_low/use_prim.iAdelx[0].iAdely[0].use_delay_line.Adelay/dout_i\(11),
      I2 => ce,
      O => \n_0_g_dp.i_polyomial/g_struct.multadd_1.madd/dsp_extra_fabric_adder.mult_low_delay_balance/i_pipe/opt_has_pipe.first_q[36]_i_1\
    );
\g_dp.i_polyomial/g_struct.multadd_1.madd/dsp_extra_fabric_adder.mult_low_delay_balance/i_pipe/opt_has_pipe.first_q[37]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
    port map (
      I0 => \g_dp.i_polyomial/g_struct.multadd_1.madd/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[1].need_output_delay.output_delay/dout_i\(20),
      I1 => \g_dp.i_polyomial/g_struct.multadd_2.madd/dsp_extra_fabric_adder.mult_with_add_low/use_prim.iAdelx[0].iAdely[0].use_delay_line.Adelay/dout_i\(12),
      I2 => ce,
      O => \n_0_g_dp.i_polyomial/g_struct.multadd_1.madd/dsp_extra_fabric_adder.mult_low_delay_balance/i_pipe/opt_has_pipe.first_q[37]_i_1\
    );
\g_dp.i_polyomial/g_struct.multadd_1.madd/dsp_extra_fabric_adder.mult_low_delay_balance/i_pipe/opt_has_pipe.first_q[38]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
    port map (
      I0 => \g_dp.i_polyomial/g_struct.multadd_1.madd/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[1].need_output_delay.output_delay/dout_i\(21),
      I1 => \g_dp.i_polyomial/g_struct.multadd_2.madd/dsp_extra_fabric_adder.mult_with_add_low/use_prim.iAdelx[0].iAdely[0].use_delay_line.Adelay/dout_i\(13),
      I2 => ce,
      O => \n_0_g_dp.i_polyomial/g_struct.multadd_1.madd/dsp_extra_fabric_adder.mult_low_delay_balance/i_pipe/opt_has_pipe.first_q[38]_i_1\
    );
\g_dp.i_polyomial/g_struct.multadd_1.madd/dsp_extra_fabric_adder.mult_low_delay_balance/i_pipe/opt_has_pipe.first_q[39]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
    port map (
      I0 => \g_dp.i_polyomial/g_struct.multadd_1.madd/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[1].need_output_delay.output_delay/dout_i\(22),
      I1 => \g_dp.i_polyomial/g_struct.multadd_2.madd/dsp_extra_fabric_adder.mult_with_add_low/use_prim.iAdelx[0].iAdely[0].use_delay_line.Adelay/dout_i\(14),
      I2 => ce,
      O => \n_0_g_dp.i_polyomial/g_struct.multadd_1.madd/dsp_extra_fabric_adder.mult_low_delay_balance/i_pipe/opt_has_pipe.first_q[39]_i_1\
    );
\g_dp.i_polyomial/g_struct.multadd_1.madd/dsp_extra_fabric_adder.mult_low_delay_balance/i_pipe/opt_has_pipe.first_q[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
    port map (
      I0 => \g_dp.i_polyomial/g_struct.multadd_1.madd/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[0].need_output_delay.output_delay/dout_i\(3),
      I1 => \g_dp.i_polyomial/g_struct.multadd_1.madd/dsp_extra_fabric_adder.mult_low_delay_balance/i_pipe/first_q\(3),
      I2 => ce,
      O => \n_0_g_dp.i_polyomial/g_struct.multadd_1.madd/dsp_extra_fabric_adder.mult_low_delay_balance/i_pipe/opt_has_pipe.first_q[3]_i_1\
    );
\g_dp.i_polyomial/g_struct.multadd_1.madd/dsp_extra_fabric_adder.mult_low_delay_balance/i_pipe/opt_has_pipe.first_q[40]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
    port map (
      I0 => \g_dp.i_polyomial/g_struct.multadd_1.madd/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[1].need_output_delay.output_delay/dout_i\(23),
      I1 => \g_dp.i_polyomial/g_struct.multadd_2.madd/dsp_extra_fabric_adder.mult_with_add_low/use_prim.iAdelx[0].iAdely[0].use_delay_line.Adelay/dout_i\(15),
      I2 => ce,
      O => \n_0_g_dp.i_polyomial/g_struct.multadd_1.madd/dsp_extra_fabric_adder.mult_low_delay_balance/i_pipe/opt_has_pipe.first_q[40]_i_1\
    );
\g_dp.i_polyomial/g_struct.multadd_1.madd/dsp_extra_fabric_adder.mult_low_delay_balance/i_pipe/opt_has_pipe.first_q[41]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
    port map (
      I0 => \g_dp.i_polyomial/g_struct.multadd_1.madd/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[1].need_output_delay.output_delay/dout_i\(24),
      I1 => \g_dp.i_polyomial/g_struct.multadd_2.madd/dsp_extra_fabric_adder.mult_with_add_low/use_prim.iAdelx[0].iAdely[0].use_delay_line.Adelay/dout_i\(16),
      I2 => ce,
      O => \n_0_g_dp.i_polyomial/g_struct.multadd_1.madd/dsp_extra_fabric_adder.mult_low_delay_balance/i_pipe/opt_has_pipe.first_q[41]_i_1\
    );
\g_dp.i_polyomial/g_struct.multadd_1.madd/dsp_extra_fabric_adder.mult_low_delay_balance/i_pipe/opt_has_pipe.first_q[42]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
    port map (
      I0 => \g_dp.i_polyomial/g_struct.multadd_1.madd/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[1].need_output_delay.output_delay/dout_i\(25),
      I1 => \g_dp.i_polyomial/g_struct.multadd_2.madd/dsp_extra_fabric_adder.mult_with_add_low/use_prim.iAdelx[1].iAdely[0].use_delay_line.Adelay/dout_i\(0),
      I2 => ce,
      O => \n_0_g_dp.i_polyomial/g_struct.multadd_1.madd/dsp_extra_fabric_adder.mult_low_delay_balance/i_pipe/opt_has_pipe.first_q[42]_i_1\
    );
\g_dp.i_polyomial/g_struct.multadd_1.madd/dsp_extra_fabric_adder.mult_low_delay_balance/i_pipe/opt_has_pipe.first_q[43]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
    port map (
      I0 => \g_dp.i_polyomial/g_struct.multadd_1.madd/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[1].need_output_delay.output_delay/dout_i\(26),
      I1 => \g_dp.i_polyomial/g_struct.multadd_2.madd/dsp_extra_fabric_adder.mult_with_add_low/use_prim.iAdelx[1].iAdely[0].use_delay_line.Adelay/dout_i\(1),
      I2 => ce,
      O => \n_0_g_dp.i_polyomial/g_struct.multadd_1.madd/dsp_extra_fabric_adder.mult_low_delay_balance/i_pipe/opt_has_pipe.first_q[43]_i_1\
    );
\g_dp.i_polyomial/g_struct.multadd_1.madd/dsp_extra_fabric_adder.mult_low_delay_balance/i_pipe/opt_has_pipe.first_q[44]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
    port map (
      I0 => \g_dp.i_polyomial/g_struct.multadd_1.madd/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[1].need_output_delay.output_delay/dout_i\(27),
      I1 => \g_dp.i_polyomial/g_struct.multadd_2.madd/dsp_extra_fabric_adder.mult_with_add_low/use_prim.iAdelx[1].iAdely[0].use_delay_line.Adelay/dout_i\(2),
      I2 => ce,
      O => \n_0_g_dp.i_polyomial/g_struct.multadd_1.madd/dsp_extra_fabric_adder.mult_low_delay_balance/i_pipe/opt_has_pipe.first_q[44]_i_1\
    );
\g_dp.i_polyomial/g_struct.multadd_1.madd/dsp_extra_fabric_adder.mult_low_delay_balance/i_pipe/opt_has_pipe.first_q[45]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
    port map (
      I0 => \g_dp.i_polyomial/g_struct.multadd_1.madd/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[1].need_output_delay.output_delay/dout_i\(28),
      I1 => \g_dp.i_polyomial/g_struct.multadd_2.madd/dsp_extra_fabric_adder.mult_with_add_low/use_prim.iAdelx[1].iAdely[0].use_delay_line.Adelay/dout_i\(3),
      I2 => ce,
      O => \n_0_g_dp.i_polyomial/g_struct.multadd_1.madd/dsp_extra_fabric_adder.mult_low_delay_balance/i_pipe/opt_has_pipe.first_q[45]_i_1\
    );
\g_dp.i_polyomial/g_struct.multadd_1.madd/dsp_extra_fabric_adder.mult_low_delay_balance/i_pipe/opt_has_pipe.first_q[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
    port map (
      I0 => \g_dp.i_polyomial/g_struct.multadd_1.madd/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[0].need_output_delay.output_delay/dout_i\(4),
      I1 => \g_dp.i_polyomial/g_struct.multadd_1.madd/dsp_extra_fabric_adder.mult_low_delay_balance/i_pipe/first_q\(4),
      I2 => ce,
      O => \n_0_g_dp.i_polyomial/g_struct.multadd_1.madd/dsp_extra_fabric_adder.mult_low_delay_balance/i_pipe/opt_has_pipe.first_q[4]_i_1\
    );
\g_dp.i_polyomial/g_struct.multadd_1.madd/dsp_extra_fabric_adder.mult_low_delay_balance/i_pipe/opt_has_pipe.first_q[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
    port map (
      I0 => \g_dp.i_polyomial/g_struct.multadd_1.madd/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[0].need_output_delay.output_delay/dout_i\(5),
      I1 => \g_dp.i_polyomial/g_struct.multadd_1.madd/dsp_extra_fabric_adder.mult_low_delay_balance/i_pipe/first_q\(5),
      I2 => ce,
      O => \n_0_g_dp.i_polyomial/g_struct.multadd_1.madd/dsp_extra_fabric_adder.mult_low_delay_balance/i_pipe/opt_has_pipe.first_q[5]_i_1\
    );
\g_dp.i_polyomial/g_struct.multadd_1.madd/dsp_extra_fabric_adder.mult_low_delay_balance/i_pipe/opt_has_pipe.first_q[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
    port map (
      I0 => \g_dp.i_polyomial/g_struct.multadd_1.madd/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[0].need_output_delay.output_delay/dout_i\(6),
      I1 => \g_dp.i_polyomial/g_struct.multadd_1.madd/dsp_extra_fabric_adder.mult_low_delay_balance/i_pipe/first_q\(6),
      I2 => ce,
      O => \n_0_g_dp.i_polyomial/g_struct.multadd_1.madd/dsp_extra_fabric_adder.mult_low_delay_balance/i_pipe/opt_has_pipe.first_q[6]_i_1\
    );
\g_dp.i_polyomial/g_struct.multadd_1.madd/dsp_extra_fabric_adder.mult_low_delay_balance/i_pipe/opt_has_pipe.first_q[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
    port map (
      I0 => \g_dp.i_polyomial/g_struct.multadd_1.madd/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[0].need_output_delay.output_delay/dout_i\(7),
      I1 => \g_dp.i_polyomial/g_struct.multadd_1.madd/dsp_extra_fabric_adder.mult_low_delay_balance/i_pipe/first_q\(7),
      I2 => ce,
      O => \n_0_g_dp.i_polyomial/g_struct.multadd_1.madd/dsp_extra_fabric_adder.mult_low_delay_balance/i_pipe/opt_has_pipe.first_q[7]_i_1\
    );
\g_dp.i_polyomial/g_struct.multadd_1.madd/dsp_extra_fabric_adder.mult_low_delay_balance/i_pipe/opt_has_pipe.first_q[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
    port map (
      I0 => \g_dp.i_polyomial/g_struct.multadd_1.madd/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[0].need_output_delay.output_delay/dout_i\(8),
      I1 => \g_dp.i_polyomial/g_struct.multadd_1.madd/dsp_extra_fabric_adder.mult_low_delay_balance/i_pipe/first_q\(8),
      I2 => ce,
      O => \n_0_g_dp.i_polyomial/g_struct.multadd_1.madd/dsp_extra_fabric_adder.mult_low_delay_balance/i_pipe/opt_has_pipe.first_q[8]_i_1\
    );
\g_dp.i_polyomial/g_struct.multadd_1.madd/dsp_extra_fabric_adder.mult_low_delay_balance/i_pipe/opt_has_pipe.first_q[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
    port map (
      I0 => \g_dp.i_polyomial/g_struct.multadd_1.madd/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[0].need_output_delay.output_delay/dout_i\(9),
      I1 => \g_dp.i_polyomial/g_struct.multadd_1.madd/dsp_extra_fabric_adder.mult_low_delay_balance/i_pipe/first_q\(9),
      I2 => ce,
      O => \n_0_g_dp.i_polyomial/g_struct.multadd_1.madd/dsp_extra_fabric_adder.mult_low_delay_balance/i_pipe/opt_has_pipe.first_q[9]_i_1\
    );
\g_dp.i_polyomial/g_struct.multadd_1.madd/dsp_extra_fabric_adder.mult_low_delay_balance/i_pipe/opt_has_pipe.first_q_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => \<const1>\,
      D => \n_0_g_dp.i_polyomial/g_struct.multadd_1.madd/dsp_extra_fabric_adder.mult_low_delay_balance/i_pipe/opt_has_pipe.first_q[0]_i_1\,
      Q => \g_dp.i_polyomial/g_struct.multadd_1.madd/dsp_extra_fabric_adder.mult_low_delay_balance/i_pipe/first_q\(0),
      R => \<const0>\
    );
\g_dp.i_polyomial/g_struct.multadd_1.madd/dsp_extra_fabric_adder.mult_low_delay_balance/i_pipe/opt_has_pipe.first_q_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => \<const1>\,
      D => \n_0_g_dp.i_polyomial/g_struct.multadd_1.madd/dsp_extra_fabric_adder.mult_low_delay_balance/i_pipe/opt_has_pipe.first_q[10]_i_1\,
      Q => \g_dp.i_polyomial/g_struct.multadd_1.madd/dsp_extra_fabric_adder.mult_low_delay_balance/i_pipe/first_q\(10),
      R => \<const0>\
    );
\g_dp.i_polyomial/g_struct.multadd_1.madd/dsp_extra_fabric_adder.mult_low_delay_balance/i_pipe/opt_has_pipe.first_q_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => \<const1>\,
      D => \n_0_g_dp.i_polyomial/g_struct.multadd_1.madd/dsp_extra_fabric_adder.mult_low_delay_balance/i_pipe/opt_has_pipe.first_q[11]_i_1\,
      Q => \g_dp.i_polyomial/g_struct.multadd_1.madd/dsp_extra_fabric_adder.mult_low_delay_balance/i_pipe/first_q\(11),
      R => \<const0>\
    );
\g_dp.i_polyomial/g_struct.multadd_1.madd/dsp_extra_fabric_adder.mult_low_delay_balance/i_pipe/opt_has_pipe.first_q_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => \<const1>\,
      D => \n_0_g_dp.i_polyomial/g_struct.multadd_1.madd/dsp_extra_fabric_adder.mult_low_delay_balance/i_pipe/opt_has_pipe.first_q[12]_i_1\,
      Q => \g_dp.i_polyomial/g_struct.multadd_1.madd/dsp_extra_fabric_adder.mult_low_delay_balance/i_pipe/first_q\(12),
      R => \<const0>\
    );
\g_dp.i_polyomial/g_struct.multadd_1.madd/dsp_extra_fabric_adder.mult_low_delay_balance/i_pipe/opt_has_pipe.first_q_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => \<const1>\,
      D => \n_0_g_dp.i_polyomial/g_struct.multadd_1.madd/dsp_extra_fabric_adder.mult_low_delay_balance/i_pipe/opt_has_pipe.first_q[13]_i_1\,
      Q => \g_dp.i_polyomial/g_struct.multadd_1.madd/dsp_extra_fabric_adder.mult_low_delay_balance/i_pipe/first_q\(13),
      R => \<const0>\
    );
\g_dp.i_polyomial/g_struct.multadd_1.madd/dsp_extra_fabric_adder.mult_low_delay_balance/i_pipe/opt_has_pipe.first_q_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => \<const1>\,
      D => \n_0_g_dp.i_polyomial/g_struct.multadd_1.madd/dsp_extra_fabric_adder.mult_low_delay_balance/i_pipe/opt_has_pipe.first_q[14]_i_1\,
      Q => \g_dp.i_polyomial/g_struct.multadd_1.madd/dsp_extra_fabric_adder.mult_low_delay_balance/i_pipe/first_q\(14),
      R => \<const0>\
    );
\g_dp.i_polyomial/g_struct.multadd_1.madd/dsp_extra_fabric_adder.mult_low_delay_balance/i_pipe/opt_has_pipe.first_q_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => \<const1>\,
      D => \n_0_g_dp.i_polyomial/g_struct.multadd_1.madd/dsp_extra_fabric_adder.mult_low_delay_balance/i_pipe/opt_has_pipe.first_q[15]_i_1\,
      Q => \g_dp.i_polyomial/g_struct.multadd_1.madd/dsp_extra_fabric_adder.mult_low_delay_balance/i_pipe/first_q\(15),
      R => \<const0>\
    );
\g_dp.i_polyomial/g_struct.multadd_1.madd/dsp_extra_fabric_adder.mult_low_delay_balance/i_pipe/opt_has_pipe.first_q_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => \<const1>\,
      D => \n_0_g_dp.i_polyomial/g_struct.multadd_1.madd/dsp_extra_fabric_adder.mult_low_delay_balance/i_pipe/opt_has_pipe.first_q[16]_i_1\,
      Q => \g_dp.i_polyomial/g_struct.multadd_1.madd/dsp_extra_fabric_adder.mult_low_delay_balance/i_pipe/first_q\(16),
      R => \<const0>\
    );
\g_dp.i_polyomial/g_struct.multadd_1.madd/dsp_extra_fabric_adder.mult_low_delay_balance/i_pipe/opt_has_pipe.first_q_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => \<const1>\,
      D => \n_0_g_dp.i_polyomial/g_struct.multadd_1.madd/dsp_extra_fabric_adder.mult_low_delay_balance/i_pipe/opt_has_pipe.first_q[17]_i_1\,
      Q => \g_dp.i_polyomial/g_struct.multadd_1.madd/dsp_extra_fabric_adder.mult_low_delay_balance/i_pipe/first_q\(17),
      R => \<const0>\
    );
\g_dp.i_polyomial/g_struct.multadd_1.madd/dsp_extra_fabric_adder.mult_low_delay_balance/i_pipe/opt_has_pipe.first_q_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => \<const1>\,
      D => \n_0_g_dp.i_polyomial/g_struct.multadd_1.madd/dsp_extra_fabric_adder.mult_low_delay_balance/i_pipe/opt_has_pipe.first_q[18]_i_1\,
      Q => \g_dp.i_polyomial/g_struct.multadd_1.madd/dsp_extra_fabric_adder.mult_low_delay_balance/i_pipe/first_q\(18),
      R => \<const0>\
    );
\g_dp.i_polyomial/g_struct.multadd_1.madd/dsp_extra_fabric_adder.mult_low_delay_balance/i_pipe/opt_has_pipe.first_q_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => \<const1>\,
      D => \n_0_g_dp.i_polyomial/g_struct.multadd_1.madd/dsp_extra_fabric_adder.mult_low_delay_balance/i_pipe/opt_has_pipe.first_q[19]_i_1\,
      Q => \g_dp.i_polyomial/g_struct.multadd_1.madd/dsp_extra_fabric_adder.mult_low_delay_balance/i_pipe/first_q\(19),
      R => \<const0>\
    );
\g_dp.i_polyomial/g_struct.multadd_1.madd/dsp_extra_fabric_adder.mult_low_delay_balance/i_pipe/opt_has_pipe.first_q_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => \<const1>\,
      D => \n_0_g_dp.i_polyomial/g_struct.multadd_1.madd/dsp_extra_fabric_adder.mult_low_delay_balance/i_pipe/opt_has_pipe.first_q[1]_i_1\,
      Q => \g_dp.i_polyomial/g_struct.multadd_1.madd/dsp_extra_fabric_adder.mult_low_delay_balance/i_pipe/first_q\(1),
      R => \<const0>\
    );
\g_dp.i_polyomial/g_struct.multadd_1.madd/dsp_extra_fabric_adder.mult_low_delay_balance/i_pipe/opt_has_pipe.first_q_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => \<const1>\,
      D => \n_0_g_dp.i_polyomial/g_struct.multadd_1.madd/dsp_extra_fabric_adder.mult_low_delay_balance/i_pipe/opt_has_pipe.first_q[20]_i_1\,
      Q => \g_dp.i_polyomial/g_struct.multadd_1.madd/dsp_extra_fabric_adder.mult_low_delay_balance/i_pipe/first_q\(20),
      R => \<const0>\
    );
\g_dp.i_polyomial/g_struct.multadd_1.madd/dsp_extra_fabric_adder.mult_low_delay_balance/i_pipe/opt_has_pipe.first_q_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => \<const1>\,
      D => \n_0_g_dp.i_polyomial/g_struct.multadd_1.madd/dsp_extra_fabric_adder.mult_low_delay_balance/i_pipe/opt_has_pipe.first_q[21]_i_1\,
      Q => \g_dp.i_polyomial/g_struct.multadd_1.madd/dsp_extra_fabric_adder.mult_low_delay_balance/i_pipe/first_q\(21),
      R => \<const0>\
    );
\g_dp.i_polyomial/g_struct.multadd_1.madd/dsp_extra_fabric_adder.mult_low_delay_balance/i_pipe/opt_has_pipe.first_q_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => \<const1>\,
      D => \n_0_g_dp.i_polyomial/g_struct.multadd_1.madd/dsp_extra_fabric_adder.mult_low_delay_balance/i_pipe/opt_has_pipe.first_q[22]_i_1\,
      Q => \g_dp.i_polyomial/g_struct.multadd_1.madd/dsp_extra_fabric_adder.mult_low_delay_balance/i_pipe/first_q\(22),
      R => \<const0>\
    );
\g_dp.i_polyomial/g_struct.multadd_1.madd/dsp_extra_fabric_adder.mult_low_delay_balance/i_pipe/opt_has_pipe.first_q_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => \<const1>\,
      D => \n_0_g_dp.i_polyomial/g_struct.multadd_1.madd/dsp_extra_fabric_adder.mult_low_delay_balance/i_pipe/opt_has_pipe.first_q[23]_i_1\,
      Q => \g_dp.i_polyomial/g_struct.multadd_1.madd/dsp_extra_fabric_adder.mult_low_delay_balance/i_pipe/first_q\(23),
      R => \<const0>\
    );
\g_dp.i_polyomial/g_struct.multadd_1.madd/dsp_extra_fabric_adder.mult_low_delay_balance/i_pipe/opt_has_pipe.first_q_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => \<const1>\,
      D => \n_0_g_dp.i_polyomial/g_struct.multadd_1.madd/dsp_extra_fabric_adder.mult_low_delay_balance/i_pipe/opt_has_pipe.first_q[24]_i_1\,
      Q => \g_dp.i_polyomial/g_struct.multadd_1.madd/dsp_extra_fabric_adder.mult_low_delay_balance/i_pipe/first_q\(24),
      R => \<const0>\
    );
\g_dp.i_polyomial/g_struct.multadd_1.madd/dsp_extra_fabric_adder.mult_low_delay_balance/i_pipe/opt_has_pipe.first_q_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => \<const1>\,
      D => \n_0_g_dp.i_polyomial/g_struct.multadd_1.madd/dsp_extra_fabric_adder.mult_low_delay_balance/i_pipe/opt_has_pipe.first_q[25]_i_1\,
      Q => \g_dp.i_polyomial/g_struct.multadd_2.madd/dsp_extra_fabric_adder.mult_with_add_low/use_prim.iAdelx[0].iAdely[0].use_delay_line.Adelay/dout_i\(0),
      R => \<const0>\
    );
\g_dp.i_polyomial/g_struct.multadd_1.madd/dsp_extra_fabric_adder.mult_low_delay_balance/i_pipe/opt_has_pipe.first_q_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => \<const1>\,
      D => \n_0_g_dp.i_polyomial/g_struct.multadd_1.madd/dsp_extra_fabric_adder.mult_low_delay_balance/i_pipe/opt_has_pipe.first_q[26]_i_1\,
      Q => \g_dp.i_polyomial/g_struct.multadd_2.madd/dsp_extra_fabric_adder.mult_with_add_low/use_prim.iAdelx[0].iAdely[0].use_delay_line.Adelay/dout_i\(1),
      R => \<const0>\
    );
\g_dp.i_polyomial/g_struct.multadd_1.madd/dsp_extra_fabric_adder.mult_low_delay_balance/i_pipe/opt_has_pipe.first_q_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => \<const1>\,
      D => \n_0_g_dp.i_polyomial/g_struct.multadd_1.madd/dsp_extra_fabric_adder.mult_low_delay_balance/i_pipe/opt_has_pipe.first_q[27]_i_1\,
      Q => \g_dp.i_polyomial/g_struct.multadd_2.madd/dsp_extra_fabric_adder.mult_with_add_low/use_prim.iAdelx[0].iAdely[0].use_delay_line.Adelay/dout_i\(2),
      R => \<const0>\
    );
\g_dp.i_polyomial/g_struct.multadd_1.madd/dsp_extra_fabric_adder.mult_low_delay_balance/i_pipe/opt_has_pipe.first_q_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => \<const1>\,
      D => \n_0_g_dp.i_polyomial/g_struct.multadd_1.madd/dsp_extra_fabric_adder.mult_low_delay_balance/i_pipe/opt_has_pipe.first_q[28]_i_1\,
      Q => \g_dp.i_polyomial/g_struct.multadd_2.madd/dsp_extra_fabric_adder.mult_with_add_low/use_prim.iAdelx[0].iAdely[0].use_delay_line.Adelay/dout_i\(3),
      R => \<const0>\
    );
\g_dp.i_polyomial/g_struct.multadd_1.madd/dsp_extra_fabric_adder.mult_low_delay_balance/i_pipe/opt_has_pipe.first_q_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => \<const1>\,
      D => \n_0_g_dp.i_polyomial/g_struct.multadd_1.madd/dsp_extra_fabric_adder.mult_low_delay_balance/i_pipe/opt_has_pipe.first_q[29]_i_1\,
      Q => \g_dp.i_polyomial/g_struct.multadd_2.madd/dsp_extra_fabric_adder.mult_with_add_low/use_prim.iAdelx[0].iAdely[0].use_delay_line.Adelay/dout_i\(4),
      R => \<const0>\
    );
\g_dp.i_polyomial/g_struct.multadd_1.madd/dsp_extra_fabric_adder.mult_low_delay_balance/i_pipe/opt_has_pipe.first_q_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => \<const1>\,
      D => \n_0_g_dp.i_polyomial/g_struct.multadd_1.madd/dsp_extra_fabric_adder.mult_low_delay_balance/i_pipe/opt_has_pipe.first_q[2]_i_1\,
      Q => \g_dp.i_polyomial/g_struct.multadd_1.madd/dsp_extra_fabric_adder.mult_low_delay_balance/i_pipe/first_q\(2),
      R => \<const0>\
    );
\g_dp.i_polyomial/g_struct.multadd_1.madd/dsp_extra_fabric_adder.mult_low_delay_balance/i_pipe/opt_has_pipe.first_q_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => \<const1>\,
      D => \n_0_g_dp.i_polyomial/g_struct.multadd_1.madd/dsp_extra_fabric_adder.mult_low_delay_balance/i_pipe/opt_has_pipe.first_q[30]_i_1\,
      Q => \g_dp.i_polyomial/g_struct.multadd_2.madd/dsp_extra_fabric_adder.mult_with_add_low/use_prim.iAdelx[0].iAdely[0].use_delay_line.Adelay/dout_i\(5),
      R => \<const0>\
    );
\g_dp.i_polyomial/g_struct.multadd_1.madd/dsp_extra_fabric_adder.mult_low_delay_balance/i_pipe/opt_has_pipe.first_q_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => \<const1>\,
      D => \n_0_g_dp.i_polyomial/g_struct.multadd_1.madd/dsp_extra_fabric_adder.mult_low_delay_balance/i_pipe/opt_has_pipe.first_q[31]_i_1\,
      Q => \g_dp.i_polyomial/g_struct.multadd_2.madd/dsp_extra_fabric_adder.mult_with_add_low/use_prim.iAdelx[0].iAdely[0].use_delay_line.Adelay/dout_i\(6),
      R => \<const0>\
    );
\g_dp.i_polyomial/g_struct.multadd_1.madd/dsp_extra_fabric_adder.mult_low_delay_balance/i_pipe/opt_has_pipe.first_q_reg[32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => \<const1>\,
      D => \n_0_g_dp.i_polyomial/g_struct.multadd_1.madd/dsp_extra_fabric_adder.mult_low_delay_balance/i_pipe/opt_has_pipe.first_q[32]_i_1\,
      Q => \g_dp.i_polyomial/g_struct.multadd_2.madd/dsp_extra_fabric_adder.mult_with_add_low/use_prim.iAdelx[0].iAdely[0].use_delay_line.Adelay/dout_i\(7),
      R => \<const0>\
    );
\g_dp.i_polyomial/g_struct.multadd_1.madd/dsp_extra_fabric_adder.mult_low_delay_balance/i_pipe/opt_has_pipe.first_q_reg[33]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => \<const1>\,
      D => \n_0_g_dp.i_polyomial/g_struct.multadd_1.madd/dsp_extra_fabric_adder.mult_low_delay_balance/i_pipe/opt_has_pipe.first_q[33]_i_1\,
      Q => \g_dp.i_polyomial/g_struct.multadd_2.madd/dsp_extra_fabric_adder.mult_with_add_low/use_prim.iAdelx[0].iAdely[0].use_delay_line.Adelay/dout_i\(8),
      R => \<const0>\
    );
\g_dp.i_polyomial/g_struct.multadd_1.madd/dsp_extra_fabric_adder.mult_low_delay_balance/i_pipe/opt_has_pipe.first_q_reg[34]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => \<const1>\,
      D => \n_0_g_dp.i_polyomial/g_struct.multadd_1.madd/dsp_extra_fabric_adder.mult_low_delay_balance/i_pipe/opt_has_pipe.first_q[34]_i_1\,
      Q => \g_dp.i_polyomial/g_struct.multadd_2.madd/dsp_extra_fabric_adder.mult_with_add_low/use_prim.iAdelx[0].iAdely[0].use_delay_line.Adelay/dout_i\(9),
      R => \<const0>\
    );
\g_dp.i_polyomial/g_struct.multadd_1.madd/dsp_extra_fabric_adder.mult_low_delay_balance/i_pipe/opt_has_pipe.first_q_reg[35]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => \<const1>\,
      D => \n_0_g_dp.i_polyomial/g_struct.multadd_1.madd/dsp_extra_fabric_adder.mult_low_delay_balance/i_pipe/opt_has_pipe.first_q[35]_i_1\,
      Q => \g_dp.i_polyomial/g_struct.multadd_2.madd/dsp_extra_fabric_adder.mult_with_add_low/use_prim.iAdelx[0].iAdely[0].use_delay_line.Adelay/dout_i\(10),
      R => \<const0>\
    );
\g_dp.i_polyomial/g_struct.multadd_1.madd/dsp_extra_fabric_adder.mult_low_delay_balance/i_pipe/opt_has_pipe.first_q_reg[36]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => \<const1>\,
      D => \n_0_g_dp.i_polyomial/g_struct.multadd_1.madd/dsp_extra_fabric_adder.mult_low_delay_balance/i_pipe/opt_has_pipe.first_q[36]_i_1\,
      Q => \g_dp.i_polyomial/g_struct.multadd_2.madd/dsp_extra_fabric_adder.mult_with_add_low/use_prim.iAdelx[0].iAdely[0].use_delay_line.Adelay/dout_i\(11),
      R => \<const0>\
    );
\g_dp.i_polyomial/g_struct.multadd_1.madd/dsp_extra_fabric_adder.mult_low_delay_balance/i_pipe/opt_has_pipe.first_q_reg[37]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => \<const1>\,
      D => \n_0_g_dp.i_polyomial/g_struct.multadd_1.madd/dsp_extra_fabric_adder.mult_low_delay_balance/i_pipe/opt_has_pipe.first_q[37]_i_1\,
      Q => \g_dp.i_polyomial/g_struct.multadd_2.madd/dsp_extra_fabric_adder.mult_with_add_low/use_prim.iAdelx[0].iAdely[0].use_delay_line.Adelay/dout_i\(12),
      R => \<const0>\
    );
\g_dp.i_polyomial/g_struct.multadd_1.madd/dsp_extra_fabric_adder.mult_low_delay_balance/i_pipe/opt_has_pipe.first_q_reg[38]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => \<const1>\,
      D => \n_0_g_dp.i_polyomial/g_struct.multadd_1.madd/dsp_extra_fabric_adder.mult_low_delay_balance/i_pipe/opt_has_pipe.first_q[38]_i_1\,
      Q => \g_dp.i_polyomial/g_struct.multadd_2.madd/dsp_extra_fabric_adder.mult_with_add_low/use_prim.iAdelx[0].iAdely[0].use_delay_line.Adelay/dout_i\(13),
      R => \<const0>\
    );
\g_dp.i_polyomial/g_struct.multadd_1.madd/dsp_extra_fabric_adder.mult_low_delay_balance/i_pipe/opt_has_pipe.first_q_reg[39]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => \<const1>\,
      D => \n_0_g_dp.i_polyomial/g_struct.multadd_1.madd/dsp_extra_fabric_adder.mult_low_delay_balance/i_pipe/opt_has_pipe.first_q[39]_i_1\,
      Q => \g_dp.i_polyomial/g_struct.multadd_2.madd/dsp_extra_fabric_adder.mult_with_add_low/use_prim.iAdelx[0].iAdely[0].use_delay_line.Adelay/dout_i\(14),
      R => \<const0>\
    );
\g_dp.i_polyomial/g_struct.multadd_1.madd/dsp_extra_fabric_adder.mult_low_delay_balance/i_pipe/opt_has_pipe.first_q_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => \<const1>\,
      D => \n_0_g_dp.i_polyomial/g_struct.multadd_1.madd/dsp_extra_fabric_adder.mult_low_delay_balance/i_pipe/opt_has_pipe.first_q[3]_i_1\,
      Q => \g_dp.i_polyomial/g_struct.multadd_1.madd/dsp_extra_fabric_adder.mult_low_delay_balance/i_pipe/first_q\(3),
      R => \<const0>\
    );
\g_dp.i_polyomial/g_struct.multadd_1.madd/dsp_extra_fabric_adder.mult_low_delay_balance/i_pipe/opt_has_pipe.first_q_reg[40]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => \<const1>\,
      D => \n_0_g_dp.i_polyomial/g_struct.multadd_1.madd/dsp_extra_fabric_adder.mult_low_delay_balance/i_pipe/opt_has_pipe.first_q[40]_i_1\,
      Q => \g_dp.i_polyomial/g_struct.multadd_2.madd/dsp_extra_fabric_adder.mult_with_add_low/use_prim.iAdelx[0].iAdely[0].use_delay_line.Adelay/dout_i\(15),
      R => \<const0>\
    );
\g_dp.i_polyomial/g_struct.multadd_1.madd/dsp_extra_fabric_adder.mult_low_delay_balance/i_pipe/opt_has_pipe.first_q_reg[41]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => \<const1>\,
      D => \n_0_g_dp.i_polyomial/g_struct.multadd_1.madd/dsp_extra_fabric_adder.mult_low_delay_balance/i_pipe/opt_has_pipe.first_q[41]_i_1\,
      Q => \g_dp.i_polyomial/g_struct.multadd_2.madd/dsp_extra_fabric_adder.mult_with_add_low/use_prim.iAdelx[0].iAdely[0].use_delay_line.Adelay/dout_i\(16),
      R => \<const0>\
    );
\g_dp.i_polyomial/g_struct.multadd_1.madd/dsp_extra_fabric_adder.mult_low_delay_balance/i_pipe/opt_has_pipe.first_q_reg[42]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => \<const1>\,
      D => \n_0_g_dp.i_polyomial/g_struct.multadd_1.madd/dsp_extra_fabric_adder.mult_low_delay_balance/i_pipe/opt_has_pipe.first_q[42]_i_1\,
      Q => \g_dp.i_polyomial/g_struct.multadd_2.madd/dsp_extra_fabric_adder.mult_with_add_low/use_prim.iAdelx[1].iAdely[0].use_delay_line.Adelay/dout_i\(0),
      R => \<const0>\
    );
\g_dp.i_polyomial/g_struct.multadd_1.madd/dsp_extra_fabric_adder.mult_low_delay_balance/i_pipe/opt_has_pipe.first_q_reg[43]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => \<const1>\,
      D => \n_0_g_dp.i_polyomial/g_struct.multadd_1.madd/dsp_extra_fabric_adder.mult_low_delay_balance/i_pipe/opt_has_pipe.first_q[43]_i_1\,
      Q => \g_dp.i_polyomial/g_struct.multadd_2.madd/dsp_extra_fabric_adder.mult_with_add_low/use_prim.iAdelx[1].iAdely[0].use_delay_line.Adelay/dout_i\(1),
      R => \<const0>\
    );
\g_dp.i_polyomial/g_struct.multadd_1.madd/dsp_extra_fabric_adder.mult_low_delay_balance/i_pipe/opt_has_pipe.first_q_reg[44]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => \<const1>\,
      D => \n_0_g_dp.i_polyomial/g_struct.multadd_1.madd/dsp_extra_fabric_adder.mult_low_delay_balance/i_pipe/opt_has_pipe.first_q[44]_i_1\,
      Q => \g_dp.i_polyomial/g_struct.multadd_2.madd/dsp_extra_fabric_adder.mult_with_add_low/use_prim.iAdelx[1].iAdely[0].use_delay_line.Adelay/dout_i\(2),
      R => \<const0>\
    );
\g_dp.i_polyomial/g_struct.multadd_1.madd/dsp_extra_fabric_adder.mult_low_delay_balance/i_pipe/opt_has_pipe.first_q_reg[45]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => \<const1>\,
      D => \n_0_g_dp.i_polyomial/g_struct.multadd_1.madd/dsp_extra_fabric_adder.mult_low_delay_balance/i_pipe/opt_has_pipe.first_q[45]_i_1\,
      Q => \g_dp.i_polyomial/g_struct.multadd_2.madd/dsp_extra_fabric_adder.mult_with_add_low/use_prim.iAdelx[1].iAdely[0].use_delay_line.Adelay/dout_i\(3),
      R => \<const0>\
    );
\g_dp.i_polyomial/g_struct.multadd_1.madd/dsp_extra_fabric_adder.mult_low_delay_balance/i_pipe/opt_has_pipe.first_q_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => \<const1>\,
      D => \n_0_g_dp.i_polyomial/g_struct.multadd_1.madd/dsp_extra_fabric_adder.mult_low_delay_balance/i_pipe/opt_has_pipe.first_q[4]_i_1\,
      Q => \g_dp.i_polyomial/g_struct.multadd_1.madd/dsp_extra_fabric_adder.mult_low_delay_balance/i_pipe/first_q\(4),
      R => \<const0>\
    );
\g_dp.i_polyomial/g_struct.multadd_1.madd/dsp_extra_fabric_adder.mult_low_delay_balance/i_pipe/opt_has_pipe.first_q_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => \<const1>\,
      D => \n_0_g_dp.i_polyomial/g_struct.multadd_1.madd/dsp_extra_fabric_adder.mult_low_delay_balance/i_pipe/opt_has_pipe.first_q[5]_i_1\,
      Q => \g_dp.i_polyomial/g_struct.multadd_1.madd/dsp_extra_fabric_adder.mult_low_delay_balance/i_pipe/first_q\(5),
      R => \<const0>\
    );
\g_dp.i_polyomial/g_struct.multadd_1.madd/dsp_extra_fabric_adder.mult_low_delay_balance/i_pipe/opt_has_pipe.first_q_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => \<const1>\,
      D => \n_0_g_dp.i_polyomial/g_struct.multadd_1.madd/dsp_extra_fabric_adder.mult_low_delay_balance/i_pipe/opt_has_pipe.first_q[6]_i_1\,
      Q => \g_dp.i_polyomial/g_struct.multadd_1.madd/dsp_extra_fabric_adder.mult_low_delay_balance/i_pipe/first_q\(6),
      R => \<const0>\
    );
\g_dp.i_polyomial/g_struct.multadd_1.madd/dsp_extra_fabric_adder.mult_low_delay_balance/i_pipe/opt_has_pipe.first_q_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => \<const1>\,
      D => \n_0_g_dp.i_polyomial/g_struct.multadd_1.madd/dsp_extra_fabric_adder.mult_low_delay_balance/i_pipe/opt_has_pipe.first_q[7]_i_1\,
      Q => \g_dp.i_polyomial/g_struct.multadd_1.madd/dsp_extra_fabric_adder.mult_low_delay_balance/i_pipe/first_q\(7),
      R => \<const0>\
    );
\g_dp.i_polyomial/g_struct.multadd_1.madd/dsp_extra_fabric_adder.mult_low_delay_balance/i_pipe/opt_has_pipe.first_q_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => \<const1>\,
      D => \n_0_g_dp.i_polyomial/g_struct.multadd_1.madd/dsp_extra_fabric_adder.mult_low_delay_balance/i_pipe/opt_has_pipe.first_q[8]_i_1\,
      Q => \g_dp.i_polyomial/g_struct.multadd_1.madd/dsp_extra_fabric_adder.mult_low_delay_balance/i_pipe/first_q\(8),
      R => \<const0>\
    );
\g_dp.i_polyomial/g_struct.multadd_1.madd/dsp_extra_fabric_adder.mult_low_delay_balance/i_pipe/opt_has_pipe.first_q_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => \<const1>\,
      D => \n_0_g_dp.i_polyomial/g_struct.multadd_1.madd/dsp_extra_fabric_adder.mult_low_delay_balance/i_pipe/opt_has_pipe.first_q[9]_i_1\,
      Q => \g_dp.i_polyomial/g_struct.multadd_1.madd/dsp_extra_fabric_adder.mult_low_delay_balance/i_pipe/first_q\(9),
      R => \<const0>\
    );
\g_dp.i_polyomial/g_struct.multadd_1.madd/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1\: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 1,
      ADREG => 0,
      ALUMODEREG => 0,
      AREG => 1,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 0,
      DREG => 0,
      INMODEREG => 0,
      IS_ALUMODE_INVERTED => B"0000",
      IS_CARRYIN_INVERTED => '0',
      IS_CLK_INVERTED => '0',
      IS_INMODE_INVERTED => B"00000",
      IS_OPMODE_INVERTED => B"0000000",
      MASK => X"000000000000",
      MREG => 0,
      OPMODEREG => 1,
      PATTERN => X"000000000000",
      PREG => 0,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
    port map (
      A(29) => \<const0>\,
      A(28) => \<const0>\,
      A(27) => \<const0>\,
      A(26) => \<const0>\,
      A(25) => \<const0>\,
      A(24 downto 0) => \g_dp.i_polyomial/g_struct.multadd_1.madd/dsp_extra_fabric_adder.mult_with_add_low/use_prim.iAdelx[0].iAdely[0].use_delay_line.Adelay/dout_i\(24 downto 0),
      ACIN(29) => \<const0>\,
      ACIN(28) => \<const0>\,
      ACIN(27) => \<const0>\,
      ACIN(26) => \<const0>\,
      ACIN(25) => \<const0>\,
      ACIN(24) => \<const0>\,
      ACIN(23) => \<const0>\,
      ACIN(22) => \<const0>\,
      ACIN(21) => \<const0>\,
      ACIN(20) => \<const0>\,
      ACIN(19) => \<const0>\,
      ACIN(18) => \<const0>\,
      ACIN(17) => \<const0>\,
      ACIN(16) => \<const0>\,
      ACIN(15) => \<const0>\,
      ACIN(14) => \<const0>\,
      ACIN(13) => \<const0>\,
      ACIN(12) => \<const0>\,
      ACIN(11) => \<const0>\,
      ACIN(10) => \<const0>\,
      ACIN(9) => \<const0>\,
      ACIN(8) => \<const0>\,
      ACIN(7) => \<const0>\,
      ACIN(6) => \<const0>\,
      ACIN(5) => \<const0>\,
      ACIN(4) => \<const0>\,
      ACIN(3) => \<const0>\,
      ACIN(2) => \<const0>\,
      ACIN(1) => \<const0>\,
      ACIN(0) => \<const0>\,
      ACOUT(29 downto 0) => \g_dp.i_polyomial/g_struct.multadd_1.madd/dsp_extra_fabric_adder.mult_with_add_low/ACOUT\(29 downto 0),
      ALUMODE(3) => \<const0>\,
      ALUMODE(2) => \<const0>\,
      ALUMODE(1) => \<const0>\,
      ALUMODE(0) => \<const0>\,
      B(17) => \g_dp.i_polyomial/g_struct.multadd_1.madd/dsp_extra_fabric_adder.mult_with_add_low/use_prim.iBdelx[0].iBdely[0].need_delay_line.Bdelay/dout_i\(17),
      B(16 downto 0) => z(20 downto 4),
      BCIN(17) => \<const0>\,
      BCIN(16) => \<const0>\,
      BCIN(15) => \<const0>\,
      BCIN(14) => \<const0>\,
      BCIN(13) => \<const0>\,
      BCIN(12) => \<const0>\,
      BCIN(11) => \<const0>\,
      BCIN(10) => \<const0>\,
      BCIN(9) => \<const0>\,
      BCIN(8) => \<const0>\,
      BCIN(7) => \<const0>\,
      BCIN(6) => \<const0>\,
      BCIN(5) => \<const0>\,
      BCIN(4) => \<const0>\,
      BCIN(3) => \<const0>\,
      BCIN(2) => \<const0>\,
      BCIN(1) => \<const0>\,
      BCIN(0) => \<const0>\,
      BCOUT(17 downto 0) => \NLW_g_dp.i_polyomial/g_struct.multadd_1.madd/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1_BCOUT_UNCONNECTED\(17 downto 0),
      C(47) => \<const0>\,
      C(46) => \<const0>\,
      C(45 downto 0) => \g_dp.i_polyomial/g_struct.multadd_1.madd/dsp_extra_fabric_adder.c_low_delay_balance/i_pipe/first_q\(45 downto 0),
      CARRYCASCIN => \<const0>\,
      CARRYCASCOUT => \NLW_g_dp.i_polyomial/g_struct.multadd_1.madd/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1_CARRYCASCOUT_UNCONNECTED\,
      CARRYIN => \<const0>\,
      CARRYINSEL(2) => \<const0>\,
      CARRYINSEL(1) => \<const0>\,
      CARRYINSEL(0) => \<const0>\,
      CARRYOUT(3 downto 0) => \NLW_g_dp.i_polyomial/g_struct.multadd_1.madd/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1_CARRYOUT_UNCONNECTED\(3 downto 0),
      CEA1 => \<const0>\,
      CEA2 => ce,
      CEAD => \<const0>\,
      CEALUMODE => \<const0>\,
      CEB1 => \<const0>\,
      CEB2 => ce,
      CEC => \<const0>\,
      CECARRYIN => \<const0>\,
      CECTRL => ce,
      CED => \<const0>\,
      CEINMODE => \<const0>\,
      CEM => \<const0>\,
      CEP => \<const0>\,
      CLK => clk,
      D(24) => \<const0>\,
      D(23) => \<const0>\,
      D(22) => \<const0>\,
      D(21) => \<const0>\,
      D(20) => \<const0>\,
      D(19) => \<const0>\,
      D(18) => \<const0>\,
      D(17) => \<const0>\,
      D(16) => \<const0>\,
      D(15) => \<const0>\,
      D(14) => \<const0>\,
      D(13) => \<const0>\,
      D(12) => \<const0>\,
      D(11) => \<const0>\,
      D(10) => \<const0>\,
      D(9) => \<const0>\,
      D(8) => \<const0>\,
      D(7) => \<const0>\,
      D(6) => \<const0>\,
      D(5) => \<const0>\,
      D(4) => \<const0>\,
      D(3) => \<const0>\,
      D(2) => \<const0>\,
      D(1) => \<const0>\,
      D(0) => \<const0>\,
      INMODE(4) => \<const0>\,
      INMODE(3) => \<const0>\,
      INMODE(2) => \<const0>\,
      INMODE(1) => \<const0>\,
      INMODE(0) => \<const0>\,
      MULTSIGNIN => \<const0>\,
      MULTSIGNOUT => \NLW_g_dp.i_polyomial/g_struct.multadd_1.madd/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1_MULTSIGNOUT_UNCONNECTED\,
      OPMODE(6) => \<const0>\,
      OPMODE(5) => \<const1>\,
      OPMODE(4) => \<const1>\,
      OPMODE(3) => \<const0>\,
      OPMODE(2) => \<const1>\,
      OPMODE(1) => \<const0>\,
      OPMODE(0) => \<const1>\,
      OVERFLOW => \NLW_g_dp.i_polyomial/g_struct.multadd_1.madd/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1_OVERFLOW_UNCONNECTED\,
      P(47 downto 17) => \NLW_g_dp.i_polyomial/g_struct.multadd_1.madd/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1_P_UNCONNECTED\(47 downto 17),
      P(16 downto 0) => \g_dp.i_polyomial/g_struct.multadd_1.madd/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[0].need_output_delay.output_delay/dout_i\(16 downto 0),
      PATTERNBDETECT => \NLW_g_dp.i_polyomial/g_struct.multadd_1.madd/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1_PATTERNBDETECT_UNCONNECTED\,
      PATTERNDETECT => \NLW_g_dp.i_polyomial/g_struct.multadd_1.madd/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1_PATTERNDETECT_UNCONNECTED\,
      PCIN(47) => \<const0>\,
      PCIN(46) => \<const0>\,
      PCIN(45) => \<const0>\,
      PCIN(44) => \<const0>\,
      PCIN(43) => \<const0>\,
      PCIN(42) => \<const0>\,
      PCIN(41) => \<const0>\,
      PCIN(40) => \<const0>\,
      PCIN(39) => \<const0>\,
      PCIN(38) => \<const0>\,
      PCIN(37) => \<const0>\,
      PCIN(36) => \<const0>\,
      PCIN(35) => \<const0>\,
      PCIN(34) => \<const0>\,
      PCIN(33) => \<const0>\,
      PCIN(32) => \<const0>\,
      PCIN(31) => \<const0>\,
      PCIN(30) => \<const0>\,
      PCIN(29) => \<const0>\,
      PCIN(28) => \<const0>\,
      PCIN(27) => \<const0>\,
      PCIN(26) => \<const0>\,
      PCIN(25) => \<const0>\,
      PCIN(24) => \<const0>\,
      PCIN(23) => \<const0>\,
      PCIN(22) => \<const0>\,
      PCIN(21) => \<const0>\,
      PCIN(20) => \<const0>\,
      PCIN(19) => \<const0>\,
      PCIN(18) => \<const0>\,
      PCIN(17) => \<const0>\,
      PCIN(16) => \<const0>\,
      PCIN(15) => \<const0>\,
      PCIN(14) => \<const0>\,
      PCIN(13) => \<const0>\,
      PCIN(12) => \<const0>\,
      PCIN(11) => \<const0>\,
      PCIN(10) => \<const0>\,
      PCIN(9) => \<const0>\,
      PCIN(8) => \<const0>\,
      PCIN(7) => \<const0>\,
      PCIN(6) => \<const0>\,
      PCIN(5) => \<const0>\,
      PCIN(4) => \<const0>\,
      PCIN(3) => \<const0>\,
      PCIN(2) => \<const0>\,
      PCIN(1) => \<const0>\,
      PCIN(0) => \<const0>\,
      PCOUT(47 downto 0) => \g_dp.i_polyomial/g_struct.multadd_1.madd/dsp_extra_fabric_adder.mult_with_add_low/PCOUT\(47 downto 0),
      RSTA => \<const0>\,
      RSTALLCARRYIN => \<const0>\,
      RSTALUMODE => \<const0>\,
      RSTB => \<const0>\,
      RSTC => \<const0>\,
      RSTCTRL => \<const0>\,
      RSTD => \<const0>\,
      RSTINMODE => \<const0>\,
      RSTM => \<const0>\,
      RSTP => \<const0>\,
      UNDERFLOW => \NLW_g_dp.i_polyomial/g_struct.multadd_1.madd/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1_UNDERFLOW_UNCONNECTED\
    );
\g_dp.i_polyomial/g_struct.multadd_1.madd/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1\: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 0,
      ADREG => 0,
      ALUMODEREG => 0,
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "CASCADE",
      BCASCREG => 1,
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 0,
      DREG => 0,
      INMODEREG => 0,
      IS_ALUMODE_INVERTED => B"0000",
      IS_CARRYIN_INVERTED => '0',
      IS_CLK_INVERTED => '0',
      IS_INMODE_INVERTED => B"00000",
      IS_OPMODE_INVERTED => B"0000000",
      MASK => X"000000000000",
      MREG => 0,
      OPMODEREG => 1,
      PATTERN => X"000000000000",
      PREG => 0,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
    port map (
      A(29) => \<const0>\,
      A(28) => \<const0>\,
      A(27) => \<const0>\,
      A(26) => \<const0>\,
      A(25) => \<const0>\,
      A(24) => \<const0>\,
      A(23) => \<const0>\,
      A(22) => \<const0>\,
      A(21) => \<const0>\,
      A(20) => \<const0>\,
      A(19) => \<const0>\,
      A(18) => \<const0>\,
      A(17) => \<const0>\,
      A(16) => \<const0>\,
      A(15) => \<const0>\,
      A(14) => \<const0>\,
      A(13) => \<const0>\,
      A(12) => \<const0>\,
      A(11) => \<const0>\,
      A(10) => \<const0>\,
      A(9) => \<const0>\,
      A(8) => \<const0>\,
      A(7) => \<const0>\,
      A(6) => \<const0>\,
      A(5) => \<const0>\,
      A(4) => \<const0>\,
      A(3) => \<const0>\,
      A(2) => \<const0>\,
      A(1) => \<const0>\,
      A(0) => \<const0>\,
      ACIN(29 downto 0) => \g_dp.i_polyomial/g_struct.multadd_1.madd/dsp_extra_fabric_adder.mult_with_add_low/ACOUT\(29 downto 0),
      ACOUT(29 downto 0) => \NLW_g_dp.i_polyomial/g_struct.multadd_1.madd/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1_ACOUT_UNCONNECTED\(29 downto 0),
      ALUMODE(3) => \<const0>\,
      ALUMODE(2) => \<const0>\,
      ALUMODE(1) => \<const0>\,
      ALUMODE(0) => \<const0>\,
      B(17) => \g_dp.i_polyomial/g_struct.multadd_1.madd/dsp_extra_fabric_adder.mult_with_add_low/use_prim.iBdelx[0].iBdely[1].need_delay_line.Bdelay/dout_i\(8),
      B(16) => \g_dp.i_polyomial/g_struct.multadd_1.madd/dsp_extra_fabric_adder.mult_with_add_low/use_prim.iBdelx[0].iBdely[1].need_delay_line.Bdelay/dout_i\(8),
      B(15) => \g_dp.i_polyomial/g_struct.multadd_1.madd/dsp_extra_fabric_adder.mult_with_add_low/use_prim.iBdelx[0].iBdely[1].need_delay_line.Bdelay/dout_i\(8),
      B(14) => \g_dp.i_polyomial/g_struct.multadd_1.madd/dsp_extra_fabric_adder.mult_with_add_low/use_prim.iBdelx[0].iBdely[1].need_delay_line.Bdelay/dout_i\(8),
      B(13) => \g_dp.i_polyomial/g_struct.multadd_1.madd/dsp_extra_fabric_adder.mult_with_add_low/use_prim.iBdelx[0].iBdely[1].need_delay_line.Bdelay/dout_i\(8),
      B(12) => \g_dp.i_polyomial/g_struct.multadd_1.madd/dsp_extra_fabric_adder.mult_with_add_low/use_prim.iBdelx[0].iBdely[1].need_delay_line.Bdelay/dout_i\(8),
      B(11) => \g_dp.i_polyomial/g_struct.multadd_1.madd/dsp_extra_fabric_adder.mult_with_add_low/use_prim.iBdelx[0].iBdely[1].need_delay_line.Bdelay/dout_i\(8),
      B(10) => \g_dp.i_polyomial/g_struct.multadd_1.madd/dsp_extra_fabric_adder.mult_with_add_low/use_prim.iBdelx[0].iBdely[1].need_delay_line.Bdelay/dout_i\(8),
      B(9) => \g_dp.i_polyomial/g_struct.multadd_1.madd/dsp_extra_fabric_adder.mult_with_add_low/use_prim.iBdelx[0].iBdely[1].need_delay_line.Bdelay/dout_i\(8),
      B(8) => \g_dp.i_polyomial/g_struct.multadd_1.madd/dsp_extra_fabric_adder.mult_with_add_low/use_prim.iBdelx[0].iBdely[1].need_delay_line.Bdelay/dout_i\(8),
      B(7 downto 0) => z(28 downto 21),
      BCIN(17) => \<const0>\,
      BCIN(16) => \<const0>\,
      BCIN(15) => \<const0>\,
      BCIN(14) => \<const0>\,
      BCIN(13) => \<const0>\,
      BCIN(12) => \<const0>\,
      BCIN(11) => \<const0>\,
      BCIN(10) => \<const0>\,
      BCIN(9) => \<const0>\,
      BCIN(8) => \<const0>\,
      BCIN(7) => \<const0>\,
      BCIN(6) => \<const0>\,
      BCIN(5) => \<const0>\,
      BCIN(4) => \<const0>\,
      BCIN(3) => \<const0>\,
      BCIN(2) => \<const0>\,
      BCIN(1) => \<const0>\,
      BCIN(0) => \<const0>\,
      BCOUT(17 downto 0) => \NLW_g_dp.i_polyomial/g_struct.multadd_1.madd/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1_BCOUT_UNCONNECTED\(17 downto 0),
      C(47) => \<const1>\,
      C(46) => \<const1>\,
      C(45) => \<const1>\,
      C(44) => \<const1>\,
      C(43) => \<const1>\,
      C(42) => \<const1>\,
      C(41) => \<const1>\,
      C(40) => \<const1>\,
      C(39) => \<const1>\,
      C(38) => \<const1>\,
      C(37) => \<const1>\,
      C(36) => \<const1>\,
      C(35) => \<const1>\,
      C(34) => \<const1>\,
      C(33) => \<const1>\,
      C(32) => \<const1>\,
      C(31) => \<const1>\,
      C(30) => \<const1>\,
      C(29) => \<const1>\,
      C(28) => \<const1>\,
      C(27) => \<const1>\,
      C(26) => \<const1>\,
      C(25) => \<const1>\,
      C(24) => \<const1>\,
      C(23) => \<const1>\,
      C(22) => \<const1>\,
      C(21) => \<const1>\,
      C(20) => \<const1>\,
      C(19) => \<const1>\,
      C(18) => \<const1>\,
      C(17) => \<const1>\,
      C(16) => \<const1>\,
      C(15) => \<const1>\,
      C(14) => \<const1>\,
      C(13) => \<const1>\,
      C(12) => \<const1>\,
      C(11) => \<const1>\,
      C(10) => \<const1>\,
      C(9) => \<const1>\,
      C(8) => \<const1>\,
      C(7) => \<const1>\,
      C(6) => \<const1>\,
      C(5) => \<const1>\,
      C(4) => \<const1>\,
      C(3) => \<const1>\,
      C(2) => \<const1>\,
      C(1) => \<const1>\,
      C(0) => \<const1>\,
      CARRYCASCIN => \<const0>\,
      CARRYCASCOUT => \NLW_g_dp.i_polyomial/g_struct.multadd_1.madd/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1_CARRYCASCOUT_UNCONNECTED\,
      CARRYIN => \<const0>\,
      CARRYINSEL(2) => \<const0>\,
      CARRYINSEL(1) => \<const0>\,
      CARRYINSEL(0) => \<const0>\,
      CARRYOUT(3 downto 0) => \NLW_g_dp.i_polyomial/g_struct.multadd_1.madd/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1_CARRYOUT_UNCONNECTED\(3 downto 0),
      CEA1 => \<const0>\,
      CEA2 => \<const0>\,
      CEAD => \<const0>\,
      CEALUMODE => \<const0>\,
      CEB1 => \<const0>\,
      CEB2 => ce,
      CEC => \<const0>\,
      CECARRYIN => \<const0>\,
      CECTRL => ce,
      CED => \<const0>\,
      CEINMODE => \<const0>\,
      CEM => \<const0>\,
      CEP => \<const0>\,
      CLK => clk,
      D(24) => \<const0>\,
      D(23) => \<const0>\,
      D(22) => \<const0>\,
      D(21) => \<const0>\,
      D(20) => \<const0>\,
      D(19) => \<const0>\,
      D(18) => \<const0>\,
      D(17) => \<const0>\,
      D(16) => \<const0>\,
      D(15) => \<const0>\,
      D(14) => \<const0>\,
      D(13) => \<const0>\,
      D(12) => \<const0>\,
      D(11) => \<const0>\,
      D(10) => \<const0>\,
      D(9) => \<const0>\,
      D(8) => \<const0>\,
      D(7) => \<const0>\,
      D(6) => \<const0>\,
      D(5) => \<const0>\,
      D(4) => \<const0>\,
      D(3) => \<const0>\,
      D(2) => \<const0>\,
      D(1) => \<const0>\,
      D(0) => \<const0>\,
      INMODE(4) => \<const0>\,
      INMODE(3) => \<const0>\,
      INMODE(2) => \<const0>\,
      INMODE(1) => \<const0>\,
      INMODE(0) => \<const0>\,
      MULTSIGNIN => \<const0>\,
      MULTSIGNOUT => \NLW_g_dp.i_polyomial/g_struct.multadd_1.madd/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1_MULTSIGNOUT_UNCONNECTED\,
      OPMODE(6) => \<const1>\,
      OPMODE(5) => \<const0>\,
      OPMODE(4) => \<const1>\,
      OPMODE(3) => \<const0>\,
      OPMODE(2) => \<const1>\,
      OPMODE(1) => \<const0>\,
      OPMODE(0) => \<const1>\,
      OVERFLOW => \NLW_g_dp.i_polyomial/g_struct.multadd_1.madd/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1_OVERFLOW_UNCONNECTED\,
      P(47 downto 43) => \NLW_g_dp.i_polyomial/g_struct.multadd_1.madd/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1_P_UNCONNECTED\(47 downto 43),
      P(42 downto 0) => \g_dp.i_polyomial/g_struct.multadd_1.madd/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[1].need_output_delay.output_delay/dout_i\(42 downto 0),
      PATTERNBDETECT => \NLW_g_dp.i_polyomial/g_struct.multadd_1.madd/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1_PATTERNBDETECT_UNCONNECTED\,
      PATTERNDETECT => \NLW_g_dp.i_polyomial/g_struct.multadd_1.madd/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1_PATTERNDETECT_UNCONNECTED\,
      PCIN(47 downto 0) => \g_dp.i_polyomial/g_struct.multadd_1.madd/dsp_extra_fabric_adder.mult_with_add_low/PCOUT\(47 downto 0),
      PCOUT(47) => \n_106_g_dp.i_polyomial/g_struct.multadd_1.madd/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1\,
      PCOUT(46) => \n_107_g_dp.i_polyomial/g_struct.multadd_1.madd/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1\,
      PCOUT(45) => \n_108_g_dp.i_polyomial/g_struct.multadd_1.madd/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1\,
      PCOUT(44) => \n_109_g_dp.i_polyomial/g_struct.multadd_1.madd/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1\,
      PCOUT(43) => \n_110_g_dp.i_polyomial/g_struct.multadd_1.madd/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1\,
      PCOUT(42) => \n_111_g_dp.i_polyomial/g_struct.multadd_1.madd/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1\,
      PCOUT(41) => \n_112_g_dp.i_polyomial/g_struct.multadd_1.madd/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1\,
      PCOUT(40) => \n_113_g_dp.i_polyomial/g_struct.multadd_1.madd/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1\,
      PCOUT(39) => \n_114_g_dp.i_polyomial/g_struct.multadd_1.madd/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1\,
      PCOUT(38) => \n_115_g_dp.i_polyomial/g_struct.multadd_1.madd/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1\,
      PCOUT(37) => \n_116_g_dp.i_polyomial/g_struct.multadd_1.madd/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1\,
      PCOUT(36) => \n_117_g_dp.i_polyomial/g_struct.multadd_1.madd/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1\,
      PCOUT(35) => \n_118_g_dp.i_polyomial/g_struct.multadd_1.madd/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1\,
      PCOUT(34) => \n_119_g_dp.i_polyomial/g_struct.multadd_1.madd/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1\,
      PCOUT(33) => \n_120_g_dp.i_polyomial/g_struct.multadd_1.madd/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1\,
      PCOUT(32) => \n_121_g_dp.i_polyomial/g_struct.multadd_1.madd/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1\,
      PCOUT(31) => \n_122_g_dp.i_polyomial/g_struct.multadd_1.madd/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1\,
      PCOUT(30) => \n_123_g_dp.i_polyomial/g_struct.multadd_1.madd/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1\,
      PCOUT(29) => \n_124_g_dp.i_polyomial/g_struct.multadd_1.madd/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1\,
      PCOUT(28) => \n_125_g_dp.i_polyomial/g_struct.multadd_1.madd/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1\,
      PCOUT(27) => \n_126_g_dp.i_polyomial/g_struct.multadd_1.madd/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1\,
      PCOUT(26) => \n_127_g_dp.i_polyomial/g_struct.multadd_1.madd/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1\,
      PCOUT(25) => \n_128_g_dp.i_polyomial/g_struct.multadd_1.madd/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1\,
      PCOUT(24) => \n_129_g_dp.i_polyomial/g_struct.multadd_1.madd/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1\,
      PCOUT(23) => \n_130_g_dp.i_polyomial/g_struct.multadd_1.madd/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1\,
      PCOUT(22) => \n_131_g_dp.i_polyomial/g_struct.multadd_1.madd/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1\,
      PCOUT(21) => \n_132_g_dp.i_polyomial/g_struct.multadd_1.madd/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1\,
      PCOUT(20) => \n_133_g_dp.i_polyomial/g_struct.multadd_1.madd/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1\,
      PCOUT(19) => \n_134_g_dp.i_polyomial/g_struct.multadd_1.madd/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1\,
      PCOUT(18) => \n_135_g_dp.i_polyomial/g_struct.multadd_1.madd/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1\,
      PCOUT(17) => \n_136_g_dp.i_polyomial/g_struct.multadd_1.madd/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1\,
      PCOUT(16) => \n_137_g_dp.i_polyomial/g_struct.multadd_1.madd/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1\,
      PCOUT(15) => \n_138_g_dp.i_polyomial/g_struct.multadd_1.madd/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1\,
      PCOUT(14) => \n_139_g_dp.i_polyomial/g_struct.multadd_1.madd/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1\,
      PCOUT(13) => \n_140_g_dp.i_polyomial/g_struct.multadd_1.madd/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1\,
      PCOUT(12) => \n_141_g_dp.i_polyomial/g_struct.multadd_1.madd/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1\,
      PCOUT(11) => \n_142_g_dp.i_polyomial/g_struct.multadd_1.madd/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1\,
      PCOUT(10) => \n_143_g_dp.i_polyomial/g_struct.multadd_1.madd/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1\,
      PCOUT(9) => \n_144_g_dp.i_polyomial/g_struct.multadd_1.madd/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1\,
      PCOUT(8) => \n_145_g_dp.i_polyomial/g_struct.multadd_1.madd/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1\,
      PCOUT(7) => \n_146_g_dp.i_polyomial/g_struct.multadd_1.madd/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1\,
      PCOUT(6) => \n_147_g_dp.i_polyomial/g_struct.multadd_1.madd/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1\,
      PCOUT(5) => \n_148_g_dp.i_polyomial/g_struct.multadd_1.madd/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1\,
      PCOUT(4) => \n_149_g_dp.i_polyomial/g_struct.multadd_1.madd/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1\,
      PCOUT(3) => \n_150_g_dp.i_polyomial/g_struct.multadd_1.madd/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1\,
      PCOUT(2) => \n_151_g_dp.i_polyomial/g_struct.multadd_1.madd/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1\,
      PCOUT(1) => \n_152_g_dp.i_polyomial/g_struct.multadd_1.madd/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1\,
      PCOUT(0) => \n_153_g_dp.i_polyomial/g_struct.multadd_1.madd/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1\,
      RSTA => \<const0>\,
      RSTALLCARRYIN => \<const0>\,
      RSTALUMODE => \<const0>\,
      RSTB => \<const0>\,
      RSTC => \<const0>\,
      RSTCTRL => \<const0>\,
      RSTD => \<const0>\,
      RSTINMODE => \<const0>\,
      RSTM => \<const0>\,
      RSTP => \<const0>\,
      UNDERFLOW => \NLW_g_dp.i_polyomial/g_struct.multadd_1.madd/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1_UNDERFLOW_UNCONNECTED\
    );
\g_dp.i_polyomial/g_struct.multadd_2.madd/dsp_extra_fabric_adder.c_high_delay_balance/i_pipe/opt_has_pipe.first_q[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8FF00"
    )
    port map (
      I0 => \n_0_opt_has_pipe.first_q[0]_i_2\,
      I1 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][8]\,
      I2 => \n_0_opt_has_pipe.first_q[0]_i_3\,
      I3 => \g_dp.i_polyomial/g_struct.multadd_2.madd/dsp_extra_fabric_adder.c_high_delay_balance/i_pipe/first_q\(0),
      I4 => ce,
      O => \n_0_g_dp.i_polyomial/g_struct.multadd_2.madd/dsp_extra_fabric_adder.c_high_delay_balance/i_pipe/opt_has_pipe.first_q[0]_i_1\
    );
\g_dp.i_polyomial/g_struct.multadd_2.madd/dsp_extra_fabric_adder.c_high_delay_balance/i_pipe/opt_has_pipe.first_q[10]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8FF00"
    )
    port map (
      I0 => \n_0_opt_has_pipe.first_q[10]_i_2\,
      I1 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][8]\,
      I2 => \n_0_opt_has_pipe.first_q[10]_i_3\,
      I3 => \g_dp.i_polyomial/g_struct.multadd_2.madd/dsp_extra_fabric_adder.c_high_delay_balance/i_pipe/first_q\(10),
      I4 => ce,
      O => \n_0_g_dp.i_polyomial/g_struct.multadd_2.madd/dsp_extra_fabric_adder.c_high_delay_balance/i_pipe/opt_has_pipe.first_q[10]_i_1\
    );
\g_dp.i_polyomial/g_struct.multadd_2.madd/dsp_extra_fabric_adder.c_high_delay_balance/i_pipe/opt_has_pipe.first_q[11]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8FF00"
    )
    port map (
      I0 => \n_0_opt_has_pipe.first_q[11]_i_2\,
      I1 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][8]\,
      I2 => \n_0_opt_has_pipe.first_q[11]_i_3\,
      I3 => \g_dp.i_polyomial/g_struct.multadd_2.madd/dsp_extra_fabric_adder.c_high_delay_balance/i_pipe/first_q\(11),
      I4 => ce,
      O => \n_0_g_dp.i_polyomial/g_struct.multadd_2.madd/dsp_extra_fabric_adder.c_high_delay_balance/i_pipe/opt_has_pipe.first_q[11]_i_1\
    );
\g_dp.i_polyomial/g_struct.multadd_2.madd/dsp_extra_fabric_adder.c_high_delay_balance/i_pipe/opt_has_pipe.first_q[12]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8FF00"
    )
    port map (
      I0 => \n_0_opt_has_pipe.first_q[12]_i_2\,
      I1 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][8]\,
      I2 => \n_0_opt_has_pipe.first_q[12]_i_3\,
      I3 => \g_dp.i_polyomial/g_struct.multadd_2.madd/dsp_extra_fabric_adder.c_high_delay_balance/i_pipe/first_q\(12),
      I4 => ce,
      O => \n_0_g_dp.i_polyomial/g_struct.multadd_2.madd/dsp_extra_fabric_adder.c_high_delay_balance/i_pipe/opt_has_pipe.first_q[12]_i_1\
    );
\g_dp.i_polyomial/g_struct.multadd_2.madd/dsp_extra_fabric_adder.c_high_delay_balance/i_pipe/opt_has_pipe.first_q[13]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8FF00"
    )
    port map (
      I0 => \n_0_opt_has_pipe.first_q[13]_i_2\,
      I1 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][8]\,
      I2 => \n_0_opt_has_pipe.first_q[13]_i_3\,
      I3 => \g_dp.i_polyomial/g_struct.multadd_2.madd/dsp_extra_fabric_adder.c_high_delay_balance/i_pipe/first_q\(13),
      I4 => ce,
      O => \n_0_g_dp.i_polyomial/g_struct.multadd_2.madd/dsp_extra_fabric_adder.c_high_delay_balance/i_pipe/opt_has_pipe.first_q[13]_i_1\
    );
\g_dp.i_polyomial/g_struct.multadd_2.madd/dsp_extra_fabric_adder.c_high_delay_balance/i_pipe/opt_has_pipe.first_q[14]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8FF00"
    )
    port map (
      I0 => \n_0_opt_has_pipe.first_q[14]_i_2\,
      I1 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][8]\,
      I2 => \n_0_opt_has_pipe.first_q[14]_i_3\,
      I3 => \g_dp.i_polyomial/g_struct.multadd_2.madd/dsp_extra_fabric_adder.c_high_delay_balance/i_pipe/first_q\(14),
      I4 => ce,
      O => \n_0_g_dp.i_polyomial/g_struct.multadd_2.madd/dsp_extra_fabric_adder.c_high_delay_balance/i_pipe/opt_has_pipe.first_q[14]_i_1\
    );
\g_dp.i_polyomial/g_struct.multadd_2.madd/dsp_extra_fabric_adder.c_high_delay_balance/i_pipe/opt_has_pipe.first_q[15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8FF00"
    )
    port map (
      I0 => \n_0_opt_has_pipe.first_q[15]_i_2\,
      I1 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][8]\,
      I2 => \n_0_opt_has_pipe.first_q[15]_i_3\,
      I3 => \g_dp.i_polyomial/g_struct.multadd_2.madd/dsp_extra_fabric_adder.c_high_delay_balance/i_pipe/first_q\(15),
      I4 => ce,
      O => \n_0_g_dp.i_polyomial/g_struct.multadd_2.madd/dsp_extra_fabric_adder.c_high_delay_balance/i_pipe/opt_has_pipe.first_q[15]_i_1\
    );
\g_dp.i_polyomial/g_struct.multadd_2.madd/dsp_extra_fabric_adder.c_high_delay_balance/i_pipe/opt_has_pipe.first_q[16]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8FF00"
    )
    port map (
      I0 => \n_0_opt_has_pipe.first_q[16]_i_2\,
      I1 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][8]\,
      I2 => \n_0_opt_has_pipe.first_q[16]_i_3\,
      I3 => \g_dp.i_polyomial/g_struct.multadd_2.madd/dsp_extra_fabric_adder.c_high_delay_balance/i_pipe/first_q\(16),
      I4 => ce,
      O => \n_0_g_dp.i_polyomial/g_struct.multadd_2.madd/dsp_extra_fabric_adder.c_high_delay_balance/i_pipe/opt_has_pipe.first_q[16]_i_1\
    );
\g_dp.i_polyomial/g_struct.multadd_2.madd/dsp_extra_fabric_adder.c_high_delay_balance/i_pipe/opt_has_pipe.first_q[17]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8FF00"
    )
    port map (
      I0 => \n_0_opt_has_pipe.first_q[17]_i_2\,
      I1 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][8]\,
      I2 => \n_0_opt_has_pipe.first_q[17]_i_3\,
      I3 => \g_dp.i_polyomial/g_struct.multadd_2.madd/dsp_extra_fabric_adder.c_high_delay_balance/i_pipe/first_q\(17),
      I4 => ce,
      O => \n_0_g_dp.i_polyomial/g_struct.multadd_2.madd/dsp_extra_fabric_adder.c_high_delay_balance/i_pipe/opt_has_pipe.first_q[17]_i_1\
    );
\g_dp.i_polyomial/g_struct.multadd_2.madd/dsp_extra_fabric_adder.c_high_delay_balance/i_pipe/opt_has_pipe.first_q[18]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B888B888FFFF0000"
    )
    port map (
      I0 => \n_0_opt_has_pipe.first_q[18]_i_2\,
      I1 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][8]\,
      I2 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][7]\,
      I3 => \n_0_opt_has_pipe.first_q_reg[18]_i_3\,
      I4 => \g_dp.i_polyomial/g_struct.multadd_2.madd/dsp_extra_fabric_adder.c_high_delay_balance/i_pipe/first_q\(18),
      I5 => ce,
      O => \n_0_g_dp.i_polyomial/g_struct.multadd_2.madd/dsp_extra_fabric_adder.c_high_delay_balance/i_pipe/opt_has_pipe.first_q[18]_i_1\
    );
\g_dp.i_polyomial/g_struct.multadd_2.madd/dsp_extra_fabric_adder.c_high_delay_balance/i_pipe/opt_has_pipe.first_q[19]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8FF00"
    )
    port map (
      I0 => \n_0_opt_has_pipe.first_q[19]_i_2\,
      I1 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][8]\,
      I2 => \n_0_opt_has_pipe.first_q[19]_i_3\,
      I3 => \g_dp.i_polyomial/g_struct.multadd_2.madd/dsp_extra_fabric_adder.c_high_delay_balance/i_pipe/first_q\(19),
      I4 => ce,
      O => \n_0_g_dp.i_polyomial/g_struct.multadd_2.madd/dsp_extra_fabric_adder.c_high_delay_balance/i_pipe/opt_has_pipe.first_q[19]_i_1\
    );
\g_dp.i_polyomial/g_struct.multadd_2.madd/dsp_extra_fabric_adder.c_high_delay_balance/i_pipe/opt_has_pipe.first_q[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8FF00"
    )
    port map (
      I0 => \n_0_opt_has_pipe.first_q[1]_i_2\,
      I1 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][8]\,
      I2 => \n_0_opt_has_pipe.first_q[1]_i_3\,
      I3 => \g_dp.i_polyomial/g_struct.multadd_2.madd/dsp_extra_fabric_adder.c_high_delay_balance/i_pipe/first_q\(1),
      I4 => ce,
      O => \n_0_g_dp.i_polyomial/g_struct.multadd_2.madd/dsp_extra_fabric_adder.c_high_delay_balance/i_pipe/opt_has_pipe.first_q[1]_i_1\
    );
\g_dp.i_polyomial/g_struct.multadd_2.madd/dsp_extra_fabric_adder.c_high_delay_balance/i_pipe/opt_has_pipe.first_q[20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"5D"
    )
    port map (
      I0 => \n_0_g_dp.i_polyomial/g_struct.multadd_2.madd/dsp_extra_fabric_adder.c_high_delay_balance/i_pipe/opt_has_pipe.first_q[20]_i_2\,
      I1 => \g_dp.i_polyomial/g_struct.multadd_2.madd/dsp_extra_fabric_adder.c_high_delay_balance/i_pipe/first_q\(20),
      I2 => ce,
      O => \n_0_g_dp.i_polyomial/g_struct.multadd_2.madd/dsp_extra_fabric_adder.c_high_delay_balance/i_pipe/opt_has_pipe.first_q[20]_i_1\
    );
\g_dp.i_polyomial/g_struct.multadd_2.madd/dsp_extra_fabric_adder.c_high_delay_balance/i_pipe/opt_has_pipe.first_q[20]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0344FFFFFFFFFFFF"
    )
    port map (
      I0 => n_0_g6_b34,
      I1 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][7]\,
      I2 => n_0_g5_b34,
      I3 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][6]\,
      I4 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][8]\,
      I5 => ce,
      O => \n_0_g_dp.i_polyomial/g_struct.multadd_2.madd/dsp_extra_fabric_adder.c_high_delay_balance/i_pipe/opt_has_pipe.first_q[20]_i_2\
    );
\g_dp.i_polyomial/g_struct.multadd_2.madd/dsp_extra_fabric_adder.c_high_delay_balance/i_pipe/opt_has_pipe.first_q[21]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA80AA80FFFF0000"
    )
    port map (
      I0 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][8]\,
      I1 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][6]\,
      I2 => n_0_g5_b35,
      I3 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][7]\,
      I4 => \g_dp.i_polyomial/g_struct.multadd_2.madd/dsp_extra_fabric_adder.c_high_delay_balance/i_pipe/first_q\(21),
      I5 => ce,
      O => \n_0_g_dp.i_polyomial/g_struct.multadd_2.madd/dsp_extra_fabric_adder.c_high_delay_balance/i_pipe/opt_has_pipe.first_q[21]_i_1\
    );
\g_dp.i_polyomial/g_struct.multadd_2.madd/dsp_extra_fabric_adder.c_high_delay_balance/i_pipe/opt_has_pipe.first_q[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8FF00"
    )
    port map (
      I0 => \n_0_opt_has_pipe.first_q[2]_i_2\,
      I1 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][8]\,
      I2 => \n_0_opt_has_pipe.first_q[2]_i_3\,
      I3 => \g_dp.i_polyomial/g_struct.multadd_2.madd/dsp_extra_fabric_adder.c_high_delay_balance/i_pipe/first_q\(2),
      I4 => ce,
      O => \n_0_g_dp.i_polyomial/g_struct.multadd_2.madd/dsp_extra_fabric_adder.c_high_delay_balance/i_pipe/opt_has_pipe.first_q[2]_i_1\
    );
\g_dp.i_polyomial/g_struct.multadd_2.madd/dsp_extra_fabric_adder.c_high_delay_balance/i_pipe/opt_has_pipe.first_q[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8FF00"
    )
    port map (
      I0 => \n_0_opt_has_pipe.first_q[3]_i_2\,
      I1 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][8]\,
      I2 => \n_0_opt_has_pipe.first_q[3]_i_3\,
      I3 => \g_dp.i_polyomial/g_struct.multadd_2.madd/dsp_extra_fabric_adder.c_high_delay_balance/i_pipe/first_q\(3),
      I4 => ce,
      O => \n_0_g_dp.i_polyomial/g_struct.multadd_2.madd/dsp_extra_fabric_adder.c_high_delay_balance/i_pipe/opt_has_pipe.first_q[3]_i_1\
    );
\g_dp.i_polyomial/g_struct.multadd_2.madd/dsp_extra_fabric_adder.c_high_delay_balance/i_pipe/opt_has_pipe.first_q[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8FF00"
    )
    port map (
      I0 => \n_0_opt_has_pipe.first_q[4]_i_2\,
      I1 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][8]\,
      I2 => \n_0_opt_has_pipe.first_q[4]_i_3\,
      I3 => \g_dp.i_polyomial/g_struct.multadd_2.madd/dsp_extra_fabric_adder.c_high_delay_balance/i_pipe/first_q\(4),
      I4 => ce,
      O => \n_0_g_dp.i_polyomial/g_struct.multadd_2.madd/dsp_extra_fabric_adder.c_high_delay_balance/i_pipe/opt_has_pipe.first_q[4]_i_1\
    );
\g_dp.i_polyomial/g_struct.multadd_2.madd/dsp_extra_fabric_adder.c_high_delay_balance/i_pipe/opt_has_pipe.first_q[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8FF00"
    )
    port map (
      I0 => \n_0_opt_has_pipe.first_q[5]_i_2\,
      I1 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][8]\,
      I2 => \n_0_opt_has_pipe.first_q[5]_i_3\,
      I3 => \g_dp.i_polyomial/g_struct.multadd_2.madd/dsp_extra_fabric_adder.c_high_delay_balance/i_pipe/first_q\(5),
      I4 => ce,
      O => \n_0_g_dp.i_polyomial/g_struct.multadd_2.madd/dsp_extra_fabric_adder.c_high_delay_balance/i_pipe/opt_has_pipe.first_q[5]_i_1\
    );
\g_dp.i_polyomial/g_struct.multadd_2.madd/dsp_extra_fabric_adder.c_high_delay_balance/i_pipe/opt_has_pipe.first_q[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8FF00"
    )
    port map (
      I0 => \n_0_opt_has_pipe.first_q[6]_i_2\,
      I1 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][8]\,
      I2 => \n_0_opt_has_pipe.first_q[6]_i_3\,
      I3 => \g_dp.i_polyomial/g_struct.multadd_2.madd/dsp_extra_fabric_adder.c_high_delay_balance/i_pipe/first_q\(6),
      I4 => ce,
      O => \n_0_g_dp.i_polyomial/g_struct.multadd_2.madd/dsp_extra_fabric_adder.c_high_delay_balance/i_pipe/opt_has_pipe.first_q[6]_i_1\
    );
\g_dp.i_polyomial/g_struct.multadd_2.madd/dsp_extra_fabric_adder.c_high_delay_balance/i_pipe/opt_has_pipe.first_q[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8FF00"
    )
    port map (
      I0 => \n_0_opt_has_pipe.first_q[7]_i_2\,
      I1 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][8]\,
      I2 => \n_0_opt_has_pipe.first_q[7]_i_3\,
      I3 => \g_dp.i_polyomial/g_struct.multadd_2.madd/dsp_extra_fabric_adder.c_high_delay_balance/i_pipe/first_q\(7),
      I4 => ce,
      O => \n_0_g_dp.i_polyomial/g_struct.multadd_2.madd/dsp_extra_fabric_adder.c_high_delay_balance/i_pipe/opt_has_pipe.first_q[7]_i_1\
    );
\g_dp.i_polyomial/g_struct.multadd_2.madd/dsp_extra_fabric_adder.c_high_delay_balance/i_pipe/opt_has_pipe.first_q[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8FF00"
    )
    port map (
      I0 => \n_0_opt_has_pipe.first_q[8]_i_2\,
      I1 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][8]\,
      I2 => \n_0_opt_has_pipe.first_q[8]_i_3\,
      I3 => \g_dp.i_polyomial/g_struct.multadd_2.madd/dsp_extra_fabric_adder.c_high_delay_balance/i_pipe/first_q\(8),
      I4 => ce,
      O => \n_0_g_dp.i_polyomial/g_struct.multadd_2.madd/dsp_extra_fabric_adder.c_high_delay_balance/i_pipe/opt_has_pipe.first_q[8]_i_1\
    );
\g_dp.i_polyomial/g_struct.multadd_2.madd/dsp_extra_fabric_adder.c_high_delay_balance/i_pipe/opt_has_pipe.first_q[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8FF00"
    )
    port map (
      I0 => \n_0_opt_has_pipe.first_q[9]_i_2\,
      I1 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][8]\,
      I2 => \n_0_opt_has_pipe.first_q[9]_i_3\,
      I3 => \g_dp.i_polyomial/g_struct.multadd_2.madd/dsp_extra_fabric_adder.c_high_delay_balance/i_pipe/first_q\(9),
      I4 => ce,
      O => \n_0_g_dp.i_polyomial/g_struct.multadd_2.madd/dsp_extra_fabric_adder.c_high_delay_balance/i_pipe/opt_has_pipe.first_q[9]_i_1\
    );
\g_dp.i_polyomial/g_struct.multadd_2.madd/dsp_extra_fabric_adder.c_high_delay_balance/i_pipe/opt_has_pipe.first_q_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => \<const1>\,
      D => \n_0_g_dp.i_polyomial/g_struct.multadd_2.madd/dsp_extra_fabric_adder.c_high_delay_balance/i_pipe/opt_has_pipe.first_q[0]_i_1\,
      Q => \g_dp.i_polyomial/g_struct.multadd_2.madd/dsp_extra_fabric_adder.c_high_delay_balance/i_pipe/first_q\(0),
      R => \<const0>\
    );
\g_dp.i_polyomial/g_struct.multadd_2.madd/dsp_extra_fabric_adder.c_high_delay_balance/i_pipe/opt_has_pipe.first_q_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => \<const1>\,
      D => \n_0_g_dp.i_polyomial/g_struct.multadd_2.madd/dsp_extra_fabric_adder.c_high_delay_balance/i_pipe/opt_has_pipe.first_q[10]_i_1\,
      Q => \g_dp.i_polyomial/g_struct.multadd_2.madd/dsp_extra_fabric_adder.c_high_delay_balance/i_pipe/first_q\(10),
      R => \<const0>\
    );
\g_dp.i_polyomial/g_struct.multadd_2.madd/dsp_extra_fabric_adder.c_high_delay_balance/i_pipe/opt_has_pipe.first_q_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => \<const1>\,
      D => \n_0_g_dp.i_polyomial/g_struct.multadd_2.madd/dsp_extra_fabric_adder.c_high_delay_balance/i_pipe/opt_has_pipe.first_q[11]_i_1\,
      Q => \g_dp.i_polyomial/g_struct.multadd_2.madd/dsp_extra_fabric_adder.c_high_delay_balance/i_pipe/first_q\(11),
      R => \<const0>\
    );
\g_dp.i_polyomial/g_struct.multadd_2.madd/dsp_extra_fabric_adder.c_high_delay_balance/i_pipe/opt_has_pipe.first_q_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => \<const1>\,
      D => \n_0_g_dp.i_polyomial/g_struct.multadd_2.madd/dsp_extra_fabric_adder.c_high_delay_balance/i_pipe/opt_has_pipe.first_q[12]_i_1\,
      Q => \g_dp.i_polyomial/g_struct.multadd_2.madd/dsp_extra_fabric_adder.c_high_delay_balance/i_pipe/first_q\(12),
      R => \<const0>\
    );
\g_dp.i_polyomial/g_struct.multadd_2.madd/dsp_extra_fabric_adder.c_high_delay_balance/i_pipe/opt_has_pipe.first_q_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => \<const1>\,
      D => \n_0_g_dp.i_polyomial/g_struct.multadd_2.madd/dsp_extra_fabric_adder.c_high_delay_balance/i_pipe/opt_has_pipe.first_q[13]_i_1\,
      Q => \g_dp.i_polyomial/g_struct.multadd_2.madd/dsp_extra_fabric_adder.c_high_delay_balance/i_pipe/first_q\(13),
      R => \<const0>\
    );
\g_dp.i_polyomial/g_struct.multadd_2.madd/dsp_extra_fabric_adder.c_high_delay_balance/i_pipe/opt_has_pipe.first_q_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => \<const1>\,
      D => \n_0_g_dp.i_polyomial/g_struct.multadd_2.madd/dsp_extra_fabric_adder.c_high_delay_balance/i_pipe/opt_has_pipe.first_q[14]_i_1\,
      Q => \g_dp.i_polyomial/g_struct.multadd_2.madd/dsp_extra_fabric_adder.c_high_delay_balance/i_pipe/first_q\(14),
      R => \<const0>\
    );
\g_dp.i_polyomial/g_struct.multadd_2.madd/dsp_extra_fabric_adder.c_high_delay_balance/i_pipe/opt_has_pipe.first_q_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => \<const1>\,
      D => \n_0_g_dp.i_polyomial/g_struct.multadd_2.madd/dsp_extra_fabric_adder.c_high_delay_balance/i_pipe/opt_has_pipe.first_q[15]_i_1\,
      Q => \g_dp.i_polyomial/g_struct.multadd_2.madd/dsp_extra_fabric_adder.c_high_delay_balance/i_pipe/first_q\(15),
      R => \<const0>\
    );
\g_dp.i_polyomial/g_struct.multadd_2.madd/dsp_extra_fabric_adder.c_high_delay_balance/i_pipe/opt_has_pipe.first_q_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => \<const1>\,
      D => \n_0_g_dp.i_polyomial/g_struct.multadd_2.madd/dsp_extra_fabric_adder.c_high_delay_balance/i_pipe/opt_has_pipe.first_q[16]_i_1\,
      Q => \g_dp.i_polyomial/g_struct.multadd_2.madd/dsp_extra_fabric_adder.c_high_delay_balance/i_pipe/first_q\(16),
      R => \<const0>\
    );
\g_dp.i_polyomial/g_struct.multadd_2.madd/dsp_extra_fabric_adder.c_high_delay_balance/i_pipe/opt_has_pipe.first_q_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => \<const1>\,
      D => \n_0_g_dp.i_polyomial/g_struct.multadd_2.madd/dsp_extra_fabric_adder.c_high_delay_balance/i_pipe/opt_has_pipe.first_q[17]_i_1\,
      Q => \g_dp.i_polyomial/g_struct.multadd_2.madd/dsp_extra_fabric_adder.c_high_delay_balance/i_pipe/first_q\(17),
      R => \<const0>\
    );
\g_dp.i_polyomial/g_struct.multadd_2.madd/dsp_extra_fabric_adder.c_high_delay_balance/i_pipe/opt_has_pipe.first_q_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => \<const1>\,
      D => \n_0_g_dp.i_polyomial/g_struct.multadd_2.madd/dsp_extra_fabric_adder.c_high_delay_balance/i_pipe/opt_has_pipe.first_q[18]_i_1\,
      Q => \g_dp.i_polyomial/g_struct.multadd_2.madd/dsp_extra_fabric_adder.c_high_delay_balance/i_pipe/first_q\(18),
      R => \<const0>\
    );
\g_dp.i_polyomial/g_struct.multadd_2.madd/dsp_extra_fabric_adder.c_high_delay_balance/i_pipe/opt_has_pipe.first_q_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => \<const1>\,
      D => \n_0_g_dp.i_polyomial/g_struct.multadd_2.madd/dsp_extra_fabric_adder.c_high_delay_balance/i_pipe/opt_has_pipe.first_q[19]_i_1\,
      Q => \g_dp.i_polyomial/g_struct.multadd_2.madd/dsp_extra_fabric_adder.c_high_delay_balance/i_pipe/first_q\(19),
      R => \<const0>\
    );
\g_dp.i_polyomial/g_struct.multadd_2.madd/dsp_extra_fabric_adder.c_high_delay_balance/i_pipe/opt_has_pipe.first_q_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => \<const1>\,
      D => \n_0_g_dp.i_polyomial/g_struct.multadd_2.madd/dsp_extra_fabric_adder.c_high_delay_balance/i_pipe/opt_has_pipe.first_q[1]_i_1\,
      Q => \g_dp.i_polyomial/g_struct.multadd_2.madd/dsp_extra_fabric_adder.c_high_delay_balance/i_pipe/first_q\(1),
      R => \<const0>\
    );
\g_dp.i_polyomial/g_struct.multadd_2.madd/dsp_extra_fabric_adder.c_high_delay_balance/i_pipe/opt_has_pipe.first_q_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => \<const1>\,
      D => \n_0_g_dp.i_polyomial/g_struct.multadd_2.madd/dsp_extra_fabric_adder.c_high_delay_balance/i_pipe/opt_has_pipe.first_q[20]_i_1\,
      Q => \g_dp.i_polyomial/g_struct.multadd_2.madd/dsp_extra_fabric_adder.c_high_delay_balance/i_pipe/first_q\(20),
      R => \<const0>\
    );
\g_dp.i_polyomial/g_struct.multadd_2.madd/dsp_extra_fabric_adder.c_high_delay_balance/i_pipe/opt_has_pipe.first_q_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => \<const1>\,
      D => \n_0_g_dp.i_polyomial/g_struct.multadd_2.madd/dsp_extra_fabric_adder.c_high_delay_balance/i_pipe/opt_has_pipe.first_q[21]_i_1\,
      Q => \g_dp.i_polyomial/g_struct.multadd_2.madd/dsp_extra_fabric_adder.c_high_delay_balance/i_pipe/first_q\(21),
      R => \<const0>\
    );
\g_dp.i_polyomial/g_struct.multadd_2.madd/dsp_extra_fabric_adder.c_high_delay_balance/i_pipe/opt_has_pipe.first_q_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => \<const1>\,
      D => \g_dp.i_polyomial/g_struct.multadd_2.madd/dsp_extra_fabric_adder.c_high_delay_balance/i_pipe/first_q\(22),
      Q => \g_dp.i_polyomial/g_struct.multadd_2.madd/dsp_extra_fabric_adder.c_high_delay_balance/i_pipe/first_q\(22),
      R => ce
    );
\g_dp.i_polyomial/g_struct.multadd_2.madd/dsp_extra_fabric_adder.c_high_delay_balance/i_pipe/opt_has_pipe.first_q_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => \<const1>\,
      D => \g_dp.i_polyomial/g_struct.multadd_2.madd/dsp_extra_fabric_adder.c_high_delay_balance/i_pipe/first_q\(23),
      Q => \g_dp.i_polyomial/g_struct.multadd_2.madd/dsp_extra_fabric_adder.c_high_delay_balance/i_pipe/first_q\(23),
      R => ce
    );
\g_dp.i_polyomial/g_struct.multadd_2.madd/dsp_extra_fabric_adder.c_high_delay_balance/i_pipe/opt_has_pipe.first_q_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => \<const1>\,
      D => \n_0_g_dp.i_polyomial/g_struct.multadd_2.madd/dsp_extra_fabric_adder.c_high_delay_balance/i_pipe/opt_has_pipe.first_q[2]_i_1\,
      Q => \g_dp.i_polyomial/g_struct.multadd_2.madd/dsp_extra_fabric_adder.c_high_delay_balance/i_pipe/first_q\(2),
      R => \<const0>\
    );
\g_dp.i_polyomial/g_struct.multadd_2.madd/dsp_extra_fabric_adder.c_high_delay_balance/i_pipe/opt_has_pipe.first_q_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => \<const1>\,
      D => \n_0_g_dp.i_polyomial/g_struct.multadd_2.madd/dsp_extra_fabric_adder.c_high_delay_balance/i_pipe/opt_has_pipe.first_q[3]_i_1\,
      Q => \g_dp.i_polyomial/g_struct.multadd_2.madd/dsp_extra_fabric_adder.c_high_delay_balance/i_pipe/first_q\(3),
      R => \<const0>\
    );
\g_dp.i_polyomial/g_struct.multadd_2.madd/dsp_extra_fabric_adder.c_high_delay_balance/i_pipe/opt_has_pipe.first_q_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => \<const1>\,
      D => \n_0_g_dp.i_polyomial/g_struct.multadd_2.madd/dsp_extra_fabric_adder.c_high_delay_balance/i_pipe/opt_has_pipe.first_q[4]_i_1\,
      Q => \g_dp.i_polyomial/g_struct.multadd_2.madd/dsp_extra_fabric_adder.c_high_delay_balance/i_pipe/first_q\(4),
      R => \<const0>\
    );
\g_dp.i_polyomial/g_struct.multadd_2.madd/dsp_extra_fabric_adder.c_high_delay_balance/i_pipe/opt_has_pipe.first_q_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => \<const1>\,
      D => \n_0_g_dp.i_polyomial/g_struct.multadd_2.madd/dsp_extra_fabric_adder.c_high_delay_balance/i_pipe/opt_has_pipe.first_q[5]_i_1\,
      Q => \g_dp.i_polyomial/g_struct.multadd_2.madd/dsp_extra_fabric_adder.c_high_delay_balance/i_pipe/first_q\(5),
      R => \<const0>\
    );
\g_dp.i_polyomial/g_struct.multadd_2.madd/dsp_extra_fabric_adder.c_high_delay_balance/i_pipe/opt_has_pipe.first_q_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => \<const1>\,
      D => \n_0_g_dp.i_polyomial/g_struct.multadd_2.madd/dsp_extra_fabric_adder.c_high_delay_balance/i_pipe/opt_has_pipe.first_q[6]_i_1\,
      Q => \g_dp.i_polyomial/g_struct.multadd_2.madd/dsp_extra_fabric_adder.c_high_delay_balance/i_pipe/first_q\(6),
      R => \<const0>\
    );
\g_dp.i_polyomial/g_struct.multadd_2.madd/dsp_extra_fabric_adder.c_high_delay_balance/i_pipe/opt_has_pipe.first_q_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => \<const1>\,
      D => \n_0_g_dp.i_polyomial/g_struct.multadd_2.madd/dsp_extra_fabric_adder.c_high_delay_balance/i_pipe/opt_has_pipe.first_q[7]_i_1\,
      Q => \g_dp.i_polyomial/g_struct.multadd_2.madd/dsp_extra_fabric_adder.c_high_delay_balance/i_pipe/first_q\(7),
      R => \<const0>\
    );
\g_dp.i_polyomial/g_struct.multadd_2.madd/dsp_extra_fabric_adder.c_high_delay_balance/i_pipe/opt_has_pipe.first_q_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => \<const1>\,
      D => \n_0_g_dp.i_polyomial/g_struct.multadd_2.madd/dsp_extra_fabric_adder.c_high_delay_balance/i_pipe/opt_has_pipe.first_q[8]_i_1\,
      Q => \g_dp.i_polyomial/g_struct.multadd_2.madd/dsp_extra_fabric_adder.c_high_delay_balance/i_pipe/first_q\(8),
      R => \<const0>\
    );
\g_dp.i_polyomial/g_struct.multadd_2.madd/dsp_extra_fabric_adder.c_high_delay_balance/i_pipe/opt_has_pipe.first_q_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => \<const1>\,
      D => \n_0_g_dp.i_polyomial/g_struct.multadd_2.madd/dsp_extra_fabric_adder.c_high_delay_balance/i_pipe/opt_has_pipe.first_q[9]_i_1\,
      Q => \g_dp.i_polyomial/g_struct.multadd_2.madd/dsp_extra_fabric_adder.c_high_delay_balance/i_pipe/first_q\(9),
      R => \<const0>\
    );
\g_dp.i_polyomial/g_struct.multadd_2.madd/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[0].need_output_delay.output_delay/d1.dout_i[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
    port map (
      I0 => \n_105_g_dp.i_polyomial/g_struct.multadd_2.madd/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1\,
      I1 => \g_dp.i_polyomial/g_struct.multadd_2.madd/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[0].need_output_delay.output_delay/dout_i\(0),
      I2 => ce,
      O => \n_0_g_dp.i_polyomial/g_struct.multadd_2.madd/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[0].need_output_delay.output_delay/d1.dout_i[0]_i_1\
    );
\g_dp.i_polyomial/g_struct.multadd_2.madd/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[0].need_output_delay.output_delay/d1.dout_i[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
    port map (
      I0 => \n_95_g_dp.i_polyomial/g_struct.multadd_2.madd/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1\,
      I1 => \g_dp.i_polyomial/g_struct.multadd_2.madd/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[0].need_output_delay.output_delay/dout_i\(10),
      I2 => ce,
      O => \n_0_g_dp.i_polyomial/g_struct.multadd_2.madd/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[0].need_output_delay.output_delay/d1.dout_i[10]_i_1\
    );
\g_dp.i_polyomial/g_struct.multadd_2.madd/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[0].need_output_delay.output_delay/d1.dout_i[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
    port map (
      I0 => \n_94_g_dp.i_polyomial/g_struct.multadd_2.madd/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1\,
      I1 => \g_dp.i_polyomial/g_struct.multadd_2.madd/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[0].need_output_delay.output_delay/dout_i\(11),
      I2 => ce,
      O => \n_0_g_dp.i_polyomial/g_struct.multadd_2.madd/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[0].need_output_delay.output_delay/d1.dout_i[11]_i_1\
    );
\g_dp.i_polyomial/g_struct.multadd_2.madd/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[0].need_output_delay.output_delay/d1.dout_i[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
    port map (
      I0 => \n_93_g_dp.i_polyomial/g_struct.multadd_2.madd/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1\,
      I1 => \g_dp.i_polyomial/g_struct.multadd_2.madd/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[0].need_output_delay.output_delay/dout_i\(12),
      I2 => ce,
      O => \n_0_g_dp.i_polyomial/g_struct.multadd_2.madd/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[0].need_output_delay.output_delay/d1.dout_i[12]_i_1\
    );
\g_dp.i_polyomial/g_struct.multadd_2.madd/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[0].need_output_delay.output_delay/d1.dout_i[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
    port map (
      I0 => \n_92_g_dp.i_polyomial/g_struct.multadd_2.madd/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1\,
      I1 => \g_dp.i_polyomial/g_struct.multadd_2.madd/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[0].need_output_delay.output_delay/dout_i\(13),
      I2 => ce,
      O => \n_0_g_dp.i_polyomial/g_struct.multadd_2.madd/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[0].need_output_delay.output_delay/d1.dout_i[13]_i_1\
    );
\g_dp.i_polyomial/g_struct.multadd_2.madd/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[0].need_output_delay.output_delay/d1.dout_i[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
    port map (
      I0 => \n_91_g_dp.i_polyomial/g_struct.multadd_2.madd/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1\,
      I1 => \g_dp.i_polyomial/g_struct.multadd_2.madd/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[0].need_output_delay.output_delay/dout_i\(14),
      I2 => ce,
      O => \n_0_g_dp.i_polyomial/g_struct.multadd_2.madd/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[0].need_output_delay.output_delay/d1.dout_i[14]_i_1\
    );
\g_dp.i_polyomial/g_struct.multadd_2.madd/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[0].need_output_delay.output_delay/d1.dout_i[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
    port map (
      I0 => \n_90_g_dp.i_polyomial/g_struct.multadd_2.madd/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1\,
      I1 => \g_dp.i_polyomial/g_struct.multadd_2.madd/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[0].need_output_delay.output_delay/dout_i\(15),
      I2 => ce,
      O => \n_0_g_dp.i_polyomial/g_struct.multadd_2.madd/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[0].need_output_delay.output_delay/d1.dout_i[15]_i_1\
    );
\g_dp.i_polyomial/g_struct.multadd_2.madd/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[0].need_output_delay.output_delay/d1.dout_i[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
    port map (
      I0 => \n_89_g_dp.i_polyomial/g_struct.multadd_2.madd/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1\,
      I1 => \g_dp.i_polyomial/g_struct.multadd_2.madd/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[0].need_output_delay.output_delay/dout_i\(16),
      I2 => ce,
      O => \n_0_g_dp.i_polyomial/g_struct.multadd_2.madd/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[0].need_output_delay.output_delay/d1.dout_i[16]_i_1\
    );
\g_dp.i_polyomial/g_struct.multadd_2.madd/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[0].need_output_delay.output_delay/d1.dout_i[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
    port map (
      I0 => \n_104_g_dp.i_polyomial/g_struct.multadd_2.madd/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1\,
      I1 => \g_dp.i_polyomial/g_struct.multadd_2.madd/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[0].need_output_delay.output_delay/dout_i\(1),
      I2 => ce,
      O => \n_0_g_dp.i_polyomial/g_struct.multadd_2.madd/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[0].need_output_delay.output_delay/d1.dout_i[1]_i_1\
    );
\g_dp.i_polyomial/g_struct.multadd_2.madd/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[0].need_output_delay.output_delay/d1.dout_i[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
    port map (
      I0 => \n_103_g_dp.i_polyomial/g_struct.multadd_2.madd/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1\,
      I1 => \g_dp.i_polyomial/g_struct.multadd_2.madd/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[0].need_output_delay.output_delay/dout_i\(2),
      I2 => ce,
      O => \n_0_g_dp.i_polyomial/g_struct.multadd_2.madd/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[0].need_output_delay.output_delay/d1.dout_i[2]_i_1\
    );
\g_dp.i_polyomial/g_struct.multadd_2.madd/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[0].need_output_delay.output_delay/d1.dout_i[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
    port map (
      I0 => \n_102_g_dp.i_polyomial/g_struct.multadd_2.madd/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1\,
      I1 => \g_dp.i_polyomial/g_struct.multadd_2.madd/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[0].need_output_delay.output_delay/dout_i\(3),
      I2 => ce,
      O => \n_0_g_dp.i_polyomial/g_struct.multadd_2.madd/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[0].need_output_delay.output_delay/d1.dout_i[3]_i_1\
    );
\g_dp.i_polyomial/g_struct.multadd_2.madd/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[0].need_output_delay.output_delay/d1.dout_i[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
    port map (
      I0 => \n_101_g_dp.i_polyomial/g_struct.multadd_2.madd/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1\,
      I1 => \g_dp.i_polyomial/g_struct.multadd_2.madd/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[0].need_output_delay.output_delay/dout_i\(4),
      I2 => ce,
      O => \n_0_g_dp.i_polyomial/g_struct.multadd_2.madd/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[0].need_output_delay.output_delay/d1.dout_i[4]_i_1\
    );
\g_dp.i_polyomial/g_struct.multadd_2.madd/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[0].need_output_delay.output_delay/d1.dout_i[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
    port map (
      I0 => \n_100_g_dp.i_polyomial/g_struct.multadd_2.madd/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1\,
      I1 => \g_dp.i_polyomial/g_struct.multadd_2.madd/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[0].need_output_delay.output_delay/dout_i\(5),
      I2 => ce,
      O => \n_0_g_dp.i_polyomial/g_struct.multadd_2.madd/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[0].need_output_delay.output_delay/d1.dout_i[5]_i_1\
    );
\g_dp.i_polyomial/g_struct.multadd_2.madd/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[0].need_output_delay.output_delay/d1.dout_i[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
    port map (
      I0 => \n_99_g_dp.i_polyomial/g_struct.multadd_2.madd/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1\,
      I1 => \g_dp.i_polyomial/g_struct.multadd_2.madd/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[0].need_output_delay.output_delay/dout_i\(6),
      I2 => ce,
      O => \n_0_g_dp.i_polyomial/g_struct.multadd_2.madd/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[0].need_output_delay.output_delay/d1.dout_i[6]_i_1\
    );
\g_dp.i_polyomial/g_struct.multadd_2.madd/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[0].need_output_delay.output_delay/d1.dout_i[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
    port map (
      I0 => \n_98_g_dp.i_polyomial/g_struct.multadd_2.madd/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1\,
      I1 => \g_dp.i_polyomial/g_struct.multadd_2.madd/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[0].need_output_delay.output_delay/dout_i\(7),
      I2 => ce,
      O => \n_0_g_dp.i_polyomial/g_struct.multadd_2.madd/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[0].need_output_delay.output_delay/d1.dout_i[7]_i_1\
    );
\g_dp.i_polyomial/g_struct.multadd_2.madd/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[0].need_output_delay.output_delay/d1.dout_i[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
    port map (
      I0 => \n_97_g_dp.i_polyomial/g_struct.multadd_2.madd/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1\,
      I1 => \g_dp.i_polyomial/g_struct.multadd_2.madd/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[0].need_output_delay.output_delay/dout_i\(8),
      I2 => ce,
      O => \n_0_g_dp.i_polyomial/g_struct.multadd_2.madd/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[0].need_output_delay.output_delay/d1.dout_i[8]_i_1\
    );
\g_dp.i_polyomial/g_struct.multadd_2.madd/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[0].need_output_delay.output_delay/d1.dout_i[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
    port map (
      I0 => \n_96_g_dp.i_polyomial/g_struct.multadd_2.madd/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1\,
      I1 => \g_dp.i_polyomial/g_struct.multadd_2.madd/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[0].need_output_delay.output_delay/dout_i\(9),
      I2 => ce,
      O => \n_0_g_dp.i_polyomial/g_struct.multadd_2.madd/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[0].need_output_delay.output_delay/d1.dout_i[9]_i_1\
    );
\g_dp.i_polyomial/g_struct.multadd_2.madd/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[0].need_output_delay.output_delay/d1.dout_i_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => \<const1>\,
      D => \n_0_g_dp.i_polyomial/g_struct.multadd_2.madd/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[0].need_output_delay.output_delay/d1.dout_i[0]_i_1\,
      Q => \g_dp.i_polyomial/g_struct.multadd_2.madd/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[0].need_output_delay.output_delay/dout_i\(0),
      R => \<const0>\
    );
\g_dp.i_polyomial/g_struct.multadd_2.madd/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[0].need_output_delay.output_delay/d1.dout_i_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => \<const1>\,
      D => \n_0_g_dp.i_polyomial/g_struct.multadd_2.madd/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[0].need_output_delay.output_delay/d1.dout_i[10]_i_1\,
      Q => \g_dp.i_polyomial/g_struct.multadd_2.madd/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[0].need_output_delay.output_delay/dout_i\(10),
      R => \<const0>\
    );
\g_dp.i_polyomial/g_struct.multadd_2.madd/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[0].need_output_delay.output_delay/d1.dout_i_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => \<const1>\,
      D => \n_0_g_dp.i_polyomial/g_struct.multadd_2.madd/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[0].need_output_delay.output_delay/d1.dout_i[11]_i_1\,
      Q => \g_dp.i_polyomial/g_struct.multadd_2.madd/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[0].need_output_delay.output_delay/dout_i\(11),
      R => \<const0>\
    );
\g_dp.i_polyomial/g_struct.multadd_2.madd/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[0].need_output_delay.output_delay/d1.dout_i_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => \<const1>\,
      D => \n_0_g_dp.i_polyomial/g_struct.multadd_2.madd/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[0].need_output_delay.output_delay/d1.dout_i[12]_i_1\,
      Q => \g_dp.i_polyomial/g_struct.multadd_2.madd/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[0].need_output_delay.output_delay/dout_i\(12),
      R => \<const0>\
    );
\g_dp.i_polyomial/g_struct.multadd_2.madd/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[0].need_output_delay.output_delay/d1.dout_i_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => \<const1>\,
      D => \n_0_g_dp.i_polyomial/g_struct.multadd_2.madd/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[0].need_output_delay.output_delay/d1.dout_i[13]_i_1\,
      Q => \g_dp.i_polyomial/g_struct.multadd_2.madd/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[0].need_output_delay.output_delay/dout_i\(13),
      R => \<const0>\
    );
\g_dp.i_polyomial/g_struct.multadd_2.madd/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[0].need_output_delay.output_delay/d1.dout_i_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => \<const1>\,
      D => \n_0_g_dp.i_polyomial/g_struct.multadd_2.madd/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[0].need_output_delay.output_delay/d1.dout_i[14]_i_1\,
      Q => \g_dp.i_polyomial/g_struct.multadd_2.madd/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[0].need_output_delay.output_delay/dout_i\(14),
      R => \<const0>\
    );
\g_dp.i_polyomial/g_struct.multadd_2.madd/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[0].need_output_delay.output_delay/d1.dout_i_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => \<const1>\,
      D => \n_0_g_dp.i_polyomial/g_struct.multadd_2.madd/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[0].need_output_delay.output_delay/d1.dout_i[15]_i_1\,
      Q => \g_dp.i_polyomial/g_struct.multadd_2.madd/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[0].need_output_delay.output_delay/dout_i\(15),
      R => \<const0>\
    );
\g_dp.i_polyomial/g_struct.multadd_2.madd/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[0].need_output_delay.output_delay/d1.dout_i_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => \<const1>\,
      D => \n_0_g_dp.i_polyomial/g_struct.multadd_2.madd/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[0].need_output_delay.output_delay/d1.dout_i[16]_i_1\,
      Q => \g_dp.i_polyomial/g_struct.multadd_2.madd/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[0].need_output_delay.output_delay/dout_i\(16),
      R => \<const0>\
    );
\g_dp.i_polyomial/g_struct.multadd_2.madd/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[0].need_output_delay.output_delay/d1.dout_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => \<const1>\,
      D => \n_0_g_dp.i_polyomial/g_struct.multadd_2.madd/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[0].need_output_delay.output_delay/d1.dout_i[1]_i_1\,
      Q => \g_dp.i_polyomial/g_struct.multadd_2.madd/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[0].need_output_delay.output_delay/dout_i\(1),
      R => \<const0>\
    );
\g_dp.i_polyomial/g_struct.multadd_2.madd/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[0].need_output_delay.output_delay/d1.dout_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => \<const1>\,
      D => \n_0_g_dp.i_polyomial/g_struct.multadd_2.madd/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[0].need_output_delay.output_delay/d1.dout_i[2]_i_1\,
      Q => \g_dp.i_polyomial/g_struct.multadd_2.madd/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[0].need_output_delay.output_delay/dout_i\(2),
      R => \<const0>\
    );
\g_dp.i_polyomial/g_struct.multadd_2.madd/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[0].need_output_delay.output_delay/d1.dout_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => \<const1>\,
      D => \n_0_g_dp.i_polyomial/g_struct.multadd_2.madd/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[0].need_output_delay.output_delay/d1.dout_i[3]_i_1\,
      Q => \g_dp.i_polyomial/g_struct.multadd_2.madd/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[0].need_output_delay.output_delay/dout_i\(3),
      R => \<const0>\
    );
\g_dp.i_polyomial/g_struct.multadd_2.madd/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[0].need_output_delay.output_delay/d1.dout_i_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => \<const1>\,
      D => \n_0_g_dp.i_polyomial/g_struct.multadd_2.madd/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[0].need_output_delay.output_delay/d1.dout_i[4]_i_1\,
      Q => \g_dp.i_polyomial/g_struct.multadd_2.madd/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[0].need_output_delay.output_delay/dout_i\(4),
      R => \<const0>\
    );
\g_dp.i_polyomial/g_struct.multadd_2.madd/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[0].need_output_delay.output_delay/d1.dout_i_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => \<const1>\,
      D => \n_0_g_dp.i_polyomial/g_struct.multadd_2.madd/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[0].need_output_delay.output_delay/d1.dout_i[5]_i_1\,
      Q => \g_dp.i_polyomial/g_struct.multadd_2.madd/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[0].need_output_delay.output_delay/dout_i\(5),
      R => \<const0>\
    );
\g_dp.i_polyomial/g_struct.multadd_2.madd/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[0].need_output_delay.output_delay/d1.dout_i_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => \<const1>\,
      D => \n_0_g_dp.i_polyomial/g_struct.multadd_2.madd/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[0].need_output_delay.output_delay/d1.dout_i[6]_i_1\,
      Q => \g_dp.i_polyomial/g_struct.multadd_2.madd/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[0].need_output_delay.output_delay/dout_i\(6),
      R => \<const0>\
    );
\g_dp.i_polyomial/g_struct.multadd_2.madd/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[0].need_output_delay.output_delay/d1.dout_i_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => \<const1>\,
      D => \n_0_g_dp.i_polyomial/g_struct.multadd_2.madd/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[0].need_output_delay.output_delay/d1.dout_i[7]_i_1\,
      Q => \g_dp.i_polyomial/g_struct.multadd_2.madd/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[0].need_output_delay.output_delay/dout_i\(7),
      R => \<const0>\
    );
\g_dp.i_polyomial/g_struct.multadd_2.madd/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[0].need_output_delay.output_delay/d1.dout_i_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => \<const1>\,
      D => \n_0_g_dp.i_polyomial/g_struct.multadd_2.madd/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[0].need_output_delay.output_delay/d1.dout_i[8]_i_1\,
      Q => \g_dp.i_polyomial/g_struct.multadd_2.madd/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[0].need_output_delay.output_delay/dout_i\(8),
      R => \<const0>\
    );
\g_dp.i_polyomial/g_struct.multadd_2.madd/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[0].need_output_delay.output_delay/d1.dout_i_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => \<const1>\,
      D => \n_0_g_dp.i_polyomial/g_struct.multadd_2.madd/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[0].need_output_delay.output_delay/d1.dout_i[9]_i_1\,
      Q => \g_dp.i_polyomial/g_struct.multadd_2.madd/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[0].need_output_delay.output_delay/dout_i\(9),
      R => \<const0>\
    );
\g_dp.i_polyomial/g_struct.multadd_2.madd/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1\: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 0,
      ADREG => 0,
      ALUMODEREG => 0,
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 0,
      BREG => 0,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 0,
      DREG => 0,
      INMODEREG => 0,
      IS_ALUMODE_INVERTED => B"0000",
      IS_CARRYIN_INVERTED => '0',
      IS_CLK_INVERTED => '0',
      IS_INMODE_INVERTED => B"00000",
      IS_OPMODE_INVERTED => B"0000000",
      MASK => X"000000000000",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 0,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
    port map (
      A(29) => \<const0>\,
      A(28) => \<const0>\,
      A(27) => \<const0>\,
      A(26) => \<const0>\,
      A(25) => \<const0>\,
      A(24) => \<const0>\,
      A(23) => \<const0>\,
      A(22) => \<const0>\,
      A(21) => \<const0>\,
      A(20) => \<const0>\,
      A(19) => \<const0>\,
      A(18) => \<const0>\,
      A(17 downto 0) => \g_dp.i_polyomial/g_struct.multadd_2.madd/dsp_extra_fabric_adder.mult_with_add_low/use_prim.iAdelx[0].iAdely[0].use_delay_line.Adelay/dout_i\(17 downto 0),
      ACIN(29) => \<const0>\,
      ACIN(28) => \<const0>\,
      ACIN(27) => \<const0>\,
      ACIN(26) => \<const0>\,
      ACIN(25) => \<const0>\,
      ACIN(24) => \<const0>\,
      ACIN(23) => \<const0>\,
      ACIN(22) => \<const0>\,
      ACIN(21) => \<const0>\,
      ACIN(20) => \<const0>\,
      ACIN(19) => \<const0>\,
      ACIN(18) => \<const0>\,
      ACIN(17) => \<const0>\,
      ACIN(16) => \<const0>\,
      ACIN(15) => \<const0>\,
      ACIN(14) => \<const0>\,
      ACIN(13) => \<const0>\,
      ACIN(12) => \<const0>\,
      ACIN(11) => \<const0>\,
      ACIN(10) => \<const0>\,
      ACIN(9) => \<const0>\,
      ACIN(8) => \<const0>\,
      ACIN(7) => \<const0>\,
      ACIN(6) => \<const0>\,
      ACIN(5) => \<const0>\,
      ACIN(4) => \<const0>\,
      ACIN(3) => \<const0>\,
      ACIN(2) => \<const0>\,
      ACIN(1) => \<const0>\,
      ACIN(0) => \<const0>\,
      ACOUT(29 downto 0) => \g_dp.i_polyomial/g_struct.multadd_2.madd/dsp_extra_fabric_adder.mult_with_add_low/ACOUT\(29 downto 0),
      ALUMODE(3) => \<const0>\,
      ALUMODE(2) => \<const0>\,
      ALUMODE(1) => \<const0>\,
      ALUMODE(0) => \<const0>\,
      B(17) => \g_dp.i_polyomial/g_struct.multadd_2.madd/dsp_extra_fabric_adder.mult_with_add_low/use_prim.iBdelx[0].iBdely[0].need_delay_line.Bdelay/dout_i\(17),
      B(16 downto 0) => \g_dp.i_polyomial/g_struct.multadd_2.madd/dsp_extra_fabric_adder.mult_with_add_low/use_prim.iBdelx[1].iBdely[0].need_delay_line.Bdelay/dout_i\(16 downto 0),
      BCIN(17) => \<const0>\,
      BCIN(16) => \<const0>\,
      BCIN(15) => \<const0>\,
      BCIN(14) => \<const0>\,
      BCIN(13) => \<const0>\,
      BCIN(12) => \<const0>\,
      BCIN(11) => \<const0>\,
      BCIN(10) => \<const0>\,
      BCIN(9) => \<const0>\,
      BCIN(8) => \<const0>\,
      BCIN(7) => \<const0>\,
      BCIN(6) => \<const0>\,
      BCIN(5) => \<const0>\,
      BCIN(4) => \<const0>\,
      BCIN(3) => \<const0>\,
      BCIN(2) => \<const0>\,
      BCIN(1) => \<const0>\,
      BCIN(0) => \<const0>\,
      BCOUT(17 downto 0) => \NLW_g_dp.i_polyomial/g_struct.multadd_2.madd/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1_BCOUT_UNCONNECTED\(17 downto 0),
      C(47) => \<const0>\,
      C(46) => \<const0>\,
      C(45 downto 32) => \g_dp.i_polyomial/K0\(15 downto 2),
      C(31 downto 30) => \g_dp.i_polyomial/K0_lower_bits_del\(1 downto 0),
      C(29) => \<const0>\,
      C(28) => \<const0>\,
      C(27) => \<const0>\,
      C(26) => \<const0>\,
      C(25) => \<const0>\,
      C(24) => \<const0>\,
      C(23) => \<const0>\,
      C(22) => \<const0>\,
      C(21) => \<const0>\,
      C(20) => \<const0>\,
      C(19) => \<const0>\,
      C(18) => \<const0>\,
      C(17) => \<const0>\,
      C(16) => \<const0>\,
      C(15) => \<const0>\,
      C(14) => \<const0>\,
      C(13) => \<const0>\,
      C(12) => \<const0>\,
      C(11) => \<const0>\,
      C(10) => \<const0>\,
      C(9) => \<const0>\,
      C(8) => \<const0>\,
      C(7) => \<const0>\,
      C(6) => \<const0>\,
      C(5) => \<const0>\,
      C(4) => \<const0>\,
      C(3) => \<const0>\,
      C(2) => \<const0>\,
      C(1) => \<const0>\,
      C(0) => \<const0>\,
      CARRYCASCIN => \<const0>\,
      CARRYCASCOUT => \NLW_g_dp.i_polyomial/g_struct.multadd_2.madd/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1_CARRYCASCOUT_UNCONNECTED\,
      CARRYIN => \<const0>\,
      CARRYINSEL(2) => \<const0>\,
      CARRYINSEL(1) => \<const0>\,
      CARRYINSEL(0) => \<const0>\,
      CARRYOUT(3 downto 0) => \NLW_g_dp.i_polyomial/g_struct.multadd_2.madd/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1_CARRYOUT_UNCONNECTED\(3 downto 0),
      CEA1 => \<const0>\,
      CEA2 => \<const0>\,
      CEAD => \<const0>\,
      CEALUMODE => \<const0>\,
      CEB1 => \<const0>\,
      CEB2 => \<const0>\,
      CEC => \<const0>\,
      CECARRYIN => \<const0>\,
      CECTRL => \<const0>\,
      CED => \<const0>\,
      CEINMODE => \<const0>\,
      CEM => \<const0>\,
      CEP => \<const0>\,
      CLK => clk,
      D(24) => \<const0>\,
      D(23) => \<const0>\,
      D(22) => \<const0>\,
      D(21) => \<const0>\,
      D(20) => \<const0>\,
      D(19) => \<const0>\,
      D(18) => \<const0>\,
      D(17) => \<const0>\,
      D(16) => \<const0>\,
      D(15) => \<const0>\,
      D(14) => \<const0>\,
      D(13) => \<const0>\,
      D(12) => \<const0>\,
      D(11) => \<const0>\,
      D(10) => \<const0>\,
      D(9) => \<const0>\,
      D(8) => \<const0>\,
      D(7) => \<const0>\,
      D(6) => \<const0>\,
      D(5) => \<const0>\,
      D(4) => \<const0>\,
      D(3) => \<const0>\,
      D(2) => \<const0>\,
      D(1) => \<const0>\,
      D(0) => \<const0>\,
      INMODE(4) => \<const0>\,
      INMODE(3) => \<const0>\,
      INMODE(2) => \<const0>\,
      INMODE(1) => \<const0>\,
      INMODE(0) => \<const0>\,
      MULTSIGNIN => \<const0>\,
      MULTSIGNOUT => \NLW_g_dp.i_polyomial/g_struct.multadd_2.madd/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1_MULTSIGNOUT_UNCONNECTED\,
      OPMODE(6) => \<const0>\,
      OPMODE(5) => \<const1>\,
      OPMODE(4) => \<const1>\,
      OPMODE(3) => \<const0>\,
      OPMODE(2) => \<const1>\,
      OPMODE(1) => \<const0>\,
      OPMODE(0) => \<const1>\,
      OVERFLOW => \NLW_g_dp.i_polyomial/g_struct.multadd_2.madd/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1_OVERFLOW_UNCONNECTED\,
      P(47 downto 17) => \NLW_g_dp.i_polyomial/g_struct.multadd_2.madd/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1_P_UNCONNECTED\(47 downto 17),
      P(16) => \n_89_g_dp.i_polyomial/g_struct.multadd_2.madd/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1\,
      P(15) => \n_90_g_dp.i_polyomial/g_struct.multadd_2.madd/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1\,
      P(14) => \n_91_g_dp.i_polyomial/g_struct.multadd_2.madd/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1\,
      P(13) => \n_92_g_dp.i_polyomial/g_struct.multadd_2.madd/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1\,
      P(12) => \n_93_g_dp.i_polyomial/g_struct.multadd_2.madd/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1\,
      P(11) => \n_94_g_dp.i_polyomial/g_struct.multadd_2.madd/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1\,
      P(10) => \n_95_g_dp.i_polyomial/g_struct.multadd_2.madd/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1\,
      P(9) => \n_96_g_dp.i_polyomial/g_struct.multadd_2.madd/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1\,
      P(8) => \n_97_g_dp.i_polyomial/g_struct.multadd_2.madd/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1\,
      P(7) => \n_98_g_dp.i_polyomial/g_struct.multadd_2.madd/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1\,
      P(6) => \n_99_g_dp.i_polyomial/g_struct.multadd_2.madd/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1\,
      P(5) => \n_100_g_dp.i_polyomial/g_struct.multadd_2.madd/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1\,
      P(4) => \n_101_g_dp.i_polyomial/g_struct.multadd_2.madd/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1\,
      P(3) => \n_102_g_dp.i_polyomial/g_struct.multadd_2.madd/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1\,
      P(2) => \n_103_g_dp.i_polyomial/g_struct.multadd_2.madd/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1\,
      P(1) => \n_104_g_dp.i_polyomial/g_struct.multadd_2.madd/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1\,
      P(0) => \n_105_g_dp.i_polyomial/g_struct.multadd_2.madd/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1\,
      PATTERNBDETECT => \NLW_g_dp.i_polyomial/g_struct.multadd_2.madd/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1_PATTERNBDETECT_UNCONNECTED\,
      PATTERNDETECT => \NLW_g_dp.i_polyomial/g_struct.multadd_2.madd/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1_PATTERNDETECT_UNCONNECTED\,
      PCIN(47) => \<const0>\,
      PCIN(46) => \<const0>\,
      PCIN(45) => \<const0>\,
      PCIN(44) => \<const0>\,
      PCIN(43) => \<const0>\,
      PCIN(42) => \<const0>\,
      PCIN(41) => \<const0>\,
      PCIN(40) => \<const0>\,
      PCIN(39) => \<const0>\,
      PCIN(38) => \<const0>\,
      PCIN(37) => \<const0>\,
      PCIN(36) => \<const0>\,
      PCIN(35) => \<const0>\,
      PCIN(34) => \<const0>\,
      PCIN(33) => \<const0>\,
      PCIN(32) => \<const0>\,
      PCIN(31) => \<const0>\,
      PCIN(30) => \<const0>\,
      PCIN(29) => \<const0>\,
      PCIN(28) => \<const0>\,
      PCIN(27) => \<const0>\,
      PCIN(26) => \<const0>\,
      PCIN(25) => \<const0>\,
      PCIN(24) => \<const0>\,
      PCIN(23) => \<const0>\,
      PCIN(22) => \<const0>\,
      PCIN(21) => \<const0>\,
      PCIN(20) => \<const0>\,
      PCIN(19) => \<const0>\,
      PCIN(18) => \<const0>\,
      PCIN(17) => \<const0>\,
      PCIN(16) => \<const0>\,
      PCIN(15) => \<const0>\,
      PCIN(14) => \<const0>\,
      PCIN(13) => \<const0>\,
      PCIN(12) => \<const0>\,
      PCIN(11) => \<const0>\,
      PCIN(10) => \<const0>\,
      PCIN(9) => \<const0>\,
      PCIN(8) => \<const0>\,
      PCIN(7) => \<const0>\,
      PCIN(6) => \<const0>\,
      PCIN(5) => \<const0>\,
      PCIN(4) => \<const0>\,
      PCIN(3) => \<const0>\,
      PCIN(2) => \<const0>\,
      PCIN(1) => \<const0>\,
      PCIN(0) => \<const0>\,
      PCOUT(47 downto 0) => \g_dp.i_polyomial/g_struct.multadd_2.madd/dsp_extra_fabric_adder.mult_with_add_low/PCOUT\(47 downto 0),
      RSTA => \<const0>\,
      RSTALLCARRYIN => \<const0>\,
      RSTALUMODE => \<const0>\,
      RSTB => \<const0>\,
      RSTC => \<const0>\,
      RSTCTRL => \<const0>\,
      RSTD => \<const0>\,
      RSTINMODE => \<const0>\,
      RSTM => \<const0>\,
      RSTP => \<const0>\,
      UNDERFLOW => \NLW_g_dp.i_polyomial/g_struct.multadd_2.madd/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1_UNDERFLOW_UNCONNECTED\
    );
\g_dp.i_polyomial/g_struct.multadd_2.madd/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1\: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 0,
      ADREG => 0,
      ALUMODEREG => 0,
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "CASCADE",
      BCASCREG => 0,
      BREG => 0,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 0,
      DREG => 0,
      INMODEREG => 0,
      IS_ALUMODE_INVERTED => B"0000",
      IS_CARRYIN_INVERTED => '0',
      IS_CLK_INVERTED => '0',
      IS_INMODE_INVERTED => B"00000",
      IS_OPMODE_INVERTED => B"0000000",
      MASK => X"000000000000",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
    port map (
      A(29) => \<const0>\,
      A(28) => \<const0>\,
      A(27) => \<const0>\,
      A(26) => \<const0>\,
      A(25) => \<const0>\,
      A(24) => \<const0>\,
      A(23) => \<const0>\,
      A(22) => \<const0>\,
      A(21) => \<const0>\,
      A(20) => \<const0>\,
      A(19) => \<const0>\,
      A(18) => \<const0>\,
      A(17) => \<const0>\,
      A(16) => \<const0>\,
      A(15) => \<const0>\,
      A(14) => \<const0>\,
      A(13) => \<const0>\,
      A(12) => \<const0>\,
      A(11) => \<const0>\,
      A(10) => \<const0>\,
      A(9) => \<const0>\,
      A(8) => \<const0>\,
      A(7) => \<const0>\,
      A(6) => \<const0>\,
      A(5) => \<const0>\,
      A(4) => \<const0>\,
      A(3) => \<const0>\,
      A(2) => \<const0>\,
      A(1) => \<const0>\,
      A(0) => \<const0>\,
      ACIN(29 downto 0) => \g_dp.i_polyomial/g_struct.multadd_2.madd/dsp_extra_fabric_adder.mult_with_add_low/ACOUT\(29 downto 0),
      ACOUT(29 downto 0) => \NLW_g_dp.i_polyomial/g_struct.multadd_2.madd/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1_ACOUT_UNCONNECTED\(29 downto 0),
      ALUMODE(3) => \<const0>\,
      ALUMODE(2) => \<const0>\,
      ALUMODE(1) => \<const0>\,
      ALUMODE(0) => \<const0>\,
      B(17) => \g_dp.i_polyomial/g_struct.multadd_2.madd/dsp_extra_fabric_adder.mult_with_add_low/use_prim.iBdelx[1].iBdely[1].need_delay_line.Bdelay/dout_i\(12),
      B(16) => \g_dp.i_polyomial/g_struct.multadd_2.madd/dsp_extra_fabric_adder.mult_with_add_low/use_prim.iBdelx[1].iBdely[1].need_delay_line.Bdelay/dout_i\(12),
      B(15) => \g_dp.i_polyomial/g_struct.multadd_2.madd/dsp_extra_fabric_adder.mult_with_add_low/use_prim.iBdelx[1].iBdely[1].need_delay_line.Bdelay/dout_i\(12),
      B(14) => \g_dp.i_polyomial/g_struct.multadd_2.madd/dsp_extra_fabric_adder.mult_with_add_low/use_prim.iBdelx[1].iBdely[1].need_delay_line.Bdelay/dout_i\(12),
      B(13) => \g_dp.i_polyomial/g_struct.multadd_2.madd/dsp_extra_fabric_adder.mult_with_add_low/use_prim.iBdelx[1].iBdely[1].need_delay_line.Bdelay/dout_i\(12),
      B(12 downto 0) => \g_dp.i_polyomial/g_struct.multadd_2.madd/dsp_extra_fabric_adder.mult_with_add_low/use_prim.iBdelx[1].iBdely[1].need_delay_line.Bdelay/dout_i\(12 downto 0),
      BCIN(17) => \<const0>\,
      BCIN(16) => \<const0>\,
      BCIN(15) => \<const0>\,
      BCIN(14) => \<const0>\,
      BCIN(13) => \<const0>\,
      BCIN(12) => \<const0>\,
      BCIN(11) => \<const0>\,
      BCIN(10) => \<const0>\,
      BCIN(9) => \<const0>\,
      BCIN(8) => \<const0>\,
      BCIN(7) => \<const0>\,
      BCIN(6) => \<const0>\,
      BCIN(5) => \<const0>\,
      BCIN(4) => \<const0>\,
      BCIN(3) => \<const0>\,
      BCIN(2) => \<const0>\,
      BCIN(1) => \<const0>\,
      BCIN(0) => \<const0>\,
      BCOUT(17 downto 0) => \NLW_g_dp.i_polyomial/g_struct.multadd_2.madd/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1_BCOUT_UNCONNECTED\(17 downto 0),
      C(47) => \<const1>\,
      C(46) => \<const1>\,
      C(45) => \<const1>\,
      C(44) => \<const1>\,
      C(43) => \<const1>\,
      C(42) => \<const1>\,
      C(41) => \<const1>\,
      C(40) => \<const1>\,
      C(39) => \<const1>\,
      C(38) => \<const1>\,
      C(37) => \<const1>\,
      C(36) => \<const1>\,
      C(35) => \<const1>\,
      C(34) => \<const1>\,
      C(33) => \<const1>\,
      C(32) => \<const1>\,
      C(31) => \<const1>\,
      C(30) => \<const1>\,
      C(29) => \<const1>\,
      C(28) => \<const1>\,
      C(27) => \<const1>\,
      C(26) => \<const1>\,
      C(25) => \<const1>\,
      C(24) => \<const1>\,
      C(23) => \<const1>\,
      C(22) => \<const1>\,
      C(21) => \<const1>\,
      C(20) => \<const1>\,
      C(19) => \<const1>\,
      C(18) => \<const1>\,
      C(17) => \<const1>\,
      C(16) => \<const1>\,
      C(15) => \<const1>\,
      C(14) => \<const1>\,
      C(13) => \<const1>\,
      C(12) => \<const1>\,
      C(11) => \<const1>\,
      C(10) => \<const1>\,
      C(9) => \<const1>\,
      C(8) => \<const1>\,
      C(7) => \<const1>\,
      C(6) => \<const1>\,
      C(5) => \<const1>\,
      C(4) => \<const1>\,
      C(3) => \<const1>\,
      C(2) => \<const1>\,
      C(1) => \<const1>\,
      C(0) => \<const1>\,
      CARRYCASCIN => \<const0>\,
      CARRYCASCOUT => \NLW_g_dp.i_polyomial/g_struct.multadd_2.madd/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1_CARRYCASCOUT_UNCONNECTED\,
      CARRYIN => \<const0>\,
      CARRYINSEL(2) => \<const0>\,
      CARRYINSEL(1) => \<const0>\,
      CARRYINSEL(0) => \<const0>\,
      CARRYOUT(3 downto 0) => \NLW_g_dp.i_polyomial/g_struct.multadd_2.madd/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1_CARRYOUT_UNCONNECTED\(3 downto 0),
      CEA1 => \<const0>\,
      CEA2 => \<const0>\,
      CEAD => \<const0>\,
      CEALUMODE => \<const0>\,
      CEB1 => \<const0>\,
      CEB2 => \<const0>\,
      CEC => \<const0>\,
      CECARRYIN => \<const0>\,
      CECTRL => \<const0>\,
      CED => \<const0>\,
      CEINMODE => \<const0>\,
      CEM => \<const0>\,
      CEP => ce,
      CLK => clk,
      D(24) => \<const0>\,
      D(23) => \<const0>\,
      D(22) => \<const0>\,
      D(21) => \<const0>\,
      D(20) => \<const0>\,
      D(19) => \<const0>\,
      D(18) => \<const0>\,
      D(17) => \<const0>\,
      D(16) => \<const0>\,
      D(15) => \<const0>\,
      D(14) => \<const0>\,
      D(13) => \<const0>\,
      D(12) => \<const0>\,
      D(11) => \<const0>\,
      D(10) => \<const0>\,
      D(9) => \<const0>\,
      D(8) => \<const0>\,
      D(7) => \<const0>\,
      D(6) => \<const0>\,
      D(5) => \<const0>\,
      D(4) => \<const0>\,
      D(3) => \<const0>\,
      D(2) => \<const0>\,
      D(1) => \<const0>\,
      D(0) => \<const0>\,
      INMODE(4) => \<const0>\,
      INMODE(3) => \<const0>\,
      INMODE(2) => \<const0>\,
      INMODE(1) => \<const0>\,
      INMODE(0) => \<const0>\,
      MULTSIGNIN => \<const0>\,
      MULTSIGNOUT => \NLW_g_dp.i_polyomial/g_struct.multadd_2.madd/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1_MULTSIGNOUT_UNCONNECTED\,
      OPMODE(6) => \<const1>\,
      OPMODE(5) => \<const0>\,
      OPMODE(4) => \<const1>\,
      OPMODE(3) => \<const0>\,
      OPMODE(2) => \<const1>\,
      OPMODE(1) => \<const0>\,
      OPMODE(0) => \<const1>\,
      OVERFLOW => \NLW_g_dp.i_polyomial/g_struct.multadd_2.madd/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1_OVERFLOW_UNCONNECTED\,
      P(47 downto 0) => \NLW_g_dp.i_polyomial/g_struct.multadd_2.madd/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1_P_UNCONNECTED\(47 downto 0),
      PATTERNBDETECT => \NLW_g_dp.i_polyomial/g_struct.multadd_2.madd/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1_PATTERNBDETECT_UNCONNECTED\,
      PATTERNDETECT => \NLW_g_dp.i_polyomial/g_struct.multadd_2.madd/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1_PATTERNDETECT_UNCONNECTED\,
      PCIN(47 downto 0) => \g_dp.i_polyomial/g_struct.multadd_2.madd/dsp_extra_fabric_adder.mult_with_add_low/PCOUT\(47 downto 0),
      PCOUT(47 downto 0) => \g_dp.i_polyomial/g_struct.multadd_2.madd/dsp_extra_fabric_adder.mult_with_add_low/pcout[0,1]\(47 downto 0),
      RSTA => \<const0>\,
      RSTALLCARRYIN => \<const0>\,
      RSTALUMODE => \<const0>\,
      RSTB => \<const0>\,
      RSTC => \<const0>\,
      RSTCTRL => \<const0>\,
      RSTD => \<const0>\,
      RSTINMODE => \<const0>\,
      RSTM => \<const0>\,
      RSTP => \<const0>\,
      UNDERFLOW => \NLW_g_dp.i_polyomial/g_struct.multadd_2.madd/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1_UNDERFLOW_UNCONNECTED\
    );
\g_dp.i_polyomial/g_struct.multadd_2.madd/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1\: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 0,
      ADREG => 0,
      ALUMODEREG => 0,
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 0,
      BREG => 0,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 0,
      DREG => 0,
      INMODEREG => 0,
      IS_ALUMODE_INVERTED => B"0000",
      IS_CARRYIN_INVERTED => '0',
      IS_CLK_INVERTED => '0',
      IS_INMODE_INVERTED => B"00000",
      IS_OPMODE_INVERTED => B"0000000",
      MASK => X"000000000000",
      MREG => 1,
      OPMODEREG => 1,
      PATTERN => X"000000000000",
      PREG => 0,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
    port map (
      A(29) => \<const0>\,
      A(28) => \<const0>\,
      A(27) => \<const0>\,
      A(26) => \<const0>\,
      A(25) => \<const0>\,
      A(24) => \g_dp.i_polyomial/g_struct.multadd_2.madd/dsp_extra_fabric_adder.mult_with_add_low/use_prim.iAdelx[1].iAdely[0].use_delay_line.Adelay/dout_i\(15),
      A(23) => \g_dp.i_polyomial/g_struct.multadd_2.madd/dsp_extra_fabric_adder.mult_with_add_low/use_prim.iAdelx[1].iAdely[0].use_delay_line.Adelay/dout_i\(15),
      A(22) => \g_dp.i_polyomial/g_struct.multadd_2.madd/dsp_extra_fabric_adder.mult_with_add_low/use_prim.iAdelx[1].iAdely[0].use_delay_line.Adelay/dout_i\(15),
      A(21) => \g_dp.i_polyomial/g_struct.multadd_2.madd/dsp_extra_fabric_adder.mult_with_add_low/use_prim.iAdelx[1].iAdely[0].use_delay_line.Adelay/dout_i\(15),
      A(20) => \g_dp.i_polyomial/g_struct.multadd_2.madd/dsp_extra_fabric_adder.mult_with_add_low/use_prim.iAdelx[1].iAdely[0].use_delay_line.Adelay/dout_i\(15),
      A(19) => \g_dp.i_polyomial/g_struct.multadd_2.madd/dsp_extra_fabric_adder.mult_with_add_low/use_prim.iAdelx[1].iAdely[0].use_delay_line.Adelay/dout_i\(15),
      A(18) => \g_dp.i_polyomial/g_struct.multadd_2.madd/dsp_extra_fabric_adder.mult_with_add_low/use_prim.iAdelx[1].iAdely[0].use_delay_line.Adelay/dout_i\(15),
      A(17) => \g_dp.i_polyomial/g_struct.multadd_2.madd/dsp_extra_fabric_adder.mult_with_add_low/use_prim.iAdelx[1].iAdely[0].use_delay_line.Adelay/dout_i\(15),
      A(16) => \g_dp.i_polyomial/g_struct.multadd_2.madd/dsp_extra_fabric_adder.mult_with_add_low/use_prim.iAdelx[1].iAdely[0].use_delay_line.Adelay/dout_i\(15),
      A(15 downto 0) => \g_dp.i_polyomial/g_struct.multadd_2.madd/dsp_extra_fabric_adder.mult_with_add_low/use_prim.iAdelx[1].iAdely[0].use_delay_line.Adelay/dout_i\(15 downto 0),
      ACIN(29) => \<const0>\,
      ACIN(28) => \<const0>\,
      ACIN(27) => \<const0>\,
      ACIN(26) => \<const0>\,
      ACIN(25) => \<const0>\,
      ACIN(24) => \<const0>\,
      ACIN(23) => \<const0>\,
      ACIN(22) => \<const0>\,
      ACIN(21) => \<const0>\,
      ACIN(20) => \<const0>\,
      ACIN(19) => \<const0>\,
      ACIN(18) => \<const0>\,
      ACIN(17) => \<const0>\,
      ACIN(16) => \<const0>\,
      ACIN(15) => \<const0>\,
      ACIN(14) => \<const0>\,
      ACIN(13) => \<const0>\,
      ACIN(12) => \<const0>\,
      ACIN(11) => \<const0>\,
      ACIN(10) => \<const0>\,
      ACIN(9) => \<const0>\,
      ACIN(8) => \<const0>\,
      ACIN(7) => \<const0>\,
      ACIN(6) => \<const0>\,
      ACIN(5) => \<const0>\,
      ACIN(4) => \<const0>\,
      ACIN(3) => \<const0>\,
      ACIN(2) => \<const0>\,
      ACIN(1) => \<const0>\,
      ACIN(0) => \<const0>\,
      ACOUT(29 downto 0) => \g_dp.i_polyomial/g_struct.multadd_2.madd/dsp_extra_fabric_adder.mult_with_add_low/acout[1,0]\(29 downto 0),
      ALUMODE(3) => \<const0>\,
      ALUMODE(2) => \<const0>\,
      ALUMODE(1) => \<const0>\,
      ALUMODE(0) => \<const0>\,
      B(17 downto 0) => \g_dp.i_polyomial/g_struct.multadd_2.madd/dsp_extra_fabric_adder.mult_with_add_low/use_prim.iBdelx[1].iBdely[0].need_delay_line.Bdelay/dout_i\(17 downto 0),
      BCIN(17) => \<const0>\,
      BCIN(16) => \<const0>\,
      BCIN(15) => \<const0>\,
      BCIN(14) => \<const0>\,
      BCIN(13) => \<const0>\,
      BCIN(12) => \<const0>\,
      BCIN(11) => \<const0>\,
      BCIN(10) => \<const0>\,
      BCIN(9) => \<const0>\,
      BCIN(8) => \<const0>\,
      BCIN(7) => \<const0>\,
      BCIN(6) => \<const0>\,
      BCIN(5) => \<const0>\,
      BCIN(4) => \<const0>\,
      BCIN(3) => \<const0>\,
      BCIN(2) => \<const0>\,
      BCIN(1) => \<const0>\,
      BCIN(0) => \<const0>\,
      BCOUT(17 downto 0) => \NLW_g_dp.i_polyomial/g_struct.multadd_2.madd/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1_BCOUT_UNCONNECTED\(17 downto 0),
      C(47) => \<const1>\,
      C(46) => \<const1>\,
      C(45) => \<const1>\,
      C(44) => \<const1>\,
      C(43) => \<const1>\,
      C(42) => \<const1>\,
      C(41) => \<const1>\,
      C(40) => \<const1>\,
      C(39) => \<const1>\,
      C(38) => \<const1>\,
      C(37) => \<const1>\,
      C(36) => \<const1>\,
      C(35) => \<const1>\,
      C(34) => \<const1>\,
      C(33) => \<const1>\,
      C(32) => \<const1>\,
      C(31) => \<const1>\,
      C(30) => \<const1>\,
      C(29) => \<const1>\,
      C(28) => \<const1>\,
      C(27) => \<const1>\,
      C(26) => \<const1>\,
      C(25) => \<const1>\,
      C(24) => \<const1>\,
      C(23) => \<const1>\,
      C(22) => \<const1>\,
      C(21) => \<const1>\,
      C(20) => \<const1>\,
      C(19) => \<const1>\,
      C(18) => \<const1>\,
      C(17) => \<const1>\,
      C(16) => \<const1>\,
      C(15) => \<const1>\,
      C(14) => \<const1>\,
      C(13) => \<const1>\,
      C(12) => \<const1>\,
      C(11) => \<const1>\,
      C(10) => \<const1>\,
      C(9) => \<const1>\,
      C(8) => \<const1>\,
      C(7) => \<const1>\,
      C(6) => \<const1>\,
      C(5) => \<const1>\,
      C(4) => \<const1>\,
      C(3) => \<const1>\,
      C(2) => \<const1>\,
      C(1) => \<const1>\,
      C(0) => \<const1>\,
      CARRYCASCIN => \<const0>\,
      CARRYCASCOUT => \NLW_g_dp.i_polyomial/g_struct.multadd_2.madd/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1_CARRYCASCOUT_UNCONNECTED\,
      CARRYIN => \<const0>\,
      CARRYINSEL(2) => \<const0>\,
      CARRYINSEL(1) => \<const0>\,
      CARRYINSEL(0) => \<const0>\,
      CARRYOUT(3 downto 0) => \NLW_g_dp.i_polyomial/g_struct.multadd_2.madd/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1_CARRYOUT_UNCONNECTED\(3 downto 0),
      CEA1 => \<const0>\,
      CEA2 => \<const0>\,
      CEAD => \<const0>\,
      CEALUMODE => \<const0>\,
      CEB1 => \<const0>\,
      CEB2 => \<const0>\,
      CEC => \<const0>\,
      CECARRYIN => \<const0>\,
      CECTRL => ce,
      CED => \<const0>\,
      CEINMODE => \<const0>\,
      CEM => ce,
      CEP => \<const0>\,
      CLK => clk,
      D(24) => \<const0>\,
      D(23) => \<const0>\,
      D(22) => \<const0>\,
      D(21) => \<const0>\,
      D(20) => \<const0>\,
      D(19) => \<const0>\,
      D(18) => \<const0>\,
      D(17) => \<const0>\,
      D(16) => \<const0>\,
      D(15) => \<const0>\,
      D(14) => \<const0>\,
      D(13) => \<const0>\,
      D(12) => \<const0>\,
      D(11) => \<const0>\,
      D(10) => \<const0>\,
      D(9) => \<const0>\,
      D(8) => \<const0>\,
      D(7) => \<const0>\,
      D(6) => \<const0>\,
      D(5) => \<const0>\,
      D(4) => \<const0>\,
      D(3) => \<const0>\,
      D(2) => \<const0>\,
      D(1) => \<const0>\,
      D(0) => \<const0>\,
      INMODE(4) => \<const0>\,
      INMODE(3) => \<const0>\,
      INMODE(2) => \<const0>\,
      INMODE(1) => \<const0>\,
      INMODE(0) => \<const0>\,
      MULTSIGNIN => \<const0>\,
      MULTSIGNOUT => \NLW_g_dp.i_polyomial/g_struct.multadd_2.madd/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1_MULTSIGNOUT_UNCONNECTED\,
      OPMODE(6) => \<const0>\,
      OPMODE(5) => \<const0>\,
      OPMODE(4) => \<const1>\,
      OPMODE(3) => \<const0>\,
      OPMODE(2) => \<const1>\,
      OPMODE(1) => \<const0>\,
      OPMODE(0) => \<const1>\,
      OVERFLOW => \NLW_g_dp.i_polyomial/g_struct.multadd_2.madd/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1_OVERFLOW_UNCONNECTED\,
      P(47 downto 17) => \NLW_g_dp.i_polyomial/g_struct.multadd_2.madd/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1_P_UNCONNECTED\(47 downto 17),
      P(16 downto 0) => \g_dp.i_polyomial/g_struct.multadd_2.madd/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[1].bppDSP48[0].need_output_delay.output_delay/dout_i\(16 downto 0),
      PATTERNBDETECT => \NLW_g_dp.i_polyomial/g_struct.multadd_2.madd/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1_PATTERNBDETECT_UNCONNECTED\,
      PATTERNDETECT => \NLW_g_dp.i_polyomial/g_struct.multadd_2.madd/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1_PATTERNDETECT_UNCONNECTED\,
      PCIN(47 downto 0) => \g_dp.i_polyomial/g_struct.multadd_2.madd/dsp_extra_fabric_adder.mult_with_add_low/pcout[0,1]\(47 downto 0),
      PCOUT(47 downto 0) => \g_dp.i_polyomial/g_struct.multadd_2.madd/dsp_extra_fabric_adder.mult_with_add_low/pcout[1,0]\(47 downto 0),
      RSTA => \<const0>\,
      RSTALLCARRYIN => \<const0>\,
      RSTALUMODE => \<const0>\,
      RSTB => \<const0>\,
      RSTC => \<const0>\,
      RSTCTRL => \<const0>\,
      RSTD => \<const0>\,
      RSTINMODE => \<const0>\,
      RSTM => \<const0>\,
      RSTP => \<const0>\,
      UNDERFLOW => \NLW_g_dp.i_polyomial/g_struct.multadd_2.madd/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1_UNDERFLOW_UNCONNECTED\
    );
\g_dp.i_polyomial/g_struct.multadd_2.madd/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1\: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 1,
      ADREG => 0,
      ALUMODEREG => 0,
      AREG => 1,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "CASCADE",
      BCASCREG => 1,
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 0,
      DREG => 0,
      INMODEREG => 0,
      IS_ALUMODE_INVERTED => B"0000",
      IS_CARRYIN_INVERTED => '0',
      IS_CLK_INVERTED => '0',
      IS_INMODE_INVERTED => B"00000",
      IS_OPMODE_INVERTED => B"0000000",
      MASK => X"000000000000",
      MREG => 0,
      OPMODEREG => 1,
      PATTERN => X"000000000000",
      PREG => 0,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
    port map (
      A(29) => \<const0>\,
      A(28) => \<const0>\,
      A(27) => \<const0>\,
      A(26) => \<const0>\,
      A(25) => \<const0>\,
      A(24) => \<const0>\,
      A(23) => \<const0>\,
      A(22) => \<const0>\,
      A(21) => \<const0>\,
      A(20) => \<const0>\,
      A(19) => \<const0>\,
      A(18) => \<const0>\,
      A(17) => \<const0>\,
      A(16) => \<const0>\,
      A(15) => \<const0>\,
      A(14) => \<const0>\,
      A(13) => \<const0>\,
      A(12) => \<const0>\,
      A(11) => \<const0>\,
      A(10) => \<const0>\,
      A(9) => \<const0>\,
      A(8) => \<const0>\,
      A(7) => \<const0>\,
      A(6) => \<const0>\,
      A(5) => \<const0>\,
      A(4) => \<const0>\,
      A(3) => \<const0>\,
      A(2) => \<const0>\,
      A(1) => \<const0>\,
      A(0) => \<const0>\,
      ACIN(29 downto 0) => \g_dp.i_polyomial/g_struct.multadd_2.madd/dsp_extra_fabric_adder.mult_with_add_low/acout[1,0]\(29 downto 0),
      ACOUT(29 downto 0) => \NLW_g_dp.i_polyomial/g_struct.multadd_2.madd/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1_ACOUT_UNCONNECTED\(29 downto 0),
      ALUMODE(3) => \<const0>\,
      ALUMODE(2) => \<const0>\,
      ALUMODE(1) => \<const0>\,
      ALUMODE(0) => \<const0>\,
      B(17) => \g_dp.i_polyomial/g_struct.multadd_2.madd/dsp_extra_fabric_adder.mult_with_add_low/use_prim.iBdelx[1].iBdely[1].need_delay_line.Bdelay/dout_i\(12),
      B(16) => \g_dp.i_polyomial/g_struct.multadd_2.madd/dsp_extra_fabric_adder.mult_with_add_low/use_prim.iBdelx[1].iBdely[1].need_delay_line.Bdelay/dout_i\(12),
      B(15) => \g_dp.i_polyomial/g_struct.multadd_2.madd/dsp_extra_fabric_adder.mult_with_add_low/use_prim.iBdelx[1].iBdely[1].need_delay_line.Bdelay/dout_i\(12),
      B(14) => \g_dp.i_polyomial/g_struct.multadd_2.madd/dsp_extra_fabric_adder.mult_with_add_low/use_prim.iBdelx[1].iBdely[1].need_delay_line.Bdelay/dout_i\(12),
      B(13) => \g_dp.i_polyomial/g_struct.multadd_2.madd/dsp_extra_fabric_adder.mult_with_add_low/use_prim.iBdelx[1].iBdely[1].need_delay_line.Bdelay/dout_i\(12),
      B(12 downto 0) => \g_dp.i_polyomial/g_struct.multadd_2.madd/dsp_extra_fabric_adder.mult_with_add_low/use_prim.iBdelx[1].iBdely[1].need_delay_line.Bdelay/dout_i\(12 downto 0),
      BCIN(17) => \<const0>\,
      BCIN(16) => \<const0>\,
      BCIN(15) => \<const0>\,
      BCIN(14) => \<const0>\,
      BCIN(13) => \<const0>\,
      BCIN(12) => \<const0>\,
      BCIN(11) => \<const0>\,
      BCIN(10) => \<const0>\,
      BCIN(9) => \<const0>\,
      BCIN(8) => \<const0>\,
      BCIN(7) => \<const0>\,
      BCIN(6) => \<const0>\,
      BCIN(5) => \<const0>\,
      BCIN(4) => \<const0>\,
      BCIN(3) => \<const0>\,
      BCIN(2) => \<const0>\,
      BCIN(1) => \<const0>\,
      BCIN(0) => \<const0>\,
      BCOUT(17 downto 0) => \NLW_g_dp.i_polyomial/g_struct.multadd_2.madd/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1_BCOUT_UNCONNECTED\(17 downto 0),
      C(47) => \<const1>\,
      C(46) => \<const1>\,
      C(45) => \<const1>\,
      C(44) => \<const1>\,
      C(43) => \<const1>\,
      C(42) => \<const1>\,
      C(41) => \<const1>\,
      C(40) => \<const1>\,
      C(39) => \<const1>\,
      C(38) => \<const1>\,
      C(37) => \<const1>\,
      C(36) => \<const1>\,
      C(35) => \<const1>\,
      C(34) => \<const1>\,
      C(33) => \<const1>\,
      C(32) => \<const1>\,
      C(31) => \<const1>\,
      C(30) => \<const1>\,
      C(29) => \<const1>\,
      C(28) => \<const1>\,
      C(27) => \<const1>\,
      C(26) => \<const1>\,
      C(25) => \<const1>\,
      C(24) => \<const1>\,
      C(23) => \<const1>\,
      C(22) => \<const1>\,
      C(21) => \<const1>\,
      C(20) => \<const1>\,
      C(19) => \<const1>\,
      C(18) => \<const1>\,
      C(17) => \<const1>\,
      C(16) => \<const1>\,
      C(15) => \<const1>\,
      C(14) => \<const1>\,
      C(13) => \<const1>\,
      C(12) => \<const1>\,
      C(11) => \<const1>\,
      C(10) => \<const1>\,
      C(9) => \<const1>\,
      C(8) => \<const1>\,
      C(7) => \<const1>\,
      C(6) => \<const1>\,
      C(5) => \<const1>\,
      C(4) => \<const1>\,
      C(3) => \<const1>\,
      C(2) => \<const1>\,
      C(1) => \<const1>\,
      C(0) => \<const1>\,
      CARRYCASCIN => \<const0>\,
      CARRYCASCOUT => \NLW_g_dp.i_polyomial/g_struct.multadd_2.madd/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1_CARRYCASCOUT_UNCONNECTED\,
      CARRYIN => \<const0>\,
      CARRYINSEL(2) => \<const0>\,
      CARRYINSEL(1) => \<const0>\,
      CARRYINSEL(0) => \<const0>\,
      CARRYOUT(3 downto 0) => \NLW_g_dp.i_polyomial/g_struct.multadd_2.madd/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1_CARRYOUT_UNCONNECTED\(3 downto 0),
      CEA1 => \<const0>\,
      CEA2 => ce,
      CEAD => \<const0>\,
      CEALUMODE => \<const0>\,
      CEB1 => \<const0>\,
      CEB2 => ce,
      CEC => \<const0>\,
      CECARRYIN => \<const0>\,
      CECTRL => ce,
      CED => \<const0>\,
      CEINMODE => \<const0>\,
      CEM => \<const0>\,
      CEP => \<const0>\,
      CLK => clk,
      D(24) => \<const0>\,
      D(23) => \<const0>\,
      D(22) => \<const0>\,
      D(21) => \<const0>\,
      D(20) => \<const0>\,
      D(19) => \<const0>\,
      D(18) => \<const0>\,
      D(17) => \<const0>\,
      D(16) => \<const0>\,
      D(15) => \<const0>\,
      D(14) => \<const0>\,
      D(13) => \<const0>\,
      D(12) => \<const0>\,
      D(11) => \<const0>\,
      D(10) => \<const0>\,
      D(9) => \<const0>\,
      D(8) => \<const0>\,
      D(7) => \<const0>\,
      D(6) => \<const0>\,
      D(5) => \<const0>\,
      D(4) => \<const0>\,
      D(3) => \<const0>\,
      D(2) => \<const0>\,
      D(1) => \<const0>\,
      D(0) => \<const0>\,
      INMODE(4) => \<const0>\,
      INMODE(3) => \<const0>\,
      INMODE(2) => \<const0>\,
      INMODE(1) => \<const0>\,
      INMODE(0) => \<const0>\,
      MULTSIGNIN => \<const0>\,
      MULTSIGNOUT => \NLW_g_dp.i_polyomial/g_struct.multadd_2.madd/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1_MULTSIGNOUT_UNCONNECTED\,
      OPMODE(6) => \<const1>\,
      OPMODE(5) => \<const0>\,
      OPMODE(4) => \<const1>\,
      OPMODE(3) => \<const0>\,
      OPMODE(2) => \<const1>\,
      OPMODE(1) => \<const0>\,
      OPMODE(0) => \<const1>\,
      OVERFLOW => \NLW_g_dp.i_polyomial/g_struct.multadd_2.madd/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1_OVERFLOW_UNCONNECTED\,
      P(47 downto 43) => \NLW_g_dp.i_polyomial/g_struct.multadd_2.madd/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1_P_UNCONNECTED\(47 downto 43),
      P(42 downto 0) => \g_dp.i_polyomial/g_struct.multadd_2.madd/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[1].bppDSP48[1].need_output_delay.output_delay/dout_i\(42 downto 0),
      PATTERNBDETECT => \NLW_g_dp.i_polyomial/g_struct.multadd_2.madd/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1_PATTERNBDETECT_UNCONNECTED\,
      PATTERNDETECT => \NLW_g_dp.i_polyomial/g_struct.multadd_2.madd/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1_PATTERNDETECT_UNCONNECTED\,
      PCIN(47 downto 0) => \g_dp.i_polyomial/g_struct.multadd_2.madd/dsp_extra_fabric_adder.mult_with_add_low/pcout[1,0]\(47 downto 0),
      PCOUT(47) => \n_106_g_dp.i_polyomial/g_struct.multadd_2.madd/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1\,
      PCOUT(46) => \n_107_g_dp.i_polyomial/g_struct.multadd_2.madd/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1\,
      PCOUT(45) => \n_108_g_dp.i_polyomial/g_struct.multadd_2.madd/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1\,
      PCOUT(44) => \n_109_g_dp.i_polyomial/g_struct.multadd_2.madd/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1\,
      PCOUT(43) => \n_110_g_dp.i_polyomial/g_struct.multadd_2.madd/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1\,
      PCOUT(42) => \n_111_g_dp.i_polyomial/g_struct.multadd_2.madd/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1\,
      PCOUT(41) => \n_112_g_dp.i_polyomial/g_struct.multadd_2.madd/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1\,
      PCOUT(40) => \n_113_g_dp.i_polyomial/g_struct.multadd_2.madd/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1\,
      PCOUT(39) => \n_114_g_dp.i_polyomial/g_struct.multadd_2.madd/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1\,
      PCOUT(38) => \n_115_g_dp.i_polyomial/g_struct.multadd_2.madd/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1\,
      PCOUT(37) => \n_116_g_dp.i_polyomial/g_struct.multadd_2.madd/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1\,
      PCOUT(36) => \n_117_g_dp.i_polyomial/g_struct.multadd_2.madd/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1\,
      PCOUT(35) => \n_118_g_dp.i_polyomial/g_struct.multadd_2.madd/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1\,
      PCOUT(34) => \n_119_g_dp.i_polyomial/g_struct.multadd_2.madd/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1\,
      PCOUT(33) => \n_120_g_dp.i_polyomial/g_struct.multadd_2.madd/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1\,
      PCOUT(32) => \n_121_g_dp.i_polyomial/g_struct.multadd_2.madd/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1\,
      PCOUT(31) => \n_122_g_dp.i_polyomial/g_struct.multadd_2.madd/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1\,
      PCOUT(30) => \n_123_g_dp.i_polyomial/g_struct.multadd_2.madd/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1\,
      PCOUT(29) => \n_124_g_dp.i_polyomial/g_struct.multadd_2.madd/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1\,
      PCOUT(28) => \n_125_g_dp.i_polyomial/g_struct.multadd_2.madd/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1\,
      PCOUT(27) => \n_126_g_dp.i_polyomial/g_struct.multadd_2.madd/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1\,
      PCOUT(26) => \n_127_g_dp.i_polyomial/g_struct.multadd_2.madd/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1\,
      PCOUT(25) => \n_128_g_dp.i_polyomial/g_struct.multadd_2.madd/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1\,
      PCOUT(24) => \n_129_g_dp.i_polyomial/g_struct.multadd_2.madd/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1\,
      PCOUT(23) => \n_130_g_dp.i_polyomial/g_struct.multadd_2.madd/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1\,
      PCOUT(22) => \n_131_g_dp.i_polyomial/g_struct.multadd_2.madd/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1\,
      PCOUT(21) => \n_132_g_dp.i_polyomial/g_struct.multadd_2.madd/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1\,
      PCOUT(20) => \n_133_g_dp.i_polyomial/g_struct.multadd_2.madd/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1\,
      PCOUT(19) => \n_134_g_dp.i_polyomial/g_struct.multadd_2.madd/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1\,
      PCOUT(18) => \n_135_g_dp.i_polyomial/g_struct.multadd_2.madd/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1\,
      PCOUT(17) => \n_136_g_dp.i_polyomial/g_struct.multadd_2.madd/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1\,
      PCOUT(16) => \n_137_g_dp.i_polyomial/g_struct.multadd_2.madd/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1\,
      PCOUT(15) => \n_138_g_dp.i_polyomial/g_struct.multadd_2.madd/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1\,
      PCOUT(14) => \n_139_g_dp.i_polyomial/g_struct.multadd_2.madd/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1\,
      PCOUT(13) => \n_140_g_dp.i_polyomial/g_struct.multadd_2.madd/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1\,
      PCOUT(12) => \n_141_g_dp.i_polyomial/g_struct.multadd_2.madd/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1\,
      PCOUT(11) => \n_142_g_dp.i_polyomial/g_struct.multadd_2.madd/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1\,
      PCOUT(10) => \n_143_g_dp.i_polyomial/g_struct.multadd_2.madd/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1\,
      PCOUT(9) => \n_144_g_dp.i_polyomial/g_struct.multadd_2.madd/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1\,
      PCOUT(8) => \n_145_g_dp.i_polyomial/g_struct.multadd_2.madd/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1\,
      PCOUT(7) => \n_146_g_dp.i_polyomial/g_struct.multadd_2.madd/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1\,
      PCOUT(6) => \n_147_g_dp.i_polyomial/g_struct.multadd_2.madd/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1\,
      PCOUT(5) => \n_148_g_dp.i_polyomial/g_struct.multadd_2.madd/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1\,
      PCOUT(4) => \n_149_g_dp.i_polyomial/g_struct.multadd_2.madd/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1\,
      PCOUT(3) => \n_150_g_dp.i_polyomial/g_struct.multadd_2.madd/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1\,
      PCOUT(2) => \n_151_g_dp.i_polyomial/g_struct.multadd_2.madd/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1\,
      PCOUT(1) => \n_152_g_dp.i_polyomial/g_struct.multadd_2.madd/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1\,
      PCOUT(0) => \n_153_g_dp.i_polyomial/g_struct.multadd_2.madd/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1\,
      RSTA => \<const0>\,
      RSTALLCARRYIN => \<const0>\,
      RSTALUMODE => \<const0>\,
      RSTB => \<const0>\,
      RSTC => \<const0>\,
      RSTCTRL => \<const0>\,
      RSTD => \<const0>\,
      RSTINMODE => \<const0>\,
      RSTM => \<const0>\,
      RSTP => \<const0>\,
      UNDERFLOW => \NLW_g_dp.i_polyomial/g_struct.multadd_2.madd/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1_UNDERFLOW_UNCONNECTED\
    );
\opt_has_pipe.first_q[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
    port map (
      I0 => \n_0_opt_has_pipe.first_q_reg[0]_i_2\,
      I1 => \n_0_opt_has_pipe.first_q_reg[0]_i_3\,
      I2 => z(37),
      I3 => \n_0_opt_has_pipe.first_q_reg[0]_i_4\,
      I4 => z(36),
      I5 => \n_0_opt_has_pipe.first_q_reg[0]_i_5\,
      O => \n_0_opt_has_pipe.first_q[0]_i_1\
    );
\opt_has_pipe.first_q[0]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \g_dp.i_polyomial/g_struct.multadd_1.madd/dsp_extra_fabric_adder.c_high_delay_balance/i_pipe/first_q\(0),
      I1 => ce,
      O => \n_0_opt_has_pipe.first_q[0]_i_1__0\
    );
\opt_has_pipe.first_q[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
    port map (
      I0 => n_0_g7_b14,
      I1 => n_0_g6_b14,
      I2 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][7]\,
      I3 => n_0_g5_b14,
      I4 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][6]\,
      I5 => n_0_g4_b14,
      O => \n_0_opt_has_pipe.first_q[0]_i_2\
    );
\opt_has_pipe.first_q[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
    port map (
      I0 => n_0_g3_b14,
      I1 => n_0_g2_b14,
      I2 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][7]\,
      I3 => n_0_g1_b14,
      I4 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][6]\,
      I5 => n_0_g0_b14,
      O => \n_0_opt_has_pipe.first_q[0]_i_3\
    );
\opt_has_pipe.first_q[10]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
    port map (
      I0 => n_0_g7_b24,
      I1 => n_0_g6_b24,
      I2 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][7]\,
      I3 => n_0_g5_b24,
      I4 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][6]\,
      I5 => n_0_g4_b24,
      O => \n_0_opt_has_pipe.first_q[10]_i_2\
    );
\opt_has_pipe.first_q[10]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
    port map (
      I0 => n_0_g3_b24,
      I1 => n_0_g2_b24,
      I2 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][7]\,
      I3 => n_0_g1_b24,
      I4 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][6]\,
      I5 => n_0_g0_b24,
      O => \n_0_opt_has_pipe.first_q[10]_i_3\
    );
\opt_has_pipe.first_q[11]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
    port map (
      I0 => n_0_g7_b25,
      I1 => n_0_g6_b25,
      I2 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][7]\,
      I3 => n_0_g5_b25,
      I4 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][6]\,
      I5 => n_0_g4_b25,
      O => \n_0_opt_has_pipe.first_q[11]_i_2\
    );
\opt_has_pipe.first_q[11]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
    port map (
      I0 => n_0_g3_b25,
      I1 => n_0_g2_b25,
      I2 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][7]\,
      I3 => n_0_g1_b25,
      I4 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][6]\,
      I5 => n_0_g0_b25,
      O => \n_0_opt_has_pipe.first_q[11]_i_3\
    );
\opt_has_pipe.first_q[11]_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => \g_dp.i_polyomial/g_struct.multadd_1.madd/dsp_extra_fabric_adder.c_high_delay_balance/i_pipe/first_q\(9),
      I1 => \g_dp.i_polyomial/g_struct.multadd_1.madd/dsp_extra_fabric_adder.c_high_delay_balance/i_pipe/first_q\(10),
      O => \n_0_opt_has_pipe.first_q[11]_i_3__0\
    );
\opt_has_pipe.first_q[11]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => \g_dp.i_polyomial/g_struct.multadd_1.madd/dsp_extra_fabric_adder.c_high_delay_balance/i_pipe/first_q\(8),
      I1 => \g_dp.i_polyomial/g_struct.multadd_1.madd/dsp_extra_fabric_adder.c_high_delay_balance/i_pipe/first_q\(9),
      O => \n_0_opt_has_pipe.first_q[11]_i_4\
    );
\opt_has_pipe.first_q[11]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => \g_dp.i_polyomial/g_struct.multadd_1.madd/dsp_extra_fabric_adder.c_high_delay_balance/i_pipe/first_q\(7),
      I1 => \g_dp.i_polyomial/g_struct.multadd_1.madd/dsp_extra_fabric_adder.c_high_delay_balance/i_pipe/first_q\(8),
      O => \n_0_opt_has_pipe.first_q[11]_i_5\
    );
\opt_has_pipe.first_q[12]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
    port map (
      I0 => n_0_g7_b26,
      I1 => n_0_g6_b26,
      I2 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][7]\,
      I3 => n_0_g5_b26,
      I4 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][6]\,
      I5 => n_0_g4_b26,
      O => \n_0_opt_has_pipe.first_q[12]_i_2\
    );
\opt_has_pipe.first_q[12]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
    port map (
      I0 => n_0_g3_b26,
      I1 => n_0_g2_b26,
      I2 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][7]\,
      I3 => n_0_g1_b26,
      I4 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][6]\,
      I5 => n_0_g0_b26,
      O => \n_0_opt_has_pipe.first_q[12]_i_3\
    );
\opt_has_pipe.first_q[13]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
    port map (
      I0 => n_0_g7_b27,
      I1 => n_0_g6_b27,
      I2 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][7]\,
      I3 => n_0_g5_b27,
      I4 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][6]\,
      I5 => n_0_g4_b27,
      O => \n_0_opt_has_pipe.first_q[13]_i_2\
    );
\opt_has_pipe.first_q[13]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
    port map (
      I0 => n_0_g3_b27,
      I1 => n_0_g2_b27,
      I2 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][7]\,
      I3 => n_0_g1_b27,
      I4 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][6]\,
      I5 => n_0_g0_b27,
      O => \n_0_opt_has_pipe.first_q[13]_i_3\
    );
\opt_has_pipe.first_q[14]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
    port map (
      I0 => n_0_g7_b28,
      I1 => n_0_g6_b28,
      I2 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][7]\,
      I3 => n_0_g5_b28,
      I4 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][6]\,
      I5 => n_0_g4_b28,
      O => \n_0_opt_has_pipe.first_q[14]_i_2\
    );
\opt_has_pipe.first_q[14]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
    port map (
      I0 => n_0_g3_b28,
      I1 => n_0_g2_b28,
      I2 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][7]\,
      I3 => n_0_g1_b28,
      I4 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][6]\,
      I5 => n_0_g0_b28,
      O => \n_0_opt_has_pipe.first_q[14]_i_3\
    );
\opt_has_pipe.first_q[15]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
    port map (
      I0 => n_0_g7_b29,
      I1 => n_0_g6_b29,
      I2 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][7]\,
      I3 => n_0_g5_b29,
      I4 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][6]\,
      I5 => n_0_g4_b29,
      O => \n_0_opt_has_pipe.first_q[15]_i_2\
    );
\opt_has_pipe.first_q[15]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
    port map (
      I0 => n_0_g3_b29,
      I1 => n_0_g2_b29,
      I2 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][7]\,
      I3 => n_0_g1_b29,
      I4 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][6]\,
      I5 => n_0_g0_b29,
      O => \n_0_opt_has_pipe.first_q[15]_i_3\
    );
\opt_has_pipe.first_q[16]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
    port map (
      I0 => n_0_g7_b30,
      I1 => n_0_g6_b30,
      I2 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][7]\,
      I3 => n_0_g5_b30,
      I4 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][6]\,
      I5 => n_0_g4_b30,
      O => \n_0_opt_has_pipe.first_q[16]_i_2\
    );
\opt_has_pipe.first_q[16]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
    port map (
      I0 => n_0_g3_b30,
      I1 => n_0_g2_b30,
      I2 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][7]\,
      I3 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][6]\,
      I4 => n_0_g1_b30,
      O => \n_0_opt_has_pipe.first_q[16]_i_3\
    );
\opt_has_pipe.first_q[17]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
    port map (
      I0 => n_0_g7_b31,
      I1 => n_0_g6_b31,
      I2 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][7]\,
      I3 => n_0_g5_b31,
      I4 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][6]\,
      I5 => n_0_g4_b31,
      O => \n_0_opt_has_pipe.first_q[17]_i_2\
    );
\opt_has_pipe.first_q[17]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
    port map (
      I0 => n_0_g3_b31,
      I1 => n_0_g2_b31,
      I2 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][7]\,
      I3 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][6]\,
      I4 => n_0_g1_b31,
      O => \n_0_opt_has_pipe.first_q[17]_i_3\
    );
\opt_has_pipe.first_q[18]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
    port map (
      I0 => n_0_g7_b32,
      I1 => n_0_g6_b32,
      I2 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][7]\,
      I3 => n_0_g5_b32,
      I4 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][6]\,
      I5 => n_0_g4_b32,
      O => \n_0_opt_has_pipe.first_q[18]_i_2\
    );
\opt_has_pipe.first_q[19]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
    port map (
      I0 => n_0_g7_b33,
      I1 => n_0_g6_b33,
      I2 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][7]\,
      I3 => n_0_g5_b33,
      I4 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][6]\,
      I5 => n_0_g4_b33,
      O => \n_0_opt_has_pipe.first_q[19]_i_2\
    );
\opt_has_pipe.first_q[19]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A8"
    )
    port map (
      I0 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][7]\,
      I1 => n_0_g2_b33,
      I2 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][6]\,
      O => \n_0_opt_has_pipe.first_q[19]_i_3\
    );
\opt_has_pipe.first_q[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
    port map (
      I0 => \n_0_opt_has_pipe.first_q_reg[1]_i_2\,
      I1 => \n_0_opt_has_pipe.first_q_reg[1]_i_3\,
      I2 => z(37),
      I3 => \n_0_opt_has_pipe.first_q_reg[1]_i_4\,
      I4 => z(36),
      I5 => \n_0_opt_has_pipe.first_q_reg[1]_i_5\,
      O => \n_0_opt_has_pipe.first_q[1]_i_1\
    );
\opt_has_pipe.first_q[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
    port map (
      I0 => n_0_g7_b15,
      I1 => n_0_g6_b15,
      I2 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][7]\,
      I3 => n_0_g5_b15,
      I4 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][6]\,
      I5 => n_0_g4_b15,
      O => \n_0_opt_has_pipe.first_q[1]_i_2\
    );
\opt_has_pipe.first_q[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
    port map (
      I0 => n_0_g3_b15,
      I1 => n_0_g2_b15,
      I2 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][7]\,
      I3 => n_0_g1_b15,
      I4 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][6]\,
      I5 => n_0_g0_b15,
      O => \n_0_opt_has_pipe.first_q[1]_i_3\
    );
\opt_has_pipe.first_q[25]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
    port map (
      I0 => \n_0_g7_b2__1\,
      I1 => \n_0_g6_b2__1\,
      I2 => z(36),
      I3 => \n_0_g5_b2__1\,
      I4 => z(35),
      I5 => \n_0_g4_b2__1\,
      O => \n_0_opt_has_pipe.first_q[25]_i_2\
    );
\opt_has_pipe.first_q[25]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
    port map (
      I0 => \n_0_g3_b2__1\,
      I1 => \n_0_g2_b2__1\,
      I2 => z(36),
      I3 => \n_0_g1_b2__1\,
      I4 => z(35),
      I5 => \n_0_g0_b2__1\,
      O => \n_0_opt_has_pipe.first_q[25]_i_3\
    );
\opt_has_pipe.first_q[26]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
    port map (
      I0 => \n_0_g7_b3__1\,
      I1 => \n_0_g6_b3__1\,
      I2 => z(36),
      I3 => \n_0_g5_b3__1\,
      I4 => z(35),
      I5 => \n_0_g4_b3__1\,
      O => \n_0_opt_has_pipe.first_q[26]_i_2\
    );
\opt_has_pipe.first_q[26]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
    port map (
      I0 => \n_0_g3_b3__1\,
      I1 => \n_0_g2_b3__1\,
      I2 => z(36),
      I3 => \n_0_g1_b3__1\,
      I4 => z(35),
      I5 => \n_0_g0_b3__0\,
      O => \n_0_opt_has_pipe.first_q[26]_i_3\
    );
\opt_has_pipe.first_q[27]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
    port map (
      I0 => \n_0_g7_b4__1\,
      I1 => \n_0_g6_b4__1\,
      I2 => z(36),
      I3 => \n_0_g5_b4__1\,
      I4 => z(35),
      I5 => \n_0_g4_b4__1\,
      O => \n_0_opt_has_pipe.first_q[27]_i_2\
    );
\opt_has_pipe.first_q[27]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
    port map (
      I0 => \n_0_g3_b4__1\,
      I1 => \n_0_g2_b4__1\,
      I2 => z(36),
      I3 => \n_0_g1_b4__1\,
      I4 => z(35),
      I5 => \n_0_g0_b4__0\,
      O => \n_0_opt_has_pipe.first_q[27]_i_3\
    );
\opt_has_pipe.first_q[28]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
    port map (
      I0 => \n_0_g7_b5__1\,
      I1 => \n_0_g6_b5__1\,
      I2 => z(36),
      I3 => \n_0_g5_b5__1\,
      I4 => z(35),
      I5 => \n_0_g4_b5__1\,
      O => \n_0_opt_has_pipe.first_q[28]_i_2\
    );
\opt_has_pipe.first_q[28]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
    port map (
      I0 => \n_0_g3_b5__1\,
      I1 => \n_0_g2_b5__1\,
      I2 => z(36),
      I3 => \n_0_g1_b5__1\,
      I4 => z(35),
      I5 => \n_0_g0_b5__0\,
      O => \n_0_opt_has_pipe.first_q[28]_i_3\
    );
\opt_has_pipe.first_q[29]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
    port map (
      I0 => \n_0_g7_b6__1\,
      I1 => \n_0_g6_b6__1\,
      I2 => z(36),
      I3 => \n_0_g5_b6__1\,
      I4 => z(35),
      I5 => \n_0_g4_b6__1\,
      O => \n_0_opt_has_pipe.first_q[29]_i_2\
    );
\opt_has_pipe.first_q[29]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
    port map (
      I0 => \n_0_g3_b6__1\,
      I1 => \n_0_g2_b6__0\,
      I2 => z(36),
      I3 => \n_0_g1_b6__0\,
      I4 => z(35),
      I5 => \n_0_g0_b6__0\,
      O => \n_0_opt_has_pipe.first_q[29]_i_3\
    );
\opt_has_pipe.first_q[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
    port map (
      I0 => n_0_g7_b16,
      I1 => n_0_g6_b16,
      I2 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][7]\,
      I3 => n_0_g5_b16,
      I4 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][6]\,
      I5 => n_0_g4_b16,
      O => \n_0_opt_has_pipe.first_q[2]_i_2\
    );
\opt_has_pipe.first_q[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
    port map (
      I0 => n_0_g3_b16,
      I1 => n_0_g2_b16,
      I2 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][7]\,
      I3 => n_0_g1_b16,
      I4 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][6]\,
      I5 => n_0_g0_b16,
      O => \n_0_opt_has_pipe.first_q[2]_i_3\
    );
\opt_has_pipe.first_q[30]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
    port map (
      I0 => \n_0_g7_b7__1\,
      I1 => \n_0_g6_b7__1\,
      I2 => z(36),
      I3 => \n_0_g5_b7__1\,
      I4 => z(35),
      I5 => \n_0_g4_b7__0\,
      O => \n_0_opt_has_pipe.first_q[30]_i_2\
    );
\opt_has_pipe.first_q[30]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
    port map (
      I0 => \n_0_g3_b7__1\,
      I1 => \n_0_g2_b7__0\,
      I2 => z(36),
      I3 => \n_0_g1_b7__0\,
      I4 => z(35),
      I5 => \n_0_g0_b7__0\,
      O => \n_0_opt_has_pipe.first_q[30]_i_3\
    );
\opt_has_pipe.first_q[31]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
    port map (
      I0 => \n_0_g7_b8__1\,
      I1 => \n_0_g6_b8__0\,
      I2 => z(36),
      I3 => \n_0_g5_b8__1\,
      I4 => z(35),
      I5 => \n_0_g4_b8__0\,
      O => \n_0_opt_has_pipe.first_q[31]_i_2\
    );
\opt_has_pipe.first_q[31]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
    port map (
      I0 => \n_0_g3_b8__1\,
      I1 => \n_0_g2_b8__0\,
      I2 => z(36),
      I3 => \n_0_g1_b8__0\,
      I4 => z(35),
      I5 => \n_0_g0_b8__0\,
      O => \n_0_opt_has_pipe.first_q[31]_i_3\
    );
\opt_has_pipe.first_q[32]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
    port map (
      I0 => \n_0_g7_b9__1\,
      I1 => \n_0_g6_b9__0\,
      I2 => z(36),
      I3 => \n_0_g5_b9__0\,
      I4 => z(35),
      I5 => \n_0_g4_b9__0\,
      O => \n_0_opt_has_pipe.first_q[32]_i_2\
    );
\opt_has_pipe.first_q[32]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
    port map (
      I0 => \n_0_g3_b9__1\,
      I1 => \n_0_g2_b9__0\,
      I2 => z(36),
      I3 => \n_0_g1_b9__0\,
      I4 => z(35),
      I5 => \n_0_g0_b9__0\,
      O => \n_0_opt_has_pipe.first_q[32]_i_3\
    );
\opt_has_pipe.first_q[33]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
    port map (
      I0 => \n_0_g7_b10__1\,
      I1 => \n_0_g6_b10__0\,
      I2 => z(36),
      I3 => \n_0_g5_b10__0\,
      I4 => z(35),
      I5 => \n_0_g4_b10__0\,
      O => \n_0_opt_has_pipe.first_q[33]_i_2\
    );
\opt_has_pipe.first_q[33]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
    port map (
      I0 => \n_0_g3_b10__1\,
      I1 => \n_0_g2_b10__0\,
      I2 => z(36),
      I3 => \n_0_g1_b10__0\,
      I4 => z(35),
      I5 => \n_0_g0_b10__0\,
      O => \n_0_opt_has_pipe.first_q[33]_i_3\
    );
\opt_has_pipe.first_q[34]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
    port map (
      I0 => \n_0_g7_b11__1\,
      I1 => \n_0_g6_b11__0\,
      I2 => z(36),
      I3 => \n_0_g5_b11__0\,
      I4 => z(35),
      I5 => \n_0_g4_b11__0\,
      O => \n_0_opt_has_pipe.first_q[34]_i_2\
    );
\opt_has_pipe.first_q[34]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
    port map (
      I0 => \n_0_g3_b11__1\,
      I1 => \n_0_g2_b11__0\,
      I2 => z(36),
      I3 => \n_0_g1_b11__0\,
      I4 => z(35),
      I5 => \n_0_g0_b11__0\,
      O => \n_0_opt_has_pipe.first_q[34]_i_3\
    );
\opt_has_pipe.first_q[35]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
    port map (
      I0 => \n_0_g7_b12__1\,
      I1 => \n_0_g6_b12__0\,
      I2 => z(36),
      I3 => \n_0_g5_b12__0\,
      I4 => z(35),
      I5 => \n_0_g4_b12__0\,
      O => \n_0_opt_has_pipe.first_q[35]_i_2\
    );
\opt_has_pipe.first_q[35]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
    port map (
      I0 => \n_0_g3_b12__0\,
      I1 => \n_0_g2_b12__0\,
      I2 => z(36),
      I3 => \n_0_g1_b12__0\,
      I4 => z(35),
      I5 => \n_0_g0_b12__0\,
      O => \n_0_opt_has_pipe.first_q[35]_i_3\
    );
\opt_has_pipe.first_q[36]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
    port map (
      I0 => \n_0_g7_b13__0\,
      I1 => \n_0_g6_b13__0\,
      I2 => z(36),
      I3 => \n_0_g5_b13__0\,
      I4 => z(35),
      I5 => \n_0_g4_b13__0\,
      O => \n_0_opt_has_pipe.first_q[36]_i_2\
    );
\opt_has_pipe.first_q[36]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
    port map (
      I0 => \n_0_g3_b13__0\,
      I1 => \n_0_g2_b13__0\,
      I2 => z(36),
      I3 => \n_0_g1_b13__0\,
      I4 => z(35),
      I5 => \n_0_g0_b13__0\,
      O => \n_0_opt_has_pipe.first_q[36]_i_3\
    );
\opt_has_pipe.first_q[37]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
    port map (
      I0 => \n_0_g7_b14__0\,
      I1 => \n_0_g6_b14__0\,
      I2 => z(36),
      I3 => \n_0_g5_b14__0\,
      I4 => z(35),
      I5 => \n_0_g4_b14__0\,
      O => \n_0_opt_has_pipe.first_q[37]_i_2\
    );
\opt_has_pipe.first_q[37]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
    port map (
      I0 => \n_0_g3_b14__0\,
      I1 => \n_0_g2_b14__0\,
      I2 => z(36),
      I3 => \n_0_g1_b14__0\,
      I4 => z(35),
      I5 => \n_0_g0_b14__0\,
      O => \n_0_opt_has_pipe.first_q[37]_i_3\
    );
\opt_has_pipe.first_q[38]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
    port map (
      I0 => \n_0_g7_b15__0\,
      I1 => \n_0_g6_b15__0\,
      I2 => z(36),
      I3 => \n_0_g5_b15__0\,
      I4 => z(35),
      I5 => \n_0_g4_b15__0\,
      O => \n_0_opt_has_pipe.first_q[38]_i_2\
    );
\opt_has_pipe.first_q[38]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
    port map (
      I0 => \n_0_g3_b15__0\,
      I1 => \n_0_g2_b15__0\,
      I2 => z(36),
      I3 => \n_0_g1_b15__0\,
      I4 => z(35),
      I5 => \n_0_g0_b15__0\,
      O => \n_0_opt_has_pipe.first_q[38]_i_3\
    );
\opt_has_pipe.first_q[39]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
    port map (
      I0 => \n_0_g7_b16__0\,
      I1 => \n_0_g6_b16__0\,
      I2 => z(36),
      I3 => \n_0_g5_b16__0\,
      I4 => z(35),
      I5 => \n_0_g4_b16__0\,
      O => \n_0_opt_has_pipe.first_q[39]_i_2\
    );
\opt_has_pipe.first_q[39]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
    port map (
      I0 => \n_0_g3_b16__0\,
      I1 => \n_0_g2_b16__0\,
      I2 => z(36),
      I3 => \n_0_g1_b16__0\,
      I4 => z(35),
      I5 => \n_0_g0_b16__0\,
      O => \n_0_opt_has_pipe.first_q[39]_i_3\
    );
\opt_has_pipe.first_q[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
    port map (
      I0 => n_0_g7_b17,
      I1 => n_0_g6_b17,
      I2 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][7]\,
      I3 => n_0_g5_b17,
      I4 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][6]\,
      I5 => n_0_g4_b17,
      O => \n_0_opt_has_pipe.first_q[3]_i_2\
    );
\opt_has_pipe.first_q[3]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
    port map (
      I0 => n_0_g3_b17,
      I1 => n_0_g2_b17,
      I2 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][7]\,
      I3 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][6]\,
      I4 => n_0_g1_b17,
      O => \n_0_opt_has_pipe.first_q[3]_i_3\
    );
\opt_has_pipe.first_q[3]_i_3__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \g_dp.i_polyomial/g_struct.multadd_1.madd/dsp_extra_fabric_adder.c_high_delay_balance/i_pipe/first_q\(2),
      O => \n_0_opt_has_pipe.first_q[3]_i_3__0\
    );
\opt_has_pipe.first_q[3]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => \g_dp.i_polyomial/g_struct.multadd_1.madd/dsp_extra_fabric_adder.c_high_delay_balance/i_pipe/first_q\(2),
      I1 => \g_dp.i_polyomial/g_struct.multadd_1.madd/dsp_extra_fabric_adder.c_high_delay_balance/i_pipe/first_q\(3),
      O => \n_0_opt_has_pipe.first_q[3]_i_4\
    );
\opt_has_pipe.first_q[3]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => \g_dp.i_polyomial/g_struct.multadd_1.madd/dsp_extra_fabric_adder.c_high_delay_balance/i_pipe/first_q\(2),
      I1 => \g_dp.i_polyomial/g_struct.multadd_1.madd/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[1].need_output_delay.output_delay/dout_i\(31),
      O => \n_0_opt_has_pipe.first_q[3]_i_5\
    );
\opt_has_pipe.first_q[3]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => \g_dp.i_polyomial/g_struct.multadd_1.madd/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[1].need_output_delay.output_delay/dout_i\(30),
      I1 => \g_dp.i_polyomial/g_struct.multadd_1.madd/dsp_extra_fabric_adder.c_high_delay_balance/i_pipe/first_q\(1),
      O => \n_0_opt_has_pipe.first_q[3]_i_6\
    );
\opt_has_pipe.first_q[3]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => \g_dp.i_polyomial/g_struct.multadd_1.madd/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[1].need_output_delay.output_delay/dout_i\(29),
      I1 => \g_dp.i_polyomial/g_struct.multadd_1.madd/dsp_extra_fabric_adder.c_high_delay_balance/i_pipe/first_q\(0),
      O => \n_0_opt_has_pipe.first_q[3]_i_7\
    );
\opt_has_pipe.first_q[40]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
    port map (
      I0 => \n_0_g7_b17__0\,
      I1 => \n_0_g6_b17__0\,
      I2 => z(36),
      I3 => \n_0_g5_b17__0\,
      I4 => z(35),
      I5 => \n_0_g4_b17__0\,
      O => \n_0_opt_has_pipe.first_q[40]_i_2\
    );
\opt_has_pipe.first_q[40]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
    port map (
      I0 => \n_0_g3_b17__0\,
      I1 => \n_0_g2_b17__0\,
      I2 => z(36),
      I3 => z(35),
      I4 => \n_0_g1_b17__0\,
      O => \n_0_opt_has_pipe.first_q[40]_i_3\
    );
\opt_has_pipe.first_q[41]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
    port map (
      I0 => \n_0_g7_b18__0\,
      I1 => \n_0_g6_b18__0\,
      I2 => z(36),
      I3 => \n_0_g5_b18__0\,
      I4 => z(35),
      I5 => \n_0_g4_b18__0\,
      O => \n_0_opt_has_pipe.first_q[41]_i_2\
    );
\opt_has_pipe.first_q[41]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
    port map (
      I0 => \n_0_g3_b18__0\,
      I1 => \n_0_g2_b18__0\,
      I2 => z(36),
      I3 => z(35),
      I4 => \n_0_g1_b18__0\,
      O => \n_0_opt_has_pipe.first_q[41]_i_3\
    );
\opt_has_pipe.first_q[42]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
    port map (
      I0 => \n_0_g7_b19__0\,
      I1 => \n_0_g6_b19__0\,
      I2 => z(36),
      I3 => \n_0_g5_b19__0\,
      I4 => z(35),
      I5 => \n_0_g4_b19__0\,
      O => \n_0_opt_has_pipe.first_q[42]_i_2\
    );
\opt_has_pipe.first_q[43]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
    port map (
      I0 => \n_0_g7_b20__0\,
      I1 => \n_0_g6_b20__0\,
      I2 => z(36),
      I3 => \n_0_g5_b20__0\,
      I4 => z(35),
      I5 => \n_0_g4_b20__0\,
      O => \n_0_opt_has_pipe.first_q[43]_i_2\
    );
\opt_has_pipe.first_q[43]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A8"
    )
    port map (
      I0 => z(36),
      I1 => \n_0_g2_b20__0\,
      I2 => z(35),
      O => \n_0_opt_has_pipe.first_q[43]_i_3\
    );
\opt_has_pipe.first_q[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
    port map (
      I0 => n_0_g7_b18,
      I1 => n_0_g6_b18,
      I2 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][7]\,
      I3 => n_0_g5_b18,
      I4 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][6]\,
      I5 => n_0_g4_b18,
      O => \n_0_opt_has_pipe.first_q[4]_i_2\
    );
\opt_has_pipe.first_q[4]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
    port map (
      I0 => n_0_g3_b18,
      I1 => n_0_g2_b18,
      I2 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][7]\,
      I3 => n_0_g1_b18,
      I4 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][6]\,
      I5 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][0]\,
      O => \n_0_opt_has_pipe.first_q[4]_i_3\
    );
\opt_has_pipe.first_q[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
    port map (
      I0 => n_0_g7_b19,
      I1 => n_0_g6_b19,
      I2 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][7]\,
      I3 => n_0_g5_b19,
      I4 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][6]\,
      I5 => n_0_g4_b19,
      O => \n_0_opt_has_pipe.first_q[5]_i_2\
    );
\opt_has_pipe.first_q[5]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
    port map (
      I0 => n_0_g3_b19,
      I1 => n_0_g2_b19,
      I2 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][7]\,
      I3 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][6]\,
      I4 => n_0_g1_b19,
      O => \n_0_opt_has_pipe.first_q[5]_i_3\
    );
\opt_has_pipe.first_q[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
    port map (
      I0 => n_0_g7_b20,
      I1 => n_0_g6_b20,
      I2 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][7]\,
      I3 => n_0_g5_b20,
      I4 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][6]\,
      I5 => n_0_g4_b20,
      O => \n_0_opt_has_pipe.first_q[6]_i_2\
    );
\opt_has_pipe.first_q[6]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
    port map (
      I0 => n_0_g3_b20,
      I1 => n_0_g2_b20,
      I2 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][7]\,
      I3 => n_0_g1_b20,
      I4 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][6]\,
      I5 => n_0_g0_b20,
      O => \n_0_opt_has_pipe.first_q[6]_i_3\
    );
\opt_has_pipe.first_q[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
    port map (
      I0 => n_0_g7_b21,
      I1 => n_0_g6_b21,
      I2 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][7]\,
      I3 => n_0_g5_b21,
      I4 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][6]\,
      I5 => n_0_g4_b21,
      O => \n_0_opt_has_pipe.first_q[7]_i_2\
    );
\opt_has_pipe.first_q[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
    port map (
      I0 => n_0_g3_b21,
      I1 => n_0_g2_b21,
      I2 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][7]\,
      I3 => n_0_g1_b21,
      I4 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][6]\,
      I5 => n_0_g0_b21,
      O => \n_0_opt_has_pipe.first_q[7]_i_3\
    );
\opt_has_pipe.first_q[7]_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => \g_dp.i_polyomial/g_struct.multadd_1.madd/dsp_extra_fabric_adder.c_high_delay_balance/i_pipe/first_q\(6),
      I1 => \g_dp.i_polyomial/g_struct.multadd_1.madd/dsp_extra_fabric_adder.c_high_delay_balance/i_pipe/first_q\(7),
      O => \n_0_opt_has_pipe.first_q[7]_i_3__0\
    );
\opt_has_pipe.first_q[7]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => \g_dp.i_polyomial/g_struct.multadd_1.madd/dsp_extra_fabric_adder.c_high_delay_balance/i_pipe/first_q\(5),
      I1 => \g_dp.i_polyomial/g_struct.multadd_1.madd/dsp_extra_fabric_adder.c_high_delay_balance/i_pipe/first_q\(6),
      O => \n_0_opt_has_pipe.first_q[7]_i_4\
    );
\opt_has_pipe.first_q[7]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => \g_dp.i_polyomial/g_struct.multadd_1.madd/dsp_extra_fabric_adder.c_high_delay_balance/i_pipe/first_q\(4),
      I1 => \g_dp.i_polyomial/g_struct.multadd_1.madd/dsp_extra_fabric_adder.c_high_delay_balance/i_pipe/first_q\(5),
      O => \n_0_opt_has_pipe.first_q[7]_i_5\
    );
\opt_has_pipe.first_q[7]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => \g_dp.i_polyomial/g_struct.multadd_1.madd/dsp_extra_fabric_adder.c_high_delay_balance/i_pipe/first_q\(3),
      I1 => \g_dp.i_polyomial/g_struct.multadd_1.madd/dsp_extra_fabric_adder.c_high_delay_balance/i_pipe/first_q\(4),
      O => \n_0_opt_has_pipe.first_q[7]_i_6\
    );
\opt_has_pipe.first_q[8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
    port map (
      I0 => n_0_g7_b22,
      I1 => n_0_g6_b22,
      I2 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][7]\,
      I3 => n_0_g5_b22,
      I4 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][6]\,
      I5 => n_0_g4_b22,
      O => \n_0_opt_has_pipe.first_q[8]_i_2\
    );
\opt_has_pipe.first_q[8]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
    port map (
      I0 => n_0_g3_b22,
      I1 => n_0_g2_b22,
      I2 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][7]\,
      I3 => n_0_g1_b22,
      I4 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][6]\,
      I5 => n_0_g0_b22,
      O => \n_0_opt_has_pipe.first_q[8]_i_3\
    );
\opt_has_pipe.first_q[9]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
    port map (
      I0 => n_0_g7_b23,
      I1 => n_0_g6_b23,
      I2 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][7]\,
      I3 => n_0_g5_b23,
      I4 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][6]\,
      I5 => n_0_g4_b23,
      O => \n_0_opt_has_pipe.first_q[9]_i_2\
    );
\opt_has_pipe.first_q[9]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
    port map (
      I0 => n_0_g3_b23,
      I1 => n_0_g2_b23,
      I2 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][7]\,
      I3 => n_0_g1_b23,
      I4 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][6]\,
      I5 => n_0_g0_b23,
      O => \n_0_opt_has_pipe.first_q[9]_i_3\
    );
\opt_has_pipe.first_q_reg[0]_i_2\: unisim.vcomponents.MUXF7
    port map (
      I0 => \n_0_g6_b0__1\,
      I1 => \n_0_g7_b0__1\,
      O => \n_0_opt_has_pipe.first_q_reg[0]_i_2\,
      S => z(35)
    );
\opt_has_pipe.first_q_reg[0]_i_3\: unisim.vcomponents.MUXF7
    port map (
      I0 => \n_0_g4_b0__1\,
      I1 => \n_0_g5_b0__1\,
      O => \n_0_opt_has_pipe.first_q_reg[0]_i_3\,
      S => z(35)
    );
\opt_has_pipe.first_q_reg[0]_i_4\: unisim.vcomponents.MUXF7
    port map (
      I0 => \n_0_g2_b0__1\,
      I1 => \n_0_g3_b0__1\,
      O => \n_0_opt_has_pipe.first_q_reg[0]_i_4\,
      S => z(35)
    );
\opt_has_pipe.first_q_reg[0]_i_5\: unisim.vcomponents.MUXF7
    port map (
      I0 => \n_0_g0_b0__1\,
      I1 => \n_0_g1_b0__1\,
      O => \n_0_opt_has_pipe.first_q_reg[0]_i_5\,
      S => z(35)
    );
\opt_has_pipe.first_q_reg[11]_i_2\: unisim.vcomponents.CARRY4
    port map (
      CI => \n_0_opt_has_pipe.first_q_reg[7]_i_2\,
      CO(3 downto 2) => \NLW_opt_has_pipe.first_q_reg[11]_i_2_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \n_2_opt_has_pipe.first_q_reg[11]_i_2\,
      CO(0) => \n_3_opt_has_pipe.first_q_reg[11]_i_2\,
      CYINIT => \<const0>\,
      DI(3) => \<const0>\,
      DI(2) => \<const0>\,
      DI(1 downto 0) => \g_dp.i_polyomial/g_struct.multadd_1.madd/dsp_extra_fabric_adder.c_high_delay_balance/i_pipe/first_q\(8 downto 7),
      O(3) => \NLW_opt_has_pipe.first_q_reg[11]_i_2_O_UNCONNECTED\(3),
      O(2) => \n_5_opt_has_pipe.first_q_reg[11]_i_2\,
      O(1) => \n_6_opt_has_pipe.first_q_reg[11]_i_2\,
      O(0) => \n_7_opt_has_pipe.first_q_reg[11]_i_2\,
      S(3) => \<const0>\,
      S(2) => \n_0_opt_has_pipe.first_q[11]_i_3__0\,
      S(1) => \n_0_opt_has_pipe.first_q[11]_i_4\,
      S(0) => \n_0_opt_has_pipe.first_q[11]_i_5\
    );
\opt_has_pipe.first_q_reg[18]_i_3\: unisim.vcomponents.MUXF7
    port map (
      I0 => n_0_g2_b32,
      I1 => n_0_g3_b32,
      O => \n_0_opt_has_pipe.first_q_reg[18]_i_3\,
      S => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][6]\
    );
\opt_has_pipe.first_q_reg[1]_i_2\: unisim.vcomponents.MUXF7
    port map (
      I0 => \n_0_g6_b1__1\,
      I1 => \n_0_g7_b1__1\,
      O => \n_0_opt_has_pipe.first_q_reg[1]_i_2\,
      S => z(35)
    );
\opt_has_pipe.first_q_reg[1]_i_3\: unisim.vcomponents.MUXF7
    port map (
      I0 => \n_0_g4_b1__1\,
      I1 => \n_0_g5_b1__1\,
      O => \n_0_opt_has_pipe.first_q_reg[1]_i_3\,
      S => z(35)
    );
\opt_has_pipe.first_q_reg[1]_i_4\: unisim.vcomponents.MUXF7
    port map (
      I0 => \n_0_g2_b1__1\,
      I1 => \n_0_g3_b1__1\,
      O => \n_0_opt_has_pipe.first_q_reg[1]_i_4\,
      S => z(35)
    );
\opt_has_pipe.first_q_reg[1]_i_5\: unisim.vcomponents.MUXF7
    port map (
      I0 => \n_0_g0_b1__1\,
      I1 => \n_0_g1_b1__1\,
      O => \n_0_opt_has_pipe.first_q_reg[1]_i_5\,
      S => z(35)
    );
\opt_has_pipe.first_q_reg[3]_i_2\: unisim.vcomponents.CARRY4
    port map (
      CI => \<const0>\,
      CO(3) => \n_0_opt_has_pipe.first_q_reg[3]_i_2\,
      CO(2) => \n_1_opt_has_pipe.first_q_reg[3]_i_2\,
      CO(1) => \n_2_opt_has_pipe.first_q_reg[3]_i_2\,
      CO(0) => \n_3_opt_has_pipe.first_q_reg[3]_i_2\,
      CYINIT => \<const0>\,
      DI(3) => \g_dp.i_polyomial/g_struct.multadd_1.madd/dsp_extra_fabric_adder.c_high_delay_balance/i_pipe/first_q\(2),
      DI(2) => \n_0_opt_has_pipe.first_q[3]_i_3__0\,
      DI(1 downto 0) => \g_dp.i_polyomial/g_struct.multadd_1.madd/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[1].need_output_delay.output_delay/dout_i\(30 downto 29),
      O(3) => \n_4_opt_has_pipe.first_q_reg[3]_i_2\,
      O(2) => \n_5_opt_has_pipe.first_q_reg[3]_i_2\,
      O(1) => \n_6_opt_has_pipe.first_q_reg[3]_i_2\,
      O(0) => \n_7_opt_has_pipe.first_q_reg[3]_i_2\,
      S(3) => \n_0_opt_has_pipe.first_q[3]_i_4\,
      S(2) => \n_0_opt_has_pipe.first_q[3]_i_5\,
      S(1) => \n_0_opt_has_pipe.first_q[3]_i_6\,
      S(0) => \n_0_opt_has_pipe.first_q[3]_i_7\
    );
\opt_has_pipe.first_q_reg[42]_i_3\: unisim.vcomponents.MUXF7
    port map (
      I0 => \n_0_g2_b19__0\,
      I1 => \n_0_g3_b19__0\,
      O => \n_0_opt_has_pipe.first_q_reg[42]_i_3\,
      S => z(35)
    );
\opt_has_pipe.first_q_reg[7]_i_2\: unisim.vcomponents.CARRY4
    port map (
      CI => \n_0_opt_has_pipe.first_q_reg[3]_i_2\,
      CO(3) => \n_0_opt_has_pipe.first_q_reg[7]_i_2\,
      CO(2) => \n_1_opt_has_pipe.first_q_reg[7]_i_2\,
      CO(1) => \n_2_opt_has_pipe.first_q_reg[7]_i_2\,
      CO(0) => \n_3_opt_has_pipe.first_q_reg[7]_i_2\,
      CYINIT => \<const0>\,
      DI(3 downto 0) => \g_dp.i_polyomial/g_struct.multadd_1.madd/dsp_extra_fabric_adder.c_high_delay_balance/i_pipe/first_q\(6 downto 3),
      O(3) => \n_4_opt_has_pipe.first_q_reg[7]_i_2\,
      O(2) => \n_5_opt_has_pipe.first_q_reg[7]_i_2\,
      O(1) => \n_6_opt_has_pipe.first_q_reg[7]_i_2\,
      O(0) => \n_7_opt_has_pipe.first_q_reg[7]_i_2\,
      S(3) => \n_0_opt_has_pipe.first_q[7]_i_3__0\,
      S(2) => \n_0_opt_has_pipe.first_q[7]_i_4\,
      S(1) => \n_0_opt_has_pipe.first_q[7]_i_5\,
      S(0) => \n_0_opt_has_pipe.first_q[7]_i_6\
    );
\result[18]_INST_0\: unisim.vcomponents.CARRY4
    port map (
      CI => \<const0>\,
      CO(3) => \n_0_result[18]_INST_0\,
      CO(2) => \n_1_result[18]_INST_0\,
      CO(1) => \n_2_result[18]_INST_0\,
      CO(0) => \n_3_result[18]_INST_0\,
      CYINIT => \<const0>\,
      DI(3 downto 0) => \g_dp.i_polyomial/g_struct.multadd_2.madd/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[1].bppDSP48[1].need_output_delay.output_delay/dout_i\(15 downto 12),
      O(3 downto 0) => result(18 downto 15),
      S(3) => \n_0_result[18]_INST_0_i_1\,
      S(2) => \n_0_result[18]_INST_0_i_2\,
      S(1) => \n_0_result[18]_INST_0_i_3\,
      S(0) => \n_0_result[18]_INST_0_i_4\
    );
\result[18]_INST_0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => \g_dp.i_polyomial/g_struct.multadd_2.madd/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[1].bppDSP48[1].need_output_delay.output_delay/dout_i\(15),
      I1 => \g_dp.i_polyomial/g_struct.multadd_2.madd/dsp_extra_fabric_adder.c_high_delay_balance/i_pipe/first_q\(3),
      O => \n_0_result[18]_INST_0_i_1\
    );
\result[18]_INST_0_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => \g_dp.i_polyomial/g_struct.multadd_2.madd/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[1].bppDSP48[1].need_output_delay.output_delay/dout_i\(14),
      I1 => \g_dp.i_polyomial/g_struct.multadd_2.madd/dsp_extra_fabric_adder.c_high_delay_balance/i_pipe/first_q\(2),
      O => \n_0_result[18]_INST_0_i_2\
    );
\result[18]_INST_0_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => \g_dp.i_polyomial/g_struct.multadd_2.madd/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[1].bppDSP48[1].need_output_delay.output_delay/dout_i\(13),
      I1 => \g_dp.i_polyomial/g_struct.multadd_2.madd/dsp_extra_fabric_adder.c_high_delay_balance/i_pipe/first_q\(1),
      O => \n_0_result[18]_INST_0_i_3\
    );
\result[18]_INST_0_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => \g_dp.i_polyomial/g_struct.multadd_2.madd/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[1].bppDSP48[1].need_output_delay.output_delay/dout_i\(12),
      I1 => \g_dp.i_polyomial/g_struct.multadd_2.madd/dsp_extra_fabric_adder.c_high_delay_balance/i_pipe/first_q\(0),
      O => \n_0_result[18]_INST_0_i_4\
    );
\result[22]_INST_0\: unisim.vcomponents.CARRY4
    port map (
      CI => \n_0_result[18]_INST_0\,
      CO(3) => \n_0_result[22]_INST_0\,
      CO(2) => \n_1_result[22]_INST_0\,
      CO(1) => \n_2_result[22]_INST_0\,
      CO(0) => \n_3_result[22]_INST_0\,
      CYINIT => \<const0>\,
      DI(3 downto 0) => \g_dp.i_polyomial/g_struct.multadd_2.madd/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[1].bppDSP48[1].need_output_delay.output_delay/dout_i\(19 downto 16),
      O(3 downto 0) => result(22 downto 19),
      S(3) => \n_0_result[22]_INST_0_i_1\,
      S(2) => \n_0_result[22]_INST_0_i_2\,
      S(1) => \n_0_result[22]_INST_0_i_3\,
      S(0) => \n_0_result[22]_INST_0_i_4\
    );
\result[22]_INST_0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => \g_dp.i_polyomial/g_struct.multadd_2.madd/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[1].bppDSP48[1].need_output_delay.output_delay/dout_i\(19),
      I1 => \g_dp.i_polyomial/g_struct.multadd_2.madd/dsp_extra_fabric_adder.c_high_delay_balance/i_pipe/first_q\(7),
      O => \n_0_result[22]_INST_0_i_1\
    );
\result[22]_INST_0_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => \g_dp.i_polyomial/g_struct.multadd_2.madd/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[1].bppDSP48[1].need_output_delay.output_delay/dout_i\(18),
      I1 => \g_dp.i_polyomial/g_struct.multadd_2.madd/dsp_extra_fabric_adder.c_high_delay_balance/i_pipe/first_q\(6),
      O => \n_0_result[22]_INST_0_i_2\
    );
\result[22]_INST_0_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => \g_dp.i_polyomial/g_struct.multadd_2.madd/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[1].bppDSP48[1].need_output_delay.output_delay/dout_i\(17),
      I1 => \g_dp.i_polyomial/g_struct.multadd_2.madd/dsp_extra_fabric_adder.c_high_delay_balance/i_pipe/first_q\(5),
      O => \n_0_result[22]_INST_0_i_3\
    );
\result[22]_INST_0_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => \g_dp.i_polyomial/g_struct.multadd_2.madd/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[1].bppDSP48[1].need_output_delay.output_delay/dout_i\(16),
      I1 => \g_dp.i_polyomial/g_struct.multadd_2.madd/dsp_extra_fabric_adder.c_high_delay_balance/i_pipe/first_q\(4),
      O => \n_0_result[22]_INST_0_i_4\
    );
\result[26]_INST_0\: unisim.vcomponents.CARRY4
    port map (
      CI => \n_0_result[22]_INST_0\,
      CO(3) => \n_0_result[26]_INST_0\,
      CO(2) => \n_1_result[26]_INST_0\,
      CO(1) => \n_2_result[26]_INST_0\,
      CO(0) => \n_3_result[26]_INST_0\,
      CYINIT => \<const0>\,
      DI(3 downto 0) => \g_dp.i_polyomial/g_struct.multadd_2.madd/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[1].bppDSP48[1].need_output_delay.output_delay/dout_i\(23 downto 20),
      O(3 downto 0) => result(26 downto 23),
      S(3) => \n_0_result[26]_INST_0_i_1\,
      S(2) => \n_0_result[26]_INST_0_i_2\,
      S(1) => \n_0_result[26]_INST_0_i_3\,
      S(0) => \n_0_result[26]_INST_0_i_4\
    );
\result[26]_INST_0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => \g_dp.i_polyomial/g_struct.multadd_2.madd/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[1].bppDSP48[1].need_output_delay.output_delay/dout_i\(23),
      I1 => \g_dp.i_polyomial/g_struct.multadd_2.madd/dsp_extra_fabric_adder.c_high_delay_balance/i_pipe/first_q\(11),
      O => \n_0_result[26]_INST_0_i_1\
    );
\result[26]_INST_0_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => \g_dp.i_polyomial/g_struct.multadd_2.madd/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[1].bppDSP48[1].need_output_delay.output_delay/dout_i\(22),
      I1 => \g_dp.i_polyomial/g_struct.multadd_2.madd/dsp_extra_fabric_adder.c_high_delay_balance/i_pipe/first_q\(10),
      O => \n_0_result[26]_INST_0_i_2\
    );
\result[26]_INST_0_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => \g_dp.i_polyomial/g_struct.multadd_2.madd/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[1].bppDSP48[1].need_output_delay.output_delay/dout_i\(21),
      I1 => \g_dp.i_polyomial/g_struct.multadd_2.madd/dsp_extra_fabric_adder.c_high_delay_balance/i_pipe/first_q\(9),
      O => \n_0_result[26]_INST_0_i_3\
    );
\result[26]_INST_0_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => \g_dp.i_polyomial/g_struct.multadd_2.madd/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[1].bppDSP48[1].need_output_delay.output_delay/dout_i\(20),
      I1 => \g_dp.i_polyomial/g_struct.multadd_2.madd/dsp_extra_fabric_adder.c_high_delay_balance/i_pipe/first_q\(8),
      O => \n_0_result[26]_INST_0_i_4\
    );
\result[30]_INST_0\: unisim.vcomponents.CARRY4
    port map (
      CI => \n_0_result[26]_INST_0\,
      CO(3) => \n_0_result[30]_INST_0\,
      CO(2) => \n_1_result[30]_INST_0\,
      CO(1) => \n_2_result[30]_INST_0\,
      CO(0) => \n_3_result[30]_INST_0\,
      CYINIT => \<const0>\,
      DI(3 downto 0) => \g_dp.i_polyomial/g_struct.multadd_2.madd/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[1].bppDSP48[1].need_output_delay.output_delay/dout_i\(27 downto 24),
      O(3 downto 0) => result(30 downto 27),
      S(3) => \n_0_result[30]_INST_0_i_1\,
      S(2) => \n_0_result[30]_INST_0_i_2\,
      S(1) => \n_0_result[30]_INST_0_i_3\,
      S(0) => \n_0_result[30]_INST_0_i_4\
    );
\result[30]_INST_0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => \g_dp.i_polyomial/g_struct.multadd_2.madd/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[1].bppDSP48[1].need_output_delay.output_delay/dout_i\(27),
      I1 => \g_dp.i_polyomial/g_struct.multadd_2.madd/dsp_extra_fabric_adder.c_high_delay_balance/i_pipe/first_q\(15),
      O => \n_0_result[30]_INST_0_i_1\
    );
\result[30]_INST_0_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => \g_dp.i_polyomial/g_struct.multadd_2.madd/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[1].bppDSP48[1].need_output_delay.output_delay/dout_i\(26),
      I1 => \g_dp.i_polyomial/g_struct.multadd_2.madd/dsp_extra_fabric_adder.c_high_delay_balance/i_pipe/first_q\(14),
      O => \n_0_result[30]_INST_0_i_2\
    );
\result[30]_INST_0_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => \g_dp.i_polyomial/g_struct.multadd_2.madd/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[1].bppDSP48[1].need_output_delay.output_delay/dout_i\(25),
      I1 => \g_dp.i_polyomial/g_struct.multadd_2.madd/dsp_extra_fabric_adder.c_high_delay_balance/i_pipe/first_q\(13),
      O => \n_0_result[30]_INST_0_i_3\
    );
\result[30]_INST_0_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => \g_dp.i_polyomial/g_struct.multadd_2.madd/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[1].bppDSP48[1].need_output_delay.output_delay/dout_i\(24),
      I1 => \g_dp.i_polyomial/g_struct.multadd_2.madd/dsp_extra_fabric_adder.c_high_delay_balance/i_pipe/first_q\(12),
      O => \n_0_result[30]_INST_0_i_4\
    );
\result[34]_INST_0\: unisim.vcomponents.CARRY4
    port map (
      CI => \n_0_result[30]_INST_0\,
      CO(3) => \n_0_result[34]_INST_0\,
      CO(2) => \n_1_result[34]_INST_0\,
      CO(1) => \n_2_result[34]_INST_0\,
      CO(0) => \n_3_result[34]_INST_0\,
      CYINIT => \<const0>\,
      DI(3 downto 1) => \g_dp.i_polyomial/g_struct.multadd_2.madd/dsp_extra_fabric_adder.c_high_delay_balance/i_pipe/first_q\(18 downto 16),
      DI(0) => \n_0_result[34]_INST_0_i_1\,
      O(3 downto 0) => result(34 downto 31),
      S(3) => \n_0_result[34]_INST_0_i_2\,
      S(2) => \n_0_result[34]_INST_0_i_3\,
      S(1) => \n_0_result[34]_INST_0_i_4\,
      S(0) => \n_0_result[34]_INST_0_i_5\
    );
\result[34]_INST_0_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \g_dp.i_polyomial/g_struct.multadd_2.madd/dsp_extra_fabric_adder.c_high_delay_balance/i_pipe/first_q\(16),
      O => \n_0_result[34]_INST_0_i_1\
    );
\result[34]_INST_0_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => \g_dp.i_polyomial/g_struct.multadd_2.madd/dsp_extra_fabric_adder.c_high_delay_balance/i_pipe/first_q\(18),
      I1 => \g_dp.i_polyomial/g_struct.multadd_2.madd/dsp_extra_fabric_adder.c_high_delay_balance/i_pipe/first_q\(19),
      O => \n_0_result[34]_INST_0_i_2\
    );
\result[34]_INST_0_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => \g_dp.i_polyomial/g_struct.multadd_2.madd/dsp_extra_fabric_adder.c_high_delay_balance/i_pipe/first_q\(17),
      I1 => \g_dp.i_polyomial/g_struct.multadd_2.madd/dsp_extra_fabric_adder.c_high_delay_balance/i_pipe/first_q\(18),
      O => \n_0_result[34]_INST_0_i_3\
    );
\result[34]_INST_0_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => \g_dp.i_polyomial/g_struct.multadd_2.madd/dsp_extra_fabric_adder.c_high_delay_balance/i_pipe/first_q\(16),
      I1 => \g_dp.i_polyomial/g_struct.multadd_2.madd/dsp_extra_fabric_adder.c_high_delay_balance/i_pipe/first_q\(17),
      O => \n_0_result[34]_INST_0_i_4\
    );
\result[34]_INST_0_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => \g_dp.i_polyomial/g_struct.multadd_2.madd/dsp_extra_fabric_adder.c_high_delay_balance/i_pipe/first_q\(16),
      I1 => \g_dp.i_polyomial/g_struct.multadd_2.madd/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[1].bppDSP48[1].need_output_delay.output_delay/dout_i\(28),
      O => \n_0_result[34]_INST_0_i_5\
    );
\result[37]_INST_0\: unisim.vcomponents.CARRY4
    port map (
      CI => \n_0_result[34]_INST_0\,
      CO(3 downto 2) => \NLW_result[37]_INST_0_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \n_2_result[37]_INST_0\,
      CO(0) => \n_3_result[37]_INST_0\,
      CYINIT => \<const0>\,
      DI(3) => \<const0>\,
      DI(2) => \<const0>\,
      DI(1 downto 0) => \g_dp.i_polyomial/g_struct.multadd_2.madd/dsp_extra_fabric_adder.c_high_delay_balance/i_pipe/first_q\(20 downto 19),
      O(3) => \NLW_result[37]_INST_0_O_UNCONNECTED\(3),
      O(2 downto 0) => result(37 downto 35),
      S(3) => \<const0>\,
      S(2) => \n_0_result[37]_INST_0_i_1\,
      S(1) => \n_0_result[37]_INST_0_i_2\,
      S(0) => \n_0_result[37]_INST_0_i_3\
    );
\result[37]_INST_0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => \g_dp.i_polyomial/g_struct.multadd_2.madd/dsp_extra_fabric_adder.c_high_delay_balance/i_pipe/first_q\(21),
      I1 => \g_dp.i_polyomial/g_struct.multadd_2.madd/dsp_extra_fabric_adder.c_high_delay_balance/i_pipe/first_q\(22),
      O => \n_0_result[37]_INST_0_i_1\
    );
\result[37]_INST_0_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => \g_dp.i_polyomial/g_struct.multadd_2.madd/dsp_extra_fabric_adder.c_high_delay_balance/i_pipe/first_q\(20),
      I1 => \g_dp.i_polyomial/g_struct.multadd_2.madd/dsp_extra_fabric_adder.c_high_delay_balance/i_pipe/first_q\(21),
      O => \n_0_result[37]_INST_0_i_2\
    );
\result[37]_INST_0_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => \g_dp.i_polyomial/g_struct.multadd_2.madd/dsp_extra_fabric_adder.c_high_delay_balance/i_pipe/first_q\(19),
      I1 => \g_dp.i_polyomial/g_struct.multadd_2.madd/dsp_extra_fabric_adder.c_high_delay_balance/i_pipe/first_q\(20),
      O => \n_0_result[37]_INST_0_i_3\
    );
\use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
    port map (
      I0 => \n_0_use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1_i_15\,
      I1 => \n_0_use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1_i_16\,
      I2 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][8]\,
      I3 => \n_0_use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1_i_17\,
      I4 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][7]\,
      I5 => \n_0_use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1_i_18\,
      O => \g_dp.i_polyomial/K0\(15)
    );
\use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
    port map (
      I0 => \n_0_use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1_i_51\,
      I1 => \n_0_use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1_i_52\,
      I2 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][8]\,
      I3 => \n_0_use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1_i_53\,
      I4 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][7]\,
      I5 => \n_0_use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1_i_54\,
      O => \g_dp.i_polyomial/K0\(6)
    );
\use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
    port map (
      I0 => \n_0_use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1_i_55\,
      I1 => \n_0_use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1_i_56\,
      I2 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][8]\,
      I3 => \n_0_use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1_i_57\,
      I4 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][7]\,
      I5 => \n_0_use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1_i_58\,
      O => \g_dp.i_polyomial/K0\(5)
    );
\use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
    port map (
      I0 => \n_0_use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1_i_59\,
      I1 => \n_0_use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1_i_60\,
      I2 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][8]\,
      I3 => \n_0_use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1_i_61\,
      I4 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][7]\,
      I5 => \n_0_use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1_i_62\,
      O => \g_dp.i_polyomial/K0\(4)
    );
\use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
    port map (
      I0 => \n_0_use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1_i_63\,
      I1 => \n_0_use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1_i_64\,
      I2 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][8]\,
      I3 => \n_0_use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1_i_65\,
      I4 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][7]\,
      I5 => \n_0_use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1_i_66\,
      O => \g_dp.i_polyomial/K0\(3)
    );
\use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
    port map (
      I0 => \n_0_use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1_i_67\,
      I1 => \n_0_use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1_i_68\,
      I2 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][8]\,
      I3 => \n_0_use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1_i_69\,
      I4 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][7]\,
      I5 => \n_0_use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1_i_70\,
      O => \g_dp.i_polyomial/K0\(2)
    );
\use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1_i_15\: unisim.vcomponents.MUXF7
    port map (
      I0 => n_0_g6_b13,
      I1 => n_0_g7_b13,
      O => \n_0_use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1_i_15\,
      S => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][6]\
    );
\use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1_i_16\: unisim.vcomponents.MUXF7
    port map (
      I0 => n_0_g4_b13,
      I1 => n_0_g5_b13,
      O => \n_0_use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1_i_16\,
      S => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][6]\
    );
\use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1_i_17\: unisim.vcomponents.MUXF7
    port map (
      I0 => n_0_g2_b13,
      I1 => n_0_g3_b13,
      O => \n_0_use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1_i_17\,
      S => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][6]\
    );
\use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1_i_18\: unisim.vcomponents.MUXF7
    port map (
      I0 => n_0_g0_b13,
      I1 => n_0_g1_b13,
      O => \n_0_use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1_i_18\,
      S => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][6]\
    );
\use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1_i_19\: unisim.vcomponents.MUXF7
    port map (
      I0 => n_0_g6_b12,
      I1 => n_0_g7_b12,
      O => \n_0_use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1_i_19\,
      S => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][6]\
    );
\use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
    port map (
      I0 => \n_0_use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1_i_19\,
      I1 => \n_0_use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1_i_20\,
      I2 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][8]\,
      I3 => \n_0_use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1_i_21\,
      I4 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][7]\,
      I5 => \n_0_use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1_i_22\,
      O => \g_dp.i_polyomial/K0\(14)
    );
\use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1_i_20\: unisim.vcomponents.MUXF7
    port map (
      I0 => n_0_g4_b12,
      I1 => n_0_g5_b12,
      O => \n_0_use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1_i_20\,
      S => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][6]\
    );
\use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1_i_21\: unisim.vcomponents.MUXF7
    port map (
      I0 => n_0_g2_b12,
      I1 => n_0_g3_b12,
      O => \n_0_use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1_i_21\,
      S => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][6]\
    );
\use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1_i_22\: unisim.vcomponents.MUXF7
    port map (
      I0 => n_0_g0_b12,
      I1 => n_0_g1_b12,
      O => \n_0_use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1_i_22\,
      S => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][6]\
    );
\use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1_i_23\: unisim.vcomponents.MUXF7
    port map (
      I0 => n_0_g6_b11,
      I1 => n_0_g7_b11,
      O => \n_0_use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1_i_23\,
      S => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][6]\
    );
\use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1_i_24\: unisim.vcomponents.MUXF7
    port map (
      I0 => n_0_g4_b11,
      I1 => n_0_g5_b11,
      O => \n_0_use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1_i_24\,
      S => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][6]\
    );
\use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1_i_25\: unisim.vcomponents.MUXF7
    port map (
      I0 => n_0_g2_b11,
      I1 => n_0_g3_b11,
      O => \n_0_use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1_i_25\,
      S => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][6]\
    );
\use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1_i_26\: unisim.vcomponents.MUXF7
    port map (
      I0 => n_0_g0_b11,
      I1 => n_0_g1_b11,
      O => \n_0_use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1_i_26\,
      S => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][6]\
    );
\use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1_i_27\: unisim.vcomponents.MUXF7
    port map (
      I0 => n_0_g6_b10,
      I1 => n_0_g7_b10,
      O => \n_0_use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1_i_27\,
      S => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][6]\
    );
\use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1_i_28\: unisim.vcomponents.MUXF7
    port map (
      I0 => n_0_g4_b10,
      I1 => n_0_g5_b10,
      O => \n_0_use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1_i_28\,
      S => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][6]\
    );
\use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1_i_29\: unisim.vcomponents.MUXF7
    port map (
      I0 => n_0_g2_b10,
      I1 => n_0_g3_b10,
      O => \n_0_use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1_i_29\,
      S => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][6]\
    );
\use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
    port map (
      I0 => \n_0_use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1_i_23\,
      I1 => \n_0_use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1_i_24\,
      I2 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][8]\,
      I3 => \n_0_use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1_i_25\,
      I4 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][7]\,
      I5 => \n_0_use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1_i_26\,
      O => \g_dp.i_polyomial/K0\(13)
    );
\use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1_i_30\: unisim.vcomponents.MUXF7
    port map (
      I0 => n_0_g0_b10,
      I1 => n_0_g1_b10,
      O => \n_0_use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1_i_30\,
      S => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][6]\
    );
\use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1_i_31\: unisim.vcomponents.MUXF7
    port map (
      I0 => n_0_g6_b9,
      I1 => n_0_g7_b9,
      O => \n_0_use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1_i_31\,
      S => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][6]\
    );
\use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1_i_32\: unisim.vcomponents.MUXF7
    port map (
      I0 => n_0_g4_b9,
      I1 => n_0_g5_b9,
      O => \n_0_use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1_i_32\,
      S => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][6]\
    );
\use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1_i_33\: unisim.vcomponents.MUXF7
    port map (
      I0 => n_0_g2_b9,
      I1 => n_0_g3_b9,
      O => \n_0_use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1_i_33\,
      S => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][6]\
    );
\use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1_i_34\: unisim.vcomponents.MUXF7
    port map (
      I0 => n_0_g0_b9,
      I1 => n_0_g1_b9,
      O => \n_0_use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1_i_34\,
      S => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][6]\
    );
\use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1_i_35\: unisim.vcomponents.MUXF7
    port map (
      I0 => n_0_g6_b8,
      I1 => n_0_g7_b8,
      O => \n_0_use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1_i_35\,
      S => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][6]\
    );
\use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1_i_36\: unisim.vcomponents.MUXF7
    port map (
      I0 => n_0_g4_b8,
      I1 => n_0_g5_b8,
      O => \n_0_use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1_i_36\,
      S => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][6]\
    );
\use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1_i_37\: unisim.vcomponents.MUXF7
    port map (
      I0 => n_0_g2_b8,
      I1 => n_0_g3_b8,
      O => \n_0_use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1_i_37\,
      S => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][6]\
    );
\use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1_i_38\: unisim.vcomponents.MUXF7
    port map (
      I0 => n_0_g0_b8,
      I1 => n_0_g1_b8,
      O => \n_0_use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1_i_38\,
      S => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][6]\
    );
\use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1_i_39\: unisim.vcomponents.MUXF7
    port map (
      I0 => n_0_g6_b7,
      I1 => n_0_g7_b7,
      O => \n_0_use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1_i_39\,
      S => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][6]\
    );
\use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
    port map (
      I0 => \n_0_use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1_i_27\,
      I1 => \n_0_use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1_i_28\,
      I2 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][8]\,
      I3 => \n_0_use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1_i_29\,
      I4 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][7]\,
      I5 => \n_0_use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1_i_30\,
      O => \g_dp.i_polyomial/K0\(12)
    );
\use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1_i_40\: unisim.vcomponents.MUXF7
    port map (
      I0 => n_0_g4_b7,
      I1 => n_0_g5_b7,
      O => \n_0_use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1_i_40\,
      S => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][6]\
    );
\use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1_i_41\: unisim.vcomponents.MUXF7
    port map (
      I0 => n_0_g2_b7,
      I1 => n_0_g3_b7,
      O => \n_0_use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1_i_41\,
      S => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][6]\
    );
\use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1_i_42\: unisim.vcomponents.MUXF7
    port map (
      I0 => n_0_g0_b7,
      I1 => n_0_g1_b7,
      O => \n_0_use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1_i_42\,
      S => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][6]\
    );
\use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1_i_43\: unisim.vcomponents.MUXF7
    port map (
      I0 => n_0_g6_b6,
      I1 => n_0_g7_b6,
      O => \n_0_use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1_i_43\,
      S => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][6]\
    );
\use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1_i_44\: unisim.vcomponents.MUXF7
    port map (
      I0 => n_0_g4_b6,
      I1 => n_0_g5_b6,
      O => \n_0_use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1_i_44\,
      S => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][6]\
    );
\use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1_i_45\: unisim.vcomponents.MUXF7
    port map (
      I0 => n_0_g2_b6,
      I1 => n_0_g3_b6,
      O => \n_0_use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1_i_45\,
      S => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][6]\
    );
\use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1_i_46\: unisim.vcomponents.MUXF7
    port map (
      I0 => n_0_g0_b6,
      I1 => n_0_g1_b6,
      O => \n_0_use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1_i_46\,
      S => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][6]\
    );
\use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1_i_47\: unisim.vcomponents.MUXF7
    port map (
      I0 => n_0_g6_b5,
      I1 => n_0_g7_b5,
      O => \n_0_use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1_i_47\,
      S => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][6]\
    );
\use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1_i_48\: unisim.vcomponents.MUXF7
    port map (
      I0 => n_0_g4_b5,
      I1 => n_0_g5_b5,
      O => \n_0_use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1_i_48\,
      S => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][6]\
    );
\use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1_i_49\: unisim.vcomponents.MUXF7
    port map (
      I0 => n_0_g2_b5,
      I1 => n_0_g3_b5,
      O => \n_0_use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1_i_49\,
      S => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][6]\
    );
\use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
    port map (
      I0 => \n_0_use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1_i_31\,
      I1 => \n_0_use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1_i_32\,
      I2 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][8]\,
      I3 => \n_0_use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1_i_33\,
      I4 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][7]\,
      I5 => \n_0_use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1_i_34\,
      O => \g_dp.i_polyomial/K0\(11)
    );
\use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1_i_50\: unisim.vcomponents.MUXF7
    port map (
      I0 => n_0_g0_b5,
      I1 => n_0_g1_b5,
      O => \n_0_use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1_i_50\,
      S => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][6]\
    );
\use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1_i_51\: unisim.vcomponents.MUXF7
    port map (
      I0 => n_0_g6_b4,
      I1 => n_0_g7_b4,
      O => \n_0_use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1_i_51\,
      S => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][6]\
    );
\use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1_i_52\: unisim.vcomponents.MUXF7
    port map (
      I0 => n_0_g4_b4,
      I1 => n_0_g5_b4,
      O => \n_0_use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1_i_52\,
      S => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][6]\
    );
\use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1_i_53\: unisim.vcomponents.MUXF7
    port map (
      I0 => n_0_g2_b4,
      I1 => n_0_g3_b4,
      O => \n_0_use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1_i_53\,
      S => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][6]\
    );
\use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1_i_54\: unisim.vcomponents.MUXF7
    port map (
      I0 => n_0_g0_b4,
      I1 => n_0_g1_b4,
      O => \n_0_use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1_i_54\,
      S => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][6]\
    );
\use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1_i_55\: unisim.vcomponents.MUXF7
    port map (
      I0 => n_0_g6_b3,
      I1 => n_0_g7_b3,
      O => \n_0_use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1_i_55\,
      S => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][6]\
    );
\use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1_i_56\: unisim.vcomponents.MUXF7
    port map (
      I0 => n_0_g4_b3,
      I1 => n_0_g5_b3,
      O => \n_0_use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1_i_56\,
      S => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][6]\
    );
\use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1_i_57\: unisim.vcomponents.MUXF7
    port map (
      I0 => n_0_g2_b3,
      I1 => n_0_g3_b3,
      O => \n_0_use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1_i_57\,
      S => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][6]\
    );
\use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1_i_58\: unisim.vcomponents.MUXF7
    port map (
      I0 => n_0_g0_b3,
      I1 => n_0_g1_b3,
      O => \n_0_use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1_i_58\,
      S => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][6]\
    );
\use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1_i_59\: unisim.vcomponents.MUXF7
    port map (
      I0 => n_0_g6_b2,
      I1 => n_0_g7_b2,
      O => \n_0_use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1_i_59\,
      S => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][6]\
    );
\use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
    port map (
      I0 => \n_0_use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1_i_35\,
      I1 => \n_0_use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1_i_36\,
      I2 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][8]\,
      I3 => \n_0_use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1_i_37\,
      I4 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][7]\,
      I5 => \n_0_use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1_i_38\,
      O => \g_dp.i_polyomial/K0\(10)
    );
\use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1_i_60\: unisim.vcomponents.MUXF7
    port map (
      I0 => n_0_g4_b2,
      I1 => n_0_g5_b2,
      O => \n_0_use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1_i_60\,
      S => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][6]\
    );
\use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1_i_61\: unisim.vcomponents.MUXF7
    port map (
      I0 => n_0_g2_b2,
      I1 => n_0_g3_b2,
      O => \n_0_use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1_i_61\,
      S => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][6]\
    );
\use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1_i_62\: unisim.vcomponents.MUXF7
    port map (
      I0 => n_0_g0_b2,
      I1 => n_0_g1_b2,
      O => \n_0_use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1_i_62\,
      S => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][6]\
    );
\use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1_i_63\: unisim.vcomponents.MUXF7
    port map (
      I0 => n_0_g6_b1,
      I1 => n_0_g7_b1,
      O => \n_0_use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1_i_63\,
      S => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][6]\
    );
\use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1_i_64\: unisim.vcomponents.MUXF7
    port map (
      I0 => n_0_g4_b1,
      I1 => n_0_g5_b1,
      O => \n_0_use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1_i_64\,
      S => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][6]\
    );
\use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1_i_65\: unisim.vcomponents.MUXF7
    port map (
      I0 => n_0_g2_b1,
      I1 => n_0_g3_b1,
      O => \n_0_use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1_i_65\,
      S => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][6]\
    );
\use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1_i_66\: unisim.vcomponents.MUXF7
    port map (
      I0 => n_0_g0_b1,
      I1 => n_0_g1_b1,
      O => \n_0_use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1_i_66\,
      S => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][6]\
    );
\use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1_i_67\: unisim.vcomponents.MUXF7
    port map (
      I0 => n_0_g6_b0,
      I1 => n_0_g7_b0,
      O => \n_0_use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1_i_67\,
      S => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][6]\
    );
\use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1_i_68\: unisim.vcomponents.MUXF7
    port map (
      I0 => n_0_g4_b0,
      I1 => n_0_g5_b0,
      O => \n_0_use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1_i_68\,
      S => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][6]\
    );
\use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1_i_69\: unisim.vcomponents.MUXF7
    port map (
      I0 => n_0_g2_b0,
      I1 => n_0_g3_b0,
      O => \n_0_use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1_i_69\,
      S => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][6]\
    );
\use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
    port map (
      I0 => \n_0_use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1_i_39\,
      I1 => \n_0_use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1_i_40\,
      I2 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][8]\,
      I3 => \n_0_use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1_i_41\,
      I4 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][7]\,
      I5 => \n_0_use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1_i_42\,
      O => \g_dp.i_polyomial/K0\(9)
    );
\use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1_i_70\: unisim.vcomponents.MUXF7
    port map (
      I0 => n_0_g0_b0,
      I1 => n_0_g1_b0,
      O => \n_0_use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1_i_70\,
      S => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][6]\
    );
\use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
    port map (
      I0 => \n_0_use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1_i_43\,
      I1 => \n_0_use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1_i_44\,
      I2 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][8]\,
      I3 => \n_0_use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1_i_45\,
      I4 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][7]\,
      I5 => \n_0_use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1_i_46\,
      O => \g_dp.i_polyomial/K0\(8)
    );
\use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
    port map (
      I0 => \n_0_use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1_i_47\,
      I1 => \n_0_use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1_i_48\,
      I2 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][8]\,
      I3 => \n_0_use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1_i_49\,
      I4 => \n_0_g_dp.i_polyomial/g_struct.I_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][7]\,
      I5 => \n_0_use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1_i_50\,
      O => \g_dp.i_polyomial/K0\(7)
    );
\use_prim.appDSP48[1].bppDSP48[0].need_output_delay.output_delayi_17\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \g_dp.i_polyomial/g_struct.multadd_2.madd/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[1].bppDSP48[0].need_output_delay.output_delay/dout_i\(16),
      O => result(2)
    );
\use_prim.appDSP48[1].bppDSP48[0].need_output_delay.output_delayi_18\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \g_dp.i_polyomial/g_struct.multadd_2.madd/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[1].bppDSP48[0].need_output_delay.output_delay/dout_i\(15),
      O => result(1)
    );
\use_prim.appDSP48[1].bppDSP48[0].need_output_delay.output_delayi_19\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \g_dp.i_polyomial/g_struct.multadd_2.madd/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[1].bppDSP48[0].need_output_delay.output_delay/dout_i\(14),
      O => result(0)
    );
\use_prim.appDSP48[1].bppDSP48[1].need_output_delay.output_delayi_20\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \g_dp.i_polyomial/g_struct.multadd_2.madd/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[1].bppDSP48[1].need_output_delay.output_delay/dout_i\(11),
      O => result(14)
    );
\use_prim.appDSP48[1].bppDSP48[1].need_output_delay.output_delayi_21\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \g_dp.i_polyomial/g_struct.multadd_2.madd/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[1].bppDSP48[1].need_output_delay.output_delay/dout_i\(10),
      O => result(13)
    );
\use_prim.appDSP48[1].bppDSP48[1].need_output_delay.output_delayi_22\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \g_dp.i_polyomial/g_struct.multadd_2.madd/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[1].bppDSP48[1].need_output_delay.output_delay/dout_i\(9),
      O => result(12)
    );
\use_prim.appDSP48[1].bppDSP48[1].need_output_delay.output_delayi_23\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \g_dp.i_polyomial/g_struct.multadd_2.madd/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[1].bppDSP48[1].need_output_delay.output_delay/dout_i\(8),
      O => result(11)
    );
\use_prim.appDSP48[1].bppDSP48[1].need_output_delay.output_delayi_24\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \g_dp.i_polyomial/g_struct.multadd_2.madd/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[1].bppDSP48[1].need_output_delay.output_delay/dout_i\(7),
      O => result(10)
    );
\use_prim.appDSP48[1].bppDSP48[1].need_output_delay.output_delayi_25\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \g_dp.i_polyomial/g_struct.multadd_2.madd/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[1].bppDSP48[1].need_output_delay.output_delay/dout_i\(6),
      O => result(9)
    );
\use_prim.appDSP48[1].bppDSP48[1].need_output_delay.output_delayi_26\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \g_dp.i_polyomial/g_struct.multadd_2.madd/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[1].bppDSP48[1].need_output_delay.output_delay/dout_i\(5),
      O => result(8)
    );
\use_prim.appDSP48[1].bppDSP48[1].need_output_delay.output_delayi_27\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \g_dp.i_polyomial/g_struct.multadd_2.madd/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[1].bppDSP48[1].need_output_delay.output_delay/dout_i\(4),
      O => result(7)
    );
\use_prim.appDSP48[1].bppDSP48[1].need_output_delay.output_delayi_28\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \g_dp.i_polyomial/g_struct.multadd_2.madd/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[1].bppDSP48[1].need_output_delay.output_delay/dout_i\(3),
      O => result(6)
    );
\use_prim.appDSP48[1].bppDSP48[1].need_output_delay.output_delayi_29\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \g_dp.i_polyomial/g_struct.multadd_2.madd/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[1].bppDSP48[1].need_output_delay.output_delay/dout_i\(2),
      O => result(5)
    );
\use_prim.appDSP48[1].bppDSP48[1].need_output_delay.output_delayi_30\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \g_dp.i_polyomial/g_struct.multadd_2.madd/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[1].bppDSP48[1].need_output_delay.output_delay/dout_i\(1),
      O => result(4)
    );
\use_prim.appDSP48[1].bppDSP48[1].need_output_delay.output_delayi_31\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \g_dp.i_polyomial/g_struct.multadd_2.madd/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[1].bppDSP48[1].need_output_delay.output_delay/dout_i\(0),
      O => result(3)
    );
\use_prim.iAdelx[0].iAdely[0].use_delay_line.Adelay__0i_14\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \<const0>\,
      O => \g_dp.i_polyomial/g_struct.multadd_2.madd/dsp_extra_fabric_adder.mult_with_add_low/use_prim.iAdelx[0].iAdely[0].use_delay_line.Adelay/dout_i\(17)
    );
\use_prim.iAdelx[0].iAdely[0].use_delay_line.Adelayi_0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \<const0>\,
      O => \g_dp.i_polyomial/g_struct.multadd_1.madd/dsp_extra_fabric_adder.mult_with_add_low/use_prim.iAdelx[0].iAdely[0].use_delay_line.Adelay/dout_i\(24)
    );
\use_prim.iAdelx[0].iAdely[0].use_delay_line.Adelayi_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \<const0>\,
      O => \g_dp.i_polyomial/g_struct.multadd_1.madd/dsp_extra_fabric_adder.mult_with_add_low/use_prim.iAdelx[0].iAdely[0].use_delay_line.Adelay/dout_i\(23)
    );
\use_prim.iAdelx[0].iAdely[0].use_delay_line.Adelayi_10\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \<const0>\,
      O => \g_dp.i_polyomial/g_struct.multadd_1.madd/dsp_extra_fabric_adder.mult_with_add_low/use_prim.iAdelx[0].iAdely[0].use_delay_line.Adelay/dout_i\(14)
    );
\use_prim.iAdelx[0].iAdely[0].use_delay_line.Adelayi_11\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \<const0>\,
      O => \g_dp.i_polyomial/g_struct.multadd_1.madd/dsp_extra_fabric_adder.mult_with_add_low/use_prim.iAdelx[0].iAdely[0].use_delay_line.Adelay/dout_i\(13)
    );
\use_prim.iAdelx[0].iAdely[0].use_delay_line.Adelayi_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \<const0>\,
      O => \g_dp.i_polyomial/g_struct.multadd_1.madd/dsp_extra_fabric_adder.mult_with_add_low/use_prim.iAdelx[0].iAdely[0].use_delay_line.Adelay/dout_i\(22)
    );
\use_prim.iAdelx[0].iAdely[0].use_delay_line.Adelayi_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \<const1>\,
      O => \g_dp.i_polyomial/g_struct.multadd_1.madd/dsp_extra_fabric_adder.mult_with_add_low/use_prim.iAdelx[0].iAdely[0].use_delay_line.Adelay/dout_i\(21)
    );
\use_prim.iAdelx[0].iAdely[0].use_delay_line.Adelayi_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \<const0>\,
      O => \g_dp.i_polyomial/g_struct.multadd_1.madd/dsp_extra_fabric_adder.mult_with_add_low/use_prim.iAdelx[0].iAdely[0].use_delay_line.Adelay/dout_i\(20)
    );
\use_prim.iAdelx[0].iAdely[0].use_delay_line.Adelayi_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \<const0>\,
      O => \g_dp.i_polyomial/g_struct.multadd_1.madd/dsp_extra_fabric_adder.mult_with_add_low/use_prim.iAdelx[0].iAdely[0].use_delay_line.Adelay/dout_i\(19)
    );
\use_prim.iAdelx[0].iAdely[0].use_delay_line.Adelayi_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \<const0>\,
      O => \g_dp.i_polyomial/g_struct.multadd_1.madd/dsp_extra_fabric_adder.mult_with_add_low/use_prim.iAdelx[0].iAdely[0].use_delay_line.Adelay/dout_i\(18)
    );
\use_prim.iAdelx[0].iAdely[0].use_delay_line.Adelayi_7\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \<const0>\,
      O => \g_dp.i_polyomial/g_struct.multadd_1.madd/dsp_extra_fabric_adder.mult_with_add_low/use_prim.iAdelx[0].iAdely[0].use_delay_line.Adelay/dout_i\(17)
    );
\use_prim.iAdelx[0].iAdely[0].use_delay_line.Adelayi_8\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \<const0>\,
      O => \g_dp.i_polyomial/g_struct.multadd_1.madd/dsp_extra_fabric_adder.mult_with_add_low/use_prim.iAdelx[0].iAdely[0].use_delay_line.Adelay/dout_i\(16)
    );
\use_prim.iAdelx[0].iAdely[0].use_delay_line.Adelayi_9\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \<const0>\,
      O => \g_dp.i_polyomial/g_struct.multadd_1.madd/dsp_extra_fabric_adder.mult_with_add_low/use_prim.iAdelx[0].iAdely[0].use_delay_line.Adelay/dout_i\(15)
    );
\use_prim.iBdelx[0].iBdely[0].need_delay_line.Bdelay__0i_15\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \<const0>\,
      O => \g_dp.i_polyomial/g_struct.multadd_2.madd/dsp_extra_fabric_adder.mult_with_add_low/use_prim.iBdelx[0].iBdely[0].need_delay_line.Bdelay/dout_i\(17)
    );
\use_prim.iBdelx[0].iBdely[0].need_delay_line.Bdelayi_12\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \<const0>\,
      O => \g_dp.i_polyomial/g_struct.multadd_1.madd/dsp_extra_fabric_adder.mult_with_add_low/use_prim.iBdelx[0].iBdely[0].need_delay_line.Bdelay/dout_i\(17)
    );
\use_prim.iBdelx[0].iBdely[1].need_delay_line.Bdelayi_13\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \<const0>\,
      O => \g_dp.i_polyomial/g_struct.multadd_1.madd/dsp_extra_fabric_adder.mult_with_add_low/use_prim.iBdelx[0].iBdely[1].need_delay_line.Bdelay/dout_i\(8)
    );
\use_prim.iBdelx[1].iBdely[0].need_delay_line.Bdelayi_16\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \<const0>\,
      O => \g_dp.i_polyomial/g_struct.multadd_2.madd/dsp_extra_fabric_adder.mult_with_add_low/use_prim.iBdelx[1].iBdely[0].need_delay_line.Bdelay/dout_i\(17)
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity \vivado_activity_thread_ap_dexp_13_full_dspfloating_point_v7_0_viv__parameterized0\ is
  port (
    aclk : in STD_LOGIC;
    aclken : in STD_LOGIC;
    aresetn : in STD_LOGIC;
    s_axis_a_tvalid : in STD_LOGIC;
    s_axis_a_tready : out STD_LOGIC;
    s_axis_a_tdata : in STD_LOGIC_VECTOR ( 63 downto 0 );
    s_axis_a_tuser : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_a_tlast : in STD_LOGIC;
    s_axis_b_tvalid : in STD_LOGIC;
    s_axis_b_tready : out STD_LOGIC;
    s_axis_b_tdata : in STD_LOGIC_VECTOR ( 63 downto 0 );
    s_axis_b_tuser : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_b_tlast : in STD_LOGIC;
    s_axis_c_tvalid : in STD_LOGIC;
    s_axis_c_tready : out STD_LOGIC;
    s_axis_c_tdata : in STD_LOGIC_VECTOR ( 63 downto 0 );
    s_axis_c_tuser : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_c_tlast : in STD_LOGIC;
    s_axis_operation_tvalid : in STD_LOGIC;
    s_axis_operation_tready : out STD_LOGIC;
    s_axis_operation_tdata : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axis_operation_tuser : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_operation_tlast : in STD_LOGIC;
    m_axis_result_tvalid : out STD_LOGIC;
    m_axis_result_tready : in STD_LOGIC;
    m_axis_result_tdata : out STD_LOGIC_VECTOR ( 63 downto 0 );
    m_axis_result_tuser : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axis_result_tlast : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vivado_activity_thread_ap_dexp_13_full_dspfloating_point_v7_0_viv__parameterized0\ : entity is "floating_point_v7_0_viv";
  attribute C_XDEVICEFAMILY : string;
  attribute C_XDEVICEFAMILY of \vivado_activity_thread_ap_dexp_13_full_dspfloating_point_v7_0_viv__parameterized0\ : entity is "zynq";
  attribute C_HAS_ADD : integer;
  attribute C_HAS_ADD of \vivado_activity_thread_ap_dexp_13_full_dspfloating_point_v7_0_viv__parameterized0\ : entity is 0;
  attribute C_HAS_SUBTRACT : integer;
  attribute C_HAS_SUBTRACT of \vivado_activity_thread_ap_dexp_13_full_dspfloating_point_v7_0_viv__parameterized0\ : entity is 0;
  attribute C_HAS_MULTIPLY : integer;
  attribute C_HAS_MULTIPLY of \vivado_activity_thread_ap_dexp_13_full_dspfloating_point_v7_0_viv__parameterized0\ : entity is 0;
  attribute C_HAS_DIVIDE : integer;
  attribute C_HAS_DIVIDE of \vivado_activity_thread_ap_dexp_13_full_dspfloating_point_v7_0_viv__parameterized0\ : entity is 0;
  attribute C_HAS_SQRT : integer;
  attribute C_HAS_SQRT of \vivado_activity_thread_ap_dexp_13_full_dspfloating_point_v7_0_viv__parameterized0\ : entity is 0;
  attribute C_HAS_COMPARE : integer;
  attribute C_HAS_COMPARE of \vivado_activity_thread_ap_dexp_13_full_dspfloating_point_v7_0_viv__parameterized0\ : entity is 0;
  attribute C_HAS_FIX_TO_FLT : integer;
  attribute C_HAS_FIX_TO_FLT of \vivado_activity_thread_ap_dexp_13_full_dspfloating_point_v7_0_viv__parameterized0\ : entity is 0;
  attribute C_HAS_FLT_TO_FIX : integer;
  attribute C_HAS_FLT_TO_FIX of \vivado_activity_thread_ap_dexp_13_full_dspfloating_point_v7_0_viv__parameterized0\ : entity is 0;
  attribute C_HAS_FLT_TO_FLT : integer;
  attribute C_HAS_FLT_TO_FLT of \vivado_activity_thread_ap_dexp_13_full_dspfloating_point_v7_0_viv__parameterized0\ : entity is 0;
  attribute C_HAS_RECIP : integer;
  attribute C_HAS_RECIP of \vivado_activity_thread_ap_dexp_13_full_dspfloating_point_v7_0_viv__parameterized0\ : entity is 0;
  attribute C_HAS_RECIP_SQRT : integer;
  attribute C_HAS_RECIP_SQRT of \vivado_activity_thread_ap_dexp_13_full_dspfloating_point_v7_0_viv__parameterized0\ : entity is 0;
  attribute C_HAS_ABSOLUTE : integer;
  attribute C_HAS_ABSOLUTE of \vivado_activity_thread_ap_dexp_13_full_dspfloating_point_v7_0_viv__parameterized0\ : entity is 0;
  attribute C_HAS_LOGARITHM : integer;
  attribute C_HAS_LOGARITHM of \vivado_activity_thread_ap_dexp_13_full_dspfloating_point_v7_0_viv__parameterized0\ : entity is 0;
  attribute C_HAS_EXPONENTIAL : integer;
  attribute C_HAS_EXPONENTIAL of \vivado_activity_thread_ap_dexp_13_full_dspfloating_point_v7_0_viv__parameterized0\ : entity is 1;
  attribute C_HAS_FMA : integer;
  attribute C_HAS_FMA of \vivado_activity_thread_ap_dexp_13_full_dspfloating_point_v7_0_viv__parameterized0\ : entity is 0;
  attribute C_HAS_FMS : integer;
  attribute C_HAS_FMS of \vivado_activity_thread_ap_dexp_13_full_dspfloating_point_v7_0_viv__parameterized0\ : entity is 0;
  attribute C_HAS_ACCUMULATOR_A : integer;
  attribute C_HAS_ACCUMULATOR_A of \vivado_activity_thread_ap_dexp_13_full_dspfloating_point_v7_0_viv__parameterized0\ : entity is 0;
  attribute C_HAS_ACCUMULATOR_S : integer;
  attribute C_HAS_ACCUMULATOR_S of \vivado_activity_thread_ap_dexp_13_full_dspfloating_point_v7_0_viv__parameterized0\ : entity is 0;
  attribute C_A_WIDTH : integer;
  attribute C_A_WIDTH of \vivado_activity_thread_ap_dexp_13_full_dspfloating_point_v7_0_viv__parameterized0\ : entity is 64;
  attribute C_A_FRACTION_WIDTH : integer;
  attribute C_A_FRACTION_WIDTH of \vivado_activity_thread_ap_dexp_13_full_dspfloating_point_v7_0_viv__parameterized0\ : entity is 53;
  attribute C_B_WIDTH : integer;
  attribute C_B_WIDTH of \vivado_activity_thread_ap_dexp_13_full_dspfloating_point_v7_0_viv__parameterized0\ : entity is 64;
  attribute C_B_FRACTION_WIDTH : integer;
  attribute C_B_FRACTION_WIDTH of \vivado_activity_thread_ap_dexp_13_full_dspfloating_point_v7_0_viv__parameterized0\ : entity is 53;
  attribute C_C_WIDTH : integer;
  attribute C_C_WIDTH of \vivado_activity_thread_ap_dexp_13_full_dspfloating_point_v7_0_viv__parameterized0\ : entity is 64;
  attribute C_C_FRACTION_WIDTH : integer;
  attribute C_C_FRACTION_WIDTH of \vivado_activity_thread_ap_dexp_13_full_dspfloating_point_v7_0_viv__parameterized0\ : entity is 53;
  attribute C_RESULT_WIDTH : integer;
  attribute C_RESULT_WIDTH of \vivado_activity_thread_ap_dexp_13_full_dspfloating_point_v7_0_viv__parameterized0\ : entity is 64;
  attribute C_RESULT_FRACTION_WIDTH : integer;
  attribute C_RESULT_FRACTION_WIDTH of \vivado_activity_thread_ap_dexp_13_full_dspfloating_point_v7_0_viv__parameterized0\ : entity is 53;
  attribute C_COMPARE_OPERATION : integer;
  attribute C_COMPARE_OPERATION of \vivado_activity_thread_ap_dexp_13_full_dspfloating_point_v7_0_viv__parameterized0\ : entity is 8;
  attribute C_LATENCY : integer;
  attribute C_LATENCY of \vivado_activity_thread_ap_dexp_13_full_dspfloating_point_v7_0_viv__parameterized0\ : entity is 13;
  attribute C_OPTIMIZATION : integer;
  attribute C_OPTIMIZATION of \vivado_activity_thread_ap_dexp_13_full_dspfloating_point_v7_0_viv__parameterized0\ : entity is 1;
  attribute C_MULT_USAGE : integer;
  attribute C_MULT_USAGE of \vivado_activity_thread_ap_dexp_13_full_dspfloating_point_v7_0_viv__parameterized0\ : entity is 2;
  attribute C_BRAM_USAGE : integer;
  attribute C_BRAM_USAGE of \vivado_activity_thread_ap_dexp_13_full_dspfloating_point_v7_0_viv__parameterized0\ : entity is 0;
  attribute C_RATE : integer;
  attribute C_RATE of \vivado_activity_thread_ap_dexp_13_full_dspfloating_point_v7_0_viv__parameterized0\ : entity is 1;
  attribute C_ACCUM_INPUT_MSB : integer;
  attribute C_ACCUM_INPUT_MSB of \vivado_activity_thread_ap_dexp_13_full_dspfloating_point_v7_0_viv__parameterized0\ : entity is 32;
  attribute C_ACCUM_MSB : integer;
  attribute C_ACCUM_MSB of \vivado_activity_thread_ap_dexp_13_full_dspfloating_point_v7_0_viv__parameterized0\ : entity is 32;
  attribute C_ACCUM_LSB : integer;
  attribute C_ACCUM_LSB of \vivado_activity_thread_ap_dexp_13_full_dspfloating_point_v7_0_viv__parameterized0\ : entity is -31;
  attribute C_HAS_UNDERFLOW : integer;
  attribute C_HAS_UNDERFLOW of \vivado_activity_thread_ap_dexp_13_full_dspfloating_point_v7_0_viv__parameterized0\ : entity is 0;
  attribute C_HAS_OVERFLOW : integer;
  attribute C_HAS_OVERFLOW of \vivado_activity_thread_ap_dexp_13_full_dspfloating_point_v7_0_viv__parameterized0\ : entity is 0;
  attribute C_HAS_INVALID_OP : integer;
  attribute C_HAS_INVALID_OP of \vivado_activity_thread_ap_dexp_13_full_dspfloating_point_v7_0_viv__parameterized0\ : entity is 0;
  attribute C_HAS_DIVIDE_BY_ZERO : integer;
  attribute C_HAS_DIVIDE_BY_ZERO of \vivado_activity_thread_ap_dexp_13_full_dspfloating_point_v7_0_viv__parameterized0\ : entity is 0;
  attribute C_HAS_ACCUM_OVERFLOW : integer;
  attribute C_HAS_ACCUM_OVERFLOW of \vivado_activity_thread_ap_dexp_13_full_dspfloating_point_v7_0_viv__parameterized0\ : entity is 0;
  attribute C_HAS_ACCUM_INPUT_OVERFLOW : integer;
  attribute C_HAS_ACCUM_INPUT_OVERFLOW of \vivado_activity_thread_ap_dexp_13_full_dspfloating_point_v7_0_viv__parameterized0\ : entity is 0;
  attribute C_HAS_ACLKEN : integer;
  attribute C_HAS_ACLKEN of \vivado_activity_thread_ap_dexp_13_full_dspfloating_point_v7_0_viv__parameterized0\ : entity is 1;
  attribute C_HAS_ARESETN : integer;
  attribute C_HAS_ARESETN of \vivado_activity_thread_ap_dexp_13_full_dspfloating_point_v7_0_viv__parameterized0\ : entity is 0;
  attribute C_THROTTLE_SCHEME : integer;
  attribute C_THROTTLE_SCHEME of \vivado_activity_thread_ap_dexp_13_full_dspfloating_point_v7_0_viv__parameterized0\ : entity is 3;
  attribute C_HAS_A_TUSER : integer;
  attribute C_HAS_A_TUSER of \vivado_activity_thread_ap_dexp_13_full_dspfloating_point_v7_0_viv__parameterized0\ : entity is 0;
  attribute C_HAS_A_TLAST : integer;
  attribute C_HAS_A_TLAST of \vivado_activity_thread_ap_dexp_13_full_dspfloating_point_v7_0_viv__parameterized0\ : entity is 0;
  attribute C_HAS_B : integer;
  attribute C_HAS_B of \vivado_activity_thread_ap_dexp_13_full_dspfloating_point_v7_0_viv__parameterized0\ : entity is 0;
  attribute C_HAS_B_TUSER : integer;
  attribute C_HAS_B_TUSER of \vivado_activity_thread_ap_dexp_13_full_dspfloating_point_v7_0_viv__parameterized0\ : entity is 0;
  attribute C_HAS_B_TLAST : integer;
  attribute C_HAS_B_TLAST of \vivado_activity_thread_ap_dexp_13_full_dspfloating_point_v7_0_viv__parameterized0\ : entity is 0;
  attribute C_HAS_C : integer;
  attribute C_HAS_C of \vivado_activity_thread_ap_dexp_13_full_dspfloating_point_v7_0_viv__parameterized0\ : entity is 0;
  attribute C_HAS_C_TUSER : integer;
  attribute C_HAS_C_TUSER of \vivado_activity_thread_ap_dexp_13_full_dspfloating_point_v7_0_viv__parameterized0\ : entity is 0;
  attribute C_HAS_C_TLAST : integer;
  attribute C_HAS_C_TLAST of \vivado_activity_thread_ap_dexp_13_full_dspfloating_point_v7_0_viv__parameterized0\ : entity is 0;
  attribute C_HAS_OPERATION : integer;
  attribute C_HAS_OPERATION of \vivado_activity_thread_ap_dexp_13_full_dspfloating_point_v7_0_viv__parameterized0\ : entity is 0;
  attribute C_HAS_OPERATION_TUSER : integer;
  attribute C_HAS_OPERATION_TUSER of \vivado_activity_thread_ap_dexp_13_full_dspfloating_point_v7_0_viv__parameterized0\ : entity is 0;
  attribute C_HAS_OPERATION_TLAST : integer;
  attribute C_HAS_OPERATION_TLAST of \vivado_activity_thread_ap_dexp_13_full_dspfloating_point_v7_0_viv__parameterized0\ : entity is 0;
  attribute C_HAS_RESULT_TUSER : integer;
  attribute C_HAS_RESULT_TUSER of \vivado_activity_thread_ap_dexp_13_full_dspfloating_point_v7_0_viv__parameterized0\ : entity is 0;
  attribute C_HAS_RESULT_TLAST : integer;
  attribute C_HAS_RESULT_TLAST of \vivado_activity_thread_ap_dexp_13_full_dspfloating_point_v7_0_viv__parameterized0\ : entity is 0;
  attribute C_TLAST_RESOLUTION : integer;
  attribute C_TLAST_RESOLUTION of \vivado_activity_thread_ap_dexp_13_full_dspfloating_point_v7_0_viv__parameterized0\ : entity is 0;
  attribute C_A_TDATA_WIDTH : integer;
  attribute C_A_TDATA_WIDTH of \vivado_activity_thread_ap_dexp_13_full_dspfloating_point_v7_0_viv__parameterized0\ : entity is 64;
  attribute C_A_TUSER_WIDTH : integer;
  attribute C_A_TUSER_WIDTH of \vivado_activity_thread_ap_dexp_13_full_dspfloating_point_v7_0_viv__parameterized0\ : entity is 1;
  attribute C_B_TDATA_WIDTH : integer;
  attribute C_B_TDATA_WIDTH of \vivado_activity_thread_ap_dexp_13_full_dspfloating_point_v7_0_viv__parameterized0\ : entity is 64;
  attribute C_B_TUSER_WIDTH : integer;
  attribute C_B_TUSER_WIDTH of \vivado_activity_thread_ap_dexp_13_full_dspfloating_point_v7_0_viv__parameterized0\ : entity is 1;
  attribute C_C_TDATA_WIDTH : integer;
  attribute C_C_TDATA_WIDTH of \vivado_activity_thread_ap_dexp_13_full_dspfloating_point_v7_0_viv__parameterized0\ : entity is 64;
  attribute C_C_TUSER_WIDTH : integer;
  attribute C_C_TUSER_WIDTH of \vivado_activity_thread_ap_dexp_13_full_dspfloating_point_v7_0_viv__parameterized0\ : entity is 1;
  attribute C_OPERATION_TDATA_WIDTH : integer;
  attribute C_OPERATION_TDATA_WIDTH of \vivado_activity_thread_ap_dexp_13_full_dspfloating_point_v7_0_viv__parameterized0\ : entity is 8;
  attribute C_OPERATION_TUSER_WIDTH : integer;
  attribute C_OPERATION_TUSER_WIDTH of \vivado_activity_thread_ap_dexp_13_full_dspfloating_point_v7_0_viv__parameterized0\ : entity is 1;
  attribute C_RESULT_TDATA_WIDTH : integer;
  attribute C_RESULT_TDATA_WIDTH of \vivado_activity_thread_ap_dexp_13_full_dspfloating_point_v7_0_viv__parameterized0\ : entity is 64;
  attribute C_RESULT_TUSER_WIDTH : integer;
  attribute C_RESULT_TUSER_WIDTH of \vivado_activity_thread_ap_dexp_13_full_dspfloating_point_v7_0_viv__parameterized0\ : entity is 1;
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of \vivado_activity_thread_ap_dexp_13_full_dspfloating_point_v7_0_viv__parameterized0\ : entity is "yes";
end \vivado_activity_thread_ap_dexp_13_full_dspfloating_point_v7_0_viv__parameterized0\;

architecture STRUCTURE of \vivado_activity_thread_ap_dexp_13_full_dspfloating_point_v7_0_viv__parameterized0\ is
  signal \<const0>\ : STD_LOGIC;
  signal \<const1>\ : STD_LOGIC;
  signal \EXP_OP.OP/A\ : STD_LOGIC_VECTOR ( 102 downto 94 );
  signal \EXP_OP.OP/Fr_less_than_one_at_res_exp\ : STD_LOGIC;
  signal \EXP_OP.OP/Sx_at_Xi\ : STD_LOGIC;
  signal \EXP_OP.OP/XFixTrunc\ : STD_LOGIC_VECTOR ( 108 downto 99 );
  signal \EXP_OP.OP/XFixTrunc__0\ : STD_LOGIC_VECTOR ( 112 downto 109 );
  signal \EXP_OP.OP/XFix_at_Xf\ : STD_LOGIC_VECTOR ( 112 downto 47 );
  signal \EXP_OP.OP/Xf_ip1\ : STD_LOGIC_VECTOR ( 113 downto 92 );
  signal \EXP_OP.OP/Xi\ : STD_LOGIC_VECTOR ( 113 downto 103 );
  signal \EXP_OP.OP/Xi_at_op\ : STD_LOGIC_VECTOR ( 113 downto 103 );
  signal \EXP_OP.OP/Xi_gt_bias_sub1\ : STD_LOGIC;
  signal \EXP_OP.OP/Z_at_e2zm1\ : STD_LOGIC_VECTOR ( 93 downto 47 );
  signal \EXP_OP.OP/Z_trunc\ : STD_LOGIC_VECTOR ( 93 downto 56 );
  signal \EXP_OP.OP/e2a\ : STD_LOGIC_VECTOR ( 103 downto 47 );
  signal \EXP_OP.OP/e2zmzm1\ : STD_LOGIC_VECTOR ( 84 downto 47 );
  signal \EXP_OP.OP/g_Fr_other.i_calculate_Fr/ARG\ : STD_LOGIC_VECTOR ( 58 downto 0 );
  signal \EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.adder_delay/i_pipe/first_q\ : STD_LOGIC_VECTOR ( 58 downto 0 );
  signal \EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.c_high_delay_balance/i_pipe/first_q\ : STD_LOGIC_VECTOR ( 58 downto 0 );
  signal \EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_low_delay_balance/i_pipe/first_q\ : STD_LOGIC_VECTOR ( 45 downto 0 );
  signal \EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/ACOUT\ : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal \EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/BCOUT\ : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal \EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/PCOUT\ : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal \EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/acout[2,1]\ : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal \EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/bcout[1,0]\ : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal \EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/pcout[0,1]\ : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal \EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/pcout[0,2]\ : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal \EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/pcout[1,0]\ : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal \EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/pcout[1,1]\ : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal \EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/pcout[1,2]\ : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal \EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/pcout[2,0]\ : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal \EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/pcout[2,1]\ : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal \EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[0].need_output_delay.output_delay/D\ : STD_LOGIC;
  signal \EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[0].need_output_delay.output_delay/Q\ : STD_LOGIC;
  signal \EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[0].need_output_delay.output_delay/Q0_out\ : STD_LOGIC;
  signal \EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[0].need_output_delay.output_delay/Q10_out\ : STD_LOGIC;
  signal \EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[0].need_output_delay.output_delay/Q11_out\ : STD_LOGIC;
  signal \EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[0].need_output_delay.output_delay/Q12_out\ : STD_LOGIC;
  signal \EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[0].need_output_delay.output_delay/Q13_out\ : STD_LOGIC;
  signal \EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[0].need_output_delay.output_delay/Q14_out\ : STD_LOGIC;
  signal \EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[0].need_output_delay.output_delay/Q1_out\ : STD_LOGIC;
  signal \EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[0].need_output_delay.output_delay/Q2_out\ : STD_LOGIC;
  signal \EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[0].need_output_delay.output_delay/Q3_out\ : STD_LOGIC;
  signal \EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[0].need_output_delay.output_delay/Q4_out\ : STD_LOGIC;
  signal \EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[0].need_output_delay.output_delay/Q5_out\ : STD_LOGIC;
  signal \EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[0].need_output_delay.output_delay/Q6_out\ : STD_LOGIC;
  signal \EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[0].need_output_delay.output_delay/Q7_out\ : STD_LOGIC;
  signal \EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[0].need_output_delay.output_delay/Q8_out\ : STD_LOGIC;
  signal \EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[0].need_output_delay.output_delay/Q9_out\ : STD_LOGIC;
  signal \EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[0].need_output_delay.output_delay/dout_i\ : STD_LOGIC_VECTOR ( 16 to 16 );
  signal \EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[2].need_output_delay.output_delay/dout_i\ : STD_LOGIC_VECTOR ( 16 downto 0 );
  signal \EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[1].bppDSP48[0].need_output_delay.output_delay/dout_i\ : STD_LOGIC_VECTOR ( 16 downto 0 );
  signal \EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[2].bppDSP48[1].need_output_delay.output_delay/dout_i\ : STD_LOGIC_VECTOR ( 16 downto 0 );
  signal \EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[2].bppDSP48[2].need_output_delay.output_delay/dout_i\ : STD_LOGIC_VECTOR ( 42 downto 0 );
  signal \EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.iAdelx[0].iAdely[0].use_delay_line.Adelay/dout_i\ : STD_LOGIC_VECTOR ( 17 to 17 );
  signal \EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.iAdelx[0].iAdely[2].use_delay_line.Adelay/dout_i\ : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal \EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.iAdelx[1].iAdely[0].use_delay_line.Adelay/dout_i\ : STD_LOGIC_VECTOR ( 17 to 17 );
  signal \EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.iAdelx[1].iAdely[1].use_delay_line.Adelay/dout_i\ : STD_LOGIC_VECTOR ( 17 to 17 );
  signal \EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.iAdelx[1].iAdely[2].use_delay_line.Adelay/dout_i\ : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal \EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.iAdelx[2].iAdely[0].use_delay_line.Adelay/dout_i\ : STD_LOGIC_VECTOR ( 14 to 14 );
  signal \EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.iAdelx[2].iAdely[1].use_delay_line.Adelay/dout_i\ : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal \EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.iBdelx[0].iBdely[0].need_delay_line.Bdelay/dout_i\ : STD_LOGIC_VECTOR ( 17 to 17 );
  signal \EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.iBdelx[0].iBdely[1].need_delay_line.Bdelay/dout_i\ : STD_LOGIC_VECTOR ( 17 to 17 );
  signal \EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.iBdelx[0].iBdely[2].need_delay_line.Bdelay/dout_i\ : STD_LOGIC_VECTOR ( 17 downto 14 );
  signal \EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.iBdelx[1].iBdely[0].need_delay_line.Bdelay/dout_i\ : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal \EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.iBdelx[1].iBdely[1].need_delay_line.Bdelay/dout_i\ : STD_LOGIC_VECTOR ( 17 to 17 );
  signal \EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.iBdelx[2].iBdely[1].need_delay_line.Bdelay/dout_i\ : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal \EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.iBdelx[2].iBdely[2].need_delay_line.Bdelay/dout_i\ : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal \EXP_OP.OP/g_Fr_other.i_calculate_Fr/pipe[2]\ : STD_LOGIC_VECTOR ( 58 downto 0 );
  signal \EXP_OP.OP/g_Fr_other.i_e2a_at_e2zpame2a/i_pipe/first_q\ : STD_LOGIC_VECTOR ( 55 downto 0 );
  signal \EXP_OP.OP/i_Sx/i_pipe/first_q\ : STD_LOGIC;
  signal \EXP_OP.OP/i_Sx_at_Xf/i_pipe/first_q\ : STD_LOGIC;
  signal \EXP_OP.OP/i_Sx_at_Xi/i_pipe/first_q\ : STD_LOGIC;
  signal \EXP_OP.OP/i_Sx_at_op/i_pipe/first_q\ : STD_LOGIC;
  signal \EXP_OP.OP/i_XFix_at_Xf/i_pipe/first_q\ : STD_LOGIC_VECTOR ( 65 downto 0 );
  signal \EXP_OP.OP/i_XFix_at_Xf/pipe[2]\ : STD_LOGIC_VECTOR ( 65 downto 0 );
  signal \EXP_OP.OP/i_Xi_at_op/i_pipe/first_q\ : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal \EXP_OP.OP/i_Xi_gt_bias_sub1/ADD_MANT_GEN[0].di_reg\ : STD_LOGIC;
  signal \EXP_OP.OP/i_Xi_gt_bias_sub1/ADD_MANT_GEN[0].lut_op_reg\ : STD_LOGIC;
  signal \EXP_OP.OP/i_Xi_gt_bias_sub1/ADD_MANT_GEN[1].lut_op_reg\ : STD_LOGIC;
  signal \EXP_OP.OP/i_Xi_gt_bias_sub1/ADD_MANT_GEN[2].lut_op_reg\ : STD_LOGIC;
  signal \EXP_OP.OP/i_Xi_gt_bias_sub1/ADD_MANT_GEN[3].lut_op_reg\ : STD_LOGIC;
  signal \EXP_OP.OP/i_Xi_gt_bias_sub1/ADD_MANT_GEN[4].lut_op_reg\ : STD_LOGIC;
  signal \EXP_OP.OP/i_Xi_gt_bias_sub1/ADD_MANT_GEN[5].lut_op_reg\ : STD_LOGIC;
  signal \EXP_OP.OP/i_Z_at_e2zm1/i_pipe/first_q\ : STD_LOGIC_VECTOR ( 46 downto 0 );
  signal \EXP_OP.OP/i_Z_at_e2zm1/pipe[2]\ : STD_LOGIC_VECTOR ( 46 downto 0 );
  signal \EXP_OP.OP/i_calculate_Xf/carrycasc\ : STD_LOGIC;
  signal \EXP_OP.OP/i_ccm_ln2/g_tables[0].i_addsub/carrycasc\ : STD_LOGIC;
  signal \EXP_OP.OP/i_ccm_ln2/g_tables[1].i_addsub/alumode_lo\ : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \EXP_OP.OP/i_ccm_ln2/g_tables[1].i_addsub/carrycasc\ : STD_LOGIC;
  signal \EXP_OP.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.two.p_i_lo_delay/i_pipe/first_q\ : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal \EXP_OP.OP/i_ccm_ln2/g_tables[1].i_addsub/p_i_lo\ : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal \EXP_OP.OP/i_ccm_ln2/partial_product_sum[0]\ : STD_LOGIC_VECTOR ( 69 downto 0 );
  signal \EXP_OP.OP/i_ccm_recip_ln2/g_tables[2].i_addr_delay/i_pipe/first_q\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \EXP_OP.OP/i_ccm_recip_ln2/g_tables[2].i_sign_delay/i_pipe/first_q\ : STD_LOGIC;
  signal \EXP_OP.OP/i_ccm_recip_ln2/partial_product_sum[0]\ : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal \EXP_OP.OP/i_ccm_recip_ln2/partial_product_sum[1]\ : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal \EXP_OP.OP/i_recombination/divide_by_zero_delay/i_pipe/first_q\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \EXP_OP.OP/i_recombination/p_0_in\ : STD_LOGIC_VECTOR ( 62 downto 0 );
  signal \EXP_OP.OP/i_recombination/result_delay/i_pipe/first_q\ : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal \EXP_OP.OP/i_renorm_and_round/dsp_c\ : STD_LOGIC_VECTOR ( 46 to 46 );
  signal \EXP_OP.OP/i_renorm_and_round/round_rnd1\ : STD_LOGIC;
  signal \EXP_OP.OP/i_renorm_and_round/sum_0_op\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \EXP_OP.OP/i_renorm_and_round/sum_1_op\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \EXP_OP.OP/i_renorm_and_round/xor_rnd2\ : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \EXP_OP.OP/i_res_exp/O\ : STD_LOGIC;
  signal \EXP_OP.OP/i_res_exp/cin\ : STD_LOGIC;
  signal \EXP_OP.OP/i_res_exp/cin_prop\ : STD_LOGIC;
  signal \EXP_OP.OP/i_res_exp/gen\ : STD_LOGIC;
  signal \EXP_OP.OP/i_shift_to_fixed/ALIGN_SHIFT/MUX_LOOP[3].DEL_SHIFT/i_pipe/first_q\ : STD_LOGIC_VECTOR ( 66 downto 0 );
  signal \EXP_OP.OP/i_shift_to_fixed/ALIGN_SHIFT/shifted_temp00\ : STD_LOGIC;
  signal \EXP_OP.OP/i_shift_to_fixed/ALIGN_Z_D/EQ_ZERO/chunk_det\ : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal \EXP_OP.OP/i_shift_to_fixed/ALIGN_Z_D/I0\ : STD_LOGIC;
  signal \EXP_OP.OP/i_shift_to_fixed/ALIGN_Z_D/I1\ : STD_LOGIC;
  signal \EXP_OP.OP/i_shift_to_fixed/ALIGN_Z_D/p_0_in10_in\ : STD_LOGIC;
  signal \EXP_OP.OP/i_shift_to_fixed/ALIGN_Z_D/p_0_in13_in\ : STD_LOGIC;
  signal \EXP_OP.OP/i_shift_to_fixed/ALIGN_Z_D/p_0_in16_in\ : STD_LOGIC;
  signal \EXP_OP.OP/i_shift_to_fixed/ALIGN_Z_D/p_0_in19_in\ : STD_LOGIC;
  signal \EXP_OP.OP/i_shift_to_fixed/ALIGN_Z_D/p_0_in22_in\ : STD_LOGIC;
  signal \EXP_OP.OP/i_shift_to_fixed/ALIGN_Z_D/p_0_in25_in\ : STD_LOGIC;
  signal \EXP_OP.OP/i_shift_to_fixed/ALIGN_Z_D/p_0_in28_in\ : STD_LOGIC;
  signal \EXP_OP.OP/i_shift_to_fixed/ALIGN_Z_D/p_0_in31_in\ : STD_LOGIC;
  signal \EXP_OP.OP/i_shift_to_fixed/ALIGN_Z_D/p_0_in34_in\ : STD_LOGIC;
  signal \EXP_OP.OP/i_shift_to_fixed/ALIGN_Z_D/p_0_in37_in\ : STD_LOGIC;
  signal \EXP_OP.OP/i_shift_to_fixed/ALIGN_Z_D/p_0_in40_in\ : STD_LOGIC;
  signal \EXP_OP.OP/i_shift_to_fixed/ALIGN_Z_D/p_0_in7_in\ : STD_LOGIC;
  signal \EXP_OP.OP/i_shift_to_fixed/ALIGN_Z_D/p_6_out\ : STD_LOGIC;
  signal \EXP_OP.OP/i_shift_to_fixed/INVALID_OP_P1_REG/i_pipe/first_q\ : STD_LOGIC;
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of \EXP_OP.OP/i_shift_to_fixed/INVALID_OP_P1_REG/i_pipe/first_q\ : signal is "true";
  signal \EXP_OP.OP/i_shift_to_fixed/OP_STATE_P1_REG/i_pipe/first_q\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \EXP_OP.OP/i_shift_to_fixed/OVERFLOW_P1_REG/i_pipe/first_q\ : STD_LOGIC;
  attribute RTL_KEEP of \EXP_OP.OP/i_shift_to_fixed/OVERFLOW_P1_REG/i_pipe/first_q\ : signal is "true";
  signal \EXP_OP.OP/i_shift_to_fixed/SIGN_DEL/i_pipe/first_q\ : STD_LOGIC;
  signal \EXP_OP.OP/i_shift_to_fixed/ZERO_DEL/i_pipe/first_q\ : STD_LOGIC;
  signal \EXP_OP.OP/i_shift_to_fixed/align_underflow_p1\ : STD_LOGIC;
  signal \EXP_OP.OP/i_shift_to_fixed/op_state_p1_updated\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \EXP_OP.OP/i_shift_to_fixed/p_0_in9_in\ : STD_LOGIC;
  signal \EXP_OP.OP/i_shift_to_fixed/sel1\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \EXP_OP.OP/i_shift_to_fixed/zeros_pz\ : STD_LOGIC;
  signal \EXP_OP.OP/i_special_detect/detector/EXP_DET_LUT.EXP_ALL_ONE_DEL/i_pipe/first_q\ : STD_LOGIC;
  attribute RTL_KEEP of \EXP_OP.OP/i_special_detect/detector/EXP_DET_LUT.EXP_ALL_ONE_DEL/i_pipe/first_q\ : signal is "true";
  signal \EXP_OP.OP/i_special_detect/detector/EXP_DET_LUT.EXP_ALL_ZERO_DEL/i_pipe/first_q\ : STD_LOGIC;
  attribute RTL_KEEP of \EXP_OP.OP/i_special_detect/detector/EXP_DET_LUT.EXP_ALL_ZERO_DEL/i_pipe/first_q\ : signal is "true";
  signal \EXP_OP.OP/i_special_detect/detector/MANT_LUTS.CHUNK_IS_ZERO_DEL/i_pipe/first_q\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \EXP_OP.OP/i_special_detect/input_sign_delay_balance/i_pipe/first_q\ : STD_LOGIC;
  signal \EXP_OP.OP/i_special_detect/range_overflow_detect/ADD_MANT_GEN[0].di_reg\ : STD_LOGIC;
  signal \EXP_OP.OP/i_special_detect/range_overflow_detect/ADD_MANT_GEN[0].lut_op_reg\ : STD_LOGIC;
  signal \EXP_OP.OP/i_special_detect/range_overflow_detect/ADD_MANT_GEN[1].di_reg\ : STD_LOGIC;
  signal \EXP_OP.OP/i_special_detect/range_overflow_detect/ADD_MANT_GEN[1].lut_op_reg\ : STD_LOGIC;
  signal \EXP_OP.OP/i_special_detect/range_overflow_detect/ADD_MANT_GEN[2].di_reg\ : STD_LOGIC;
  signal \EXP_OP.OP/i_special_detect/range_overflow_detect/ADD_MANT_GEN[3].di_reg\ : STD_LOGIC;
  signal \EXP_OP.OP/i_special_detect/range_overflow_detect/ADD_MANT_GEN[3].lut_op_reg\ : STD_LOGIC;
  signal \EXP_OP.OP/i_special_detect/range_overflow_detect/ADD_MANT_GEN[4].di_reg\ : STD_LOGIC;
  signal \EXP_OP.OP/i_special_detect/range_overflow_detect/ADD_MANT_GEN[4].lut_op_reg\ : STD_LOGIC;
  signal \EXP_OP.OP/i_special_detect/range_overflow_detect/C_CHAIN/CHAIN_GEN[5].CARRYS_DEL.NEED_DEL.CARRYS_DEL/i_pipe/first_q\ : STD_LOGIC;
  signal \EXP_OP.OP/i_special_detect/range_overflow_detect/C_CHAIN/D\ : STD_LOGIC;
  signal \EXP_OP.OP/i_special_detect/range_underflow_detect/ADD_MANT_GEN[0].di_reg\ : STD_LOGIC;
  signal \EXP_OP.OP/i_special_detect/range_underflow_detect/ADD_MANT_GEN[0].lut_op_reg\ : STD_LOGIC;
  signal \EXP_OP.OP/i_special_detect/range_underflow_detect/ADD_MANT_GEN[1].di_reg\ : STD_LOGIC;
  signal \EXP_OP.OP/i_special_detect/range_underflow_detect/ADD_MANT_GEN[1].lut_op_reg\ : STD_LOGIC;
  signal \EXP_OP.OP/i_special_detect/range_underflow_detect/ADD_MANT_GEN[2].lut_op_reg\ : STD_LOGIC;
  signal \EXP_OP.OP/i_special_detect/range_underflow_detect/ADD_MANT_GEN[3].di_reg\ : STD_LOGIC;
  signal \EXP_OP.OP/i_special_detect/range_underflow_detect/ADD_MANT_GEN[3].lut_op_reg\ : STD_LOGIC;
  signal \EXP_OP.OP/i_special_detect/range_underflow_detect/ADD_MANT_GEN[4].di_reg\ : STD_LOGIC;
  signal \EXP_OP.OP/i_special_detect/range_underflow_detect/ADD_MANT_GEN[4].lut_op_reg\ : STD_LOGIC;
  signal \EXP_OP.OP/i_special_detect/range_underflow_detect/ADD_MANT_GEN[5].lut_op_reg\ : STD_LOGIC;
  signal \EXP_OP.OP/i_special_detect/range_underflow_detect/C_CHAIN/CHAIN_GEN[5].CARRYS_DEL.NEED_DEL.CARRYS_DEL/i_pipe/first_q\ : STD_LOGIC;
  signal \EXP_OP.OP/i_special_detect/range_underflow_detect/C_CHAIN/D\ : STD_LOGIC;
  signal \EXP_OP.OP/i_special_detect/specialcase_delay_balance/i_pipe/first_q\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \EXP_OP.OP/i_unbiased_is_127/chunk_det\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \EXP_OP.OP/i_unbiased_lower_not_all_zeros/zero_det\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \EXP_OP.OP/input_is_overflow\ : STD_LOGIC;
  signal \EXP_OP.OP/input_is_underflow\ : STD_LOGIC;
  signal \EXP_OP.OP/input_sign\ : STD_LOGIC;
  signal \EXP_OP.OP/res_mant_at_recomb\ : STD_LOGIC_VECTOR ( 45 downto 0 );
  signal \EXP_OP.OP/special_case\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \EXP_OP.OP/unbiased_is_127\ : STD_LOGIC;
  signal \EXP_OP.OP/unbiased_lower_not_all_zeros\ : STD_LOGIC;
  signal GND_2 : STD_LOGIC;
  signal \i_nd_to_rdy/first_q\ : STD_LOGIC;
  attribute RTL_KEEP of \i_nd_to_rdy/first_q\ : signal is "true";
  signal lopt : STD_LOGIC;
  signal lopt_1 : STD_LOGIC;
  signal lopt_10 : STD_LOGIC;
  signal lopt_11 : STD_LOGIC;
  signal lopt_12 : STD_LOGIC;
  signal lopt_13 : STD_LOGIC;
  signal lopt_14 : STD_LOGIC;
  signal lopt_15 : STD_LOGIC;
  signal lopt_16 : STD_LOGIC;
  signal lopt_17 : STD_LOGIC;
  signal lopt_18 : STD_LOGIC;
  signal lopt_19 : STD_LOGIC;
  signal lopt_2 : STD_LOGIC;
  signal lopt_20 : STD_LOGIC;
  signal lopt_21 : STD_LOGIC;
  signal lopt_22 : STD_LOGIC;
  signal lopt_23 : STD_LOGIC;
  signal lopt_24 : STD_LOGIC;
  signal lopt_25 : STD_LOGIC;
  signal lopt_26 : STD_LOGIC;
  signal lopt_27 : STD_LOGIC;
  signal lopt_28 : STD_LOGIC;
  signal lopt_29 : STD_LOGIC;
  signal lopt_3 : STD_LOGIC;
  signal lopt_30 : STD_LOGIC;
  signal lopt_31 : STD_LOGIC;
  signal lopt_32 : STD_LOGIC;
  signal lopt_33 : STD_LOGIC;
  signal lopt_34 : STD_LOGIC;
  signal lopt_35 : STD_LOGIC;
  signal lopt_36 : STD_LOGIC;
  signal lopt_4 : STD_LOGIC;
  signal lopt_5 : STD_LOGIC;
  signal lopt_6 : STD_LOGIC;
  signal lopt_7 : STD_LOGIC;
  signal lopt_8 : STD_LOGIC;
  signal lopt_9 : STD_LOGIC;
  signal \n_0_CHAIN_GEN[0].C_MUX.CARRY_MUX_i_1__2\ : STD_LOGIC;
  signal \n_0_CHAIN_GEN[0].C_MUX.CARRY_MUX_i_1__5\ : STD_LOGIC;
  signal \n_0_CHAIN_GEN[10].C_MUX.CARRY_MUX_i_1__0\ : STD_LOGIC;
  signal \n_0_CHAIN_GEN[11].C_MUX.CARRY_MUX_i_1__0\ : STD_LOGIC;
  signal \n_0_CHAIN_GEN[12].C_MUX.CARRY_MUX_i_1__0\ : STD_LOGIC;
  signal \n_0_CHAIN_GEN[13].C_MUX.CARRY_MUX_i_1\ : STD_LOGIC;
  signal \n_0_CHAIN_GEN[14].C_MUX.CARRY_MUX_i_1\ : STD_LOGIC;
  signal \n_0_CHAIN_GEN[15].C_MUX.CARRY_MUX_i_1\ : STD_LOGIC;
  signal \n_0_CHAIN_GEN[16].C_MUX.CARRY_MUX_i_1\ : STD_LOGIC;
  signal \n_0_CHAIN_GEN[17].C_MUX.CARRY_MUX_i_1\ : STD_LOGIC;
  signal \n_0_CHAIN_GEN[18].C_MUX.CARRY_MUX_i_1\ : STD_LOGIC;
  signal \n_0_CHAIN_GEN[19].C_MUX.CARRY_MUX_i_1\ : STD_LOGIC;
  signal \n_0_CHAIN_GEN[1].C_MUX.CARRY_MUX_i_1__2\ : STD_LOGIC;
  signal \n_0_CHAIN_GEN[20].C_MUX.CARRY_MUX_i_1\ : STD_LOGIC;
  signal \n_0_CHAIN_GEN[21].C_MUX.CARRY_MUX_i_1\ : STD_LOGIC;
  signal \n_0_CHAIN_GEN[22].C_MUX.CARRY_MUX_i_1\ : STD_LOGIC;
  signal \n_0_CHAIN_GEN[23].C_MUX.CARRY_MUX_i_1\ : STD_LOGIC;
  signal \n_0_CHAIN_GEN[24].C_MUX.CARRY_MUX_i_1\ : STD_LOGIC;
  signal \n_0_CHAIN_GEN[25].C_MUX.CARRY_MUX_i_1\ : STD_LOGIC;
  signal \n_0_CHAIN_GEN[26].C_MUX.CARRY_MUX_i_1\ : STD_LOGIC;
  signal \n_0_CHAIN_GEN[27].C_MUX.CARRY_MUX_i_1\ : STD_LOGIC;
  signal \n_0_CHAIN_GEN[28].C_MUX.CARRY_MUX_i_1\ : STD_LOGIC;
  signal \n_0_CHAIN_GEN[29].C_MUX.CARRY_MUX_i_1\ : STD_LOGIC;
  signal \n_0_CHAIN_GEN[2].C_MUX.CARRY_MUX_i_1__1\ : STD_LOGIC;
  signal \n_0_CHAIN_GEN[2].C_MUX.CARRY_MUX_i_1__3\ : STD_LOGIC;
  signal \n_0_CHAIN_GEN[30].C_MUX.CARRY_MUX_i_1\ : STD_LOGIC;
  signal \n_0_CHAIN_GEN[31].C_MUX.CARRY_MUX_i_1\ : STD_LOGIC;
  signal \n_0_CHAIN_GEN[32].C_MUX.CARRY_MUX_i_1\ : STD_LOGIC;
  signal \n_0_CHAIN_GEN[33].C_MUX.CARRY_MUX_i_1\ : STD_LOGIC;
  signal \n_0_CHAIN_GEN[34].C_MUX.CARRY_MUX_i_1\ : STD_LOGIC;
  signal \n_0_CHAIN_GEN[35].C_MUX.CARRY_MUX_i_1\ : STD_LOGIC;
  signal \n_0_CHAIN_GEN[36].C_MUX.CARRY_MUX_i_1\ : STD_LOGIC;
  signal \n_0_CHAIN_GEN[37].C_MUX.CARRY_MUX_i_1\ : STD_LOGIC;
  signal \n_0_CHAIN_GEN[38].C_MUX.CARRY_MUX_i_1\ : STD_LOGIC;
  signal \n_0_CHAIN_GEN[39].C_MUX.CARRY_MUX_i_1\ : STD_LOGIC;
  signal \n_0_CHAIN_GEN[3].C_MUX.CARRY_MUX_i_1__2\ : STD_LOGIC;
  signal \n_0_CHAIN_GEN[40].C_MUX.CARRY_MUX_i_1\ : STD_LOGIC;
  signal \n_0_CHAIN_GEN[41].C_MUX.CARRY_MUX_i_1\ : STD_LOGIC;
  signal \n_0_CHAIN_GEN[42].C_MUX.CARRY_MUX_i_1\ : STD_LOGIC;
  signal \n_0_CHAIN_GEN[43].C_MUX.CARRY_MUX_i_1\ : STD_LOGIC;
  signal \n_0_CHAIN_GEN[44].C_MUX.CARRY_MUX_i_1\ : STD_LOGIC;
  signal \n_0_CHAIN_GEN[45].C_MUX.CARRY_MUX_i_1\ : STD_LOGIC;
  signal \n_0_CHAIN_GEN[46].C_MUX.CARRY_MUX_i_1\ : STD_LOGIC;
  signal \n_0_CHAIN_GEN[47].C_MUX.CARRY_MUX_i_1\ : STD_LOGIC;
  signal \n_0_CHAIN_GEN[48].C_MUX.CARRY_MUX_i_1\ : STD_LOGIC;
  signal \n_0_CHAIN_GEN[49].C_MUX.CARRY_MUX_i_1\ : STD_LOGIC;
  signal \n_0_CHAIN_GEN[4].C_MUX.CARRY_MUX_i_1__2\ : STD_LOGIC;
  signal \n_0_CHAIN_GEN[50].C_MUX.CARRY_MUX_i_1\ : STD_LOGIC;
  signal \n_0_CHAIN_GEN[51].C_MUX.CARRY_MUX_i_1\ : STD_LOGIC;
  signal \n_0_CHAIN_GEN[52].C_MUX.CARRY_MUX_i_1\ : STD_LOGIC;
  signal \n_0_CHAIN_GEN[53].C_MUX.CARRY_MUX_i_1\ : STD_LOGIC;
  signal \n_0_CHAIN_GEN[54].C_MUX.CARRY_MUX_i_1\ : STD_LOGIC;
  signal \n_0_CHAIN_GEN[55].C_MUX.CARRY_MUX_i_1\ : STD_LOGIC;
  signal \n_0_CHAIN_GEN[56].C_MUX.CARRY_MUX_i_1\ : STD_LOGIC;
  signal \n_0_CHAIN_GEN[57].C_MUX.CARRY_MUX_i_1\ : STD_LOGIC;
  signal \n_0_CHAIN_GEN[58].C_MUX.CARRY_MUX_i_1\ : STD_LOGIC;
  signal \n_0_CHAIN_GEN[59].C_MUX.CARRY_MUX_i_1\ : STD_LOGIC;
  signal \n_0_CHAIN_GEN[5].C_MUX.CARRY_MUX_i_1__1\ : STD_LOGIC;
  signal \n_0_CHAIN_GEN[60].C_MUX.CARRY_MUX_i_1\ : STD_LOGIC;
  signal \n_0_CHAIN_GEN[61].C_MUX.CARRY_MUX_i_1\ : STD_LOGIC;
  signal \n_0_CHAIN_GEN[62].C_MUX.CARRY_MUX_i_1\ : STD_LOGIC;
  signal \n_0_CHAIN_GEN[63].C_MUX.CARRY_MUX_i_1\ : STD_LOGIC;
  signal \n_0_CHAIN_GEN[64].C_MUX.CARRY_MUX_i_1\ : STD_LOGIC;
  signal \n_0_CHAIN_GEN[65].C_MUX.CARRY_MUX_i_1\ : STD_LOGIC;
  signal \n_0_CHAIN_GEN[66].C_MUX.CARRY_MUX_i_1\ : STD_LOGIC;
  signal \n_0_CHAIN_GEN[6].C_MUX.CARRY_MUX_i_1__0\ : STD_LOGIC;
  signal \n_0_CHAIN_GEN[7].C_MUX.CARRY_MUX_i_1__0\ : STD_LOGIC;
  signal \n_0_CHAIN_GEN[8].C_MUX.CARRY_MUX_i_1__0\ : STD_LOGIC;
  signal \n_0_CHAIN_GEN[9].C_MUX.CARRY_MUX_i_1__0\ : STD_LOGIC;
  signal n_0_DSP_i_1 : STD_LOGIC;
  signal n_0_DSP_i_10 : STD_LOGIC;
  signal \n_0_DSP_i_10__0\ : STD_LOGIC;
  signal \n_0_DSP_i_10__1\ : STD_LOGIC;
  signal n_0_DSP_i_11 : STD_LOGIC;
  signal \n_0_DSP_i_11__0\ : STD_LOGIC;
  signal \n_0_DSP_i_11__1\ : STD_LOGIC;
  signal n_0_DSP_i_12 : STD_LOGIC;
  signal \n_0_DSP_i_12__0\ : STD_LOGIC;
  signal \n_0_DSP_i_12__1\ : STD_LOGIC;
  signal n_0_DSP_i_13 : STD_LOGIC;
  signal \n_0_DSP_i_13__0\ : STD_LOGIC;
  signal \n_0_DSP_i_13__1\ : STD_LOGIC;
  signal n_0_DSP_i_14 : STD_LOGIC;
  signal \n_0_DSP_i_14__0\ : STD_LOGIC;
  signal \n_0_DSP_i_14__1\ : STD_LOGIC;
  signal n_0_DSP_i_15 : STD_LOGIC;
  signal \n_0_DSP_i_15__0\ : STD_LOGIC;
  signal \n_0_DSP_i_15__1\ : STD_LOGIC;
  signal n_0_DSP_i_16 : STD_LOGIC;
  signal \n_0_DSP_i_16__0\ : STD_LOGIC;
  signal n_0_DSP_i_17 : STD_LOGIC;
  signal \n_0_DSP_i_17__0\ : STD_LOGIC;
  signal n_0_DSP_i_18 : STD_LOGIC;
  signal \n_0_DSP_i_18__0\ : STD_LOGIC;
  signal n_0_DSP_i_19 : STD_LOGIC;
  signal \n_0_DSP_i_19__0\ : STD_LOGIC;
  signal \n_0_DSP_i_1__0\ : STD_LOGIC;
  signal \n_0_DSP_i_1__3\ : STD_LOGIC;
  signal n_0_DSP_i_2 : STD_LOGIC;
  signal n_0_DSP_i_20 : STD_LOGIC;
  signal \n_0_DSP_i_20__0\ : STD_LOGIC;
  signal n_0_DSP_i_21 : STD_LOGIC;
  signal \n_0_DSP_i_21__0\ : STD_LOGIC;
  signal n_0_DSP_i_22 : STD_LOGIC;
  signal \n_0_DSP_i_22__0\ : STD_LOGIC;
  signal n_0_DSP_i_23 : STD_LOGIC;
  signal n_0_DSP_i_24 : STD_LOGIC;
  signal n_0_DSP_i_25 : STD_LOGIC;
  signal n_0_DSP_i_26 : STD_LOGIC;
  signal n_0_DSP_i_27 : STD_LOGIC;
  signal n_0_DSP_i_28 : STD_LOGIC;
  signal n_0_DSP_i_29 : STD_LOGIC;
  signal \n_0_DSP_i_2__0\ : STD_LOGIC;
  signal \n_0_DSP_i_2__2\ : STD_LOGIC;
  signal n_0_DSP_i_3 : STD_LOGIC;
  signal n_0_DSP_i_30 : STD_LOGIC;
  signal n_0_DSP_i_31 : STD_LOGIC;
  signal n_0_DSP_i_32 : STD_LOGIC;
  signal n_0_DSP_i_33 : STD_LOGIC;
  signal n_0_DSP_i_34 : STD_LOGIC;
  signal n_0_DSP_i_35 : STD_LOGIC;
  signal n_0_DSP_i_36 : STD_LOGIC;
  signal n_0_DSP_i_37 : STD_LOGIC;
  signal n_0_DSP_i_38 : STD_LOGIC;
  signal n_0_DSP_i_39 : STD_LOGIC;
  signal \n_0_DSP_i_3__0\ : STD_LOGIC;
  signal \n_0_DSP_i_3__1\ : STD_LOGIC;
  signal n_0_DSP_i_4 : STD_LOGIC;
  signal n_0_DSP_i_40 : STD_LOGIC;
  signal n_0_DSP_i_41 : STD_LOGIC;
  signal n_0_DSP_i_42 : STD_LOGIC;
  signal n_0_DSP_i_43 : STD_LOGIC;
  signal n_0_DSP_i_44 : STD_LOGIC;
  signal n_0_DSP_i_45 : STD_LOGIC;
  signal n_0_DSP_i_46 : STD_LOGIC;
  signal n_0_DSP_i_47 : STD_LOGIC;
  signal n_0_DSP_i_48 : STD_LOGIC;
  signal \n_0_DSP_i_4__0\ : STD_LOGIC;
  signal \n_0_DSP_i_4__1\ : STD_LOGIC;
  signal n_0_DSP_i_5 : STD_LOGIC;
  signal \n_0_DSP_i_5__0\ : STD_LOGIC;
  signal \n_0_DSP_i_5__1\ : STD_LOGIC;
  signal n_0_DSP_i_6 : STD_LOGIC;
  signal \n_0_DSP_i_6__0\ : STD_LOGIC;
  signal \n_0_DSP_i_6__1\ : STD_LOGIC;
  signal n_0_DSP_i_7 : STD_LOGIC;
  signal \n_0_DSP_i_7__0\ : STD_LOGIC;
  signal \n_0_DSP_i_7__1\ : STD_LOGIC;
  signal n_0_DSP_i_8 : STD_LOGIC;
  signal \n_0_DSP_i_8__0\ : STD_LOGIC;
  signal \n_0_DSP_i_8__1\ : STD_LOGIC;
  signal n_0_DSP_i_9 : STD_LOGIC;
  signal \n_0_DSP_i_9__0\ : STD_LOGIC;
  signal \n_0_DSP_i_9__1\ : STD_LOGIC;
  signal \n_0_EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[0].need_output_delay.output_delay/dN_hlutnm.runt_srl_loop.i_srl16e\ : STD_LOGIC;
  signal \n_0_EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[0].need_output_delay.output_delay/dN_hlutnm.srl_loop[0].i_srl16e1\ : STD_LOGIC;
  signal \n_0_EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[0].need_output_delay.output_delay/dN_hlutnm.srl_loop[1].i_srl16e0\ : STD_LOGIC;
  signal \n_0_EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[0].need_output_delay.output_delay/dN_hlutnm.srl_loop[1].i_srl16e1\ : STD_LOGIC;
  signal \n_0_EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[0].need_output_delay.output_delay/dN_hlutnm.srl_loop[2].i_srl16e0\ : STD_LOGIC;
  signal \n_0_EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[0].need_output_delay.output_delay/dN_hlutnm.srl_loop[2].i_srl16e1\ : STD_LOGIC;
  signal \n_0_EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[0].need_output_delay.output_delay/dN_hlutnm.srl_loop[3].i_srl16e0\ : STD_LOGIC;
  signal \n_0_EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[0].need_output_delay.output_delay/dN_hlutnm.srl_loop[3].i_srl16e1\ : STD_LOGIC;
  signal \n_0_EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[0].need_output_delay.output_delay/dN_hlutnm.srl_loop[4].i_srl16e0\ : STD_LOGIC;
  signal \n_0_EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[0].need_output_delay.output_delay/dN_hlutnm.srl_loop[4].i_srl16e1\ : STD_LOGIC;
  signal \n_0_EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[0].need_output_delay.output_delay/dN_hlutnm.srl_loop[5].i_srl16e0\ : STD_LOGIC;
  signal \n_0_EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[0].need_output_delay.output_delay/dN_hlutnm.srl_loop[5].i_srl16e1\ : STD_LOGIC;
  signal \n_0_EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[0].need_output_delay.output_delay/dN_hlutnm.srl_loop[6].i_srl16e0\ : STD_LOGIC;
  signal \n_0_EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[0].need_output_delay.output_delay/dN_hlutnm.srl_loop[6].i_srl16e1\ : STD_LOGIC;
  signal \n_0_EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[0].need_output_delay.output_delay/dN_hlutnm.srl_loop[7].i_srl16e0\ : STD_LOGIC;
  signal \n_0_EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[0].need_output_delay.output_delay/dN_hlutnm.srl_loop[7].i_srl16e1\ : STD_LOGIC;
  signal \n_0_EXP_OP.OP/g_Fr_other.i_calculate_e2zm1/dsp.one.dsp48e1_add/DSP\ : STD_LOGIC;
  signal \n_0_EXP_OP.OP/i_Sx_at_op/i_pipe/opt_has_pipe.i_pipe[7].pipe_reg[7][0]_srl6\ : STD_LOGIC;
  signal \n_0_EXP_OP.OP/i_Xi_at_op/i_pipe/opt_has_pipe.i_pipe[8].pipe_reg[8][0]_srl7\ : STD_LOGIC;
  signal \n_0_EXP_OP.OP/i_Xi_at_op/i_pipe/opt_has_pipe.i_pipe[8].pipe_reg[8][10]_srl7\ : STD_LOGIC;
  signal \n_0_EXP_OP.OP/i_Xi_at_op/i_pipe/opt_has_pipe.i_pipe[8].pipe_reg[8][1]_srl7\ : STD_LOGIC;
  signal \n_0_EXP_OP.OP/i_Xi_at_op/i_pipe/opt_has_pipe.i_pipe[8].pipe_reg[8][2]_srl7\ : STD_LOGIC;
  signal \n_0_EXP_OP.OP/i_Xi_at_op/i_pipe/opt_has_pipe.i_pipe[8].pipe_reg[8][3]_srl7\ : STD_LOGIC;
  signal \n_0_EXP_OP.OP/i_Xi_at_op/i_pipe/opt_has_pipe.i_pipe[8].pipe_reg[8][4]_srl7\ : STD_LOGIC;
  signal \n_0_EXP_OP.OP/i_Xi_at_op/i_pipe/opt_has_pipe.i_pipe[8].pipe_reg[8][5]_srl7\ : STD_LOGIC;
  signal \n_0_EXP_OP.OP/i_Xi_at_op/i_pipe/opt_has_pipe.i_pipe[8].pipe_reg[8][6]_srl7\ : STD_LOGIC;
  signal \n_0_EXP_OP.OP/i_Xi_at_op/i_pipe/opt_has_pipe.i_pipe[8].pipe_reg[8][7]_srl7\ : STD_LOGIC;
  signal \n_0_EXP_OP.OP/i_Xi_at_op/i_pipe/opt_has_pipe.i_pipe[8].pipe_reg[8][8]_srl7\ : STD_LOGIC;
  signal \n_0_EXP_OP.OP/i_Xi_at_op/i_pipe/opt_has_pipe.i_pipe[8].pipe_reg[8][9]_srl7\ : STD_LOGIC;
  signal \n_0_EXP_OP.OP/i_Xi_gt_bias_sub1/C_CHAIN/CHAIN_GEN[3].C_MUX.CARRY_MUX\ : STD_LOGIC;
  signal \n_0_EXP_OP.OP/i_calculate_Xf/dsp.two.dsp48e1_add_hi/DSP\ : STD_LOGIC;
  signal \n_0_EXP_OP.OP/i_ccm_ln2/g_tables[0].i_addsub/dsp.two.dsp48e1_add_hi/DSP\ : STD_LOGIC;
  signal \n_0_EXP_OP.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.two.dsp48e1_add_hi/DSP\ : STD_LOGIC;
  signal \n_0_EXP_OP.OP/i_ccm_recip_ln2/g_tables[0].i_addsub/dsp.one.dsp48e1_add/DSP\ : STD_LOGIC;
  signal \n_0_EXP_OP.OP/i_ccm_recip_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/DSP\ : STD_LOGIC;
  signal \n_0_EXP_OP.OP/i_ccm_recip_ln2/g_tables[2].i_addsub/dsp.one.dsp48e1_add/DSP\ : STD_LOGIC;
  signal \n_0_EXP_OP.OP/i_renorm_and_round/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/DSP\ : STD_LOGIC;
  signal \n_0_EXP_OP.OP/i_renorm_and_round/DSP48_E1.DSP_LOGIC_ADDERS.RND_0/CHAIN_GEN[0].C_MUX.CARRY_MUX\ : STD_LOGIC;
  signal \n_0_EXP_OP.OP/i_renorm_and_round/DSP48_E1.DSP_LOGIC_ADDERS.RND_0/CHAIN_GEN[1].C_MUX.CARRY_MUX\ : STD_LOGIC;
  signal \n_0_EXP_OP.OP/i_renorm_and_round/DSP48_E1.DSP_LOGIC_ADDERS.RND_0/CHAIN_GEN[2].C_MUX.CARRY_MUX\ : STD_LOGIC;
  signal \n_0_EXP_OP.OP/i_renorm_and_round/DSP48_E1.DSP_LOGIC_ADDERS.RND_0/CHAIN_GEN[3].C_MUX.CARRY_MUX\ : STD_LOGIC;
  signal \n_0_EXP_OP.OP/i_renorm_and_round/DSP48_E1.DSP_LOGIC_ADDERS.RND_0/CHAIN_GEN[4].C_MUX.CARRY_MUX\ : STD_LOGIC;
  signal \n_0_EXP_OP.OP/i_renorm_and_round/DSP48_E1.DSP_LOGIC_ADDERS.RND_1/CHAIN_GEN[0].C_MUX.CARRY_MUX\ : STD_LOGIC;
  signal \n_0_EXP_OP.OP/i_renorm_and_round/DSP48_E1.DSP_LOGIC_ADDERS.RND_1/CHAIN_GEN[1].C_MUX.CARRY_MUX\ : STD_LOGIC;
  signal \n_0_EXP_OP.OP/i_renorm_and_round/DSP48_E1.DSP_LOGIC_ADDERS.RND_1/CHAIN_GEN[2].C_MUX.CARRY_MUX\ : STD_LOGIC;
  signal \n_0_EXP_OP.OP/i_renorm_and_round/DSP48_E1.DSP_LOGIC_ADDERS.RND_1/CHAIN_GEN[3].C_MUX.CARRY_MUX\ : STD_LOGIC;
  signal \n_0_EXP_OP.OP/i_renorm_and_round/DSP48_E1.DSP_LOGIC_ADDERS.RND_1/CHAIN_GEN[4].C_MUX.CARRY_MUX\ : STD_LOGIC;
  signal \n_0_EXP_OP.OP/i_res_exp/fabric.use_unisims.gen_addsub[0].cymux\ : STD_LOGIC;
  signal \n_0_EXP_OP.OP/i_res_exp/fabric.use_unisims.gen_addsub[0].cyxor\ : STD_LOGIC;
  signal \n_0_EXP_OP.OP/i_res_exp/fabric.use_unisims.gen_addsub[10].cyxor\ : STD_LOGIC;
  signal \n_0_EXP_OP.OP/i_res_exp/fabric.use_unisims.gen_addsub[10].prop_lut\ : STD_LOGIC;
  signal \n_0_EXP_OP.OP/i_res_exp/fabric.use_unisims.gen_addsub[1].cymux\ : STD_LOGIC;
  signal \n_0_EXP_OP.OP/i_res_exp/fabric.use_unisims.gen_addsub[1].cyxor\ : STD_LOGIC;
  signal \n_0_EXP_OP.OP/i_res_exp/fabric.use_unisims.gen_addsub[1].gen_lut\ : STD_LOGIC;
  signal \n_0_EXP_OP.OP/i_res_exp/fabric.use_unisims.gen_addsub[1].prop_lut\ : STD_LOGIC;
  signal \n_0_EXP_OP.OP/i_res_exp/fabric.use_unisims.gen_addsub[2].cymux\ : STD_LOGIC;
  signal \n_0_EXP_OP.OP/i_res_exp/fabric.use_unisims.gen_addsub[2].cyxor\ : STD_LOGIC;
  signal \n_0_EXP_OP.OP/i_res_exp/fabric.use_unisims.gen_addsub[2].gen_lut\ : STD_LOGIC;
  signal \n_0_EXP_OP.OP/i_res_exp/fabric.use_unisims.gen_addsub[2].prop_lut\ : STD_LOGIC;
  signal \n_0_EXP_OP.OP/i_res_exp/fabric.use_unisims.gen_addsub[3].cymux\ : STD_LOGIC;
  signal \n_0_EXP_OP.OP/i_res_exp/fabric.use_unisims.gen_addsub[3].cyxor\ : STD_LOGIC;
  signal \n_0_EXP_OP.OP/i_res_exp/fabric.use_unisims.gen_addsub[3].gen_lut\ : STD_LOGIC;
  signal \n_0_EXP_OP.OP/i_res_exp/fabric.use_unisims.gen_addsub[3].prop_lut\ : STD_LOGIC;
  signal \n_0_EXP_OP.OP/i_res_exp/fabric.use_unisims.gen_addsub[4].cymux\ : STD_LOGIC;
  signal \n_0_EXP_OP.OP/i_res_exp/fabric.use_unisims.gen_addsub[4].cyxor\ : STD_LOGIC;
  signal \n_0_EXP_OP.OP/i_res_exp/fabric.use_unisims.gen_addsub[4].gen_lut\ : STD_LOGIC;
  signal \n_0_EXP_OP.OP/i_res_exp/fabric.use_unisims.gen_addsub[4].prop_lut\ : STD_LOGIC;
  signal \n_0_EXP_OP.OP/i_res_exp/fabric.use_unisims.gen_addsub[5].cymux\ : STD_LOGIC;
  signal \n_0_EXP_OP.OP/i_res_exp/fabric.use_unisims.gen_addsub[5].cyxor\ : STD_LOGIC;
  signal \n_0_EXP_OP.OP/i_res_exp/fabric.use_unisims.gen_addsub[5].gen_lut\ : STD_LOGIC;
  signal \n_0_EXP_OP.OP/i_res_exp/fabric.use_unisims.gen_addsub[5].prop_lut\ : STD_LOGIC;
  signal \n_0_EXP_OP.OP/i_res_exp/fabric.use_unisims.gen_addsub[6].cymux\ : STD_LOGIC;
  signal \n_0_EXP_OP.OP/i_res_exp/fabric.use_unisims.gen_addsub[6].cyxor\ : STD_LOGIC;
  signal \n_0_EXP_OP.OP/i_res_exp/fabric.use_unisims.gen_addsub[6].gen_lut\ : STD_LOGIC;
  signal \n_0_EXP_OP.OP/i_res_exp/fabric.use_unisims.gen_addsub[6].prop_lut\ : STD_LOGIC;
  signal \n_0_EXP_OP.OP/i_res_exp/fabric.use_unisims.gen_addsub[7].cymux\ : STD_LOGIC;
  signal \n_0_EXP_OP.OP/i_res_exp/fabric.use_unisims.gen_addsub[7].cyxor\ : STD_LOGIC;
  signal \n_0_EXP_OP.OP/i_res_exp/fabric.use_unisims.gen_addsub[7].gen_lut\ : STD_LOGIC;
  signal \n_0_EXP_OP.OP/i_res_exp/fabric.use_unisims.gen_addsub[7].prop_lut\ : STD_LOGIC;
  signal \n_0_EXP_OP.OP/i_res_exp/fabric.use_unisims.gen_addsub[8].cymux\ : STD_LOGIC;
  signal \n_0_EXP_OP.OP/i_res_exp/fabric.use_unisims.gen_addsub[8].cyxor\ : STD_LOGIC;
  signal \n_0_EXP_OP.OP/i_res_exp/fabric.use_unisims.gen_addsub[8].gen_lut\ : STD_LOGIC;
  signal \n_0_EXP_OP.OP/i_res_exp/fabric.use_unisims.gen_addsub[8].prop_lut\ : STD_LOGIC;
  signal \n_0_EXP_OP.OP/i_res_exp/fabric.use_unisims.gen_addsub[9].cyxor\ : STD_LOGIC;
  signal \n_0_EXP_OP.OP/i_res_exp/fabric.use_unisims.gen_addsub[9].gen_lut\ : STD_LOGIC;
  signal \n_0_EXP_OP.OP/i_res_exp/fabric.use_unisims.gen_addsub[9].prop_lut\ : STD_LOGIC;
  signal \n_0_EXP_OP.OP/i_shift_to_fixed/ALIGN_Z_D/EQ_ZERO/CARRY_ZERO_DET/CHAIN_GEN[11].C_MUX.CARRY_MUX\ : STD_LOGIC;
  signal \n_0_EXP_OP.OP/i_shift_to_fixed/ALIGN_Z_D/MUX_LOOP[2].OTHER_LEVELS.DO_CHUNKS[0].LUT6_STRUCT_MUX.MUX1\ : STD_LOGIC;
  signal \n_0_EXP_OP.OP/i_shift_to_fixed/ROUND/CHAIN_GEN[11].C_MUX.CARRY_MUX\ : STD_LOGIC;
  signal \n_0_EXP_OP.OP/i_shift_to_fixed/ROUND/CHAIN_GEN[15].C_MUX.CARRY_MUX\ : STD_LOGIC;
  signal \n_0_EXP_OP.OP/i_shift_to_fixed/ROUND/CHAIN_GEN[19].C_MUX.CARRY_MUX\ : STD_LOGIC;
  signal \n_0_EXP_OP.OP/i_shift_to_fixed/ROUND/CHAIN_GEN[23].C_MUX.CARRY_MUX\ : STD_LOGIC;
  signal \n_0_EXP_OP.OP/i_shift_to_fixed/ROUND/CHAIN_GEN[27].C_MUX.CARRY_MUX\ : STD_LOGIC;
  signal \n_0_EXP_OP.OP/i_shift_to_fixed/ROUND/CHAIN_GEN[31].C_MUX.CARRY_MUX\ : STD_LOGIC;
  signal \n_0_EXP_OP.OP/i_shift_to_fixed/ROUND/CHAIN_GEN[35].C_MUX.CARRY_MUX\ : STD_LOGIC;
  signal \n_0_EXP_OP.OP/i_shift_to_fixed/ROUND/CHAIN_GEN[39].C_MUX.CARRY_MUX\ : STD_LOGIC;
  signal \n_0_EXP_OP.OP/i_shift_to_fixed/ROUND/CHAIN_GEN[3].C_MUX.CARRY_MUX\ : STD_LOGIC;
  signal \n_0_EXP_OP.OP/i_shift_to_fixed/ROUND/CHAIN_GEN[43].C_MUX.CARRY_MUX\ : STD_LOGIC;
  signal \n_0_EXP_OP.OP/i_shift_to_fixed/ROUND/CHAIN_GEN[47].C_MUX.CARRY_MUX\ : STD_LOGIC;
  signal \n_0_EXP_OP.OP/i_shift_to_fixed/ROUND/CHAIN_GEN[51].C_MUX.CARRY_MUX\ : STD_LOGIC;
  signal \n_0_EXP_OP.OP/i_shift_to_fixed/ROUND/CHAIN_GEN[55].C_MUX.CARRY_MUX\ : STD_LOGIC;
  signal \n_0_EXP_OP.OP/i_shift_to_fixed/ROUND/CHAIN_GEN[59].C_MUX.CARRY_MUX\ : STD_LOGIC;
  signal \n_0_EXP_OP.OP/i_shift_to_fixed/ROUND/CHAIN_GEN[63].C_MUX.CARRY_MUX\ : STD_LOGIC;
  signal \n_0_EXP_OP.OP/i_shift_to_fixed/ROUND/CHAIN_GEN[7].C_MUX.CARRY_MUX\ : STD_LOGIC;
  signal \n_0_EXP_OP.OP/i_special_detect/input_sign_delay_balance/i_pipe/opt_has_pipe.i_pipe[11].pipe_reg[11][0]_srl10\ : STD_LOGIC;
  signal \n_0_EXP_OP.OP/i_special_detect/range_overflow_detect/C_CHAIN/CHAIN_GEN[3].C_MUX.CARRY_MUX\ : STD_LOGIC;
  signal \n_0_EXP_OP.OP/i_special_detect/range_overflow_detect/C_CHAIN/CHAIN_GEN[5].CARRYS_DEL.NEED_DEL.CARRYS_DEL/i_pipe/opt_has_pipe.i_pipe[10].pipe_reg[10][0]_srl9\ : STD_LOGIC;
  signal \n_0_EXP_OP.OP/i_special_detect/range_overflow_detect/C_CHAIN/CHAIN_GEN[5].CARRYS_DEL.NEED_DEL.CARRYS_FD\ : STD_LOGIC;
  signal \n_0_EXP_OP.OP/i_special_detect/range_underflow_detect/C_CHAIN/CHAIN_GEN[3].C_MUX.CARRY_MUX\ : STD_LOGIC;
  signal \n_0_EXP_OP.OP/i_special_detect/range_underflow_detect/C_CHAIN/CHAIN_GEN[5].CARRYS_DEL.NEED_DEL.CARRYS_DEL/i_pipe/opt_has_pipe.i_pipe[10].pipe_reg[10][0]_srl9\ : STD_LOGIC;
  signal \n_0_EXP_OP.OP/i_special_detect/range_underflow_detect/C_CHAIN/CHAIN_GEN[5].CARRYS_DEL.NEED_DEL.CARRYS_FD\ : STD_LOGIC;
  signal \n_0_EXP_OP.OP/i_special_detect/specialcase_delay_balance/i_pipe/opt_has_pipe.i_pipe[10].pipe_reg[10][0]_srl9\ : STD_LOGIC;
  signal \n_0_EXP_OP.OP/i_special_detect/specialcase_delay_balance/i_pipe/opt_has_pipe.i_pipe[10].pipe_reg[10][1]_srl9\ : STD_LOGIC;
  signal \n_0_MUX_LOOP[2].OTHER_LEVELS.DO_CHUNKS[0].LUT6_STRUCT_MUX.MUX0_i_1\ : STD_LOGIC;
  signal \n_0_MUX_LOOP[2].OTHER_LEVELS.DO_CHUNKS[0].LUT6_STRUCT_MUX.MUX0_i_10\ : STD_LOGIC;
  signal \n_0_MUX_LOOP[2].OTHER_LEVELS.DO_CHUNKS[0].LUT6_STRUCT_MUX.MUX0_i_11\ : STD_LOGIC;
  signal \n_0_MUX_LOOP[2].OTHER_LEVELS.DO_CHUNKS[0].LUT6_STRUCT_MUX.MUX0_i_12\ : STD_LOGIC;
  signal \n_0_MUX_LOOP[2].OTHER_LEVELS.DO_CHUNKS[0].LUT6_STRUCT_MUX.MUX0_i_13\ : STD_LOGIC;
  signal \n_0_MUX_LOOP[2].OTHER_LEVELS.DO_CHUNKS[0].LUT6_STRUCT_MUX.MUX0_i_14\ : STD_LOGIC;
  signal \n_0_MUX_LOOP[2].OTHER_LEVELS.DO_CHUNKS[0].LUT6_STRUCT_MUX.MUX0_i_15\ : STD_LOGIC;
  signal \n_0_MUX_LOOP[2].OTHER_LEVELS.DO_CHUNKS[0].LUT6_STRUCT_MUX.MUX0_i_16\ : STD_LOGIC;
  signal \n_0_MUX_LOOP[2].OTHER_LEVELS.DO_CHUNKS[0].LUT6_STRUCT_MUX.MUX0_i_2\ : STD_LOGIC;
  signal \n_0_MUX_LOOP[2].OTHER_LEVELS.DO_CHUNKS[0].LUT6_STRUCT_MUX.MUX0_i_4\ : STD_LOGIC;
  signal \n_0_MUX_LOOP[2].OTHER_LEVELS.DO_CHUNKS[0].LUT6_STRUCT_MUX.MUX0_i_5\ : STD_LOGIC;
  signal \n_0_MUX_LOOP[2].OTHER_LEVELS.DO_CHUNKS[0].LUT6_STRUCT_MUX.MUX0_i_6\ : STD_LOGIC;
  signal \n_0_MUX_LOOP[2].OTHER_LEVELS.DO_CHUNKS[0].LUT6_STRUCT_MUX.MUX0_i_7\ : STD_LOGIC;
  signal \n_0_MUX_LOOP[2].OTHER_LEVELS.DO_CHUNKS[0].LUT6_STRUCT_MUX.MUX0_i_8\ : STD_LOGIC;
  signal \n_0_MUX_LOOP[2].OTHER_LEVELS.DO_CHUNKS[0].LUT6_STRUCT_MUX.MUX0_i_9\ : STD_LOGIC;
  signal \n_0_MUX_LOOP[2].OTHER_LEVELS.DO_CHUNKS[0].LUT6_STRUCT_MUX.MUX1_i_1\ : STD_LOGIC;
  signal \n_0_MUX_LOOP[2].OTHER_LEVELS.DO_CHUNKS[0].LUT6_STRUCT_MUX.MUX1_i_10\ : STD_LOGIC;
  signal \n_0_MUX_LOOP[2].OTHER_LEVELS.DO_CHUNKS[0].LUT6_STRUCT_MUX.MUX1_i_2\ : STD_LOGIC;
  signal \n_0_MUX_LOOP[2].OTHER_LEVELS.DO_CHUNKS[0].LUT6_STRUCT_MUX.MUX1_i_3\ : STD_LOGIC;
  signal \n_0_MUX_LOOP[2].OTHER_LEVELS.DO_CHUNKS[0].LUT6_STRUCT_MUX.MUX1_i_4\ : STD_LOGIC;
  signal \n_0_MUX_LOOP[2].OTHER_LEVELS.DO_CHUNKS[0].LUT6_STRUCT_MUX.MUX1_i_5\ : STD_LOGIC;
  signal \n_0_MUX_LOOP[2].OTHER_LEVELS.DO_CHUNKS[0].LUT6_STRUCT_MUX.MUX1_i_6\ : STD_LOGIC;
  signal \n_0_MUX_LOOP[2].OTHER_LEVELS.DO_CHUNKS[0].LUT6_STRUCT_MUX.MUX1_i_7\ : STD_LOGIC;
  signal \n_0_MUX_LOOP[2].OTHER_LEVELS.DO_CHUNKS[0].LUT6_STRUCT_MUX.MUX1_i_8\ : STD_LOGIC;
  signal \n_0_MUX_LOOP[2].OTHER_LEVELS.DO_CHUNKS[0].LUT6_STRUCT_MUX.MUX1_i_9\ : STD_LOGIC;
  signal \n_0_MUX_LOOP[2].OTHER_LEVELS.DO_CHUNKS[0].LUT6_STRUCT_MUX.MUX2_i_1\ : STD_LOGIC;
  signal \n_0_fabric.use_unisims.gen_addsub[0].prop_lut_i_1\ : STD_LOGIC;
  signal \n_0_fabric.use_unisims.gen_addsub[10].prop_lut_i_1\ : STD_LOGIC;
  signal \n_0_fabric.use_unisims.gen_addsub[1].prop_lut_i_1\ : STD_LOGIC;
  signal \n_0_fabric.use_unisims.gen_addsub[2].prop_lut_i_1\ : STD_LOGIC;
  signal \n_0_fabric.use_unisims.gen_addsub[3].prop_lut_i_1\ : STD_LOGIC;
  signal \n_0_fabric.use_unisims.gen_addsub[4].prop_lut_i_1\ : STD_LOGIC;
  signal \n_0_fabric.use_unisims.gen_addsub[5].prop_lut_i_1\ : STD_LOGIC;
  signal \n_0_fabric.use_unisims.gen_addsub[6].prop_lut_i_1\ : STD_LOGIC;
  signal \n_0_fabric.use_unisims.gen_addsub[7].prop_lut_i_1\ : STD_LOGIC;
  signal \n_0_fabric.use_unisims.gen_addsub[8].prop_lut_i_1\ : STD_LOGIC;
  signal \n_0_fabric.use_unisims.gen_addsub[9].prop_lut_i_1\ : STD_LOGIC;
  signal n_0_g0_b0 : STD_LOGIC;
  signal \n_0_g0_b0__0\ : STD_LOGIC;
  signal \n_0_g0_b0__1\ : STD_LOGIC;
  signal n_0_g0_b1 : STD_LOGIC;
  signal n_0_g0_b10 : STD_LOGIC;
  signal \n_0_g0_b10__0\ : STD_LOGIC;
  signal n_0_g0_b11 : STD_LOGIC;
  signal n_0_g0_b12 : STD_LOGIC;
  signal n_0_g0_b13 : STD_LOGIC;
  signal n_0_g0_b14 : STD_LOGIC;
  signal n_0_g0_b15 : STD_LOGIC;
  signal n_0_g0_b16 : STD_LOGIC;
  signal n_0_g0_b17 : STD_LOGIC;
  signal n_0_g0_b18 : STD_LOGIC;
  signal n_0_g0_b19 : STD_LOGIC;
  signal \n_0_g0_b1__0\ : STD_LOGIC;
  signal \n_0_g0_b1__1\ : STD_LOGIC;
  signal n_0_g0_b2 : STD_LOGIC;
  signal n_0_g0_b20 : STD_LOGIC;
  signal n_0_g0_b21 : STD_LOGIC;
  signal n_0_g0_b22 : STD_LOGIC;
  signal n_0_g0_b23 : STD_LOGIC;
  signal n_0_g0_b24 : STD_LOGIC;
  signal n_0_g0_b25 : STD_LOGIC;
  signal n_0_g0_b26 : STD_LOGIC;
  signal n_0_g0_b27 : STD_LOGIC;
  signal n_0_g0_b28 : STD_LOGIC;
  signal n_0_g0_b29 : STD_LOGIC;
  signal \n_0_g0_b2__0\ : STD_LOGIC;
  signal \n_0_g0_b2__1\ : STD_LOGIC;
  signal n_0_g0_b3 : STD_LOGIC;
  signal n_0_g0_b30 : STD_LOGIC;
  signal n_0_g0_b31 : STD_LOGIC;
  signal n_0_g0_b32 : STD_LOGIC;
  signal n_0_g0_b33 : STD_LOGIC;
  signal n_0_g0_b34 : STD_LOGIC;
  signal n_0_g0_b35 : STD_LOGIC;
  signal n_0_g0_b36 : STD_LOGIC;
  signal n_0_g0_b37 : STD_LOGIC;
  signal n_0_g0_b38 : STD_LOGIC;
  signal n_0_g0_b39 : STD_LOGIC;
  signal \n_0_g0_b3__0\ : STD_LOGIC;
  signal \n_0_g0_b3__1\ : STD_LOGIC;
  signal n_0_g0_b4 : STD_LOGIC;
  signal n_0_g0_b40 : STD_LOGIC;
  signal n_0_g0_b41 : STD_LOGIC;
  signal n_0_g0_b42 : STD_LOGIC;
  signal n_0_g0_b43 : STD_LOGIC;
  signal n_0_g0_b44 : STD_LOGIC;
  signal n_0_g0_b45 : STD_LOGIC;
  signal n_0_g0_b46 : STD_LOGIC;
  signal n_0_g0_b47 : STD_LOGIC;
  signal n_0_g0_b48 : STD_LOGIC;
  signal n_0_g0_b49 : STD_LOGIC;
  signal \n_0_g0_b4__0\ : STD_LOGIC;
  signal \n_0_g0_b4__1\ : STD_LOGIC;
  signal n_0_g0_b5 : STD_LOGIC;
  signal n_0_g0_b50 : STD_LOGIC;
  signal n_0_g0_b51 : STD_LOGIC;
  signal n_0_g0_b52 : STD_LOGIC;
  signal n_0_g0_b53 : STD_LOGIC;
  signal n_0_g0_b54 : STD_LOGIC;
  signal n_0_g0_b55 : STD_LOGIC;
  signal n_0_g0_b56 : STD_LOGIC;
  signal n_0_g0_b57 : STD_LOGIC;
  signal n_0_g0_b58 : STD_LOGIC;
  signal n_0_g0_b59 : STD_LOGIC;
  signal \n_0_g0_b5__0\ : STD_LOGIC;
  signal \n_0_g0_b5__1\ : STD_LOGIC;
  signal n_0_g0_b6 : STD_LOGIC;
  signal n_0_g0_b60 : STD_LOGIC;
  signal n_0_g0_b61 : STD_LOGIC;
  signal n_0_g0_b62 : STD_LOGIC;
  signal n_0_g0_b63 : STD_LOGIC;
  signal n_0_g0_b64 : STD_LOGIC;
  signal \n_0_g0_b6__0\ : STD_LOGIC;
  signal n_0_g0_b7 : STD_LOGIC;
  signal \n_0_g0_b7__0\ : STD_LOGIC;
  signal n_0_g0_b8 : STD_LOGIC;
  signal \n_0_g0_b8__0\ : STD_LOGIC;
  signal n_0_g0_b9 : STD_LOGIC;
  signal \n_0_g0_b9__0\ : STD_LOGIC;
  signal \n_0_i_nd_to_rdy/opt_has_pipe.i_pipe[12].pipe_reg[12][0]_srl11\ : STD_LOGIC;
  signal \n_0_opt_has_pipe.first_q[0]_i_1\ : STD_LOGIC;
  signal \n_0_opt_has_pipe.first_q[0]_i_10\ : STD_LOGIC;
  signal \n_0_opt_has_pipe.first_q[0]_i_11\ : STD_LOGIC;
  signal \n_0_opt_has_pipe.first_q[0]_i_12\ : STD_LOGIC;
  signal \n_0_opt_has_pipe.first_q[0]_i_13\ : STD_LOGIC;
  signal \n_0_opt_has_pipe.first_q[0]_i_14\ : STD_LOGIC;
  signal \n_0_opt_has_pipe.first_q[0]_i_15\ : STD_LOGIC;
  signal \n_0_opt_has_pipe.first_q[0]_i_16\ : STD_LOGIC;
  signal \n_0_opt_has_pipe.first_q[0]_i_17\ : STD_LOGIC;
  signal \n_0_opt_has_pipe.first_q[0]_i_18\ : STD_LOGIC;
  signal \n_0_opt_has_pipe.first_q[0]_i_19\ : STD_LOGIC;
  signal \n_0_opt_has_pipe.first_q[0]_i_1__0\ : STD_LOGIC;
  signal \n_0_opt_has_pipe.first_q[0]_i_1__1\ : STD_LOGIC;
  signal \n_0_opt_has_pipe.first_q[0]_i_1__2\ : STD_LOGIC;
  signal \n_0_opt_has_pipe.first_q[0]_i_1__4\ : STD_LOGIC;
  signal \n_0_opt_has_pipe.first_q[0]_i_1__6\ : STD_LOGIC;
  signal \n_0_opt_has_pipe.first_q[0]_i_1__7\ : STD_LOGIC;
  signal \n_0_opt_has_pipe.first_q[0]_i_1__8\ : STD_LOGIC;
  signal \n_0_opt_has_pipe.first_q[0]_i_2\ : STD_LOGIC;
  signal \n_0_opt_has_pipe.first_q[0]_i_20\ : STD_LOGIC;
  signal \n_0_opt_has_pipe.first_q[0]_i_21\ : STD_LOGIC;
  signal \n_0_opt_has_pipe.first_q[0]_i_22\ : STD_LOGIC;
  signal \n_0_opt_has_pipe.first_q[0]_i_2__0\ : STD_LOGIC;
  signal \n_0_opt_has_pipe.first_q[0]_i_2__1\ : STD_LOGIC;
  signal \n_0_opt_has_pipe.first_q[0]_i_2__2\ : STD_LOGIC;
  signal \n_0_opt_has_pipe.first_q[0]_i_2__3\ : STD_LOGIC;
  signal \n_0_opt_has_pipe.first_q[0]_i_3\ : STD_LOGIC;
  signal \n_0_opt_has_pipe.first_q[0]_i_3__0\ : STD_LOGIC;
  signal \n_0_opt_has_pipe.first_q[0]_i_3__1\ : STD_LOGIC;
  signal \n_0_opt_has_pipe.first_q[0]_i_3__2\ : STD_LOGIC;
  signal \n_0_opt_has_pipe.first_q[0]_i_4\ : STD_LOGIC;
  signal \n_0_opt_has_pipe.first_q[0]_i_4__0\ : STD_LOGIC;
  signal \n_0_opt_has_pipe.first_q[0]_i_5\ : STD_LOGIC;
  signal \n_0_opt_has_pipe.first_q[0]_i_6\ : STD_LOGIC;
  signal \n_0_opt_has_pipe.first_q[0]_i_7\ : STD_LOGIC;
  signal \n_0_opt_has_pipe.first_q[0]_i_8\ : STD_LOGIC;
  signal \n_0_opt_has_pipe.first_q[0]_i_9\ : STD_LOGIC;
  signal \n_0_opt_has_pipe.first_q[10]_i_1\ : STD_LOGIC;
  signal \n_0_opt_has_pipe.first_q[10]_i_1__1\ : STD_LOGIC;
  signal \n_0_opt_has_pipe.first_q[10]_i_2\ : STD_LOGIC;
  signal \n_0_opt_has_pipe.first_q[10]_i_3\ : STD_LOGIC;
  signal \n_0_opt_has_pipe.first_q[11]_i_1\ : STD_LOGIC;
  signal \n_0_opt_has_pipe.first_q[11]_i_1__1\ : STD_LOGIC;
  signal \n_0_opt_has_pipe.first_q[11]_i_2\ : STD_LOGIC;
  signal \n_0_opt_has_pipe.first_q[11]_i_2__0\ : STD_LOGIC;
  signal \n_0_opt_has_pipe.first_q[11]_i_3\ : STD_LOGIC;
  signal \n_0_opt_has_pipe.first_q[11]_i_3__0\ : STD_LOGIC;
  signal \n_0_opt_has_pipe.first_q[11]_i_4\ : STD_LOGIC;
  signal \n_0_opt_has_pipe.first_q[11]_i_5\ : STD_LOGIC;
  signal \n_0_opt_has_pipe.first_q[12]_i_1\ : STD_LOGIC;
  signal \n_0_opt_has_pipe.first_q[12]_i_1__1\ : STD_LOGIC;
  signal \n_0_opt_has_pipe.first_q[12]_i_2\ : STD_LOGIC;
  signal \n_0_opt_has_pipe.first_q[12]_i_3\ : STD_LOGIC;
  signal \n_0_opt_has_pipe.first_q[13]_i_1\ : STD_LOGIC;
  signal \n_0_opt_has_pipe.first_q[13]_i_1__1\ : STD_LOGIC;
  signal \n_0_opt_has_pipe.first_q[13]_i_2\ : STD_LOGIC;
  signal \n_0_opt_has_pipe.first_q[13]_i_3\ : STD_LOGIC;
  signal \n_0_opt_has_pipe.first_q[14]_i_1\ : STD_LOGIC;
  signal \n_0_opt_has_pipe.first_q[14]_i_1__1\ : STD_LOGIC;
  signal \n_0_opt_has_pipe.first_q[14]_i_2\ : STD_LOGIC;
  signal \n_0_opt_has_pipe.first_q[14]_i_3\ : STD_LOGIC;
  signal \n_0_opt_has_pipe.first_q[14]_i_4\ : STD_LOGIC;
  signal \n_0_opt_has_pipe.first_q[15]_i_1\ : STD_LOGIC;
  signal \n_0_opt_has_pipe.first_q[15]_i_1__1\ : STD_LOGIC;
  signal \n_0_opt_has_pipe.first_q[15]_i_2\ : STD_LOGIC;
  signal \n_0_opt_has_pipe.first_q[15]_i_2__0\ : STD_LOGIC;
  signal \n_0_opt_has_pipe.first_q[15]_i_3\ : STD_LOGIC;
  signal \n_0_opt_has_pipe.first_q[15]_i_3__0\ : STD_LOGIC;
  signal \n_0_opt_has_pipe.first_q[15]_i_4\ : STD_LOGIC;
  signal \n_0_opt_has_pipe.first_q[15]_i_4__0\ : STD_LOGIC;
  signal \n_0_opt_has_pipe.first_q[15]_i_5\ : STD_LOGIC;
  signal \n_0_opt_has_pipe.first_q[16]_i_1\ : STD_LOGIC;
  signal \n_0_opt_has_pipe.first_q[16]_i_1__1\ : STD_LOGIC;
  signal \n_0_opt_has_pipe.first_q[16]_i_2\ : STD_LOGIC;
  signal \n_0_opt_has_pipe.first_q[16]_i_3\ : STD_LOGIC;
  signal \n_0_opt_has_pipe.first_q[16]_i_4\ : STD_LOGIC;
  signal \n_0_opt_has_pipe.first_q[17]_i_1\ : STD_LOGIC;
  signal \n_0_opt_has_pipe.first_q[17]_i_1__1\ : STD_LOGIC;
  signal \n_0_opt_has_pipe.first_q[17]_i_2\ : STD_LOGIC;
  signal \n_0_opt_has_pipe.first_q[17]_i_3\ : STD_LOGIC;
  signal \n_0_opt_has_pipe.first_q[17]_i_4\ : STD_LOGIC;
  signal \n_0_opt_has_pipe.first_q[18]_i_1\ : STD_LOGIC;
  signal \n_0_opt_has_pipe.first_q[18]_i_1__1\ : STD_LOGIC;
  signal \n_0_opt_has_pipe.first_q[18]_i_2\ : STD_LOGIC;
  signal \n_0_opt_has_pipe.first_q[18]_i_3\ : STD_LOGIC;
  signal \n_0_opt_has_pipe.first_q[19]_i_1\ : STD_LOGIC;
  signal \n_0_opt_has_pipe.first_q[19]_i_1__1\ : STD_LOGIC;
  signal \n_0_opt_has_pipe.first_q[19]_i_2\ : STD_LOGIC;
  signal \n_0_opt_has_pipe.first_q[19]_i_2__0\ : STD_LOGIC;
  signal \n_0_opt_has_pipe.first_q[19]_i_3\ : STD_LOGIC;
  signal \n_0_opt_has_pipe.first_q[19]_i_3__0\ : STD_LOGIC;
  signal \n_0_opt_has_pipe.first_q[19]_i_4\ : STD_LOGIC;
  signal \n_0_opt_has_pipe.first_q[19]_i_5\ : STD_LOGIC;
  signal \n_0_opt_has_pipe.first_q[1]_i_1\ : STD_LOGIC;
  signal \n_0_opt_has_pipe.first_q[1]_i_1__0\ : STD_LOGIC;
  signal \n_0_opt_has_pipe.first_q[1]_i_1__1\ : STD_LOGIC;
  signal \n_0_opt_has_pipe.first_q[1]_i_1__3\ : STD_LOGIC;
  signal \n_0_opt_has_pipe.first_q[1]_i_1__4\ : STD_LOGIC;
  signal \n_0_opt_has_pipe.first_q[1]_i_1__5\ : STD_LOGIC;
  signal \n_0_opt_has_pipe.first_q[1]_i_2\ : STD_LOGIC;
  signal \n_0_opt_has_pipe.first_q[1]_i_2__0\ : STD_LOGIC;
  signal \n_0_opt_has_pipe.first_q[1]_i_2__1\ : STD_LOGIC;
  signal \n_0_opt_has_pipe.first_q[1]_i_3\ : STD_LOGIC;
  signal \n_0_opt_has_pipe.first_q[1]_i_3__0\ : STD_LOGIC;
  signal \n_0_opt_has_pipe.first_q[20]_i_1\ : STD_LOGIC;
  signal \n_0_opt_has_pipe.first_q[20]_i_1__1\ : STD_LOGIC;
  signal \n_0_opt_has_pipe.first_q[20]_i_2\ : STD_LOGIC;
  signal \n_0_opt_has_pipe.first_q[20]_i_3\ : STD_LOGIC;
  signal \n_0_opt_has_pipe.first_q[21]_i_1\ : STD_LOGIC;
  signal \n_0_opt_has_pipe.first_q[21]_i_1__1\ : STD_LOGIC;
  signal \n_0_opt_has_pipe.first_q[21]_i_2\ : STD_LOGIC;
  signal \n_0_opt_has_pipe.first_q[21]_i_3\ : STD_LOGIC;
  signal \n_0_opt_has_pipe.first_q[22]_i_1\ : STD_LOGIC;
  signal \n_0_opt_has_pipe.first_q[22]_i_1__1\ : STD_LOGIC;
  signal \n_0_opt_has_pipe.first_q[22]_i_2\ : STD_LOGIC;
  signal \n_0_opt_has_pipe.first_q[22]_i_3\ : STD_LOGIC;
  signal \n_0_opt_has_pipe.first_q[23]_i_1\ : STD_LOGIC;
  signal \n_0_opt_has_pipe.first_q[23]_i_1__1\ : STD_LOGIC;
  signal \n_0_opt_has_pipe.first_q[23]_i_2\ : STD_LOGIC;
  signal \n_0_opt_has_pipe.first_q[23]_i_2__0\ : STD_LOGIC;
  signal \n_0_opt_has_pipe.first_q[23]_i_3\ : STD_LOGIC;
  signal \n_0_opt_has_pipe.first_q[23]_i_3__0\ : STD_LOGIC;
  signal \n_0_opt_has_pipe.first_q[23]_i_4\ : STD_LOGIC;
  signal \n_0_opt_has_pipe.first_q[23]_i_5\ : STD_LOGIC;
  signal \n_0_opt_has_pipe.first_q[24]_i_1\ : STD_LOGIC;
  signal \n_0_opt_has_pipe.first_q[24]_i_1__1\ : STD_LOGIC;
  signal \n_0_opt_has_pipe.first_q[24]_i_2\ : STD_LOGIC;
  signal \n_0_opt_has_pipe.first_q[24]_i_3\ : STD_LOGIC;
  signal \n_0_opt_has_pipe.first_q[25]_i_1\ : STD_LOGIC;
  signal \n_0_opt_has_pipe.first_q[25]_i_1__1\ : STD_LOGIC;
  signal \n_0_opt_has_pipe.first_q[25]_i_2\ : STD_LOGIC;
  signal \n_0_opt_has_pipe.first_q[25]_i_3\ : STD_LOGIC;
  signal \n_0_opt_has_pipe.first_q[25]_i_4\ : STD_LOGIC;
  signal \n_0_opt_has_pipe.first_q[26]_i_1\ : STD_LOGIC;
  signal \n_0_opt_has_pipe.first_q[26]_i_1__1\ : STD_LOGIC;
  signal \n_0_opt_has_pipe.first_q[26]_i_2\ : STD_LOGIC;
  signal \n_0_opt_has_pipe.first_q[26]_i_3\ : STD_LOGIC;
  signal \n_0_opt_has_pipe.first_q[26]_i_4\ : STD_LOGIC;
  signal \n_0_opt_has_pipe.first_q[27]_i_1\ : STD_LOGIC;
  signal \n_0_opt_has_pipe.first_q[27]_i_1__1\ : STD_LOGIC;
  signal \n_0_opt_has_pipe.first_q[27]_i_2\ : STD_LOGIC;
  signal \n_0_opt_has_pipe.first_q[27]_i_2__0\ : STD_LOGIC;
  signal \n_0_opt_has_pipe.first_q[27]_i_3\ : STD_LOGIC;
  signal \n_0_opt_has_pipe.first_q[27]_i_3__0\ : STD_LOGIC;
  signal \n_0_opt_has_pipe.first_q[27]_i_4\ : STD_LOGIC;
  signal \n_0_opt_has_pipe.first_q[27]_i_4__0\ : STD_LOGIC;
  signal \n_0_opt_has_pipe.first_q[27]_i_5\ : STD_LOGIC;
  signal \n_0_opt_has_pipe.first_q[28]_i_1\ : STD_LOGIC;
  signal \n_0_opt_has_pipe.first_q[28]_i_1__1\ : STD_LOGIC;
  signal \n_0_opt_has_pipe.first_q[28]_i_2\ : STD_LOGIC;
  signal \n_0_opt_has_pipe.first_q[28]_i_3\ : STD_LOGIC;
  signal \n_0_opt_has_pipe.first_q[28]_i_4\ : STD_LOGIC;
  signal \n_0_opt_has_pipe.first_q[28]_i_5\ : STD_LOGIC;
  signal \n_0_opt_has_pipe.first_q[29]_i_1\ : STD_LOGIC;
  signal \n_0_opt_has_pipe.first_q[29]_i_1__1\ : STD_LOGIC;
  signal \n_0_opt_has_pipe.first_q[29]_i_2\ : STD_LOGIC;
  signal \n_0_opt_has_pipe.first_q[29]_i_3\ : STD_LOGIC;
  signal \n_0_opt_has_pipe.first_q[29]_i_4\ : STD_LOGIC;
  signal \n_0_opt_has_pipe.first_q[2]_i_1\ : STD_LOGIC;
  signal \n_0_opt_has_pipe.first_q[2]_i_1__1\ : STD_LOGIC;
  signal \n_0_opt_has_pipe.first_q[2]_i_2\ : STD_LOGIC;
  signal \n_0_opt_has_pipe.first_q[2]_i_3\ : STD_LOGIC;
  signal \n_0_opt_has_pipe.first_q[30]_i_1\ : STD_LOGIC;
  signal \n_0_opt_has_pipe.first_q[30]_i_1__1\ : STD_LOGIC;
  signal \n_0_opt_has_pipe.first_q[30]_i_2\ : STD_LOGIC;
  signal \n_0_opt_has_pipe.first_q[30]_i_3\ : STD_LOGIC;
  signal \n_0_opt_has_pipe.first_q[30]_i_4\ : STD_LOGIC;
  signal \n_0_opt_has_pipe.first_q[30]_i_5\ : STD_LOGIC;
  signal \n_0_opt_has_pipe.first_q[31]_i_1\ : STD_LOGIC;
  signal \n_0_opt_has_pipe.first_q[31]_i_1__1\ : STD_LOGIC;
  signal \n_0_opt_has_pipe.first_q[31]_i_2\ : STD_LOGIC;
  signal \n_0_opt_has_pipe.first_q[31]_i_2__0\ : STD_LOGIC;
  signal \n_0_opt_has_pipe.first_q[31]_i_3\ : STD_LOGIC;
  signal \n_0_opt_has_pipe.first_q[31]_i_3__0\ : STD_LOGIC;
  signal \n_0_opt_has_pipe.first_q[31]_i_4\ : STD_LOGIC;
  signal \n_0_opt_has_pipe.first_q[31]_i_4__0\ : STD_LOGIC;
  signal \n_0_opt_has_pipe.first_q[31]_i_5\ : STD_LOGIC;
  signal \n_0_opt_has_pipe.first_q[31]_i_5__0\ : STD_LOGIC;
  signal \n_0_opt_has_pipe.first_q[32]_i_1__0\ : STD_LOGIC;
  signal \n_0_opt_has_pipe.first_q[32]_i_1__1\ : STD_LOGIC;
  signal \n_0_opt_has_pipe.first_q[32]_i_2\ : STD_LOGIC;
  signal \n_0_opt_has_pipe.first_q[32]_i_3\ : STD_LOGIC;
  signal \n_0_opt_has_pipe.first_q[32]_i_4\ : STD_LOGIC;
  signal \n_0_opt_has_pipe.first_q[32]_i_5\ : STD_LOGIC;
  signal \n_0_opt_has_pipe.first_q[33]_i_1__0\ : STD_LOGIC;
  signal \n_0_opt_has_pipe.first_q[33]_i_1__1\ : STD_LOGIC;
  signal \n_0_opt_has_pipe.first_q[33]_i_2\ : STD_LOGIC;
  signal \n_0_opt_has_pipe.first_q[33]_i_3\ : STD_LOGIC;
  signal \n_0_opt_has_pipe.first_q[33]_i_4\ : STD_LOGIC;
  signal \n_0_opt_has_pipe.first_q[33]_i_5\ : STD_LOGIC;
  signal \n_0_opt_has_pipe.first_q[34]_i_1__0\ : STD_LOGIC;
  signal \n_0_opt_has_pipe.first_q[34]_i_1__1\ : STD_LOGIC;
  signal \n_0_opt_has_pipe.first_q[34]_i_2\ : STD_LOGIC;
  signal \n_0_opt_has_pipe.first_q[34]_i_3\ : STD_LOGIC;
  signal \n_0_opt_has_pipe.first_q[34]_i_4\ : STD_LOGIC;
  signal \n_0_opt_has_pipe.first_q[34]_i_5\ : STD_LOGIC;
  signal \n_0_opt_has_pipe.first_q[34]_i_6\ : STD_LOGIC;
  signal \n_0_opt_has_pipe.first_q[35]_i_1__0\ : STD_LOGIC;
  signal \n_0_opt_has_pipe.first_q[35]_i_1__1\ : STD_LOGIC;
  signal \n_0_opt_has_pipe.first_q[35]_i_2\ : STD_LOGIC;
  signal \n_0_opt_has_pipe.first_q[35]_i_2__0\ : STD_LOGIC;
  signal \n_0_opt_has_pipe.first_q[35]_i_3\ : STD_LOGIC;
  signal \n_0_opt_has_pipe.first_q[35]_i_3__0\ : STD_LOGIC;
  signal \n_0_opt_has_pipe.first_q[35]_i_4\ : STD_LOGIC;
  signal \n_0_opt_has_pipe.first_q[35]_i_4__0\ : STD_LOGIC;
  signal \n_0_opt_has_pipe.first_q[35]_i_5\ : STD_LOGIC;
  signal \n_0_opt_has_pipe.first_q[35]_i_5__0\ : STD_LOGIC;
  signal \n_0_opt_has_pipe.first_q[35]_i_6\ : STD_LOGIC;
  signal \n_0_opt_has_pipe.first_q[36]_i_1\ : STD_LOGIC;
  signal \n_0_opt_has_pipe.first_q[36]_i_1__1\ : STD_LOGIC;
  signal \n_0_opt_has_pipe.first_q[36]_i_2\ : STD_LOGIC;
  signal \n_0_opt_has_pipe.first_q[36]_i_3\ : STD_LOGIC;
  signal \n_0_opt_has_pipe.first_q[36]_i_4\ : STD_LOGIC;
  signal \n_0_opt_has_pipe.first_q[36]_i_5\ : STD_LOGIC;
  signal \n_0_opt_has_pipe.first_q[36]_i_6\ : STD_LOGIC;
  signal \n_0_opt_has_pipe.first_q[37]_i_1\ : STD_LOGIC;
  signal \n_0_opt_has_pipe.first_q[37]_i_1__1\ : STD_LOGIC;
  signal \n_0_opt_has_pipe.first_q[37]_i_2\ : STD_LOGIC;
  signal \n_0_opt_has_pipe.first_q[37]_i_3\ : STD_LOGIC;
  signal \n_0_opt_has_pipe.first_q[38]_i_1\ : STD_LOGIC;
  signal \n_0_opt_has_pipe.first_q[38]_i_1__1\ : STD_LOGIC;
  signal \n_0_opt_has_pipe.first_q[38]_i_2\ : STD_LOGIC;
  signal \n_0_opt_has_pipe.first_q[38]_i_3\ : STD_LOGIC;
  signal \n_0_opt_has_pipe.first_q[39]_i_1\ : STD_LOGIC;
  signal \n_0_opt_has_pipe.first_q[39]_i_1__1\ : STD_LOGIC;
  signal \n_0_opt_has_pipe.first_q[39]_i_2\ : STD_LOGIC;
  signal \n_0_opt_has_pipe.first_q[39]_i_2__0\ : STD_LOGIC;
  signal \n_0_opt_has_pipe.first_q[39]_i_3\ : STD_LOGIC;
  signal \n_0_opt_has_pipe.first_q[39]_i_3__0\ : STD_LOGIC;
  signal \n_0_opt_has_pipe.first_q[39]_i_4\ : STD_LOGIC;
  signal \n_0_opt_has_pipe.first_q[39]_i_5\ : STD_LOGIC;
  signal \n_0_opt_has_pipe.first_q[3]_i_1\ : STD_LOGIC;
  signal \n_0_opt_has_pipe.first_q[3]_i_1__1\ : STD_LOGIC;
  signal \n_0_opt_has_pipe.first_q[3]_i_2\ : STD_LOGIC;
  signal \n_0_opt_has_pipe.first_q[3]_i_2__0\ : STD_LOGIC;
  signal \n_0_opt_has_pipe.first_q[3]_i_3\ : STD_LOGIC;
  signal \n_0_opt_has_pipe.first_q[3]_i_3__0\ : STD_LOGIC;
  signal \n_0_opt_has_pipe.first_q[3]_i_4\ : STD_LOGIC;
  signal \n_0_opt_has_pipe.first_q[3]_i_5\ : STD_LOGIC;
  signal \n_0_opt_has_pipe.first_q[40]_i_1\ : STD_LOGIC;
  signal \n_0_opt_has_pipe.first_q[40]_i_1__1\ : STD_LOGIC;
  signal \n_0_opt_has_pipe.first_q[40]_i_2\ : STD_LOGIC;
  signal \n_0_opt_has_pipe.first_q[40]_i_3\ : STD_LOGIC;
  signal \n_0_opt_has_pipe.first_q[41]_i_1\ : STD_LOGIC;
  signal \n_0_opt_has_pipe.first_q[41]_i_1__1\ : STD_LOGIC;
  signal \n_0_opt_has_pipe.first_q[41]_i_2\ : STD_LOGIC;
  signal \n_0_opt_has_pipe.first_q[41]_i_3\ : STD_LOGIC;
  signal \n_0_opt_has_pipe.first_q[41]_i_4\ : STD_LOGIC;
  signal \n_0_opt_has_pipe.first_q[42]_i_1\ : STD_LOGIC;
  signal \n_0_opt_has_pipe.first_q[42]_i_1__1\ : STD_LOGIC;
  signal \n_0_opt_has_pipe.first_q[42]_i_2\ : STD_LOGIC;
  signal \n_0_opt_has_pipe.first_q[42]_i_3\ : STD_LOGIC;
  signal \n_0_opt_has_pipe.first_q[43]_i_1\ : STD_LOGIC;
  signal \n_0_opt_has_pipe.first_q[43]_i_1__1\ : STD_LOGIC;
  signal \n_0_opt_has_pipe.first_q[43]_i_2\ : STD_LOGIC;
  signal \n_0_opt_has_pipe.first_q[43]_i_2__0\ : STD_LOGIC;
  signal \n_0_opt_has_pipe.first_q[43]_i_3\ : STD_LOGIC;
  signal \n_0_opt_has_pipe.first_q[43]_i_3__0\ : STD_LOGIC;
  signal \n_0_opt_has_pipe.first_q[43]_i_4\ : STD_LOGIC;
  signal \n_0_opt_has_pipe.first_q[43]_i_5\ : STD_LOGIC;
  signal \n_0_opt_has_pipe.first_q[44]_i_1\ : STD_LOGIC;
  signal \n_0_opt_has_pipe.first_q[44]_i_1__1\ : STD_LOGIC;
  signal \n_0_opt_has_pipe.first_q[44]_i_2\ : STD_LOGIC;
  signal \n_0_opt_has_pipe.first_q[44]_i_3\ : STD_LOGIC;
  signal \n_0_opt_has_pipe.first_q[45]_i_1\ : STD_LOGIC;
  signal \n_0_opt_has_pipe.first_q[45]_i_1__1\ : STD_LOGIC;
  signal \n_0_opt_has_pipe.first_q[45]_i_2\ : STD_LOGIC;
  signal \n_0_opt_has_pipe.first_q[45]_i_3\ : STD_LOGIC;
  signal \n_0_opt_has_pipe.first_q[45]_i_4\ : STD_LOGIC;
  signal \n_0_opt_has_pipe.first_q[46]_i_1\ : STD_LOGIC;
  signal \n_0_opt_has_pipe.first_q[46]_i_1__1\ : STD_LOGIC;
  signal \n_0_opt_has_pipe.first_q[46]_i_2\ : STD_LOGIC;
  signal \n_0_opt_has_pipe.first_q[46]_i_3\ : STD_LOGIC;
  signal \n_0_opt_has_pipe.first_q[47]_i_1\ : STD_LOGIC;
  signal \n_0_opt_has_pipe.first_q[47]_i_1__1\ : STD_LOGIC;
  signal \n_0_opt_has_pipe.first_q[47]_i_2\ : STD_LOGIC;
  signal \n_0_opt_has_pipe.first_q[47]_i_2__0\ : STD_LOGIC;
  signal \n_0_opt_has_pipe.first_q[47]_i_3\ : STD_LOGIC;
  signal \n_0_opt_has_pipe.first_q[47]_i_3__0\ : STD_LOGIC;
  signal \n_0_opt_has_pipe.first_q[47]_i_4\ : STD_LOGIC;
  signal \n_0_opt_has_pipe.first_q[47]_i_5\ : STD_LOGIC;
  signal \n_0_opt_has_pipe.first_q[48]_i_1\ : STD_LOGIC;
  signal \n_0_opt_has_pipe.first_q[48]_i_1__1\ : STD_LOGIC;
  signal \n_0_opt_has_pipe.first_q[48]_i_2\ : STD_LOGIC;
  signal \n_0_opt_has_pipe.first_q[48]_i_3\ : STD_LOGIC;
  signal \n_0_opt_has_pipe.first_q[49]_i_1\ : STD_LOGIC;
  signal \n_0_opt_has_pipe.first_q[49]_i_1__1\ : STD_LOGIC;
  signal \n_0_opt_has_pipe.first_q[49]_i_2\ : STD_LOGIC;
  signal \n_0_opt_has_pipe.first_q[49]_i_3\ : STD_LOGIC;
  signal \n_0_opt_has_pipe.first_q[49]_i_4\ : STD_LOGIC;
  signal \n_0_opt_has_pipe.first_q[4]_i_1\ : STD_LOGIC;
  signal \n_0_opt_has_pipe.first_q[4]_i_1__1\ : STD_LOGIC;
  signal \n_0_opt_has_pipe.first_q[4]_i_2\ : STD_LOGIC;
  signal \n_0_opt_has_pipe.first_q[4]_i_3\ : STD_LOGIC;
  signal \n_0_opt_has_pipe.first_q[50]_i_1\ : STD_LOGIC;
  signal \n_0_opt_has_pipe.first_q[50]_i_1__1\ : STD_LOGIC;
  signal \n_0_opt_has_pipe.first_q[50]_i_2\ : STD_LOGIC;
  signal \n_0_opt_has_pipe.first_q[50]_i_2__0\ : STD_LOGIC;
  signal \n_0_opt_has_pipe.first_q[50]_i_3\ : STD_LOGIC;
  signal \n_0_opt_has_pipe.first_q[50]_i_4\ : STD_LOGIC;
  signal \n_0_opt_has_pipe.first_q[51]_i_1\ : STD_LOGIC;
  signal \n_0_opt_has_pipe.first_q[51]_i_1__0\ : STD_LOGIC;
  signal \n_0_opt_has_pipe.first_q[51]_i_1__1\ : STD_LOGIC;
  signal \n_0_opt_has_pipe.first_q[51]_i_2\ : STD_LOGIC;
  signal \n_0_opt_has_pipe.first_q[51]_i_2__0\ : STD_LOGIC;
  signal \n_0_opt_has_pipe.first_q[51]_i_2__1\ : STD_LOGIC;
  signal \n_0_opt_has_pipe.first_q[51]_i_3\ : STD_LOGIC;
  signal \n_0_opt_has_pipe.first_q[51]_i_3__0\ : STD_LOGIC;
  signal \n_0_opt_has_pipe.first_q[51]_i_3__1\ : STD_LOGIC;
  signal \n_0_opt_has_pipe.first_q[51]_i_4\ : STD_LOGIC;
  signal \n_0_opt_has_pipe.first_q[51]_i_5\ : STD_LOGIC;
  signal \n_0_opt_has_pipe.first_q[51]_i_6\ : STD_LOGIC;
  signal \n_0_opt_has_pipe.first_q[52]_i_1\ : STD_LOGIC;
  signal \n_0_opt_has_pipe.first_q[52]_i_2\ : STD_LOGIC;
  signal \n_0_opt_has_pipe.first_q[52]_i_2__0\ : STD_LOGIC;
  signal \n_0_opt_has_pipe.first_q[52]_i_3\ : STD_LOGIC;
  signal \n_0_opt_has_pipe.first_q[53]_i_1\ : STD_LOGIC;
  signal \n_0_opt_has_pipe.first_q[53]_i_2\ : STD_LOGIC;
  signal \n_0_opt_has_pipe.first_q[53]_i_2__0\ : STD_LOGIC;
  signal \n_0_opt_has_pipe.first_q[53]_i_3\ : STD_LOGIC;
  signal \n_0_opt_has_pipe.first_q[54]_i_1\ : STD_LOGIC;
  signal \n_0_opt_has_pipe.first_q[54]_i_2\ : STD_LOGIC;
  signal \n_0_opt_has_pipe.first_q[54]_i_2__0\ : STD_LOGIC;
  signal \n_0_opt_has_pipe.first_q[54]_i_3\ : STD_LOGIC;
  signal \n_0_opt_has_pipe.first_q[55]_i_1\ : STD_LOGIC;
  signal \n_0_opt_has_pipe.first_q[55]_i_2\ : STD_LOGIC;
  signal \n_0_opt_has_pipe.first_q[55]_i_2__0\ : STD_LOGIC;
  signal \n_0_opt_has_pipe.first_q[55]_i_2__1\ : STD_LOGIC;
  signal \n_0_opt_has_pipe.first_q[55]_i_3\ : STD_LOGIC;
  signal \n_0_opt_has_pipe.first_q[55]_i_3__0\ : STD_LOGIC;
  signal \n_0_opt_has_pipe.first_q[55]_i_4\ : STD_LOGIC;
  signal \n_0_opt_has_pipe.first_q[55]_i_5\ : STD_LOGIC;
  signal \n_0_opt_has_pipe.first_q[56]_i_1\ : STD_LOGIC;
  signal \n_0_opt_has_pipe.first_q[56]_i_2\ : STD_LOGIC;
  signal \n_0_opt_has_pipe.first_q[56]_i_2__0\ : STD_LOGIC;
  signal \n_0_opt_has_pipe.first_q[56]_i_3\ : STD_LOGIC;
  signal \n_0_opt_has_pipe.first_q[56]_i_4\ : STD_LOGIC;
  signal \n_0_opt_has_pipe.first_q[57]_i_1\ : STD_LOGIC;
  signal \n_0_opt_has_pipe.first_q[57]_i_2\ : STD_LOGIC;
  signal \n_0_opt_has_pipe.first_q[57]_i_2__0\ : STD_LOGIC;
  signal \n_0_opt_has_pipe.first_q[57]_i_3\ : STD_LOGIC;
  signal \n_0_opt_has_pipe.first_q[58]_i_1\ : STD_LOGIC;
  signal \n_0_opt_has_pipe.first_q[58]_i_1__1\ : STD_LOGIC;
  signal \n_0_opt_has_pipe.first_q[58]_i_2\ : STD_LOGIC;
  signal \n_0_opt_has_pipe.first_q[58]_i_2__0\ : STD_LOGIC;
  signal \n_0_opt_has_pipe.first_q[58]_i_2__1\ : STD_LOGIC;
  signal \n_0_opt_has_pipe.first_q[58]_i_3\ : STD_LOGIC;
  signal \n_0_opt_has_pipe.first_q[58]_i_3__0\ : STD_LOGIC;
  signal \n_0_opt_has_pipe.first_q[58]_i_4\ : STD_LOGIC;
  signal \n_0_opt_has_pipe.first_q[58]_i_4__0\ : STD_LOGIC;
  signal \n_0_opt_has_pipe.first_q[58]_i_6\ : STD_LOGIC;
  signal \n_0_opt_has_pipe.first_q[59]_i_1\ : STD_LOGIC;
  signal \n_0_opt_has_pipe.first_q[59]_i_2\ : STD_LOGIC;
  signal \n_0_opt_has_pipe.first_q[59]_i_2__0\ : STD_LOGIC;
  signal \n_0_opt_has_pipe.first_q[5]_i_1\ : STD_LOGIC;
  signal \n_0_opt_has_pipe.first_q[5]_i_1__1\ : STD_LOGIC;
  signal \n_0_opt_has_pipe.first_q[5]_i_2\ : STD_LOGIC;
  signal \n_0_opt_has_pipe.first_q[5]_i_3\ : STD_LOGIC;
  signal \n_0_opt_has_pipe.first_q[60]_i_1\ : STD_LOGIC;
  signal \n_0_opt_has_pipe.first_q[60]_i_2\ : STD_LOGIC;
  signal \n_0_opt_has_pipe.first_q[60]_i_2__0\ : STD_LOGIC;
  signal \n_0_opt_has_pipe.first_q[60]_i_3\ : STD_LOGIC;
  signal \n_0_opt_has_pipe.first_q[61]_i_1\ : STD_LOGIC;
  signal \n_0_opt_has_pipe.first_q[61]_i_2\ : STD_LOGIC;
  signal \n_0_opt_has_pipe.first_q[61]_i_2__0\ : STD_LOGIC;
  signal \n_0_opt_has_pipe.first_q[61]_i_3\ : STD_LOGIC;
  signal \n_0_opt_has_pipe.first_q[61]_i_3__0\ : STD_LOGIC;
  signal \n_0_opt_has_pipe.first_q[62]_i_1\ : STD_LOGIC;
  signal \n_0_opt_has_pipe.first_q[62]_i_2\ : STD_LOGIC;
  signal \n_0_opt_has_pipe.first_q[62]_i_2__0\ : STD_LOGIC;
  signal \n_0_opt_has_pipe.first_q[62]_i_3\ : STD_LOGIC;
  signal \n_0_opt_has_pipe.first_q[62]_i_3__0\ : STD_LOGIC;
  signal \n_0_opt_has_pipe.first_q[63]_i_1\ : STD_LOGIC;
  signal \n_0_opt_has_pipe.first_q[63]_i_2\ : STD_LOGIC;
  signal \n_0_opt_has_pipe.first_q[63]_i_3\ : STD_LOGIC;
  signal \n_0_opt_has_pipe.first_q[63]_i_4\ : STD_LOGIC;
  signal \n_0_opt_has_pipe.first_q[64]_i_1\ : STD_LOGIC;
  signal \n_0_opt_has_pipe.first_q[64]_i_2\ : STD_LOGIC;
  signal \n_0_opt_has_pipe.first_q[64]_i_3\ : STD_LOGIC;
  signal \n_0_opt_has_pipe.first_q[65]_i_1\ : STD_LOGIC;
  signal \n_0_opt_has_pipe.first_q[65]_i_2\ : STD_LOGIC;
  signal \n_0_opt_has_pipe.first_q[66]_i_1\ : STD_LOGIC;
  signal \n_0_opt_has_pipe.first_q[66]_i_2\ : STD_LOGIC;
  signal \n_0_opt_has_pipe.first_q[66]_i_3\ : STD_LOGIC;
  signal \n_0_opt_has_pipe.first_q[66]_i_5\ : STD_LOGIC;
  signal \n_0_opt_has_pipe.first_q[6]_i_1\ : STD_LOGIC;
  signal \n_0_opt_has_pipe.first_q[6]_i_1__1\ : STD_LOGIC;
  signal \n_0_opt_has_pipe.first_q[6]_i_2\ : STD_LOGIC;
  signal \n_0_opt_has_pipe.first_q[6]_i_3\ : STD_LOGIC;
  signal \n_0_opt_has_pipe.first_q[7]_i_1\ : STD_LOGIC;
  signal \n_0_opt_has_pipe.first_q[7]_i_1__1\ : STD_LOGIC;
  signal \n_0_opt_has_pipe.first_q[7]_i_2\ : STD_LOGIC;
  signal \n_0_opt_has_pipe.first_q[7]_i_2__0\ : STD_LOGIC;
  signal \n_0_opt_has_pipe.first_q[7]_i_3\ : STD_LOGIC;
  signal \n_0_opt_has_pipe.first_q[7]_i_3__0\ : STD_LOGIC;
  signal \n_0_opt_has_pipe.first_q[7]_i_4\ : STD_LOGIC;
  signal \n_0_opt_has_pipe.first_q[7]_i_5\ : STD_LOGIC;
  signal \n_0_opt_has_pipe.first_q[8]_i_1\ : STD_LOGIC;
  signal \n_0_opt_has_pipe.first_q[8]_i_1__1\ : STD_LOGIC;
  signal \n_0_opt_has_pipe.first_q[8]_i_2\ : STD_LOGIC;
  signal \n_0_opt_has_pipe.first_q[8]_i_3\ : STD_LOGIC;
  signal \n_0_opt_has_pipe.first_q[9]_i_1\ : STD_LOGIC;
  signal \n_0_opt_has_pipe.first_q[9]_i_1__1\ : STD_LOGIC;
  signal \n_0_opt_has_pipe.first_q[9]_i_2\ : STD_LOGIC;
  signal \n_0_opt_has_pipe.first_q[9]_i_3\ : STD_LOGIC;
  signal \n_0_opt_has_pipe.first_q_reg[11]_i_1\ : STD_LOGIC;
  signal \n_0_opt_has_pipe.first_q_reg[15]_i_1\ : STD_LOGIC;
  signal \n_0_opt_has_pipe.first_q_reg[19]_i_1\ : STD_LOGIC;
  signal \n_0_opt_has_pipe.first_q_reg[23]_i_1\ : STD_LOGIC;
  signal \n_0_opt_has_pipe.first_q_reg[27]_i_1\ : STD_LOGIC;
  signal \n_0_opt_has_pipe.first_q_reg[31]_i_1\ : STD_LOGIC;
  signal \n_0_opt_has_pipe.first_q_reg[35]_i_1\ : STD_LOGIC;
  signal \n_0_opt_has_pipe.first_q_reg[39]_i_1\ : STD_LOGIC;
  signal \n_0_opt_has_pipe.first_q_reg[3]_i_1\ : STD_LOGIC;
  signal \n_0_opt_has_pipe.first_q_reg[43]_i_1\ : STD_LOGIC;
  signal \n_0_opt_has_pipe.first_q_reg[47]_i_1\ : STD_LOGIC;
  signal \n_0_opt_has_pipe.first_q_reg[51]_i_1\ : STD_LOGIC;
  signal \n_0_opt_has_pipe.first_q_reg[55]_i_1\ : STD_LOGIC;
  signal \n_0_opt_has_pipe.first_q_reg[7]_i_1\ : STD_LOGIC;
  signal \n_100_EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1\ : STD_LOGIC;
  signal \n_100_EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1\ : STD_LOGIC;
  signal \n_100_EXP_OP.OP/i_calculate_Xf/dsp.two.dsp48e1_add_lo/DSP\ : STD_LOGIC;
  signal \n_101_EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1\ : STD_LOGIC;
  signal \n_101_EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1\ : STD_LOGIC;
  signal \n_101_EXP_OP.OP/i_calculate_Xf/dsp.two.dsp48e1_add_lo/DSP\ : STD_LOGIC;
  signal \n_102_EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1\ : STD_LOGIC;
  signal \n_102_EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1\ : STD_LOGIC;
  signal \n_102_EXP_OP.OP/i_calculate_Xf/dsp.two.dsp48e1_add_lo/DSP\ : STD_LOGIC;
  signal \n_102_EXP_OP.OP/i_ccm_recip_ln2/g_tables[2].i_addsub/dsp.one.dsp48e1_add/DSP\ : STD_LOGIC;
  signal \n_103_EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1\ : STD_LOGIC;
  signal \n_103_EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1\ : STD_LOGIC;
  signal \n_103_EXP_OP.OP/i_calculate_Xf/dsp.two.dsp48e1_add_lo/DSP\ : STD_LOGIC;
  signal \n_103_EXP_OP.OP/i_ccm_recip_ln2/g_tables[2].i_addsub/dsp.one.dsp48e1_add/DSP\ : STD_LOGIC;
  signal \n_104_EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1\ : STD_LOGIC;
  signal \n_104_EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1\ : STD_LOGIC;
  signal \n_104_EXP_OP.OP/i_calculate_Xf/dsp.two.dsp48e1_add_lo/DSP\ : STD_LOGIC;
  signal \n_104_EXP_OP.OP/i_ccm_recip_ln2/g_tables[2].i_addsub/dsp.one.dsp48e1_add/DSP\ : STD_LOGIC;
  signal \n_105_EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1\ : STD_LOGIC;
  signal \n_105_EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1\ : STD_LOGIC;
  signal \n_105_EXP_OP.OP/i_calculate_Xf/dsp.two.dsp48e1_add_lo/DSP\ : STD_LOGIC;
  signal \n_105_EXP_OP.OP/i_ccm_recip_ln2/g_tables[2].i_addsub/dsp.one.dsp48e1_add/DSP\ : STD_LOGIC;
  signal \n_105_EXP_OP.OP/i_renorm_and_round/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/DSP\ : STD_LOGIC;
  signal \n_106_EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[2].bppDSP48[2].use_dsp.use_dsp48e1.iDSP48E1\ : STD_LOGIC;
  signal \n_106_EXP_OP.OP/g_Fr_other.i_calculate_e2zm1/dsp.one.dsp48e1_add/DSP\ : STD_LOGIC;
  signal \n_106_EXP_OP.OP/i_calculate_Xf/dsp.two.dsp48e1_add_hi/DSP\ : STD_LOGIC;
  signal \n_106_EXP_OP.OP/i_calculate_Xf/dsp.two.dsp48e1_add_lo/DSP\ : STD_LOGIC;
  signal \n_106_EXP_OP.OP/i_ccm_ln2/g_tables[0].i_addsub/dsp.two.dsp48e1_add_hi/DSP\ : STD_LOGIC;
  signal \n_106_EXP_OP.OP/i_ccm_ln2/g_tables[0].i_addsub/dsp.two.dsp48e1_add_lo/DSP\ : STD_LOGIC;
  signal \n_106_EXP_OP.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.two.dsp48e1_add_hi/DSP\ : STD_LOGIC;
  signal \n_106_EXP_OP.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.two.dsp48e1_add_lo/DSP\ : STD_LOGIC;
  signal \n_106_EXP_OP.OP/i_ccm_recip_ln2/g_tables[0].i_addsub/dsp.one.dsp48e1_add/DSP\ : STD_LOGIC;
  signal \n_106_EXP_OP.OP/i_ccm_recip_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/DSP\ : STD_LOGIC;
  signal \n_106_EXP_OP.OP/i_ccm_recip_ln2/g_tables[2].i_addsub/dsp.one.dsp48e1_add/DSP\ : STD_LOGIC;
  signal \n_106_EXP_OP.OP/i_renorm_and_round/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/DSP\ : STD_LOGIC;
  signal \n_107_EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[2].bppDSP48[2].use_dsp.use_dsp48e1.iDSP48E1\ : STD_LOGIC;
  signal \n_107_EXP_OP.OP/g_Fr_other.i_calculate_e2zm1/dsp.one.dsp48e1_add/DSP\ : STD_LOGIC;
  signal \n_107_EXP_OP.OP/i_calculate_Xf/dsp.two.dsp48e1_add_hi/DSP\ : STD_LOGIC;
  signal \n_107_EXP_OP.OP/i_calculate_Xf/dsp.two.dsp48e1_add_lo/DSP\ : STD_LOGIC;
  signal \n_107_EXP_OP.OP/i_ccm_ln2/g_tables[0].i_addsub/dsp.two.dsp48e1_add_hi/DSP\ : STD_LOGIC;
  signal \n_107_EXP_OP.OP/i_ccm_ln2/g_tables[0].i_addsub/dsp.two.dsp48e1_add_lo/DSP\ : STD_LOGIC;
  signal \n_107_EXP_OP.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.two.dsp48e1_add_hi/DSP\ : STD_LOGIC;
  signal \n_107_EXP_OP.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.two.dsp48e1_add_lo/DSP\ : STD_LOGIC;
  signal \n_107_EXP_OP.OP/i_ccm_recip_ln2/g_tables[0].i_addsub/dsp.one.dsp48e1_add/DSP\ : STD_LOGIC;
  signal \n_107_EXP_OP.OP/i_ccm_recip_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/DSP\ : STD_LOGIC;
  signal \n_107_EXP_OP.OP/i_ccm_recip_ln2/g_tables[2].i_addsub/dsp.one.dsp48e1_add/DSP\ : STD_LOGIC;
  signal \n_107_EXP_OP.OP/i_renorm_and_round/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/DSP\ : STD_LOGIC;
  signal \n_108_EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[2].bppDSP48[2].use_dsp.use_dsp48e1.iDSP48E1\ : STD_LOGIC;
  signal \n_108_EXP_OP.OP/g_Fr_other.i_calculate_e2zm1/dsp.one.dsp48e1_add/DSP\ : STD_LOGIC;
  signal \n_108_EXP_OP.OP/i_calculate_Xf/dsp.two.dsp48e1_add_hi/DSP\ : STD_LOGIC;
  signal \n_108_EXP_OP.OP/i_calculate_Xf/dsp.two.dsp48e1_add_lo/DSP\ : STD_LOGIC;
  signal \n_108_EXP_OP.OP/i_ccm_ln2/g_tables[0].i_addsub/dsp.two.dsp48e1_add_hi/DSP\ : STD_LOGIC;
  signal \n_108_EXP_OP.OP/i_ccm_ln2/g_tables[0].i_addsub/dsp.two.dsp48e1_add_lo/DSP\ : STD_LOGIC;
  signal \n_108_EXP_OP.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.two.dsp48e1_add_hi/DSP\ : STD_LOGIC;
  signal \n_108_EXP_OP.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.two.dsp48e1_add_lo/DSP\ : STD_LOGIC;
  signal \n_108_EXP_OP.OP/i_ccm_recip_ln2/g_tables[0].i_addsub/dsp.one.dsp48e1_add/DSP\ : STD_LOGIC;
  signal \n_108_EXP_OP.OP/i_ccm_recip_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/DSP\ : STD_LOGIC;
  signal \n_108_EXP_OP.OP/i_ccm_recip_ln2/g_tables[2].i_addsub/dsp.one.dsp48e1_add/DSP\ : STD_LOGIC;
  signal \n_108_EXP_OP.OP/i_renorm_and_round/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/DSP\ : STD_LOGIC;
  signal \n_109_EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[2].bppDSP48[2].use_dsp.use_dsp48e1.iDSP48E1\ : STD_LOGIC;
  signal \n_109_EXP_OP.OP/g_Fr_other.i_calculate_e2zm1/dsp.one.dsp48e1_add/DSP\ : STD_LOGIC;
  signal \n_109_EXP_OP.OP/i_calculate_Xf/dsp.two.dsp48e1_add_hi/DSP\ : STD_LOGIC;
  signal \n_109_EXP_OP.OP/i_calculate_Xf/dsp.two.dsp48e1_add_lo/DSP\ : STD_LOGIC;
  signal \n_109_EXP_OP.OP/i_ccm_ln2/g_tables[0].i_addsub/dsp.two.dsp48e1_add_hi/DSP\ : STD_LOGIC;
  signal \n_109_EXP_OP.OP/i_ccm_ln2/g_tables[0].i_addsub/dsp.two.dsp48e1_add_lo/DSP\ : STD_LOGIC;
  signal \n_109_EXP_OP.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.two.dsp48e1_add_hi/DSP\ : STD_LOGIC;
  signal \n_109_EXP_OP.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.two.dsp48e1_add_lo/DSP\ : STD_LOGIC;
  signal \n_109_EXP_OP.OP/i_ccm_recip_ln2/g_tables[0].i_addsub/dsp.one.dsp48e1_add/DSP\ : STD_LOGIC;
  signal \n_109_EXP_OP.OP/i_ccm_recip_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/DSP\ : STD_LOGIC;
  signal \n_109_EXP_OP.OP/i_ccm_recip_ln2/g_tables[2].i_addsub/dsp.one.dsp48e1_add/DSP\ : STD_LOGIC;
  signal \n_109_EXP_OP.OP/i_renorm_and_round/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/DSP\ : STD_LOGIC;
  signal \n_10_EXP_OP.OP/g_Fr_other.i_calculate_e2zm1/dsp.one.dsp48e1_add/DSP\ : STD_LOGIC;
  signal \n_10_EXP_OP.OP/i_calculate_Xf/dsp.two.dsp48e1_add_hi/DSP\ : STD_LOGIC;
  signal \n_10_EXP_OP.OP/i_calculate_Xf/dsp.two.dsp48e1_add_lo/DSP\ : STD_LOGIC;
  signal \n_10_EXP_OP.OP/i_ccm_ln2/g_tables[0].i_addsub/dsp.two.dsp48e1_add_hi/DSP\ : STD_LOGIC;
  signal \n_10_EXP_OP.OP/i_ccm_ln2/g_tables[0].i_addsub/dsp.two.dsp48e1_add_lo/DSP\ : STD_LOGIC;
  signal \n_10_EXP_OP.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.two.dsp48e1_add_hi/DSP\ : STD_LOGIC;
  signal \n_10_EXP_OP.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.two.dsp48e1_add_lo/DSP\ : STD_LOGIC;
  signal \n_10_EXP_OP.OP/i_ccm_recip_ln2/g_tables[0].i_addsub/dsp.one.dsp48e1_add/DSP\ : STD_LOGIC;
  signal \n_10_EXP_OP.OP/i_ccm_recip_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/DSP\ : STD_LOGIC;
  signal \n_10_EXP_OP.OP/i_ccm_recip_ln2/g_tables[2].i_addsub/dsp.one.dsp48e1_add/DSP\ : STD_LOGIC;
  signal \n_10_EXP_OP.OP/i_renorm_and_round/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/DSP\ : STD_LOGIC;
  signal \n_110_EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[2].bppDSP48[2].use_dsp.use_dsp48e1.iDSP48E1\ : STD_LOGIC;
  signal \n_110_EXP_OP.OP/g_Fr_other.i_calculate_e2zm1/dsp.one.dsp48e1_add/DSP\ : STD_LOGIC;
  signal \n_110_EXP_OP.OP/i_calculate_Xf/dsp.two.dsp48e1_add_hi/DSP\ : STD_LOGIC;
  signal \n_110_EXP_OP.OP/i_calculate_Xf/dsp.two.dsp48e1_add_lo/DSP\ : STD_LOGIC;
  signal \n_110_EXP_OP.OP/i_ccm_ln2/g_tables[0].i_addsub/dsp.two.dsp48e1_add_hi/DSP\ : STD_LOGIC;
  signal \n_110_EXP_OP.OP/i_ccm_ln2/g_tables[0].i_addsub/dsp.two.dsp48e1_add_lo/DSP\ : STD_LOGIC;
  signal \n_110_EXP_OP.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.two.dsp48e1_add_hi/DSP\ : STD_LOGIC;
  signal \n_110_EXP_OP.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.two.dsp48e1_add_lo/DSP\ : STD_LOGIC;
  signal \n_110_EXP_OP.OP/i_ccm_recip_ln2/g_tables[0].i_addsub/dsp.one.dsp48e1_add/DSP\ : STD_LOGIC;
  signal \n_110_EXP_OP.OP/i_ccm_recip_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/DSP\ : STD_LOGIC;
  signal \n_110_EXP_OP.OP/i_ccm_recip_ln2/g_tables[2].i_addsub/dsp.one.dsp48e1_add/DSP\ : STD_LOGIC;
  signal \n_110_EXP_OP.OP/i_renorm_and_round/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/DSP\ : STD_LOGIC;
  signal \n_111_EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[2].bppDSP48[2].use_dsp.use_dsp48e1.iDSP48E1\ : STD_LOGIC;
  signal \n_111_EXP_OP.OP/g_Fr_other.i_calculate_e2zm1/dsp.one.dsp48e1_add/DSP\ : STD_LOGIC;
  signal \n_111_EXP_OP.OP/i_calculate_Xf/dsp.two.dsp48e1_add_hi/DSP\ : STD_LOGIC;
  signal \n_111_EXP_OP.OP/i_calculate_Xf/dsp.two.dsp48e1_add_lo/DSP\ : STD_LOGIC;
  signal \n_111_EXP_OP.OP/i_ccm_ln2/g_tables[0].i_addsub/dsp.two.dsp48e1_add_hi/DSP\ : STD_LOGIC;
  signal \n_111_EXP_OP.OP/i_ccm_ln2/g_tables[0].i_addsub/dsp.two.dsp48e1_add_lo/DSP\ : STD_LOGIC;
  signal \n_111_EXP_OP.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.two.dsp48e1_add_hi/DSP\ : STD_LOGIC;
  signal \n_111_EXP_OP.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.two.dsp48e1_add_lo/DSP\ : STD_LOGIC;
  signal \n_111_EXP_OP.OP/i_ccm_recip_ln2/g_tables[0].i_addsub/dsp.one.dsp48e1_add/DSP\ : STD_LOGIC;
  signal \n_111_EXP_OP.OP/i_ccm_recip_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/DSP\ : STD_LOGIC;
  signal \n_111_EXP_OP.OP/i_ccm_recip_ln2/g_tables[2].i_addsub/dsp.one.dsp48e1_add/DSP\ : STD_LOGIC;
  signal \n_111_EXP_OP.OP/i_renorm_and_round/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/DSP\ : STD_LOGIC;
  signal \n_112_EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[2].bppDSP48[2].use_dsp.use_dsp48e1.iDSP48E1\ : STD_LOGIC;
  signal \n_112_EXP_OP.OP/g_Fr_other.i_calculate_e2zm1/dsp.one.dsp48e1_add/DSP\ : STD_LOGIC;
  signal \n_112_EXP_OP.OP/i_calculate_Xf/dsp.two.dsp48e1_add_hi/DSP\ : STD_LOGIC;
  signal \n_112_EXP_OP.OP/i_calculate_Xf/dsp.two.dsp48e1_add_lo/DSP\ : STD_LOGIC;
  signal \n_112_EXP_OP.OP/i_ccm_ln2/g_tables[0].i_addsub/dsp.two.dsp48e1_add_hi/DSP\ : STD_LOGIC;
  signal \n_112_EXP_OP.OP/i_ccm_ln2/g_tables[0].i_addsub/dsp.two.dsp48e1_add_lo/DSP\ : STD_LOGIC;
  signal \n_112_EXP_OP.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.two.dsp48e1_add_hi/DSP\ : STD_LOGIC;
  signal \n_112_EXP_OP.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.two.dsp48e1_add_lo/DSP\ : STD_LOGIC;
  signal \n_112_EXP_OP.OP/i_ccm_recip_ln2/g_tables[0].i_addsub/dsp.one.dsp48e1_add/DSP\ : STD_LOGIC;
  signal \n_112_EXP_OP.OP/i_ccm_recip_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/DSP\ : STD_LOGIC;
  signal \n_112_EXP_OP.OP/i_ccm_recip_ln2/g_tables[2].i_addsub/dsp.one.dsp48e1_add/DSP\ : STD_LOGIC;
  signal \n_112_EXP_OP.OP/i_renorm_and_round/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/DSP\ : STD_LOGIC;
  signal \n_113_EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[2].bppDSP48[2].use_dsp.use_dsp48e1.iDSP48E1\ : STD_LOGIC;
  signal \n_113_EXP_OP.OP/g_Fr_other.i_calculate_e2zm1/dsp.one.dsp48e1_add/DSP\ : STD_LOGIC;
  signal \n_113_EXP_OP.OP/i_calculate_Xf/dsp.two.dsp48e1_add_hi/DSP\ : STD_LOGIC;
  signal \n_113_EXP_OP.OP/i_calculate_Xf/dsp.two.dsp48e1_add_lo/DSP\ : STD_LOGIC;
  signal \n_113_EXP_OP.OP/i_ccm_ln2/g_tables[0].i_addsub/dsp.two.dsp48e1_add_hi/DSP\ : STD_LOGIC;
  signal \n_113_EXP_OP.OP/i_ccm_ln2/g_tables[0].i_addsub/dsp.two.dsp48e1_add_lo/DSP\ : STD_LOGIC;
  signal \n_113_EXP_OP.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.two.dsp48e1_add_hi/DSP\ : STD_LOGIC;
  signal \n_113_EXP_OP.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.two.dsp48e1_add_lo/DSP\ : STD_LOGIC;
  signal \n_113_EXP_OP.OP/i_ccm_recip_ln2/g_tables[0].i_addsub/dsp.one.dsp48e1_add/DSP\ : STD_LOGIC;
  signal \n_113_EXP_OP.OP/i_ccm_recip_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/DSP\ : STD_LOGIC;
  signal \n_113_EXP_OP.OP/i_ccm_recip_ln2/g_tables[2].i_addsub/dsp.one.dsp48e1_add/DSP\ : STD_LOGIC;
  signal \n_113_EXP_OP.OP/i_renorm_and_round/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/DSP\ : STD_LOGIC;
  signal \n_114_EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[2].bppDSP48[2].use_dsp.use_dsp48e1.iDSP48E1\ : STD_LOGIC;
  signal \n_114_EXP_OP.OP/g_Fr_other.i_calculate_e2zm1/dsp.one.dsp48e1_add/DSP\ : STD_LOGIC;
  signal \n_114_EXP_OP.OP/i_calculate_Xf/dsp.two.dsp48e1_add_hi/DSP\ : STD_LOGIC;
  signal \n_114_EXP_OP.OP/i_calculate_Xf/dsp.two.dsp48e1_add_lo/DSP\ : STD_LOGIC;
  signal \n_114_EXP_OP.OP/i_ccm_ln2/g_tables[0].i_addsub/dsp.two.dsp48e1_add_hi/DSP\ : STD_LOGIC;
  signal \n_114_EXP_OP.OP/i_ccm_ln2/g_tables[0].i_addsub/dsp.two.dsp48e1_add_lo/DSP\ : STD_LOGIC;
  signal \n_114_EXP_OP.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.two.dsp48e1_add_hi/DSP\ : STD_LOGIC;
  signal \n_114_EXP_OP.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.two.dsp48e1_add_lo/DSP\ : STD_LOGIC;
  signal \n_114_EXP_OP.OP/i_ccm_recip_ln2/g_tables[0].i_addsub/dsp.one.dsp48e1_add/DSP\ : STD_LOGIC;
  signal \n_114_EXP_OP.OP/i_ccm_recip_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/DSP\ : STD_LOGIC;
  signal \n_114_EXP_OP.OP/i_ccm_recip_ln2/g_tables[2].i_addsub/dsp.one.dsp48e1_add/DSP\ : STD_LOGIC;
  signal \n_114_EXP_OP.OP/i_renorm_and_round/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/DSP\ : STD_LOGIC;
  signal \n_115_EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[2].bppDSP48[2].use_dsp.use_dsp48e1.iDSP48E1\ : STD_LOGIC;
  signal \n_115_EXP_OP.OP/g_Fr_other.i_calculate_e2zm1/dsp.one.dsp48e1_add/DSP\ : STD_LOGIC;
  signal \n_115_EXP_OP.OP/i_calculate_Xf/dsp.two.dsp48e1_add_hi/DSP\ : STD_LOGIC;
  signal \n_115_EXP_OP.OP/i_calculate_Xf/dsp.two.dsp48e1_add_lo/DSP\ : STD_LOGIC;
  signal \n_115_EXP_OP.OP/i_ccm_ln2/g_tables[0].i_addsub/dsp.two.dsp48e1_add_hi/DSP\ : STD_LOGIC;
  signal \n_115_EXP_OP.OP/i_ccm_ln2/g_tables[0].i_addsub/dsp.two.dsp48e1_add_lo/DSP\ : STD_LOGIC;
  signal \n_115_EXP_OP.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.two.dsp48e1_add_hi/DSP\ : STD_LOGIC;
  signal \n_115_EXP_OP.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.two.dsp48e1_add_lo/DSP\ : STD_LOGIC;
  signal \n_115_EXP_OP.OP/i_ccm_recip_ln2/g_tables[0].i_addsub/dsp.one.dsp48e1_add/DSP\ : STD_LOGIC;
  signal \n_115_EXP_OP.OP/i_ccm_recip_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/DSP\ : STD_LOGIC;
  signal \n_115_EXP_OP.OP/i_ccm_recip_ln2/g_tables[2].i_addsub/dsp.one.dsp48e1_add/DSP\ : STD_LOGIC;
  signal \n_115_EXP_OP.OP/i_renorm_and_round/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/DSP\ : STD_LOGIC;
  signal \n_116_EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[2].bppDSP48[2].use_dsp.use_dsp48e1.iDSP48E1\ : STD_LOGIC;
  signal \n_116_EXP_OP.OP/g_Fr_other.i_calculate_e2zm1/dsp.one.dsp48e1_add/DSP\ : STD_LOGIC;
  signal \n_116_EXP_OP.OP/i_calculate_Xf/dsp.two.dsp48e1_add_hi/DSP\ : STD_LOGIC;
  signal \n_116_EXP_OP.OP/i_calculate_Xf/dsp.two.dsp48e1_add_lo/DSP\ : STD_LOGIC;
  signal \n_116_EXP_OP.OP/i_ccm_ln2/g_tables[0].i_addsub/dsp.two.dsp48e1_add_hi/DSP\ : STD_LOGIC;
  signal \n_116_EXP_OP.OP/i_ccm_ln2/g_tables[0].i_addsub/dsp.two.dsp48e1_add_lo/DSP\ : STD_LOGIC;
  signal \n_116_EXP_OP.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.two.dsp48e1_add_hi/DSP\ : STD_LOGIC;
  signal \n_116_EXP_OP.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.two.dsp48e1_add_lo/DSP\ : STD_LOGIC;
  signal \n_116_EXP_OP.OP/i_ccm_recip_ln2/g_tables[0].i_addsub/dsp.one.dsp48e1_add/DSP\ : STD_LOGIC;
  signal \n_116_EXP_OP.OP/i_ccm_recip_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/DSP\ : STD_LOGIC;
  signal \n_116_EXP_OP.OP/i_ccm_recip_ln2/g_tables[2].i_addsub/dsp.one.dsp48e1_add/DSP\ : STD_LOGIC;
  signal \n_116_EXP_OP.OP/i_renorm_and_round/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/DSP\ : STD_LOGIC;
  signal \n_117_EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[2].bppDSP48[2].use_dsp.use_dsp48e1.iDSP48E1\ : STD_LOGIC;
  signal \n_117_EXP_OP.OP/g_Fr_other.i_calculate_e2zm1/dsp.one.dsp48e1_add/DSP\ : STD_LOGIC;
  signal \n_117_EXP_OP.OP/i_calculate_Xf/dsp.two.dsp48e1_add_hi/DSP\ : STD_LOGIC;
  signal \n_117_EXP_OP.OP/i_calculate_Xf/dsp.two.dsp48e1_add_lo/DSP\ : STD_LOGIC;
  signal \n_117_EXP_OP.OP/i_ccm_ln2/g_tables[0].i_addsub/dsp.two.dsp48e1_add_hi/DSP\ : STD_LOGIC;
  signal \n_117_EXP_OP.OP/i_ccm_ln2/g_tables[0].i_addsub/dsp.two.dsp48e1_add_lo/DSP\ : STD_LOGIC;
  signal \n_117_EXP_OP.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.two.dsp48e1_add_hi/DSP\ : STD_LOGIC;
  signal \n_117_EXP_OP.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.two.dsp48e1_add_lo/DSP\ : STD_LOGIC;
  signal \n_117_EXP_OP.OP/i_ccm_recip_ln2/g_tables[0].i_addsub/dsp.one.dsp48e1_add/DSP\ : STD_LOGIC;
  signal \n_117_EXP_OP.OP/i_ccm_recip_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/DSP\ : STD_LOGIC;
  signal \n_117_EXP_OP.OP/i_ccm_recip_ln2/g_tables[2].i_addsub/dsp.one.dsp48e1_add/DSP\ : STD_LOGIC;
  signal \n_117_EXP_OP.OP/i_renorm_and_round/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/DSP\ : STD_LOGIC;
  signal \n_118_EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[2].bppDSP48[2].use_dsp.use_dsp48e1.iDSP48E1\ : STD_LOGIC;
  signal \n_118_EXP_OP.OP/g_Fr_other.i_calculate_e2zm1/dsp.one.dsp48e1_add/DSP\ : STD_LOGIC;
  signal \n_118_EXP_OP.OP/i_calculate_Xf/dsp.two.dsp48e1_add_hi/DSP\ : STD_LOGIC;
  signal \n_118_EXP_OP.OP/i_calculate_Xf/dsp.two.dsp48e1_add_lo/DSP\ : STD_LOGIC;
  signal \n_118_EXP_OP.OP/i_ccm_ln2/g_tables[0].i_addsub/dsp.two.dsp48e1_add_hi/DSP\ : STD_LOGIC;
  signal \n_118_EXP_OP.OP/i_ccm_ln2/g_tables[0].i_addsub/dsp.two.dsp48e1_add_lo/DSP\ : STD_LOGIC;
  signal \n_118_EXP_OP.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.two.dsp48e1_add_hi/DSP\ : STD_LOGIC;
  signal \n_118_EXP_OP.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.two.dsp48e1_add_lo/DSP\ : STD_LOGIC;
  signal \n_118_EXP_OP.OP/i_ccm_recip_ln2/g_tables[0].i_addsub/dsp.one.dsp48e1_add/DSP\ : STD_LOGIC;
  signal \n_118_EXP_OP.OP/i_ccm_recip_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/DSP\ : STD_LOGIC;
  signal \n_118_EXP_OP.OP/i_ccm_recip_ln2/g_tables[2].i_addsub/dsp.one.dsp48e1_add/DSP\ : STD_LOGIC;
  signal \n_118_EXP_OP.OP/i_renorm_and_round/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/DSP\ : STD_LOGIC;
  signal \n_119_EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[2].bppDSP48[2].use_dsp.use_dsp48e1.iDSP48E1\ : STD_LOGIC;
  signal \n_119_EXP_OP.OP/g_Fr_other.i_calculate_e2zm1/dsp.one.dsp48e1_add/DSP\ : STD_LOGIC;
  signal \n_119_EXP_OP.OP/i_calculate_Xf/dsp.two.dsp48e1_add_hi/DSP\ : STD_LOGIC;
  signal \n_119_EXP_OP.OP/i_calculate_Xf/dsp.two.dsp48e1_add_lo/DSP\ : STD_LOGIC;
  signal \n_119_EXP_OP.OP/i_ccm_ln2/g_tables[0].i_addsub/dsp.two.dsp48e1_add_hi/DSP\ : STD_LOGIC;
  signal \n_119_EXP_OP.OP/i_ccm_ln2/g_tables[0].i_addsub/dsp.two.dsp48e1_add_lo/DSP\ : STD_LOGIC;
  signal \n_119_EXP_OP.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.two.dsp48e1_add_hi/DSP\ : STD_LOGIC;
  signal \n_119_EXP_OP.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.two.dsp48e1_add_lo/DSP\ : STD_LOGIC;
  signal \n_119_EXP_OP.OP/i_ccm_recip_ln2/g_tables[0].i_addsub/dsp.one.dsp48e1_add/DSP\ : STD_LOGIC;
  signal \n_119_EXP_OP.OP/i_ccm_recip_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/DSP\ : STD_LOGIC;
  signal \n_119_EXP_OP.OP/i_ccm_recip_ln2/g_tables[2].i_addsub/dsp.one.dsp48e1_add/DSP\ : STD_LOGIC;
  signal \n_119_EXP_OP.OP/i_renorm_and_round/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/DSP\ : STD_LOGIC;
  signal \n_11_EXP_OP.OP/g_Fr_other.i_calculate_e2zm1/dsp.one.dsp48e1_add/DSP\ : STD_LOGIC;
  signal \n_11_EXP_OP.OP/i_calculate_Xf/dsp.two.dsp48e1_add_hi/DSP\ : STD_LOGIC;
  signal \n_11_EXP_OP.OP/i_calculate_Xf/dsp.two.dsp48e1_add_lo/DSP\ : STD_LOGIC;
  signal \n_11_EXP_OP.OP/i_ccm_ln2/g_tables[0].i_addsub/dsp.two.dsp48e1_add_hi/DSP\ : STD_LOGIC;
  signal \n_11_EXP_OP.OP/i_ccm_ln2/g_tables[0].i_addsub/dsp.two.dsp48e1_add_lo/DSP\ : STD_LOGIC;
  signal \n_11_EXP_OP.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.two.dsp48e1_add_hi/DSP\ : STD_LOGIC;
  signal \n_11_EXP_OP.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.two.dsp48e1_add_lo/DSP\ : STD_LOGIC;
  signal \n_11_EXP_OP.OP/i_ccm_recip_ln2/g_tables[0].i_addsub/dsp.one.dsp48e1_add/DSP\ : STD_LOGIC;
  signal \n_11_EXP_OP.OP/i_ccm_recip_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/DSP\ : STD_LOGIC;
  signal \n_11_EXP_OP.OP/i_ccm_recip_ln2/g_tables[2].i_addsub/dsp.one.dsp48e1_add/DSP\ : STD_LOGIC;
  signal \n_11_EXP_OP.OP/i_renorm_and_round/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/DSP\ : STD_LOGIC;
  signal \n_120_EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[2].bppDSP48[2].use_dsp.use_dsp48e1.iDSP48E1\ : STD_LOGIC;
  signal \n_120_EXP_OP.OP/g_Fr_other.i_calculate_e2zm1/dsp.one.dsp48e1_add/DSP\ : STD_LOGIC;
  signal \n_120_EXP_OP.OP/i_calculate_Xf/dsp.two.dsp48e1_add_hi/DSP\ : STD_LOGIC;
  signal \n_120_EXP_OP.OP/i_calculate_Xf/dsp.two.dsp48e1_add_lo/DSP\ : STD_LOGIC;
  signal \n_120_EXP_OP.OP/i_ccm_ln2/g_tables[0].i_addsub/dsp.two.dsp48e1_add_hi/DSP\ : STD_LOGIC;
  signal \n_120_EXP_OP.OP/i_ccm_ln2/g_tables[0].i_addsub/dsp.two.dsp48e1_add_lo/DSP\ : STD_LOGIC;
  signal \n_120_EXP_OP.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.two.dsp48e1_add_hi/DSP\ : STD_LOGIC;
  signal \n_120_EXP_OP.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.two.dsp48e1_add_lo/DSP\ : STD_LOGIC;
  signal \n_120_EXP_OP.OP/i_ccm_recip_ln2/g_tables[0].i_addsub/dsp.one.dsp48e1_add/DSP\ : STD_LOGIC;
  signal \n_120_EXP_OP.OP/i_ccm_recip_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/DSP\ : STD_LOGIC;
  signal \n_120_EXP_OP.OP/i_ccm_recip_ln2/g_tables[2].i_addsub/dsp.one.dsp48e1_add/DSP\ : STD_LOGIC;
  signal \n_120_EXP_OP.OP/i_renorm_and_round/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/DSP\ : STD_LOGIC;
  signal \n_121_EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[2].bppDSP48[2].use_dsp.use_dsp48e1.iDSP48E1\ : STD_LOGIC;
  signal \n_121_EXP_OP.OP/g_Fr_other.i_calculate_e2zm1/dsp.one.dsp48e1_add/DSP\ : STD_LOGIC;
  signal \n_121_EXP_OP.OP/i_calculate_Xf/dsp.two.dsp48e1_add_hi/DSP\ : STD_LOGIC;
  signal \n_121_EXP_OP.OP/i_calculate_Xf/dsp.two.dsp48e1_add_lo/DSP\ : STD_LOGIC;
  signal \n_121_EXP_OP.OP/i_ccm_ln2/g_tables[0].i_addsub/dsp.two.dsp48e1_add_hi/DSP\ : STD_LOGIC;
  signal \n_121_EXP_OP.OP/i_ccm_ln2/g_tables[0].i_addsub/dsp.two.dsp48e1_add_lo/DSP\ : STD_LOGIC;
  signal \n_121_EXP_OP.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.two.dsp48e1_add_hi/DSP\ : STD_LOGIC;
  signal \n_121_EXP_OP.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.two.dsp48e1_add_lo/DSP\ : STD_LOGIC;
  signal \n_121_EXP_OP.OP/i_ccm_recip_ln2/g_tables[0].i_addsub/dsp.one.dsp48e1_add/DSP\ : STD_LOGIC;
  signal \n_121_EXP_OP.OP/i_ccm_recip_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/DSP\ : STD_LOGIC;
  signal \n_121_EXP_OP.OP/i_ccm_recip_ln2/g_tables[2].i_addsub/dsp.one.dsp48e1_add/DSP\ : STD_LOGIC;
  signal \n_121_EXP_OP.OP/i_renorm_and_round/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/DSP\ : STD_LOGIC;
  signal \n_122_EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[2].bppDSP48[2].use_dsp.use_dsp48e1.iDSP48E1\ : STD_LOGIC;
  signal \n_122_EXP_OP.OP/g_Fr_other.i_calculate_e2zm1/dsp.one.dsp48e1_add/DSP\ : STD_LOGIC;
  signal \n_122_EXP_OP.OP/i_calculate_Xf/dsp.two.dsp48e1_add_hi/DSP\ : STD_LOGIC;
  signal \n_122_EXP_OP.OP/i_calculate_Xf/dsp.two.dsp48e1_add_lo/DSP\ : STD_LOGIC;
  signal \n_122_EXP_OP.OP/i_ccm_ln2/g_tables[0].i_addsub/dsp.two.dsp48e1_add_hi/DSP\ : STD_LOGIC;
  signal \n_122_EXP_OP.OP/i_ccm_ln2/g_tables[0].i_addsub/dsp.two.dsp48e1_add_lo/DSP\ : STD_LOGIC;
  signal \n_122_EXP_OP.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.two.dsp48e1_add_hi/DSP\ : STD_LOGIC;
  signal \n_122_EXP_OP.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.two.dsp48e1_add_lo/DSP\ : STD_LOGIC;
  signal \n_122_EXP_OP.OP/i_ccm_recip_ln2/g_tables[0].i_addsub/dsp.one.dsp48e1_add/DSP\ : STD_LOGIC;
  signal \n_122_EXP_OP.OP/i_ccm_recip_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/DSP\ : STD_LOGIC;
  signal \n_122_EXP_OP.OP/i_ccm_recip_ln2/g_tables[2].i_addsub/dsp.one.dsp48e1_add/DSP\ : STD_LOGIC;
  signal \n_122_EXP_OP.OP/i_renorm_and_round/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/DSP\ : STD_LOGIC;
  signal \n_123_EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[2].bppDSP48[2].use_dsp.use_dsp48e1.iDSP48E1\ : STD_LOGIC;
  signal \n_123_EXP_OP.OP/g_Fr_other.i_calculate_e2zm1/dsp.one.dsp48e1_add/DSP\ : STD_LOGIC;
  signal \n_123_EXP_OP.OP/i_calculate_Xf/dsp.two.dsp48e1_add_hi/DSP\ : STD_LOGIC;
  signal \n_123_EXP_OP.OP/i_calculate_Xf/dsp.two.dsp48e1_add_lo/DSP\ : STD_LOGIC;
  signal \n_123_EXP_OP.OP/i_ccm_ln2/g_tables[0].i_addsub/dsp.two.dsp48e1_add_hi/DSP\ : STD_LOGIC;
  signal \n_123_EXP_OP.OP/i_ccm_ln2/g_tables[0].i_addsub/dsp.two.dsp48e1_add_lo/DSP\ : STD_LOGIC;
  signal \n_123_EXP_OP.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.two.dsp48e1_add_hi/DSP\ : STD_LOGIC;
  signal \n_123_EXP_OP.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.two.dsp48e1_add_lo/DSP\ : STD_LOGIC;
  signal \n_123_EXP_OP.OP/i_ccm_recip_ln2/g_tables[0].i_addsub/dsp.one.dsp48e1_add/DSP\ : STD_LOGIC;
  signal \n_123_EXP_OP.OP/i_ccm_recip_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/DSP\ : STD_LOGIC;
  signal \n_123_EXP_OP.OP/i_ccm_recip_ln2/g_tables[2].i_addsub/dsp.one.dsp48e1_add/DSP\ : STD_LOGIC;
  signal \n_123_EXP_OP.OP/i_renorm_and_round/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/DSP\ : STD_LOGIC;
  signal \n_124_EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[2].bppDSP48[2].use_dsp.use_dsp48e1.iDSP48E1\ : STD_LOGIC;
  signal \n_124_EXP_OP.OP/g_Fr_other.i_calculate_e2zm1/dsp.one.dsp48e1_add/DSP\ : STD_LOGIC;
  signal \n_124_EXP_OP.OP/i_calculate_Xf/dsp.two.dsp48e1_add_hi/DSP\ : STD_LOGIC;
  signal \n_124_EXP_OP.OP/i_calculate_Xf/dsp.two.dsp48e1_add_lo/DSP\ : STD_LOGIC;
  signal \n_124_EXP_OP.OP/i_ccm_ln2/g_tables[0].i_addsub/dsp.two.dsp48e1_add_hi/DSP\ : STD_LOGIC;
  signal \n_124_EXP_OP.OP/i_ccm_ln2/g_tables[0].i_addsub/dsp.two.dsp48e1_add_lo/DSP\ : STD_LOGIC;
  signal \n_124_EXP_OP.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.two.dsp48e1_add_hi/DSP\ : STD_LOGIC;
  signal \n_124_EXP_OP.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.two.dsp48e1_add_lo/DSP\ : STD_LOGIC;
  signal \n_124_EXP_OP.OP/i_ccm_recip_ln2/g_tables[0].i_addsub/dsp.one.dsp48e1_add/DSP\ : STD_LOGIC;
  signal \n_124_EXP_OP.OP/i_ccm_recip_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/DSP\ : STD_LOGIC;
  signal \n_124_EXP_OP.OP/i_ccm_recip_ln2/g_tables[2].i_addsub/dsp.one.dsp48e1_add/DSP\ : STD_LOGIC;
  signal \n_124_EXP_OP.OP/i_renorm_and_round/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/DSP\ : STD_LOGIC;
  signal \n_125_EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[2].bppDSP48[2].use_dsp.use_dsp48e1.iDSP48E1\ : STD_LOGIC;
  signal \n_125_EXP_OP.OP/g_Fr_other.i_calculate_e2zm1/dsp.one.dsp48e1_add/DSP\ : STD_LOGIC;
  signal \n_125_EXP_OP.OP/i_calculate_Xf/dsp.two.dsp48e1_add_hi/DSP\ : STD_LOGIC;
  signal \n_125_EXP_OP.OP/i_calculate_Xf/dsp.two.dsp48e1_add_lo/DSP\ : STD_LOGIC;
  signal \n_125_EXP_OP.OP/i_ccm_ln2/g_tables[0].i_addsub/dsp.two.dsp48e1_add_hi/DSP\ : STD_LOGIC;
  signal \n_125_EXP_OP.OP/i_ccm_ln2/g_tables[0].i_addsub/dsp.two.dsp48e1_add_lo/DSP\ : STD_LOGIC;
  signal \n_125_EXP_OP.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.two.dsp48e1_add_hi/DSP\ : STD_LOGIC;
  signal \n_125_EXP_OP.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.two.dsp48e1_add_lo/DSP\ : STD_LOGIC;
  signal \n_125_EXP_OP.OP/i_ccm_recip_ln2/g_tables[0].i_addsub/dsp.one.dsp48e1_add/DSP\ : STD_LOGIC;
  signal \n_125_EXP_OP.OP/i_ccm_recip_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/DSP\ : STD_LOGIC;
  signal \n_125_EXP_OP.OP/i_ccm_recip_ln2/g_tables[2].i_addsub/dsp.one.dsp48e1_add/DSP\ : STD_LOGIC;
  signal \n_125_EXP_OP.OP/i_renorm_and_round/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/DSP\ : STD_LOGIC;
  signal \n_126_EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[2].bppDSP48[2].use_dsp.use_dsp48e1.iDSP48E1\ : STD_LOGIC;
  signal \n_126_EXP_OP.OP/g_Fr_other.i_calculate_e2zm1/dsp.one.dsp48e1_add/DSP\ : STD_LOGIC;
  signal \n_126_EXP_OP.OP/i_calculate_Xf/dsp.two.dsp48e1_add_hi/DSP\ : STD_LOGIC;
  signal \n_126_EXP_OP.OP/i_calculate_Xf/dsp.two.dsp48e1_add_lo/DSP\ : STD_LOGIC;
  signal \n_126_EXP_OP.OP/i_ccm_ln2/g_tables[0].i_addsub/dsp.two.dsp48e1_add_hi/DSP\ : STD_LOGIC;
  signal \n_126_EXP_OP.OP/i_ccm_ln2/g_tables[0].i_addsub/dsp.two.dsp48e1_add_lo/DSP\ : STD_LOGIC;
  signal \n_126_EXP_OP.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.two.dsp48e1_add_hi/DSP\ : STD_LOGIC;
  signal \n_126_EXP_OP.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.two.dsp48e1_add_lo/DSP\ : STD_LOGIC;
  signal \n_126_EXP_OP.OP/i_ccm_recip_ln2/g_tables[0].i_addsub/dsp.one.dsp48e1_add/DSP\ : STD_LOGIC;
  signal \n_126_EXP_OP.OP/i_ccm_recip_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/DSP\ : STD_LOGIC;
  signal \n_126_EXP_OP.OP/i_ccm_recip_ln2/g_tables[2].i_addsub/dsp.one.dsp48e1_add/DSP\ : STD_LOGIC;
  signal \n_126_EXP_OP.OP/i_renorm_and_round/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/DSP\ : STD_LOGIC;
  signal \n_127_EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[2].bppDSP48[2].use_dsp.use_dsp48e1.iDSP48E1\ : STD_LOGIC;
  signal \n_127_EXP_OP.OP/g_Fr_other.i_calculate_e2zm1/dsp.one.dsp48e1_add/DSP\ : STD_LOGIC;
  signal \n_127_EXP_OP.OP/i_calculate_Xf/dsp.two.dsp48e1_add_hi/DSP\ : STD_LOGIC;
  signal \n_127_EXP_OP.OP/i_calculate_Xf/dsp.two.dsp48e1_add_lo/DSP\ : STD_LOGIC;
  signal \n_127_EXP_OP.OP/i_ccm_ln2/g_tables[0].i_addsub/dsp.two.dsp48e1_add_hi/DSP\ : STD_LOGIC;
  signal \n_127_EXP_OP.OP/i_ccm_ln2/g_tables[0].i_addsub/dsp.two.dsp48e1_add_lo/DSP\ : STD_LOGIC;
  signal \n_127_EXP_OP.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.two.dsp48e1_add_hi/DSP\ : STD_LOGIC;
  signal \n_127_EXP_OP.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.two.dsp48e1_add_lo/DSP\ : STD_LOGIC;
  signal \n_127_EXP_OP.OP/i_ccm_recip_ln2/g_tables[0].i_addsub/dsp.one.dsp48e1_add/DSP\ : STD_LOGIC;
  signal \n_127_EXP_OP.OP/i_ccm_recip_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/DSP\ : STD_LOGIC;
  signal \n_127_EXP_OP.OP/i_ccm_recip_ln2/g_tables[2].i_addsub/dsp.one.dsp48e1_add/DSP\ : STD_LOGIC;
  signal \n_127_EXP_OP.OP/i_renorm_and_round/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/DSP\ : STD_LOGIC;
  signal \n_128_EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[2].bppDSP48[2].use_dsp.use_dsp48e1.iDSP48E1\ : STD_LOGIC;
  signal \n_128_EXP_OP.OP/g_Fr_other.i_calculate_e2zm1/dsp.one.dsp48e1_add/DSP\ : STD_LOGIC;
  signal \n_128_EXP_OP.OP/i_calculate_Xf/dsp.two.dsp48e1_add_hi/DSP\ : STD_LOGIC;
  signal \n_128_EXP_OP.OP/i_calculate_Xf/dsp.two.dsp48e1_add_lo/DSP\ : STD_LOGIC;
  signal \n_128_EXP_OP.OP/i_ccm_ln2/g_tables[0].i_addsub/dsp.two.dsp48e1_add_hi/DSP\ : STD_LOGIC;
  signal \n_128_EXP_OP.OP/i_ccm_ln2/g_tables[0].i_addsub/dsp.two.dsp48e1_add_lo/DSP\ : STD_LOGIC;
  signal \n_128_EXP_OP.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.two.dsp48e1_add_hi/DSP\ : STD_LOGIC;
  signal \n_128_EXP_OP.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.two.dsp48e1_add_lo/DSP\ : STD_LOGIC;
  signal \n_128_EXP_OP.OP/i_ccm_recip_ln2/g_tables[0].i_addsub/dsp.one.dsp48e1_add/DSP\ : STD_LOGIC;
  signal \n_128_EXP_OP.OP/i_ccm_recip_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/DSP\ : STD_LOGIC;
  signal \n_128_EXP_OP.OP/i_ccm_recip_ln2/g_tables[2].i_addsub/dsp.one.dsp48e1_add/DSP\ : STD_LOGIC;
  signal \n_128_EXP_OP.OP/i_renorm_and_round/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/DSP\ : STD_LOGIC;
  signal \n_129_EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[2].bppDSP48[2].use_dsp.use_dsp48e1.iDSP48E1\ : STD_LOGIC;
  signal \n_129_EXP_OP.OP/g_Fr_other.i_calculate_e2zm1/dsp.one.dsp48e1_add/DSP\ : STD_LOGIC;
  signal \n_129_EXP_OP.OP/i_calculate_Xf/dsp.two.dsp48e1_add_hi/DSP\ : STD_LOGIC;
  signal \n_129_EXP_OP.OP/i_calculate_Xf/dsp.two.dsp48e1_add_lo/DSP\ : STD_LOGIC;
  signal \n_129_EXP_OP.OP/i_ccm_ln2/g_tables[0].i_addsub/dsp.two.dsp48e1_add_hi/DSP\ : STD_LOGIC;
  signal \n_129_EXP_OP.OP/i_ccm_ln2/g_tables[0].i_addsub/dsp.two.dsp48e1_add_lo/DSP\ : STD_LOGIC;
  signal \n_129_EXP_OP.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.two.dsp48e1_add_hi/DSP\ : STD_LOGIC;
  signal \n_129_EXP_OP.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.two.dsp48e1_add_lo/DSP\ : STD_LOGIC;
  signal \n_129_EXP_OP.OP/i_ccm_recip_ln2/g_tables[0].i_addsub/dsp.one.dsp48e1_add/DSP\ : STD_LOGIC;
  signal \n_129_EXP_OP.OP/i_ccm_recip_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/DSP\ : STD_LOGIC;
  signal \n_129_EXP_OP.OP/i_ccm_recip_ln2/g_tables[2].i_addsub/dsp.one.dsp48e1_add/DSP\ : STD_LOGIC;
  signal \n_129_EXP_OP.OP/i_renorm_and_round/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/DSP\ : STD_LOGIC;
  signal \n_12_EXP_OP.OP/g_Fr_other.i_calculate_e2zm1/dsp.one.dsp48e1_add/DSP\ : STD_LOGIC;
  signal \n_12_EXP_OP.OP/i_calculate_Xf/dsp.two.dsp48e1_add_hi/DSP\ : STD_LOGIC;
  signal \n_12_EXP_OP.OP/i_calculate_Xf/dsp.two.dsp48e1_add_lo/DSP\ : STD_LOGIC;
  signal \n_12_EXP_OP.OP/i_ccm_ln2/g_tables[0].i_addsub/dsp.two.dsp48e1_add_hi/DSP\ : STD_LOGIC;
  signal \n_12_EXP_OP.OP/i_ccm_ln2/g_tables[0].i_addsub/dsp.two.dsp48e1_add_lo/DSP\ : STD_LOGIC;
  signal \n_12_EXP_OP.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.two.dsp48e1_add_hi/DSP\ : STD_LOGIC;
  signal \n_12_EXP_OP.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.two.dsp48e1_add_lo/DSP\ : STD_LOGIC;
  signal \n_12_EXP_OP.OP/i_ccm_recip_ln2/g_tables[0].i_addsub/dsp.one.dsp48e1_add/DSP\ : STD_LOGIC;
  signal \n_12_EXP_OP.OP/i_ccm_recip_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/DSP\ : STD_LOGIC;
  signal \n_12_EXP_OP.OP/i_ccm_recip_ln2/g_tables[2].i_addsub/dsp.one.dsp48e1_add/DSP\ : STD_LOGIC;
  signal \n_12_EXP_OP.OP/i_renorm_and_round/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/DSP\ : STD_LOGIC;
  signal \n_130_EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[2].bppDSP48[2].use_dsp.use_dsp48e1.iDSP48E1\ : STD_LOGIC;
  signal \n_130_EXP_OP.OP/g_Fr_other.i_calculate_e2zm1/dsp.one.dsp48e1_add/DSP\ : STD_LOGIC;
  signal \n_130_EXP_OP.OP/i_calculate_Xf/dsp.two.dsp48e1_add_hi/DSP\ : STD_LOGIC;
  signal \n_130_EXP_OP.OP/i_calculate_Xf/dsp.two.dsp48e1_add_lo/DSP\ : STD_LOGIC;
  signal \n_130_EXP_OP.OP/i_ccm_ln2/g_tables[0].i_addsub/dsp.two.dsp48e1_add_hi/DSP\ : STD_LOGIC;
  signal \n_130_EXP_OP.OP/i_ccm_ln2/g_tables[0].i_addsub/dsp.two.dsp48e1_add_lo/DSP\ : STD_LOGIC;
  signal \n_130_EXP_OP.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.two.dsp48e1_add_hi/DSP\ : STD_LOGIC;
  signal \n_130_EXP_OP.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.two.dsp48e1_add_lo/DSP\ : STD_LOGIC;
  signal \n_130_EXP_OP.OP/i_ccm_recip_ln2/g_tables[0].i_addsub/dsp.one.dsp48e1_add/DSP\ : STD_LOGIC;
  signal \n_130_EXP_OP.OP/i_ccm_recip_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/DSP\ : STD_LOGIC;
  signal \n_130_EXP_OP.OP/i_ccm_recip_ln2/g_tables[2].i_addsub/dsp.one.dsp48e1_add/DSP\ : STD_LOGIC;
  signal \n_130_EXP_OP.OP/i_renorm_and_round/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/DSP\ : STD_LOGIC;
  signal \n_131_EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[2].bppDSP48[2].use_dsp.use_dsp48e1.iDSP48E1\ : STD_LOGIC;
  signal \n_131_EXP_OP.OP/g_Fr_other.i_calculate_e2zm1/dsp.one.dsp48e1_add/DSP\ : STD_LOGIC;
  signal \n_131_EXP_OP.OP/i_calculate_Xf/dsp.two.dsp48e1_add_hi/DSP\ : STD_LOGIC;
  signal \n_131_EXP_OP.OP/i_calculate_Xf/dsp.two.dsp48e1_add_lo/DSP\ : STD_LOGIC;
  signal \n_131_EXP_OP.OP/i_ccm_ln2/g_tables[0].i_addsub/dsp.two.dsp48e1_add_hi/DSP\ : STD_LOGIC;
  signal \n_131_EXP_OP.OP/i_ccm_ln2/g_tables[0].i_addsub/dsp.two.dsp48e1_add_lo/DSP\ : STD_LOGIC;
  signal \n_131_EXP_OP.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.two.dsp48e1_add_hi/DSP\ : STD_LOGIC;
  signal \n_131_EXP_OP.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.two.dsp48e1_add_lo/DSP\ : STD_LOGIC;
  signal \n_131_EXP_OP.OP/i_ccm_recip_ln2/g_tables[0].i_addsub/dsp.one.dsp48e1_add/DSP\ : STD_LOGIC;
  signal \n_131_EXP_OP.OP/i_ccm_recip_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/DSP\ : STD_LOGIC;
  signal \n_131_EXP_OP.OP/i_ccm_recip_ln2/g_tables[2].i_addsub/dsp.one.dsp48e1_add/DSP\ : STD_LOGIC;
  signal \n_131_EXP_OP.OP/i_renorm_and_round/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/DSP\ : STD_LOGIC;
  signal \n_132_EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[2].bppDSP48[2].use_dsp.use_dsp48e1.iDSP48E1\ : STD_LOGIC;
  signal \n_132_EXP_OP.OP/g_Fr_other.i_calculate_e2zm1/dsp.one.dsp48e1_add/DSP\ : STD_LOGIC;
  signal \n_132_EXP_OP.OP/i_calculate_Xf/dsp.two.dsp48e1_add_hi/DSP\ : STD_LOGIC;
  signal \n_132_EXP_OP.OP/i_calculate_Xf/dsp.two.dsp48e1_add_lo/DSP\ : STD_LOGIC;
  signal \n_132_EXP_OP.OP/i_ccm_ln2/g_tables[0].i_addsub/dsp.two.dsp48e1_add_hi/DSP\ : STD_LOGIC;
  signal \n_132_EXP_OP.OP/i_ccm_ln2/g_tables[0].i_addsub/dsp.two.dsp48e1_add_lo/DSP\ : STD_LOGIC;
  signal \n_132_EXP_OP.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.two.dsp48e1_add_hi/DSP\ : STD_LOGIC;
  signal \n_132_EXP_OP.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.two.dsp48e1_add_lo/DSP\ : STD_LOGIC;
  signal \n_132_EXP_OP.OP/i_ccm_recip_ln2/g_tables[0].i_addsub/dsp.one.dsp48e1_add/DSP\ : STD_LOGIC;
  signal \n_132_EXP_OP.OP/i_ccm_recip_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/DSP\ : STD_LOGIC;
  signal \n_132_EXP_OP.OP/i_ccm_recip_ln2/g_tables[2].i_addsub/dsp.one.dsp48e1_add/DSP\ : STD_LOGIC;
  signal \n_132_EXP_OP.OP/i_renorm_and_round/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/DSP\ : STD_LOGIC;
  signal \n_133_EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[2].bppDSP48[2].use_dsp.use_dsp48e1.iDSP48E1\ : STD_LOGIC;
  signal \n_133_EXP_OP.OP/g_Fr_other.i_calculate_e2zm1/dsp.one.dsp48e1_add/DSP\ : STD_LOGIC;
  signal \n_133_EXP_OP.OP/i_calculate_Xf/dsp.two.dsp48e1_add_hi/DSP\ : STD_LOGIC;
  signal \n_133_EXP_OP.OP/i_calculate_Xf/dsp.two.dsp48e1_add_lo/DSP\ : STD_LOGIC;
  signal \n_133_EXP_OP.OP/i_ccm_ln2/g_tables[0].i_addsub/dsp.two.dsp48e1_add_hi/DSP\ : STD_LOGIC;
  signal \n_133_EXP_OP.OP/i_ccm_ln2/g_tables[0].i_addsub/dsp.two.dsp48e1_add_lo/DSP\ : STD_LOGIC;
  signal \n_133_EXP_OP.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.two.dsp48e1_add_hi/DSP\ : STD_LOGIC;
  signal \n_133_EXP_OP.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.two.dsp48e1_add_lo/DSP\ : STD_LOGIC;
  signal \n_133_EXP_OP.OP/i_ccm_recip_ln2/g_tables[0].i_addsub/dsp.one.dsp48e1_add/DSP\ : STD_LOGIC;
  signal \n_133_EXP_OP.OP/i_ccm_recip_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/DSP\ : STD_LOGIC;
  signal \n_133_EXP_OP.OP/i_ccm_recip_ln2/g_tables[2].i_addsub/dsp.one.dsp48e1_add/DSP\ : STD_LOGIC;
  signal \n_133_EXP_OP.OP/i_renorm_and_round/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/DSP\ : STD_LOGIC;
  signal \n_134_EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[2].bppDSP48[2].use_dsp.use_dsp48e1.iDSP48E1\ : STD_LOGIC;
  signal \n_134_EXP_OP.OP/g_Fr_other.i_calculate_e2zm1/dsp.one.dsp48e1_add/DSP\ : STD_LOGIC;
  signal \n_134_EXP_OP.OP/i_calculate_Xf/dsp.two.dsp48e1_add_hi/DSP\ : STD_LOGIC;
  signal \n_134_EXP_OP.OP/i_calculate_Xf/dsp.two.dsp48e1_add_lo/DSP\ : STD_LOGIC;
  signal \n_134_EXP_OP.OP/i_ccm_ln2/g_tables[0].i_addsub/dsp.two.dsp48e1_add_hi/DSP\ : STD_LOGIC;
  signal \n_134_EXP_OP.OP/i_ccm_ln2/g_tables[0].i_addsub/dsp.two.dsp48e1_add_lo/DSP\ : STD_LOGIC;
  signal \n_134_EXP_OP.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.two.dsp48e1_add_hi/DSP\ : STD_LOGIC;
  signal \n_134_EXP_OP.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.two.dsp48e1_add_lo/DSP\ : STD_LOGIC;
  signal \n_134_EXP_OP.OP/i_ccm_recip_ln2/g_tables[0].i_addsub/dsp.one.dsp48e1_add/DSP\ : STD_LOGIC;
  signal \n_134_EXP_OP.OP/i_ccm_recip_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/DSP\ : STD_LOGIC;
  signal \n_134_EXP_OP.OP/i_ccm_recip_ln2/g_tables[2].i_addsub/dsp.one.dsp48e1_add/DSP\ : STD_LOGIC;
  signal \n_134_EXP_OP.OP/i_renorm_and_round/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/DSP\ : STD_LOGIC;
  signal \n_135_EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[2].bppDSP48[2].use_dsp.use_dsp48e1.iDSP48E1\ : STD_LOGIC;
  signal \n_135_EXP_OP.OP/g_Fr_other.i_calculate_e2zm1/dsp.one.dsp48e1_add/DSP\ : STD_LOGIC;
  signal \n_135_EXP_OP.OP/i_calculate_Xf/dsp.two.dsp48e1_add_hi/DSP\ : STD_LOGIC;
  signal \n_135_EXP_OP.OP/i_calculate_Xf/dsp.two.dsp48e1_add_lo/DSP\ : STD_LOGIC;
  signal \n_135_EXP_OP.OP/i_ccm_ln2/g_tables[0].i_addsub/dsp.two.dsp48e1_add_hi/DSP\ : STD_LOGIC;
  signal \n_135_EXP_OP.OP/i_ccm_ln2/g_tables[0].i_addsub/dsp.two.dsp48e1_add_lo/DSP\ : STD_LOGIC;
  signal \n_135_EXP_OP.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.two.dsp48e1_add_hi/DSP\ : STD_LOGIC;
  signal \n_135_EXP_OP.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.two.dsp48e1_add_lo/DSP\ : STD_LOGIC;
  signal \n_135_EXP_OP.OP/i_ccm_recip_ln2/g_tables[0].i_addsub/dsp.one.dsp48e1_add/DSP\ : STD_LOGIC;
  signal \n_135_EXP_OP.OP/i_ccm_recip_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/DSP\ : STD_LOGIC;
  signal \n_135_EXP_OP.OP/i_ccm_recip_ln2/g_tables[2].i_addsub/dsp.one.dsp48e1_add/DSP\ : STD_LOGIC;
  signal \n_135_EXP_OP.OP/i_renorm_and_round/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/DSP\ : STD_LOGIC;
  signal \n_136_EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[2].bppDSP48[2].use_dsp.use_dsp48e1.iDSP48E1\ : STD_LOGIC;
  signal \n_136_EXP_OP.OP/g_Fr_other.i_calculate_e2zm1/dsp.one.dsp48e1_add/DSP\ : STD_LOGIC;
  signal \n_136_EXP_OP.OP/i_calculate_Xf/dsp.two.dsp48e1_add_hi/DSP\ : STD_LOGIC;
  signal \n_136_EXP_OP.OP/i_calculate_Xf/dsp.two.dsp48e1_add_lo/DSP\ : STD_LOGIC;
  signal \n_136_EXP_OP.OP/i_ccm_ln2/g_tables[0].i_addsub/dsp.two.dsp48e1_add_hi/DSP\ : STD_LOGIC;
  signal \n_136_EXP_OP.OP/i_ccm_ln2/g_tables[0].i_addsub/dsp.two.dsp48e1_add_lo/DSP\ : STD_LOGIC;
  signal \n_136_EXP_OP.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.two.dsp48e1_add_hi/DSP\ : STD_LOGIC;
  signal \n_136_EXP_OP.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.two.dsp48e1_add_lo/DSP\ : STD_LOGIC;
  signal \n_136_EXP_OP.OP/i_ccm_recip_ln2/g_tables[0].i_addsub/dsp.one.dsp48e1_add/DSP\ : STD_LOGIC;
  signal \n_136_EXP_OP.OP/i_ccm_recip_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/DSP\ : STD_LOGIC;
  signal \n_136_EXP_OP.OP/i_ccm_recip_ln2/g_tables[2].i_addsub/dsp.one.dsp48e1_add/DSP\ : STD_LOGIC;
  signal \n_136_EXP_OP.OP/i_renorm_and_round/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/DSP\ : STD_LOGIC;
  signal \n_137_EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[2].bppDSP48[2].use_dsp.use_dsp48e1.iDSP48E1\ : STD_LOGIC;
  signal \n_137_EXP_OP.OP/g_Fr_other.i_calculate_e2zm1/dsp.one.dsp48e1_add/DSP\ : STD_LOGIC;
  signal \n_137_EXP_OP.OP/i_calculate_Xf/dsp.two.dsp48e1_add_hi/DSP\ : STD_LOGIC;
  signal \n_137_EXP_OP.OP/i_calculate_Xf/dsp.two.dsp48e1_add_lo/DSP\ : STD_LOGIC;
  signal \n_137_EXP_OP.OP/i_ccm_ln2/g_tables[0].i_addsub/dsp.two.dsp48e1_add_hi/DSP\ : STD_LOGIC;
  signal \n_137_EXP_OP.OP/i_ccm_ln2/g_tables[0].i_addsub/dsp.two.dsp48e1_add_lo/DSP\ : STD_LOGIC;
  signal \n_137_EXP_OP.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.two.dsp48e1_add_hi/DSP\ : STD_LOGIC;
  signal \n_137_EXP_OP.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.two.dsp48e1_add_lo/DSP\ : STD_LOGIC;
  signal \n_137_EXP_OP.OP/i_ccm_recip_ln2/g_tables[0].i_addsub/dsp.one.dsp48e1_add/DSP\ : STD_LOGIC;
  signal \n_137_EXP_OP.OP/i_ccm_recip_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/DSP\ : STD_LOGIC;
  signal \n_137_EXP_OP.OP/i_ccm_recip_ln2/g_tables[2].i_addsub/dsp.one.dsp48e1_add/DSP\ : STD_LOGIC;
  signal \n_137_EXP_OP.OP/i_renorm_and_round/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/DSP\ : STD_LOGIC;
  signal \n_138_EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[2].bppDSP48[2].use_dsp.use_dsp48e1.iDSP48E1\ : STD_LOGIC;
  signal \n_138_EXP_OP.OP/g_Fr_other.i_calculate_e2zm1/dsp.one.dsp48e1_add/DSP\ : STD_LOGIC;
  signal \n_138_EXP_OP.OP/i_calculate_Xf/dsp.two.dsp48e1_add_hi/DSP\ : STD_LOGIC;
  signal \n_138_EXP_OP.OP/i_calculate_Xf/dsp.two.dsp48e1_add_lo/DSP\ : STD_LOGIC;
  signal \n_138_EXP_OP.OP/i_ccm_ln2/g_tables[0].i_addsub/dsp.two.dsp48e1_add_hi/DSP\ : STD_LOGIC;
  signal \n_138_EXP_OP.OP/i_ccm_ln2/g_tables[0].i_addsub/dsp.two.dsp48e1_add_lo/DSP\ : STD_LOGIC;
  signal \n_138_EXP_OP.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.two.dsp48e1_add_hi/DSP\ : STD_LOGIC;
  signal \n_138_EXP_OP.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.two.dsp48e1_add_lo/DSP\ : STD_LOGIC;
  signal \n_138_EXP_OP.OP/i_ccm_recip_ln2/g_tables[0].i_addsub/dsp.one.dsp48e1_add/DSP\ : STD_LOGIC;
  signal \n_138_EXP_OP.OP/i_ccm_recip_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/DSP\ : STD_LOGIC;
  signal \n_138_EXP_OP.OP/i_ccm_recip_ln2/g_tables[2].i_addsub/dsp.one.dsp48e1_add/DSP\ : STD_LOGIC;
  signal \n_138_EXP_OP.OP/i_renorm_and_round/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/DSP\ : STD_LOGIC;
  signal \n_139_EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[2].bppDSP48[2].use_dsp.use_dsp48e1.iDSP48E1\ : STD_LOGIC;
  signal \n_139_EXP_OP.OP/g_Fr_other.i_calculate_e2zm1/dsp.one.dsp48e1_add/DSP\ : STD_LOGIC;
  signal \n_139_EXP_OP.OP/i_calculate_Xf/dsp.two.dsp48e1_add_hi/DSP\ : STD_LOGIC;
  signal \n_139_EXP_OP.OP/i_calculate_Xf/dsp.two.dsp48e1_add_lo/DSP\ : STD_LOGIC;
  signal \n_139_EXP_OP.OP/i_ccm_ln2/g_tables[0].i_addsub/dsp.two.dsp48e1_add_hi/DSP\ : STD_LOGIC;
  signal \n_139_EXP_OP.OP/i_ccm_ln2/g_tables[0].i_addsub/dsp.two.dsp48e1_add_lo/DSP\ : STD_LOGIC;
  signal \n_139_EXP_OP.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.two.dsp48e1_add_hi/DSP\ : STD_LOGIC;
  signal \n_139_EXP_OP.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.two.dsp48e1_add_lo/DSP\ : STD_LOGIC;
  signal \n_139_EXP_OP.OP/i_ccm_recip_ln2/g_tables[0].i_addsub/dsp.one.dsp48e1_add/DSP\ : STD_LOGIC;
  signal \n_139_EXP_OP.OP/i_ccm_recip_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/DSP\ : STD_LOGIC;
  signal \n_139_EXP_OP.OP/i_ccm_recip_ln2/g_tables[2].i_addsub/dsp.one.dsp48e1_add/DSP\ : STD_LOGIC;
  signal \n_139_EXP_OP.OP/i_renorm_and_round/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/DSP\ : STD_LOGIC;
  signal \n_13_EXP_OP.OP/g_Fr_other.i_calculate_e2zm1/dsp.one.dsp48e1_add/DSP\ : STD_LOGIC;
  signal \n_13_EXP_OP.OP/i_calculate_Xf/dsp.two.dsp48e1_add_hi/DSP\ : STD_LOGIC;
  signal \n_13_EXP_OP.OP/i_calculate_Xf/dsp.two.dsp48e1_add_lo/DSP\ : STD_LOGIC;
  signal \n_13_EXP_OP.OP/i_ccm_ln2/g_tables[0].i_addsub/dsp.two.dsp48e1_add_hi/DSP\ : STD_LOGIC;
  signal \n_13_EXP_OP.OP/i_ccm_ln2/g_tables[0].i_addsub/dsp.two.dsp48e1_add_lo/DSP\ : STD_LOGIC;
  signal \n_13_EXP_OP.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.two.dsp48e1_add_hi/DSP\ : STD_LOGIC;
  signal \n_13_EXP_OP.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.two.dsp48e1_add_lo/DSP\ : STD_LOGIC;
  signal \n_13_EXP_OP.OP/i_ccm_recip_ln2/g_tables[0].i_addsub/dsp.one.dsp48e1_add/DSP\ : STD_LOGIC;
  signal \n_13_EXP_OP.OP/i_ccm_recip_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/DSP\ : STD_LOGIC;
  signal \n_13_EXP_OP.OP/i_ccm_recip_ln2/g_tables[2].i_addsub/dsp.one.dsp48e1_add/DSP\ : STD_LOGIC;
  signal \n_13_EXP_OP.OP/i_renorm_and_round/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/DSP\ : STD_LOGIC;
  signal \n_140_EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[2].bppDSP48[2].use_dsp.use_dsp48e1.iDSP48E1\ : STD_LOGIC;
  signal \n_140_EXP_OP.OP/g_Fr_other.i_calculate_e2zm1/dsp.one.dsp48e1_add/DSP\ : STD_LOGIC;
  signal \n_140_EXP_OP.OP/i_calculate_Xf/dsp.two.dsp48e1_add_hi/DSP\ : STD_LOGIC;
  signal \n_140_EXP_OP.OP/i_calculate_Xf/dsp.two.dsp48e1_add_lo/DSP\ : STD_LOGIC;
  signal \n_140_EXP_OP.OP/i_ccm_ln2/g_tables[0].i_addsub/dsp.two.dsp48e1_add_hi/DSP\ : STD_LOGIC;
  signal \n_140_EXP_OP.OP/i_ccm_ln2/g_tables[0].i_addsub/dsp.two.dsp48e1_add_lo/DSP\ : STD_LOGIC;
  signal \n_140_EXP_OP.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.two.dsp48e1_add_hi/DSP\ : STD_LOGIC;
  signal \n_140_EXP_OP.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.two.dsp48e1_add_lo/DSP\ : STD_LOGIC;
  signal \n_140_EXP_OP.OP/i_ccm_recip_ln2/g_tables[0].i_addsub/dsp.one.dsp48e1_add/DSP\ : STD_LOGIC;
  signal \n_140_EXP_OP.OP/i_ccm_recip_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/DSP\ : STD_LOGIC;
  signal \n_140_EXP_OP.OP/i_ccm_recip_ln2/g_tables[2].i_addsub/dsp.one.dsp48e1_add/DSP\ : STD_LOGIC;
  signal \n_140_EXP_OP.OP/i_renorm_and_round/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/DSP\ : STD_LOGIC;
  signal \n_141_EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[2].bppDSP48[2].use_dsp.use_dsp48e1.iDSP48E1\ : STD_LOGIC;
  signal \n_141_EXP_OP.OP/g_Fr_other.i_calculate_e2zm1/dsp.one.dsp48e1_add/DSP\ : STD_LOGIC;
  signal \n_141_EXP_OP.OP/i_calculate_Xf/dsp.two.dsp48e1_add_hi/DSP\ : STD_LOGIC;
  signal \n_141_EXP_OP.OP/i_calculate_Xf/dsp.two.dsp48e1_add_lo/DSP\ : STD_LOGIC;
  signal \n_141_EXP_OP.OP/i_ccm_ln2/g_tables[0].i_addsub/dsp.two.dsp48e1_add_hi/DSP\ : STD_LOGIC;
  signal \n_141_EXP_OP.OP/i_ccm_ln2/g_tables[0].i_addsub/dsp.two.dsp48e1_add_lo/DSP\ : STD_LOGIC;
  signal \n_141_EXP_OP.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.two.dsp48e1_add_hi/DSP\ : STD_LOGIC;
  signal \n_141_EXP_OP.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.two.dsp48e1_add_lo/DSP\ : STD_LOGIC;
  signal \n_141_EXP_OP.OP/i_ccm_recip_ln2/g_tables[0].i_addsub/dsp.one.dsp48e1_add/DSP\ : STD_LOGIC;
  signal \n_141_EXP_OP.OP/i_ccm_recip_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/DSP\ : STD_LOGIC;
  signal \n_141_EXP_OP.OP/i_ccm_recip_ln2/g_tables[2].i_addsub/dsp.one.dsp48e1_add/DSP\ : STD_LOGIC;
  signal \n_141_EXP_OP.OP/i_renorm_and_round/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/DSP\ : STD_LOGIC;
  signal \n_142_EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[2].bppDSP48[2].use_dsp.use_dsp48e1.iDSP48E1\ : STD_LOGIC;
  signal \n_142_EXP_OP.OP/g_Fr_other.i_calculate_e2zm1/dsp.one.dsp48e1_add/DSP\ : STD_LOGIC;
  signal \n_142_EXP_OP.OP/i_calculate_Xf/dsp.two.dsp48e1_add_hi/DSP\ : STD_LOGIC;
  signal \n_142_EXP_OP.OP/i_calculate_Xf/dsp.two.dsp48e1_add_lo/DSP\ : STD_LOGIC;
  signal \n_142_EXP_OP.OP/i_ccm_ln2/g_tables[0].i_addsub/dsp.two.dsp48e1_add_hi/DSP\ : STD_LOGIC;
  signal \n_142_EXP_OP.OP/i_ccm_ln2/g_tables[0].i_addsub/dsp.two.dsp48e1_add_lo/DSP\ : STD_LOGIC;
  signal \n_142_EXP_OP.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.two.dsp48e1_add_hi/DSP\ : STD_LOGIC;
  signal \n_142_EXP_OP.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.two.dsp48e1_add_lo/DSP\ : STD_LOGIC;
  signal \n_142_EXP_OP.OP/i_ccm_recip_ln2/g_tables[0].i_addsub/dsp.one.dsp48e1_add/DSP\ : STD_LOGIC;
  signal \n_142_EXP_OP.OP/i_ccm_recip_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/DSP\ : STD_LOGIC;
  signal \n_142_EXP_OP.OP/i_ccm_recip_ln2/g_tables[2].i_addsub/dsp.one.dsp48e1_add/DSP\ : STD_LOGIC;
  signal \n_142_EXP_OP.OP/i_renorm_and_round/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/DSP\ : STD_LOGIC;
  signal \n_143_EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[2].bppDSP48[2].use_dsp.use_dsp48e1.iDSP48E1\ : STD_LOGIC;
  signal \n_143_EXP_OP.OP/g_Fr_other.i_calculate_e2zm1/dsp.one.dsp48e1_add/DSP\ : STD_LOGIC;
  signal \n_143_EXP_OP.OP/i_calculate_Xf/dsp.two.dsp48e1_add_hi/DSP\ : STD_LOGIC;
  signal \n_143_EXP_OP.OP/i_calculate_Xf/dsp.two.dsp48e1_add_lo/DSP\ : STD_LOGIC;
  signal \n_143_EXP_OP.OP/i_ccm_ln2/g_tables[0].i_addsub/dsp.two.dsp48e1_add_hi/DSP\ : STD_LOGIC;
  signal \n_143_EXP_OP.OP/i_ccm_ln2/g_tables[0].i_addsub/dsp.two.dsp48e1_add_lo/DSP\ : STD_LOGIC;
  signal \n_143_EXP_OP.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.two.dsp48e1_add_hi/DSP\ : STD_LOGIC;
  signal \n_143_EXP_OP.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.two.dsp48e1_add_lo/DSP\ : STD_LOGIC;
  signal \n_143_EXP_OP.OP/i_ccm_recip_ln2/g_tables[0].i_addsub/dsp.one.dsp48e1_add/DSP\ : STD_LOGIC;
  signal \n_143_EXP_OP.OP/i_ccm_recip_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/DSP\ : STD_LOGIC;
  signal \n_143_EXP_OP.OP/i_ccm_recip_ln2/g_tables[2].i_addsub/dsp.one.dsp48e1_add/DSP\ : STD_LOGIC;
  signal \n_143_EXP_OP.OP/i_renorm_and_round/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/DSP\ : STD_LOGIC;
  signal \n_144_EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[2].bppDSP48[2].use_dsp.use_dsp48e1.iDSP48E1\ : STD_LOGIC;
  signal \n_144_EXP_OP.OP/g_Fr_other.i_calculate_e2zm1/dsp.one.dsp48e1_add/DSP\ : STD_LOGIC;
  signal \n_144_EXP_OP.OP/i_calculate_Xf/dsp.two.dsp48e1_add_hi/DSP\ : STD_LOGIC;
  signal \n_144_EXP_OP.OP/i_calculate_Xf/dsp.two.dsp48e1_add_lo/DSP\ : STD_LOGIC;
  signal \n_144_EXP_OP.OP/i_ccm_ln2/g_tables[0].i_addsub/dsp.two.dsp48e1_add_hi/DSP\ : STD_LOGIC;
  signal \n_144_EXP_OP.OP/i_ccm_ln2/g_tables[0].i_addsub/dsp.two.dsp48e1_add_lo/DSP\ : STD_LOGIC;
  signal \n_144_EXP_OP.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.two.dsp48e1_add_hi/DSP\ : STD_LOGIC;
  signal \n_144_EXP_OP.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.two.dsp48e1_add_lo/DSP\ : STD_LOGIC;
  signal \n_144_EXP_OP.OP/i_ccm_recip_ln2/g_tables[0].i_addsub/dsp.one.dsp48e1_add/DSP\ : STD_LOGIC;
  signal \n_144_EXP_OP.OP/i_ccm_recip_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/DSP\ : STD_LOGIC;
  signal \n_144_EXP_OP.OP/i_ccm_recip_ln2/g_tables[2].i_addsub/dsp.one.dsp48e1_add/DSP\ : STD_LOGIC;
  signal \n_144_EXP_OP.OP/i_renorm_and_round/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/DSP\ : STD_LOGIC;
  signal \n_145_EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[2].bppDSP48[2].use_dsp.use_dsp48e1.iDSP48E1\ : STD_LOGIC;
  signal \n_145_EXP_OP.OP/g_Fr_other.i_calculate_e2zm1/dsp.one.dsp48e1_add/DSP\ : STD_LOGIC;
  signal \n_145_EXP_OP.OP/i_calculate_Xf/dsp.two.dsp48e1_add_hi/DSP\ : STD_LOGIC;
  signal \n_145_EXP_OP.OP/i_calculate_Xf/dsp.two.dsp48e1_add_lo/DSP\ : STD_LOGIC;
  signal \n_145_EXP_OP.OP/i_ccm_ln2/g_tables[0].i_addsub/dsp.two.dsp48e1_add_hi/DSP\ : STD_LOGIC;
  signal \n_145_EXP_OP.OP/i_ccm_ln2/g_tables[0].i_addsub/dsp.two.dsp48e1_add_lo/DSP\ : STD_LOGIC;
  signal \n_145_EXP_OP.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.two.dsp48e1_add_hi/DSP\ : STD_LOGIC;
  signal \n_145_EXP_OP.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.two.dsp48e1_add_lo/DSP\ : STD_LOGIC;
  signal \n_145_EXP_OP.OP/i_ccm_recip_ln2/g_tables[0].i_addsub/dsp.one.dsp48e1_add/DSP\ : STD_LOGIC;
  signal \n_145_EXP_OP.OP/i_ccm_recip_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/DSP\ : STD_LOGIC;
  signal \n_145_EXP_OP.OP/i_ccm_recip_ln2/g_tables[2].i_addsub/dsp.one.dsp48e1_add/DSP\ : STD_LOGIC;
  signal \n_145_EXP_OP.OP/i_renorm_and_round/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/DSP\ : STD_LOGIC;
  signal \n_146_EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[2].bppDSP48[2].use_dsp.use_dsp48e1.iDSP48E1\ : STD_LOGIC;
  signal \n_146_EXP_OP.OP/g_Fr_other.i_calculate_e2zm1/dsp.one.dsp48e1_add/DSP\ : STD_LOGIC;
  signal \n_146_EXP_OP.OP/i_calculate_Xf/dsp.two.dsp48e1_add_hi/DSP\ : STD_LOGIC;
  signal \n_146_EXP_OP.OP/i_calculate_Xf/dsp.two.dsp48e1_add_lo/DSP\ : STD_LOGIC;
  signal \n_146_EXP_OP.OP/i_ccm_ln2/g_tables[0].i_addsub/dsp.two.dsp48e1_add_hi/DSP\ : STD_LOGIC;
  signal \n_146_EXP_OP.OP/i_ccm_ln2/g_tables[0].i_addsub/dsp.two.dsp48e1_add_lo/DSP\ : STD_LOGIC;
  signal \n_146_EXP_OP.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.two.dsp48e1_add_hi/DSP\ : STD_LOGIC;
  signal \n_146_EXP_OP.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.two.dsp48e1_add_lo/DSP\ : STD_LOGIC;
  signal \n_146_EXP_OP.OP/i_ccm_recip_ln2/g_tables[0].i_addsub/dsp.one.dsp48e1_add/DSP\ : STD_LOGIC;
  signal \n_146_EXP_OP.OP/i_ccm_recip_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/DSP\ : STD_LOGIC;
  signal \n_146_EXP_OP.OP/i_ccm_recip_ln2/g_tables[2].i_addsub/dsp.one.dsp48e1_add/DSP\ : STD_LOGIC;
  signal \n_146_EXP_OP.OP/i_renorm_and_round/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/DSP\ : STD_LOGIC;
  signal \n_147_EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[2].bppDSP48[2].use_dsp.use_dsp48e1.iDSP48E1\ : STD_LOGIC;
  signal \n_147_EXP_OP.OP/g_Fr_other.i_calculate_e2zm1/dsp.one.dsp48e1_add/DSP\ : STD_LOGIC;
  signal \n_147_EXP_OP.OP/i_calculate_Xf/dsp.two.dsp48e1_add_hi/DSP\ : STD_LOGIC;
  signal \n_147_EXP_OP.OP/i_calculate_Xf/dsp.two.dsp48e1_add_lo/DSP\ : STD_LOGIC;
  signal \n_147_EXP_OP.OP/i_ccm_ln2/g_tables[0].i_addsub/dsp.two.dsp48e1_add_hi/DSP\ : STD_LOGIC;
  signal \n_147_EXP_OP.OP/i_ccm_ln2/g_tables[0].i_addsub/dsp.two.dsp48e1_add_lo/DSP\ : STD_LOGIC;
  signal \n_147_EXP_OP.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.two.dsp48e1_add_hi/DSP\ : STD_LOGIC;
  signal \n_147_EXP_OP.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.two.dsp48e1_add_lo/DSP\ : STD_LOGIC;
  signal \n_147_EXP_OP.OP/i_ccm_recip_ln2/g_tables[0].i_addsub/dsp.one.dsp48e1_add/DSP\ : STD_LOGIC;
  signal \n_147_EXP_OP.OP/i_ccm_recip_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/DSP\ : STD_LOGIC;
  signal \n_147_EXP_OP.OP/i_ccm_recip_ln2/g_tables[2].i_addsub/dsp.one.dsp48e1_add/DSP\ : STD_LOGIC;
  signal \n_147_EXP_OP.OP/i_renorm_and_round/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/DSP\ : STD_LOGIC;
  signal \n_148_EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[2].bppDSP48[2].use_dsp.use_dsp48e1.iDSP48E1\ : STD_LOGIC;
  signal \n_148_EXP_OP.OP/g_Fr_other.i_calculate_e2zm1/dsp.one.dsp48e1_add/DSP\ : STD_LOGIC;
  signal \n_148_EXP_OP.OP/i_calculate_Xf/dsp.two.dsp48e1_add_hi/DSP\ : STD_LOGIC;
  signal \n_148_EXP_OP.OP/i_calculate_Xf/dsp.two.dsp48e1_add_lo/DSP\ : STD_LOGIC;
  signal \n_148_EXP_OP.OP/i_ccm_ln2/g_tables[0].i_addsub/dsp.two.dsp48e1_add_hi/DSP\ : STD_LOGIC;
  signal \n_148_EXP_OP.OP/i_ccm_ln2/g_tables[0].i_addsub/dsp.two.dsp48e1_add_lo/DSP\ : STD_LOGIC;
  signal \n_148_EXP_OP.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.two.dsp48e1_add_hi/DSP\ : STD_LOGIC;
  signal \n_148_EXP_OP.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.two.dsp48e1_add_lo/DSP\ : STD_LOGIC;
  signal \n_148_EXP_OP.OP/i_ccm_recip_ln2/g_tables[0].i_addsub/dsp.one.dsp48e1_add/DSP\ : STD_LOGIC;
  signal \n_148_EXP_OP.OP/i_ccm_recip_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/DSP\ : STD_LOGIC;
  signal \n_148_EXP_OP.OP/i_ccm_recip_ln2/g_tables[2].i_addsub/dsp.one.dsp48e1_add/DSP\ : STD_LOGIC;
  signal \n_148_EXP_OP.OP/i_renorm_and_round/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/DSP\ : STD_LOGIC;
  signal \n_149_EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[2].bppDSP48[2].use_dsp.use_dsp48e1.iDSP48E1\ : STD_LOGIC;
  signal \n_149_EXP_OP.OP/g_Fr_other.i_calculate_e2zm1/dsp.one.dsp48e1_add/DSP\ : STD_LOGIC;
  signal \n_149_EXP_OP.OP/i_calculate_Xf/dsp.two.dsp48e1_add_hi/DSP\ : STD_LOGIC;
  signal \n_149_EXP_OP.OP/i_calculate_Xf/dsp.two.dsp48e1_add_lo/DSP\ : STD_LOGIC;
  signal \n_149_EXP_OP.OP/i_ccm_ln2/g_tables[0].i_addsub/dsp.two.dsp48e1_add_hi/DSP\ : STD_LOGIC;
  signal \n_149_EXP_OP.OP/i_ccm_ln2/g_tables[0].i_addsub/dsp.two.dsp48e1_add_lo/DSP\ : STD_LOGIC;
  signal \n_149_EXP_OP.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.two.dsp48e1_add_hi/DSP\ : STD_LOGIC;
  signal \n_149_EXP_OP.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.two.dsp48e1_add_lo/DSP\ : STD_LOGIC;
  signal \n_149_EXP_OP.OP/i_ccm_recip_ln2/g_tables[0].i_addsub/dsp.one.dsp48e1_add/DSP\ : STD_LOGIC;
  signal \n_149_EXP_OP.OP/i_ccm_recip_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/DSP\ : STD_LOGIC;
  signal \n_149_EXP_OP.OP/i_ccm_recip_ln2/g_tables[2].i_addsub/dsp.one.dsp48e1_add/DSP\ : STD_LOGIC;
  signal \n_149_EXP_OP.OP/i_renorm_and_round/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/DSP\ : STD_LOGIC;
  signal \n_14_EXP_OP.OP/g_Fr_other.i_calculate_e2zm1/dsp.one.dsp48e1_add/DSP\ : STD_LOGIC;
  signal \n_14_EXP_OP.OP/i_calculate_Xf/dsp.two.dsp48e1_add_hi/DSP\ : STD_LOGIC;
  signal \n_14_EXP_OP.OP/i_calculate_Xf/dsp.two.dsp48e1_add_lo/DSP\ : STD_LOGIC;
  signal \n_14_EXP_OP.OP/i_ccm_ln2/g_tables[0].i_addsub/dsp.two.dsp48e1_add_hi/DSP\ : STD_LOGIC;
  signal \n_14_EXP_OP.OP/i_ccm_ln2/g_tables[0].i_addsub/dsp.two.dsp48e1_add_lo/DSP\ : STD_LOGIC;
  signal \n_14_EXP_OP.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.two.dsp48e1_add_hi/DSP\ : STD_LOGIC;
  signal \n_14_EXP_OP.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.two.dsp48e1_add_lo/DSP\ : STD_LOGIC;
  signal \n_14_EXP_OP.OP/i_ccm_recip_ln2/g_tables[0].i_addsub/dsp.one.dsp48e1_add/DSP\ : STD_LOGIC;
  signal \n_14_EXP_OP.OP/i_ccm_recip_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/DSP\ : STD_LOGIC;
  signal \n_14_EXP_OP.OP/i_ccm_recip_ln2/g_tables[2].i_addsub/dsp.one.dsp48e1_add/DSP\ : STD_LOGIC;
  signal \n_14_EXP_OP.OP/i_renorm_and_round/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/DSP\ : STD_LOGIC;
  signal \n_150_EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[2].bppDSP48[2].use_dsp.use_dsp48e1.iDSP48E1\ : STD_LOGIC;
  signal \n_150_EXP_OP.OP/g_Fr_other.i_calculate_e2zm1/dsp.one.dsp48e1_add/DSP\ : STD_LOGIC;
  signal \n_150_EXP_OP.OP/i_calculate_Xf/dsp.two.dsp48e1_add_hi/DSP\ : STD_LOGIC;
  signal \n_150_EXP_OP.OP/i_calculate_Xf/dsp.two.dsp48e1_add_lo/DSP\ : STD_LOGIC;
  signal \n_150_EXP_OP.OP/i_ccm_ln2/g_tables[0].i_addsub/dsp.two.dsp48e1_add_hi/DSP\ : STD_LOGIC;
  signal \n_150_EXP_OP.OP/i_ccm_ln2/g_tables[0].i_addsub/dsp.two.dsp48e1_add_lo/DSP\ : STD_LOGIC;
  signal \n_150_EXP_OP.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.two.dsp48e1_add_hi/DSP\ : STD_LOGIC;
  signal \n_150_EXP_OP.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.two.dsp48e1_add_lo/DSP\ : STD_LOGIC;
  signal \n_150_EXP_OP.OP/i_ccm_recip_ln2/g_tables[0].i_addsub/dsp.one.dsp48e1_add/DSP\ : STD_LOGIC;
  signal \n_150_EXP_OP.OP/i_ccm_recip_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/DSP\ : STD_LOGIC;
  signal \n_150_EXP_OP.OP/i_ccm_recip_ln2/g_tables[2].i_addsub/dsp.one.dsp48e1_add/DSP\ : STD_LOGIC;
  signal \n_150_EXP_OP.OP/i_renorm_and_round/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/DSP\ : STD_LOGIC;
  signal \n_151_EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[2].bppDSP48[2].use_dsp.use_dsp48e1.iDSP48E1\ : STD_LOGIC;
  signal \n_151_EXP_OP.OP/g_Fr_other.i_calculate_e2zm1/dsp.one.dsp48e1_add/DSP\ : STD_LOGIC;
  signal \n_151_EXP_OP.OP/i_calculate_Xf/dsp.two.dsp48e1_add_hi/DSP\ : STD_LOGIC;
  signal \n_151_EXP_OP.OP/i_calculate_Xf/dsp.two.dsp48e1_add_lo/DSP\ : STD_LOGIC;
  signal \n_151_EXP_OP.OP/i_ccm_ln2/g_tables[0].i_addsub/dsp.two.dsp48e1_add_hi/DSP\ : STD_LOGIC;
  signal \n_151_EXP_OP.OP/i_ccm_ln2/g_tables[0].i_addsub/dsp.two.dsp48e1_add_lo/DSP\ : STD_LOGIC;
  signal \n_151_EXP_OP.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.two.dsp48e1_add_hi/DSP\ : STD_LOGIC;
  signal \n_151_EXP_OP.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.two.dsp48e1_add_lo/DSP\ : STD_LOGIC;
  signal \n_151_EXP_OP.OP/i_ccm_recip_ln2/g_tables[0].i_addsub/dsp.one.dsp48e1_add/DSP\ : STD_LOGIC;
  signal \n_151_EXP_OP.OP/i_ccm_recip_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/DSP\ : STD_LOGIC;
  signal \n_151_EXP_OP.OP/i_ccm_recip_ln2/g_tables[2].i_addsub/dsp.one.dsp48e1_add/DSP\ : STD_LOGIC;
  signal \n_151_EXP_OP.OP/i_renorm_and_round/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/DSP\ : STD_LOGIC;
  signal \n_152_EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[2].bppDSP48[2].use_dsp.use_dsp48e1.iDSP48E1\ : STD_LOGIC;
  signal \n_152_EXP_OP.OP/g_Fr_other.i_calculate_e2zm1/dsp.one.dsp48e1_add/DSP\ : STD_LOGIC;
  signal \n_152_EXP_OP.OP/i_calculate_Xf/dsp.two.dsp48e1_add_hi/DSP\ : STD_LOGIC;
  signal \n_152_EXP_OP.OP/i_calculate_Xf/dsp.two.dsp48e1_add_lo/DSP\ : STD_LOGIC;
  signal \n_152_EXP_OP.OP/i_ccm_ln2/g_tables[0].i_addsub/dsp.two.dsp48e1_add_hi/DSP\ : STD_LOGIC;
  signal \n_152_EXP_OP.OP/i_ccm_ln2/g_tables[0].i_addsub/dsp.two.dsp48e1_add_lo/DSP\ : STD_LOGIC;
  signal \n_152_EXP_OP.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.two.dsp48e1_add_hi/DSP\ : STD_LOGIC;
  signal \n_152_EXP_OP.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.two.dsp48e1_add_lo/DSP\ : STD_LOGIC;
  signal \n_152_EXP_OP.OP/i_ccm_recip_ln2/g_tables[0].i_addsub/dsp.one.dsp48e1_add/DSP\ : STD_LOGIC;
  signal \n_152_EXP_OP.OP/i_ccm_recip_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/DSP\ : STD_LOGIC;
  signal \n_152_EXP_OP.OP/i_ccm_recip_ln2/g_tables[2].i_addsub/dsp.one.dsp48e1_add/DSP\ : STD_LOGIC;
  signal \n_152_EXP_OP.OP/i_renorm_and_round/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/DSP\ : STD_LOGIC;
  signal \n_153_EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[2].bppDSP48[2].use_dsp.use_dsp48e1.iDSP48E1\ : STD_LOGIC;
  signal \n_153_EXP_OP.OP/g_Fr_other.i_calculate_e2zm1/dsp.one.dsp48e1_add/DSP\ : STD_LOGIC;
  signal \n_153_EXP_OP.OP/i_calculate_Xf/dsp.two.dsp48e1_add_hi/DSP\ : STD_LOGIC;
  signal \n_153_EXP_OP.OP/i_calculate_Xf/dsp.two.dsp48e1_add_lo/DSP\ : STD_LOGIC;
  signal \n_153_EXP_OP.OP/i_ccm_ln2/g_tables[0].i_addsub/dsp.two.dsp48e1_add_hi/DSP\ : STD_LOGIC;
  signal \n_153_EXP_OP.OP/i_ccm_ln2/g_tables[0].i_addsub/dsp.two.dsp48e1_add_lo/DSP\ : STD_LOGIC;
  signal \n_153_EXP_OP.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.two.dsp48e1_add_hi/DSP\ : STD_LOGIC;
  signal \n_153_EXP_OP.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.two.dsp48e1_add_lo/DSP\ : STD_LOGIC;
  signal \n_153_EXP_OP.OP/i_ccm_recip_ln2/g_tables[0].i_addsub/dsp.one.dsp48e1_add/DSP\ : STD_LOGIC;
  signal \n_153_EXP_OP.OP/i_ccm_recip_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/DSP\ : STD_LOGIC;
  signal \n_153_EXP_OP.OP/i_ccm_recip_ln2/g_tables[2].i_addsub/dsp.one.dsp48e1_add/DSP\ : STD_LOGIC;
  signal \n_153_EXP_OP.OP/i_renorm_and_round/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/DSP\ : STD_LOGIC;
  signal \n_15_EXP_OP.OP/g_Fr_other.i_calculate_e2zm1/dsp.one.dsp48e1_add/DSP\ : STD_LOGIC;
  signal \n_15_EXP_OP.OP/i_calculate_Xf/dsp.two.dsp48e1_add_hi/DSP\ : STD_LOGIC;
  signal \n_15_EXP_OP.OP/i_calculate_Xf/dsp.two.dsp48e1_add_lo/DSP\ : STD_LOGIC;
  signal \n_15_EXP_OP.OP/i_ccm_ln2/g_tables[0].i_addsub/dsp.two.dsp48e1_add_hi/DSP\ : STD_LOGIC;
  signal \n_15_EXP_OP.OP/i_ccm_ln2/g_tables[0].i_addsub/dsp.two.dsp48e1_add_lo/DSP\ : STD_LOGIC;
  signal \n_15_EXP_OP.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.two.dsp48e1_add_hi/DSP\ : STD_LOGIC;
  signal \n_15_EXP_OP.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.two.dsp48e1_add_lo/DSP\ : STD_LOGIC;
  signal \n_15_EXP_OP.OP/i_ccm_recip_ln2/g_tables[0].i_addsub/dsp.one.dsp48e1_add/DSP\ : STD_LOGIC;
  signal \n_15_EXP_OP.OP/i_ccm_recip_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/DSP\ : STD_LOGIC;
  signal \n_15_EXP_OP.OP/i_ccm_recip_ln2/g_tables[2].i_addsub/dsp.one.dsp48e1_add/DSP\ : STD_LOGIC;
  signal \n_15_EXP_OP.OP/i_renorm_and_round/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/DSP\ : STD_LOGIC;
  signal \n_16_EXP_OP.OP/g_Fr_other.i_calculate_e2zm1/dsp.one.dsp48e1_add/DSP\ : STD_LOGIC;
  signal \n_16_EXP_OP.OP/i_calculate_Xf/dsp.two.dsp48e1_add_hi/DSP\ : STD_LOGIC;
  signal \n_16_EXP_OP.OP/i_calculate_Xf/dsp.two.dsp48e1_add_lo/DSP\ : STD_LOGIC;
  signal \n_16_EXP_OP.OP/i_ccm_ln2/g_tables[0].i_addsub/dsp.two.dsp48e1_add_hi/DSP\ : STD_LOGIC;
  signal \n_16_EXP_OP.OP/i_ccm_ln2/g_tables[0].i_addsub/dsp.two.dsp48e1_add_lo/DSP\ : STD_LOGIC;
  signal \n_16_EXP_OP.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.two.dsp48e1_add_hi/DSP\ : STD_LOGIC;
  signal \n_16_EXP_OP.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.two.dsp48e1_add_lo/DSP\ : STD_LOGIC;
  signal \n_16_EXP_OP.OP/i_ccm_recip_ln2/g_tables[0].i_addsub/dsp.one.dsp48e1_add/DSP\ : STD_LOGIC;
  signal \n_16_EXP_OP.OP/i_ccm_recip_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/DSP\ : STD_LOGIC;
  signal \n_16_EXP_OP.OP/i_ccm_recip_ln2/g_tables[2].i_addsub/dsp.one.dsp48e1_add/DSP\ : STD_LOGIC;
  signal \n_16_EXP_OP.OP/i_renorm_and_round/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/DSP\ : STD_LOGIC;
  signal \n_17_EXP_OP.OP/g_Fr_other.i_calculate_e2zm1/dsp.one.dsp48e1_add/DSP\ : STD_LOGIC;
  signal \n_17_EXP_OP.OP/i_calculate_Xf/dsp.two.dsp48e1_add_hi/DSP\ : STD_LOGIC;
  signal \n_17_EXP_OP.OP/i_calculate_Xf/dsp.two.dsp48e1_add_lo/DSP\ : STD_LOGIC;
  signal \n_17_EXP_OP.OP/i_ccm_ln2/g_tables[0].i_addsub/dsp.two.dsp48e1_add_hi/DSP\ : STD_LOGIC;
  signal \n_17_EXP_OP.OP/i_ccm_ln2/g_tables[0].i_addsub/dsp.two.dsp48e1_add_lo/DSP\ : STD_LOGIC;
  signal \n_17_EXP_OP.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.two.dsp48e1_add_hi/DSP\ : STD_LOGIC;
  signal \n_17_EXP_OP.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.two.dsp48e1_add_lo/DSP\ : STD_LOGIC;
  signal \n_17_EXP_OP.OP/i_ccm_recip_ln2/g_tables[0].i_addsub/dsp.one.dsp48e1_add/DSP\ : STD_LOGIC;
  signal \n_17_EXP_OP.OP/i_ccm_recip_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/DSP\ : STD_LOGIC;
  signal \n_17_EXP_OP.OP/i_ccm_recip_ln2/g_tables[2].i_addsub/dsp.one.dsp48e1_add/DSP\ : STD_LOGIC;
  signal \n_17_EXP_OP.OP/i_renorm_and_round/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/DSP\ : STD_LOGIC;
  signal \n_18_EXP_OP.OP/g_Fr_other.i_calculate_e2zm1/dsp.one.dsp48e1_add/DSP\ : STD_LOGIC;
  signal \n_18_EXP_OP.OP/i_calculate_Xf/dsp.two.dsp48e1_add_hi/DSP\ : STD_LOGIC;
  signal \n_18_EXP_OP.OP/i_calculate_Xf/dsp.two.dsp48e1_add_lo/DSP\ : STD_LOGIC;
  signal \n_18_EXP_OP.OP/i_ccm_ln2/g_tables[0].i_addsub/dsp.two.dsp48e1_add_hi/DSP\ : STD_LOGIC;
  signal \n_18_EXP_OP.OP/i_ccm_ln2/g_tables[0].i_addsub/dsp.two.dsp48e1_add_lo/DSP\ : STD_LOGIC;
  signal \n_18_EXP_OP.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.two.dsp48e1_add_hi/DSP\ : STD_LOGIC;
  signal \n_18_EXP_OP.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.two.dsp48e1_add_lo/DSP\ : STD_LOGIC;
  signal \n_18_EXP_OP.OP/i_ccm_recip_ln2/g_tables[0].i_addsub/dsp.one.dsp48e1_add/DSP\ : STD_LOGIC;
  signal \n_18_EXP_OP.OP/i_ccm_recip_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/DSP\ : STD_LOGIC;
  signal \n_18_EXP_OP.OP/i_ccm_recip_ln2/g_tables[2].i_addsub/dsp.one.dsp48e1_add/DSP\ : STD_LOGIC;
  signal \n_18_EXP_OP.OP/i_renorm_and_round/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/DSP\ : STD_LOGIC;
  signal \n_19_EXP_OP.OP/g_Fr_other.i_calculate_e2zm1/dsp.one.dsp48e1_add/DSP\ : STD_LOGIC;
  signal \n_19_EXP_OP.OP/i_calculate_Xf/dsp.two.dsp48e1_add_hi/DSP\ : STD_LOGIC;
  signal \n_19_EXP_OP.OP/i_calculate_Xf/dsp.two.dsp48e1_add_lo/DSP\ : STD_LOGIC;
  signal \n_19_EXP_OP.OP/i_ccm_ln2/g_tables[0].i_addsub/dsp.two.dsp48e1_add_hi/DSP\ : STD_LOGIC;
  signal \n_19_EXP_OP.OP/i_ccm_ln2/g_tables[0].i_addsub/dsp.two.dsp48e1_add_lo/DSP\ : STD_LOGIC;
  signal \n_19_EXP_OP.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.two.dsp48e1_add_hi/DSP\ : STD_LOGIC;
  signal \n_19_EXP_OP.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.two.dsp48e1_add_lo/DSP\ : STD_LOGIC;
  signal \n_19_EXP_OP.OP/i_ccm_recip_ln2/g_tables[0].i_addsub/dsp.one.dsp48e1_add/DSP\ : STD_LOGIC;
  signal \n_19_EXP_OP.OP/i_ccm_recip_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/DSP\ : STD_LOGIC;
  signal \n_19_EXP_OP.OP/i_ccm_recip_ln2/g_tables[2].i_addsub/dsp.one.dsp48e1_add/DSP\ : STD_LOGIC;
  signal \n_19_EXP_OP.OP/i_renorm_and_round/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/DSP\ : STD_LOGIC;
  signal \n_1_opt_has_pipe.first_q_reg[11]_i_1\ : STD_LOGIC;
  signal \n_1_opt_has_pipe.first_q_reg[15]_i_1\ : STD_LOGIC;
  signal \n_1_opt_has_pipe.first_q_reg[19]_i_1\ : STD_LOGIC;
  signal \n_1_opt_has_pipe.first_q_reg[23]_i_1\ : STD_LOGIC;
  signal \n_1_opt_has_pipe.first_q_reg[27]_i_1\ : STD_LOGIC;
  signal \n_1_opt_has_pipe.first_q_reg[31]_i_1\ : STD_LOGIC;
  signal \n_1_opt_has_pipe.first_q_reg[35]_i_1\ : STD_LOGIC;
  signal \n_1_opt_has_pipe.first_q_reg[39]_i_1\ : STD_LOGIC;
  signal \n_1_opt_has_pipe.first_q_reg[3]_i_1\ : STD_LOGIC;
  signal \n_1_opt_has_pipe.first_q_reg[43]_i_1\ : STD_LOGIC;
  signal \n_1_opt_has_pipe.first_q_reg[47]_i_1\ : STD_LOGIC;
  signal \n_1_opt_has_pipe.first_q_reg[51]_i_1\ : STD_LOGIC;
  signal \n_1_opt_has_pipe.first_q_reg[55]_i_1\ : STD_LOGIC;
  signal \n_1_opt_has_pipe.first_q_reg[7]_i_1\ : STD_LOGIC;
  signal \n_20_EXP_OP.OP/g_Fr_other.i_calculate_e2zm1/dsp.one.dsp48e1_add/DSP\ : STD_LOGIC;
  signal \n_20_EXP_OP.OP/i_calculate_Xf/dsp.two.dsp48e1_add_hi/DSP\ : STD_LOGIC;
  signal \n_20_EXP_OP.OP/i_calculate_Xf/dsp.two.dsp48e1_add_lo/DSP\ : STD_LOGIC;
  signal \n_20_EXP_OP.OP/i_ccm_ln2/g_tables[0].i_addsub/dsp.two.dsp48e1_add_hi/DSP\ : STD_LOGIC;
  signal \n_20_EXP_OP.OP/i_ccm_ln2/g_tables[0].i_addsub/dsp.two.dsp48e1_add_lo/DSP\ : STD_LOGIC;
  signal \n_20_EXP_OP.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.two.dsp48e1_add_hi/DSP\ : STD_LOGIC;
  signal \n_20_EXP_OP.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.two.dsp48e1_add_lo/DSP\ : STD_LOGIC;
  signal \n_20_EXP_OP.OP/i_ccm_recip_ln2/g_tables[0].i_addsub/dsp.one.dsp48e1_add/DSP\ : STD_LOGIC;
  signal \n_20_EXP_OP.OP/i_ccm_recip_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/DSP\ : STD_LOGIC;
  signal \n_20_EXP_OP.OP/i_ccm_recip_ln2/g_tables[2].i_addsub/dsp.one.dsp48e1_add/DSP\ : STD_LOGIC;
  signal \n_20_EXP_OP.OP/i_renorm_and_round/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/DSP\ : STD_LOGIC;
  signal \n_21_EXP_OP.OP/g_Fr_other.i_calculate_e2zm1/dsp.one.dsp48e1_add/DSP\ : STD_LOGIC;
  signal \n_21_EXP_OP.OP/i_calculate_Xf/dsp.two.dsp48e1_add_hi/DSP\ : STD_LOGIC;
  signal \n_21_EXP_OP.OP/i_calculate_Xf/dsp.two.dsp48e1_add_lo/DSP\ : STD_LOGIC;
  signal \n_21_EXP_OP.OP/i_ccm_ln2/g_tables[0].i_addsub/dsp.two.dsp48e1_add_hi/DSP\ : STD_LOGIC;
  signal \n_21_EXP_OP.OP/i_ccm_ln2/g_tables[0].i_addsub/dsp.two.dsp48e1_add_lo/DSP\ : STD_LOGIC;
  signal \n_21_EXP_OP.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.two.dsp48e1_add_hi/DSP\ : STD_LOGIC;
  signal \n_21_EXP_OP.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.two.dsp48e1_add_lo/DSP\ : STD_LOGIC;
  signal \n_21_EXP_OP.OP/i_ccm_recip_ln2/g_tables[0].i_addsub/dsp.one.dsp48e1_add/DSP\ : STD_LOGIC;
  signal \n_21_EXP_OP.OP/i_ccm_recip_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/DSP\ : STD_LOGIC;
  signal \n_21_EXP_OP.OP/i_ccm_recip_ln2/g_tables[2].i_addsub/dsp.one.dsp48e1_add/DSP\ : STD_LOGIC;
  signal \n_21_EXP_OP.OP/i_renorm_and_round/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/DSP\ : STD_LOGIC;
  signal \n_22_EXP_OP.OP/g_Fr_other.i_calculate_e2zm1/dsp.one.dsp48e1_add/DSP\ : STD_LOGIC;
  signal \n_22_EXP_OP.OP/i_calculate_Xf/dsp.two.dsp48e1_add_hi/DSP\ : STD_LOGIC;
  signal \n_22_EXP_OP.OP/i_calculate_Xf/dsp.two.dsp48e1_add_lo/DSP\ : STD_LOGIC;
  signal \n_22_EXP_OP.OP/i_ccm_ln2/g_tables[0].i_addsub/dsp.two.dsp48e1_add_hi/DSP\ : STD_LOGIC;
  signal \n_22_EXP_OP.OP/i_ccm_ln2/g_tables[0].i_addsub/dsp.two.dsp48e1_add_lo/DSP\ : STD_LOGIC;
  signal \n_22_EXP_OP.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.two.dsp48e1_add_hi/DSP\ : STD_LOGIC;
  signal \n_22_EXP_OP.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.two.dsp48e1_add_lo/DSP\ : STD_LOGIC;
  signal \n_22_EXP_OP.OP/i_ccm_recip_ln2/g_tables[0].i_addsub/dsp.one.dsp48e1_add/DSP\ : STD_LOGIC;
  signal \n_22_EXP_OP.OP/i_ccm_recip_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/DSP\ : STD_LOGIC;
  signal \n_22_EXP_OP.OP/i_ccm_recip_ln2/g_tables[2].i_addsub/dsp.one.dsp48e1_add/DSP\ : STD_LOGIC;
  signal \n_22_EXP_OP.OP/i_renorm_and_round/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/DSP\ : STD_LOGIC;
  signal \n_23_EXP_OP.OP/g_Fr_other.i_calculate_e2zm1/dsp.one.dsp48e1_add/DSP\ : STD_LOGIC;
  signal \n_23_EXP_OP.OP/i_calculate_Xf/dsp.two.dsp48e1_add_hi/DSP\ : STD_LOGIC;
  signal \n_23_EXP_OP.OP/i_calculate_Xf/dsp.two.dsp48e1_add_lo/DSP\ : STD_LOGIC;
  signal \n_23_EXP_OP.OP/i_ccm_ln2/g_tables[0].i_addsub/dsp.two.dsp48e1_add_hi/DSP\ : STD_LOGIC;
  signal \n_23_EXP_OP.OP/i_ccm_ln2/g_tables[0].i_addsub/dsp.two.dsp48e1_add_lo/DSP\ : STD_LOGIC;
  signal \n_23_EXP_OP.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.two.dsp48e1_add_hi/DSP\ : STD_LOGIC;
  signal \n_23_EXP_OP.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.two.dsp48e1_add_lo/DSP\ : STD_LOGIC;
  signal \n_23_EXP_OP.OP/i_ccm_recip_ln2/g_tables[0].i_addsub/dsp.one.dsp48e1_add/DSP\ : STD_LOGIC;
  signal \n_23_EXP_OP.OP/i_ccm_recip_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/DSP\ : STD_LOGIC;
  signal \n_23_EXP_OP.OP/i_ccm_recip_ln2/g_tables[2].i_addsub/dsp.one.dsp48e1_add/DSP\ : STD_LOGIC;
  signal \n_23_EXP_OP.OP/i_renorm_and_round/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/DSP\ : STD_LOGIC;
  signal \n_24_EXP_OP.OP/g_Fr_other.i_calculate_e2zm1/dsp.one.dsp48e1_add/DSP\ : STD_LOGIC;
  signal \n_24_EXP_OP.OP/i_calculate_Xf/dsp.two.dsp48e1_add_hi/DSP\ : STD_LOGIC;
  signal \n_24_EXP_OP.OP/i_calculate_Xf/dsp.two.dsp48e1_add_lo/DSP\ : STD_LOGIC;
  signal \n_24_EXP_OP.OP/i_ccm_ln2/g_tables[0].i_addsub/dsp.two.dsp48e1_add_hi/DSP\ : STD_LOGIC;
  signal \n_24_EXP_OP.OP/i_ccm_ln2/g_tables[0].i_addsub/dsp.two.dsp48e1_add_lo/DSP\ : STD_LOGIC;
  signal \n_24_EXP_OP.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.two.dsp48e1_add_hi/DSP\ : STD_LOGIC;
  signal \n_24_EXP_OP.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.two.dsp48e1_add_lo/DSP\ : STD_LOGIC;
  signal \n_24_EXP_OP.OP/i_ccm_recip_ln2/g_tables[0].i_addsub/dsp.one.dsp48e1_add/DSP\ : STD_LOGIC;
  signal \n_24_EXP_OP.OP/i_ccm_recip_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/DSP\ : STD_LOGIC;
  signal \n_24_EXP_OP.OP/i_ccm_recip_ln2/g_tables[2].i_addsub/dsp.one.dsp48e1_add/DSP\ : STD_LOGIC;
  signal \n_24_EXP_OP.OP/i_renorm_and_round/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/DSP\ : STD_LOGIC;
  signal \n_25_EXP_OP.OP/g_Fr_other.i_calculate_e2zm1/dsp.one.dsp48e1_add/DSP\ : STD_LOGIC;
  signal \n_25_EXP_OP.OP/i_calculate_Xf/dsp.two.dsp48e1_add_hi/DSP\ : STD_LOGIC;
  signal \n_25_EXP_OP.OP/i_calculate_Xf/dsp.two.dsp48e1_add_lo/DSP\ : STD_LOGIC;
  signal \n_25_EXP_OP.OP/i_ccm_ln2/g_tables[0].i_addsub/dsp.two.dsp48e1_add_hi/DSP\ : STD_LOGIC;
  signal \n_25_EXP_OP.OP/i_ccm_ln2/g_tables[0].i_addsub/dsp.two.dsp48e1_add_lo/DSP\ : STD_LOGIC;
  signal \n_25_EXP_OP.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.two.dsp48e1_add_hi/DSP\ : STD_LOGIC;
  signal \n_25_EXP_OP.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.two.dsp48e1_add_lo/DSP\ : STD_LOGIC;
  signal \n_25_EXP_OP.OP/i_ccm_recip_ln2/g_tables[0].i_addsub/dsp.one.dsp48e1_add/DSP\ : STD_LOGIC;
  signal \n_25_EXP_OP.OP/i_ccm_recip_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/DSP\ : STD_LOGIC;
  signal \n_25_EXP_OP.OP/i_ccm_recip_ln2/g_tables[2].i_addsub/dsp.one.dsp48e1_add/DSP\ : STD_LOGIC;
  signal \n_25_EXP_OP.OP/i_renorm_and_round/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/DSP\ : STD_LOGIC;
  signal \n_26_EXP_OP.OP/g_Fr_other.i_calculate_e2zm1/dsp.one.dsp48e1_add/DSP\ : STD_LOGIC;
  signal \n_26_EXP_OP.OP/i_calculate_Xf/dsp.two.dsp48e1_add_hi/DSP\ : STD_LOGIC;
  signal \n_26_EXP_OP.OP/i_calculate_Xf/dsp.two.dsp48e1_add_lo/DSP\ : STD_LOGIC;
  signal \n_26_EXP_OP.OP/i_ccm_ln2/g_tables[0].i_addsub/dsp.two.dsp48e1_add_hi/DSP\ : STD_LOGIC;
  signal \n_26_EXP_OP.OP/i_ccm_ln2/g_tables[0].i_addsub/dsp.two.dsp48e1_add_lo/DSP\ : STD_LOGIC;
  signal \n_26_EXP_OP.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.two.dsp48e1_add_hi/DSP\ : STD_LOGIC;
  signal \n_26_EXP_OP.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.two.dsp48e1_add_lo/DSP\ : STD_LOGIC;
  signal \n_26_EXP_OP.OP/i_ccm_recip_ln2/g_tables[0].i_addsub/dsp.one.dsp48e1_add/DSP\ : STD_LOGIC;
  signal \n_26_EXP_OP.OP/i_ccm_recip_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/DSP\ : STD_LOGIC;
  signal \n_26_EXP_OP.OP/i_ccm_recip_ln2/g_tables[2].i_addsub/dsp.one.dsp48e1_add/DSP\ : STD_LOGIC;
  signal \n_26_EXP_OP.OP/i_renorm_and_round/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/DSP\ : STD_LOGIC;
  signal \n_27_EXP_OP.OP/g_Fr_other.i_calculate_e2zm1/dsp.one.dsp48e1_add/DSP\ : STD_LOGIC;
  signal \n_27_EXP_OP.OP/i_calculate_Xf/dsp.two.dsp48e1_add_hi/DSP\ : STD_LOGIC;
  signal \n_27_EXP_OP.OP/i_calculate_Xf/dsp.two.dsp48e1_add_lo/DSP\ : STD_LOGIC;
  signal \n_27_EXP_OP.OP/i_ccm_ln2/g_tables[0].i_addsub/dsp.two.dsp48e1_add_hi/DSP\ : STD_LOGIC;
  signal \n_27_EXP_OP.OP/i_ccm_ln2/g_tables[0].i_addsub/dsp.two.dsp48e1_add_lo/DSP\ : STD_LOGIC;
  signal \n_27_EXP_OP.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.two.dsp48e1_add_hi/DSP\ : STD_LOGIC;
  signal \n_27_EXP_OP.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.two.dsp48e1_add_lo/DSP\ : STD_LOGIC;
  signal \n_27_EXP_OP.OP/i_ccm_recip_ln2/g_tables[0].i_addsub/dsp.one.dsp48e1_add/DSP\ : STD_LOGIC;
  signal \n_27_EXP_OP.OP/i_ccm_recip_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/DSP\ : STD_LOGIC;
  signal \n_27_EXP_OP.OP/i_ccm_recip_ln2/g_tables[2].i_addsub/dsp.one.dsp48e1_add/DSP\ : STD_LOGIC;
  signal \n_27_EXP_OP.OP/i_renorm_and_round/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/DSP\ : STD_LOGIC;
  signal \n_28_EXP_OP.OP/g_Fr_other.i_calculate_e2zm1/dsp.one.dsp48e1_add/DSP\ : STD_LOGIC;
  signal \n_28_EXP_OP.OP/i_calculate_Xf/dsp.two.dsp48e1_add_hi/DSP\ : STD_LOGIC;
  signal \n_28_EXP_OP.OP/i_calculate_Xf/dsp.two.dsp48e1_add_lo/DSP\ : STD_LOGIC;
  signal \n_28_EXP_OP.OP/i_ccm_ln2/g_tables[0].i_addsub/dsp.two.dsp48e1_add_hi/DSP\ : STD_LOGIC;
  signal \n_28_EXP_OP.OP/i_ccm_ln2/g_tables[0].i_addsub/dsp.two.dsp48e1_add_lo/DSP\ : STD_LOGIC;
  signal \n_28_EXP_OP.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.two.dsp48e1_add_hi/DSP\ : STD_LOGIC;
  signal \n_28_EXP_OP.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.two.dsp48e1_add_lo/DSP\ : STD_LOGIC;
  signal \n_28_EXP_OP.OP/i_ccm_recip_ln2/g_tables[0].i_addsub/dsp.one.dsp48e1_add/DSP\ : STD_LOGIC;
  signal \n_28_EXP_OP.OP/i_ccm_recip_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/DSP\ : STD_LOGIC;
  signal \n_28_EXP_OP.OP/i_ccm_recip_ln2/g_tables[2].i_addsub/dsp.one.dsp48e1_add/DSP\ : STD_LOGIC;
  signal \n_28_EXP_OP.OP/i_renorm_and_round/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/DSP\ : STD_LOGIC;
  signal \n_29_EXP_OP.OP/g_Fr_other.i_calculate_e2zm1/dsp.one.dsp48e1_add/DSP\ : STD_LOGIC;
  signal \n_29_EXP_OP.OP/i_calculate_Xf/dsp.two.dsp48e1_add_hi/DSP\ : STD_LOGIC;
  signal \n_29_EXP_OP.OP/i_calculate_Xf/dsp.two.dsp48e1_add_lo/DSP\ : STD_LOGIC;
  signal \n_29_EXP_OP.OP/i_ccm_ln2/g_tables[0].i_addsub/dsp.two.dsp48e1_add_hi/DSP\ : STD_LOGIC;
  signal \n_29_EXP_OP.OP/i_ccm_ln2/g_tables[0].i_addsub/dsp.two.dsp48e1_add_lo/DSP\ : STD_LOGIC;
  signal \n_29_EXP_OP.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.two.dsp48e1_add_hi/DSP\ : STD_LOGIC;
  signal \n_29_EXP_OP.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.two.dsp48e1_add_lo/DSP\ : STD_LOGIC;
  signal \n_29_EXP_OP.OP/i_ccm_recip_ln2/g_tables[0].i_addsub/dsp.one.dsp48e1_add/DSP\ : STD_LOGIC;
  signal \n_29_EXP_OP.OP/i_ccm_recip_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/DSP\ : STD_LOGIC;
  signal \n_29_EXP_OP.OP/i_ccm_recip_ln2/g_tables[2].i_addsub/dsp.one.dsp48e1_add/DSP\ : STD_LOGIC;
  signal \n_29_EXP_OP.OP/i_renorm_and_round/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/DSP\ : STD_LOGIC;
  signal \n_2_opt_has_pipe.first_q_reg[0]_i_2\ : STD_LOGIC;
  signal \n_2_opt_has_pipe.first_q_reg[11]_i_1\ : STD_LOGIC;
  signal \n_2_opt_has_pipe.first_q_reg[15]_i_1\ : STD_LOGIC;
  signal \n_2_opt_has_pipe.first_q_reg[19]_i_1\ : STD_LOGIC;
  signal \n_2_opt_has_pipe.first_q_reg[23]_i_1\ : STD_LOGIC;
  signal \n_2_opt_has_pipe.first_q_reg[27]_i_1\ : STD_LOGIC;
  signal \n_2_opt_has_pipe.first_q_reg[31]_i_1\ : STD_LOGIC;
  signal \n_2_opt_has_pipe.first_q_reg[35]_i_1\ : STD_LOGIC;
  signal \n_2_opt_has_pipe.first_q_reg[39]_i_1\ : STD_LOGIC;
  signal \n_2_opt_has_pipe.first_q_reg[3]_i_1\ : STD_LOGIC;
  signal \n_2_opt_has_pipe.first_q_reg[43]_i_1\ : STD_LOGIC;
  signal \n_2_opt_has_pipe.first_q_reg[47]_i_1\ : STD_LOGIC;
  signal \n_2_opt_has_pipe.first_q_reg[51]_i_1\ : STD_LOGIC;
  signal \n_2_opt_has_pipe.first_q_reg[55]_i_1\ : STD_LOGIC;
  signal \n_2_opt_has_pipe.first_q_reg[58]_i_1\ : STD_LOGIC;
  signal \n_2_opt_has_pipe.first_q_reg[7]_i_1\ : STD_LOGIC;
  signal \n_30_EXP_OP.OP/g_Fr_other.i_calculate_e2zm1/dsp.one.dsp48e1_add/DSP\ : STD_LOGIC;
  signal \n_30_EXP_OP.OP/i_calculate_Xf/dsp.two.dsp48e1_add_hi/DSP\ : STD_LOGIC;
  signal \n_30_EXP_OP.OP/i_calculate_Xf/dsp.two.dsp48e1_add_lo/DSP\ : STD_LOGIC;
  signal \n_30_EXP_OP.OP/i_ccm_ln2/g_tables[0].i_addsub/dsp.two.dsp48e1_add_hi/DSP\ : STD_LOGIC;
  signal \n_30_EXP_OP.OP/i_ccm_ln2/g_tables[0].i_addsub/dsp.two.dsp48e1_add_lo/DSP\ : STD_LOGIC;
  signal \n_30_EXP_OP.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.two.dsp48e1_add_hi/DSP\ : STD_LOGIC;
  signal \n_30_EXP_OP.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.two.dsp48e1_add_lo/DSP\ : STD_LOGIC;
  signal \n_30_EXP_OP.OP/i_ccm_recip_ln2/g_tables[0].i_addsub/dsp.one.dsp48e1_add/DSP\ : STD_LOGIC;
  signal \n_30_EXP_OP.OP/i_ccm_recip_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/DSP\ : STD_LOGIC;
  signal \n_30_EXP_OP.OP/i_ccm_recip_ln2/g_tables[2].i_addsub/dsp.one.dsp48e1_add/DSP\ : STD_LOGIC;
  signal \n_30_EXP_OP.OP/i_renorm_and_round/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/DSP\ : STD_LOGIC;
  signal \n_31_EXP_OP.OP/g_Fr_other.i_calculate_e2zm1/dsp.one.dsp48e1_add/DSP\ : STD_LOGIC;
  signal \n_31_EXP_OP.OP/i_calculate_Xf/dsp.two.dsp48e1_add_hi/DSP\ : STD_LOGIC;
  signal \n_31_EXP_OP.OP/i_calculate_Xf/dsp.two.dsp48e1_add_lo/DSP\ : STD_LOGIC;
  signal \n_31_EXP_OP.OP/i_ccm_ln2/g_tables[0].i_addsub/dsp.two.dsp48e1_add_hi/DSP\ : STD_LOGIC;
  signal \n_31_EXP_OP.OP/i_ccm_ln2/g_tables[0].i_addsub/dsp.two.dsp48e1_add_lo/DSP\ : STD_LOGIC;
  signal \n_31_EXP_OP.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.two.dsp48e1_add_hi/DSP\ : STD_LOGIC;
  signal \n_31_EXP_OP.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.two.dsp48e1_add_lo/DSP\ : STD_LOGIC;
  signal \n_31_EXP_OP.OP/i_ccm_recip_ln2/g_tables[0].i_addsub/dsp.one.dsp48e1_add/DSP\ : STD_LOGIC;
  signal \n_31_EXP_OP.OP/i_ccm_recip_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/DSP\ : STD_LOGIC;
  signal \n_31_EXP_OP.OP/i_ccm_recip_ln2/g_tables[2].i_addsub/dsp.one.dsp48e1_add/DSP\ : STD_LOGIC;
  signal \n_31_EXP_OP.OP/i_renorm_and_round/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/DSP\ : STD_LOGIC;
  signal \n_32_EXP_OP.OP/g_Fr_other.i_calculate_e2zm1/dsp.one.dsp48e1_add/DSP\ : STD_LOGIC;
  signal \n_32_EXP_OP.OP/i_calculate_Xf/dsp.two.dsp48e1_add_hi/DSP\ : STD_LOGIC;
  signal \n_32_EXP_OP.OP/i_calculate_Xf/dsp.two.dsp48e1_add_lo/DSP\ : STD_LOGIC;
  signal \n_32_EXP_OP.OP/i_ccm_ln2/g_tables[0].i_addsub/dsp.two.dsp48e1_add_hi/DSP\ : STD_LOGIC;
  signal \n_32_EXP_OP.OP/i_ccm_ln2/g_tables[0].i_addsub/dsp.two.dsp48e1_add_lo/DSP\ : STD_LOGIC;
  signal \n_32_EXP_OP.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.two.dsp48e1_add_hi/DSP\ : STD_LOGIC;
  signal \n_32_EXP_OP.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.two.dsp48e1_add_lo/DSP\ : STD_LOGIC;
  signal \n_32_EXP_OP.OP/i_ccm_recip_ln2/g_tables[0].i_addsub/dsp.one.dsp48e1_add/DSP\ : STD_LOGIC;
  signal \n_32_EXP_OP.OP/i_ccm_recip_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/DSP\ : STD_LOGIC;
  signal \n_32_EXP_OP.OP/i_ccm_recip_ln2/g_tables[2].i_addsub/dsp.one.dsp48e1_add/DSP\ : STD_LOGIC;
  signal \n_32_EXP_OP.OP/i_renorm_and_round/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/DSP\ : STD_LOGIC;
  signal \n_33_EXP_OP.OP/g_Fr_other.i_calculate_e2zm1/dsp.one.dsp48e1_add/DSP\ : STD_LOGIC;
  signal \n_33_EXP_OP.OP/i_calculate_Xf/dsp.two.dsp48e1_add_hi/DSP\ : STD_LOGIC;
  signal \n_33_EXP_OP.OP/i_calculate_Xf/dsp.two.dsp48e1_add_lo/DSP\ : STD_LOGIC;
  signal \n_33_EXP_OP.OP/i_ccm_ln2/g_tables[0].i_addsub/dsp.two.dsp48e1_add_hi/DSP\ : STD_LOGIC;
  signal \n_33_EXP_OP.OP/i_ccm_ln2/g_tables[0].i_addsub/dsp.two.dsp48e1_add_lo/DSP\ : STD_LOGIC;
  signal \n_33_EXP_OP.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.two.dsp48e1_add_hi/DSP\ : STD_LOGIC;
  signal \n_33_EXP_OP.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.two.dsp48e1_add_lo/DSP\ : STD_LOGIC;
  signal \n_33_EXP_OP.OP/i_ccm_recip_ln2/g_tables[0].i_addsub/dsp.one.dsp48e1_add/DSP\ : STD_LOGIC;
  signal \n_33_EXP_OP.OP/i_ccm_recip_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/DSP\ : STD_LOGIC;
  signal \n_33_EXP_OP.OP/i_ccm_recip_ln2/g_tables[2].i_addsub/dsp.one.dsp48e1_add/DSP\ : STD_LOGIC;
  signal \n_33_EXP_OP.OP/i_renorm_and_round/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/DSP\ : STD_LOGIC;
  signal \n_34_EXP_OP.OP/g_Fr_other.i_calculate_e2zm1/dsp.one.dsp48e1_add/DSP\ : STD_LOGIC;
  signal \n_34_EXP_OP.OP/i_calculate_Xf/dsp.two.dsp48e1_add_hi/DSP\ : STD_LOGIC;
  signal \n_34_EXP_OP.OP/i_calculate_Xf/dsp.two.dsp48e1_add_lo/DSP\ : STD_LOGIC;
  signal \n_34_EXP_OP.OP/i_ccm_ln2/g_tables[0].i_addsub/dsp.two.dsp48e1_add_hi/DSP\ : STD_LOGIC;
  signal \n_34_EXP_OP.OP/i_ccm_ln2/g_tables[0].i_addsub/dsp.two.dsp48e1_add_lo/DSP\ : STD_LOGIC;
  signal \n_34_EXP_OP.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.two.dsp48e1_add_hi/DSP\ : STD_LOGIC;
  signal \n_34_EXP_OP.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.two.dsp48e1_add_lo/DSP\ : STD_LOGIC;
  signal \n_34_EXP_OP.OP/i_ccm_recip_ln2/g_tables[0].i_addsub/dsp.one.dsp48e1_add/DSP\ : STD_LOGIC;
  signal \n_34_EXP_OP.OP/i_ccm_recip_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/DSP\ : STD_LOGIC;
  signal \n_34_EXP_OP.OP/i_ccm_recip_ln2/g_tables[2].i_addsub/dsp.one.dsp48e1_add/DSP\ : STD_LOGIC;
  signal \n_34_EXP_OP.OP/i_renorm_and_round/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/DSP\ : STD_LOGIC;
  signal \n_35_EXP_OP.OP/g_Fr_other.i_calculate_e2zm1/dsp.one.dsp48e1_add/DSP\ : STD_LOGIC;
  signal \n_35_EXP_OP.OP/i_calculate_Xf/dsp.two.dsp48e1_add_hi/DSP\ : STD_LOGIC;
  signal \n_35_EXP_OP.OP/i_calculate_Xf/dsp.two.dsp48e1_add_lo/DSP\ : STD_LOGIC;
  signal \n_35_EXP_OP.OP/i_ccm_ln2/g_tables[0].i_addsub/dsp.two.dsp48e1_add_hi/DSP\ : STD_LOGIC;
  signal \n_35_EXP_OP.OP/i_ccm_ln2/g_tables[0].i_addsub/dsp.two.dsp48e1_add_lo/DSP\ : STD_LOGIC;
  signal \n_35_EXP_OP.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.two.dsp48e1_add_hi/DSP\ : STD_LOGIC;
  signal \n_35_EXP_OP.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.two.dsp48e1_add_lo/DSP\ : STD_LOGIC;
  signal \n_35_EXP_OP.OP/i_ccm_recip_ln2/g_tables[0].i_addsub/dsp.one.dsp48e1_add/DSP\ : STD_LOGIC;
  signal \n_35_EXP_OP.OP/i_ccm_recip_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/DSP\ : STD_LOGIC;
  signal \n_35_EXP_OP.OP/i_ccm_recip_ln2/g_tables[2].i_addsub/dsp.one.dsp48e1_add/DSP\ : STD_LOGIC;
  signal \n_35_EXP_OP.OP/i_renorm_and_round/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/DSP\ : STD_LOGIC;
  signal \n_36_EXP_OP.OP/g_Fr_other.i_calculate_e2zm1/dsp.one.dsp48e1_add/DSP\ : STD_LOGIC;
  signal \n_36_EXP_OP.OP/i_calculate_Xf/dsp.two.dsp48e1_add_hi/DSP\ : STD_LOGIC;
  signal \n_36_EXP_OP.OP/i_calculate_Xf/dsp.two.dsp48e1_add_lo/DSP\ : STD_LOGIC;
  signal \n_36_EXP_OP.OP/i_ccm_ln2/g_tables[0].i_addsub/dsp.two.dsp48e1_add_hi/DSP\ : STD_LOGIC;
  signal \n_36_EXP_OP.OP/i_ccm_ln2/g_tables[0].i_addsub/dsp.two.dsp48e1_add_lo/DSP\ : STD_LOGIC;
  signal \n_36_EXP_OP.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.two.dsp48e1_add_hi/DSP\ : STD_LOGIC;
  signal \n_36_EXP_OP.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.two.dsp48e1_add_lo/DSP\ : STD_LOGIC;
  signal \n_36_EXP_OP.OP/i_ccm_recip_ln2/g_tables[0].i_addsub/dsp.one.dsp48e1_add/DSP\ : STD_LOGIC;
  signal \n_36_EXP_OP.OP/i_ccm_recip_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/DSP\ : STD_LOGIC;
  signal \n_36_EXP_OP.OP/i_ccm_recip_ln2/g_tables[2].i_addsub/dsp.one.dsp48e1_add/DSP\ : STD_LOGIC;
  signal \n_36_EXP_OP.OP/i_renorm_and_round/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/DSP\ : STD_LOGIC;
  signal \n_37_EXP_OP.OP/g_Fr_other.i_calculate_e2zm1/dsp.one.dsp48e1_add/DSP\ : STD_LOGIC;
  signal \n_37_EXP_OP.OP/i_calculate_Xf/dsp.two.dsp48e1_add_hi/DSP\ : STD_LOGIC;
  signal \n_37_EXP_OP.OP/i_calculate_Xf/dsp.two.dsp48e1_add_lo/DSP\ : STD_LOGIC;
  signal \n_37_EXP_OP.OP/i_ccm_ln2/g_tables[0].i_addsub/dsp.two.dsp48e1_add_hi/DSP\ : STD_LOGIC;
  signal \n_37_EXP_OP.OP/i_ccm_ln2/g_tables[0].i_addsub/dsp.two.dsp48e1_add_lo/DSP\ : STD_LOGIC;
  signal \n_37_EXP_OP.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.two.dsp48e1_add_hi/DSP\ : STD_LOGIC;
  signal \n_37_EXP_OP.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.two.dsp48e1_add_lo/DSP\ : STD_LOGIC;
  signal \n_37_EXP_OP.OP/i_ccm_recip_ln2/g_tables[0].i_addsub/dsp.one.dsp48e1_add/DSP\ : STD_LOGIC;
  signal \n_37_EXP_OP.OP/i_ccm_recip_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/DSP\ : STD_LOGIC;
  signal \n_37_EXP_OP.OP/i_ccm_recip_ln2/g_tables[2].i_addsub/dsp.one.dsp48e1_add/DSP\ : STD_LOGIC;
  signal \n_37_EXP_OP.OP/i_renorm_and_round/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/DSP\ : STD_LOGIC;
  signal \n_38_EXP_OP.OP/g_Fr_other.i_calculate_e2zm1/dsp.one.dsp48e1_add/DSP\ : STD_LOGIC;
  signal \n_38_EXP_OP.OP/i_calculate_Xf/dsp.two.dsp48e1_add_hi/DSP\ : STD_LOGIC;
  signal \n_38_EXP_OP.OP/i_calculate_Xf/dsp.two.dsp48e1_add_lo/DSP\ : STD_LOGIC;
  signal \n_38_EXP_OP.OP/i_ccm_ln2/g_tables[0].i_addsub/dsp.two.dsp48e1_add_hi/DSP\ : STD_LOGIC;
  signal \n_38_EXP_OP.OP/i_ccm_ln2/g_tables[0].i_addsub/dsp.two.dsp48e1_add_lo/DSP\ : STD_LOGIC;
  signal \n_38_EXP_OP.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.two.dsp48e1_add_hi/DSP\ : STD_LOGIC;
  signal \n_38_EXP_OP.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.two.dsp48e1_add_lo/DSP\ : STD_LOGIC;
  signal \n_38_EXP_OP.OP/i_ccm_recip_ln2/g_tables[0].i_addsub/dsp.one.dsp48e1_add/DSP\ : STD_LOGIC;
  signal \n_38_EXP_OP.OP/i_ccm_recip_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/DSP\ : STD_LOGIC;
  signal \n_38_EXP_OP.OP/i_ccm_recip_ln2/g_tables[2].i_addsub/dsp.one.dsp48e1_add/DSP\ : STD_LOGIC;
  signal \n_38_EXP_OP.OP/i_renorm_and_round/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/DSP\ : STD_LOGIC;
  signal \n_39_EXP_OP.OP/g_Fr_other.i_calculate_e2zm1/dsp.one.dsp48e1_add/DSP\ : STD_LOGIC;
  signal \n_39_EXP_OP.OP/i_calculate_Xf/dsp.two.dsp48e1_add_hi/DSP\ : STD_LOGIC;
  signal \n_39_EXP_OP.OP/i_calculate_Xf/dsp.two.dsp48e1_add_lo/DSP\ : STD_LOGIC;
  signal \n_39_EXP_OP.OP/i_ccm_ln2/g_tables[0].i_addsub/dsp.two.dsp48e1_add_hi/DSP\ : STD_LOGIC;
  signal \n_39_EXP_OP.OP/i_ccm_ln2/g_tables[0].i_addsub/dsp.two.dsp48e1_add_lo/DSP\ : STD_LOGIC;
  signal \n_39_EXP_OP.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.two.dsp48e1_add_hi/DSP\ : STD_LOGIC;
  signal \n_39_EXP_OP.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.two.dsp48e1_add_lo/DSP\ : STD_LOGIC;
  signal \n_39_EXP_OP.OP/i_ccm_recip_ln2/g_tables[0].i_addsub/dsp.one.dsp48e1_add/DSP\ : STD_LOGIC;
  signal \n_39_EXP_OP.OP/i_ccm_recip_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/DSP\ : STD_LOGIC;
  signal \n_39_EXP_OP.OP/i_ccm_recip_ln2/g_tables[2].i_addsub/dsp.one.dsp48e1_add/DSP\ : STD_LOGIC;
  signal \n_39_EXP_OP.OP/i_renorm_and_round/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/DSP\ : STD_LOGIC;
  signal \n_3_opt_has_pipe.first_q_reg[0]_i_2\ : STD_LOGIC;
  signal \n_3_opt_has_pipe.first_q_reg[11]_i_1\ : STD_LOGIC;
  signal \n_3_opt_has_pipe.first_q_reg[15]_i_1\ : STD_LOGIC;
  signal \n_3_opt_has_pipe.first_q_reg[19]_i_1\ : STD_LOGIC;
  signal \n_3_opt_has_pipe.first_q_reg[23]_i_1\ : STD_LOGIC;
  signal \n_3_opt_has_pipe.first_q_reg[27]_i_1\ : STD_LOGIC;
  signal \n_3_opt_has_pipe.first_q_reg[31]_i_1\ : STD_LOGIC;
  signal \n_3_opt_has_pipe.first_q_reg[35]_i_1\ : STD_LOGIC;
  signal \n_3_opt_has_pipe.first_q_reg[39]_i_1\ : STD_LOGIC;
  signal \n_3_opt_has_pipe.first_q_reg[3]_i_1\ : STD_LOGIC;
  signal \n_3_opt_has_pipe.first_q_reg[43]_i_1\ : STD_LOGIC;
  signal \n_3_opt_has_pipe.first_q_reg[47]_i_1\ : STD_LOGIC;
  signal \n_3_opt_has_pipe.first_q_reg[51]_i_1\ : STD_LOGIC;
  signal \n_3_opt_has_pipe.first_q_reg[55]_i_1\ : STD_LOGIC;
  signal \n_3_opt_has_pipe.first_q_reg[58]_i_1\ : STD_LOGIC;
  signal \n_3_opt_has_pipe.first_q_reg[7]_i_1\ : STD_LOGIC;
  signal \n_40_EXP_OP.OP/g_Fr_other.i_calculate_e2zm1/dsp.one.dsp48e1_add/DSP\ : STD_LOGIC;
  signal \n_40_EXP_OP.OP/i_calculate_Xf/dsp.two.dsp48e1_add_hi/DSP\ : STD_LOGIC;
  signal \n_40_EXP_OP.OP/i_calculate_Xf/dsp.two.dsp48e1_add_lo/DSP\ : STD_LOGIC;
  signal \n_40_EXP_OP.OP/i_ccm_ln2/g_tables[0].i_addsub/dsp.two.dsp48e1_add_hi/DSP\ : STD_LOGIC;
  signal \n_40_EXP_OP.OP/i_ccm_ln2/g_tables[0].i_addsub/dsp.two.dsp48e1_add_lo/DSP\ : STD_LOGIC;
  signal \n_40_EXP_OP.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.two.dsp48e1_add_hi/DSP\ : STD_LOGIC;
  signal \n_40_EXP_OP.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.two.dsp48e1_add_lo/DSP\ : STD_LOGIC;
  signal \n_40_EXP_OP.OP/i_ccm_recip_ln2/g_tables[0].i_addsub/dsp.one.dsp48e1_add/DSP\ : STD_LOGIC;
  signal \n_40_EXP_OP.OP/i_ccm_recip_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/DSP\ : STD_LOGIC;
  signal \n_40_EXP_OP.OP/i_ccm_recip_ln2/g_tables[2].i_addsub/dsp.one.dsp48e1_add/DSP\ : STD_LOGIC;
  signal \n_40_EXP_OP.OP/i_renorm_and_round/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/DSP\ : STD_LOGIC;
  signal \n_41_EXP_OP.OP/g_Fr_other.i_calculate_e2zm1/dsp.one.dsp48e1_add/DSP\ : STD_LOGIC;
  signal \n_41_EXP_OP.OP/i_calculate_Xf/dsp.two.dsp48e1_add_hi/DSP\ : STD_LOGIC;
  signal \n_41_EXP_OP.OP/i_calculate_Xf/dsp.two.dsp48e1_add_lo/DSP\ : STD_LOGIC;
  signal \n_41_EXP_OP.OP/i_ccm_ln2/g_tables[0].i_addsub/dsp.two.dsp48e1_add_hi/DSP\ : STD_LOGIC;
  signal \n_41_EXP_OP.OP/i_ccm_ln2/g_tables[0].i_addsub/dsp.two.dsp48e1_add_lo/DSP\ : STD_LOGIC;
  signal \n_41_EXP_OP.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.two.dsp48e1_add_hi/DSP\ : STD_LOGIC;
  signal \n_41_EXP_OP.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.two.dsp48e1_add_lo/DSP\ : STD_LOGIC;
  signal \n_41_EXP_OP.OP/i_ccm_recip_ln2/g_tables[0].i_addsub/dsp.one.dsp48e1_add/DSP\ : STD_LOGIC;
  signal \n_41_EXP_OP.OP/i_ccm_recip_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/DSP\ : STD_LOGIC;
  signal \n_41_EXP_OP.OP/i_ccm_recip_ln2/g_tables[2].i_addsub/dsp.one.dsp48e1_add/DSP\ : STD_LOGIC;
  signal \n_41_EXP_OP.OP/i_renorm_and_round/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/DSP\ : STD_LOGIC;
  signal \n_42_EXP_OP.OP/g_Fr_other.i_calculate_e2zm1/dsp.one.dsp48e1_add/DSP\ : STD_LOGIC;
  signal \n_42_EXP_OP.OP/i_calculate_Xf/dsp.two.dsp48e1_add_hi/DSP\ : STD_LOGIC;
  signal \n_42_EXP_OP.OP/i_calculate_Xf/dsp.two.dsp48e1_add_lo/DSP\ : STD_LOGIC;
  signal \n_42_EXP_OP.OP/i_ccm_ln2/g_tables[0].i_addsub/dsp.two.dsp48e1_add_hi/DSP\ : STD_LOGIC;
  signal \n_42_EXP_OP.OP/i_ccm_ln2/g_tables[0].i_addsub/dsp.two.dsp48e1_add_lo/DSP\ : STD_LOGIC;
  signal \n_42_EXP_OP.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.two.dsp48e1_add_hi/DSP\ : STD_LOGIC;
  signal \n_42_EXP_OP.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.two.dsp48e1_add_lo/DSP\ : STD_LOGIC;
  signal \n_42_EXP_OP.OP/i_ccm_recip_ln2/g_tables[0].i_addsub/dsp.one.dsp48e1_add/DSP\ : STD_LOGIC;
  signal \n_42_EXP_OP.OP/i_ccm_recip_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/DSP\ : STD_LOGIC;
  signal \n_42_EXP_OP.OP/i_ccm_recip_ln2/g_tables[2].i_addsub/dsp.one.dsp48e1_add/DSP\ : STD_LOGIC;
  signal \n_42_EXP_OP.OP/i_renorm_and_round/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/DSP\ : STD_LOGIC;
  signal \n_43_EXP_OP.OP/g_Fr_other.i_calculate_e2zm1/dsp.one.dsp48e1_add/DSP\ : STD_LOGIC;
  signal \n_43_EXP_OP.OP/i_calculate_Xf/dsp.two.dsp48e1_add_hi/DSP\ : STD_LOGIC;
  signal \n_43_EXP_OP.OP/i_calculate_Xf/dsp.two.dsp48e1_add_lo/DSP\ : STD_LOGIC;
  signal \n_43_EXP_OP.OP/i_ccm_ln2/g_tables[0].i_addsub/dsp.two.dsp48e1_add_hi/DSP\ : STD_LOGIC;
  signal \n_43_EXP_OP.OP/i_ccm_ln2/g_tables[0].i_addsub/dsp.two.dsp48e1_add_lo/DSP\ : STD_LOGIC;
  signal \n_43_EXP_OP.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.two.dsp48e1_add_hi/DSP\ : STD_LOGIC;
  signal \n_43_EXP_OP.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.two.dsp48e1_add_lo/DSP\ : STD_LOGIC;
  signal \n_43_EXP_OP.OP/i_ccm_recip_ln2/g_tables[0].i_addsub/dsp.one.dsp48e1_add/DSP\ : STD_LOGIC;
  signal \n_43_EXP_OP.OP/i_ccm_recip_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/DSP\ : STD_LOGIC;
  signal \n_43_EXP_OP.OP/i_ccm_recip_ln2/g_tables[2].i_addsub/dsp.one.dsp48e1_add/DSP\ : STD_LOGIC;
  signal \n_43_EXP_OP.OP/i_renorm_and_round/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/DSP\ : STD_LOGIC;
  signal \n_44_EXP_OP.OP/g_Fr_other.i_calculate_e2zm1/dsp.one.dsp48e1_add/DSP\ : STD_LOGIC;
  signal \n_44_EXP_OP.OP/i_calculate_Xf/dsp.two.dsp48e1_add_hi/DSP\ : STD_LOGIC;
  signal \n_44_EXP_OP.OP/i_calculate_Xf/dsp.two.dsp48e1_add_lo/DSP\ : STD_LOGIC;
  signal \n_44_EXP_OP.OP/i_ccm_ln2/g_tables[0].i_addsub/dsp.two.dsp48e1_add_hi/DSP\ : STD_LOGIC;
  signal \n_44_EXP_OP.OP/i_ccm_ln2/g_tables[0].i_addsub/dsp.two.dsp48e1_add_lo/DSP\ : STD_LOGIC;
  signal \n_44_EXP_OP.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.two.dsp48e1_add_hi/DSP\ : STD_LOGIC;
  signal \n_44_EXP_OP.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.two.dsp48e1_add_lo/DSP\ : STD_LOGIC;
  signal \n_44_EXP_OP.OP/i_ccm_recip_ln2/g_tables[0].i_addsub/dsp.one.dsp48e1_add/DSP\ : STD_LOGIC;
  signal \n_44_EXP_OP.OP/i_ccm_recip_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/DSP\ : STD_LOGIC;
  signal \n_44_EXP_OP.OP/i_ccm_recip_ln2/g_tables[2].i_addsub/dsp.one.dsp48e1_add/DSP\ : STD_LOGIC;
  signal \n_44_EXP_OP.OP/i_renorm_and_round/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/DSP\ : STD_LOGIC;
  signal \n_45_EXP_OP.OP/g_Fr_other.i_calculate_e2zm1/dsp.one.dsp48e1_add/DSP\ : STD_LOGIC;
  signal \n_45_EXP_OP.OP/i_calculate_Xf/dsp.two.dsp48e1_add_hi/DSP\ : STD_LOGIC;
  signal \n_45_EXP_OP.OP/i_calculate_Xf/dsp.two.dsp48e1_add_lo/DSP\ : STD_LOGIC;
  signal \n_45_EXP_OP.OP/i_ccm_ln2/g_tables[0].i_addsub/dsp.two.dsp48e1_add_hi/DSP\ : STD_LOGIC;
  signal \n_45_EXP_OP.OP/i_ccm_ln2/g_tables[0].i_addsub/dsp.two.dsp48e1_add_lo/DSP\ : STD_LOGIC;
  signal \n_45_EXP_OP.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.two.dsp48e1_add_hi/DSP\ : STD_LOGIC;
  signal \n_45_EXP_OP.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.two.dsp48e1_add_lo/DSP\ : STD_LOGIC;
  signal \n_45_EXP_OP.OP/i_ccm_recip_ln2/g_tables[0].i_addsub/dsp.one.dsp48e1_add/DSP\ : STD_LOGIC;
  signal \n_45_EXP_OP.OP/i_ccm_recip_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/DSP\ : STD_LOGIC;
  signal \n_45_EXP_OP.OP/i_ccm_recip_ln2/g_tables[2].i_addsub/dsp.one.dsp48e1_add/DSP\ : STD_LOGIC;
  signal \n_45_EXP_OP.OP/i_renorm_and_round/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/DSP\ : STD_LOGIC;
  signal \n_46_EXP_OP.OP/g_Fr_other.i_calculate_e2zm1/dsp.one.dsp48e1_add/DSP\ : STD_LOGIC;
  signal \n_46_EXP_OP.OP/i_calculate_Xf/dsp.two.dsp48e1_add_hi/DSP\ : STD_LOGIC;
  signal \n_46_EXP_OP.OP/i_calculate_Xf/dsp.two.dsp48e1_add_lo/DSP\ : STD_LOGIC;
  signal \n_46_EXP_OP.OP/i_ccm_ln2/g_tables[0].i_addsub/dsp.two.dsp48e1_add_hi/DSP\ : STD_LOGIC;
  signal \n_46_EXP_OP.OP/i_ccm_ln2/g_tables[0].i_addsub/dsp.two.dsp48e1_add_lo/DSP\ : STD_LOGIC;
  signal \n_46_EXP_OP.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.two.dsp48e1_add_hi/DSP\ : STD_LOGIC;
  signal \n_46_EXP_OP.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.two.dsp48e1_add_lo/DSP\ : STD_LOGIC;
  signal \n_46_EXP_OP.OP/i_ccm_recip_ln2/g_tables[0].i_addsub/dsp.one.dsp48e1_add/DSP\ : STD_LOGIC;
  signal \n_46_EXP_OP.OP/i_ccm_recip_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/DSP\ : STD_LOGIC;
  signal \n_46_EXP_OP.OP/i_ccm_recip_ln2/g_tables[2].i_addsub/dsp.one.dsp48e1_add/DSP\ : STD_LOGIC;
  signal \n_46_EXP_OP.OP/i_renorm_and_round/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/DSP\ : STD_LOGIC;
  signal \n_47_EXP_OP.OP/g_Fr_other.i_calculate_e2zm1/dsp.one.dsp48e1_add/DSP\ : STD_LOGIC;
  signal \n_47_EXP_OP.OP/i_calculate_Xf/dsp.two.dsp48e1_add_hi/DSP\ : STD_LOGIC;
  signal \n_47_EXP_OP.OP/i_calculate_Xf/dsp.two.dsp48e1_add_lo/DSP\ : STD_LOGIC;
  signal \n_47_EXP_OP.OP/i_ccm_ln2/g_tables[0].i_addsub/dsp.two.dsp48e1_add_hi/DSP\ : STD_LOGIC;
  signal \n_47_EXP_OP.OP/i_ccm_ln2/g_tables[0].i_addsub/dsp.two.dsp48e1_add_lo/DSP\ : STD_LOGIC;
  signal \n_47_EXP_OP.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.two.dsp48e1_add_hi/DSP\ : STD_LOGIC;
  signal \n_47_EXP_OP.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.two.dsp48e1_add_lo/DSP\ : STD_LOGIC;
  signal \n_47_EXP_OP.OP/i_ccm_recip_ln2/g_tables[0].i_addsub/dsp.one.dsp48e1_add/DSP\ : STD_LOGIC;
  signal \n_47_EXP_OP.OP/i_ccm_recip_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/DSP\ : STD_LOGIC;
  signal \n_47_EXP_OP.OP/i_ccm_recip_ln2/g_tables[2].i_addsub/dsp.one.dsp48e1_add/DSP\ : STD_LOGIC;
  signal \n_47_EXP_OP.OP/i_renorm_and_round/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/DSP\ : STD_LOGIC;
  signal \n_48_EXP_OP.OP/g_Fr_other.i_calculate_e2zm1/dsp.one.dsp48e1_add/DSP\ : STD_LOGIC;
  signal \n_48_EXP_OP.OP/i_calculate_Xf/dsp.two.dsp48e1_add_hi/DSP\ : STD_LOGIC;
  signal \n_48_EXP_OP.OP/i_calculate_Xf/dsp.two.dsp48e1_add_lo/DSP\ : STD_LOGIC;
  signal \n_48_EXP_OP.OP/i_ccm_ln2/g_tables[0].i_addsub/dsp.two.dsp48e1_add_hi/DSP\ : STD_LOGIC;
  signal \n_48_EXP_OP.OP/i_ccm_ln2/g_tables[0].i_addsub/dsp.two.dsp48e1_add_lo/DSP\ : STD_LOGIC;
  signal \n_48_EXP_OP.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.two.dsp48e1_add_hi/DSP\ : STD_LOGIC;
  signal \n_48_EXP_OP.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.two.dsp48e1_add_lo/DSP\ : STD_LOGIC;
  signal \n_48_EXP_OP.OP/i_ccm_recip_ln2/g_tables[0].i_addsub/dsp.one.dsp48e1_add/DSP\ : STD_LOGIC;
  signal \n_48_EXP_OP.OP/i_ccm_recip_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/DSP\ : STD_LOGIC;
  signal \n_48_EXP_OP.OP/i_ccm_recip_ln2/g_tables[2].i_addsub/dsp.one.dsp48e1_add/DSP\ : STD_LOGIC;
  signal \n_48_EXP_OP.OP/i_renorm_and_round/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/DSP\ : STD_LOGIC;
  signal \n_49_EXP_OP.OP/g_Fr_other.i_calculate_e2zm1/dsp.one.dsp48e1_add/DSP\ : STD_LOGIC;
  signal \n_49_EXP_OP.OP/i_calculate_Xf/dsp.two.dsp48e1_add_hi/DSP\ : STD_LOGIC;
  signal \n_49_EXP_OP.OP/i_calculate_Xf/dsp.two.dsp48e1_add_lo/DSP\ : STD_LOGIC;
  signal \n_49_EXP_OP.OP/i_ccm_ln2/g_tables[0].i_addsub/dsp.two.dsp48e1_add_hi/DSP\ : STD_LOGIC;
  signal \n_49_EXP_OP.OP/i_ccm_ln2/g_tables[0].i_addsub/dsp.two.dsp48e1_add_lo/DSP\ : STD_LOGIC;
  signal \n_49_EXP_OP.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.two.dsp48e1_add_hi/DSP\ : STD_LOGIC;
  signal \n_49_EXP_OP.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.two.dsp48e1_add_lo/DSP\ : STD_LOGIC;
  signal \n_49_EXP_OP.OP/i_ccm_recip_ln2/g_tables[0].i_addsub/dsp.one.dsp48e1_add/DSP\ : STD_LOGIC;
  signal \n_49_EXP_OP.OP/i_ccm_recip_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/DSP\ : STD_LOGIC;
  signal \n_49_EXP_OP.OP/i_ccm_recip_ln2/g_tables[2].i_addsub/dsp.one.dsp48e1_add/DSP\ : STD_LOGIC;
  signal \n_49_EXP_OP.OP/i_renorm_and_round/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/DSP\ : STD_LOGIC;
  signal \n_4_EXP_OP.OP/g_Fr_other.i_calculate_e2zm1/dsp.one.dsp48e1_add/DSP\ : STD_LOGIC;
  signal \n_4_EXP_OP.OP/i_calculate_Xf/dsp.two.dsp48e1_add_hi/DSP\ : STD_LOGIC;
  signal \n_4_EXP_OP.OP/i_calculate_Xf/dsp.two.dsp48e1_add_lo/DSP\ : STD_LOGIC;
  signal \n_4_EXP_OP.OP/i_ccm_ln2/g_tables[0].i_addsub/dsp.two.dsp48e1_add_hi/DSP\ : STD_LOGIC;
  signal \n_4_EXP_OP.OP/i_ccm_ln2/g_tables[0].i_addsub/dsp.two.dsp48e1_add_lo/DSP\ : STD_LOGIC;
  signal \n_4_EXP_OP.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.two.dsp48e1_add_hi/DSP\ : STD_LOGIC;
  signal \n_4_EXP_OP.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.two.dsp48e1_add_lo/DSP\ : STD_LOGIC;
  signal \n_4_EXP_OP.OP/i_ccm_recip_ln2/g_tables[0].i_addsub/dsp.one.dsp48e1_add/DSP\ : STD_LOGIC;
  signal \n_4_EXP_OP.OP/i_ccm_recip_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/DSP\ : STD_LOGIC;
  signal \n_4_EXP_OP.OP/i_ccm_recip_ln2/g_tables[2].i_addsub/dsp.one.dsp48e1_add/DSP\ : STD_LOGIC;
  signal \n_4_EXP_OP.OP/i_renorm_and_round/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/DSP\ : STD_LOGIC;
  signal \n_50_EXP_OP.OP/g_Fr_other.i_calculate_e2zm1/dsp.one.dsp48e1_add/DSP\ : STD_LOGIC;
  signal \n_50_EXP_OP.OP/i_calculate_Xf/dsp.two.dsp48e1_add_hi/DSP\ : STD_LOGIC;
  signal \n_50_EXP_OP.OP/i_calculate_Xf/dsp.two.dsp48e1_add_lo/DSP\ : STD_LOGIC;
  signal \n_50_EXP_OP.OP/i_ccm_ln2/g_tables[0].i_addsub/dsp.two.dsp48e1_add_hi/DSP\ : STD_LOGIC;
  signal \n_50_EXP_OP.OP/i_ccm_ln2/g_tables[0].i_addsub/dsp.two.dsp48e1_add_lo/DSP\ : STD_LOGIC;
  signal \n_50_EXP_OP.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.two.dsp48e1_add_hi/DSP\ : STD_LOGIC;
  signal \n_50_EXP_OP.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.two.dsp48e1_add_lo/DSP\ : STD_LOGIC;
  signal \n_50_EXP_OP.OP/i_ccm_recip_ln2/g_tables[0].i_addsub/dsp.one.dsp48e1_add/DSP\ : STD_LOGIC;
  signal \n_50_EXP_OP.OP/i_ccm_recip_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/DSP\ : STD_LOGIC;
  signal \n_50_EXP_OP.OP/i_ccm_recip_ln2/g_tables[2].i_addsub/dsp.one.dsp48e1_add/DSP\ : STD_LOGIC;
  signal \n_50_EXP_OP.OP/i_renorm_and_round/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/DSP\ : STD_LOGIC;
  signal \n_51_EXP_OP.OP/g_Fr_other.i_calculate_e2zm1/dsp.one.dsp48e1_add/DSP\ : STD_LOGIC;
  signal \n_51_EXP_OP.OP/i_calculate_Xf/dsp.two.dsp48e1_add_hi/DSP\ : STD_LOGIC;
  signal \n_51_EXP_OP.OP/i_calculate_Xf/dsp.two.dsp48e1_add_lo/DSP\ : STD_LOGIC;
  signal \n_51_EXP_OP.OP/i_ccm_ln2/g_tables[0].i_addsub/dsp.two.dsp48e1_add_hi/DSP\ : STD_LOGIC;
  signal \n_51_EXP_OP.OP/i_ccm_ln2/g_tables[0].i_addsub/dsp.two.dsp48e1_add_lo/DSP\ : STD_LOGIC;
  signal \n_51_EXP_OP.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.two.dsp48e1_add_hi/DSP\ : STD_LOGIC;
  signal \n_51_EXP_OP.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.two.dsp48e1_add_lo/DSP\ : STD_LOGIC;
  signal \n_51_EXP_OP.OP/i_ccm_recip_ln2/g_tables[0].i_addsub/dsp.one.dsp48e1_add/DSP\ : STD_LOGIC;
  signal \n_51_EXP_OP.OP/i_ccm_recip_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/DSP\ : STD_LOGIC;
  signal \n_51_EXP_OP.OP/i_ccm_recip_ln2/g_tables[2].i_addsub/dsp.one.dsp48e1_add/DSP\ : STD_LOGIC;
  signal \n_51_EXP_OP.OP/i_renorm_and_round/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/DSP\ : STD_LOGIC;
  signal \n_52_EXP_OP.OP/g_Fr_other.i_calculate_e2zm1/dsp.one.dsp48e1_add/DSP\ : STD_LOGIC;
  signal \n_52_EXP_OP.OP/i_calculate_Xf/dsp.two.dsp48e1_add_hi/DSP\ : STD_LOGIC;
  signal \n_52_EXP_OP.OP/i_calculate_Xf/dsp.two.dsp48e1_add_lo/DSP\ : STD_LOGIC;
  signal \n_52_EXP_OP.OP/i_ccm_ln2/g_tables[0].i_addsub/dsp.two.dsp48e1_add_hi/DSP\ : STD_LOGIC;
  signal \n_52_EXP_OP.OP/i_ccm_ln2/g_tables[0].i_addsub/dsp.two.dsp48e1_add_lo/DSP\ : STD_LOGIC;
  signal \n_52_EXP_OP.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.two.dsp48e1_add_hi/DSP\ : STD_LOGIC;
  signal \n_52_EXP_OP.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.two.dsp48e1_add_lo/DSP\ : STD_LOGIC;
  signal \n_52_EXP_OP.OP/i_ccm_recip_ln2/g_tables[0].i_addsub/dsp.one.dsp48e1_add/DSP\ : STD_LOGIC;
  signal \n_52_EXP_OP.OP/i_ccm_recip_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/DSP\ : STD_LOGIC;
  signal \n_52_EXP_OP.OP/i_ccm_recip_ln2/g_tables[2].i_addsub/dsp.one.dsp48e1_add/DSP\ : STD_LOGIC;
  signal \n_52_EXP_OP.OP/i_renorm_and_round/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/DSP\ : STD_LOGIC;
  signal \n_53_EXP_OP.OP/g_Fr_other.i_calculate_e2zm1/dsp.one.dsp48e1_add/DSP\ : STD_LOGIC;
  signal \n_53_EXP_OP.OP/i_calculate_Xf/dsp.two.dsp48e1_add_hi/DSP\ : STD_LOGIC;
  signal \n_53_EXP_OP.OP/i_calculate_Xf/dsp.two.dsp48e1_add_lo/DSP\ : STD_LOGIC;
  signal \n_53_EXP_OP.OP/i_ccm_ln2/g_tables[0].i_addsub/dsp.two.dsp48e1_add_hi/DSP\ : STD_LOGIC;
  signal \n_53_EXP_OP.OP/i_ccm_ln2/g_tables[0].i_addsub/dsp.two.dsp48e1_add_lo/DSP\ : STD_LOGIC;
  signal \n_53_EXP_OP.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.two.dsp48e1_add_hi/DSP\ : STD_LOGIC;
  signal \n_53_EXP_OP.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.two.dsp48e1_add_lo/DSP\ : STD_LOGIC;
  signal \n_53_EXP_OP.OP/i_ccm_recip_ln2/g_tables[0].i_addsub/dsp.one.dsp48e1_add/DSP\ : STD_LOGIC;
  signal \n_53_EXP_OP.OP/i_ccm_recip_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/DSP\ : STD_LOGIC;
  signal \n_53_EXP_OP.OP/i_ccm_recip_ln2/g_tables[2].i_addsub/dsp.one.dsp48e1_add/DSP\ : STD_LOGIC;
  signal \n_53_EXP_OP.OP/i_renorm_and_round/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/DSP\ : STD_LOGIC;
  signal \n_54_EXP_OP.OP/g_Fr_other.i_calculate_e2zm1/dsp.one.dsp48e1_add/DSP\ : STD_LOGIC;
  signal \n_54_EXP_OP.OP/i_calculate_Xf/dsp.two.dsp48e1_add_hi/DSP\ : STD_LOGIC;
  signal \n_54_EXP_OP.OP/i_calculate_Xf/dsp.two.dsp48e1_add_lo/DSP\ : STD_LOGIC;
  signal \n_54_EXP_OP.OP/i_ccm_ln2/g_tables[0].i_addsub/dsp.two.dsp48e1_add_hi/DSP\ : STD_LOGIC;
  signal \n_54_EXP_OP.OP/i_ccm_ln2/g_tables[0].i_addsub/dsp.two.dsp48e1_add_lo/DSP\ : STD_LOGIC;
  signal \n_54_EXP_OP.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.two.dsp48e1_add_hi/DSP\ : STD_LOGIC;
  signal \n_54_EXP_OP.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.two.dsp48e1_add_lo/DSP\ : STD_LOGIC;
  signal \n_54_EXP_OP.OP/i_ccm_recip_ln2/g_tables[0].i_addsub/dsp.one.dsp48e1_add/DSP\ : STD_LOGIC;
  signal \n_54_EXP_OP.OP/i_ccm_recip_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/DSP\ : STD_LOGIC;
  signal \n_54_EXP_OP.OP/i_ccm_recip_ln2/g_tables[2].i_addsub/dsp.one.dsp48e1_add/DSP\ : STD_LOGIC;
  signal \n_54_EXP_OP.OP/i_renorm_and_round/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/DSP\ : STD_LOGIC;
  signal \n_55_EXP_OP.OP/g_Fr_other.i_calculate_e2zm1/dsp.one.dsp48e1_add/DSP\ : STD_LOGIC;
  signal \n_55_EXP_OP.OP/i_calculate_Xf/dsp.two.dsp48e1_add_hi/DSP\ : STD_LOGIC;
  signal \n_55_EXP_OP.OP/i_calculate_Xf/dsp.two.dsp48e1_add_lo/DSP\ : STD_LOGIC;
  signal \n_55_EXP_OP.OP/i_ccm_ln2/g_tables[0].i_addsub/dsp.two.dsp48e1_add_hi/DSP\ : STD_LOGIC;
  signal \n_55_EXP_OP.OP/i_ccm_ln2/g_tables[0].i_addsub/dsp.two.dsp48e1_add_lo/DSP\ : STD_LOGIC;
  signal \n_55_EXP_OP.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.two.dsp48e1_add_hi/DSP\ : STD_LOGIC;
  signal \n_55_EXP_OP.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.two.dsp48e1_add_lo/DSP\ : STD_LOGIC;
  signal \n_55_EXP_OP.OP/i_ccm_recip_ln2/g_tables[0].i_addsub/dsp.one.dsp48e1_add/DSP\ : STD_LOGIC;
  signal \n_55_EXP_OP.OP/i_ccm_recip_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/DSP\ : STD_LOGIC;
  signal \n_55_EXP_OP.OP/i_ccm_recip_ln2/g_tables[2].i_addsub/dsp.one.dsp48e1_add/DSP\ : STD_LOGIC;
  signal \n_55_EXP_OP.OP/i_renorm_and_round/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/DSP\ : STD_LOGIC;
  signal \n_56_EXP_OP.OP/g_Fr_other.i_calculate_e2zm1/dsp.one.dsp48e1_add/DSP\ : STD_LOGIC;
  signal \n_56_EXP_OP.OP/i_calculate_Xf/dsp.two.dsp48e1_add_hi/DSP\ : STD_LOGIC;
  signal \n_56_EXP_OP.OP/i_calculate_Xf/dsp.two.dsp48e1_add_lo/DSP\ : STD_LOGIC;
  signal \n_56_EXP_OP.OP/i_ccm_ln2/g_tables[0].i_addsub/dsp.two.dsp48e1_add_hi/DSP\ : STD_LOGIC;
  signal \n_56_EXP_OP.OP/i_ccm_ln2/g_tables[0].i_addsub/dsp.two.dsp48e1_add_lo/DSP\ : STD_LOGIC;
  signal \n_56_EXP_OP.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.two.dsp48e1_add_hi/DSP\ : STD_LOGIC;
  signal \n_56_EXP_OP.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.two.dsp48e1_add_lo/DSP\ : STD_LOGIC;
  signal \n_56_EXP_OP.OP/i_ccm_recip_ln2/g_tables[0].i_addsub/dsp.one.dsp48e1_add/DSP\ : STD_LOGIC;
  signal \n_56_EXP_OP.OP/i_ccm_recip_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/DSP\ : STD_LOGIC;
  signal \n_56_EXP_OP.OP/i_ccm_recip_ln2/g_tables[2].i_addsub/dsp.one.dsp48e1_add/DSP\ : STD_LOGIC;
  signal \n_56_EXP_OP.OP/i_renorm_and_round/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/DSP\ : STD_LOGIC;
  signal \n_57_EXP_OP.OP/g_Fr_other.i_calculate_e2zm1/dsp.one.dsp48e1_add/DSP\ : STD_LOGIC;
  signal \n_57_EXP_OP.OP/i_calculate_Xf/dsp.two.dsp48e1_add_hi/DSP\ : STD_LOGIC;
  signal \n_57_EXP_OP.OP/i_calculate_Xf/dsp.two.dsp48e1_add_lo/DSP\ : STD_LOGIC;
  signal \n_57_EXP_OP.OP/i_ccm_ln2/g_tables[0].i_addsub/dsp.two.dsp48e1_add_hi/DSP\ : STD_LOGIC;
  signal \n_57_EXP_OP.OP/i_ccm_ln2/g_tables[0].i_addsub/dsp.two.dsp48e1_add_lo/DSP\ : STD_LOGIC;
  signal \n_57_EXP_OP.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.two.dsp48e1_add_hi/DSP\ : STD_LOGIC;
  signal \n_57_EXP_OP.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.two.dsp48e1_add_lo/DSP\ : STD_LOGIC;
  signal \n_57_EXP_OP.OP/i_ccm_recip_ln2/g_tables[0].i_addsub/dsp.one.dsp48e1_add/DSP\ : STD_LOGIC;
  signal \n_57_EXP_OP.OP/i_ccm_recip_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/DSP\ : STD_LOGIC;
  signal \n_57_EXP_OP.OP/i_ccm_recip_ln2/g_tables[2].i_addsub/dsp.one.dsp48e1_add/DSP\ : STD_LOGIC;
  signal \n_57_EXP_OP.OP/i_renorm_and_round/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/DSP\ : STD_LOGIC;
  signal \n_58_EXP_OP.OP/i_calculate_Xf/dsp.two.dsp48e1_add_hi/DSP\ : STD_LOGIC;
  signal \n_58_EXP_OP.OP/i_ccm_ln2/g_tables[0].i_addsub/dsp.two.dsp48e1_add_hi/DSP\ : STD_LOGIC;
  signal \n_58_EXP_OP.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.two.dsp48e1_add_hi/DSP\ : STD_LOGIC;
  signal \n_58_EXP_OP.OP/i_ccm_recip_ln2/g_tables[0].i_addsub/dsp.one.dsp48e1_add/DSP\ : STD_LOGIC;
  signal \n_58_EXP_OP.OP/i_ccm_recip_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/DSP\ : STD_LOGIC;
  signal \n_58_EXP_OP.OP/i_ccm_recip_ln2/g_tables[2].i_addsub/dsp.one.dsp48e1_add/DSP\ : STD_LOGIC;
  signal \n_58_EXP_OP.OP/i_renorm_and_round/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/DSP\ : STD_LOGIC;
  signal \n_59_EXP_OP.OP/i_calculate_Xf/dsp.two.dsp48e1_add_hi/DSP\ : STD_LOGIC;
  signal \n_59_EXP_OP.OP/i_ccm_ln2/g_tables[0].i_addsub/dsp.two.dsp48e1_add_hi/DSP\ : STD_LOGIC;
  signal \n_59_EXP_OP.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.two.dsp48e1_add_hi/DSP\ : STD_LOGIC;
  signal \n_59_EXP_OP.OP/i_ccm_recip_ln2/g_tables[0].i_addsub/dsp.one.dsp48e1_add/DSP\ : STD_LOGIC;
  signal \n_59_EXP_OP.OP/i_ccm_recip_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/DSP\ : STD_LOGIC;
  signal \n_59_EXP_OP.OP/i_ccm_recip_ln2/g_tables[2].i_addsub/dsp.one.dsp48e1_add/DSP\ : STD_LOGIC;
  signal \n_60_EXP_OP.OP/i_calculate_Xf/dsp.two.dsp48e1_add_hi/DSP\ : STD_LOGIC;
  signal \n_60_EXP_OP.OP/i_ccm_ln2/g_tables[0].i_addsub/dsp.two.dsp48e1_add_hi/DSP\ : STD_LOGIC;
  signal \n_60_EXP_OP.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.two.dsp48e1_add_hi/DSP\ : STD_LOGIC;
  signal \n_60_EXP_OP.OP/i_ccm_recip_ln2/g_tables[0].i_addsub/dsp.one.dsp48e1_add/DSP\ : STD_LOGIC;
  signal \n_60_EXP_OP.OP/i_ccm_recip_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/DSP\ : STD_LOGIC;
  signal \n_60_EXP_OP.OP/i_ccm_recip_ln2/g_tables[2].i_addsub/dsp.one.dsp48e1_add/DSP\ : STD_LOGIC;
  signal \n_61_EXP_OP.OP/i_calculate_Xf/dsp.two.dsp48e1_add_hi/DSP\ : STD_LOGIC;
  signal \n_61_EXP_OP.OP/i_ccm_ln2/g_tables[0].i_addsub/dsp.two.dsp48e1_add_hi/DSP\ : STD_LOGIC;
  signal \n_61_EXP_OP.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.two.dsp48e1_add_hi/DSP\ : STD_LOGIC;
  signal \n_61_EXP_OP.OP/i_ccm_recip_ln2/g_tables[0].i_addsub/dsp.one.dsp48e1_add/DSP\ : STD_LOGIC;
  signal \n_61_EXP_OP.OP/i_ccm_recip_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/DSP\ : STD_LOGIC;
  signal \n_61_EXP_OP.OP/i_ccm_recip_ln2/g_tables[2].i_addsub/dsp.one.dsp48e1_add/DSP\ : STD_LOGIC;
  signal \n_62_EXP_OP.OP/i_calculate_Xf/dsp.two.dsp48e1_add_hi/DSP\ : STD_LOGIC;
  signal \n_62_EXP_OP.OP/i_ccm_ln2/g_tables[0].i_addsub/dsp.two.dsp48e1_add_hi/DSP\ : STD_LOGIC;
  signal \n_62_EXP_OP.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.two.dsp48e1_add_hi/DSP\ : STD_LOGIC;
  signal \n_62_EXP_OP.OP/i_ccm_recip_ln2/g_tables[0].i_addsub/dsp.one.dsp48e1_add/DSP\ : STD_LOGIC;
  signal \n_62_EXP_OP.OP/i_ccm_recip_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/DSP\ : STD_LOGIC;
  signal \n_62_EXP_OP.OP/i_ccm_recip_ln2/g_tables[2].i_addsub/dsp.one.dsp48e1_add/DSP\ : STD_LOGIC;
  signal \n_63_EXP_OP.OP/i_calculate_Xf/dsp.two.dsp48e1_add_hi/DSP\ : STD_LOGIC;
  signal \n_63_EXP_OP.OP/i_ccm_ln2/g_tables[0].i_addsub/dsp.two.dsp48e1_add_hi/DSP\ : STD_LOGIC;
  signal \n_63_EXP_OP.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.two.dsp48e1_add_hi/DSP\ : STD_LOGIC;
  signal \n_63_EXP_OP.OP/i_ccm_recip_ln2/g_tables[0].i_addsub/dsp.one.dsp48e1_add/DSP\ : STD_LOGIC;
  signal \n_63_EXP_OP.OP/i_ccm_recip_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/DSP\ : STD_LOGIC;
  signal \n_63_EXP_OP.OP/i_ccm_recip_ln2/g_tables[2].i_addsub/dsp.one.dsp48e1_add/DSP\ : STD_LOGIC;
  signal \n_64_EXP_OP.OP/i_calculate_Xf/dsp.two.dsp48e1_add_hi/DSP\ : STD_LOGIC;
  signal \n_64_EXP_OP.OP/i_ccm_ln2/g_tables[0].i_addsub/dsp.two.dsp48e1_add_hi/DSP\ : STD_LOGIC;
  signal \n_64_EXP_OP.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.two.dsp48e1_add_hi/DSP\ : STD_LOGIC;
  signal \n_64_EXP_OP.OP/i_ccm_recip_ln2/g_tables[0].i_addsub/dsp.one.dsp48e1_add/DSP\ : STD_LOGIC;
  signal \n_64_EXP_OP.OP/i_ccm_recip_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/DSP\ : STD_LOGIC;
  signal \n_64_EXP_OP.OP/i_ccm_recip_ln2/g_tables[2].i_addsub/dsp.one.dsp48e1_add/DSP\ : STD_LOGIC;
  signal \n_65_EXP_OP.OP/i_calculate_Xf/dsp.two.dsp48e1_add_hi/DSP\ : STD_LOGIC;
  signal \n_65_EXP_OP.OP/i_ccm_ln2/g_tables[0].i_addsub/dsp.two.dsp48e1_add_hi/DSP\ : STD_LOGIC;
  signal \n_65_EXP_OP.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.two.dsp48e1_add_hi/DSP\ : STD_LOGIC;
  signal \n_65_EXP_OP.OP/i_ccm_recip_ln2/g_tables[0].i_addsub/dsp.one.dsp48e1_add/DSP\ : STD_LOGIC;
  signal \n_65_EXP_OP.OP/i_ccm_recip_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/DSP\ : STD_LOGIC;
  signal \n_65_EXP_OP.OP/i_ccm_recip_ln2/g_tables[2].i_addsub/dsp.one.dsp48e1_add/DSP\ : STD_LOGIC;
  signal \n_66_EXP_OP.OP/i_calculate_Xf/dsp.two.dsp48e1_add_hi/DSP\ : STD_LOGIC;
  signal \n_66_EXP_OP.OP/i_ccm_ln2/g_tables[0].i_addsub/dsp.two.dsp48e1_add_hi/DSP\ : STD_LOGIC;
  signal \n_66_EXP_OP.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.two.dsp48e1_add_hi/DSP\ : STD_LOGIC;
  signal \n_66_EXP_OP.OP/i_ccm_recip_ln2/g_tables[0].i_addsub/dsp.one.dsp48e1_add/DSP\ : STD_LOGIC;
  signal \n_66_EXP_OP.OP/i_ccm_recip_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/DSP\ : STD_LOGIC;
  signal \n_66_EXP_OP.OP/i_ccm_recip_ln2/g_tables[2].i_addsub/dsp.one.dsp48e1_add/DSP\ : STD_LOGIC;
  signal \n_67_EXP_OP.OP/i_calculate_Xf/dsp.two.dsp48e1_add_hi/DSP\ : STD_LOGIC;
  signal \n_67_EXP_OP.OP/i_ccm_ln2/g_tables[0].i_addsub/dsp.two.dsp48e1_add_hi/DSP\ : STD_LOGIC;
  signal \n_67_EXP_OP.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.two.dsp48e1_add_hi/DSP\ : STD_LOGIC;
  signal \n_67_EXP_OP.OP/i_ccm_recip_ln2/g_tables[0].i_addsub/dsp.one.dsp48e1_add/DSP\ : STD_LOGIC;
  signal \n_67_EXP_OP.OP/i_ccm_recip_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/DSP\ : STD_LOGIC;
  signal \n_67_EXP_OP.OP/i_ccm_recip_ln2/g_tables[2].i_addsub/dsp.one.dsp48e1_add/DSP\ : STD_LOGIC;
  signal \n_68_EXP_OP.OP/i_calculate_Xf/dsp.two.dsp48e1_add_hi/DSP\ : STD_LOGIC;
  signal \n_68_EXP_OP.OP/i_ccm_ln2/g_tables[0].i_addsub/dsp.two.dsp48e1_add_hi/DSP\ : STD_LOGIC;
  signal \n_68_EXP_OP.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.two.dsp48e1_add_hi/DSP\ : STD_LOGIC;
  signal \n_68_EXP_OP.OP/i_ccm_recip_ln2/g_tables[0].i_addsub/dsp.one.dsp48e1_add/DSP\ : STD_LOGIC;
  signal \n_68_EXP_OP.OP/i_ccm_recip_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/DSP\ : STD_LOGIC;
  signal \n_68_EXP_OP.OP/i_ccm_recip_ln2/g_tables[2].i_addsub/dsp.one.dsp48e1_add/DSP\ : STD_LOGIC;
  signal \n_69_EXP_OP.OP/i_calculate_Xf/dsp.two.dsp48e1_add_hi/DSP\ : STD_LOGIC;
  signal \n_69_EXP_OP.OP/i_ccm_ln2/g_tables[0].i_addsub/dsp.two.dsp48e1_add_hi/DSP\ : STD_LOGIC;
  signal \n_69_EXP_OP.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.two.dsp48e1_add_hi/DSP\ : STD_LOGIC;
  signal \n_69_EXP_OP.OP/i_ccm_recip_ln2/g_tables[0].i_addsub/dsp.one.dsp48e1_add/DSP\ : STD_LOGIC;
  signal \n_69_EXP_OP.OP/i_ccm_recip_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/DSP\ : STD_LOGIC;
  signal \n_69_EXP_OP.OP/i_ccm_recip_ln2/g_tables[2].i_addsub/dsp.one.dsp48e1_add/DSP\ : STD_LOGIC;
  signal \n_6_EXP_OP.OP/g_Fr_other.i_calculate_e2zm1/dsp.one.dsp48e1_add/DSP\ : STD_LOGIC;
  signal \n_6_EXP_OP.OP/i_calculate_Xf/dsp.two.dsp48e1_add_hi/DSP\ : STD_LOGIC;
  signal \n_6_EXP_OP.OP/i_calculate_Xf/dsp.two.dsp48e1_add_lo/DSP\ : STD_LOGIC;
  signal \n_6_EXP_OP.OP/i_ccm_ln2/g_tables[0].i_addsub/dsp.two.dsp48e1_add_hi/DSP\ : STD_LOGIC;
  signal \n_6_EXP_OP.OP/i_ccm_ln2/g_tables[0].i_addsub/dsp.two.dsp48e1_add_lo/DSP\ : STD_LOGIC;
  signal \n_6_EXP_OP.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.two.dsp48e1_add_hi/DSP\ : STD_LOGIC;
  signal \n_6_EXP_OP.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.two.dsp48e1_add_lo/DSP\ : STD_LOGIC;
  signal \n_6_EXP_OP.OP/i_ccm_recip_ln2/g_tables[0].i_addsub/dsp.one.dsp48e1_add/DSP\ : STD_LOGIC;
  signal \n_6_EXP_OP.OP/i_ccm_recip_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/DSP\ : STD_LOGIC;
  signal \n_6_EXP_OP.OP/i_ccm_recip_ln2/g_tables[2].i_addsub/dsp.one.dsp48e1_add/DSP\ : STD_LOGIC;
  signal \n_6_EXP_OP.OP/i_renorm_and_round/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/DSP\ : STD_LOGIC;
  signal \n_70_EXP_OP.OP/i_calculate_Xf/dsp.two.dsp48e1_add_hi/DSP\ : STD_LOGIC;
  signal \n_70_EXP_OP.OP/i_ccm_ln2/g_tables[0].i_addsub/dsp.two.dsp48e1_add_hi/DSP\ : STD_LOGIC;
  signal \n_70_EXP_OP.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.two.dsp48e1_add_hi/DSP\ : STD_LOGIC;
  signal \n_70_EXP_OP.OP/i_ccm_recip_ln2/g_tables[0].i_addsub/dsp.one.dsp48e1_add/DSP\ : STD_LOGIC;
  signal \n_70_EXP_OP.OP/i_ccm_recip_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/DSP\ : STD_LOGIC;
  signal \n_70_EXP_OP.OP/i_ccm_recip_ln2/g_tables[2].i_addsub/dsp.one.dsp48e1_add/DSP\ : STD_LOGIC;
  signal \n_71_EXP_OP.OP/i_calculate_Xf/dsp.two.dsp48e1_add_hi/DSP\ : STD_LOGIC;
  signal \n_71_EXP_OP.OP/i_ccm_ln2/g_tables[0].i_addsub/dsp.two.dsp48e1_add_hi/DSP\ : STD_LOGIC;
  signal \n_71_EXP_OP.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.two.dsp48e1_add_hi/DSP\ : STD_LOGIC;
  signal \n_71_EXP_OP.OP/i_ccm_recip_ln2/g_tables[0].i_addsub/dsp.one.dsp48e1_add/DSP\ : STD_LOGIC;
  signal \n_71_EXP_OP.OP/i_ccm_recip_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/DSP\ : STD_LOGIC;
  signal \n_71_EXP_OP.OP/i_ccm_recip_ln2/g_tables[2].i_addsub/dsp.one.dsp48e1_add/DSP\ : STD_LOGIC;
  signal \n_72_EXP_OP.OP/i_calculate_Xf/dsp.two.dsp48e1_add_hi/DSP\ : STD_LOGIC;
  signal \n_72_EXP_OP.OP/i_ccm_ln2/g_tables[0].i_addsub/dsp.two.dsp48e1_add_hi/DSP\ : STD_LOGIC;
  signal \n_72_EXP_OP.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.two.dsp48e1_add_hi/DSP\ : STD_LOGIC;
  signal \n_72_EXP_OP.OP/i_ccm_recip_ln2/g_tables[0].i_addsub/dsp.one.dsp48e1_add/DSP\ : STD_LOGIC;
  signal \n_72_EXP_OP.OP/i_ccm_recip_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/DSP\ : STD_LOGIC;
  signal \n_72_EXP_OP.OP/i_ccm_recip_ln2/g_tables[2].i_addsub/dsp.one.dsp48e1_add/DSP\ : STD_LOGIC;
  signal \n_73_EXP_OP.OP/i_calculate_Xf/dsp.two.dsp48e1_add_hi/DSP\ : STD_LOGIC;
  signal \n_73_EXP_OP.OP/i_ccm_ln2/g_tables[0].i_addsub/dsp.two.dsp48e1_add_hi/DSP\ : STD_LOGIC;
  signal \n_73_EXP_OP.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.two.dsp48e1_add_hi/DSP\ : STD_LOGIC;
  signal \n_73_EXP_OP.OP/i_ccm_recip_ln2/g_tables[0].i_addsub/dsp.one.dsp48e1_add/DSP\ : STD_LOGIC;
  signal \n_73_EXP_OP.OP/i_ccm_recip_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/DSP\ : STD_LOGIC;
  signal \n_73_EXP_OP.OP/i_ccm_recip_ln2/g_tables[2].i_addsub/dsp.one.dsp48e1_add/DSP\ : STD_LOGIC;
  signal \n_74_EXP_OP.OP/i_calculate_Xf/dsp.two.dsp48e1_add_hi/DSP\ : STD_LOGIC;
  signal \n_74_EXP_OP.OP/i_ccm_ln2/g_tables[0].i_addsub/dsp.two.dsp48e1_add_hi/DSP\ : STD_LOGIC;
  signal \n_74_EXP_OP.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.two.dsp48e1_add_hi/DSP\ : STD_LOGIC;
  signal \n_74_EXP_OP.OP/i_ccm_recip_ln2/g_tables[0].i_addsub/dsp.one.dsp48e1_add/DSP\ : STD_LOGIC;
  signal \n_74_EXP_OP.OP/i_ccm_recip_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/DSP\ : STD_LOGIC;
  signal \n_74_EXP_OP.OP/i_ccm_recip_ln2/g_tables[2].i_addsub/dsp.one.dsp48e1_add/DSP\ : STD_LOGIC;
  signal \n_75_EXP_OP.OP/i_calculate_Xf/dsp.two.dsp48e1_add_hi/DSP\ : STD_LOGIC;
  signal \n_75_EXP_OP.OP/i_ccm_ln2/g_tables[0].i_addsub/dsp.two.dsp48e1_add_hi/DSP\ : STD_LOGIC;
  signal \n_75_EXP_OP.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.two.dsp48e1_add_hi/DSP\ : STD_LOGIC;
  signal \n_75_EXP_OP.OP/i_ccm_recip_ln2/g_tables[0].i_addsub/dsp.one.dsp48e1_add/DSP\ : STD_LOGIC;
  signal \n_75_EXP_OP.OP/i_ccm_recip_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/DSP\ : STD_LOGIC;
  signal \n_75_EXP_OP.OP/i_ccm_recip_ln2/g_tables[2].i_addsub/dsp.one.dsp48e1_add/DSP\ : STD_LOGIC;
  signal \n_76_EXP_OP.OP/i_calculate_Xf/dsp.two.dsp48e1_add_hi/DSP\ : STD_LOGIC;
  signal \n_76_EXP_OP.OP/i_ccm_ln2/g_tables[0].i_addsub/dsp.two.dsp48e1_add_hi/DSP\ : STD_LOGIC;
  signal \n_76_EXP_OP.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.two.dsp48e1_add_hi/DSP\ : STD_LOGIC;
  signal \n_76_EXP_OP.OP/i_ccm_recip_ln2/g_tables[0].i_addsub/dsp.one.dsp48e1_add/DSP\ : STD_LOGIC;
  signal \n_76_EXP_OP.OP/i_ccm_recip_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/DSP\ : STD_LOGIC;
  signal \n_76_EXP_OP.OP/i_ccm_recip_ln2/g_tables[2].i_addsub/dsp.one.dsp48e1_add/DSP\ : STD_LOGIC;
  signal \n_77_EXP_OP.OP/i_calculate_Xf/dsp.two.dsp48e1_add_hi/DSP\ : STD_LOGIC;
  signal \n_77_EXP_OP.OP/i_ccm_ln2/g_tables[0].i_addsub/dsp.two.dsp48e1_add_hi/DSP\ : STD_LOGIC;
  signal \n_77_EXP_OP.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.two.dsp48e1_add_hi/DSP\ : STD_LOGIC;
  signal \n_77_EXP_OP.OP/i_ccm_recip_ln2/g_tables[0].i_addsub/dsp.one.dsp48e1_add/DSP\ : STD_LOGIC;
  signal \n_77_EXP_OP.OP/i_ccm_recip_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/DSP\ : STD_LOGIC;
  signal \n_77_EXP_OP.OP/i_ccm_recip_ln2/g_tables[2].i_addsub/dsp.one.dsp48e1_add/DSP\ : STD_LOGIC;
  signal \n_78_EXP_OP.OP/i_calculate_Xf/dsp.two.dsp48e1_add_hi/DSP\ : STD_LOGIC;
  signal \n_78_EXP_OP.OP/i_ccm_ln2/g_tables[0].i_addsub/dsp.two.dsp48e1_add_hi/DSP\ : STD_LOGIC;
  signal \n_78_EXP_OP.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.two.dsp48e1_add_hi/DSP\ : STD_LOGIC;
  signal \n_78_EXP_OP.OP/i_ccm_recip_ln2/g_tables[0].i_addsub/dsp.one.dsp48e1_add/DSP\ : STD_LOGIC;
  signal \n_78_EXP_OP.OP/i_ccm_recip_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/DSP\ : STD_LOGIC;
  signal \n_78_EXP_OP.OP/i_ccm_recip_ln2/g_tables[2].i_addsub/dsp.one.dsp48e1_add/DSP\ : STD_LOGIC;
  signal \n_79_EXP_OP.OP/i_calculate_Xf/dsp.two.dsp48e1_add_hi/DSP\ : STD_LOGIC;
  signal \n_79_EXP_OP.OP/i_ccm_ln2/g_tables[0].i_addsub/dsp.two.dsp48e1_add_hi/DSP\ : STD_LOGIC;
  signal \n_79_EXP_OP.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.two.dsp48e1_add_hi/DSP\ : STD_LOGIC;
  signal \n_79_EXP_OP.OP/i_ccm_recip_ln2/g_tables[0].i_addsub/dsp.one.dsp48e1_add/DSP\ : STD_LOGIC;
  signal \n_79_EXP_OP.OP/i_ccm_recip_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/DSP\ : STD_LOGIC;
  signal \n_79_EXP_OP.OP/i_ccm_recip_ln2/g_tables[2].i_addsub/dsp.one.dsp48e1_add/DSP\ : STD_LOGIC;
  signal \n_7_EXP_OP.OP/g_Fr_other.i_calculate_e2zm1/dsp.one.dsp48e1_add/DSP\ : STD_LOGIC;
  signal \n_7_EXP_OP.OP/i_calculate_Xf/dsp.two.dsp48e1_add_hi/DSP\ : STD_LOGIC;
  signal \n_7_EXP_OP.OP/i_calculate_Xf/dsp.two.dsp48e1_add_lo/DSP\ : STD_LOGIC;
  signal \n_7_EXP_OP.OP/i_ccm_ln2/g_tables[0].i_addsub/dsp.two.dsp48e1_add_hi/DSP\ : STD_LOGIC;
  signal \n_7_EXP_OP.OP/i_ccm_ln2/g_tables[0].i_addsub/dsp.two.dsp48e1_add_lo/DSP\ : STD_LOGIC;
  signal \n_7_EXP_OP.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.two.dsp48e1_add_hi/DSP\ : STD_LOGIC;
  signal \n_7_EXP_OP.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.two.dsp48e1_add_lo/DSP\ : STD_LOGIC;
  signal \n_7_EXP_OP.OP/i_ccm_recip_ln2/g_tables[0].i_addsub/dsp.one.dsp48e1_add/DSP\ : STD_LOGIC;
  signal \n_7_EXP_OP.OP/i_ccm_recip_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/DSP\ : STD_LOGIC;
  signal \n_7_EXP_OP.OP/i_ccm_recip_ln2/g_tables[2].i_addsub/dsp.one.dsp48e1_add/DSP\ : STD_LOGIC;
  signal \n_7_EXP_OP.OP/i_renorm_and_round/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/DSP\ : STD_LOGIC;
  signal \n_80_EXP_OP.OP/i_calculate_Xf/dsp.two.dsp48e1_add_hi/DSP\ : STD_LOGIC;
  signal \n_80_EXP_OP.OP/i_ccm_ln2/g_tables[0].i_addsub/dsp.two.dsp48e1_add_hi/DSP\ : STD_LOGIC;
  signal \n_80_EXP_OP.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.two.dsp48e1_add_hi/DSP\ : STD_LOGIC;
  signal \n_80_EXP_OP.OP/i_ccm_recip_ln2/g_tables[0].i_addsub/dsp.one.dsp48e1_add/DSP\ : STD_LOGIC;
  signal \n_80_EXP_OP.OP/i_ccm_recip_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/DSP\ : STD_LOGIC;
  signal \n_80_EXP_OP.OP/i_ccm_recip_ln2/g_tables[2].i_addsub/dsp.one.dsp48e1_add/DSP\ : STD_LOGIC;
  signal \n_81_EXP_OP.OP/i_calculate_Xf/dsp.two.dsp48e1_add_hi/DSP\ : STD_LOGIC;
  signal \n_81_EXP_OP.OP/i_ccm_ln2/g_tables[0].i_addsub/dsp.two.dsp48e1_add_hi/DSP\ : STD_LOGIC;
  signal \n_81_EXP_OP.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.two.dsp48e1_add_hi/DSP\ : STD_LOGIC;
  signal \n_81_EXP_OP.OP/i_ccm_recip_ln2/g_tables[0].i_addsub/dsp.one.dsp48e1_add/DSP\ : STD_LOGIC;
  signal \n_81_EXP_OP.OP/i_ccm_recip_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/DSP\ : STD_LOGIC;
  signal \n_81_EXP_OP.OP/i_ccm_recip_ln2/g_tables[2].i_addsub/dsp.one.dsp48e1_add/DSP\ : STD_LOGIC;
  signal \n_82_EXP_OP.OP/i_calculate_Xf/dsp.two.dsp48e1_add_hi/DSP\ : STD_LOGIC;
  signal \n_82_EXP_OP.OP/i_ccm_ln2/g_tables[0].i_addsub/dsp.two.dsp48e1_add_hi/DSP\ : STD_LOGIC;
  signal \n_82_EXP_OP.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.two.dsp48e1_add_hi/DSP\ : STD_LOGIC;
  signal \n_82_EXP_OP.OP/i_ccm_recip_ln2/g_tables[0].i_addsub/dsp.one.dsp48e1_add/DSP\ : STD_LOGIC;
  signal \n_82_EXP_OP.OP/i_ccm_recip_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/DSP\ : STD_LOGIC;
  signal \n_82_EXP_OP.OP/i_ccm_recip_ln2/g_tables[2].i_addsub/dsp.one.dsp48e1_add/DSP\ : STD_LOGIC;
  signal \n_83_EXP_OP.OP/i_calculate_Xf/dsp.two.dsp48e1_add_hi/DSP\ : STD_LOGIC;
  signal \n_83_EXP_OP.OP/i_ccm_ln2/g_tables[0].i_addsub/dsp.two.dsp48e1_add_hi/DSP\ : STD_LOGIC;
  signal \n_83_EXP_OP.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.two.dsp48e1_add_hi/DSP\ : STD_LOGIC;
  signal \n_83_EXP_OP.OP/i_ccm_recip_ln2/g_tables[0].i_addsub/dsp.one.dsp48e1_add/DSP\ : STD_LOGIC;
  signal \n_83_EXP_OP.OP/i_ccm_recip_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/DSP\ : STD_LOGIC;
  signal \n_83_EXP_OP.OP/i_ccm_recip_ln2/g_tables[2].i_addsub/dsp.one.dsp48e1_add/DSP\ : STD_LOGIC;
  signal \n_84_EXP_OP.OP/i_calculate_Xf/dsp.two.dsp48e1_add_hi/DSP\ : STD_LOGIC;
  signal \n_84_EXP_OP.OP/i_ccm_recip_ln2/g_tables[0].i_addsub/dsp.one.dsp48e1_add/DSP\ : STD_LOGIC;
  signal \n_84_EXP_OP.OP/i_ccm_recip_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/DSP\ : STD_LOGIC;
  signal \n_84_EXP_OP.OP/i_ccm_recip_ln2/g_tables[2].i_addsub/dsp.one.dsp48e1_add/DSP\ : STD_LOGIC;
  signal \n_85_EXP_OP.OP/i_calculate_Xf/dsp.two.dsp48e1_add_hi/DSP\ : STD_LOGIC;
  signal \n_85_EXP_OP.OP/i_ccm_recip_ln2/g_tables[0].i_addsub/dsp.one.dsp48e1_add/DSP\ : STD_LOGIC;
  signal \n_85_EXP_OP.OP/i_ccm_recip_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/DSP\ : STD_LOGIC;
  signal \n_85_EXP_OP.OP/i_ccm_recip_ln2/g_tables[2].i_addsub/dsp.one.dsp48e1_add/DSP\ : STD_LOGIC;
  signal \n_86_EXP_OP.OP/i_calculate_Xf/dsp.two.dsp48e1_add_hi/DSP\ : STD_LOGIC;
  signal \n_86_EXP_OP.OP/i_ccm_recip_ln2/g_tables[0].i_addsub/dsp.one.dsp48e1_add/DSP\ : STD_LOGIC;
  signal \n_86_EXP_OP.OP/i_ccm_recip_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/DSP\ : STD_LOGIC;
  signal \n_86_EXP_OP.OP/i_ccm_recip_ln2/g_tables[2].i_addsub/dsp.one.dsp48e1_add/DSP\ : STD_LOGIC;
  signal \n_87_EXP_OP.OP/i_calculate_Xf/dsp.two.dsp48e1_add_hi/DSP\ : STD_LOGIC;
  signal \n_87_EXP_OP.OP/i_ccm_recip_ln2/g_tables[0].i_addsub/dsp.one.dsp48e1_add/DSP\ : STD_LOGIC;
  signal \n_87_EXP_OP.OP/i_ccm_recip_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/DSP\ : STD_LOGIC;
  signal \n_87_EXP_OP.OP/i_ccm_recip_ln2/g_tables[2].i_addsub/dsp.one.dsp48e1_add/DSP\ : STD_LOGIC;
  signal \n_88_EXP_OP.OP/i_calculate_Xf/dsp.two.dsp48e1_add_hi/DSP\ : STD_LOGIC;
  signal \n_88_EXP_OP.OP/i_ccm_recip_ln2/g_tables[0].i_addsub/dsp.one.dsp48e1_add/DSP\ : STD_LOGIC;
  signal \n_88_EXP_OP.OP/i_ccm_recip_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/DSP\ : STD_LOGIC;
  signal \n_88_EXP_OP.OP/i_ccm_recip_ln2/g_tables[2].i_addsub/dsp.one.dsp48e1_add/DSP\ : STD_LOGIC;
  signal \n_89_EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1\ : STD_LOGIC;
  signal \n_89_EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1\ : STD_LOGIC;
  signal \n_89_EXP_OP.OP/i_calculate_Xf/dsp.two.dsp48e1_add_hi/DSP\ : STD_LOGIC;
  signal \n_89_EXP_OP.OP/i_ccm_recip_ln2/g_tables[0].i_addsub/dsp.one.dsp48e1_add/DSP\ : STD_LOGIC;
  signal \n_89_EXP_OP.OP/i_ccm_recip_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/DSP\ : STD_LOGIC;
  signal \n_89_EXP_OP.OP/i_ccm_recip_ln2/g_tables[2].i_addsub/dsp.one.dsp48e1_add/DSP\ : STD_LOGIC;
  signal \n_8_EXP_OP.OP/g_Fr_other.i_calculate_e2zm1/dsp.one.dsp48e1_add/DSP\ : STD_LOGIC;
  signal \n_8_EXP_OP.OP/i_calculate_Xf/dsp.two.dsp48e1_add_hi/DSP\ : STD_LOGIC;
  signal \n_8_EXP_OP.OP/i_calculate_Xf/dsp.two.dsp48e1_add_lo/DSP\ : STD_LOGIC;
  signal \n_8_EXP_OP.OP/i_ccm_ln2/g_tables[0].i_addsub/dsp.two.dsp48e1_add_hi/DSP\ : STD_LOGIC;
  signal \n_8_EXP_OP.OP/i_ccm_ln2/g_tables[0].i_addsub/dsp.two.dsp48e1_add_lo/DSP\ : STD_LOGIC;
  signal \n_8_EXP_OP.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.two.dsp48e1_add_hi/DSP\ : STD_LOGIC;
  signal \n_8_EXP_OP.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.two.dsp48e1_add_lo/DSP\ : STD_LOGIC;
  signal \n_8_EXP_OP.OP/i_ccm_recip_ln2/g_tables[0].i_addsub/dsp.one.dsp48e1_add/DSP\ : STD_LOGIC;
  signal \n_8_EXP_OP.OP/i_ccm_recip_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/DSP\ : STD_LOGIC;
  signal \n_8_EXP_OP.OP/i_ccm_recip_ln2/g_tables[2].i_addsub/dsp.one.dsp48e1_add/DSP\ : STD_LOGIC;
  signal \n_8_EXP_OP.OP/i_renorm_and_round/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/DSP\ : STD_LOGIC;
  signal \n_90_EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1\ : STD_LOGIC;
  signal \n_90_EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1\ : STD_LOGIC;
  signal \n_90_EXP_OP.OP/i_calculate_Xf/dsp.two.dsp48e1_add_hi/DSP\ : STD_LOGIC;
  signal \n_90_EXP_OP.OP/i_ccm_recip_ln2/g_tables[0].i_addsub/dsp.one.dsp48e1_add/DSP\ : STD_LOGIC;
  signal \n_90_EXP_OP.OP/i_ccm_recip_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/DSP\ : STD_LOGIC;
  signal \n_90_EXP_OP.OP/i_ccm_recip_ln2/g_tables[2].i_addsub/dsp.one.dsp48e1_add/DSP\ : STD_LOGIC;
  signal \n_91_EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1\ : STD_LOGIC;
  signal \n_91_EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1\ : STD_LOGIC;
  signal \n_91_EXP_OP.OP/i_calculate_Xf/dsp.two.dsp48e1_add_hi/DSP\ : STD_LOGIC;
  signal \n_92_EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1\ : STD_LOGIC;
  signal \n_92_EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1\ : STD_LOGIC;
  signal \n_92_EXP_OP.OP/i_calculate_Xf/dsp.two.dsp48e1_add_hi/DSP\ : STD_LOGIC;
  signal \n_93_EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1\ : STD_LOGIC;
  signal \n_93_EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1\ : STD_LOGIC;
  signal \n_93_EXP_OP.OP/i_calculate_Xf/dsp.two.dsp48e1_add_hi/DSP\ : STD_LOGIC;
  signal \n_94_EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1\ : STD_LOGIC;
  signal \n_94_EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1\ : STD_LOGIC;
  signal \n_94_EXP_OP.OP/i_calculate_Xf/dsp.two.dsp48e1_add_hi/DSP\ : STD_LOGIC;
  signal \n_95_EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1\ : STD_LOGIC;
  signal \n_95_EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1\ : STD_LOGIC;
  signal \n_95_EXP_OP.OP/i_calculate_Xf/dsp.two.dsp48e1_add_hi/DSP\ : STD_LOGIC;
  signal \n_96_EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1\ : STD_LOGIC;
  signal \n_96_EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1\ : STD_LOGIC;
  signal \n_96_EXP_OP.OP/i_calculate_Xf/dsp.two.dsp48e1_add_hi/DSP\ : STD_LOGIC;
  signal \n_97_EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1\ : STD_LOGIC;
  signal \n_97_EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1\ : STD_LOGIC;
  signal \n_97_EXP_OP.OP/i_calculate_Xf/dsp.two.dsp48e1_add_hi/DSP\ : STD_LOGIC;
  signal \n_97_EXP_OP.OP/i_calculate_Xf/dsp.two.dsp48e1_add_lo/DSP\ : STD_LOGIC;
  signal \n_98_EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1\ : STD_LOGIC;
  signal \n_98_EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1\ : STD_LOGIC;
  signal \n_98_EXP_OP.OP/i_calculate_Xf/dsp.two.dsp48e1_add_lo/DSP\ : STD_LOGIC;
  signal \n_99_EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1\ : STD_LOGIC;
  signal \n_99_EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1\ : STD_LOGIC;
  signal \n_99_EXP_OP.OP/i_calculate_Xf/dsp.two.dsp48e1_add_lo/DSP\ : STD_LOGIC;
  signal \n_9_EXP_OP.OP/g_Fr_other.i_calculate_e2zm1/dsp.one.dsp48e1_add/DSP\ : STD_LOGIC;
  signal \n_9_EXP_OP.OP/i_calculate_Xf/dsp.two.dsp48e1_add_hi/DSP\ : STD_LOGIC;
  signal \n_9_EXP_OP.OP/i_calculate_Xf/dsp.two.dsp48e1_add_lo/DSP\ : STD_LOGIC;
  signal \n_9_EXP_OP.OP/i_ccm_ln2/g_tables[0].i_addsub/dsp.two.dsp48e1_add_hi/DSP\ : STD_LOGIC;
  signal \n_9_EXP_OP.OP/i_ccm_ln2/g_tables[0].i_addsub/dsp.two.dsp48e1_add_lo/DSP\ : STD_LOGIC;
  signal \n_9_EXP_OP.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.two.dsp48e1_add_hi/DSP\ : STD_LOGIC;
  signal \n_9_EXP_OP.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.two.dsp48e1_add_lo/DSP\ : STD_LOGIC;
  signal \n_9_EXP_OP.OP/i_ccm_recip_ln2/g_tables[0].i_addsub/dsp.one.dsp48e1_add/DSP\ : STD_LOGIC;
  signal \n_9_EXP_OP.OP/i_ccm_recip_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/DSP\ : STD_LOGIC;
  signal \n_9_EXP_OP.OP/i_ccm_recip_ln2/g_tables[2].i_addsub/dsp.one.dsp48e1_add/DSP\ : STD_LOGIC;
  signal \n_9_EXP_OP.OP/i_renorm_and_round/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/DSP\ : STD_LOGIC;
  signal \NLW_EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1_CARRYCASCOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1_MULTSIGNOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1_OVERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1_PATTERNBDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1_PATTERNDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1_UNDERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1_BCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal \NLW_EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1_CARRYOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1_P_UNCONNECTED\ : STD_LOGIC_VECTOR ( 47 downto 17 );
  signal \NLW_EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1_CARRYCASCOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1_MULTSIGNOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1_OVERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1_PATTERNBDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1_PATTERNDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1_UNDERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1_ACOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal \NLW_EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1_BCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal \NLW_EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1_CARRYOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1_P_UNCONNECTED\ : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal \NLW_EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[2].use_dsp.use_dsp48e1.iDSP48E1_CARRYCASCOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[2].use_dsp.use_dsp48e1.iDSP48E1_MULTSIGNOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[2].use_dsp.use_dsp48e1.iDSP48E1_OVERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[2].use_dsp.use_dsp48e1.iDSP48E1_PATTERNBDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[2].use_dsp.use_dsp48e1.iDSP48E1_PATTERNDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[2].use_dsp.use_dsp48e1.iDSP48E1_UNDERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[2].use_dsp.use_dsp48e1.iDSP48E1_ACOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal \NLW_EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[2].use_dsp.use_dsp48e1.iDSP48E1_CARRYOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[2].use_dsp.use_dsp48e1.iDSP48E1_P_UNCONNECTED\ : STD_LOGIC_VECTOR ( 47 downto 17 );
  signal \NLW_EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1_CARRYCASCOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1_MULTSIGNOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1_OVERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1_PATTERNBDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1_PATTERNDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1_UNDERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1_ACOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal \NLW_EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1_CARRYOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1_P_UNCONNECTED\ : STD_LOGIC_VECTOR ( 47 downto 17 );
  signal \NLW_EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1_CARRYCASCOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1_MULTSIGNOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1_OVERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1_PATTERNBDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1_PATTERNDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1_UNDERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1_ACOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal \NLW_EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1_BCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal \NLW_EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1_CARRYOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1_P_UNCONNECTED\ : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal \NLW_EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[1].bppDSP48[2].use_dsp.use_dsp48e1.iDSP48E1_CARRYCASCOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[1].bppDSP48[2].use_dsp.use_dsp48e1.iDSP48E1_MULTSIGNOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[1].bppDSP48[2].use_dsp.use_dsp48e1.iDSP48E1_OVERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[1].bppDSP48[2].use_dsp.use_dsp48e1.iDSP48E1_PATTERNBDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[1].bppDSP48[2].use_dsp.use_dsp48e1.iDSP48E1_PATTERNDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[1].bppDSP48[2].use_dsp.use_dsp48e1.iDSP48E1_UNDERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[1].bppDSP48[2].use_dsp.use_dsp48e1.iDSP48E1_ACOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal \NLW_EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[1].bppDSP48[2].use_dsp.use_dsp48e1.iDSP48E1_BCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal \NLW_EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[1].bppDSP48[2].use_dsp.use_dsp48e1.iDSP48E1_CARRYOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[1].bppDSP48[2].use_dsp.use_dsp48e1.iDSP48E1_P_UNCONNECTED\ : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal \NLW_EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[2].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1_CARRYCASCOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[2].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1_MULTSIGNOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[2].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1_OVERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[2].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1_PATTERNBDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[2].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1_PATTERNDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[2].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1_UNDERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[2].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1_ACOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal \NLW_EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[2].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1_BCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal \NLW_EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[2].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1_CARRYOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[2].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1_P_UNCONNECTED\ : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal \NLW_EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[2].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1_CARRYCASCOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[2].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1_MULTSIGNOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[2].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1_OVERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[2].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1_PATTERNBDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[2].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1_PATTERNDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[2].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1_UNDERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[2].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1_BCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal \NLW_EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[2].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1_CARRYOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[2].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1_P_UNCONNECTED\ : STD_LOGIC_VECTOR ( 47 downto 17 );
  signal \NLW_EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[2].bppDSP48[2].use_dsp.use_dsp48e1.iDSP48E1_CARRYCASCOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[2].bppDSP48[2].use_dsp.use_dsp48e1.iDSP48E1_MULTSIGNOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[2].bppDSP48[2].use_dsp.use_dsp48e1.iDSP48E1_OVERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[2].bppDSP48[2].use_dsp.use_dsp48e1.iDSP48E1_PATTERNBDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[2].bppDSP48[2].use_dsp.use_dsp48e1.iDSP48E1_PATTERNDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[2].bppDSP48[2].use_dsp.use_dsp48e1.iDSP48E1_UNDERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[2].bppDSP48[2].use_dsp.use_dsp48e1.iDSP48E1_ACOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal \NLW_EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[2].bppDSP48[2].use_dsp.use_dsp48e1.iDSP48E1_BCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal \NLW_EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[2].bppDSP48[2].use_dsp.use_dsp48e1.iDSP48E1_CARRYOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[2].bppDSP48[2].use_dsp.use_dsp48e1.iDSP48E1_P_UNCONNECTED\ : STD_LOGIC_VECTOR ( 47 downto 43 );
  signal \NLW_EXP_OP.OP/g_Fr_other.i_calculate_e2zm1/dsp.one.dsp48e1_add/DSP_MULTSIGNOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_EXP_OP.OP/g_Fr_other.i_calculate_e2zm1/dsp.one.dsp48e1_add/DSP_OVERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_EXP_OP.OP/g_Fr_other.i_calculate_e2zm1/dsp.one.dsp48e1_add/DSP_PATTERNBDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_EXP_OP.OP/g_Fr_other.i_calculate_e2zm1/dsp.one.dsp48e1_add/DSP_UNDERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_EXP_OP.OP/i_Xi_gt_bias_sub1/C_CHAIN/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_EXP_OP.OP/i_Xi_gt_bias_sub1/C_CHAIN/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_EXP_OP.OP/i_Xi_gt_bias_sub1/C_CHAIN/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_EXP_OP.OP/i_Xi_gt_bias_sub1/C_CHAIN/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4_DI_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_EXP_OP.OP/i_Xi_gt_bias_sub1/C_CHAIN/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_EXP_OP.OP/i_Xi_gt_bias_sub1/C_CHAIN/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4_S_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_EXP_OP.OP/i_calculate_Xf/dsp.two.dsp48e1_add_hi/DSP_MULTSIGNOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_EXP_OP.OP/i_calculate_Xf/dsp.two.dsp48e1_add_hi/DSP_OVERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_EXP_OP.OP/i_calculate_Xf/dsp.two.dsp48e1_add_hi/DSP_PATTERNBDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_EXP_OP.OP/i_calculate_Xf/dsp.two.dsp48e1_add_hi/DSP_UNDERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_EXP_OP.OP/i_calculate_Xf/dsp.two.dsp48e1_add_lo/DSP_MULTSIGNOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_EXP_OP.OP/i_calculate_Xf/dsp.two.dsp48e1_add_lo/DSP_OVERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_EXP_OP.OP/i_calculate_Xf/dsp.two.dsp48e1_add_lo/DSP_PATTERNBDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_EXP_OP.OP/i_calculate_Xf/dsp.two.dsp48e1_add_lo/DSP_UNDERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_EXP_OP.OP/i_ccm_ln2/g_tables[0].i_addsub/dsp.two.dsp48e1_add_hi/DSP_MULTSIGNOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_EXP_OP.OP/i_ccm_ln2/g_tables[0].i_addsub/dsp.two.dsp48e1_add_hi/DSP_OVERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_EXP_OP.OP/i_ccm_ln2/g_tables[0].i_addsub/dsp.two.dsp48e1_add_hi/DSP_PATTERNBDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_EXP_OP.OP/i_ccm_ln2/g_tables[0].i_addsub/dsp.two.dsp48e1_add_hi/DSP_UNDERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_EXP_OP.OP/i_ccm_ln2/g_tables[0].i_addsub/dsp.two.dsp48e1_add_lo/DSP_MULTSIGNOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_EXP_OP.OP/i_ccm_ln2/g_tables[0].i_addsub/dsp.two.dsp48e1_add_lo/DSP_OVERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_EXP_OP.OP/i_ccm_ln2/g_tables[0].i_addsub/dsp.two.dsp48e1_add_lo/DSP_PATTERNBDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_EXP_OP.OP/i_ccm_ln2/g_tables[0].i_addsub/dsp.two.dsp48e1_add_lo/DSP_UNDERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_EXP_OP.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.two.dsp48e1_add_hi/DSP_MULTSIGNOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_EXP_OP.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.two.dsp48e1_add_hi/DSP_OVERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_EXP_OP.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.two.dsp48e1_add_hi/DSP_PATTERNBDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_EXP_OP.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.two.dsp48e1_add_hi/DSP_UNDERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_EXP_OP.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.two.dsp48e1_add_lo/DSP_MULTSIGNOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_EXP_OP.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.two.dsp48e1_add_lo/DSP_OVERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_EXP_OP.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.two.dsp48e1_add_lo/DSP_PATTERNBDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_EXP_OP.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.two.dsp48e1_add_lo/DSP_UNDERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_EXP_OP.OP/i_ccm_recip_ln2/g_tables[0].i_addsub/dsp.one.dsp48e1_add/DSP_MULTSIGNOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_EXP_OP.OP/i_ccm_recip_ln2/g_tables[0].i_addsub/dsp.one.dsp48e1_add/DSP_OVERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_EXP_OP.OP/i_ccm_recip_ln2/g_tables[0].i_addsub/dsp.one.dsp48e1_add/DSP_PATTERNBDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_EXP_OP.OP/i_ccm_recip_ln2/g_tables[0].i_addsub/dsp.one.dsp48e1_add/DSP_UNDERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_EXP_OP.OP/i_ccm_recip_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/DSP_MULTSIGNOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_EXP_OP.OP/i_ccm_recip_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/DSP_OVERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_EXP_OP.OP/i_ccm_recip_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/DSP_PATTERNBDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_EXP_OP.OP/i_ccm_recip_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/DSP_UNDERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_EXP_OP.OP/i_ccm_recip_ln2/g_tables[2].i_addsub/dsp.one.dsp48e1_add/DSP_MULTSIGNOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_EXP_OP.OP/i_ccm_recip_ln2/g_tables[2].i_addsub/dsp.one.dsp48e1_add/DSP_OVERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_EXP_OP.OP/i_ccm_recip_ln2/g_tables[2].i_addsub/dsp.one.dsp48e1_add/DSP_PATTERNBDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_EXP_OP.OP/i_ccm_recip_ln2/g_tables[2].i_addsub/dsp.one.dsp48e1_add/DSP_UNDERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_EXP_OP.OP/i_renorm_and_round/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/DSP_MULTSIGNOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_EXP_OP.OP/i_renorm_and_round/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/DSP_OVERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_EXP_OP.OP/i_renorm_and_round/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/DSP_PATTERNBDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_EXP_OP.OP/i_renorm_and_round/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/DSP_UNDERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_EXP_OP.OP/i_renorm_and_round/DSP48_E1.DSP_LOGIC_ADDERS.RND_0/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_EXP_OP.OP/i_renorm_and_round/DSP48_E1.DSP_LOGIC_ADDERS.RND_0/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4_DI_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_EXP_OP.OP/i_renorm_and_round/DSP48_E1.DSP_LOGIC_ADDERS.RND_0/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 to 2 );
  signal \NLW_EXP_OP.OP/i_renorm_and_round/DSP48_E1.DSP_LOGIC_ADDERS.RND_1/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_EXP_OP.OP/i_renorm_and_round/DSP48_E1.DSP_LOGIC_ADDERS.RND_1/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4_DI_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_EXP_OP.OP/i_renorm_and_round/DSP48_E1.DSP_LOGIC_ADDERS.RND_1/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 to 2 );
  signal \NLW_EXP_OP.OP/i_renorm_and_round/RND_BIT_GEN/NORM_1_OR_0.STRUCT_REQ.GENERAL.RND1/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_EXP_OP.OP/i_renorm_and_round/RND_BIT_GEN/NORM_1_OR_0.STRUCT_REQ.GENERAL.RND1/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4_DI_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_EXP_OP.OP/i_renorm_and_round/RND_BIT_GEN/NORM_1_OR_0.STRUCT_REQ.GENERAL.RND1/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_EXP_OP.OP/i_renorm_and_round/RND_BIT_GEN/NORM_1_OR_0.STRUCT_REQ.GENERAL.RND1/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4_S_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_EXP_OP.OP/i_res_exp/fabric.use_unisims.gen_addsub[0].i0.cymux0_CARRY4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_EXP_OP.OP/i_res_exp/fabric.use_unisims.gen_addsub[7].cymux_CARRY4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_EXP_OP.OP/i_res_exp/fabric.use_unisims.gen_addsub[7].cymux_CARRY4_DI_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_EXP_OP.OP/i_shift_to_fixed/ALIGN_Z_D/EQ_ZERO/CARRY_ZERO_DET/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_EXP_OP.OP/i_shift_to_fixed/ALIGN_Z_D/EQ_ZERO/CARRY_ZERO_DET/CHAIN_GEN[12].C_MUX.CARRY_MUX_CARRY4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_EXP_OP.OP/i_shift_to_fixed/ALIGN_Z_D/EQ_ZERO/CARRY_ZERO_DET/CHAIN_GEN[12].C_MUX.CARRY_MUX_CARRY4_DI_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_EXP_OP.OP/i_shift_to_fixed/ALIGN_Z_D/EQ_ZERO/CARRY_ZERO_DET/CHAIN_GEN[12].C_MUX.CARRY_MUX_CARRY4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_EXP_OP.OP/i_shift_to_fixed/ALIGN_Z_D/EQ_ZERO/CARRY_ZERO_DET/CHAIN_GEN[12].C_MUX.CARRY_MUX_CARRY4_S_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_EXP_OP.OP/i_shift_to_fixed/ALIGN_Z_D/EQ_ZERO/CARRY_ZERO_DET/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_EXP_OP.OP/i_shift_to_fixed/ALIGN_Z_D/EQ_ZERO/CARRY_ZERO_DET/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_EXP_OP.OP/i_shift_to_fixed/ROUND/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_EXP_OP.OP/i_shift_to_fixed/ROUND/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_EXP_OP.OP/i_shift_to_fixed/ROUND/CHAIN_GEN[12].C_MUX.CARRY_MUX_CARRY4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_EXP_OP.OP/i_shift_to_fixed/ROUND/CHAIN_GEN[12].C_MUX.CARRY_MUX_CARRY4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_EXP_OP.OP/i_shift_to_fixed/ROUND/CHAIN_GEN[16].C_MUX.CARRY_MUX_CARRY4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_EXP_OP.OP/i_shift_to_fixed/ROUND/CHAIN_GEN[16].C_MUX.CARRY_MUX_CARRY4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_EXP_OP.OP/i_shift_to_fixed/ROUND/CHAIN_GEN[20].C_MUX.CARRY_MUX_CARRY4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_EXP_OP.OP/i_shift_to_fixed/ROUND/CHAIN_GEN[20].C_MUX.CARRY_MUX_CARRY4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_EXP_OP.OP/i_shift_to_fixed/ROUND/CHAIN_GEN[24].C_MUX.CARRY_MUX_CARRY4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_EXP_OP.OP/i_shift_to_fixed/ROUND/CHAIN_GEN[24].C_MUX.CARRY_MUX_CARRY4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_EXP_OP.OP/i_shift_to_fixed/ROUND/CHAIN_GEN[28].C_MUX.CARRY_MUX_CARRY4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_EXP_OP.OP/i_shift_to_fixed/ROUND/CHAIN_GEN[28].C_MUX.CARRY_MUX_CARRY4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_EXP_OP.OP/i_shift_to_fixed/ROUND/CHAIN_GEN[32].C_MUX.CARRY_MUX_CARRY4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_EXP_OP.OP/i_shift_to_fixed/ROUND/CHAIN_GEN[32].C_MUX.CARRY_MUX_CARRY4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_EXP_OP.OP/i_shift_to_fixed/ROUND/CHAIN_GEN[36].C_MUX.CARRY_MUX_CARRY4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_EXP_OP.OP/i_shift_to_fixed/ROUND/CHAIN_GEN[36].C_MUX.CARRY_MUX_CARRY4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_EXP_OP.OP/i_shift_to_fixed/ROUND/CHAIN_GEN[40].C_MUX.CARRY_MUX_CARRY4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_EXP_OP.OP/i_shift_to_fixed/ROUND/CHAIN_GEN[40].C_MUX.CARRY_MUX_CARRY4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_EXP_OP.OP/i_shift_to_fixed/ROUND/CHAIN_GEN[44].C_MUX.CARRY_MUX_CARRY4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_EXP_OP.OP/i_shift_to_fixed/ROUND/CHAIN_GEN[44].C_MUX.CARRY_MUX_CARRY4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_EXP_OP.OP/i_shift_to_fixed/ROUND/CHAIN_GEN[48].C_MUX.CARRY_MUX_CARRY4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_EXP_OP.OP/i_shift_to_fixed/ROUND/CHAIN_GEN[48].C_MUX.CARRY_MUX_CARRY4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_EXP_OP.OP/i_shift_to_fixed/ROUND/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_EXP_OP.OP/i_shift_to_fixed/ROUND/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_EXP_OP.OP/i_shift_to_fixed/ROUND/CHAIN_GEN[52].C_MUX.CARRY_MUX_CARRY4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_EXP_OP.OP/i_shift_to_fixed/ROUND/CHAIN_GEN[52].C_MUX.CARRY_MUX_CARRY4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_EXP_OP.OP/i_shift_to_fixed/ROUND/CHAIN_GEN[56].C_MUX.CARRY_MUX_CARRY4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_EXP_OP.OP/i_shift_to_fixed/ROUND/CHAIN_GEN[56].C_MUX.CARRY_MUX_CARRY4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_EXP_OP.OP/i_shift_to_fixed/ROUND/CHAIN_GEN[60].C_MUX.CARRY_MUX_CARRY4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_EXP_OP.OP/i_shift_to_fixed/ROUND/CHAIN_GEN[60].C_MUX.CARRY_MUX_CARRY4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_EXP_OP.OP/i_shift_to_fixed/ROUND/CHAIN_GEN[64].C_MUX.CARRY_MUX_CARRY4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_EXP_OP.OP/i_shift_to_fixed/ROUND/CHAIN_GEN[64].C_MUX.CARRY_MUX_CARRY4_DI_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_EXP_OP.OP/i_shift_to_fixed/ROUND/CHAIN_GEN[64].C_MUX.CARRY_MUX_CARRY4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_EXP_OP.OP/i_shift_to_fixed/ROUND/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_EXP_OP.OP/i_shift_to_fixed/ROUND/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_EXP_OP.OP/i_special_detect/range_overflow_detect/C_CHAIN/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_EXP_OP.OP/i_special_detect/range_overflow_detect/C_CHAIN/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_EXP_OP.OP/i_special_detect/range_overflow_detect/C_CHAIN/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_EXP_OP.OP/i_special_detect/range_overflow_detect/C_CHAIN/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4_DI_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_EXP_OP.OP/i_special_detect/range_overflow_detect/C_CHAIN/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_EXP_OP.OP/i_special_detect/range_overflow_detect/C_CHAIN/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4_S_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_EXP_OP.OP/i_special_detect/range_underflow_detect/C_CHAIN/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_EXP_OP.OP/i_special_detect/range_underflow_detect/C_CHAIN/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_EXP_OP.OP/i_special_detect/range_underflow_detect/C_CHAIN/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_EXP_OP.OP/i_special_detect/range_underflow_detect/C_CHAIN/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4_DI_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_EXP_OP.OP/i_special_detect/range_underflow_detect/C_CHAIN/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_EXP_OP.OP/i_special_detect/range_underflow_detect/C_CHAIN/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4_S_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_EXP_OP.OP/i_unbiased_is_127/CARRY_ZERO_DET/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_EXP_OP.OP/i_unbiased_is_127/CARRY_ZERO_DET/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4_DI_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_EXP_OP.OP/i_unbiased_is_127/CARRY_ZERO_DET/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_EXP_OP.OP/i_unbiased_is_127/CARRY_ZERO_DET/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4_S_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_EXP_OP.OP/i_unbiased_lower_not_all_zeros/WIDE_NOR/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_EXP_OP.OP/i_unbiased_lower_not_all_zeros/WIDE_NOR/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4_DI_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_EXP_OP.OP/i_unbiased_lower_not_all_zeros/WIDE_NOR/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_EXP_OP.OP/i_unbiased_lower_not_all_zeros/WIDE_NOR/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4_S_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_opt_has_pipe.first_q_reg[0]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_opt_has_pipe.first_q_reg[0]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_opt_has_pipe.first_q_reg[58]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_opt_has_pipe.first_q_reg[58]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute box_type : string;
  attribute box_type of \EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[0].need_output_delay.output_delay/dN_hlutnm.runt_srl_loop.i_fdre\ : label is "PRIMITIVE";
  attribute box_type of \EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[0].need_output_delay.output_delay/dN_hlutnm.runt_srl_loop.i_srl16e\ : label is "PRIMITIVE";
  attribute srl_bus_name : string;
  attribute srl_bus_name of \EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[0].need_output_delay.output_delay/dN_hlutnm.runt_srl_loop.i_srl16e\ : label is "U0/i_synth/\EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48 ";
  attribute srl_name : string;
  attribute srl_name of \EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[0].need_output_delay.output_delay/dN_hlutnm.runt_srl_loop.i_srl16e\ : label is "U0/i_synth/\EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[0].need_output_delay.output_delay/dN_hlutnm.runt_srl_loop.i_srl16e ";
  attribute box_type of \EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[0].need_output_delay.output_delay/dN_hlutnm.srl_loop[0].i_fdre0\ : label is "PRIMITIVE";
  attribute box_type of \EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[0].need_output_delay.output_delay/dN_hlutnm.srl_loop[0].i_fdre1\ : label is "PRIMITIVE";
  attribute HLUTNM : string;
  attribute HLUTNM of \EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[0].need_output_delay.output_delay/dN_hlutnm.srl_loop[0].i_srl16e0\ : label is "EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[0].need_output_delay.output_delay/srl16_0";
  attribute box_type of \EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[0].need_output_delay.output_delay/dN_hlutnm.srl_loop[0].i_srl16e0\ : label is "PRIMITIVE";
  attribute srl_bus_name of \EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[0].need_output_delay.output_delay/dN_hlutnm.srl_loop[0].i_srl16e0\ : label is "U0/i_synth/\EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[0].need_output_delay.output_delay/dN_hlutnm.srl_loop ";
  attribute srl_name of \EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[0].need_output_delay.output_delay/dN_hlutnm.srl_loop[0].i_srl16e0\ : label is "U0/i_synth/\EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[0].need_output_delay.output_delay/dN_hlutnm.srl_loop[0].i_srl16e0 ";
  attribute HLUTNM of \EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[0].need_output_delay.output_delay/dN_hlutnm.srl_loop[0].i_srl16e1\ : label is "EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[0].need_output_delay.output_delay/srl16_0";
  attribute box_type of \EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[0].need_output_delay.output_delay/dN_hlutnm.srl_loop[0].i_srl16e1\ : label is "PRIMITIVE";
  attribute srl_bus_name of \EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[0].need_output_delay.output_delay/dN_hlutnm.srl_loop[0].i_srl16e1\ : label is "U0/i_synth/\EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[0].need_output_delay.output_delay/dN_hlutnm.srl_loop ";
  attribute srl_name of \EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[0].need_output_delay.output_delay/dN_hlutnm.srl_loop[0].i_srl16e1\ : label is "U0/i_synth/\EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[0].need_output_delay.output_delay/dN_hlutnm.srl_loop[0].i_srl16e1 ";
  attribute box_type of \EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[0].need_output_delay.output_delay/dN_hlutnm.srl_loop[1].i_fdre0\ : label is "PRIMITIVE";
  attribute box_type of \EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[0].need_output_delay.output_delay/dN_hlutnm.srl_loop[1].i_fdre1\ : label is "PRIMITIVE";
  attribute HLUTNM of \EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[0].need_output_delay.output_delay/dN_hlutnm.srl_loop[1].i_srl16e0\ : label is "EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[0].need_output_delay.output_delay/srl16_1";
  attribute box_type of \EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[0].need_output_delay.output_delay/dN_hlutnm.srl_loop[1].i_srl16e0\ : label is "PRIMITIVE";
  attribute srl_bus_name of \EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[0].need_output_delay.output_delay/dN_hlutnm.srl_loop[1].i_srl16e0\ : label is "U0/i_synth/\EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[0].need_output_delay.output_delay/dN_hlutnm.srl_loop ";
  attribute srl_name of \EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[0].need_output_delay.output_delay/dN_hlutnm.srl_loop[1].i_srl16e0\ : label is "U0/i_synth/\EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[0].need_output_delay.output_delay/dN_hlutnm.srl_loop[1].i_srl16e0 ";
  attribute HLUTNM of \EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[0].need_output_delay.output_delay/dN_hlutnm.srl_loop[1].i_srl16e1\ : label is "EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[0].need_output_delay.output_delay/srl16_1";
  attribute box_type of \EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[0].need_output_delay.output_delay/dN_hlutnm.srl_loop[1].i_srl16e1\ : label is "PRIMITIVE";
  attribute srl_bus_name of \EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[0].need_output_delay.output_delay/dN_hlutnm.srl_loop[1].i_srl16e1\ : label is "U0/i_synth/\EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[0].need_output_delay.output_delay/dN_hlutnm.srl_loop ";
  attribute srl_name of \EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[0].need_output_delay.output_delay/dN_hlutnm.srl_loop[1].i_srl16e1\ : label is "U0/i_synth/\EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[0].need_output_delay.output_delay/dN_hlutnm.srl_loop[1].i_srl16e1 ";
  attribute box_type of \EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[0].need_output_delay.output_delay/dN_hlutnm.srl_loop[2].i_fdre0\ : label is "PRIMITIVE";
  attribute box_type of \EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[0].need_output_delay.output_delay/dN_hlutnm.srl_loop[2].i_fdre1\ : label is "PRIMITIVE";
  attribute HLUTNM of \EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[0].need_output_delay.output_delay/dN_hlutnm.srl_loop[2].i_srl16e0\ : label is "EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[0].need_output_delay.output_delay/srl16_2";
  attribute box_type of \EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[0].need_output_delay.output_delay/dN_hlutnm.srl_loop[2].i_srl16e0\ : label is "PRIMITIVE";
  attribute srl_bus_name of \EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[0].need_output_delay.output_delay/dN_hlutnm.srl_loop[2].i_srl16e0\ : label is "U0/i_synth/\EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[0].need_output_delay.output_delay/dN_hlutnm.srl_loop ";
  attribute srl_name of \EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[0].need_output_delay.output_delay/dN_hlutnm.srl_loop[2].i_srl16e0\ : label is "U0/i_synth/\EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[0].need_output_delay.output_delay/dN_hlutnm.srl_loop[2].i_srl16e0 ";
  attribute HLUTNM of \EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[0].need_output_delay.output_delay/dN_hlutnm.srl_loop[2].i_srl16e1\ : label is "EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[0].need_output_delay.output_delay/srl16_2";
  attribute box_type of \EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[0].need_output_delay.output_delay/dN_hlutnm.srl_loop[2].i_srl16e1\ : label is "PRIMITIVE";
  attribute srl_bus_name of \EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[0].need_output_delay.output_delay/dN_hlutnm.srl_loop[2].i_srl16e1\ : label is "U0/i_synth/\EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[0].need_output_delay.output_delay/dN_hlutnm.srl_loop ";
  attribute srl_name of \EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[0].need_output_delay.output_delay/dN_hlutnm.srl_loop[2].i_srl16e1\ : label is "U0/i_synth/\EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[0].need_output_delay.output_delay/dN_hlutnm.srl_loop[2].i_srl16e1 ";
  attribute box_type of \EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[0].need_output_delay.output_delay/dN_hlutnm.srl_loop[3].i_fdre0\ : label is "PRIMITIVE";
  attribute box_type of \EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[0].need_output_delay.output_delay/dN_hlutnm.srl_loop[3].i_fdre1\ : label is "PRIMITIVE";
  attribute HLUTNM of \EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[0].need_output_delay.output_delay/dN_hlutnm.srl_loop[3].i_srl16e0\ : label is "EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[0].need_output_delay.output_delay/srl16_3";
  attribute box_type of \EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[0].need_output_delay.output_delay/dN_hlutnm.srl_loop[3].i_srl16e0\ : label is "PRIMITIVE";
  attribute srl_bus_name of \EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[0].need_output_delay.output_delay/dN_hlutnm.srl_loop[3].i_srl16e0\ : label is "U0/i_synth/\EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[0].need_output_delay.output_delay/dN_hlutnm.srl_loop ";
  attribute srl_name of \EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[0].need_output_delay.output_delay/dN_hlutnm.srl_loop[3].i_srl16e0\ : label is "U0/i_synth/\EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[0].need_output_delay.output_delay/dN_hlutnm.srl_loop[3].i_srl16e0 ";
  attribute HLUTNM of \EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[0].need_output_delay.output_delay/dN_hlutnm.srl_loop[3].i_srl16e1\ : label is "EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[0].need_output_delay.output_delay/srl16_3";
  attribute box_type of \EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[0].need_output_delay.output_delay/dN_hlutnm.srl_loop[3].i_srl16e1\ : label is "PRIMITIVE";
  attribute srl_bus_name of \EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[0].need_output_delay.output_delay/dN_hlutnm.srl_loop[3].i_srl16e1\ : label is "U0/i_synth/\EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[0].need_output_delay.output_delay/dN_hlutnm.srl_loop ";
  attribute srl_name of \EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[0].need_output_delay.output_delay/dN_hlutnm.srl_loop[3].i_srl16e1\ : label is "U0/i_synth/\EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[0].need_output_delay.output_delay/dN_hlutnm.srl_loop[3].i_srl16e1 ";
  attribute box_type of \EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[0].need_output_delay.output_delay/dN_hlutnm.srl_loop[4].i_fdre0\ : label is "PRIMITIVE";
  attribute box_type of \EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[0].need_output_delay.output_delay/dN_hlutnm.srl_loop[4].i_fdre1\ : label is "PRIMITIVE";
  attribute HLUTNM of \EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[0].need_output_delay.output_delay/dN_hlutnm.srl_loop[4].i_srl16e0\ : label is "EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[0].need_output_delay.output_delay/srl16_4";
  attribute box_type of \EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[0].need_output_delay.output_delay/dN_hlutnm.srl_loop[4].i_srl16e0\ : label is "PRIMITIVE";
  attribute srl_bus_name of \EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[0].need_output_delay.output_delay/dN_hlutnm.srl_loop[4].i_srl16e0\ : label is "U0/i_synth/\EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[0].need_output_delay.output_delay/dN_hlutnm.srl_loop ";
  attribute srl_name of \EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[0].need_output_delay.output_delay/dN_hlutnm.srl_loop[4].i_srl16e0\ : label is "U0/i_synth/\EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[0].need_output_delay.output_delay/dN_hlutnm.srl_loop[4].i_srl16e0 ";
  attribute HLUTNM of \EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[0].need_output_delay.output_delay/dN_hlutnm.srl_loop[4].i_srl16e1\ : label is "EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[0].need_output_delay.output_delay/srl16_4";
  attribute box_type of \EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[0].need_output_delay.output_delay/dN_hlutnm.srl_loop[4].i_srl16e1\ : label is "PRIMITIVE";
  attribute srl_bus_name of \EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[0].need_output_delay.output_delay/dN_hlutnm.srl_loop[4].i_srl16e1\ : label is "U0/i_synth/\EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[0].need_output_delay.output_delay/dN_hlutnm.srl_loop ";
  attribute srl_name of \EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[0].need_output_delay.output_delay/dN_hlutnm.srl_loop[4].i_srl16e1\ : label is "U0/i_synth/\EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[0].need_output_delay.output_delay/dN_hlutnm.srl_loop[4].i_srl16e1 ";
  attribute box_type of \EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[0].need_output_delay.output_delay/dN_hlutnm.srl_loop[5].i_fdre0\ : label is "PRIMITIVE";
  attribute box_type of \EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[0].need_output_delay.output_delay/dN_hlutnm.srl_loop[5].i_fdre1\ : label is "PRIMITIVE";
  attribute HLUTNM of \EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[0].need_output_delay.output_delay/dN_hlutnm.srl_loop[5].i_srl16e0\ : label is "EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[0].need_output_delay.output_delay/srl16_5";
  attribute box_type of \EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[0].need_output_delay.output_delay/dN_hlutnm.srl_loop[5].i_srl16e0\ : label is "PRIMITIVE";
  attribute srl_bus_name of \EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[0].need_output_delay.output_delay/dN_hlutnm.srl_loop[5].i_srl16e0\ : label is "U0/i_synth/\EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[0].need_output_delay.output_delay/dN_hlutnm.srl_loop ";
  attribute srl_name of \EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[0].need_output_delay.output_delay/dN_hlutnm.srl_loop[5].i_srl16e0\ : label is "U0/i_synth/\EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[0].need_output_delay.output_delay/dN_hlutnm.srl_loop[5].i_srl16e0 ";
  attribute HLUTNM of \EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[0].need_output_delay.output_delay/dN_hlutnm.srl_loop[5].i_srl16e1\ : label is "EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[0].need_output_delay.output_delay/srl16_5";
  attribute box_type of \EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[0].need_output_delay.output_delay/dN_hlutnm.srl_loop[5].i_srl16e1\ : label is "PRIMITIVE";
  attribute srl_bus_name of \EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[0].need_output_delay.output_delay/dN_hlutnm.srl_loop[5].i_srl16e1\ : label is "U0/i_synth/\EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[0].need_output_delay.output_delay/dN_hlutnm.srl_loop ";
  attribute srl_name of \EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[0].need_output_delay.output_delay/dN_hlutnm.srl_loop[5].i_srl16e1\ : label is "U0/i_synth/\EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[0].need_output_delay.output_delay/dN_hlutnm.srl_loop[5].i_srl16e1 ";
  attribute box_type of \EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[0].need_output_delay.output_delay/dN_hlutnm.srl_loop[6].i_fdre0\ : label is "PRIMITIVE";
  attribute box_type of \EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[0].need_output_delay.output_delay/dN_hlutnm.srl_loop[6].i_fdre1\ : label is "PRIMITIVE";
  attribute HLUTNM of \EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[0].need_output_delay.output_delay/dN_hlutnm.srl_loop[6].i_srl16e0\ : label is "EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[0].need_output_delay.output_delay/srl16_6";
  attribute box_type of \EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[0].need_output_delay.output_delay/dN_hlutnm.srl_loop[6].i_srl16e0\ : label is "PRIMITIVE";
  attribute srl_bus_name of \EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[0].need_output_delay.output_delay/dN_hlutnm.srl_loop[6].i_srl16e0\ : label is "U0/i_synth/\EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[0].need_output_delay.output_delay/dN_hlutnm.srl_loop ";
  attribute srl_name of \EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[0].need_output_delay.output_delay/dN_hlutnm.srl_loop[6].i_srl16e0\ : label is "U0/i_synth/\EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[0].need_output_delay.output_delay/dN_hlutnm.srl_loop[6].i_srl16e0 ";
  attribute HLUTNM of \EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[0].need_output_delay.output_delay/dN_hlutnm.srl_loop[6].i_srl16e1\ : label is "EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[0].need_output_delay.output_delay/srl16_6";
  attribute box_type of \EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[0].need_output_delay.output_delay/dN_hlutnm.srl_loop[6].i_srl16e1\ : label is "PRIMITIVE";
  attribute srl_bus_name of \EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[0].need_output_delay.output_delay/dN_hlutnm.srl_loop[6].i_srl16e1\ : label is "U0/i_synth/\EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[0].need_output_delay.output_delay/dN_hlutnm.srl_loop ";
  attribute srl_name of \EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[0].need_output_delay.output_delay/dN_hlutnm.srl_loop[6].i_srl16e1\ : label is "U0/i_synth/\EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[0].need_output_delay.output_delay/dN_hlutnm.srl_loop[6].i_srl16e1 ";
  attribute box_type of \EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[0].need_output_delay.output_delay/dN_hlutnm.srl_loop[7].i_fdre0\ : label is "PRIMITIVE";
  attribute box_type of \EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[0].need_output_delay.output_delay/dN_hlutnm.srl_loop[7].i_fdre1\ : label is "PRIMITIVE";
  attribute HLUTNM of \EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[0].need_output_delay.output_delay/dN_hlutnm.srl_loop[7].i_srl16e0\ : label is "EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[0].need_output_delay.output_delay/srl16_7";
  attribute box_type of \EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[0].need_output_delay.output_delay/dN_hlutnm.srl_loop[7].i_srl16e0\ : label is "PRIMITIVE";
  attribute srl_bus_name of \EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[0].need_output_delay.output_delay/dN_hlutnm.srl_loop[7].i_srl16e0\ : label is "U0/i_synth/\EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[0].need_output_delay.output_delay/dN_hlutnm.srl_loop ";
  attribute srl_name of \EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[0].need_output_delay.output_delay/dN_hlutnm.srl_loop[7].i_srl16e0\ : label is "U0/i_synth/\EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[0].need_output_delay.output_delay/dN_hlutnm.srl_loop[7].i_srl16e0 ";
  attribute HLUTNM of \EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[0].need_output_delay.output_delay/dN_hlutnm.srl_loop[7].i_srl16e1\ : label is "EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[0].need_output_delay.output_delay/srl16_7";
  attribute box_type of \EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[0].need_output_delay.output_delay/dN_hlutnm.srl_loop[7].i_srl16e1\ : label is "PRIMITIVE";
  attribute srl_bus_name of \EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[0].need_output_delay.output_delay/dN_hlutnm.srl_loop[7].i_srl16e1\ : label is "U0/i_synth/\EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[0].need_output_delay.output_delay/dN_hlutnm.srl_loop ";
  attribute srl_name of \EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[0].need_output_delay.output_delay/dN_hlutnm.srl_loop[7].i_srl16e1\ : label is "U0/i_synth/\EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[0].need_output_delay.output_delay/dN_hlutnm.srl_loop[7].i_srl16e1 ";
  attribute box_type of \EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1\ : label is "PRIMITIVE";
  attribute box_type of \EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1\ : label is "PRIMITIVE";
  attribute box_type of \EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[2].use_dsp.use_dsp48e1.iDSP48E1\ : label is "PRIMITIVE";
  attribute box_type of \EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1\ : label is "PRIMITIVE";
  attribute box_type of \EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1\ : label is "PRIMITIVE";
  attribute box_type of \EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[1].bppDSP48[2].use_dsp.use_dsp48e1.iDSP48E1\ : label is "PRIMITIVE";
  attribute box_type of \EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[2].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1\ : label is "PRIMITIVE";
  attribute box_type of \EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[2].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1\ : label is "PRIMITIVE";
  attribute box_type of \EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[2].bppDSP48[2].use_dsp.use_dsp48e1.iDSP48E1\ : label is "PRIMITIVE";
  attribute box_type of \EXP_OP.OP/g_Fr_other.i_calculate_e2zm1/dsp.one.dsp48e1_add/DSP\ : label is "PRIMITIVE";
  attribute srl_bus_name of \EXP_OP.OP/i_Sx_at_op/i_pipe/opt_has_pipe.i_pipe[7].pipe_reg[7][0]_srl6\ : label is "U0/i_synth/\EXP_OP.OP/i_Sx_at_op/i_pipe/opt_has_pipe.i_pipe[7].pipe_reg[7] ";
  attribute srl_name of \EXP_OP.OP/i_Sx_at_op/i_pipe/opt_has_pipe.i_pipe[7].pipe_reg[7][0]_srl6\ : label is "U0/i_synth/\EXP_OP.OP/i_Sx_at_op/i_pipe/opt_has_pipe.i_pipe[7].pipe_reg[7][0]_srl6 ";
  attribute srl_bus_name of \EXP_OP.OP/i_Xi_at_op/i_pipe/opt_has_pipe.i_pipe[8].pipe_reg[8][0]_srl7\ : label is "U0/i_synth/\EXP_OP.OP/i_Xi_at_op/i_pipe/opt_has_pipe.i_pipe[8].pipe_reg[8] ";
  attribute srl_name of \EXP_OP.OP/i_Xi_at_op/i_pipe/opt_has_pipe.i_pipe[8].pipe_reg[8][0]_srl7\ : label is "U0/i_synth/\EXP_OP.OP/i_Xi_at_op/i_pipe/opt_has_pipe.i_pipe[8].pipe_reg[8][0]_srl7 ";
  attribute srl_bus_name of \EXP_OP.OP/i_Xi_at_op/i_pipe/opt_has_pipe.i_pipe[8].pipe_reg[8][10]_srl7\ : label is "U0/i_synth/\EXP_OP.OP/i_Xi_at_op/i_pipe/opt_has_pipe.i_pipe[8].pipe_reg[8] ";
  attribute srl_name of \EXP_OP.OP/i_Xi_at_op/i_pipe/opt_has_pipe.i_pipe[8].pipe_reg[8][10]_srl7\ : label is "U0/i_synth/\EXP_OP.OP/i_Xi_at_op/i_pipe/opt_has_pipe.i_pipe[8].pipe_reg[8][10]_srl7 ";
  attribute srl_bus_name of \EXP_OP.OP/i_Xi_at_op/i_pipe/opt_has_pipe.i_pipe[8].pipe_reg[8][1]_srl7\ : label is "U0/i_synth/\EXP_OP.OP/i_Xi_at_op/i_pipe/opt_has_pipe.i_pipe[8].pipe_reg[8] ";
  attribute srl_name of \EXP_OP.OP/i_Xi_at_op/i_pipe/opt_has_pipe.i_pipe[8].pipe_reg[8][1]_srl7\ : label is "U0/i_synth/\EXP_OP.OP/i_Xi_at_op/i_pipe/opt_has_pipe.i_pipe[8].pipe_reg[8][1]_srl7 ";
  attribute srl_bus_name of \EXP_OP.OP/i_Xi_at_op/i_pipe/opt_has_pipe.i_pipe[8].pipe_reg[8][2]_srl7\ : label is "U0/i_synth/\EXP_OP.OP/i_Xi_at_op/i_pipe/opt_has_pipe.i_pipe[8].pipe_reg[8] ";
  attribute srl_name of \EXP_OP.OP/i_Xi_at_op/i_pipe/opt_has_pipe.i_pipe[8].pipe_reg[8][2]_srl7\ : label is "U0/i_synth/\EXP_OP.OP/i_Xi_at_op/i_pipe/opt_has_pipe.i_pipe[8].pipe_reg[8][2]_srl7 ";
  attribute srl_bus_name of \EXP_OP.OP/i_Xi_at_op/i_pipe/opt_has_pipe.i_pipe[8].pipe_reg[8][3]_srl7\ : label is "U0/i_synth/\EXP_OP.OP/i_Xi_at_op/i_pipe/opt_has_pipe.i_pipe[8].pipe_reg[8] ";
  attribute srl_name of \EXP_OP.OP/i_Xi_at_op/i_pipe/opt_has_pipe.i_pipe[8].pipe_reg[8][3]_srl7\ : label is "U0/i_synth/\EXP_OP.OP/i_Xi_at_op/i_pipe/opt_has_pipe.i_pipe[8].pipe_reg[8][3]_srl7 ";
  attribute srl_bus_name of \EXP_OP.OP/i_Xi_at_op/i_pipe/opt_has_pipe.i_pipe[8].pipe_reg[8][4]_srl7\ : label is "U0/i_synth/\EXP_OP.OP/i_Xi_at_op/i_pipe/opt_has_pipe.i_pipe[8].pipe_reg[8] ";
  attribute srl_name of \EXP_OP.OP/i_Xi_at_op/i_pipe/opt_has_pipe.i_pipe[8].pipe_reg[8][4]_srl7\ : label is "U0/i_synth/\EXP_OP.OP/i_Xi_at_op/i_pipe/opt_has_pipe.i_pipe[8].pipe_reg[8][4]_srl7 ";
  attribute srl_bus_name of \EXP_OP.OP/i_Xi_at_op/i_pipe/opt_has_pipe.i_pipe[8].pipe_reg[8][5]_srl7\ : label is "U0/i_synth/\EXP_OP.OP/i_Xi_at_op/i_pipe/opt_has_pipe.i_pipe[8].pipe_reg[8] ";
  attribute srl_name of \EXP_OP.OP/i_Xi_at_op/i_pipe/opt_has_pipe.i_pipe[8].pipe_reg[8][5]_srl7\ : label is "U0/i_synth/\EXP_OP.OP/i_Xi_at_op/i_pipe/opt_has_pipe.i_pipe[8].pipe_reg[8][5]_srl7 ";
  attribute srl_bus_name of \EXP_OP.OP/i_Xi_at_op/i_pipe/opt_has_pipe.i_pipe[8].pipe_reg[8][6]_srl7\ : label is "U0/i_synth/\EXP_OP.OP/i_Xi_at_op/i_pipe/opt_has_pipe.i_pipe[8].pipe_reg[8] ";
  attribute srl_name of \EXP_OP.OP/i_Xi_at_op/i_pipe/opt_has_pipe.i_pipe[8].pipe_reg[8][6]_srl7\ : label is "U0/i_synth/\EXP_OP.OP/i_Xi_at_op/i_pipe/opt_has_pipe.i_pipe[8].pipe_reg[8][6]_srl7 ";
  attribute srl_bus_name of \EXP_OP.OP/i_Xi_at_op/i_pipe/opt_has_pipe.i_pipe[8].pipe_reg[8][7]_srl7\ : label is "U0/i_synth/\EXP_OP.OP/i_Xi_at_op/i_pipe/opt_has_pipe.i_pipe[8].pipe_reg[8] ";
  attribute srl_name of \EXP_OP.OP/i_Xi_at_op/i_pipe/opt_has_pipe.i_pipe[8].pipe_reg[8][7]_srl7\ : label is "U0/i_synth/\EXP_OP.OP/i_Xi_at_op/i_pipe/opt_has_pipe.i_pipe[8].pipe_reg[8][7]_srl7 ";
  attribute srl_bus_name of \EXP_OP.OP/i_Xi_at_op/i_pipe/opt_has_pipe.i_pipe[8].pipe_reg[8][8]_srl7\ : label is "U0/i_synth/\EXP_OP.OP/i_Xi_at_op/i_pipe/opt_has_pipe.i_pipe[8].pipe_reg[8] ";
  attribute srl_name of \EXP_OP.OP/i_Xi_at_op/i_pipe/opt_has_pipe.i_pipe[8].pipe_reg[8][8]_srl7\ : label is "U0/i_synth/\EXP_OP.OP/i_Xi_at_op/i_pipe/opt_has_pipe.i_pipe[8].pipe_reg[8][8]_srl7 ";
  attribute srl_bus_name of \EXP_OP.OP/i_Xi_at_op/i_pipe/opt_has_pipe.i_pipe[8].pipe_reg[8][9]_srl7\ : label is "U0/i_synth/\EXP_OP.OP/i_Xi_at_op/i_pipe/opt_has_pipe.i_pipe[8].pipe_reg[8] ";
  attribute srl_name of \EXP_OP.OP/i_Xi_at_op/i_pipe/opt_has_pipe.i_pipe[8].pipe_reg[8][9]_srl7\ : label is "U0/i_synth/\EXP_OP.OP/i_Xi_at_op/i_pipe/opt_has_pipe.i_pipe[8].pipe_reg[8][9]_srl7 ";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \EXP_OP.OP/i_Xi_gt_bias_sub1/C_CHAIN/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute box_type of \EXP_OP.OP/i_Xi_gt_bias_sub1/C_CHAIN/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \EXP_OP.OP/i_Xi_gt_bias_sub1/C_CHAIN/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute box_type of \EXP_OP.OP/i_Xi_gt_bias_sub1/C_CHAIN/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4\ : label is "PRIMITIVE";
  attribute box_type of \EXP_OP.OP/i_calculate_Xf/dsp.two.dsp48e1_add_hi/DSP\ : label is "PRIMITIVE";
  attribute box_type of \EXP_OP.OP/i_calculate_Xf/dsp.two.dsp48e1_add_lo/DSP\ : label is "PRIMITIVE";
  attribute C_A_WIDTH of \EXP_OP.OP/i_calculate_e2A\ : label is 9;
  attribute C_RESULT_WIDTH of \EXP_OP.OP/i_calculate_e2A\ : label is 57;
  attribute C_USE_BRAMS : string;
  attribute C_USE_BRAMS of \EXP_OP.OP/i_calculate_e2A\ : label is "FALSE";
  attribute C_Wf : integer;
  attribute C_Wf of \EXP_OP.OP/i_calculate_e2A\ : label is 52;
  attribute C_XDEVICEFAMILY of \EXP_OP.OP/i_calculate_e2A\ : label is "zynq";
  attribute REGISTERS : string;
  attribute REGISTERS of \EXP_OP.OP/i_calculate_e2A\ : label is "200'b01000100010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
  attribute downgradeipidentifiedwarnings of \EXP_OP.OP/i_calculate_e2A\ : label is "yes";
  attribute C_K : integer;
  attribute C_K of \EXP_OP.OP/i_calculate_e2zmzm1\ : label is 9;
  attribute C_MULT_USAGE of \EXP_OP.OP/i_calculate_e2zmzm1\ : label is 2;
  attribute C_RESULT_WIDTH of \EXP_OP.OP/i_calculate_e2zmzm1\ : label is 38;
  attribute C_USE_BRAMS of \EXP_OP.OP/i_calculate_e2zmzm1\ : label is "FALSE";
  attribute C_We : integer;
  attribute C_We of \EXP_OP.OP/i_calculate_e2zmzm1\ : label is 11;
  attribute C_Wf of \EXP_OP.OP/i_calculate_e2zmzm1\ : label is 52;
  attribute C_XDEVICEFAMILY of \EXP_OP.OP/i_calculate_e2zmzm1\ : label is "zynq";
  attribute C_Z_WIDTH : integer;
  attribute C_Z_WIDTH of \EXP_OP.OP/i_calculate_e2zmzm1\ : label is 38;
  attribute C_g : integer;
  attribute C_g of \EXP_OP.OP/i_calculate_e2zmzm1\ : label is 4;
  attribute REGISTERS of \EXP_OP.OP/i_calculate_e2zmzm1\ : label is "200'b01000100010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
  attribute downgradeipidentifiedwarnings of \EXP_OP.OP/i_calculate_e2zmzm1\ : label is "yes";
  attribute box_type of \EXP_OP.OP/i_ccm_ln2/g_tables[0].i_addsub/dsp.two.dsp48e1_add_hi/DSP\ : label is "PRIMITIVE";
  attribute box_type of \EXP_OP.OP/i_ccm_ln2/g_tables[0].i_addsub/dsp.two.dsp48e1_add_lo/DSP\ : label is "PRIMITIVE";
  attribute box_type of \EXP_OP.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.two.dsp48e1_add_hi/DSP\ : label is "PRIMITIVE";
  attribute box_type of \EXP_OP.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.two.dsp48e1_add_lo/DSP\ : label is "PRIMITIVE";
  attribute box_type of \EXP_OP.OP/i_ccm_recip_ln2/g_tables[0].i_addsub/dsp.one.dsp48e1_add/DSP\ : label is "PRIMITIVE";
  attribute box_type of \EXP_OP.OP/i_ccm_recip_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/DSP\ : label is "PRIMITIVE";
  attribute box_type of \EXP_OP.OP/i_ccm_recip_ln2/g_tables[2].i_addsub/dsp.one.dsp48e1_add/DSP\ : label is "PRIMITIVE";
  attribute box_type of \EXP_OP.OP/i_renorm_and_round/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/DSP\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \EXP_OP.OP/i_renorm_and_round/DSP48_E1.DSP_LOGIC_ADDERS.RND_0/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute box_type of \EXP_OP.OP/i_renorm_and_round/DSP48_E1.DSP_LOGIC_ADDERS.RND_0/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \EXP_OP.OP/i_renorm_and_round/DSP48_E1.DSP_LOGIC_ADDERS.RND_0/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute box_type of \EXP_OP.OP/i_renorm_and_round/DSP48_E1.DSP_LOGIC_ADDERS.RND_0/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \EXP_OP.OP/i_renorm_and_round/DSP48_E1.DSP_LOGIC_ADDERS.RND_1/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute box_type of \EXP_OP.OP/i_renorm_and_round/DSP48_E1.DSP_LOGIC_ADDERS.RND_1/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \EXP_OP.OP/i_renorm_and_round/DSP48_E1.DSP_LOGIC_ADDERS.RND_1/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute box_type of \EXP_OP.OP/i_renorm_and_round/DSP48_E1.DSP_LOGIC_ADDERS.RND_1/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \EXP_OP.OP/i_renorm_and_round/RND_BIT_GEN/NORM_1_OR_0.STRUCT_REQ.GENERAL.RND1/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute box_type of \EXP_OP.OP/i_renorm_and_round/RND_BIT_GEN/NORM_1_OR_0.STRUCT_REQ.GENERAL.RND1/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4\ : label is "PRIMITIVE";
  attribute HLUTNM of \EXP_OP.OP/i_res_exp/fabric.use_unisims.gen_addsub[0].gen_lut\ : label is "EXP_OP.OP/i_res_exp/fpoaddsubfabric0";
  attribute box_type of \EXP_OP.OP/i_res_exp/fabric.use_unisims.gen_addsub[0].gen_lut\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \EXP_OP.OP/i_res_exp/fabric.use_unisims.gen_addsub[0].i0.cymux0_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute box_type of \EXP_OP.OP/i_res_exp/fabric.use_unisims.gen_addsub[0].i0.cymux0_CARRY4\ : label is "PRIMITIVE";
  attribute HLUTNM of \EXP_OP.OP/i_res_exp/fabric.use_unisims.gen_addsub[0].prop_lut\ : label is "EXP_OP.OP/i_res_exp/fpoaddsubfabric0";
  attribute box_type of \EXP_OP.OP/i_res_exp/fabric.use_unisims.gen_addsub[0].prop_lut\ : label is "PRIMITIVE";
  attribute HLUTNM of \EXP_OP.OP/i_res_exp/fabric.use_unisims.gen_addsub[10].prop_lut\ : label is "EXP_OP.OP/i_res_exp/fpoaddsubfabric10";
  attribute box_type of \EXP_OP.OP/i_res_exp/fabric.use_unisims.gen_addsub[10].prop_lut\ : label is "PRIMITIVE";
  attribute HLUTNM of \EXP_OP.OP/i_res_exp/fabric.use_unisims.gen_addsub[1].gen_lut\ : label is "EXP_OP.OP/i_res_exp/fpoaddsubfabric1";
  attribute box_type of \EXP_OP.OP/i_res_exp/fabric.use_unisims.gen_addsub[1].gen_lut\ : label is "PRIMITIVE";
  attribute HLUTNM of \EXP_OP.OP/i_res_exp/fabric.use_unisims.gen_addsub[1].prop_lut\ : label is "EXP_OP.OP/i_res_exp/fpoaddsubfabric1";
  attribute box_type of \EXP_OP.OP/i_res_exp/fabric.use_unisims.gen_addsub[1].prop_lut\ : label is "PRIMITIVE";
  attribute HLUTNM of \EXP_OP.OP/i_res_exp/fabric.use_unisims.gen_addsub[2].gen_lut\ : label is "EXP_OP.OP/i_res_exp/fpoaddsubfabric2";
  attribute box_type of \EXP_OP.OP/i_res_exp/fabric.use_unisims.gen_addsub[2].gen_lut\ : label is "PRIMITIVE";
  attribute HLUTNM of \EXP_OP.OP/i_res_exp/fabric.use_unisims.gen_addsub[2].prop_lut\ : label is "EXP_OP.OP/i_res_exp/fpoaddsubfabric2";
  attribute box_type of \EXP_OP.OP/i_res_exp/fabric.use_unisims.gen_addsub[2].prop_lut\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \EXP_OP.OP/i_res_exp/fabric.use_unisims.gen_addsub[3].cymux_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute box_type of \EXP_OP.OP/i_res_exp/fabric.use_unisims.gen_addsub[3].cymux_CARRY4\ : label is "PRIMITIVE";
  attribute HLUTNM of \EXP_OP.OP/i_res_exp/fabric.use_unisims.gen_addsub[3].gen_lut\ : label is "EXP_OP.OP/i_res_exp/fpoaddsubfabric3";
  attribute box_type of \EXP_OP.OP/i_res_exp/fabric.use_unisims.gen_addsub[3].gen_lut\ : label is "PRIMITIVE";
  attribute HLUTNM of \EXP_OP.OP/i_res_exp/fabric.use_unisims.gen_addsub[3].prop_lut\ : label is "EXP_OP.OP/i_res_exp/fpoaddsubfabric3";
  attribute box_type of \EXP_OP.OP/i_res_exp/fabric.use_unisims.gen_addsub[3].prop_lut\ : label is "PRIMITIVE";
  attribute HLUTNM of \EXP_OP.OP/i_res_exp/fabric.use_unisims.gen_addsub[4].gen_lut\ : label is "EXP_OP.OP/i_res_exp/fpoaddsubfabric4";
  attribute box_type of \EXP_OP.OP/i_res_exp/fabric.use_unisims.gen_addsub[4].gen_lut\ : label is "PRIMITIVE";
  attribute HLUTNM of \EXP_OP.OP/i_res_exp/fabric.use_unisims.gen_addsub[4].prop_lut\ : label is "EXP_OP.OP/i_res_exp/fpoaddsubfabric4";
  attribute box_type of \EXP_OP.OP/i_res_exp/fabric.use_unisims.gen_addsub[4].prop_lut\ : label is "PRIMITIVE";
  attribute HLUTNM of \EXP_OP.OP/i_res_exp/fabric.use_unisims.gen_addsub[5].gen_lut\ : label is "EXP_OP.OP/i_res_exp/fpoaddsubfabric5";
  attribute box_type of \EXP_OP.OP/i_res_exp/fabric.use_unisims.gen_addsub[5].gen_lut\ : label is "PRIMITIVE";
  attribute HLUTNM of \EXP_OP.OP/i_res_exp/fabric.use_unisims.gen_addsub[5].prop_lut\ : label is "EXP_OP.OP/i_res_exp/fpoaddsubfabric5";
  attribute box_type of \EXP_OP.OP/i_res_exp/fabric.use_unisims.gen_addsub[5].prop_lut\ : label is "PRIMITIVE";
  attribute HLUTNM of \EXP_OP.OP/i_res_exp/fabric.use_unisims.gen_addsub[6].gen_lut\ : label is "EXP_OP.OP/i_res_exp/fpoaddsubfabric6";
  attribute box_type of \EXP_OP.OP/i_res_exp/fabric.use_unisims.gen_addsub[6].gen_lut\ : label is "PRIMITIVE";
  attribute HLUTNM of \EXP_OP.OP/i_res_exp/fabric.use_unisims.gen_addsub[6].prop_lut\ : label is "EXP_OP.OP/i_res_exp/fpoaddsubfabric6";
  attribute box_type of \EXP_OP.OP/i_res_exp/fabric.use_unisims.gen_addsub[6].prop_lut\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \EXP_OP.OP/i_res_exp/fabric.use_unisims.gen_addsub[7].cymux_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute box_type of \EXP_OP.OP/i_res_exp/fabric.use_unisims.gen_addsub[7].cymux_CARRY4\ : label is "PRIMITIVE";
  attribute HLUTNM of \EXP_OP.OP/i_res_exp/fabric.use_unisims.gen_addsub[7].gen_lut\ : label is "EXP_OP.OP/i_res_exp/fpoaddsubfabric7";
  attribute box_type of \EXP_OP.OP/i_res_exp/fabric.use_unisims.gen_addsub[7].gen_lut\ : label is "PRIMITIVE";
  attribute HLUTNM of \EXP_OP.OP/i_res_exp/fabric.use_unisims.gen_addsub[7].prop_lut\ : label is "EXP_OP.OP/i_res_exp/fpoaddsubfabric7";
  attribute box_type of \EXP_OP.OP/i_res_exp/fabric.use_unisims.gen_addsub[7].prop_lut\ : label is "PRIMITIVE";
  attribute HLUTNM of \EXP_OP.OP/i_res_exp/fabric.use_unisims.gen_addsub[8].gen_lut\ : label is "EXP_OP.OP/i_res_exp/fpoaddsubfabric8";
  attribute box_type of \EXP_OP.OP/i_res_exp/fabric.use_unisims.gen_addsub[8].gen_lut\ : label is "PRIMITIVE";
  attribute HLUTNM of \EXP_OP.OP/i_res_exp/fabric.use_unisims.gen_addsub[8].prop_lut\ : label is "EXP_OP.OP/i_res_exp/fpoaddsubfabric8";
  attribute box_type of \EXP_OP.OP/i_res_exp/fabric.use_unisims.gen_addsub[8].prop_lut\ : label is "PRIMITIVE";
  attribute HLUTNM of \EXP_OP.OP/i_res_exp/fabric.use_unisims.gen_addsub[9].gen_lut\ : label is "EXP_OP.OP/i_res_exp/fpoaddsubfabric9";
  attribute box_type of \EXP_OP.OP/i_res_exp/fabric.use_unisims.gen_addsub[9].gen_lut\ : label is "PRIMITIVE";
  attribute HLUTNM of \EXP_OP.OP/i_res_exp/fabric.use_unisims.gen_addsub[9].prop_lut\ : label is "EXP_OP.OP/i_res_exp/fpoaddsubfabric9";
  attribute box_type of \EXP_OP.OP/i_res_exp/fabric.use_unisims.gen_addsub[9].prop_lut\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \EXP_OP.OP/i_shift_to_fixed/ALIGN_Z_D/EQ_ZERO/CARRY_ZERO_DET/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute box_type of \EXP_OP.OP/i_shift_to_fixed/ALIGN_Z_D/EQ_ZERO/CARRY_ZERO_DET/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \EXP_OP.OP/i_shift_to_fixed/ALIGN_Z_D/EQ_ZERO/CARRY_ZERO_DET/CHAIN_GEN[12].C_MUX.CARRY_MUX_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute box_type of \EXP_OP.OP/i_shift_to_fixed/ALIGN_Z_D/EQ_ZERO/CARRY_ZERO_DET/CHAIN_GEN[12].C_MUX.CARRY_MUX_CARRY4\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \EXP_OP.OP/i_shift_to_fixed/ALIGN_Z_D/EQ_ZERO/CARRY_ZERO_DET/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute box_type of \EXP_OP.OP/i_shift_to_fixed/ALIGN_Z_D/EQ_ZERO/CARRY_ZERO_DET/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \EXP_OP.OP/i_shift_to_fixed/ALIGN_Z_D/EQ_ZERO/CARRY_ZERO_DET/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute box_type of \EXP_OP.OP/i_shift_to_fixed/ALIGN_Z_D/EQ_ZERO/CARRY_ZERO_DET/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4\ : label is "PRIMITIVE";
  attribute box_type of \EXP_OP.OP/i_shift_to_fixed/ALIGN_Z_D/MUX_LOOP[2].OTHER_LEVELS.DO_CHUNKS[0].LUT6_STRUCT_MUX.MUX0\ : label is "PRIMITIVE";
  attribute box_type of \EXP_OP.OP/i_shift_to_fixed/ALIGN_Z_D/MUX_LOOP[2].OTHER_LEVELS.DO_CHUNKS[0].LUT6_STRUCT_MUX.MUX1\ : label is "PRIMITIVE";
  attribute box_type of \EXP_OP.OP/i_shift_to_fixed/ALIGN_Z_D/MUX_LOOP[2].OTHER_LEVELS.DO_CHUNKS[0].LUT6_STRUCT_MUX.MUX2\ : label is "PRIMITIVE";
  attribute keep : string;
  attribute keep of \EXP_OP.OP/i_shift_to_fixed/INVALID_OP_P1_REG/i_pipe/opt_has_pipe.first_q_reg[0]\ : label is "yes";
  attribute keep of \EXP_OP.OP/i_shift_to_fixed/OP_STATE_P1_REG/i_pipe/opt_has_pipe.first_q_reg[0]\ : label is "yes";
  attribute keep of \EXP_OP.OP/i_shift_to_fixed/OP_STATE_P1_REG/i_pipe/opt_has_pipe.first_q_reg[1]\ : label is "yes";
  attribute keep of \EXP_OP.OP/i_shift_to_fixed/OVERFLOW_P1_REG/i_pipe/opt_has_pipe.first_q_reg[0]\ : label is "yes";
  attribute XILINX_LEGACY_PRIM of \EXP_OP.OP/i_shift_to_fixed/ROUND/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute box_type of \EXP_OP.OP/i_shift_to_fixed/ROUND/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \EXP_OP.OP/i_shift_to_fixed/ROUND/CHAIN_GEN[12].C_MUX.CARRY_MUX_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute box_type of \EXP_OP.OP/i_shift_to_fixed/ROUND/CHAIN_GEN[12].C_MUX.CARRY_MUX_CARRY4\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \EXP_OP.OP/i_shift_to_fixed/ROUND/CHAIN_GEN[16].C_MUX.CARRY_MUX_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute box_type of \EXP_OP.OP/i_shift_to_fixed/ROUND/CHAIN_GEN[16].C_MUX.CARRY_MUX_CARRY4\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \EXP_OP.OP/i_shift_to_fixed/ROUND/CHAIN_GEN[20].C_MUX.CARRY_MUX_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute box_type of \EXP_OP.OP/i_shift_to_fixed/ROUND/CHAIN_GEN[20].C_MUX.CARRY_MUX_CARRY4\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \EXP_OP.OP/i_shift_to_fixed/ROUND/CHAIN_GEN[24].C_MUX.CARRY_MUX_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute box_type of \EXP_OP.OP/i_shift_to_fixed/ROUND/CHAIN_GEN[24].C_MUX.CARRY_MUX_CARRY4\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \EXP_OP.OP/i_shift_to_fixed/ROUND/CHAIN_GEN[28].C_MUX.CARRY_MUX_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute box_type of \EXP_OP.OP/i_shift_to_fixed/ROUND/CHAIN_GEN[28].C_MUX.CARRY_MUX_CARRY4\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \EXP_OP.OP/i_shift_to_fixed/ROUND/CHAIN_GEN[32].C_MUX.CARRY_MUX_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute box_type of \EXP_OP.OP/i_shift_to_fixed/ROUND/CHAIN_GEN[32].C_MUX.CARRY_MUX_CARRY4\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \EXP_OP.OP/i_shift_to_fixed/ROUND/CHAIN_GEN[36].C_MUX.CARRY_MUX_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute box_type of \EXP_OP.OP/i_shift_to_fixed/ROUND/CHAIN_GEN[36].C_MUX.CARRY_MUX_CARRY4\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \EXP_OP.OP/i_shift_to_fixed/ROUND/CHAIN_GEN[40].C_MUX.CARRY_MUX_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute box_type of \EXP_OP.OP/i_shift_to_fixed/ROUND/CHAIN_GEN[40].C_MUX.CARRY_MUX_CARRY4\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \EXP_OP.OP/i_shift_to_fixed/ROUND/CHAIN_GEN[44].C_MUX.CARRY_MUX_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute box_type of \EXP_OP.OP/i_shift_to_fixed/ROUND/CHAIN_GEN[44].C_MUX.CARRY_MUX_CARRY4\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \EXP_OP.OP/i_shift_to_fixed/ROUND/CHAIN_GEN[48].C_MUX.CARRY_MUX_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute box_type of \EXP_OP.OP/i_shift_to_fixed/ROUND/CHAIN_GEN[48].C_MUX.CARRY_MUX_CARRY4\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \EXP_OP.OP/i_shift_to_fixed/ROUND/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute box_type of \EXP_OP.OP/i_shift_to_fixed/ROUND/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \EXP_OP.OP/i_shift_to_fixed/ROUND/CHAIN_GEN[52].C_MUX.CARRY_MUX_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute box_type of \EXP_OP.OP/i_shift_to_fixed/ROUND/CHAIN_GEN[52].C_MUX.CARRY_MUX_CARRY4\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \EXP_OP.OP/i_shift_to_fixed/ROUND/CHAIN_GEN[56].C_MUX.CARRY_MUX_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute box_type of \EXP_OP.OP/i_shift_to_fixed/ROUND/CHAIN_GEN[56].C_MUX.CARRY_MUX_CARRY4\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \EXP_OP.OP/i_shift_to_fixed/ROUND/CHAIN_GEN[60].C_MUX.CARRY_MUX_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute box_type of \EXP_OP.OP/i_shift_to_fixed/ROUND/CHAIN_GEN[60].C_MUX.CARRY_MUX_CARRY4\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \EXP_OP.OP/i_shift_to_fixed/ROUND/CHAIN_GEN[64].C_MUX.CARRY_MUX_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute box_type of \EXP_OP.OP/i_shift_to_fixed/ROUND/CHAIN_GEN[64].C_MUX.CARRY_MUX_CARRY4\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \EXP_OP.OP/i_shift_to_fixed/ROUND/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute box_type of \EXP_OP.OP/i_shift_to_fixed/ROUND/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4\ : label is "PRIMITIVE";
  attribute keep of \EXP_OP.OP/i_special_detect/detector/EXP_DET_LUT.EXP_ALL_ONE_DEL/i_pipe/opt_has_pipe.first_q_reg[0]\ : label is "yes";
  attribute keep of \EXP_OP.OP/i_special_detect/detector/EXP_DET_LUT.EXP_ALL_ZERO_DEL/i_pipe/opt_has_pipe.first_q_reg[0]\ : label is "yes";
  attribute keep of \EXP_OP.OP/i_special_detect/detector/MANT_LUTS.CHUNK_IS_ZERO_DEL/i_pipe/opt_has_pipe.first_q_reg[0]\ : label is "yes";
  attribute keep of \EXP_OP.OP/i_special_detect/detector/MANT_LUTS.CHUNK_IS_ZERO_DEL/i_pipe/opt_has_pipe.first_q_reg[1]\ : label is "yes";
  attribute srl_bus_name of \EXP_OP.OP/i_special_detect/input_sign_delay_balance/i_pipe/opt_has_pipe.i_pipe[11].pipe_reg[11][0]_srl10\ : label is "U0/i_synth/\EXP_OP.OP/i_special_detect/input_sign_delay_balance/i_pipe/opt_has_pipe.i_pipe[11].pipe_reg[11] ";
  attribute srl_name of \EXP_OP.OP/i_special_detect/input_sign_delay_balance/i_pipe/opt_has_pipe.i_pipe[11].pipe_reg[11][0]_srl10\ : label is "U0/i_synth/\EXP_OP.OP/i_special_detect/input_sign_delay_balance/i_pipe/opt_has_pipe.i_pipe[11].pipe_reg[11][0]_srl10 ";
  attribute XILINX_LEGACY_PRIM of \EXP_OP.OP/i_special_detect/range_overflow_detect/C_CHAIN/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute box_type of \EXP_OP.OP/i_special_detect/range_overflow_detect/C_CHAIN/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \EXP_OP.OP/i_special_detect/range_overflow_detect/C_CHAIN/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute box_type of \EXP_OP.OP/i_special_detect/range_overflow_detect/C_CHAIN/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4\ : label is "PRIMITIVE";
  attribute srl_bus_name of \EXP_OP.OP/i_special_detect/range_overflow_detect/C_CHAIN/CHAIN_GEN[5].CARRYS_DEL.NEED_DEL.CARRYS_DEL/i_pipe/opt_has_pipe.i_pipe[10].pipe_reg[10][0]_srl9\ : label is "U0/i_synth/\EXP_OP.OP/i_special_detect/range_overflow_detect/C_CHAIN/CHAIN_GEN[5].CARRYS_DEL.NEED_DEL.CARRYS_DEL/i_pipe/opt_has_pipe.i_pipe[10].pipe_reg[10] ";
  attribute srl_name of \EXP_OP.OP/i_special_detect/range_overflow_detect/C_CHAIN/CHAIN_GEN[5].CARRYS_DEL.NEED_DEL.CARRYS_DEL/i_pipe/opt_has_pipe.i_pipe[10].pipe_reg[10][0]_srl9\ : label is "U0/i_synth/\EXP_OP.OP/i_special_detect/range_overflow_detect/C_CHAIN/CHAIN_GEN[5].CARRYS_DEL.NEED_DEL.CARRYS_DEL/i_pipe/opt_has_pipe.i_pipe[10].pipe_reg[10][0]_srl9 ";
  attribute XILINX_LEGACY_PRIM of \EXP_OP.OP/i_special_detect/range_overflow_detect/C_CHAIN/CHAIN_GEN[5].CARRYS_DEL.NEED_DEL.CARRYS_FD\ : label is "FDE";
  attribute box_type of \EXP_OP.OP/i_special_detect/range_overflow_detect/C_CHAIN/CHAIN_GEN[5].CARRYS_DEL.NEED_DEL.CARRYS_FD\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \EXP_OP.OP/i_special_detect/range_underflow_detect/C_CHAIN/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute box_type of \EXP_OP.OP/i_special_detect/range_underflow_detect/C_CHAIN/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \EXP_OP.OP/i_special_detect/range_underflow_detect/C_CHAIN/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute box_type of \EXP_OP.OP/i_special_detect/range_underflow_detect/C_CHAIN/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4\ : label is "PRIMITIVE";
  attribute srl_bus_name of \EXP_OP.OP/i_special_detect/range_underflow_detect/C_CHAIN/CHAIN_GEN[5].CARRYS_DEL.NEED_DEL.CARRYS_DEL/i_pipe/opt_has_pipe.i_pipe[10].pipe_reg[10][0]_srl9\ : label is "U0/i_synth/\EXP_OP.OP/i_special_detect/range_underflow_detect/C_CHAIN/CHAIN_GEN[5].CARRYS_DEL.NEED_DEL.CARRYS_DEL/i_pipe/opt_has_pipe.i_pipe[10].pipe_reg[10] ";
  attribute srl_name of \EXP_OP.OP/i_special_detect/range_underflow_detect/C_CHAIN/CHAIN_GEN[5].CARRYS_DEL.NEED_DEL.CARRYS_DEL/i_pipe/opt_has_pipe.i_pipe[10].pipe_reg[10][0]_srl9\ : label is "U0/i_synth/\EXP_OP.OP/i_special_detect/range_underflow_detect/C_CHAIN/CHAIN_GEN[5].CARRYS_DEL.NEED_DEL.CARRYS_DEL/i_pipe/opt_has_pipe.i_pipe[10].pipe_reg[10][0]_srl9 ";
  attribute XILINX_LEGACY_PRIM of \EXP_OP.OP/i_special_detect/range_underflow_detect/C_CHAIN/CHAIN_GEN[5].CARRYS_DEL.NEED_DEL.CARRYS_FD\ : label is "FDE";
  attribute box_type of \EXP_OP.OP/i_special_detect/range_underflow_detect/C_CHAIN/CHAIN_GEN[5].CARRYS_DEL.NEED_DEL.CARRYS_FD\ : label is "PRIMITIVE";
  attribute keep of \EXP_OP.OP/i_special_detect/specialcase_delay_balance/i_pipe/opt_has_pipe.first_q_reg[0]\ : label is "yes";
  attribute keep of \EXP_OP.OP/i_special_detect/specialcase_delay_balance/i_pipe/opt_has_pipe.first_q_reg[1]\ : label is "yes";
  attribute srl_bus_name of \EXP_OP.OP/i_special_detect/specialcase_delay_balance/i_pipe/opt_has_pipe.i_pipe[10].pipe_reg[10][0]_srl9\ : label is "U0/i_synth/\EXP_OP.OP/i_special_detect/specialcase_delay_balance/i_pipe/opt_has_pipe.i_pipe[10].pipe_reg[10] ";
  attribute srl_name of \EXP_OP.OP/i_special_detect/specialcase_delay_balance/i_pipe/opt_has_pipe.i_pipe[10].pipe_reg[10][0]_srl9\ : label is "U0/i_synth/\EXP_OP.OP/i_special_detect/specialcase_delay_balance/i_pipe/opt_has_pipe.i_pipe[10].pipe_reg[10][0]_srl9 ";
  attribute srl_bus_name of \EXP_OP.OP/i_special_detect/specialcase_delay_balance/i_pipe/opt_has_pipe.i_pipe[10].pipe_reg[10][1]_srl9\ : label is "U0/i_synth/\EXP_OP.OP/i_special_detect/specialcase_delay_balance/i_pipe/opt_has_pipe.i_pipe[10].pipe_reg[10] ";
  attribute srl_name of \EXP_OP.OP/i_special_detect/specialcase_delay_balance/i_pipe/opt_has_pipe.i_pipe[10].pipe_reg[10][1]_srl9\ : label is "U0/i_synth/\EXP_OP.OP/i_special_detect/specialcase_delay_balance/i_pipe/opt_has_pipe.i_pipe[10].pipe_reg[10][1]_srl9 ";
  attribute XILINX_LEGACY_PRIM of \EXP_OP.OP/i_unbiased_is_127/CARRY_ZERO_DET/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute box_type of \EXP_OP.OP/i_unbiased_is_127/CARRY_ZERO_DET/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \EXP_OP.OP/i_unbiased_lower_not_all_zeros/WIDE_NOR/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute box_type of \EXP_OP.OP/i_unbiased_lower_not_all_zeros/WIDE_NOR/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4\ : label is "PRIMITIVE";
  attribute keep of \i_nd_to_rdy/opt_has_pipe.first_q_reg[0]\ : label is "yes";
  attribute srl_bus_name of \i_nd_to_rdy/opt_has_pipe.i_pipe[12].pipe_reg[12][0]_srl11\ : label is "U0/i_synth/\i_nd_to_rdy/opt_has_pipe.i_pipe[12].pipe_reg[12] ";
  attribute srl_name of \i_nd_to_rdy/opt_has_pipe.i_pipe[12].pipe_reg[12][0]_srl11\ : label is "U0/i_synth/\i_nd_to_rdy/opt_has_pipe.i_pipe[12].pipe_reg[12][0]_srl11 ";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \opt_has_pipe.first_q[0]_i_1__5\ : label is "soft_lutpair14";
  attribute SOFT_HLUTNM of \opt_has_pipe.first_q[0]_i_3__0\ : label is "soft_lutpair13";
  attribute SOFT_HLUTNM of \opt_has_pipe.first_q[1]_i_1\ : label is "soft_lutpair14";
  attribute SOFT_HLUTNM of \opt_has_pipe.first_q[1]_i_2__0\ : label is "soft_lutpair20";
  attribute SOFT_HLUTNM of \opt_has_pipe.first_q[1]_i_3__0\ : label is "soft_lutpair16";
  attribute SOFT_HLUTNM of \opt_has_pipe.first_q[32]_i_4\ : label is "soft_lutpair23";
  attribute SOFT_HLUTNM of \opt_has_pipe.first_q[33]_i_4\ : label is "soft_lutpair23";
  attribute SOFT_HLUTNM of \opt_has_pipe.first_q[45]_i_4\ : label is "soft_lutpair15";
  attribute SOFT_HLUTNM of \opt_has_pipe.first_q[50]_i_3\ : label is "soft_lutpair18";
  attribute SOFT_HLUTNM of \opt_has_pipe.first_q[50]_i_4\ : label is "soft_lutpair20";
  attribute SOFT_HLUTNM of \opt_has_pipe.first_q[51]_i_3__0\ : label is "soft_lutpair16";
  attribute SOFT_HLUTNM of \opt_has_pipe.first_q[60]_i_1\ : label is "soft_lutpair22";
  attribute SOFT_HLUTNM of \opt_has_pipe.first_q[61]_i_1\ : label is "soft_lutpair21";
  attribute SOFT_HLUTNM of \opt_has_pipe.first_q[61]_i_3__0\ : label is "soft_lutpair13";
  attribute SOFT_HLUTNM of \opt_has_pipe.first_q[62]_i_1\ : label is "soft_lutpair22";
  attribute SOFT_HLUTNM of \opt_has_pipe.first_q[62]_i_3\ : label is "soft_lutpair17";
  attribute SOFT_HLUTNM of \opt_has_pipe.first_q[63]_i_1\ : label is "soft_lutpair21";
  attribute SOFT_HLUTNM of \opt_has_pipe.first_q[63]_i_4\ : label is "soft_lutpair19";
  attribute SOFT_HLUTNM of \opt_has_pipe.first_q[64]_i_3\ : label is "soft_lutpair19";
  attribute SOFT_HLUTNM of \opt_has_pipe.first_q[65]_i_2\ : label is "soft_lutpair18";
  attribute SOFT_HLUTNM of \opt_has_pipe.first_q[66]_i_1\ : label is "soft_lutpair15";
  attribute SOFT_HLUTNM of \opt_has_pipe.first_q[66]_i_2\ : label is "soft_lutpair17";
begin
  m_axis_result_tlast <= \<const0>\;
  m_axis_result_tuser(0) <= \<const0>\;
  s_axis_a_tready <= \<const1>\;
  s_axis_b_tready <= \<const1>\;
  s_axis_c_tready <= \<const1>\;
  s_axis_operation_tready <= \<const1>\;
\CHAIN_GEN[0].C_MUX.CARRY_MUX_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => s_axis_a_tdata(53),
      I1 => s_axis_a_tdata(52),
      O => \EXP_OP.OP/i_special_detect/range_overflow_detect/ADD_MANT_GEN[0].lut_op_reg\
    );
\CHAIN_GEN[0].C_MUX.CARRY_MUX_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => s_axis_a_tdata(52),
      I1 => s_axis_a_tdata(53),
      O => \EXP_OP.OP/i_special_detect/range_underflow_detect/ADD_MANT_GEN[0].lut_op_reg\
    );
\CHAIN_GEN[0].C_MUX.CARRY_MUX_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      I0 => s_axis_a_tdata(1),
      I1 => s_axis_a_tdata(0),
      I2 => s_axis_a_tdata(3),
      I3 => s_axis_a_tdata(2),
      O => \EXP_OP.OP/i_shift_to_fixed/ALIGN_Z_D/EQ_ZERO/chunk_det\(0)
    );
\CHAIN_GEN[0].C_MUX.CARRY_MUX_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"59AA"
    )
    port map (
      I0 => \EXP_OP.OP/i_shift_to_fixed/SIGN_DEL/i_pipe/first_q\,
      I1 => \EXP_OP.OP/i_shift_to_fixed/ZERO_DEL/i_pipe/first_q\,
      I2 => \EXP_OP.OP/i_shift_to_fixed/ALIGN_SHIFT/MUX_LOOP[3].DEL_SHIFT/i_pipe/first_q\(1),
      I3 => \EXP_OP.OP/i_shift_to_fixed/ALIGN_SHIFT/MUX_LOOP[3].DEL_SHIFT/i_pipe/first_q\(0),
      O => \n_0_CHAIN_GEN[0].C_MUX.CARRY_MUX_i_1__2\
    );
\CHAIN_GEN[0].C_MUX.CARRY_MUX_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4449994922200020"
    )
    port map (
      I0 => \EXP_OP.OP/Xi_at_op\(103),
      I1 => \EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.adder_delay/i_pipe/first_q\(57),
      I2 => \EXP_OP.OP/i_renorm_and_round/sum_0_op\(7),
      I3 => \n_58_EXP_OP.OP/i_renorm_and_round/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/DSP\,
      I4 => \EXP_OP.OP/i_renorm_and_round/sum_1_op\(7),
      I5 => \EXP_OP.OP/Xi_at_op\(104),
      O => \EXP_OP.OP/i_Xi_gt_bias_sub1/ADD_MANT_GEN[0].lut_op_reg\
    );
\CHAIN_GEN[0].C_MUX.CARRY_MUX_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
    port map (
      I0 => \EXP_OP.OP/Xi_at_op\(104),
      I1 => \EXP_OP.OP/Xi_at_op\(103),
      I2 => \EXP_OP.OP/Xi_at_op\(105),
      I3 => \EXP_OP.OP/Xi_at_op\(108),
      I4 => \EXP_OP.OP/Xi_at_op\(106),
      I5 => \EXP_OP.OP/Xi_at_op\(107),
      O => \EXP_OP.OP/i_unbiased_is_127/chunk_det\(0)
    );
\CHAIN_GEN[0].C_MUX.CARRY_MUX_i_1__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
    port map (
      I0 => \EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.adder_delay/i_pipe/first_q\(4),
      I1 => \EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.adder_delay/i_pipe/first_q\(1),
      I2 => \EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.adder_delay/i_pipe/first_q\(2),
      I3 => \EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.adder_delay/i_pipe/first_q\(3),
      O => \n_0_CHAIN_GEN[0].C_MUX.CARRY_MUX_i_1__5\
    );
\CHAIN_GEN[0].C_MUX.CARRY_MUX_i_1__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
    port map (
      I0 => \EXP_OP.OP/Xi_at_op\(104),
      I1 => \EXP_OP.OP/Xi_at_op\(106),
      I2 => \EXP_OP.OP/Xi_at_op\(105),
      I3 => \EXP_OP.OP/Xi_at_op\(107),
      I4 => \EXP_OP.OP/Xi_at_op\(108),
      I5 => \EXP_OP.OP/Xi_at_op\(103),
      O => \EXP_OP.OP/i_unbiased_lower_not_all_zeros/zero_det\(0)
    );
\CHAIN_GEN[0].C_MUX.CARRY_MUX_i_1__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.adder_delay/i_pipe/first_q\(51),
      I1 => \EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.adder_delay/i_pipe/first_q\(57),
      I2 => \EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.adder_delay/i_pipe/first_q\(50),
      O => \EXP_OP.OP/i_renorm_and_round/xor_rnd2\(0)
    );
\CHAIN_GEN[0].C_MUX.CARRY_MUX_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => s_axis_a_tdata(52),
      I1 => s_axis_a_tdata(53),
      O => \EXP_OP.OP/i_special_detect/range_overflow_detect/ADD_MANT_GEN[0].di_reg\
    );
\CHAIN_GEN[0].C_MUX.CARRY_MUX_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
    port map (
      I0 => s_axis_a_tdata(53),
      I1 => s_axis_a_tdata(52),
      O => \EXP_OP.OP/i_special_detect/range_underflow_detect/ADD_MANT_GEN[0].di_reg\
    );
\CHAIN_GEN[0].C_MUX.CARRY_MUX_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A808FEAE00000000"
    )
    port map (
      I0 => \EXP_OP.OP/Xi_at_op\(103),
      I1 => \EXP_OP.OP/i_renorm_and_round/sum_0_op\(7),
      I2 => \n_58_EXP_OP.OP/i_renorm_and_round/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/DSP\,
      I3 => \EXP_OP.OP/i_renorm_and_round/sum_1_op\(7),
      I4 => \EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.adder_delay/i_pipe/first_q\(57),
      I5 => \EXP_OP.OP/Xi_at_op\(104),
      O => \EXP_OP.OP/i_Xi_gt_bias_sub1/ADD_MANT_GEN[0].di_reg\
    );
\CHAIN_GEN[10].C_MUX.CARRY_MUX_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      I0 => s_axis_a_tdata(43),
      I1 => s_axis_a_tdata(42),
      I2 => s_axis_a_tdata(41),
      I3 => s_axis_a_tdata(40),
      O => \EXP_OP.OP/i_shift_to_fixed/ALIGN_Z_D/EQ_ZERO/chunk_det\(10)
    );
\CHAIN_GEN[10].C_MUX.CARRY_MUX_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => \EXP_OP.OP/i_shift_to_fixed/SIGN_DEL/i_pipe/first_q\,
      I1 => \EXP_OP.OP/i_shift_to_fixed/ALIGN_SHIFT/MUX_LOOP[3].DEL_SHIFT/i_pipe/first_q\(10),
      O => \n_0_CHAIN_GEN[10].C_MUX.CARRY_MUX_i_1__0\
    );
\CHAIN_GEN[11].C_MUX.CARRY_MUX_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      I0 => s_axis_a_tdata(47),
      I1 => s_axis_a_tdata(46),
      I2 => s_axis_a_tdata(45),
      I3 => s_axis_a_tdata(44),
      O => \EXP_OP.OP/i_shift_to_fixed/ALIGN_Z_D/EQ_ZERO/chunk_det\(11)
    );
\CHAIN_GEN[11].C_MUX.CARRY_MUX_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => \EXP_OP.OP/i_shift_to_fixed/SIGN_DEL/i_pipe/first_q\,
      I1 => \EXP_OP.OP/i_shift_to_fixed/ALIGN_SHIFT/MUX_LOOP[3].DEL_SHIFT/i_pipe/first_q\(11),
      O => \n_0_CHAIN_GEN[11].C_MUX.CARRY_MUX_i_1__0\
    );
\CHAIN_GEN[12].C_MUX.CARRY_MUX_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      I0 => s_axis_a_tdata(49),
      I1 => s_axis_a_tdata(48),
      I2 => s_axis_a_tdata(51),
      I3 => s_axis_a_tdata(50),
      O => \EXP_OP.OP/i_shift_to_fixed/ALIGN_Z_D/EQ_ZERO/chunk_det\(12)
    );
\CHAIN_GEN[12].C_MUX.CARRY_MUX_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => \EXP_OP.OP/i_shift_to_fixed/SIGN_DEL/i_pipe/first_q\,
      I1 => \EXP_OP.OP/i_shift_to_fixed/ALIGN_SHIFT/MUX_LOOP[3].DEL_SHIFT/i_pipe/first_q\(12),
      O => \n_0_CHAIN_GEN[12].C_MUX.CARRY_MUX_i_1__0\
    );
\CHAIN_GEN[13].C_MUX.CARRY_MUX_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => \EXP_OP.OP/i_shift_to_fixed/SIGN_DEL/i_pipe/first_q\,
      I1 => \EXP_OP.OP/i_shift_to_fixed/ALIGN_SHIFT/MUX_LOOP[3].DEL_SHIFT/i_pipe/first_q\(13),
      O => \n_0_CHAIN_GEN[13].C_MUX.CARRY_MUX_i_1\
    );
\CHAIN_GEN[14].C_MUX.CARRY_MUX_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => \EXP_OP.OP/i_shift_to_fixed/SIGN_DEL/i_pipe/first_q\,
      I1 => \EXP_OP.OP/i_shift_to_fixed/ALIGN_SHIFT/MUX_LOOP[3].DEL_SHIFT/i_pipe/first_q\(14),
      O => \n_0_CHAIN_GEN[14].C_MUX.CARRY_MUX_i_1\
    );
\CHAIN_GEN[15].C_MUX.CARRY_MUX_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => \EXP_OP.OP/i_shift_to_fixed/SIGN_DEL/i_pipe/first_q\,
      I1 => \EXP_OP.OP/i_shift_to_fixed/ALIGN_SHIFT/MUX_LOOP[3].DEL_SHIFT/i_pipe/first_q\(15),
      O => \n_0_CHAIN_GEN[15].C_MUX.CARRY_MUX_i_1\
    );
\CHAIN_GEN[16].C_MUX.CARRY_MUX_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => \EXP_OP.OP/i_shift_to_fixed/SIGN_DEL/i_pipe/first_q\,
      I1 => \EXP_OP.OP/i_shift_to_fixed/ALIGN_SHIFT/MUX_LOOP[3].DEL_SHIFT/i_pipe/first_q\(16),
      O => \n_0_CHAIN_GEN[16].C_MUX.CARRY_MUX_i_1\
    );
\CHAIN_GEN[17].C_MUX.CARRY_MUX_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => \EXP_OP.OP/i_shift_to_fixed/SIGN_DEL/i_pipe/first_q\,
      I1 => \EXP_OP.OP/i_shift_to_fixed/ALIGN_SHIFT/MUX_LOOP[3].DEL_SHIFT/i_pipe/first_q\(17),
      O => \n_0_CHAIN_GEN[17].C_MUX.CARRY_MUX_i_1\
    );
\CHAIN_GEN[18].C_MUX.CARRY_MUX_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => \EXP_OP.OP/i_shift_to_fixed/SIGN_DEL/i_pipe/first_q\,
      I1 => \EXP_OP.OP/i_shift_to_fixed/ALIGN_SHIFT/MUX_LOOP[3].DEL_SHIFT/i_pipe/first_q\(18),
      O => \n_0_CHAIN_GEN[18].C_MUX.CARRY_MUX_i_1\
    );
\CHAIN_GEN[19].C_MUX.CARRY_MUX_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => \EXP_OP.OP/i_shift_to_fixed/SIGN_DEL/i_pipe/first_q\,
      I1 => \EXP_OP.OP/i_shift_to_fixed/ALIGN_SHIFT/MUX_LOOP[3].DEL_SHIFT/i_pipe/first_q\(19),
      O => \n_0_CHAIN_GEN[19].C_MUX.CARRY_MUX_i_1\
    );
\CHAIN_GEN[1].C_MUX.CARRY_MUX_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => s_axis_a_tdata(55),
      I1 => s_axis_a_tdata(54),
      O => \EXP_OP.OP/i_special_detect/range_overflow_detect/ADD_MANT_GEN[1].lut_op_reg\
    );
\CHAIN_GEN[1].C_MUX.CARRY_MUX_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => s_axis_a_tdata(54),
      I1 => s_axis_a_tdata(55),
      O => \EXP_OP.OP/i_special_detect/range_underflow_detect/ADD_MANT_GEN[1].lut_op_reg\
    );
\CHAIN_GEN[1].C_MUX.CARRY_MUX_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      I0 => s_axis_a_tdata(7),
      I1 => s_axis_a_tdata(6),
      I2 => s_axis_a_tdata(5),
      I3 => s_axis_a_tdata(4),
      O => \EXP_OP.OP/i_shift_to_fixed/ALIGN_Z_D/EQ_ZERO/chunk_det\(1)
    );
\CHAIN_GEN[1].C_MUX.CARRY_MUX_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => \EXP_OP.OP/i_shift_to_fixed/SIGN_DEL/i_pipe/first_q\,
      I1 => \EXP_OP.OP/i_shift_to_fixed/ALIGN_SHIFT/MUX_LOOP[3].DEL_SHIFT/i_pipe/first_q\(1),
      O => \n_0_CHAIN_GEN[1].C_MUX.CARRY_MUX_i_1__2\
    );
\CHAIN_GEN[1].C_MUX.CARRY_MUX_i_1__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => \EXP_OP.OP/Xi_at_op\(106),
      I1 => \EXP_OP.OP/Xi_at_op\(105),
      O => \EXP_OP.OP/i_Xi_gt_bias_sub1/ADD_MANT_GEN[1].lut_op_reg\
    );
\CHAIN_GEN[1].C_MUX.CARRY_MUX_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000100"
    )
    port map (
      I0 => \EXP_OP.OP/Xi_at_op\(110),
      I1 => \EXP_OP.OP/Xi_at_op\(112),
      I2 => \EXP_OP.OP/Xi_at_op\(111),
      I3 => \EXP_OP.OP/Xi_at_op\(109),
      I4 => \EXP_OP.OP/Xi_at_op\(113),
      O => \EXP_OP.OP/i_unbiased_is_127/chunk_det\(1)
    );
\CHAIN_GEN[1].C_MUX.CARRY_MUX_i_1__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      I0 => \EXP_OP.OP/Xi_at_op\(110),
      I1 => \EXP_OP.OP/Xi_at_op\(112),
      I2 => \EXP_OP.OP/Xi_at_op\(111),
      I3 => \EXP_OP.OP/Xi_at_op\(109),
      O => \EXP_OP.OP/i_unbiased_lower_not_all_zeros/zero_det\(1)
    );
\CHAIN_GEN[1].C_MUX.CARRY_MUX_i_1__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.adder_delay/i_pipe/first_q\(52),
      I1 => \EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.adder_delay/i_pipe/first_q\(57),
      I2 => \EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.adder_delay/i_pipe/first_q\(51),
      O => \EXP_OP.OP/i_renorm_and_round/xor_rnd2\(1)
    );
\CHAIN_GEN[1].C_MUX.CARRY_MUX_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => s_axis_a_tdata(54),
      I1 => s_axis_a_tdata(55),
      O => \EXP_OP.OP/i_special_detect/range_underflow_detect/ADD_MANT_GEN[1].di_reg\
    );
\CHAIN_GEN[1].C_MUX.CARRY_MUX_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => s_axis_a_tdata(54),
      I1 => s_axis_a_tdata(55),
      O => \EXP_OP.OP/i_special_detect/range_overflow_detect/ADD_MANT_GEN[1].di_reg\
    );
\CHAIN_GEN[20].C_MUX.CARRY_MUX_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => \EXP_OP.OP/i_shift_to_fixed/SIGN_DEL/i_pipe/first_q\,
      I1 => \EXP_OP.OP/i_shift_to_fixed/ALIGN_SHIFT/MUX_LOOP[3].DEL_SHIFT/i_pipe/first_q\(20),
      O => \n_0_CHAIN_GEN[20].C_MUX.CARRY_MUX_i_1\
    );
\CHAIN_GEN[21].C_MUX.CARRY_MUX_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => \EXP_OP.OP/i_shift_to_fixed/SIGN_DEL/i_pipe/first_q\,
      I1 => \EXP_OP.OP/i_shift_to_fixed/ALIGN_SHIFT/MUX_LOOP[3].DEL_SHIFT/i_pipe/first_q\(21),
      O => \n_0_CHAIN_GEN[21].C_MUX.CARRY_MUX_i_1\
    );
\CHAIN_GEN[22].C_MUX.CARRY_MUX_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => \EXP_OP.OP/i_shift_to_fixed/SIGN_DEL/i_pipe/first_q\,
      I1 => \EXP_OP.OP/i_shift_to_fixed/ALIGN_SHIFT/MUX_LOOP[3].DEL_SHIFT/i_pipe/first_q\(22),
      O => \n_0_CHAIN_GEN[22].C_MUX.CARRY_MUX_i_1\
    );
\CHAIN_GEN[23].C_MUX.CARRY_MUX_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => \EXP_OP.OP/i_shift_to_fixed/SIGN_DEL/i_pipe/first_q\,
      I1 => \EXP_OP.OP/i_shift_to_fixed/ALIGN_SHIFT/MUX_LOOP[3].DEL_SHIFT/i_pipe/first_q\(23),
      O => \n_0_CHAIN_GEN[23].C_MUX.CARRY_MUX_i_1\
    );
\CHAIN_GEN[24].C_MUX.CARRY_MUX_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => \EXP_OP.OP/i_shift_to_fixed/SIGN_DEL/i_pipe/first_q\,
      I1 => \EXP_OP.OP/i_shift_to_fixed/ALIGN_SHIFT/MUX_LOOP[3].DEL_SHIFT/i_pipe/first_q\(24),
      O => \n_0_CHAIN_GEN[24].C_MUX.CARRY_MUX_i_1\
    );
\CHAIN_GEN[25].C_MUX.CARRY_MUX_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => \EXP_OP.OP/i_shift_to_fixed/SIGN_DEL/i_pipe/first_q\,
      I1 => \EXP_OP.OP/i_shift_to_fixed/ALIGN_SHIFT/MUX_LOOP[3].DEL_SHIFT/i_pipe/first_q\(25),
      O => \n_0_CHAIN_GEN[25].C_MUX.CARRY_MUX_i_1\
    );
\CHAIN_GEN[26].C_MUX.CARRY_MUX_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => \EXP_OP.OP/i_shift_to_fixed/SIGN_DEL/i_pipe/first_q\,
      I1 => \EXP_OP.OP/i_shift_to_fixed/ALIGN_SHIFT/MUX_LOOP[3].DEL_SHIFT/i_pipe/first_q\(26),
      O => \n_0_CHAIN_GEN[26].C_MUX.CARRY_MUX_i_1\
    );
\CHAIN_GEN[27].C_MUX.CARRY_MUX_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => \EXP_OP.OP/i_shift_to_fixed/SIGN_DEL/i_pipe/first_q\,
      I1 => \EXP_OP.OP/i_shift_to_fixed/ALIGN_SHIFT/MUX_LOOP[3].DEL_SHIFT/i_pipe/first_q\(27),
      O => \n_0_CHAIN_GEN[27].C_MUX.CARRY_MUX_i_1\
    );
\CHAIN_GEN[28].C_MUX.CARRY_MUX_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => \EXP_OP.OP/i_shift_to_fixed/SIGN_DEL/i_pipe/first_q\,
      I1 => \EXP_OP.OP/i_shift_to_fixed/ALIGN_SHIFT/MUX_LOOP[3].DEL_SHIFT/i_pipe/first_q\(28),
      O => \n_0_CHAIN_GEN[28].C_MUX.CARRY_MUX_i_1\
    );
\CHAIN_GEN[29].C_MUX.CARRY_MUX_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => \EXP_OP.OP/i_shift_to_fixed/SIGN_DEL/i_pipe/first_q\,
      I1 => \EXP_OP.OP/i_shift_to_fixed/ALIGN_SHIFT/MUX_LOOP[3].DEL_SHIFT/i_pipe/first_q\(29),
      O => \n_0_CHAIN_GEN[29].C_MUX.CARRY_MUX_i_1\
    );
\CHAIN_GEN[2].C_MUX.CARRY_MUX_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => s_axis_a_tdata(56),
      I1 => s_axis_a_tdata(57),
      O => \EXP_OP.OP/i_special_detect/range_underflow_detect/ADD_MANT_GEN[2].lut_op_reg\
    );
\CHAIN_GEN[2].C_MUX.CARRY_MUX_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      I0 => s_axis_a_tdata(11),
      I1 => s_axis_a_tdata(10),
      I2 => s_axis_a_tdata(9),
      I3 => s_axis_a_tdata(8),
      O => \EXP_OP.OP/i_shift_to_fixed/ALIGN_Z_D/EQ_ZERO/chunk_det\(2)
    );
\CHAIN_GEN[2].C_MUX.CARRY_MUX_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => \EXP_OP.OP/i_shift_to_fixed/SIGN_DEL/i_pipe/first_q\,
      I1 => \EXP_OP.OP/i_shift_to_fixed/ALIGN_SHIFT/MUX_LOOP[3].DEL_SHIFT/i_pipe/first_q\(2),
      O => \n_0_CHAIN_GEN[2].C_MUX.CARRY_MUX_i_1__1\
    );
\CHAIN_GEN[2].C_MUX.CARRY_MUX_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => \EXP_OP.OP/Xi_at_op\(108),
      I1 => \EXP_OP.OP/Xi_at_op\(107),
      O => \EXP_OP.OP/i_Xi_gt_bias_sub1/ADD_MANT_GEN[2].lut_op_reg\
    );
\CHAIN_GEN[2].C_MUX.CARRY_MUX_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F550F550F551F5F"
    )
    port map (
      I0 => \EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.adder_delay/i_pipe/first_q\(3),
      I1 => \EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.adder_delay/i_pipe/first_q\(5),
      I2 => \EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.adder_delay/i_pipe/first_q\(4),
      I3 => \EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.adder_delay/i_pipe/first_q\(57),
      I4 => \EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.adder_delay/i_pipe/first_q\(2),
      I5 => \EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.adder_delay/i_pipe/first_q\(1),
      O => \n_0_CHAIN_GEN[2].C_MUX.CARRY_MUX_i_1__3\
    );
\CHAIN_GEN[2].C_MUX.CARRY_MUX_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.adder_delay/i_pipe/first_q\(53),
      I1 => \EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.adder_delay/i_pipe/first_q\(57),
      I2 => \EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.adder_delay/i_pipe/first_q\(52),
      O => \EXP_OP.OP/i_renorm_and_round/xor_rnd2\(2)
    );
\CHAIN_GEN[2].C_MUX.CARRY_MUX_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => s_axis_a_tdata(57),
      I1 => s_axis_a_tdata(56),
      O => \EXP_OP.OP/i_special_detect/range_overflow_detect/ADD_MANT_GEN[2].di_reg\
    );
\CHAIN_GEN[30].C_MUX.CARRY_MUX_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => \EXP_OP.OP/i_shift_to_fixed/SIGN_DEL/i_pipe/first_q\,
      I1 => \EXP_OP.OP/i_shift_to_fixed/ALIGN_SHIFT/MUX_LOOP[3].DEL_SHIFT/i_pipe/first_q\(30),
      O => \n_0_CHAIN_GEN[30].C_MUX.CARRY_MUX_i_1\
    );
\CHAIN_GEN[31].C_MUX.CARRY_MUX_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => \EXP_OP.OP/i_shift_to_fixed/SIGN_DEL/i_pipe/first_q\,
      I1 => \EXP_OP.OP/i_shift_to_fixed/ALIGN_SHIFT/MUX_LOOP[3].DEL_SHIFT/i_pipe/first_q\(31),
      O => \n_0_CHAIN_GEN[31].C_MUX.CARRY_MUX_i_1\
    );
\CHAIN_GEN[32].C_MUX.CARRY_MUX_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => \EXP_OP.OP/i_shift_to_fixed/SIGN_DEL/i_pipe/first_q\,
      I1 => \EXP_OP.OP/i_shift_to_fixed/ALIGN_SHIFT/MUX_LOOP[3].DEL_SHIFT/i_pipe/first_q\(32),
      O => \n_0_CHAIN_GEN[32].C_MUX.CARRY_MUX_i_1\
    );
\CHAIN_GEN[33].C_MUX.CARRY_MUX_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => \EXP_OP.OP/i_shift_to_fixed/SIGN_DEL/i_pipe/first_q\,
      I1 => \EXP_OP.OP/i_shift_to_fixed/ALIGN_SHIFT/MUX_LOOP[3].DEL_SHIFT/i_pipe/first_q\(33),
      O => \n_0_CHAIN_GEN[33].C_MUX.CARRY_MUX_i_1\
    );
\CHAIN_GEN[34].C_MUX.CARRY_MUX_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => \EXP_OP.OP/i_shift_to_fixed/SIGN_DEL/i_pipe/first_q\,
      I1 => \EXP_OP.OP/i_shift_to_fixed/ALIGN_SHIFT/MUX_LOOP[3].DEL_SHIFT/i_pipe/first_q\(34),
      O => \n_0_CHAIN_GEN[34].C_MUX.CARRY_MUX_i_1\
    );
\CHAIN_GEN[35].C_MUX.CARRY_MUX_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => \EXP_OP.OP/i_shift_to_fixed/SIGN_DEL/i_pipe/first_q\,
      I1 => \EXP_OP.OP/i_shift_to_fixed/ALIGN_SHIFT/MUX_LOOP[3].DEL_SHIFT/i_pipe/first_q\(35),
      O => \n_0_CHAIN_GEN[35].C_MUX.CARRY_MUX_i_1\
    );
\CHAIN_GEN[36].C_MUX.CARRY_MUX_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => \EXP_OP.OP/i_shift_to_fixed/SIGN_DEL/i_pipe/first_q\,
      I1 => \EXP_OP.OP/i_shift_to_fixed/ALIGN_SHIFT/MUX_LOOP[3].DEL_SHIFT/i_pipe/first_q\(36),
      O => \n_0_CHAIN_GEN[36].C_MUX.CARRY_MUX_i_1\
    );
\CHAIN_GEN[37].C_MUX.CARRY_MUX_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => \EXP_OP.OP/i_shift_to_fixed/SIGN_DEL/i_pipe/first_q\,
      I1 => \EXP_OP.OP/i_shift_to_fixed/ALIGN_SHIFT/MUX_LOOP[3].DEL_SHIFT/i_pipe/first_q\(37),
      O => \n_0_CHAIN_GEN[37].C_MUX.CARRY_MUX_i_1\
    );
\CHAIN_GEN[38].C_MUX.CARRY_MUX_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => \EXP_OP.OP/i_shift_to_fixed/SIGN_DEL/i_pipe/first_q\,
      I1 => \EXP_OP.OP/i_shift_to_fixed/ALIGN_SHIFT/MUX_LOOP[3].DEL_SHIFT/i_pipe/first_q\(38),
      O => \n_0_CHAIN_GEN[38].C_MUX.CARRY_MUX_i_1\
    );
\CHAIN_GEN[39].C_MUX.CARRY_MUX_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => \EXP_OP.OP/i_shift_to_fixed/SIGN_DEL/i_pipe/first_q\,
      I1 => \EXP_OP.OP/i_shift_to_fixed/ALIGN_SHIFT/MUX_LOOP[3].DEL_SHIFT/i_pipe/first_q\(39),
      O => \n_0_CHAIN_GEN[39].C_MUX.CARRY_MUX_i_1\
    );
\CHAIN_GEN[3].C_MUX.CARRY_MUX_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => s_axis_a_tdata(58),
      I1 => s_axis_a_tdata(59),
      O => \EXP_OP.OP/i_special_detect/range_overflow_detect/ADD_MANT_GEN[3].lut_op_reg\
    );
\CHAIN_GEN[3].C_MUX.CARRY_MUX_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => s_axis_a_tdata(58),
      I1 => s_axis_a_tdata(59),
      O => \EXP_OP.OP/i_special_detect/range_underflow_detect/ADD_MANT_GEN[3].lut_op_reg\
    );
\CHAIN_GEN[3].C_MUX.CARRY_MUX_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      I0 => s_axis_a_tdata(15),
      I1 => s_axis_a_tdata(14),
      I2 => s_axis_a_tdata(13),
      I3 => s_axis_a_tdata(12),
      O => \EXP_OP.OP/i_shift_to_fixed/ALIGN_Z_D/EQ_ZERO/chunk_det\(3)
    );
\CHAIN_GEN[3].C_MUX.CARRY_MUX_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => \EXP_OP.OP/i_shift_to_fixed/SIGN_DEL/i_pipe/first_q\,
      I1 => \EXP_OP.OP/i_shift_to_fixed/ALIGN_SHIFT/MUX_LOOP[3].DEL_SHIFT/i_pipe/first_q\(3),
      O => \n_0_CHAIN_GEN[3].C_MUX.CARRY_MUX_i_1__2\
    );
\CHAIN_GEN[3].C_MUX.CARRY_MUX_i_1__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => \EXP_OP.OP/Xi_at_op\(110),
      I1 => \EXP_OP.OP/Xi_at_op\(109),
      O => \EXP_OP.OP/i_Xi_gt_bias_sub1/ADD_MANT_GEN[3].lut_op_reg\
    );
\CHAIN_GEN[3].C_MUX.CARRY_MUX_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.adder_delay/i_pipe/first_q\(54),
      I1 => \EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.adder_delay/i_pipe/first_q\(57),
      I2 => \EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.adder_delay/i_pipe/first_q\(53),
      O => \EXP_OP.OP/i_renorm_and_round/xor_rnd2\(3)
    );
\CHAIN_GEN[3].C_MUX.CARRY_MUX_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => s_axis_a_tdata(59),
      I1 => s_axis_a_tdata(58),
      O => \EXP_OP.OP/i_special_detect/range_overflow_detect/ADD_MANT_GEN[3].di_reg\
    );
\CHAIN_GEN[3].C_MUX.CARRY_MUX_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
    port map (
      I0 => s_axis_a_tdata(59),
      I1 => s_axis_a_tdata(58),
      O => \EXP_OP.OP/i_special_detect/range_underflow_detect/ADD_MANT_GEN[3].di_reg\
    );
\CHAIN_GEN[40].C_MUX.CARRY_MUX_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => \EXP_OP.OP/i_shift_to_fixed/SIGN_DEL/i_pipe/first_q\,
      I1 => \EXP_OP.OP/i_shift_to_fixed/ALIGN_SHIFT/MUX_LOOP[3].DEL_SHIFT/i_pipe/first_q\(40),
      O => \n_0_CHAIN_GEN[40].C_MUX.CARRY_MUX_i_1\
    );
\CHAIN_GEN[41].C_MUX.CARRY_MUX_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => \EXP_OP.OP/i_shift_to_fixed/SIGN_DEL/i_pipe/first_q\,
      I1 => \EXP_OP.OP/i_shift_to_fixed/ALIGN_SHIFT/MUX_LOOP[3].DEL_SHIFT/i_pipe/first_q\(41),
      O => \n_0_CHAIN_GEN[41].C_MUX.CARRY_MUX_i_1\
    );
\CHAIN_GEN[42].C_MUX.CARRY_MUX_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => \EXP_OP.OP/i_shift_to_fixed/SIGN_DEL/i_pipe/first_q\,
      I1 => \EXP_OP.OP/i_shift_to_fixed/ALIGN_SHIFT/MUX_LOOP[3].DEL_SHIFT/i_pipe/first_q\(42),
      O => \n_0_CHAIN_GEN[42].C_MUX.CARRY_MUX_i_1\
    );
\CHAIN_GEN[43].C_MUX.CARRY_MUX_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => \EXP_OP.OP/i_shift_to_fixed/SIGN_DEL/i_pipe/first_q\,
      I1 => \EXP_OP.OP/i_shift_to_fixed/ALIGN_SHIFT/MUX_LOOP[3].DEL_SHIFT/i_pipe/first_q\(43),
      O => \n_0_CHAIN_GEN[43].C_MUX.CARRY_MUX_i_1\
    );
\CHAIN_GEN[44].C_MUX.CARRY_MUX_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => \EXP_OP.OP/i_shift_to_fixed/SIGN_DEL/i_pipe/first_q\,
      I1 => \EXP_OP.OP/i_shift_to_fixed/ALIGN_SHIFT/MUX_LOOP[3].DEL_SHIFT/i_pipe/first_q\(44),
      O => \n_0_CHAIN_GEN[44].C_MUX.CARRY_MUX_i_1\
    );
\CHAIN_GEN[45].C_MUX.CARRY_MUX_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => \EXP_OP.OP/i_shift_to_fixed/SIGN_DEL/i_pipe/first_q\,
      I1 => \EXP_OP.OP/i_shift_to_fixed/ALIGN_SHIFT/MUX_LOOP[3].DEL_SHIFT/i_pipe/first_q\(45),
      O => \n_0_CHAIN_GEN[45].C_MUX.CARRY_MUX_i_1\
    );
\CHAIN_GEN[46].C_MUX.CARRY_MUX_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => \EXP_OP.OP/i_shift_to_fixed/SIGN_DEL/i_pipe/first_q\,
      I1 => \EXP_OP.OP/i_shift_to_fixed/ALIGN_SHIFT/MUX_LOOP[3].DEL_SHIFT/i_pipe/first_q\(46),
      O => \n_0_CHAIN_GEN[46].C_MUX.CARRY_MUX_i_1\
    );
\CHAIN_GEN[47].C_MUX.CARRY_MUX_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => \EXP_OP.OP/i_shift_to_fixed/SIGN_DEL/i_pipe/first_q\,
      I1 => \EXP_OP.OP/i_shift_to_fixed/ALIGN_SHIFT/MUX_LOOP[3].DEL_SHIFT/i_pipe/first_q\(47),
      O => \n_0_CHAIN_GEN[47].C_MUX.CARRY_MUX_i_1\
    );
\CHAIN_GEN[48].C_MUX.CARRY_MUX_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => \EXP_OP.OP/i_shift_to_fixed/SIGN_DEL/i_pipe/first_q\,
      I1 => \EXP_OP.OP/i_shift_to_fixed/ALIGN_SHIFT/MUX_LOOP[3].DEL_SHIFT/i_pipe/first_q\(48),
      O => \n_0_CHAIN_GEN[48].C_MUX.CARRY_MUX_i_1\
    );
\CHAIN_GEN[49].C_MUX.CARRY_MUX_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => \EXP_OP.OP/i_shift_to_fixed/SIGN_DEL/i_pipe/first_q\,
      I1 => \EXP_OP.OP/i_shift_to_fixed/ALIGN_SHIFT/MUX_LOOP[3].DEL_SHIFT/i_pipe/first_q\(49),
      O => \n_0_CHAIN_GEN[49].C_MUX.CARRY_MUX_i_1\
    );
\CHAIN_GEN[4].C_MUX.CARRY_MUX_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => s_axis_a_tdata(60),
      I1 => s_axis_a_tdata(61),
      O => \EXP_OP.OP/i_special_detect/range_overflow_detect/ADD_MANT_GEN[4].lut_op_reg\
    );
\CHAIN_GEN[4].C_MUX.CARRY_MUX_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => s_axis_a_tdata(60),
      I1 => s_axis_a_tdata(61),
      O => \EXP_OP.OP/i_special_detect/range_underflow_detect/ADD_MANT_GEN[4].lut_op_reg\
    );
\CHAIN_GEN[4].C_MUX.CARRY_MUX_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      I0 => s_axis_a_tdata(17),
      I1 => s_axis_a_tdata(16),
      I2 => s_axis_a_tdata(19),
      I3 => s_axis_a_tdata(18),
      O => \EXP_OP.OP/i_shift_to_fixed/ALIGN_Z_D/EQ_ZERO/chunk_det\(4)
    );
\CHAIN_GEN[4].C_MUX.CARRY_MUX_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => \EXP_OP.OP/i_shift_to_fixed/SIGN_DEL/i_pipe/first_q\,
      I1 => \EXP_OP.OP/i_shift_to_fixed/ALIGN_SHIFT/MUX_LOOP[3].DEL_SHIFT/i_pipe/first_q\(4),
      O => \n_0_CHAIN_GEN[4].C_MUX.CARRY_MUX_i_1__2\
    );
\CHAIN_GEN[4].C_MUX.CARRY_MUX_i_1__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => \EXP_OP.OP/Xi_at_op\(112),
      I1 => \EXP_OP.OP/Xi_at_op\(111),
      O => \EXP_OP.OP/i_Xi_gt_bias_sub1/ADD_MANT_GEN[4].lut_op_reg\
    );
\CHAIN_GEN[4].C_MUX.CARRY_MUX_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.adder_delay/i_pipe/first_q\(55),
      I1 => \EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.adder_delay/i_pipe/first_q\(57),
      I2 => \EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.adder_delay/i_pipe/first_q\(54),
      O => \EXP_OP.OP/i_renorm_and_round/xor_rnd2\(4)
    );
\CHAIN_GEN[4].C_MUX.CARRY_MUX_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => s_axis_a_tdata(61),
      I1 => s_axis_a_tdata(60),
      O => \EXP_OP.OP/i_special_detect/range_overflow_detect/ADD_MANT_GEN[4].di_reg\
    );
\CHAIN_GEN[4].C_MUX.CARRY_MUX_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
    port map (
      I0 => s_axis_a_tdata(61),
      I1 => s_axis_a_tdata(60),
      O => \EXP_OP.OP/i_special_detect/range_underflow_detect/ADD_MANT_GEN[4].di_reg\
    );
\CHAIN_GEN[50].C_MUX.CARRY_MUX_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => \EXP_OP.OP/i_shift_to_fixed/SIGN_DEL/i_pipe/first_q\,
      I1 => \EXP_OP.OP/i_shift_to_fixed/ALIGN_SHIFT/MUX_LOOP[3].DEL_SHIFT/i_pipe/first_q\(50),
      O => \n_0_CHAIN_GEN[50].C_MUX.CARRY_MUX_i_1\
    );
\CHAIN_GEN[51].C_MUX.CARRY_MUX_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => \EXP_OP.OP/i_shift_to_fixed/SIGN_DEL/i_pipe/first_q\,
      I1 => \EXP_OP.OP/i_shift_to_fixed/ALIGN_SHIFT/MUX_LOOP[3].DEL_SHIFT/i_pipe/first_q\(51),
      O => \n_0_CHAIN_GEN[51].C_MUX.CARRY_MUX_i_1\
    );
\CHAIN_GEN[52].C_MUX.CARRY_MUX_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => \EXP_OP.OP/i_shift_to_fixed/SIGN_DEL/i_pipe/first_q\,
      I1 => \EXP_OP.OP/i_shift_to_fixed/ALIGN_SHIFT/MUX_LOOP[3].DEL_SHIFT/i_pipe/first_q\(52),
      O => \n_0_CHAIN_GEN[52].C_MUX.CARRY_MUX_i_1\
    );
\CHAIN_GEN[53].C_MUX.CARRY_MUX_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => \EXP_OP.OP/i_shift_to_fixed/SIGN_DEL/i_pipe/first_q\,
      I1 => \EXP_OP.OP/i_shift_to_fixed/ALIGN_SHIFT/MUX_LOOP[3].DEL_SHIFT/i_pipe/first_q\(53),
      O => \n_0_CHAIN_GEN[53].C_MUX.CARRY_MUX_i_1\
    );
\CHAIN_GEN[54].C_MUX.CARRY_MUX_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => \EXP_OP.OP/i_shift_to_fixed/SIGN_DEL/i_pipe/first_q\,
      I1 => \EXP_OP.OP/i_shift_to_fixed/ALIGN_SHIFT/MUX_LOOP[3].DEL_SHIFT/i_pipe/first_q\(54),
      O => \n_0_CHAIN_GEN[54].C_MUX.CARRY_MUX_i_1\
    );
\CHAIN_GEN[55].C_MUX.CARRY_MUX_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => \EXP_OP.OP/i_shift_to_fixed/SIGN_DEL/i_pipe/first_q\,
      I1 => \EXP_OP.OP/i_shift_to_fixed/ALIGN_SHIFT/MUX_LOOP[3].DEL_SHIFT/i_pipe/first_q\(55),
      O => \n_0_CHAIN_GEN[55].C_MUX.CARRY_MUX_i_1\
    );
\CHAIN_GEN[56].C_MUX.CARRY_MUX_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => \EXP_OP.OP/i_shift_to_fixed/SIGN_DEL/i_pipe/first_q\,
      I1 => \EXP_OP.OP/i_shift_to_fixed/ALIGN_SHIFT/MUX_LOOP[3].DEL_SHIFT/i_pipe/first_q\(56),
      O => \n_0_CHAIN_GEN[56].C_MUX.CARRY_MUX_i_1\
    );
\CHAIN_GEN[57].C_MUX.CARRY_MUX_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => \EXP_OP.OP/i_shift_to_fixed/SIGN_DEL/i_pipe/first_q\,
      I1 => \EXP_OP.OP/i_shift_to_fixed/ALIGN_SHIFT/MUX_LOOP[3].DEL_SHIFT/i_pipe/first_q\(57),
      O => \n_0_CHAIN_GEN[57].C_MUX.CARRY_MUX_i_1\
    );
\CHAIN_GEN[58].C_MUX.CARRY_MUX_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => \EXP_OP.OP/i_shift_to_fixed/SIGN_DEL/i_pipe/first_q\,
      I1 => \EXP_OP.OP/i_shift_to_fixed/ALIGN_SHIFT/MUX_LOOP[3].DEL_SHIFT/i_pipe/first_q\(58),
      O => \n_0_CHAIN_GEN[58].C_MUX.CARRY_MUX_i_1\
    );
\CHAIN_GEN[59].C_MUX.CARRY_MUX_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => \EXP_OP.OP/i_shift_to_fixed/SIGN_DEL/i_pipe/first_q\,
      I1 => \EXP_OP.OP/i_shift_to_fixed/ALIGN_SHIFT/MUX_LOOP[3].DEL_SHIFT/i_pipe/first_q\(59),
      O => \n_0_CHAIN_GEN[59].C_MUX.CARRY_MUX_i_1\
    );
\CHAIN_GEN[5].C_MUX.CARRY_MUX_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => s_axis_a_tdata(62),
      O => \EXP_OP.OP/i_special_detect/range_underflow_detect/ADD_MANT_GEN[5].lut_op_reg\
    );
\CHAIN_GEN[5].C_MUX.CARRY_MUX_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      I0 => s_axis_a_tdata(23),
      I1 => s_axis_a_tdata(22),
      I2 => s_axis_a_tdata(21),
      I3 => s_axis_a_tdata(20),
      O => \EXP_OP.OP/i_shift_to_fixed/ALIGN_Z_D/EQ_ZERO/chunk_det\(5)
    );
\CHAIN_GEN[5].C_MUX.CARRY_MUX_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => \EXP_OP.OP/i_shift_to_fixed/SIGN_DEL/i_pipe/first_q\,
      I1 => \EXP_OP.OP/i_shift_to_fixed/ALIGN_SHIFT/MUX_LOOP[3].DEL_SHIFT/i_pipe/first_q\(5),
      O => \n_0_CHAIN_GEN[5].C_MUX.CARRY_MUX_i_1__1\
    );
\CHAIN_GEN[5].C_MUX.CARRY_MUX_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.adder_delay/i_pipe/first_q\(56),
      I1 => \EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.adder_delay/i_pipe/first_q\(57),
      I2 => \EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.adder_delay/i_pipe/first_q\(55),
      O => \EXP_OP.OP/i_renorm_and_round/xor_rnd2\(5)
    );
\CHAIN_GEN[5].C_MUX.CARRY_MUX_i_1__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \EXP_OP.OP/Xi_at_op\(113),
      O => \EXP_OP.OP/i_Xi_gt_bias_sub1/ADD_MANT_GEN[5].lut_op_reg\
    );
\CHAIN_GEN[60].C_MUX.CARRY_MUX_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => \EXP_OP.OP/i_shift_to_fixed/SIGN_DEL/i_pipe/first_q\,
      I1 => \EXP_OP.OP/i_shift_to_fixed/ALIGN_SHIFT/MUX_LOOP[3].DEL_SHIFT/i_pipe/first_q\(60),
      O => \n_0_CHAIN_GEN[60].C_MUX.CARRY_MUX_i_1\
    );
\CHAIN_GEN[61].C_MUX.CARRY_MUX_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => \EXP_OP.OP/i_shift_to_fixed/SIGN_DEL/i_pipe/first_q\,
      I1 => \EXP_OP.OP/i_shift_to_fixed/ALIGN_SHIFT/MUX_LOOP[3].DEL_SHIFT/i_pipe/first_q\(61),
      O => \n_0_CHAIN_GEN[61].C_MUX.CARRY_MUX_i_1\
    );
\CHAIN_GEN[62].C_MUX.CARRY_MUX_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => \EXP_OP.OP/i_shift_to_fixed/SIGN_DEL/i_pipe/first_q\,
      I1 => \EXP_OP.OP/i_shift_to_fixed/ALIGN_SHIFT/MUX_LOOP[3].DEL_SHIFT/i_pipe/first_q\(62),
      O => \n_0_CHAIN_GEN[62].C_MUX.CARRY_MUX_i_1\
    );
\CHAIN_GEN[63].C_MUX.CARRY_MUX_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => \EXP_OP.OP/i_shift_to_fixed/SIGN_DEL/i_pipe/first_q\,
      I1 => \EXP_OP.OP/i_shift_to_fixed/ALIGN_SHIFT/MUX_LOOP[3].DEL_SHIFT/i_pipe/first_q\(63),
      O => \n_0_CHAIN_GEN[63].C_MUX.CARRY_MUX_i_1\
    );
\CHAIN_GEN[64].C_MUX.CARRY_MUX_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => \EXP_OP.OP/i_shift_to_fixed/SIGN_DEL/i_pipe/first_q\,
      I1 => \EXP_OP.OP/i_shift_to_fixed/ALIGN_SHIFT/MUX_LOOP[3].DEL_SHIFT/i_pipe/first_q\(64),
      O => \n_0_CHAIN_GEN[64].C_MUX.CARRY_MUX_i_1\
    );
\CHAIN_GEN[65].C_MUX.CARRY_MUX_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => \EXP_OP.OP/i_shift_to_fixed/SIGN_DEL/i_pipe/first_q\,
      I1 => \EXP_OP.OP/i_shift_to_fixed/ALIGN_SHIFT/MUX_LOOP[3].DEL_SHIFT/i_pipe/first_q\(65),
      O => \n_0_CHAIN_GEN[65].C_MUX.CARRY_MUX_i_1\
    );
\CHAIN_GEN[66].C_MUX.CARRY_MUX_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => \EXP_OP.OP/i_shift_to_fixed/SIGN_DEL/i_pipe/first_q\,
      I1 => \EXP_OP.OP/i_shift_to_fixed/ALIGN_SHIFT/MUX_LOOP[3].DEL_SHIFT/i_pipe/first_q\(66),
      O => \n_0_CHAIN_GEN[66].C_MUX.CARRY_MUX_i_1\
    );
\CHAIN_GEN[6].C_MUX.CARRY_MUX_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      I0 => s_axis_a_tdata(27),
      I1 => s_axis_a_tdata(26),
      I2 => s_axis_a_tdata(25),
      I3 => s_axis_a_tdata(24),
      O => \EXP_OP.OP/i_shift_to_fixed/ALIGN_Z_D/EQ_ZERO/chunk_det\(6)
    );
\CHAIN_GEN[6].C_MUX.CARRY_MUX_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => \EXP_OP.OP/i_shift_to_fixed/SIGN_DEL/i_pipe/first_q\,
      I1 => \EXP_OP.OP/i_shift_to_fixed/ALIGN_SHIFT/MUX_LOOP[3].DEL_SHIFT/i_pipe/first_q\(6),
      O => \n_0_CHAIN_GEN[6].C_MUX.CARRY_MUX_i_1__0\
    );
\CHAIN_GEN[6].C_MUX.CARRY_MUX_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => \EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.adder_delay/i_pipe/first_q\(57),
      I1 => \EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.adder_delay/i_pipe/first_q\(56),
      O => \EXP_OP.OP/i_renorm_and_round/xor_rnd2\(6)
    );
\CHAIN_GEN[7].C_MUX.CARRY_MUX_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      I0 => s_axis_a_tdata(31),
      I1 => s_axis_a_tdata(30),
      I2 => s_axis_a_tdata(29),
      I3 => s_axis_a_tdata(28),
      O => \EXP_OP.OP/i_shift_to_fixed/ALIGN_Z_D/EQ_ZERO/chunk_det\(7)
    );
\CHAIN_GEN[7].C_MUX.CARRY_MUX_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => \EXP_OP.OP/i_shift_to_fixed/SIGN_DEL/i_pipe/first_q\,
      I1 => \EXP_OP.OP/i_shift_to_fixed/ALIGN_SHIFT/MUX_LOOP[3].DEL_SHIFT/i_pipe/first_q\(7),
      O => \n_0_CHAIN_GEN[7].C_MUX.CARRY_MUX_i_1__0\
    );
\CHAIN_GEN[8].C_MUX.CARRY_MUX_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      I0 => s_axis_a_tdata(33),
      I1 => s_axis_a_tdata(32),
      I2 => s_axis_a_tdata(34),
      I3 => s_axis_a_tdata(35),
      O => \EXP_OP.OP/i_shift_to_fixed/ALIGN_Z_D/EQ_ZERO/chunk_det\(8)
    );
\CHAIN_GEN[8].C_MUX.CARRY_MUX_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => \EXP_OP.OP/i_shift_to_fixed/SIGN_DEL/i_pipe/first_q\,
      I1 => \EXP_OP.OP/i_shift_to_fixed/ALIGN_SHIFT/MUX_LOOP[3].DEL_SHIFT/i_pipe/first_q\(8),
      O => \n_0_CHAIN_GEN[8].C_MUX.CARRY_MUX_i_1__0\
    );
\CHAIN_GEN[9].C_MUX.CARRY_MUX_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      I0 => s_axis_a_tdata(39),
      I1 => s_axis_a_tdata(38),
      I2 => s_axis_a_tdata(37),
      I3 => s_axis_a_tdata(36),
      O => \EXP_OP.OP/i_shift_to_fixed/ALIGN_Z_D/EQ_ZERO/chunk_det\(9)
    );
\CHAIN_GEN[9].C_MUX.CARRY_MUX_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => \EXP_OP.OP/i_shift_to_fixed/SIGN_DEL/i_pipe/first_q\,
      I1 => \EXP_OP.OP/i_shift_to_fixed/ALIGN_SHIFT/MUX_LOOP[3].DEL_SHIFT/i_pipe/first_q\(9),
      O => \n_0_CHAIN_GEN[9].C_MUX.CARRY_MUX_i_1__0\
    );
DSP_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A56A6A16"
    )
    port map (
      I0 => \EXP_OP.OP/Xi\(113),
      I1 => \EXP_OP.OP/Xi\(112),
      I2 => \EXP_OP.OP/Xi\(110),
      I3 => \EXP_OP.OP/Xi\(111),
      I4 => \EXP_OP.OP/Xi\(109),
      O => n_0_DSP_i_1
    );
DSP_i_10: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CC42339C"
    )
    port map (
      I0 => \EXP_OP.OP/Xi\(113),
      I1 => \EXP_OP.OP/Xi\(112),
      I2 => \EXP_OP.OP/Xi\(110),
      I3 => \EXP_OP.OP/Xi\(111),
      I4 => \EXP_OP.OP/Xi\(109),
      O => n_0_DSP_i_10
    );
\DSP_i_10__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"94292942"
    )
    port map (
      I0 => \EXP_OP.OP/Xi\(113),
      I1 => \EXP_OP.OP/Xi\(112),
      I2 => \EXP_OP.OP/Xi\(110),
      I3 => \EXP_OP.OP/Xi\(111),
      I4 => \EXP_OP.OP/Xi\(109),
      O => \n_0_DSP_i_10__0\
    );
\DSP_i_10__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4A"
    )
    port map (
      I0 => \EXP_OP.OP/i_ccm_recip_ln2/g_tables[2].i_addr_delay/i_pipe/first_q\(3),
      I1 => \EXP_OP.OP/i_ccm_recip_ln2/g_tables[2].i_addr_delay/i_pipe/first_q\(1),
      I2 => \EXP_OP.OP/i_ccm_recip_ln2/g_tables[2].i_addr_delay/i_pipe/first_q\(2),
      O => \n_0_DSP_i_10__1\
    );
DSP_i_11: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AE71AF50"
    )
    port map (
      I0 => \EXP_OP.OP/Xi\(113),
      I1 => \EXP_OP.OP/Xi\(112),
      I2 => \EXP_OP.OP/Xi\(110),
      I3 => \EXP_OP.OP/Xi\(111),
      I4 => \EXP_OP.OP/Xi\(109),
      O => n_0_DSP_i_11
    );
\DSP_i_11__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A94A6A94"
    )
    port map (
      I0 => \EXP_OP.OP/Xi\(113),
      I1 => \EXP_OP.OP/Xi\(112),
      I2 => \EXP_OP.OP/Xi\(110),
      I3 => \EXP_OP.OP/Xi\(111),
      I4 => \EXP_OP.OP/Xi\(109),
      O => \n_0_DSP_i_11__0\
    );
\DSP_i_11__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"85E8"
    )
    port map (
      I0 => \EXP_OP.OP/i_ccm_recip_ln2/g_tables[2].i_addr_delay/i_pipe/first_q\(3),
      I1 => \EXP_OP.OP/i_ccm_recip_ln2/g_tables[2].i_addr_delay/i_pipe/first_q\(0),
      I2 => \EXP_OP.OP/i_ccm_recip_ln2/g_tables[2].i_addr_delay/i_pipe/first_q\(1),
      I3 => \EXP_OP.OP/i_ccm_recip_ln2/g_tables[2].i_addr_delay/i_pipe/first_q\(2),
      O => \n_0_DSP_i_11__1\
    );
DSP_i_12: unisim.vcomponents.LUT5
    generic map(
      INIT => X"469955AA"
    )
    port map (
      I0 => \EXP_OP.OP/Xi\(113),
      I1 => \EXP_OP.OP/Xi\(112),
      I2 => \EXP_OP.OP/Xi\(111),
      I3 => \EXP_OP.OP/Xi\(110),
      I4 => \EXP_OP.OP/Xi\(109),
      O => n_0_DSP_i_12
    );
\DSP_i_12__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"36CCC332"
    )
    port map (
      I0 => \EXP_OP.OP/Xi\(113),
      I1 => \EXP_OP.OP/Xi\(112),
      I2 => \EXP_OP.OP/Xi\(111),
      I3 => \EXP_OP.OP/Xi\(109),
      I4 => \EXP_OP.OP/Xi\(110),
      O => \n_0_DSP_i_12__0\
    );
\DSP_i_12__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1886"
    )
    port map (
      I0 => \EXP_OP.OP/i_ccm_recip_ln2/g_tables[2].i_addr_delay/i_pipe/first_q\(3),
      I1 => \EXP_OP.OP/i_ccm_recip_ln2/g_tables[2].i_addr_delay/i_pipe/first_q\(1),
      I2 => \EXP_OP.OP/i_ccm_recip_ln2/g_tables[2].i_addr_delay/i_pipe/first_q\(2),
      I3 => \EXP_OP.OP/i_ccm_recip_ln2/g_tables[2].i_addr_delay/i_pipe/first_q\(0),
      O => \n_0_DSP_i_12__1\
    );
DSP_i_13: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9333CCCC"
    )
    port map (
      I0 => \EXP_OP.OP/Xi\(113),
      I1 => \EXP_OP.OP/Xi\(112),
      I2 => \EXP_OP.OP/Xi\(111),
      I3 => \EXP_OP.OP/Xi\(110),
      I4 => \EXP_OP.OP/Xi\(109),
      O => n_0_DSP_i_13
    );
\DSP_i_13__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"5FA000FE"
    )
    port map (
      I0 => \EXP_OP.OP/Xi\(113),
      I1 => \EXP_OP.OP/Xi\(112),
      I2 => \EXP_OP.OP/Xi\(110),
      I3 => \EXP_OP.OP/Xi\(111),
      I4 => \EXP_OP.OP/Xi\(109),
      O => \n_0_DSP_i_13__0\
    );
\DSP_i_13__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6118"
    )
    port map (
      I0 => \EXP_OP.OP/i_ccm_recip_ln2/g_tables[2].i_addr_delay/i_pipe/first_q\(3),
      I1 => \EXP_OP.OP/i_ccm_recip_ln2/g_tables[2].i_addr_delay/i_pipe/first_q\(1),
      I2 => \EXP_OP.OP/i_ccm_recip_ln2/g_tables[2].i_addr_delay/i_pipe/first_q\(2),
      I3 => \EXP_OP.OP/i_ccm_recip_ln2/g_tables[2].i_addr_delay/i_pipe/first_q\(0),
      O => \n_0_DSP_i_13__1\
    );
DSP_i_14: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7F7F8000"
    )
    port map (
      I0 => \EXP_OP.OP/Xi\(109),
      I1 => \EXP_OP.OP/Xi\(110),
      I2 => \EXP_OP.OP/Xi\(113),
      I3 => \EXP_OP.OP/Xi\(112),
      I4 => \EXP_OP.OP/Xi\(111),
      O => n_0_DSP_i_14
    );
\DSP_i_14__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A0A05F7E"
    )
    port map (
      I0 => \EXP_OP.OP/Xi\(113),
      I1 => \EXP_OP.OP/Xi\(112),
      I2 => \EXP_OP.OP/Xi\(109),
      I3 => \EXP_OP.OP/Xi\(111),
      I4 => \EXP_OP.OP/Xi\(110),
      O => \n_0_DSP_i_14__0\
    );
\DSP_i_14__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1886"
    )
    port map (
      I0 => \EXP_OP.OP/i_ccm_recip_ln2/g_tables[2].i_addr_delay/i_pipe/first_q\(3),
      I1 => \EXP_OP.OP/i_ccm_recip_ln2/g_tables[2].i_addr_delay/i_pipe/first_q\(1),
      I2 => \EXP_OP.OP/i_ccm_recip_ln2/g_tables[2].i_addr_delay/i_pipe/first_q\(2),
      I3 => \EXP_OP.OP/i_ccm_recip_ln2/g_tables[2].i_addr_delay/i_pipe/first_q\(0),
      O => \n_0_DSP_i_14__1\
    );
DSP_i_15: unisim.vcomponents.LUT5
    generic map(
      INIT => X"777F8080"
    )
    port map (
      I0 => \EXP_OP.OP/Xi\(109),
      I1 => \EXP_OP.OP/Xi\(113),
      I2 => \EXP_OP.OP/Xi\(112),
      I3 => \EXP_OP.OP/Xi\(111),
      I4 => \EXP_OP.OP/Xi\(110),
      O => n_0_DSP_i_15
    );
\DSP_i_15__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAA95556"
    )
    port map (
      I0 => \EXP_OP.OP/Xi\(113),
      I1 => \EXP_OP.OP/Xi\(112),
      I2 => \EXP_OP.OP/Xi\(110),
      I3 => \EXP_OP.OP/Xi\(111),
      I4 => \EXP_OP.OP/Xi\(109),
      O => \n_0_DSP_i_15__0\
    );
\DSP_i_15__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"711C"
    )
    port map (
      I0 => \EXP_OP.OP/i_ccm_recip_ln2/g_tables[2].i_addr_delay/i_pipe/first_q\(3),
      I1 => \EXP_OP.OP/i_ccm_recip_ln2/g_tables[2].i_addr_delay/i_pipe/first_q\(1),
      I2 => \EXP_OP.OP/i_ccm_recip_ln2/g_tables[2].i_addr_delay/i_pipe/first_q\(2),
      I3 => \EXP_OP.OP/i_ccm_recip_ln2/g_tables[2].i_addr_delay/i_pipe/first_q\(0),
      O => \n_0_DSP_i_15__1\
    );
DSP_i_16: unisim.vcomponents.LUT5
    generic map(
      INIT => X"5777A888"
    )
    port map (
      I0 => \EXP_OP.OP/Xi\(113),
      I1 => \EXP_OP.OP/Xi\(112),
      I2 => \EXP_OP.OP/Xi\(110),
      I3 => \EXP_OP.OP/Xi\(111),
      I4 => \EXP_OP.OP/Xi\(109),
      O => n_0_DSP_i_16
    );
\DSP_i_16__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"56"
    )
    port map (
      I0 => \EXP_OP.OP/Xi\(112),
      I1 => \EXP_OP.OP/Xi\(110),
      I2 => \EXP_OP.OP/Xi\(111),
      O => \n_0_DSP_i_16__0\
    );
DSP_i_17: unisim.vcomponents.LUT5
    generic map(
      INIT => X"46466222"
    )
    port map (
      I0 => \EXP_OP.OP/Xi\(113),
      I1 => \EXP_OP.OP/Xi\(112),
      I2 => \EXP_OP.OP/Xi\(110),
      I3 => \EXP_OP.OP/Xi\(109),
      I4 => \EXP_OP.OP/Xi\(111),
      O => n_0_DSP_i_17
    );
\DSP_i_17__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => \EXP_OP.OP/Xi\(110),
      I1 => \EXP_OP.OP/Xi\(111),
      O => \n_0_DSP_i_17__0\
    );
DSP_i_18: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A5AA9A58"
    )
    port map (
      I0 => \EXP_OP.OP/Xi\(113),
      I1 => \EXP_OP.OP/Xi\(109),
      I2 => \EXP_OP.OP/Xi\(112),
      I3 => \EXP_OP.OP/Xi\(110),
      I4 => \EXP_OP.OP/Xi\(111),
      O => n_0_DSP_i_18
    );
\DSP_i_18__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \EXP_OP.OP/Xi\(110),
      I1 => \EXP_OP.OP/Xi\(109),
      O => \n_0_DSP_i_18__0\
    );
DSP_i_19: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CC333CC2"
    )
    port map (
      I0 => \EXP_OP.OP/Xi\(113),
      I1 => \EXP_OP.OP/Xi\(112),
      I2 => \EXP_OP.OP/Xi\(109),
      I3 => \EXP_OP.OP/Xi\(110),
      I4 => \EXP_OP.OP/Xi\(111),
      O => n_0_DSP_i_19
    );
\DSP_i_19__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => \EXP_OP.OP/Xi\(113),
      I1 => \EXP_OP.OP/Xi\(112),
      O => \n_0_DSP_i_19__0\
    );
\DSP_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A0805F7E"
    )
    port map (
      I0 => \EXP_OP.OP/Xi\(113),
      I1 => \EXP_OP.OP/Xi\(112),
      I2 => \EXP_OP.OP/Xi\(109),
      I3 => \EXP_OP.OP/Xi\(111),
      I4 => \EXP_OP.OP/Xi\(110),
      O => \n_0_DSP_i_1__0\
    );
\DSP_i_1__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \EXP_OP.OP/Sx_at_Xi\,
      O => \EXP_OP.OP/i_ccm_ln2/g_tables[1].i_addsub/alumode_lo\(1)
    );
\DSP_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => \EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.adder_delay/i_pipe/first_q\(57),
      I1 => \EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.adder_delay/i_pipe/first_q\(50),
      O => \EXP_OP.OP/i_renorm_and_round/dsp_c\(46)
    );
\DSP_i_1__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => \EXP_OP.OP/i_ccm_recip_ln2/g_tables[2].i_addr_delay/i_pipe/first_q\(3),
      I1 => \EXP_OP.OP/i_ccm_recip_ln2/g_tables[2].i_addr_delay/i_pipe/first_q\(2),
      O => \n_0_DSP_i_1__3\
    );
DSP_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"32C3C34C"
    )
    port map (
      I0 => \EXP_OP.OP/Xi\(113),
      I1 => \EXP_OP.OP/Xi\(112),
      I2 => \EXP_OP.OP/Xi\(110),
      I3 => \EXP_OP.OP/Xi\(111),
      I4 => \EXP_OP.OP/Xi\(109),
      O => n_0_DSP_i_2
    );
DSP_i_20: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F00F0E"
    )
    port map (
      I0 => \EXP_OP.OP/Xi\(113),
      I1 => \EXP_OP.OP/Xi\(112),
      I2 => \EXP_OP.OP/Xi\(111),
      I3 => \EXP_OP.OP/Xi\(110),
      I4 => \EXP_OP.OP/Xi\(109),
      O => n_0_DSP_i_20
    );
\DSP_i_20__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"62"
    )
    port map (
      I0 => \EXP_OP.OP/Xi\(113),
      I1 => \EXP_OP.OP/Xi\(112),
      I2 => \EXP_OP.OP/Xi\(111),
      O => \n_0_DSP_i_20__0\
    );
DSP_i_21: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CF3C8C30"
    )
    port map (
      I0 => \EXP_OP.OP/Xi\(109),
      I1 => \EXP_OP.OP/Xi\(113),
      I2 => \EXP_OP.OP/Xi\(112),
      I3 => \EXP_OP.OP/Xi\(111),
      I4 => \EXP_OP.OP/Xi\(110),
      O => n_0_DSP_i_21
    );
\DSP_i_21__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000FFFE"
    )
    port map (
      I0 => \EXP_OP.OP/Xi\(113),
      I1 => \EXP_OP.OP/Xi\(112),
      I2 => \EXP_OP.OP/Xi\(109),
      I3 => \EXP_OP.OP/Xi\(111),
      I4 => \EXP_OP.OP/Xi\(110),
      O => \n_0_DSP_i_21__0\
    );
DSP_i_22: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6239DC62"
    )
    port map (
      I0 => \EXP_OP.OP/Xi\(113),
      I1 => \EXP_OP.OP/Xi\(112),
      I2 => \EXP_OP.OP/Xi\(109),
      I3 => \EXP_OP.OP/Xi\(110),
      I4 => \EXP_OP.OP/Xi\(111),
      O => n_0_DSP_i_22
    );
\DSP_i_22__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000FFFE"
    )
    port map (
      I0 => \EXP_OP.OP/Xi\(113),
      I1 => \EXP_OP.OP/Xi\(112),
      I2 => \EXP_OP.OP/Xi\(110),
      I3 => \EXP_OP.OP/Xi\(111),
      I4 => \EXP_OP.OP/Xi\(109),
      O => \n_0_DSP_i_22__0\
    );
DSP_i_23: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
    port map (
      I0 => \EXP_OP.OP/Xi\(113),
      I1 => \EXP_OP.OP/Xi\(111),
      I2 => \EXP_OP.OP/Xi\(109),
      I3 => \EXP_OP.OP/Xi\(110),
      I4 => \EXP_OP.OP/Xi\(112),
      O => n_0_DSP_i_23
    );
DSP_i_24: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
    port map (
      I0 => \EXP_OP.OP/Xi\(113),
      I1 => \EXP_OP.OP/Xi\(110),
      I2 => \EXP_OP.OP/Xi\(109),
      I3 => \EXP_OP.OP/Xi\(111),
      I4 => \EXP_OP.OP/Xi\(112),
      O => n_0_DSP_i_24
    );
DSP_i_25: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
    port map (
      I0 => \EXP_OP.OP/Xi\(113),
      I1 => \EXP_OP.OP/Xi\(110),
      I2 => \EXP_OP.OP/Xi\(109),
      I3 => \EXP_OP.OP/Xi\(111),
      I4 => \EXP_OP.OP/Xi\(112),
      O => n_0_DSP_i_25
    );
DSP_i_26: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000FFFE"
    )
    port map (
      I0 => \EXP_OP.OP/Xi\(110),
      I1 => \EXP_OP.OP/Xi\(109),
      I2 => \EXP_OP.OP/Xi\(111),
      I3 => \EXP_OP.OP/Xi\(112),
      I4 => \EXP_OP.OP/Xi\(113),
      O => n_0_DSP_i_26
    );
DSP_i_27: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000FFFE"
    )
    port map (
      I0 => \EXP_OP.OP/Xi\(113),
      I1 => \EXP_OP.OP/Xi\(111),
      I2 => \EXP_OP.OP/Xi\(109),
      I3 => \EXP_OP.OP/Xi\(110),
      I4 => \EXP_OP.OP/Xi\(112),
      O => n_0_DSP_i_27
    );
DSP_i_28: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000FFFE"
    )
    port map (
      I0 => \EXP_OP.OP/Xi\(113),
      I1 => \EXP_OP.OP/Xi\(112),
      I2 => \EXP_OP.OP/Xi\(109),
      I3 => \EXP_OP.OP/Xi\(110),
      I4 => \EXP_OP.OP/Xi\(111),
      O => n_0_DSP_i_28
    );
DSP_i_29: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000FFFE"
    )
    port map (
      I0 => \EXP_OP.OP/Xi\(113),
      I1 => \EXP_OP.OP/Xi\(112),
      I2 => \EXP_OP.OP/Xi\(111),
      I3 => \EXP_OP.OP/Xi\(109),
      I4 => \EXP_OP.OP/Xi\(110),
      O => n_0_DSP_i_29
    );
\DSP_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A8A85776"
    )
    port map (
      I0 => \EXP_OP.OP/Xi\(113),
      I1 => \EXP_OP.OP/Xi\(112),
      I2 => \EXP_OP.OP/Xi\(111),
      I3 => \EXP_OP.OP/Xi\(110),
      I4 => \EXP_OP.OP/Xi\(109),
      O => \n_0_DSP_i_2__0\
    );
\DSP_i_2__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.adder_delay/i_pipe/first_q\(57),
      O => \EXP_OP.OP/Fr_less_than_one_at_res_exp\
    );
\DSP_i_2__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4A"
    )
    port map (
      I0 => \EXP_OP.OP/i_ccm_recip_ln2/g_tables[2].i_addr_delay/i_pipe/first_q\(3),
      I1 => \EXP_OP.OP/i_ccm_recip_ln2/g_tables[2].i_addr_delay/i_pipe/first_q\(1),
      I2 => \EXP_OP.OP/i_ccm_recip_ln2/g_tables[2].i_addr_delay/i_pipe/first_q\(2),
      O => \n_0_DSP_i_2__2\
    );
DSP_i_3: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F01A87F0"
    )
    port map (
      I0 => \EXP_OP.OP/Xi\(113),
      I1 => \EXP_OP.OP/Xi\(112),
      I2 => \EXP_OP.OP/Xi\(111),
      I3 => \EXP_OP.OP/Xi\(110),
      I4 => \EXP_OP.OP/Xi\(109),
      O => n_0_DSP_i_3
    );
DSP_i_30: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000FFFE"
    )
    port map (
      I0 => \EXP_OP.OP/Xi\(113),
      I1 => \EXP_OP.OP/Xi\(112),
      I2 => \EXP_OP.OP/Xi\(110),
      I3 => \EXP_OP.OP/Xi\(111),
      I4 => \EXP_OP.OP/Xi\(109),
      O => n_0_DSP_i_30
    );
DSP_i_31: unisim.vcomponents.LUT5
    generic map(
      INIT => X"57777776"
    )
    port map (
      I0 => \EXP_OP.OP/Xi\(113),
      I1 => \EXP_OP.OP/Xi\(112),
      I2 => \EXP_OP.OP/Xi\(111),
      I3 => \EXP_OP.OP/Xi\(109),
      I4 => \EXP_OP.OP/Xi\(110),
      O => n_0_DSP_i_31
    );
DSP_i_32: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BD9D9D9C"
    )
    port map (
      I0 => \EXP_OP.OP/Xi\(113),
      I1 => \EXP_OP.OP/Xi\(112),
      I2 => \EXP_OP.OP/Xi\(111),
      I3 => \EXP_OP.OP/Xi\(109),
      I4 => \EXP_OP.OP/Xi\(110),
      O => n_0_DSP_i_32
    );
DSP_i_33: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6599459A"
    )
    port map (
      I0 => \EXP_OP.OP/Xi\(113),
      I1 => \EXP_OP.OP/Xi\(112),
      I2 => \EXP_OP.OP/Xi\(110),
      I3 => \EXP_OP.OP/Xi\(111),
      I4 => \EXP_OP.OP/Xi\(109),
      O => n_0_DSP_i_33
    );
DSP_i_34: unisim.vcomponents.LUT5
    generic map(
      INIT => X"3C9C233C"
    )
    port map (
      I0 => \EXP_OP.OP/Xi\(113),
      I1 => \EXP_OP.OP/Xi\(112),
      I2 => \EXP_OP.OP/Xi\(110),
      I3 => \EXP_OP.OP/Xi\(109),
      I4 => \EXP_OP.OP/Xi\(111),
      O => n_0_DSP_i_34
    );
DSP_i_35: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E18F5AF0"
    )
    port map (
      I0 => \EXP_OP.OP/Xi\(113),
      I1 => \EXP_OP.OP/Xi\(112),
      I2 => \EXP_OP.OP/Xi\(111),
      I3 => \EXP_OP.OP/Xi\(110),
      I4 => \EXP_OP.OP/Xi\(109),
      O => n_0_DSP_i_35
    );
DSP_i_36: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A5557AA8"
    )
    port map (
      I0 => \EXP_OP.OP/Xi\(113),
      I1 => \EXP_OP.OP/Xi\(111),
      I2 => \EXP_OP.OP/Xi\(109),
      I3 => \EXP_OP.OP/Xi\(112),
      I4 => \EXP_OP.OP/Xi\(110),
      O => n_0_DSP_i_36
    );
DSP_i_37: unisim.vcomponents.LUT5
    generic map(
      INIT => X"3339CC42"
    )
    port map (
      I0 => \EXP_OP.OP/Xi\(113),
      I1 => \EXP_OP.OP/Xi\(112),
      I2 => \EXP_OP.OP/Xi\(110),
      I3 => \EXP_OP.OP/Xi\(111),
      I4 => \EXP_OP.OP/Xi\(109),
      O => n_0_DSP_i_37
    );
DSP_i_38: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F10A508E"
    )
    port map (
      I0 => \EXP_OP.OP/Xi\(113),
      I1 => \EXP_OP.OP/Xi\(112),
      I2 => \EXP_OP.OP/Xi\(110),
      I3 => \EXP_OP.OP/Xi\(111),
      I4 => \EXP_OP.OP/Xi\(109),
      O => n_0_DSP_i_38
    );
DSP_i_39: unisim.vcomponents.LUT5
    generic map(
      INIT => X"11EAA876"
    )
    port map (
      I0 => \EXP_OP.OP/Xi\(113),
      I1 => \EXP_OP.OP/Xi\(112),
      I2 => \EXP_OP.OP/Xi\(111),
      I3 => \EXP_OP.OP/Xi\(110),
      I4 => \EXP_OP.OP/Xi\(109),
      O => n_0_DSP_i_39
    );
\DSP_i_3__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"3BB99DDC"
    )
    port map (
      I0 => \EXP_OP.OP/Xi\(113),
      I1 => \EXP_OP.OP/Xi\(112),
      I2 => \EXP_OP.OP/Xi\(110),
      I3 => \EXP_OP.OP/Xi\(109),
      I4 => \EXP_OP.OP/Xi\(111),
      O => \n_0_DSP_i_3__0\
    );
\DSP_i_3__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A5E8"
    )
    port map (
      I0 => \EXP_OP.OP/i_ccm_recip_ln2/g_tables[2].i_addr_delay/i_pipe/first_q\(3),
      I1 => \EXP_OP.OP/i_ccm_recip_ln2/g_tables[2].i_addr_delay/i_pipe/first_q\(0),
      I2 => \EXP_OP.OP/i_ccm_recip_ln2/g_tables[2].i_addr_delay/i_pipe/first_q\(1),
      I3 => \EXP_OP.OP/i_ccm_recip_ln2/g_tables[2].i_addr_delay/i_pipe/first_q\(2),
      O => \n_0_DSP_i_3__1\
    );
DSP_i_4: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EA157788"
    )
    port map (
      I0 => \EXP_OP.OP/Xi\(113),
      I1 => \EXP_OP.OP/Xi\(112),
      I2 => \EXP_OP.OP/Xi\(111),
      I3 => \EXP_OP.OP/Xi\(110),
      I4 => \EXP_OP.OP/Xi\(109),
      O => n_0_DSP_i_4
    );
DSP_i_40: unisim.vcomponents.LUT5
    generic map(
      INIT => X"4662B9DC"
    )
    port map (
      I0 => \EXP_OP.OP/Xi\(113),
      I1 => \EXP_OP.OP/Xi\(112),
      I2 => \EXP_OP.OP/Xi\(110),
      I3 => \EXP_OP.OP/Xi\(111),
      I4 => \EXP_OP.OP/Xi\(109),
      O => n_0_DSP_i_40
    );
DSP_i_41: unisim.vcomponents.LUT5
    generic map(
      INIT => X"65596598"
    )
    port map (
      I0 => \EXP_OP.OP/Xi\(113),
      I1 => \EXP_OP.OP/Xi\(112),
      I2 => \EXP_OP.OP/Xi\(110),
      I3 => \EXP_OP.OP/Xi\(111),
      I4 => \EXP_OP.OP/Xi\(109),
      O => n_0_DSP_i_41
    );
DSP_i_42: unisim.vcomponents.LUT5
    generic map(
      INIT => X"3C3CC332"
    )
    port map (
      I0 => \EXP_OP.OP/Xi\(113),
      I1 => \EXP_OP.OP/Xi\(112),
      I2 => \EXP_OP.OP/Xi\(110),
      I3 => \EXP_OP.OP/Xi\(109),
      I4 => \EXP_OP.OP/Xi\(111),
      O => n_0_DSP_i_42
    );
DSP_i_43: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00F0FF0E"
    )
    port map (
      I0 => \EXP_OP.OP/Xi\(113),
      I1 => \EXP_OP.OP/Xi\(112),
      I2 => \EXP_OP.OP/Xi\(110),
      I3 => \EXP_OP.OP/Xi\(109),
      I4 => \EXP_OP.OP/Xi\(111),
      O => n_0_DSP_i_43
    );
DSP_i_44: unisim.vcomponents.LUT5
    generic map(
      INIT => X"70F00F0E"
    )
    port map (
      I0 => \EXP_OP.OP/Xi\(113),
      I1 => \EXP_OP.OP/Xi\(112),
      I2 => \EXP_OP.OP/Xi\(110),
      I3 => \EXP_OP.OP/Xi\(111),
      I4 => \EXP_OP.OP/Xi\(109),
      O => n_0_DSP_i_44
    );
DSP_i_45: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8000FFFE"
    )
    port map (
      I0 => \EXP_OP.OP/Xi\(113),
      I1 => \EXP_OP.OP/Xi\(112),
      I2 => \EXP_OP.OP/Xi\(111),
      I3 => \EXP_OP.OP/Xi\(110),
      I4 => \EXP_OP.OP/Xi\(109),
      O => n_0_DSP_i_45
    );
DSP_i_46: unisim.vcomponents.LUT5
    generic map(
      INIT => X"D5555554"
    )
    port map (
      I0 => \EXP_OP.OP/Xi\(113),
      I1 => \EXP_OP.OP/Xi\(112),
      I2 => \EXP_OP.OP/Xi\(111),
      I3 => \EXP_OP.OP/Xi\(109),
      I4 => \EXP_OP.OP/Xi\(110),
      O => n_0_DSP_i_46
    );
DSP_i_47: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80007FFE"
    )
    port map (
      I0 => \EXP_OP.OP/Xi\(113),
      I1 => \EXP_OP.OP/Xi\(111),
      I2 => \EXP_OP.OP/Xi\(109),
      I3 => \EXP_OP.OP/Xi\(110),
      I4 => \EXP_OP.OP/Xi\(112),
      O => n_0_DSP_i_47
    );
DSP_i_48: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A0007FFE"
    )
    port map (
      I0 => \EXP_OP.OP/Xi\(113),
      I1 => \EXP_OP.OP/Xi\(112),
      I2 => \EXP_OP.OP/Xi\(109),
      I3 => \EXP_OP.OP/Xi\(110),
      I4 => \EXP_OP.OP/Xi\(111),
      O => n_0_DSP_i_48
    );
\DSP_i_4__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E7596518"
    )
    port map (
      I0 => \EXP_OP.OP/Xi\(113),
      I1 => \EXP_OP.OP/Xi\(112),
      I2 => \EXP_OP.OP/Xi\(110),
      I3 => \EXP_OP.OP/Xi\(111),
      I4 => \EXP_OP.OP/Xi\(109),
      O => \n_0_DSP_i_4__0\
    );
\DSP_i_4__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"780E"
    )
    port map (
      I0 => \EXP_OP.OP/i_ccm_recip_ln2/g_tables[2].i_addr_delay/i_pipe/first_q\(3),
      I1 => \EXP_OP.OP/i_ccm_recip_ln2/g_tables[2].i_addr_delay/i_pipe/first_q\(1),
      I2 => \EXP_OP.OP/i_ccm_recip_ln2/g_tables[2].i_addr_delay/i_pipe/first_q\(2),
      I3 => \EXP_OP.OP/i_ccm_recip_ln2/g_tables[2].i_addr_delay/i_pipe/first_q\(0),
      O => \n_0_DSP_i_4__1\
    );
DSP_i_5: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B9DD6622"
    )
    port map (
      I0 => \EXP_OP.OP/Xi\(113),
      I1 => \EXP_OP.OP/Xi\(112),
      I2 => \EXP_OP.OP/Xi\(110),
      I3 => \EXP_OP.OP/Xi\(111),
      I4 => \EXP_OP.OP/Xi\(109),
      O => n_0_DSP_i_5
    );
\DSP_i_5__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9C233942"
    )
    port map (
      I0 => \EXP_OP.OP/Xi\(113),
      I1 => \EXP_OP.OP/Xi\(112),
      I2 => \EXP_OP.OP/Xi\(111),
      I3 => \EXP_OP.OP/Xi\(110),
      I4 => \EXP_OP.OP/Xi\(109),
      O => \n_0_DSP_i_5__0\
    );
\DSP_i_5__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8876"
    )
    port map (
      I0 => \EXP_OP.OP/i_ccm_recip_ln2/g_tables[2].i_addr_delay/i_pipe/first_q\(3),
      I1 => \EXP_OP.OP/i_ccm_recip_ln2/g_tables[2].i_addr_delay/i_pipe/first_q\(0),
      I2 => \EXP_OP.OP/i_ccm_recip_ln2/g_tables[2].i_addr_delay/i_pipe/first_q\(2),
      I3 => \EXP_OP.OP/i_ccm_recip_ln2/g_tables[2].i_addr_delay/i_pipe/first_q\(1),
      O => \n_0_DSP_i_5__1\
    );
DSP_i_6: unisim.vcomponents.LUT5
    generic map(
      INIT => X"C73CCC38"
    )
    port map (
      I0 => \EXP_OP.OP/Xi\(109),
      I1 => \EXP_OP.OP/Xi\(113),
      I2 => \EXP_OP.OP/Xi\(112),
      I3 => \EXP_OP.OP/Xi\(111),
      I4 => \EXP_OP.OP/Xi\(110),
      O => n_0_DSP_i_6
    );
\DSP_i_6__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AE1851AE"
    )
    port map (
      I0 => \EXP_OP.OP/Xi\(113),
      I1 => \EXP_OP.OP/Xi\(112),
      I2 => \EXP_OP.OP/Xi\(110),
      I3 => \EXP_OP.OP/Xi\(109),
      I4 => \EXP_OP.OP/Xi\(111),
      O => \n_0_DSP_i_6__0\
    );
\DSP_i_6__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AA56"
    )
    port map (
      I0 => \EXP_OP.OP/i_ccm_recip_ln2/g_tables[2].i_addr_delay/i_pipe/first_q\(3),
      I1 => \EXP_OP.OP/i_ccm_recip_ln2/g_tables[2].i_addr_delay/i_pipe/first_q\(1),
      I2 => \EXP_OP.OP/i_ccm_recip_ln2/g_tables[2].i_addr_delay/i_pipe/first_q\(2),
      I3 => \EXP_OP.OP/i_ccm_recip_ln2/g_tables[2].i_addr_delay/i_pipe/first_q\(0),
      O => \n_0_DSP_i_6__1\
    );
DSP_i_7: unisim.vcomponents.LUT5
    generic map(
      INIT => X"C633DCC2"
    )
    port map (
      I0 => \EXP_OP.OP/Xi\(113),
      I1 => \EXP_OP.OP/Xi\(112),
      I2 => \EXP_OP.OP/Xi\(109),
      I3 => \EXP_OP.OP/Xi\(110),
      I4 => \EXP_OP.OP/Xi\(111),
      O => n_0_DSP_i_7
    );
\DSP_i_7__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"24B66D24"
    )
    port map (
      I0 => \EXP_OP.OP/Xi\(113),
      I1 => \EXP_OP.OP/Xi\(112),
      I2 => \EXP_OP.OP/Xi\(110),
      I3 => \EXP_OP.OP/Xi\(111),
      I4 => \EXP_OP.OP/Xi\(109),
      O => \n_0_DSP_i_7__0\
    );
\DSP_i_7__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F3C"
    )
    port map (
      I0 => \EXP_OP.OP/i_ccm_recip_ln2/g_tables[2].i_addr_delay/i_pipe/first_q\(3),
      I1 => \EXP_OP.OP/i_ccm_recip_ln2/g_tables[2].i_addr_delay/i_pipe/first_q\(1),
      I2 => \EXP_OP.OP/i_ccm_recip_ln2/g_tables[2].i_addr_delay/i_pipe/first_q\(2),
      I3 => \EXP_OP.OP/i_ccm_recip_ln2/g_tables[2].i_addr_delay/i_pipe/first_q\(0),
      O => \n_0_DSP_i_7__1\
    );
DSP_i_8: unisim.vcomponents.LUT5
    generic map(
      INIT => X"17E0A07E"
    )
    port map (
      I0 => \EXP_OP.OP/Xi\(113),
      I1 => \EXP_OP.OP/Xi\(112),
      I2 => \EXP_OP.OP/Xi\(110),
      I3 => \EXP_OP.OP/Xi\(111),
      I4 => \EXP_OP.OP/Xi\(109),
      O => n_0_DSP_i_8
    );
\DSP_i_8__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B264D9B2"
    )
    port map (
      I0 => \EXP_OP.OP/Xi\(113),
      I1 => \EXP_OP.OP/Xi\(112),
      I2 => \EXP_OP.OP/Xi\(110),
      I3 => \EXP_OP.OP/Xi\(111),
      I4 => \EXP_OP.OP/Xi\(109),
      O => \n_0_DSP_i_8__0\
    );
\DSP_i_8__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"93CC"
    )
    port map (
      I0 => \EXP_OP.OP/i_ccm_recip_ln2/g_tables[2].i_addr_delay/i_pipe/first_q\(3),
      I1 => \EXP_OP.OP/i_ccm_recip_ln2/g_tables[2].i_addr_delay/i_pipe/first_q\(1),
      I2 => \EXP_OP.OP/i_ccm_recip_ln2/g_tables[2].i_addr_delay/i_pipe/first_q\(2),
      I3 => \EXP_OP.OP/i_ccm_recip_ln2/g_tables[2].i_addr_delay/i_pipe/first_q\(0),
      O => \n_0_DSP_i_8__1\
    );
DSP_i_9: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AE89556"
    )
    port map (
      I0 => \EXP_OP.OP/Xi\(113),
      I1 => \EXP_OP.OP/Xi\(112),
      I2 => \EXP_OP.OP/Xi\(109),
      I3 => \EXP_OP.OP/Xi\(111),
      I4 => \EXP_OP.OP/Xi\(110),
      O => n_0_DSP_i_9
    );
\DSP_i_9__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"D642BD94"
    )
    port map (
      I0 => \EXP_OP.OP/Xi\(113),
      I1 => \EXP_OP.OP/Xi\(112),
      I2 => \EXP_OP.OP/Xi\(110),
      I3 => \EXP_OP.OP/Xi\(109),
      I4 => \EXP_OP.OP/Xi\(111),
      O => \n_0_DSP_i_9__0\
    );
\DSP_i_9__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
    port map (
      I0 => \EXP_OP.OP/i_ccm_recip_ln2/g_tables[2].i_addr_delay/i_pipe/first_q\(3),
      I1 => \EXP_OP.OP/i_ccm_recip_ln2/g_tables[2].i_addr_delay/i_pipe/first_q\(2),
      I2 => \EXP_OP.OP/i_ccm_recip_ln2/g_tables[2].i_addr_delay/i_pipe/first_q\(0),
      O => \n_0_DSP_i_9__1\
    );
\EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.adder_delay/i_pipe/opt_has_pipe.first_q_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => \EXP_OP.OP/g_Fr_other.i_calculate_Fr/ARG\(0),
      Q => \EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.adder_delay/i_pipe/first_q\(0),
      R => \<const0>\
    );
\EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.adder_delay/i_pipe/opt_has_pipe.first_q_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => \EXP_OP.OP/g_Fr_other.i_calculate_Fr/ARG\(10),
      Q => \EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.adder_delay/i_pipe/first_q\(10),
      R => \<const0>\
    );
\EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.adder_delay/i_pipe/opt_has_pipe.first_q_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => \EXP_OP.OP/g_Fr_other.i_calculate_Fr/ARG\(11),
      Q => \EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.adder_delay/i_pipe/first_q\(11),
      R => \<const0>\
    );
\EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.adder_delay/i_pipe/opt_has_pipe.first_q_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => \EXP_OP.OP/g_Fr_other.i_calculate_Fr/ARG\(12),
      Q => \EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.adder_delay/i_pipe/first_q\(12),
      R => \<const0>\
    );
\EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.adder_delay/i_pipe/opt_has_pipe.first_q_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => \EXP_OP.OP/g_Fr_other.i_calculate_Fr/ARG\(13),
      Q => \EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.adder_delay/i_pipe/first_q\(13),
      R => \<const0>\
    );
\EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.adder_delay/i_pipe/opt_has_pipe.first_q_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => \EXP_OP.OP/g_Fr_other.i_calculate_Fr/ARG\(14),
      Q => \EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.adder_delay/i_pipe/first_q\(14),
      R => \<const0>\
    );
\EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.adder_delay/i_pipe/opt_has_pipe.first_q_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => \EXP_OP.OP/g_Fr_other.i_calculate_Fr/ARG\(15),
      Q => \EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.adder_delay/i_pipe/first_q\(15),
      R => \<const0>\
    );
\EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.adder_delay/i_pipe/opt_has_pipe.first_q_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => \EXP_OP.OP/g_Fr_other.i_calculate_Fr/ARG\(16),
      Q => \EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.adder_delay/i_pipe/first_q\(16),
      R => \<const0>\
    );
\EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.adder_delay/i_pipe/opt_has_pipe.first_q_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => \EXP_OP.OP/g_Fr_other.i_calculate_Fr/ARG\(17),
      Q => \EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.adder_delay/i_pipe/first_q\(17),
      R => \<const0>\
    );
\EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.adder_delay/i_pipe/opt_has_pipe.first_q_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => \EXP_OP.OP/g_Fr_other.i_calculate_Fr/ARG\(18),
      Q => \EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.adder_delay/i_pipe/first_q\(18),
      R => \<const0>\
    );
\EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.adder_delay/i_pipe/opt_has_pipe.first_q_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => \EXP_OP.OP/g_Fr_other.i_calculate_Fr/ARG\(19),
      Q => \EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.adder_delay/i_pipe/first_q\(19),
      R => \<const0>\
    );
\EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.adder_delay/i_pipe/opt_has_pipe.first_q_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => \EXP_OP.OP/g_Fr_other.i_calculate_Fr/ARG\(1),
      Q => \EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.adder_delay/i_pipe/first_q\(1),
      R => \<const0>\
    );
\EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.adder_delay/i_pipe/opt_has_pipe.first_q_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => \EXP_OP.OP/g_Fr_other.i_calculate_Fr/ARG\(20),
      Q => \EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.adder_delay/i_pipe/first_q\(20),
      R => \<const0>\
    );
\EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.adder_delay/i_pipe/opt_has_pipe.first_q_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => \EXP_OP.OP/g_Fr_other.i_calculate_Fr/ARG\(21),
      Q => \EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.adder_delay/i_pipe/first_q\(21),
      R => \<const0>\
    );
\EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.adder_delay/i_pipe/opt_has_pipe.first_q_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => \EXP_OP.OP/g_Fr_other.i_calculate_Fr/ARG\(22),
      Q => \EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.adder_delay/i_pipe/first_q\(22),
      R => \<const0>\
    );
\EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.adder_delay/i_pipe/opt_has_pipe.first_q_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => \EXP_OP.OP/g_Fr_other.i_calculate_Fr/ARG\(23),
      Q => \EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.adder_delay/i_pipe/first_q\(23),
      R => \<const0>\
    );
\EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.adder_delay/i_pipe/opt_has_pipe.first_q_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => \EXP_OP.OP/g_Fr_other.i_calculate_Fr/ARG\(24),
      Q => \EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.adder_delay/i_pipe/first_q\(24),
      R => \<const0>\
    );
\EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.adder_delay/i_pipe/opt_has_pipe.first_q_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => \EXP_OP.OP/g_Fr_other.i_calculate_Fr/ARG\(25),
      Q => \EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.adder_delay/i_pipe/first_q\(25),
      R => \<const0>\
    );
\EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.adder_delay/i_pipe/opt_has_pipe.first_q_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => \EXP_OP.OP/g_Fr_other.i_calculate_Fr/ARG\(26),
      Q => \EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.adder_delay/i_pipe/first_q\(26),
      R => \<const0>\
    );
\EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.adder_delay/i_pipe/opt_has_pipe.first_q_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => \EXP_OP.OP/g_Fr_other.i_calculate_Fr/ARG\(27),
      Q => \EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.adder_delay/i_pipe/first_q\(27),
      R => \<const0>\
    );
\EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.adder_delay/i_pipe/opt_has_pipe.first_q_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => \EXP_OP.OP/g_Fr_other.i_calculate_Fr/ARG\(28),
      Q => \EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.adder_delay/i_pipe/first_q\(28),
      R => \<const0>\
    );
\EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.adder_delay/i_pipe/opt_has_pipe.first_q_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => \EXP_OP.OP/g_Fr_other.i_calculate_Fr/ARG\(29),
      Q => \EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.adder_delay/i_pipe/first_q\(29),
      R => \<const0>\
    );
\EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.adder_delay/i_pipe/opt_has_pipe.first_q_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => \EXP_OP.OP/g_Fr_other.i_calculate_Fr/ARG\(2),
      Q => \EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.adder_delay/i_pipe/first_q\(2),
      R => \<const0>\
    );
\EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.adder_delay/i_pipe/opt_has_pipe.first_q_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => \EXP_OP.OP/g_Fr_other.i_calculate_Fr/ARG\(30),
      Q => \EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.adder_delay/i_pipe/first_q\(30),
      R => \<const0>\
    );
\EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.adder_delay/i_pipe/opt_has_pipe.first_q_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => \EXP_OP.OP/g_Fr_other.i_calculate_Fr/ARG\(31),
      Q => \EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.adder_delay/i_pipe/first_q\(31),
      R => \<const0>\
    );
\EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.adder_delay/i_pipe/opt_has_pipe.first_q_reg[32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => \EXP_OP.OP/g_Fr_other.i_calculate_Fr/ARG\(32),
      Q => \EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.adder_delay/i_pipe/first_q\(32),
      R => \<const0>\
    );
\EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.adder_delay/i_pipe/opt_has_pipe.first_q_reg[33]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => \EXP_OP.OP/g_Fr_other.i_calculate_Fr/ARG\(33),
      Q => \EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.adder_delay/i_pipe/first_q\(33),
      R => \<const0>\
    );
\EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.adder_delay/i_pipe/opt_has_pipe.first_q_reg[34]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => \EXP_OP.OP/g_Fr_other.i_calculate_Fr/ARG\(34),
      Q => \EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.adder_delay/i_pipe/first_q\(34),
      R => \<const0>\
    );
\EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.adder_delay/i_pipe/opt_has_pipe.first_q_reg[35]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => \EXP_OP.OP/g_Fr_other.i_calculate_Fr/ARG\(35),
      Q => \EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.adder_delay/i_pipe/first_q\(35),
      R => \<const0>\
    );
\EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.adder_delay/i_pipe/opt_has_pipe.first_q_reg[36]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => \EXP_OP.OP/g_Fr_other.i_calculate_Fr/ARG\(36),
      Q => \EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.adder_delay/i_pipe/first_q\(36),
      R => \<const0>\
    );
\EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.adder_delay/i_pipe/opt_has_pipe.first_q_reg[37]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => \EXP_OP.OP/g_Fr_other.i_calculate_Fr/ARG\(37),
      Q => \EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.adder_delay/i_pipe/first_q\(37),
      R => \<const0>\
    );
\EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.adder_delay/i_pipe/opt_has_pipe.first_q_reg[38]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => \EXP_OP.OP/g_Fr_other.i_calculate_Fr/ARG\(38),
      Q => \EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.adder_delay/i_pipe/first_q\(38),
      R => \<const0>\
    );
\EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.adder_delay/i_pipe/opt_has_pipe.first_q_reg[39]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => \EXP_OP.OP/g_Fr_other.i_calculate_Fr/ARG\(39),
      Q => \EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.adder_delay/i_pipe/first_q\(39),
      R => \<const0>\
    );
\EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.adder_delay/i_pipe/opt_has_pipe.first_q_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => \EXP_OP.OP/g_Fr_other.i_calculate_Fr/ARG\(3),
      Q => \EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.adder_delay/i_pipe/first_q\(3),
      R => \<const0>\
    );
\EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.adder_delay/i_pipe/opt_has_pipe.first_q_reg[40]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => \EXP_OP.OP/g_Fr_other.i_calculate_Fr/ARG\(40),
      Q => \EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.adder_delay/i_pipe/first_q\(40),
      R => \<const0>\
    );
\EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.adder_delay/i_pipe/opt_has_pipe.first_q_reg[41]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => \EXP_OP.OP/g_Fr_other.i_calculate_Fr/ARG\(41),
      Q => \EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.adder_delay/i_pipe/first_q\(41),
      R => \<const0>\
    );
\EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.adder_delay/i_pipe/opt_has_pipe.first_q_reg[42]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => \EXP_OP.OP/g_Fr_other.i_calculate_Fr/ARG\(42),
      Q => \EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.adder_delay/i_pipe/first_q\(42),
      R => \<const0>\
    );
\EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.adder_delay/i_pipe/opt_has_pipe.first_q_reg[43]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => \EXP_OP.OP/g_Fr_other.i_calculate_Fr/ARG\(43),
      Q => \EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.adder_delay/i_pipe/first_q\(43),
      R => \<const0>\
    );
\EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.adder_delay/i_pipe/opt_has_pipe.first_q_reg[44]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => \EXP_OP.OP/g_Fr_other.i_calculate_Fr/ARG\(44),
      Q => \EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.adder_delay/i_pipe/first_q\(44),
      R => \<const0>\
    );
\EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.adder_delay/i_pipe/opt_has_pipe.first_q_reg[45]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => \EXP_OP.OP/g_Fr_other.i_calculate_Fr/ARG\(45),
      Q => \EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.adder_delay/i_pipe/first_q\(45),
      R => \<const0>\
    );
\EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.adder_delay/i_pipe/opt_has_pipe.first_q_reg[46]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => \EXP_OP.OP/g_Fr_other.i_calculate_Fr/ARG\(46),
      Q => \EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.adder_delay/i_pipe/first_q\(46),
      R => \<const0>\
    );
\EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.adder_delay/i_pipe/opt_has_pipe.first_q_reg[47]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => \EXP_OP.OP/g_Fr_other.i_calculate_Fr/ARG\(47),
      Q => \EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.adder_delay/i_pipe/first_q\(47),
      R => \<const0>\
    );
\EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.adder_delay/i_pipe/opt_has_pipe.first_q_reg[48]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => \EXP_OP.OP/g_Fr_other.i_calculate_Fr/ARG\(48),
      Q => \EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.adder_delay/i_pipe/first_q\(48),
      R => \<const0>\
    );
\EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.adder_delay/i_pipe/opt_has_pipe.first_q_reg[49]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => \EXP_OP.OP/g_Fr_other.i_calculate_Fr/ARG\(49),
      Q => \EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.adder_delay/i_pipe/first_q\(49),
      R => \<const0>\
    );
\EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.adder_delay/i_pipe/opt_has_pipe.first_q_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => \EXP_OP.OP/g_Fr_other.i_calculate_Fr/ARG\(4),
      Q => \EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.adder_delay/i_pipe/first_q\(4),
      R => \<const0>\
    );
\EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.adder_delay/i_pipe/opt_has_pipe.first_q_reg[50]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => \EXP_OP.OP/g_Fr_other.i_calculate_Fr/ARG\(50),
      Q => \EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.adder_delay/i_pipe/first_q\(50),
      R => \<const0>\
    );
\EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.adder_delay/i_pipe/opt_has_pipe.first_q_reg[51]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => \EXP_OP.OP/g_Fr_other.i_calculate_Fr/ARG\(51),
      Q => \EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.adder_delay/i_pipe/first_q\(51),
      R => \<const0>\
    );
\EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.adder_delay/i_pipe/opt_has_pipe.first_q_reg[52]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => \EXP_OP.OP/g_Fr_other.i_calculate_Fr/ARG\(52),
      Q => \EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.adder_delay/i_pipe/first_q\(52),
      R => \<const0>\
    );
\EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.adder_delay/i_pipe/opt_has_pipe.first_q_reg[53]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => \EXP_OP.OP/g_Fr_other.i_calculate_Fr/ARG\(53),
      Q => \EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.adder_delay/i_pipe/first_q\(53),
      R => \<const0>\
    );
\EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.adder_delay/i_pipe/opt_has_pipe.first_q_reg[54]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => \EXP_OP.OP/g_Fr_other.i_calculate_Fr/ARG\(54),
      Q => \EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.adder_delay/i_pipe/first_q\(54),
      R => \<const0>\
    );
\EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.adder_delay/i_pipe/opt_has_pipe.first_q_reg[55]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => \EXP_OP.OP/g_Fr_other.i_calculate_Fr/ARG\(55),
      Q => \EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.adder_delay/i_pipe/first_q\(55),
      R => \<const0>\
    );
\EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.adder_delay/i_pipe/opt_has_pipe.first_q_reg[56]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => \EXP_OP.OP/g_Fr_other.i_calculate_Fr/ARG\(56),
      Q => \EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.adder_delay/i_pipe/first_q\(56),
      R => \<const0>\
    );
\EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.adder_delay/i_pipe/opt_has_pipe.first_q_reg[57]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => \EXP_OP.OP/g_Fr_other.i_calculate_Fr/ARG\(57),
      Q => \EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.adder_delay/i_pipe/first_q\(57),
      R => \<const0>\
    );
\EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.adder_delay/i_pipe/opt_has_pipe.first_q_reg[58]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => \EXP_OP.OP/g_Fr_other.i_calculate_Fr/ARG\(58),
      Q => \EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.adder_delay/i_pipe/first_q\(58),
      R => \<const0>\
    );
\EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.adder_delay/i_pipe/opt_has_pipe.first_q_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => \EXP_OP.OP/g_Fr_other.i_calculate_Fr/ARG\(5),
      Q => \EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.adder_delay/i_pipe/first_q\(5),
      R => \<const0>\
    );
\EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.adder_delay/i_pipe/opt_has_pipe.first_q_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => \EXP_OP.OP/g_Fr_other.i_calculate_Fr/ARG\(6),
      Q => \EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.adder_delay/i_pipe/first_q\(6),
      R => \<const0>\
    );
\EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.adder_delay/i_pipe/opt_has_pipe.first_q_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => \EXP_OP.OP/g_Fr_other.i_calculate_Fr/ARG\(7),
      Q => \EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.adder_delay/i_pipe/first_q\(7),
      R => \<const0>\
    );
\EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.adder_delay/i_pipe/opt_has_pipe.first_q_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => \EXP_OP.OP/g_Fr_other.i_calculate_Fr/ARG\(8),
      Q => \EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.adder_delay/i_pipe/first_q\(8),
      R => \<const0>\
    );
\EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.adder_delay/i_pipe/opt_has_pipe.first_q_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => \EXP_OP.OP/g_Fr_other.i_calculate_Fr/ARG\(9),
      Q => \EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.adder_delay/i_pipe/first_q\(9),
      R => \<const0>\
    );
\EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.c_high_delay_balance/i_pipe/opt_has_pipe.first_q_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => \EXP_OP.OP/g_Fr_other.i_e2a_at_e2zpame2a/i_pipe/first_q\(46),
      Q => \EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.c_high_delay_balance/i_pipe/first_q\(0),
      R => \<const0>\
    );
\EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.c_high_delay_balance/i_pipe/opt_has_pipe.first_q_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => \EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.iBdelx[1].iBdely[0].need_delay_line.Bdelay/dout_i\(0),
      Q => \EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.c_high_delay_balance/i_pipe/first_q\(10),
      R => \<const0>\
    );
\EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.c_high_delay_balance/i_pipe/opt_has_pipe.first_q_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => \EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.iBdelx[1].iBdely[0].need_delay_line.Bdelay/dout_i\(1),
      Q => \EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.c_high_delay_balance/i_pipe/first_q\(11),
      R => \<const0>\
    );
\EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.c_high_delay_balance/i_pipe/opt_has_pipe.first_q_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => \EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.iBdelx[1].iBdely[0].need_delay_line.Bdelay/dout_i\(2),
      Q => \EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.c_high_delay_balance/i_pipe/first_q\(12),
      R => \<const0>\
    );
\EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.c_high_delay_balance/i_pipe/opt_has_pipe.first_q_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => \EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.iBdelx[1].iBdely[0].need_delay_line.Bdelay/dout_i\(3),
      Q => \EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.c_high_delay_balance/i_pipe/first_q\(13),
      R => \<const0>\
    );
\EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.c_high_delay_balance/i_pipe/opt_has_pipe.first_q_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => \EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.iBdelx[1].iBdely[0].need_delay_line.Bdelay/dout_i\(4),
      Q => \EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.c_high_delay_balance/i_pipe/first_q\(14),
      R => \<const0>\
    );
\EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.c_high_delay_balance/i_pipe/opt_has_pipe.first_q_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => \EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.iBdelx[1].iBdely[0].need_delay_line.Bdelay/dout_i\(5),
      Q => \EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.c_high_delay_balance/i_pipe/first_q\(15),
      R => \<const0>\
    );
\EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.c_high_delay_balance/i_pipe/opt_has_pipe.first_q_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => \EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.iBdelx[1].iBdely[0].need_delay_line.Bdelay/dout_i\(6),
      Q => \EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.c_high_delay_balance/i_pipe/first_q\(16),
      R => \<const0>\
    );
\EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.c_high_delay_balance/i_pipe/opt_has_pipe.first_q_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => \EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.iBdelx[1].iBdely[0].need_delay_line.Bdelay/dout_i\(7),
      Q => \EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.c_high_delay_balance/i_pipe/first_q\(17),
      R => \<const0>\
    );
\EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.c_high_delay_balance/i_pipe/opt_has_pipe.first_q_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => \EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.iBdelx[1].iBdely[0].need_delay_line.Bdelay/dout_i\(8),
      Q => \EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.c_high_delay_balance/i_pipe/first_q\(18),
      R => \<const0>\
    );
\EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.c_high_delay_balance/i_pipe/opt_has_pipe.first_q_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => \EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.iBdelx[1].iBdely[0].need_delay_line.Bdelay/dout_i\(9),
      Q => \EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.c_high_delay_balance/i_pipe/first_q\(19),
      R => \<const0>\
    );
\EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.c_high_delay_balance/i_pipe/opt_has_pipe.first_q_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => \EXP_OP.OP/g_Fr_other.i_e2a_at_e2zpame2a/i_pipe/first_q\(47),
      Q => \EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.c_high_delay_balance/i_pipe/first_q\(1),
      R => \<const0>\
    );
\EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.c_high_delay_balance/i_pipe/opt_has_pipe.first_q_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => \EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.iBdelx[1].iBdely[0].need_delay_line.Bdelay/dout_i\(10),
      Q => \EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.c_high_delay_balance/i_pipe/first_q\(20),
      R => \<const0>\
    );
\EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.c_high_delay_balance/i_pipe/opt_has_pipe.first_q_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => \EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.iBdelx[1].iBdely[0].need_delay_line.Bdelay/dout_i\(11),
      Q => \EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.c_high_delay_balance/i_pipe/first_q\(21),
      R => \<const0>\
    );
\EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.c_high_delay_balance/i_pipe/opt_has_pipe.first_q_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => \EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.iBdelx[1].iBdely[0].need_delay_line.Bdelay/dout_i\(12),
      Q => \EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.c_high_delay_balance/i_pipe/first_q\(22),
      R => \<const0>\
    );
\EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.c_high_delay_balance/i_pipe/opt_has_pipe.first_q_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => \EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.iBdelx[1].iBdely[0].need_delay_line.Bdelay/dout_i\(13),
      Q => \EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.c_high_delay_balance/i_pipe/first_q\(23),
      R => \<const0>\
    );
\EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.c_high_delay_balance/i_pipe/opt_has_pipe.first_q_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => \EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.iBdelx[1].iBdely[0].need_delay_line.Bdelay/dout_i\(14),
      Q => \EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.c_high_delay_balance/i_pipe/first_q\(24),
      R => \<const0>\
    );
\EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.c_high_delay_balance/i_pipe/opt_has_pipe.first_q_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => \EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.iBdelx[1].iBdely[0].need_delay_line.Bdelay/dout_i\(15),
      Q => \EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.c_high_delay_balance/i_pipe/first_q\(25),
      R => \<const0>\
    );
\EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.c_high_delay_balance/i_pipe/opt_has_pipe.first_q_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => \EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.iBdelx[1].iBdely[0].need_delay_line.Bdelay/dout_i\(16),
      Q => \EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.c_high_delay_balance/i_pipe/first_q\(26),
      R => \<const0>\
    );
\EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.c_high_delay_balance/i_pipe/opt_has_pipe.first_q_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => \EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.iBdelx[2].iBdely[1].need_delay_line.Bdelay/dout_i\(0),
      Q => \EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.c_high_delay_balance/i_pipe/first_q\(27),
      R => \<const0>\
    );
\EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.c_high_delay_balance/i_pipe/opt_has_pipe.first_q_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => \EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.iBdelx[2].iBdely[1].need_delay_line.Bdelay/dout_i\(1),
      Q => \EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.c_high_delay_balance/i_pipe/first_q\(28),
      R => \<const0>\
    );
\EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.c_high_delay_balance/i_pipe/opt_has_pipe.first_q_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => \EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.iBdelx[2].iBdely[1].need_delay_line.Bdelay/dout_i\(2),
      Q => \EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.c_high_delay_balance/i_pipe/first_q\(29),
      R => \<const0>\
    );
\EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.c_high_delay_balance/i_pipe/opt_has_pipe.first_q_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => \EXP_OP.OP/g_Fr_other.i_e2a_at_e2zpame2a/i_pipe/first_q\(48),
      Q => \EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.c_high_delay_balance/i_pipe/first_q\(2),
      R => \<const0>\
    );
\EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.c_high_delay_balance/i_pipe/opt_has_pipe.first_q_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => \EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.iBdelx[2].iBdely[1].need_delay_line.Bdelay/dout_i\(3),
      Q => \EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.c_high_delay_balance/i_pipe/first_q\(30),
      R => \<const0>\
    );
\EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.c_high_delay_balance/i_pipe/opt_has_pipe.first_q_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => \EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.iBdelx[2].iBdely[1].need_delay_line.Bdelay/dout_i\(4),
      Q => \EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.c_high_delay_balance/i_pipe/first_q\(31),
      R => \<const0>\
    );
\EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.c_high_delay_balance/i_pipe/opt_has_pipe.first_q_reg[32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => \EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.iBdelx[2].iBdely[1].need_delay_line.Bdelay/dout_i\(5),
      Q => \EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.c_high_delay_balance/i_pipe/first_q\(32),
      R => \<const0>\
    );
\EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.c_high_delay_balance/i_pipe/opt_has_pipe.first_q_reg[33]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => \EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.iBdelx[2].iBdely[1].need_delay_line.Bdelay/dout_i\(6),
      Q => \EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.c_high_delay_balance/i_pipe/first_q\(33),
      R => \<const0>\
    );
\EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.c_high_delay_balance/i_pipe/opt_has_pipe.first_q_reg[34]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => \EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.iBdelx[2].iBdely[1].need_delay_line.Bdelay/dout_i\(7),
      Q => \EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.c_high_delay_balance/i_pipe/first_q\(34),
      R => \<const0>\
    );
\EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.c_high_delay_balance/i_pipe/opt_has_pipe.first_q_reg[35]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => \EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.iBdelx[2].iBdely[1].need_delay_line.Bdelay/dout_i\(8),
      Q => \EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.c_high_delay_balance/i_pipe/first_q\(35),
      R => \<const0>\
    );
\EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.c_high_delay_balance/i_pipe/opt_has_pipe.first_q_reg[36]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => \EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.iBdelx[2].iBdely[1].need_delay_line.Bdelay/dout_i\(9),
      Q => \EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.c_high_delay_balance/i_pipe/first_q\(36),
      R => \<const0>\
    );
\EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.c_high_delay_balance/i_pipe/opt_has_pipe.first_q_reg[37]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => \EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.iBdelx[2].iBdely[1].need_delay_line.Bdelay/dout_i\(10),
      Q => \EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.c_high_delay_balance/i_pipe/first_q\(37),
      R => \<const0>\
    );
\EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.c_high_delay_balance/i_pipe/opt_has_pipe.first_q_reg[38]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => \EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.iBdelx[2].iBdely[1].need_delay_line.Bdelay/dout_i\(11),
      Q => \EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.c_high_delay_balance/i_pipe/first_q\(38),
      R => \<const0>\
    );
\EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.c_high_delay_balance/i_pipe/opt_has_pipe.first_q_reg[39]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => \EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.iBdelx[2].iBdely[1].need_delay_line.Bdelay/dout_i\(12),
      Q => \EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.c_high_delay_balance/i_pipe/first_q\(39),
      R => \<const0>\
    );
\EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.c_high_delay_balance/i_pipe/opt_has_pipe.first_q_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => \EXP_OP.OP/g_Fr_other.i_e2a_at_e2zpame2a/i_pipe/first_q\(49),
      Q => \EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.c_high_delay_balance/i_pipe/first_q\(3),
      R => \<const0>\
    );
\EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.c_high_delay_balance/i_pipe/opt_has_pipe.first_q_reg[40]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => \EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.iBdelx[2].iBdely[1].need_delay_line.Bdelay/dout_i\(13),
      Q => \EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.c_high_delay_balance/i_pipe/first_q\(40),
      R => \<const0>\
    );
\EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.c_high_delay_balance/i_pipe/opt_has_pipe.first_q_reg[41]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => \EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.iBdelx[2].iBdely[1].need_delay_line.Bdelay/dout_i\(14),
      Q => \EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.c_high_delay_balance/i_pipe/first_q\(41),
      R => \<const0>\
    );
\EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.c_high_delay_balance/i_pipe/opt_has_pipe.first_q_reg[42]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => \EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.iBdelx[2].iBdely[1].need_delay_line.Bdelay/dout_i\(15),
      Q => \EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.c_high_delay_balance/i_pipe/first_q\(42),
      R => \<const0>\
    );
\EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.c_high_delay_balance/i_pipe/opt_has_pipe.first_q_reg[43]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => \EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.iBdelx[2].iBdely[1].need_delay_line.Bdelay/dout_i\(16),
      Q => \EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.c_high_delay_balance/i_pipe/first_q\(43),
      R => \<const0>\
    );
\EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.c_high_delay_balance/i_pipe/opt_has_pipe.first_q_reg[44]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => \EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.iBdelx[2].iBdely[2].need_delay_line.Bdelay/dout_i\(0),
      Q => \EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.c_high_delay_balance/i_pipe/first_q\(44),
      R => \<const0>\
    );
\EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.c_high_delay_balance/i_pipe/opt_has_pipe.first_q_reg[45]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => \EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.iBdelx[2].iBdely[2].need_delay_line.Bdelay/dout_i\(1),
      Q => \EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.c_high_delay_balance/i_pipe/first_q\(45),
      R => \<const0>\
    );
\EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.c_high_delay_balance/i_pipe/opt_has_pipe.first_q_reg[46]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => \EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.iBdelx[2].iBdely[2].need_delay_line.Bdelay/dout_i\(2),
      Q => \EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.c_high_delay_balance/i_pipe/first_q\(46),
      R => \<const0>\
    );
\EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.c_high_delay_balance/i_pipe/opt_has_pipe.first_q_reg[47]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => \EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.iBdelx[2].iBdely[2].need_delay_line.Bdelay/dout_i\(3),
      Q => \EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.c_high_delay_balance/i_pipe/first_q\(47),
      R => \<const0>\
    );
\EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.c_high_delay_balance/i_pipe/opt_has_pipe.first_q_reg[48]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => \EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.iBdelx[2].iBdely[2].need_delay_line.Bdelay/dout_i\(4),
      Q => \EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.c_high_delay_balance/i_pipe/first_q\(48),
      R => \<const0>\
    );
\EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.c_high_delay_balance/i_pipe/opt_has_pipe.first_q_reg[49]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => \EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.iBdelx[2].iBdely[2].need_delay_line.Bdelay/dout_i\(5),
      Q => \EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.c_high_delay_balance/i_pipe/first_q\(49),
      R => \<const0>\
    );
\EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.c_high_delay_balance/i_pipe/opt_has_pipe.first_q_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => \EXP_OP.OP/g_Fr_other.i_e2a_at_e2zpame2a/i_pipe/first_q\(50),
      Q => \EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.c_high_delay_balance/i_pipe/first_q\(4),
      R => \<const0>\
    );
\EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.c_high_delay_balance/i_pipe/opt_has_pipe.first_q_reg[50]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => \EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.iBdelx[2].iBdely[2].need_delay_line.Bdelay/dout_i\(6),
      Q => \EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.c_high_delay_balance/i_pipe/first_q\(50),
      R => \<const0>\
    );
\EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.c_high_delay_balance/i_pipe/opt_has_pipe.first_q_reg[51]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => \EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.iBdelx[2].iBdely[2].need_delay_line.Bdelay/dout_i\(7),
      Q => \EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.c_high_delay_balance/i_pipe/first_q\(51),
      R => \<const0>\
    );
\EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.c_high_delay_balance/i_pipe/opt_has_pipe.first_q_reg[52]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => \EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.iBdelx[2].iBdely[2].need_delay_line.Bdelay/dout_i\(8),
      Q => \EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.c_high_delay_balance/i_pipe/first_q\(52),
      R => \<const0>\
    );
\EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.c_high_delay_balance/i_pipe/opt_has_pipe.first_q_reg[53]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => \EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.iBdelx[2].iBdely[2].need_delay_line.Bdelay/dout_i\(9),
      Q => \EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.c_high_delay_balance/i_pipe/first_q\(53),
      R => \<const0>\
    );
\EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.c_high_delay_balance/i_pipe/opt_has_pipe.first_q_reg[54]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => \EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.iBdelx[2].iBdely[2].need_delay_line.Bdelay/dout_i\(10),
      Q => \EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.c_high_delay_balance/i_pipe/first_q\(54),
      R => \<const0>\
    );
\EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.c_high_delay_balance/i_pipe/opt_has_pipe.first_q_reg[55]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => \EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.iBdelx[2].iBdely[2].need_delay_line.Bdelay/dout_i\(11),
      Q => \EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.c_high_delay_balance/i_pipe/first_q\(55),
      R => \<const0>\
    );
\EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.c_high_delay_balance/i_pipe/opt_has_pipe.first_q_reg[56]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => \EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.iBdelx[2].iBdely[2].need_delay_line.Bdelay/dout_i\(12),
      Q => \EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.c_high_delay_balance/i_pipe/first_q\(56),
      R => \<const0>\
    );
\EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.c_high_delay_balance/i_pipe/opt_has_pipe.first_q_reg[57]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => \EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.iBdelx[2].iBdely[2].need_delay_line.Bdelay/dout_i\(13),
      Q => \EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.c_high_delay_balance/i_pipe/first_q\(57),
      R => \<const0>\
    );
\EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.c_high_delay_balance/i_pipe/opt_has_pipe.first_q_reg[58]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \<const1>\,
      D => \n_0_opt_has_pipe.first_q[58]_i_1__1\,
      Q => \EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.c_high_delay_balance/i_pipe/first_q\(58),
      R => \<const0>\
    );
\EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.c_high_delay_balance/i_pipe/opt_has_pipe.first_q_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => \EXP_OP.OP/g_Fr_other.i_e2a_at_e2zpame2a/i_pipe/first_q\(51),
      Q => \EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.c_high_delay_balance/i_pipe/first_q\(5),
      R => \<const0>\
    );
\EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.c_high_delay_balance/i_pipe/opt_has_pipe.first_q_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => \EXP_OP.OP/g_Fr_other.i_e2a_at_e2zpame2a/i_pipe/first_q\(52),
      Q => \EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.c_high_delay_balance/i_pipe/first_q\(6),
      R => \<const0>\
    );
\EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.c_high_delay_balance/i_pipe/opt_has_pipe.first_q_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => \EXP_OP.OP/g_Fr_other.i_e2a_at_e2zpame2a/i_pipe/first_q\(53),
      Q => \EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.c_high_delay_balance/i_pipe/first_q\(7),
      R => \<const0>\
    );
\EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.c_high_delay_balance/i_pipe/opt_has_pipe.first_q_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => \EXP_OP.OP/g_Fr_other.i_e2a_at_e2zpame2a/i_pipe/first_q\(54),
      Q => \EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.c_high_delay_balance/i_pipe/first_q\(8),
      R => \<const0>\
    );
\EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.c_high_delay_balance/i_pipe/opt_has_pipe.first_q_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => \EXP_OP.OP/g_Fr_other.i_e2a_at_e2zpame2a/i_pipe/first_q\(55),
      Q => \EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.c_high_delay_balance/i_pipe/first_q\(9),
      R => \<const0>\
    );
\EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.c_high_delay_balance/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => \EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.c_high_delay_balance/i_pipe/first_q\(0),
      Q => \EXP_OP.OP/g_Fr_other.i_calculate_Fr/pipe[2]\(0),
      R => \<const0>\
    );
\EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.c_high_delay_balance/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => \EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.c_high_delay_balance/i_pipe/first_q\(10),
      Q => \EXP_OP.OP/g_Fr_other.i_calculate_Fr/pipe[2]\(10),
      R => \<const0>\
    );
\EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.c_high_delay_balance/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => \EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.c_high_delay_balance/i_pipe/first_q\(11),
      Q => \EXP_OP.OP/g_Fr_other.i_calculate_Fr/pipe[2]\(11),
      R => \<const0>\
    );
\EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.c_high_delay_balance/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => \EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.c_high_delay_balance/i_pipe/first_q\(12),
      Q => \EXP_OP.OP/g_Fr_other.i_calculate_Fr/pipe[2]\(12),
      R => \<const0>\
    );
\EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.c_high_delay_balance/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => \EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.c_high_delay_balance/i_pipe/first_q\(13),
      Q => \EXP_OP.OP/g_Fr_other.i_calculate_Fr/pipe[2]\(13),
      R => \<const0>\
    );
\EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.c_high_delay_balance/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => \EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.c_high_delay_balance/i_pipe/first_q\(14),
      Q => \EXP_OP.OP/g_Fr_other.i_calculate_Fr/pipe[2]\(14),
      R => \<const0>\
    );
\EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.c_high_delay_balance/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => \EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.c_high_delay_balance/i_pipe/first_q\(15),
      Q => \EXP_OP.OP/g_Fr_other.i_calculate_Fr/pipe[2]\(15),
      R => \<const0>\
    );
\EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.c_high_delay_balance/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => \EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.c_high_delay_balance/i_pipe/first_q\(16),
      Q => \EXP_OP.OP/g_Fr_other.i_calculate_Fr/pipe[2]\(16),
      R => \<const0>\
    );
\EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.c_high_delay_balance/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => \EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.c_high_delay_balance/i_pipe/first_q\(17),
      Q => \EXP_OP.OP/g_Fr_other.i_calculate_Fr/pipe[2]\(17),
      R => \<const0>\
    );
\EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.c_high_delay_balance/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => \EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.c_high_delay_balance/i_pipe/first_q\(18),
      Q => \EXP_OP.OP/g_Fr_other.i_calculate_Fr/pipe[2]\(18),
      R => \<const0>\
    );
\EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.c_high_delay_balance/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => \EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.c_high_delay_balance/i_pipe/first_q\(19),
      Q => \EXP_OP.OP/g_Fr_other.i_calculate_Fr/pipe[2]\(19),
      R => \<const0>\
    );
\EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.c_high_delay_balance/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => \EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.c_high_delay_balance/i_pipe/first_q\(1),
      Q => \EXP_OP.OP/g_Fr_other.i_calculate_Fr/pipe[2]\(1),
      R => \<const0>\
    );
\EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.c_high_delay_balance/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => \EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.c_high_delay_balance/i_pipe/first_q\(20),
      Q => \EXP_OP.OP/g_Fr_other.i_calculate_Fr/pipe[2]\(20),
      R => \<const0>\
    );
\EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.c_high_delay_balance/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => \EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.c_high_delay_balance/i_pipe/first_q\(21),
      Q => \EXP_OP.OP/g_Fr_other.i_calculate_Fr/pipe[2]\(21),
      R => \<const0>\
    );
\EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.c_high_delay_balance/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => \EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.c_high_delay_balance/i_pipe/first_q\(22),
      Q => \EXP_OP.OP/g_Fr_other.i_calculate_Fr/pipe[2]\(22),
      R => \<const0>\
    );
\EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.c_high_delay_balance/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => \EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.c_high_delay_balance/i_pipe/first_q\(23),
      Q => \EXP_OP.OP/g_Fr_other.i_calculate_Fr/pipe[2]\(23),
      R => \<const0>\
    );
\EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.c_high_delay_balance/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => \EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.c_high_delay_balance/i_pipe/first_q\(24),
      Q => \EXP_OP.OP/g_Fr_other.i_calculate_Fr/pipe[2]\(24),
      R => \<const0>\
    );
\EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.c_high_delay_balance/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => \EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.c_high_delay_balance/i_pipe/first_q\(25),
      Q => \EXP_OP.OP/g_Fr_other.i_calculate_Fr/pipe[2]\(25),
      R => \<const0>\
    );
\EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.c_high_delay_balance/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => \EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.c_high_delay_balance/i_pipe/first_q\(26),
      Q => \EXP_OP.OP/g_Fr_other.i_calculate_Fr/pipe[2]\(26),
      R => \<const0>\
    );
\EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.c_high_delay_balance/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => \EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.c_high_delay_balance/i_pipe/first_q\(27),
      Q => \EXP_OP.OP/g_Fr_other.i_calculate_Fr/pipe[2]\(27),
      R => \<const0>\
    );
\EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.c_high_delay_balance/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => \EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.c_high_delay_balance/i_pipe/first_q\(28),
      Q => \EXP_OP.OP/g_Fr_other.i_calculate_Fr/pipe[2]\(28),
      R => \<const0>\
    );
\EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.c_high_delay_balance/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => \EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.c_high_delay_balance/i_pipe/first_q\(29),
      Q => \EXP_OP.OP/g_Fr_other.i_calculate_Fr/pipe[2]\(29),
      R => \<const0>\
    );
\EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.c_high_delay_balance/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => \EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.c_high_delay_balance/i_pipe/first_q\(2),
      Q => \EXP_OP.OP/g_Fr_other.i_calculate_Fr/pipe[2]\(2),
      R => \<const0>\
    );
\EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.c_high_delay_balance/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => \EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.c_high_delay_balance/i_pipe/first_q\(30),
      Q => \EXP_OP.OP/g_Fr_other.i_calculate_Fr/pipe[2]\(30),
      R => \<const0>\
    );
\EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.c_high_delay_balance/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => \EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.c_high_delay_balance/i_pipe/first_q\(31),
      Q => \EXP_OP.OP/g_Fr_other.i_calculate_Fr/pipe[2]\(31),
      R => \<const0>\
    );
\EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.c_high_delay_balance/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => \EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.c_high_delay_balance/i_pipe/first_q\(32),
      Q => \EXP_OP.OP/g_Fr_other.i_calculate_Fr/pipe[2]\(32),
      R => \<const0>\
    );
\EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.c_high_delay_balance/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][33]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => \EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.c_high_delay_balance/i_pipe/first_q\(33),
      Q => \EXP_OP.OP/g_Fr_other.i_calculate_Fr/pipe[2]\(33),
      R => \<const0>\
    );
\EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.c_high_delay_balance/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][34]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => \EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.c_high_delay_balance/i_pipe/first_q\(34),
      Q => \EXP_OP.OP/g_Fr_other.i_calculate_Fr/pipe[2]\(34),
      R => \<const0>\
    );
\EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.c_high_delay_balance/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][35]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => \EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.c_high_delay_balance/i_pipe/first_q\(35),
      Q => \EXP_OP.OP/g_Fr_other.i_calculate_Fr/pipe[2]\(35),
      R => \<const0>\
    );
\EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.c_high_delay_balance/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][36]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => \EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.c_high_delay_balance/i_pipe/first_q\(36),
      Q => \EXP_OP.OP/g_Fr_other.i_calculate_Fr/pipe[2]\(36),
      R => \<const0>\
    );
\EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.c_high_delay_balance/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][37]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => \EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.c_high_delay_balance/i_pipe/first_q\(37),
      Q => \EXP_OP.OP/g_Fr_other.i_calculate_Fr/pipe[2]\(37),
      R => \<const0>\
    );
\EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.c_high_delay_balance/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][38]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => \EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.c_high_delay_balance/i_pipe/first_q\(38),
      Q => \EXP_OP.OP/g_Fr_other.i_calculate_Fr/pipe[2]\(38),
      R => \<const0>\
    );
\EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.c_high_delay_balance/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][39]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => \EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.c_high_delay_balance/i_pipe/first_q\(39),
      Q => \EXP_OP.OP/g_Fr_other.i_calculate_Fr/pipe[2]\(39),
      R => \<const0>\
    );
\EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.c_high_delay_balance/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => \EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.c_high_delay_balance/i_pipe/first_q\(3),
      Q => \EXP_OP.OP/g_Fr_other.i_calculate_Fr/pipe[2]\(3),
      R => \<const0>\
    );
\EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.c_high_delay_balance/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][40]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => \EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.c_high_delay_balance/i_pipe/first_q\(40),
      Q => \EXP_OP.OP/g_Fr_other.i_calculate_Fr/pipe[2]\(40),
      R => \<const0>\
    );
\EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.c_high_delay_balance/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][41]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => \EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.c_high_delay_balance/i_pipe/first_q\(41),
      Q => \EXP_OP.OP/g_Fr_other.i_calculate_Fr/pipe[2]\(41),
      R => \<const0>\
    );
\EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.c_high_delay_balance/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][42]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => \EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.c_high_delay_balance/i_pipe/first_q\(42),
      Q => \EXP_OP.OP/g_Fr_other.i_calculate_Fr/pipe[2]\(42),
      R => \<const0>\
    );
\EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.c_high_delay_balance/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][43]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => \EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.c_high_delay_balance/i_pipe/first_q\(43),
      Q => \EXP_OP.OP/g_Fr_other.i_calculate_Fr/pipe[2]\(43),
      R => \<const0>\
    );
\EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.c_high_delay_balance/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][44]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => \EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.c_high_delay_balance/i_pipe/first_q\(44),
      Q => \EXP_OP.OP/g_Fr_other.i_calculate_Fr/pipe[2]\(44),
      R => \<const0>\
    );
\EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.c_high_delay_balance/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][45]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => \EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.c_high_delay_balance/i_pipe/first_q\(45),
      Q => \EXP_OP.OP/g_Fr_other.i_calculate_Fr/pipe[2]\(45),
      R => \<const0>\
    );
\EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.c_high_delay_balance/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][46]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => \EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.c_high_delay_balance/i_pipe/first_q\(46),
      Q => \EXP_OP.OP/g_Fr_other.i_calculate_Fr/pipe[2]\(46),
      R => \<const0>\
    );
\EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.c_high_delay_balance/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][47]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => \EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.c_high_delay_balance/i_pipe/first_q\(47),
      Q => \EXP_OP.OP/g_Fr_other.i_calculate_Fr/pipe[2]\(47),
      R => \<const0>\
    );
\EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.c_high_delay_balance/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][48]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => \EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.c_high_delay_balance/i_pipe/first_q\(48),
      Q => \EXP_OP.OP/g_Fr_other.i_calculate_Fr/pipe[2]\(48),
      R => \<const0>\
    );
\EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.c_high_delay_balance/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][49]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => \EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.c_high_delay_balance/i_pipe/first_q\(49),
      Q => \EXP_OP.OP/g_Fr_other.i_calculate_Fr/pipe[2]\(49),
      R => \<const0>\
    );
\EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.c_high_delay_balance/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => \EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.c_high_delay_balance/i_pipe/first_q\(4),
      Q => \EXP_OP.OP/g_Fr_other.i_calculate_Fr/pipe[2]\(4),
      R => \<const0>\
    );
\EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.c_high_delay_balance/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][50]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => \EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.c_high_delay_balance/i_pipe/first_q\(50),
      Q => \EXP_OP.OP/g_Fr_other.i_calculate_Fr/pipe[2]\(50),
      R => \<const0>\
    );
\EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.c_high_delay_balance/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][51]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => \EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.c_high_delay_balance/i_pipe/first_q\(51),
      Q => \EXP_OP.OP/g_Fr_other.i_calculate_Fr/pipe[2]\(51),
      R => \<const0>\
    );
\EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.c_high_delay_balance/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][52]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => \EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.c_high_delay_balance/i_pipe/first_q\(52),
      Q => \EXP_OP.OP/g_Fr_other.i_calculate_Fr/pipe[2]\(52),
      R => \<const0>\
    );
\EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.c_high_delay_balance/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][53]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => \EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.c_high_delay_balance/i_pipe/first_q\(53),
      Q => \EXP_OP.OP/g_Fr_other.i_calculate_Fr/pipe[2]\(53),
      R => \<const0>\
    );
\EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.c_high_delay_balance/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][54]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => \EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.c_high_delay_balance/i_pipe/first_q\(54),
      Q => \EXP_OP.OP/g_Fr_other.i_calculate_Fr/pipe[2]\(54),
      R => \<const0>\
    );
\EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.c_high_delay_balance/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][55]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => \EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.c_high_delay_balance/i_pipe/first_q\(55),
      Q => \EXP_OP.OP/g_Fr_other.i_calculate_Fr/pipe[2]\(55),
      R => \<const0>\
    );
\EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.c_high_delay_balance/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][56]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => \EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.c_high_delay_balance/i_pipe/first_q\(56),
      Q => \EXP_OP.OP/g_Fr_other.i_calculate_Fr/pipe[2]\(56),
      R => \<const0>\
    );
\EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.c_high_delay_balance/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][57]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => \EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.c_high_delay_balance/i_pipe/first_q\(57),
      Q => \EXP_OP.OP/g_Fr_other.i_calculate_Fr/pipe[2]\(57),
      R => \<const0>\
    );
\EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.c_high_delay_balance/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][58]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => \EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.c_high_delay_balance/i_pipe/first_q\(58),
      Q => \EXP_OP.OP/g_Fr_other.i_calculate_Fr/pipe[2]\(58),
      R => \<const0>\
    );
\EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.c_high_delay_balance/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => \EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.c_high_delay_balance/i_pipe/first_q\(5),
      Q => \EXP_OP.OP/g_Fr_other.i_calculate_Fr/pipe[2]\(5),
      R => \<const0>\
    );
\EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.c_high_delay_balance/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => \EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.c_high_delay_balance/i_pipe/first_q\(6),
      Q => \EXP_OP.OP/g_Fr_other.i_calculate_Fr/pipe[2]\(6),
      R => \<const0>\
    );
\EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.c_high_delay_balance/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => \EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.c_high_delay_balance/i_pipe/first_q\(7),
      Q => \EXP_OP.OP/g_Fr_other.i_calculate_Fr/pipe[2]\(7),
      R => \<const0>\
    );
\EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.c_high_delay_balance/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => \EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.c_high_delay_balance/i_pipe/first_q\(8),
      Q => \EXP_OP.OP/g_Fr_other.i_calculate_Fr/pipe[2]\(8),
      R => \<const0>\
    );
\EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.c_high_delay_balance/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => \EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.c_high_delay_balance/i_pipe/first_q\(9),
      Q => \EXP_OP.OP/g_Fr_other.i_calculate_Fr/pipe[2]\(9),
      R => \<const0>\
    );
\EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_low_delay_balance/i_pipe/opt_has_pipe.first_q_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => \EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[0].need_output_delay.output_delay/Q14_out\,
      Q => \EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_low_delay_balance/i_pipe/first_q\(0),
      R => \<const0>\
    );
\EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_low_delay_balance/i_pipe/opt_has_pipe.first_q_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => \EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[0].need_output_delay.output_delay/Q4_out\,
      Q => \EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_low_delay_balance/i_pipe/first_q\(10),
      R => \<const0>\
    );
\EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_low_delay_balance/i_pipe/opt_has_pipe.first_q_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => \EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[0].need_output_delay.output_delay/Q3_out\,
      Q => \EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_low_delay_balance/i_pipe/first_q\(11),
      R => \<const0>\
    );
\EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_low_delay_balance/i_pipe/opt_has_pipe.first_q_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => \EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[0].need_output_delay.output_delay/Q2_out\,
      Q => \EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_low_delay_balance/i_pipe/first_q\(12),
      R => \<const0>\
    );
\EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_low_delay_balance/i_pipe/opt_has_pipe.first_q_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => \EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[0].need_output_delay.output_delay/Q1_out\,
      Q => \EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_low_delay_balance/i_pipe/first_q\(13),
      R => \<const0>\
    );
\EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_low_delay_balance/i_pipe/opt_has_pipe.first_q_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => \EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[0].need_output_delay.output_delay/Q0_out\,
      Q => \EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_low_delay_balance/i_pipe/first_q\(14),
      R => \<const0>\
    );
\EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_low_delay_balance/i_pipe/opt_has_pipe.first_q_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => \EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[0].need_output_delay.output_delay/Q\,
      Q => \EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_low_delay_balance/i_pipe/first_q\(15),
      R => \<const0>\
    );
\EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_low_delay_balance/i_pipe/opt_has_pipe.first_q_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => \EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[0].need_output_delay.output_delay/dout_i\(16),
      Q => \EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_low_delay_balance/i_pipe/first_q\(16),
      R => \<const0>\
    );
\EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_low_delay_balance/i_pipe/opt_has_pipe.first_q_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => \EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[1].bppDSP48[0].need_output_delay.output_delay/dout_i\(0),
      Q => \EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_low_delay_balance/i_pipe/first_q\(17),
      R => \<const0>\
    );
\EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_low_delay_balance/i_pipe/opt_has_pipe.first_q_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => \EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[1].bppDSP48[0].need_output_delay.output_delay/dout_i\(1),
      Q => \EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_low_delay_balance/i_pipe/first_q\(18),
      R => \<const0>\
    );
\EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_low_delay_balance/i_pipe/opt_has_pipe.first_q_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => \EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[1].bppDSP48[0].need_output_delay.output_delay/dout_i\(2),
      Q => \EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_low_delay_balance/i_pipe/first_q\(19),
      R => \<const0>\
    );
\EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_low_delay_balance/i_pipe/opt_has_pipe.first_q_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => \EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[0].need_output_delay.output_delay/Q13_out\,
      Q => \EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_low_delay_balance/i_pipe/first_q\(1),
      R => \<const0>\
    );
\EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_low_delay_balance/i_pipe/opt_has_pipe.first_q_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => \EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[1].bppDSP48[0].need_output_delay.output_delay/dout_i\(3),
      Q => \EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_low_delay_balance/i_pipe/first_q\(20),
      R => \<const0>\
    );
\EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_low_delay_balance/i_pipe/opt_has_pipe.first_q_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => \EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[1].bppDSP48[0].need_output_delay.output_delay/dout_i\(4),
      Q => \EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_low_delay_balance/i_pipe/first_q\(21),
      R => \<const0>\
    );
\EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_low_delay_balance/i_pipe/opt_has_pipe.first_q_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => \EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[1].bppDSP48[0].need_output_delay.output_delay/dout_i\(5),
      Q => \EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_low_delay_balance/i_pipe/first_q\(22),
      R => \<const0>\
    );
\EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_low_delay_balance/i_pipe/opt_has_pipe.first_q_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => \EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[1].bppDSP48[0].need_output_delay.output_delay/dout_i\(6),
      Q => \EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_low_delay_balance/i_pipe/first_q\(23),
      R => \<const0>\
    );
\EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_low_delay_balance/i_pipe/opt_has_pipe.first_q_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => \EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[1].bppDSP48[0].need_output_delay.output_delay/dout_i\(7),
      Q => \EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_low_delay_balance/i_pipe/first_q\(24),
      R => \<const0>\
    );
\EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_low_delay_balance/i_pipe/opt_has_pipe.first_q_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => \EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[1].bppDSP48[0].need_output_delay.output_delay/dout_i\(8),
      Q => \EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_low_delay_balance/i_pipe/first_q\(25),
      R => \<const0>\
    );
\EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_low_delay_balance/i_pipe/opt_has_pipe.first_q_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => \EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[1].bppDSP48[0].need_output_delay.output_delay/dout_i\(9),
      Q => \EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_low_delay_balance/i_pipe/first_q\(26),
      R => \<const0>\
    );
\EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_low_delay_balance/i_pipe/opt_has_pipe.first_q_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => \EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[1].bppDSP48[0].need_output_delay.output_delay/dout_i\(10),
      Q => \EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_low_delay_balance/i_pipe/first_q\(27),
      R => \<const0>\
    );
\EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_low_delay_balance/i_pipe/opt_has_pipe.first_q_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => \EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[1].bppDSP48[0].need_output_delay.output_delay/dout_i\(11),
      Q => \EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_low_delay_balance/i_pipe/first_q\(28),
      R => \<const0>\
    );
\EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_low_delay_balance/i_pipe/opt_has_pipe.first_q_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => \EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[1].bppDSP48[0].need_output_delay.output_delay/dout_i\(12),
      Q => \EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_low_delay_balance/i_pipe/first_q\(29),
      R => \<const0>\
    );
\EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_low_delay_balance/i_pipe/opt_has_pipe.first_q_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => \EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[0].need_output_delay.output_delay/Q12_out\,
      Q => \EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_low_delay_balance/i_pipe/first_q\(2),
      R => \<const0>\
    );
\EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_low_delay_balance/i_pipe/opt_has_pipe.first_q_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => \EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[1].bppDSP48[0].need_output_delay.output_delay/dout_i\(13),
      Q => \EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_low_delay_balance/i_pipe/first_q\(30),
      R => \<const0>\
    );
\EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_low_delay_balance/i_pipe/opt_has_pipe.first_q_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => \EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[1].bppDSP48[0].need_output_delay.output_delay/dout_i\(14),
      Q => \EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_low_delay_balance/i_pipe/first_q\(31),
      R => \<const0>\
    );
\EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_low_delay_balance/i_pipe/opt_has_pipe.first_q_reg[32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => \EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[1].bppDSP48[0].need_output_delay.output_delay/dout_i\(15),
      Q => \EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_low_delay_balance/i_pipe/first_q\(32),
      R => \<const0>\
    );
\EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_low_delay_balance/i_pipe/opt_has_pipe.first_q_reg[33]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => \EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[1].bppDSP48[0].need_output_delay.output_delay/dout_i\(16),
      Q => \EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_low_delay_balance/i_pipe/first_q\(33),
      R => \<const0>\
    );
\EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_low_delay_balance/i_pipe/opt_has_pipe.first_q_reg[34]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => \EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[2].need_output_delay.output_delay/dout_i\(0),
      Q => \EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_low_delay_balance/i_pipe/first_q\(34),
      R => \<const0>\
    );
\EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_low_delay_balance/i_pipe/opt_has_pipe.first_q_reg[35]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => \EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[2].need_output_delay.output_delay/dout_i\(1),
      Q => \EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_low_delay_balance/i_pipe/first_q\(35),
      R => \<const0>\
    );
\EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_low_delay_balance/i_pipe/opt_has_pipe.first_q_reg[36]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => \EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[2].need_output_delay.output_delay/dout_i\(2),
      Q => \EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_low_delay_balance/i_pipe/first_q\(36),
      R => \<const0>\
    );
\EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_low_delay_balance/i_pipe/opt_has_pipe.first_q_reg[37]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => \EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[2].need_output_delay.output_delay/dout_i\(3),
      Q => \EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_low_delay_balance/i_pipe/first_q\(37),
      R => \<const0>\
    );
\EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_low_delay_balance/i_pipe/opt_has_pipe.first_q_reg[38]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => \EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[2].need_output_delay.output_delay/dout_i\(4),
      Q => \EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_low_delay_balance/i_pipe/first_q\(38),
      R => \<const0>\
    );
\EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_low_delay_balance/i_pipe/opt_has_pipe.first_q_reg[39]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => \EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[2].need_output_delay.output_delay/dout_i\(5),
      Q => \EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_low_delay_balance/i_pipe/first_q\(39),
      R => \<const0>\
    );
\EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_low_delay_balance/i_pipe/opt_has_pipe.first_q_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => \EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[0].need_output_delay.output_delay/Q11_out\,
      Q => \EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_low_delay_balance/i_pipe/first_q\(3),
      R => \<const0>\
    );
\EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_low_delay_balance/i_pipe/opt_has_pipe.first_q_reg[40]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => \EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[2].need_output_delay.output_delay/dout_i\(6),
      Q => \EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_low_delay_balance/i_pipe/first_q\(40),
      R => \<const0>\
    );
\EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_low_delay_balance/i_pipe/opt_has_pipe.first_q_reg[41]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => \EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[2].need_output_delay.output_delay/dout_i\(7),
      Q => \EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_low_delay_balance/i_pipe/first_q\(41),
      R => \<const0>\
    );
\EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_low_delay_balance/i_pipe/opt_has_pipe.first_q_reg[42]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => \EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[2].need_output_delay.output_delay/dout_i\(8),
      Q => \EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_low_delay_balance/i_pipe/first_q\(42),
      R => \<const0>\
    );
\EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_low_delay_balance/i_pipe/opt_has_pipe.first_q_reg[43]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => \EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[2].need_output_delay.output_delay/dout_i\(9),
      Q => \EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_low_delay_balance/i_pipe/first_q\(43),
      R => \<const0>\
    );
\EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_low_delay_balance/i_pipe/opt_has_pipe.first_q_reg[44]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => \EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[2].need_output_delay.output_delay/dout_i\(10),
      Q => \EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_low_delay_balance/i_pipe/first_q\(44),
      R => \<const0>\
    );
\EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_low_delay_balance/i_pipe/opt_has_pipe.first_q_reg[45]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => \EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[2].need_output_delay.output_delay/dout_i\(11),
      Q => \EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_low_delay_balance/i_pipe/first_q\(45),
      R => \<const0>\
    );
\EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_low_delay_balance/i_pipe/opt_has_pipe.first_q_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => \EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[0].need_output_delay.output_delay/Q10_out\,
      Q => \EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_low_delay_balance/i_pipe/first_q\(4),
      R => \<const0>\
    );
\EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_low_delay_balance/i_pipe/opt_has_pipe.first_q_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => \EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[0].need_output_delay.output_delay/Q9_out\,
      Q => \EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_low_delay_balance/i_pipe/first_q\(5),
      R => \<const0>\
    );
\EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_low_delay_balance/i_pipe/opt_has_pipe.first_q_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => \EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[0].need_output_delay.output_delay/Q8_out\,
      Q => \EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_low_delay_balance/i_pipe/first_q\(6),
      R => \<const0>\
    );
\EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_low_delay_balance/i_pipe/opt_has_pipe.first_q_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => \EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[0].need_output_delay.output_delay/Q7_out\,
      Q => \EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_low_delay_balance/i_pipe/first_q\(7),
      R => \<const0>\
    );
\EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_low_delay_balance/i_pipe/opt_has_pipe.first_q_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => \EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[0].need_output_delay.output_delay/Q6_out\,
      Q => \EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_low_delay_balance/i_pipe/first_q\(8),
      R => \<const0>\
    );
\EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_low_delay_balance/i_pipe/opt_has_pipe.first_q_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => \EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[0].need_output_delay.output_delay/Q5_out\,
      Q => \EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_low_delay_balance/i_pipe/first_q\(9),
      R => \<const0>\
    );
\EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[0].need_output_delay.output_delay/dN_hlutnm.runt_srl_loop.i_fdre\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => \n_0_EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[0].need_output_delay.output_delay/dN_hlutnm.runt_srl_loop.i_srl16e\,
      Q => \EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[0].need_output_delay.output_delay/dout_i\(16),
      R => \<const0>\
    );
\EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[0].need_output_delay.output_delay/dN_hlutnm.runt_srl_loop.i_srl16e\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
    port map (
      A0 => \<const0>\,
      A1 => \<const0>\,
      A2 => \<const0>\,
      A3 => \<const0>\,
      CE => aclken,
      CLK => aclk,
      D => \n_89_EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1\,
      Q => \n_0_EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[0].need_output_delay.output_delay/dN_hlutnm.runt_srl_loop.i_srl16e\
    );
\EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[0].need_output_delay.output_delay/dN_hlutnm.srl_loop[0].i_fdre0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => \EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[0].need_output_delay.output_delay/D\,
      Q => \EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[0].need_output_delay.output_delay/Q14_out\,
      R => \<const0>\
    );
\EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[0].need_output_delay.output_delay/dN_hlutnm.srl_loop[0].i_fdre1\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => \n_0_EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[0].need_output_delay.output_delay/dN_hlutnm.srl_loop[0].i_srl16e1\,
      Q => \EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[0].need_output_delay.output_delay/Q13_out\,
      R => \<const0>\
    );
\EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[0].need_output_delay.output_delay/dN_hlutnm.srl_loop[0].i_srl16e0\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
    port map (
      A0 => \<const0>\,
      A1 => \<const0>\,
      A2 => \<const0>\,
      A3 => \<const0>\,
      CE => aclken,
      CLK => aclk,
      D => \n_105_EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1\,
      Q => \EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[0].need_output_delay.output_delay/D\
    );
\EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[0].need_output_delay.output_delay/dN_hlutnm.srl_loop[0].i_srl16e1\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
    port map (
      A0 => \<const0>\,
      A1 => \<const0>\,
      A2 => \<const0>\,
      A3 => \<const0>\,
      CE => aclken,
      CLK => aclk,
      D => \n_104_EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1\,
      Q => \n_0_EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[0].need_output_delay.output_delay/dN_hlutnm.srl_loop[0].i_srl16e1\
    );
\EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[0].need_output_delay.output_delay/dN_hlutnm.srl_loop[1].i_fdre0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => \n_0_EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[0].need_output_delay.output_delay/dN_hlutnm.srl_loop[1].i_srl16e0\,
      Q => \EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[0].need_output_delay.output_delay/Q12_out\,
      R => \<const0>\
    );
\EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[0].need_output_delay.output_delay/dN_hlutnm.srl_loop[1].i_fdre1\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => \n_0_EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[0].need_output_delay.output_delay/dN_hlutnm.srl_loop[1].i_srl16e1\,
      Q => \EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[0].need_output_delay.output_delay/Q11_out\,
      R => \<const0>\
    );
\EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[0].need_output_delay.output_delay/dN_hlutnm.srl_loop[1].i_srl16e0\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
    port map (
      A0 => \<const0>\,
      A1 => \<const0>\,
      A2 => \<const0>\,
      A3 => \<const0>\,
      CE => aclken,
      CLK => aclk,
      D => \n_103_EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1\,
      Q => \n_0_EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[0].need_output_delay.output_delay/dN_hlutnm.srl_loop[1].i_srl16e0\
    );
\EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[0].need_output_delay.output_delay/dN_hlutnm.srl_loop[1].i_srl16e1\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
    port map (
      A0 => \<const0>\,
      A1 => \<const0>\,
      A2 => \<const0>\,
      A3 => \<const0>\,
      CE => aclken,
      CLK => aclk,
      D => \n_102_EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1\,
      Q => \n_0_EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[0].need_output_delay.output_delay/dN_hlutnm.srl_loop[1].i_srl16e1\
    );
\EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[0].need_output_delay.output_delay/dN_hlutnm.srl_loop[2].i_fdre0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => \n_0_EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[0].need_output_delay.output_delay/dN_hlutnm.srl_loop[2].i_srl16e0\,
      Q => \EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[0].need_output_delay.output_delay/Q10_out\,
      R => \<const0>\
    );
\EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[0].need_output_delay.output_delay/dN_hlutnm.srl_loop[2].i_fdre1\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => \n_0_EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[0].need_output_delay.output_delay/dN_hlutnm.srl_loop[2].i_srl16e1\,
      Q => \EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[0].need_output_delay.output_delay/Q9_out\,
      R => \<const0>\
    );
\EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[0].need_output_delay.output_delay/dN_hlutnm.srl_loop[2].i_srl16e0\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
    port map (
      A0 => \<const0>\,
      A1 => \<const0>\,
      A2 => \<const0>\,
      A3 => \<const0>\,
      CE => aclken,
      CLK => aclk,
      D => \n_101_EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1\,
      Q => \n_0_EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[0].need_output_delay.output_delay/dN_hlutnm.srl_loop[2].i_srl16e0\
    );
\EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[0].need_output_delay.output_delay/dN_hlutnm.srl_loop[2].i_srl16e1\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
    port map (
      A0 => \<const0>\,
      A1 => \<const0>\,
      A2 => \<const0>\,
      A3 => \<const0>\,
      CE => aclken,
      CLK => aclk,
      D => \n_100_EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1\,
      Q => \n_0_EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[0].need_output_delay.output_delay/dN_hlutnm.srl_loop[2].i_srl16e1\
    );
\EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[0].need_output_delay.output_delay/dN_hlutnm.srl_loop[3].i_fdre0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => \n_0_EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[0].need_output_delay.output_delay/dN_hlutnm.srl_loop[3].i_srl16e0\,
      Q => \EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[0].need_output_delay.output_delay/Q8_out\,
      R => \<const0>\
    );
\EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[0].need_output_delay.output_delay/dN_hlutnm.srl_loop[3].i_fdre1\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => \n_0_EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[0].need_output_delay.output_delay/dN_hlutnm.srl_loop[3].i_srl16e1\,
      Q => \EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[0].need_output_delay.output_delay/Q7_out\,
      R => \<const0>\
    );
\EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[0].need_output_delay.output_delay/dN_hlutnm.srl_loop[3].i_srl16e0\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
    port map (
      A0 => \<const0>\,
      A1 => \<const0>\,
      A2 => \<const0>\,
      A3 => \<const0>\,
      CE => aclken,
      CLK => aclk,
      D => \n_99_EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1\,
      Q => \n_0_EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[0].need_output_delay.output_delay/dN_hlutnm.srl_loop[3].i_srl16e0\
    );
\EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[0].need_output_delay.output_delay/dN_hlutnm.srl_loop[3].i_srl16e1\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
    port map (
      A0 => \<const0>\,
      A1 => \<const0>\,
      A2 => \<const0>\,
      A3 => \<const0>\,
      CE => aclken,
      CLK => aclk,
      D => \n_98_EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1\,
      Q => \n_0_EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[0].need_output_delay.output_delay/dN_hlutnm.srl_loop[3].i_srl16e1\
    );
\EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[0].need_output_delay.output_delay/dN_hlutnm.srl_loop[4].i_fdre0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => \n_0_EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[0].need_output_delay.output_delay/dN_hlutnm.srl_loop[4].i_srl16e0\,
      Q => \EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[0].need_output_delay.output_delay/Q6_out\,
      R => \<const0>\
    );
\EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[0].need_output_delay.output_delay/dN_hlutnm.srl_loop[4].i_fdre1\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => \n_0_EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[0].need_output_delay.output_delay/dN_hlutnm.srl_loop[4].i_srl16e1\,
      Q => \EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[0].need_output_delay.output_delay/Q5_out\,
      R => \<const0>\
    );
\EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[0].need_output_delay.output_delay/dN_hlutnm.srl_loop[4].i_srl16e0\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
    port map (
      A0 => \<const0>\,
      A1 => \<const0>\,
      A2 => \<const0>\,
      A3 => \<const0>\,
      CE => aclken,
      CLK => aclk,
      D => \n_97_EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1\,
      Q => \n_0_EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[0].need_output_delay.output_delay/dN_hlutnm.srl_loop[4].i_srl16e0\
    );
\EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[0].need_output_delay.output_delay/dN_hlutnm.srl_loop[4].i_srl16e1\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
    port map (
      A0 => \<const0>\,
      A1 => \<const0>\,
      A2 => \<const0>\,
      A3 => \<const0>\,
      CE => aclken,
      CLK => aclk,
      D => \n_96_EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1\,
      Q => \n_0_EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[0].need_output_delay.output_delay/dN_hlutnm.srl_loop[4].i_srl16e1\
    );
\EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[0].need_output_delay.output_delay/dN_hlutnm.srl_loop[5].i_fdre0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => \n_0_EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[0].need_output_delay.output_delay/dN_hlutnm.srl_loop[5].i_srl16e0\,
      Q => \EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[0].need_output_delay.output_delay/Q4_out\,
      R => \<const0>\
    );
\EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[0].need_output_delay.output_delay/dN_hlutnm.srl_loop[5].i_fdre1\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => \n_0_EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[0].need_output_delay.output_delay/dN_hlutnm.srl_loop[5].i_srl16e1\,
      Q => \EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[0].need_output_delay.output_delay/Q3_out\,
      R => \<const0>\
    );
\EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[0].need_output_delay.output_delay/dN_hlutnm.srl_loop[5].i_srl16e0\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
    port map (
      A0 => \<const0>\,
      A1 => \<const0>\,
      A2 => \<const0>\,
      A3 => \<const0>\,
      CE => aclken,
      CLK => aclk,
      D => \n_95_EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1\,
      Q => \n_0_EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[0].need_output_delay.output_delay/dN_hlutnm.srl_loop[5].i_srl16e0\
    );
\EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[0].need_output_delay.output_delay/dN_hlutnm.srl_loop[5].i_srl16e1\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
    port map (
      A0 => \<const0>\,
      A1 => \<const0>\,
      A2 => \<const0>\,
      A3 => \<const0>\,
      CE => aclken,
      CLK => aclk,
      D => \n_94_EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1\,
      Q => \n_0_EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[0].need_output_delay.output_delay/dN_hlutnm.srl_loop[5].i_srl16e1\
    );
\EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[0].need_output_delay.output_delay/dN_hlutnm.srl_loop[6].i_fdre0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => \n_0_EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[0].need_output_delay.output_delay/dN_hlutnm.srl_loop[6].i_srl16e0\,
      Q => \EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[0].need_output_delay.output_delay/Q2_out\,
      R => \<const0>\
    );
\EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[0].need_output_delay.output_delay/dN_hlutnm.srl_loop[6].i_fdre1\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => \n_0_EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[0].need_output_delay.output_delay/dN_hlutnm.srl_loop[6].i_srl16e1\,
      Q => \EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[0].need_output_delay.output_delay/Q1_out\,
      R => \<const0>\
    );
\EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[0].need_output_delay.output_delay/dN_hlutnm.srl_loop[6].i_srl16e0\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
    port map (
      A0 => \<const0>\,
      A1 => \<const0>\,
      A2 => \<const0>\,
      A3 => \<const0>\,
      CE => aclken,
      CLK => aclk,
      D => \n_93_EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1\,
      Q => \n_0_EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[0].need_output_delay.output_delay/dN_hlutnm.srl_loop[6].i_srl16e0\
    );
\EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[0].need_output_delay.output_delay/dN_hlutnm.srl_loop[6].i_srl16e1\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
    port map (
      A0 => \<const0>\,
      A1 => \<const0>\,
      A2 => \<const0>\,
      A3 => \<const0>\,
      CE => aclken,
      CLK => aclk,
      D => \n_92_EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1\,
      Q => \n_0_EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[0].need_output_delay.output_delay/dN_hlutnm.srl_loop[6].i_srl16e1\
    );
\EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[0].need_output_delay.output_delay/dN_hlutnm.srl_loop[7].i_fdre0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => \n_0_EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[0].need_output_delay.output_delay/dN_hlutnm.srl_loop[7].i_srl16e0\,
      Q => \EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[0].need_output_delay.output_delay/Q0_out\,
      R => \<const0>\
    );
\EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[0].need_output_delay.output_delay/dN_hlutnm.srl_loop[7].i_fdre1\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => \n_0_EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[0].need_output_delay.output_delay/dN_hlutnm.srl_loop[7].i_srl16e1\,
      Q => \EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[0].need_output_delay.output_delay/Q\,
      R => \<const0>\
    );
\EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[0].need_output_delay.output_delay/dN_hlutnm.srl_loop[7].i_srl16e0\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
    port map (
      A0 => \<const0>\,
      A1 => \<const0>\,
      A2 => \<const0>\,
      A3 => \<const0>\,
      CE => aclken,
      CLK => aclk,
      D => \n_91_EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1\,
      Q => \n_0_EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[0].need_output_delay.output_delay/dN_hlutnm.srl_loop[7].i_srl16e0\
    );
\EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[0].need_output_delay.output_delay/dN_hlutnm.srl_loop[7].i_srl16e1\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
    port map (
      A0 => \<const0>\,
      A1 => \<const0>\,
      A2 => \<const0>\,
      A3 => \<const0>\,
      CE => aclken,
      CLK => aclk,
      D => \n_90_EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1\,
      Q => \n_0_EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[0].need_output_delay.output_delay/dN_hlutnm.srl_loop[7].i_srl16e1\
    );
\EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1\: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 0,
      ADREG => 0,
      ALUMODEREG => 0,
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 0,
      BREG => 0,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 0,
      DREG => 0,
      INMODEREG => 0,
      IS_ALUMODE_INVERTED => B"0000",
      IS_CARRYIN_INVERTED => '0',
      IS_CLK_INVERTED => '0',
      IS_INMODE_INVERTED => B"00000",
      IS_OPMODE_INVERTED => B"0000000",
      MASK => X"000000000000",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 0,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
    port map (
      A(29) => \<const0>\,
      A(28) => \<const0>\,
      A(27) => \<const0>\,
      A(26) => \<const0>\,
      A(25) => \<const0>\,
      A(24) => \<const0>\,
      A(23) => \<const0>\,
      A(22) => \<const0>\,
      A(21) => \<const0>\,
      A(20) => \<const0>\,
      A(19) => \<const0>\,
      A(18) => \<const0>\,
      A(17) => \EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.iAdelx[0].iAdely[0].use_delay_line.Adelay/dout_i\(17),
      A(16 downto 0) => \EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.iAdelx[0].iAdely[2].use_delay_line.Adelay/dout_i\(16 downto 0),
      ACIN(29) => \<const0>\,
      ACIN(28) => \<const0>\,
      ACIN(27) => \<const0>\,
      ACIN(26) => \<const0>\,
      ACIN(25) => \<const0>\,
      ACIN(24) => \<const0>\,
      ACIN(23) => \<const0>\,
      ACIN(22) => \<const0>\,
      ACIN(21) => \<const0>\,
      ACIN(20) => \<const0>\,
      ACIN(19) => \<const0>\,
      ACIN(18) => \<const0>\,
      ACIN(17) => \<const0>\,
      ACIN(16) => \<const0>\,
      ACIN(15) => \<const0>\,
      ACIN(14) => \<const0>\,
      ACIN(13) => \<const0>\,
      ACIN(12) => \<const0>\,
      ACIN(11) => \<const0>\,
      ACIN(10) => \<const0>\,
      ACIN(9) => \<const0>\,
      ACIN(8) => \<const0>\,
      ACIN(7) => \<const0>\,
      ACIN(6) => \<const0>\,
      ACIN(5) => \<const0>\,
      ACIN(4) => \<const0>\,
      ACIN(3) => \<const0>\,
      ACIN(2) => \<const0>\,
      ACIN(1) => \<const0>\,
      ACIN(0) => \<const0>\,
      ACOUT(29 downto 0) => \EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/ACOUT\(29 downto 0),
      ALUMODE(3) => \<const0>\,
      ALUMODE(2) => \<const0>\,
      ALUMODE(1) => \<const0>\,
      ALUMODE(0) => \<const0>\,
      B(17) => \EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.iBdelx[0].iBdely[0].need_delay_line.Bdelay/dout_i\(17),
      B(16 downto 0) => \EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.iBdelx[1].iBdely[0].need_delay_line.Bdelay/dout_i\(16 downto 0),
      BCIN(17) => \<const0>\,
      BCIN(16) => \<const0>\,
      BCIN(15) => \<const0>\,
      BCIN(14) => \<const0>\,
      BCIN(13) => \<const0>\,
      BCIN(12) => \<const0>\,
      BCIN(11) => \<const0>\,
      BCIN(10) => \<const0>\,
      BCIN(9) => \<const0>\,
      BCIN(8) => \<const0>\,
      BCIN(7) => \<const0>\,
      BCIN(6) => \<const0>\,
      BCIN(5) => \<const0>\,
      BCIN(4) => \<const0>\,
      BCIN(3) => \<const0>\,
      BCIN(2) => \<const0>\,
      BCIN(1) => \<const0>\,
      BCIN(0) => \<const0>\,
      BCOUT(17 downto 0) => \NLW_EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1_BCOUT_UNCONNECTED\(17 downto 0),
      C(47) => \<const0>\,
      C(46) => \<const0>\,
      C(45 downto 0) => \EXP_OP.OP/g_Fr_other.i_e2a_at_e2zpame2a/i_pipe/first_q\(45 downto 0),
      CARRYCASCIN => \<const0>\,
      CARRYCASCOUT => \NLW_EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1_CARRYCASCOUT_UNCONNECTED\,
      CARRYIN => \<const0>\,
      CARRYINSEL(2) => \<const0>\,
      CARRYINSEL(1) => \<const0>\,
      CARRYINSEL(0) => \<const0>\,
      CARRYOUT(3 downto 0) => \NLW_EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1_CARRYOUT_UNCONNECTED\(3 downto 0),
      CEA1 => \<const0>\,
      CEA2 => \<const0>\,
      CEAD => \<const0>\,
      CEALUMODE => \<const0>\,
      CEB1 => \<const0>\,
      CEB2 => \<const0>\,
      CEC => \<const0>\,
      CECARRYIN => \<const0>\,
      CECTRL => \<const0>\,
      CED => \<const0>\,
      CEINMODE => \<const0>\,
      CEM => \<const0>\,
      CEP => \<const0>\,
      CLK => aclk,
      D(24) => \<const0>\,
      D(23) => \<const0>\,
      D(22) => \<const0>\,
      D(21) => \<const0>\,
      D(20) => \<const0>\,
      D(19) => \<const0>\,
      D(18) => \<const0>\,
      D(17) => \<const0>\,
      D(16) => \<const0>\,
      D(15) => \<const0>\,
      D(14) => \<const0>\,
      D(13) => \<const0>\,
      D(12) => \<const0>\,
      D(11) => \<const0>\,
      D(10) => \<const0>\,
      D(9) => \<const0>\,
      D(8) => \<const0>\,
      D(7) => \<const0>\,
      D(6) => \<const0>\,
      D(5) => \<const0>\,
      D(4) => \<const0>\,
      D(3) => \<const0>\,
      D(2) => \<const0>\,
      D(1) => \<const0>\,
      D(0) => \<const0>\,
      INMODE(4) => \<const0>\,
      INMODE(3) => \<const0>\,
      INMODE(2) => \<const0>\,
      INMODE(1) => \<const0>\,
      INMODE(0) => \<const0>\,
      MULTSIGNIN => \<const0>\,
      MULTSIGNOUT => \NLW_EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1_MULTSIGNOUT_UNCONNECTED\,
      OPMODE(6) => \<const0>\,
      OPMODE(5) => \<const1>\,
      OPMODE(4) => \<const1>\,
      OPMODE(3) => \<const0>\,
      OPMODE(2) => \<const1>\,
      OPMODE(1) => \<const0>\,
      OPMODE(0) => \<const1>\,
      OVERFLOW => \NLW_EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1_OVERFLOW_UNCONNECTED\,
      P(47 downto 17) => \NLW_EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1_P_UNCONNECTED\(47 downto 17),
      P(16) => \n_89_EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1\,
      P(15) => \n_90_EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1\,
      P(14) => \n_91_EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1\,
      P(13) => \n_92_EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1\,
      P(12) => \n_93_EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1\,
      P(11) => \n_94_EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1\,
      P(10) => \n_95_EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1\,
      P(9) => \n_96_EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1\,
      P(8) => \n_97_EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1\,
      P(7) => \n_98_EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1\,
      P(6) => \n_99_EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1\,
      P(5) => \n_100_EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1\,
      P(4) => \n_101_EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1\,
      P(3) => \n_102_EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1\,
      P(2) => \n_103_EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1\,
      P(1) => \n_104_EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1\,
      P(0) => \n_105_EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1\,
      PATTERNBDETECT => \NLW_EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1_PATTERNBDETECT_UNCONNECTED\,
      PATTERNDETECT => \NLW_EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1_PATTERNDETECT_UNCONNECTED\,
      PCIN(47) => \<const0>\,
      PCIN(46) => \<const0>\,
      PCIN(45) => \<const0>\,
      PCIN(44) => \<const0>\,
      PCIN(43) => \<const0>\,
      PCIN(42) => \<const0>\,
      PCIN(41) => \<const0>\,
      PCIN(40) => \<const0>\,
      PCIN(39) => \<const0>\,
      PCIN(38) => \<const0>\,
      PCIN(37) => \<const0>\,
      PCIN(36) => \<const0>\,
      PCIN(35) => \<const0>\,
      PCIN(34) => \<const0>\,
      PCIN(33) => \<const0>\,
      PCIN(32) => \<const0>\,
      PCIN(31) => \<const0>\,
      PCIN(30) => \<const0>\,
      PCIN(29) => \<const0>\,
      PCIN(28) => \<const0>\,
      PCIN(27) => \<const0>\,
      PCIN(26) => \<const0>\,
      PCIN(25) => \<const0>\,
      PCIN(24) => \<const0>\,
      PCIN(23) => \<const0>\,
      PCIN(22) => \<const0>\,
      PCIN(21) => \<const0>\,
      PCIN(20) => \<const0>\,
      PCIN(19) => \<const0>\,
      PCIN(18) => \<const0>\,
      PCIN(17) => \<const0>\,
      PCIN(16) => \<const0>\,
      PCIN(15) => \<const0>\,
      PCIN(14) => \<const0>\,
      PCIN(13) => \<const0>\,
      PCIN(12) => \<const0>\,
      PCIN(11) => \<const0>\,
      PCIN(10) => \<const0>\,
      PCIN(9) => \<const0>\,
      PCIN(8) => \<const0>\,
      PCIN(7) => \<const0>\,
      PCIN(6) => \<const0>\,
      PCIN(5) => \<const0>\,
      PCIN(4) => \<const0>\,
      PCIN(3) => \<const0>\,
      PCIN(2) => \<const0>\,
      PCIN(1) => \<const0>\,
      PCIN(0) => \<const0>\,
      PCOUT(47 downto 0) => \EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/PCOUT\(47 downto 0),
      RSTA => \<const0>\,
      RSTALLCARRYIN => \<const0>\,
      RSTALUMODE => \<const0>\,
      RSTB => \<const0>\,
      RSTC => \<const0>\,
      RSTCTRL => \<const0>\,
      RSTD => \<const0>\,
      RSTINMODE => \<const0>\,
      RSTM => \<const0>\,
      RSTP => \<const0>\,
      UNDERFLOW => \NLW_EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1_UNDERFLOW_UNCONNECTED\
    );
\EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1\: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 0,
      ADREG => 0,
      ALUMODEREG => 0,
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "CASCADE",
      BCASCREG => 0,
      BREG => 0,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 0,
      DREG => 0,
      INMODEREG => 0,
      IS_ALUMODE_INVERTED => B"0000",
      IS_CARRYIN_INVERTED => '0',
      IS_CLK_INVERTED => '0',
      IS_INMODE_INVERTED => B"00000",
      IS_OPMODE_INVERTED => B"0000000",
      MASK => X"000000000000",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
    port map (
      A(29) => \<const0>\,
      A(28) => \<const0>\,
      A(27) => \<const0>\,
      A(26) => \<const0>\,
      A(25) => \<const0>\,
      A(24) => \<const0>\,
      A(23) => \<const0>\,
      A(22) => \<const0>\,
      A(21) => \<const0>\,
      A(20) => \<const0>\,
      A(19) => \<const0>\,
      A(18) => \<const0>\,
      A(17) => \<const0>\,
      A(16) => \<const0>\,
      A(15) => \<const0>\,
      A(14) => \<const0>\,
      A(13) => \<const0>\,
      A(12) => \<const0>\,
      A(11) => \<const0>\,
      A(10) => \<const0>\,
      A(9) => \<const0>\,
      A(8) => \<const0>\,
      A(7) => \<const0>\,
      A(6) => \<const0>\,
      A(5) => \<const0>\,
      A(4) => \<const0>\,
      A(3) => \<const0>\,
      A(2) => \<const0>\,
      A(1) => \<const0>\,
      A(0) => \<const0>\,
      ACIN(29 downto 0) => \EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/ACOUT\(29 downto 0),
      ACOUT(29 downto 0) => \NLW_EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1_ACOUT_UNCONNECTED\(29 downto 0),
      ALUMODE(3) => \<const0>\,
      ALUMODE(2) => \<const0>\,
      ALUMODE(1) => \<const0>\,
      ALUMODE(0) => \<const0>\,
      B(17) => \EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.iBdelx[0].iBdely[1].need_delay_line.Bdelay/dout_i\(17),
      B(16 downto 0) => \EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.iBdelx[2].iBdely[1].need_delay_line.Bdelay/dout_i\(16 downto 0),
      BCIN(17) => \<const0>\,
      BCIN(16) => \<const0>\,
      BCIN(15) => \<const0>\,
      BCIN(14) => \<const0>\,
      BCIN(13) => \<const0>\,
      BCIN(12) => \<const0>\,
      BCIN(11) => \<const0>\,
      BCIN(10) => \<const0>\,
      BCIN(9) => \<const0>\,
      BCIN(8) => \<const0>\,
      BCIN(7) => \<const0>\,
      BCIN(6) => \<const0>\,
      BCIN(5) => \<const0>\,
      BCIN(4) => \<const0>\,
      BCIN(3) => \<const0>\,
      BCIN(2) => \<const0>\,
      BCIN(1) => \<const0>\,
      BCIN(0) => \<const0>\,
      BCOUT(17 downto 0) => \NLW_EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1_BCOUT_UNCONNECTED\(17 downto 0),
      C(47) => \<const1>\,
      C(46) => \<const1>\,
      C(45) => \<const1>\,
      C(44) => \<const1>\,
      C(43) => \<const1>\,
      C(42) => \<const1>\,
      C(41) => \<const1>\,
      C(40) => \<const1>\,
      C(39) => \<const1>\,
      C(38) => \<const1>\,
      C(37) => \<const1>\,
      C(36) => \<const1>\,
      C(35) => \<const1>\,
      C(34) => \<const1>\,
      C(33) => \<const1>\,
      C(32) => \<const1>\,
      C(31) => \<const1>\,
      C(30) => \<const1>\,
      C(29) => \<const1>\,
      C(28) => \<const1>\,
      C(27) => \<const1>\,
      C(26) => \<const1>\,
      C(25) => \<const1>\,
      C(24) => \<const1>\,
      C(23) => \<const1>\,
      C(22) => \<const1>\,
      C(21) => \<const1>\,
      C(20) => \<const1>\,
      C(19) => \<const1>\,
      C(18) => \<const1>\,
      C(17) => \<const1>\,
      C(16) => \<const1>\,
      C(15) => \<const1>\,
      C(14) => \<const1>\,
      C(13) => \<const1>\,
      C(12) => \<const1>\,
      C(11) => \<const1>\,
      C(10) => \<const1>\,
      C(9) => \<const1>\,
      C(8) => \<const1>\,
      C(7) => \<const1>\,
      C(6) => \<const1>\,
      C(5) => \<const1>\,
      C(4) => \<const1>\,
      C(3) => \<const1>\,
      C(2) => \<const1>\,
      C(1) => \<const1>\,
      C(0) => \<const1>\,
      CARRYCASCIN => \<const0>\,
      CARRYCASCOUT => \NLW_EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1_CARRYCASCOUT_UNCONNECTED\,
      CARRYIN => \<const0>\,
      CARRYINSEL(2) => \<const0>\,
      CARRYINSEL(1) => \<const0>\,
      CARRYINSEL(0) => \<const0>\,
      CARRYOUT(3 downto 0) => \NLW_EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1_CARRYOUT_UNCONNECTED\(3 downto 0),
      CEA1 => \<const0>\,
      CEA2 => \<const0>\,
      CEAD => \<const0>\,
      CEALUMODE => \<const0>\,
      CEB1 => \<const0>\,
      CEB2 => \<const0>\,
      CEC => \<const0>\,
      CECARRYIN => \<const0>\,
      CECTRL => \<const0>\,
      CED => \<const0>\,
      CEINMODE => \<const0>\,
      CEM => \<const0>\,
      CEP => aclken,
      CLK => aclk,
      D(24) => \<const0>\,
      D(23) => \<const0>\,
      D(22) => \<const0>\,
      D(21) => \<const0>\,
      D(20) => \<const0>\,
      D(19) => \<const0>\,
      D(18) => \<const0>\,
      D(17) => \<const0>\,
      D(16) => \<const0>\,
      D(15) => \<const0>\,
      D(14) => \<const0>\,
      D(13) => \<const0>\,
      D(12) => \<const0>\,
      D(11) => \<const0>\,
      D(10) => \<const0>\,
      D(9) => \<const0>\,
      D(8) => \<const0>\,
      D(7) => \<const0>\,
      D(6) => \<const0>\,
      D(5) => \<const0>\,
      D(4) => \<const0>\,
      D(3) => \<const0>\,
      D(2) => \<const0>\,
      D(1) => \<const0>\,
      D(0) => \<const0>\,
      INMODE(4) => \<const0>\,
      INMODE(3) => \<const0>\,
      INMODE(2) => \<const0>\,
      INMODE(1) => \<const0>\,
      INMODE(0) => \<const0>\,
      MULTSIGNIN => \<const0>\,
      MULTSIGNOUT => \NLW_EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1_MULTSIGNOUT_UNCONNECTED\,
      OPMODE(6) => \<const1>\,
      OPMODE(5) => \<const0>\,
      OPMODE(4) => \<const1>\,
      OPMODE(3) => \<const0>\,
      OPMODE(2) => \<const1>\,
      OPMODE(1) => \<const0>\,
      OPMODE(0) => \<const1>\,
      OVERFLOW => \NLW_EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1_OVERFLOW_UNCONNECTED\,
      P(47 downto 0) => \NLW_EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1_P_UNCONNECTED\(47 downto 0),
      PATTERNBDETECT => \NLW_EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1_PATTERNBDETECT_UNCONNECTED\,
      PATTERNDETECT => \NLW_EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1_PATTERNDETECT_UNCONNECTED\,
      PCIN(47 downto 0) => \EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/PCOUT\(47 downto 0),
      PCOUT(47 downto 0) => \EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/pcout[0,1]\(47 downto 0),
      RSTA => \<const0>\,
      RSTALLCARRYIN => \<const0>\,
      RSTALUMODE => \<const0>\,
      RSTB => \<const0>\,
      RSTC => \<const0>\,
      RSTCTRL => \<const0>\,
      RSTD => \<const0>\,
      RSTINMODE => \<const0>\,
      RSTM => \<const0>\,
      RSTP => \<const0>\,
      UNDERFLOW => \NLW_EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1_UNDERFLOW_UNCONNECTED\
    );
\EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[2].use_dsp.use_dsp48e1.iDSP48E1\: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 1,
      ADREG => 0,
      ALUMODEREG => 0,
      AREG => 1,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 0,
      DREG => 0,
      INMODEREG => 0,
      IS_ALUMODE_INVERTED => B"0000",
      IS_CARRYIN_INVERTED => '0',
      IS_CLK_INVERTED => '0',
      IS_INMODE_INVERTED => B"00000",
      IS_OPMODE_INVERTED => B"0000000",
      MASK => X"000000000000",
      MREG => 0,
      OPMODEREG => 1,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
    port map (
      A(29) => \<const0>\,
      A(28) => \<const0>\,
      A(27) => \<const0>\,
      A(26) => \<const0>\,
      A(25) => \<const0>\,
      A(24) => \<const0>\,
      A(23) => \<const0>\,
      A(22) => \<const0>\,
      A(21) => \<const0>\,
      A(20) => \<const0>\,
      A(19) => \<const0>\,
      A(18) => \<const0>\,
      A(17 downto 0) => \EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.iAdelx[0].iAdely[2].use_delay_line.Adelay/dout_i\(17 downto 0),
      ACIN(29) => \<const0>\,
      ACIN(28) => \<const0>\,
      ACIN(27) => \<const0>\,
      ACIN(26) => \<const0>\,
      ACIN(25) => \<const0>\,
      ACIN(24) => \<const0>\,
      ACIN(23) => \<const0>\,
      ACIN(22) => \<const0>\,
      ACIN(21) => \<const0>\,
      ACIN(20) => \<const0>\,
      ACIN(19) => \<const0>\,
      ACIN(18) => \<const0>\,
      ACIN(17) => \<const0>\,
      ACIN(16) => \<const0>\,
      ACIN(15) => \<const0>\,
      ACIN(14) => \<const0>\,
      ACIN(13) => \<const0>\,
      ACIN(12) => \<const0>\,
      ACIN(11) => \<const0>\,
      ACIN(10) => \<const0>\,
      ACIN(9) => \<const0>\,
      ACIN(8) => \<const0>\,
      ACIN(7) => \<const0>\,
      ACIN(6) => \<const0>\,
      ACIN(5) => \<const0>\,
      ACIN(4) => \<const0>\,
      ACIN(3) => \<const0>\,
      ACIN(2) => \<const0>\,
      ACIN(1) => \<const0>\,
      ACIN(0) => \<const0>\,
      ACOUT(29 downto 0) => \NLW_EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[2].use_dsp.use_dsp48e1.iDSP48E1_ACOUT_UNCONNECTED\(29 downto 0),
      ALUMODE(3) => \<const0>\,
      ALUMODE(2) => \<const0>\,
      ALUMODE(1) => \<const0>\,
      ALUMODE(0) => \<const0>\,
      B(17 downto 14) => \EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.iBdelx[0].iBdely[2].need_delay_line.Bdelay/dout_i\(17 downto 14),
      B(13 downto 0) => \EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.iBdelx[2].iBdely[2].need_delay_line.Bdelay/dout_i\(13 downto 0),
      BCIN(17) => \<const0>\,
      BCIN(16) => \<const0>\,
      BCIN(15) => \<const0>\,
      BCIN(14) => \<const0>\,
      BCIN(13) => \<const0>\,
      BCIN(12) => \<const0>\,
      BCIN(11) => \<const0>\,
      BCIN(10) => \<const0>\,
      BCIN(9) => \<const0>\,
      BCIN(8) => \<const0>\,
      BCIN(7) => \<const0>\,
      BCIN(6) => \<const0>\,
      BCIN(5) => \<const0>\,
      BCIN(4) => \<const0>\,
      BCIN(3) => \<const0>\,
      BCIN(2) => \<const0>\,
      BCIN(1) => \<const0>\,
      BCIN(0) => \<const0>\,
      BCOUT(17 downto 0) => \EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/BCOUT\(17 downto 0),
      C(47) => \<const1>\,
      C(46) => \<const1>\,
      C(45) => \<const1>\,
      C(44) => \<const1>\,
      C(43) => \<const1>\,
      C(42) => \<const1>\,
      C(41) => \<const1>\,
      C(40) => \<const1>\,
      C(39) => \<const1>\,
      C(38) => \<const1>\,
      C(37) => \<const1>\,
      C(36) => \<const1>\,
      C(35) => \<const1>\,
      C(34) => \<const1>\,
      C(33) => \<const1>\,
      C(32) => \<const1>\,
      C(31) => \<const1>\,
      C(30) => \<const1>\,
      C(29) => \<const1>\,
      C(28) => \<const1>\,
      C(27) => \<const1>\,
      C(26) => \<const1>\,
      C(25) => \<const1>\,
      C(24) => \<const1>\,
      C(23) => \<const1>\,
      C(22) => \<const1>\,
      C(21) => \<const1>\,
      C(20) => \<const1>\,
      C(19) => \<const1>\,
      C(18) => \<const1>\,
      C(17) => \<const1>\,
      C(16) => \<const1>\,
      C(15) => \<const1>\,
      C(14) => \<const1>\,
      C(13) => \<const1>\,
      C(12) => \<const1>\,
      C(11) => \<const1>\,
      C(10) => \<const1>\,
      C(9) => \<const1>\,
      C(8) => \<const1>\,
      C(7) => \<const1>\,
      C(6) => \<const1>\,
      C(5) => \<const1>\,
      C(4) => \<const1>\,
      C(3) => \<const1>\,
      C(2) => \<const1>\,
      C(1) => \<const1>\,
      C(0) => \<const1>\,
      CARRYCASCIN => \<const0>\,
      CARRYCASCOUT => \NLW_EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[2].use_dsp.use_dsp48e1.iDSP48E1_CARRYCASCOUT_UNCONNECTED\,
      CARRYIN => \<const0>\,
      CARRYINSEL(2) => \<const0>\,
      CARRYINSEL(1) => \<const0>\,
      CARRYINSEL(0) => \<const0>\,
      CARRYOUT(3 downto 0) => \NLW_EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[2].use_dsp.use_dsp48e1.iDSP48E1_CARRYOUT_UNCONNECTED\(3 downto 0),
      CEA1 => \<const0>\,
      CEA2 => aclken,
      CEAD => \<const0>\,
      CEALUMODE => \<const0>\,
      CEB1 => \<const0>\,
      CEB2 => aclken,
      CEC => \<const0>\,
      CECARRYIN => \<const0>\,
      CECTRL => aclken,
      CED => \<const0>\,
      CEINMODE => \<const0>\,
      CEM => \<const0>\,
      CEP => aclken,
      CLK => aclk,
      D(24) => \<const0>\,
      D(23) => \<const0>\,
      D(22) => \<const0>\,
      D(21) => \<const0>\,
      D(20) => \<const0>\,
      D(19) => \<const0>\,
      D(18) => \<const0>\,
      D(17) => \<const0>\,
      D(16) => \<const0>\,
      D(15) => \<const0>\,
      D(14) => \<const0>\,
      D(13) => \<const0>\,
      D(12) => \<const0>\,
      D(11) => \<const0>\,
      D(10) => \<const0>\,
      D(9) => \<const0>\,
      D(8) => \<const0>\,
      D(7) => \<const0>\,
      D(6) => \<const0>\,
      D(5) => \<const0>\,
      D(4) => \<const0>\,
      D(3) => \<const0>\,
      D(2) => \<const0>\,
      D(1) => \<const0>\,
      D(0) => \<const0>\,
      INMODE(4) => \<const0>\,
      INMODE(3) => \<const0>\,
      INMODE(2) => \<const0>\,
      INMODE(1) => \<const0>\,
      INMODE(0) => \<const0>\,
      MULTSIGNIN => \<const0>\,
      MULTSIGNOUT => \NLW_EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[2].use_dsp.use_dsp48e1.iDSP48E1_MULTSIGNOUT_UNCONNECTED\,
      OPMODE(6) => \<const0>\,
      OPMODE(5) => \<const0>\,
      OPMODE(4) => \<const1>\,
      OPMODE(3) => \<const0>\,
      OPMODE(2) => \<const1>\,
      OPMODE(1) => \<const0>\,
      OPMODE(0) => \<const1>\,
      OVERFLOW => \NLW_EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[2].use_dsp.use_dsp48e1.iDSP48E1_OVERFLOW_UNCONNECTED\,
      P(47 downto 17) => \NLW_EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[2].use_dsp.use_dsp48e1.iDSP48E1_P_UNCONNECTED\(47 downto 17),
      P(16 downto 0) => \EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[2].need_output_delay.output_delay/dout_i\(16 downto 0),
      PATTERNBDETECT => \NLW_EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[2].use_dsp.use_dsp48e1.iDSP48E1_PATTERNBDETECT_UNCONNECTED\,
      PATTERNDETECT => \NLW_EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[2].use_dsp.use_dsp48e1.iDSP48E1_PATTERNDETECT_UNCONNECTED\,
      PCIN(47 downto 0) => \EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/pcout[1,1]\(47 downto 0),
      PCOUT(47 downto 0) => \EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/pcout[0,2]\(47 downto 0),
      RSTA => \<const0>\,
      RSTALLCARRYIN => \<const0>\,
      RSTALUMODE => \<const0>\,
      RSTB => \<const0>\,
      RSTC => \<const0>\,
      RSTCTRL => \<const0>\,
      RSTD => \<const0>\,
      RSTINMODE => \<const0>\,
      RSTM => \<const0>\,
      RSTP => \<const0>\,
      UNDERFLOW => \NLW_EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[2].use_dsp.use_dsp48e1.iDSP48E1_UNDERFLOW_UNCONNECTED\
    );
\EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[1].bppDSP48[0].need_output_delay.output_delay/d1.dout_i_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => \n_105_EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1\,
      Q => \EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[1].bppDSP48[0].need_output_delay.output_delay/dout_i\(0),
      R => \<const0>\
    );
\EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[1].bppDSP48[0].need_output_delay.output_delay/d1.dout_i_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => \n_95_EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1\,
      Q => \EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[1].bppDSP48[0].need_output_delay.output_delay/dout_i\(10),
      R => \<const0>\
    );
\EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[1].bppDSP48[0].need_output_delay.output_delay/d1.dout_i_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => \n_94_EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1\,
      Q => \EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[1].bppDSP48[0].need_output_delay.output_delay/dout_i\(11),
      R => \<const0>\
    );
\EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[1].bppDSP48[0].need_output_delay.output_delay/d1.dout_i_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => \n_93_EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1\,
      Q => \EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[1].bppDSP48[0].need_output_delay.output_delay/dout_i\(12),
      R => \<const0>\
    );
\EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[1].bppDSP48[0].need_output_delay.output_delay/d1.dout_i_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => \n_92_EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1\,
      Q => \EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[1].bppDSP48[0].need_output_delay.output_delay/dout_i\(13),
      R => \<const0>\
    );
\EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[1].bppDSP48[0].need_output_delay.output_delay/d1.dout_i_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => \n_91_EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1\,
      Q => \EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[1].bppDSP48[0].need_output_delay.output_delay/dout_i\(14),
      R => \<const0>\
    );
\EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[1].bppDSP48[0].need_output_delay.output_delay/d1.dout_i_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => \n_90_EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1\,
      Q => \EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[1].bppDSP48[0].need_output_delay.output_delay/dout_i\(15),
      R => \<const0>\
    );
\EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[1].bppDSP48[0].need_output_delay.output_delay/d1.dout_i_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => \n_89_EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1\,
      Q => \EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[1].bppDSP48[0].need_output_delay.output_delay/dout_i\(16),
      R => \<const0>\
    );
\EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[1].bppDSP48[0].need_output_delay.output_delay/d1.dout_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => \n_104_EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1\,
      Q => \EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[1].bppDSP48[0].need_output_delay.output_delay/dout_i\(1),
      R => \<const0>\
    );
\EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[1].bppDSP48[0].need_output_delay.output_delay/d1.dout_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => \n_103_EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1\,
      Q => \EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[1].bppDSP48[0].need_output_delay.output_delay/dout_i\(2),
      R => \<const0>\
    );
\EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[1].bppDSP48[0].need_output_delay.output_delay/d1.dout_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => \n_102_EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1\,
      Q => \EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[1].bppDSP48[0].need_output_delay.output_delay/dout_i\(3),
      R => \<const0>\
    );
\EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[1].bppDSP48[0].need_output_delay.output_delay/d1.dout_i_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => \n_101_EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1\,
      Q => \EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[1].bppDSP48[0].need_output_delay.output_delay/dout_i\(4),
      R => \<const0>\
    );
\EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[1].bppDSP48[0].need_output_delay.output_delay/d1.dout_i_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => \n_100_EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1\,
      Q => \EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[1].bppDSP48[0].need_output_delay.output_delay/dout_i\(5),
      R => \<const0>\
    );
\EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[1].bppDSP48[0].need_output_delay.output_delay/d1.dout_i_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => \n_99_EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1\,
      Q => \EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[1].bppDSP48[0].need_output_delay.output_delay/dout_i\(6),
      R => \<const0>\
    );
\EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[1].bppDSP48[0].need_output_delay.output_delay/d1.dout_i_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => \n_98_EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1\,
      Q => \EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[1].bppDSP48[0].need_output_delay.output_delay/dout_i\(7),
      R => \<const0>\
    );
\EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[1].bppDSP48[0].need_output_delay.output_delay/d1.dout_i_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => \n_97_EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1\,
      Q => \EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[1].bppDSP48[0].need_output_delay.output_delay/dout_i\(8),
      R => \<const0>\
    );
\EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[1].bppDSP48[0].need_output_delay.output_delay/d1.dout_i_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => \n_96_EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1\,
      Q => \EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[1].bppDSP48[0].need_output_delay.output_delay/dout_i\(9),
      R => \<const0>\
    );
\EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1\: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 0,
      ADREG => 0,
      ALUMODEREG => 0,
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 0,
      BREG => 0,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 0,
      DREG => 0,
      INMODEREG => 0,
      IS_ALUMODE_INVERTED => B"0000",
      IS_CARRYIN_INVERTED => '0',
      IS_CLK_INVERTED => '0',
      IS_INMODE_INVERTED => B"00000",
      IS_OPMODE_INVERTED => B"0000000",
      MASK => X"000000000000",
      MREG => 1,
      OPMODEREG => 1,
      PATTERN => X"000000000000",
      PREG => 0,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
    port map (
      A(29) => \<const0>\,
      A(28) => \<const0>\,
      A(27) => \<const0>\,
      A(26) => \<const0>\,
      A(25) => \<const0>\,
      A(24) => \<const0>\,
      A(23) => \<const0>\,
      A(22) => \<const0>\,
      A(21) => \<const0>\,
      A(20) => \<const0>\,
      A(19) => \<const0>\,
      A(18) => \<const0>\,
      A(17) => \EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.iAdelx[1].iAdely[0].use_delay_line.Adelay/dout_i\(17),
      A(16 downto 0) => \EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.iAdelx[1].iAdely[2].use_delay_line.Adelay/dout_i\(16 downto 0),
      ACIN(29) => \<const0>\,
      ACIN(28) => \<const0>\,
      ACIN(27) => \<const0>\,
      ACIN(26) => \<const0>\,
      ACIN(25) => \<const0>\,
      ACIN(24) => \<const0>\,
      ACIN(23) => \<const0>\,
      ACIN(22) => \<const0>\,
      ACIN(21) => \<const0>\,
      ACIN(20) => \<const0>\,
      ACIN(19) => \<const0>\,
      ACIN(18) => \<const0>\,
      ACIN(17) => \<const0>\,
      ACIN(16) => \<const0>\,
      ACIN(15) => \<const0>\,
      ACIN(14) => \<const0>\,
      ACIN(13) => \<const0>\,
      ACIN(12) => \<const0>\,
      ACIN(11) => \<const0>\,
      ACIN(10) => \<const0>\,
      ACIN(9) => \<const0>\,
      ACIN(8) => \<const0>\,
      ACIN(7) => \<const0>\,
      ACIN(6) => \<const0>\,
      ACIN(5) => \<const0>\,
      ACIN(4) => \<const0>\,
      ACIN(3) => \<const0>\,
      ACIN(2) => \<const0>\,
      ACIN(1) => \<const0>\,
      ACIN(0) => \<const0>\,
      ACOUT(29 downto 0) => \NLW_EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1_ACOUT_UNCONNECTED\(29 downto 0),
      ALUMODE(3) => \<const0>\,
      ALUMODE(2) => \<const0>\,
      ALUMODE(1) => \<const0>\,
      ALUMODE(0) => \<const0>\,
      B(17 downto 0) => \EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.iBdelx[1].iBdely[0].need_delay_line.Bdelay/dout_i\(17 downto 0),
      BCIN(17) => \<const0>\,
      BCIN(16) => \<const0>\,
      BCIN(15) => \<const0>\,
      BCIN(14) => \<const0>\,
      BCIN(13) => \<const0>\,
      BCIN(12) => \<const0>\,
      BCIN(11) => \<const0>\,
      BCIN(10) => \<const0>\,
      BCIN(9) => \<const0>\,
      BCIN(8) => \<const0>\,
      BCIN(7) => \<const0>\,
      BCIN(6) => \<const0>\,
      BCIN(5) => \<const0>\,
      BCIN(4) => \<const0>\,
      BCIN(3) => \<const0>\,
      BCIN(2) => \<const0>\,
      BCIN(1) => \<const0>\,
      BCIN(0) => \<const0>\,
      BCOUT(17 downto 0) => \EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/bcout[1,0]\(17 downto 0),
      C(47) => \<const1>\,
      C(46) => \<const1>\,
      C(45) => \<const1>\,
      C(44) => \<const1>\,
      C(43) => \<const1>\,
      C(42) => \<const1>\,
      C(41) => \<const1>\,
      C(40) => \<const1>\,
      C(39) => \<const1>\,
      C(38) => \<const1>\,
      C(37) => \<const1>\,
      C(36) => \<const1>\,
      C(35) => \<const1>\,
      C(34) => \<const1>\,
      C(33) => \<const1>\,
      C(32) => \<const1>\,
      C(31) => \<const1>\,
      C(30) => \<const1>\,
      C(29) => \<const1>\,
      C(28) => \<const1>\,
      C(27) => \<const1>\,
      C(26) => \<const1>\,
      C(25) => \<const1>\,
      C(24) => \<const1>\,
      C(23) => \<const1>\,
      C(22) => \<const1>\,
      C(21) => \<const1>\,
      C(20) => \<const1>\,
      C(19) => \<const1>\,
      C(18) => \<const1>\,
      C(17) => \<const1>\,
      C(16) => \<const1>\,
      C(15) => \<const1>\,
      C(14) => \<const1>\,
      C(13) => \<const1>\,
      C(12) => \<const1>\,
      C(11) => \<const1>\,
      C(10) => \<const1>\,
      C(9) => \<const1>\,
      C(8) => \<const1>\,
      C(7) => \<const1>\,
      C(6) => \<const1>\,
      C(5) => \<const1>\,
      C(4) => \<const1>\,
      C(3) => \<const1>\,
      C(2) => \<const1>\,
      C(1) => \<const1>\,
      C(0) => \<const1>\,
      CARRYCASCIN => \<const0>\,
      CARRYCASCOUT => \NLW_EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1_CARRYCASCOUT_UNCONNECTED\,
      CARRYIN => \<const0>\,
      CARRYINSEL(2) => \<const0>\,
      CARRYINSEL(1) => \<const0>\,
      CARRYINSEL(0) => \<const0>\,
      CARRYOUT(3 downto 0) => \NLW_EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1_CARRYOUT_UNCONNECTED\(3 downto 0),
      CEA1 => \<const0>\,
      CEA2 => \<const0>\,
      CEAD => \<const0>\,
      CEALUMODE => \<const0>\,
      CEB1 => \<const0>\,
      CEB2 => \<const0>\,
      CEC => \<const0>\,
      CECARRYIN => \<const0>\,
      CECTRL => aclken,
      CED => \<const0>\,
      CEINMODE => \<const0>\,
      CEM => aclken,
      CEP => \<const0>\,
      CLK => aclk,
      D(24) => \<const0>\,
      D(23) => \<const0>\,
      D(22) => \<const0>\,
      D(21) => \<const0>\,
      D(20) => \<const0>\,
      D(19) => \<const0>\,
      D(18) => \<const0>\,
      D(17) => \<const0>\,
      D(16) => \<const0>\,
      D(15) => \<const0>\,
      D(14) => \<const0>\,
      D(13) => \<const0>\,
      D(12) => \<const0>\,
      D(11) => \<const0>\,
      D(10) => \<const0>\,
      D(9) => \<const0>\,
      D(8) => \<const0>\,
      D(7) => \<const0>\,
      D(6) => \<const0>\,
      D(5) => \<const0>\,
      D(4) => \<const0>\,
      D(3) => \<const0>\,
      D(2) => \<const0>\,
      D(1) => \<const0>\,
      D(0) => \<const0>\,
      INMODE(4) => \<const0>\,
      INMODE(3) => \<const0>\,
      INMODE(2) => \<const0>\,
      INMODE(1) => \<const0>\,
      INMODE(0) => \<const0>\,
      MULTSIGNIN => \<const0>\,
      MULTSIGNOUT => \NLW_EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1_MULTSIGNOUT_UNCONNECTED\,
      OPMODE(6) => \<const0>\,
      OPMODE(5) => \<const0>\,
      OPMODE(4) => \<const1>\,
      OPMODE(3) => \<const0>\,
      OPMODE(2) => \<const1>\,
      OPMODE(1) => \<const0>\,
      OPMODE(0) => \<const1>\,
      OVERFLOW => \NLW_EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1_OVERFLOW_UNCONNECTED\,
      P(47 downto 17) => \NLW_EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1_P_UNCONNECTED\(47 downto 17),
      P(16) => \n_89_EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1\,
      P(15) => \n_90_EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1\,
      P(14) => \n_91_EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1\,
      P(13) => \n_92_EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1\,
      P(12) => \n_93_EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1\,
      P(11) => \n_94_EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1\,
      P(10) => \n_95_EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1\,
      P(9) => \n_96_EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1\,
      P(8) => \n_97_EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1\,
      P(7) => \n_98_EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1\,
      P(6) => \n_99_EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1\,
      P(5) => \n_100_EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1\,
      P(4) => \n_101_EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1\,
      P(3) => \n_102_EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1\,
      P(2) => \n_103_EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1\,
      P(1) => \n_104_EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1\,
      P(0) => \n_105_EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1\,
      PATTERNBDETECT => \NLW_EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1_PATTERNBDETECT_UNCONNECTED\,
      PATTERNDETECT => \NLW_EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1_PATTERNDETECT_UNCONNECTED\,
      PCIN(47 downto 0) => \EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/pcout[0,1]\(47 downto 0),
      PCOUT(47 downto 0) => \EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/pcout[1,0]\(47 downto 0),
      RSTA => \<const0>\,
      RSTALLCARRYIN => \<const0>\,
      RSTALUMODE => \<const0>\,
      RSTB => \<const0>\,
      RSTC => \<const0>\,
      RSTCTRL => \<const0>\,
      RSTD => \<const0>\,
      RSTINMODE => \<const0>\,
      RSTM => \<const0>\,
      RSTP => \<const0>\,
      UNDERFLOW => \NLW_EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1_UNDERFLOW_UNCONNECTED\
    );
\EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1\: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 1,
      ADREG => 0,
      ALUMODEREG => 0,
      AREG => 1,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 0,
      DREG => 0,
      INMODEREG => 0,
      IS_ALUMODE_INVERTED => B"0000",
      IS_CARRYIN_INVERTED => '0',
      IS_CLK_INVERTED => '0',
      IS_INMODE_INVERTED => B"00000",
      IS_OPMODE_INVERTED => B"0000000",
      MASK => X"000000000000",
      MREG => 0,
      OPMODEREG => 1,
      PATTERN => X"000000000000",
      PREG => 0,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
    port map (
      A(29) => \<const0>\,
      A(28) => \<const0>\,
      A(27) => \<const0>\,
      A(26) => \<const0>\,
      A(25) => \<const0>\,
      A(24) => \<const0>\,
      A(23) => \<const0>\,
      A(22) => \<const0>\,
      A(21) => \<const0>\,
      A(20) => \<const0>\,
      A(19) => \<const0>\,
      A(18) => \<const0>\,
      A(17) => \EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.iAdelx[1].iAdely[1].use_delay_line.Adelay/dout_i\(17),
      A(16 downto 0) => \EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.iAdelx[1].iAdely[2].use_delay_line.Adelay/dout_i\(16 downto 0),
      ACIN(29) => \<const0>\,
      ACIN(28) => \<const0>\,
      ACIN(27) => \<const0>\,
      ACIN(26) => \<const0>\,
      ACIN(25) => \<const0>\,
      ACIN(24) => \<const0>\,
      ACIN(23) => \<const0>\,
      ACIN(22) => \<const0>\,
      ACIN(21) => \<const0>\,
      ACIN(20) => \<const0>\,
      ACIN(19) => \<const0>\,
      ACIN(18) => \<const0>\,
      ACIN(17) => \<const0>\,
      ACIN(16) => \<const0>\,
      ACIN(15) => \<const0>\,
      ACIN(14) => \<const0>\,
      ACIN(13) => \<const0>\,
      ACIN(12) => \<const0>\,
      ACIN(11) => \<const0>\,
      ACIN(10) => \<const0>\,
      ACIN(9) => \<const0>\,
      ACIN(8) => \<const0>\,
      ACIN(7) => \<const0>\,
      ACIN(6) => \<const0>\,
      ACIN(5) => \<const0>\,
      ACIN(4) => \<const0>\,
      ACIN(3) => \<const0>\,
      ACIN(2) => \<const0>\,
      ACIN(1) => \<const0>\,
      ACIN(0) => \<const0>\,
      ACOUT(29 downto 0) => \NLW_EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1_ACOUT_UNCONNECTED\(29 downto 0),
      ALUMODE(3) => \<const0>\,
      ALUMODE(2) => \<const0>\,
      ALUMODE(1) => \<const0>\,
      ALUMODE(0) => \<const0>\,
      B(17) => \EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.iBdelx[1].iBdely[1].need_delay_line.Bdelay/dout_i\(17),
      B(16 downto 0) => \EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.iBdelx[2].iBdely[1].need_delay_line.Bdelay/dout_i\(16 downto 0),
      BCIN(17) => \<const0>\,
      BCIN(16) => \<const0>\,
      BCIN(15) => \<const0>\,
      BCIN(14) => \<const0>\,
      BCIN(13) => \<const0>\,
      BCIN(12) => \<const0>\,
      BCIN(11) => \<const0>\,
      BCIN(10) => \<const0>\,
      BCIN(9) => \<const0>\,
      BCIN(8) => \<const0>\,
      BCIN(7) => \<const0>\,
      BCIN(6) => \<const0>\,
      BCIN(5) => \<const0>\,
      BCIN(4) => \<const0>\,
      BCIN(3) => \<const0>\,
      BCIN(2) => \<const0>\,
      BCIN(1) => \<const0>\,
      BCIN(0) => \<const0>\,
      BCOUT(17 downto 0) => \NLW_EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1_BCOUT_UNCONNECTED\(17 downto 0),
      C(47) => \<const1>\,
      C(46) => \<const1>\,
      C(45) => \<const1>\,
      C(44) => \<const1>\,
      C(43) => \<const1>\,
      C(42) => \<const1>\,
      C(41) => \<const1>\,
      C(40) => \<const1>\,
      C(39) => \<const1>\,
      C(38) => \<const1>\,
      C(37) => \<const1>\,
      C(36) => \<const1>\,
      C(35) => \<const1>\,
      C(34) => \<const1>\,
      C(33) => \<const1>\,
      C(32) => \<const1>\,
      C(31) => \<const1>\,
      C(30) => \<const1>\,
      C(29) => \<const1>\,
      C(28) => \<const1>\,
      C(27) => \<const1>\,
      C(26) => \<const1>\,
      C(25) => \<const1>\,
      C(24) => \<const1>\,
      C(23) => \<const1>\,
      C(22) => \<const1>\,
      C(21) => \<const1>\,
      C(20) => \<const1>\,
      C(19) => \<const1>\,
      C(18) => \<const1>\,
      C(17) => \<const1>\,
      C(16) => \<const1>\,
      C(15) => \<const1>\,
      C(14) => \<const1>\,
      C(13) => \<const1>\,
      C(12) => \<const1>\,
      C(11) => \<const1>\,
      C(10) => \<const1>\,
      C(9) => \<const1>\,
      C(8) => \<const1>\,
      C(7) => \<const1>\,
      C(6) => \<const1>\,
      C(5) => \<const1>\,
      C(4) => \<const1>\,
      C(3) => \<const1>\,
      C(2) => \<const1>\,
      C(1) => \<const1>\,
      C(0) => \<const1>\,
      CARRYCASCIN => \<const0>\,
      CARRYCASCOUT => \NLW_EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1_CARRYCASCOUT_UNCONNECTED\,
      CARRYIN => \<const0>\,
      CARRYINSEL(2) => \<const0>\,
      CARRYINSEL(1) => \<const0>\,
      CARRYINSEL(0) => \<const0>\,
      CARRYOUT(3 downto 0) => \NLW_EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1_CARRYOUT_UNCONNECTED\(3 downto 0),
      CEA1 => \<const0>\,
      CEA2 => aclken,
      CEAD => \<const0>\,
      CEALUMODE => \<const0>\,
      CEB1 => \<const0>\,
      CEB2 => aclken,
      CEC => \<const0>\,
      CECARRYIN => \<const0>\,
      CECTRL => aclken,
      CED => \<const0>\,
      CEINMODE => \<const0>\,
      CEM => \<const0>\,
      CEP => \<const0>\,
      CLK => aclk,
      D(24) => \<const0>\,
      D(23) => \<const0>\,
      D(22) => \<const0>\,
      D(21) => \<const0>\,
      D(20) => \<const0>\,
      D(19) => \<const0>\,
      D(18) => \<const0>\,
      D(17) => \<const0>\,
      D(16) => \<const0>\,
      D(15) => \<const0>\,
      D(14) => \<const0>\,
      D(13) => \<const0>\,
      D(12) => \<const0>\,
      D(11) => \<const0>\,
      D(10) => \<const0>\,
      D(9) => \<const0>\,
      D(8) => \<const0>\,
      D(7) => \<const0>\,
      D(6) => \<const0>\,
      D(5) => \<const0>\,
      D(4) => \<const0>\,
      D(3) => \<const0>\,
      D(2) => \<const0>\,
      D(1) => \<const0>\,
      D(0) => \<const0>\,
      INMODE(4) => \<const0>\,
      INMODE(3) => \<const0>\,
      INMODE(2) => \<const0>\,
      INMODE(1) => \<const0>\,
      INMODE(0) => \<const0>\,
      MULTSIGNIN => \<const0>\,
      MULTSIGNOUT => \NLW_EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1_MULTSIGNOUT_UNCONNECTED\,
      OPMODE(6) => \<const0>\,
      OPMODE(5) => \<const0>\,
      OPMODE(4) => \<const1>\,
      OPMODE(3) => \<const0>\,
      OPMODE(2) => \<const1>\,
      OPMODE(1) => \<const0>\,
      OPMODE(0) => \<const1>\,
      OVERFLOW => \NLW_EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1_OVERFLOW_UNCONNECTED\,
      P(47 downto 0) => \NLW_EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1_P_UNCONNECTED\(47 downto 0),
      PATTERNBDETECT => \NLW_EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1_PATTERNBDETECT_UNCONNECTED\,
      PATTERNDETECT => \NLW_EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1_PATTERNDETECT_UNCONNECTED\,
      PCIN(47 downto 0) => \EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/pcout[2,0]\(47 downto 0),
      PCOUT(47 downto 0) => \EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/pcout[1,1]\(47 downto 0),
      RSTA => \<const0>\,
      RSTALLCARRYIN => \<const0>\,
      RSTALUMODE => \<const0>\,
      RSTB => \<const0>\,
      RSTC => \<const0>\,
      RSTCTRL => \<const0>\,
      RSTD => \<const0>\,
      RSTINMODE => \<const0>\,
      RSTM => \<const0>\,
      RSTP => \<const0>\,
      UNDERFLOW => \NLW_EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1_UNDERFLOW_UNCONNECTED\
    );
\EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[1].bppDSP48[2].use_dsp.use_dsp48e1.iDSP48E1\: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 1,
      ADREG => 0,
      ALUMODEREG => 0,
      AREG => 1,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 0,
      BREG => 0,
      B_INPUT => "CASCADE",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 0,
      DREG => 0,
      INMODEREG => 0,
      IS_ALUMODE_INVERTED => B"0000",
      IS_CARRYIN_INVERTED => '0',
      IS_CLK_INVERTED => '0',
      IS_INMODE_INVERTED => B"00000",
      IS_OPMODE_INVERTED => B"0000000",
      MASK => X"000000000000",
      MREG => 1,
      OPMODEREG => 1,
      PATTERN => X"000000000000",
      PREG => 0,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
    port map (
      A(29) => \<const0>\,
      A(28) => \<const0>\,
      A(27) => \<const0>\,
      A(26) => \<const0>\,
      A(25) => \<const0>\,
      A(24) => \<const0>\,
      A(23) => \<const0>\,
      A(22) => \<const0>\,
      A(21) => \<const0>\,
      A(20) => \<const0>\,
      A(19) => \<const0>\,
      A(18) => \<const0>\,
      A(17 downto 0) => \EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.iAdelx[1].iAdely[2].use_delay_line.Adelay/dout_i\(17 downto 0),
      ACIN(29) => \<const0>\,
      ACIN(28) => \<const0>\,
      ACIN(27) => \<const0>\,
      ACIN(26) => \<const0>\,
      ACIN(25) => \<const0>\,
      ACIN(24) => \<const0>\,
      ACIN(23) => \<const0>\,
      ACIN(22) => \<const0>\,
      ACIN(21) => \<const0>\,
      ACIN(20) => \<const0>\,
      ACIN(19) => \<const0>\,
      ACIN(18) => \<const0>\,
      ACIN(17) => \<const0>\,
      ACIN(16) => \<const0>\,
      ACIN(15) => \<const0>\,
      ACIN(14) => \<const0>\,
      ACIN(13) => \<const0>\,
      ACIN(12) => \<const0>\,
      ACIN(11) => \<const0>\,
      ACIN(10) => \<const0>\,
      ACIN(9) => \<const0>\,
      ACIN(8) => \<const0>\,
      ACIN(7) => \<const0>\,
      ACIN(6) => \<const0>\,
      ACIN(5) => \<const0>\,
      ACIN(4) => \<const0>\,
      ACIN(3) => \<const0>\,
      ACIN(2) => \<const0>\,
      ACIN(1) => \<const0>\,
      ACIN(0) => \<const0>\,
      ACOUT(29 downto 0) => \NLW_EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[1].bppDSP48[2].use_dsp.use_dsp48e1.iDSP48E1_ACOUT_UNCONNECTED\(29 downto 0),
      ALUMODE(3) => \<const0>\,
      ALUMODE(2) => \<const0>\,
      ALUMODE(1) => \<const0>\,
      ALUMODE(0) => \<const0>\,
      B(17) => \<const0>\,
      B(16) => \<const0>\,
      B(15) => \<const0>\,
      B(14) => \<const0>\,
      B(13) => \<const0>\,
      B(12) => \<const0>\,
      B(11) => \<const0>\,
      B(10) => \<const0>\,
      B(9) => \<const0>\,
      B(8) => \<const0>\,
      B(7) => \<const0>\,
      B(6) => \<const0>\,
      B(5) => \<const0>\,
      B(4) => \<const0>\,
      B(3) => \<const0>\,
      B(2) => \<const0>\,
      B(1) => \<const0>\,
      B(0) => \<const0>\,
      BCIN(17 downto 0) => \EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/BCOUT\(17 downto 0),
      BCOUT(17 downto 0) => \NLW_EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[1].bppDSP48[2].use_dsp.use_dsp48e1.iDSP48E1_BCOUT_UNCONNECTED\(17 downto 0),
      C(47) => \<const1>\,
      C(46) => \<const1>\,
      C(45) => \<const1>\,
      C(44) => \<const1>\,
      C(43) => \<const1>\,
      C(42) => \<const1>\,
      C(41) => \<const1>\,
      C(40) => \<const1>\,
      C(39) => \<const1>\,
      C(38) => \<const1>\,
      C(37) => \<const1>\,
      C(36) => \<const1>\,
      C(35) => \<const1>\,
      C(34) => \<const1>\,
      C(33) => \<const1>\,
      C(32) => \<const1>\,
      C(31) => \<const1>\,
      C(30) => \<const1>\,
      C(29) => \<const1>\,
      C(28) => \<const1>\,
      C(27) => \<const1>\,
      C(26) => \<const1>\,
      C(25) => \<const1>\,
      C(24) => \<const1>\,
      C(23) => \<const1>\,
      C(22) => \<const1>\,
      C(21) => \<const1>\,
      C(20) => \<const1>\,
      C(19) => \<const1>\,
      C(18) => \<const1>\,
      C(17) => \<const1>\,
      C(16) => \<const1>\,
      C(15) => \<const1>\,
      C(14) => \<const1>\,
      C(13) => \<const1>\,
      C(12) => \<const1>\,
      C(11) => \<const1>\,
      C(10) => \<const1>\,
      C(9) => \<const1>\,
      C(8) => \<const1>\,
      C(7) => \<const1>\,
      C(6) => \<const1>\,
      C(5) => \<const1>\,
      C(4) => \<const1>\,
      C(3) => \<const1>\,
      C(2) => \<const1>\,
      C(1) => \<const1>\,
      C(0) => \<const1>\,
      CARRYCASCIN => \<const0>\,
      CARRYCASCOUT => \NLW_EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[1].bppDSP48[2].use_dsp.use_dsp48e1.iDSP48E1_CARRYCASCOUT_UNCONNECTED\,
      CARRYIN => \<const0>\,
      CARRYINSEL(2) => \<const0>\,
      CARRYINSEL(1) => \<const0>\,
      CARRYINSEL(0) => \<const0>\,
      CARRYOUT(3 downto 0) => \NLW_EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[1].bppDSP48[2].use_dsp.use_dsp48e1.iDSP48E1_CARRYOUT_UNCONNECTED\(3 downto 0),
      CEA1 => \<const0>\,
      CEA2 => aclken,
      CEAD => \<const0>\,
      CEALUMODE => \<const0>\,
      CEB1 => \<const0>\,
      CEB2 => \<const0>\,
      CEC => \<const0>\,
      CECARRYIN => \<const0>\,
      CECTRL => aclken,
      CED => \<const0>\,
      CEINMODE => \<const0>\,
      CEM => aclken,
      CEP => \<const0>\,
      CLK => aclk,
      D(24) => \<const0>\,
      D(23) => \<const0>\,
      D(22) => \<const0>\,
      D(21) => \<const0>\,
      D(20) => \<const0>\,
      D(19) => \<const0>\,
      D(18) => \<const0>\,
      D(17) => \<const0>\,
      D(16) => \<const0>\,
      D(15) => \<const0>\,
      D(14) => \<const0>\,
      D(13) => \<const0>\,
      D(12) => \<const0>\,
      D(11) => \<const0>\,
      D(10) => \<const0>\,
      D(9) => \<const0>\,
      D(8) => \<const0>\,
      D(7) => \<const0>\,
      D(6) => \<const0>\,
      D(5) => \<const0>\,
      D(4) => \<const0>\,
      D(3) => \<const0>\,
      D(2) => \<const0>\,
      D(1) => \<const0>\,
      D(0) => \<const0>\,
      INMODE(4) => \<const0>\,
      INMODE(3) => \<const0>\,
      INMODE(2) => \<const0>\,
      INMODE(1) => \<const0>\,
      INMODE(0) => \<const0>\,
      MULTSIGNIN => \<const0>\,
      MULTSIGNOUT => \NLW_EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[1].bppDSP48[2].use_dsp.use_dsp48e1.iDSP48E1_MULTSIGNOUT_UNCONNECTED\,
      OPMODE(6) => \<const1>\,
      OPMODE(5) => \<const0>\,
      OPMODE(4) => \<const1>\,
      OPMODE(3) => \<const0>\,
      OPMODE(2) => \<const1>\,
      OPMODE(1) => \<const0>\,
      OPMODE(0) => \<const1>\,
      OVERFLOW => \NLW_EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[1].bppDSP48[2].use_dsp.use_dsp48e1.iDSP48E1_OVERFLOW_UNCONNECTED\,
      P(47 downto 0) => \NLW_EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[1].bppDSP48[2].use_dsp.use_dsp48e1.iDSP48E1_P_UNCONNECTED\(47 downto 0),
      PATTERNBDETECT => \NLW_EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[1].bppDSP48[2].use_dsp.use_dsp48e1.iDSP48E1_PATTERNBDETECT_UNCONNECTED\,
      PATTERNDETECT => \NLW_EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[1].bppDSP48[2].use_dsp.use_dsp48e1.iDSP48E1_PATTERNDETECT_UNCONNECTED\,
      PCIN(47 downto 0) => \EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/pcout[0,2]\(47 downto 0),
      PCOUT(47 downto 0) => \EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/pcout[1,2]\(47 downto 0),
      RSTA => \<const0>\,
      RSTALLCARRYIN => \<const0>\,
      RSTALUMODE => \<const0>\,
      RSTB => \<const0>\,
      RSTC => \<const0>\,
      RSTCTRL => \<const0>\,
      RSTD => \<const0>\,
      RSTINMODE => \<const0>\,
      RSTM => \<const0>\,
      RSTP => \<const0>\,
      UNDERFLOW => \NLW_EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[1].bppDSP48[2].use_dsp.use_dsp48e1.iDSP48E1_UNDERFLOW_UNCONNECTED\
    );
\EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[2].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1\: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 1,
      ADREG => 0,
      ALUMODEREG => 0,
      AREG => 1,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BREG => 1,
      B_INPUT => "CASCADE",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 0,
      DREG => 0,
      INMODEREG => 0,
      IS_ALUMODE_INVERTED => B"0000",
      IS_CARRYIN_INVERTED => '0',
      IS_CLK_INVERTED => '0',
      IS_INMODE_INVERTED => B"00000",
      IS_OPMODE_INVERTED => B"0000000",
      MASK => X"000000000000",
      MREG => 0,
      OPMODEREG => 1,
      PATTERN => X"000000000000",
      PREG => 0,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
    port map (
      A(29) => \<const0>\,
      A(28) => \<const0>\,
      A(27) => \<const0>\,
      A(26) => \<const0>\,
      A(25) => \<const0>\,
      A(24) => \EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.iAdelx[2].iAdely[0].use_delay_line.Adelay/dout_i\(14),
      A(23) => \EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.iAdelx[2].iAdely[0].use_delay_line.Adelay/dout_i\(14),
      A(22) => \EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.iAdelx[2].iAdely[0].use_delay_line.Adelay/dout_i\(14),
      A(21) => \EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.iAdelx[2].iAdely[0].use_delay_line.Adelay/dout_i\(14),
      A(20) => \EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.iAdelx[2].iAdely[0].use_delay_line.Adelay/dout_i\(14),
      A(19) => \EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.iAdelx[2].iAdely[0].use_delay_line.Adelay/dout_i\(14),
      A(18) => \EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.iAdelx[2].iAdely[0].use_delay_line.Adelay/dout_i\(14),
      A(17) => \EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.iAdelx[2].iAdely[0].use_delay_line.Adelay/dout_i\(14),
      A(16) => \EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.iAdelx[2].iAdely[0].use_delay_line.Adelay/dout_i\(14),
      A(15) => \EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.iAdelx[2].iAdely[0].use_delay_line.Adelay/dout_i\(14),
      A(14) => \EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.iAdelx[2].iAdely[0].use_delay_line.Adelay/dout_i\(14),
      A(13 downto 0) => \EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.iAdelx[2].iAdely[1].use_delay_line.Adelay/dout_i\(13 downto 0),
      ACIN(29) => \<const0>\,
      ACIN(28) => \<const0>\,
      ACIN(27) => \<const0>\,
      ACIN(26) => \<const0>\,
      ACIN(25) => \<const0>\,
      ACIN(24) => \<const0>\,
      ACIN(23) => \<const0>\,
      ACIN(22) => \<const0>\,
      ACIN(21) => \<const0>\,
      ACIN(20) => \<const0>\,
      ACIN(19) => \<const0>\,
      ACIN(18) => \<const0>\,
      ACIN(17) => \<const0>\,
      ACIN(16) => \<const0>\,
      ACIN(15) => \<const0>\,
      ACIN(14) => \<const0>\,
      ACIN(13) => \<const0>\,
      ACIN(12) => \<const0>\,
      ACIN(11) => \<const0>\,
      ACIN(10) => \<const0>\,
      ACIN(9) => \<const0>\,
      ACIN(8) => \<const0>\,
      ACIN(7) => \<const0>\,
      ACIN(6) => \<const0>\,
      ACIN(5) => \<const0>\,
      ACIN(4) => \<const0>\,
      ACIN(3) => \<const0>\,
      ACIN(2) => \<const0>\,
      ACIN(1) => \<const0>\,
      ACIN(0) => \<const0>\,
      ACOUT(29 downto 0) => \NLW_EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[2].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1_ACOUT_UNCONNECTED\(29 downto 0),
      ALUMODE(3) => \<const0>\,
      ALUMODE(2) => \<const0>\,
      ALUMODE(1) => \<const0>\,
      ALUMODE(0) => \<const0>\,
      B(17) => \<const0>\,
      B(16) => \<const0>\,
      B(15) => \<const0>\,
      B(14) => \<const0>\,
      B(13) => \<const0>\,
      B(12) => \<const0>\,
      B(11) => \<const0>\,
      B(10) => \<const0>\,
      B(9) => \<const0>\,
      B(8) => \<const0>\,
      B(7) => \<const0>\,
      B(6) => \<const0>\,
      B(5) => \<const0>\,
      B(4) => \<const0>\,
      B(3) => \<const0>\,
      B(2) => \<const0>\,
      B(1) => \<const0>\,
      B(0) => \<const0>\,
      BCIN(17 downto 0) => \EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/bcout[1,0]\(17 downto 0),
      BCOUT(17 downto 0) => \NLW_EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[2].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1_BCOUT_UNCONNECTED\(17 downto 0),
      C(47) => \<const1>\,
      C(46) => \<const1>\,
      C(45) => \<const1>\,
      C(44) => \<const1>\,
      C(43) => \<const1>\,
      C(42) => \<const1>\,
      C(41) => \<const1>\,
      C(40) => \<const1>\,
      C(39) => \<const1>\,
      C(38) => \<const1>\,
      C(37) => \<const1>\,
      C(36) => \<const1>\,
      C(35) => \<const1>\,
      C(34) => \<const1>\,
      C(33) => \<const1>\,
      C(32) => \<const1>\,
      C(31) => \<const1>\,
      C(30) => \<const1>\,
      C(29) => \<const1>\,
      C(28) => \<const1>\,
      C(27) => \<const1>\,
      C(26) => \<const1>\,
      C(25) => \<const1>\,
      C(24) => \<const1>\,
      C(23) => \<const1>\,
      C(22) => \<const1>\,
      C(21) => \<const1>\,
      C(20) => \<const1>\,
      C(19) => \<const1>\,
      C(18) => \<const1>\,
      C(17) => \<const1>\,
      C(16) => \<const1>\,
      C(15) => \<const1>\,
      C(14) => \<const1>\,
      C(13) => \<const1>\,
      C(12) => \<const1>\,
      C(11) => \<const1>\,
      C(10) => \<const1>\,
      C(9) => \<const1>\,
      C(8) => \<const1>\,
      C(7) => \<const1>\,
      C(6) => \<const1>\,
      C(5) => \<const1>\,
      C(4) => \<const1>\,
      C(3) => \<const1>\,
      C(2) => \<const1>\,
      C(1) => \<const1>\,
      C(0) => \<const1>\,
      CARRYCASCIN => \<const0>\,
      CARRYCASCOUT => \NLW_EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[2].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1_CARRYCASCOUT_UNCONNECTED\,
      CARRYIN => \<const0>\,
      CARRYINSEL(2) => \<const0>\,
      CARRYINSEL(1) => \<const0>\,
      CARRYINSEL(0) => \<const0>\,
      CARRYOUT(3 downto 0) => \NLW_EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[2].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1_CARRYOUT_UNCONNECTED\(3 downto 0),
      CEA1 => \<const0>\,
      CEA2 => aclken,
      CEAD => \<const0>\,
      CEALUMODE => \<const0>\,
      CEB1 => \<const0>\,
      CEB2 => aclken,
      CEC => \<const0>\,
      CECARRYIN => \<const0>\,
      CECTRL => aclken,
      CED => \<const0>\,
      CEINMODE => \<const0>\,
      CEM => \<const0>\,
      CEP => \<const0>\,
      CLK => aclk,
      D(24) => \<const0>\,
      D(23) => \<const0>\,
      D(22) => \<const0>\,
      D(21) => \<const0>\,
      D(20) => \<const0>\,
      D(19) => \<const0>\,
      D(18) => \<const0>\,
      D(17) => \<const0>\,
      D(16) => \<const0>\,
      D(15) => \<const0>\,
      D(14) => \<const0>\,
      D(13) => \<const0>\,
      D(12) => \<const0>\,
      D(11) => \<const0>\,
      D(10) => \<const0>\,
      D(9) => \<const0>\,
      D(8) => \<const0>\,
      D(7) => \<const0>\,
      D(6) => \<const0>\,
      D(5) => \<const0>\,
      D(4) => \<const0>\,
      D(3) => \<const0>\,
      D(2) => \<const0>\,
      D(1) => \<const0>\,
      D(0) => \<const0>\,
      INMODE(4) => \<const0>\,
      INMODE(3) => \<const0>\,
      INMODE(2) => \<const0>\,
      INMODE(1) => \<const0>\,
      INMODE(0) => \<const0>\,
      MULTSIGNIN => \<const0>\,
      MULTSIGNOUT => \NLW_EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[2].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1_MULTSIGNOUT_UNCONNECTED\,
      OPMODE(6) => \<const1>\,
      OPMODE(5) => \<const0>\,
      OPMODE(4) => \<const1>\,
      OPMODE(3) => \<const0>\,
      OPMODE(2) => \<const1>\,
      OPMODE(1) => \<const0>\,
      OPMODE(0) => \<const1>\,
      OVERFLOW => \NLW_EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[2].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1_OVERFLOW_UNCONNECTED\,
      P(47 downto 0) => \NLW_EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[2].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1_P_UNCONNECTED\(47 downto 0),
      PATTERNBDETECT => \NLW_EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[2].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1_PATTERNBDETECT_UNCONNECTED\,
      PATTERNDETECT => \NLW_EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[2].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1_PATTERNDETECT_UNCONNECTED\,
      PCIN(47 downto 0) => \EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/pcout[1,0]\(47 downto 0),
      PCOUT(47 downto 0) => \EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/pcout[2,0]\(47 downto 0),
      RSTA => \<const0>\,
      RSTALLCARRYIN => \<const0>\,
      RSTALUMODE => \<const0>\,
      RSTB => \<const0>\,
      RSTC => \<const0>\,
      RSTCTRL => \<const0>\,
      RSTD => \<const0>\,
      RSTINMODE => \<const0>\,
      RSTM => \<const0>\,
      RSTP => \<const0>\,
      UNDERFLOW => \NLW_EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[2].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1_UNDERFLOW_UNCONNECTED\
    );
\EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[2].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1\: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 2,
      ADREG => 0,
      ALUMODEREG => 0,
      AREG => 2,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 2,
      BREG => 2,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 0,
      DREG => 0,
      INMODEREG => 0,
      IS_ALUMODE_INVERTED => B"0000",
      IS_CARRYIN_INVERTED => '0',
      IS_CLK_INVERTED => '0',
      IS_INMODE_INVERTED => B"00000",
      IS_OPMODE_INVERTED => B"0000000",
      MASK => X"000000000000",
      MREG => 0,
      OPMODEREG => 1,
      PATTERN => X"000000000000",
      PREG => 0,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
    port map (
      A(29) => \<const0>\,
      A(28) => \<const0>\,
      A(27) => \<const0>\,
      A(26) => \<const0>\,
      A(25) => \<const0>\,
      A(24) => \EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.iAdelx[2].iAdely[1].use_delay_line.Adelay/dout_i\(14),
      A(23) => \EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.iAdelx[2].iAdely[1].use_delay_line.Adelay/dout_i\(14),
      A(22) => \EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.iAdelx[2].iAdely[1].use_delay_line.Adelay/dout_i\(14),
      A(21) => \EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.iAdelx[2].iAdely[1].use_delay_line.Adelay/dout_i\(14),
      A(20) => \EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.iAdelx[2].iAdely[1].use_delay_line.Adelay/dout_i\(14),
      A(19) => \EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.iAdelx[2].iAdely[1].use_delay_line.Adelay/dout_i\(14),
      A(18) => \EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.iAdelx[2].iAdely[1].use_delay_line.Adelay/dout_i\(14),
      A(17) => \EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.iAdelx[2].iAdely[1].use_delay_line.Adelay/dout_i\(14),
      A(16) => \EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.iAdelx[2].iAdely[1].use_delay_line.Adelay/dout_i\(14),
      A(15) => \EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.iAdelx[2].iAdely[1].use_delay_line.Adelay/dout_i\(14),
      A(14 downto 0) => \EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.iAdelx[2].iAdely[1].use_delay_line.Adelay/dout_i\(14 downto 0),
      ACIN(29) => \<const0>\,
      ACIN(28) => \<const0>\,
      ACIN(27) => \<const0>\,
      ACIN(26) => \<const0>\,
      ACIN(25) => \<const0>\,
      ACIN(24) => \<const0>\,
      ACIN(23) => \<const0>\,
      ACIN(22) => \<const0>\,
      ACIN(21) => \<const0>\,
      ACIN(20) => \<const0>\,
      ACIN(19) => \<const0>\,
      ACIN(18) => \<const0>\,
      ACIN(17) => \<const0>\,
      ACIN(16) => \<const0>\,
      ACIN(15) => \<const0>\,
      ACIN(14) => \<const0>\,
      ACIN(13) => \<const0>\,
      ACIN(12) => \<const0>\,
      ACIN(11) => \<const0>\,
      ACIN(10) => \<const0>\,
      ACIN(9) => \<const0>\,
      ACIN(8) => \<const0>\,
      ACIN(7) => \<const0>\,
      ACIN(6) => \<const0>\,
      ACIN(5) => \<const0>\,
      ACIN(4) => \<const0>\,
      ACIN(3) => \<const0>\,
      ACIN(2) => \<const0>\,
      ACIN(1) => \<const0>\,
      ACIN(0) => \<const0>\,
      ACOUT(29 downto 0) => \EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/acout[2,1]\(29 downto 0),
      ALUMODE(3) => \<const0>\,
      ALUMODE(2) => \<const0>\,
      ALUMODE(1) => \<const0>\,
      ALUMODE(0) => \<const0>\,
      B(17 downto 0) => \EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.iBdelx[2].iBdely[1].need_delay_line.Bdelay/dout_i\(17 downto 0),
      BCIN(17) => \<const0>\,
      BCIN(16) => \<const0>\,
      BCIN(15) => \<const0>\,
      BCIN(14) => \<const0>\,
      BCIN(13) => \<const0>\,
      BCIN(12) => \<const0>\,
      BCIN(11) => \<const0>\,
      BCIN(10) => \<const0>\,
      BCIN(9) => \<const0>\,
      BCIN(8) => \<const0>\,
      BCIN(7) => \<const0>\,
      BCIN(6) => \<const0>\,
      BCIN(5) => \<const0>\,
      BCIN(4) => \<const0>\,
      BCIN(3) => \<const0>\,
      BCIN(2) => \<const0>\,
      BCIN(1) => \<const0>\,
      BCIN(0) => \<const0>\,
      BCOUT(17 downto 0) => \NLW_EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[2].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1_BCOUT_UNCONNECTED\(17 downto 0),
      C(47) => \<const1>\,
      C(46) => \<const1>\,
      C(45) => \<const1>\,
      C(44) => \<const1>\,
      C(43) => \<const1>\,
      C(42) => \<const1>\,
      C(41) => \<const1>\,
      C(40) => \<const1>\,
      C(39) => \<const1>\,
      C(38) => \<const1>\,
      C(37) => \<const1>\,
      C(36) => \<const1>\,
      C(35) => \<const1>\,
      C(34) => \<const1>\,
      C(33) => \<const1>\,
      C(32) => \<const1>\,
      C(31) => \<const1>\,
      C(30) => \<const1>\,
      C(29) => \<const1>\,
      C(28) => \<const1>\,
      C(27) => \<const1>\,
      C(26) => \<const1>\,
      C(25) => \<const1>\,
      C(24) => \<const1>\,
      C(23) => \<const1>\,
      C(22) => \<const1>\,
      C(21) => \<const1>\,
      C(20) => \<const1>\,
      C(19) => \<const1>\,
      C(18) => \<const1>\,
      C(17) => \<const1>\,
      C(16) => \<const1>\,
      C(15) => \<const1>\,
      C(14) => \<const1>\,
      C(13) => \<const1>\,
      C(12) => \<const1>\,
      C(11) => \<const1>\,
      C(10) => \<const1>\,
      C(9) => \<const1>\,
      C(8) => \<const1>\,
      C(7) => \<const1>\,
      C(6) => \<const1>\,
      C(5) => \<const1>\,
      C(4) => \<const1>\,
      C(3) => \<const1>\,
      C(2) => \<const1>\,
      C(1) => \<const1>\,
      C(0) => \<const1>\,
      CARRYCASCIN => \<const0>\,
      CARRYCASCOUT => \NLW_EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[2].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1_CARRYCASCOUT_UNCONNECTED\,
      CARRYIN => \<const0>\,
      CARRYINSEL(2) => \<const0>\,
      CARRYINSEL(1) => \<const0>\,
      CARRYINSEL(0) => \<const0>\,
      CARRYOUT(3 downto 0) => \NLW_EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[2].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1_CARRYOUT_UNCONNECTED\(3 downto 0),
      CEA1 => aclken,
      CEA2 => aclken,
      CEAD => \<const0>\,
      CEALUMODE => \<const0>\,
      CEB1 => aclken,
      CEB2 => aclken,
      CEC => \<const0>\,
      CECARRYIN => \<const0>\,
      CECTRL => aclken,
      CED => \<const0>\,
      CEINMODE => \<const0>\,
      CEM => \<const0>\,
      CEP => \<const0>\,
      CLK => aclk,
      D(24) => \<const0>\,
      D(23) => \<const0>\,
      D(22) => \<const0>\,
      D(21) => \<const0>\,
      D(20) => \<const0>\,
      D(19) => \<const0>\,
      D(18) => \<const0>\,
      D(17) => \<const0>\,
      D(16) => \<const0>\,
      D(15) => \<const0>\,
      D(14) => \<const0>\,
      D(13) => \<const0>\,
      D(12) => \<const0>\,
      D(11) => \<const0>\,
      D(10) => \<const0>\,
      D(9) => \<const0>\,
      D(8) => \<const0>\,
      D(7) => \<const0>\,
      D(6) => \<const0>\,
      D(5) => \<const0>\,
      D(4) => \<const0>\,
      D(3) => \<const0>\,
      D(2) => \<const0>\,
      D(1) => \<const0>\,
      D(0) => \<const0>\,
      INMODE(4) => \<const0>\,
      INMODE(3) => \<const0>\,
      INMODE(2) => \<const0>\,
      INMODE(1) => \<const0>\,
      INMODE(0) => \<const0>\,
      MULTSIGNIN => \<const0>\,
      MULTSIGNOUT => \NLW_EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[2].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1_MULTSIGNOUT_UNCONNECTED\,
      OPMODE(6) => \<const0>\,
      OPMODE(5) => \<const0>\,
      OPMODE(4) => \<const1>\,
      OPMODE(3) => \<const0>\,
      OPMODE(2) => \<const1>\,
      OPMODE(1) => \<const0>\,
      OPMODE(0) => \<const1>\,
      OVERFLOW => \NLW_EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[2].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1_OVERFLOW_UNCONNECTED\,
      P(47 downto 17) => \NLW_EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[2].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1_P_UNCONNECTED\(47 downto 17),
      P(16 downto 0) => \EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[2].bppDSP48[1].need_output_delay.output_delay/dout_i\(16 downto 0),
      PATTERNBDETECT => \NLW_EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[2].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1_PATTERNBDETECT_UNCONNECTED\,
      PATTERNDETECT => \NLW_EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[2].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1_PATTERNDETECT_UNCONNECTED\,
      PCIN(47 downto 0) => \EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/pcout[1,2]\(47 downto 0),
      PCOUT(47 downto 0) => \EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/pcout[2,1]\(47 downto 0),
      RSTA => \<const0>\,
      RSTALLCARRYIN => \<const0>\,
      RSTALUMODE => \<const0>\,
      RSTB => \<const0>\,
      RSTC => \<const0>\,
      RSTCTRL => \<const0>\,
      RSTD => \<const0>\,
      RSTINMODE => \<const0>\,
      RSTM => \<const0>\,
      RSTP => \<const0>\,
      UNDERFLOW => \NLW_EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[2].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1_UNDERFLOW_UNCONNECTED\
    );
\EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[2].bppDSP48[2].use_dsp.use_dsp48e1.iDSP48E1\: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 0,
      ADREG => 0,
      ALUMODEREG => 0,
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "CASCADE",
      BCASCREG => 2,
      BREG => 2,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 0,
      DREG => 0,
      INMODEREG => 0,
      IS_ALUMODE_INVERTED => B"0000",
      IS_CARRYIN_INVERTED => '0',
      IS_CLK_INVERTED => '0',
      IS_INMODE_INVERTED => B"00000",
      IS_OPMODE_INVERTED => B"0000000",
      MASK => X"000000000000",
      MREG => 0,
      OPMODEREG => 1,
      PATTERN => X"000000000000",
      PREG => 0,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
    port map (
      A(29) => \<const0>\,
      A(28) => \<const0>\,
      A(27) => \<const0>\,
      A(26) => \<const0>\,
      A(25) => \<const0>\,
      A(24) => \<const0>\,
      A(23) => \<const0>\,
      A(22) => \<const0>\,
      A(21) => \<const0>\,
      A(20) => \<const0>\,
      A(19) => \<const0>\,
      A(18) => \<const0>\,
      A(17) => \<const0>\,
      A(16) => \<const0>\,
      A(15) => \<const0>\,
      A(14) => \<const0>\,
      A(13) => \<const0>\,
      A(12) => \<const0>\,
      A(11) => \<const0>\,
      A(10) => \<const0>\,
      A(9) => \<const0>\,
      A(8) => \<const0>\,
      A(7) => \<const0>\,
      A(6) => \<const0>\,
      A(5) => \<const0>\,
      A(4) => \<const0>\,
      A(3) => \<const0>\,
      A(2) => \<const0>\,
      A(1) => \<const0>\,
      A(0) => \<const0>\,
      ACIN(29 downto 0) => \EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/acout[2,1]\(29 downto 0),
      ACOUT(29 downto 0) => \NLW_EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[2].bppDSP48[2].use_dsp.use_dsp48e1.iDSP48E1_ACOUT_UNCONNECTED\(29 downto 0),
      ALUMODE(3) => \<const0>\,
      ALUMODE(2) => \<const0>\,
      ALUMODE(1) => \<const0>\,
      ALUMODE(0) => \<const0>\,
      B(17) => \EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.iBdelx[2].iBdely[2].need_delay_line.Bdelay/dout_i\(14),
      B(16) => \EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.iBdelx[2].iBdely[2].need_delay_line.Bdelay/dout_i\(14),
      B(15) => \EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.iBdelx[2].iBdely[2].need_delay_line.Bdelay/dout_i\(14),
      B(14 downto 0) => \EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.iBdelx[2].iBdely[2].need_delay_line.Bdelay/dout_i\(14 downto 0),
      BCIN(17) => \<const0>\,
      BCIN(16) => \<const0>\,
      BCIN(15) => \<const0>\,
      BCIN(14) => \<const0>\,
      BCIN(13) => \<const0>\,
      BCIN(12) => \<const0>\,
      BCIN(11) => \<const0>\,
      BCIN(10) => \<const0>\,
      BCIN(9) => \<const0>\,
      BCIN(8) => \<const0>\,
      BCIN(7) => \<const0>\,
      BCIN(6) => \<const0>\,
      BCIN(5) => \<const0>\,
      BCIN(4) => \<const0>\,
      BCIN(3) => \<const0>\,
      BCIN(2) => \<const0>\,
      BCIN(1) => \<const0>\,
      BCIN(0) => \<const0>\,
      BCOUT(17 downto 0) => \NLW_EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[2].bppDSP48[2].use_dsp.use_dsp48e1.iDSP48E1_BCOUT_UNCONNECTED\(17 downto 0),
      C(47) => \<const1>\,
      C(46) => \<const1>\,
      C(45) => \<const1>\,
      C(44) => \<const1>\,
      C(43) => \<const1>\,
      C(42) => \<const1>\,
      C(41) => \<const1>\,
      C(40) => \<const1>\,
      C(39) => \<const1>\,
      C(38) => \<const1>\,
      C(37) => \<const1>\,
      C(36) => \<const1>\,
      C(35) => \<const1>\,
      C(34) => \<const1>\,
      C(33) => \<const1>\,
      C(32) => \<const1>\,
      C(31) => \<const1>\,
      C(30) => \<const1>\,
      C(29) => \<const1>\,
      C(28) => \<const1>\,
      C(27) => \<const1>\,
      C(26) => \<const1>\,
      C(25) => \<const1>\,
      C(24) => \<const1>\,
      C(23) => \<const1>\,
      C(22) => \<const1>\,
      C(21) => \<const1>\,
      C(20) => \<const1>\,
      C(19) => \<const1>\,
      C(18) => \<const1>\,
      C(17) => \<const1>\,
      C(16) => \<const1>\,
      C(15) => \<const1>\,
      C(14) => \<const1>\,
      C(13) => \<const1>\,
      C(12) => \<const1>\,
      C(11) => \<const1>\,
      C(10) => \<const1>\,
      C(9) => \<const1>\,
      C(8) => \<const1>\,
      C(7) => \<const1>\,
      C(6) => \<const1>\,
      C(5) => \<const1>\,
      C(4) => \<const1>\,
      C(3) => \<const1>\,
      C(2) => \<const1>\,
      C(1) => \<const1>\,
      C(0) => \<const1>\,
      CARRYCASCIN => \<const0>\,
      CARRYCASCOUT => \NLW_EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[2].bppDSP48[2].use_dsp.use_dsp48e1.iDSP48E1_CARRYCASCOUT_UNCONNECTED\,
      CARRYIN => \<const0>\,
      CARRYINSEL(2) => \<const0>\,
      CARRYINSEL(1) => \<const0>\,
      CARRYINSEL(0) => \<const0>\,
      CARRYOUT(3 downto 0) => \NLW_EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[2].bppDSP48[2].use_dsp.use_dsp48e1.iDSP48E1_CARRYOUT_UNCONNECTED\(3 downto 0),
      CEA1 => \<const0>\,
      CEA2 => \<const0>\,
      CEAD => \<const0>\,
      CEALUMODE => \<const0>\,
      CEB1 => aclken,
      CEB2 => aclken,
      CEC => \<const0>\,
      CECARRYIN => \<const0>\,
      CECTRL => aclken,
      CED => \<const0>\,
      CEINMODE => \<const0>\,
      CEM => \<const0>\,
      CEP => \<const0>\,
      CLK => aclk,
      D(24) => \<const0>\,
      D(23) => \<const0>\,
      D(22) => \<const0>\,
      D(21) => \<const0>\,
      D(20) => \<const0>\,
      D(19) => \<const0>\,
      D(18) => \<const0>\,
      D(17) => \<const0>\,
      D(16) => \<const0>\,
      D(15) => \<const0>\,
      D(14) => \<const0>\,
      D(13) => \<const0>\,
      D(12) => \<const0>\,
      D(11) => \<const0>\,
      D(10) => \<const0>\,
      D(9) => \<const0>\,
      D(8) => \<const0>\,
      D(7) => \<const0>\,
      D(6) => \<const0>\,
      D(5) => \<const0>\,
      D(4) => \<const0>\,
      D(3) => \<const0>\,
      D(2) => \<const0>\,
      D(1) => \<const0>\,
      D(0) => \<const0>\,
      INMODE(4) => \<const0>\,
      INMODE(3) => \<const0>\,
      INMODE(2) => \<const0>\,
      INMODE(1) => \<const0>\,
      INMODE(0) => \<const0>\,
      MULTSIGNIN => \<const0>\,
      MULTSIGNOUT => \NLW_EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[2].bppDSP48[2].use_dsp.use_dsp48e1.iDSP48E1_MULTSIGNOUT_UNCONNECTED\,
      OPMODE(6) => \<const1>\,
      OPMODE(5) => \<const0>\,
      OPMODE(4) => \<const1>\,
      OPMODE(3) => \<const0>\,
      OPMODE(2) => \<const1>\,
      OPMODE(1) => \<const0>\,
      OPMODE(0) => \<const1>\,
      OVERFLOW => \NLW_EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[2].bppDSP48[2].use_dsp.use_dsp48e1.iDSP48E1_OVERFLOW_UNCONNECTED\,
      P(47 downto 43) => \NLW_EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[2].bppDSP48[2].use_dsp.use_dsp48e1.iDSP48E1_P_UNCONNECTED\(47 downto 43),
      P(42 downto 0) => \EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[2].bppDSP48[2].need_output_delay.output_delay/dout_i\(42 downto 0),
      PATTERNBDETECT => \NLW_EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[2].bppDSP48[2].use_dsp.use_dsp48e1.iDSP48E1_PATTERNBDETECT_UNCONNECTED\,
      PATTERNDETECT => \NLW_EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[2].bppDSP48[2].use_dsp.use_dsp48e1.iDSP48E1_PATTERNDETECT_UNCONNECTED\,
      PCIN(47 downto 0) => \EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/pcout[2,1]\(47 downto 0),
      PCOUT(47) => \n_106_EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[2].bppDSP48[2].use_dsp.use_dsp48e1.iDSP48E1\,
      PCOUT(46) => \n_107_EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[2].bppDSP48[2].use_dsp.use_dsp48e1.iDSP48E1\,
      PCOUT(45) => \n_108_EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[2].bppDSP48[2].use_dsp.use_dsp48e1.iDSP48E1\,
      PCOUT(44) => \n_109_EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[2].bppDSP48[2].use_dsp.use_dsp48e1.iDSP48E1\,
      PCOUT(43) => \n_110_EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[2].bppDSP48[2].use_dsp.use_dsp48e1.iDSP48E1\,
      PCOUT(42) => \n_111_EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[2].bppDSP48[2].use_dsp.use_dsp48e1.iDSP48E1\,
      PCOUT(41) => \n_112_EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[2].bppDSP48[2].use_dsp.use_dsp48e1.iDSP48E1\,
      PCOUT(40) => \n_113_EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[2].bppDSP48[2].use_dsp.use_dsp48e1.iDSP48E1\,
      PCOUT(39) => \n_114_EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[2].bppDSP48[2].use_dsp.use_dsp48e1.iDSP48E1\,
      PCOUT(38) => \n_115_EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[2].bppDSP48[2].use_dsp.use_dsp48e1.iDSP48E1\,
      PCOUT(37) => \n_116_EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[2].bppDSP48[2].use_dsp.use_dsp48e1.iDSP48E1\,
      PCOUT(36) => \n_117_EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[2].bppDSP48[2].use_dsp.use_dsp48e1.iDSP48E1\,
      PCOUT(35) => \n_118_EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[2].bppDSP48[2].use_dsp.use_dsp48e1.iDSP48E1\,
      PCOUT(34) => \n_119_EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[2].bppDSP48[2].use_dsp.use_dsp48e1.iDSP48E1\,
      PCOUT(33) => \n_120_EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[2].bppDSP48[2].use_dsp.use_dsp48e1.iDSP48E1\,
      PCOUT(32) => \n_121_EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[2].bppDSP48[2].use_dsp.use_dsp48e1.iDSP48E1\,
      PCOUT(31) => \n_122_EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[2].bppDSP48[2].use_dsp.use_dsp48e1.iDSP48E1\,
      PCOUT(30) => \n_123_EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[2].bppDSP48[2].use_dsp.use_dsp48e1.iDSP48E1\,
      PCOUT(29) => \n_124_EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[2].bppDSP48[2].use_dsp.use_dsp48e1.iDSP48E1\,
      PCOUT(28) => \n_125_EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[2].bppDSP48[2].use_dsp.use_dsp48e1.iDSP48E1\,
      PCOUT(27) => \n_126_EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[2].bppDSP48[2].use_dsp.use_dsp48e1.iDSP48E1\,
      PCOUT(26) => \n_127_EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[2].bppDSP48[2].use_dsp.use_dsp48e1.iDSP48E1\,
      PCOUT(25) => \n_128_EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[2].bppDSP48[2].use_dsp.use_dsp48e1.iDSP48E1\,
      PCOUT(24) => \n_129_EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[2].bppDSP48[2].use_dsp.use_dsp48e1.iDSP48E1\,
      PCOUT(23) => \n_130_EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[2].bppDSP48[2].use_dsp.use_dsp48e1.iDSP48E1\,
      PCOUT(22) => \n_131_EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[2].bppDSP48[2].use_dsp.use_dsp48e1.iDSP48E1\,
      PCOUT(21) => \n_132_EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[2].bppDSP48[2].use_dsp.use_dsp48e1.iDSP48E1\,
      PCOUT(20) => \n_133_EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[2].bppDSP48[2].use_dsp.use_dsp48e1.iDSP48E1\,
      PCOUT(19) => \n_134_EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[2].bppDSP48[2].use_dsp.use_dsp48e1.iDSP48E1\,
      PCOUT(18) => \n_135_EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[2].bppDSP48[2].use_dsp.use_dsp48e1.iDSP48E1\,
      PCOUT(17) => \n_136_EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[2].bppDSP48[2].use_dsp.use_dsp48e1.iDSP48E1\,
      PCOUT(16) => \n_137_EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[2].bppDSP48[2].use_dsp.use_dsp48e1.iDSP48E1\,
      PCOUT(15) => \n_138_EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[2].bppDSP48[2].use_dsp.use_dsp48e1.iDSP48E1\,
      PCOUT(14) => \n_139_EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[2].bppDSP48[2].use_dsp.use_dsp48e1.iDSP48E1\,
      PCOUT(13) => \n_140_EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[2].bppDSP48[2].use_dsp.use_dsp48e1.iDSP48E1\,
      PCOUT(12) => \n_141_EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[2].bppDSP48[2].use_dsp.use_dsp48e1.iDSP48E1\,
      PCOUT(11) => \n_142_EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[2].bppDSP48[2].use_dsp.use_dsp48e1.iDSP48E1\,
      PCOUT(10) => \n_143_EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[2].bppDSP48[2].use_dsp.use_dsp48e1.iDSP48E1\,
      PCOUT(9) => \n_144_EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[2].bppDSP48[2].use_dsp.use_dsp48e1.iDSP48E1\,
      PCOUT(8) => \n_145_EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[2].bppDSP48[2].use_dsp.use_dsp48e1.iDSP48E1\,
      PCOUT(7) => \n_146_EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[2].bppDSP48[2].use_dsp.use_dsp48e1.iDSP48E1\,
      PCOUT(6) => \n_147_EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[2].bppDSP48[2].use_dsp.use_dsp48e1.iDSP48E1\,
      PCOUT(5) => \n_148_EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[2].bppDSP48[2].use_dsp.use_dsp48e1.iDSP48E1\,
      PCOUT(4) => \n_149_EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[2].bppDSP48[2].use_dsp.use_dsp48e1.iDSP48E1\,
      PCOUT(3) => \n_150_EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[2].bppDSP48[2].use_dsp.use_dsp48e1.iDSP48E1\,
      PCOUT(2) => \n_151_EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[2].bppDSP48[2].use_dsp.use_dsp48e1.iDSP48E1\,
      PCOUT(1) => \n_152_EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[2].bppDSP48[2].use_dsp.use_dsp48e1.iDSP48E1\,
      PCOUT(0) => \n_153_EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[2].bppDSP48[2].use_dsp.use_dsp48e1.iDSP48E1\,
      RSTA => \<const0>\,
      RSTALLCARRYIN => \<const0>\,
      RSTALUMODE => \<const0>\,
      RSTB => \<const0>\,
      RSTC => \<const0>\,
      RSTCTRL => \<const0>\,
      RSTD => \<const0>\,
      RSTINMODE => \<const0>\,
      RSTM => \<const0>\,
      RSTP => \<const0>\,
      UNDERFLOW => \NLW_EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[2].bppDSP48[2].use_dsp.use_dsp48e1.iDSP48E1_UNDERFLOW_UNCONNECTED\
    );
\EXP_OP.OP/g_Fr_other.i_calculate_e2zm1/dsp.one.dsp48e1_add/DSP\: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 0,
      ADREG => 0,
      ALUMODEREG => 0,
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 0,
      BREG => 0,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 0,
      DREG => 0,
      INMODEREG => 0,
      IS_ALUMODE_INVERTED => B"0000",
      IS_CARRYIN_INVERTED => '0',
      IS_CLK_INVERTED => '0',
      IS_INMODE_INVERTED => B"00000",
      IS_OPMODE_INVERTED => B"0000000",
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "NONE",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
    port map (
      A(29) => \<const0>\,
      A(28 downto 0) => \EXP_OP.OP/Z_at_e2zm1\(93 downto 65),
      ACIN(29) => \<const0>\,
      ACIN(28) => \<const0>\,
      ACIN(27) => \<const0>\,
      ACIN(26) => \<const0>\,
      ACIN(25) => \<const0>\,
      ACIN(24) => \<const0>\,
      ACIN(23) => \<const0>\,
      ACIN(22) => \<const0>\,
      ACIN(21) => \<const0>\,
      ACIN(20) => \<const0>\,
      ACIN(19) => \<const0>\,
      ACIN(18) => \<const0>\,
      ACIN(17) => \<const0>\,
      ACIN(16) => \<const0>\,
      ACIN(15) => \<const0>\,
      ACIN(14) => \<const0>\,
      ACIN(13) => \<const0>\,
      ACIN(12) => \<const0>\,
      ACIN(11) => \<const0>\,
      ACIN(10) => \<const0>\,
      ACIN(9) => \<const0>\,
      ACIN(8) => \<const0>\,
      ACIN(7) => \<const0>\,
      ACIN(6) => \<const0>\,
      ACIN(5) => \<const0>\,
      ACIN(4) => \<const0>\,
      ACIN(3) => \<const0>\,
      ACIN(2) => \<const0>\,
      ACIN(1) => \<const0>\,
      ACIN(0) => \<const0>\,
      ACOUT(29) => \n_24_EXP_OP.OP/g_Fr_other.i_calculate_e2zm1/dsp.one.dsp48e1_add/DSP\,
      ACOUT(28) => \n_25_EXP_OP.OP/g_Fr_other.i_calculate_e2zm1/dsp.one.dsp48e1_add/DSP\,
      ACOUT(27) => \n_26_EXP_OP.OP/g_Fr_other.i_calculate_e2zm1/dsp.one.dsp48e1_add/DSP\,
      ACOUT(26) => \n_27_EXP_OP.OP/g_Fr_other.i_calculate_e2zm1/dsp.one.dsp48e1_add/DSP\,
      ACOUT(25) => \n_28_EXP_OP.OP/g_Fr_other.i_calculate_e2zm1/dsp.one.dsp48e1_add/DSP\,
      ACOUT(24) => \n_29_EXP_OP.OP/g_Fr_other.i_calculate_e2zm1/dsp.one.dsp48e1_add/DSP\,
      ACOUT(23) => \n_30_EXP_OP.OP/g_Fr_other.i_calculate_e2zm1/dsp.one.dsp48e1_add/DSP\,
      ACOUT(22) => \n_31_EXP_OP.OP/g_Fr_other.i_calculate_e2zm1/dsp.one.dsp48e1_add/DSP\,
      ACOUT(21) => \n_32_EXP_OP.OP/g_Fr_other.i_calculate_e2zm1/dsp.one.dsp48e1_add/DSP\,
      ACOUT(20) => \n_33_EXP_OP.OP/g_Fr_other.i_calculate_e2zm1/dsp.one.dsp48e1_add/DSP\,
      ACOUT(19) => \n_34_EXP_OP.OP/g_Fr_other.i_calculate_e2zm1/dsp.one.dsp48e1_add/DSP\,
      ACOUT(18) => \n_35_EXP_OP.OP/g_Fr_other.i_calculate_e2zm1/dsp.one.dsp48e1_add/DSP\,
      ACOUT(17) => \n_36_EXP_OP.OP/g_Fr_other.i_calculate_e2zm1/dsp.one.dsp48e1_add/DSP\,
      ACOUT(16) => \n_37_EXP_OP.OP/g_Fr_other.i_calculate_e2zm1/dsp.one.dsp48e1_add/DSP\,
      ACOUT(15) => \n_38_EXP_OP.OP/g_Fr_other.i_calculate_e2zm1/dsp.one.dsp48e1_add/DSP\,
      ACOUT(14) => \n_39_EXP_OP.OP/g_Fr_other.i_calculate_e2zm1/dsp.one.dsp48e1_add/DSP\,
      ACOUT(13) => \n_40_EXP_OP.OP/g_Fr_other.i_calculate_e2zm1/dsp.one.dsp48e1_add/DSP\,
      ACOUT(12) => \n_41_EXP_OP.OP/g_Fr_other.i_calculate_e2zm1/dsp.one.dsp48e1_add/DSP\,
      ACOUT(11) => \n_42_EXP_OP.OP/g_Fr_other.i_calculate_e2zm1/dsp.one.dsp48e1_add/DSP\,
      ACOUT(10) => \n_43_EXP_OP.OP/g_Fr_other.i_calculate_e2zm1/dsp.one.dsp48e1_add/DSP\,
      ACOUT(9) => \n_44_EXP_OP.OP/g_Fr_other.i_calculate_e2zm1/dsp.one.dsp48e1_add/DSP\,
      ACOUT(8) => \n_45_EXP_OP.OP/g_Fr_other.i_calculate_e2zm1/dsp.one.dsp48e1_add/DSP\,
      ACOUT(7) => \n_46_EXP_OP.OP/g_Fr_other.i_calculate_e2zm1/dsp.one.dsp48e1_add/DSP\,
      ACOUT(6) => \n_47_EXP_OP.OP/g_Fr_other.i_calculate_e2zm1/dsp.one.dsp48e1_add/DSP\,
      ACOUT(5) => \n_48_EXP_OP.OP/g_Fr_other.i_calculate_e2zm1/dsp.one.dsp48e1_add/DSP\,
      ACOUT(4) => \n_49_EXP_OP.OP/g_Fr_other.i_calculate_e2zm1/dsp.one.dsp48e1_add/DSP\,
      ACOUT(3) => \n_50_EXP_OP.OP/g_Fr_other.i_calculate_e2zm1/dsp.one.dsp48e1_add/DSP\,
      ACOUT(2) => \n_51_EXP_OP.OP/g_Fr_other.i_calculate_e2zm1/dsp.one.dsp48e1_add/DSP\,
      ACOUT(1) => \n_52_EXP_OP.OP/g_Fr_other.i_calculate_e2zm1/dsp.one.dsp48e1_add/DSP\,
      ACOUT(0) => \n_53_EXP_OP.OP/g_Fr_other.i_calculate_e2zm1/dsp.one.dsp48e1_add/DSP\,
      ALUMODE(3) => \<const0>\,
      ALUMODE(2) => \<const0>\,
      ALUMODE(1) => \<const0>\,
      ALUMODE(0) => \<const0>\,
      B(17 downto 0) => \EXP_OP.OP/Z_at_e2zm1\(64 downto 47),
      BCIN(17) => \<const0>\,
      BCIN(16) => \<const0>\,
      BCIN(15) => \<const0>\,
      BCIN(14) => \<const0>\,
      BCIN(13) => \<const0>\,
      BCIN(12) => \<const0>\,
      BCIN(11) => \<const0>\,
      BCIN(10) => \<const0>\,
      BCIN(9) => \<const0>\,
      BCIN(8) => \<const0>\,
      BCIN(7) => \<const0>\,
      BCIN(6) => \<const0>\,
      BCIN(5) => \<const0>\,
      BCIN(4) => \<const0>\,
      BCIN(3) => \<const0>\,
      BCIN(2) => \<const0>\,
      BCIN(1) => \<const0>\,
      BCIN(0) => \<const0>\,
      BCOUT(17) => \n_6_EXP_OP.OP/g_Fr_other.i_calculate_e2zm1/dsp.one.dsp48e1_add/DSP\,
      BCOUT(16) => \n_7_EXP_OP.OP/g_Fr_other.i_calculate_e2zm1/dsp.one.dsp48e1_add/DSP\,
      BCOUT(15) => \n_8_EXP_OP.OP/g_Fr_other.i_calculate_e2zm1/dsp.one.dsp48e1_add/DSP\,
      BCOUT(14) => \n_9_EXP_OP.OP/g_Fr_other.i_calculate_e2zm1/dsp.one.dsp48e1_add/DSP\,
      BCOUT(13) => \n_10_EXP_OP.OP/g_Fr_other.i_calculate_e2zm1/dsp.one.dsp48e1_add/DSP\,
      BCOUT(12) => \n_11_EXP_OP.OP/g_Fr_other.i_calculate_e2zm1/dsp.one.dsp48e1_add/DSP\,
      BCOUT(11) => \n_12_EXP_OP.OP/g_Fr_other.i_calculate_e2zm1/dsp.one.dsp48e1_add/DSP\,
      BCOUT(10) => \n_13_EXP_OP.OP/g_Fr_other.i_calculate_e2zm1/dsp.one.dsp48e1_add/DSP\,
      BCOUT(9) => \n_14_EXP_OP.OP/g_Fr_other.i_calculate_e2zm1/dsp.one.dsp48e1_add/DSP\,
      BCOUT(8) => \n_15_EXP_OP.OP/g_Fr_other.i_calculate_e2zm1/dsp.one.dsp48e1_add/DSP\,
      BCOUT(7) => \n_16_EXP_OP.OP/g_Fr_other.i_calculate_e2zm1/dsp.one.dsp48e1_add/DSP\,
      BCOUT(6) => \n_17_EXP_OP.OP/g_Fr_other.i_calculate_e2zm1/dsp.one.dsp48e1_add/DSP\,
      BCOUT(5) => \n_18_EXP_OP.OP/g_Fr_other.i_calculate_e2zm1/dsp.one.dsp48e1_add/DSP\,
      BCOUT(4) => \n_19_EXP_OP.OP/g_Fr_other.i_calculate_e2zm1/dsp.one.dsp48e1_add/DSP\,
      BCOUT(3) => \n_20_EXP_OP.OP/g_Fr_other.i_calculate_e2zm1/dsp.one.dsp48e1_add/DSP\,
      BCOUT(2) => \n_21_EXP_OP.OP/g_Fr_other.i_calculate_e2zm1/dsp.one.dsp48e1_add/DSP\,
      BCOUT(1) => \n_22_EXP_OP.OP/g_Fr_other.i_calculate_e2zm1/dsp.one.dsp48e1_add/DSP\,
      BCOUT(0) => \n_23_EXP_OP.OP/g_Fr_other.i_calculate_e2zm1/dsp.one.dsp48e1_add/DSP\,
      C(47) => \<const0>\,
      C(46) => \<const0>\,
      C(45) => \<const0>\,
      C(44) => \<const0>\,
      C(43) => \<const0>\,
      C(42) => \<const0>\,
      C(41) => \<const0>\,
      C(40) => \<const0>\,
      C(39) => \<const0>\,
      C(38) => \<const0>\,
      C(37 downto 0) => \EXP_OP.OP/e2zmzm1\(84 downto 47),
      CARRYCASCIN => \<const0>\,
      CARRYCASCOUT => \n_0_EXP_OP.OP/g_Fr_other.i_calculate_e2zm1/dsp.one.dsp48e1_add/DSP\,
      CARRYIN => \<const0>\,
      CARRYINSEL(2) => \<const0>\,
      CARRYINSEL(1) => \<const0>\,
      CARRYINSEL(0) => \<const0>\,
      CARRYOUT(3) => \n_54_EXP_OP.OP/g_Fr_other.i_calculate_e2zm1/dsp.one.dsp48e1_add/DSP\,
      CARRYOUT(2) => \n_55_EXP_OP.OP/g_Fr_other.i_calculate_e2zm1/dsp.one.dsp48e1_add/DSP\,
      CARRYOUT(1) => \n_56_EXP_OP.OP/g_Fr_other.i_calculate_e2zm1/dsp.one.dsp48e1_add/DSP\,
      CARRYOUT(0) => \n_57_EXP_OP.OP/g_Fr_other.i_calculate_e2zm1/dsp.one.dsp48e1_add/DSP\,
      CEA1 => \<const0>\,
      CEA2 => \<const0>\,
      CEAD => \<const0>\,
      CEALUMODE => \<const0>\,
      CEB1 => \<const0>\,
      CEB2 => \<const0>\,
      CEC => \<const0>\,
      CECARRYIN => \<const0>\,
      CECTRL => \<const0>\,
      CED => \<const0>\,
      CEINMODE => \<const0>\,
      CEM => \<const0>\,
      CEP => aclken,
      CLK => aclk,
      D(24) => \<const0>\,
      D(23) => \<const0>\,
      D(22) => \<const0>\,
      D(21) => \<const0>\,
      D(20) => \<const0>\,
      D(19) => \<const0>\,
      D(18) => \<const0>\,
      D(17) => \<const0>\,
      D(16) => \<const0>\,
      D(15) => \<const0>\,
      D(14) => \<const0>\,
      D(13) => \<const0>\,
      D(12) => \<const0>\,
      D(11) => \<const0>\,
      D(10) => \<const0>\,
      D(9) => \<const0>\,
      D(8) => \<const0>\,
      D(7) => \<const0>\,
      D(6) => \<const0>\,
      D(5) => \<const0>\,
      D(4) => \<const0>\,
      D(3) => \<const0>\,
      D(2) => \<const0>\,
      D(1) => \<const0>\,
      D(0) => \<const0>\,
      INMODE(4) => \<const0>\,
      INMODE(3) => \<const0>\,
      INMODE(2) => \<const0>\,
      INMODE(1) => \<const0>\,
      INMODE(0) => \<const0>\,
      MULTSIGNIN => \<const0>\,
      MULTSIGNOUT => \NLW_EXP_OP.OP/g_Fr_other.i_calculate_e2zm1/dsp.one.dsp48e1_add/DSP_MULTSIGNOUT_UNCONNECTED\,
      OPMODE(6) => \<const0>\,
      OPMODE(5) => \<const1>\,
      OPMODE(4) => \<const1>\,
      OPMODE(3) => \<const0>\,
      OPMODE(2) => \<const0>\,
      OPMODE(1) => \<const1>\,
      OPMODE(0) => \<const1>\,
      OVERFLOW => \NLW_EXP_OP.OP/g_Fr_other.i_calculate_e2zm1/dsp.one.dsp48e1_add/DSP_OVERFLOW_UNCONNECTED\,
      P(47 downto 34) => \EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.iAdelx[2].iAdely[1].use_delay_line.Adelay/dout_i\(13 downto 0),
      P(33 downto 17) => \EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.iAdelx[1].iAdely[2].use_delay_line.Adelay/dout_i\(16 downto 0),
      P(16 downto 0) => \EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.iAdelx[0].iAdely[2].use_delay_line.Adelay/dout_i\(16 downto 0),
      PATTERNBDETECT => \NLW_EXP_OP.OP/g_Fr_other.i_calculate_e2zm1/dsp.one.dsp48e1_add/DSP_PATTERNBDETECT_UNCONNECTED\,
      PATTERNDETECT => \n_4_EXP_OP.OP/g_Fr_other.i_calculate_e2zm1/dsp.one.dsp48e1_add/DSP\,
      PCIN(47) => \<const0>\,
      PCIN(46) => \<const0>\,
      PCIN(45) => \<const0>\,
      PCIN(44) => \<const0>\,
      PCIN(43) => \<const0>\,
      PCIN(42) => \<const0>\,
      PCIN(41) => \<const0>\,
      PCIN(40) => \<const0>\,
      PCIN(39) => \<const0>\,
      PCIN(38) => \<const0>\,
      PCIN(37) => \<const0>\,
      PCIN(36) => \<const0>\,
      PCIN(35) => \<const0>\,
      PCIN(34) => \<const0>\,
      PCIN(33) => \<const0>\,
      PCIN(32) => \<const0>\,
      PCIN(31) => \<const0>\,
      PCIN(30) => \<const0>\,
      PCIN(29) => \<const0>\,
      PCIN(28) => \<const0>\,
      PCIN(27) => \<const0>\,
      PCIN(26) => \<const0>\,
      PCIN(25) => \<const0>\,
      PCIN(24) => \<const0>\,
      PCIN(23) => \<const0>\,
      PCIN(22) => \<const0>\,
      PCIN(21) => \<const0>\,
      PCIN(20) => \<const0>\,
      PCIN(19) => \<const0>\,
      PCIN(18) => \<const0>\,
      PCIN(17) => \<const0>\,
      PCIN(16) => \<const0>\,
      PCIN(15) => \<const0>\,
      PCIN(14) => \<const0>\,
      PCIN(13) => \<const0>\,
      PCIN(12) => \<const0>\,
      PCIN(11) => \<const0>\,
      PCIN(10) => \<const0>\,
      PCIN(9) => \<const0>\,
      PCIN(8) => \<const0>\,
      PCIN(7) => \<const0>\,
      PCIN(6) => \<const0>\,
      PCIN(5) => \<const0>\,
      PCIN(4) => \<const0>\,
      PCIN(3) => \<const0>\,
      PCIN(2) => \<const0>\,
      PCIN(1) => \<const0>\,
      PCIN(0) => \<const0>\,
      PCOUT(47) => \n_106_EXP_OP.OP/g_Fr_other.i_calculate_e2zm1/dsp.one.dsp48e1_add/DSP\,
      PCOUT(46) => \n_107_EXP_OP.OP/g_Fr_other.i_calculate_e2zm1/dsp.one.dsp48e1_add/DSP\,
      PCOUT(45) => \n_108_EXP_OP.OP/g_Fr_other.i_calculate_e2zm1/dsp.one.dsp48e1_add/DSP\,
      PCOUT(44) => \n_109_EXP_OP.OP/g_Fr_other.i_calculate_e2zm1/dsp.one.dsp48e1_add/DSP\,
      PCOUT(43) => \n_110_EXP_OP.OP/g_Fr_other.i_calculate_e2zm1/dsp.one.dsp48e1_add/DSP\,
      PCOUT(42) => \n_111_EXP_OP.OP/g_Fr_other.i_calculate_e2zm1/dsp.one.dsp48e1_add/DSP\,
      PCOUT(41) => \n_112_EXP_OP.OP/g_Fr_other.i_calculate_e2zm1/dsp.one.dsp48e1_add/DSP\,
      PCOUT(40) => \n_113_EXP_OP.OP/g_Fr_other.i_calculate_e2zm1/dsp.one.dsp48e1_add/DSP\,
      PCOUT(39) => \n_114_EXP_OP.OP/g_Fr_other.i_calculate_e2zm1/dsp.one.dsp48e1_add/DSP\,
      PCOUT(38) => \n_115_EXP_OP.OP/g_Fr_other.i_calculate_e2zm1/dsp.one.dsp48e1_add/DSP\,
      PCOUT(37) => \n_116_EXP_OP.OP/g_Fr_other.i_calculate_e2zm1/dsp.one.dsp48e1_add/DSP\,
      PCOUT(36) => \n_117_EXP_OP.OP/g_Fr_other.i_calculate_e2zm1/dsp.one.dsp48e1_add/DSP\,
      PCOUT(35) => \n_118_EXP_OP.OP/g_Fr_other.i_calculate_e2zm1/dsp.one.dsp48e1_add/DSP\,
      PCOUT(34) => \n_119_EXP_OP.OP/g_Fr_other.i_calculate_e2zm1/dsp.one.dsp48e1_add/DSP\,
      PCOUT(33) => \n_120_EXP_OP.OP/g_Fr_other.i_calculate_e2zm1/dsp.one.dsp48e1_add/DSP\,
      PCOUT(32) => \n_121_EXP_OP.OP/g_Fr_other.i_calculate_e2zm1/dsp.one.dsp48e1_add/DSP\,
      PCOUT(31) => \n_122_EXP_OP.OP/g_Fr_other.i_calculate_e2zm1/dsp.one.dsp48e1_add/DSP\,
      PCOUT(30) => \n_123_EXP_OP.OP/g_Fr_other.i_calculate_e2zm1/dsp.one.dsp48e1_add/DSP\,
      PCOUT(29) => \n_124_EXP_OP.OP/g_Fr_other.i_calculate_e2zm1/dsp.one.dsp48e1_add/DSP\,
      PCOUT(28) => \n_125_EXP_OP.OP/g_Fr_other.i_calculate_e2zm1/dsp.one.dsp48e1_add/DSP\,
      PCOUT(27) => \n_126_EXP_OP.OP/g_Fr_other.i_calculate_e2zm1/dsp.one.dsp48e1_add/DSP\,
      PCOUT(26) => \n_127_EXP_OP.OP/g_Fr_other.i_calculate_e2zm1/dsp.one.dsp48e1_add/DSP\,
      PCOUT(25) => \n_128_EXP_OP.OP/g_Fr_other.i_calculate_e2zm1/dsp.one.dsp48e1_add/DSP\,
      PCOUT(24) => \n_129_EXP_OP.OP/g_Fr_other.i_calculate_e2zm1/dsp.one.dsp48e1_add/DSP\,
      PCOUT(23) => \n_130_EXP_OP.OP/g_Fr_other.i_calculate_e2zm1/dsp.one.dsp48e1_add/DSP\,
      PCOUT(22) => \n_131_EXP_OP.OP/g_Fr_other.i_calculate_e2zm1/dsp.one.dsp48e1_add/DSP\,
      PCOUT(21) => \n_132_EXP_OP.OP/g_Fr_other.i_calculate_e2zm1/dsp.one.dsp48e1_add/DSP\,
      PCOUT(20) => \n_133_EXP_OP.OP/g_Fr_other.i_calculate_e2zm1/dsp.one.dsp48e1_add/DSP\,
      PCOUT(19) => \n_134_EXP_OP.OP/g_Fr_other.i_calculate_e2zm1/dsp.one.dsp48e1_add/DSP\,
      PCOUT(18) => \n_135_EXP_OP.OP/g_Fr_other.i_calculate_e2zm1/dsp.one.dsp48e1_add/DSP\,
      PCOUT(17) => \n_136_EXP_OP.OP/g_Fr_other.i_calculate_e2zm1/dsp.one.dsp48e1_add/DSP\,
      PCOUT(16) => \n_137_EXP_OP.OP/g_Fr_other.i_calculate_e2zm1/dsp.one.dsp48e1_add/DSP\,
      PCOUT(15) => \n_138_EXP_OP.OP/g_Fr_other.i_calculate_e2zm1/dsp.one.dsp48e1_add/DSP\,
      PCOUT(14) => \n_139_EXP_OP.OP/g_Fr_other.i_calculate_e2zm1/dsp.one.dsp48e1_add/DSP\,
      PCOUT(13) => \n_140_EXP_OP.OP/g_Fr_other.i_calculate_e2zm1/dsp.one.dsp48e1_add/DSP\,
      PCOUT(12) => \n_141_EXP_OP.OP/g_Fr_other.i_calculate_e2zm1/dsp.one.dsp48e1_add/DSP\,
      PCOUT(11) => \n_142_EXP_OP.OP/g_Fr_other.i_calculate_e2zm1/dsp.one.dsp48e1_add/DSP\,
      PCOUT(10) => \n_143_EXP_OP.OP/g_Fr_other.i_calculate_e2zm1/dsp.one.dsp48e1_add/DSP\,
      PCOUT(9) => \n_144_EXP_OP.OP/g_Fr_other.i_calculate_e2zm1/dsp.one.dsp48e1_add/DSP\,
      PCOUT(8) => \n_145_EXP_OP.OP/g_Fr_other.i_calculate_e2zm1/dsp.one.dsp48e1_add/DSP\,
      PCOUT(7) => \n_146_EXP_OP.OP/g_Fr_other.i_calculate_e2zm1/dsp.one.dsp48e1_add/DSP\,
      PCOUT(6) => \n_147_EXP_OP.OP/g_Fr_other.i_calculate_e2zm1/dsp.one.dsp48e1_add/DSP\,
      PCOUT(5) => \n_148_EXP_OP.OP/g_Fr_other.i_calculate_e2zm1/dsp.one.dsp48e1_add/DSP\,
      PCOUT(4) => \n_149_EXP_OP.OP/g_Fr_other.i_calculate_e2zm1/dsp.one.dsp48e1_add/DSP\,
      PCOUT(3) => \n_150_EXP_OP.OP/g_Fr_other.i_calculate_e2zm1/dsp.one.dsp48e1_add/DSP\,
      PCOUT(2) => \n_151_EXP_OP.OP/g_Fr_other.i_calculate_e2zm1/dsp.one.dsp48e1_add/DSP\,
      PCOUT(1) => \n_152_EXP_OP.OP/g_Fr_other.i_calculate_e2zm1/dsp.one.dsp48e1_add/DSP\,
      PCOUT(0) => \n_153_EXP_OP.OP/g_Fr_other.i_calculate_e2zm1/dsp.one.dsp48e1_add/DSP\,
      RSTA => \<const0>\,
      RSTALLCARRYIN => \<const0>\,
      RSTALUMODE => \<const0>\,
      RSTB => \<const0>\,
      RSTC => \<const0>\,
      RSTCTRL => \<const0>\,
      RSTD => \<const0>\,
      RSTINMODE => \<const0>\,
      RSTM => \<const0>\,
      RSTP => \<const0>\,
      UNDERFLOW => \NLW_EXP_OP.OP/g_Fr_other.i_calculate_e2zm1/dsp.one.dsp48e1_add/DSP_UNDERFLOW_UNCONNECTED\
    );
\EXP_OP.OP/g_Fr_other.i_e2a_at_e2zpame2a/i_pipe/opt_has_pipe.first_q_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => \<const0>\,
      Q => \EXP_OP.OP/g_Fr_other.i_e2a_at_e2zpame2a/i_pipe/first_q\(0),
      R => \<const0>\
    );
\EXP_OP.OP/g_Fr_other.i_e2a_at_e2zpame2a/i_pipe/opt_has_pipe.first_q_reg[100]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => \EXP_OP.OP/e2a\(100),
      Q => \EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.iBdelx[2].iBdely[2].need_delay_line.Bdelay/dout_i\(10),
      R => \<const0>\
    );
\EXP_OP.OP/g_Fr_other.i_e2a_at_e2zpame2a/i_pipe/opt_has_pipe.first_q_reg[101]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => \EXP_OP.OP/e2a\(101),
      Q => \EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.iBdelx[2].iBdely[2].need_delay_line.Bdelay/dout_i\(11),
      R => \<const0>\
    );
\EXP_OP.OP/g_Fr_other.i_e2a_at_e2zpame2a/i_pipe/opt_has_pipe.first_q_reg[102]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => \EXP_OP.OP/e2a\(102),
      Q => \EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.iBdelx[2].iBdely[2].need_delay_line.Bdelay/dout_i\(12),
      R => \<const0>\
    );
\EXP_OP.OP/g_Fr_other.i_e2a_at_e2zpame2a/i_pipe/opt_has_pipe.first_q_reg[103]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => \EXP_OP.OP/e2a\(103),
      Q => \EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.iBdelx[2].iBdely[2].need_delay_line.Bdelay/dout_i\(13),
      R => \<const0>\
    );
\EXP_OP.OP/g_Fr_other.i_e2a_at_e2zpame2a/i_pipe/opt_has_pipe.first_q_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => \<const0>\,
      Q => \EXP_OP.OP/g_Fr_other.i_e2a_at_e2zpame2a/i_pipe/first_q\(10),
      R => \<const0>\
    );
\EXP_OP.OP/g_Fr_other.i_e2a_at_e2zpame2a/i_pipe/opt_has_pipe.first_q_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => \<const0>\,
      Q => \EXP_OP.OP/g_Fr_other.i_e2a_at_e2zpame2a/i_pipe/first_q\(11),
      R => \<const0>\
    );
\EXP_OP.OP/g_Fr_other.i_e2a_at_e2zpame2a/i_pipe/opt_has_pipe.first_q_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => \<const0>\,
      Q => \EXP_OP.OP/g_Fr_other.i_e2a_at_e2zpame2a/i_pipe/first_q\(12),
      R => \<const0>\
    );
\EXP_OP.OP/g_Fr_other.i_e2a_at_e2zpame2a/i_pipe/opt_has_pipe.first_q_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => \<const0>\,
      Q => \EXP_OP.OP/g_Fr_other.i_e2a_at_e2zpame2a/i_pipe/first_q\(13),
      R => \<const0>\
    );
\EXP_OP.OP/g_Fr_other.i_e2a_at_e2zpame2a/i_pipe/opt_has_pipe.first_q_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => \<const0>\,
      Q => \EXP_OP.OP/g_Fr_other.i_e2a_at_e2zpame2a/i_pipe/first_q\(14),
      R => \<const0>\
    );
\EXP_OP.OP/g_Fr_other.i_e2a_at_e2zpame2a/i_pipe/opt_has_pipe.first_q_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => \<const0>\,
      Q => \EXP_OP.OP/g_Fr_other.i_e2a_at_e2zpame2a/i_pipe/first_q\(15),
      R => \<const0>\
    );
\EXP_OP.OP/g_Fr_other.i_e2a_at_e2zpame2a/i_pipe/opt_has_pipe.first_q_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => \<const0>\,
      Q => \EXP_OP.OP/g_Fr_other.i_e2a_at_e2zpame2a/i_pipe/first_q\(16),
      R => \<const0>\
    );
\EXP_OP.OP/g_Fr_other.i_e2a_at_e2zpame2a/i_pipe/opt_has_pipe.first_q_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => \<const0>\,
      Q => \EXP_OP.OP/g_Fr_other.i_e2a_at_e2zpame2a/i_pipe/first_q\(17),
      R => \<const0>\
    );
\EXP_OP.OP/g_Fr_other.i_e2a_at_e2zpame2a/i_pipe/opt_has_pipe.first_q_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => \<const0>\,
      Q => \EXP_OP.OP/g_Fr_other.i_e2a_at_e2zpame2a/i_pipe/first_q\(18),
      R => \<const0>\
    );
\EXP_OP.OP/g_Fr_other.i_e2a_at_e2zpame2a/i_pipe/opt_has_pipe.first_q_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => \<const0>\,
      Q => \EXP_OP.OP/g_Fr_other.i_e2a_at_e2zpame2a/i_pipe/first_q\(19),
      R => \<const0>\
    );
\EXP_OP.OP/g_Fr_other.i_e2a_at_e2zpame2a/i_pipe/opt_has_pipe.first_q_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => \<const0>\,
      Q => \EXP_OP.OP/g_Fr_other.i_e2a_at_e2zpame2a/i_pipe/first_q\(1),
      R => \<const0>\
    );
\EXP_OP.OP/g_Fr_other.i_e2a_at_e2zpame2a/i_pipe/opt_has_pipe.first_q_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => \<const0>\,
      Q => \EXP_OP.OP/g_Fr_other.i_e2a_at_e2zpame2a/i_pipe/first_q\(20),
      R => \<const0>\
    );
\EXP_OP.OP/g_Fr_other.i_e2a_at_e2zpame2a/i_pipe/opt_has_pipe.first_q_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => \<const0>\,
      Q => \EXP_OP.OP/g_Fr_other.i_e2a_at_e2zpame2a/i_pipe/first_q\(21),
      R => \<const0>\
    );
\EXP_OP.OP/g_Fr_other.i_e2a_at_e2zpame2a/i_pipe/opt_has_pipe.first_q_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => \<const0>\,
      Q => \EXP_OP.OP/g_Fr_other.i_e2a_at_e2zpame2a/i_pipe/first_q\(22),
      R => \<const0>\
    );
\EXP_OP.OP/g_Fr_other.i_e2a_at_e2zpame2a/i_pipe/opt_has_pipe.first_q_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => \<const0>\,
      Q => \EXP_OP.OP/g_Fr_other.i_e2a_at_e2zpame2a/i_pipe/first_q\(23),
      R => \<const0>\
    );
\EXP_OP.OP/g_Fr_other.i_e2a_at_e2zpame2a/i_pipe/opt_has_pipe.first_q_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => \<const0>\,
      Q => \EXP_OP.OP/g_Fr_other.i_e2a_at_e2zpame2a/i_pipe/first_q\(24),
      R => \<const0>\
    );
\EXP_OP.OP/g_Fr_other.i_e2a_at_e2zpame2a/i_pipe/opt_has_pipe.first_q_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => \<const0>\,
      Q => \EXP_OP.OP/g_Fr_other.i_e2a_at_e2zpame2a/i_pipe/first_q\(25),
      R => \<const0>\
    );
\EXP_OP.OP/g_Fr_other.i_e2a_at_e2zpame2a/i_pipe/opt_has_pipe.first_q_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => \<const0>\,
      Q => \EXP_OP.OP/g_Fr_other.i_e2a_at_e2zpame2a/i_pipe/first_q\(26),
      R => \<const0>\
    );
\EXP_OP.OP/g_Fr_other.i_e2a_at_e2zpame2a/i_pipe/opt_has_pipe.first_q_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => \<const0>\,
      Q => \EXP_OP.OP/g_Fr_other.i_e2a_at_e2zpame2a/i_pipe/first_q\(27),
      R => \<const0>\
    );
\EXP_OP.OP/g_Fr_other.i_e2a_at_e2zpame2a/i_pipe/opt_has_pipe.first_q_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => \<const0>\,
      Q => \EXP_OP.OP/g_Fr_other.i_e2a_at_e2zpame2a/i_pipe/first_q\(28),
      R => \<const0>\
    );
\EXP_OP.OP/g_Fr_other.i_e2a_at_e2zpame2a/i_pipe/opt_has_pipe.first_q_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => \<const0>\,
      Q => \EXP_OP.OP/g_Fr_other.i_e2a_at_e2zpame2a/i_pipe/first_q\(29),
      R => \<const0>\
    );
\EXP_OP.OP/g_Fr_other.i_e2a_at_e2zpame2a/i_pipe/opt_has_pipe.first_q_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => \<const0>\,
      Q => \EXP_OP.OP/g_Fr_other.i_e2a_at_e2zpame2a/i_pipe/first_q\(2),
      R => \<const0>\
    );
\EXP_OP.OP/g_Fr_other.i_e2a_at_e2zpame2a/i_pipe/opt_has_pipe.first_q_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => \<const0>\,
      Q => \EXP_OP.OP/g_Fr_other.i_e2a_at_e2zpame2a/i_pipe/first_q\(30),
      R => \<const0>\
    );
\EXP_OP.OP/g_Fr_other.i_e2a_at_e2zpame2a/i_pipe/opt_has_pipe.first_q_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => \<const0>\,
      Q => \EXP_OP.OP/g_Fr_other.i_e2a_at_e2zpame2a/i_pipe/first_q\(31),
      R => \<const0>\
    );
\EXP_OP.OP/g_Fr_other.i_e2a_at_e2zpame2a/i_pipe/opt_has_pipe.first_q_reg[32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => \<const0>\,
      Q => \EXP_OP.OP/g_Fr_other.i_e2a_at_e2zpame2a/i_pipe/first_q\(32),
      R => \<const0>\
    );
\EXP_OP.OP/g_Fr_other.i_e2a_at_e2zpame2a/i_pipe/opt_has_pipe.first_q_reg[33]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => \<const0>\,
      Q => \EXP_OP.OP/g_Fr_other.i_e2a_at_e2zpame2a/i_pipe/first_q\(33),
      R => \<const0>\
    );
\EXP_OP.OP/g_Fr_other.i_e2a_at_e2zpame2a/i_pipe/opt_has_pipe.first_q_reg[34]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => \<const0>\,
      Q => \EXP_OP.OP/g_Fr_other.i_e2a_at_e2zpame2a/i_pipe/first_q\(34),
      R => \<const0>\
    );
\EXP_OP.OP/g_Fr_other.i_e2a_at_e2zpame2a/i_pipe/opt_has_pipe.first_q_reg[35]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => \<const0>\,
      Q => \EXP_OP.OP/g_Fr_other.i_e2a_at_e2zpame2a/i_pipe/first_q\(35),
      R => \<const0>\
    );
\EXP_OP.OP/g_Fr_other.i_e2a_at_e2zpame2a/i_pipe/opt_has_pipe.first_q_reg[36]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => \<const0>\,
      Q => \EXP_OP.OP/g_Fr_other.i_e2a_at_e2zpame2a/i_pipe/first_q\(36),
      R => \<const0>\
    );
\EXP_OP.OP/g_Fr_other.i_e2a_at_e2zpame2a/i_pipe/opt_has_pipe.first_q_reg[37]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => \<const0>\,
      Q => \EXP_OP.OP/g_Fr_other.i_e2a_at_e2zpame2a/i_pipe/first_q\(37),
      R => \<const0>\
    );
\EXP_OP.OP/g_Fr_other.i_e2a_at_e2zpame2a/i_pipe/opt_has_pipe.first_q_reg[38]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => \<const0>\,
      Q => \EXP_OP.OP/g_Fr_other.i_e2a_at_e2zpame2a/i_pipe/first_q\(38),
      R => \<const0>\
    );
\EXP_OP.OP/g_Fr_other.i_e2a_at_e2zpame2a/i_pipe/opt_has_pipe.first_q_reg[39]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => \<const0>\,
      Q => \EXP_OP.OP/g_Fr_other.i_e2a_at_e2zpame2a/i_pipe/first_q\(39),
      R => \<const0>\
    );
\EXP_OP.OP/g_Fr_other.i_e2a_at_e2zpame2a/i_pipe/opt_has_pipe.first_q_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => \<const0>\,
      Q => \EXP_OP.OP/g_Fr_other.i_e2a_at_e2zpame2a/i_pipe/first_q\(3),
      R => \<const0>\
    );
\EXP_OP.OP/g_Fr_other.i_e2a_at_e2zpame2a/i_pipe/opt_has_pipe.first_q_reg[40]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => \<const0>\,
      Q => \EXP_OP.OP/g_Fr_other.i_e2a_at_e2zpame2a/i_pipe/first_q\(40),
      R => \<const0>\
    );
\EXP_OP.OP/g_Fr_other.i_e2a_at_e2zpame2a/i_pipe/opt_has_pipe.first_q_reg[41]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => \<const0>\,
      Q => \EXP_OP.OP/g_Fr_other.i_e2a_at_e2zpame2a/i_pipe/first_q\(41),
      R => \<const0>\
    );
\EXP_OP.OP/g_Fr_other.i_e2a_at_e2zpame2a/i_pipe/opt_has_pipe.first_q_reg[42]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => \<const0>\,
      Q => \EXP_OP.OP/g_Fr_other.i_e2a_at_e2zpame2a/i_pipe/first_q\(42),
      R => \<const0>\
    );
\EXP_OP.OP/g_Fr_other.i_e2a_at_e2zpame2a/i_pipe/opt_has_pipe.first_q_reg[43]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => \<const0>\,
      Q => \EXP_OP.OP/g_Fr_other.i_e2a_at_e2zpame2a/i_pipe/first_q\(43),
      R => \<const0>\
    );
\EXP_OP.OP/g_Fr_other.i_e2a_at_e2zpame2a/i_pipe/opt_has_pipe.first_q_reg[44]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => \<const0>\,
      Q => \EXP_OP.OP/g_Fr_other.i_e2a_at_e2zpame2a/i_pipe/first_q\(44),
      R => \<const0>\
    );
\EXP_OP.OP/g_Fr_other.i_e2a_at_e2zpame2a/i_pipe/opt_has_pipe.first_q_reg[45]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => \<const0>\,
      Q => \EXP_OP.OP/g_Fr_other.i_e2a_at_e2zpame2a/i_pipe/first_q\(45),
      R => \<const0>\
    );
\EXP_OP.OP/g_Fr_other.i_e2a_at_e2zpame2a/i_pipe/opt_has_pipe.first_q_reg[46]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => \<const0>\,
      Q => \EXP_OP.OP/g_Fr_other.i_e2a_at_e2zpame2a/i_pipe/first_q\(46),
      R => \<const0>\
    );
\EXP_OP.OP/g_Fr_other.i_e2a_at_e2zpame2a/i_pipe/opt_has_pipe.first_q_reg[47]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => \EXP_OP.OP/e2a\(47),
      Q => \EXP_OP.OP/g_Fr_other.i_e2a_at_e2zpame2a/i_pipe/first_q\(47),
      R => \<const0>\
    );
\EXP_OP.OP/g_Fr_other.i_e2a_at_e2zpame2a/i_pipe/opt_has_pipe.first_q_reg[48]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => \EXP_OP.OP/e2a\(48),
      Q => \EXP_OP.OP/g_Fr_other.i_e2a_at_e2zpame2a/i_pipe/first_q\(48),
      R => \<const0>\
    );
\EXP_OP.OP/g_Fr_other.i_e2a_at_e2zpame2a/i_pipe/opt_has_pipe.first_q_reg[49]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => \EXP_OP.OP/e2a\(49),
      Q => \EXP_OP.OP/g_Fr_other.i_e2a_at_e2zpame2a/i_pipe/first_q\(49),
      R => \<const0>\
    );
\EXP_OP.OP/g_Fr_other.i_e2a_at_e2zpame2a/i_pipe/opt_has_pipe.first_q_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => \<const0>\,
      Q => \EXP_OP.OP/g_Fr_other.i_e2a_at_e2zpame2a/i_pipe/first_q\(4),
      R => \<const0>\
    );
\EXP_OP.OP/g_Fr_other.i_e2a_at_e2zpame2a/i_pipe/opt_has_pipe.first_q_reg[50]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => \EXP_OP.OP/e2a\(50),
      Q => \EXP_OP.OP/g_Fr_other.i_e2a_at_e2zpame2a/i_pipe/first_q\(50),
      R => \<const0>\
    );
\EXP_OP.OP/g_Fr_other.i_e2a_at_e2zpame2a/i_pipe/opt_has_pipe.first_q_reg[51]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => \EXP_OP.OP/e2a\(51),
      Q => \EXP_OP.OP/g_Fr_other.i_e2a_at_e2zpame2a/i_pipe/first_q\(51),
      R => \<const0>\
    );
\EXP_OP.OP/g_Fr_other.i_e2a_at_e2zpame2a/i_pipe/opt_has_pipe.first_q_reg[52]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => \EXP_OP.OP/e2a\(52),
      Q => \EXP_OP.OP/g_Fr_other.i_e2a_at_e2zpame2a/i_pipe/first_q\(52),
      R => \<const0>\
    );
\EXP_OP.OP/g_Fr_other.i_e2a_at_e2zpame2a/i_pipe/opt_has_pipe.first_q_reg[53]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => \EXP_OP.OP/e2a\(53),
      Q => \EXP_OP.OP/g_Fr_other.i_e2a_at_e2zpame2a/i_pipe/first_q\(53),
      R => \<const0>\
    );
\EXP_OP.OP/g_Fr_other.i_e2a_at_e2zpame2a/i_pipe/opt_has_pipe.first_q_reg[54]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => \EXP_OP.OP/e2a\(54),
      Q => \EXP_OP.OP/g_Fr_other.i_e2a_at_e2zpame2a/i_pipe/first_q\(54),
      R => \<const0>\
    );
\EXP_OP.OP/g_Fr_other.i_e2a_at_e2zpame2a/i_pipe/opt_has_pipe.first_q_reg[55]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => \EXP_OP.OP/e2a\(55),
      Q => \EXP_OP.OP/g_Fr_other.i_e2a_at_e2zpame2a/i_pipe/first_q\(55),
      R => \<const0>\
    );
\EXP_OP.OP/g_Fr_other.i_e2a_at_e2zpame2a/i_pipe/opt_has_pipe.first_q_reg[56]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => \EXP_OP.OP/e2a\(56),
      Q => \EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.iBdelx[1].iBdely[0].need_delay_line.Bdelay/dout_i\(0),
      R => \<const0>\
    );
\EXP_OP.OP/g_Fr_other.i_e2a_at_e2zpame2a/i_pipe/opt_has_pipe.first_q_reg[57]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => \EXP_OP.OP/e2a\(57),
      Q => \EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.iBdelx[1].iBdely[0].need_delay_line.Bdelay/dout_i\(1),
      R => \<const0>\
    );
\EXP_OP.OP/g_Fr_other.i_e2a_at_e2zpame2a/i_pipe/opt_has_pipe.first_q_reg[58]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => \EXP_OP.OP/e2a\(58),
      Q => \EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.iBdelx[1].iBdely[0].need_delay_line.Bdelay/dout_i\(2),
      R => \<const0>\
    );
\EXP_OP.OP/g_Fr_other.i_e2a_at_e2zpame2a/i_pipe/opt_has_pipe.first_q_reg[59]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => \EXP_OP.OP/e2a\(59),
      Q => \EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.iBdelx[1].iBdely[0].need_delay_line.Bdelay/dout_i\(3),
      R => \<const0>\
    );
\EXP_OP.OP/g_Fr_other.i_e2a_at_e2zpame2a/i_pipe/opt_has_pipe.first_q_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => \<const0>\,
      Q => \EXP_OP.OP/g_Fr_other.i_e2a_at_e2zpame2a/i_pipe/first_q\(5),
      R => \<const0>\
    );
\EXP_OP.OP/g_Fr_other.i_e2a_at_e2zpame2a/i_pipe/opt_has_pipe.first_q_reg[60]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => \EXP_OP.OP/e2a\(60),
      Q => \EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.iBdelx[1].iBdely[0].need_delay_line.Bdelay/dout_i\(4),
      R => \<const0>\
    );
\EXP_OP.OP/g_Fr_other.i_e2a_at_e2zpame2a/i_pipe/opt_has_pipe.first_q_reg[61]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => \EXP_OP.OP/e2a\(61),
      Q => \EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.iBdelx[1].iBdely[0].need_delay_line.Bdelay/dout_i\(5),
      R => \<const0>\
    );
\EXP_OP.OP/g_Fr_other.i_e2a_at_e2zpame2a/i_pipe/opt_has_pipe.first_q_reg[62]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => \EXP_OP.OP/e2a\(62),
      Q => \EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.iBdelx[1].iBdely[0].need_delay_line.Bdelay/dout_i\(6),
      R => \<const0>\
    );
\EXP_OP.OP/g_Fr_other.i_e2a_at_e2zpame2a/i_pipe/opt_has_pipe.first_q_reg[63]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => \EXP_OP.OP/e2a\(63),
      Q => \EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.iBdelx[1].iBdely[0].need_delay_line.Bdelay/dout_i\(7),
      R => \<const0>\
    );
\EXP_OP.OP/g_Fr_other.i_e2a_at_e2zpame2a/i_pipe/opt_has_pipe.first_q_reg[64]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => \EXP_OP.OP/e2a\(64),
      Q => \EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.iBdelx[1].iBdely[0].need_delay_line.Bdelay/dout_i\(8),
      R => \<const0>\
    );
\EXP_OP.OP/g_Fr_other.i_e2a_at_e2zpame2a/i_pipe/opt_has_pipe.first_q_reg[65]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => \EXP_OP.OP/e2a\(65),
      Q => \EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.iBdelx[1].iBdely[0].need_delay_line.Bdelay/dout_i\(9),
      R => \<const0>\
    );
\EXP_OP.OP/g_Fr_other.i_e2a_at_e2zpame2a/i_pipe/opt_has_pipe.first_q_reg[66]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => \EXP_OP.OP/e2a\(66),
      Q => \EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.iBdelx[1].iBdely[0].need_delay_line.Bdelay/dout_i\(10),
      R => \<const0>\
    );
\EXP_OP.OP/g_Fr_other.i_e2a_at_e2zpame2a/i_pipe/opt_has_pipe.first_q_reg[67]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => \EXP_OP.OP/e2a\(67),
      Q => \EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.iBdelx[1].iBdely[0].need_delay_line.Bdelay/dout_i\(11),
      R => \<const0>\
    );
\EXP_OP.OP/g_Fr_other.i_e2a_at_e2zpame2a/i_pipe/opt_has_pipe.first_q_reg[68]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => \EXP_OP.OP/e2a\(68),
      Q => \EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.iBdelx[1].iBdely[0].need_delay_line.Bdelay/dout_i\(12),
      R => \<const0>\
    );
\EXP_OP.OP/g_Fr_other.i_e2a_at_e2zpame2a/i_pipe/opt_has_pipe.first_q_reg[69]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => \EXP_OP.OP/e2a\(69),
      Q => \EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.iBdelx[1].iBdely[0].need_delay_line.Bdelay/dout_i\(13),
      R => \<const0>\
    );
\EXP_OP.OP/g_Fr_other.i_e2a_at_e2zpame2a/i_pipe/opt_has_pipe.first_q_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => \<const0>\,
      Q => \EXP_OP.OP/g_Fr_other.i_e2a_at_e2zpame2a/i_pipe/first_q\(6),
      R => \<const0>\
    );
\EXP_OP.OP/g_Fr_other.i_e2a_at_e2zpame2a/i_pipe/opt_has_pipe.first_q_reg[70]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => \EXP_OP.OP/e2a\(70),
      Q => \EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.iBdelx[1].iBdely[0].need_delay_line.Bdelay/dout_i\(14),
      R => \<const0>\
    );
\EXP_OP.OP/g_Fr_other.i_e2a_at_e2zpame2a/i_pipe/opt_has_pipe.first_q_reg[71]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => \EXP_OP.OP/e2a\(71),
      Q => \EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.iBdelx[1].iBdely[0].need_delay_line.Bdelay/dout_i\(15),
      R => \<const0>\
    );
\EXP_OP.OP/g_Fr_other.i_e2a_at_e2zpame2a/i_pipe/opt_has_pipe.first_q_reg[72]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => \EXP_OP.OP/e2a\(72),
      Q => \EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.iBdelx[1].iBdely[0].need_delay_line.Bdelay/dout_i\(16),
      R => \<const0>\
    );
\EXP_OP.OP/g_Fr_other.i_e2a_at_e2zpame2a/i_pipe/opt_has_pipe.first_q_reg[73]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => \EXP_OP.OP/e2a\(73),
      Q => \EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.iBdelx[2].iBdely[1].need_delay_line.Bdelay/dout_i\(0),
      R => \<const0>\
    );
\EXP_OP.OP/g_Fr_other.i_e2a_at_e2zpame2a/i_pipe/opt_has_pipe.first_q_reg[74]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => \EXP_OP.OP/e2a\(74),
      Q => \EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.iBdelx[2].iBdely[1].need_delay_line.Bdelay/dout_i\(1),
      R => \<const0>\
    );
\EXP_OP.OP/g_Fr_other.i_e2a_at_e2zpame2a/i_pipe/opt_has_pipe.first_q_reg[75]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => \EXP_OP.OP/e2a\(75),
      Q => \EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.iBdelx[2].iBdely[1].need_delay_line.Bdelay/dout_i\(2),
      R => \<const0>\
    );
\EXP_OP.OP/g_Fr_other.i_e2a_at_e2zpame2a/i_pipe/opt_has_pipe.first_q_reg[76]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => \EXP_OP.OP/e2a\(76),
      Q => \EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.iBdelx[2].iBdely[1].need_delay_line.Bdelay/dout_i\(3),
      R => \<const0>\
    );
\EXP_OP.OP/g_Fr_other.i_e2a_at_e2zpame2a/i_pipe/opt_has_pipe.first_q_reg[77]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => \EXP_OP.OP/e2a\(77),
      Q => \EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.iBdelx[2].iBdely[1].need_delay_line.Bdelay/dout_i\(4),
      R => \<const0>\
    );
\EXP_OP.OP/g_Fr_other.i_e2a_at_e2zpame2a/i_pipe/opt_has_pipe.first_q_reg[78]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => \EXP_OP.OP/e2a\(78),
      Q => \EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.iBdelx[2].iBdely[1].need_delay_line.Bdelay/dout_i\(5),
      R => \<const0>\
    );
\EXP_OP.OP/g_Fr_other.i_e2a_at_e2zpame2a/i_pipe/opt_has_pipe.first_q_reg[79]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => \EXP_OP.OP/e2a\(79),
      Q => \EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.iBdelx[2].iBdely[1].need_delay_line.Bdelay/dout_i\(6),
      R => \<const0>\
    );
\EXP_OP.OP/g_Fr_other.i_e2a_at_e2zpame2a/i_pipe/opt_has_pipe.first_q_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => \<const0>\,
      Q => \EXP_OP.OP/g_Fr_other.i_e2a_at_e2zpame2a/i_pipe/first_q\(7),
      R => \<const0>\
    );
\EXP_OP.OP/g_Fr_other.i_e2a_at_e2zpame2a/i_pipe/opt_has_pipe.first_q_reg[80]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => \EXP_OP.OP/e2a\(80),
      Q => \EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.iBdelx[2].iBdely[1].need_delay_line.Bdelay/dout_i\(7),
      R => \<const0>\
    );
\EXP_OP.OP/g_Fr_other.i_e2a_at_e2zpame2a/i_pipe/opt_has_pipe.first_q_reg[81]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => \EXP_OP.OP/e2a\(81),
      Q => \EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.iBdelx[2].iBdely[1].need_delay_line.Bdelay/dout_i\(8),
      R => \<const0>\
    );
\EXP_OP.OP/g_Fr_other.i_e2a_at_e2zpame2a/i_pipe/opt_has_pipe.first_q_reg[82]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => \EXP_OP.OP/e2a\(82),
      Q => \EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.iBdelx[2].iBdely[1].need_delay_line.Bdelay/dout_i\(9),
      R => \<const0>\
    );
\EXP_OP.OP/g_Fr_other.i_e2a_at_e2zpame2a/i_pipe/opt_has_pipe.first_q_reg[83]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => \EXP_OP.OP/e2a\(83),
      Q => \EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.iBdelx[2].iBdely[1].need_delay_line.Bdelay/dout_i\(10),
      R => \<const0>\
    );
\EXP_OP.OP/g_Fr_other.i_e2a_at_e2zpame2a/i_pipe/opt_has_pipe.first_q_reg[84]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => \EXP_OP.OP/e2a\(84),
      Q => \EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.iBdelx[2].iBdely[1].need_delay_line.Bdelay/dout_i\(11),
      R => \<const0>\
    );
\EXP_OP.OP/g_Fr_other.i_e2a_at_e2zpame2a/i_pipe/opt_has_pipe.first_q_reg[85]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => \EXP_OP.OP/e2a\(85),
      Q => \EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.iBdelx[2].iBdely[1].need_delay_line.Bdelay/dout_i\(12),
      R => \<const0>\
    );
\EXP_OP.OP/g_Fr_other.i_e2a_at_e2zpame2a/i_pipe/opt_has_pipe.first_q_reg[86]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => \EXP_OP.OP/e2a\(86),
      Q => \EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.iBdelx[2].iBdely[1].need_delay_line.Bdelay/dout_i\(13),
      R => \<const0>\
    );
\EXP_OP.OP/g_Fr_other.i_e2a_at_e2zpame2a/i_pipe/opt_has_pipe.first_q_reg[87]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => \EXP_OP.OP/e2a\(87),
      Q => \EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.iBdelx[2].iBdely[1].need_delay_line.Bdelay/dout_i\(14),
      R => \<const0>\
    );
\EXP_OP.OP/g_Fr_other.i_e2a_at_e2zpame2a/i_pipe/opt_has_pipe.first_q_reg[88]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => \EXP_OP.OP/e2a\(88),
      Q => \EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.iBdelx[2].iBdely[1].need_delay_line.Bdelay/dout_i\(15),
      R => \<const0>\
    );
\EXP_OP.OP/g_Fr_other.i_e2a_at_e2zpame2a/i_pipe/opt_has_pipe.first_q_reg[89]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => \EXP_OP.OP/e2a\(89),
      Q => \EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.iBdelx[2].iBdely[1].need_delay_line.Bdelay/dout_i\(16),
      R => \<const0>\
    );
\EXP_OP.OP/g_Fr_other.i_e2a_at_e2zpame2a/i_pipe/opt_has_pipe.first_q_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => \<const0>\,
      Q => \EXP_OP.OP/g_Fr_other.i_e2a_at_e2zpame2a/i_pipe/first_q\(8),
      R => \<const0>\
    );
\EXP_OP.OP/g_Fr_other.i_e2a_at_e2zpame2a/i_pipe/opt_has_pipe.first_q_reg[90]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => \EXP_OP.OP/e2a\(90),
      Q => \EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.iBdelx[2].iBdely[2].need_delay_line.Bdelay/dout_i\(0),
      R => \<const0>\
    );
\EXP_OP.OP/g_Fr_other.i_e2a_at_e2zpame2a/i_pipe/opt_has_pipe.first_q_reg[91]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => \EXP_OP.OP/e2a\(91),
      Q => \EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.iBdelx[2].iBdely[2].need_delay_line.Bdelay/dout_i\(1),
      R => \<const0>\
    );
\EXP_OP.OP/g_Fr_other.i_e2a_at_e2zpame2a/i_pipe/opt_has_pipe.first_q_reg[92]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => \EXP_OP.OP/e2a\(92),
      Q => \EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.iBdelx[2].iBdely[2].need_delay_line.Bdelay/dout_i\(2),
      R => \<const0>\
    );
\EXP_OP.OP/g_Fr_other.i_e2a_at_e2zpame2a/i_pipe/opt_has_pipe.first_q_reg[93]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => \EXP_OP.OP/e2a\(93),
      Q => \EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.iBdelx[2].iBdely[2].need_delay_line.Bdelay/dout_i\(3),
      R => \<const0>\
    );
\EXP_OP.OP/g_Fr_other.i_e2a_at_e2zpame2a/i_pipe/opt_has_pipe.first_q_reg[94]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => \EXP_OP.OP/e2a\(94),
      Q => \EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.iBdelx[2].iBdely[2].need_delay_line.Bdelay/dout_i\(4),
      R => \<const0>\
    );
\EXP_OP.OP/g_Fr_other.i_e2a_at_e2zpame2a/i_pipe/opt_has_pipe.first_q_reg[95]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => \EXP_OP.OP/e2a\(95),
      Q => \EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.iBdelx[2].iBdely[2].need_delay_line.Bdelay/dout_i\(5),
      R => \<const0>\
    );
\EXP_OP.OP/g_Fr_other.i_e2a_at_e2zpame2a/i_pipe/opt_has_pipe.first_q_reg[96]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => \EXP_OP.OP/e2a\(96),
      Q => \EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.iBdelx[2].iBdely[2].need_delay_line.Bdelay/dout_i\(6),
      R => \<const0>\
    );
\EXP_OP.OP/g_Fr_other.i_e2a_at_e2zpame2a/i_pipe/opt_has_pipe.first_q_reg[97]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => \EXP_OP.OP/e2a\(97),
      Q => \EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.iBdelx[2].iBdely[2].need_delay_line.Bdelay/dout_i\(7),
      R => \<const0>\
    );
\EXP_OP.OP/g_Fr_other.i_e2a_at_e2zpame2a/i_pipe/opt_has_pipe.first_q_reg[98]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => \EXP_OP.OP/e2a\(98),
      Q => \EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.iBdelx[2].iBdely[2].need_delay_line.Bdelay/dout_i\(8),
      R => \<const0>\
    );
\EXP_OP.OP/g_Fr_other.i_e2a_at_e2zpame2a/i_pipe/opt_has_pipe.first_q_reg[99]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => \EXP_OP.OP/e2a\(99),
      Q => \EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.iBdelx[2].iBdely[2].need_delay_line.Bdelay/dout_i\(9),
      R => \<const0>\
    );
\EXP_OP.OP/g_Fr_other.i_e2a_at_e2zpame2a/i_pipe/opt_has_pipe.first_q_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => \<const0>\,
      Q => \EXP_OP.OP/g_Fr_other.i_e2a_at_e2zpame2a/i_pipe/first_q\(9),
      R => \<const0>\
    );
\EXP_OP.OP/i_Sx/i_pipe/opt_has_pipe.first_q_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => s_axis_a_tdata(63),
      Q => \EXP_OP.OP/i_Sx/i_pipe/first_q\,
      R => \<const0>\
    );
\EXP_OP.OP/i_Sx_at_Xf/i_pipe/opt_has_pipe.first_q_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => \EXP_OP.OP/Sx_at_Xi\,
      Q => \EXP_OP.OP/i_Sx_at_Xf/i_pipe/first_q\,
      R => \<const0>\
    );
\EXP_OP.OP/i_Sx_at_Xi/i_pipe/opt_has_pipe.first_q_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => \EXP_OP.OP/i_Sx/i_pipe/first_q\,
      Q => \EXP_OP.OP/i_Sx_at_Xi/i_pipe/first_q\,
      R => \<const0>\
    );
\EXP_OP.OP/i_Sx_at_Xi/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => \EXP_OP.OP/i_Sx_at_Xi/i_pipe/first_q\,
      Q => \EXP_OP.OP/Sx_at_Xi\,
      R => \<const0>\
    );
\EXP_OP.OP/i_Sx_at_op/i_pipe/opt_has_pipe.first_q_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => \EXP_OP.OP/i_Sx_at_Xf/i_pipe/first_q\,
      Q => \EXP_OP.OP/i_Sx_at_op/i_pipe/first_q\,
      R => \<const0>\
    );
\EXP_OP.OP/i_Sx_at_op/i_pipe/opt_has_pipe.i_pipe[7].pipe_reg[7][0]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => \<const1>\,
      A1 => \<const0>\,
      A2 => \<const1>\,
      A3 => \<const0>\,
      CE => aclken,
      CLK => aclk,
      D => \EXP_OP.OP/i_Sx_at_op/i_pipe/first_q\,
      Q => \n_0_EXP_OP.OP/i_Sx_at_op/i_pipe/opt_has_pipe.i_pipe[7].pipe_reg[7][0]_srl6\
    );
\EXP_OP.OP/i_Sx_at_op/i_pipe/opt_has_pipe.i_pipe[8].pipe_reg[8][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => \n_0_EXP_OP.OP/i_Sx_at_op/i_pipe/opt_has_pipe.i_pipe[7].pipe_reg[7][0]_srl6\,
      Q => \EXP_OP.OP/i_res_exp/cin_prop\,
      R => \<const0>\
    );
\EXP_OP.OP/i_XFix_at_Xf/i_pipe/opt_has_pipe.first_q_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => \n_0_opt_has_pipe.first_q[0]_i_1__8\,
      Q => \EXP_OP.OP/i_XFix_at_Xf/i_pipe/first_q\(0),
      R => \<const0>\
    );
\EXP_OP.OP/i_XFix_at_Xf/i_pipe/opt_has_pipe.first_q_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => \n_0_opt_has_pipe.first_q[10]_i_1__1\,
      Q => \EXP_OP.OP/i_XFix_at_Xf/i_pipe/first_q\(10),
      R => \<const0>\
    );
\EXP_OP.OP/i_XFix_at_Xf/i_pipe/opt_has_pipe.first_q_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => \n_0_opt_has_pipe.first_q[11]_i_1__1\,
      Q => \EXP_OP.OP/i_XFix_at_Xf/i_pipe/first_q\(11),
      R => \<const0>\
    );
\EXP_OP.OP/i_XFix_at_Xf/i_pipe/opt_has_pipe.first_q_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => \n_0_opt_has_pipe.first_q[12]_i_1__1\,
      Q => \EXP_OP.OP/i_XFix_at_Xf/i_pipe/first_q\(12),
      R => \<const0>\
    );
\EXP_OP.OP/i_XFix_at_Xf/i_pipe/opt_has_pipe.first_q_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => \n_0_opt_has_pipe.first_q[13]_i_1__1\,
      Q => \EXP_OP.OP/i_XFix_at_Xf/i_pipe/first_q\(13),
      R => \<const0>\
    );
\EXP_OP.OP/i_XFix_at_Xf/i_pipe/opt_has_pipe.first_q_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => \n_0_opt_has_pipe.first_q[14]_i_1__1\,
      Q => \EXP_OP.OP/i_XFix_at_Xf/i_pipe/first_q\(14),
      R => \<const0>\
    );
\EXP_OP.OP/i_XFix_at_Xf/i_pipe/opt_has_pipe.first_q_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => \n_0_opt_has_pipe.first_q[15]_i_1__1\,
      Q => \EXP_OP.OP/i_XFix_at_Xf/i_pipe/first_q\(15),
      R => \<const0>\
    );
\EXP_OP.OP/i_XFix_at_Xf/i_pipe/opt_has_pipe.first_q_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => \n_0_opt_has_pipe.first_q[16]_i_1__1\,
      Q => \EXP_OP.OP/i_XFix_at_Xf/i_pipe/first_q\(16),
      R => \<const0>\
    );
\EXP_OP.OP/i_XFix_at_Xf/i_pipe/opt_has_pipe.first_q_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => \n_0_opt_has_pipe.first_q[17]_i_1__1\,
      Q => \EXP_OP.OP/i_XFix_at_Xf/i_pipe/first_q\(17),
      R => \<const0>\
    );
\EXP_OP.OP/i_XFix_at_Xf/i_pipe/opt_has_pipe.first_q_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => \n_0_opt_has_pipe.first_q[18]_i_1__1\,
      Q => \EXP_OP.OP/i_XFix_at_Xf/i_pipe/first_q\(18),
      R => \<const0>\
    );
\EXP_OP.OP/i_XFix_at_Xf/i_pipe/opt_has_pipe.first_q_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => \n_0_opt_has_pipe.first_q[19]_i_1__1\,
      Q => \EXP_OP.OP/i_XFix_at_Xf/i_pipe/first_q\(19),
      R => \<const0>\
    );
\EXP_OP.OP/i_XFix_at_Xf/i_pipe/opt_has_pipe.first_q_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => \n_0_opt_has_pipe.first_q[1]_i_1__5\,
      Q => \EXP_OP.OP/i_XFix_at_Xf/i_pipe/first_q\(1),
      R => \<const0>\
    );
\EXP_OP.OP/i_XFix_at_Xf/i_pipe/opt_has_pipe.first_q_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => \n_0_opt_has_pipe.first_q[20]_i_1__1\,
      Q => \EXP_OP.OP/i_XFix_at_Xf/i_pipe/first_q\(20),
      R => \<const0>\
    );
\EXP_OP.OP/i_XFix_at_Xf/i_pipe/opt_has_pipe.first_q_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => \n_0_opt_has_pipe.first_q[21]_i_1__1\,
      Q => \EXP_OP.OP/i_XFix_at_Xf/i_pipe/first_q\(21),
      R => \<const0>\
    );
\EXP_OP.OP/i_XFix_at_Xf/i_pipe/opt_has_pipe.first_q_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => \n_0_opt_has_pipe.first_q[22]_i_1__1\,
      Q => \EXP_OP.OP/i_XFix_at_Xf/i_pipe/first_q\(22),
      R => \<const0>\
    );
\EXP_OP.OP/i_XFix_at_Xf/i_pipe/opt_has_pipe.first_q_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => \n_0_opt_has_pipe.first_q[23]_i_1__1\,
      Q => \EXP_OP.OP/i_XFix_at_Xf/i_pipe/first_q\(23),
      R => \<const0>\
    );
\EXP_OP.OP/i_XFix_at_Xf/i_pipe/opt_has_pipe.first_q_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => \n_0_opt_has_pipe.first_q[24]_i_1__1\,
      Q => \EXP_OP.OP/i_XFix_at_Xf/i_pipe/first_q\(24),
      R => \<const0>\
    );
\EXP_OP.OP/i_XFix_at_Xf/i_pipe/opt_has_pipe.first_q_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => \n_0_opt_has_pipe.first_q[25]_i_1__1\,
      Q => \EXP_OP.OP/i_XFix_at_Xf/i_pipe/first_q\(25),
      R => \<const0>\
    );
\EXP_OP.OP/i_XFix_at_Xf/i_pipe/opt_has_pipe.first_q_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => \n_0_opt_has_pipe.first_q[26]_i_1__1\,
      Q => \EXP_OP.OP/i_XFix_at_Xf/i_pipe/first_q\(26),
      R => \<const0>\
    );
\EXP_OP.OP/i_XFix_at_Xf/i_pipe/opt_has_pipe.first_q_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => \n_0_opt_has_pipe.first_q[27]_i_1__1\,
      Q => \EXP_OP.OP/i_XFix_at_Xf/i_pipe/first_q\(27),
      R => \<const0>\
    );
\EXP_OP.OP/i_XFix_at_Xf/i_pipe/opt_has_pipe.first_q_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => \n_0_opt_has_pipe.first_q[28]_i_1__1\,
      Q => \EXP_OP.OP/i_XFix_at_Xf/i_pipe/first_q\(28),
      R => \<const0>\
    );
\EXP_OP.OP/i_XFix_at_Xf/i_pipe/opt_has_pipe.first_q_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => \n_0_opt_has_pipe.first_q[29]_i_1__1\,
      Q => \EXP_OP.OP/i_XFix_at_Xf/i_pipe/first_q\(29),
      R => \<const0>\
    );
\EXP_OP.OP/i_XFix_at_Xf/i_pipe/opt_has_pipe.first_q_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => \n_0_opt_has_pipe.first_q[2]_i_1__1\,
      Q => \EXP_OP.OP/i_XFix_at_Xf/i_pipe/first_q\(2),
      R => \<const0>\
    );
\EXP_OP.OP/i_XFix_at_Xf/i_pipe/opt_has_pipe.first_q_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => \n_0_opt_has_pipe.first_q[30]_i_1__1\,
      Q => \EXP_OP.OP/i_XFix_at_Xf/i_pipe/first_q\(30),
      R => \<const0>\
    );
\EXP_OP.OP/i_XFix_at_Xf/i_pipe/opt_has_pipe.first_q_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => \n_0_opt_has_pipe.first_q[31]_i_1__1\,
      Q => \EXP_OP.OP/i_XFix_at_Xf/i_pipe/first_q\(31),
      R => \<const0>\
    );
\EXP_OP.OP/i_XFix_at_Xf/i_pipe/opt_has_pipe.first_q_reg[32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => \n_0_opt_has_pipe.first_q[32]_i_1__0\,
      Q => \EXP_OP.OP/i_XFix_at_Xf/i_pipe/first_q\(32),
      R => \<const0>\
    );
\EXP_OP.OP/i_XFix_at_Xf/i_pipe/opt_has_pipe.first_q_reg[33]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => \n_0_opt_has_pipe.first_q[33]_i_1__0\,
      Q => \EXP_OP.OP/i_XFix_at_Xf/i_pipe/first_q\(33),
      R => \<const0>\
    );
\EXP_OP.OP/i_XFix_at_Xf/i_pipe/opt_has_pipe.first_q_reg[34]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => \n_0_opt_has_pipe.first_q[34]_i_1__0\,
      Q => \EXP_OP.OP/i_XFix_at_Xf/i_pipe/first_q\(34),
      R => \<const0>\
    );
\EXP_OP.OP/i_XFix_at_Xf/i_pipe/opt_has_pipe.first_q_reg[35]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => \n_0_opt_has_pipe.first_q[35]_i_1__0\,
      Q => \EXP_OP.OP/i_XFix_at_Xf/i_pipe/first_q\(35),
      R => \<const0>\
    );
\EXP_OP.OP/i_XFix_at_Xf/i_pipe/opt_has_pipe.first_q_reg[36]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => \n_0_opt_has_pipe.first_q[36]_i_1__1\,
      Q => \EXP_OP.OP/i_XFix_at_Xf/i_pipe/first_q\(36),
      R => \<const0>\
    );
\EXP_OP.OP/i_XFix_at_Xf/i_pipe/opt_has_pipe.first_q_reg[37]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => \n_0_opt_has_pipe.first_q[37]_i_1__1\,
      Q => \EXP_OP.OP/i_XFix_at_Xf/i_pipe/first_q\(37),
      R => \<const0>\
    );
\EXP_OP.OP/i_XFix_at_Xf/i_pipe/opt_has_pipe.first_q_reg[38]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => \n_0_opt_has_pipe.first_q[38]_i_1__1\,
      Q => \EXP_OP.OP/i_XFix_at_Xf/i_pipe/first_q\(38),
      R => \<const0>\
    );
\EXP_OP.OP/i_XFix_at_Xf/i_pipe/opt_has_pipe.first_q_reg[39]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => \n_0_opt_has_pipe.first_q[39]_i_1__1\,
      Q => \EXP_OP.OP/i_XFix_at_Xf/i_pipe/first_q\(39),
      R => \<const0>\
    );
\EXP_OP.OP/i_XFix_at_Xf/i_pipe/opt_has_pipe.first_q_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => \n_0_opt_has_pipe.first_q[3]_i_1__1\,
      Q => \EXP_OP.OP/i_XFix_at_Xf/i_pipe/first_q\(3),
      R => \<const0>\
    );
\EXP_OP.OP/i_XFix_at_Xf/i_pipe/opt_has_pipe.first_q_reg[40]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => \n_0_opt_has_pipe.first_q[40]_i_1__1\,
      Q => \EXP_OP.OP/i_XFix_at_Xf/i_pipe/first_q\(40),
      R => \<const0>\
    );
\EXP_OP.OP/i_XFix_at_Xf/i_pipe/opt_has_pipe.first_q_reg[41]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => \n_0_opt_has_pipe.first_q[41]_i_1__1\,
      Q => \EXP_OP.OP/i_XFix_at_Xf/i_pipe/first_q\(41),
      R => \<const0>\
    );
\EXP_OP.OP/i_XFix_at_Xf/i_pipe/opt_has_pipe.first_q_reg[42]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => \n_0_opt_has_pipe.first_q[42]_i_1__1\,
      Q => \EXP_OP.OP/i_XFix_at_Xf/i_pipe/first_q\(42),
      R => \<const0>\
    );
\EXP_OP.OP/i_XFix_at_Xf/i_pipe/opt_has_pipe.first_q_reg[43]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => \n_0_opt_has_pipe.first_q[43]_i_1__1\,
      Q => \EXP_OP.OP/i_XFix_at_Xf/i_pipe/first_q\(43),
      R => \<const0>\
    );
\EXP_OP.OP/i_XFix_at_Xf/i_pipe/opt_has_pipe.first_q_reg[44]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => \n_0_opt_has_pipe.first_q[44]_i_1__1\,
      Q => \EXP_OP.OP/i_XFix_at_Xf/i_pipe/first_q\(44),
      R => \<const0>\
    );
\EXP_OP.OP/i_XFix_at_Xf/i_pipe/opt_has_pipe.first_q_reg[45]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => \n_0_opt_has_pipe.first_q[45]_i_1__1\,
      Q => \EXP_OP.OP/i_XFix_at_Xf/i_pipe/first_q\(45),
      R => \<const0>\
    );
\EXP_OP.OP/i_XFix_at_Xf/i_pipe/opt_has_pipe.first_q_reg[46]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => \n_0_opt_has_pipe.first_q[46]_i_1__1\,
      Q => \EXP_OP.OP/i_XFix_at_Xf/i_pipe/first_q\(46),
      R => \<const0>\
    );
\EXP_OP.OP/i_XFix_at_Xf/i_pipe/opt_has_pipe.first_q_reg[47]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => \n_0_opt_has_pipe.first_q[47]_i_1__1\,
      Q => \EXP_OP.OP/i_XFix_at_Xf/i_pipe/first_q\(47),
      R => \<const0>\
    );
\EXP_OP.OP/i_XFix_at_Xf/i_pipe/opt_has_pipe.first_q_reg[48]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => \n_0_opt_has_pipe.first_q[48]_i_1__1\,
      Q => \EXP_OP.OP/i_XFix_at_Xf/i_pipe/first_q\(48),
      R => \<const0>\
    );
\EXP_OP.OP/i_XFix_at_Xf/i_pipe/opt_has_pipe.first_q_reg[49]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => \n_0_opt_has_pipe.first_q[49]_i_1__1\,
      Q => \EXP_OP.OP/i_XFix_at_Xf/i_pipe/first_q\(49),
      R => \<const0>\
    );
\EXP_OP.OP/i_XFix_at_Xf/i_pipe/opt_has_pipe.first_q_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => \n_0_opt_has_pipe.first_q[4]_i_1__1\,
      Q => \EXP_OP.OP/i_XFix_at_Xf/i_pipe/first_q\(4),
      R => \<const0>\
    );
\EXP_OP.OP/i_XFix_at_Xf/i_pipe/opt_has_pipe.first_q_reg[50]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => \n_0_opt_has_pipe.first_q[50]_i_1__1\,
      Q => \EXP_OP.OP/i_XFix_at_Xf/i_pipe/first_q\(50),
      R => \<const0>\
    );
\EXP_OP.OP/i_XFix_at_Xf/i_pipe/opt_has_pipe.first_q_reg[51]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => \n_0_opt_has_pipe.first_q[51]_i_1__1\,
      Q => \EXP_OP.OP/i_XFix_at_Xf/i_pipe/first_q\(51),
      R => \<const0>\
    );
\EXP_OP.OP/i_XFix_at_Xf/i_pipe/opt_has_pipe.first_q_reg[52]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => \EXP_OP.OP/XFixTrunc\(99),
      Q => \EXP_OP.OP/i_XFix_at_Xf/i_pipe/first_q\(52),
      R => \<const0>\
    );
\EXP_OP.OP/i_XFix_at_Xf/i_pipe/opt_has_pipe.first_q_reg[53]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => \EXP_OP.OP/XFixTrunc\(100),
      Q => \EXP_OP.OP/i_XFix_at_Xf/i_pipe/first_q\(53),
      R => \<const0>\
    );
\EXP_OP.OP/i_XFix_at_Xf/i_pipe/opt_has_pipe.first_q_reg[54]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => \EXP_OP.OP/XFixTrunc\(101),
      Q => \EXP_OP.OP/i_XFix_at_Xf/i_pipe/first_q\(54),
      R => \<const0>\
    );
\EXP_OP.OP/i_XFix_at_Xf/i_pipe/opt_has_pipe.first_q_reg[55]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => \EXP_OP.OP/XFixTrunc\(102),
      Q => \EXP_OP.OP/i_XFix_at_Xf/i_pipe/first_q\(55),
      R => \<const0>\
    );
\EXP_OP.OP/i_XFix_at_Xf/i_pipe/opt_has_pipe.first_q_reg[56]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => \EXP_OP.OP/XFixTrunc\(103),
      Q => \EXP_OP.OP/i_XFix_at_Xf/i_pipe/first_q\(56),
      R => \<const0>\
    );
\EXP_OP.OP/i_XFix_at_Xf/i_pipe/opt_has_pipe.first_q_reg[57]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => \EXP_OP.OP/XFixTrunc\(104),
      Q => \EXP_OP.OP/i_XFix_at_Xf/i_pipe/first_q\(57),
      R => \<const0>\
    );
\EXP_OP.OP/i_XFix_at_Xf/i_pipe/opt_has_pipe.first_q_reg[58]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => \EXP_OP.OP/XFixTrunc\(105),
      Q => \EXP_OP.OP/i_XFix_at_Xf/i_pipe/first_q\(58),
      R => \<const0>\
    );
\EXP_OP.OP/i_XFix_at_Xf/i_pipe/opt_has_pipe.first_q_reg[59]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => \EXP_OP.OP/XFixTrunc\(106),
      Q => \EXP_OP.OP/i_XFix_at_Xf/i_pipe/first_q\(59),
      R => \<const0>\
    );
\EXP_OP.OP/i_XFix_at_Xf/i_pipe/opt_has_pipe.first_q_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => \n_0_opt_has_pipe.first_q[5]_i_1__1\,
      Q => \EXP_OP.OP/i_XFix_at_Xf/i_pipe/first_q\(5),
      R => \<const0>\
    );
\EXP_OP.OP/i_XFix_at_Xf/i_pipe/opt_has_pipe.first_q_reg[60]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => \EXP_OP.OP/XFixTrunc\(107),
      Q => \EXP_OP.OP/i_XFix_at_Xf/i_pipe/first_q\(60),
      R => \<const0>\
    );
\EXP_OP.OP/i_XFix_at_Xf/i_pipe/opt_has_pipe.first_q_reg[61]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => \EXP_OP.OP/XFixTrunc\(108),
      Q => \EXP_OP.OP/i_XFix_at_Xf/i_pipe/first_q\(61),
      R => \<const0>\
    );
\EXP_OP.OP/i_XFix_at_Xf/i_pipe/opt_has_pipe.first_q_reg[62]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => \EXP_OP.OP/XFixTrunc__0\(109),
      Q => \EXP_OP.OP/i_XFix_at_Xf/i_pipe/first_q\(62),
      R => \<const0>\
    );
\EXP_OP.OP/i_XFix_at_Xf/i_pipe/opt_has_pipe.first_q_reg[63]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => \EXP_OP.OP/XFixTrunc__0\(110),
      Q => \EXP_OP.OP/i_XFix_at_Xf/i_pipe/first_q\(63),
      R => \<const0>\
    );
\EXP_OP.OP/i_XFix_at_Xf/i_pipe/opt_has_pipe.first_q_reg[64]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => \EXP_OP.OP/XFixTrunc__0\(111),
      Q => \EXP_OP.OP/i_XFix_at_Xf/i_pipe/first_q\(64),
      R => \<const0>\
    );
\EXP_OP.OP/i_XFix_at_Xf/i_pipe/opt_has_pipe.first_q_reg[65]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => \EXP_OP.OP/XFixTrunc__0\(112),
      Q => \EXP_OP.OP/i_XFix_at_Xf/i_pipe/first_q\(65),
      R => \<const0>\
    );
\EXP_OP.OP/i_XFix_at_Xf/i_pipe/opt_has_pipe.first_q_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => \n_0_opt_has_pipe.first_q[6]_i_1__1\,
      Q => \EXP_OP.OP/i_XFix_at_Xf/i_pipe/first_q\(6),
      R => \<const0>\
    );
\EXP_OP.OP/i_XFix_at_Xf/i_pipe/opt_has_pipe.first_q_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => \n_0_opt_has_pipe.first_q[7]_i_1__1\,
      Q => \EXP_OP.OP/i_XFix_at_Xf/i_pipe/first_q\(7),
      R => \<const0>\
    );
\EXP_OP.OP/i_XFix_at_Xf/i_pipe/opt_has_pipe.first_q_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => \n_0_opt_has_pipe.first_q[8]_i_1__1\,
      Q => \EXP_OP.OP/i_XFix_at_Xf/i_pipe/first_q\(8),
      R => \<const0>\
    );
\EXP_OP.OP/i_XFix_at_Xf/i_pipe/opt_has_pipe.first_q_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => \n_0_opt_has_pipe.first_q[9]_i_1__1\,
      Q => \EXP_OP.OP/i_XFix_at_Xf/i_pipe/first_q\(9),
      R => \<const0>\
    );
\EXP_OP.OP/i_XFix_at_Xf/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => \EXP_OP.OP/i_XFix_at_Xf/i_pipe/first_q\(0),
      Q => \EXP_OP.OP/i_XFix_at_Xf/pipe[2]\(0),
      R => \<const0>\
    );
\EXP_OP.OP/i_XFix_at_Xf/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => \EXP_OP.OP/i_XFix_at_Xf/i_pipe/first_q\(10),
      Q => \EXP_OP.OP/i_XFix_at_Xf/pipe[2]\(10),
      R => \<const0>\
    );
\EXP_OP.OP/i_XFix_at_Xf/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => \EXP_OP.OP/i_XFix_at_Xf/i_pipe/first_q\(11),
      Q => \EXP_OP.OP/i_XFix_at_Xf/pipe[2]\(11),
      R => \<const0>\
    );
\EXP_OP.OP/i_XFix_at_Xf/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => \EXP_OP.OP/i_XFix_at_Xf/i_pipe/first_q\(12),
      Q => \EXP_OP.OP/i_XFix_at_Xf/pipe[2]\(12),
      R => \<const0>\
    );
\EXP_OP.OP/i_XFix_at_Xf/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => \EXP_OP.OP/i_XFix_at_Xf/i_pipe/first_q\(13),
      Q => \EXP_OP.OP/i_XFix_at_Xf/pipe[2]\(13),
      R => \<const0>\
    );
\EXP_OP.OP/i_XFix_at_Xf/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => \EXP_OP.OP/i_XFix_at_Xf/i_pipe/first_q\(14),
      Q => \EXP_OP.OP/i_XFix_at_Xf/pipe[2]\(14),
      R => \<const0>\
    );
\EXP_OP.OP/i_XFix_at_Xf/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => \EXP_OP.OP/i_XFix_at_Xf/i_pipe/first_q\(15),
      Q => \EXP_OP.OP/i_XFix_at_Xf/pipe[2]\(15),
      R => \<const0>\
    );
\EXP_OP.OP/i_XFix_at_Xf/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => \EXP_OP.OP/i_XFix_at_Xf/i_pipe/first_q\(16),
      Q => \EXP_OP.OP/i_XFix_at_Xf/pipe[2]\(16),
      R => \<const0>\
    );
\EXP_OP.OP/i_XFix_at_Xf/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => \EXP_OP.OP/i_XFix_at_Xf/i_pipe/first_q\(17),
      Q => \EXP_OP.OP/i_XFix_at_Xf/pipe[2]\(17),
      R => \<const0>\
    );
\EXP_OP.OP/i_XFix_at_Xf/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => \EXP_OP.OP/i_XFix_at_Xf/i_pipe/first_q\(18),
      Q => \EXP_OP.OP/i_XFix_at_Xf/pipe[2]\(18),
      R => \<const0>\
    );
\EXP_OP.OP/i_XFix_at_Xf/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => \EXP_OP.OP/i_XFix_at_Xf/i_pipe/first_q\(19),
      Q => \EXP_OP.OP/i_XFix_at_Xf/pipe[2]\(19),
      R => \<const0>\
    );
\EXP_OP.OP/i_XFix_at_Xf/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => \EXP_OP.OP/i_XFix_at_Xf/i_pipe/first_q\(1),
      Q => \EXP_OP.OP/i_XFix_at_Xf/pipe[2]\(1),
      R => \<const0>\
    );
\EXP_OP.OP/i_XFix_at_Xf/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => \EXP_OP.OP/i_XFix_at_Xf/i_pipe/first_q\(20),
      Q => \EXP_OP.OP/i_XFix_at_Xf/pipe[2]\(20),
      R => \<const0>\
    );
\EXP_OP.OP/i_XFix_at_Xf/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => \EXP_OP.OP/i_XFix_at_Xf/i_pipe/first_q\(21),
      Q => \EXP_OP.OP/i_XFix_at_Xf/pipe[2]\(21),
      R => \<const0>\
    );
\EXP_OP.OP/i_XFix_at_Xf/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => \EXP_OP.OP/i_XFix_at_Xf/i_pipe/first_q\(22),
      Q => \EXP_OP.OP/i_XFix_at_Xf/pipe[2]\(22),
      R => \<const0>\
    );
\EXP_OP.OP/i_XFix_at_Xf/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => \EXP_OP.OP/i_XFix_at_Xf/i_pipe/first_q\(23),
      Q => \EXP_OP.OP/i_XFix_at_Xf/pipe[2]\(23),
      R => \<const0>\
    );
\EXP_OP.OP/i_XFix_at_Xf/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => \EXP_OP.OP/i_XFix_at_Xf/i_pipe/first_q\(24),
      Q => \EXP_OP.OP/i_XFix_at_Xf/pipe[2]\(24),
      R => \<const0>\
    );
\EXP_OP.OP/i_XFix_at_Xf/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => \EXP_OP.OP/i_XFix_at_Xf/i_pipe/first_q\(25),
      Q => \EXP_OP.OP/i_XFix_at_Xf/pipe[2]\(25),
      R => \<const0>\
    );
\EXP_OP.OP/i_XFix_at_Xf/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => \EXP_OP.OP/i_XFix_at_Xf/i_pipe/first_q\(26),
      Q => \EXP_OP.OP/i_XFix_at_Xf/pipe[2]\(26),
      R => \<const0>\
    );
\EXP_OP.OP/i_XFix_at_Xf/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => \EXP_OP.OP/i_XFix_at_Xf/i_pipe/first_q\(27),
      Q => \EXP_OP.OP/i_XFix_at_Xf/pipe[2]\(27),
      R => \<const0>\
    );
\EXP_OP.OP/i_XFix_at_Xf/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => \EXP_OP.OP/i_XFix_at_Xf/i_pipe/first_q\(28),
      Q => \EXP_OP.OP/i_XFix_at_Xf/pipe[2]\(28),
      R => \<const0>\
    );
\EXP_OP.OP/i_XFix_at_Xf/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => \EXP_OP.OP/i_XFix_at_Xf/i_pipe/first_q\(29),
      Q => \EXP_OP.OP/i_XFix_at_Xf/pipe[2]\(29),
      R => \<const0>\
    );
\EXP_OP.OP/i_XFix_at_Xf/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => \EXP_OP.OP/i_XFix_at_Xf/i_pipe/first_q\(2),
      Q => \EXP_OP.OP/i_XFix_at_Xf/pipe[2]\(2),
      R => \<const0>\
    );
\EXP_OP.OP/i_XFix_at_Xf/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => \EXP_OP.OP/i_XFix_at_Xf/i_pipe/first_q\(30),
      Q => \EXP_OP.OP/i_XFix_at_Xf/pipe[2]\(30),
      R => \<const0>\
    );
\EXP_OP.OP/i_XFix_at_Xf/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => \EXP_OP.OP/i_XFix_at_Xf/i_pipe/first_q\(31),
      Q => \EXP_OP.OP/i_XFix_at_Xf/pipe[2]\(31),
      R => \<const0>\
    );
\EXP_OP.OP/i_XFix_at_Xf/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => \EXP_OP.OP/i_XFix_at_Xf/i_pipe/first_q\(32),
      Q => \EXP_OP.OP/i_XFix_at_Xf/pipe[2]\(32),
      R => \<const0>\
    );
\EXP_OP.OP/i_XFix_at_Xf/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][33]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => \EXP_OP.OP/i_XFix_at_Xf/i_pipe/first_q\(33),
      Q => \EXP_OP.OP/i_XFix_at_Xf/pipe[2]\(33),
      R => \<const0>\
    );
\EXP_OP.OP/i_XFix_at_Xf/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][34]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => \EXP_OP.OP/i_XFix_at_Xf/i_pipe/first_q\(34),
      Q => \EXP_OP.OP/i_XFix_at_Xf/pipe[2]\(34),
      R => \<const0>\
    );
\EXP_OP.OP/i_XFix_at_Xf/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][35]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => \EXP_OP.OP/i_XFix_at_Xf/i_pipe/first_q\(35),
      Q => \EXP_OP.OP/i_XFix_at_Xf/pipe[2]\(35),
      R => \<const0>\
    );
\EXP_OP.OP/i_XFix_at_Xf/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][36]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => \EXP_OP.OP/i_XFix_at_Xf/i_pipe/first_q\(36),
      Q => \EXP_OP.OP/i_XFix_at_Xf/pipe[2]\(36),
      R => \<const0>\
    );
\EXP_OP.OP/i_XFix_at_Xf/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][37]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => \EXP_OP.OP/i_XFix_at_Xf/i_pipe/first_q\(37),
      Q => \EXP_OP.OP/i_XFix_at_Xf/pipe[2]\(37),
      R => \<const0>\
    );
\EXP_OP.OP/i_XFix_at_Xf/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][38]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => \EXP_OP.OP/i_XFix_at_Xf/i_pipe/first_q\(38),
      Q => \EXP_OP.OP/i_XFix_at_Xf/pipe[2]\(38),
      R => \<const0>\
    );
\EXP_OP.OP/i_XFix_at_Xf/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][39]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => \EXP_OP.OP/i_XFix_at_Xf/i_pipe/first_q\(39),
      Q => \EXP_OP.OP/i_XFix_at_Xf/pipe[2]\(39),
      R => \<const0>\
    );
\EXP_OP.OP/i_XFix_at_Xf/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => \EXP_OP.OP/i_XFix_at_Xf/i_pipe/first_q\(3),
      Q => \EXP_OP.OP/i_XFix_at_Xf/pipe[2]\(3),
      R => \<const0>\
    );
\EXP_OP.OP/i_XFix_at_Xf/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][40]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => \EXP_OP.OP/i_XFix_at_Xf/i_pipe/first_q\(40),
      Q => \EXP_OP.OP/i_XFix_at_Xf/pipe[2]\(40),
      R => \<const0>\
    );
\EXP_OP.OP/i_XFix_at_Xf/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][41]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => \EXP_OP.OP/i_XFix_at_Xf/i_pipe/first_q\(41),
      Q => \EXP_OP.OP/i_XFix_at_Xf/pipe[2]\(41),
      R => \<const0>\
    );
\EXP_OP.OP/i_XFix_at_Xf/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][42]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => \EXP_OP.OP/i_XFix_at_Xf/i_pipe/first_q\(42),
      Q => \EXP_OP.OP/i_XFix_at_Xf/pipe[2]\(42),
      R => \<const0>\
    );
\EXP_OP.OP/i_XFix_at_Xf/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][43]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => \EXP_OP.OP/i_XFix_at_Xf/i_pipe/first_q\(43),
      Q => \EXP_OP.OP/i_XFix_at_Xf/pipe[2]\(43),
      R => \<const0>\
    );
\EXP_OP.OP/i_XFix_at_Xf/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][44]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => \EXP_OP.OP/i_XFix_at_Xf/i_pipe/first_q\(44),
      Q => \EXP_OP.OP/i_XFix_at_Xf/pipe[2]\(44),
      R => \<const0>\
    );
\EXP_OP.OP/i_XFix_at_Xf/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][45]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => \EXP_OP.OP/i_XFix_at_Xf/i_pipe/first_q\(45),
      Q => \EXP_OP.OP/i_XFix_at_Xf/pipe[2]\(45),
      R => \<const0>\
    );
\EXP_OP.OP/i_XFix_at_Xf/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][46]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => \EXP_OP.OP/i_XFix_at_Xf/i_pipe/first_q\(46),
      Q => \EXP_OP.OP/i_XFix_at_Xf/pipe[2]\(46),
      R => \<const0>\
    );
\EXP_OP.OP/i_XFix_at_Xf/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][47]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => \EXP_OP.OP/i_XFix_at_Xf/i_pipe/first_q\(47),
      Q => \EXP_OP.OP/i_XFix_at_Xf/pipe[2]\(47),
      R => \<const0>\
    );
\EXP_OP.OP/i_XFix_at_Xf/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][48]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => \EXP_OP.OP/i_XFix_at_Xf/i_pipe/first_q\(48),
      Q => \EXP_OP.OP/i_XFix_at_Xf/pipe[2]\(48),
      R => \<const0>\
    );
\EXP_OP.OP/i_XFix_at_Xf/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][49]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => \EXP_OP.OP/i_XFix_at_Xf/i_pipe/first_q\(49),
      Q => \EXP_OP.OP/i_XFix_at_Xf/pipe[2]\(49),
      R => \<const0>\
    );
\EXP_OP.OP/i_XFix_at_Xf/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => \EXP_OP.OP/i_XFix_at_Xf/i_pipe/first_q\(4),
      Q => \EXP_OP.OP/i_XFix_at_Xf/pipe[2]\(4),
      R => \<const0>\
    );
\EXP_OP.OP/i_XFix_at_Xf/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][50]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => \EXP_OP.OP/i_XFix_at_Xf/i_pipe/first_q\(50),
      Q => \EXP_OP.OP/i_XFix_at_Xf/pipe[2]\(50),
      R => \<const0>\
    );
\EXP_OP.OP/i_XFix_at_Xf/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][51]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => \EXP_OP.OP/i_XFix_at_Xf/i_pipe/first_q\(51),
      Q => \EXP_OP.OP/i_XFix_at_Xf/pipe[2]\(51),
      R => \<const0>\
    );
\EXP_OP.OP/i_XFix_at_Xf/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][52]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => \EXP_OP.OP/i_XFix_at_Xf/i_pipe/first_q\(52),
      Q => \EXP_OP.OP/i_XFix_at_Xf/pipe[2]\(52),
      R => \<const0>\
    );
\EXP_OP.OP/i_XFix_at_Xf/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][53]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => \EXP_OP.OP/i_XFix_at_Xf/i_pipe/first_q\(53),
      Q => \EXP_OP.OP/i_XFix_at_Xf/pipe[2]\(53),
      R => \<const0>\
    );
\EXP_OP.OP/i_XFix_at_Xf/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][54]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => \EXP_OP.OP/i_XFix_at_Xf/i_pipe/first_q\(54),
      Q => \EXP_OP.OP/i_XFix_at_Xf/pipe[2]\(54),
      R => \<const0>\
    );
\EXP_OP.OP/i_XFix_at_Xf/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][55]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => \EXP_OP.OP/i_XFix_at_Xf/i_pipe/first_q\(55),
      Q => \EXP_OP.OP/i_XFix_at_Xf/pipe[2]\(55),
      R => \<const0>\
    );
\EXP_OP.OP/i_XFix_at_Xf/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][56]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => \EXP_OP.OP/i_XFix_at_Xf/i_pipe/first_q\(56),
      Q => \EXP_OP.OP/i_XFix_at_Xf/pipe[2]\(56),
      R => \<const0>\
    );
\EXP_OP.OP/i_XFix_at_Xf/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][57]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => \EXP_OP.OP/i_XFix_at_Xf/i_pipe/first_q\(57),
      Q => \EXP_OP.OP/i_XFix_at_Xf/pipe[2]\(57),
      R => \<const0>\
    );
\EXP_OP.OP/i_XFix_at_Xf/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][58]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => \EXP_OP.OP/i_XFix_at_Xf/i_pipe/first_q\(58),
      Q => \EXP_OP.OP/i_XFix_at_Xf/pipe[2]\(58),
      R => \<const0>\
    );
\EXP_OP.OP/i_XFix_at_Xf/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][59]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => \EXP_OP.OP/i_XFix_at_Xf/i_pipe/first_q\(59),
      Q => \EXP_OP.OP/i_XFix_at_Xf/pipe[2]\(59),
      R => \<const0>\
    );
\EXP_OP.OP/i_XFix_at_Xf/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => \EXP_OP.OP/i_XFix_at_Xf/i_pipe/first_q\(5),
      Q => \EXP_OP.OP/i_XFix_at_Xf/pipe[2]\(5),
      R => \<const0>\
    );
\EXP_OP.OP/i_XFix_at_Xf/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][60]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => \EXP_OP.OP/i_XFix_at_Xf/i_pipe/first_q\(60),
      Q => \EXP_OP.OP/i_XFix_at_Xf/pipe[2]\(60),
      R => \<const0>\
    );
\EXP_OP.OP/i_XFix_at_Xf/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][61]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => \EXP_OP.OP/i_XFix_at_Xf/i_pipe/first_q\(61),
      Q => \EXP_OP.OP/i_XFix_at_Xf/pipe[2]\(61),
      R => \<const0>\
    );
\EXP_OP.OP/i_XFix_at_Xf/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][62]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => \EXP_OP.OP/i_XFix_at_Xf/i_pipe/first_q\(62),
      Q => \EXP_OP.OP/i_XFix_at_Xf/pipe[2]\(62),
      R => \<const0>\
    );
\EXP_OP.OP/i_XFix_at_Xf/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][63]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => \EXP_OP.OP/i_XFix_at_Xf/i_pipe/first_q\(63),
      Q => \EXP_OP.OP/i_XFix_at_Xf/pipe[2]\(63),
      R => \<const0>\
    );
\EXP_OP.OP/i_XFix_at_Xf/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][64]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => \EXP_OP.OP/i_XFix_at_Xf/i_pipe/first_q\(64),
      Q => \EXP_OP.OP/i_XFix_at_Xf/pipe[2]\(64),
      R => \<const0>\
    );
\EXP_OP.OP/i_XFix_at_Xf/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][65]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => \EXP_OP.OP/i_XFix_at_Xf/i_pipe/first_q\(65),
      Q => \EXP_OP.OP/i_XFix_at_Xf/pipe[2]\(65),
      R => \<const0>\
    );
\EXP_OP.OP/i_XFix_at_Xf/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => \EXP_OP.OP/i_XFix_at_Xf/i_pipe/first_q\(6),
      Q => \EXP_OP.OP/i_XFix_at_Xf/pipe[2]\(6),
      R => \<const0>\
    );
\EXP_OP.OP/i_XFix_at_Xf/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => \EXP_OP.OP/i_XFix_at_Xf/i_pipe/first_q\(7),
      Q => \EXP_OP.OP/i_XFix_at_Xf/pipe[2]\(7),
      R => \<const0>\
    );
\EXP_OP.OP/i_XFix_at_Xf/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => \EXP_OP.OP/i_XFix_at_Xf/i_pipe/first_q\(8),
      Q => \EXP_OP.OP/i_XFix_at_Xf/pipe[2]\(8),
      R => \<const0>\
    );
\EXP_OP.OP/i_XFix_at_Xf/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => \EXP_OP.OP/i_XFix_at_Xf/i_pipe/first_q\(9),
      Q => \EXP_OP.OP/i_XFix_at_Xf/pipe[2]\(9),
      R => \<const0>\
    );
\EXP_OP.OP/i_XFix_at_Xf/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => \EXP_OP.OP/i_XFix_at_Xf/pipe[2]\(0),
      Q => \EXP_OP.OP/XFix_at_Xf\(47),
      R => \<const0>\
    );
\EXP_OP.OP/i_XFix_at_Xf/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3][10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => \EXP_OP.OP/i_XFix_at_Xf/pipe[2]\(10),
      Q => \EXP_OP.OP/XFix_at_Xf\(57),
      R => \<const0>\
    );
\EXP_OP.OP/i_XFix_at_Xf/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3][11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => \EXP_OP.OP/i_XFix_at_Xf/pipe[2]\(11),
      Q => \EXP_OP.OP/XFix_at_Xf\(58),
      R => \<const0>\
    );
\EXP_OP.OP/i_XFix_at_Xf/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3][12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => \EXP_OP.OP/i_XFix_at_Xf/pipe[2]\(12),
      Q => \EXP_OP.OP/XFix_at_Xf\(59),
      R => \<const0>\
    );
\EXP_OP.OP/i_XFix_at_Xf/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3][13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => \EXP_OP.OP/i_XFix_at_Xf/pipe[2]\(13),
      Q => \EXP_OP.OP/XFix_at_Xf\(60),
      R => \<const0>\
    );
\EXP_OP.OP/i_XFix_at_Xf/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3][14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => \EXP_OP.OP/i_XFix_at_Xf/pipe[2]\(14),
      Q => \EXP_OP.OP/XFix_at_Xf\(61),
      R => \<const0>\
    );
\EXP_OP.OP/i_XFix_at_Xf/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3][15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => \EXP_OP.OP/i_XFix_at_Xf/pipe[2]\(15),
      Q => \EXP_OP.OP/XFix_at_Xf\(62),
      R => \<const0>\
    );
\EXP_OP.OP/i_XFix_at_Xf/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3][16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => \EXP_OP.OP/i_XFix_at_Xf/pipe[2]\(16),
      Q => \EXP_OP.OP/XFix_at_Xf\(63),
      R => \<const0>\
    );
\EXP_OP.OP/i_XFix_at_Xf/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3][17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => \EXP_OP.OP/i_XFix_at_Xf/pipe[2]\(17),
      Q => \EXP_OP.OP/XFix_at_Xf\(64),
      R => \<const0>\
    );
\EXP_OP.OP/i_XFix_at_Xf/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3][18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => \EXP_OP.OP/i_XFix_at_Xf/pipe[2]\(18),
      Q => \EXP_OP.OP/XFix_at_Xf\(65),
      R => \<const0>\
    );
\EXP_OP.OP/i_XFix_at_Xf/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3][19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => \EXP_OP.OP/i_XFix_at_Xf/pipe[2]\(19),
      Q => \EXP_OP.OP/XFix_at_Xf\(66),
      R => \<const0>\
    );
\EXP_OP.OP/i_XFix_at_Xf/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3][1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => \EXP_OP.OP/i_XFix_at_Xf/pipe[2]\(1),
      Q => \EXP_OP.OP/XFix_at_Xf\(48),
      R => \<const0>\
    );
\EXP_OP.OP/i_XFix_at_Xf/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3][20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => \EXP_OP.OP/i_XFix_at_Xf/pipe[2]\(20),
      Q => \EXP_OP.OP/XFix_at_Xf\(67),
      R => \<const0>\
    );
\EXP_OP.OP/i_XFix_at_Xf/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3][21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => \EXP_OP.OP/i_XFix_at_Xf/pipe[2]\(21),
      Q => \EXP_OP.OP/XFix_at_Xf\(68),
      R => \<const0>\
    );
\EXP_OP.OP/i_XFix_at_Xf/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3][22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => \EXP_OP.OP/i_XFix_at_Xf/pipe[2]\(22),
      Q => \EXP_OP.OP/XFix_at_Xf\(69),
      R => \<const0>\
    );
\EXP_OP.OP/i_XFix_at_Xf/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3][23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => \EXP_OP.OP/i_XFix_at_Xf/pipe[2]\(23),
      Q => \EXP_OP.OP/XFix_at_Xf\(70),
      R => \<const0>\
    );
\EXP_OP.OP/i_XFix_at_Xf/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3][24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => \EXP_OP.OP/i_XFix_at_Xf/pipe[2]\(24),
      Q => \EXP_OP.OP/XFix_at_Xf\(71),
      R => \<const0>\
    );
\EXP_OP.OP/i_XFix_at_Xf/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3][25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => \EXP_OP.OP/i_XFix_at_Xf/pipe[2]\(25),
      Q => \EXP_OP.OP/XFix_at_Xf\(72),
      R => \<const0>\
    );
\EXP_OP.OP/i_XFix_at_Xf/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3][26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => \EXP_OP.OP/i_XFix_at_Xf/pipe[2]\(26),
      Q => \EXP_OP.OP/XFix_at_Xf\(73),
      R => \<const0>\
    );
\EXP_OP.OP/i_XFix_at_Xf/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3][27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => \EXP_OP.OP/i_XFix_at_Xf/pipe[2]\(27),
      Q => \EXP_OP.OP/XFix_at_Xf\(74),
      R => \<const0>\
    );
\EXP_OP.OP/i_XFix_at_Xf/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3][28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => \EXP_OP.OP/i_XFix_at_Xf/pipe[2]\(28),
      Q => \EXP_OP.OP/XFix_at_Xf\(75),
      R => \<const0>\
    );
\EXP_OP.OP/i_XFix_at_Xf/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3][29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => \EXP_OP.OP/i_XFix_at_Xf/pipe[2]\(29),
      Q => \EXP_OP.OP/XFix_at_Xf\(76),
      R => \<const0>\
    );
\EXP_OP.OP/i_XFix_at_Xf/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3][2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => \EXP_OP.OP/i_XFix_at_Xf/pipe[2]\(2),
      Q => \EXP_OP.OP/XFix_at_Xf\(49),
      R => \<const0>\
    );
\EXP_OP.OP/i_XFix_at_Xf/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3][30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => \EXP_OP.OP/i_XFix_at_Xf/pipe[2]\(30),
      Q => \EXP_OP.OP/XFix_at_Xf\(77),
      R => \<const0>\
    );
\EXP_OP.OP/i_XFix_at_Xf/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3][31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => \EXP_OP.OP/i_XFix_at_Xf/pipe[2]\(31),
      Q => \EXP_OP.OP/XFix_at_Xf\(78),
      R => \<const0>\
    );
\EXP_OP.OP/i_XFix_at_Xf/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3][32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => \EXP_OP.OP/i_XFix_at_Xf/pipe[2]\(32),
      Q => \EXP_OP.OP/XFix_at_Xf\(79),
      R => \<const0>\
    );
\EXP_OP.OP/i_XFix_at_Xf/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3][33]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => \EXP_OP.OP/i_XFix_at_Xf/pipe[2]\(33),
      Q => \EXP_OP.OP/XFix_at_Xf\(80),
      R => \<const0>\
    );
\EXP_OP.OP/i_XFix_at_Xf/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3][34]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => \EXP_OP.OP/i_XFix_at_Xf/pipe[2]\(34),
      Q => \EXP_OP.OP/XFix_at_Xf\(81),
      R => \<const0>\
    );
\EXP_OP.OP/i_XFix_at_Xf/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3][35]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => \EXP_OP.OP/i_XFix_at_Xf/pipe[2]\(35),
      Q => \EXP_OP.OP/XFix_at_Xf\(82),
      R => \<const0>\
    );
\EXP_OP.OP/i_XFix_at_Xf/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3][36]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => \EXP_OP.OP/i_XFix_at_Xf/pipe[2]\(36),
      Q => \EXP_OP.OP/XFix_at_Xf\(83),
      R => \<const0>\
    );
\EXP_OP.OP/i_XFix_at_Xf/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3][37]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => \EXP_OP.OP/i_XFix_at_Xf/pipe[2]\(37),
      Q => \EXP_OP.OP/XFix_at_Xf\(84),
      R => \<const0>\
    );
\EXP_OP.OP/i_XFix_at_Xf/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3][38]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => \EXP_OP.OP/i_XFix_at_Xf/pipe[2]\(38),
      Q => \EXP_OP.OP/XFix_at_Xf\(85),
      R => \<const0>\
    );
\EXP_OP.OP/i_XFix_at_Xf/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3][39]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => \EXP_OP.OP/i_XFix_at_Xf/pipe[2]\(39),
      Q => \EXP_OP.OP/XFix_at_Xf\(86),
      R => \<const0>\
    );
\EXP_OP.OP/i_XFix_at_Xf/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3][3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => \EXP_OP.OP/i_XFix_at_Xf/pipe[2]\(3),
      Q => \EXP_OP.OP/XFix_at_Xf\(50),
      R => \<const0>\
    );
\EXP_OP.OP/i_XFix_at_Xf/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3][40]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => \EXP_OP.OP/i_XFix_at_Xf/pipe[2]\(40),
      Q => \EXP_OP.OP/XFix_at_Xf\(87),
      R => \<const0>\
    );
\EXP_OP.OP/i_XFix_at_Xf/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3][41]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => \EXP_OP.OP/i_XFix_at_Xf/pipe[2]\(41),
      Q => \EXP_OP.OP/XFix_at_Xf\(88),
      R => \<const0>\
    );
\EXP_OP.OP/i_XFix_at_Xf/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3][42]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => \EXP_OP.OP/i_XFix_at_Xf/pipe[2]\(42),
      Q => \EXP_OP.OP/XFix_at_Xf\(89),
      R => \<const0>\
    );
\EXP_OP.OP/i_XFix_at_Xf/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3][43]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => \EXP_OP.OP/i_XFix_at_Xf/pipe[2]\(43),
      Q => \EXP_OP.OP/XFix_at_Xf\(90),
      R => \<const0>\
    );
\EXP_OP.OP/i_XFix_at_Xf/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3][44]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => \EXP_OP.OP/i_XFix_at_Xf/pipe[2]\(44),
      Q => \EXP_OP.OP/XFix_at_Xf\(91),
      R => \<const0>\
    );
\EXP_OP.OP/i_XFix_at_Xf/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3][45]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => \EXP_OP.OP/i_XFix_at_Xf/pipe[2]\(45),
      Q => \EXP_OP.OP/XFix_at_Xf\(92),
      R => \<const0>\
    );
\EXP_OP.OP/i_XFix_at_Xf/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3][46]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => \EXP_OP.OP/i_XFix_at_Xf/pipe[2]\(46),
      Q => \EXP_OP.OP/XFix_at_Xf\(93),
      R => \<const0>\
    );
\EXP_OP.OP/i_XFix_at_Xf/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3][47]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => \EXP_OP.OP/i_XFix_at_Xf/pipe[2]\(47),
      Q => \EXP_OP.OP/XFix_at_Xf\(94),
      R => \<const0>\
    );
\EXP_OP.OP/i_XFix_at_Xf/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3][48]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => \EXP_OP.OP/i_XFix_at_Xf/pipe[2]\(48),
      Q => \EXP_OP.OP/XFix_at_Xf\(95),
      R => \<const0>\
    );
\EXP_OP.OP/i_XFix_at_Xf/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3][49]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => \EXP_OP.OP/i_XFix_at_Xf/pipe[2]\(49),
      Q => \EXP_OP.OP/XFix_at_Xf\(96),
      R => \<const0>\
    );
\EXP_OP.OP/i_XFix_at_Xf/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => \EXP_OP.OP/i_XFix_at_Xf/pipe[2]\(4),
      Q => \EXP_OP.OP/XFix_at_Xf\(51),
      R => \<const0>\
    );
\EXP_OP.OP/i_XFix_at_Xf/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3][50]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => \EXP_OP.OP/i_XFix_at_Xf/pipe[2]\(50),
      Q => \EXP_OP.OP/XFix_at_Xf\(97),
      R => \<const0>\
    );
\EXP_OP.OP/i_XFix_at_Xf/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3][51]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => \EXP_OP.OP/i_XFix_at_Xf/pipe[2]\(51),
      Q => \EXP_OP.OP/XFix_at_Xf\(98),
      R => \<const0>\
    );
\EXP_OP.OP/i_XFix_at_Xf/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3][52]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => \EXP_OP.OP/i_XFix_at_Xf/pipe[2]\(52),
      Q => \EXP_OP.OP/XFix_at_Xf\(99),
      R => \<const0>\
    );
\EXP_OP.OP/i_XFix_at_Xf/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3][53]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => \EXP_OP.OP/i_XFix_at_Xf/pipe[2]\(53),
      Q => \EXP_OP.OP/XFix_at_Xf\(100),
      R => \<const0>\
    );
\EXP_OP.OP/i_XFix_at_Xf/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3][54]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => \EXP_OP.OP/i_XFix_at_Xf/pipe[2]\(54),
      Q => \EXP_OP.OP/XFix_at_Xf\(101),
      R => \<const0>\
    );
\EXP_OP.OP/i_XFix_at_Xf/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3][55]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => \EXP_OP.OP/i_XFix_at_Xf/pipe[2]\(55),
      Q => \EXP_OP.OP/XFix_at_Xf\(102),
      R => \<const0>\
    );
\EXP_OP.OP/i_XFix_at_Xf/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3][56]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => \EXP_OP.OP/i_XFix_at_Xf/pipe[2]\(56),
      Q => \EXP_OP.OP/XFix_at_Xf\(103),
      R => \<const0>\
    );
\EXP_OP.OP/i_XFix_at_Xf/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3][57]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => \EXP_OP.OP/i_XFix_at_Xf/pipe[2]\(57),
      Q => \EXP_OP.OP/XFix_at_Xf\(104),
      R => \<const0>\
    );
\EXP_OP.OP/i_XFix_at_Xf/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3][58]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => \EXP_OP.OP/i_XFix_at_Xf/pipe[2]\(58),
      Q => \EXP_OP.OP/XFix_at_Xf\(105),
      R => \<const0>\
    );
\EXP_OP.OP/i_XFix_at_Xf/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3][59]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => \EXP_OP.OP/i_XFix_at_Xf/pipe[2]\(59),
      Q => \EXP_OP.OP/XFix_at_Xf\(106),
      R => \<const0>\
    );
\EXP_OP.OP/i_XFix_at_Xf/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3][5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => \EXP_OP.OP/i_XFix_at_Xf/pipe[2]\(5),
      Q => \EXP_OP.OP/XFix_at_Xf\(52),
      R => \<const0>\
    );
\EXP_OP.OP/i_XFix_at_Xf/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3][60]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => \EXP_OP.OP/i_XFix_at_Xf/pipe[2]\(60),
      Q => \EXP_OP.OP/XFix_at_Xf\(107),
      R => \<const0>\
    );
\EXP_OP.OP/i_XFix_at_Xf/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3][61]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => \EXP_OP.OP/i_XFix_at_Xf/pipe[2]\(61),
      Q => \EXP_OP.OP/XFix_at_Xf\(108),
      R => \<const0>\
    );
\EXP_OP.OP/i_XFix_at_Xf/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3][62]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => \EXP_OP.OP/i_XFix_at_Xf/pipe[2]\(62),
      Q => \EXP_OP.OP/XFix_at_Xf\(109),
      R => \<const0>\
    );
\EXP_OP.OP/i_XFix_at_Xf/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3][63]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => \EXP_OP.OP/i_XFix_at_Xf/pipe[2]\(63),
      Q => \EXP_OP.OP/XFix_at_Xf\(110),
      R => \<const0>\
    );
\EXP_OP.OP/i_XFix_at_Xf/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3][64]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => \EXP_OP.OP/i_XFix_at_Xf/pipe[2]\(64),
      Q => \EXP_OP.OP/XFix_at_Xf\(111),
      R => \<const0>\
    );
\EXP_OP.OP/i_XFix_at_Xf/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3][65]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => \EXP_OP.OP/i_XFix_at_Xf/pipe[2]\(65),
      Q => \EXP_OP.OP/XFix_at_Xf\(112),
      R => \<const0>\
    );
\EXP_OP.OP/i_XFix_at_Xf/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3][6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => \EXP_OP.OP/i_XFix_at_Xf/pipe[2]\(6),
      Q => \EXP_OP.OP/XFix_at_Xf\(53),
      R => \<const0>\
    );
\EXP_OP.OP/i_XFix_at_Xf/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3][7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => \EXP_OP.OP/i_XFix_at_Xf/pipe[2]\(7),
      Q => \EXP_OP.OP/XFix_at_Xf\(54),
      R => \<const0>\
    );
\EXP_OP.OP/i_XFix_at_Xf/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3][8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => \EXP_OP.OP/i_XFix_at_Xf/pipe[2]\(8),
      Q => \EXP_OP.OP/XFix_at_Xf\(55),
      R => \<const0>\
    );
\EXP_OP.OP/i_XFix_at_Xf/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3][9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => \EXP_OP.OP/i_XFix_at_Xf/pipe[2]\(9),
      Q => \EXP_OP.OP/XFix_at_Xf\(56),
      R => \<const0>\
    );
\EXP_OP.OP/i_Xi_at_op/i_pipe/opt_has_pipe.first_q_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => \EXP_OP.OP/Xi\(103),
      Q => \EXP_OP.OP/i_Xi_at_op/i_pipe/first_q\(0),
      R => \<const0>\
    );
\EXP_OP.OP/i_Xi_at_op/i_pipe/opt_has_pipe.first_q_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => \EXP_OP.OP/Xi\(113),
      Q => \EXP_OP.OP/i_Xi_at_op/i_pipe/first_q\(10),
      R => \<const0>\
    );
\EXP_OP.OP/i_Xi_at_op/i_pipe/opt_has_pipe.first_q_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => \EXP_OP.OP/Xi\(104),
      Q => \EXP_OP.OP/i_Xi_at_op/i_pipe/first_q\(1),
      R => \<const0>\
    );
\EXP_OP.OP/i_Xi_at_op/i_pipe/opt_has_pipe.first_q_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => \EXP_OP.OP/Xi\(105),
      Q => \EXP_OP.OP/i_Xi_at_op/i_pipe/first_q\(2),
      R => \<const0>\
    );
\EXP_OP.OP/i_Xi_at_op/i_pipe/opt_has_pipe.first_q_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => \EXP_OP.OP/Xi\(106),
      Q => \EXP_OP.OP/i_Xi_at_op/i_pipe/first_q\(3),
      R => \<const0>\
    );
\EXP_OP.OP/i_Xi_at_op/i_pipe/opt_has_pipe.first_q_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => \EXP_OP.OP/Xi\(107),
      Q => \EXP_OP.OP/i_Xi_at_op/i_pipe/first_q\(4),
      R => \<const0>\
    );
\EXP_OP.OP/i_Xi_at_op/i_pipe/opt_has_pipe.first_q_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => \EXP_OP.OP/Xi\(108),
      Q => \EXP_OP.OP/i_Xi_at_op/i_pipe/first_q\(5),
      R => \<const0>\
    );
\EXP_OP.OP/i_Xi_at_op/i_pipe/opt_has_pipe.first_q_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => \EXP_OP.OP/Xi\(109),
      Q => \EXP_OP.OP/i_Xi_at_op/i_pipe/first_q\(6),
      R => \<const0>\
    );
\EXP_OP.OP/i_Xi_at_op/i_pipe/opt_has_pipe.first_q_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => \EXP_OP.OP/Xi\(110),
      Q => \EXP_OP.OP/i_Xi_at_op/i_pipe/first_q\(7),
      R => \<const0>\
    );
\EXP_OP.OP/i_Xi_at_op/i_pipe/opt_has_pipe.first_q_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => \EXP_OP.OP/Xi\(111),
      Q => \EXP_OP.OP/i_Xi_at_op/i_pipe/first_q\(8),
      R => \<const0>\
    );
\EXP_OP.OP/i_Xi_at_op/i_pipe/opt_has_pipe.first_q_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => \EXP_OP.OP/Xi\(112),
      Q => \EXP_OP.OP/i_Xi_at_op/i_pipe/first_q\(9),
      R => \<const0>\
    );
\EXP_OP.OP/i_Xi_at_op/i_pipe/opt_has_pipe.i_pipe[8].pipe_reg[8][0]_srl7\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => \<const0>\,
      A1 => \<const1>\,
      A2 => \<const1>\,
      A3 => \<const0>\,
      CE => aclken,
      CLK => aclk,
      D => \EXP_OP.OP/i_Xi_at_op/i_pipe/first_q\(0),
      Q => \n_0_EXP_OP.OP/i_Xi_at_op/i_pipe/opt_has_pipe.i_pipe[8].pipe_reg[8][0]_srl7\
    );
\EXP_OP.OP/i_Xi_at_op/i_pipe/opt_has_pipe.i_pipe[8].pipe_reg[8][10]_srl7\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => \<const0>\,
      A1 => \<const1>\,
      A2 => \<const1>\,
      A3 => \<const0>\,
      CE => aclken,
      CLK => aclk,
      D => \EXP_OP.OP/i_Xi_at_op/i_pipe/first_q\(10),
      Q => \n_0_EXP_OP.OP/i_Xi_at_op/i_pipe/opt_has_pipe.i_pipe[8].pipe_reg[8][10]_srl7\
    );
\EXP_OP.OP/i_Xi_at_op/i_pipe/opt_has_pipe.i_pipe[8].pipe_reg[8][1]_srl7\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => \<const0>\,
      A1 => \<const1>\,
      A2 => \<const1>\,
      A3 => \<const0>\,
      CE => aclken,
      CLK => aclk,
      D => \EXP_OP.OP/i_Xi_at_op/i_pipe/first_q\(1),
      Q => \n_0_EXP_OP.OP/i_Xi_at_op/i_pipe/opt_has_pipe.i_pipe[8].pipe_reg[8][1]_srl7\
    );
\EXP_OP.OP/i_Xi_at_op/i_pipe/opt_has_pipe.i_pipe[8].pipe_reg[8][2]_srl7\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => \<const0>\,
      A1 => \<const1>\,
      A2 => \<const1>\,
      A3 => \<const0>\,
      CE => aclken,
      CLK => aclk,
      D => \EXP_OP.OP/i_Xi_at_op/i_pipe/first_q\(2),
      Q => \n_0_EXP_OP.OP/i_Xi_at_op/i_pipe/opt_has_pipe.i_pipe[8].pipe_reg[8][2]_srl7\
    );
\EXP_OP.OP/i_Xi_at_op/i_pipe/opt_has_pipe.i_pipe[8].pipe_reg[8][3]_srl7\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => \<const0>\,
      A1 => \<const1>\,
      A2 => \<const1>\,
      A3 => \<const0>\,
      CE => aclken,
      CLK => aclk,
      D => \EXP_OP.OP/i_Xi_at_op/i_pipe/first_q\(3),
      Q => \n_0_EXP_OP.OP/i_Xi_at_op/i_pipe/opt_has_pipe.i_pipe[8].pipe_reg[8][3]_srl7\
    );
\EXP_OP.OP/i_Xi_at_op/i_pipe/opt_has_pipe.i_pipe[8].pipe_reg[8][4]_srl7\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => \<const0>\,
      A1 => \<const1>\,
      A2 => \<const1>\,
      A3 => \<const0>\,
      CE => aclken,
      CLK => aclk,
      D => \EXP_OP.OP/i_Xi_at_op/i_pipe/first_q\(4),
      Q => \n_0_EXP_OP.OP/i_Xi_at_op/i_pipe/opt_has_pipe.i_pipe[8].pipe_reg[8][4]_srl7\
    );
\EXP_OP.OP/i_Xi_at_op/i_pipe/opt_has_pipe.i_pipe[8].pipe_reg[8][5]_srl7\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => \<const0>\,
      A1 => \<const1>\,
      A2 => \<const1>\,
      A3 => \<const0>\,
      CE => aclken,
      CLK => aclk,
      D => \EXP_OP.OP/i_Xi_at_op/i_pipe/first_q\(5),
      Q => \n_0_EXP_OP.OP/i_Xi_at_op/i_pipe/opt_has_pipe.i_pipe[8].pipe_reg[8][5]_srl7\
    );
\EXP_OP.OP/i_Xi_at_op/i_pipe/opt_has_pipe.i_pipe[8].pipe_reg[8][6]_srl7\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => \<const0>\,
      A1 => \<const1>\,
      A2 => \<const1>\,
      A3 => \<const0>\,
      CE => aclken,
      CLK => aclk,
      D => \EXP_OP.OP/i_Xi_at_op/i_pipe/first_q\(6),
      Q => \n_0_EXP_OP.OP/i_Xi_at_op/i_pipe/opt_has_pipe.i_pipe[8].pipe_reg[8][6]_srl7\
    );
\EXP_OP.OP/i_Xi_at_op/i_pipe/opt_has_pipe.i_pipe[8].pipe_reg[8][7]_srl7\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => \<const0>\,
      A1 => \<const1>\,
      A2 => \<const1>\,
      A3 => \<const0>\,
      CE => aclken,
      CLK => aclk,
      D => \EXP_OP.OP/i_Xi_at_op/i_pipe/first_q\(7),
      Q => \n_0_EXP_OP.OP/i_Xi_at_op/i_pipe/opt_has_pipe.i_pipe[8].pipe_reg[8][7]_srl7\
    );
\EXP_OP.OP/i_Xi_at_op/i_pipe/opt_has_pipe.i_pipe[8].pipe_reg[8][8]_srl7\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => \<const0>\,
      A1 => \<const1>\,
      A2 => \<const1>\,
      A3 => \<const0>\,
      CE => aclken,
      CLK => aclk,
      D => \EXP_OP.OP/i_Xi_at_op/i_pipe/first_q\(8),
      Q => \n_0_EXP_OP.OP/i_Xi_at_op/i_pipe/opt_has_pipe.i_pipe[8].pipe_reg[8][8]_srl7\
    );
\EXP_OP.OP/i_Xi_at_op/i_pipe/opt_has_pipe.i_pipe[8].pipe_reg[8][9]_srl7\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => \<const0>\,
      A1 => \<const1>\,
      A2 => \<const1>\,
      A3 => \<const0>\,
      CE => aclken,
      CLK => aclk,
      D => \EXP_OP.OP/i_Xi_at_op/i_pipe/first_q\(9),
      Q => \n_0_EXP_OP.OP/i_Xi_at_op/i_pipe/opt_has_pipe.i_pipe[8].pipe_reg[8][9]_srl7\
    );
\EXP_OP.OP/i_Xi_at_op/i_pipe/opt_has_pipe.i_pipe[9].pipe_reg[9][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => \n_0_EXP_OP.OP/i_Xi_at_op/i_pipe/opt_has_pipe.i_pipe[8].pipe_reg[8][0]_srl7\,
      Q => \EXP_OP.OP/Xi_at_op\(103),
      R => \<const0>\
    );
\EXP_OP.OP/i_Xi_at_op/i_pipe/opt_has_pipe.i_pipe[9].pipe_reg[9][10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => \n_0_EXP_OP.OP/i_Xi_at_op/i_pipe/opt_has_pipe.i_pipe[8].pipe_reg[8][10]_srl7\,
      Q => \EXP_OP.OP/Xi_at_op\(113),
      R => \<const0>\
    );
\EXP_OP.OP/i_Xi_at_op/i_pipe/opt_has_pipe.i_pipe[9].pipe_reg[9][1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => \n_0_EXP_OP.OP/i_Xi_at_op/i_pipe/opt_has_pipe.i_pipe[8].pipe_reg[8][1]_srl7\,
      Q => \EXP_OP.OP/Xi_at_op\(104),
      R => \<const0>\
    );
\EXP_OP.OP/i_Xi_at_op/i_pipe/opt_has_pipe.i_pipe[9].pipe_reg[9][2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => \n_0_EXP_OP.OP/i_Xi_at_op/i_pipe/opt_has_pipe.i_pipe[8].pipe_reg[8][2]_srl7\,
      Q => \EXP_OP.OP/Xi_at_op\(105),
      R => \<const0>\
    );
\EXP_OP.OP/i_Xi_at_op/i_pipe/opt_has_pipe.i_pipe[9].pipe_reg[9][3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => \n_0_EXP_OP.OP/i_Xi_at_op/i_pipe/opt_has_pipe.i_pipe[8].pipe_reg[8][3]_srl7\,
      Q => \EXP_OP.OP/Xi_at_op\(106),
      R => \<const0>\
    );
\EXP_OP.OP/i_Xi_at_op/i_pipe/opt_has_pipe.i_pipe[9].pipe_reg[9][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => \n_0_EXP_OP.OP/i_Xi_at_op/i_pipe/opt_has_pipe.i_pipe[8].pipe_reg[8][4]_srl7\,
      Q => \EXP_OP.OP/Xi_at_op\(107),
      R => \<const0>\
    );
\EXP_OP.OP/i_Xi_at_op/i_pipe/opt_has_pipe.i_pipe[9].pipe_reg[9][5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => \n_0_EXP_OP.OP/i_Xi_at_op/i_pipe/opt_has_pipe.i_pipe[8].pipe_reg[8][5]_srl7\,
      Q => \EXP_OP.OP/Xi_at_op\(108),
      R => \<const0>\
    );
\EXP_OP.OP/i_Xi_at_op/i_pipe/opt_has_pipe.i_pipe[9].pipe_reg[9][6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => \n_0_EXP_OP.OP/i_Xi_at_op/i_pipe/opt_has_pipe.i_pipe[8].pipe_reg[8][6]_srl7\,
      Q => \EXP_OP.OP/Xi_at_op\(109),
      R => \<const0>\
    );
\EXP_OP.OP/i_Xi_at_op/i_pipe/opt_has_pipe.i_pipe[9].pipe_reg[9][7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => \n_0_EXP_OP.OP/i_Xi_at_op/i_pipe/opt_has_pipe.i_pipe[8].pipe_reg[8][7]_srl7\,
      Q => \EXP_OP.OP/Xi_at_op\(110),
      R => \<const0>\
    );
\EXP_OP.OP/i_Xi_at_op/i_pipe/opt_has_pipe.i_pipe[9].pipe_reg[9][8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => \n_0_EXP_OP.OP/i_Xi_at_op/i_pipe/opt_has_pipe.i_pipe[8].pipe_reg[8][8]_srl7\,
      Q => \EXP_OP.OP/Xi_at_op\(111),
      R => \<const0>\
    );
\EXP_OP.OP/i_Xi_at_op/i_pipe/opt_has_pipe.i_pipe[9].pipe_reg[9][9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => \n_0_EXP_OP.OP/i_Xi_at_op/i_pipe/opt_has_pipe.i_pipe[8].pipe_reg[8][9]_srl7\,
      Q => \EXP_OP.OP/Xi_at_op\(112),
      R => \<const0>\
    );
\EXP_OP.OP/i_Xi_gt_bias_sub1/C_CHAIN/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4\: unisim.vcomponents.CARRY4
    port map (
      CI => lopt_35,
      CO(3) => \n_0_EXP_OP.OP/i_Xi_gt_bias_sub1/C_CHAIN/CHAIN_GEN[3].C_MUX.CARRY_MUX\,
      CO(2 downto 0) => \NLW_EXP_OP.OP/i_Xi_gt_bias_sub1/C_CHAIN/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4_CO_UNCONNECTED\(2 downto 0),
      CYINIT => \<const0>\,
      DI(3) => \<const0>\,
      DI(2) => \<const0>\,
      DI(1) => \<const0>\,
      DI(0) => \EXP_OP.OP/i_Xi_gt_bias_sub1/ADD_MANT_GEN[0].di_reg\,
      O(3 downto 0) => \NLW_EXP_OP.OP/i_Xi_gt_bias_sub1/C_CHAIN/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4_O_UNCONNECTED\(3 downto 0),
      S(3) => \EXP_OP.OP/i_Xi_gt_bias_sub1/ADD_MANT_GEN[3].lut_op_reg\,
      S(2) => \EXP_OP.OP/i_Xi_gt_bias_sub1/ADD_MANT_GEN[2].lut_op_reg\,
      S(1) => \EXP_OP.OP/i_Xi_gt_bias_sub1/ADD_MANT_GEN[1].lut_op_reg\,
      S(0) => \EXP_OP.OP/i_Xi_gt_bias_sub1/ADD_MANT_GEN[0].lut_op_reg\
    );
\EXP_OP.OP/i_Xi_gt_bias_sub1/C_CHAIN/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4_GND\: unisim.vcomponents.GND
    port map (
      G => lopt_35
    );
\EXP_OP.OP/i_Xi_gt_bias_sub1/C_CHAIN/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4\: unisim.vcomponents.CARRY4
    port map (
      CI => \n_0_EXP_OP.OP/i_Xi_gt_bias_sub1/C_CHAIN/CHAIN_GEN[3].C_MUX.CARRY_MUX\,
      CO(3 downto 2) => \NLW_EXP_OP.OP/i_Xi_gt_bias_sub1/C_CHAIN/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \EXP_OP.OP/Xi_gt_bias_sub1\,
      CO(0) => \NLW_EXP_OP.OP/i_Xi_gt_bias_sub1/C_CHAIN/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4_CO_UNCONNECTED\(0),
      CYINIT => lopt_36,
      DI(3 downto 2) => \NLW_EXP_OP.OP/i_Xi_gt_bias_sub1/C_CHAIN/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4_DI_UNCONNECTED\(3 downto 2),
      DI(1) => \EXP_OP.OP/Xi_at_op\(113),
      DI(0) => \<const0>\,
      O(3 downto 0) => \NLW_EXP_OP.OP/i_Xi_gt_bias_sub1/C_CHAIN/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4_O_UNCONNECTED\(3 downto 0),
      S(3 downto 2) => \NLW_EXP_OP.OP/i_Xi_gt_bias_sub1/C_CHAIN/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4_S_UNCONNECTED\(3 downto 2),
      S(1) => \EXP_OP.OP/i_Xi_gt_bias_sub1/ADD_MANT_GEN[5].lut_op_reg\,
      S(0) => \EXP_OP.OP/i_Xi_gt_bias_sub1/ADD_MANT_GEN[4].lut_op_reg\
    );
\EXP_OP.OP/i_Xi_gt_bias_sub1/C_CHAIN/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4_GND\: unisim.vcomponents.GND
    port map (
      G => lopt_36
    );
\EXP_OP.OP/i_Z_at_e2zm1/i_pipe/opt_has_pipe.first_q_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => \n_105_EXP_OP.OP/i_calculate_Xf/dsp.two.dsp48e1_add_lo/DSP\,
      Q => \EXP_OP.OP/i_Z_at_e2zm1/i_pipe/first_q\(0),
      R => \<const0>\
    );
\EXP_OP.OP/i_Z_at_e2zm1/i_pipe/opt_has_pipe.first_q_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => \EXP_OP.OP/Z_trunc\(57),
      Q => \EXP_OP.OP/i_Z_at_e2zm1/i_pipe/first_q\(10),
      R => \<const0>\
    );
\EXP_OP.OP/i_Z_at_e2zm1/i_pipe/opt_has_pipe.first_q_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => \EXP_OP.OP/Z_trunc\(58),
      Q => \EXP_OP.OP/i_Z_at_e2zm1/i_pipe/first_q\(11),
      R => \<const0>\
    );
\EXP_OP.OP/i_Z_at_e2zm1/i_pipe/opt_has_pipe.first_q_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => \EXP_OP.OP/Z_trunc\(59),
      Q => \EXP_OP.OP/i_Z_at_e2zm1/i_pipe/first_q\(12),
      R => \<const0>\
    );
\EXP_OP.OP/i_Z_at_e2zm1/i_pipe/opt_has_pipe.first_q_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => \EXP_OP.OP/Z_trunc\(60),
      Q => \EXP_OP.OP/i_Z_at_e2zm1/i_pipe/first_q\(13),
      R => \<const0>\
    );
\EXP_OP.OP/i_Z_at_e2zm1/i_pipe/opt_has_pipe.first_q_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => \EXP_OP.OP/Z_trunc\(61),
      Q => \EXP_OP.OP/i_Z_at_e2zm1/i_pipe/first_q\(14),
      R => \<const0>\
    );
\EXP_OP.OP/i_Z_at_e2zm1/i_pipe/opt_has_pipe.first_q_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => \EXP_OP.OP/Z_trunc\(62),
      Q => \EXP_OP.OP/i_Z_at_e2zm1/i_pipe/first_q\(15),
      R => \<const0>\
    );
\EXP_OP.OP/i_Z_at_e2zm1/i_pipe/opt_has_pipe.first_q_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => \EXP_OP.OP/Z_trunc\(63),
      Q => \EXP_OP.OP/i_Z_at_e2zm1/i_pipe/first_q\(16),
      R => \<const0>\
    );
\EXP_OP.OP/i_Z_at_e2zm1/i_pipe/opt_has_pipe.first_q_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => \EXP_OP.OP/Z_trunc\(64),
      Q => \EXP_OP.OP/i_Z_at_e2zm1/i_pipe/first_q\(17),
      R => \<const0>\
    );
\EXP_OP.OP/i_Z_at_e2zm1/i_pipe/opt_has_pipe.first_q_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => \EXP_OP.OP/Z_trunc\(65),
      Q => \EXP_OP.OP/i_Z_at_e2zm1/i_pipe/first_q\(18),
      R => \<const0>\
    );
\EXP_OP.OP/i_Z_at_e2zm1/i_pipe/opt_has_pipe.first_q_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => \EXP_OP.OP/Z_trunc\(66),
      Q => \EXP_OP.OP/i_Z_at_e2zm1/i_pipe/first_q\(19),
      R => \<const0>\
    );
\EXP_OP.OP/i_Z_at_e2zm1/i_pipe/opt_has_pipe.first_q_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => \n_104_EXP_OP.OP/i_calculate_Xf/dsp.two.dsp48e1_add_lo/DSP\,
      Q => \EXP_OP.OP/i_Z_at_e2zm1/i_pipe/first_q\(1),
      R => \<const0>\
    );
\EXP_OP.OP/i_Z_at_e2zm1/i_pipe/opt_has_pipe.first_q_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => \EXP_OP.OP/Z_trunc\(67),
      Q => \EXP_OP.OP/i_Z_at_e2zm1/i_pipe/first_q\(20),
      R => \<const0>\
    );
\EXP_OP.OP/i_Z_at_e2zm1/i_pipe/opt_has_pipe.first_q_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => \EXP_OP.OP/Z_trunc\(68),
      Q => \EXP_OP.OP/i_Z_at_e2zm1/i_pipe/first_q\(21),
      R => \<const0>\
    );
\EXP_OP.OP/i_Z_at_e2zm1/i_pipe/opt_has_pipe.first_q_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => \EXP_OP.OP/Z_trunc\(69),
      Q => \EXP_OP.OP/i_Z_at_e2zm1/i_pipe/first_q\(22),
      R => \<const0>\
    );
\EXP_OP.OP/i_Z_at_e2zm1/i_pipe/opt_has_pipe.first_q_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => \EXP_OP.OP/Z_trunc\(70),
      Q => \EXP_OP.OP/i_Z_at_e2zm1/i_pipe/first_q\(23),
      R => \<const0>\
    );
\EXP_OP.OP/i_Z_at_e2zm1/i_pipe/opt_has_pipe.first_q_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => \EXP_OP.OP/Z_trunc\(71),
      Q => \EXP_OP.OP/i_Z_at_e2zm1/i_pipe/first_q\(24),
      R => \<const0>\
    );
\EXP_OP.OP/i_Z_at_e2zm1/i_pipe/opt_has_pipe.first_q_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => \EXP_OP.OP/Z_trunc\(72),
      Q => \EXP_OP.OP/i_Z_at_e2zm1/i_pipe/first_q\(25),
      R => \<const0>\
    );
\EXP_OP.OP/i_Z_at_e2zm1/i_pipe/opt_has_pipe.first_q_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => \EXP_OP.OP/Z_trunc\(73),
      Q => \EXP_OP.OP/i_Z_at_e2zm1/i_pipe/first_q\(26),
      R => \<const0>\
    );
\EXP_OP.OP/i_Z_at_e2zm1/i_pipe/opt_has_pipe.first_q_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => \EXP_OP.OP/Z_trunc\(74),
      Q => \EXP_OP.OP/i_Z_at_e2zm1/i_pipe/first_q\(27),
      R => \<const0>\
    );
\EXP_OP.OP/i_Z_at_e2zm1/i_pipe/opt_has_pipe.first_q_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => \EXP_OP.OP/Z_trunc\(75),
      Q => \EXP_OP.OP/i_Z_at_e2zm1/i_pipe/first_q\(28),
      R => \<const0>\
    );
\EXP_OP.OP/i_Z_at_e2zm1/i_pipe/opt_has_pipe.first_q_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => \EXP_OP.OP/Z_trunc\(76),
      Q => \EXP_OP.OP/i_Z_at_e2zm1/i_pipe/first_q\(29),
      R => \<const0>\
    );
\EXP_OP.OP/i_Z_at_e2zm1/i_pipe/opt_has_pipe.first_q_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => \n_103_EXP_OP.OP/i_calculate_Xf/dsp.two.dsp48e1_add_lo/DSP\,
      Q => \EXP_OP.OP/i_Z_at_e2zm1/i_pipe/first_q\(2),
      R => \<const0>\
    );
\EXP_OP.OP/i_Z_at_e2zm1/i_pipe/opt_has_pipe.first_q_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => \EXP_OP.OP/Z_trunc\(77),
      Q => \EXP_OP.OP/i_Z_at_e2zm1/i_pipe/first_q\(30),
      R => \<const0>\
    );
\EXP_OP.OP/i_Z_at_e2zm1/i_pipe/opt_has_pipe.first_q_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => \EXP_OP.OP/Z_trunc\(78),
      Q => \EXP_OP.OP/i_Z_at_e2zm1/i_pipe/first_q\(31),
      R => \<const0>\
    );
\EXP_OP.OP/i_Z_at_e2zm1/i_pipe/opt_has_pipe.first_q_reg[32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => \EXP_OP.OP/Z_trunc\(79),
      Q => \EXP_OP.OP/i_Z_at_e2zm1/i_pipe/first_q\(32),
      R => \<const0>\
    );
\EXP_OP.OP/i_Z_at_e2zm1/i_pipe/opt_has_pipe.first_q_reg[33]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => \EXP_OP.OP/Z_trunc\(80),
      Q => \EXP_OP.OP/i_Z_at_e2zm1/i_pipe/first_q\(33),
      R => \<const0>\
    );
\EXP_OP.OP/i_Z_at_e2zm1/i_pipe/opt_has_pipe.first_q_reg[34]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => \EXP_OP.OP/Z_trunc\(81),
      Q => \EXP_OP.OP/i_Z_at_e2zm1/i_pipe/first_q\(34),
      R => \<const0>\
    );
\EXP_OP.OP/i_Z_at_e2zm1/i_pipe/opt_has_pipe.first_q_reg[35]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => \EXP_OP.OP/Z_trunc\(82),
      Q => \EXP_OP.OP/i_Z_at_e2zm1/i_pipe/first_q\(35),
      R => \<const0>\
    );
\EXP_OP.OP/i_Z_at_e2zm1/i_pipe/opt_has_pipe.first_q_reg[36]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => \EXP_OP.OP/Z_trunc\(83),
      Q => \EXP_OP.OP/i_Z_at_e2zm1/i_pipe/first_q\(36),
      R => \<const0>\
    );
\EXP_OP.OP/i_Z_at_e2zm1/i_pipe/opt_has_pipe.first_q_reg[37]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => \EXP_OP.OP/Z_trunc\(84),
      Q => \EXP_OP.OP/i_Z_at_e2zm1/i_pipe/first_q\(37),
      R => \<const0>\
    );
\EXP_OP.OP/i_Z_at_e2zm1/i_pipe/opt_has_pipe.first_q_reg[38]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => \EXP_OP.OP/Z_trunc\(85),
      Q => \EXP_OP.OP/i_Z_at_e2zm1/i_pipe/first_q\(38),
      R => \<const0>\
    );
\EXP_OP.OP/i_Z_at_e2zm1/i_pipe/opt_has_pipe.first_q_reg[39]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => \EXP_OP.OP/Z_trunc\(86),
      Q => \EXP_OP.OP/i_Z_at_e2zm1/i_pipe/first_q\(39),
      R => \<const0>\
    );
\EXP_OP.OP/i_Z_at_e2zm1/i_pipe/opt_has_pipe.first_q_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => \n_102_EXP_OP.OP/i_calculate_Xf/dsp.two.dsp48e1_add_lo/DSP\,
      Q => \EXP_OP.OP/i_Z_at_e2zm1/i_pipe/first_q\(3),
      R => \<const0>\
    );
\EXP_OP.OP/i_Z_at_e2zm1/i_pipe/opt_has_pipe.first_q_reg[40]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => \EXP_OP.OP/Z_trunc\(87),
      Q => \EXP_OP.OP/i_Z_at_e2zm1/i_pipe/first_q\(40),
      R => \<const0>\
    );
\EXP_OP.OP/i_Z_at_e2zm1/i_pipe/opt_has_pipe.first_q_reg[41]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => \EXP_OP.OP/Z_trunc\(88),
      Q => \EXP_OP.OP/i_Z_at_e2zm1/i_pipe/first_q\(41),
      R => \<const0>\
    );
\EXP_OP.OP/i_Z_at_e2zm1/i_pipe/opt_has_pipe.first_q_reg[42]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => \EXP_OP.OP/Z_trunc\(89),
      Q => \EXP_OP.OP/i_Z_at_e2zm1/i_pipe/first_q\(42),
      R => \<const0>\
    );
\EXP_OP.OP/i_Z_at_e2zm1/i_pipe/opt_has_pipe.first_q_reg[43]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => \EXP_OP.OP/Z_trunc\(90),
      Q => \EXP_OP.OP/i_Z_at_e2zm1/i_pipe/first_q\(43),
      R => \<const0>\
    );
\EXP_OP.OP/i_Z_at_e2zm1/i_pipe/opt_has_pipe.first_q_reg[44]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => \EXP_OP.OP/Z_trunc\(91),
      Q => \EXP_OP.OP/i_Z_at_e2zm1/i_pipe/first_q\(44),
      R => \<const0>\
    );
\EXP_OP.OP/i_Z_at_e2zm1/i_pipe/opt_has_pipe.first_q_reg[45]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => \EXP_OP.OP/Z_trunc\(92),
      Q => \EXP_OP.OP/i_Z_at_e2zm1/i_pipe/first_q\(45),
      R => \<const0>\
    );
\EXP_OP.OP/i_Z_at_e2zm1/i_pipe/opt_has_pipe.first_q_reg[46]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => \EXP_OP.OP/Z_trunc\(93),
      Q => \EXP_OP.OP/i_Z_at_e2zm1/i_pipe/first_q\(46),
      R => \<const0>\
    );
\EXP_OP.OP/i_Z_at_e2zm1/i_pipe/opt_has_pipe.first_q_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => \n_101_EXP_OP.OP/i_calculate_Xf/dsp.two.dsp48e1_add_lo/DSP\,
      Q => \EXP_OP.OP/i_Z_at_e2zm1/i_pipe/first_q\(4),
      R => \<const0>\
    );
\EXP_OP.OP/i_Z_at_e2zm1/i_pipe/opt_has_pipe.first_q_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => \n_100_EXP_OP.OP/i_calculate_Xf/dsp.two.dsp48e1_add_lo/DSP\,
      Q => \EXP_OP.OP/i_Z_at_e2zm1/i_pipe/first_q\(5),
      R => \<const0>\
    );
\EXP_OP.OP/i_Z_at_e2zm1/i_pipe/opt_has_pipe.first_q_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => \n_99_EXP_OP.OP/i_calculate_Xf/dsp.two.dsp48e1_add_lo/DSP\,
      Q => \EXP_OP.OP/i_Z_at_e2zm1/i_pipe/first_q\(6),
      R => \<const0>\
    );
\EXP_OP.OP/i_Z_at_e2zm1/i_pipe/opt_has_pipe.first_q_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => \n_98_EXP_OP.OP/i_calculate_Xf/dsp.two.dsp48e1_add_lo/DSP\,
      Q => \EXP_OP.OP/i_Z_at_e2zm1/i_pipe/first_q\(7),
      R => \<const0>\
    );
\EXP_OP.OP/i_Z_at_e2zm1/i_pipe/opt_has_pipe.first_q_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => \n_97_EXP_OP.OP/i_calculate_Xf/dsp.two.dsp48e1_add_lo/DSP\,
      Q => \EXP_OP.OP/i_Z_at_e2zm1/i_pipe/first_q\(8),
      R => \<const0>\
    );
\EXP_OP.OP/i_Z_at_e2zm1/i_pipe/opt_has_pipe.first_q_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => \EXP_OP.OP/Z_trunc\(56),
      Q => \EXP_OP.OP/i_Z_at_e2zm1/i_pipe/first_q\(9),
      R => \<const0>\
    );
\EXP_OP.OP/i_Z_at_e2zm1/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => \EXP_OP.OP/i_Z_at_e2zm1/i_pipe/first_q\(0),
      Q => \EXP_OP.OP/i_Z_at_e2zm1/pipe[2]\(0),
      R => \<const0>\
    );
\EXP_OP.OP/i_Z_at_e2zm1/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => \EXP_OP.OP/i_Z_at_e2zm1/i_pipe/first_q\(10),
      Q => \EXP_OP.OP/i_Z_at_e2zm1/pipe[2]\(10),
      R => \<const0>\
    );
\EXP_OP.OP/i_Z_at_e2zm1/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => \EXP_OP.OP/i_Z_at_e2zm1/i_pipe/first_q\(11),
      Q => \EXP_OP.OP/i_Z_at_e2zm1/pipe[2]\(11),
      R => \<const0>\
    );
\EXP_OP.OP/i_Z_at_e2zm1/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => \EXP_OP.OP/i_Z_at_e2zm1/i_pipe/first_q\(12),
      Q => \EXP_OP.OP/i_Z_at_e2zm1/pipe[2]\(12),
      R => \<const0>\
    );
\EXP_OP.OP/i_Z_at_e2zm1/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => \EXP_OP.OP/i_Z_at_e2zm1/i_pipe/first_q\(13),
      Q => \EXP_OP.OP/i_Z_at_e2zm1/pipe[2]\(13),
      R => \<const0>\
    );
\EXP_OP.OP/i_Z_at_e2zm1/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => \EXP_OP.OP/i_Z_at_e2zm1/i_pipe/first_q\(14),
      Q => \EXP_OP.OP/i_Z_at_e2zm1/pipe[2]\(14),
      R => \<const0>\
    );
\EXP_OP.OP/i_Z_at_e2zm1/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => \EXP_OP.OP/i_Z_at_e2zm1/i_pipe/first_q\(15),
      Q => \EXP_OP.OP/i_Z_at_e2zm1/pipe[2]\(15),
      R => \<const0>\
    );
\EXP_OP.OP/i_Z_at_e2zm1/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => \EXP_OP.OP/i_Z_at_e2zm1/i_pipe/first_q\(16),
      Q => \EXP_OP.OP/i_Z_at_e2zm1/pipe[2]\(16),
      R => \<const0>\
    );
\EXP_OP.OP/i_Z_at_e2zm1/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => \EXP_OP.OP/i_Z_at_e2zm1/i_pipe/first_q\(17),
      Q => \EXP_OP.OP/i_Z_at_e2zm1/pipe[2]\(17),
      R => \<const0>\
    );
\EXP_OP.OP/i_Z_at_e2zm1/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => \EXP_OP.OP/i_Z_at_e2zm1/i_pipe/first_q\(18),
      Q => \EXP_OP.OP/i_Z_at_e2zm1/pipe[2]\(18),
      R => \<const0>\
    );
\EXP_OP.OP/i_Z_at_e2zm1/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => \EXP_OP.OP/i_Z_at_e2zm1/i_pipe/first_q\(19),
      Q => \EXP_OP.OP/i_Z_at_e2zm1/pipe[2]\(19),
      R => \<const0>\
    );
\EXP_OP.OP/i_Z_at_e2zm1/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => \EXP_OP.OP/i_Z_at_e2zm1/i_pipe/first_q\(1),
      Q => \EXP_OP.OP/i_Z_at_e2zm1/pipe[2]\(1),
      R => \<const0>\
    );
\EXP_OP.OP/i_Z_at_e2zm1/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => \EXP_OP.OP/i_Z_at_e2zm1/i_pipe/first_q\(20),
      Q => \EXP_OP.OP/i_Z_at_e2zm1/pipe[2]\(20),
      R => \<const0>\
    );
\EXP_OP.OP/i_Z_at_e2zm1/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => \EXP_OP.OP/i_Z_at_e2zm1/i_pipe/first_q\(21),
      Q => \EXP_OP.OP/i_Z_at_e2zm1/pipe[2]\(21),
      R => \<const0>\
    );
\EXP_OP.OP/i_Z_at_e2zm1/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => \EXP_OP.OP/i_Z_at_e2zm1/i_pipe/first_q\(22),
      Q => \EXP_OP.OP/i_Z_at_e2zm1/pipe[2]\(22),
      R => \<const0>\
    );
\EXP_OP.OP/i_Z_at_e2zm1/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => \EXP_OP.OP/i_Z_at_e2zm1/i_pipe/first_q\(23),
      Q => \EXP_OP.OP/i_Z_at_e2zm1/pipe[2]\(23),
      R => \<const0>\
    );
\EXP_OP.OP/i_Z_at_e2zm1/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => \EXP_OP.OP/i_Z_at_e2zm1/i_pipe/first_q\(24),
      Q => \EXP_OP.OP/i_Z_at_e2zm1/pipe[2]\(24),
      R => \<const0>\
    );
\EXP_OP.OP/i_Z_at_e2zm1/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => \EXP_OP.OP/i_Z_at_e2zm1/i_pipe/first_q\(25),
      Q => \EXP_OP.OP/i_Z_at_e2zm1/pipe[2]\(25),
      R => \<const0>\
    );
\EXP_OP.OP/i_Z_at_e2zm1/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => \EXP_OP.OP/i_Z_at_e2zm1/i_pipe/first_q\(26),
      Q => \EXP_OP.OP/i_Z_at_e2zm1/pipe[2]\(26),
      R => \<const0>\
    );
\EXP_OP.OP/i_Z_at_e2zm1/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => \EXP_OP.OP/i_Z_at_e2zm1/i_pipe/first_q\(27),
      Q => \EXP_OP.OP/i_Z_at_e2zm1/pipe[2]\(27),
      R => \<const0>\
    );
\EXP_OP.OP/i_Z_at_e2zm1/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => \EXP_OP.OP/i_Z_at_e2zm1/i_pipe/first_q\(28),
      Q => \EXP_OP.OP/i_Z_at_e2zm1/pipe[2]\(28),
      R => \<const0>\
    );
\EXP_OP.OP/i_Z_at_e2zm1/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => \EXP_OP.OP/i_Z_at_e2zm1/i_pipe/first_q\(29),
      Q => \EXP_OP.OP/i_Z_at_e2zm1/pipe[2]\(29),
      R => \<const0>\
    );
\EXP_OP.OP/i_Z_at_e2zm1/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => \EXP_OP.OP/i_Z_at_e2zm1/i_pipe/first_q\(2),
      Q => \EXP_OP.OP/i_Z_at_e2zm1/pipe[2]\(2),
      R => \<const0>\
    );
\EXP_OP.OP/i_Z_at_e2zm1/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => \EXP_OP.OP/i_Z_at_e2zm1/i_pipe/first_q\(30),
      Q => \EXP_OP.OP/i_Z_at_e2zm1/pipe[2]\(30),
      R => \<const0>\
    );
\EXP_OP.OP/i_Z_at_e2zm1/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => \EXP_OP.OP/i_Z_at_e2zm1/i_pipe/first_q\(31),
      Q => \EXP_OP.OP/i_Z_at_e2zm1/pipe[2]\(31),
      R => \<const0>\
    );
\EXP_OP.OP/i_Z_at_e2zm1/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => \EXP_OP.OP/i_Z_at_e2zm1/i_pipe/first_q\(32),
      Q => \EXP_OP.OP/i_Z_at_e2zm1/pipe[2]\(32),
      R => \<const0>\
    );
\EXP_OP.OP/i_Z_at_e2zm1/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][33]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => \EXP_OP.OP/i_Z_at_e2zm1/i_pipe/first_q\(33),
      Q => \EXP_OP.OP/i_Z_at_e2zm1/pipe[2]\(33),
      R => \<const0>\
    );
\EXP_OP.OP/i_Z_at_e2zm1/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][34]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => \EXP_OP.OP/i_Z_at_e2zm1/i_pipe/first_q\(34),
      Q => \EXP_OP.OP/i_Z_at_e2zm1/pipe[2]\(34),
      R => \<const0>\
    );
\EXP_OP.OP/i_Z_at_e2zm1/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][35]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => \EXP_OP.OP/i_Z_at_e2zm1/i_pipe/first_q\(35),
      Q => \EXP_OP.OP/i_Z_at_e2zm1/pipe[2]\(35),
      R => \<const0>\
    );
\EXP_OP.OP/i_Z_at_e2zm1/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][36]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => \EXP_OP.OP/i_Z_at_e2zm1/i_pipe/first_q\(36),
      Q => \EXP_OP.OP/i_Z_at_e2zm1/pipe[2]\(36),
      R => \<const0>\
    );
\EXP_OP.OP/i_Z_at_e2zm1/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][37]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => \EXP_OP.OP/i_Z_at_e2zm1/i_pipe/first_q\(37),
      Q => \EXP_OP.OP/i_Z_at_e2zm1/pipe[2]\(37),
      R => \<const0>\
    );
\EXP_OP.OP/i_Z_at_e2zm1/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][38]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => \EXP_OP.OP/i_Z_at_e2zm1/i_pipe/first_q\(38),
      Q => \EXP_OP.OP/i_Z_at_e2zm1/pipe[2]\(38),
      R => \<const0>\
    );
\EXP_OP.OP/i_Z_at_e2zm1/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][39]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => \EXP_OP.OP/i_Z_at_e2zm1/i_pipe/first_q\(39),
      Q => \EXP_OP.OP/i_Z_at_e2zm1/pipe[2]\(39),
      R => \<const0>\
    );
\EXP_OP.OP/i_Z_at_e2zm1/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => \EXP_OP.OP/i_Z_at_e2zm1/i_pipe/first_q\(3),
      Q => \EXP_OP.OP/i_Z_at_e2zm1/pipe[2]\(3),
      R => \<const0>\
    );
\EXP_OP.OP/i_Z_at_e2zm1/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][40]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => \EXP_OP.OP/i_Z_at_e2zm1/i_pipe/first_q\(40),
      Q => \EXP_OP.OP/i_Z_at_e2zm1/pipe[2]\(40),
      R => \<const0>\
    );
\EXP_OP.OP/i_Z_at_e2zm1/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][41]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => \EXP_OP.OP/i_Z_at_e2zm1/i_pipe/first_q\(41),
      Q => \EXP_OP.OP/i_Z_at_e2zm1/pipe[2]\(41),
      R => \<const0>\
    );
\EXP_OP.OP/i_Z_at_e2zm1/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][42]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => \EXP_OP.OP/i_Z_at_e2zm1/i_pipe/first_q\(42),
      Q => \EXP_OP.OP/i_Z_at_e2zm1/pipe[2]\(42),
      R => \<const0>\
    );
\EXP_OP.OP/i_Z_at_e2zm1/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][43]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => \EXP_OP.OP/i_Z_at_e2zm1/i_pipe/first_q\(43),
      Q => \EXP_OP.OP/i_Z_at_e2zm1/pipe[2]\(43),
      R => \<const0>\
    );
\EXP_OP.OP/i_Z_at_e2zm1/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][44]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => \EXP_OP.OP/i_Z_at_e2zm1/i_pipe/first_q\(44),
      Q => \EXP_OP.OP/i_Z_at_e2zm1/pipe[2]\(44),
      R => \<const0>\
    );
\EXP_OP.OP/i_Z_at_e2zm1/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][45]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => \EXP_OP.OP/i_Z_at_e2zm1/i_pipe/first_q\(45),
      Q => \EXP_OP.OP/i_Z_at_e2zm1/pipe[2]\(45),
      R => \<const0>\
    );
\EXP_OP.OP/i_Z_at_e2zm1/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][46]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => \EXP_OP.OP/i_Z_at_e2zm1/i_pipe/first_q\(46),
      Q => \EXP_OP.OP/i_Z_at_e2zm1/pipe[2]\(46),
      R => \<const0>\
    );
\EXP_OP.OP/i_Z_at_e2zm1/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => \EXP_OP.OP/i_Z_at_e2zm1/i_pipe/first_q\(4),
      Q => \EXP_OP.OP/i_Z_at_e2zm1/pipe[2]\(4),
      R => \<const0>\
    );
\EXP_OP.OP/i_Z_at_e2zm1/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => \EXP_OP.OP/i_Z_at_e2zm1/i_pipe/first_q\(5),
      Q => \EXP_OP.OP/i_Z_at_e2zm1/pipe[2]\(5),
      R => \<const0>\
    );
\EXP_OP.OP/i_Z_at_e2zm1/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => \EXP_OP.OP/i_Z_at_e2zm1/i_pipe/first_q\(6),
      Q => \EXP_OP.OP/i_Z_at_e2zm1/pipe[2]\(6),
      R => \<const0>\
    );
\EXP_OP.OP/i_Z_at_e2zm1/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => \EXP_OP.OP/i_Z_at_e2zm1/i_pipe/first_q\(7),
      Q => \EXP_OP.OP/i_Z_at_e2zm1/pipe[2]\(7),
      R => \<const0>\
    );
\EXP_OP.OP/i_Z_at_e2zm1/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => \EXP_OP.OP/i_Z_at_e2zm1/i_pipe/first_q\(8),
      Q => \EXP_OP.OP/i_Z_at_e2zm1/pipe[2]\(8),
      R => \<const0>\
    );
\EXP_OP.OP/i_Z_at_e2zm1/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => \EXP_OP.OP/i_Z_at_e2zm1/i_pipe/first_q\(9),
      Q => \EXP_OP.OP/i_Z_at_e2zm1/pipe[2]\(9),
      R => \<const0>\
    );
\EXP_OP.OP/i_Z_at_e2zm1/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => \EXP_OP.OP/i_Z_at_e2zm1/pipe[2]\(0),
      Q => \EXP_OP.OP/Z_at_e2zm1\(47),
      R => \<const0>\
    );
\EXP_OP.OP/i_Z_at_e2zm1/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3][10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => \EXP_OP.OP/i_Z_at_e2zm1/pipe[2]\(10),
      Q => \EXP_OP.OP/Z_at_e2zm1\(57),
      R => \<const0>\
    );
\EXP_OP.OP/i_Z_at_e2zm1/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3][11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => \EXP_OP.OP/i_Z_at_e2zm1/pipe[2]\(11),
      Q => \EXP_OP.OP/Z_at_e2zm1\(58),
      R => \<const0>\
    );
\EXP_OP.OP/i_Z_at_e2zm1/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3][12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => \EXP_OP.OP/i_Z_at_e2zm1/pipe[2]\(12),
      Q => \EXP_OP.OP/Z_at_e2zm1\(59),
      R => \<const0>\
    );
\EXP_OP.OP/i_Z_at_e2zm1/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3][13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => \EXP_OP.OP/i_Z_at_e2zm1/pipe[2]\(13),
      Q => \EXP_OP.OP/Z_at_e2zm1\(60),
      R => \<const0>\
    );
\EXP_OP.OP/i_Z_at_e2zm1/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3][14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => \EXP_OP.OP/i_Z_at_e2zm1/pipe[2]\(14),
      Q => \EXP_OP.OP/Z_at_e2zm1\(61),
      R => \<const0>\
    );
\EXP_OP.OP/i_Z_at_e2zm1/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3][15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => \EXP_OP.OP/i_Z_at_e2zm1/pipe[2]\(15),
      Q => \EXP_OP.OP/Z_at_e2zm1\(62),
      R => \<const0>\
    );
\EXP_OP.OP/i_Z_at_e2zm1/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3][16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => \EXP_OP.OP/i_Z_at_e2zm1/pipe[2]\(16),
      Q => \EXP_OP.OP/Z_at_e2zm1\(63),
      R => \<const0>\
    );
\EXP_OP.OP/i_Z_at_e2zm1/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3][17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => \EXP_OP.OP/i_Z_at_e2zm1/pipe[2]\(17),
      Q => \EXP_OP.OP/Z_at_e2zm1\(64),
      R => \<const0>\
    );
\EXP_OP.OP/i_Z_at_e2zm1/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3][18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => \EXP_OP.OP/i_Z_at_e2zm1/pipe[2]\(18),
      Q => \EXP_OP.OP/Z_at_e2zm1\(65),
      R => \<const0>\
    );
\EXP_OP.OP/i_Z_at_e2zm1/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3][19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => \EXP_OP.OP/i_Z_at_e2zm1/pipe[2]\(19),
      Q => \EXP_OP.OP/Z_at_e2zm1\(66),
      R => \<const0>\
    );
\EXP_OP.OP/i_Z_at_e2zm1/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3][1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => \EXP_OP.OP/i_Z_at_e2zm1/pipe[2]\(1),
      Q => \EXP_OP.OP/Z_at_e2zm1\(48),
      R => \<const0>\
    );
\EXP_OP.OP/i_Z_at_e2zm1/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3][20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => \EXP_OP.OP/i_Z_at_e2zm1/pipe[2]\(20),
      Q => \EXP_OP.OP/Z_at_e2zm1\(67),
      R => \<const0>\
    );
\EXP_OP.OP/i_Z_at_e2zm1/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3][21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => \EXP_OP.OP/i_Z_at_e2zm1/pipe[2]\(21),
      Q => \EXP_OP.OP/Z_at_e2zm1\(68),
      R => \<const0>\
    );
\EXP_OP.OP/i_Z_at_e2zm1/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3][22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => \EXP_OP.OP/i_Z_at_e2zm1/pipe[2]\(22),
      Q => \EXP_OP.OP/Z_at_e2zm1\(69),
      R => \<const0>\
    );
\EXP_OP.OP/i_Z_at_e2zm1/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3][23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => \EXP_OP.OP/i_Z_at_e2zm1/pipe[2]\(23),
      Q => \EXP_OP.OP/Z_at_e2zm1\(70),
      R => \<const0>\
    );
\EXP_OP.OP/i_Z_at_e2zm1/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3][24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => \EXP_OP.OP/i_Z_at_e2zm1/pipe[2]\(24),
      Q => \EXP_OP.OP/Z_at_e2zm1\(71),
      R => \<const0>\
    );
\EXP_OP.OP/i_Z_at_e2zm1/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3][25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => \EXP_OP.OP/i_Z_at_e2zm1/pipe[2]\(25),
      Q => \EXP_OP.OP/Z_at_e2zm1\(72),
      R => \<const0>\
    );
\EXP_OP.OP/i_Z_at_e2zm1/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3][26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => \EXP_OP.OP/i_Z_at_e2zm1/pipe[2]\(26),
      Q => \EXP_OP.OP/Z_at_e2zm1\(73),
      R => \<const0>\
    );
\EXP_OP.OP/i_Z_at_e2zm1/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3][27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => \EXP_OP.OP/i_Z_at_e2zm1/pipe[2]\(27),
      Q => \EXP_OP.OP/Z_at_e2zm1\(74),
      R => \<const0>\
    );
\EXP_OP.OP/i_Z_at_e2zm1/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3][28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => \EXP_OP.OP/i_Z_at_e2zm1/pipe[2]\(28),
      Q => \EXP_OP.OP/Z_at_e2zm1\(75),
      R => \<const0>\
    );
\EXP_OP.OP/i_Z_at_e2zm1/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3][29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => \EXP_OP.OP/i_Z_at_e2zm1/pipe[2]\(29),
      Q => \EXP_OP.OP/Z_at_e2zm1\(76),
      R => \<const0>\
    );
\EXP_OP.OP/i_Z_at_e2zm1/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3][2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => \EXP_OP.OP/i_Z_at_e2zm1/pipe[2]\(2),
      Q => \EXP_OP.OP/Z_at_e2zm1\(49),
      R => \<const0>\
    );
\EXP_OP.OP/i_Z_at_e2zm1/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3][30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => \EXP_OP.OP/i_Z_at_e2zm1/pipe[2]\(30),
      Q => \EXP_OP.OP/Z_at_e2zm1\(77),
      R => \<const0>\
    );
\EXP_OP.OP/i_Z_at_e2zm1/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3][31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => \EXP_OP.OP/i_Z_at_e2zm1/pipe[2]\(31),
      Q => \EXP_OP.OP/Z_at_e2zm1\(78),
      R => \<const0>\
    );
\EXP_OP.OP/i_Z_at_e2zm1/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3][32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => \EXP_OP.OP/i_Z_at_e2zm1/pipe[2]\(32),
      Q => \EXP_OP.OP/Z_at_e2zm1\(79),
      R => \<const0>\
    );
\EXP_OP.OP/i_Z_at_e2zm1/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3][33]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => \EXP_OP.OP/i_Z_at_e2zm1/pipe[2]\(33),
      Q => \EXP_OP.OP/Z_at_e2zm1\(80),
      R => \<const0>\
    );
\EXP_OP.OP/i_Z_at_e2zm1/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3][34]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => \EXP_OP.OP/i_Z_at_e2zm1/pipe[2]\(34),
      Q => \EXP_OP.OP/Z_at_e2zm1\(81),
      R => \<const0>\
    );
\EXP_OP.OP/i_Z_at_e2zm1/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3][35]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => \EXP_OP.OP/i_Z_at_e2zm1/pipe[2]\(35),
      Q => \EXP_OP.OP/Z_at_e2zm1\(82),
      R => \<const0>\
    );
\EXP_OP.OP/i_Z_at_e2zm1/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3][36]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => \EXP_OP.OP/i_Z_at_e2zm1/pipe[2]\(36),
      Q => \EXP_OP.OP/Z_at_e2zm1\(83),
      R => \<const0>\
    );
\EXP_OP.OP/i_Z_at_e2zm1/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3][37]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => \EXP_OP.OP/i_Z_at_e2zm1/pipe[2]\(37),
      Q => \EXP_OP.OP/Z_at_e2zm1\(84),
      R => \<const0>\
    );
\EXP_OP.OP/i_Z_at_e2zm1/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3][38]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => \EXP_OP.OP/i_Z_at_e2zm1/pipe[2]\(38),
      Q => \EXP_OP.OP/Z_at_e2zm1\(85),
      R => \<const0>\
    );
\EXP_OP.OP/i_Z_at_e2zm1/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3][39]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => \EXP_OP.OP/i_Z_at_e2zm1/pipe[2]\(39),
      Q => \EXP_OP.OP/Z_at_e2zm1\(86),
      R => \<const0>\
    );
\EXP_OP.OP/i_Z_at_e2zm1/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3][3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => \EXP_OP.OP/i_Z_at_e2zm1/pipe[2]\(3),
      Q => \EXP_OP.OP/Z_at_e2zm1\(50),
      R => \<const0>\
    );
\EXP_OP.OP/i_Z_at_e2zm1/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3][40]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => \EXP_OP.OP/i_Z_at_e2zm1/pipe[2]\(40),
      Q => \EXP_OP.OP/Z_at_e2zm1\(87),
      R => \<const0>\
    );
\EXP_OP.OP/i_Z_at_e2zm1/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3][41]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => \EXP_OP.OP/i_Z_at_e2zm1/pipe[2]\(41),
      Q => \EXP_OP.OP/Z_at_e2zm1\(88),
      R => \<const0>\
    );
\EXP_OP.OP/i_Z_at_e2zm1/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3][42]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => \EXP_OP.OP/i_Z_at_e2zm1/pipe[2]\(42),
      Q => \EXP_OP.OP/Z_at_e2zm1\(89),
      R => \<const0>\
    );
\EXP_OP.OP/i_Z_at_e2zm1/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3][43]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => \EXP_OP.OP/i_Z_at_e2zm1/pipe[2]\(43),
      Q => \EXP_OP.OP/Z_at_e2zm1\(90),
      R => \<const0>\
    );
\EXP_OP.OP/i_Z_at_e2zm1/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3][44]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => \EXP_OP.OP/i_Z_at_e2zm1/pipe[2]\(44),
      Q => \EXP_OP.OP/Z_at_e2zm1\(91),
      R => \<const0>\
    );
\EXP_OP.OP/i_Z_at_e2zm1/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3][45]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => \EXP_OP.OP/i_Z_at_e2zm1/pipe[2]\(45),
      Q => \EXP_OP.OP/Z_at_e2zm1\(92),
      R => \<const0>\
    );
\EXP_OP.OP/i_Z_at_e2zm1/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3][46]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => \EXP_OP.OP/i_Z_at_e2zm1/pipe[2]\(46),
      Q => \EXP_OP.OP/Z_at_e2zm1\(93),
      R => \<const0>\
    );
\EXP_OP.OP/i_Z_at_e2zm1/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => \EXP_OP.OP/i_Z_at_e2zm1/pipe[2]\(4),
      Q => \EXP_OP.OP/Z_at_e2zm1\(51),
      R => \<const0>\
    );
\EXP_OP.OP/i_Z_at_e2zm1/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3][5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => \EXP_OP.OP/i_Z_at_e2zm1/pipe[2]\(5),
      Q => \EXP_OP.OP/Z_at_e2zm1\(52),
      R => \<const0>\
    );
\EXP_OP.OP/i_Z_at_e2zm1/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3][6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => \EXP_OP.OP/i_Z_at_e2zm1/pipe[2]\(6),
      Q => \EXP_OP.OP/Z_at_e2zm1\(53),
      R => \<const0>\
    );
\EXP_OP.OP/i_Z_at_e2zm1/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3][7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => \EXP_OP.OP/i_Z_at_e2zm1/pipe[2]\(7),
      Q => \EXP_OP.OP/Z_at_e2zm1\(54),
      R => \<const0>\
    );
\EXP_OP.OP/i_Z_at_e2zm1/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3][8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => \EXP_OP.OP/i_Z_at_e2zm1/pipe[2]\(8),
      Q => \EXP_OP.OP/Z_at_e2zm1\(55),
      R => \<const0>\
    );
\EXP_OP.OP/i_Z_at_e2zm1/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3][9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => \EXP_OP.OP/i_Z_at_e2zm1/pipe[2]\(9),
      Q => \EXP_OP.OP/Z_at_e2zm1\(56),
      R => \<const0>\
    );
\EXP_OP.OP/i_calculate_Xf/dsp.two.dsp48e1_add_hi/DSP\: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 1,
      ADREG => 0,
      ALUMODEREG => 1,
      AREG => 1,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 1,
      CARRYINSELREG => 1,
      CREG => 1,
      DREG => 0,
      INMODEREG => 0,
      IS_ALUMODE_INVERTED => B"0000",
      IS_CARRYIN_INVERTED => '0',
      IS_CLK_INVERTED => '0',
      IS_INMODE_INVERTED => B"00000",
      IS_OPMODE_INVERTED => B"0000000",
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 1,
      PATTERN => X"000000000000",
      PREG => 0,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "NONE",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
    port map (
      A(29) => \<const0>\,
      A(28) => \<const0>\,
      A(27) => \<const0>\,
      A(26) => \<const0>\,
      A(25) => \<const0>\,
      A(24) => \<const0>\,
      A(23) => \<const0>\,
      A(22) => \<const0>\,
      A(21) => \<const0>\,
      A(20) => \<const0>\,
      A(19) => \<const0>\,
      A(18) => \<const0>\,
      A(17) => \<const0>\,
      A(16) => \<const0>\,
      A(15) => \<const0>\,
      A(14) => \<const0>\,
      A(13) => \<const0>\,
      A(12) => \<const0>\,
      A(11) => \<const0>\,
      A(10) => \<const0>\,
      A(9) => \<const0>\,
      A(8) => \<const0>\,
      A(7) => \<const0>\,
      A(6) => \<const0>\,
      A(5) => \<const0>\,
      A(4) => \<const0>\,
      A(3) => \<const0>\,
      A(2) => \<const0>\,
      A(1) => \<const0>\,
      A(0) => \<const0>\,
      ACIN(29) => \<const0>\,
      ACIN(28) => \<const0>\,
      ACIN(27) => \<const0>\,
      ACIN(26) => \<const0>\,
      ACIN(25) => \<const0>\,
      ACIN(24) => \<const0>\,
      ACIN(23) => \<const0>\,
      ACIN(22) => \<const0>\,
      ACIN(21) => \<const0>\,
      ACIN(20) => \<const0>\,
      ACIN(19) => \<const0>\,
      ACIN(18) => \<const0>\,
      ACIN(17) => \<const0>\,
      ACIN(16) => \<const0>\,
      ACIN(15) => \<const0>\,
      ACIN(14) => \<const0>\,
      ACIN(13) => \<const0>\,
      ACIN(12) => \<const0>\,
      ACIN(11) => \<const0>\,
      ACIN(10) => \<const0>\,
      ACIN(9) => \<const0>\,
      ACIN(8) => \<const0>\,
      ACIN(7) => \<const0>\,
      ACIN(6) => \<const0>\,
      ACIN(5) => \<const0>\,
      ACIN(4) => \<const0>\,
      ACIN(3) => \<const0>\,
      ACIN(2) => \<const0>\,
      ACIN(1) => \<const0>\,
      ACIN(0) => \<const0>\,
      ACOUT(29) => \n_24_EXP_OP.OP/i_calculate_Xf/dsp.two.dsp48e1_add_hi/DSP\,
      ACOUT(28) => \n_25_EXP_OP.OP/i_calculate_Xf/dsp.two.dsp48e1_add_hi/DSP\,
      ACOUT(27) => \n_26_EXP_OP.OP/i_calculate_Xf/dsp.two.dsp48e1_add_hi/DSP\,
      ACOUT(26) => \n_27_EXP_OP.OP/i_calculate_Xf/dsp.two.dsp48e1_add_hi/DSP\,
      ACOUT(25) => \n_28_EXP_OP.OP/i_calculate_Xf/dsp.two.dsp48e1_add_hi/DSP\,
      ACOUT(24) => \n_29_EXP_OP.OP/i_calculate_Xf/dsp.two.dsp48e1_add_hi/DSP\,
      ACOUT(23) => \n_30_EXP_OP.OP/i_calculate_Xf/dsp.two.dsp48e1_add_hi/DSP\,
      ACOUT(22) => \n_31_EXP_OP.OP/i_calculate_Xf/dsp.two.dsp48e1_add_hi/DSP\,
      ACOUT(21) => \n_32_EXP_OP.OP/i_calculate_Xf/dsp.two.dsp48e1_add_hi/DSP\,
      ACOUT(20) => \n_33_EXP_OP.OP/i_calculate_Xf/dsp.two.dsp48e1_add_hi/DSP\,
      ACOUT(19) => \n_34_EXP_OP.OP/i_calculate_Xf/dsp.two.dsp48e1_add_hi/DSP\,
      ACOUT(18) => \n_35_EXP_OP.OP/i_calculate_Xf/dsp.two.dsp48e1_add_hi/DSP\,
      ACOUT(17) => \n_36_EXP_OP.OP/i_calculate_Xf/dsp.two.dsp48e1_add_hi/DSP\,
      ACOUT(16) => \n_37_EXP_OP.OP/i_calculate_Xf/dsp.two.dsp48e1_add_hi/DSP\,
      ACOUT(15) => \n_38_EXP_OP.OP/i_calculate_Xf/dsp.two.dsp48e1_add_hi/DSP\,
      ACOUT(14) => \n_39_EXP_OP.OP/i_calculate_Xf/dsp.two.dsp48e1_add_hi/DSP\,
      ACOUT(13) => \n_40_EXP_OP.OP/i_calculate_Xf/dsp.two.dsp48e1_add_hi/DSP\,
      ACOUT(12) => \n_41_EXP_OP.OP/i_calculate_Xf/dsp.two.dsp48e1_add_hi/DSP\,
      ACOUT(11) => \n_42_EXP_OP.OP/i_calculate_Xf/dsp.two.dsp48e1_add_hi/DSP\,
      ACOUT(10) => \n_43_EXP_OP.OP/i_calculate_Xf/dsp.two.dsp48e1_add_hi/DSP\,
      ACOUT(9) => \n_44_EXP_OP.OP/i_calculate_Xf/dsp.two.dsp48e1_add_hi/DSP\,
      ACOUT(8) => \n_45_EXP_OP.OP/i_calculate_Xf/dsp.two.dsp48e1_add_hi/DSP\,
      ACOUT(7) => \n_46_EXP_OP.OP/i_calculate_Xf/dsp.two.dsp48e1_add_hi/DSP\,
      ACOUT(6) => \n_47_EXP_OP.OP/i_calculate_Xf/dsp.two.dsp48e1_add_hi/DSP\,
      ACOUT(5) => \n_48_EXP_OP.OP/i_calculate_Xf/dsp.two.dsp48e1_add_hi/DSP\,
      ACOUT(4) => \n_49_EXP_OP.OP/i_calculate_Xf/dsp.two.dsp48e1_add_hi/DSP\,
      ACOUT(3) => \n_50_EXP_OP.OP/i_calculate_Xf/dsp.two.dsp48e1_add_hi/DSP\,
      ACOUT(2) => \n_51_EXP_OP.OP/i_calculate_Xf/dsp.two.dsp48e1_add_hi/DSP\,
      ACOUT(1) => \n_52_EXP_OP.OP/i_calculate_Xf/dsp.two.dsp48e1_add_hi/DSP\,
      ACOUT(0) => \n_53_EXP_OP.OP/i_calculate_Xf/dsp.two.dsp48e1_add_hi/DSP\,
      ALUMODE(3) => \<const0>\,
      ALUMODE(2) => \<const0>\,
      ALUMODE(1) => \EXP_OP.OP/i_Sx_at_Xf/i_pipe/first_q\,
      ALUMODE(0) => \EXP_OP.OP/i_Sx_at_Xf/i_pipe/first_q\,
      B(17 downto 0) => \EXP_OP.OP/XFix_at_Xf\(112 downto 95),
      BCIN(17) => \<const0>\,
      BCIN(16) => \<const0>\,
      BCIN(15) => \<const0>\,
      BCIN(14) => \<const0>\,
      BCIN(13) => \<const0>\,
      BCIN(12) => \<const0>\,
      BCIN(11) => \<const0>\,
      BCIN(10) => \<const0>\,
      BCIN(9) => \<const0>\,
      BCIN(8) => \<const0>\,
      BCIN(7) => \<const0>\,
      BCIN(6) => \<const0>\,
      BCIN(5) => \<const0>\,
      BCIN(4) => \<const0>\,
      BCIN(3) => \<const0>\,
      BCIN(2) => \<const0>\,
      BCIN(1) => \<const0>\,
      BCIN(0) => \<const0>\,
      BCOUT(17) => \n_6_EXP_OP.OP/i_calculate_Xf/dsp.two.dsp48e1_add_hi/DSP\,
      BCOUT(16) => \n_7_EXP_OP.OP/i_calculate_Xf/dsp.two.dsp48e1_add_hi/DSP\,
      BCOUT(15) => \n_8_EXP_OP.OP/i_calculate_Xf/dsp.two.dsp48e1_add_hi/DSP\,
      BCOUT(14) => \n_9_EXP_OP.OP/i_calculate_Xf/dsp.two.dsp48e1_add_hi/DSP\,
      BCOUT(13) => \n_10_EXP_OP.OP/i_calculate_Xf/dsp.two.dsp48e1_add_hi/DSP\,
      BCOUT(12) => \n_11_EXP_OP.OP/i_calculate_Xf/dsp.two.dsp48e1_add_hi/DSP\,
      BCOUT(11) => \n_12_EXP_OP.OP/i_calculate_Xf/dsp.two.dsp48e1_add_hi/DSP\,
      BCOUT(10) => \n_13_EXP_OP.OP/i_calculate_Xf/dsp.two.dsp48e1_add_hi/DSP\,
      BCOUT(9) => \n_14_EXP_OP.OP/i_calculate_Xf/dsp.two.dsp48e1_add_hi/DSP\,
      BCOUT(8) => \n_15_EXP_OP.OP/i_calculate_Xf/dsp.two.dsp48e1_add_hi/DSP\,
      BCOUT(7) => \n_16_EXP_OP.OP/i_calculate_Xf/dsp.two.dsp48e1_add_hi/DSP\,
      BCOUT(6) => \n_17_EXP_OP.OP/i_calculate_Xf/dsp.two.dsp48e1_add_hi/DSP\,
      BCOUT(5) => \n_18_EXP_OP.OP/i_calculate_Xf/dsp.two.dsp48e1_add_hi/DSP\,
      BCOUT(4) => \n_19_EXP_OP.OP/i_calculate_Xf/dsp.two.dsp48e1_add_hi/DSP\,
      BCOUT(3) => \n_20_EXP_OP.OP/i_calculate_Xf/dsp.two.dsp48e1_add_hi/DSP\,
      BCOUT(2) => \n_21_EXP_OP.OP/i_calculate_Xf/dsp.two.dsp48e1_add_hi/DSP\,
      BCOUT(1) => \n_22_EXP_OP.OP/i_calculate_Xf/dsp.two.dsp48e1_add_hi/DSP\,
      BCOUT(0) => \n_23_EXP_OP.OP/i_calculate_Xf/dsp.two.dsp48e1_add_hi/DSP\,
      C(47) => \EXP_OP.OP/Xf_ip1\(113),
      C(46) => \EXP_OP.OP/Xf_ip1\(113),
      C(45) => \EXP_OP.OP/Xf_ip1\(113),
      C(44) => \EXP_OP.OP/Xf_ip1\(113),
      C(43) => \EXP_OP.OP/Xf_ip1\(113),
      C(42) => \EXP_OP.OP/Xf_ip1\(113),
      C(41) => \EXP_OP.OP/Xf_ip1\(113),
      C(40) => \EXP_OP.OP/Xf_ip1\(113),
      C(39) => \EXP_OP.OP/Xf_ip1\(113),
      C(38) => \EXP_OP.OP/Xf_ip1\(113),
      C(37) => \EXP_OP.OP/Xf_ip1\(113),
      C(36) => \EXP_OP.OP/Xf_ip1\(113),
      C(35) => \EXP_OP.OP/Xf_ip1\(113),
      C(34) => \EXP_OP.OP/Xf_ip1\(113),
      C(33) => \EXP_OP.OP/Xf_ip1\(113),
      C(32) => \EXP_OP.OP/Xf_ip1\(113),
      C(31) => \EXP_OP.OP/Xf_ip1\(113),
      C(30) => \EXP_OP.OP/Xf_ip1\(113),
      C(29) => \EXP_OP.OP/Xf_ip1\(113),
      C(28) => \EXP_OP.OP/Xf_ip1\(113),
      C(27) => \EXP_OP.OP/Xf_ip1\(113),
      C(26) => \EXP_OP.OP/Xf_ip1\(113),
      C(25) => \EXP_OP.OP/Xf_ip1\(113),
      C(24) => \EXP_OP.OP/Xf_ip1\(113),
      C(23) => \EXP_OP.OP/Xf_ip1\(113),
      C(22) => \EXP_OP.OP/Xf_ip1\(113),
      C(21) => \EXP_OP.OP/Xf_ip1\(113),
      C(20) => \EXP_OP.OP/Xf_ip1\(113),
      C(19) => \EXP_OP.OP/Xf_ip1\(113),
      C(18 downto 0) => \EXP_OP.OP/Xf_ip1\(113 downto 95),
      CARRYCASCIN => \EXP_OP.OP/i_calculate_Xf/carrycasc\,
      CARRYCASCOUT => \n_0_EXP_OP.OP/i_calculate_Xf/dsp.two.dsp48e1_add_hi/DSP\,
      CARRYIN => \<const0>\,
      CARRYINSEL(2) => \<const0>\,
      CARRYINSEL(1) => \<const1>\,
      CARRYINSEL(0) => \<const0>\,
      CARRYOUT(3) => \n_54_EXP_OP.OP/i_calculate_Xf/dsp.two.dsp48e1_add_hi/DSP\,
      CARRYOUT(2) => \n_55_EXP_OP.OP/i_calculate_Xf/dsp.two.dsp48e1_add_hi/DSP\,
      CARRYOUT(1) => \n_56_EXP_OP.OP/i_calculate_Xf/dsp.two.dsp48e1_add_hi/DSP\,
      CARRYOUT(0) => \n_57_EXP_OP.OP/i_calculate_Xf/dsp.two.dsp48e1_add_hi/DSP\,
      CEA1 => \<const0>\,
      CEA2 => aclken,
      CEAD => \<const0>\,
      CEALUMODE => aclken,
      CEB1 => \<const0>\,
      CEB2 => aclken,
      CEC => aclken,
      CECARRYIN => aclken,
      CECTRL => aclken,
      CED => \<const0>\,
      CEINMODE => \<const0>\,
      CEM => \<const0>\,
      CEP => \<const0>\,
      CLK => aclk,
      D(24) => \<const0>\,
      D(23) => \<const0>\,
      D(22) => \<const0>\,
      D(21) => \<const0>\,
      D(20) => \<const0>\,
      D(19) => \<const0>\,
      D(18) => \<const0>\,
      D(17) => \<const0>\,
      D(16) => \<const0>\,
      D(15) => \<const0>\,
      D(14) => \<const0>\,
      D(13) => \<const0>\,
      D(12) => \<const0>\,
      D(11) => \<const0>\,
      D(10) => \<const0>\,
      D(9) => \<const0>\,
      D(8) => \<const0>\,
      D(7) => \<const0>\,
      D(6) => \<const0>\,
      D(5) => \<const0>\,
      D(4) => \<const0>\,
      D(3) => \<const0>\,
      D(2) => \<const0>\,
      D(1) => \<const0>\,
      D(0) => \<const0>\,
      INMODE(4) => \<const0>\,
      INMODE(3) => \<const0>\,
      INMODE(2) => \<const0>\,
      INMODE(1) => \<const0>\,
      INMODE(0) => \<const0>\,
      MULTSIGNIN => \<const0>\,
      MULTSIGNOUT => \NLW_EXP_OP.OP/i_calculate_Xf/dsp.two.dsp48e1_add_hi/DSP_MULTSIGNOUT_UNCONNECTED\,
      OPMODE(6) => \<const0>\,
      OPMODE(5) => \<const1>\,
      OPMODE(4) => \<const1>\,
      OPMODE(3) => \<const0>\,
      OPMODE(2) => \<const0>\,
      OPMODE(1) => \<const1>\,
      OPMODE(0) => \<const1>\,
      OVERFLOW => \NLW_EXP_OP.OP/i_calculate_Xf/dsp.two.dsp48e1_add_hi/DSP_OVERFLOW_UNCONNECTED\,
      P(47) => \n_58_EXP_OP.OP/i_calculate_Xf/dsp.two.dsp48e1_add_hi/DSP\,
      P(46) => \n_59_EXP_OP.OP/i_calculate_Xf/dsp.two.dsp48e1_add_hi/DSP\,
      P(45) => \n_60_EXP_OP.OP/i_calculate_Xf/dsp.two.dsp48e1_add_hi/DSP\,
      P(44) => \n_61_EXP_OP.OP/i_calculate_Xf/dsp.two.dsp48e1_add_hi/DSP\,
      P(43) => \n_62_EXP_OP.OP/i_calculate_Xf/dsp.two.dsp48e1_add_hi/DSP\,
      P(42) => \n_63_EXP_OP.OP/i_calculate_Xf/dsp.two.dsp48e1_add_hi/DSP\,
      P(41) => \n_64_EXP_OP.OP/i_calculate_Xf/dsp.two.dsp48e1_add_hi/DSP\,
      P(40) => \n_65_EXP_OP.OP/i_calculate_Xf/dsp.two.dsp48e1_add_hi/DSP\,
      P(39) => \n_66_EXP_OP.OP/i_calculate_Xf/dsp.two.dsp48e1_add_hi/DSP\,
      P(38) => \n_67_EXP_OP.OP/i_calculate_Xf/dsp.two.dsp48e1_add_hi/DSP\,
      P(37) => \n_68_EXP_OP.OP/i_calculate_Xf/dsp.two.dsp48e1_add_hi/DSP\,
      P(36) => \n_69_EXP_OP.OP/i_calculate_Xf/dsp.two.dsp48e1_add_hi/DSP\,
      P(35) => \n_70_EXP_OP.OP/i_calculate_Xf/dsp.two.dsp48e1_add_hi/DSP\,
      P(34) => \n_71_EXP_OP.OP/i_calculate_Xf/dsp.two.dsp48e1_add_hi/DSP\,
      P(33) => \n_72_EXP_OP.OP/i_calculate_Xf/dsp.two.dsp48e1_add_hi/DSP\,
      P(32) => \n_73_EXP_OP.OP/i_calculate_Xf/dsp.two.dsp48e1_add_hi/DSP\,
      P(31) => \n_74_EXP_OP.OP/i_calculate_Xf/dsp.two.dsp48e1_add_hi/DSP\,
      P(30) => \n_75_EXP_OP.OP/i_calculate_Xf/dsp.two.dsp48e1_add_hi/DSP\,
      P(29) => \n_76_EXP_OP.OP/i_calculate_Xf/dsp.two.dsp48e1_add_hi/DSP\,
      P(28) => \n_77_EXP_OP.OP/i_calculate_Xf/dsp.two.dsp48e1_add_hi/DSP\,
      P(27) => \n_78_EXP_OP.OP/i_calculate_Xf/dsp.two.dsp48e1_add_hi/DSP\,
      P(26) => \n_79_EXP_OP.OP/i_calculate_Xf/dsp.two.dsp48e1_add_hi/DSP\,
      P(25) => \n_80_EXP_OP.OP/i_calculate_Xf/dsp.two.dsp48e1_add_hi/DSP\,
      P(24) => \n_81_EXP_OP.OP/i_calculate_Xf/dsp.two.dsp48e1_add_hi/DSP\,
      P(23) => \n_82_EXP_OP.OP/i_calculate_Xf/dsp.two.dsp48e1_add_hi/DSP\,
      P(22) => \n_83_EXP_OP.OP/i_calculate_Xf/dsp.two.dsp48e1_add_hi/DSP\,
      P(21) => \n_84_EXP_OP.OP/i_calculate_Xf/dsp.two.dsp48e1_add_hi/DSP\,
      P(20) => \n_85_EXP_OP.OP/i_calculate_Xf/dsp.two.dsp48e1_add_hi/DSP\,
      P(19) => \n_86_EXP_OP.OP/i_calculate_Xf/dsp.two.dsp48e1_add_hi/DSP\,
      P(18) => \n_87_EXP_OP.OP/i_calculate_Xf/dsp.two.dsp48e1_add_hi/DSP\,
      P(17) => \n_88_EXP_OP.OP/i_calculate_Xf/dsp.two.dsp48e1_add_hi/DSP\,
      P(16) => \n_89_EXP_OP.OP/i_calculate_Xf/dsp.two.dsp48e1_add_hi/DSP\,
      P(15) => \n_90_EXP_OP.OP/i_calculate_Xf/dsp.two.dsp48e1_add_hi/DSP\,
      P(14) => \n_91_EXP_OP.OP/i_calculate_Xf/dsp.two.dsp48e1_add_hi/DSP\,
      P(13) => \n_92_EXP_OP.OP/i_calculate_Xf/dsp.two.dsp48e1_add_hi/DSP\,
      P(12) => \n_93_EXP_OP.OP/i_calculate_Xf/dsp.two.dsp48e1_add_hi/DSP\,
      P(11) => \n_94_EXP_OP.OP/i_calculate_Xf/dsp.two.dsp48e1_add_hi/DSP\,
      P(10) => \n_95_EXP_OP.OP/i_calculate_Xf/dsp.two.dsp48e1_add_hi/DSP\,
      P(9) => \n_96_EXP_OP.OP/i_calculate_Xf/dsp.two.dsp48e1_add_hi/DSP\,
      P(8) => \n_97_EXP_OP.OP/i_calculate_Xf/dsp.two.dsp48e1_add_hi/DSP\,
      P(7 downto 0) => \EXP_OP.OP/A\(102 downto 95),
      PATTERNBDETECT => \NLW_EXP_OP.OP/i_calculate_Xf/dsp.two.dsp48e1_add_hi/DSP_PATTERNBDETECT_UNCONNECTED\,
      PATTERNDETECT => \n_4_EXP_OP.OP/i_calculate_Xf/dsp.two.dsp48e1_add_hi/DSP\,
      PCIN(47) => \<const0>\,
      PCIN(46) => \<const0>\,
      PCIN(45) => \<const0>\,
      PCIN(44) => \<const0>\,
      PCIN(43) => \<const0>\,
      PCIN(42) => \<const0>\,
      PCIN(41) => \<const0>\,
      PCIN(40) => \<const0>\,
      PCIN(39) => \<const0>\,
      PCIN(38) => \<const0>\,
      PCIN(37) => \<const0>\,
      PCIN(36) => \<const0>\,
      PCIN(35) => \<const0>\,
      PCIN(34) => \<const0>\,
      PCIN(33) => \<const0>\,
      PCIN(32) => \<const0>\,
      PCIN(31) => \<const0>\,
      PCIN(30) => \<const0>\,
      PCIN(29) => \<const0>\,
      PCIN(28) => \<const0>\,
      PCIN(27) => \<const0>\,
      PCIN(26) => \<const0>\,
      PCIN(25) => \<const0>\,
      PCIN(24) => \<const0>\,
      PCIN(23) => \<const0>\,
      PCIN(22) => \<const0>\,
      PCIN(21) => \<const0>\,
      PCIN(20) => \<const0>\,
      PCIN(19) => \<const0>\,
      PCIN(18) => \<const0>\,
      PCIN(17) => \<const0>\,
      PCIN(16) => \<const0>\,
      PCIN(15) => \<const0>\,
      PCIN(14) => \<const0>\,
      PCIN(13) => \<const0>\,
      PCIN(12) => \<const0>\,
      PCIN(11) => \<const0>\,
      PCIN(10) => \<const0>\,
      PCIN(9) => \<const0>\,
      PCIN(8) => \<const0>\,
      PCIN(7) => \<const0>\,
      PCIN(6) => \<const0>\,
      PCIN(5) => \<const0>\,
      PCIN(4) => \<const0>\,
      PCIN(3) => \<const0>\,
      PCIN(2) => \<const0>\,
      PCIN(1) => \<const0>\,
      PCIN(0) => \<const0>\,
      PCOUT(47) => \n_106_EXP_OP.OP/i_calculate_Xf/dsp.two.dsp48e1_add_hi/DSP\,
      PCOUT(46) => \n_107_EXP_OP.OP/i_calculate_Xf/dsp.two.dsp48e1_add_hi/DSP\,
      PCOUT(45) => \n_108_EXP_OP.OP/i_calculate_Xf/dsp.two.dsp48e1_add_hi/DSP\,
      PCOUT(44) => \n_109_EXP_OP.OP/i_calculate_Xf/dsp.two.dsp48e1_add_hi/DSP\,
      PCOUT(43) => \n_110_EXP_OP.OP/i_calculate_Xf/dsp.two.dsp48e1_add_hi/DSP\,
      PCOUT(42) => \n_111_EXP_OP.OP/i_calculate_Xf/dsp.two.dsp48e1_add_hi/DSP\,
      PCOUT(41) => \n_112_EXP_OP.OP/i_calculate_Xf/dsp.two.dsp48e1_add_hi/DSP\,
      PCOUT(40) => \n_113_EXP_OP.OP/i_calculate_Xf/dsp.two.dsp48e1_add_hi/DSP\,
      PCOUT(39) => \n_114_EXP_OP.OP/i_calculate_Xf/dsp.two.dsp48e1_add_hi/DSP\,
      PCOUT(38) => \n_115_EXP_OP.OP/i_calculate_Xf/dsp.two.dsp48e1_add_hi/DSP\,
      PCOUT(37) => \n_116_EXP_OP.OP/i_calculate_Xf/dsp.two.dsp48e1_add_hi/DSP\,
      PCOUT(36) => \n_117_EXP_OP.OP/i_calculate_Xf/dsp.two.dsp48e1_add_hi/DSP\,
      PCOUT(35) => \n_118_EXP_OP.OP/i_calculate_Xf/dsp.two.dsp48e1_add_hi/DSP\,
      PCOUT(34) => \n_119_EXP_OP.OP/i_calculate_Xf/dsp.two.dsp48e1_add_hi/DSP\,
      PCOUT(33) => \n_120_EXP_OP.OP/i_calculate_Xf/dsp.two.dsp48e1_add_hi/DSP\,
      PCOUT(32) => \n_121_EXP_OP.OP/i_calculate_Xf/dsp.two.dsp48e1_add_hi/DSP\,
      PCOUT(31) => \n_122_EXP_OP.OP/i_calculate_Xf/dsp.two.dsp48e1_add_hi/DSP\,
      PCOUT(30) => \n_123_EXP_OP.OP/i_calculate_Xf/dsp.two.dsp48e1_add_hi/DSP\,
      PCOUT(29) => \n_124_EXP_OP.OP/i_calculate_Xf/dsp.two.dsp48e1_add_hi/DSP\,
      PCOUT(28) => \n_125_EXP_OP.OP/i_calculate_Xf/dsp.two.dsp48e1_add_hi/DSP\,
      PCOUT(27) => \n_126_EXP_OP.OP/i_calculate_Xf/dsp.two.dsp48e1_add_hi/DSP\,
      PCOUT(26) => \n_127_EXP_OP.OP/i_calculate_Xf/dsp.two.dsp48e1_add_hi/DSP\,
      PCOUT(25) => \n_128_EXP_OP.OP/i_calculate_Xf/dsp.two.dsp48e1_add_hi/DSP\,
      PCOUT(24) => \n_129_EXP_OP.OP/i_calculate_Xf/dsp.two.dsp48e1_add_hi/DSP\,
      PCOUT(23) => \n_130_EXP_OP.OP/i_calculate_Xf/dsp.two.dsp48e1_add_hi/DSP\,
      PCOUT(22) => \n_131_EXP_OP.OP/i_calculate_Xf/dsp.two.dsp48e1_add_hi/DSP\,
      PCOUT(21) => \n_132_EXP_OP.OP/i_calculate_Xf/dsp.two.dsp48e1_add_hi/DSP\,
      PCOUT(20) => \n_133_EXP_OP.OP/i_calculate_Xf/dsp.two.dsp48e1_add_hi/DSP\,
      PCOUT(19) => \n_134_EXP_OP.OP/i_calculate_Xf/dsp.two.dsp48e1_add_hi/DSP\,
      PCOUT(18) => \n_135_EXP_OP.OP/i_calculate_Xf/dsp.two.dsp48e1_add_hi/DSP\,
      PCOUT(17) => \n_136_EXP_OP.OP/i_calculate_Xf/dsp.two.dsp48e1_add_hi/DSP\,
      PCOUT(16) => \n_137_EXP_OP.OP/i_calculate_Xf/dsp.two.dsp48e1_add_hi/DSP\,
      PCOUT(15) => \n_138_EXP_OP.OP/i_calculate_Xf/dsp.two.dsp48e1_add_hi/DSP\,
      PCOUT(14) => \n_139_EXP_OP.OP/i_calculate_Xf/dsp.two.dsp48e1_add_hi/DSP\,
      PCOUT(13) => \n_140_EXP_OP.OP/i_calculate_Xf/dsp.two.dsp48e1_add_hi/DSP\,
      PCOUT(12) => \n_141_EXP_OP.OP/i_calculate_Xf/dsp.two.dsp48e1_add_hi/DSP\,
      PCOUT(11) => \n_142_EXP_OP.OP/i_calculate_Xf/dsp.two.dsp48e1_add_hi/DSP\,
      PCOUT(10) => \n_143_EXP_OP.OP/i_calculate_Xf/dsp.two.dsp48e1_add_hi/DSP\,
      PCOUT(9) => \n_144_EXP_OP.OP/i_calculate_Xf/dsp.two.dsp48e1_add_hi/DSP\,
      PCOUT(8) => \n_145_EXP_OP.OP/i_calculate_Xf/dsp.two.dsp48e1_add_hi/DSP\,
      PCOUT(7) => \n_146_EXP_OP.OP/i_calculate_Xf/dsp.two.dsp48e1_add_hi/DSP\,
      PCOUT(6) => \n_147_EXP_OP.OP/i_calculate_Xf/dsp.two.dsp48e1_add_hi/DSP\,
      PCOUT(5) => \n_148_EXP_OP.OP/i_calculate_Xf/dsp.two.dsp48e1_add_hi/DSP\,
      PCOUT(4) => \n_149_EXP_OP.OP/i_calculate_Xf/dsp.two.dsp48e1_add_hi/DSP\,
      PCOUT(3) => \n_150_EXP_OP.OP/i_calculate_Xf/dsp.two.dsp48e1_add_hi/DSP\,
      PCOUT(2) => \n_151_EXP_OP.OP/i_calculate_Xf/dsp.two.dsp48e1_add_hi/DSP\,
      PCOUT(1) => \n_152_EXP_OP.OP/i_calculate_Xf/dsp.two.dsp48e1_add_hi/DSP\,
      PCOUT(0) => \n_153_EXP_OP.OP/i_calculate_Xf/dsp.two.dsp48e1_add_hi/DSP\,
      RSTA => \<const0>\,
      RSTALLCARRYIN => \<const0>\,
      RSTALUMODE => \<const0>\,
      RSTB => \<const0>\,
      RSTC => \<const0>\,
      RSTCTRL => \<const0>\,
      RSTD => \<const0>\,
      RSTINMODE => \<const0>\,
      RSTM => \<const0>\,
      RSTP => \<const0>\,
      UNDERFLOW => \NLW_EXP_OP.OP/i_calculate_Xf/dsp.two.dsp48e1_add_hi/DSP_UNDERFLOW_UNCONNECTED\
    );
\EXP_OP.OP/i_calculate_Xf/dsp.two.dsp48e1_add_lo/DSP\: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 1,
      ADREG => 0,
      ALUMODEREG => 1,
      AREG => 1,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 1,
      CARRYINSELREG => 1,
      CREG => 1,
      DREG => 0,
      INMODEREG => 0,
      IS_ALUMODE_INVERTED => B"0000",
      IS_CARRYIN_INVERTED => '0',
      IS_CLK_INVERTED => '0',
      IS_INMODE_INVERTED => B"00000",
      IS_OPMODE_INVERTED => B"0000000",
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 1,
      PATTERN => X"000000000000",
      PREG => 0,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "NONE",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
    port map (
      A(29 downto 0) => \EXP_OP.OP/XFix_at_Xf\(94 downto 65),
      ACIN(29) => \<const0>\,
      ACIN(28) => \<const0>\,
      ACIN(27) => \<const0>\,
      ACIN(26) => \<const0>\,
      ACIN(25) => \<const0>\,
      ACIN(24) => \<const0>\,
      ACIN(23) => \<const0>\,
      ACIN(22) => \<const0>\,
      ACIN(21) => \<const0>\,
      ACIN(20) => \<const0>\,
      ACIN(19) => \<const0>\,
      ACIN(18) => \<const0>\,
      ACIN(17) => \<const0>\,
      ACIN(16) => \<const0>\,
      ACIN(15) => \<const0>\,
      ACIN(14) => \<const0>\,
      ACIN(13) => \<const0>\,
      ACIN(12) => \<const0>\,
      ACIN(11) => \<const0>\,
      ACIN(10) => \<const0>\,
      ACIN(9) => \<const0>\,
      ACIN(8) => \<const0>\,
      ACIN(7) => \<const0>\,
      ACIN(6) => \<const0>\,
      ACIN(5) => \<const0>\,
      ACIN(4) => \<const0>\,
      ACIN(3) => \<const0>\,
      ACIN(2) => \<const0>\,
      ACIN(1) => \<const0>\,
      ACIN(0) => \<const0>\,
      ACOUT(29) => \n_24_EXP_OP.OP/i_calculate_Xf/dsp.two.dsp48e1_add_lo/DSP\,
      ACOUT(28) => \n_25_EXP_OP.OP/i_calculate_Xf/dsp.two.dsp48e1_add_lo/DSP\,
      ACOUT(27) => \n_26_EXP_OP.OP/i_calculate_Xf/dsp.two.dsp48e1_add_lo/DSP\,
      ACOUT(26) => \n_27_EXP_OP.OP/i_calculate_Xf/dsp.two.dsp48e1_add_lo/DSP\,
      ACOUT(25) => \n_28_EXP_OP.OP/i_calculate_Xf/dsp.two.dsp48e1_add_lo/DSP\,
      ACOUT(24) => \n_29_EXP_OP.OP/i_calculate_Xf/dsp.two.dsp48e1_add_lo/DSP\,
      ACOUT(23) => \n_30_EXP_OP.OP/i_calculate_Xf/dsp.two.dsp48e1_add_lo/DSP\,
      ACOUT(22) => \n_31_EXP_OP.OP/i_calculate_Xf/dsp.two.dsp48e1_add_lo/DSP\,
      ACOUT(21) => \n_32_EXP_OP.OP/i_calculate_Xf/dsp.two.dsp48e1_add_lo/DSP\,
      ACOUT(20) => \n_33_EXP_OP.OP/i_calculate_Xf/dsp.two.dsp48e1_add_lo/DSP\,
      ACOUT(19) => \n_34_EXP_OP.OP/i_calculate_Xf/dsp.two.dsp48e1_add_lo/DSP\,
      ACOUT(18) => \n_35_EXP_OP.OP/i_calculate_Xf/dsp.two.dsp48e1_add_lo/DSP\,
      ACOUT(17) => \n_36_EXP_OP.OP/i_calculate_Xf/dsp.two.dsp48e1_add_lo/DSP\,
      ACOUT(16) => \n_37_EXP_OP.OP/i_calculate_Xf/dsp.two.dsp48e1_add_lo/DSP\,
      ACOUT(15) => \n_38_EXP_OP.OP/i_calculate_Xf/dsp.two.dsp48e1_add_lo/DSP\,
      ACOUT(14) => \n_39_EXP_OP.OP/i_calculate_Xf/dsp.two.dsp48e1_add_lo/DSP\,
      ACOUT(13) => \n_40_EXP_OP.OP/i_calculate_Xf/dsp.two.dsp48e1_add_lo/DSP\,
      ACOUT(12) => \n_41_EXP_OP.OP/i_calculate_Xf/dsp.two.dsp48e1_add_lo/DSP\,
      ACOUT(11) => \n_42_EXP_OP.OP/i_calculate_Xf/dsp.two.dsp48e1_add_lo/DSP\,
      ACOUT(10) => \n_43_EXP_OP.OP/i_calculate_Xf/dsp.two.dsp48e1_add_lo/DSP\,
      ACOUT(9) => \n_44_EXP_OP.OP/i_calculate_Xf/dsp.two.dsp48e1_add_lo/DSP\,
      ACOUT(8) => \n_45_EXP_OP.OP/i_calculate_Xf/dsp.two.dsp48e1_add_lo/DSP\,
      ACOUT(7) => \n_46_EXP_OP.OP/i_calculate_Xf/dsp.two.dsp48e1_add_lo/DSP\,
      ACOUT(6) => \n_47_EXP_OP.OP/i_calculate_Xf/dsp.two.dsp48e1_add_lo/DSP\,
      ACOUT(5) => \n_48_EXP_OP.OP/i_calculate_Xf/dsp.two.dsp48e1_add_lo/DSP\,
      ACOUT(4) => \n_49_EXP_OP.OP/i_calculate_Xf/dsp.two.dsp48e1_add_lo/DSP\,
      ACOUT(3) => \n_50_EXP_OP.OP/i_calculate_Xf/dsp.two.dsp48e1_add_lo/DSP\,
      ACOUT(2) => \n_51_EXP_OP.OP/i_calculate_Xf/dsp.two.dsp48e1_add_lo/DSP\,
      ACOUT(1) => \n_52_EXP_OP.OP/i_calculate_Xf/dsp.two.dsp48e1_add_lo/DSP\,
      ACOUT(0) => \n_53_EXP_OP.OP/i_calculate_Xf/dsp.two.dsp48e1_add_lo/DSP\,
      ALUMODE(3) => \<const0>\,
      ALUMODE(2) => \<const0>\,
      ALUMODE(1) => \EXP_OP.OP/i_Sx_at_Xf/i_pipe/first_q\,
      ALUMODE(0) => \EXP_OP.OP/i_Sx_at_Xf/i_pipe/first_q\,
      B(17 downto 0) => \EXP_OP.OP/XFix_at_Xf\(64 downto 47),
      BCIN(17) => \<const0>\,
      BCIN(16) => \<const0>\,
      BCIN(15) => \<const0>\,
      BCIN(14) => \<const0>\,
      BCIN(13) => \<const0>\,
      BCIN(12) => \<const0>\,
      BCIN(11) => \<const0>\,
      BCIN(10) => \<const0>\,
      BCIN(9) => \<const0>\,
      BCIN(8) => \<const0>\,
      BCIN(7) => \<const0>\,
      BCIN(6) => \<const0>\,
      BCIN(5) => \<const0>\,
      BCIN(4) => \<const0>\,
      BCIN(3) => \<const0>\,
      BCIN(2) => \<const0>\,
      BCIN(1) => \<const0>\,
      BCIN(0) => \<const0>\,
      BCOUT(17) => \n_6_EXP_OP.OP/i_calculate_Xf/dsp.two.dsp48e1_add_lo/DSP\,
      BCOUT(16) => \n_7_EXP_OP.OP/i_calculate_Xf/dsp.two.dsp48e1_add_lo/DSP\,
      BCOUT(15) => \n_8_EXP_OP.OP/i_calculate_Xf/dsp.two.dsp48e1_add_lo/DSP\,
      BCOUT(14) => \n_9_EXP_OP.OP/i_calculate_Xf/dsp.two.dsp48e1_add_lo/DSP\,
      BCOUT(13) => \n_10_EXP_OP.OP/i_calculate_Xf/dsp.two.dsp48e1_add_lo/DSP\,
      BCOUT(12) => \n_11_EXP_OP.OP/i_calculate_Xf/dsp.two.dsp48e1_add_lo/DSP\,
      BCOUT(11) => \n_12_EXP_OP.OP/i_calculate_Xf/dsp.two.dsp48e1_add_lo/DSP\,
      BCOUT(10) => \n_13_EXP_OP.OP/i_calculate_Xf/dsp.two.dsp48e1_add_lo/DSP\,
      BCOUT(9) => \n_14_EXP_OP.OP/i_calculate_Xf/dsp.two.dsp48e1_add_lo/DSP\,
      BCOUT(8) => \n_15_EXP_OP.OP/i_calculate_Xf/dsp.two.dsp48e1_add_lo/DSP\,
      BCOUT(7) => \n_16_EXP_OP.OP/i_calculate_Xf/dsp.two.dsp48e1_add_lo/DSP\,
      BCOUT(6) => \n_17_EXP_OP.OP/i_calculate_Xf/dsp.two.dsp48e1_add_lo/DSP\,
      BCOUT(5) => \n_18_EXP_OP.OP/i_calculate_Xf/dsp.two.dsp48e1_add_lo/DSP\,
      BCOUT(4) => \n_19_EXP_OP.OP/i_calculate_Xf/dsp.two.dsp48e1_add_lo/DSP\,
      BCOUT(3) => \n_20_EXP_OP.OP/i_calculate_Xf/dsp.two.dsp48e1_add_lo/DSP\,
      BCOUT(2) => \n_21_EXP_OP.OP/i_calculate_Xf/dsp.two.dsp48e1_add_lo/DSP\,
      BCOUT(1) => \n_22_EXP_OP.OP/i_calculate_Xf/dsp.two.dsp48e1_add_lo/DSP\,
      BCOUT(0) => \n_23_EXP_OP.OP/i_calculate_Xf/dsp.two.dsp48e1_add_lo/DSP\,
      C(47 downto 45) => \EXP_OP.OP/Xf_ip1\(94 downto 92),
      C(44 downto 0) => \EXP_OP.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.two.p_i_lo_delay/i_pipe/first_q\(47 downto 3),
      CARRYCASCIN => \<const0>\,
      CARRYCASCOUT => \EXP_OP.OP/i_calculate_Xf/carrycasc\,
      CARRYIN => \<const0>\,
      CARRYINSEL(2) => \<const0>\,
      CARRYINSEL(1) => \<const0>\,
      CARRYINSEL(0) => \<const0>\,
      CARRYOUT(3) => \n_54_EXP_OP.OP/i_calculate_Xf/dsp.two.dsp48e1_add_lo/DSP\,
      CARRYOUT(2) => \n_55_EXP_OP.OP/i_calculate_Xf/dsp.two.dsp48e1_add_lo/DSP\,
      CARRYOUT(1) => \n_56_EXP_OP.OP/i_calculate_Xf/dsp.two.dsp48e1_add_lo/DSP\,
      CARRYOUT(0) => \n_57_EXP_OP.OP/i_calculate_Xf/dsp.two.dsp48e1_add_lo/DSP\,
      CEA1 => \<const0>\,
      CEA2 => aclken,
      CEAD => \<const0>\,
      CEALUMODE => aclken,
      CEB1 => \<const0>\,
      CEB2 => aclken,
      CEC => aclken,
      CECARRYIN => aclken,
      CECTRL => aclken,
      CED => \<const0>\,
      CEINMODE => \<const0>\,
      CEM => \<const0>\,
      CEP => \<const0>\,
      CLK => aclk,
      D(24) => \<const0>\,
      D(23) => \<const0>\,
      D(22) => \<const0>\,
      D(21) => \<const0>\,
      D(20) => \<const0>\,
      D(19) => \<const0>\,
      D(18) => \<const0>\,
      D(17) => \<const0>\,
      D(16) => \<const0>\,
      D(15) => \<const0>\,
      D(14) => \<const0>\,
      D(13) => \<const0>\,
      D(12) => \<const0>\,
      D(11) => \<const0>\,
      D(10) => \<const0>\,
      D(9) => \<const0>\,
      D(8) => \<const0>\,
      D(7) => \<const0>\,
      D(6) => \<const0>\,
      D(5) => \<const0>\,
      D(4) => \<const0>\,
      D(3) => \<const0>\,
      D(2) => \<const0>\,
      D(1) => \<const0>\,
      D(0) => \<const0>\,
      INMODE(4) => \<const0>\,
      INMODE(3) => \<const0>\,
      INMODE(2) => \<const0>\,
      INMODE(1) => \<const0>\,
      INMODE(0) => \<const0>\,
      MULTSIGNIN => \<const0>\,
      MULTSIGNOUT => \NLW_EXP_OP.OP/i_calculate_Xf/dsp.two.dsp48e1_add_lo/DSP_MULTSIGNOUT_UNCONNECTED\,
      OPMODE(6) => \<const0>\,
      OPMODE(5) => \<const1>\,
      OPMODE(4) => \<const1>\,
      OPMODE(3) => \<const0>\,
      OPMODE(2) => \<const0>\,
      OPMODE(1) => \<const1>\,
      OPMODE(0) => \<const1>\,
      OVERFLOW => \NLW_EXP_OP.OP/i_calculate_Xf/dsp.two.dsp48e1_add_lo/DSP_OVERFLOW_UNCONNECTED\,
      P(47) => \EXP_OP.OP/A\(94),
      P(46 downto 9) => \EXP_OP.OP/Z_trunc\(93 downto 56),
      P(8) => \n_97_EXP_OP.OP/i_calculate_Xf/dsp.two.dsp48e1_add_lo/DSP\,
      P(7) => \n_98_EXP_OP.OP/i_calculate_Xf/dsp.two.dsp48e1_add_lo/DSP\,
      P(6) => \n_99_EXP_OP.OP/i_calculate_Xf/dsp.two.dsp48e1_add_lo/DSP\,
      P(5) => \n_100_EXP_OP.OP/i_calculate_Xf/dsp.two.dsp48e1_add_lo/DSP\,
      P(4) => \n_101_EXP_OP.OP/i_calculate_Xf/dsp.two.dsp48e1_add_lo/DSP\,
      P(3) => \n_102_EXP_OP.OP/i_calculate_Xf/dsp.two.dsp48e1_add_lo/DSP\,
      P(2) => \n_103_EXP_OP.OP/i_calculate_Xf/dsp.two.dsp48e1_add_lo/DSP\,
      P(1) => \n_104_EXP_OP.OP/i_calculate_Xf/dsp.two.dsp48e1_add_lo/DSP\,
      P(0) => \n_105_EXP_OP.OP/i_calculate_Xf/dsp.two.dsp48e1_add_lo/DSP\,
      PATTERNBDETECT => \NLW_EXP_OP.OP/i_calculate_Xf/dsp.two.dsp48e1_add_lo/DSP_PATTERNBDETECT_UNCONNECTED\,
      PATTERNDETECT => \n_4_EXP_OP.OP/i_calculate_Xf/dsp.two.dsp48e1_add_lo/DSP\,
      PCIN(47) => \<const0>\,
      PCIN(46) => \<const0>\,
      PCIN(45) => \<const0>\,
      PCIN(44) => \<const0>\,
      PCIN(43) => \<const0>\,
      PCIN(42) => \<const0>\,
      PCIN(41) => \<const0>\,
      PCIN(40) => \<const0>\,
      PCIN(39) => \<const0>\,
      PCIN(38) => \<const0>\,
      PCIN(37) => \<const0>\,
      PCIN(36) => \<const0>\,
      PCIN(35) => \<const0>\,
      PCIN(34) => \<const0>\,
      PCIN(33) => \<const0>\,
      PCIN(32) => \<const0>\,
      PCIN(31) => \<const0>\,
      PCIN(30) => \<const0>\,
      PCIN(29) => \<const0>\,
      PCIN(28) => \<const0>\,
      PCIN(27) => \<const0>\,
      PCIN(26) => \<const0>\,
      PCIN(25) => \<const0>\,
      PCIN(24) => \<const0>\,
      PCIN(23) => \<const0>\,
      PCIN(22) => \<const0>\,
      PCIN(21) => \<const0>\,
      PCIN(20) => \<const0>\,
      PCIN(19) => \<const0>\,
      PCIN(18) => \<const0>\,
      PCIN(17) => \<const0>\,
      PCIN(16) => \<const0>\,
      PCIN(15) => \<const0>\,
      PCIN(14) => \<const0>\,
      PCIN(13) => \<const0>\,
      PCIN(12) => \<const0>\,
      PCIN(11) => \<const0>\,
      PCIN(10) => \<const0>\,
      PCIN(9) => \<const0>\,
      PCIN(8) => \<const0>\,
      PCIN(7) => \<const0>\,
      PCIN(6) => \<const0>\,
      PCIN(5) => \<const0>\,
      PCIN(4) => \<const0>\,
      PCIN(3) => \<const0>\,
      PCIN(2) => \<const0>\,
      PCIN(1) => \<const0>\,
      PCIN(0) => \<const0>\,
      PCOUT(47) => \n_106_EXP_OP.OP/i_calculate_Xf/dsp.two.dsp48e1_add_lo/DSP\,
      PCOUT(46) => \n_107_EXP_OP.OP/i_calculate_Xf/dsp.two.dsp48e1_add_lo/DSP\,
      PCOUT(45) => \n_108_EXP_OP.OP/i_calculate_Xf/dsp.two.dsp48e1_add_lo/DSP\,
      PCOUT(44) => \n_109_EXP_OP.OP/i_calculate_Xf/dsp.two.dsp48e1_add_lo/DSP\,
      PCOUT(43) => \n_110_EXP_OP.OP/i_calculate_Xf/dsp.two.dsp48e1_add_lo/DSP\,
      PCOUT(42) => \n_111_EXP_OP.OP/i_calculate_Xf/dsp.two.dsp48e1_add_lo/DSP\,
      PCOUT(41) => \n_112_EXP_OP.OP/i_calculate_Xf/dsp.two.dsp48e1_add_lo/DSP\,
      PCOUT(40) => \n_113_EXP_OP.OP/i_calculate_Xf/dsp.two.dsp48e1_add_lo/DSP\,
      PCOUT(39) => \n_114_EXP_OP.OP/i_calculate_Xf/dsp.two.dsp48e1_add_lo/DSP\,
      PCOUT(38) => \n_115_EXP_OP.OP/i_calculate_Xf/dsp.two.dsp48e1_add_lo/DSP\,
      PCOUT(37) => \n_116_EXP_OP.OP/i_calculate_Xf/dsp.two.dsp48e1_add_lo/DSP\,
      PCOUT(36) => \n_117_EXP_OP.OP/i_calculate_Xf/dsp.two.dsp48e1_add_lo/DSP\,
      PCOUT(35) => \n_118_EXP_OP.OP/i_calculate_Xf/dsp.two.dsp48e1_add_lo/DSP\,
      PCOUT(34) => \n_119_EXP_OP.OP/i_calculate_Xf/dsp.two.dsp48e1_add_lo/DSP\,
      PCOUT(33) => \n_120_EXP_OP.OP/i_calculate_Xf/dsp.two.dsp48e1_add_lo/DSP\,
      PCOUT(32) => \n_121_EXP_OP.OP/i_calculate_Xf/dsp.two.dsp48e1_add_lo/DSP\,
      PCOUT(31) => \n_122_EXP_OP.OP/i_calculate_Xf/dsp.two.dsp48e1_add_lo/DSP\,
      PCOUT(30) => \n_123_EXP_OP.OP/i_calculate_Xf/dsp.two.dsp48e1_add_lo/DSP\,
      PCOUT(29) => \n_124_EXP_OP.OP/i_calculate_Xf/dsp.two.dsp48e1_add_lo/DSP\,
      PCOUT(28) => \n_125_EXP_OP.OP/i_calculate_Xf/dsp.two.dsp48e1_add_lo/DSP\,
      PCOUT(27) => \n_126_EXP_OP.OP/i_calculate_Xf/dsp.two.dsp48e1_add_lo/DSP\,
      PCOUT(26) => \n_127_EXP_OP.OP/i_calculate_Xf/dsp.two.dsp48e1_add_lo/DSP\,
      PCOUT(25) => \n_128_EXP_OP.OP/i_calculate_Xf/dsp.two.dsp48e1_add_lo/DSP\,
      PCOUT(24) => \n_129_EXP_OP.OP/i_calculate_Xf/dsp.two.dsp48e1_add_lo/DSP\,
      PCOUT(23) => \n_130_EXP_OP.OP/i_calculate_Xf/dsp.two.dsp48e1_add_lo/DSP\,
      PCOUT(22) => \n_131_EXP_OP.OP/i_calculate_Xf/dsp.two.dsp48e1_add_lo/DSP\,
      PCOUT(21) => \n_132_EXP_OP.OP/i_calculate_Xf/dsp.two.dsp48e1_add_lo/DSP\,
      PCOUT(20) => \n_133_EXP_OP.OP/i_calculate_Xf/dsp.two.dsp48e1_add_lo/DSP\,
      PCOUT(19) => \n_134_EXP_OP.OP/i_calculate_Xf/dsp.two.dsp48e1_add_lo/DSP\,
      PCOUT(18) => \n_135_EXP_OP.OP/i_calculate_Xf/dsp.two.dsp48e1_add_lo/DSP\,
      PCOUT(17) => \n_136_EXP_OP.OP/i_calculate_Xf/dsp.two.dsp48e1_add_lo/DSP\,
      PCOUT(16) => \n_137_EXP_OP.OP/i_calculate_Xf/dsp.two.dsp48e1_add_lo/DSP\,
      PCOUT(15) => \n_138_EXP_OP.OP/i_calculate_Xf/dsp.two.dsp48e1_add_lo/DSP\,
      PCOUT(14) => \n_139_EXP_OP.OP/i_calculate_Xf/dsp.two.dsp48e1_add_lo/DSP\,
      PCOUT(13) => \n_140_EXP_OP.OP/i_calculate_Xf/dsp.two.dsp48e1_add_lo/DSP\,
      PCOUT(12) => \n_141_EXP_OP.OP/i_calculate_Xf/dsp.two.dsp48e1_add_lo/DSP\,
      PCOUT(11) => \n_142_EXP_OP.OP/i_calculate_Xf/dsp.two.dsp48e1_add_lo/DSP\,
      PCOUT(10) => \n_143_EXP_OP.OP/i_calculate_Xf/dsp.two.dsp48e1_add_lo/DSP\,
      PCOUT(9) => \n_144_EXP_OP.OP/i_calculate_Xf/dsp.two.dsp48e1_add_lo/DSP\,
      PCOUT(8) => \n_145_EXP_OP.OP/i_calculate_Xf/dsp.two.dsp48e1_add_lo/DSP\,
      PCOUT(7) => \n_146_EXP_OP.OP/i_calculate_Xf/dsp.two.dsp48e1_add_lo/DSP\,
      PCOUT(6) => \n_147_EXP_OP.OP/i_calculate_Xf/dsp.two.dsp48e1_add_lo/DSP\,
      PCOUT(5) => \n_148_EXP_OP.OP/i_calculate_Xf/dsp.two.dsp48e1_add_lo/DSP\,
      PCOUT(4) => \n_149_EXP_OP.OP/i_calculate_Xf/dsp.two.dsp48e1_add_lo/DSP\,
      PCOUT(3) => \n_150_EXP_OP.OP/i_calculate_Xf/dsp.two.dsp48e1_add_lo/DSP\,
      PCOUT(2) => \n_151_EXP_OP.OP/i_calculate_Xf/dsp.two.dsp48e1_add_lo/DSP\,
      PCOUT(1) => \n_152_EXP_OP.OP/i_calculate_Xf/dsp.two.dsp48e1_add_lo/DSP\,
      PCOUT(0) => \n_153_EXP_OP.OP/i_calculate_Xf/dsp.two.dsp48e1_add_lo/DSP\,
      RSTA => \<const0>\,
      RSTALLCARRYIN => \<const0>\,
      RSTALUMODE => \<const0>\,
      RSTB => \<const0>\,
      RSTC => \<const0>\,
      RSTCTRL => \<const0>\,
      RSTD => \<const0>\,
      RSTINMODE => \<const0>\,
      RSTM => \<const0>\,
      RSTP => \<const0>\,
      UNDERFLOW => \NLW_EXP_OP.OP/i_calculate_Xf/dsp.two.dsp48e1_add_lo/DSP_UNDERFLOW_UNCONNECTED\
    );
\EXP_OP.OP/i_calculate_e2A\: entity work.vivado_activity_thread_ap_dexp_13_full_dspflt_exp_e2A
    port map (
      a(8 downto 0) => \EXP_OP.OP/A\(102 downto 94),
      ce => aclken,
      clk => aclk,
      result(56 downto 0) => \EXP_OP.OP/e2a\(103 downto 47)
    );
\EXP_OP.OP/i_calculate_e2zmzm1\: entity work.vivado_activity_thread_ap_dexp_13_full_dspflt_exp_e2zmzm1
    port map (
      ce => aclken,
      clk => aclk,
      result(37 downto 0) => \EXP_OP.OP/e2zmzm1\(84 downto 47),
      z(37 downto 0) => \EXP_OP.OP/Z_trunc\(93 downto 56)
    );
\EXP_OP.OP/i_ccm_ln2/g_tables[0].i_addsub/dsp.two.dsp48e1_add_hi/DSP\: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 0,
      ADREG => 0,
      ALUMODEREG => 0,
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 0,
      BREG => 0,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 0,
      DREG => 0,
      INMODEREG => 0,
      IS_ALUMODE_INVERTED => B"0000",
      IS_CARRYIN_INVERTED => '0',
      IS_CLK_INVERTED => '0',
      IS_INMODE_INVERTED => B"00000",
      IS_OPMODE_INVERTED => B"0000000",
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 0,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "NONE",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
    port map (
      A(29) => \<const0>\,
      A(28) => \<const0>\,
      A(27) => \<const0>\,
      A(26) => \<const0>\,
      A(25) => \<const0>\,
      A(24) => \<const0>\,
      A(23) => \<const0>\,
      A(22) => \<const0>\,
      A(21) => \<const0>\,
      A(20) => \<const0>\,
      A(19) => \<const0>\,
      A(18) => \<const0>\,
      A(17) => \<const0>\,
      A(16) => \<const0>\,
      A(15) => \<const0>\,
      A(14) => \<const0>\,
      A(13) => \<const0>\,
      A(12) => \<const0>\,
      A(11) => \<const0>\,
      A(10) => \<const0>\,
      A(9) => \<const0>\,
      A(8) => \<const0>\,
      A(7) => \<const0>\,
      A(6) => \<const0>\,
      A(5) => \<const0>\,
      A(4) => \<const0>\,
      A(3) => \<const0>\,
      A(2) => \<const0>\,
      A(1) => \<const0>\,
      A(0) => \<const0>\,
      ACIN(29) => \<const0>\,
      ACIN(28) => \<const0>\,
      ACIN(27) => \<const0>\,
      ACIN(26) => \<const0>\,
      ACIN(25) => \<const0>\,
      ACIN(24) => \<const0>\,
      ACIN(23) => \<const0>\,
      ACIN(22) => \<const0>\,
      ACIN(21) => \<const0>\,
      ACIN(20) => \<const0>\,
      ACIN(19) => \<const0>\,
      ACIN(18) => \<const0>\,
      ACIN(17) => \<const0>\,
      ACIN(16) => \<const0>\,
      ACIN(15) => \<const0>\,
      ACIN(14) => \<const0>\,
      ACIN(13) => \<const0>\,
      ACIN(12) => \<const0>\,
      ACIN(11) => \<const0>\,
      ACIN(10) => \<const0>\,
      ACIN(9) => \<const0>\,
      ACIN(8) => \<const0>\,
      ACIN(7) => \<const0>\,
      ACIN(6) => \<const0>\,
      ACIN(5) => \<const0>\,
      ACIN(4) => \<const0>\,
      ACIN(3) => \<const0>\,
      ACIN(2) => \<const0>\,
      ACIN(1) => \<const0>\,
      ACIN(0) => \<const0>\,
      ACOUT(29) => \n_24_EXP_OP.OP/i_ccm_ln2/g_tables[0].i_addsub/dsp.two.dsp48e1_add_hi/DSP\,
      ACOUT(28) => \n_25_EXP_OP.OP/i_ccm_ln2/g_tables[0].i_addsub/dsp.two.dsp48e1_add_hi/DSP\,
      ACOUT(27) => \n_26_EXP_OP.OP/i_ccm_ln2/g_tables[0].i_addsub/dsp.two.dsp48e1_add_hi/DSP\,
      ACOUT(26) => \n_27_EXP_OP.OP/i_ccm_ln2/g_tables[0].i_addsub/dsp.two.dsp48e1_add_hi/DSP\,
      ACOUT(25) => \n_28_EXP_OP.OP/i_ccm_ln2/g_tables[0].i_addsub/dsp.two.dsp48e1_add_hi/DSP\,
      ACOUT(24) => \n_29_EXP_OP.OP/i_ccm_ln2/g_tables[0].i_addsub/dsp.two.dsp48e1_add_hi/DSP\,
      ACOUT(23) => \n_30_EXP_OP.OP/i_ccm_ln2/g_tables[0].i_addsub/dsp.two.dsp48e1_add_hi/DSP\,
      ACOUT(22) => \n_31_EXP_OP.OP/i_ccm_ln2/g_tables[0].i_addsub/dsp.two.dsp48e1_add_hi/DSP\,
      ACOUT(21) => \n_32_EXP_OP.OP/i_ccm_ln2/g_tables[0].i_addsub/dsp.two.dsp48e1_add_hi/DSP\,
      ACOUT(20) => \n_33_EXP_OP.OP/i_ccm_ln2/g_tables[0].i_addsub/dsp.two.dsp48e1_add_hi/DSP\,
      ACOUT(19) => \n_34_EXP_OP.OP/i_ccm_ln2/g_tables[0].i_addsub/dsp.two.dsp48e1_add_hi/DSP\,
      ACOUT(18) => \n_35_EXP_OP.OP/i_ccm_ln2/g_tables[0].i_addsub/dsp.two.dsp48e1_add_hi/DSP\,
      ACOUT(17) => \n_36_EXP_OP.OP/i_ccm_ln2/g_tables[0].i_addsub/dsp.two.dsp48e1_add_hi/DSP\,
      ACOUT(16) => \n_37_EXP_OP.OP/i_ccm_ln2/g_tables[0].i_addsub/dsp.two.dsp48e1_add_hi/DSP\,
      ACOUT(15) => \n_38_EXP_OP.OP/i_ccm_ln2/g_tables[0].i_addsub/dsp.two.dsp48e1_add_hi/DSP\,
      ACOUT(14) => \n_39_EXP_OP.OP/i_ccm_ln2/g_tables[0].i_addsub/dsp.two.dsp48e1_add_hi/DSP\,
      ACOUT(13) => \n_40_EXP_OP.OP/i_ccm_ln2/g_tables[0].i_addsub/dsp.two.dsp48e1_add_hi/DSP\,
      ACOUT(12) => \n_41_EXP_OP.OP/i_ccm_ln2/g_tables[0].i_addsub/dsp.two.dsp48e1_add_hi/DSP\,
      ACOUT(11) => \n_42_EXP_OP.OP/i_ccm_ln2/g_tables[0].i_addsub/dsp.two.dsp48e1_add_hi/DSP\,
      ACOUT(10) => \n_43_EXP_OP.OP/i_ccm_ln2/g_tables[0].i_addsub/dsp.two.dsp48e1_add_hi/DSP\,
      ACOUT(9) => \n_44_EXP_OP.OP/i_ccm_ln2/g_tables[0].i_addsub/dsp.two.dsp48e1_add_hi/DSP\,
      ACOUT(8) => \n_45_EXP_OP.OP/i_ccm_ln2/g_tables[0].i_addsub/dsp.two.dsp48e1_add_hi/DSP\,
      ACOUT(7) => \n_46_EXP_OP.OP/i_ccm_ln2/g_tables[0].i_addsub/dsp.two.dsp48e1_add_hi/DSP\,
      ACOUT(6) => \n_47_EXP_OP.OP/i_ccm_ln2/g_tables[0].i_addsub/dsp.two.dsp48e1_add_hi/DSP\,
      ACOUT(5) => \n_48_EXP_OP.OP/i_ccm_ln2/g_tables[0].i_addsub/dsp.two.dsp48e1_add_hi/DSP\,
      ACOUT(4) => \n_49_EXP_OP.OP/i_ccm_ln2/g_tables[0].i_addsub/dsp.two.dsp48e1_add_hi/DSP\,
      ACOUT(3) => \n_50_EXP_OP.OP/i_ccm_ln2/g_tables[0].i_addsub/dsp.two.dsp48e1_add_hi/DSP\,
      ACOUT(2) => \n_51_EXP_OP.OP/i_ccm_ln2/g_tables[0].i_addsub/dsp.two.dsp48e1_add_hi/DSP\,
      ACOUT(1) => \n_52_EXP_OP.OP/i_ccm_ln2/g_tables[0].i_addsub/dsp.two.dsp48e1_add_hi/DSP\,
      ACOUT(0) => \n_53_EXP_OP.OP/i_ccm_ln2/g_tables[0].i_addsub/dsp.two.dsp48e1_add_hi/DSP\,
      ALUMODE(3) => \<const0>\,
      ALUMODE(2) => \<const0>\,
      ALUMODE(1) => \EXP_OP.OP/i_ccm_ln2/g_tables[1].i_addsub/alumode_lo\(1),
      ALUMODE(0) => \EXP_OP.OP/i_ccm_ln2/g_tables[1].i_addsub/alumode_lo\(1),
      B(17) => \<const0>\,
      B(16) => n_0_g0_b64,
      B(15) => n_0_g0_b63,
      B(14) => n_0_g0_b62,
      B(13) => n_0_g0_b61,
      B(12) => n_0_g0_b60,
      B(11) => n_0_g0_b59,
      B(10) => n_0_g0_b58,
      B(9) => n_0_g0_b57,
      B(8) => n_0_g0_b56,
      B(7) => n_0_g0_b55,
      B(6) => n_0_g0_b54,
      B(5) => n_0_g0_b53,
      B(4) => n_0_g0_b52,
      B(3) => n_0_g0_b51,
      B(2) => n_0_g0_b50,
      B(1) => n_0_g0_b49,
      B(0) => n_0_g0_b48,
      BCIN(17) => \<const0>\,
      BCIN(16) => \<const0>\,
      BCIN(15) => \<const0>\,
      BCIN(14) => \<const0>\,
      BCIN(13) => \<const0>\,
      BCIN(12) => \<const0>\,
      BCIN(11) => \<const0>\,
      BCIN(10) => \<const0>\,
      BCIN(9) => \<const0>\,
      BCIN(8) => \<const0>\,
      BCIN(7) => \<const0>\,
      BCIN(6) => \<const0>\,
      BCIN(5) => \<const0>\,
      BCIN(4) => \<const0>\,
      BCIN(3) => \<const0>\,
      BCIN(2) => \<const0>\,
      BCIN(1) => \<const0>\,
      BCIN(0) => \<const0>\,
      BCOUT(17) => \n_6_EXP_OP.OP/i_ccm_ln2/g_tables[0].i_addsub/dsp.two.dsp48e1_add_hi/DSP\,
      BCOUT(16) => \n_7_EXP_OP.OP/i_ccm_ln2/g_tables[0].i_addsub/dsp.two.dsp48e1_add_hi/DSP\,
      BCOUT(15) => \n_8_EXP_OP.OP/i_ccm_ln2/g_tables[0].i_addsub/dsp.two.dsp48e1_add_hi/DSP\,
      BCOUT(14) => \n_9_EXP_OP.OP/i_ccm_ln2/g_tables[0].i_addsub/dsp.two.dsp48e1_add_hi/DSP\,
      BCOUT(13) => \n_10_EXP_OP.OP/i_ccm_ln2/g_tables[0].i_addsub/dsp.two.dsp48e1_add_hi/DSP\,
      BCOUT(12) => \n_11_EXP_OP.OP/i_ccm_ln2/g_tables[0].i_addsub/dsp.two.dsp48e1_add_hi/DSP\,
      BCOUT(11) => \n_12_EXP_OP.OP/i_ccm_ln2/g_tables[0].i_addsub/dsp.two.dsp48e1_add_hi/DSP\,
      BCOUT(10) => \n_13_EXP_OP.OP/i_ccm_ln2/g_tables[0].i_addsub/dsp.two.dsp48e1_add_hi/DSP\,
      BCOUT(9) => \n_14_EXP_OP.OP/i_ccm_ln2/g_tables[0].i_addsub/dsp.two.dsp48e1_add_hi/DSP\,
      BCOUT(8) => \n_15_EXP_OP.OP/i_ccm_ln2/g_tables[0].i_addsub/dsp.two.dsp48e1_add_hi/DSP\,
      BCOUT(7) => \n_16_EXP_OP.OP/i_ccm_ln2/g_tables[0].i_addsub/dsp.two.dsp48e1_add_hi/DSP\,
      BCOUT(6) => \n_17_EXP_OP.OP/i_ccm_ln2/g_tables[0].i_addsub/dsp.two.dsp48e1_add_hi/DSP\,
      BCOUT(5) => \n_18_EXP_OP.OP/i_ccm_ln2/g_tables[0].i_addsub/dsp.two.dsp48e1_add_hi/DSP\,
      BCOUT(4) => \n_19_EXP_OP.OP/i_ccm_ln2/g_tables[0].i_addsub/dsp.two.dsp48e1_add_hi/DSP\,
      BCOUT(3) => \n_20_EXP_OP.OP/i_ccm_ln2/g_tables[0].i_addsub/dsp.two.dsp48e1_add_hi/DSP\,
      BCOUT(2) => \n_21_EXP_OP.OP/i_ccm_ln2/g_tables[0].i_addsub/dsp.two.dsp48e1_add_hi/DSP\,
      BCOUT(1) => \n_22_EXP_OP.OP/i_ccm_ln2/g_tables[0].i_addsub/dsp.two.dsp48e1_add_hi/DSP\,
      BCOUT(0) => \n_23_EXP_OP.OP/i_ccm_ln2/g_tables[0].i_addsub/dsp.two.dsp48e1_add_hi/DSP\,
      C(47) => \<const0>\,
      C(46) => \<const0>\,
      C(45) => \<const0>\,
      C(44) => \<const0>\,
      C(43) => \<const0>\,
      C(42) => \<const0>\,
      C(41) => \<const0>\,
      C(40) => \<const0>\,
      C(39) => \<const0>\,
      C(38) => \<const0>\,
      C(37) => \<const0>\,
      C(36) => \<const0>\,
      C(35) => \<const0>\,
      C(34) => \<const0>\,
      C(33) => \<const0>\,
      C(32) => \<const0>\,
      C(31) => \<const0>\,
      C(30) => \<const0>\,
      C(29) => \<const0>\,
      C(28) => \<const0>\,
      C(27) => \<const0>\,
      C(26) => \<const0>\,
      C(25) => \<const0>\,
      C(24) => \<const0>\,
      C(23) => \<const0>\,
      C(22) => \<const0>\,
      C(21) => \<const0>\,
      C(20) => \<const0>\,
      C(19) => \<const0>\,
      C(18) => \<const0>\,
      C(17) => \<const0>\,
      C(16) => \<const0>\,
      C(15) => \<const0>\,
      C(14) => \<const0>\,
      C(13) => \<const0>\,
      C(12) => \<const0>\,
      C(11) => \<const0>\,
      C(10) => \<const0>\,
      C(9) => \<const0>\,
      C(8) => \<const0>\,
      C(7) => \<const0>\,
      C(6) => \<const0>\,
      C(5) => \<const0>\,
      C(4) => \<const0>\,
      C(3) => \<const0>\,
      C(2) => \<const0>\,
      C(1) => \<const0>\,
      C(0) => \<const0>\,
      CARRYCASCIN => \EXP_OP.OP/i_ccm_ln2/g_tables[0].i_addsub/carrycasc\,
      CARRYCASCOUT => \n_0_EXP_OP.OP/i_ccm_ln2/g_tables[0].i_addsub/dsp.two.dsp48e1_add_hi/DSP\,
      CARRYIN => \<const0>\,
      CARRYINSEL(2) => \<const0>\,
      CARRYINSEL(1) => \<const1>\,
      CARRYINSEL(0) => \<const0>\,
      CARRYOUT(3) => \n_54_EXP_OP.OP/i_ccm_ln2/g_tables[0].i_addsub/dsp.two.dsp48e1_add_hi/DSP\,
      CARRYOUT(2) => \n_55_EXP_OP.OP/i_ccm_ln2/g_tables[0].i_addsub/dsp.two.dsp48e1_add_hi/DSP\,
      CARRYOUT(1) => \n_56_EXP_OP.OP/i_ccm_ln2/g_tables[0].i_addsub/dsp.two.dsp48e1_add_hi/DSP\,
      CARRYOUT(0) => \n_57_EXP_OP.OP/i_ccm_ln2/g_tables[0].i_addsub/dsp.two.dsp48e1_add_hi/DSP\,
      CEA1 => \<const0>\,
      CEA2 => \<const0>\,
      CEAD => \<const0>\,
      CEALUMODE => \<const0>\,
      CEB1 => \<const0>\,
      CEB2 => \<const0>\,
      CEC => \<const0>\,
      CECARRYIN => \<const0>\,
      CECTRL => \<const0>\,
      CED => \<const0>\,
      CEINMODE => \<const0>\,
      CEM => \<const0>\,
      CEP => \<const0>\,
      CLK => aclk,
      D(24) => \<const0>\,
      D(23) => \<const0>\,
      D(22) => \<const0>\,
      D(21) => \<const0>\,
      D(20) => \<const0>\,
      D(19) => \<const0>\,
      D(18) => \<const0>\,
      D(17) => \<const0>\,
      D(16) => \<const0>\,
      D(15) => \<const0>\,
      D(14) => \<const0>\,
      D(13) => \<const0>\,
      D(12) => \<const0>\,
      D(11) => \<const0>\,
      D(10) => \<const0>\,
      D(9) => \<const0>\,
      D(8) => \<const0>\,
      D(7) => \<const0>\,
      D(6) => \<const0>\,
      D(5) => \<const0>\,
      D(4) => \<const0>\,
      D(3) => \<const0>\,
      D(2) => \<const0>\,
      D(1) => \<const0>\,
      D(0) => \<const0>\,
      INMODE(4) => \<const0>\,
      INMODE(3) => \<const0>\,
      INMODE(2) => \<const0>\,
      INMODE(1) => \<const0>\,
      INMODE(0) => \<const0>\,
      MULTSIGNIN => \<const0>\,
      MULTSIGNOUT => \NLW_EXP_OP.OP/i_ccm_ln2/g_tables[0].i_addsub/dsp.two.dsp48e1_add_hi/DSP_MULTSIGNOUT_UNCONNECTED\,
      OPMODE(6) => \<const0>\,
      OPMODE(5) => \<const1>\,
      OPMODE(4) => \<const1>\,
      OPMODE(3) => \<const0>\,
      OPMODE(2) => \<const0>\,
      OPMODE(1) => \<const1>\,
      OPMODE(0) => \<const1>\,
      OVERFLOW => \NLW_EXP_OP.OP/i_ccm_ln2/g_tables[0].i_addsub/dsp.two.dsp48e1_add_hi/DSP_OVERFLOW_UNCONNECTED\,
      P(47) => \n_58_EXP_OP.OP/i_ccm_ln2/g_tables[0].i_addsub/dsp.two.dsp48e1_add_hi/DSP\,
      P(46) => \n_59_EXP_OP.OP/i_ccm_ln2/g_tables[0].i_addsub/dsp.two.dsp48e1_add_hi/DSP\,
      P(45) => \n_60_EXP_OP.OP/i_ccm_ln2/g_tables[0].i_addsub/dsp.two.dsp48e1_add_hi/DSP\,
      P(44) => \n_61_EXP_OP.OP/i_ccm_ln2/g_tables[0].i_addsub/dsp.two.dsp48e1_add_hi/DSP\,
      P(43) => \n_62_EXP_OP.OP/i_ccm_ln2/g_tables[0].i_addsub/dsp.two.dsp48e1_add_hi/DSP\,
      P(42) => \n_63_EXP_OP.OP/i_ccm_ln2/g_tables[0].i_addsub/dsp.two.dsp48e1_add_hi/DSP\,
      P(41) => \n_64_EXP_OP.OP/i_ccm_ln2/g_tables[0].i_addsub/dsp.two.dsp48e1_add_hi/DSP\,
      P(40) => \n_65_EXP_OP.OP/i_ccm_ln2/g_tables[0].i_addsub/dsp.two.dsp48e1_add_hi/DSP\,
      P(39) => \n_66_EXP_OP.OP/i_ccm_ln2/g_tables[0].i_addsub/dsp.two.dsp48e1_add_hi/DSP\,
      P(38) => \n_67_EXP_OP.OP/i_ccm_ln2/g_tables[0].i_addsub/dsp.two.dsp48e1_add_hi/DSP\,
      P(37) => \n_68_EXP_OP.OP/i_ccm_ln2/g_tables[0].i_addsub/dsp.two.dsp48e1_add_hi/DSP\,
      P(36) => \n_69_EXP_OP.OP/i_ccm_ln2/g_tables[0].i_addsub/dsp.two.dsp48e1_add_hi/DSP\,
      P(35) => \n_70_EXP_OP.OP/i_ccm_ln2/g_tables[0].i_addsub/dsp.two.dsp48e1_add_hi/DSP\,
      P(34) => \n_71_EXP_OP.OP/i_ccm_ln2/g_tables[0].i_addsub/dsp.two.dsp48e1_add_hi/DSP\,
      P(33) => \n_72_EXP_OP.OP/i_ccm_ln2/g_tables[0].i_addsub/dsp.two.dsp48e1_add_hi/DSP\,
      P(32) => \n_73_EXP_OP.OP/i_ccm_ln2/g_tables[0].i_addsub/dsp.two.dsp48e1_add_hi/DSP\,
      P(31) => \n_74_EXP_OP.OP/i_ccm_ln2/g_tables[0].i_addsub/dsp.two.dsp48e1_add_hi/DSP\,
      P(30) => \n_75_EXP_OP.OP/i_ccm_ln2/g_tables[0].i_addsub/dsp.two.dsp48e1_add_hi/DSP\,
      P(29) => \n_76_EXP_OP.OP/i_ccm_ln2/g_tables[0].i_addsub/dsp.two.dsp48e1_add_hi/DSP\,
      P(28) => \n_77_EXP_OP.OP/i_ccm_ln2/g_tables[0].i_addsub/dsp.two.dsp48e1_add_hi/DSP\,
      P(27) => \n_78_EXP_OP.OP/i_ccm_ln2/g_tables[0].i_addsub/dsp.two.dsp48e1_add_hi/DSP\,
      P(26) => \n_79_EXP_OP.OP/i_ccm_ln2/g_tables[0].i_addsub/dsp.two.dsp48e1_add_hi/DSP\,
      P(25) => \n_80_EXP_OP.OP/i_ccm_ln2/g_tables[0].i_addsub/dsp.two.dsp48e1_add_hi/DSP\,
      P(24) => \n_81_EXP_OP.OP/i_ccm_ln2/g_tables[0].i_addsub/dsp.two.dsp48e1_add_hi/DSP\,
      P(23) => \n_82_EXP_OP.OP/i_ccm_ln2/g_tables[0].i_addsub/dsp.two.dsp48e1_add_hi/DSP\,
      P(22) => \n_83_EXP_OP.OP/i_ccm_ln2/g_tables[0].i_addsub/dsp.two.dsp48e1_add_hi/DSP\,
      P(21 downto 0) => \EXP_OP.OP/i_ccm_ln2/partial_product_sum[0]\(69 downto 48),
      PATTERNBDETECT => \NLW_EXP_OP.OP/i_ccm_ln2/g_tables[0].i_addsub/dsp.two.dsp48e1_add_hi/DSP_PATTERNBDETECT_UNCONNECTED\,
      PATTERNDETECT => \n_4_EXP_OP.OP/i_ccm_ln2/g_tables[0].i_addsub/dsp.two.dsp48e1_add_hi/DSP\,
      PCIN(47) => \<const0>\,
      PCIN(46) => \<const0>\,
      PCIN(45) => \<const0>\,
      PCIN(44) => \<const0>\,
      PCIN(43) => \<const0>\,
      PCIN(42) => \<const0>\,
      PCIN(41) => \<const0>\,
      PCIN(40) => \<const0>\,
      PCIN(39) => \<const0>\,
      PCIN(38) => \<const0>\,
      PCIN(37) => \<const0>\,
      PCIN(36) => \<const0>\,
      PCIN(35) => \<const0>\,
      PCIN(34) => \<const0>\,
      PCIN(33) => \<const0>\,
      PCIN(32) => \<const0>\,
      PCIN(31) => \<const0>\,
      PCIN(30) => \<const0>\,
      PCIN(29) => \<const0>\,
      PCIN(28) => \<const0>\,
      PCIN(27) => \<const0>\,
      PCIN(26) => \<const0>\,
      PCIN(25) => \<const0>\,
      PCIN(24) => \<const0>\,
      PCIN(23) => \<const0>\,
      PCIN(22) => \<const0>\,
      PCIN(21) => \<const0>\,
      PCIN(20) => \<const0>\,
      PCIN(19) => \<const0>\,
      PCIN(18) => \<const0>\,
      PCIN(17) => \<const0>\,
      PCIN(16) => \<const0>\,
      PCIN(15) => \<const0>\,
      PCIN(14) => \<const0>\,
      PCIN(13) => \<const0>\,
      PCIN(12) => \<const0>\,
      PCIN(11) => \<const0>\,
      PCIN(10) => \<const0>\,
      PCIN(9) => \<const0>\,
      PCIN(8) => \<const0>\,
      PCIN(7) => \<const0>\,
      PCIN(6) => \<const0>\,
      PCIN(5) => \<const0>\,
      PCIN(4) => \<const0>\,
      PCIN(3) => \<const0>\,
      PCIN(2) => \<const0>\,
      PCIN(1) => \<const0>\,
      PCIN(0) => \<const0>\,
      PCOUT(47) => \n_106_EXP_OP.OP/i_ccm_ln2/g_tables[0].i_addsub/dsp.two.dsp48e1_add_hi/DSP\,
      PCOUT(46) => \n_107_EXP_OP.OP/i_ccm_ln2/g_tables[0].i_addsub/dsp.two.dsp48e1_add_hi/DSP\,
      PCOUT(45) => \n_108_EXP_OP.OP/i_ccm_ln2/g_tables[0].i_addsub/dsp.two.dsp48e1_add_hi/DSP\,
      PCOUT(44) => \n_109_EXP_OP.OP/i_ccm_ln2/g_tables[0].i_addsub/dsp.two.dsp48e1_add_hi/DSP\,
      PCOUT(43) => \n_110_EXP_OP.OP/i_ccm_ln2/g_tables[0].i_addsub/dsp.two.dsp48e1_add_hi/DSP\,
      PCOUT(42) => \n_111_EXP_OP.OP/i_ccm_ln2/g_tables[0].i_addsub/dsp.two.dsp48e1_add_hi/DSP\,
      PCOUT(41) => \n_112_EXP_OP.OP/i_ccm_ln2/g_tables[0].i_addsub/dsp.two.dsp48e1_add_hi/DSP\,
      PCOUT(40) => \n_113_EXP_OP.OP/i_ccm_ln2/g_tables[0].i_addsub/dsp.two.dsp48e1_add_hi/DSP\,
      PCOUT(39) => \n_114_EXP_OP.OP/i_ccm_ln2/g_tables[0].i_addsub/dsp.two.dsp48e1_add_hi/DSP\,
      PCOUT(38) => \n_115_EXP_OP.OP/i_ccm_ln2/g_tables[0].i_addsub/dsp.two.dsp48e1_add_hi/DSP\,
      PCOUT(37) => \n_116_EXP_OP.OP/i_ccm_ln2/g_tables[0].i_addsub/dsp.two.dsp48e1_add_hi/DSP\,
      PCOUT(36) => \n_117_EXP_OP.OP/i_ccm_ln2/g_tables[0].i_addsub/dsp.two.dsp48e1_add_hi/DSP\,
      PCOUT(35) => \n_118_EXP_OP.OP/i_ccm_ln2/g_tables[0].i_addsub/dsp.two.dsp48e1_add_hi/DSP\,
      PCOUT(34) => \n_119_EXP_OP.OP/i_ccm_ln2/g_tables[0].i_addsub/dsp.two.dsp48e1_add_hi/DSP\,
      PCOUT(33) => \n_120_EXP_OP.OP/i_ccm_ln2/g_tables[0].i_addsub/dsp.two.dsp48e1_add_hi/DSP\,
      PCOUT(32) => \n_121_EXP_OP.OP/i_ccm_ln2/g_tables[0].i_addsub/dsp.two.dsp48e1_add_hi/DSP\,
      PCOUT(31) => \n_122_EXP_OP.OP/i_ccm_ln2/g_tables[0].i_addsub/dsp.two.dsp48e1_add_hi/DSP\,
      PCOUT(30) => \n_123_EXP_OP.OP/i_ccm_ln2/g_tables[0].i_addsub/dsp.two.dsp48e1_add_hi/DSP\,
      PCOUT(29) => \n_124_EXP_OP.OP/i_ccm_ln2/g_tables[0].i_addsub/dsp.two.dsp48e1_add_hi/DSP\,
      PCOUT(28) => \n_125_EXP_OP.OP/i_ccm_ln2/g_tables[0].i_addsub/dsp.two.dsp48e1_add_hi/DSP\,
      PCOUT(27) => \n_126_EXP_OP.OP/i_ccm_ln2/g_tables[0].i_addsub/dsp.two.dsp48e1_add_hi/DSP\,
      PCOUT(26) => \n_127_EXP_OP.OP/i_ccm_ln2/g_tables[0].i_addsub/dsp.two.dsp48e1_add_hi/DSP\,
      PCOUT(25) => \n_128_EXP_OP.OP/i_ccm_ln2/g_tables[0].i_addsub/dsp.two.dsp48e1_add_hi/DSP\,
      PCOUT(24) => \n_129_EXP_OP.OP/i_ccm_ln2/g_tables[0].i_addsub/dsp.two.dsp48e1_add_hi/DSP\,
      PCOUT(23) => \n_130_EXP_OP.OP/i_ccm_ln2/g_tables[0].i_addsub/dsp.two.dsp48e1_add_hi/DSP\,
      PCOUT(22) => \n_131_EXP_OP.OP/i_ccm_ln2/g_tables[0].i_addsub/dsp.two.dsp48e1_add_hi/DSP\,
      PCOUT(21) => \n_132_EXP_OP.OP/i_ccm_ln2/g_tables[0].i_addsub/dsp.two.dsp48e1_add_hi/DSP\,
      PCOUT(20) => \n_133_EXP_OP.OP/i_ccm_ln2/g_tables[0].i_addsub/dsp.two.dsp48e1_add_hi/DSP\,
      PCOUT(19) => \n_134_EXP_OP.OP/i_ccm_ln2/g_tables[0].i_addsub/dsp.two.dsp48e1_add_hi/DSP\,
      PCOUT(18) => \n_135_EXP_OP.OP/i_ccm_ln2/g_tables[0].i_addsub/dsp.two.dsp48e1_add_hi/DSP\,
      PCOUT(17) => \n_136_EXP_OP.OP/i_ccm_ln2/g_tables[0].i_addsub/dsp.two.dsp48e1_add_hi/DSP\,
      PCOUT(16) => \n_137_EXP_OP.OP/i_ccm_ln2/g_tables[0].i_addsub/dsp.two.dsp48e1_add_hi/DSP\,
      PCOUT(15) => \n_138_EXP_OP.OP/i_ccm_ln2/g_tables[0].i_addsub/dsp.two.dsp48e1_add_hi/DSP\,
      PCOUT(14) => \n_139_EXP_OP.OP/i_ccm_ln2/g_tables[0].i_addsub/dsp.two.dsp48e1_add_hi/DSP\,
      PCOUT(13) => \n_140_EXP_OP.OP/i_ccm_ln2/g_tables[0].i_addsub/dsp.two.dsp48e1_add_hi/DSP\,
      PCOUT(12) => \n_141_EXP_OP.OP/i_ccm_ln2/g_tables[0].i_addsub/dsp.two.dsp48e1_add_hi/DSP\,
      PCOUT(11) => \n_142_EXP_OP.OP/i_ccm_ln2/g_tables[0].i_addsub/dsp.two.dsp48e1_add_hi/DSP\,
      PCOUT(10) => \n_143_EXP_OP.OP/i_ccm_ln2/g_tables[0].i_addsub/dsp.two.dsp48e1_add_hi/DSP\,
      PCOUT(9) => \n_144_EXP_OP.OP/i_ccm_ln2/g_tables[0].i_addsub/dsp.two.dsp48e1_add_hi/DSP\,
      PCOUT(8) => \n_145_EXP_OP.OP/i_ccm_ln2/g_tables[0].i_addsub/dsp.two.dsp48e1_add_hi/DSP\,
      PCOUT(7) => \n_146_EXP_OP.OP/i_ccm_ln2/g_tables[0].i_addsub/dsp.two.dsp48e1_add_hi/DSP\,
      PCOUT(6) => \n_147_EXP_OP.OP/i_ccm_ln2/g_tables[0].i_addsub/dsp.two.dsp48e1_add_hi/DSP\,
      PCOUT(5) => \n_148_EXP_OP.OP/i_ccm_ln2/g_tables[0].i_addsub/dsp.two.dsp48e1_add_hi/DSP\,
      PCOUT(4) => \n_149_EXP_OP.OP/i_ccm_ln2/g_tables[0].i_addsub/dsp.two.dsp48e1_add_hi/DSP\,
      PCOUT(3) => \n_150_EXP_OP.OP/i_ccm_ln2/g_tables[0].i_addsub/dsp.two.dsp48e1_add_hi/DSP\,
      PCOUT(2) => \n_151_EXP_OP.OP/i_ccm_ln2/g_tables[0].i_addsub/dsp.two.dsp48e1_add_hi/DSP\,
      PCOUT(1) => \n_152_EXP_OP.OP/i_ccm_ln2/g_tables[0].i_addsub/dsp.two.dsp48e1_add_hi/DSP\,
      PCOUT(0) => \n_153_EXP_OP.OP/i_ccm_ln2/g_tables[0].i_addsub/dsp.two.dsp48e1_add_hi/DSP\,
      RSTA => \<const0>\,
      RSTALLCARRYIN => \<const0>\,
      RSTALUMODE => \<const0>\,
      RSTB => \<const0>\,
      RSTC => \<const0>\,
      RSTCTRL => \<const0>\,
      RSTD => \<const0>\,
      RSTINMODE => \<const0>\,
      RSTM => \<const0>\,
      RSTP => \<const0>\,
      UNDERFLOW => \NLW_EXP_OP.OP/i_ccm_ln2/g_tables[0].i_addsub/dsp.two.dsp48e1_add_hi/DSP_UNDERFLOW_UNCONNECTED\
    );
\EXP_OP.OP/i_ccm_ln2/g_tables[0].i_addsub/dsp.two.dsp48e1_add_lo/DSP\: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 0,
      ADREG => 0,
      ALUMODEREG => 0,
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 0,
      BREG => 0,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 0,
      DREG => 0,
      INMODEREG => 0,
      IS_ALUMODE_INVERTED => B"0000",
      IS_CARRYIN_INVERTED => '0',
      IS_CLK_INVERTED => '0',
      IS_INMODE_INVERTED => B"00000",
      IS_OPMODE_INVERTED => B"0000000",
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 0,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "NONE",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
    port map (
      A(29) => n_0_g0_b47,
      A(28) => n_0_g0_b46,
      A(27) => n_0_g0_b45,
      A(26) => n_0_g0_b44,
      A(25) => n_0_g0_b43,
      A(24) => n_0_g0_b42,
      A(23) => n_0_g0_b41,
      A(22) => n_0_g0_b40,
      A(21) => n_0_g0_b39,
      A(20) => n_0_g0_b38,
      A(19) => n_0_g0_b37,
      A(18) => n_0_g0_b36,
      A(17) => n_0_g0_b35,
      A(16) => n_0_g0_b34,
      A(15) => n_0_g0_b33,
      A(14) => n_0_g0_b32,
      A(13) => n_0_g0_b31,
      A(12) => n_0_g0_b30,
      A(11) => n_0_g0_b29,
      A(10) => n_0_g0_b28,
      A(9) => n_0_g0_b27,
      A(8) => n_0_g0_b26,
      A(7) => n_0_g0_b25,
      A(6) => n_0_g0_b24,
      A(5) => n_0_g0_b23,
      A(4) => n_0_g0_b22,
      A(3) => n_0_g0_b21,
      A(2) => n_0_g0_b20,
      A(1) => n_0_g0_b19,
      A(0) => n_0_g0_b18,
      ACIN(29) => \<const0>\,
      ACIN(28) => \<const0>\,
      ACIN(27) => \<const0>\,
      ACIN(26) => \<const0>\,
      ACIN(25) => \<const0>\,
      ACIN(24) => \<const0>\,
      ACIN(23) => \<const0>\,
      ACIN(22) => \<const0>\,
      ACIN(21) => \<const0>\,
      ACIN(20) => \<const0>\,
      ACIN(19) => \<const0>\,
      ACIN(18) => \<const0>\,
      ACIN(17) => \<const0>\,
      ACIN(16) => \<const0>\,
      ACIN(15) => \<const0>\,
      ACIN(14) => \<const0>\,
      ACIN(13) => \<const0>\,
      ACIN(12) => \<const0>\,
      ACIN(11) => \<const0>\,
      ACIN(10) => \<const0>\,
      ACIN(9) => \<const0>\,
      ACIN(8) => \<const0>\,
      ACIN(7) => \<const0>\,
      ACIN(6) => \<const0>\,
      ACIN(5) => \<const0>\,
      ACIN(4) => \<const0>\,
      ACIN(3) => \<const0>\,
      ACIN(2) => \<const0>\,
      ACIN(1) => \<const0>\,
      ACIN(0) => \<const0>\,
      ACOUT(29) => \n_24_EXP_OP.OP/i_ccm_ln2/g_tables[0].i_addsub/dsp.two.dsp48e1_add_lo/DSP\,
      ACOUT(28) => \n_25_EXP_OP.OP/i_ccm_ln2/g_tables[0].i_addsub/dsp.two.dsp48e1_add_lo/DSP\,
      ACOUT(27) => \n_26_EXP_OP.OP/i_ccm_ln2/g_tables[0].i_addsub/dsp.two.dsp48e1_add_lo/DSP\,
      ACOUT(26) => \n_27_EXP_OP.OP/i_ccm_ln2/g_tables[0].i_addsub/dsp.two.dsp48e1_add_lo/DSP\,
      ACOUT(25) => \n_28_EXP_OP.OP/i_ccm_ln2/g_tables[0].i_addsub/dsp.two.dsp48e1_add_lo/DSP\,
      ACOUT(24) => \n_29_EXP_OP.OP/i_ccm_ln2/g_tables[0].i_addsub/dsp.two.dsp48e1_add_lo/DSP\,
      ACOUT(23) => \n_30_EXP_OP.OP/i_ccm_ln2/g_tables[0].i_addsub/dsp.two.dsp48e1_add_lo/DSP\,
      ACOUT(22) => \n_31_EXP_OP.OP/i_ccm_ln2/g_tables[0].i_addsub/dsp.two.dsp48e1_add_lo/DSP\,
      ACOUT(21) => \n_32_EXP_OP.OP/i_ccm_ln2/g_tables[0].i_addsub/dsp.two.dsp48e1_add_lo/DSP\,
      ACOUT(20) => \n_33_EXP_OP.OP/i_ccm_ln2/g_tables[0].i_addsub/dsp.two.dsp48e1_add_lo/DSP\,
      ACOUT(19) => \n_34_EXP_OP.OP/i_ccm_ln2/g_tables[0].i_addsub/dsp.two.dsp48e1_add_lo/DSP\,
      ACOUT(18) => \n_35_EXP_OP.OP/i_ccm_ln2/g_tables[0].i_addsub/dsp.two.dsp48e1_add_lo/DSP\,
      ACOUT(17) => \n_36_EXP_OP.OP/i_ccm_ln2/g_tables[0].i_addsub/dsp.two.dsp48e1_add_lo/DSP\,
      ACOUT(16) => \n_37_EXP_OP.OP/i_ccm_ln2/g_tables[0].i_addsub/dsp.two.dsp48e1_add_lo/DSP\,
      ACOUT(15) => \n_38_EXP_OP.OP/i_ccm_ln2/g_tables[0].i_addsub/dsp.two.dsp48e1_add_lo/DSP\,
      ACOUT(14) => \n_39_EXP_OP.OP/i_ccm_ln2/g_tables[0].i_addsub/dsp.two.dsp48e1_add_lo/DSP\,
      ACOUT(13) => \n_40_EXP_OP.OP/i_ccm_ln2/g_tables[0].i_addsub/dsp.two.dsp48e1_add_lo/DSP\,
      ACOUT(12) => \n_41_EXP_OP.OP/i_ccm_ln2/g_tables[0].i_addsub/dsp.two.dsp48e1_add_lo/DSP\,
      ACOUT(11) => \n_42_EXP_OP.OP/i_ccm_ln2/g_tables[0].i_addsub/dsp.two.dsp48e1_add_lo/DSP\,
      ACOUT(10) => \n_43_EXP_OP.OP/i_ccm_ln2/g_tables[0].i_addsub/dsp.two.dsp48e1_add_lo/DSP\,
      ACOUT(9) => \n_44_EXP_OP.OP/i_ccm_ln2/g_tables[0].i_addsub/dsp.two.dsp48e1_add_lo/DSP\,
      ACOUT(8) => \n_45_EXP_OP.OP/i_ccm_ln2/g_tables[0].i_addsub/dsp.two.dsp48e1_add_lo/DSP\,
      ACOUT(7) => \n_46_EXP_OP.OP/i_ccm_ln2/g_tables[0].i_addsub/dsp.two.dsp48e1_add_lo/DSP\,
      ACOUT(6) => \n_47_EXP_OP.OP/i_ccm_ln2/g_tables[0].i_addsub/dsp.two.dsp48e1_add_lo/DSP\,
      ACOUT(5) => \n_48_EXP_OP.OP/i_ccm_ln2/g_tables[0].i_addsub/dsp.two.dsp48e1_add_lo/DSP\,
      ACOUT(4) => \n_49_EXP_OP.OP/i_ccm_ln2/g_tables[0].i_addsub/dsp.two.dsp48e1_add_lo/DSP\,
      ACOUT(3) => \n_50_EXP_OP.OP/i_ccm_ln2/g_tables[0].i_addsub/dsp.two.dsp48e1_add_lo/DSP\,
      ACOUT(2) => \n_51_EXP_OP.OP/i_ccm_ln2/g_tables[0].i_addsub/dsp.two.dsp48e1_add_lo/DSP\,
      ACOUT(1) => \n_52_EXP_OP.OP/i_ccm_ln2/g_tables[0].i_addsub/dsp.two.dsp48e1_add_lo/DSP\,
      ACOUT(0) => \n_53_EXP_OP.OP/i_ccm_ln2/g_tables[0].i_addsub/dsp.two.dsp48e1_add_lo/DSP\,
      ALUMODE(3) => \<const0>\,
      ALUMODE(2) => \<const0>\,
      ALUMODE(1) => \EXP_OP.OP/i_ccm_ln2/g_tables[1].i_addsub/alumode_lo\(1),
      ALUMODE(0) => \EXP_OP.OP/i_ccm_ln2/g_tables[1].i_addsub/alumode_lo\(1),
      B(17) => n_0_g0_b17,
      B(16) => n_0_g0_b16,
      B(15) => n_0_g0_b15,
      B(14) => n_0_g0_b14,
      B(13) => n_0_g0_b13,
      B(12) => n_0_g0_b12,
      B(11) => n_0_g0_b11,
      B(10) => n_0_g0_b10,
      B(9) => n_0_g0_b9,
      B(8) => n_0_g0_b8,
      B(7) => n_0_g0_b7,
      B(6) => n_0_g0_b6,
      B(5) => n_0_g0_b5,
      B(4) => n_0_g0_b4,
      B(3) => n_0_g0_b3,
      B(2) => n_0_g0_b2,
      B(1) => n_0_g0_b1,
      B(0) => n_0_g0_b0,
      BCIN(17) => \<const0>\,
      BCIN(16) => \<const0>\,
      BCIN(15) => \<const0>\,
      BCIN(14) => \<const0>\,
      BCIN(13) => \<const0>\,
      BCIN(12) => \<const0>\,
      BCIN(11) => \<const0>\,
      BCIN(10) => \<const0>\,
      BCIN(9) => \<const0>\,
      BCIN(8) => \<const0>\,
      BCIN(7) => \<const0>\,
      BCIN(6) => \<const0>\,
      BCIN(5) => \<const0>\,
      BCIN(4) => \<const0>\,
      BCIN(3) => \<const0>\,
      BCIN(2) => \<const0>\,
      BCIN(1) => \<const0>\,
      BCIN(0) => \<const0>\,
      BCOUT(17) => \n_6_EXP_OP.OP/i_ccm_ln2/g_tables[0].i_addsub/dsp.two.dsp48e1_add_lo/DSP\,
      BCOUT(16) => \n_7_EXP_OP.OP/i_ccm_ln2/g_tables[0].i_addsub/dsp.two.dsp48e1_add_lo/DSP\,
      BCOUT(15) => \n_8_EXP_OP.OP/i_ccm_ln2/g_tables[0].i_addsub/dsp.two.dsp48e1_add_lo/DSP\,
      BCOUT(14) => \n_9_EXP_OP.OP/i_ccm_ln2/g_tables[0].i_addsub/dsp.two.dsp48e1_add_lo/DSP\,
      BCOUT(13) => \n_10_EXP_OP.OP/i_ccm_ln2/g_tables[0].i_addsub/dsp.two.dsp48e1_add_lo/DSP\,
      BCOUT(12) => \n_11_EXP_OP.OP/i_ccm_ln2/g_tables[0].i_addsub/dsp.two.dsp48e1_add_lo/DSP\,
      BCOUT(11) => \n_12_EXP_OP.OP/i_ccm_ln2/g_tables[0].i_addsub/dsp.two.dsp48e1_add_lo/DSP\,
      BCOUT(10) => \n_13_EXP_OP.OP/i_ccm_ln2/g_tables[0].i_addsub/dsp.two.dsp48e1_add_lo/DSP\,
      BCOUT(9) => \n_14_EXP_OP.OP/i_ccm_ln2/g_tables[0].i_addsub/dsp.two.dsp48e1_add_lo/DSP\,
      BCOUT(8) => \n_15_EXP_OP.OP/i_ccm_ln2/g_tables[0].i_addsub/dsp.two.dsp48e1_add_lo/DSP\,
      BCOUT(7) => \n_16_EXP_OP.OP/i_ccm_ln2/g_tables[0].i_addsub/dsp.two.dsp48e1_add_lo/DSP\,
      BCOUT(6) => \n_17_EXP_OP.OP/i_ccm_ln2/g_tables[0].i_addsub/dsp.two.dsp48e1_add_lo/DSP\,
      BCOUT(5) => \n_18_EXP_OP.OP/i_ccm_ln2/g_tables[0].i_addsub/dsp.two.dsp48e1_add_lo/DSP\,
      BCOUT(4) => \n_19_EXP_OP.OP/i_ccm_ln2/g_tables[0].i_addsub/dsp.two.dsp48e1_add_lo/DSP\,
      BCOUT(3) => \n_20_EXP_OP.OP/i_ccm_ln2/g_tables[0].i_addsub/dsp.two.dsp48e1_add_lo/DSP\,
      BCOUT(2) => \n_21_EXP_OP.OP/i_ccm_ln2/g_tables[0].i_addsub/dsp.two.dsp48e1_add_lo/DSP\,
      BCOUT(1) => \n_22_EXP_OP.OP/i_ccm_ln2/g_tables[0].i_addsub/dsp.two.dsp48e1_add_lo/DSP\,
      BCOUT(0) => \n_23_EXP_OP.OP/i_ccm_ln2/g_tables[0].i_addsub/dsp.two.dsp48e1_add_lo/DSP\,
      C(47) => \<const0>\,
      C(46) => \<const0>\,
      C(45) => \<const0>\,
      C(44) => \<const0>\,
      C(43) => \<const0>\,
      C(42) => \<const0>\,
      C(41) => \<const0>\,
      C(40) => \<const0>\,
      C(39) => \<const0>\,
      C(38) => \<const0>\,
      C(37) => \<const0>\,
      C(36) => \<const0>\,
      C(35) => \<const0>\,
      C(34) => \<const0>\,
      C(33) => \<const0>\,
      C(32) => \<const0>\,
      C(31) => \<const0>\,
      C(30) => \<const0>\,
      C(29) => \<const0>\,
      C(28) => \<const0>\,
      C(27) => \<const0>\,
      C(26) => \<const0>\,
      C(25) => \<const0>\,
      C(24) => \<const0>\,
      C(23) => \<const0>\,
      C(22) => \<const0>\,
      C(21) => \<const0>\,
      C(20) => \<const0>\,
      C(19) => \<const0>\,
      C(18) => \<const0>\,
      C(17) => \<const0>\,
      C(16) => \<const0>\,
      C(15) => \<const0>\,
      C(14) => \<const0>\,
      C(13) => \<const0>\,
      C(12) => \<const0>\,
      C(11) => \<const0>\,
      C(10) => \<const0>\,
      C(9) => \<const0>\,
      C(8) => \<const0>\,
      C(7) => \<const0>\,
      C(6) => \<const0>\,
      C(5) => \<const0>\,
      C(4) => \<const0>\,
      C(3) => \<const0>\,
      C(2) => \<const0>\,
      C(1) => \<const0>\,
      C(0) => \<const0>\,
      CARRYCASCIN => \<const0>\,
      CARRYCASCOUT => \EXP_OP.OP/i_ccm_ln2/g_tables[0].i_addsub/carrycasc\,
      CARRYIN => \<const0>\,
      CARRYINSEL(2) => \<const0>\,
      CARRYINSEL(1) => \<const0>\,
      CARRYINSEL(0) => \<const0>\,
      CARRYOUT(3) => \n_54_EXP_OP.OP/i_ccm_ln2/g_tables[0].i_addsub/dsp.two.dsp48e1_add_lo/DSP\,
      CARRYOUT(2) => \n_55_EXP_OP.OP/i_ccm_ln2/g_tables[0].i_addsub/dsp.two.dsp48e1_add_lo/DSP\,
      CARRYOUT(1) => \n_56_EXP_OP.OP/i_ccm_ln2/g_tables[0].i_addsub/dsp.two.dsp48e1_add_lo/DSP\,
      CARRYOUT(0) => \n_57_EXP_OP.OP/i_ccm_ln2/g_tables[0].i_addsub/dsp.two.dsp48e1_add_lo/DSP\,
      CEA1 => \<const0>\,
      CEA2 => \<const0>\,
      CEAD => \<const0>\,
      CEALUMODE => \<const0>\,
      CEB1 => \<const0>\,
      CEB2 => \<const0>\,
      CEC => \<const0>\,
      CECARRYIN => \<const0>\,
      CECTRL => \<const0>\,
      CED => \<const0>\,
      CEINMODE => \<const0>\,
      CEM => \<const0>\,
      CEP => \<const0>\,
      CLK => aclk,
      D(24) => \<const0>\,
      D(23) => \<const0>\,
      D(22) => \<const0>\,
      D(21) => \<const0>\,
      D(20) => \<const0>\,
      D(19) => \<const0>\,
      D(18) => \<const0>\,
      D(17) => \<const0>\,
      D(16) => \<const0>\,
      D(15) => \<const0>\,
      D(14) => \<const0>\,
      D(13) => \<const0>\,
      D(12) => \<const0>\,
      D(11) => \<const0>\,
      D(10) => \<const0>\,
      D(9) => \<const0>\,
      D(8) => \<const0>\,
      D(7) => \<const0>\,
      D(6) => \<const0>\,
      D(5) => \<const0>\,
      D(4) => \<const0>\,
      D(3) => \<const0>\,
      D(2) => \<const0>\,
      D(1) => \<const0>\,
      D(0) => \<const0>\,
      INMODE(4) => \<const0>\,
      INMODE(3) => \<const0>\,
      INMODE(2) => \<const0>\,
      INMODE(1) => \<const0>\,
      INMODE(0) => \<const0>\,
      MULTSIGNIN => \<const0>\,
      MULTSIGNOUT => \NLW_EXP_OP.OP/i_ccm_ln2/g_tables[0].i_addsub/dsp.two.dsp48e1_add_lo/DSP_MULTSIGNOUT_UNCONNECTED\,
      OPMODE(6) => \<const0>\,
      OPMODE(5) => \<const1>\,
      OPMODE(4) => \<const1>\,
      OPMODE(3) => \<const0>\,
      OPMODE(2) => \<const0>\,
      OPMODE(1) => \<const1>\,
      OPMODE(0) => \<const1>\,
      OVERFLOW => \NLW_EXP_OP.OP/i_ccm_ln2/g_tables[0].i_addsub/dsp.two.dsp48e1_add_lo/DSP_OVERFLOW_UNCONNECTED\,
      P(47 downto 0) => \EXP_OP.OP/i_ccm_ln2/partial_product_sum[0]\(47 downto 0),
      PATTERNBDETECT => \NLW_EXP_OP.OP/i_ccm_ln2/g_tables[0].i_addsub/dsp.two.dsp48e1_add_lo/DSP_PATTERNBDETECT_UNCONNECTED\,
      PATTERNDETECT => \n_4_EXP_OP.OP/i_ccm_ln2/g_tables[0].i_addsub/dsp.two.dsp48e1_add_lo/DSP\,
      PCIN(47) => \<const0>\,
      PCIN(46) => \<const0>\,
      PCIN(45) => \<const0>\,
      PCIN(44) => \<const0>\,
      PCIN(43) => \<const0>\,
      PCIN(42) => \<const0>\,
      PCIN(41) => \<const0>\,
      PCIN(40) => \<const0>\,
      PCIN(39) => \<const0>\,
      PCIN(38) => \<const0>\,
      PCIN(37) => \<const0>\,
      PCIN(36) => \<const0>\,
      PCIN(35) => \<const0>\,
      PCIN(34) => \<const0>\,
      PCIN(33) => \<const0>\,
      PCIN(32) => \<const0>\,
      PCIN(31) => \<const0>\,
      PCIN(30) => \<const0>\,
      PCIN(29) => \<const0>\,
      PCIN(28) => \<const0>\,
      PCIN(27) => \<const0>\,
      PCIN(26) => \<const0>\,
      PCIN(25) => \<const0>\,
      PCIN(24) => \<const0>\,
      PCIN(23) => \<const0>\,
      PCIN(22) => \<const0>\,
      PCIN(21) => \<const0>\,
      PCIN(20) => \<const0>\,
      PCIN(19) => \<const0>\,
      PCIN(18) => \<const0>\,
      PCIN(17) => \<const0>\,
      PCIN(16) => \<const0>\,
      PCIN(15) => \<const0>\,
      PCIN(14) => \<const0>\,
      PCIN(13) => \<const0>\,
      PCIN(12) => \<const0>\,
      PCIN(11) => \<const0>\,
      PCIN(10) => \<const0>\,
      PCIN(9) => \<const0>\,
      PCIN(8) => \<const0>\,
      PCIN(7) => \<const0>\,
      PCIN(6) => \<const0>\,
      PCIN(5) => \<const0>\,
      PCIN(4) => \<const0>\,
      PCIN(3) => \<const0>\,
      PCIN(2) => \<const0>\,
      PCIN(1) => \<const0>\,
      PCIN(0) => \<const0>\,
      PCOUT(47) => \n_106_EXP_OP.OP/i_ccm_ln2/g_tables[0].i_addsub/dsp.two.dsp48e1_add_lo/DSP\,
      PCOUT(46) => \n_107_EXP_OP.OP/i_ccm_ln2/g_tables[0].i_addsub/dsp.two.dsp48e1_add_lo/DSP\,
      PCOUT(45) => \n_108_EXP_OP.OP/i_ccm_ln2/g_tables[0].i_addsub/dsp.two.dsp48e1_add_lo/DSP\,
      PCOUT(44) => \n_109_EXP_OP.OP/i_ccm_ln2/g_tables[0].i_addsub/dsp.two.dsp48e1_add_lo/DSP\,
      PCOUT(43) => \n_110_EXP_OP.OP/i_ccm_ln2/g_tables[0].i_addsub/dsp.two.dsp48e1_add_lo/DSP\,
      PCOUT(42) => \n_111_EXP_OP.OP/i_ccm_ln2/g_tables[0].i_addsub/dsp.two.dsp48e1_add_lo/DSP\,
      PCOUT(41) => \n_112_EXP_OP.OP/i_ccm_ln2/g_tables[0].i_addsub/dsp.two.dsp48e1_add_lo/DSP\,
      PCOUT(40) => \n_113_EXP_OP.OP/i_ccm_ln2/g_tables[0].i_addsub/dsp.two.dsp48e1_add_lo/DSP\,
      PCOUT(39) => \n_114_EXP_OP.OP/i_ccm_ln2/g_tables[0].i_addsub/dsp.two.dsp48e1_add_lo/DSP\,
      PCOUT(38) => \n_115_EXP_OP.OP/i_ccm_ln2/g_tables[0].i_addsub/dsp.two.dsp48e1_add_lo/DSP\,
      PCOUT(37) => \n_116_EXP_OP.OP/i_ccm_ln2/g_tables[0].i_addsub/dsp.two.dsp48e1_add_lo/DSP\,
      PCOUT(36) => \n_117_EXP_OP.OP/i_ccm_ln2/g_tables[0].i_addsub/dsp.two.dsp48e1_add_lo/DSP\,
      PCOUT(35) => \n_118_EXP_OP.OP/i_ccm_ln2/g_tables[0].i_addsub/dsp.two.dsp48e1_add_lo/DSP\,
      PCOUT(34) => \n_119_EXP_OP.OP/i_ccm_ln2/g_tables[0].i_addsub/dsp.two.dsp48e1_add_lo/DSP\,
      PCOUT(33) => \n_120_EXP_OP.OP/i_ccm_ln2/g_tables[0].i_addsub/dsp.two.dsp48e1_add_lo/DSP\,
      PCOUT(32) => \n_121_EXP_OP.OP/i_ccm_ln2/g_tables[0].i_addsub/dsp.two.dsp48e1_add_lo/DSP\,
      PCOUT(31) => \n_122_EXP_OP.OP/i_ccm_ln2/g_tables[0].i_addsub/dsp.two.dsp48e1_add_lo/DSP\,
      PCOUT(30) => \n_123_EXP_OP.OP/i_ccm_ln2/g_tables[0].i_addsub/dsp.two.dsp48e1_add_lo/DSP\,
      PCOUT(29) => \n_124_EXP_OP.OP/i_ccm_ln2/g_tables[0].i_addsub/dsp.two.dsp48e1_add_lo/DSP\,
      PCOUT(28) => \n_125_EXP_OP.OP/i_ccm_ln2/g_tables[0].i_addsub/dsp.two.dsp48e1_add_lo/DSP\,
      PCOUT(27) => \n_126_EXP_OP.OP/i_ccm_ln2/g_tables[0].i_addsub/dsp.two.dsp48e1_add_lo/DSP\,
      PCOUT(26) => \n_127_EXP_OP.OP/i_ccm_ln2/g_tables[0].i_addsub/dsp.two.dsp48e1_add_lo/DSP\,
      PCOUT(25) => \n_128_EXP_OP.OP/i_ccm_ln2/g_tables[0].i_addsub/dsp.two.dsp48e1_add_lo/DSP\,
      PCOUT(24) => \n_129_EXP_OP.OP/i_ccm_ln2/g_tables[0].i_addsub/dsp.two.dsp48e1_add_lo/DSP\,
      PCOUT(23) => \n_130_EXP_OP.OP/i_ccm_ln2/g_tables[0].i_addsub/dsp.two.dsp48e1_add_lo/DSP\,
      PCOUT(22) => \n_131_EXP_OP.OP/i_ccm_ln2/g_tables[0].i_addsub/dsp.two.dsp48e1_add_lo/DSP\,
      PCOUT(21) => \n_132_EXP_OP.OP/i_ccm_ln2/g_tables[0].i_addsub/dsp.two.dsp48e1_add_lo/DSP\,
      PCOUT(20) => \n_133_EXP_OP.OP/i_ccm_ln2/g_tables[0].i_addsub/dsp.two.dsp48e1_add_lo/DSP\,
      PCOUT(19) => \n_134_EXP_OP.OP/i_ccm_ln2/g_tables[0].i_addsub/dsp.two.dsp48e1_add_lo/DSP\,
      PCOUT(18) => \n_135_EXP_OP.OP/i_ccm_ln2/g_tables[0].i_addsub/dsp.two.dsp48e1_add_lo/DSP\,
      PCOUT(17) => \n_136_EXP_OP.OP/i_ccm_ln2/g_tables[0].i_addsub/dsp.two.dsp48e1_add_lo/DSP\,
      PCOUT(16) => \n_137_EXP_OP.OP/i_ccm_ln2/g_tables[0].i_addsub/dsp.two.dsp48e1_add_lo/DSP\,
      PCOUT(15) => \n_138_EXP_OP.OP/i_ccm_ln2/g_tables[0].i_addsub/dsp.two.dsp48e1_add_lo/DSP\,
      PCOUT(14) => \n_139_EXP_OP.OP/i_ccm_ln2/g_tables[0].i_addsub/dsp.two.dsp48e1_add_lo/DSP\,
      PCOUT(13) => \n_140_EXP_OP.OP/i_ccm_ln2/g_tables[0].i_addsub/dsp.two.dsp48e1_add_lo/DSP\,
      PCOUT(12) => \n_141_EXP_OP.OP/i_ccm_ln2/g_tables[0].i_addsub/dsp.two.dsp48e1_add_lo/DSP\,
      PCOUT(11) => \n_142_EXP_OP.OP/i_ccm_ln2/g_tables[0].i_addsub/dsp.two.dsp48e1_add_lo/DSP\,
      PCOUT(10) => \n_143_EXP_OP.OP/i_ccm_ln2/g_tables[0].i_addsub/dsp.two.dsp48e1_add_lo/DSP\,
      PCOUT(9) => \n_144_EXP_OP.OP/i_ccm_ln2/g_tables[0].i_addsub/dsp.two.dsp48e1_add_lo/DSP\,
      PCOUT(8) => \n_145_EXP_OP.OP/i_ccm_ln2/g_tables[0].i_addsub/dsp.two.dsp48e1_add_lo/DSP\,
      PCOUT(7) => \n_146_EXP_OP.OP/i_ccm_ln2/g_tables[0].i_addsub/dsp.two.dsp48e1_add_lo/DSP\,
      PCOUT(6) => \n_147_EXP_OP.OP/i_ccm_ln2/g_tables[0].i_addsub/dsp.two.dsp48e1_add_lo/DSP\,
      PCOUT(5) => \n_148_EXP_OP.OP/i_ccm_ln2/g_tables[0].i_addsub/dsp.two.dsp48e1_add_lo/DSP\,
      PCOUT(4) => \n_149_EXP_OP.OP/i_ccm_ln2/g_tables[0].i_addsub/dsp.two.dsp48e1_add_lo/DSP\,
      PCOUT(3) => \n_150_EXP_OP.OP/i_ccm_ln2/g_tables[0].i_addsub/dsp.two.dsp48e1_add_lo/DSP\,
      PCOUT(2) => \n_151_EXP_OP.OP/i_ccm_ln2/g_tables[0].i_addsub/dsp.two.dsp48e1_add_lo/DSP\,
      PCOUT(1) => \n_152_EXP_OP.OP/i_ccm_ln2/g_tables[0].i_addsub/dsp.two.dsp48e1_add_lo/DSP\,
      PCOUT(0) => \n_153_EXP_OP.OP/i_ccm_ln2/g_tables[0].i_addsub/dsp.two.dsp48e1_add_lo/DSP\,
      RSTA => \<const0>\,
      RSTALLCARRYIN => \<const0>\,
      RSTALUMODE => \<const0>\,
      RSTB => \<const0>\,
      RSTC => \<const0>\,
      RSTCTRL => \<const0>\,
      RSTD => \<const0>\,
      RSTINMODE => \<const0>\,
      RSTM => \<const0>\,
      RSTP => \<const0>\,
      UNDERFLOW => \NLW_EXP_OP.OP/i_ccm_ln2/g_tables[0].i_addsub/dsp.two.dsp48e1_add_lo/DSP_UNDERFLOW_UNCONNECTED\
    );
\EXP_OP.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.two.dsp48e1_add_hi/DSP\: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 0,
      ADREG => 0,
      ALUMODEREG => 0,
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 0,
      BREG => 0,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 0,
      DREG => 0,
      INMODEREG => 0,
      IS_ALUMODE_INVERTED => B"0000",
      IS_CARRYIN_INVERTED => '0',
      IS_CLK_INVERTED => '0',
      IS_INMODE_INVERTED => B"00000",
      IS_OPMODE_INVERTED => B"0000000",
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "NONE",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
    port map (
      A(29) => \n_0_DSP_i_19__0\,
      A(28) => \n_0_DSP_i_19__0\,
      A(27) => \n_0_DSP_i_19__0\,
      A(26) => \n_0_DSP_i_19__0\,
      A(25) => \n_0_DSP_i_19__0\,
      A(24) => \n_0_DSP_i_19__0\,
      A(23) => \n_0_DSP_i_19__0\,
      A(22) => \n_0_DSP_i_19__0\,
      A(21) => \n_0_DSP_i_19__0\,
      A(20) => \n_0_DSP_i_19__0\,
      A(19) => \n_0_DSP_i_19__0\,
      A(18) => \n_0_DSP_i_19__0\,
      A(17) => \n_0_DSP_i_19__0\,
      A(16) => \n_0_DSP_i_19__0\,
      A(15) => \n_0_DSP_i_19__0\,
      A(14) => \n_0_DSP_i_19__0\,
      A(13) => \n_0_DSP_i_19__0\,
      A(12) => \n_0_DSP_i_19__0\,
      A(11) => \n_0_DSP_i_19__0\,
      A(10) => \n_0_DSP_i_19__0\,
      A(9) => \n_0_DSP_i_19__0\,
      A(8) => \n_0_DSP_i_19__0\,
      A(7) => \n_0_DSP_i_19__0\,
      A(6) => \n_0_DSP_i_19__0\,
      A(5) => \n_0_DSP_i_19__0\,
      A(4) => \n_0_DSP_i_19__0\,
      A(3) => \n_0_DSP_i_19__0\,
      A(2) => \n_0_DSP_i_20__0\,
      A(1) => n_0_DSP_i_21,
      A(0) => n_0_DSP_i_22,
      ACIN(29) => \<const0>\,
      ACIN(28) => \<const0>\,
      ACIN(27) => \<const0>\,
      ACIN(26) => \<const0>\,
      ACIN(25) => \<const0>\,
      ACIN(24) => \<const0>\,
      ACIN(23) => \<const0>\,
      ACIN(22) => \<const0>\,
      ACIN(21) => \<const0>\,
      ACIN(20) => \<const0>\,
      ACIN(19) => \<const0>\,
      ACIN(18) => \<const0>\,
      ACIN(17) => \<const0>\,
      ACIN(16) => \<const0>\,
      ACIN(15) => \<const0>\,
      ACIN(14) => \<const0>\,
      ACIN(13) => \<const0>\,
      ACIN(12) => \<const0>\,
      ACIN(11) => \<const0>\,
      ACIN(10) => \<const0>\,
      ACIN(9) => \<const0>\,
      ACIN(8) => \<const0>\,
      ACIN(7) => \<const0>\,
      ACIN(6) => \<const0>\,
      ACIN(5) => \<const0>\,
      ACIN(4) => \<const0>\,
      ACIN(3) => \<const0>\,
      ACIN(2) => \<const0>\,
      ACIN(1) => \<const0>\,
      ACIN(0) => \<const0>\,
      ACOUT(29) => \n_24_EXP_OP.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.two.dsp48e1_add_hi/DSP\,
      ACOUT(28) => \n_25_EXP_OP.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.two.dsp48e1_add_hi/DSP\,
      ACOUT(27) => \n_26_EXP_OP.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.two.dsp48e1_add_hi/DSP\,
      ACOUT(26) => \n_27_EXP_OP.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.two.dsp48e1_add_hi/DSP\,
      ACOUT(25) => \n_28_EXP_OP.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.two.dsp48e1_add_hi/DSP\,
      ACOUT(24) => \n_29_EXP_OP.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.two.dsp48e1_add_hi/DSP\,
      ACOUT(23) => \n_30_EXP_OP.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.two.dsp48e1_add_hi/DSP\,
      ACOUT(22) => \n_31_EXP_OP.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.two.dsp48e1_add_hi/DSP\,
      ACOUT(21) => \n_32_EXP_OP.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.two.dsp48e1_add_hi/DSP\,
      ACOUT(20) => \n_33_EXP_OP.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.two.dsp48e1_add_hi/DSP\,
      ACOUT(19) => \n_34_EXP_OP.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.two.dsp48e1_add_hi/DSP\,
      ACOUT(18) => \n_35_EXP_OP.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.two.dsp48e1_add_hi/DSP\,
      ACOUT(17) => \n_36_EXP_OP.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.two.dsp48e1_add_hi/DSP\,
      ACOUT(16) => \n_37_EXP_OP.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.two.dsp48e1_add_hi/DSP\,
      ACOUT(15) => \n_38_EXP_OP.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.two.dsp48e1_add_hi/DSP\,
      ACOUT(14) => \n_39_EXP_OP.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.two.dsp48e1_add_hi/DSP\,
      ACOUT(13) => \n_40_EXP_OP.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.two.dsp48e1_add_hi/DSP\,
      ACOUT(12) => \n_41_EXP_OP.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.two.dsp48e1_add_hi/DSP\,
      ACOUT(11) => \n_42_EXP_OP.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.two.dsp48e1_add_hi/DSP\,
      ACOUT(10) => \n_43_EXP_OP.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.two.dsp48e1_add_hi/DSP\,
      ACOUT(9) => \n_44_EXP_OP.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.two.dsp48e1_add_hi/DSP\,
      ACOUT(8) => \n_45_EXP_OP.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.two.dsp48e1_add_hi/DSP\,
      ACOUT(7) => \n_46_EXP_OP.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.two.dsp48e1_add_hi/DSP\,
      ACOUT(6) => \n_47_EXP_OP.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.two.dsp48e1_add_hi/DSP\,
      ACOUT(5) => \n_48_EXP_OP.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.two.dsp48e1_add_hi/DSP\,
      ACOUT(4) => \n_49_EXP_OP.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.two.dsp48e1_add_hi/DSP\,
      ACOUT(3) => \n_50_EXP_OP.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.two.dsp48e1_add_hi/DSP\,
      ACOUT(2) => \n_51_EXP_OP.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.two.dsp48e1_add_hi/DSP\,
      ACOUT(1) => \n_52_EXP_OP.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.two.dsp48e1_add_hi/DSP\,
      ACOUT(0) => \n_53_EXP_OP.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.two.dsp48e1_add_hi/DSP\,
      ALUMODE(3) => \<const0>\,
      ALUMODE(2) => \<const0>\,
      ALUMODE(1) => \EXP_OP.OP/i_ccm_ln2/g_tables[1].i_addsub/alumode_lo\(1),
      ALUMODE(0) => \EXP_OP.OP/i_ccm_ln2/g_tables[1].i_addsub/alumode_lo\(1),
      B(17) => n_0_DSP_i_1,
      B(16) => n_0_DSP_i_2,
      B(15) => n_0_DSP_i_3,
      B(14) => n_0_DSP_i_4,
      B(13) => n_0_DSP_i_5,
      B(12) => n_0_DSP_i_6,
      B(11) => n_0_DSP_i_7,
      B(10) => n_0_DSP_i_8,
      B(9) => n_0_DSP_i_9,
      B(8) => n_0_DSP_i_10,
      B(7) => n_0_DSP_i_11,
      B(6) => n_0_DSP_i_12,
      B(5) => n_0_DSP_i_13,
      B(4) => n_0_DSP_i_14,
      B(3) => n_0_DSP_i_15,
      B(2) => n_0_DSP_i_16,
      B(1) => n_0_DSP_i_17,
      B(0) => n_0_DSP_i_18,
      BCIN(17) => \<const0>\,
      BCIN(16) => \<const0>\,
      BCIN(15) => \<const0>\,
      BCIN(14) => \<const0>\,
      BCIN(13) => \<const0>\,
      BCIN(12) => \<const0>\,
      BCIN(11) => \<const0>\,
      BCIN(10) => \<const0>\,
      BCIN(9) => \<const0>\,
      BCIN(8) => \<const0>\,
      BCIN(7) => \<const0>\,
      BCIN(6) => \<const0>\,
      BCIN(5) => \<const0>\,
      BCIN(4) => \<const0>\,
      BCIN(3) => \<const0>\,
      BCIN(2) => \<const0>\,
      BCIN(1) => \<const0>\,
      BCIN(0) => \<const0>\,
      BCOUT(17) => \n_6_EXP_OP.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.two.dsp48e1_add_hi/DSP\,
      BCOUT(16) => \n_7_EXP_OP.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.two.dsp48e1_add_hi/DSP\,
      BCOUT(15) => \n_8_EXP_OP.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.two.dsp48e1_add_hi/DSP\,
      BCOUT(14) => \n_9_EXP_OP.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.two.dsp48e1_add_hi/DSP\,
      BCOUT(13) => \n_10_EXP_OP.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.two.dsp48e1_add_hi/DSP\,
      BCOUT(12) => \n_11_EXP_OP.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.two.dsp48e1_add_hi/DSP\,
      BCOUT(11) => \n_12_EXP_OP.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.two.dsp48e1_add_hi/DSP\,
      BCOUT(10) => \n_13_EXP_OP.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.two.dsp48e1_add_hi/DSP\,
      BCOUT(9) => \n_14_EXP_OP.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.two.dsp48e1_add_hi/DSP\,
      BCOUT(8) => \n_15_EXP_OP.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.two.dsp48e1_add_hi/DSP\,
      BCOUT(7) => \n_16_EXP_OP.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.two.dsp48e1_add_hi/DSP\,
      BCOUT(6) => \n_17_EXP_OP.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.two.dsp48e1_add_hi/DSP\,
      BCOUT(5) => \n_18_EXP_OP.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.two.dsp48e1_add_hi/DSP\,
      BCOUT(4) => \n_19_EXP_OP.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.two.dsp48e1_add_hi/DSP\,
      BCOUT(3) => \n_20_EXP_OP.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.two.dsp48e1_add_hi/DSP\,
      BCOUT(2) => \n_21_EXP_OP.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.two.dsp48e1_add_hi/DSP\,
      BCOUT(1) => \n_22_EXP_OP.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.two.dsp48e1_add_hi/DSP\,
      BCOUT(0) => \n_23_EXP_OP.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.two.dsp48e1_add_hi/DSP\,
      C(47) => \EXP_OP.OP/i_ccm_ln2/partial_product_sum[0]\(69),
      C(46) => \EXP_OP.OP/i_ccm_ln2/partial_product_sum[0]\(69),
      C(45) => \EXP_OP.OP/i_ccm_ln2/partial_product_sum[0]\(69),
      C(44) => \EXP_OP.OP/i_ccm_ln2/partial_product_sum[0]\(69),
      C(43) => \EXP_OP.OP/i_ccm_ln2/partial_product_sum[0]\(69),
      C(42) => \EXP_OP.OP/i_ccm_ln2/partial_product_sum[0]\(69),
      C(41) => \EXP_OP.OP/i_ccm_ln2/partial_product_sum[0]\(69),
      C(40) => \EXP_OP.OP/i_ccm_ln2/partial_product_sum[0]\(69),
      C(39) => \EXP_OP.OP/i_ccm_ln2/partial_product_sum[0]\(69),
      C(38) => \EXP_OP.OP/i_ccm_ln2/partial_product_sum[0]\(69),
      C(37) => \EXP_OP.OP/i_ccm_ln2/partial_product_sum[0]\(69),
      C(36) => \EXP_OP.OP/i_ccm_ln2/partial_product_sum[0]\(69),
      C(35) => \EXP_OP.OP/i_ccm_ln2/partial_product_sum[0]\(69),
      C(34) => \EXP_OP.OP/i_ccm_ln2/partial_product_sum[0]\(69),
      C(33) => \EXP_OP.OP/i_ccm_ln2/partial_product_sum[0]\(69),
      C(32) => \EXP_OP.OP/i_ccm_ln2/partial_product_sum[0]\(69),
      C(31) => \EXP_OP.OP/i_ccm_ln2/partial_product_sum[0]\(69),
      C(30) => \EXP_OP.OP/i_ccm_ln2/partial_product_sum[0]\(69),
      C(29) => \EXP_OP.OP/i_ccm_ln2/partial_product_sum[0]\(69),
      C(28) => \EXP_OP.OP/i_ccm_ln2/partial_product_sum[0]\(69),
      C(27) => \EXP_OP.OP/i_ccm_ln2/partial_product_sum[0]\(69),
      C(26) => \EXP_OP.OP/i_ccm_ln2/partial_product_sum[0]\(69),
      C(25) => \EXP_OP.OP/i_ccm_ln2/partial_product_sum[0]\(69),
      C(24) => \EXP_OP.OP/i_ccm_ln2/partial_product_sum[0]\(69),
      C(23) => \EXP_OP.OP/i_ccm_ln2/partial_product_sum[0]\(69),
      C(22) => \EXP_OP.OP/i_ccm_ln2/partial_product_sum[0]\(69),
      C(21 downto 0) => \EXP_OP.OP/i_ccm_ln2/partial_product_sum[0]\(69 downto 48),
      CARRYCASCIN => \EXP_OP.OP/i_ccm_ln2/g_tables[1].i_addsub/carrycasc\,
      CARRYCASCOUT => \n_0_EXP_OP.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.two.dsp48e1_add_hi/DSP\,
      CARRYIN => \<const0>\,
      CARRYINSEL(2) => \<const0>\,
      CARRYINSEL(1) => \<const1>\,
      CARRYINSEL(0) => \<const0>\,
      CARRYOUT(3) => \n_54_EXP_OP.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.two.dsp48e1_add_hi/DSP\,
      CARRYOUT(2) => \n_55_EXP_OP.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.two.dsp48e1_add_hi/DSP\,
      CARRYOUT(1) => \n_56_EXP_OP.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.two.dsp48e1_add_hi/DSP\,
      CARRYOUT(0) => \n_57_EXP_OP.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.two.dsp48e1_add_hi/DSP\,
      CEA1 => \<const0>\,
      CEA2 => \<const0>\,
      CEAD => \<const0>\,
      CEALUMODE => \<const0>\,
      CEB1 => \<const0>\,
      CEB2 => \<const0>\,
      CEC => \<const0>\,
      CECARRYIN => \<const0>\,
      CECTRL => \<const0>\,
      CED => \<const0>\,
      CEINMODE => \<const0>\,
      CEM => \<const0>\,
      CEP => aclken,
      CLK => aclk,
      D(24) => \<const0>\,
      D(23) => \<const0>\,
      D(22) => \<const0>\,
      D(21) => \<const0>\,
      D(20) => \<const0>\,
      D(19) => \<const0>\,
      D(18) => \<const0>\,
      D(17) => \<const0>\,
      D(16) => \<const0>\,
      D(15) => \<const0>\,
      D(14) => \<const0>\,
      D(13) => \<const0>\,
      D(12) => \<const0>\,
      D(11) => \<const0>\,
      D(10) => \<const0>\,
      D(9) => \<const0>\,
      D(8) => \<const0>\,
      D(7) => \<const0>\,
      D(6) => \<const0>\,
      D(5) => \<const0>\,
      D(4) => \<const0>\,
      D(3) => \<const0>\,
      D(2) => \<const0>\,
      D(1) => \<const0>\,
      D(0) => \<const0>\,
      INMODE(4) => \<const0>\,
      INMODE(3) => \<const0>\,
      INMODE(2) => \<const0>\,
      INMODE(1) => \<const0>\,
      INMODE(0) => \<const0>\,
      MULTSIGNIN => \<const0>\,
      MULTSIGNOUT => \NLW_EXP_OP.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.two.dsp48e1_add_hi/DSP_MULTSIGNOUT_UNCONNECTED\,
      OPMODE(6) => \<const0>\,
      OPMODE(5) => \<const1>\,
      OPMODE(4) => \<const1>\,
      OPMODE(3) => \<const0>\,
      OPMODE(2) => \<const0>\,
      OPMODE(1) => \<const1>\,
      OPMODE(0) => \<const1>\,
      OVERFLOW => \NLW_EXP_OP.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.two.dsp48e1_add_hi/DSP_OVERFLOW_UNCONNECTED\,
      P(47) => \n_58_EXP_OP.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.two.dsp48e1_add_hi/DSP\,
      P(46) => \n_59_EXP_OP.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.two.dsp48e1_add_hi/DSP\,
      P(45) => \n_60_EXP_OP.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.two.dsp48e1_add_hi/DSP\,
      P(44) => \n_61_EXP_OP.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.two.dsp48e1_add_hi/DSP\,
      P(43) => \n_62_EXP_OP.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.two.dsp48e1_add_hi/DSP\,
      P(42) => \n_63_EXP_OP.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.two.dsp48e1_add_hi/DSP\,
      P(41) => \n_64_EXP_OP.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.two.dsp48e1_add_hi/DSP\,
      P(40) => \n_65_EXP_OP.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.two.dsp48e1_add_hi/DSP\,
      P(39) => \n_66_EXP_OP.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.two.dsp48e1_add_hi/DSP\,
      P(38) => \n_67_EXP_OP.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.two.dsp48e1_add_hi/DSP\,
      P(37) => \n_68_EXP_OP.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.two.dsp48e1_add_hi/DSP\,
      P(36) => \n_69_EXP_OP.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.two.dsp48e1_add_hi/DSP\,
      P(35) => \n_70_EXP_OP.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.two.dsp48e1_add_hi/DSP\,
      P(34) => \n_71_EXP_OP.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.two.dsp48e1_add_hi/DSP\,
      P(33) => \n_72_EXP_OP.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.two.dsp48e1_add_hi/DSP\,
      P(32) => \n_73_EXP_OP.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.two.dsp48e1_add_hi/DSP\,
      P(31) => \n_74_EXP_OP.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.two.dsp48e1_add_hi/DSP\,
      P(30) => \n_75_EXP_OP.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.two.dsp48e1_add_hi/DSP\,
      P(29) => \n_76_EXP_OP.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.two.dsp48e1_add_hi/DSP\,
      P(28) => \n_77_EXP_OP.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.two.dsp48e1_add_hi/DSP\,
      P(27) => \n_78_EXP_OP.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.two.dsp48e1_add_hi/DSP\,
      P(26) => \n_79_EXP_OP.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.two.dsp48e1_add_hi/DSP\,
      P(25) => \n_80_EXP_OP.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.two.dsp48e1_add_hi/DSP\,
      P(24) => \n_81_EXP_OP.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.two.dsp48e1_add_hi/DSP\,
      P(23) => \n_82_EXP_OP.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.two.dsp48e1_add_hi/DSP\,
      P(22) => \n_83_EXP_OP.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.two.dsp48e1_add_hi/DSP\,
      P(21 downto 0) => \EXP_OP.OP/Xf_ip1\(113 downto 92),
      PATTERNBDETECT => \NLW_EXP_OP.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.two.dsp48e1_add_hi/DSP_PATTERNBDETECT_UNCONNECTED\,
      PATTERNDETECT => \n_4_EXP_OP.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.two.dsp48e1_add_hi/DSP\,
      PCIN(47) => \<const0>\,
      PCIN(46) => \<const0>\,
      PCIN(45) => \<const0>\,
      PCIN(44) => \<const0>\,
      PCIN(43) => \<const0>\,
      PCIN(42) => \<const0>\,
      PCIN(41) => \<const0>\,
      PCIN(40) => \<const0>\,
      PCIN(39) => \<const0>\,
      PCIN(38) => \<const0>\,
      PCIN(37) => \<const0>\,
      PCIN(36) => \<const0>\,
      PCIN(35) => \<const0>\,
      PCIN(34) => \<const0>\,
      PCIN(33) => \<const0>\,
      PCIN(32) => \<const0>\,
      PCIN(31) => \<const0>\,
      PCIN(30) => \<const0>\,
      PCIN(29) => \<const0>\,
      PCIN(28) => \<const0>\,
      PCIN(27) => \<const0>\,
      PCIN(26) => \<const0>\,
      PCIN(25) => \<const0>\,
      PCIN(24) => \<const0>\,
      PCIN(23) => \<const0>\,
      PCIN(22) => \<const0>\,
      PCIN(21) => \<const0>\,
      PCIN(20) => \<const0>\,
      PCIN(19) => \<const0>\,
      PCIN(18) => \<const0>\,
      PCIN(17) => \<const0>\,
      PCIN(16) => \<const0>\,
      PCIN(15) => \<const0>\,
      PCIN(14) => \<const0>\,
      PCIN(13) => \<const0>\,
      PCIN(12) => \<const0>\,
      PCIN(11) => \<const0>\,
      PCIN(10) => \<const0>\,
      PCIN(9) => \<const0>\,
      PCIN(8) => \<const0>\,
      PCIN(7) => \<const0>\,
      PCIN(6) => \<const0>\,
      PCIN(5) => \<const0>\,
      PCIN(4) => \<const0>\,
      PCIN(3) => \<const0>\,
      PCIN(2) => \<const0>\,
      PCIN(1) => \<const0>\,
      PCIN(0) => \<const0>\,
      PCOUT(47) => \n_106_EXP_OP.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.two.dsp48e1_add_hi/DSP\,
      PCOUT(46) => \n_107_EXP_OP.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.two.dsp48e1_add_hi/DSP\,
      PCOUT(45) => \n_108_EXP_OP.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.two.dsp48e1_add_hi/DSP\,
      PCOUT(44) => \n_109_EXP_OP.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.two.dsp48e1_add_hi/DSP\,
      PCOUT(43) => \n_110_EXP_OP.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.two.dsp48e1_add_hi/DSP\,
      PCOUT(42) => \n_111_EXP_OP.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.two.dsp48e1_add_hi/DSP\,
      PCOUT(41) => \n_112_EXP_OP.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.two.dsp48e1_add_hi/DSP\,
      PCOUT(40) => \n_113_EXP_OP.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.two.dsp48e1_add_hi/DSP\,
      PCOUT(39) => \n_114_EXP_OP.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.two.dsp48e1_add_hi/DSP\,
      PCOUT(38) => \n_115_EXP_OP.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.two.dsp48e1_add_hi/DSP\,
      PCOUT(37) => \n_116_EXP_OP.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.two.dsp48e1_add_hi/DSP\,
      PCOUT(36) => \n_117_EXP_OP.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.two.dsp48e1_add_hi/DSP\,
      PCOUT(35) => \n_118_EXP_OP.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.two.dsp48e1_add_hi/DSP\,
      PCOUT(34) => \n_119_EXP_OP.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.two.dsp48e1_add_hi/DSP\,
      PCOUT(33) => \n_120_EXP_OP.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.two.dsp48e1_add_hi/DSP\,
      PCOUT(32) => \n_121_EXP_OP.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.two.dsp48e1_add_hi/DSP\,
      PCOUT(31) => \n_122_EXP_OP.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.two.dsp48e1_add_hi/DSP\,
      PCOUT(30) => \n_123_EXP_OP.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.two.dsp48e1_add_hi/DSP\,
      PCOUT(29) => \n_124_EXP_OP.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.two.dsp48e1_add_hi/DSP\,
      PCOUT(28) => \n_125_EXP_OP.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.two.dsp48e1_add_hi/DSP\,
      PCOUT(27) => \n_126_EXP_OP.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.two.dsp48e1_add_hi/DSP\,
      PCOUT(26) => \n_127_EXP_OP.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.two.dsp48e1_add_hi/DSP\,
      PCOUT(25) => \n_128_EXP_OP.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.two.dsp48e1_add_hi/DSP\,
      PCOUT(24) => \n_129_EXP_OP.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.two.dsp48e1_add_hi/DSP\,
      PCOUT(23) => \n_130_EXP_OP.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.two.dsp48e1_add_hi/DSP\,
      PCOUT(22) => \n_131_EXP_OP.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.two.dsp48e1_add_hi/DSP\,
      PCOUT(21) => \n_132_EXP_OP.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.two.dsp48e1_add_hi/DSP\,
      PCOUT(20) => \n_133_EXP_OP.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.two.dsp48e1_add_hi/DSP\,
      PCOUT(19) => \n_134_EXP_OP.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.two.dsp48e1_add_hi/DSP\,
      PCOUT(18) => \n_135_EXP_OP.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.two.dsp48e1_add_hi/DSP\,
      PCOUT(17) => \n_136_EXP_OP.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.two.dsp48e1_add_hi/DSP\,
      PCOUT(16) => \n_137_EXP_OP.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.two.dsp48e1_add_hi/DSP\,
      PCOUT(15) => \n_138_EXP_OP.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.two.dsp48e1_add_hi/DSP\,
      PCOUT(14) => \n_139_EXP_OP.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.two.dsp48e1_add_hi/DSP\,
      PCOUT(13) => \n_140_EXP_OP.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.two.dsp48e1_add_hi/DSP\,
      PCOUT(12) => \n_141_EXP_OP.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.two.dsp48e1_add_hi/DSP\,
      PCOUT(11) => \n_142_EXP_OP.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.two.dsp48e1_add_hi/DSP\,
      PCOUT(10) => \n_143_EXP_OP.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.two.dsp48e1_add_hi/DSP\,
      PCOUT(9) => \n_144_EXP_OP.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.two.dsp48e1_add_hi/DSP\,
      PCOUT(8) => \n_145_EXP_OP.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.two.dsp48e1_add_hi/DSP\,
      PCOUT(7) => \n_146_EXP_OP.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.two.dsp48e1_add_hi/DSP\,
      PCOUT(6) => \n_147_EXP_OP.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.two.dsp48e1_add_hi/DSP\,
      PCOUT(5) => \n_148_EXP_OP.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.two.dsp48e1_add_hi/DSP\,
      PCOUT(4) => \n_149_EXP_OP.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.two.dsp48e1_add_hi/DSP\,
      PCOUT(3) => \n_150_EXP_OP.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.two.dsp48e1_add_hi/DSP\,
      PCOUT(2) => \n_151_EXP_OP.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.two.dsp48e1_add_hi/DSP\,
      PCOUT(1) => \n_152_EXP_OP.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.two.dsp48e1_add_hi/DSP\,
      PCOUT(0) => \n_153_EXP_OP.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.two.dsp48e1_add_hi/DSP\,
      RSTA => \<const0>\,
      RSTALLCARRYIN => \<const0>\,
      RSTALUMODE => \<const0>\,
      RSTB => \<const0>\,
      RSTC => \<const0>\,
      RSTCTRL => \<const0>\,
      RSTD => \<const0>\,
      RSTINMODE => \<const0>\,
      RSTM => \<const0>\,
      RSTP => \<const0>\,
      UNDERFLOW => \NLW_EXP_OP.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.two.dsp48e1_add_hi/DSP_UNDERFLOW_UNCONNECTED\
    );
\EXP_OP.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.two.dsp48e1_add_lo/DSP\: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 0,
      ADREG => 0,
      ALUMODEREG => 0,
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 0,
      BREG => 0,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 0,
      DREG => 0,
      INMODEREG => 0,
      IS_ALUMODE_INVERTED => B"0000",
      IS_CARRYIN_INVERTED => '0',
      IS_CLK_INVERTED => '0',
      IS_INMODE_INVERTED => B"00000",
      IS_OPMODE_INVERTED => B"0000000",
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 0,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "NONE",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
    port map (
      A(29) => n_0_DSP_i_19,
      A(28) => n_0_DSP_i_20,
      A(27) => \n_0_DSP_i_21__0\,
      A(26) => \n_0_DSP_i_22__0\,
      A(25) => n_0_DSP_i_23,
      A(24) => n_0_DSP_i_24,
      A(23) => n_0_DSP_i_25,
      A(22) => n_0_DSP_i_26,
      A(21) => n_0_DSP_i_27,
      A(20) => n_0_DSP_i_28,
      A(19) => n_0_DSP_i_29,
      A(18) => n_0_DSP_i_30,
      A(17) => n_0_DSP_i_31,
      A(16) => n_0_DSP_i_32,
      A(15) => n_0_DSP_i_33,
      A(14) => n_0_DSP_i_34,
      A(13) => n_0_DSP_i_35,
      A(12) => n_0_DSP_i_36,
      A(11) => n_0_DSP_i_37,
      A(10) => n_0_DSP_i_38,
      A(9) => n_0_DSP_i_39,
      A(8) => n_0_DSP_i_40,
      A(7) => n_0_DSP_i_41,
      A(6) => n_0_DSP_i_42,
      A(5) => n_0_DSP_i_43,
      A(4) => n_0_DSP_i_44,
      A(3) => n_0_DSP_i_45,
      A(2) => n_0_DSP_i_46,
      A(1) => n_0_DSP_i_47,
      A(0) => n_0_DSP_i_48,
      ACIN(29) => \<const0>\,
      ACIN(28) => \<const0>\,
      ACIN(27) => \<const0>\,
      ACIN(26) => \<const0>\,
      ACIN(25) => \<const0>\,
      ACIN(24) => \<const0>\,
      ACIN(23) => \<const0>\,
      ACIN(22) => \<const0>\,
      ACIN(21) => \<const0>\,
      ACIN(20) => \<const0>\,
      ACIN(19) => \<const0>\,
      ACIN(18) => \<const0>\,
      ACIN(17) => \<const0>\,
      ACIN(16) => \<const0>\,
      ACIN(15) => \<const0>\,
      ACIN(14) => \<const0>\,
      ACIN(13) => \<const0>\,
      ACIN(12) => \<const0>\,
      ACIN(11) => \<const0>\,
      ACIN(10) => \<const0>\,
      ACIN(9) => \<const0>\,
      ACIN(8) => \<const0>\,
      ACIN(7) => \<const0>\,
      ACIN(6) => \<const0>\,
      ACIN(5) => \<const0>\,
      ACIN(4) => \<const0>\,
      ACIN(3) => \<const0>\,
      ACIN(2) => \<const0>\,
      ACIN(1) => \<const0>\,
      ACIN(0) => \<const0>\,
      ACOUT(29) => \n_24_EXP_OP.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.two.dsp48e1_add_lo/DSP\,
      ACOUT(28) => \n_25_EXP_OP.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.two.dsp48e1_add_lo/DSP\,
      ACOUT(27) => \n_26_EXP_OP.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.two.dsp48e1_add_lo/DSP\,
      ACOUT(26) => \n_27_EXP_OP.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.two.dsp48e1_add_lo/DSP\,
      ACOUT(25) => \n_28_EXP_OP.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.two.dsp48e1_add_lo/DSP\,
      ACOUT(24) => \n_29_EXP_OP.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.two.dsp48e1_add_lo/DSP\,
      ACOUT(23) => \n_30_EXP_OP.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.two.dsp48e1_add_lo/DSP\,
      ACOUT(22) => \n_31_EXP_OP.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.two.dsp48e1_add_lo/DSP\,
      ACOUT(21) => \n_32_EXP_OP.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.two.dsp48e1_add_lo/DSP\,
      ACOUT(20) => \n_33_EXP_OP.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.two.dsp48e1_add_lo/DSP\,
      ACOUT(19) => \n_34_EXP_OP.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.two.dsp48e1_add_lo/DSP\,
      ACOUT(18) => \n_35_EXP_OP.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.two.dsp48e1_add_lo/DSP\,
      ACOUT(17) => \n_36_EXP_OP.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.two.dsp48e1_add_lo/DSP\,
      ACOUT(16) => \n_37_EXP_OP.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.two.dsp48e1_add_lo/DSP\,
      ACOUT(15) => \n_38_EXP_OP.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.two.dsp48e1_add_lo/DSP\,
      ACOUT(14) => \n_39_EXP_OP.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.two.dsp48e1_add_lo/DSP\,
      ACOUT(13) => \n_40_EXP_OP.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.two.dsp48e1_add_lo/DSP\,
      ACOUT(12) => \n_41_EXP_OP.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.two.dsp48e1_add_lo/DSP\,
      ACOUT(11) => \n_42_EXP_OP.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.two.dsp48e1_add_lo/DSP\,
      ACOUT(10) => \n_43_EXP_OP.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.two.dsp48e1_add_lo/DSP\,
      ACOUT(9) => \n_44_EXP_OP.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.two.dsp48e1_add_lo/DSP\,
      ACOUT(8) => \n_45_EXP_OP.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.two.dsp48e1_add_lo/DSP\,
      ACOUT(7) => \n_46_EXP_OP.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.two.dsp48e1_add_lo/DSP\,
      ACOUT(6) => \n_47_EXP_OP.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.two.dsp48e1_add_lo/DSP\,
      ACOUT(5) => \n_48_EXP_OP.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.two.dsp48e1_add_lo/DSP\,
      ACOUT(4) => \n_49_EXP_OP.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.two.dsp48e1_add_lo/DSP\,
      ACOUT(3) => \n_50_EXP_OP.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.two.dsp48e1_add_lo/DSP\,
      ACOUT(2) => \n_51_EXP_OP.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.two.dsp48e1_add_lo/DSP\,
      ACOUT(1) => \n_52_EXP_OP.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.two.dsp48e1_add_lo/DSP\,
      ACOUT(0) => \n_53_EXP_OP.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.two.dsp48e1_add_lo/DSP\,
      ALUMODE(3) => \<const0>\,
      ALUMODE(2) => \<const0>\,
      ALUMODE(1) => \EXP_OP.OP/i_ccm_ln2/g_tables[1].i_addsub/alumode_lo\(1),
      ALUMODE(0) => \EXP_OP.OP/i_ccm_ln2/g_tables[1].i_addsub/alumode_lo\(1),
      B(17) => \n_0_DSP_i_1__0\,
      B(16) => \n_0_DSP_i_2__0\,
      B(15) => \n_0_DSP_i_3__0\,
      B(14) => \n_0_DSP_i_4__0\,
      B(13) => \n_0_DSP_i_5__0\,
      B(12) => \n_0_DSP_i_6__0\,
      B(11) => \n_0_DSP_i_7__0\,
      B(10) => \n_0_DSP_i_8__0\,
      B(9) => \n_0_DSP_i_9__0\,
      B(8) => \n_0_DSP_i_10__0\,
      B(7) => \n_0_DSP_i_11__0\,
      B(6) => \n_0_DSP_i_12__0\,
      B(5) => \n_0_DSP_i_13__0\,
      B(4) => \n_0_DSP_i_14__0\,
      B(3) => \n_0_DSP_i_15__0\,
      B(2) => \n_0_DSP_i_16__0\,
      B(1) => \n_0_DSP_i_17__0\,
      B(0) => \n_0_DSP_i_18__0\,
      BCIN(17) => \<const0>\,
      BCIN(16) => \<const0>\,
      BCIN(15) => \<const0>\,
      BCIN(14) => \<const0>\,
      BCIN(13) => \<const0>\,
      BCIN(12) => \<const0>\,
      BCIN(11) => \<const0>\,
      BCIN(10) => \<const0>\,
      BCIN(9) => \<const0>\,
      BCIN(8) => \<const0>\,
      BCIN(7) => \<const0>\,
      BCIN(6) => \<const0>\,
      BCIN(5) => \<const0>\,
      BCIN(4) => \<const0>\,
      BCIN(3) => \<const0>\,
      BCIN(2) => \<const0>\,
      BCIN(1) => \<const0>\,
      BCIN(0) => \<const0>\,
      BCOUT(17) => \n_6_EXP_OP.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.two.dsp48e1_add_lo/DSP\,
      BCOUT(16) => \n_7_EXP_OP.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.two.dsp48e1_add_lo/DSP\,
      BCOUT(15) => \n_8_EXP_OP.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.two.dsp48e1_add_lo/DSP\,
      BCOUT(14) => \n_9_EXP_OP.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.two.dsp48e1_add_lo/DSP\,
      BCOUT(13) => \n_10_EXP_OP.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.two.dsp48e1_add_lo/DSP\,
      BCOUT(12) => \n_11_EXP_OP.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.two.dsp48e1_add_lo/DSP\,
      BCOUT(11) => \n_12_EXP_OP.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.two.dsp48e1_add_lo/DSP\,
      BCOUT(10) => \n_13_EXP_OP.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.two.dsp48e1_add_lo/DSP\,
      BCOUT(9) => \n_14_EXP_OP.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.two.dsp48e1_add_lo/DSP\,
      BCOUT(8) => \n_15_EXP_OP.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.two.dsp48e1_add_lo/DSP\,
      BCOUT(7) => \n_16_EXP_OP.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.two.dsp48e1_add_lo/DSP\,
      BCOUT(6) => \n_17_EXP_OP.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.two.dsp48e1_add_lo/DSP\,
      BCOUT(5) => \n_18_EXP_OP.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.two.dsp48e1_add_lo/DSP\,
      BCOUT(4) => \n_19_EXP_OP.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.two.dsp48e1_add_lo/DSP\,
      BCOUT(3) => \n_20_EXP_OP.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.two.dsp48e1_add_lo/DSP\,
      BCOUT(2) => \n_21_EXP_OP.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.two.dsp48e1_add_lo/DSP\,
      BCOUT(1) => \n_22_EXP_OP.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.two.dsp48e1_add_lo/DSP\,
      BCOUT(0) => \n_23_EXP_OP.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.two.dsp48e1_add_lo/DSP\,
      C(47 downto 0) => \EXP_OP.OP/i_ccm_ln2/partial_product_sum[0]\(47 downto 0),
      CARRYCASCIN => \<const0>\,
      CARRYCASCOUT => \EXP_OP.OP/i_ccm_ln2/g_tables[1].i_addsub/carrycasc\,
      CARRYIN => \<const0>\,
      CARRYINSEL(2) => \<const0>\,
      CARRYINSEL(1) => \<const0>\,
      CARRYINSEL(0) => \<const0>\,
      CARRYOUT(3) => \n_54_EXP_OP.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.two.dsp48e1_add_lo/DSP\,
      CARRYOUT(2) => \n_55_EXP_OP.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.two.dsp48e1_add_lo/DSP\,
      CARRYOUT(1) => \n_56_EXP_OP.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.two.dsp48e1_add_lo/DSP\,
      CARRYOUT(0) => \n_57_EXP_OP.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.two.dsp48e1_add_lo/DSP\,
      CEA1 => \<const0>\,
      CEA2 => \<const0>\,
      CEAD => \<const0>\,
      CEALUMODE => \<const0>\,
      CEB1 => \<const0>\,
      CEB2 => \<const0>\,
      CEC => \<const0>\,
      CECARRYIN => \<const0>\,
      CECTRL => \<const0>\,
      CED => \<const0>\,
      CEINMODE => \<const0>\,
      CEM => \<const0>\,
      CEP => \<const0>\,
      CLK => aclk,
      D(24) => \<const0>\,
      D(23) => \<const0>\,
      D(22) => \<const0>\,
      D(21) => \<const0>\,
      D(20) => \<const0>\,
      D(19) => \<const0>\,
      D(18) => \<const0>\,
      D(17) => \<const0>\,
      D(16) => \<const0>\,
      D(15) => \<const0>\,
      D(14) => \<const0>\,
      D(13) => \<const0>\,
      D(12) => \<const0>\,
      D(11) => \<const0>\,
      D(10) => \<const0>\,
      D(9) => \<const0>\,
      D(8) => \<const0>\,
      D(7) => \<const0>\,
      D(6) => \<const0>\,
      D(5) => \<const0>\,
      D(4) => \<const0>\,
      D(3) => \<const0>\,
      D(2) => \<const0>\,
      D(1) => \<const0>\,
      D(0) => \<const0>\,
      INMODE(4) => \<const0>\,
      INMODE(3) => \<const0>\,
      INMODE(2) => \<const0>\,
      INMODE(1) => \<const0>\,
      INMODE(0) => \<const0>\,
      MULTSIGNIN => \<const0>\,
      MULTSIGNOUT => \NLW_EXP_OP.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.two.dsp48e1_add_lo/DSP_MULTSIGNOUT_UNCONNECTED\,
      OPMODE(6) => \<const0>\,
      OPMODE(5) => \<const1>\,
      OPMODE(4) => \<const1>\,
      OPMODE(3) => \<const0>\,
      OPMODE(2) => \<const0>\,
      OPMODE(1) => \<const1>\,
      OPMODE(0) => \<const1>\,
      OVERFLOW => \NLW_EXP_OP.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.two.dsp48e1_add_lo/DSP_OVERFLOW_UNCONNECTED\,
      P(47 downto 0) => \EXP_OP.OP/i_ccm_ln2/g_tables[1].i_addsub/p_i_lo\(47 downto 0),
      PATTERNBDETECT => \NLW_EXP_OP.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.two.dsp48e1_add_lo/DSP_PATTERNBDETECT_UNCONNECTED\,
      PATTERNDETECT => \n_4_EXP_OP.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.two.dsp48e1_add_lo/DSP\,
      PCIN(47) => \<const0>\,
      PCIN(46) => \<const0>\,
      PCIN(45) => \<const0>\,
      PCIN(44) => \<const0>\,
      PCIN(43) => \<const0>\,
      PCIN(42) => \<const0>\,
      PCIN(41) => \<const0>\,
      PCIN(40) => \<const0>\,
      PCIN(39) => \<const0>\,
      PCIN(38) => \<const0>\,
      PCIN(37) => \<const0>\,
      PCIN(36) => \<const0>\,
      PCIN(35) => \<const0>\,
      PCIN(34) => \<const0>\,
      PCIN(33) => \<const0>\,
      PCIN(32) => \<const0>\,
      PCIN(31) => \<const0>\,
      PCIN(30) => \<const0>\,
      PCIN(29) => \<const0>\,
      PCIN(28) => \<const0>\,
      PCIN(27) => \<const0>\,
      PCIN(26) => \<const0>\,
      PCIN(25) => \<const0>\,
      PCIN(24) => \<const0>\,
      PCIN(23) => \<const0>\,
      PCIN(22) => \<const0>\,
      PCIN(21) => \<const0>\,
      PCIN(20) => \<const0>\,
      PCIN(19) => \<const0>\,
      PCIN(18) => \<const0>\,
      PCIN(17) => \<const0>\,
      PCIN(16) => \<const0>\,
      PCIN(15) => \<const0>\,
      PCIN(14) => \<const0>\,
      PCIN(13) => \<const0>\,
      PCIN(12) => \<const0>\,
      PCIN(11) => \<const0>\,
      PCIN(10) => \<const0>\,
      PCIN(9) => \<const0>\,
      PCIN(8) => \<const0>\,
      PCIN(7) => \<const0>\,
      PCIN(6) => \<const0>\,
      PCIN(5) => \<const0>\,
      PCIN(4) => \<const0>\,
      PCIN(3) => \<const0>\,
      PCIN(2) => \<const0>\,
      PCIN(1) => \<const0>\,
      PCIN(0) => \<const0>\,
      PCOUT(47) => \n_106_EXP_OP.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.two.dsp48e1_add_lo/DSP\,
      PCOUT(46) => \n_107_EXP_OP.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.two.dsp48e1_add_lo/DSP\,
      PCOUT(45) => \n_108_EXP_OP.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.two.dsp48e1_add_lo/DSP\,
      PCOUT(44) => \n_109_EXP_OP.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.two.dsp48e1_add_lo/DSP\,
      PCOUT(43) => \n_110_EXP_OP.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.two.dsp48e1_add_lo/DSP\,
      PCOUT(42) => \n_111_EXP_OP.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.two.dsp48e1_add_lo/DSP\,
      PCOUT(41) => \n_112_EXP_OP.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.two.dsp48e1_add_lo/DSP\,
      PCOUT(40) => \n_113_EXP_OP.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.two.dsp48e1_add_lo/DSP\,
      PCOUT(39) => \n_114_EXP_OP.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.two.dsp48e1_add_lo/DSP\,
      PCOUT(38) => \n_115_EXP_OP.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.two.dsp48e1_add_lo/DSP\,
      PCOUT(37) => \n_116_EXP_OP.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.two.dsp48e1_add_lo/DSP\,
      PCOUT(36) => \n_117_EXP_OP.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.two.dsp48e1_add_lo/DSP\,
      PCOUT(35) => \n_118_EXP_OP.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.two.dsp48e1_add_lo/DSP\,
      PCOUT(34) => \n_119_EXP_OP.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.two.dsp48e1_add_lo/DSP\,
      PCOUT(33) => \n_120_EXP_OP.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.two.dsp48e1_add_lo/DSP\,
      PCOUT(32) => \n_121_EXP_OP.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.two.dsp48e1_add_lo/DSP\,
      PCOUT(31) => \n_122_EXP_OP.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.two.dsp48e1_add_lo/DSP\,
      PCOUT(30) => \n_123_EXP_OP.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.two.dsp48e1_add_lo/DSP\,
      PCOUT(29) => \n_124_EXP_OP.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.two.dsp48e1_add_lo/DSP\,
      PCOUT(28) => \n_125_EXP_OP.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.two.dsp48e1_add_lo/DSP\,
      PCOUT(27) => \n_126_EXP_OP.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.two.dsp48e1_add_lo/DSP\,
      PCOUT(26) => \n_127_EXP_OP.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.two.dsp48e1_add_lo/DSP\,
      PCOUT(25) => \n_128_EXP_OP.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.two.dsp48e1_add_lo/DSP\,
      PCOUT(24) => \n_129_EXP_OP.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.two.dsp48e1_add_lo/DSP\,
      PCOUT(23) => \n_130_EXP_OP.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.two.dsp48e1_add_lo/DSP\,
      PCOUT(22) => \n_131_EXP_OP.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.two.dsp48e1_add_lo/DSP\,
      PCOUT(21) => \n_132_EXP_OP.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.two.dsp48e1_add_lo/DSP\,
      PCOUT(20) => \n_133_EXP_OP.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.two.dsp48e1_add_lo/DSP\,
      PCOUT(19) => \n_134_EXP_OP.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.two.dsp48e1_add_lo/DSP\,
      PCOUT(18) => \n_135_EXP_OP.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.two.dsp48e1_add_lo/DSP\,
      PCOUT(17) => \n_136_EXP_OP.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.two.dsp48e1_add_lo/DSP\,
      PCOUT(16) => \n_137_EXP_OP.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.two.dsp48e1_add_lo/DSP\,
      PCOUT(15) => \n_138_EXP_OP.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.two.dsp48e1_add_lo/DSP\,
      PCOUT(14) => \n_139_EXP_OP.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.two.dsp48e1_add_lo/DSP\,
      PCOUT(13) => \n_140_EXP_OP.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.two.dsp48e1_add_lo/DSP\,
      PCOUT(12) => \n_141_EXP_OP.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.two.dsp48e1_add_lo/DSP\,
      PCOUT(11) => \n_142_EXP_OP.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.two.dsp48e1_add_lo/DSP\,
      PCOUT(10) => \n_143_EXP_OP.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.two.dsp48e1_add_lo/DSP\,
      PCOUT(9) => \n_144_EXP_OP.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.two.dsp48e1_add_lo/DSP\,
      PCOUT(8) => \n_145_EXP_OP.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.two.dsp48e1_add_lo/DSP\,
      PCOUT(7) => \n_146_EXP_OP.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.two.dsp48e1_add_lo/DSP\,
      PCOUT(6) => \n_147_EXP_OP.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.two.dsp48e1_add_lo/DSP\,
      PCOUT(5) => \n_148_EXP_OP.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.two.dsp48e1_add_lo/DSP\,
      PCOUT(4) => \n_149_EXP_OP.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.two.dsp48e1_add_lo/DSP\,
      PCOUT(3) => \n_150_EXP_OP.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.two.dsp48e1_add_lo/DSP\,
      PCOUT(2) => \n_151_EXP_OP.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.two.dsp48e1_add_lo/DSP\,
      PCOUT(1) => \n_152_EXP_OP.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.two.dsp48e1_add_lo/DSP\,
      PCOUT(0) => \n_153_EXP_OP.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.two.dsp48e1_add_lo/DSP\,
      RSTA => \<const0>\,
      RSTALLCARRYIN => \<const0>\,
      RSTALUMODE => \<const0>\,
      RSTB => \<const0>\,
      RSTC => \<const0>\,
      RSTCTRL => \<const0>\,
      RSTD => \<const0>\,
      RSTINMODE => \<const0>\,
      RSTM => \<const0>\,
      RSTP => \<const0>\,
      UNDERFLOW => \NLW_EXP_OP.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.two.dsp48e1_add_lo/DSP_UNDERFLOW_UNCONNECTED\
    );
\EXP_OP.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.two.p_i_lo_delay/i_pipe/opt_has_pipe.first_q_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => \EXP_OP.OP/i_ccm_ln2/g_tables[1].i_addsub/p_i_lo\(0),
      Q => \EXP_OP.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.two.p_i_lo_delay/i_pipe/first_q\(0),
      R => \<const0>\
    );
\EXP_OP.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.two.p_i_lo_delay/i_pipe/opt_has_pipe.first_q_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => \EXP_OP.OP/i_ccm_ln2/g_tables[1].i_addsub/p_i_lo\(10),
      Q => \EXP_OP.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.two.p_i_lo_delay/i_pipe/first_q\(10),
      R => \<const0>\
    );
\EXP_OP.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.two.p_i_lo_delay/i_pipe/opt_has_pipe.first_q_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => \EXP_OP.OP/i_ccm_ln2/g_tables[1].i_addsub/p_i_lo\(11),
      Q => \EXP_OP.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.two.p_i_lo_delay/i_pipe/first_q\(11),
      R => \<const0>\
    );
\EXP_OP.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.two.p_i_lo_delay/i_pipe/opt_has_pipe.first_q_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => \EXP_OP.OP/i_ccm_ln2/g_tables[1].i_addsub/p_i_lo\(12),
      Q => \EXP_OP.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.two.p_i_lo_delay/i_pipe/first_q\(12),
      R => \<const0>\
    );
\EXP_OP.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.two.p_i_lo_delay/i_pipe/opt_has_pipe.first_q_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => \EXP_OP.OP/i_ccm_ln2/g_tables[1].i_addsub/p_i_lo\(13),
      Q => \EXP_OP.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.two.p_i_lo_delay/i_pipe/first_q\(13),
      R => \<const0>\
    );
\EXP_OP.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.two.p_i_lo_delay/i_pipe/opt_has_pipe.first_q_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => \EXP_OP.OP/i_ccm_ln2/g_tables[1].i_addsub/p_i_lo\(14),
      Q => \EXP_OP.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.two.p_i_lo_delay/i_pipe/first_q\(14),
      R => \<const0>\
    );
\EXP_OP.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.two.p_i_lo_delay/i_pipe/opt_has_pipe.first_q_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => \EXP_OP.OP/i_ccm_ln2/g_tables[1].i_addsub/p_i_lo\(15),
      Q => \EXP_OP.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.two.p_i_lo_delay/i_pipe/first_q\(15),
      R => \<const0>\
    );
\EXP_OP.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.two.p_i_lo_delay/i_pipe/opt_has_pipe.first_q_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => \EXP_OP.OP/i_ccm_ln2/g_tables[1].i_addsub/p_i_lo\(16),
      Q => \EXP_OP.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.two.p_i_lo_delay/i_pipe/first_q\(16),
      R => \<const0>\
    );
\EXP_OP.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.two.p_i_lo_delay/i_pipe/opt_has_pipe.first_q_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => \EXP_OP.OP/i_ccm_ln2/g_tables[1].i_addsub/p_i_lo\(17),
      Q => \EXP_OP.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.two.p_i_lo_delay/i_pipe/first_q\(17),
      R => \<const0>\
    );
\EXP_OP.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.two.p_i_lo_delay/i_pipe/opt_has_pipe.first_q_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => \EXP_OP.OP/i_ccm_ln2/g_tables[1].i_addsub/p_i_lo\(18),
      Q => \EXP_OP.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.two.p_i_lo_delay/i_pipe/first_q\(18),
      R => \<const0>\
    );
\EXP_OP.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.two.p_i_lo_delay/i_pipe/opt_has_pipe.first_q_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => \EXP_OP.OP/i_ccm_ln2/g_tables[1].i_addsub/p_i_lo\(19),
      Q => \EXP_OP.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.two.p_i_lo_delay/i_pipe/first_q\(19),
      R => \<const0>\
    );
\EXP_OP.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.two.p_i_lo_delay/i_pipe/opt_has_pipe.first_q_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => \EXP_OP.OP/i_ccm_ln2/g_tables[1].i_addsub/p_i_lo\(1),
      Q => \EXP_OP.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.two.p_i_lo_delay/i_pipe/first_q\(1),
      R => \<const0>\
    );
\EXP_OP.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.two.p_i_lo_delay/i_pipe/opt_has_pipe.first_q_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => \EXP_OP.OP/i_ccm_ln2/g_tables[1].i_addsub/p_i_lo\(20),
      Q => \EXP_OP.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.two.p_i_lo_delay/i_pipe/first_q\(20),
      R => \<const0>\
    );
\EXP_OP.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.two.p_i_lo_delay/i_pipe/opt_has_pipe.first_q_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => \EXP_OP.OP/i_ccm_ln2/g_tables[1].i_addsub/p_i_lo\(21),
      Q => \EXP_OP.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.two.p_i_lo_delay/i_pipe/first_q\(21),
      R => \<const0>\
    );
\EXP_OP.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.two.p_i_lo_delay/i_pipe/opt_has_pipe.first_q_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => \EXP_OP.OP/i_ccm_ln2/g_tables[1].i_addsub/p_i_lo\(22),
      Q => \EXP_OP.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.two.p_i_lo_delay/i_pipe/first_q\(22),
      R => \<const0>\
    );
\EXP_OP.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.two.p_i_lo_delay/i_pipe/opt_has_pipe.first_q_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => \EXP_OP.OP/i_ccm_ln2/g_tables[1].i_addsub/p_i_lo\(23),
      Q => \EXP_OP.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.two.p_i_lo_delay/i_pipe/first_q\(23),
      R => \<const0>\
    );
\EXP_OP.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.two.p_i_lo_delay/i_pipe/opt_has_pipe.first_q_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => \EXP_OP.OP/i_ccm_ln2/g_tables[1].i_addsub/p_i_lo\(24),
      Q => \EXP_OP.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.two.p_i_lo_delay/i_pipe/first_q\(24),
      R => \<const0>\
    );
\EXP_OP.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.two.p_i_lo_delay/i_pipe/opt_has_pipe.first_q_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => \EXP_OP.OP/i_ccm_ln2/g_tables[1].i_addsub/p_i_lo\(25),
      Q => \EXP_OP.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.two.p_i_lo_delay/i_pipe/first_q\(25),
      R => \<const0>\
    );
\EXP_OP.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.two.p_i_lo_delay/i_pipe/opt_has_pipe.first_q_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => \EXP_OP.OP/i_ccm_ln2/g_tables[1].i_addsub/p_i_lo\(26),
      Q => \EXP_OP.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.two.p_i_lo_delay/i_pipe/first_q\(26),
      R => \<const0>\
    );
\EXP_OP.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.two.p_i_lo_delay/i_pipe/opt_has_pipe.first_q_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => \EXP_OP.OP/i_ccm_ln2/g_tables[1].i_addsub/p_i_lo\(27),
      Q => \EXP_OP.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.two.p_i_lo_delay/i_pipe/first_q\(27),
      R => \<const0>\
    );
\EXP_OP.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.two.p_i_lo_delay/i_pipe/opt_has_pipe.first_q_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => \EXP_OP.OP/i_ccm_ln2/g_tables[1].i_addsub/p_i_lo\(28),
      Q => \EXP_OP.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.two.p_i_lo_delay/i_pipe/first_q\(28),
      R => \<const0>\
    );
\EXP_OP.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.two.p_i_lo_delay/i_pipe/opt_has_pipe.first_q_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => \EXP_OP.OP/i_ccm_ln2/g_tables[1].i_addsub/p_i_lo\(29),
      Q => \EXP_OP.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.two.p_i_lo_delay/i_pipe/first_q\(29),
      R => \<const0>\
    );
\EXP_OP.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.two.p_i_lo_delay/i_pipe/opt_has_pipe.first_q_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => \EXP_OP.OP/i_ccm_ln2/g_tables[1].i_addsub/p_i_lo\(2),
      Q => \EXP_OP.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.two.p_i_lo_delay/i_pipe/first_q\(2),
      R => \<const0>\
    );
\EXP_OP.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.two.p_i_lo_delay/i_pipe/opt_has_pipe.first_q_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => \EXP_OP.OP/i_ccm_ln2/g_tables[1].i_addsub/p_i_lo\(30),
      Q => \EXP_OP.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.two.p_i_lo_delay/i_pipe/first_q\(30),
      R => \<const0>\
    );
\EXP_OP.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.two.p_i_lo_delay/i_pipe/opt_has_pipe.first_q_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => \EXP_OP.OP/i_ccm_ln2/g_tables[1].i_addsub/p_i_lo\(31),
      Q => \EXP_OP.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.two.p_i_lo_delay/i_pipe/first_q\(31),
      R => \<const0>\
    );
\EXP_OP.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.two.p_i_lo_delay/i_pipe/opt_has_pipe.first_q_reg[32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => \EXP_OP.OP/i_ccm_ln2/g_tables[1].i_addsub/p_i_lo\(32),
      Q => \EXP_OP.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.two.p_i_lo_delay/i_pipe/first_q\(32),
      R => \<const0>\
    );
\EXP_OP.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.two.p_i_lo_delay/i_pipe/opt_has_pipe.first_q_reg[33]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => \EXP_OP.OP/i_ccm_ln2/g_tables[1].i_addsub/p_i_lo\(33),
      Q => \EXP_OP.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.two.p_i_lo_delay/i_pipe/first_q\(33),
      R => \<const0>\
    );
\EXP_OP.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.two.p_i_lo_delay/i_pipe/opt_has_pipe.first_q_reg[34]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => \EXP_OP.OP/i_ccm_ln2/g_tables[1].i_addsub/p_i_lo\(34),
      Q => \EXP_OP.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.two.p_i_lo_delay/i_pipe/first_q\(34),
      R => \<const0>\
    );
\EXP_OP.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.two.p_i_lo_delay/i_pipe/opt_has_pipe.first_q_reg[35]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => \EXP_OP.OP/i_ccm_ln2/g_tables[1].i_addsub/p_i_lo\(35),
      Q => \EXP_OP.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.two.p_i_lo_delay/i_pipe/first_q\(35),
      R => \<const0>\
    );
\EXP_OP.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.two.p_i_lo_delay/i_pipe/opt_has_pipe.first_q_reg[36]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => \EXP_OP.OP/i_ccm_ln2/g_tables[1].i_addsub/p_i_lo\(36),
      Q => \EXP_OP.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.two.p_i_lo_delay/i_pipe/first_q\(36),
      R => \<const0>\
    );
\EXP_OP.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.two.p_i_lo_delay/i_pipe/opt_has_pipe.first_q_reg[37]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => \EXP_OP.OP/i_ccm_ln2/g_tables[1].i_addsub/p_i_lo\(37),
      Q => \EXP_OP.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.two.p_i_lo_delay/i_pipe/first_q\(37),
      R => \<const0>\
    );
\EXP_OP.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.two.p_i_lo_delay/i_pipe/opt_has_pipe.first_q_reg[38]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => \EXP_OP.OP/i_ccm_ln2/g_tables[1].i_addsub/p_i_lo\(38),
      Q => \EXP_OP.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.two.p_i_lo_delay/i_pipe/first_q\(38),
      R => \<const0>\
    );
\EXP_OP.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.two.p_i_lo_delay/i_pipe/opt_has_pipe.first_q_reg[39]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => \EXP_OP.OP/i_ccm_ln2/g_tables[1].i_addsub/p_i_lo\(39),
      Q => \EXP_OP.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.two.p_i_lo_delay/i_pipe/first_q\(39),
      R => \<const0>\
    );
\EXP_OP.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.two.p_i_lo_delay/i_pipe/opt_has_pipe.first_q_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => \EXP_OP.OP/i_ccm_ln2/g_tables[1].i_addsub/p_i_lo\(3),
      Q => \EXP_OP.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.two.p_i_lo_delay/i_pipe/first_q\(3),
      R => \<const0>\
    );
\EXP_OP.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.two.p_i_lo_delay/i_pipe/opt_has_pipe.first_q_reg[40]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => \EXP_OP.OP/i_ccm_ln2/g_tables[1].i_addsub/p_i_lo\(40),
      Q => \EXP_OP.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.two.p_i_lo_delay/i_pipe/first_q\(40),
      R => \<const0>\
    );
\EXP_OP.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.two.p_i_lo_delay/i_pipe/opt_has_pipe.first_q_reg[41]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => \EXP_OP.OP/i_ccm_ln2/g_tables[1].i_addsub/p_i_lo\(41),
      Q => \EXP_OP.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.two.p_i_lo_delay/i_pipe/first_q\(41),
      R => \<const0>\
    );
\EXP_OP.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.two.p_i_lo_delay/i_pipe/opt_has_pipe.first_q_reg[42]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => \EXP_OP.OP/i_ccm_ln2/g_tables[1].i_addsub/p_i_lo\(42),
      Q => \EXP_OP.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.two.p_i_lo_delay/i_pipe/first_q\(42),
      R => \<const0>\
    );
\EXP_OP.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.two.p_i_lo_delay/i_pipe/opt_has_pipe.first_q_reg[43]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => \EXP_OP.OP/i_ccm_ln2/g_tables[1].i_addsub/p_i_lo\(43),
      Q => \EXP_OP.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.two.p_i_lo_delay/i_pipe/first_q\(43),
      R => \<const0>\
    );
\EXP_OP.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.two.p_i_lo_delay/i_pipe/opt_has_pipe.first_q_reg[44]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => \EXP_OP.OP/i_ccm_ln2/g_tables[1].i_addsub/p_i_lo\(44),
      Q => \EXP_OP.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.two.p_i_lo_delay/i_pipe/first_q\(44),
      R => \<const0>\
    );
\EXP_OP.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.two.p_i_lo_delay/i_pipe/opt_has_pipe.first_q_reg[45]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => \EXP_OP.OP/i_ccm_ln2/g_tables[1].i_addsub/p_i_lo\(45),
      Q => \EXP_OP.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.two.p_i_lo_delay/i_pipe/first_q\(45),
      R => \<const0>\
    );
\EXP_OP.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.two.p_i_lo_delay/i_pipe/opt_has_pipe.first_q_reg[46]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => \EXP_OP.OP/i_ccm_ln2/g_tables[1].i_addsub/p_i_lo\(46),
      Q => \EXP_OP.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.two.p_i_lo_delay/i_pipe/first_q\(46),
      R => \<const0>\
    );
\EXP_OP.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.two.p_i_lo_delay/i_pipe/opt_has_pipe.first_q_reg[47]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => \EXP_OP.OP/i_ccm_ln2/g_tables[1].i_addsub/p_i_lo\(47),
      Q => \EXP_OP.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.two.p_i_lo_delay/i_pipe/first_q\(47),
      R => \<const0>\
    );
\EXP_OP.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.two.p_i_lo_delay/i_pipe/opt_has_pipe.first_q_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => \EXP_OP.OP/i_ccm_ln2/g_tables[1].i_addsub/p_i_lo\(4),
      Q => \EXP_OP.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.two.p_i_lo_delay/i_pipe/first_q\(4),
      R => \<const0>\
    );
\EXP_OP.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.two.p_i_lo_delay/i_pipe/opt_has_pipe.first_q_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => \EXP_OP.OP/i_ccm_ln2/g_tables[1].i_addsub/p_i_lo\(5),
      Q => \EXP_OP.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.two.p_i_lo_delay/i_pipe/first_q\(5),
      R => \<const0>\
    );
\EXP_OP.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.two.p_i_lo_delay/i_pipe/opt_has_pipe.first_q_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => \EXP_OP.OP/i_ccm_ln2/g_tables[1].i_addsub/p_i_lo\(6),
      Q => \EXP_OP.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.two.p_i_lo_delay/i_pipe/first_q\(6),
      R => \<const0>\
    );
\EXP_OP.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.two.p_i_lo_delay/i_pipe/opt_has_pipe.first_q_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => \EXP_OP.OP/i_ccm_ln2/g_tables[1].i_addsub/p_i_lo\(7),
      Q => \EXP_OP.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.two.p_i_lo_delay/i_pipe/first_q\(7),
      R => \<const0>\
    );
\EXP_OP.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.two.p_i_lo_delay/i_pipe/opt_has_pipe.first_q_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => \EXP_OP.OP/i_ccm_ln2/g_tables[1].i_addsub/p_i_lo\(8),
      Q => \EXP_OP.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.two.p_i_lo_delay/i_pipe/first_q\(8),
      R => \<const0>\
    );
\EXP_OP.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.two.p_i_lo_delay/i_pipe/opt_has_pipe.first_q_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => \EXP_OP.OP/i_ccm_ln2/g_tables[1].i_addsub/p_i_lo\(9),
      Q => \EXP_OP.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.two.p_i_lo_delay/i_pipe/first_q\(9),
      R => \<const0>\
    );
\EXP_OP.OP/i_ccm_recip_ln2/g_tables[0].i_addsub/dsp.one.dsp48e1_add/DSP\: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 0,
      ADREG => 0,
      ALUMODEREG => 0,
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 0,
      BREG => 0,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 0,
      DREG => 0,
      INMODEREG => 0,
      IS_ALUMODE_INVERTED => B"0000",
      IS_CARRYIN_INVERTED => '0',
      IS_CLK_INVERTED => '0',
      IS_INMODE_INVERTED => B"00000",
      IS_OPMODE_INVERTED => B"0000000",
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 0,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "NONE",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
    port map (
      A(29) => \<const0>\,
      A(28) => \<const0>\,
      A(27) => \<const0>\,
      A(26) => \<const0>\,
      A(25) => \<const0>\,
      A(24) => \<const0>\,
      A(23) => \<const0>\,
      A(22) => \<const0>\,
      A(21) => \<const0>\,
      A(20) => \<const0>\,
      A(19) => \<const0>\,
      A(18) => \<const0>\,
      A(17) => \<const0>\,
      A(16) => \<const0>\,
      A(15) => \<const0>\,
      A(14) => \<const0>\,
      A(13) => \<const0>\,
      A(12) => \<const0>\,
      A(11) => \<const0>\,
      A(10) => \<const0>\,
      A(9) => \<const0>\,
      A(8) => \<const0>\,
      A(7) => \<const0>\,
      A(6) => \<const0>\,
      A(5) => \<const0>\,
      A(4) => \<const0>\,
      A(3) => \<const0>\,
      A(2) => \<const0>\,
      A(1) => \<const0>\,
      A(0) => \<const0>\,
      ACIN(29) => \<const0>\,
      ACIN(28) => \<const0>\,
      ACIN(27) => \<const0>\,
      ACIN(26) => \<const0>\,
      ACIN(25) => \<const0>\,
      ACIN(24) => \<const0>\,
      ACIN(23) => \<const0>\,
      ACIN(22) => \<const0>\,
      ACIN(21) => \<const0>\,
      ACIN(20) => \<const0>\,
      ACIN(19) => \<const0>\,
      ACIN(18) => \<const0>\,
      ACIN(17) => \<const0>\,
      ACIN(16) => \<const0>\,
      ACIN(15) => \<const0>\,
      ACIN(14) => \<const0>\,
      ACIN(13) => \<const0>\,
      ACIN(12) => \<const0>\,
      ACIN(11) => \<const0>\,
      ACIN(10) => \<const0>\,
      ACIN(9) => \<const0>\,
      ACIN(8) => \<const0>\,
      ACIN(7) => \<const0>\,
      ACIN(6) => \<const0>\,
      ACIN(5) => \<const0>\,
      ACIN(4) => \<const0>\,
      ACIN(3) => \<const0>\,
      ACIN(2) => \<const0>\,
      ACIN(1) => \<const0>\,
      ACIN(0) => \<const0>\,
      ACOUT(29) => \n_24_EXP_OP.OP/i_ccm_recip_ln2/g_tables[0].i_addsub/dsp.one.dsp48e1_add/DSP\,
      ACOUT(28) => \n_25_EXP_OP.OP/i_ccm_recip_ln2/g_tables[0].i_addsub/dsp.one.dsp48e1_add/DSP\,
      ACOUT(27) => \n_26_EXP_OP.OP/i_ccm_recip_ln2/g_tables[0].i_addsub/dsp.one.dsp48e1_add/DSP\,
      ACOUT(26) => \n_27_EXP_OP.OP/i_ccm_recip_ln2/g_tables[0].i_addsub/dsp.one.dsp48e1_add/DSP\,
      ACOUT(25) => \n_28_EXP_OP.OP/i_ccm_recip_ln2/g_tables[0].i_addsub/dsp.one.dsp48e1_add/DSP\,
      ACOUT(24) => \n_29_EXP_OP.OP/i_ccm_recip_ln2/g_tables[0].i_addsub/dsp.one.dsp48e1_add/DSP\,
      ACOUT(23) => \n_30_EXP_OP.OP/i_ccm_recip_ln2/g_tables[0].i_addsub/dsp.one.dsp48e1_add/DSP\,
      ACOUT(22) => \n_31_EXP_OP.OP/i_ccm_recip_ln2/g_tables[0].i_addsub/dsp.one.dsp48e1_add/DSP\,
      ACOUT(21) => \n_32_EXP_OP.OP/i_ccm_recip_ln2/g_tables[0].i_addsub/dsp.one.dsp48e1_add/DSP\,
      ACOUT(20) => \n_33_EXP_OP.OP/i_ccm_recip_ln2/g_tables[0].i_addsub/dsp.one.dsp48e1_add/DSP\,
      ACOUT(19) => \n_34_EXP_OP.OP/i_ccm_recip_ln2/g_tables[0].i_addsub/dsp.one.dsp48e1_add/DSP\,
      ACOUT(18) => \n_35_EXP_OP.OP/i_ccm_recip_ln2/g_tables[0].i_addsub/dsp.one.dsp48e1_add/DSP\,
      ACOUT(17) => \n_36_EXP_OP.OP/i_ccm_recip_ln2/g_tables[0].i_addsub/dsp.one.dsp48e1_add/DSP\,
      ACOUT(16) => \n_37_EXP_OP.OP/i_ccm_recip_ln2/g_tables[0].i_addsub/dsp.one.dsp48e1_add/DSP\,
      ACOUT(15) => \n_38_EXP_OP.OP/i_ccm_recip_ln2/g_tables[0].i_addsub/dsp.one.dsp48e1_add/DSP\,
      ACOUT(14) => \n_39_EXP_OP.OP/i_ccm_recip_ln2/g_tables[0].i_addsub/dsp.one.dsp48e1_add/DSP\,
      ACOUT(13) => \n_40_EXP_OP.OP/i_ccm_recip_ln2/g_tables[0].i_addsub/dsp.one.dsp48e1_add/DSP\,
      ACOUT(12) => \n_41_EXP_OP.OP/i_ccm_recip_ln2/g_tables[0].i_addsub/dsp.one.dsp48e1_add/DSP\,
      ACOUT(11) => \n_42_EXP_OP.OP/i_ccm_recip_ln2/g_tables[0].i_addsub/dsp.one.dsp48e1_add/DSP\,
      ACOUT(10) => \n_43_EXP_OP.OP/i_ccm_recip_ln2/g_tables[0].i_addsub/dsp.one.dsp48e1_add/DSP\,
      ACOUT(9) => \n_44_EXP_OP.OP/i_ccm_recip_ln2/g_tables[0].i_addsub/dsp.one.dsp48e1_add/DSP\,
      ACOUT(8) => \n_45_EXP_OP.OP/i_ccm_recip_ln2/g_tables[0].i_addsub/dsp.one.dsp48e1_add/DSP\,
      ACOUT(7) => \n_46_EXP_OP.OP/i_ccm_recip_ln2/g_tables[0].i_addsub/dsp.one.dsp48e1_add/DSP\,
      ACOUT(6) => \n_47_EXP_OP.OP/i_ccm_recip_ln2/g_tables[0].i_addsub/dsp.one.dsp48e1_add/DSP\,
      ACOUT(5) => \n_48_EXP_OP.OP/i_ccm_recip_ln2/g_tables[0].i_addsub/dsp.one.dsp48e1_add/DSP\,
      ACOUT(4) => \n_49_EXP_OP.OP/i_ccm_recip_ln2/g_tables[0].i_addsub/dsp.one.dsp48e1_add/DSP\,
      ACOUT(3) => \n_50_EXP_OP.OP/i_ccm_recip_ln2/g_tables[0].i_addsub/dsp.one.dsp48e1_add/DSP\,
      ACOUT(2) => \n_51_EXP_OP.OP/i_ccm_recip_ln2/g_tables[0].i_addsub/dsp.one.dsp48e1_add/DSP\,
      ACOUT(1) => \n_52_EXP_OP.OP/i_ccm_recip_ln2/g_tables[0].i_addsub/dsp.one.dsp48e1_add/DSP\,
      ACOUT(0) => \n_53_EXP_OP.OP/i_ccm_recip_ln2/g_tables[0].i_addsub/dsp.one.dsp48e1_add/DSP\,
      ALUMODE(3) => \<const0>\,
      ALUMODE(2) => \<const0>\,
      ALUMODE(1) => \<const0>\,
      ALUMODE(0) => \<const0>\,
      B(17) => \<const0>\,
      B(16) => \<const0>\,
      B(15) => \<const0>\,
      B(14) => \<const0>\,
      B(13) => \<const0>\,
      B(12) => \<const0>\,
      B(11) => \<const0>\,
      B(10) => \<const0>\,
      B(9) => \<const0>\,
      B(8) => \<const0>\,
      B(7) => \<const0>\,
      B(6) => \<const0>\,
      B(5) => \n_0_g0_b5__1\,
      B(4) => \n_0_g0_b4__1\,
      B(3) => \n_0_g0_b3__1\,
      B(2) => \n_0_g0_b2__1\,
      B(1) => \n_0_g0_b1__1\,
      B(0) => \n_0_g0_b0__1\,
      BCIN(17) => \<const0>\,
      BCIN(16) => \<const0>\,
      BCIN(15) => \<const0>\,
      BCIN(14) => \<const0>\,
      BCIN(13) => \<const0>\,
      BCIN(12) => \<const0>\,
      BCIN(11) => \<const0>\,
      BCIN(10) => \<const0>\,
      BCIN(9) => \<const0>\,
      BCIN(8) => \<const0>\,
      BCIN(7) => \<const0>\,
      BCIN(6) => \<const0>\,
      BCIN(5) => \<const0>\,
      BCIN(4) => \<const0>\,
      BCIN(3) => \<const0>\,
      BCIN(2) => \<const0>\,
      BCIN(1) => \<const0>\,
      BCIN(0) => \<const0>\,
      BCOUT(17) => \n_6_EXP_OP.OP/i_ccm_recip_ln2/g_tables[0].i_addsub/dsp.one.dsp48e1_add/DSP\,
      BCOUT(16) => \n_7_EXP_OP.OP/i_ccm_recip_ln2/g_tables[0].i_addsub/dsp.one.dsp48e1_add/DSP\,
      BCOUT(15) => \n_8_EXP_OP.OP/i_ccm_recip_ln2/g_tables[0].i_addsub/dsp.one.dsp48e1_add/DSP\,
      BCOUT(14) => \n_9_EXP_OP.OP/i_ccm_recip_ln2/g_tables[0].i_addsub/dsp.one.dsp48e1_add/DSP\,
      BCOUT(13) => \n_10_EXP_OP.OP/i_ccm_recip_ln2/g_tables[0].i_addsub/dsp.one.dsp48e1_add/DSP\,
      BCOUT(12) => \n_11_EXP_OP.OP/i_ccm_recip_ln2/g_tables[0].i_addsub/dsp.one.dsp48e1_add/DSP\,
      BCOUT(11) => \n_12_EXP_OP.OP/i_ccm_recip_ln2/g_tables[0].i_addsub/dsp.one.dsp48e1_add/DSP\,
      BCOUT(10) => \n_13_EXP_OP.OP/i_ccm_recip_ln2/g_tables[0].i_addsub/dsp.one.dsp48e1_add/DSP\,
      BCOUT(9) => \n_14_EXP_OP.OP/i_ccm_recip_ln2/g_tables[0].i_addsub/dsp.one.dsp48e1_add/DSP\,
      BCOUT(8) => \n_15_EXP_OP.OP/i_ccm_recip_ln2/g_tables[0].i_addsub/dsp.one.dsp48e1_add/DSP\,
      BCOUT(7) => \n_16_EXP_OP.OP/i_ccm_recip_ln2/g_tables[0].i_addsub/dsp.one.dsp48e1_add/DSP\,
      BCOUT(6) => \n_17_EXP_OP.OP/i_ccm_recip_ln2/g_tables[0].i_addsub/dsp.one.dsp48e1_add/DSP\,
      BCOUT(5) => \n_18_EXP_OP.OP/i_ccm_recip_ln2/g_tables[0].i_addsub/dsp.one.dsp48e1_add/DSP\,
      BCOUT(4) => \n_19_EXP_OP.OP/i_ccm_recip_ln2/g_tables[0].i_addsub/dsp.one.dsp48e1_add/DSP\,
      BCOUT(3) => \n_20_EXP_OP.OP/i_ccm_recip_ln2/g_tables[0].i_addsub/dsp.one.dsp48e1_add/DSP\,
      BCOUT(2) => \n_21_EXP_OP.OP/i_ccm_recip_ln2/g_tables[0].i_addsub/dsp.one.dsp48e1_add/DSP\,
      BCOUT(1) => \n_22_EXP_OP.OP/i_ccm_recip_ln2/g_tables[0].i_addsub/dsp.one.dsp48e1_add/DSP\,
      BCOUT(0) => \n_23_EXP_OP.OP/i_ccm_recip_ln2/g_tables[0].i_addsub/dsp.one.dsp48e1_add/DSP\,
      C(47) => \<const0>\,
      C(46) => \<const0>\,
      C(45) => \<const0>\,
      C(44) => \<const0>\,
      C(43) => \<const0>\,
      C(42) => \<const0>\,
      C(41) => \<const0>\,
      C(40) => \<const0>\,
      C(39) => \<const0>\,
      C(38) => \<const0>\,
      C(37) => \<const0>\,
      C(36) => \<const0>\,
      C(35) => \<const0>\,
      C(34) => \<const0>\,
      C(33) => \<const0>\,
      C(32) => \<const0>\,
      C(31) => \<const0>\,
      C(30) => \<const0>\,
      C(29) => \<const0>\,
      C(28) => \<const0>\,
      C(27) => \<const0>\,
      C(26) => \<const0>\,
      C(25) => \<const0>\,
      C(24) => \<const0>\,
      C(23) => \<const0>\,
      C(22) => \<const0>\,
      C(21) => \<const0>\,
      C(20) => \<const0>\,
      C(19) => \<const0>\,
      C(18) => \<const0>\,
      C(17) => \<const0>\,
      C(16) => \<const0>\,
      C(15) => \<const0>\,
      C(14) => \<const0>\,
      C(13) => \<const0>\,
      C(12) => \<const0>\,
      C(11) => \<const0>\,
      C(10) => \<const0>\,
      C(9) => \<const0>\,
      C(8) => \<const0>\,
      C(7) => \<const0>\,
      C(6) => \<const0>\,
      C(5) => \<const0>\,
      C(4) => \<const0>\,
      C(3) => \<const0>\,
      C(2) => \<const0>\,
      C(1) => \<const0>\,
      C(0) => \<const0>\,
      CARRYCASCIN => \<const0>\,
      CARRYCASCOUT => \n_0_EXP_OP.OP/i_ccm_recip_ln2/g_tables[0].i_addsub/dsp.one.dsp48e1_add/DSP\,
      CARRYIN => \<const0>\,
      CARRYINSEL(2) => \<const0>\,
      CARRYINSEL(1) => \<const0>\,
      CARRYINSEL(0) => \<const0>\,
      CARRYOUT(3) => \n_54_EXP_OP.OP/i_ccm_recip_ln2/g_tables[0].i_addsub/dsp.one.dsp48e1_add/DSP\,
      CARRYOUT(2) => \n_55_EXP_OP.OP/i_ccm_recip_ln2/g_tables[0].i_addsub/dsp.one.dsp48e1_add/DSP\,
      CARRYOUT(1) => \n_56_EXP_OP.OP/i_ccm_recip_ln2/g_tables[0].i_addsub/dsp.one.dsp48e1_add/DSP\,
      CARRYOUT(0) => \n_57_EXP_OP.OP/i_ccm_recip_ln2/g_tables[0].i_addsub/dsp.one.dsp48e1_add/DSP\,
      CEA1 => \<const0>\,
      CEA2 => \<const0>\,
      CEAD => \<const0>\,
      CEALUMODE => \<const0>\,
      CEB1 => \<const0>\,
      CEB2 => \<const0>\,
      CEC => \<const0>\,
      CECARRYIN => \<const0>\,
      CECTRL => \<const0>\,
      CED => \<const0>\,
      CEINMODE => \<const0>\,
      CEM => \<const0>\,
      CEP => \<const0>\,
      CLK => aclk,
      D(24) => \<const0>\,
      D(23) => \<const0>\,
      D(22) => \<const0>\,
      D(21) => \<const0>\,
      D(20) => \<const0>\,
      D(19) => \<const0>\,
      D(18) => \<const0>\,
      D(17) => \<const0>\,
      D(16) => \<const0>\,
      D(15) => \<const0>\,
      D(14) => \<const0>\,
      D(13) => \<const0>\,
      D(12) => \<const0>\,
      D(11) => \<const0>\,
      D(10) => \<const0>\,
      D(9) => \<const0>\,
      D(8) => \<const0>\,
      D(7) => \<const0>\,
      D(6) => \<const0>\,
      D(5) => \<const0>\,
      D(4) => \<const0>\,
      D(3) => \<const0>\,
      D(2) => \<const0>\,
      D(1) => \<const0>\,
      D(0) => \<const0>\,
      INMODE(4) => \<const0>\,
      INMODE(3) => \<const0>\,
      INMODE(2) => \<const0>\,
      INMODE(1) => \<const0>\,
      INMODE(0) => \<const0>\,
      MULTSIGNIN => \<const0>\,
      MULTSIGNOUT => \NLW_EXP_OP.OP/i_ccm_recip_ln2/g_tables[0].i_addsub/dsp.one.dsp48e1_add/DSP_MULTSIGNOUT_UNCONNECTED\,
      OPMODE(6) => \<const0>\,
      OPMODE(5) => \<const1>\,
      OPMODE(4) => \<const1>\,
      OPMODE(3) => \<const0>\,
      OPMODE(2) => \<const0>\,
      OPMODE(1) => \<const1>\,
      OPMODE(0) => \<const1>\,
      OVERFLOW => \NLW_EXP_OP.OP/i_ccm_recip_ln2/g_tables[0].i_addsub/dsp.one.dsp48e1_add/DSP_OVERFLOW_UNCONNECTED\,
      P(47) => \n_58_EXP_OP.OP/i_ccm_recip_ln2/g_tables[0].i_addsub/dsp.one.dsp48e1_add/DSP\,
      P(46) => \n_59_EXP_OP.OP/i_ccm_recip_ln2/g_tables[0].i_addsub/dsp.one.dsp48e1_add/DSP\,
      P(45) => \n_60_EXP_OP.OP/i_ccm_recip_ln2/g_tables[0].i_addsub/dsp.one.dsp48e1_add/DSP\,
      P(44) => \n_61_EXP_OP.OP/i_ccm_recip_ln2/g_tables[0].i_addsub/dsp.one.dsp48e1_add/DSP\,
      P(43) => \n_62_EXP_OP.OP/i_ccm_recip_ln2/g_tables[0].i_addsub/dsp.one.dsp48e1_add/DSP\,
      P(42) => \n_63_EXP_OP.OP/i_ccm_recip_ln2/g_tables[0].i_addsub/dsp.one.dsp48e1_add/DSP\,
      P(41) => \n_64_EXP_OP.OP/i_ccm_recip_ln2/g_tables[0].i_addsub/dsp.one.dsp48e1_add/DSP\,
      P(40) => \n_65_EXP_OP.OP/i_ccm_recip_ln2/g_tables[0].i_addsub/dsp.one.dsp48e1_add/DSP\,
      P(39) => \n_66_EXP_OP.OP/i_ccm_recip_ln2/g_tables[0].i_addsub/dsp.one.dsp48e1_add/DSP\,
      P(38) => \n_67_EXP_OP.OP/i_ccm_recip_ln2/g_tables[0].i_addsub/dsp.one.dsp48e1_add/DSP\,
      P(37) => \n_68_EXP_OP.OP/i_ccm_recip_ln2/g_tables[0].i_addsub/dsp.one.dsp48e1_add/DSP\,
      P(36) => \n_69_EXP_OP.OP/i_ccm_recip_ln2/g_tables[0].i_addsub/dsp.one.dsp48e1_add/DSP\,
      P(35) => \n_70_EXP_OP.OP/i_ccm_recip_ln2/g_tables[0].i_addsub/dsp.one.dsp48e1_add/DSP\,
      P(34) => \n_71_EXP_OP.OP/i_ccm_recip_ln2/g_tables[0].i_addsub/dsp.one.dsp48e1_add/DSP\,
      P(33) => \n_72_EXP_OP.OP/i_ccm_recip_ln2/g_tables[0].i_addsub/dsp.one.dsp48e1_add/DSP\,
      P(32) => \n_73_EXP_OP.OP/i_ccm_recip_ln2/g_tables[0].i_addsub/dsp.one.dsp48e1_add/DSP\,
      P(31) => \n_74_EXP_OP.OP/i_ccm_recip_ln2/g_tables[0].i_addsub/dsp.one.dsp48e1_add/DSP\,
      P(30) => \n_75_EXP_OP.OP/i_ccm_recip_ln2/g_tables[0].i_addsub/dsp.one.dsp48e1_add/DSP\,
      P(29) => \n_76_EXP_OP.OP/i_ccm_recip_ln2/g_tables[0].i_addsub/dsp.one.dsp48e1_add/DSP\,
      P(28) => \n_77_EXP_OP.OP/i_ccm_recip_ln2/g_tables[0].i_addsub/dsp.one.dsp48e1_add/DSP\,
      P(27) => \n_78_EXP_OP.OP/i_ccm_recip_ln2/g_tables[0].i_addsub/dsp.one.dsp48e1_add/DSP\,
      P(26) => \n_79_EXP_OP.OP/i_ccm_recip_ln2/g_tables[0].i_addsub/dsp.one.dsp48e1_add/DSP\,
      P(25) => \n_80_EXP_OP.OP/i_ccm_recip_ln2/g_tables[0].i_addsub/dsp.one.dsp48e1_add/DSP\,
      P(24) => \n_81_EXP_OP.OP/i_ccm_recip_ln2/g_tables[0].i_addsub/dsp.one.dsp48e1_add/DSP\,
      P(23) => \n_82_EXP_OP.OP/i_ccm_recip_ln2/g_tables[0].i_addsub/dsp.one.dsp48e1_add/DSP\,
      P(22) => \n_83_EXP_OP.OP/i_ccm_recip_ln2/g_tables[0].i_addsub/dsp.one.dsp48e1_add/DSP\,
      P(21) => \n_84_EXP_OP.OP/i_ccm_recip_ln2/g_tables[0].i_addsub/dsp.one.dsp48e1_add/DSP\,
      P(20) => \n_85_EXP_OP.OP/i_ccm_recip_ln2/g_tables[0].i_addsub/dsp.one.dsp48e1_add/DSP\,
      P(19) => \n_86_EXP_OP.OP/i_ccm_recip_ln2/g_tables[0].i_addsub/dsp.one.dsp48e1_add/DSP\,
      P(18) => \n_87_EXP_OP.OP/i_ccm_recip_ln2/g_tables[0].i_addsub/dsp.one.dsp48e1_add/DSP\,
      P(17) => \n_88_EXP_OP.OP/i_ccm_recip_ln2/g_tables[0].i_addsub/dsp.one.dsp48e1_add/DSP\,
      P(16) => \n_89_EXP_OP.OP/i_ccm_recip_ln2/g_tables[0].i_addsub/dsp.one.dsp48e1_add/DSP\,
      P(15) => \n_90_EXP_OP.OP/i_ccm_recip_ln2/g_tables[0].i_addsub/dsp.one.dsp48e1_add/DSP\,
      P(14 downto 0) => \EXP_OP.OP/i_ccm_recip_ln2/partial_product_sum[0]\(14 downto 0),
      PATTERNBDETECT => \NLW_EXP_OP.OP/i_ccm_recip_ln2/g_tables[0].i_addsub/dsp.one.dsp48e1_add/DSP_PATTERNBDETECT_UNCONNECTED\,
      PATTERNDETECT => \n_4_EXP_OP.OP/i_ccm_recip_ln2/g_tables[0].i_addsub/dsp.one.dsp48e1_add/DSP\,
      PCIN(47) => \<const0>\,
      PCIN(46) => \<const0>\,
      PCIN(45) => \<const0>\,
      PCIN(44) => \<const0>\,
      PCIN(43) => \<const0>\,
      PCIN(42) => \<const0>\,
      PCIN(41) => \<const0>\,
      PCIN(40) => \<const0>\,
      PCIN(39) => \<const0>\,
      PCIN(38) => \<const0>\,
      PCIN(37) => \<const0>\,
      PCIN(36) => \<const0>\,
      PCIN(35) => \<const0>\,
      PCIN(34) => \<const0>\,
      PCIN(33) => \<const0>\,
      PCIN(32) => \<const0>\,
      PCIN(31) => \<const0>\,
      PCIN(30) => \<const0>\,
      PCIN(29) => \<const0>\,
      PCIN(28) => \<const0>\,
      PCIN(27) => \<const0>\,
      PCIN(26) => \<const0>\,
      PCIN(25) => \<const0>\,
      PCIN(24) => \<const0>\,
      PCIN(23) => \<const0>\,
      PCIN(22) => \<const0>\,
      PCIN(21) => \<const0>\,
      PCIN(20) => \<const0>\,
      PCIN(19) => \<const0>\,
      PCIN(18) => \<const0>\,
      PCIN(17) => \<const0>\,
      PCIN(16) => \<const0>\,
      PCIN(15) => \<const0>\,
      PCIN(14) => \<const0>\,
      PCIN(13) => \<const0>\,
      PCIN(12) => \<const0>\,
      PCIN(11) => \<const0>\,
      PCIN(10) => \<const0>\,
      PCIN(9) => \<const0>\,
      PCIN(8) => \<const0>\,
      PCIN(7) => \<const0>\,
      PCIN(6) => \<const0>\,
      PCIN(5) => \<const0>\,
      PCIN(4) => \<const0>\,
      PCIN(3) => \<const0>\,
      PCIN(2) => \<const0>\,
      PCIN(1) => \<const0>\,
      PCIN(0) => \<const0>\,
      PCOUT(47) => \n_106_EXP_OP.OP/i_ccm_recip_ln2/g_tables[0].i_addsub/dsp.one.dsp48e1_add/DSP\,
      PCOUT(46) => \n_107_EXP_OP.OP/i_ccm_recip_ln2/g_tables[0].i_addsub/dsp.one.dsp48e1_add/DSP\,
      PCOUT(45) => \n_108_EXP_OP.OP/i_ccm_recip_ln2/g_tables[0].i_addsub/dsp.one.dsp48e1_add/DSP\,
      PCOUT(44) => \n_109_EXP_OP.OP/i_ccm_recip_ln2/g_tables[0].i_addsub/dsp.one.dsp48e1_add/DSP\,
      PCOUT(43) => \n_110_EXP_OP.OP/i_ccm_recip_ln2/g_tables[0].i_addsub/dsp.one.dsp48e1_add/DSP\,
      PCOUT(42) => \n_111_EXP_OP.OP/i_ccm_recip_ln2/g_tables[0].i_addsub/dsp.one.dsp48e1_add/DSP\,
      PCOUT(41) => \n_112_EXP_OP.OP/i_ccm_recip_ln2/g_tables[0].i_addsub/dsp.one.dsp48e1_add/DSP\,
      PCOUT(40) => \n_113_EXP_OP.OP/i_ccm_recip_ln2/g_tables[0].i_addsub/dsp.one.dsp48e1_add/DSP\,
      PCOUT(39) => \n_114_EXP_OP.OP/i_ccm_recip_ln2/g_tables[0].i_addsub/dsp.one.dsp48e1_add/DSP\,
      PCOUT(38) => \n_115_EXP_OP.OP/i_ccm_recip_ln2/g_tables[0].i_addsub/dsp.one.dsp48e1_add/DSP\,
      PCOUT(37) => \n_116_EXP_OP.OP/i_ccm_recip_ln2/g_tables[0].i_addsub/dsp.one.dsp48e1_add/DSP\,
      PCOUT(36) => \n_117_EXP_OP.OP/i_ccm_recip_ln2/g_tables[0].i_addsub/dsp.one.dsp48e1_add/DSP\,
      PCOUT(35) => \n_118_EXP_OP.OP/i_ccm_recip_ln2/g_tables[0].i_addsub/dsp.one.dsp48e1_add/DSP\,
      PCOUT(34) => \n_119_EXP_OP.OP/i_ccm_recip_ln2/g_tables[0].i_addsub/dsp.one.dsp48e1_add/DSP\,
      PCOUT(33) => \n_120_EXP_OP.OP/i_ccm_recip_ln2/g_tables[0].i_addsub/dsp.one.dsp48e1_add/DSP\,
      PCOUT(32) => \n_121_EXP_OP.OP/i_ccm_recip_ln2/g_tables[0].i_addsub/dsp.one.dsp48e1_add/DSP\,
      PCOUT(31) => \n_122_EXP_OP.OP/i_ccm_recip_ln2/g_tables[0].i_addsub/dsp.one.dsp48e1_add/DSP\,
      PCOUT(30) => \n_123_EXP_OP.OP/i_ccm_recip_ln2/g_tables[0].i_addsub/dsp.one.dsp48e1_add/DSP\,
      PCOUT(29) => \n_124_EXP_OP.OP/i_ccm_recip_ln2/g_tables[0].i_addsub/dsp.one.dsp48e1_add/DSP\,
      PCOUT(28) => \n_125_EXP_OP.OP/i_ccm_recip_ln2/g_tables[0].i_addsub/dsp.one.dsp48e1_add/DSP\,
      PCOUT(27) => \n_126_EXP_OP.OP/i_ccm_recip_ln2/g_tables[0].i_addsub/dsp.one.dsp48e1_add/DSP\,
      PCOUT(26) => \n_127_EXP_OP.OP/i_ccm_recip_ln2/g_tables[0].i_addsub/dsp.one.dsp48e1_add/DSP\,
      PCOUT(25) => \n_128_EXP_OP.OP/i_ccm_recip_ln2/g_tables[0].i_addsub/dsp.one.dsp48e1_add/DSP\,
      PCOUT(24) => \n_129_EXP_OP.OP/i_ccm_recip_ln2/g_tables[0].i_addsub/dsp.one.dsp48e1_add/DSP\,
      PCOUT(23) => \n_130_EXP_OP.OP/i_ccm_recip_ln2/g_tables[0].i_addsub/dsp.one.dsp48e1_add/DSP\,
      PCOUT(22) => \n_131_EXP_OP.OP/i_ccm_recip_ln2/g_tables[0].i_addsub/dsp.one.dsp48e1_add/DSP\,
      PCOUT(21) => \n_132_EXP_OP.OP/i_ccm_recip_ln2/g_tables[0].i_addsub/dsp.one.dsp48e1_add/DSP\,
      PCOUT(20) => \n_133_EXP_OP.OP/i_ccm_recip_ln2/g_tables[0].i_addsub/dsp.one.dsp48e1_add/DSP\,
      PCOUT(19) => \n_134_EXP_OP.OP/i_ccm_recip_ln2/g_tables[0].i_addsub/dsp.one.dsp48e1_add/DSP\,
      PCOUT(18) => \n_135_EXP_OP.OP/i_ccm_recip_ln2/g_tables[0].i_addsub/dsp.one.dsp48e1_add/DSP\,
      PCOUT(17) => \n_136_EXP_OP.OP/i_ccm_recip_ln2/g_tables[0].i_addsub/dsp.one.dsp48e1_add/DSP\,
      PCOUT(16) => \n_137_EXP_OP.OP/i_ccm_recip_ln2/g_tables[0].i_addsub/dsp.one.dsp48e1_add/DSP\,
      PCOUT(15) => \n_138_EXP_OP.OP/i_ccm_recip_ln2/g_tables[0].i_addsub/dsp.one.dsp48e1_add/DSP\,
      PCOUT(14) => \n_139_EXP_OP.OP/i_ccm_recip_ln2/g_tables[0].i_addsub/dsp.one.dsp48e1_add/DSP\,
      PCOUT(13) => \n_140_EXP_OP.OP/i_ccm_recip_ln2/g_tables[0].i_addsub/dsp.one.dsp48e1_add/DSP\,
      PCOUT(12) => \n_141_EXP_OP.OP/i_ccm_recip_ln2/g_tables[0].i_addsub/dsp.one.dsp48e1_add/DSP\,
      PCOUT(11) => \n_142_EXP_OP.OP/i_ccm_recip_ln2/g_tables[0].i_addsub/dsp.one.dsp48e1_add/DSP\,
      PCOUT(10) => \n_143_EXP_OP.OP/i_ccm_recip_ln2/g_tables[0].i_addsub/dsp.one.dsp48e1_add/DSP\,
      PCOUT(9) => \n_144_EXP_OP.OP/i_ccm_recip_ln2/g_tables[0].i_addsub/dsp.one.dsp48e1_add/DSP\,
      PCOUT(8) => \n_145_EXP_OP.OP/i_ccm_recip_ln2/g_tables[0].i_addsub/dsp.one.dsp48e1_add/DSP\,
      PCOUT(7) => \n_146_EXP_OP.OP/i_ccm_recip_ln2/g_tables[0].i_addsub/dsp.one.dsp48e1_add/DSP\,
      PCOUT(6) => \n_147_EXP_OP.OP/i_ccm_recip_ln2/g_tables[0].i_addsub/dsp.one.dsp48e1_add/DSP\,
      PCOUT(5) => \n_148_EXP_OP.OP/i_ccm_recip_ln2/g_tables[0].i_addsub/dsp.one.dsp48e1_add/DSP\,
      PCOUT(4) => \n_149_EXP_OP.OP/i_ccm_recip_ln2/g_tables[0].i_addsub/dsp.one.dsp48e1_add/DSP\,
      PCOUT(3) => \n_150_EXP_OP.OP/i_ccm_recip_ln2/g_tables[0].i_addsub/dsp.one.dsp48e1_add/DSP\,
      PCOUT(2) => \n_151_EXP_OP.OP/i_ccm_recip_ln2/g_tables[0].i_addsub/dsp.one.dsp48e1_add/DSP\,
      PCOUT(1) => \n_152_EXP_OP.OP/i_ccm_recip_ln2/g_tables[0].i_addsub/dsp.one.dsp48e1_add/DSP\,
      PCOUT(0) => \n_153_EXP_OP.OP/i_ccm_recip_ln2/g_tables[0].i_addsub/dsp.one.dsp48e1_add/DSP\,
      RSTA => \<const0>\,
      RSTALLCARRYIN => \<const0>\,
      RSTALUMODE => \<const0>\,
      RSTB => \<const0>\,
      RSTC => \<const0>\,
      RSTCTRL => \<const0>\,
      RSTD => \<const0>\,
      RSTINMODE => \<const0>\,
      RSTM => \<const0>\,
      RSTP => \<const0>\,
      UNDERFLOW => \NLW_EXP_OP.OP/i_ccm_recip_ln2/g_tables[0].i_addsub/dsp.one.dsp48e1_add/DSP_UNDERFLOW_UNCONNECTED\
    );
\EXP_OP.OP/i_ccm_recip_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/DSP\: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 1,
      ADREG => 0,
      ALUMODEREG => 1,
      AREG => 1,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 1,
      CARRYINSELREG => 1,
      CREG => 1,
      DREG => 0,
      INMODEREG => 0,
      IS_ALUMODE_INVERTED => B"0000",
      IS_CARRYIN_INVERTED => '0',
      IS_CLK_INVERTED => '0',
      IS_INMODE_INVERTED => B"00000",
      IS_OPMODE_INVERTED => B"0000000",
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 1,
      PATTERN => X"000000000000",
      PREG => 0,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "NONE",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
    port map (
      A(29) => \<const0>\,
      A(28) => \<const0>\,
      A(27) => \<const0>\,
      A(26) => \<const0>\,
      A(25) => \<const0>\,
      A(24) => \<const0>\,
      A(23) => \<const0>\,
      A(22) => \<const0>\,
      A(21) => \<const0>\,
      A(20) => \<const0>\,
      A(19) => \<const0>\,
      A(18) => \<const0>\,
      A(17) => \<const0>\,
      A(16) => \<const0>\,
      A(15) => \<const0>\,
      A(14) => \<const0>\,
      A(13) => \<const0>\,
      A(12) => \<const0>\,
      A(11) => \<const0>\,
      A(10) => \<const0>\,
      A(9) => \<const0>\,
      A(8) => \<const0>\,
      A(7) => \<const0>\,
      A(6) => \<const0>\,
      A(5) => \<const0>\,
      A(4) => \<const0>\,
      A(3) => \<const0>\,
      A(2) => \<const0>\,
      A(1) => \<const0>\,
      A(0) => \<const0>\,
      ACIN(29) => \<const0>\,
      ACIN(28) => \<const0>\,
      ACIN(27) => \<const0>\,
      ACIN(26) => \<const0>\,
      ACIN(25) => \<const0>\,
      ACIN(24) => \<const0>\,
      ACIN(23) => \<const0>\,
      ACIN(22) => \<const0>\,
      ACIN(21) => \<const0>\,
      ACIN(20) => \<const0>\,
      ACIN(19) => \<const0>\,
      ACIN(18) => \<const0>\,
      ACIN(17) => \<const0>\,
      ACIN(16) => \<const0>\,
      ACIN(15) => \<const0>\,
      ACIN(14) => \<const0>\,
      ACIN(13) => \<const0>\,
      ACIN(12) => \<const0>\,
      ACIN(11) => \<const0>\,
      ACIN(10) => \<const0>\,
      ACIN(9) => \<const0>\,
      ACIN(8) => \<const0>\,
      ACIN(7) => \<const0>\,
      ACIN(6) => \<const0>\,
      ACIN(5) => \<const0>\,
      ACIN(4) => \<const0>\,
      ACIN(3) => \<const0>\,
      ACIN(2) => \<const0>\,
      ACIN(1) => \<const0>\,
      ACIN(0) => \<const0>\,
      ACOUT(29) => \n_24_EXP_OP.OP/i_ccm_recip_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/DSP\,
      ACOUT(28) => \n_25_EXP_OP.OP/i_ccm_recip_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/DSP\,
      ACOUT(27) => \n_26_EXP_OP.OP/i_ccm_recip_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/DSP\,
      ACOUT(26) => \n_27_EXP_OP.OP/i_ccm_recip_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/DSP\,
      ACOUT(25) => \n_28_EXP_OP.OP/i_ccm_recip_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/DSP\,
      ACOUT(24) => \n_29_EXP_OP.OP/i_ccm_recip_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/DSP\,
      ACOUT(23) => \n_30_EXP_OP.OP/i_ccm_recip_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/DSP\,
      ACOUT(22) => \n_31_EXP_OP.OP/i_ccm_recip_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/DSP\,
      ACOUT(21) => \n_32_EXP_OP.OP/i_ccm_recip_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/DSP\,
      ACOUT(20) => \n_33_EXP_OP.OP/i_ccm_recip_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/DSP\,
      ACOUT(19) => \n_34_EXP_OP.OP/i_ccm_recip_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/DSP\,
      ACOUT(18) => \n_35_EXP_OP.OP/i_ccm_recip_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/DSP\,
      ACOUT(17) => \n_36_EXP_OP.OP/i_ccm_recip_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/DSP\,
      ACOUT(16) => \n_37_EXP_OP.OP/i_ccm_recip_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/DSP\,
      ACOUT(15) => \n_38_EXP_OP.OP/i_ccm_recip_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/DSP\,
      ACOUT(14) => \n_39_EXP_OP.OP/i_ccm_recip_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/DSP\,
      ACOUT(13) => \n_40_EXP_OP.OP/i_ccm_recip_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/DSP\,
      ACOUT(12) => \n_41_EXP_OP.OP/i_ccm_recip_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/DSP\,
      ACOUT(11) => \n_42_EXP_OP.OP/i_ccm_recip_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/DSP\,
      ACOUT(10) => \n_43_EXP_OP.OP/i_ccm_recip_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/DSP\,
      ACOUT(9) => \n_44_EXP_OP.OP/i_ccm_recip_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/DSP\,
      ACOUT(8) => \n_45_EXP_OP.OP/i_ccm_recip_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/DSP\,
      ACOUT(7) => \n_46_EXP_OP.OP/i_ccm_recip_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/DSP\,
      ACOUT(6) => \n_47_EXP_OP.OP/i_ccm_recip_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/DSP\,
      ACOUT(5) => \n_48_EXP_OP.OP/i_ccm_recip_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/DSP\,
      ACOUT(4) => \n_49_EXP_OP.OP/i_ccm_recip_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/DSP\,
      ACOUT(3) => \n_50_EXP_OP.OP/i_ccm_recip_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/DSP\,
      ACOUT(2) => \n_51_EXP_OP.OP/i_ccm_recip_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/DSP\,
      ACOUT(1) => \n_52_EXP_OP.OP/i_ccm_recip_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/DSP\,
      ACOUT(0) => \n_53_EXP_OP.OP/i_ccm_recip_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/DSP\,
      ALUMODE(3) => \<const0>\,
      ALUMODE(2) => \<const0>\,
      ALUMODE(1) => \<const0>\,
      ALUMODE(0) => \<const0>\,
      B(17) => \<const0>\,
      B(16) => \<const0>\,
      B(15) => \<const0>\,
      B(14) => \<const0>\,
      B(13) => \<const0>\,
      B(12) => \<const0>\,
      B(11) => \<const0>\,
      B(10) => \n_0_g0_b10__0\,
      B(9) => \n_0_g0_b9__0\,
      B(8) => \n_0_g0_b8__0\,
      B(7) => \n_0_g0_b7__0\,
      B(6) => \n_0_g0_b6__0\,
      B(5) => \n_0_g0_b5__0\,
      B(4) => \n_0_g0_b4__0\,
      B(3) => \n_0_g0_b3__0\,
      B(2) => \n_0_g0_b2__0\,
      B(1) => \n_0_g0_b1__0\,
      B(0) => \n_0_g0_b0__0\,
      BCIN(17) => \<const0>\,
      BCIN(16) => \<const0>\,
      BCIN(15) => \<const0>\,
      BCIN(14) => \<const0>\,
      BCIN(13) => \<const0>\,
      BCIN(12) => \<const0>\,
      BCIN(11) => \<const0>\,
      BCIN(10) => \<const0>\,
      BCIN(9) => \<const0>\,
      BCIN(8) => \<const0>\,
      BCIN(7) => \<const0>\,
      BCIN(6) => \<const0>\,
      BCIN(5) => \<const0>\,
      BCIN(4) => \<const0>\,
      BCIN(3) => \<const0>\,
      BCIN(2) => \<const0>\,
      BCIN(1) => \<const0>\,
      BCIN(0) => \<const0>\,
      BCOUT(17) => \n_6_EXP_OP.OP/i_ccm_recip_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/DSP\,
      BCOUT(16) => \n_7_EXP_OP.OP/i_ccm_recip_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/DSP\,
      BCOUT(15) => \n_8_EXP_OP.OP/i_ccm_recip_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/DSP\,
      BCOUT(14) => \n_9_EXP_OP.OP/i_ccm_recip_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/DSP\,
      BCOUT(13) => \n_10_EXP_OP.OP/i_ccm_recip_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/DSP\,
      BCOUT(12) => \n_11_EXP_OP.OP/i_ccm_recip_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/DSP\,
      BCOUT(11) => \n_12_EXP_OP.OP/i_ccm_recip_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/DSP\,
      BCOUT(10) => \n_13_EXP_OP.OP/i_ccm_recip_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/DSP\,
      BCOUT(9) => \n_14_EXP_OP.OP/i_ccm_recip_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/DSP\,
      BCOUT(8) => \n_15_EXP_OP.OP/i_ccm_recip_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/DSP\,
      BCOUT(7) => \n_16_EXP_OP.OP/i_ccm_recip_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/DSP\,
      BCOUT(6) => \n_17_EXP_OP.OP/i_ccm_recip_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/DSP\,
      BCOUT(5) => \n_18_EXP_OP.OP/i_ccm_recip_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/DSP\,
      BCOUT(4) => \n_19_EXP_OP.OP/i_ccm_recip_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/DSP\,
      BCOUT(3) => \n_20_EXP_OP.OP/i_ccm_recip_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/DSP\,
      BCOUT(2) => \n_21_EXP_OP.OP/i_ccm_recip_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/DSP\,
      BCOUT(1) => \n_22_EXP_OP.OP/i_ccm_recip_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/DSP\,
      BCOUT(0) => \n_23_EXP_OP.OP/i_ccm_recip_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/DSP\,
      C(47) => \EXP_OP.OP/i_ccm_recip_ln2/partial_product_sum[0]\(14),
      C(46) => \EXP_OP.OP/i_ccm_recip_ln2/partial_product_sum[0]\(14),
      C(45) => \EXP_OP.OP/i_ccm_recip_ln2/partial_product_sum[0]\(14),
      C(44) => \EXP_OP.OP/i_ccm_recip_ln2/partial_product_sum[0]\(14),
      C(43) => \EXP_OP.OP/i_ccm_recip_ln2/partial_product_sum[0]\(14),
      C(42) => \EXP_OP.OP/i_ccm_recip_ln2/partial_product_sum[0]\(14),
      C(41) => \EXP_OP.OP/i_ccm_recip_ln2/partial_product_sum[0]\(14),
      C(40) => \EXP_OP.OP/i_ccm_recip_ln2/partial_product_sum[0]\(14),
      C(39) => \EXP_OP.OP/i_ccm_recip_ln2/partial_product_sum[0]\(14),
      C(38) => \EXP_OP.OP/i_ccm_recip_ln2/partial_product_sum[0]\(14),
      C(37) => \EXP_OP.OP/i_ccm_recip_ln2/partial_product_sum[0]\(14),
      C(36) => \EXP_OP.OP/i_ccm_recip_ln2/partial_product_sum[0]\(14),
      C(35) => \EXP_OP.OP/i_ccm_recip_ln2/partial_product_sum[0]\(14),
      C(34) => \EXP_OP.OP/i_ccm_recip_ln2/partial_product_sum[0]\(14),
      C(33) => \EXP_OP.OP/i_ccm_recip_ln2/partial_product_sum[0]\(14),
      C(32) => \EXP_OP.OP/i_ccm_recip_ln2/partial_product_sum[0]\(14),
      C(31) => \EXP_OP.OP/i_ccm_recip_ln2/partial_product_sum[0]\(14),
      C(30) => \EXP_OP.OP/i_ccm_recip_ln2/partial_product_sum[0]\(14),
      C(29) => \EXP_OP.OP/i_ccm_recip_ln2/partial_product_sum[0]\(14),
      C(28) => \EXP_OP.OP/i_ccm_recip_ln2/partial_product_sum[0]\(14),
      C(27) => \EXP_OP.OP/i_ccm_recip_ln2/partial_product_sum[0]\(14),
      C(26) => \EXP_OP.OP/i_ccm_recip_ln2/partial_product_sum[0]\(14),
      C(25) => \EXP_OP.OP/i_ccm_recip_ln2/partial_product_sum[0]\(14),
      C(24) => \EXP_OP.OP/i_ccm_recip_ln2/partial_product_sum[0]\(14),
      C(23) => \EXP_OP.OP/i_ccm_recip_ln2/partial_product_sum[0]\(14),
      C(22) => \EXP_OP.OP/i_ccm_recip_ln2/partial_product_sum[0]\(14),
      C(21) => \EXP_OP.OP/i_ccm_recip_ln2/partial_product_sum[0]\(14),
      C(20) => \EXP_OP.OP/i_ccm_recip_ln2/partial_product_sum[0]\(14),
      C(19) => \EXP_OP.OP/i_ccm_recip_ln2/partial_product_sum[0]\(14),
      C(18) => \EXP_OP.OP/i_ccm_recip_ln2/partial_product_sum[0]\(14),
      C(17) => \EXP_OP.OP/i_ccm_recip_ln2/partial_product_sum[0]\(14),
      C(16) => \EXP_OP.OP/i_ccm_recip_ln2/partial_product_sum[0]\(14),
      C(15) => \EXP_OP.OP/i_ccm_recip_ln2/partial_product_sum[0]\(14),
      C(14 downto 0) => \EXP_OP.OP/i_ccm_recip_ln2/partial_product_sum[0]\(14 downto 0),
      CARRYCASCIN => \<const0>\,
      CARRYCASCOUT => \n_0_EXP_OP.OP/i_ccm_recip_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/DSP\,
      CARRYIN => \<const0>\,
      CARRYINSEL(2) => \<const0>\,
      CARRYINSEL(1) => \<const0>\,
      CARRYINSEL(0) => \<const0>\,
      CARRYOUT(3) => \n_54_EXP_OP.OP/i_ccm_recip_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/DSP\,
      CARRYOUT(2) => \n_55_EXP_OP.OP/i_ccm_recip_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/DSP\,
      CARRYOUT(1) => \n_56_EXP_OP.OP/i_ccm_recip_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/DSP\,
      CARRYOUT(0) => \n_57_EXP_OP.OP/i_ccm_recip_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/DSP\,
      CEA1 => \<const0>\,
      CEA2 => aclken,
      CEAD => \<const0>\,
      CEALUMODE => aclken,
      CEB1 => \<const0>\,
      CEB2 => aclken,
      CEC => aclken,
      CECARRYIN => aclken,
      CECTRL => aclken,
      CED => \<const0>\,
      CEINMODE => \<const0>\,
      CEM => \<const0>\,
      CEP => \<const0>\,
      CLK => aclk,
      D(24) => \<const0>\,
      D(23) => \<const0>\,
      D(22) => \<const0>\,
      D(21) => \<const0>\,
      D(20) => \<const0>\,
      D(19) => \<const0>\,
      D(18) => \<const0>\,
      D(17) => \<const0>\,
      D(16) => \<const0>\,
      D(15) => \<const0>\,
      D(14) => \<const0>\,
      D(13) => \<const0>\,
      D(12) => \<const0>\,
      D(11) => \<const0>\,
      D(10) => \<const0>\,
      D(9) => \<const0>\,
      D(8) => \<const0>\,
      D(7) => \<const0>\,
      D(6) => \<const0>\,
      D(5) => \<const0>\,
      D(4) => \<const0>\,
      D(3) => \<const0>\,
      D(2) => \<const0>\,
      D(1) => \<const0>\,
      D(0) => \<const0>\,
      INMODE(4) => \<const0>\,
      INMODE(3) => \<const0>\,
      INMODE(2) => \<const0>\,
      INMODE(1) => \<const0>\,
      INMODE(0) => \<const0>\,
      MULTSIGNIN => \<const0>\,
      MULTSIGNOUT => \NLW_EXP_OP.OP/i_ccm_recip_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/DSP_MULTSIGNOUT_UNCONNECTED\,
      OPMODE(6) => \<const0>\,
      OPMODE(5) => \<const1>\,
      OPMODE(4) => \<const1>\,
      OPMODE(3) => \<const0>\,
      OPMODE(2) => \<const0>\,
      OPMODE(1) => \<const1>\,
      OPMODE(0) => \<const1>\,
      OVERFLOW => \NLW_EXP_OP.OP/i_ccm_recip_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/DSP_OVERFLOW_UNCONNECTED\,
      P(47) => \n_58_EXP_OP.OP/i_ccm_recip_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/DSP\,
      P(46) => \n_59_EXP_OP.OP/i_ccm_recip_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/DSP\,
      P(45) => \n_60_EXP_OP.OP/i_ccm_recip_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/DSP\,
      P(44) => \n_61_EXP_OP.OP/i_ccm_recip_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/DSP\,
      P(43) => \n_62_EXP_OP.OP/i_ccm_recip_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/DSP\,
      P(42) => \n_63_EXP_OP.OP/i_ccm_recip_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/DSP\,
      P(41) => \n_64_EXP_OP.OP/i_ccm_recip_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/DSP\,
      P(40) => \n_65_EXP_OP.OP/i_ccm_recip_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/DSP\,
      P(39) => \n_66_EXP_OP.OP/i_ccm_recip_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/DSP\,
      P(38) => \n_67_EXP_OP.OP/i_ccm_recip_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/DSP\,
      P(37) => \n_68_EXP_OP.OP/i_ccm_recip_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/DSP\,
      P(36) => \n_69_EXP_OP.OP/i_ccm_recip_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/DSP\,
      P(35) => \n_70_EXP_OP.OP/i_ccm_recip_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/DSP\,
      P(34) => \n_71_EXP_OP.OP/i_ccm_recip_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/DSP\,
      P(33) => \n_72_EXP_OP.OP/i_ccm_recip_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/DSP\,
      P(32) => \n_73_EXP_OP.OP/i_ccm_recip_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/DSP\,
      P(31) => \n_74_EXP_OP.OP/i_ccm_recip_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/DSP\,
      P(30) => \n_75_EXP_OP.OP/i_ccm_recip_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/DSP\,
      P(29) => \n_76_EXP_OP.OP/i_ccm_recip_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/DSP\,
      P(28) => \n_77_EXP_OP.OP/i_ccm_recip_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/DSP\,
      P(27) => \n_78_EXP_OP.OP/i_ccm_recip_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/DSP\,
      P(26) => \n_79_EXP_OP.OP/i_ccm_recip_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/DSP\,
      P(25) => \n_80_EXP_OP.OP/i_ccm_recip_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/DSP\,
      P(24) => \n_81_EXP_OP.OP/i_ccm_recip_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/DSP\,
      P(23) => \n_82_EXP_OP.OP/i_ccm_recip_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/DSP\,
      P(22) => \n_83_EXP_OP.OP/i_ccm_recip_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/DSP\,
      P(21) => \n_84_EXP_OP.OP/i_ccm_recip_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/DSP\,
      P(20) => \n_85_EXP_OP.OP/i_ccm_recip_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/DSP\,
      P(19) => \n_86_EXP_OP.OP/i_ccm_recip_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/DSP\,
      P(18) => \n_87_EXP_OP.OP/i_ccm_recip_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/DSP\,
      P(17) => \n_88_EXP_OP.OP/i_ccm_recip_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/DSP\,
      P(16) => \n_89_EXP_OP.OP/i_ccm_recip_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/DSP\,
      P(15) => \n_90_EXP_OP.OP/i_ccm_recip_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/DSP\,
      P(14 downto 0) => \EXP_OP.OP/i_ccm_recip_ln2/partial_product_sum[1]\(14 downto 0),
      PATTERNBDETECT => \NLW_EXP_OP.OP/i_ccm_recip_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/DSP_PATTERNBDETECT_UNCONNECTED\,
      PATTERNDETECT => \n_4_EXP_OP.OP/i_ccm_recip_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/DSP\,
      PCIN(47) => \<const0>\,
      PCIN(46) => \<const0>\,
      PCIN(45) => \<const0>\,
      PCIN(44) => \<const0>\,
      PCIN(43) => \<const0>\,
      PCIN(42) => \<const0>\,
      PCIN(41) => \<const0>\,
      PCIN(40) => \<const0>\,
      PCIN(39) => \<const0>\,
      PCIN(38) => \<const0>\,
      PCIN(37) => \<const0>\,
      PCIN(36) => \<const0>\,
      PCIN(35) => \<const0>\,
      PCIN(34) => \<const0>\,
      PCIN(33) => \<const0>\,
      PCIN(32) => \<const0>\,
      PCIN(31) => \<const0>\,
      PCIN(30) => \<const0>\,
      PCIN(29) => \<const0>\,
      PCIN(28) => \<const0>\,
      PCIN(27) => \<const0>\,
      PCIN(26) => \<const0>\,
      PCIN(25) => \<const0>\,
      PCIN(24) => \<const0>\,
      PCIN(23) => \<const0>\,
      PCIN(22) => \<const0>\,
      PCIN(21) => \<const0>\,
      PCIN(20) => \<const0>\,
      PCIN(19) => \<const0>\,
      PCIN(18) => \<const0>\,
      PCIN(17) => \<const0>\,
      PCIN(16) => \<const0>\,
      PCIN(15) => \<const0>\,
      PCIN(14) => \<const0>\,
      PCIN(13) => \<const0>\,
      PCIN(12) => \<const0>\,
      PCIN(11) => \<const0>\,
      PCIN(10) => \<const0>\,
      PCIN(9) => \<const0>\,
      PCIN(8) => \<const0>\,
      PCIN(7) => \<const0>\,
      PCIN(6) => \<const0>\,
      PCIN(5) => \<const0>\,
      PCIN(4) => \<const0>\,
      PCIN(3) => \<const0>\,
      PCIN(2) => \<const0>\,
      PCIN(1) => \<const0>\,
      PCIN(0) => \<const0>\,
      PCOUT(47) => \n_106_EXP_OP.OP/i_ccm_recip_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/DSP\,
      PCOUT(46) => \n_107_EXP_OP.OP/i_ccm_recip_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/DSP\,
      PCOUT(45) => \n_108_EXP_OP.OP/i_ccm_recip_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/DSP\,
      PCOUT(44) => \n_109_EXP_OP.OP/i_ccm_recip_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/DSP\,
      PCOUT(43) => \n_110_EXP_OP.OP/i_ccm_recip_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/DSP\,
      PCOUT(42) => \n_111_EXP_OP.OP/i_ccm_recip_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/DSP\,
      PCOUT(41) => \n_112_EXP_OP.OP/i_ccm_recip_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/DSP\,
      PCOUT(40) => \n_113_EXP_OP.OP/i_ccm_recip_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/DSP\,
      PCOUT(39) => \n_114_EXP_OP.OP/i_ccm_recip_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/DSP\,
      PCOUT(38) => \n_115_EXP_OP.OP/i_ccm_recip_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/DSP\,
      PCOUT(37) => \n_116_EXP_OP.OP/i_ccm_recip_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/DSP\,
      PCOUT(36) => \n_117_EXP_OP.OP/i_ccm_recip_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/DSP\,
      PCOUT(35) => \n_118_EXP_OP.OP/i_ccm_recip_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/DSP\,
      PCOUT(34) => \n_119_EXP_OP.OP/i_ccm_recip_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/DSP\,
      PCOUT(33) => \n_120_EXP_OP.OP/i_ccm_recip_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/DSP\,
      PCOUT(32) => \n_121_EXP_OP.OP/i_ccm_recip_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/DSP\,
      PCOUT(31) => \n_122_EXP_OP.OP/i_ccm_recip_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/DSP\,
      PCOUT(30) => \n_123_EXP_OP.OP/i_ccm_recip_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/DSP\,
      PCOUT(29) => \n_124_EXP_OP.OP/i_ccm_recip_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/DSP\,
      PCOUT(28) => \n_125_EXP_OP.OP/i_ccm_recip_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/DSP\,
      PCOUT(27) => \n_126_EXP_OP.OP/i_ccm_recip_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/DSP\,
      PCOUT(26) => \n_127_EXP_OP.OP/i_ccm_recip_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/DSP\,
      PCOUT(25) => \n_128_EXP_OP.OP/i_ccm_recip_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/DSP\,
      PCOUT(24) => \n_129_EXP_OP.OP/i_ccm_recip_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/DSP\,
      PCOUT(23) => \n_130_EXP_OP.OP/i_ccm_recip_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/DSP\,
      PCOUT(22) => \n_131_EXP_OP.OP/i_ccm_recip_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/DSP\,
      PCOUT(21) => \n_132_EXP_OP.OP/i_ccm_recip_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/DSP\,
      PCOUT(20) => \n_133_EXP_OP.OP/i_ccm_recip_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/DSP\,
      PCOUT(19) => \n_134_EXP_OP.OP/i_ccm_recip_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/DSP\,
      PCOUT(18) => \n_135_EXP_OP.OP/i_ccm_recip_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/DSP\,
      PCOUT(17) => \n_136_EXP_OP.OP/i_ccm_recip_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/DSP\,
      PCOUT(16) => \n_137_EXP_OP.OP/i_ccm_recip_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/DSP\,
      PCOUT(15) => \n_138_EXP_OP.OP/i_ccm_recip_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/DSP\,
      PCOUT(14) => \n_139_EXP_OP.OP/i_ccm_recip_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/DSP\,
      PCOUT(13) => \n_140_EXP_OP.OP/i_ccm_recip_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/DSP\,
      PCOUT(12) => \n_141_EXP_OP.OP/i_ccm_recip_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/DSP\,
      PCOUT(11) => \n_142_EXP_OP.OP/i_ccm_recip_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/DSP\,
      PCOUT(10) => \n_143_EXP_OP.OP/i_ccm_recip_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/DSP\,
      PCOUT(9) => \n_144_EXP_OP.OP/i_ccm_recip_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/DSP\,
      PCOUT(8) => \n_145_EXP_OP.OP/i_ccm_recip_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/DSP\,
      PCOUT(7) => \n_146_EXP_OP.OP/i_ccm_recip_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/DSP\,
      PCOUT(6) => \n_147_EXP_OP.OP/i_ccm_recip_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/DSP\,
      PCOUT(5) => \n_148_EXP_OP.OP/i_ccm_recip_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/DSP\,
      PCOUT(4) => \n_149_EXP_OP.OP/i_ccm_recip_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/DSP\,
      PCOUT(3) => \n_150_EXP_OP.OP/i_ccm_recip_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/DSP\,
      PCOUT(2) => \n_151_EXP_OP.OP/i_ccm_recip_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/DSP\,
      PCOUT(1) => \n_152_EXP_OP.OP/i_ccm_recip_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/DSP\,
      PCOUT(0) => \n_153_EXP_OP.OP/i_ccm_recip_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/DSP\,
      RSTA => \<const0>\,
      RSTALLCARRYIN => \<const0>\,
      RSTALUMODE => \<const0>\,
      RSTB => \<const0>\,
      RSTC => \<const0>\,
      RSTCTRL => \<const0>\,
      RSTD => \<const0>\,
      RSTINMODE => \<const0>\,
      RSTM => \<const0>\,
      RSTP => \<const0>\,
      UNDERFLOW => \NLW_EXP_OP.OP/i_ccm_recip_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/DSP_UNDERFLOW_UNCONNECTED\
    );
\EXP_OP.OP/i_ccm_recip_ln2/g_tables[2].i_addr_delay/i_pipe/opt_has_pipe.first_q_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => \EXP_OP.OP/XFixTrunc__0\(109),
      Q => \EXP_OP.OP/i_ccm_recip_ln2/g_tables[2].i_addr_delay/i_pipe/first_q\(0),
      R => \<const0>\
    );
\EXP_OP.OP/i_ccm_recip_ln2/g_tables[2].i_addr_delay/i_pipe/opt_has_pipe.first_q_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => \EXP_OP.OP/XFixTrunc__0\(110),
      Q => \EXP_OP.OP/i_ccm_recip_ln2/g_tables[2].i_addr_delay/i_pipe/first_q\(1),
      R => \<const0>\
    );
\EXP_OP.OP/i_ccm_recip_ln2/g_tables[2].i_addr_delay/i_pipe/opt_has_pipe.first_q_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => \EXP_OP.OP/XFixTrunc__0\(111),
      Q => \EXP_OP.OP/i_ccm_recip_ln2/g_tables[2].i_addr_delay/i_pipe/first_q\(2),
      R => \<const0>\
    );
\EXP_OP.OP/i_ccm_recip_ln2/g_tables[2].i_addr_delay/i_pipe/opt_has_pipe.first_q_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => \EXP_OP.OP/XFixTrunc__0\(112),
      Q => \EXP_OP.OP/i_ccm_recip_ln2/g_tables[2].i_addr_delay/i_pipe/first_q\(3),
      R => \<const0>\
    );
\EXP_OP.OP/i_ccm_recip_ln2/g_tables[2].i_addsub/dsp.one.dsp48e1_add/DSP\: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 0,
      ADREG => 0,
      ALUMODEREG => 0,
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 0,
      BREG => 0,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 0,
      DREG => 0,
      INMODEREG => 0,
      IS_ALUMODE_INVERTED => B"0000",
      IS_CARRYIN_INVERTED => '0',
      IS_CLK_INVERTED => '0',
      IS_INMODE_INVERTED => B"00000",
      IS_OPMODE_INVERTED => B"0000000",
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "NONE",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
    port map (
      A(29) => \n_0_DSP_i_1__3\,
      A(28) => \n_0_DSP_i_1__3\,
      A(27) => \n_0_DSP_i_1__3\,
      A(26) => \n_0_DSP_i_1__3\,
      A(25) => \n_0_DSP_i_1__3\,
      A(24) => \n_0_DSP_i_1__3\,
      A(23) => \n_0_DSP_i_1__3\,
      A(22) => \n_0_DSP_i_1__3\,
      A(21) => \n_0_DSP_i_1__3\,
      A(20) => \n_0_DSP_i_1__3\,
      A(19) => \n_0_DSP_i_1__3\,
      A(18) => \n_0_DSP_i_1__3\,
      A(17) => \n_0_DSP_i_1__3\,
      A(16) => \n_0_DSP_i_1__3\,
      A(15) => \n_0_DSP_i_1__3\,
      A(14) => \n_0_DSP_i_1__3\,
      A(13) => \n_0_DSP_i_1__3\,
      A(12) => \n_0_DSP_i_1__3\,
      A(11) => \n_0_DSP_i_1__3\,
      A(10) => \n_0_DSP_i_1__3\,
      A(9) => \n_0_DSP_i_1__3\,
      A(8) => \n_0_DSP_i_1__3\,
      A(7) => \n_0_DSP_i_1__3\,
      A(6) => \n_0_DSP_i_1__3\,
      A(5) => \n_0_DSP_i_1__3\,
      A(4) => \n_0_DSP_i_1__3\,
      A(3) => \n_0_DSP_i_1__3\,
      A(2) => \n_0_DSP_i_1__3\,
      A(1) => \n_0_DSP_i_1__3\,
      A(0) => \n_0_DSP_i_1__3\,
      ACIN(29) => \<const0>\,
      ACIN(28) => \<const0>\,
      ACIN(27) => \<const0>\,
      ACIN(26) => \<const0>\,
      ACIN(25) => \<const0>\,
      ACIN(24) => \<const0>\,
      ACIN(23) => \<const0>\,
      ACIN(22) => \<const0>\,
      ACIN(21) => \<const0>\,
      ACIN(20) => \<const0>\,
      ACIN(19) => \<const0>\,
      ACIN(18) => \<const0>\,
      ACIN(17) => \<const0>\,
      ACIN(16) => \<const0>\,
      ACIN(15) => \<const0>\,
      ACIN(14) => \<const0>\,
      ACIN(13) => \<const0>\,
      ACIN(12) => \<const0>\,
      ACIN(11) => \<const0>\,
      ACIN(10) => \<const0>\,
      ACIN(9) => \<const0>\,
      ACIN(8) => \<const0>\,
      ACIN(7) => \<const0>\,
      ACIN(6) => \<const0>\,
      ACIN(5) => \<const0>\,
      ACIN(4) => \<const0>\,
      ACIN(3) => \<const0>\,
      ACIN(2) => \<const0>\,
      ACIN(1) => \<const0>\,
      ACIN(0) => \<const0>\,
      ACOUT(29) => \n_24_EXP_OP.OP/i_ccm_recip_ln2/g_tables[2].i_addsub/dsp.one.dsp48e1_add/DSP\,
      ACOUT(28) => \n_25_EXP_OP.OP/i_ccm_recip_ln2/g_tables[2].i_addsub/dsp.one.dsp48e1_add/DSP\,
      ACOUT(27) => \n_26_EXP_OP.OP/i_ccm_recip_ln2/g_tables[2].i_addsub/dsp.one.dsp48e1_add/DSP\,
      ACOUT(26) => \n_27_EXP_OP.OP/i_ccm_recip_ln2/g_tables[2].i_addsub/dsp.one.dsp48e1_add/DSP\,
      ACOUT(25) => \n_28_EXP_OP.OP/i_ccm_recip_ln2/g_tables[2].i_addsub/dsp.one.dsp48e1_add/DSP\,
      ACOUT(24) => \n_29_EXP_OP.OP/i_ccm_recip_ln2/g_tables[2].i_addsub/dsp.one.dsp48e1_add/DSP\,
      ACOUT(23) => \n_30_EXP_OP.OP/i_ccm_recip_ln2/g_tables[2].i_addsub/dsp.one.dsp48e1_add/DSP\,
      ACOUT(22) => \n_31_EXP_OP.OP/i_ccm_recip_ln2/g_tables[2].i_addsub/dsp.one.dsp48e1_add/DSP\,
      ACOUT(21) => \n_32_EXP_OP.OP/i_ccm_recip_ln2/g_tables[2].i_addsub/dsp.one.dsp48e1_add/DSP\,
      ACOUT(20) => \n_33_EXP_OP.OP/i_ccm_recip_ln2/g_tables[2].i_addsub/dsp.one.dsp48e1_add/DSP\,
      ACOUT(19) => \n_34_EXP_OP.OP/i_ccm_recip_ln2/g_tables[2].i_addsub/dsp.one.dsp48e1_add/DSP\,
      ACOUT(18) => \n_35_EXP_OP.OP/i_ccm_recip_ln2/g_tables[2].i_addsub/dsp.one.dsp48e1_add/DSP\,
      ACOUT(17) => \n_36_EXP_OP.OP/i_ccm_recip_ln2/g_tables[2].i_addsub/dsp.one.dsp48e1_add/DSP\,
      ACOUT(16) => \n_37_EXP_OP.OP/i_ccm_recip_ln2/g_tables[2].i_addsub/dsp.one.dsp48e1_add/DSP\,
      ACOUT(15) => \n_38_EXP_OP.OP/i_ccm_recip_ln2/g_tables[2].i_addsub/dsp.one.dsp48e1_add/DSP\,
      ACOUT(14) => \n_39_EXP_OP.OP/i_ccm_recip_ln2/g_tables[2].i_addsub/dsp.one.dsp48e1_add/DSP\,
      ACOUT(13) => \n_40_EXP_OP.OP/i_ccm_recip_ln2/g_tables[2].i_addsub/dsp.one.dsp48e1_add/DSP\,
      ACOUT(12) => \n_41_EXP_OP.OP/i_ccm_recip_ln2/g_tables[2].i_addsub/dsp.one.dsp48e1_add/DSP\,
      ACOUT(11) => \n_42_EXP_OP.OP/i_ccm_recip_ln2/g_tables[2].i_addsub/dsp.one.dsp48e1_add/DSP\,
      ACOUT(10) => \n_43_EXP_OP.OP/i_ccm_recip_ln2/g_tables[2].i_addsub/dsp.one.dsp48e1_add/DSP\,
      ACOUT(9) => \n_44_EXP_OP.OP/i_ccm_recip_ln2/g_tables[2].i_addsub/dsp.one.dsp48e1_add/DSP\,
      ACOUT(8) => \n_45_EXP_OP.OP/i_ccm_recip_ln2/g_tables[2].i_addsub/dsp.one.dsp48e1_add/DSP\,
      ACOUT(7) => \n_46_EXP_OP.OP/i_ccm_recip_ln2/g_tables[2].i_addsub/dsp.one.dsp48e1_add/DSP\,
      ACOUT(6) => \n_47_EXP_OP.OP/i_ccm_recip_ln2/g_tables[2].i_addsub/dsp.one.dsp48e1_add/DSP\,
      ACOUT(5) => \n_48_EXP_OP.OP/i_ccm_recip_ln2/g_tables[2].i_addsub/dsp.one.dsp48e1_add/DSP\,
      ACOUT(4) => \n_49_EXP_OP.OP/i_ccm_recip_ln2/g_tables[2].i_addsub/dsp.one.dsp48e1_add/DSP\,
      ACOUT(3) => \n_50_EXP_OP.OP/i_ccm_recip_ln2/g_tables[2].i_addsub/dsp.one.dsp48e1_add/DSP\,
      ACOUT(2) => \n_51_EXP_OP.OP/i_ccm_recip_ln2/g_tables[2].i_addsub/dsp.one.dsp48e1_add/DSP\,
      ACOUT(1) => \n_52_EXP_OP.OP/i_ccm_recip_ln2/g_tables[2].i_addsub/dsp.one.dsp48e1_add/DSP\,
      ACOUT(0) => \n_53_EXP_OP.OP/i_ccm_recip_ln2/g_tables[2].i_addsub/dsp.one.dsp48e1_add/DSP\,
      ALUMODE(3) => \<const0>\,
      ALUMODE(2) => \<const0>\,
      ALUMODE(1) => \<const0>\,
      ALUMODE(0) => \<const0>\,
      B(17) => \n_0_DSP_i_1__3\,
      B(16) => \n_0_DSP_i_1__3\,
      B(15) => \n_0_DSP_i_1__3\,
      B(14) => \n_0_DSP_i_1__3\,
      B(13) => \n_0_DSP_i_2__2\,
      B(12) => \n_0_DSP_i_3__1\,
      B(11) => \n_0_DSP_i_4__1\,
      B(10) => \n_0_DSP_i_5__1\,
      B(9) => \n_0_DSP_i_6__1\,
      B(8) => \n_0_DSP_i_7__1\,
      B(7) => \n_0_DSP_i_8__1\,
      B(6) => \n_0_DSP_i_9__1\,
      B(5) => \n_0_DSP_i_10__1\,
      B(4) => \n_0_DSP_i_11__1\,
      B(3) => \n_0_DSP_i_12__1\,
      B(2) => \n_0_DSP_i_13__1\,
      B(1) => \n_0_DSP_i_14__1\,
      B(0) => \n_0_DSP_i_15__1\,
      BCIN(17) => \<const0>\,
      BCIN(16) => \<const0>\,
      BCIN(15) => \<const0>\,
      BCIN(14) => \<const0>\,
      BCIN(13) => \<const0>\,
      BCIN(12) => \<const0>\,
      BCIN(11) => \<const0>\,
      BCIN(10) => \<const0>\,
      BCIN(9) => \<const0>\,
      BCIN(8) => \<const0>\,
      BCIN(7) => \<const0>\,
      BCIN(6) => \<const0>\,
      BCIN(5) => \<const0>\,
      BCIN(4) => \<const0>\,
      BCIN(3) => \<const0>\,
      BCIN(2) => \<const0>\,
      BCIN(1) => \<const0>\,
      BCIN(0) => \<const0>\,
      BCOUT(17) => \n_6_EXP_OP.OP/i_ccm_recip_ln2/g_tables[2].i_addsub/dsp.one.dsp48e1_add/DSP\,
      BCOUT(16) => \n_7_EXP_OP.OP/i_ccm_recip_ln2/g_tables[2].i_addsub/dsp.one.dsp48e1_add/DSP\,
      BCOUT(15) => \n_8_EXP_OP.OP/i_ccm_recip_ln2/g_tables[2].i_addsub/dsp.one.dsp48e1_add/DSP\,
      BCOUT(14) => \n_9_EXP_OP.OP/i_ccm_recip_ln2/g_tables[2].i_addsub/dsp.one.dsp48e1_add/DSP\,
      BCOUT(13) => \n_10_EXP_OP.OP/i_ccm_recip_ln2/g_tables[2].i_addsub/dsp.one.dsp48e1_add/DSP\,
      BCOUT(12) => \n_11_EXP_OP.OP/i_ccm_recip_ln2/g_tables[2].i_addsub/dsp.one.dsp48e1_add/DSP\,
      BCOUT(11) => \n_12_EXP_OP.OP/i_ccm_recip_ln2/g_tables[2].i_addsub/dsp.one.dsp48e1_add/DSP\,
      BCOUT(10) => \n_13_EXP_OP.OP/i_ccm_recip_ln2/g_tables[2].i_addsub/dsp.one.dsp48e1_add/DSP\,
      BCOUT(9) => \n_14_EXP_OP.OP/i_ccm_recip_ln2/g_tables[2].i_addsub/dsp.one.dsp48e1_add/DSP\,
      BCOUT(8) => \n_15_EXP_OP.OP/i_ccm_recip_ln2/g_tables[2].i_addsub/dsp.one.dsp48e1_add/DSP\,
      BCOUT(7) => \n_16_EXP_OP.OP/i_ccm_recip_ln2/g_tables[2].i_addsub/dsp.one.dsp48e1_add/DSP\,
      BCOUT(6) => \n_17_EXP_OP.OP/i_ccm_recip_ln2/g_tables[2].i_addsub/dsp.one.dsp48e1_add/DSP\,
      BCOUT(5) => \n_18_EXP_OP.OP/i_ccm_recip_ln2/g_tables[2].i_addsub/dsp.one.dsp48e1_add/DSP\,
      BCOUT(4) => \n_19_EXP_OP.OP/i_ccm_recip_ln2/g_tables[2].i_addsub/dsp.one.dsp48e1_add/DSP\,
      BCOUT(3) => \n_20_EXP_OP.OP/i_ccm_recip_ln2/g_tables[2].i_addsub/dsp.one.dsp48e1_add/DSP\,
      BCOUT(2) => \n_21_EXP_OP.OP/i_ccm_recip_ln2/g_tables[2].i_addsub/dsp.one.dsp48e1_add/DSP\,
      BCOUT(1) => \n_22_EXP_OP.OP/i_ccm_recip_ln2/g_tables[2].i_addsub/dsp.one.dsp48e1_add/DSP\,
      BCOUT(0) => \n_23_EXP_OP.OP/i_ccm_recip_ln2/g_tables[2].i_addsub/dsp.one.dsp48e1_add/DSP\,
      C(47) => \EXP_OP.OP/i_ccm_recip_ln2/partial_product_sum[1]\(14),
      C(46) => \EXP_OP.OP/i_ccm_recip_ln2/partial_product_sum[1]\(14),
      C(45) => \EXP_OP.OP/i_ccm_recip_ln2/partial_product_sum[1]\(14),
      C(44) => \EXP_OP.OP/i_ccm_recip_ln2/partial_product_sum[1]\(14),
      C(43) => \EXP_OP.OP/i_ccm_recip_ln2/partial_product_sum[1]\(14),
      C(42) => \EXP_OP.OP/i_ccm_recip_ln2/partial_product_sum[1]\(14),
      C(41) => \EXP_OP.OP/i_ccm_recip_ln2/partial_product_sum[1]\(14),
      C(40) => \EXP_OP.OP/i_ccm_recip_ln2/partial_product_sum[1]\(14),
      C(39) => \EXP_OP.OP/i_ccm_recip_ln2/partial_product_sum[1]\(14),
      C(38) => \EXP_OP.OP/i_ccm_recip_ln2/partial_product_sum[1]\(14),
      C(37) => \EXP_OP.OP/i_ccm_recip_ln2/partial_product_sum[1]\(14),
      C(36) => \EXP_OP.OP/i_ccm_recip_ln2/partial_product_sum[1]\(14),
      C(35) => \EXP_OP.OP/i_ccm_recip_ln2/partial_product_sum[1]\(14),
      C(34) => \EXP_OP.OP/i_ccm_recip_ln2/partial_product_sum[1]\(14),
      C(33) => \EXP_OP.OP/i_ccm_recip_ln2/partial_product_sum[1]\(14),
      C(32) => \EXP_OP.OP/i_ccm_recip_ln2/partial_product_sum[1]\(14),
      C(31) => \EXP_OP.OP/i_ccm_recip_ln2/partial_product_sum[1]\(14),
      C(30) => \EXP_OP.OP/i_ccm_recip_ln2/partial_product_sum[1]\(14),
      C(29) => \EXP_OP.OP/i_ccm_recip_ln2/partial_product_sum[1]\(14),
      C(28) => \EXP_OP.OP/i_ccm_recip_ln2/partial_product_sum[1]\(14),
      C(27) => \EXP_OP.OP/i_ccm_recip_ln2/partial_product_sum[1]\(14),
      C(26) => \EXP_OP.OP/i_ccm_recip_ln2/partial_product_sum[1]\(14),
      C(25) => \EXP_OP.OP/i_ccm_recip_ln2/partial_product_sum[1]\(14),
      C(24) => \EXP_OP.OP/i_ccm_recip_ln2/partial_product_sum[1]\(14),
      C(23) => \EXP_OP.OP/i_ccm_recip_ln2/partial_product_sum[1]\(14),
      C(22) => \EXP_OP.OP/i_ccm_recip_ln2/partial_product_sum[1]\(14),
      C(21) => \EXP_OP.OP/i_ccm_recip_ln2/partial_product_sum[1]\(14),
      C(20) => \EXP_OP.OP/i_ccm_recip_ln2/partial_product_sum[1]\(14),
      C(19) => \EXP_OP.OP/i_ccm_recip_ln2/partial_product_sum[1]\(14),
      C(18) => \EXP_OP.OP/i_ccm_recip_ln2/partial_product_sum[1]\(14),
      C(17) => \EXP_OP.OP/i_ccm_recip_ln2/partial_product_sum[1]\(14),
      C(16) => \EXP_OP.OP/i_ccm_recip_ln2/partial_product_sum[1]\(14),
      C(15) => \EXP_OP.OP/i_ccm_recip_ln2/partial_product_sum[1]\(14),
      C(14 downto 0) => \EXP_OP.OP/i_ccm_recip_ln2/partial_product_sum[1]\(14 downto 0),
      CARRYCASCIN => \<const0>\,
      CARRYCASCOUT => \n_0_EXP_OP.OP/i_ccm_recip_ln2/g_tables[2].i_addsub/dsp.one.dsp48e1_add/DSP\,
      CARRYIN => \<const0>\,
      CARRYINSEL(2) => \<const0>\,
      CARRYINSEL(1) => \<const0>\,
      CARRYINSEL(0) => \<const0>\,
      CARRYOUT(3) => \n_54_EXP_OP.OP/i_ccm_recip_ln2/g_tables[2].i_addsub/dsp.one.dsp48e1_add/DSP\,
      CARRYOUT(2) => \n_55_EXP_OP.OP/i_ccm_recip_ln2/g_tables[2].i_addsub/dsp.one.dsp48e1_add/DSP\,
      CARRYOUT(1) => \n_56_EXP_OP.OP/i_ccm_recip_ln2/g_tables[2].i_addsub/dsp.one.dsp48e1_add/DSP\,
      CARRYOUT(0) => \n_57_EXP_OP.OP/i_ccm_recip_ln2/g_tables[2].i_addsub/dsp.one.dsp48e1_add/DSP\,
      CEA1 => \<const0>\,
      CEA2 => \<const0>\,
      CEAD => \<const0>\,
      CEALUMODE => \<const0>\,
      CEB1 => \<const0>\,
      CEB2 => \<const0>\,
      CEC => \<const0>\,
      CECARRYIN => \<const0>\,
      CECTRL => \<const0>\,
      CED => \<const0>\,
      CEINMODE => \<const0>\,
      CEM => \<const0>\,
      CEP => aclken,
      CLK => aclk,
      D(24) => \<const0>\,
      D(23) => \<const0>\,
      D(22) => \<const0>\,
      D(21) => \<const0>\,
      D(20) => \<const0>\,
      D(19) => \<const0>\,
      D(18) => \<const0>\,
      D(17) => \<const0>\,
      D(16) => \<const0>\,
      D(15) => \<const0>\,
      D(14) => \<const0>\,
      D(13) => \<const0>\,
      D(12) => \<const0>\,
      D(11) => \<const0>\,
      D(10) => \<const0>\,
      D(9) => \<const0>\,
      D(8) => \<const0>\,
      D(7) => \<const0>\,
      D(6) => \<const0>\,
      D(5) => \<const0>\,
      D(4) => \<const0>\,
      D(3) => \<const0>\,
      D(2) => \<const0>\,
      D(1) => \<const0>\,
      D(0) => \<const0>\,
      INMODE(4) => \<const0>\,
      INMODE(3) => \<const0>\,
      INMODE(2) => \<const0>\,
      INMODE(1) => \<const0>\,
      INMODE(0) => \<const0>\,
      MULTSIGNIN => \<const0>\,
      MULTSIGNOUT => \NLW_EXP_OP.OP/i_ccm_recip_ln2/g_tables[2].i_addsub/dsp.one.dsp48e1_add/DSP_MULTSIGNOUT_UNCONNECTED\,
      OPMODE(6) => \<const0>\,
      OPMODE(5) => \<const1>\,
      OPMODE(4) => \<const1>\,
      OPMODE(3) => \<const0>\,
      OPMODE(2) => \<const0>\,
      OPMODE(1) => \<const1>\,
      OPMODE(0) => \<const1>\,
      OVERFLOW => \NLW_EXP_OP.OP/i_ccm_recip_ln2/g_tables[2].i_addsub/dsp.one.dsp48e1_add/DSP_OVERFLOW_UNCONNECTED\,
      P(47) => \n_58_EXP_OP.OP/i_ccm_recip_ln2/g_tables[2].i_addsub/dsp.one.dsp48e1_add/DSP\,
      P(46) => \n_59_EXP_OP.OP/i_ccm_recip_ln2/g_tables[2].i_addsub/dsp.one.dsp48e1_add/DSP\,
      P(45) => \n_60_EXP_OP.OP/i_ccm_recip_ln2/g_tables[2].i_addsub/dsp.one.dsp48e1_add/DSP\,
      P(44) => \n_61_EXP_OP.OP/i_ccm_recip_ln2/g_tables[2].i_addsub/dsp.one.dsp48e1_add/DSP\,
      P(43) => \n_62_EXP_OP.OP/i_ccm_recip_ln2/g_tables[2].i_addsub/dsp.one.dsp48e1_add/DSP\,
      P(42) => \n_63_EXP_OP.OP/i_ccm_recip_ln2/g_tables[2].i_addsub/dsp.one.dsp48e1_add/DSP\,
      P(41) => \n_64_EXP_OP.OP/i_ccm_recip_ln2/g_tables[2].i_addsub/dsp.one.dsp48e1_add/DSP\,
      P(40) => \n_65_EXP_OP.OP/i_ccm_recip_ln2/g_tables[2].i_addsub/dsp.one.dsp48e1_add/DSP\,
      P(39) => \n_66_EXP_OP.OP/i_ccm_recip_ln2/g_tables[2].i_addsub/dsp.one.dsp48e1_add/DSP\,
      P(38) => \n_67_EXP_OP.OP/i_ccm_recip_ln2/g_tables[2].i_addsub/dsp.one.dsp48e1_add/DSP\,
      P(37) => \n_68_EXP_OP.OP/i_ccm_recip_ln2/g_tables[2].i_addsub/dsp.one.dsp48e1_add/DSP\,
      P(36) => \n_69_EXP_OP.OP/i_ccm_recip_ln2/g_tables[2].i_addsub/dsp.one.dsp48e1_add/DSP\,
      P(35) => \n_70_EXP_OP.OP/i_ccm_recip_ln2/g_tables[2].i_addsub/dsp.one.dsp48e1_add/DSP\,
      P(34) => \n_71_EXP_OP.OP/i_ccm_recip_ln2/g_tables[2].i_addsub/dsp.one.dsp48e1_add/DSP\,
      P(33) => \n_72_EXP_OP.OP/i_ccm_recip_ln2/g_tables[2].i_addsub/dsp.one.dsp48e1_add/DSP\,
      P(32) => \n_73_EXP_OP.OP/i_ccm_recip_ln2/g_tables[2].i_addsub/dsp.one.dsp48e1_add/DSP\,
      P(31) => \n_74_EXP_OP.OP/i_ccm_recip_ln2/g_tables[2].i_addsub/dsp.one.dsp48e1_add/DSP\,
      P(30) => \n_75_EXP_OP.OP/i_ccm_recip_ln2/g_tables[2].i_addsub/dsp.one.dsp48e1_add/DSP\,
      P(29) => \n_76_EXP_OP.OP/i_ccm_recip_ln2/g_tables[2].i_addsub/dsp.one.dsp48e1_add/DSP\,
      P(28) => \n_77_EXP_OP.OP/i_ccm_recip_ln2/g_tables[2].i_addsub/dsp.one.dsp48e1_add/DSP\,
      P(27) => \n_78_EXP_OP.OP/i_ccm_recip_ln2/g_tables[2].i_addsub/dsp.one.dsp48e1_add/DSP\,
      P(26) => \n_79_EXP_OP.OP/i_ccm_recip_ln2/g_tables[2].i_addsub/dsp.one.dsp48e1_add/DSP\,
      P(25) => \n_80_EXP_OP.OP/i_ccm_recip_ln2/g_tables[2].i_addsub/dsp.one.dsp48e1_add/DSP\,
      P(24) => \n_81_EXP_OP.OP/i_ccm_recip_ln2/g_tables[2].i_addsub/dsp.one.dsp48e1_add/DSP\,
      P(23) => \n_82_EXP_OP.OP/i_ccm_recip_ln2/g_tables[2].i_addsub/dsp.one.dsp48e1_add/DSP\,
      P(22) => \n_83_EXP_OP.OP/i_ccm_recip_ln2/g_tables[2].i_addsub/dsp.one.dsp48e1_add/DSP\,
      P(21) => \n_84_EXP_OP.OP/i_ccm_recip_ln2/g_tables[2].i_addsub/dsp.one.dsp48e1_add/DSP\,
      P(20) => \n_85_EXP_OP.OP/i_ccm_recip_ln2/g_tables[2].i_addsub/dsp.one.dsp48e1_add/DSP\,
      P(19) => \n_86_EXP_OP.OP/i_ccm_recip_ln2/g_tables[2].i_addsub/dsp.one.dsp48e1_add/DSP\,
      P(18) => \n_87_EXP_OP.OP/i_ccm_recip_ln2/g_tables[2].i_addsub/dsp.one.dsp48e1_add/DSP\,
      P(17) => \n_88_EXP_OP.OP/i_ccm_recip_ln2/g_tables[2].i_addsub/dsp.one.dsp48e1_add/DSP\,
      P(16) => \n_89_EXP_OP.OP/i_ccm_recip_ln2/g_tables[2].i_addsub/dsp.one.dsp48e1_add/DSP\,
      P(15) => \n_90_EXP_OP.OP/i_ccm_recip_ln2/g_tables[2].i_addsub/dsp.one.dsp48e1_add/DSP\,
      P(14 downto 4) => \EXP_OP.OP/Xi\(113 downto 103),
      P(3) => \n_102_EXP_OP.OP/i_ccm_recip_ln2/g_tables[2].i_addsub/dsp.one.dsp48e1_add/DSP\,
      P(2) => \n_103_EXP_OP.OP/i_ccm_recip_ln2/g_tables[2].i_addsub/dsp.one.dsp48e1_add/DSP\,
      P(1) => \n_104_EXP_OP.OP/i_ccm_recip_ln2/g_tables[2].i_addsub/dsp.one.dsp48e1_add/DSP\,
      P(0) => \n_105_EXP_OP.OP/i_ccm_recip_ln2/g_tables[2].i_addsub/dsp.one.dsp48e1_add/DSP\,
      PATTERNBDETECT => \NLW_EXP_OP.OP/i_ccm_recip_ln2/g_tables[2].i_addsub/dsp.one.dsp48e1_add/DSP_PATTERNBDETECT_UNCONNECTED\,
      PATTERNDETECT => \n_4_EXP_OP.OP/i_ccm_recip_ln2/g_tables[2].i_addsub/dsp.one.dsp48e1_add/DSP\,
      PCIN(47) => \<const0>\,
      PCIN(46) => \<const0>\,
      PCIN(45) => \<const0>\,
      PCIN(44) => \<const0>\,
      PCIN(43) => \<const0>\,
      PCIN(42) => \<const0>\,
      PCIN(41) => \<const0>\,
      PCIN(40) => \<const0>\,
      PCIN(39) => \<const0>\,
      PCIN(38) => \<const0>\,
      PCIN(37) => \<const0>\,
      PCIN(36) => \<const0>\,
      PCIN(35) => \<const0>\,
      PCIN(34) => \<const0>\,
      PCIN(33) => \<const0>\,
      PCIN(32) => \<const0>\,
      PCIN(31) => \<const0>\,
      PCIN(30) => \<const0>\,
      PCIN(29) => \<const0>\,
      PCIN(28) => \<const0>\,
      PCIN(27) => \<const0>\,
      PCIN(26) => \<const0>\,
      PCIN(25) => \<const0>\,
      PCIN(24) => \<const0>\,
      PCIN(23) => \<const0>\,
      PCIN(22) => \<const0>\,
      PCIN(21) => \<const0>\,
      PCIN(20) => \<const0>\,
      PCIN(19) => \<const0>\,
      PCIN(18) => \<const0>\,
      PCIN(17) => \<const0>\,
      PCIN(16) => \<const0>\,
      PCIN(15) => \<const0>\,
      PCIN(14) => \<const0>\,
      PCIN(13) => \<const0>\,
      PCIN(12) => \<const0>\,
      PCIN(11) => \<const0>\,
      PCIN(10) => \<const0>\,
      PCIN(9) => \<const0>\,
      PCIN(8) => \<const0>\,
      PCIN(7) => \<const0>\,
      PCIN(6) => \<const0>\,
      PCIN(5) => \<const0>\,
      PCIN(4) => \<const0>\,
      PCIN(3) => \<const0>\,
      PCIN(2) => \<const0>\,
      PCIN(1) => \<const0>\,
      PCIN(0) => \<const0>\,
      PCOUT(47) => \n_106_EXP_OP.OP/i_ccm_recip_ln2/g_tables[2].i_addsub/dsp.one.dsp48e1_add/DSP\,
      PCOUT(46) => \n_107_EXP_OP.OP/i_ccm_recip_ln2/g_tables[2].i_addsub/dsp.one.dsp48e1_add/DSP\,
      PCOUT(45) => \n_108_EXP_OP.OP/i_ccm_recip_ln2/g_tables[2].i_addsub/dsp.one.dsp48e1_add/DSP\,
      PCOUT(44) => \n_109_EXP_OP.OP/i_ccm_recip_ln2/g_tables[2].i_addsub/dsp.one.dsp48e1_add/DSP\,
      PCOUT(43) => \n_110_EXP_OP.OP/i_ccm_recip_ln2/g_tables[2].i_addsub/dsp.one.dsp48e1_add/DSP\,
      PCOUT(42) => \n_111_EXP_OP.OP/i_ccm_recip_ln2/g_tables[2].i_addsub/dsp.one.dsp48e1_add/DSP\,
      PCOUT(41) => \n_112_EXP_OP.OP/i_ccm_recip_ln2/g_tables[2].i_addsub/dsp.one.dsp48e1_add/DSP\,
      PCOUT(40) => \n_113_EXP_OP.OP/i_ccm_recip_ln2/g_tables[2].i_addsub/dsp.one.dsp48e1_add/DSP\,
      PCOUT(39) => \n_114_EXP_OP.OP/i_ccm_recip_ln2/g_tables[2].i_addsub/dsp.one.dsp48e1_add/DSP\,
      PCOUT(38) => \n_115_EXP_OP.OP/i_ccm_recip_ln2/g_tables[2].i_addsub/dsp.one.dsp48e1_add/DSP\,
      PCOUT(37) => \n_116_EXP_OP.OP/i_ccm_recip_ln2/g_tables[2].i_addsub/dsp.one.dsp48e1_add/DSP\,
      PCOUT(36) => \n_117_EXP_OP.OP/i_ccm_recip_ln2/g_tables[2].i_addsub/dsp.one.dsp48e1_add/DSP\,
      PCOUT(35) => \n_118_EXP_OP.OP/i_ccm_recip_ln2/g_tables[2].i_addsub/dsp.one.dsp48e1_add/DSP\,
      PCOUT(34) => \n_119_EXP_OP.OP/i_ccm_recip_ln2/g_tables[2].i_addsub/dsp.one.dsp48e1_add/DSP\,
      PCOUT(33) => \n_120_EXP_OP.OP/i_ccm_recip_ln2/g_tables[2].i_addsub/dsp.one.dsp48e1_add/DSP\,
      PCOUT(32) => \n_121_EXP_OP.OP/i_ccm_recip_ln2/g_tables[2].i_addsub/dsp.one.dsp48e1_add/DSP\,
      PCOUT(31) => \n_122_EXP_OP.OP/i_ccm_recip_ln2/g_tables[2].i_addsub/dsp.one.dsp48e1_add/DSP\,
      PCOUT(30) => \n_123_EXP_OP.OP/i_ccm_recip_ln2/g_tables[2].i_addsub/dsp.one.dsp48e1_add/DSP\,
      PCOUT(29) => \n_124_EXP_OP.OP/i_ccm_recip_ln2/g_tables[2].i_addsub/dsp.one.dsp48e1_add/DSP\,
      PCOUT(28) => \n_125_EXP_OP.OP/i_ccm_recip_ln2/g_tables[2].i_addsub/dsp.one.dsp48e1_add/DSP\,
      PCOUT(27) => \n_126_EXP_OP.OP/i_ccm_recip_ln2/g_tables[2].i_addsub/dsp.one.dsp48e1_add/DSP\,
      PCOUT(26) => \n_127_EXP_OP.OP/i_ccm_recip_ln2/g_tables[2].i_addsub/dsp.one.dsp48e1_add/DSP\,
      PCOUT(25) => \n_128_EXP_OP.OP/i_ccm_recip_ln2/g_tables[2].i_addsub/dsp.one.dsp48e1_add/DSP\,
      PCOUT(24) => \n_129_EXP_OP.OP/i_ccm_recip_ln2/g_tables[2].i_addsub/dsp.one.dsp48e1_add/DSP\,
      PCOUT(23) => \n_130_EXP_OP.OP/i_ccm_recip_ln2/g_tables[2].i_addsub/dsp.one.dsp48e1_add/DSP\,
      PCOUT(22) => \n_131_EXP_OP.OP/i_ccm_recip_ln2/g_tables[2].i_addsub/dsp.one.dsp48e1_add/DSP\,
      PCOUT(21) => \n_132_EXP_OP.OP/i_ccm_recip_ln2/g_tables[2].i_addsub/dsp.one.dsp48e1_add/DSP\,
      PCOUT(20) => \n_133_EXP_OP.OP/i_ccm_recip_ln2/g_tables[2].i_addsub/dsp.one.dsp48e1_add/DSP\,
      PCOUT(19) => \n_134_EXP_OP.OP/i_ccm_recip_ln2/g_tables[2].i_addsub/dsp.one.dsp48e1_add/DSP\,
      PCOUT(18) => \n_135_EXP_OP.OP/i_ccm_recip_ln2/g_tables[2].i_addsub/dsp.one.dsp48e1_add/DSP\,
      PCOUT(17) => \n_136_EXP_OP.OP/i_ccm_recip_ln2/g_tables[2].i_addsub/dsp.one.dsp48e1_add/DSP\,
      PCOUT(16) => \n_137_EXP_OP.OP/i_ccm_recip_ln2/g_tables[2].i_addsub/dsp.one.dsp48e1_add/DSP\,
      PCOUT(15) => \n_138_EXP_OP.OP/i_ccm_recip_ln2/g_tables[2].i_addsub/dsp.one.dsp48e1_add/DSP\,
      PCOUT(14) => \n_139_EXP_OP.OP/i_ccm_recip_ln2/g_tables[2].i_addsub/dsp.one.dsp48e1_add/DSP\,
      PCOUT(13) => \n_140_EXP_OP.OP/i_ccm_recip_ln2/g_tables[2].i_addsub/dsp.one.dsp48e1_add/DSP\,
      PCOUT(12) => \n_141_EXP_OP.OP/i_ccm_recip_ln2/g_tables[2].i_addsub/dsp.one.dsp48e1_add/DSP\,
      PCOUT(11) => \n_142_EXP_OP.OP/i_ccm_recip_ln2/g_tables[2].i_addsub/dsp.one.dsp48e1_add/DSP\,
      PCOUT(10) => \n_143_EXP_OP.OP/i_ccm_recip_ln2/g_tables[2].i_addsub/dsp.one.dsp48e1_add/DSP\,
      PCOUT(9) => \n_144_EXP_OP.OP/i_ccm_recip_ln2/g_tables[2].i_addsub/dsp.one.dsp48e1_add/DSP\,
      PCOUT(8) => \n_145_EXP_OP.OP/i_ccm_recip_ln2/g_tables[2].i_addsub/dsp.one.dsp48e1_add/DSP\,
      PCOUT(7) => \n_146_EXP_OP.OP/i_ccm_recip_ln2/g_tables[2].i_addsub/dsp.one.dsp48e1_add/DSP\,
      PCOUT(6) => \n_147_EXP_OP.OP/i_ccm_recip_ln2/g_tables[2].i_addsub/dsp.one.dsp48e1_add/DSP\,
      PCOUT(5) => \n_148_EXP_OP.OP/i_ccm_recip_ln2/g_tables[2].i_addsub/dsp.one.dsp48e1_add/DSP\,
      PCOUT(4) => \n_149_EXP_OP.OP/i_ccm_recip_ln2/g_tables[2].i_addsub/dsp.one.dsp48e1_add/DSP\,
      PCOUT(3) => \n_150_EXP_OP.OP/i_ccm_recip_ln2/g_tables[2].i_addsub/dsp.one.dsp48e1_add/DSP\,
      PCOUT(2) => \n_151_EXP_OP.OP/i_ccm_recip_ln2/g_tables[2].i_addsub/dsp.one.dsp48e1_add/DSP\,
      PCOUT(1) => \n_152_EXP_OP.OP/i_ccm_recip_ln2/g_tables[2].i_addsub/dsp.one.dsp48e1_add/DSP\,
      PCOUT(0) => \n_153_EXP_OP.OP/i_ccm_recip_ln2/g_tables[2].i_addsub/dsp.one.dsp48e1_add/DSP\,
      RSTA => \<const0>\,
      RSTALLCARRYIN => \<const0>\,
      RSTALUMODE => \<const0>\,
      RSTB => \<const0>\,
      RSTC => \<const0>\,
      RSTCTRL => \<const0>\,
      RSTD => \<const0>\,
      RSTINMODE => \<const0>\,
      RSTM => \<const0>\,
      RSTP => \<const0>\,
      UNDERFLOW => \NLW_EXP_OP.OP/i_ccm_recip_ln2/g_tables[2].i_addsub/dsp.one.dsp48e1_add/DSP_UNDERFLOW_UNCONNECTED\
    );
\EXP_OP.OP/i_ccm_recip_ln2/g_tables[2].i_sign_delay/i_pipe/opt_has_pipe.first_q_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => \EXP_OP.OP/i_Sx/i_pipe/first_q\,
      Q => \EXP_OP.OP/i_ccm_recip_ln2/g_tables[2].i_sign_delay/i_pipe/first_q\,
      R => \<const0>\
    );
\EXP_OP.OP/i_recombination/divide_by_zero_delay/i_pipe/opt_has_pipe.first_q_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \<const1>\,
      D => \n_0_opt_has_pipe.first_q[0]_i_1__2\,
      Q => \EXP_OP.OP/i_recombination/divide_by_zero_delay/i_pipe/first_q\(0),
      R => \<const0>\
    );
\EXP_OP.OP/i_recombination/divide_by_zero_delay/i_pipe/opt_has_pipe.first_q_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \<const1>\,
      D => \n_0_opt_has_pipe.first_q[1]_i_1__3\,
      Q => \EXP_OP.OP/i_recombination/divide_by_zero_delay/i_pipe/first_q\(1),
      R => \<const0>\
    );
\EXP_OP.OP/i_recombination/result_delay/i_pipe/opt_has_pipe.first_q_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \<const1>\,
      D => \EXP_OP.OP/i_recombination/p_0_in\(0),
      Q => \EXP_OP.OP/i_recombination/result_delay/i_pipe/first_q\(0),
      R => \<const0>\
    );
\EXP_OP.OP/i_recombination/result_delay/i_pipe/opt_has_pipe.first_q_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \<const1>\,
      D => \EXP_OP.OP/i_recombination/p_0_in\(10),
      Q => \EXP_OP.OP/i_recombination/result_delay/i_pipe/first_q\(10),
      R => \<const0>\
    );
\EXP_OP.OP/i_recombination/result_delay/i_pipe/opt_has_pipe.first_q_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \<const1>\,
      D => \EXP_OP.OP/i_recombination/p_0_in\(11),
      Q => \EXP_OP.OP/i_recombination/result_delay/i_pipe/first_q\(11),
      R => \<const0>\
    );
\EXP_OP.OP/i_recombination/result_delay/i_pipe/opt_has_pipe.first_q_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \<const1>\,
      D => \EXP_OP.OP/i_recombination/p_0_in\(12),
      Q => \EXP_OP.OP/i_recombination/result_delay/i_pipe/first_q\(12),
      R => \<const0>\
    );
\EXP_OP.OP/i_recombination/result_delay/i_pipe/opt_has_pipe.first_q_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \<const1>\,
      D => \EXP_OP.OP/i_recombination/p_0_in\(13),
      Q => \EXP_OP.OP/i_recombination/result_delay/i_pipe/first_q\(13),
      R => \<const0>\
    );
\EXP_OP.OP/i_recombination/result_delay/i_pipe/opt_has_pipe.first_q_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \<const1>\,
      D => \EXP_OP.OP/i_recombination/p_0_in\(14),
      Q => \EXP_OP.OP/i_recombination/result_delay/i_pipe/first_q\(14),
      R => \<const0>\
    );
\EXP_OP.OP/i_recombination/result_delay/i_pipe/opt_has_pipe.first_q_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \<const1>\,
      D => \EXP_OP.OP/i_recombination/p_0_in\(15),
      Q => \EXP_OP.OP/i_recombination/result_delay/i_pipe/first_q\(15),
      R => \<const0>\
    );
\EXP_OP.OP/i_recombination/result_delay/i_pipe/opt_has_pipe.first_q_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \<const1>\,
      D => \EXP_OP.OP/i_recombination/p_0_in\(16),
      Q => \EXP_OP.OP/i_recombination/result_delay/i_pipe/first_q\(16),
      R => \<const0>\
    );
\EXP_OP.OP/i_recombination/result_delay/i_pipe/opt_has_pipe.first_q_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \<const1>\,
      D => \EXP_OP.OP/i_recombination/p_0_in\(17),
      Q => \EXP_OP.OP/i_recombination/result_delay/i_pipe/first_q\(17),
      R => \<const0>\
    );
\EXP_OP.OP/i_recombination/result_delay/i_pipe/opt_has_pipe.first_q_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \<const1>\,
      D => \EXP_OP.OP/i_recombination/p_0_in\(18),
      Q => \EXP_OP.OP/i_recombination/result_delay/i_pipe/first_q\(18),
      R => \<const0>\
    );
\EXP_OP.OP/i_recombination/result_delay/i_pipe/opt_has_pipe.first_q_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \<const1>\,
      D => \EXP_OP.OP/i_recombination/p_0_in\(19),
      Q => \EXP_OP.OP/i_recombination/result_delay/i_pipe/first_q\(19),
      R => \<const0>\
    );
\EXP_OP.OP/i_recombination/result_delay/i_pipe/opt_has_pipe.first_q_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \<const1>\,
      D => \EXP_OP.OP/i_recombination/p_0_in\(1),
      Q => \EXP_OP.OP/i_recombination/result_delay/i_pipe/first_q\(1),
      R => \<const0>\
    );
\EXP_OP.OP/i_recombination/result_delay/i_pipe/opt_has_pipe.first_q_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \<const1>\,
      D => \EXP_OP.OP/i_recombination/p_0_in\(20),
      Q => \EXP_OP.OP/i_recombination/result_delay/i_pipe/first_q\(20),
      R => \<const0>\
    );
\EXP_OP.OP/i_recombination/result_delay/i_pipe/opt_has_pipe.first_q_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \<const1>\,
      D => \EXP_OP.OP/i_recombination/p_0_in\(21),
      Q => \EXP_OP.OP/i_recombination/result_delay/i_pipe/first_q\(21),
      R => \<const0>\
    );
\EXP_OP.OP/i_recombination/result_delay/i_pipe/opt_has_pipe.first_q_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \<const1>\,
      D => \EXP_OP.OP/i_recombination/p_0_in\(22),
      Q => \EXP_OP.OP/i_recombination/result_delay/i_pipe/first_q\(22),
      R => \<const0>\
    );
\EXP_OP.OP/i_recombination/result_delay/i_pipe/opt_has_pipe.first_q_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \<const1>\,
      D => \EXP_OP.OP/i_recombination/p_0_in\(23),
      Q => \EXP_OP.OP/i_recombination/result_delay/i_pipe/first_q\(23),
      R => \<const0>\
    );
\EXP_OP.OP/i_recombination/result_delay/i_pipe/opt_has_pipe.first_q_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \<const1>\,
      D => \EXP_OP.OP/i_recombination/p_0_in\(24),
      Q => \EXP_OP.OP/i_recombination/result_delay/i_pipe/first_q\(24),
      R => \<const0>\
    );
\EXP_OP.OP/i_recombination/result_delay/i_pipe/opt_has_pipe.first_q_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \<const1>\,
      D => \EXP_OP.OP/i_recombination/p_0_in\(25),
      Q => \EXP_OP.OP/i_recombination/result_delay/i_pipe/first_q\(25),
      R => \<const0>\
    );
\EXP_OP.OP/i_recombination/result_delay/i_pipe/opt_has_pipe.first_q_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \<const1>\,
      D => \EXP_OP.OP/i_recombination/p_0_in\(26),
      Q => \EXP_OP.OP/i_recombination/result_delay/i_pipe/first_q\(26),
      R => \<const0>\
    );
\EXP_OP.OP/i_recombination/result_delay/i_pipe/opt_has_pipe.first_q_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \<const1>\,
      D => \EXP_OP.OP/i_recombination/p_0_in\(27),
      Q => \EXP_OP.OP/i_recombination/result_delay/i_pipe/first_q\(27),
      R => \<const0>\
    );
\EXP_OP.OP/i_recombination/result_delay/i_pipe/opt_has_pipe.first_q_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \<const1>\,
      D => \EXP_OP.OP/i_recombination/p_0_in\(28),
      Q => \EXP_OP.OP/i_recombination/result_delay/i_pipe/first_q\(28),
      R => \<const0>\
    );
\EXP_OP.OP/i_recombination/result_delay/i_pipe/opt_has_pipe.first_q_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \<const1>\,
      D => \EXP_OP.OP/i_recombination/p_0_in\(29),
      Q => \EXP_OP.OP/i_recombination/result_delay/i_pipe/first_q\(29),
      R => \<const0>\
    );
\EXP_OP.OP/i_recombination/result_delay/i_pipe/opt_has_pipe.first_q_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \<const1>\,
      D => \EXP_OP.OP/i_recombination/p_0_in\(2),
      Q => \EXP_OP.OP/i_recombination/result_delay/i_pipe/first_q\(2),
      R => \<const0>\
    );
\EXP_OP.OP/i_recombination/result_delay/i_pipe/opt_has_pipe.first_q_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \<const1>\,
      D => \EXP_OP.OP/i_recombination/p_0_in\(30),
      Q => \EXP_OP.OP/i_recombination/result_delay/i_pipe/first_q\(30),
      R => \<const0>\
    );
\EXP_OP.OP/i_recombination/result_delay/i_pipe/opt_has_pipe.first_q_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \<const1>\,
      D => \EXP_OP.OP/i_recombination/p_0_in\(31),
      Q => \EXP_OP.OP/i_recombination/result_delay/i_pipe/first_q\(31),
      R => \<const0>\
    );
\EXP_OP.OP/i_recombination/result_delay/i_pipe/opt_has_pipe.first_q_reg[32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \<const1>\,
      D => \EXP_OP.OP/i_recombination/p_0_in\(32),
      Q => \EXP_OP.OP/i_recombination/result_delay/i_pipe/first_q\(32),
      R => \<const0>\
    );
\EXP_OP.OP/i_recombination/result_delay/i_pipe/opt_has_pipe.first_q_reg[33]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \<const1>\,
      D => \EXP_OP.OP/i_recombination/p_0_in\(33),
      Q => \EXP_OP.OP/i_recombination/result_delay/i_pipe/first_q\(33),
      R => \<const0>\
    );
\EXP_OP.OP/i_recombination/result_delay/i_pipe/opt_has_pipe.first_q_reg[34]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \<const1>\,
      D => \EXP_OP.OP/i_recombination/p_0_in\(34),
      Q => \EXP_OP.OP/i_recombination/result_delay/i_pipe/first_q\(34),
      R => \<const0>\
    );
\EXP_OP.OP/i_recombination/result_delay/i_pipe/opt_has_pipe.first_q_reg[35]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \<const1>\,
      D => \EXP_OP.OP/i_recombination/p_0_in\(35),
      Q => \EXP_OP.OP/i_recombination/result_delay/i_pipe/first_q\(35),
      R => \<const0>\
    );
\EXP_OP.OP/i_recombination/result_delay/i_pipe/opt_has_pipe.first_q_reg[36]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \<const1>\,
      D => \EXP_OP.OP/i_recombination/p_0_in\(36),
      Q => \EXP_OP.OP/i_recombination/result_delay/i_pipe/first_q\(36),
      R => \<const0>\
    );
\EXP_OP.OP/i_recombination/result_delay/i_pipe/opt_has_pipe.first_q_reg[37]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \<const1>\,
      D => \EXP_OP.OP/i_recombination/p_0_in\(37),
      Q => \EXP_OP.OP/i_recombination/result_delay/i_pipe/first_q\(37),
      R => \<const0>\
    );
\EXP_OP.OP/i_recombination/result_delay/i_pipe/opt_has_pipe.first_q_reg[38]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \<const1>\,
      D => \EXP_OP.OP/i_recombination/p_0_in\(38),
      Q => \EXP_OP.OP/i_recombination/result_delay/i_pipe/first_q\(38),
      R => \<const0>\
    );
\EXP_OP.OP/i_recombination/result_delay/i_pipe/opt_has_pipe.first_q_reg[39]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \<const1>\,
      D => \EXP_OP.OP/i_recombination/p_0_in\(39),
      Q => \EXP_OP.OP/i_recombination/result_delay/i_pipe/first_q\(39),
      R => \<const0>\
    );
\EXP_OP.OP/i_recombination/result_delay/i_pipe/opt_has_pipe.first_q_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \<const1>\,
      D => \EXP_OP.OP/i_recombination/p_0_in\(3),
      Q => \EXP_OP.OP/i_recombination/result_delay/i_pipe/first_q\(3),
      R => \<const0>\
    );
\EXP_OP.OP/i_recombination/result_delay/i_pipe/opt_has_pipe.first_q_reg[40]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \<const1>\,
      D => \EXP_OP.OP/i_recombination/p_0_in\(40),
      Q => \EXP_OP.OP/i_recombination/result_delay/i_pipe/first_q\(40),
      R => \<const0>\
    );
\EXP_OP.OP/i_recombination/result_delay/i_pipe/opt_has_pipe.first_q_reg[41]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \<const1>\,
      D => \EXP_OP.OP/i_recombination/p_0_in\(41),
      Q => \EXP_OP.OP/i_recombination/result_delay/i_pipe/first_q\(41),
      R => \<const0>\
    );
\EXP_OP.OP/i_recombination/result_delay/i_pipe/opt_has_pipe.first_q_reg[42]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \<const1>\,
      D => \EXP_OP.OP/i_recombination/p_0_in\(42),
      Q => \EXP_OP.OP/i_recombination/result_delay/i_pipe/first_q\(42),
      R => \<const0>\
    );
\EXP_OP.OP/i_recombination/result_delay/i_pipe/opt_has_pipe.first_q_reg[43]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \<const1>\,
      D => \EXP_OP.OP/i_recombination/p_0_in\(43),
      Q => \EXP_OP.OP/i_recombination/result_delay/i_pipe/first_q\(43),
      R => \<const0>\
    );
\EXP_OP.OP/i_recombination/result_delay/i_pipe/opt_has_pipe.first_q_reg[44]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \<const1>\,
      D => \EXP_OP.OP/i_recombination/p_0_in\(44),
      Q => \EXP_OP.OP/i_recombination/result_delay/i_pipe/first_q\(44),
      R => \<const0>\
    );
\EXP_OP.OP/i_recombination/result_delay/i_pipe/opt_has_pipe.first_q_reg[45]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \<const1>\,
      D => \EXP_OP.OP/i_recombination/p_0_in\(45),
      Q => \EXP_OP.OP/i_recombination/result_delay/i_pipe/first_q\(45),
      R => \<const0>\
    );
\EXP_OP.OP/i_recombination/result_delay/i_pipe/opt_has_pipe.first_q_reg[46]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \<const1>\,
      D => \EXP_OP.OP/i_recombination/p_0_in\(46),
      Q => \EXP_OP.OP/i_recombination/result_delay/i_pipe/first_q\(46),
      R => \<const0>\
    );
\EXP_OP.OP/i_recombination/result_delay/i_pipe/opt_has_pipe.first_q_reg[47]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \<const1>\,
      D => \EXP_OP.OP/i_recombination/p_0_in\(47),
      Q => \EXP_OP.OP/i_recombination/result_delay/i_pipe/first_q\(47),
      R => \<const0>\
    );
\EXP_OP.OP/i_recombination/result_delay/i_pipe/opt_has_pipe.first_q_reg[48]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \<const1>\,
      D => \EXP_OP.OP/i_recombination/p_0_in\(48),
      Q => \EXP_OP.OP/i_recombination/result_delay/i_pipe/first_q\(48),
      R => \<const0>\
    );
\EXP_OP.OP/i_recombination/result_delay/i_pipe/opt_has_pipe.first_q_reg[49]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \<const1>\,
      D => \EXP_OP.OP/i_recombination/p_0_in\(49),
      Q => \EXP_OP.OP/i_recombination/result_delay/i_pipe/first_q\(49),
      R => \<const0>\
    );
\EXP_OP.OP/i_recombination/result_delay/i_pipe/opt_has_pipe.first_q_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \<const1>\,
      D => \EXP_OP.OP/i_recombination/p_0_in\(4),
      Q => \EXP_OP.OP/i_recombination/result_delay/i_pipe/first_q\(4),
      R => \<const0>\
    );
\EXP_OP.OP/i_recombination/result_delay/i_pipe/opt_has_pipe.first_q_reg[50]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \<const1>\,
      D => \EXP_OP.OP/i_recombination/p_0_in\(50),
      Q => \EXP_OP.OP/i_recombination/result_delay/i_pipe/first_q\(50),
      R => \<const0>\
    );
\EXP_OP.OP/i_recombination/result_delay/i_pipe/opt_has_pipe.first_q_reg[51]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => \n_0_opt_has_pipe.first_q[51]_i_1__0\,
      Q => \EXP_OP.OP/i_recombination/result_delay/i_pipe/first_q\(51),
      R => \<const0>\
    );
\EXP_OP.OP/i_recombination/result_delay/i_pipe/opt_has_pipe.first_q_reg[52]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \<const1>\,
      D => \EXP_OP.OP/i_recombination/p_0_in\(52),
      Q => \EXP_OP.OP/i_recombination/result_delay/i_pipe/first_q\(52),
      R => \<const0>\
    );
\EXP_OP.OP/i_recombination/result_delay/i_pipe/opt_has_pipe.first_q_reg[53]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \<const1>\,
      D => \EXP_OP.OP/i_recombination/p_0_in\(53),
      Q => \EXP_OP.OP/i_recombination/result_delay/i_pipe/first_q\(53),
      R => \<const0>\
    );
\EXP_OP.OP/i_recombination/result_delay/i_pipe/opt_has_pipe.first_q_reg[54]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \<const1>\,
      D => \EXP_OP.OP/i_recombination/p_0_in\(54),
      Q => \EXP_OP.OP/i_recombination/result_delay/i_pipe/first_q\(54),
      R => \<const0>\
    );
\EXP_OP.OP/i_recombination/result_delay/i_pipe/opt_has_pipe.first_q_reg[55]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \<const1>\,
      D => \EXP_OP.OP/i_recombination/p_0_in\(55),
      Q => \EXP_OP.OP/i_recombination/result_delay/i_pipe/first_q\(55),
      R => \<const0>\
    );
\EXP_OP.OP/i_recombination/result_delay/i_pipe/opt_has_pipe.first_q_reg[56]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \<const1>\,
      D => \EXP_OP.OP/i_recombination/p_0_in\(56),
      Q => \EXP_OP.OP/i_recombination/result_delay/i_pipe/first_q\(56),
      R => \<const0>\
    );
\EXP_OP.OP/i_recombination/result_delay/i_pipe/opt_has_pipe.first_q_reg[57]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \<const1>\,
      D => \EXP_OP.OP/i_recombination/p_0_in\(57),
      Q => \EXP_OP.OP/i_recombination/result_delay/i_pipe/first_q\(57),
      R => \<const0>\
    );
\EXP_OP.OP/i_recombination/result_delay/i_pipe/opt_has_pipe.first_q_reg[58]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \<const1>\,
      D => \EXP_OP.OP/i_recombination/p_0_in\(58),
      Q => \EXP_OP.OP/i_recombination/result_delay/i_pipe/first_q\(58),
      R => \<const0>\
    );
\EXP_OP.OP/i_recombination/result_delay/i_pipe/opt_has_pipe.first_q_reg[59]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \<const1>\,
      D => \EXP_OP.OP/i_recombination/p_0_in\(59),
      Q => \EXP_OP.OP/i_recombination/result_delay/i_pipe/first_q\(59),
      R => \<const0>\
    );
\EXP_OP.OP/i_recombination/result_delay/i_pipe/opt_has_pipe.first_q_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \<const1>\,
      D => \EXP_OP.OP/i_recombination/p_0_in\(5),
      Q => \EXP_OP.OP/i_recombination/result_delay/i_pipe/first_q\(5),
      R => \<const0>\
    );
\EXP_OP.OP/i_recombination/result_delay/i_pipe/opt_has_pipe.first_q_reg[60]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \<const1>\,
      D => \EXP_OP.OP/i_recombination/p_0_in\(60),
      Q => \EXP_OP.OP/i_recombination/result_delay/i_pipe/first_q\(60),
      R => \<const0>\
    );
\EXP_OP.OP/i_recombination/result_delay/i_pipe/opt_has_pipe.first_q_reg[61]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \<const1>\,
      D => \EXP_OP.OP/i_recombination/p_0_in\(61),
      Q => \EXP_OP.OP/i_recombination/result_delay/i_pipe/first_q\(61),
      R => \<const0>\
    );
\EXP_OP.OP/i_recombination/result_delay/i_pipe/opt_has_pipe.first_q_reg[62]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \<const1>\,
      D => \EXP_OP.OP/i_recombination/p_0_in\(62),
      Q => \EXP_OP.OP/i_recombination/result_delay/i_pipe/first_q\(62),
      R => \<const0>\
    );
\EXP_OP.OP/i_recombination/result_delay/i_pipe/opt_has_pipe.first_q_reg[63]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => \<const0>\,
      Q => \EXP_OP.OP/i_recombination/result_delay/i_pipe/first_q\(63),
      R => \<const0>\
    );
\EXP_OP.OP/i_recombination/result_delay/i_pipe/opt_has_pipe.first_q_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \<const1>\,
      D => \EXP_OP.OP/i_recombination/p_0_in\(6),
      Q => \EXP_OP.OP/i_recombination/result_delay/i_pipe/first_q\(6),
      R => \<const0>\
    );
\EXP_OP.OP/i_recombination/result_delay/i_pipe/opt_has_pipe.first_q_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \<const1>\,
      D => \EXP_OP.OP/i_recombination/p_0_in\(7),
      Q => \EXP_OP.OP/i_recombination/result_delay/i_pipe/first_q\(7),
      R => \<const0>\
    );
\EXP_OP.OP/i_recombination/result_delay/i_pipe/opt_has_pipe.first_q_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \<const1>\,
      D => \EXP_OP.OP/i_recombination/p_0_in\(8),
      Q => \EXP_OP.OP/i_recombination/result_delay/i_pipe/first_q\(8),
      R => \<const0>\
    );
\EXP_OP.OP/i_recombination/result_delay/i_pipe/opt_has_pipe.first_q_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \<const1>\,
      D => \EXP_OP.OP/i_recombination/p_0_in\(9),
      Q => \EXP_OP.OP/i_recombination/result_delay/i_pipe/first_q\(9),
      R => \<const0>\
    );
\EXP_OP.OP/i_renorm_and_round/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/DSP\: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 0,
      ADREG => 0,
      ALUMODEREG => 0,
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 0,
      BREG => 0,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 0,
      DREG => 0,
      INMODEREG => 0,
      IS_ALUMODE_INVERTED => B"0000",
      IS_CARRYIN_INVERTED => '0',
      IS_CLK_INVERTED => '0',
      IS_INMODE_INVERTED => B"00000",
      IS_OPMODE_INVERTED => B"0000000",
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 0,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "NONE",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
    port map (
      A(29) => \<const0>\,
      A(28) => \<const0>\,
      A(27) => \<const0>\,
      A(26) => \<const0>\,
      A(25) => \<const0>\,
      A(24) => \<const0>\,
      A(23) => \<const0>\,
      A(22) => \<const0>\,
      A(21) => \<const0>\,
      A(20) => \<const0>\,
      A(19) => \<const0>\,
      A(18) => \<const0>\,
      A(17) => \<const0>\,
      A(16) => \<const0>\,
      A(15) => \<const0>\,
      A(14) => \<const0>\,
      A(13) => \<const0>\,
      A(12) => \<const0>\,
      A(11) => \<const0>\,
      A(10) => \<const0>\,
      A(9) => \<const0>\,
      A(8) => \<const0>\,
      A(7) => \<const0>\,
      A(6) => \<const0>\,
      A(5) => \<const0>\,
      A(4) => \<const0>\,
      A(3) => \<const0>\,
      A(2) => \<const0>\,
      A(1) => \<const0>\,
      A(0) => \<const0>\,
      ACIN(29) => \<const0>\,
      ACIN(28) => \<const0>\,
      ACIN(27) => \<const0>\,
      ACIN(26) => \<const0>\,
      ACIN(25) => \<const0>\,
      ACIN(24) => \<const0>\,
      ACIN(23) => \<const0>\,
      ACIN(22) => \<const0>\,
      ACIN(21) => \<const0>\,
      ACIN(20) => \<const0>\,
      ACIN(19) => \<const0>\,
      ACIN(18) => \<const0>\,
      ACIN(17) => \<const0>\,
      ACIN(16) => \<const0>\,
      ACIN(15) => \<const0>\,
      ACIN(14) => \<const0>\,
      ACIN(13) => \<const0>\,
      ACIN(12) => \<const0>\,
      ACIN(11) => \<const0>\,
      ACIN(10) => \<const0>\,
      ACIN(9) => \<const0>\,
      ACIN(8) => \<const0>\,
      ACIN(7) => \<const0>\,
      ACIN(6) => \<const0>\,
      ACIN(5) => \<const0>\,
      ACIN(4) => \<const0>\,
      ACIN(3) => \<const0>\,
      ACIN(2) => \<const0>\,
      ACIN(1) => \<const0>\,
      ACIN(0) => \<const0>\,
      ACOUT(29) => \n_24_EXP_OP.OP/i_renorm_and_round/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/DSP\,
      ACOUT(28) => \n_25_EXP_OP.OP/i_renorm_and_round/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/DSP\,
      ACOUT(27) => \n_26_EXP_OP.OP/i_renorm_and_round/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/DSP\,
      ACOUT(26) => \n_27_EXP_OP.OP/i_renorm_and_round/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/DSP\,
      ACOUT(25) => \n_28_EXP_OP.OP/i_renorm_and_round/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/DSP\,
      ACOUT(24) => \n_29_EXP_OP.OP/i_renorm_and_round/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/DSP\,
      ACOUT(23) => \n_30_EXP_OP.OP/i_renorm_and_round/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/DSP\,
      ACOUT(22) => \n_31_EXP_OP.OP/i_renorm_and_round/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/DSP\,
      ACOUT(21) => \n_32_EXP_OP.OP/i_renorm_and_round/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/DSP\,
      ACOUT(20) => \n_33_EXP_OP.OP/i_renorm_and_round/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/DSP\,
      ACOUT(19) => \n_34_EXP_OP.OP/i_renorm_and_round/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/DSP\,
      ACOUT(18) => \n_35_EXP_OP.OP/i_renorm_and_round/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/DSP\,
      ACOUT(17) => \n_36_EXP_OP.OP/i_renorm_and_round/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/DSP\,
      ACOUT(16) => \n_37_EXP_OP.OP/i_renorm_and_round/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/DSP\,
      ACOUT(15) => \n_38_EXP_OP.OP/i_renorm_and_round/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/DSP\,
      ACOUT(14) => \n_39_EXP_OP.OP/i_renorm_and_round/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/DSP\,
      ACOUT(13) => \n_40_EXP_OP.OP/i_renorm_and_round/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/DSP\,
      ACOUT(12) => \n_41_EXP_OP.OP/i_renorm_and_round/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/DSP\,
      ACOUT(11) => \n_42_EXP_OP.OP/i_renorm_and_round/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/DSP\,
      ACOUT(10) => \n_43_EXP_OP.OP/i_renorm_and_round/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/DSP\,
      ACOUT(9) => \n_44_EXP_OP.OP/i_renorm_and_round/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/DSP\,
      ACOUT(8) => \n_45_EXP_OP.OP/i_renorm_and_round/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/DSP\,
      ACOUT(7) => \n_46_EXP_OP.OP/i_renorm_and_round/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/DSP\,
      ACOUT(6) => \n_47_EXP_OP.OP/i_renorm_and_round/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/DSP\,
      ACOUT(5) => \n_48_EXP_OP.OP/i_renorm_and_round/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/DSP\,
      ACOUT(4) => \n_49_EXP_OP.OP/i_renorm_and_round/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/DSP\,
      ACOUT(3) => \n_50_EXP_OP.OP/i_renorm_and_round/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/DSP\,
      ACOUT(2) => \n_51_EXP_OP.OP/i_renorm_and_round/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/DSP\,
      ACOUT(1) => \n_52_EXP_OP.OP/i_renorm_and_round/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/DSP\,
      ACOUT(0) => \n_53_EXP_OP.OP/i_renorm_and_round/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/DSP\,
      ALUMODE(3) => \<const0>\,
      ALUMODE(2) => \<const0>\,
      ALUMODE(1) => \<const0>\,
      ALUMODE(0) => \<const0>\,
      B(17) => \<const0>\,
      B(16) => \<const0>\,
      B(15) => \<const0>\,
      B(14) => \<const0>\,
      B(13) => \<const0>\,
      B(12) => \<const0>\,
      B(11) => \<const0>\,
      B(10) => \<const0>\,
      B(9) => \<const0>\,
      B(8) => \<const0>\,
      B(7) => \<const0>\,
      B(6) => \<const0>\,
      B(5) => \<const0>\,
      B(4) => \<const0>\,
      B(3) => \<const0>\,
      B(2) => \<const0>\,
      B(1) => \EXP_OP.OP/i_renorm_and_round/round_rnd1\,
      B(0) => \<const0>\,
      BCIN(17) => \<const0>\,
      BCIN(16) => \<const0>\,
      BCIN(15) => \<const0>\,
      BCIN(14) => \<const0>\,
      BCIN(13) => \<const0>\,
      BCIN(12) => \<const0>\,
      BCIN(11) => \<const0>\,
      BCIN(10) => \<const0>\,
      BCIN(9) => \<const0>\,
      BCIN(8) => \<const0>\,
      BCIN(7) => \<const0>\,
      BCIN(6) => \<const0>\,
      BCIN(5) => \<const0>\,
      BCIN(4) => \<const0>\,
      BCIN(3) => \<const0>\,
      BCIN(2) => \<const0>\,
      BCIN(1) => \<const0>\,
      BCIN(0) => \<const0>\,
      BCOUT(17) => \n_6_EXP_OP.OP/i_renorm_and_round/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/DSP\,
      BCOUT(16) => \n_7_EXP_OP.OP/i_renorm_and_round/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/DSP\,
      BCOUT(15) => \n_8_EXP_OP.OP/i_renorm_and_round/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/DSP\,
      BCOUT(14) => \n_9_EXP_OP.OP/i_renorm_and_round/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/DSP\,
      BCOUT(13) => \n_10_EXP_OP.OP/i_renorm_and_round/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/DSP\,
      BCOUT(12) => \n_11_EXP_OP.OP/i_renorm_and_round/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/DSP\,
      BCOUT(11) => \n_12_EXP_OP.OP/i_renorm_and_round/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/DSP\,
      BCOUT(10) => \n_13_EXP_OP.OP/i_renorm_and_round/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/DSP\,
      BCOUT(9) => \n_14_EXP_OP.OP/i_renorm_and_round/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/DSP\,
      BCOUT(8) => \n_15_EXP_OP.OP/i_renorm_and_round/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/DSP\,
      BCOUT(7) => \n_16_EXP_OP.OP/i_renorm_and_round/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/DSP\,
      BCOUT(6) => \n_17_EXP_OP.OP/i_renorm_and_round/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/DSP\,
      BCOUT(5) => \n_18_EXP_OP.OP/i_renorm_and_round/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/DSP\,
      BCOUT(4) => \n_19_EXP_OP.OP/i_renorm_and_round/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/DSP\,
      BCOUT(3) => \n_20_EXP_OP.OP/i_renorm_and_round/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/DSP\,
      BCOUT(2) => \n_21_EXP_OP.OP/i_renorm_and_round/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/DSP\,
      BCOUT(1) => \n_22_EXP_OP.OP/i_renorm_and_round/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/DSP\,
      BCOUT(0) => \n_23_EXP_OP.OP/i_renorm_and_round/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/DSP\,
      C(47) => \<const0>\,
      C(46) => \EXP_OP.OP/i_renorm_and_round/dsp_c\(46),
      C(45 downto 0) => \EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.adder_delay/i_pipe/first_q\(49 downto 4),
      CARRYCASCIN => \<const0>\,
      CARRYCASCOUT => \n_0_EXP_OP.OP/i_renorm_and_round/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/DSP\,
      CARRYIN => \<const0>\,
      CARRYINSEL(2) => \<const0>\,
      CARRYINSEL(1) => \<const0>\,
      CARRYINSEL(0) => \<const0>\,
      CARRYOUT(3) => \n_54_EXP_OP.OP/i_renorm_and_round/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/DSP\,
      CARRYOUT(2) => \n_55_EXP_OP.OP/i_renorm_and_round/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/DSP\,
      CARRYOUT(1) => \n_56_EXP_OP.OP/i_renorm_and_round/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/DSP\,
      CARRYOUT(0) => \n_57_EXP_OP.OP/i_renorm_and_round/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/DSP\,
      CEA1 => \<const0>\,
      CEA2 => \<const0>\,
      CEAD => \<const0>\,
      CEALUMODE => \<const0>\,
      CEB1 => \<const0>\,
      CEB2 => \<const0>\,
      CEC => \<const0>\,
      CECARRYIN => \<const0>\,
      CECTRL => \<const0>\,
      CED => \<const0>\,
      CEINMODE => \<const0>\,
      CEM => \<const0>\,
      CEP => \<const0>\,
      CLK => aclk,
      D(24) => \<const0>\,
      D(23) => \<const0>\,
      D(22) => \<const0>\,
      D(21) => \<const0>\,
      D(20) => \<const0>\,
      D(19) => \<const0>\,
      D(18) => \<const0>\,
      D(17) => \<const0>\,
      D(16) => \<const0>\,
      D(15) => \<const0>\,
      D(14) => \<const0>\,
      D(13) => \<const0>\,
      D(12) => \<const0>\,
      D(11) => \<const0>\,
      D(10) => \<const0>\,
      D(9) => \<const0>\,
      D(8) => \<const0>\,
      D(7) => \<const0>\,
      D(6) => \<const0>\,
      D(5) => \<const0>\,
      D(4) => \<const0>\,
      D(3) => \<const0>\,
      D(2) => \<const0>\,
      D(1) => \<const0>\,
      D(0) => \<const0>\,
      INMODE(4) => \<const0>\,
      INMODE(3) => \<const0>\,
      INMODE(2) => \<const0>\,
      INMODE(1) => \<const0>\,
      INMODE(0) => \<const0>\,
      MULTSIGNIN => \<const0>\,
      MULTSIGNOUT => \NLW_EXP_OP.OP/i_renorm_and_round/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/DSP_MULTSIGNOUT_UNCONNECTED\,
      OPMODE(6) => \<const0>\,
      OPMODE(5) => \<const1>\,
      OPMODE(4) => \<const1>\,
      OPMODE(3) => \EXP_OP.OP/Fr_less_than_one_at_res_exp\,
      OPMODE(2) => \EXP_OP.OP/Fr_less_than_one_at_res_exp\,
      OPMODE(1) => \<const1>\,
      OPMODE(0) => \<const1>\,
      OVERFLOW => \NLW_EXP_OP.OP/i_renorm_and_round/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/DSP_OVERFLOW_UNCONNECTED\,
      P(47) => \n_58_EXP_OP.OP/i_renorm_and_round/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/DSP\,
      P(46 downto 1) => \EXP_OP.OP/res_mant_at_recomb\(45 downto 0),
      P(0) => \n_105_EXP_OP.OP/i_renorm_and_round/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/DSP\,
      PATTERNBDETECT => \NLW_EXP_OP.OP/i_renorm_and_round/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/DSP_PATTERNBDETECT_UNCONNECTED\,
      PATTERNDETECT => \n_4_EXP_OP.OP/i_renorm_and_round/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/DSP\,
      PCIN(47) => \<const0>\,
      PCIN(46) => \<const0>\,
      PCIN(45) => \<const0>\,
      PCIN(44) => \<const0>\,
      PCIN(43) => \<const0>\,
      PCIN(42) => \<const0>\,
      PCIN(41) => \<const0>\,
      PCIN(40) => \<const0>\,
      PCIN(39) => \<const0>\,
      PCIN(38) => \<const0>\,
      PCIN(37) => \<const0>\,
      PCIN(36) => \<const0>\,
      PCIN(35) => \<const0>\,
      PCIN(34) => \<const0>\,
      PCIN(33) => \<const0>\,
      PCIN(32) => \<const0>\,
      PCIN(31) => \<const0>\,
      PCIN(30) => \<const0>\,
      PCIN(29) => \<const0>\,
      PCIN(28) => \<const0>\,
      PCIN(27) => \<const0>\,
      PCIN(26) => \<const0>\,
      PCIN(25) => \<const0>\,
      PCIN(24) => \<const0>\,
      PCIN(23) => \<const0>\,
      PCIN(22) => \<const0>\,
      PCIN(21) => \<const0>\,
      PCIN(20) => \<const0>\,
      PCIN(19) => \<const0>\,
      PCIN(18) => \<const0>\,
      PCIN(17) => \<const0>\,
      PCIN(16) => \<const0>\,
      PCIN(15) => \<const0>\,
      PCIN(14) => \<const0>\,
      PCIN(13) => \<const0>\,
      PCIN(12) => \<const0>\,
      PCIN(11) => \<const0>\,
      PCIN(10) => \<const0>\,
      PCIN(9) => \<const0>\,
      PCIN(8) => \<const0>\,
      PCIN(7) => \<const0>\,
      PCIN(6) => \<const0>\,
      PCIN(5) => \<const0>\,
      PCIN(4) => \<const0>\,
      PCIN(3) => \<const0>\,
      PCIN(2) => \<const0>\,
      PCIN(1) => \<const0>\,
      PCIN(0) => \<const0>\,
      PCOUT(47) => \n_106_EXP_OP.OP/i_renorm_and_round/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/DSP\,
      PCOUT(46) => \n_107_EXP_OP.OP/i_renorm_and_round/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/DSP\,
      PCOUT(45) => \n_108_EXP_OP.OP/i_renorm_and_round/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/DSP\,
      PCOUT(44) => \n_109_EXP_OP.OP/i_renorm_and_round/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/DSP\,
      PCOUT(43) => \n_110_EXP_OP.OP/i_renorm_and_round/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/DSP\,
      PCOUT(42) => \n_111_EXP_OP.OP/i_renorm_and_round/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/DSP\,
      PCOUT(41) => \n_112_EXP_OP.OP/i_renorm_and_round/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/DSP\,
      PCOUT(40) => \n_113_EXP_OP.OP/i_renorm_and_round/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/DSP\,
      PCOUT(39) => \n_114_EXP_OP.OP/i_renorm_and_round/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/DSP\,
      PCOUT(38) => \n_115_EXP_OP.OP/i_renorm_and_round/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/DSP\,
      PCOUT(37) => \n_116_EXP_OP.OP/i_renorm_and_round/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/DSP\,
      PCOUT(36) => \n_117_EXP_OP.OP/i_renorm_and_round/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/DSP\,
      PCOUT(35) => \n_118_EXP_OP.OP/i_renorm_and_round/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/DSP\,
      PCOUT(34) => \n_119_EXP_OP.OP/i_renorm_and_round/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/DSP\,
      PCOUT(33) => \n_120_EXP_OP.OP/i_renorm_and_round/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/DSP\,
      PCOUT(32) => \n_121_EXP_OP.OP/i_renorm_and_round/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/DSP\,
      PCOUT(31) => \n_122_EXP_OP.OP/i_renorm_and_round/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/DSP\,
      PCOUT(30) => \n_123_EXP_OP.OP/i_renorm_and_round/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/DSP\,
      PCOUT(29) => \n_124_EXP_OP.OP/i_renorm_and_round/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/DSP\,
      PCOUT(28) => \n_125_EXP_OP.OP/i_renorm_and_round/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/DSP\,
      PCOUT(27) => \n_126_EXP_OP.OP/i_renorm_and_round/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/DSP\,
      PCOUT(26) => \n_127_EXP_OP.OP/i_renorm_and_round/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/DSP\,
      PCOUT(25) => \n_128_EXP_OP.OP/i_renorm_and_round/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/DSP\,
      PCOUT(24) => \n_129_EXP_OP.OP/i_renorm_and_round/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/DSP\,
      PCOUT(23) => \n_130_EXP_OP.OP/i_renorm_and_round/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/DSP\,
      PCOUT(22) => \n_131_EXP_OP.OP/i_renorm_and_round/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/DSP\,
      PCOUT(21) => \n_132_EXP_OP.OP/i_renorm_and_round/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/DSP\,
      PCOUT(20) => \n_133_EXP_OP.OP/i_renorm_and_round/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/DSP\,
      PCOUT(19) => \n_134_EXP_OP.OP/i_renorm_and_round/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/DSP\,
      PCOUT(18) => \n_135_EXP_OP.OP/i_renorm_and_round/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/DSP\,
      PCOUT(17) => \n_136_EXP_OP.OP/i_renorm_and_round/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/DSP\,
      PCOUT(16) => \n_137_EXP_OP.OP/i_renorm_and_round/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/DSP\,
      PCOUT(15) => \n_138_EXP_OP.OP/i_renorm_and_round/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/DSP\,
      PCOUT(14) => \n_139_EXP_OP.OP/i_renorm_and_round/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/DSP\,
      PCOUT(13) => \n_140_EXP_OP.OP/i_renorm_and_round/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/DSP\,
      PCOUT(12) => \n_141_EXP_OP.OP/i_renorm_and_round/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/DSP\,
      PCOUT(11) => \n_142_EXP_OP.OP/i_renorm_and_round/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/DSP\,
      PCOUT(10) => \n_143_EXP_OP.OP/i_renorm_and_round/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/DSP\,
      PCOUT(9) => \n_144_EXP_OP.OP/i_renorm_and_round/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/DSP\,
      PCOUT(8) => \n_145_EXP_OP.OP/i_renorm_and_round/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/DSP\,
      PCOUT(7) => \n_146_EXP_OP.OP/i_renorm_and_round/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/DSP\,
      PCOUT(6) => \n_147_EXP_OP.OP/i_renorm_and_round/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/DSP\,
      PCOUT(5) => \n_148_EXP_OP.OP/i_renorm_and_round/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/DSP\,
      PCOUT(4) => \n_149_EXP_OP.OP/i_renorm_and_round/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/DSP\,
      PCOUT(3) => \n_150_EXP_OP.OP/i_renorm_and_round/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/DSP\,
      PCOUT(2) => \n_151_EXP_OP.OP/i_renorm_and_round/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/DSP\,
      PCOUT(1) => \n_152_EXP_OP.OP/i_renorm_and_round/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/DSP\,
      PCOUT(0) => \n_153_EXP_OP.OP/i_renorm_and_round/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/DSP\,
      RSTA => \<const0>\,
      RSTALLCARRYIN => \<const0>\,
      RSTALUMODE => \<const0>\,
      RSTB => \<const0>\,
      RSTC => \<const0>\,
      RSTCTRL => \<const0>\,
      RSTD => \<const0>\,
      RSTINMODE => \<const0>\,
      RSTM => \<const0>\,
      RSTP => \<const0>\,
      UNDERFLOW => \NLW_EXP_OP.OP/i_renorm_and_round/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/DSP_UNDERFLOW_UNCONNECTED\
    );
\EXP_OP.OP/i_renorm_and_round/DSP48_E1.DSP_LOGIC_ADDERS.RND_0/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4\: unisim.vcomponents.CARRY4
    port map (
      CI => lopt_26,
      CO(3) => \n_0_EXP_OP.OP/i_renorm_and_round/DSP48_E1.DSP_LOGIC_ADDERS.RND_0/CHAIN_GEN[3].C_MUX.CARRY_MUX\,
      CO(2) => \n_0_EXP_OP.OP/i_renorm_and_round/DSP48_E1.DSP_LOGIC_ADDERS.RND_0/CHAIN_GEN[2].C_MUX.CARRY_MUX\,
      CO(1) => \n_0_EXP_OP.OP/i_renorm_and_round/DSP48_E1.DSP_LOGIC_ADDERS.RND_0/CHAIN_GEN[1].C_MUX.CARRY_MUX\,
      CO(0) => \n_0_EXP_OP.OP/i_renorm_and_round/DSP48_E1.DSP_LOGIC_ADDERS.RND_0/CHAIN_GEN[0].C_MUX.CARRY_MUX\,
      CYINIT => \<const0>\,
      DI(3) => \<const0>\,
      DI(2) => \<const0>\,
      DI(1) => \<const0>\,
      DI(0) => \<const0>\,
      O(3 downto 0) => \EXP_OP.OP/i_renorm_and_round/sum_0_op\(3 downto 0),
      S(3 downto 0) => \EXP_OP.OP/i_renorm_and_round/xor_rnd2\(3 downto 0)
    );
\EXP_OP.OP/i_renorm_and_round/DSP48_E1.DSP_LOGIC_ADDERS.RND_0/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4_GND\: unisim.vcomponents.GND
    port map (
      G => lopt_26
    );
\EXP_OP.OP/i_renorm_and_round/DSP48_E1.DSP_LOGIC_ADDERS.RND_0/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4\: unisim.vcomponents.CARRY4
    port map (
      CI => \n_0_EXP_OP.OP/i_renorm_and_round/DSP48_E1.DSP_LOGIC_ADDERS.RND_0/CHAIN_GEN[3].C_MUX.CARRY_MUX\,
      CO(3 downto 1) => \NLW_EXP_OP.OP/i_renorm_and_round/DSP48_E1.DSP_LOGIC_ADDERS.RND_0/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \n_0_EXP_OP.OP/i_renorm_and_round/DSP48_E1.DSP_LOGIC_ADDERS.RND_0/CHAIN_GEN[4].C_MUX.CARRY_MUX\,
      CYINIT => lopt_27,
      DI(3) => \NLW_EXP_OP.OP/i_renorm_and_round/DSP48_E1.DSP_LOGIC_ADDERS.RND_0/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4_DI_UNCONNECTED\(3),
      DI(2) => \<const0>\,
      DI(1) => \<const0>\,
      DI(0) => \<const0>\,
      O(3) => \EXP_OP.OP/i_renorm_and_round/sum_0_op\(7),
      O(2) => \NLW_EXP_OP.OP/i_renorm_and_round/DSP48_E1.DSP_LOGIC_ADDERS.RND_0/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4_O_UNCONNECTED\(2),
      O(1 downto 0) => \EXP_OP.OP/i_renorm_and_round/sum_0_op\(5 downto 4),
      S(3) => \<const1>\,
      S(2 downto 0) => \EXP_OP.OP/i_renorm_and_round/xor_rnd2\(6 downto 4)
    );
\EXP_OP.OP/i_renorm_and_round/DSP48_E1.DSP_LOGIC_ADDERS.RND_0/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4_GND\: unisim.vcomponents.GND
    port map (
      G => lopt_27
    );
\EXP_OP.OP/i_renorm_and_round/DSP48_E1.DSP_LOGIC_ADDERS.RND_1/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4\: unisim.vcomponents.CARRY4
    port map (
      CI => lopt_28,
      CO(3) => \n_0_EXP_OP.OP/i_renorm_and_round/DSP48_E1.DSP_LOGIC_ADDERS.RND_1/CHAIN_GEN[3].C_MUX.CARRY_MUX\,
      CO(2) => \n_0_EXP_OP.OP/i_renorm_and_round/DSP48_E1.DSP_LOGIC_ADDERS.RND_1/CHAIN_GEN[2].C_MUX.CARRY_MUX\,
      CO(1) => \n_0_EXP_OP.OP/i_renorm_and_round/DSP48_E1.DSP_LOGIC_ADDERS.RND_1/CHAIN_GEN[1].C_MUX.CARRY_MUX\,
      CO(0) => \n_0_EXP_OP.OP/i_renorm_and_round/DSP48_E1.DSP_LOGIC_ADDERS.RND_1/CHAIN_GEN[0].C_MUX.CARRY_MUX\,
      CYINIT => \<const1>\,
      DI(3) => \<const0>\,
      DI(2) => \<const0>\,
      DI(1) => \<const0>\,
      DI(0) => \<const0>\,
      O(3 downto 0) => \EXP_OP.OP/i_renorm_and_round/sum_1_op\(3 downto 0),
      S(3 downto 0) => \EXP_OP.OP/i_renorm_and_round/xor_rnd2\(3 downto 0)
    );
\EXP_OP.OP/i_renorm_and_round/DSP48_E1.DSP_LOGIC_ADDERS.RND_1/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4_GND\: unisim.vcomponents.GND
    port map (
      G => lopt_28
    );
\EXP_OP.OP/i_renorm_and_round/DSP48_E1.DSP_LOGIC_ADDERS.RND_1/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4\: unisim.vcomponents.CARRY4
    port map (
      CI => \n_0_EXP_OP.OP/i_renorm_and_round/DSP48_E1.DSP_LOGIC_ADDERS.RND_1/CHAIN_GEN[3].C_MUX.CARRY_MUX\,
      CO(3 downto 1) => \NLW_EXP_OP.OP/i_renorm_and_round/DSP48_E1.DSP_LOGIC_ADDERS.RND_1/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \n_0_EXP_OP.OP/i_renorm_and_round/DSP48_E1.DSP_LOGIC_ADDERS.RND_1/CHAIN_GEN[4].C_MUX.CARRY_MUX\,
      CYINIT => lopt_29,
      DI(3) => \NLW_EXP_OP.OP/i_renorm_and_round/DSP48_E1.DSP_LOGIC_ADDERS.RND_1/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4_DI_UNCONNECTED\(3),
      DI(2) => \<const0>\,
      DI(1) => \<const0>\,
      DI(0) => \<const0>\,
      O(3) => \EXP_OP.OP/i_renorm_and_round/sum_1_op\(7),
      O(2) => \NLW_EXP_OP.OP/i_renorm_and_round/DSP48_E1.DSP_LOGIC_ADDERS.RND_1/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4_O_UNCONNECTED\(2),
      O(1 downto 0) => \EXP_OP.OP/i_renorm_and_round/sum_1_op\(5 downto 4),
      S(3) => \<const1>\,
      S(2 downto 0) => \EXP_OP.OP/i_renorm_and_round/xor_rnd2\(6 downto 4)
    );
\EXP_OP.OP/i_renorm_and_round/DSP48_E1.DSP_LOGIC_ADDERS.RND_1/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4_GND\: unisim.vcomponents.GND
    port map (
      G => lopt_29
    );
\EXP_OP.OP/i_renorm_and_round/RND_BIT_GEN/NORM_1_OR_0.STRUCT_REQ.GENERAL.RND1/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4\: unisim.vcomponents.CARRY4
    port map (
      CI => lopt_25,
      CO(3) => \NLW_EXP_OP.OP/i_renorm_and_round/RND_BIT_GEN/NORM_1_OR_0.STRUCT_REQ.GENERAL.RND1/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4_CO_UNCONNECTED\(3),
      CO(2) => \EXP_OP.OP/i_renorm_and_round/round_rnd1\,
      CO(1 downto 0) => \NLW_EXP_OP.OP/i_renorm_and_round/RND_BIT_GEN/NORM_1_OR_0.STRUCT_REQ.GENERAL.RND1/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4_CO_UNCONNECTED\(1 downto 0),
      CYINIT => \<const1>\,
      DI(3) => \NLW_EXP_OP.OP/i_renorm_and_round/RND_BIT_GEN/NORM_1_OR_0.STRUCT_REQ.GENERAL.RND1/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4_DI_UNCONNECTED\(3),
      DI(2) => \<const1>\,
      DI(1) => \<const0>\,
      DI(0) => \<const0>\,
      O(3 downto 0) => \NLW_EXP_OP.OP/i_renorm_and_round/RND_BIT_GEN/NORM_1_OR_0.STRUCT_REQ.GENERAL.RND1/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4_O_UNCONNECTED\(3 downto 0),
      S(3) => \NLW_EXP_OP.OP/i_renorm_and_round/RND_BIT_GEN/NORM_1_OR_0.STRUCT_REQ.GENERAL.RND1/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4_S_UNCONNECTED\(3),
      S(2) => \n_0_CHAIN_GEN[2].C_MUX.CARRY_MUX_i_1__3\,
      S(1) => \<const0>\,
      S(0) => \n_0_CHAIN_GEN[0].C_MUX.CARRY_MUX_i_1__5\
    );
\EXP_OP.OP/i_renorm_and_round/RND_BIT_GEN/NORM_1_OR_0.STRUCT_REQ.GENERAL.RND1/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4_GND\: unisim.vcomponents.GND
    port map (
      G => lopt_25
    );
\EXP_OP.OP/i_res_exp/fabric.use_unisims.gen_addsub[0].gen_lut\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CC3C"
    )
    port map (
      I0 => \n_0_fabric.use_unisims.gen_addsub[0].prop_lut_i_1\,
      I1 => \EXP_OP.OP/Xi_at_op\(103),
      I2 => \EXP_OP.OP/i_res_exp/cin_prop\,
      I3 => \<const0>\,
      O => \EXP_OP.OP/i_res_exp/gen\
    );
\EXP_OP.OP/i_res_exp/fabric.use_unisims.gen_addsub[0].i0.cymux0_CARRY4\: unisim.vcomponents.CARRY4
    port map (
      CI => lopt_30,
      CO(3) => \n_0_EXP_OP.OP/i_res_exp/fabric.use_unisims.gen_addsub[2].cymux\,
      CO(2) => \n_0_EXP_OP.OP/i_res_exp/fabric.use_unisims.gen_addsub[1].cymux\,
      CO(1) => \n_0_EXP_OP.OP/i_res_exp/fabric.use_unisims.gen_addsub[0].cymux\,
      CO(0) => \EXP_OP.OP/i_res_exp/cin\,
      CYINIT => \<const1>\,
      DI(3) => \n_0_EXP_OP.OP/i_res_exp/fabric.use_unisims.gen_addsub[2].gen_lut\,
      DI(2) => \n_0_EXP_OP.OP/i_res_exp/fabric.use_unisims.gen_addsub[1].gen_lut\,
      DI(1) => \EXP_OP.OP/i_res_exp/gen\,
      DI(0) => \<const0>\,
      O(3) => \n_0_EXP_OP.OP/i_res_exp/fabric.use_unisims.gen_addsub[2].cyxor\,
      O(2) => \n_0_EXP_OP.OP/i_res_exp/fabric.use_unisims.gen_addsub[1].cyxor\,
      O(1) => \n_0_EXP_OP.OP/i_res_exp/fabric.use_unisims.gen_addsub[0].cyxor\,
      O(0) => \NLW_EXP_OP.OP/i_res_exp/fabric.use_unisims.gen_addsub[0].i0.cymux0_CARRY4_O_UNCONNECTED\(0),
      S(3) => \n_0_EXP_OP.OP/i_res_exp/fabric.use_unisims.gen_addsub[2].prop_lut\,
      S(2) => \n_0_EXP_OP.OP/i_res_exp/fabric.use_unisims.gen_addsub[1].prop_lut\,
      S(1) => \EXP_OP.OP/i_res_exp/O\,
      S(0) => \EXP_OP.OP/i_res_exp/cin_prop\
    );
\EXP_OP.OP/i_res_exp/fabric.use_unisims.gen_addsub[0].i0.cymux0_CARRY4_GND\: unisim.vcomponents.GND
    port map (
      G => lopt_30
    );
\EXP_OP.OP/i_res_exp/fabric.use_unisims.gen_addsub[0].prop_lut\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CC96"
    )
    port map (
      I0 => \n_0_fabric.use_unisims.gen_addsub[0].prop_lut_i_1\,
      I1 => \EXP_OP.OP/Xi_at_op\(103),
      I2 => \EXP_OP.OP/i_res_exp/cin_prop\,
      I3 => \<const0>\,
      O => \EXP_OP.OP/i_res_exp/O\
    );
\EXP_OP.OP/i_res_exp/fabric.use_unisims.gen_addsub[10].prop_lut\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CC96"
    )
    port map (
      I0 => \n_0_fabric.use_unisims.gen_addsub[10].prop_lut_i_1\,
      I1 => \EXP_OP.OP/Xi_at_op\(113),
      I2 => \EXP_OP.OP/i_res_exp/cin_prop\,
      I3 => \<const0>\,
      O => \n_0_EXP_OP.OP/i_res_exp/fabric.use_unisims.gen_addsub[10].prop_lut\
    );
\EXP_OP.OP/i_res_exp/fabric.use_unisims.gen_addsub[1].gen_lut\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CC3C"
    )
    port map (
      I0 => \n_0_fabric.use_unisims.gen_addsub[1].prop_lut_i_1\,
      I1 => \EXP_OP.OP/Xi_at_op\(104),
      I2 => \EXP_OP.OP/i_res_exp/cin_prop\,
      I3 => \<const0>\,
      O => \n_0_EXP_OP.OP/i_res_exp/fabric.use_unisims.gen_addsub[1].gen_lut\
    );
\EXP_OP.OP/i_res_exp/fabric.use_unisims.gen_addsub[1].prop_lut\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CC96"
    )
    port map (
      I0 => \n_0_fabric.use_unisims.gen_addsub[1].prop_lut_i_1\,
      I1 => \EXP_OP.OP/Xi_at_op\(104),
      I2 => \EXP_OP.OP/i_res_exp/cin_prop\,
      I3 => \<const0>\,
      O => \n_0_EXP_OP.OP/i_res_exp/fabric.use_unisims.gen_addsub[1].prop_lut\
    );
\EXP_OP.OP/i_res_exp/fabric.use_unisims.gen_addsub[2].gen_lut\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CC3C"
    )
    port map (
      I0 => \n_0_fabric.use_unisims.gen_addsub[2].prop_lut_i_1\,
      I1 => \EXP_OP.OP/Xi_at_op\(105),
      I2 => \EXP_OP.OP/i_res_exp/cin_prop\,
      I3 => \<const0>\,
      O => \n_0_EXP_OP.OP/i_res_exp/fabric.use_unisims.gen_addsub[2].gen_lut\
    );
\EXP_OP.OP/i_res_exp/fabric.use_unisims.gen_addsub[2].prop_lut\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CC96"
    )
    port map (
      I0 => \n_0_fabric.use_unisims.gen_addsub[2].prop_lut_i_1\,
      I1 => \EXP_OP.OP/Xi_at_op\(105),
      I2 => \EXP_OP.OP/i_res_exp/cin_prop\,
      I3 => \<const0>\,
      O => \n_0_EXP_OP.OP/i_res_exp/fabric.use_unisims.gen_addsub[2].prop_lut\
    );
\EXP_OP.OP/i_res_exp/fabric.use_unisims.gen_addsub[3].cymux_CARRY4\: unisim.vcomponents.CARRY4
    port map (
      CI => \n_0_EXP_OP.OP/i_res_exp/fabric.use_unisims.gen_addsub[2].cymux\,
      CO(3) => \n_0_EXP_OP.OP/i_res_exp/fabric.use_unisims.gen_addsub[6].cymux\,
      CO(2) => \n_0_EXP_OP.OP/i_res_exp/fabric.use_unisims.gen_addsub[5].cymux\,
      CO(1) => \n_0_EXP_OP.OP/i_res_exp/fabric.use_unisims.gen_addsub[4].cymux\,
      CO(0) => \n_0_EXP_OP.OP/i_res_exp/fabric.use_unisims.gen_addsub[3].cymux\,
      CYINIT => lopt_31,
      DI(3) => \n_0_EXP_OP.OP/i_res_exp/fabric.use_unisims.gen_addsub[6].gen_lut\,
      DI(2) => \n_0_EXP_OP.OP/i_res_exp/fabric.use_unisims.gen_addsub[5].gen_lut\,
      DI(1) => \n_0_EXP_OP.OP/i_res_exp/fabric.use_unisims.gen_addsub[4].gen_lut\,
      DI(0) => \n_0_EXP_OP.OP/i_res_exp/fabric.use_unisims.gen_addsub[3].gen_lut\,
      O(3) => \n_0_EXP_OP.OP/i_res_exp/fabric.use_unisims.gen_addsub[6].cyxor\,
      O(2) => \n_0_EXP_OP.OP/i_res_exp/fabric.use_unisims.gen_addsub[5].cyxor\,
      O(1) => \n_0_EXP_OP.OP/i_res_exp/fabric.use_unisims.gen_addsub[4].cyxor\,
      O(0) => \n_0_EXP_OP.OP/i_res_exp/fabric.use_unisims.gen_addsub[3].cyxor\,
      S(3) => \n_0_EXP_OP.OP/i_res_exp/fabric.use_unisims.gen_addsub[6].prop_lut\,
      S(2) => \n_0_EXP_OP.OP/i_res_exp/fabric.use_unisims.gen_addsub[5].prop_lut\,
      S(1) => \n_0_EXP_OP.OP/i_res_exp/fabric.use_unisims.gen_addsub[4].prop_lut\,
      S(0) => \n_0_EXP_OP.OP/i_res_exp/fabric.use_unisims.gen_addsub[3].prop_lut\
    );
\EXP_OP.OP/i_res_exp/fabric.use_unisims.gen_addsub[3].cymux_CARRY4_GND\: unisim.vcomponents.GND
    port map (
      G => lopt_31
    );
\EXP_OP.OP/i_res_exp/fabric.use_unisims.gen_addsub[3].gen_lut\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CC3C"
    )
    port map (
      I0 => \n_0_fabric.use_unisims.gen_addsub[3].prop_lut_i_1\,
      I1 => \EXP_OP.OP/Xi_at_op\(106),
      I2 => \EXP_OP.OP/i_res_exp/cin_prop\,
      I3 => \<const0>\,
      O => \n_0_EXP_OP.OP/i_res_exp/fabric.use_unisims.gen_addsub[3].gen_lut\
    );
\EXP_OP.OP/i_res_exp/fabric.use_unisims.gen_addsub[3].prop_lut\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CC96"
    )
    port map (
      I0 => \n_0_fabric.use_unisims.gen_addsub[3].prop_lut_i_1\,
      I1 => \EXP_OP.OP/Xi_at_op\(106),
      I2 => \EXP_OP.OP/i_res_exp/cin_prop\,
      I3 => \<const0>\,
      O => \n_0_EXP_OP.OP/i_res_exp/fabric.use_unisims.gen_addsub[3].prop_lut\
    );
\EXP_OP.OP/i_res_exp/fabric.use_unisims.gen_addsub[4].gen_lut\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CC3C"
    )
    port map (
      I0 => \n_0_fabric.use_unisims.gen_addsub[4].prop_lut_i_1\,
      I1 => \EXP_OP.OP/Xi_at_op\(107),
      I2 => \EXP_OP.OP/i_res_exp/cin_prop\,
      I3 => \<const0>\,
      O => \n_0_EXP_OP.OP/i_res_exp/fabric.use_unisims.gen_addsub[4].gen_lut\
    );
\EXP_OP.OP/i_res_exp/fabric.use_unisims.gen_addsub[4].prop_lut\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CC96"
    )
    port map (
      I0 => \n_0_fabric.use_unisims.gen_addsub[4].prop_lut_i_1\,
      I1 => \EXP_OP.OP/Xi_at_op\(107),
      I2 => \EXP_OP.OP/i_res_exp/cin_prop\,
      I3 => \<const0>\,
      O => \n_0_EXP_OP.OP/i_res_exp/fabric.use_unisims.gen_addsub[4].prop_lut\
    );
\EXP_OP.OP/i_res_exp/fabric.use_unisims.gen_addsub[5].gen_lut\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CC3C"
    )
    port map (
      I0 => \n_0_fabric.use_unisims.gen_addsub[5].prop_lut_i_1\,
      I1 => \EXP_OP.OP/Xi_at_op\(108),
      I2 => \EXP_OP.OP/i_res_exp/cin_prop\,
      I3 => \<const0>\,
      O => \n_0_EXP_OP.OP/i_res_exp/fabric.use_unisims.gen_addsub[5].gen_lut\
    );
\EXP_OP.OP/i_res_exp/fabric.use_unisims.gen_addsub[5].prop_lut\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CC96"
    )
    port map (
      I0 => \n_0_fabric.use_unisims.gen_addsub[5].prop_lut_i_1\,
      I1 => \EXP_OP.OP/Xi_at_op\(108),
      I2 => \EXP_OP.OP/i_res_exp/cin_prop\,
      I3 => \<const0>\,
      O => \n_0_EXP_OP.OP/i_res_exp/fabric.use_unisims.gen_addsub[5].prop_lut\
    );
\EXP_OP.OP/i_res_exp/fabric.use_unisims.gen_addsub[6].gen_lut\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CC3C"
    )
    port map (
      I0 => \n_0_fabric.use_unisims.gen_addsub[6].prop_lut_i_1\,
      I1 => \EXP_OP.OP/Xi_at_op\(109),
      I2 => \EXP_OP.OP/i_res_exp/cin_prop\,
      I3 => \<const0>\,
      O => \n_0_EXP_OP.OP/i_res_exp/fabric.use_unisims.gen_addsub[6].gen_lut\
    );
\EXP_OP.OP/i_res_exp/fabric.use_unisims.gen_addsub[6].prop_lut\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CC96"
    )
    port map (
      I0 => \n_0_fabric.use_unisims.gen_addsub[6].prop_lut_i_1\,
      I1 => \EXP_OP.OP/Xi_at_op\(109),
      I2 => \EXP_OP.OP/i_res_exp/cin_prop\,
      I3 => \<const0>\,
      O => \n_0_EXP_OP.OP/i_res_exp/fabric.use_unisims.gen_addsub[6].prop_lut\
    );
\EXP_OP.OP/i_res_exp/fabric.use_unisims.gen_addsub[7].cymux_CARRY4\: unisim.vcomponents.CARRY4
    port map (
      CI => \n_0_EXP_OP.OP/i_res_exp/fabric.use_unisims.gen_addsub[6].cymux\,
      CO(3 downto 2) => \NLW_EXP_OP.OP/i_res_exp/fabric.use_unisims.gen_addsub[7].cymux_CARRY4_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \n_0_EXP_OP.OP/i_res_exp/fabric.use_unisims.gen_addsub[8].cymux\,
      CO(0) => \n_0_EXP_OP.OP/i_res_exp/fabric.use_unisims.gen_addsub[7].cymux\,
      CYINIT => lopt_32,
      DI(3) => \NLW_EXP_OP.OP/i_res_exp/fabric.use_unisims.gen_addsub[7].cymux_CARRY4_DI_UNCONNECTED\(3),
      DI(2) => \n_0_EXP_OP.OP/i_res_exp/fabric.use_unisims.gen_addsub[9].gen_lut\,
      DI(1) => \n_0_EXP_OP.OP/i_res_exp/fabric.use_unisims.gen_addsub[8].gen_lut\,
      DI(0) => \n_0_EXP_OP.OP/i_res_exp/fabric.use_unisims.gen_addsub[7].gen_lut\,
      O(3) => \n_0_EXP_OP.OP/i_res_exp/fabric.use_unisims.gen_addsub[10].cyxor\,
      O(2) => \n_0_EXP_OP.OP/i_res_exp/fabric.use_unisims.gen_addsub[9].cyxor\,
      O(1) => \n_0_EXP_OP.OP/i_res_exp/fabric.use_unisims.gen_addsub[8].cyxor\,
      O(0) => \n_0_EXP_OP.OP/i_res_exp/fabric.use_unisims.gen_addsub[7].cyxor\,
      S(3) => \n_0_EXP_OP.OP/i_res_exp/fabric.use_unisims.gen_addsub[10].prop_lut\,
      S(2) => \n_0_EXP_OP.OP/i_res_exp/fabric.use_unisims.gen_addsub[9].prop_lut\,
      S(1) => \n_0_EXP_OP.OP/i_res_exp/fabric.use_unisims.gen_addsub[8].prop_lut\,
      S(0) => \n_0_EXP_OP.OP/i_res_exp/fabric.use_unisims.gen_addsub[7].prop_lut\
    );
\EXP_OP.OP/i_res_exp/fabric.use_unisims.gen_addsub[7].cymux_CARRY4_GND\: unisim.vcomponents.GND
    port map (
      G => lopt_32
    );
\EXP_OP.OP/i_res_exp/fabric.use_unisims.gen_addsub[7].gen_lut\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CC3C"
    )
    port map (
      I0 => \n_0_fabric.use_unisims.gen_addsub[7].prop_lut_i_1\,
      I1 => \EXP_OP.OP/Xi_at_op\(110),
      I2 => \EXP_OP.OP/i_res_exp/cin_prop\,
      I3 => \<const0>\,
      O => \n_0_EXP_OP.OP/i_res_exp/fabric.use_unisims.gen_addsub[7].gen_lut\
    );
\EXP_OP.OP/i_res_exp/fabric.use_unisims.gen_addsub[7].prop_lut\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CC96"
    )
    port map (
      I0 => \n_0_fabric.use_unisims.gen_addsub[7].prop_lut_i_1\,
      I1 => \EXP_OP.OP/Xi_at_op\(110),
      I2 => \EXP_OP.OP/i_res_exp/cin_prop\,
      I3 => \<const0>\,
      O => \n_0_EXP_OP.OP/i_res_exp/fabric.use_unisims.gen_addsub[7].prop_lut\
    );
\EXP_OP.OP/i_res_exp/fabric.use_unisims.gen_addsub[8].gen_lut\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CC3C"
    )
    port map (
      I0 => \n_0_fabric.use_unisims.gen_addsub[8].prop_lut_i_1\,
      I1 => \EXP_OP.OP/Xi_at_op\(111),
      I2 => \EXP_OP.OP/i_res_exp/cin_prop\,
      I3 => \<const0>\,
      O => \n_0_EXP_OP.OP/i_res_exp/fabric.use_unisims.gen_addsub[8].gen_lut\
    );
\EXP_OP.OP/i_res_exp/fabric.use_unisims.gen_addsub[8].prop_lut\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CC96"
    )
    port map (
      I0 => \n_0_fabric.use_unisims.gen_addsub[8].prop_lut_i_1\,
      I1 => \EXP_OP.OP/Xi_at_op\(111),
      I2 => \EXP_OP.OP/i_res_exp/cin_prop\,
      I3 => \<const0>\,
      O => \n_0_EXP_OP.OP/i_res_exp/fabric.use_unisims.gen_addsub[8].prop_lut\
    );
\EXP_OP.OP/i_res_exp/fabric.use_unisims.gen_addsub[9].gen_lut\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CC3C"
    )
    port map (
      I0 => \n_0_fabric.use_unisims.gen_addsub[9].prop_lut_i_1\,
      I1 => \EXP_OP.OP/Xi_at_op\(112),
      I2 => \EXP_OP.OP/i_res_exp/cin_prop\,
      I3 => \<const0>\,
      O => \n_0_EXP_OP.OP/i_res_exp/fabric.use_unisims.gen_addsub[9].gen_lut\
    );
\EXP_OP.OP/i_res_exp/fabric.use_unisims.gen_addsub[9].prop_lut\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CC96"
    )
    port map (
      I0 => \n_0_fabric.use_unisims.gen_addsub[9].prop_lut_i_1\,
      I1 => \EXP_OP.OP/Xi_at_op\(112),
      I2 => \EXP_OP.OP/i_res_exp/cin_prop\,
      I3 => \<const0>\,
      O => \n_0_EXP_OP.OP/i_res_exp/fabric.use_unisims.gen_addsub[9].prop_lut\
    );
\EXP_OP.OP/i_shift_to_fixed/ALIGN_SHIFT/MUX_LOOP[3].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => \n_0_opt_has_pipe.first_q[0]_i_1__1\,
      Q => \EXP_OP.OP/i_shift_to_fixed/ALIGN_SHIFT/MUX_LOOP[3].DEL_SHIFT/i_pipe/first_q\(0),
      R => \<const0>\
    );
\EXP_OP.OP/i_shift_to_fixed/ALIGN_SHIFT/MUX_LOOP[3].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => \n_0_opt_has_pipe.first_q[10]_i_1\,
      Q => \EXP_OP.OP/i_shift_to_fixed/ALIGN_SHIFT/MUX_LOOP[3].DEL_SHIFT/i_pipe/first_q\(10),
      R => \<const0>\
    );
\EXP_OP.OP/i_shift_to_fixed/ALIGN_SHIFT/MUX_LOOP[3].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => \n_0_opt_has_pipe.first_q[11]_i_1\,
      Q => \EXP_OP.OP/i_shift_to_fixed/ALIGN_SHIFT/MUX_LOOP[3].DEL_SHIFT/i_pipe/first_q\(11),
      R => \<const0>\
    );
\EXP_OP.OP/i_shift_to_fixed/ALIGN_SHIFT/MUX_LOOP[3].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => \n_0_opt_has_pipe.first_q[12]_i_1\,
      Q => \EXP_OP.OP/i_shift_to_fixed/ALIGN_SHIFT/MUX_LOOP[3].DEL_SHIFT/i_pipe/first_q\(12),
      R => \<const0>\
    );
\EXP_OP.OP/i_shift_to_fixed/ALIGN_SHIFT/MUX_LOOP[3].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => \n_0_opt_has_pipe.first_q[13]_i_1\,
      Q => \EXP_OP.OP/i_shift_to_fixed/ALIGN_SHIFT/MUX_LOOP[3].DEL_SHIFT/i_pipe/first_q\(13),
      R => \<const0>\
    );
\EXP_OP.OP/i_shift_to_fixed/ALIGN_SHIFT/MUX_LOOP[3].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => \n_0_opt_has_pipe.first_q[14]_i_1\,
      Q => \EXP_OP.OP/i_shift_to_fixed/ALIGN_SHIFT/MUX_LOOP[3].DEL_SHIFT/i_pipe/first_q\(14),
      R => \<const0>\
    );
\EXP_OP.OP/i_shift_to_fixed/ALIGN_SHIFT/MUX_LOOP[3].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => \n_0_opt_has_pipe.first_q[15]_i_1\,
      Q => \EXP_OP.OP/i_shift_to_fixed/ALIGN_SHIFT/MUX_LOOP[3].DEL_SHIFT/i_pipe/first_q\(15),
      R => \<const0>\
    );
\EXP_OP.OP/i_shift_to_fixed/ALIGN_SHIFT/MUX_LOOP[3].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => \n_0_opt_has_pipe.first_q[16]_i_1\,
      Q => \EXP_OP.OP/i_shift_to_fixed/ALIGN_SHIFT/MUX_LOOP[3].DEL_SHIFT/i_pipe/first_q\(16),
      R => \<const0>\
    );
\EXP_OP.OP/i_shift_to_fixed/ALIGN_SHIFT/MUX_LOOP[3].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => \n_0_opt_has_pipe.first_q[17]_i_1\,
      Q => \EXP_OP.OP/i_shift_to_fixed/ALIGN_SHIFT/MUX_LOOP[3].DEL_SHIFT/i_pipe/first_q\(17),
      R => \<const0>\
    );
\EXP_OP.OP/i_shift_to_fixed/ALIGN_SHIFT/MUX_LOOP[3].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => \n_0_opt_has_pipe.first_q[18]_i_1\,
      Q => \EXP_OP.OP/i_shift_to_fixed/ALIGN_SHIFT/MUX_LOOP[3].DEL_SHIFT/i_pipe/first_q\(18),
      R => \<const0>\
    );
\EXP_OP.OP/i_shift_to_fixed/ALIGN_SHIFT/MUX_LOOP[3].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => \n_0_opt_has_pipe.first_q[19]_i_1\,
      Q => \EXP_OP.OP/i_shift_to_fixed/ALIGN_SHIFT/MUX_LOOP[3].DEL_SHIFT/i_pipe/first_q\(19),
      R => \<const0>\
    );
\EXP_OP.OP/i_shift_to_fixed/ALIGN_SHIFT/MUX_LOOP[3].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => \n_0_opt_has_pipe.first_q[1]_i_1__0\,
      Q => \EXP_OP.OP/i_shift_to_fixed/ALIGN_SHIFT/MUX_LOOP[3].DEL_SHIFT/i_pipe/first_q\(1),
      R => \<const0>\
    );
\EXP_OP.OP/i_shift_to_fixed/ALIGN_SHIFT/MUX_LOOP[3].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => \n_0_opt_has_pipe.first_q[20]_i_1\,
      Q => \EXP_OP.OP/i_shift_to_fixed/ALIGN_SHIFT/MUX_LOOP[3].DEL_SHIFT/i_pipe/first_q\(20),
      R => \<const0>\
    );
\EXP_OP.OP/i_shift_to_fixed/ALIGN_SHIFT/MUX_LOOP[3].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => \n_0_opt_has_pipe.first_q[21]_i_1\,
      Q => \EXP_OP.OP/i_shift_to_fixed/ALIGN_SHIFT/MUX_LOOP[3].DEL_SHIFT/i_pipe/first_q\(21),
      R => \<const0>\
    );
\EXP_OP.OP/i_shift_to_fixed/ALIGN_SHIFT/MUX_LOOP[3].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => \n_0_opt_has_pipe.first_q[22]_i_1\,
      Q => \EXP_OP.OP/i_shift_to_fixed/ALIGN_SHIFT/MUX_LOOP[3].DEL_SHIFT/i_pipe/first_q\(22),
      R => \<const0>\
    );
\EXP_OP.OP/i_shift_to_fixed/ALIGN_SHIFT/MUX_LOOP[3].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => \n_0_opt_has_pipe.first_q[23]_i_1\,
      Q => \EXP_OP.OP/i_shift_to_fixed/ALIGN_SHIFT/MUX_LOOP[3].DEL_SHIFT/i_pipe/first_q\(23),
      R => \<const0>\
    );
\EXP_OP.OP/i_shift_to_fixed/ALIGN_SHIFT/MUX_LOOP[3].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => \n_0_opt_has_pipe.first_q[24]_i_1\,
      Q => \EXP_OP.OP/i_shift_to_fixed/ALIGN_SHIFT/MUX_LOOP[3].DEL_SHIFT/i_pipe/first_q\(24),
      R => \<const0>\
    );
\EXP_OP.OP/i_shift_to_fixed/ALIGN_SHIFT/MUX_LOOP[3].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => \n_0_opt_has_pipe.first_q[25]_i_1\,
      Q => \EXP_OP.OP/i_shift_to_fixed/ALIGN_SHIFT/MUX_LOOP[3].DEL_SHIFT/i_pipe/first_q\(25),
      R => \<const0>\
    );
\EXP_OP.OP/i_shift_to_fixed/ALIGN_SHIFT/MUX_LOOP[3].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => \n_0_opt_has_pipe.first_q[26]_i_1\,
      Q => \EXP_OP.OP/i_shift_to_fixed/ALIGN_SHIFT/MUX_LOOP[3].DEL_SHIFT/i_pipe/first_q\(26),
      R => \<const0>\
    );
\EXP_OP.OP/i_shift_to_fixed/ALIGN_SHIFT/MUX_LOOP[3].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => \n_0_opt_has_pipe.first_q[27]_i_1\,
      Q => \EXP_OP.OP/i_shift_to_fixed/ALIGN_SHIFT/MUX_LOOP[3].DEL_SHIFT/i_pipe/first_q\(27),
      R => \<const0>\
    );
\EXP_OP.OP/i_shift_to_fixed/ALIGN_SHIFT/MUX_LOOP[3].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => \n_0_opt_has_pipe.first_q[28]_i_1\,
      Q => \EXP_OP.OP/i_shift_to_fixed/ALIGN_SHIFT/MUX_LOOP[3].DEL_SHIFT/i_pipe/first_q\(28),
      R => \<const0>\
    );
\EXP_OP.OP/i_shift_to_fixed/ALIGN_SHIFT/MUX_LOOP[3].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => \n_0_opt_has_pipe.first_q[29]_i_1\,
      Q => \EXP_OP.OP/i_shift_to_fixed/ALIGN_SHIFT/MUX_LOOP[3].DEL_SHIFT/i_pipe/first_q\(29),
      R => \<const0>\
    );
\EXP_OP.OP/i_shift_to_fixed/ALIGN_SHIFT/MUX_LOOP[3].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => \n_0_opt_has_pipe.first_q[2]_i_1\,
      Q => \EXP_OP.OP/i_shift_to_fixed/ALIGN_SHIFT/MUX_LOOP[3].DEL_SHIFT/i_pipe/first_q\(2),
      R => \<const0>\
    );
\EXP_OP.OP/i_shift_to_fixed/ALIGN_SHIFT/MUX_LOOP[3].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => \n_0_opt_has_pipe.first_q[30]_i_1\,
      Q => \EXP_OP.OP/i_shift_to_fixed/ALIGN_SHIFT/MUX_LOOP[3].DEL_SHIFT/i_pipe/first_q\(30),
      R => \<const0>\
    );
\EXP_OP.OP/i_shift_to_fixed/ALIGN_SHIFT/MUX_LOOP[3].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => \n_0_opt_has_pipe.first_q[31]_i_1\,
      Q => \EXP_OP.OP/i_shift_to_fixed/ALIGN_SHIFT/MUX_LOOP[3].DEL_SHIFT/i_pipe/first_q\(31),
      R => \<const0>\
    );
\EXP_OP.OP/i_shift_to_fixed/ALIGN_SHIFT/MUX_LOOP[3].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => \n_0_opt_has_pipe.first_q[32]_i_1__1\,
      Q => \EXP_OP.OP/i_shift_to_fixed/ALIGN_SHIFT/MUX_LOOP[3].DEL_SHIFT/i_pipe/first_q\(32),
      R => \<const0>\
    );
\EXP_OP.OP/i_shift_to_fixed/ALIGN_SHIFT/MUX_LOOP[3].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[33]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => \n_0_opt_has_pipe.first_q[33]_i_1__1\,
      Q => \EXP_OP.OP/i_shift_to_fixed/ALIGN_SHIFT/MUX_LOOP[3].DEL_SHIFT/i_pipe/first_q\(33),
      R => \<const0>\
    );
\EXP_OP.OP/i_shift_to_fixed/ALIGN_SHIFT/MUX_LOOP[3].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[34]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => \n_0_opt_has_pipe.first_q[34]_i_1__1\,
      Q => \EXP_OP.OP/i_shift_to_fixed/ALIGN_SHIFT/MUX_LOOP[3].DEL_SHIFT/i_pipe/first_q\(34),
      R => \<const0>\
    );
\EXP_OP.OP/i_shift_to_fixed/ALIGN_SHIFT/MUX_LOOP[3].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[35]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => \n_0_opt_has_pipe.first_q[35]_i_1__1\,
      Q => \EXP_OP.OP/i_shift_to_fixed/ALIGN_SHIFT/MUX_LOOP[3].DEL_SHIFT/i_pipe/first_q\(35),
      R => \<const0>\
    );
\EXP_OP.OP/i_shift_to_fixed/ALIGN_SHIFT/MUX_LOOP[3].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[36]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => \n_0_opt_has_pipe.first_q[36]_i_1\,
      Q => \EXP_OP.OP/i_shift_to_fixed/ALIGN_SHIFT/MUX_LOOP[3].DEL_SHIFT/i_pipe/first_q\(36),
      R => \<const0>\
    );
\EXP_OP.OP/i_shift_to_fixed/ALIGN_SHIFT/MUX_LOOP[3].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[37]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => \n_0_opt_has_pipe.first_q[37]_i_1\,
      Q => \EXP_OP.OP/i_shift_to_fixed/ALIGN_SHIFT/MUX_LOOP[3].DEL_SHIFT/i_pipe/first_q\(37),
      R => \<const0>\
    );
\EXP_OP.OP/i_shift_to_fixed/ALIGN_SHIFT/MUX_LOOP[3].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[38]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => \n_0_opt_has_pipe.first_q[38]_i_1\,
      Q => \EXP_OP.OP/i_shift_to_fixed/ALIGN_SHIFT/MUX_LOOP[3].DEL_SHIFT/i_pipe/first_q\(38),
      R => \<const0>\
    );
\EXP_OP.OP/i_shift_to_fixed/ALIGN_SHIFT/MUX_LOOP[3].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[39]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => \n_0_opt_has_pipe.first_q[39]_i_1\,
      Q => \EXP_OP.OP/i_shift_to_fixed/ALIGN_SHIFT/MUX_LOOP[3].DEL_SHIFT/i_pipe/first_q\(39),
      R => \<const0>\
    );
\EXP_OP.OP/i_shift_to_fixed/ALIGN_SHIFT/MUX_LOOP[3].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => \n_0_opt_has_pipe.first_q[3]_i_1\,
      Q => \EXP_OP.OP/i_shift_to_fixed/ALIGN_SHIFT/MUX_LOOP[3].DEL_SHIFT/i_pipe/first_q\(3),
      R => \<const0>\
    );
\EXP_OP.OP/i_shift_to_fixed/ALIGN_SHIFT/MUX_LOOP[3].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[40]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => \n_0_opt_has_pipe.first_q[40]_i_1\,
      Q => \EXP_OP.OP/i_shift_to_fixed/ALIGN_SHIFT/MUX_LOOP[3].DEL_SHIFT/i_pipe/first_q\(40),
      R => \<const0>\
    );
\EXP_OP.OP/i_shift_to_fixed/ALIGN_SHIFT/MUX_LOOP[3].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[41]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => \n_0_opt_has_pipe.first_q[41]_i_1\,
      Q => \EXP_OP.OP/i_shift_to_fixed/ALIGN_SHIFT/MUX_LOOP[3].DEL_SHIFT/i_pipe/first_q\(41),
      R => \<const0>\
    );
\EXP_OP.OP/i_shift_to_fixed/ALIGN_SHIFT/MUX_LOOP[3].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[42]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => \n_0_opt_has_pipe.first_q[42]_i_1\,
      Q => \EXP_OP.OP/i_shift_to_fixed/ALIGN_SHIFT/MUX_LOOP[3].DEL_SHIFT/i_pipe/first_q\(42),
      R => \<const0>\
    );
\EXP_OP.OP/i_shift_to_fixed/ALIGN_SHIFT/MUX_LOOP[3].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[43]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => \n_0_opt_has_pipe.first_q[43]_i_1\,
      Q => \EXP_OP.OP/i_shift_to_fixed/ALIGN_SHIFT/MUX_LOOP[3].DEL_SHIFT/i_pipe/first_q\(43),
      R => \<const0>\
    );
\EXP_OP.OP/i_shift_to_fixed/ALIGN_SHIFT/MUX_LOOP[3].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[44]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => \n_0_opt_has_pipe.first_q[44]_i_1\,
      Q => \EXP_OP.OP/i_shift_to_fixed/ALIGN_SHIFT/MUX_LOOP[3].DEL_SHIFT/i_pipe/first_q\(44),
      R => \<const0>\
    );
\EXP_OP.OP/i_shift_to_fixed/ALIGN_SHIFT/MUX_LOOP[3].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[45]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => \n_0_opt_has_pipe.first_q[45]_i_1\,
      Q => \EXP_OP.OP/i_shift_to_fixed/ALIGN_SHIFT/MUX_LOOP[3].DEL_SHIFT/i_pipe/first_q\(45),
      R => \<const0>\
    );
\EXP_OP.OP/i_shift_to_fixed/ALIGN_SHIFT/MUX_LOOP[3].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[46]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => \n_0_opt_has_pipe.first_q[46]_i_1\,
      Q => \EXP_OP.OP/i_shift_to_fixed/ALIGN_SHIFT/MUX_LOOP[3].DEL_SHIFT/i_pipe/first_q\(46),
      R => \<const0>\
    );
\EXP_OP.OP/i_shift_to_fixed/ALIGN_SHIFT/MUX_LOOP[3].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[47]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => \n_0_opt_has_pipe.first_q[47]_i_1\,
      Q => \EXP_OP.OP/i_shift_to_fixed/ALIGN_SHIFT/MUX_LOOP[3].DEL_SHIFT/i_pipe/first_q\(47),
      R => \<const0>\
    );
\EXP_OP.OP/i_shift_to_fixed/ALIGN_SHIFT/MUX_LOOP[3].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[48]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => \n_0_opt_has_pipe.first_q[48]_i_1\,
      Q => \EXP_OP.OP/i_shift_to_fixed/ALIGN_SHIFT/MUX_LOOP[3].DEL_SHIFT/i_pipe/first_q\(48),
      R => \<const0>\
    );
\EXP_OP.OP/i_shift_to_fixed/ALIGN_SHIFT/MUX_LOOP[3].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[49]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => \n_0_opt_has_pipe.first_q[49]_i_1\,
      Q => \EXP_OP.OP/i_shift_to_fixed/ALIGN_SHIFT/MUX_LOOP[3].DEL_SHIFT/i_pipe/first_q\(49),
      R => \<const0>\
    );
\EXP_OP.OP/i_shift_to_fixed/ALIGN_SHIFT/MUX_LOOP[3].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => \n_0_opt_has_pipe.first_q[4]_i_1\,
      Q => \EXP_OP.OP/i_shift_to_fixed/ALIGN_SHIFT/MUX_LOOP[3].DEL_SHIFT/i_pipe/first_q\(4),
      R => \<const0>\
    );
\EXP_OP.OP/i_shift_to_fixed/ALIGN_SHIFT/MUX_LOOP[3].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[50]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => \n_0_opt_has_pipe.first_q[50]_i_1\,
      Q => \EXP_OP.OP/i_shift_to_fixed/ALIGN_SHIFT/MUX_LOOP[3].DEL_SHIFT/i_pipe/first_q\(50),
      R => \<const0>\
    );
\EXP_OP.OP/i_shift_to_fixed/ALIGN_SHIFT/MUX_LOOP[3].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[51]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => \n_0_opt_has_pipe.first_q[51]_i_1\,
      Q => \EXP_OP.OP/i_shift_to_fixed/ALIGN_SHIFT/MUX_LOOP[3].DEL_SHIFT/i_pipe/first_q\(51),
      R => \<const0>\
    );
\EXP_OP.OP/i_shift_to_fixed/ALIGN_SHIFT/MUX_LOOP[3].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[52]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => \n_0_opt_has_pipe.first_q[52]_i_1\,
      Q => \EXP_OP.OP/i_shift_to_fixed/ALIGN_SHIFT/MUX_LOOP[3].DEL_SHIFT/i_pipe/first_q\(52),
      R => \<const0>\
    );
\EXP_OP.OP/i_shift_to_fixed/ALIGN_SHIFT/MUX_LOOP[3].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[53]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => \n_0_opt_has_pipe.first_q[53]_i_1\,
      Q => \EXP_OP.OP/i_shift_to_fixed/ALIGN_SHIFT/MUX_LOOP[3].DEL_SHIFT/i_pipe/first_q\(53),
      R => \<const0>\
    );
\EXP_OP.OP/i_shift_to_fixed/ALIGN_SHIFT/MUX_LOOP[3].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[54]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => \n_0_opt_has_pipe.first_q[54]_i_1\,
      Q => \EXP_OP.OP/i_shift_to_fixed/ALIGN_SHIFT/MUX_LOOP[3].DEL_SHIFT/i_pipe/first_q\(54),
      R => \<const0>\
    );
\EXP_OP.OP/i_shift_to_fixed/ALIGN_SHIFT/MUX_LOOP[3].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[55]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => \n_0_opt_has_pipe.first_q[55]_i_1\,
      Q => \EXP_OP.OP/i_shift_to_fixed/ALIGN_SHIFT/MUX_LOOP[3].DEL_SHIFT/i_pipe/first_q\(55),
      R => \<const0>\
    );
\EXP_OP.OP/i_shift_to_fixed/ALIGN_SHIFT/MUX_LOOP[3].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[56]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => \n_0_opt_has_pipe.first_q[56]_i_1\,
      Q => \EXP_OP.OP/i_shift_to_fixed/ALIGN_SHIFT/MUX_LOOP[3].DEL_SHIFT/i_pipe/first_q\(56),
      R => \<const0>\
    );
\EXP_OP.OP/i_shift_to_fixed/ALIGN_SHIFT/MUX_LOOP[3].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[57]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => \n_0_opt_has_pipe.first_q[57]_i_1\,
      Q => \EXP_OP.OP/i_shift_to_fixed/ALIGN_SHIFT/MUX_LOOP[3].DEL_SHIFT/i_pipe/first_q\(57),
      R => \<const0>\
    );
\EXP_OP.OP/i_shift_to_fixed/ALIGN_SHIFT/MUX_LOOP[3].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[58]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => \n_0_opt_has_pipe.first_q[58]_i_1\,
      Q => \EXP_OP.OP/i_shift_to_fixed/ALIGN_SHIFT/MUX_LOOP[3].DEL_SHIFT/i_pipe/first_q\(58),
      R => \<const0>\
    );
\EXP_OP.OP/i_shift_to_fixed/ALIGN_SHIFT/MUX_LOOP[3].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[59]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => \n_0_opt_has_pipe.first_q[59]_i_1\,
      Q => \EXP_OP.OP/i_shift_to_fixed/ALIGN_SHIFT/MUX_LOOP[3].DEL_SHIFT/i_pipe/first_q\(59),
      R => \<const0>\
    );
\EXP_OP.OP/i_shift_to_fixed/ALIGN_SHIFT/MUX_LOOP[3].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => \n_0_opt_has_pipe.first_q[5]_i_1\,
      Q => \EXP_OP.OP/i_shift_to_fixed/ALIGN_SHIFT/MUX_LOOP[3].DEL_SHIFT/i_pipe/first_q\(5),
      R => \<const0>\
    );
\EXP_OP.OP/i_shift_to_fixed/ALIGN_SHIFT/MUX_LOOP[3].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[60]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => \n_0_opt_has_pipe.first_q[60]_i_1\,
      Q => \EXP_OP.OP/i_shift_to_fixed/ALIGN_SHIFT/MUX_LOOP[3].DEL_SHIFT/i_pipe/first_q\(60),
      R => \<const0>\
    );
\EXP_OP.OP/i_shift_to_fixed/ALIGN_SHIFT/MUX_LOOP[3].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[61]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => \n_0_opt_has_pipe.first_q[61]_i_1\,
      Q => \EXP_OP.OP/i_shift_to_fixed/ALIGN_SHIFT/MUX_LOOP[3].DEL_SHIFT/i_pipe/first_q\(61),
      R => \<const0>\
    );
\EXP_OP.OP/i_shift_to_fixed/ALIGN_SHIFT/MUX_LOOP[3].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[62]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => \n_0_opt_has_pipe.first_q[62]_i_1\,
      Q => \EXP_OP.OP/i_shift_to_fixed/ALIGN_SHIFT/MUX_LOOP[3].DEL_SHIFT/i_pipe/first_q\(62),
      R => \<const0>\
    );
\EXP_OP.OP/i_shift_to_fixed/ALIGN_SHIFT/MUX_LOOP[3].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[63]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => \n_0_opt_has_pipe.first_q[63]_i_1\,
      Q => \EXP_OP.OP/i_shift_to_fixed/ALIGN_SHIFT/MUX_LOOP[3].DEL_SHIFT/i_pipe/first_q\(63),
      R => \<const0>\
    );
\EXP_OP.OP/i_shift_to_fixed/ALIGN_SHIFT/MUX_LOOP[3].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[64]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => \n_0_opt_has_pipe.first_q[64]_i_1\,
      Q => \EXP_OP.OP/i_shift_to_fixed/ALIGN_SHIFT/MUX_LOOP[3].DEL_SHIFT/i_pipe/first_q\(64),
      R => \<const0>\
    );
\EXP_OP.OP/i_shift_to_fixed/ALIGN_SHIFT/MUX_LOOP[3].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[65]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => \n_0_opt_has_pipe.first_q[65]_i_1\,
      Q => \EXP_OP.OP/i_shift_to_fixed/ALIGN_SHIFT/MUX_LOOP[3].DEL_SHIFT/i_pipe/first_q\(65),
      R => \<const0>\
    );
\EXP_OP.OP/i_shift_to_fixed/ALIGN_SHIFT/MUX_LOOP[3].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[66]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => \n_0_opt_has_pipe.first_q[66]_i_1\,
      Q => \EXP_OP.OP/i_shift_to_fixed/ALIGN_SHIFT/MUX_LOOP[3].DEL_SHIFT/i_pipe/first_q\(66),
      R => \<const0>\
    );
\EXP_OP.OP/i_shift_to_fixed/ALIGN_SHIFT/MUX_LOOP[3].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => \n_0_opt_has_pipe.first_q[6]_i_1\,
      Q => \EXP_OP.OP/i_shift_to_fixed/ALIGN_SHIFT/MUX_LOOP[3].DEL_SHIFT/i_pipe/first_q\(6),
      R => \<const0>\
    );
\EXP_OP.OP/i_shift_to_fixed/ALIGN_SHIFT/MUX_LOOP[3].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => \n_0_opt_has_pipe.first_q[7]_i_1\,
      Q => \EXP_OP.OP/i_shift_to_fixed/ALIGN_SHIFT/MUX_LOOP[3].DEL_SHIFT/i_pipe/first_q\(7),
      R => \<const0>\
    );
\EXP_OP.OP/i_shift_to_fixed/ALIGN_SHIFT/MUX_LOOP[3].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => \n_0_opt_has_pipe.first_q[8]_i_1\,
      Q => \EXP_OP.OP/i_shift_to_fixed/ALIGN_SHIFT/MUX_LOOP[3].DEL_SHIFT/i_pipe/first_q\(8),
      R => \<const0>\
    );
\EXP_OP.OP/i_shift_to_fixed/ALIGN_SHIFT/MUX_LOOP[3].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => \n_0_opt_has_pipe.first_q[9]_i_1\,
      Q => \EXP_OP.OP/i_shift_to_fixed/ALIGN_SHIFT/MUX_LOOP[3].DEL_SHIFT/i_pipe/first_q\(9),
      R => \<const0>\
    );
\EXP_OP.OP/i_shift_to_fixed/ALIGN_Z_D/EQ_ZERO/CARRY_ZERO_DET/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4\: unisim.vcomponents.CARRY4
    port map (
      CI => lopt_4,
      CO(3) => \EXP_OP.OP/i_shift_to_fixed/ALIGN_Z_D/p_0_in22_in\,
      CO(2) => \EXP_OP.OP/i_shift_to_fixed/ALIGN_Z_D/p_0_in34_in\,
      CO(1) => \EXP_OP.OP/i_shift_to_fixed/ALIGN_Z_D/p_0_in37_in\,
      CO(0) => \EXP_OP.OP/i_shift_to_fixed/ALIGN_Z_D/p_0_in40_in\,
      CYINIT => \<const1>\,
      DI(3) => \<const0>\,
      DI(2) => \<const0>\,
      DI(1) => \<const0>\,
      DI(0) => \<const0>\,
      O(3 downto 0) => \NLW_EXP_OP.OP/i_shift_to_fixed/ALIGN_Z_D/EQ_ZERO/CARRY_ZERO_DET/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => \EXP_OP.OP/i_shift_to_fixed/ALIGN_Z_D/EQ_ZERO/chunk_det\(3 downto 0)
    );
\EXP_OP.OP/i_shift_to_fixed/ALIGN_Z_D/EQ_ZERO/CARRY_ZERO_DET/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4_GND\: unisim.vcomponents.GND
    port map (
      G => lopt_4
    );
\EXP_OP.OP/i_shift_to_fixed/ALIGN_Z_D/EQ_ZERO/CARRY_ZERO_DET/CHAIN_GEN[12].C_MUX.CARRY_MUX_CARRY4\: unisim.vcomponents.CARRY4
    port map (
      CI => \n_0_EXP_OP.OP/i_shift_to_fixed/ALIGN_Z_D/EQ_ZERO/CARRY_ZERO_DET/CHAIN_GEN[11].C_MUX.CARRY_MUX\,
      CO(3 downto 2) => \NLW_EXP_OP.OP/i_shift_to_fixed/ALIGN_Z_D/EQ_ZERO/CARRY_ZERO_DET/CHAIN_GEN[12].C_MUX.CARRY_MUX_CARRY4_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \EXP_OP.OP/i_shift_to_fixed/ALIGN_Z_D/p_6_out\,
      CO(0) => \EXP_OP.OP/i_shift_to_fixed/ALIGN_Z_D/p_0_in7_in\,
      CYINIT => lopt_7,
      DI(3 downto 2) => \NLW_EXP_OP.OP/i_shift_to_fixed/ALIGN_Z_D/EQ_ZERO/CARRY_ZERO_DET/CHAIN_GEN[12].C_MUX.CARRY_MUX_CARRY4_DI_UNCONNECTED\(3 downto 2),
      DI(1) => \<const0>\,
      DI(0) => \<const0>\,
      O(3 downto 0) => \NLW_EXP_OP.OP/i_shift_to_fixed/ALIGN_Z_D/EQ_ZERO/CARRY_ZERO_DET/CHAIN_GEN[12].C_MUX.CARRY_MUX_CARRY4_O_UNCONNECTED\(3 downto 0),
      S(3 downto 2) => \NLW_EXP_OP.OP/i_shift_to_fixed/ALIGN_Z_D/EQ_ZERO/CARRY_ZERO_DET/CHAIN_GEN[12].C_MUX.CARRY_MUX_CARRY4_S_UNCONNECTED\(3 downto 2),
      S(1) => \<const0>\,
      S(0) => \EXP_OP.OP/i_shift_to_fixed/ALIGN_Z_D/EQ_ZERO/chunk_det\(12)
    );
\EXP_OP.OP/i_shift_to_fixed/ALIGN_Z_D/EQ_ZERO/CARRY_ZERO_DET/CHAIN_GEN[12].C_MUX.CARRY_MUX_CARRY4_GND\: unisim.vcomponents.GND
    port map (
      G => lopt_7
    );
\EXP_OP.OP/i_shift_to_fixed/ALIGN_Z_D/EQ_ZERO/CARRY_ZERO_DET/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4\: unisim.vcomponents.CARRY4
    port map (
      CI => \EXP_OP.OP/i_shift_to_fixed/ALIGN_Z_D/p_0_in22_in\,
      CO(3) => \EXP_OP.OP/i_shift_to_fixed/ALIGN_Z_D/p_0_in10_in\,
      CO(2) => \EXP_OP.OP/i_shift_to_fixed/ALIGN_Z_D/p_0_in25_in\,
      CO(1) => \EXP_OP.OP/i_shift_to_fixed/ALIGN_Z_D/p_0_in28_in\,
      CO(0) => \EXP_OP.OP/i_shift_to_fixed/ALIGN_Z_D/p_0_in31_in\,
      CYINIT => lopt_5,
      DI(3) => \<const0>\,
      DI(2) => \<const0>\,
      DI(1) => \<const0>\,
      DI(0) => \<const0>\,
      O(3 downto 0) => \NLW_EXP_OP.OP/i_shift_to_fixed/ALIGN_Z_D/EQ_ZERO/CARRY_ZERO_DET/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => \EXP_OP.OP/i_shift_to_fixed/ALIGN_Z_D/EQ_ZERO/chunk_det\(7 downto 4)
    );
\EXP_OP.OP/i_shift_to_fixed/ALIGN_Z_D/EQ_ZERO/CARRY_ZERO_DET/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4_GND\: unisim.vcomponents.GND
    port map (
      G => lopt_5
    );
\EXP_OP.OP/i_shift_to_fixed/ALIGN_Z_D/EQ_ZERO/CARRY_ZERO_DET/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4\: unisim.vcomponents.CARRY4
    port map (
      CI => \EXP_OP.OP/i_shift_to_fixed/ALIGN_Z_D/p_0_in10_in\,
      CO(3) => \n_0_EXP_OP.OP/i_shift_to_fixed/ALIGN_Z_D/EQ_ZERO/CARRY_ZERO_DET/CHAIN_GEN[11].C_MUX.CARRY_MUX\,
      CO(2) => \EXP_OP.OP/i_shift_to_fixed/ALIGN_Z_D/p_0_in13_in\,
      CO(1) => \EXP_OP.OP/i_shift_to_fixed/ALIGN_Z_D/p_0_in16_in\,
      CO(0) => \EXP_OP.OP/i_shift_to_fixed/ALIGN_Z_D/p_0_in19_in\,
      CYINIT => lopt_6,
      DI(3) => \<const0>\,
      DI(2) => \<const0>\,
      DI(1) => \<const0>\,
      DI(0) => \<const0>\,
      O(3 downto 0) => \NLW_EXP_OP.OP/i_shift_to_fixed/ALIGN_Z_D/EQ_ZERO/CARRY_ZERO_DET/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => \EXP_OP.OP/i_shift_to_fixed/ALIGN_Z_D/EQ_ZERO/chunk_det\(11 downto 8)
    );
\EXP_OP.OP/i_shift_to_fixed/ALIGN_Z_D/EQ_ZERO/CARRY_ZERO_DET/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4_GND\: unisim.vcomponents.GND
    port map (
      G => lopt_6
    );
\EXP_OP.OP/i_shift_to_fixed/ALIGN_Z_D/MUX_LOOP[2].OTHER_LEVELS.DO_CHUNKS[0].LUT6_STRUCT_MUX.MUX0\: unisim.vcomponents.MUXF7
    port map (
      I0 => \n_0_MUX_LOOP[2].OTHER_LEVELS.DO_CHUNKS[0].LUT6_STRUCT_MUX.MUX0_i_2\,
      I1 => \EXP_OP.OP/i_shift_to_fixed/ALIGN_Z_D/I1\,
      O => \EXP_OP.OP/i_shift_to_fixed/ALIGN_Z_D/I0\,
      S => \n_0_MUX_LOOP[2].OTHER_LEVELS.DO_CHUNKS[0].LUT6_STRUCT_MUX.MUX0_i_1\
    );
\EXP_OP.OP/i_shift_to_fixed/ALIGN_Z_D/MUX_LOOP[2].OTHER_LEVELS.DO_CHUNKS[0].LUT6_STRUCT_MUX.MUX1\: unisim.vcomponents.MUXF7
    port map (
      I0 => \n_0_MUX_LOOP[2].OTHER_LEVELS.DO_CHUNKS[0].LUT6_STRUCT_MUX.MUX1_i_1\,
      I1 => \n_0_MUX_LOOP[2].OTHER_LEVELS.DO_CHUNKS[0].LUT6_STRUCT_MUX.MUX1_i_2\,
      O => \n_0_EXP_OP.OP/i_shift_to_fixed/ALIGN_Z_D/MUX_LOOP[2].OTHER_LEVELS.DO_CHUNKS[0].LUT6_STRUCT_MUX.MUX1\,
      S => \n_0_MUX_LOOP[2].OTHER_LEVELS.DO_CHUNKS[0].LUT6_STRUCT_MUX.MUX0_i_1\
    );
\EXP_OP.OP/i_shift_to_fixed/ALIGN_Z_D/MUX_LOOP[2].OTHER_LEVELS.DO_CHUNKS[0].LUT6_STRUCT_MUX.MUX2\: unisim.vcomponents.MUXF8
    port map (
      I0 => \EXP_OP.OP/i_shift_to_fixed/ALIGN_Z_D/I0\,
      I1 => \n_0_EXP_OP.OP/i_shift_to_fixed/ALIGN_Z_D/MUX_LOOP[2].OTHER_LEVELS.DO_CHUNKS[0].LUT6_STRUCT_MUX.MUX1\,
      O => \EXP_OP.OP/i_shift_to_fixed/zeros_pz\,
      S => \n_0_MUX_LOOP[2].OTHER_LEVELS.DO_CHUNKS[0].LUT6_STRUCT_MUX.MUX2_i_1\
    );
\EXP_OP.OP/i_shift_to_fixed/INVALID_OP_P1_REG/i_pipe/opt_has_pipe.first_q_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => \n_0_opt_has_pipe.first_q[0]_i_1__6\,
      Q => \EXP_OP.OP/i_shift_to_fixed/INVALID_OP_P1_REG/i_pipe/first_q\,
      R => \<const0>\
    );
\EXP_OP.OP/i_shift_to_fixed/OP_STATE_P1_REG/i_pipe/opt_has_pipe.first_q_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => \EXP_OP.OP/i_shift_to_fixed/op_state_p1_updated\(0),
      Q => \EXP_OP.OP/i_shift_to_fixed/OP_STATE_P1_REG/i_pipe/first_q\(0),
      R => \<const0>\
    );
\EXP_OP.OP/i_shift_to_fixed/OP_STATE_P1_REG/i_pipe/opt_has_pipe.first_q_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => \n_0_opt_has_pipe.first_q[1]_i_1\,
      Q => \EXP_OP.OP/i_shift_to_fixed/OP_STATE_P1_REG/i_pipe/first_q\(1),
      R => \<const0>\
    );
\EXP_OP.OP/i_shift_to_fixed/OVERFLOW_P1_REG/i_pipe/opt_has_pipe.first_q_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => \<const1>\,
      D => \n_0_opt_has_pipe.first_q[0]_i_1\,
      Q => \EXP_OP.OP/i_shift_to_fixed/OVERFLOW_P1_REG/i_pipe/first_q\,
      R => \<const0>\
    );
\EXP_OP.OP/i_shift_to_fixed/ROUND/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4\: unisim.vcomponents.CARRY4
    port map (
      CI => lopt_8,
      CO(3) => \n_0_EXP_OP.OP/i_shift_to_fixed/ROUND/CHAIN_GEN[3].C_MUX.CARRY_MUX\,
      CO(2 downto 0) => \NLW_EXP_OP.OP/i_shift_to_fixed/ROUND/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4_CO_UNCONNECTED\(2 downto 0),
      CYINIT => \<const1>\,
      DI(3) => \<const0>\,
      DI(2) => \<const0>\,
      DI(1) => \<const0>\,
      DI(0) => \<const0>\,
      O(3 downto 0) => \NLW_EXP_OP.OP/i_shift_to_fixed/ROUND/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4_O_UNCONNECTED\(3 downto 0),
      S(3) => \n_0_CHAIN_GEN[3].C_MUX.CARRY_MUX_i_1__2\,
      S(2) => \n_0_CHAIN_GEN[2].C_MUX.CARRY_MUX_i_1__1\,
      S(1) => \n_0_CHAIN_GEN[1].C_MUX.CARRY_MUX_i_1__2\,
      S(0) => \n_0_CHAIN_GEN[0].C_MUX.CARRY_MUX_i_1__2\
    );
\EXP_OP.OP/i_shift_to_fixed/ROUND/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4_GND\: unisim.vcomponents.GND
    port map (
      G => lopt_8
    );
\EXP_OP.OP/i_shift_to_fixed/ROUND/CHAIN_GEN[12].C_MUX.CARRY_MUX_CARRY4\: unisim.vcomponents.CARRY4
    port map (
      CI => \n_0_EXP_OP.OP/i_shift_to_fixed/ROUND/CHAIN_GEN[11].C_MUX.CARRY_MUX\,
      CO(3) => \n_0_EXP_OP.OP/i_shift_to_fixed/ROUND/CHAIN_GEN[15].C_MUX.CARRY_MUX\,
      CO(2 downto 0) => \NLW_EXP_OP.OP/i_shift_to_fixed/ROUND/CHAIN_GEN[12].C_MUX.CARRY_MUX_CARRY4_CO_UNCONNECTED\(2 downto 0),
      CYINIT => lopt_11,
      DI(3) => \<const0>\,
      DI(2) => \<const0>\,
      DI(1) => \<const0>\,
      DI(0) => \<const0>\,
      O(3 downto 0) => \NLW_EXP_OP.OP/i_shift_to_fixed/ROUND/CHAIN_GEN[12].C_MUX.CARRY_MUX_CARRY4_O_UNCONNECTED\(3 downto 0),
      S(3) => \n_0_CHAIN_GEN[15].C_MUX.CARRY_MUX_i_1\,
      S(2) => \n_0_CHAIN_GEN[14].C_MUX.CARRY_MUX_i_1\,
      S(1) => \n_0_CHAIN_GEN[13].C_MUX.CARRY_MUX_i_1\,
      S(0) => \n_0_CHAIN_GEN[12].C_MUX.CARRY_MUX_i_1__0\
    );
\EXP_OP.OP/i_shift_to_fixed/ROUND/CHAIN_GEN[12].C_MUX.CARRY_MUX_CARRY4_GND\: unisim.vcomponents.GND
    port map (
      G => lopt_11
    );
\EXP_OP.OP/i_shift_to_fixed/ROUND/CHAIN_GEN[16].C_MUX.CARRY_MUX_CARRY4\: unisim.vcomponents.CARRY4
    port map (
      CI => \n_0_EXP_OP.OP/i_shift_to_fixed/ROUND/CHAIN_GEN[15].C_MUX.CARRY_MUX\,
      CO(3) => \n_0_EXP_OP.OP/i_shift_to_fixed/ROUND/CHAIN_GEN[19].C_MUX.CARRY_MUX\,
      CO(2 downto 0) => \NLW_EXP_OP.OP/i_shift_to_fixed/ROUND/CHAIN_GEN[16].C_MUX.CARRY_MUX_CARRY4_CO_UNCONNECTED\(2 downto 0),
      CYINIT => lopt_12,
      DI(3) => \<const0>\,
      DI(2) => \<const0>\,
      DI(1) => \<const0>\,
      DI(0) => \<const0>\,
      O(3 downto 0) => \NLW_EXP_OP.OP/i_shift_to_fixed/ROUND/CHAIN_GEN[16].C_MUX.CARRY_MUX_CARRY4_O_UNCONNECTED\(3 downto 0),
      S(3) => \n_0_CHAIN_GEN[19].C_MUX.CARRY_MUX_i_1\,
      S(2) => \n_0_CHAIN_GEN[18].C_MUX.CARRY_MUX_i_1\,
      S(1) => \n_0_CHAIN_GEN[17].C_MUX.CARRY_MUX_i_1\,
      S(0) => \n_0_CHAIN_GEN[16].C_MUX.CARRY_MUX_i_1\
    );
\EXP_OP.OP/i_shift_to_fixed/ROUND/CHAIN_GEN[16].C_MUX.CARRY_MUX_CARRY4_GND\: unisim.vcomponents.GND
    port map (
      G => lopt_12
    );
\EXP_OP.OP/i_shift_to_fixed/ROUND/CHAIN_GEN[20].C_MUX.CARRY_MUX_CARRY4\: unisim.vcomponents.CARRY4
    port map (
      CI => \n_0_EXP_OP.OP/i_shift_to_fixed/ROUND/CHAIN_GEN[19].C_MUX.CARRY_MUX\,
      CO(3) => \n_0_EXP_OP.OP/i_shift_to_fixed/ROUND/CHAIN_GEN[23].C_MUX.CARRY_MUX\,
      CO(2 downto 0) => \NLW_EXP_OP.OP/i_shift_to_fixed/ROUND/CHAIN_GEN[20].C_MUX.CARRY_MUX_CARRY4_CO_UNCONNECTED\(2 downto 0),
      CYINIT => lopt_13,
      DI(3) => \<const0>\,
      DI(2) => \<const0>\,
      DI(1) => \<const0>\,
      DI(0) => \<const0>\,
      O(3 downto 0) => \NLW_EXP_OP.OP/i_shift_to_fixed/ROUND/CHAIN_GEN[20].C_MUX.CARRY_MUX_CARRY4_O_UNCONNECTED\(3 downto 0),
      S(3) => \n_0_CHAIN_GEN[23].C_MUX.CARRY_MUX_i_1\,
      S(2) => \n_0_CHAIN_GEN[22].C_MUX.CARRY_MUX_i_1\,
      S(1) => \n_0_CHAIN_GEN[21].C_MUX.CARRY_MUX_i_1\,
      S(0) => \n_0_CHAIN_GEN[20].C_MUX.CARRY_MUX_i_1\
    );
\EXP_OP.OP/i_shift_to_fixed/ROUND/CHAIN_GEN[20].C_MUX.CARRY_MUX_CARRY4_GND\: unisim.vcomponents.GND
    port map (
      G => lopt_13
    );
\EXP_OP.OP/i_shift_to_fixed/ROUND/CHAIN_GEN[24].C_MUX.CARRY_MUX_CARRY4\: unisim.vcomponents.CARRY4
    port map (
      CI => \n_0_EXP_OP.OP/i_shift_to_fixed/ROUND/CHAIN_GEN[23].C_MUX.CARRY_MUX\,
      CO(3) => \n_0_EXP_OP.OP/i_shift_to_fixed/ROUND/CHAIN_GEN[27].C_MUX.CARRY_MUX\,
      CO(2 downto 0) => \NLW_EXP_OP.OP/i_shift_to_fixed/ROUND/CHAIN_GEN[24].C_MUX.CARRY_MUX_CARRY4_CO_UNCONNECTED\(2 downto 0),
      CYINIT => lopt_14,
      DI(3) => \<const0>\,
      DI(2) => \<const0>\,
      DI(1) => \<const0>\,
      DI(0) => \<const0>\,
      O(3 downto 0) => \NLW_EXP_OP.OP/i_shift_to_fixed/ROUND/CHAIN_GEN[24].C_MUX.CARRY_MUX_CARRY4_O_UNCONNECTED\(3 downto 0),
      S(3) => \n_0_CHAIN_GEN[27].C_MUX.CARRY_MUX_i_1\,
      S(2) => \n_0_CHAIN_GEN[26].C_MUX.CARRY_MUX_i_1\,
      S(1) => \n_0_CHAIN_GEN[25].C_MUX.CARRY_MUX_i_1\,
      S(0) => \n_0_CHAIN_GEN[24].C_MUX.CARRY_MUX_i_1\
    );
\EXP_OP.OP/i_shift_to_fixed/ROUND/CHAIN_GEN[24].C_MUX.CARRY_MUX_CARRY4_GND\: unisim.vcomponents.GND
    port map (
      G => lopt_14
    );
\EXP_OP.OP/i_shift_to_fixed/ROUND/CHAIN_GEN[28].C_MUX.CARRY_MUX_CARRY4\: unisim.vcomponents.CARRY4
    port map (
      CI => \n_0_EXP_OP.OP/i_shift_to_fixed/ROUND/CHAIN_GEN[27].C_MUX.CARRY_MUX\,
      CO(3) => \n_0_EXP_OP.OP/i_shift_to_fixed/ROUND/CHAIN_GEN[31].C_MUX.CARRY_MUX\,
      CO(2 downto 0) => \NLW_EXP_OP.OP/i_shift_to_fixed/ROUND/CHAIN_GEN[28].C_MUX.CARRY_MUX_CARRY4_CO_UNCONNECTED\(2 downto 0),
      CYINIT => lopt_15,
      DI(3) => \<const0>\,
      DI(2) => \<const0>\,
      DI(1) => \<const0>\,
      DI(0) => \<const0>\,
      O(3 downto 0) => \NLW_EXP_OP.OP/i_shift_to_fixed/ROUND/CHAIN_GEN[28].C_MUX.CARRY_MUX_CARRY4_O_UNCONNECTED\(3 downto 0),
      S(3) => \n_0_CHAIN_GEN[31].C_MUX.CARRY_MUX_i_1\,
      S(2) => \n_0_CHAIN_GEN[30].C_MUX.CARRY_MUX_i_1\,
      S(1) => \n_0_CHAIN_GEN[29].C_MUX.CARRY_MUX_i_1\,
      S(0) => \n_0_CHAIN_GEN[28].C_MUX.CARRY_MUX_i_1\
    );
\EXP_OP.OP/i_shift_to_fixed/ROUND/CHAIN_GEN[28].C_MUX.CARRY_MUX_CARRY4_GND\: unisim.vcomponents.GND
    port map (
      G => lopt_15
    );
\EXP_OP.OP/i_shift_to_fixed/ROUND/CHAIN_GEN[32].C_MUX.CARRY_MUX_CARRY4\: unisim.vcomponents.CARRY4
    port map (
      CI => \n_0_EXP_OP.OP/i_shift_to_fixed/ROUND/CHAIN_GEN[31].C_MUX.CARRY_MUX\,
      CO(3) => \n_0_EXP_OP.OP/i_shift_to_fixed/ROUND/CHAIN_GEN[35].C_MUX.CARRY_MUX\,
      CO(2 downto 0) => \NLW_EXP_OP.OP/i_shift_to_fixed/ROUND/CHAIN_GEN[32].C_MUX.CARRY_MUX_CARRY4_CO_UNCONNECTED\(2 downto 0),
      CYINIT => lopt_16,
      DI(3) => \<const0>\,
      DI(2) => \<const0>\,
      DI(1) => \<const0>\,
      DI(0) => \<const0>\,
      O(3 downto 0) => \NLW_EXP_OP.OP/i_shift_to_fixed/ROUND/CHAIN_GEN[32].C_MUX.CARRY_MUX_CARRY4_O_UNCONNECTED\(3 downto 0),
      S(3) => \n_0_CHAIN_GEN[35].C_MUX.CARRY_MUX_i_1\,
      S(2) => \n_0_CHAIN_GEN[34].C_MUX.CARRY_MUX_i_1\,
      S(1) => \n_0_CHAIN_GEN[33].C_MUX.CARRY_MUX_i_1\,
      S(0) => \n_0_CHAIN_GEN[32].C_MUX.CARRY_MUX_i_1\
    );
\EXP_OP.OP/i_shift_to_fixed/ROUND/CHAIN_GEN[32].C_MUX.CARRY_MUX_CARRY4_GND\: unisim.vcomponents.GND
    port map (
      G => lopt_16
    );
\EXP_OP.OP/i_shift_to_fixed/ROUND/CHAIN_GEN[36].C_MUX.CARRY_MUX_CARRY4\: unisim.vcomponents.CARRY4
    port map (
      CI => \n_0_EXP_OP.OP/i_shift_to_fixed/ROUND/CHAIN_GEN[35].C_MUX.CARRY_MUX\,
      CO(3) => \n_0_EXP_OP.OP/i_shift_to_fixed/ROUND/CHAIN_GEN[39].C_MUX.CARRY_MUX\,
      CO(2 downto 0) => \NLW_EXP_OP.OP/i_shift_to_fixed/ROUND/CHAIN_GEN[36].C_MUX.CARRY_MUX_CARRY4_CO_UNCONNECTED\(2 downto 0),
      CYINIT => lopt_17,
      DI(3) => \<const0>\,
      DI(2) => \<const0>\,
      DI(1) => \<const0>\,
      DI(0) => \<const0>\,
      O(3 downto 0) => \NLW_EXP_OP.OP/i_shift_to_fixed/ROUND/CHAIN_GEN[36].C_MUX.CARRY_MUX_CARRY4_O_UNCONNECTED\(3 downto 0),
      S(3) => \n_0_CHAIN_GEN[39].C_MUX.CARRY_MUX_i_1\,
      S(2) => \n_0_CHAIN_GEN[38].C_MUX.CARRY_MUX_i_1\,
      S(1) => \n_0_CHAIN_GEN[37].C_MUX.CARRY_MUX_i_1\,
      S(0) => \n_0_CHAIN_GEN[36].C_MUX.CARRY_MUX_i_1\
    );
\EXP_OP.OP/i_shift_to_fixed/ROUND/CHAIN_GEN[36].C_MUX.CARRY_MUX_CARRY4_GND\: unisim.vcomponents.GND
    port map (
      G => lopt_17
    );
\EXP_OP.OP/i_shift_to_fixed/ROUND/CHAIN_GEN[40].C_MUX.CARRY_MUX_CARRY4\: unisim.vcomponents.CARRY4
    port map (
      CI => \n_0_EXP_OP.OP/i_shift_to_fixed/ROUND/CHAIN_GEN[39].C_MUX.CARRY_MUX\,
      CO(3) => \n_0_EXP_OP.OP/i_shift_to_fixed/ROUND/CHAIN_GEN[43].C_MUX.CARRY_MUX\,
      CO(2 downto 0) => \NLW_EXP_OP.OP/i_shift_to_fixed/ROUND/CHAIN_GEN[40].C_MUX.CARRY_MUX_CARRY4_CO_UNCONNECTED\(2 downto 0),
      CYINIT => lopt_18,
      DI(3) => \<const0>\,
      DI(2) => \<const0>\,
      DI(1) => \<const0>\,
      DI(0) => \<const0>\,
      O(3 downto 0) => \NLW_EXP_OP.OP/i_shift_to_fixed/ROUND/CHAIN_GEN[40].C_MUX.CARRY_MUX_CARRY4_O_UNCONNECTED\(3 downto 0),
      S(3) => \n_0_CHAIN_GEN[43].C_MUX.CARRY_MUX_i_1\,
      S(2) => \n_0_CHAIN_GEN[42].C_MUX.CARRY_MUX_i_1\,
      S(1) => \n_0_CHAIN_GEN[41].C_MUX.CARRY_MUX_i_1\,
      S(0) => \n_0_CHAIN_GEN[40].C_MUX.CARRY_MUX_i_1\
    );
\EXP_OP.OP/i_shift_to_fixed/ROUND/CHAIN_GEN[40].C_MUX.CARRY_MUX_CARRY4_GND\: unisim.vcomponents.GND
    port map (
      G => lopt_18
    );
\EXP_OP.OP/i_shift_to_fixed/ROUND/CHAIN_GEN[44].C_MUX.CARRY_MUX_CARRY4\: unisim.vcomponents.CARRY4
    port map (
      CI => \n_0_EXP_OP.OP/i_shift_to_fixed/ROUND/CHAIN_GEN[43].C_MUX.CARRY_MUX\,
      CO(3) => \n_0_EXP_OP.OP/i_shift_to_fixed/ROUND/CHAIN_GEN[47].C_MUX.CARRY_MUX\,
      CO(2 downto 0) => \NLW_EXP_OP.OP/i_shift_to_fixed/ROUND/CHAIN_GEN[44].C_MUX.CARRY_MUX_CARRY4_CO_UNCONNECTED\(2 downto 0),
      CYINIT => lopt_19,
      DI(3) => \<const0>\,
      DI(2) => \<const0>\,
      DI(1) => \<const0>\,
      DI(0) => \<const0>\,
      O(3 downto 0) => \NLW_EXP_OP.OP/i_shift_to_fixed/ROUND/CHAIN_GEN[44].C_MUX.CARRY_MUX_CARRY4_O_UNCONNECTED\(3 downto 0),
      S(3) => \n_0_CHAIN_GEN[47].C_MUX.CARRY_MUX_i_1\,
      S(2) => \n_0_CHAIN_GEN[46].C_MUX.CARRY_MUX_i_1\,
      S(1) => \n_0_CHAIN_GEN[45].C_MUX.CARRY_MUX_i_1\,
      S(0) => \n_0_CHAIN_GEN[44].C_MUX.CARRY_MUX_i_1\
    );
\EXP_OP.OP/i_shift_to_fixed/ROUND/CHAIN_GEN[44].C_MUX.CARRY_MUX_CARRY4_GND\: unisim.vcomponents.GND
    port map (
      G => lopt_19
    );
\EXP_OP.OP/i_shift_to_fixed/ROUND/CHAIN_GEN[48].C_MUX.CARRY_MUX_CARRY4\: unisim.vcomponents.CARRY4
    port map (
      CI => \n_0_EXP_OP.OP/i_shift_to_fixed/ROUND/CHAIN_GEN[47].C_MUX.CARRY_MUX\,
      CO(3) => \n_0_EXP_OP.OP/i_shift_to_fixed/ROUND/CHAIN_GEN[51].C_MUX.CARRY_MUX\,
      CO(2 downto 0) => \NLW_EXP_OP.OP/i_shift_to_fixed/ROUND/CHAIN_GEN[48].C_MUX.CARRY_MUX_CARRY4_CO_UNCONNECTED\(2 downto 0),
      CYINIT => lopt_20,
      DI(3) => \<const0>\,
      DI(2) => \<const0>\,
      DI(1) => \<const0>\,
      DI(0) => \<const0>\,
      O(3 downto 0) => \NLW_EXP_OP.OP/i_shift_to_fixed/ROUND/CHAIN_GEN[48].C_MUX.CARRY_MUX_CARRY4_O_UNCONNECTED\(3 downto 0),
      S(3) => \n_0_CHAIN_GEN[51].C_MUX.CARRY_MUX_i_1\,
      S(2) => \n_0_CHAIN_GEN[50].C_MUX.CARRY_MUX_i_1\,
      S(1) => \n_0_CHAIN_GEN[49].C_MUX.CARRY_MUX_i_1\,
      S(0) => \n_0_CHAIN_GEN[48].C_MUX.CARRY_MUX_i_1\
    );
\EXP_OP.OP/i_shift_to_fixed/ROUND/CHAIN_GEN[48].C_MUX.CARRY_MUX_CARRY4_GND\: unisim.vcomponents.GND
    port map (
      G => lopt_20
    );
\EXP_OP.OP/i_shift_to_fixed/ROUND/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4\: unisim.vcomponents.CARRY4
    port map (
      CI => \n_0_EXP_OP.OP/i_shift_to_fixed/ROUND/CHAIN_GEN[3].C_MUX.CARRY_MUX\,
      CO(3) => \n_0_EXP_OP.OP/i_shift_to_fixed/ROUND/CHAIN_GEN[7].C_MUX.CARRY_MUX\,
      CO(2 downto 0) => \NLW_EXP_OP.OP/i_shift_to_fixed/ROUND/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4_CO_UNCONNECTED\(2 downto 0),
      CYINIT => lopt_9,
      DI(3) => \<const0>\,
      DI(2) => \<const0>\,
      DI(1) => \<const0>\,
      DI(0) => \<const0>\,
      O(3 downto 0) => \NLW_EXP_OP.OP/i_shift_to_fixed/ROUND/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4_O_UNCONNECTED\(3 downto 0),
      S(3) => \n_0_CHAIN_GEN[7].C_MUX.CARRY_MUX_i_1__0\,
      S(2) => \n_0_CHAIN_GEN[6].C_MUX.CARRY_MUX_i_1__0\,
      S(1) => \n_0_CHAIN_GEN[5].C_MUX.CARRY_MUX_i_1__1\,
      S(0) => \n_0_CHAIN_GEN[4].C_MUX.CARRY_MUX_i_1__2\
    );
\EXP_OP.OP/i_shift_to_fixed/ROUND/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4_GND\: unisim.vcomponents.GND
    port map (
      G => lopt_9
    );
\EXP_OP.OP/i_shift_to_fixed/ROUND/CHAIN_GEN[52].C_MUX.CARRY_MUX_CARRY4\: unisim.vcomponents.CARRY4
    port map (
      CI => \n_0_EXP_OP.OP/i_shift_to_fixed/ROUND/CHAIN_GEN[51].C_MUX.CARRY_MUX\,
      CO(3) => \n_0_EXP_OP.OP/i_shift_to_fixed/ROUND/CHAIN_GEN[55].C_MUX.CARRY_MUX\,
      CO(2 downto 0) => \NLW_EXP_OP.OP/i_shift_to_fixed/ROUND/CHAIN_GEN[52].C_MUX.CARRY_MUX_CARRY4_CO_UNCONNECTED\(2 downto 0),
      CYINIT => lopt_21,
      DI(3) => \<const0>\,
      DI(2) => \<const0>\,
      DI(1) => \<const0>\,
      DI(0) => \<const0>\,
      O(3 downto 0) => \NLW_EXP_OP.OP/i_shift_to_fixed/ROUND/CHAIN_GEN[52].C_MUX.CARRY_MUX_CARRY4_O_UNCONNECTED\(3 downto 0),
      S(3) => \n_0_CHAIN_GEN[55].C_MUX.CARRY_MUX_i_1\,
      S(2) => \n_0_CHAIN_GEN[54].C_MUX.CARRY_MUX_i_1\,
      S(1) => \n_0_CHAIN_GEN[53].C_MUX.CARRY_MUX_i_1\,
      S(0) => \n_0_CHAIN_GEN[52].C_MUX.CARRY_MUX_i_1\
    );
\EXP_OP.OP/i_shift_to_fixed/ROUND/CHAIN_GEN[52].C_MUX.CARRY_MUX_CARRY4_GND\: unisim.vcomponents.GND
    port map (
      G => lopt_21
    );
\EXP_OP.OP/i_shift_to_fixed/ROUND/CHAIN_GEN[56].C_MUX.CARRY_MUX_CARRY4\: unisim.vcomponents.CARRY4
    port map (
      CI => \n_0_EXP_OP.OP/i_shift_to_fixed/ROUND/CHAIN_GEN[55].C_MUX.CARRY_MUX\,
      CO(3) => \n_0_EXP_OP.OP/i_shift_to_fixed/ROUND/CHAIN_GEN[59].C_MUX.CARRY_MUX\,
      CO(2 downto 0) => \NLW_EXP_OP.OP/i_shift_to_fixed/ROUND/CHAIN_GEN[56].C_MUX.CARRY_MUX_CARRY4_CO_UNCONNECTED\(2 downto 0),
      CYINIT => lopt_22,
      DI(3) => \<const0>\,
      DI(2) => \<const0>\,
      DI(1) => \<const0>\,
      DI(0) => \<const0>\,
      O(3 downto 0) => \NLW_EXP_OP.OP/i_shift_to_fixed/ROUND/CHAIN_GEN[56].C_MUX.CARRY_MUX_CARRY4_O_UNCONNECTED\(3 downto 0),
      S(3) => \n_0_CHAIN_GEN[59].C_MUX.CARRY_MUX_i_1\,
      S(2) => \n_0_CHAIN_GEN[58].C_MUX.CARRY_MUX_i_1\,
      S(1) => \n_0_CHAIN_GEN[57].C_MUX.CARRY_MUX_i_1\,
      S(0) => \n_0_CHAIN_GEN[56].C_MUX.CARRY_MUX_i_1\
    );
\EXP_OP.OP/i_shift_to_fixed/ROUND/CHAIN_GEN[56].C_MUX.CARRY_MUX_CARRY4_GND\: unisim.vcomponents.GND
    port map (
      G => lopt_22
    );
\EXP_OP.OP/i_shift_to_fixed/ROUND/CHAIN_GEN[60].C_MUX.CARRY_MUX_CARRY4\: unisim.vcomponents.CARRY4
    port map (
      CI => \n_0_EXP_OP.OP/i_shift_to_fixed/ROUND/CHAIN_GEN[59].C_MUX.CARRY_MUX\,
      CO(3) => \n_0_EXP_OP.OP/i_shift_to_fixed/ROUND/CHAIN_GEN[63].C_MUX.CARRY_MUX\,
      CO(2 downto 0) => \NLW_EXP_OP.OP/i_shift_to_fixed/ROUND/CHAIN_GEN[60].C_MUX.CARRY_MUX_CARRY4_CO_UNCONNECTED\(2 downto 0),
      CYINIT => lopt_23,
      DI(3) => \<const0>\,
      DI(2) => \<const0>\,
      DI(1) => \<const0>\,
      DI(0) => \<const0>\,
      O(3 downto 0) => \NLW_EXP_OP.OP/i_shift_to_fixed/ROUND/CHAIN_GEN[60].C_MUX.CARRY_MUX_CARRY4_O_UNCONNECTED\(3 downto 0),
      S(3) => \n_0_CHAIN_GEN[63].C_MUX.CARRY_MUX_i_1\,
      S(2) => \n_0_CHAIN_GEN[62].C_MUX.CARRY_MUX_i_1\,
      S(1) => \n_0_CHAIN_GEN[61].C_MUX.CARRY_MUX_i_1\,
      S(0) => \n_0_CHAIN_GEN[60].C_MUX.CARRY_MUX_i_1\
    );
\EXP_OP.OP/i_shift_to_fixed/ROUND/CHAIN_GEN[60].C_MUX.CARRY_MUX_CARRY4_GND\: unisim.vcomponents.GND
    port map (
      G => lopt_23
    );
\EXP_OP.OP/i_shift_to_fixed/ROUND/CHAIN_GEN[64].C_MUX.CARRY_MUX_CARRY4\: unisim.vcomponents.CARRY4
    port map (
      CI => \n_0_EXP_OP.OP/i_shift_to_fixed/ROUND/CHAIN_GEN[63].C_MUX.CARRY_MUX\,
      CO(3 downto 0) => \NLW_EXP_OP.OP/i_shift_to_fixed/ROUND/CHAIN_GEN[64].C_MUX.CARRY_MUX_CARRY4_CO_UNCONNECTED\(3 downto 0),
      CYINIT => lopt_24,
      DI(3) => \NLW_EXP_OP.OP/i_shift_to_fixed/ROUND/CHAIN_GEN[64].C_MUX.CARRY_MUX_CARRY4_DI_UNCONNECTED\(3),
      DI(2) => \<const0>\,
      DI(1) => \<const0>\,
      DI(0) => \<const0>\,
      O(3) => \EXP_OP.OP/i_shift_to_fixed/p_0_in9_in\,
      O(2 downto 0) => \NLW_EXP_OP.OP/i_shift_to_fixed/ROUND/CHAIN_GEN[64].C_MUX.CARRY_MUX_CARRY4_O_UNCONNECTED\(2 downto 0),
      S(3) => \EXP_OP.OP/i_shift_to_fixed/SIGN_DEL/i_pipe/first_q\,
      S(2) => \n_0_CHAIN_GEN[66].C_MUX.CARRY_MUX_i_1\,
      S(1) => \n_0_CHAIN_GEN[65].C_MUX.CARRY_MUX_i_1\,
      S(0) => \n_0_CHAIN_GEN[64].C_MUX.CARRY_MUX_i_1\
    );
\EXP_OP.OP/i_shift_to_fixed/ROUND/CHAIN_GEN[64].C_MUX.CARRY_MUX_CARRY4_GND\: unisim.vcomponents.GND
    port map (
      G => lopt_24
    );
\EXP_OP.OP/i_shift_to_fixed/ROUND/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4\: unisim.vcomponents.CARRY4
    port map (
      CI => \n_0_EXP_OP.OP/i_shift_to_fixed/ROUND/CHAIN_GEN[7].C_MUX.CARRY_MUX\,
      CO(3) => \n_0_EXP_OP.OP/i_shift_to_fixed/ROUND/CHAIN_GEN[11].C_MUX.CARRY_MUX\,
      CO(2 downto 0) => \NLW_EXP_OP.OP/i_shift_to_fixed/ROUND/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4_CO_UNCONNECTED\(2 downto 0),
      CYINIT => lopt_10,
      DI(3) => \<const0>\,
      DI(2) => \<const0>\,
      DI(1) => \<const0>\,
      DI(0) => \<const0>\,
      O(3 downto 0) => \NLW_EXP_OP.OP/i_shift_to_fixed/ROUND/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4_O_UNCONNECTED\(3 downto 0),
      S(3) => \n_0_CHAIN_GEN[11].C_MUX.CARRY_MUX_i_1__0\,
      S(2) => \n_0_CHAIN_GEN[10].C_MUX.CARRY_MUX_i_1__0\,
      S(1) => \n_0_CHAIN_GEN[9].C_MUX.CARRY_MUX_i_1__0\,
      S(0) => \n_0_CHAIN_GEN[8].C_MUX.CARRY_MUX_i_1__0\
    );
\EXP_OP.OP/i_shift_to_fixed/ROUND/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4_GND\: unisim.vcomponents.GND
    port map (
      G => lopt_10
    );
\EXP_OP.OP/i_shift_to_fixed/SIGN_DEL/i_pipe/opt_has_pipe.first_q_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => \<const0>\,
      Q => \EXP_OP.OP/i_shift_to_fixed/SIGN_DEL/i_pipe/first_q\,
      R => \<const0>\
    );
\EXP_OP.OP/i_shift_to_fixed/ZERO_DEL/i_pipe/opt_has_pipe.first_q_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => \EXP_OP.OP/i_shift_to_fixed/zeros_pz\,
      Q => \EXP_OP.OP/i_shift_to_fixed/ZERO_DEL/i_pipe/first_q\,
      R => \<const0>\
    );
\EXP_OP.OP/i_special_detect/detector/EXP_DET_LUT.EXP_ALL_ONE_DEL/i_pipe/opt_has_pipe.first_q_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => \n_0_opt_has_pipe.first_q[0]_i_1__6\,
      Q => \EXP_OP.OP/i_special_detect/detector/EXP_DET_LUT.EXP_ALL_ONE_DEL/i_pipe/first_q\,
      R => \<const0>\
    );
\EXP_OP.OP/i_special_detect/detector/EXP_DET_LUT.EXP_ALL_ZERO_DEL/i_pipe/opt_has_pipe.first_q_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => \n_0_opt_has_pipe.first_q[0]_i_1__0\,
      Q => \EXP_OP.OP/i_special_detect/detector/EXP_DET_LUT.EXP_ALL_ZERO_DEL/i_pipe/first_q\,
      R => \<const0>\
    );
\EXP_OP.OP/i_special_detect/detector/MANT_LUTS.CHUNK_IS_ZERO_DEL/i_pipe/opt_has_pipe.first_q_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => \n_0_opt_has_pipe.first_q[0]_i_1__7\,
      Q => \EXP_OP.OP/i_special_detect/detector/MANT_LUTS.CHUNK_IS_ZERO_DEL/i_pipe/first_q\(0),
      R => \<const0>\
    );
\EXP_OP.OP/i_special_detect/detector/MANT_LUTS.CHUNK_IS_ZERO_DEL/i_pipe/opt_has_pipe.first_q_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => \n_0_opt_has_pipe.first_q[1]_i_1__1\,
      Q => \EXP_OP.OP/i_special_detect/detector/MANT_LUTS.CHUNK_IS_ZERO_DEL/i_pipe/first_q\(1),
      R => \<const0>\
    );
\EXP_OP.OP/i_special_detect/input_sign_delay_balance/i_pipe/opt_has_pipe.first_q_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => s_axis_a_tdata(63),
      Q => \EXP_OP.OP/i_special_detect/input_sign_delay_balance/i_pipe/first_q\,
      R => \<const0>\
    );
\EXP_OP.OP/i_special_detect/input_sign_delay_balance/i_pipe/opt_has_pipe.i_pipe[11].pipe_reg[11][0]_srl10\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => \<const1>\,
      A1 => \<const0>\,
      A2 => \<const0>\,
      A3 => \<const1>\,
      CE => aclken,
      CLK => aclk,
      D => \EXP_OP.OP/i_special_detect/input_sign_delay_balance/i_pipe/first_q\,
      Q => \n_0_EXP_OP.OP/i_special_detect/input_sign_delay_balance/i_pipe/opt_has_pipe.i_pipe[11].pipe_reg[11][0]_srl10\
    );
\EXP_OP.OP/i_special_detect/input_sign_delay_balance/i_pipe/opt_has_pipe.i_pipe[12].pipe_reg[12][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => \n_0_EXP_OP.OP/i_special_detect/input_sign_delay_balance/i_pipe/opt_has_pipe.i_pipe[11].pipe_reg[11][0]_srl10\,
      Q => \EXP_OP.OP/input_sign\,
      R => \<const0>\
    );
\EXP_OP.OP/i_special_detect/range_overflow_detect/C_CHAIN/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4\: unisim.vcomponents.CARRY4
    port map (
      CI => lopt,
      CO(3) => \n_0_EXP_OP.OP/i_special_detect/range_overflow_detect/C_CHAIN/CHAIN_GEN[3].C_MUX.CARRY_MUX\,
      CO(2 downto 0) => \NLW_EXP_OP.OP/i_special_detect/range_overflow_detect/C_CHAIN/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4_CO_UNCONNECTED\(2 downto 0),
      CYINIT => \<const0>\,
      DI(3) => \EXP_OP.OP/i_special_detect/range_overflow_detect/ADD_MANT_GEN[3].di_reg\,
      DI(2) => \EXP_OP.OP/i_special_detect/range_overflow_detect/ADD_MANT_GEN[2].di_reg\,
      DI(1) => \EXP_OP.OP/i_special_detect/range_overflow_detect/ADD_MANT_GEN[1].di_reg\,
      DI(0) => \EXP_OP.OP/i_special_detect/range_overflow_detect/ADD_MANT_GEN[0].di_reg\,
      O(3 downto 0) => \NLW_EXP_OP.OP/i_special_detect/range_overflow_detect/C_CHAIN/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4_O_UNCONNECTED\(3 downto 0),
      S(3) => \EXP_OP.OP/i_special_detect/range_overflow_detect/ADD_MANT_GEN[3].lut_op_reg\,
      S(2) => \EXP_OP.OP/i_special_detect/range_underflow_detect/ADD_MANT_GEN[2].lut_op_reg\,
      S(1) => \EXP_OP.OP/i_special_detect/range_overflow_detect/ADD_MANT_GEN[1].lut_op_reg\,
      S(0) => \EXP_OP.OP/i_special_detect/range_overflow_detect/ADD_MANT_GEN[0].lut_op_reg\
    );
\EXP_OP.OP/i_special_detect/range_overflow_detect/C_CHAIN/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4_GND\: unisim.vcomponents.GND
    port map (
      G => lopt
    );
\EXP_OP.OP/i_special_detect/range_overflow_detect/C_CHAIN/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4\: unisim.vcomponents.CARRY4
    port map (
      CI => \n_0_EXP_OP.OP/i_special_detect/range_overflow_detect/C_CHAIN/CHAIN_GEN[3].C_MUX.CARRY_MUX\,
      CO(3 downto 2) => \NLW_EXP_OP.OP/i_special_detect/range_overflow_detect/C_CHAIN/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \EXP_OP.OP/i_special_detect/range_overflow_detect/C_CHAIN/D\,
      CO(0) => \NLW_EXP_OP.OP/i_special_detect/range_overflow_detect/C_CHAIN/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4_CO_UNCONNECTED\(0),
      CYINIT => lopt_1,
      DI(3 downto 2) => \NLW_EXP_OP.OP/i_special_detect/range_overflow_detect/C_CHAIN/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4_DI_UNCONNECTED\(3 downto 2),
      DI(1) => \<const0>\,
      DI(0) => \EXP_OP.OP/i_special_detect/range_overflow_detect/ADD_MANT_GEN[4].di_reg\,
      O(3 downto 0) => \NLW_EXP_OP.OP/i_special_detect/range_overflow_detect/C_CHAIN/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4_O_UNCONNECTED\(3 downto 0),
      S(3 downto 2) => \NLW_EXP_OP.OP/i_special_detect/range_overflow_detect/C_CHAIN/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4_S_UNCONNECTED\(3 downto 2),
      S(1) => s_axis_a_tdata(62),
      S(0) => \EXP_OP.OP/i_special_detect/range_overflow_detect/ADD_MANT_GEN[4].lut_op_reg\
    );
\EXP_OP.OP/i_special_detect/range_overflow_detect/C_CHAIN/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4_GND\: unisim.vcomponents.GND
    port map (
      G => lopt_1
    );
\EXP_OP.OP/i_special_detect/range_overflow_detect/C_CHAIN/CHAIN_GEN[5].CARRYS_DEL.NEED_DEL.CARRYS_DEL/i_pipe/opt_has_pipe.first_q_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => \n_0_EXP_OP.OP/i_special_detect/range_overflow_detect/C_CHAIN/CHAIN_GEN[5].CARRYS_DEL.NEED_DEL.CARRYS_FD\,
      Q => \EXP_OP.OP/i_special_detect/range_overflow_detect/C_CHAIN/CHAIN_GEN[5].CARRYS_DEL.NEED_DEL.CARRYS_DEL/i_pipe/first_q\,
      R => \<const0>\
    );
\EXP_OP.OP/i_special_detect/range_overflow_detect/C_CHAIN/CHAIN_GEN[5].CARRYS_DEL.NEED_DEL.CARRYS_DEL/i_pipe/opt_has_pipe.i_pipe[10].pipe_reg[10][0]_srl9\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => \<const0>\,
      A1 => \<const0>\,
      A2 => \<const0>\,
      A3 => \<const1>\,
      CE => aclken,
      CLK => aclk,
      D => \EXP_OP.OP/i_special_detect/range_overflow_detect/C_CHAIN/CHAIN_GEN[5].CARRYS_DEL.NEED_DEL.CARRYS_DEL/i_pipe/first_q\,
      Q => \n_0_EXP_OP.OP/i_special_detect/range_overflow_detect/C_CHAIN/CHAIN_GEN[5].CARRYS_DEL.NEED_DEL.CARRYS_DEL/i_pipe/opt_has_pipe.i_pipe[10].pipe_reg[10][0]_srl9\
    );
\EXP_OP.OP/i_special_detect/range_overflow_detect/C_CHAIN/CHAIN_GEN[5].CARRYS_DEL.NEED_DEL.CARRYS_DEL/i_pipe/opt_has_pipe.i_pipe[11].pipe_reg[11][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => \n_0_EXP_OP.OP/i_special_detect/range_overflow_detect/C_CHAIN/CHAIN_GEN[5].CARRYS_DEL.NEED_DEL.CARRYS_DEL/i_pipe/opt_has_pipe.i_pipe[10].pipe_reg[10][0]_srl9\,
      Q => \EXP_OP.OP/input_is_overflow\,
      R => \<const0>\
    );
\EXP_OP.OP/i_special_detect/range_overflow_detect/C_CHAIN/CHAIN_GEN[5].CARRYS_DEL.NEED_DEL.CARRYS_FD\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => \EXP_OP.OP/i_special_detect/range_overflow_detect/C_CHAIN/D\,
      Q => \n_0_EXP_OP.OP/i_special_detect/range_overflow_detect/C_CHAIN/CHAIN_GEN[5].CARRYS_DEL.NEED_DEL.CARRYS_FD\,
      R => GND_2
    );
\EXP_OP.OP/i_special_detect/range_underflow_detect/C_CHAIN/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4\: unisim.vcomponents.CARRY4
    port map (
      CI => lopt_2,
      CO(3) => \n_0_EXP_OP.OP/i_special_detect/range_underflow_detect/C_CHAIN/CHAIN_GEN[3].C_MUX.CARRY_MUX\,
      CO(2 downto 0) => \NLW_EXP_OP.OP/i_special_detect/range_underflow_detect/C_CHAIN/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4_CO_UNCONNECTED\(2 downto 0),
      CYINIT => \<const0>\,
      DI(3) => \EXP_OP.OP/i_special_detect/range_underflow_detect/ADD_MANT_GEN[3].di_reg\,
      DI(2) => \<const0>\,
      DI(1) => \EXP_OP.OP/i_special_detect/range_underflow_detect/ADD_MANT_GEN[1].di_reg\,
      DI(0) => \EXP_OP.OP/i_special_detect/range_underflow_detect/ADD_MANT_GEN[0].di_reg\,
      O(3 downto 0) => \NLW_EXP_OP.OP/i_special_detect/range_underflow_detect/C_CHAIN/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4_O_UNCONNECTED\(3 downto 0),
      S(3) => \EXP_OP.OP/i_special_detect/range_underflow_detect/ADD_MANT_GEN[3].lut_op_reg\,
      S(2) => \EXP_OP.OP/i_special_detect/range_underflow_detect/ADD_MANT_GEN[2].lut_op_reg\,
      S(1) => \EXP_OP.OP/i_special_detect/range_underflow_detect/ADD_MANT_GEN[1].lut_op_reg\,
      S(0) => \EXP_OP.OP/i_special_detect/range_underflow_detect/ADD_MANT_GEN[0].lut_op_reg\
    );
\EXP_OP.OP/i_special_detect/range_underflow_detect/C_CHAIN/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4_GND\: unisim.vcomponents.GND
    port map (
      G => lopt_2
    );
\EXP_OP.OP/i_special_detect/range_underflow_detect/C_CHAIN/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4\: unisim.vcomponents.CARRY4
    port map (
      CI => \n_0_EXP_OP.OP/i_special_detect/range_underflow_detect/C_CHAIN/CHAIN_GEN[3].C_MUX.CARRY_MUX\,
      CO(3 downto 2) => \NLW_EXP_OP.OP/i_special_detect/range_underflow_detect/C_CHAIN/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \EXP_OP.OP/i_special_detect/range_underflow_detect/C_CHAIN/D\,
      CO(0) => \NLW_EXP_OP.OP/i_special_detect/range_underflow_detect/C_CHAIN/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4_CO_UNCONNECTED\(0),
      CYINIT => lopt_3,
      DI(3 downto 2) => \NLW_EXP_OP.OP/i_special_detect/range_underflow_detect/C_CHAIN/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4_DI_UNCONNECTED\(3 downto 2),
      DI(1) => \<const0>\,
      DI(0) => \EXP_OP.OP/i_special_detect/range_underflow_detect/ADD_MANT_GEN[4].di_reg\,
      O(3 downto 0) => \NLW_EXP_OP.OP/i_special_detect/range_underflow_detect/C_CHAIN/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4_O_UNCONNECTED\(3 downto 0),
      S(3 downto 2) => \NLW_EXP_OP.OP/i_special_detect/range_underflow_detect/C_CHAIN/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4_S_UNCONNECTED\(3 downto 2),
      S(1) => \EXP_OP.OP/i_special_detect/range_underflow_detect/ADD_MANT_GEN[5].lut_op_reg\,
      S(0) => \EXP_OP.OP/i_special_detect/range_underflow_detect/ADD_MANT_GEN[4].lut_op_reg\
    );
\EXP_OP.OP/i_special_detect/range_underflow_detect/C_CHAIN/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4_GND\: unisim.vcomponents.GND
    port map (
      G => lopt_3
    );
\EXP_OP.OP/i_special_detect/range_underflow_detect/C_CHAIN/CHAIN_GEN[5].CARRYS_DEL.NEED_DEL.CARRYS_DEL/i_pipe/opt_has_pipe.first_q_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => \n_0_EXP_OP.OP/i_special_detect/range_underflow_detect/C_CHAIN/CHAIN_GEN[5].CARRYS_DEL.NEED_DEL.CARRYS_FD\,
      Q => \EXP_OP.OP/i_special_detect/range_underflow_detect/C_CHAIN/CHAIN_GEN[5].CARRYS_DEL.NEED_DEL.CARRYS_DEL/i_pipe/first_q\,
      R => \<const0>\
    );
\EXP_OP.OP/i_special_detect/range_underflow_detect/C_CHAIN/CHAIN_GEN[5].CARRYS_DEL.NEED_DEL.CARRYS_DEL/i_pipe/opt_has_pipe.i_pipe[10].pipe_reg[10][0]_srl9\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => \<const0>\,
      A1 => \<const0>\,
      A2 => \<const0>\,
      A3 => \<const1>\,
      CE => aclken,
      CLK => aclk,
      D => \EXP_OP.OP/i_special_detect/range_underflow_detect/C_CHAIN/CHAIN_GEN[5].CARRYS_DEL.NEED_DEL.CARRYS_DEL/i_pipe/first_q\,
      Q => \n_0_EXP_OP.OP/i_special_detect/range_underflow_detect/C_CHAIN/CHAIN_GEN[5].CARRYS_DEL.NEED_DEL.CARRYS_DEL/i_pipe/opt_has_pipe.i_pipe[10].pipe_reg[10][0]_srl9\
    );
\EXP_OP.OP/i_special_detect/range_underflow_detect/C_CHAIN/CHAIN_GEN[5].CARRYS_DEL.NEED_DEL.CARRYS_DEL/i_pipe/opt_has_pipe.i_pipe[11].pipe_reg[11][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => \n_0_EXP_OP.OP/i_special_detect/range_underflow_detect/C_CHAIN/CHAIN_GEN[5].CARRYS_DEL.NEED_DEL.CARRYS_DEL/i_pipe/opt_has_pipe.i_pipe[10].pipe_reg[10][0]_srl9\,
      Q => \EXP_OP.OP/input_is_underflow\,
      R => \<const0>\
    );
\EXP_OP.OP/i_special_detect/range_underflow_detect/C_CHAIN/CHAIN_GEN[5].CARRYS_DEL.NEED_DEL.CARRYS_FD\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => \EXP_OP.OP/i_special_detect/range_underflow_detect/C_CHAIN/D\,
      Q => \n_0_EXP_OP.OP/i_special_detect/range_underflow_detect/C_CHAIN/CHAIN_GEN[5].CARRYS_DEL.NEED_DEL.CARRYS_FD\,
      R => GND_2
    );
\EXP_OP.OP/i_special_detect/specialcase_delay_balance/i_pipe/opt_has_pipe.first_q_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => \n_0_opt_has_pipe.first_q[0]_i_1__4\,
      Q => \EXP_OP.OP/i_special_detect/specialcase_delay_balance/i_pipe/first_q\(0),
      R => \<const0>\
    );
\EXP_OP.OP/i_special_detect/specialcase_delay_balance/i_pipe/opt_has_pipe.first_q_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => \n_0_opt_has_pipe.first_q[1]_i_1__4\,
      Q => \EXP_OP.OP/i_special_detect/specialcase_delay_balance/i_pipe/first_q\(1),
      R => \<const0>\
    );
\EXP_OP.OP/i_special_detect/specialcase_delay_balance/i_pipe/opt_has_pipe.i_pipe[10].pipe_reg[10][0]_srl9\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => \<const0>\,
      A1 => \<const0>\,
      A2 => \<const0>\,
      A3 => \<const1>\,
      CE => aclken,
      CLK => aclk,
      D => \EXP_OP.OP/i_special_detect/specialcase_delay_balance/i_pipe/first_q\(0),
      Q => \n_0_EXP_OP.OP/i_special_detect/specialcase_delay_balance/i_pipe/opt_has_pipe.i_pipe[10].pipe_reg[10][0]_srl9\
    );
\EXP_OP.OP/i_special_detect/specialcase_delay_balance/i_pipe/opt_has_pipe.i_pipe[10].pipe_reg[10][1]_srl9\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => \<const0>\,
      A1 => \<const0>\,
      A2 => \<const0>\,
      A3 => \<const1>\,
      CE => aclken,
      CLK => aclk,
      D => \EXP_OP.OP/i_special_detect/specialcase_delay_balance/i_pipe/first_q\(1),
      Q => \n_0_EXP_OP.OP/i_special_detect/specialcase_delay_balance/i_pipe/opt_has_pipe.i_pipe[10].pipe_reg[10][1]_srl9\
    );
\EXP_OP.OP/i_special_detect/specialcase_delay_balance/i_pipe/opt_has_pipe.i_pipe[11].pipe_reg[11][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => \n_0_EXP_OP.OP/i_special_detect/specialcase_delay_balance/i_pipe/opt_has_pipe.i_pipe[10].pipe_reg[10][0]_srl9\,
      Q => \EXP_OP.OP/special_case\(0),
      R => \<const0>\
    );
\EXP_OP.OP/i_special_detect/specialcase_delay_balance/i_pipe/opt_has_pipe.i_pipe[11].pipe_reg[11][1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => \n_0_EXP_OP.OP/i_special_detect/specialcase_delay_balance/i_pipe/opt_has_pipe.i_pipe[10].pipe_reg[10][1]_srl9\,
      Q => \EXP_OP.OP/special_case\(1),
      R => \<const0>\
    );
\EXP_OP.OP/i_unbiased_is_127/CARRY_ZERO_DET/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4\: unisim.vcomponents.CARRY4
    port map (
      CI => lopt_33,
      CO(3 downto 2) => \NLW_EXP_OP.OP/i_unbiased_is_127/CARRY_ZERO_DET/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \EXP_OP.OP/unbiased_is_127\,
      CO(0) => \NLW_EXP_OP.OP/i_unbiased_is_127/CARRY_ZERO_DET/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4_CO_UNCONNECTED\(0),
      CYINIT => \<const1>\,
      DI(3 downto 2) => \NLW_EXP_OP.OP/i_unbiased_is_127/CARRY_ZERO_DET/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4_DI_UNCONNECTED\(3 downto 2),
      DI(1) => \<const0>\,
      DI(0) => \<const0>\,
      O(3 downto 0) => \NLW_EXP_OP.OP/i_unbiased_is_127/CARRY_ZERO_DET/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4_O_UNCONNECTED\(3 downto 0),
      S(3 downto 2) => \NLW_EXP_OP.OP/i_unbiased_is_127/CARRY_ZERO_DET/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4_S_UNCONNECTED\(3 downto 2),
      S(1 downto 0) => \EXP_OP.OP/i_unbiased_is_127/chunk_det\(1 downto 0)
    );
\EXP_OP.OP/i_unbiased_is_127/CARRY_ZERO_DET/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4_GND\: unisim.vcomponents.GND
    port map (
      G => lopt_33
    );
\EXP_OP.OP/i_unbiased_lower_not_all_zeros/WIDE_NOR/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4\: unisim.vcomponents.CARRY4
    port map (
      CI => lopt_34,
      CO(3 downto 2) => \NLW_EXP_OP.OP/i_unbiased_lower_not_all_zeros/WIDE_NOR/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \EXP_OP.OP/unbiased_lower_not_all_zeros\,
      CO(0) => \NLW_EXP_OP.OP/i_unbiased_lower_not_all_zeros/WIDE_NOR/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4_CO_UNCONNECTED\(0),
      CYINIT => \<const0>\,
      DI(3 downto 2) => \NLW_EXP_OP.OP/i_unbiased_lower_not_all_zeros/WIDE_NOR/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4_DI_UNCONNECTED\(3 downto 2),
      DI(1) => \<const1>\,
      DI(0) => \<const1>\,
      O(3 downto 0) => \NLW_EXP_OP.OP/i_unbiased_lower_not_all_zeros/WIDE_NOR/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4_O_UNCONNECTED\(3 downto 0),
      S(3 downto 2) => \NLW_EXP_OP.OP/i_unbiased_lower_not_all_zeros/WIDE_NOR/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4_S_UNCONNECTED\(3 downto 2),
      S(1 downto 0) => \EXP_OP.OP/i_unbiased_lower_not_all_zeros/zero_det\(1 downto 0)
    );
\EXP_OP.OP/i_unbiased_lower_not_all_zeros/WIDE_NOR/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4_GND\: unisim.vcomponents.GND
    port map (
      G => lopt_34
    );
GND: unisim.vcomponents.GND
    port map (
      G => \<const0>\
    );
GND_1: unisim.vcomponents.GND
    port map (
      G => GND_2
    );
\MUX_LOOP[2].OTHER_LEVELS.DO_CHUNKS[0].LUT6_STRUCT_MUX.MUX0_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A9995555"
    )
    port map (
      I0 => s_axis_a_tdata(56),
      I1 => s_axis_a_tdata(54),
      I2 => s_axis_a_tdata(53),
      I3 => s_axis_a_tdata(52),
      I4 => s_axis_a_tdata(55),
      O => \n_0_MUX_LOOP[2].OTHER_LEVELS.DO_CHUNKS[0].LUT6_STRUCT_MUX.MUX0_i_1\
    );
\MUX_LOOP[2].OTHER_LEVELS.DO_CHUNKS[0].LUT6_STRUCT_MUX.MUX0_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0A200A220A202A22"
    )
    port map (
      I0 => \EXP_OP.OP/i_shift_to_fixed/ALIGN_Z_D/p_0_in40_in\,
      I1 => s_axis_a_tdata(4),
      I2 => s_axis_a_tdata(52),
      I3 => s_axis_a_tdata(53),
      I4 => s_axis_a_tdata(5),
      I5 => s_axis_a_tdata(6),
      O => \n_0_MUX_LOOP[2].OTHER_LEVELS.DO_CHUNKS[0].LUT6_STRUCT_MUX.MUX0_i_10\
    );
\MUX_LOOP[2].OTHER_LEVELS.DO_CHUNKS[0].LUT6_STRUCT_MUX.MUX0_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0A200A220A202A22"
    )
    port map (
      I0 => \EXP_OP.OP/i_shift_to_fixed/ALIGN_Z_D/p_0_in37_in\,
      I1 => s_axis_a_tdata(8),
      I2 => s_axis_a_tdata(52),
      I3 => s_axis_a_tdata(53),
      I4 => s_axis_a_tdata(9),
      I5 => s_axis_a_tdata(10),
      O => \n_0_MUX_LOOP[2].OTHER_LEVELS.DO_CHUNKS[0].LUT6_STRUCT_MUX.MUX0_i_11\
    );
\MUX_LOOP[2].OTHER_LEVELS.DO_CHUNKS[0].LUT6_STRUCT_MUX.MUX0_i_12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0313F1F1"
    )
    port map (
      I0 => s_axis_a_tdata(1),
      I1 => s_axis_a_tdata(0),
      I2 => s_axis_a_tdata(53),
      I3 => s_axis_a_tdata(2),
      I4 => s_axis_a_tdata(52),
      O => \n_0_MUX_LOOP[2].OTHER_LEVELS.DO_CHUNKS[0].LUT6_STRUCT_MUX.MUX0_i_12\
    );
\MUX_LOOP[2].OTHER_LEVELS.DO_CHUNKS[0].LUT6_STRUCT_MUX.MUX0_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0A200A220A202A22"
    )
    port map (
      I0 => \EXP_OP.OP/i_shift_to_fixed/ALIGN_Z_D/p_0_in25_in\,
      I1 => s_axis_a_tdata(28),
      I2 => s_axis_a_tdata(52),
      I3 => s_axis_a_tdata(53),
      I4 => s_axis_a_tdata(29),
      I5 => s_axis_a_tdata(30),
      O => \n_0_MUX_LOOP[2].OTHER_LEVELS.DO_CHUNKS[0].LUT6_STRUCT_MUX.MUX0_i_13\
    );
\MUX_LOOP[2].OTHER_LEVELS.DO_CHUNKS[0].LUT6_STRUCT_MUX.MUX0_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0A200A220A202A22"
    )
    port map (
      I0 => \EXP_OP.OP/i_shift_to_fixed/ALIGN_Z_D/p_0_in31_in\,
      I1 => s_axis_a_tdata(20),
      I2 => s_axis_a_tdata(52),
      I3 => s_axis_a_tdata(53),
      I4 => s_axis_a_tdata(21),
      I5 => s_axis_a_tdata(22),
      O => \n_0_MUX_LOOP[2].OTHER_LEVELS.DO_CHUNKS[0].LUT6_STRUCT_MUX.MUX0_i_14\
    );
\MUX_LOOP[2].OTHER_LEVELS.DO_CHUNKS[0].LUT6_STRUCT_MUX.MUX0_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0A200A220A202A22"
    )
    port map (
      I0 => \EXP_OP.OP/i_shift_to_fixed/ALIGN_Z_D/p_0_in28_in\,
      I1 => s_axis_a_tdata(24),
      I2 => s_axis_a_tdata(52),
      I3 => s_axis_a_tdata(53),
      I4 => s_axis_a_tdata(25),
      I5 => s_axis_a_tdata(26),
      O => \n_0_MUX_LOOP[2].OTHER_LEVELS.DO_CHUNKS[0].LUT6_STRUCT_MUX.MUX0_i_15\
    );
\MUX_LOOP[2].OTHER_LEVELS.DO_CHUNKS[0].LUT6_STRUCT_MUX.MUX0_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0A200A220A202A22"
    )
    port map (
      I0 => \EXP_OP.OP/i_shift_to_fixed/ALIGN_Z_D/p_0_in22_in\,
      I1 => s_axis_a_tdata(16),
      I2 => s_axis_a_tdata(52),
      I3 => s_axis_a_tdata(53),
      I4 => s_axis_a_tdata(17),
      I5 => s_axis_a_tdata(18),
      O => \n_0_MUX_LOOP[2].OTHER_LEVELS.DO_CHUNKS[0].LUT6_STRUCT_MUX.MUX0_i_16\
    );
\MUX_LOOP[2].OTHER_LEVELS.DO_CHUNKS[0].LUT6_STRUCT_MUX.MUX0_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EBBB2888"
    )
    port map (
      I0 => \n_0_MUX_LOOP[2].OTHER_LEVELS.DO_CHUNKS[0].LUT6_STRUCT_MUX.MUX0_i_4\,
      I1 => s_axis_a_tdata(54),
      I2 => s_axis_a_tdata(53),
      I3 => s_axis_a_tdata(52),
      I4 => \n_0_MUX_LOOP[2].OTHER_LEVELS.DO_CHUNKS[0].LUT6_STRUCT_MUX.MUX0_i_5\,
      O => \n_0_MUX_LOOP[2].OTHER_LEVELS.DO_CHUNKS[0].LUT6_STRUCT_MUX.MUX0_i_2\
    );
\MUX_LOOP[2].OTHER_LEVELS.DO_CHUNKS[0].LUT6_STRUCT_MUX.MUX0_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EBBB2888"
    )
    port map (
      I0 => \n_0_MUX_LOOP[2].OTHER_LEVELS.DO_CHUNKS[0].LUT6_STRUCT_MUX.MUX0_i_6\,
      I1 => s_axis_a_tdata(54),
      I2 => s_axis_a_tdata(53),
      I3 => s_axis_a_tdata(52),
      I4 => \n_0_MUX_LOOP[2].OTHER_LEVELS.DO_CHUNKS[0].LUT6_STRUCT_MUX.MUX0_i_7\,
      O => \EXP_OP.OP/i_shift_to_fixed/ALIGN_Z_D/I1\
    );
\MUX_LOOP[2].OTHER_LEVELS.DO_CHUNKS[0].LUT6_STRUCT_MUX.MUX0_i_4\: unisim.vcomponents.MUXF7
    port map (
      I0 => \n_0_MUX_LOOP[2].OTHER_LEVELS.DO_CHUNKS[0].LUT6_STRUCT_MUX.MUX0_i_9\,
      I1 => \n_0_MUX_LOOP[2].OTHER_LEVELS.DO_CHUNKS[0].LUT6_STRUCT_MUX.MUX0_i_10\,
      O => \n_0_MUX_LOOP[2].OTHER_LEVELS.DO_CHUNKS[0].LUT6_STRUCT_MUX.MUX0_i_4\,
      S => \n_0_MUX_LOOP[2].OTHER_LEVELS.DO_CHUNKS[0].LUT6_STRUCT_MUX.MUX0_i_8\
    );
\MUX_LOOP[2].OTHER_LEVELS.DO_CHUNKS[0].LUT6_STRUCT_MUX.MUX0_i_5\: unisim.vcomponents.MUXF7
    port map (
      I0 => \n_0_MUX_LOOP[2].OTHER_LEVELS.DO_CHUNKS[0].LUT6_STRUCT_MUX.MUX0_i_11\,
      I1 => \n_0_MUX_LOOP[2].OTHER_LEVELS.DO_CHUNKS[0].LUT6_STRUCT_MUX.MUX0_i_12\,
      O => \n_0_MUX_LOOP[2].OTHER_LEVELS.DO_CHUNKS[0].LUT6_STRUCT_MUX.MUX0_i_5\,
      S => \n_0_MUX_LOOP[2].OTHER_LEVELS.DO_CHUNKS[0].LUT6_STRUCT_MUX.MUX0_i_8\
    );
\MUX_LOOP[2].OTHER_LEVELS.DO_CHUNKS[0].LUT6_STRUCT_MUX.MUX0_i_6\: unisim.vcomponents.MUXF7
    port map (
      I0 => \n_0_MUX_LOOP[2].OTHER_LEVELS.DO_CHUNKS[0].LUT6_STRUCT_MUX.MUX0_i_13\,
      I1 => \n_0_MUX_LOOP[2].OTHER_LEVELS.DO_CHUNKS[0].LUT6_STRUCT_MUX.MUX0_i_14\,
      O => \n_0_MUX_LOOP[2].OTHER_LEVELS.DO_CHUNKS[0].LUT6_STRUCT_MUX.MUX0_i_6\,
      S => \n_0_MUX_LOOP[2].OTHER_LEVELS.DO_CHUNKS[0].LUT6_STRUCT_MUX.MUX0_i_8\
    );
\MUX_LOOP[2].OTHER_LEVELS.DO_CHUNKS[0].LUT6_STRUCT_MUX.MUX0_i_7\: unisim.vcomponents.MUXF7
    port map (
      I0 => \n_0_MUX_LOOP[2].OTHER_LEVELS.DO_CHUNKS[0].LUT6_STRUCT_MUX.MUX0_i_15\,
      I1 => \n_0_MUX_LOOP[2].OTHER_LEVELS.DO_CHUNKS[0].LUT6_STRUCT_MUX.MUX0_i_16\,
      O => \n_0_MUX_LOOP[2].OTHER_LEVELS.DO_CHUNKS[0].LUT6_STRUCT_MUX.MUX0_i_7\,
      S => \n_0_MUX_LOOP[2].OTHER_LEVELS.DO_CHUNKS[0].LUT6_STRUCT_MUX.MUX0_i_8\
    );
\MUX_LOOP[2].OTHER_LEVELS.DO_CHUNKS[0].LUT6_STRUCT_MUX.MUX0_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"556A"
    )
    port map (
      I0 => s_axis_a_tdata(55),
      I1 => s_axis_a_tdata(52),
      I2 => s_axis_a_tdata(53),
      I3 => s_axis_a_tdata(54),
      O => \n_0_MUX_LOOP[2].OTHER_LEVELS.DO_CHUNKS[0].LUT6_STRUCT_MUX.MUX0_i_8\
    );
\MUX_LOOP[2].OTHER_LEVELS.DO_CHUNKS[0].LUT6_STRUCT_MUX.MUX0_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0A200A220A202A22"
    )
    port map (
      I0 => \EXP_OP.OP/i_shift_to_fixed/ALIGN_Z_D/p_0_in34_in\,
      I1 => s_axis_a_tdata(12),
      I2 => s_axis_a_tdata(52),
      I3 => s_axis_a_tdata(53),
      I4 => s_axis_a_tdata(13),
      I5 => s_axis_a_tdata(14),
      O => \n_0_MUX_LOOP[2].OTHER_LEVELS.DO_CHUNKS[0].LUT6_STRUCT_MUX.MUX0_i_9\
    );
\MUX_LOOP[2].OTHER_LEVELS.DO_CHUNKS[0].LUT6_STRUCT_MUX.MUX1_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EBBB2888"
    )
    port map (
      I0 => \n_0_MUX_LOOP[2].OTHER_LEVELS.DO_CHUNKS[0].LUT6_STRUCT_MUX.MUX1_i_3\,
      I1 => s_axis_a_tdata(54),
      I2 => s_axis_a_tdata(53),
      I3 => s_axis_a_tdata(52),
      I4 => \n_0_MUX_LOOP[2].OTHER_LEVELS.DO_CHUNKS[0].LUT6_STRUCT_MUX.MUX1_i_4\,
      O => \n_0_MUX_LOOP[2].OTHER_LEVELS.DO_CHUNKS[0].LUT6_STRUCT_MUX.MUX1_i_1\
    );
\MUX_LOOP[2].OTHER_LEVELS.DO_CHUNKS[0].LUT6_STRUCT_MUX.MUX1_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DDFFDD77DDFFD555"
    )
    port map (
      I0 => \n_0_EXP_OP.OP/i_shift_to_fixed/ALIGN_Z_D/EQ_ZERO/CARRY_ZERO_DET/CHAIN_GEN[11].C_MUX.CARRY_MUX\,
      I1 => s_axis_a_tdata(52),
      I2 => s_axis_a_tdata(50),
      I3 => s_axis_a_tdata(53),
      I4 => s_axis_a_tdata(48),
      I5 => s_axis_a_tdata(49),
      O => \n_0_MUX_LOOP[2].OTHER_LEVELS.DO_CHUNKS[0].LUT6_STRUCT_MUX.MUX1_i_10\
    );
\MUX_LOOP[2].OTHER_LEVELS.DO_CHUNKS[0].LUT6_STRUCT_MUX.MUX1_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFAA950000"
    )
    port map (
      I0 => s_axis_a_tdata(55),
      I1 => s_axis_a_tdata(52),
      I2 => s_axis_a_tdata(53),
      I3 => s_axis_a_tdata(54),
      I4 => \EXP_OP.OP/i_shift_to_fixed/ALIGN_Z_D/p_6_out\,
      I5 => \n_0_MUX_LOOP[2].OTHER_LEVELS.DO_CHUNKS[0].LUT6_STRUCT_MUX.MUX1_i_5\,
      O => \n_0_MUX_LOOP[2].OTHER_LEVELS.DO_CHUNKS[0].LUT6_STRUCT_MUX.MUX1_i_2\
    );
\MUX_LOOP[2].OTHER_LEVELS.DO_CHUNKS[0].LUT6_STRUCT_MUX.MUX1_i_3\: unisim.vcomponents.MUXF7
    port map (
      I0 => \n_0_MUX_LOOP[2].OTHER_LEVELS.DO_CHUNKS[0].LUT6_STRUCT_MUX.MUX1_i_6\,
      I1 => \n_0_MUX_LOOP[2].OTHER_LEVELS.DO_CHUNKS[0].LUT6_STRUCT_MUX.MUX1_i_7\,
      O => \n_0_MUX_LOOP[2].OTHER_LEVELS.DO_CHUNKS[0].LUT6_STRUCT_MUX.MUX1_i_3\,
      S => \n_0_MUX_LOOP[2].OTHER_LEVELS.DO_CHUNKS[0].LUT6_STRUCT_MUX.MUX0_i_8\
    );
\MUX_LOOP[2].OTHER_LEVELS.DO_CHUNKS[0].LUT6_STRUCT_MUX.MUX1_i_4\: unisim.vcomponents.MUXF7
    port map (
      I0 => \n_0_MUX_LOOP[2].OTHER_LEVELS.DO_CHUNKS[0].LUT6_STRUCT_MUX.MUX1_i_8\,
      I1 => \n_0_MUX_LOOP[2].OTHER_LEVELS.DO_CHUNKS[0].LUT6_STRUCT_MUX.MUX1_i_9\,
      O => \n_0_MUX_LOOP[2].OTHER_LEVELS.DO_CHUNKS[0].LUT6_STRUCT_MUX.MUX1_i_4\,
      S => \n_0_MUX_LOOP[2].OTHER_LEVELS.DO_CHUNKS[0].LUT6_STRUCT_MUX.MUX0_i_8\
    );
\MUX_LOOP[2].OTHER_LEVELS.DO_CHUNKS[0].LUT6_STRUCT_MUX.MUX1_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3CCC00803FFFC080"
    )
    port map (
      I0 => \EXP_OP.OP/i_shift_to_fixed/ALIGN_Z_D/p_0_in7_in\,
      I1 => s_axis_a_tdata(54),
      I2 => s_axis_a_tdata(53),
      I3 => s_axis_a_tdata(52),
      I4 => s_axis_a_tdata(55),
      I5 => \n_0_MUX_LOOP[2].OTHER_LEVELS.DO_CHUNKS[0].LUT6_STRUCT_MUX.MUX1_i_10\,
      O => \n_0_MUX_LOOP[2].OTHER_LEVELS.DO_CHUNKS[0].LUT6_STRUCT_MUX.MUX1_i_5\
    );
\MUX_LOOP[2].OTHER_LEVELS.DO_CHUNKS[0].LUT6_STRUCT_MUX.MUX1_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0A200A220A202A22"
    )
    port map (
      I0 => \EXP_OP.OP/i_shift_to_fixed/ALIGN_Z_D/p_0_in13_in\,
      I1 => s_axis_a_tdata(44),
      I2 => s_axis_a_tdata(52),
      I3 => s_axis_a_tdata(53),
      I4 => s_axis_a_tdata(45),
      I5 => s_axis_a_tdata(46),
      O => \n_0_MUX_LOOP[2].OTHER_LEVELS.DO_CHUNKS[0].LUT6_STRUCT_MUX.MUX1_i_6\
    );
\MUX_LOOP[2].OTHER_LEVELS.DO_CHUNKS[0].LUT6_STRUCT_MUX.MUX1_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0A200A220A202A22"
    )
    port map (
      I0 => \EXP_OP.OP/i_shift_to_fixed/ALIGN_Z_D/p_0_in19_in\,
      I1 => s_axis_a_tdata(36),
      I2 => s_axis_a_tdata(52),
      I3 => s_axis_a_tdata(53),
      I4 => s_axis_a_tdata(37),
      I5 => s_axis_a_tdata(38),
      O => \n_0_MUX_LOOP[2].OTHER_LEVELS.DO_CHUNKS[0].LUT6_STRUCT_MUX.MUX1_i_7\
    );
\MUX_LOOP[2].OTHER_LEVELS.DO_CHUNKS[0].LUT6_STRUCT_MUX.MUX1_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0A200A220A202A22"
    )
    port map (
      I0 => \EXP_OP.OP/i_shift_to_fixed/ALIGN_Z_D/p_0_in16_in\,
      I1 => s_axis_a_tdata(40),
      I2 => s_axis_a_tdata(52),
      I3 => s_axis_a_tdata(53),
      I4 => s_axis_a_tdata(41),
      I5 => s_axis_a_tdata(42),
      O => \n_0_MUX_LOOP[2].OTHER_LEVELS.DO_CHUNKS[0].LUT6_STRUCT_MUX.MUX1_i_8\
    );
\MUX_LOOP[2].OTHER_LEVELS.DO_CHUNKS[0].LUT6_STRUCT_MUX.MUX1_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0A200A220A202A22"
    )
    port map (
      I0 => \EXP_OP.OP/i_shift_to_fixed/ALIGN_Z_D/p_0_in10_in\,
      I1 => s_axis_a_tdata(32),
      I2 => s_axis_a_tdata(52),
      I3 => s_axis_a_tdata(53),
      I4 => s_axis_a_tdata(33),
      I5 => s_axis_a_tdata(34),
      O => \n_0_MUX_LOOP[2].OTHER_LEVELS.DO_CHUNKS[0].LUT6_STRUCT_MUX.MUX1_i_9\
    );
\MUX_LOOP[2].OTHER_LEVELS.DO_CHUNKS[0].LUT6_STRUCT_MUX.MUX2_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9595959595555555"
    )
    port map (
      I0 => s_axis_a_tdata(57),
      I1 => s_axis_a_tdata(56),
      I2 => s_axis_a_tdata(55),
      I3 => s_axis_a_tdata(52),
      I4 => s_axis_a_tdata(53),
      I5 => s_axis_a_tdata(54),
      O => \n_0_MUX_LOOP[2].OTHER_LEVELS.DO_CHUNKS[0].LUT6_STRUCT_MUX.MUX2_i_1\
    );
VCC: unisim.vcomponents.VCC
    port map (
      P => \<const1>\
    );
\fabric.use_unisims.gen_addsub[0].prop_lut_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A959"
    )
    port map (
      I0 => \EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.adder_delay/i_pipe/first_q\(57),
      I1 => \EXP_OP.OP/i_renorm_and_round/sum_0_op\(7),
      I2 => \n_58_EXP_OP.OP/i_renorm_and_round/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/DSP\,
      I3 => \EXP_OP.OP/i_renorm_and_round/sum_1_op\(7),
      O => \n_0_fabric.use_unisims.gen_addsub[0].prop_lut_i_1\
    );
\fabric.use_unisims.gen_addsub[10].prop_lut_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"202A"
    )
    port map (
      I0 => \EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.adder_delay/i_pipe/first_q\(57),
      I1 => \EXP_OP.OP/i_renorm_and_round/sum_1_op\(7),
      I2 => \n_58_EXP_OP.OP/i_renorm_and_round/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/DSP\,
      I3 => \EXP_OP.OP/i_renorm_and_round/sum_0_op\(7),
      O => \n_0_fabric.use_unisims.gen_addsub[10].prop_lut_i_1\
    );
\fabric.use_unisims.gen_addsub[1].prop_lut_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E2FF"
    )
    port map (
      I0 => \EXP_OP.OP/i_renorm_and_round/sum_0_op\(7),
      I1 => \n_58_EXP_OP.OP/i_renorm_and_round/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/DSP\,
      I2 => \EXP_OP.OP/i_renorm_and_round/sum_1_op\(7),
      I3 => \EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.adder_delay/i_pipe/first_q\(57),
      O => \n_0_fabric.use_unisims.gen_addsub[1].prop_lut_i_1\
    );
\fabric.use_unisims.gen_addsub[2].prop_lut_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E2FF"
    )
    port map (
      I0 => \EXP_OP.OP/i_renorm_and_round/sum_0_op\(7),
      I1 => \n_58_EXP_OP.OP/i_renorm_and_round/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/DSP\,
      I2 => \EXP_OP.OP/i_renorm_and_round/sum_1_op\(7),
      I3 => \EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.adder_delay/i_pipe/first_q\(57),
      O => \n_0_fabric.use_unisims.gen_addsub[2].prop_lut_i_1\
    );
\fabric.use_unisims.gen_addsub[3].prop_lut_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E2FF"
    )
    port map (
      I0 => \EXP_OP.OP/i_renorm_and_round/sum_0_op\(7),
      I1 => \n_58_EXP_OP.OP/i_renorm_and_round/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/DSP\,
      I2 => \EXP_OP.OP/i_renorm_and_round/sum_1_op\(7),
      I3 => \EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.adder_delay/i_pipe/first_q\(57),
      O => \n_0_fabric.use_unisims.gen_addsub[3].prop_lut_i_1\
    );
\fabric.use_unisims.gen_addsub[4].prop_lut_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E2FF"
    )
    port map (
      I0 => \EXP_OP.OP/i_renorm_and_round/sum_0_op\(7),
      I1 => \n_58_EXP_OP.OP/i_renorm_and_round/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/DSP\,
      I2 => \EXP_OP.OP/i_renorm_and_round/sum_1_op\(7),
      I3 => \EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.adder_delay/i_pipe/first_q\(57),
      O => \n_0_fabric.use_unisims.gen_addsub[4].prop_lut_i_1\
    );
\fabric.use_unisims.gen_addsub[5].prop_lut_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E2FF"
    )
    port map (
      I0 => \EXP_OP.OP/i_renorm_and_round/sum_0_op\(7),
      I1 => \n_58_EXP_OP.OP/i_renorm_and_round/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/DSP\,
      I2 => \EXP_OP.OP/i_renorm_and_round/sum_1_op\(7),
      I3 => \EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.adder_delay/i_pipe/first_q\(57),
      O => \n_0_fabric.use_unisims.gen_addsub[5].prop_lut_i_1\
    );
\fabric.use_unisims.gen_addsub[6].prop_lut_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E2FF"
    )
    port map (
      I0 => \EXP_OP.OP/i_renorm_and_round/sum_0_op\(7),
      I1 => \n_58_EXP_OP.OP/i_renorm_and_round/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/DSP\,
      I2 => \EXP_OP.OP/i_renorm_and_round/sum_1_op\(7),
      I3 => \EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.adder_delay/i_pipe/first_q\(57),
      O => \n_0_fabric.use_unisims.gen_addsub[6].prop_lut_i_1\
    );
\fabric.use_unisims.gen_addsub[7].prop_lut_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E2FF"
    )
    port map (
      I0 => \EXP_OP.OP/i_renorm_and_round/sum_0_op\(7),
      I1 => \n_58_EXP_OP.OP/i_renorm_and_round/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/DSP\,
      I2 => \EXP_OP.OP/i_renorm_and_round/sum_1_op\(7),
      I3 => \EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.adder_delay/i_pipe/first_q\(57),
      O => \n_0_fabric.use_unisims.gen_addsub[7].prop_lut_i_1\
    );
\fabric.use_unisims.gen_addsub[8].prop_lut_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E2FF"
    )
    port map (
      I0 => \EXP_OP.OP/i_renorm_and_round/sum_0_op\(7),
      I1 => \n_58_EXP_OP.OP/i_renorm_and_round/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/DSP\,
      I2 => \EXP_OP.OP/i_renorm_and_round/sum_1_op\(7),
      I3 => \EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.adder_delay/i_pipe/first_q\(57),
      O => \n_0_fabric.use_unisims.gen_addsub[8].prop_lut_i_1\
    );
\fabric.use_unisims.gen_addsub[9].prop_lut_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E2FF"
    )
    port map (
      I0 => \EXP_OP.OP/i_renorm_and_round/sum_0_op\(7),
      I1 => \n_58_EXP_OP.OP/i_renorm_and_round/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/DSP\,
      I2 => \EXP_OP.OP/i_renorm_and_round/sum_1_op\(7),
      I3 => \EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.adder_delay/i_pipe/first_q\(57),
      O => \n_0_fabric.use_unisims.gen_addsub[9].prop_lut_i_1\
    );
g0_b0: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6D924DB249B6C936"
    )
    port map (
      I0 => \EXP_OP.OP/Xi\(103),
      I1 => \EXP_OP.OP/Xi\(104),
      I2 => \EXP_OP.OP/Xi\(105),
      I3 => \EXP_OP.OP/Xi\(106),
      I4 => \EXP_OP.OP/Xi\(107),
      I5 => \EXP_OP.OP/Xi\(108),
      O => n_0_g0_b0
    );
\g0_b0__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"C71C"
    )
    port map (
      I0 => \EXP_OP.OP/XFixTrunc\(105),
      I1 => \EXP_OP.OP/XFixTrunc\(106),
      I2 => \EXP_OP.OP/XFixTrunc\(107),
      I3 => \EXP_OP.OP/XFixTrunc\(108),
      O => \n_0_g0_b0__0\
    );
\g0_b0__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"C99B3266"
    )
    port map (
      I0 => \EXP_OP.OP/XFixTrunc\(99),
      I1 => \EXP_OP.OP/XFixTrunc\(100),
      I2 => \EXP_OP.OP/XFixTrunc\(101),
      I3 => \EXP_OP.OP/XFixTrunc\(102),
      I4 => \EXP_OP.OP/XFixTrunc\(103),
      O => \n_0_g0_b0__1\
    );
g0_b1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B6DB692492DB6DA4"
    )
    port map (
      I0 => \EXP_OP.OP/Xi\(103),
      I1 => \EXP_OP.OP/Xi\(104),
      I2 => \EXP_OP.OP/Xi\(105),
      I3 => \EXP_OP.OP/Xi\(106),
      I4 => \EXP_OP.OP/Xi\(107),
      I5 => \EXP_OP.OP/Xi\(108),
      O => n_0_g0_b1
    );
g0_b10: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B55554AAAAB55554"
    )
    port map (
      I0 => \EXP_OP.OP/Xi\(103),
      I1 => \EXP_OP.OP/Xi\(104),
      I2 => \EXP_OP.OP/Xi\(105),
      I3 => \EXP_OP.OP/Xi\(106),
      I4 => \EXP_OP.OP/Xi\(107),
      I5 => \EXP_OP.OP/Xi\(108),
      O => n_0_g0_b10
    );
\g0_b10__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF800000"
    )
    port map (
      I0 => \EXP_OP.OP/XFixTrunc\(104),
      I1 => \EXP_OP.OP/XFixTrunc\(105),
      I2 => \EXP_OP.OP/XFixTrunc\(106),
      I3 => \EXP_OP.OP/XFixTrunc\(107),
      I4 => \EXP_OP.OP/XFixTrunc\(108),
      O => \n_0_g0_b10__0\
    );
g0_b11: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6CCCCD9999933332"
    )
    port map (
      I0 => \EXP_OP.OP/Xi\(103),
      I1 => \EXP_OP.OP/Xi\(104),
      I2 => \EXP_OP.OP/Xi\(105),
      I3 => \EXP_OP.OP/Xi\(106),
      I4 => \EXP_OP.OP/Xi\(107),
      I5 => \EXP_OP.OP/Xi\(108),
      O => n_0_g0_b11
    );
g0_b12: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E3C3C387878F0F0E"
    )
    port map (
      I0 => \EXP_OP.OP/Xi\(103),
      I1 => \EXP_OP.OP/Xi\(104),
      I2 => \EXP_OP.OP/Xi\(105),
      I3 => \EXP_OP.OP/Xi\(106),
      I4 => \EXP_OP.OP/Xi\(107),
      I5 => \EXP_OP.OP/Xi\(108),
      O => n_0_g0_b12
    );
g0_b13: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E03FC07F807F00FE"
    )
    port map (
      I0 => \EXP_OP.OP/Xi\(103),
      I1 => \EXP_OP.OP/Xi\(104),
      I2 => \EXP_OP.OP/Xi\(105),
      I3 => \EXP_OP.OP/Xi\(106),
      I4 => \EXP_OP.OP/Xi\(107),
      I5 => \EXP_OP.OP/Xi\(108),
      O => n_0_g0_b13
    );
g0_b14: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E0003FFF8000FFFE"
    )
    port map (
      I0 => \EXP_OP.OP/Xi\(103),
      I1 => \EXP_OP.OP/Xi\(104),
      I2 => \EXP_OP.OP/Xi\(105),
      I3 => \EXP_OP.OP/Xi\(106),
      I4 => \EXP_OP.OP/Xi\(107),
      I5 => \EXP_OP.OP/Xi\(108),
      O => n_0_g0_b14
    );
g0_b15: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4AAAAAAAD5555554"
    )
    port map (
      I0 => \EXP_OP.OP/Xi\(103),
      I1 => \EXP_OP.OP/Xi\(104),
      I2 => \EXP_OP.OP/Xi\(105),
      I3 => \EXP_OP.OP/Xi\(106),
      I4 => \EXP_OP.OP/Xi\(107),
      I5 => \EXP_OP.OP/Xi\(108),
      O => n_0_g0_b15
    );
g0_b16: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7333333319999998"
    )
    port map (
      I0 => \EXP_OP.OP/Xi\(103),
      I1 => \EXP_OP.OP/Xi\(104),
      I2 => \EXP_OP.OP/Xi\(105),
      I3 => \EXP_OP.OP/Xi\(106),
      I4 => \EXP_OP.OP/Xi\(107),
      I5 => \EXP_OP.OP/Xi\(108),
      O => n_0_g0_b16
    );
g0_b17: unisim.vcomponents.LUT6
    generic map(
      INIT => X"296969694B4B4B4A"
    )
    port map (
      I0 => \EXP_OP.OP/Xi\(103),
      I1 => \EXP_OP.OP/Xi\(104),
      I2 => \EXP_OP.OP/Xi\(105),
      I3 => \EXP_OP.OP/Xi\(106),
      I4 => \EXP_OP.OP/Xi\(107),
      I5 => \EXP_OP.OP/Xi\(108),
      O => n_0_g0_b17
    );
g0_b18: unisim.vcomponents.LUT6
    generic map(
      INIT => X"18E718E738C738C6"
    )
    port map (
      I0 => \EXP_OP.OP/Xi\(103),
      I1 => \EXP_OP.OP/Xi\(104),
      I2 => \EXP_OP.OP/Xi\(105),
      I3 => \EXP_OP.OP/Xi\(106),
      I4 => \EXP_OP.OP/Xi\(107),
      I5 => \EXP_OP.OP/Xi\(108),
      O => n_0_g0_b18
    );
g0_b19: unisim.vcomponents.LUT6
    generic map(
      INIT => X"07E0F81F07C0F83E"
    )
    port map (
      I0 => \EXP_OP.OP/Xi\(103),
      I1 => \EXP_OP.OP/Xi\(104),
      I2 => \EXP_OP.OP/Xi\(105),
      I3 => \EXP_OP.OP/Xi\(106),
      I4 => \EXP_OP.OP/Xi\(107),
      I5 => \EXP_OP.OP/Xi\(108),
      O => n_0_g0_b19
    );
\g0_b1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA9556AA"
    )
    port map (
      I0 => \EXP_OP.OP/XFixTrunc\(104),
      I1 => \EXP_OP.OP/XFixTrunc\(105),
      I2 => \EXP_OP.OP/XFixTrunc\(106),
      I3 => \EXP_OP.OP/XFixTrunc\(107),
      I4 => \EXP_OP.OP/XFixTrunc\(108),
      O => \n_0_g0_b1__0\
    );
\g0_b1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6D2DA4B4"
    )
    port map (
      I0 => \EXP_OP.OP/XFixTrunc\(99),
      I1 => \EXP_OP.OP/XFixTrunc\(100),
      I2 => \EXP_OP.OP/XFixTrunc\(101),
      I3 => \EXP_OP.OP/XFixTrunc\(102),
      I4 => \EXP_OP.OP/XFixTrunc\(103),
      O => \n_0_g0_b1__1\
    );
g0_b2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9249249249B6DB6D"
    )
    port map (
      I0 => \EXP_OP.OP/Xi\(103),
      I1 => \EXP_OP.OP/Xi\(104),
      I2 => \EXP_OP.OP/Xi\(105),
      I3 => \EXP_OP.OP/Xi\(106),
      I4 => \EXP_OP.OP/Xi\(107),
      I5 => \EXP_OP.OP/Xi\(108),
      O => n_0_g0_b2
    );
g0_b20: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAB552AA556AAD54"
    )
    port map (
      I0 => \EXP_OP.OP/Xi\(103),
      I1 => \EXP_OP.OP/Xi\(104),
      I2 => \EXP_OP.OP/Xi\(105),
      I3 => \EXP_OP.OP/Xi\(106),
      I4 => \EXP_OP.OP/Xi\(107),
      I5 => \EXP_OP.OP/Xi\(108),
      O => n_0_g0_b20
    );
g0_b21: unisim.vcomponents.LUT6
    generic map(
      INIT => X"33399CCC66733198"
    )
    port map (
      I0 => \EXP_OP.OP/Xi\(103),
      I1 => \EXP_OP.OP/Xi\(104),
      I2 => \EXP_OP.OP/Xi\(105),
      I3 => \EXP_OP.OP/Xi\(106),
      I4 => \EXP_OP.OP/Xi\(107),
      I5 => \EXP_OP.OP/Xi\(108),
      O => n_0_g0_b21
    );
g0_b22: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3C3E1F0F8783C1E0"
    )
    port map (
      I0 => \EXP_OP.OP/Xi\(103),
      I1 => \EXP_OP.OP/Xi\(104),
      I2 => \EXP_OP.OP/Xi\(105),
      I3 => \EXP_OP.OP/Xi\(106),
      I4 => \EXP_OP.OP/Xi\(107),
      I5 => \EXP_OP.OP/Xi\(108),
      O => n_0_g0_b22
    );
g0_b23: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6A954AA552A954AA"
    )
    port map (
      I0 => \EXP_OP.OP/Xi\(103),
      I1 => \EXP_OP.OP/Xi\(104),
      I2 => \EXP_OP.OP/Xi\(105),
      I3 => \EXP_OP.OP/Xi\(106),
      I4 => \EXP_OP.OP/Xi\(107),
      I5 => \EXP_OP.OP/Xi\(108),
      O => n_0_g0_b23
    );
g0_b24: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B3266CC99B3266CC"
    )
    port map (
      I0 => \EXP_OP.OP/Xi\(103),
      I1 => \EXP_OP.OP/Xi\(104),
      I2 => \EXP_OP.OP/Xi\(105),
      I3 => \EXP_OP.OP/Xi\(106),
      I4 => \EXP_OP.OP/Xi\(107),
      I5 => \EXP_OP.OP/Xi\(108),
      O => n_0_g0_b24
    );
g0_b25: unisim.vcomponents.LUT6
    generic map(
      INIT => X"696D25A4B696D25A"
    )
    port map (
      I0 => \EXP_OP.OP/Xi\(103),
      I1 => \EXP_OP.OP/Xi\(104),
      I2 => \EXP_OP.OP/Xi\(105),
      I3 => \EXP_OP.OP/Xi\(106),
      I4 => \EXP_OP.OP/Xi\(107),
      I5 => \EXP_OP.OP/Xi\(108),
      O => n_0_g0_b25
    );
g0_b26: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E71CE39C718E31C6"
    )
    port map (
      I0 => \EXP_OP.OP/Xi\(103),
      I1 => \EXP_OP.OP/Xi\(104),
      I2 => \EXP_OP.OP/Xi\(105),
      I3 => \EXP_OP.OP/Xi\(106),
      I4 => \EXP_OP.OP/Xi\(107),
      I5 => \EXP_OP.OP/Xi\(108),
      O => n_0_g0_b26
    );
g0_b27: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1F03E07C0F81F03E"
    )
    port map (
      I0 => \EXP_OP.OP/Xi\(103),
      I1 => \EXP_OP.OP/Xi\(104),
      I2 => \EXP_OP.OP/Xi\(105),
      I3 => \EXP_OP.OP/Xi\(106),
      I4 => \EXP_OP.OP/Xi\(107),
      I5 => \EXP_OP.OP/Xi\(108),
      O => n_0_g0_b27
    );
g0_b28: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00FFE003FF800FFE"
    )
    port map (
      I0 => \EXP_OP.OP/Xi\(103),
      I1 => \EXP_OP.OP/Xi\(104),
      I2 => \EXP_OP.OP/Xi\(105),
      I3 => \EXP_OP.OP/Xi\(106),
      I4 => \EXP_OP.OP/Xi\(107),
      I5 => \EXP_OP.OP/Xi\(108),
      O => n_0_g0_b28
    );
g0_b29: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFE000007FFFFE"
    )
    port map (
      I0 => \EXP_OP.OP/Xi\(103),
      I1 => \EXP_OP.OP/Xi\(104),
      I2 => \EXP_OP.OP/Xi\(105),
      I3 => \EXP_OP.OP/Xi\(106),
      I4 => \EXP_OP.OP/Xi\(107),
      I5 => \EXP_OP.OP/Xi\(108),
      O => n_0_g0_b29
    );
\g0_b2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"998CCE66"
    )
    port map (
      I0 => \EXP_OP.OP/XFixTrunc\(104),
      I1 => \EXP_OP.OP/XFixTrunc\(105),
      I2 => \EXP_OP.OP/XFixTrunc\(106),
      I3 => \EXP_OP.OP/XFixTrunc\(107),
      I4 => \EXP_OP.OP/XFixTrunc\(108),
      O => \n_0_g0_b2__0\
    );
\g0_b2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8E31C738"
    )
    port map (
      I0 => \EXP_OP.OP/XFixTrunc\(99),
      I1 => \EXP_OP.OP/XFixTrunc\(100),
      I2 => \EXP_OP.OP/XFixTrunc\(101),
      I3 => \EXP_OP.OP/XFixTrunc\(102),
      I4 => \EXP_OP.OP/XFixTrunc\(103),
      O => \n_0_g0_b2__1\
    );
g0_b3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E38E38E3871C71C"
    )
    port map (
      I0 => \EXP_OP.OP/Xi\(103),
      I1 => \EXP_OP.OP/Xi\(104),
      I2 => \EXP_OP.OP/Xi\(105),
      I3 => \EXP_OP.OP/Xi\(106),
      I4 => \EXP_OP.OP/Xi\(107),
      I5 => \EXP_OP.OP/Xi\(108),
      O => n_0_g0_b3
    );
g0_b30: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAB55555555554"
    )
    port map (
      I0 => \EXP_OP.OP/Xi\(103),
      I1 => \EXP_OP.OP/Xi\(104),
      I2 => \EXP_OP.OP/Xi\(105),
      I3 => \EXP_OP.OP/Xi\(106),
      I4 => \EXP_OP.OP/Xi\(107),
      I5 => \EXP_OP.OP/Xi\(108),
      O => n_0_g0_b30
    );
g0_b31: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9999933333333332"
    )
    port map (
      I0 => \EXP_OP.OP/Xi\(103),
      I1 => \EXP_OP.OP/Xi\(104),
      I2 => \EXP_OP.OP/Xi\(105),
      I3 => \EXP_OP.OP/Xi\(106),
      I4 => \EXP_OP.OP/Xi\(107),
      I5 => \EXP_OP.OP/Xi\(108),
      O => n_0_g0_b31
    );
g0_b32: unisim.vcomponents.LUT6
    generic map(
      INIT => X"87878F0F0F0F0F0E"
    )
    port map (
      I0 => \EXP_OP.OP/Xi\(103),
      I1 => \EXP_OP.OP/Xi\(104),
      I2 => \EXP_OP.OP/Xi\(105),
      I3 => \EXP_OP.OP/Xi\(106),
      I4 => \EXP_OP.OP/Xi\(107),
      I5 => \EXP_OP.OP/Xi\(108),
      O => n_0_g0_b32
    );
g0_b33: unisim.vcomponents.LUT6
    generic map(
      INIT => X"807F80FF00FF00FE"
    )
    port map (
      I0 => \EXP_OP.OP/Xi\(103),
      I1 => \EXP_OP.OP/Xi\(104),
      I2 => \EXP_OP.OP/Xi\(105),
      I3 => \EXP_OP.OP/Xi\(106),
      I4 => \EXP_OP.OP/Xi\(107),
      I5 => \EXP_OP.OP/Xi\(108),
      O => n_0_g0_b33
    );
g0_b34: unisim.vcomponents.LUT6
    generic map(
      INIT => X"80007FFF0000FFFE"
    )
    port map (
      I0 => \EXP_OP.OP/Xi\(103),
      I1 => \EXP_OP.OP/Xi\(104),
      I2 => \EXP_OP.OP/Xi\(105),
      I3 => \EXP_OP.OP/Xi\(106),
      I4 => \EXP_OP.OP/Xi\(107),
      I5 => \EXP_OP.OP/Xi\(108),
      O => n_0_g0_b34
    );
g0_b35: unisim.vcomponents.LUT6
    generic map(
      INIT => X"80000000FFFFFFFE"
    )
    port map (
      I0 => \EXP_OP.OP/Xi\(103),
      I1 => \EXP_OP.OP/Xi\(104),
      I2 => \EXP_OP.OP/Xi\(105),
      I3 => \EXP_OP.OP/Xi\(106),
      I4 => \EXP_OP.OP/Xi\(107),
      I5 => \EXP_OP.OP/Xi\(108),
      O => n_0_g0_b35
    );
g0_b36: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFFFFFFFFFE"
    )
    port map (
      I0 => \EXP_OP.OP/Xi\(103),
      I1 => \EXP_OP.OP/Xi\(104),
      I2 => \EXP_OP.OP/Xi\(105),
      I3 => \EXP_OP.OP/Xi\(106),
      I4 => \EXP_OP.OP/Xi\(107),
      I5 => \EXP_OP.OP/Xi\(108),
      O => n_0_g0_b36
    );
g0_b37: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
    port map (
      I0 => \EXP_OP.OP/Xi\(103),
      I1 => \EXP_OP.OP/Xi\(104),
      I2 => \EXP_OP.OP/Xi\(105),
      I3 => \EXP_OP.OP/Xi\(106),
      I4 => \EXP_OP.OP/Xi\(107),
      I5 => \EXP_OP.OP/Xi\(108),
      O => n_0_g0_b37
    );
g0_b38: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555555555555554"
    )
    port map (
      I0 => \EXP_OP.OP/Xi\(103),
      I1 => \EXP_OP.OP/Xi\(104),
      I2 => \EXP_OP.OP/Xi\(105),
      I3 => \EXP_OP.OP/Xi\(106),
      I4 => \EXP_OP.OP/Xi\(107),
      I5 => \EXP_OP.OP/Xi\(108),
      O => n_0_g0_b38
    );
g0_b39: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3333333333333332"
    )
    port map (
      I0 => \EXP_OP.OP/Xi\(103),
      I1 => \EXP_OP.OP/Xi\(104),
      I2 => \EXP_OP.OP/Xi\(105),
      I3 => \EXP_OP.OP/Xi\(106),
      I4 => \EXP_OP.OP/Xi\(107),
      I5 => \EXP_OP.OP/Xi\(108),
      O => n_0_g0_b39
    );
\g0_b3__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"787C3E1E"
    )
    port map (
      I0 => \EXP_OP.OP/XFixTrunc\(104),
      I1 => \EXP_OP.OP/XFixTrunc\(105),
      I2 => \EXP_OP.OP/XFixTrunc\(106),
      I3 => \EXP_OP.OP/XFixTrunc\(107),
      I4 => \EXP_OP.OP/XFixTrunc\(108),
      O => \n_0_g0_b3__0\
    );
\g0_b3__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0FC1F83F"
    )
    port map (
      I0 => \EXP_OP.OP/XFixTrunc\(99),
      I1 => \EXP_OP.OP/XFixTrunc\(100),
      I2 => \EXP_OP.OP/XFixTrunc\(101),
      I3 => \EXP_OP.OP/XFixTrunc\(102),
      I4 => \EXP_OP.OP/XFixTrunc\(103),
      O => \n_0_g0_b3__1\
    );
g0_b4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2B52B52B52A56A56"
    )
    port map (
      I0 => \EXP_OP.OP/Xi\(103),
      I1 => \EXP_OP.OP/Xi\(104),
      I2 => \EXP_OP.OP/Xi\(105),
      I3 => \EXP_OP.OP/Xi\(106),
      I4 => \EXP_OP.OP/Xi\(107),
      I5 => \EXP_OP.OP/Xi\(108),
      O => n_0_g0_b4
    );
g0_b40: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A5A5A5A5A5A5A5A4"
    )
    port map (
      I0 => \EXP_OP.OP/Xi\(103),
      I1 => \EXP_OP.OP/Xi\(104),
      I2 => \EXP_OP.OP/Xi\(105),
      I3 => \EXP_OP.OP/Xi\(106),
      I4 => \EXP_OP.OP/Xi\(107),
      I5 => \EXP_OP.OP/Xi\(108),
      O => n_0_g0_b40
    );
g0_b41: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C639C639C639C638"
    )
    port map (
      I0 => \EXP_OP.OP/Xi\(103),
      I1 => \EXP_OP.OP/Xi\(104),
      I2 => \EXP_OP.OP/Xi\(105),
      I3 => \EXP_OP.OP/Xi\(106),
      I4 => \EXP_OP.OP/Xi\(107),
      I5 => \EXP_OP.OP/Xi\(108),
      O => n_0_g0_b41
    );
g0_b42: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F83E07C1F83E07C0"
    )
    port map (
      I0 => \EXP_OP.OP/Xi\(103),
      I1 => \EXP_OP.OP/Xi\(104),
      I2 => \EXP_OP.OP/Xi\(105),
      I3 => \EXP_OP.OP/Xi\(106),
      I4 => \EXP_OP.OP/Xi\(107),
      I5 => \EXP_OP.OP/Xi\(108),
      O => n_0_g0_b42
    );
g0_b43: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFC007FE003FF800"
    )
    port map (
      I0 => \EXP_OP.OP/Xi\(103),
      I1 => \EXP_OP.OP/Xi\(104),
      I2 => \EXP_OP.OP/Xi\(105),
      I3 => \EXP_OP.OP/Xi\(106),
      I4 => \EXP_OP.OP/Xi\(107),
      I5 => \EXP_OP.OP/Xi\(108),
      O => n_0_g0_b43
    );
g0_b44: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAD55556AAAAA"
    )
    port map (
      I0 => \EXP_OP.OP/Xi\(103),
      I1 => \EXP_OP.OP/Xi\(104),
      I2 => \EXP_OP.OP/Xi\(105),
      I3 => \EXP_OP.OP/Xi\(106),
      I4 => \EXP_OP.OP/Xi\(107),
      I5 => \EXP_OP.OP/Xi\(108),
      O => n_0_g0_b44
    );
g0_b45: unisim.vcomponents.LUT6
    generic map(
      INIT => X"33333666664CCCCC"
    )
    port map (
      I0 => \EXP_OP.OP/Xi\(103),
      I1 => \EXP_OP.OP/Xi\(104),
      I2 => \EXP_OP.OP/Xi\(105),
      I3 => \EXP_OP.OP/Xi\(106),
      I4 => \EXP_OP.OP/Xi\(107),
      I5 => \EXP_OP.OP/Xi\(108),
      O => n_0_g0_b45
    );
g0_b46: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3C3C38787870F0F0"
    )
    port map (
      I0 => \EXP_OP.OP/Xi\(103),
      I1 => \EXP_OP.OP/Xi\(104),
      I2 => \EXP_OP.OP/Xi\(105),
      I3 => \EXP_OP.OP/Xi\(106),
      I4 => \EXP_OP.OP/Xi\(107),
      I5 => \EXP_OP.OP/Xi\(108),
      O => n_0_g0_b46
    );
g0_b47: unisim.vcomponents.LUT6
    generic map(
      INIT => X"956A952AD52A55AA"
    )
    port map (
      I0 => \EXP_OP.OP/Xi\(103),
      I1 => \EXP_OP.OP/Xi\(104),
      I2 => \EXP_OP.OP/Xi\(105),
      I3 => \EXP_OP.OP/Xi\(106),
      I4 => \EXP_OP.OP/Xi\(107),
      I5 => \EXP_OP.OP/Xi\(108),
      O => n_0_g0_b47
    );
g0_b48: unisim.vcomponents.LUT6
    generic map(
      INIT => X"73198CE63319CC66"
    )
    port map (
      I0 => \EXP_OP.OP/Xi\(103),
      I1 => \EXP_OP.OP/Xi\(104),
      I2 => \EXP_OP.OP/Xi\(105),
      I3 => \EXP_OP.OP/Xi\(106),
      I4 => \EXP_OP.OP/Xi\(107),
      I5 => \EXP_OP.OP/Xi\(108),
      O => n_0_g0_b48
    );
g0_b49: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F0783E1F0F83C1E"
    )
    port map (
      I0 => \EXP_OP.OP/Xi\(103),
      I1 => \EXP_OP.OP/Xi\(104),
      I2 => \EXP_OP.OP/Xi\(105),
      I3 => \EXP_OP.OP/Xi\(106),
      I4 => \EXP_OP.OP/Xi\(107),
      I5 => \EXP_OP.OP/Xi\(108),
      O => n_0_g0_b49
    );
\g0_b4__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AD56AB54"
    )
    port map (
      I0 => \EXP_OP.OP/XFixTrunc\(104),
      I1 => \EXP_OP.OP/XFixTrunc\(105),
      I2 => \EXP_OP.OP/XFixTrunc\(106),
      I3 => \EXP_OP.OP/XFixTrunc\(107),
      I4 => \EXP_OP.OP/XFixTrunc\(108),
      O => \n_0_g0_b4__0\
    );
\g0_b4__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F001FFC0"
    )
    port map (
      I0 => \EXP_OP.OP/XFixTrunc\(99),
      I1 => \EXP_OP.OP/XFixTrunc\(100),
      I2 => \EXP_OP.OP/XFixTrunc\(101),
      I3 => \EXP_OP.OP/XFixTrunc\(102),
      I4 => \EXP_OP.OP/XFixTrunc\(103),
      O => \n_0_g0_b4__1\
    );
g0_b5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"339CC6339CC67398"
    )
    port map (
      I0 => \EXP_OP.OP/Xi\(103),
      I1 => \EXP_OP.OP/Xi\(104),
      I2 => \EXP_OP.OP/Xi\(105),
      I3 => \EXP_OP.OP/Xi\(106),
      I4 => \EXP_OP.OP/Xi\(107),
      I5 => \EXP_OP.OP/Xi\(108),
      O => n_0_g0_b5
    );
g0_b50: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55AAD54AA552A954"
    )
    port map (
      I0 => \EXP_OP.OP/Xi\(103),
      I1 => \EXP_OP.OP/Xi\(104),
      I2 => \EXP_OP.OP/Xi\(105),
      I3 => \EXP_OP.OP/Xi\(106),
      I4 => \EXP_OP.OP/Xi\(107),
      I5 => \EXP_OP.OP/Xi\(108),
      O => n_0_g0_b50
    );
g0_b51: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CC99B3266CC99B32"
    )
    port map (
      I0 => \EXP_OP.OP/Xi\(103),
      I1 => \EXP_OP.OP/Xi\(104),
      I2 => \EXP_OP.OP/Xi\(105),
      I3 => \EXP_OP.OP/Xi\(106),
      I4 => \EXP_OP.OP/Xi\(107),
      I5 => \EXP_OP.OP/Xi\(108),
      O => n_0_g0_b51
    );
g0_b52: unisim.vcomponents.LUT6
    generic map(
      INIT => X"96D2DA4B496D2DA4"
    )
    port map (
      I0 => \EXP_OP.OP/Xi\(103),
      I1 => \EXP_OP.OP/Xi\(104),
      I2 => \EXP_OP.OP/Xi\(105),
      I3 => \EXP_OP.OP/Xi\(106),
      I4 => \EXP_OP.OP/Xi\(107),
      I5 => \EXP_OP.OP/Xi\(108),
      O => n_0_g0_b52
    );
g0_b53: unisim.vcomponents.LUT6
    generic map(
      INIT => X"18E31C738E71CE38"
    )
    port map (
      I0 => \EXP_OP.OP/Xi\(103),
      I1 => \EXP_OP.OP/Xi\(104),
      I2 => \EXP_OP.OP/Xi\(105),
      I3 => \EXP_OP.OP/Xi\(106),
      I4 => \EXP_OP.OP/Xi\(107),
      I5 => \EXP_OP.OP/Xi\(108),
      O => n_0_g0_b53
    );
g0_b54: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E0FC1F83F07E0FC0"
    )
    port map (
      I0 => \EXP_OP.OP/Xi\(103),
      I1 => \EXP_OP.OP/Xi\(104),
      I2 => \EXP_OP.OP/Xi\(105),
      I3 => \EXP_OP.OP/Xi\(106),
      I4 => \EXP_OP.OP/Xi\(107),
      I5 => \EXP_OP.OP/Xi\(108),
      O => n_0_g0_b54
    );
g0_b55: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55AAB556AAD55AAA"
    )
    port map (
      I0 => \EXP_OP.OP/Xi\(103),
      I1 => \EXP_OP.OP/Xi\(104),
      I2 => \EXP_OP.OP/Xi\(105),
      I3 => \EXP_OP.OP/Xi\(106),
      I4 => \EXP_OP.OP/Xi\(107),
      I5 => \EXP_OP.OP/Xi\(108),
      O => n_0_g0_b55
    );
g0_b56: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CC66733199CCC666"
    )
    port map (
      I0 => \EXP_OP.OP/Xi\(103),
      I1 => \EXP_OP.OP/Xi\(104),
      I2 => \EXP_OP.OP/Xi\(105),
      I3 => \EXP_OP.OP/Xi\(106),
      I4 => \EXP_OP.OP/Xi\(107),
      I5 => \EXP_OP.OP/Xi\(108),
      O => n_0_g0_b56
    );
g0_b57: unisim.vcomponents.LUT6
    generic map(
      INIT => X"694B5A5AD29694B4"
    )
    port map (
      I0 => \EXP_OP.OP/Xi\(103),
      I1 => \EXP_OP.OP/Xi\(104),
      I2 => \EXP_OP.OP/Xi\(105),
      I3 => \EXP_OP.OP/Xi\(106),
      I4 => \EXP_OP.OP/Xi\(107),
      I5 => \EXP_OP.OP/Xi\(108),
      O => n_0_g0_b57
    );
g0_b58: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DB26C93649B24D92"
    )
    port map (
      I0 => \EXP_OP.OP/Xi\(103),
      I1 => \EXP_OP.OP/Xi\(104),
      I2 => \EXP_OP.OP/Xi\(105),
      I3 => \EXP_OP.OP/Xi\(106),
      I4 => \EXP_OP.OP/Xi\(107),
      I5 => \EXP_OP.OP/Xi\(108),
      O => n_0_g0_b58
    );
g0_b59: unisim.vcomponents.LUT6
    generic map(
      INIT => X"924B6DA492DB6924"
    )
    port map (
      I0 => \EXP_OP.OP/Xi\(103),
      I1 => \EXP_OP.OP/Xi\(104),
      I2 => \EXP_OP.OP/Xi\(105),
      I3 => \EXP_OP.OP/Xi\(106),
      I4 => \EXP_OP.OP/Xi\(107),
      I5 => \EXP_OP.OP/Xi\(108),
      O => n_0_g0_b59
    );
\g0_b5__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"64CD9932"
    )
    port map (
      I0 => \EXP_OP.OP/XFixTrunc\(104),
      I1 => \EXP_OP.OP/XFixTrunc\(105),
      I2 => \EXP_OP.OP/XFixTrunc\(106),
      I3 => \EXP_OP.OP/XFixTrunc\(107),
      I4 => \EXP_OP.OP/XFixTrunc\(108),
      O => \n_0_g0_b5__0\
    );
\g0_b5__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
    port map (
      I0 => \EXP_OP.OP/XFixTrunc\(99),
      I1 => \EXP_OP.OP/XFixTrunc\(100),
      I2 => \EXP_OP.OP/XFixTrunc\(101),
      I3 => \EXP_OP.OP/XFixTrunc\(102),
      I4 => \EXP_OP.OP/XFixTrunc\(103),
      O => \n_0_g0_b5__1\
    );
g0_b6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"694A5296B5AD294A"
    )
    port map (
      I0 => \EXP_OP.OP/Xi\(103),
      I1 => \EXP_OP.OP/Xi\(104),
      I2 => \EXP_OP.OP/Xi\(105),
      I3 => \EXP_OP.OP/Xi\(106),
      I4 => \EXP_OP.OP/Xi\(107),
      I5 => \EXP_OP.OP/Xi\(108),
      O => n_0_g0_b6
    );
g0_b60: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E38C71C71CE38E38"
    )
    port map (
      I0 => \EXP_OP.OP/Xi\(103),
      I1 => \EXP_OP.OP/Xi\(104),
      I2 => \EXP_OP.OP/Xi\(105),
      I3 => \EXP_OP.OP/Xi\(106),
      I4 => \EXP_OP.OP/Xi\(107),
      I5 => \EXP_OP.OP/Xi\(108),
      O => n_0_g0_b60
    );
g0_b61: unisim.vcomponents.LUT6
    generic map(
      INIT => X"03F07E07E0FC0FC0"
    )
    port map (
      I0 => \EXP_OP.OP/Xi\(103),
      I1 => \EXP_OP.OP/Xi\(104),
      I2 => \EXP_OP.OP/Xi\(105),
      I3 => \EXP_OP.OP/Xi\(106),
      I4 => \EXP_OP.OP/Xi\(107),
      I5 => \EXP_OP.OP/Xi\(108),
      O => n_0_g0_b61
    );
g0_b62: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FC007FF800FFF000"
    )
    port map (
      I0 => \EXP_OP.OP/Xi\(103),
      I1 => \EXP_OP.OP/Xi\(104),
      I2 => \EXP_OP.OP/Xi\(105),
      I3 => \EXP_OP.OP/Xi\(106),
      I4 => \EXP_OP.OP/Xi\(107),
      I5 => \EXP_OP.OP/Xi\(108),
      O => n_0_g0_b62
    );
g0_b63: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00007FFFFF000000"
    )
    port map (
      I0 => \EXP_OP.OP/Xi\(103),
      I1 => \EXP_OP.OP/Xi\(104),
      I2 => \EXP_OP.OP/Xi\(105),
      I3 => \EXP_OP.OP/Xi\(106),
      I4 => \EXP_OP.OP/Xi\(107),
      I5 => \EXP_OP.OP/Xi\(108),
      O => n_0_g0_b63
    );
g0_b64: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF800000000000"
    )
    port map (
      I0 => \EXP_OP.OP/Xi\(103),
      I1 => \EXP_OP.OP/Xi\(104),
      I2 => \EXP_OP.OP/Xi\(105),
      I3 => \EXP_OP.OP/Xi\(106),
      I4 => \EXP_OP.OP/Xi\(107),
      I5 => \EXP_OP.OP/Xi\(108),
      O => n_0_g0_b64
    );
\g0_b6__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"49692DA4"
    )
    port map (
      I0 => \EXP_OP.OP/XFixTrunc\(104),
      I1 => \EXP_OP.OP/XFixTrunc\(105),
      I2 => \EXP_OP.OP/XFixTrunc\(106),
      I3 => \EXP_OP.OP/XFixTrunc\(107),
      I4 => \EXP_OP.OP/XFixTrunc\(108),
      O => \n_0_g0_b6__0\
    );
g0_b7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E739CE718C6318C6"
    )
    port map (
      I0 => \EXP_OP.OP/Xi\(103),
      I1 => \EXP_OP.OP/Xi\(104),
      I2 => \EXP_OP.OP/Xi\(105),
      I3 => \EXP_OP.OP/Xi\(106),
      I4 => \EXP_OP.OP/Xi\(107),
      I5 => \EXP_OP.OP/Xi\(108),
      O => n_0_g0_b7
    );
\g0_b7__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8E71CE38"
    )
    port map (
      I0 => \EXP_OP.OP/XFixTrunc\(104),
      I1 => \EXP_OP.OP/XFixTrunc\(105),
      I2 => \EXP_OP.OP/XFixTrunc\(106),
      I3 => \EXP_OP.OP/XFixTrunc\(107),
      I4 => \EXP_OP.OP/XFixTrunc\(108),
      O => \n_0_g0_b7__0\
    );
g0_b8: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E0F83E0F83E0F83E"
    )
    port map (
      I0 => \EXP_OP.OP/Xi\(103),
      I1 => \EXP_OP.OP/Xi\(104),
      I2 => \EXP_OP.OP/Xi\(105),
      I3 => \EXP_OP.OP/Xi\(106),
      I4 => \EXP_OP.OP/Xi\(107),
      I5 => \EXP_OP.OP/Xi\(108),
      O => n_0_g0_b8
    );
\g0_b8__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F07E0FC0"
    )
    port map (
      I0 => \EXP_OP.OP/XFixTrunc\(104),
      I1 => \EXP_OP.OP/XFixTrunc\(105),
      I2 => \EXP_OP.OP/XFixTrunc\(106),
      I3 => \EXP_OP.OP/XFixTrunc\(107),
      I4 => \EXP_OP.OP/XFixTrunc\(108),
      O => \n_0_g0_b8__0\
    );
g0_b9: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E007FE007FE007FE"
    )
    port map (
      I0 => \EXP_OP.OP/Xi\(103),
      I1 => \EXP_OP.OP/Xi\(104),
      I2 => \EXP_OP.OP/Xi\(105),
      I3 => \EXP_OP.OP/Xi\(106),
      I4 => \EXP_OP.OP/Xi\(107),
      I5 => \EXP_OP.OP/Xi\(108),
      O => n_0_g0_b9
    );
\g0_b9__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"007FF000"
    )
    port map (
      I0 => \EXP_OP.OP/XFixTrunc\(104),
      I1 => \EXP_OP.OP/XFixTrunc\(105),
      I2 => \EXP_OP.OP/XFixTrunc\(106),
      I3 => \EXP_OP.OP/XFixTrunc\(107),
      I4 => \EXP_OP.OP/XFixTrunc\(108),
      O => \n_0_g0_b9__0\
    );
i_17: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \EXP_OP.OP/i_recombination/result_delay/i_pipe/first_q\(63),
      O => m_axis_result_tdata(63)
    );
i_18: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \EXP_OP.OP/i_recombination/result_delay/i_pipe/first_q\(62),
      O => m_axis_result_tdata(62)
    );
i_19: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \EXP_OP.OP/i_recombination/result_delay/i_pipe/first_q\(61),
      O => m_axis_result_tdata(61)
    );
i_20: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \EXP_OP.OP/i_recombination/result_delay/i_pipe/first_q\(60),
      O => m_axis_result_tdata(60)
    );
i_21: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \EXP_OP.OP/i_recombination/result_delay/i_pipe/first_q\(59),
      O => m_axis_result_tdata(59)
    );
i_22: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \EXP_OP.OP/i_recombination/result_delay/i_pipe/first_q\(58),
      O => m_axis_result_tdata(58)
    );
i_23: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \EXP_OP.OP/i_recombination/result_delay/i_pipe/first_q\(57),
      O => m_axis_result_tdata(57)
    );
i_24: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \EXP_OP.OP/i_recombination/result_delay/i_pipe/first_q\(56),
      O => m_axis_result_tdata(56)
    );
i_25: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \EXP_OP.OP/i_recombination/result_delay/i_pipe/first_q\(55),
      O => m_axis_result_tdata(55)
    );
i_26: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \EXP_OP.OP/i_recombination/result_delay/i_pipe/first_q\(54),
      O => m_axis_result_tdata(54)
    );
i_27: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \EXP_OP.OP/i_recombination/result_delay/i_pipe/first_q\(53),
      O => m_axis_result_tdata(53)
    );
i_28: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \EXP_OP.OP/i_recombination/result_delay/i_pipe/first_q\(52),
      O => m_axis_result_tdata(52)
    );
i_29: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \EXP_OP.OP/i_recombination/result_delay/i_pipe/first_q\(51),
      O => m_axis_result_tdata(51)
    );
i_30: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \EXP_OP.OP/i_recombination/result_delay/i_pipe/first_q\(50),
      O => m_axis_result_tdata(50)
    );
i_31: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \EXP_OP.OP/i_recombination/result_delay/i_pipe/first_q\(49),
      O => m_axis_result_tdata(49)
    );
i_32: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \EXP_OP.OP/i_recombination/result_delay/i_pipe/first_q\(48),
      O => m_axis_result_tdata(48)
    );
i_33: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \EXP_OP.OP/i_recombination/result_delay/i_pipe/first_q\(47),
      O => m_axis_result_tdata(47)
    );
i_34: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \EXP_OP.OP/i_recombination/result_delay/i_pipe/first_q\(46),
      O => m_axis_result_tdata(46)
    );
i_35: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \EXP_OP.OP/i_recombination/result_delay/i_pipe/first_q\(45),
      O => m_axis_result_tdata(45)
    );
i_36: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \EXP_OP.OP/i_recombination/result_delay/i_pipe/first_q\(44),
      O => m_axis_result_tdata(44)
    );
i_37: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \EXP_OP.OP/i_recombination/result_delay/i_pipe/first_q\(43),
      O => m_axis_result_tdata(43)
    );
i_38: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \EXP_OP.OP/i_recombination/result_delay/i_pipe/first_q\(42),
      O => m_axis_result_tdata(42)
    );
i_39: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \EXP_OP.OP/i_recombination/result_delay/i_pipe/first_q\(41),
      O => m_axis_result_tdata(41)
    );
i_40: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \EXP_OP.OP/i_recombination/result_delay/i_pipe/first_q\(40),
      O => m_axis_result_tdata(40)
    );
i_41: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \EXP_OP.OP/i_recombination/result_delay/i_pipe/first_q\(39),
      O => m_axis_result_tdata(39)
    );
i_42: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \EXP_OP.OP/i_recombination/result_delay/i_pipe/first_q\(38),
      O => m_axis_result_tdata(38)
    );
i_43: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \EXP_OP.OP/i_recombination/result_delay/i_pipe/first_q\(37),
      O => m_axis_result_tdata(37)
    );
i_44: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \EXP_OP.OP/i_recombination/result_delay/i_pipe/first_q\(36),
      O => m_axis_result_tdata(36)
    );
i_45: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \EXP_OP.OP/i_recombination/result_delay/i_pipe/first_q\(35),
      O => m_axis_result_tdata(35)
    );
i_46: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \EXP_OP.OP/i_recombination/result_delay/i_pipe/first_q\(34),
      O => m_axis_result_tdata(34)
    );
i_47: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \EXP_OP.OP/i_recombination/result_delay/i_pipe/first_q\(33),
      O => m_axis_result_tdata(33)
    );
i_48: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \EXP_OP.OP/i_recombination/result_delay/i_pipe/first_q\(32),
      O => m_axis_result_tdata(32)
    );
i_49: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \EXP_OP.OP/i_recombination/result_delay/i_pipe/first_q\(31),
      O => m_axis_result_tdata(31)
    );
i_50: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \EXP_OP.OP/i_recombination/result_delay/i_pipe/first_q\(30),
      O => m_axis_result_tdata(30)
    );
i_51: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \EXP_OP.OP/i_recombination/result_delay/i_pipe/first_q\(29),
      O => m_axis_result_tdata(29)
    );
i_52: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \EXP_OP.OP/i_recombination/result_delay/i_pipe/first_q\(28),
      O => m_axis_result_tdata(28)
    );
i_53: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \EXP_OP.OP/i_recombination/result_delay/i_pipe/first_q\(27),
      O => m_axis_result_tdata(27)
    );
i_54: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \EXP_OP.OP/i_recombination/result_delay/i_pipe/first_q\(26),
      O => m_axis_result_tdata(26)
    );
i_55: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \EXP_OP.OP/i_recombination/result_delay/i_pipe/first_q\(25),
      O => m_axis_result_tdata(25)
    );
i_56: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \EXP_OP.OP/i_recombination/result_delay/i_pipe/first_q\(24),
      O => m_axis_result_tdata(24)
    );
i_57: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \EXP_OP.OP/i_recombination/result_delay/i_pipe/first_q\(23),
      O => m_axis_result_tdata(23)
    );
i_58: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \EXP_OP.OP/i_recombination/result_delay/i_pipe/first_q\(22),
      O => m_axis_result_tdata(22)
    );
i_59: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \EXP_OP.OP/i_recombination/result_delay/i_pipe/first_q\(21),
      O => m_axis_result_tdata(21)
    );
i_60: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \EXP_OP.OP/i_recombination/result_delay/i_pipe/first_q\(20),
      O => m_axis_result_tdata(20)
    );
i_61: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \EXP_OP.OP/i_recombination/result_delay/i_pipe/first_q\(19),
      O => m_axis_result_tdata(19)
    );
i_62: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \EXP_OP.OP/i_recombination/result_delay/i_pipe/first_q\(18),
      O => m_axis_result_tdata(18)
    );
i_63: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \EXP_OP.OP/i_recombination/result_delay/i_pipe/first_q\(17),
      O => m_axis_result_tdata(17)
    );
i_64: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \EXP_OP.OP/i_recombination/result_delay/i_pipe/first_q\(16),
      O => m_axis_result_tdata(16)
    );
i_65: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \EXP_OP.OP/i_recombination/result_delay/i_pipe/first_q\(15),
      O => m_axis_result_tdata(15)
    );
i_66: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \EXP_OP.OP/i_recombination/result_delay/i_pipe/first_q\(14),
      O => m_axis_result_tdata(14)
    );
i_67: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \EXP_OP.OP/i_recombination/result_delay/i_pipe/first_q\(13),
      O => m_axis_result_tdata(13)
    );
i_68: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \EXP_OP.OP/i_recombination/result_delay/i_pipe/first_q\(12),
      O => m_axis_result_tdata(12)
    );
i_69: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \EXP_OP.OP/i_recombination/result_delay/i_pipe/first_q\(11),
      O => m_axis_result_tdata(11)
    );
i_70: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \EXP_OP.OP/i_recombination/result_delay/i_pipe/first_q\(10),
      O => m_axis_result_tdata(10)
    );
i_71: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \EXP_OP.OP/i_recombination/result_delay/i_pipe/first_q\(9),
      O => m_axis_result_tdata(9)
    );
i_72: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \EXP_OP.OP/i_recombination/result_delay/i_pipe/first_q\(8),
      O => m_axis_result_tdata(8)
    );
i_73: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \EXP_OP.OP/i_recombination/result_delay/i_pipe/first_q\(7),
      O => m_axis_result_tdata(7)
    );
i_74: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \EXP_OP.OP/i_recombination/result_delay/i_pipe/first_q\(6),
      O => m_axis_result_tdata(6)
    );
i_75: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \EXP_OP.OP/i_recombination/result_delay/i_pipe/first_q\(5),
      O => m_axis_result_tdata(5)
    );
i_76: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \EXP_OP.OP/i_recombination/result_delay/i_pipe/first_q\(4),
      O => m_axis_result_tdata(4)
    );
i_77: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \EXP_OP.OP/i_recombination/result_delay/i_pipe/first_q\(3),
      O => m_axis_result_tdata(3)
    );
i_78: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \EXP_OP.OP/i_recombination/result_delay/i_pipe/first_q\(2),
      O => m_axis_result_tdata(2)
    );
i_79: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \EXP_OP.OP/i_recombination/result_delay/i_pipe/first_q\(1),
      O => m_axis_result_tdata(1)
    );
i_80: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \EXP_OP.OP/i_recombination/result_delay/i_pipe/first_q\(0),
      O => m_axis_result_tdata(0)
    );
\i_nd_to_rdy/opt_has_pipe.first_q_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => s_axis_a_tvalid,
      Q => \i_nd_to_rdy/first_q\,
      R => \<const0>\
    );
\i_nd_to_rdy/opt_has_pipe.i_pipe[12].pipe_reg[12][0]_srl11\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => \<const0>\,
      A1 => \<const1>\,
      A2 => \<const0>\,
      A3 => \<const1>\,
      CE => aclken,
      CLK => aclk,
      D => \i_nd_to_rdy/first_q\,
      Q => \n_0_i_nd_to_rdy/opt_has_pipe.i_pipe[12].pipe_reg[12][0]_srl11\
    );
\i_nd_to_rdy/opt_has_pipe.i_pipe[13].pipe_reg[13][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => aclk,
      CE => aclken,
      D => \n_0_i_nd_to_rdy/opt_has_pipe.i_pipe[12].pipe_reg[12][0]_srl11\,
      Q => m_axis_result_tvalid,
      R => \<const0>\
    );
\opt_has_pipe.first_q[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"04FF35FF04003500"
    )
    port map (
      I0 => \n_0_opt_has_pipe.first_q[0]_i_3__1\,
      I1 => \n_0_opt_has_pipe.first_q[0]_i_4__0\,
      I2 => \n_0_opt_has_pipe.first_q[0]_i_1__6\,
      I3 => aclken,
      I4 => \n_0_opt_has_pipe.first_q[0]_i_1__0\,
      I5 => \EXP_OP.OP/i_shift_to_fixed/OVERFLOW_P1_REG/i_pipe/first_q\,
      O => \n_0_opt_has_pipe.first_q[0]_i_1\
    );
\opt_has_pipe.first_q[0]_i_10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00100000"
    )
    port map (
      I0 => s_axis_a_tdata(56),
      I1 => s_axis_a_tdata(55),
      I2 => s_axis_a_tdata(52),
      I3 => s_axis_a_tdata(53),
      I4 => s_axis_a_tdata(54),
      O => \n_0_opt_has_pipe.first_q[0]_i_10\
    );
\opt_has_pipe.first_q[0]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFE00"
    )
    port map (
      I0 => s_axis_a_tdata(54),
      I1 => s_axis_a_tdata(53),
      I2 => s_axis_a_tdata(52),
      I3 => s_axis_a_tdata(55),
      I4 => s_axis_a_tdata(57),
      I5 => s_axis_a_tdata(56),
      O => \n_0_opt_has_pipe.first_q[0]_i_11\
    );
\opt_has_pipe.first_q[0]_i_12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
    port map (
      I0 => s_axis_a_tdata(34),
      I1 => s_axis_a_tdata(35),
      I2 => s_axis_a_tdata(1),
      I3 => s_axis_a_tdata(0),
      I4 => \n_0_opt_has_pipe.first_q[0]_i_17\,
      O => \n_0_opt_has_pipe.first_q[0]_i_12\
    );
\opt_has_pipe.first_q[0]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
    port map (
      I0 => s_axis_a_tdata(49),
      I1 => s_axis_a_tdata(48),
      I2 => s_axis_a_tdata(44),
      I3 => s_axis_a_tdata(45),
      I4 => s_axis_a_tdata(20),
      I5 => s_axis_a_tdata(21),
      O => \n_0_opt_has_pipe.first_q[0]_i_13\
    );
\opt_has_pipe.first_q[0]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
    port map (
      I0 => s_axis_a_tdata(9),
      I1 => s_axis_a_tdata(25),
      I2 => s_axis_a_tdata(33),
      I3 => s_axis_a_tdata(32),
      I4 => s_axis_a_tdata(40),
      I5 => s_axis_a_tdata(41),
      O => \n_0_opt_has_pipe.first_q[0]_i_14\
    );
\opt_has_pipe.first_q[0]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
    port map (
      I0 => s_axis_a_tdata(47),
      I1 => s_axis_a_tdata(46),
      I2 => s_axis_a_tdata(7),
      I3 => s_axis_a_tdata(6),
      I4 => \n_0_opt_has_pipe.first_q[0]_i_18\,
      I5 => \n_0_opt_has_pipe.first_q[0]_i_19\,
      O => \n_0_opt_has_pipe.first_q[0]_i_15\
    );
\opt_has_pipe.first_q[0]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"555555556666666A"
    )
    port map (
      I0 => s_axis_a_tdata(57),
      I1 => s_axis_a_tdata(55),
      I2 => s_axis_a_tdata(52),
      I3 => s_axis_a_tdata(53),
      I4 => s_axis_a_tdata(54),
      I5 => s_axis_a_tdata(56),
      O => \n_0_opt_has_pipe.first_q[0]_i_16\
    );
\opt_has_pipe.first_q[0]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
    port map (
      I0 => s_axis_a_tdata(13),
      I1 => s_axis_a_tdata(12),
      I2 => s_axis_a_tdata(8),
      I3 => s_axis_a_tdata(24),
      I4 => s_axis_a_tdata(28),
      I5 => s_axis_a_tdata(29),
      O => \n_0_opt_has_pipe.first_q[0]_i_17\
    );
\opt_has_pipe.first_q[0]_i_18\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => s_axis_a_tdata(16),
      I1 => s_axis_a_tdata(17),
      O => \n_0_opt_has_pipe.first_q[0]_i_18\
    );
\opt_has_pipe.first_q[0]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
    port map (
      I0 => \n_0_opt_has_pipe.first_q[0]_i_20\,
      I1 => \n_0_opt_has_pipe.first_q[1]_i_2__0\,
      I2 => s_axis_a_tdata(39),
      I3 => s_axis_a_tdata(38),
      I4 => \n_0_opt_has_pipe.first_q[0]_i_21\,
      I5 => \n_0_opt_has_pipe.first_q[0]_i_22\,
      O => \n_0_opt_has_pipe.first_q[0]_i_19\
    );
\opt_has_pipe.first_q[0]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
    port map (
      I0 => s_axis_a_tdata(52),
      I1 => s_axis_a_tdata(53),
      I2 => s_axis_a_tdata(54),
      I3 => s_axis_a_tdata(55),
      I4 => \n_0_opt_has_pipe.first_q[0]_i_2\,
      O => \n_0_opt_has_pipe.first_q[0]_i_1__0\
    );
\opt_has_pipe.first_q[0]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FCAF0CAFFCA00CA0"
    )
    port map (
      I0 => \n_0_opt_has_pipe.first_q[3]_i_2\,
      I1 => \n_0_opt_has_pipe.first_q[2]_i_2\,
      I2 => s_axis_a_tdata(52),
      I3 => s_axis_a_tdata(53),
      I4 => \n_0_opt_has_pipe.first_q[1]_i_2\,
      I5 => \n_0_opt_has_pipe.first_q[0]_i_2__0\,
      O => \n_0_opt_has_pipe.first_q[0]_i_1__1\
    );
\opt_has_pipe.first_q[0]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7500FFFF75007500"
    )
    port map (
      I0 => \n_0_opt_has_pipe.first_q[0]_i_2__2\,
      I1 => \EXP_OP.OP/input_sign\,
      I2 => \EXP_OP.OP/input_is_overflow\,
      I3 => \n_0_opt_has_pipe.first_q[0]_i_3__0\,
      I4 => aclken,
      I5 => \EXP_OP.OP/i_recombination/divide_by_zero_delay/i_pipe/first_q\(0),
      O => \n_0_opt_has_pipe.first_q[0]_i_1__2\
    );
\opt_has_pipe.first_q[0]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
    port map (
      I0 => \n_0_opt_has_pipe.first_q[50]_i_2__0\,
      I1 => \EXP_OP.OP/res_mant_at_recomb\(0),
      I2 => aclken,
      I3 => \EXP_OP.OP/i_recombination/result_delay/i_pipe/first_q\(0),
      O => \EXP_OP.OP/i_recombination/p_0_in\(0)
    );
\opt_has_pipe.first_q[0]_i_1__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \EXP_OP.OP/i_special_detect/detector/EXP_DET_LUT.EXP_ALL_ONE_DEL/i_pipe/first_q\,
      I1 => \EXP_OP.OP/i_special_detect/detector/EXP_DET_LUT.EXP_ALL_ZERO_DEL/i_pipe/first_q\,
      O => \n_0_opt_has_pipe.first_q[0]_i_1__4\
    );
\opt_has_pipe.first_q[0]_i_1__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F8F8FFA8"
    )
    port map (
      I0 => \EXP_OP.OP/i_shift_to_fixed/align_underflow_p1\,
      I1 => \n_0_opt_has_pipe.first_q[0]_i_3__1\,
      I2 => \n_0_opt_has_pipe.first_q[0]_i_1__6\,
      I3 => \n_0_opt_has_pipe.first_q[0]_i_1__0\,
      I4 => \n_0_opt_has_pipe.first_q[0]_i_4__0\,
      O => \EXP_OP.OP/i_shift_to_fixed/op_state_p1_updated\(0)
    );
\opt_has_pipe.first_q[0]_i_1__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
    port map (
      I0 => \EXP_OP.OP/i_special_detect/range_underflow_detect/ADD_MANT_GEN[0].lut_op_reg\,
      I1 => \n_0_opt_has_pipe.first_q[0]_i_2__3\,
      I2 => s_axis_a_tdata(59),
      I3 => s_axis_a_tdata(58),
      I4 => s_axis_a_tdata(61),
      I5 => s_axis_a_tdata(60),
      O => \n_0_opt_has_pipe.first_q[0]_i_1__6\
    );
\opt_has_pipe.first_q[0]_i_1__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0100000000000000"
    )
    port map (
      I0 => \n_0_opt_has_pipe.first_q[0]_i_2__1\,
      I1 => s_axis_a_tdata(6),
      I2 => s_axis_a_tdata(7),
      I3 => \EXP_OP.OP/i_shift_to_fixed/ALIGN_Z_D/EQ_ZERO/chunk_det\(0),
      I4 => \EXP_OP.OP/i_shift_to_fixed/ALIGN_Z_D/EQ_ZERO/chunk_det\(8),
      I5 => \n_0_opt_has_pipe.first_q[0]_i_3__2\,
      O => \n_0_opt_has_pipe.first_q[0]_i_1__7\
    );
\opt_has_pipe.first_q[0]_i_1__8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000FFAE"
    )
    port map (
      I0 => \EXP_OP.OP/i_shift_to_fixed/ALIGN_SHIFT/MUX_LOOP[3].DEL_SHIFT/i_pipe/first_q\(1),
      I1 => \EXP_OP.OP/i_shift_to_fixed/p_0_in9_in\,
      I2 => \EXP_OP.OP/i_shift_to_fixed/SIGN_DEL/i_pipe/first_q\,
      I3 => \EXP_OP.OP/i_shift_to_fixed/OP_STATE_P1_REG/i_pipe/first_q\(1),
      I4 => \EXP_OP.OP/i_shift_to_fixed/OP_STATE_P1_REG/i_pipe/first_q\(0),
      O => \n_0_opt_has_pipe.first_q[0]_i_1__8\
    );
\opt_has_pipe.first_q[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFEFFFFFFFF"
    )
    port map (
      I0 => s_axis_a_tdata(60),
      I1 => s_axis_a_tdata(61),
      I2 => s_axis_a_tdata(62),
      I3 => s_axis_a_tdata(58),
      I4 => s_axis_a_tdata(59),
      I5 => \EXP_OP.OP/i_special_detect/range_underflow_detect/ADD_MANT_GEN[2].lut_op_reg\,
      O => \n_0_opt_has_pipe.first_q[0]_i_2\
    );
\opt_has_pipe.first_q[0]_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
    port map (
      I0 => s_axis_a_tdata(3),
      I1 => s_axis_a_tdata(2),
      I2 => s_axis_a_tdata(10),
      I3 => s_axis_a_tdata(11),
      I4 => s_axis_a_tdata(14),
      I5 => s_axis_a_tdata(15),
      O => \n_0_opt_has_pipe.first_q[0]_i_20\
    );
\opt_has_pipe.first_q[0]_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
    port map (
      I0 => s_axis_a_tdata(5),
      I1 => s_axis_a_tdata(4),
      I2 => s_axis_a_tdata(50),
      I3 => s_axis_a_tdata(51),
      I4 => s_axis_a_tdata(18),
      I5 => s_axis_a_tdata(19),
      O => \n_0_opt_has_pipe.first_q[0]_i_21\
    );
\opt_has_pipe.first_q[0]_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
    port map (
      I0 => s_axis_a_tdata(31),
      I1 => s_axis_a_tdata(30),
      I2 => s_axis_a_tdata(26),
      I3 => s_axis_a_tdata(27),
      I4 => s_axis_a_tdata(42),
      I5 => s_axis_a_tdata(43),
      O => \n_0_opt_has_pipe.first_q[0]_i_22\
    );
\opt_has_pipe.first_q[0]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
    port map (
      I0 => \n_0_opt_has_pipe.first_q[4]_i_3\,
      I1 => \n_0_opt_has_pipe.first_q[0]_i_3\,
      I2 => \n_0_opt_has_pipe.first_q[58]_i_2__0\,
      I3 => \n_0_opt_has_pipe.first_q[12]_i_3\,
      I4 => \EXP_OP.OP/i_shift_to_fixed/sel1\(0),
      I5 => \n_0_opt_has_pipe.first_q[8]_i_3\,
      O => \n_0_opt_has_pipe.first_q[0]_i_2__0\
    );
\opt_has_pipe.first_q[0]_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => s_axis_a_tdata(4),
      I1 => s_axis_a_tdata(5),
      O => \n_0_opt_has_pipe.first_q[0]_i_2__1\
    );
\opt_has_pipe.first_q[0]_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBABBFABBBBBBFBB"
    )
    port map (
      I0 => \EXP_OP.OP/i_res_exp/cin_prop\,
      I1 => \EXP_OP.OP/Xi_at_op\(113),
      I2 => \EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.adder_delay/i_pipe/first_q\(57),
      I3 => \n_0_opt_has_pipe.first_q[0]_i_4\,
      I4 => \EXP_OP.OP/unbiased_lower_not_all_zeros\,
      I5 => \EXP_OP.OP/unbiased_is_127\,
      O => \n_0_opt_has_pipe.first_q[0]_i_2__2\
    );
\opt_has_pipe.first_q[0]_i_2__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
    port map (
      I0 => s_axis_a_tdata(55),
      I1 => s_axis_a_tdata(54),
      I2 => s_axis_a_tdata(57),
      I3 => s_axis_a_tdata(62),
      I4 => s_axis_a_tdata(56),
      O => \n_0_opt_has_pipe.first_q[0]_i_2__3\
    );
\opt_has_pipe.first_q[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B888B88888BB8888"
    )
    port map (
      I0 => \n_0_opt_has_pipe.first_q[32]_i_5\,
      I1 => \n_0_opt_has_pipe.first_q[0]_i_16\,
      I2 => s_axis_a_tdata(50),
      I3 => \n_0_opt_has_pipe.first_q[66]_i_5\,
      I4 => s_axis_a_tdata(2),
      I5 => \EXP_OP.OP/i_shift_to_fixed/ALIGN_SHIFT/shifted_temp00\,
      O => \n_0_opt_has_pipe.first_q[0]_i_3\
    );
\opt_has_pipe.first_q[0]_i_3__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
    port map (
      I0 => aclken,
      I1 => \EXP_OP.OP/special_case\(1),
      I2 => \EXP_OP.OP/special_case\(0),
      O => \n_0_opt_has_pipe.first_q[0]_i_3__0\
    );
\opt_has_pipe.first_q[0]_i_3__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000001FFFFFFFF"
    )
    port map (
      I0 => \n_0_opt_has_pipe.first_q[0]_i_11\,
      I1 => s_axis_a_tdata(59),
      I2 => s_axis_a_tdata(58),
      I3 => s_axis_a_tdata(60),
      I4 => s_axis_a_tdata(61),
      I5 => s_axis_a_tdata(62),
      O => \n_0_opt_has_pipe.first_q[0]_i_3__1\
    );
\opt_has_pipe.first_q[0]_i_3__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
    port map (
      I0 => \EXP_OP.OP/i_shift_to_fixed/ALIGN_Z_D/EQ_ZERO/chunk_det\(2),
      I1 => \EXP_OP.OP/i_shift_to_fixed/ALIGN_Z_D/EQ_ZERO/chunk_det\(3),
      I2 => \EXP_OP.OP/i_shift_to_fixed/ALIGN_Z_D/EQ_ZERO/chunk_det\(7),
      I3 => \EXP_OP.OP/i_shift_to_fixed/ALIGN_Z_D/EQ_ZERO/chunk_det\(6),
      I4 => \EXP_OP.OP/i_shift_to_fixed/ALIGN_Z_D/EQ_ZERO/chunk_det\(5),
      I5 => \EXP_OP.OP/i_shift_to_fixed/ALIGN_Z_D/EQ_ZERO/chunk_det\(4),
      O => \n_0_opt_has_pipe.first_q[0]_i_3__2\
    );
\opt_has_pipe.first_q[0]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \EXP_OP.OP/i_renorm_and_round/sum_1_op\(7),
      I1 => \n_58_EXP_OP.OP/i_renorm_and_round/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/DSP\,
      I2 => \EXP_OP.OP/i_renorm_and_round/sum_0_op\(7),
      O => \n_0_opt_has_pipe.first_q[0]_i_4\
    );
\opt_has_pipe.first_q[0]_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
    port map (
      I0 => \n_0_opt_has_pipe.first_q[0]_i_12\,
      I1 => \n_0_opt_has_pipe.first_q[0]_i_13\,
      I2 => \n_0_opt_has_pipe.first_q[0]_i_14\,
      I3 => s_axis_a_tdata(22),
      I4 => s_axis_a_tdata(23),
      I5 => \n_0_opt_has_pipe.first_q[0]_i_15\,
      O => \n_0_opt_has_pipe.first_q[0]_i_4__0\
    );
\opt_has_pipe.first_q[0]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
    port map (
      I0 => \n_0_opt_has_pipe.first_q[0]_i_11\,
      I1 => s_axis_a_tdata(59),
      I2 => s_axis_a_tdata(58),
      I3 => s_axis_a_tdata(60),
      I4 => s_axis_a_tdata(61),
      I5 => s_axis_a_tdata(62),
      O => \n_0_opt_has_pipe.first_q[0]_i_5\
    );
\opt_has_pipe.first_q[0]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2FBFFFFFFFFFFFFC"
    )
    port map (
      I0 => \n_0_opt_has_pipe.first_q[0]_i_16\,
      I1 => \n_0_opt_has_pipe.first_q[0]_i_11\,
      I2 => s_axis_a_tdata(59),
      I3 => s_axis_a_tdata(58),
      I4 => s_axis_a_tdata(60),
      I5 => s_axis_a_tdata(61),
      O => \n_0_opt_has_pipe.first_q[0]_i_6\
    );
\opt_has_pipe.first_q[0]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFABFD"
    )
    port map (
      I0 => s_axis_a_tdata(55),
      I1 => s_axis_a_tdata(52),
      I2 => s_axis_a_tdata(53),
      I3 => s_axis_a_tdata(54),
      I4 => s_axis_a_tdata(56),
      O => \n_0_opt_has_pipe.first_q[0]_i_7\
    );
\opt_has_pipe.first_q[0]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000001FFFFFFFE"
    )
    port map (
      I0 => \n_0_opt_has_pipe.first_q[0]_i_11\,
      I1 => s_axis_a_tdata(59),
      I2 => s_axis_a_tdata(58),
      I3 => s_axis_a_tdata(60),
      I4 => s_axis_a_tdata(61),
      I5 => s_axis_a_tdata(62),
      O => \n_0_opt_has_pipe.first_q[0]_i_8\
    );
\opt_has_pipe.first_q[0]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0200200000000000"
    )
    port map (
      I0 => s_axis_a_tdata(61),
      I1 => \n_0_opt_has_pipe.first_q[0]_i_16\,
      I2 => \n_0_opt_has_pipe.first_q[0]_i_11\,
      I3 => s_axis_a_tdata(59),
      I4 => s_axis_a_tdata(58),
      I5 => s_axis_a_tdata(60),
      O => \n_0_opt_has_pipe.first_q[0]_i_9\
    );
\opt_has_pipe.first_q[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FCAF0CAFFCA00CA0"
    )
    port map (
      I0 => \n_0_opt_has_pipe.first_q[13]_i_2\,
      I1 => \n_0_opt_has_pipe.first_q[12]_i_2\,
      I2 => s_axis_a_tdata(52),
      I3 => s_axis_a_tdata(53),
      I4 => \n_0_opt_has_pipe.first_q[11]_i_2\,
      I5 => \n_0_opt_has_pipe.first_q[10]_i_2\,
      O => \n_0_opt_has_pipe.first_q[10]_i_1\
    );
\opt_has_pipe.first_q[10]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
    port map (
      I0 => \n_0_opt_has_pipe.first_q[50]_i_2__0\,
      I1 => \EXP_OP.OP/res_mant_at_recomb\(10),
      I2 => aclken,
      I3 => \EXP_OP.OP/i_recombination/result_delay/i_pipe/first_q\(10),
      O => \EXP_OP.OP/i_recombination/p_0_in\(10)
    );
\opt_has_pipe.first_q[10]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000FFAE"
    )
    port map (
      I0 => \EXP_OP.OP/i_shift_to_fixed/ALIGN_SHIFT/MUX_LOOP[3].DEL_SHIFT/i_pipe/first_q\(11),
      I1 => \EXP_OP.OP/i_shift_to_fixed/p_0_in9_in\,
      I2 => \EXP_OP.OP/i_shift_to_fixed/SIGN_DEL/i_pipe/first_q\,
      I3 => \EXP_OP.OP/i_shift_to_fixed/OP_STATE_P1_REG/i_pipe/first_q\(1),
      I4 => \EXP_OP.OP/i_shift_to_fixed/OP_STATE_P1_REG/i_pipe/first_q\(0),
      O => \n_0_opt_has_pipe.first_q[10]_i_1__1\
    );
\opt_has_pipe.first_q[10]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
    port map (
      I0 => \n_0_opt_has_pipe.first_q[14]_i_3\,
      I1 => \n_0_opt_has_pipe.first_q[10]_i_3\,
      I2 => \n_0_opt_has_pipe.first_q[58]_i_2__0\,
      I3 => \n_0_opt_has_pipe.first_q[22]_i_3\,
      I4 => \EXP_OP.OP/i_shift_to_fixed/sel1\(0),
      I5 => \n_0_opt_has_pipe.first_q[18]_i_3\,
      O => \n_0_opt_has_pipe.first_q[10]_i_2\
    );
\opt_has_pipe.first_q[10]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00A000A000CF00C0"
    )
    port map (
      I0 => s_axis_a_tdata(28),
      I1 => s_axis_a_tdata(44),
      I2 => \n_0_opt_has_pipe.first_q[0]_i_16\,
      I3 => \EXP_OP.OP/i_shift_to_fixed/ALIGN_SHIFT/shifted_temp00\,
      I4 => s_axis_a_tdata(12),
      I5 => \n_0_opt_has_pipe.first_q[66]_i_5\,
      O => \n_0_opt_has_pipe.first_q[10]_i_3\
    );
\opt_has_pipe.first_q[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FCAF0CAFFCA00CA0"
    )
    port map (
      I0 => \n_0_opt_has_pipe.first_q[14]_i_2\,
      I1 => \n_0_opt_has_pipe.first_q[13]_i_2\,
      I2 => s_axis_a_tdata(52),
      I3 => s_axis_a_tdata(53),
      I4 => \n_0_opt_has_pipe.first_q[12]_i_2\,
      I5 => \n_0_opt_has_pipe.first_q[11]_i_2\,
      O => \n_0_opt_has_pipe.first_q[11]_i_1\
    );
\opt_has_pipe.first_q[11]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
    port map (
      I0 => \n_0_opt_has_pipe.first_q[50]_i_2__0\,
      I1 => \EXP_OP.OP/res_mant_at_recomb\(11),
      I2 => aclken,
      I3 => \EXP_OP.OP/i_recombination/result_delay/i_pipe/first_q\(11),
      O => \EXP_OP.OP/i_recombination/p_0_in\(11)
    );
\opt_has_pipe.first_q[11]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000FFAE"
    )
    port map (
      I0 => \EXP_OP.OP/i_shift_to_fixed/ALIGN_SHIFT/MUX_LOOP[3].DEL_SHIFT/i_pipe/first_q\(12),
      I1 => \EXP_OP.OP/i_shift_to_fixed/p_0_in9_in\,
      I2 => \EXP_OP.OP/i_shift_to_fixed/SIGN_DEL/i_pipe/first_q\,
      I3 => \EXP_OP.OP/i_shift_to_fixed/OP_STATE_P1_REG/i_pipe/first_q\(1),
      I4 => \EXP_OP.OP/i_shift_to_fixed/OP_STATE_P1_REG/i_pipe/first_q\(0),
      O => \n_0_opt_has_pipe.first_q[11]_i_1__1\
    );
\opt_has_pipe.first_q[11]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
    port map (
      I0 => \n_0_opt_has_pipe.first_q[15]_i_3\,
      I1 => \n_0_opt_has_pipe.first_q[11]_i_3\,
      I2 => \n_0_opt_has_pipe.first_q[58]_i_2__0\,
      I3 => \n_0_opt_has_pipe.first_q[23]_i_3\,
      I4 => \EXP_OP.OP/i_shift_to_fixed/sel1\(0),
      I5 => \n_0_opt_has_pipe.first_q[19]_i_3\,
      O => \n_0_opt_has_pipe.first_q[11]_i_2\
    );
\opt_has_pipe.first_q[11]_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => \EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[2].bppDSP48[1].need_output_delay.output_delay/dout_i\(6),
      I1 => \EXP_OP.OP/g_Fr_other.i_calculate_Fr/pipe[2]\(11),
      O => \n_0_opt_has_pipe.first_q[11]_i_2__0\
    );
\opt_has_pipe.first_q[11]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00A000A000CF00C0"
    )
    port map (
      I0 => s_axis_a_tdata(29),
      I1 => s_axis_a_tdata(45),
      I2 => \n_0_opt_has_pipe.first_q[0]_i_16\,
      I3 => \EXP_OP.OP/i_shift_to_fixed/ALIGN_SHIFT/shifted_temp00\,
      I4 => s_axis_a_tdata(13),
      I5 => \n_0_opt_has_pipe.first_q[66]_i_5\,
      O => \n_0_opt_has_pipe.first_q[11]_i_3\
    );
\opt_has_pipe.first_q[11]_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => \EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[2].bppDSP48[1].need_output_delay.output_delay/dout_i\(5),
      I1 => \EXP_OP.OP/g_Fr_other.i_calculate_Fr/pipe[2]\(10),
      O => \n_0_opt_has_pipe.first_q[11]_i_3__0\
    );
\opt_has_pipe.first_q[11]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => \EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[2].bppDSP48[1].need_output_delay.output_delay/dout_i\(4),
      I1 => \EXP_OP.OP/g_Fr_other.i_calculate_Fr/pipe[2]\(9),
      O => \n_0_opt_has_pipe.first_q[11]_i_4\
    );
\opt_has_pipe.first_q[11]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => \EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[2].bppDSP48[1].need_output_delay.output_delay/dout_i\(3),
      I1 => \EXP_OP.OP/g_Fr_other.i_calculate_Fr/pipe[2]\(8),
      O => \n_0_opt_has_pipe.first_q[11]_i_5\
    );
\opt_has_pipe.first_q[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FCAF0CAFFCA00CA0"
    )
    port map (
      I0 => \n_0_opt_has_pipe.first_q[15]_i_2\,
      I1 => \n_0_opt_has_pipe.first_q[14]_i_2\,
      I2 => s_axis_a_tdata(52),
      I3 => s_axis_a_tdata(53),
      I4 => \n_0_opt_has_pipe.first_q[13]_i_2\,
      I5 => \n_0_opt_has_pipe.first_q[12]_i_2\,
      O => \n_0_opt_has_pipe.first_q[12]_i_1\
    );
\opt_has_pipe.first_q[12]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
    port map (
      I0 => \n_0_opt_has_pipe.first_q[50]_i_2__0\,
      I1 => \EXP_OP.OP/res_mant_at_recomb\(12),
      I2 => aclken,
      I3 => \EXP_OP.OP/i_recombination/result_delay/i_pipe/first_q\(12),
      O => \EXP_OP.OP/i_recombination/p_0_in\(12)
    );
\opt_has_pipe.first_q[12]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000FFAE"
    )
    port map (
      I0 => \EXP_OP.OP/i_shift_to_fixed/ALIGN_SHIFT/MUX_LOOP[3].DEL_SHIFT/i_pipe/first_q\(13),
      I1 => \EXP_OP.OP/i_shift_to_fixed/p_0_in9_in\,
      I2 => \EXP_OP.OP/i_shift_to_fixed/SIGN_DEL/i_pipe/first_q\,
      I3 => \EXP_OP.OP/i_shift_to_fixed/OP_STATE_P1_REG/i_pipe/first_q\(1),
      I4 => \EXP_OP.OP/i_shift_to_fixed/OP_STATE_P1_REG/i_pipe/first_q\(0),
      O => \n_0_opt_has_pipe.first_q[12]_i_1__1\
    );
\opt_has_pipe.first_q[12]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
    port map (
      I0 => \n_0_opt_has_pipe.first_q[16]_i_3\,
      I1 => \n_0_opt_has_pipe.first_q[12]_i_3\,
      I2 => \n_0_opt_has_pipe.first_q[58]_i_2__0\,
      I3 => \n_0_opt_has_pipe.first_q[24]_i_3\,
      I4 => \EXP_OP.OP/i_shift_to_fixed/sel1\(0),
      I5 => \n_0_opt_has_pipe.first_q[20]_i_3\,
      O => \n_0_opt_has_pipe.first_q[12]_i_2\
    );
\opt_has_pipe.first_q[12]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00A000A000CF00C0"
    )
    port map (
      I0 => s_axis_a_tdata(30),
      I1 => s_axis_a_tdata(46),
      I2 => \n_0_opt_has_pipe.first_q[0]_i_16\,
      I3 => \EXP_OP.OP/i_shift_to_fixed/ALIGN_SHIFT/shifted_temp00\,
      I4 => s_axis_a_tdata(14),
      I5 => \n_0_opt_has_pipe.first_q[66]_i_5\,
      O => \n_0_opt_has_pipe.first_q[12]_i_3\
    );
\opt_has_pipe.first_q[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FCAF0CAFFCA00CA0"
    )
    port map (
      I0 => \n_0_opt_has_pipe.first_q[16]_i_2\,
      I1 => \n_0_opt_has_pipe.first_q[15]_i_2\,
      I2 => s_axis_a_tdata(52),
      I3 => s_axis_a_tdata(53),
      I4 => \n_0_opt_has_pipe.first_q[14]_i_2\,
      I5 => \n_0_opt_has_pipe.first_q[13]_i_2\,
      O => \n_0_opt_has_pipe.first_q[13]_i_1\
    );
\opt_has_pipe.first_q[13]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
    port map (
      I0 => \n_0_opt_has_pipe.first_q[50]_i_2__0\,
      I1 => \EXP_OP.OP/res_mant_at_recomb\(13),
      I2 => aclken,
      I3 => \EXP_OP.OP/i_recombination/result_delay/i_pipe/first_q\(13),
      O => \EXP_OP.OP/i_recombination/p_0_in\(13)
    );
\opt_has_pipe.first_q[13]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000FFAE"
    )
    port map (
      I0 => \EXP_OP.OP/i_shift_to_fixed/ALIGN_SHIFT/MUX_LOOP[3].DEL_SHIFT/i_pipe/first_q\(14),
      I1 => \EXP_OP.OP/i_shift_to_fixed/p_0_in9_in\,
      I2 => \EXP_OP.OP/i_shift_to_fixed/SIGN_DEL/i_pipe/first_q\,
      I3 => \EXP_OP.OP/i_shift_to_fixed/OP_STATE_P1_REG/i_pipe/first_q\(1),
      I4 => \EXP_OP.OP/i_shift_to_fixed/OP_STATE_P1_REG/i_pipe/first_q\(0),
      O => \n_0_opt_has_pipe.first_q[13]_i_1__1\
    );
\opt_has_pipe.first_q[13]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
    port map (
      I0 => \n_0_opt_has_pipe.first_q[17]_i_3\,
      I1 => \n_0_opt_has_pipe.first_q[13]_i_3\,
      I2 => \n_0_opt_has_pipe.first_q[58]_i_2__0\,
      I3 => \n_0_opt_has_pipe.first_q[25]_i_3\,
      I4 => \EXP_OP.OP/i_shift_to_fixed/sel1\(0),
      I5 => \n_0_opt_has_pipe.first_q[21]_i_3\,
      O => \n_0_opt_has_pipe.first_q[13]_i_2\
    );
\opt_has_pipe.first_q[13]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00A000A000CF00C0"
    )
    port map (
      I0 => s_axis_a_tdata(31),
      I1 => s_axis_a_tdata(47),
      I2 => \n_0_opt_has_pipe.first_q[0]_i_16\,
      I3 => \EXP_OP.OP/i_shift_to_fixed/ALIGN_SHIFT/shifted_temp00\,
      I4 => s_axis_a_tdata(15),
      I5 => \n_0_opt_has_pipe.first_q[66]_i_5\,
      O => \n_0_opt_has_pipe.first_q[13]_i_3\
    );
\opt_has_pipe.first_q[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FCAF0CAFFCA00CA0"
    )
    port map (
      I0 => \n_0_opt_has_pipe.first_q[17]_i_2\,
      I1 => \n_0_opt_has_pipe.first_q[16]_i_2\,
      I2 => s_axis_a_tdata(52),
      I3 => s_axis_a_tdata(53),
      I4 => \n_0_opt_has_pipe.first_q[15]_i_2\,
      I5 => \n_0_opt_has_pipe.first_q[14]_i_2\,
      O => \n_0_opt_has_pipe.first_q[14]_i_1\
    );
\opt_has_pipe.first_q[14]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
    port map (
      I0 => \n_0_opt_has_pipe.first_q[50]_i_2__0\,
      I1 => \EXP_OP.OP/res_mant_at_recomb\(14),
      I2 => aclken,
      I3 => \EXP_OP.OP/i_recombination/result_delay/i_pipe/first_q\(14),
      O => \EXP_OP.OP/i_recombination/p_0_in\(14)
    );
\opt_has_pipe.first_q[14]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000FFAE"
    )
    port map (
      I0 => \EXP_OP.OP/i_shift_to_fixed/ALIGN_SHIFT/MUX_LOOP[3].DEL_SHIFT/i_pipe/first_q\(15),
      I1 => \EXP_OP.OP/i_shift_to_fixed/p_0_in9_in\,
      I2 => \EXP_OP.OP/i_shift_to_fixed/SIGN_DEL/i_pipe/first_q\,
      I3 => \EXP_OP.OP/i_shift_to_fixed/OP_STATE_P1_REG/i_pipe/first_q\(1),
      I4 => \EXP_OP.OP/i_shift_to_fixed/OP_STATE_P1_REG/i_pipe/first_q\(0),
      O => \n_0_opt_has_pipe.first_q[14]_i_1__1\
    );
\opt_has_pipe.first_q[14]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
    port map (
      I0 => \n_0_opt_has_pipe.first_q[18]_i_3\,
      I1 => \n_0_opt_has_pipe.first_q[14]_i_3\,
      I2 => \n_0_opt_has_pipe.first_q[58]_i_2__0\,
      I3 => \n_0_opt_has_pipe.first_q[26]_i_3\,
      I4 => \EXP_OP.OP/i_shift_to_fixed/sel1\(0),
      I5 => \n_0_opt_has_pipe.first_q[22]_i_3\,
      O => \n_0_opt_has_pipe.first_q[14]_i_2\
    );
\opt_has_pipe.first_q[14]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888888B8BBB888"
    )
    port map (
      I0 => \n_0_opt_has_pipe.first_q[14]_i_4\,
      I1 => \n_0_opt_has_pipe.first_q[0]_i_16\,
      I2 => s_axis_a_tdata(0),
      I3 => \n_0_opt_has_pipe.first_q[66]_i_5\,
      I4 => s_axis_a_tdata(16),
      I5 => \EXP_OP.OP/i_shift_to_fixed/ALIGN_SHIFT/shifted_temp00\,
      O => \n_0_opt_has_pipe.first_q[14]_i_3\
    );
\opt_has_pipe.first_q[14]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BE82BC8000000202"
    )
    port map (
      I0 => s_axis_a_tdata(32),
      I1 => s_axis_a_tdata(56),
      I2 => \n_0_opt_has_pipe.first_q[45]_i_4\,
      I3 => s_axis_a_tdata(48),
      I4 => s_axis_a_tdata(57),
      I5 => s_axis_a_tdata(58),
      O => \n_0_opt_has_pipe.first_q[14]_i_4\
    );
\opt_has_pipe.first_q[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FCAF0CAFFCA00CA0"
    )
    port map (
      I0 => \n_0_opt_has_pipe.first_q[18]_i_2\,
      I1 => \n_0_opt_has_pipe.first_q[17]_i_2\,
      I2 => s_axis_a_tdata(52),
      I3 => s_axis_a_tdata(53),
      I4 => \n_0_opt_has_pipe.first_q[16]_i_2\,
      I5 => \n_0_opt_has_pipe.first_q[15]_i_2\,
      O => \n_0_opt_has_pipe.first_q[15]_i_1\
    );
\opt_has_pipe.first_q[15]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
    port map (
      I0 => \n_0_opt_has_pipe.first_q[50]_i_2__0\,
      I1 => \EXP_OP.OP/res_mant_at_recomb\(15),
      I2 => aclken,
      I3 => \EXP_OP.OP/i_recombination/result_delay/i_pipe/first_q\(15),
      O => \EXP_OP.OP/i_recombination/p_0_in\(15)
    );
\opt_has_pipe.first_q[15]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000FFAE"
    )
    port map (
      I0 => \EXP_OP.OP/i_shift_to_fixed/ALIGN_SHIFT/MUX_LOOP[3].DEL_SHIFT/i_pipe/first_q\(16),
      I1 => \EXP_OP.OP/i_shift_to_fixed/p_0_in9_in\,
      I2 => \EXP_OP.OP/i_shift_to_fixed/SIGN_DEL/i_pipe/first_q\,
      I3 => \EXP_OP.OP/i_shift_to_fixed/OP_STATE_P1_REG/i_pipe/first_q\(1),
      I4 => \EXP_OP.OP/i_shift_to_fixed/OP_STATE_P1_REG/i_pipe/first_q\(0),
      O => \n_0_opt_has_pipe.first_q[15]_i_1__1\
    );
\opt_has_pipe.first_q[15]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
    port map (
      I0 => \n_0_opt_has_pipe.first_q[19]_i_3\,
      I1 => \n_0_opt_has_pipe.first_q[15]_i_3\,
      I2 => \n_0_opt_has_pipe.first_q[58]_i_2__0\,
      I3 => \n_0_opt_has_pipe.first_q[27]_i_3\,
      I4 => \EXP_OP.OP/i_shift_to_fixed/sel1\(0),
      I5 => \n_0_opt_has_pipe.first_q[23]_i_3\,
      O => \n_0_opt_has_pipe.first_q[15]_i_2\
    );
\opt_has_pipe.first_q[15]_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => \EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[2].bppDSP48[1].need_output_delay.output_delay/dout_i\(10),
      I1 => \EXP_OP.OP/g_Fr_other.i_calculate_Fr/pipe[2]\(15),
      O => \n_0_opt_has_pipe.first_q[15]_i_2__0\
    );
\opt_has_pipe.first_q[15]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888888B8BBB888"
    )
    port map (
      I0 => \n_0_opt_has_pipe.first_q[15]_i_4\,
      I1 => \n_0_opt_has_pipe.first_q[0]_i_16\,
      I2 => s_axis_a_tdata(1),
      I3 => \n_0_opt_has_pipe.first_q[66]_i_5\,
      I4 => s_axis_a_tdata(17),
      I5 => \EXP_OP.OP/i_shift_to_fixed/ALIGN_SHIFT/shifted_temp00\,
      O => \n_0_opt_has_pipe.first_q[15]_i_3\
    );
\opt_has_pipe.first_q[15]_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => \EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[2].bppDSP48[1].need_output_delay.output_delay/dout_i\(9),
      I1 => \EXP_OP.OP/g_Fr_other.i_calculate_Fr/pipe[2]\(14),
      O => \n_0_opt_has_pipe.first_q[15]_i_3__0\
    );
\opt_has_pipe.first_q[15]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BE82BC8000000202"
    )
    port map (
      I0 => s_axis_a_tdata(33),
      I1 => s_axis_a_tdata(56),
      I2 => \n_0_opt_has_pipe.first_q[45]_i_4\,
      I3 => s_axis_a_tdata(49),
      I4 => s_axis_a_tdata(57),
      I5 => s_axis_a_tdata(58),
      O => \n_0_opt_has_pipe.first_q[15]_i_4\
    );
\opt_has_pipe.first_q[15]_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => \EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[2].bppDSP48[1].need_output_delay.output_delay/dout_i\(8),
      I1 => \EXP_OP.OP/g_Fr_other.i_calculate_Fr/pipe[2]\(13),
      O => \n_0_opt_has_pipe.first_q[15]_i_4__0\
    );
\opt_has_pipe.first_q[15]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => \EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[2].bppDSP48[1].need_output_delay.output_delay/dout_i\(7),
      I1 => \EXP_OP.OP/g_Fr_other.i_calculate_Fr/pipe[2]\(12),
      O => \n_0_opt_has_pipe.first_q[15]_i_5\
    );
\opt_has_pipe.first_q[16]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FCAF0CAFFCA00CA0"
    )
    port map (
      I0 => \n_0_opt_has_pipe.first_q[19]_i_2\,
      I1 => \n_0_opt_has_pipe.first_q[18]_i_2\,
      I2 => s_axis_a_tdata(52),
      I3 => s_axis_a_tdata(53),
      I4 => \n_0_opt_has_pipe.first_q[17]_i_2\,
      I5 => \n_0_opt_has_pipe.first_q[16]_i_2\,
      O => \n_0_opt_has_pipe.first_q[16]_i_1\
    );
\opt_has_pipe.first_q[16]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
    port map (
      I0 => \n_0_opt_has_pipe.first_q[50]_i_2__0\,
      I1 => \EXP_OP.OP/res_mant_at_recomb\(16),
      I2 => aclken,
      I3 => \EXP_OP.OP/i_recombination/result_delay/i_pipe/first_q\(16),
      O => \EXP_OP.OP/i_recombination/p_0_in\(16)
    );
\opt_has_pipe.first_q[16]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000FFAE"
    )
    port map (
      I0 => \EXP_OP.OP/i_shift_to_fixed/ALIGN_SHIFT/MUX_LOOP[3].DEL_SHIFT/i_pipe/first_q\(17),
      I1 => \EXP_OP.OP/i_shift_to_fixed/p_0_in9_in\,
      I2 => \EXP_OP.OP/i_shift_to_fixed/SIGN_DEL/i_pipe/first_q\,
      I3 => \EXP_OP.OP/i_shift_to_fixed/OP_STATE_P1_REG/i_pipe/first_q\(1),
      I4 => \EXP_OP.OP/i_shift_to_fixed/OP_STATE_P1_REG/i_pipe/first_q\(0),
      O => \n_0_opt_has_pipe.first_q[16]_i_1__1\
    );
\opt_has_pipe.first_q[16]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
    port map (
      I0 => \n_0_opt_has_pipe.first_q[20]_i_3\,
      I1 => \n_0_opt_has_pipe.first_q[16]_i_3\,
      I2 => \n_0_opt_has_pipe.first_q[58]_i_2__0\,
      I3 => \n_0_opt_has_pipe.first_q[28]_i_4\,
      I4 => \EXP_OP.OP/i_shift_to_fixed/sel1\(0),
      I5 => \n_0_opt_has_pipe.first_q[24]_i_3\,
      O => \n_0_opt_has_pipe.first_q[16]_i_2\
    );
\opt_has_pipe.first_q[16]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888888B8BBB888"
    )
    port map (
      I0 => \n_0_opt_has_pipe.first_q[16]_i_4\,
      I1 => \n_0_opt_has_pipe.first_q[0]_i_16\,
      I2 => s_axis_a_tdata(2),
      I3 => \n_0_opt_has_pipe.first_q[66]_i_5\,
      I4 => s_axis_a_tdata(18),
      I5 => \EXP_OP.OP/i_shift_to_fixed/ALIGN_SHIFT/shifted_temp00\,
      O => \n_0_opt_has_pipe.first_q[16]_i_3\
    );
\opt_has_pipe.first_q[16]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BE82BC8000000202"
    )
    port map (
      I0 => s_axis_a_tdata(34),
      I1 => s_axis_a_tdata(56),
      I2 => \n_0_opt_has_pipe.first_q[45]_i_4\,
      I3 => s_axis_a_tdata(50),
      I4 => s_axis_a_tdata(57),
      I5 => s_axis_a_tdata(58),
      O => \n_0_opt_has_pipe.first_q[16]_i_4\
    );
\opt_has_pipe.first_q[17]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FCAF0CAFFCA00CA0"
    )
    port map (
      I0 => \n_0_opt_has_pipe.first_q[20]_i_2\,
      I1 => \n_0_opt_has_pipe.first_q[19]_i_2\,
      I2 => s_axis_a_tdata(52),
      I3 => s_axis_a_tdata(53),
      I4 => \n_0_opt_has_pipe.first_q[18]_i_2\,
      I5 => \n_0_opt_has_pipe.first_q[17]_i_2\,
      O => \n_0_opt_has_pipe.first_q[17]_i_1\
    );
\opt_has_pipe.first_q[17]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
    port map (
      I0 => \n_0_opt_has_pipe.first_q[50]_i_2__0\,
      I1 => \EXP_OP.OP/res_mant_at_recomb\(17),
      I2 => aclken,
      I3 => \EXP_OP.OP/i_recombination/result_delay/i_pipe/first_q\(17),
      O => \EXP_OP.OP/i_recombination/p_0_in\(17)
    );
\opt_has_pipe.first_q[17]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000FFAE"
    )
    port map (
      I0 => \EXP_OP.OP/i_shift_to_fixed/ALIGN_SHIFT/MUX_LOOP[3].DEL_SHIFT/i_pipe/first_q\(18),
      I1 => \EXP_OP.OP/i_shift_to_fixed/p_0_in9_in\,
      I2 => \EXP_OP.OP/i_shift_to_fixed/SIGN_DEL/i_pipe/first_q\,
      I3 => \EXP_OP.OP/i_shift_to_fixed/OP_STATE_P1_REG/i_pipe/first_q\(1),
      I4 => \EXP_OP.OP/i_shift_to_fixed/OP_STATE_P1_REG/i_pipe/first_q\(0),
      O => \n_0_opt_has_pipe.first_q[17]_i_1__1\
    );
\opt_has_pipe.first_q[17]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
    port map (
      I0 => \n_0_opt_has_pipe.first_q[21]_i_3\,
      I1 => \n_0_opt_has_pipe.first_q[17]_i_3\,
      I2 => \n_0_opt_has_pipe.first_q[58]_i_2__0\,
      I3 => \n_0_opt_has_pipe.first_q[29]_i_4\,
      I4 => \EXP_OP.OP/i_shift_to_fixed/sel1\(0),
      I5 => \n_0_opt_has_pipe.first_q[25]_i_3\,
      O => \n_0_opt_has_pipe.first_q[17]_i_2\
    );
\opt_has_pipe.first_q[17]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888888B8BBB888"
    )
    port map (
      I0 => \n_0_opt_has_pipe.first_q[17]_i_4\,
      I1 => \n_0_opt_has_pipe.first_q[0]_i_16\,
      I2 => s_axis_a_tdata(3),
      I3 => \n_0_opt_has_pipe.first_q[66]_i_5\,
      I4 => s_axis_a_tdata(19),
      I5 => \EXP_OP.OP/i_shift_to_fixed/ALIGN_SHIFT/shifted_temp00\,
      O => \n_0_opt_has_pipe.first_q[17]_i_3\
    );
\opt_has_pipe.first_q[17]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BE82BC8000000202"
    )
    port map (
      I0 => s_axis_a_tdata(35),
      I1 => s_axis_a_tdata(56),
      I2 => \n_0_opt_has_pipe.first_q[45]_i_4\,
      I3 => s_axis_a_tdata(51),
      I4 => s_axis_a_tdata(57),
      I5 => s_axis_a_tdata(58),
      O => \n_0_opt_has_pipe.first_q[17]_i_4\
    );
\opt_has_pipe.first_q[18]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FCAF0CAFFCA00CA0"
    )
    port map (
      I0 => \n_0_opt_has_pipe.first_q[21]_i_2\,
      I1 => \n_0_opt_has_pipe.first_q[20]_i_2\,
      I2 => s_axis_a_tdata(52),
      I3 => s_axis_a_tdata(53),
      I4 => \n_0_opt_has_pipe.first_q[19]_i_2\,
      I5 => \n_0_opt_has_pipe.first_q[18]_i_2\,
      O => \n_0_opt_has_pipe.first_q[18]_i_1\
    );
\opt_has_pipe.first_q[18]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
    port map (
      I0 => \n_0_opt_has_pipe.first_q[50]_i_2__0\,
      I1 => \EXP_OP.OP/res_mant_at_recomb\(18),
      I2 => aclken,
      I3 => \EXP_OP.OP/i_recombination/result_delay/i_pipe/first_q\(18),
      O => \EXP_OP.OP/i_recombination/p_0_in\(18)
    );
\opt_has_pipe.first_q[18]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000FFAE"
    )
    port map (
      I0 => \EXP_OP.OP/i_shift_to_fixed/ALIGN_SHIFT/MUX_LOOP[3].DEL_SHIFT/i_pipe/first_q\(19),
      I1 => \EXP_OP.OP/i_shift_to_fixed/p_0_in9_in\,
      I2 => \EXP_OP.OP/i_shift_to_fixed/SIGN_DEL/i_pipe/first_q\,
      I3 => \EXP_OP.OP/i_shift_to_fixed/OP_STATE_P1_REG/i_pipe/first_q\(1),
      I4 => \EXP_OP.OP/i_shift_to_fixed/OP_STATE_P1_REG/i_pipe/first_q\(0),
      O => \n_0_opt_has_pipe.first_q[18]_i_1__1\
    );
\opt_has_pipe.first_q[18]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
    port map (
      I0 => \n_0_opt_has_pipe.first_q[22]_i_3\,
      I1 => \n_0_opt_has_pipe.first_q[18]_i_3\,
      I2 => \n_0_opt_has_pipe.first_q[58]_i_2__0\,
      I3 => \n_0_opt_has_pipe.first_q[30]_i_5\,
      I4 => \EXP_OP.OP/i_shift_to_fixed/sel1\(0),
      I5 => \n_0_opt_has_pipe.first_q[26]_i_3\,
      O => \n_0_opt_has_pipe.first_q[18]_i_2\
    );
\opt_has_pipe.first_q[18]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000B8FFB8CC"
    )
    port map (
      I0 => s_axis_a_tdata(36),
      I1 => \n_0_opt_has_pipe.first_q[0]_i_16\,
      I2 => s_axis_a_tdata(4),
      I3 => \n_0_opt_has_pipe.first_q[66]_i_5\,
      I4 => s_axis_a_tdata(20),
      I5 => \EXP_OP.OP/i_shift_to_fixed/ALIGN_SHIFT/shifted_temp00\,
      O => \n_0_opt_has_pipe.first_q[18]_i_3\
    );
\opt_has_pipe.first_q[19]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FCAF0CAFFCA00CA0"
    )
    port map (
      I0 => \n_0_opt_has_pipe.first_q[22]_i_2\,
      I1 => \n_0_opt_has_pipe.first_q[21]_i_2\,
      I2 => s_axis_a_tdata(52),
      I3 => s_axis_a_tdata(53),
      I4 => \n_0_opt_has_pipe.first_q[20]_i_2\,
      I5 => \n_0_opt_has_pipe.first_q[19]_i_2\,
      O => \n_0_opt_has_pipe.first_q[19]_i_1\
    );
\opt_has_pipe.first_q[19]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
    port map (
      I0 => \n_0_opt_has_pipe.first_q[50]_i_2__0\,
      I1 => \EXP_OP.OP/res_mant_at_recomb\(19),
      I2 => aclken,
      I3 => \EXP_OP.OP/i_recombination/result_delay/i_pipe/first_q\(19),
      O => \EXP_OP.OP/i_recombination/p_0_in\(19)
    );
\opt_has_pipe.first_q[19]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000FFAE"
    )
    port map (
      I0 => \EXP_OP.OP/i_shift_to_fixed/ALIGN_SHIFT/MUX_LOOP[3].DEL_SHIFT/i_pipe/first_q\(20),
      I1 => \EXP_OP.OP/i_shift_to_fixed/p_0_in9_in\,
      I2 => \EXP_OP.OP/i_shift_to_fixed/SIGN_DEL/i_pipe/first_q\,
      I3 => \EXP_OP.OP/i_shift_to_fixed/OP_STATE_P1_REG/i_pipe/first_q\(1),
      I4 => \EXP_OP.OP/i_shift_to_fixed/OP_STATE_P1_REG/i_pipe/first_q\(0),
      O => \n_0_opt_has_pipe.first_q[19]_i_1__1\
    );
\opt_has_pipe.first_q[19]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
    port map (
      I0 => \n_0_opt_has_pipe.first_q[23]_i_3\,
      I1 => \n_0_opt_has_pipe.first_q[19]_i_3\,
      I2 => \n_0_opt_has_pipe.first_q[58]_i_2__0\,
      I3 => \n_0_opt_has_pipe.first_q[30]_i_4\,
      I4 => \EXP_OP.OP/i_shift_to_fixed/sel1\(0),
      I5 => \n_0_opt_has_pipe.first_q[27]_i_3\,
      O => \n_0_opt_has_pipe.first_q[19]_i_2\
    );
\opt_has_pipe.first_q[19]_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => \EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[2].bppDSP48[1].need_output_delay.output_delay/dout_i\(14),
      I1 => \EXP_OP.OP/g_Fr_other.i_calculate_Fr/pipe[2]\(19),
      O => \n_0_opt_has_pipe.first_q[19]_i_2__0\
    );
\opt_has_pipe.first_q[19]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000B833B800"
    )
    port map (
      I0 => s_axis_a_tdata(37),
      I1 => \n_0_opt_has_pipe.first_q[0]_i_16\,
      I2 => s_axis_a_tdata(5),
      I3 => \n_0_opt_has_pipe.first_q[66]_i_5\,
      I4 => s_axis_a_tdata(21),
      I5 => \EXP_OP.OP/i_shift_to_fixed/ALIGN_SHIFT/shifted_temp00\,
      O => \n_0_opt_has_pipe.first_q[19]_i_3\
    );
\opt_has_pipe.first_q[19]_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => \EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[2].bppDSP48[1].need_output_delay.output_delay/dout_i\(13),
      I1 => \EXP_OP.OP/g_Fr_other.i_calculate_Fr/pipe[2]\(18),
      O => \n_0_opt_has_pipe.first_q[19]_i_3__0\
    );
\opt_has_pipe.first_q[19]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => \EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[2].bppDSP48[1].need_output_delay.output_delay/dout_i\(12),
      I1 => \EXP_OP.OP/g_Fr_other.i_calculate_Fr/pipe[2]\(17),
      O => \n_0_opt_has_pipe.first_q[19]_i_4\
    );
\opt_has_pipe.first_q[19]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => \EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[2].bppDSP48[1].need_output_delay.output_delay/dout_i\(11),
      I1 => \EXP_OP.OP/g_Fr_other.i_calculate_Fr/pipe[2]\(16),
      O => \n_0_opt_has_pipe.first_q[19]_i_5\
    );
\opt_has_pipe.first_q[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00FF5151"
    )
    port map (
      I0 => \n_0_opt_has_pipe.first_q[0]_i_3__1\,
      I1 => \n_0_opt_has_pipe.first_q[0]_i_1__0\,
      I2 => \n_0_opt_has_pipe.first_q[0]_i_4__0\,
      I3 => \EXP_OP.OP/i_shift_to_fixed/align_underflow_p1\,
      I4 => \n_0_opt_has_pipe.first_q[0]_i_1__6\,
      O => \n_0_opt_has_pipe.first_q[1]_i_1\
    );
\opt_has_pipe.first_q[1]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FCAF0CAFFCA00CA0"
    )
    port map (
      I0 => \n_0_opt_has_pipe.first_q[4]_i_2\,
      I1 => \n_0_opt_has_pipe.first_q[3]_i_2\,
      I2 => s_axis_a_tdata(52),
      I3 => s_axis_a_tdata(53),
      I4 => \n_0_opt_has_pipe.first_q[2]_i_2\,
      I5 => \n_0_opt_has_pipe.first_q[1]_i_2\,
      O => \n_0_opt_has_pipe.first_q[1]_i_1__0\
    );
\opt_has_pipe.first_q[1]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0100000000000000"
    )
    port map (
      I0 => s_axis_a_tdata(39),
      I1 => s_axis_a_tdata(38),
      I2 => \n_0_opt_has_pipe.first_q[1]_i_2__0\,
      I3 => \EXP_OP.OP/i_shift_to_fixed/ALIGN_Z_D/EQ_ZERO/chunk_det\(10),
      I4 => \EXP_OP.OP/i_shift_to_fixed/ALIGN_Z_D/EQ_ZERO/chunk_det\(11),
      I5 => \EXP_OP.OP/i_shift_to_fixed/ALIGN_Z_D/EQ_ZERO/chunk_det\(12),
      O => \n_0_opt_has_pipe.first_q[1]_i_1__1\
    );
\opt_has_pipe.first_q[1]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
    port map (
      I0 => \n_0_opt_has_pipe.first_q[50]_i_2__0\,
      I1 => \EXP_OP.OP/res_mant_at_recomb\(1),
      I2 => aclken,
      I3 => \EXP_OP.OP/i_recombination/result_delay/i_pipe/first_q\(1),
      O => \EXP_OP.OP/i_recombination/p_0_in\(1)
    );
\opt_has_pipe.first_q[1]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1110FFFF11100000"
    )
    port map (
      I0 => \EXP_OP.OP/special_case\(1),
      I1 => \EXP_OP.OP/special_case\(0),
      I2 => \n_0_opt_has_pipe.first_q[1]_i_2__1\,
      I3 => \n_0_opt_has_pipe.first_q[1]_i_3__0\,
      I4 => aclken,
      I5 => \EXP_OP.OP/i_recombination/divide_by_zero_delay/i_pipe/first_q\(1),
      O => \n_0_opt_has_pipe.first_q[1]_i_1__3\
    );
\opt_has_pipe.first_q[1]_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EAAA"
    )
    port map (
      I0 => \EXP_OP.OP/i_special_detect/detector/EXP_DET_LUT.EXP_ALL_ZERO_DEL/i_pipe/first_q\,
      I1 => \EXP_OP.OP/i_special_detect/detector/EXP_DET_LUT.EXP_ALL_ONE_DEL/i_pipe/first_q\,
      I2 => \EXP_OP.OP/i_special_detect/detector/MANT_LUTS.CHUNK_IS_ZERO_DEL/i_pipe/first_q\(0),
      I3 => \EXP_OP.OP/i_special_detect/detector/MANT_LUTS.CHUNK_IS_ZERO_DEL/i_pipe/first_q\(1),
      O => \n_0_opt_has_pipe.first_q[1]_i_1__4\
    );
\opt_has_pipe.first_q[1]_i_1__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000FFAE"
    )
    port map (
      I0 => \EXP_OP.OP/i_shift_to_fixed/ALIGN_SHIFT/MUX_LOOP[3].DEL_SHIFT/i_pipe/first_q\(2),
      I1 => \EXP_OP.OP/i_shift_to_fixed/p_0_in9_in\,
      I2 => \EXP_OP.OP/i_shift_to_fixed/SIGN_DEL/i_pipe/first_q\,
      I3 => \EXP_OP.OP/i_shift_to_fixed/OP_STATE_P1_REG/i_pipe/first_q\(1),
      I4 => \EXP_OP.OP/i_shift_to_fixed/OP_STATE_P1_REG/i_pipe/first_q\(0),
      O => \n_0_opt_has_pipe.first_q[1]_i_1__5\
    );
\opt_has_pipe.first_q[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
    port map (
      I0 => \n_0_opt_has_pipe.first_q[5]_i_3\,
      I1 => \n_0_opt_has_pipe.first_q[1]_i_3\,
      I2 => \n_0_opt_has_pipe.first_q[58]_i_2__0\,
      I3 => \n_0_opt_has_pipe.first_q[13]_i_3\,
      I4 => \EXP_OP.OP/i_shift_to_fixed/sel1\(0),
      I5 => \n_0_opt_has_pipe.first_q[9]_i_3\,
      O => \n_0_opt_has_pipe.first_q[1]_i_2\
    );
\opt_has_pipe.first_q[1]_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => s_axis_a_tdata(36),
      I1 => s_axis_a_tdata(37),
      O => \n_0_opt_has_pipe.first_q[1]_i_2__0\
    );
\opt_has_pipe.first_q[1]_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => \EXP_OP.OP/input_sign\,
      I1 => \EXP_OP.OP/input_is_overflow\,
      O => \n_0_opt_has_pipe.first_q[1]_i_2__1\
    );
\opt_has_pipe.first_q[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B888B88888BB8888"
    )
    port map (
      I0 => \n_0_opt_has_pipe.first_q[33]_i_5\,
      I1 => \n_0_opt_has_pipe.first_q[0]_i_16\,
      I2 => s_axis_a_tdata(51),
      I3 => \n_0_opt_has_pipe.first_q[66]_i_5\,
      I4 => s_axis_a_tdata(3),
      I5 => \EXP_OP.OP/i_shift_to_fixed/ALIGN_SHIFT/shifted_temp00\,
      O => \n_0_opt_has_pipe.first_q[1]_i_3\
    );
\opt_has_pipe.first_q[1]_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => \EXP_OP.OP/i_res_exp/cin_prop\,
      I1 => \EXP_OP.OP/Xi_gt_bias_sub1\,
      O => \n_0_opt_has_pipe.first_q[1]_i_3__0\
    );
\opt_has_pipe.first_q[20]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FCAF0CAFFCA00CA0"
    )
    port map (
      I0 => \n_0_opt_has_pipe.first_q[23]_i_2\,
      I1 => \n_0_opt_has_pipe.first_q[22]_i_2\,
      I2 => s_axis_a_tdata(52),
      I3 => s_axis_a_tdata(53),
      I4 => \n_0_opt_has_pipe.first_q[21]_i_2\,
      I5 => \n_0_opt_has_pipe.first_q[20]_i_2\,
      O => \n_0_opt_has_pipe.first_q[20]_i_1\
    );
\opt_has_pipe.first_q[20]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
    port map (
      I0 => \n_0_opt_has_pipe.first_q[50]_i_2__0\,
      I1 => \EXP_OP.OP/res_mant_at_recomb\(20),
      I2 => aclken,
      I3 => \EXP_OP.OP/i_recombination/result_delay/i_pipe/first_q\(20),
      O => \EXP_OP.OP/i_recombination/p_0_in\(20)
    );
\opt_has_pipe.first_q[20]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000FFAE"
    )
    port map (
      I0 => \EXP_OP.OP/i_shift_to_fixed/ALIGN_SHIFT/MUX_LOOP[3].DEL_SHIFT/i_pipe/first_q\(21),
      I1 => \EXP_OP.OP/i_shift_to_fixed/p_0_in9_in\,
      I2 => \EXP_OP.OP/i_shift_to_fixed/SIGN_DEL/i_pipe/first_q\,
      I3 => \EXP_OP.OP/i_shift_to_fixed/OP_STATE_P1_REG/i_pipe/first_q\(1),
      I4 => \EXP_OP.OP/i_shift_to_fixed/OP_STATE_P1_REG/i_pipe/first_q\(0),
      O => \n_0_opt_has_pipe.first_q[20]_i_1__1\
    );
\opt_has_pipe.first_q[20]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
    port map (
      I0 => \n_0_opt_has_pipe.first_q[24]_i_3\,
      I1 => \n_0_opt_has_pipe.first_q[20]_i_3\,
      I2 => \n_0_opt_has_pipe.first_q[58]_i_2__0\,
      I3 => \n_0_opt_has_pipe.first_q[28]_i_3\,
      I4 => \EXP_OP.OP/i_shift_to_fixed/sel1\(0),
      I5 => \n_0_opt_has_pipe.first_q[28]_i_4\,
      O => \n_0_opt_has_pipe.first_q[20]_i_2\
    );
\opt_has_pipe.first_q[20]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000B833B800"
    )
    port map (
      I0 => s_axis_a_tdata(38),
      I1 => \n_0_opt_has_pipe.first_q[0]_i_16\,
      I2 => s_axis_a_tdata(6),
      I3 => \n_0_opt_has_pipe.first_q[66]_i_5\,
      I4 => s_axis_a_tdata(22),
      I5 => \EXP_OP.OP/i_shift_to_fixed/ALIGN_SHIFT/shifted_temp00\,
      O => \n_0_opt_has_pipe.first_q[20]_i_3\
    );
\opt_has_pipe.first_q[21]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FCAF0CAFFCA00CA0"
    )
    port map (
      I0 => \n_0_opt_has_pipe.first_q[24]_i_2\,
      I1 => \n_0_opt_has_pipe.first_q[23]_i_2\,
      I2 => s_axis_a_tdata(52),
      I3 => s_axis_a_tdata(53),
      I4 => \n_0_opt_has_pipe.first_q[22]_i_2\,
      I5 => \n_0_opt_has_pipe.first_q[21]_i_2\,
      O => \n_0_opt_has_pipe.first_q[21]_i_1\
    );
\opt_has_pipe.first_q[21]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
    port map (
      I0 => \n_0_opt_has_pipe.first_q[50]_i_2__0\,
      I1 => \EXP_OP.OP/res_mant_at_recomb\(21),
      I2 => aclken,
      I3 => \EXP_OP.OP/i_recombination/result_delay/i_pipe/first_q\(21),
      O => \EXP_OP.OP/i_recombination/p_0_in\(21)
    );
\opt_has_pipe.first_q[21]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000FFAE"
    )
    port map (
      I0 => \EXP_OP.OP/i_shift_to_fixed/ALIGN_SHIFT/MUX_LOOP[3].DEL_SHIFT/i_pipe/first_q\(22),
      I1 => \EXP_OP.OP/i_shift_to_fixed/p_0_in9_in\,
      I2 => \EXP_OP.OP/i_shift_to_fixed/SIGN_DEL/i_pipe/first_q\,
      I3 => \EXP_OP.OP/i_shift_to_fixed/OP_STATE_P1_REG/i_pipe/first_q\(1),
      I4 => \EXP_OP.OP/i_shift_to_fixed/OP_STATE_P1_REG/i_pipe/first_q\(0),
      O => \n_0_opt_has_pipe.first_q[21]_i_1__1\
    );
\opt_has_pipe.first_q[21]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
    port map (
      I0 => \n_0_opt_has_pipe.first_q[25]_i_3\,
      I1 => \n_0_opt_has_pipe.first_q[21]_i_3\,
      I2 => \n_0_opt_has_pipe.first_q[58]_i_2__0\,
      I3 => \n_0_opt_has_pipe.first_q[29]_i_3\,
      I4 => \EXP_OP.OP/i_shift_to_fixed/sel1\(0),
      I5 => \n_0_opt_has_pipe.first_q[29]_i_4\,
      O => \n_0_opt_has_pipe.first_q[21]_i_2\
    );
\opt_has_pipe.first_q[21]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000B833B800"
    )
    port map (
      I0 => s_axis_a_tdata(39),
      I1 => \n_0_opt_has_pipe.first_q[0]_i_16\,
      I2 => s_axis_a_tdata(7),
      I3 => \n_0_opt_has_pipe.first_q[66]_i_5\,
      I4 => s_axis_a_tdata(23),
      I5 => \EXP_OP.OP/i_shift_to_fixed/ALIGN_SHIFT/shifted_temp00\,
      O => \n_0_opt_has_pipe.first_q[21]_i_3\
    );
\opt_has_pipe.first_q[22]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FCAF0CAFFCA00CA0"
    )
    port map (
      I0 => \n_0_opt_has_pipe.first_q[25]_i_2\,
      I1 => \n_0_opt_has_pipe.first_q[24]_i_2\,
      I2 => s_axis_a_tdata(52),
      I3 => s_axis_a_tdata(53),
      I4 => \n_0_opt_has_pipe.first_q[23]_i_2\,
      I5 => \n_0_opt_has_pipe.first_q[22]_i_2\,
      O => \n_0_opt_has_pipe.first_q[22]_i_1\
    );
\opt_has_pipe.first_q[22]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
    port map (
      I0 => \n_0_opt_has_pipe.first_q[50]_i_2__0\,
      I1 => \EXP_OP.OP/res_mant_at_recomb\(22),
      I2 => aclken,
      I3 => \EXP_OP.OP/i_recombination/result_delay/i_pipe/first_q\(22),
      O => \EXP_OP.OP/i_recombination/p_0_in\(22)
    );
\opt_has_pipe.first_q[22]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000FFAE"
    )
    port map (
      I0 => \EXP_OP.OP/i_shift_to_fixed/ALIGN_SHIFT/MUX_LOOP[3].DEL_SHIFT/i_pipe/first_q\(23),
      I1 => \EXP_OP.OP/i_shift_to_fixed/p_0_in9_in\,
      I2 => \EXP_OP.OP/i_shift_to_fixed/SIGN_DEL/i_pipe/first_q\,
      I3 => \EXP_OP.OP/i_shift_to_fixed/OP_STATE_P1_REG/i_pipe/first_q\(1),
      I4 => \EXP_OP.OP/i_shift_to_fixed/OP_STATE_P1_REG/i_pipe/first_q\(0),
      O => \n_0_opt_has_pipe.first_q[22]_i_1__1\
    );
\opt_has_pipe.first_q[22]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
    port map (
      I0 => \n_0_opt_has_pipe.first_q[26]_i_3\,
      I1 => \n_0_opt_has_pipe.first_q[22]_i_3\,
      I2 => \n_0_opt_has_pipe.first_q[58]_i_2__0\,
      I3 => \n_0_opt_has_pipe.first_q[34]_i_4\,
      I4 => \EXP_OP.OP/i_shift_to_fixed/sel1\(0),
      I5 => \n_0_opt_has_pipe.first_q[30]_i_5\,
      O => \n_0_opt_has_pipe.first_q[22]_i_2\
    );
\opt_has_pipe.first_q[22]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000B833B800"
    )
    port map (
      I0 => s_axis_a_tdata(40),
      I1 => \n_0_opt_has_pipe.first_q[0]_i_16\,
      I2 => s_axis_a_tdata(8),
      I3 => \n_0_opt_has_pipe.first_q[66]_i_5\,
      I4 => s_axis_a_tdata(24),
      I5 => \EXP_OP.OP/i_shift_to_fixed/ALIGN_SHIFT/shifted_temp00\,
      O => \n_0_opt_has_pipe.first_q[22]_i_3\
    );
\opt_has_pipe.first_q[23]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FCAF0CAFFCA00CA0"
    )
    port map (
      I0 => \n_0_opt_has_pipe.first_q[26]_i_2\,
      I1 => \n_0_opt_has_pipe.first_q[25]_i_2\,
      I2 => s_axis_a_tdata(52),
      I3 => s_axis_a_tdata(53),
      I4 => \n_0_opt_has_pipe.first_q[24]_i_2\,
      I5 => \n_0_opt_has_pipe.first_q[23]_i_2\,
      O => \n_0_opt_has_pipe.first_q[23]_i_1\
    );
\opt_has_pipe.first_q[23]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
    port map (
      I0 => \n_0_opt_has_pipe.first_q[50]_i_2__0\,
      I1 => \EXP_OP.OP/res_mant_at_recomb\(23),
      I2 => aclken,
      I3 => \EXP_OP.OP/i_recombination/result_delay/i_pipe/first_q\(23),
      O => \EXP_OP.OP/i_recombination/p_0_in\(23)
    );
\opt_has_pipe.first_q[23]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000FFAE"
    )
    port map (
      I0 => \EXP_OP.OP/i_shift_to_fixed/ALIGN_SHIFT/MUX_LOOP[3].DEL_SHIFT/i_pipe/first_q\(24),
      I1 => \EXP_OP.OP/i_shift_to_fixed/p_0_in9_in\,
      I2 => \EXP_OP.OP/i_shift_to_fixed/SIGN_DEL/i_pipe/first_q\,
      I3 => \EXP_OP.OP/i_shift_to_fixed/OP_STATE_P1_REG/i_pipe/first_q\(1),
      I4 => \EXP_OP.OP/i_shift_to_fixed/OP_STATE_P1_REG/i_pipe/first_q\(0),
      O => \n_0_opt_has_pipe.first_q[23]_i_1__1\
    );
\opt_has_pipe.first_q[23]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
    port map (
      I0 => \n_0_opt_has_pipe.first_q[27]_i_3\,
      I1 => \n_0_opt_has_pipe.first_q[23]_i_3\,
      I2 => \n_0_opt_has_pipe.first_q[58]_i_2__0\,
      I3 => \n_0_opt_has_pipe.first_q[35]_i_4__0\,
      I4 => \EXP_OP.OP/i_shift_to_fixed/sel1\(0),
      I5 => \n_0_opt_has_pipe.first_q[30]_i_4\,
      O => \n_0_opt_has_pipe.first_q[23]_i_2\
    );
\opt_has_pipe.first_q[23]_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => \EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[2].bppDSP48[2].need_output_delay.output_delay/dout_i\(1),
      I1 => \EXP_OP.OP/g_Fr_other.i_calculate_Fr/pipe[2]\(23),
      O => \n_0_opt_has_pipe.first_q[23]_i_2__0\
    );
\opt_has_pipe.first_q[23]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000B833B800"
    )
    port map (
      I0 => s_axis_a_tdata(41),
      I1 => \n_0_opt_has_pipe.first_q[0]_i_16\,
      I2 => s_axis_a_tdata(9),
      I3 => \n_0_opt_has_pipe.first_q[66]_i_5\,
      I4 => s_axis_a_tdata(25),
      I5 => \EXP_OP.OP/i_shift_to_fixed/ALIGN_SHIFT/shifted_temp00\,
      O => \n_0_opt_has_pipe.first_q[23]_i_3\
    );
\opt_has_pipe.first_q[23]_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => \EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[2].bppDSP48[2].need_output_delay.output_delay/dout_i\(0),
      I1 => \EXP_OP.OP/g_Fr_other.i_calculate_Fr/pipe[2]\(22),
      O => \n_0_opt_has_pipe.first_q[23]_i_3__0\
    );
\opt_has_pipe.first_q[23]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => \EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[2].bppDSP48[1].need_output_delay.output_delay/dout_i\(16),
      I1 => \EXP_OP.OP/g_Fr_other.i_calculate_Fr/pipe[2]\(21),
      O => \n_0_opt_has_pipe.first_q[23]_i_4\
    );
\opt_has_pipe.first_q[23]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => \EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[2].bppDSP48[1].need_output_delay.output_delay/dout_i\(15),
      I1 => \EXP_OP.OP/g_Fr_other.i_calculate_Fr/pipe[2]\(20),
      O => \n_0_opt_has_pipe.first_q[23]_i_5\
    );
\opt_has_pipe.first_q[24]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FCAF0CAFFCA00CA0"
    )
    port map (
      I0 => \n_0_opt_has_pipe.first_q[27]_i_2\,
      I1 => \n_0_opt_has_pipe.first_q[26]_i_2\,
      I2 => s_axis_a_tdata(52),
      I3 => s_axis_a_tdata(53),
      I4 => \n_0_opt_has_pipe.first_q[25]_i_2\,
      I5 => \n_0_opt_has_pipe.first_q[24]_i_2\,
      O => \n_0_opt_has_pipe.first_q[24]_i_1\
    );
\opt_has_pipe.first_q[24]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
    port map (
      I0 => \n_0_opt_has_pipe.first_q[50]_i_2__0\,
      I1 => \EXP_OP.OP/res_mant_at_recomb\(24),
      I2 => aclken,
      I3 => \EXP_OP.OP/i_recombination/result_delay/i_pipe/first_q\(24),
      O => \EXP_OP.OP/i_recombination/p_0_in\(24)
    );
\opt_has_pipe.first_q[24]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000FFAE"
    )
    port map (
      I0 => \EXP_OP.OP/i_shift_to_fixed/ALIGN_SHIFT/MUX_LOOP[3].DEL_SHIFT/i_pipe/first_q\(25),
      I1 => \EXP_OP.OP/i_shift_to_fixed/p_0_in9_in\,
      I2 => \EXP_OP.OP/i_shift_to_fixed/SIGN_DEL/i_pipe/first_q\,
      I3 => \EXP_OP.OP/i_shift_to_fixed/OP_STATE_P1_REG/i_pipe/first_q\(1),
      I4 => \EXP_OP.OP/i_shift_to_fixed/OP_STATE_P1_REG/i_pipe/first_q\(0),
      O => \n_0_opt_has_pipe.first_q[24]_i_1__1\
    );
\opt_has_pipe.first_q[24]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
    port map (
      I0 => \n_0_opt_has_pipe.first_q[28]_i_4\,
      I1 => \n_0_opt_has_pipe.first_q[24]_i_3\,
      I2 => \n_0_opt_has_pipe.first_q[58]_i_2__0\,
      I3 => \n_0_opt_has_pipe.first_q[36]_i_4\,
      I4 => \EXP_OP.OP/i_shift_to_fixed/sel1\(0),
      I5 => \n_0_opt_has_pipe.first_q[28]_i_3\,
      O => \n_0_opt_has_pipe.first_q[24]_i_2\
    );
\opt_has_pipe.first_q[24]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000B833B800"
    )
    port map (
      I0 => s_axis_a_tdata(42),
      I1 => \n_0_opt_has_pipe.first_q[0]_i_16\,
      I2 => s_axis_a_tdata(10),
      I3 => \n_0_opt_has_pipe.first_q[66]_i_5\,
      I4 => s_axis_a_tdata(26),
      I5 => \EXP_OP.OP/i_shift_to_fixed/ALIGN_SHIFT/shifted_temp00\,
      O => \n_0_opt_has_pipe.first_q[24]_i_3\
    );
\opt_has_pipe.first_q[25]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FCAF0CAFFCA00CA0"
    )
    port map (
      I0 => \n_0_opt_has_pipe.first_q[28]_i_2\,
      I1 => \n_0_opt_has_pipe.first_q[27]_i_2\,
      I2 => s_axis_a_tdata(52),
      I3 => s_axis_a_tdata(53),
      I4 => \n_0_opt_has_pipe.first_q[26]_i_2\,
      I5 => \n_0_opt_has_pipe.first_q[25]_i_2\,
      O => \n_0_opt_has_pipe.first_q[25]_i_1\
    );
\opt_has_pipe.first_q[25]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
    port map (
      I0 => \n_0_opt_has_pipe.first_q[50]_i_2__0\,
      I1 => \EXP_OP.OP/res_mant_at_recomb\(25),
      I2 => aclken,
      I3 => \EXP_OP.OP/i_recombination/result_delay/i_pipe/first_q\(25),
      O => \EXP_OP.OP/i_recombination/p_0_in\(25)
    );
\opt_has_pipe.first_q[25]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000FFAE"
    )
    port map (
      I0 => \EXP_OP.OP/i_shift_to_fixed/ALIGN_SHIFT/MUX_LOOP[3].DEL_SHIFT/i_pipe/first_q\(26),
      I1 => \EXP_OP.OP/i_shift_to_fixed/p_0_in9_in\,
      I2 => \EXP_OP.OP/i_shift_to_fixed/SIGN_DEL/i_pipe/first_q\,
      I3 => \EXP_OP.OP/i_shift_to_fixed/OP_STATE_P1_REG/i_pipe/first_q\(1),
      I4 => \EXP_OP.OP/i_shift_to_fixed/OP_STATE_P1_REG/i_pipe/first_q\(0),
      O => \n_0_opt_has_pipe.first_q[25]_i_1__1\
    );
\opt_has_pipe.first_q[25]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
    port map (
      I0 => \n_0_opt_has_pipe.first_q[29]_i_4\,
      I1 => \n_0_opt_has_pipe.first_q[25]_i_3\,
      I2 => \n_0_opt_has_pipe.first_q[58]_i_2__0\,
      I3 => \n_0_opt_has_pipe.first_q[25]_i_4\,
      I4 => \EXP_OP.OP/i_shift_to_fixed/sel1\(0),
      I5 => \n_0_opt_has_pipe.first_q[29]_i_3\,
      O => \n_0_opt_has_pipe.first_q[25]_i_2\
    );
\opt_has_pipe.first_q[25]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000B833B800"
    )
    port map (
      I0 => s_axis_a_tdata(43),
      I1 => \n_0_opt_has_pipe.first_q[0]_i_16\,
      I2 => s_axis_a_tdata(11),
      I3 => \n_0_opt_has_pipe.first_q[66]_i_5\,
      I4 => s_axis_a_tdata(27),
      I5 => \EXP_OP.OP/i_shift_to_fixed/ALIGN_SHIFT/shifted_temp00\,
      O => \n_0_opt_has_pipe.first_q[25]_i_3\
    );
\opt_has_pipe.first_q[25]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A088880000000050"
    )
    port map (
      I0 => s_axis_a_tdata(58),
      I1 => s_axis_a_tdata(39),
      I2 => s_axis_a_tdata(23),
      I3 => s_axis_a_tdata(56),
      I4 => \n_0_opt_has_pipe.first_q[45]_i_4\,
      I5 => s_axis_a_tdata(57),
      O => \n_0_opt_has_pipe.first_q[25]_i_4\
    );
\opt_has_pipe.first_q[26]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FCAF0CAFFCA00CA0"
    )
    port map (
      I0 => \n_0_opt_has_pipe.first_q[29]_i_2\,
      I1 => \n_0_opt_has_pipe.first_q[28]_i_2\,
      I2 => s_axis_a_tdata(52),
      I3 => s_axis_a_tdata(53),
      I4 => \n_0_opt_has_pipe.first_q[27]_i_2\,
      I5 => \n_0_opt_has_pipe.first_q[26]_i_2\,
      O => \n_0_opt_has_pipe.first_q[26]_i_1\
    );
\opt_has_pipe.first_q[26]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
    port map (
      I0 => \n_0_opt_has_pipe.first_q[50]_i_2__0\,
      I1 => \EXP_OP.OP/res_mant_at_recomb\(26),
      I2 => aclken,
      I3 => \EXP_OP.OP/i_recombination/result_delay/i_pipe/first_q\(26),
      O => \EXP_OP.OP/i_recombination/p_0_in\(26)
    );
\opt_has_pipe.first_q[26]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000FFAE"
    )
    port map (
      I0 => \EXP_OP.OP/i_shift_to_fixed/ALIGN_SHIFT/MUX_LOOP[3].DEL_SHIFT/i_pipe/first_q\(27),
      I1 => \EXP_OP.OP/i_shift_to_fixed/p_0_in9_in\,
      I2 => \EXP_OP.OP/i_shift_to_fixed/SIGN_DEL/i_pipe/first_q\,
      I3 => \EXP_OP.OP/i_shift_to_fixed/OP_STATE_P1_REG/i_pipe/first_q\(1),
      I4 => \EXP_OP.OP/i_shift_to_fixed/OP_STATE_P1_REG/i_pipe/first_q\(0),
      O => \n_0_opt_has_pipe.first_q[26]_i_1__1\
    );
\opt_has_pipe.first_q[26]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
    port map (
      I0 => \n_0_opt_has_pipe.first_q[30]_i_5\,
      I1 => \EXP_OP.OP/i_shift_to_fixed/sel1\(0),
      I2 => \n_0_opt_has_pipe.first_q[26]_i_3\,
      I3 => \n_0_opt_has_pipe.first_q[58]_i_2__0\,
      I4 => \n_0_opt_has_pipe.first_q[26]_i_4\,
      O => \n_0_opt_has_pipe.first_q[26]_i_2\
    );
\opt_has_pipe.first_q[26]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000B833B800"
    )
    port map (
      I0 => s_axis_a_tdata(44),
      I1 => \n_0_opt_has_pipe.first_q[0]_i_16\,
      I2 => s_axis_a_tdata(12),
      I3 => \n_0_opt_has_pipe.first_q[66]_i_5\,
      I4 => s_axis_a_tdata(28),
      I5 => \EXP_OP.OP/i_shift_to_fixed/ALIGN_SHIFT/shifted_temp00\,
      O => \n_0_opt_has_pipe.first_q[26]_i_3\
    );
\opt_has_pipe.first_q[26]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEEB2228"
    )
    port map (
      I0 => \n_0_opt_has_pipe.first_q[34]_i_3\,
      I1 => s_axis_a_tdata(54),
      I2 => s_axis_a_tdata(53),
      I3 => s_axis_a_tdata(52),
      I4 => \n_0_opt_has_pipe.first_q[34]_i_4\,
      O => \n_0_opt_has_pipe.first_q[26]_i_4\
    );
\opt_has_pipe.first_q[27]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FCAF0CAFFCA00CA0"
    )
    port map (
      I0 => \n_0_opt_has_pipe.first_q[30]_i_3\,
      I1 => \n_0_opt_has_pipe.first_q[29]_i_2\,
      I2 => s_axis_a_tdata(52),
      I3 => s_axis_a_tdata(53),
      I4 => \n_0_opt_has_pipe.first_q[28]_i_2\,
      I5 => \n_0_opt_has_pipe.first_q[27]_i_2\,
      O => \n_0_opt_has_pipe.first_q[27]_i_1\
    );
\opt_has_pipe.first_q[27]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
    port map (
      I0 => \n_0_opt_has_pipe.first_q[50]_i_2__0\,
      I1 => \EXP_OP.OP/res_mant_at_recomb\(27),
      I2 => aclken,
      I3 => \EXP_OP.OP/i_recombination/result_delay/i_pipe/first_q\(27),
      O => \EXP_OP.OP/i_recombination/p_0_in\(27)
    );
\opt_has_pipe.first_q[27]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000FFAE"
    )
    port map (
      I0 => \EXP_OP.OP/i_shift_to_fixed/ALIGN_SHIFT/MUX_LOOP[3].DEL_SHIFT/i_pipe/first_q\(28),
      I1 => \EXP_OP.OP/i_shift_to_fixed/p_0_in9_in\,
      I2 => \EXP_OP.OP/i_shift_to_fixed/SIGN_DEL/i_pipe/first_q\,
      I3 => \EXP_OP.OP/i_shift_to_fixed/OP_STATE_P1_REG/i_pipe/first_q\(1),
      I4 => \EXP_OP.OP/i_shift_to_fixed/OP_STATE_P1_REG/i_pipe/first_q\(0),
      O => \n_0_opt_has_pipe.first_q[27]_i_1__1\
    );
\opt_has_pipe.first_q[27]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
    port map (
      I0 => \n_0_opt_has_pipe.first_q[30]_i_4\,
      I1 => \EXP_OP.OP/i_shift_to_fixed/sel1\(0),
      I2 => \n_0_opt_has_pipe.first_q[27]_i_3\,
      I3 => \n_0_opt_has_pipe.first_q[58]_i_2__0\,
      I4 => \n_0_opt_has_pipe.first_q[27]_i_4\,
      O => \n_0_opt_has_pipe.first_q[27]_i_2\
    );
\opt_has_pipe.first_q[27]_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => \EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[2].bppDSP48[2].need_output_delay.output_delay/dout_i\(5),
      I1 => \EXP_OP.OP/g_Fr_other.i_calculate_Fr/pipe[2]\(27),
      O => \n_0_opt_has_pipe.first_q[27]_i_2__0\
    );
\opt_has_pipe.first_q[27]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000B833B800"
    )
    port map (
      I0 => s_axis_a_tdata(45),
      I1 => \n_0_opt_has_pipe.first_q[0]_i_16\,
      I2 => s_axis_a_tdata(13),
      I3 => \n_0_opt_has_pipe.first_q[66]_i_5\,
      I4 => s_axis_a_tdata(29),
      I5 => \EXP_OP.OP/i_shift_to_fixed/ALIGN_SHIFT/shifted_temp00\,
      O => \n_0_opt_has_pipe.first_q[27]_i_3\
    );
\opt_has_pipe.first_q[27]_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => \EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[2].bppDSP48[2].need_output_delay.output_delay/dout_i\(4),
      I1 => \EXP_OP.OP/g_Fr_other.i_calculate_Fr/pipe[2]\(26),
      O => \n_0_opt_has_pipe.first_q[27]_i_3__0\
    );
\opt_has_pipe.first_q[27]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEEB2228"
    )
    port map (
      I0 => \n_0_opt_has_pipe.first_q[35]_i_3__0\,
      I1 => s_axis_a_tdata(54),
      I2 => s_axis_a_tdata(53),
      I3 => s_axis_a_tdata(52),
      I4 => \n_0_opt_has_pipe.first_q[35]_i_4__0\,
      O => \n_0_opt_has_pipe.first_q[27]_i_4\
    );
\opt_has_pipe.first_q[27]_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => \EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[2].bppDSP48[2].need_output_delay.output_delay/dout_i\(3),
      I1 => \EXP_OP.OP/g_Fr_other.i_calculate_Fr/pipe[2]\(25),
      O => \n_0_opt_has_pipe.first_q[27]_i_4__0\
    );
\opt_has_pipe.first_q[27]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => \EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[2].bppDSP48[2].need_output_delay.output_delay/dout_i\(2),
      I1 => \EXP_OP.OP/g_Fr_other.i_calculate_Fr/pipe[2]\(24),
      O => \n_0_opt_has_pipe.first_q[27]_i_5\
    );
\opt_has_pipe.first_q[28]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FCAF0CAFFCA00CA0"
    )
    port map (
      I0 => \n_0_opt_has_pipe.first_q[30]_i_2\,
      I1 => \n_0_opt_has_pipe.first_q[30]_i_3\,
      I2 => s_axis_a_tdata(52),
      I3 => s_axis_a_tdata(53),
      I4 => \n_0_opt_has_pipe.first_q[29]_i_2\,
      I5 => \n_0_opt_has_pipe.first_q[28]_i_2\,
      O => \n_0_opt_has_pipe.first_q[28]_i_1\
    );
\opt_has_pipe.first_q[28]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
    port map (
      I0 => \n_0_opt_has_pipe.first_q[50]_i_2__0\,
      I1 => \EXP_OP.OP/res_mant_at_recomb\(28),
      I2 => aclken,
      I3 => \EXP_OP.OP/i_recombination/result_delay/i_pipe/first_q\(28),
      O => \EXP_OP.OP/i_recombination/p_0_in\(28)
    );
\opt_has_pipe.first_q[28]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000FFAE"
    )
    port map (
      I0 => \EXP_OP.OP/i_shift_to_fixed/ALIGN_SHIFT/MUX_LOOP[3].DEL_SHIFT/i_pipe/first_q\(29),
      I1 => \EXP_OP.OP/i_shift_to_fixed/p_0_in9_in\,
      I2 => \EXP_OP.OP/i_shift_to_fixed/SIGN_DEL/i_pipe/first_q\,
      I3 => \EXP_OP.OP/i_shift_to_fixed/OP_STATE_P1_REG/i_pipe/first_q\(1),
      I4 => \EXP_OP.OP/i_shift_to_fixed/OP_STATE_P1_REG/i_pipe/first_q\(0),
      O => \n_0_opt_has_pipe.first_q[28]_i_1__1\
    );
\opt_has_pipe.first_q[28]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
    port map (
      I0 => \n_0_opt_has_pipe.first_q[28]_i_3\,
      I1 => \EXP_OP.OP/i_shift_to_fixed/sel1\(0),
      I2 => \n_0_opt_has_pipe.first_q[28]_i_4\,
      I3 => \n_0_opt_has_pipe.first_q[58]_i_2__0\,
      I4 => \n_0_opt_has_pipe.first_q[28]_i_5\,
      O => \n_0_opt_has_pipe.first_q[28]_i_2\
    );
\opt_has_pipe.first_q[28]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000B833B800"
    )
    port map (
      I0 => s_axis_a_tdata(50),
      I1 => \n_0_opt_has_pipe.first_q[0]_i_16\,
      I2 => s_axis_a_tdata(18),
      I3 => \n_0_opt_has_pipe.first_q[66]_i_5\,
      I4 => s_axis_a_tdata(34),
      I5 => \EXP_OP.OP/i_shift_to_fixed/ALIGN_SHIFT/shifted_temp00\,
      O => \n_0_opt_has_pipe.first_q[28]_i_3\
    );
\opt_has_pipe.first_q[28]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000B833B800"
    )
    port map (
      I0 => s_axis_a_tdata(46),
      I1 => \n_0_opt_has_pipe.first_q[0]_i_16\,
      I2 => s_axis_a_tdata(14),
      I3 => \n_0_opt_has_pipe.first_q[66]_i_5\,
      I4 => s_axis_a_tdata(30),
      I5 => \EXP_OP.OP/i_shift_to_fixed/ALIGN_SHIFT/shifted_temp00\,
      O => \n_0_opt_has_pipe.first_q[28]_i_4\
    );
\opt_has_pipe.first_q[28]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEEB2228"
    )
    port map (
      I0 => \n_0_opt_has_pipe.first_q[36]_i_3\,
      I1 => s_axis_a_tdata(54),
      I2 => s_axis_a_tdata(53),
      I3 => s_axis_a_tdata(52),
      I4 => \n_0_opt_has_pipe.first_q[36]_i_4\,
      O => \n_0_opt_has_pipe.first_q[28]_i_5\
    );
\opt_has_pipe.first_q[29]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EB2BE828"
    )
    port map (
      I0 => \n_0_opt_has_pipe.first_q[31]_i_2\,
      I1 => s_axis_a_tdata(52),
      I2 => s_axis_a_tdata(53),
      I3 => \n_0_opt_has_pipe.first_q[30]_i_3\,
      I4 => \n_0_opt_has_pipe.first_q[29]_i_2\,
      O => \n_0_opt_has_pipe.first_q[29]_i_1\
    );
\opt_has_pipe.first_q[29]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
    port map (
      I0 => \n_0_opt_has_pipe.first_q[50]_i_2__0\,
      I1 => \EXP_OP.OP/res_mant_at_recomb\(29),
      I2 => aclken,
      I3 => \EXP_OP.OP/i_recombination/result_delay/i_pipe/first_q\(29),
      O => \EXP_OP.OP/i_recombination/p_0_in\(29)
    );
\opt_has_pipe.first_q[29]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000FFAE"
    )
    port map (
      I0 => \EXP_OP.OP/i_shift_to_fixed/ALIGN_SHIFT/MUX_LOOP[3].DEL_SHIFT/i_pipe/first_q\(30),
      I1 => \EXP_OP.OP/i_shift_to_fixed/p_0_in9_in\,
      I2 => \EXP_OP.OP/i_shift_to_fixed/SIGN_DEL/i_pipe/first_q\,
      I3 => \EXP_OP.OP/i_shift_to_fixed/OP_STATE_P1_REG/i_pipe/first_q\(1),
      I4 => \EXP_OP.OP/i_shift_to_fixed/OP_STATE_P1_REG/i_pipe/first_q\(0),
      O => \n_0_opt_has_pipe.first_q[29]_i_1__1\
    );
\opt_has_pipe.first_q[29]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
    port map (
      I0 => \n_0_opt_has_pipe.first_q[29]_i_3\,
      I1 => \EXP_OP.OP/i_shift_to_fixed/sel1\(0),
      I2 => \n_0_opt_has_pipe.first_q[29]_i_4\,
      I3 => \n_0_opt_has_pipe.first_q[58]_i_2__0\,
      I4 => \n_0_opt_has_pipe.first_q[37]_i_3\,
      O => \n_0_opt_has_pipe.first_q[29]_i_2\
    );
\opt_has_pipe.first_q[29]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000B833B800"
    )
    port map (
      I0 => s_axis_a_tdata(51),
      I1 => \n_0_opt_has_pipe.first_q[0]_i_16\,
      I2 => s_axis_a_tdata(19),
      I3 => \n_0_opt_has_pipe.first_q[66]_i_5\,
      I4 => s_axis_a_tdata(35),
      I5 => \EXP_OP.OP/i_shift_to_fixed/ALIGN_SHIFT/shifted_temp00\,
      O => \n_0_opt_has_pipe.first_q[29]_i_3\
    );
\opt_has_pipe.first_q[29]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000B833B800"
    )
    port map (
      I0 => s_axis_a_tdata(47),
      I1 => \n_0_opt_has_pipe.first_q[0]_i_16\,
      I2 => s_axis_a_tdata(15),
      I3 => \n_0_opt_has_pipe.first_q[66]_i_5\,
      I4 => s_axis_a_tdata(31),
      I5 => \EXP_OP.OP/i_shift_to_fixed/ALIGN_SHIFT/shifted_temp00\,
      O => \n_0_opt_has_pipe.first_q[29]_i_4\
    );
\opt_has_pipe.first_q[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FCAF0CAFFCA00CA0"
    )
    port map (
      I0 => \n_0_opt_has_pipe.first_q[5]_i_2\,
      I1 => \n_0_opt_has_pipe.first_q[4]_i_2\,
      I2 => s_axis_a_tdata(52),
      I3 => s_axis_a_tdata(53),
      I4 => \n_0_opt_has_pipe.first_q[3]_i_2\,
      I5 => \n_0_opt_has_pipe.first_q[2]_i_2\,
      O => \n_0_opt_has_pipe.first_q[2]_i_1\
    );
\opt_has_pipe.first_q[2]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
    port map (
      I0 => \n_0_opt_has_pipe.first_q[50]_i_2__0\,
      I1 => \EXP_OP.OP/res_mant_at_recomb\(2),
      I2 => aclken,
      I3 => \EXP_OP.OP/i_recombination/result_delay/i_pipe/first_q\(2),
      O => \EXP_OP.OP/i_recombination/p_0_in\(2)
    );
\opt_has_pipe.first_q[2]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000FFAE"
    )
    port map (
      I0 => \EXP_OP.OP/i_shift_to_fixed/ALIGN_SHIFT/MUX_LOOP[3].DEL_SHIFT/i_pipe/first_q\(3),
      I1 => \EXP_OP.OP/i_shift_to_fixed/p_0_in9_in\,
      I2 => \EXP_OP.OP/i_shift_to_fixed/SIGN_DEL/i_pipe/first_q\,
      I3 => \EXP_OP.OP/i_shift_to_fixed/OP_STATE_P1_REG/i_pipe/first_q\(1),
      I4 => \EXP_OP.OP/i_shift_to_fixed/OP_STATE_P1_REG/i_pipe/first_q\(0),
      O => \n_0_opt_has_pipe.first_q[2]_i_1__1\
    );
\opt_has_pipe.first_q[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
    port map (
      I0 => \n_0_opt_has_pipe.first_q[6]_i_3\,
      I1 => \n_0_opt_has_pipe.first_q[2]_i_3\,
      I2 => \n_0_opt_has_pipe.first_q[58]_i_2__0\,
      I3 => \n_0_opt_has_pipe.first_q[14]_i_3\,
      I4 => \EXP_OP.OP/i_shift_to_fixed/sel1\(0),
      I5 => \n_0_opt_has_pipe.first_q[10]_i_3\,
      O => \n_0_opt_has_pipe.first_q[2]_i_2\
    );
\opt_has_pipe.first_q[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F000F00A0CFA0C0"
    )
    port map (
      I0 => s_axis_a_tdata(20),
      I1 => s_axis_a_tdata(36),
      I2 => \n_0_opt_has_pipe.first_q[0]_i_16\,
      I3 => \n_0_opt_has_pipe.first_q[66]_i_5\,
      I4 => s_axis_a_tdata(4),
      I5 => \EXP_OP.OP/i_shift_to_fixed/ALIGN_SHIFT/shifted_temp00\,
      O => \n_0_opt_has_pipe.first_q[2]_i_3\
    );
\opt_has_pipe.first_q[30]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EB2BE828"
    )
    port map (
      I0 => \n_0_opt_has_pipe.first_q[32]_i_2\,
      I1 => s_axis_a_tdata(52),
      I2 => s_axis_a_tdata(53),
      I3 => \n_0_opt_has_pipe.first_q[30]_i_2\,
      I4 => \n_0_opt_has_pipe.first_q[30]_i_3\,
      O => \n_0_opt_has_pipe.first_q[30]_i_1\
    );
\opt_has_pipe.first_q[30]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
    port map (
      I0 => \n_0_opt_has_pipe.first_q[50]_i_2__0\,
      I1 => \EXP_OP.OP/res_mant_at_recomb\(30),
      I2 => aclken,
      I3 => \EXP_OP.OP/i_recombination/result_delay/i_pipe/first_q\(30),
      O => \EXP_OP.OP/i_recombination/p_0_in\(30)
    );
\opt_has_pipe.first_q[30]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000FFAE"
    )
    port map (
      I0 => \EXP_OP.OP/i_shift_to_fixed/ALIGN_SHIFT/MUX_LOOP[3].DEL_SHIFT/i_pipe/first_q\(31),
      I1 => \EXP_OP.OP/i_shift_to_fixed/p_0_in9_in\,
      I2 => \EXP_OP.OP/i_shift_to_fixed/SIGN_DEL/i_pipe/first_q\,
      I3 => \EXP_OP.OP/i_shift_to_fixed/OP_STATE_P1_REG/i_pipe/first_q\(1),
      I4 => \EXP_OP.OP/i_shift_to_fixed/OP_STATE_P1_REG/i_pipe/first_q\(0),
      O => \n_0_opt_has_pipe.first_q[30]_i_1__1\
    );
\opt_has_pipe.first_q[30]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
    port map (
      I0 => \n_0_opt_has_pipe.first_q[35]_i_4__0\,
      I1 => \EXP_OP.OP/i_shift_to_fixed/sel1\(0),
      I2 => \n_0_opt_has_pipe.first_q[30]_i_4\,
      I3 => \n_0_opt_has_pipe.first_q[58]_i_2__0\,
      I4 => \n_0_opt_has_pipe.first_q[39]_i_3\,
      O => \n_0_opt_has_pipe.first_q[30]_i_2\
    );
\opt_has_pipe.first_q[30]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
    port map (
      I0 => \n_0_opt_has_pipe.first_q[34]_i_4\,
      I1 => \EXP_OP.OP/i_shift_to_fixed/sel1\(0),
      I2 => \n_0_opt_has_pipe.first_q[30]_i_5\,
      I3 => \n_0_opt_has_pipe.first_q[58]_i_2__0\,
      I4 => \n_0_opt_has_pipe.first_q[38]_i_3\,
      O => \n_0_opt_has_pipe.first_q[30]_i_3\
    );
\opt_has_pipe.first_q[30]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000B833B800"
    )
    port map (
      I0 => s_axis_a_tdata(49),
      I1 => \n_0_opt_has_pipe.first_q[0]_i_16\,
      I2 => s_axis_a_tdata(17),
      I3 => \n_0_opt_has_pipe.first_q[66]_i_5\,
      I4 => s_axis_a_tdata(33),
      I5 => \EXP_OP.OP/i_shift_to_fixed/ALIGN_SHIFT/shifted_temp00\,
      O => \n_0_opt_has_pipe.first_q[30]_i_4\
    );
\opt_has_pipe.first_q[30]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000B833B800"
    )
    port map (
      I0 => s_axis_a_tdata(48),
      I1 => \n_0_opt_has_pipe.first_q[0]_i_16\,
      I2 => s_axis_a_tdata(16),
      I3 => \n_0_opt_has_pipe.first_q[66]_i_5\,
      I4 => s_axis_a_tdata(32),
      I5 => \EXP_OP.OP/i_shift_to_fixed/ALIGN_SHIFT/shifted_temp00\,
      O => \n_0_opt_has_pipe.first_q[30]_i_5\
    );
\opt_has_pipe.first_q[31]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EB28"
    )
    port map (
      I0 => \n_0_opt_has_pipe.first_q[33]_i_2\,
      I1 => s_axis_a_tdata(52),
      I2 => s_axis_a_tdata(53),
      I3 => \n_0_opt_has_pipe.first_q[31]_i_2\,
      O => \n_0_opt_has_pipe.first_q[31]_i_1\
    );
\opt_has_pipe.first_q[31]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
    port map (
      I0 => \n_0_opt_has_pipe.first_q[50]_i_2__0\,
      I1 => \EXP_OP.OP/res_mant_at_recomb\(31),
      I2 => aclken,
      I3 => \EXP_OP.OP/i_recombination/result_delay/i_pipe/first_q\(31),
      O => \EXP_OP.OP/i_recombination/p_0_in\(31)
    );
\opt_has_pipe.first_q[31]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000FFAE"
    )
    port map (
      I0 => \EXP_OP.OP/i_shift_to_fixed/ALIGN_SHIFT/MUX_LOOP[3].DEL_SHIFT/i_pipe/first_q\(32),
      I1 => \EXP_OP.OP/i_shift_to_fixed/p_0_in9_in\,
      I2 => \EXP_OP.OP/i_shift_to_fixed/SIGN_DEL/i_pipe/first_q\,
      I3 => \EXP_OP.OP/i_shift_to_fixed/OP_STATE_P1_REG/i_pipe/first_q\(1),
      I4 => \EXP_OP.OP/i_shift_to_fixed/OP_STATE_P1_REG/i_pipe/first_q\(0),
      O => \n_0_opt_has_pipe.first_q[31]_i_1__1\
    );
\opt_has_pipe.first_q[31]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
    port map (
      I0 => \n_0_opt_has_pipe.first_q[32]_i_3\,
      I1 => \n_0_opt_has_pipe.first_q[40]_i_3\,
      I2 => s_axis_a_tdata(52),
      I3 => \n_0_opt_has_pipe.first_q[31]_i_3\,
      I4 => \n_0_opt_has_pipe.first_q[58]_i_2__0\,
      I5 => \n_0_opt_has_pipe.first_q[39]_i_3\,
      O => \n_0_opt_has_pipe.first_q[31]_i_2\
    );
\opt_has_pipe.first_q[31]_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => \EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[2].bppDSP48[2].need_output_delay.output_delay/dout_i\(9),
      I1 => \EXP_OP.OP/g_Fr_other.i_calculate_Fr/pipe[2]\(31),
      O => \n_0_opt_has_pipe.first_q[31]_i_2__0\
    );
\opt_has_pipe.first_q[31]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B888BBBBB8888888"
    )
    port map (
      I0 => \n_0_opt_has_pipe.first_q[35]_i_4__0\,
      I1 => \EXP_OP.OP/i_shift_to_fixed/sel1\(0),
      I2 => \n_0_opt_has_pipe.first_q[66]_i_5\,
      I3 => \n_0_opt_has_pipe.first_q[31]_i_4__0\,
      I4 => \n_0_opt_has_pipe.first_q[0]_i_16\,
      I5 => \n_0_opt_has_pipe.first_q[31]_i_5\,
      O => \n_0_opt_has_pipe.first_q[31]_i_3\
    );
\opt_has_pipe.first_q[31]_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => \EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[2].bppDSP48[2].need_output_delay.output_delay/dout_i\(8),
      I1 => \EXP_OP.OP/g_Fr_other.i_calculate_Fr/pipe[2]\(30),
      O => \n_0_opt_has_pipe.first_q[31]_i_3__0\
    );
\opt_has_pipe.first_q[31]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => \EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[2].bppDSP48[2].need_output_delay.output_delay/dout_i\(7),
      I1 => \EXP_OP.OP/g_Fr_other.i_calculate_Fr/pipe[2]\(29),
      O => \n_0_opt_has_pipe.first_q[31]_i_4\
    );
\opt_has_pipe.first_q[31]_i_4__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"82"
    )
    port map (
      I0 => s_axis_a_tdata(49),
      I1 => \n_0_opt_has_pipe.first_q[0]_i_11\,
      I2 => s_axis_a_tdata(58),
      O => \n_0_opt_has_pipe.first_q[31]_i_4__0\
    );
\opt_has_pipe.first_q[31]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BE82BC8000000202"
    )
    port map (
      I0 => s_axis_a_tdata(17),
      I1 => s_axis_a_tdata(56),
      I2 => \n_0_opt_has_pipe.first_q[45]_i_4\,
      I3 => s_axis_a_tdata(33),
      I4 => s_axis_a_tdata(57),
      I5 => s_axis_a_tdata(58),
      O => \n_0_opt_has_pipe.first_q[31]_i_5\
    );
\opt_has_pipe.first_q[31]_i_5__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => \EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[2].bppDSP48[2].need_output_delay.output_delay/dout_i\(6),
      I1 => \EXP_OP.OP/g_Fr_other.i_calculate_Fr/pipe[2]\(28),
      O => \n_0_opt_has_pipe.first_q[31]_i_5__0\
    );
\opt_has_pipe.first_q[32]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
    port map (
      I0 => \n_0_opt_has_pipe.first_q[50]_i_2__0\,
      I1 => \EXP_OP.OP/res_mant_at_recomb\(32),
      I2 => aclken,
      I3 => \EXP_OP.OP/i_recombination/result_delay/i_pipe/first_q\(32),
      O => \EXP_OP.OP/i_recombination/p_0_in\(32)
    );
\opt_has_pipe.first_q[32]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000FFAE"
    )
    port map (
      I0 => \EXP_OP.OP/i_shift_to_fixed/ALIGN_SHIFT/MUX_LOOP[3].DEL_SHIFT/i_pipe/first_q\(33),
      I1 => \EXP_OP.OP/i_shift_to_fixed/p_0_in9_in\,
      I2 => \EXP_OP.OP/i_shift_to_fixed/SIGN_DEL/i_pipe/first_q\,
      I3 => \EXP_OP.OP/i_shift_to_fixed/OP_STATE_P1_REG/i_pipe/first_q\(1),
      I4 => \EXP_OP.OP/i_shift_to_fixed/OP_STATE_P1_REG/i_pipe/first_q\(0),
      O => \n_0_opt_has_pipe.first_q[32]_i_1__0\
    );
\opt_has_pipe.first_q[32]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FCBB3088"
    )
    port map (
      I0 => \n_0_opt_has_pipe.first_q[35]_i_2\,
      I1 => s_axis_a_tdata(52),
      I2 => \n_0_opt_has_pipe.first_q[34]_i_2\,
      I3 => s_axis_a_tdata(53),
      I4 => \n_0_opt_has_pipe.first_q[32]_i_2\,
      O => \n_0_opt_has_pipe.first_q[32]_i_1__1\
    );
\opt_has_pipe.first_q[32]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
    port map (
      I0 => \n_0_opt_has_pipe.first_q[33]_i_3\,
      I1 => \n_0_opt_has_pipe.first_q[41]_i_3\,
      I2 => s_axis_a_tdata(52),
      I3 => \n_0_opt_has_pipe.first_q[32]_i_3\,
      I4 => \n_0_opt_has_pipe.first_q[58]_i_2__0\,
      I5 => \n_0_opt_has_pipe.first_q[40]_i_3\,
      O => \n_0_opt_has_pipe.first_q[32]_i_2\
    );
\opt_has_pipe.first_q[32]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B888BBBBB8888888"
    )
    port map (
      I0 => \n_0_opt_has_pipe.first_q[36]_i_4\,
      I1 => \EXP_OP.OP/i_shift_to_fixed/sel1\(0),
      I2 => \n_0_opt_has_pipe.first_q[66]_i_5\,
      I3 => \n_0_opt_has_pipe.first_q[32]_i_4\,
      I4 => \n_0_opt_has_pipe.first_q[0]_i_16\,
      I5 => \n_0_opt_has_pipe.first_q[32]_i_5\,
      O => \n_0_opt_has_pipe.first_q[32]_i_3\
    );
\opt_has_pipe.first_q[32]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"82"
    )
    port map (
      I0 => s_axis_a_tdata(50),
      I1 => \n_0_opt_has_pipe.first_q[0]_i_11\,
      I2 => s_axis_a_tdata(58),
      O => \n_0_opt_has_pipe.first_q[32]_i_4\
    );
\opt_has_pipe.first_q[32]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BE82BC8000000202"
    )
    port map (
      I0 => s_axis_a_tdata(18),
      I1 => s_axis_a_tdata(56),
      I2 => \n_0_opt_has_pipe.first_q[45]_i_4\,
      I3 => s_axis_a_tdata(34),
      I4 => s_axis_a_tdata(57),
      I5 => s_axis_a_tdata(58),
      O => \n_0_opt_has_pipe.first_q[32]_i_5\
    );
\opt_has_pipe.first_q[33]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
    port map (
      I0 => \n_0_opt_has_pipe.first_q[50]_i_2__0\,
      I1 => \EXP_OP.OP/res_mant_at_recomb\(33),
      I2 => aclken,
      I3 => \EXP_OP.OP/i_recombination/result_delay/i_pipe/first_q\(33),
      O => \EXP_OP.OP/i_recombination/p_0_in\(33)
    );
\opt_has_pipe.first_q[33]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000FFAE"
    )
    port map (
      I0 => \EXP_OP.OP/i_shift_to_fixed/ALIGN_SHIFT/MUX_LOOP[3].DEL_SHIFT/i_pipe/first_q\(34),
      I1 => \EXP_OP.OP/i_shift_to_fixed/p_0_in9_in\,
      I2 => \EXP_OP.OP/i_shift_to_fixed/SIGN_DEL/i_pipe/first_q\,
      I3 => \EXP_OP.OP/i_shift_to_fixed/OP_STATE_P1_REG/i_pipe/first_q\(1),
      I4 => \EXP_OP.OP/i_shift_to_fixed/OP_STATE_P1_REG/i_pipe/first_q\(0),
      O => \n_0_opt_has_pipe.first_q[33]_i_1__0\
    );
\opt_has_pipe.first_q[33]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FCBB3088"
    )
    port map (
      I0 => \n_0_opt_has_pipe.first_q[36]_i_2\,
      I1 => s_axis_a_tdata(52),
      I2 => \n_0_opt_has_pipe.first_q[35]_i_2\,
      I3 => s_axis_a_tdata(53),
      I4 => \n_0_opt_has_pipe.first_q[33]_i_2\,
      O => \n_0_opt_has_pipe.first_q[33]_i_1__1\
    );
\opt_has_pipe.first_q[33]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
    port map (
      I0 => \n_0_opt_has_pipe.first_q[34]_i_2\,
      I1 => s_axis_a_tdata(52),
      I2 => \n_0_opt_has_pipe.first_q[33]_i_3\,
      I3 => \n_0_opt_has_pipe.first_q[58]_i_2__0\,
      I4 => \n_0_opt_has_pipe.first_q[41]_i_3\,
      O => \n_0_opt_has_pipe.first_q[33]_i_2\
    );
\opt_has_pipe.first_q[33]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B888BBBBB8888888"
    )
    port map (
      I0 => \n_0_opt_has_pipe.first_q[25]_i_4\,
      I1 => \EXP_OP.OP/i_shift_to_fixed/sel1\(0),
      I2 => \n_0_opt_has_pipe.first_q[66]_i_5\,
      I3 => \n_0_opt_has_pipe.first_q[33]_i_4\,
      I4 => \n_0_opt_has_pipe.first_q[0]_i_16\,
      I5 => \n_0_opt_has_pipe.first_q[33]_i_5\,
      O => \n_0_opt_has_pipe.first_q[33]_i_3\
    );
\opt_has_pipe.first_q[33]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"82"
    )
    port map (
      I0 => s_axis_a_tdata(51),
      I1 => \n_0_opt_has_pipe.first_q[0]_i_11\,
      I2 => s_axis_a_tdata(58),
      O => \n_0_opt_has_pipe.first_q[33]_i_4\
    );
\opt_has_pipe.first_q[33]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BE82BC8000000202"
    )
    port map (
      I0 => s_axis_a_tdata(19),
      I1 => s_axis_a_tdata(56),
      I2 => \n_0_opt_has_pipe.first_q[45]_i_4\,
      I3 => s_axis_a_tdata(35),
      I4 => s_axis_a_tdata(57),
      I5 => s_axis_a_tdata(58),
      O => \n_0_opt_has_pipe.first_q[33]_i_5\
    );
\opt_has_pipe.first_q[34]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
    port map (
      I0 => \n_0_opt_has_pipe.first_q[50]_i_2__0\,
      I1 => \EXP_OP.OP/res_mant_at_recomb\(34),
      I2 => aclken,
      I3 => \EXP_OP.OP/i_recombination/result_delay/i_pipe/first_q\(34),
      O => \EXP_OP.OP/i_recombination/p_0_in\(34)
    );
\opt_has_pipe.first_q[34]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000FFAE"
    )
    port map (
      I0 => \EXP_OP.OP/i_shift_to_fixed/ALIGN_SHIFT/MUX_LOOP[3].DEL_SHIFT/i_pipe/first_q\(35),
      I1 => \EXP_OP.OP/i_shift_to_fixed/p_0_in9_in\,
      I2 => \EXP_OP.OP/i_shift_to_fixed/SIGN_DEL/i_pipe/first_q\,
      I3 => \EXP_OP.OP/i_shift_to_fixed/OP_STATE_P1_REG/i_pipe/first_q\(1),
      I4 => \EXP_OP.OP/i_shift_to_fixed/OP_STATE_P1_REG/i_pipe/first_q\(0),
      O => \n_0_opt_has_pipe.first_q[34]_i_1__0\
    );
\opt_has_pipe.first_q[34]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBB8888FC30FC30"
    )
    port map (
      I0 => \n_0_opt_has_pipe.first_q[35]_i_2\,
      I1 => s_axis_a_tdata(52),
      I2 => \n_0_opt_has_pipe.first_q[34]_i_2\,
      I3 => \n_0_opt_has_pipe.first_q[37]_i_2\,
      I4 => \n_0_opt_has_pipe.first_q[36]_i_2\,
      I5 => s_axis_a_tdata(53),
      O => \n_0_opt_has_pipe.first_q[34]_i_1__1\
    );
\opt_has_pipe.first_q[34]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
    port map (
      I0 => \n_0_opt_has_pipe.first_q[34]_i_3\,
      I1 => \n_0_opt_has_pipe.first_q[34]_i_4\,
      I2 => \n_0_opt_has_pipe.first_q[58]_i_2__0\,
      I3 => \n_0_opt_has_pipe.first_q[34]_i_5\,
      I4 => \EXP_OP.OP/i_shift_to_fixed/sel1\(0),
      I5 => \n_0_opt_has_pipe.first_q[34]_i_6\,
      O => \n_0_opt_has_pipe.first_q[34]_i_2\
    );
\opt_has_pipe.first_q[34]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A088880000000050"
    )
    port map (
      I0 => s_axis_a_tdata(58),
      I1 => s_axis_a_tdata(40),
      I2 => s_axis_a_tdata(24),
      I3 => s_axis_a_tdata(56),
      I4 => \n_0_opt_has_pipe.first_q[45]_i_4\,
      I5 => s_axis_a_tdata(57),
      O => \n_0_opt_has_pipe.first_q[34]_i_3\
    );
\opt_has_pipe.first_q[34]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EA6AC24201000100"
    )
    port map (
      I0 => s_axis_a_tdata(57),
      I1 => \n_0_opt_has_pipe.first_q[45]_i_4\,
      I2 => s_axis_a_tdata(56),
      I3 => s_axis_a_tdata(20),
      I4 => s_axis_a_tdata(36),
      I5 => s_axis_a_tdata(58),
      O => \n_0_opt_has_pipe.first_q[34]_i_4\
    );
\opt_has_pipe.first_q[34]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A088880000000050"
    )
    port map (
      I0 => s_axis_a_tdata(58),
      I1 => s_axis_a_tdata(48),
      I2 => s_axis_a_tdata(32),
      I3 => s_axis_a_tdata(56),
      I4 => \n_0_opt_has_pipe.first_q[45]_i_4\,
      I5 => s_axis_a_tdata(57),
      O => \n_0_opt_has_pipe.first_q[34]_i_5\
    );
\opt_has_pipe.first_q[34]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A088880000000050"
    )
    port map (
      I0 => s_axis_a_tdata(58),
      I1 => s_axis_a_tdata(44),
      I2 => s_axis_a_tdata(28),
      I3 => s_axis_a_tdata(56),
      I4 => \n_0_opt_has_pipe.first_q[45]_i_4\,
      I5 => s_axis_a_tdata(57),
      O => \n_0_opt_has_pipe.first_q[34]_i_6\
    );
\opt_has_pipe.first_q[35]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
    port map (
      I0 => \n_0_opt_has_pipe.first_q[50]_i_2__0\,
      I1 => \EXP_OP.OP/res_mant_at_recomb\(35),
      I2 => aclken,
      I3 => \EXP_OP.OP/i_recombination/result_delay/i_pipe/first_q\(35),
      O => \EXP_OP.OP/i_recombination/p_0_in\(35)
    );
\opt_has_pipe.first_q[35]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000FFAE"
    )
    port map (
      I0 => \EXP_OP.OP/i_shift_to_fixed/ALIGN_SHIFT/MUX_LOOP[3].DEL_SHIFT/i_pipe/first_q\(36),
      I1 => \EXP_OP.OP/i_shift_to_fixed/p_0_in9_in\,
      I2 => \EXP_OP.OP/i_shift_to_fixed/SIGN_DEL/i_pipe/first_q\,
      I3 => \EXP_OP.OP/i_shift_to_fixed/OP_STATE_P1_REG/i_pipe/first_q\(1),
      I4 => \EXP_OP.OP/i_shift_to_fixed/OP_STATE_P1_REG/i_pipe/first_q\(0),
      O => \n_0_opt_has_pipe.first_q[35]_i_1__0\
    );
\opt_has_pipe.first_q[35]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBB8888FC30FC30"
    )
    port map (
      I0 => \n_0_opt_has_pipe.first_q[36]_i_2\,
      I1 => s_axis_a_tdata(52),
      I2 => \n_0_opt_has_pipe.first_q[35]_i_2\,
      I3 => \n_0_opt_has_pipe.first_q[38]_i_2\,
      I4 => \n_0_opt_has_pipe.first_q[37]_i_2\,
      I5 => s_axis_a_tdata(53),
      O => \n_0_opt_has_pipe.first_q[35]_i_1__1\
    );
\opt_has_pipe.first_q[35]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
    port map (
      I0 => \n_0_opt_has_pipe.first_q[35]_i_3__0\,
      I1 => \n_0_opt_has_pipe.first_q[35]_i_4__0\,
      I2 => \n_0_opt_has_pipe.first_q[58]_i_2__0\,
      I3 => \n_0_opt_has_pipe.first_q[35]_i_5__0\,
      I4 => \EXP_OP.OP/i_shift_to_fixed/sel1\(0),
      I5 => \n_0_opt_has_pipe.first_q[35]_i_6\,
      O => \n_0_opt_has_pipe.first_q[35]_i_2\
    );
\opt_has_pipe.first_q[35]_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => \EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[2].bppDSP48[2].need_output_delay.output_delay/dout_i\(13),
      I1 => \EXP_OP.OP/g_Fr_other.i_calculate_Fr/pipe[2]\(35),
      O => \n_0_opt_has_pipe.first_q[35]_i_2__0\
    );
\opt_has_pipe.first_q[35]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => \EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[2].bppDSP48[2].need_output_delay.output_delay/dout_i\(12),
      I1 => \EXP_OP.OP/g_Fr_other.i_calculate_Fr/pipe[2]\(34),
      O => \n_0_opt_has_pipe.first_q[35]_i_3\
    );
\opt_has_pipe.first_q[35]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A088880000000050"
    )
    port map (
      I0 => s_axis_a_tdata(58),
      I1 => s_axis_a_tdata(41),
      I2 => s_axis_a_tdata(25),
      I3 => s_axis_a_tdata(56),
      I4 => \n_0_opt_has_pipe.first_q[45]_i_4\,
      I5 => s_axis_a_tdata(57),
      O => \n_0_opt_has_pipe.first_q[35]_i_3__0\
    );
\opt_has_pipe.first_q[35]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => \EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[2].bppDSP48[2].need_output_delay.output_delay/dout_i\(11),
      I1 => \EXP_OP.OP/g_Fr_other.i_calculate_Fr/pipe[2]\(33),
      O => \n_0_opt_has_pipe.first_q[35]_i_4\
    );
\opt_has_pipe.first_q[35]_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A088880000000050"
    )
    port map (
      I0 => s_axis_a_tdata(58),
      I1 => s_axis_a_tdata(37),
      I2 => s_axis_a_tdata(21),
      I3 => s_axis_a_tdata(56),
      I4 => \n_0_opt_has_pipe.first_q[45]_i_4\,
      I5 => s_axis_a_tdata(57),
      O => \n_0_opt_has_pipe.first_q[35]_i_4__0\
    );
\opt_has_pipe.first_q[35]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => \EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[2].bppDSP48[2].need_output_delay.output_delay/dout_i\(10),
      I1 => \EXP_OP.OP/g_Fr_other.i_calculate_Fr/pipe[2]\(32),
      O => \n_0_opt_has_pipe.first_q[35]_i_5\
    );
\opt_has_pipe.first_q[35]_i_5__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A088880000000050"
    )
    port map (
      I0 => s_axis_a_tdata(58),
      I1 => s_axis_a_tdata(49),
      I2 => s_axis_a_tdata(33),
      I3 => s_axis_a_tdata(56),
      I4 => \n_0_opt_has_pipe.first_q[45]_i_4\,
      I5 => s_axis_a_tdata(57),
      O => \n_0_opt_has_pipe.first_q[35]_i_5__0\
    );
\opt_has_pipe.first_q[35]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A088880000000050"
    )
    port map (
      I0 => s_axis_a_tdata(58),
      I1 => s_axis_a_tdata(45),
      I2 => s_axis_a_tdata(29),
      I3 => s_axis_a_tdata(56),
      I4 => \n_0_opt_has_pipe.first_q[45]_i_4\,
      I5 => s_axis_a_tdata(57),
      O => \n_0_opt_has_pipe.first_q[35]_i_6\
    );
\opt_has_pipe.first_q[36]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FCAF0CAFFCA00CA0"
    )
    port map (
      I0 => \n_0_opt_has_pipe.first_q[39]_i_2\,
      I1 => \n_0_opt_has_pipe.first_q[38]_i_2\,
      I2 => s_axis_a_tdata(52),
      I3 => s_axis_a_tdata(53),
      I4 => \n_0_opt_has_pipe.first_q[37]_i_2\,
      I5 => \n_0_opt_has_pipe.first_q[36]_i_2\,
      O => \n_0_opt_has_pipe.first_q[36]_i_1\
    );
\opt_has_pipe.first_q[36]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
    port map (
      I0 => \n_0_opt_has_pipe.first_q[50]_i_2__0\,
      I1 => \EXP_OP.OP/res_mant_at_recomb\(36),
      I2 => aclken,
      I3 => \EXP_OP.OP/i_recombination/result_delay/i_pipe/first_q\(36),
      O => \EXP_OP.OP/i_recombination/p_0_in\(36)
    );
\opt_has_pipe.first_q[36]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000FFAE"
    )
    port map (
      I0 => \EXP_OP.OP/i_shift_to_fixed/ALIGN_SHIFT/MUX_LOOP[3].DEL_SHIFT/i_pipe/first_q\(37),
      I1 => \EXP_OP.OP/i_shift_to_fixed/p_0_in9_in\,
      I2 => \EXP_OP.OP/i_shift_to_fixed/SIGN_DEL/i_pipe/first_q\,
      I3 => \EXP_OP.OP/i_shift_to_fixed/OP_STATE_P1_REG/i_pipe/first_q\(1),
      I4 => \EXP_OP.OP/i_shift_to_fixed/OP_STATE_P1_REG/i_pipe/first_q\(0),
      O => \n_0_opt_has_pipe.first_q[36]_i_1__1\
    );
\opt_has_pipe.first_q[36]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
    port map (
      I0 => \n_0_opt_has_pipe.first_q[36]_i_3\,
      I1 => \n_0_opt_has_pipe.first_q[36]_i_4\,
      I2 => \n_0_opt_has_pipe.first_q[58]_i_2__0\,
      I3 => \n_0_opt_has_pipe.first_q[36]_i_5\,
      I4 => \EXP_OP.OP/i_shift_to_fixed/sel1\(0),
      I5 => \n_0_opt_has_pipe.first_q[36]_i_6\,
      O => \n_0_opt_has_pipe.first_q[36]_i_2\
    );
\opt_has_pipe.first_q[36]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A088880000000050"
    )
    port map (
      I0 => s_axis_a_tdata(58),
      I1 => s_axis_a_tdata(42),
      I2 => s_axis_a_tdata(26),
      I3 => s_axis_a_tdata(56),
      I4 => \n_0_opt_has_pipe.first_q[45]_i_4\,
      I5 => s_axis_a_tdata(57),
      O => \n_0_opt_has_pipe.first_q[36]_i_3\
    );
\opt_has_pipe.first_q[36]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A088880000000050"
    )
    port map (
      I0 => s_axis_a_tdata(58),
      I1 => s_axis_a_tdata(38),
      I2 => s_axis_a_tdata(22),
      I3 => s_axis_a_tdata(56),
      I4 => \n_0_opt_has_pipe.first_q[45]_i_4\,
      I5 => s_axis_a_tdata(57),
      O => \n_0_opt_has_pipe.first_q[36]_i_4\
    );
\opt_has_pipe.first_q[36]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A088880000000050"
    )
    port map (
      I0 => s_axis_a_tdata(58),
      I1 => s_axis_a_tdata(50),
      I2 => s_axis_a_tdata(34),
      I3 => s_axis_a_tdata(56),
      I4 => \n_0_opt_has_pipe.first_q[45]_i_4\,
      I5 => s_axis_a_tdata(57),
      O => \n_0_opt_has_pipe.first_q[36]_i_5\
    );
\opt_has_pipe.first_q[36]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A088880000000050"
    )
    port map (
      I0 => s_axis_a_tdata(58),
      I1 => s_axis_a_tdata(46),
      I2 => s_axis_a_tdata(30),
      I3 => s_axis_a_tdata(56),
      I4 => \n_0_opt_has_pipe.first_q[45]_i_4\,
      I5 => s_axis_a_tdata(57),
      O => \n_0_opt_has_pipe.first_q[36]_i_6\
    );
\opt_has_pipe.first_q[37]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FCAF0CAFFCA00CA0"
    )
    port map (
      I0 => \n_0_opt_has_pipe.first_q[40]_i_2\,
      I1 => \n_0_opt_has_pipe.first_q[39]_i_2\,
      I2 => s_axis_a_tdata(52),
      I3 => s_axis_a_tdata(53),
      I4 => \n_0_opt_has_pipe.first_q[38]_i_2\,
      I5 => \n_0_opt_has_pipe.first_q[37]_i_2\,
      O => \n_0_opt_has_pipe.first_q[37]_i_1\
    );
\opt_has_pipe.first_q[37]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
    port map (
      I0 => \n_0_opt_has_pipe.first_q[50]_i_2__0\,
      I1 => \EXP_OP.OP/res_mant_at_recomb\(37),
      I2 => aclken,
      I3 => \EXP_OP.OP/i_recombination/result_delay/i_pipe/first_q\(37),
      O => \EXP_OP.OP/i_recombination/p_0_in\(37)
    );
\opt_has_pipe.first_q[37]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000FFAE"
    )
    port map (
      I0 => \EXP_OP.OP/i_shift_to_fixed/ALIGN_SHIFT/MUX_LOOP[3].DEL_SHIFT/i_pipe/first_q\(38),
      I1 => \EXP_OP.OP/i_shift_to_fixed/p_0_in9_in\,
      I2 => \EXP_OP.OP/i_shift_to_fixed/SIGN_DEL/i_pipe/first_q\,
      I3 => \EXP_OP.OP/i_shift_to_fixed/OP_STATE_P1_REG/i_pipe/first_q\(1),
      I4 => \EXP_OP.OP/i_shift_to_fixed/OP_STATE_P1_REG/i_pipe/first_q\(0),
      O => \n_0_opt_has_pipe.first_q[37]_i_1__1\
    );
\opt_has_pipe.first_q[37]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
    port map (
      I0 => \n_0_opt_has_pipe.first_q[37]_i_3\,
      I1 => \n_0_opt_has_pipe.first_q[58]_i_2__0\,
      I2 => \n_0_opt_has_pipe.first_q[49]_i_4\,
      I3 => \EXP_OP.OP/i_shift_to_fixed/sel1\(0),
      I4 => \n_0_opt_has_pipe.first_q[45]_i_3\,
      O => \n_0_opt_has_pipe.first_q[37]_i_2\
    );
\opt_has_pipe.first_q[37]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEEB2228"
    )
    port map (
      I0 => \n_0_opt_has_pipe.first_q[41]_i_4\,
      I1 => s_axis_a_tdata(54),
      I2 => s_axis_a_tdata(53),
      I3 => s_axis_a_tdata(52),
      I4 => \n_0_opt_has_pipe.first_q[25]_i_4\,
      O => \n_0_opt_has_pipe.first_q[37]_i_3\
    );
\opt_has_pipe.first_q[38]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FCAF0CAFFCA00CA0"
    )
    port map (
      I0 => \n_0_opt_has_pipe.first_q[41]_i_2\,
      I1 => \n_0_opt_has_pipe.first_q[40]_i_2\,
      I2 => s_axis_a_tdata(52),
      I3 => s_axis_a_tdata(53),
      I4 => \n_0_opt_has_pipe.first_q[39]_i_2\,
      I5 => \n_0_opt_has_pipe.first_q[38]_i_2\,
      O => \n_0_opt_has_pipe.first_q[38]_i_1\
    );
\opt_has_pipe.first_q[38]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
    port map (
      I0 => \n_0_opt_has_pipe.first_q[50]_i_2__0\,
      I1 => \EXP_OP.OP/res_mant_at_recomb\(38),
      I2 => aclken,
      I3 => \EXP_OP.OP/i_recombination/result_delay/i_pipe/first_q\(38),
      O => \EXP_OP.OP/i_recombination/p_0_in\(38)
    );
\opt_has_pipe.first_q[38]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000FFAE"
    )
    port map (
      I0 => \EXP_OP.OP/i_shift_to_fixed/ALIGN_SHIFT/MUX_LOOP[3].DEL_SHIFT/i_pipe/first_q\(39),
      I1 => \EXP_OP.OP/i_shift_to_fixed/p_0_in9_in\,
      I2 => \EXP_OP.OP/i_shift_to_fixed/SIGN_DEL/i_pipe/first_q\,
      I3 => \EXP_OP.OP/i_shift_to_fixed/OP_STATE_P1_REG/i_pipe/first_q\(1),
      I4 => \EXP_OP.OP/i_shift_to_fixed/OP_STATE_P1_REG/i_pipe/first_q\(0),
      O => \n_0_opt_has_pipe.first_q[38]_i_1__1\
    );
\opt_has_pipe.first_q[38]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEEEEEB22222228"
    )
    port map (
      I0 => \n_0_opt_has_pipe.first_q[38]_i_3\,
      I1 => s_axis_a_tdata(55),
      I2 => s_axis_a_tdata(52),
      I3 => s_axis_a_tdata(53),
      I4 => s_axis_a_tdata(54),
      I5 => \n_0_opt_has_pipe.first_q[46]_i_3\,
      O => \n_0_opt_has_pipe.first_q[38]_i_2\
    );
\opt_has_pipe.first_q[38]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEEB2228"
    )
    port map (
      I0 => \n_0_opt_has_pipe.first_q[34]_i_6\,
      I1 => s_axis_a_tdata(54),
      I2 => s_axis_a_tdata(53),
      I3 => s_axis_a_tdata(52),
      I4 => \n_0_opt_has_pipe.first_q[34]_i_3\,
      O => \n_0_opt_has_pipe.first_q[38]_i_3\
    );
\opt_has_pipe.first_q[39]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FCAF0CAFFCA00CA0"
    )
    port map (
      I0 => \n_0_opt_has_pipe.first_q[42]_i_2\,
      I1 => \n_0_opt_has_pipe.first_q[41]_i_2\,
      I2 => s_axis_a_tdata(52),
      I3 => s_axis_a_tdata(53),
      I4 => \n_0_opt_has_pipe.first_q[40]_i_2\,
      I5 => \n_0_opt_has_pipe.first_q[39]_i_2\,
      O => \n_0_opt_has_pipe.first_q[39]_i_1\
    );
\opt_has_pipe.first_q[39]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
    port map (
      I0 => \n_0_opt_has_pipe.first_q[50]_i_2__0\,
      I1 => \EXP_OP.OP/res_mant_at_recomb\(39),
      I2 => aclken,
      I3 => \EXP_OP.OP/i_recombination/result_delay/i_pipe/first_q\(39),
      O => \EXP_OP.OP/i_recombination/p_0_in\(39)
    );
\opt_has_pipe.first_q[39]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000FFAE"
    )
    port map (
      I0 => \EXP_OP.OP/i_shift_to_fixed/ALIGN_SHIFT/MUX_LOOP[3].DEL_SHIFT/i_pipe/first_q\(40),
      I1 => \EXP_OP.OP/i_shift_to_fixed/p_0_in9_in\,
      I2 => \EXP_OP.OP/i_shift_to_fixed/SIGN_DEL/i_pipe/first_q\,
      I3 => \EXP_OP.OP/i_shift_to_fixed/OP_STATE_P1_REG/i_pipe/first_q\(1),
      I4 => \EXP_OP.OP/i_shift_to_fixed/OP_STATE_P1_REG/i_pipe/first_q\(0),
      O => \n_0_opt_has_pipe.first_q[39]_i_1__1\
    );
\opt_has_pipe.first_q[39]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEEEEEB22222228"
    )
    port map (
      I0 => \n_0_opt_has_pipe.first_q[39]_i_3\,
      I1 => s_axis_a_tdata(55),
      I2 => s_axis_a_tdata(52),
      I3 => s_axis_a_tdata(53),
      I4 => s_axis_a_tdata(54),
      I5 => \n_0_opt_has_pipe.first_q[47]_i_3\,
      O => \n_0_opt_has_pipe.first_q[39]_i_2\
    );
\opt_has_pipe.first_q[39]_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => \EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[2].bppDSP48[2].need_output_delay.output_delay/dout_i\(17),
      I1 => \EXP_OP.OP/g_Fr_other.i_calculate_Fr/pipe[2]\(39),
      O => \n_0_opt_has_pipe.first_q[39]_i_2__0\
    );
\opt_has_pipe.first_q[39]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEEB2228"
    )
    port map (
      I0 => \n_0_opt_has_pipe.first_q[35]_i_6\,
      I1 => s_axis_a_tdata(54),
      I2 => s_axis_a_tdata(53),
      I3 => s_axis_a_tdata(52),
      I4 => \n_0_opt_has_pipe.first_q[35]_i_3__0\,
      O => \n_0_opt_has_pipe.first_q[39]_i_3\
    );
\opt_has_pipe.first_q[39]_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => \EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[2].bppDSP48[2].need_output_delay.output_delay/dout_i\(16),
      I1 => \EXP_OP.OP/g_Fr_other.i_calculate_Fr/pipe[2]\(38),
      O => \n_0_opt_has_pipe.first_q[39]_i_3__0\
    );
\opt_has_pipe.first_q[39]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => \EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[2].bppDSP48[2].need_output_delay.output_delay/dout_i\(15),
      I1 => \EXP_OP.OP/g_Fr_other.i_calculate_Fr/pipe[2]\(37),
      O => \n_0_opt_has_pipe.first_q[39]_i_4\
    );
\opt_has_pipe.first_q[39]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => \EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[2].bppDSP48[2].need_output_delay.output_delay/dout_i\(14),
      I1 => \EXP_OP.OP/g_Fr_other.i_calculate_Fr/pipe[2]\(36),
      O => \n_0_opt_has_pipe.first_q[39]_i_5\
    );
\opt_has_pipe.first_q[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FCAF0CAFFCA00CA0"
    )
    port map (
      I0 => \n_0_opt_has_pipe.first_q[6]_i_2\,
      I1 => \n_0_opt_has_pipe.first_q[5]_i_2\,
      I2 => s_axis_a_tdata(52),
      I3 => s_axis_a_tdata(53),
      I4 => \n_0_opt_has_pipe.first_q[4]_i_2\,
      I5 => \n_0_opt_has_pipe.first_q[3]_i_2\,
      O => \n_0_opt_has_pipe.first_q[3]_i_1\
    );
\opt_has_pipe.first_q[3]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
    port map (
      I0 => \n_0_opt_has_pipe.first_q[50]_i_2__0\,
      I1 => \EXP_OP.OP/res_mant_at_recomb\(3),
      I2 => aclken,
      I3 => \EXP_OP.OP/i_recombination/result_delay/i_pipe/first_q\(3),
      O => \EXP_OP.OP/i_recombination/p_0_in\(3)
    );
\opt_has_pipe.first_q[3]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000FFAE"
    )
    port map (
      I0 => \EXP_OP.OP/i_shift_to_fixed/ALIGN_SHIFT/MUX_LOOP[3].DEL_SHIFT/i_pipe/first_q\(4),
      I1 => \EXP_OP.OP/i_shift_to_fixed/p_0_in9_in\,
      I2 => \EXP_OP.OP/i_shift_to_fixed/SIGN_DEL/i_pipe/first_q\,
      I3 => \EXP_OP.OP/i_shift_to_fixed/OP_STATE_P1_REG/i_pipe/first_q\(1),
      I4 => \EXP_OP.OP/i_shift_to_fixed/OP_STATE_P1_REG/i_pipe/first_q\(0),
      O => \n_0_opt_has_pipe.first_q[3]_i_1__1\
    );
\opt_has_pipe.first_q[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
    port map (
      I0 => \n_0_opt_has_pipe.first_q[7]_i_3\,
      I1 => \n_0_opt_has_pipe.first_q[3]_i_3\,
      I2 => \n_0_opt_has_pipe.first_q[58]_i_2__0\,
      I3 => \n_0_opt_has_pipe.first_q[15]_i_3\,
      I4 => \EXP_OP.OP/i_shift_to_fixed/sel1\(0),
      I5 => \n_0_opt_has_pipe.first_q[11]_i_3\,
      O => \n_0_opt_has_pipe.first_q[3]_i_2\
    );
\opt_has_pipe.first_q[3]_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => \EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[2].need_output_delay.output_delay/dout_i\(15),
      I1 => \EXP_OP.OP/g_Fr_other.i_calculate_Fr/pipe[2]\(3),
      O => \n_0_opt_has_pipe.first_q[3]_i_2__0\
    );
\opt_has_pipe.first_q[3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00A000A000CF00C0"
    )
    port map (
      I0 => s_axis_a_tdata(21),
      I1 => s_axis_a_tdata(37),
      I2 => \n_0_opt_has_pipe.first_q[0]_i_16\,
      I3 => \EXP_OP.OP/i_shift_to_fixed/ALIGN_SHIFT/shifted_temp00\,
      I4 => s_axis_a_tdata(5),
      I5 => \n_0_opt_has_pipe.first_q[66]_i_5\,
      O => \n_0_opt_has_pipe.first_q[3]_i_3\
    );
\opt_has_pipe.first_q[3]_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => \EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[2].need_output_delay.output_delay/dout_i\(14),
      I1 => \EXP_OP.OP/g_Fr_other.i_calculate_Fr/pipe[2]\(2),
      O => \n_0_opt_has_pipe.first_q[3]_i_3__0\
    );
\opt_has_pipe.first_q[3]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => \EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[2].need_output_delay.output_delay/dout_i\(13),
      I1 => \EXP_OP.OP/g_Fr_other.i_calculate_Fr/pipe[2]\(1),
      O => \n_0_opt_has_pipe.first_q[3]_i_4\
    );
\opt_has_pipe.first_q[3]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => \EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[2].need_output_delay.output_delay/dout_i\(12),
      I1 => \EXP_OP.OP/g_Fr_other.i_calculate_Fr/pipe[2]\(0),
      O => \n_0_opt_has_pipe.first_q[3]_i_5\
    );
\opt_has_pipe.first_q[40]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FCAF0CAFFCA00CA0"
    )
    port map (
      I0 => \n_0_opt_has_pipe.first_q[43]_i_2\,
      I1 => \n_0_opt_has_pipe.first_q[42]_i_2\,
      I2 => s_axis_a_tdata(52),
      I3 => s_axis_a_tdata(53),
      I4 => \n_0_opt_has_pipe.first_q[41]_i_2\,
      I5 => \n_0_opt_has_pipe.first_q[40]_i_2\,
      O => \n_0_opt_has_pipe.first_q[40]_i_1\
    );
\opt_has_pipe.first_q[40]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
    port map (
      I0 => \n_0_opt_has_pipe.first_q[50]_i_2__0\,
      I1 => \EXP_OP.OP/res_mant_at_recomb\(40),
      I2 => aclken,
      I3 => \EXP_OP.OP/i_recombination/result_delay/i_pipe/first_q\(40),
      O => \EXP_OP.OP/i_recombination/p_0_in\(40)
    );
\opt_has_pipe.first_q[40]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000FFAE"
    )
    port map (
      I0 => \EXP_OP.OP/i_shift_to_fixed/ALIGN_SHIFT/MUX_LOOP[3].DEL_SHIFT/i_pipe/first_q\(41),
      I1 => \EXP_OP.OP/i_shift_to_fixed/p_0_in9_in\,
      I2 => \EXP_OP.OP/i_shift_to_fixed/SIGN_DEL/i_pipe/first_q\,
      I3 => \EXP_OP.OP/i_shift_to_fixed/OP_STATE_P1_REG/i_pipe/first_q\(1),
      I4 => \EXP_OP.OP/i_shift_to_fixed/OP_STATE_P1_REG/i_pipe/first_q\(0),
      O => \n_0_opt_has_pipe.first_q[40]_i_1__1\
    );
\opt_has_pipe.first_q[40]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEEEEEB22222228"
    )
    port map (
      I0 => \n_0_opt_has_pipe.first_q[40]_i_3\,
      I1 => s_axis_a_tdata(55),
      I2 => s_axis_a_tdata(52),
      I3 => s_axis_a_tdata(53),
      I4 => s_axis_a_tdata(54),
      I5 => \n_0_opt_has_pipe.first_q[48]_i_3\,
      O => \n_0_opt_has_pipe.first_q[40]_i_2\
    );
\opt_has_pipe.first_q[40]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEEB2228"
    )
    port map (
      I0 => \n_0_opt_has_pipe.first_q[36]_i_6\,
      I1 => s_axis_a_tdata(54),
      I2 => s_axis_a_tdata(53),
      I3 => s_axis_a_tdata(52),
      I4 => \n_0_opt_has_pipe.first_q[36]_i_3\,
      O => \n_0_opt_has_pipe.first_q[40]_i_3\
    );
\opt_has_pipe.first_q[41]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FCAF0CAFFCA00CA0"
    )
    port map (
      I0 => \n_0_opt_has_pipe.first_q[44]_i_2\,
      I1 => \n_0_opt_has_pipe.first_q[43]_i_2\,
      I2 => s_axis_a_tdata(52),
      I3 => s_axis_a_tdata(53),
      I4 => \n_0_opt_has_pipe.first_q[42]_i_2\,
      I5 => \n_0_opt_has_pipe.first_q[41]_i_2\,
      O => \n_0_opt_has_pipe.first_q[41]_i_1\
    );
\opt_has_pipe.first_q[41]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
    port map (
      I0 => \n_0_opt_has_pipe.first_q[50]_i_2__0\,
      I1 => \EXP_OP.OP/res_mant_at_recomb\(41),
      I2 => aclken,
      I3 => \EXP_OP.OP/i_recombination/result_delay/i_pipe/first_q\(41),
      O => \EXP_OP.OP/i_recombination/p_0_in\(41)
    );
\opt_has_pipe.first_q[41]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000FFAE"
    )
    port map (
      I0 => \EXP_OP.OP/i_shift_to_fixed/ALIGN_SHIFT/MUX_LOOP[3].DEL_SHIFT/i_pipe/first_q\(42),
      I1 => \EXP_OP.OP/i_shift_to_fixed/p_0_in9_in\,
      I2 => \EXP_OP.OP/i_shift_to_fixed/SIGN_DEL/i_pipe/first_q\,
      I3 => \EXP_OP.OP/i_shift_to_fixed/OP_STATE_P1_REG/i_pipe/first_q\(1),
      I4 => \EXP_OP.OP/i_shift_to_fixed/OP_STATE_P1_REG/i_pipe/first_q\(0),
      O => \n_0_opt_has_pipe.first_q[41]_i_1__1\
    );
\opt_has_pipe.first_q[41]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
    port map (
      I0 => \n_0_opt_has_pipe.first_q[41]_i_3\,
      I1 => \n_0_opt_has_pipe.first_q[58]_i_2__0\,
      I2 => \n_0_opt_has_pipe.first_q[49]_i_3\,
      I3 => \EXP_OP.OP/i_shift_to_fixed/sel1\(0),
      I4 => \n_0_opt_has_pipe.first_q[49]_i_4\,
      O => \n_0_opt_has_pipe.first_q[41]_i_2\
    );
\opt_has_pipe.first_q[41]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEEB2228"
    )
    port map (
      I0 => \n_0_opt_has_pipe.first_q[45]_i_3\,
      I1 => s_axis_a_tdata(54),
      I2 => s_axis_a_tdata(53),
      I3 => s_axis_a_tdata(52),
      I4 => \n_0_opt_has_pipe.first_q[41]_i_4\,
      O => \n_0_opt_has_pipe.first_q[41]_i_3\
    );
\opt_has_pipe.first_q[41]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A088880000000050"
    )
    port map (
      I0 => s_axis_a_tdata(58),
      I1 => s_axis_a_tdata(43),
      I2 => s_axis_a_tdata(27),
      I3 => s_axis_a_tdata(56),
      I4 => \n_0_opt_has_pipe.first_q[45]_i_4\,
      I5 => s_axis_a_tdata(57),
      O => \n_0_opt_has_pipe.first_q[41]_i_4\
    );
\opt_has_pipe.first_q[42]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FCAF0CAFFCA00CA0"
    )
    port map (
      I0 => \n_0_opt_has_pipe.first_q[45]_i_2\,
      I1 => \n_0_opt_has_pipe.first_q[44]_i_2\,
      I2 => s_axis_a_tdata(52),
      I3 => s_axis_a_tdata(53),
      I4 => \n_0_opt_has_pipe.first_q[43]_i_2\,
      I5 => \n_0_opt_has_pipe.first_q[42]_i_2\,
      O => \n_0_opt_has_pipe.first_q[42]_i_1\
    );
\opt_has_pipe.first_q[42]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
    port map (
      I0 => \n_0_opt_has_pipe.first_q[50]_i_2__0\,
      I1 => \EXP_OP.OP/res_mant_at_recomb\(42),
      I2 => aclken,
      I3 => \EXP_OP.OP/i_recombination/result_delay/i_pipe/first_q\(42),
      O => \EXP_OP.OP/i_recombination/p_0_in\(42)
    );
\opt_has_pipe.first_q[42]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000FFAE"
    )
    port map (
      I0 => \EXP_OP.OP/i_shift_to_fixed/ALIGN_SHIFT/MUX_LOOP[3].DEL_SHIFT/i_pipe/first_q\(43),
      I1 => \EXP_OP.OP/i_shift_to_fixed/p_0_in9_in\,
      I2 => \EXP_OP.OP/i_shift_to_fixed/SIGN_DEL/i_pipe/first_q\,
      I3 => \EXP_OP.OP/i_shift_to_fixed/OP_STATE_P1_REG/i_pipe/first_q\(1),
      I4 => \EXP_OP.OP/i_shift_to_fixed/OP_STATE_P1_REG/i_pipe/first_q\(0),
      O => \n_0_opt_has_pipe.first_q[42]_i_1__1\
    );
\opt_has_pipe.first_q[42]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
    port map (
      I0 => \n_0_opt_has_pipe.first_q[42]_i_3\,
      I1 => \n_0_opt_has_pipe.first_q[58]_i_2__0\,
      I2 => \n_0_opt_has_pipe.first_q[50]_i_3\,
      I3 => \EXP_OP.OP/i_shift_to_fixed/sel1\(0),
      I4 => \n_0_opt_has_pipe.first_q[50]_i_4\,
      O => \n_0_opt_has_pipe.first_q[42]_i_2\
    );
\opt_has_pipe.first_q[42]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEEB2228"
    )
    port map (
      I0 => \n_0_opt_has_pipe.first_q[34]_i_5\,
      I1 => s_axis_a_tdata(54),
      I2 => s_axis_a_tdata(53),
      I3 => s_axis_a_tdata(52),
      I4 => \n_0_opt_has_pipe.first_q[34]_i_6\,
      O => \n_0_opt_has_pipe.first_q[42]_i_3\
    );
\opt_has_pipe.first_q[43]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FCAF0CAFFCA00CA0"
    )
    port map (
      I0 => \n_0_opt_has_pipe.first_q[46]_i_2\,
      I1 => \n_0_opt_has_pipe.first_q[45]_i_2\,
      I2 => s_axis_a_tdata(52),
      I3 => s_axis_a_tdata(53),
      I4 => \n_0_opt_has_pipe.first_q[44]_i_2\,
      I5 => \n_0_opt_has_pipe.first_q[43]_i_2\,
      O => \n_0_opt_has_pipe.first_q[43]_i_1\
    );
\opt_has_pipe.first_q[43]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
    port map (
      I0 => \n_0_opt_has_pipe.first_q[50]_i_2__0\,
      I1 => \EXP_OP.OP/res_mant_at_recomb\(43),
      I2 => aclken,
      I3 => \EXP_OP.OP/i_recombination/result_delay/i_pipe/first_q\(43),
      O => \EXP_OP.OP/i_recombination/p_0_in\(43)
    );
\opt_has_pipe.first_q[43]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000FFAE"
    )
    port map (
      I0 => \EXP_OP.OP/i_shift_to_fixed/ALIGN_SHIFT/MUX_LOOP[3].DEL_SHIFT/i_pipe/first_q\(44),
      I1 => \EXP_OP.OP/i_shift_to_fixed/p_0_in9_in\,
      I2 => \EXP_OP.OP/i_shift_to_fixed/SIGN_DEL/i_pipe/first_q\,
      I3 => \EXP_OP.OP/i_shift_to_fixed/OP_STATE_P1_REG/i_pipe/first_q\(1),
      I4 => \EXP_OP.OP/i_shift_to_fixed/OP_STATE_P1_REG/i_pipe/first_q\(0),
      O => \n_0_opt_has_pipe.first_q[43]_i_1__1\
    );
\opt_has_pipe.first_q[43]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEEEEEB22222228"
    )
    port map (
      I0 => \n_0_opt_has_pipe.first_q[43]_i_3\,
      I1 => s_axis_a_tdata(55),
      I2 => s_axis_a_tdata(52),
      I3 => s_axis_a_tdata(53),
      I4 => s_axis_a_tdata(54),
      I5 => \n_0_opt_has_pipe.first_q[51]_i_3\,
      O => \n_0_opt_has_pipe.first_q[43]_i_2\
    );
\opt_has_pipe.first_q[43]_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => \EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[2].bppDSP48[2].need_output_delay.output_delay/dout_i\(21),
      I1 => \EXP_OP.OP/g_Fr_other.i_calculate_Fr/pipe[2]\(43),
      O => \n_0_opt_has_pipe.first_q[43]_i_2__0\
    );
\opt_has_pipe.first_q[43]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEEB2228"
    )
    port map (
      I0 => \n_0_opt_has_pipe.first_q[35]_i_5__0\,
      I1 => s_axis_a_tdata(54),
      I2 => s_axis_a_tdata(53),
      I3 => s_axis_a_tdata(52),
      I4 => \n_0_opt_has_pipe.first_q[35]_i_6\,
      O => \n_0_opt_has_pipe.first_q[43]_i_3\
    );
\opt_has_pipe.first_q[43]_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => \EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[2].bppDSP48[2].need_output_delay.output_delay/dout_i\(20),
      I1 => \EXP_OP.OP/g_Fr_other.i_calculate_Fr/pipe[2]\(42),
      O => \n_0_opt_has_pipe.first_q[43]_i_3__0\
    );
\opt_has_pipe.first_q[43]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => \EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[2].bppDSP48[2].need_output_delay.output_delay/dout_i\(19),
      I1 => \EXP_OP.OP/g_Fr_other.i_calculate_Fr/pipe[2]\(41),
      O => \n_0_opt_has_pipe.first_q[43]_i_4\
    );
\opt_has_pipe.first_q[43]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => \EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[2].bppDSP48[2].need_output_delay.output_delay/dout_i\(18),
      I1 => \EXP_OP.OP/g_Fr_other.i_calculate_Fr/pipe[2]\(40),
      O => \n_0_opt_has_pipe.first_q[43]_i_5\
    );
\opt_has_pipe.first_q[44]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FCAF0CAFFCA00CA0"
    )
    port map (
      I0 => \n_0_opt_has_pipe.first_q[47]_i_2\,
      I1 => \n_0_opt_has_pipe.first_q[46]_i_2\,
      I2 => s_axis_a_tdata(52),
      I3 => s_axis_a_tdata(53),
      I4 => \n_0_opt_has_pipe.first_q[45]_i_2\,
      I5 => \n_0_opt_has_pipe.first_q[44]_i_2\,
      O => \n_0_opt_has_pipe.first_q[44]_i_1\
    );
\opt_has_pipe.first_q[44]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
    port map (
      I0 => \n_0_opt_has_pipe.first_q[50]_i_2__0\,
      I1 => \EXP_OP.OP/res_mant_at_recomb\(44),
      I2 => aclken,
      I3 => \EXP_OP.OP/i_recombination/result_delay/i_pipe/first_q\(44),
      O => \EXP_OP.OP/i_recombination/p_0_in\(44)
    );
\opt_has_pipe.first_q[44]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000FFAE"
    )
    port map (
      I0 => \EXP_OP.OP/i_shift_to_fixed/ALIGN_SHIFT/MUX_LOOP[3].DEL_SHIFT/i_pipe/first_q\(45),
      I1 => \EXP_OP.OP/i_shift_to_fixed/p_0_in9_in\,
      I2 => \EXP_OP.OP/i_shift_to_fixed/SIGN_DEL/i_pipe/first_q\,
      I3 => \EXP_OP.OP/i_shift_to_fixed/OP_STATE_P1_REG/i_pipe/first_q\(1),
      I4 => \EXP_OP.OP/i_shift_to_fixed/OP_STATE_P1_REG/i_pipe/first_q\(0),
      O => \n_0_opt_has_pipe.first_q[44]_i_1__1\
    );
\opt_has_pipe.first_q[44]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEEEEEB22222228"
    )
    port map (
      I0 => \n_0_opt_has_pipe.first_q[44]_i_3\,
      I1 => s_axis_a_tdata(55),
      I2 => s_axis_a_tdata(52),
      I3 => s_axis_a_tdata(53),
      I4 => s_axis_a_tdata(54),
      I5 => \n_0_opt_has_pipe.first_q[52]_i_3\,
      O => \n_0_opt_has_pipe.first_q[44]_i_2\
    );
\opt_has_pipe.first_q[44]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEEB2228"
    )
    port map (
      I0 => \n_0_opt_has_pipe.first_q[36]_i_5\,
      I1 => s_axis_a_tdata(54),
      I2 => s_axis_a_tdata(53),
      I3 => s_axis_a_tdata(52),
      I4 => \n_0_opt_has_pipe.first_q[36]_i_6\,
      O => \n_0_opt_has_pipe.first_q[44]_i_3\
    );
\opt_has_pipe.first_q[45]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FCAF0CAFFCA00CA0"
    )
    port map (
      I0 => \n_0_opt_has_pipe.first_q[48]_i_2\,
      I1 => \n_0_opt_has_pipe.first_q[47]_i_2\,
      I2 => s_axis_a_tdata(52),
      I3 => s_axis_a_tdata(53),
      I4 => \n_0_opt_has_pipe.first_q[46]_i_2\,
      I5 => \n_0_opt_has_pipe.first_q[45]_i_2\,
      O => \n_0_opt_has_pipe.first_q[45]_i_1\
    );
\opt_has_pipe.first_q[45]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
    port map (
      I0 => aclken,
      I1 => \EXP_OP.OP/i_recombination/result_delay/i_pipe/first_q\(45),
      I2 => \n_0_opt_has_pipe.first_q[50]_i_2__0\,
      I3 => \EXP_OP.OP/res_mant_at_recomb\(45),
      O => \EXP_OP.OP/i_recombination/p_0_in\(45)
    );
\opt_has_pipe.first_q[45]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000FFAE"
    )
    port map (
      I0 => \EXP_OP.OP/i_shift_to_fixed/ALIGN_SHIFT/MUX_LOOP[3].DEL_SHIFT/i_pipe/first_q\(46),
      I1 => \EXP_OP.OP/i_shift_to_fixed/p_0_in9_in\,
      I2 => \EXP_OP.OP/i_shift_to_fixed/SIGN_DEL/i_pipe/first_q\,
      I3 => \EXP_OP.OP/i_shift_to_fixed/OP_STATE_P1_REG/i_pipe/first_q\(1),
      I4 => \EXP_OP.OP/i_shift_to_fixed/OP_STATE_P1_REG/i_pipe/first_q\(0),
      O => \n_0_opt_has_pipe.first_q[45]_i_1__1\
    );
\opt_has_pipe.first_q[45]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
    port map (
      I0 => \n_0_opt_has_pipe.first_q[49]_i_4\,
      I1 => \EXP_OP.OP/i_shift_to_fixed/sel1\(0),
      I2 => \n_0_opt_has_pipe.first_q[45]_i_3\,
      I3 => \n_0_opt_has_pipe.first_q[58]_i_2__0\,
      I4 => \n_0_opt_has_pipe.first_q[53]_i_3\,
      O => \n_0_opt_has_pipe.first_q[45]_i_2\
    );
\opt_has_pipe.first_q[45]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A088880000000050"
    )
    port map (
      I0 => s_axis_a_tdata(58),
      I1 => s_axis_a_tdata(47),
      I2 => s_axis_a_tdata(31),
      I3 => s_axis_a_tdata(56),
      I4 => \n_0_opt_has_pipe.first_q[45]_i_4\,
      I5 => s_axis_a_tdata(57),
      O => \n_0_opt_has_pipe.first_q[45]_i_3\
    );
\opt_has_pipe.first_q[45]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAA8"
    )
    port map (
      I0 => s_axis_a_tdata(55),
      I1 => s_axis_a_tdata(52),
      I2 => s_axis_a_tdata(53),
      I3 => s_axis_a_tdata(54),
      O => \n_0_opt_has_pipe.first_q[45]_i_4\
    );
\opt_has_pipe.first_q[46]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FCAF0CAFFCA00CA0"
    )
    port map (
      I0 => \n_0_opt_has_pipe.first_q[49]_i_2\,
      I1 => \n_0_opt_has_pipe.first_q[48]_i_2\,
      I2 => s_axis_a_tdata(52),
      I3 => s_axis_a_tdata(53),
      I4 => \n_0_opt_has_pipe.first_q[47]_i_2\,
      I5 => \n_0_opt_has_pipe.first_q[46]_i_2\,
      O => \n_0_opt_has_pipe.first_q[46]_i_1\
    );
\opt_has_pipe.first_q[46]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4F444F4F4F444444"
    )
    port map (
      I0 => aclken,
      I1 => \EXP_OP.OP/i_recombination/result_delay/i_pipe/first_q\(46),
      I2 => \n_0_opt_has_pipe.first_q[50]_i_2__0\,
      I3 => \EXP_OP.OP/i_renorm_and_round/sum_1_op\(0),
      I4 => \n_58_EXP_OP.OP/i_renorm_and_round/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/DSP\,
      I5 => \EXP_OP.OP/i_renorm_and_round/sum_0_op\(0),
      O => \EXP_OP.OP/i_recombination/p_0_in\(46)
    );
\opt_has_pipe.first_q[46]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000FFAE"
    )
    port map (
      I0 => \EXP_OP.OP/i_shift_to_fixed/ALIGN_SHIFT/MUX_LOOP[3].DEL_SHIFT/i_pipe/first_q\(47),
      I1 => \EXP_OP.OP/i_shift_to_fixed/p_0_in9_in\,
      I2 => \EXP_OP.OP/i_shift_to_fixed/SIGN_DEL/i_pipe/first_q\,
      I3 => \EXP_OP.OP/i_shift_to_fixed/OP_STATE_P1_REG/i_pipe/first_q\(1),
      I4 => \EXP_OP.OP/i_shift_to_fixed/OP_STATE_P1_REG/i_pipe/first_q\(0),
      O => \n_0_opt_has_pipe.first_q[46]_i_1__1\
    );
\opt_has_pipe.first_q[46]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEEEEEB22222228"
    )
    port map (
      I0 => \n_0_opt_has_pipe.first_q[46]_i_3\,
      I1 => s_axis_a_tdata(55),
      I2 => s_axis_a_tdata(52),
      I3 => s_axis_a_tdata(53),
      I4 => s_axis_a_tdata(54),
      I5 => \n_0_opt_has_pipe.first_q[54]_i_3\,
      O => \n_0_opt_has_pipe.first_q[46]_i_2\
    );
\opt_has_pipe.first_q[46]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0051FFFF00510000"
    )
    port map (
      I0 => \EXP_OP.OP/i_shift_to_fixed/ALIGN_SHIFT/shifted_temp00\,
      I1 => \n_0_opt_has_pipe.first_q[66]_i_5\,
      I2 => s_axis_a_tdata(36),
      I3 => \n_0_opt_has_pipe.first_q[0]_i_16\,
      I4 => \EXP_OP.OP/i_shift_to_fixed/sel1\(0),
      I5 => \n_0_opt_has_pipe.first_q[34]_i_5\,
      O => \n_0_opt_has_pipe.first_q[46]_i_3\
    );
\opt_has_pipe.first_q[47]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FCAF0CAFFCA00CA0"
    )
    port map (
      I0 => \n_0_opt_has_pipe.first_q[50]_i_2\,
      I1 => \n_0_opt_has_pipe.first_q[49]_i_2\,
      I2 => s_axis_a_tdata(52),
      I3 => s_axis_a_tdata(53),
      I4 => \n_0_opt_has_pipe.first_q[48]_i_2\,
      I5 => \n_0_opt_has_pipe.first_q[47]_i_2\,
      O => \n_0_opt_has_pipe.first_q[47]_i_1\
    );
\opt_has_pipe.first_q[47]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4F444F4F4F444444"
    )
    port map (
      I0 => aclken,
      I1 => \EXP_OP.OP/i_recombination/result_delay/i_pipe/first_q\(47),
      I2 => \n_0_opt_has_pipe.first_q[50]_i_2__0\,
      I3 => \EXP_OP.OP/i_renorm_and_round/sum_1_op\(1),
      I4 => \n_58_EXP_OP.OP/i_renorm_and_round/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/DSP\,
      I5 => \EXP_OP.OP/i_renorm_and_round/sum_0_op\(1),
      O => \EXP_OP.OP/i_recombination/p_0_in\(47)
    );
\opt_has_pipe.first_q[47]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000FFAE"
    )
    port map (
      I0 => \EXP_OP.OP/i_shift_to_fixed/ALIGN_SHIFT/MUX_LOOP[3].DEL_SHIFT/i_pipe/first_q\(48),
      I1 => \EXP_OP.OP/i_shift_to_fixed/p_0_in9_in\,
      I2 => \EXP_OP.OP/i_shift_to_fixed/SIGN_DEL/i_pipe/first_q\,
      I3 => \EXP_OP.OP/i_shift_to_fixed/OP_STATE_P1_REG/i_pipe/first_q\(1),
      I4 => \EXP_OP.OP/i_shift_to_fixed/OP_STATE_P1_REG/i_pipe/first_q\(0),
      O => \n_0_opt_has_pipe.first_q[47]_i_1__1\
    );
\opt_has_pipe.first_q[47]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEEEEEB22222228"
    )
    port map (
      I0 => \n_0_opt_has_pipe.first_q[47]_i_3\,
      I1 => s_axis_a_tdata(55),
      I2 => s_axis_a_tdata(52),
      I3 => s_axis_a_tdata(53),
      I4 => s_axis_a_tdata(54),
      I5 => \n_0_opt_has_pipe.first_q[55]_i_3\,
      O => \n_0_opt_has_pipe.first_q[47]_i_2\
    );
\opt_has_pipe.first_q[47]_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => \EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[2].bppDSP48[2].need_output_delay.output_delay/dout_i\(25),
      I1 => \EXP_OP.OP/g_Fr_other.i_calculate_Fr/pipe[2]\(47),
      O => \n_0_opt_has_pipe.first_q[47]_i_2__0\
    );
\opt_has_pipe.first_q[47]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0800FFFF08000000"
    )
    port map (
      I0 => \n_0_opt_has_pipe.first_q[66]_i_3\,
      I1 => s_axis_a_tdata(37),
      I2 => \EXP_OP.OP/i_shift_to_fixed/ALIGN_SHIFT/shifted_temp00\,
      I3 => \n_0_opt_has_pipe.first_q[66]_i_5\,
      I4 => \EXP_OP.OP/i_shift_to_fixed/sel1\(0),
      I5 => \n_0_opt_has_pipe.first_q[35]_i_5__0\,
      O => \n_0_opt_has_pipe.first_q[47]_i_3\
    );
\opt_has_pipe.first_q[47]_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => \EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[2].bppDSP48[2].need_output_delay.output_delay/dout_i\(24),
      I1 => \EXP_OP.OP/g_Fr_other.i_calculate_Fr/pipe[2]\(46),
      O => \n_0_opt_has_pipe.first_q[47]_i_3__0\
    );
\opt_has_pipe.first_q[47]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => \EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[2].bppDSP48[2].need_output_delay.output_delay/dout_i\(23),
      I1 => \EXP_OP.OP/g_Fr_other.i_calculate_Fr/pipe[2]\(45),
      O => \n_0_opt_has_pipe.first_q[47]_i_4\
    );
\opt_has_pipe.first_q[47]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => \EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[2].bppDSP48[2].need_output_delay.output_delay/dout_i\(22),
      I1 => \EXP_OP.OP/g_Fr_other.i_calculate_Fr/pipe[2]\(44),
      O => \n_0_opt_has_pipe.first_q[47]_i_5\
    );
\opt_has_pipe.first_q[48]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FCAF0CAFFCA00CA0"
    )
    port map (
      I0 => \n_0_opt_has_pipe.first_q[51]_i_2\,
      I1 => \n_0_opt_has_pipe.first_q[50]_i_2\,
      I2 => s_axis_a_tdata(52),
      I3 => s_axis_a_tdata(53),
      I4 => \n_0_opt_has_pipe.first_q[49]_i_2\,
      I5 => \n_0_opt_has_pipe.first_q[48]_i_2\,
      O => \n_0_opt_has_pipe.first_q[48]_i_1\
    );
\opt_has_pipe.first_q[48]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4F444F4F4F444444"
    )
    port map (
      I0 => aclken,
      I1 => \EXP_OP.OP/i_recombination/result_delay/i_pipe/first_q\(48),
      I2 => \n_0_opt_has_pipe.first_q[50]_i_2__0\,
      I3 => \EXP_OP.OP/i_renorm_and_round/sum_1_op\(2),
      I4 => \n_58_EXP_OP.OP/i_renorm_and_round/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/DSP\,
      I5 => \EXP_OP.OP/i_renorm_and_round/sum_0_op\(2),
      O => \EXP_OP.OP/i_recombination/p_0_in\(48)
    );
\opt_has_pipe.first_q[48]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000FFAE"
    )
    port map (
      I0 => \EXP_OP.OP/i_shift_to_fixed/ALIGN_SHIFT/MUX_LOOP[3].DEL_SHIFT/i_pipe/first_q\(49),
      I1 => \EXP_OP.OP/i_shift_to_fixed/p_0_in9_in\,
      I2 => \EXP_OP.OP/i_shift_to_fixed/SIGN_DEL/i_pipe/first_q\,
      I3 => \EXP_OP.OP/i_shift_to_fixed/OP_STATE_P1_REG/i_pipe/first_q\(1),
      I4 => \EXP_OP.OP/i_shift_to_fixed/OP_STATE_P1_REG/i_pipe/first_q\(0),
      O => \n_0_opt_has_pipe.first_q[48]_i_1__1\
    );
\opt_has_pipe.first_q[48]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEEEEEB22222228"
    )
    port map (
      I0 => \n_0_opt_has_pipe.first_q[48]_i_3\,
      I1 => s_axis_a_tdata(55),
      I2 => s_axis_a_tdata(52),
      I3 => s_axis_a_tdata(53),
      I4 => s_axis_a_tdata(54),
      I5 => \n_0_opt_has_pipe.first_q[56]_i_4\,
      O => \n_0_opt_has_pipe.first_q[48]_i_2\
    );
\opt_has_pipe.first_q[48]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0800FFFF08000000"
    )
    port map (
      I0 => \n_0_opt_has_pipe.first_q[66]_i_3\,
      I1 => s_axis_a_tdata(38),
      I2 => \EXP_OP.OP/i_shift_to_fixed/ALIGN_SHIFT/shifted_temp00\,
      I3 => \n_0_opt_has_pipe.first_q[66]_i_5\,
      I4 => \EXP_OP.OP/i_shift_to_fixed/sel1\(0),
      I5 => \n_0_opt_has_pipe.first_q[36]_i_5\,
      O => \n_0_opt_has_pipe.first_q[48]_i_3\
    );
\opt_has_pipe.first_q[49]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FCAF0CAFFCA00CA0"
    )
    port map (
      I0 => \n_0_opt_has_pipe.first_q[52]_i_2\,
      I1 => \n_0_opt_has_pipe.first_q[51]_i_2\,
      I2 => s_axis_a_tdata(52),
      I3 => s_axis_a_tdata(53),
      I4 => \n_0_opt_has_pipe.first_q[50]_i_2\,
      I5 => \n_0_opt_has_pipe.first_q[49]_i_2\,
      O => \n_0_opt_has_pipe.first_q[49]_i_1\
    );
\opt_has_pipe.first_q[49]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4F444F4F4F444444"
    )
    port map (
      I0 => aclken,
      I1 => \EXP_OP.OP/i_recombination/result_delay/i_pipe/first_q\(49),
      I2 => \n_0_opt_has_pipe.first_q[50]_i_2__0\,
      I3 => \EXP_OP.OP/i_renorm_and_round/sum_1_op\(3),
      I4 => \n_58_EXP_OP.OP/i_renorm_and_round/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/DSP\,
      I5 => \EXP_OP.OP/i_renorm_and_round/sum_0_op\(3),
      O => \EXP_OP.OP/i_recombination/p_0_in\(49)
    );
\opt_has_pipe.first_q[49]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000FFAE"
    )
    port map (
      I0 => \EXP_OP.OP/i_shift_to_fixed/ALIGN_SHIFT/MUX_LOOP[3].DEL_SHIFT/i_pipe/first_q\(50),
      I1 => \EXP_OP.OP/i_shift_to_fixed/p_0_in9_in\,
      I2 => \EXP_OP.OP/i_shift_to_fixed/SIGN_DEL/i_pipe/first_q\,
      I3 => \EXP_OP.OP/i_shift_to_fixed/OP_STATE_P1_REG/i_pipe/first_q\(1),
      I4 => \EXP_OP.OP/i_shift_to_fixed/OP_STATE_P1_REG/i_pipe/first_q\(0),
      O => \n_0_opt_has_pipe.first_q[49]_i_1__1\
    );
\opt_has_pipe.first_q[49]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
    port map (
      I0 => \n_0_opt_has_pipe.first_q[49]_i_3\,
      I1 => \EXP_OP.OP/i_shift_to_fixed/sel1\(0),
      I2 => \n_0_opt_has_pipe.first_q[49]_i_4\,
      I3 => \n_0_opt_has_pipe.first_q[58]_i_2__0\,
      I4 => \n_0_opt_has_pipe.first_q[57]_i_3\,
      O => \n_0_opt_has_pipe.first_q[49]_i_2\
    );
\opt_has_pipe.first_q[49]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
    port map (
      I0 => \n_0_opt_has_pipe.first_q[66]_i_3\,
      I1 => s_axis_a_tdata(39),
      I2 => \EXP_OP.OP/i_shift_to_fixed/ALIGN_SHIFT/shifted_temp00\,
      I3 => \n_0_opt_has_pipe.first_q[66]_i_5\,
      O => \n_0_opt_has_pipe.first_q[49]_i_3\
    );
\opt_has_pipe.first_q[49]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00005404"
    )
    port map (
      I0 => \EXP_OP.OP/i_shift_to_fixed/ALIGN_SHIFT/shifted_temp00\,
      I1 => s_axis_a_tdata(51),
      I2 => \n_0_opt_has_pipe.first_q[66]_i_5\,
      I3 => s_axis_a_tdata(35),
      I4 => \n_0_opt_has_pipe.first_q[0]_i_16\,
      O => \n_0_opt_has_pipe.first_q[49]_i_4\
    );
\opt_has_pipe.first_q[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FCAF0CAFFCA00CA0"
    )
    port map (
      I0 => \n_0_opt_has_pipe.first_q[7]_i_2\,
      I1 => \n_0_opt_has_pipe.first_q[6]_i_2\,
      I2 => s_axis_a_tdata(52),
      I3 => s_axis_a_tdata(53),
      I4 => \n_0_opt_has_pipe.first_q[5]_i_2\,
      I5 => \n_0_opt_has_pipe.first_q[4]_i_2\,
      O => \n_0_opt_has_pipe.first_q[4]_i_1\
    );
\opt_has_pipe.first_q[4]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
    port map (
      I0 => \n_0_opt_has_pipe.first_q[50]_i_2__0\,
      I1 => \EXP_OP.OP/res_mant_at_recomb\(4),
      I2 => aclken,
      I3 => \EXP_OP.OP/i_recombination/result_delay/i_pipe/first_q\(4),
      O => \EXP_OP.OP/i_recombination/p_0_in\(4)
    );
\opt_has_pipe.first_q[4]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000FFAE"
    )
    port map (
      I0 => \EXP_OP.OP/i_shift_to_fixed/ALIGN_SHIFT/MUX_LOOP[3].DEL_SHIFT/i_pipe/first_q\(5),
      I1 => \EXP_OP.OP/i_shift_to_fixed/p_0_in9_in\,
      I2 => \EXP_OP.OP/i_shift_to_fixed/SIGN_DEL/i_pipe/first_q\,
      I3 => \EXP_OP.OP/i_shift_to_fixed/OP_STATE_P1_REG/i_pipe/first_q\(1),
      I4 => \EXP_OP.OP/i_shift_to_fixed/OP_STATE_P1_REG/i_pipe/first_q\(0),
      O => \n_0_opt_has_pipe.first_q[4]_i_1__1\
    );
\opt_has_pipe.first_q[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
    port map (
      I0 => \n_0_opt_has_pipe.first_q[8]_i_3\,
      I1 => \n_0_opt_has_pipe.first_q[4]_i_3\,
      I2 => \n_0_opt_has_pipe.first_q[58]_i_2__0\,
      I3 => \n_0_opt_has_pipe.first_q[16]_i_3\,
      I4 => \EXP_OP.OP/i_shift_to_fixed/sel1\(0),
      I5 => \n_0_opt_has_pipe.first_q[12]_i_3\,
      O => \n_0_opt_has_pipe.first_q[4]_i_2\
    );
\opt_has_pipe.first_q[4]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00A000A000CF00C0"
    )
    port map (
      I0 => s_axis_a_tdata(22),
      I1 => s_axis_a_tdata(38),
      I2 => \n_0_opt_has_pipe.first_q[0]_i_16\,
      I3 => \EXP_OP.OP/i_shift_to_fixed/ALIGN_SHIFT/shifted_temp00\,
      I4 => s_axis_a_tdata(6),
      I5 => \n_0_opt_has_pipe.first_q[66]_i_5\,
      O => \n_0_opt_has_pipe.first_q[4]_i_3\
    );
\opt_has_pipe.first_q[50]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FCAF0CAFFCA00CA0"
    )
    port map (
      I0 => \n_0_opt_has_pipe.first_q[53]_i_2\,
      I1 => \n_0_opt_has_pipe.first_q[52]_i_2\,
      I2 => s_axis_a_tdata(52),
      I3 => s_axis_a_tdata(53),
      I4 => \n_0_opt_has_pipe.first_q[51]_i_2\,
      I5 => \n_0_opt_has_pipe.first_q[50]_i_2\,
      O => \n_0_opt_has_pipe.first_q[50]_i_1\
    );
\opt_has_pipe.first_q[50]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4F444F4F4F444444"
    )
    port map (
      I0 => aclken,
      I1 => \EXP_OP.OP/i_recombination/result_delay/i_pipe/first_q\(50),
      I2 => \n_0_opt_has_pipe.first_q[50]_i_2__0\,
      I3 => \EXP_OP.OP/i_renorm_and_round/sum_1_op\(4),
      I4 => \n_58_EXP_OP.OP/i_renorm_and_round/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/DSP\,
      I5 => \EXP_OP.OP/i_renorm_and_round/sum_0_op\(4),
      O => \EXP_OP.OP/i_recombination/p_0_in\(50)
    );
\opt_has_pipe.first_q[50]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000FFAE"
    )
    port map (
      I0 => \EXP_OP.OP/i_shift_to_fixed/ALIGN_SHIFT/MUX_LOOP[3].DEL_SHIFT/i_pipe/first_q\(51),
      I1 => \EXP_OP.OP/i_shift_to_fixed/p_0_in9_in\,
      I2 => \EXP_OP.OP/i_shift_to_fixed/SIGN_DEL/i_pipe/first_q\,
      I3 => \EXP_OP.OP/i_shift_to_fixed/OP_STATE_P1_REG/i_pipe/first_q\(1),
      I4 => \EXP_OP.OP/i_shift_to_fixed/OP_STATE_P1_REG/i_pipe/first_q\(0),
      O => \n_0_opt_has_pipe.first_q[50]_i_1__1\
    );
\opt_has_pipe.first_q[50]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
    port map (
      I0 => \n_0_opt_has_pipe.first_q[50]_i_3\,
      I1 => \EXP_OP.OP/i_shift_to_fixed/sel1\(0),
      I2 => \n_0_opt_has_pipe.first_q[50]_i_4\,
      I3 => \n_0_opt_has_pipe.first_q[58]_i_2__0\,
      I4 => \n_0_opt_has_pipe.first_q[58]_i_6\,
      O => \n_0_opt_has_pipe.first_q[50]_i_2\
    );
\opt_has_pipe.first_q[50]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFEAFFFFFFFF"
    )
    port map (
      I0 => \n_0_opt_has_pipe.first_q[51]_i_3__0\,
      I1 => \EXP_OP.OP/input_is_overflow\,
      I2 => \EXP_OP.OP/input_sign\,
      I3 => \EXP_OP.OP/special_case\(1),
      I4 => \EXP_OP.OP/special_case\(0),
      I5 => aclken,
      O => \n_0_opt_has_pipe.first_q[50]_i_2__0\
    );
\opt_has_pipe.first_q[50]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
    port map (
      I0 => \n_0_opt_has_pipe.first_q[66]_i_3\,
      I1 => s_axis_a_tdata(40),
      I2 => \EXP_OP.OP/i_shift_to_fixed/ALIGN_SHIFT/shifted_temp00\,
      I3 => \n_0_opt_has_pipe.first_q[66]_i_5\,
      O => \n_0_opt_has_pipe.first_q[50]_i_3\
    );
\opt_has_pipe.first_q[50]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0051"
    )
    port map (
      I0 => \EXP_OP.OP/i_shift_to_fixed/ALIGN_SHIFT/shifted_temp00\,
      I1 => \n_0_opt_has_pipe.first_q[66]_i_5\,
      I2 => s_axis_a_tdata(36),
      I3 => \n_0_opt_has_pipe.first_q[0]_i_16\,
      O => \n_0_opt_has_pipe.first_q[50]_i_4\
    );
\opt_has_pipe.first_q[51]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FCAF0CAFFCA00CA0"
    )
    port map (
      I0 => \n_0_opt_has_pipe.first_q[54]_i_2\,
      I1 => \n_0_opt_has_pipe.first_q[53]_i_2\,
      I2 => s_axis_a_tdata(52),
      I3 => s_axis_a_tdata(53),
      I4 => \n_0_opt_has_pipe.first_q[52]_i_2\,
      I5 => \n_0_opt_has_pipe.first_q[51]_i_2\,
      O => \n_0_opt_has_pipe.first_q[51]_i_1\
    );
\opt_has_pipe.first_q[51]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00F2"
    )
    port map (
      I0 => \n_0_opt_has_pipe.first_q[51]_i_2__0\,
      I1 => \n_0_opt_has_pipe.first_q[51]_i_3__0\,
      I2 => \EXP_OP.OP/special_case\(0),
      I3 => \EXP_OP.OP/special_case\(1),
      O => \n_0_opt_has_pipe.first_q[51]_i_1__0\
    );
\opt_has_pipe.first_q[51]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000FFAE"
    )
    port map (
      I0 => \EXP_OP.OP/i_shift_to_fixed/ALIGN_SHIFT/MUX_LOOP[3].DEL_SHIFT/i_pipe/first_q\(52),
      I1 => \EXP_OP.OP/i_shift_to_fixed/p_0_in9_in\,
      I2 => \EXP_OP.OP/i_shift_to_fixed/SIGN_DEL/i_pipe/first_q\,
      I3 => \EXP_OP.OP/i_shift_to_fixed/OP_STATE_P1_REG/i_pipe/first_q\(1),
      I4 => \EXP_OP.OP/i_shift_to_fixed/OP_STATE_P1_REG/i_pipe/first_q\(0),
      O => \n_0_opt_has_pipe.first_q[51]_i_1__1\
    );
\opt_has_pipe.first_q[51]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEEEEEB22222228"
    )
    port map (
      I0 => \n_0_opt_has_pipe.first_q[51]_i_3\,
      I1 => s_axis_a_tdata(55),
      I2 => s_axis_a_tdata(52),
      I3 => s_axis_a_tdata(53),
      I4 => s_axis_a_tdata(54),
      I5 => \n_0_opt_has_pipe.first_q[58]_i_3\,
      O => \n_0_opt_has_pipe.first_q[51]_i_2\
    );
\opt_has_pipe.first_q[51]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2E2E2E2E2E2E2"
    )
    port map (
      I0 => \EXP_OP.OP/i_renorm_and_round/sum_0_op\(5),
      I1 => \n_58_EXP_OP.OP/i_renorm_and_round/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/DSP\,
      I2 => \EXP_OP.OP/i_renorm_and_round/sum_1_op\(5),
      I3 => \EXP_OP.OP/special_case\(0),
      I4 => \EXP_OP.OP/special_case\(1),
      I5 => \EXP_OP.OP/input_sign\,
      O => \n_0_opt_has_pipe.first_q[51]_i_2__0\
    );
\opt_has_pipe.first_q[51]_i_2__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \EXP_OP.OP/g_Fr_other.i_calculate_Fr/pipe[2]\(51),
      O => \n_0_opt_has_pipe.first_q[51]_i_2__1\
    );
\opt_has_pipe.first_q[51]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000B08000000000"
    )
    port map (
      I0 => s_axis_a_tdata(41),
      I1 => \EXP_OP.OP/i_shift_to_fixed/sel1\(0),
      I2 => \n_0_opt_has_pipe.first_q[66]_i_3\,
      I3 => s_axis_a_tdata(37),
      I4 => \EXP_OP.OP/i_shift_to_fixed/ALIGN_SHIFT/shifted_temp00\,
      I5 => \n_0_opt_has_pipe.first_q[66]_i_5\,
      O => \n_0_opt_has_pipe.first_q[51]_i_3\
    );
\opt_has_pipe.first_q[51]_i_3__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEEEFFFF"
    )
    port map (
      I0 => \EXP_OP.OP/input_is_overflow\,
      I1 => \EXP_OP.OP/input_is_underflow\,
      I2 => \EXP_OP.OP/i_res_exp/cin_prop\,
      I3 => \EXP_OP.OP/Xi_gt_bias_sub1\,
      I4 => \n_0_opt_has_pipe.first_q[0]_i_2__2\,
      O => \n_0_opt_has_pipe.first_q[51]_i_3__0\
    );
\opt_has_pipe.first_q[51]_i_3__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => \EXP_OP.OP/g_Fr_other.i_calculate_Fr/pipe[2]\(51),
      I1 => \EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[2].bppDSP48[2].need_output_delay.output_delay/dout_i\(29),
      O => \n_0_opt_has_pipe.first_q[51]_i_3__1\
    );
\opt_has_pipe.first_q[51]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => \EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[2].bppDSP48[2].need_output_delay.output_delay/dout_i\(28),
      I1 => \EXP_OP.OP/g_Fr_other.i_calculate_Fr/pipe[2]\(50),
      O => \n_0_opt_has_pipe.first_q[51]_i_4\
    );
\opt_has_pipe.first_q[51]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => \EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[2].bppDSP48[2].need_output_delay.output_delay/dout_i\(27),
      I1 => \EXP_OP.OP/g_Fr_other.i_calculate_Fr/pipe[2]\(49),
      O => \n_0_opt_has_pipe.first_q[51]_i_5\
    );
\opt_has_pipe.first_q[51]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => \EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[2].bppDSP48[2].need_output_delay.output_delay/dout_i\(26),
      I1 => \EXP_OP.OP/g_Fr_other.i_calculate_Fr/pipe[2]\(48),
      O => \n_0_opt_has_pipe.first_q[51]_i_6\
    );
\opt_has_pipe.first_q[52]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FCAF0CAFFCA00CA0"
    )
    port map (
      I0 => \n_0_opt_has_pipe.first_q[55]_i_2\,
      I1 => \n_0_opt_has_pipe.first_q[54]_i_2\,
      I2 => s_axis_a_tdata(52),
      I3 => s_axis_a_tdata(53),
      I4 => \n_0_opt_has_pipe.first_q[53]_i_2\,
      I5 => \n_0_opt_has_pipe.first_q[52]_i_2\,
      O => \n_0_opt_has_pipe.first_q[52]_i_1\
    );
\opt_has_pipe.first_q[52]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1FF1FFFF1FF11111"
    )
    port map (
      I0 => \n_0_opt_has_pipe.first_q[52]_i_2__0\,
      I1 => \n_0_opt_has_pipe.first_q[61]_i_3__0\,
      I2 => \EXP_OP.OP/special_case\(1),
      I3 => \EXP_OP.OP/special_case\(0),
      I4 => aclken,
      I5 => \EXP_OP.OP/i_recombination/result_delay/i_pipe/first_q\(52),
      O => \EXP_OP.OP/i_recombination/p_0_in\(52)
    );
\opt_has_pipe.first_q[52]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000EEFE"
    )
    port map (
      I0 => \EXP_OP.OP/i_shift_to_fixed/OP_STATE_P1_REG/i_pipe/first_q\(1),
      I1 => \EXP_OP.OP/i_shift_to_fixed/ALIGN_SHIFT/MUX_LOOP[3].DEL_SHIFT/i_pipe/first_q\(53),
      I2 => \EXP_OP.OP/i_shift_to_fixed/p_0_in9_in\,
      I3 => \EXP_OP.OP/i_shift_to_fixed/SIGN_DEL/i_pipe/first_q\,
      I4 => \EXP_OP.OP/i_shift_to_fixed/OP_STATE_P1_REG/i_pipe/first_q\(0),
      O => \EXP_OP.OP/XFixTrunc\(99)
    );
\opt_has_pipe.first_q[52]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEEEEEB22222228"
    )
    port map (
      I0 => \n_0_opt_has_pipe.first_q[52]_i_3\,
      I1 => s_axis_a_tdata(55),
      I2 => s_axis_a_tdata(52),
      I3 => s_axis_a_tdata(53),
      I4 => s_axis_a_tdata(54),
      I5 => \n_0_opt_has_pipe.first_q[60]_i_3\,
      O => \n_0_opt_has_pipe.first_q[52]_i_2\
    );
\opt_has_pipe.first_q[52]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000000000A2"
    )
    port map (
      I0 => \n_0_opt_has_pipe.first_q[0]_i_2__2\,
      I1 => \n_0_EXP_OP.OP/i_res_exp/fabric.use_unisims.gen_addsub[0].cyxor\,
      I2 => \n_0_opt_has_pipe.first_q[1]_i_3__0\,
      I3 => \EXP_OP.OP/special_case\(1),
      I4 => \EXP_OP.OP/input_is_underflow\,
      I5 => \EXP_OP.OP/input_is_overflow\,
      O => \n_0_opt_has_pipe.first_q[52]_i_2__0\
    );
\opt_has_pipe.first_q[52]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000B08000000000"
    )
    port map (
      I0 => s_axis_a_tdata(42),
      I1 => \EXP_OP.OP/i_shift_to_fixed/sel1\(0),
      I2 => \n_0_opt_has_pipe.first_q[66]_i_3\,
      I3 => s_axis_a_tdata(38),
      I4 => \EXP_OP.OP/i_shift_to_fixed/ALIGN_SHIFT/shifted_temp00\,
      I5 => \n_0_opt_has_pipe.first_q[66]_i_5\,
      O => \n_0_opt_has_pipe.first_q[52]_i_3\
    );
\opt_has_pipe.first_q[53]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FCAF0CAFFCA00CA0"
    )
    port map (
      I0 => \n_0_opt_has_pipe.first_q[56]_i_3\,
      I1 => \n_0_opt_has_pipe.first_q[55]_i_2\,
      I2 => s_axis_a_tdata(52),
      I3 => s_axis_a_tdata(53),
      I4 => \n_0_opt_has_pipe.first_q[54]_i_2\,
      I5 => \n_0_opt_has_pipe.first_q[53]_i_2\,
      O => \n_0_opt_has_pipe.first_q[53]_i_1\
    );
\opt_has_pipe.first_q[53]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1FF1FFFF1FF11111"
    )
    port map (
      I0 => \n_0_opt_has_pipe.first_q[53]_i_2__0\,
      I1 => \n_0_opt_has_pipe.first_q[61]_i_3__0\,
      I2 => \EXP_OP.OP/special_case\(1),
      I3 => \EXP_OP.OP/special_case\(0),
      I4 => aclken,
      I5 => \EXP_OP.OP/i_recombination/result_delay/i_pipe/first_q\(53),
      O => \EXP_OP.OP/i_recombination/p_0_in\(53)
    );
\opt_has_pipe.first_q[53]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000EEFE"
    )
    port map (
      I0 => \EXP_OP.OP/i_shift_to_fixed/OP_STATE_P1_REG/i_pipe/first_q\(1),
      I1 => \EXP_OP.OP/i_shift_to_fixed/ALIGN_SHIFT/MUX_LOOP[3].DEL_SHIFT/i_pipe/first_q\(54),
      I2 => \EXP_OP.OP/i_shift_to_fixed/p_0_in9_in\,
      I3 => \EXP_OP.OP/i_shift_to_fixed/SIGN_DEL/i_pipe/first_q\,
      I4 => \EXP_OP.OP/i_shift_to_fixed/OP_STATE_P1_REG/i_pipe/first_q\(0),
      O => \EXP_OP.OP/XFixTrunc\(100)
    );
\opt_has_pipe.first_q[53]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEEEEEB22222228"
    )
    port map (
      I0 => \n_0_opt_has_pipe.first_q[53]_i_3\,
      I1 => s_axis_a_tdata(55),
      I2 => s_axis_a_tdata(52),
      I3 => s_axis_a_tdata(53),
      I4 => s_axis_a_tdata(54),
      I5 => \n_0_opt_has_pipe.first_q[61]_i_3\,
      O => \n_0_opt_has_pipe.first_q[53]_i_2\
    );
\opt_has_pipe.first_q[53]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000000000A2"
    )
    port map (
      I0 => \n_0_opt_has_pipe.first_q[0]_i_2__2\,
      I1 => \n_0_EXP_OP.OP/i_res_exp/fabric.use_unisims.gen_addsub[1].cyxor\,
      I2 => \n_0_opt_has_pipe.first_q[1]_i_3__0\,
      I3 => \EXP_OP.OP/special_case\(1),
      I4 => \EXP_OP.OP/input_is_underflow\,
      I5 => \EXP_OP.OP/input_is_overflow\,
      O => \n_0_opt_has_pipe.first_q[53]_i_2__0\
    );
\opt_has_pipe.first_q[53]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000B08000000000"
    )
    port map (
      I0 => s_axis_a_tdata(43),
      I1 => \EXP_OP.OP/i_shift_to_fixed/sel1\(0),
      I2 => \n_0_opt_has_pipe.first_q[66]_i_3\,
      I3 => s_axis_a_tdata(39),
      I4 => \EXP_OP.OP/i_shift_to_fixed/ALIGN_SHIFT/shifted_temp00\,
      I5 => \n_0_opt_has_pipe.first_q[66]_i_5\,
      O => \n_0_opt_has_pipe.first_q[53]_i_3\
    );
\opt_has_pipe.first_q[54]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FCAF0CAFFCA00CA0"
    )
    port map (
      I0 => \n_0_opt_has_pipe.first_q[57]_i_2\,
      I1 => \n_0_opt_has_pipe.first_q[56]_i_3\,
      I2 => s_axis_a_tdata(52),
      I3 => s_axis_a_tdata(53),
      I4 => \n_0_opt_has_pipe.first_q[55]_i_2\,
      I5 => \n_0_opt_has_pipe.first_q[54]_i_2\,
      O => \n_0_opt_has_pipe.first_q[54]_i_1\
    );
\opt_has_pipe.first_q[54]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1FF1FFFF1FF11111"
    )
    port map (
      I0 => \n_0_opt_has_pipe.first_q[54]_i_2__0\,
      I1 => \n_0_opt_has_pipe.first_q[61]_i_3__0\,
      I2 => \EXP_OP.OP/special_case\(1),
      I3 => \EXP_OP.OP/special_case\(0),
      I4 => aclken,
      I5 => \EXP_OP.OP/i_recombination/result_delay/i_pipe/first_q\(54),
      O => \EXP_OP.OP/i_recombination/p_0_in\(54)
    );
\opt_has_pipe.first_q[54]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000EEFE"
    )
    port map (
      I0 => \EXP_OP.OP/i_shift_to_fixed/OP_STATE_P1_REG/i_pipe/first_q\(1),
      I1 => \EXP_OP.OP/i_shift_to_fixed/ALIGN_SHIFT/MUX_LOOP[3].DEL_SHIFT/i_pipe/first_q\(55),
      I2 => \EXP_OP.OP/i_shift_to_fixed/p_0_in9_in\,
      I3 => \EXP_OP.OP/i_shift_to_fixed/SIGN_DEL/i_pipe/first_q\,
      I4 => \EXP_OP.OP/i_shift_to_fixed/OP_STATE_P1_REG/i_pipe/first_q\(0),
      O => \EXP_OP.OP/XFixTrunc\(101)
    );
\opt_has_pipe.first_q[54]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEEEEEB22222228"
    )
    port map (
      I0 => \n_0_opt_has_pipe.first_q[54]_i_3\,
      I1 => s_axis_a_tdata(55),
      I2 => s_axis_a_tdata(52),
      I3 => s_axis_a_tdata(53),
      I4 => s_axis_a_tdata(54),
      I5 => \n_0_opt_has_pipe.first_q[62]_i_3\,
      O => \n_0_opt_has_pipe.first_q[54]_i_2\
    );
\opt_has_pipe.first_q[54]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000000000A2"
    )
    port map (
      I0 => \n_0_opt_has_pipe.first_q[0]_i_2__2\,
      I1 => \n_0_EXP_OP.OP/i_res_exp/fabric.use_unisims.gen_addsub[2].cyxor\,
      I2 => \n_0_opt_has_pipe.first_q[1]_i_3__0\,
      I3 => \EXP_OP.OP/special_case\(1),
      I4 => \EXP_OP.OP/input_is_underflow\,
      I5 => \EXP_OP.OP/input_is_overflow\,
      O => \n_0_opt_has_pipe.first_q[54]_i_2__0\
    );
\opt_has_pipe.first_q[54]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000B08000000000"
    )
    port map (
      I0 => s_axis_a_tdata(44),
      I1 => \EXP_OP.OP/i_shift_to_fixed/sel1\(0),
      I2 => \n_0_opt_has_pipe.first_q[66]_i_3\,
      I3 => s_axis_a_tdata(40),
      I4 => \EXP_OP.OP/i_shift_to_fixed/ALIGN_SHIFT/shifted_temp00\,
      I5 => \n_0_opt_has_pipe.first_q[66]_i_5\,
      O => \n_0_opt_has_pipe.first_q[54]_i_3\
    );
\opt_has_pipe.first_q[55]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FCAF0CAFFCA00CA0"
    )
    port map (
      I0 => \n_0_opt_has_pipe.first_q[58]_i_4\,
      I1 => \n_0_opt_has_pipe.first_q[57]_i_2\,
      I2 => s_axis_a_tdata(52),
      I3 => s_axis_a_tdata(53),
      I4 => \n_0_opt_has_pipe.first_q[56]_i_3\,
      I5 => \n_0_opt_has_pipe.first_q[55]_i_2\,
      O => \n_0_opt_has_pipe.first_q[55]_i_1\
    );
\opt_has_pipe.first_q[55]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1FF1FFFF1FF11111"
    )
    port map (
      I0 => \n_0_opt_has_pipe.first_q[55]_i_2__0\,
      I1 => \n_0_opt_has_pipe.first_q[61]_i_3__0\,
      I2 => \EXP_OP.OP/special_case\(1),
      I3 => \EXP_OP.OP/special_case\(0),
      I4 => aclken,
      I5 => \EXP_OP.OP/i_recombination/result_delay/i_pipe/first_q\(55),
      O => \EXP_OP.OP/i_recombination/p_0_in\(55)
    );
\opt_has_pipe.first_q[55]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000EEFE"
    )
    port map (
      I0 => \EXP_OP.OP/i_shift_to_fixed/OP_STATE_P1_REG/i_pipe/first_q\(1),
      I1 => \EXP_OP.OP/i_shift_to_fixed/ALIGN_SHIFT/MUX_LOOP[3].DEL_SHIFT/i_pipe/first_q\(56),
      I2 => \EXP_OP.OP/i_shift_to_fixed/p_0_in9_in\,
      I3 => \EXP_OP.OP/i_shift_to_fixed/SIGN_DEL/i_pipe/first_q\,
      I4 => \EXP_OP.OP/i_shift_to_fixed/OP_STATE_P1_REG/i_pipe/first_q\(0),
      O => \EXP_OP.OP/XFixTrunc\(102)
    );
\opt_has_pipe.first_q[55]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEE2222B22222228"
    )
    port map (
      I0 => \n_0_opt_has_pipe.first_q[55]_i_3\,
      I1 => s_axis_a_tdata(55),
      I2 => s_axis_a_tdata(52),
      I3 => s_axis_a_tdata(53),
      I4 => s_axis_a_tdata(54),
      I5 => \n_0_opt_has_pipe.first_q[63]_i_4\,
      O => \n_0_opt_has_pipe.first_q[55]_i_2\
    );
\opt_has_pipe.first_q[55]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000000000A2"
    )
    port map (
      I0 => \n_0_opt_has_pipe.first_q[0]_i_2__2\,
      I1 => \n_0_EXP_OP.OP/i_res_exp/fabric.use_unisims.gen_addsub[3].cyxor\,
      I2 => \n_0_opt_has_pipe.first_q[1]_i_3__0\,
      I3 => \EXP_OP.OP/special_case\(1),
      I4 => \EXP_OP.OP/input_is_underflow\,
      I5 => \EXP_OP.OP/input_is_overflow\,
      O => \n_0_opt_has_pipe.first_q[55]_i_2__0\
    );
\opt_has_pipe.first_q[55]_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => \EXP_OP.OP/g_Fr_other.i_calculate_Fr/pipe[2]\(54),
      I1 => \EXP_OP.OP/g_Fr_other.i_calculate_Fr/pipe[2]\(55),
      O => \n_0_opt_has_pipe.first_q[55]_i_2__1\
    );
\opt_has_pipe.first_q[55]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000B08000000000"
    )
    port map (
      I0 => s_axis_a_tdata(45),
      I1 => \EXP_OP.OP/i_shift_to_fixed/sel1\(0),
      I2 => \n_0_opt_has_pipe.first_q[66]_i_3\,
      I3 => s_axis_a_tdata(41),
      I4 => \EXP_OP.OP/i_shift_to_fixed/ALIGN_SHIFT/shifted_temp00\,
      I5 => \n_0_opt_has_pipe.first_q[66]_i_5\,
      O => \n_0_opt_has_pipe.first_q[55]_i_3\
    );
\opt_has_pipe.first_q[55]_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => \EXP_OP.OP/g_Fr_other.i_calculate_Fr/pipe[2]\(53),
      I1 => \EXP_OP.OP/g_Fr_other.i_calculate_Fr/pipe[2]\(54),
      O => \n_0_opt_has_pipe.first_q[55]_i_3__0\
    );
\opt_has_pipe.first_q[55]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => \EXP_OP.OP/g_Fr_other.i_calculate_Fr/pipe[2]\(52),
      I1 => \EXP_OP.OP/g_Fr_other.i_calculate_Fr/pipe[2]\(53),
      O => \n_0_opt_has_pipe.first_q[55]_i_4\
    );
\opt_has_pipe.first_q[55]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => \EXP_OP.OP/g_Fr_other.i_calculate_Fr/pipe[2]\(51),
      I1 => \EXP_OP.OP/g_Fr_other.i_calculate_Fr/pipe[2]\(52),
      O => \n_0_opt_has_pipe.first_q[55]_i_5\
    );
\opt_has_pipe.first_q[56]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FCAF0CAFFCA00CA0"
    )
    port map (
      I0 => \n_0_opt_has_pipe.first_q[56]_i_2__0\,
      I1 => \n_0_opt_has_pipe.first_q[58]_i_4\,
      I2 => s_axis_a_tdata(52),
      I3 => s_axis_a_tdata(53),
      I4 => \n_0_opt_has_pipe.first_q[57]_i_2\,
      I5 => \n_0_opt_has_pipe.first_q[56]_i_3\,
      O => \n_0_opt_has_pipe.first_q[56]_i_1\
    );
\opt_has_pipe.first_q[56]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1FF1FFFF1FF11111"
    )
    port map (
      I0 => \n_0_opt_has_pipe.first_q[56]_i_2\,
      I1 => \n_0_opt_has_pipe.first_q[61]_i_3__0\,
      I2 => \EXP_OP.OP/special_case\(1),
      I3 => \EXP_OP.OP/special_case\(0),
      I4 => aclken,
      I5 => \EXP_OP.OP/i_recombination/result_delay/i_pipe/first_q\(56),
      O => \EXP_OP.OP/i_recombination/p_0_in\(56)
    );
\opt_has_pipe.first_q[56]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000EEFE"
    )
    port map (
      I0 => \EXP_OP.OP/i_shift_to_fixed/OP_STATE_P1_REG/i_pipe/first_q\(1),
      I1 => \EXP_OP.OP/i_shift_to_fixed/ALIGN_SHIFT/MUX_LOOP[3].DEL_SHIFT/i_pipe/first_q\(57),
      I2 => \EXP_OP.OP/i_shift_to_fixed/p_0_in9_in\,
      I3 => \EXP_OP.OP/i_shift_to_fixed/SIGN_DEL/i_pipe/first_q\,
      I4 => \EXP_OP.OP/i_shift_to_fixed/OP_STATE_P1_REG/i_pipe/first_q\(0),
      O => \EXP_OP.OP/XFixTrunc\(103)
    );
\opt_has_pipe.first_q[56]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000000000A2"
    )
    port map (
      I0 => \n_0_opt_has_pipe.first_q[0]_i_2__2\,
      I1 => \n_0_EXP_OP.OP/i_res_exp/fabric.use_unisims.gen_addsub[4].cyxor\,
      I2 => \n_0_opt_has_pipe.first_q[1]_i_3__0\,
      I3 => \EXP_OP.OP/special_case\(1),
      I4 => \EXP_OP.OP/input_is_underflow\,
      I5 => \EXP_OP.OP/input_is_overflow\,
      O => \n_0_opt_has_pipe.first_q[56]_i_2\
    );
\opt_has_pipe.first_q[56]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"01FE0000"
    )
    port map (
      I0 => s_axis_a_tdata(54),
      I1 => s_axis_a_tdata(53),
      I2 => s_axis_a_tdata(52),
      I3 => s_axis_a_tdata(55),
      I4 => \n_0_opt_has_pipe.first_q[58]_i_3\,
      O => \n_0_opt_has_pipe.first_q[56]_i_2__0\
    );
\opt_has_pipe.first_q[56]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEE2222B22222228"
    )
    port map (
      I0 => \n_0_opt_has_pipe.first_q[56]_i_4\,
      I1 => s_axis_a_tdata(55),
      I2 => s_axis_a_tdata(52),
      I3 => s_axis_a_tdata(53),
      I4 => s_axis_a_tdata(54),
      I5 => \n_0_opt_has_pipe.first_q[64]_i_3\,
      O => \n_0_opt_has_pipe.first_q[56]_i_3\
    );
\opt_has_pipe.first_q[56]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000B08000000000"
    )
    port map (
      I0 => s_axis_a_tdata(46),
      I1 => \EXP_OP.OP/i_shift_to_fixed/sel1\(0),
      I2 => \n_0_opt_has_pipe.first_q[66]_i_3\,
      I3 => s_axis_a_tdata(42),
      I4 => \EXP_OP.OP/i_shift_to_fixed/ALIGN_SHIFT/shifted_temp00\,
      I5 => \n_0_opt_has_pipe.first_q[66]_i_5\,
      O => \n_0_opt_has_pipe.first_q[56]_i_4\
    );
\opt_has_pipe.first_q[57]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EB2BE828"
    )
    port map (
      I0 => \n_0_opt_has_pipe.first_q[59]_i_2\,
      I1 => s_axis_a_tdata(52),
      I2 => s_axis_a_tdata(53),
      I3 => \n_0_opt_has_pipe.first_q[58]_i_4\,
      I4 => \n_0_opt_has_pipe.first_q[57]_i_2\,
      O => \n_0_opt_has_pipe.first_q[57]_i_1\
    );
\opt_has_pipe.first_q[57]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1FF1FFFF1FF11111"
    )
    port map (
      I0 => \n_0_opt_has_pipe.first_q[57]_i_2__0\,
      I1 => \n_0_opt_has_pipe.first_q[61]_i_3__0\,
      I2 => \EXP_OP.OP/special_case\(1),
      I3 => \EXP_OP.OP/special_case\(0),
      I4 => aclken,
      I5 => \EXP_OP.OP/i_recombination/result_delay/i_pipe/first_q\(57),
      O => \EXP_OP.OP/i_recombination/p_0_in\(57)
    );
\opt_has_pipe.first_q[57]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000EEFE"
    )
    port map (
      I0 => \EXP_OP.OP/i_shift_to_fixed/OP_STATE_P1_REG/i_pipe/first_q\(1),
      I1 => \EXP_OP.OP/i_shift_to_fixed/ALIGN_SHIFT/MUX_LOOP[3].DEL_SHIFT/i_pipe/first_q\(58),
      I2 => \EXP_OP.OP/i_shift_to_fixed/p_0_in9_in\,
      I3 => \EXP_OP.OP/i_shift_to_fixed/SIGN_DEL/i_pipe/first_q\,
      I4 => \EXP_OP.OP/i_shift_to_fixed/OP_STATE_P1_REG/i_pipe/first_q\(0),
      O => \EXP_OP.OP/XFixTrunc\(104)
    );
\opt_has_pipe.first_q[57]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEE2222B22222228"
    )
    port map (
      I0 => \n_0_opt_has_pipe.first_q[57]_i_3\,
      I1 => s_axis_a_tdata(55),
      I2 => s_axis_a_tdata(52),
      I3 => s_axis_a_tdata(53),
      I4 => s_axis_a_tdata(54),
      I5 => \n_0_opt_has_pipe.first_q[65]_i_2\,
      O => \n_0_opt_has_pipe.first_q[57]_i_2\
    );
\opt_has_pipe.first_q[57]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000000000A2"
    )
    port map (
      I0 => \n_0_opt_has_pipe.first_q[0]_i_2__2\,
      I1 => \n_0_EXP_OP.OP/i_res_exp/fabric.use_unisims.gen_addsub[5].cyxor\,
      I2 => \n_0_opt_has_pipe.first_q[1]_i_3__0\,
      I3 => \EXP_OP.OP/special_case\(1),
      I4 => \EXP_OP.OP/input_is_underflow\,
      I5 => \EXP_OP.OP/input_is_overflow\,
      O => \n_0_opt_has_pipe.first_q[57]_i_2__0\
    );
\opt_has_pipe.first_q[57]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000B08000000000"
    )
    port map (
      I0 => s_axis_a_tdata(47),
      I1 => \EXP_OP.OP/i_shift_to_fixed/sel1\(0),
      I2 => \n_0_opt_has_pipe.first_q[66]_i_3\,
      I3 => s_axis_a_tdata(43),
      I4 => \EXP_OP.OP/i_shift_to_fixed/ALIGN_SHIFT/shifted_temp00\,
      I5 => \n_0_opt_has_pipe.first_q[66]_i_5\,
      O => \n_0_opt_has_pipe.first_q[57]_i_3\
    );
\opt_has_pipe.first_q[58]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EB2B2B2BE8282828"
    )
    port map (
      I0 => \n_0_opt_has_pipe.first_q[60]_i_2\,
      I1 => s_axis_a_tdata(52),
      I2 => s_axis_a_tdata(53),
      I3 => \n_0_opt_has_pipe.first_q[58]_i_2__0\,
      I4 => \n_0_opt_has_pipe.first_q[58]_i_3\,
      I5 => \n_0_opt_has_pipe.first_q[58]_i_4\,
      O => \n_0_opt_has_pipe.first_q[58]_i_1\
    );
\opt_has_pipe.first_q[58]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1FF1FFFF1FF11111"
    )
    port map (
      I0 => \n_0_opt_has_pipe.first_q[58]_i_2\,
      I1 => \n_0_opt_has_pipe.first_q[61]_i_3__0\,
      I2 => \EXP_OP.OP/special_case\(1),
      I3 => \EXP_OP.OP/special_case\(0),
      I4 => aclken,
      I5 => \EXP_OP.OP/i_recombination/result_delay/i_pipe/first_q\(58),
      O => \EXP_OP.OP/i_recombination/p_0_in\(58)
    );
\opt_has_pipe.first_q[58]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.c_high_delay_balance/i_pipe/first_q\(58),
      I1 => aclken,
      O => \n_0_opt_has_pipe.first_q[58]_i_1__1\
    );
\opt_has_pipe.first_q[58]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000EEFE"
    )
    port map (
      I0 => \EXP_OP.OP/i_shift_to_fixed/OP_STATE_P1_REG/i_pipe/first_q\(1),
      I1 => \EXP_OP.OP/i_shift_to_fixed/ALIGN_SHIFT/MUX_LOOP[3].DEL_SHIFT/i_pipe/first_q\(59),
      I2 => \EXP_OP.OP/i_shift_to_fixed/p_0_in9_in\,
      I3 => \EXP_OP.OP/i_shift_to_fixed/SIGN_DEL/i_pipe/first_q\,
      I4 => \EXP_OP.OP/i_shift_to_fixed/OP_STATE_P1_REG/i_pipe/first_q\(0),
      O => \EXP_OP.OP/XFixTrunc\(105)
    );
\opt_has_pipe.first_q[58]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000000000A2"
    )
    port map (
      I0 => \n_0_opt_has_pipe.first_q[0]_i_2__2\,
      I1 => \n_0_EXP_OP.OP/i_res_exp/fabric.use_unisims.gen_addsub[6].cyxor\,
      I2 => \n_0_opt_has_pipe.first_q[1]_i_3__0\,
      I3 => \EXP_OP.OP/special_case\(1),
      I4 => \EXP_OP.OP/input_is_underflow\,
      I5 => \EXP_OP.OP/input_is_overflow\,
      O => \n_0_opt_has_pipe.first_q[58]_i_2\
    );
\opt_has_pipe.first_q[58]_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5556"
    )
    port map (
      I0 => s_axis_a_tdata(55),
      I1 => s_axis_a_tdata(52),
      I2 => s_axis_a_tdata(53),
      I3 => s_axis_a_tdata(54),
      O => \n_0_opt_has_pipe.first_q[58]_i_2__0\
    );
\opt_has_pipe.first_q[58]_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => \EXP_OP.OP/g_Fr_other.i_calculate_Fr/pipe[2]\(57),
      I1 => \EXP_OP.OP/g_Fr_other.i_calculate_Fr/pipe[2]\(58),
      O => \n_0_opt_has_pipe.first_q[58]_i_2__1\
    );
\opt_has_pipe.first_q[58]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000B08000000000"
    )
    port map (
      I0 => s_axis_a_tdata(49),
      I1 => \EXP_OP.OP/i_shift_to_fixed/sel1\(0),
      I2 => \n_0_opt_has_pipe.first_q[66]_i_3\,
      I3 => s_axis_a_tdata(45),
      I4 => \EXP_OP.OP/i_shift_to_fixed/ALIGN_SHIFT/shifted_temp00\,
      I5 => \n_0_opt_has_pipe.first_q[66]_i_5\,
      O => \n_0_opt_has_pipe.first_q[58]_i_3\
    );
\opt_has_pipe.first_q[58]_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => \EXP_OP.OP/g_Fr_other.i_calculate_Fr/pipe[2]\(56),
      I1 => \EXP_OP.OP/g_Fr_other.i_calculate_Fr/pipe[2]\(57),
      O => \n_0_opt_has_pipe.first_q[58]_i_3__0\
    );
\opt_has_pipe.first_q[58]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888888888B88888"
    )
    port map (
      I0 => \n_0_opt_has_pipe.first_q[58]_i_6\,
      I1 => \n_0_opt_has_pipe.first_q[58]_i_2__0\,
      I2 => \n_0_opt_has_pipe.first_q[66]_i_5\,
      I3 => \EXP_OP.OP/i_shift_to_fixed/ALIGN_SHIFT/shifted_temp00\,
      I4 => \n_0_opt_has_pipe.first_q[66]_i_3\,
      I5 => \EXP_OP.OP/i_shift_to_fixed/sel1\(0),
      O => \n_0_opt_has_pipe.first_q[58]_i_4\
    );
\opt_has_pipe.first_q[58]_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => \EXP_OP.OP/g_Fr_other.i_calculate_Fr/pipe[2]\(55),
      I1 => \EXP_OP.OP/g_Fr_other.i_calculate_Fr/pipe[2]\(56),
      O => \n_0_opt_has_pipe.first_q[58]_i_4__0\
    );
\opt_has_pipe.first_q[58]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"56"
    )
    port map (
      I0 => s_axis_a_tdata(54),
      I1 => s_axis_a_tdata(53),
      I2 => s_axis_a_tdata(52),
      O => \EXP_OP.OP/i_shift_to_fixed/sel1\(0)
    );
\opt_has_pipe.first_q[58]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000B08000000000"
    )
    port map (
      I0 => s_axis_a_tdata(48),
      I1 => \EXP_OP.OP/i_shift_to_fixed/sel1\(0),
      I2 => \n_0_opt_has_pipe.first_q[66]_i_3\,
      I3 => s_axis_a_tdata(44),
      I4 => \EXP_OP.OP/i_shift_to_fixed/ALIGN_SHIFT/shifted_temp00\,
      I5 => \n_0_opt_has_pipe.first_q[66]_i_5\,
      O => \n_0_opt_has_pipe.first_q[58]_i_6\
    );
\opt_has_pipe.first_q[59]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EB28"
    )
    port map (
      I0 => \n_0_opt_has_pipe.first_q[61]_i_2\,
      I1 => s_axis_a_tdata(52),
      I2 => s_axis_a_tdata(53),
      I3 => \n_0_opt_has_pipe.first_q[59]_i_2\,
      O => \n_0_opt_has_pipe.first_q[59]_i_1\
    );
\opt_has_pipe.first_q[59]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1FF1FFFF1FF11111"
    )
    port map (
      I0 => \n_0_opt_has_pipe.first_q[59]_i_2__0\,
      I1 => \n_0_opt_has_pipe.first_q[61]_i_3__0\,
      I2 => \EXP_OP.OP/special_case\(1),
      I3 => \EXP_OP.OP/special_case\(0),
      I4 => aclken,
      I5 => \EXP_OP.OP/i_recombination/result_delay/i_pipe/first_q\(59),
      O => \EXP_OP.OP/i_recombination/p_0_in\(59)
    );
\opt_has_pipe.first_q[59]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000EEFE"
    )
    port map (
      I0 => \EXP_OP.OP/i_shift_to_fixed/OP_STATE_P1_REG/i_pipe/first_q\(1),
      I1 => \EXP_OP.OP/i_shift_to_fixed/ALIGN_SHIFT/MUX_LOOP[3].DEL_SHIFT/i_pipe/first_q\(60),
      I2 => \EXP_OP.OP/i_shift_to_fixed/p_0_in9_in\,
      I3 => \EXP_OP.OP/i_shift_to_fixed/SIGN_DEL/i_pipe/first_q\,
      I4 => \EXP_OP.OP/i_shift_to_fixed/OP_STATE_P1_REG/i_pipe/first_q\(0),
      O => \EXP_OP.OP/XFixTrunc\(106)
    );
\opt_has_pipe.first_q[59]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0003BBB800008888"
    )
    port map (
      I0 => \n_0_opt_has_pipe.first_q[60]_i_3\,
      I1 => s_axis_a_tdata(52),
      I2 => s_axis_a_tdata(54),
      I3 => s_axis_a_tdata(53),
      I4 => s_axis_a_tdata(55),
      I5 => \n_0_opt_has_pipe.first_q[58]_i_3\,
      O => \n_0_opt_has_pipe.first_q[59]_i_2\
    );
\opt_has_pipe.first_q[59]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000000000A2"
    )
    port map (
      I0 => \n_0_opt_has_pipe.first_q[0]_i_2__2\,
      I1 => \n_0_EXP_OP.OP/i_res_exp/fabric.use_unisims.gen_addsub[7].cyxor\,
      I2 => \n_0_opt_has_pipe.first_q[1]_i_3__0\,
      I3 => \EXP_OP.OP/special_case\(1),
      I4 => \EXP_OP.OP/input_is_underflow\,
      I5 => \EXP_OP.OP/input_is_overflow\,
      O => \n_0_opt_has_pipe.first_q[59]_i_2__0\
    );
\opt_has_pipe.first_q[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FCAF0CAFFCA00CA0"
    )
    port map (
      I0 => \n_0_opt_has_pipe.first_q[8]_i_2\,
      I1 => \n_0_opt_has_pipe.first_q[7]_i_2\,
      I2 => s_axis_a_tdata(52),
      I3 => s_axis_a_tdata(53),
      I4 => \n_0_opt_has_pipe.first_q[6]_i_2\,
      I5 => \n_0_opt_has_pipe.first_q[5]_i_2\,
      O => \n_0_opt_has_pipe.first_q[5]_i_1\
    );
\opt_has_pipe.first_q[5]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
    port map (
      I0 => \n_0_opt_has_pipe.first_q[50]_i_2__0\,
      I1 => \EXP_OP.OP/res_mant_at_recomb\(5),
      I2 => aclken,
      I3 => \EXP_OP.OP/i_recombination/result_delay/i_pipe/first_q\(5),
      O => \EXP_OP.OP/i_recombination/p_0_in\(5)
    );
\opt_has_pipe.first_q[5]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000FFAE"
    )
    port map (
      I0 => \EXP_OP.OP/i_shift_to_fixed/ALIGN_SHIFT/MUX_LOOP[3].DEL_SHIFT/i_pipe/first_q\(6),
      I1 => \EXP_OP.OP/i_shift_to_fixed/p_0_in9_in\,
      I2 => \EXP_OP.OP/i_shift_to_fixed/SIGN_DEL/i_pipe/first_q\,
      I3 => \EXP_OP.OP/i_shift_to_fixed/OP_STATE_P1_REG/i_pipe/first_q\(1),
      I4 => \EXP_OP.OP/i_shift_to_fixed/OP_STATE_P1_REG/i_pipe/first_q\(0),
      O => \n_0_opt_has_pipe.first_q[5]_i_1__1\
    );
\opt_has_pipe.first_q[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
    port map (
      I0 => \n_0_opt_has_pipe.first_q[9]_i_3\,
      I1 => \n_0_opt_has_pipe.first_q[5]_i_3\,
      I2 => \n_0_opt_has_pipe.first_q[58]_i_2__0\,
      I3 => \n_0_opt_has_pipe.first_q[17]_i_3\,
      I4 => \EXP_OP.OP/i_shift_to_fixed/sel1\(0),
      I5 => \n_0_opt_has_pipe.first_q[13]_i_3\,
      O => \n_0_opt_has_pipe.first_q[5]_i_2\
    );
\opt_has_pipe.first_q[5]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00A000A000CF00C0"
    )
    port map (
      I0 => s_axis_a_tdata(23),
      I1 => s_axis_a_tdata(39),
      I2 => \n_0_opt_has_pipe.first_q[0]_i_16\,
      I3 => \EXP_OP.OP/i_shift_to_fixed/ALIGN_SHIFT/shifted_temp00\,
      I4 => s_axis_a_tdata(7),
      I5 => \n_0_opt_has_pipe.first_q[66]_i_5\,
      O => \n_0_opt_has_pipe.first_q[5]_i_3\
    );
\opt_has_pipe.first_q[60]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EB28"
    )
    port map (
      I0 => \n_0_opt_has_pipe.first_q[62]_i_2\,
      I1 => s_axis_a_tdata(52),
      I2 => s_axis_a_tdata(53),
      I3 => \n_0_opt_has_pipe.first_q[60]_i_2\,
      O => \n_0_opt_has_pipe.first_q[60]_i_1\
    );
\opt_has_pipe.first_q[60]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1FF1FFFF1FF11111"
    )
    port map (
      I0 => \n_0_opt_has_pipe.first_q[60]_i_2__0\,
      I1 => \n_0_opt_has_pipe.first_q[61]_i_3__0\,
      I2 => \EXP_OP.OP/special_case\(1),
      I3 => \EXP_OP.OP/special_case\(0),
      I4 => aclken,
      I5 => \EXP_OP.OP/i_recombination/result_delay/i_pipe/first_q\(60),
      O => \EXP_OP.OP/i_recombination/p_0_in\(60)
    );
\opt_has_pipe.first_q[60]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000EEFE"
    )
    port map (
      I0 => \EXP_OP.OP/i_shift_to_fixed/OP_STATE_P1_REG/i_pipe/first_q\(1),
      I1 => \EXP_OP.OP/i_shift_to_fixed/ALIGN_SHIFT/MUX_LOOP[3].DEL_SHIFT/i_pipe/first_q\(61),
      I2 => \EXP_OP.OP/i_shift_to_fixed/p_0_in9_in\,
      I3 => \EXP_OP.OP/i_shift_to_fixed/SIGN_DEL/i_pipe/first_q\,
      I4 => \EXP_OP.OP/i_shift_to_fixed/OP_STATE_P1_REG/i_pipe/first_q\(0),
      O => \EXP_OP.OP/XFixTrunc\(107)
    );
\opt_has_pipe.first_q[60]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0003BBB800008888"
    )
    port map (
      I0 => \n_0_opt_has_pipe.first_q[61]_i_3\,
      I1 => s_axis_a_tdata(52),
      I2 => s_axis_a_tdata(54),
      I3 => s_axis_a_tdata(53),
      I4 => s_axis_a_tdata(55),
      I5 => \n_0_opt_has_pipe.first_q[60]_i_3\,
      O => \n_0_opt_has_pipe.first_q[60]_i_2\
    );
\opt_has_pipe.first_q[60]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000000000A2"
    )
    port map (
      I0 => \n_0_opt_has_pipe.first_q[0]_i_2__2\,
      I1 => \n_0_EXP_OP.OP/i_res_exp/fabric.use_unisims.gen_addsub[8].cyxor\,
      I2 => \n_0_opt_has_pipe.first_q[1]_i_3__0\,
      I3 => \EXP_OP.OP/special_case\(1),
      I4 => \EXP_OP.OP/input_is_underflow\,
      I5 => \EXP_OP.OP/input_is_overflow\,
      O => \n_0_opt_has_pipe.first_q[60]_i_2__0\
    );
\opt_has_pipe.first_q[60]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000B08000000000"
    )
    port map (
      I0 => s_axis_a_tdata(50),
      I1 => \EXP_OP.OP/i_shift_to_fixed/sel1\(0),
      I2 => \n_0_opt_has_pipe.first_q[66]_i_3\,
      I3 => s_axis_a_tdata(46),
      I4 => \EXP_OP.OP/i_shift_to_fixed/ALIGN_SHIFT/shifted_temp00\,
      I5 => \n_0_opt_has_pipe.first_q[66]_i_5\,
      O => \n_0_opt_has_pipe.first_q[60]_i_3\
    );
\opt_has_pipe.first_q[61]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EB28"
    )
    port map (
      I0 => \n_0_opt_has_pipe.first_q[63]_i_3\,
      I1 => s_axis_a_tdata(52),
      I2 => s_axis_a_tdata(53),
      I3 => \n_0_opt_has_pipe.first_q[61]_i_2\,
      O => \n_0_opt_has_pipe.first_q[61]_i_1\
    );
\opt_has_pipe.first_q[61]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1FF1FFFF1FF11111"
    )
    port map (
      I0 => \n_0_opt_has_pipe.first_q[61]_i_2__0\,
      I1 => \n_0_opt_has_pipe.first_q[61]_i_3__0\,
      I2 => \EXP_OP.OP/special_case\(1),
      I3 => \EXP_OP.OP/special_case\(0),
      I4 => aclken,
      I5 => \EXP_OP.OP/i_recombination/result_delay/i_pipe/first_q\(61),
      O => \EXP_OP.OP/i_recombination/p_0_in\(61)
    );
\opt_has_pipe.first_q[61]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000EEFE"
    )
    port map (
      I0 => \EXP_OP.OP/i_shift_to_fixed/OP_STATE_P1_REG/i_pipe/first_q\(1),
      I1 => \EXP_OP.OP/i_shift_to_fixed/ALIGN_SHIFT/MUX_LOOP[3].DEL_SHIFT/i_pipe/first_q\(62),
      I2 => \EXP_OP.OP/i_shift_to_fixed/p_0_in9_in\,
      I3 => \EXP_OP.OP/i_shift_to_fixed/SIGN_DEL/i_pipe/first_q\,
      I4 => \EXP_OP.OP/i_shift_to_fixed/OP_STATE_P1_REG/i_pipe/first_q\(0),
      O => \EXP_OP.OP/XFixTrunc\(108)
    );
\opt_has_pipe.first_q[61]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0003BBB800008888"
    )
    port map (
      I0 => \n_0_opt_has_pipe.first_q[62]_i_3\,
      I1 => s_axis_a_tdata(52),
      I2 => s_axis_a_tdata(54),
      I3 => s_axis_a_tdata(53),
      I4 => s_axis_a_tdata(55),
      I5 => \n_0_opt_has_pipe.first_q[61]_i_3\,
      O => \n_0_opt_has_pipe.first_q[61]_i_2\
    );
\opt_has_pipe.first_q[61]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000000000A2"
    )
    port map (
      I0 => \n_0_opt_has_pipe.first_q[0]_i_2__2\,
      I1 => \n_0_EXP_OP.OP/i_res_exp/fabric.use_unisims.gen_addsub[9].cyxor\,
      I2 => \n_0_opt_has_pipe.first_q[1]_i_3__0\,
      I3 => \EXP_OP.OP/special_case\(1),
      I4 => \EXP_OP.OP/input_is_underflow\,
      I5 => \EXP_OP.OP/input_is_overflow\,
      O => \n_0_opt_has_pipe.first_q[61]_i_2__0\
    );
\opt_has_pipe.first_q[61]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000B08000000000"
    )
    port map (
      I0 => s_axis_a_tdata(51),
      I1 => \EXP_OP.OP/i_shift_to_fixed/sel1\(0),
      I2 => \n_0_opt_has_pipe.first_q[66]_i_3\,
      I3 => s_axis_a_tdata(47),
      I4 => \EXP_OP.OP/i_shift_to_fixed/ALIGN_SHIFT/shifted_temp00\,
      I5 => \n_0_opt_has_pipe.first_q[66]_i_5\,
      O => \n_0_opt_has_pipe.first_q[61]_i_3\
    );
\opt_has_pipe.first_q[61]_i_3__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"DF55D555"
    )
    port map (
      I0 => aclken,
      I1 => \EXP_OP.OP/special_case\(0),
      I2 => \EXP_OP.OP/special_case\(1),
      I3 => \EXP_OP.OP/input_sign\,
      I4 => \EXP_OP.OP/input_is_overflow\,
      O => \n_0_opt_has_pipe.first_q[61]_i_3__0\
    );
\opt_has_pipe.first_q[62]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EB28"
    )
    port map (
      I0 => \n_0_opt_has_pipe.first_q[64]_i_2\,
      I1 => s_axis_a_tdata(52),
      I2 => s_axis_a_tdata(53),
      I3 => \n_0_opt_has_pipe.first_q[62]_i_2\,
      O => \n_0_opt_has_pipe.first_q[62]_i_1\
    );
\opt_has_pipe.first_q[62]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F4"
    )
    port map (
      I0 => aclken,
      I1 => \EXP_OP.OP/i_recombination/result_delay/i_pipe/first_q\(62),
      I2 => \n_0_opt_has_pipe.first_q[62]_i_2__0\,
      O => \EXP_OP.OP/i_recombination/p_0_in\(62)
    );
\opt_has_pipe.first_q[62]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000FFAE"
    )
    port map (
      I0 => \EXP_OP.OP/i_shift_to_fixed/ALIGN_SHIFT/MUX_LOOP[3].DEL_SHIFT/i_pipe/first_q\(63),
      I1 => \EXP_OP.OP/i_shift_to_fixed/p_0_in9_in\,
      I2 => \EXP_OP.OP/i_shift_to_fixed/SIGN_DEL/i_pipe/first_q\,
      I3 => \EXP_OP.OP/i_shift_to_fixed/OP_STATE_P1_REG/i_pipe/first_q\(1),
      I4 => \EXP_OP.OP/i_shift_to_fixed/OP_STATE_P1_REG/i_pipe/first_q\(0),
      O => \EXP_OP.OP/XFixTrunc__0\(109)
    );
\opt_has_pipe.first_q[62]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0003B3B000008080"
    )
    port map (
      I0 => \n_0_opt_has_pipe.first_q[63]_i_4\,
      I1 => s_axis_a_tdata(52),
      I2 => s_axis_a_tdata(54),
      I3 => s_axis_a_tdata(53),
      I4 => s_axis_a_tdata(55),
      I5 => \n_0_opt_has_pipe.first_q[62]_i_3\,
      O => \n_0_opt_has_pipe.first_q[62]_i_2\
    );
\opt_has_pipe.first_q[62]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F0F0F0C0C0C0E0"
    )
    port map (
      I0 => \EXP_OP.OP/input_is_overflow\,
      I1 => \n_0_opt_has_pipe.first_q[62]_i_3__0\,
      I2 => aclken,
      I3 => \EXP_OP.OP/input_sign\,
      I4 => \EXP_OP.OP/special_case\(1),
      I5 => \EXP_OP.OP/special_case\(0),
      O => \n_0_opt_has_pipe.first_q[62]_i_2__0\
    );
\opt_has_pipe.first_q[62]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00C80000"
    )
    port map (
      I0 => \EXP_OP.OP/i_shift_to_fixed/sel1\(0),
      I1 => \n_0_opt_has_pipe.first_q[66]_i_3\,
      I2 => s_axis_a_tdata(48),
      I3 => \EXP_OP.OP/i_shift_to_fixed/ALIGN_SHIFT/shifted_temp00\,
      I4 => \n_0_opt_has_pipe.first_q[66]_i_5\,
      O => \n_0_opt_has_pipe.first_q[62]_i_3\
    );
\opt_has_pipe.first_q[62]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0001000000010001"
    )
    port map (
      I0 => \n_0_opt_has_pipe.first_q[1]_i_2__1\,
      I1 => \n_0_opt_has_pipe.first_q[1]_i_3__0\,
      I2 => \EXP_OP.OP/special_case\(1),
      I3 => \EXP_OP.OP/input_is_underflow\,
      I4 => \n_0_EXP_OP.OP/i_res_exp/fabric.use_unisims.gen_addsub[10].cyxor\,
      I5 => \n_0_opt_has_pipe.first_q[0]_i_2__2\,
      O => \n_0_opt_has_pipe.first_q[62]_i_3__0\
    );
\opt_has_pipe.first_q[63]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EB28"
    )
    port map (
      I0 => \n_0_opt_has_pipe.first_q[63]_i_2\,
      I1 => s_axis_a_tdata(52),
      I2 => s_axis_a_tdata(53),
      I3 => \n_0_opt_has_pipe.first_q[63]_i_3\,
      O => \n_0_opt_has_pipe.first_q[63]_i_1\
    );
\opt_has_pipe.first_q[63]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000FFAE"
    )
    port map (
      I0 => \EXP_OP.OP/i_shift_to_fixed/ALIGN_SHIFT/MUX_LOOP[3].DEL_SHIFT/i_pipe/first_q\(64),
      I1 => \EXP_OP.OP/i_shift_to_fixed/p_0_in9_in\,
      I2 => \EXP_OP.OP/i_shift_to_fixed/SIGN_DEL/i_pipe/first_q\,
      I3 => \EXP_OP.OP/i_shift_to_fixed/OP_STATE_P1_REG/i_pipe/first_q\(1),
      I4 => \EXP_OP.OP/i_shift_to_fixed/OP_STATE_P1_REG/i_pipe/first_q\(0),
      O => \EXP_OP.OP/XFixTrunc__0\(110)
    );
\opt_has_pipe.first_q[63]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0B00083008000800"
    )
    port map (
      I0 => \n_0_opt_has_pipe.first_q[66]_i_2\,
      I1 => s_axis_a_tdata(52),
      I2 => s_axis_a_tdata(55),
      I3 => s_axis_a_tdata(54),
      I4 => s_axis_a_tdata(53),
      I5 => \n_0_opt_has_pipe.first_q[65]_i_2\,
      O => \n_0_opt_has_pipe.first_q[63]_i_2\
    );
\opt_has_pipe.first_q[63]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0B00083008000800"
    )
    port map (
      I0 => \n_0_opt_has_pipe.first_q[64]_i_3\,
      I1 => s_axis_a_tdata(52),
      I2 => s_axis_a_tdata(55),
      I3 => s_axis_a_tdata(54),
      I4 => s_axis_a_tdata(53),
      I5 => \n_0_opt_has_pipe.first_q[63]_i_4\,
      O => \n_0_opt_has_pipe.first_q[63]_i_3\
    );
\opt_has_pipe.first_q[63]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
    port map (
      I0 => \n_0_opt_has_pipe.first_q[66]_i_3\,
      I1 => s_axis_a_tdata(49),
      I2 => \EXP_OP.OP/i_shift_to_fixed/ALIGN_SHIFT/shifted_temp00\,
      I3 => \n_0_opt_has_pipe.first_q[66]_i_5\,
      O => \n_0_opt_has_pipe.first_q[63]_i_4\
    );
\opt_has_pipe.first_q[64]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF0800FF00080000"
    )
    port map (
      I0 => \n_0_opt_has_pipe.first_q[66]_i_2\,
      I1 => s_axis_a_tdata(54),
      I2 => s_axis_a_tdata(55),
      I3 => s_axis_a_tdata(52),
      I4 => s_axis_a_tdata(53),
      I5 => \n_0_opt_has_pipe.first_q[64]_i_2\,
      O => \n_0_opt_has_pipe.first_q[64]_i_1\
    );
\opt_has_pipe.first_q[64]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000FFAE"
    )
    port map (
      I0 => \EXP_OP.OP/i_shift_to_fixed/ALIGN_SHIFT/MUX_LOOP[3].DEL_SHIFT/i_pipe/first_q\(65),
      I1 => \EXP_OP.OP/i_shift_to_fixed/p_0_in9_in\,
      I2 => \EXP_OP.OP/i_shift_to_fixed/SIGN_DEL/i_pipe/first_q\,
      I3 => \EXP_OP.OP/i_shift_to_fixed/OP_STATE_P1_REG/i_pipe/first_q\(1),
      I4 => \EXP_OP.OP/i_shift_to_fixed/OP_STATE_P1_REG/i_pipe/first_q\(0),
      O => \EXP_OP.OP/XFixTrunc__0\(111)
    );
\opt_has_pipe.first_q[64]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0B00083008000800"
    )
    port map (
      I0 => \n_0_opt_has_pipe.first_q[65]_i_2\,
      I1 => s_axis_a_tdata(52),
      I2 => s_axis_a_tdata(55),
      I3 => s_axis_a_tdata(54),
      I4 => s_axis_a_tdata(53),
      I5 => \n_0_opt_has_pipe.first_q[64]_i_3\,
      O => \n_0_opt_has_pipe.first_q[64]_i_2\
    );
\opt_has_pipe.first_q[64]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
    port map (
      I0 => \n_0_opt_has_pipe.first_q[66]_i_3\,
      I1 => s_axis_a_tdata(50),
      I2 => \EXP_OP.OP/i_shift_to_fixed/ALIGN_SHIFT/shifted_temp00\,
      I3 => \n_0_opt_has_pipe.first_q[66]_i_5\,
      O => \n_0_opt_has_pipe.first_q[64]_i_3\
    );
\opt_has_pipe.first_q[65]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0C00000000002020"
    )
    port map (
      I0 => \n_0_opt_has_pipe.first_q[65]_i_2\,
      I1 => s_axis_a_tdata(54),
      I2 => s_axis_a_tdata(55),
      I3 => \n_0_opt_has_pipe.first_q[66]_i_2\,
      I4 => s_axis_a_tdata(53),
      I5 => s_axis_a_tdata(52),
      O => \n_0_opt_has_pipe.first_q[65]_i_1\
    );
\opt_has_pipe.first_q[65]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000FFAE"
    )
    port map (
      I0 => \EXP_OP.OP/i_shift_to_fixed/ALIGN_SHIFT/MUX_LOOP[3].DEL_SHIFT/i_pipe/first_q\(66),
      I1 => \EXP_OP.OP/i_shift_to_fixed/p_0_in9_in\,
      I2 => \EXP_OP.OP/i_shift_to_fixed/SIGN_DEL/i_pipe/first_q\,
      I3 => \EXP_OP.OP/i_shift_to_fixed/OP_STATE_P1_REG/i_pipe/first_q\(1),
      I4 => \EXP_OP.OP/i_shift_to_fixed/OP_STATE_P1_REG/i_pipe/first_q\(0),
      O => \EXP_OP.OP/XFixTrunc__0\(112)
    );
\opt_has_pipe.first_q[65]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
    port map (
      I0 => \n_0_opt_has_pipe.first_q[66]_i_3\,
      I1 => s_axis_a_tdata(51),
      I2 => \EXP_OP.OP/i_shift_to_fixed/ALIGN_SHIFT/shifted_temp00\,
      I3 => \n_0_opt_has_pipe.first_q[66]_i_5\,
      O => \n_0_opt_has_pipe.first_q[65]_i_2\
    );
\opt_has_pipe.first_q[66]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000020"
    )
    port map (
      I0 => s_axis_a_tdata(55),
      I1 => s_axis_a_tdata(54),
      I2 => \n_0_opt_has_pipe.first_q[66]_i_2\,
      I3 => s_axis_a_tdata(53),
      I4 => s_axis_a_tdata(52),
      O => \n_0_opt_has_pipe.first_q[66]_i_1\
    );
\opt_has_pipe.first_q[66]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
    port map (
      I0 => \n_0_opt_has_pipe.first_q[66]_i_3\,
      I1 => \EXP_OP.OP/i_shift_to_fixed/ALIGN_SHIFT/shifted_temp00\,
      I2 => \n_0_opt_has_pipe.first_q[66]_i_5\,
      O => \n_0_opt_has_pipe.first_q[66]_i_2\
    );
\opt_has_pipe.first_q[66]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAA99999995"
    )
    port map (
      I0 => s_axis_a_tdata(57),
      I1 => s_axis_a_tdata(55),
      I2 => s_axis_a_tdata(52),
      I3 => s_axis_a_tdata(53),
      I4 => s_axis_a_tdata(54),
      I5 => s_axis_a_tdata(56),
      O => \n_0_opt_has_pipe.first_q[66]_i_3\
    );
\opt_has_pipe.first_q[66]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5959595959595999"
    )
    port map (
      I0 => s_axis_a_tdata(58),
      I1 => \EXP_OP.OP/i_special_detect/range_underflow_detect/ADD_MANT_GEN[2].lut_op_reg\,
      I2 => s_axis_a_tdata(55),
      I3 => s_axis_a_tdata(52),
      I4 => s_axis_a_tdata(53),
      I5 => s_axis_a_tdata(54),
      O => \EXP_OP.OP/i_shift_to_fixed/ALIGN_SHIFT/shifted_temp00\
    );
\opt_has_pipe.first_q[66]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAA95555"
    )
    port map (
      I0 => s_axis_a_tdata(56),
      I1 => s_axis_a_tdata(54),
      I2 => s_axis_a_tdata(53),
      I3 => s_axis_a_tdata(52),
      I4 => s_axis_a_tdata(55),
      O => \n_0_opt_has_pipe.first_q[66]_i_5\
    );
\opt_has_pipe.first_q[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FCAF0CAFFCA00CA0"
    )
    port map (
      I0 => \n_0_opt_has_pipe.first_q[9]_i_2\,
      I1 => \n_0_opt_has_pipe.first_q[8]_i_2\,
      I2 => s_axis_a_tdata(52),
      I3 => s_axis_a_tdata(53),
      I4 => \n_0_opt_has_pipe.first_q[7]_i_2\,
      I5 => \n_0_opt_has_pipe.first_q[6]_i_2\,
      O => \n_0_opt_has_pipe.first_q[6]_i_1\
    );
\opt_has_pipe.first_q[6]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
    port map (
      I0 => \n_0_opt_has_pipe.first_q[50]_i_2__0\,
      I1 => \EXP_OP.OP/res_mant_at_recomb\(6),
      I2 => aclken,
      I3 => \EXP_OP.OP/i_recombination/result_delay/i_pipe/first_q\(6),
      O => \EXP_OP.OP/i_recombination/p_0_in\(6)
    );
\opt_has_pipe.first_q[6]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000FFAE"
    )
    port map (
      I0 => \EXP_OP.OP/i_shift_to_fixed/ALIGN_SHIFT/MUX_LOOP[3].DEL_SHIFT/i_pipe/first_q\(7),
      I1 => \EXP_OP.OP/i_shift_to_fixed/p_0_in9_in\,
      I2 => \EXP_OP.OP/i_shift_to_fixed/SIGN_DEL/i_pipe/first_q\,
      I3 => \EXP_OP.OP/i_shift_to_fixed/OP_STATE_P1_REG/i_pipe/first_q\(1),
      I4 => \EXP_OP.OP/i_shift_to_fixed/OP_STATE_P1_REG/i_pipe/first_q\(0),
      O => \n_0_opt_has_pipe.first_q[6]_i_1__1\
    );
\opt_has_pipe.first_q[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
    port map (
      I0 => \n_0_opt_has_pipe.first_q[10]_i_3\,
      I1 => \n_0_opt_has_pipe.first_q[6]_i_3\,
      I2 => \n_0_opt_has_pipe.first_q[58]_i_2__0\,
      I3 => \n_0_opt_has_pipe.first_q[18]_i_3\,
      I4 => \EXP_OP.OP/i_shift_to_fixed/sel1\(0),
      I5 => \n_0_opt_has_pipe.first_q[14]_i_3\,
      O => \n_0_opt_has_pipe.first_q[6]_i_2\
    );
\opt_has_pipe.first_q[6]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00A000A000CF00C0"
    )
    port map (
      I0 => s_axis_a_tdata(24),
      I1 => s_axis_a_tdata(40),
      I2 => \n_0_opt_has_pipe.first_q[0]_i_16\,
      I3 => \EXP_OP.OP/i_shift_to_fixed/ALIGN_SHIFT/shifted_temp00\,
      I4 => s_axis_a_tdata(8),
      I5 => \n_0_opt_has_pipe.first_q[66]_i_5\,
      O => \n_0_opt_has_pipe.first_q[6]_i_3\
    );
\opt_has_pipe.first_q[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FCAF0CAFFCA00CA0"
    )
    port map (
      I0 => \n_0_opt_has_pipe.first_q[10]_i_2\,
      I1 => \n_0_opt_has_pipe.first_q[9]_i_2\,
      I2 => s_axis_a_tdata(52),
      I3 => s_axis_a_tdata(53),
      I4 => \n_0_opt_has_pipe.first_q[8]_i_2\,
      I5 => \n_0_opt_has_pipe.first_q[7]_i_2\,
      O => \n_0_opt_has_pipe.first_q[7]_i_1\
    );
\opt_has_pipe.first_q[7]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
    port map (
      I0 => \n_0_opt_has_pipe.first_q[50]_i_2__0\,
      I1 => \EXP_OP.OP/res_mant_at_recomb\(7),
      I2 => aclken,
      I3 => \EXP_OP.OP/i_recombination/result_delay/i_pipe/first_q\(7),
      O => \EXP_OP.OP/i_recombination/p_0_in\(7)
    );
\opt_has_pipe.first_q[7]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000FFAE"
    )
    port map (
      I0 => \EXP_OP.OP/i_shift_to_fixed/ALIGN_SHIFT/MUX_LOOP[3].DEL_SHIFT/i_pipe/first_q\(8),
      I1 => \EXP_OP.OP/i_shift_to_fixed/p_0_in9_in\,
      I2 => \EXP_OP.OP/i_shift_to_fixed/SIGN_DEL/i_pipe/first_q\,
      I3 => \EXP_OP.OP/i_shift_to_fixed/OP_STATE_P1_REG/i_pipe/first_q\(1),
      I4 => \EXP_OP.OP/i_shift_to_fixed/OP_STATE_P1_REG/i_pipe/first_q\(0),
      O => \n_0_opt_has_pipe.first_q[7]_i_1__1\
    );
\opt_has_pipe.first_q[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
    port map (
      I0 => \n_0_opt_has_pipe.first_q[11]_i_3\,
      I1 => \n_0_opt_has_pipe.first_q[7]_i_3\,
      I2 => \n_0_opt_has_pipe.first_q[58]_i_2__0\,
      I3 => \n_0_opt_has_pipe.first_q[19]_i_3\,
      I4 => \EXP_OP.OP/i_shift_to_fixed/sel1\(0),
      I5 => \n_0_opt_has_pipe.first_q[15]_i_3\,
      O => \n_0_opt_has_pipe.first_q[7]_i_2\
    );
\opt_has_pipe.first_q[7]_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => \EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[2].bppDSP48[1].need_output_delay.output_delay/dout_i\(2),
      I1 => \EXP_OP.OP/g_Fr_other.i_calculate_Fr/pipe[2]\(7),
      O => \n_0_opt_has_pipe.first_q[7]_i_2__0\
    );
\opt_has_pipe.first_q[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00A000A000CF00C0"
    )
    port map (
      I0 => s_axis_a_tdata(25),
      I1 => s_axis_a_tdata(41),
      I2 => \n_0_opt_has_pipe.first_q[0]_i_16\,
      I3 => \EXP_OP.OP/i_shift_to_fixed/ALIGN_SHIFT/shifted_temp00\,
      I4 => s_axis_a_tdata(9),
      I5 => \n_0_opt_has_pipe.first_q[66]_i_5\,
      O => \n_0_opt_has_pipe.first_q[7]_i_3\
    );
\opt_has_pipe.first_q[7]_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => \EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[2].bppDSP48[1].need_output_delay.output_delay/dout_i\(1),
      I1 => \EXP_OP.OP/g_Fr_other.i_calculate_Fr/pipe[2]\(6),
      O => \n_0_opt_has_pipe.first_q[7]_i_3__0\
    );
\opt_has_pipe.first_q[7]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => \EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[2].bppDSP48[1].need_output_delay.output_delay/dout_i\(0),
      I1 => \EXP_OP.OP/g_Fr_other.i_calculate_Fr/pipe[2]\(5),
      O => \n_0_opt_has_pipe.first_q[7]_i_4\
    );
\opt_has_pipe.first_q[7]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => \EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[2].need_output_delay.output_delay/dout_i\(16),
      I1 => \EXP_OP.OP/g_Fr_other.i_calculate_Fr/pipe[2]\(4),
      O => \n_0_opt_has_pipe.first_q[7]_i_5\
    );
\opt_has_pipe.first_q[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FCAF0CAFFCA00CA0"
    )
    port map (
      I0 => \n_0_opt_has_pipe.first_q[11]_i_2\,
      I1 => \n_0_opt_has_pipe.first_q[10]_i_2\,
      I2 => s_axis_a_tdata(52),
      I3 => s_axis_a_tdata(53),
      I4 => \n_0_opt_has_pipe.first_q[9]_i_2\,
      I5 => \n_0_opt_has_pipe.first_q[8]_i_2\,
      O => \n_0_opt_has_pipe.first_q[8]_i_1\
    );
\opt_has_pipe.first_q[8]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
    port map (
      I0 => \n_0_opt_has_pipe.first_q[50]_i_2__0\,
      I1 => \EXP_OP.OP/res_mant_at_recomb\(8),
      I2 => aclken,
      I3 => \EXP_OP.OP/i_recombination/result_delay/i_pipe/first_q\(8),
      O => \EXP_OP.OP/i_recombination/p_0_in\(8)
    );
\opt_has_pipe.first_q[8]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000FFAE"
    )
    port map (
      I0 => \EXP_OP.OP/i_shift_to_fixed/ALIGN_SHIFT/MUX_LOOP[3].DEL_SHIFT/i_pipe/first_q\(9),
      I1 => \EXP_OP.OP/i_shift_to_fixed/p_0_in9_in\,
      I2 => \EXP_OP.OP/i_shift_to_fixed/SIGN_DEL/i_pipe/first_q\,
      I3 => \EXP_OP.OP/i_shift_to_fixed/OP_STATE_P1_REG/i_pipe/first_q\(1),
      I4 => \EXP_OP.OP/i_shift_to_fixed/OP_STATE_P1_REG/i_pipe/first_q\(0),
      O => \n_0_opt_has_pipe.first_q[8]_i_1__1\
    );
\opt_has_pipe.first_q[8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
    port map (
      I0 => \n_0_opt_has_pipe.first_q[12]_i_3\,
      I1 => \n_0_opt_has_pipe.first_q[8]_i_3\,
      I2 => \n_0_opt_has_pipe.first_q[58]_i_2__0\,
      I3 => \n_0_opt_has_pipe.first_q[20]_i_3\,
      I4 => \EXP_OP.OP/i_shift_to_fixed/sel1\(0),
      I5 => \n_0_opt_has_pipe.first_q[16]_i_3\,
      O => \n_0_opt_has_pipe.first_q[8]_i_2\
    );
\opt_has_pipe.first_q[8]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00A000A000CF00C0"
    )
    port map (
      I0 => s_axis_a_tdata(26),
      I1 => s_axis_a_tdata(42),
      I2 => \n_0_opt_has_pipe.first_q[0]_i_16\,
      I3 => \EXP_OP.OP/i_shift_to_fixed/ALIGN_SHIFT/shifted_temp00\,
      I4 => s_axis_a_tdata(10),
      I5 => \n_0_opt_has_pipe.first_q[66]_i_5\,
      O => \n_0_opt_has_pipe.first_q[8]_i_3\
    );
\opt_has_pipe.first_q[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FCAF0CAFFCA00CA0"
    )
    port map (
      I0 => \n_0_opt_has_pipe.first_q[12]_i_2\,
      I1 => \n_0_opt_has_pipe.first_q[11]_i_2\,
      I2 => s_axis_a_tdata(52),
      I3 => s_axis_a_tdata(53),
      I4 => \n_0_opt_has_pipe.first_q[10]_i_2\,
      I5 => \n_0_opt_has_pipe.first_q[9]_i_2\,
      O => \n_0_opt_has_pipe.first_q[9]_i_1\
    );
\opt_has_pipe.first_q[9]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
    port map (
      I0 => \n_0_opt_has_pipe.first_q[50]_i_2__0\,
      I1 => \EXP_OP.OP/res_mant_at_recomb\(9),
      I2 => aclken,
      I3 => \EXP_OP.OP/i_recombination/result_delay/i_pipe/first_q\(9),
      O => \EXP_OP.OP/i_recombination/p_0_in\(9)
    );
\opt_has_pipe.first_q[9]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000FFAE"
    )
    port map (
      I0 => \EXP_OP.OP/i_shift_to_fixed/ALIGN_SHIFT/MUX_LOOP[3].DEL_SHIFT/i_pipe/first_q\(10),
      I1 => \EXP_OP.OP/i_shift_to_fixed/p_0_in9_in\,
      I2 => \EXP_OP.OP/i_shift_to_fixed/SIGN_DEL/i_pipe/first_q\,
      I3 => \EXP_OP.OP/i_shift_to_fixed/OP_STATE_P1_REG/i_pipe/first_q\(1),
      I4 => \EXP_OP.OP/i_shift_to_fixed/OP_STATE_P1_REG/i_pipe/first_q\(0),
      O => \n_0_opt_has_pipe.first_q[9]_i_1__1\
    );
\opt_has_pipe.first_q[9]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
    port map (
      I0 => \n_0_opt_has_pipe.first_q[13]_i_3\,
      I1 => \n_0_opt_has_pipe.first_q[9]_i_3\,
      I2 => \n_0_opt_has_pipe.first_q[58]_i_2__0\,
      I3 => \n_0_opt_has_pipe.first_q[21]_i_3\,
      I4 => \EXP_OP.OP/i_shift_to_fixed/sel1\(0),
      I5 => \n_0_opt_has_pipe.first_q[17]_i_3\,
      O => \n_0_opt_has_pipe.first_q[9]_i_2\
    );
\opt_has_pipe.first_q[9]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00A000A000CF00C0"
    )
    port map (
      I0 => s_axis_a_tdata(27),
      I1 => s_axis_a_tdata(43),
      I2 => \n_0_opt_has_pipe.first_q[0]_i_16\,
      I3 => \EXP_OP.OP/i_shift_to_fixed/ALIGN_SHIFT/shifted_temp00\,
      I4 => s_axis_a_tdata(11),
      I5 => \n_0_opt_has_pipe.first_q[66]_i_5\,
      O => \n_0_opt_has_pipe.first_q[9]_i_3\
    );
\opt_has_pipe.first_q_reg[0]_i_2\: unisim.vcomponents.CARRY4
    port map (
      CI => \<const0>\,
      CO(3) => \NLW_opt_has_pipe.first_q_reg[0]_i_2_CO_UNCONNECTED\(3),
      CO(2) => \EXP_OP.OP/i_shift_to_fixed/align_underflow_p1\,
      CO(1) => \n_2_opt_has_pipe.first_q_reg[0]_i_2\,
      CO(0) => \n_3_opt_has_pipe.first_q_reg[0]_i_2\,
      CYINIT => \<const1>\,
      DI(3) => \<const0>\,
      DI(2) => \n_0_opt_has_pipe.first_q[0]_i_5\,
      DI(1) => \n_0_opt_has_pipe.first_q[0]_i_6\,
      DI(0) => \n_0_opt_has_pipe.first_q[0]_i_7\,
      O(3 downto 0) => \NLW_opt_has_pipe.first_q_reg[0]_i_2_O_UNCONNECTED\(3 downto 0),
      S(3) => \<const0>\,
      S(2) => \n_0_opt_has_pipe.first_q[0]_i_8\,
      S(1) => \n_0_opt_has_pipe.first_q[0]_i_9\,
      S(0) => \n_0_opt_has_pipe.first_q[0]_i_10\
    );
\opt_has_pipe.first_q_reg[11]_i_1\: unisim.vcomponents.CARRY4
    port map (
      CI => \n_0_opt_has_pipe.first_q_reg[7]_i_1\,
      CO(3) => \n_0_opt_has_pipe.first_q_reg[11]_i_1\,
      CO(2) => \n_1_opt_has_pipe.first_q_reg[11]_i_1\,
      CO(1) => \n_2_opt_has_pipe.first_q_reg[11]_i_1\,
      CO(0) => \n_3_opt_has_pipe.first_q_reg[11]_i_1\,
      CYINIT => \<const0>\,
      DI(3 downto 0) => \EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[2].bppDSP48[1].need_output_delay.output_delay/dout_i\(6 downto 3),
      O(3 downto 0) => \EXP_OP.OP/g_Fr_other.i_calculate_Fr/ARG\(11 downto 8),
      S(3) => \n_0_opt_has_pipe.first_q[11]_i_2__0\,
      S(2) => \n_0_opt_has_pipe.first_q[11]_i_3__0\,
      S(1) => \n_0_opt_has_pipe.first_q[11]_i_4\,
      S(0) => \n_0_opt_has_pipe.first_q[11]_i_5\
    );
\opt_has_pipe.first_q_reg[15]_i_1\: unisim.vcomponents.CARRY4
    port map (
      CI => \n_0_opt_has_pipe.first_q_reg[11]_i_1\,
      CO(3) => \n_0_opt_has_pipe.first_q_reg[15]_i_1\,
      CO(2) => \n_1_opt_has_pipe.first_q_reg[15]_i_1\,
      CO(1) => \n_2_opt_has_pipe.first_q_reg[15]_i_1\,
      CO(0) => \n_3_opt_has_pipe.first_q_reg[15]_i_1\,
      CYINIT => \<const0>\,
      DI(3 downto 0) => \EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[2].bppDSP48[1].need_output_delay.output_delay/dout_i\(10 downto 7),
      O(3 downto 0) => \EXP_OP.OP/g_Fr_other.i_calculate_Fr/ARG\(15 downto 12),
      S(3) => \n_0_opt_has_pipe.first_q[15]_i_2__0\,
      S(2) => \n_0_opt_has_pipe.first_q[15]_i_3__0\,
      S(1) => \n_0_opt_has_pipe.first_q[15]_i_4__0\,
      S(0) => \n_0_opt_has_pipe.first_q[15]_i_5\
    );
\opt_has_pipe.first_q_reg[19]_i_1\: unisim.vcomponents.CARRY4
    port map (
      CI => \n_0_opt_has_pipe.first_q_reg[15]_i_1\,
      CO(3) => \n_0_opt_has_pipe.first_q_reg[19]_i_1\,
      CO(2) => \n_1_opt_has_pipe.first_q_reg[19]_i_1\,
      CO(1) => \n_2_opt_has_pipe.first_q_reg[19]_i_1\,
      CO(0) => \n_3_opt_has_pipe.first_q_reg[19]_i_1\,
      CYINIT => \<const0>\,
      DI(3 downto 0) => \EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[2].bppDSP48[1].need_output_delay.output_delay/dout_i\(14 downto 11),
      O(3 downto 0) => \EXP_OP.OP/g_Fr_other.i_calculate_Fr/ARG\(19 downto 16),
      S(3) => \n_0_opt_has_pipe.first_q[19]_i_2__0\,
      S(2) => \n_0_opt_has_pipe.first_q[19]_i_3__0\,
      S(1) => \n_0_opt_has_pipe.first_q[19]_i_4\,
      S(0) => \n_0_opt_has_pipe.first_q[19]_i_5\
    );
\opt_has_pipe.first_q_reg[23]_i_1\: unisim.vcomponents.CARRY4
    port map (
      CI => \n_0_opt_has_pipe.first_q_reg[19]_i_1\,
      CO(3) => \n_0_opt_has_pipe.first_q_reg[23]_i_1\,
      CO(2) => \n_1_opt_has_pipe.first_q_reg[23]_i_1\,
      CO(1) => \n_2_opt_has_pipe.first_q_reg[23]_i_1\,
      CO(0) => \n_3_opt_has_pipe.first_q_reg[23]_i_1\,
      CYINIT => \<const0>\,
      DI(3 downto 2) => \EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[2].bppDSP48[2].need_output_delay.output_delay/dout_i\(1 downto 0),
      DI(1 downto 0) => \EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[2].bppDSP48[1].need_output_delay.output_delay/dout_i\(16 downto 15),
      O(3 downto 0) => \EXP_OP.OP/g_Fr_other.i_calculate_Fr/ARG\(23 downto 20),
      S(3) => \n_0_opt_has_pipe.first_q[23]_i_2__0\,
      S(2) => \n_0_opt_has_pipe.first_q[23]_i_3__0\,
      S(1) => \n_0_opt_has_pipe.first_q[23]_i_4\,
      S(0) => \n_0_opt_has_pipe.first_q[23]_i_5\
    );
\opt_has_pipe.first_q_reg[27]_i_1\: unisim.vcomponents.CARRY4
    port map (
      CI => \n_0_opt_has_pipe.first_q_reg[23]_i_1\,
      CO(3) => \n_0_opt_has_pipe.first_q_reg[27]_i_1\,
      CO(2) => \n_1_opt_has_pipe.first_q_reg[27]_i_1\,
      CO(1) => \n_2_opt_has_pipe.first_q_reg[27]_i_1\,
      CO(0) => \n_3_opt_has_pipe.first_q_reg[27]_i_1\,
      CYINIT => \<const0>\,
      DI(3 downto 0) => \EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[2].bppDSP48[2].need_output_delay.output_delay/dout_i\(5 downto 2),
      O(3 downto 0) => \EXP_OP.OP/g_Fr_other.i_calculate_Fr/ARG\(27 downto 24),
      S(3) => \n_0_opt_has_pipe.first_q[27]_i_2__0\,
      S(2) => \n_0_opt_has_pipe.first_q[27]_i_3__0\,
      S(1) => \n_0_opt_has_pipe.first_q[27]_i_4__0\,
      S(0) => \n_0_opt_has_pipe.first_q[27]_i_5\
    );
\opt_has_pipe.first_q_reg[31]_i_1\: unisim.vcomponents.CARRY4
    port map (
      CI => \n_0_opt_has_pipe.first_q_reg[27]_i_1\,
      CO(3) => \n_0_opt_has_pipe.first_q_reg[31]_i_1\,
      CO(2) => \n_1_opt_has_pipe.first_q_reg[31]_i_1\,
      CO(1) => \n_2_opt_has_pipe.first_q_reg[31]_i_1\,
      CO(0) => \n_3_opt_has_pipe.first_q_reg[31]_i_1\,
      CYINIT => \<const0>\,
      DI(3 downto 0) => \EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[2].bppDSP48[2].need_output_delay.output_delay/dout_i\(9 downto 6),
      O(3 downto 0) => \EXP_OP.OP/g_Fr_other.i_calculate_Fr/ARG\(31 downto 28),
      S(3) => \n_0_opt_has_pipe.first_q[31]_i_2__0\,
      S(2) => \n_0_opt_has_pipe.first_q[31]_i_3__0\,
      S(1) => \n_0_opt_has_pipe.first_q[31]_i_4\,
      S(0) => \n_0_opt_has_pipe.first_q[31]_i_5__0\
    );
\opt_has_pipe.first_q_reg[35]_i_1\: unisim.vcomponents.CARRY4
    port map (
      CI => \n_0_opt_has_pipe.first_q_reg[31]_i_1\,
      CO(3) => \n_0_opt_has_pipe.first_q_reg[35]_i_1\,
      CO(2) => \n_1_opt_has_pipe.first_q_reg[35]_i_1\,
      CO(1) => \n_2_opt_has_pipe.first_q_reg[35]_i_1\,
      CO(0) => \n_3_opt_has_pipe.first_q_reg[35]_i_1\,
      CYINIT => \<const0>\,
      DI(3 downto 0) => \EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[2].bppDSP48[2].need_output_delay.output_delay/dout_i\(13 downto 10),
      O(3 downto 0) => \EXP_OP.OP/g_Fr_other.i_calculate_Fr/ARG\(35 downto 32),
      S(3) => \n_0_opt_has_pipe.first_q[35]_i_2__0\,
      S(2) => \n_0_opt_has_pipe.first_q[35]_i_3\,
      S(1) => \n_0_opt_has_pipe.first_q[35]_i_4\,
      S(0) => \n_0_opt_has_pipe.first_q[35]_i_5\
    );
\opt_has_pipe.first_q_reg[39]_i_1\: unisim.vcomponents.CARRY4
    port map (
      CI => \n_0_opt_has_pipe.first_q_reg[35]_i_1\,
      CO(3) => \n_0_opt_has_pipe.first_q_reg[39]_i_1\,
      CO(2) => \n_1_opt_has_pipe.first_q_reg[39]_i_1\,
      CO(1) => \n_2_opt_has_pipe.first_q_reg[39]_i_1\,
      CO(0) => \n_3_opt_has_pipe.first_q_reg[39]_i_1\,
      CYINIT => \<const0>\,
      DI(3 downto 0) => \EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[2].bppDSP48[2].need_output_delay.output_delay/dout_i\(17 downto 14),
      O(3 downto 0) => \EXP_OP.OP/g_Fr_other.i_calculate_Fr/ARG\(39 downto 36),
      S(3) => \n_0_opt_has_pipe.first_q[39]_i_2__0\,
      S(2) => \n_0_opt_has_pipe.first_q[39]_i_3__0\,
      S(1) => \n_0_opt_has_pipe.first_q[39]_i_4\,
      S(0) => \n_0_opt_has_pipe.first_q[39]_i_5\
    );
\opt_has_pipe.first_q_reg[3]_i_1\: unisim.vcomponents.CARRY4
    port map (
      CI => \<const0>\,
      CO(3) => \n_0_opt_has_pipe.first_q_reg[3]_i_1\,
      CO(2) => \n_1_opt_has_pipe.first_q_reg[3]_i_1\,
      CO(1) => \n_2_opt_has_pipe.first_q_reg[3]_i_1\,
      CO(0) => \n_3_opt_has_pipe.first_q_reg[3]_i_1\,
      CYINIT => \<const0>\,
      DI(3 downto 0) => \EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[2].need_output_delay.output_delay/dout_i\(15 downto 12),
      O(3 downto 0) => \EXP_OP.OP/g_Fr_other.i_calculate_Fr/ARG\(3 downto 0),
      S(3) => \n_0_opt_has_pipe.first_q[3]_i_2__0\,
      S(2) => \n_0_opt_has_pipe.first_q[3]_i_3__0\,
      S(1) => \n_0_opt_has_pipe.first_q[3]_i_4\,
      S(0) => \n_0_opt_has_pipe.first_q[3]_i_5\
    );
\opt_has_pipe.first_q_reg[43]_i_1\: unisim.vcomponents.CARRY4
    port map (
      CI => \n_0_opt_has_pipe.first_q_reg[39]_i_1\,
      CO(3) => \n_0_opt_has_pipe.first_q_reg[43]_i_1\,
      CO(2) => \n_1_opt_has_pipe.first_q_reg[43]_i_1\,
      CO(1) => \n_2_opt_has_pipe.first_q_reg[43]_i_1\,
      CO(0) => \n_3_opt_has_pipe.first_q_reg[43]_i_1\,
      CYINIT => \<const0>\,
      DI(3 downto 0) => \EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[2].bppDSP48[2].need_output_delay.output_delay/dout_i\(21 downto 18),
      O(3 downto 0) => \EXP_OP.OP/g_Fr_other.i_calculate_Fr/ARG\(43 downto 40),
      S(3) => \n_0_opt_has_pipe.first_q[43]_i_2__0\,
      S(2) => \n_0_opt_has_pipe.first_q[43]_i_3__0\,
      S(1) => \n_0_opt_has_pipe.first_q[43]_i_4\,
      S(0) => \n_0_opt_has_pipe.first_q[43]_i_5\
    );
\opt_has_pipe.first_q_reg[47]_i_1\: unisim.vcomponents.CARRY4
    port map (
      CI => \n_0_opt_has_pipe.first_q_reg[43]_i_1\,
      CO(3) => \n_0_opt_has_pipe.first_q_reg[47]_i_1\,
      CO(2) => \n_1_opt_has_pipe.first_q_reg[47]_i_1\,
      CO(1) => \n_2_opt_has_pipe.first_q_reg[47]_i_1\,
      CO(0) => \n_3_opt_has_pipe.first_q_reg[47]_i_1\,
      CYINIT => \<const0>\,
      DI(3 downto 0) => \EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[2].bppDSP48[2].need_output_delay.output_delay/dout_i\(25 downto 22),
      O(3 downto 0) => \EXP_OP.OP/g_Fr_other.i_calculate_Fr/ARG\(47 downto 44),
      S(3) => \n_0_opt_has_pipe.first_q[47]_i_2__0\,
      S(2) => \n_0_opt_has_pipe.first_q[47]_i_3__0\,
      S(1) => \n_0_opt_has_pipe.first_q[47]_i_4\,
      S(0) => \n_0_opt_has_pipe.first_q[47]_i_5\
    );
\opt_has_pipe.first_q_reg[51]_i_1\: unisim.vcomponents.CARRY4
    port map (
      CI => \n_0_opt_has_pipe.first_q_reg[47]_i_1\,
      CO(3) => \n_0_opt_has_pipe.first_q_reg[51]_i_1\,
      CO(2) => \n_1_opt_has_pipe.first_q_reg[51]_i_1\,
      CO(1) => \n_2_opt_has_pipe.first_q_reg[51]_i_1\,
      CO(0) => \n_3_opt_has_pipe.first_q_reg[51]_i_1\,
      CYINIT => \<const0>\,
      DI(3) => \n_0_opt_has_pipe.first_q[51]_i_2__1\,
      DI(2 downto 0) => \EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[2].bppDSP48[2].need_output_delay.output_delay/dout_i\(28 downto 26),
      O(3 downto 0) => \EXP_OP.OP/g_Fr_other.i_calculate_Fr/ARG\(51 downto 48),
      S(3) => \n_0_opt_has_pipe.first_q[51]_i_3__1\,
      S(2) => \n_0_opt_has_pipe.first_q[51]_i_4\,
      S(1) => \n_0_opt_has_pipe.first_q[51]_i_5\,
      S(0) => \n_0_opt_has_pipe.first_q[51]_i_6\
    );
\opt_has_pipe.first_q_reg[55]_i_1\: unisim.vcomponents.CARRY4
    port map (
      CI => \n_0_opt_has_pipe.first_q_reg[51]_i_1\,
      CO(3) => \n_0_opt_has_pipe.first_q_reg[55]_i_1\,
      CO(2) => \n_1_opt_has_pipe.first_q_reg[55]_i_1\,
      CO(1) => \n_2_opt_has_pipe.first_q_reg[55]_i_1\,
      CO(0) => \n_3_opt_has_pipe.first_q_reg[55]_i_1\,
      CYINIT => \<const0>\,
      DI(3 downto 0) => \EXP_OP.OP/g_Fr_other.i_calculate_Fr/pipe[2]\(54 downto 51),
      O(3 downto 0) => \EXP_OP.OP/g_Fr_other.i_calculate_Fr/ARG\(55 downto 52),
      S(3) => \n_0_opt_has_pipe.first_q[55]_i_2__1\,
      S(2) => \n_0_opt_has_pipe.first_q[55]_i_3__0\,
      S(1) => \n_0_opt_has_pipe.first_q[55]_i_4\,
      S(0) => \n_0_opt_has_pipe.first_q[55]_i_5\
    );
\opt_has_pipe.first_q_reg[58]_i_1\: unisim.vcomponents.CARRY4
    port map (
      CI => \n_0_opt_has_pipe.first_q_reg[55]_i_1\,
      CO(3 downto 2) => \NLW_opt_has_pipe.first_q_reg[58]_i_1_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \n_2_opt_has_pipe.first_q_reg[58]_i_1\,
      CO(0) => \n_3_opt_has_pipe.first_q_reg[58]_i_1\,
      CYINIT => \<const0>\,
      DI(3) => \<const0>\,
      DI(2) => \<const0>\,
      DI(1 downto 0) => \EXP_OP.OP/g_Fr_other.i_calculate_Fr/pipe[2]\(56 downto 55),
      O(3) => \NLW_opt_has_pipe.first_q_reg[58]_i_1_O_UNCONNECTED\(3),
      O(2 downto 0) => \EXP_OP.OP/g_Fr_other.i_calculate_Fr/ARG\(58 downto 56),
      S(3) => \<const0>\,
      S(2) => \n_0_opt_has_pipe.first_q[58]_i_2__1\,
      S(1) => \n_0_opt_has_pipe.first_q[58]_i_3__0\,
      S(0) => \n_0_opt_has_pipe.first_q[58]_i_4__0\
    );
\opt_has_pipe.first_q_reg[7]_i_1\: unisim.vcomponents.CARRY4
    port map (
      CI => \n_0_opt_has_pipe.first_q_reg[3]_i_1\,
      CO(3) => \n_0_opt_has_pipe.first_q_reg[7]_i_1\,
      CO(2) => \n_1_opt_has_pipe.first_q_reg[7]_i_1\,
      CO(1) => \n_2_opt_has_pipe.first_q_reg[7]_i_1\,
      CO(0) => \n_3_opt_has_pipe.first_q_reg[7]_i_1\,
      CYINIT => \<const0>\,
      DI(3 downto 1) => \EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[2].bppDSP48[1].need_output_delay.output_delay/dout_i\(2 downto 0),
      DI(0) => \EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[2].need_output_delay.output_delay/dout_i\(16),
      O(3 downto 0) => \EXP_OP.OP/g_Fr_other.i_calculate_Fr/ARG\(7 downto 4),
      S(3) => \n_0_opt_has_pipe.first_q[7]_i_2__0\,
      S(2) => \n_0_opt_has_pipe.first_q[7]_i_3__0\,
      S(1) => \n_0_opt_has_pipe.first_q[7]_i_4\,
      S(0) => \n_0_opt_has_pipe.first_q[7]_i_5\
    );
\use_prim.iAdelx[0].iAdely[0].use_delay_line.Adelayi_0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \<const0>\,
      O => \EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.iAdelx[0].iAdely[0].use_delay_line.Adelay/dout_i\(17)
    );
\use_prim.iAdelx[0].iAdely[2].use_delay_line.Adelayi_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \<const0>\,
      O => \EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.iAdelx[0].iAdely[2].use_delay_line.Adelay/dout_i\(17)
    );
\use_prim.iAdelx[1].iAdely[0].use_delay_line.Adelayi_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \<const0>\,
      O => \EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.iAdelx[1].iAdely[0].use_delay_line.Adelay/dout_i\(17)
    );
\use_prim.iAdelx[1].iAdely[1].use_delay_line.Adelayi_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \<const0>\,
      O => \EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.iAdelx[1].iAdely[1].use_delay_line.Adelay/dout_i\(17)
    );
\use_prim.iAdelx[1].iAdely[2].use_delay_line.Adelayi_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \<const0>\,
      O => \EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.iAdelx[1].iAdely[2].use_delay_line.Adelay/dout_i\(17)
    );
\use_prim.iAdelx[2].iAdely[0].use_delay_line.Adelayi_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \<const0>\,
      O => \EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.iAdelx[2].iAdely[0].use_delay_line.Adelay/dout_i\(14)
    );
\use_prim.iAdelx[2].iAdely[1].use_delay_line.Adelayi_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \<const0>\,
      O => \EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.iAdelx[2].iAdely[1].use_delay_line.Adelay/dout_i\(14)
    );
\use_prim.iBdelx[0].iBdely[0].need_delay_line.Bdelayi_7\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \<const0>\,
      O => \EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.iBdelx[0].iBdely[0].need_delay_line.Bdelay/dout_i\(17)
    );
\use_prim.iBdelx[0].iBdely[1].need_delay_line.Bdelayi_8\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \<const0>\,
      O => \EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.iBdelx[0].iBdely[1].need_delay_line.Bdelay/dout_i\(17)
    );
\use_prim.iBdelx[0].iBdely[2].need_delay_line.Bdelayi_10\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \<const0>\,
      O => \EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.iBdelx[0].iBdely[2].need_delay_line.Bdelay/dout_i\(16)
    );
\use_prim.iBdelx[0].iBdely[2].need_delay_line.Bdelayi_11\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \<const0>\,
      O => \EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.iBdelx[0].iBdely[2].need_delay_line.Bdelay/dout_i\(15)
    );
\use_prim.iBdelx[0].iBdely[2].need_delay_line.Bdelayi_12\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \<const0>\,
      O => \EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.iBdelx[0].iBdely[2].need_delay_line.Bdelay/dout_i\(14)
    );
\use_prim.iBdelx[0].iBdely[2].need_delay_line.Bdelayi_9\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \<const0>\,
      O => \EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.iBdelx[0].iBdely[2].need_delay_line.Bdelay/dout_i\(17)
    );
\use_prim.iBdelx[1].iBdely[0].need_delay_line.Bdelayi_13\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \<const0>\,
      O => \EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.iBdelx[1].iBdely[0].need_delay_line.Bdelay/dout_i\(17)
    );
\use_prim.iBdelx[1].iBdely[1].need_delay_line.Bdelayi_14\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \<const0>\,
      O => \EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.iBdelx[1].iBdely[1].need_delay_line.Bdelay/dout_i\(17)
    );
\use_prim.iBdelx[2].iBdely[1].need_delay_line.Bdelayi_15\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \<const0>\,
      O => \EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.iBdelx[2].iBdely[1].need_delay_line.Bdelay/dout_i\(17)
    );
\use_prim.iBdelx[2].iBdely[2].need_delay_line.Bdelayi_16\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \<const0>\,
      O => \EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.iBdelx[2].iBdely[2].need_delay_line.Bdelay/dout_i\(14)
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity \vivado_activity_thread_ap_dexp_13_full_dspfloating_point_v7_0__parameterized0\ is
  port (
    aclk : in STD_LOGIC;
    aclken : in STD_LOGIC;
    aresetn : in STD_LOGIC;
    s_axis_a_tvalid : in STD_LOGIC;
    s_axis_a_tready : out STD_LOGIC;
    s_axis_a_tdata : in STD_LOGIC_VECTOR ( 63 downto 0 );
    s_axis_a_tuser : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_a_tlast : in STD_LOGIC;
    s_axis_b_tvalid : in STD_LOGIC;
    s_axis_b_tready : out STD_LOGIC;
    s_axis_b_tdata : in STD_LOGIC_VECTOR ( 63 downto 0 );
    s_axis_b_tuser : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_b_tlast : in STD_LOGIC;
    s_axis_c_tvalid : in STD_LOGIC;
    s_axis_c_tready : out STD_LOGIC;
    s_axis_c_tdata : in STD_LOGIC_VECTOR ( 63 downto 0 );
    s_axis_c_tuser : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_c_tlast : in STD_LOGIC;
    s_axis_operation_tvalid : in STD_LOGIC;
    s_axis_operation_tready : out STD_LOGIC;
    s_axis_operation_tdata : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axis_operation_tuser : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_operation_tlast : in STD_LOGIC;
    m_axis_result_tvalid : out STD_LOGIC;
    m_axis_result_tready : in STD_LOGIC;
    m_axis_result_tdata : out STD_LOGIC_VECTOR ( 63 downto 0 );
    m_axis_result_tuser : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axis_result_tlast : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vivado_activity_thread_ap_dexp_13_full_dspfloating_point_v7_0__parameterized0\ : entity is "floating_point_v7_0";
  attribute C_XDEVICEFAMILY : string;
  attribute C_XDEVICEFAMILY of \vivado_activity_thread_ap_dexp_13_full_dspfloating_point_v7_0__parameterized0\ : entity is "zynq";
  attribute C_HAS_ADD : integer;
  attribute C_HAS_ADD of \vivado_activity_thread_ap_dexp_13_full_dspfloating_point_v7_0__parameterized0\ : entity is 0;
  attribute C_HAS_SUBTRACT : integer;
  attribute C_HAS_SUBTRACT of \vivado_activity_thread_ap_dexp_13_full_dspfloating_point_v7_0__parameterized0\ : entity is 0;
  attribute C_HAS_MULTIPLY : integer;
  attribute C_HAS_MULTIPLY of \vivado_activity_thread_ap_dexp_13_full_dspfloating_point_v7_0__parameterized0\ : entity is 0;
  attribute C_HAS_DIVIDE : integer;
  attribute C_HAS_DIVIDE of \vivado_activity_thread_ap_dexp_13_full_dspfloating_point_v7_0__parameterized0\ : entity is 0;
  attribute C_HAS_SQRT : integer;
  attribute C_HAS_SQRT of \vivado_activity_thread_ap_dexp_13_full_dspfloating_point_v7_0__parameterized0\ : entity is 0;
  attribute C_HAS_COMPARE : integer;
  attribute C_HAS_COMPARE of \vivado_activity_thread_ap_dexp_13_full_dspfloating_point_v7_0__parameterized0\ : entity is 0;
  attribute C_HAS_FIX_TO_FLT : integer;
  attribute C_HAS_FIX_TO_FLT of \vivado_activity_thread_ap_dexp_13_full_dspfloating_point_v7_0__parameterized0\ : entity is 0;
  attribute C_HAS_FLT_TO_FIX : integer;
  attribute C_HAS_FLT_TO_FIX of \vivado_activity_thread_ap_dexp_13_full_dspfloating_point_v7_0__parameterized0\ : entity is 0;
  attribute C_HAS_FLT_TO_FLT : integer;
  attribute C_HAS_FLT_TO_FLT of \vivado_activity_thread_ap_dexp_13_full_dspfloating_point_v7_0__parameterized0\ : entity is 0;
  attribute C_HAS_RECIP : integer;
  attribute C_HAS_RECIP of \vivado_activity_thread_ap_dexp_13_full_dspfloating_point_v7_0__parameterized0\ : entity is 0;
  attribute C_HAS_RECIP_SQRT : integer;
  attribute C_HAS_RECIP_SQRT of \vivado_activity_thread_ap_dexp_13_full_dspfloating_point_v7_0__parameterized0\ : entity is 0;
  attribute C_HAS_ABSOLUTE : integer;
  attribute C_HAS_ABSOLUTE of \vivado_activity_thread_ap_dexp_13_full_dspfloating_point_v7_0__parameterized0\ : entity is 0;
  attribute C_HAS_LOGARITHM : integer;
  attribute C_HAS_LOGARITHM of \vivado_activity_thread_ap_dexp_13_full_dspfloating_point_v7_0__parameterized0\ : entity is 0;
  attribute C_HAS_EXPONENTIAL : integer;
  attribute C_HAS_EXPONENTIAL of \vivado_activity_thread_ap_dexp_13_full_dspfloating_point_v7_0__parameterized0\ : entity is 1;
  attribute C_HAS_FMA : integer;
  attribute C_HAS_FMA of \vivado_activity_thread_ap_dexp_13_full_dspfloating_point_v7_0__parameterized0\ : entity is 0;
  attribute C_HAS_FMS : integer;
  attribute C_HAS_FMS of \vivado_activity_thread_ap_dexp_13_full_dspfloating_point_v7_0__parameterized0\ : entity is 0;
  attribute C_HAS_ACCUMULATOR_A : integer;
  attribute C_HAS_ACCUMULATOR_A of \vivado_activity_thread_ap_dexp_13_full_dspfloating_point_v7_0__parameterized0\ : entity is 0;
  attribute C_HAS_ACCUMULATOR_S : integer;
  attribute C_HAS_ACCUMULATOR_S of \vivado_activity_thread_ap_dexp_13_full_dspfloating_point_v7_0__parameterized0\ : entity is 0;
  attribute C_A_WIDTH : integer;
  attribute C_A_WIDTH of \vivado_activity_thread_ap_dexp_13_full_dspfloating_point_v7_0__parameterized0\ : entity is 64;
  attribute C_A_FRACTION_WIDTH : integer;
  attribute C_A_FRACTION_WIDTH of \vivado_activity_thread_ap_dexp_13_full_dspfloating_point_v7_0__parameterized0\ : entity is 53;
  attribute C_B_WIDTH : integer;
  attribute C_B_WIDTH of \vivado_activity_thread_ap_dexp_13_full_dspfloating_point_v7_0__parameterized0\ : entity is 64;
  attribute C_B_FRACTION_WIDTH : integer;
  attribute C_B_FRACTION_WIDTH of \vivado_activity_thread_ap_dexp_13_full_dspfloating_point_v7_0__parameterized0\ : entity is 53;
  attribute C_C_WIDTH : integer;
  attribute C_C_WIDTH of \vivado_activity_thread_ap_dexp_13_full_dspfloating_point_v7_0__parameterized0\ : entity is 64;
  attribute C_C_FRACTION_WIDTH : integer;
  attribute C_C_FRACTION_WIDTH of \vivado_activity_thread_ap_dexp_13_full_dspfloating_point_v7_0__parameterized0\ : entity is 53;
  attribute C_RESULT_WIDTH : integer;
  attribute C_RESULT_WIDTH of \vivado_activity_thread_ap_dexp_13_full_dspfloating_point_v7_0__parameterized0\ : entity is 64;
  attribute C_RESULT_FRACTION_WIDTH : integer;
  attribute C_RESULT_FRACTION_WIDTH of \vivado_activity_thread_ap_dexp_13_full_dspfloating_point_v7_0__parameterized0\ : entity is 53;
  attribute C_COMPARE_OPERATION : integer;
  attribute C_COMPARE_OPERATION of \vivado_activity_thread_ap_dexp_13_full_dspfloating_point_v7_0__parameterized0\ : entity is 8;
  attribute C_LATENCY : integer;
  attribute C_LATENCY of \vivado_activity_thread_ap_dexp_13_full_dspfloating_point_v7_0__parameterized0\ : entity is 13;
  attribute C_OPTIMIZATION : integer;
  attribute C_OPTIMIZATION of \vivado_activity_thread_ap_dexp_13_full_dspfloating_point_v7_0__parameterized0\ : entity is 1;
  attribute C_MULT_USAGE : integer;
  attribute C_MULT_USAGE of \vivado_activity_thread_ap_dexp_13_full_dspfloating_point_v7_0__parameterized0\ : entity is 2;
  attribute C_BRAM_USAGE : integer;
  attribute C_BRAM_USAGE of \vivado_activity_thread_ap_dexp_13_full_dspfloating_point_v7_0__parameterized0\ : entity is 0;
  attribute C_RATE : integer;
  attribute C_RATE of \vivado_activity_thread_ap_dexp_13_full_dspfloating_point_v7_0__parameterized0\ : entity is 1;
  attribute C_ACCUM_INPUT_MSB : integer;
  attribute C_ACCUM_INPUT_MSB of \vivado_activity_thread_ap_dexp_13_full_dspfloating_point_v7_0__parameterized0\ : entity is 32;
  attribute C_ACCUM_MSB : integer;
  attribute C_ACCUM_MSB of \vivado_activity_thread_ap_dexp_13_full_dspfloating_point_v7_0__parameterized0\ : entity is 32;
  attribute C_ACCUM_LSB : integer;
  attribute C_ACCUM_LSB of \vivado_activity_thread_ap_dexp_13_full_dspfloating_point_v7_0__parameterized0\ : entity is -31;
  attribute C_HAS_UNDERFLOW : integer;
  attribute C_HAS_UNDERFLOW of \vivado_activity_thread_ap_dexp_13_full_dspfloating_point_v7_0__parameterized0\ : entity is 0;
  attribute C_HAS_OVERFLOW : integer;
  attribute C_HAS_OVERFLOW of \vivado_activity_thread_ap_dexp_13_full_dspfloating_point_v7_0__parameterized0\ : entity is 0;
  attribute C_HAS_INVALID_OP : integer;
  attribute C_HAS_INVALID_OP of \vivado_activity_thread_ap_dexp_13_full_dspfloating_point_v7_0__parameterized0\ : entity is 0;
  attribute C_HAS_DIVIDE_BY_ZERO : integer;
  attribute C_HAS_DIVIDE_BY_ZERO of \vivado_activity_thread_ap_dexp_13_full_dspfloating_point_v7_0__parameterized0\ : entity is 0;
  attribute C_HAS_ACCUM_OVERFLOW : integer;
  attribute C_HAS_ACCUM_OVERFLOW of \vivado_activity_thread_ap_dexp_13_full_dspfloating_point_v7_0__parameterized0\ : entity is 0;
  attribute C_HAS_ACCUM_INPUT_OVERFLOW : integer;
  attribute C_HAS_ACCUM_INPUT_OVERFLOW of \vivado_activity_thread_ap_dexp_13_full_dspfloating_point_v7_0__parameterized0\ : entity is 0;
  attribute C_HAS_ACLKEN : integer;
  attribute C_HAS_ACLKEN of \vivado_activity_thread_ap_dexp_13_full_dspfloating_point_v7_0__parameterized0\ : entity is 1;
  attribute C_HAS_ARESETN : integer;
  attribute C_HAS_ARESETN of \vivado_activity_thread_ap_dexp_13_full_dspfloating_point_v7_0__parameterized0\ : entity is 0;
  attribute C_THROTTLE_SCHEME : integer;
  attribute C_THROTTLE_SCHEME of \vivado_activity_thread_ap_dexp_13_full_dspfloating_point_v7_0__parameterized0\ : entity is 3;
  attribute C_HAS_A_TUSER : integer;
  attribute C_HAS_A_TUSER of \vivado_activity_thread_ap_dexp_13_full_dspfloating_point_v7_0__parameterized0\ : entity is 0;
  attribute C_HAS_A_TLAST : integer;
  attribute C_HAS_A_TLAST of \vivado_activity_thread_ap_dexp_13_full_dspfloating_point_v7_0__parameterized0\ : entity is 0;
  attribute C_HAS_B : integer;
  attribute C_HAS_B of \vivado_activity_thread_ap_dexp_13_full_dspfloating_point_v7_0__parameterized0\ : entity is 0;
  attribute C_HAS_B_TUSER : integer;
  attribute C_HAS_B_TUSER of \vivado_activity_thread_ap_dexp_13_full_dspfloating_point_v7_0__parameterized0\ : entity is 0;
  attribute C_HAS_B_TLAST : integer;
  attribute C_HAS_B_TLAST of \vivado_activity_thread_ap_dexp_13_full_dspfloating_point_v7_0__parameterized0\ : entity is 0;
  attribute C_HAS_C : integer;
  attribute C_HAS_C of \vivado_activity_thread_ap_dexp_13_full_dspfloating_point_v7_0__parameterized0\ : entity is 0;
  attribute C_HAS_C_TUSER : integer;
  attribute C_HAS_C_TUSER of \vivado_activity_thread_ap_dexp_13_full_dspfloating_point_v7_0__parameterized0\ : entity is 0;
  attribute C_HAS_C_TLAST : integer;
  attribute C_HAS_C_TLAST of \vivado_activity_thread_ap_dexp_13_full_dspfloating_point_v7_0__parameterized0\ : entity is 0;
  attribute C_HAS_OPERATION : integer;
  attribute C_HAS_OPERATION of \vivado_activity_thread_ap_dexp_13_full_dspfloating_point_v7_0__parameterized0\ : entity is 0;
  attribute C_HAS_OPERATION_TUSER : integer;
  attribute C_HAS_OPERATION_TUSER of \vivado_activity_thread_ap_dexp_13_full_dspfloating_point_v7_0__parameterized0\ : entity is 0;
  attribute C_HAS_OPERATION_TLAST : integer;
  attribute C_HAS_OPERATION_TLAST of \vivado_activity_thread_ap_dexp_13_full_dspfloating_point_v7_0__parameterized0\ : entity is 0;
  attribute C_HAS_RESULT_TUSER : integer;
  attribute C_HAS_RESULT_TUSER of \vivado_activity_thread_ap_dexp_13_full_dspfloating_point_v7_0__parameterized0\ : entity is 0;
  attribute C_HAS_RESULT_TLAST : integer;
  attribute C_HAS_RESULT_TLAST of \vivado_activity_thread_ap_dexp_13_full_dspfloating_point_v7_0__parameterized0\ : entity is 0;
  attribute C_TLAST_RESOLUTION : integer;
  attribute C_TLAST_RESOLUTION of \vivado_activity_thread_ap_dexp_13_full_dspfloating_point_v7_0__parameterized0\ : entity is 0;
  attribute C_A_TDATA_WIDTH : integer;
  attribute C_A_TDATA_WIDTH of \vivado_activity_thread_ap_dexp_13_full_dspfloating_point_v7_0__parameterized0\ : entity is 64;
  attribute C_A_TUSER_WIDTH : integer;
  attribute C_A_TUSER_WIDTH of \vivado_activity_thread_ap_dexp_13_full_dspfloating_point_v7_0__parameterized0\ : entity is 1;
  attribute C_B_TDATA_WIDTH : integer;
  attribute C_B_TDATA_WIDTH of \vivado_activity_thread_ap_dexp_13_full_dspfloating_point_v7_0__parameterized0\ : entity is 64;
  attribute C_B_TUSER_WIDTH : integer;
  attribute C_B_TUSER_WIDTH of \vivado_activity_thread_ap_dexp_13_full_dspfloating_point_v7_0__parameterized0\ : entity is 1;
  attribute C_C_TDATA_WIDTH : integer;
  attribute C_C_TDATA_WIDTH of \vivado_activity_thread_ap_dexp_13_full_dspfloating_point_v7_0__parameterized0\ : entity is 64;
  attribute C_C_TUSER_WIDTH : integer;
  attribute C_C_TUSER_WIDTH of \vivado_activity_thread_ap_dexp_13_full_dspfloating_point_v7_0__parameterized0\ : entity is 1;
  attribute C_OPERATION_TDATA_WIDTH : integer;
  attribute C_OPERATION_TDATA_WIDTH of \vivado_activity_thread_ap_dexp_13_full_dspfloating_point_v7_0__parameterized0\ : entity is 8;
  attribute C_OPERATION_TUSER_WIDTH : integer;
  attribute C_OPERATION_TUSER_WIDTH of \vivado_activity_thread_ap_dexp_13_full_dspfloating_point_v7_0__parameterized0\ : entity is 1;
  attribute C_RESULT_TDATA_WIDTH : integer;
  attribute C_RESULT_TDATA_WIDTH of \vivado_activity_thread_ap_dexp_13_full_dspfloating_point_v7_0__parameterized0\ : entity is 64;
  attribute C_RESULT_TUSER_WIDTH : integer;
  attribute C_RESULT_TUSER_WIDTH of \vivado_activity_thread_ap_dexp_13_full_dspfloating_point_v7_0__parameterized0\ : entity is 1;
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of \vivado_activity_thread_ap_dexp_13_full_dspfloating_point_v7_0__parameterized0\ : entity is "yes";
end \vivado_activity_thread_ap_dexp_13_full_dspfloating_point_v7_0__parameterized0\;

architecture STRUCTURE of \vivado_activity_thread_ap_dexp_13_full_dspfloating_point_v7_0__parameterized0\ is
  attribute C_ACCUM_INPUT_MSB of i_synth : label is 32;
  attribute C_ACCUM_LSB of i_synth : label is -31;
  attribute C_ACCUM_MSB of i_synth : label is 32;
  attribute C_A_FRACTION_WIDTH of i_synth : label is 53;
  attribute C_A_TDATA_WIDTH of i_synth : label is 64;
  attribute C_A_TUSER_WIDTH of i_synth : label is 1;
  attribute C_A_WIDTH of i_synth : label is 64;
  attribute C_BRAM_USAGE of i_synth : label is 0;
  attribute C_B_FRACTION_WIDTH of i_synth : label is 53;
  attribute C_B_TDATA_WIDTH of i_synth : label is 64;
  attribute C_B_TUSER_WIDTH of i_synth : label is 1;
  attribute C_B_WIDTH of i_synth : label is 64;
  attribute C_COMPARE_OPERATION of i_synth : label is 8;
  attribute C_C_FRACTION_WIDTH of i_synth : label is 53;
  attribute C_C_TDATA_WIDTH of i_synth : label is 64;
  attribute C_C_TUSER_WIDTH of i_synth : label is 1;
  attribute C_C_WIDTH of i_synth : label is 64;
  attribute C_HAS_ABSOLUTE of i_synth : label is 0;
  attribute C_HAS_ACCUMULATOR_A of i_synth : label is 0;
  attribute C_HAS_ACCUMULATOR_S of i_synth : label is 0;
  attribute C_HAS_ACCUM_INPUT_OVERFLOW of i_synth : label is 0;
  attribute C_HAS_ACCUM_OVERFLOW of i_synth : label is 0;
  attribute C_HAS_ACLKEN of i_synth : label is 1;
  attribute C_HAS_ADD of i_synth : label is 0;
  attribute C_HAS_ARESETN of i_synth : label is 0;
  attribute C_HAS_A_TLAST of i_synth : label is 0;
  attribute C_HAS_A_TUSER of i_synth : label is 0;
  attribute C_HAS_B of i_synth : label is 0;
  attribute C_HAS_B_TLAST of i_synth : label is 0;
  attribute C_HAS_B_TUSER of i_synth : label is 0;
  attribute C_HAS_C of i_synth : label is 0;
  attribute C_HAS_COMPARE of i_synth : label is 0;
  attribute C_HAS_C_TLAST of i_synth : label is 0;
  attribute C_HAS_C_TUSER of i_synth : label is 0;
  attribute C_HAS_DIVIDE of i_synth : label is 0;
  attribute C_HAS_DIVIDE_BY_ZERO of i_synth : label is 0;
  attribute C_HAS_EXPONENTIAL of i_synth : label is 1;
  attribute C_HAS_FIX_TO_FLT of i_synth : label is 0;
  attribute C_HAS_FLT_TO_FIX of i_synth : label is 0;
  attribute C_HAS_FLT_TO_FLT of i_synth : label is 0;
  attribute C_HAS_FMA of i_synth : label is 0;
  attribute C_HAS_FMS of i_synth : label is 0;
  attribute C_HAS_INVALID_OP of i_synth : label is 0;
  attribute C_HAS_LOGARITHM of i_synth : label is 0;
  attribute C_HAS_MULTIPLY of i_synth : label is 0;
  attribute C_HAS_OPERATION of i_synth : label is 0;
  attribute C_HAS_OPERATION_TLAST of i_synth : label is 0;
  attribute C_HAS_OPERATION_TUSER of i_synth : label is 0;
  attribute C_HAS_OVERFLOW of i_synth : label is 0;
  attribute C_HAS_RECIP of i_synth : label is 0;
  attribute C_HAS_RECIP_SQRT of i_synth : label is 0;
  attribute C_HAS_RESULT_TLAST of i_synth : label is 0;
  attribute C_HAS_RESULT_TUSER of i_synth : label is 0;
  attribute C_HAS_SQRT of i_synth : label is 0;
  attribute C_HAS_SUBTRACT of i_synth : label is 0;
  attribute C_HAS_UNDERFLOW of i_synth : label is 0;
  attribute C_LATENCY of i_synth : label is 13;
  attribute C_MULT_USAGE of i_synth : label is 2;
  attribute C_OPERATION_TDATA_WIDTH of i_synth : label is 8;
  attribute C_OPERATION_TUSER_WIDTH of i_synth : label is 1;
  attribute C_OPTIMIZATION of i_synth : label is 1;
  attribute C_RATE of i_synth : label is 1;
  attribute C_RESULT_FRACTION_WIDTH of i_synth : label is 53;
  attribute C_RESULT_TDATA_WIDTH of i_synth : label is 64;
  attribute C_RESULT_TUSER_WIDTH of i_synth : label is 1;
  attribute C_RESULT_WIDTH of i_synth : label is 64;
  attribute C_THROTTLE_SCHEME of i_synth : label is 3;
  attribute C_TLAST_RESOLUTION of i_synth : label is 0;
  attribute C_XDEVICEFAMILY of i_synth : label is "zynq";
  attribute downgradeipidentifiedwarnings of i_synth : label is "yes";
begin
i_synth: entity work.\vivado_activity_thread_ap_dexp_13_full_dspfloating_point_v7_0_viv__parameterized0\
    port map (
      aclk => aclk,
      aclken => aclken,
      aresetn => aresetn,
      m_axis_result_tdata(63 downto 0) => m_axis_result_tdata(63 downto 0),
      m_axis_result_tlast => m_axis_result_tlast,
      m_axis_result_tready => m_axis_result_tready,
      m_axis_result_tuser(0) => m_axis_result_tuser(0),
      m_axis_result_tvalid => m_axis_result_tvalid,
      s_axis_a_tdata(63 downto 0) => s_axis_a_tdata(63 downto 0),
      s_axis_a_tlast => s_axis_a_tlast,
      s_axis_a_tready => s_axis_a_tready,
      s_axis_a_tuser(0) => s_axis_a_tuser(0),
      s_axis_a_tvalid => s_axis_a_tvalid,
      s_axis_b_tdata(63 downto 0) => s_axis_b_tdata(63 downto 0),
      s_axis_b_tlast => s_axis_b_tlast,
      s_axis_b_tready => s_axis_b_tready,
      s_axis_b_tuser(0) => s_axis_b_tuser(0),
      s_axis_b_tvalid => s_axis_b_tvalid,
      s_axis_c_tdata(63 downto 0) => s_axis_c_tdata(63 downto 0),
      s_axis_c_tlast => s_axis_c_tlast,
      s_axis_c_tready => s_axis_c_tready,
      s_axis_c_tuser(0) => s_axis_c_tuser(0),
      s_axis_c_tvalid => s_axis_c_tvalid,
      s_axis_operation_tdata(7 downto 0) => s_axis_operation_tdata(7 downto 0),
      s_axis_operation_tlast => s_axis_operation_tlast,
      s_axis_operation_tready => s_axis_operation_tready,
      s_axis_operation_tuser(0) => s_axis_operation_tuser(0),
      s_axis_operation_tvalid => s_axis_operation_tvalid
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity vivado_activity_thread_ap_dexp_13_full_dsp is
  port (
    aclk : in STD_LOGIC;
    aclken : in STD_LOGIC;
    s_axis_a_tvalid : in STD_LOGIC;
    s_axis_a_tdata : in STD_LOGIC_VECTOR ( 63 downto 0 );
    m_axis_result_tvalid : out STD_LOGIC;
    m_axis_result_tdata : out STD_LOGIC_VECTOR ( 63 downto 0 )
  );
  attribute NotValidForBitStream : boolean;
  attribute NotValidForBitStream of vivado_activity_thread_ap_dexp_13_full_dsp : entity is true;
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of vivado_activity_thread_ap_dexp_13_full_dsp : entity is "yes";
  attribute x_core_info : string;
  attribute x_core_info of vivado_activity_thread_ap_dexp_13_full_dsp : entity is "floating_point_v7_0,Vivado 2013.4";
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of vivado_activity_thread_ap_dexp_13_full_dsp : entity is "vivado_activity_thread_ap_dexp_13_full_dsp,floating_point_v7_0,{}";
  attribute core_generation_info : string;
  attribute core_generation_info of vivado_activity_thread_ap_dexp_13_full_dsp : entity is "vivado_activity_thread_ap_dexp_13_full_dsp,floating_point_v7_0,{x_ipProduct=Vivado 2013.4,x_ipVendor=xilinx.com,x_ipLibrary=ip,x_ipName=floating_point,x_ipVersion=7.0,x_ipCoreRevision=3,x_ipLanguage=VHDL,C_XDEVICEFAMILY=zynq,C_HAS_ADD=0,C_HAS_SUBTRACT=0,C_HAS_MULTIPLY=0,C_HAS_DIVIDE=0,C_HAS_SQRT=0,C_HAS_COMPARE=0,C_HAS_FIX_TO_FLT=0,C_HAS_FLT_TO_FIX=0,C_HAS_FLT_TO_FLT=0,C_HAS_RECIP=0,C_HAS_RECIP_SQRT=0,C_HAS_ABSOLUTE=0,C_HAS_LOGARITHM=0,C_HAS_EXPONENTIAL=1,C_HAS_FMA=0,C_HAS_FMS=0,C_HAS_ACCUMULATOR_A=0,C_HAS_ACCUMULATOR_S=0,C_A_WIDTH=64,C_A_FRACTION_WIDTH=53,C_B_WIDTH=64,C_B_FRACTION_WIDTH=53,C_C_WIDTH=64,C_C_FRACTION_WIDTH=53,C_RESULT_WIDTH=64,C_RESULT_FRACTION_WIDTH=53,C_COMPARE_OPERATION=8,C_LATENCY=13,C_OPTIMIZATION=1,C_MULT_USAGE=2,C_BRAM_USAGE=0,C_RATE=1,C_ACCUM_INPUT_MSB=32,C_ACCUM_MSB=32,C_ACCUM_LSB=-31,C_HAS_UNDERFLOW=0,C_HAS_OVERFLOW=0,C_HAS_INVALID_OP=0,C_HAS_DIVIDE_BY_ZERO=0,C_HAS_ACCUM_OVERFLOW=0,C_HAS_ACCUM_INPUT_OVERFLOW=0,C_HAS_ACLKEN=1,C_HAS_ARESETN=0,C_THROTTLE_SCHEME=3,C_HAS_A_TUSER=0,C_HAS_A_TLAST=0,C_HAS_B=0,C_HAS_B_TUSER=0,C_HAS_B_TLAST=0,C_HAS_C=0,C_HAS_C_TUSER=0,C_HAS_C_TLAST=0,C_HAS_OPERATION=0,C_HAS_OPERATION_TUSER=0,C_HAS_OPERATION_TLAST=0,C_HAS_RESULT_TUSER=0,C_HAS_RESULT_TLAST=0,C_TLAST_RESOLUTION=0,C_A_TDATA_WIDTH=64,C_A_TUSER_WIDTH=1,C_B_TDATA_WIDTH=64,C_B_TUSER_WIDTH=1,C_C_TDATA_WIDTH=64,C_C_TUSER_WIDTH=1,C_OPERATION_TDATA_WIDTH=8,C_OPERATION_TUSER_WIDTH=1,C_RESULT_TDATA_WIDTH=64,C_RESULT_TUSER_WIDTH=1}";
end vivado_activity_thread_ap_dexp_13_full_dsp;

architecture STRUCTURE of vivado_activity_thread_ap_dexp_13_full_dsp is
  signal \<const0>\ : STD_LOGIC;
  signal \<const1>\ : STD_LOGIC;
  signal NLW_U0_m_axis_result_tlast_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axis_a_tready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axis_b_tready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axis_c_tready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axis_operation_tready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axis_result_tuser_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  attribute C_ACCUM_INPUT_MSB : integer;
  attribute C_ACCUM_INPUT_MSB of U0 : label is 32;
  attribute C_ACCUM_LSB : integer;
  attribute C_ACCUM_LSB of U0 : label is -31;
  attribute C_ACCUM_MSB : integer;
  attribute C_ACCUM_MSB of U0 : label is 32;
  attribute C_A_FRACTION_WIDTH : integer;
  attribute C_A_FRACTION_WIDTH of U0 : label is 53;
  attribute C_A_TDATA_WIDTH : integer;
  attribute C_A_TDATA_WIDTH of U0 : label is 64;
  attribute C_A_TUSER_WIDTH : integer;
  attribute C_A_TUSER_WIDTH of U0 : label is 1;
  attribute C_A_WIDTH : integer;
  attribute C_A_WIDTH of U0 : label is 64;
  attribute C_BRAM_USAGE : integer;
  attribute C_BRAM_USAGE of U0 : label is 0;
  attribute C_B_FRACTION_WIDTH : integer;
  attribute C_B_FRACTION_WIDTH of U0 : label is 53;
  attribute C_B_TDATA_WIDTH : integer;
  attribute C_B_TDATA_WIDTH of U0 : label is 64;
  attribute C_B_TUSER_WIDTH : integer;
  attribute C_B_TUSER_WIDTH of U0 : label is 1;
  attribute C_B_WIDTH : integer;
  attribute C_B_WIDTH of U0 : label is 64;
  attribute C_COMPARE_OPERATION : integer;
  attribute C_COMPARE_OPERATION of U0 : label is 8;
  attribute C_C_FRACTION_WIDTH : integer;
  attribute C_C_FRACTION_WIDTH of U0 : label is 53;
  attribute C_C_TDATA_WIDTH : integer;
  attribute C_C_TDATA_WIDTH of U0 : label is 64;
  attribute C_C_TUSER_WIDTH : integer;
  attribute C_C_TUSER_WIDTH of U0 : label is 1;
  attribute C_C_WIDTH : integer;
  attribute C_C_WIDTH of U0 : label is 64;
  attribute C_HAS_ABSOLUTE : integer;
  attribute C_HAS_ABSOLUTE of U0 : label is 0;
  attribute C_HAS_ACCUMULATOR_A : integer;
  attribute C_HAS_ACCUMULATOR_A of U0 : label is 0;
  attribute C_HAS_ACCUMULATOR_S : integer;
  attribute C_HAS_ACCUMULATOR_S of U0 : label is 0;
  attribute C_HAS_ACCUM_INPUT_OVERFLOW : integer;
  attribute C_HAS_ACCUM_INPUT_OVERFLOW of U0 : label is 0;
  attribute C_HAS_ACCUM_OVERFLOW : integer;
  attribute C_HAS_ACCUM_OVERFLOW of U0 : label is 0;
  attribute C_HAS_ACLKEN : integer;
  attribute C_HAS_ACLKEN of U0 : label is 1;
  attribute C_HAS_ADD : integer;
  attribute C_HAS_ADD of U0 : label is 0;
  attribute C_HAS_ARESETN : integer;
  attribute C_HAS_ARESETN of U0 : label is 0;
  attribute C_HAS_A_TLAST : integer;
  attribute C_HAS_A_TLAST of U0 : label is 0;
  attribute C_HAS_A_TUSER : integer;
  attribute C_HAS_A_TUSER of U0 : label is 0;
  attribute C_HAS_B : integer;
  attribute C_HAS_B of U0 : label is 0;
  attribute C_HAS_B_TLAST : integer;
  attribute C_HAS_B_TLAST of U0 : label is 0;
  attribute C_HAS_B_TUSER : integer;
  attribute C_HAS_B_TUSER of U0 : label is 0;
  attribute C_HAS_C : integer;
  attribute C_HAS_C of U0 : label is 0;
  attribute C_HAS_COMPARE : integer;
  attribute C_HAS_COMPARE of U0 : label is 0;
  attribute C_HAS_C_TLAST : integer;
  attribute C_HAS_C_TLAST of U0 : label is 0;
  attribute C_HAS_C_TUSER : integer;
  attribute C_HAS_C_TUSER of U0 : label is 0;
  attribute C_HAS_DIVIDE : integer;
  attribute C_HAS_DIVIDE of U0 : label is 0;
  attribute C_HAS_DIVIDE_BY_ZERO : integer;
  attribute C_HAS_DIVIDE_BY_ZERO of U0 : label is 0;
  attribute C_HAS_EXPONENTIAL : integer;
  attribute C_HAS_EXPONENTIAL of U0 : label is 1;
  attribute C_HAS_FIX_TO_FLT : integer;
  attribute C_HAS_FIX_TO_FLT of U0 : label is 0;
  attribute C_HAS_FLT_TO_FIX : integer;
  attribute C_HAS_FLT_TO_FIX of U0 : label is 0;
  attribute C_HAS_FLT_TO_FLT : integer;
  attribute C_HAS_FLT_TO_FLT of U0 : label is 0;
  attribute C_HAS_FMA : integer;
  attribute C_HAS_FMA of U0 : label is 0;
  attribute C_HAS_FMS : integer;
  attribute C_HAS_FMS of U0 : label is 0;
  attribute C_HAS_INVALID_OP : integer;
  attribute C_HAS_INVALID_OP of U0 : label is 0;
  attribute C_HAS_LOGARITHM : integer;
  attribute C_HAS_LOGARITHM of U0 : label is 0;
  attribute C_HAS_MULTIPLY : integer;
  attribute C_HAS_MULTIPLY of U0 : label is 0;
  attribute C_HAS_OPERATION : integer;
  attribute C_HAS_OPERATION of U0 : label is 0;
  attribute C_HAS_OPERATION_TLAST : integer;
  attribute C_HAS_OPERATION_TLAST of U0 : label is 0;
  attribute C_HAS_OPERATION_TUSER : integer;
  attribute C_HAS_OPERATION_TUSER of U0 : label is 0;
  attribute C_HAS_OVERFLOW : integer;
  attribute C_HAS_OVERFLOW of U0 : label is 0;
  attribute C_HAS_RECIP : integer;
  attribute C_HAS_RECIP of U0 : label is 0;
  attribute C_HAS_RECIP_SQRT : integer;
  attribute C_HAS_RECIP_SQRT of U0 : label is 0;
  attribute C_HAS_RESULT_TLAST : integer;
  attribute C_HAS_RESULT_TLAST of U0 : label is 0;
  attribute C_HAS_RESULT_TUSER : integer;
  attribute C_HAS_RESULT_TUSER of U0 : label is 0;
  attribute C_HAS_SQRT : integer;
  attribute C_HAS_SQRT of U0 : label is 0;
  attribute C_HAS_SUBTRACT : integer;
  attribute C_HAS_SUBTRACT of U0 : label is 0;
  attribute C_HAS_UNDERFLOW : integer;
  attribute C_HAS_UNDERFLOW of U0 : label is 0;
  attribute C_LATENCY : integer;
  attribute C_LATENCY of U0 : label is 13;
  attribute C_MULT_USAGE : integer;
  attribute C_MULT_USAGE of U0 : label is 2;
  attribute C_OPERATION_TDATA_WIDTH : integer;
  attribute C_OPERATION_TDATA_WIDTH of U0 : label is 8;
  attribute C_OPERATION_TUSER_WIDTH : integer;
  attribute C_OPERATION_TUSER_WIDTH of U0 : label is 1;
  attribute C_OPTIMIZATION : integer;
  attribute C_OPTIMIZATION of U0 : label is 1;
  attribute C_RATE : integer;
  attribute C_RATE of U0 : label is 1;
  attribute C_RESULT_FRACTION_WIDTH : integer;
  attribute C_RESULT_FRACTION_WIDTH of U0 : label is 53;
  attribute C_RESULT_TDATA_WIDTH : integer;
  attribute C_RESULT_TDATA_WIDTH of U0 : label is 64;
  attribute C_RESULT_TUSER_WIDTH : integer;
  attribute C_RESULT_TUSER_WIDTH of U0 : label is 1;
  attribute C_RESULT_WIDTH : integer;
  attribute C_RESULT_WIDTH of U0 : label is 64;
  attribute C_THROTTLE_SCHEME : integer;
  attribute C_THROTTLE_SCHEME of U0 : label is 3;
  attribute C_TLAST_RESOLUTION : integer;
  attribute C_TLAST_RESOLUTION of U0 : label is 0;
  attribute C_XDEVICEFAMILY : string;
  attribute C_XDEVICEFAMILY of U0 : label is "zynq";
  attribute DONT_TOUCH : boolean;
  attribute DONT_TOUCH of U0 : label is true;
  attribute downgradeipidentifiedwarnings of U0 : label is "yes";
begin
GND: unisim.vcomponents.GND
    port map (
      G => \<const0>\
    );
U0: entity work.\vivado_activity_thread_ap_dexp_13_full_dspfloating_point_v7_0__parameterized0\
    port map (
      aclk => aclk,
      aclken => aclken,
      aresetn => \<const1>\,
      m_axis_result_tdata(63 downto 0) => m_axis_result_tdata(63 downto 0),
      m_axis_result_tlast => NLW_U0_m_axis_result_tlast_UNCONNECTED,
      m_axis_result_tready => \<const0>\,
      m_axis_result_tuser(0) => NLW_U0_m_axis_result_tuser_UNCONNECTED(0),
      m_axis_result_tvalid => m_axis_result_tvalid,
      s_axis_a_tdata(63 downto 0) => s_axis_a_tdata(63 downto 0),
      s_axis_a_tlast => \<const0>\,
      s_axis_a_tready => NLW_U0_s_axis_a_tready_UNCONNECTED,
      s_axis_a_tuser(0) => \<const0>\,
      s_axis_a_tvalid => s_axis_a_tvalid,
      s_axis_b_tdata(63) => \<const0>\,
      s_axis_b_tdata(62) => \<const0>\,
      s_axis_b_tdata(61) => \<const0>\,
      s_axis_b_tdata(60) => \<const0>\,
      s_axis_b_tdata(59) => \<const0>\,
      s_axis_b_tdata(58) => \<const0>\,
      s_axis_b_tdata(57) => \<const0>\,
      s_axis_b_tdata(56) => \<const0>\,
      s_axis_b_tdata(55) => \<const0>\,
      s_axis_b_tdata(54) => \<const0>\,
      s_axis_b_tdata(53) => \<const0>\,
      s_axis_b_tdata(52) => \<const0>\,
      s_axis_b_tdata(51) => \<const0>\,
      s_axis_b_tdata(50) => \<const0>\,
      s_axis_b_tdata(49) => \<const0>\,
      s_axis_b_tdata(48) => \<const0>\,
      s_axis_b_tdata(47) => \<const0>\,
      s_axis_b_tdata(46) => \<const0>\,
      s_axis_b_tdata(45) => \<const0>\,
      s_axis_b_tdata(44) => \<const0>\,
      s_axis_b_tdata(43) => \<const0>\,
      s_axis_b_tdata(42) => \<const0>\,
      s_axis_b_tdata(41) => \<const0>\,
      s_axis_b_tdata(40) => \<const0>\,
      s_axis_b_tdata(39) => \<const0>\,
      s_axis_b_tdata(38) => \<const0>\,
      s_axis_b_tdata(37) => \<const0>\,
      s_axis_b_tdata(36) => \<const0>\,
      s_axis_b_tdata(35) => \<const0>\,
      s_axis_b_tdata(34) => \<const0>\,
      s_axis_b_tdata(33) => \<const0>\,
      s_axis_b_tdata(32) => \<const0>\,
      s_axis_b_tdata(31) => \<const0>\,
      s_axis_b_tdata(30) => \<const0>\,
      s_axis_b_tdata(29) => \<const0>\,
      s_axis_b_tdata(28) => \<const0>\,
      s_axis_b_tdata(27) => \<const0>\,
      s_axis_b_tdata(26) => \<const0>\,
      s_axis_b_tdata(25) => \<const0>\,
      s_axis_b_tdata(24) => \<const0>\,
      s_axis_b_tdata(23) => \<const0>\,
      s_axis_b_tdata(22) => \<const0>\,
      s_axis_b_tdata(21) => \<const0>\,
      s_axis_b_tdata(20) => \<const0>\,
      s_axis_b_tdata(19) => \<const0>\,
      s_axis_b_tdata(18) => \<const0>\,
      s_axis_b_tdata(17) => \<const0>\,
      s_axis_b_tdata(16) => \<const0>\,
      s_axis_b_tdata(15) => \<const0>\,
      s_axis_b_tdata(14) => \<const0>\,
      s_axis_b_tdata(13) => \<const0>\,
      s_axis_b_tdata(12) => \<const0>\,
      s_axis_b_tdata(11) => \<const0>\,
      s_axis_b_tdata(10) => \<const0>\,
      s_axis_b_tdata(9) => \<const0>\,
      s_axis_b_tdata(8) => \<const0>\,
      s_axis_b_tdata(7) => \<const0>\,
      s_axis_b_tdata(6) => \<const0>\,
      s_axis_b_tdata(5) => \<const0>\,
      s_axis_b_tdata(4) => \<const0>\,
      s_axis_b_tdata(3) => \<const0>\,
      s_axis_b_tdata(2) => \<const0>\,
      s_axis_b_tdata(1) => \<const0>\,
      s_axis_b_tdata(0) => \<const0>\,
      s_axis_b_tlast => \<const0>\,
      s_axis_b_tready => NLW_U0_s_axis_b_tready_UNCONNECTED,
      s_axis_b_tuser(0) => \<const0>\,
      s_axis_b_tvalid => \<const0>\,
      s_axis_c_tdata(63) => \<const0>\,
      s_axis_c_tdata(62) => \<const0>\,
      s_axis_c_tdata(61) => \<const0>\,
      s_axis_c_tdata(60) => \<const0>\,
      s_axis_c_tdata(59) => \<const0>\,
      s_axis_c_tdata(58) => \<const0>\,
      s_axis_c_tdata(57) => \<const0>\,
      s_axis_c_tdata(56) => \<const0>\,
      s_axis_c_tdata(55) => \<const0>\,
      s_axis_c_tdata(54) => \<const0>\,
      s_axis_c_tdata(53) => \<const0>\,
      s_axis_c_tdata(52) => \<const0>\,
      s_axis_c_tdata(51) => \<const0>\,
      s_axis_c_tdata(50) => \<const0>\,
      s_axis_c_tdata(49) => \<const0>\,
      s_axis_c_tdata(48) => \<const0>\,
      s_axis_c_tdata(47) => \<const0>\,
      s_axis_c_tdata(46) => \<const0>\,
      s_axis_c_tdata(45) => \<const0>\,
      s_axis_c_tdata(44) => \<const0>\,
      s_axis_c_tdata(43) => \<const0>\,
      s_axis_c_tdata(42) => \<const0>\,
      s_axis_c_tdata(41) => \<const0>\,
      s_axis_c_tdata(40) => \<const0>\,
      s_axis_c_tdata(39) => \<const0>\,
      s_axis_c_tdata(38) => \<const0>\,
      s_axis_c_tdata(37) => \<const0>\,
      s_axis_c_tdata(36) => \<const0>\,
      s_axis_c_tdata(35) => \<const0>\,
      s_axis_c_tdata(34) => \<const0>\,
      s_axis_c_tdata(33) => \<const0>\,
      s_axis_c_tdata(32) => \<const0>\,
      s_axis_c_tdata(31) => \<const0>\,
      s_axis_c_tdata(30) => \<const0>\,
      s_axis_c_tdata(29) => \<const0>\,
      s_axis_c_tdata(28) => \<const0>\,
      s_axis_c_tdata(27) => \<const0>\,
      s_axis_c_tdata(26) => \<const0>\,
      s_axis_c_tdata(25) => \<const0>\,
      s_axis_c_tdata(24) => \<const0>\,
      s_axis_c_tdata(23) => \<const0>\,
      s_axis_c_tdata(22) => \<const0>\,
      s_axis_c_tdata(21) => \<const0>\,
      s_axis_c_tdata(20) => \<const0>\,
      s_axis_c_tdata(19) => \<const0>\,
      s_axis_c_tdata(18) => \<const0>\,
      s_axis_c_tdata(17) => \<const0>\,
      s_axis_c_tdata(16) => \<const0>\,
      s_axis_c_tdata(15) => \<const0>\,
      s_axis_c_tdata(14) => \<const0>\,
      s_axis_c_tdata(13) => \<const0>\,
      s_axis_c_tdata(12) => \<const0>\,
      s_axis_c_tdata(11) => \<const0>\,
      s_axis_c_tdata(10) => \<const0>\,
      s_axis_c_tdata(9) => \<const0>\,
      s_axis_c_tdata(8) => \<const0>\,
      s_axis_c_tdata(7) => \<const0>\,
      s_axis_c_tdata(6) => \<const0>\,
      s_axis_c_tdata(5) => \<const0>\,
      s_axis_c_tdata(4) => \<const0>\,
      s_axis_c_tdata(3) => \<const0>\,
      s_axis_c_tdata(2) => \<const0>\,
      s_axis_c_tdata(1) => \<const0>\,
      s_axis_c_tdata(0) => \<const0>\,
      s_axis_c_tlast => \<const0>\,
      s_axis_c_tready => NLW_U0_s_axis_c_tready_UNCONNECTED,
      s_axis_c_tuser(0) => \<const0>\,
      s_axis_c_tvalid => \<const0>\,
      s_axis_operation_tdata(7) => \<const0>\,
      s_axis_operation_tdata(6) => \<const0>\,
      s_axis_operation_tdata(5) => \<const0>\,
      s_axis_operation_tdata(4) => \<const0>\,
      s_axis_operation_tdata(3) => \<const0>\,
      s_axis_operation_tdata(2) => \<const0>\,
      s_axis_operation_tdata(1) => \<const0>\,
      s_axis_operation_tdata(0) => \<const0>\,
      s_axis_operation_tlast => \<const0>\,
      s_axis_operation_tready => NLW_U0_s_axis_operation_tready_UNCONNECTED,
      s_axis_operation_tuser(0) => \<const0>\,
      s_axis_operation_tvalid => \<const0>\
    );
VCC: unisim.vcomponents.VCC
    port map (
      P => \<const1>\
    );
end STRUCTURE;
