
==========================================================================
06_cve2_register_file_ff.drt check_setup
--------------------------------------------------------------------------
1

==========================================================================
06_cve2_register_file_ff.drt report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
06_cve2_register_file_ff.drt report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
06_cve2_register_file_ff.drt report_worst_slack
--------------------------------------------------------------------------
worst slack 3.70

==========================================================================
06_cve2_register_file_ff.drt report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: rf_reg[909]_reg (rising edge-triggered flip-flop clocked by clk_sys)
Endpoint: rf_reg[909]_reg (rising edge-triggered flip-flop clocked by clk_sys)
Path Group: clk_sys
Path Type: min
Corner: ff

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk_sys (rise edge)
                          0.00    0.00   clock source latency
     1    0.03    0.00    0.00    0.00 ^ clk_i (in)
                                         clk_i (net)
                  0.01    0.00    0.00 ^ clkbuf_0_clk_i/A (sg13g2_buf_8)
    16    0.40    0.14    0.11    0.12 ^ clkbuf_0_clk_i/X (sg13g2_buf_8)
                                         clknet_0_clk_i (net)
                  0.14    0.02    0.14 ^ clkbuf_4_14_0_clk_i/A (sg13g2_buf_16)
     2    0.02    0.02    0.08    0.23 ^ clkbuf_4_14_0_clk_i/X (sg13g2_buf_16)
                                         clknet_4_14_0_clk_i (net)
                  0.02    0.00    0.23 ^ clkbuf_5_29__f_clk_i/A (sg13g2_buf_8)
     4    0.09    0.04    0.06    0.28 ^ clkbuf_5_29__f_clk_i/X (sg13g2_buf_8)
                                         clknet_5_29__leaf_clk_i (net)
                  0.04    0.01    0.29 ^ clkbuf_leaf_70_clk_i/A (sg13g2_buf_16)
     8    0.04    0.02    0.05    0.34 ^ clkbuf_leaf_70_clk_i/X (sg13g2_buf_16)
                                         clknet_leaf_70_clk_i (net)
                  0.02    0.00    0.35 ^ rf_reg[909]_reg/CLK (sg13g2_dfrbp_1)
     3    0.00    0.02    0.13    0.48 v rf_reg[909]_reg/Q (sg13g2_dfrbp_1)
                                         rf_reg[909] (net)
                  0.02    0.00    0.48 v _4766_/A0 (sg13g2_mux2_1)
     1    0.00    0.02    0.07    0.54 v _4766_/X (sg13g2_mux2_1)
                                         _0891_ (net)
                  0.02    0.00    0.54 v rf_reg[909]_reg/D (sg13g2_dfrbp_1)
                                  0.54   data arrival time

                          0.00    0.00   clock clk_sys (rise edge)
                          0.00    0.00   clock source latency
     1    0.03    0.00    0.00    0.00 ^ clk_i (in)
                                         clk_i (net)
                  0.01    0.00    0.00 ^ clkbuf_0_clk_i/A (sg13g2_buf_8)
    16    0.40    0.14    0.11    0.12 ^ clkbuf_0_clk_i/X (sg13g2_buf_8)
                                         clknet_0_clk_i (net)
                  0.14    0.02    0.14 ^ clkbuf_4_14_0_clk_i/A (sg13g2_buf_16)
     2    0.02    0.02    0.08    0.23 ^ clkbuf_4_14_0_clk_i/X (sg13g2_buf_16)
                                         clknet_4_14_0_clk_i (net)
                  0.02    0.00    0.23 ^ clkbuf_5_29__f_clk_i/A (sg13g2_buf_8)
     4    0.09    0.04    0.06    0.28 ^ clkbuf_5_29__f_clk_i/X (sg13g2_buf_8)
                                         clknet_5_29__leaf_clk_i (net)
                  0.04    0.01    0.29 ^ clkbuf_leaf_70_clk_i/A (sg13g2_buf_16)
     8    0.04    0.02    0.05    0.34 ^ clkbuf_leaf_70_clk_i/X (sg13g2_buf_16)
                                         clknet_leaf_70_clk_i (net)
                  0.02    0.00    0.35 ^ rf_reg[909]_reg/CLK (sg13g2_dfrbp_1)
                          0.10    0.45   clock uncertainty
                          0.00    0.45   clock reconvergence pessimism
                         -0.02    0.43   library hold time
                                  0.43   data required time
-----------------------------------------------------------------------------
                                  0.43   data required time
                                 -0.54   data arrival time
-----------------------------------------------------------------------------
                                  0.12   slack (MET)



==========================================================================
06_cve2_register_file_ff.drt report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: raddr_b_i[0] (input port clocked by clk_sys)
Endpoint: rdata_b_o[17] (output port clocked by clk_sys)
Path Group: clk_sys
Path Type: max
Corner: tt

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk_sys (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 ^ input external delay
   448    3.20    0.00    0.00    2.00 ^ raddr_b_i[0] (in)
                                         raddr_b_i[0] (net)
                  1.50    0.75    2.75 ^ _6113_/S (sg13g2_mux2_1)
     1    0.00    0.06    0.36    3.11 v _6113_/X (sg13g2_mux2_1)
                                         _2191_ (net)
                  0.06    0.00    3.11 v _6114_/B (sg13g2_nand2_1)
     1    0.01    0.09    0.05    3.16 ^ _6114_/Y (sg13g2_nand2_1)
                                         _2192_ (net)
                  0.09    0.00    3.16 ^ _6115_/B1 (sg13g2_o21ai_1)
     1    0.00    0.08    0.08    3.24 v _6115_/Y (sg13g2_o21ai_1)
                                         _2193_ (net)
                  0.08    0.00    3.24 v _6120_/A2 (sg13g2_a21oi_1)
     1    0.01    0.11    0.13    3.37 ^ _6120_/Y (sg13g2_a21oi_1)
                                         _2198_ (net)
                  0.11    0.00    3.37 ^ _6138_/B (sg13g2_nand3_1)
     1    0.54    4.39    3.17    6.55 v _6138_/Y (sg13g2_nand3_1)
                                         rdata_b_o[17] (net)
                  4.39    0.15    6.70 v rdata_b_o[17] (out)
                                  6.70   data arrival time

                         12.50   12.50   clock clk_sys (rise edge)
                          0.00   12.50   clock network delay (propagated)
                         -0.10   12.40   clock uncertainty
                          0.00   12.40   clock reconvergence pessimism
                         -2.00   10.40   output external delay
                                 10.40   data required time
-----------------------------------------------------------------------------
                                 10.40   data required time
                                 -6.70   data arrival time
-----------------------------------------------------------------------------
                                  3.70   slack (MET)



==========================================================================
06_cve2_register_file_ff.drt report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: raddr_b_i[0] (input port clocked by clk_sys)
Endpoint: rdata_b_o[17] (output port clocked by clk_sys)
Path Group: clk_sys
Path Type: max
Corner: tt

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk_sys (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 ^ input external delay
   448    3.20    0.00    0.00    2.00 ^ raddr_b_i[0] (in)
                                         raddr_b_i[0] (net)
                  1.50    0.75    2.75 ^ _6113_/S (sg13g2_mux2_1)
     1    0.00    0.06    0.36    3.11 v _6113_/X (sg13g2_mux2_1)
                                         _2191_ (net)
                  0.06    0.00    3.11 v _6114_/B (sg13g2_nand2_1)
     1    0.01    0.09    0.05    3.16 ^ _6114_/Y (sg13g2_nand2_1)
                                         _2192_ (net)
                  0.09    0.00    3.16 ^ _6115_/B1 (sg13g2_o21ai_1)
     1    0.00    0.08    0.08    3.24 v _6115_/Y (sg13g2_o21ai_1)
                                         _2193_ (net)
                  0.08    0.00    3.24 v _6120_/A2 (sg13g2_a21oi_1)
     1    0.01    0.11    0.13    3.37 ^ _6120_/Y (sg13g2_a21oi_1)
                                         _2198_ (net)
                  0.11    0.00    3.37 ^ _6138_/B (sg13g2_nand3_1)
     1    0.54    4.39    3.17    6.55 v _6138_/Y (sg13g2_nand3_1)
                                         rdata_b_o[17] (net)
                  4.39    0.15    6.70 v rdata_b_o[17] (out)
                                  6.70   data arrival time

                         12.50   12.50   clock clk_sys (rise edge)
                          0.00   12.50   clock network delay (propagated)
                         -0.10   12.40   clock uncertainty
                          0.00   12.40   clock reconvergence pessimism
                         -2.00   10.40   output external delay
                                 10.40   data required time
-----------------------------------------------------------------------------
                                 10.40   data required time
                                 -6.70   data arrival time
-----------------------------------------------------------------------------
                                  3.70   slack (MET)



==========================================================================
06_cve2_register_file_ff.drt report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------

==========================================================================
06_cve2_register_file_ff.drt max_slew_check_slack
--------------------------------------------------------------------------
-1.8787434101104736

==========================================================================
06_cve2_register_file_ff.drt max_slew_check_limit
--------------------------------------------------------------------------
2.5074000358581543

==========================================================================
06_cve2_register_file_ff.drt max_slew_check_slack_limit
--------------------------------------------------------------------------
-0.7493

==========================================================================
06_cve2_register_file_ff.drt max_fanout_check_slack
--------------------------------------------------------------------------
-23.0

==========================================================================
06_cve2_register_file_ff.drt max_fanout_check_limit
--------------------------------------------------------------------------
8.0

==========================================================================
06_cve2_register_file_ff.drt max_fanout_check_slack_limit
--------------------------------------------------------------------------
-2.8750

==========================================================================
06_cve2_register_file_ff.drt max_capacitance_check_slack
--------------------------------------------------------------------------
-0.2379257082939148

==========================================================================
06_cve2_register_file_ff.drt max_capacitance_check_limit
--------------------------------------------------------------------------
0.30000001192092896

==========================================================================
06_cve2_register_file_ff.drt max_capacitance_check_slack_limit
--------------------------------------------------------------------------
-0.7931

==========================================================================
06_cve2_register_file_ff.drt max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 64

==========================================================================
06_cve2_register_file_ff.drt max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 33

==========================================================================
06_cve2_register_file_ff.drt max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 64

==========================================================================
06_cve2_register_file_ff.drt setup_violation_count
--------------------------------------------------------------------------
setup violation count 0

==========================================================================
06_cve2_register_file_ff.drt hold_violation_count
--------------------------------------------------------------------------
hold violation count 0

==========================================================================
06_cve2_register_file_ff.drt critical path delay
--------------------------------------------------------------------------
6.6961

==========================================================================
06_cve2_register_file_ff.drt critical path slack
--------------------------------------------------------------------------
3.7039

==========================================================================
06_cve2_register_file_ff.drt slack div critical path delay
--------------------------------------------------------------------------
55.314287

==========================================================================
06_cve2_register_file_ff.drt report_power tt
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             6.54e-03   4.01e-04   5.25e-07   6.94e-03  55.5%
Combinational          1.22e-03   1.44e-03   7.16e-07   2.66e-03  21.3%
Clock                  2.00e-03   8.98e-04   2.36e-07   2.90e-03  23.2%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  9.77e-03   2.74e-03   1.48e-06   1.25e-02 100.0%
                          78.1%      21.9%       0.0%

==========================================================================
06_cve2_register_file_ff.drt report_design_area
--------------------------------------------------------------------------

==========================================================================
06_cve2_register_file_ff.drt area by hierarchy
--------------------------------------------------------------------------

--------------------------------------------------------------------------------
Design Area Summary
--------------------------------------------------------------------------------
Die Area:              168100.0 um2
Core Area:             158505.984 um2
Total Area:            105209.7984 um2
Total Active Area:     105209.7984 um2

Core Utilization:      0.6637591575091575
Std Cell Utilization:  0.6637591575091575

--------------------------------------------------------------------------------
Hierarchical Area Report
--------------------------------------------------------------------------------
                                                                                Global Area (um^2)                                                              Global Instances                                                                Local Area (um^2)                                                               Local Instances
                                                                                ------------------------------------------------------------------------------- ------------------------------------------------------------------------------- ------------------------------------------------------------------------------- ----------------------------------------------------------------------------
Hierarchy Name                                                                  Total           StdCell         Macro           Cover           Pad             Total           StdCell         Macro           Cover           Pad             Total           StdCell         Macro           Cover           Pad             Total           StdCell         Macro           Cover           Pad             
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
<top>                                                                           105209.798      105209.798      0.000           0.000           0.000           4417            4417            0               0               0               105209.798      105209.798      0.000           0.000           0.000           4417            4417            0               0               0               
