

================================================================
== Vitis HLS Report for 'linear_ap_fixed_16_6_5_3_0_ap_fixed_16_3_4_0_0_linear_config23_s'
================================================================
* Date:           Tue Dec 19 04:25:22 2023

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        alveo_hls4ml
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcu55c-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  4.00 ns|  1.922 ns|     1.08 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       76|       76|  0.304 us|  0.304 us|   76|   76|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------+---------+---------+----------+-----------+-----------+------+----------+
        |              |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |   Loop Name  |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------+---------+---------+----------+-----------+-----------+------+----------+
        |- LinearLoop  |       74|       74|         3|          1|          1|    73|       yes|
        +--------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|      286|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     -|        -|        -|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|      117|    -|
|Register             |        -|     -|       77|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     0|       77|      403|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3008|   869120|   434560|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9024|  2607360|  1303680|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |i_6_fu_140_p2                     |         +|   0|  0|  14|           7|           1|
    |ap_condition_172                  |       and|   0|  0|   2|           1|           1|
    |overflow_317_fu_303_p2            |       and|   0|  0|   2|           1|           1|
    |overflow_318_fu_405_p2            |       and|   0|  0|   2|           1|           1|
    |overflow_319_fu_507_p2            |       and|   0|  0|   2|           1|           1|
    |overflow_fu_201_p2                |       and|   0|  0|   2|           1|           1|
    |underflow_317_fu_327_p2           |       and|   0|  0|   2|           1|           1|
    |underflow_318_fu_429_p2           |       and|   0|  0|   2|           1|           1|
    |underflow_319_fu_531_p2           |       and|   0|  0|   2|           1|           1|
    |underflow_fu_225_p2               |       and|   0|  0|   2|           1|           1|
    |icmp_ln16_fu_134_p2               |      icmp|   0|  0|  10|           7|           7|
    |icmp_ln878_64_fu_285_p2           |      icmp|   0|  0|   8|           3|           1|
    |icmp_ln878_65_fu_387_p2           |      icmp|   0|  0|   8|           3|           1|
    |icmp_ln878_66_fu_489_p2           |      icmp|   0|  0|   8|           3|           1|
    |icmp_ln878_fu_183_p2              |      icmp|   0|  0|   8|           3|           1|
    |icmp_ln896_64_fu_315_p2           |      icmp|   0|  0|   8|           3|           2|
    |icmp_ln896_65_fu_417_p2           |      icmp|   0|  0|   8|           3|           2|
    |icmp_ln896_66_fu_519_p2           |      icmp|   0|  0|   8|           3|           2|
    |icmp_ln896_fu_213_p2              |      icmp|   0|  0|   8|           3|           2|
    |ap_block_pp0_stage0_01001         |        or|   0|  0|   2|           1|           1|
    |ap_block_state2_pp0_stage0_iter1  |        or|   0|  0|   2|           1|           1|
    |ap_block_state3_pp0_stage0_iter2  |        or|   0|  0|   2|           1|           1|
    |or_ln346_317_fu_341_p2            |        or|   0|  0|   2|           1|           1|
    |or_ln346_318_fu_443_p2            |        or|   0|  0|   2|           1|           1|
    |or_ln346_319_fu_545_p2            |        or|   0|  0|   2|           1|           1|
    |or_ln346_fu_239_p2                |        or|   0|  0|   2|           1|           1|
    |or_ln895_317_fu_291_p2            |        or|   0|  0|   2|           1|           1|
    |or_ln895_318_fu_393_p2            |        or|   0|  0|   2|           1|           1|
    |or_ln895_319_fu_495_p2            |        or|   0|  0|   2|           1|           1|
    |or_ln895_fu_189_p2                |        or|   0|  0|   2|           1|           1|
    |or_ln896_317_fu_321_p2            |        or|   0|  0|   2|           1|           1|
    |or_ln896_318_fu_423_p2            |        or|   0|  0|   2|           1|           1|
    |or_ln896_319_fu_525_p2            |        or|   0|  0|   2|           1|           1|
    |or_ln896_fu_219_p2                |        or|   0|  0|   2|           1|           1|
    |out_data_V_1529_fu_347_p3         |    select|   0|  0|  16|           1|          16|
    |out_data_V_1531_fu_449_p3         |    select|   0|  0|  16|           1|          16|
    |out_data_V_1533_fu_551_p3         |    select|   0|  0|  16|           1|          16|
    |out_data_V_fu_245_p3              |    select|   0|  0|  16|           1|          16|
    |select_ln346_444_fu_231_p3        |    select|   0|  0|  17|           1|          15|
    |select_ln346_445_fu_435_p3        |    select|   0|  0|  17|           1|          15|
    |select_ln346_446_fu_537_p3        |    select|   0|  0|  17|           1|          15|
    |select_ln346_fu_333_p3            |    select|   0|  0|  17|           1|          15|
    |ap_enable_pp0                     |       xor|   0|  0|   2|           1|           2|
    |xor_ln895_381_fu_297_p2           |       xor|   0|  0|   2|           1|           2|
    |xor_ln895_382_fu_399_p2           |       xor|   0|  0|   2|           1|           2|
    |xor_ln895_383_fu_501_p2           |       xor|   0|  0|   2|           1|           2|
    |xor_ln895_fu_195_p2               |       xor|   0|  0|   2|           1|           2|
    |xor_ln896_573_fu_309_p2           |       xor|   0|  0|   2|           1|           2|
    |xor_ln896_574_fu_411_p2           |       xor|   0|  0|   2|           1|           2|
    |xor_ln896_575_fu_513_p2           |       xor|   0|  0|   2|           1|           2|
    |xor_ln896_fu_207_p2               |       xor|   0|  0|   2|           1|           2|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0| 286|          79|         186|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_5     |   9|          2|    7|         14|
    |i_fu_70                  |   9|          2|    7|         14|
    |layer23_out_0_blk_n      |   9|          2|    1|          2|
    |layer23_out_1_blk_n      |   9|          2|    1|          2|
    |layer23_out_2_blk_n      |   9|          2|    1|          2|
    |layer23_out_3_blk_n      |   9|          2|    1|          2|
    |layer26_out_0_blk_n      |   9|          2|    1|          2|
    |layer26_out_1_blk_n      |   9|          2|    1|          2|
    |layer26_out_2_blk_n      |   9|          2|    1|          2|
    |layer26_out_3_blk_n      |   9|          2|    1|          2|
    |real_start               |   9|          2|    1|          2|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    | 117|         26|   25|         50|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                         |   1|   0|    1|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |i_fu_70                           |   7|   0|    7|          0|
    |out_data_V_1529_reg_575           |  16|   0|   16|          0|
    |out_data_V_1531_reg_580           |  16|   0|   16|          0|
    |out_data_V_1533_reg_585           |  16|   0|   16|          0|
    |out_data_V_reg_570                |  16|   0|   16|          0|
    |start_once_reg                    |   1|   0|    1|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             |  77|   0|   77|          0|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------------+-----+-----+------------+-----------------------------------------------------------------------------+--------------+
|           RTL Ports          | Dir | Bits|  Protocol  |                                Source Object                                |    C Type    |
+------------------------------+-----+-----+------------+-----------------------------------------------------------------------------+--------------+
|ap_clk                        |   in|    1|  ap_ctrl_hs|  linear<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 3, 4, 0, 0>, linear_config23>|  return value|
|ap_rst                        |   in|    1|  ap_ctrl_hs|  linear<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 3, 4, 0, 0>, linear_config23>|  return value|
|ap_start                      |   in|    1|  ap_ctrl_hs|  linear<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 3, 4, 0, 0>, linear_config23>|  return value|
|start_full_n                  |   in|    1|  ap_ctrl_hs|  linear<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 3, 4, 0, 0>, linear_config23>|  return value|
|ap_done                       |  out|    1|  ap_ctrl_hs|  linear<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 3, 4, 0, 0>, linear_config23>|  return value|
|ap_continue                   |   in|    1|  ap_ctrl_hs|  linear<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 3, 4, 0, 0>, linear_config23>|  return value|
|ap_idle                       |  out|    1|  ap_ctrl_hs|  linear<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 3, 4, 0, 0>, linear_config23>|  return value|
|ap_ready                      |  out|    1|  ap_ctrl_hs|  linear<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 3, 4, 0, 0>, linear_config23>|  return value|
|start_out                     |  out|    1|  ap_ctrl_hs|  linear<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 3, 4, 0, 0>, linear_config23>|  return value|
|start_write                   |  out|    1|  ap_ctrl_hs|  linear<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 3, 4, 0, 0>, linear_config23>|  return value|
|layer26_out_0_dout            |   in|   16|     ap_fifo|                                                                layer26_out_0|       pointer|
|layer26_out_0_num_data_valid  |   in|    8|     ap_fifo|                                                                layer26_out_0|       pointer|
|layer26_out_0_fifo_cap        |   in|    8|     ap_fifo|                                                                layer26_out_0|       pointer|
|layer26_out_0_empty_n         |   in|    1|     ap_fifo|                                                                layer26_out_0|       pointer|
|layer26_out_0_read            |  out|    1|     ap_fifo|                                                                layer26_out_0|       pointer|
|layer26_out_1_dout            |   in|   16|     ap_fifo|                                                                layer26_out_1|       pointer|
|layer26_out_1_num_data_valid  |   in|    8|     ap_fifo|                                                                layer26_out_1|       pointer|
|layer26_out_1_fifo_cap        |   in|    8|     ap_fifo|                                                                layer26_out_1|       pointer|
|layer26_out_1_empty_n         |   in|    1|     ap_fifo|                                                                layer26_out_1|       pointer|
|layer26_out_1_read            |  out|    1|     ap_fifo|                                                                layer26_out_1|       pointer|
|layer26_out_2_dout            |   in|   16|     ap_fifo|                                                                layer26_out_2|       pointer|
|layer26_out_2_num_data_valid  |   in|    8|     ap_fifo|                                                                layer26_out_2|       pointer|
|layer26_out_2_fifo_cap        |   in|    8|     ap_fifo|                                                                layer26_out_2|       pointer|
|layer26_out_2_empty_n         |   in|    1|     ap_fifo|                                                                layer26_out_2|       pointer|
|layer26_out_2_read            |  out|    1|     ap_fifo|                                                                layer26_out_2|       pointer|
|layer26_out_3_dout            |   in|   16|     ap_fifo|                                                                layer26_out_3|       pointer|
|layer26_out_3_num_data_valid  |   in|    8|     ap_fifo|                                                                layer26_out_3|       pointer|
|layer26_out_3_fifo_cap        |   in|    8|     ap_fifo|                                                                layer26_out_3|       pointer|
|layer26_out_3_empty_n         |   in|    1|     ap_fifo|                                                                layer26_out_3|       pointer|
|layer26_out_3_read            |  out|    1|     ap_fifo|                                                                layer26_out_3|       pointer|
|layer23_out_0_din             |  out|   16|     ap_fifo|                                                                layer23_out_0|       pointer|
|layer23_out_0_num_data_valid  |   in|    8|     ap_fifo|                                                                layer23_out_0|       pointer|
|layer23_out_0_fifo_cap        |   in|    8|     ap_fifo|                                                                layer23_out_0|       pointer|
|layer23_out_0_full_n          |   in|    1|     ap_fifo|                                                                layer23_out_0|       pointer|
|layer23_out_0_write           |  out|    1|     ap_fifo|                                                                layer23_out_0|       pointer|
|layer23_out_1_din             |  out|   16|     ap_fifo|                                                                layer23_out_1|       pointer|
|layer23_out_1_num_data_valid  |   in|    8|     ap_fifo|                                                                layer23_out_1|       pointer|
|layer23_out_1_fifo_cap        |   in|    8|     ap_fifo|                                                                layer23_out_1|       pointer|
|layer23_out_1_full_n          |   in|    1|     ap_fifo|                                                                layer23_out_1|       pointer|
|layer23_out_1_write           |  out|    1|     ap_fifo|                                                                layer23_out_1|       pointer|
|layer23_out_2_din             |  out|   16|     ap_fifo|                                                                layer23_out_2|       pointer|
|layer23_out_2_num_data_valid  |   in|    8|     ap_fifo|                                                                layer23_out_2|       pointer|
|layer23_out_2_fifo_cap        |   in|    8|     ap_fifo|                                                                layer23_out_2|       pointer|
|layer23_out_2_full_n          |   in|    1|     ap_fifo|                                                                layer23_out_2|       pointer|
|layer23_out_2_write           |  out|    1|     ap_fifo|                                                                layer23_out_2|       pointer|
|layer23_out_3_din             |  out|   16|     ap_fifo|                                                                layer23_out_3|       pointer|
|layer23_out_3_num_data_valid  |   in|    8|     ap_fifo|                                                                layer23_out_3|       pointer|
|layer23_out_3_fifo_cap        |   in|    8|     ap_fifo|                                                                layer23_out_3|       pointer|
|layer23_out_3_full_n          |   in|    1|     ap_fifo|                                                                layer23_out_3|       pointer|
|layer23_out_3_write           |  out|    1|     ap_fifo|                                                                layer23_out_3|       pointer|
+------------------------------+-----+-----+------------+-----------------------------------------------------------------------------+--------------+

