;redcode
;assert 1
	SPL 0, <402
	CMP -207, <-120
	MOV -1, <-20
	MOV -4, <-20
	DJN -1, @-20
	DJN -1, @-20
	DJN -1, @-30
	SUB @124, 106
	DJN 20, #-3
	SUB 0, @12
	CMP 36, 9
	JMP 36, 9
	SUB -1, <-30
	ADD 210, 30
	JMP @12, #200
	SUB <121, 106
	SUB 0, @12
	JMN 6, <402
	CMP #270, 0
	SUB <121, 106
	SUB -1, <-20
	SUB -4, <-20
	DJN -1, @-20
	ADD 300, 93
	JMN -100, -600
	SUB @121, 106
	SUB 0, @12
	SUB 0, @12
	SUB 300, 93
	JMN @300, 93
	SUB 0, @12
	JMP 121, 106
	ADD @21, 103
	ADD @21, 103
	JMN <121, 103
	JMN <121, 103
	SUB -7, <-120
	JMN <121, 103
	SUB 0, @12
	SUB 300, 90
	JMP 121, 106
	SLT 116, @10
	ADD 210, 60
	SUB 0, @12
	CMP -207, <-120
	SPL 0, <402
	JMP 121, 106
	DAT #217, #60
	JMN 7, #2
	JMN -1, @-30
