# Reading C:/intelFPGA_lite/18.1/modelsim_ase/tcl/vsim/pref.tcl
# do Very_Half_SAM_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+E:/Semester_4/Hardware_Description_Languages/Very_Half_SAM {E:/Semester_4/Hardware_Description_Languages/Very_Half_SAM/AND_8.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:31:54 on Jan 23,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/Semester_4/Hardware_Description_Languages/Very_Half_SAM" E:/Semester_4/Hardware_Description_Languages/Very_Half_SAM/AND_8.v 
# -- Compiling module AND_8
# 
# Top level modules:
# 	AND_8
# End time: 20:31:54 on Jan 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+E:/Semester_4/Hardware_Description_Languages/Very_Half_SAM {E:/Semester_4/Hardware_Description_Languages/Very_Half_SAM/Adder_8.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:31:54 on Jan 23,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/Semester_4/Hardware_Description_Languages/Very_Half_SAM" E:/Semester_4/Hardware_Description_Languages/Very_Half_SAM/Adder_8.v 
# -- Compiling module Full_Adder
# -- Compiling module Adder_8
# 
# Top level modules:
# 	Adder_8
# End time: 20:31:55 on Jan 23,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+E:/Semester_4/Hardware_Description_Languages/Very_Half_SAM {E:/Semester_4/Hardware_Description_Languages/Very_Half_SAM/Mux_2x1_8_bit.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:31:55 on Jan 23,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/Semester_4/Hardware_Description_Languages/Very_Half_SAM" E:/Semester_4/Hardware_Description_Languages/Very_Half_SAM/Mux_2x1_8_bit.v 
# -- Compiling module Mux_2x1_8_bit
# 
# Top level modules:
# 	Mux_2x1_8_bit
# End time: 20:31:55 on Jan 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+E:/Semester_4/Hardware_Description_Languages/Very_Half_SAM {E:/Semester_4/Hardware_Description_Languages/Very_Half_SAM/Mux_2x1_1_bit.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:31:55 on Jan 23,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/Semester_4/Hardware_Description_Languages/Very_Half_SAM" E:/Semester_4/Hardware_Description_Languages/Very_Half_SAM/Mux_2x1_1_bit.v 
# -- Compiling module Mux_2x1_1_bit
# 
# Top level modules:
# 	Mux_2x1_1_bit
# End time: 20:31:55 on Jan 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+E:/Semester_4/Hardware_Description_Languages/Very_Half_SAM {E:/Semester_4/Hardware_Description_Languages/Very_Half_SAM/Mux_4x1_8_bit.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:31:55 on Jan 23,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/Semester_4/Hardware_Description_Languages/Very_Half_SAM" E:/Semester_4/Hardware_Description_Languages/Very_Half_SAM/Mux_4x1_8_bit.v 
# -- Compiling module Mux_4x1_8_bit
# 
# Top level modules:
# 	Mux_4x1_8_bit
# End time: 20:31:55 on Jan 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+E:/Semester_4/Hardware_Description_Languages/Very_Half_SAM {E:/Semester_4/Hardware_Description_Languages/Very_Half_SAM/D_Flip_Flop.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:31:55 on Jan 23,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/Semester_4/Hardware_Description_Languages/Very_Half_SAM" E:/Semester_4/Hardware_Description_Languages/Very_Half_SAM/D_Flip_Flop.v 
# -- Compiling module D_FF
# 
# Top level modules:
# 	D_FF
# End time: 20:31:55 on Jan 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+E:/Semester_4/Hardware_Description_Languages/Very_Half_SAM {E:/Semester_4/Hardware_Description_Languages/Very_Half_SAM/Pipo_Register.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:31:55 on Jan 23,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/Semester_4/Hardware_Description_Languages/Very_Half_SAM" E:/Semester_4/Hardware_Description_Languages/Very_Half_SAM/Pipo_Register.v 
# -- Compiling module Pipo_Register
# 
# Top level modules:
# 	Pipo_Register
# End time: 20:31:55 on Jan 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+E:/Semester_4/Hardware_Description_Languages/Very_Half_SAM {E:/Semester_4/Hardware_Description_Languages/Very_Half_SAM/ALU.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:31:55 on Jan 23,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/Semester_4/Hardware_Description_Languages/Very_Half_SAM" E:/Semester_4/Hardware_Description_Languages/Very_Half_SAM/ALU.v 
# -- Compiling module ALU
# 
# Top level modules:
# 	ALU
# End time: 20:31:55 on Jan 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+E:/Semester_4/Hardware_Description_Languages/Very_Half_SAM {E:/Semester_4/Hardware_Description_Languages/Very_Half_SAM/Datapath.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:31:55 on Jan 23,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/Semester_4/Hardware_Description_Languages/Very_Half_SAM" E:/Semester_4/Hardware_Description_Languages/Very_Half_SAM/Datapath.v 
# -- Compiling module Datapath
# 
# Top level modules:
# 	Datapath
# End time: 20:31:55 on Jan 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+E:/Semester_4/Hardware_Description_Languages/Very_Half_SAM {E:/Semester_4/Hardware_Description_Languages/Very_Half_SAM/CPU.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:31:55 on Jan 23,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/Semester_4/Hardware_Description_Languages/Very_Half_SAM" E:/Semester_4/Hardware_Description_Languages/Very_Half_SAM/CPU.v 
# -- Compiling module cpu
# 
# Top level modules:
# 	cpu
# End time: 20:31:55 on Jan 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+E:/Semester_4/Hardware_Description_Languages/Very_Half_SAM {E:/Semester_4/Hardware_Description_Languages/Very_Half_SAM/Toplevel.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:31:55 on Jan 23,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/Semester_4/Hardware_Description_Languages/Very_Half_SAM" E:/Semester_4/Hardware_Description_Languages/Very_Half_SAM/Toplevel.v 
# -- Compiling module Toplevel
# ** Error: E:/Semester_4/Hardware_Description_Languages/Very_Half_SAM/Toplevel.v(11): Declaration for 'regSelect' incompatible with earlier vectored declaration at E:/Semester_4/Hardware_Description_Languages/Very_Half_SAM/Toplevel.v(7).
# ** Error: E:/Semester_4/Hardware_Description_Languages/Very_Half_SAM/Toplevel.v(11): Declaration for 'dispReg' incompatible with earlier vectored declaration at E:/Semester_4/Hardware_Description_Languages/Very_Half_SAM/Toplevel.v(8).
# End time: 20:31:55 on Jan 23,2025, Elapsed time: 0:00:00
# Errors: 2, Warnings: 0
# ** Error: C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./Very_Half_SAM_run_msim_rtl_verilog.do line 18
# C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog -vlog01compat -work work +incdir+E:/Semester_4/Hardware_Description_Languages/Very_Half_SAM {E:/Semester_4/Hardware_Description_Languages/Very_Ha..."
