0.7
2020.2
Apr 18 2022
16:05:34
C:/Users/germa/Desktop/Facultad/ArqCom/Practico/TP2/tp2_lamberti_perez/tp2_lamberti_perez.sim/sim_1/synth/timing/xsim/tb_UART_time_synth.v,1667918314,verilog,,C:/Users/germa/Desktop/Facultad/ArqCom/Practico/TP2/tp2_lamberti_perez/tp2_lamberti_perez.srcs/sim_1/new/tb_UART.v,,Alu;GeneradorDeBaudios;Interface;Receptor;Transmisor;UART;glbl,,,,,,,,
C:/Users/germa/Desktop/Facultad/ArqCom/Practico/TP2/tp2_lamberti_perez/tp2_lamberti_perez.srcs/sim_1/new/tb_UART.v,1667917507,verilog,,,,tb_UART,,,,,,,,
