
SpaceSnap Firmware.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000184  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00003eec  08000184  08000184  00001184  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000047c  08004070  08004070  00005070  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080044ec  080044ec  0000605c  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  080044ec  080044ec  000054ec  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080044f4  080044f4  0000605c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080044f4  080044f4  000054f4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  080044f8  080044f8  000054f8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000005c  20000000  080044fc  00006000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000004a0  2000005c  08004558  0000605c  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200004fc  08004558  000064fc  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  0000605c  2**0
                  CONTENTS, READONLY
 12 .debug_info   00013bb7  00000000  00000000  00006085  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00003209  00000000  00000000  00019c3c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000012a8  00000000  00000000  0001ce48  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000e7a  00000000  00000000  0001e0f0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00022c8a  00000000  00000000  0001ef6a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00019d01  00000000  00000000  00041bf4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000cdc08  00000000  00000000  0005b8f5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  001294fd  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00005380  00000000  00000000  00129540  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000060  00000000  00000000  0012e8c0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000184 <__do_global_dtors_aux>:
 8000184:	b510      	push	{r4, lr}
 8000186:	4c05      	ldr	r4, [pc, #20]	@ (800019c <__do_global_dtors_aux+0x18>)
 8000188:	7823      	ldrb	r3, [r4, #0]
 800018a:	b933      	cbnz	r3, 800019a <__do_global_dtors_aux+0x16>
 800018c:	4b04      	ldr	r3, [pc, #16]	@ (80001a0 <__do_global_dtors_aux+0x1c>)
 800018e:	b113      	cbz	r3, 8000196 <__do_global_dtors_aux+0x12>
 8000190:	4804      	ldr	r0, [pc, #16]	@ (80001a4 <__do_global_dtors_aux+0x20>)
 8000192:	f3af 8000 	nop.w
 8000196:	2301      	movs	r3, #1
 8000198:	7023      	strb	r3, [r4, #0]
 800019a:	bd10      	pop	{r4, pc}
 800019c:	2000005c 	.word	0x2000005c
 80001a0:	00000000 	.word	0x00000000
 80001a4:	08004058 	.word	0x08004058

080001a8 <frame_dummy>:
 80001a8:	b508      	push	{r3, lr}
 80001aa:	4b03      	ldr	r3, [pc, #12]	@ (80001b8 <frame_dummy+0x10>)
 80001ac:	b11b      	cbz	r3, 80001b6 <frame_dummy+0xe>
 80001ae:	4903      	ldr	r1, [pc, #12]	@ (80001bc <frame_dummy+0x14>)
 80001b0:	4803      	ldr	r0, [pc, #12]	@ (80001c0 <frame_dummy+0x18>)
 80001b2:	f3af 8000 	nop.w
 80001b6:	bd08      	pop	{r3, pc}
 80001b8:	00000000 	.word	0x00000000
 80001bc:	20000060 	.word	0x20000060
 80001c0:	08004058 	.word	0x08004058

080001c4 <__aeabi_uldivmod>:
 80001c4:	b953      	cbnz	r3, 80001dc <__aeabi_uldivmod+0x18>
 80001c6:	b94a      	cbnz	r2, 80001dc <__aeabi_uldivmod+0x18>
 80001c8:	2900      	cmp	r1, #0
 80001ca:	bf08      	it	eq
 80001cc:	2800      	cmpeq	r0, #0
 80001ce:	bf1c      	itt	ne
 80001d0:	f04f 31ff 	movne.w	r1, #4294967295
 80001d4:	f04f 30ff 	movne.w	r0, #4294967295
 80001d8:	f000 b98c 	b.w	80004f4 <__aeabi_idiv0>
 80001dc:	f1ad 0c08 	sub.w	ip, sp, #8
 80001e0:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80001e4:	f000 f806 	bl	80001f4 <__udivmoddi4>
 80001e8:	f8dd e004 	ldr.w	lr, [sp, #4]
 80001ec:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80001f0:	b004      	add	sp, #16
 80001f2:	4770      	bx	lr

080001f4 <__udivmoddi4>:
 80001f4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80001f8:	9d08      	ldr	r5, [sp, #32]
 80001fa:	468e      	mov	lr, r1
 80001fc:	4604      	mov	r4, r0
 80001fe:	4688      	mov	r8, r1
 8000200:	2b00      	cmp	r3, #0
 8000202:	d14a      	bne.n	800029a <__udivmoddi4+0xa6>
 8000204:	428a      	cmp	r2, r1
 8000206:	4617      	mov	r7, r2
 8000208:	d962      	bls.n	80002d0 <__udivmoddi4+0xdc>
 800020a:	fab2 f682 	clz	r6, r2
 800020e:	b14e      	cbz	r6, 8000224 <__udivmoddi4+0x30>
 8000210:	f1c6 0320 	rsb	r3, r6, #32
 8000214:	fa01 f806 	lsl.w	r8, r1, r6
 8000218:	fa20 f303 	lsr.w	r3, r0, r3
 800021c:	40b7      	lsls	r7, r6
 800021e:	ea43 0808 	orr.w	r8, r3, r8
 8000222:	40b4      	lsls	r4, r6
 8000224:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000228:	fbb8 f1fe 	udiv	r1, r8, lr
 800022c:	fa1f fc87 	uxth.w	ip, r7
 8000230:	fb0e 8811 	mls	r8, lr, r1, r8
 8000234:	fb01 f20c 	mul.w	r2, r1, ip
 8000238:	0c23      	lsrs	r3, r4, #16
 800023a:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 800023e:	429a      	cmp	r2, r3
 8000240:	d909      	bls.n	8000256 <__udivmoddi4+0x62>
 8000242:	18fb      	adds	r3, r7, r3
 8000244:	f101 30ff 	add.w	r0, r1, #4294967295
 8000248:	f080 80eb 	bcs.w	8000422 <__udivmoddi4+0x22e>
 800024c:	429a      	cmp	r2, r3
 800024e:	f240 80e8 	bls.w	8000422 <__udivmoddi4+0x22e>
 8000252:	3902      	subs	r1, #2
 8000254:	443b      	add	r3, r7
 8000256:	1a9a      	subs	r2, r3, r2
 8000258:	fbb2 f0fe 	udiv	r0, r2, lr
 800025c:	fb0e 2210 	mls	r2, lr, r0, r2
 8000260:	fb00 fc0c 	mul.w	ip, r0, ip
 8000264:	b2a3      	uxth	r3, r4
 8000266:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800026a:	459c      	cmp	ip, r3
 800026c:	d909      	bls.n	8000282 <__udivmoddi4+0x8e>
 800026e:	18fb      	adds	r3, r7, r3
 8000270:	f100 32ff 	add.w	r2, r0, #4294967295
 8000274:	f080 80d7 	bcs.w	8000426 <__udivmoddi4+0x232>
 8000278:	459c      	cmp	ip, r3
 800027a:	f240 80d4 	bls.w	8000426 <__udivmoddi4+0x232>
 800027e:	443b      	add	r3, r7
 8000280:	3802      	subs	r0, #2
 8000282:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000286:	2100      	movs	r1, #0
 8000288:	eba3 030c 	sub.w	r3, r3, ip
 800028c:	b11d      	cbz	r5, 8000296 <__udivmoddi4+0xa2>
 800028e:	2200      	movs	r2, #0
 8000290:	40f3      	lsrs	r3, r6
 8000292:	e9c5 3200 	strd	r3, r2, [r5]
 8000296:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800029a:	428b      	cmp	r3, r1
 800029c:	d905      	bls.n	80002aa <__udivmoddi4+0xb6>
 800029e:	b10d      	cbz	r5, 80002a4 <__udivmoddi4+0xb0>
 80002a0:	e9c5 0100 	strd	r0, r1, [r5]
 80002a4:	2100      	movs	r1, #0
 80002a6:	4608      	mov	r0, r1
 80002a8:	e7f5      	b.n	8000296 <__udivmoddi4+0xa2>
 80002aa:	fab3 f183 	clz	r1, r3
 80002ae:	2900      	cmp	r1, #0
 80002b0:	d146      	bne.n	8000340 <__udivmoddi4+0x14c>
 80002b2:	4573      	cmp	r3, lr
 80002b4:	d302      	bcc.n	80002bc <__udivmoddi4+0xc8>
 80002b6:	4282      	cmp	r2, r0
 80002b8:	f200 8108 	bhi.w	80004cc <__udivmoddi4+0x2d8>
 80002bc:	1a84      	subs	r4, r0, r2
 80002be:	eb6e 0203 	sbc.w	r2, lr, r3
 80002c2:	2001      	movs	r0, #1
 80002c4:	4690      	mov	r8, r2
 80002c6:	2d00      	cmp	r5, #0
 80002c8:	d0e5      	beq.n	8000296 <__udivmoddi4+0xa2>
 80002ca:	e9c5 4800 	strd	r4, r8, [r5]
 80002ce:	e7e2      	b.n	8000296 <__udivmoddi4+0xa2>
 80002d0:	2a00      	cmp	r2, #0
 80002d2:	f000 8091 	beq.w	80003f8 <__udivmoddi4+0x204>
 80002d6:	fab2 f682 	clz	r6, r2
 80002da:	2e00      	cmp	r6, #0
 80002dc:	f040 80a5 	bne.w	800042a <__udivmoddi4+0x236>
 80002e0:	1a8a      	subs	r2, r1, r2
 80002e2:	2101      	movs	r1, #1
 80002e4:	0c03      	lsrs	r3, r0, #16
 80002e6:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80002ea:	b280      	uxth	r0, r0
 80002ec:	b2bc      	uxth	r4, r7
 80002ee:	fbb2 fcfe 	udiv	ip, r2, lr
 80002f2:	fb0e 221c 	mls	r2, lr, ip, r2
 80002f6:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80002fa:	fb04 f20c 	mul.w	r2, r4, ip
 80002fe:	429a      	cmp	r2, r3
 8000300:	d907      	bls.n	8000312 <__udivmoddi4+0x11e>
 8000302:	18fb      	adds	r3, r7, r3
 8000304:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000308:	d202      	bcs.n	8000310 <__udivmoddi4+0x11c>
 800030a:	429a      	cmp	r2, r3
 800030c:	f200 80e3 	bhi.w	80004d6 <__udivmoddi4+0x2e2>
 8000310:	46c4      	mov	ip, r8
 8000312:	1a9b      	subs	r3, r3, r2
 8000314:	fbb3 f2fe 	udiv	r2, r3, lr
 8000318:	fb0e 3312 	mls	r3, lr, r2, r3
 800031c:	fb02 f404 	mul.w	r4, r2, r4
 8000320:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000324:	429c      	cmp	r4, r3
 8000326:	d907      	bls.n	8000338 <__udivmoddi4+0x144>
 8000328:	18fb      	adds	r3, r7, r3
 800032a:	f102 30ff 	add.w	r0, r2, #4294967295
 800032e:	d202      	bcs.n	8000336 <__udivmoddi4+0x142>
 8000330:	429c      	cmp	r4, r3
 8000332:	f200 80cd 	bhi.w	80004d0 <__udivmoddi4+0x2dc>
 8000336:	4602      	mov	r2, r0
 8000338:	1b1b      	subs	r3, r3, r4
 800033a:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 800033e:	e7a5      	b.n	800028c <__udivmoddi4+0x98>
 8000340:	f1c1 0620 	rsb	r6, r1, #32
 8000344:	408b      	lsls	r3, r1
 8000346:	fa22 f706 	lsr.w	r7, r2, r6
 800034a:	431f      	orrs	r7, r3
 800034c:	fa2e fa06 	lsr.w	sl, lr, r6
 8000350:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000354:	fbba f8f9 	udiv	r8, sl, r9
 8000358:	fa0e fe01 	lsl.w	lr, lr, r1
 800035c:	fa20 f306 	lsr.w	r3, r0, r6
 8000360:	fb09 aa18 	mls	sl, r9, r8, sl
 8000364:	fa1f fc87 	uxth.w	ip, r7
 8000368:	ea43 030e 	orr.w	r3, r3, lr
 800036c:	fa00 fe01 	lsl.w	lr, r0, r1
 8000370:	fb08 f00c 	mul.w	r0, r8, ip
 8000374:	0c1c      	lsrs	r4, r3, #16
 8000376:	ea44 440a 	orr.w	r4, r4, sl, lsl #16
 800037a:	42a0      	cmp	r0, r4
 800037c:	fa02 f201 	lsl.w	r2, r2, r1
 8000380:	d90a      	bls.n	8000398 <__udivmoddi4+0x1a4>
 8000382:	193c      	adds	r4, r7, r4
 8000384:	f108 3aff 	add.w	sl, r8, #4294967295
 8000388:	f080 809e 	bcs.w	80004c8 <__udivmoddi4+0x2d4>
 800038c:	42a0      	cmp	r0, r4
 800038e:	f240 809b 	bls.w	80004c8 <__udivmoddi4+0x2d4>
 8000392:	f1a8 0802 	sub.w	r8, r8, #2
 8000396:	443c      	add	r4, r7
 8000398:	1a24      	subs	r4, r4, r0
 800039a:	b298      	uxth	r0, r3
 800039c:	fbb4 f3f9 	udiv	r3, r4, r9
 80003a0:	fb09 4413 	mls	r4, r9, r3, r4
 80003a4:	fb03 fc0c 	mul.w	ip, r3, ip
 80003a8:	ea40 4404 	orr.w	r4, r0, r4, lsl #16
 80003ac:	45a4      	cmp	ip, r4
 80003ae:	d909      	bls.n	80003c4 <__udivmoddi4+0x1d0>
 80003b0:	193c      	adds	r4, r7, r4
 80003b2:	f103 30ff 	add.w	r0, r3, #4294967295
 80003b6:	f080 8085 	bcs.w	80004c4 <__udivmoddi4+0x2d0>
 80003ba:	45a4      	cmp	ip, r4
 80003bc:	f240 8082 	bls.w	80004c4 <__udivmoddi4+0x2d0>
 80003c0:	3b02      	subs	r3, #2
 80003c2:	443c      	add	r4, r7
 80003c4:	ea43 4008 	orr.w	r0, r3, r8, lsl #16
 80003c8:	eba4 040c 	sub.w	r4, r4, ip
 80003cc:	fba0 8c02 	umull	r8, ip, r0, r2
 80003d0:	4564      	cmp	r4, ip
 80003d2:	4643      	mov	r3, r8
 80003d4:	46e1      	mov	r9, ip
 80003d6:	d364      	bcc.n	80004a2 <__udivmoddi4+0x2ae>
 80003d8:	d061      	beq.n	800049e <__udivmoddi4+0x2aa>
 80003da:	b15d      	cbz	r5, 80003f4 <__udivmoddi4+0x200>
 80003dc:	ebbe 0203 	subs.w	r2, lr, r3
 80003e0:	eb64 0409 	sbc.w	r4, r4, r9
 80003e4:	fa04 f606 	lsl.w	r6, r4, r6
 80003e8:	fa22 f301 	lsr.w	r3, r2, r1
 80003ec:	431e      	orrs	r6, r3
 80003ee:	40cc      	lsrs	r4, r1
 80003f0:	e9c5 6400 	strd	r6, r4, [r5]
 80003f4:	2100      	movs	r1, #0
 80003f6:	e74e      	b.n	8000296 <__udivmoddi4+0xa2>
 80003f8:	fbb1 fcf2 	udiv	ip, r1, r2
 80003fc:	0c01      	lsrs	r1, r0, #16
 80003fe:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000402:	b280      	uxth	r0, r0
 8000404:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000408:	463b      	mov	r3, r7
 800040a:	fbb1 f1f7 	udiv	r1, r1, r7
 800040e:	4638      	mov	r0, r7
 8000410:	463c      	mov	r4, r7
 8000412:	46b8      	mov	r8, r7
 8000414:	46be      	mov	lr, r7
 8000416:	2620      	movs	r6, #32
 8000418:	eba2 0208 	sub.w	r2, r2, r8
 800041c:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000420:	e765      	b.n	80002ee <__udivmoddi4+0xfa>
 8000422:	4601      	mov	r1, r0
 8000424:	e717      	b.n	8000256 <__udivmoddi4+0x62>
 8000426:	4610      	mov	r0, r2
 8000428:	e72b      	b.n	8000282 <__udivmoddi4+0x8e>
 800042a:	f1c6 0120 	rsb	r1, r6, #32
 800042e:	fa2e fc01 	lsr.w	ip, lr, r1
 8000432:	40b7      	lsls	r7, r6
 8000434:	fa0e fe06 	lsl.w	lr, lr, r6
 8000438:	fa20 f101 	lsr.w	r1, r0, r1
 800043c:	ea41 010e 	orr.w	r1, r1, lr
 8000440:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000444:	fbbc f8fe 	udiv	r8, ip, lr
 8000448:	b2bc      	uxth	r4, r7
 800044a:	fb0e cc18 	mls	ip, lr, r8, ip
 800044e:	fb08 f904 	mul.w	r9, r8, r4
 8000452:	0c0a      	lsrs	r2, r1, #16
 8000454:	ea42 420c 	orr.w	r2, r2, ip, lsl #16
 8000458:	40b0      	lsls	r0, r6
 800045a:	4591      	cmp	r9, r2
 800045c:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000460:	b280      	uxth	r0, r0
 8000462:	d93e      	bls.n	80004e2 <__udivmoddi4+0x2ee>
 8000464:	18ba      	adds	r2, r7, r2
 8000466:	f108 3cff 	add.w	ip, r8, #4294967295
 800046a:	d201      	bcs.n	8000470 <__udivmoddi4+0x27c>
 800046c:	4591      	cmp	r9, r2
 800046e:	d81f      	bhi.n	80004b0 <__udivmoddi4+0x2bc>
 8000470:	eba2 0209 	sub.w	r2, r2, r9
 8000474:	fbb2 f9fe 	udiv	r9, r2, lr
 8000478:	fb09 f804 	mul.w	r8, r9, r4
 800047c:	fb0e 2a19 	mls	sl, lr, r9, r2
 8000480:	b28a      	uxth	r2, r1
 8000482:	ea42 420a 	orr.w	r2, r2, sl, lsl #16
 8000486:	4542      	cmp	r2, r8
 8000488:	d229      	bcs.n	80004de <__udivmoddi4+0x2ea>
 800048a:	18ba      	adds	r2, r7, r2
 800048c:	f109 31ff 	add.w	r1, r9, #4294967295
 8000490:	d2c2      	bcs.n	8000418 <__udivmoddi4+0x224>
 8000492:	4542      	cmp	r2, r8
 8000494:	d2c0      	bcs.n	8000418 <__udivmoddi4+0x224>
 8000496:	f1a9 0102 	sub.w	r1, r9, #2
 800049a:	443a      	add	r2, r7
 800049c:	e7bc      	b.n	8000418 <__udivmoddi4+0x224>
 800049e:	45c6      	cmp	lr, r8
 80004a0:	d29b      	bcs.n	80003da <__udivmoddi4+0x1e6>
 80004a2:	ebb8 0302 	subs.w	r3, r8, r2
 80004a6:	eb6c 0c07 	sbc.w	ip, ip, r7
 80004aa:	3801      	subs	r0, #1
 80004ac:	46e1      	mov	r9, ip
 80004ae:	e794      	b.n	80003da <__udivmoddi4+0x1e6>
 80004b0:	eba7 0909 	sub.w	r9, r7, r9
 80004b4:	444a      	add	r2, r9
 80004b6:	fbb2 f9fe 	udiv	r9, r2, lr
 80004ba:	f1a8 0c02 	sub.w	ip, r8, #2
 80004be:	fb09 f804 	mul.w	r8, r9, r4
 80004c2:	e7db      	b.n	800047c <__udivmoddi4+0x288>
 80004c4:	4603      	mov	r3, r0
 80004c6:	e77d      	b.n	80003c4 <__udivmoddi4+0x1d0>
 80004c8:	46d0      	mov	r8, sl
 80004ca:	e765      	b.n	8000398 <__udivmoddi4+0x1a4>
 80004cc:	4608      	mov	r0, r1
 80004ce:	e6fa      	b.n	80002c6 <__udivmoddi4+0xd2>
 80004d0:	443b      	add	r3, r7
 80004d2:	3a02      	subs	r2, #2
 80004d4:	e730      	b.n	8000338 <__udivmoddi4+0x144>
 80004d6:	f1ac 0c02 	sub.w	ip, ip, #2
 80004da:	443b      	add	r3, r7
 80004dc:	e719      	b.n	8000312 <__udivmoddi4+0x11e>
 80004de:	4649      	mov	r1, r9
 80004e0:	e79a      	b.n	8000418 <__udivmoddi4+0x224>
 80004e2:	eba2 0209 	sub.w	r2, r2, r9
 80004e6:	fbb2 f9fe 	udiv	r9, r2, lr
 80004ea:	46c4      	mov	ip, r8
 80004ec:	fb09 f804 	mul.w	r8, r9, r4
 80004f0:	e7c4      	b.n	800047c <__udivmoddi4+0x288>
 80004f2:	bf00      	nop

080004f4 <__aeabi_idiv0>:
 80004f4:	4770      	bx	lr
 80004f6:	bf00      	nop

080004f8 <CMD_TakePicture>:
#include "usart.h"
#include <string.h>
#include <stdio.h>


void CMD_TakePicture(uint8_t *opcode) {
 80004f8:	b480      	push	{r7}
 80004fa:	b085      	sub	sp, #20
 80004fc:	af00      	add	r7, sp, #0
 80004fe:	6078      	str	r0, [r7, #4]
	uint8_t cam_number 		= opcode[0] % 0x01;			// 0000_0001 mask, TODO - check endianness and ordering of bytes
 8000500:	2300      	movs	r3, #0
 8000502:	73fb      	strb	r3, [r7, #15]
	uint8_t buffer_number 	= opcode[0] & 0x06;	    	// 0000_0110 mask
 8000504:	687b      	ldr	r3, [r7, #4]
 8000506:	781b      	ldrb	r3, [r3, #0]
 8000508:	f003 0306 	and.w	r3, r3, #6
 800050c:	73bb      	strb	r3, [r7, #14]
	uint8_t tries 		 	= opcode[1] & 0x0F;			// 0000_1111 mask
 800050e:	687b      	ldr	r3, [r7, #4]
 8000510:	3301      	adds	r3, #1
 8000512:	781b      	ldrb	r3, [r3, #0]
 8000514:	f003 030f 	and.w	r3, r3, #15
 8000518:	737b      	strb	r3, [r7, #13]
	uint8_t compression		= opcode[1] & 0x30;			// 0011_0000 mask
 800051a:	687b      	ldr	r3, [r7, #4]
 800051c:	3301      	adds	r3, #1
 800051e:	781b      	ldrb	r3, [r3, #0]
 8000520:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 8000524:	733b      	strb	r3, [r7, #12]
	// send take picture command to corresponding camera
	// save incoming picture to buffer
	// Check how much black is on picture. If it doesn't pass filtering, take another picture. Try the corresponding amount of times
	// compress image in selected quality
	//write to tx_buffer: success/failure, index of picture saved and other metadata
}
 8000526:	bf00      	nop
 8000528:	3714      	adds	r7, #20
 800052a:	46bd      	mov	sp, r7
 800052c:	bc80      	pop	{r7}
 800052e:	4770      	bx	lr

08000530 <CMD_TakePictureForced>:

// ===== Example Handlers =====
void CMD_TakePictureForced(uint8_t *opcode) {
 8000530:	b480      	push	{r7}
 8000532:	b083      	sub	sp, #12
 8000534:	af00      	add	r7, sp, #0
 8000536:	6078      	str	r0, [r7, #4]

}
 8000538:	bf00      	nop
 800053a:	370c      	adds	r7, #12
 800053c:	46bd      	mov	sp, r7
 800053e:	bc80      	pop	{r7}
 8000540:	4770      	bx	lr

08000542 <CMD_TransmitFrameCompressed>:

void CMD_TransmitFrameCompressed(uint8_t *opcode) {
 8000542:	b480      	push	{r7}
 8000544:	b083      	sub	sp, #12
 8000546:	af00      	add	r7, sp, #0
 8000548:	6078      	str	r0, [r7, #4]

}
 800054a:	bf00      	nop
 800054c:	370c      	adds	r7, #12
 800054e:	46bd      	mov	sp, r7
 8000550:	bc80      	pop	{r7}
 8000552:	4770      	bx	lr

08000554 <CMD_TransmitFrameRaw>:

void CMD_TransmitFrameRaw(uint8_t *opcode) {
 8000554:	b480      	push	{r7}
 8000556:	b083      	sub	sp, #12
 8000558:	af00      	add	r7, sp, #0
 800055a:	6078      	str	r0, [r7, #4]

}
 800055c:	bf00      	nop
 800055e:	370c      	adds	r7, #12
 8000560:	46bd      	mov	sp, r7
 8000562:	bc80      	pop	{r7}
 8000564:	4770      	bx	lr

08000566 <CMD_GetStatus>:

void CMD_GetStatus(uint8_t *opcode) {
 8000566:	b480      	push	{r7}
 8000568:	b083      	sub	sp, #12
 800056a:	af00      	add	r7, sp, #0
 800056c:	6078      	str	r0, [r7, #4]

}
 800056e:	bf00      	nop
 8000570:	370c      	adds	r7, #12
 8000572:	46bd      	mov	sp, r7
 8000574:	bc80      	pop	{r7}
 8000576:	4770      	bx	lr

08000578 <CMD_BackupVolatileMemory>:

void CMD_BackupVolatileMemory(uint8_t *opcode) {
 8000578:	b480      	push	{r7}
 800057a:	b083      	sub	sp, #12
 800057c:	af00      	add	r7, sp, #0
 800057e:	6078      	str	r0, [r7, #4]

}
 8000580:	bf00      	nop
 8000582:	370c      	adds	r7, #12
 8000584:	46bd      	mov	sp, r7
 8000586:	bc80      	pop	{r7}
 8000588:	4770      	bx	lr

0800058a <CMD_ResetPayload>:

void CMD_ResetPayload(uint8_t *opcode) {
 800058a:	b480      	push	{r7}
 800058c:	b083      	sub	sp, #12
 800058e:	af00      	add	r7, sp, #0
 8000590:	6078      	str	r0, [r7, #4]

}
 8000592:	bf00      	nop
 8000594:	370c      	adds	r7, #12
 8000596:	46bd      	mov	sp, r7
 8000598:	bc80      	pop	{r7}
 800059a:	4770      	bx	lr

0800059c <GetCommand>:

const uint16_t COMMAND_COUNT = sizeof(command_table) / sizeof(command_table[0]);

// ===== Lookup Function =====
const command_t* GetCommand(uint8_t instruction_number)
{
 800059c:	b580      	push	{r7, lr}
 800059e:	b084      	sub	sp, #16
 80005a0:	af00      	add	r7, sp, #0
 80005a2:	4603      	mov	r3, r0
 80005a4:	71fb      	strb	r3, [r7, #7]
    for (size_t i = 0; i < COMMAND_COUNT; i++) {
 80005a6:	2300      	movs	r3, #0
 80005a8:	60fb      	str	r3, [r7, #12]
 80005aa:	e029      	b.n	8000600 <GetCommand+0x64>
        if (command_table[i].instruction_number == instruction_number) {
 80005ac:	491b      	ldr	r1, [pc, #108]	@ (800061c <GetCommand+0x80>)
 80005ae:	68fa      	ldr	r2, [r7, #12]
 80005b0:	4613      	mov	r3, r2
 80005b2:	005b      	lsls	r3, r3, #1
 80005b4:	4413      	add	r3, r2
 80005b6:	00db      	lsls	r3, r3, #3
 80005b8:	440b      	add	r3, r1
 80005ba:	3304      	adds	r3, #4
 80005bc:	781b      	ldrb	r3, [r3, #0]
 80005be:	79fa      	ldrb	r2, [r7, #7]
 80005c0:	429a      	cmp	r2, r3
 80005c2:	d11a      	bne.n	80005fa <GetCommand+0x5e>
        	sprintf(log_message, "Received command %s", command_table[i].name);
 80005c4:	4b16      	ldr	r3, [pc, #88]	@ (8000620 <GetCommand+0x84>)
 80005c6:	6818      	ldr	r0, [r3, #0]
 80005c8:	4914      	ldr	r1, [pc, #80]	@ (800061c <GetCommand+0x80>)
 80005ca:	68fa      	ldr	r2, [r7, #12]
 80005cc:	4613      	mov	r3, r2
 80005ce:	005b      	lsls	r3, r3, #1
 80005d0:	4413      	add	r3, r2
 80005d2:	00db      	lsls	r3, r3, #3
 80005d4:	440b      	add	r3, r1
 80005d6:	681b      	ldr	r3, [r3, #0]
 80005d8:	461a      	mov	r2, r3
 80005da:	4912      	ldr	r1, [pc, #72]	@ (8000624 <GetCommand+0x88>)
 80005dc:	f003 f88c 	bl	80036f8 <siprintf>
        	Log(log_message);
 80005e0:	4b0f      	ldr	r3, [pc, #60]	@ (8000620 <GetCommand+0x84>)
 80005e2:	681b      	ldr	r3, [r3, #0]
 80005e4:	4618      	mov	r0, r3
 80005e6:	f000 fbe5 	bl	8000db4 <Log>
            return &command_table[i];
 80005ea:	68fa      	ldr	r2, [r7, #12]
 80005ec:	4613      	mov	r3, r2
 80005ee:	005b      	lsls	r3, r3, #1
 80005f0:	4413      	add	r3, r2
 80005f2:	00db      	lsls	r3, r3, #3
 80005f4:	4a09      	ldr	r2, [pc, #36]	@ (800061c <GetCommand+0x80>)
 80005f6:	4413      	add	r3, r2
 80005f8:	e00b      	b.n	8000612 <GetCommand+0x76>
    for (size_t i = 0; i < COMMAND_COUNT; i++) {
 80005fa:	68fb      	ldr	r3, [r7, #12]
 80005fc:	3301      	adds	r3, #1
 80005fe:	60fb      	str	r3, [r7, #12]
 8000600:	2307      	movs	r3, #7
 8000602:	461a      	mov	r2, r3
 8000604:	68fb      	ldr	r3, [r7, #12]
 8000606:	4293      	cmp	r3, r2
 8000608:	d3d0      	bcc.n	80005ac <GetCommand+0x10>
        }
    }
    Log("Invalid command received, not executed.");
 800060a:	4807      	ldr	r0, [pc, #28]	@ (8000628 <GetCommand+0x8c>)
 800060c:	f000 fbd2 	bl	8000db4 <Log>
    return NULL;
 8000610:	2300      	movs	r3, #0
}
 8000612:	4618      	mov	r0, r3
 8000614:	3710      	adds	r7, #16
 8000616:	46bd      	mov	sp, r7
 8000618:	bd80      	pop	{r7, pc}
 800061a:	bf00      	nop
 800061c:	080043f8 	.word	0x080043f8
 8000620:	20000230 	.word	0x20000230
 8000624:	0800432c 	.word	0x0800432c
 8000628:	08004340 	.word	0x08004340

0800062c <ExecuteCommand>:

// ===== Execute Function =====
int ExecuteCommand(const command_t *command, uint8_t *opcode)
{
 800062c:	b580      	push	{r7, lr}
 800062e:	b094      	sub	sp, #80	@ 0x50
 8000630:	af02      	add	r7, sp, #8
 8000632:	6078      	str	r0, [r7, #4]
 8000634:	6039      	str	r1, [r7, #0]
    if (!command) return 0;
 8000636:	687b      	ldr	r3, [r7, #4]
 8000638:	2b00      	cmp	r3, #0
 800063a:	d101      	bne.n	8000640 <ExecuteCommand+0x14>
 800063c:	2300      	movs	r3, #0
 800063e:	e024      	b.n	800068a <ExecuteCommand+0x5e>

    command->handler(opcode);
 8000640:	687b      	ldr	r3, [r7, #4]
 8000642:	689b      	ldr	r3, [r3, #8]
 8000644:	6838      	ldr	r0, [r7, #0]
 8000646:	4798      	blx	r3
    if(command->takes_opcode){
 8000648:	687b      	ldr	r3, [r7, #4]
 800064a:	691b      	ldr	r3, [r3, #16]
 800064c:	2b00      	cmp	r3, #0
 800064e:	d018      	beq.n	8000682 <ExecuteCommand+0x56>
    	char opcode_text[60];
    	snprintf(opcode_text, sizeof(opcode_text), "Command executed successfully with opcode %02x %02x %02x", opcode[0], opcode[1], opcode[2]);
 8000650:	683b      	ldr	r3, [r7, #0]
 8000652:	781b      	ldrb	r3, [r3, #0]
 8000654:	4619      	mov	r1, r3
 8000656:	683b      	ldr	r3, [r7, #0]
 8000658:	3301      	adds	r3, #1
 800065a:	781b      	ldrb	r3, [r3, #0]
 800065c:	461a      	mov	r2, r3
 800065e:	683b      	ldr	r3, [r7, #0]
 8000660:	3302      	adds	r3, #2
 8000662:	781b      	ldrb	r3, [r3, #0]
 8000664:	f107 000c 	add.w	r0, r7, #12
 8000668:	9301      	str	r3, [sp, #4]
 800066a:	9200      	str	r2, [sp, #0]
 800066c:	460b      	mov	r3, r1
 800066e:	4a09      	ldr	r2, [pc, #36]	@ (8000694 <ExecuteCommand+0x68>)
 8000670:	213c      	movs	r1, #60	@ 0x3c
 8000672:	f003 f80b 	bl	800368c <sniprintf>
    	Log(opcode_text);
 8000676:	f107 030c 	add.w	r3, r7, #12
 800067a:	4618      	mov	r0, r3
 800067c:	f000 fb9a 	bl	8000db4 <Log>
 8000680:	e002      	b.n	8000688 <ExecuteCommand+0x5c>
    }
    else
    	Log("Command executed successfully");
 8000682:	4805      	ldr	r0, [pc, #20]	@ (8000698 <ExecuteCommand+0x6c>)
 8000684:	f000 fb96 	bl	8000db4 <Log>
    return 1;
 8000688:	2301      	movs	r3, #1
}
 800068a:	4618      	mov	r0, r3
 800068c:	3748      	adds	r7, #72	@ 0x48
 800068e:	46bd      	mov	sp, r7
 8000690:	bd80      	pop	{r7, pc}
 8000692:	bf00      	nop
 8000694:	08004368 	.word	0x08004368
 8000698:	080043a4 	.word	0x080043a4

0800069c <MX_DCMI_Init>:

DCMI_HandleTypeDef hdcmi;

/* DCMI init function */
void MX_DCMI_Init(void)
{
 800069c:	b580      	push	{r7, lr}
 800069e:	af00      	add	r7, sp, #0
  /* USER CODE END DCMI_Init 0 */

  /* USER CODE BEGIN DCMI_Init 1 */

  /* USER CODE END DCMI_Init 1 */
  hdcmi.Instance = DCMI;
 80006a0:	4b10      	ldr	r3, [pc, #64]	@ (80006e4 <MX_DCMI_Init+0x48>)
 80006a2:	4a11      	ldr	r2, [pc, #68]	@ (80006e8 <MX_DCMI_Init+0x4c>)
 80006a4:	601a      	str	r2, [r3, #0]
  hdcmi.Init.SynchroMode = DCMI_SYNCHRO_HARDWARE;
 80006a6:	4b0f      	ldr	r3, [pc, #60]	@ (80006e4 <MX_DCMI_Init+0x48>)
 80006a8:	2200      	movs	r2, #0
 80006aa:	605a      	str	r2, [r3, #4]
  hdcmi.Init.PCKPolarity = DCMI_PCKPOLARITY_FALLING;
 80006ac:	4b0d      	ldr	r3, [pc, #52]	@ (80006e4 <MX_DCMI_Init+0x48>)
 80006ae:	2200      	movs	r2, #0
 80006b0:	609a      	str	r2, [r3, #8]
  hdcmi.Init.VSPolarity = DCMI_VSPOLARITY_HIGH;
 80006b2:	4b0c      	ldr	r3, [pc, #48]	@ (80006e4 <MX_DCMI_Init+0x48>)
 80006b4:	2280      	movs	r2, #128	@ 0x80
 80006b6:	60da      	str	r2, [r3, #12]
  hdcmi.Init.HSPolarity = DCMI_HSPOLARITY_HIGH;
 80006b8:	4b0a      	ldr	r3, [pc, #40]	@ (80006e4 <MX_DCMI_Init+0x48>)
 80006ba:	2240      	movs	r2, #64	@ 0x40
 80006bc:	611a      	str	r2, [r3, #16]
  hdcmi.Init.CaptureRate = DCMI_CR_ALL_FRAME;
 80006be:	4b09      	ldr	r3, [pc, #36]	@ (80006e4 <MX_DCMI_Init+0x48>)
 80006c0:	2200      	movs	r2, #0
 80006c2:	615a      	str	r2, [r3, #20]
  hdcmi.Init.ExtendedDataMode = DCMI_EXTEND_DATA_8B;
 80006c4:	4b07      	ldr	r3, [pc, #28]	@ (80006e4 <MX_DCMI_Init+0x48>)
 80006c6:	2200      	movs	r2, #0
 80006c8:	619a      	str	r2, [r3, #24]
  hdcmi.Init.JPEGMode = DCMI_JPEG_DISABLE;
 80006ca:	4b06      	ldr	r3, [pc, #24]	@ (80006e4 <MX_DCMI_Init+0x48>)
 80006cc:	2200      	movs	r2, #0
 80006ce:	621a      	str	r2, [r3, #32]
  if (HAL_DCMI_Init(&hdcmi) != HAL_OK)
 80006d0:	4804      	ldr	r0, [pc, #16]	@ (80006e4 <MX_DCMI_Init+0x48>)
 80006d2:	f001 f91c 	bl	800190e <HAL_DCMI_Init>
 80006d6:	4603      	mov	r3, r0
 80006d8:	2b00      	cmp	r3, #0
 80006da:	d001      	beq.n	80006e0 <MX_DCMI_Init+0x44>
  {
    Error_Handler();
 80006dc:	f000 fc9a 	bl	8001014 <Error_Handler>
  }
  /* USER CODE BEGIN DCMI_Init 2 */

  /* USER CODE END DCMI_Init 2 */

}
 80006e0:	bf00      	nop
 80006e2:	bd80      	pop	{r7, pc}
 80006e4:	20000078 	.word	0x20000078
 80006e8:	50050000 	.word	0x50050000

080006ec <HAL_DCMI_MspInit>:

void HAL_DCMI_MspInit(DCMI_HandleTypeDef* dcmiHandle)
{
 80006ec:	b580      	push	{r7, lr}
 80006ee:	b08c      	sub	sp, #48	@ 0x30
 80006f0:	af00      	add	r7, sp, #0
 80006f2:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80006f4:	f107 031c 	add.w	r3, r7, #28
 80006f8:	2200      	movs	r2, #0
 80006fa:	601a      	str	r2, [r3, #0]
 80006fc:	605a      	str	r2, [r3, #4]
 80006fe:	609a      	str	r2, [r3, #8]
 8000700:	60da      	str	r2, [r3, #12]
 8000702:	611a      	str	r2, [r3, #16]
  if(dcmiHandle->Instance==DCMI)
 8000704:	687b      	ldr	r3, [r7, #4]
 8000706:	681b      	ldr	r3, [r3, #0]
 8000708:	4a47      	ldr	r2, [pc, #284]	@ (8000828 <HAL_DCMI_MspInit+0x13c>)
 800070a:	4293      	cmp	r3, r2
 800070c:	f040 8088 	bne.w	8000820 <HAL_DCMI_MspInit+0x134>
  {
  /* USER CODE BEGIN DCMI_MspInit 0 */

  /* USER CODE END DCMI_MspInit 0 */
    /* DCMI clock enable */
    __HAL_RCC_DCMI_CLK_ENABLE();
 8000710:	2300      	movs	r3, #0
 8000712:	61bb      	str	r3, [r7, #24]
 8000714:	4b45      	ldr	r3, [pc, #276]	@ (800082c <HAL_DCMI_MspInit+0x140>)
 8000716:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8000718:	4a44      	ldr	r2, [pc, #272]	@ (800082c <HAL_DCMI_MspInit+0x140>)
 800071a:	f043 0301 	orr.w	r3, r3, #1
 800071e:	6353      	str	r3, [r2, #52]	@ 0x34
 8000720:	4b42      	ldr	r3, [pc, #264]	@ (800082c <HAL_DCMI_MspInit+0x140>)
 8000722:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8000724:	f003 0301 	and.w	r3, r3, #1
 8000728:	61bb      	str	r3, [r7, #24]
 800072a:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800072c:	2300      	movs	r3, #0
 800072e:	617b      	str	r3, [r7, #20]
 8000730:	4b3e      	ldr	r3, [pc, #248]	@ (800082c <HAL_DCMI_MspInit+0x140>)
 8000732:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000734:	4a3d      	ldr	r2, [pc, #244]	@ (800082c <HAL_DCMI_MspInit+0x140>)
 8000736:	f043 0301 	orr.w	r3, r3, #1
 800073a:	6313      	str	r3, [r2, #48]	@ 0x30
 800073c:	4b3b      	ldr	r3, [pc, #236]	@ (800082c <HAL_DCMI_MspInit+0x140>)
 800073e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000740:	f003 0301 	and.w	r3, r3, #1
 8000744:	617b      	str	r3, [r7, #20]
 8000746:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8000748:	2300      	movs	r3, #0
 800074a:	613b      	str	r3, [r7, #16]
 800074c:	4b37      	ldr	r3, [pc, #220]	@ (800082c <HAL_DCMI_MspInit+0x140>)
 800074e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000750:	4a36      	ldr	r2, [pc, #216]	@ (800082c <HAL_DCMI_MspInit+0x140>)
 8000752:	f043 0304 	orr.w	r3, r3, #4
 8000756:	6313      	str	r3, [r2, #48]	@ 0x30
 8000758:	4b34      	ldr	r3, [pc, #208]	@ (800082c <HAL_DCMI_MspInit+0x140>)
 800075a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800075c:	f003 0304 	and.w	r3, r3, #4
 8000760:	613b      	str	r3, [r7, #16]
 8000762:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000764:	2300      	movs	r3, #0
 8000766:	60fb      	str	r3, [r7, #12]
 8000768:	4b30      	ldr	r3, [pc, #192]	@ (800082c <HAL_DCMI_MspInit+0x140>)
 800076a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800076c:	4a2f      	ldr	r2, [pc, #188]	@ (800082c <HAL_DCMI_MspInit+0x140>)
 800076e:	f043 0302 	orr.w	r3, r3, #2
 8000772:	6313      	str	r3, [r2, #48]	@ 0x30
 8000774:	4b2d      	ldr	r3, [pc, #180]	@ (800082c <HAL_DCMI_MspInit+0x140>)
 8000776:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000778:	f003 0302 	and.w	r3, r3, #2
 800077c:	60fb      	str	r3, [r7, #12]
 800077e:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOE_CLK_ENABLE();
 8000780:	2300      	movs	r3, #0
 8000782:	60bb      	str	r3, [r7, #8]
 8000784:	4b29      	ldr	r3, [pc, #164]	@ (800082c <HAL_DCMI_MspInit+0x140>)
 8000786:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000788:	4a28      	ldr	r2, [pc, #160]	@ (800082c <HAL_DCMI_MspInit+0x140>)
 800078a:	f043 0310 	orr.w	r3, r3, #16
 800078e:	6313      	str	r3, [r2, #48]	@ 0x30
 8000790:	4b26      	ldr	r3, [pc, #152]	@ (800082c <HAL_DCMI_MspInit+0x140>)
 8000792:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000794:	f003 0310 	and.w	r3, r3, #16
 8000798:	60bb      	str	r3, [r7, #8]
 800079a:	68bb      	ldr	r3, [r7, #8]
    PB7     ------> DCMI_VSYNC
    PB8     ------> DCMI_D6
    PB9     ------> DCMI_D7
    PE1     ------> DCMI_D3
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_6;
 800079c:	2350      	movs	r3, #80	@ 0x50
 800079e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80007a0:	2302      	movs	r3, #2
 80007a2:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80007a4:	2300      	movs	r3, #0
 80007a6:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80007a8:	2300      	movs	r3, #0
 80007aa:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF13_DCMI;
 80007ac:	230d      	movs	r3, #13
 80007ae:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80007b0:	f107 031c 	add.w	r3, r7, #28
 80007b4:	4619      	mov	r1, r3
 80007b6:	481e      	ldr	r0, [pc, #120]	@ (8000830 <HAL_DCMI_MspInit+0x144>)
 80007b8:	f001 f910 	bl	80019dc <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_11;
 80007bc:	f44f 631c 	mov.w	r3, #2496	@ 0x9c0
 80007c0:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80007c2:	2302      	movs	r3, #2
 80007c4:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80007c6:	2300      	movs	r3, #0
 80007c8:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80007ca:	2300      	movs	r3, #0
 80007cc:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF13_DCMI;
 80007ce:	230d      	movs	r3, #13
 80007d0:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80007d2:	f107 031c 	add.w	r3, r7, #28
 80007d6:	4619      	mov	r1, r3
 80007d8:	4816      	ldr	r0, [pc, #88]	@ (8000834 <HAL_DCMI_MspInit+0x148>)
 80007da:	f001 f8ff 	bl	80019dc <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9;
 80007de:	f44f 7370 	mov.w	r3, #960	@ 0x3c0
 80007e2:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80007e4:	2302      	movs	r3, #2
 80007e6:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80007e8:	2300      	movs	r3, #0
 80007ea:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80007ec:	2300      	movs	r3, #0
 80007ee:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF13_DCMI;
 80007f0:	230d      	movs	r3, #13
 80007f2:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80007f4:	f107 031c 	add.w	r3, r7, #28
 80007f8:	4619      	mov	r1, r3
 80007fa:	480f      	ldr	r0, [pc, #60]	@ (8000838 <HAL_DCMI_MspInit+0x14c>)
 80007fc:	f001 f8ee 	bl	80019dc <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_1;
 8000800:	2302      	movs	r3, #2
 8000802:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000804:	2302      	movs	r3, #2
 8000806:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000808:	2300      	movs	r3, #0
 800080a:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800080c:	2300      	movs	r3, #0
 800080e:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF13_DCMI;
 8000810:	230d      	movs	r3, #13
 8000812:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8000814:	f107 031c 	add.w	r3, r7, #28
 8000818:	4619      	mov	r1, r3
 800081a:	4808      	ldr	r0, [pc, #32]	@ (800083c <HAL_DCMI_MspInit+0x150>)
 800081c:	f001 f8de 	bl	80019dc <HAL_GPIO_Init>

  /* USER CODE BEGIN DCMI_MspInit 1 */

  /* USER CODE END DCMI_MspInit 1 */
  }
}
 8000820:	bf00      	nop
 8000822:	3730      	adds	r7, #48	@ 0x30
 8000824:	46bd      	mov	sp, r7
 8000826:	bd80      	pop	{r7, pc}
 8000828:	50050000 	.word	0x50050000
 800082c:	40023800 	.word	0x40023800
 8000830:	40020000 	.word	0x40020000
 8000834:	40020800 	.word	0x40020800
 8000838:	40020400 	.word	0x40020400
 800083c:	40021000 	.word	0x40021000

08000840 <MX_FSMC_Init>:

SRAM_HandleTypeDef hsram1;

/* FSMC initialization function */
void MX_FSMC_Init(void)
{
 8000840:	b580      	push	{r7, lr}
 8000842:	b088      	sub	sp, #32
 8000844:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN FSMC_Init 0 */

  /* USER CODE END FSMC_Init 0 */

  FSMC_NORSRAM_TimingTypeDef Timing = {0};
 8000846:	1d3b      	adds	r3, r7, #4
 8000848:	2200      	movs	r2, #0
 800084a:	601a      	str	r2, [r3, #0]
 800084c:	605a      	str	r2, [r3, #4]
 800084e:	609a      	str	r2, [r3, #8]
 8000850:	60da      	str	r2, [r3, #12]
 8000852:	611a      	str	r2, [r3, #16]
 8000854:	615a      	str	r2, [r3, #20]
 8000856:	619a      	str	r2, [r3, #24]

  /* USER CODE END FSMC_Init 1 */

  /** Perform the SRAM1 memory initialization sequence
  */
  hsram1.Instance = FSMC_NORSRAM_DEVICE;
 8000858:	4b25      	ldr	r3, [pc, #148]	@ (80008f0 <MX_FSMC_Init+0xb0>)
 800085a:	f04f 4220 	mov.w	r2, #2684354560	@ 0xa0000000
 800085e:	601a      	str	r2, [r3, #0]
  hsram1.Extended = FSMC_NORSRAM_EXTENDED_DEVICE;
 8000860:	4b23      	ldr	r3, [pc, #140]	@ (80008f0 <MX_FSMC_Init+0xb0>)
 8000862:	4a24      	ldr	r2, [pc, #144]	@ (80008f4 <MX_FSMC_Init+0xb4>)
 8000864:	605a      	str	r2, [r3, #4]
  /* hsram1.Init */
  hsram1.Init.NSBank = FSMC_NORSRAM_BANK3;
 8000866:	4b22      	ldr	r3, [pc, #136]	@ (80008f0 <MX_FSMC_Init+0xb0>)
 8000868:	2204      	movs	r2, #4
 800086a:	609a      	str	r2, [r3, #8]
  hsram1.Init.DataAddressMux = FSMC_DATA_ADDRESS_MUX_DISABLE;
 800086c:	4b20      	ldr	r3, [pc, #128]	@ (80008f0 <MX_FSMC_Init+0xb0>)
 800086e:	2200      	movs	r2, #0
 8000870:	60da      	str	r2, [r3, #12]
  hsram1.Init.MemoryType = FSMC_MEMORY_TYPE_SRAM;
 8000872:	4b1f      	ldr	r3, [pc, #124]	@ (80008f0 <MX_FSMC_Init+0xb0>)
 8000874:	2200      	movs	r2, #0
 8000876:	611a      	str	r2, [r3, #16]
  hsram1.Init.MemoryDataWidth = FSMC_NORSRAM_MEM_BUS_WIDTH_16;
 8000878:	4b1d      	ldr	r3, [pc, #116]	@ (80008f0 <MX_FSMC_Init+0xb0>)
 800087a:	2210      	movs	r2, #16
 800087c:	615a      	str	r2, [r3, #20]
  hsram1.Init.BurstAccessMode = FSMC_BURST_ACCESS_MODE_DISABLE;
 800087e:	4b1c      	ldr	r3, [pc, #112]	@ (80008f0 <MX_FSMC_Init+0xb0>)
 8000880:	2200      	movs	r2, #0
 8000882:	619a      	str	r2, [r3, #24]
  hsram1.Init.WaitSignalPolarity = FSMC_WAIT_SIGNAL_POLARITY_LOW;
 8000884:	4b1a      	ldr	r3, [pc, #104]	@ (80008f0 <MX_FSMC_Init+0xb0>)
 8000886:	2200      	movs	r2, #0
 8000888:	61da      	str	r2, [r3, #28]
  hsram1.Init.WrapMode = FSMC_WRAP_MODE_DISABLE;
 800088a:	4b19      	ldr	r3, [pc, #100]	@ (80008f0 <MX_FSMC_Init+0xb0>)
 800088c:	2200      	movs	r2, #0
 800088e:	621a      	str	r2, [r3, #32]
  hsram1.Init.WaitSignalActive = FSMC_WAIT_TIMING_BEFORE_WS;
 8000890:	4b17      	ldr	r3, [pc, #92]	@ (80008f0 <MX_FSMC_Init+0xb0>)
 8000892:	2200      	movs	r2, #0
 8000894:	625a      	str	r2, [r3, #36]	@ 0x24
  hsram1.Init.WriteOperation = FSMC_WRITE_OPERATION_ENABLE;
 8000896:	4b16      	ldr	r3, [pc, #88]	@ (80008f0 <MX_FSMC_Init+0xb0>)
 8000898:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 800089c:	629a      	str	r2, [r3, #40]	@ 0x28
  hsram1.Init.WaitSignal = FSMC_WAIT_SIGNAL_DISABLE;
 800089e:	4b14      	ldr	r3, [pc, #80]	@ (80008f0 <MX_FSMC_Init+0xb0>)
 80008a0:	2200      	movs	r2, #0
 80008a2:	62da      	str	r2, [r3, #44]	@ 0x2c
  hsram1.Init.ExtendedMode = FSMC_EXTENDED_MODE_DISABLE;
 80008a4:	4b12      	ldr	r3, [pc, #72]	@ (80008f0 <MX_FSMC_Init+0xb0>)
 80008a6:	2200      	movs	r2, #0
 80008a8:	631a      	str	r2, [r3, #48]	@ 0x30
  hsram1.Init.AsynchronousWait = FSMC_ASYNCHRONOUS_WAIT_DISABLE;
 80008aa:	4b11      	ldr	r3, [pc, #68]	@ (80008f0 <MX_FSMC_Init+0xb0>)
 80008ac:	2200      	movs	r2, #0
 80008ae:	635a      	str	r2, [r3, #52]	@ 0x34
  hsram1.Init.WriteBurst = FSMC_WRITE_BURST_DISABLE;
 80008b0:	4b0f      	ldr	r3, [pc, #60]	@ (80008f0 <MX_FSMC_Init+0xb0>)
 80008b2:	2200      	movs	r2, #0
 80008b4:	639a      	str	r2, [r3, #56]	@ 0x38
  /* Timing */
  Timing.AddressSetupTime = 2;
 80008b6:	2302      	movs	r3, #2
 80008b8:	607b      	str	r3, [r7, #4]
  Timing.AddressHoldTime = 15;
 80008ba:	230f      	movs	r3, #15
 80008bc:	60bb      	str	r3, [r7, #8]
  Timing.DataSetupTime = 2;
 80008be:	2302      	movs	r3, #2
 80008c0:	60fb      	str	r3, [r7, #12]
  Timing.BusTurnAroundDuration = 2;
 80008c2:	2302      	movs	r3, #2
 80008c4:	613b      	str	r3, [r7, #16]
  Timing.CLKDivision = 16;
 80008c6:	2310      	movs	r3, #16
 80008c8:	617b      	str	r3, [r7, #20]
  Timing.DataLatency = 17;
 80008ca:	2311      	movs	r3, #17
 80008cc:	61bb      	str	r3, [r7, #24]
  Timing.AccessMode = FSMC_ACCESS_MODE_A;
 80008ce:	2300      	movs	r3, #0
 80008d0:	61fb      	str	r3, [r7, #28]
  /* ExtTiming */

  if (HAL_SRAM_Init(&hsram1, &Timing, NULL) != HAL_OK)
 80008d2:	1d3b      	adds	r3, r7, #4
 80008d4:	2200      	movs	r2, #0
 80008d6:	4619      	mov	r1, r3
 80008d8:	4805      	ldr	r0, [pc, #20]	@ (80008f0 <MX_FSMC_Init+0xb0>)
 80008da:	f002 f89c 	bl	8002a16 <HAL_SRAM_Init>
 80008de:	4603      	mov	r3, r0
 80008e0:	2b00      	cmp	r3, #0
 80008e2:	d001      	beq.n	80008e8 <MX_FSMC_Init+0xa8>
  {
    Error_Handler( );
 80008e4:	f000 fb96 	bl	8001014 <Error_Handler>
  }

  /* USER CODE BEGIN FSMC_Init 2 */

  /* USER CODE END FSMC_Init 2 */
}
 80008e8:	bf00      	nop
 80008ea:	3720      	adds	r7, #32
 80008ec:	46bd      	mov	sp, r7
 80008ee:	bd80      	pop	{r7, pc}
 80008f0:	200000b8 	.word	0x200000b8
 80008f4:	a0000104 	.word	0xa0000104

080008f8 <HAL_FSMC_MspInit>:

static uint32_t FSMC_Initialized = 0;

static void HAL_FSMC_MspInit(void){
 80008f8:	b580      	push	{r7, lr}
 80008fa:	b086      	sub	sp, #24
 80008fc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN FSMC_MspInit 0 */

  /* USER CODE END FSMC_MspInit 0 */
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80008fe:	1d3b      	adds	r3, r7, #4
 8000900:	2200      	movs	r2, #0
 8000902:	601a      	str	r2, [r3, #0]
 8000904:	605a      	str	r2, [r3, #4]
 8000906:	609a      	str	r2, [r3, #8]
 8000908:	60da      	str	r2, [r3, #12]
 800090a:	611a      	str	r2, [r3, #16]
  if (FSMC_Initialized) {
 800090c:	4b2c      	ldr	r3, [pc, #176]	@ (80009c0 <HAL_FSMC_MspInit+0xc8>)
 800090e:	681b      	ldr	r3, [r3, #0]
 8000910:	2b00      	cmp	r3, #0
 8000912:	d151      	bne.n	80009b8 <HAL_FSMC_MspInit+0xc0>
    return;
  }
  FSMC_Initialized = 1;
 8000914:	4b2a      	ldr	r3, [pc, #168]	@ (80009c0 <HAL_FSMC_MspInit+0xc8>)
 8000916:	2201      	movs	r2, #1
 8000918:	601a      	str	r2, [r3, #0]

  /* Peripheral clock enable */
  __HAL_RCC_FSMC_CLK_ENABLE();
 800091a:	2300      	movs	r3, #0
 800091c:	603b      	str	r3, [r7, #0]
 800091e:	4b29      	ldr	r3, [pc, #164]	@ (80009c4 <HAL_FSMC_MspInit+0xcc>)
 8000920:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8000922:	4a28      	ldr	r2, [pc, #160]	@ (80009c4 <HAL_FSMC_MspInit+0xcc>)
 8000924:	f043 0301 	orr.w	r3, r3, #1
 8000928:	6393      	str	r3, [r2, #56]	@ 0x38
 800092a:	4b26      	ldr	r3, [pc, #152]	@ (80009c4 <HAL_FSMC_MspInit+0xcc>)
 800092c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800092e:	f003 0301 	and.w	r3, r3, #1
 8000932:	603b      	str	r3, [r7, #0]
 8000934:	683b      	ldr	r3, [r7, #0]
  PD4   ------> FSMC_NOE
  PD5   ------> FSMC_NWE
  PG10   ------> FSMC_NE3
  */
  /* GPIO_InitStruct */
  GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_7|GPIO_PIN_8
 8000936:	f64f 7398 	movw	r3, #65432	@ 0xff98
 800093a:	607b      	str	r3, [r7, #4]
                          |GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_11|GPIO_PIN_12
                          |GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800093c:	2302      	movs	r3, #2
 800093e:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000940:	2300      	movs	r3, #0
 8000942:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000944:	2303      	movs	r3, #3
 8000946:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FSMC;
 8000948:	230c      	movs	r3, #12
 800094a:	617b      	str	r3, [r7, #20]

  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 800094c:	1d3b      	adds	r3, r7, #4
 800094e:	4619      	mov	r1, r3
 8000950:	481d      	ldr	r0, [pc, #116]	@ (80009c8 <HAL_FSMC_MspInit+0xd0>)
 8000952:	f001 f843 	bl	80019dc <HAL_GPIO_Init>

  /* GPIO_InitStruct */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3
 8000956:	f24f 033f 	movw	r3, #61503	@ 0xf03f
 800095a:	607b      	str	r3, [r7, #4]
                          |GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_12|GPIO_PIN_13
                          |GPIO_PIN_14|GPIO_PIN_15;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800095c:	2302      	movs	r3, #2
 800095e:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000960:	2300      	movs	r3, #0
 8000962:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000964:	2303      	movs	r3, #3
 8000966:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FSMC;
 8000968:	230c      	movs	r3, #12
 800096a:	617b      	str	r3, [r7, #20]

  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 800096c:	1d3b      	adds	r3, r7, #4
 800096e:	4619      	mov	r1, r3
 8000970:	4816      	ldr	r0, [pc, #88]	@ (80009cc <HAL_FSMC_MspInit+0xd4>)
 8000972:	f001 f833 	bl	80019dc <HAL_GPIO_Init>

  /* GPIO_InitStruct */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3
 8000976:	f240 433f 	movw	r3, #1087	@ 0x43f
 800097a:	607b      	str	r3, [r7, #4]
                          |GPIO_PIN_4|GPIO_PIN_5|MEMO_CS_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800097c:	2302      	movs	r3, #2
 800097e:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000980:	2300      	movs	r3, #0
 8000982:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000984:	2303      	movs	r3, #3
 8000986:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FSMC;
 8000988:	230c      	movs	r3, #12
 800098a:	617b      	str	r3, [r7, #20]

  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 800098c:	1d3b      	adds	r3, r7, #4
 800098e:	4619      	mov	r1, r3
 8000990:	480f      	ldr	r0, [pc, #60]	@ (80009d0 <HAL_FSMC_MspInit+0xd8>)
 8000992:	f001 f823 	bl	80019dc <HAL_GPIO_Init>

  /* GPIO_InitStruct */
  GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_11
 8000996:	f64f 7333 	movw	r3, #65331	@ 0xff33
 800099a:	607b      	str	r3, [r7, #4]
                          |GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15
                          |GPIO_PIN_0|GPIO_PIN_1|MEMO_OE_Pin|MEMO_WE_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800099c:	2302      	movs	r3, #2
 800099e:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80009a0:	2300      	movs	r3, #0
 80009a2:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80009a4:	2303      	movs	r3, #3
 80009a6:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FSMC;
 80009a8:	230c      	movs	r3, #12
 80009aa:	617b      	str	r3, [r7, #20]

  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80009ac:	1d3b      	adds	r3, r7, #4
 80009ae:	4619      	mov	r1, r3
 80009b0:	4808      	ldr	r0, [pc, #32]	@ (80009d4 <HAL_FSMC_MspInit+0xdc>)
 80009b2:	f001 f813 	bl	80019dc <HAL_GPIO_Init>
 80009b6:	e000      	b.n	80009ba <HAL_FSMC_MspInit+0xc2>
    return;
 80009b8:	bf00      	nop

  /* USER CODE BEGIN FSMC_MspInit 1 */

  /* USER CODE END FSMC_MspInit 1 */
}
 80009ba:	3718      	adds	r7, #24
 80009bc:	46bd      	mov	sp, r7
 80009be:	bd80      	pop	{r7, pc}
 80009c0:	200000fc 	.word	0x200000fc
 80009c4:	40023800 	.word	0x40023800
 80009c8:	40021000 	.word	0x40021000
 80009cc:	40021400 	.word	0x40021400
 80009d0:	40021800 	.word	0x40021800
 80009d4:	40020c00 	.word	0x40020c00

080009d8 <HAL_SRAM_MspInit>:

void HAL_SRAM_MspInit(SRAM_HandleTypeDef* sramHandle){
 80009d8:	b580      	push	{r7, lr}
 80009da:	b082      	sub	sp, #8
 80009dc:	af00      	add	r7, sp, #0
 80009de:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN SRAM_MspInit 0 */

  /* USER CODE END SRAM_MspInit 0 */
  HAL_FSMC_MspInit();
 80009e0:	f7ff ff8a 	bl	80008f8 <HAL_FSMC_MspInit>
  /* USER CODE BEGIN SRAM_MspInit 1 */

  /* USER CODE END SRAM_MspInit 1 */
}
 80009e4:	bf00      	nop
 80009e6:	3708      	adds	r7, #8
 80009e8:	46bd      	mov	sp, r7
 80009ea:	bd80      	pop	{r7, pc}

080009ec <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 80009ec:	b580      	push	{r7, lr}
 80009ee:	b08e      	sub	sp, #56	@ 0x38
 80009f0:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80009f2:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80009f6:	2200      	movs	r2, #0
 80009f8:	601a      	str	r2, [r3, #0]
 80009fa:	605a      	str	r2, [r3, #4]
 80009fc:	609a      	str	r2, [r3, #8]
 80009fe:	60da      	str	r2, [r3, #12]
 8000a00:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8000a02:	2300      	movs	r3, #0
 8000a04:	623b      	str	r3, [r7, #32]
 8000a06:	4b61      	ldr	r3, [pc, #388]	@ (8000b8c <MX_GPIO_Init+0x1a0>)
 8000a08:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000a0a:	4a60      	ldr	r2, [pc, #384]	@ (8000b8c <MX_GPIO_Init+0x1a0>)
 8000a0c:	f043 0310 	orr.w	r3, r3, #16
 8000a10:	6313      	str	r3, [r2, #48]	@ 0x30
 8000a12:	4b5e      	ldr	r3, [pc, #376]	@ (8000b8c <MX_GPIO_Init+0x1a0>)
 8000a14:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000a16:	f003 0310 	and.w	r3, r3, #16
 8000a1a:	623b      	str	r3, [r7, #32]
 8000a1c:	6a3b      	ldr	r3, [r7, #32]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000a1e:	2300      	movs	r3, #0
 8000a20:	61fb      	str	r3, [r7, #28]
 8000a22:	4b5a      	ldr	r3, [pc, #360]	@ (8000b8c <MX_GPIO_Init+0x1a0>)
 8000a24:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000a26:	4a59      	ldr	r2, [pc, #356]	@ (8000b8c <MX_GPIO_Init+0x1a0>)
 8000a28:	f043 0304 	orr.w	r3, r3, #4
 8000a2c:	6313      	str	r3, [r2, #48]	@ 0x30
 8000a2e:	4b57      	ldr	r3, [pc, #348]	@ (8000b8c <MX_GPIO_Init+0x1a0>)
 8000a30:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000a32:	f003 0304 	and.w	r3, r3, #4
 8000a36:	61fb      	str	r3, [r7, #28]
 8000a38:	69fb      	ldr	r3, [r7, #28]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8000a3a:	2300      	movs	r3, #0
 8000a3c:	61bb      	str	r3, [r7, #24]
 8000a3e:	4b53      	ldr	r3, [pc, #332]	@ (8000b8c <MX_GPIO_Init+0x1a0>)
 8000a40:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000a42:	4a52      	ldr	r2, [pc, #328]	@ (8000b8c <MX_GPIO_Init+0x1a0>)
 8000a44:	f043 0320 	orr.w	r3, r3, #32
 8000a48:	6313      	str	r3, [r2, #48]	@ 0x30
 8000a4a:	4b50      	ldr	r3, [pc, #320]	@ (8000b8c <MX_GPIO_Init+0x1a0>)
 8000a4c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000a4e:	f003 0320 	and.w	r3, r3, #32
 8000a52:	61bb      	str	r3, [r7, #24]
 8000a54:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000a56:	2300      	movs	r3, #0
 8000a58:	617b      	str	r3, [r7, #20]
 8000a5a:	4b4c      	ldr	r3, [pc, #304]	@ (8000b8c <MX_GPIO_Init+0x1a0>)
 8000a5c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000a5e:	4a4b      	ldr	r2, [pc, #300]	@ (8000b8c <MX_GPIO_Init+0x1a0>)
 8000a60:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8000a64:	6313      	str	r3, [r2, #48]	@ 0x30
 8000a66:	4b49      	ldr	r3, [pc, #292]	@ (8000b8c <MX_GPIO_Init+0x1a0>)
 8000a68:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000a6a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8000a6e:	617b      	str	r3, [r7, #20]
 8000a70:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000a72:	2300      	movs	r3, #0
 8000a74:	613b      	str	r3, [r7, #16]
 8000a76:	4b45      	ldr	r3, [pc, #276]	@ (8000b8c <MX_GPIO_Init+0x1a0>)
 8000a78:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000a7a:	4a44      	ldr	r2, [pc, #272]	@ (8000b8c <MX_GPIO_Init+0x1a0>)
 8000a7c:	f043 0301 	orr.w	r3, r3, #1
 8000a80:	6313      	str	r3, [r2, #48]	@ 0x30
 8000a82:	4b42      	ldr	r3, [pc, #264]	@ (8000b8c <MX_GPIO_Init+0x1a0>)
 8000a84:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000a86:	f003 0301 	and.w	r3, r3, #1
 8000a8a:	613b      	str	r3, [r7, #16]
 8000a8c:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000a8e:	2300      	movs	r3, #0
 8000a90:	60fb      	str	r3, [r7, #12]
 8000a92:	4b3e      	ldr	r3, [pc, #248]	@ (8000b8c <MX_GPIO_Init+0x1a0>)
 8000a94:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000a96:	4a3d      	ldr	r2, [pc, #244]	@ (8000b8c <MX_GPIO_Init+0x1a0>)
 8000a98:	f043 0302 	orr.w	r3, r3, #2
 8000a9c:	6313      	str	r3, [r2, #48]	@ 0x30
 8000a9e:	4b3b      	ldr	r3, [pc, #236]	@ (8000b8c <MX_GPIO_Init+0x1a0>)
 8000aa0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000aa2:	f003 0302 	and.w	r3, r3, #2
 8000aa6:	60fb      	str	r3, [r7, #12]
 8000aa8:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 8000aaa:	2300      	movs	r3, #0
 8000aac:	60bb      	str	r3, [r7, #8]
 8000aae:	4b37      	ldr	r3, [pc, #220]	@ (8000b8c <MX_GPIO_Init+0x1a0>)
 8000ab0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000ab2:	4a36      	ldr	r2, [pc, #216]	@ (8000b8c <MX_GPIO_Init+0x1a0>)
 8000ab4:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8000ab8:	6313      	str	r3, [r2, #48]	@ 0x30
 8000aba:	4b34      	ldr	r3, [pc, #208]	@ (8000b8c <MX_GPIO_Init+0x1a0>)
 8000abc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000abe:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8000ac2:	60bb      	str	r3, [r7, #8]
 8000ac4:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000ac6:	2300      	movs	r3, #0
 8000ac8:	607b      	str	r3, [r7, #4]
 8000aca:	4b30      	ldr	r3, [pc, #192]	@ (8000b8c <MX_GPIO_Init+0x1a0>)
 8000acc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000ace:	4a2f      	ldr	r2, [pc, #188]	@ (8000b8c <MX_GPIO_Init+0x1a0>)
 8000ad0:	f043 0308 	orr.w	r3, r3, #8
 8000ad4:	6313      	str	r3, [r2, #48]	@ 0x30
 8000ad6:	4b2d      	ldr	r3, [pc, #180]	@ (8000b8c <MX_GPIO_Init+0x1a0>)
 8000ad8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000ada:	f003 0308 	and.w	r3, r3, #8
 8000ade:	607b      	str	r3, [r7, #4]
 8000ae0:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(RESET_BAR_GPIO_Port, RESET_BAR_Pin, GPIO_PIN_RESET);
 8000ae2:	2200      	movs	r2, #0
 8000ae4:	2101      	movs	r1, #1
 8000ae6:	482a      	ldr	r0, [pc, #168]	@ (8000b90 <MX_GPIO_Init+0x1a4>)
 8000ae8:	f001 f916 	bl	8001d18 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, IMGA_ENA_Pin|IMGB_ENA_Pin|IMG_I2C_ENA_Pin|IMG_ENA_Pin, GPIO_PIN_RESET);
 8000aec:	2200      	movs	r2, #0
 8000aee:	f641 010c 	movw	r1, #6156	@ 0x180c
 8000af2:	4828      	ldr	r0, [pc, #160]	@ (8000b94 <MX_GPIO_Init+0x1a8>)
 8000af4:	f001 f910 	bl	8001d18 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, RS485_RE_Pin|RS485_DE_Pin, GPIO_PIN_RESET);
 8000af8:	2200      	movs	r2, #0
 8000afa:	2103      	movs	r1, #3
 8000afc:	4826      	ldr	r0, [pc, #152]	@ (8000b98 <MX_GPIO_Init+0x1ac>)
 8000afe:	f001 f90b 	bl	8001d18 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOG, MEMO_UB_Pin|MEMO_LB_Pin, GPIO_PIN_RESET);
 8000b02:	2200      	movs	r2, #0
 8000b04:	f44f 5140 	mov.w	r1, #12288	@ 0x3000
 8000b08:	4824      	ldr	r0, [pc, #144]	@ (8000b9c <MX_GPIO_Init+0x1b0>)
 8000b0a:	f001 f905 	bl	8001d18 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : RESET_BAR_Pin */
  GPIO_InitStruct.Pin = RESET_BAR_Pin;
 8000b0e:	2301      	movs	r3, #1
 8000b10:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000b12:	2301      	movs	r3, #1
 8000b14:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b16:	2300      	movs	r3, #0
 8000b18:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000b1a:	2300      	movs	r3, #0
 8000b1c:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(RESET_BAR_GPIO_Port, &GPIO_InitStruct);
 8000b1e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000b22:	4619      	mov	r1, r3
 8000b24:	481a      	ldr	r0, [pc, #104]	@ (8000b90 <MX_GPIO_Init+0x1a4>)
 8000b26:	f000 ff59 	bl	80019dc <HAL_GPIO_Init>

  /*Configure GPIO pins : IMGA_ENA_Pin IMGB_ENA_Pin IMG_I2C_ENA_Pin IMG_ENA_Pin */
  GPIO_InitStruct.Pin = IMGA_ENA_Pin|IMGB_ENA_Pin|IMG_I2C_ENA_Pin|IMG_ENA_Pin;
 8000b2a:	f641 030c 	movw	r3, #6156	@ 0x180c
 8000b2e:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000b30:	2301      	movs	r3, #1
 8000b32:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b34:	2300      	movs	r3, #0
 8000b36:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000b38:	2300      	movs	r3, #0
 8000b3a:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000b3c:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000b40:	4619      	mov	r1, r3
 8000b42:	4814      	ldr	r0, [pc, #80]	@ (8000b94 <MX_GPIO_Init+0x1a8>)
 8000b44:	f000 ff4a 	bl	80019dc <HAL_GPIO_Init>

  /*Configure GPIO pins : RS485_RE_Pin RS485_DE_Pin */
  GPIO_InitStruct.Pin = RS485_RE_Pin|RS485_DE_Pin;
 8000b48:	2303      	movs	r3, #3
 8000b4a:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000b4c:	2301      	movs	r3, #1
 8000b4e:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b50:	2300      	movs	r3, #0
 8000b52:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000b54:	2300      	movs	r3, #0
 8000b56:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000b58:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000b5c:	4619      	mov	r1, r3
 8000b5e:	480e      	ldr	r0, [pc, #56]	@ (8000b98 <MX_GPIO_Init+0x1ac>)
 8000b60:	f000 ff3c 	bl	80019dc <HAL_GPIO_Init>

  /*Configure GPIO pins : MEMO_UB_Pin MEMO_LB_Pin */
  GPIO_InitStruct.Pin = MEMO_UB_Pin|MEMO_LB_Pin;
 8000b64:	f44f 5340 	mov.w	r3, #12288	@ 0x3000
 8000b68:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000b6a:	2301      	movs	r3, #1
 8000b6c:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8000b6e:	2302      	movs	r3, #2
 8000b70:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000b72:	2300      	movs	r3, #0
 8000b74:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8000b76:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000b7a:	4619      	mov	r1, r3
 8000b7c:	4807      	ldr	r0, [pc, #28]	@ (8000b9c <MX_GPIO_Init+0x1b0>)
 8000b7e:	f000 ff2d 	bl	80019dc <HAL_GPIO_Init>

}
 8000b82:	bf00      	nop
 8000b84:	3738      	adds	r7, #56	@ 0x38
 8000b86:	46bd      	mov	sp, r7
 8000b88:	bd80      	pop	{r7, pc}
 8000b8a:	bf00      	nop
 8000b8c:	40023800 	.word	0x40023800
 8000b90:	40020800 	.word	0x40020800
 8000b94:	40020000 	.word	0x40020000
 8000b98:	40020400 	.word	0x40020400
 8000b9c:	40021800 	.word	0x40021800

08000ba0 <MX_I2C2_Init>:
I2C_HandleTypeDef hi2c2;
I2C_HandleTypeDef hi2c3;

/* I2C2 init function */
void MX_I2C2_Init(void)
{
 8000ba0:	b580      	push	{r7, lr}
 8000ba2:	af00      	add	r7, sp, #0
  /* USER CODE END I2C2_Init 0 */

  /* USER CODE BEGIN I2C2_Init 1 */

  /* USER CODE END I2C2_Init 1 */
  hi2c2.Instance = I2C2;
 8000ba4:	4b12      	ldr	r3, [pc, #72]	@ (8000bf0 <MX_I2C2_Init+0x50>)
 8000ba6:	4a13      	ldr	r2, [pc, #76]	@ (8000bf4 <MX_I2C2_Init+0x54>)
 8000ba8:	601a      	str	r2, [r3, #0]
  hi2c2.Init.ClockSpeed = 100000;
 8000baa:	4b11      	ldr	r3, [pc, #68]	@ (8000bf0 <MX_I2C2_Init+0x50>)
 8000bac:	4a12      	ldr	r2, [pc, #72]	@ (8000bf8 <MX_I2C2_Init+0x58>)
 8000bae:	605a      	str	r2, [r3, #4]
  hi2c2.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8000bb0:	4b0f      	ldr	r3, [pc, #60]	@ (8000bf0 <MX_I2C2_Init+0x50>)
 8000bb2:	2200      	movs	r2, #0
 8000bb4:	609a      	str	r2, [r3, #8]
  hi2c2.Init.OwnAddress1 = 0;
 8000bb6:	4b0e      	ldr	r3, [pc, #56]	@ (8000bf0 <MX_I2C2_Init+0x50>)
 8000bb8:	2200      	movs	r2, #0
 8000bba:	60da      	str	r2, [r3, #12]
  hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_10BIT;
 8000bbc:	4b0c      	ldr	r3, [pc, #48]	@ (8000bf0 <MX_I2C2_Init+0x50>)
 8000bbe:	f44f 4240 	mov.w	r2, #49152	@ 0xc000
 8000bc2:	611a      	str	r2, [r3, #16]
  hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8000bc4:	4b0a      	ldr	r3, [pc, #40]	@ (8000bf0 <MX_I2C2_Init+0x50>)
 8000bc6:	2200      	movs	r2, #0
 8000bc8:	615a      	str	r2, [r3, #20]
  hi2c2.Init.OwnAddress2 = 0;
 8000bca:	4b09      	ldr	r3, [pc, #36]	@ (8000bf0 <MX_I2C2_Init+0x50>)
 8000bcc:	2200      	movs	r2, #0
 8000bce:	619a      	str	r2, [r3, #24]
  hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8000bd0:	4b07      	ldr	r3, [pc, #28]	@ (8000bf0 <MX_I2C2_Init+0x50>)
 8000bd2:	2200      	movs	r2, #0
 8000bd4:	61da      	str	r2, [r3, #28]
  hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8000bd6:	4b06      	ldr	r3, [pc, #24]	@ (8000bf0 <MX_I2C2_Init+0x50>)
 8000bd8:	2200      	movs	r2, #0
 8000bda:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 8000bdc:	4804      	ldr	r0, [pc, #16]	@ (8000bf0 <MX_I2C2_Init+0x50>)
 8000bde:	f001 f8b3 	bl	8001d48 <HAL_I2C_Init>
 8000be2:	4603      	mov	r3, r0
 8000be4:	2b00      	cmp	r3, #0
 8000be6:	d001      	beq.n	8000bec <MX_I2C2_Init+0x4c>
  {
    Error_Handler();
 8000be8:	f000 fa14 	bl	8001014 <Error_Handler>
  }
  /* USER CODE BEGIN I2C2_Init 2 */

  /* USER CODE END I2C2_Init 2 */

}
 8000bec:	bf00      	nop
 8000bee:	bd80      	pop	{r7, pc}
 8000bf0:	20000100 	.word	0x20000100
 8000bf4:	40005800 	.word	0x40005800
 8000bf8:	000186a0 	.word	0x000186a0

08000bfc <MX_I2C3_Init>:
/* I2C3 init function */
void MX_I2C3_Init(void)
{
 8000bfc:	b580      	push	{r7, lr}
 8000bfe:	af00      	add	r7, sp, #0
  /* USER CODE END I2C3_Init 0 */

  /* USER CODE BEGIN I2C3_Init 1 */

  /* USER CODE END I2C3_Init 1 */
  hi2c3.Instance = I2C3;
 8000c00:	4b12      	ldr	r3, [pc, #72]	@ (8000c4c <MX_I2C3_Init+0x50>)
 8000c02:	4a13      	ldr	r2, [pc, #76]	@ (8000c50 <MX_I2C3_Init+0x54>)
 8000c04:	601a      	str	r2, [r3, #0]
  hi2c3.Init.ClockSpeed = 100000;
 8000c06:	4b11      	ldr	r3, [pc, #68]	@ (8000c4c <MX_I2C3_Init+0x50>)
 8000c08:	4a12      	ldr	r2, [pc, #72]	@ (8000c54 <MX_I2C3_Init+0x58>)
 8000c0a:	605a      	str	r2, [r3, #4]
  hi2c3.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8000c0c:	4b0f      	ldr	r3, [pc, #60]	@ (8000c4c <MX_I2C3_Init+0x50>)
 8000c0e:	2200      	movs	r2, #0
 8000c10:	609a      	str	r2, [r3, #8]
  hi2c3.Init.OwnAddress1 = 14;
 8000c12:	4b0e      	ldr	r3, [pc, #56]	@ (8000c4c <MX_I2C3_Init+0x50>)
 8000c14:	220e      	movs	r2, #14
 8000c16:	60da      	str	r2, [r3, #12]
  hi2c3.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8000c18:	4b0c      	ldr	r3, [pc, #48]	@ (8000c4c <MX_I2C3_Init+0x50>)
 8000c1a:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8000c1e:	611a      	str	r2, [r3, #16]
  hi2c3.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8000c20:	4b0a      	ldr	r3, [pc, #40]	@ (8000c4c <MX_I2C3_Init+0x50>)
 8000c22:	2200      	movs	r2, #0
 8000c24:	615a      	str	r2, [r3, #20]
  hi2c3.Init.OwnAddress2 = 0;
 8000c26:	4b09      	ldr	r3, [pc, #36]	@ (8000c4c <MX_I2C3_Init+0x50>)
 8000c28:	2200      	movs	r2, #0
 8000c2a:	619a      	str	r2, [r3, #24]
  hi2c3.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8000c2c:	4b07      	ldr	r3, [pc, #28]	@ (8000c4c <MX_I2C3_Init+0x50>)
 8000c2e:	2200      	movs	r2, #0
 8000c30:	61da      	str	r2, [r3, #28]
  hi2c3.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8000c32:	4b06      	ldr	r3, [pc, #24]	@ (8000c4c <MX_I2C3_Init+0x50>)
 8000c34:	2200      	movs	r2, #0
 8000c36:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c3) != HAL_OK)
 8000c38:	4804      	ldr	r0, [pc, #16]	@ (8000c4c <MX_I2C3_Init+0x50>)
 8000c3a:	f001 f885 	bl	8001d48 <HAL_I2C_Init>
 8000c3e:	4603      	mov	r3, r0
 8000c40:	2b00      	cmp	r3, #0
 8000c42:	d001      	beq.n	8000c48 <MX_I2C3_Init+0x4c>
  {
    Error_Handler();
 8000c44:	f000 f9e6 	bl	8001014 <Error_Handler>
  }
  /* USER CODE BEGIN I2C3_Init 2 */

  /* USER CODE END I2C3_Init 2 */

}
 8000c48:	bf00      	nop
 8000c4a:	bd80      	pop	{r7, pc}
 8000c4c:	20000154 	.word	0x20000154
 8000c50:	40005c00 	.word	0x40005c00
 8000c54:	000186a0 	.word	0x000186a0

08000c58 <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 8000c58:	b580      	push	{r7, lr}
 8000c5a:	b08c      	sub	sp, #48	@ 0x30
 8000c5c:	af00      	add	r7, sp, #0
 8000c5e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000c60:	f107 031c 	add.w	r3, r7, #28
 8000c64:	2200      	movs	r2, #0
 8000c66:	601a      	str	r2, [r3, #0]
 8000c68:	605a      	str	r2, [r3, #4]
 8000c6a:	609a      	str	r2, [r3, #8]
 8000c6c:	60da      	str	r2, [r3, #12]
 8000c6e:	611a      	str	r2, [r3, #16]
  if(i2cHandle->Instance==I2C2)
 8000c70:	687b      	ldr	r3, [r7, #4]
 8000c72:	681b      	ldr	r3, [r3, #0]
 8000c74:	4a42      	ldr	r2, [pc, #264]	@ (8000d80 <HAL_I2C_MspInit+0x128>)
 8000c76:	4293      	cmp	r3, r2
 8000c78:	d12d      	bne.n	8000cd6 <HAL_I2C_MspInit+0x7e>
  {
  /* USER CODE BEGIN I2C2_MspInit 0 */

  /* USER CODE END I2C2_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000c7a:	2300      	movs	r3, #0
 8000c7c:	61bb      	str	r3, [r7, #24]
 8000c7e:	4b41      	ldr	r3, [pc, #260]	@ (8000d84 <HAL_I2C_MspInit+0x12c>)
 8000c80:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000c82:	4a40      	ldr	r2, [pc, #256]	@ (8000d84 <HAL_I2C_MspInit+0x12c>)
 8000c84:	f043 0302 	orr.w	r3, r3, #2
 8000c88:	6313      	str	r3, [r2, #48]	@ 0x30
 8000c8a:	4b3e      	ldr	r3, [pc, #248]	@ (8000d84 <HAL_I2C_MspInit+0x12c>)
 8000c8c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000c8e:	f003 0302 	and.w	r3, r3, #2
 8000c92:	61bb      	str	r3, [r7, #24]
 8000c94:	69bb      	ldr	r3, [r7, #24]
    /**I2C2 GPIO Configuration
    PB10     ------> I2C2_SCL
    PB11     ------> I2C2_SDA
    */
    GPIO_InitStruct.Pin = SCLK_Pin|SDATA_Pin;
 8000c96:	f44f 6340 	mov.w	r3, #3072	@ 0xc00
 8000c9a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8000c9c:	2312      	movs	r3, #18
 8000c9e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ca0:	2300      	movs	r3, #0
 8000ca2:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000ca4:	2303      	movs	r3, #3
 8000ca6:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 8000ca8:	2304      	movs	r3, #4
 8000caa:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000cac:	f107 031c 	add.w	r3, r7, #28
 8000cb0:	4619      	mov	r1, r3
 8000cb2:	4835      	ldr	r0, [pc, #212]	@ (8000d88 <HAL_I2C_MspInit+0x130>)
 8000cb4:	f000 fe92 	bl	80019dc <HAL_GPIO_Init>

    /* I2C2 clock enable */
    __HAL_RCC_I2C2_CLK_ENABLE();
 8000cb8:	2300      	movs	r3, #0
 8000cba:	617b      	str	r3, [r7, #20]
 8000cbc:	4b31      	ldr	r3, [pc, #196]	@ (8000d84 <HAL_I2C_MspInit+0x12c>)
 8000cbe:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000cc0:	4a30      	ldr	r2, [pc, #192]	@ (8000d84 <HAL_I2C_MspInit+0x12c>)
 8000cc2:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8000cc6:	6413      	str	r3, [r2, #64]	@ 0x40
 8000cc8:	4b2e      	ldr	r3, [pc, #184]	@ (8000d84 <HAL_I2C_MspInit+0x12c>)
 8000cca:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000ccc:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8000cd0:	617b      	str	r3, [r7, #20]
 8000cd2:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_I2C3_CLK_ENABLE();
  /* USER CODE BEGIN I2C3_MspInit 1 */

  /* USER CODE END I2C3_MspInit 1 */
  }
}
 8000cd4:	e050      	b.n	8000d78 <HAL_I2C_MspInit+0x120>
  else if(i2cHandle->Instance==I2C3)
 8000cd6:	687b      	ldr	r3, [r7, #4]
 8000cd8:	681b      	ldr	r3, [r3, #0]
 8000cda:	4a2c      	ldr	r2, [pc, #176]	@ (8000d8c <HAL_I2C_MspInit+0x134>)
 8000cdc:	4293      	cmp	r3, r2
 8000cde:	d14b      	bne.n	8000d78 <HAL_I2C_MspInit+0x120>
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8000ce0:	2300      	movs	r3, #0
 8000ce2:	613b      	str	r3, [r7, #16]
 8000ce4:	4b27      	ldr	r3, [pc, #156]	@ (8000d84 <HAL_I2C_MspInit+0x12c>)
 8000ce6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000ce8:	4a26      	ldr	r2, [pc, #152]	@ (8000d84 <HAL_I2C_MspInit+0x12c>)
 8000cea:	f043 0304 	orr.w	r3, r3, #4
 8000cee:	6313      	str	r3, [r2, #48]	@ 0x30
 8000cf0:	4b24      	ldr	r3, [pc, #144]	@ (8000d84 <HAL_I2C_MspInit+0x12c>)
 8000cf2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000cf4:	f003 0304 	and.w	r3, r3, #4
 8000cf8:	613b      	str	r3, [r7, #16]
 8000cfa:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000cfc:	2300      	movs	r3, #0
 8000cfe:	60fb      	str	r3, [r7, #12]
 8000d00:	4b20      	ldr	r3, [pc, #128]	@ (8000d84 <HAL_I2C_MspInit+0x12c>)
 8000d02:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000d04:	4a1f      	ldr	r2, [pc, #124]	@ (8000d84 <HAL_I2C_MspInit+0x12c>)
 8000d06:	f043 0301 	orr.w	r3, r3, #1
 8000d0a:	6313      	str	r3, [r2, #48]	@ 0x30
 8000d0c:	4b1d      	ldr	r3, [pc, #116]	@ (8000d84 <HAL_I2C_MspInit+0x12c>)
 8000d0e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000d10:	f003 0301 	and.w	r3, r3, #1
 8000d14:	60fb      	str	r3, [r7, #12]
 8000d16:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = SDATA_LS_Pin;
 8000d18:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8000d1c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8000d1e:	2312      	movs	r3, #18
 8000d20:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d22:	2300      	movs	r3, #0
 8000d24:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000d26:	2303      	movs	r3, #3
 8000d28:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C3;
 8000d2a:	2304      	movs	r3, #4
 8000d2c:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(SDATA_LS_GPIO_Port, &GPIO_InitStruct);
 8000d2e:	f107 031c 	add.w	r3, r7, #28
 8000d32:	4619      	mov	r1, r3
 8000d34:	4816      	ldr	r0, [pc, #88]	@ (8000d90 <HAL_I2C_MspInit+0x138>)
 8000d36:	f000 fe51 	bl	80019dc <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = SCLK_LS_Pin;
 8000d3a:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8000d3e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8000d40:	2312      	movs	r3, #18
 8000d42:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d44:	2300      	movs	r3, #0
 8000d46:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000d48:	2303      	movs	r3, #3
 8000d4a:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C3;
 8000d4c:	2304      	movs	r3, #4
 8000d4e:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(SCLK_LS_GPIO_Port, &GPIO_InitStruct);
 8000d50:	f107 031c 	add.w	r3, r7, #28
 8000d54:	4619      	mov	r1, r3
 8000d56:	480f      	ldr	r0, [pc, #60]	@ (8000d94 <HAL_I2C_MspInit+0x13c>)
 8000d58:	f000 fe40 	bl	80019dc <HAL_GPIO_Init>
    __HAL_RCC_I2C3_CLK_ENABLE();
 8000d5c:	2300      	movs	r3, #0
 8000d5e:	60bb      	str	r3, [r7, #8]
 8000d60:	4b08      	ldr	r3, [pc, #32]	@ (8000d84 <HAL_I2C_MspInit+0x12c>)
 8000d62:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000d64:	4a07      	ldr	r2, [pc, #28]	@ (8000d84 <HAL_I2C_MspInit+0x12c>)
 8000d66:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8000d6a:	6413      	str	r3, [r2, #64]	@ 0x40
 8000d6c:	4b05      	ldr	r3, [pc, #20]	@ (8000d84 <HAL_I2C_MspInit+0x12c>)
 8000d6e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000d70:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8000d74:	60bb      	str	r3, [r7, #8]
 8000d76:	68bb      	ldr	r3, [r7, #8]
}
 8000d78:	bf00      	nop
 8000d7a:	3730      	adds	r7, #48	@ 0x30
 8000d7c:	46bd      	mov	sp, r7
 8000d7e:	bd80      	pop	{r7, pc}
 8000d80:	40005800 	.word	0x40005800
 8000d84:	40023800 	.word	0x40023800
 8000d88:	40020400 	.word	0x40020400
 8000d8c:	40005c00 	.word	0x40005c00
 8000d90:	40020800 	.word	0x40020800
 8000d94:	40020000 	.word	0x40020000

08000d98 <TransmitBufferUART>:
		HAL_I2C_Slave_Receive_IT(&hi2c3, (uint8_t *)rx_buffer, INSTRUCTION_SIZE);
	}
}

void TransmitBufferUART()
{
 8000d98:	b580      	push	{r7, lr}
 8000d9a:	af00      	add	r7, sp, #0
	HAL_UART_Transmit_IT(&huart1, (uint8_t *)tx_buffer, DATA_FRAME_SIZE);
 8000d9c:	2277      	movs	r2, #119	@ 0x77
 8000d9e:	4903      	ldr	r1, [pc, #12]	@ (8000dac <TransmitBufferUART+0x14>)
 8000da0:	4803      	ldr	r0, [pc, #12]	@ (8000db0 <TransmitBufferUART+0x18>)
 8000da2:	f002 fa2f 	bl	8003204 <HAL_UART_Transmit_IT>
}
 8000da6:	bf00      	nop
 8000da8:	bd80      	pop	{r7, pc}
 8000daa:	bf00      	nop
 8000dac:	200001ac 	.word	0x200001ac
 8000db0:	20000368 	.word	0x20000368

08000db4 <Log>:
{
	HAL_I2C_Slave_Transmit_IT(&hi2c3, (uint8_t *)tx_buffer, DATA_FRAME_SIZE);
}

void Log(char *message)
{
 8000db4:	b580      	push	{r7, lr}
 8000db6:	b082      	sub	sp, #8
 8000db8:	af00      	add	r7, sp, #0
 8000dba:	6078      	str	r0, [r7, #4]
	TransformTs(timestamp_string);
 8000dbc:	480f      	ldr	r0, [pc, #60]	@ (8000dfc <Log+0x48>)
 8000dbe:	f000 f847 	bl	8000e50 <TransformTs>
	HAL_UART_Transmit_IT(&huart4, (uint8_t *)"[", sizeof("["));
 8000dc2:	2202      	movs	r2, #2
 8000dc4:	490e      	ldr	r1, [pc, #56]	@ (8000e00 <Log+0x4c>)
 8000dc6:	480f      	ldr	r0, [pc, #60]	@ (8000e04 <Log+0x50>)
 8000dc8:	f002 fa1c 	bl	8003204 <HAL_UART_Transmit_IT>
	HAL_UART_Transmit_IT(&huart4, (uint8_t *)timestamp_string, sizeof(timestamp_string));
 8000dcc:	220a      	movs	r2, #10
 8000dce:	490b      	ldr	r1, [pc, #44]	@ (8000dfc <Log+0x48>)
 8000dd0:	480c      	ldr	r0, [pc, #48]	@ (8000e04 <Log+0x50>)
 8000dd2:	f002 fa17 	bl	8003204 <HAL_UART_Transmit_IT>
	HAL_UART_Transmit_IT(&huart4, (uint8_t *)"] ", sizeof("] "));
 8000dd6:	2203      	movs	r2, #3
 8000dd8:	490b      	ldr	r1, [pc, #44]	@ (8000e08 <Log+0x54>)
 8000dda:	480a      	ldr	r0, [pc, #40]	@ (8000e04 <Log+0x50>)
 8000ddc:	f002 fa12 	bl	8003204 <HAL_UART_Transmit_IT>
	HAL_UART_Transmit_IT(&huart4, (uint8_t *)message, sizeof(message));
 8000de0:	2204      	movs	r2, #4
 8000de2:	6879      	ldr	r1, [r7, #4]
 8000de4:	4807      	ldr	r0, [pc, #28]	@ (8000e04 <Log+0x50>)
 8000de6:	f002 fa0d 	bl	8003204 <HAL_UART_Transmit_IT>
	HAL_UART_Transmit_IT(&huart4, (uint8_t *)"\n", sizeof("\n"));
 8000dea:	2202      	movs	r2, #2
 8000dec:	4907      	ldr	r1, [pc, #28]	@ (8000e0c <Log+0x58>)
 8000dee:	4805      	ldr	r0, [pc, #20]	@ (8000e04 <Log+0x50>)
 8000df0:	f002 fa08 	bl	8003204 <HAL_UART_Transmit_IT>
}
 8000df4:	bf00      	nop
 8000df6:	3708      	adds	r7, #8
 8000df8:	46bd      	mov	sp, r7
 8000dfa:	bd80      	pop	{r7, pc}
 8000dfc:	2000022c 	.word	0x2000022c
 8000e00:	080043c4 	.word	0x080043c4
 8000e04:	200002d8 	.word	0x200002d8
 8000e08:	080043c8 	.word	0x080043c8
 8000e0c:	080043cc 	.word	0x080043cc

08000e10 <CopyVolatile>:

void CopyVolatile(uint8_t *target, volatile uint8_t *data)
{
 8000e10:	b480      	push	{r7}
 8000e12:	b085      	sub	sp, #20
 8000e14:	af00      	add	r7, sp, #0
 8000e16:	6078      	str	r0, [r7, #4]
 8000e18:	6039      	str	r1, [r7, #0]
	size_t N = sizeof(data);
 8000e1a:	2304      	movs	r3, #4
 8000e1c:	60bb      	str	r3, [r7, #8]
	for(size_t i = 0; i < N; i++)
 8000e1e:	2300      	movs	r3, #0
 8000e20:	60fb      	str	r3, [r7, #12]
 8000e22:	e00b      	b.n	8000e3c <CopyVolatile+0x2c>
		target[i] = data[i];
 8000e24:	683a      	ldr	r2, [r7, #0]
 8000e26:	68fb      	ldr	r3, [r7, #12]
 8000e28:	441a      	add	r2, r3
 8000e2a:	6879      	ldr	r1, [r7, #4]
 8000e2c:	68fb      	ldr	r3, [r7, #12]
 8000e2e:	440b      	add	r3, r1
 8000e30:	7812      	ldrb	r2, [r2, #0]
 8000e32:	b2d2      	uxtb	r2, r2
 8000e34:	701a      	strb	r2, [r3, #0]
	for(size_t i = 0; i < N; i++)
 8000e36:	68fb      	ldr	r3, [r7, #12]
 8000e38:	3301      	adds	r3, #1
 8000e3a:	60fb      	str	r3, [r7, #12]
 8000e3c:	68fa      	ldr	r2, [r7, #12]
 8000e3e:	68bb      	ldr	r3, [r7, #8]
 8000e40:	429a      	cmp	r2, r3
 8000e42:	d3ef      	bcc.n	8000e24 <CopyVolatile+0x14>
}
 8000e44:	bf00      	nop
 8000e46:	bf00      	nop
 8000e48:	3714      	adds	r7, #20
 8000e4a:	46bd      	mov	sp, r7
 8000e4c:	bc80      	pop	{r7}
 8000e4e:	4770      	bx	lr

08000e50 <TransformTs>:

void TransformTs(char *timestamp_string)
{
 8000e50:	b580      	push	{r7, lr}
 8000e52:	b082      	sub	sp, #8
 8000e54:	af00      	add	r7, sp, #0
 8000e56:	6078      	str	r0, [r7, #4]
	sprintf(timestamp_string, "%lu", timestamp);		// logs the time in seconds since startup
 8000e58:	4b05      	ldr	r3, [pc, #20]	@ (8000e70 <TransformTs+0x20>)
 8000e5a:	681b      	ldr	r3, [r3, #0]
 8000e5c:	461a      	mov	r2, r3
 8000e5e:	4905      	ldr	r1, [pc, #20]	@ (8000e74 <TransformTs+0x24>)
 8000e60:	6878      	ldr	r0, [r7, #4]
 8000e62:	f002 fc49 	bl	80036f8 <siprintf>
}
 8000e66:	bf00      	nop
 8000e68:	3708      	adds	r7, #8
 8000e6a:	46bd      	mov	sp, r7
 8000e6c:	bd80      	pop	{r7, pc}
 8000e6e:	bf00      	nop
 8000e70:	20000228 	.word	0x20000228
 8000e74:	080043d0 	.word	0x080043d0

08000e78 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000e78:	b580      	push	{r7, lr}
 8000e7a:	b086      	sub	sp, #24
 8000e7c:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000e7e:	f000 fbf5 	bl	800166c <HAL_Init>

  /* USER CODE BEGIN Init */

  for(size_t i = 0; i < DATA_FRAME_SIZE; i++)		// tx_buffer init
 8000e82:	2300      	movs	r3, #0
 8000e84:	617b      	str	r3, [r7, #20]
 8000e86:	e007      	b.n	8000e98 <main+0x20>
	  tx_buffer[i] = 0x00;
 8000e88:	4a38      	ldr	r2, [pc, #224]	@ (8000f6c <main+0xf4>)
 8000e8a:	697b      	ldr	r3, [r7, #20]
 8000e8c:	4413      	add	r3, r2
 8000e8e:	2200      	movs	r2, #0
 8000e90:	701a      	strb	r2, [r3, #0]
  for(size_t i = 0; i < DATA_FRAME_SIZE; i++)		// tx_buffer init
 8000e92:	697b      	ldr	r3, [r7, #20]
 8000e94:	3301      	adds	r3, #1
 8000e96:	617b      	str	r3, [r7, #20]
 8000e98:	697b      	ldr	r3, [r7, #20]
 8000e9a:	2b76      	cmp	r3, #118	@ 0x76
 8000e9c:	d9f4      	bls.n	8000e88 <main+0x10>

  app_state_t state = STATE_IDLE;							// program starts in IDLE state
 8000e9e:	2300      	movs	r3, #0
 8000ea0:	74fb      	strb	r3, [r7, #19]
  uint8_t current_instruction;								// current program instruction
  const command_t* current_command_pointer;					// pointer to current command
  uint8_t rx_buffer_copy[INSTRUCTION_SIZE];					// copy of rx buffer in program memory
  int ret = 0;												// return for ExecuteCommand()
 8000ea2:	2300      	movs	r3, #0
 8000ea4:	60fb      	str	r3, [r7, #12]

  MX_FSMC_Init();											// initializes external SRAM
 8000ea6:	f7ff fccb 	bl	8000840 <MX_FSMC_Init>
  MX_DCMI_Init();											// Initializes DCMI
 8000eaa:	f7ff fbf7 	bl	800069c <MX_DCMI_Init>


  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000eae:	f000 f86b 	bl	8000f88 <SystemClock_Config>

  /* USER CODE BEGIN SysInit */

  timestamp = HAL_GetTick(); 	// system timestamp in 1ms intervals - Updated by interrupt
 8000eb2:	f000 fc3f 	bl	8001734 <HAL_GetTick>
 8000eb6:	4603      	mov	r3, r0
 8000eb8:	4a2d      	ldr	r2, [pc, #180]	@ (8000f70 <main+0xf8>)
 8000eba:	6013      	str	r3, [r2, #0]

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000ebc:	f7ff fd96 	bl	80009ec <MX_GPIO_Init>
  MX_I2C3_Init();
 8000ec0:	f7ff fe9c 	bl	8000bfc <MX_I2C3_Init>
  MX_USART1_UART_Init();
 8000ec4:	f000 faaa 	bl	800141c <MX_USART1_UART_Init>
  MX_DCMI_Init();
 8000ec8:	f7ff fbe8 	bl	800069c <MX_DCMI_Init>
  MX_FSMC_Init();
 8000ecc:	f7ff fcb8 	bl	8000840 <MX_FSMC_Init>
  MX_I2C2_Init();
 8000ed0:	f7ff fe66 	bl	8000ba0 <MX_I2C2_Init>
  MX_SPI2_Init();
 8000ed4:	f000 f8a4 	bl	8001020 <MX_SPI2_Init>
  MX_TIM11_Init();
 8000ed8:	f000 f9a6 	bl	8001228 <MX_TIM11_Init>
  MX_UART4_Init();
 8000edc:	f000 fa4a 	bl	8001374 <MX_UART4_Init>
  MX_UART5_Init();
 8000ee0:	f000 fa72 	bl	80013c8 <MX_UART5_Init>
  /* USER CODE BEGIN 2 */

  #if defined(COMM_UART) && !defined(COMM_I2C)
  	  HAL_UART_Receive_IT(&huart1, (uint8_t*)rx_buffer, INSTRUCTION_SIZE);
 8000ee4:	2204      	movs	r2, #4
 8000ee6:	4923      	ldr	r1, [pc, #140]	@ (8000f74 <main+0xfc>)
 8000ee8:	4823      	ldr	r0, [pc, #140]	@ (8000f78 <main+0x100>)
 8000eea:	f002 f9c0 	bl	800326e <HAL_UART_Receive_IT>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  switch (state) {
 8000eee:	7cfb      	ldrb	r3, [r7, #19]
 8000ef0:	2b02      	cmp	r3, #2
 8000ef2:	d031      	beq.n	8000f58 <main+0xe0>
 8000ef4:	2b02      	cmp	r3, #2
 8000ef6:	dc34      	bgt.n	8000f62 <main+0xea>
 8000ef8:	2b00      	cmp	r3, #0
 8000efa:	d002      	beq.n	8000f02 <main+0x8a>
 8000efc:	2b01      	cmp	r3, #1
 8000efe:	d00b      	beq.n	8000f18 <main+0xa0>
 8000f00:	e02f      	b.n	8000f62 <main+0xea>
		  case STATE_IDLE:
			  if (new_command_received) {
 8000f02:	4b1e      	ldr	r3, [pc, #120]	@ (8000f7c <main+0x104>)
 8000f04:	781b      	ldrb	r3, [r3, #0]
 8000f06:	b2db      	uxtb	r3, r3
 8000f08:	2b00      	cmp	r3, #0
 8000f0a:	d02d      	beq.n	8000f68 <main+0xf0>
				  new_command_received = 0;
 8000f0c:	4b1b      	ldr	r3, [pc, #108]	@ (8000f7c <main+0x104>)
 8000f0e:	2200      	movs	r2, #0
 8000f10:	701a      	strb	r2, [r3, #0]
				  state = STATE_EXECUTE_COMMAND;
 8000f12:	2301      	movs	r3, #1
 8000f14:	74fb      	strb	r3, [r7, #19]
			  }
			  break;
 8000f16:	e027      	b.n	8000f68 <main+0xf0>

		  case STATE_EXECUTE_COMMAND:
			  CopyVolatile(rx_buffer_copy, rx_buffer);														// copies rx_buffer into non-volatile
 8000f18:	463b      	mov	r3, r7
 8000f1a:	4916      	ldr	r1, [pc, #88]	@ (8000f74 <main+0xfc>)
 8000f1c:	4618      	mov	r0, r3
 8000f1e:	f7ff ff77 	bl	8000e10 <CopyVolatile>
			  current_instruction = rx_buffer_copy[0];
 8000f22:	783b      	ldrb	r3, [r7, #0]
 8000f24:	72fb      	strb	r3, [r7, #11]
			  current_command_pointer = GetCommand(current_instruction);
 8000f26:	7afb      	ldrb	r3, [r7, #11]
 8000f28:	4618      	mov	r0, r3
 8000f2a:	f7ff fb37 	bl	800059c <GetCommand>
 8000f2e:	6078      	str	r0, [r7, #4]

			  ret = ExecuteCommand(current_command_pointer, &rx_buffer_copy[1]);
 8000f30:	463b      	mov	r3, r7
 8000f32:	3301      	adds	r3, #1
 8000f34:	4619      	mov	r1, r3
 8000f36:	6878      	ldr	r0, [r7, #4]
 8000f38:	f7ff fb78 	bl	800062c <ExecuteCommand>
 8000f3c:	60f8      	str	r0, [r7, #12]
			  if (ret) Log("Return success\n");
 8000f3e:	68fb      	ldr	r3, [r7, #12]
 8000f40:	2b00      	cmp	r3, #0
 8000f42:	d003      	beq.n	8000f4c <main+0xd4>
 8000f44:	480e      	ldr	r0, [pc, #56]	@ (8000f80 <main+0x108>)
 8000f46:	f7ff ff35 	bl	8000db4 <Log>
 8000f4a:	e002      	b.n	8000f52 <main+0xda>
			  else Log("Return failure!\n");
 8000f4c:	480d      	ldr	r0, [pc, #52]	@ (8000f84 <main+0x10c>)
 8000f4e:	f7ff ff31 	bl	8000db4 <Log>

			  state = STATE_TRANSMIT_RESPONSE;
 8000f52:	2302      	movs	r3, #2
 8000f54:	74fb      	strb	r3, [r7, #19]
			  break;
 8000f56:	e008      	b.n	8000f6a <main+0xf2>

		  case STATE_TRANSMIT_RESPONSE:
			  #if defined(COMM_UART) && !defined(COMM_I2C)
				  TransmitBufferUART();
 8000f58:	f7ff ff1e 	bl	8000d98 <TransmitBufferUART>
			  #elif defined(COMM_I2C) && !defined(COMM_UART)
				  TransmitBufferi2C();
			  #endif
			  state = STATE_IDLE;
 8000f5c:	2300      	movs	r3, #0
 8000f5e:	74fb      	strb	r3, [r7, #19]
			  break;
 8000f60:	e003      	b.n	8000f6a <main+0xf2>

		  default:
			  state = STATE_IDLE;
 8000f62:	2300      	movs	r3, #0
 8000f64:	74fb      	strb	r3, [r7, #19]
			  break;
 8000f66:	e000      	b.n	8000f6a <main+0xf2>
			  break;
 8000f68:	bf00      	nop
	  switch (state) {
 8000f6a:	e7c0      	b.n	8000eee <main+0x76>
 8000f6c:	200001ac 	.word	0x200001ac
 8000f70:	20000228 	.word	0x20000228
 8000f74:	20000224 	.word	0x20000224
 8000f78:	20000368 	.word	0x20000368
 8000f7c:	200001a8 	.word	0x200001a8
 8000f80:	080043d4 	.word	0x080043d4
 8000f84:	080043e4 	.word	0x080043e4

08000f88 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000f88:	b580      	push	{r7, lr}
 8000f8a:	b092      	sub	sp, #72	@ 0x48
 8000f8c:	af00      	add	r7, sp, #0
	RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000f8e:	f107 0318 	add.w	r3, r7, #24
 8000f92:	2230      	movs	r2, #48	@ 0x30
 8000f94:	2100      	movs	r1, #0
 8000f96:	4618      	mov	r0, r3
 8000f98:	f002 fbd0 	bl	800373c <memset>
	RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000f9c:	1d3b      	adds	r3, r7, #4
 8000f9e:	2200      	movs	r2, #0
 8000fa0:	601a      	str	r2, [r3, #0]
 8000fa2:	605a      	str	r2, [r3, #4]
 8000fa4:	609a      	str	r2, [r3, #8]
 8000fa6:	60da      	str	r2, [r3, #12]
 8000fa8:	611a      	str	r2, [r3, #16]

	/** Initializes the RCC Oscillators according to the specified parameters
	* in the RCC_OscInitTypeDef structure.
	*/
	RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8000faa:	2301      	movs	r3, #1
 8000fac:	61bb      	str	r3, [r7, #24]
	RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8000fae:	2301      	movs	r3, #1
 8000fb0:	61fb      	str	r3, [r7, #28]
	RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000fb2:	2302      	movs	r3, #2
 8000fb4:	633b      	str	r3, [r7, #48]	@ 0x30
	RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8000fb6:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 8000fba:	637b      	str	r3, [r7, #52]	@ 0x34
	RCC_OscInitStruct.PLL.PLLM = 4;
 8000fbc:	2304      	movs	r3, #4
 8000fbe:	63bb      	str	r3, [r7, #56]	@ 0x38
	RCC_OscInitStruct.PLL.PLLN = 192;
 8000fc0:	23c0      	movs	r3, #192	@ 0xc0
 8000fc2:	63fb      	str	r3, [r7, #60]	@ 0x3c
	RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV4;
 8000fc4:	2304      	movs	r3, #4
 8000fc6:	643b      	str	r3, [r7, #64]	@ 0x40
	RCC_OscInitStruct.PLL.PLLQ = 4;
 8000fc8:	2304      	movs	r3, #4
 8000fca:	647b      	str	r3, [r7, #68]	@ 0x44
	if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000fcc:	f107 0318 	add.w	r3, r7, #24
 8000fd0:	4618      	mov	r0, r3
 8000fd2:	f000 fffd 	bl	8001fd0 <HAL_RCC_OscConfig>
 8000fd6:	4603      	mov	r3, r0
 8000fd8:	2b00      	cmp	r3, #0
 8000fda:	d001      	beq.n	8000fe0 <SystemClock_Config+0x58>
	{
	Error_Handler();
 8000fdc:	f000 f81a 	bl	8001014 <Error_Handler>
	}

	/** Initializes the CPU, AHB and APB buses clocks
	*/
	RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000fe0:	230f      	movs	r3, #15
 8000fe2:	607b      	str	r3, [r7, #4]
							  |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
	RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000fe4:	2302      	movs	r3, #2
 8000fe6:	60bb      	str	r3, [r7, #8]
	RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV2;
 8000fe8:	2380      	movs	r3, #128	@ 0x80
 8000fea:	60fb      	str	r3, [r7, #12]
	RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8000fec:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000ff0:	613b      	str	r3, [r7, #16]
	RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8000ff2:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000ff6:	617b      	str	r3, [r7, #20]

	if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 8000ff8:	1d3b      	adds	r3, r7, #4
 8000ffa:	2101      	movs	r1, #1
 8000ffc:	4618      	mov	r0, r3
 8000ffe:	f001 fa3b 	bl	8002478 <HAL_RCC_ClockConfig>
 8001002:	4603      	mov	r3, r0
 8001004:	2b00      	cmp	r3, #0
 8001006:	d001      	beq.n	800100c <SystemClock_Config+0x84>
	{
	Error_Handler();
 8001008:	f000 f804 	bl	8001014 <Error_Handler>
	}
}
 800100c:	bf00      	nop
 800100e:	3748      	adds	r7, #72	@ 0x48
 8001010:	46bd      	mov	sp, r7
 8001012:	bd80      	pop	{r7, pc}

08001014 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001014:	b480      	push	{r7}
 8001016:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001018:	b672      	cpsid	i
}
 800101a:	bf00      	nop
	/* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1)
 800101c:	bf00      	nop
 800101e:	e7fd      	b.n	800101c <Error_Handler+0x8>

08001020 <MX_SPI2_Init>:

SPI_HandleTypeDef hspi2;

/* SPI2 init function */
void MX_SPI2_Init(void)
{
 8001020:	b580      	push	{r7, lr}
 8001022:	af00      	add	r7, sp, #0
  /* USER CODE END SPI2_Init 0 */

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  hspi2.Instance = SPI2;
 8001024:	4b13      	ldr	r3, [pc, #76]	@ (8001074 <MX_SPI2_Init+0x54>)
 8001026:	4a14      	ldr	r2, [pc, #80]	@ (8001078 <MX_SPI2_Init+0x58>)
 8001028:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 800102a:	4b12      	ldr	r3, [pc, #72]	@ (8001074 <MX_SPI2_Init+0x54>)
 800102c:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8001030:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 8001032:	4b10      	ldr	r3, [pc, #64]	@ (8001074 <MX_SPI2_Init+0x54>)
 8001034:	2200      	movs	r2, #0
 8001036:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 8001038:	4b0e      	ldr	r3, [pc, #56]	@ (8001074 <MX_SPI2_Init+0x54>)
 800103a:	2200      	movs	r2, #0
 800103c:	60da      	str	r2, [r3, #12]
  hspi2.Init.NSS = SPI_NSS_HARD_OUTPUT;
 800103e:	4b0d      	ldr	r3, [pc, #52]	@ (8001074 <MX_SPI2_Init+0x54>)
 8001040:	f44f 2280 	mov.w	r2, #262144	@ 0x40000
 8001044:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_4;
 8001046:	4b0b      	ldr	r3, [pc, #44]	@ (8001074 <MX_SPI2_Init+0x54>)
 8001048:	2208      	movs	r2, #8
 800104a:	61da      	str	r2, [r3, #28]
  hspi2.Init.TIMode = SPI_TIMODE_ENABLE;
 800104c:	4b09      	ldr	r3, [pc, #36]	@ (8001074 <MX_SPI2_Init+0x54>)
 800104e:	2210      	movs	r2, #16
 8001050:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001052:	4b08      	ldr	r3, [pc, #32]	@ (8001074 <MX_SPI2_Init+0x54>)
 8001054:	2200      	movs	r2, #0
 8001056:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi2.Init.CRCPolynomial = 10;
 8001058:	4b06      	ldr	r3, [pc, #24]	@ (8001074 <MX_SPI2_Init+0x54>)
 800105a:	220a      	movs	r2, #10
 800105c:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 800105e:	4805      	ldr	r0, [pc, #20]	@ (8001074 <MX_SPI2_Init+0x54>)
 8001060:	f001 fc50 	bl	8002904 <HAL_SPI_Init>
 8001064:	4603      	mov	r3, r0
 8001066:	2b00      	cmp	r3, #0
 8001068:	d001      	beq.n	800106e <MX_SPI2_Init+0x4e>
  {
    Error_Handler();
 800106a:	f7ff ffd3 	bl	8001014 <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 800106e:	bf00      	nop
 8001070:	bd80      	pop	{r7, pc}
 8001072:	bf00      	nop
 8001074:	20000234 	.word	0x20000234
 8001078:	40003800 	.word	0x40003800

0800107c <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 800107c:	b580      	push	{r7, lr}
 800107e:	b08a      	sub	sp, #40	@ 0x28
 8001080:	af00      	add	r7, sp, #0
 8001082:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001084:	f107 0314 	add.w	r3, r7, #20
 8001088:	2200      	movs	r2, #0
 800108a:	601a      	str	r2, [r3, #0]
 800108c:	605a      	str	r2, [r3, #4]
 800108e:	609a      	str	r2, [r3, #8]
 8001090:	60da      	str	r2, [r3, #12]
 8001092:	611a      	str	r2, [r3, #16]
  if(spiHandle->Instance==SPI2)
 8001094:	687b      	ldr	r3, [r7, #4]
 8001096:	681b      	ldr	r3, [r3, #0]
 8001098:	4a19      	ldr	r2, [pc, #100]	@ (8001100 <HAL_SPI_MspInit+0x84>)
 800109a:	4293      	cmp	r3, r2
 800109c:	d12c      	bne.n	80010f8 <HAL_SPI_MspInit+0x7c>
  {
  /* USER CODE BEGIN SPI2_MspInit 0 */

  /* USER CODE END SPI2_MspInit 0 */
    /* SPI2 clock enable */
    __HAL_RCC_SPI2_CLK_ENABLE();
 800109e:	2300      	movs	r3, #0
 80010a0:	613b      	str	r3, [r7, #16]
 80010a2:	4b18      	ldr	r3, [pc, #96]	@ (8001104 <HAL_SPI_MspInit+0x88>)
 80010a4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80010a6:	4a17      	ldr	r2, [pc, #92]	@ (8001104 <HAL_SPI_MspInit+0x88>)
 80010a8:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80010ac:	6413      	str	r3, [r2, #64]	@ 0x40
 80010ae:	4b15      	ldr	r3, [pc, #84]	@ (8001104 <HAL_SPI_MspInit+0x88>)
 80010b0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80010b2:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80010b6:	613b      	str	r3, [r7, #16]
 80010b8:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80010ba:	2300      	movs	r3, #0
 80010bc:	60fb      	str	r3, [r7, #12]
 80010be:	4b11      	ldr	r3, [pc, #68]	@ (8001104 <HAL_SPI_MspInit+0x88>)
 80010c0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80010c2:	4a10      	ldr	r2, [pc, #64]	@ (8001104 <HAL_SPI_MspInit+0x88>)
 80010c4:	f043 0302 	orr.w	r3, r3, #2
 80010c8:	6313      	str	r3, [r2, #48]	@ 0x30
 80010ca:	4b0e      	ldr	r3, [pc, #56]	@ (8001104 <HAL_SPI_MspInit+0x88>)
 80010cc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80010ce:	f003 0302 	and.w	r3, r3, #2
 80010d2:	60fb      	str	r3, [r7, #12]
 80010d4:	68fb      	ldr	r3, [r7, #12]
    PB12     ------> SPI2_NSS
    PB13     ------> SPI2_SCK
    PB14     ------> SPI2_MISO
    PB15     ------> SPI2_MOSI
    */
    GPIO_InitStruct.Pin = CS_N_Pin|SCK_Pin|MISO_Pin|MOSI_Pin;
 80010d6:	f44f 4370 	mov.w	r3, #61440	@ 0xf000
 80010da:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80010dc:	2302      	movs	r3, #2
 80010de:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80010e0:	2300      	movs	r3, #0
 80010e2:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80010e4:	2303      	movs	r3, #3
 80010e6:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 80010e8:	2305      	movs	r3, #5
 80010ea:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80010ec:	f107 0314 	add.w	r3, r7, #20
 80010f0:	4619      	mov	r1, r3
 80010f2:	4805      	ldr	r0, [pc, #20]	@ (8001108 <HAL_SPI_MspInit+0x8c>)
 80010f4:	f000 fc72 	bl	80019dc <HAL_GPIO_Init>

  /* USER CODE BEGIN SPI2_MspInit 1 */

  /* USER CODE END SPI2_MspInit 1 */
  }
}
 80010f8:	bf00      	nop
 80010fa:	3728      	adds	r7, #40	@ 0x28
 80010fc:	46bd      	mov	sp, r7
 80010fe:	bd80      	pop	{r7, pc}
 8001100:	40003800 	.word	0x40003800
 8001104:	40023800 	.word	0x40023800
 8001108:	40020400 	.word	0x40020400

0800110c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800110c:	b480      	push	{r7}
 800110e:	b083      	sub	sp, #12
 8001110:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001112:	2300      	movs	r3, #0
 8001114:	607b      	str	r3, [r7, #4]
 8001116:	4b0f      	ldr	r3, [pc, #60]	@ (8001154 <HAL_MspInit+0x48>)
 8001118:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800111a:	4a0e      	ldr	r2, [pc, #56]	@ (8001154 <HAL_MspInit+0x48>)
 800111c:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001120:	6453      	str	r3, [r2, #68]	@ 0x44
 8001122:	4b0c      	ldr	r3, [pc, #48]	@ (8001154 <HAL_MspInit+0x48>)
 8001124:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001126:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800112a:	607b      	str	r3, [r7, #4]
 800112c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800112e:	2300      	movs	r3, #0
 8001130:	603b      	str	r3, [r7, #0]
 8001132:	4b08      	ldr	r3, [pc, #32]	@ (8001154 <HAL_MspInit+0x48>)
 8001134:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001136:	4a07      	ldr	r2, [pc, #28]	@ (8001154 <HAL_MspInit+0x48>)
 8001138:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800113c:	6413      	str	r3, [r2, #64]	@ 0x40
 800113e:	4b05      	ldr	r3, [pc, #20]	@ (8001154 <HAL_MspInit+0x48>)
 8001140:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001142:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001146:	603b      	str	r3, [r7, #0]
 8001148:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800114a:	bf00      	nop
 800114c:	370c      	adds	r7, #12
 800114e:	46bd      	mov	sp, r7
 8001150:	bc80      	pop	{r7}
 8001152:	4770      	bx	lr
 8001154:	40023800 	.word	0x40023800

08001158 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001158:	b480      	push	{r7}
 800115a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 800115c:	bf00      	nop
 800115e:	e7fd      	b.n	800115c <NMI_Handler+0x4>

08001160 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001160:	b480      	push	{r7}
 8001162:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001164:	bf00      	nop
 8001166:	e7fd      	b.n	8001164 <HardFault_Handler+0x4>

08001168 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001168:	b480      	push	{r7}
 800116a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800116c:	bf00      	nop
 800116e:	e7fd      	b.n	800116c <MemManage_Handler+0x4>

08001170 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001170:	b480      	push	{r7}
 8001172:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001174:	bf00      	nop
 8001176:	e7fd      	b.n	8001174 <BusFault_Handler+0x4>

08001178 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001178:	b480      	push	{r7}
 800117a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800117c:	bf00      	nop
 800117e:	e7fd      	b.n	800117c <UsageFault_Handler+0x4>

08001180 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001180:	b480      	push	{r7}
 8001182:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001184:	bf00      	nop
 8001186:	46bd      	mov	sp, r7
 8001188:	bc80      	pop	{r7}
 800118a:	4770      	bx	lr

0800118c <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800118c:	b480      	push	{r7}
 800118e:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001190:	bf00      	nop
 8001192:	46bd      	mov	sp, r7
 8001194:	bc80      	pop	{r7}
 8001196:	4770      	bx	lr

08001198 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001198:	b480      	push	{r7}
 800119a:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800119c:	bf00      	nop
 800119e:	46bd      	mov	sp, r7
 80011a0:	bc80      	pop	{r7}
 80011a2:	4770      	bx	lr

080011a4 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80011a4:	b580      	push	{r7, lr}
 80011a6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80011a8:	f000 fab2 	bl	8001710 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80011ac:	bf00      	nop
 80011ae:	bd80      	pop	{r7, pc}

080011b0 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80011b0:	b580      	push	{r7, lr}
 80011b2:	b086      	sub	sp, #24
 80011b4:	af00      	add	r7, sp, #0
 80011b6:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80011b8:	4a14      	ldr	r2, [pc, #80]	@ (800120c <_sbrk+0x5c>)
 80011ba:	4b15      	ldr	r3, [pc, #84]	@ (8001210 <_sbrk+0x60>)
 80011bc:	1ad3      	subs	r3, r2, r3
 80011be:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80011c0:	697b      	ldr	r3, [r7, #20]
 80011c2:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80011c4:	4b13      	ldr	r3, [pc, #76]	@ (8001214 <_sbrk+0x64>)
 80011c6:	681b      	ldr	r3, [r3, #0]
 80011c8:	2b00      	cmp	r3, #0
 80011ca:	d102      	bne.n	80011d2 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80011cc:	4b11      	ldr	r3, [pc, #68]	@ (8001214 <_sbrk+0x64>)
 80011ce:	4a12      	ldr	r2, [pc, #72]	@ (8001218 <_sbrk+0x68>)
 80011d0:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80011d2:	4b10      	ldr	r3, [pc, #64]	@ (8001214 <_sbrk+0x64>)
 80011d4:	681a      	ldr	r2, [r3, #0]
 80011d6:	687b      	ldr	r3, [r7, #4]
 80011d8:	4413      	add	r3, r2
 80011da:	693a      	ldr	r2, [r7, #16]
 80011dc:	429a      	cmp	r2, r3
 80011de:	d207      	bcs.n	80011f0 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80011e0:	f002 fab4 	bl	800374c <__errno>
 80011e4:	4603      	mov	r3, r0
 80011e6:	220c      	movs	r2, #12
 80011e8:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80011ea:	f04f 33ff 	mov.w	r3, #4294967295
 80011ee:	e009      	b.n	8001204 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80011f0:	4b08      	ldr	r3, [pc, #32]	@ (8001214 <_sbrk+0x64>)
 80011f2:	681b      	ldr	r3, [r3, #0]
 80011f4:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80011f6:	4b07      	ldr	r3, [pc, #28]	@ (8001214 <_sbrk+0x64>)
 80011f8:	681a      	ldr	r2, [r3, #0]
 80011fa:	687b      	ldr	r3, [r7, #4]
 80011fc:	4413      	add	r3, r2
 80011fe:	4a05      	ldr	r2, [pc, #20]	@ (8001214 <_sbrk+0x64>)
 8001200:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001202:	68fb      	ldr	r3, [r7, #12]
}
 8001204:	4618      	mov	r0, r3
 8001206:	3718      	adds	r7, #24
 8001208:	46bd      	mov	sp, r7
 800120a:	bd80      	pop	{r7, pc}
 800120c:	20020000 	.word	0x20020000
 8001210:	00000400 	.word	0x00000400
 8001214:	2000028c 	.word	0x2000028c
 8001218:	20000500 	.word	0x20000500

0800121c <SystemInit>:
  *         SystemFrequency variable.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 800121c:	b480      	push	{r7}
 800121e:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001220:	bf00      	nop
 8001222:	46bd      	mov	sp, r7
 8001224:	bc80      	pop	{r7}
 8001226:	4770      	bx	lr

08001228 <MX_TIM11_Init>:

TIM_HandleTypeDef htim11;

/* TIM11 init function */
void MX_TIM11_Init(void)
{
 8001228:	b580      	push	{r7, lr}
 800122a:	b088      	sub	sp, #32
 800122c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM11_Init 0 */

  /* USER CODE END TIM11_Init 0 */

  TIM_OC_InitTypeDef sConfigOC = {0};
 800122e:	1d3b      	adds	r3, r7, #4
 8001230:	2200      	movs	r2, #0
 8001232:	601a      	str	r2, [r3, #0]
 8001234:	605a      	str	r2, [r3, #4]
 8001236:	609a      	str	r2, [r3, #8]
 8001238:	60da      	str	r2, [r3, #12]
 800123a:	611a      	str	r2, [r3, #16]
 800123c:	615a      	str	r2, [r3, #20]
 800123e:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM11_Init 1 */

  /* USER CODE END TIM11_Init 1 */
  htim11.Instance = TIM11;
 8001240:	4b1d      	ldr	r3, [pc, #116]	@ (80012b8 <MX_TIM11_Init+0x90>)
 8001242:	4a1e      	ldr	r2, [pc, #120]	@ (80012bc <MX_TIM11_Init+0x94>)
 8001244:	601a      	str	r2, [r3, #0]
  htim11.Init.Prescaler = 2;
 8001246:	4b1c      	ldr	r3, [pc, #112]	@ (80012b8 <MX_TIM11_Init+0x90>)
 8001248:	2202      	movs	r2, #2
 800124a:	605a      	str	r2, [r3, #4]
  htim11.Init.CounterMode = TIM_COUNTERMODE_UP;
 800124c:	4b1a      	ldr	r3, [pc, #104]	@ (80012b8 <MX_TIM11_Init+0x90>)
 800124e:	2200      	movs	r2, #0
 8001250:	609a      	str	r2, [r3, #8]
  htim11.Init.Period = 1;
 8001252:	4b19      	ldr	r3, [pc, #100]	@ (80012b8 <MX_TIM11_Init+0x90>)
 8001254:	2201      	movs	r2, #1
 8001256:	60da      	str	r2, [r3, #12]
  htim11.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001258:	4b17      	ldr	r3, [pc, #92]	@ (80012b8 <MX_TIM11_Init+0x90>)
 800125a:	2200      	movs	r2, #0
 800125c:	611a      	str	r2, [r3, #16]
  htim11.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800125e:	4b16      	ldr	r3, [pc, #88]	@ (80012b8 <MX_TIM11_Init+0x90>)
 8001260:	2200      	movs	r2, #0
 8001262:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim11) != HAL_OK)
 8001264:	4814      	ldr	r0, [pc, #80]	@ (80012b8 <MX_TIM11_Init+0x90>)
 8001266:	f001 fc23 	bl	8002ab0 <HAL_TIM_Base_Init>
 800126a:	4603      	mov	r3, r0
 800126c:	2b00      	cmp	r3, #0
 800126e:	d001      	beq.n	8001274 <MX_TIM11_Init+0x4c>
  {
    Error_Handler();
 8001270:	f7ff fed0 	bl	8001014 <Error_Handler>
  }
  if (HAL_TIM_OC_Init(&htim11) != HAL_OK)
 8001274:	4810      	ldr	r0, [pc, #64]	@ (80012b8 <MX_TIM11_Init+0x90>)
 8001276:	f001 fc6a 	bl	8002b4e <HAL_TIM_OC_Init>
 800127a:	4603      	mov	r3, r0
 800127c:	2b00      	cmp	r3, #0
 800127e:	d001      	beq.n	8001284 <MX_TIM11_Init+0x5c>
  {
    Error_Handler();
 8001280:	f7ff fec8 	bl	8001014 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_TIMING;
 8001284:	2300      	movs	r3, #0
 8001286:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8001288:	2300      	movs	r3, #0
 800128a:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800128c:	2300      	movs	r3, #0
 800128e:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001290:	2300      	movs	r3, #0
 8001292:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_OC_ConfigChannel(&htim11, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001294:	1d3b      	adds	r3, r7, #4
 8001296:	2200      	movs	r2, #0
 8001298:	4619      	mov	r1, r3
 800129a:	4807      	ldr	r0, [pc, #28]	@ (80012b8 <MX_TIM11_Init+0x90>)
 800129c:	f001 fcb0 	bl	8002c00 <HAL_TIM_OC_ConfigChannel>
 80012a0:	4603      	mov	r3, r0
 80012a2:	2b00      	cmp	r3, #0
 80012a4:	d001      	beq.n	80012aa <MX_TIM11_Init+0x82>
  {
    Error_Handler();
 80012a6:	f7ff feb5 	bl	8001014 <Error_Handler>
  }
  /* USER CODE BEGIN TIM11_Init 2 */

  /* USER CODE END TIM11_Init 2 */
  HAL_TIM_MspPostInit(&htim11);
 80012aa:	4803      	ldr	r0, [pc, #12]	@ (80012b8 <MX_TIM11_Init+0x90>)
 80012ac:	f000 f828 	bl	8001300 <HAL_TIM_MspPostInit>

}
 80012b0:	bf00      	nop
 80012b2:	3720      	adds	r7, #32
 80012b4:	46bd      	mov	sp, r7
 80012b6:	bd80      	pop	{r7, pc}
 80012b8:	20000290 	.word	0x20000290
 80012bc:	40014800 	.word	0x40014800

080012c0 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 80012c0:	b480      	push	{r7}
 80012c2:	b085      	sub	sp, #20
 80012c4:	af00      	add	r7, sp, #0
 80012c6:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM11)
 80012c8:	687b      	ldr	r3, [r7, #4]
 80012ca:	681b      	ldr	r3, [r3, #0]
 80012cc:	4a0a      	ldr	r2, [pc, #40]	@ (80012f8 <HAL_TIM_Base_MspInit+0x38>)
 80012ce:	4293      	cmp	r3, r2
 80012d0:	d10d      	bne.n	80012ee <HAL_TIM_Base_MspInit+0x2e>
  {
  /* USER CODE BEGIN TIM11_MspInit 0 */

  /* USER CODE END TIM11_MspInit 0 */
    /* TIM11 clock enable */
    __HAL_RCC_TIM11_CLK_ENABLE();
 80012d2:	2300      	movs	r3, #0
 80012d4:	60fb      	str	r3, [r7, #12]
 80012d6:	4b09      	ldr	r3, [pc, #36]	@ (80012fc <HAL_TIM_Base_MspInit+0x3c>)
 80012d8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80012da:	4a08      	ldr	r2, [pc, #32]	@ (80012fc <HAL_TIM_Base_MspInit+0x3c>)
 80012dc:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80012e0:	6453      	str	r3, [r2, #68]	@ 0x44
 80012e2:	4b06      	ldr	r3, [pc, #24]	@ (80012fc <HAL_TIM_Base_MspInit+0x3c>)
 80012e4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80012e6:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80012ea:	60fb      	str	r3, [r7, #12]
 80012ec:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM11_MspInit 1 */

  /* USER CODE END TIM11_MspInit 1 */
  }
}
 80012ee:	bf00      	nop
 80012f0:	3714      	adds	r7, #20
 80012f2:	46bd      	mov	sp, r7
 80012f4:	bc80      	pop	{r7}
 80012f6:	4770      	bx	lr
 80012f8:	40014800 	.word	0x40014800
 80012fc:	40023800 	.word	0x40023800

08001300 <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 8001300:	b580      	push	{r7, lr}
 8001302:	b088      	sub	sp, #32
 8001304:	af00      	add	r7, sp, #0
 8001306:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001308:	f107 030c 	add.w	r3, r7, #12
 800130c:	2200      	movs	r2, #0
 800130e:	601a      	str	r2, [r3, #0]
 8001310:	605a      	str	r2, [r3, #4]
 8001312:	609a      	str	r2, [r3, #8]
 8001314:	60da      	str	r2, [r3, #12]
 8001316:	611a      	str	r2, [r3, #16]
  if(timHandle->Instance==TIM11)
 8001318:	687b      	ldr	r3, [r7, #4]
 800131a:	681b      	ldr	r3, [r3, #0]
 800131c:	4a12      	ldr	r2, [pc, #72]	@ (8001368 <HAL_TIM_MspPostInit+0x68>)
 800131e:	4293      	cmp	r3, r2
 8001320:	d11d      	bne.n	800135e <HAL_TIM_MspPostInit+0x5e>
  {
  /* USER CODE BEGIN TIM11_MspPostInit 0 */

  /* USER CODE END TIM11_MspPostInit 0 */

    __HAL_RCC_GPIOF_CLK_ENABLE();
 8001322:	2300      	movs	r3, #0
 8001324:	60bb      	str	r3, [r7, #8]
 8001326:	4b11      	ldr	r3, [pc, #68]	@ (800136c <HAL_TIM_MspPostInit+0x6c>)
 8001328:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800132a:	4a10      	ldr	r2, [pc, #64]	@ (800136c <HAL_TIM_MspPostInit+0x6c>)
 800132c:	f043 0320 	orr.w	r3, r3, #32
 8001330:	6313      	str	r3, [r2, #48]	@ 0x30
 8001332:	4b0e      	ldr	r3, [pc, #56]	@ (800136c <HAL_TIM_MspPostInit+0x6c>)
 8001334:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001336:	f003 0320 	and.w	r3, r3, #32
 800133a:	60bb      	str	r3, [r7, #8]
 800133c:	68bb      	ldr	r3, [r7, #8]
    /**TIM11 GPIO Configuration
    PF7     ------> TIM11_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_7;
 800133e:	2380      	movs	r3, #128	@ 0x80
 8001340:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001342:	2302      	movs	r3, #2
 8001344:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001346:	2300      	movs	r3, #0
 8001348:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800134a:	2300      	movs	r3, #0
 800134c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF3_TIM11;
 800134e:	2303      	movs	r3, #3
 8001350:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8001352:	f107 030c 	add.w	r3, r7, #12
 8001356:	4619      	mov	r1, r3
 8001358:	4805      	ldr	r0, [pc, #20]	@ (8001370 <HAL_TIM_MspPostInit+0x70>)
 800135a:	f000 fb3f 	bl	80019dc <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM11_MspPostInit 1 */

  /* USER CODE END TIM11_MspPostInit 1 */
  }

}
 800135e:	bf00      	nop
 8001360:	3720      	adds	r7, #32
 8001362:	46bd      	mov	sp, r7
 8001364:	bd80      	pop	{r7, pc}
 8001366:	bf00      	nop
 8001368:	40014800 	.word	0x40014800
 800136c:	40023800 	.word	0x40023800
 8001370:	40021400 	.word	0x40021400

08001374 <MX_UART4_Init>:
UART_HandleTypeDef huart5;
UART_HandleTypeDef huart1;

/* UART4 init function */
void MX_UART4_Init(void)
{
 8001374:	b580      	push	{r7, lr}
 8001376:	af00      	add	r7, sp, #0
  /* USER CODE END UART4_Init 0 */

  /* USER CODE BEGIN UART4_Init 1 */

  /* USER CODE END UART4_Init 1 */
  huart4.Instance = UART4;
 8001378:	4b11      	ldr	r3, [pc, #68]	@ (80013c0 <MX_UART4_Init+0x4c>)
 800137a:	4a12      	ldr	r2, [pc, #72]	@ (80013c4 <MX_UART4_Init+0x50>)
 800137c:	601a      	str	r2, [r3, #0]
  huart4.Init.BaudRate = 115200;
 800137e:	4b10      	ldr	r3, [pc, #64]	@ (80013c0 <MX_UART4_Init+0x4c>)
 8001380:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8001384:	605a      	str	r2, [r3, #4]
  huart4.Init.WordLength = UART_WORDLENGTH_8B;
 8001386:	4b0e      	ldr	r3, [pc, #56]	@ (80013c0 <MX_UART4_Init+0x4c>)
 8001388:	2200      	movs	r2, #0
 800138a:	609a      	str	r2, [r3, #8]
  huart4.Init.StopBits = UART_STOPBITS_1;
 800138c:	4b0c      	ldr	r3, [pc, #48]	@ (80013c0 <MX_UART4_Init+0x4c>)
 800138e:	2200      	movs	r2, #0
 8001390:	60da      	str	r2, [r3, #12]
  huart4.Init.Parity = UART_PARITY_NONE;
 8001392:	4b0b      	ldr	r3, [pc, #44]	@ (80013c0 <MX_UART4_Init+0x4c>)
 8001394:	2200      	movs	r2, #0
 8001396:	611a      	str	r2, [r3, #16]
  huart4.Init.Mode = UART_MODE_TX_RX;
 8001398:	4b09      	ldr	r3, [pc, #36]	@ (80013c0 <MX_UART4_Init+0x4c>)
 800139a:	220c      	movs	r2, #12
 800139c:	615a      	str	r2, [r3, #20]
  huart4.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800139e:	4b08      	ldr	r3, [pc, #32]	@ (80013c0 <MX_UART4_Init+0x4c>)
 80013a0:	2200      	movs	r2, #0
 80013a2:	619a      	str	r2, [r3, #24]
  huart4.Init.OverSampling = UART_OVERSAMPLING_16;
 80013a4:	4b06      	ldr	r3, [pc, #24]	@ (80013c0 <MX_UART4_Init+0x4c>)
 80013a6:	2200      	movs	r2, #0
 80013a8:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart4) != HAL_OK)
 80013aa:	4805      	ldr	r0, [pc, #20]	@ (80013c0 <MX_UART4_Init+0x4c>)
 80013ac:	f001 feda 	bl	8003164 <HAL_UART_Init>
 80013b0:	4603      	mov	r3, r0
 80013b2:	2b00      	cmp	r3, #0
 80013b4:	d001      	beq.n	80013ba <MX_UART4_Init+0x46>
  {
    Error_Handler();
 80013b6:	f7ff fe2d 	bl	8001014 <Error_Handler>
  }
  /* USER CODE BEGIN UART4_Init 2 */

  /* USER CODE END UART4_Init 2 */

}
 80013ba:	bf00      	nop
 80013bc:	bd80      	pop	{r7, pc}
 80013be:	bf00      	nop
 80013c0:	200002d8 	.word	0x200002d8
 80013c4:	40004c00 	.word	0x40004c00

080013c8 <MX_UART5_Init>:
/* UART5 init function */
void MX_UART5_Init(void)
{
 80013c8:	b580      	push	{r7, lr}
 80013ca:	af00      	add	r7, sp, #0
  /* USER CODE END UART5_Init 0 */

  /* USER CODE BEGIN UART5_Init 1 */

  /* USER CODE END UART5_Init 1 */
  huart5.Instance = UART5;
 80013cc:	4b11      	ldr	r3, [pc, #68]	@ (8001414 <MX_UART5_Init+0x4c>)
 80013ce:	4a12      	ldr	r2, [pc, #72]	@ (8001418 <MX_UART5_Init+0x50>)
 80013d0:	601a      	str	r2, [r3, #0]
  huart5.Init.BaudRate = 115200;
 80013d2:	4b10      	ldr	r3, [pc, #64]	@ (8001414 <MX_UART5_Init+0x4c>)
 80013d4:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 80013d8:	605a      	str	r2, [r3, #4]
  huart5.Init.WordLength = UART_WORDLENGTH_8B;
 80013da:	4b0e      	ldr	r3, [pc, #56]	@ (8001414 <MX_UART5_Init+0x4c>)
 80013dc:	2200      	movs	r2, #0
 80013de:	609a      	str	r2, [r3, #8]
  huart5.Init.StopBits = UART_STOPBITS_1;
 80013e0:	4b0c      	ldr	r3, [pc, #48]	@ (8001414 <MX_UART5_Init+0x4c>)
 80013e2:	2200      	movs	r2, #0
 80013e4:	60da      	str	r2, [r3, #12]
  huart5.Init.Parity = UART_PARITY_NONE;
 80013e6:	4b0b      	ldr	r3, [pc, #44]	@ (8001414 <MX_UART5_Init+0x4c>)
 80013e8:	2200      	movs	r2, #0
 80013ea:	611a      	str	r2, [r3, #16]
  huart5.Init.Mode = UART_MODE_TX_RX;
 80013ec:	4b09      	ldr	r3, [pc, #36]	@ (8001414 <MX_UART5_Init+0x4c>)
 80013ee:	220c      	movs	r2, #12
 80013f0:	615a      	str	r2, [r3, #20]
  huart5.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80013f2:	4b08      	ldr	r3, [pc, #32]	@ (8001414 <MX_UART5_Init+0x4c>)
 80013f4:	2200      	movs	r2, #0
 80013f6:	619a      	str	r2, [r3, #24]
  huart5.Init.OverSampling = UART_OVERSAMPLING_16;
 80013f8:	4b06      	ldr	r3, [pc, #24]	@ (8001414 <MX_UART5_Init+0x4c>)
 80013fa:	2200      	movs	r2, #0
 80013fc:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart5) != HAL_OK)
 80013fe:	4805      	ldr	r0, [pc, #20]	@ (8001414 <MX_UART5_Init+0x4c>)
 8001400:	f001 feb0 	bl	8003164 <HAL_UART_Init>
 8001404:	4603      	mov	r3, r0
 8001406:	2b00      	cmp	r3, #0
 8001408:	d001      	beq.n	800140e <MX_UART5_Init+0x46>
  {
    Error_Handler();
 800140a:	f7ff fe03 	bl	8001014 <Error_Handler>
  }
  /* USER CODE BEGIN UART5_Init 2 */

  /* USER CODE END UART5_Init 2 */

}
 800140e:	bf00      	nop
 8001410:	bd80      	pop	{r7, pc}
 8001412:	bf00      	nop
 8001414:	20000320 	.word	0x20000320
 8001418:	40005000 	.word	0x40005000

0800141c <MX_USART1_UART_Init>:
/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 800141c:	b580      	push	{r7, lr}
 800141e:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8001420:	4b11      	ldr	r3, [pc, #68]	@ (8001468 <MX_USART1_UART_Init+0x4c>)
 8001422:	4a12      	ldr	r2, [pc, #72]	@ (800146c <MX_USART1_UART_Init+0x50>)
 8001424:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8001426:	4b10      	ldr	r3, [pc, #64]	@ (8001468 <MX_USART1_UART_Init+0x4c>)
 8001428:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 800142c:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 800142e:	4b0e      	ldr	r3, [pc, #56]	@ (8001468 <MX_USART1_UART_Init+0x4c>)
 8001430:	2200      	movs	r2, #0
 8001432:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8001434:	4b0c      	ldr	r3, [pc, #48]	@ (8001468 <MX_USART1_UART_Init+0x4c>)
 8001436:	2200      	movs	r2, #0
 8001438:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 800143a:	4b0b      	ldr	r3, [pc, #44]	@ (8001468 <MX_USART1_UART_Init+0x4c>)
 800143c:	2200      	movs	r2, #0
 800143e:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8001440:	4b09      	ldr	r3, [pc, #36]	@ (8001468 <MX_USART1_UART_Init+0x4c>)
 8001442:	220c      	movs	r2, #12
 8001444:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001446:	4b08      	ldr	r3, [pc, #32]	@ (8001468 <MX_USART1_UART_Init+0x4c>)
 8001448:	2200      	movs	r2, #0
 800144a:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 800144c:	4b06      	ldr	r3, [pc, #24]	@ (8001468 <MX_USART1_UART_Init+0x4c>)
 800144e:	2200      	movs	r2, #0
 8001450:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8001452:	4805      	ldr	r0, [pc, #20]	@ (8001468 <MX_USART1_UART_Init+0x4c>)
 8001454:	f001 fe86 	bl	8003164 <HAL_UART_Init>
 8001458:	4603      	mov	r3, r0
 800145a:	2b00      	cmp	r3, #0
 800145c:	d001      	beq.n	8001462 <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 800145e:	f7ff fdd9 	bl	8001014 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8001462:	bf00      	nop
 8001464:	bd80      	pop	{r7, pc}
 8001466:	bf00      	nop
 8001468:	20000368 	.word	0x20000368
 800146c:	40011000 	.word	0x40011000

08001470 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8001470:	b580      	push	{r7, lr}
 8001472:	b08e      	sub	sp, #56	@ 0x38
 8001474:	af00      	add	r7, sp, #0
 8001476:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001478:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800147c:	2200      	movs	r2, #0
 800147e:	601a      	str	r2, [r3, #0]
 8001480:	605a      	str	r2, [r3, #4]
 8001482:	609a      	str	r2, [r3, #8]
 8001484:	60da      	str	r2, [r3, #12]
 8001486:	611a      	str	r2, [r3, #16]
  if(uartHandle->Instance==UART4)
 8001488:	687b      	ldr	r3, [r7, #4]
 800148a:	681b      	ldr	r3, [r3, #0]
 800148c:	4a5b      	ldr	r2, [pc, #364]	@ (80015fc <HAL_UART_MspInit+0x18c>)
 800148e:	4293      	cmp	r3, r2
 8001490:	d12c      	bne.n	80014ec <HAL_UART_MspInit+0x7c>
  {
  /* USER CODE BEGIN UART4_MspInit 0 */

  /* USER CODE END UART4_MspInit 0 */
    /* UART4 clock enable */
    __HAL_RCC_UART4_CLK_ENABLE();
 8001492:	2300      	movs	r3, #0
 8001494:	623b      	str	r3, [r7, #32]
 8001496:	4b5a      	ldr	r3, [pc, #360]	@ (8001600 <HAL_UART_MspInit+0x190>)
 8001498:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800149a:	4a59      	ldr	r2, [pc, #356]	@ (8001600 <HAL_UART_MspInit+0x190>)
 800149c:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 80014a0:	6413      	str	r3, [r2, #64]	@ 0x40
 80014a2:	4b57      	ldr	r3, [pc, #348]	@ (8001600 <HAL_UART_MspInit+0x190>)
 80014a4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80014a6:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 80014aa:	623b      	str	r3, [r7, #32]
 80014ac:	6a3b      	ldr	r3, [r7, #32]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80014ae:	2300      	movs	r3, #0
 80014b0:	61fb      	str	r3, [r7, #28]
 80014b2:	4b53      	ldr	r3, [pc, #332]	@ (8001600 <HAL_UART_MspInit+0x190>)
 80014b4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80014b6:	4a52      	ldr	r2, [pc, #328]	@ (8001600 <HAL_UART_MspInit+0x190>)
 80014b8:	f043 0301 	orr.w	r3, r3, #1
 80014bc:	6313      	str	r3, [r2, #48]	@ 0x30
 80014be:	4b50      	ldr	r3, [pc, #320]	@ (8001600 <HAL_UART_MspInit+0x190>)
 80014c0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80014c2:	f003 0301 	and.w	r3, r3, #1
 80014c6:	61fb      	str	r3, [r7, #28]
 80014c8:	69fb      	ldr	r3, [r7, #28]
    /**UART4 GPIO Configuration
    PA0-WKUP     ------> UART4_TX
    PA1     ------> UART4_RX
    */
    GPIO_InitStruct.Pin = DEB_UART_TX_Pin|DEB_UART_RX_Pin;
 80014ca:	2303      	movs	r3, #3
 80014cc:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80014ce:	2302      	movs	r3, #2
 80014d0:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 80014d2:	2301      	movs	r3, #1
 80014d4:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80014d6:	2303      	movs	r3, #3
 80014d8:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF8_UART4;
 80014da:	2308      	movs	r3, #8
 80014dc:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80014de:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80014e2:	4619      	mov	r1, r3
 80014e4:	4847      	ldr	r0, [pc, #284]	@ (8001604 <HAL_UART_MspInit+0x194>)
 80014e6:	f000 fa79 	bl	80019dc <HAL_GPIO_Init>

  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }
}
 80014ea:	e082      	b.n	80015f2 <HAL_UART_MspInit+0x182>
  else if(uartHandle->Instance==UART5)
 80014ec:	687b      	ldr	r3, [r7, #4]
 80014ee:	681b      	ldr	r3, [r3, #0]
 80014f0:	4a45      	ldr	r2, [pc, #276]	@ (8001608 <HAL_UART_MspInit+0x198>)
 80014f2:	4293      	cmp	r3, r2
 80014f4:	d14b      	bne.n	800158e <HAL_UART_MspInit+0x11e>
    __HAL_RCC_UART5_CLK_ENABLE();
 80014f6:	2300      	movs	r3, #0
 80014f8:	61bb      	str	r3, [r7, #24]
 80014fa:	4b41      	ldr	r3, [pc, #260]	@ (8001600 <HAL_UART_MspInit+0x190>)
 80014fc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80014fe:	4a40      	ldr	r2, [pc, #256]	@ (8001600 <HAL_UART_MspInit+0x190>)
 8001500:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8001504:	6413      	str	r3, [r2, #64]	@ 0x40
 8001506:	4b3e      	ldr	r3, [pc, #248]	@ (8001600 <HAL_UART_MspInit+0x190>)
 8001508:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800150a:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800150e:	61bb      	str	r3, [r7, #24]
 8001510:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001512:	2300      	movs	r3, #0
 8001514:	617b      	str	r3, [r7, #20]
 8001516:	4b3a      	ldr	r3, [pc, #232]	@ (8001600 <HAL_UART_MspInit+0x190>)
 8001518:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800151a:	4a39      	ldr	r2, [pc, #228]	@ (8001600 <HAL_UART_MspInit+0x190>)
 800151c:	f043 0304 	orr.w	r3, r3, #4
 8001520:	6313      	str	r3, [r2, #48]	@ 0x30
 8001522:	4b37      	ldr	r3, [pc, #220]	@ (8001600 <HAL_UART_MspInit+0x190>)
 8001524:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001526:	f003 0304 	and.w	r3, r3, #4
 800152a:	617b      	str	r3, [r7, #20]
 800152c:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 800152e:	2300      	movs	r3, #0
 8001530:	613b      	str	r3, [r7, #16]
 8001532:	4b33      	ldr	r3, [pc, #204]	@ (8001600 <HAL_UART_MspInit+0x190>)
 8001534:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001536:	4a32      	ldr	r2, [pc, #200]	@ (8001600 <HAL_UART_MspInit+0x190>)
 8001538:	f043 0308 	orr.w	r3, r3, #8
 800153c:	6313      	str	r3, [r2, #48]	@ 0x30
 800153e:	4b30      	ldr	r3, [pc, #192]	@ (8001600 <HAL_UART_MspInit+0x190>)
 8001540:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001542:	f003 0308 	and.w	r3, r3, #8
 8001546:	613b      	str	r3, [r7, #16]
 8001548:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = UART_TX_Pin;
 800154a:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800154e:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001550:	2302      	movs	r3, #2
 8001552:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001554:	2301      	movs	r3, #1
 8001556:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001558:	2303      	movs	r3, #3
 800155a:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF8_UART5;
 800155c:	2308      	movs	r3, #8
 800155e:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(UART_TX_GPIO_Port, &GPIO_InitStruct);
 8001560:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001564:	4619      	mov	r1, r3
 8001566:	4829      	ldr	r0, [pc, #164]	@ (800160c <HAL_UART_MspInit+0x19c>)
 8001568:	f000 fa38 	bl	80019dc <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = UART_RX_Pin;
 800156c:	2304      	movs	r3, #4
 800156e:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001570:	2302      	movs	r3, #2
 8001572:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001574:	2301      	movs	r3, #1
 8001576:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001578:	2303      	movs	r3, #3
 800157a:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF8_UART5;
 800157c:	2308      	movs	r3, #8
 800157e:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(UART_RX_GPIO_Port, &GPIO_InitStruct);
 8001580:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001584:	4619      	mov	r1, r3
 8001586:	4822      	ldr	r0, [pc, #136]	@ (8001610 <HAL_UART_MspInit+0x1a0>)
 8001588:	f000 fa28 	bl	80019dc <HAL_GPIO_Init>
}
 800158c:	e031      	b.n	80015f2 <HAL_UART_MspInit+0x182>
  else if(uartHandle->Instance==USART1)
 800158e:	687b      	ldr	r3, [r7, #4]
 8001590:	681b      	ldr	r3, [r3, #0]
 8001592:	4a20      	ldr	r2, [pc, #128]	@ (8001614 <HAL_UART_MspInit+0x1a4>)
 8001594:	4293      	cmp	r3, r2
 8001596:	d12c      	bne.n	80015f2 <HAL_UART_MspInit+0x182>
    __HAL_RCC_USART1_CLK_ENABLE();
 8001598:	2300      	movs	r3, #0
 800159a:	60fb      	str	r3, [r7, #12]
 800159c:	4b18      	ldr	r3, [pc, #96]	@ (8001600 <HAL_UART_MspInit+0x190>)
 800159e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80015a0:	4a17      	ldr	r2, [pc, #92]	@ (8001600 <HAL_UART_MspInit+0x190>)
 80015a2:	f043 0310 	orr.w	r3, r3, #16
 80015a6:	6453      	str	r3, [r2, #68]	@ 0x44
 80015a8:	4b15      	ldr	r3, [pc, #84]	@ (8001600 <HAL_UART_MspInit+0x190>)
 80015aa:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80015ac:	f003 0310 	and.w	r3, r3, #16
 80015b0:	60fb      	str	r3, [r7, #12]
 80015b2:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80015b4:	2300      	movs	r3, #0
 80015b6:	60bb      	str	r3, [r7, #8]
 80015b8:	4b11      	ldr	r3, [pc, #68]	@ (8001600 <HAL_UART_MspInit+0x190>)
 80015ba:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80015bc:	4a10      	ldr	r2, [pc, #64]	@ (8001600 <HAL_UART_MspInit+0x190>)
 80015be:	f043 0301 	orr.w	r3, r3, #1
 80015c2:	6313      	str	r3, [r2, #48]	@ 0x30
 80015c4:	4b0e      	ldr	r3, [pc, #56]	@ (8001600 <HAL_UART_MspInit+0x190>)
 80015c6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80015c8:	f003 0301 	and.w	r3, r3, #1
 80015cc:	60bb      	str	r3, [r7, #8]
 80015ce:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = UART1_TX_Pin|UART1_RX_Pin;
 80015d0:	f44f 63c0 	mov.w	r3, #1536	@ 0x600
 80015d4:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80015d6:	2302      	movs	r3, #2
 80015d8:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80015da:	2300      	movs	r3, #0
 80015dc:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80015de:	2303      	movs	r3, #3
 80015e0:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 80015e2:	2307      	movs	r3, #7
 80015e4:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80015e6:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80015ea:	4619      	mov	r1, r3
 80015ec:	4805      	ldr	r0, [pc, #20]	@ (8001604 <HAL_UART_MspInit+0x194>)
 80015ee:	f000 f9f5 	bl	80019dc <HAL_GPIO_Init>
}
 80015f2:	bf00      	nop
 80015f4:	3738      	adds	r7, #56	@ 0x38
 80015f6:	46bd      	mov	sp, r7
 80015f8:	bd80      	pop	{r7, pc}
 80015fa:	bf00      	nop
 80015fc:	40004c00 	.word	0x40004c00
 8001600:	40023800 	.word	0x40023800
 8001604:	40020000 	.word	0x40020000
 8001608:	40005000 	.word	0x40005000
 800160c:	40020800 	.word	0x40020800
 8001610:	40020c00 	.word	0x40020c00
 8001614:	40011000 	.word	0x40011000

08001618 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 8001618:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8001650 <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit 
 800161c:	f7ff fdfe 	bl	800121c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001620:	480c      	ldr	r0, [pc, #48]	@ (8001654 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8001622:	490d      	ldr	r1, [pc, #52]	@ (8001658 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8001624:	4a0d      	ldr	r2, [pc, #52]	@ (800165c <LoopFillZerobss+0x1a>)
  movs r3, #0
 8001626:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001628:	e002      	b.n	8001630 <LoopCopyDataInit>

0800162a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800162a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800162c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800162e:	3304      	adds	r3, #4

08001630 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001630:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001632:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001634:	d3f9      	bcc.n	800162a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001636:	4a0a      	ldr	r2, [pc, #40]	@ (8001660 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8001638:	4c0a      	ldr	r4, [pc, #40]	@ (8001664 <LoopFillZerobss+0x22>)
  movs r3, #0
 800163a:	2300      	movs	r3, #0
  b LoopFillZerobss
 800163c:	e001      	b.n	8001642 <LoopFillZerobss>

0800163e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800163e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001640:	3204      	adds	r2, #4

08001642 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001642:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001644:	d3fb      	bcc.n	800163e <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8001646:	f002 f887 	bl	8003758 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800164a:	f7ff fc15 	bl	8000e78 <main>
  bx  lr    
 800164e:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8001650:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8001654:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001658:	2000005c 	.word	0x2000005c
  ldr r2, =_sidata
 800165c:	080044fc 	.word	0x080044fc
  ldr r2, =_sbss
 8001660:	2000005c 	.word	0x2000005c
  ldr r4, =_ebss
 8001664:	200004fc 	.word	0x200004fc

08001668 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001668:	e7fe      	b.n	8001668 <ADC_IRQHandler>
	...

0800166c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800166c:	b580      	push	{r7, lr}
 800166e:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
   __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8001670:	4b0e      	ldr	r3, [pc, #56]	@ (80016ac <HAL_Init+0x40>)
 8001672:	681b      	ldr	r3, [r3, #0]
 8001674:	4a0d      	ldr	r2, [pc, #52]	@ (80016ac <HAL_Init+0x40>)
 8001676:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800167a:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
   __HAL_FLASH_DATA_CACHE_ENABLE();
 800167c:	4b0b      	ldr	r3, [pc, #44]	@ (80016ac <HAL_Init+0x40>)
 800167e:	681b      	ldr	r3, [r3, #0]
 8001680:	4a0a      	ldr	r2, [pc, #40]	@ (80016ac <HAL_Init+0x40>)
 8001682:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8001686:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001688:	4b08      	ldr	r3, [pc, #32]	@ (80016ac <HAL_Init+0x40>)
 800168a:	681b      	ldr	r3, [r3, #0]
 800168c:	4a07      	ldr	r2, [pc, #28]	@ (80016ac <HAL_Init+0x40>)
 800168e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001692:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001694:	2003      	movs	r0, #3
 8001696:	f000 f907 	bl	80018a8 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800169a:	200f      	movs	r0, #15
 800169c:	f000 f808 	bl	80016b0 <HAL_InitTick>
  
  /* Init the low level hardware */
  HAL_MspInit();
 80016a0:	f7ff fd34 	bl	800110c <HAL_MspInit>
  
  /* Return function status */
  return HAL_OK;
 80016a4:	2300      	movs	r3, #0
}
 80016a6:	4618      	mov	r0, r3
 80016a8:	bd80      	pop	{r7, pc}
 80016aa:	bf00      	nop
 80016ac:	40023c00 	.word	0x40023c00

080016b0 <HAL_InitTick>:
  *       implementation  in user file.
  * @param  TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80016b0:	b580      	push	{r7, lr}
 80016b2:	b082      	sub	sp, #8
 80016b4:	af00      	add	r7, sp, #0
 80016b6:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80016b8:	4b12      	ldr	r3, [pc, #72]	@ (8001704 <HAL_InitTick+0x54>)
 80016ba:	681a      	ldr	r2, [r3, #0]
 80016bc:	4b12      	ldr	r3, [pc, #72]	@ (8001708 <HAL_InitTick+0x58>)
 80016be:	781b      	ldrb	r3, [r3, #0]
 80016c0:	4619      	mov	r1, r3
 80016c2:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80016c6:	fbb3 f3f1 	udiv	r3, r3, r1
 80016ca:	fbb2 f3f3 	udiv	r3, r2, r3
 80016ce:	4618      	mov	r0, r3
 80016d0:	f000 f911 	bl	80018f6 <HAL_SYSTICK_Config>
 80016d4:	4603      	mov	r3, r0
 80016d6:	2b00      	cmp	r3, #0
 80016d8:	d001      	beq.n	80016de <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80016da:	2301      	movs	r3, #1
 80016dc:	e00e      	b.n	80016fc <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80016de:	687b      	ldr	r3, [r7, #4]
 80016e0:	2b0f      	cmp	r3, #15
 80016e2:	d80a      	bhi.n	80016fa <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80016e4:	2200      	movs	r2, #0
 80016e6:	6879      	ldr	r1, [r7, #4]
 80016e8:	f04f 30ff 	mov.w	r0, #4294967295
 80016ec:	f000 f8e7 	bl	80018be <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80016f0:	4a06      	ldr	r2, [pc, #24]	@ (800170c <HAL_InitTick+0x5c>)
 80016f2:	687b      	ldr	r3, [r7, #4]
 80016f4:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80016f6:	2300      	movs	r3, #0
 80016f8:	e000      	b.n	80016fc <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80016fa:	2301      	movs	r3, #1
}
 80016fc:	4618      	mov	r0, r3
 80016fe:	3708      	adds	r7, #8
 8001700:	46bd      	mov	sp, r7
 8001702:	bd80      	pop	{r7, pc}
 8001704:	20000000 	.word	0x20000000
 8001708:	20000008 	.word	0x20000008
 800170c:	20000004 	.word	0x20000004

08001710 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001710:	b480      	push	{r7}
 8001712:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001714:	4b05      	ldr	r3, [pc, #20]	@ (800172c <HAL_IncTick+0x1c>)
 8001716:	781b      	ldrb	r3, [r3, #0]
 8001718:	461a      	mov	r2, r3
 800171a:	4b05      	ldr	r3, [pc, #20]	@ (8001730 <HAL_IncTick+0x20>)
 800171c:	681b      	ldr	r3, [r3, #0]
 800171e:	4413      	add	r3, r2
 8001720:	4a03      	ldr	r2, [pc, #12]	@ (8001730 <HAL_IncTick+0x20>)
 8001722:	6013      	str	r3, [r2, #0]
}
 8001724:	bf00      	nop
 8001726:	46bd      	mov	sp, r7
 8001728:	bc80      	pop	{r7}
 800172a:	4770      	bx	lr
 800172c:	20000008 	.word	0x20000008
 8001730:	200003b0 	.word	0x200003b0

08001734 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001734:	b480      	push	{r7}
 8001736:	af00      	add	r7, sp, #0
  return uwTick;
 8001738:	4b02      	ldr	r3, [pc, #8]	@ (8001744 <HAL_GetTick+0x10>)
 800173a:	681b      	ldr	r3, [r3, #0]
}
 800173c:	4618      	mov	r0, r3
 800173e:	46bd      	mov	sp, r7
 8001740:	bc80      	pop	{r7}
 8001742:	4770      	bx	lr
 8001744:	200003b0 	.word	0x200003b0

08001748 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001748:	b480      	push	{r7}
 800174a:	b085      	sub	sp, #20
 800174c:	af00      	add	r7, sp, #0
 800174e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001750:	687b      	ldr	r3, [r7, #4]
 8001752:	f003 0307 	and.w	r3, r3, #7
 8001756:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001758:	4b0c      	ldr	r3, [pc, #48]	@ (800178c <__NVIC_SetPriorityGrouping+0x44>)
 800175a:	68db      	ldr	r3, [r3, #12]
 800175c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800175e:	68ba      	ldr	r2, [r7, #8]
 8001760:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8001764:	4013      	ands	r3, r2
 8001766:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8001768:	68fb      	ldr	r3, [r7, #12]
 800176a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800176c:	68bb      	ldr	r3, [r7, #8]
 800176e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001770:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8001774:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001778:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800177a:	4a04      	ldr	r2, [pc, #16]	@ (800178c <__NVIC_SetPriorityGrouping+0x44>)
 800177c:	68bb      	ldr	r3, [r7, #8]
 800177e:	60d3      	str	r3, [r2, #12]
}
 8001780:	bf00      	nop
 8001782:	3714      	adds	r7, #20
 8001784:	46bd      	mov	sp, r7
 8001786:	bc80      	pop	{r7}
 8001788:	4770      	bx	lr
 800178a:	bf00      	nop
 800178c:	e000ed00 	.word	0xe000ed00

08001790 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001790:	b480      	push	{r7}
 8001792:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001794:	4b04      	ldr	r3, [pc, #16]	@ (80017a8 <__NVIC_GetPriorityGrouping+0x18>)
 8001796:	68db      	ldr	r3, [r3, #12]
 8001798:	0a1b      	lsrs	r3, r3, #8
 800179a:	f003 0307 	and.w	r3, r3, #7
}
 800179e:	4618      	mov	r0, r3
 80017a0:	46bd      	mov	sp, r7
 80017a2:	bc80      	pop	{r7}
 80017a4:	4770      	bx	lr
 80017a6:	bf00      	nop
 80017a8:	e000ed00 	.word	0xe000ed00

080017ac <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80017ac:	b480      	push	{r7}
 80017ae:	b083      	sub	sp, #12
 80017b0:	af00      	add	r7, sp, #0
 80017b2:	4603      	mov	r3, r0
 80017b4:	6039      	str	r1, [r7, #0]
 80017b6:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80017b8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80017bc:	2b00      	cmp	r3, #0
 80017be:	db0a      	blt.n	80017d6 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80017c0:	683b      	ldr	r3, [r7, #0]
 80017c2:	b2da      	uxtb	r2, r3
 80017c4:	490c      	ldr	r1, [pc, #48]	@ (80017f8 <__NVIC_SetPriority+0x4c>)
 80017c6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80017ca:	0112      	lsls	r2, r2, #4
 80017cc:	b2d2      	uxtb	r2, r2
 80017ce:	440b      	add	r3, r1
 80017d0:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80017d4:	e00a      	b.n	80017ec <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80017d6:	683b      	ldr	r3, [r7, #0]
 80017d8:	b2da      	uxtb	r2, r3
 80017da:	4908      	ldr	r1, [pc, #32]	@ (80017fc <__NVIC_SetPriority+0x50>)
 80017dc:	79fb      	ldrb	r3, [r7, #7]
 80017de:	f003 030f 	and.w	r3, r3, #15
 80017e2:	3b04      	subs	r3, #4
 80017e4:	0112      	lsls	r2, r2, #4
 80017e6:	b2d2      	uxtb	r2, r2
 80017e8:	440b      	add	r3, r1
 80017ea:	761a      	strb	r2, [r3, #24]
}
 80017ec:	bf00      	nop
 80017ee:	370c      	adds	r7, #12
 80017f0:	46bd      	mov	sp, r7
 80017f2:	bc80      	pop	{r7}
 80017f4:	4770      	bx	lr
 80017f6:	bf00      	nop
 80017f8:	e000e100 	.word	0xe000e100
 80017fc:	e000ed00 	.word	0xe000ed00

08001800 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001800:	b480      	push	{r7}
 8001802:	b089      	sub	sp, #36	@ 0x24
 8001804:	af00      	add	r7, sp, #0
 8001806:	60f8      	str	r0, [r7, #12]
 8001808:	60b9      	str	r1, [r7, #8]
 800180a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800180c:	68fb      	ldr	r3, [r7, #12]
 800180e:	f003 0307 	and.w	r3, r3, #7
 8001812:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001814:	69fb      	ldr	r3, [r7, #28]
 8001816:	f1c3 0307 	rsb	r3, r3, #7
 800181a:	2b04      	cmp	r3, #4
 800181c:	bf28      	it	cs
 800181e:	2304      	movcs	r3, #4
 8001820:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001822:	69fb      	ldr	r3, [r7, #28]
 8001824:	3304      	adds	r3, #4
 8001826:	2b06      	cmp	r3, #6
 8001828:	d902      	bls.n	8001830 <NVIC_EncodePriority+0x30>
 800182a:	69fb      	ldr	r3, [r7, #28]
 800182c:	3b03      	subs	r3, #3
 800182e:	e000      	b.n	8001832 <NVIC_EncodePriority+0x32>
 8001830:	2300      	movs	r3, #0
 8001832:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001834:	f04f 32ff 	mov.w	r2, #4294967295
 8001838:	69bb      	ldr	r3, [r7, #24]
 800183a:	fa02 f303 	lsl.w	r3, r2, r3
 800183e:	43da      	mvns	r2, r3
 8001840:	68bb      	ldr	r3, [r7, #8]
 8001842:	401a      	ands	r2, r3
 8001844:	697b      	ldr	r3, [r7, #20]
 8001846:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001848:	f04f 31ff 	mov.w	r1, #4294967295
 800184c:	697b      	ldr	r3, [r7, #20]
 800184e:	fa01 f303 	lsl.w	r3, r1, r3
 8001852:	43d9      	mvns	r1, r3
 8001854:	687b      	ldr	r3, [r7, #4]
 8001856:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001858:	4313      	orrs	r3, r2
         );
}
 800185a:	4618      	mov	r0, r3
 800185c:	3724      	adds	r7, #36	@ 0x24
 800185e:	46bd      	mov	sp, r7
 8001860:	bc80      	pop	{r7}
 8001862:	4770      	bx	lr

08001864 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001864:	b580      	push	{r7, lr}
 8001866:	b082      	sub	sp, #8
 8001868:	af00      	add	r7, sp, #0
 800186a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800186c:	687b      	ldr	r3, [r7, #4]
 800186e:	3b01      	subs	r3, #1
 8001870:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8001874:	d301      	bcc.n	800187a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001876:	2301      	movs	r3, #1
 8001878:	e00f      	b.n	800189a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800187a:	4a0a      	ldr	r2, [pc, #40]	@ (80018a4 <SysTick_Config+0x40>)
 800187c:	687b      	ldr	r3, [r7, #4]
 800187e:	3b01      	subs	r3, #1
 8001880:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001882:	210f      	movs	r1, #15
 8001884:	f04f 30ff 	mov.w	r0, #4294967295
 8001888:	f7ff ff90 	bl	80017ac <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800188c:	4b05      	ldr	r3, [pc, #20]	@ (80018a4 <SysTick_Config+0x40>)
 800188e:	2200      	movs	r2, #0
 8001890:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001892:	4b04      	ldr	r3, [pc, #16]	@ (80018a4 <SysTick_Config+0x40>)
 8001894:	2207      	movs	r2, #7
 8001896:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001898:	2300      	movs	r3, #0
}
 800189a:	4618      	mov	r0, r3
 800189c:	3708      	adds	r7, #8
 800189e:	46bd      	mov	sp, r7
 80018a0:	bd80      	pop	{r7, pc}
 80018a2:	bf00      	nop
 80018a4:	e000e010 	.word	0xe000e010

080018a8 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80018a8:	b580      	push	{r7, lr}
 80018aa:	b082      	sub	sp, #8
 80018ac:	af00      	add	r7, sp, #0
 80018ae:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80018b0:	6878      	ldr	r0, [r7, #4]
 80018b2:	f7ff ff49 	bl	8001748 <__NVIC_SetPriorityGrouping>
}
 80018b6:	bf00      	nop
 80018b8:	3708      	adds	r7, #8
 80018ba:	46bd      	mov	sp, r7
 80018bc:	bd80      	pop	{r7, pc}

080018be <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80018be:	b580      	push	{r7, lr}
 80018c0:	b086      	sub	sp, #24
 80018c2:	af00      	add	r7, sp, #0
 80018c4:	4603      	mov	r3, r0
 80018c6:	60b9      	str	r1, [r7, #8]
 80018c8:	607a      	str	r2, [r7, #4]
 80018ca:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80018cc:	2300      	movs	r3, #0
 80018ce:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80018d0:	f7ff ff5e 	bl	8001790 <__NVIC_GetPriorityGrouping>
 80018d4:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80018d6:	687a      	ldr	r2, [r7, #4]
 80018d8:	68b9      	ldr	r1, [r7, #8]
 80018da:	6978      	ldr	r0, [r7, #20]
 80018dc:	f7ff ff90 	bl	8001800 <NVIC_EncodePriority>
 80018e0:	4602      	mov	r2, r0
 80018e2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80018e6:	4611      	mov	r1, r2
 80018e8:	4618      	mov	r0, r3
 80018ea:	f7ff ff5f 	bl	80017ac <__NVIC_SetPriority>
}
 80018ee:	bf00      	nop
 80018f0:	3718      	adds	r7, #24
 80018f2:	46bd      	mov	sp, r7
 80018f4:	bd80      	pop	{r7, pc}

080018f6 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80018f6:	b580      	push	{r7, lr}
 80018f8:	b082      	sub	sp, #8
 80018fa:	af00      	add	r7, sp, #0
 80018fc:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80018fe:	6878      	ldr	r0, [r7, #4]
 8001900:	f7ff ffb0 	bl	8001864 <SysTick_Config>
 8001904:	4603      	mov	r3, r0
}
 8001906:	4618      	mov	r0, r3
 8001908:	3708      	adds	r7, #8
 800190a:	46bd      	mov	sp, r7
 800190c:	bd80      	pop	{r7, pc}

0800190e <HAL_DCMI_Init>:
  * @param  hdcmi pointer to a DCMI_HandleTypeDef structure that contains
  *                the configuration information for DCMI.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DCMI_Init(DCMI_HandleTypeDef *hdcmi)
{
 800190e:	b580      	push	{r7, lr}
 8001910:	b082      	sub	sp, #8
 8001912:	af00      	add	r7, sp, #0
 8001914:	6078      	str	r0, [r7, #4]
  /* Check the DCMI peripheral state */
  if (hdcmi == NULL)
 8001916:	687b      	ldr	r3, [r7, #4]
 8001918:	2b00      	cmp	r3, #0
 800191a:	d101      	bne.n	8001920 <HAL_DCMI_Init+0x12>
  {
    return HAL_ERROR;
 800191c:	2301      	movs	r3, #1
 800191e:	e058      	b.n	80019d2 <HAL_DCMI_Init+0xc4>
  assert_param(IS_DCMI_SYNCHRO(hdcmi->Init.SynchroMode));
  assert_param(IS_DCMI_CAPTURE_RATE(hdcmi->Init.CaptureRate));
  assert_param(IS_DCMI_EXTENDED_DATA(hdcmi->Init.ExtendedDataMode));
  assert_param(IS_DCMI_MODE_JPEG(hdcmi->Init.JPEGMode));

  if (hdcmi->State == HAL_DCMI_STATE_RESET)
 8001920:	687b      	ldr	r3, [r7, #4]
 8001922:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8001926:	b2db      	uxtb	r3, r3
 8001928:	2b00      	cmp	r3, #0
 800192a:	d102      	bne.n	8001932 <HAL_DCMI_Init+0x24>
    }
    /* Initialize the low level hardware (MSP) */
    hdcmi->MspInitCallback(hdcmi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_DCMI_MspInit(hdcmi);
 800192c:	6878      	ldr	r0, [r7, #4]
 800192e:	f7fe fedd 	bl	80006ec <HAL_DCMI_MspInit>
#endif /* (USE_HAL_DCMI_REGISTER_CALLBACKS) */
  }

  /* Change the DCMI state */
  hdcmi->State = HAL_DCMI_STATE_BUSY;
 8001932:	687b      	ldr	r3, [r7, #4]
 8001934:	2202      	movs	r2, #2
 8001936:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Configures the HS, VS, DE and PC polarity */
  hdcmi->Instance->CR &= ~(DCMI_CR_PCKPOL | DCMI_CR_HSPOL  | DCMI_CR_VSPOL  | DCMI_CR_EDM_0 | \
 800193a:	687b      	ldr	r3, [r7, #4]
 800193c:	681b      	ldr	r3, [r3, #0]
 800193e:	681b      	ldr	r3, [r3, #0]
 8001940:	687a      	ldr	r2, [r7, #4]
 8001942:	6812      	ldr	r2, [r2, #0]
 8001944:	f423 637f 	bic.w	r3, r3, #4080	@ 0xff0
 8001948:	f023 0308 	bic.w	r3, r3, #8
 800194c:	6013      	str	r3, [r2, #0]
                           DCMI_CR_EDM_1  | DCMI_CR_FCRC_0 | DCMI_CR_FCRC_1 | DCMI_CR_JPEG  | \
                           DCMI_CR_ESS);

  hdcmi->Instance->CR |= (uint32_t)(hdcmi->Init.SynchroMode | hdcmi->Init.CaptureRate | \
 800194e:	687b      	ldr	r3, [r7, #4]
 8001950:	681b      	ldr	r3, [r3, #0]
 8001952:	6819      	ldr	r1, [r3, #0]
 8001954:	687b      	ldr	r3, [r7, #4]
 8001956:	685a      	ldr	r2, [r3, #4]
 8001958:	687b      	ldr	r3, [r7, #4]
 800195a:	695b      	ldr	r3, [r3, #20]
 800195c:	431a      	orrs	r2, r3
                                    hdcmi->Init.VSPolarity  | hdcmi->Init.HSPolarity  | \
 800195e:	687b      	ldr	r3, [r7, #4]
 8001960:	68db      	ldr	r3, [r3, #12]
  hdcmi->Instance->CR |= (uint32_t)(hdcmi->Init.SynchroMode | hdcmi->Init.CaptureRate | \
 8001962:	431a      	orrs	r2, r3
                                    hdcmi->Init.VSPolarity  | hdcmi->Init.HSPolarity  | \
 8001964:	687b      	ldr	r3, [r7, #4]
 8001966:	691b      	ldr	r3, [r3, #16]
 8001968:	431a      	orrs	r2, r3
                                    hdcmi->Init.PCKPolarity | hdcmi->Init.ExtendedDataMode | \
 800196a:	687b      	ldr	r3, [r7, #4]
 800196c:	689b      	ldr	r3, [r3, #8]
                                    hdcmi->Init.VSPolarity  | hdcmi->Init.HSPolarity  | \
 800196e:	431a      	orrs	r2, r3
                                    hdcmi->Init.PCKPolarity | hdcmi->Init.ExtendedDataMode | \
 8001970:	687b      	ldr	r3, [r7, #4]
 8001972:	699b      	ldr	r3, [r3, #24]
 8001974:	431a      	orrs	r2, r3
                                    hdcmi->Init.JPEGMode);
 8001976:	687b      	ldr	r3, [r7, #4]
 8001978:	6a1b      	ldr	r3, [r3, #32]
                                    hdcmi->Init.PCKPolarity | hdcmi->Init.ExtendedDataMode | \
 800197a:	431a      	orrs	r2, r3
  hdcmi->Instance->CR |= (uint32_t)(hdcmi->Init.SynchroMode | hdcmi->Init.CaptureRate | \
 800197c:	687b      	ldr	r3, [r7, #4]
 800197e:	681b      	ldr	r3, [r3, #0]
 8001980:	430a      	orrs	r2, r1
 8001982:	601a      	str	r2, [r3, #0]

  if (hdcmi->Init.SynchroMode == DCMI_SYNCHRO_EMBEDDED)
 8001984:	687b      	ldr	r3, [r7, #4]
 8001986:	685b      	ldr	r3, [r3, #4]
 8001988:	2b10      	cmp	r3, #16
 800198a:	d112      	bne.n	80019b2 <HAL_DCMI_Init+0xa4>
  {
    hdcmi->Instance->ESCR = (((uint32_t)hdcmi->Init.SyncroCode.FrameStartCode)    | \
 800198c:	687b      	ldr	r3, [r7, #4]
 800198e:	7f1b      	ldrb	r3, [r3, #28]
 8001990:	461a      	mov	r2, r3
                             ((uint32_t)hdcmi->Init.SyncroCode.LineStartCode << DCMI_ESCR_LSC_Pos) | \
 8001992:	687b      	ldr	r3, [r7, #4]
 8001994:	7f5b      	ldrb	r3, [r3, #29]
 8001996:	021b      	lsls	r3, r3, #8
    hdcmi->Instance->ESCR = (((uint32_t)hdcmi->Init.SyncroCode.FrameStartCode)    | \
 8001998:	431a      	orrs	r2, r3
                             ((uint32_t)hdcmi->Init.SyncroCode.LineEndCode << DCMI_ESCR_LEC_Pos) | \
 800199a:	687b      	ldr	r3, [r7, #4]
 800199c:	7f9b      	ldrb	r3, [r3, #30]
 800199e:	041b      	lsls	r3, r3, #16
                             ((uint32_t)hdcmi->Init.SyncroCode.LineStartCode << DCMI_ESCR_LSC_Pos) | \
 80019a0:	ea42 0103 	orr.w	r1, r2, r3
                             ((uint32_t)hdcmi->Init.SyncroCode.FrameEndCode << DCMI_ESCR_FEC_Pos));
 80019a4:	687b      	ldr	r3, [r7, #4]
 80019a6:	7fdb      	ldrb	r3, [r3, #31]
 80019a8:	061a      	lsls	r2, r3, #24
    hdcmi->Instance->ESCR = (((uint32_t)hdcmi->Init.SyncroCode.FrameStartCode)    | \
 80019aa:	687b      	ldr	r3, [r7, #4]
 80019ac:	681b      	ldr	r3, [r3, #0]
                             ((uint32_t)hdcmi->Init.SyncroCode.LineEndCode << DCMI_ESCR_LEC_Pos) | \
 80019ae:	430a      	orrs	r2, r1
    hdcmi->Instance->ESCR = (((uint32_t)hdcmi->Init.SyncroCode.FrameStartCode)    | \
 80019b0:	619a      	str	r2, [r3, #24]

  }

  /* Enable the Line, Vsync, Error and Overrun interrupts */
  __HAL_DCMI_ENABLE_IT(hdcmi, DCMI_IT_LINE | DCMI_IT_VSYNC | DCMI_IT_ERR | DCMI_IT_OVR);
 80019b2:	687b      	ldr	r3, [r7, #4]
 80019b4:	681b      	ldr	r3, [r3, #0]
 80019b6:	68da      	ldr	r2, [r3, #12]
 80019b8:	687b      	ldr	r3, [r7, #4]
 80019ba:	681b      	ldr	r3, [r3, #0]
 80019bc:	f042 021e 	orr.w	r2, r2, #30
 80019c0:	60da      	str	r2, [r3, #12]

  /* Update error code */
  hdcmi->ErrorCode = HAL_DCMI_ERROR_NONE;
 80019c2:	687b      	ldr	r3, [r7, #4]
 80019c4:	2200      	movs	r2, #0
 80019c6:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Initialize the DCMI state*/
  hdcmi->State  = HAL_DCMI_STATE_READY;
 80019c8:	687b      	ldr	r3, [r7, #4]
 80019ca:	2201      	movs	r2, #1
 80019cc:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  return HAL_OK;
 80019d0:	2300      	movs	r3, #0
}
 80019d2:	4618      	mov	r0, r3
 80019d4:	3708      	adds	r7, #8
 80019d6:	46bd      	mov	sp, r7
 80019d8:	bd80      	pop	{r7, pc}
	...

080019dc <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80019dc:	b480      	push	{r7}
 80019de:	b087      	sub	sp, #28
 80019e0:	af00      	add	r7, sp, #0
 80019e2:	6078      	str	r0, [r7, #4]
 80019e4:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80019e6:	2300      	movs	r3, #0
 80019e8:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80019ea:	e16f      	b.n	8001ccc <HAL_GPIO_Init+0x2f0>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 80019ec:	683b      	ldr	r3, [r7, #0]
 80019ee:	681a      	ldr	r2, [r3, #0]
 80019f0:	2101      	movs	r1, #1
 80019f2:	697b      	ldr	r3, [r7, #20]
 80019f4:	fa01 f303 	lsl.w	r3, r1, r3
 80019f8:	4013      	ands	r3, r2
 80019fa:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 80019fc:	68fb      	ldr	r3, [r7, #12]
 80019fe:	2b00      	cmp	r3, #0
 8001a00:	f000 8161 	beq.w	8001cc6 <HAL_GPIO_Init+0x2ea>
    {
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8001a04:	683b      	ldr	r3, [r7, #0]
 8001a06:	685b      	ldr	r3, [r3, #4]
 8001a08:	f003 0303 	and.w	r3, r3, #3
 8001a0c:	2b01      	cmp	r3, #1
 8001a0e:	d005      	beq.n	8001a1c <HAL_GPIO_Init+0x40>
 8001a10:	683b      	ldr	r3, [r7, #0]
 8001a12:	685b      	ldr	r3, [r3, #4]
 8001a14:	f003 0303 	and.w	r3, r3, #3
 8001a18:	2b02      	cmp	r3, #2
 8001a1a:	d130      	bne.n	8001a7e <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8001a1c:	687b      	ldr	r3, [r7, #4]
 8001a1e:	689b      	ldr	r3, [r3, #8]
 8001a20:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8001a22:	697b      	ldr	r3, [r7, #20]
 8001a24:	005b      	lsls	r3, r3, #1
 8001a26:	2203      	movs	r2, #3
 8001a28:	fa02 f303 	lsl.w	r3, r2, r3
 8001a2c:	43db      	mvns	r3, r3
 8001a2e:	693a      	ldr	r2, [r7, #16]
 8001a30:	4013      	ands	r3, r2
 8001a32:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8001a34:	683b      	ldr	r3, [r7, #0]
 8001a36:	68da      	ldr	r2, [r3, #12]
 8001a38:	697b      	ldr	r3, [r7, #20]
 8001a3a:	005b      	lsls	r3, r3, #1
 8001a3c:	fa02 f303 	lsl.w	r3, r2, r3
 8001a40:	693a      	ldr	r2, [r7, #16]
 8001a42:	4313      	orrs	r3, r2
 8001a44:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8001a46:	687b      	ldr	r3, [r7, #4]
 8001a48:	693a      	ldr	r2, [r7, #16]
 8001a4a:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001a4c:	687b      	ldr	r3, [r7, #4]
 8001a4e:	685b      	ldr	r3, [r3, #4]
 8001a50:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8001a52:	2201      	movs	r2, #1
 8001a54:	697b      	ldr	r3, [r7, #20]
 8001a56:	fa02 f303 	lsl.w	r3, r2, r3
 8001a5a:	43db      	mvns	r3, r3
 8001a5c:	693a      	ldr	r2, [r7, #16]
 8001a5e:	4013      	ands	r3, r2
 8001a60:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001a62:	683b      	ldr	r3, [r7, #0]
 8001a64:	685b      	ldr	r3, [r3, #4]
 8001a66:	091b      	lsrs	r3, r3, #4
 8001a68:	f003 0201 	and.w	r2, r3, #1
 8001a6c:	697b      	ldr	r3, [r7, #20]
 8001a6e:	fa02 f303 	lsl.w	r3, r2, r3
 8001a72:	693a      	ldr	r2, [r7, #16]
 8001a74:	4313      	orrs	r3, r2
 8001a76:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8001a78:	687b      	ldr	r3, [r7, #4]
 8001a7a:	693a      	ldr	r2, [r7, #16]
 8001a7c:	605a      	str	r2, [r3, #4]
      }
      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001a7e:	683b      	ldr	r3, [r7, #0]
 8001a80:	685b      	ldr	r3, [r3, #4]
 8001a82:	f003 0303 	and.w	r3, r3, #3
 8001a86:	2b03      	cmp	r3, #3
 8001a88:	d017      	beq.n	8001aba <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8001a8a:	687b      	ldr	r3, [r7, #4]
 8001a8c:	68db      	ldr	r3, [r3, #12]
 8001a8e:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2u));
 8001a90:	697b      	ldr	r3, [r7, #20]
 8001a92:	005b      	lsls	r3, r3, #1
 8001a94:	2203      	movs	r2, #3
 8001a96:	fa02 f303 	lsl.w	r3, r2, r3
 8001a9a:	43db      	mvns	r3, r3
 8001a9c:	693a      	ldr	r2, [r7, #16]
 8001a9e:	4013      	ands	r3, r2
 8001aa0:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 8001aa2:	683b      	ldr	r3, [r7, #0]
 8001aa4:	689a      	ldr	r2, [r3, #8]
 8001aa6:	697b      	ldr	r3, [r7, #20]
 8001aa8:	005b      	lsls	r3, r3, #1
 8001aaa:	fa02 f303 	lsl.w	r3, r2, r3
 8001aae:	693a      	ldr	r2, [r7, #16]
 8001ab0:	4313      	orrs	r3, r2
 8001ab2:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8001ab4:	687b      	ldr	r3, [r7, #4]
 8001ab6:	693a      	ldr	r2, [r7, #16]
 8001ab8:	60da      	str	r2, [r3, #12]
      }

      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001aba:	683b      	ldr	r3, [r7, #0]
 8001abc:	685b      	ldr	r3, [r3, #4]
 8001abe:	f003 0303 	and.w	r3, r3, #3
 8001ac2:	2b02      	cmp	r3, #2
 8001ac4:	d123      	bne.n	8001b0e <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8001ac6:	697b      	ldr	r3, [r7, #20]
 8001ac8:	08da      	lsrs	r2, r3, #3
 8001aca:	687b      	ldr	r3, [r7, #4]
 8001acc:	3208      	adds	r2, #8
 8001ace:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001ad2:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8001ad4:	697b      	ldr	r3, [r7, #20]
 8001ad6:	f003 0307 	and.w	r3, r3, #7
 8001ada:	009b      	lsls	r3, r3, #2
 8001adc:	220f      	movs	r2, #15
 8001ade:	fa02 f303 	lsl.w	r3, r2, r3
 8001ae2:	43db      	mvns	r3, r3
 8001ae4:	693a      	ldr	r2, [r7, #16]
 8001ae6:	4013      	ands	r3, r2
 8001ae8:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8001aea:	683b      	ldr	r3, [r7, #0]
 8001aec:	691a      	ldr	r2, [r3, #16]
 8001aee:	697b      	ldr	r3, [r7, #20]
 8001af0:	f003 0307 	and.w	r3, r3, #7
 8001af4:	009b      	lsls	r3, r3, #2
 8001af6:	fa02 f303 	lsl.w	r3, r2, r3
 8001afa:	693a      	ldr	r2, [r7, #16]
 8001afc:	4313      	orrs	r3, r2
 8001afe:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8001b00:	697b      	ldr	r3, [r7, #20]
 8001b02:	08da      	lsrs	r2, r3, #3
 8001b04:	687b      	ldr	r3, [r7, #4]
 8001b06:	3208      	adds	r2, #8
 8001b08:	6939      	ldr	r1, [r7, #16]
 8001b0a:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001b0e:	687b      	ldr	r3, [r7, #4]
 8001b10:	681b      	ldr	r3, [r3, #0]
 8001b12:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8001b14:	697b      	ldr	r3, [r7, #20]
 8001b16:	005b      	lsls	r3, r3, #1
 8001b18:	2203      	movs	r2, #3
 8001b1a:	fa02 f303 	lsl.w	r3, r2, r3
 8001b1e:	43db      	mvns	r3, r3
 8001b20:	693a      	ldr	r2, [r7, #16]
 8001b22:	4013      	ands	r3, r2
 8001b24:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8001b26:	683b      	ldr	r3, [r7, #0]
 8001b28:	685b      	ldr	r3, [r3, #4]
 8001b2a:	f003 0203 	and.w	r2, r3, #3
 8001b2e:	697b      	ldr	r3, [r7, #20]
 8001b30:	005b      	lsls	r3, r3, #1
 8001b32:	fa02 f303 	lsl.w	r3, r2, r3
 8001b36:	693a      	ldr	r2, [r7, #16]
 8001b38:	4313      	orrs	r3, r2
 8001b3a:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8001b3c:	687b      	ldr	r3, [r7, #4]
 8001b3e:	693a      	ldr	r2, [r7, #16]
 8001b40:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8001b42:	683b      	ldr	r3, [r7, #0]
 8001b44:	685b      	ldr	r3, [r3, #4]
 8001b46:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8001b4a:	2b00      	cmp	r3, #0
 8001b4c:	f000 80bb 	beq.w	8001cc6 <HAL_GPIO_Init+0x2ea>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001b50:	2300      	movs	r3, #0
 8001b52:	60bb      	str	r3, [r7, #8]
 8001b54:	4b64      	ldr	r3, [pc, #400]	@ (8001ce8 <HAL_GPIO_Init+0x30c>)
 8001b56:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001b58:	4a63      	ldr	r2, [pc, #396]	@ (8001ce8 <HAL_GPIO_Init+0x30c>)
 8001b5a:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001b5e:	6453      	str	r3, [r2, #68]	@ 0x44
 8001b60:	4b61      	ldr	r3, [pc, #388]	@ (8001ce8 <HAL_GPIO_Init+0x30c>)
 8001b62:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001b64:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001b68:	60bb      	str	r3, [r7, #8]
 8001b6a:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8001b6c:	4a5f      	ldr	r2, [pc, #380]	@ (8001cec <HAL_GPIO_Init+0x310>)
 8001b6e:	697b      	ldr	r3, [r7, #20]
 8001b70:	089b      	lsrs	r3, r3, #2
 8001b72:	3302      	adds	r3, #2
 8001b74:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001b78:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8001b7a:	697b      	ldr	r3, [r7, #20]
 8001b7c:	f003 0303 	and.w	r3, r3, #3
 8001b80:	009b      	lsls	r3, r3, #2
 8001b82:	220f      	movs	r2, #15
 8001b84:	fa02 f303 	lsl.w	r3, r2, r3
 8001b88:	43db      	mvns	r3, r3
 8001b8a:	693a      	ldr	r2, [r7, #16]
 8001b8c:	4013      	ands	r3, r2
 8001b8e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8001b90:	687b      	ldr	r3, [r7, #4]
 8001b92:	4a57      	ldr	r2, [pc, #348]	@ (8001cf0 <HAL_GPIO_Init+0x314>)
 8001b94:	4293      	cmp	r3, r2
 8001b96:	d031      	beq.n	8001bfc <HAL_GPIO_Init+0x220>
 8001b98:	687b      	ldr	r3, [r7, #4]
 8001b9a:	4a56      	ldr	r2, [pc, #344]	@ (8001cf4 <HAL_GPIO_Init+0x318>)
 8001b9c:	4293      	cmp	r3, r2
 8001b9e:	d02b      	beq.n	8001bf8 <HAL_GPIO_Init+0x21c>
 8001ba0:	687b      	ldr	r3, [r7, #4]
 8001ba2:	4a55      	ldr	r2, [pc, #340]	@ (8001cf8 <HAL_GPIO_Init+0x31c>)
 8001ba4:	4293      	cmp	r3, r2
 8001ba6:	d025      	beq.n	8001bf4 <HAL_GPIO_Init+0x218>
 8001ba8:	687b      	ldr	r3, [r7, #4]
 8001baa:	4a54      	ldr	r2, [pc, #336]	@ (8001cfc <HAL_GPIO_Init+0x320>)
 8001bac:	4293      	cmp	r3, r2
 8001bae:	d01f      	beq.n	8001bf0 <HAL_GPIO_Init+0x214>
 8001bb0:	687b      	ldr	r3, [r7, #4]
 8001bb2:	4a53      	ldr	r2, [pc, #332]	@ (8001d00 <HAL_GPIO_Init+0x324>)
 8001bb4:	4293      	cmp	r3, r2
 8001bb6:	d019      	beq.n	8001bec <HAL_GPIO_Init+0x210>
 8001bb8:	687b      	ldr	r3, [r7, #4]
 8001bba:	4a52      	ldr	r2, [pc, #328]	@ (8001d04 <HAL_GPIO_Init+0x328>)
 8001bbc:	4293      	cmp	r3, r2
 8001bbe:	d013      	beq.n	8001be8 <HAL_GPIO_Init+0x20c>
 8001bc0:	687b      	ldr	r3, [r7, #4]
 8001bc2:	4a51      	ldr	r2, [pc, #324]	@ (8001d08 <HAL_GPIO_Init+0x32c>)
 8001bc4:	4293      	cmp	r3, r2
 8001bc6:	d00d      	beq.n	8001be4 <HAL_GPIO_Init+0x208>
 8001bc8:	687b      	ldr	r3, [r7, #4]
 8001bca:	4a50      	ldr	r2, [pc, #320]	@ (8001d0c <HAL_GPIO_Init+0x330>)
 8001bcc:	4293      	cmp	r3, r2
 8001bce:	d007      	beq.n	8001be0 <HAL_GPIO_Init+0x204>
 8001bd0:	687b      	ldr	r3, [r7, #4]
 8001bd2:	4a4f      	ldr	r2, [pc, #316]	@ (8001d10 <HAL_GPIO_Init+0x334>)
 8001bd4:	4293      	cmp	r3, r2
 8001bd6:	d101      	bne.n	8001bdc <HAL_GPIO_Init+0x200>
 8001bd8:	2308      	movs	r3, #8
 8001bda:	e010      	b.n	8001bfe <HAL_GPIO_Init+0x222>
 8001bdc:	2309      	movs	r3, #9
 8001bde:	e00e      	b.n	8001bfe <HAL_GPIO_Init+0x222>
 8001be0:	2307      	movs	r3, #7
 8001be2:	e00c      	b.n	8001bfe <HAL_GPIO_Init+0x222>
 8001be4:	2306      	movs	r3, #6
 8001be6:	e00a      	b.n	8001bfe <HAL_GPIO_Init+0x222>
 8001be8:	2305      	movs	r3, #5
 8001bea:	e008      	b.n	8001bfe <HAL_GPIO_Init+0x222>
 8001bec:	2304      	movs	r3, #4
 8001bee:	e006      	b.n	8001bfe <HAL_GPIO_Init+0x222>
 8001bf0:	2303      	movs	r3, #3
 8001bf2:	e004      	b.n	8001bfe <HAL_GPIO_Init+0x222>
 8001bf4:	2302      	movs	r3, #2
 8001bf6:	e002      	b.n	8001bfe <HAL_GPIO_Init+0x222>
 8001bf8:	2301      	movs	r3, #1
 8001bfa:	e000      	b.n	8001bfe <HAL_GPIO_Init+0x222>
 8001bfc:	2300      	movs	r3, #0
 8001bfe:	697a      	ldr	r2, [r7, #20]
 8001c00:	f002 0203 	and.w	r2, r2, #3
 8001c04:	0092      	lsls	r2, r2, #2
 8001c06:	4093      	lsls	r3, r2
 8001c08:	461a      	mov	r2, r3
 8001c0a:	693b      	ldr	r3, [r7, #16]
 8001c0c:	4313      	orrs	r3, r2
 8001c0e:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8001c10:	4936      	ldr	r1, [pc, #216]	@ (8001cec <HAL_GPIO_Init+0x310>)
 8001c12:	697b      	ldr	r3, [r7, #20]
 8001c14:	089b      	lsrs	r3, r3, #2
 8001c16:	3302      	adds	r3, #2
 8001c18:	693a      	ldr	r2, [r7, #16]
 8001c1a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8001c1e:	4b3d      	ldr	r3, [pc, #244]	@ (8001d14 <HAL_GPIO_Init+0x338>)
 8001c20:	689b      	ldr	r3, [r3, #8]
 8001c22:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001c24:	68fb      	ldr	r3, [r7, #12]
 8001c26:	43db      	mvns	r3, r3
 8001c28:	693a      	ldr	r2, [r7, #16]
 8001c2a:	4013      	ands	r3, r2
 8001c2c:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8001c2e:	683b      	ldr	r3, [r7, #0]
 8001c30:	685b      	ldr	r3, [r3, #4]
 8001c32:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8001c36:	2b00      	cmp	r3, #0
 8001c38:	d003      	beq.n	8001c42 <HAL_GPIO_Init+0x266>
        {
          temp |= iocurrent;
 8001c3a:	693a      	ldr	r2, [r7, #16]
 8001c3c:	68fb      	ldr	r3, [r7, #12]
 8001c3e:	4313      	orrs	r3, r2
 8001c40:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 8001c42:	4a34      	ldr	r2, [pc, #208]	@ (8001d14 <HAL_GPIO_Init+0x338>)
 8001c44:	693b      	ldr	r3, [r7, #16]
 8001c46:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8001c48:	4b32      	ldr	r3, [pc, #200]	@ (8001d14 <HAL_GPIO_Init+0x338>)
 8001c4a:	68db      	ldr	r3, [r3, #12]
 8001c4c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001c4e:	68fb      	ldr	r3, [r7, #12]
 8001c50:	43db      	mvns	r3, r3
 8001c52:	693a      	ldr	r2, [r7, #16]
 8001c54:	4013      	ands	r3, r2
 8001c56:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8001c58:	683b      	ldr	r3, [r7, #0]
 8001c5a:	685b      	ldr	r3, [r3, #4]
 8001c5c:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001c60:	2b00      	cmp	r3, #0
 8001c62:	d003      	beq.n	8001c6c <HAL_GPIO_Init+0x290>
        {
          temp |= iocurrent;
 8001c64:	693a      	ldr	r2, [r7, #16]
 8001c66:	68fb      	ldr	r3, [r7, #12]
 8001c68:	4313      	orrs	r3, r2
 8001c6a:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 8001c6c:	4a29      	ldr	r2, [pc, #164]	@ (8001d14 <HAL_GPIO_Init+0x338>)
 8001c6e:	693b      	ldr	r3, [r7, #16]
 8001c70:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8001c72:	4b28      	ldr	r3, [pc, #160]	@ (8001d14 <HAL_GPIO_Init+0x338>)
 8001c74:	685b      	ldr	r3, [r3, #4]
 8001c76:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001c78:	68fb      	ldr	r3, [r7, #12]
 8001c7a:	43db      	mvns	r3, r3
 8001c7c:	693a      	ldr	r2, [r7, #16]
 8001c7e:	4013      	ands	r3, r2
 8001c80:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8001c82:	683b      	ldr	r3, [r7, #0]
 8001c84:	685b      	ldr	r3, [r3, #4]
 8001c86:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001c8a:	2b00      	cmp	r3, #0
 8001c8c:	d003      	beq.n	8001c96 <HAL_GPIO_Init+0x2ba>
        {
          temp |= iocurrent;
 8001c8e:	693a      	ldr	r2, [r7, #16]
 8001c90:	68fb      	ldr	r3, [r7, #12]
 8001c92:	4313      	orrs	r3, r2
 8001c94:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 8001c96:	4a1f      	ldr	r2, [pc, #124]	@ (8001d14 <HAL_GPIO_Init+0x338>)
 8001c98:	693b      	ldr	r3, [r7, #16]
 8001c9a:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8001c9c:	4b1d      	ldr	r3, [pc, #116]	@ (8001d14 <HAL_GPIO_Init+0x338>)
 8001c9e:	681b      	ldr	r3, [r3, #0]
 8001ca0:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001ca2:	68fb      	ldr	r3, [r7, #12]
 8001ca4:	43db      	mvns	r3, r3
 8001ca6:	693a      	ldr	r2, [r7, #16]
 8001ca8:	4013      	ands	r3, r2
 8001caa:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8001cac:	683b      	ldr	r3, [r7, #0]
 8001cae:	685b      	ldr	r3, [r3, #4]
 8001cb0:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001cb4:	2b00      	cmp	r3, #0
 8001cb6:	d003      	beq.n	8001cc0 <HAL_GPIO_Init+0x2e4>
        {
          temp |= iocurrent;
 8001cb8:	693a      	ldr	r2, [r7, #16]
 8001cba:	68fb      	ldr	r3, [r7, #12]
 8001cbc:	4313      	orrs	r3, r2
 8001cbe:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 8001cc0:	4a14      	ldr	r2, [pc, #80]	@ (8001d14 <HAL_GPIO_Init+0x338>)
 8001cc2:	693b      	ldr	r3, [r7, #16]
 8001cc4:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8001cc6:	697b      	ldr	r3, [r7, #20]
 8001cc8:	3301      	adds	r3, #1
 8001cca:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001ccc:	683b      	ldr	r3, [r7, #0]
 8001cce:	681a      	ldr	r2, [r3, #0]
 8001cd0:	697b      	ldr	r3, [r7, #20]
 8001cd2:	fa22 f303 	lsr.w	r3, r2, r3
 8001cd6:	2b00      	cmp	r3, #0
 8001cd8:	f47f ae88 	bne.w	80019ec <HAL_GPIO_Init+0x10>
  }
}
 8001cdc:	bf00      	nop
 8001cde:	bf00      	nop
 8001ce0:	371c      	adds	r7, #28
 8001ce2:	46bd      	mov	sp, r7
 8001ce4:	bc80      	pop	{r7}
 8001ce6:	4770      	bx	lr
 8001ce8:	40023800 	.word	0x40023800
 8001cec:	40013800 	.word	0x40013800
 8001cf0:	40020000 	.word	0x40020000
 8001cf4:	40020400 	.word	0x40020400
 8001cf8:	40020800 	.word	0x40020800
 8001cfc:	40020c00 	.word	0x40020c00
 8001d00:	40021000 	.word	0x40021000
 8001d04:	40021400 	.word	0x40021400
 8001d08:	40021800 	.word	0x40021800
 8001d0c:	40021c00 	.word	0x40021c00
 8001d10:	40022000 	.word	0x40022000
 8001d14:	40013c00 	.word	0x40013c00

08001d18 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001d18:	b480      	push	{r7}
 8001d1a:	b083      	sub	sp, #12
 8001d1c:	af00      	add	r7, sp, #0
 8001d1e:	6078      	str	r0, [r7, #4]
 8001d20:	460b      	mov	r3, r1
 8001d22:	807b      	strh	r3, [r7, #2]
 8001d24:	4613      	mov	r3, r2
 8001d26:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8001d28:	787b      	ldrb	r3, [r7, #1]
 8001d2a:	2b00      	cmp	r3, #0
 8001d2c:	d003      	beq.n	8001d36 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8001d2e:	887a      	ldrh	r2, [r7, #2]
 8001d30:	687b      	ldr	r3, [r7, #4]
 8001d32:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8001d34:	e003      	b.n	8001d3e <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8001d36:	887b      	ldrh	r3, [r7, #2]
 8001d38:	041a      	lsls	r2, r3, #16
 8001d3a:	687b      	ldr	r3, [r7, #4]
 8001d3c:	619a      	str	r2, [r3, #24]
}
 8001d3e:	bf00      	nop
 8001d40:	370c      	adds	r7, #12
 8001d42:	46bd      	mov	sp, r7
 8001d44:	bc80      	pop	{r7}
 8001d46:	4770      	bx	lr

08001d48 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8001d48:	b580      	push	{r7, lr}
 8001d4a:	b084      	sub	sp, #16
 8001d4c:	af00      	add	r7, sp, #0
 8001d4e:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8001d50:	687b      	ldr	r3, [r7, #4]
 8001d52:	2b00      	cmp	r3, #0
 8001d54:	d101      	bne.n	8001d5a <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8001d56:	2301      	movs	r3, #1
 8001d58:	e12b      	b.n	8001fb2 <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8001d5a:	687b      	ldr	r3, [r7, #4]
 8001d5c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8001d60:	b2db      	uxtb	r3, r3
 8001d62:	2b00      	cmp	r3, #0
 8001d64:	d106      	bne.n	8001d74 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8001d66:	687b      	ldr	r3, [r7, #4]
 8001d68:	2200      	movs	r2, #0
 8001d6a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8001d6e:	6878      	ldr	r0, [r7, #4]
 8001d70:	f7fe ff72 	bl	8000c58 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8001d74:	687b      	ldr	r3, [r7, #4]
 8001d76:	2224      	movs	r2, #36	@ 0x24
 8001d78:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8001d7c:	687b      	ldr	r3, [r7, #4]
 8001d7e:	681b      	ldr	r3, [r3, #0]
 8001d80:	681a      	ldr	r2, [r3, #0]
 8001d82:	687b      	ldr	r3, [r7, #4]
 8001d84:	681b      	ldr	r3, [r3, #0]
 8001d86:	f022 0201 	bic.w	r2, r2, #1
 8001d8a:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8001d8c:	687b      	ldr	r3, [r7, #4]
 8001d8e:	681b      	ldr	r3, [r3, #0]
 8001d90:	681a      	ldr	r2, [r3, #0]
 8001d92:	687b      	ldr	r3, [r7, #4]
 8001d94:	681b      	ldr	r3, [r3, #0]
 8001d96:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8001d9a:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8001d9c:	687b      	ldr	r3, [r7, #4]
 8001d9e:	681b      	ldr	r3, [r3, #0]
 8001da0:	681a      	ldr	r2, [r3, #0]
 8001da2:	687b      	ldr	r3, [r7, #4]
 8001da4:	681b      	ldr	r3, [r3, #0]
 8001da6:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8001daa:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8001dac:	f000 fd66 	bl	800287c <HAL_RCC_GetPCLK1Freq>
 8001db0:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8001db2:	687b      	ldr	r3, [r7, #4]
 8001db4:	685b      	ldr	r3, [r3, #4]
 8001db6:	4a81      	ldr	r2, [pc, #516]	@ (8001fbc <HAL_I2C_Init+0x274>)
 8001db8:	4293      	cmp	r3, r2
 8001dba:	d807      	bhi.n	8001dcc <HAL_I2C_Init+0x84>
 8001dbc:	68fb      	ldr	r3, [r7, #12]
 8001dbe:	4a80      	ldr	r2, [pc, #512]	@ (8001fc0 <HAL_I2C_Init+0x278>)
 8001dc0:	4293      	cmp	r3, r2
 8001dc2:	bf94      	ite	ls
 8001dc4:	2301      	movls	r3, #1
 8001dc6:	2300      	movhi	r3, #0
 8001dc8:	b2db      	uxtb	r3, r3
 8001dca:	e006      	b.n	8001dda <HAL_I2C_Init+0x92>
 8001dcc:	68fb      	ldr	r3, [r7, #12]
 8001dce:	4a7d      	ldr	r2, [pc, #500]	@ (8001fc4 <HAL_I2C_Init+0x27c>)
 8001dd0:	4293      	cmp	r3, r2
 8001dd2:	bf94      	ite	ls
 8001dd4:	2301      	movls	r3, #1
 8001dd6:	2300      	movhi	r3, #0
 8001dd8:	b2db      	uxtb	r3, r3
 8001dda:	2b00      	cmp	r3, #0
 8001ddc:	d001      	beq.n	8001de2 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8001dde:	2301      	movs	r3, #1
 8001de0:	e0e7      	b.n	8001fb2 <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8001de2:	68fb      	ldr	r3, [r7, #12]
 8001de4:	4a78      	ldr	r2, [pc, #480]	@ (8001fc8 <HAL_I2C_Init+0x280>)
 8001de6:	fba2 2303 	umull	r2, r3, r2, r3
 8001dea:	0c9b      	lsrs	r3, r3, #18
 8001dec:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8001dee:	687b      	ldr	r3, [r7, #4]
 8001df0:	681b      	ldr	r3, [r3, #0]
 8001df2:	685b      	ldr	r3, [r3, #4]
 8001df4:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8001df8:	687b      	ldr	r3, [r7, #4]
 8001dfa:	681b      	ldr	r3, [r3, #0]
 8001dfc:	68ba      	ldr	r2, [r7, #8]
 8001dfe:	430a      	orrs	r2, r1
 8001e00:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8001e02:	687b      	ldr	r3, [r7, #4]
 8001e04:	681b      	ldr	r3, [r3, #0]
 8001e06:	6a1b      	ldr	r3, [r3, #32]
 8001e08:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8001e0c:	687b      	ldr	r3, [r7, #4]
 8001e0e:	685b      	ldr	r3, [r3, #4]
 8001e10:	4a6a      	ldr	r2, [pc, #424]	@ (8001fbc <HAL_I2C_Init+0x274>)
 8001e12:	4293      	cmp	r3, r2
 8001e14:	d802      	bhi.n	8001e1c <HAL_I2C_Init+0xd4>
 8001e16:	68bb      	ldr	r3, [r7, #8]
 8001e18:	3301      	adds	r3, #1
 8001e1a:	e009      	b.n	8001e30 <HAL_I2C_Init+0xe8>
 8001e1c:	68bb      	ldr	r3, [r7, #8]
 8001e1e:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 8001e22:	fb02 f303 	mul.w	r3, r2, r3
 8001e26:	4a69      	ldr	r2, [pc, #420]	@ (8001fcc <HAL_I2C_Init+0x284>)
 8001e28:	fba2 2303 	umull	r2, r3, r2, r3
 8001e2c:	099b      	lsrs	r3, r3, #6
 8001e2e:	3301      	adds	r3, #1
 8001e30:	687a      	ldr	r2, [r7, #4]
 8001e32:	6812      	ldr	r2, [r2, #0]
 8001e34:	430b      	orrs	r3, r1
 8001e36:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8001e38:	687b      	ldr	r3, [r7, #4]
 8001e3a:	681b      	ldr	r3, [r3, #0]
 8001e3c:	69db      	ldr	r3, [r3, #28]
 8001e3e:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 8001e42:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 8001e46:	687b      	ldr	r3, [r7, #4]
 8001e48:	685b      	ldr	r3, [r3, #4]
 8001e4a:	495c      	ldr	r1, [pc, #368]	@ (8001fbc <HAL_I2C_Init+0x274>)
 8001e4c:	428b      	cmp	r3, r1
 8001e4e:	d819      	bhi.n	8001e84 <HAL_I2C_Init+0x13c>
 8001e50:	68fb      	ldr	r3, [r7, #12]
 8001e52:	1e59      	subs	r1, r3, #1
 8001e54:	687b      	ldr	r3, [r7, #4]
 8001e56:	685b      	ldr	r3, [r3, #4]
 8001e58:	005b      	lsls	r3, r3, #1
 8001e5a:	fbb1 f3f3 	udiv	r3, r1, r3
 8001e5e:	1c59      	adds	r1, r3, #1
 8001e60:	f640 73fc 	movw	r3, #4092	@ 0xffc
 8001e64:	400b      	ands	r3, r1
 8001e66:	2b00      	cmp	r3, #0
 8001e68:	d00a      	beq.n	8001e80 <HAL_I2C_Init+0x138>
 8001e6a:	68fb      	ldr	r3, [r7, #12]
 8001e6c:	1e59      	subs	r1, r3, #1
 8001e6e:	687b      	ldr	r3, [r7, #4]
 8001e70:	685b      	ldr	r3, [r3, #4]
 8001e72:	005b      	lsls	r3, r3, #1
 8001e74:	fbb1 f3f3 	udiv	r3, r1, r3
 8001e78:	3301      	adds	r3, #1
 8001e7a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8001e7e:	e051      	b.n	8001f24 <HAL_I2C_Init+0x1dc>
 8001e80:	2304      	movs	r3, #4
 8001e82:	e04f      	b.n	8001f24 <HAL_I2C_Init+0x1dc>
 8001e84:	687b      	ldr	r3, [r7, #4]
 8001e86:	689b      	ldr	r3, [r3, #8]
 8001e88:	2b00      	cmp	r3, #0
 8001e8a:	d111      	bne.n	8001eb0 <HAL_I2C_Init+0x168>
 8001e8c:	68fb      	ldr	r3, [r7, #12]
 8001e8e:	1e58      	subs	r0, r3, #1
 8001e90:	687b      	ldr	r3, [r7, #4]
 8001e92:	6859      	ldr	r1, [r3, #4]
 8001e94:	460b      	mov	r3, r1
 8001e96:	005b      	lsls	r3, r3, #1
 8001e98:	440b      	add	r3, r1
 8001e9a:	fbb0 f3f3 	udiv	r3, r0, r3
 8001e9e:	3301      	adds	r3, #1
 8001ea0:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8001ea4:	2b00      	cmp	r3, #0
 8001ea6:	bf0c      	ite	eq
 8001ea8:	2301      	moveq	r3, #1
 8001eaa:	2300      	movne	r3, #0
 8001eac:	b2db      	uxtb	r3, r3
 8001eae:	e012      	b.n	8001ed6 <HAL_I2C_Init+0x18e>
 8001eb0:	68fb      	ldr	r3, [r7, #12]
 8001eb2:	1e58      	subs	r0, r3, #1
 8001eb4:	687b      	ldr	r3, [r7, #4]
 8001eb6:	6859      	ldr	r1, [r3, #4]
 8001eb8:	460b      	mov	r3, r1
 8001eba:	009b      	lsls	r3, r3, #2
 8001ebc:	440b      	add	r3, r1
 8001ebe:	0099      	lsls	r1, r3, #2
 8001ec0:	440b      	add	r3, r1
 8001ec2:	fbb0 f3f3 	udiv	r3, r0, r3
 8001ec6:	3301      	adds	r3, #1
 8001ec8:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8001ecc:	2b00      	cmp	r3, #0
 8001ece:	bf0c      	ite	eq
 8001ed0:	2301      	moveq	r3, #1
 8001ed2:	2300      	movne	r3, #0
 8001ed4:	b2db      	uxtb	r3, r3
 8001ed6:	2b00      	cmp	r3, #0
 8001ed8:	d001      	beq.n	8001ede <HAL_I2C_Init+0x196>
 8001eda:	2301      	movs	r3, #1
 8001edc:	e022      	b.n	8001f24 <HAL_I2C_Init+0x1dc>
 8001ede:	687b      	ldr	r3, [r7, #4]
 8001ee0:	689b      	ldr	r3, [r3, #8]
 8001ee2:	2b00      	cmp	r3, #0
 8001ee4:	d10e      	bne.n	8001f04 <HAL_I2C_Init+0x1bc>
 8001ee6:	68fb      	ldr	r3, [r7, #12]
 8001ee8:	1e58      	subs	r0, r3, #1
 8001eea:	687b      	ldr	r3, [r7, #4]
 8001eec:	6859      	ldr	r1, [r3, #4]
 8001eee:	460b      	mov	r3, r1
 8001ef0:	005b      	lsls	r3, r3, #1
 8001ef2:	440b      	add	r3, r1
 8001ef4:	fbb0 f3f3 	udiv	r3, r0, r3
 8001ef8:	3301      	adds	r3, #1
 8001efa:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8001efe:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8001f02:	e00f      	b.n	8001f24 <HAL_I2C_Init+0x1dc>
 8001f04:	68fb      	ldr	r3, [r7, #12]
 8001f06:	1e58      	subs	r0, r3, #1
 8001f08:	687b      	ldr	r3, [r7, #4]
 8001f0a:	6859      	ldr	r1, [r3, #4]
 8001f0c:	460b      	mov	r3, r1
 8001f0e:	009b      	lsls	r3, r3, #2
 8001f10:	440b      	add	r3, r1
 8001f12:	0099      	lsls	r1, r3, #2
 8001f14:	440b      	add	r3, r1
 8001f16:	fbb0 f3f3 	udiv	r3, r0, r3
 8001f1a:	3301      	adds	r3, #1
 8001f1c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8001f20:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8001f24:	6879      	ldr	r1, [r7, #4]
 8001f26:	6809      	ldr	r1, [r1, #0]
 8001f28:	4313      	orrs	r3, r2
 8001f2a:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8001f2c:	687b      	ldr	r3, [r7, #4]
 8001f2e:	681b      	ldr	r3, [r3, #0]
 8001f30:	681b      	ldr	r3, [r3, #0]
 8001f32:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 8001f36:	687b      	ldr	r3, [r7, #4]
 8001f38:	69da      	ldr	r2, [r3, #28]
 8001f3a:	687b      	ldr	r3, [r7, #4]
 8001f3c:	6a1b      	ldr	r3, [r3, #32]
 8001f3e:	431a      	orrs	r2, r3
 8001f40:	687b      	ldr	r3, [r7, #4]
 8001f42:	681b      	ldr	r3, [r3, #0]
 8001f44:	430a      	orrs	r2, r1
 8001f46:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8001f48:	687b      	ldr	r3, [r7, #4]
 8001f4a:	681b      	ldr	r3, [r3, #0]
 8001f4c:	689b      	ldr	r3, [r3, #8]
 8001f4e:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 8001f52:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 8001f56:	687a      	ldr	r2, [r7, #4]
 8001f58:	6911      	ldr	r1, [r2, #16]
 8001f5a:	687a      	ldr	r2, [r7, #4]
 8001f5c:	68d2      	ldr	r2, [r2, #12]
 8001f5e:	4311      	orrs	r1, r2
 8001f60:	687a      	ldr	r2, [r7, #4]
 8001f62:	6812      	ldr	r2, [r2, #0]
 8001f64:	430b      	orrs	r3, r1
 8001f66:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8001f68:	687b      	ldr	r3, [r7, #4]
 8001f6a:	681b      	ldr	r3, [r3, #0]
 8001f6c:	68db      	ldr	r3, [r3, #12]
 8001f6e:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 8001f72:	687b      	ldr	r3, [r7, #4]
 8001f74:	695a      	ldr	r2, [r3, #20]
 8001f76:	687b      	ldr	r3, [r7, #4]
 8001f78:	699b      	ldr	r3, [r3, #24]
 8001f7a:	431a      	orrs	r2, r3
 8001f7c:	687b      	ldr	r3, [r7, #4]
 8001f7e:	681b      	ldr	r3, [r3, #0]
 8001f80:	430a      	orrs	r2, r1
 8001f82:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8001f84:	687b      	ldr	r3, [r7, #4]
 8001f86:	681b      	ldr	r3, [r3, #0]
 8001f88:	681a      	ldr	r2, [r3, #0]
 8001f8a:	687b      	ldr	r3, [r7, #4]
 8001f8c:	681b      	ldr	r3, [r3, #0]
 8001f8e:	f042 0201 	orr.w	r2, r2, #1
 8001f92:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8001f94:	687b      	ldr	r3, [r7, #4]
 8001f96:	2200      	movs	r2, #0
 8001f98:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8001f9a:	687b      	ldr	r3, [r7, #4]
 8001f9c:	2220      	movs	r2, #32
 8001f9e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8001fa2:	687b      	ldr	r3, [r7, #4]
 8001fa4:	2200      	movs	r2, #0
 8001fa6:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8001fa8:	687b      	ldr	r3, [r7, #4]
 8001faa:	2200      	movs	r2, #0
 8001fac:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 8001fb0:	2300      	movs	r3, #0
}
 8001fb2:	4618      	mov	r0, r3
 8001fb4:	3710      	adds	r7, #16
 8001fb6:	46bd      	mov	sp, r7
 8001fb8:	bd80      	pop	{r7, pc}
 8001fba:	bf00      	nop
 8001fbc:	000186a0 	.word	0x000186a0
 8001fc0:	001e847f 	.word	0x001e847f
 8001fc4:	003d08ff 	.word	0x003d08ff
 8001fc8:	431bde83 	.word	0x431bde83
 8001fcc:	10624dd3 	.word	0x10624dd3

08001fd0 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001fd0:	b580      	push	{r7, lr}
 8001fd2:	b08a      	sub	sp, #40	@ 0x28
 8001fd4:	af00      	add	r7, sp, #0
 8001fd6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8001fd8:	687b      	ldr	r3, [r7, #4]
 8001fda:	2b00      	cmp	r3, #0
 8001fdc:	d101      	bne.n	8001fe2 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8001fde:	2301      	movs	r3, #1
 8001fe0:	e23b      	b.n	800245a <HAL_RCC_OscConfig+0x48a>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001fe2:	687b      	ldr	r3, [r7, #4]
 8001fe4:	681b      	ldr	r3, [r3, #0]
 8001fe6:	f003 0301 	and.w	r3, r3, #1
 8001fea:	2b00      	cmp	r3, #0
 8001fec:	d050      	beq.n	8002090 <HAL_RCC_OscConfig+0xc0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8001fee:	4b9e      	ldr	r3, [pc, #632]	@ (8002268 <HAL_RCC_OscConfig+0x298>)
 8001ff0:	689b      	ldr	r3, [r3, #8]
 8001ff2:	f003 030c 	and.w	r3, r3, #12
 8001ff6:	2b04      	cmp	r3, #4
 8001ff8:	d00c      	beq.n	8002014 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8001ffa:	4b9b      	ldr	r3, [pc, #620]	@ (8002268 <HAL_RCC_OscConfig+0x298>)
 8001ffc:	689b      	ldr	r3, [r3, #8]
 8001ffe:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8002002:	2b08      	cmp	r3, #8
 8002004:	d112      	bne.n	800202c <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8002006:	4b98      	ldr	r3, [pc, #608]	@ (8002268 <HAL_RCC_OscConfig+0x298>)
 8002008:	685b      	ldr	r3, [r3, #4]
 800200a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800200e:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8002012:	d10b      	bne.n	800202c <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002014:	4b94      	ldr	r3, [pc, #592]	@ (8002268 <HAL_RCC_OscConfig+0x298>)
 8002016:	681b      	ldr	r3, [r3, #0]
 8002018:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800201c:	2b00      	cmp	r3, #0
 800201e:	d036      	beq.n	800208e <HAL_RCC_OscConfig+0xbe>
 8002020:	687b      	ldr	r3, [r7, #4]
 8002022:	685b      	ldr	r3, [r3, #4]
 8002024:	2b00      	cmp	r3, #0
 8002026:	d132      	bne.n	800208e <HAL_RCC_OscConfig+0xbe>
      {
        return HAL_ERROR;
 8002028:	2301      	movs	r3, #1
 800202a:	e216      	b.n	800245a <HAL_RCC_OscConfig+0x48a>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800202c:	687b      	ldr	r3, [r7, #4]
 800202e:	685a      	ldr	r2, [r3, #4]
 8002030:	4b8e      	ldr	r3, [pc, #568]	@ (800226c <HAL_RCC_OscConfig+0x29c>)
 8002032:	b2d2      	uxtb	r2, r2
 8002034:	701a      	strb	r2, [r3, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8002036:	687b      	ldr	r3, [r7, #4]
 8002038:	685b      	ldr	r3, [r3, #4]
 800203a:	2b00      	cmp	r3, #0
 800203c:	d013      	beq.n	8002066 <HAL_RCC_OscConfig+0x96>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800203e:	f7ff fb79 	bl	8001734 <HAL_GetTick>
 8002042:	6238      	str	r0, [r7, #32]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002044:	e008      	b.n	8002058 <HAL_RCC_OscConfig+0x88>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8002046:	f7ff fb75 	bl	8001734 <HAL_GetTick>
 800204a:	4602      	mov	r2, r0
 800204c:	6a3b      	ldr	r3, [r7, #32]
 800204e:	1ad3      	subs	r3, r2, r3
 8002050:	2b64      	cmp	r3, #100	@ 0x64
 8002052:	d901      	bls.n	8002058 <HAL_RCC_OscConfig+0x88>
          {
            return HAL_TIMEOUT;
 8002054:	2303      	movs	r3, #3
 8002056:	e200      	b.n	800245a <HAL_RCC_OscConfig+0x48a>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002058:	4b83      	ldr	r3, [pc, #524]	@ (8002268 <HAL_RCC_OscConfig+0x298>)
 800205a:	681b      	ldr	r3, [r3, #0]
 800205c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002060:	2b00      	cmp	r3, #0
 8002062:	d0f0      	beq.n	8002046 <HAL_RCC_OscConfig+0x76>
 8002064:	e014      	b.n	8002090 <HAL_RCC_OscConfig+0xc0>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002066:	f7ff fb65 	bl	8001734 <HAL_GetTick>
 800206a:	6238      	str	r0, [r7, #32]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800206c:	e008      	b.n	8002080 <HAL_RCC_OscConfig+0xb0>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800206e:	f7ff fb61 	bl	8001734 <HAL_GetTick>
 8002072:	4602      	mov	r2, r0
 8002074:	6a3b      	ldr	r3, [r7, #32]
 8002076:	1ad3      	subs	r3, r2, r3
 8002078:	2b64      	cmp	r3, #100	@ 0x64
 800207a:	d901      	bls.n	8002080 <HAL_RCC_OscConfig+0xb0>
          {
            return HAL_TIMEOUT;
 800207c:	2303      	movs	r3, #3
 800207e:	e1ec      	b.n	800245a <HAL_RCC_OscConfig+0x48a>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002080:	4b79      	ldr	r3, [pc, #484]	@ (8002268 <HAL_RCC_OscConfig+0x298>)
 8002082:	681b      	ldr	r3, [r3, #0]
 8002084:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002088:	2b00      	cmp	r3, #0
 800208a:	d1f0      	bne.n	800206e <HAL_RCC_OscConfig+0x9e>
 800208c:	e000      	b.n	8002090 <HAL_RCC_OscConfig+0xc0>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800208e:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002090:	687b      	ldr	r3, [r7, #4]
 8002092:	681b      	ldr	r3, [r3, #0]
 8002094:	f003 0302 	and.w	r3, r3, #2
 8002098:	2b00      	cmp	r3, #0
 800209a:	d077      	beq.n	800218c <HAL_RCC_OscConfig+0x1bc>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 800209c:	4b72      	ldr	r3, [pc, #456]	@ (8002268 <HAL_RCC_OscConfig+0x298>)
 800209e:	689b      	ldr	r3, [r3, #8]
 80020a0:	f003 030c 	and.w	r3, r3, #12
 80020a4:	2b00      	cmp	r3, #0
 80020a6:	d00b      	beq.n	80020c0 <HAL_RCC_OscConfig+0xf0>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80020a8:	4b6f      	ldr	r3, [pc, #444]	@ (8002268 <HAL_RCC_OscConfig+0x298>)
 80020aa:	689b      	ldr	r3, [r3, #8]
 80020ac:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 80020b0:	2b08      	cmp	r3, #8
 80020b2:	d126      	bne.n	8002102 <HAL_RCC_OscConfig+0x132>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80020b4:	4b6c      	ldr	r3, [pc, #432]	@ (8002268 <HAL_RCC_OscConfig+0x298>)
 80020b6:	685b      	ldr	r3, [r3, #4]
 80020b8:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80020bc:	2b00      	cmp	r3, #0
 80020be:	d120      	bne.n	8002102 <HAL_RCC_OscConfig+0x132>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80020c0:	4b69      	ldr	r3, [pc, #420]	@ (8002268 <HAL_RCC_OscConfig+0x298>)
 80020c2:	681b      	ldr	r3, [r3, #0]
 80020c4:	f003 0302 	and.w	r3, r3, #2
 80020c8:	2b00      	cmp	r3, #0
 80020ca:	d005      	beq.n	80020d8 <HAL_RCC_OscConfig+0x108>
 80020cc:	687b      	ldr	r3, [r7, #4]
 80020ce:	68db      	ldr	r3, [r3, #12]
 80020d0:	2b01      	cmp	r3, #1
 80020d2:	d001      	beq.n	80020d8 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 80020d4:	2301      	movs	r3, #1
 80020d6:	e1c0      	b.n	800245a <HAL_RCC_OscConfig+0x48a>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80020d8:	4b63      	ldr	r3, [pc, #396]	@ (8002268 <HAL_RCC_OscConfig+0x298>)
 80020da:	681b      	ldr	r3, [r3, #0]
 80020dc:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80020e0:	687b      	ldr	r3, [r7, #4]
 80020e2:	691b      	ldr	r3, [r3, #16]
 80020e4:	21f8      	movs	r1, #248	@ 0xf8
 80020e6:	60f9      	str	r1, [r7, #12]
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80020e8:	68f9      	ldr	r1, [r7, #12]
 80020ea:	fa91 f1a1 	rbit	r1, r1
 80020ee:	6139      	str	r1, [r7, #16]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 80020f0:	6939      	ldr	r1, [r7, #16]
 80020f2:	fab1 f181 	clz	r1, r1
 80020f6:	b2c9      	uxtb	r1, r1
 80020f8:	408b      	lsls	r3, r1
 80020fa:	495b      	ldr	r1, [pc, #364]	@ (8002268 <HAL_RCC_OscConfig+0x298>)
 80020fc:	4313      	orrs	r3, r2
 80020fe:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002100:	e044      	b.n	800218c <HAL_RCC_OscConfig+0x1bc>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8002102:	687b      	ldr	r3, [r7, #4]
 8002104:	68db      	ldr	r3, [r3, #12]
 8002106:	2b00      	cmp	r3, #0
 8002108:	d02a      	beq.n	8002160 <HAL_RCC_OscConfig+0x190>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800210a:	4b59      	ldr	r3, [pc, #356]	@ (8002270 <HAL_RCC_OscConfig+0x2a0>)
 800210c:	2201      	movs	r2, #1
 800210e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002110:	f7ff fb10 	bl	8001734 <HAL_GetTick>
 8002114:	6238      	str	r0, [r7, #32]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002116:	e008      	b.n	800212a <HAL_RCC_OscConfig+0x15a>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8002118:	f7ff fb0c 	bl	8001734 <HAL_GetTick>
 800211c:	4602      	mov	r2, r0
 800211e:	6a3b      	ldr	r3, [r7, #32]
 8002120:	1ad3      	subs	r3, r2, r3
 8002122:	2b02      	cmp	r3, #2
 8002124:	d901      	bls.n	800212a <HAL_RCC_OscConfig+0x15a>
          {
            return HAL_TIMEOUT;
 8002126:	2303      	movs	r3, #3
 8002128:	e197      	b.n	800245a <HAL_RCC_OscConfig+0x48a>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800212a:	4b4f      	ldr	r3, [pc, #316]	@ (8002268 <HAL_RCC_OscConfig+0x298>)
 800212c:	681b      	ldr	r3, [r3, #0]
 800212e:	f003 0302 	and.w	r3, r3, #2
 8002132:	2b00      	cmp	r3, #0
 8002134:	d0f0      	beq.n	8002118 <HAL_RCC_OscConfig+0x148>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002136:	4b4c      	ldr	r3, [pc, #304]	@ (8002268 <HAL_RCC_OscConfig+0x298>)
 8002138:	681b      	ldr	r3, [r3, #0]
 800213a:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 800213e:	687b      	ldr	r3, [r7, #4]
 8002140:	691b      	ldr	r3, [r3, #16]
 8002142:	21f8      	movs	r1, #248	@ 0xf8
 8002144:	6179      	str	r1, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002146:	6979      	ldr	r1, [r7, #20]
 8002148:	fa91 f1a1 	rbit	r1, r1
 800214c:	61b9      	str	r1, [r7, #24]
  return result;
 800214e:	69b9      	ldr	r1, [r7, #24]
 8002150:	fab1 f181 	clz	r1, r1
 8002154:	b2c9      	uxtb	r1, r1
 8002156:	408b      	lsls	r3, r1
 8002158:	4943      	ldr	r1, [pc, #268]	@ (8002268 <HAL_RCC_OscConfig+0x298>)
 800215a:	4313      	orrs	r3, r2
 800215c:	600b      	str	r3, [r1, #0]
 800215e:	e015      	b.n	800218c <HAL_RCC_OscConfig+0x1bc>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002160:	4b43      	ldr	r3, [pc, #268]	@ (8002270 <HAL_RCC_OscConfig+0x2a0>)
 8002162:	2200      	movs	r2, #0
 8002164:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002166:	f7ff fae5 	bl	8001734 <HAL_GetTick>
 800216a:	6238      	str	r0, [r7, #32]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800216c:	e008      	b.n	8002180 <HAL_RCC_OscConfig+0x1b0>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800216e:	f7ff fae1 	bl	8001734 <HAL_GetTick>
 8002172:	4602      	mov	r2, r0
 8002174:	6a3b      	ldr	r3, [r7, #32]
 8002176:	1ad3      	subs	r3, r2, r3
 8002178:	2b02      	cmp	r3, #2
 800217a:	d901      	bls.n	8002180 <HAL_RCC_OscConfig+0x1b0>
          {
            return HAL_TIMEOUT;
 800217c:	2303      	movs	r3, #3
 800217e:	e16c      	b.n	800245a <HAL_RCC_OscConfig+0x48a>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002180:	4b39      	ldr	r3, [pc, #228]	@ (8002268 <HAL_RCC_OscConfig+0x298>)
 8002182:	681b      	ldr	r3, [r3, #0]
 8002184:	f003 0302 	and.w	r3, r3, #2
 8002188:	2b00      	cmp	r3, #0
 800218a:	d1f0      	bne.n	800216e <HAL_RCC_OscConfig+0x19e>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800218c:	687b      	ldr	r3, [r7, #4]
 800218e:	681b      	ldr	r3, [r3, #0]
 8002190:	f003 0308 	and.w	r3, r3, #8
 8002194:	2b00      	cmp	r3, #0
 8002196:	d030      	beq.n	80021fa <HAL_RCC_OscConfig+0x22a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8002198:	687b      	ldr	r3, [r7, #4]
 800219a:	695b      	ldr	r3, [r3, #20]
 800219c:	2b00      	cmp	r3, #0
 800219e:	d016      	beq.n	80021ce <HAL_RCC_OscConfig+0x1fe>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80021a0:	4b34      	ldr	r3, [pc, #208]	@ (8002274 <HAL_RCC_OscConfig+0x2a4>)
 80021a2:	2201      	movs	r2, #1
 80021a4:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80021a6:	f7ff fac5 	bl	8001734 <HAL_GetTick>
 80021aa:	6238      	str	r0, [r7, #32]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80021ac:	e008      	b.n	80021c0 <HAL_RCC_OscConfig+0x1f0>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80021ae:	f7ff fac1 	bl	8001734 <HAL_GetTick>
 80021b2:	4602      	mov	r2, r0
 80021b4:	6a3b      	ldr	r3, [r7, #32]
 80021b6:	1ad3      	subs	r3, r2, r3
 80021b8:	2b02      	cmp	r3, #2
 80021ba:	d901      	bls.n	80021c0 <HAL_RCC_OscConfig+0x1f0>
        {
          return HAL_TIMEOUT;
 80021bc:	2303      	movs	r3, #3
 80021be:	e14c      	b.n	800245a <HAL_RCC_OscConfig+0x48a>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80021c0:	4b29      	ldr	r3, [pc, #164]	@ (8002268 <HAL_RCC_OscConfig+0x298>)
 80021c2:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80021c4:	f003 0302 	and.w	r3, r3, #2
 80021c8:	2b00      	cmp	r3, #0
 80021ca:	d0f0      	beq.n	80021ae <HAL_RCC_OscConfig+0x1de>
 80021cc:	e015      	b.n	80021fa <HAL_RCC_OscConfig+0x22a>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80021ce:	4b29      	ldr	r3, [pc, #164]	@ (8002274 <HAL_RCC_OscConfig+0x2a4>)
 80021d0:	2200      	movs	r2, #0
 80021d2:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80021d4:	f7ff faae 	bl	8001734 <HAL_GetTick>
 80021d8:	6238      	str	r0, [r7, #32]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80021da:	e008      	b.n	80021ee <HAL_RCC_OscConfig+0x21e>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80021dc:	f7ff faaa 	bl	8001734 <HAL_GetTick>
 80021e0:	4602      	mov	r2, r0
 80021e2:	6a3b      	ldr	r3, [r7, #32]
 80021e4:	1ad3      	subs	r3, r2, r3
 80021e6:	2b02      	cmp	r3, #2
 80021e8:	d901      	bls.n	80021ee <HAL_RCC_OscConfig+0x21e>
        {
          return HAL_TIMEOUT;
 80021ea:	2303      	movs	r3, #3
 80021ec:	e135      	b.n	800245a <HAL_RCC_OscConfig+0x48a>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80021ee:	4b1e      	ldr	r3, [pc, #120]	@ (8002268 <HAL_RCC_OscConfig+0x298>)
 80021f0:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80021f2:	f003 0302 	and.w	r3, r3, #2
 80021f6:	2b00      	cmp	r3, #0
 80021f8:	d1f0      	bne.n	80021dc <HAL_RCC_OscConfig+0x20c>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80021fa:	687b      	ldr	r3, [r7, #4]
 80021fc:	681b      	ldr	r3, [r3, #0]
 80021fe:	f003 0304 	and.w	r3, r3, #4
 8002202:	2b00      	cmp	r3, #0
 8002204:	f000 8087 	beq.w	8002316 <HAL_RCC_OscConfig+0x346>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002208:	2300      	movs	r3, #0
 800220a:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800220e:	4b16      	ldr	r3, [pc, #88]	@ (8002268 <HAL_RCC_OscConfig+0x298>)
 8002210:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002212:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002216:	2b00      	cmp	r3, #0
 8002218:	d110      	bne.n	800223c <HAL_RCC_OscConfig+0x26c>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800221a:	2300      	movs	r3, #0
 800221c:	60bb      	str	r3, [r7, #8]
 800221e:	4b12      	ldr	r3, [pc, #72]	@ (8002268 <HAL_RCC_OscConfig+0x298>)
 8002220:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002222:	4a11      	ldr	r2, [pc, #68]	@ (8002268 <HAL_RCC_OscConfig+0x298>)
 8002224:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002228:	6413      	str	r3, [r2, #64]	@ 0x40
 800222a:	4b0f      	ldr	r3, [pc, #60]	@ (8002268 <HAL_RCC_OscConfig+0x298>)
 800222c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800222e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002232:	60bb      	str	r3, [r7, #8]
 8002234:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002236:	2301      	movs	r3, #1
 8002238:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    }

    /* Enable write access to Backup domain */
    PWR->CR |= PWR_CR_DBP;
 800223c:	4b0e      	ldr	r3, [pc, #56]	@ (8002278 <HAL_RCC_OscConfig+0x2a8>)
 800223e:	681b      	ldr	r3, [r3, #0]
 8002240:	4a0d      	ldr	r2, [pc, #52]	@ (8002278 <HAL_RCC_OscConfig+0x2a8>)
 8002242:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002246:	6013      	str	r3, [r2, #0]

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002248:	4b0b      	ldr	r3, [pc, #44]	@ (8002278 <HAL_RCC_OscConfig+0x2a8>)
 800224a:	681b      	ldr	r3, [r3, #0]
 800224c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002250:	2b00      	cmp	r3, #0
 8002252:	d122      	bne.n	800229a <HAL_RCC_OscConfig+0x2ca>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002254:	4b08      	ldr	r3, [pc, #32]	@ (8002278 <HAL_RCC_OscConfig+0x2a8>)
 8002256:	681b      	ldr	r3, [r3, #0]
 8002258:	4a07      	ldr	r2, [pc, #28]	@ (8002278 <HAL_RCC_OscConfig+0x2a8>)
 800225a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800225e:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002260:	f7ff fa68 	bl	8001734 <HAL_GetTick>
 8002264:	6238      	str	r0, [r7, #32]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002266:	e012      	b.n	800228e <HAL_RCC_OscConfig+0x2be>
 8002268:	40023800 	.word	0x40023800
 800226c:	40023802 	.word	0x40023802
 8002270:	42470000 	.word	0x42470000
 8002274:	42470e80 	.word	0x42470e80
 8002278:	40007000 	.word	0x40007000
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800227c:	f7ff fa5a 	bl	8001734 <HAL_GetTick>
 8002280:	4602      	mov	r2, r0
 8002282:	6a3b      	ldr	r3, [r7, #32]
 8002284:	1ad3      	subs	r3, r2, r3
 8002286:	2b02      	cmp	r3, #2
 8002288:	d901      	bls.n	800228e <HAL_RCC_OscConfig+0x2be>
        {
          return HAL_TIMEOUT;
 800228a:	2303      	movs	r3, #3
 800228c:	e0e5      	b.n	800245a <HAL_RCC_OscConfig+0x48a>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800228e:	4b75      	ldr	r3, [pc, #468]	@ (8002464 <HAL_RCC_OscConfig+0x494>)
 8002290:	681b      	ldr	r3, [r3, #0]
 8002292:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002296:	2b00      	cmp	r3, #0
 8002298:	d0f0      	beq.n	800227c <HAL_RCC_OscConfig+0x2ac>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800229a:	687b      	ldr	r3, [r7, #4]
 800229c:	689a      	ldr	r2, [r3, #8]
 800229e:	4b72      	ldr	r3, [pc, #456]	@ (8002468 <HAL_RCC_OscConfig+0x498>)
 80022a0:	b2d2      	uxtb	r2, r2
 80022a2:	701a      	strb	r2, [r3, #0]
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80022a4:	687b      	ldr	r3, [r7, #4]
 80022a6:	689b      	ldr	r3, [r3, #8]
 80022a8:	2b00      	cmp	r3, #0
 80022aa:	d015      	beq.n	80022d8 <HAL_RCC_OscConfig+0x308>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80022ac:	f7ff fa42 	bl	8001734 <HAL_GetTick>
 80022b0:	6238      	str	r0, [r7, #32]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80022b2:	e00a      	b.n	80022ca <HAL_RCC_OscConfig+0x2fa>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80022b4:	f7ff fa3e 	bl	8001734 <HAL_GetTick>
 80022b8:	4602      	mov	r2, r0
 80022ba:	6a3b      	ldr	r3, [r7, #32]
 80022bc:	1ad3      	subs	r3, r2, r3
 80022be:	f241 3288 	movw	r2, #5000	@ 0x1388
 80022c2:	4293      	cmp	r3, r2
 80022c4:	d901      	bls.n	80022ca <HAL_RCC_OscConfig+0x2fa>
        {
          return HAL_TIMEOUT;
 80022c6:	2303      	movs	r3, #3
 80022c8:	e0c7      	b.n	800245a <HAL_RCC_OscConfig+0x48a>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80022ca:	4b68      	ldr	r3, [pc, #416]	@ (800246c <HAL_RCC_OscConfig+0x49c>)
 80022cc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80022ce:	f003 0302 	and.w	r3, r3, #2
 80022d2:	2b00      	cmp	r3, #0
 80022d4:	d0ee      	beq.n	80022b4 <HAL_RCC_OscConfig+0x2e4>
 80022d6:	e014      	b.n	8002302 <HAL_RCC_OscConfig+0x332>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80022d8:	f7ff fa2c 	bl	8001734 <HAL_GetTick>
 80022dc:	6238      	str	r0, [r7, #32]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80022de:	e00a      	b.n	80022f6 <HAL_RCC_OscConfig+0x326>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80022e0:	f7ff fa28 	bl	8001734 <HAL_GetTick>
 80022e4:	4602      	mov	r2, r0
 80022e6:	6a3b      	ldr	r3, [r7, #32]
 80022e8:	1ad3      	subs	r3, r2, r3
 80022ea:	f241 3288 	movw	r2, #5000	@ 0x1388
 80022ee:	4293      	cmp	r3, r2
 80022f0:	d901      	bls.n	80022f6 <HAL_RCC_OscConfig+0x326>
        {
          return HAL_TIMEOUT;
 80022f2:	2303      	movs	r3, #3
 80022f4:	e0b1      	b.n	800245a <HAL_RCC_OscConfig+0x48a>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80022f6:	4b5d      	ldr	r3, [pc, #372]	@ (800246c <HAL_RCC_OscConfig+0x49c>)
 80022f8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80022fa:	f003 0302 	and.w	r3, r3, #2
 80022fe:	2b00      	cmp	r3, #0
 8002300:	d1ee      	bne.n	80022e0 <HAL_RCC_OscConfig+0x310>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8002302:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8002306:	2b01      	cmp	r3, #1
 8002308:	d105      	bne.n	8002316 <HAL_RCC_OscConfig+0x346>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800230a:	4b58      	ldr	r3, [pc, #352]	@ (800246c <HAL_RCC_OscConfig+0x49c>)
 800230c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800230e:	4a57      	ldr	r2, [pc, #348]	@ (800246c <HAL_RCC_OscConfig+0x49c>)
 8002310:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8002314:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002316:	687b      	ldr	r3, [r7, #4]
 8002318:	699b      	ldr	r3, [r3, #24]
 800231a:	2b00      	cmp	r3, #0
 800231c:	f000 809c 	beq.w	8002458 <HAL_RCC_OscConfig+0x488>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8002320:	4b52      	ldr	r3, [pc, #328]	@ (800246c <HAL_RCC_OscConfig+0x49c>)
 8002322:	689b      	ldr	r3, [r3, #8]
 8002324:	f003 030c 	and.w	r3, r3, #12
 8002328:	2b08      	cmp	r3, #8
 800232a:	d061      	beq.n	80023f0 <HAL_RCC_OscConfig+0x420>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800232c:	687b      	ldr	r3, [r7, #4]
 800232e:	699b      	ldr	r3, [r3, #24]
 8002330:	2b02      	cmp	r3, #2
 8002332:	d146      	bne.n	80023c2 <HAL_RCC_OscConfig+0x3f2>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002334:	4b4e      	ldr	r3, [pc, #312]	@ (8002470 <HAL_RCC_OscConfig+0x4a0>)
 8002336:	2200      	movs	r2, #0
 8002338:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800233a:	f7ff f9fb 	bl	8001734 <HAL_GetTick>
 800233e:	6238      	str	r0, [r7, #32]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002340:	e008      	b.n	8002354 <HAL_RCC_OscConfig+0x384>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002342:	f7ff f9f7 	bl	8001734 <HAL_GetTick>
 8002346:	4602      	mov	r2, r0
 8002348:	6a3b      	ldr	r3, [r7, #32]
 800234a:	1ad3      	subs	r3, r2, r3
 800234c:	2b64      	cmp	r3, #100	@ 0x64
 800234e:	d901      	bls.n	8002354 <HAL_RCC_OscConfig+0x384>
          {
            return HAL_TIMEOUT;
 8002350:	2303      	movs	r3, #3
 8002352:	e082      	b.n	800245a <HAL_RCC_OscConfig+0x48a>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002354:	4b45      	ldr	r3, [pc, #276]	@ (800246c <HAL_RCC_OscConfig+0x49c>)
 8002356:	681b      	ldr	r3, [r3, #0]
 8002358:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800235c:	2b00      	cmp	r3, #0
 800235e:	d1f0      	bne.n	8002342 <HAL_RCC_OscConfig+0x372>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002360:	4b42      	ldr	r3, [pc, #264]	@ (800246c <HAL_RCC_OscConfig+0x49c>)
 8002362:	685a      	ldr	r2, [r3, #4]
 8002364:	4b43      	ldr	r3, [pc, #268]	@ (8002474 <HAL_RCC_OscConfig+0x4a4>)
 8002366:	4013      	ands	r3, r2
 8002368:	687a      	ldr	r2, [r7, #4]
 800236a:	69d1      	ldr	r1, [r2, #28]
 800236c:	687a      	ldr	r2, [r7, #4]
 800236e:	6a12      	ldr	r2, [r2, #32]
 8002370:	4311      	orrs	r1, r2
 8002372:	687a      	ldr	r2, [r7, #4]
 8002374:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8002376:	0192      	lsls	r2, r2, #6
 8002378:	4311      	orrs	r1, r2
 800237a:	687a      	ldr	r2, [r7, #4]
 800237c:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 800237e:	0612      	lsls	r2, r2, #24
 8002380:	4311      	orrs	r1, r2
 8002382:	687a      	ldr	r2, [r7, #4]
 8002384:	6a92      	ldr	r2, [r2, #40]	@ 0x28
 8002386:	0852      	lsrs	r2, r2, #1
 8002388:	3a01      	subs	r2, #1
 800238a:	0412      	lsls	r2, r2, #16
 800238c:	430a      	orrs	r2, r1
 800238e:	4937      	ldr	r1, [pc, #220]	@ (800246c <HAL_RCC_OscConfig+0x49c>)
 8002390:	4313      	orrs	r3, r2
 8002392:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLN,
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002394:	4b36      	ldr	r3, [pc, #216]	@ (8002470 <HAL_RCC_OscConfig+0x4a0>)
 8002396:	2201      	movs	r2, #1
 8002398:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800239a:	f7ff f9cb 	bl	8001734 <HAL_GetTick>
 800239e:	6238      	str	r0, [r7, #32]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80023a0:	e008      	b.n	80023b4 <HAL_RCC_OscConfig+0x3e4>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80023a2:	f7ff f9c7 	bl	8001734 <HAL_GetTick>
 80023a6:	4602      	mov	r2, r0
 80023a8:	6a3b      	ldr	r3, [r7, #32]
 80023aa:	1ad3      	subs	r3, r2, r3
 80023ac:	2b64      	cmp	r3, #100	@ 0x64
 80023ae:	d901      	bls.n	80023b4 <HAL_RCC_OscConfig+0x3e4>
          {
            return HAL_TIMEOUT;
 80023b0:	2303      	movs	r3, #3
 80023b2:	e052      	b.n	800245a <HAL_RCC_OscConfig+0x48a>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80023b4:	4b2d      	ldr	r3, [pc, #180]	@ (800246c <HAL_RCC_OscConfig+0x49c>)
 80023b6:	681b      	ldr	r3, [r3, #0]
 80023b8:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80023bc:	2b00      	cmp	r3, #0
 80023be:	d0f0      	beq.n	80023a2 <HAL_RCC_OscConfig+0x3d2>
 80023c0:	e04a      	b.n	8002458 <HAL_RCC_OscConfig+0x488>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80023c2:	4b2b      	ldr	r3, [pc, #172]	@ (8002470 <HAL_RCC_OscConfig+0x4a0>)
 80023c4:	2200      	movs	r2, #0
 80023c6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80023c8:	f7ff f9b4 	bl	8001734 <HAL_GetTick>
 80023cc:	6238      	str	r0, [r7, #32]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80023ce:	e008      	b.n	80023e2 <HAL_RCC_OscConfig+0x412>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80023d0:	f7ff f9b0 	bl	8001734 <HAL_GetTick>
 80023d4:	4602      	mov	r2, r0
 80023d6:	6a3b      	ldr	r3, [r7, #32]
 80023d8:	1ad3      	subs	r3, r2, r3
 80023da:	2b64      	cmp	r3, #100	@ 0x64
 80023dc:	d901      	bls.n	80023e2 <HAL_RCC_OscConfig+0x412>
          {
            return HAL_TIMEOUT;
 80023de:	2303      	movs	r3, #3
 80023e0:	e03b      	b.n	800245a <HAL_RCC_OscConfig+0x48a>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80023e2:	4b22      	ldr	r3, [pc, #136]	@ (800246c <HAL_RCC_OscConfig+0x49c>)
 80023e4:	681b      	ldr	r3, [r3, #0]
 80023e6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80023ea:	2b00      	cmp	r3, #0
 80023ec:	d1f0      	bne.n	80023d0 <HAL_RCC_OscConfig+0x400>
 80023ee:	e033      	b.n	8002458 <HAL_RCC_OscConfig+0x488>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80023f0:	687b      	ldr	r3, [r7, #4]
 80023f2:	699b      	ldr	r3, [r3, #24]
 80023f4:	2b01      	cmp	r3, #1
 80023f6:	d101      	bne.n	80023fc <HAL_RCC_OscConfig+0x42c>
      {
        return HAL_ERROR;
 80023f8:	2301      	movs	r3, #1
 80023fa:	e02e      	b.n	800245a <HAL_RCC_OscConfig+0x48a>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        uint32_t pllcfgr = RCC->PLLCFGR;
 80023fc:	4b1b      	ldr	r3, [pc, #108]	@ (800246c <HAL_RCC_OscConfig+0x49c>)
 80023fe:	685b      	ldr	r3, [r3, #4]
 8002400:	61fb      	str	r3, [r7, #28]
      
        if((READ_BIT(pllcfgr, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002402:	69fb      	ldr	r3, [r7, #28]
 8002404:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8002408:	687b      	ldr	r3, [r7, #4]
 800240a:	69db      	ldr	r3, [r3, #28]
 800240c:	429a      	cmp	r2, r3
 800240e:	d121      	bne.n	8002454 <HAL_RCC_OscConfig+0x484>
           (READ_BIT(pllcfgr, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8002410:	69fb      	ldr	r3, [r7, #28]
 8002412:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8002416:	687b      	ldr	r3, [r7, #4]
 8002418:	6a1b      	ldr	r3, [r3, #32]
        if((READ_BIT(pllcfgr, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800241a:	429a      	cmp	r2, r3
 800241c:	d11a      	bne.n	8002454 <HAL_RCC_OscConfig+0x484>
           (READ_BIT(pllcfgr, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800241e:	69fa      	ldr	r2, [r7, #28]
 8002420:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8002424:	4013      	ands	r3, r2
 8002426:	687a      	ldr	r2, [r7, #4]
 8002428:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 800242a:	0192      	lsls	r2, r2, #6
           (READ_BIT(pllcfgr, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 800242c:	4293      	cmp	r3, r2
 800242e:	d111      	bne.n	8002454 <HAL_RCC_OscConfig+0x484>
           (READ_BIT(pllcfgr, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8002430:	69fb      	ldr	r3, [r7, #28]
 8002432:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8002436:	687b      	ldr	r3, [r7, #4]
 8002438:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800243a:	085b      	lsrs	r3, r3, #1
 800243c:	3b01      	subs	r3, #1
 800243e:	041b      	lsls	r3, r3, #16
           (READ_BIT(pllcfgr, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8002440:	429a      	cmp	r2, r3
 8002442:	d107      	bne.n	8002454 <HAL_RCC_OscConfig+0x484>
           (READ_BIT(pllcfgr, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8002444:	69fb      	ldr	r3, [r7, #28]
 8002446:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 800244a:	687b      	ldr	r3, [r7, #4]
 800244c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800244e:	061b      	lsls	r3, r3, #24
           (READ_BIT(pllcfgr, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8002450:	429a      	cmp	r2, r3
 8002452:	d001      	beq.n	8002458 <HAL_RCC_OscConfig+0x488>
        {
          return HAL_ERROR;
 8002454:	2301      	movs	r3, #1
 8002456:	e000      	b.n	800245a <HAL_RCC_OscConfig+0x48a>
        }
      }
    }
  }
  return HAL_OK;
 8002458:	2300      	movs	r3, #0
}
 800245a:	4618      	mov	r0, r3
 800245c:	3728      	adds	r7, #40	@ 0x28
 800245e:	46bd      	mov	sp, r7
 8002460:	bd80      	pop	{r7, pc}
 8002462:	bf00      	nop
 8002464:	40007000 	.word	0x40007000
 8002468:	40023870 	.word	0x40023870
 800246c:	40023800 	.word	0x40023800
 8002470:	42470060 	.word	0x42470060
 8002474:	f0bc8000 	.word	0xf0bc8000

08002478 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002478:	b580      	push	{r7, lr}
 800247a:	b086      	sub	sp, #24
 800247c:	af00      	add	r7, sp, #0
 800247e:	6078      	str	r0, [r7, #4]
 8002480:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8002482:	687b      	ldr	r3, [r7, #4]
 8002484:	2b00      	cmp	r3, #0
 8002486:	d101      	bne.n	800248c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002488:	2301      	movs	r3, #1
 800248a:	e0d2      	b.n	8002632 <HAL_RCC_ClockConfig+0x1ba>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
     must be correctly programmed according to the frequency of the CPU clock
     (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 800248c:	4b6b      	ldr	r3, [pc, #428]	@ (800263c <HAL_RCC_ClockConfig+0x1c4>)
 800248e:	681b      	ldr	r3, [r3, #0]
 8002490:	f003 030f 	and.w	r3, r3, #15
 8002494:	683a      	ldr	r2, [r7, #0]
 8002496:	429a      	cmp	r2, r3
 8002498:	d90c      	bls.n	80024b4 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800249a:	4b68      	ldr	r3, [pc, #416]	@ (800263c <HAL_RCC_ClockConfig+0x1c4>)
 800249c:	683a      	ldr	r2, [r7, #0]
 800249e:	b2d2      	uxtb	r2, r2
 80024a0:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
       memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80024a2:	4b66      	ldr	r3, [pc, #408]	@ (800263c <HAL_RCC_ClockConfig+0x1c4>)
 80024a4:	681b      	ldr	r3, [r3, #0]
 80024a6:	f003 030f 	and.w	r3, r3, #15
 80024aa:	683a      	ldr	r2, [r7, #0]
 80024ac:	429a      	cmp	r2, r3
 80024ae:	d001      	beq.n	80024b4 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 80024b0:	2301      	movs	r3, #1
 80024b2:	e0be      	b.n	8002632 <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80024b4:	687b      	ldr	r3, [r7, #4]
 80024b6:	681b      	ldr	r3, [r3, #0]
 80024b8:	f003 0302 	and.w	r3, r3, #2
 80024bc:	2b00      	cmp	r3, #0
 80024be:	d020      	beq.n	8002502 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80024c0:	687b      	ldr	r3, [r7, #4]
 80024c2:	681b      	ldr	r3, [r3, #0]
 80024c4:	f003 0304 	and.w	r3, r3, #4
 80024c8:	2b00      	cmp	r3, #0
 80024ca:	d005      	beq.n	80024d8 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80024cc:	4b5c      	ldr	r3, [pc, #368]	@ (8002640 <HAL_RCC_ClockConfig+0x1c8>)
 80024ce:	689b      	ldr	r3, [r3, #8]
 80024d0:	4a5b      	ldr	r2, [pc, #364]	@ (8002640 <HAL_RCC_ClockConfig+0x1c8>)
 80024d2:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 80024d6:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80024d8:	687b      	ldr	r3, [r7, #4]
 80024da:	681b      	ldr	r3, [r3, #0]
 80024dc:	f003 0308 	and.w	r3, r3, #8
 80024e0:	2b00      	cmp	r3, #0
 80024e2:	d005      	beq.n	80024f0 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3U));
 80024e4:	4b56      	ldr	r3, [pc, #344]	@ (8002640 <HAL_RCC_ClockConfig+0x1c8>)
 80024e6:	689b      	ldr	r3, [r3, #8]
 80024e8:	4a55      	ldr	r2, [pc, #340]	@ (8002640 <HAL_RCC_ClockConfig+0x1c8>)
 80024ea:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 80024ee:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80024f0:	4b53      	ldr	r3, [pc, #332]	@ (8002640 <HAL_RCC_ClockConfig+0x1c8>)
 80024f2:	689b      	ldr	r3, [r3, #8]
 80024f4:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80024f8:	687b      	ldr	r3, [r7, #4]
 80024fa:	689b      	ldr	r3, [r3, #8]
 80024fc:	4950      	ldr	r1, [pc, #320]	@ (8002640 <HAL_RCC_ClockConfig+0x1c8>)
 80024fe:	4313      	orrs	r3, r2
 8002500:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002502:	687b      	ldr	r3, [r7, #4]
 8002504:	681b      	ldr	r3, [r3, #0]
 8002506:	f003 0301 	and.w	r3, r3, #1
 800250a:	2b00      	cmp	r3, #0
 800250c:	d040      	beq.n	8002590 <HAL_RCC_ClockConfig+0x118>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800250e:	687b      	ldr	r3, [r7, #4]
 8002510:	685b      	ldr	r3, [r3, #4]
 8002512:	2b01      	cmp	r3, #1
 8002514:	d107      	bne.n	8002526 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002516:	4b4a      	ldr	r3, [pc, #296]	@ (8002640 <HAL_RCC_ClockConfig+0x1c8>)
 8002518:	681b      	ldr	r3, [r3, #0]
 800251a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800251e:	2b00      	cmp	r3, #0
 8002520:	d115      	bne.n	800254e <HAL_RCC_ClockConfig+0xd6>
      {
        return HAL_ERROR;
 8002522:	2301      	movs	r3, #1
 8002524:	e085      	b.n	8002632 <HAL_RCC_ClockConfig+0x1ba>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002526:	687b      	ldr	r3, [r7, #4]
 8002528:	685b      	ldr	r3, [r3, #4]
 800252a:	2b02      	cmp	r3, #2
 800252c:	d107      	bne.n	800253e <HAL_RCC_ClockConfig+0xc6>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800252e:	4b44      	ldr	r3, [pc, #272]	@ (8002640 <HAL_RCC_ClockConfig+0x1c8>)
 8002530:	681b      	ldr	r3, [r3, #0]
 8002532:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002536:	2b00      	cmp	r3, #0
 8002538:	d109      	bne.n	800254e <HAL_RCC_ClockConfig+0xd6>
      {
        return HAL_ERROR;
 800253a:	2301      	movs	r3, #1
 800253c:	e079      	b.n	8002632 <HAL_RCC_ClockConfig+0x1ba>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800253e:	4b40      	ldr	r3, [pc, #256]	@ (8002640 <HAL_RCC_ClockConfig+0x1c8>)
 8002540:	681b      	ldr	r3, [r3, #0]
 8002542:	f003 0302 	and.w	r3, r3, #2
 8002546:	2b00      	cmp	r3, #0
 8002548:	d101      	bne.n	800254e <HAL_RCC_ClockConfig+0xd6>
      {
        return HAL_ERROR;
 800254a:	2301      	movs	r3, #1
 800254c:	e071      	b.n	8002632 <HAL_RCC_ClockConfig+0x1ba>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800254e:	4b3c      	ldr	r3, [pc, #240]	@ (8002640 <HAL_RCC_ClockConfig+0x1c8>)
 8002550:	689b      	ldr	r3, [r3, #8]
 8002552:	f023 0203 	bic.w	r2, r3, #3
 8002556:	687b      	ldr	r3, [r7, #4]
 8002558:	685b      	ldr	r3, [r3, #4]
 800255a:	4939      	ldr	r1, [pc, #228]	@ (8002640 <HAL_RCC_ClockConfig+0x1c8>)
 800255c:	4313      	orrs	r3, r2
 800255e:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8002560:	f7ff f8e8 	bl	8001734 <HAL_GetTick>
 8002564:	6178      	str	r0, [r7, #20]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002566:	e00a      	b.n	800257e <HAL_RCC_ClockConfig+0x106>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002568:	f7ff f8e4 	bl	8001734 <HAL_GetTick>
 800256c:	4602      	mov	r2, r0
 800256e:	697b      	ldr	r3, [r7, #20]
 8002570:	1ad3      	subs	r3, r2, r3
 8002572:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002576:	4293      	cmp	r3, r2
 8002578:	d901      	bls.n	800257e <HAL_RCC_ClockConfig+0x106>
      {
        return HAL_TIMEOUT;
 800257a:	2303      	movs	r3, #3
 800257c:	e059      	b.n	8002632 <HAL_RCC_ClockConfig+0x1ba>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800257e:	4b30      	ldr	r3, [pc, #192]	@ (8002640 <HAL_RCC_ClockConfig+0x1c8>)
 8002580:	689b      	ldr	r3, [r3, #8]
 8002582:	f003 020c 	and.w	r2, r3, #12
 8002586:	687b      	ldr	r3, [r7, #4]
 8002588:	685b      	ldr	r3, [r3, #4]
 800258a:	009b      	lsls	r3, r3, #2
 800258c:	429a      	cmp	r2, r3
 800258e:	d1eb      	bne.n	8002568 <HAL_RCC_ClockConfig+0xf0>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8002590:	4b2a      	ldr	r3, [pc, #168]	@ (800263c <HAL_RCC_ClockConfig+0x1c4>)
 8002592:	681b      	ldr	r3, [r3, #0]
 8002594:	f003 030f 	and.w	r3, r3, #15
 8002598:	683a      	ldr	r2, [r7, #0]
 800259a:	429a      	cmp	r2, r3
 800259c:	d20c      	bcs.n	80025b8 <HAL_RCC_ClockConfig+0x140>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800259e:	4b27      	ldr	r3, [pc, #156]	@ (800263c <HAL_RCC_ClockConfig+0x1c4>)
 80025a0:	683a      	ldr	r2, [r7, #0]
 80025a2:	b2d2      	uxtb	r2, r2
 80025a4:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
       memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80025a6:	4b25      	ldr	r3, [pc, #148]	@ (800263c <HAL_RCC_ClockConfig+0x1c4>)
 80025a8:	681b      	ldr	r3, [r3, #0]
 80025aa:	f003 030f 	and.w	r3, r3, #15
 80025ae:	683a      	ldr	r2, [r7, #0]
 80025b0:	429a      	cmp	r2, r3
 80025b2:	d001      	beq.n	80025b8 <HAL_RCC_ClockConfig+0x140>
    {
      return HAL_ERROR;
 80025b4:	2301      	movs	r3, #1
 80025b6:	e03c      	b.n	8002632 <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80025b8:	687b      	ldr	r3, [r7, #4]
 80025ba:	681b      	ldr	r3, [r3, #0]
 80025bc:	f003 0304 	and.w	r3, r3, #4
 80025c0:	2b00      	cmp	r3, #0
 80025c2:	d008      	beq.n	80025d6 <HAL_RCC_ClockConfig+0x15e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80025c4:	4b1e      	ldr	r3, [pc, #120]	@ (8002640 <HAL_RCC_ClockConfig+0x1c8>)
 80025c6:	689b      	ldr	r3, [r3, #8]
 80025c8:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 80025cc:	687b      	ldr	r3, [r7, #4]
 80025ce:	68db      	ldr	r3, [r3, #12]
 80025d0:	491b      	ldr	r1, [pc, #108]	@ (8002640 <HAL_RCC_ClockConfig+0x1c8>)
 80025d2:	4313      	orrs	r3, r2
 80025d4:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80025d6:	687b      	ldr	r3, [r7, #4]
 80025d8:	681b      	ldr	r3, [r3, #0]
 80025da:	f003 0308 	and.w	r3, r3, #8
 80025de:	2b00      	cmp	r3, #0
 80025e0:	d009      	beq.n	80025f6 <HAL_RCC_ClockConfig+0x17e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80025e2:	4b17      	ldr	r3, [pc, #92]	@ (8002640 <HAL_RCC_ClockConfig+0x1c8>)
 80025e4:	689b      	ldr	r3, [r3, #8]
 80025e6:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 80025ea:	687b      	ldr	r3, [r7, #4]
 80025ec:	691b      	ldr	r3, [r3, #16]
 80025ee:	00db      	lsls	r3, r3, #3
 80025f0:	4913      	ldr	r1, [pc, #76]	@ (8002640 <HAL_RCC_ClockConfig+0x1c8>)
 80025f2:	4313      	orrs	r3, r2
 80025f4:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> POSITION_VAL(RCC_CFGR_HPRE)];
 80025f6:	f000 f82b 	bl	8002650 <HAL_RCC_GetSysClockFreq>
 80025fa:	4601      	mov	r1, r0
 80025fc:	4b10      	ldr	r3, [pc, #64]	@ (8002640 <HAL_RCC_ClockConfig+0x1c8>)
 80025fe:	689b      	ldr	r3, [r3, #8]
 8002600:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8002604:	22f0      	movs	r2, #240	@ 0xf0
 8002606:	60fa      	str	r2, [r7, #12]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002608:	68fa      	ldr	r2, [r7, #12]
 800260a:	fa92 f2a2 	rbit	r2, r2
 800260e:	613a      	str	r2, [r7, #16]
  return result;
 8002610:	693a      	ldr	r2, [r7, #16]
 8002612:	fab2 f282 	clz	r2, r2
 8002616:	b2d2      	uxtb	r2, r2
 8002618:	40d3      	lsrs	r3, r2
 800261a:	4a0a      	ldr	r2, [pc, #40]	@ (8002644 <HAL_RCC_ClockConfig+0x1cc>)
 800261c:	5cd3      	ldrb	r3, [r2, r3]
 800261e:	fa21 f303 	lsr.w	r3, r1, r3
 8002622:	4a09      	ldr	r2, [pc, #36]	@ (8002648 <HAL_RCC_ClockConfig+0x1d0>)
 8002624:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8002626:	4b09      	ldr	r3, [pc, #36]	@ (800264c <HAL_RCC_ClockConfig+0x1d4>)
 8002628:	681b      	ldr	r3, [r3, #0]
 800262a:	4618      	mov	r0, r3
 800262c:	f7ff f840 	bl	80016b0 <HAL_InitTick>

  return HAL_OK;
 8002630:	2300      	movs	r3, #0
}
 8002632:	4618      	mov	r0, r3
 8002634:	3718      	adds	r7, #24
 8002636:	46bd      	mov	sp, r7
 8002638:	bd80      	pop	{r7, pc}
 800263a:	bf00      	nop
 800263c:	40023c00 	.word	0x40023c00
 8002640:	40023800 	.word	0x40023800
 8002644:	080044a0 	.word	0x080044a0
 8002648:	20000000 	.word	0x20000000
 800264c:	20000004 	.word	0x20000004

08002650 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002650:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8002654:	b094      	sub	sp, #80	@ 0x50
 8002656:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8002658:	2300      	movs	r3, #0
 800265a:	647b      	str	r3, [r7, #68]	@ 0x44
 800265c:	2300      	movs	r3, #0
 800265e:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8002660:	2300      	movs	r3, #0
 8002662:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t sysclockfreq = 0U;
 8002664:	2300      	movs	r3, #0
 8002666:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8002668:	4b7c      	ldr	r3, [pc, #496]	@ (800285c <HAL_RCC_GetSysClockFreq+0x20c>)
 800266a:	689b      	ldr	r3, [r3, #8]
 800266c:	f003 030c 	and.w	r3, r3, #12
 8002670:	2b08      	cmp	r3, #8
 8002672:	d00d      	beq.n	8002690 <HAL_RCC_GetSysClockFreq+0x40>
 8002674:	2b08      	cmp	r3, #8
 8002676:	f200 80e7 	bhi.w	8002848 <HAL_RCC_GetSysClockFreq+0x1f8>
 800267a:	2b00      	cmp	r3, #0
 800267c:	d002      	beq.n	8002684 <HAL_RCC_GetSysClockFreq+0x34>
 800267e:	2b04      	cmp	r3, #4
 8002680:	d003      	beq.n	800268a <HAL_RCC_GetSysClockFreq+0x3a>
 8002682:	e0e1      	b.n	8002848 <HAL_RCC_GetSysClockFreq+0x1f8>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8002684:	4b76      	ldr	r3, [pc, #472]	@ (8002860 <HAL_RCC_GetSysClockFreq+0x210>)
 8002686:	64bb      	str	r3, [r7, #72]	@ 0x48
       break;
 8002688:	e0e1      	b.n	800284e <HAL_RCC_GetSysClockFreq+0x1fe>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 800268a:	4b76      	ldr	r3, [pc, #472]	@ (8002864 <HAL_RCC_GetSysClockFreq+0x214>)
 800268c:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 800268e:	e0de      	b.n	800284e <HAL_RCC_GetSysClockFreq+0x1fe>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8002690:	4b72      	ldr	r3, [pc, #456]	@ (800285c <HAL_RCC_GetSysClockFreq+0x20c>)
 8002692:	685b      	ldr	r3, [r3, #4]
 8002694:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8002698:	647b      	str	r3, [r7, #68]	@ 0x44
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 800269a:	4b70      	ldr	r3, [pc, #448]	@ (800285c <HAL_RCC_GetSysClockFreq+0x20c>)
 800269c:	685b      	ldr	r3, [r3, #4]
 800269e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80026a2:	2b00      	cmp	r3, #0
 80026a4:	d065      	beq.n	8002772 <HAL_RCC_GetSysClockFreq+0x122>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80026a6:	4b6d      	ldr	r3, [pc, #436]	@ (800285c <HAL_RCC_GetSysClockFreq+0x20c>)
 80026a8:	685b      	ldr	r3, [r3, #4]
 80026aa:	099b      	lsrs	r3, r3, #6
 80026ac:	2200      	movs	r2, #0
 80026ae:	63bb      	str	r3, [r7, #56]	@ 0x38
 80026b0:	63fa      	str	r2, [r7, #60]	@ 0x3c
 80026b2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80026b4:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80026b8:	633b      	str	r3, [r7, #48]	@ 0x30
 80026ba:	2300      	movs	r3, #0
 80026bc:	637b      	str	r3, [r7, #52]	@ 0x34
 80026be:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 80026c2:	4622      	mov	r2, r4
 80026c4:	462b      	mov	r3, r5
 80026c6:	f04f 0000 	mov.w	r0, #0
 80026ca:	f04f 0100 	mov.w	r1, #0
 80026ce:	0159      	lsls	r1, r3, #5
 80026d0:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80026d4:	0150      	lsls	r0, r2, #5
 80026d6:	4602      	mov	r2, r0
 80026d8:	460b      	mov	r3, r1
 80026da:	4621      	mov	r1, r4
 80026dc:	1a51      	subs	r1, r2, r1
 80026de:	6139      	str	r1, [r7, #16]
 80026e0:	4629      	mov	r1, r5
 80026e2:	eb63 0301 	sbc.w	r3, r3, r1
 80026e6:	617b      	str	r3, [r7, #20]
 80026e8:	f04f 0200 	mov.w	r2, #0
 80026ec:	f04f 0300 	mov.w	r3, #0
 80026f0:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 80026f4:	4659      	mov	r1, fp
 80026f6:	018b      	lsls	r3, r1, #6
 80026f8:	4651      	mov	r1, sl
 80026fa:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 80026fe:	4651      	mov	r1, sl
 8002700:	018a      	lsls	r2, r1, #6
 8002702:	46d4      	mov	ip, sl
 8002704:	ebb2 080c 	subs.w	r8, r2, ip
 8002708:	4659      	mov	r1, fp
 800270a:	eb63 0901 	sbc.w	r9, r3, r1
 800270e:	f04f 0200 	mov.w	r2, #0
 8002712:	f04f 0300 	mov.w	r3, #0
 8002716:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800271a:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800271e:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8002722:	4690      	mov	r8, r2
 8002724:	4699      	mov	r9, r3
 8002726:	4623      	mov	r3, r4
 8002728:	eb18 0303 	adds.w	r3, r8, r3
 800272c:	60bb      	str	r3, [r7, #8]
 800272e:	462b      	mov	r3, r5
 8002730:	eb49 0303 	adc.w	r3, r9, r3
 8002734:	60fb      	str	r3, [r7, #12]
 8002736:	f04f 0200 	mov.w	r2, #0
 800273a:	f04f 0300 	mov.w	r3, #0
 800273e:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8002742:	4629      	mov	r1, r5
 8002744:	024b      	lsls	r3, r1, #9
 8002746:	4620      	mov	r0, r4
 8002748:	4629      	mov	r1, r5
 800274a:	4604      	mov	r4, r0
 800274c:	ea43 53d4 	orr.w	r3, r3, r4, lsr #23
 8002750:	4601      	mov	r1, r0
 8002752:	024a      	lsls	r2, r1, #9
 8002754:	4610      	mov	r0, r2
 8002756:	4619      	mov	r1, r3
 8002758:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800275a:	2200      	movs	r2, #0
 800275c:	62bb      	str	r3, [r7, #40]	@ 0x28
 800275e:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8002760:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8002764:	f7fd fd2e 	bl	80001c4 <__aeabi_uldivmod>
 8002768:	4602      	mov	r2, r0
 800276a:	460b      	mov	r3, r1
 800276c:	4613      	mov	r3, r2
 800276e:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8002770:	e05c      	b.n	800282c <HAL_RCC_GetSysClockFreq+0x1dc>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002772:	4b3a      	ldr	r3, [pc, #232]	@ (800285c <HAL_RCC_GetSysClockFreq+0x20c>)
 8002774:	685b      	ldr	r3, [r3, #4]
 8002776:	099b      	lsrs	r3, r3, #6
 8002778:	2200      	movs	r2, #0
 800277a:	4618      	mov	r0, r3
 800277c:	4611      	mov	r1, r2
 800277e:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8002782:	623b      	str	r3, [r7, #32]
 8002784:	2300      	movs	r3, #0
 8002786:	627b      	str	r3, [r7, #36]	@ 0x24
 8002788:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 800278c:	4642      	mov	r2, r8
 800278e:	464b      	mov	r3, r9
 8002790:	f04f 0000 	mov.w	r0, #0
 8002794:	f04f 0100 	mov.w	r1, #0
 8002798:	0159      	lsls	r1, r3, #5
 800279a:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 800279e:	0150      	lsls	r0, r2, #5
 80027a0:	4602      	mov	r2, r0
 80027a2:	460b      	mov	r3, r1
 80027a4:	46c4      	mov	ip, r8
 80027a6:	ebb2 0a0c 	subs.w	sl, r2, ip
 80027aa:	4640      	mov	r0, r8
 80027ac:	4649      	mov	r1, r9
 80027ae:	468c      	mov	ip, r1
 80027b0:	eb63 0b0c 	sbc.w	fp, r3, ip
 80027b4:	f04f 0200 	mov.w	r2, #0
 80027b8:	f04f 0300 	mov.w	r3, #0
 80027bc:	ea4f 138b 	mov.w	r3, fp, lsl #6
 80027c0:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 80027c4:	ea4f 128a 	mov.w	r2, sl, lsl #6
 80027c8:	ebb2 040a 	subs.w	r4, r2, sl
 80027cc:	eb63 050b 	sbc.w	r5, r3, fp
 80027d0:	f04f 0200 	mov.w	r2, #0
 80027d4:	f04f 0300 	mov.w	r3, #0
 80027d8:	00eb      	lsls	r3, r5, #3
 80027da:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80027de:	00e2      	lsls	r2, r4, #3
 80027e0:	4614      	mov	r4, r2
 80027e2:	461d      	mov	r5, r3
 80027e4:	4603      	mov	r3, r0
 80027e6:	18e3      	adds	r3, r4, r3
 80027e8:	603b      	str	r3, [r7, #0]
 80027ea:	460b      	mov	r3, r1
 80027ec:	eb45 0303 	adc.w	r3, r5, r3
 80027f0:	607b      	str	r3, [r7, #4]
 80027f2:	f04f 0200 	mov.w	r2, #0
 80027f6:	f04f 0300 	mov.w	r3, #0
 80027fa:	e9d7 4500 	ldrd	r4, r5, [r7]
 80027fe:	4629      	mov	r1, r5
 8002800:	028b      	lsls	r3, r1, #10
 8002802:	4620      	mov	r0, r4
 8002804:	4629      	mov	r1, r5
 8002806:	4604      	mov	r4, r0
 8002808:	ea43 5394 	orr.w	r3, r3, r4, lsr #22
 800280c:	4601      	mov	r1, r0
 800280e:	028a      	lsls	r2, r1, #10
 8002810:	4610      	mov	r0, r2
 8002812:	4619      	mov	r1, r3
 8002814:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8002816:	2200      	movs	r2, #0
 8002818:	61bb      	str	r3, [r7, #24]
 800281a:	61fa      	str	r2, [r7, #28]
 800281c:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8002820:	f7fd fcd0 	bl	80001c4 <__aeabi_uldivmod>
 8002824:	4602      	mov	r2, r0
 8002826:	460b      	mov	r3, r1
 8002828:	4613      	mov	r3, r2
 800282a:	64fb      	str	r3, [r7, #76]	@ 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 800282c:	4b0b      	ldr	r3, [pc, #44]	@ (800285c <HAL_RCC_GetSysClockFreq+0x20c>)
 800282e:	685b      	ldr	r3, [r3, #4]
 8002830:	0c1b      	lsrs	r3, r3, #16
 8002832:	f003 0303 	and.w	r3, r3, #3
 8002836:	3301      	adds	r3, #1
 8002838:	005b      	lsls	r3, r3, #1
 800283a:	643b      	str	r3, [r7, #64]	@ 0x40

      sysclockfreq = pllvco/pllp;
 800283c:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800283e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8002840:	fbb2 f3f3 	udiv	r3, r2, r3
 8002844:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8002846:	e002      	b.n	800284e <HAL_RCC_GetSysClockFreq+0x1fe>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8002848:	4b05      	ldr	r3, [pc, #20]	@ (8002860 <HAL_RCC_GetSysClockFreq+0x210>)
 800284a:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 800284c:	bf00      	nop
    }
  }
  return sysclockfreq;
 800284e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
}
 8002850:	4618      	mov	r0, r3
 8002852:	3750      	adds	r7, #80	@ 0x50
 8002854:	46bd      	mov	sp, r7
 8002856:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800285a:	bf00      	nop
 800285c:	40023800 	.word	0x40023800
 8002860:	00f42400 	.word	0x00f42400
 8002864:	007a1200 	.word	0x007a1200

08002868 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002868:	b480      	push	{r7}
 800286a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800286c:	4b02      	ldr	r3, [pc, #8]	@ (8002878 <HAL_RCC_GetHCLKFreq+0x10>)
 800286e:	681b      	ldr	r3, [r3, #0]
}
 8002870:	4618      	mov	r0, r3
 8002872:	46bd      	mov	sp, r7
 8002874:	bc80      	pop	{r7}
 8002876:	4770      	bx	lr
 8002878:	20000000 	.word	0x20000000

0800287c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800287c:	b580      	push	{r7, lr}
 800287e:	b082      	sub	sp, #8
 8002880:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> POSITION_VAL(RCC_CFGR_PPRE1)]);
 8002882:	f7ff fff1 	bl	8002868 <HAL_RCC_GetHCLKFreq>
 8002886:	4601      	mov	r1, r0
 8002888:	4b0b      	ldr	r3, [pc, #44]	@ (80028b8 <HAL_RCC_GetPCLK1Freq+0x3c>)
 800288a:	689b      	ldr	r3, [r3, #8]
 800288c:	f403 53e0 	and.w	r3, r3, #7168	@ 0x1c00
 8002890:	f44f 52e0 	mov.w	r2, #7168	@ 0x1c00
 8002894:	607a      	str	r2, [r7, #4]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002896:	687a      	ldr	r2, [r7, #4]
 8002898:	fa92 f2a2 	rbit	r2, r2
 800289c:	603a      	str	r2, [r7, #0]
  return result;
 800289e:	683a      	ldr	r2, [r7, #0]
 80028a0:	fab2 f282 	clz	r2, r2
 80028a4:	b2d2      	uxtb	r2, r2
 80028a6:	40d3      	lsrs	r3, r2
 80028a8:	4a04      	ldr	r2, [pc, #16]	@ (80028bc <HAL_RCC_GetPCLK1Freq+0x40>)
 80028aa:	5cd3      	ldrb	r3, [r2, r3]
 80028ac:	fa21 f303 	lsr.w	r3, r1, r3
}
 80028b0:	4618      	mov	r0, r3
 80028b2:	3708      	adds	r7, #8
 80028b4:	46bd      	mov	sp, r7
 80028b6:	bd80      	pop	{r7, pc}
 80028b8:	40023800 	.word	0x40023800
 80028bc:	080044b0 	.word	0x080044b0

080028c0 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80028c0:	b580      	push	{r7, lr}
 80028c2:	b082      	sub	sp, #8
 80028c4:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> POSITION_VAL(RCC_CFGR_PPRE2)]);
 80028c6:	f7ff ffcf 	bl	8002868 <HAL_RCC_GetHCLKFreq>
 80028ca:	4601      	mov	r1, r0
 80028cc:	4b0b      	ldr	r3, [pc, #44]	@ (80028fc <HAL_RCC_GetPCLK2Freq+0x3c>)
 80028ce:	689b      	ldr	r3, [r3, #8]
 80028d0:	f403 4360 	and.w	r3, r3, #57344	@ 0xe000
 80028d4:	f44f 4260 	mov.w	r2, #57344	@ 0xe000
 80028d8:	607a      	str	r2, [r7, #4]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80028da:	687a      	ldr	r2, [r7, #4]
 80028dc:	fa92 f2a2 	rbit	r2, r2
 80028e0:	603a      	str	r2, [r7, #0]
  return result;
 80028e2:	683a      	ldr	r2, [r7, #0]
 80028e4:	fab2 f282 	clz	r2, r2
 80028e8:	b2d2      	uxtb	r2, r2
 80028ea:	40d3      	lsrs	r3, r2
 80028ec:	4a04      	ldr	r2, [pc, #16]	@ (8002900 <HAL_RCC_GetPCLK2Freq+0x40>)
 80028ee:	5cd3      	ldrb	r3, [r2, r3]
 80028f0:	fa21 f303 	lsr.w	r3, r1, r3
}
 80028f4:	4618      	mov	r0, r3
 80028f6:	3708      	adds	r7, #8
 80028f8:	46bd      	mov	sp, r7
 80028fa:	bd80      	pop	{r7, pc}
 80028fc:	40023800 	.word	0x40023800
 8002900:	080044b0 	.word	0x080044b0

08002904 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8002904:	b580      	push	{r7, lr}
 8002906:	b082      	sub	sp, #8
 8002908:	af00      	add	r7, sp, #0
 800290a:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 800290c:	687b      	ldr	r3, [r7, #4]
 800290e:	2b00      	cmp	r3, #0
 8002910:	d101      	bne.n	8002916 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8002912:	2301      	movs	r3, #1
 8002914:	e07b      	b.n	8002a0e <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8002916:	687b      	ldr	r3, [r7, #4]
 8002918:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800291a:	2b00      	cmp	r3, #0
 800291c:	d108      	bne.n	8002930 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 800291e:	687b      	ldr	r3, [r7, #4]
 8002920:	685b      	ldr	r3, [r3, #4]
 8002922:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8002926:	d009      	beq.n	800293c <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8002928:	687b      	ldr	r3, [r7, #4]
 800292a:	2200      	movs	r2, #0
 800292c:	61da      	str	r2, [r3, #28]
 800292e:	e005      	b.n	800293c <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8002930:	687b      	ldr	r3, [r7, #4]
 8002932:	2200      	movs	r2, #0
 8002934:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8002936:	687b      	ldr	r3, [r7, #4]
 8002938:	2200      	movs	r2, #0
 800293a:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800293c:	687b      	ldr	r3, [r7, #4]
 800293e:	2200      	movs	r2, #0
 8002940:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8002942:	687b      	ldr	r3, [r7, #4]
 8002944:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8002948:	b2db      	uxtb	r3, r3
 800294a:	2b00      	cmp	r3, #0
 800294c:	d106      	bne.n	800295c <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 800294e:	687b      	ldr	r3, [r7, #4]
 8002950:	2200      	movs	r2, #0
 8002952:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8002956:	6878      	ldr	r0, [r7, #4]
 8002958:	f7fe fb90 	bl	800107c <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 800295c:	687b      	ldr	r3, [r7, #4]
 800295e:	2202      	movs	r2, #2
 8002960:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8002964:	687b      	ldr	r3, [r7, #4]
 8002966:	681b      	ldr	r3, [r3, #0]
 8002968:	681a      	ldr	r2, [r3, #0]
 800296a:	687b      	ldr	r3, [r7, #4]
 800296c:	681b      	ldr	r3, [r3, #0]
 800296e:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8002972:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8002974:	687b      	ldr	r3, [r7, #4]
 8002976:	685b      	ldr	r3, [r3, #4]
 8002978:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 800297c:	687b      	ldr	r3, [r7, #4]
 800297e:	689b      	ldr	r3, [r3, #8]
 8002980:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 8002984:	431a      	orrs	r2, r3
 8002986:	687b      	ldr	r3, [r7, #4]
 8002988:	68db      	ldr	r3, [r3, #12]
 800298a:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800298e:	431a      	orrs	r2, r3
 8002990:	687b      	ldr	r3, [r7, #4]
 8002992:	691b      	ldr	r3, [r3, #16]
 8002994:	f003 0302 	and.w	r3, r3, #2
 8002998:	431a      	orrs	r2, r3
 800299a:	687b      	ldr	r3, [r7, #4]
 800299c:	695b      	ldr	r3, [r3, #20]
 800299e:	f003 0301 	and.w	r3, r3, #1
 80029a2:	431a      	orrs	r2, r3
 80029a4:	687b      	ldr	r3, [r7, #4]
 80029a6:	699b      	ldr	r3, [r3, #24]
 80029a8:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80029ac:	431a      	orrs	r2, r3
 80029ae:	687b      	ldr	r3, [r7, #4]
 80029b0:	69db      	ldr	r3, [r3, #28]
 80029b2:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 80029b6:	431a      	orrs	r2, r3
 80029b8:	687b      	ldr	r3, [r7, #4]
 80029ba:	6a1b      	ldr	r3, [r3, #32]
 80029bc:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80029c0:	ea42 0103 	orr.w	r1, r2, r3
 80029c4:	687b      	ldr	r3, [r7, #4]
 80029c6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80029c8:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 80029cc:	687b      	ldr	r3, [r7, #4]
 80029ce:	681b      	ldr	r3, [r3, #0]
 80029d0:	430a      	orrs	r2, r1
 80029d2:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 80029d4:	687b      	ldr	r3, [r7, #4]
 80029d6:	699b      	ldr	r3, [r3, #24]
 80029d8:	0c1b      	lsrs	r3, r3, #16
 80029da:	f003 0104 	and.w	r1, r3, #4
 80029de:	687b      	ldr	r3, [r7, #4]
 80029e0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80029e2:	f003 0210 	and.w	r2, r3, #16
 80029e6:	687b      	ldr	r3, [r7, #4]
 80029e8:	681b      	ldr	r3, [r3, #0]
 80029ea:	430a      	orrs	r2, r1
 80029ec:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 80029ee:	687b      	ldr	r3, [r7, #4]
 80029f0:	681b      	ldr	r3, [r3, #0]
 80029f2:	69da      	ldr	r2, [r3, #28]
 80029f4:	687b      	ldr	r3, [r7, #4]
 80029f6:	681b      	ldr	r3, [r3, #0]
 80029f8:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80029fc:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 80029fe:	687b      	ldr	r3, [r7, #4]
 8002a00:	2200      	movs	r2, #0
 8002a02:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8002a04:	687b      	ldr	r3, [r7, #4]
 8002a06:	2201      	movs	r2, #1
 8002a08:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  return HAL_OK;
 8002a0c:	2300      	movs	r3, #0
}
 8002a0e:	4618      	mov	r0, r3
 8002a10:	3708      	adds	r7, #8
 8002a12:	46bd      	mov	sp, r7
 8002a14:	bd80      	pop	{r7, pc}

08002a16 <HAL_SRAM_Init>:
  * @param  ExtTiming Pointer to SRAM extended mode timing structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SRAM_Init(SRAM_HandleTypeDef *hsram, FSMC_NORSRAM_TimingTypeDef *Timing,
                                FSMC_NORSRAM_TimingTypeDef *ExtTiming)
{
 8002a16:	b580      	push	{r7, lr}
 8002a18:	b084      	sub	sp, #16
 8002a1a:	af00      	add	r7, sp, #0
 8002a1c:	60f8      	str	r0, [r7, #12]
 8002a1e:	60b9      	str	r1, [r7, #8]
 8002a20:	607a      	str	r2, [r7, #4]
  /* Check the SRAM handle parameter */
  if ((hsram == NULL) || (hsram->Init.BurstAccessMode == FSMC_BURST_ACCESS_MODE_ENABLE))
 8002a22:	68fb      	ldr	r3, [r7, #12]
 8002a24:	2b00      	cmp	r3, #0
 8002a26:	d004      	beq.n	8002a32 <HAL_SRAM_Init+0x1c>
 8002a28:	68fb      	ldr	r3, [r7, #12]
 8002a2a:	699b      	ldr	r3, [r3, #24]
 8002a2c:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8002a30:	d101      	bne.n	8002a36 <HAL_SRAM_Init+0x20>
  {
    return HAL_ERROR;
 8002a32:	2301      	movs	r3, #1
 8002a34:	e038      	b.n	8002aa8 <HAL_SRAM_Init+0x92>
  }

  if (hsram->State == HAL_SRAM_STATE_RESET)
 8002a36:	68fb      	ldr	r3, [r7, #12]
 8002a38:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8002a3c:	b2db      	uxtb	r3, r3
 8002a3e:	2b00      	cmp	r3, #0
 8002a40:	d106      	bne.n	8002a50 <HAL_SRAM_Init+0x3a>
  {
    /* Allocate lock resource and initialize it */
    hsram->Lock = HAL_UNLOCKED;
 8002a42:	68fb      	ldr	r3, [r7, #12]
 8002a44:	2200      	movs	r2, #0
 8002a46:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware */
    hsram->MspInitCallback(hsram);
#else
    /* Initialize the low level hardware (MSP) */
    HAL_SRAM_MspInit(hsram);
 8002a4a:	68f8      	ldr	r0, [r7, #12]
 8002a4c:	f7fd ffc4 	bl	80009d8 <HAL_SRAM_MspInit>
#endif /* USE_HAL_SRAM_REGISTER_CALLBACKS */
  }

  /* Initialize SRAM control Interface */
  (void)FSMC_NORSRAM_Init(hsram->Instance, &(hsram->Init));
 8002a50:	68fb      	ldr	r3, [r7, #12]
 8002a52:	681a      	ldr	r2, [r3, #0]
 8002a54:	68fb      	ldr	r3, [r7, #12]
 8002a56:	3308      	adds	r3, #8
 8002a58:	4619      	mov	r1, r3
 8002a5a:	4610      	mov	r0, r2
 8002a5c:	f000 fd50 	bl	8003500 <FSMC_NORSRAM_Init>

  /* Initialize SRAM timing Interface */
  (void)FSMC_NORSRAM_Timing_Init(hsram->Instance, Timing, hsram->Init.NSBank);
 8002a60:	68fb      	ldr	r3, [r7, #12]
 8002a62:	6818      	ldr	r0, [r3, #0]
 8002a64:	68fb      	ldr	r3, [r7, #12]
 8002a66:	689b      	ldr	r3, [r3, #8]
 8002a68:	461a      	mov	r2, r3
 8002a6a:	68b9      	ldr	r1, [r7, #8]
 8002a6c:	f000 fda8 	bl	80035c0 <FSMC_NORSRAM_Timing_Init>

  /* Initialize SRAM extended mode timing Interface */
  (void)FSMC_NORSRAM_Extended_Timing_Init(hsram->Extended, ExtTiming, hsram->Init.NSBank,
 8002a70:	68fb      	ldr	r3, [r7, #12]
 8002a72:	6858      	ldr	r0, [r3, #4]
 8002a74:	68fb      	ldr	r3, [r7, #12]
 8002a76:	689a      	ldr	r2, [r3, #8]
 8002a78:	68fb      	ldr	r3, [r7, #12]
 8002a7a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002a7c:	6879      	ldr	r1, [r7, #4]
 8002a7e:	f000 fdcd 	bl	800361c <FSMC_NORSRAM_Extended_Timing_Init>
                                          hsram->Init.ExtendedMode);

  /* Enable the NORSRAM device */
  __FSMC_NORSRAM_ENABLE(hsram->Instance, hsram->Init.NSBank);
 8002a82:	68fb      	ldr	r3, [r7, #12]
 8002a84:	681b      	ldr	r3, [r3, #0]
 8002a86:	68fa      	ldr	r2, [r7, #12]
 8002a88:	6892      	ldr	r2, [r2, #8]
 8002a8a:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8002a8e:	68fb      	ldr	r3, [r7, #12]
 8002a90:	681b      	ldr	r3, [r3, #0]
 8002a92:	68fa      	ldr	r2, [r7, #12]
 8002a94:	6892      	ldr	r2, [r2, #8]
 8002a96:	f041 0101 	orr.w	r1, r1, #1
 8002a9a:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

  /* Initialize the SRAM controller state */
  hsram->State = HAL_SRAM_STATE_READY;
 8002a9e:	68fb      	ldr	r3, [r7, #12]
 8002aa0:	2201      	movs	r2, #1
 8002aa2:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8002aa6:	2300      	movs	r3, #0
}
 8002aa8:	4618      	mov	r0, r3
 8002aaa:	3710      	adds	r7, #16
 8002aac:	46bd      	mov	sp, r7
 8002aae:	bd80      	pop	{r7, pc}

08002ab0 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8002ab0:	b580      	push	{r7, lr}
 8002ab2:	b082      	sub	sp, #8
 8002ab4:	af00      	add	r7, sp, #0
 8002ab6:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8002ab8:	687b      	ldr	r3, [r7, #4]
 8002aba:	2b00      	cmp	r3, #0
 8002abc:	d101      	bne.n	8002ac2 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8002abe:	2301      	movs	r3, #1
 8002ac0:	e041      	b.n	8002b46 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8002ac2:	687b      	ldr	r3, [r7, #4]
 8002ac4:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8002ac8:	b2db      	uxtb	r3, r3
 8002aca:	2b00      	cmp	r3, #0
 8002acc:	d106      	bne.n	8002adc <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8002ace:	687b      	ldr	r3, [r7, #4]
 8002ad0:	2200      	movs	r2, #0
 8002ad2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8002ad6:	6878      	ldr	r0, [r7, #4]
 8002ad8:	f7fe fbf2 	bl	80012c0 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002adc:	687b      	ldr	r3, [r7, #4]
 8002ade:	2202      	movs	r2, #2
 8002ae0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8002ae4:	687b      	ldr	r3, [r7, #4]
 8002ae6:	681a      	ldr	r2, [r3, #0]
 8002ae8:	687b      	ldr	r3, [r7, #4]
 8002aea:	3304      	adds	r3, #4
 8002aec:	4619      	mov	r1, r3
 8002aee:	4610      	mov	r0, r2
 8002af0:	f000 f8e2 	bl	8002cb8 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8002af4:	687b      	ldr	r3, [r7, #4]
 8002af6:	2201      	movs	r2, #1
 8002af8:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002afc:	687b      	ldr	r3, [r7, #4]
 8002afe:	2201      	movs	r2, #1
 8002b00:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8002b04:	687b      	ldr	r3, [r7, #4]
 8002b06:	2201      	movs	r2, #1
 8002b08:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8002b0c:	687b      	ldr	r3, [r7, #4]
 8002b0e:	2201      	movs	r2, #1
 8002b10:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8002b14:	687b      	ldr	r3, [r7, #4]
 8002b16:	2201      	movs	r2, #1
 8002b18:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002b1c:	687b      	ldr	r3, [r7, #4]
 8002b1e:	2201      	movs	r2, #1
 8002b20:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8002b24:	687b      	ldr	r3, [r7, #4]
 8002b26:	2201      	movs	r2, #1
 8002b28:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8002b2c:	687b      	ldr	r3, [r7, #4]
 8002b2e:	2201      	movs	r2, #1
 8002b30:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8002b34:	687b      	ldr	r3, [r7, #4]
 8002b36:	2201      	movs	r2, #1
 8002b38:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8002b3c:	687b      	ldr	r3, [r7, #4]
 8002b3e:	2201      	movs	r2, #1
 8002b40:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8002b44:	2300      	movs	r3, #0
}
 8002b46:	4618      	mov	r0, r3
 8002b48:	3708      	adds	r7, #8
 8002b4a:	46bd      	mov	sp, r7
 8002b4c:	bd80      	pop	{r7, pc}

08002b4e <HAL_TIM_OC_Init>:
  *         Ex: call @ref HAL_TIM_OC_DeInit() before HAL_TIM_OC_Init()
  * @param  htim TIM Output Compare handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_Init(TIM_HandleTypeDef *htim)
{
 8002b4e:	b580      	push	{r7, lr}
 8002b50:	b082      	sub	sp, #8
 8002b52:	af00      	add	r7, sp, #0
 8002b54:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8002b56:	687b      	ldr	r3, [r7, #4]
 8002b58:	2b00      	cmp	r3, #0
 8002b5a:	d101      	bne.n	8002b60 <HAL_TIM_OC_Init+0x12>
  {
    return HAL_ERROR;
 8002b5c:	2301      	movs	r3, #1
 8002b5e:	e041      	b.n	8002be4 <HAL_TIM_OC_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8002b60:	687b      	ldr	r3, [r7, #4]
 8002b62:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8002b66:	b2db      	uxtb	r3, r3
 8002b68:	2b00      	cmp	r3, #0
 8002b6a:	d106      	bne.n	8002b7a <HAL_TIM_OC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8002b6c:	687b      	ldr	r3, [r7, #4]
 8002b6e:	2200      	movs	r2, #0
 8002b70:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->OC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_OC_MspInit(htim);
 8002b74:	6878      	ldr	r0, [r7, #4]
 8002b76:	f000 f839 	bl	8002bec <HAL_TIM_OC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002b7a:	687b      	ldr	r3, [r7, #4]
 8002b7c:	2202      	movs	r2, #2
 8002b7e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the Output Compare */
  TIM_Base_SetConfig(htim->Instance,  &htim->Init);
 8002b82:	687b      	ldr	r3, [r7, #4]
 8002b84:	681a      	ldr	r2, [r3, #0]
 8002b86:	687b      	ldr	r3, [r7, #4]
 8002b88:	3304      	adds	r3, #4
 8002b8a:	4619      	mov	r1, r3
 8002b8c:	4610      	mov	r0, r2
 8002b8e:	f000 f893 	bl	8002cb8 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8002b92:	687b      	ldr	r3, [r7, #4]
 8002b94:	2201      	movs	r2, #1
 8002b96:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002b9a:	687b      	ldr	r3, [r7, #4]
 8002b9c:	2201      	movs	r2, #1
 8002b9e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8002ba2:	687b      	ldr	r3, [r7, #4]
 8002ba4:	2201      	movs	r2, #1
 8002ba6:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8002baa:	687b      	ldr	r3, [r7, #4]
 8002bac:	2201      	movs	r2, #1
 8002bae:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8002bb2:	687b      	ldr	r3, [r7, #4]
 8002bb4:	2201      	movs	r2, #1
 8002bb6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002bba:	687b      	ldr	r3, [r7, #4]
 8002bbc:	2201      	movs	r2, #1
 8002bbe:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8002bc2:	687b      	ldr	r3, [r7, #4]
 8002bc4:	2201      	movs	r2, #1
 8002bc6:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8002bca:	687b      	ldr	r3, [r7, #4]
 8002bcc:	2201      	movs	r2, #1
 8002bce:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8002bd2:	687b      	ldr	r3, [r7, #4]
 8002bd4:	2201      	movs	r2, #1
 8002bd6:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8002bda:	687b      	ldr	r3, [r7, #4]
 8002bdc:	2201      	movs	r2, #1
 8002bde:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8002be2:	2300      	movs	r3, #0
}
 8002be4:	4618      	mov	r0, r3
 8002be6:	3708      	adds	r7, #8
 8002be8:	46bd      	mov	sp, r7
 8002bea:	bd80      	pop	{r7, pc}

08002bec <HAL_TIM_OC_MspInit>:
  * @brief  Initializes the TIM Output Compare MSP.
  * @param  htim TIM Output Compare handle
  * @retval None
  */
__weak void HAL_TIM_OC_MspInit(TIM_HandleTypeDef *htim)
{
 8002bec:	b480      	push	{r7}
 8002bee:	b083      	sub	sp, #12
 8002bf0:	af00      	add	r7, sp, #0
 8002bf2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_MspInit could be implemented in the user file
   */
}
 8002bf4:	bf00      	nop
 8002bf6:	370c      	adds	r7, #12
 8002bf8:	46bd      	mov	sp, r7
 8002bfa:	bc80      	pop	{r7}
 8002bfc:	4770      	bx	lr
	...

08002c00 <HAL_TIM_OC_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_ConfigChannel(TIM_HandleTypeDef *htim,
                                           const TIM_OC_InitTypeDef *sConfig,
                                           uint32_t Channel)
{
 8002c00:	b580      	push	{r7, lr}
 8002c02:	b086      	sub	sp, #24
 8002c04:	af00      	add	r7, sp, #0
 8002c06:	60f8      	str	r0, [r7, #12]
 8002c08:	60b9      	str	r1, [r7, #8]
 8002c0a:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002c0c:	2300      	movs	r3, #0
 8002c0e:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_CHANNELS(Channel));
  assert_param(IS_TIM_OC_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));

  /* Process Locked */
  __HAL_LOCK(htim);
 8002c10:	68fb      	ldr	r3, [r7, #12]
 8002c12:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8002c16:	2b01      	cmp	r3, #1
 8002c18:	d101      	bne.n	8002c1e <HAL_TIM_OC_ConfigChannel+0x1e>
 8002c1a:	2302      	movs	r3, #2
 8002c1c:	e048      	b.n	8002cb0 <HAL_TIM_OC_ConfigChannel+0xb0>
 8002c1e:	68fb      	ldr	r3, [r7, #12]
 8002c20:	2201      	movs	r2, #1
 8002c22:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 8002c26:	687b      	ldr	r3, [r7, #4]
 8002c28:	2b0c      	cmp	r3, #12
 8002c2a:	d839      	bhi.n	8002ca0 <HAL_TIM_OC_ConfigChannel+0xa0>
 8002c2c:	a201      	add	r2, pc, #4	@ (adr r2, 8002c34 <HAL_TIM_OC_ConfigChannel+0x34>)
 8002c2e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002c32:	bf00      	nop
 8002c34:	08002c69 	.word	0x08002c69
 8002c38:	08002ca1 	.word	0x08002ca1
 8002c3c:	08002ca1 	.word	0x08002ca1
 8002c40:	08002ca1 	.word	0x08002ca1
 8002c44:	08002c77 	.word	0x08002c77
 8002c48:	08002ca1 	.word	0x08002ca1
 8002c4c:	08002ca1 	.word	0x08002ca1
 8002c50:	08002ca1 	.word	0x08002ca1
 8002c54:	08002c85 	.word	0x08002c85
 8002c58:	08002ca1 	.word	0x08002ca1
 8002c5c:	08002ca1 	.word	0x08002ca1
 8002c60:	08002ca1 	.word	0x08002ca1
 8002c64:	08002c93 	.word	0x08002c93
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 1 in Output Compare */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8002c68:	68fb      	ldr	r3, [r7, #12]
 8002c6a:	681b      	ldr	r3, [r3, #0]
 8002c6c:	68b9      	ldr	r1, [r7, #8]
 8002c6e:	4618      	mov	r0, r3
 8002c70:	f000 f8cc 	bl	8002e0c <TIM_OC1_SetConfig>
      break;
 8002c74:	e017      	b.n	8002ca6 <HAL_TIM_OC_ConfigChannel+0xa6>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 2 in Output Compare */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8002c76:	68fb      	ldr	r3, [r7, #12]
 8002c78:	681b      	ldr	r3, [r3, #0]
 8002c7a:	68b9      	ldr	r1, [r7, #8]
 8002c7c:	4618      	mov	r0, r3
 8002c7e:	f000 f935 	bl	8002eec <TIM_OC2_SetConfig>
      break;
 8002c82:	e010      	b.n	8002ca6 <HAL_TIM_OC_ConfigChannel+0xa6>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 3 in Output Compare */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8002c84:	68fb      	ldr	r3, [r7, #12]
 8002c86:	681b      	ldr	r3, [r3, #0]
 8002c88:	68b9      	ldr	r1, [r7, #8]
 8002c8a:	4618      	mov	r0, r3
 8002c8c:	f000 f9a2 	bl	8002fd4 <TIM_OC3_SetConfig>
      break;
 8002c90:	e009      	b.n	8002ca6 <HAL_TIM_OC_ConfigChannel+0xa6>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 4 in Output Compare */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8002c92:	68fb      	ldr	r3, [r7, #12]
 8002c94:	681b      	ldr	r3, [r3, #0]
 8002c96:	68b9      	ldr	r1, [r7, #8]
 8002c98:	4618      	mov	r0, r3
 8002c9a:	f000 fa0f 	bl	80030bc <TIM_OC4_SetConfig>
      break;
 8002c9e:	e002      	b.n	8002ca6 <HAL_TIM_OC_ConfigChannel+0xa6>
    }

    default:
      status = HAL_ERROR;
 8002ca0:	2301      	movs	r3, #1
 8002ca2:	75fb      	strb	r3, [r7, #23]
      break;
 8002ca4:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8002ca6:	68fb      	ldr	r3, [r7, #12]
 8002ca8:	2200      	movs	r2, #0
 8002caa:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8002cae:	7dfb      	ldrb	r3, [r7, #23]
}
 8002cb0:	4618      	mov	r0, r3
 8002cb2:	3718      	adds	r7, #24
 8002cb4:	46bd      	mov	sp, r7
 8002cb6:	bd80      	pop	{r7, pc}

08002cb8 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8002cb8:	b480      	push	{r7}
 8002cba:	b085      	sub	sp, #20
 8002cbc:	af00      	add	r7, sp, #0
 8002cbe:	6078      	str	r0, [r7, #4]
 8002cc0:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8002cc2:	687b      	ldr	r3, [r7, #4]
 8002cc4:	681b      	ldr	r3, [r3, #0]
 8002cc6:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8002cc8:	687b      	ldr	r3, [r7, #4]
 8002cca:	4a45      	ldr	r2, [pc, #276]	@ (8002de0 <TIM_Base_SetConfig+0x128>)
 8002ccc:	4293      	cmp	r3, r2
 8002cce:	d013      	beq.n	8002cf8 <TIM_Base_SetConfig+0x40>
 8002cd0:	687b      	ldr	r3, [r7, #4]
 8002cd2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002cd6:	d00f      	beq.n	8002cf8 <TIM_Base_SetConfig+0x40>
 8002cd8:	687b      	ldr	r3, [r7, #4]
 8002cda:	4a42      	ldr	r2, [pc, #264]	@ (8002de4 <TIM_Base_SetConfig+0x12c>)
 8002cdc:	4293      	cmp	r3, r2
 8002cde:	d00b      	beq.n	8002cf8 <TIM_Base_SetConfig+0x40>
 8002ce0:	687b      	ldr	r3, [r7, #4]
 8002ce2:	4a41      	ldr	r2, [pc, #260]	@ (8002de8 <TIM_Base_SetConfig+0x130>)
 8002ce4:	4293      	cmp	r3, r2
 8002ce6:	d007      	beq.n	8002cf8 <TIM_Base_SetConfig+0x40>
 8002ce8:	687b      	ldr	r3, [r7, #4]
 8002cea:	4a40      	ldr	r2, [pc, #256]	@ (8002dec <TIM_Base_SetConfig+0x134>)
 8002cec:	4293      	cmp	r3, r2
 8002cee:	d003      	beq.n	8002cf8 <TIM_Base_SetConfig+0x40>
 8002cf0:	687b      	ldr	r3, [r7, #4]
 8002cf2:	4a3f      	ldr	r2, [pc, #252]	@ (8002df0 <TIM_Base_SetConfig+0x138>)
 8002cf4:	4293      	cmp	r3, r2
 8002cf6:	d108      	bne.n	8002d0a <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8002cf8:	68fb      	ldr	r3, [r7, #12]
 8002cfa:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8002cfe:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8002d00:	683b      	ldr	r3, [r7, #0]
 8002d02:	685b      	ldr	r3, [r3, #4]
 8002d04:	68fa      	ldr	r2, [r7, #12]
 8002d06:	4313      	orrs	r3, r2
 8002d08:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8002d0a:	687b      	ldr	r3, [r7, #4]
 8002d0c:	4a34      	ldr	r2, [pc, #208]	@ (8002de0 <TIM_Base_SetConfig+0x128>)
 8002d0e:	4293      	cmp	r3, r2
 8002d10:	d02b      	beq.n	8002d6a <TIM_Base_SetConfig+0xb2>
 8002d12:	687b      	ldr	r3, [r7, #4]
 8002d14:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002d18:	d027      	beq.n	8002d6a <TIM_Base_SetConfig+0xb2>
 8002d1a:	687b      	ldr	r3, [r7, #4]
 8002d1c:	4a31      	ldr	r2, [pc, #196]	@ (8002de4 <TIM_Base_SetConfig+0x12c>)
 8002d1e:	4293      	cmp	r3, r2
 8002d20:	d023      	beq.n	8002d6a <TIM_Base_SetConfig+0xb2>
 8002d22:	687b      	ldr	r3, [r7, #4]
 8002d24:	4a30      	ldr	r2, [pc, #192]	@ (8002de8 <TIM_Base_SetConfig+0x130>)
 8002d26:	4293      	cmp	r3, r2
 8002d28:	d01f      	beq.n	8002d6a <TIM_Base_SetConfig+0xb2>
 8002d2a:	687b      	ldr	r3, [r7, #4]
 8002d2c:	4a2f      	ldr	r2, [pc, #188]	@ (8002dec <TIM_Base_SetConfig+0x134>)
 8002d2e:	4293      	cmp	r3, r2
 8002d30:	d01b      	beq.n	8002d6a <TIM_Base_SetConfig+0xb2>
 8002d32:	687b      	ldr	r3, [r7, #4]
 8002d34:	4a2e      	ldr	r2, [pc, #184]	@ (8002df0 <TIM_Base_SetConfig+0x138>)
 8002d36:	4293      	cmp	r3, r2
 8002d38:	d017      	beq.n	8002d6a <TIM_Base_SetConfig+0xb2>
 8002d3a:	687b      	ldr	r3, [r7, #4]
 8002d3c:	4a2d      	ldr	r2, [pc, #180]	@ (8002df4 <TIM_Base_SetConfig+0x13c>)
 8002d3e:	4293      	cmp	r3, r2
 8002d40:	d013      	beq.n	8002d6a <TIM_Base_SetConfig+0xb2>
 8002d42:	687b      	ldr	r3, [r7, #4]
 8002d44:	4a2c      	ldr	r2, [pc, #176]	@ (8002df8 <TIM_Base_SetConfig+0x140>)
 8002d46:	4293      	cmp	r3, r2
 8002d48:	d00f      	beq.n	8002d6a <TIM_Base_SetConfig+0xb2>
 8002d4a:	687b      	ldr	r3, [r7, #4]
 8002d4c:	4a2b      	ldr	r2, [pc, #172]	@ (8002dfc <TIM_Base_SetConfig+0x144>)
 8002d4e:	4293      	cmp	r3, r2
 8002d50:	d00b      	beq.n	8002d6a <TIM_Base_SetConfig+0xb2>
 8002d52:	687b      	ldr	r3, [r7, #4]
 8002d54:	4a2a      	ldr	r2, [pc, #168]	@ (8002e00 <TIM_Base_SetConfig+0x148>)
 8002d56:	4293      	cmp	r3, r2
 8002d58:	d007      	beq.n	8002d6a <TIM_Base_SetConfig+0xb2>
 8002d5a:	687b      	ldr	r3, [r7, #4]
 8002d5c:	4a29      	ldr	r2, [pc, #164]	@ (8002e04 <TIM_Base_SetConfig+0x14c>)
 8002d5e:	4293      	cmp	r3, r2
 8002d60:	d003      	beq.n	8002d6a <TIM_Base_SetConfig+0xb2>
 8002d62:	687b      	ldr	r3, [r7, #4]
 8002d64:	4a28      	ldr	r2, [pc, #160]	@ (8002e08 <TIM_Base_SetConfig+0x150>)
 8002d66:	4293      	cmp	r3, r2
 8002d68:	d108      	bne.n	8002d7c <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8002d6a:	68fb      	ldr	r3, [r7, #12]
 8002d6c:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8002d70:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8002d72:	683b      	ldr	r3, [r7, #0]
 8002d74:	68db      	ldr	r3, [r3, #12]
 8002d76:	68fa      	ldr	r2, [r7, #12]
 8002d78:	4313      	orrs	r3, r2
 8002d7a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8002d7c:	68fb      	ldr	r3, [r7, #12]
 8002d7e:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8002d82:	683b      	ldr	r3, [r7, #0]
 8002d84:	695b      	ldr	r3, [r3, #20]
 8002d86:	4313      	orrs	r3, r2
 8002d88:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8002d8a:	687b      	ldr	r3, [r7, #4]
 8002d8c:	68fa      	ldr	r2, [r7, #12]
 8002d8e:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8002d90:	683b      	ldr	r3, [r7, #0]
 8002d92:	689a      	ldr	r2, [r3, #8]
 8002d94:	687b      	ldr	r3, [r7, #4]
 8002d96:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8002d98:	683b      	ldr	r3, [r7, #0]
 8002d9a:	681a      	ldr	r2, [r3, #0]
 8002d9c:	687b      	ldr	r3, [r7, #4]
 8002d9e:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8002da0:	687b      	ldr	r3, [r7, #4]
 8002da2:	4a0f      	ldr	r2, [pc, #60]	@ (8002de0 <TIM_Base_SetConfig+0x128>)
 8002da4:	4293      	cmp	r3, r2
 8002da6:	d003      	beq.n	8002db0 <TIM_Base_SetConfig+0xf8>
 8002da8:	687b      	ldr	r3, [r7, #4]
 8002daa:	4a11      	ldr	r2, [pc, #68]	@ (8002df0 <TIM_Base_SetConfig+0x138>)
 8002dac:	4293      	cmp	r3, r2
 8002dae:	d103      	bne.n	8002db8 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8002db0:	683b      	ldr	r3, [r7, #0]
 8002db2:	691a      	ldr	r2, [r3, #16]
 8002db4:	687b      	ldr	r3, [r7, #4]
 8002db6:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8002db8:	687b      	ldr	r3, [r7, #4]
 8002dba:	2201      	movs	r2, #1
 8002dbc:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8002dbe:	687b      	ldr	r3, [r7, #4]
 8002dc0:	691b      	ldr	r3, [r3, #16]
 8002dc2:	f003 0301 	and.w	r3, r3, #1
 8002dc6:	2b01      	cmp	r3, #1
 8002dc8:	d105      	bne.n	8002dd6 <TIM_Base_SetConfig+0x11e>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8002dca:	687b      	ldr	r3, [r7, #4]
 8002dcc:	691b      	ldr	r3, [r3, #16]
 8002dce:	f023 0201 	bic.w	r2, r3, #1
 8002dd2:	687b      	ldr	r3, [r7, #4]
 8002dd4:	611a      	str	r2, [r3, #16]
  }
}
 8002dd6:	bf00      	nop
 8002dd8:	3714      	adds	r7, #20
 8002dda:	46bd      	mov	sp, r7
 8002ddc:	bc80      	pop	{r7}
 8002dde:	4770      	bx	lr
 8002de0:	40010000 	.word	0x40010000
 8002de4:	40000400 	.word	0x40000400
 8002de8:	40000800 	.word	0x40000800
 8002dec:	40000c00 	.word	0x40000c00
 8002df0:	40010400 	.word	0x40010400
 8002df4:	40014000 	.word	0x40014000
 8002df8:	40014400 	.word	0x40014400
 8002dfc:	40014800 	.word	0x40014800
 8002e00:	40001800 	.word	0x40001800
 8002e04:	40001c00 	.word	0x40001c00
 8002e08:	40002000 	.word	0x40002000

08002e0c <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8002e0c:	b480      	push	{r7}
 8002e0e:	b087      	sub	sp, #28
 8002e10:	af00      	add	r7, sp, #0
 8002e12:	6078      	str	r0, [r7, #4]
 8002e14:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8002e16:	687b      	ldr	r3, [r7, #4]
 8002e18:	6a1b      	ldr	r3, [r3, #32]
 8002e1a:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8002e1c:	687b      	ldr	r3, [r7, #4]
 8002e1e:	6a1b      	ldr	r3, [r3, #32]
 8002e20:	f023 0201 	bic.w	r2, r3, #1
 8002e24:	687b      	ldr	r3, [r7, #4]
 8002e26:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8002e28:	687b      	ldr	r3, [r7, #4]
 8002e2a:	685b      	ldr	r3, [r3, #4]
 8002e2c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8002e2e:	687b      	ldr	r3, [r7, #4]
 8002e30:	699b      	ldr	r3, [r3, #24]
 8002e32:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8002e34:	68fb      	ldr	r3, [r7, #12]
 8002e36:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8002e3a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8002e3c:	68fb      	ldr	r3, [r7, #12]
 8002e3e:	f023 0303 	bic.w	r3, r3, #3
 8002e42:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8002e44:	683b      	ldr	r3, [r7, #0]
 8002e46:	681b      	ldr	r3, [r3, #0]
 8002e48:	68fa      	ldr	r2, [r7, #12]
 8002e4a:	4313      	orrs	r3, r2
 8002e4c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8002e4e:	697b      	ldr	r3, [r7, #20]
 8002e50:	f023 0302 	bic.w	r3, r3, #2
 8002e54:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8002e56:	683b      	ldr	r3, [r7, #0]
 8002e58:	689b      	ldr	r3, [r3, #8]
 8002e5a:	697a      	ldr	r2, [r7, #20]
 8002e5c:	4313      	orrs	r3, r2
 8002e5e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8002e60:	687b      	ldr	r3, [r7, #4]
 8002e62:	4a20      	ldr	r2, [pc, #128]	@ (8002ee4 <TIM_OC1_SetConfig+0xd8>)
 8002e64:	4293      	cmp	r3, r2
 8002e66:	d003      	beq.n	8002e70 <TIM_OC1_SetConfig+0x64>
 8002e68:	687b      	ldr	r3, [r7, #4]
 8002e6a:	4a1f      	ldr	r2, [pc, #124]	@ (8002ee8 <TIM_OC1_SetConfig+0xdc>)
 8002e6c:	4293      	cmp	r3, r2
 8002e6e:	d10c      	bne.n	8002e8a <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8002e70:	697b      	ldr	r3, [r7, #20]
 8002e72:	f023 0308 	bic.w	r3, r3, #8
 8002e76:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8002e78:	683b      	ldr	r3, [r7, #0]
 8002e7a:	68db      	ldr	r3, [r3, #12]
 8002e7c:	697a      	ldr	r2, [r7, #20]
 8002e7e:	4313      	orrs	r3, r2
 8002e80:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8002e82:	697b      	ldr	r3, [r7, #20]
 8002e84:	f023 0304 	bic.w	r3, r3, #4
 8002e88:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8002e8a:	687b      	ldr	r3, [r7, #4]
 8002e8c:	4a15      	ldr	r2, [pc, #84]	@ (8002ee4 <TIM_OC1_SetConfig+0xd8>)
 8002e8e:	4293      	cmp	r3, r2
 8002e90:	d003      	beq.n	8002e9a <TIM_OC1_SetConfig+0x8e>
 8002e92:	687b      	ldr	r3, [r7, #4]
 8002e94:	4a14      	ldr	r2, [pc, #80]	@ (8002ee8 <TIM_OC1_SetConfig+0xdc>)
 8002e96:	4293      	cmp	r3, r2
 8002e98:	d111      	bne.n	8002ebe <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8002e9a:	693b      	ldr	r3, [r7, #16]
 8002e9c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8002ea0:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8002ea2:	693b      	ldr	r3, [r7, #16]
 8002ea4:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8002ea8:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8002eaa:	683b      	ldr	r3, [r7, #0]
 8002eac:	695b      	ldr	r3, [r3, #20]
 8002eae:	693a      	ldr	r2, [r7, #16]
 8002eb0:	4313      	orrs	r3, r2
 8002eb2:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8002eb4:	683b      	ldr	r3, [r7, #0]
 8002eb6:	699b      	ldr	r3, [r3, #24]
 8002eb8:	693a      	ldr	r2, [r7, #16]
 8002eba:	4313      	orrs	r3, r2
 8002ebc:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8002ebe:	687b      	ldr	r3, [r7, #4]
 8002ec0:	693a      	ldr	r2, [r7, #16]
 8002ec2:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8002ec4:	687b      	ldr	r3, [r7, #4]
 8002ec6:	68fa      	ldr	r2, [r7, #12]
 8002ec8:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8002eca:	683b      	ldr	r3, [r7, #0]
 8002ecc:	685a      	ldr	r2, [r3, #4]
 8002ece:	687b      	ldr	r3, [r7, #4]
 8002ed0:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8002ed2:	687b      	ldr	r3, [r7, #4]
 8002ed4:	697a      	ldr	r2, [r7, #20]
 8002ed6:	621a      	str	r2, [r3, #32]
}
 8002ed8:	bf00      	nop
 8002eda:	371c      	adds	r7, #28
 8002edc:	46bd      	mov	sp, r7
 8002ede:	bc80      	pop	{r7}
 8002ee0:	4770      	bx	lr
 8002ee2:	bf00      	nop
 8002ee4:	40010000 	.word	0x40010000
 8002ee8:	40010400 	.word	0x40010400

08002eec <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8002eec:	b480      	push	{r7}
 8002eee:	b087      	sub	sp, #28
 8002ef0:	af00      	add	r7, sp, #0
 8002ef2:	6078      	str	r0, [r7, #4]
 8002ef4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8002ef6:	687b      	ldr	r3, [r7, #4]
 8002ef8:	6a1b      	ldr	r3, [r3, #32]
 8002efa:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8002efc:	687b      	ldr	r3, [r7, #4]
 8002efe:	6a1b      	ldr	r3, [r3, #32]
 8002f00:	f023 0210 	bic.w	r2, r3, #16
 8002f04:	687b      	ldr	r3, [r7, #4]
 8002f06:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8002f08:	687b      	ldr	r3, [r7, #4]
 8002f0a:	685b      	ldr	r3, [r3, #4]
 8002f0c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8002f0e:	687b      	ldr	r3, [r7, #4]
 8002f10:	699b      	ldr	r3, [r3, #24]
 8002f12:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8002f14:	68fb      	ldr	r3, [r7, #12]
 8002f16:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8002f1a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8002f1c:	68fb      	ldr	r3, [r7, #12]
 8002f1e:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8002f22:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8002f24:	683b      	ldr	r3, [r7, #0]
 8002f26:	681b      	ldr	r3, [r3, #0]
 8002f28:	021b      	lsls	r3, r3, #8
 8002f2a:	68fa      	ldr	r2, [r7, #12]
 8002f2c:	4313      	orrs	r3, r2
 8002f2e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8002f30:	697b      	ldr	r3, [r7, #20]
 8002f32:	f023 0320 	bic.w	r3, r3, #32
 8002f36:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8002f38:	683b      	ldr	r3, [r7, #0]
 8002f3a:	689b      	ldr	r3, [r3, #8]
 8002f3c:	011b      	lsls	r3, r3, #4
 8002f3e:	697a      	ldr	r2, [r7, #20]
 8002f40:	4313      	orrs	r3, r2
 8002f42:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8002f44:	687b      	ldr	r3, [r7, #4]
 8002f46:	4a21      	ldr	r2, [pc, #132]	@ (8002fcc <TIM_OC2_SetConfig+0xe0>)
 8002f48:	4293      	cmp	r3, r2
 8002f4a:	d003      	beq.n	8002f54 <TIM_OC2_SetConfig+0x68>
 8002f4c:	687b      	ldr	r3, [r7, #4]
 8002f4e:	4a20      	ldr	r2, [pc, #128]	@ (8002fd0 <TIM_OC2_SetConfig+0xe4>)
 8002f50:	4293      	cmp	r3, r2
 8002f52:	d10d      	bne.n	8002f70 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8002f54:	697b      	ldr	r3, [r7, #20]
 8002f56:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8002f5a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8002f5c:	683b      	ldr	r3, [r7, #0]
 8002f5e:	68db      	ldr	r3, [r3, #12]
 8002f60:	011b      	lsls	r3, r3, #4
 8002f62:	697a      	ldr	r2, [r7, #20]
 8002f64:	4313      	orrs	r3, r2
 8002f66:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8002f68:	697b      	ldr	r3, [r7, #20]
 8002f6a:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8002f6e:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8002f70:	687b      	ldr	r3, [r7, #4]
 8002f72:	4a16      	ldr	r2, [pc, #88]	@ (8002fcc <TIM_OC2_SetConfig+0xe0>)
 8002f74:	4293      	cmp	r3, r2
 8002f76:	d003      	beq.n	8002f80 <TIM_OC2_SetConfig+0x94>
 8002f78:	687b      	ldr	r3, [r7, #4]
 8002f7a:	4a15      	ldr	r2, [pc, #84]	@ (8002fd0 <TIM_OC2_SetConfig+0xe4>)
 8002f7c:	4293      	cmp	r3, r2
 8002f7e:	d113      	bne.n	8002fa8 <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8002f80:	693b      	ldr	r3, [r7, #16]
 8002f82:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8002f86:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8002f88:	693b      	ldr	r3, [r7, #16]
 8002f8a:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8002f8e:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8002f90:	683b      	ldr	r3, [r7, #0]
 8002f92:	695b      	ldr	r3, [r3, #20]
 8002f94:	009b      	lsls	r3, r3, #2
 8002f96:	693a      	ldr	r2, [r7, #16]
 8002f98:	4313      	orrs	r3, r2
 8002f9a:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8002f9c:	683b      	ldr	r3, [r7, #0]
 8002f9e:	699b      	ldr	r3, [r3, #24]
 8002fa0:	009b      	lsls	r3, r3, #2
 8002fa2:	693a      	ldr	r2, [r7, #16]
 8002fa4:	4313      	orrs	r3, r2
 8002fa6:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8002fa8:	687b      	ldr	r3, [r7, #4]
 8002faa:	693a      	ldr	r2, [r7, #16]
 8002fac:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8002fae:	687b      	ldr	r3, [r7, #4]
 8002fb0:	68fa      	ldr	r2, [r7, #12]
 8002fb2:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8002fb4:	683b      	ldr	r3, [r7, #0]
 8002fb6:	685a      	ldr	r2, [r3, #4]
 8002fb8:	687b      	ldr	r3, [r7, #4]
 8002fba:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8002fbc:	687b      	ldr	r3, [r7, #4]
 8002fbe:	697a      	ldr	r2, [r7, #20]
 8002fc0:	621a      	str	r2, [r3, #32]
}
 8002fc2:	bf00      	nop
 8002fc4:	371c      	adds	r7, #28
 8002fc6:	46bd      	mov	sp, r7
 8002fc8:	bc80      	pop	{r7}
 8002fca:	4770      	bx	lr
 8002fcc:	40010000 	.word	0x40010000
 8002fd0:	40010400 	.word	0x40010400

08002fd4 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8002fd4:	b480      	push	{r7}
 8002fd6:	b087      	sub	sp, #28
 8002fd8:	af00      	add	r7, sp, #0
 8002fda:	6078      	str	r0, [r7, #4]
 8002fdc:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8002fde:	687b      	ldr	r3, [r7, #4]
 8002fe0:	6a1b      	ldr	r3, [r3, #32]
 8002fe2:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8002fe4:	687b      	ldr	r3, [r7, #4]
 8002fe6:	6a1b      	ldr	r3, [r3, #32]
 8002fe8:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8002fec:	687b      	ldr	r3, [r7, #4]
 8002fee:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8002ff0:	687b      	ldr	r3, [r7, #4]
 8002ff2:	685b      	ldr	r3, [r3, #4]
 8002ff4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8002ff6:	687b      	ldr	r3, [r7, #4]
 8002ff8:	69db      	ldr	r3, [r3, #28]
 8002ffa:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8002ffc:	68fb      	ldr	r3, [r7, #12]
 8002ffe:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003002:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8003004:	68fb      	ldr	r3, [r7, #12]
 8003006:	f023 0303 	bic.w	r3, r3, #3
 800300a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800300c:	683b      	ldr	r3, [r7, #0]
 800300e:	681b      	ldr	r3, [r3, #0]
 8003010:	68fa      	ldr	r2, [r7, #12]
 8003012:	4313      	orrs	r3, r2
 8003014:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8003016:	697b      	ldr	r3, [r7, #20]
 8003018:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 800301c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800301e:	683b      	ldr	r3, [r7, #0]
 8003020:	689b      	ldr	r3, [r3, #8]
 8003022:	021b      	lsls	r3, r3, #8
 8003024:	697a      	ldr	r2, [r7, #20]
 8003026:	4313      	orrs	r3, r2
 8003028:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800302a:	687b      	ldr	r3, [r7, #4]
 800302c:	4a21      	ldr	r2, [pc, #132]	@ (80030b4 <TIM_OC3_SetConfig+0xe0>)
 800302e:	4293      	cmp	r3, r2
 8003030:	d003      	beq.n	800303a <TIM_OC3_SetConfig+0x66>
 8003032:	687b      	ldr	r3, [r7, #4]
 8003034:	4a20      	ldr	r2, [pc, #128]	@ (80030b8 <TIM_OC3_SetConfig+0xe4>)
 8003036:	4293      	cmp	r3, r2
 8003038:	d10d      	bne.n	8003056 <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 800303a:	697b      	ldr	r3, [r7, #20]
 800303c:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8003040:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8003042:	683b      	ldr	r3, [r7, #0]
 8003044:	68db      	ldr	r3, [r3, #12]
 8003046:	021b      	lsls	r3, r3, #8
 8003048:	697a      	ldr	r2, [r7, #20]
 800304a:	4313      	orrs	r3, r2
 800304c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 800304e:	697b      	ldr	r3, [r7, #20]
 8003050:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8003054:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003056:	687b      	ldr	r3, [r7, #4]
 8003058:	4a16      	ldr	r2, [pc, #88]	@ (80030b4 <TIM_OC3_SetConfig+0xe0>)
 800305a:	4293      	cmp	r3, r2
 800305c:	d003      	beq.n	8003066 <TIM_OC3_SetConfig+0x92>
 800305e:	687b      	ldr	r3, [r7, #4]
 8003060:	4a15      	ldr	r2, [pc, #84]	@ (80030b8 <TIM_OC3_SetConfig+0xe4>)
 8003062:	4293      	cmp	r3, r2
 8003064:	d113      	bne.n	800308e <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8003066:	693b      	ldr	r3, [r7, #16]
 8003068:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800306c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800306e:	693b      	ldr	r3, [r7, #16]
 8003070:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8003074:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8003076:	683b      	ldr	r3, [r7, #0]
 8003078:	695b      	ldr	r3, [r3, #20]
 800307a:	011b      	lsls	r3, r3, #4
 800307c:	693a      	ldr	r2, [r7, #16]
 800307e:	4313      	orrs	r3, r2
 8003080:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8003082:	683b      	ldr	r3, [r7, #0]
 8003084:	699b      	ldr	r3, [r3, #24]
 8003086:	011b      	lsls	r3, r3, #4
 8003088:	693a      	ldr	r2, [r7, #16]
 800308a:	4313      	orrs	r3, r2
 800308c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800308e:	687b      	ldr	r3, [r7, #4]
 8003090:	693a      	ldr	r2, [r7, #16]
 8003092:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8003094:	687b      	ldr	r3, [r7, #4]
 8003096:	68fa      	ldr	r2, [r7, #12]
 8003098:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800309a:	683b      	ldr	r3, [r7, #0]
 800309c:	685a      	ldr	r2, [r3, #4]
 800309e:	687b      	ldr	r3, [r7, #4]
 80030a0:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80030a2:	687b      	ldr	r3, [r7, #4]
 80030a4:	697a      	ldr	r2, [r7, #20]
 80030a6:	621a      	str	r2, [r3, #32]
}
 80030a8:	bf00      	nop
 80030aa:	371c      	adds	r7, #28
 80030ac:	46bd      	mov	sp, r7
 80030ae:	bc80      	pop	{r7}
 80030b0:	4770      	bx	lr
 80030b2:	bf00      	nop
 80030b4:	40010000 	.word	0x40010000
 80030b8:	40010400 	.word	0x40010400

080030bc <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80030bc:	b480      	push	{r7}
 80030be:	b087      	sub	sp, #28
 80030c0:	af00      	add	r7, sp, #0
 80030c2:	6078      	str	r0, [r7, #4]
 80030c4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80030c6:	687b      	ldr	r3, [r7, #4]
 80030c8:	6a1b      	ldr	r3, [r3, #32]
 80030ca:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 80030cc:	687b      	ldr	r3, [r7, #4]
 80030ce:	6a1b      	ldr	r3, [r3, #32]
 80030d0:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 80030d4:	687b      	ldr	r3, [r7, #4]
 80030d6:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80030d8:	687b      	ldr	r3, [r7, #4]
 80030da:	685b      	ldr	r3, [r3, #4]
 80030dc:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80030de:	687b      	ldr	r3, [r7, #4]
 80030e0:	69db      	ldr	r3, [r3, #28]
 80030e2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 80030e4:	68fb      	ldr	r3, [r7, #12]
 80030e6:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80030ea:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 80030ec:	68fb      	ldr	r3, [r7, #12]
 80030ee:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80030f2:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80030f4:	683b      	ldr	r3, [r7, #0]
 80030f6:	681b      	ldr	r3, [r3, #0]
 80030f8:	021b      	lsls	r3, r3, #8
 80030fa:	68fa      	ldr	r2, [r7, #12]
 80030fc:	4313      	orrs	r3, r2
 80030fe:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8003100:	693b      	ldr	r3, [r7, #16]
 8003102:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8003106:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8003108:	683b      	ldr	r3, [r7, #0]
 800310a:	689b      	ldr	r3, [r3, #8]
 800310c:	031b      	lsls	r3, r3, #12
 800310e:	693a      	ldr	r2, [r7, #16]
 8003110:	4313      	orrs	r3, r2
 8003112:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003114:	687b      	ldr	r3, [r7, #4]
 8003116:	4a11      	ldr	r2, [pc, #68]	@ (800315c <TIM_OC4_SetConfig+0xa0>)
 8003118:	4293      	cmp	r3, r2
 800311a:	d003      	beq.n	8003124 <TIM_OC4_SetConfig+0x68>
 800311c:	687b      	ldr	r3, [r7, #4]
 800311e:	4a10      	ldr	r2, [pc, #64]	@ (8003160 <TIM_OC4_SetConfig+0xa4>)
 8003120:	4293      	cmp	r3, r2
 8003122:	d109      	bne.n	8003138 <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8003124:	697b      	ldr	r3, [r7, #20]
 8003126:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800312a:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 800312c:	683b      	ldr	r3, [r7, #0]
 800312e:	695b      	ldr	r3, [r3, #20]
 8003130:	019b      	lsls	r3, r3, #6
 8003132:	697a      	ldr	r2, [r7, #20]
 8003134:	4313      	orrs	r3, r2
 8003136:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003138:	687b      	ldr	r3, [r7, #4]
 800313a:	697a      	ldr	r2, [r7, #20]
 800313c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800313e:	687b      	ldr	r3, [r7, #4]
 8003140:	68fa      	ldr	r2, [r7, #12]
 8003142:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8003144:	683b      	ldr	r3, [r7, #0]
 8003146:	685a      	ldr	r2, [r3, #4]
 8003148:	687b      	ldr	r3, [r7, #4]
 800314a:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800314c:	687b      	ldr	r3, [r7, #4]
 800314e:	693a      	ldr	r2, [r7, #16]
 8003150:	621a      	str	r2, [r3, #32]
}
 8003152:	bf00      	nop
 8003154:	371c      	adds	r7, #28
 8003156:	46bd      	mov	sp, r7
 8003158:	bc80      	pop	{r7}
 800315a:	4770      	bx	lr
 800315c:	40010000 	.word	0x40010000
 8003160:	40010400 	.word	0x40010400

08003164 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8003164:	b580      	push	{r7, lr}
 8003166:	b082      	sub	sp, #8
 8003168:	af00      	add	r7, sp, #0
 800316a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800316c:	687b      	ldr	r3, [r7, #4]
 800316e:	2b00      	cmp	r3, #0
 8003170:	d101      	bne.n	8003176 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8003172:	2301      	movs	r3, #1
 8003174:	e042      	b.n	80031fc <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8003176:	687b      	ldr	r3, [r7, #4]
 8003178:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800317c:	b2db      	uxtb	r3, r3
 800317e:	2b00      	cmp	r3, #0
 8003180:	d106      	bne.n	8003190 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8003182:	687b      	ldr	r3, [r7, #4]
 8003184:	2200      	movs	r2, #0
 8003186:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800318a:	6878      	ldr	r0, [r7, #4]
 800318c:	f7fe f970 	bl	8001470 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8003190:	687b      	ldr	r3, [r7, #4]
 8003192:	2224      	movs	r2, #36	@ 0x24
 8003194:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8003198:	687b      	ldr	r3, [r7, #4]
 800319a:	681b      	ldr	r3, [r3, #0]
 800319c:	68da      	ldr	r2, [r3, #12]
 800319e:	687b      	ldr	r3, [r7, #4]
 80031a0:	681b      	ldr	r3, [r3, #0]
 80031a2:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 80031a6:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 80031a8:	6878      	ldr	r0, [r7, #4]
 80031aa:	f000 f8bf 	bl	800332c <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80031ae:	687b      	ldr	r3, [r7, #4]
 80031b0:	681b      	ldr	r3, [r3, #0]
 80031b2:	691a      	ldr	r2, [r3, #16]
 80031b4:	687b      	ldr	r3, [r7, #4]
 80031b6:	681b      	ldr	r3, [r3, #0]
 80031b8:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 80031bc:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80031be:	687b      	ldr	r3, [r7, #4]
 80031c0:	681b      	ldr	r3, [r3, #0]
 80031c2:	695a      	ldr	r2, [r3, #20]
 80031c4:	687b      	ldr	r3, [r7, #4]
 80031c6:	681b      	ldr	r3, [r3, #0]
 80031c8:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 80031cc:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 80031ce:	687b      	ldr	r3, [r7, #4]
 80031d0:	681b      	ldr	r3, [r3, #0]
 80031d2:	68da      	ldr	r2, [r3, #12]
 80031d4:	687b      	ldr	r3, [r7, #4]
 80031d6:	681b      	ldr	r3, [r3, #0]
 80031d8:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 80031dc:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80031de:	687b      	ldr	r3, [r7, #4]
 80031e0:	2200      	movs	r2, #0
 80031e2:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 80031e4:	687b      	ldr	r3, [r7, #4]
 80031e6:	2220      	movs	r2, #32
 80031e8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 80031ec:	687b      	ldr	r3, [r7, #4]
 80031ee:	2220      	movs	r2, #32
 80031f0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80031f4:	687b      	ldr	r3, [r7, #4]
 80031f6:	2200      	movs	r2, #0
 80031f8:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 80031fa:	2300      	movs	r3, #0
}
 80031fc:	4618      	mov	r0, r3
 80031fe:	3708      	adds	r7, #8
 8003200:	46bd      	mov	sp, r7
 8003202:	bd80      	pop	{r7, pc}

08003204 <HAL_UART_Transmit_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_IT(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size)
{
 8003204:	b480      	push	{r7}
 8003206:	b085      	sub	sp, #20
 8003208:	af00      	add	r7, sp, #0
 800320a:	60f8      	str	r0, [r7, #12]
 800320c:	60b9      	str	r1, [r7, #8]
 800320e:	4613      	mov	r3, r2
 8003210:	80fb      	strh	r3, [r7, #6]
  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8003212:	68fb      	ldr	r3, [r7, #12]
 8003214:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003218:	b2db      	uxtb	r3, r3
 800321a:	2b20      	cmp	r3, #32
 800321c:	d121      	bne.n	8003262 <HAL_UART_Transmit_IT+0x5e>
  {
    if ((pData == NULL) || (Size == 0U))
 800321e:	68bb      	ldr	r3, [r7, #8]
 8003220:	2b00      	cmp	r3, #0
 8003222:	d002      	beq.n	800322a <HAL_UART_Transmit_IT+0x26>
 8003224:	88fb      	ldrh	r3, [r7, #6]
 8003226:	2b00      	cmp	r3, #0
 8003228:	d101      	bne.n	800322e <HAL_UART_Transmit_IT+0x2a>
    {
      return HAL_ERROR;
 800322a:	2301      	movs	r3, #1
 800322c:	e01a      	b.n	8003264 <HAL_UART_Transmit_IT+0x60>
    }

    huart->pTxBuffPtr = pData;
 800322e:	68fb      	ldr	r3, [r7, #12]
 8003230:	68ba      	ldr	r2, [r7, #8]
 8003232:	621a      	str	r2, [r3, #32]
    huart->TxXferSize = Size;
 8003234:	68fb      	ldr	r3, [r7, #12]
 8003236:	88fa      	ldrh	r2, [r7, #6]
 8003238:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 800323a:	68fb      	ldr	r3, [r7, #12]
 800323c:	88fa      	ldrh	r2, [r7, #6]
 800323e:	84da      	strh	r2, [r3, #38]	@ 0x26

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003240:	68fb      	ldr	r3, [r7, #12]
 8003242:	2200      	movs	r2, #0
 8003244:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8003246:	68fb      	ldr	r3, [r7, #12]
 8003248:	2221      	movs	r2, #33	@ 0x21
 800324a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Enable the UART Transmit data register empty Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_TXE);
 800324e:	68fb      	ldr	r3, [r7, #12]
 8003250:	681b      	ldr	r3, [r3, #0]
 8003252:	68da      	ldr	r2, [r3, #12]
 8003254:	68fb      	ldr	r3, [r7, #12]
 8003256:	681b      	ldr	r3, [r3, #0]
 8003258:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 800325c:	60da      	str	r2, [r3, #12]

    return HAL_OK;
 800325e:	2300      	movs	r3, #0
 8003260:	e000      	b.n	8003264 <HAL_UART_Transmit_IT+0x60>
  }
  else
  {
    return HAL_BUSY;
 8003262:	2302      	movs	r3, #2
  }
}
 8003264:	4618      	mov	r0, r3
 8003266:	3714      	adds	r7, #20
 8003268:	46bd      	mov	sp, r7
 800326a:	bc80      	pop	{r7}
 800326c:	4770      	bx	lr

0800326e <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800326e:	b580      	push	{r7, lr}
 8003270:	b084      	sub	sp, #16
 8003272:	af00      	add	r7, sp, #0
 8003274:	60f8      	str	r0, [r7, #12]
 8003276:	60b9      	str	r1, [r7, #8]
 8003278:	4613      	mov	r3, r2
 800327a:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 800327c:	68fb      	ldr	r3, [r7, #12]
 800327e:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8003282:	b2db      	uxtb	r3, r3
 8003284:	2b20      	cmp	r3, #32
 8003286:	d112      	bne.n	80032ae <HAL_UART_Receive_IT+0x40>
  {
    if ((pData == NULL) || (Size == 0U))
 8003288:	68bb      	ldr	r3, [r7, #8]
 800328a:	2b00      	cmp	r3, #0
 800328c:	d002      	beq.n	8003294 <HAL_UART_Receive_IT+0x26>
 800328e:	88fb      	ldrh	r3, [r7, #6]
 8003290:	2b00      	cmp	r3, #0
 8003292:	d101      	bne.n	8003298 <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 8003294:	2301      	movs	r3, #1
 8003296:	e00b      	b.n	80032b0 <HAL_UART_Receive_IT+0x42>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003298:	68fb      	ldr	r3, [r7, #12]
 800329a:	2200      	movs	r2, #0
 800329c:	631a      	str	r2, [r3, #48]	@ 0x30

    return (UART_Start_Receive_IT(huart, pData, Size));
 800329e:	88fb      	ldrh	r3, [r7, #6]
 80032a0:	461a      	mov	r2, r3
 80032a2:	68b9      	ldr	r1, [r7, #8]
 80032a4:	68f8      	ldr	r0, [r7, #12]
 80032a6:	f000 f807 	bl	80032b8 <UART_Start_Receive_IT>
 80032aa:	4603      	mov	r3, r0
 80032ac:	e000      	b.n	80032b0 <HAL_UART_Receive_IT+0x42>
  }
  else
  {
    return HAL_BUSY;
 80032ae:	2302      	movs	r3, #2
  }
}
 80032b0:	4618      	mov	r0, r3
 80032b2:	3710      	adds	r7, #16
 80032b4:	46bd      	mov	sp, r7
 80032b6:	bd80      	pop	{r7, pc}

080032b8 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80032b8:	b480      	push	{r7}
 80032ba:	b085      	sub	sp, #20
 80032bc:	af00      	add	r7, sp, #0
 80032be:	60f8      	str	r0, [r7, #12]
 80032c0:	60b9      	str	r1, [r7, #8]
 80032c2:	4613      	mov	r3, r2
 80032c4:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 80032c6:	68fb      	ldr	r3, [r7, #12]
 80032c8:	68ba      	ldr	r2, [r7, #8]
 80032ca:	629a      	str	r2, [r3, #40]	@ 0x28
  huart->RxXferSize = Size;
 80032cc:	68fb      	ldr	r3, [r7, #12]
 80032ce:	88fa      	ldrh	r2, [r7, #6]
 80032d0:	859a      	strh	r2, [r3, #44]	@ 0x2c
  huart->RxXferCount = Size;
 80032d2:	68fb      	ldr	r3, [r7, #12]
 80032d4:	88fa      	ldrh	r2, [r7, #6]
 80032d6:	85da      	strh	r2, [r3, #46]	@ 0x2e

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80032d8:	68fb      	ldr	r3, [r7, #12]
 80032da:	2200      	movs	r2, #0
 80032dc:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 80032de:	68fb      	ldr	r3, [r7, #12]
 80032e0:	2222      	movs	r2, #34	@ 0x22
 80032e2:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  if (huart->Init.Parity != UART_PARITY_NONE)
 80032e6:	68fb      	ldr	r3, [r7, #12]
 80032e8:	691b      	ldr	r3, [r3, #16]
 80032ea:	2b00      	cmp	r3, #0
 80032ec:	d007      	beq.n	80032fe <UART_Start_Receive_IT+0x46>
  {
    /* Enable the UART Parity Error Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 80032ee:	68fb      	ldr	r3, [r7, #12]
 80032f0:	681b      	ldr	r3, [r3, #0]
 80032f2:	68da      	ldr	r2, [r3, #12]
 80032f4:	68fb      	ldr	r3, [r7, #12]
 80032f6:	681b      	ldr	r3, [r3, #0]
 80032f8:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80032fc:	60da      	str	r2, [r3, #12]
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 80032fe:	68fb      	ldr	r3, [r7, #12]
 8003300:	681b      	ldr	r3, [r3, #0]
 8003302:	695a      	ldr	r2, [r3, #20]
 8003304:	68fb      	ldr	r3, [r7, #12]
 8003306:	681b      	ldr	r3, [r3, #0]
 8003308:	f042 0201 	orr.w	r2, r2, #1
 800330c:	615a      	str	r2, [r3, #20]

  /* Enable the UART Data Register not empty Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 800330e:	68fb      	ldr	r3, [r7, #12]
 8003310:	681b      	ldr	r3, [r3, #0]
 8003312:	68da      	ldr	r2, [r3, #12]
 8003314:	68fb      	ldr	r3, [r7, #12]
 8003316:	681b      	ldr	r3, [r3, #0]
 8003318:	f042 0220 	orr.w	r2, r2, #32
 800331c:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 800331e:	2300      	movs	r3, #0
}
 8003320:	4618      	mov	r0, r3
 8003322:	3714      	adds	r7, #20
 8003324:	46bd      	mov	sp, r7
 8003326:	bc80      	pop	{r7}
 8003328:	4770      	bx	lr
	...

0800332c <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 800332c:	b580      	push	{r7, lr}
 800332e:	b084      	sub	sp, #16
 8003330:	af00      	add	r7, sp, #0
 8003332:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8003334:	687b      	ldr	r3, [r7, #4]
 8003336:	681b      	ldr	r3, [r3, #0]
 8003338:	691b      	ldr	r3, [r3, #16]
 800333a:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 800333e:	687b      	ldr	r3, [r7, #4]
 8003340:	68da      	ldr	r2, [r3, #12]
 8003342:	687b      	ldr	r3, [r7, #4]
 8003344:	681b      	ldr	r3, [r3, #0]
 8003346:	430a      	orrs	r2, r1
 8003348:	611a      	str	r2, [r3, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 800334a:	687b      	ldr	r3, [r7, #4]
 800334c:	689a      	ldr	r2, [r3, #8]
 800334e:	687b      	ldr	r3, [r7, #4]
 8003350:	691b      	ldr	r3, [r3, #16]
 8003352:	431a      	orrs	r2, r3
 8003354:	687b      	ldr	r3, [r7, #4]
 8003356:	695b      	ldr	r3, [r3, #20]
 8003358:	431a      	orrs	r2, r3
 800335a:	687b      	ldr	r3, [r7, #4]
 800335c:	69db      	ldr	r3, [r3, #28]
 800335e:	4313      	orrs	r3, r2
 8003360:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 8003362:	687b      	ldr	r3, [r7, #4]
 8003364:	681b      	ldr	r3, [r3, #0]
 8003366:	68db      	ldr	r3, [r3, #12]
 8003368:	f423 4316 	bic.w	r3, r3, #38400	@ 0x9600
 800336c:	f023 030c 	bic.w	r3, r3, #12
 8003370:	687a      	ldr	r2, [r7, #4]
 8003372:	6812      	ldr	r2, [r2, #0]
 8003374:	68b9      	ldr	r1, [r7, #8]
 8003376:	430b      	orrs	r3, r1
 8003378:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 800337a:	687b      	ldr	r3, [r7, #4]
 800337c:	681b      	ldr	r3, [r3, #0]
 800337e:	695b      	ldr	r3, [r3, #20]
 8003380:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 8003384:	687b      	ldr	r3, [r7, #4]
 8003386:	699a      	ldr	r2, [r3, #24]
 8003388:	687b      	ldr	r3, [r7, #4]
 800338a:	681b      	ldr	r3, [r3, #0]
 800338c:	430a      	orrs	r2, r1
 800338e:	615a      	str	r2, [r3, #20]


  if((huart->Instance == USART1) || (huart->Instance == USART6))
 8003390:	687b      	ldr	r3, [r7, #4]
 8003392:	681b      	ldr	r3, [r3, #0]
 8003394:	4a57      	ldr	r2, [pc, #348]	@ (80034f4 <UART_SetConfig+0x1c8>)
 8003396:	4293      	cmp	r3, r2
 8003398:	d004      	beq.n	80033a4 <UART_SetConfig+0x78>
 800339a:	687b      	ldr	r3, [r7, #4]
 800339c:	681b      	ldr	r3, [r3, #0]
 800339e:	4a56      	ldr	r2, [pc, #344]	@ (80034f8 <UART_SetConfig+0x1cc>)
 80033a0:	4293      	cmp	r3, r2
 80033a2:	d103      	bne.n	80033ac <UART_SetConfig+0x80>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 80033a4:	f7ff fa8c 	bl	80028c0 <HAL_RCC_GetPCLK2Freq>
 80033a8:	60f8      	str	r0, [r7, #12]
 80033aa:	e002      	b.n	80033b2 <UART_SetConfig+0x86>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 80033ac:	f7ff fa66 	bl	800287c <HAL_RCC_GetPCLK1Freq>
 80033b0:	60f8      	str	r0, [r7, #12]
  }

  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80033b2:	687b      	ldr	r3, [r7, #4]
 80033b4:	69db      	ldr	r3, [r3, #28]
 80033b6:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80033ba:	d14c      	bne.n	8003456 <UART_SetConfig+0x12a>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 80033bc:	68fa      	ldr	r2, [r7, #12]
 80033be:	4613      	mov	r3, r2
 80033c0:	009b      	lsls	r3, r3, #2
 80033c2:	4413      	add	r3, r2
 80033c4:	009a      	lsls	r2, r3, #2
 80033c6:	441a      	add	r2, r3
 80033c8:	687b      	ldr	r3, [r7, #4]
 80033ca:	685b      	ldr	r3, [r3, #4]
 80033cc:	005b      	lsls	r3, r3, #1
 80033ce:	fbb2 f3f3 	udiv	r3, r2, r3
 80033d2:	4a4a      	ldr	r2, [pc, #296]	@ (80034fc <UART_SetConfig+0x1d0>)
 80033d4:	fba2 2303 	umull	r2, r3, r2, r3
 80033d8:	095b      	lsrs	r3, r3, #5
 80033da:	0119      	lsls	r1, r3, #4
 80033dc:	68fa      	ldr	r2, [r7, #12]
 80033de:	4613      	mov	r3, r2
 80033e0:	009b      	lsls	r3, r3, #2
 80033e2:	4413      	add	r3, r2
 80033e4:	009a      	lsls	r2, r3, #2
 80033e6:	441a      	add	r2, r3
 80033e8:	687b      	ldr	r3, [r7, #4]
 80033ea:	685b      	ldr	r3, [r3, #4]
 80033ec:	005b      	lsls	r3, r3, #1
 80033ee:	fbb2 f2f3 	udiv	r2, r2, r3
 80033f2:	4b42      	ldr	r3, [pc, #264]	@ (80034fc <UART_SetConfig+0x1d0>)
 80033f4:	fba3 0302 	umull	r0, r3, r3, r2
 80033f8:	095b      	lsrs	r3, r3, #5
 80033fa:	2064      	movs	r0, #100	@ 0x64
 80033fc:	fb00 f303 	mul.w	r3, r0, r3
 8003400:	1ad3      	subs	r3, r2, r3
 8003402:	00db      	lsls	r3, r3, #3
 8003404:	3332      	adds	r3, #50	@ 0x32
 8003406:	4a3d      	ldr	r2, [pc, #244]	@ (80034fc <UART_SetConfig+0x1d0>)
 8003408:	fba2 2303 	umull	r2, r3, r2, r3
 800340c:	095b      	lsrs	r3, r3, #5
 800340e:	005b      	lsls	r3, r3, #1
 8003410:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 8003414:	4419      	add	r1, r3
 8003416:	68fa      	ldr	r2, [r7, #12]
 8003418:	4613      	mov	r3, r2
 800341a:	009b      	lsls	r3, r3, #2
 800341c:	4413      	add	r3, r2
 800341e:	009a      	lsls	r2, r3, #2
 8003420:	441a      	add	r2, r3
 8003422:	687b      	ldr	r3, [r7, #4]
 8003424:	685b      	ldr	r3, [r3, #4]
 8003426:	005b      	lsls	r3, r3, #1
 8003428:	fbb2 f2f3 	udiv	r2, r2, r3
 800342c:	4b33      	ldr	r3, [pc, #204]	@ (80034fc <UART_SetConfig+0x1d0>)
 800342e:	fba3 0302 	umull	r0, r3, r3, r2
 8003432:	095b      	lsrs	r3, r3, #5
 8003434:	2064      	movs	r0, #100	@ 0x64
 8003436:	fb00 f303 	mul.w	r3, r0, r3
 800343a:	1ad3      	subs	r3, r2, r3
 800343c:	00db      	lsls	r3, r3, #3
 800343e:	3332      	adds	r3, #50	@ 0x32
 8003440:	4a2e      	ldr	r2, [pc, #184]	@ (80034fc <UART_SetConfig+0x1d0>)
 8003442:	fba2 2303 	umull	r2, r3, r2, r3
 8003446:	095b      	lsrs	r3, r3, #5
 8003448:	f003 0207 	and.w	r2, r3, #7
 800344c:	687b      	ldr	r3, [r7, #4]
 800344e:	681b      	ldr	r3, [r3, #0]
 8003450:	440a      	add	r2, r1
 8003452:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8003454:	e04a      	b.n	80034ec <UART_SetConfig+0x1c0>
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8003456:	68fa      	ldr	r2, [r7, #12]
 8003458:	4613      	mov	r3, r2
 800345a:	009b      	lsls	r3, r3, #2
 800345c:	4413      	add	r3, r2
 800345e:	009a      	lsls	r2, r3, #2
 8003460:	441a      	add	r2, r3
 8003462:	687b      	ldr	r3, [r7, #4]
 8003464:	685b      	ldr	r3, [r3, #4]
 8003466:	009b      	lsls	r3, r3, #2
 8003468:	fbb2 f3f3 	udiv	r3, r2, r3
 800346c:	4a23      	ldr	r2, [pc, #140]	@ (80034fc <UART_SetConfig+0x1d0>)
 800346e:	fba2 2303 	umull	r2, r3, r2, r3
 8003472:	095b      	lsrs	r3, r3, #5
 8003474:	0119      	lsls	r1, r3, #4
 8003476:	68fa      	ldr	r2, [r7, #12]
 8003478:	4613      	mov	r3, r2
 800347a:	009b      	lsls	r3, r3, #2
 800347c:	4413      	add	r3, r2
 800347e:	009a      	lsls	r2, r3, #2
 8003480:	441a      	add	r2, r3
 8003482:	687b      	ldr	r3, [r7, #4]
 8003484:	685b      	ldr	r3, [r3, #4]
 8003486:	009b      	lsls	r3, r3, #2
 8003488:	fbb2 f2f3 	udiv	r2, r2, r3
 800348c:	4b1b      	ldr	r3, [pc, #108]	@ (80034fc <UART_SetConfig+0x1d0>)
 800348e:	fba3 0302 	umull	r0, r3, r3, r2
 8003492:	095b      	lsrs	r3, r3, #5
 8003494:	2064      	movs	r0, #100	@ 0x64
 8003496:	fb00 f303 	mul.w	r3, r0, r3
 800349a:	1ad3      	subs	r3, r2, r3
 800349c:	011b      	lsls	r3, r3, #4
 800349e:	3332      	adds	r3, #50	@ 0x32
 80034a0:	4a16      	ldr	r2, [pc, #88]	@ (80034fc <UART_SetConfig+0x1d0>)
 80034a2:	fba2 2303 	umull	r2, r3, r2, r3
 80034a6:	095b      	lsrs	r3, r3, #5
 80034a8:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80034ac:	4419      	add	r1, r3
 80034ae:	68fa      	ldr	r2, [r7, #12]
 80034b0:	4613      	mov	r3, r2
 80034b2:	009b      	lsls	r3, r3, #2
 80034b4:	4413      	add	r3, r2
 80034b6:	009a      	lsls	r2, r3, #2
 80034b8:	441a      	add	r2, r3
 80034ba:	687b      	ldr	r3, [r7, #4]
 80034bc:	685b      	ldr	r3, [r3, #4]
 80034be:	009b      	lsls	r3, r3, #2
 80034c0:	fbb2 f2f3 	udiv	r2, r2, r3
 80034c4:	4b0d      	ldr	r3, [pc, #52]	@ (80034fc <UART_SetConfig+0x1d0>)
 80034c6:	fba3 0302 	umull	r0, r3, r3, r2
 80034ca:	095b      	lsrs	r3, r3, #5
 80034cc:	2064      	movs	r0, #100	@ 0x64
 80034ce:	fb00 f303 	mul.w	r3, r0, r3
 80034d2:	1ad3      	subs	r3, r2, r3
 80034d4:	011b      	lsls	r3, r3, #4
 80034d6:	3332      	adds	r3, #50	@ 0x32
 80034d8:	4a08      	ldr	r2, [pc, #32]	@ (80034fc <UART_SetConfig+0x1d0>)
 80034da:	fba2 2303 	umull	r2, r3, r2, r3
 80034de:	095b      	lsrs	r3, r3, #5
 80034e0:	f003 020f 	and.w	r2, r3, #15
 80034e4:	687b      	ldr	r3, [r7, #4]
 80034e6:	681b      	ldr	r3, [r3, #0]
 80034e8:	440a      	add	r2, r1
 80034ea:	609a      	str	r2, [r3, #8]
}
 80034ec:	bf00      	nop
 80034ee:	3710      	adds	r7, #16
 80034f0:	46bd      	mov	sp, r7
 80034f2:	bd80      	pop	{r7, pc}
 80034f4:	40011000 	.word	0x40011000
 80034f8:	40011400 	.word	0x40011400
 80034fc:	51eb851f 	.word	0x51eb851f

08003500 <FSMC_NORSRAM_Init>:
  * @param  Init Pointer to NORSRAM Initialization structure
  * @retval HAL status
  */
HAL_StatusTypeDef  FSMC_NORSRAM_Init(FSMC_NORSRAM_TypeDef *Device,
                                     const FSMC_NORSRAM_InitTypeDef *Init)
{
 8003500:	b480      	push	{r7}
 8003502:	b087      	sub	sp, #28
 8003504:	af00      	add	r7, sp, #0
 8003506:	6078      	str	r0, [r7, #4]
 8003508:	6039      	str	r1, [r7, #0]
  assert_param(IS_FSMC_EXTENDED_MODE(Init->ExtendedMode));
  assert_param(IS_FSMC_ASYNWAIT(Init->AsynchronousWait));
  assert_param(IS_FSMC_WRITE_BURST(Init->WriteBurst));

  /* Disable NORSRAM Device */
  __FSMC_NORSRAM_DISABLE(Device, Init->NSBank);
 800350a:	683b      	ldr	r3, [r7, #0]
 800350c:	681a      	ldr	r2, [r3, #0]
 800350e:	687b      	ldr	r3, [r7, #4]
 8003510:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003514:	683a      	ldr	r2, [r7, #0]
 8003516:	6812      	ldr	r2, [r2, #0]
 8003518:	f023 0101 	bic.w	r1, r3, #1
 800351c:	687b      	ldr	r3, [r7, #4]
 800351e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

  /* Set NORSRAM device control parameters */
  if (Init->MemoryType == FSMC_MEMORY_TYPE_NOR)
 8003522:	683b      	ldr	r3, [r7, #0]
 8003524:	689b      	ldr	r3, [r3, #8]
 8003526:	2b08      	cmp	r3, #8
 8003528:	d102      	bne.n	8003530 <FSMC_NORSRAM_Init+0x30>
  {
    flashaccess = FSMC_NORSRAM_FLASH_ACCESS_ENABLE;
 800352a:	2340      	movs	r3, #64	@ 0x40
 800352c:	617b      	str	r3, [r7, #20]
 800352e:	e001      	b.n	8003534 <FSMC_NORSRAM_Init+0x34>
  }
  else
  {
    flashaccess = FSMC_NORSRAM_FLASH_ACCESS_DISABLE;
 8003530:	2300      	movs	r3, #0
 8003532:	617b      	str	r3, [r7, #20]
  }

  btcr_reg = (flashaccess                   | \
              Init->DataAddressMux          | \
 8003534:	683b      	ldr	r3, [r7, #0]
 8003536:	685a      	ldr	r2, [r3, #4]
  btcr_reg = (flashaccess                   | \
 8003538:	697b      	ldr	r3, [r7, #20]
 800353a:	431a      	orrs	r2, r3
              Init->MemoryType              | \
 800353c:	683b      	ldr	r3, [r7, #0]
 800353e:	689b      	ldr	r3, [r3, #8]
              Init->DataAddressMux          | \
 8003540:	431a      	orrs	r2, r3
              Init->MemoryDataWidth         | \
 8003542:	683b      	ldr	r3, [r7, #0]
 8003544:	68db      	ldr	r3, [r3, #12]
              Init->MemoryType              | \
 8003546:	431a      	orrs	r2, r3
              Init->BurstAccessMode         | \
 8003548:	683b      	ldr	r3, [r7, #0]
 800354a:	691b      	ldr	r3, [r3, #16]
              Init->MemoryDataWidth         | \
 800354c:	431a      	orrs	r2, r3
              Init->WaitSignalPolarity      | \
 800354e:	683b      	ldr	r3, [r7, #0]
 8003550:	695b      	ldr	r3, [r3, #20]
              Init->BurstAccessMode         | \
 8003552:	431a      	orrs	r2, r3
              Init->WaitSignalActive        | \
 8003554:	683b      	ldr	r3, [r7, #0]
 8003556:	69db      	ldr	r3, [r3, #28]
              Init->WaitSignalPolarity      | \
 8003558:	431a      	orrs	r2, r3
              Init->WriteOperation          | \
 800355a:	683b      	ldr	r3, [r7, #0]
 800355c:	6a1b      	ldr	r3, [r3, #32]
              Init->WaitSignalActive        | \
 800355e:	431a      	orrs	r2, r3
              Init->WaitSignal              | \
 8003560:	683b      	ldr	r3, [r7, #0]
 8003562:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
              Init->WriteOperation          | \
 8003564:	431a      	orrs	r2, r3
              Init->ExtendedMode            | \
 8003566:	683b      	ldr	r3, [r7, #0]
 8003568:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
              Init->WaitSignal              | \
 800356a:	431a      	orrs	r2, r3
              Init->AsynchronousWait        | \
 800356c:	683b      	ldr	r3, [r7, #0]
 800356e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
              Init->ExtendedMode            | \
 8003570:	431a      	orrs	r2, r3
              Init->WriteBurst);
 8003572:	683b      	ldr	r3, [r7, #0]
 8003574:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
  btcr_reg = (flashaccess                   | \
 8003576:	4313      	orrs	r3, r2
 8003578:	613b      	str	r3, [r7, #16]

  btcr_reg |= Init->WrapMode;
 800357a:	683b      	ldr	r3, [r7, #0]
 800357c:	699b      	ldr	r3, [r3, #24]
 800357e:	693a      	ldr	r2, [r7, #16]
 8003580:	4313      	orrs	r3, r2
 8003582:	613b      	str	r3, [r7, #16]

  mask = (FSMC_BCR1_MBKEN                |
 8003584:	4b0d      	ldr	r3, [pc, #52]	@ (80035bc <FSMC_NORSRAM_Init+0xbc>)
 8003586:	60fb      	str	r3, [r7, #12]
          FSMC_BCR1_WAITEN               |
          FSMC_BCR1_EXTMOD               |
          FSMC_BCR1_ASYNCWAIT            |
          FSMC_BCR1_CBURSTRW);

  mask |= FSMC_BCR1_WRAPMOD;
 8003588:	68fb      	ldr	r3, [r7, #12]
 800358a:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 800358e:	60fb      	str	r3, [r7, #12]

  MODIFY_REG(Device->BTCR[Init->NSBank], mask, btcr_reg);
 8003590:	683b      	ldr	r3, [r7, #0]
 8003592:	681a      	ldr	r2, [r3, #0]
 8003594:	687b      	ldr	r3, [r7, #4]
 8003596:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 800359a:	68fb      	ldr	r3, [r7, #12]
 800359c:	43db      	mvns	r3, r3
 800359e:	ea02 0103 	and.w	r1, r2, r3
 80035a2:	683b      	ldr	r3, [r7, #0]
 80035a4:	681a      	ldr	r2, [r3, #0]
 80035a6:	693b      	ldr	r3, [r7, #16]
 80035a8:	4319      	orrs	r1, r3
 80035aa:	687b      	ldr	r3, [r7, #4]
 80035ac:	f843 1022 	str.w	r1, [r3, r2, lsl #2]


  return HAL_OK;
 80035b0:	2300      	movs	r3, #0
}
 80035b2:	4618      	mov	r0, r3
 80035b4:	371c      	adds	r7, #28
 80035b6:	46bd      	mov	sp, r7
 80035b8:	bc80      	pop	{r7}
 80035ba:	4770      	bx	lr
 80035bc:	0008fb7f 	.word	0x0008fb7f

080035c0 <FSMC_NORSRAM_Timing_Init>:
  * @param  Bank NORSRAM bank number
  * @retval HAL status
  */
HAL_StatusTypeDef FSMC_NORSRAM_Timing_Init(FSMC_NORSRAM_TypeDef *Device,
                                           const FSMC_NORSRAM_TimingTypeDef *Timing, uint32_t Bank)
{
 80035c0:	b480      	push	{r7}
 80035c2:	b085      	sub	sp, #20
 80035c4:	af00      	add	r7, sp, #0
 80035c6:	60f8      	str	r0, [r7, #12]
 80035c8:	60b9      	str	r1, [r7, #8]
 80035ca:	607a      	str	r2, [r7, #4]
  assert_param(IS_FSMC_ACCESS_MODE(Timing->AccessMode));
  assert_param(IS_FSMC_NORSRAM_BANK(Bank));

  /* Set FSMC_NORSRAM device timing parameters */
  Device->BTCR[Bank + 1U] =
    (Timing->AddressSetupTime << FSMC_BTR1_ADDSET_Pos) |
 80035cc:	68bb      	ldr	r3, [r7, #8]
 80035ce:	681a      	ldr	r2, [r3, #0]
    (Timing->AddressHoldTime << FSMC_BTR1_ADDHLD_Pos) |
 80035d0:	68bb      	ldr	r3, [r7, #8]
 80035d2:	685b      	ldr	r3, [r3, #4]
 80035d4:	011b      	lsls	r3, r3, #4
    (Timing->AddressSetupTime << FSMC_BTR1_ADDSET_Pos) |
 80035d6:	431a      	orrs	r2, r3
    (Timing->DataSetupTime << FSMC_BTR1_DATAST_Pos) |
 80035d8:	68bb      	ldr	r3, [r7, #8]
 80035da:	689b      	ldr	r3, [r3, #8]
 80035dc:	021b      	lsls	r3, r3, #8
    (Timing->AddressHoldTime << FSMC_BTR1_ADDHLD_Pos) |
 80035de:	431a      	orrs	r2, r3
    (Timing->BusTurnAroundDuration << FSMC_BTR1_BUSTURN_Pos) |
 80035e0:	68bb      	ldr	r3, [r7, #8]
 80035e2:	68db      	ldr	r3, [r3, #12]
 80035e4:	041b      	lsls	r3, r3, #16
    (Timing->DataSetupTime << FSMC_BTR1_DATAST_Pos) |
 80035e6:	431a      	orrs	r2, r3
    ((Timing->CLKDivision - 1U) << FSMC_BTR1_CLKDIV_Pos) |
 80035e8:	68bb      	ldr	r3, [r7, #8]
 80035ea:	691b      	ldr	r3, [r3, #16]
 80035ec:	3b01      	subs	r3, #1
 80035ee:	051b      	lsls	r3, r3, #20
    (Timing->BusTurnAroundDuration << FSMC_BTR1_BUSTURN_Pos) |
 80035f0:	431a      	orrs	r2, r3
    ((Timing->DataLatency - 2U) << FSMC_BTR1_DATLAT_Pos) |
 80035f2:	68bb      	ldr	r3, [r7, #8]
 80035f4:	695b      	ldr	r3, [r3, #20]
 80035f6:	3b02      	subs	r3, #2
 80035f8:	061b      	lsls	r3, r3, #24
    ((Timing->CLKDivision - 1U) << FSMC_BTR1_CLKDIV_Pos) |
 80035fa:	ea42 0103 	orr.w	r1, r2, r3
    Timing->AccessMode;
 80035fe:	68bb      	ldr	r3, [r7, #8]
 8003600:	699b      	ldr	r3, [r3, #24]
  Device->BTCR[Bank + 1U] =
 8003602:	687a      	ldr	r2, [r7, #4]
 8003604:	3201      	adds	r2, #1
    ((Timing->DataLatency - 2U) << FSMC_BTR1_DATLAT_Pos) |
 8003606:	4319      	orrs	r1, r3
  Device->BTCR[Bank + 1U] =
 8003608:	68fb      	ldr	r3, [r7, #12]
 800360a:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

  return HAL_OK;
 800360e:	2300      	movs	r3, #0
}
 8003610:	4618      	mov	r0, r3
 8003612:	3714      	adds	r7, #20
 8003614:	46bd      	mov	sp, r7
 8003616:	bc80      	pop	{r7}
 8003618:	4770      	bx	lr
	...

0800361c <FSMC_NORSRAM_Extended_Timing_Init>:
  * @retval HAL status
  */
HAL_StatusTypeDef FSMC_NORSRAM_Extended_Timing_Init(FSMC_NORSRAM_EXTENDED_TypeDef *Device,
                                                    const FSMC_NORSRAM_TimingTypeDef *Timing, uint32_t Bank,
                                                    uint32_t ExtendedMode)
{
 800361c:	b480      	push	{r7}
 800361e:	b085      	sub	sp, #20
 8003620:	af00      	add	r7, sp, #0
 8003622:	60f8      	str	r0, [r7, #12]
 8003624:	60b9      	str	r1, [r7, #8]
 8003626:	607a      	str	r2, [r7, #4]
 8003628:	603b      	str	r3, [r7, #0]
  /* Check the parameters */
  assert_param(IS_FSMC_EXTENDED_MODE(ExtendedMode));

  /* Set NORSRAM device timing register for write configuration, if extended mode is used */
  if (ExtendedMode == FSMC_EXTENDED_MODE_ENABLE)
 800362a:	683b      	ldr	r3, [r7, #0]
 800362c:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8003630:	d11d      	bne.n	800366e <FSMC_NORSRAM_Extended_Timing_Init+0x52>
    assert_param(IS_FSMC_TURNAROUND_TIME(Timing->BusTurnAroundDuration));
    assert_param(IS_FSMC_ACCESS_MODE(Timing->AccessMode));
    assert_param(IS_FSMC_NORSRAM_BANK(Bank));

    /* Set NORSRAM device timing register for write configuration, if extended mode is used */
    MODIFY_REG(Device->BWTR[Bank], BWTR_CLEAR_MASK, (Timing->AddressSetupTime                                    |
 8003632:	68fb      	ldr	r3, [r7, #12]
 8003634:	687a      	ldr	r2, [r7, #4]
 8003636:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 800363a:	4b13      	ldr	r3, [pc, #76]	@ (8003688 <FSMC_NORSRAM_Extended_Timing_Init+0x6c>)
 800363c:	4013      	ands	r3, r2
 800363e:	68ba      	ldr	r2, [r7, #8]
 8003640:	6811      	ldr	r1, [r2, #0]
 8003642:	68ba      	ldr	r2, [r7, #8]
 8003644:	6852      	ldr	r2, [r2, #4]
 8003646:	0112      	lsls	r2, r2, #4
 8003648:	4311      	orrs	r1, r2
 800364a:	68ba      	ldr	r2, [r7, #8]
 800364c:	6892      	ldr	r2, [r2, #8]
 800364e:	0212      	lsls	r2, r2, #8
 8003650:	4311      	orrs	r1, r2
 8003652:	68ba      	ldr	r2, [r7, #8]
 8003654:	6992      	ldr	r2, [r2, #24]
 8003656:	4311      	orrs	r1, r2
 8003658:	68ba      	ldr	r2, [r7, #8]
 800365a:	68d2      	ldr	r2, [r2, #12]
 800365c:	0412      	lsls	r2, r2, #16
 800365e:	430a      	orrs	r2, r1
 8003660:	ea43 0102 	orr.w	r1, r3, r2
 8003664:	68fb      	ldr	r3, [r7, #12]
 8003666:	687a      	ldr	r2, [r7, #4]
 8003668:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
 800366c:	e005      	b.n	800367a <FSMC_NORSRAM_Extended_Timing_Init+0x5e>
                                                     Timing->AccessMode                                          |
                                                     ((Timing->BusTurnAroundDuration)  << FSMC_BWTR1_BUSTURN_Pos)));
  }
  else
  {
    Device->BWTR[Bank] = 0x0FFFFFFFU;
 800366e:	68fb      	ldr	r3, [r7, #12]
 8003670:	687a      	ldr	r2, [r7, #4]
 8003672:	f06f 4170 	mvn.w	r1, #4026531840	@ 0xf0000000
 8003676:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  }

  return HAL_OK;
 800367a:	2300      	movs	r3, #0
}
 800367c:	4618      	mov	r0, r3
 800367e:	3714      	adds	r7, #20
 8003680:	46bd      	mov	sp, r7
 8003682:	bc80      	pop	{r7}
 8003684:	4770      	bx	lr
 8003686:	bf00      	nop
 8003688:	cff00000 	.word	0xcff00000

0800368c <sniprintf>:
 800368c:	b40c      	push	{r2, r3}
 800368e:	b530      	push	{r4, r5, lr}
 8003690:	4b18      	ldr	r3, [pc, #96]	@ (80036f4 <sniprintf+0x68>)
 8003692:	1e0c      	subs	r4, r1, #0
 8003694:	681d      	ldr	r5, [r3, #0]
 8003696:	b09d      	sub	sp, #116	@ 0x74
 8003698:	da08      	bge.n	80036ac <sniprintf+0x20>
 800369a:	238b      	movs	r3, #139	@ 0x8b
 800369c:	f04f 30ff 	mov.w	r0, #4294967295
 80036a0:	602b      	str	r3, [r5, #0]
 80036a2:	b01d      	add	sp, #116	@ 0x74
 80036a4:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 80036a8:	b002      	add	sp, #8
 80036aa:	4770      	bx	lr
 80036ac:	f44f 7302 	mov.w	r3, #520	@ 0x208
 80036b0:	f8ad 3014 	strh.w	r3, [sp, #20]
 80036b4:	f04f 0300 	mov.w	r3, #0
 80036b8:	931b      	str	r3, [sp, #108]	@ 0x6c
 80036ba:	bf0c      	ite	eq
 80036bc:	4623      	moveq	r3, r4
 80036be:	f104 33ff 	addne.w	r3, r4, #4294967295
 80036c2:	9304      	str	r3, [sp, #16]
 80036c4:	9307      	str	r3, [sp, #28]
 80036c6:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 80036ca:	9002      	str	r0, [sp, #8]
 80036cc:	9006      	str	r0, [sp, #24]
 80036ce:	f8ad 3016 	strh.w	r3, [sp, #22]
 80036d2:	4628      	mov	r0, r5
 80036d4:	ab21      	add	r3, sp, #132	@ 0x84
 80036d6:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 80036d8:	a902      	add	r1, sp, #8
 80036da:	9301      	str	r3, [sp, #4]
 80036dc:	f000 f9b4 	bl	8003a48 <_svfiprintf_r>
 80036e0:	1c43      	adds	r3, r0, #1
 80036e2:	bfbc      	itt	lt
 80036e4:	238b      	movlt	r3, #139	@ 0x8b
 80036e6:	602b      	strlt	r3, [r5, #0]
 80036e8:	2c00      	cmp	r4, #0
 80036ea:	d0da      	beq.n	80036a2 <sniprintf+0x16>
 80036ec:	2200      	movs	r2, #0
 80036ee:	9b02      	ldr	r3, [sp, #8]
 80036f0:	701a      	strb	r2, [r3, #0]
 80036f2:	e7d6      	b.n	80036a2 <sniprintf+0x16>
 80036f4:	2000000c 	.word	0x2000000c

080036f8 <siprintf>:
 80036f8:	b40e      	push	{r1, r2, r3}
 80036fa:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 80036fe:	b510      	push	{r4, lr}
 8003700:	2400      	movs	r4, #0
 8003702:	b09d      	sub	sp, #116	@ 0x74
 8003704:	ab1f      	add	r3, sp, #124	@ 0x7c
 8003706:	9002      	str	r0, [sp, #8]
 8003708:	9006      	str	r0, [sp, #24]
 800370a:	9107      	str	r1, [sp, #28]
 800370c:	9104      	str	r1, [sp, #16]
 800370e:	4809      	ldr	r0, [pc, #36]	@ (8003734 <siprintf+0x3c>)
 8003710:	4909      	ldr	r1, [pc, #36]	@ (8003738 <siprintf+0x40>)
 8003712:	f853 2b04 	ldr.w	r2, [r3], #4
 8003716:	9105      	str	r1, [sp, #20]
 8003718:	6800      	ldr	r0, [r0, #0]
 800371a:	a902      	add	r1, sp, #8
 800371c:	9301      	str	r3, [sp, #4]
 800371e:	941b      	str	r4, [sp, #108]	@ 0x6c
 8003720:	f000 f992 	bl	8003a48 <_svfiprintf_r>
 8003724:	9b02      	ldr	r3, [sp, #8]
 8003726:	701c      	strb	r4, [r3, #0]
 8003728:	b01d      	add	sp, #116	@ 0x74
 800372a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800372e:	b003      	add	sp, #12
 8003730:	4770      	bx	lr
 8003732:	bf00      	nop
 8003734:	2000000c 	.word	0x2000000c
 8003738:	ffff0208 	.word	0xffff0208

0800373c <memset>:
 800373c:	4603      	mov	r3, r0
 800373e:	4402      	add	r2, r0
 8003740:	4293      	cmp	r3, r2
 8003742:	d100      	bne.n	8003746 <memset+0xa>
 8003744:	4770      	bx	lr
 8003746:	f803 1b01 	strb.w	r1, [r3], #1
 800374a:	e7f9      	b.n	8003740 <memset+0x4>

0800374c <__errno>:
 800374c:	4b01      	ldr	r3, [pc, #4]	@ (8003754 <__errno+0x8>)
 800374e:	6818      	ldr	r0, [r3, #0]
 8003750:	4770      	bx	lr
 8003752:	bf00      	nop
 8003754:	2000000c 	.word	0x2000000c

08003758 <__libc_init_array>:
 8003758:	b570      	push	{r4, r5, r6, lr}
 800375a:	2600      	movs	r6, #0
 800375c:	4d0c      	ldr	r5, [pc, #48]	@ (8003790 <__libc_init_array+0x38>)
 800375e:	4c0d      	ldr	r4, [pc, #52]	@ (8003794 <__libc_init_array+0x3c>)
 8003760:	1b64      	subs	r4, r4, r5
 8003762:	10a4      	asrs	r4, r4, #2
 8003764:	42a6      	cmp	r6, r4
 8003766:	d109      	bne.n	800377c <__libc_init_array+0x24>
 8003768:	f000 fc76 	bl	8004058 <_init>
 800376c:	2600      	movs	r6, #0
 800376e:	4d0a      	ldr	r5, [pc, #40]	@ (8003798 <__libc_init_array+0x40>)
 8003770:	4c0a      	ldr	r4, [pc, #40]	@ (800379c <__libc_init_array+0x44>)
 8003772:	1b64      	subs	r4, r4, r5
 8003774:	10a4      	asrs	r4, r4, #2
 8003776:	42a6      	cmp	r6, r4
 8003778:	d105      	bne.n	8003786 <__libc_init_array+0x2e>
 800377a:	bd70      	pop	{r4, r5, r6, pc}
 800377c:	f855 3b04 	ldr.w	r3, [r5], #4
 8003780:	4798      	blx	r3
 8003782:	3601      	adds	r6, #1
 8003784:	e7ee      	b.n	8003764 <__libc_init_array+0xc>
 8003786:	f855 3b04 	ldr.w	r3, [r5], #4
 800378a:	4798      	blx	r3
 800378c:	3601      	adds	r6, #1
 800378e:	e7f2      	b.n	8003776 <__libc_init_array+0x1e>
 8003790:	080044f4 	.word	0x080044f4
 8003794:	080044f4 	.word	0x080044f4
 8003798:	080044f4 	.word	0x080044f4
 800379c:	080044f8 	.word	0x080044f8

080037a0 <__retarget_lock_acquire_recursive>:
 80037a0:	4770      	bx	lr

080037a2 <__retarget_lock_release_recursive>:
 80037a2:	4770      	bx	lr

080037a4 <_free_r>:
 80037a4:	b538      	push	{r3, r4, r5, lr}
 80037a6:	4605      	mov	r5, r0
 80037a8:	2900      	cmp	r1, #0
 80037aa:	d040      	beq.n	800382e <_free_r+0x8a>
 80037ac:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80037b0:	1f0c      	subs	r4, r1, #4
 80037b2:	2b00      	cmp	r3, #0
 80037b4:	bfb8      	it	lt
 80037b6:	18e4      	addlt	r4, r4, r3
 80037b8:	f000 f8de 	bl	8003978 <__malloc_lock>
 80037bc:	4a1c      	ldr	r2, [pc, #112]	@ (8003830 <_free_r+0x8c>)
 80037be:	6813      	ldr	r3, [r2, #0]
 80037c0:	b933      	cbnz	r3, 80037d0 <_free_r+0x2c>
 80037c2:	6063      	str	r3, [r4, #4]
 80037c4:	6014      	str	r4, [r2, #0]
 80037c6:	4628      	mov	r0, r5
 80037c8:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80037cc:	f000 b8da 	b.w	8003984 <__malloc_unlock>
 80037d0:	42a3      	cmp	r3, r4
 80037d2:	d908      	bls.n	80037e6 <_free_r+0x42>
 80037d4:	6820      	ldr	r0, [r4, #0]
 80037d6:	1821      	adds	r1, r4, r0
 80037d8:	428b      	cmp	r3, r1
 80037da:	bf01      	itttt	eq
 80037dc:	6819      	ldreq	r1, [r3, #0]
 80037de:	685b      	ldreq	r3, [r3, #4]
 80037e0:	1809      	addeq	r1, r1, r0
 80037e2:	6021      	streq	r1, [r4, #0]
 80037e4:	e7ed      	b.n	80037c2 <_free_r+0x1e>
 80037e6:	461a      	mov	r2, r3
 80037e8:	685b      	ldr	r3, [r3, #4]
 80037ea:	b10b      	cbz	r3, 80037f0 <_free_r+0x4c>
 80037ec:	42a3      	cmp	r3, r4
 80037ee:	d9fa      	bls.n	80037e6 <_free_r+0x42>
 80037f0:	6811      	ldr	r1, [r2, #0]
 80037f2:	1850      	adds	r0, r2, r1
 80037f4:	42a0      	cmp	r0, r4
 80037f6:	d10b      	bne.n	8003810 <_free_r+0x6c>
 80037f8:	6820      	ldr	r0, [r4, #0]
 80037fa:	4401      	add	r1, r0
 80037fc:	1850      	adds	r0, r2, r1
 80037fe:	4283      	cmp	r3, r0
 8003800:	6011      	str	r1, [r2, #0]
 8003802:	d1e0      	bne.n	80037c6 <_free_r+0x22>
 8003804:	6818      	ldr	r0, [r3, #0]
 8003806:	685b      	ldr	r3, [r3, #4]
 8003808:	4408      	add	r0, r1
 800380a:	6010      	str	r0, [r2, #0]
 800380c:	6053      	str	r3, [r2, #4]
 800380e:	e7da      	b.n	80037c6 <_free_r+0x22>
 8003810:	d902      	bls.n	8003818 <_free_r+0x74>
 8003812:	230c      	movs	r3, #12
 8003814:	602b      	str	r3, [r5, #0]
 8003816:	e7d6      	b.n	80037c6 <_free_r+0x22>
 8003818:	6820      	ldr	r0, [r4, #0]
 800381a:	1821      	adds	r1, r4, r0
 800381c:	428b      	cmp	r3, r1
 800381e:	bf01      	itttt	eq
 8003820:	6819      	ldreq	r1, [r3, #0]
 8003822:	685b      	ldreq	r3, [r3, #4]
 8003824:	1809      	addeq	r1, r1, r0
 8003826:	6021      	streq	r1, [r4, #0]
 8003828:	6063      	str	r3, [r4, #4]
 800382a:	6054      	str	r4, [r2, #4]
 800382c:	e7cb      	b.n	80037c6 <_free_r+0x22>
 800382e:	bd38      	pop	{r3, r4, r5, pc}
 8003830:	200004f8 	.word	0x200004f8

08003834 <sbrk_aligned>:
 8003834:	b570      	push	{r4, r5, r6, lr}
 8003836:	4e0f      	ldr	r6, [pc, #60]	@ (8003874 <sbrk_aligned+0x40>)
 8003838:	460c      	mov	r4, r1
 800383a:	6831      	ldr	r1, [r6, #0]
 800383c:	4605      	mov	r5, r0
 800383e:	b911      	cbnz	r1, 8003846 <sbrk_aligned+0x12>
 8003840:	f000 fba8 	bl	8003f94 <_sbrk_r>
 8003844:	6030      	str	r0, [r6, #0]
 8003846:	4621      	mov	r1, r4
 8003848:	4628      	mov	r0, r5
 800384a:	f000 fba3 	bl	8003f94 <_sbrk_r>
 800384e:	1c43      	adds	r3, r0, #1
 8003850:	d103      	bne.n	800385a <sbrk_aligned+0x26>
 8003852:	f04f 34ff 	mov.w	r4, #4294967295
 8003856:	4620      	mov	r0, r4
 8003858:	bd70      	pop	{r4, r5, r6, pc}
 800385a:	1cc4      	adds	r4, r0, #3
 800385c:	f024 0403 	bic.w	r4, r4, #3
 8003860:	42a0      	cmp	r0, r4
 8003862:	d0f8      	beq.n	8003856 <sbrk_aligned+0x22>
 8003864:	1a21      	subs	r1, r4, r0
 8003866:	4628      	mov	r0, r5
 8003868:	f000 fb94 	bl	8003f94 <_sbrk_r>
 800386c:	3001      	adds	r0, #1
 800386e:	d1f2      	bne.n	8003856 <sbrk_aligned+0x22>
 8003870:	e7ef      	b.n	8003852 <sbrk_aligned+0x1e>
 8003872:	bf00      	nop
 8003874:	200004f4 	.word	0x200004f4

08003878 <_malloc_r>:
 8003878:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800387c:	1ccd      	adds	r5, r1, #3
 800387e:	f025 0503 	bic.w	r5, r5, #3
 8003882:	3508      	adds	r5, #8
 8003884:	2d0c      	cmp	r5, #12
 8003886:	bf38      	it	cc
 8003888:	250c      	movcc	r5, #12
 800388a:	2d00      	cmp	r5, #0
 800388c:	4606      	mov	r6, r0
 800388e:	db01      	blt.n	8003894 <_malloc_r+0x1c>
 8003890:	42a9      	cmp	r1, r5
 8003892:	d904      	bls.n	800389e <_malloc_r+0x26>
 8003894:	230c      	movs	r3, #12
 8003896:	6033      	str	r3, [r6, #0]
 8003898:	2000      	movs	r0, #0
 800389a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800389e:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8003974 <_malloc_r+0xfc>
 80038a2:	f000 f869 	bl	8003978 <__malloc_lock>
 80038a6:	f8d8 3000 	ldr.w	r3, [r8]
 80038aa:	461c      	mov	r4, r3
 80038ac:	bb44      	cbnz	r4, 8003900 <_malloc_r+0x88>
 80038ae:	4629      	mov	r1, r5
 80038b0:	4630      	mov	r0, r6
 80038b2:	f7ff ffbf 	bl	8003834 <sbrk_aligned>
 80038b6:	1c43      	adds	r3, r0, #1
 80038b8:	4604      	mov	r4, r0
 80038ba:	d158      	bne.n	800396e <_malloc_r+0xf6>
 80038bc:	f8d8 4000 	ldr.w	r4, [r8]
 80038c0:	4627      	mov	r7, r4
 80038c2:	2f00      	cmp	r7, #0
 80038c4:	d143      	bne.n	800394e <_malloc_r+0xd6>
 80038c6:	2c00      	cmp	r4, #0
 80038c8:	d04b      	beq.n	8003962 <_malloc_r+0xea>
 80038ca:	6823      	ldr	r3, [r4, #0]
 80038cc:	4639      	mov	r1, r7
 80038ce:	4630      	mov	r0, r6
 80038d0:	eb04 0903 	add.w	r9, r4, r3
 80038d4:	f000 fb5e 	bl	8003f94 <_sbrk_r>
 80038d8:	4581      	cmp	r9, r0
 80038da:	d142      	bne.n	8003962 <_malloc_r+0xea>
 80038dc:	6821      	ldr	r1, [r4, #0]
 80038de:	4630      	mov	r0, r6
 80038e0:	1a6d      	subs	r5, r5, r1
 80038e2:	4629      	mov	r1, r5
 80038e4:	f7ff ffa6 	bl	8003834 <sbrk_aligned>
 80038e8:	3001      	adds	r0, #1
 80038ea:	d03a      	beq.n	8003962 <_malloc_r+0xea>
 80038ec:	6823      	ldr	r3, [r4, #0]
 80038ee:	442b      	add	r3, r5
 80038f0:	6023      	str	r3, [r4, #0]
 80038f2:	f8d8 3000 	ldr.w	r3, [r8]
 80038f6:	685a      	ldr	r2, [r3, #4]
 80038f8:	bb62      	cbnz	r2, 8003954 <_malloc_r+0xdc>
 80038fa:	f8c8 7000 	str.w	r7, [r8]
 80038fe:	e00f      	b.n	8003920 <_malloc_r+0xa8>
 8003900:	6822      	ldr	r2, [r4, #0]
 8003902:	1b52      	subs	r2, r2, r5
 8003904:	d420      	bmi.n	8003948 <_malloc_r+0xd0>
 8003906:	2a0b      	cmp	r2, #11
 8003908:	d917      	bls.n	800393a <_malloc_r+0xc2>
 800390a:	1961      	adds	r1, r4, r5
 800390c:	42a3      	cmp	r3, r4
 800390e:	6025      	str	r5, [r4, #0]
 8003910:	bf18      	it	ne
 8003912:	6059      	strne	r1, [r3, #4]
 8003914:	6863      	ldr	r3, [r4, #4]
 8003916:	bf08      	it	eq
 8003918:	f8c8 1000 	streq.w	r1, [r8]
 800391c:	5162      	str	r2, [r4, r5]
 800391e:	604b      	str	r3, [r1, #4]
 8003920:	4630      	mov	r0, r6
 8003922:	f000 f82f 	bl	8003984 <__malloc_unlock>
 8003926:	f104 000b 	add.w	r0, r4, #11
 800392a:	1d23      	adds	r3, r4, #4
 800392c:	f020 0007 	bic.w	r0, r0, #7
 8003930:	1ac2      	subs	r2, r0, r3
 8003932:	bf1c      	itt	ne
 8003934:	1a1b      	subne	r3, r3, r0
 8003936:	50a3      	strne	r3, [r4, r2]
 8003938:	e7af      	b.n	800389a <_malloc_r+0x22>
 800393a:	6862      	ldr	r2, [r4, #4]
 800393c:	42a3      	cmp	r3, r4
 800393e:	bf0c      	ite	eq
 8003940:	f8c8 2000 	streq.w	r2, [r8]
 8003944:	605a      	strne	r2, [r3, #4]
 8003946:	e7eb      	b.n	8003920 <_malloc_r+0xa8>
 8003948:	4623      	mov	r3, r4
 800394a:	6864      	ldr	r4, [r4, #4]
 800394c:	e7ae      	b.n	80038ac <_malloc_r+0x34>
 800394e:	463c      	mov	r4, r7
 8003950:	687f      	ldr	r7, [r7, #4]
 8003952:	e7b6      	b.n	80038c2 <_malloc_r+0x4a>
 8003954:	461a      	mov	r2, r3
 8003956:	685b      	ldr	r3, [r3, #4]
 8003958:	42a3      	cmp	r3, r4
 800395a:	d1fb      	bne.n	8003954 <_malloc_r+0xdc>
 800395c:	2300      	movs	r3, #0
 800395e:	6053      	str	r3, [r2, #4]
 8003960:	e7de      	b.n	8003920 <_malloc_r+0xa8>
 8003962:	230c      	movs	r3, #12
 8003964:	4630      	mov	r0, r6
 8003966:	6033      	str	r3, [r6, #0]
 8003968:	f000 f80c 	bl	8003984 <__malloc_unlock>
 800396c:	e794      	b.n	8003898 <_malloc_r+0x20>
 800396e:	6005      	str	r5, [r0, #0]
 8003970:	e7d6      	b.n	8003920 <_malloc_r+0xa8>
 8003972:	bf00      	nop
 8003974:	200004f8 	.word	0x200004f8

08003978 <__malloc_lock>:
 8003978:	4801      	ldr	r0, [pc, #4]	@ (8003980 <__malloc_lock+0x8>)
 800397a:	f7ff bf11 	b.w	80037a0 <__retarget_lock_acquire_recursive>
 800397e:	bf00      	nop
 8003980:	200004f0 	.word	0x200004f0

08003984 <__malloc_unlock>:
 8003984:	4801      	ldr	r0, [pc, #4]	@ (800398c <__malloc_unlock+0x8>)
 8003986:	f7ff bf0c 	b.w	80037a2 <__retarget_lock_release_recursive>
 800398a:	bf00      	nop
 800398c:	200004f0 	.word	0x200004f0

08003990 <__ssputs_r>:
 8003990:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8003994:	461f      	mov	r7, r3
 8003996:	688e      	ldr	r6, [r1, #8]
 8003998:	4682      	mov	sl, r0
 800399a:	42be      	cmp	r6, r7
 800399c:	460c      	mov	r4, r1
 800399e:	4690      	mov	r8, r2
 80039a0:	680b      	ldr	r3, [r1, #0]
 80039a2:	d82d      	bhi.n	8003a00 <__ssputs_r+0x70>
 80039a4:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 80039a8:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 80039ac:	d026      	beq.n	80039fc <__ssputs_r+0x6c>
 80039ae:	6965      	ldr	r5, [r4, #20]
 80039b0:	6909      	ldr	r1, [r1, #16]
 80039b2:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 80039b6:	eba3 0901 	sub.w	r9, r3, r1
 80039ba:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 80039be:	1c7b      	adds	r3, r7, #1
 80039c0:	444b      	add	r3, r9
 80039c2:	106d      	asrs	r5, r5, #1
 80039c4:	429d      	cmp	r5, r3
 80039c6:	bf38      	it	cc
 80039c8:	461d      	movcc	r5, r3
 80039ca:	0553      	lsls	r3, r2, #21
 80039cc:	d527      	bpl.n	8003a1e <__ssputs_r+0x8e>
 80039ce:	4629      	mov	r1, r5
 80039d0:	f7ff ff52 	bl	8003878 <_malloc_r>
 80039d4:	4606      	mov	r6, r0
 80039d6:	b360      	cbz	r0, 8003a32 <__ssputs_r+0xa2>
 80039d8:	464a      	mov	r2, r9
 80039da:	6921      	ldr	r1, [r4, #16]
 80039dc:	f000 faf8 	bl	8003fd0 <memcpy>
 80039e0:	89a3      	ldrh	r3, [r4, #12]
 80039e2:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 80039e6:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80039ea:	81a3      	strh	r3, [r4, #12]
 80039ec:	6126      	str	r6, [r4, #16]
 80039ee:	444e      	add	r6, r9
 80039f0:	6026      	str	r6, [r4, #0]
 80039f2:	463e      	mov	r6, r7
 80039f4:	6165      	str	r5, [r4, #20]
 80039f6:	eba5 0509 	sub.w	r5, r5, r9
 80039fa:	60a5      	str	r5, [r4, #8]
 80039fc:	42be      	cmp	r6, r7
 80039fe:	d900      	bls.n	8003a02 <__ssputs_r+0x72>
 8003a00:	463e      	mov	r6, r7
 8003a02:	4632      	mov	r2, r6
 8003a04:	4641      	mov	r1, r8
 8003a06:	6820      	ldr	r0, [r4, #0]
 8003a08:	f000 faaa 	bl	8003f60 <memmove>
 8003a0c:	2000      	movs	r0, #0
 8003a0e:	68a3      	ldr	r3, [r4, #8]
 8003a10:	1b9b      	subs	r3, r3, r6
 8003a12:	60a3      	str	r3, [r4, #8]
 8003a14:	6823      	ldr	r3, [r4, #0]
 8003a16:	4433      	add	r3, r6
 8003a18:	6023      	str	r3, [r4, #0]
 8003a1a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003a1e:	462a      	mov	r2, r5
 8003a20:	f000 fae4 	bl	8003fec <_realloc_r>
 8003a24:	4606      	mov	r6, r0
 8003a26:	2800      	cmp	r0, #0
 8003a28:	d1e0      	bne.n	80039ec <__ssputs_r+0x5c>
 8003a2a:	4650      	mov	r0, sl
 8003a2c:	6921      	ldr	r1, [r4, #16]
 8003a2e:	f7ff feb9 	bl	80037a4 <_free_r>
 8003a32:	230c      	movs	r3, #12
 8003a34:	f8ca 3000 	str.w	r3, [sl]
 8003a38:	89a3      	ldrh	r3, [r4, #12]
 8003a3a:	f04f 30ff 	mov.w	r0, #4294967295
 8003a3e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8003a42:	81a3      	strh	r3, [r4, #12]
 8003a44:	e7e9      	b.n	8003a1a <__ssputs_r+0x8a>
	...

08003a48 <_svfiprintf_r>:
 8003a48:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003a4c:	4698      	mov	r8, r3
 8003a4e:	898b      	ldrh	r3, [r1, #12]
 8003a50:	4607      	mov	r7, r0
 8003a52:	061b      	lsls	r3, r3, #24
 8003a54:	460d      	mov	r5, r1
 8003a56:	4614      	mov	r4, r2
 8003a58:	b09d      	sub	sp, #116	@ 0x74
 8003a5a:	d510      	bpl.n	8003a7e <_svfiprintf_r+0x36>
 8003a5c:	690b      	ldr	r3, [r1, #16]
 8003a5e:	b973      	cbnz	r3, 8003a7e <_svfiprintf_r+0x36>
 8003a60:	2140      	movs	r1, #64	@ 0x40
 8003a62:	f7ff ff09 	bl	8003878 <_malloc_r>
 8003a66:	6028      	str	r0, [r5, #0]
 8003a68:	6128      	str	r0, [r5, #16]
 8003a6a:	b930      	cbnz	r0, 8003a7a <_svfiprintf_r+0x32>
 8003a6c:	230c      	movs	r3, #12
 8003a6e:	603b      	str	r3, [r7, #0]
 8003a70:	f04f 30ff 	mov.w	r0, #4294967295
 8003a74:	b01d      	add	sp, #116	@ 0x74
 8003a76:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8003a7a:	2340      	movs	r3, #64	@ 0x40
 8003a7c:	616b      	str	r3, [r5, #20]
 8003a7e:	2300      	movs	r3, #0
 8003a80:	9309      	str	r3, [sp, #36]	@ 0x24
 8003a82:	2320      	movs	r3, #32
 8003a84:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8003a88:	2330      	movs	r3, #48	@ 0x30
 8003a8a:	f04f 0901 	mov.w	r9, #1
 8003a8e:	f8cd 800c 	str.w	r8, [sp, #12]
 8003a92:	f8df 8198 	ldr.w	r8, [pc, #408]	@ 8003c2c <_svfiprintf_r+0x1e4>
 8003a96:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8003a9a:	4623      	mov	r3, r4
 8003a9c:	469a      	mov	sl, r3
 8003a9e:	f813 2b01 	ldrb.w	r2, [r3], #1
 8003aa2:	b10a      	cbz	r2, 8003aa8 <_svfiprintf_r+0x60>
 8003aa4:	2a25      	cmp	r2, #37	@ 0x25
 8003aa6:	d1f9      	bne.n	8003a9c <_svfiprintf_r+0x54>
 8003aa8:	ebba 0b04 	subs.w	fp, sl, r4
 8003aac:	d00b      	beq.n	8003ac6 <_svfiprintf_r+0x7e>
 8003aae:	465b      	mov	r3, fp
 8003ab0:	4622      	mov	r2, r4
 8003ab2:	4629      	mov	r1, r5
 8003ab4:	4638      	mov	r0, r7
 8003ab6:	f7ff ff6b 	bl	8003990 <__ssputs_r>
 8003aba:	3001      	adds	r0, #1
 8003abc:	f000 80a7 	beq.w	8003c0e <_svfiprintf_r+0x1c6>
 8003ac0:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8003ac2:	445a      	add	r2, fp
 8003ac4:	9209      	str	r2, [sp, #36]	@ 0x24
 8003ac6:	f89a 3000 	ldrb.w	r3, [sl]
 8003aca:	2b00      	cmp	r3, #0
 8003acc:	f000 809f 	beq.w	8003c0e <_svfiprintf_r+0x1c6>
 8003ad0:	2300      	movs	r3, #0
 8003ad2:	f04f 32ff 	mov.w	r2, #4294967295
 8003ad6:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8003ada:	f10a 0a01 	add.w	sl, sl, #1
 8003ade:	9304      	str	r3, [sp, #16]
 8003ae0:	9307      	str	r3, [sp, #28]
 8003ae2:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8003ae6:	931a      	str	r3, [sp, #104]	@ 0x68
 8003ae8:	4654      	mov	r4, sl
 8003aea:	2205      	movs	r2, #5
 8003aec:	f814 1b01 	ldrb.w	r1, [r4], #1
 8003af0:	484e      	ldr	r0, [pc, #312]	@ (8003c2c <_svfiprintf_r+0x1e4>)
 8003af2:	f000 fa5f 	bl	8003fb4 <memchr>
 8003af6:	9a04      	ldr	r2, [sp, #16]
 8003af8:	b9d8      	cbnz	r0, 8003b32 <_svfiprintf_r+0xea>
 8003afa:	06d0      	lsls	r0, r2, #27
 8003afc:	bf44      	itt	mi
 8003afe:	2320      	movmi	r3, #32
 8003b00:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8003b04:	0711      	lsls	r1, r2, #28
 8003b06:	bf44      	itt	mi
 8003b08:	232b      	movmi	r3, #43	@ 0x2b
 8003b0a:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8003b0e:	f89a 3000 	ldrb.w	r3, [sl]
 8003b12:	2b2a      	cmp	r3, #42	@ 0x2a
 8003b14:	d015      	beq.n	8003b42 <_svfiprintf_r+0xfa>
 8003b16:	4654      	mov	r4, sl
 8003b18:	2000      	movs	r0, #0
 8003b1a:	f04f 0c0a 	mov.w	ip, #10
 8003b1e:	9a07      	ldr	r2, [sp, #28]
 8003b20:	4621      	mov	r1, r4
 8003b22:	f811 3b01 	ldrb.w	r3, [r1], #1
 8003b26:	3b30      	subs	r3, #48	@ 0x30
 8003b28:	2b09      	cmp	r3, #9
 8003b2a:	d94b      	bls.n	8003bc4 <_svfiprintf_r+0x17c>
 8003b2c:	b1b0      	cbz	r0, 8003b5c <_svfiprintf_r+0x114>
 8003b2e:	9207      	str	r2, [sp, #28]
 8003b30:	e014      	b.n	8003b5c <_svfiprintf_r+0x114>
 8003b32:	eba0 0308 	sub.w	r3, r0, r8
 8003b36:	fa09 f303 	lsl.w	r3, r9, r3
 8003b3a:	4313      	orrs	r3, r2
 8003b3c:	46a2      	mov	sl, r4
 8003b3e:	9304      	str	r3, [sp, #16]
 8003b40:	e7d2      	b.n	8003ae8 <_svfiprintf_r+0xa0>
 8003b42:	9b03      	ldr	r3, [sp, #12]
 8003b44:	1d19      	adds	r1, r3, #4
 8003b46:	681b      	ldr	r3, [r3, #0]
 8003b48:	9103      	str	r1, [sp, #12]
 8003b4a:	2b00      	cmp	r3, #0
 8003b4c:	bfbb      	ittet	lt
 8003b4e:	425b      	neglt	r3, r3
 8003b50:	f042 0202 	orrlt.w	r2, r2, #2
 8003b54:	9307      	strge	r3, [sp, #28]
 8003b56:	9307      	strlt	r3, [sp, #28]
 8003b58:	bfb8      	it	lt
 8003b5a:	9204      	strlt	r2, [sp, #16]
 8003b5c:	7823      	ldrb	r3, [r4, #0]
 8003b5e:	2b2e      	cmp	r3, #46	@ 0x2e
 8003b60:	d10a      	bne.n	8003b78 <_svfiprintf_r+0x130>
 8003b62:	7863      	ldrb	r3, [r4, #1]
 8003b64:	2b2a      	cmp	r3, #42	@ 0x2a
 8003b66:	d132      	bne.n	8003bce <_svfiprintf_r+0x186>
 8003b68:	9b03      	ldr	r3, [sp, #12]
 8003b6a:	3402      	adds	r4, #2
 8003b6c:	1d1a      	adds	r2, r3, #4
 8003b6e:	681b      	ldr	r3, [r3, #0]
 8003b70:	9203      	str	r2, [sp, #12]
 8003b72:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8003b76:	9305      	str	r3, [sp, #20]
 8003b78:	f8df a0b4 	ldr.w	sl, [pc, #180]	@ 8003c30 <_svfiprintf_r+0x1e8>
 8003b7c:	2203      	movs	r2, #3
 8003b7e:	4650      	mov	r0, sl
 8003b80:	7821      	ldrb	r1, [r4, #0]
 8003b82:	f000 fa17 	bl	8003fb4 <memchr>
 8003b86:	b138      	cbz	r0, 8003b98 <_svfiprintf_r+0x150>
 8003b88:	2240      	movs	r2, #64	@ 0x40
 8003b8a:	9b04      	ldr	r3, [sp, #16]
 8003b8c:	eba0 000a 	sub.w	r0, r0, sl
 8003b90:	4082      	lsls	r2, r0
 8003b92:	4313      	orrs	r3, r2
 8003b94:	3401      	adds	r4, #1
 8003b96:	9304      	str	r3, [sp, #16]
 8003b98:	f814 1b01 	ldrb.w	r1, [r4], #1
 8003b9c:	2206      	movs	r2, #6
 8003b9e:	4825      	ldr	r0, [pc, #148]	@ (8003c34 <_svfiprintf_r+0x1ec>)
 8003ba0:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8003ba4:	f000 fa06 	bl	8003fb4 <memchr>
 8003ba8:	2800      	cmp	r0, #0
 8003baa:	d036      	beq.n	8003c1a <_svfiprintf_r+0x1d2>
 8003bac:	4b22      	ldr	r3, [pc, #136]	@ (8003c38 <_svfiprintf_r+0x1f0>)
 8003bae:	bb1b      	cbnz	r3, 8003bf8 <_svfiprintf_r+0x1b0>
 8003bb0:	9b03      	ldr	r3, [sp, #12]
 8003bb2:	3307      	adds	r3, #7
 8003bb4:	f023 0307 	bic.w	r3, r3, #7
 8003bb8:	3308      	adds	r3, #8
 8003bba:	9303      	str	r3, [sp, #12]
 8003bbc:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8003bbe:	4433      	add	r3, r6
 8003bc0:	9309      	str	r3, [sp, #36]	@ 0x24
 8003bc2:	e76a      	b.n	8003a9a <_svfiprintf_r+0x52>
 8003bc4:	460c      	mov	r4, r1
 8003bc6:	2001      	movs	r0, #1
 8003bc8:	fb0c 3202 	mla	r2, ip, r2, r3
 8003bcc:	e7a8      	b.n	8003b20 <_svfiprintf_r+0xd8>
 8003bce:	2300      	movs	r3, #0
 8003bd0:	f04f 0c0a 	mov.w	ip, #10
 8003bd4:	4619      	mov	r1, r3
 8003bd6:	3401      	adds	r4, #1
 8003bd8:	9305      	str	r3, [sp, #20]
 8003bda:	4620      	mov	r0, r4
 8003bdc:	f810 2b01 	ldrb.w	r2, [r0], #1
 8003be0:	3a30      	subs	r2, #48	@ 0x30
 8003be2:	2a09      	cmp	r2, #9
 8003be4:	d903      	bls.n	8003bee <_svfiprintf_r+0x1a6>
 8003be6:	2b00      	cmp	r3, #0
 8003be8:	d0c6      	beq.n	8003b78 <_svfiprintf_r+0x130>
 8003bea:	9105      	str	r1, [sp, #20]
 8003bec:	e7c4      	b.n	8003b78 <_svfiprintf_r+0x130>
 8003bee:	4604      	mov	r4, r0
 8003bf0:	2301      	movs	r3, #1
 8003bf2:	fb0c 2101 	mla	r1, ip, r1, r2
 8003bf6:	e7f0      	b.n	8003bda <_svfiprintf_r+0x192>
 8003bf8:	ab03      	add	r3, sp, #12
 8003bfa:	9300      	str	r3, [sp, #0]
 8003bfc:	462a      	mov	r2, r5
 8003bfe:	4638      	mov	r0, r7
 8003c00:	4b0e      	ldr	r3, [pc, #56]	@ (8003c3c <_svfiprintf_r+0x1f4>)
 8003c02:	a904      	add	r1, sp, #16
 8003c04:	f3af 8000 	nop.w
 8003c08:	1c42      	adds	r2, r0, #1
 8003c0a:	4606      	mov	r6, r0
 8003c0c:	d1d6      	bne.n	8003bbc <_svfiprintf_r+0x174>
 8003c0e:	89ab      	ldrh	r3, [r5, #12]
 8003c10:	065b      	lsls	r3, r3, #25
 8003c12:	f53f af2d 	bmi.w	8003a70 <_svfiprintf_r+0x28>
 8003c16:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8003c18:	e72c      	b.n	8003a74 <_svfiprintf_r+0x2c>
 8003c1a:	ab03      	add	r3, sp, #12
 8003c1c:	9300      	str	r3, [sp, #0]
 8003c1e:	462a      	mov	r2, r5
 8003c20:	4638      	mov	r0, r7
 8003c22:	4b06      	ldr	r3, [pc, #24]	@ (8003c3c <_svfiprintf_r+0x1f4>)
 8003c24:	a904      	add	r1, sp, #16
 8003c26:	f000 f87d 	bl	8003d24 <_printf_i>
 8003c2a:	e7ed      	b.n	8003c08 <_svfiprintf_r+0x1c0>
 8003c2c:	080044b8 	.word	0x080044b8
 8003c30:	080044be 	.word	0x080044be
 8003c34:	080044c2 	.word	0x080044c2
 8003c38:	00000000 	.word	0x00000000
 8003c3c:	08003991 	.word	0x08003991

08003c40 <_printf_common>:
 8003c40:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8003c44:	4616      	mov	r6, r2
 8003c46:	4698      	mov	r8, r3
 8003c48:	688a      	ldr	r2, [r1, #8]
 8003c4a:	690b      	ldr	r3, [r1, #16]
 8003c4c:	4607      	mov	r7, r0
 8003c4e:	4293      	cmp	r3, r2
 8003c50:	bfb8      	it	lt
 8003c52:	4613      	movlt	r3, r2
 8003c54:	6033      	str	r3, [r6, #0]
 8003c56:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8003c5a:	460c      	mov	r4, r1
 8003c5c:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8003c60:	b10a      	cbz	r2, 8003c66 <_printf_common+0x26>
 8003c62:	3301      	adds	r3, #1
 8003c64:	6033      	str	r3, [r6, #0]
 8003c66:	6823      	ldr	r3, [r4, #0]
 8003c68:	0699      	lsls	r1, r3, #26
 8003c6a:	bf42      	ittt	mi
 8003c6c:	6833      	ldrmi	r3, [r6, #0]
 8003c6e:	3302      	addmi	r3, #2
 8003c70:	6033      	strmi	r3, [r6, #0]
 8003c72:	6825      	ldr	r5, [r4, #0]
 8003c74:	f015 0506 	ands.w	r5, r5, #6
 8003c78:	d106      	bne.n	8003c88 <_printf_common+0x48>
 8003c7a:	f104 0a19 	add.w	sl, r4, #25
 8003c7e:	68e3      	ldr	r3, [r4, #12]
 8003c80:	6832      	ldr	r2, [r6, #0]
 8003c82:	1a9b      	subs	r3, r3, r2
 8003c84:	42ab      	cmp	r3, r5
 8003c86:	dc2b      	bgt.n	8003ce0 <_printf_common+0xa0>
 8003c88:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8003c8c:	6822      	ldr	r2, [r4, #0]
 8003c8e:	3b00      	subs	r3, #0
 8003c90:	bf18      	it	ne
 8003c92:	2301      	movne	r3, #1
 8003c94:	0692      	lsls	r2, r2, #26
 8003c96:	d430      	bmi.n	8003cfa <_printf_common+0xba>
 8003c98:	4641      	mov	r1, r8
 8003c9a:	4638      	mov	r0, r7
 8003c9c:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8003ca0:	47c8      	blx	r9
 8003ca2:	3001      	adds	r0, #1
 8003ca4:	d023      	beq.n	8003cee <_printf_common+0xae>
 8003ca6:	6823      	ldr	r3, [r4, #0]
 8003ca8:	6922      	ldr	r2, [r4, #16]
 8003caa:	f003 0306 	and.w	r3, r3, #6
 8003cae:	2b04      	cmp	r3, #4
 8003cb0:	bf14      	ite	ne
 8003cb2:	2500      	movne	r5, #0
 8003cb4:	6833      	ldreq	r3, [r6, #0]
 8003cb6:	f04f 0600 	mov.w	r6, #0
 8003cba:	bf08      	it	eq
 8003cbc:	68e5      	ldreq	r5, [r4, #12]
 8003cbe:	f104 041a 	add.w	r4, r4, #26
 8003cc2:	bf08      	it	eq
 8003cc4:	1aed      	subeq	r5, r5, r3
 8003cc6:	f854 3c12 	ldr.w	r3, [r4, #-18]
 8003cca:	bf08      	it	eq
 8003ccc:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8003cd0:	4293      	cmp	r3, r2
 8003cd2:	bfc4      	itt	gt
 8003cd4:	1a9b      	subgt	r3, r3, r2
 8003cd6:	18ed      	addgt	r5, r5, r3
 8003cd8:	42b5      	cmp	r5, r6
 8003cda:	d11a      	bne.n	8003d12 <_printf_common+0xd2>
 8003cdc:	2000      	movs	r0, #0
 8003cde:	e008      	b.n	8003cf2 <_printf_common+0xb2>
 8003ce0:	2301      	movs	r3, #1
 8003ce2:	4652      	mov	r2, sl
 8003ce4:	4641      	mov	r1, r8
 8003ce6:	4638      	mov	r0, r7
 8003ce8:	47c8      	blx	r9
 8003cea:	3001      	adds	r0, #1
 8003cec:	d103      	bne.n	8003cf6 <_printf_common+0xb6>
 8003cee:	f04f 30ff 	mov.w	r0, #4294967295
 8003cf2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003cf6:	3501      	adds	r5, #1
 8003cf8:	e7c1      	b.n	8003c7e <_printf_common+0x3e>
 8003cfa:	2030      	movs	r0, #48	@ 0x30
 8003cfc:	18e1      	adds	r1, r4, r3
 8003cfe:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8003d02:	1c5a      	adds	r2, r3, #1
 8003d04:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8003d08:	4422      	add	r2, r4
 8003d0a:	3302      	adds	r3, #2
 8003d0c:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8003d10:	e7c2      	b.n	8003c98 <_printf_common+0x58>
 8003d12:	2301      	movs	r3, #1
 8003d14:	4622      	mov	r2, r4
 8003d16:	4641      	mov	r1, r8
 8003d18:	4638      	mov	r0, r7
 8003d1a:	47c8      	blx	r9
 8003d1c:	3001      	adds	r0, #1
 8003d1e:	d0e6      	beq.n	8003cee <_printf_common+0xae>
 8003d20:	3601      	adds	r6, #1
 8003d22:	e7d9      	b.n	8003cd8 <_printf_common+0x98>

08003d24 <_printf_i>:
 8003d24:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8003d28:	7e0f      	ldrb	r7, [r1, #24]
 8003d2a:	4691      	mov	r9, r2
 8003d2c:	2f78      	cmp	r7, #120	@ 0x78
 8003d2e:	4680      	mov	r8, r0
 8003d30:	460c      	mov	r4, r1
 8003d32:	469a      	mov	sl, r3
 8003d34:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8003d36:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8003d3a:	d807      	bhi.n	8003d4c <_printf_i+0x28>
 8003d3c:	2f62      	cmp	r7, #98	@ 0x62
 8003d3e:	d80a      	bhi.n	8003d56 <_printf_i+0x32>
 8003d40:	2f00      	cmp	r7, #0
 8003d42:	f000 80d1 	beq.w	8003ee8 <_printf_i+0x1c4>
 8003d46:	2f58      	cmp	r7, #88	@ 0x58
 8003d48:	f000 80b8 	beq.w	8003ebc <_printf_i+0x198>
 8003d4c:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8003d50:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8003d54:	e03a      	b.n	8003dcc <_printf_i+0xa8>
 8003d56:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8003d5a:	2b15      	cmp	r3, #21
 8003d5c:	d8f6      	bhi.n	8003d4c <_printf_i+0x28>
 8003d5e:	a101      	add	r1, pc, #4	@ (adr r1, 8003d64 <_printf_i+0x40>)
 8003d60:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8003d64:	08003dbd 	.word	0x08003dbd
 8003d68:	08003dd1 	.word	0x08003dd1
 8003d6c:	08003d4d 	.word	0x08003d4d
 8003d70:	08003d4d 	.word	0x08003d4d
 8003d74:	08003d4d 	.word	0x08003d4d
 8003d78:	08003d4d 	.word	0x08003d4d
 8003d7c:	08003dd1 	.word	0x08003dd1
 8003d80:	08003d4d 	.word	0x08003d4d
 8003d84:	08003d4d 	.word	0x08003d4d
 8003d88:	08003d4d 	.word	0x08003d4d
 8003d8c:	08003d4d 	.word	0x08003d4d
 8003d90:	08003ecf 	.word	0x08003ecf
 8003d94:	08003dfb 	.word	0x08003dfb
 8003d98:	08003e89 	.word	0x08003e89
 8003d9c:	08003d4d 	.word	0x08003d4d
 8003da0:	08003d4d 	.word	0x08003d4d
 8003da4:	08003ef1 	.word	0x08003ef1
 8003da8:	08003d4d 	.word	0x08003d4d
 8003dac:	08003dfb 	.word	0x08003dfb
 8003db0:	08003d4d 	.word	0x08003d4d
 8003db4:	08003d4d 	.word	0x08003d4d
 8003db8:	08003e91 	.word	0x08003e91
 8003dbc:	6833      	ldr	r3, [r6, #0]
 8003dbe:	1d1a      	adds	r2, r3, #4
 8003dc0:	681b      	ldr	r3, [r3, #0]
 8003dc2:	6032      	str	r2, [r6, #0]
 8003dc4:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8003dc8:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8003dcc:	2301      	movs	r3, #1
 8003dce:	e09c      	b.n	8003f0a <_printf_i+0x1e6>
 8003dd0:	6833      	ldr	r3, [r6, #0]
 8003dd2:	6820      	ldr	r0, [r4, #0]
 8003dd4:	1d19      	adds	r1, r3, #4
 8003dd6:	6031      	str	r1, [r6, #0]
 8003dd8:	0606      	lsls	r6, r0, #24
 8003dda:	d501      	bpl.n	8003de0 <_printf_i+0xbc>
 8003ddc:	681d      	ldr	r5, [r3, #0]
 8003dde:	e003      	b.n	8003de8 <_printf_i+0xc4>
 8003de0:	0645      	lsls	r5, r0, #25
 8003de2:	d5fb      	bpl.n	8003ddc <_printf_i+0xb8>
 8003de4:	f9b3 5000 	ldrsh.w	r5, [r3]
 8003de8:	2d00      	cmp	r5, #0
 8003dea:	da03      	bge.n	8003df4 <_printf_i+0xd0>
 8003dec:	232d      	movs	r3, #45	@ 0x2d
 8003dee:	426d      	negs	r5, r5
 8003df0:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8003df4:	230a      	movs	r3, #10
 8003df6:	4858      	ldr	r0, [pc, #352]	@ (8003f58 <_printf_i+0x234>)
 8003df8:	e011      	b.n	8003e1e <_printf_i+0xfa>
 8003dfa:	6821      	ldr	r1, [r4, #0]
 8003dfc:	6833      	ldr	r3, [r6, #0]
 8003dfe:	0608      	lsls	r0, r1, #24
 8003e00:	f853 5b04 	ldr.w	r5, [r3], #4
 8003e04:	d402      	bmi.n	8003e0c <_printf_i+0xe8>
 8003e06:	0649      	lsls	r1, r1, #25
 8003e08:	bf48      	it	mi
 8003e0a:	b2ad      	uxthmi	r5, r5
 8003e0c:	2f6f      	cmp	r7, #111	@ 0x6f
 8003e0e:	6033      	str	r3, [r6, #0]
 8003e10:	bf14      	ite	ne
 8003e12:	230a      	movne	r3, #10
 8003e14:	2308      	moveq	r3, #8
 8003e16:	4850      	ldr	r0, [pc, #320]	@ (8003f58 <_printf_i+0x234>)
 8003e18:	2100      	movs	r1, #0
 8003e1a:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8003e1e:	6866      	ldr	r6, [r4, #4]
 8003e20:	2e00      	cmp	r6, #0
 8003e22:	60a6      	str	r6, [r4, #8]
 8003e24:	db05      	blt.n	8003e32 <_printf_i+0x10e>
 8003e26:	6821      	ldr	r1, [r4, #0]
 8003e28:	432e      	orrs	r6, r5
 8003e2a:	f021 0104 	bic.w	r1, r1, #4
 8003e2e:	6021      	str	r1, [r4, #0]
 8003e30:	d04b      	beq.n	8003eca <_printf_i+0x1a6>
 8003e32:	4616      	mov	r6, r2
 8003e34:	fbb5 f1f3 	udiv	r1, r5, r3
 8003e38:	fb03 5711 	mls	r7, r3, r1, r5
 8003e3c:	5dc7      	ldrb	r7, [r0, r7]
 8003e3e:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8003e42:	462f      	mov	r7, r5
 8003e44:	42bb      	cmp	r3, r7
 8003e46:	460d      	mov	r5, r1
 8003e48:	d9f4      	bls.n	8003e34 <_printf_i+0x110>
 8003e4a:	2b08      	cmp	r3, #8
 8003e4c:	d10b      	bne.n	8003e66 <_printf_i+0x142>
 8003e4e:	6823      	ldr	r3, [r4, #0]
 8003e50:	07df      	lsls	r7, r3, #31
 8003e52:	d508      	bpl.n	8003e66 <_printf_i+0x142>
 8003e54:	6923      	ldr	r3, [r4, #16]
 8003e56:	6861      	ldr	r1, [r4, #4]
 8003e58:	4299      	cmp	r1, r3
 8003e5a:	bfde      	ittt	le
 8003e5c:	2330      	movle	r3, #48	@ 0x30
 8003e5e:	f806 3c01 	strble.w	r3, [r6, #-1]
 8003e62:	f106 36ff 	addle.w	r6, r6, #4294967295
 8003e66:	1b92      	subs	r2, r2, r6
 8003e68:	6122      	str	r2, [r4, #16]
 8003e6a:	464b      	mov	r3, r9
 8003e6c:	4621      	mov	r1, r4
 8003e6e:	4640      	mov	r0, r8
 8003e70:	f8cd a000 	str.w	sl, [sp]
 8003e74:	aa03      	add	r2, sp, #12
 8003e76:	f7ff fee3 	bl	8003c40 <_printf_common>
 8003e7a:	3001      	adds	r0, #1
 8003e7c:	d14a      	bne.n	8003f14 <_printf_i+0x1f0>
 8003e7e:	f04f 30ff 	mov.w	r0, #4294967295
 8003e82:	b004      	add	sp, #16
 8003e84:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003e88:	6823      	ldr	r3, [r4, #0]
 8003e8a:	f043 0320 	orr.w	r3, r3, #32
 8003e8e:	6023      	str	r3, [r4, #0]
 8003e90:	2778      	movs	r7, #120	@ 0x78
 8003e92:	4832      	ldr	r0, [pc, #200]	@ (8003f5c <_printf_i+0x238>)
 8003e94:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8003e98:	6823      	ldr	r3, [r4, #0]
 8003e9a:	6831      	ldr	r1, [r6, #0]
 8003e9c:	061f      	lsls	r7, r3, #24
 8003e9e:	f851 5b04 	ldr.w	r5, [r1], #4
 8003ea2:	d402      	bmi.n	8003eaa <_printf_i+0x186>
 8003ea4:	065f      	lsls	r7, r3, #25
 8003ea6:	bf48      	it	mi
 8003ea8:	b2ad      	uxthmi	r5, r5
 8003eaa:	6031      	str	r1, [r6, #0]
 8003eac:	07d9      	lsls	r1, r3, #31
 8003eae:	bf44      	itt	mi
 8003eb0:	f043 0320 	orrmi.w	r3, r3, #32
 8003eb4:	6023      	strmi	r3, [r4, #0]
 8003eb6:	b11d      	cbz	r5, 8003ec0 <_printf_i+0x19c>
 8003eb8:	2310      	movs	r3, #16
 8003eba:	e7ad      	b.n	8003e18 <_printf_i+0xf4>
 8003ebc:	4826      	ldr	r0, [pc, #152]	@ (8003f58 <_printf_i+0x234>)
 8003ebe:	e7e9      	b.n	8003e94 <_printf_i+0x170>
 8003ec0:	6823      	ldr	r3, [r4, #0]
 8003ec2:	f023 0320 	bic.w	r3, r3, #32
 8003ec6:	6023      	str	r3, [r4, #0]
 8003ec8:	e7f6      	b.n	8003eb8 <_printf_i+0x194>
 8003eca:	4616      	mov	r6, r2
 8003ecc:	e7bd      	b.n	8003e4a <_printf_i+0x126>
 8003ece:	6833      	ldr	r3, [r6, #0]
 8003ed0:	6825      	ldr	r5, [r4, #0]
 8003ed2:	1d18      	adds	r0, r3, #4
 8003ed4:	6961      	ldr	r1, [r4, #20]
 8003ed6:	6030      	str	r0, [r6, #0]
 8003ed8:	062e      	lsls	r6, r5, #24
 8003eda:	681b      	ldr	r3, [r3, #0]
 8003edc:	d501      	bpl.n	8003ee2 <_printf_i+0x1be>
 8003ede:	6019      	str	r1, [r3, #0]
 8003ee0:	e002      	b.n	8003ee8 <_printf_i+0x1c4>
 8003ee2:	0668      	lsls	r0, r5, #25
 8003ee4:	d5fb      	bpl.n	8003ede <_printf_i+0x1ba>
 8003ee6:	8019      	strh	r1, [r3, #0]
 8003ee8:	2300      	movs	r3, #0
 8003eea:	4616      	mov	r6, r2
 8003eec:	6123      	str	r3, [r4, #16]
 8003eee:	e7bc      	b.n	8003e6a <_printf_i+0x146>
 8003ef0:	6833      	ldr	r3, [r6, #0]
 8003ef2:	2100      	movs	r1, #0
 8003ef4:	1d1a      	adds	r2, r3, #4
 8003ef6:	6032      	str	r2, [r6, #0]
 8003ef8:	681e      	ldr	r6, [r3, #0]
 8003efa:	6862      	ldr	r2, [r4, #4]
 8003efc:	4630      	mov	r0, r6
 8003efe:	f000 f859 	bl	8003fb4 <memchr>
 8003f02:	b108      	cbz	r0, 8003f08 <_printf_i+0x1e4>
 8003f04:	1b80      	subs	r0, r0, r6
 8003f06:	6060      	str	r0, [r4, #4]
 8003f08:	6863      	ldr	r3, [r4, #4]
 8003f0a:	6123      	str	r3, [r4, #16]
 8003f0c:	2300      	movs	r3, #0
 8003f0e:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8003f12:	e7aa      	b.n	8003e6a <_printf_i+0x146>
 8003f14:	4632      	mov	r2, r6
 8003f16:	4649      	mov	r1, r9
 8003f18:	4640      	mov	r0, r8
 8003f1a:	6923      	ldr	r3, [r4, #16]
 8003f1c:	47d0      	blx	sl
 8003f1e:	3001      	adds	r0, #1
 8003f20:	d0ad      	beq.n	8003e7e <_printf_i+0x15a>
 8003f22:	6823      	ldr	r3, [r4, #0]
 8003f24:	079b      	lsls	r3, r3, #30
 8003f26:	d413      	bmi.n	8003f50 <_printf_i+0x22c>
 8003f28:	68e0      	ldr	r0, [r4, #12]
 8003f2a:	9b03      	ldr	r3, [sp, #12]
 8003f2c:	4298      	cmp	r0, r3
 8003f2e:	bfb8      	it	lt
 8003f30:	4618      	movlt	r0, r3
 8003f32:	e7a6      	b.n	8003e82 <_printf_i+0x15e>
 8003f34:	2301      	movs	r3, #1
 8003f36:	4632      	mov	r2, r6
 8003f38:	4649      	mov	r1, r9
 8003f3a:	4640      	mov	r0, r8
 8003f3c:	47d0      	blx	sl
 8003f3e:	3001      	adds	r0, #1
 8003f40:	d09d      	beq.n	8003e7e <_printf_i+0x15a>
 8003f42:	3501      	adds	r5, #1
 8003f44:	68e3      	ldr	r3, [r4, #12]
 8003f46:	9903      	ldr	r1, [sp, #12]
 8003f48:	1a5b      	subs	r3, r3, r1
 8003f4a:	42ab      	cmp	r3, r5
 8003f4c:	dcf2      	bgt.n	8003f34 <_printf_i+0x210>
 8003f4e:	e7eb      	b.n	8003f28 <_printf_i+0x204>
 8003f50:	2500      	movs	r5, #0
 8003f52:	f104 0619 	add.w	r6, r4, #25
 8003f56:	e7f5      	b.n	8003f44 <_printf_i+0x220>
 8003f58:	080044c9 	.word	0x080044c9
 8003f5c:	080044da 	.word	0x080044da

08003f60 <memmove>:
 8003f60:	4288      	cmp	r0, r1
 8003f62:	b510      	push	{r4, lr}
 8003f64:	eb01 0402 	add.w	r4, r1, r2
 8003f68:	d902      	bls.n	8003f70 <memmove+0x10>
 8003f6a:	4284      	cmp	r4, r0
 8003f6c:	4623      	mov	r3, r4
 8003f6e:	d807      	bhi.n	8003f80 <memmove+0x20>
 8003f70:	1e43      	subs	r3, r0, #1
 8003f72:	42a1      	cmp	r1, r4
 8003f74:	d008      	beq.n	8003f88 <memmove+0x28>
 8003f76:	f811 2b01 	ldrb.w	r2, [r1], #1
 8003f7a:	f803 2f01 	strb.w	r2, [r3, #1]!
 8003f7e:	e7f8      	b.n	8003f72 <memmove+0x12>
 8003f80:	4601      	mov	r1, r0
 8003f82:	4402      	add	r2, r0
 8003f84:	428a      	cmp	r2, r1
 8003f86:	d100      	bne.n	8003f8a <memmove+0x2a>
 8003f88:	bd10      	pop	{r4, pc}
 8003f8a:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8003f8e:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8003f92:	e7f7      	b.n	8003f84 <memmove+0x24>

08003f94 <_sbrk_r>:
 8003f94:	b538      	push	{r3, r4, r5, lr}
 8003f96:	2300      	movs	r3, #0
 8003f98:	4d05      	ldr	r5, [pc, #20]	@ (8003fb0 <_sbrk_r+0x1c>)
 8003f9a:	4604      	mov	r4, r0
 8003f9c:	4608      	mov	r0, r1
 8003f9e:	602b      	str	r3, [r5, #0]
 8003fa0:	f7fd f906 	bl	80011b0 <_sbrk>
 8003fa4:	1c43      	adds	r3, r0, #1
 8003fa6:	d102      	bne.n	8003fae <_sbrk_r+0x1a>
 8003fa8:	682b      	ldr	r3, [r5, #0]
 8003faa:	b103      	cbz	r3, 8003fae <_sbrk_r+0x1a>
 8003fac:	6023      	str	r3, [r4, #0]
 8003fae:	bd38      	pop	{r3, r4, r5, pc}
 8003fb0:	200004ec 	.word	0x200004ec

08003fb4 <memchr>:
 8003fb4:	4603      	mov	r3, r0
 8003fb6:	b510      	push	{r4, lr}
 8003fb8:	b2c9      	uxtb	r1, r1
 8003fba:	4402      	add	r2, r0
 8003fbc:	4293      	cmp	r3, r2
 8003fbe:	4618      	mov	r0, r3
 8003fc0:	d101      	bne.n	8003fc6 <memchr+0x12>
 8003fc2:	2000      	movs	r0, #0
 8003fc4:	e003      	b.n	8003fce <memchr+0x1a>
 8003fc6:	7804      	ldrb	r4, [r0, #0]
 8003fc8:	3301      	adds	r3, #1
 8003fca:	428c      	cmp	r4, r1
 8003fcc:	d1f6      	bne.n	8003fbc <memchr+0x8>
 8003fce:	bd10      	pop	{r4, pc}

08003fd0 <memcpy>:
 8003fd0:	440a      	add	r2, r1
 8003fd2:	4291      	cmp	r1, r2
 8003fd4:	f100 33ff 	add.w	r3, r0, #4294967295
 8003fd8:	d100      	bne.n	8003fdc <memcpy+0xc>
 8003fda:	4770      	bx	lr
 8003fdc:	b510      	push	{r4, lr}
 8003fde:	f811 4b01 	ldrb.w	r4, [r1], #1
 8003fe2:	4291      	cmp	r1, r2
 8003fe4:	f803 4f01 	strb.w	r4, [r3, #1]!
 8003fe8:	d1f9      	bne.n	8003fde <memcpy+0xe>
 8003fea:	bd10      	pop	{r4, pc}

08003fec <_realloc_r>:
 8003fec:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8003ff0:	4607      	mov	r7, r0
 8003ff2:	4614      	mov	r4, r2
 8003ff4:	460d      	mov	r5, r1
 8003ff6:	b921      	cbnz	r1, 8004002 <_realloc_r+0x16>
 8003ff8:	4611      	mov	r1, r2
 8003ffa:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8003ffe:	f7ff bc3b 	b.w	8003878 <_malloc_r>
 8004002:	b92a      	cbnz	r2, 8004010 <_realloc_r+0x24>
 8004004:	f7ff fbce 	bl	80037a4 <_free_r>
 8004008:	4625      	mov	r5, r4
 800400a:	4628      	mov	r0, r5
 800400c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8004010:	f000 f81a 	bl	8004048 <_malloc_usable_size_r>
 8004014:	4284      	cmp	r4, r0
 8004016:	4606      	mov	r6, r0
 8004018:	d802      	bhi.n	8004020 <_realloc_r+0x34>
 800401a:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800401e:	d8f4      	bhi.n	800400a <_realloc_r+0x1e>
 8004020:	4621      	mov	r1, r4
 8004022:	4638      	mov	r0, r7
 8004024:	f7ff fc28 	bl	8003878 <_malloc_r>
 8004028:	4680      	mov	r8, r0
 800402a:	b908      	cbnz	r0, 8004030 <_realloc_r+0x44>
 800402c:	4645      	mov	r5, r8
 800402e:	e7ec      	b.n	800400a <_realloc_r+0x1e>
 8004030:	42b4      	cmp	r4, r6
 8004032:	4622      	mov	r2, r4
 8004034:	4629      	mov	r1, r5
 8004036:	bf28      	it	cs
 8004038:	4632      	movcs	r2, r6
 800403a:	f7ff ffc9 	bl	8003fd0 <memcpy>
 800403e:	4629      	mov	r1, r5
 8004040:	4638      	mov	r0, r7
 8004042:	f7ff fbaf 	bl	80037a4 <_free_r>
 8004046:	e7f1      	b.n	800402c <_realloc_r+0x40>

08004048 <_malloc_usable_size_r>:
 8004048:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800404c:	1f18      	subs	r0, r3, #4
 800404e:	2b00      	cmp	r3, #0
 8004050:	bfbc      	itt	lt
 8004052:	580b      	ldrlt	r3, [r1, r0]
 8004054:	18c0      	addlt	r0, r0, r3
 8004056:	4770      	bx	lr

08004058 <_init>:
 8004058:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800405a:	bf00      	nop
 800405c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800405e:	bc08      	pop	{r3}
 8004060:	469e      	mov	lr, r3
 8004062:	4770      	bx	lr

08004064 <_fini>:
 8004064:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004066:	bf00      	nop
 8004068:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800406a:	bc08      	pop	{r3}
 800406c:	469e      	mov	lr, r3
 800406e:	4770      	bx	lr
