
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.001093                       # Number of seconds simulated
sim_ticks                                  1093190103                       # Number of ticks simulated
final_tick                               398676913248                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 190436                       # Simulator instruction rate (inst/s)
host_op_rate                                   260811                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                  37336                       # Simulator tick rate (ticks/s)
host_mem_usage                               67354840                       # Number of bytes of host memory used
host_seconds                                 29279.63                       # Real time elapsed on the host
sim_insts                                  5575896677                       # Number of instructions simulated
sim_ops                                    7636457722                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data        65024                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         3328                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data        23808                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         2688                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data         9856                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.inst         3328                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.data        23808                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus4.inst         3328                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus4.data        24192                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus5.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus5.data        64256                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus6.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus6.data        16128                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus7.inst         3328                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus7.data        23552                       # Number of bytes read from this memory
system.physmem.bytes_read::total               271744                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         3328                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         2688                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus3.inst         3328                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus4.inst         3328                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus5.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus6.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus7.inst         3328                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total           21120                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks       112000                       # Number of bytes written to this memory
system.physmem.bytes_written::total            112000                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data          508                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           26                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data          186                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           21                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data           77                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.inst           26                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.data          186                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus4.inst           26                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus4.data          189                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus5.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus5.data          502                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus6.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus6.data          126                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus7.inst           26                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus7.data          184                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                  2123                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks             875                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                  875                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst      1522151                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     59480963                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst      3044301                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     21778463                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst      2458859                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data      9015815                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.inst      3044301                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.data     21778463                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus4.inst      3044301                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus4.data     22129728                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus5.inst      1522151                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus5.data     58778432                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus6.inst      1639239                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus6.data     14753152                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus7.inst      3044301                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus7.data     21544286                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               248578906                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst      1522151                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst      3044301                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst      2458859                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus3.inst      3044301                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus4.inst      3044301                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus5.inst      1522151                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus6.inst      1639239                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus7.inst      3044301                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total           19319604                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks         102452446                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total              102452446                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks         102452446                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst      1522151                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     59480963                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst      3044301                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     21778463                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst      2458859                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data      9015815                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.inst      3044301                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.data     21778463                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus4.inst      3044301                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus4.data     22129728                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus5.inst      1522151                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus5.data     58778432                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus6.inst      1639239                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus6.data     14753152                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus7.inst      3044301                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus7.data     21544286                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              351031352                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles                 2621560                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups          205919                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted       167914                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect        21560                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups        83409                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits           78440                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS           20599                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect          938                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles      1997371                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts               1218575                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches             205919                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches        99039                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles               249942                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles          67357                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles         63924                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.CacheLines           124513                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes        21644                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples      2356243                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     0.628563                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     1.995500                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0         2106301     89.39%     89.39% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1           13076      0.55%     89.95% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2           20969      0.89%     90.84% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3           31744      1.35%     92.18% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4           13025      0.55%     92.74% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5           15445      0.66%     93.39% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6           16240      0.69%     94.08% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7           11509      0.49%     94.57% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8          127934      5.43%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total      2356243                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.078548                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               0.464828                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles         1972385                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles        89528                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles           248298                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles         1353                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles         44678                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved        33434                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred          330                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts       1477474                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         1091                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles         44678                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles         1977290                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles          38020                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles        36288                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles           244868                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles        15087                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts       1474916                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents          839                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents          2573                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents         7750                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.FullRegisterEvents         1104                       # Number of times there has been no free registers
system.switch_cpus0.rename.RenamedOperands      2018563                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups      6874837                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups      6874837                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps      1668978                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps          349565                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts          327                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts          174                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts            44091                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads       148802                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores        82739                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads         4112                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores        15907                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded           1470193                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded          326                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued          1374646                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued         2005                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined       222719                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined       509281                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved           22                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples      2356243                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     0.583406                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.268825                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0      1771481     75.18%     75.18% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1       236724     10.05%     85.23% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2       130941      5.56%     90.79% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3        86290      3.66%     94.45% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4        78691      3.34%     97.79% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5        24400      1.04%     98.82% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6        17590      0.75%     99.57% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7         6142      0.26%     99.83% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8         3984      0.17%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total      2356243                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu            388     11.56%     11.56% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     11.56% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     11.56% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     11.56% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     11.56% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     11.56% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     11.56% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     11.56% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     11.56% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     11.56% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     11.56% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     11.56% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     11.56% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     11.56% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     11.56% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     11.56% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     11.56% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     11.56% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     11.56% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     11.56% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     11.56% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     11.56% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     11.56% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     11.56% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     11.56% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     11.56% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     11.56% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.56% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     11.56% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead          1379     41.10%     52.67% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite         1588     47.33%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu      1131891     82.34%     82.34% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult        25313      1.84%     84.18% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     84.18% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     84.18% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     84.18% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     84.18% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     84.18% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     84.18% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     84.18% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     84.18% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     84.18% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     84.18% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     84.18% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     84.18% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     84.18% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     84.18% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     84.18% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     84.18% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.18% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     84.18% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.18% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.18% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.18% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.18% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.18% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc          153      0.01%     84.19% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     84.19% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.19% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.19% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead       136109      9.90%     94.09% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite        81180      5.91%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total       1374646                       # Type of FU issued
system.switch_cpus0.iq.rate                  0.524362                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt               3355                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.002441                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads      5110894                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes      1693306                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses      1349541                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses       1378001                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads         6453                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads        30699                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses            9                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation           69                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores         5434                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads         1099                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles         44678                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles          27450                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles         1599                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts      1470519                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts           26                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts       148802                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts        82739                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts          174                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents           849                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents           38                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents           69                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect        11774                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect        13298                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts        25072                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts      1354631                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts       128773                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts        20014                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs              209805                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches          183719                       # Number of branches executed
system.switch_cpus0.iew.exec_stores             81032                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            0.516727                       # Inst execution rate
system.switch_cpus0.iew.wb_sent               1349630                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count              1349541                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers           798580                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers          2024540                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              0.514785                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.394450                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts      1000002                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps      1219330                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts       252380                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls          304                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts        21974                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples      2311565                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     0.527491                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     1.378600                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0      1817725     78.64%     78.64% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1       235030     10.17%     88.80% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2        97575      4.22%     93.02% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3        50033      2.16%     95.19% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4        37351      1.62%     96.81% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5        21337      0.92%     97.73% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6        13043      0.56%     98.29% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7        11064      0.48%     98.77% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8        28407      1.23%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total      2311565                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts      1000002                       # Number of instructions committed
system.switch_cpus0.commit.committedOps       1219330                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs                195405                       # Number of memory references committed
system.switch_cpus0.commit.loads               118100                       # Number of loads committed
system.switch_cpus0.commit.membars                152                       # Number of memory barriers committed
system.switch_cpus0.commit.branches            169339                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts          1102366                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls        23772                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events        28407                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads             3754868                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes            2988121                       # The number of ROB writes
system.switch_cpus0.timesIdled                  35294                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                 265317                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts            1000002                       # Number of Instructions Simulated
system.switch_cpus0.committedOps              1219330                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total      1000002                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      2.621555                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                2.621555                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      0.381453                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.381453                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads         6148055                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes        1844493                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads        1400132                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes           304                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   1                       # Number of system calls
system.switch_cpus1.numCycles                 2621560                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups          202626                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted       178741                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect        18286                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups       129861                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits          123550                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS           12990                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect          608                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles      2092120                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts               1149342                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches             202626                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches       136540                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles               254178                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles          59490                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles         31259                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.CacheLines           128585                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes        17766                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples      2418648                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     0.538099                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     1.799218                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0         2164470     89.49%     89.49% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1           36629      1.51%     91.01% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2           20718      0.86%     91.86% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3           36049      1.49%     93.35% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4           12482      0.52%     93.87% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5           33310      1.38%     95.25% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6            5623      0.23%     95.48% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7            9893      0.41%     95.89% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8           99474      4.11%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total      2418648                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.077292                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               0.438419                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles         2075239                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles        48931                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles           253462                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles          340                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles         40673                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved        20629                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred          419                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts       1296671                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1708                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles         40673                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles         2077535                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles          27269                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles        15069                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles           251290                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles         6809                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts       1293890                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents            8                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents          1164                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents         4864                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands      1707758                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups      5882437                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups      5882437                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps      1349882                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps          357860                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts          186                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts           99                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts            18047                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads       223774                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores        40146                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads          349                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores         8923                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded           1284738                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded          189                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued          1191083                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued         1192                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined       253675                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined       538471                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved            7                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples      2418648                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     0.492458                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.115187                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0      1900604     78.58%     78.58% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1       167054      6.91%     85.49% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2       165843      6.86%     92.35% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3        98371      4.07%     96.41% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4        54836      2.27%     98.68% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5        14829      0.61%     99.29% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6        16363      0.68%     99.97% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7          421      0.02%     99.99% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8          327      0.01%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total      2418648                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu           2250     58.09%     58.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     58.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     58.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     58.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     58.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     58.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     58.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     58.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     58.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     58.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     58.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     58.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     58.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     58.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     58.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     58.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     58.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     58.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     58.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     58.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     58.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     58.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     58.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     58.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     58.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     58.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     58.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     58.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     58.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead           904     23.34%     81.44% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite          719     18.56%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu       939748     78.90%     78.90% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult         9876      0.83%     79.73% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     79.73% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     79.73% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     79.73% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     79.73% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     79.73% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     79.73% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     79.73% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     79.73% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     79.73% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     79.73% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     79.73% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     79.73% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     79.73% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     79.73% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     79.73% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     79.73% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.73% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     79.73% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.73% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.73% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.73% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.73% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.73% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc           88      0.01%     79.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     79.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead       201810     16.94%     96.68% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite        39561      3.32%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total       1191083                       # Type of FU issued
system.switch_cpus1.iq.rate                  0.454341                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt               3873                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.003252                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads      4805879                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes      1538621                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses      1157525                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses       1194956                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads         1170                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads        50222                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses            8                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation           21                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores         1645                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles         40673                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles          20680                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles          846                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts      1284932                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts          181                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts       223774                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts        40146                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts           98                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents           458                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents           26                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents           21                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect        10960                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect         8387                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts        19347                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts      1172911                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts       197908                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts        18172                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    5                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs              237443                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches          176717                       # Number of branches executed
system.switch_cpus1.iew.exec_stores             39535                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            0.447410                       # Inst execution rate
system.switch_cpus1.iew.wb_sent               1158141                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count              1157525                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers           698219                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers          1566602                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              0.441541                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.445690                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts       905812                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps      1028073                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts       256910                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls          182                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts        17968                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples      2377975                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     0.432331                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     1.295775                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0      1990886     83.72%     83.72% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1       154937      6.52%     90.24% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2        96139      4.04%     94.28% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3        31332      1.32%     95.60% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4        49849      2.10%     97.69% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5        10527      0.44%     98.14% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6         6769      0.28%     98.42% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7         6071      0.26%     98.68% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8        31465      1.32%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total      2377975                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts       905812                       # Number of instructions committed
system.switch_cpus1.commit.committedOps       1028073                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs                212050                       # Number of memory references committed
system.switch_cpus1.commit.loads               173549                       # Number of loads committed
system.switch_cpus1.commit.membars                 90                       # Number of memory barriers committed
system.switch_cpus1.commit.branches            156922                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts           901077                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls        13685                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events        31465                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads             3631480                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes            2610679                       # The number of ROB writes
system.switch_cpus1.timesIdled                  48173                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                 202912                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts             905812                       # Number of Instructions Simulated
system.switch_cpus1.committedOps              1028073                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total       905812                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      2.894155                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                2.894155                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      0.345524                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.345524                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads         5433851                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes        1519112                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads        1356714                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes           182                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                   1                       # Number of system calls
system.switch_cpus2.numCycles                 2621560                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups          239065                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted       199021                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect        23147                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups        91775                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits           85049                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS           25410                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect         1057                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles      2070267                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts               1311381                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches             239065                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches       110459                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles               272377                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles          65221                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles         58200                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.CacheLines           129884                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes        22046                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples      2442695                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     0.660233                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     2.040105                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0         2170318     88.85%     88.85% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1           16510      0.68%     89.53% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2           20752      0.85%     90.37% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3           33210      1.36%     91.73% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4           13614      0.56%     92.29% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5           17947      0.73%     93.03% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6           21002      0.86%     93.89% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7            9834      0.40%     94.29% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8          139508      5.71%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total      2442695                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.091192                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               0.500229                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles         2058186                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles        71699                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles           271034                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles          136                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles         41636                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved        36241                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred          216                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts       1601859                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts         1276                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles         41636                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles         2060750                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles           5563                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles        59968                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles           268581                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles         6193                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts       1590947                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents            3                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents           775                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents         4364                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.RenamedOperands      2223448                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups      7394298                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups      7394298                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps      1831861                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps          391587                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts          381                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts          200                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts            23032                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads       150206                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores        77118                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads          924                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores        17292                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded           1551635                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded          384                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued          1479926                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued         1826                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined       205354                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined       429689                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved           15                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples      2442695                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     0.605858                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.328068                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0      1817071     74.39%     74.39% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1       284159     11.63%     86.02% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2       117145      4.80%     90.82% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3        65420      2.68%     93.49% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4        88626      3.63%     97.12% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5        27655      1.13%     98.26% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6        27072      1.11%     99.36% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7        14370      0.59%     99.95% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8         1177      0.05%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total      2442695                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu          10311     78.97%     78.97% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     78.97% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     78.97% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     78.97% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     78.97% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     78.97% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     78.97% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     78.97% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     78.97% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     78.97% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     78.97% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     78.97% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     78.97% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     78.97% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     78.97% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     78.97% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     78.97% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     78.97% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     78.97% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     78.97% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     78.97% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     78.97% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     78.97% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     78.97% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     78.97% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     78.97% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     78.97% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     78.97% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     78.97% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead          1419     10.87%     89.84% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite         1327     10.16%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu      1246503     84.23%     84.23% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult        20090      1.36%     85.58% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     85.58% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     85.58% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     85.58% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     85.58% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     85.58% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     85.58% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     85.58% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     85.58% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     85.58% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     85.58% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     85.58% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     85.58% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     85.58% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     85.58% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     85.58% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     85.58% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.58% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     85.58% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.58% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.58% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.58% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.58% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.58% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc          181      0.01%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead       136379      9.22%     94.81% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite        76773      5.19%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total       1479926                       # Type of FU issued
system.switch_cpus2.iq.rate                  0.564521                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt              13057                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.008823                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads      5417430                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes      1757394                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses      1439038                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses       1492983                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads         1044                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads        31161                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses            1                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation           22                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores         1544                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles         41636                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles           4169                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles          530                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts      1552019                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts         1126                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts       150206                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts        77118                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts          200                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents           452                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents           22                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect        12905                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect        13456                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts        26361                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts      1452627                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts       133527                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts        27299                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs              210274                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches          204938                       # Number of branches executed
system.switch_cpus2.iew.exec_stores             76747                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            0.554108                       # Inst execution rate
system.switch_cpus2.iew.wb_sent               1439082                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count              1439038                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers           862238                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers          2315820                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              0.548924                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.372325                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts      1065713                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps      1313058                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts       238972                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls          369                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts        23140                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples      2401059                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     0.546866                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     1.366329                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0      1844705     76.83%     76.83% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1       282385     11.76%     88.59% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2       102142      4.25%     92.84% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3        51048      2.13%     94.97% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4        46530      1.94%     96.91% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5        19668      0.82%     97.73% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6        19346      0.81%     98.53% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7         9171      0.38%     98.91% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8        26064      1.09%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total      2401059                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts      1065713                       # Number of instructions committed
system.switch_cpus2.commit.committedOps       1313058                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs                194619                       # Number of memory references committed
system.switch_cpus2.commit.loads               119045                       # Number of loads committed
system.switch_cpus2.commit.membars                184                       # Number of memory barriers committed
system.switch_cpus2.commit.branches            190377                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts          1182082                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls        27090                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events        26064                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads             3927012                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes            3145701                       # The number of ROB writes
system.switch_cpus2.timesIdled                  32643                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                 178865                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts            1065713                       # Number of Instructions Simulated
system.switch_cpus2.committedOps              1313058                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total      1065713                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      2.459912                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                2.459912                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      0.406519                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                0.406519                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads         6533565                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes        2013213                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads        1480250                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes           368                       # number of misc regfile writes
system.switch_cpus3.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus3.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus3.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus3.dtb.write_misses                0                       # DTB write misses
system.switch_cpus3.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.dtb.hits                        0                       # DTB hits
system.switch_cpus3.dtb.misses                      0                       # DTB misses
system.switch_cpus3.dtb.accesses                    0                       # DTB accesses
system.switch_cpus3.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.itb.hits                        0                       # DTB hits
system.switch_cpus3.itb.misses                      0                       # DTB misses
system.switch_cpus3.itb.accesses                    0                       # DTB accesses
system.cpu3.workload.num_syscalls                   1                       # Number of system calls
system.switch_cpus3.numCycles                 2621560                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.BPredUnit.lookups          202787                       # Number of BP lookups
system.switch_cpus3.BPredUnit.condPredicted       178890                       # Number of conditional branches predicted
system.switch_cpus3.BPredUnit.condIncorrect        18327                       # Number of conditional branches incorrect
system.switch_cpus3.BPredUnit.BTBLookups       129882                       # Number of BTB lookups
system.switch_cpus3.BPredUnit.BTBHits          123374                       # Number of BTB hits
system.switch_cpus3.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus3.BPredUnit.usedRAS           12962                       # Number of times the RAS was used to get a target.
system.switch_cpus3.BPredUnit.RASInCorrect          613                       # Number of incorrect RAS predictions.
system.switch_cpus3.fetch.icacheStallCycles      2091089                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.Insts               1150349                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.Branches             202787                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches       136336                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.Cycles               254155                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.SquashCycles          59680                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.BlockedCycles         31493                       # Number of cycles fetch has spent blocked
system.switch_cpus3.fetch.CacheLines           128582                       # Number of cache lines fetched
system.switch_cpus3.fetch.IcacheSquashes        17795                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.rateDist::samples      2417976                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::mean     0.538623                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::stdev     1.800495                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::0         2163821     89.49%     89.49% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::1           36584      1.51%     91.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::2           20664      0.85%     91.86% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::3           36019      1.49%     93.35% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::4           12523      0.52%     93.86% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::5           33117      1.37%     95.23% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::6            5629      0.23%     95.47% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::7            9995      0.41%     95.88% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::8           99624      4.12%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::total      2417976                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.077354                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               0.438803                       # Number of inst fetches per cycle
system.switch_cpus3.decode.IdleCycles         2074546                       # Number of cycles decode is idle
system.switch_cpus3.decode.BlockedCycles        48851                       # Number of cycles decode is blocked
system.switch_cpus3.decode.RunCycles           253432                       # Number of cycles decode is running
system.switch_cpus3.decode.UnblockCycles          321                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.SquashCycles         40823                       # Number of cycles decode is squashing
system.switch_cpus3.decode.BranchResolved        20614                       # Number of times decode resolved a branch
system.switch_cpus3.decode.BranchMispred          416                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.DecodedInsts       1297383                       # Number of instructions handled by decode
system.switch_cpus3.decode.SquashedInsts         1708                       # Number of squashed instructions handled by decode
system.switch_cpus3.rename.SquashCycles         40823                       # Number of cycles rename is squashing
system.switch_cpus3.rename.IdleCycles         2076826                       # Number of cycles rename is idle
system.switch_cpus3.rename.BlockCycles          27354                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles        15109                       # count of cycles rename stalled for serializing inst
system.switch_cpus3.rename.RunCycles           251252                       # Number of cycles rename is running
system.switch_cpus3.rename.UnblockCycles         6609                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.RenamedInsts       1294482                       # Number of instructions processed by rename
system.switch_cpus3.rename.ROBFullEvents            4                       # Number of times rename has blocked due to ROB full
system.switch_cpus3.rename.IQFullEvents          1106                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LSQFullEvents         4729                       # Number of times rename has blocked due to LSQ full
system.switch_cpus3.rename.RenamedOperands      1709002                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.RenameLookups      5884940                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.int_rename_lookups      5884940                       # Number of integer rename lookups
system.switch_cpus3.rename.CommittedMaps      1348948                       # Number of HB maps that are committed
system.switch_cpus3.rename.UndoneMaps          360029                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializingInsts          186                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializingInsts           99                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts            18048                       # count of insts added to the skid buffer
system.switch_cpus3.memDep0.insertedLoads       223859                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores        40144                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.memDep0.conflictingLoads          336                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores         8891                       # Number of conflicting stores.
system.switch_cpus3.iq.iqInstsAdded           1285213                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqNonSpecInstsAdded          189                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqInstsIssued          1190593                       # Number of instructions issued
system.switch_cpus3.iq.iqSquashedInstsIssued         1225                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedInstsExamined       254954                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedOperandsExamined       543468                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.iqSquashedNonSpecRemoved            7                       # Number of squashed non-spec instructions that were removed
system.switch_cpus3.iq.issued_per_cycle::samples      2417976                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     0.492392                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     1.115729                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0      1900434     78.60%     78.60% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1       166935      6.90%     85.50% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2       165483      6.84%     92.34% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3        98123      4.06%     96.40% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4        54958      2.27%     98.67% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5        14858      0.61%     99.29% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6        16425      0.68%     99.97% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7          429      0.02%     99.99% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8          331      0.01%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total      2417976                       # Number of insts issued each cycle
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu           2258     58.32%     58.32% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             0      0.00%     58.32% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%     58.32% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd            0      0.00%     58.32% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%     58.32% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%     58.32% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%     58.32% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%     58.32% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%     58.32% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%     58.32% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%     58.32% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu             0      0.00%     58.32% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%     58.32% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%     58.32% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%     58.32% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%     58.32% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%     58.32% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%     58.32% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%     58.32% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%     58.32% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd            0      0.00%     58.32% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%     58.32% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%     58.32% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%     58.32% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%     58.32% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%     58.32% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult            0      0.00%     58.32% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%     58.32% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%     58.32% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead           894     23.09%     81.40% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite          720     18.60%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu       939309     78.89%     78.89% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult         9866      0.83%     79.72% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     79.72% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd            0      0.00%     79.72% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     79.72% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     79.72% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     79.72% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     79.72% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     79.72% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     79.72% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     79.72% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu            0      0.00%     79.72% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     79.72% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     79.72% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc            0      0.00%     79.72% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     79.72% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     79.72% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     79.72% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.72% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     79.72% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.72% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.72% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.72% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.72% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.72% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc           88      0.01%     79.73% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult            0      0.00%     79.73% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.73% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.73% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead       201795     16.95%     96.68% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite        39535      3.32%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total       1190593                       # Type of FU issued
system.switch_cpus3.iq.rate                  0.454154                       # Inst issue rate
system.switch_cpus3.iq.fu_busy_cnt               3872                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.003252                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.int_inst_queue_reads      4804259                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_writes      1540375                       # Number of integer instruction queue writes
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses      1157023                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.int_alu_accesses       1194465                       # Number of integer alu accesses
system.switch_cpus3.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus3.iew.lsq.thread0.forwLoads         1163                       # Number of loads that had data forwarded from stores
system.switch_cpus3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.squashedLoads        50543                       # Number of loads squashed
system.switch_cpus3.iew.lsq.thread0.ignoredResponses           13                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.iew.lsq.thread0.memOrderViolation           21                       # Number of memory ordering violations
system.switch_cpus3.iew.lsq.thread0.squashedStores         1645                       # Number of stores squashed
system.switch_cpus3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewSquashCycles         40823                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewBlockCycles          20896                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewUnblockCycles          837                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.iewDispatchedInsts      1285407                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewDispSquashedInsts          186                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispLoadInsts       223859                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispStoreInsts        40144                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispNonSpecInsts           98                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewIQFullEvents           459                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewLSQFullEvents           22                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.memOrderViolationEvents           21                       # Number of memory order violations
system.switch_cpus3.iew.predictedTakenIncorrect        10933                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.predictedNotTakenIncorrect         8447                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.branchMispredicts        19380                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.iewExecutedInsts      1172725                       # Number of executed instructions
system.switch_cpus3.iew.iewExecLoadInsts       198089                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts        17868                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.exec_nop                    5                       # number of nop insts executed
system.switch_cpus3.iew.exec_refs              237601                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_branches          176625                       # Number of branches executed
system.switch_cpus3.iew.exec_stores             39512                       # Number of stores executed
system.switch_cpus3.iew.exec_rate            0.447339                       # Inst execution rate
system.switch_cpus3.iew.wb_sent               1157676                       # cumulative count of insts sent to commit
system.switch_cpus3.iew.wb_count              1157023                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_producers           697856                       # num instructions producing a value
system.switch_cpus3.iew.wb_consumers          1565408                       # num instructions consuming a value
system.switch_cpus3.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus3.iew.wb_rate              0.441349                       # insts written-back per cycle
system.switch_cpus3.iew.wb_fanout            0.445798                       # average fanout of values written-back
system.switch_cpus3.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus3.commit.commitCommittedInsts       905022                       # The number of committed instructions
system.switch_cpus3.commit.commitCommittedOps      1027283                       # The number of committed instructions
system.switch_cpus3.commit.commitSquashedInsts       258164                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.commitNonSpecStalls          182                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus3.commit.branchMispredicts        18012                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.committed_per_cycle::samples      2377153                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::mean     0.432148                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::stdev     1.294933                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::0      1990209     83.72%     83.72% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::1       154910      6.52%     90.24% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::2        96051      4.04%     94.28% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::3        31285      1.32%     95.60% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::4        49921      2.10%     97.70% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::5        10593      0.45%     98.14% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::6         6813      0.29%     98.43% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::7         6079      0.26%     98.68% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::8        31292      1.32%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::total      2377153                       # Number of insts commited each cycle
system.switch_cpus3.commit.committedInsts       905022                       # Number of instructions committed
system.switch_cpus3.commit.committedOps       1027283                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus3.commit.refs                211810                       # Number of memory references committed
system.switch_cpus3.commit.loads               173311                       # Number of loads committed
system.switch_cpus3.commit.membars                 90                       # Number of memory barriers committed
system.switch_cpus3.commit.branches            156792                       # Number of branches committed
system.switch_cpus3.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus3.commit.int_insts           900415                       # Number of committed integer instructions.
system.switch_cpus3.commit.function_calls        13684                       # Number of function calls committed.
system.switch_cpus3.commit.bw_lim_events        31292                       # number cycles where commit BW limit reached
system.switch_cpus3.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus3.rob.rob_reads             3631295                       # The number of ROB reads
system.switch_cpus3.rob.rob_writes            2611759                       # The number of ROB writes
system.switch_cpus3.timesIdled                  48270                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.idleCycles                 203584                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.committedInsts             905022                       # Number of Instructions Simulated
system.switch_cpus3.committedOps              1027283                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.committedInsts_total       905022                       # Number of Instructions Simulated
system.switch_cpus3.cpi                      2.896681                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                2.896681                       # CPI: Total CPI of All Threads
system.switch_cpus3.ipc                      0.345223                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                0.345223                       # IPC: Total IPC of All Threads
system.switch_cpus3.int_regfile_reads         5432683                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes        1518890                       # number of integer regfile writes
system.switch_cpus3.misc_regfile_reads        1357562                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes           182                       # number of misc regfile writes
system.switch_cpus4.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus4.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus4.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus4.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus4.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus4.dtb.write_misses                0                       # DTB write misses
system.switch_cpus4.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus4.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus4.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus4.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus4.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus4.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus4.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus4.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus4.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus4.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus4.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus4.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus4.dtb.hits                        0                       # DTB hits
system.switch_cpus4.dtb.misses                      0                       # DTB misses
system.switch_cpus4.dtb.accesses                    0                       # DTB accesses
system.switch_cpus4.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus4.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus4.itb.read_hits                   0                       # DTB read hits
system.switch_cpus4.itb.read_misses                 0                       # DTB read misses
system.switch_cpus4.itb.write_hits                  0                       # DTB write hits
system.switch_cpus4.itb.write_misses                0                       # DTB write misses
system.switch_cpus4.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus4.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus4.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus4.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus4.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus4.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus4.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus4.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus4.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus4.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus4.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus4.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus4.itb.hits                        0                       # DTB hits
system.switch_cpus4.itb.misses                      0                       # DTB misses
system.switch_cpus4.itb.accesses                    0                       # DTB accesses
system.cpu4.workload.num_syscalls                   1                       # Number of system calls
system.switch_cpus4.numCycles                 2621560                       # number of cpu cycles simulated
system.switch_cpus4.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus4.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus4.BPredUnit.lookups          202693                       # Number of BP lookups
system.switch_cpus4.BPredUnit.condPredicted       178811                       # Number of conditional branches predicted
system.switch_cpus4.BPredUnit.condIncorrect        18238                       # Number of conditional branches incorrect
system.switch_cpus4.BPredUnit.BTBLookups       129800                       # Number of BTB lookups
system.switch_cpus4.BPredUnit.BTBHits          123553                       # Number of BTB hits
system.switch_cpus4.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus4.BPredUnit.usedRAS           12907                       # Number of times the RAS was used to get a target.
system.switch_cpus4.BPredUnit.RASInCorrect          611                       # Number of incorrect RAS predictions.
system.switch_cpus4.fetch.icacheStallCycles      2091740                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus4.fetch.Insts               1149996                       # Number of instructions fetch has processed
system.switch_cpus4.fetch.Branches             202693                       # Number of branches that fetch encountered
system.switch_cpus4.fetch.predictedBranches       136460                       # Number of branches that fetch has predicted taken
system.switch_cpus4.fetch.Cycles               254173                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus4.fetch.SquashCycles          59482                       # Number of cycles fetch has spent squashing
system.switch_cpus4.fetch.BlockedCycles         30989                       # Number of cycles fetch has spent blocked
system.switch_cpus4.fetch.CacheLines           128543                       # Number of cache lines fetched
system.switch_cpus4.fetch.IcacheSquashes        17711                       # Number of outstanding Icache misses that were squashed
system.switch_cpus4.fetch.rateDist::samples      2418032                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::mean     0.538321                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::stdev     1.799657                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::0         2163859     89.49%     89.49% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::1           36661      1.52%     91.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::2           20579      0.85%     91.86% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::3           36088      1.49%     93.35% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::4           12623      0.52%     93.87% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::5           33168      1.37%     95.24% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::6            5649      0.23%     95.48% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::7            9871      0.41%     95.88% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::8           99534      4.12%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::total      2418032                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.branchRate         0.077318                       # Number of branch fetches per cycle
system.switch_cpus4.fetch.rate               0.438669                       # Number of inst fetches per cycle
system.switch_cpus4.decode.IdleCycles         2075281                       # Number of cycles decode is idle
system.switch_cpus4.decode.BlockedCycles        48254                       # Number of cycles decode is blocked
system.switch_cpus4.decode.RunCycles           253480                       # Number of cycles decode is running
system.switch_cpus4.decode.UnblockCycles          300                       # Number of cycles decode is unblocking
system.switch_cpus4.decode.SquashCycles         40714                       # Number of cycles decode is squashing
system.switch_cpus4.decode.BranchResolved        20619                       # Number of times decode resolved a branch
system.switch_cpus4.decode.BranchMispred          417                       # Number of times decode detected a branch misprediction
system.switch_cpus4.decode.DecodedInsts       1296791                       # Number of instructions handled by decode
system.switch_cpus4.decode.SquashedInsts         1706                       # Number of squashed instructions handled by decode
system.switch_cpus4.rename.SquashCycles         40714                       # Number of cycles rename is squashing
system.switch_cpus4.rename.IdleCycles         2077524                       # Number of cycles rename is idle
system.switch_cpus4.rename.BlockCycles          26500                       # Number of cycles rename is blocking
system.switch_cpus4.rename.serializeStallCycles        15419                       # count of cycles rename stalled for serializing inst
system.switch_cpus4.rename.RunCycles           251298                       # Number of cycles rename is running
system.switch_cpus4.rename.UnblockCycles         6574                       # Number of cycles rename is unblocking
system.switch_cpus4.rename.RenamedInsts       1293942                       # Number of instructions processed by rename
system.switch_cpus4.rename.ROBFullEvents           10                       # Number of times rename has blocked due to ROB full
system.switch_cpus4.rename.IQFullEvents          1082                       # Number of times rename has blocked due to IQ full
system.switch_cpus4.rename.LSQFullEvents         4724                       # Number of times rename has blocked due to LSQ full
system.switch_cpus4.rename.RenamedOperands      1707872                       # Number of destination operands rename has renamed
system.switch_cpus4.rename.RenameLookups      5881459                       # Number of register rename lookups that rename has made
system.switch_cpus4.rename.int_rename_lookups      5881459                       # Number of integer rename lookups
system.switch_cpus4.rename.CommittedMaps      1349268                       # Number of HB maps that are committed
system.switch_cpus4.rename.UndoneMaps          358584                       # Number of HB maps that are undone due to squashing
system.switch_cpus4.rename.serializingInsts          186                       # count of serializing insts renamed
system.switch_cpus4.rename.tempSerializingInsts           99                       # count of temporary serializing insts renamed
system.switch_cpus4.rename.skidInsts            17763                       # count of insts added to the skid buffer
system.switch_cpus4.memDep0.insertedLoads       223841                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus4.memDep0.insertedStores        40175                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus4.memDep0.conflictingLoads          382                       # Number of conflicting loads.
system.switch_cpus4.memDep0.conflictingStores         8918                       # Number of conflicting stores.
system.switch_cpus4.iq.iqInstsAdded           1284663                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus4.iq.iqNonSpecInstsAdded          189                       # Number of non-speculative instructions added to the IQ
system.switch_cpus4.iq.iqInstsIssued          1190100                       # Number of instructions issued
system.switch_cpus4.iq.iqSquashedInstsIssued         1196                       # Number of squashed instructions issued
system.switch_cpus4.iq.iqSquashedInstsExamined       254086                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus4.iq.iqSquashedOperandsExamined       542792                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus4.iq.iqSquashedNonSpecRemoved            7                       # Number of squashed non-spec instructions that were removed
system.switch_cpus4.iq.issued_per_cycle::samples      2418032                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::mean     0.492177                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::stdev     1.114832                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::0      1900120     78.58%     78.58% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::1       167274      6.92%     85.50% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::2       165849      6.86%     92.36% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::3        98198      4.06%     96.42% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::4        54760      2.26%     98.68% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::5        14592      0.60%     99.29% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::6        16476      0.68%     99.97% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::7          426      0.02%     99.99% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::8          337      0.01%    100.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::total      2418032                       # Number of insts issued each cycle
system.switch_cpus4.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntAlu           2268     58.33%     58.33% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntMult             0      0.00%     58.33% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntDiv              0      0.00%     58.33% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatAdd            0      0.00%     58.33% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatCmp            0      0.00%     58.33% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatCvt            0      0.00%     58.33% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatMult            0      0.00%     58.33% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatDiv            0      0.00%     58.33% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatSqrt            0      0.00%     58.33% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAdd             0      0.00%     58.33% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAddAcc            0      0.00%     58.33% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAlu             0      0.00%     58.33% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdCmp             0      0.00%     58.33% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdCvt             0      0.00%     58.33% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMisc            0      0.00%     58.33% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMult            0      0.00%     58.33% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMultAcc            0      0.00%     58.33% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdShift            0      0.00%     58.33% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdShiftAcc            0      0.00%     58.33% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdSqrt            0      0.00%     58.33% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatAdd            0      0.00%     58.33% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatAlu            0      0.00%     58.33% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatCmp            0      0.00%     58.33% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatCvt            0      0.00%     58.33% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatDiv            0      0.00%     58.33% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMisc            0      0.00%     58.33% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMult            0      0.00%     58.33% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMultAcc            0      0.00%     58.33% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatSqrt            0      0.00%     58.33% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::MemRead           901     23.17%     81.51% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::MemWrite          719     18.49%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntAlu       938858     78.89%     78.89% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntMult         9882      0.83%     79.72% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntDiv            0      0.00%     79.72% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatAdd            0      0.00%     79.72% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatCmp            0      0.00%     79.72% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatCvt            0      0.00%     79.72% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatMult            0      0.00%     79.72% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatDiv            0      0.00%     79.72% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatSqrt            0      0.00%     79.72% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAdd            0      0.00%     79.72% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAddAcc            0      0.00%     79.72% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAlu            0      0.00%     79.72% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdCmp            0      0.00%     79.72% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdCvt            0      0.00%     79.72% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMisc            0      0.00%     79.72% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMult            0      0.00%     79.72% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMultAcc            0      0.00%     79.72% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdShift            0      0.00%     79.72% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.72% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdSqrt            0      0.00%     79.72% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.72% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.72% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.72% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.72% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.72% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMisc           88      0.01%     79.73% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMult            0      0.00%     79.73% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.73% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.73% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::MemRead       201754     16.95%     96.68% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::MemWrite        39518      3.32%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::total       1190100                       # Type of FU issued
system.switch_cpus4.iq.rate                  0.453966                       # Inst issue rate
system.switch_cpus4.iq.fu_busy_cnt               3888                       # FU busy when requested
system.switch_cpus4.iq.fu_busy_rate          0.003267                       # FU busy rate (busy events/executed inst)
system.switch_cpus4.iq.int_inst_queue_reads      4803316                       # Number of integer instruction queue reads
system.switch_cpus4.iq.int_inst_queue_writes      1538957                       # Number of integer instruction queue writes
system.switch_cpus4.iq.int_inst_queue_wakeup_accesses      1156783                       # Number of integer instruction queue wakeup accesses
system.switch_cpus4.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus4.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus4.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus4.iq.int_alu_accesses       1193988                       # Number of integer alu accesses
system.switch_cpus4.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus4.iew.lsq.thread0.forwLoads         1023                       # Number of loads that had data forwarded from stores
system.switch_cpus4.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus4.iew.lsq.thread0.squashedLoads        50443                       # Number of loads squashed
system.switch_cpus4.iew.lsq.thread0.ignoredResponses            7                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus4.iew.lsq.thread0.memOrderViolation           21                       # Number of memory ordering violations
system.switch_cpus4.iew.lsq.thread0.squashedStores         1674                       # Number of stores squashed
system.switch_cpus4.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus4.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus4.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus4.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus4.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus4.iew.iewSquashCycles         40714                       # Number of cycles IEW is squashing
system.switch_cpus4.iew.iewBlockCycles          20022                       # Number of cycles IEW is blocking
system.switch_cpus4.iew.iewUnblockCycles          832                       # Number of cycles IEW is unblocking
system.switch_cpus4.iew.iewDispatchedInsts      1284857                       # Number of instructions dispatched to IQ
system.switch_cpus4.iew.iewDispSquashedInsts          172                       # Number of squashed instructions skipped by dispatch
system.switch_cpus4.iew.iewDispLoadInsts       223841                       # Number of dispatched load instructions
system.switch_cpus4.iew.iewDispStoreInsts        40175                       # Number of dispatched store instructions
system.switch_cpus4.iew.iewDispNonSpecInsts           98                       # Number of dispatched non-speculative instructions
system.switch_cpus4.iew.iewIQFullEvents           460                       # Number of times the IQ has become full, causing a stall
system.switch_cpus4.iew.iewLSQFullEvents           21                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus4.iew.memOrderViolationEvents           21                       # Number of memory order violations
system.switch_cpus4.iew.predictedTakenIncorrect        10895                       # Number of branches that were predicted taken incorrectly
system.switch_cpus4.iew.predictedNotTakenIncorrect         8424                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus4.iew.branchMispredicts        19319                       # Number of branch mispredicts detected at execute
system.switch_cpus4.iew.iewExecutedInsts      1172628                       # Number of executed instructions
system.switch_cpus4.iew.iewExecLoadInsts       198249                       # Number of load instructions executed
system.switch_cpus4.iew.iewExecSquashedInsts        17472                       # Number of squashed instructions skipped in execute
system.switch_cpus4.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus4.iew.exec_nop                    5                       # number of nop insts executed
system.switch_cpus4.iew.exec_refs              237738                       # number of memory reference insts executed
system.switch_cpus4.iew.exec_branches          176699                       # Number of branches executed
system.switch_cpus4.iew.exec_stores             39489                       # Number of stores executed
system.switch_cpus4.iew.exec_rate            0.447302                       # Inst execution rate
system.switch_cpus4.iew.wb_sent               1157380                       # cumulative count of insts sent to commit
system.switch_cpus4.iew.wb_count              1156783                       # cumulative count of insts written-back
system.switch_cpus4.iew.wb_producers           697590                       # num instructions producing a value
system.switch_cpus4.iew.wb_consumers          1562908                       # num instructions consuming a value
system.switch_cpus4.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus4.iew.wb_rate              0.441257                       # insts written-back per cycle
system.switch_cpus4.iew.wb_fanout            0.446341                       # average fanout of values written-back
system.switch_cpus4.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus4.commit.commitCommittedInsts       905292                       # The number of committed instructions
system.switch_cpus4.commit.commitCommittedOps      1027553                       # The number of committed instructions
system.switch_cpus4.commit.commitSquashedInsts       257345                       # The number of squashed insts skipped by commit
system.switch_cpus4.commit.commitNonSpecStalls          182                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus4.commit.branchMispredicts        17923                       # The number of times a branch was mispredicted
system.switch_cpus4.commit.committed_per_cycle::samples      2377318                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::mean     0.432232                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::stdev     1.294599                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::0      1990019     83.71%     83.71% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::1       155196      6.53%     90.24% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::2        96085      4.04%     94.28% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::3        31329      1.32%     95.60% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::4        49940      2.10%     97.70% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::5        10616      0.45%     98.14% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::6         6802      0.29%     98.43% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::7         6100      0.26%     98.69% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::8        31231      1.31%    100.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::total      2377318                       # Number of insts commited each cycle
system.switch_cpus4.commit.committedInsts       905292                       # Number of instructions committed
system.switch_cpus4.commit.committedOps       1027553                       # Number of ops (including micro ops) committed
system.switch_cpus4.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus4.commit.refs                211894                       # Number of memory references committed
system.switch_cpus4.commit.loads               173393                       # Number of loads committed
system.switch_cpus4.commit.membars                 90                       # Number of memory barriers committed
system.switch_cpus4.commit.branches            156836                       # Number of branches committed
system.switch_cpus4.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus4.commit.int_insts           900643                       # Number of committed integer instructions.
system.switch_cpus4.commit.function_calls        13685                       # Number of function calls committed.
system.switch_cpus4.commit.bw_lim_events        31231                       # number cycles where commit BW limit reached
system.switch_cpus4.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus4.rob.rob_reads             3630972                       # The number of ROB reads
system.switch_cpus4.rob.rob_writes            2610562                       # The number of ROB writes
system.switch_cpus4.timesIdled                  48213                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus4.idleCycles                 203528                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus4.committedInsts             905292                       # Number of Instructions Simulated
system.switch_cpus4.committedOps              1027553                       # Number of Ops (including micro ops) Simulated
system.switch_cpus4.committedInsts_total       905292                       # Number of Instructions Simulated
system.switch_cpus4.cpi                      2.895817                       # CPI: Cycles Per Instruction
system.switch_cpus4.cpi_total                2.895817                       # CPI: Total CPI of All Threads
system.switch_cpus4.ipc                      0.345326                       # IPC: Instructions Per Cycle
system.switch_cpus4.ipc_total                0.345326                       # IPC: Total IPC of All Threads
system.switch_cpus4.int_regfile_reads         5431661                       # number of integer regfile reads
system.switch_cpus4.int_regfile_writes        1518283                       # number of integer regfile writes
system.switch_cpus4.misc_regfile_reads        1357199                       # number of misc regfile reads
system.switch_cpus4.misc_regfile_writes           182                       # number of misc regfile writes
system.switch_cpus5.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus5.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus5.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus5.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus5.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus5.dtb.write_misses                0                       # DTB write misses
system.switch_cpus5.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus5.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus5.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus5.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus5.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus5.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus5.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus5.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus5.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus5.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus5.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus5.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus5.dtb.hits                        0                       # DTB hits
system.switch_cpus5.dtb.misses                      0                       # DTB misses
system.switch_cpus5.dtb.accesses                    0                       # DTB accesses
system.switch_cpus5.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus5.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus5.itb.read_hits                   0                       # DTB read hits
system.switch_cpus5.itb.read_misses                 0                       # DTB read misses
system.switch_cpus5.itb.write_hits                  0                       # DTB write hits
system.switch_cpus5.itb.write_misses                0                       # DTB write misses
system.switch_cpus5.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus5.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus5.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus5.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus5.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus5.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus5.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus5.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus5.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus5.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus5.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus5.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus5.itb.hits                        0                       # DTB hits
system.switch_cpus5.itb.misses                      0                       # DTB misses
system.switch_cpus5.itb.accesses                    0                       # DTB accesses
system.cpu5.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus5.numCycles                 2621560                       # number of cpu cycles simulated
system.switch_cpus5.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus5.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus5.BPredUnit.lookups          206213                       # Number of BP lookups
system.switch_cpus5.BPredUnit.condPredicted       168262                       # Number of conditional branches predicted
system.switch_cpus5.BPredUnit.condIncorrect        21615                       # Number of conditional branches incorrect
system.switch_cpus5.BPredUnit.BTBLookups        83422                       # Number of BTB lookups
system.switch_cpus5.BPredUnit.BTBHits           78688                       # Number of BTB hits
system.switch_cpus5.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus5.BPredUnit.usedRAS           20567                       # Number of times the RAS was used to get a target.
system.switch_cpus5.BPredUnit.RASInCorrect          932                       # Number of incorrect RAS predictions.
system.switch_cpus5.fetch.icacheStallCycles      1998652                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus5.fetch.Insts               1219124                       # Number of instructions fetch has processed
system.switch_cpus5.fetch.Branches             206213                       # Number of branches that fetch encountered
system.switch_cpus5.fetch.predictedBranches        99255                       # Number of branches that fetch has predicted taken
system.switch_cpus5.fetch.Cycles               250261                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus5.fetch.SquashCycles          67325                       # Number of cycles fetch has spent squashing
system.switch_cpus5.fetch.BlockedCycles         64159                       # Number of cycles fetch has spent blocked
system.switch_cpus5.fetch.CacheLines           124635                       # Number of cache lines fetched
system.switch_cpus5.fetch.IcacheSquashes        21697                       # Number of outstanding Icache misses that were squashed
system.switch_cpus5.fetch.rateDist::samples      2358002                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::mean     0.628405                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::stdev     1.994758                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::0         2107741     89.39%     89.39% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::1           13108      0.56%     89.94% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::2           21075      0.89%     90.84% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::3           31718      1.35%     92.18% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::4           13230      0.56%     92.74% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::5           15522      0.66%     93.40% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::6           16322      0.69%     94.09% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::7           11381      0.48%     94.58% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::8          127905      5.42%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::total      2358002                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.branchRate         0.078660                       # Number of branch fetches per cycle
system.switch_cpus5.fetch.rate               0.465038                       # Number of inst fetches per cycle
system.switch_cpus5.decode.IdleCycles         1974158                       # Number of cycles decode is idle
system.switch_cpus5.decode.BlockedCycles        89293                       # Number of cycles decode is blocked
system.switch_cpus5.decode.RunCycles           248570                       # Number of cycles decode is running
system.switch_cpus5.decode.UnblockCycles         1378                       # Number of cycles decode is unblocking
system.switch_cpus5.decode.SquashCycles         44602                       # Number of cycles decode is squashing
system.switch_cpus5.decode.BranchResolved        33394                       # Number of times decode resolved a branch
system.switch_cpus5.decode.BranchMispred          329                       # Number of times decode detected a branch misprediction
system.switch_cpus5.decode.DecodedInsts       1478153                       # Number of instructions handled by decode
system.switch_cpus5.decode.SquashedInsts         1091                       # Number of squashed instructions handled by decode
system.switch_cpus5.rename.SquashCycles         44602                       # Number of cycles rename is squashing
system.switch_cpus5.rename.IdleCycles         1979110                       # Number of cycles rename is idle
system.switch_cpus5.rename.BlockCycles          38401                       # Number of cycles rename is blocking
system.switch_cpus5.rename.serializeStallCycles        35546                       # count of cycles rename stalled for serializing inst
system.switch_cpus5.rename.RunCycles           245132                       # Number of cycles rename is running
system.switch_cpus5.rename.UnblockCycles        15199                       # Number of cycles rename is unblocking
system.switch_cpus5.rename.RenamedInsts       1475524                       # Number of instructions processed by rename
system.switch_cpus5.rename.ROBFullEvents          959                       # Number of times rename has blocked due to ROB full
system.switch_cpus5.rename.IQFullEvents          2560                       # Number of times rename has blocked due to IQ full
system.switch_cpus5.rename.LSQFullEvents         7698                       # Number of times rename has blocked due to LSQ full
system.switch_cpus5.rename.FullRegisterEvents         1234                       # Number of times there has been no free registers
system.switch_cpus5.rename.RenamedOperands      2019252                       # Number of destination operands rename has renamed
system.switch_cpus5.rename.RenameLookups      6877310                       # Number of register rename lookups that rename has made
system.switch_cpus5.rename.int_rename_lookups      6877310                       # Number of integer rename lookups
system.switch_cpus5.rename.CommittedMaps      1671187                       # Number of HB maps that are committed
system.switch_cpus5.rename.UndoneMaps          348045                       # Number of HB maps that are undone due to squashing
system.switch_cpus5.rename.serializingInsts          326                       # count of serializing insts renamed
system.switch_cpus5.rename.tempSerializingInsts          173                       # count of temporary serializing insts renamed
system.switch_cpus5.rename.skidInsts            44106                       # count of insts added to the skid buffer
system.switch_cpus5.memDep0.insertedLoads       148943                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus5.memDep0.insertedStores        82568                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus5.memDep0.conflictingLoads         4079                       # Number of conflicting loads.
system.switch_cpus5.memDep0.conflictingStores        15857                       # Number of conflicting stores.
system.switch_cpus5.iq.iqInstsAdded           1470795                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus5.iq.iqNonSpecInstsAdded          325                       # Number of non-speculative instructions added to the IQ
system.switch_cpus5.iq.iqInstsIssued          1375485                       # Number of instructions issued
system.switch_cpus5.iq.iqSquashedInstsIssued         2086                       # Number of squashed instructions issued
system.switch_cpus5.iq.iqSquashedInstsExamined       221348                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus5.iq.iqSquashedOperandsExamined       507847                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus5.iq.iqSquashedNonSpecRemoved           21                       # Number of squashed non-spec instructions that were removed
system.switch_cpus5.iq.issued_per_cycle::samples      2358002                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::mean     0.583326                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::stdev     1.269038                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::0      1773089     75.19%     75.19% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::1       236755     10.04%     85.24% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::2       130903      5.55%     90.79% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::3        86131      3.65%     94.44% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::4        78999      3.35%     97.79% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::5        24304      1.03%     98.82% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::6        17718      0.75%     99.57% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::7         6117      0.26%     99.83% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::8         3986      0.17%    100.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::total      2358002                       # Number of insts issued each cycle
system.switch_cpus5.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntAlu            397     11.73%     11.73% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntMult             0      0.00%     11.73% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntDiv              0      0.00%     11.73% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatAdd            0      0.00%     11.73% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatCmp            0      0.00%     11.73% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatCvt            0      0.00%     11.73% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatMult            0      0.00%     11.73% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatDiv            0      0.00%     11.73% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatSqrt            0      0.00%     11.73% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAdd             0      0.00%     11.73% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAddAcc            0      0.00%     11.73% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAlu             0      0.00%     11.73% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdCmp             0      0.00%     11.73% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdCvt             0      0.00%     11.73% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMisc            0      0.00%     11.73% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMult            0      0.00%     11.73% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMultAcc            0      0.00%     11.73% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdShift            0      0.00%     11.73% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdShiftAcc            0      0.00%     11.73% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdSqrt            0      0.00%     11.73% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatAdd            0      0.00%     11.73% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatAlu            0      0.00%     11.73% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatCmp            0      0.00%     11.73% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatCvt            0      0.00%     11.73% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatDiv            0      0.00%     11.73% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMisc            0      0.00%     11.73% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMult            0      0.00%     11.73% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.73% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatSqrt            0      0.00%     11.73% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::MemRead          1395     41.21%     52.94% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::MemWrite         1593     47.06%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntAlu      1132912     82.36%     82.36% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntMult        25309      1.84%     84.20% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntDiv            0      0.00%     84.20% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatAdd            0      0.00%     84.20% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatCmp            0      0.00%     84.20% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatCvt            0      0.00%     84.20% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatMult            0      0.00%     84.20% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatDiv            0      0.00%     84.20% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatSqrt            0      0.00%     84.20% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAdd            0      0.00%     84.20% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAddAcc            0      0.00%     84.20% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAlu            0      0.00%     84.20% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdCmp            0      0.00%     84.20% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdCvt            0      0.00%     84.20% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMisc            0      0.00%     84.20% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMult            0      0.00%     84.20% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMultAcc            0      0.00%     84.20% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdShift            0      0.00%     84.20% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.20% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdSqrt            0      0.00%     84.20% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.20% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.20% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.20% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.20% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.20% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMisc          153      0.01%     84.22% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMult            0      0.00%     84.22% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.22% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.22% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::MemRead       136107      9.90%     94.11% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::MemWrite        81004      5.89%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::total       1375485                       # Type of FU issued
system.switch_cpus5.iq.rate                  0.524682                       # Inst issue rate
system.switch_cpus5.iq.fu_busy_cnt               3385                       # FU busy when requested
system.switch_cpus5.iq.fu_busy_rate          0.002461                       # FU busy rate (busy events/executed inst)
system.switch_cpus5.iq.int_inst_queue_reads      5114442                       # Number of integer instruction queue reads
system.switch_cpus5.iq.int_inst_queue_writes      1692530                       # Number of integer instruction queue writes
system.switch_cpus5.iq.int_inst_queue_wakeup_accesses      1350377                       # Number of integer instruction queue wakeup accesses
system.switch_cpus5.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus5.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus5.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus5.iq.int_alu_accesses       1378870                       # Number of integer alu accesses
system.switch_cpus5.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus5.iew.lsq.thread0.forwLoads         6481                       # Number of loads that had data forwarded from stores
system.switch_cpus5.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus5.iew.lsq.thread0.squashedLoads        30679                       # Number of loads squashed
system.switch_cpus5.iew.lsq.thread0.ignoredResponses            5                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus5.iew.lsq.thread0.memOrderViolation           63                       # Number of memory ordering violations
system.switch_cpus5.iew.lsq.thread0.squashedStores         5176                       # Number of stores squashed
system.switch_cpus5.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus5.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus5.iew.lsq.thread0.rescheduledLoads         1084                       # Number of loads that were rescheduled
system.switch_cpus5.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus5.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus5.iew.iewSquashCycles         44602                       # Number of cycles IEW is squashing
system.switch_cpus5.iew.iewBlockCycles          28541                       # Number of cycles IEW is blocking
system.switch_cpus5.iew.iewUnblockCycles         1603                       # Number of cycles IEW is unblocking
system.switch_cpus5.iew.iewDispatchedInsts      1471120                       # Number of instructions dispatched to IQ
system.switch_cpus5.iew.iewDispSquashedInsts           65                       # Number of squashed instructions skipped by dispatch
system.switch_cpus5.iew.iewDispLoadInsts       148943                       # Number of dispatched load instructions
system.switch_cpus5.iew.iewDispStoreInsts        82568                       # Number of dispatched store instructions
system.switch_cpus5.iew.iewDispNonSpecInsts          173                       # Number of dispatched non-speculative instructions
system.switch_cpus5.iew.iewIQFullEvents           862                       # Number of times the IQ has become full, causing a stall
system.switch_cpus5.iew.iewLSQFullEvents           41                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus5.iew.memOrderViolationEvents           63                       # Number of memory order violations
system.switch_cpus5.iew.predictedTakenIncorrect        11836                       # Number of branches that were predicted taken incorrectly
system.switch_cpus5.iew.predictedNotTakenIncorrect        13327                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus5.iew.branchMispredicts        25163                       # Number of branch mispredicts detected at execute
system.switch_cpus5.iew.iewExecutedInsts      1355463                       # Number of executed instructions
system.switch_cpus5.iew.iewExecLoadInsts       128804                       # Number of load instructions executed
system.switch_cpus5.iew.iewExecSquashedInsts        20021                       # Number of squashed instructions skipped in execute
system.switch_cpus5.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus5.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus5.iew.exec_refs              209636                       # number of memory reference insts executed
system.switch_cpus5.iew.exec_branches          183867                       # Number of branches executed
system.switch_cpus5.iew.exec_stores             80832                       # Number of stores executed
system.switch_cpus5.iew.exec_rate            0.517044                       # Inst execution rate
system.switch_cpus5.iew.wb_sent               1350470                       # cumulative count of insts sent to commit
system.switch_cpus5.iew.wb_count              1350377                       # cumulative count of insts written-back
system.switch_cpus5.iew.wb_producers           799512                       # num instructions producing a value
system.switch_cpus5.iew.wb_consumers          2028178                       # num instructions consuming a value
system.switch_cpus5.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus5.iew.wb_rate              0.515104                       # insts written-back per cycle
system.switch_cpus5.iew.wb_fanout            0.394202                       # average fanout of values written-back
system.switch_cpus5.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus5.commit.commitCommittedInsts      1001274                       # The number of committed instructions
system.switch_cpus5.commit.commitCommittedOps      1220916                       # The number of committed instructions
system.switch_cpus5.commit.commitSquashedInsts       251372                       # The number of squashed insts skipped by commit
system.switch_cpus5.commit.commitNonSpecStalls          304                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus5.commit.branchMispredicts        22024                       # The number of times a branch was mispredicted
system.switch_cpus5.commit.committed_per_cycle::samples      2313399                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::mean     0.527759                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::stdev     1.379041                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::0      1818829     78.62%     78.62% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::1       235547     10.18%     88.80% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::2        97533      4.22%     93.02% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::3        50316      2.17%     95.19% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::4        37234      1.61%     96.80% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::5        21303      0.92%     97.72% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::6        13065      0.56%     98.29% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::7        11062      0.48%     98.77% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::8        28510      1.23%    100.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::total      2313399                       # Number of insts commited each cycle
system.switch_cpus5.commit.committedInsts      1001274                       # Number of instructions committed
system.switch_cpus5.commit.committedOps       1220916                       # Number of ops (including micro ops) committed
system.switch_cpus5.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus5.commit.refs                195653                       # Number of memory references committed
system.switch_cpus5.commit.loads               118261                       # Number of loads committed
system.switch_cpus5.commit.membars                152                       # Number of memory barriers committed
system.switch_cpus5.commit.branches            169580                       # Number of branches committed
system.switch_cpus5.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus5.commit.int_insts          1103776                       # Number of committed integer instructions.
system.switch_cpus5.commit.function_calls        23800                       # Number of function calls committed.
system.switch_cpus5.commit.bw_lim_events        28510                       # number cycles where commit BW limit reached
system.switch_cpus5.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus5.rob.rob_reads             3757177                       # The number of ROB reads
system.switch_cpus5.rob.rob_writes            2989205                       # The number of ROB writes
system.switch_cpus5.timesIdled                  35233                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus5.idleCycles                 263558                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus5.committedInsts            1001274                       # Number of Instructions Simulated
system.switch_cpus5.committedOps              1220916                       # Number of Ops (including micro ops) Simulated
system.switch_cpus5.committedInsts_total      1001274                       # Number of Instructions Simulated
system.switch_cpus5.cpi                      2.618224                       # CPI: Cycles Per Instruction
system.switch_cpus5.cpi_total                2.618224                       # CPI: Total CPI of All Threads
system.switch_cpus5.ipc                      0.381938                       # IPC: Instructions Per Cycle
system.switch_cpus5.ipc_total                0.381938                       # IPC: Total IPC of All Threads
system.switch_cpus5.int_regfile_reads         6151847                       # number of integer regfile reads
system.switch_cpus5.int_regfile_writes        1845766                       # number of integer regfile writes
system.switch_cpus5.misc_regfile_reads        1400473                       # number of misc regfile reads
system.switch_cpus5.misc_regfile_writes           304                       # number of misc regfile writes
system.switch_cpus6.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus6.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus6.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus6.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus6.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus6.dtb.write_misses                0                       # DTB write misses
system.switch_cpus6.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus6.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus6.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus6.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus6.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus6.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus6.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus6.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus6.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus6.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus6.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus6.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus6.dtb.hits                        0                       # DTB hits
system.switch_cpus6.dtb.misses                      0                       # DTB misses
system.switch_cpus6.dtb.accesses                    0                       # DTB accesses
system.switch_cpus6.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus6.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus6.itb.read_hits                   0                       # DTB read hits
system.switch_cpus6.itb.read_misses                 0                       # DTB read misses
system.switch_cpus6.itb.write_hits                  0                       # DTB write hits
system.switch_cpus6.itb.write_misses                0                       # DTB write misses
system.switch_cpus6.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus6.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus6.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus6.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus6.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus6.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus6.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus6.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus6.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus6.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus6.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus6.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus6.itb.hits                        0                       # DTB hits
system.switch_cpus6.itb.misses                      0                       # DTB misses
system.switch_cpus6.itb.accesses                    0                       # DTB accesses
system.cpu6.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus6.numCycles                 2621560                       # number of cpu cycles simulated
system.switch_cpus6.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus6.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus6.BPredUnit.lookups          214356                       # Number of BP lookups
system.switch_cpus6.BPredUnit.condPredicted       175594                       # Number of conditional branches predicted
system.switch_cpus6.BPredUnit.condIncorrect        22703                       # Number of conditional branches incorrect
system.switch_cpus6.BPredUnit.BTBLookups        87087                       # Number of BTB lookups
system.switch_cpus6.BPredUnit.BTBHits           81877                       # Number of BTB hits
system.switch_cpus6.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus6.BPredUnit.usedRAS           21545                       # Number of times the RAS was used to get a target.
system.switch_cpus6.BPredUnit.RASInCorrect          979                       # Number of incorrect RAS predictions.
system.switch_cpus6.fetch.icacheStallCycles      2051428                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus6.fetch.Insts               1224863                       # Number of instructions fetch has processed
system.switch_cpus6.fetch.Branches             214356                       # Number of branches that fetch encountered
system.switch_cpus6.fetch.predictedBranches       103422                       # Number of branches that fetch has predicted taken
system.switch_cpus6.fetch.Cycles               268214                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus6.fetch.SquashCycles          65324                       # Number of cycles fetch has spent squashing
system.switch_cpus6.fetch.BlockedCycles         56413                       # Number of cycles fetch has spent blocked
system.switch_cpus6.fetch.CacheLines           127916                       # Number of cache lines fetched
system.switch_cpus6.fetch.IcacheSquashes        22459                       # Number of outstanding Icache misses that were squashed
system.switch_cpus6.fetch.rateDist::samples      2418316                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::mean     0.619983                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::stdev     1.976018                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::0         2150102     88.91%     88.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::1           28723      1.19%     90.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::2           33296      1.38%     91.47% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::3           18167      0.75%     92.22% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::4           20602      0.85%     93.08% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::5           11762      0.49%     93.56% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::6            8054      0.33%     93.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::7           20924      0.87%     94.76% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::8          126686      5.24%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::total      2418316                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.branchRate         0.081767                       # Number of branch fetches per cycle
system.switch_cpus6.fetch.rate               0.467227                       # Number of inst fetches per cycle
system.switch_cpus6.decode.IdleCycles         2034180                       # Number of cycles decode is idle
system.switch_cpus6.decode.BlockedCycles        74271                       # Number of cycles decode is blocked
system.switch_cpus6.decode.RunCycles           265730                       # Number of cycles decode is running
system.switch_cpus6.decode.UnblockCycles         2230                       # Number of cycles decode is unblocking
system.switch_cpus6.decode.SquashCycles         41901                       # Number of cycles decode is squashing
system.switch_cpus6.decode.BranchResolved        34798                       # Number of times decode resolved a branch
system.switch_cpus6.decode.BranchMispred          360                       # Number of times decode detected a branch misprediction
system.switch_cpus6.decode.DecodedInsts       1494627                       # Number of instructions handled by decode
system.switch_cpus6.decode.SquashedInsts         1987                       # Number of squashed instructions handled by decode
system.switch_cpus6.rename.SquashCycles         41901                       # Number of cycles rename is squashing
system.switch_cpus6.rename.IdleCycles         2037922                       # Number of cycles rename is idle
system.switch_cpus6.rename.BlockCycles          15525                       # Number of cycles rename is blocking
system.switch_cpus6.rename.serializeStallCycles        49063                       # count of cycles rename stalled for serializing inst
system.switch_cpus6.rename.RunCycles           264261                       # Number of cycles rename is running
system.switch_cpus6.rename.UnblockCycles         9640                       # Number of cycles rename is unblocking
system.switch_cpus6.rename.RenamedInsts       1492756                       # Number of instructions processed by rename
system.switch_cpus6.rename.ROBFullEvents            1                       # Number of times rename has blocked due to ROB full
system.switch_cpus6.rename.IQFullEvents          2120                       # Number of times rename has blocked due to IQ full
system.switch_cpus6.rename.LSQFullEvents         4647                       # Number of times rename has blocked due to LSQ full
system.switch_cpus6.rename.RenamedOperands      2076441                       # Number of destination operands rename has renamed
system.switch_cpus6.rename.RenameLookups      6949526                       # Number of register rename lookups that rename has made
system.switch_cpus6.rename.int_rename_lookups      6949526                       # Number of integer rename lookups
system.switch_cpus6.rename.CommittedMaps      1741967                       # Number of HB maps that are committed
system.switch_cpus6.rename.UndoneMaps          334466                       # Number of HB maps that are undone due to squashing
system.switch_cpus6.rename.serializingInsts          380                       # count of serializing insts renamed
system.switch_cpus6.rename.tempSerializingInsts          210                       # count of temporary serializing insts renamed
system.switch_cpus6.rename.skidInsts            27884                       # count of insts added to the skid buffer
system.switch_cpus6.memDep0.insertedLoads       142741                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus6.memDep0.insertedStores        76946                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus6.memDep0.conflictingLoads         1798                       # Number of conflicting loads.
system.switch_cpus6.memDep0.conflictingStores        16296                       # Number of conflicting stores.
system.switch_cpus6.iq.iqInstsAdded           1488870                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus6.iq.iqNonSpecInstsAdded          380                       # Number of non-speculative instructions added to the IQ
system.switch_cpus6.iq.iqInstsIssued          1397378                       # Number of instructions issued
system.switch_cpus6.iq.iqSquashedInstsIssued         1868                       # Number of squashed instructions issued
system.switch_cpus6.iq.iqSquashedInstsExamined       204078                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus6.iq.iqSquashedOperandsExamined       477464                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus6.iq.iqSquashedNonSpecRemoved           40                       # Number of squashed non-spec instructions that were removed
system.switch_cpus6.iq.issued_per_cycle::samples      2418316                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::mean     0.577831                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::stdev     1.269410                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::0      1830723     75.70%     75.70% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::1       235903      9.75%     85.46% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::2       126852      5.25%     90.70% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::3        87771      3.63%     94.33% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::4        76981      3.18%     97.52% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::5        39407      1.63%     99.14% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::6         9873      0.41%     99.55% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::7         6187      0.26%     99.81% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::8         4619      0.19%    100.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::total      2418316                       # Number of insts issued each cycle
system.switch_cpus6.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntAlu            359     11.43%     11.43% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntMult             0      0.00%     11.43% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntDiv              0      0.00%     11.43% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatAdd            0      0.00%     11.43% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatCmp            0      0.00%     11.43% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatCvt            0      0.00%     11.43% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatMult            0      0.00%     11.43% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatDiv            0      0.00%     11.43% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatSqrt            0      0.00%     11.43% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAdd             0      0.00%     11.43% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAddAcc            0      0.00%     11.43% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAlu             0      0.00%     11.43% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdCmp             0      0.00%     11.43% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdCvt             0      0.00%     11.43% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMisc            0      0.00%     11.43% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMult            0      0.00%     11.43% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMultAcc            0      0.00%     11.43% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdShift            0      0.00%     11.43% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdShiftAcc            0      0.00%     11.43% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdSqrt            0      0.00%     11.43% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatAdd            0      0.00%     11.43% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatAlu            0      0.00%     11.43% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatCmp            0      0.00%     11.43% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatCvt            0      0.00%     11.43% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatDiv            0      0.00%     11.43% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMisc            0      0.00%     11.43% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMult            0      0.00%     11.43% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.43% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatSqrt            0      0.00%     11.43% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::MemRead          1419     45.19%     56.62% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::MemWrite         1362     43.38%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntAlu      1170535     83.77%     83.77% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntMult        21838      1.56%     85.33% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntDiv            0      0.00%     85.33% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatAdd            0      0.00%     85.33% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatCmp            0      0.00%     85.33% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatCvt            0      0.00%     85.33% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatMult            0      0.00%     85.33% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatDiv            0      0.00%     85.33% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatSqrt            0      0.00%     85.33% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAdd            0      0.00%     85.33% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAddAcc            0      0.00%     85.33% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAlu            0      0.00%     85.33% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdCmp            0      0.00%     85.33% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdCvt            0      0.00%     85.33% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMisc            0      0.00%     85.33% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMult            0      0.00%     85.33% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMultAcc            0      0.00%     85.33% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdShift            0      0.00%     85.33% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.33% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdSqrt            0      0.00%     85.33% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.33% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.33% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.33% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.33% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.33% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMisc          170      0.01%     85.34% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMult            0      0.00%     85.34% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.34% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.34% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::MemRead       128629      9.21%     94.55% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::MemWrite        76206      5.45%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::total       1397378                       # Type of FU issued
system.switch_cpus6.iq.rate                  0.533033                       # Inst issue rate
system.switch_cpus6.iq.fu_busy_cnt               3140                       # FU busy when requested
system.switch_cpus6.iq.fu_busy_rate          0.002247                       # FU busy rate (busy events/executed inst)
system.switch_cpus6.iq.int_inst_queue_reads      5218078                       # Number of integer instruction queue reads
system.switch_cpus6.iq.int_inst_queue_writes      1693363                       # Number of integer instruction queue writes
system.switch_cpus6.iq.int_inst_queue_wakeup_accesses      1372620                       # Number of integer instruction queue wakeup accesses
system.switch_cpus6.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus6.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus6.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus6.iq.int_alu_accesses       1400518                       # Number of integer alu accesses
system.switch_cpus6.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus6.iew.lsq.thread0.forwLoads         3554                       # Number of loads that had data forwarded from stores
system.switch_cpus6.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus6.iew.lsq.thread0.squashedLoads        27452                       # Number of loads squashed
system.switch_cpus6.iew.lsq.thread0.ignoredResponses           12                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus6.iew.lsq.thread0.memOrderViolation           35                       # Number of memory ordering violations
system.switch_cpus6.iew.lsq.thread0.squashedStores         2361                       # Number of stores squashed
system.switch_cpus6.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus6.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus6.iew.lsq.thread0.rescheduledLoads           85                       # Number of loads that were rescheduled
system.switch_cpus6.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus6.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus6.iew.iewSquashCycles         41901                       # Number of cycles IEW is squashing
system.switch_cpus6.iew.iewBlockCycles          11067                       # Number of cycles IEW is blocking
system.switch_cpus6.iew.iewUnblockCycles         1163                       # Number of cycles IEW is unblocking
system.switch_cpus6.iew.iewDispatchedInsts      1489255                       # Number of instructions dispatched to IQ
system.switch_cpus6.iew.iewDispSquashedInsts           13                       # Number of squashed instructions skipped by dispatch
system.switch_cpus6.iew.iewDispLoadInsts       142741                       # Number of dispatched load instructions
system.switch_cpus6.iew.iewDispStoreInsts        76946                       # Number of dispatched store instructions
system.switch_cpus6.iew.iewDispNonSpecInsts          210                       # Number of dispatched non-speculative instructions
system.switch_cpus6.iew.iewIQFullEvents           761                       # Number of times the IQ has become full, causing a stall
system.switch_cpus6.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus6.iew.memOrderViolationEvents           35                       # Number of memory order violations
system.switch_cpus6.iew.predictedTakenIncorrect        12480                       # Number of branches that were predicted taken incorrectly
system.switch_cpus6.iew.predictedNotTakenIncorrect        13225                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus6.iew.branchMispredicts        25705                       # Number of branch mispredicts detected at execute
system.switch_cpus6.iew.iewExecutedInsts      1375445                       # Number of executed instructions
system.switch_cpus6.iew.iewExecLoadInsts       120703                       # Number of load instructions executed
system.switch_cpus6.iew.iewExecSquashedInsts        21931                       # Number of squashed instructions skipped in execute
system.switch_cpus6.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus6.iew.exec_nop                    5                       # number of nop insts executed
system.switch_cpus6.iew.exec_refs              196869                       # number of memory reference insts executed
system.switch_cpus6.iew.exec_branches          191630                       # Number of branches executed
system.switch_cpus6.iew.exec_stores             76166                       # Number of stores executed
system.switch_cpus6.iew.exec_rate            0.524667                       # Inst execution rate
system.switch_cpus6.iew.wb_sent               1372714                       # cumulative count of insts sent to commit
system.switch_cpus6.iew.wb_count              1372620                       # cumulative count of insts written-back
system.switch_cpus6.iew.wb_producers           816662                       # num instructions producing a value
system.switch_cpus6.iew.wb_consumers          2141625                       # num instructions consuming a value
system.switch_cpus6.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus6.iew.wb_rate              0.523589                       # insts written-back per cycle
system.switch_cpus6.iew.wb_fanout            0.381328                       # average fanout of values written-back
system.switch_cpus6.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus6.commit.commitCommittedInsts      1022617                       # The number of committed instructions
system.switch_cpus6.commit.commitCommittedOps      1254669                       # The number of committed instructions
system.switch_cpus6.commit.commitSquashedInsts       234601                       # The number of squashed insts skipped by commit
system.switch_cpus6.commit.commitNonSpecStalls          340                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus6.commit.branchMispredicts        22679                       # The number of times a branch was mispredicted
system.switch_cpus6.commit.committed_per_cycle::samples      2376415                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::mean     0.527967                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::stdev     1.347250                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::0      1864071     78.44%     78.44% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::1       237749     10.00%     88.44% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::2        99657      4.19%     92.64% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::3        59370      2.50%     95.14% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::4        41238      1.74%     96.87% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::5        26867      1.13%     98.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::6        14206      0.60%     98.60% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::7        11083      0.47%     99.07% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::8        22174      0.93%    100.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::total      2376415                       # Number of insts commited each cycle
system.switch_cpus6.commit.committedInsts      1022617                       # Number of instructions committed
system.switch_cpus6.commit.committedOps       1254669                       # Number of ops (including micro ops) committed
system.switch_cpus6.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus6.commit.refs                189874                       # Number of memory references committed
system.switch_cpus6.commit.loads               115289                       # Number of loads committed
system.switch_cpus6.commit.membars                170                       # Number of memory barriers committed
system.switch_cpus6.commit.branches            179526                       # Number of branches committed
system.switch_cpus6.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus6.commit.int_insts          1131210                       # Number of committed integer instructions.
system.switch_cpus6.commit.function_calls        25547                       # Number of function calls committed.
system.switch_cpus6.commit.bw_lim_events        22174                       # number cycles where commit BW limit reached
system.switch_cpus6.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus6.rob.rob_reads             3843511                       # The number of ROB reads
system.switch_cpus6.rob.rob_writes            3020448                       # The number of ROB writes
system.switch_cpus6.timesIdled                  33320                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus6.idleCycles                 203244                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus6.committedInsts            1022617                       # Number of Instructions Simulated
system.switch_cpus6.committedOps              1254669                       # Number of Ops (including micro ops) Simulated
system.switch_cpus6.committedInsts_total      1022617                       # Number of Instructions Simulated
system.switch_cpus6.cpi                      2.563580                       # CPI: Cycles Per Instruction
system.switch_cpus6.cpi_total                2.563580                       # CPI: Total CPI of All Threads
system.switch_cpus6.ipc                      0.390080                       # IPC: Instructions Per Cycle
system.switch_cpus6.ipc_total                0.390080                       # IPC: Total IPC of All Threads
system.switch_cpus6.int_regfile_reads         6203334                       # number of integer regfile reads
system.switch_cpus6.int_regfile_writes        1907406                       # number of integer regfile writes
system.switch_cpus6.misc_regfile_reads        1393107                       # number of misc regfile reads
system.switch_cpus6.misc_regfile_writes           340                       # number of misc regfile writes
system.switch_cpus7.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus7.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus7.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus7.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus7.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus7.dtb.write_misses                0                       # DTB write misses
system.switch_cpus7.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus7.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus7.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus7.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus7.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus7.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus7.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus7.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus7.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus7.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus7.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus7.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus7.dtb.hits                        0                       # DTB hits
system.switch_cpus7.dtb.misses                      0                       # DTB misses
system.switch_cpus7.dtb.accesses                    0                       # DTB accesses
system.switch_cpus7.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus7.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus7.itb.read_hits                   0                       # DTB read hits
system.switch_cpus7.itb.read_misses                 0                       # DTB read misses
system.switch_cpus7.itb.write_hits                  0                       # DTB write hits
system.switch_cpus7.itb.write_misses                0                       # DTB write misses
system.switch_cpus7.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus7.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus7.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus7.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus7.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus7.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus7.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus7.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus7.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus7.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus7.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus7.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus7.itb.hits                        0                       # DTB hits
system.switch_cpus7.itb.misses                      0                       # DTB misses
system.switch_cpus7.itb.accesses                    0                       # DTB accesses
system.cpu7.workload.num_syscalls                   1                       # Number of system calls
system.switch_cpus7.numCycles                 2621560                       # number of cpu cycles simulated
system.switch_cpus7.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus7.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus7.BPredUnit.lookups          202498                       # Number of BP lookups
system.switch_cpus7.BPredUnit.condPredicted       178605                       # Number of conditional branches predicted
system.switch_cpus7.BPredUnit.condIncorrect        18394                       # Number of conditional branches incorrect
system.switch_cpus7.BPredUnit.BTBLookups       129302                       # Number of BTB lookups
system.switch_cpus7.BPredUnit.BTBHits          123321                       # Number of BTB hits
system.switch_cpus7.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus7.BPredUnit.usedRAS           12963                       # Number of times the RAS was used to get a target.
system.switch_cpus7.BPredUnit.RASInCorrect          598                       # Number of incorrect RAS predictions.
system.switch_cpus7.fetch.icacheStallCycles      2091255                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus7.fetch.Insts               1149741                       # Number of instructions fetch has processed
system.switch_cpus7.fetch.Branches             202498                       # Number of branches that fetch encountered
system.switch_cpus7.fetch.predictedBranches       136284                       # Number of branches that fetch has predicted taken
system.switch_cpus7.fetch.Cycles               254046                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus7.fetch.SquashCycles          59991                       # Number of cycles fetch has spent squashing
system.switch_cpus7.fetch.BlockedCycles         30625                       # Number of cycles fetch has spent blocked
system.switch_cpus7.fetch.CacheLines           128650                       # Number of cache lines fetched
system.switch_cpus7.fetch.IcacheSquashes        17863                       # Number of outstanding Icache misses that were squashed
system.switch_cpus7.fetch.rateDist::samples      2417407                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::mean     0.538584                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::stdev     1.800158                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::0         2163361     89.49%     89.49% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::1           36393      1.51%     91.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::2           20713      0.86%     91.85% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::3           35978      1.49%     93.34% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::4           12683      0.52%     93.87% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::5           33160      1.37%     95.24% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::6            5658      0.23%     95.47% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::7            9945      0.41%     95.88% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::8           99516      4.12%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::total      2417407                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.branchRate         0.077243                       # Number of branch fetches per cycle
system.switch_cpus7.fetch.rate               0.438571                       # Number of inst fetches per cycle
system.switch_cpus7.decode.IdleCycles         2074506                       # Number of cycles decode is idle
system.switch_cpus7.decode.BlockedCycles        48172                       # Number of cycles decode is blocked
system.switch_cpus7.decode.RunCycles           253332                       # Number of cycles decode is running
system.switch_cpus7.decode.UnblockCycles          328                       # Number of cycles decode is unblocking
system.switch_cpus7.decode.SquashCycles         41066                       # Number of cycles decode is squashing
system.switch_cpus7.decode.BranchResolved        20585                       # Number of times decode resolved a branch
system.switch_cpus7.decode.BranchMispred          416                       # Number of times decode detected a branch misprediction
system.switch_cpus7.decode.DecodedInsts       1297131                       # Number of instructions handled by decode
system.switch_cpus7.decode.SquashedInsts         1698                       # Number of squashed instructions handled by decode
system.switch_cpus7.rename.SquashCycles         41066                       # Number of cycles rename is squashing
system.switch_cpus7.rename.IdleCycles         2076803                       # Number of cycles rename is idle
system.switch_cpus7.rename.BlockCycles          26551                       # Number of cycles rename is blocking
system.switch_cpus7.rename.serializeStallCycles        15142                       # count of cycles rename stalled for serializing inst
system.switch_cpus7.rename.RunCycles           251146                       # Number of cycles rename is running
system.switch_cpus7.rename.UnblockCycles         6696                       # Number of cycles rename is unblocking
system.switch_cpus7.rename.RenamedInsts       1294224                       # Number of instructions processed by rename
system.switch_cpus7.rename.ROBFullEvents            9                       # Number of times rename has blocked due to ROB full
system.switch_cpus7.rename.IQFullEvents          1133                       # Number of times rename has blocked due to IQ full
system.switch_cpus7.rename.LSQFullEvents         4793                       # Number of times rename has blocked due to LSQ full
system.switch_cpus7.rename.RenamedOperands      1708671                       # Number of destination operands rename has renamed
system.switch_cpus7.rename.RenameLookups      5884437                       # Number of register rename lookups that rename has made
system.switch_cpus7.rename.int_rename_lookups      5884437                       # Number of integer rename lookups
system.switch_cpus7.rename.CommittedMaps      1347221                       # Number of HB maps that are committed
system.switch_cpus7.rename.UndoneMaps          361420                       # Number of HB maps that are undone due to squashing
system.switch_cpus7.rename.serializingInsts          186                       # count of serializing insts renamed
system.switch_cpus7.rename.tempSerializingInsts           99                       # count of temporary serializing insts renamed
system.switch_cpus7.rename.skidInsts            17873                       # count of insts added to the skid buffer
system.switch_cpus7.memDep0.insertedLoads       223741                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus7.memDep0.insertedStores        40204                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus7.memDep0.conflictingLoads          382                       # Number of conflicting loads.
system.switch_cpus7.memDep0.conflictingStores         8921                       # Number of conflicting stores.
system.switch_cpus7.iq.iqInstsAdded           1284908                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus7.iq.iqNonSpecInstsAdded          189                       # Number of non-speculative instructions added to the IQ
system.switch_cpus7.iq.iqInstsIssued          1189661                       # Number of instructions issued
system.switch_cpus7.iq.iqSquashedInstsIssued         1212                       # Number of squashed instructions issued
system.switch_cpus7.iq.iqSquashedInstsExamined       256079                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus7.iq.iqSquashedOperandsExamined       547218                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus7.iq.iqSquashedNonSpecRemoved            7                       # Number of squashed non-spec instructions that were removed
system.switch_cpus7.iq.issued_per_cycle::samples      2417407                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::mean     0.492123                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::stdev     1.115306                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::0      1899953     78.59%     78.59% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::1       167297      6.92%     85.52% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::2       165305      6.84%     92.35% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::3        97925      4.05%     96.40% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::4        54912      2.27%     98.68% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::5        14857      0.61%     99.29% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::6        16393      0.68%     99.97% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::7          432      0.02%     99.99% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::8          333      0.01%    100.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::total      2417407                       # Number of insts issued each cycle
system.switch_cpus7.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntAlu           2263     58.28%     58.28% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntMult             0      0.00%     58.28% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntDiv              0      0.00%     58.28% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatAdd            0      0.00%     58.28% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatCmp            0      0.00%     58.28% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatCvt            0      0.00%     58.28% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatMult            0      0.00%     58.28% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatDiv            0      0.00%     58.28% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatSqrt            0      0.00%     58.28% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAdd             0      0.00%     58.28% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAddAcc            0      0.00%     58.28% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAlu             0      0.00%     58.28% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdCmp             0      0.00%     58.28% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdCvt             0      0.00%     58.28% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMisc            0      0.00%     58.28% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMult            0      0.00%     58.28% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMultAcc            0      0.00%     58.28% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdShift            0      0.00%     58.28% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdShiftAcc            0      0.00%     58.28% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdSqrt            0      0.00%     58.28% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatAdd            0      0.00%     58.28% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatAlu            0      0.00%     58.28% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatCmp            0      0.00%     58.28% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatCvt            0      0.00%     58.28% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatDiv            0      0.00%     58.28% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMisc            0      0.00%     58.28% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMult            0      0.00%     58.28% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMultAcc            0      0.00%     58.28% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatSqrt            0      0.00%     58.28% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::MemRead           901     23.20%     81.48% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::MemWrite          719     18.52%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntAlu       938653     78.90%     78.90% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntMult         9877      0.83%     79.73% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntDiv            0      0.00%     79.73% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatAdd            0      0.00%     79.73% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatCmp            0      0.00%     79.73% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatCvt            0      0.00%     79.73% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatMult            0      0.00%     79.73% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatDiv            0      0.00%     79.73% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatSqrt            0      0.00%     79.73% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAdd            0      0.00%     79.73% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAddAcc            0      0.00%     79.73% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAlu            0      0.00%     79.73% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdCmp            0      0.00%     79.73% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdCvt            0      0.00%     79.73% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMisc            0      0.00%     79.73% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMult            0      0.00%     79.73% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMultAcc            0      0.00%     79.73% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdShift            0      0.00%     79.73% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.73% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdSqrt            0      0.00%     79.73% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.73% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.73% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.73% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.73% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.73% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMisc           88      0.01%     79.74% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMult            0      0.00%     79.74% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.74% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.74% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::MemRead       201508     16.94%     96.68% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::MemWrite        39535      3.32%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::total       1189661                       # Type of FU issued
system.switch_cpus7.iq.rate                  0.453799                       # Inst issue rate
system.switch_cpus7.iq.fu_busy_cnt               3883                       # FU busy when requested
system.switch_cpus7.iq.fu_busy_rate          0.003264                       # FU busy rate (busy events/executed inst)
system.switch_cpus7.iq.int_inst_queue_reads      4801824                       # Number of integer instruction queue reads
system.switch_cpus7.iq.int_inst_queue_writes      1541197                       # Number of integer instruction queue writes
system.switch_cpus7.iq.int_inst_queue_wakeup_accesses      1155963                       # Number of integer instruction queue wakeup accesses
system.switch_cpus7.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus7.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus7.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus7.iq.int_alu_accesses       1193544                       # Number of integer alu accesses
system.switch_cpus7.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus7.iew.lsq.thread0.forwLoads         1047                       # Number of loads that had data forwarded from stores
system.switch_cpus7.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus7.iew.lsq.thread0.squashedLoads        50857                       # Number of loads squashed
system.switch_cpus7.iew.lsq.thread0.ignoredResponses            7                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus7.iew.lsq.thread0.memOrderViolation           23                       # Number of memory ordering violations
system.switch_cpus7.iew.lsq.thread0.squashedStores         1705                       # Number of stores squashed
system.switch_cpus7.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus7.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus7.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus7.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus7.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus7.iew.iewSquashCycles         41066                       # Number of cycles IEW is squashing
system.switch_cpus7.iew.iewBlockCycles          19940                       # Number of cycles IEW is blocking
system.switch_cpus7.iew.iewUnblockCycles          819                       # Number of cycles IEW is unblocking
system.switch_cpus7.iew.iewDispatchedInsts      1285102                       # Number of instructions dispatched to IQ
system.switch_cpus7.iew.iewDispSquashedInsts          170                       # Number of squashed instructions skipped by dispatch
system.switch_cpus7.iew.iewDispLoadInsts       223741                       # Number of dispatched load instructions
system.switch_cpus7.iew.iewDispStoreInsts        40204                       # Number of dispatched store instructions
system.switch_cpus7.iew.iewDispNonSpecInsts           98                       # Number of dispatched non-speculative instructions
system.switch_cpus7.iew.iewIQFullEvents           445                       # Number of times the IQ has become full, causing a stall
system.switch_cpus7.iew.iewLSQFullEvents           20                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus7.iew.memOrderViolationEvents           23                       # Number of memory order violations
system.switch_cpus7.iew.predictedTakenIncorrect        10996                       # Number of branches that were predicted taken incorrectly
system.switch_cpus7.iew.predictedNotTakenIncorrect         8478                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus7.iew.branchMispredicts        19474                       # Number of branch mispredicts detected at execute
system.switch_cpus7.iew.iewExecutedInsts      1171740                       # Number of executed instructions
system.switch_cpus7.iew.iewExecLoadInsts       197744                       # Number of load instructions executed
system.switch_cpus7.iew.iewExecSquashedInsts        17921                       # Number of squashed instructions skipped in execute
system.switch_cpus7.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus7.iew.exec_nop                    5                       # number of nop insts executed
system.switch_cpus7.iew.exec_refs              237249                       # number of memory reference insts executed
system.switch_cpus7.iew.exec_branches          176367                       # Number of branches executed
system.switch_cpus7.iew.exec_stores             39505                       # Number of stores executed
system.switch_cpus7.iew.exec_rate            0.446963                       # Inst execution rate
system.switch_cpus7.iew.wb_sent               1156603                       # cumulative count of insts sent to commit
system.switch_cpus7.iew.wb_count              1155963                       # cumulative count of insts written-back
system.switch_cpus7.iew.wb_producers           697043                       # num instructions producing a value
system.switch_cpus7.iew.wb_consumers          1565025                       # num instructions consuming a value
system.switch_cpus7.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus7.iew.wb_rate              0.440945                       # insts written-back per cycle
system.switch_cpus7.iew.wb_fanout            0.445388                       # average fanout of values written-back
system.switch_cpus7.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus7.commit.commitCommittedInsts       903558                       # The number of committed instructions
system.switch_cpus7.commit.commitCommittedOps      1025819                       # The number of committed instructions
system.switch_cpus7.commit.commitSquashedInsts       259320                       # The number of squashed insts skipped by commit
system.switch_cpus7.commit.commitNonSpecStalls          182                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus7.commit.branchMispredicts        18080                       # The number of times a branch was mispredicted
system.switch_cpus7.commit.committed_per_cycle::samples      2376341                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::mean     0.431680                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::stdev     1.293769                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::0      1989665     83.73%     83.73% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::1       154915      6.52%     90.25% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::2        96042      4.04%     94.29% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::3        31185      1.31%     95.60% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::4        49871      2.10%     97.70% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::5        10573      0.44%     98.14% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::6         6862      0.29%     98.43% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::7         6080      0.26%     98.69% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::8        31148      1.31%    100.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::total      2376341                       # Number of insts commited each cycle
system.switch_cpus7.commit.committedInsts       903558                       # Number of instructions committed
system.switch_cpus7.commit.committedOps       1025819                       # Number of ops (including micro ops) committed
system.switch_cpus7.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus7.commit.refs                211374                       # Number of memory references committed
system.switch_cpus7.commit.loads               172875                       # Number of loads committed
system.switch_cpus7.commit.membars                 90                       # Number of memory barriers committed
system.switch_cpus7.commit.branches            156550                       # Number of branches committed
system.switch_cpus7.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus7.commit.int_insts           899193                       # Number of committed integer instructions.
system.switch_cpus7.commit.function_calls        13684                       # Number of function calls committed.
system.switch_cpus7.commit.bw_lim_events        31148                       # number cycles where commit BW limit reached
system.switch_cpus7.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus7.rob.rob_reads             3630319                       # The number of ROB reads
system.switch_cpus7.rob.rob_writes            2611400                       # The number of ROB writes
system.switch_cpus7.timesIdled                  48313                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus7.idleCycles                 204153                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus7.committedInsts             903558                       # Number of Instructions Simulated
system.switch_cpus7.committedOps              1025819                       # Number of Ops (including micro ops) Simulated
system.switch_cpus7.committedInsts_total       903558                       # Number of Instructions Simulated
system.switch_cpus7.cpi                      2.901374                       # CPI: Cycles Per Instruction
system.switch_cpus7.cpi_total                2.901374                       # CPI: Total CPI of All Threads
system.switch_cpus7.ipc                      0.344664                       # IPC: Instructions Per Cycle
system.switch_cpus7.ipc_total                0.344664                       # IPC: Total IPC of All Threads
system.switch_cpus7.int_regfile_reads         5427556                       # number of integer regfile reads
system.switch_cpus7.int_regfile_writes        1517627                       # number of integer regfile writes
system.switch_cpus7.misc_regfile_reads        1356527                       # number of misc regfile reads
system.switch_cpus7.misc_regfile_writes           182                       # number of misc regfile writes
system.l2.replacements                           2131                       # number of replacements
system.l2.tagsinuse                      32751.059132                       # Cycle average of tags in use
system.l2.total_refs                           604804                       # Total number of references to valid blocks.
system.l2.sampled_refs                          34880                       # Sample count of references to valid blocks.
system.l2.avg_refs                          17.339564                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks          2037.690701                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.inst     12.745768                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.data    223.633589                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.inst     24.737750                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.data    102.831146                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.inst     11.798136                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.data     32.193184                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus3.inst     24.736432                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus3.data    103.285454                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus4.inst     24.330164                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus4.data    103.322001                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus5.inst     12.745571                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus5.data    222.716224                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus6.inst     13.840210                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus6.data     65.860324                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus7.inst     24.331933                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus7.data    100.893295                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu0.data           4523.091610                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu1.data           3800.335483                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu2.data           2057.654970                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu3.data           3826.726146                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu4.data           3842.817322                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu5.data           4513.043782                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu6.data           3176.659105                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu7.data           3869.038830                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.062185                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.inst     0.000389                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.data     0.006825                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.inst     0.000755                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.data     0.003138                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.inst     0.000360                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.data     0.000982                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus3.inst     0.000755                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus3.data     0.003152                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus4.inst     0.000742                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus4.data     0.003153                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus5.inst     0.000389                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus5.data     0.006797                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus6.inst     0.000422                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus6.data     0.002010                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus7.inst     0.000743                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus7.data     0.003079                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu0.data             0.138034                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu1.data             0.115977                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu2.data             0.062795                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu3.data             0.116782                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu4.data             0.117273                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu5.data             0.137727                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu6.data             0.096944                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu7.data             0.118074                       # Average percentage of cache occupancy
system.l2.occ_percent::total                 0.999483                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus0.data          580                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.data          404                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.inst            2                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.data          266                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus3.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus3.data          406                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus4.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus4.data          405                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus5.data          597                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus6.data          392                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus7.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus7.data          407                       # number of ReadReq hits
system.l2.ReadReq_hits::total                    3463                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks             1669                       # number of Writeback hits
system.l2.Writeback_hits::total                  1669                       # number of Writeback hits
system.l2.ReadExReq_hits::switch_cpus1.data            3                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus2.data            3                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus3.data            3                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus4.data            3                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus7.data            3                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                    15                       # number of ReadExReq hits
system.l2.demand_hits::switch_cpus0.data          580                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data          407                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.inst            2                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.data          269                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.data          409                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus4.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus4.data          408                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus5.data          597                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus6.data          392                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus7.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus7.data          410                       # number of demand (read+write) hits
system.l2.demand_hits::total                     3478                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.data          580                       # number of overall hits
system.l2.overall_hits::switch_cpus1.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data          407                       # number of overall hits
system.l2.overall_hits::switch_cpus2.inst            2                       # number of overall hits
system.l2.overall_hits::switch_cpus2.data          269                       # number of overall hits
system.l2.overall_hits::switch_cpus3.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus3.data          409                       # number of overall hits
system.l2.overall_hits::switch_cpus4.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus4.data          408                       # number of overall hits
system.l2.overall_hits::switch_cpus5.data          597                       # number of overall hits
system.l2.overall_hits::switch_cpus6.data          392                       # number of overall hits
system.l2.overall_hits::switch_cpus7.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus7.data          410                       # number of overall hits
system.l2.overall_hits::total                    3478                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus0.inst           13                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus0.data          448                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.inst           26                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.data          186                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.inst           21                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.data           77                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.inst           26                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.data          186                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus4.inst           26                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus4.data          189                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus5.inst           13                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus5.data          446                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus6.inst           14                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus6.data          124                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus7.inst           26                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus7.data          184                       # number of ReadReq misses
system.l2.ReadReq_misses::total                  2005                       # number of ReadReq misses
system.l2.ReadExReq_misses::switch_cpus0.data           60                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus5.data           56                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus6.data            2                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                 118                       # number of ReadExReq misses
system.l2.demand_misses::switch_cpus0.inst           13                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data          508                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst           26                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data          186                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.inst           21                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.data           77                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.inst           26                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.data          186                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus4.inst           26                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus4.data          189                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus5.inst           13                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus5.data          502                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus6.inst           14                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus6.data          126                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus7.inst           26                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus7.data          184                       # number of demand (read+write) misses
system.l2.demand_misses::total                   2123                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst           13                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data          508                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst           26                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data          186                       # number of overall misses
system.l2.overall_misses::switch_cpus2.inst           21                       # number of overall misses
system.l2.overall_misses::switch_cpus2.data           77                       # number of overall misses
system.l2.overall_misses::switch_cpus3.inst           26                       # number of overall misses
system.l2.overall_misses::switch_cpus3.data          186                       # number of overall misses
system.l2.overall_misses::switch_cpus4.inst           26                       # number of overall misses
system.l2.overall_misses::switch_cpus4.data          189                       # number of overall misses
system.l2.overall_misses::switch_cpus5.inst           13                       # number of overall misses
system.l2.overall_misses::switch_cpus5.data          502                       # number of overall misses
system.l2.overall_misses::switch_cpus6.inst           14                       # number of overall misses
system.l2.overall_misses::switch_cpus6.data          126                       # number of overall misses
system.l2.overall_misses::switch_cpus7.inst           26                       # number of overall misses
system.l2.overall_misses::switch_cpus7.data          184                       # number of overall misses
system.l2.overall_misses::total                  2123                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus0.inst      2114916                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus0.data     67460497                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.inst      3933847                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.data     27937803                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.inst      3197207                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.data     12030972                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.inst      4155525                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.data     28096869                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus4.inst      4022017                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus4.data     28483018                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus5.inst      2134185                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus5.data     67095490                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus6.inst      2210210                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus6.data     18498348                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus7.inst      3920868                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus7.data     27914558                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total       303206330                       # number of ReadReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus0.data      9007405                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus5.data      8440969                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus6.data       304388                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total      17752762                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::switch_cpus0.inst      2114916                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.data     76467902                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.inst      3933847                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.data     27937803                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.inst      3197207                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.data     12030972                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.inst      4155525                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.data     28096869                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus4.inst      4022017                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus4.data     28483018                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus5.inst      2134185                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus5.data     75536459                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus6.inst      2210210                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus6.data     18802736                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus7.inst      3920868                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus7.data     27914558                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        320959092                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus0.inst      2114916                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.data     76467902                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.inst      3933847                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.data     27937803                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.inst      3197207                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.data     12030972                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.inst      4155525                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.data     28096869                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus4.inst      4022017                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus4.data     28483018                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus5.inst      2134185                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus5.data     75536459                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus6.inst      2210210                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus6.data     18802736                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus7.inst      3920868                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus7.data     27914558                       # number of overall miss cycles
system.l2.overall_miss_latency::total       320959092                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus0.inst           13                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus0.data         1028                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.inst           27                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.data          590                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.inst           23                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.data          343                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.inst           27                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.data          592                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus4.inst           27                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus4.data          594                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus5.inst           13                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus5.data         1043                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus6.inst           14                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus6.data          516                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus7.inst           27                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus7.data          591                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total                5468                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks         1669                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total              1669                       # number of Writeback accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus0.data           60                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus1.data            3                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus2.data            3                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus3.data            3                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus4.data            3                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus5.data           56                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus6.data            2                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus7.data            3                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total               133                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst           13                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data         1088                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst           27                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data          593                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.inst           23                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.data          346                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.inst           27                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.data          595                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus4.inst           27                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus4.data          597                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus5.inst           13                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus5.data         1099                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus6.inst           14                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus6.data          518                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus7.inst           27                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus7.data          594                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                 5601                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst           13                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data         1088                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst           27                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data          593                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.inst           23                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.data          346                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.inst           27                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.data          595                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus4.inst           27                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus4.data          597                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus5.inst           13                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus5.data         1099                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus6.inst           14                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus6.data          518                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus7.inst           27                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus7.data          594                       # number of overall (read+write) accesses
system.l2.overall_accesses::total                5601                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus0.data     0.435798                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.inst     0.962963                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.data     0.315254                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.inst     0.913043                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.data     0.224490                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.inst     0.962963                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.data     0.314189                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus4.inst     0.962963                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus4.data     0.318182                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus5.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus5.data     0.427613                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus6.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus6.data     0.240310                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus7.inst     0.962963                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus7.data     0.311337                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.366679                       # miss rate for ReadReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus0.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus5.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus6.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.887218                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.466912                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst     0.962963                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.313659                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.inst     0.913043                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.data     0.222543                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.inst     0.962963                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.data     0.312605                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus4.inst     0.962963                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus4.data     0.316583                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus5.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus5.data     0.456779                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus6.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus6.data     0.243243                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus7.inst     0.962963                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus7.data     0.309764                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.379039                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.466912                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst     0.962963                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.313659                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.inst     0.913043                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.data     0.222543                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.inst     0.962963                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.data     0.312605                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus4.inst     0.962963                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus4.data     0.316583                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus5.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus5.data     0.456779                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus6.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus6.data     0.243243                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus7.inst     0.962963                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus7.data     0.309764                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.379039                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus0.inst 162685.846154                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus0.data 150581.466518                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.inst 151301.807692                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.data 150203.241935                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.inst 152247.952381                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.data 156246.389610                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.inst 159827.884615                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.data 151058.435484                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus4.inst 154692.961538                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus4.data 150703.798942                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus5.inst 164168.076923                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus5.data 150438.318386                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus6.inst 157872.142857                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus6.data 149180.225806                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus7.inst 150802.615385                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus7.data 151709.554348                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 151225.102244                       # average ReadReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus0.data 150123.416667                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus5.data 150731.589286                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus6.data       152194                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 150447.135593                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.inst 162685.846154                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.data 150527.366142                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.inst 151301.807692                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.data 150203.241935                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.inst 152247.952381                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.data 156246.389610                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.inst 159827.884615                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.data 151058.435484                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus4.inst 154692.961538                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus4.data 150703.798942                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus5.inst 164168.076923                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus5.data 150471.033865                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus6.inst 157872.142857                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus6.data 149228.063492                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus7.inst 150802.615385                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus7.data 151709.554348                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 151181.861517                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.inst 162685.846154                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.data 150527.366142                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.inst 151301.807692                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.data 150203.241935                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.inst 152247.952381                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.data 156246.389610                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.inst 159827.884615                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.data 151058.435484                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus4.inst 154692.961538                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus4.data 150703.798942                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus5.inst 164168.076923                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus5.data 150471.033865                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus6.inst 157872.142857                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus6.data 149228.063492                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus7.inst 150802.615385                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus7.data 151709.554348                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 151181.861517                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                  875                       # number of writebacks
system.l2.writebacks::total                       875                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus0.inst           13                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus0.data          448                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.inst           26                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.data          186                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.inst           21                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.data           77                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.inst           26                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.data          186                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus4.inst           26                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus4.data          189                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus5.inst           13                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus5.data          446                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus6.inst           14                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus6.data          124                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus7.inst           26                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus7.data          184                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total             2005                       # number of ReadReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus0.data           60                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus5.data           56                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus6.data            2                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total            118                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.inst           13                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.data          508                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.inst           26                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.data          186                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.inst           21                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.data           77                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.inst           26                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.data          186                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus4.inst           26                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus4.data          189                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus5.inst           13                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus5.data          502                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus6.inst           14                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus6.data          126                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus7.inst           26                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus7.data          184                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              2123                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.inst           13                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.data          508                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.inst           26                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.data          186                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.inst           21                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.data           77                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.inst           26                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.data          186                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus4.inst           26                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus4.data          189                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus5.inst           13                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus5.data          502                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus6.inst           14                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus6.data          126                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus7.inst           26                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus7.data          184                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             2123                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.inst      1356660                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.data     41359488                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.inst      2423664                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.data     17108863                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.inst      1973603                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.data      7545946                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.inst      2645882                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.data     17269313                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus4.inst      2510687                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus4.data     17472839                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus5.inst      1378239                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus5.data     41107138                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus6.inst      1397081                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus6.data     11274718                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus7.inst      2408700                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus7.data     17198250                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total    186431071                       # number of ReadReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus0.data      5511859                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus5.data      5178761                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus6.data       187315                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total     10877935                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.inst      1356660                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.data     46871347                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.inst      2423664                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.data     17108863                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.inst      1973603                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.data      7545946                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.inst      2645882                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.data     17269313                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus4.inst      2510687                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus4.data     17472839                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus5.inst      1378239                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus5.data     46285899                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus6.inst      1397081                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus6.data     11462033                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus7.inst      2408700                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus7.data     17198250                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    197309006                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.inst      1356660                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.data     46871347                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.inst      2423664                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.data     17108863                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.inst      1973603                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.data      7545946                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.inst      2645882                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.data     17269313                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus4.inst      2510687                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus4.data     17472839                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus5.inst      1378239                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus5.data     46285899                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus6.inst      1397081                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus6.data     11462033                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus7.inst      2408700                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus7.data     17198250                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    197309006                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.data     0.435798                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.962963                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.data     0.315254                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.913043                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.data     0.224490                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.962963                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.data     0.314189                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus4.inst     0.962963                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus4.data     0.318182                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus5.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus5.data     0.427613                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus6.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus6.data     0.240310                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus7.inst     0.962963                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus7.data     0.311337                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.366679                       # mshr miss rate for ReadReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus0.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus5.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus6.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.887218                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.data     0.466912                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.inst     0.962963                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.data     0.313659                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.inst     0.913043                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.data     0.222543                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.inst     0.962963                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.data     0.312605                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus4.inst     0.962963                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus4.data     0.316583                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus5.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus5.data     0.456779                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus6.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus6.data     0.243243                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus7.inst     0.962963                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus7.data     0.309764                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.379039                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.data     0.466912                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.inst     0.962963                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.data     0.313659                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.inst     0.913043                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.data     0.222543                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.inst     0.962963                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.data     0.312605                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus4.inst     0.962963                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus4.data     0.316583                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus5.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus5.data     0.456779                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus6.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus6.data     0.243243                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus7.inst     0.962963                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus7.data     0.309764                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.379039                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 104358.461538                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 92320.285714                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 93217.846154                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 91983.134409                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 93981.095238                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 97999.298701                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 101764.692308                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 92845.768817                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus4.inst 96564.884615                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus4.data 92448.883598                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus5.inst 106018.384615                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus5.data 92168.470852                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus6.inst 99791.500000                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus6.data 90925.145161                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus7.inst 92642.307692                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus7.data 93468.750000                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 92983.077805                       # average ReadReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus0.data 91864.316667                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus5.data 92477.875000                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus6.data 93657.500000                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 92185.889831                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.inst 104358.461538                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.data 92266.431102                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.inst 93217.846154                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.data 91983.134409                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.inst 93981.095238                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.data 97999.298701                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.inst 101764.692308                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.data 92845.768817                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus4.inst 96564.884615                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus4.data 92448.883598                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus5.inst 106018.384615                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus5.data 92202.986056                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus6.inst 99791.500000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus6.data 90968.515873                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus7.inst 92642.307692                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus7.data 93468.750000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 92938.768724                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.inst 104358.461538                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.data 92266.431102                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.inst 93217.846154                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.data 91983.134409                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.inst 93981.095238                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.data 97999.298701                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.inst 101764.692308                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.data 92845.768817                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus4.inst 96564.884615                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus4.data 92448.883598                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus5.inst 106018.384615                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus5.data 92202.986056                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus6.inst 99791.500000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus6.data 90968.515873                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus7.inst 92642.307692                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus7.data 93468.750000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 92938.768724                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               501.745074                       # Cycle average of tags in use
system.cpu0.icache.total_refs               750132425                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   502                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1494287.699203                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    12.745074                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          489                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.020425                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.783654                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.804079                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst       124495                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total         124495                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst       124495                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total          124495                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst       124495                       # number of overall hits
system.cpu0.icache.overall_hits::total         124495                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           18                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           18                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           18                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            18                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           18                       # number of overall misses
system.cpu0.icache.overall_misses::total           18                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      2727649                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      2727649                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      2727649                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      2727649                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      2727649                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      2727649                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst       124513                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total       124513                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst       124513                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total       124513                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst       124513                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total       124513                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000145                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000145                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000145                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000145                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000145                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000145                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 151536.055556                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 151536.055556                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 151536.055556                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 151536.055556                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 151536.055556                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 151536.055556                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            5                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            5                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            5                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            5                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            5                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            5                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           13                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           13                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           13                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      2228795                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      2228795                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      2228795                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      2228795                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      2228795                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      2228795                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000104                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000104                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000104                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000104                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000104                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000104                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 171445.769231                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 171445.769231                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 171445.769231                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 171445.769231                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 171445.769231                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 171445.769231                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                  1088                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               125036054                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                  1344                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs              93032.778274                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   189.850113                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    66.149887                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.741602                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.258398                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data        94656                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total          94656                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data        76456                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total         76456                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data          158                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total          158                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data          152                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total          152                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data       171112                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total          171112                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data       171112                       # number of overall hits
system.cpu0.dcache.overall_hits::total         171112                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data         2405                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total         2405                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data          441                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total          441                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data         2846                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total          2846                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data         2846                       # number of overall misses
system.cpu0.dcache.overall_misses::total         2846                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data    302466116                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total    302466116                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data     79201320                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total     79201320                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data    381667436                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total    381667436                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data    381667436                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total    381667436                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data        97061                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total        97061                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data        76897                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total        76897                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data          158                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total          158                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data          152                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total          152                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data       173958                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total       173958                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data       173958                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total       173958                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.024778                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.024778                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.005735                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.005735                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.016360                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.016360                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.016360                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.016360                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 125765.536798                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 125765.536798                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 179594.829932                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 179594.829932                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 134106.618412                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 134106.618412                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 134106.618412                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 134106.618412                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks          540                       # number of writebacks
system.cpu0.dcache.writebacks::total              540                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data         1377                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total         1377                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data          381                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total          381                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data         1758                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total         1758                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data         1758                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total         1758                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data         1028                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total         1028                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::switch_cpus0.data           60                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total           60                       # number of WriteReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data         1088                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total         1088                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data         1088                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total         1088                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data    110950150                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total    110950150                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::switch_cpus0.data      9554298                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total      9554298                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data    120504448                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total    120504448                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data    120504448                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total    120504448                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.010591                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.010591                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::switch_cpus0.data     0.000780                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.000780                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.006254                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.006254                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.006254                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.006254                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 107928.161479                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 107928.161479                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus0.data 159238.300000                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 159238.300000                       # average WriteReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 110757.764706                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 110757.764706                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 110757.764706                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 110757.764706                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     1                       # number of replacements
system.cpu1.icache.tagsinuse               550.782644                       # Cycle average of tags in use
system.cpu1.icache.total_refs               643068775                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   553                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              1162873.010850                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    25.682843                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst   525.099800                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.041158                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.841506                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.882664                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst       128553                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total         128553                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst       128553                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total          128553                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst       128553                       # number of overall hits
system.cpu1.icache.overall_hits::total         128553                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           32                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           32                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           32                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            32                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           32                       # number of overall misses
system.cpu1.icache.overall_misses::total           32                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      5383561                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      5383561                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      5383561                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      5383561                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      5383561                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      5383561                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst       128585                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total       128585                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst       128585                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total       128585                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst       128585                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total       128585                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000249                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000249                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000249                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000249                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000249                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000249                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 168236.281250                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 168236.281250                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 168236.281250                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 168236.281250                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 168236.281250                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 168236.281250                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            5                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            5                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            5                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            5                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            5                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            5                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           27                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           27                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           27                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           27                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           27                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           27                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      4756588                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      4756588                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      4756588                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      4756588                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      4756588                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      4756588                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000210                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000210                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000210                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000210                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000210                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000210                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 176169.925926                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 176169.925926                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 176169.925926                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 176169.925926                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 176169.925926                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 176169.925926                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                   593                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               150602310                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                   849                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs              177387.879859                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   157.241221                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    98.758779                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.614224                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.385776                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data       178873                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total         178873                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data        38296                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total         38296                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data           92                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total           92                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data           91                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total           91                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data       217169                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total          217169                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data       217169                       # number of overall hits
system.cpu1.dcache.overall_hits::total         217169                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data         2011                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total         2011                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data           15                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total           15                       # number of WriteReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data         2026                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total          2026                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data         2026                       # number of overall misses
system.cpu1.dcache.overall_misses::total         2026                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data    210419721                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total    210419721                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data      1254564                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total      1254564                       # number of WriteReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data    211674285                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total    211674285                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data    211674285                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total    211674285                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data       180884                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total       180884                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data        38311                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total        38311                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data           92                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total           92                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data           91                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total           91                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data       219195                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total       219195                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data       219195                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total       219195                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.011118                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.011118                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.000392                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.000392                       # miss rate for WriteReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.009243                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.009243                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.009243                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.009243                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 104634.371457                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 104634.371457                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 83637.600000                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 83637.600000                       # average WriteReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 104478.916584                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 104478.916584                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 104478.916584                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 104478.916584                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks           74                       # number of writebacks
system.cpu1.dcache.writebacks::total               74                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data         1421                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total         1421                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data           12                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total           12                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data         1433                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total         1433                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data         1433                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total         1433                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data          590                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total          590                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::switch_cpus1.data            3                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total            3                       # number of WriteReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data          593                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total          593                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data          593                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total          593                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data     58392631                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total     58392631                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::switch_cpus1.data       204024                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total       204024                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data     58596655                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total     58596655                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data     58596655                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total     58596655                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.003262                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.003262                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::switch_cpus1.data     0.000078                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.000078                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.002705                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.002705                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.002705                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.002705                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 98970.561017                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 98970.561017                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus1.data        68008                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total        68008                       # average WriteReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 98813.920742                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 98813.920742                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 98813.920742                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 98813.920742                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               467.175418                       # Cycle average of tags in use
system.cpu2.icache.total_refs               749856330                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   478                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              1568737.092050                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    12.175418                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          455                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.019512                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.729167                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.748679                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst       129855                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total         129855                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst       129855                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total          129855                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst       129855                       # number of overall hits
system.cpu2.icache.overall_hits::total         129855                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           29                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           29                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           29                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            29                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           29                       # number of overall misses
system.cpu2.icache.overall_misses::total           29                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst      4501080                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total      4501080                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst      4501080                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total      4501080                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst      4501080                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total      4501080                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst       129884                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total       129884                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst       129884                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total       129884                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst       129884                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total       129884                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000223                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000223                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000223                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000223                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000223                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000223                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 155209.655172                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 155209.655172                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 155209.655172                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 155209.655172                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 155209.655172                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 155209.655172                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst            6                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total            6                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst            6                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total            6                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst            6                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total            6                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           23                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           23                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           23                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           23                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           23                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           23                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst      3655169                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total      3655169                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst      3655169                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total      3655169                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst      3655169                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total      3655169                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000177                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000177                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000177                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000177                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000177                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000177                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 158920.391304                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 158920.391304                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 158920.391304                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 158920.391304                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 158920.391304                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 158920.391304                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                   346                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               108861150                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                   602                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs              180832.475083                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   116.571933                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data   139.428067                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.455359                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.544641                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data       102626                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total         102626                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data        75188                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total         75188                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data          190                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total          190                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data          184                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total          184                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data       177814                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total          177814                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data       177814                       # number of overall hits
system.cpu2.dcache.overall_hits::total         177814                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data          875                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total          875                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::switch_cpus2.data           12                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total           12                       # number of WriteReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data          887                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total           887                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data          887                       # number of overall misses
system.cpu2.dcache.overall_misses::total          887                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data     85233418                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total     85233418                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::switch_cpus2.data      1077131                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total      1077131                       # number of WriteReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data     86310549                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total     86310549                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data     86310549                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total     86310549                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data       103501                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total       103501                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data        75200                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total        75200                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data          190                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total          190                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data          184                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total          184                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data       178701                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total       178701                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data       178701                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total       178701                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.008454                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.008454                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::switch_cpus2.data     0.000160                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.000160                       # miss rate for WriteReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.004964                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.004964                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.004964                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.004964                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 97409.620571                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 97409.620571                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::switch_cpus2.data 89760.916667                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 89760.916667                       # average WriteReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 97306.143179                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 97306.143179                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 97306.143179                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 97306.143179                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks           77                       # number of writebacks
system.cpu2.dcache.writebacks::total               77                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data          532                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total          532                       # number of ReadReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::switch_cpus2.data            9                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total            9                       # number of WriteReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data          541                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total          541                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data          541                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total          541                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data          343                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total          343                       # number of ReadReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::switch_cpus2.data            3                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total            3                       # number of WriteReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data          346                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total          346                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data          346                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total          346                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data     30402457                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total     30402457                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::switch_cpus2.data       208331                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total       208331                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data     30610788                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total     30610788                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data     30610788                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total     30610788                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.003314                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.003314                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::switch_cpus2.data     0.000040                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.000040                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.001936                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.001936                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.001936                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.001936                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 88636.900875                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 88636.900875                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus2.data 69443.666667                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 69443.666667                       # average WriteReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 88470.485549                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 88470.485549                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 88470.485549                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 88470.485549                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.itb.inst_hits                           0                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.icache.replacements                     1                       # number of replacements
system.cpu3.icache.tagsinuse               550.781271                       # Cycle average of tags in use
system.cpu3.icache.total_refs               643068773                       # Total number of references to valid blocks.
system.cpu3.icache.sampled_refs                   553                       # Sample count of references to valid blocks.
system.cpu3.icache.avg_refs              1162873.007233                       # Average number of references to valid blocks.
system.cpu3.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.occ_blocks::switch_cpus3.inst    25.681427                       # Average occupied blocks per requestor
system.cpu3.icache.occ_blocks::cpu3.inst   525.099844                       # Average occupied blocks per requestor
system.cpu3.icache.occ_percent::switch_cpus3.inst     0.041156                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::cpu3.inst     0.841506                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::total        0.882662                       # Average percentage of cache occupancy
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst       128551                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total         128551                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst       128551                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total          128551                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst       128551                       # number of overall hits
system.cpu3.icache.overall_hits::total         128551                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst           31                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total           31                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst           31                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total            31                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst           31                       # number of overall misses
system.cpu3.icache.overall_misses::total           31                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::switch_cpus3.inst      5729345                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total      5729345                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::switch_cpus3.inst      5729345                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total      5729345                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::switch_cpus3.inst      5729345                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total      5729345                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst       128582                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total       128582                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst       128582                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total       128582                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst       128582                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total       128582                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.000241                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000241                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.000241                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000241                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.000241                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000241                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::switch_cpus3.inst 184817.580645                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 184817.580645                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::switch_cpus3.inst 184817.580645                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 184817.580645                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::switch_cpus3.inst 184817.580645                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 184817.580645                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_hits::switch_cpus3.inst            4                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total            4                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::switch_cpus3.inst            4                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total            4                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::switch_cpus3.inst            4                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total            4                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::switch_cpus3.inst           27                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total           27                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::switch_cpus3.inst           27                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total           27                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::switch_cpus3.inst           27                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total           27                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::switch_cpus3.inst      5064561                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total      5064561                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::switch_cpus3.inst      5064561                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total      5064561                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::switch_cpus3.inst      5064561                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total      5064561                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.000210                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000210                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::switch_cpus3.inst     0.000210                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000210                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::switch_cpus3.inst     0.000210                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000210                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 187576.333333                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 187576.333333                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::switch_cpus3.inst 187576.333333                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 187576.333333                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::switch_cpus3.inst 187576.333333                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 187576.333333                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dcache.replacements                   595                       # number of replacements
system.cpu3.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu3.dcache.total_refs               150602469                       # Total number of references to valid blocks.
system.cpu3.dcache.sampled_refs                   851                       # Sample count of references to valid blocks.
system.cpu3.dcache.avg_refs              176971.173913                       # Average number of references to valid blocks.
system.cpu3.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.occ_blocks::switch_cpus3.data   157.027548                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_blocks::cpu3.data    98.972452                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_percent::switch_cpus3.data     0.613389                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::cpu3.data     0.386611                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data       179034                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total         179034                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data        38294                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total         38294                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data           92                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total           92                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data           91                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total           91                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data       217328                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total          217328                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data       217328                       # number of overall hits
system.cpu3.dcache.overall_hits::total         217328                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data         2000                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total         2000                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus3.data           15                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total           15                       # number of WriteReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data         2015                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total          2015                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data         2015                       # number of overall misses
system.cpu3.dcache.overall_misses::total         2015                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::switch_cpus3.data    210565110                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total    210565110                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::switch_cpus3.data      1391267                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total      1391267                       # number of WriteReq miss cycles
system.cpu3.dcache.demand_miss_latency::switch_cpus3.data    211956377                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total    211956377                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::switch_cpus3.data    211956377                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total    211956377                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data       181034                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total       181034                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data        38309                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total        38309                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data           92                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total           92                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data           91                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total           91                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data       219343                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total       219343                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data       219343                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total       219343                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.011048                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.011048                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus3.data     0.000392                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.000392                       # miss rate for WriteReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.009187                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.009187                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.009187                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.009187                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::switch_cpus3.data 105282.555000                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 105282.555000                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::switch_cpus3.data 92751.133333                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 92751.133333                       # average WriteReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::switch_cpus3.data 105189.268983                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 105189.268983                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::switch_cpus3.data 105189.268983                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 105189.268983                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks           75                       # number of writebacks
system.cpu3.dcache.writebacks::total               75                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::switch_cpus3.data         1408                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total         1408                       # number of ReadReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::switch_cpus3.data           12                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total           12                       # number of WriteReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::switch_cpus3.data         1420                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total         1420                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::switch_cpus3.data         1420                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total         1420                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::switch_cpus3.data          592                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total          592                       # number of ReadReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::switch_cpus3.data            3                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total            3                       # number of WriteReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::switch_cpus3.data          595                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total          595                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::switch_cpus3.data          595                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total          595                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::switch_cpus3.data     58693723                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total     58693723                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::switch_cpus3.data       217951                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total       217951                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::switch_cpus3.data     58911674                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total     58911674                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::switch_cpus3.data     58911674                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total     58911674                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::switch_cpus3.data     0.003270                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.003270                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::switch_cpus3.data     0.000078                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.000078                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::switch_cpus3.data     0.002713                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.002713                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::switch_cpus3.data     0.002713                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.002713                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 99144.802365                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 99144.802365                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus3.data 72650.333333                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 72650.333333                       # average WriteReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::switch_cpus3.data 99011.216807                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 99011.216807                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::switch_cpus3.data 99011.216807                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 99011.216807                       # average overall mshr miss latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.dtb.inst_hits                           0                       # ITB inst hits
system.cpu4.dtb.inst_misses                         0                       # ITB inst misses
system.cpu4.dtb.read_hits                           0                       # DTB read hits
system.cpu4.dtb.read_misses                         0                       # DTB read misses
system.cpu4.dtb.write_hits                          0                       # DTB write hits
system.cpu4.dtb.write_misses                        0                       # DTB write misses
system.cpu4.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu4.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu4.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu4.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu4.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu4.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu4.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu4.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu4.dtb.read_accesses                       0                       # DTB read accesses
system.cpu4.dtb.write_accesses                      0                       # DTB write accesses
system.cpu4.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu4.dtb.hits                                0                       # DTB hits
system.cpu4.dtb.misses                              0                       # DTB misses
system.cpu4.dtb.accesses                            0                       # DTB accesses
system.cpu4.itb.inst_hits                           0                       # ITB inst hits
system.cpu4.itb.inst_misses                         0                       # ITB inst misses
system.cpu4.itb.read_hits                           0                       # DTB read hits
system.cpu4.itb.read_misses                         0                       # DTB read misses
system.cpu4.itb.write_hits                          0                       # DTB write hits
system.cpu4.itb.write_misses                        0                       # DTB write misses
system.cpu4.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu4.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu4.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu4.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu4.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu4.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu4.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu4.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu4.itb.read_accesses                       0                       # DTB read accesses
system.cpu4.itb.write_accesses                      0                       # DTB write accesses
system.cpu4.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu4.itb.hits                                0                       # DTB hits
system.cpu4.itb.misses                              0                       # DTB misses
system.cpu4.itb.accesses                            0                       # DTB accesses
system.cpu4.numCycles                               0                       # number of cpu cycles simulated
system.cpu4.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu4.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu4.committedInsts                          0                       # Number of instructions committed
system.cpu4.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu4.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu4.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu4.num_func_calls                          0                       # number of times a function call or return occured
system.cpu4.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu4.num_int_insts                           0                       # number of integer instructions
system.cpu4.num_fp_insts                            0                       # number of float instructions
system.cpu4.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu4.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu4.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu4.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu4.num_mem_refs                            0                       # number of memory refs
system.cpu4.num_load_insts                          0                       # Number of load instructions
system.cpu4.num_store_insts                         0                       # Number of store instructions
system.cpu4.num_idle_cycles                         0                       # Number of idle cycles
system.cpu4.num_busy_cycles                         0                       # Number of busy cycles
system.cpu4.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu4.idle_fraction                           0                       # Percentage of idle cycles
system.cpu4.icache.replacements                     1                       # number of replacements
system.cpu4.icache.tagsinuse               550.375054                       # Cycle average of tags in use
system.cpu4.icache.total_refs               643068732                       # Total number of references to valid blocks.
system.cpu4.icache.sampled_refs                   553                       # Sample count of references to valid blocks.
system.cpu4.icache.avg_refs              1162872.933092                       # Average number of references to valid blocks.
system.cpu4.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu4.icache.occ_blocks::switch_cpus4.inst    25.275390                       # Average occupied blocks per requestor
system.cpu4.icache.occ_blocks::cpu4.inst   525.099664                       # Average occupied blocks per requestor
system.cpu4.icache.occ_percent::switch_cpus4.inst     0.040505                       # Average percentage of cache occupancy
system.cpu4.icache.occ_percent::cpu4.inst     0.841506                       # Average percentage of cache occupancy
system.cpu4.icache.occ_percent::total        0.882011                       # Average percentage of cache occupancy
system.cpu4.icache.ReadReq_hits::switch_cpus4.inst       128510                       # number of ReadReq hits
system.cpu4.icache.ReadReq_hits::total         128510                       # number of ReadReq hits
system.cpu4.icache.demand_hits::switch_cpus4.inst       128510                       # number of demand (read+write) hits
system.cpu4.icache.demand_hits::total          128510                       # number of demand (read+write) hits
system.cpu4.icache.overall_hits::switch_cpus4.inst       128510                       # number of overall hits
system.cpu4.icache.overall_hits::total         128510                       # number of overall hits
system.cpu4.icache.ReadReq_misses::switch_cpus4.inst           33                       # number of ReadReq misses
system.cpu4.icache.ReadReq_misses::total           33                       # number of ReadReq misses
system.cpu4.icache.demand_misses::switch_cpus4.inst           33                       # number of demand (read+write) misses
system.cpu4.icache.demand_misses::total            33                       # number of demand (read+write) misses
system.cpu4.icache.overall_misses::switch_cpus4.inst           33                       # number of overall misses
system.cpu4.icache.overall_misses::total           33                       # number of overall misses
system.cpu4.icache.ReadReq_miss_latency::switch_cpus4.inst      5475876                       # number of ReadReq miss cycles
system.cpu4.icache.ReadReq_miss_latency::total      5475876                       # number of ReadReq miss cycles
system.cpu4.icache.demand_miss_latency::switch_cpus4.inst      5475876                       # number of demand (read+write) miss cycles
system.cpu4.icache.demand_miss_latency::total      5475876                       # number of demand (read+write) miss cycles
system.cpu4.icache.overall_miss_latency::switch_cpus4.inst      5475876                       # number of overall miss cycles
system.cpu4.icache.overall_miss_latency::total      5475876                       # number of overall miss cycles
system.cpu4.icache.ReadReq_accesses::switch_cpus4.inst       128543                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.ReadReq_accesses::total       128543                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.demand_accesses::switch_cpus4.inst       128543                       # number of demand (read+write) accesses
system.cpu4.icache.demand_accesses::total       128543                       # number of demand (read+write) accesses
system.cpu4.icache.overall_accesses::switch_cpus4.inst       128543                       # number of overall (read+write) accesses
system.cpu4.icache.overall_accesses::total       128543                       # number of overall (read+write) accesses
system.cpu4.icache.ReadReq_miss_rate::switch_cpus4.inst     0.000257                       # miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_miss_rate::total     0.000257                       # miss rate for ReadReq accesses
system.cpu4.icache.demand_miss_rate::switch_cpus4.inst     0.000257                       # miss rate for demand accesses
system.cpu4.icache.demand_miss_rate::total     0.000257                       # miss rate for demand accesses
system.cpu4.icache.overall_miss_rate::switch_cpus4.inst     0.000257                       # miss rate for overall accesses
system.cpu4.icache.overall_miss_rate::total     0.000257                       # miss rate for overall accesses
system.cpu4.icache.ReadReq_avg_miss_latency::switch_cpus4.inst 165935.636364                       # average ReadReq miss latency
system.cpu4.icache.ReadReq_avg_miss_latency::total 165935.636364                       # average ReadReq miss latency
system.cpu4.icache.demand_avg_miss_latency::switch_cpus4.inst 165935.636364                       # average overall miss latency
system.cpu4.icache.demand_avg_miss_latency::total 165935.636364                       # average overall miss latency
system.cpu4.icache.overall_avg_miss_latency::switch_cpus4.inst 165935.636364                       # average overall miss latency
system.cpu4.icache.overall_avg_miss_latency::total 165935.636364                       # average overall miss latency
system.cpu4.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu4.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.icache.fast_writes                      0                       # number of fast writes performed
system.cpu4.icache.cache_copies                     0                       # number of cache copies performed
system.cpu4.icache.ReadReq_mshr_hits::switch_cpus4.inst            6                       # number of ReadReq MSHR hits
system.cpu4.icache.ReadReq_mshr_hits::total            6                       # number of ReadReq MSHR hits
system.cpu4.icache.demand_mshr_hits::switch_cpus4.inst            6                       # number of demand (read+write) MSHR hits
system.cpu4.icache.demand_mshr_hits::total            6                       # number of demand (read+write) MSHR hits
system.cpu4.icache.overall_mshr_hits::switch_cpus4.inst            6                       # number of overall MSHR hits
system.cpu4.icache.overall_mshr_hits::total            6                       # number of overall MSHR hits
system.cpu4.icache.ReadReq_mshr_misses::switch_cpus4.inst           27                       # number of ReadReq MSHR misses
system.cpu4.icache.ReadReq_mshr_misses::total           27                       # number of ReadReq MSHR misses
system.cpu4.icache.demand_mshr_misses::switch_cpus4.inst           27                       # number of demand (read+write) MSHR misses
system.cpu4.icache.demand_mshr_misses::total           27                       # number of demand (read+write) MSHR misses
system.cpu4.icache.overall_mshr_misses::switch_cpus4.inst           27                       # number of overall MSHR misses
system.cpu4.icache.overall_mshr_misses::total           27                       # number of overall MSHR misses
system.cpu4.icache.ReadReq_mshr_miss_latency::switch_cpus4.inst      4734539                       # number of ReadReq MSHR miss cycles
system.cpu4.icache.ReadReq_mshr_miss_latency::total      4734539                       # number of ReadReq MSHR miss cycles
system.cpu4.icache.demand_mshr_miss_latency::switch_cpus4.inst      4734539                       # number of demand (read+write) MSHR miss cycles
system.cpu4.icache.demand_mshr_miss_latency::total      4734539                       # number of demand (read+write) MSHR miss cycles
system.cpu4.icache.overall_mshr_miss_latency::switch_cpus4.inst      4734539                       # number of overall MSHR miss cycles
system.cpu4.icache.overall_mshr_miss_latency::total      4734539                       # number of overall MSHR miss cycles
system.cpu4.icache.ReadReq_mshr_miss_rate::switch_cpus4.inst     0.000210                       # mshr miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_mshr_miss_rate::total     0.000210                       # mshr miss rate for ReadReq accesses
system.cpu4.icache.demand_mshr_miss_rate::switch_cpus4.inst     0.000210                       # mshr miss rate for demand accesses
system.cpu4.icache.demand_mshr_miss_rate::total     0.000210                       # mshr miss rate for demand accesses
system.cpu4.icache.overall_mshr_miss_rate::switch_cpus4.inst     0.000210                       # mshr miss rate for overall accesses
system.cpu4.icache.overall_mshr_miss_rate::total     0.000210                       # mshr miss rate for overall accesses
system.cpu4.icache.ReadReq_avg_mshr_miss_latency::switch_cpus4.inst 175353.296296                       # average ReadReq mshr miss latency
system.cpu4.icache.ReadReq_avg_mshr_miss_latency::total 175353.296296                       # average ReadReq mshr miss latency
system.cpu4.icache.demand_avg_mshr_miss_latency::switch_cpus4.inst 175353.296296                       # average overall mshr miss latency
system.cpu4.icache.demand_avg_mshr_miss_latency::total 175353.296296                       # average overall mshr miss latency
system.cpu4.icache.overall_avg_mshr_miss_latency::switch_cpus4.inst 175353.296296                       # average overall mshr miss latency
system.cpu4.icache.overall_avg_mshr_miss_latency::total 175353.296296                       # average overall mshr miss latency
system.cpu4.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.dcache.replacements                   597                       # number of replacements
system.cpu4.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu4.dcache.total_refs               150602831                       # Total number of references to valid blocks.
system.cpu4.dcache.sampled_refs                   853                       # Sample count of references to valid blocks.
system.cpu4.dcache.avg_refs              176556.660023                       # Average number of references to valid blocks.
system.cpu4.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu4.dcache.occ_blocks::switch_cpus4.data   156.443556                       # Average occupied blocks per requestor
system.cpu4.dcache.occ_blocks::cpu4.data    99.556444                       # Average occupied blocks per requestor
system.cpu4.dcache.occ_percent::switch_cpus4.data     0.611108                       # Average percentage of cache occupancy
system.cpu4.dcache.occ_percent::cpu4.data     0.388892                       # Average percentage of cache occupancy
system.cpu4.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu4.dcache.ReadReq_hits::switch_cpus4.data       179394                       # number of ReadReq hits
system.cpu4.dcache.ReadReq_hits::total         179394                       # number of ReadReq hits
system.cpu4.dcache.WriteReq_hits::switch_cpus4.data        38296                       # number of WriteReq hits
system.cpu4.dcache.WriteReq_hits::total         38296                       # number of WriteReq hits
system.cpu4.dcache.LoadLockedReq_hits::switch_cpus4.data           92                       # number of LoadLockedReq hits
system.cpu4.dcache.LoadLockedReq_hits::total           92                       # number of LoadLockedReq hits
system.cpu4.dcache.StoreCondReq_hits::switch_cpus4.data           91                       # number of StoreCondReq hits
system.cpu4.dcache.StoreCondReq_hits::total           91                       # number of StoreCondReq hits
system.cpu4.dcache.demand_hits::switch_cpus4.data       217690                       # number of demand (read+write) hits
system.cpu4.dcache.demand_hits::total          217690                       # number of demand (read+write) hits
system.cpu4.dcache.overall_hits::switch_cpus4.data       217690                       # number of overall hits
system.cpu4.dcache.overall_hits::total         217690                       # number of overall hits
system.cpu4.dcache.ReadReq_misses::switch_cpus4.data         1992                       # number of ReadReq misses
system.cpu4.dcache.ReadReq_misses::total         1992                       # number of ReadReq misses
system.cpu4.dcache.WriteReq_misses::switch_cpus4.data           15                       # number of WriteReq misses
system.cpu4.dcache.WriteReq_misses::total           15                       # number of WriteReq misses
system.cpu4.dcache.demand_misses::switch_cpus4.data         2007                       # number of demand (read+write) misses
system.cpu4.dcache.demand_misses::total          2007                       # number of demand (read+write) misses
system.cpu4.dcache.overall_misses::switch_cpus4.data         2007                       # number of overall misses
system.cpu4.dcache.overall_misses::total         2007                       # number of overall misses
system.cpu4.dcache.ReadReq_miss_latency::switch_cpus4.data    210446738                       # number of ReadReq miss cycles
system.cpu4.dcache.ReadReq_miss_latency::total    210446738                       # number of ReadReq miss cycles
system.cpu4.dcache.WriteReq_miss_latency::switch_cpus4.data      1465680                       # number of WriteReq miss cycles
system.cpu4.dcache.WriteReq_miss_latency::total      1465680                       # number of WriteReq miss cycles
system.cpu4.dcache.demand_miss_latency::switch_cpus4.data    211912418                       # number of demand (read+write) miss cycles
system.cpu4.dcache.demand_miss_latency::total    211912418                       # number of demand (read+write) miss cycles
system.cpu4.dcache.overall_miss_latency::switch_cpus4.data    211912418                       # number of overall miss cycles
system.cpu4.dcache.overall_miss_latency::total    211912418                       # number of overall miss cycles
system.cpu4.dcache.ReadReq_accesses::switch_cpus4.data       181386                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.ReadReq_accesses::total       181386                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::switch_cpus4.data        38311                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::total        38311                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::switch_cpus4.data           92                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::total           92                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::switch_cpus4.data           91                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::total           91                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.demand_accesses::switch_cpus4.data       219697                       # number of demand (read+write) accesses
system.cpu4.dcache.demand_accesses::total       219697                       # number of demand (read+write) accesses
system.cpu4.dcache.overall_accesses::switch_cpus4.data       219697                       # number of overall (read+write) accesses
system.cpu4.dcache.overall_accesses::total       219697                       # number of overall (read+write) accesses
system.cpu4.dcache.ReadReq_miss_rate::switch_cpus4.data     0.010982                       # miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_miss_rate::total     0.010982                       # miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_miss_rate::switch_cpus4.data     0.000392                       # miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_miss_rate::total     0.000392                       # miss rate for WriteReq accesses
system.cpu4.dcache.demand_miss_rate::switch_cpus4.data     0.009135                       # miss rate for demand accesses
system.cpu4.dcache.demand_miss_rate::total     0.009135                       # miss rate for demand accesses
system.cpu4.dcache.overall_miss_rate::switch_cpus4.data     0.009135                       # miss rate for overall accesses
system.cpu4.dcache.overall_miss_rate::total     0.009135                       # miss rate for overall accesses
system.cpu4.dcache.ReadReq_avg_miss_latency::switch_cpus4.data 105645.952811                       # average ReadReq miss latency
system.cpu4.dcache.ReadReq_avg_miss_latency::total 105645.952811                       # average ReadReq miss latency
system.cpu4.dcache.WriteReq_avg_miss_latency::switch_cpus4.data        97712                       # average WriteReq miss latency
system.cpu4.dcache.WriteReq_avg_miss_latency::total        97712                       # average WriteReq miss latency
system.cpu4.dcache.demand_avg_miss_latency::switch_cpus4.data 105586.655705                       # average overall miss latency
system.cpu4.dcache.demand_avg_miss_latency::total 105586.655705                       # average overall miss latency
system.cpu4.dcache.overall_avg_miss_latency::switch_cpus4.data 105586.655705                       # average overall miss latency
system.cpu4.dcache.overall_avg_miss_latency::total 105586.655705                       # average overall miss latency
system.cpu4.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu4.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu4.dcache.writebacks::writebacks           74                       # number of writebacks
system.cpu4.dcache.writebacks::total               74                       # number of writebacks
system.cpu4.dcache.ReadReq_mshr_hits::switch_cpus4.data         1398                       # number of ReadReq MSHR hits
system.cpu4.dcache.ReadReq_mshr_hits::total         1398                       # number of ReadReq MSHR hits
system.cpu4.dcache.WriteReq_mshr_hits::switch_cpus4.data           12                       # number of WriteReq MSHR hits
system.cpu4.dcache.WriteReq_mshr_hits::total           12                       # number of WriteReq MSHR hits
system.cpu4.dcache.demand_mshr_hits::switch_cpus4.data         1410                       # number of demand (read+write) MSHR hits
system.cpu4.dcache.demand_mshr_hits::total         1410                       # number of demand (read+write) MSHR hits
system.cpu4.dcache.overall_mshr_hits::switch_cpus4.data         1410                       # number of overall MSHR hits
system.cpu4.dcache.overall_mshr_hits::total         1410                       # number of overall MSHR hits
system.cpu4.dcache.ReadReq_mshr_misses::switch_cpus4.data          594                       # number of ReadReq MSHR misses
system.cpu4.dcache.ReadReq_mshr_misses::total          594                       # number of ReadReq MSHR misses
system.cpu4.dcache.WriteReq_mshr_misses::switch_cpus4.data            3                       # number of WriteReq MSHR misses
system.cpu4.dcache.WriteReq_mshr_misses::total            3                       # number of WriteReq MSHR misses
system.cpu4.dcache.demand_mshr_misses::switch_cpus4.data          597                       # number of demand (read+write) MSHR misses
system.cpu4.dcache.demand_mshr_misses::total          597                       # number of demand (read+write) MSHR misses
system.cpu4.dcache.overall_mshr_misses::switch_cpus4.data          597                       # number of overall MSHR misses
system.cpu4.dcache.overall_mshr_misses::total          597                       # number of overall MSHR misses
system.cpu4.dcache.ReadReq_mshr_miss_latency::switch_cpus4.data     58585742                       # number of ReadReq MSHR miss cycles
system.cpu4.dcache.ReadReq_mshr_miss_latency::total     58585742                       # number of ReadReq MSHR miss cycles
system.cpu4.dcache.WriteReq_mshr_miss_latency::switch_cpus4.data       226795                       # number of WriteReq MSHR miss cycles
system.cpu4.dcache.WriteReq_mshr_miss_latency::total       226795                       # number of WriteReq MSHR miss cycles
system.cpu4.dcache.demand_mshr_miss_latency::switch_cpus4.data     58812537                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dcache.demand_mshr_miss_latency::total     58812537                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dcache.overall_mshr_miss_latency::switch_cpus4.data     58812537                       # number of overall MSHR miss cycles
system.cpu4.dcache.overall_mshr_miss_latency::total     58812537                       # number of overall MSHR miss cycles
system.cpu4.dcache.ReadReq_mshr_miss_rate::switch_cpus4.data     0.003275                       # mshr miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_mshr_miss_rate::total     0.003275                       # mshr miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_mshr_miss_rate::switch_cpus4.data     0.000078                       # mshr miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_mshr_miss_rate::total     0.000078                       # mshr miss rate for WriteReq accesses
system.cpu4.dcache.demand_mshr_miss_rate::switch_cpus4.data     0.002717                       # mshr miss rate for demand accesses
system.cpu4.dcache.demand_mshr_miss_rate::total     0.002717                       # mshr miss rate for demand accesses
system.cpu4.dcache.overall_mshr_miss_rate::switch_cpus4.data     0.002717                       # mshr miss rate for overall accesses
system.cpu4.dcache.overall_mshr_miss_rate::total     0.002717                       # mshr miss rate for overall accesses
system.cpu4.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus4.data 98629.195286                       # average ReadReq mshr miss latency
system.cpu4.dcache.ReadReq_avg_mshr_miss_latency::total 98629.195286                       # average ReadReq mshr miss latency
system.cpu4.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus4.data 75598.333333                       # average WriteReq mshr miss latency
system.cpu4.dcache.WriteReq_avg_mshr_miss_latency::total 75598.333333                       # average WriteReq mshr miss latency
system.cpu4.dcache.demand_avg_mshr_miss_latency::switch_cpus4.data 98513.462312                       # average overall mshr miss latency
system.cpu4.dcache.demand_avg_mshr_miss_latency::total 98513.462312                       # average overall mshr miss latency
system.cpu4.dcache.overall_avg_mshr_miss_latency::switch_cpus4.data 98513.462312                       # average overall mshr miss latency
system.cpu4.dcache.overall_avg_mshr_miss_latency::total 98513.462312                       # average overall mshr miss latency
system.cpu4.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.dtb.inst_hits                           0                       # ITB inst hits
system.cpu5.dtb.inst_misses                         0                       # ITB inst misses
system.cpu5.dtb.read_hits                           0                       # DTB read hits
system.cpu5.dtb.read_misses                         0                       # DTB read misses
system.cpu5.dtb.write_hits                          0                       # DTB write hits
system.cpu5.dtb.write_misses                        0                       # DTB write misses
system.cpu5.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu5.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu5.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu5.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu5.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu5.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu5.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu5.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu5.dtb.read_accesses                       0                       # DTB read accesses
system.cpu5.dtb.write_accesses                      0                       # DTB write accesses
system.cpu5.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu5.dtb.hits                                0                       # DTB hits
system.cpu5.dtb.misses                              0                       # DTB misses
system.cpu5.dtb.accesses                            0                       # DTB accesses
system.cpu5.itb.inst_hits                           0                       # ITB inst hits
system.cpu5.itb.inst_misses                         0                       # ITB inst misses
system.cpu5.itb.read_hits                           0                       # DTB read hits
system.cpu5.itb.read_misses                         0                       # DTB read misses
system.cpu5.itb.write_hits                          0                       # DTB write hits
system.cpu5.itb.write_misses                        0                       # DTB write misses
system.cpu5.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu5.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu5.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu5.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu5.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu5.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu5.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu5.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu5.itb.read_accesses                       0                       # DTB read accesses
system.cpu5.itb.write_accesses                      0                       # DTB write accesses
system.cpu5.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu5.itb.hits                                0                       # DTB hits
system.cpu5.itb.misses                              0                       # DTB misses
system.cpu5.itb.accesses                            0                       # DTB accesses
system.cpu5.numCycles                               0                       # number of cpu cycles simulated
system.cpu5.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu5.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu5.committedInsts                          0                       # Number of instructions committed
system.cpu5.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu5.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu5.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu5.num_func_calls                          0                       # number of times a function call or return occured
system.cpu5.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu5.num_int_insts                           0                       # number of integer instructions
system.cpu5.num_fp_insts                            0                       # number of float instructions
system.cpu5.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu5.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu5.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu5.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu5.num_mem_refs                            0                       # number of memory refs
system.cpu5.num_load_insts                          0                       # Number of load instructions
system.cpu5.num_store_insts                         0                       # Number of store instructions
system.cpu5.num_idle_cycles                         0                       # Number of idle cycles
system.cpu5.num_busy_cycles                         0                       # Number of busy cycles
system.cpu5.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu5.idle_fraction                           0                       # Percentage of idle cycles
system.cpu5.icache.replacements                     0                       # number of replacements
system.cpu5.icache.tagsinuse               501.744878                       # Cycle average of tags in use
system.cpu5.icache.total_refs               750132548                       # Total number of references to valid blocks.
system.cpu5.icache.sampled_refs                   502                       # Sample count of references to valid blocks.
system.cpu5.icache.avg_refs              1494287.944223                       # Average number of references to valid blocks.
system.cpu5.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu5.icache.occ_blocks::switch_cpus5.inst    12.744878                       # Average occupied blocks per requestor
system.cpu5.icache.occ_blocks::cpu5.inst          489                       # Average occupied blocks per requestor
system.cpu5.icache.occ_percent::switch_cpus5.inst     0.020424                       # Average percentage of cache occupancy
system.cpu5.icache.occ_percent::cpu5.inst     0.783654                       # Average percentage of cache occupancy
system.cpu5.icache.occ_percent::total        0.804078                       # Average percentage of cache occupancy
system.cpu5.icache.ReadReq_hits::switch_cpus5.inst       124618                       # number of ReadReq hits
system.cpu5.icache.ReadReq_hits::total         124618                       # number of ReadReq hits
system.cpu5.icache.demand_hits::switch_cpus5.inst       124618                       # number of demand (read+write) hits
system.cpu5.icache.demand_hits::total          124618                       # number of demand (read+write) hits
system.cpu5.icache.overall_hits::switch_cpus5.inst       124618                       # number of overall hits
system.cpu5.icache.overall_hits::total         124618                       # number of overall hits
system.cpu5.icache.ReadReq_misses::switch_cpus5.inst           17                       # number of ReadReq misses
system.cpu5.icache.ReadReq_misses::total           17                       # number of ReadReq misses
system.cpu5.icache.demand_misses::switch_cpus5.inst           17                       # number of demand (read+write) misses
system.cpu5.icache.demand_misses::total            17                       # number of demand (read+write) misses
system.cpu5.icache.overall_misses::switch_cpus5.inst           17                       # number of overall misses
system.cpu5.icache.overall_misses::total           17                       # number of overall misses
system.cpu5.icache.ReadReq_miss_latency::switch_cpus5.inst      2729808                       # number of ReadReq miss cycles
system.cpu5.icache.ReadReq_miss_latency::total      2729808                       # number of ReadReq miss cycles
system.cpu5.icache.demand_miss_latency::switch_cpus5.inst      2729808                       # number of demand (read+write) miss cycles
system.cpu5.icache.demand_miss_latency::total      2729808                       # number of demand (read+write) miss cycles
system.cpu5.icache.overall_miss_latency::switch_cpus5.inst      2729808                       # number of overall miss cycles
system.cpu5.icache.overall_miss_latency::total      2729808                       # number of overall miss cycles
system.cpu5.icache.ReadReq_accesses::switch_cpus5.inst       124635                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.ReadReq_accesses::total       124635                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.demand_accesses::switch_cpus5.inst       124635                       # number of demand (read+write) accesses
system.cpu5.icache.demand_accesses::total       124635                       # number of demand (read+write) accesses
system.cpu5.icache.overall_accesses::switch_cpus5.inst       124635                       # number of overall (read+write) accesses
system.cpu5.icache.overall_accesses::total       124635                       # number of overall (read+write) accesses
system.cpu5.icache.ReadReq_miss_rate::switch_cpus5.inst     0.000136                       # miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_miss_rate::total     0.000136                       # miss rate for ReadReq accesses
system.cpu5.icache.demand_miss_rate::switch_cpus5.inst     0.000136                       # miss rate for demand accesses
system.cpu5.icache.demand_miss_rate::total     0.000136                       # miss rate for demand accesses
system.cpu5.icache.overall_miss_rate::switch_cpus5.inst     0.000136                       # miss rate for overall accesses
system.cpu5.icache.overall_miss_rate::total     0.000136                       # miss rate for overall accesses
system.cpu5.icache.ReadReq_avg_miss_latency::switch_cpus5.inst 160576.941176                       # average ReadReq miss latency
system.cpu5.icache.ReadReq_avg_miss_latency::total 160576.941176                       # average ReadReq miss latency
system.cpu5.icache.demand_avg_miss_latency::switch_cpus5.inst 160576.941176                       # average overall miss latency
system.cpu5.icache.demand_avg_miss_latency::total 160576.941176                       # average overall miss latency
system.cpu5.icache.overall_avg_miss_latency::switch_cpus5.inst 160576.941176                       # average overall miss latency
system.cpu5.icache.overall_avg_miss_latency::total 160576.941176                       # average overall miss latency
system.cpu5.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu5.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.icache.fast_writes                      0                       # number of fast writes performed
system.cpu5.icache.cache_copies                     0                       # number of cache copies performed
system.cpu5.icache.ReadReq_mshr_hits::switch_cpus5.inst            4                       # number of ReadReq MSHR hits
system.cpu5.icache.ReadReq_mshr_hits::total            4                       # number of ReadReq MSHR hits
system.cpu5.icache.demand_mshr_hits::switch_cpus5.inst            4                       # number of demand (read+write) MSHR hits
system.cpu5.icache.demand_mshr_hits::total            4                       # number of demand (read+write) MSHR hits
system.cpu5.icache.overall_mshr_hits::switch_cpus5.inst            4                       # number of overall MSHR hits
system.cpu5.icache.overall_mshr_hits::total            4                       # number of overall MSHR hits
system.cpu5.icache.ReadReq_mshr_misses::switch_cpus5.inst           13                       # number of ReadReq MSHR misses
system.cpu5.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu5.icache.demand_mshr_misses::switch_cpus5.inst           13                       # number of demand (read+write) MSHR misses
system.cpu5.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu5.icache.overall_mshr_misses::switch_cpus5.inst           13                       # number of overall MSHR misses
system.cpu5.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu5.icache.ReadReq_mshr_miss_latency::switch_cpus5.inst      2246839                       # number of ReadReq MSHR miss cycles
system.cpu5.icache.ReadReq_mshr_miss_latency::total      2246839                       # number of ReadReq MSHR miss cycles
system.cpu5.icache.demand_mshr_miss_latency::switch_cpus5.inst      2246839                       # number of demand (read+write) MSHR miss cycles
system.cpu5.icache.demand_mshr_miss_latency::total      2246839                       # number of demand (read+write) MSHR miss cycles
system.cpu5.icache.overall_mshr_miss_latency::switch_cpus5.inst      2246839                       # number of overall MSHR miss cycles
system.cpu5.icache.overall_mshr_miss_latency::total      2246839                       # number of overall MSHR miss cycles
system.cpu5.icache.ReadReq_mshr_miss_rate::switch_cpus5.inst     0.000104                       # mshr miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_mshr_miss_rate::total     0.000104                       # mshr miss rate for ReadReq accesses
system.cpu5.icache.demand_mshr_miss_rate::switch_cpus5.inst     0.000104                       # mshr miss rate for demand accesses
system.cpu5.icache.demand_mshr_miss_rate::total     0.000104                       # mshr miss rate for demand accesses
system.cpu5.icache.overall_mshr_miss_rate::switch_cpus5.inst     0.000104                       # mshr miss rate for overall accesses
system.cpu5.icache.overall_mshr_miss_rate::total     0.000104                       # mshr miss rate for overall accesses
system.cpu5.icache.ReadReq_avg_mshr_miss_latency::switch_cpus5.inst 172833.769231                       # average ReadReq mshr miss latency
system.cpu5.icache.ReadReq_avg_mshr_miss_latency::total 172833.769231                       # average ReadReq mshr miss latency
system.cpu5.icache.demand_avg_mshr_miss_latency::switch_cpus5.inst 172833.769231                       # average overall mshr miss latency
system.cpu5.icache.demand_avg_mshr_miss_latency::total 172833.769231                       # average overall mshr miss latency
system.cpu5.icache.overall_avg_mshr_miss_latency::switch_cpus5.inst 172833.769231                       # average overall mshr miss latency
system.cpu5.icache.overall_avg_mshr_miss_latency::total 172833.769231                       # average overall mshr miss latency
system.cpu5.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.dcache.replacements                  1099                       # number of replacements
system.cpu5.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu5.dcache.total_refs               125036080                       # Total number of references to valid blocks.
system.cpu5.dcache.sampled_refs                  1355                       # Sample count of references to valid blocks.
system.cpu5.dcache.avg_refs              92277.549815                       # Average number of references to valid blocks.
system.cpu5.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu5.dcache.occ_blocks::switch_cpus5.data   190.775805                       # Average occupied blocks per requestor
system.cpu5.dcache.occ_blocks::cpu5.data    65.224195                       # Average occupied blocks per requestor
system.cpu5.dcache.occ_percent::switch_cpus5.data     0.745218                       # Average percentage of cache occupancy
system.cpu5.dcache.occ_percent::cpu5.data     0.254782                       # Average percentage of cache occupancy
system.cpu5.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu5.dcache.ReadReq_hits::switch_cpus5.data        94582                       # number of ReadReq hits
system.cpu5.dcache.ReadReq_hits::total          94582                       # number of ReadReq hits
system.cpu5.dcache.WriteReq_hits::switch_cpus5.data        76557                       # number of WriteReq hits
system.cpu5.dcache.WriteReq_hits::total         76557                       # number of WriteReq hits
system.cpu5.dcache.LoadLockedReq_hits::switch_cpus5.data          157                       # number of LoadLockedReq hits
system.cpu5.dcache.LoadLockedReq_hits::total          157                       # number of LoadLockedReq hits
system.cpu5.dcache.StoreCondReq_hits::switch_cpus5.data          152                       # number of StoreCondReq hits
system.cpu5.dcache.StoreCondReq_hits::total          152                       # number of StoreCondReq hits
system.cpu5.dcache.demand_hits::switch_cpus5.data       171139                       # number of demand (read+write) hits
system.cpu5.dcache.demand_hits::total          171139                       # number of demand (read+write) hits
system.cpu5.dcache.overall_hits::switch_cpus5.data       171139                       # number of overall hits
system.cpu5.dcache.overall_hits::total         171139                       # number of overall hits
system.cpu5.dcache.ReadReq_misses::switch_cpus5.data         2451                       # number of ReadReq misses
system.cpu5.dcache.ReadReq_misses::total         2451                       # number of ReadReq misses
system.cpu5.dcache.WriteReq_misses::switch_cpus5.data          427                       # number of WriteReq misses
system.cpu5.dcache.WriteReq_misses::total          427                       # number of WriteReq misses
system.cpu5.dcache.demand_misses::switch_cpus5.data         2878                       # number of demand (read+write) misses
system.cpu5.dcache.demand_misses::total          2878                       # number of demand (read+write) misses
system.cpu5.dcache.overall_misses::switch_cpus5.data         2878                       # number of overall misses
system.cpu5.dcache.overall_misses::total         2878                       # number of overall misses
system.cpu5.dcache.ReadReq_miss_latency::switch_cpus5.data    307179439                       # number of ReadReq miss cycles
system.cpu5.dcache.ReadReq_miss_latency::total    307179439                       # number of ReadReq miss cycles
system.cpu5.dcache.WriteReq_miss_latency::switch_cpus5.data     75890452                       # number of WriteReq miss cycles
system.cpu5.dcache.WriteReq_miss_latency::total     75890452                       # number of WriteReq miss cycles
system.cpu5.dcache.demand_miss_latency::switch_cpus5.data    383069891                       # number of demand (read+write) miss cycles
system.cpu5.dcache.demand_miss_latency::total    383069891                       # number of demand (read+write) miss cycles
system.cpu5.dcache.overall_miss_latency::switch_cpus5.data    383069891                       # number of overall miss cycles
system.cpu5.dcache.overall_miss_latency::total    383069891                       # number of overall miss cycles
system.cpu5.dcache.ReadReq_accesses::switch_cpus5.data        97033                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.ReadReq_accesses::total        97033                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::switch_cpus5.data        76984                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::total        76984                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::switch_cpus5.data          157                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::total          157                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::switch_cpus5.data          152                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::total          152                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.demand_accesses::switch_cpus5.data       174017                       # number of demand (read+write) accesses
system.cpu5.dcache.demand_accesses::total       174017                       # number of demand (read+write) accesses
system.cpu5.dcache.overall_accesses::switch_cpus5.data       174017                       # number of overall (read+write) accesses
system.cpu5.dcache.overall_accesses::total       174017                       # number of overall (read+write) accesses
system.cpu5.dcache.ReadReq_miss_rate::switch_cpus5.data     0.025259                       # miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_miss_rate::total     0.025259                       # miss rate for ReadReq accesses
system.cpu5.dcache.WriteReq_miss_rate::switch_cpus5.data     0.005547                       # miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_miss_rate::total     0.005547                       # miss rate for WriteReq accesses
system.cpu5.dcache.demand_miss_rate::switch_cpus5.data     0.016539                       # miss rate for demand accesses
system.cpu5.dcache.demand_miss_rate::total     0.016539                       # miss rate for demand accesses
system.cpu5.dcache.overall_miss_rate::switch_cpus5.data     0.016539                       # miss rate for overall accesses
system.cpu5.dcache.overall_miss_rate::total     0.016539                       # miss rate for overall accesses
system.cpu5.dcache.ReadReq_avg_miss_latency::switch_cpus5.data 125328.208486                       # average ReadReq miss latency
system.cpu5.dcache.ReadReq_avg_miss_latency::total 125328.208486                       # average ReadReq miss latency
system.cpu5.dcache.WriteReq_avg_miss_latency::switch_cpus5.data 177729.395785                       # average WriteReq miss latency
system.cpu5.dcache.WriteReq_avg_miss_latency::total 177729.395785                       # average WriteReq miss latency
system.cpu5.dcache.demand_avg_miss_latency::switch_cpus5.data 133102.811327                       # average overall miss latency
system.cpu5.dcache.demand_avg_miss_latency::total 133102.811327                       # average overall miss latency
system.cpu5.dcache.overall_avg_miss_latency::switch_cpus5.data 133102.811327                       # average overall miss latency
system.cpu5.dcache.overall_avg_miss_latency::total 133102.811327                       # average overall miss latency
system.cpu5.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu5.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu5.dcache.writebacks::writebacks          545                       # number of writebacks
system.cpu5.dcache.writebacks::total              545                       # number of writebacks
system.cpu5.dcache.ReadReq_mshr_hits::switch_cpus5.data         1408                       # number of ReadReq MSHR hits
system.cpu5.dcache.ReadReq_mshr_hits::total         1408                       # number of ReadReq MSHR hits
system.cpu5.dcache.WriteReq_mshr_hits::switch_cpus5.data          371                       # number of WriteReq MSHR hits
system.cpu5.dcache.WriteReq_mshr_hits::total          371                       # number of WriteReq MSHR hits
system.cpu5.dcache.demand_mshr_hits::switch_cpus5.data         1779                       # number of demand (read+write) MSHR hits
system.cpu5.dcache.demand_mshr_hits::total         1779                       # number of demand (read+write) MSHR hits
system.cpu5.dcache.overall_mshr_hits::switch_cpus5.data         1779                       # number of overall MSHR hits
system.cpu5.dcache.overall_mshr_hits::total         1779                       # number of overall MSHR hits
system.cpu5.dcache.ReadReq_mshr_misses::switch_cpus5.data         1043                       # number of ReadReq MSHR misses
system.cpu5.dcache.ReadReq_mshr_misses::total         1043                       # number of ReadReq MSHR misses
system.cpu5.dcache.WriteReq_mshr_misses::switch_cpus5.data           56                       # number of WriteReq MSHR misses
system.cpu5.dcache.WriteReq_mshr_misses::total           56                       # number of WriteReq MSHR misses
system.cpu5.dcache.demand_mshr_misses::switch_cpus5.data         1099                       # number of demand (read+write) MSHR misses
system.cpu5.dcache.demand_mshr_misses::total         1099                       # number of demand (read+write) MSHR misses
system.cpu5.dcache.overall_mshr_misses::switch_cpus5.data         1099                       # number of overall MSHR misses
system.cpu5.dcache.overall_mshr_misses::total         1099                       # number of overall MSHR misses
system.cpu5.dcache.ReadReq_mshr_miss_latency::switch_cpus5.data    111873974                       # number of ReadReq MSHR miss cycles
system.cpu5.dcache.ReadReq_mshr_miss_latency::total    111873974                       # number of ReadReq MSHR miss cycles
system.cpu5.dcache.WriteReq_mshr_miss_latency::switch_cpus5.data      8991262                       # number of WriteReq MSHR miss cycles
system.cpu5.dcache.WriteReq_mshr_miss_latency::total      8991262                       # number of WriteReq MSHR miss cycles
system.cpu5.dcache.demand_mshr_miss_latency::switch_cpus5.data    120865236                       # number of demand (read+write) MSHR miss cycles
system.cpu5.dcache.demand_mshr_miss_latency::total    120865236                       # number of demand (read+write) MSHR miss cycles
system.cpu5.dcache.overall_mshr_miss_latency::switch_cpus5.data    120865236                       # number of overall MSHR miss cycles
system.cpu5.dcache.overall_mshr_miss_latency::total    120865236                       # number of overall MSHR miss cycles
system.cpu5.dcache.ReadReq_mshr_miss_rate::switch_cpus5.data     0.010749                       # mshr miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_mshr_miss_rate::total     0.010749                       # mshr miss rate for ReadReq accesses
system.cpu5.dcache.WriteReq_mshr_miss_rate::switch_cpus5.data     0.000727                       # mshr miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_mshr_miss_rate::total     0.000727                       # mshr miss rate for WriteReq accesses
system.cpu5.dcache.demand_mshr_miss_rate::switch_cpus5.data     0.006315                       # mshr miss rate for demand accesses
system.cpu5.dcache.demand_mshr_miss_rate::total     0.006315                       # mshr miss rate for demand accesses
system.cpu5.dcache.overall_mshr_miss_rate::switch_cpus5.data     0.006315                       # mshr miss rate for overall accesses
system.cpu5.dcache.overall_mshr_miss_rate::total     0.006315                       # mshr miss rate for overall accesses
system.cpu5.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus5.data 107261.720038                       # average ReadReq mshr miss latency
system.cpu5.dcache.ReadReq_avg_mshr_miss_latency::total 107261.720038                       # average ReadReq mshr miss latency
system.cpu5.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus5.data 160558.250000                       # average WriteReq mshr miss latency
system.cpu5.dcache.WriteReq_avg_mshr_miss_latency::total 160558.250000                       # average WriteReq mshr miss latency
system.cpu5.dcache.demand_avg_mshr_miss_latency::switch_cpus5.data 109977.466788                       # average overall mshr miss latency
system.cpu5.dcache.demand_avg_mshr_miss_latency::total 109977.466788                       # average overall mshr miss latency
system.cpu5.dcache.overall_avg_mshr_miss_latency::switch_cpus5.data 109977.466788                       # average overall mshr miss latency
system.cpu5.dcache.overall_avg_mshr_miss_latency::total 109977.466788                       # average overall mshr miss latency
system.cpu5.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.dtb.inst_hits                           0                       # ITB inst hits
system.cpu6.dtb.inst_misses                         0                       # ITB inst misses
system.cpu6.dtb.read_hits                           0                       # DTB read hits
system.cpu6.dtb.read_misses                         0                       # DTB read misses
system.cpu6.dtb.write_hits                          0                       # DTB write hits
system.cpu6.dtb.write_misses                        0                       # DTB write misses
system.cpu6.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu6.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu6.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu6.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu6.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu6.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu6.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu6.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu6.dtb.read_accesses                       0                       # DTB read accesses
system.cpu6.dtb.write_accesses                      0                       # DTB write accesses
system.cpu6.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu6.dtb.hits                                0                       # DTB hits
system.cpu6.dtb.misses                              0                       # DTB misses
system.cpu6.dtb.accesses                            0                       # DTB accesses
system.cpu6.itb.inst_hits                           0                       # ITB inst hits
system.cpu6.itb.inst_misses                         0                       # ITB inst misses
system.cpu6.itb.read_hits                           0                       # DTB read hits
system.cpu6.itb.read_misses                         0                       # DTB read misses
system.cpu6.itb.write_hits                          0                       # DTB write hits
system.cpu6.itb.write_misses                        0                       # DTB write misses
system.cpu6.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu6.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu6.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu6.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu6.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu6.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu6.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu6.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu6.itb.read_accesses                       0                       # DTB read accesses
system.cpu6.itb.write_accesses                      0                       # DTB write accesses
system.cpu6.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu6.itb.hits                                0                       # DTB hits
system.cpu6.itb.misses                              0                       # DTB misses
system.cpu6.itb.accesses                            0                       # DTB accesses
system.cpu6.numCycles                               0                       # number of cpu cycles simulated
system.cpu6.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu6.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu6.committedInsts                          0                       # Number of instructions committed
system.cpu6.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu6.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu6.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu6.num_func_calls                          0                       # number of times a function call or return occured
system.cpu6.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu6.num_int_insts                           0                       # number of integer instructions
system.cpu6.num_fp_insts                            0                       # number of float instructions
system.cpu6.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu6.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu6.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu6.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu6.num_mem_refs                            0                       # number of memory refs
system.cpu6.num_load_insts                          0                       # Number of load instructions
system.cpu6.num_store_insts                         0                       # Number of store instructions
system.cpu6.num_idle_cycles                         0                       # Number of idle cycles
system.cpu6.num_busy_cycles                         0                       # Number of busy cycles
system.cpu6.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu6.idle_fraction                           0                       # Percentage of idle cycles
system.cpu6.icache.replacements                     0                       # number of replacements
system.cpu6.icache.tagsinuse               495.839465                       # Cycle average of tags in use
system.cpu6.icache.total_refs               746972508                       # Total number of references to valid blocks.
system.cpu6.icache.sampled_refs                   496                       # Sample count of references to valid blocks.
system.cpu6.icache.avg_refs              1505992.959677                       # Average number of references to valid blocks.
system.cpu6.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu6.icache.occ_blocks::switch_cpus6.inst    13.839465                       # Average occupied blocks per requestor
system.cpu6.icache.occ_blocks::cpu6.inst          482                       # Average occupied blocks per requestor
system.cpu6.icache.occ_percent::switch_cpus6.inst     0.022179                       # Average percentage of cache occupancy
system.cpu6.icache.occ_percent::cpu6.inst     0.772436                       # Average percentage of cache occupancy
system.cpu6.icache.occ_percent::total        0.794615                       # Average percentage of cache occupancy
system.cpu6.icache.ReadReq_hits::switch_cpus6.inst       127896                       # number of ReadReq hits
system.cpu6.icache.ReadReq_hits::total         127896                       # number of ReadReq hits
system.cpu6.icache.demand_hits::switch_cpus6.inst       127896                       # number of demand (read+write) hits
system.cpu6.icache.demand_hits::total          127896                       # number of demand (read+write) hits
system.cpu6.icache.overall_hits::switch_cpus6.inst       127896                       # number of overall hits
system.cpu6.icache.overall_hits::total         127896                       # number of overall hits
system.cpu6.icache.ReadReq_misses::switch_cpus6.inst           20                       # number of ReadReq misses
system.cpu6.icache.ReadReq_misses::total           20                       # number of ReadReq misses
system.cpu6.icache.demand_misses::switch_cpus6.inst           20                       # number of demand (read+write) misses
system.cpu6.icache.demand_misses::total            20                       # number of demand (read+write) misses
system.cpu6.icache.overall_misses::switch_cpus6.inst           20                       # number of overall misses
system.cpu6.icache.overall_misses::total           20                       # number of overall misses
system.cpu6.icache.ReadReq_miss_latency::switch_cpus6.inst      3292983                       # number of ReadReq miss cycles
system.cpu6.icache.ReadReq_miss_latency::total      3292983                       # number of ReadReq miss cycles
system.cpu6.icache.demand_miss_latency::switch_cpus6.inst      3292983                       # number of demand (read+write) miss cycles
system.cpu6.icache.demand_miss_latency::total      3292983                       # number of demand (read+write) miss cycles
system.cpu6.icache.overall_miss_latency::switch_cpus6.inst      3292983                       # number of overall miss cycles
system.cpu6.icache.overall_miss_latency::total      3292983                       # number of overall miss cycles
system.cpu6.icache.ReadReq_accesses::switch_cpus6.inst       127916                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.ReadReq_accesses::total       127916                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.demand_accesses::switch_cpus6.inst       127916                       # number of demand (read+write) accesses
system.cpu6.icache.demand_accesses::total       127916                       # number of demand (read+write) accesses
system.cpu6.icache.overall_accesses::switch_cpus6.inst       127916                       # number of overall (read+write) accesses
system.cpu6.icache.overall_accesses::total       127916                       # number of overall (read+write) accesses
system.cpu6.icache.ReadReq_miss_rate::switch_cpus6.inst     0.000156                       # miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_miss_rate::total     0.000156                       # miss rate for ReadReq accesses
system.cpu6.icache.demand_miss_rate::switch_cpus6.inst     0.000156                       # miss rate for demand accesses
system.cpu6.icache.demand_miss_rate::total     0.000156                       # miss rate for demand accesses
system.cpu6.icache.overall_miss_rate::switch_cpus6.inst     0.000156                       # miss rate for overall accesses
system.cpu6.icache.overall_miss_rate::total     0.000156                       # miss rate for overall accesses
system.cpu6.icache.ReadReq_avg_miss_latency::switch_cpus6.inst 164649.150000                       # average ReadReq miss latency
system.cpu6.icache.ReadReq_avg_miss_latency::total 164649.150000                       # average ReadReq miss latency
system.cpu6.icache.demand_avg_miss_latency::switch_cpus6.inst 164649.150000                       # average overall miss latency
system.cpu6.icache.demand_avg_miss_latency::total 164649.150000                       # average overall miss latency
system.cpu6.icache.overall_avg_miss_latency::switch_cpus6.inst 164649.150000                       # average overall miss latency
system.cpu6.icache.overall_avg_miss_latency::total 164649.150000                       # average overall miss latency
system.cpu6.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu6.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu6.icache.fast_writes                      0                       # number of fast writes performed
system.cpu6.icache.cache_copies                     0                       # number of cache copies performed
system.cpu6.icache.ReadReq_mshr_hits::switch_cpus6.inst            6                       # number of ReadReq MSHR hits
system.cpu6.icache.ReadReq_mshr_hits::total            6                       # number of ReadReq MSHR hits
system.cpu6.icache.demand_mshr_hits::switch_cpus6.inst            6                       # number of demand (read+write) MSHR hits
system.cpu6.icache.demand_mshr_hits::total            6                       # number of demand (read+write) MSHR hits
system.cpu6.icache.overall_mshr_hits::switch_cpus6.inst            6                       # number of overall MSHR hits
system.cpu6.icache.overall_mshr_hits::total            6                       # number of overall MSHR hits
system.cpu6.icache.ReadReq_mshr_misses::switch_cpus6.inst           14                       # number of ReadReq MSHR misses
system.cpu6.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu6.icache.demand_mshr_misses::switch_cpus6.inst           14                       # number of demand (read+write) MSHR misses
system.cpu6.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu6.icache.overall_mshr_misses::switch_cpus6.inst           14                       # number of overall MSHR misses
system.cpu6.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu6.icache.ReadReq_mshr_miss_latency::switch_cpus6.inst      2327180                       # number of ReadReq MSHR miss cycles
system.cpu6.icache.ReadReq_mshr_miss_latency::total      2327180                       # number of ReadReq MSHR miss cycles
system.cpu6.icache.demand_mshr_miss_latency::switch_cpus6.inst      2327180                       # number of demand (read+write) MSHR miss cycles
system.cpu6.icache.demand_mshr_miss_latency::total      2327180                       # number of demand (read+write) MSHR miss cycles
system.cpu6.icache.overall_mshr_miss_latency::switch_cpus6.inst      2327180                       # number of overall MSHR miss cycles
system.cpu6.icache.overall_mshr_miss_latency::total      2327180                       # number of overall MSHR miss cycles
system.cpu6.icache.ReadReq_mshr_miss_rate::switch_cpus6.inst     0.000109                       # mshr miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_mshr_miss_rate::total     0.000109                       # mshr miss rate for ReadReq accesses
system.cpu6.icache.demand_mshr_miss_rate::switch_cpus6.inst     0.000109                       # mshr miss rate for demand accesses
system.cpu6.icache.demand_mshr_miss_rate::total     0.000109                       # mshr miss rate for demand accesses
system.cpu6.icache.overall_mshr_miss_rate::switch_cpus6.inst     0.000109                       # mshr miss rate for overall accesses
system.cpu6.icache.overall_mshr_miss_rate::total     0.000109                       # mshr miss rate for overall accesses
system.cpu6.icache.ReadReq_avg_mshr_miss_latency::switch_cpus6.inst 166227.142857                       # average ReadReq mshr miss latency
system.cpu6.icache.ReadReq_avg_mshr_miss_latency::total 166227.142857                       # average ReadReq mshr miss latency
system.cpu6.icache.demand_avg_mshr_miss_latency::switch_cpus6.inst 166227.142857                       # average overall mshr miss latency
system.cpu6.icache.demand_avg_mshr_miss_latency::total 166227.142857                       # average overall mshr miss latency
system.cpu6.icache.overall_avg_mshr_miss_latency::switch_cpus6.inst 166227.142857                       # average overall mshr miss latency
system.cpu6.icache.overall_avg_mshr_miss_latency::total 166227.142857                       # average overall mshr miss latency
system.cpu6.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.dcache.replacements                   518                       # number of replacements
system.cpu6.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu6.dcache.total_refs               117715734                       # Total number of references to valid blocks.
system.cpu6.dcache.sampled_refs                   774                       # Sample count of references to valid blocks.
system.cpu6.dcache.avg_refs              152087.511628                       # Average number of references to valid blocks.
system.cpu6.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu6.dcache.occ_blocks::switch_cpus6.data   168.304912                       # Average occupied blocks per requestor
system.cpu6.dcache.occ_blocks::cpu6.data    87.695088                       # Average occupied blocks per requestor
system.cpu6.dcache.occ_percent::switch_cpus6.data     0.657441                       # Average percentage of cache occupancy
system.cpu6.dcache.occ_percent::cpu6.data     0.342559                       # Average percentage of cache occupancy
system.cpu6.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu6.dcache.ReadReq_hits::switch_cpus6.data        88340                       # number of ReadReq hits
system.cpu6.dcache.ReadReq_hits::total          88340                       # number of ReadReq hits
system.cpu6.dcache.WriteReq_hits::switch_cpus6.data        74174                       # number of WriteReq hits
system.cpu6.dcache.WriteReq_hits::total         74174                       # number of WriteReq hits
system.cpu6.dcache.LoadLockedReq_hits::switch_cpus6.data          180                       # number of LoadLockedReq hits
system.cpu6.dcache.LoadLockedReq_hits::total          180                       # number of LoadLockedReq hits
system.cpu6.dcache.StoreCondReq_hits::switch_cpus6.data          170                       # number of StoreCondReq hits
system.cpu6.dcache.StoreCondReq_hits::total          170                       # number of StoreCondReq hits
system.cpu6.dcache.demand_hits::switch_cpus6.data       162514                       # number of demand (read+write) hits
system.cpu6.dcache.demand_hits::total          162514                       # number of demand (read+write) hits
system.cpu6.dcache.overall_hits::switch_cpus6.data       162514                       # number of overall hits
system.cpu6.dcache.overall_hits::total         162514                       # number of overall hits
system.cpu6.dcache.ReadReq_misses::switch_cpus6.data         1793                       # number of ReadReq misses
system.cpu6.dcache.ReadReq_misses::total         1793                       # number of ReadReq misses
system.cpu6.dcache.WriteReq_misses::switch_cpus6.data           51                       # number of WriteReq misses
system.cpu6.dcache.WriteReq_misses::total           51                       # number of WriteReq misses
system.cpu6.dcache.demand_misses::switch_cpus6.data         1844                       # number of demand (read+write) misses
system.cpu6.dcache.demand_misses::total          1844                       # number of demand (read+write) misses
system.cpu6.dcache.overall_misses::switch_cpus6.data         1844                       # number of overall misses
system.cpu6.dcache.overall_misses::total         1844                       # number of overall misses
system.cpu6.dcache.ReadReq_miss_latency::switch_cpus6.data    202383371                       # number of ReadReq miss cycles
system.cpu6.dcache.ReadReq_miss_latency::total    202383371                       # number of ReadReq miss cycles
system.cpu6.dcache.WriteReq_miss_latency::switch_cpus6.data      8344050                       # number of WriteReq miss cycles
system.cpu6.dcache.WriteReq_miss_latency::total      8344050                       # number of WriteReq miss cycles
system.cpu6.dcache.demand_miss_latency::switch_cpus6.data    210727421                       # number of demand (read+write) miss cycles
system.cpu6.dcache.demand_miss_latency::total    210727421                       # number of demand (read+write) miss cycles
system.cpu6.dcache.overall_miss_latency::switch_cpus6.data    210727421                       # number of overall miss cycles
system.cpu6.dcache.overall_miss_latency::total    210727421                       # number of overall miss cycles
system.cpu6.dcache.ReadReq_accesses::switch_cpus6.data        90133                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.ReadReq_accesses::total        90133                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::switch_cpus6.data        74225                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::total        74225                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::switch_cpus6.data          180                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::total          180                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::switch_cpus6.data          170                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::total          170                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.demand_accesses::switch_cpus6.data       164358                       # number of demand (read+write) accesses
system.cpu6.dcache.demand_accesses::total       164358                       # number of demand (read+write) accesses
system.cpu6.dcache.overall_accesses::switch_cpus6.data       164358                       # number of overall (read+write) accesses
system.cpu6.dcache.overall_accesses::total       164358                       # number of overall (read+write) accesses
system.cpu6.dcache.ReadReq_miss_rate::switch_cpus6.data     0.019893                       # miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_miss_rate::total     0.019893                       # miss rate for ReadReq accesses
system.cpu6.dcache.WriteReq_miss_rate::switch_cpus6.data     0.000687                       # miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_miss_rate::total     0.000687                       # miss rate for WriteReq accesses
system.cpu6.dcache.demand_miss_rate::switch_cpus6.data     0.011219                       # miss rate for demand accesses
system.cpu6.dcache.demand_miss_rate::total     0.011219                       # miss rate for demand accesses
system.cpu6.dcache.overall_miss_rate::switch_cpus6.data     0.011219                       # miss rate for overall accesses
system.cpu6.dcache.overall_miss_rate::total     0.011219                       # miss rate for overall accesses
system.cpu6.dcache.ReadReq_avg_miss_latency::switch_cpus6.data 112874.161182                       # average ReadReq miss latency
system.cpu6.dcache.ReadReq_avg_miss_latency::total 112874.161182                       # average ReadReq miss latency
system.cpu6.dcache.WriteReq_avg_miss_latency::switch_cpus6.data 163608.823529                       # average WriteReq miss latency
system.cpu6.dcache.WriteReq_avg_miss_latency::total 163608.823529                       # average WriteReq miss latency
system.cpu6.dcache.demand_avg_miss_latency::switch_cpus6.data 114277.343275                       # average overall miss latency
system.cpu6.dcache.demand_avg_miss_latency::total 114277.343275                       # average overall miss latency
system.cpu6.dcache.overall_avg_miss_latency::switch_cpus6.data 114277.343275                       # average overall miss latency
system.cpu6.dcache.overall_avg_miss_latency::total 114277.343275                       # average overall miss latency
system.cpu6.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu6.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu6.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu6.dcache.writebacks::writebacks          210                       # number of writebacks
system.cpu6.dcache.writebacks::total              210                       # number of writebacks
system.cpu6.dcache.ReadReq_mshr_hits::switch_cpus6.data         1277                       # number of ReadReq MSHR hits
system.cpu6.dcache.ReadReq_mshr_hits::total         1277                       # number of ReadReq MSHR hits
system.cpu6.dcache.WriteReq_mshr_hits::switch_cpus6.data           49                       # number of WriteReq MSHR hits
system.cpu6.dcache.WriteReq_mshr_hits::total           49                       # number of WriteReq MSHR hits
system.cpu6.dcache.demand_mshr_hits::switch_cpus6.data         1326                       # number of demand (read+write) MSHR hits
system.cpu6.dcache.demand_mshr_hits::total         1326                       # number of demand (read+write) MSHR hits
system.cpu6.dcache.overall_mshr_hits::switch_cpus6.data         1326                       # number of overall MSHR hits
system.cpu6.dcache.overall_mshr_hits::total         1326                       # number of overall MSHR hits
system.cpu6.dcache.ReadReq_mshr_misses::switch_cpus6.data          516                       # number of ReadReq MSHR misses
system.cpu6.dcache.ReadReq_mshr_misses::total          516                       # number of ReadReq MSHR misses
system.cpu6.dcache.WriteReq_mshr_misses::switch_cpus6.data            2                       # number of WriteReq MSHR misses
system.cpu6.dcache.WriteReq_mshr_misses::total            2                       # number of WriteReq MSHR misses
system.cpu6.dcache.demand_mshr_misses::switch_cpus6.data          518                       # number of demand (read+write) MSHR misses
system.cpu6.dcache.demand_mshr_misses::total          518                       # number of demand (read+write) MSHR misses
system.cpu6.dcache.overall_mshr_misses::switch_cpus6.data          518                       # number of overall MSHR misses
system.cpu6.dcache.overall_mshr_misses::total          518                       # number of overall MSHR misses
system.cpu6.dcache.ReadReq_mshr_miss_latency::switch_cpus6.data     45968000                       # number of ReadReq MSHR miss cycles
system.cpu6.dcache.ReadReq_mshr_miss_latency::total     45968000                       # number of ReadReq MSHR miss cycles
system.cpu6.dcache.WriteReq_mshr_miss_latency::switch_cpus6.data       320988                       # number of WriteReq MSHR miss cycles
system.cpu6.dcache.WriteReq_mshr_miss_latency::total       320988                       # number of WriteReq MSHR miss cycles
system.cpu6.dcache.demand_mshr_miss_latency::switch_cpus6.data     46288988                       # number of demand (read+write) MSHR miss cycles
system.cpu6.dcache.demand_mshr_miss_latency::total     46288988                       # number of demand (read+write) MSHR miss cycles
system.cpu6.dcache.overall_mshr_miss_latency::switch_cpus6.data     46288988                       # number of overall MSHR miss cycles
system.cpu6.dcache.overall_mshr_miss_latency::total     46288988                       # number of overall MSHR miss cycles
system.cpu6.dcache.ReadReq_mshr_miss_rate::switch_cpus6.data     0.005725                       # mshr miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_mshr_miss_rate::total     0.005725                       # mshr miss rate for ReadReq accesses
system.cpu6.dcache.WriteReq_mshr_miss_rate::switch_cpus6.data     0.000027                       # mshr miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_mshr_miss_rate::total     0.000027                       # mshr miss rate for WriteReq accesses
system.cpu6.dcache.demand_mshr_miss_rate::switch_cpus6.data     0.003152                       # mshr miss rate for demand accesses
system.cpu6.dcache.demand_mshr_miss_rate::total     0.003152                       # mshr miss rate for demand accesses
system.cpu6.dcache.overall_mshr_miss_rate::switch_cpus6.data     0.003152                       # mshr miss rate for overall accesses
system.cpu6.dcache.overall_mshr_miss_rate::total     0.003152                       # mshr miss rate for overall accesses
system.cpu6.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus6.data 89085.271318                       # average ReadReq mshr miss latency
system.cpu6.dcache.ReadReq_avg_mshr_miss_latency::total 89085.271318                       # average ReadReq mshr miss latency
system.cpu6.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus6.data       160494                       # average WriteReq mshr miss latency
system.cpu6.dcache.WriteReq_avg_mshr_miss_latency::total       160494                       # average WriteReq mshr miss latency
system.cpu6.dcache.demand_avg_mshr_miss_latency::switch_cpus6.data 89360.980695                       # average overall mshr miss latency
system.cpu6.dcache.demand_avg_mshr_miss_latency::total 89360.980695                       # average overall mshr miss latency
system.cpu6.dcache.overall_avg_mshr_miss_latency::switch_cpus6.data 89360.980695                       # average overall mshr miss latency
system.cpu6.dcache.overall_avg_mshr_miss_latency::total 89360.980695                       # average overall mshr miss latency
system.cpu6.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.dtb.inst_hits                           0                       # ITB inst hits
system.cpu7.dtb.inst_misses                         0                       # ITB inst misses
system.cpu7.dtb.read_hits                           0                       # DTB read hits
system.cpu7.dtb.read_misses                         0                       # DTB read misses
system.cpu7.dtb.write_hits                          0                       # DTB write hits
system.cpu7.dtb.write_misses                        0                       # DTB write misses
system.cpu7.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu7.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu7.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu7.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu7.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu7.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu7.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu7.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu7.dtb.read_accesses                       0                       # DTB read accesses
system.cpu7.dtb.write_accesses                      0                       # DTB write accesses
system.cpu7.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu7.dtb.hits                                0                       # DTB hits
system.cpu7.dtb.misses                              0                       # DTB misses
system.cpu7.dtb.accesses                            0                       # DTB accesses
system.cpu7.itb.inst_hits                           0                       # ITB inst hits
system.cpu7.itb.inst_misses                         0                       # ITB inst misses
system.cpu7.itb.read_hits                           0                       # DTB read hits
system.cpu7.itb.read_misses                         0                       # DTB read misses
system.cpu7.itb.write_hits                          0                       # DTB write hits
system.cpu7.itb.write_misses                        0                       # DTB write misses
system.cpu7.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu7.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu7.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu7.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu7.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu7.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu7.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu7.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu7.itb.read_accesses                       0                       # DTB read accesses
system.cpu7.itb.write_accesses                      0                       # DTB write accesses
system.cpu7.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu7.itb.hits                                0                       # DTB hits
system.cpu7.itb.misses                              0                       # DTB misses
system.cpu7.itb.accesses                            0                       # DTB accesses
system.cpu7.numCycles                               0                       # number of cpu cycles simulated
system.cpu7.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu7.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu7.committedInsts                          0                       # Number of instructions committed
system.cpu7.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu7.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu7.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu7.num_func_calls                          0                       # number of times a function call or return occured
system.cpu7.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu7.num_int_insts                           0                       # number of integer instructions
system.cpu7.num_fp_insts                            0                       # number of float instructions
system.cpu7.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu7.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu7.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu7.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu7.num_mem_refs                            0                       # number of memory refs
system.cpu7.num_load_insts                          0                       # Number of load instructions
system.cpu7.num_store_insts                         0                       # Number of store instructions
system.cpu7.num_idle_cycles                         0                       # Number of idle cycles
system.cpu7.num_busy_cycles                         0                       # Number of busy cycles
system.cpu7.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu7.idle_fraction                           0                       # Percentage of idle cycles
system.cpu7.icache.replacements                     1                       # number of replacements
system.cpu7.icache.tagsinuse               550.376845                       # Cycle average of tags in use
system.cpu7.icache.total_refs               643068838                       # Total number of references to valid blocks.
system.cpu7.icache.sampled_refs                   553                       # Sample count of references to valid blocks.
system.cpu7.icache.avg_refs              1162873.124774                       # Average number of references to valid blocks.
system.cpu7.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu7.icache.occ_blocks::switch_cpus7.inst    25.277325                       # Average occupied blocks per requestor
system.cpu7.icache.occ_blocks::cpu7.inst   525.099520                       # Average occupied blocks per requestor
system.cpu7.icache.occ_percent::switch_cpus7.inst     0.040509                       # Average percentage of cache occupancy
system.cpu7.icache.occ_percent::cpu7.inst     0.841506                       # Average percentage of cache occupancy
system.cpu7.icache.occ_percent::total        0.882014                       # Average percentage of cache occupancy
system.cpu7.icache.ReadReq_hits::switch_cpus7.inst       128616                       # number of ReadReq hits
system.cpu7.icache.ReadReq_hits::total         128616                       # number of ReadReq hits
system.cpu7.icache.demand_hits::switch_cpus7.inst       128616                       # number of demand (read+write) hits
system.cpu7.icache.demand_hits::total          128616                       # number of demand (read+write) hits
system.cpu7.icache.overall_hits::switch_cpus7.inst       128616                       # number of overall hits
system.cpu7.icache.overall_hits::total         128616                       # number of overall hits
system.cpu7.icache.ReadReq_misses::switch_cpus7.inst           34                       # number of ReadReq misses
system.cpu7.icache.ReadReq_misses::total           34                       # number of ReadReq misses
system.cpu7.icache.demand_misses::switch_cpus7.inst           34                       # number of demand (read+write) misses
system.cpu7.icache.demand_misses::total            34                       # number of demand (read+write) misses
system.cpu7.icache.overall_misses::switch_cpus7.inst           34                       # number of overall misses
system.cpu7.icache.overall_misses::total           34                       # number of overall misses
system.cpu7.icache.ReadReq_miss_latency::switch_cpus7.inst      5333497                       # number of ReadReq miss cycles
system.cpu7.icache.ReadReq_miss_latency::total      5333497                       # number of ReadReq miss cycles
system.cpu7.icache.demand_miss_latency::switch_cpus7.inst      5333497                       # number of demand (read+write) miss cycles
system.cpu7.icache.demand_miss_latency::total      5333497                       # number of demand (read+write) miss cycles
system.cpu7.icache.overall_miss_latency::switch_cpus7.inst      5333497                       # number of overall miss cycles
system.cpu7.icache.overall_miss_latency::total      5333497                       # number of overall miss cycles
system.cpu7.icache.ReadReq_accesses::switch_cpus7.inst       128650                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.ReadReq_accesses::total       128650                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.demand_accesses::switch_cpus7.inst       128650                       # number of demand (read+write) accesses
system.cpu7.icache.demand_accesses::total       128650                       # number of demand (read+write) accesses
system.cpu7.icache.overall_accesses::switch_cpus7.inst       128650                       # number of overall (read+write) accesses
system.cpu7.icache.overall_accesses::total       128650                       # number of overall (read+write) accesses
system.cpu7.icache.ReadReq_miss_rate::switch_cpus7.inst     0.000264                       # miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_miss_rate::total     0.000264                       # miss rate for ReadReq accesses
system.cpu7.icache.demand_miss_rate::switch_cpus7.inst     0.000264                       # miss rate for demand accesses
system.cpu7.icache.demand_miss_rate::total     0.000264                       # miss rate for demand accesses
system.cpu7.icache.overall_miss_rate::switch_cpus7.inst     0.000264                       # miss rate for overall accesses
system.cpu7.icache.overall_miss_rate::total     0.000264                       # miss rate for overall accesses
system.cpu7.icache.ReadReq_avg_miss_latency::switch_cpus7.inst 156867.558824                       # average ReadReq miss latency
system.cpu7.icache.ReadReq_avg_miss_latency::total 156867.558824                       # average ReadReq miss latency
system.cpu7.icache.demand_avg_miss_latency::switch_cpus7.inst 156867.558824                       # average overall miss latency
system.cpu7.icache.demand_avg_miss_latency::total 156867.558824                       # average overall miss latency
system.cpu7.icache.overall_avg_miss_latency::switch_cpus7.inst 156867.558824                       # average overall miss latency
system.cpu7.icache.overall_avg_miss_latency::total 156867.558824                       # average overall miss latency
system.cpu7.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu7.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.icache.fast_writes                      0                       # number of fast writes performed
system.cpu7.icache.cache_copies                     0                       # number of cache copies performed
system.cpu7.icache.ReadReq_mshr_hits::switch_cpus7.inst            7                       # number of ReadReq MSHR hits
system.cpu7.icache.ReadReq_mshr_hits::total            7                       # number of ReadReq MSHR hits
system.cpu7.icache.demand_mshr_hits::switch_cpus7.inst            7                       # number of demand (read+write) MSHR hits
system.cpu7.icache.demand_mshr_hits::total            7                       # number of demand (read+write) MSHR hits
system.cpu7.icache.overall_mshr_hits::switch_cpus7.inst            7                       # number of overall MSHR hits
system.cpu7.icache.overall_mshr_hits::total            7                       # number of overall MSHR hits
system.cpu7.icache.ReadReq_mshr_misses::switch_cpus7.inst           27                       # number of ReadReq MSHR misses
system.cpu7.icache.ReadReq_mshr_misses::total           27                       # number of ReadReq MSHR misses
system.cpu7.icache.demand_mshr_misses::switch_cpus7.inst           27                       # number of demand (read+write) MSHR misses
system.cpu7.icache.demand_mshr_misses::total           27                       # number of demand (read+write) MSHR misses
system.cpu7.icache.overall_mshr_misses::switch_cpus7.inst           27                       # number of overall MSHR misses
system.cpu7.icache.overall_mshr_misses::total           27                       # number of overall MSHR misses
system.cpu7.icache.ReadReq_mshr_miss_latency::switch_cpus7.inst      4548289                       # number of ReadReq MSHR miss cycles
system.cpu7.icache.ReadReq_mshr_miss_latency::total      4548289                       # number of ReadReq MSHR miss cycles
system.cpu7.icache.demand_mshr_miss_latency::switch_cpus7.inst      4548289                       # number of demand (read+write) MSHR miss cycles
system.cpu7.icache.demand_mshr_miss_latency::total      4548289                       # number of demand (read+write) MSHR miss cycles
system.cpu7.icache.overall_mshr_miss_latency::switch_cpus7.inst      4548289                       # number of overall MSHR miss cycles
system.cpu7.icache.overall_mshr_miss_latency::total      4548289                       # number of overall MSHR miss cycles
system.cpu7.icache.ReadReq_mshr_miss_rate::switch_cpus7.inst     0.000210                       # mshr miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_mshr_miss_rate::total     0.000210                       # mshr miss rate for ReadReq accesses
system.cpu7.icache.demand_mshr_miss_rate::switch_cpus7.inst     0.000210                       # mshr miss rate for demand accesses
system.cpu7.icache.demand_mshr_miss_rate::total     0.000210                       # mshr miss rate for demand accesses
system.cpu7.icache.overall_mshr_miss_rate::switch_cpus7.inst     0.000210                       # mshr miss rate for overall accesses
system.cpu7.icache.overall_mshr_miss_rate::total     0.000210                       # mshr miss rate for overall accesses
system.cpu7.icache.ReadReq_avg_mshr_miss_latency::switch_cpus7.inst 168455.148148                       # average ReadReq mshr miss latency
system.cpu7.icache.ReadReq_avg_mshr_miss_latency::total 168455.148148                       # average ReadReq mshr miss latency
system.cpu7.icache.demand_avg_mshr_miss_latency::switch_cpus7.inst 168455.148148                       # average overall mshr miss latency
system.cpu7.icache.demand_avg_mshr_miss_latency::total 168455.148148                       # average overall mshr miss latency
system.cpu7.icache.overall_avg_mshr_miss_latency::switch_cpus7.inst 168455.148148                       # average overall mshr miss latency
system.cpu7.icache.overall_avg_mshr_miss_latency::total 168455.148148                       # average overall mshr miss latency
system.cpu7.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.dcache.replacements                   594                       # number of replacements
system.cpu7.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu7.dcache.total_refs               150602264                       # Total number of references to valid blocks.
system.cpu7.dcache.sampled_refs                   850                       # Sample count of references to valid blocks.
system.cpu7.dcache.avg_refs              177179.134118                       # Average number of references to valid blocks.
system.cpu7.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu7.dcache.occ_blocks::switch_cpus7.data   156.544731                       # Average occupied blocks per requestor
system.cpu7.dcache.occ_blocks::cpu7.data    99.455269                       # Average occupied blocks per requestor
system.cpu7.dcache.occ_percent::switch_cpus7.data     0.611503                       # Average percentage of cache occupancy
system.cpu7.dcache.occ_percent::cpu7.data     0.388497                       # Average percentage of cache occupancy
system.cpu7.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu7.dcache.ReadReq_hits::switch_cpus7.data       178829                       # number of ReadReq hits
system.cpu7.dcache.ReadReq_hits::total         178829                       # number of ReadReq hits
system.cpu7.dcache.WriteReq_hits::switch_cpus7.data        38294                       # number of WriteReq hits
system.cpu7.dcache.WriteReq_hits::total         38294                       # number of WriteReq hits
system.cpu7.dcache.LoadLockedReq_hits::switch_cpus7.data           92                       # number of LoadLockedReq hits
system.cpu7.dcache.LoadLockedReq_hits::total           92                       # number of LoadLockedReq hits
system.cpu7.dcache.StoreCondReq_hits::switch_cpus7.data           91                       # number of StoreCondReq hits
system.cpu7.dcache.StoreCondReq_hits::total           91                       # number of StoreCondReq hits
system.cpu7.dcache.demand_hits::switch_cpus7.data       217123                       # number of demand (read+write) hits
system.cpu7.dcache.demand_hits::total          217123                       # number of demand (read+write) hits
system.cpu7.dcache.overall_hits::switch_cpus7.data       217123                       # number of overall hits
system.cpu7.dcache.overall_hits::total         217123                       # number of overall hits
system.cpu7.dcache.ReadReq_misses::switch_cpus7.data         1989                       # number of ReadReq misses
system.cpu7.dcache.ReadReq_misses::total         1989                       # number of ReadReq misses
system.cpu7.dcache.WriteReq_misses::switch_cpus7.data           15                       # number of WriteReq misses
system.cpu7.dcache.WriteReq_misses::total           15                       # number of WriteReq misses
system.cpu7.dcache.demand_misses::switch_cpus7.data         2004                       # number of demand (read+write) misses
system.cpu7.dcache.demand_misses::total          2004                       # number of demand (read+write) misses
system.cpu7.dcache.overall_misses::switch_cpus7.data         2004                       # number of overall misses
system.cpu7.dcache.overall_misses::total         2004                       # number of overall misses
system.cpu7.dcache.ReadReq_miss_latency::switch_cpus7.data    209008186                       # number of ReadReq miss cycles
system.cpu7.dcache.ReadReq_miss_latency::total    209008186                       # number of ReadReq miss cycles
system.cpu7.dcache.WriteReq_miss_latency::switch_cpus7.data      1393926                       # number of WriteReq miss cycles
system.cpu7.dcache.WriteReq_miss_latency::total      1393926                       # number of WriteReq miss cycles
system.cpu7.dcache.demand_miss_latency::switch_cpus7.data    210402112                       # number of demand (read+write) miss cycles
system.cpu7.dcache.demand_miss_latency::total    210402112                       # number of demand (read+write) miss cycles
system.cpu7.dcache.overall_miss_latency::switch_cpus7.data    210402112                       # number of overall miss cycles
system.cpu7.dcache.overall_miss_latency::total    210402112                       # number of overall miss cycles
system.cpu7.dcache.ReadReq_accesses::switch_cpus7.data       180818                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.ReadReq_accesses::total       180818                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::switch_cpus7.data        38309                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::total        38309                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::switch_cpus7.data           92                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::total           92                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::switch_cpus7.data           91                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::total           91                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.demand_accesses::switch_cpus7.data       219127                       # number of demand (read+write) accesses
system.cpu7.dcache.demand_accesses::total       219127                       # number of demand (read+write) accesses
system.cpu7.dcache.overall_accesses::switch_cpus7.data       219127                       # number of overall (read+write) accesses
system.cpu7.dcache.overall_accesses::total       219127                       # number of overall (read+write) accesses
system.cpu7.dcache.ReadReq_miss_rate::switch_cpus7.data     0.011000                       # miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_miss_rate::total     0.011000                       # miss rate for ReadReq accesses
system.cpu7.dcache.WriteReq_miss_rate::switch_cpus7.data     0.000392                       # miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_miss_rate::total     0.000392                       # miss rate for WriteReq accesses
system.cpu7.dcache.demand_miss_rate::switch_cpus7.data     0.009145                       # miss rate for demand accesses
system.cpu7.dcache.demand_miss_rate::total     0.009145                       # miss rate for demand accesses
system.cpu7.dcache.overall_miss_rate::switch_cpus7.data     0.009145                       # miss rate for overall accesses
system.cpu7.dcache.overall_miss_rate::total     0.009145                       # miss rate for overall accesses
system.cpu7.dcache.ReadReq_avg_miss_latency::switch_cpus7.data 105082.044243                       # average ReadReq miss latency
system.cpu7.dcache.ReadReq_avg_miss_latency::total 105082.044243                       # average ReadReq miss latency
system.cpu7.dcache.WriteReq_avg_miss_latency::switch_cpus7.data 92928.400000                       # average WriteReq miss latency
system.cpu7.dcache.WriteReq_avg_miss_latency::total 92928.400000                       # average WriteReq miss latency
system.cpu7.dcache.demand_avg_miss_latency::switch_cpus7.data 104991.073852                       # average overall miss latency
system.cpu7.dcache.demand_avg_miss_latency::total 104991.073852                       # average overall miss latency
system.cpu7.dcache.overall_avg_miss_latency::switch_cpus7.data 104991.073852                       # average overall miss latency
system.cpu7.dcache.overall_avg_miss_latency::total 104991.073852                       # average overall miss latency
system.cpu7.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu7.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu7.dcache.writebacks::writebacks           74                       # number of writebacks
system.cpu7.dcache.writebacks::total               74                       # number of writebacks
system.cpu7.dcache.ReadReq_mshr_hits::switch_cpus7.data         1398                       # number of ReadReq MSHR hits
system.cpu7.dcache.ReadReq_mshr_hits::total         1398                       # number of ReadReq MSHR hits
system.cpu7.dcache.WriteReq_mshr_hits::switch_cpus7.data           12                       # number of WriteReq MSHR hits
system.cpu7.dcache.WriteReq_mshr_hits::total           12                       # number of WriteReq MSHR hits
system.cpu7.dcache.demand_mshr_hits::switch_cpus7.data         1410                       # number of demand (read+write) MSHR hits
system.cpu7.dcache.demand_mshr_hits::total         1410                       # number of demand (read+write) MSHR hits
system.cpu7.dcache.overall_mshr_hits::switch_cpus7.data         1410                       # number of overall MSHR hits
system.cpu7.dcache.overall_mshr_hits::total         1410                       # number of overall MSHR hits
system.cpu7.dcache.ReadReq_mshr_misses::switch_cpus7.data          591                       # number of ReadReq MSHR misses
system.cpu7.dcache.ReadReq_mshr_misses::total          591                       # number of ReadReq MSHR misses
system.cpu7.dcache.WriteReq_mshr_misses::switch_cpus7.data            3                       # number of WriteReq MSHR misses
system.cpu7.dcache.WriteReq_mshr_misses::total            3                       # number of WriteReq MSHR misses
system.cpu7.dcache.demand_mshr_misses::switch_cpus7.data          594                       # number of demand (read+write) MSHR misses
system.cpu7.dcache.demand_mshr_misses::total          594                       # number of demand (read+write) MSHR misses
system.cpu7.dcache.overall_mshr_misses::switch_cpus7.data          594                       # number of overall MSHR misses
system.cpu7.dcache.overall_mshr_misses::total          594                       # number of overall MSHR misses
system.cpu7.dcache.ReadReq_mshr_miss_latency::switch_cpus7.data     57765074                       # number of ReadReq MSHR miss cycles
system.cpu7.dcache.ReadReq_mshr_miss_latency::total     57765074                       # number of ReadReq MSHR miss cycles
system.cpu7.dcache.WriteReq_mshr_miss_latency::switch_cpus7.data       217660                       # number of WriteReq MSHR miss cycles
system.cpu7.dcache.WriteReq_mshr_miss_latency::total       217660                       # number of WriteReq MSHR miss cycles
system.cpu7.dcache.demand_mshr_miss_latency::switch_cpus7.data     57982734                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dcache.demand_mshr_miss_latency::total     57982734                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dcache.overall_mshr_miss_latency::switch_cpus7.data     57982734                       # number of overall MSHR miss cycles
system.cpu7.dcache.overall_mshr_miss_latency::total     57982734                       # number of overall MSHR miss cycles
system.cpu7.dcache.ReadReq_mshr_miss_rate::switch_cpus7.data     0.003268                       # mshr miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_mshr_miss_rate::total     0.003268                       # mshr miss rate for ReadReq accesses
system.cpu7.dcache.WriteReq_mshr_miss_rate::switch_cpus7.data     0.000078                       # mshr miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_mshr_miss_rate::total     0.000078                       # mshr miss rate for WriteReq accesses
system.cpu7.dcache.demand_mshr_miss_rate::switch_cpus7.data     0.002711                       # mshr miss rate for demand accesses
system.cpu7.dcache.demand_mshr_miss_rate::total     0.002711                       # mshr miss rate for demand accesses
system.cpu7.dcache.overall_mshr_miss_rate::switch_cpus7.data     0.002711                       # mshr miss rate for overall accesses
system.cpu7.dcache.overall_mshr_miss_rate::total     0.002711                       # mshr miss rate for overall accesses
system.cpu7.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus7.data 97741.241963                       # average ReadReq mshr miss latency
system.cpu7.dcache.ReadReq_avg_mshr_miss_latency::total 97741.241963                       # average ReadReq mshr miss latency
system.cpu7.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus7.data 72553.333333                       # average WriteReq mshr miss latency
system.cpu7.dcache.WriteReq_avg_mshr_miss_latency::total 72553.333333                       # average WriteReq mshr miss latency
system.cpu7.dcache.demand_avg_mshr_miss_latency::switch_cpus7.data 97614.030303                       # average overall mshr miss latency
system.cpu7.dcache.demand_avg_mshr_miss_latency::total 97614.030303                       # average overall mshr miss latency
system.cpu7.dcache.overall_avg_mshr_miss_latency::switch_cpus7.data 97614.030303                       # average overall mshr miss latency
system.cpu7.dcache.overall_avg_mshr_miss_latency::total 97614.030303                       # average overall mshr miss latency
system.cpu7.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
