###########################################
## Statistics of Channel 0
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =       141786   # Number of WRITE/WRITEP commands
num_reads_done                 =       529827   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =       397027   # Number of read row buffer hits
num_read_cmds                  =       529831   # Number of READ/READP commands
num_writes_done                =       141855   # Number of read requests issued
num_write_row_hits             =       114070   # Number of write row buffer hits
num_act_cmds                   =       161048   # Number of ACT commands
num_pre_cmds                   =       161019   # Number of PRE commands
num_ondemand_pres              =       138073   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9394845   # Cyles of rank active rank.0
rank_active_cycles.1           =      9052077   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       605155   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       947923   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =       624995   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =         4437   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =         1545   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         2390   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =         2136   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =         2740   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =         4829   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =         7951   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =         1266   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =          575   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        18897   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =            8   # Write cmd latency (cycles)
write_latency[20-39]           =          286   # Write cmd latency (cycles)
write_latency[40-59]           =          541   # Write cmd latency (cycles)
write_latency[60-79]           =         1039   # Write cmd latency (cycles)
write_latency[80-99]           =         2351   # Write cmd latency (cycles)
write_latency[100-119]         =         3494   # Write cmd latency (cycles)
write_latency[120-139]         =         4736   # Write cmd latency (cycles)
write_latency[140-159]         =         6381   # Write cmd latency (cycles)
write_latency[160-179]         =         7673   # Write cmd latency (cycles)
write_latency[180-199]         =         8062   # Write cmd latency (cycles)
write_latency[200-]            =       107215   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            1   # Read request latency (cycles)
read_latency[20-39]            =       231449   # Read request latency (cycles)
read_latency[40-59]            =        67731   # Read request latency (cycles)
read_latency[60-79]            =        85634   # Read request latency (cycles)
read_latency[80-99]            =        27336   # Read request latency (cycles)
read_latency[100-119]          =        21238   # Read request latency (cycles)
read_latency[120-139]          =        18083   # Read request latency (cycles)
read_latency[140-159]          =         9578   # Read request latency (cycles)
read_latency[160-179]          =         7009   # Read request latency (cycles)
read_latency[180-199]          =         5495   # Read request latency (cycles)
read_latency[200-]             =        56273   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  7.07796e+08   # Write energy
read_energy                    =  2.13628e+09   # Read energy
act_energy                     =  4.40627e+08   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  2.90474e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  4.55003e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  5.86238e+09   # Active standby energy rank.0
act_stb_energy.1               =   5.6485e+09   # Active standby energy rank.1
average_read_latency           =      99.4563   # Average read request latency (cycles)
average_interarrival           =      14.8861   # Average request interarrival latency (cycles)
total_energy                   =  1.62457e+10   # Total energy (pJ)
average_power                  =      1624.57   # Average power (mW)
average_bandwidth              =      5.73169   # Average bandwidth
###########################################
## Statistics of Channel 1
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =       145076   # Number of WRITE/WRITEP commands
num_reads_done                 =       518945   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =       376570   # Number of read row buffer hits
num_read_cmds                  =       518946   # Number of READ/READP commands
num_writes_done                =       145131   # Number of read requests issued
num_write_row_hits             =       109799   # Number of write row buffer hits
num_act_cmds                   =       178184   # Number of ACT commands
num_pre_cmds                   =       178155   # Number of PRE commands
num_ondemand_pres              =       155772   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9248276   # Cyles of rank active rank.0
rank_active_cycles.1           =      9229365   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       751724   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       770635   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =       616283   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =         5558   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =         1668   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         2312   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =         2110   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =         2733   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =         4765   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =         8057   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =         1219   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =          594   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        18847   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =           16   # Write cmd latency (cycles)
write_latency[20-39]           =          296   # Write cmd latency (cycles)
write_latency[40-59]           =          452   # Write cmd latency (cycles)
write_latency[60-79]           =          984   # Write cmd latency (cycles)
write_latency[80-99]           =         2190   # Write cmd latency (cycles)
write_latency[100-119]         =         3127   # Write cmd latency (cycles)
write_latency[120-139]         =         4795   # Write cmd latency (cycles)
write_latency[140-159]         =         6403   # Write cmd latency (cycles)
write_latency[160-179]         =         7736   # Write cmd latency (cycles)
write_latency[180-199]         =         8366   # Write cmd latency (cycles)
write_latency[200-]            =       110711   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            4   # Read request latency (cycles)
read_latency[20-39]            =       222144   # Read request latency (cycles)
read_latency[40-59]            =        64235   # Read request latency (cycles)
read_latency[60-79]            =        91888   # Read request latency (cycles)
read_latency[80-99]            =        25942   # Read request latency (cycles)
read_latency[100-119]          =        21515   # Read request latency (cycles)
read_latency[120-139]          =        19103   # Read request latency (cycles)
read_latency[140-159]          =         9349   # Read request latency (cycles)
read_latency[160-179]          =         7293   # Read request latency (cycles)
read_latency[180-199]          =         5691   # Read request latency (cycles)
read_latency[200-]             =        51781   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  7.24219e+08   # Write energy
read_energy                    =  2.09239e+09   # Read energy
act_energy                     =  4.87511e+08   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  3.60828e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  3.69905e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  5.77092e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.75912e+09   # Active standby energy rank.1
average_read_latency           =      94.0231   # Average read request latency (cycles)
average_interarrival           =      15.0568   # Average request interarrival latency (cycles)
total_energy                   =  1.62696e+10   # Total energy (pJ)
average_power                  =      1626.96   # Average power (mW)
average_bandwidth              =      5.66678   # Average bandwidth
