digraph "CFG for '_Z14dotProductCudaPfS_S_' function" {
	label="CFG for '_Z14dotProductCudaPfS_S_' function";

	Node0x451b8b0 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%3:\l  %4 = tail call i32 @llvm.amdgcn.workitem.id.x(), !range !4\l  %5 = tail call i32 @llvm.amdgcn.workgroup.id.x()\l  %6 = shl i32 %5, 10\l  %7 = or i32 %6, %4\l  %8 = zext i32 %7 to i64\l  %9 = getelementptr inbounds float, float addrspace(1)* %0, i64 %8\l  %10 = load float, float addrspace(1)* %9, align 4, !tbaa !5,\l... !amdgpu.noclobber !9\l  %11 = getelementptr inbounds float, float addrspace(1)* %1, i64 %8\l  %12 = load float, float addrspace(1)* %11, align 4, !tbaa !5,\l... !amdgpu.noclobber !9\l  %13 = fmul contract float %10, %12\l  %14 = getelementptr inbounds [1024 x float], [1024 x float] addrspace(3)*\l... @_ZZ14dotProductCudaPfS_S_E2se, i32 0, i32 %4\l  store float %13, float addrspace(3)* %14, align 4, !tbaa !5\l  fence syncscope(\"workgroup\") release\l  tail call void @llvm.amdgcn.s.barrier()\l  fence syncscope(\"workgroup\") acquire\l  %15 = icmp ult i32 %4, 512\l  br i1 %15, label %16, label %22\l|{<s0>T|<s1>F}}"];
	Node0x451b8b0:s0 -> Node0x451e790;
	Node0x451b8b0:s1 -> Node0x451e820;
	Node0x451e790 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f4987a70",label="{%16:\l16:                                               \l  %17 = load float, float addrspace(3)* %14, align 4, !tbaa !5\l  %18 = add nuw nsw i32 %4, 512\l  %19 = getelementptr inbounds [1024 x float], [1024 x float] addrspace(3)*\l... @_ZZ14dotProductCudaPfS_S_E2se, i32 0, i32 %18\l  %20 = load float, float addrspace(3)* %19, align 4, !tbaa !5\l  %21 = fadd contract float %17, %20\l  store float %21, float addrspace(3)* %14, align 4, !tbaa !5\l  br label %22\l}"];
	Node0x451e790 -> Node0x451e820;
	Node0x451e820 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%22:\l22:                                               \l  fence syncscope(\"workgroup\") release\l  tail call void @llvm.amdgcn.s.barrier()\l  fence syncscope(\"workgroup\") acquire\l  %23 = icmp ult i32 %4, 256\l  br i1 %23, label %24, label %30\l|{<s0>T|<s1>F}}"];
	Node0x451e820:s0 -> Node0x451f030;
	Node0x451e820:s1 -> Node0x451f080;
	Node0x451f030 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f4987a70",label="{%24:\l24:                                               \l  %25 = load float, float addrspace(3)* %14, align 4, !tbaa !5\l  %26 = add nuw nsw i32 %4, 256\l  %27 = getelementptr inbounds [1024 x float], [1024 x float] addrspace(3)*\l... @_ZZ14dotProductCudaPfS_S_E2se, i32 0, i32 %26\l  %28 = load float, float addrspace(3)* %27, align 4, !tbaa !5\l  %29 = fadd contract float %25, %28\l  store float %29, float addrspace(3)* %14, align 4, !tbaa !5\l  br label %30\l}"];
	Node0x451f030 -> Node0x451f080;
	Node0x451f080 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%30:\l30:                                               \l  fence syncscope(\"workgroup\") release\l  tail call void @llvm.amdgcn.s.barrier()\l  fence syncscope(\"workgroup\") acquire\l  %31 = icmp ult i32 %4, 128\l  br i1 %31, label %32, label %38\l|{<s0>T|<s1>F}}"];
	Node0x451f080:s0 -> Node0x451f740;
	Node0x451f080:s1 -> Node0x451f790;
	Node0x451f740 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f4987a70",label="{%32:\l32:                                               \l  %33 = load float, float addrspace(3)* %14, align 4, !tbaa !5\l  %34 = add nuw nsw i32 %4, 128\l  %35 = getelementptr inbounds [1024 x float], [1024 x float] addrspace(3)*\l... @_ZZ14dotProductCudaPfS_S_E2se, i32 0, i32 %34\l  %36 = load float, float addrspace(3)* %35, align 4, !tbaa !5\l  %37 = fadd contract float %33, %36\l  store float %37, float addrspace(3)* %14, align 4, !tbaa !5\l  br label %38\l}"];
	Node0x451f740 -> Node0x451f790;
	Node0x451f790 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%38:\l38:                                               \l  fence syncscope(\"workgroup\") release\l  tail call void @llvm.amdgcn.s.barrier()\l  fence syncscope(\"workgroup\") acquire\l  %39 = icmp ult i32 %4, 64\l  br i1 %39, label %40, label %46\l|{<s0>T|<s1>F}}"];
	Node0x451f790:s0 -> Node0x451ff80;
	Node0x451f790:s1 -> Node0x451ffd0;
	Node0x451ff80 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f4987a70",label="{%40:\l40:                                               \l  %41 = load float, float addrspace(3)* %14, align 4, !tbaa !5\l  %42 = add nuw nsw i32 %4, 64\l  %43 = getelementptr inbounds [1024 x float], [1024 x float] addrspace(3)*\l... @_ZZ14dotProductCudaPfS_S_E2se, i32 0, i32 %42\l  %44 = load float, float addrspace(3)* %43, align 4, !tbaa !5\l  %45 = fadd contract float %41, %44\l  store float %45, float addrspace(3)* %14, align 4, !tbaa !5\l  br label %46\l}"];
	Node0x451ff80 -> Node0x451ffd0;
	Node0x451ffd0 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%46:\l46:                                               \l  fence syncscope(\"workgroup\") release\l  tail call void @llvm.amdgcn.s.barrier()\l  fence syncscope(\"workgroup\") acquire\l  %47 = icmp ult i32 %4, 32\l  br i1 %47, label %48, label %54\l|{<s0>T|<s1>F}}"];
	Node0x451ffd0:s0 -> Node0x45206c0;
	Node0x451ffd0:s1 -> Node0x4520710;
	Node0x45206c0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f4987a70",label="{%48:\l48:                                               \l  %49 = load float, float addrspace(3)* %14, align 4, !tbaa !5\l  %50 = add nuw nsw i32 %4, 32\l  %51 = getelementptr inbounds [1024 x float], [1024 x float] addrspace(3)*\l... @_ZZ14dotProductCudaPfS_S_E2se, i32 0, i32 %50\l  %52 = load float, float addrspace(3)* %51, align 4, !tbaa !5\l  %53 = fadd contract float %49, %52\l  store float %53, float addrspace(3)* %14, align 4, !tbaa !5\l  br label %54\l}"];
	Node0x45206c0 -> Node0x4520710;
	Node0x4520710 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%54:\l54:                                               \l  fence syncscope(\"workgroup\") release\l  tail call void @llvm.amdgcn.s.barrier()\l  fence syncscope(\"workgroup\") acquire\l  %55 = icmp ult i32 %4, 16\l  br i1 %55, label %56, label %62\l|{<s0>T|<s1>F}}"];
	Node0x4520710:s0 -> Node0x4520e00;
	Node0x4520710:s1 -> Node0x4520e50;
	Node0x4520e00 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f4987a70",label="{%56:\l56:                                               \l  %57 = load float, float addrspace(3)* %14, align 4, !tbaa !5\l  %58 = add nuw nsw i32 %4, 16\l  %59 = getelementptr inbounds [1024 x float], [1024 x float] addrspace(3)*\l... @_ZZ14dotProductCudaPfS_S_E2se, i32 0, i32 %58\l  %60 = load float, float addrspace(3)* %59, align 4, !tbaa !5\l  %61 = fadd contract float %57, %60\l  store float %61, float addrspace(3)* %14, align 4, !tbaa !5\l  br label %62\l}"];
	Node0x4520e00 -> Node0x4520e50;
	Node0x4520e50 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%62:\l62:                                               \l  fence syncscope(\"workgroup\") release\l  tail call void @llvm.amdgcn.s.barrier()\l  fence syncscope(\"workgroup\") acquire\l  %63 = icmp ult i32 %4, 8\l  br i1 %63, label %64, label %70\l|{<s0>T|<s1>F}}"];
	Node0x4520e50:s0 -> Node0x4521540;
	Node0x4520e50:s1 -> Node0x4521590;
	Node0x4521540 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f4987a70",label="{%64:\l64:                                               \l  %65 = load float, float addrspace(3)* %14, align 4, !tbaa !5\l  %66 = add nuw nsw i32 %4, 8\l  %67 = getelementptr inbounds [1024 x float], [1024 x float] addrspace(3)*\l... @_ZZ14dotProductCudaPfS_S_E2se, i32 0, i32 %66\l  %68 = load float, float addrspace(3)* %67, align 4, !tbaa !5\l  %69 = fadd contract float %65, %68\l  store float %69, float addrspace(3)* %14, align 4, !tbaa !5\l  br label %70\l}"];
	Node0x4521540 -> Node0x4521590;
	Node0x4521590 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%70:\l70:                                               \l  fence syncscope(\"workgroup\") release\l  tail call void @llvm.amdgcn.s.barrier()\l  fence syncscope(\"workgroup\") acquire\l  %71 = icmp ult i32 %4, 4\l  br i1 %71, label %72, label %78\l|{<s0>T|<s1>F}}"];
	Node0x4521590:s0 -> Node0x4521ea0;
	Node0x4521590:s1 -> Node0x4521ef0;
	Node0x4521ea0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f4987a70",label="{%72:\l72:                                               \l  %73 = load float, float addrspace(3)* %14, align 4, !tbaa !5\l  %74 = add nuw nsw i32 %4, 4\l  %75 = getelementptr inbounds [1024 x float], [1024 x float] addrspace(3)*\l... @_ZZ14dotProductCudaPfS_S_E2se, i32 0, i32 %74\l  %76 = load float, float addrspace(3)* %75, align 4, !tbaa !5\l  %77 = fadd contract float %73, %76\l  store float %77, float addrspace(3)* %14, align 4, !tbaa !5\l  br label %78\l}"];
	Node0x4521ea0 -> Node0x4521ef0;
	Node0x4521ef0 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%78:\l78:                                               \l  fence syncscope(\"workgroup\") release\l  tail call void @llvm.amdgcn.s.barrier()\l  fence syncscope(\"workgroup\") acquire\l  %79 = icmp ult i32 %4, 2\l  br i1 %79, label %80, label %86\l|{<s0>T|<s1>F}}"];
	Node0x4521ef0:s0 -> Node0x45225e0;
	Node0x4521ef0:s1 -> Node0x4522630;
	Node0x45225e0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f4987a70",label="{%80:\l80:                                               \l  %81 = load float, float addrspace(3)* %14, align 4, !tbaa !5\l  %82 = add nuw nsw i32 %4, 2\l  %83 = getelementptr inbounds [1024 x float], [1024 x float] addrspace(3)*\l... @_ZZ14dotProductCudaPfS_S_E2se, i32 0, i32 %82\l  %84 = load float, float addrspace(3)* %83, align 4, !tbaa !5\l  %85 = fadd contract float %81, %84\l  store float %85, float addrspace(3)* %14, align 4, !tbaa !5\l  br label %86\l}"];
	Node0x45225e0 -> Node0x4522630;
	Node0x4522630 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%86:\l86:                                               \l  fence syncscope(\"workgroup\") release\l  tail call void @llvm.amdgcn.s.barrier()\l  fence syncscope(\"workgroup\") acquire\l  %87 = icmp eq i32 %4, 0\l  br i1 %87, label %88, label %94\l|{<s0>T|<s1>F}}"];
	Node0x4522630:s0 -> Node0x4522d20;
	Node0x4522630:s1 -> Node0x4522d70;
	Node0x4522d20 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f7b39670",label="{%88:\l88:                                               \l  %89 = load float, float addrspace(3)* %14, align 4, !tbaa !5\l  %90 = add nuw nsw i32 %4, 1\l  %91 = getelementptr inbounds [1024 x float], [1024 x float] addrspace(3)*\l... @_ZZ14dotProductCudaPfS_S_E2se, i32 0, i32 %90\l  %92 = load float, float addrspace(3)* %91, align 4, !tbaa !5\l  %93 = fadd contract float %89, %92\l  store float %93, float addrspace(3)* %14, align 4, !tbaa !5\l  br label %94\l}"];
	Node0x4522d20 -> Node0x4522d70;
	Node0x4522d70 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%94:\l94:                                               \l  fence syncscope(\"workgroup\") release\l  tail call void @llvm.amdgcn.s.barrier()\l  fence syncscope(\"workgroup\") acquire\l  %95 = icmp eq i32 %4, 0\l  br i1 %95, label %96, label %100\l|{<s0>T|<s1>F}}"];
	Node0x4522d70:s0 -> Node0x4523460;
	Node0x4522d70:s1 -> Node0x45234b0;
	Node0x4523460 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f7b39670",label="{%96:\l96:                                               \l  %97 = load float, float addrspace(3)* getelementptr inbounds ([1024 x\l... float], [1024 x float] addrspace(3)* @_ZZ14dotProductCudaPfS_S_E2se, i32 0,\l... i32 0), align 16, !tbaa !5\l  %98 = zext i32 %5 to i64\l  %99 = getelementptr inbounds float, float addrspace(1)* %2, i64 %98\l  store float %97, float addrspace(1)* %99, align 4, !tbaa !5\l  br label %100\l}"];
	Node0x4523460 -> Node0x45234b0;
	Node0x45234b0 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%100:\l100:                                              \l  ret void\l}"];
}
