// Seed: 1649858533
module module_0 (
    input tri id_0,
    output wor id_1,
    output tri id_2
    , id_7,
    output supply0 id_3,
    input uwire id_4,
    input wand id_5
);
  assign id_1 = -1;
  assign {-1, id_0, 1} = id_7;
  assign module_1.id_6 = 0;
  wire id_8;
endmodule
module module_1 (
    input supply0 id_0,
    output logic id_1,
    input tri0 id_2,
    input supply1 id_3,
    input tri0 id_4,
    input tri id_5,
    input tri1 id_6,
    input tri0 id_7,
    output supply1 id_8,
    output wor id_9
);
  tri1 id_11;
  assign id_9 = 1;
  logic id_12, id_13, id_14, id_15;
  wire id_16;
  wire id_17;
  always @(id_11++) id_1 <= 1;
  module_0 modCall_1 (
      id_6,
      id_8,
      id_8,
      id_8,
      id_4,
      id_5
  );
endmodule
