<profile>

<section name = "Vivado HLS Report for 'compute_add'" level="0">
<item name = "Date">Tue Apr 19 22:13:58 2022
</item>
<item name = "Version">2020.1 (Build 2897737 on Wed May 27 20:21:37 MDT 2020)</item>
<item name = "Project">lab5_vadd_dma_azaz</item>
<item name = "Solution">solution1</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z020-clg400-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00 ns, 7.268 ns, 1.25 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">4108, 4108, 41.080 us, 41.080 us, 4108, 4108, none</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- execute">4106, 4106, 12, 1, 1, 4096, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP48E, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 68, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, 5, 348, 711, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 120, -</column>
<column name="Register">0, -, 369, 64, -</column>
<specialColumn name="Available">280, 220, 106400, 53200, 0</specialColumn>
<specialColumn name="Utilization (%)">0, 2, ~0, 1, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP48E, FF, LUT, URAM</keys>
<column name="krnl_vadd_fadd_32bkb_U27">krnl_vadd_fadd_32bkb, 0, 2, 205, 390, 0</column>
<column name="krnl_vadd_fmul_32cud_U28">krnl_vadd_fmul_32cud, 0, 3, 143, 321, 0</column>
</table>
</item>
<item name = "DSP48E"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP48E, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln25_fu_189_p2">+, 0, 0, 38, 31, 1</column>
<column name="ap_block_state13_pp0_stage0_iter11">and, 0, 0, 2, 1, 1</column>
<column name="icmp_ln25_fu_184_p2">icmp, 0, 0, 18, 32, 32</column>
<column name="ap_block_pp0_stage0_01001">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_state1">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_state3_pp0_stage0_iter1">or, 0, 0, 2, 1, 1</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">xor, 0, 0, 2, 2, 1</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="a_blk_n">9, 2, 1, 2</column>
<column name="ap_NS_fsm">21, 4, 1, 4</column>
<column name="ap_done">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter11">9, 2, 1, 2</column>
<column name="i_0_i_i_reg_161">9, 2, 31, 62</column>
<column name="in1_stream_V_blk_n">9, 2, 1, 2</column>
<column name="in2_stream_V_blk_n">9, 2, 1, 2</column>
<column name="out_stream_V_blk_n">9, 2, 1, 2</column>
<column name="real_start">9, 2, 1, 2</column>
<column name="size_blk_n">9, 2, 1, 2</column>
<column name="size_out_blk_n">9, 2, 1, 2</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="a_read_reg_195">32, 0, 32, 0</column>
<column name="ap_CS_fsm">3, 0, 3, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter0">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter10">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter11">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter2">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter3">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter4">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter5">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter6">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter7">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter8">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter9">1, 0, 1, 0</column>
<column name="i_0_i_i_reg_161">31, 0, 31, 0</column>
<column name="icmp_ln25_reg_205">1, 0, 1, 0</column>
<column name="size_read_reg_200">32, 0, 32, 0</column>
<column name="start_once_reg">1, 0, 1, 0</column>
<column name="tmp_1_reg_219">32, 0, 32, 0</column>
<column name="tmp_2_i_i_reg_224">32, 0, 32, 0</column>
<column name="tmp_2_reg_229">32, 0, 32, 0</column>
<column name="tmp_reg_214">32, 0, 32, 0</column>
<column name="icmp_ln25_reg_205">64, 32, 1, 0</column>
<column name="tmp_1_reg_219">64, 32, 32, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, compute_add, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, compute_add, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, compute_add, return value</column>
<column name="start_full_n">in, 1, ap_ctrl_hs, compute_add, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, compute_add, return value</column>
<column name="ap_continue">in, 1, ap_ctrl_hs, compute_add, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, compute_add, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, compute_add, return value</column>
<column name="start_out">out, 1, ap_ctrl_hs, compute_add, return value</column>
<column name="start_write">out, 1, ap_ctrl_hs, compute_add, return value</column>
<column name="a_dout">in, 32, ap_fifo, a, pointer</column>
<column name="a_empty_n">in, 1, ap_fifo, a, pointer</column>
<column name="a_read">out, 1, ap_fifo, a, pointer</column>
<column name="size_dout">in, 32, ap_fifo, size, pointer</column>
<column name="size_empty_n">in, 1, ap_fifo, size, pointer</column>
<column name="size_read">out, 1, ap_fifo, size, pointer</column>
<column name="size_out_din">out, 32, ap_fifo, size_out, pointer</column>
<column name="size_out_full_n">in, 1, ap_fifo, size_out, pointer</column>
<column name="size_out_write">out, 1, ap_fifo, size_out, pointer</column>
<column name="in1_stream_V_dout">in, 32, ap_fifo, in1_stream_V, pointer</column>
<column name="in1_stream_V_empty_n">in, 1, ap_fifo, in1_stream_V, pointer</column>
<column name="in1_stream_V_read">out, 1, ap_fifo, in1_stream_V, pointer</column>
<column name="in2_stream_V_dout">in, 32, ap_fifo, in2_stream_V, pointer</column>
<column name="in2_stream_V_empty_n">in, 1, ap_fifo, in2_stream_V, pointer</column>
<column name="in2_stream_V_read">out, 1, ap_fifo, in2_stream_V, pointer</column>
<column name="out_stream_V_din">out, 32, ap_fifo, out_stream_V, pointer</column>
<column name="out_stream_V_full_n">in, 1, ap_fifo, out_stream_V, pointer</column>
<column name="out_stream_V_write">out, 1, ap_fifo, out_stream_V, pointer</column>
</table>
</item>
</section>
</profile>
