{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1696457114434 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 32-bit " "Running Quartus II 32-bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1696457114436 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Oct  4 18:05:14 2023 " "Processing started: Wed Oct  4 18:05:14 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1696457114436 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1696457114436 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --gen_testbench --check_outputs=on --tool=modelsim_oem --format=verilog Lab3 -c Lab3 --vector_source=/home/student2/edchiu/Desktop/coe328/Lab3/ASU_demo.vwf --testbench_file=./simulation/qsim/Lab3.vt " "Command: quartus_eda --gen_testbench --check_outputs=on --tool=modelsim_oem --format=verilog Lab3 -c Lab3 --vector_source=/home/student2/edchiu/Desktop/coe328/Lab3/ASU_demo.vwf --testbench_file=./simulation/qsim/Lab3.vt" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1696457114437 ""}
{ "Warning" "WTBO_NODE_NOT_IN_DESIGN" "Cout " "Can't find port \"Cout\" in design" {  } {  } 0 201007 "Can't find port \"%1!s!\" in design" 0 0 "Quartus II" 0 -1 1696457114700 ""}
{ "Warning" "WTBO_NODE_NOT_IN_DESIGN" "Overflow " "Can't find port \"Overflow\" in design" {  } {  } 0 201007 "Can't find port \"%1!s!\" in design" 0 0 "Quartus II" 0 -1 1696457114700 ""}
{ "Error" "ETBO_PORT_OUT_OF_RANGE" "leds 1 7 " "Bus port \"leds\" specified in vector source file has ports with indices that do not fall in the range of port leds\[1:7\] in top level design of Quartus II project" {  } {  } 0 201008 "Bus port \"%1!s!\" specified in vector source file has ports with indices that do not fall in the range of port %1!s!\[%2!d!:%3!d!\] in top level design of Quartus II project" 0 0 "Quartus II" 0 -1 1696457114701 ""}
{ "Warning" "WTBO_NODE_NOT_IN_DESIGN" "leds\[0\] " "Can't find port \"leds\[0\]\" in design" {  } {  } 0 201007 "Can't find port \"%1!s!\" in design" 0 0 "Quartus II" 0 -1 1696457114701 ""}
{ "Warning" "WTBO_NODE_NOT_IN_DESIGN" "Cout " "Can't find port \"Cout\" in design" {  } {  } 0 201007 "Can't find port \"%1!s!\" in design" 0 0 "Quartus II" 0 -1 1696457114701 ""}
{ "Warning" "WTBO_NODE_NOT_IN_DESIGN" "Overflow " "Can't find port \"Overflow\" in design" {  } {  } 0 201007 "Can't find port \"%1!s!\" in design" 0 0 "Quartus II" 0 -1 1696457114701 ""}
{ "Error" "ETBO_PORT_OUT_OF_RANGE" "leds 1 7 " "Bus port \"leds\" specified in vector source file has ports with indices that do not fall in the range of port leds\[1:7\] in top level design of Quartus II project" {  } {  } 0 201008 "Bus port \"%1!s!\" specified in vector source file has ports with indices that do not fall in the range of port %1!s!\[%2!d!:%3!d!\] in top level design of Quartus II project" 0 0 "Quartus II" 0 -1 1696457114701 ""}
{ "Warning" "WTBO_NODE_NOT_IN_DESIGN" "leds\[0\] " "Can't find port \"leds\[0\]\" in design" {  } {  } 0 201007 "Can't find port \"%1!s!\" in design" 0 0 "Quartus II" 0 -1 1696457114701 ""}
{ "Error" "ETBO_PORT_OUT_OF_RANGE" "ledss 1 7 " "Bus port \"ledss\" specified in vector source file has ports with indices that do not fall in the range of port ledss\[1:7\] in top level design of Quartus II project" {  } {  } 0 201008 "Bus port \"%1!s!\" specified in vector source file has ports with indices that do not fall in the range of port %1!s!\[%2!d!:%3!d!\] in top level design of Quartus II project" 0 0 "Quartus II" 0 -1 1696457114701 ""}
{ "Warning" "WTBO_NODE_NOT_IN_DESIGN" "ledss\[0\] " "Can't find port \"ledss\[0\]\" in design" {  } {  } 0 201007 "Can't find port \"%1!s!\" in design" 0 0 "Quartus II" 0 -1 1696457114701 ""}
{ "Error" "ETBO_PORT_OUT_OF_RANGE" "leds 1 7 " "Bus port \"leds\" specified in vector source file has ports with indices that do not fall in the range of port leds\[1:7\] in top level design of Quartus II project" {  } {  } 0 201008 "Bus port \"%1!s!\" specified in vector source file has ports with indices that do not fall in the range of port %1!s!\[%2!d!:%3!d!\] in top level design of Quartus II project" 0 0 "Quartus II" 0 -1 1696457114702 ""}
{ "Warning" "WTBO_NODE_NOT_IN_DESIGN" "leds\[0\] " "Can't find port \"leds\[0\]\" in design" {  } {  } 0 201007 "Can't find port \"%1!s!\" in design" 0 0 "Quartus II" 0 -1 1696457114702 ""}
{ "Error" "ETBO_PORT_OUT_OF_RANGE" "ledss 1 7 " "Bus port \"ledss\" specified in vector source file has ports with indices that do not fall in the range of port ledss\[1:7\] in top level design of Quartus II project" {  } {  } 0 201008 "Bus port \"%1!s!\" specified in vector source file has ports with indices that do not fall in the range of port %1!s!\[%2!d!:%3!d!\] in top level design of Quartus II project" 0 0 "Quartus II" 0 -1 1696457114702 ""}
{ "Warning" "WTBO_NODE_NOT_IN_DESIGN" "ledss\[0\] " "Can't find port \"ledss\[0\]\" in design" {  } {  } 0 201007 "Can't find port \"%1!s!\" in design" 0 0 "Quartus II" 0 -1 1696457114702 ""}
{ "Warning" "WTBO_NODE_NOT_IN_DESIGN" "X " "Can't find port \"X\" in design" {  } {  } 0 201007 "Can't find port \"%1!s!\" in design" 0 0 "Quartus II" 0 -1 1696457114702 ""}
{ "Warning" "WTBO_NODE_NOT_IN_DESIGN" "X\[3\] " "Can't find port \"X\[3\]\" in design" {  } {  } 0 201007 "Can't find port \"%1!s!\" in design" 0 0 "Quartus II" 0 -1 1696457114702 ""}
{ "Warning" "WTBO_NODE_NOT_IN_DESIGN" "X\[2\] " "Can't find port \"X\[2\]\" in design" {  } {  } 0 201007 "Can't find port \"%1!s!\" in design" 0 0 "Quartus II" 0 -1 1696457114702 ""}
{ "Warning" "WTBO_NODE_NOT_IN_DESIGN" "X\[1\] " "Can't find port \"X\[1\]\" in design" {  } {  } 0 201007 "Can't find port \"%1!s!\" in design" 0 0 "Quartus II" 0 -1 1696457114702 ""}
{ "Warning" "WTBO_NODE_NOT_IN_DESIGN" "X\[0\] " "Can't find port \"X\[0\]\" in design" {  } {  } 0 201007 "Can't find port \"%1!s!\" in design" 0 0 "Quartus II" 0 -1 1696457114702 ""}
{ "Warning" "WTBO_NODE_NOT_IN_DESIGN" "Y " "Can't find port \"Y\" in design" {  } {  } 0 201007 "Can't find port \"%1!s!\" in design" 0 0 "Quartus II" 0 -1 1696457114702 ""}
{ "Warning" "WTBO_NODE_NOT_IN_DESIGN" "Y\[3\] " "Can't find port \"Y\[3\]\" in design" {  } {  } 0 201007 "Can't find port \"%1!s!\" in design" 0 0 "Quartus II" 0 -1 1696457114702 ""}
{ "Warning" "WTBO_NODE_NOT_IN_DESIGN" "Y\[2\] " "Can't find port \"Y\[2\]\" in design" {  } {  } 0 201007 "Can't find port \"%1!s!\" in design" 0 0 "Quartus II" 0 -1 1696457114702 ""}
{ "Warning" "WTBO_NODE_NOT_IN_DESIGN" "Y\[1\] " "Can't find port \"Y\[1\]\" in design" {  } {  } 0 201007 "Can't find port \"%1!s!\" in design" 0 0 "Quartus II" 0 -1 1696457114702 ""}
{ "Warning" "WTBO_NODE_NOT_IN_DESIGN" "Y\[0\] " "Can't find port \"Y\[0\]\" in design" {  } {  } 0 201007 "Can't find port \"%1!s!\" in design" 0 0 "Quartus II" 0 -1 1696457114702 ""}
{ "Warning" "WTBO_NODE_NOT_IN_DESIGN" "Cin " "Can't find port \"Cin\" in design" {  } {  } 0 201007 "Can't find port \"%1!s!\" in design" 0 0 "Quartus II" 0 -1 1696457114703 ""}
{ "Info" "ITBO_DONE_VT_GENERATION" "./simulation/qsim/Lab3.vt " "Generated Verilog Test Bench File ./simulation/qsim/Lab3.vt for simulation" {  } {  } 0 201000 "Generated Verilog Test Bench File %1!s! for simulation" 0 0 "Quartus II" 0 -1 1696457114762 ""}
{ "Error" "EQEXE_ERROR_COUNT" "EDA Netlist Writer 5 s 20 s Quartus II 32-bit " "Quartus II 32-bit EDA Netlist Writer was unsuccessful. 5 errors, 20 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "318 " "Peak virtual memory: 318 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1696457114935 ""} { "Error" "EQEXE_END_BANNER_TIME" "Wed Oct  4 18:05:14 2023 " "Processing ended: Wed Oct  4 18:05:14 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1696457114935 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1696457114935 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1696457114935 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1696457114935 ""}
