[{'role': 'system', 'content': 'You are a technical specialist with expertise in electronics. Your task is to analyze datasheets for electronic components and provide a concise summary of the product’s key characteristics and specifications. In addition, you need to gather textual information about the component, including its description and typical applications.Instructions:    Identify the correct component in the datasheet using the provided product code.    Summarize key parameters, including:        Voltage ratings        Current ratings        Power consumption        Operating temperature range        Package type        Special features or notes (if applicable)        Moisture Sensetive Level JEDEC J-STD-020E    Provide a short description of the component, including what it is (e.g., transistor, microcontroller, sensor) and its primary function.    Explain typical applications for the component (e.g., power management, signal processing, data storage, etc.).    Be thorough and accurate: Ensure the information corresponds specifically to the product code, as some datasheets cover multiple variants.Your goal is to create a clear and accurate technical summary that includes both key specifications and a description of what the component is used for.'}, {'role': 'user', 'content': 'Give me information about the component of XC2C384-10FG324I production of XILINX from the text:DS095 (v3.2) March 8, 2007 www.xilinx.com 1\nProduct Specification© 2002--2007 Xilinx, Inc. All rights reserved. All Xilinx trademarks, registered trademarks, patents, and disclaimers are as li sted at http://www.xilinx.com/legal.htm . \nAll other trademarks and registered trademarks are the property of their respective owners. All specifications are subject to c hange without notice.Features\n• Optimized for 1.8V systems\n- As fast as 7.1 ns pin-to-pin delays\n- As low as 14 μA quiescent current \n• Industry’s best 0.18 micron CMOS CPLD\n- Optimized architecture for effective logic synthesis - Multi-voltage I/O operation — 1.5V to 3.3V \n• Available in multiple package options\n- 144-pin TQFP with 118 user I/O\n- 208-pin PQFP with 173 user I/O\n- 256-ball FT (1.0mm) BGA with 212 user I/O\n- 324-ball FG (1.0mm) BGA with 240 user I/O\n- Pb-free available for all packages\n• Advanced system features\n- Fastest in system programming\n· 1.8V ISP using IEEE 1532 (JTAG) interface\n- IEEE1149.1 JTAG Boundary Scan Test- Optional Schmitt-trigger input (per pin)- Unsurpassed low power management\n· DataGATE enable (DGE) signal control\n- Four separate I/O banks- RealDigital 100% CMOS product term generation- Flexible clocking modes\n· Optional DualEDGE triggered registers\n· Clock divider (divide by 2,4,6,8,10,12,14,16)\n· CoolCLOCK\n- Global signal options with macrocell control\n· Multiple global clocks with phase selection per \nmacrocell\n· Multiple global output enables· Global set/reset\n- Advanced design security\n- PLA architecture\n· Superior pinout retention\n· 100% product term routability across function \nblock\n- Open-drain output option for Wired-OR and LED \ndrive\n- Optional bus-hold, 3-state or weak pullup on \nselected I/O pins\n- Optional configurable grounds on unused I/Os- Mixed I/O voltages compatible with 1.5V, 1.8V, \n2.5V, and 3.3V logic levels\n· SSTL2-1, SSTL3-1, and HSTL-1 I/O compatibility\n- Hot pluggable\nRefer to the CoolRunner™-II family data sheet for architec-\nture description.Description\nThe CoolRunner-II 384-macrocell device is designed forboth high performance and low power applications. Thislends power savings to high-end communication equipmentand high speed to battery operated devices. Due to the lowpower stand-by and dynamic operation, overall system reli-ability is improved\nThis device consists of twenty four Function Blocks\ninter-connected by a low power Advanced Interconnect\nMatrix (AIM). The AIM feeds 40 true and complement inputs\nto each Function Block. The Function Blocks consist of a 40by 56 P-term PLA and 16 macrocells which contain numer-ous configuration bits that allow for combinational or regis-tered modes of operation. \nAdditionally, these registers can be globally reset or preset\nand configured as a D or T flip-flop or as a D latch. Thereare also multiple clock signals, both global and local productterm types, configured on a per macrocell basis. Output pinconfigurations include slew rate limit, bus hold, pull-up,open drain and programmable grounds. A Schmitt-triggerinput is available on a per input pin basis. In addition to stor-ing macrocell output states, the macrocell registers may beconfigured as direct input registers to store signals directlyfrom input pins. \nClocking is available on a global or Function Block basis.\nThree global clocks are available for all Function Blocks asa synchronous clock source. Macrocell registers can beindividually configured to power up to the zero or one state.A global set/reset control line is also available to asynchro-nously set or reset selected registers during operation.Additional local clock, synchronous clock-enable, asynchro-nous set/reset and output enable signals can be formedusing product terms on a per-macrocell or per-FunctionBlock basis. \nA DualEDGE flip-flop feature is also available on a per mac-\nrocell basis. This feature allows high performance synchro-nous operation based on lower frequency clocking to helpreduce the total power consumption of the device.\nCircuitry has also been included to divide one externally\nsupplied global clock (GCK2) by eight different selections.This yields divide by even and odd clock frequencies.\nThe use of the clock divide (division by 2) and DualEDGE\nflip-flop gives the resultant CoolCLOCK feature.\nDataGATE is a method to selectively disable inputs of the\nCPLD that are not of interest during certain points in time.0\nXC2C384 CoolRunner-II CPLD\nDS095 (v3.2) March 8, 200700 Product SpecificationR\nXC2C384 CoolRunner-II CPLD\n2 www.xilinx.com DS095 (v3.2) March 8, 2007\nProduct SpecificationR\nBy mapping a signal to the DataGATE function, lower power\ncan be achieved due to reduction in signal switching.\nAnother feature that eases voltage translation is I/O bank-\ning. Four I/O banks are available on the CoolRunner-II 384macrocell device that permit easy interfacing to 3.3V, 2.5V,1.8V, and 1.5V devices.\nThe CoolRunner-II 384 macrocell CPLD is I/O compatible\nwith various I/O standards (see Table 1 ). This device is also\n1.5V I/O compatible with the use of Schmitt-trigger inputs.\nRealDigital Design Technology\nXilinx CoolRunner-II CPLDs are fabricated on a 0.18 micronprocess technology which is derived from leading edgeFPGA product development. CoolRunner-II CPLDs employRealDigital a design technique that makes use of CMOStechnology in both the fabrication and design methodology.RealDigital design technology employs a cascade of CMOSgates to implement sum of products instead of traditionalsense amplifier methodology. Due to this technology, XilinxCoolRunner-II CPLDs achieve both high-performance andlow power operation. \nSupported I/O Standards\nThe CoolRunner-II 384 macrocell features LVCMOS,LVTTL, SSTL and HSTL I/O implementations. See Table 1for I/O standard voltages. The LVTTL I/O standard is a gen-\neral purpose EIA/JEDEC standard for 3.3V applications thatuse an LVTTL input buffer and Push-Pull output buffer. TheLVCMOS standard is used in 3.3V, 2.5V, 1.8V applications.Both HSTL and SSTL I/O standards make use of a V\nREF pin\nfor JEDEC compliance. CoolRunner-II CPLDs are also 1.5VI/O compatible with the use of Schmitt-trigger inputs.\nTable  1:  I/O Standards for XC2C384\n(1)\nIOSTANDARD \nAttributeOutput \nVCCIOInput \nVCCIOInput \nVREFBoard \nTermination\nVoltage VTT\nLVTTL 3.3 3.3 N/A N/A\nLVCMOS33 3.3 3.3 N/A N/ALVCMOS25 2.5 2.5 N/A N/ALVCMOS18 1.8 1.8 N/A N/ALVCMOS15\n(2)1.5 1.5 N/A N/A\nHSTL_1 1.5 1.5 0.75 0.75SSTL2_1 2.5 2.5 1.25 1.25SSTL3_1 3.3 3.3 1.5 1.5\n(1)For information on assigning Vref pins, see XAPP399 .\n(2) LVCMOS15 requires Schmitt-trigger inputs.\nFigure 1:  ICC vs Frequency\nTable  2:  ICC vs Frequency (LVCMOS 1.8V TA = 25°C)(1)\nFrequency (MHz)\n0 25 50 75 100 125 150 175 200\nTypical ICC (mA) 0.023 17.5 35.03 52.53 70.03 87.53 105.03 122.35 140.03\nNotes: \n1. 16-bit up/down, Resetable binary counter (one counter per function block).Frequency (MHz)\nDS095_01_030705ICC (mA)\n0\n050100150200\n200 150 100 25 175 75 125 50\nXC2C384 CoolRunner-II CPLD\nDS095 (v3.2) March 8, 2007 www.xilinx.com 3\nProduct SpecificationR\n Recommended Operating Conditions\nDC Electrical Characteristics (Over Recommended Operating Conditions)   Absolute Maximum Ratings (1)\nSymbol Description Value Units\nVCC Supply voltage relative to ground –0.5 to 2.0 V\nVCCIO Supply voltage for output drivers –0.5 to 4.0 V\nVJTAG(2)JTAG input voltage limits –0.5 to 4.0 V\nVCCAUX JTAG input supply voltage –0.5 to 4.0 V\nVIN(1)Input voltage relative to ground –0.5 to 4.0 V\nVTS(1)Voltage applied to 3-state output –0.5 to 4.0 V\nTSTG(3)Storage Temperature (ambient) –65 to +150 °C\nTJ Junction Temperature +150 °C\nNotes: \n1. Maximum DC undershoot below GND must be limited to either 0.5V or 10 mA, whichever is easiest to achieve. During transitions,  \nthe device pins may undershoot to –2.0v or overshoot to +4.5V, provided this over or undershoot lasts less than 10 ns and with t he \nforcing current being limited to 200 mA.\n2. Valid over commercial temperature range.\n3. For soldering guidelines and thermal considerations, see the Device Packaging  information on the Xilinx website. For Pb free \npackages, see XAPP427 .\nSymbol Parameter Min Max Units\nVCC Supply voltage for internal logic \nand input buffersCommercial TA = 0°C to +70°C 1.7 1.9 V\nIndustrial TA = –40°C to +85°C 1.7 1.9 V\nVCCIO Supply voltage for output drivers @ 3.3V operation 3.0 3.6 V\nSupply voltage for output drivers @ 2.5V operation 2.3 2.7 VSupply voltage for output drivers @ 1.8V operation 1.7 1.9 V\nSupply voltage for output drivers @ 1.5V operation 1.4 1.6 V\nV\nCCAUX Supply voltage for JTAG programming 1.7 3.6 V\nSymbol Parameter Test Conditions Typical Max. Units\nICCSB Standby current Commercial VCC = 1.9V, VCCIO = 3.6V 44 200 μA\nICCSB Standby current Industrial VCC = 1.9V, VCCIO = 3.6V 79 350 μA\nICC (1)Dynamic current f = 1 MHz 1.5 mA\nf = 50 MHz 45 mA\nCJTAG JTAG input capacitance f = 1 MHz - 10 pF\nCCLK Global clock input capacitance f = 1 MHz - 12 pF\nCIO I/O capacitance f = 1 MHz - 10 pF\nIIL(2)Input leakage current VIN = 0V or VCCIO to 3.9V - +/–1 μA\nIIH(2)I/O High-Z leakage VIN = 0V or VCCIO to 3.9V - +/–1 μA\nNotes: \n1. 16-bit up/down, Resetable binary counter (one counter per function block).2. See Quality and Reliability section of the CoolRunner-II family data sheet.\nXC2C384 CoolRunner-II CPLD\n4 www.xilinx.com DS095 (v3.2) March 8, 2007\nProduct SpecificationR\nLVCMOS and LVTTL 3.3V DC Voltage Specifications\nLVCMOS 2.5V DC Voltage Specifications\n(1) The VIH Max value represents the JEDEC specification for LVCMOS25. The CoolRunner-II input buffer can tolerate up to 3.9V without \nphysical damage.\nLVCMOS 1.8V DC Voltage Specifications\n(1) The VIH Max value represents the JEDEC specification for LVCMOS18. The CoolRunner-II input buffer can tolerate up to 3.9V without \nphysical damage.\nLVCMOS  1.5V DC Voltage Specifications(1)Symbol Parameter Test Conditions Min. Max. Units\nVCCIO Input source voltage 3.0 3.6 V\nVIH High level input voltage 2 3.9 V\nVIL Low level input voltage –0.3 0.8 V\nVOH High level output voltage IOH = –8 mA, VCCIO = 3V VCCIO – 0.4V - V\nIOH = –0.1 mA, VCCIO = 3V VCCIO – 0.2V - V\nVOL Low level output voltage IOL = 8 mA, VCCIO = 3V - 0.4 V\nIOL = 0.1 mA, VCCIO = 3V - 0.2 V\nSymbol Parameter Test Conditions Min. Max. Units\nVCCIO Input source voltage 2.3 2.7 V\nVIH High level input voltage 1.7 VCCIO + 0.3(1)V\nVIL Low level input voltage –0.3 0.7 V\nVOH High level output voltage IOH = –8 mA, VCCIO = 2.3V VCCIO – 0.4V - V\nIOH = –0.1 mA, VCCIO = 2.3V VCCIO – 0.2V - V\nVOL Low level output voltage IOL = 8 mA, VCCIO = 2.3V - 0.4 V\nIOL = 0.1 mA, VCCIO = 2.3V - 0.2 V\nSymbol Parameter Test Conditions Min. Max. Units\nVCCIO Input source voltage 1.7 1.9 V\nVIH High level input voltage 0.65 x VCCIO VCCIO + 0.3(1)V\nVIL Low level input voltage –0.3 0.35 x VCCIO V\nVOH High level output voltage IOH = –8 mA, VCCIO = 1.7V VCCIO – 0.45 - V\nIOH = –0.1 mA, VCCIO = 1.7V VCCIO – 0.2 - V\nVOL Low level output voltage IOL = 8 mA, VCCIO = 1.7V - 0.45 V\nIOL = 0.1 mA, VCCIO = 1.7V - 0.2 V\nSymbol Parameter Test Conditions Min. Max. Units\nVCCIO Input source voltage 1.4 1.6 V\nVT+ Input hysteresis threshold voltage 0.5 x VCCIO 0.8 x VCCIO V\nVT- 0.2 x VCCIO 0.5 x VCCIO V\nVOH High level output voltage IOH = –8 mA, VCCIO = 1.4V VCCIO – 0.45 - V\nIOH = –0.1 mA, VCCIO = 1.4V VCCIO – 0.2 - V\nXC2C384 CoolRunner-II CPLD\nDS095 (v3.2) March 8, 2007 www.xilinx.com 5\nProduct SpecificationR\nSchmitt Trigger Input DC Voltage Specifications\nSSTL2-1 DC Voltage Specifications\nSSTL3-1 DC Voltage Specifications\nHSTL1 DC Voltage SpecificationsVOL Low level output voltage IOL = 8 mA, VCCIO = 1.4V - 0.4 V\nIOL = 0.1 mA, VCCIO = 1.4V - 0.2 V\nNotes: \n1. Hysteresis used on 1.5V inputs.\nSymbol Parameter Test Conditions Min. Max. Units\nVCCIO Input source voltage 1.4 3.9 V\nVT+ Input hysteresis threshold voltage 0.5 x VCCIO 0.8 x VCCIO V\nVT- 0.2 x VCCIO 0.5 x VCCIO V\nSymbol Parameter Test Conditions Min. Typ Max. Units\nVCCIO Input source voltage - 2.3 2.5 2.7 V\nVREF(1) Input reference voltage - 1.15 1.25 1.35 V\nVTT(2) Termination voltage - VREF – 0.04 1.25 VREF + 0.04 V\nVIH High level input voltage - VREF + 0.18 - 3.9 V\nVIL Low level input voltage - –0.3 - VREF – 0.18 V\nVOH High level output voltage IOH = –8 mA, VCCIO = 2.3V VCCIO – 0.62 - - V\nVOL Low level output voltage IOL = 8 mA, VCCIO = 2.3V - - 0.54 V\nNotes: \n1. V REF should track the variations in VCCIO, also peak to peak AC noise on VREF may not exceed ±2% VREF.\n2. VTT of transmitting device must track VREF of receiving devices.\nSymbol Parameter Test Conditions Min. Typ Max. Units\nVCCIO Input source voltage - 3.0 3.3 3.6 V\nVREF(1) Input reference voltage - 1.3 1.5 1.7 V\nVTT(2) Termination voltage - VREF – 0.05 1.5 VREF + 0.05 V\nVIH High level input voltage - VREF + 0.2 - VCCIO + 0.3 V\nVIL Low level input voltage - –0.3 - VREF – 0.2 V\nVOH High level output voltage IOH = –8 mA, VCCIO = 3V VCCIO – 1.1 - - V\nVOL Low level output voltage IOL = 8 mA, VCCIO = 3V - - 0.7 V\nNotes: \n1. V REF should track the variations in V CCIO, also peak to peak AC noise on V REF may not exceed ±2% V REF.\n2. VTT of transmitting device must track VREF of receiving devices.\nSymbol Parameter Test Conditions Min. Typ Max. Units\nVCCIO Input source voltage 1.4 1.5 1.6 V\nVREF(1) Input reference voltage 0.68 0.75 0.90 V\nVTT(2) Termination voltage - VCCIO * 0.5 - V\nVIH High level input voltage VREF + 0.1 - 1.9 VSymbol Parameter Test Conditions Min. Max. Units\nXC2C384 CoolRunner-II CPLD\n6 www.xilinx.com DS095 (v3.2) March 8, 2007\nProduct SpecificationR\nVIL Low level input voltage –0.3 - VREF – 0.1 V\nVOH High level output voltage IOH = –8 mA, VCCIO = 1.4V VCCIO – 0.4 - - V\nVOL Low level output voltage IOL = 8 mA, VCCIO = 1.4V - - 0.4 VSymbol Parameter Test Conditions Min. Typ Max. Units\nXC2C384 CoolRunner-II CPLD\nDS095 (v3.2) March 8, 2007 www.xilinx.com 7\nProduct SpecificationR\nAC Electrical Characteristics Over Recommended Operating Conditions  \nSymbol Parameter-7 -10\nUnits Min. Max. Min. Max.\nTPD1 Propagation delay single p-term - 7.1 - 9.2 ns\nTPD2 Propagation delay OR array - 7.5 - 10.0 ns\nTSUD Direct input register set-up time 4.1 - 4.2 - ns\nTSU1 Setup time fast (single p-term) 3.2 - 3.3 - ns\nTSU2 Setup time (OR array) 3.6 - 4.1 - ns\nTHD Direct input register hold time 0.0 - 0.0 - ns\nTH Hold time (OR array or p-term) 0.0 - 0.0 - ns\nTCO Clock to output - 5.3 - 7.9 ns\nFTOGGLE(1)Internal toggle rate - 350 - 166 MHz\nFSYSTEM1(2)Maximum system frequency - 217 - 125 MHz\nFSYSTEM2(2)Maximum system frequency - 200 - 114 MHz\nFEXT1(3)Maximum external frequency - 118 - 89 MHz\nFEXT2(3)Maximum external frequency - 112 - 83 MHz\nTPSUD Direct input register p-term clock setup time 2.3 - 2.5 - ns\nTPSU1 P-term clock setup time (single p-term) 1.4 - 1.9 - ns\nTPSU2 P-term clock setup time (OR array) 1.8 - 2.7 - ns\nTPHD Direct input register p-term clock hold time 0.9 - 0.4 - ns\nTPH P-term clock hold 1.8 - 1.3 - ns\nTPCO P-term clock to output - 7.1 - 9.3 ns\nTOE/TOD Global OE to output enable/disable - 6.0 - 9.2 ns\nTPOE/TPOD P-term OE to output enable/disable - 7.0 - 10.2 ns\nTMOE/TMOD Macrocell driven OE to output enable/disable - 8.0 - 12.5 ns\nTPAO P-term set/reset to output valid - 7.5 - 11.6 ns\nTAO Global set/reset to output valid - 6.0 - 11.5 ns\nTSUEC Register clock enable setup time 3.3 - 3.4 - ns\nTHEC Register clock enable hold time 0.0 - 0.0 - ns\nTCW Global clock pulse width High or Low 1.4 - 3.0 - ns\nTPCW P-term pulse width High or Low 7.5 - 10.0 - ns\nTAPRPW Asynchronous preset/reset pulse width (High or Low) 7.5 - 10.0 - ns\nTDGSU Set-up before DataGATE latch assertion 0.0 0.0 ns\nTDGH Hold to DataGATE latch assertion 4.0 6.0 ns\nTDGR DataGATE recovery to new data 8.5 11.0 ns\nTDGW DataGATE low pulse width 3.0 5.0 ns\nTCDRSU CDRST setup time before falling edge GCLK2 1.7 2.5 ns\nTCDRH CDRST hold time before falling edge GCLK2 0.0 0.0 ns\nTCONFIG Configuration time 200 200 μs\nNotes: \n1. FTOGGLE  is the maximum frequency of a T flip-flop can reliably toggle (see CoolRunner-II family data sheet).\n2. FSYSTEM1  (1/TCYCLE ) is the internal operating frequency for a device with 16-bit Resetable binary counter through one p-term per \nmacrocell while FSYSTEM2  is through the OR array (one counter per function block)\n3. FEXT1(1/TSU1+TCO) is the maximum external frequency using one p-term while FEXT2 is through the OR array\n4. Typical configuration current during TCONFIG  is 25 mA.\nXC2C384 CoolRunner-II CPLD\n8 www.xilinx.com DS095 (v3.2) March 8, 2007\nProduct SpecificationR\nInternal Timing Parameters\nSymbol Parameter(1)-7 -10\nUnits Min. Max. Min. Max.\nBuffer Delays\nTIN Input buffer delay - 3.1 - 3.8 ns\nTDIN Direct data register input delay - 4.5 - 5.5 ns\nTGCK Global Clock buffer delay - 2.1 - 3.3 ns\nTGSR Global set/reset buffer delay - 2.4 - 4.6 ns\nTGTS Global 3-state buffer delay - 2.9 - 3.7 ns\nTOUT Output buffer delay - 3.0 - 3.9 ns\nTEN Output buffer enable/disable delay - 3.1 - 5.5 ns\nP-term Delays\nTCT Control term delay - 0.8 - 0.9 ns\nTLOGI1 Single P-term delay adder - 0.5 - 0.8 ns\nTLOGI2 Multiple P-term delay adder - 0.4 - 0.8 ns\nMacrocell Delay\nTPDI Input to output valid - 0.5 - 0.7 ns\nTSUI Setup before clock 1.7 - 2.0 - ns\nTHI Hold after clock 0.0 - 0.0 - ns\nTECSU  Enable clock setup time 1.5 - 2.0 - ns\nTECHO Enable clock hold time 0.0 - 0.0 - ns\nTCOI Clock to output valid - 0.2 - 0.7 ns\nTAOI Set/reset to output valid - 0.6 - 3.0 ns\nTCDBL Clock doubler delay - 0 - 0 ns\nFeedback Delays\nTF Feedback delay - 2.2 - 4.5 ns\nTOEM Macrocell to global OE delay - 2.6 - 3.0 ns\nI/O Standard Time Adder Delays 1.5V CMOS\nTHYS15 Hysteresis input adder - 3.0 - 4.0 ns\nTOUT15 Output adder - 0.8 - 1.0 ns\nTSLEW15 Output slew rate adder - 4.0 - 4.0 ns\nI/O Standard Time Adder Delays 1.8V CMOS\nTHYS18 Hysteresis input adder - 2.0 - 4.0 ns\nTOUT18 Output adder - 0.0 - 0.0 ns\nTSLEW Output slew rate adder - 2.0 - 4.0 ns\nI/O Standard Time Adder Delays 2.5V CMOS\nTIN25 Standard input adder - 0.6 - 1.0 ns\nTHYS25 Hysteresis input adder - 1.5 - 3.0 ns\nTOUT25 Output adder - 0.8 - 3.0 ns\nTSLEW25 Output slew rate adder - 3.0 - 4.0 ns\nXC2C384 CoolRunner-II CPLD\nDS095 (v3.2) March 8, 2007 www.xilinx.com 9\nProduct SpecificationR\nSwitching Characteristics Switching Test ConditionsI/O Standard Time Adder Delays 3.3V CMOS/TTL\nTIN33 Standard input adder - 0.5 - 2.0 ns\nTHYS33 Hysteresis input adder - 1.2 - 3.0 ns\nTOUT33 Output adder - 1.2 - 3.0 ns\nTSLEW33 Output slew rate adder - 3.0 - 4.0 ns\nI/O Standard Time Adder Delays HSTL, SSTL\nSSTL2-1 Input adder to TIN, TDIN, TGCK, TGSR, \nTGTS- 0.8 - 2.5 ns\nOutput adder to TOUT- -0.5 - 0.0 ns\nSSTL3-1 Input adder to TIN, TDIN, TGCK, TGSR, \nTGTS- 0.8 - 2.5 ns\nOutput adder to TOUT- -0.50 - 0.00 ns\nHSTL-1 Input adder to TIN, TDIN, TGCK, TGSR, \nTGTS- 1.0 - 2.5 ns\nOutput adder to TOUT- 0.0 - 0.0 ns\nNotes: \n1. 1.5 ns input pin signal rise/fall.Internal Timing Parameters (Continued)\nSymbol Parameter(1)-7 -10\nUnits Min. Max. Min. Max.\nFigure 2:  Derating Curve for TPD Number of Outputs Switching12 4 8 1 64.0 \n5.06.0VCC = VCCIO = 1.8V, 25oCTPD2 (ns)5.5\n4.5\nDS095_02_053103\nFigure 3:  AC Load CircuitR1VCC\nCL R2Device \nUnder Test\nOutput Type\nLVTTL33LVCMOS33LVCMOS25LVCMOS18LVCMOS15R1\n268Ω\n 275 Ω\n188Ω\n112.5 Ω\n150ΩR2\n235Ω\n275Ω\n188Ω\n112.5 Ω\n150ΩCL\n35 pF\n35 pF35 pF35 pF35 pF\nDS092_03_09230 2Test Point\nNotes:\n1.  CL includes test fixtures and probe capacitance. \n2.  1.5 nsec maximum rise/fall times on inputs.\nXC2C384 CoolRunner-II CPLD\n10 www.xilinx.com DS095 (v3.2) March 8, 2007\nProduct SpecificationR\nTypical I/V Output Curves\nThe I/V curve illustrates the nominal amount of current that an I/O can source/sink at different voltage levels.\n11Figure 4:  Typical I/V Curves for XC2C384VO (Output Volts)XC384_IV_05070 3IO (Output Current mA)\n0\n040\n1050\n203060\n3.0 2.5 2.0 1.5 1.0 .5 3.53.3V\n1.5V1.8V2.5V\nIol\nPin Descriptions\nFunction \nBlockMacro-\ncell TQ144 PQ208 FT256 FG324I/O \nBank\n11 - 2 B 3 C 3 2\n1 2 - 208 B4 A1 2\n1(GSR) 3 143 206 C4 A2 2\n1 4 142 205 A2 B3 215 - - - C 4 2\n16 - - - - -\n17 - - - - -18 - - - - -\n19 - - - - -\n11 0 - - - - -11 1 - - - - -\n1 12 140 203 C5 B4 2\n1 13 139 202 A3 C5 21 14 - 201 - B5 2\n1 15 - 200 E7 A3 2\n1 16 - 199 - A4 22(GTS2) 1 2 3 D3 D3 2\n22 - 4 C 3 B 2 2\n2(GTS3) 3 3 5 E3 B1 2\n24 4 6 B 2 C 2 2\n2(GTS0) 5 5 7 D4 C1 2\n26 - - - - -27 - - - - -\n28 - - - - -\n29 - - - - -21 0 - - - - -\n21 1 - - - - -\n21 2 - - A 1 D 2 22 1 3- 8D 2 F 42\n21 4 - - C 2 E 2 2\n2(GTS1) 15 6 9 E5 E1 2\n21 6 7 1 0 B 1 F 2 2Pin Descriptions (Continued)\nFunction \nBlockMacro-\ncell TQ144 PQ208 FT256 FG324I/O \nBank\nXC2C384 CoolRunner-II CPLD\nDS095 (v3.2) March 8, 2007 www.xilinx.com 11\nProduct SpecificationR\n3 1 - 198 A4 D6 2\n3 2 - 197 - A5 23 3 138 196 C6 C6 2\n3 4 137 195 B5 B6 2\n3 5 136 194 D6 A6 236 - - - - -\n37 - - - - -\n38 - - - - -39 - - - - -\n31 0 - - - - -\n31 1 - - - - -3 12 135 193 A5 D7 2\n3 13 - 192 E8 C7 2\n31 4 - - B 6 B 7 23 15 - 191 C7 A7 2\n31 6 1 3 4 - A 6 D 8 2\n41 9 1 2 E 4 G 4 242 1 0 - C 1 G 3 2\n43 1 1 1 4 E 2 G 2 2\n4 4 12 15 F2 G1 245 - 1 6 E 6 H 4 2\n46 - - - - -\n47 - - - - -48 - - - - -\n49 - - - - -\n41 0 - - - - -41 1 - - - - -\n41 2 - 1 7 F 3 H 3 2\n4 13 - 18 D1 H2 241 4 - 1 9 G 4 H 1 2\n41 5 - 2 0 E 1 J 3 2\n41 6 - 2 1 G 3 J 2 2Pin Descriptions (Continued)\nFunction \nBlockMacro-\ncell TQ144 PQ208 FT256 FG324I/O \nBank\n5 1 - - D7 C8 2\n5 2 133 - B7 B8 25 3 132 - E9 A8 2\n54 - 1 8 9 A 7 D 9 2\n5 5 - 188 D8 C9 256 - - - - -\n57 - - - - -\n58 - - - - -59 - - - - -\n51 0 - - - - -\n51 1 - - - - -51 2 - 1 8 7 B 8 B 9 2\n51 3 1 3 1 1 8 6 C 8 A 9 2\n51 4 - 1 8 5 A 8 D 1 0 251 5 1 3 0 1 8 4 E 1 1 C 1 0 2\n5 16 129 183 E10 B10 2\n61 - 2 2 G 2 J 1 26 2 13 - F5 K3 2\n63 1 4 2 3 F 1 K 2 2\n64 1 5 - G 5 K 1 265 - - H 2 L 1 2\n66 - - - - -\n67 - - - - -68 - - - - -\n69 - - - - -\n61 0 - - - - -61 1 - - - - -\n61 2 - - H 4 L 3 2\n61 3 1 6 - G 1 L 2 261 4 1 7 - H 3 M 1 2\n61 5 - - H 1 M 2 2\n61 6 1 8 2 5 H 5 M 3 2Pin Descriptions (Continued)\nFunction \nBlockMacro-\ncell TQ144 PQ208 FT256 FG324I/O \nBank\nXC2C384 CoolRunner-II CPLD\n12 www.xilinx.com DS095 (v3.2) March 8, 2007\nProduct SpecificationR\n7(CDRST) 1 35 51 P2 AB2 1\n7 2 - 50 N3 AA2 17 3 - 49 R1 AA1 1\n7 4 34 48 N4 W4 1\n7 5 33 47 N2 Y2 176 - - - - -\n77 - - - - -\n78 - - - - -79 - - - - -\n71 0 - - - - -\n71 1 - - - - -\n7 ( G C K 1 ) 1 23 24 6M 3Y 1 1\n71 3 - - P 1 W 2 1\n71 4 3 1 4 5 M 4 W 1 1\n7 ( G C K 0 ) 1 53 04 4M 2V 3 1\n7 16 - 43 L3 U4 1\n81 - 5 4 P 4 Y 4 1\n8(GCK2) 2 38 55 P5 AB3 1\n8 3 - 56 R2 AA4 1\n84 - 5 7 T 1 Y 5 1\n8(DGE) 5 39 58 T2 AA5 1\n86 - - - - -\n87 - - - - -88 - - - - -\n89 - - - - -\n81 0 - - - - -81 1 - - - - -\n8 12 - - - AB4 1\n81 3 4 0 6 0 N 5 W 6 18 14 41 - - AB5 1\n81 5 4 2 6 1 R 4 Y 6 1\n8 16 43 - M5 AA6 1Pin Descriptions (Continued)\nFunction \nBlockMacro-\ncell TQ144 PQ208 FT256 FG324I/O \nBank\n9 1 - 4 1N 1V 2 1\n9 2 28 40 L4 V1 193 - 3 9 M 1 U 3 1\n94 - 3 8 L 5 U 2 1\n95 - 3 7 K 4 U 1 196 - - - - -\n97 - - - - -\n98 - - - - -99 - - - - -\n91 0 - - - - -\n91 1 - - - - - -9 12 - 36 L2 T4 1\n91 3 - 3 5 K 3 T 3 1\n9 14 - 34 L1 T2 191 5 2 6 3 2 - T 1 1\n9 1 6 2 5- -R 41\n10 1 44 62 - AB6 110 2 45 63 R5 W7 1\n10 3 - - - Y7 1\n10 4 46 64 R6 AA7 110 5 - 65 N6 AB7 1\n10 6 - - - - -\n10 7 - - - - -10 8 - - - - -\n10 9 - - - - -\n10 10 - - - - -10 11 - - - - -\n10 12 - 66 R3 W8 1\n1 0 1 3 - 6 7M 6Y 8 110 14 48 69 - AA8 1\n10 15 49 70 T3 AB8 1\n10 16 50 71 P6 Y9 1Pin Descriptions (Continued)\nFunction \nBlockMacro-\ncell TQ144 PQ208 FT256 FG324I/O \nBank\nXC2C384 CoolRunner-II CPLD\nDS095 (v3.2) March 8, 2007 www.xilinx.com 13\nProduct SpecificationR\n11 1 24 31 K5 R3 1\n11 2 23 - K2 R2 111 3 22 30 J4 R1 1\n11 4 21 29 K1 P4 1\n11 5 20 28 J3 P3 111 6 - - - - -\n11 7 - - - - -\n11 8 - - - - -11 9 - - - - -\n11 10 - - - - -\n11 11 - - - - -11 12 19 27 J2 P2 1\n11 13 - - J5 P1 1\n11 14 - - J1 N3 111 15 - - - N2 1\n11 16 - - - N1 1\n12 1 51 72 T4 AA9 112 2 52 73 P7 AB9 1\n12 3 53 74 T5 W10 1\n12 4 - 75 N7 Y10 112 5 54 76 R7 AA10 1\n12 6 - - - - -\n12 7 - - - - -12 8 - - - - -\n12 9 - - - - -\n12 10 - - - - -12 11 - - - - -\n12 12 - 77 M7 AB10 1\n12 13 - - - AB11 112 14 - - - W11 1\n12 15 - - - AA11 1\n12 16 - 78 T6 Y11 1Pin Descriptions (Continued)\nFunction \nBlockMacro-\ncell TQ144 PQ208 FT256 FG324I/O \nBank\n13 1 - - B16 C21 4\n13 2 - - G11 C20 413 3 112 160 C14 B22 4\n13 4 113 161 B15 B21 4\n13 5 - - A16 A22 413 6 - - - - -\n13 7 - - - - -\n13 8 - - - - -13 9 - - - - -\n13 10 - - - - -\n13 11 - - - - -13 12 114 162 B13 A21 4\n13 13 115 163 B14 B20 4\n13 14 - - C13 C19 413 15 - - A15 B19 4\n13 16 - 164 C12 C18 4\n14 1 111 159 D14 D19 414 2 110 158 C15 D20 4\n14 3 107 155 G12 C22 4\n14 4 106 154 D15 D21 414 5 105 153 E14 D22 4\n14 6 - - - - -\n14 7 - - - - -14 8 - - - - -\n14 9 - - - - -\n14 10 - - - - -14 11 - - - - -\n14 12 - - C16 E20 4\n14 13 104 152 F14 F19 414 14 - 151 D16 E21 4\n14 15 - - F13 E22 4\n14 16 - 150 E15 F20 4Pin Descriptions (Continued)\nFunction \nBlockMacro-\ncell TQ144 PQ208 FT256 FG324I/O \nBank\nXC2C384 CoolRunner-II CPLD\n14 www.xilinx.com DS095 (v3.2) March 8, 2007\nProduct SpecificationR\n15 1 - - B12 B18 4\n15 2 116 165 D13 A19 415 3 - 166 A14 D17 4\n15 4 - - E13 A18 4\n15 5 117 167 A13 C17 415 6 - - - - -\n15 7 - - - - -\n15 8 - - - - -15 9 - - - - -\n15 10 - - - - -\n15 11 - - - - -15 12 - 168 C11 B17 4\n15 13 118 169 A12 D16 4\n15 14 - - B11 C16 415 15 119 170 D11 B16 4\n15 16 120 171 A11 D15 4\n16 1 103 149 G13 F21 416 2 - 148 F15 F22 4\n16 3 102 147 G14 G19 4\n16 4 - 146 E16 G20 416 5 - - H12 G21 4\n16 6 - - - - -\n16 7 - - - - -16 8 - - - - -\n16 9 - - - - -\n16 10 - - - - -16 11 - - - - -\n16 12 - 145 F16 G22 4\n16 13 - - H16 H19 416 14 101 144 - H21 4\n16 15 - - - H22 4\n16 16 100 143 - J19 4Pin Descriptions (Continued)\nFunction \nBlockMacro-\ncell TQ144 PQ208 FT256 FG324I/O \nBank\n17 1 - 173 D10 C15 4\n17 2 121 174 B10 B15 417 3 - 175 E12 D14 4\n17 4 - - - B14 4\n17 5 - - F12 C13 417 6 - - - - -\n17 7 - - - - -\n17 8 - - - - -17 9 - - - - -\n17 10 - - - - -\n17 11 - - - - -17 12 124 178 B9 A13 4\n17 13 125 179 C9 D12 4\n17 14 126 180 C10 C12 417 15 - - A9 B11 4\n17 16 128 182 D9 A10 4\n18 1 - - G15 J20 418 2 - 142 - J21 4\n18 3 98 140 - J22 4\n18 4 97 139 H13 K19 418 5 96 138 G16 K20 4\n18 6 - - - - -\n18 7 - - - - -18 8 - - - - -\n18 9 - - - - -\n18 10 - - - - -18 11 - - - - -\n18 12 95 137 H14 K21 4\n18 13 94 136 H15 K22 418 14 - 135 J12 L19 4\n18 15 - 134 K12 L20 4\n18 16 - - J16 L21 4Pin Descriptions (Continued)\nFunction \nBlockMacro-\ncell TQ144 PQ208 FT256 FG324I/O \nBank\nXC2C384 CoolRunner-II CPLD\nDS095 (v3.2) March 8, 2007 www.xilinx.com 15\nProduct SpecificationR\n19 1 - 103 P13 AA22 3\n19 2 - - P14 Y20 319 3 74 106 P15 Y21 3\n19 4 75 107 R15 W20 3\n19 5 76 108 T16 W21 319 6 - - - - -\n19 7 - - - - -\n19 8 - - - - -19 9 - - - - -\n19 10 - - - - -\n19 11 - - - - -19 12 77 109 N14 Y22 3\n19 13 78 110 R16 W22 3\n19 14 79 111 N15 V20 319 15 - 112 M15 V21 3\n19 16 - 113 M13 U19 3\n20 1 71 102 R13 AB22 320 2 70 101 N13 AA21 3\n20 3 69 100 R14 AB21 3\n20 4 68 99 T15 W19 320 5 66 97 R12 AA20 3\n20 6 - - - - -\n20 7 - - - - -20 8 - - - - -\n20 9 - - - - -\n20 10 - - - - -20 11 - - - - -\n20 12 - - T14 Y18 3\n20 13 64 95 N11 AA19 320 14 - - P11 Y17 3\n20 15 - - M11 AA18 3\n20 16 - - T13 AB18 3Pin Descriptions (Continued)\nFunction \nBlockMacro-\ncell TQ144 PQ208 FT256 FG324I/O \nBank\n21 1 80 114 P16 V22 3\n21 2 - 115 N16 U20 321 3 81 116 L14 U21 3\n21 4 - 117 M14 U22 3\n21 5 - 118 L15 T19 321 6 - - - - -\n21 7 - - - - -\n21 8 - - - - -21 9 - - - - -\n21 10 - - - - -\n21 11 - - - - -21 12 82 119 L13 T20 3\n21 13 - 120 M12 T21 3\n21 14 - 121 M16 T22 321 15 83 122 K14 R21 3\n21 16 - 123 - R22 3\n22 1 - - N10 AA17 322 2 61 91 T12 AB17 3\n22 3 - 90 P10 Y16 3\n22 4 - 89 T11 AA16 322 5 - - R10 AB16 3\n22 6 - - - - -\n22 7 - - - - -22 8 - - - - -\n22 9 - - - - -\n22 10 - - - - -22 11 - - - - -\n22 12 60 88 M10 W15 3\n22 13 - 87 T10 Y15 322 14 59 86 M9 AA15 3\n22 15 - 85 R9 AB15 3\n22 16 - - P9 W14 3Pin Descriptions (Continued)\nFunction \nBlockMacro-\ncell TQ144 PQ208 FT256 FG324I/O \nBank\nXC2C384 CoolRunner-II CPLD\n16 www.xilinx.com DS095 (v3.2) March 8, 2007\nProduct SpecificationR\n23 1 - - L16 P20 3\n23 2 - 125 K15 P21 323 3 85 126 L12 N19 3\n23 4 86 127 - N21 3\n23 5 87 - K16 N22 323 6 - - - - -\n23 7 - - - - -\n23 8 - - - - -23 9 - - - - -\n23 10 - - - - -\n23 11 - - - - -23 12 88 128 J14 M22 3\n23 13 91 - J15 M19 3\n23 14 92 131 J13 M20 323 15 - - - M21 3\n23 16 - - - L22 3Pin Descriptions (Continued)\nFunction \nBlockMacro-\ncell TQ144 PQ208 FT256 FG324I/O \nBank\n24 1 - - N9 Y14 3\n24 2 58 84 T9 AA14 324 3 - - - AB14 3\n24 4 - 83 - Y13 3\n24 5 - 82 M8 AA13 324 6 - - - - -\n24 7 - - - - -\n24 8 - - - - -24 9 - - - - -\n24 10 - - - - -\n24 11 - - - - -24 12 57 - T8 AB13 3\n24 13 - - P8 W12 3\n24 14 56 80 R8 Y12 324 15 - - T7 AA12 3\n24 16 - - N8 AB12 3\nNotes: \n1. GTS = global output enable, GSR = global reset/set, GCK = \nglobal clock, CDRST = clock divide reset, DGE = DataGATE enable.\n2. GCK, GSR, and GTS pins can also be used for general \npurpose I/O.Pin Descriptions (Continued)\nFunction \nBlockMacro-\ncell TQ144 PQ208 FT256 FG324I/O \nBank\nXC2C384 JTAG, Power/Ground, No Connect Pins and Total User I/O\nPin Type TQ144 PQ208 FT256 FG324\nTCK 67 98 P12 Y19TDI 63 94 R11 AB19TDO 122 176 A10 C14TMS 65 96 N12 AB20V\nCCAUX  (JTAG supply \nvoltage)81 1 F 4 F 1\nPower internal (VCC) 1, 37, 84 1, 53, 124 P3, K13, D12, D5 AA3, N20, A20, D4, E3\nPower Bank 1 I/O (VCCIO1 ) 27, 55 33, 59, 79 J6, K6, L7, L8 M9, N9, P10, P11\nPower Bank 2 I/O (VCCIO2 ) 141 26, 204 F7, F8, G6, H6 J10, J11, K9, L9\nPower Bank 3 I/O (VCCIO3 ) 73, 93 92, 105, 132 J11, K11, L10, L9 M14, N14, P12, P13\nPower Bank 4 I/O (VCCIO4 ) 109, 127 133, 157, 172, \n181F10, F9, H11 J12, J13, K14, L14\nXC2C384 CoolRunner-II CPLD\nDS095 (v3.2) March 8, 2007 www.xilinx.com 17\nProduct SpecificationR\nGround 29, 36, 47, \n62, 72, 89, \n90, 99, 108, \n123, 14413, 24, 42, 52, \n68, 81, 93, 104, \n129, 130, 141, 156, 177, 190, \n207F11, F6, G10, G7, G8, \nG9, H10, H7, H8, H9, \nJ10, J7, J8, J9, K10, \nK7, K8, K9, L11, L6D5, D18, E4, E19, J9, J14, \nK10, K11, K12, K13, L10, L11, \nL12, L13, M10, M11, M12, \nM13, N10, N11, N12, N13, P9, \nP14, V4, V19, W5, W18\nNo connects - - A11,A12,A14,A15,A16,A17,B\n12,B13,C11,D1,D11,D13,F3,H\n20,J4,K4,L4,M4,N4,P19,P22,\nR19,R20,W3,W9,W13,W16,W\n17,Y3,AB1\nTotal user I/O (includes dual \nfunction pins)118 173 212 240XC2C384 JTAG, Power/Ground, No Connect Pins and Total User I/O (Continued)\nPin Type TQ144 PQ208 FT256 FG324\nXC2C384 CoolRunner-II CPLD\n18 www.xilinx.com DS095 (v3.2) March 8, 2007\nProduct SpecificationR\nOrdering Information\nPart NumberPin/Ball \nSpacingθJA \n(C/Watt)θJC \n(C/Watt) Package TypePackage Body \nDimensions I/OComm. \n(C)\nInd. (I)(1)\nXC2C384-7TQ144C 0.5mm 34.1 6.5 Thin Quad Flat Pack 20mm x 20mm 118 C\nXC2C384-10TQ144C 0.5mm 34.1 6.5 Thin Quad Flat Pack 20mm x 20mm 118 CXC2C384-7PQ208C 0.5mm 36.1 8.4 Plastic Quad Flat Pack 28mm x 28mm 173 CXC2C384-10PQ208C 0.5mm 36.1 8.4 Plastic Quad Flat Pack 28mm x 28mm 173 CXC2C384-7FT256C 1.0mm 33.5 5.5 Fine Pitch Thin BGA 17mm x 17mm 212 CXC2C384-10FT256C 1.0mm 33.5 5.5 Fine Pitch Thin BGA 17mm x 17mm 212 CXC2C384-7FG324C 1.0mm 39.3 5.3 Fine Pitch BGA 23mm x 23mm 240 CXC2C384-10FG324C 1.0mm 39.3 5.3 Fine Pitch BGA 23mm x 23mm 240 CXC2C384-7TQG144C 0.5mm 34.1 6.5 Thin Quad Flat Pack; \nPb-free20mm x 20mm 118 C\nXC2C384-10TQG144C 0.5mm 34.1 6.5 Thin Quad Flat Pack; \nPb-free20mm x 20mm 118 C\nXC2C384-7PQG208C 0.5mm 36.1 8.4 Plastic Quad Flat Pack; \nPb-free28mm x 28mm 173 C\nXC2C384-10PQG208C 0.5mm 36.1 8.4 Plastic Quad Flat Pack; \nPb-free28mm x 28mm 173 C\nXC2C384-7FTG256C 1.0mm 33.5 5.5 Fine Pitch Thin BGA; \nPb-free17mm x 17mm 212 C\nXC2C384-10FTG256C 1.0mm 33.5 5.5 Fine Pitch Thin BGA; \nPb-free17mm x 17mm 212 C\nXC2C384-7FGG324C 1.0mm 39.3 5.3 Fine Pitch BGA; Pb-free 23mm x 23mm 240 C\nXC2C384-10FGG324C 1.0mm 39.3 5.3 Fine Pitch BGA; Pb-free 23mm x 23mm 240 CXC2C384-10TQ144I 0.5mm 34.1 6.5 Plastic Quad Flat Pack 20mm x 20mm 118 IXC2C384-10PQ208I 0.5mm 36.1 8.4 Plastic Quad Flat Pack 28mm x 28mm 173 IXC2C384-10FT256I 1.0mm 33.5 5.5 Fine Pitch Thin BGA 17mm x 17mm 212 IXC2C384-10FG324I 1.0mm 39.3 5.3 Fine Pitch BGA 23mm x 23mm 240 IXC2C384-10TQG144I 0.5mm 34.1 6.5 Plastic Quad Flat Pack; \nPb-free20mm x 20mm 118 I\nXC2C384-10PQG208I 0.5mm 36.1 8.4 Plastic Quad Flat Pack; \nPb-free28mm x 28mm 173 I\nXC2C384-10FTG256I 1.0mm 33.5 5.5 Fine Pitch Thin BGA; \nPb-free17mm x 17mm 212 I\nXC2C384-10FGG324I 1.0mm 39.3 5.3 Fine Pitch BGA; Pb-free 23mm x 23mm 240 I\nNotes: \n1. C = Commercial (T A = 0°C to +70°C); I = Industrial (T A = –40°C to +85°C)..\nStandard Example:             XC2C128         \n  Device \nSpeed Grade Package Type Number of Pins Temperature Range -7 TQ C 144\nPb-Free Example:               XC2C128  TQ    G   144 C\nDevice \nSpeed Grade Package Type  \nPb-Free\nNumber of Pins -7\nTemperature Range\nXC2C384 CoolRunner-II CPLD\nDS095 (v3.2) March 8, 2007 www.xilinx.com 19\nProduct SpecificationR\nDevice Part Marking\nFigure 5:  Sample Package with Part MarkingXC2Cxxx\nTQ144\n7CDevice Type\nPackage\nSpeed\nOperating RangeThis line not\nrelated to devicepart number\nPart marking for non-chip scale packageR\nXC2C384 CoolRunner-II CPLD\n20 www.xilinx.com DS095 (v3.2) March 8, 2007\nProduct SpecificationR\nFigure 6:  TQ144 Thin Quad Flat PackVCC\nI/O(1)\nI/O(1)\nI/O\nI/O(1)\nI/O(1)\nI/O\nVAUX\nI/OI/OI/OI/OI/OI/OI/OI/OI/OI/OI/OI/OI/OI/OI/OI/OI/OI/O\nV\nCCIO1\nI/O\nGND\nI/O(2)\nI/O\nI/O(2)\nI/OI/O\nI/O(4)\nGND1\n23456789\n101112131415161718192021222324252627282930313233343536\nTQ144\nTop ViewVCC\nI/O(2)\nI/O(5)\nI/O\nI/OI/OI/OI/OI/OI/O\nGND\nI/OI/OI/OI/OI/OI/OI/O\nV\nCCIO1\nI/OI/OI/OI/OI/OI/O\nGND\nTDI\nI/O\nTMS\nI/O\nTCK\nI/OI/OI/OI/O\nGND108\n107106105104103102101100\n99989796959493929190898887868584838281807978777675747337\n3839404142434445464748495051525354555657585960616263646566676869707172144\n143142141140139138137136135134133132131130129128127126125124123122121120119118117116115114113112111110109GND\nI/OI/OI/OI/OI/OI/OI/OI/OGNDI/OI/OI/OI/OI/OV\nCCIO3\nI/OI/OGNDGNDI/OI/OI/OI/OV\nCC\nI/OI/OI/OI/OI/OI/OI/OI/OI/OI/OV\nCCIO3GND\nI/O(3)\nI/OV\nCCIO2\nI/OI/OI/OI/OI/OI/OI/OI/OI/OI/OI/OI/OI/OV\nCCIO4\nI/OI/OI/OGNDTDOI/OI/OI/OI/OI/OI/OI/OI/OI/OI/OI/OI/OV\nCCIO4\n(1) - Global Output Enable\n(2) - Global Clock(3) - Global Set/Reset(4) - Clock Divide Reset(5) - DataGATE Enable\nXC2C384 CoolRunner-II CPLD\nDS095 (v3.2) March 8, 2007 www.xilinx.com 21\nProduct SpecificationR\nFigure 7:  PQ208 Plastic Quad Flat PackageVCC\nI/O\nI/O(1)\nI/O\nI/O(1)\nI/O\nI/O(1)\nI/O\nI/O(1)\nI/O\nVAUX\nI/O\nGND\nI/OI/OI/OI/OI/OI/OI/OI/OI/OI/O\nGND\nI/O\nVCCIO2\nI/OI/OI/OI/OI/OI/O\nVCCIO1\nI/OI/OI/OI/OI/OI/OI/OI/O\nGND\nI/O\nI/O(2)\nI/O\nI/O(2)\nI/OI/OI/OI/O\nI/O(4)\nGNDPQ208\nTop ViewVCC\nI/O\nI/O(2)\nI/OI/O\nI/O(5)\nVCCIO1\nI/OI/OI/OI/OI/OI/OI/OI/O\nGND\nI/OI/OI/OI/OI/OI/OI/OI/OI/OI/O\nVCCIO1\nI/O\nGND\nI/OI/OI/OI/OI/OI/OI/OI/OI/OI/O\nVCCIO3\nGND\nTDI\nI/O\nTMS\nI/O\nTCK\nI/OI/OI/OI/OI/O\nGND (1) - Global Output Enable\n(2) - Global Clock(3) - Global Set/Reset(4) - Clock Divide Reset(5) - DataGATE EnableGND\nI/OI/OI/OI/OI/OI/OI/OI/OI/OI/OI/OI/OI/OI/OGNDI/OI/OI/OI/OI/OI/OI/OVCCIO4VCCIO3I/OGNDGNDI/OI/OI/OI/OVCCI/OI/OI/OI/OI/OI/OI/OI/OI/OI/OI/OI/OI/OI/OI/OI/OI/OI/OVCCIO3I/O\nGNDI/O(3)I/OVCCIO2I/OI/OI/OI/OI/OI/OI/OI/OI/OI/OI/OI/OI/OGNDI/OI/OI/OI/OI/OI/OI/OI/OVCCIO4I/OI/OI/OGNDTDOI/OI/OI/OVCCIO4I/OI/OI/OI/OI/OI/OI/OI/OI/OI/OI/OI/OI/OI/OVCCIO41\n23456789\n10111213141516171819202122232425262728293031323334353637383940414243444546474849505152\n53\n54555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104156\n155154153152151150149148147146145144143142141140139138137136135134133132131130129128127126125124123122121120119118117116115114113112111110109108107106105208\n207206205204203202201200199198197196195194193192191190189188187186185184183182181180179178177176175174173172171170169168167166165164163162161160159158157\nXC2C384 CoolRunner-II CPLD\n22 www.xilinx.com DS095 (v3.2) March 8, 2007\nProduct SpecificationR\nFigure 8:  FT256 Fine Pitch Thin BGAFT256 Bottom ViewA\nB\nCD\nE\nF\nG\nH\nJ\nK\nL\nM\nN\nP\nR\nT\n16\n151413121110987654321I/O TDO I/O I/O I/O I/O I/O I/O I/O I/O I/O I/O I/O I/O I/O I/O\nI/O I/O I/O I/O I/O I/O I/O I/O I/O I/O I/O I/O I/O I/O I/O I/O\nI/O I/O I/O(3) I/O I/O I/O I/O I/O I/O I/O I/O I/O I/O I/O I/O I/O\nI/O I/O I/O(1) I/O I/O VCC I/O I/O I/O I/O I/O VCC I/O(1) I/O I/O I/O\nI/O I/O I/O I/O I/O I/O I/O I/O I/O I/O I/O I/O(1) I/O(1) I/O I/O I/O\nI/O VCCIO4 VAUX I/O I/O I/O GND VCCIO4 VCCIO2 VCCIO2 GND I/O I/O I/O I/O I/O\nI/O GND I/O I/O I/O I/O I/O GND GND GND VCCIO2 I/O I/O I/O I/O I/O\nI/O GND I/O I/O I/O I/O VCCIO4 GND GND GND VCCIO2 I/O I/O I/O I/O I/O\nI/O GND I/O I/O I/O I/O VCCIO3 GND GND GND VCCIO1 I/O I/O I/O I/O I/O\nI/O GND I/O VCC I/O I/O VCCIO3 GND GND GND VCCIO1 I/O I/O I/O I/O I/O\nI/O VCCIO3 I/O I/O I/O I/O GND VCCIO3 VCCIO1 VCCIO1 GND I/O I/O I/O I/O I/O\nI/O I/O I/O I/O I/O I/O I/O I/O I/O I/O I/O I/O I/O(2) I/O(2) I/O I/O\nI/O I/O I/O I/O I/O TMS I/O I/O I/O I/O I/O I/O I/O I/O I/O I/O\nI/O I/O I/O I/O I/O TCK I/O I/O I/O I/O I/O I/O(2) VCC I/O(4) I/O I/O\nI/O I/O I/O I/O I/O I/O TDI I/O I/O I/O I/O I/O I/O I/O I/O I/O\nI/O I/O I/O I/O I/O I/O I/O I/O I/O I/O I/O I/O I/O I/O(5) I/O I/O\n(1) - Global Output Enable\n(2) - Global Clock(3) - Global Set/Reset(4) - Clock Divide Reset(5) - DataGATE Enable\nXC2C384 CoolRunner-II CPLD\nDS095 (v3.2) March 8, 2007 www.xilinx.com 23\nProduct SpecificationR\nFigure 9:  FG324 Fine Pitch BGAFG324 Bottom ViewA\nB\nCD\nE\nF\nG\nH\nJ\nK\nL\nM\nN\nP\nR\nT\nU\nV\nW\nY\nAAAB\n22\n212019181716151413121110987654321I/O NC I/O I/O VCC I/O NC NC NC I/O NC NC I/O I/O I/O I/O\nI/O I/O I/O I/O I/O I/O I/O I/O I/O NC NC I/O I/O I/O I/O I/O\nI/O I/O I/O I/O I/O I/O I/O I/O TDO I/O I/O NC I/O I/O I/O I/O\nI/O I/O I/O I/O I/O GND I/O I/O I/O NC I/O NC I/O I/O I/O I/O\nI/O GND I/O I/O\nI/O I/O I/O I/O\nI/O I/O I/O I/O\nI/O I/O NC I/O\nI/O VCCIO2 I/O I/O GND VCCIO4 VCCIO4 VCCIO2 GND I/O\nI/O GND I/O I/O VCCIO4 GND GND GND VCCIO2 I/O\nI/O GND I/O I/O VCCIO4 GND GND GND VCCIO2 I/O\nI/O GND I/O I/O VCCIO3 GND GND GND VCCIO1 I/O\nI/O GND I/O VCC VCCIO3 GND GND GND VCCIO1 I/O\nNC VCCIO1 NC I/O GND VCCIO3 VCCIO3 VCCIO1 GND I/O\nI/O NC NC I/O\nI/O I/O I/O I/O\n(1) - Global Output Enable\n(2) - Global Clock(3) - Global Set/Reset(4) - Clock Divide Reset(5) - DataGATE EnableGND VCC I/O I/O(1)\nI/O NC I/O VAUX\nI/O I/O I/O I/O\nI/O I/O I/O I/O\nNC I/O I/O I/O\nNC I/O I/O I/O\nNC I/O I/O I/O\nNC I/O I/O I/O\nNC I/O I/O I/O\nI/O I/O I/O I/O\nI/O I/O I/O I/O\nI/O I/O I/O I/O\nI/O I/O I/O I/O I/O I/O I/O I/O\nI/O GND I/O I/O GND I/O(2) I/O I/O\nI/O NC I/O I/O I/O GND NC I/O I/O NC I/O I/O NC I/O I/O I/O I/O I/O GND NC I/O I/O\nI/O I/O I/O TCK I/O I/O I/O I/O I/O I/O I/O I/O I/O I/O I/O I/O I/O I/O I/O NC I/O I/O(2)\nI/O I/O I/O I/O I/O I/O I/O I/O I/O I/O I/O I/O I/O I/O I/O I/O I/O I/O I/O(5) VCC I/O I/O\nI/O I/O I/O TDI TMS I/O I/O I/O I/O I/O I/O I/O I/O I/O I/O I/O I/O I/O I/O I/O(2) I/O(4) NCVCC I/O GND I/O(1) I/O NCI/O I/O I/O I/O I/O I/O(1)I/O I/O I/O I/O I/O I/O(1)I/O I/O I/O I/O I/O(3) I/O\nXC2C384 CoolRunner-II CPLD\n24 www.xilinx.com DS095 (v3.2) March 8, 2007\nProduct SpecificationR\nWarranty Disclaimer\nTHESE PRODUCTS ARE SUBJECT TO THE TERMS OF THE XILINX LIMITED WARRANTY WHICH CAN BE VIEWED\nAT http://www.xilinx.com/warranty.htm . THIS LIMITED WARRANTY DOES NOT EXTEND TO ANY USE OF THE\nPRODUCTS IN AN APPLICATION OR ENVIRONMENT THAT IS NOT WITHIN THE SPECIFICATIONS STATED ON THETHEN-CURRENT XILINX DATA SHEET FOR THE PRODUC TS. PRODUCTS ARE NOT DESIGNED TO BE FAIL-SAFE\nAND ARE NOT WARRANTED FOR USE IN APPLICATIONS TH AT POSE A RISK OF PHYSICAL HARM OR LOSS OF\nLIFE. USE OF PRODUCTS IN SUCH APPLICATIONS IS FULLY AT THE RISK OF CUSTOMER SUBJECT TOAPPLICABLE LAWS AND REGULATIONS.\nAdditional Information\nAdditional information is available for the following CoolRunner-II topics:\n• XAPP784: Bulletproof CPLD Design Practices\n• XAPP375: Timing Model  \n• XAPP376: Logic Engine  \n• XAPP378: Advanced Features  \n• XAPP382: I/O Characteristics  \n• XAPP389: Powering CoolRunner-II  \n• XAPP399: Assigning VREF Pins  To access these and all application notes with their associ-\nated reference designs, click the following link and scrolldown the page until you find the document you want:\nCoolRunner-II Data Sheets and Application Notes\nDevice Packages\nRevision History\nThe following table shows the revision history for this document. \nDate Version Revision\n5/31/02 1.0 Initial Xilinx release9/23/02 1.1 Updated FT256 and TQ144 pinouts4/16/03 1.2 Updated FG324 package, updated No Connect pins5/30/03 2.0 Added -6, -10 characterization data\n11/7/03 2.1 Corrected typo on page 1. 324-ball FG BGA package has ball pitch of 1.0mm\n1/26/04 2.2 Added links to Application notes and Data sheets\n5/7/04 2.3 Corrected error in package dimensions of XC2C384-10TQ144I\n8/03/04 2.4 Pb-free documentation\n10/01/04 2.5 Add Asynchronous Preset/Reset Pulse Width specification to AC Electrical Characteristics01/30/05 2.6 Change to I\nCCSB  MAX for Industrial devices\n03/07/05 2.7 Deleted -6 speed grade. Modifications to Table 1, IOSTANDARDs\n2/06/06 2.8 Change to TSUI for -7 speed grade. Previous value was typographical error\n03/20/06 2.9 Add Warranty Disclaimer. Add note to Pin Descriptions that GCK, GSR, and GTS pins can also \nbe used for general purpose I/O \nXC2C384 CoolRunner-II CPLD\nDS095 (v3.2) March 8, 2007 www.xilinx.com 25\nProduct SpecificationR\n07/14/06 3.0 Move to Product Specification. Changes to - 7 speed grade: TSUD, TSU1, TSU2, TCO, TPCO, \nTF, FEXT1, TGCK, TECSU , TCOI, TSUEC , TCW and FEXT2. Changes to -10 speed grade: TSUD, \nTSU1, TSU2, TPSUD , FSYSTEM1 , FSYSTEM2 , FEXT, and FEXT2. Change to Test Conditions for \nVOH and VOL on HSTL1 DC Voltage Specifications, page 5 (VCCIO goes to 1.4V from 1.7V).\n02/15/07 3.1 Corrections to timing parameters tOEM for -6 speed grade, and to tDIN, tSUI, tECSU , tPSU1 , \ntPSU2 , tPHD,and tSUEC  for the -7 speed grade. Values now match the software. There were \nno changes to silicon or characterization. Change to VIH specification for 2.5V and 1.8V \nLVCMOS.\n03/08/07 3.2 Fixed typo in note for VIL for LVCMOS18; removed note for VIL for LVCMOS33.Date Version Revision\nXC2C384 CoolRunner-II CPLD\n26 www.xilinx.com DS095 (v3.2) March 8, 2007\nProduct SpecificationR\n'}]
!==============================================================================!
### Component Summary: XC2C384-10FG324I

#### Key Specifications:
- **Voltage Ratings:**
  - Supply voltage for internal logic: 1.7V to 1.9V (Commercial: 0°C to 70°C; Industrial: -40°C to 85°C)
  - Supply voltage for output drivers: 
    - 3.0V to 3.6V (3.3V operation)
    - 2.3V to 2.7V (2.5V operation)
    - 1.7V to 1.9V (1.8V operation)
    - 1.4V to 1.6V (1.5V operation)

- **Current Ratings:**
  - Quiescent current: as low as 14 μA
  - Standby current (Commercial): 44 μA (max 200 μA)
  - Standby current (Industrial): 79 μA (max 350 μA)
  - Dynamic current at 1 MHz: 1.5 mA; at 50 MHz: 45 mA

- **Power Consumption:**
  - Low power management features, including DataGATE for reducing signal switching.

- **Operating Temperature Range:**
  - Commercial: 0°C to 70°C
  - Industrial: -40°C to 85°C

- **Package Type:**
  - 324-ball Fine Pitch BGA (Ball Grid Array) with a pitch of 1.0mm.

- **Special Features:**
  - Fastest in-system programming (1.8V ISP using IEEE 1532 JTAG interface).
  - Multi-voltage I/O operation (1.5V to 3.3V).
  - Advanced design security and low power management features.
  - Supports various I/O standards including LVCMOS, LVTTL, SSTL, and HSTL.
  - Hot pluggable and Schmitt-trigger inputs available.

- **Moisture Sensitive Level (MSL):**
  - MSL Level 1 per JEDEC J-STD-020E.

#### Description:
The **XC2C384-10FG324I** is a **CoolRunner-II Complex Programmable Logic Device (CPLD)** designed for high performance and low power applications. It features a 384-macrocell architecture optimized for effective logic synthesis, making it suitable for a variety of digital logic applications. The device is built on a 0.18 micron CMOS process technology, which allows for both high-speed operation and low power consumption.

#### Typical Applications:
- **Power Management:** The low power consumption and standby features make it ideal for battery-operated devices and energy-efficient applications.
- **Signal Processing:** The device can be used in high-speed communication equipment where fast processing and low latency are critical.
- **Data Storage:** Its programmable logic capabilities allow for custom data handling and processing solutions.
- **General Logic Applications:** The XC2C384 can be utilized in various digital logic designs, including state machines, counters, and other combinational logic circuits.

This component is particularly well-suited for applications requiring flexibility in I/O voltage levels and low power operation, making it a versatile choice for modern electronic designs.