
msw.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00004f28  0800010c  0800010c  0000110c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000060  08005034  08005034  00006034  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08005094  08005094  00007478  2**0
                  CONTENTS, READONLY
  4 .ARM          00000000  08005094  08005094  00007478  2**0
                  CONTENTS, READONLY
  5 .preinit_array 00000000  08005094  08005094  00007478  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08005094  08005094  00006094  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08005098  08005098  00006098  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000478  20000000  0800509c  00007000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000060c  20000478  08005514  00007478  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20000a84  08005514  00007a84  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  00007478  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000a40d  00000000  00000000  000074a1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000025c3  00000000  00000000  000118ae  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000aa8  00000000  00000000  00013e78  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 000007f1  00000000  00000000  00014920  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001825f  00000000  00000000  00015111  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000c66a  00000000  00000000  0002d370  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00087369  00000000  00000000  000399da  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000c0d43  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00002c58  00000000  00000000  000c0d88  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000005a  00000000  00000000  000c39e0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

0800010c <__do_global_dtors_aux>:
 800010c:	b510      	push	{r4, lr}
 800010e:	4c05      	ldr	r4, [pc, #20]	@ (8000124 <__do_global_dtors_aux+0x18>)
 8000110:	7823      	ldrb	r3, [r4, #0]
 8000112:	b933      	cbnz	r3, 8000122 <__do_global_dtors_aux+0x16>
 8000114:	4b04      	ldr	r3, [pc, #16]	@ (8000128 <__do_global_dtors_aux+0x1c>)
 8000116:	b113      	cbz	r3, 800011e <__do_global_dtors_aux+0x12>
 8000118:	4804      	ldr	r0, [pc, #16]	@ (800012c <__do_global_dtors_aux+0x20>)
 800011a:	f3af 8000 	nop.w
 800011e:	2301      	movs	r3, #1
 8000120:	7023      	strb	r3, [r4, #0]
 8000122:	bd10      	pop	{r4, pc}
 8000124:	20000478 	.word	0x20000478
 8000128:	00000000 	.word	0x00000000
 800012c:	0800501c 	.word	0x0800501c

08000130 <frame_dummy>:
 8000130:	b508      	push	{r3, lr}
 8000132:	4b03      	ldr	r3, [pc, #12]	@ (8000140 <frame_dummy+0x10>)
 8000134:	b11b      	cbz	r3, 800013e <frame_dummy+0xe>
 8000136:	4903      	ldr	r1, [pc, #12]	@ (8000144 <frame_dummy+0x14>)
 8000138:	4803      	ldr	r0, [pc, #12]	@ (8000148 <frame_dummy+0x18>)
 800013a:	f3af 8000 	nop.w
 800013e:	bd08      	pop	{r3, pc}
 8000140:	00000000 	.word	0x00000000
 8000144:	2000047c 	.word	0x2000047c
 8000148:	0800501c 	.word	0x0800501c

0800014c <__aeabi_frsub>:
 800014c:	f080 4000 	eor.w	r0, r0, #2147483648	@ 0x80000000
 8000150:	e002      	b.n	8000158 <__addsf3>
 8000152:	bf00      	nop

08000154 <__aeabi_fsub>:
 8000154:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000

08000158 <__addsf3>:
 8000158:	0042      	lsls	r2, r0, #1
 800015a:	bf1f      	itttt	ne
 800015c:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 8000160:	ea92 0f03 	teqne	r2, r3
 8000164:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 8000168:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 800016c:	d06a      	beq.n	8000244 <__addsf3+0xec>
 800016e:	ea4f 6212 	mov.w	r2, r2, lsr #24
 8000172:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 8000176:	bfc1      	itttt	gt
 8000178:	18d2      	addgt	r2, r2, r3
 800017a:	4041      	eorgt	r1, r0
 800017c:	4048      	eorgt	r0, r1
 800017e:	4041      	eorgt	r1, r0
 8000180:	bfb8      	it	lt
 8000182:	425b      	neglt	r3, r3
 8000184:	2b19      	cmp	r3, #25
 8000186:	bf88      	it	hi
 8000188:	4770      	bxhi	lr
 800018a:	f010 4f00 	tst.w	r0, #2147483648	@ 0x80000000
 800018e:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000192:	f020 407f 	bic.w	r0, r0, #4278190080	@ 0xff000000
 8000196:	bf18      	it	ne
 8000198:	4240      	negne	r0, r0
 800019a:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 800019e:	f441 0100 	orr.w	r1, r1, #8388608	@ 0x800000
 80001a2:	f021 417f 	bic.w	r1, r1, #4278190080	@ 0xff000000
 80001a6:	bf18      	it	ne
 80001a8:	4249      	negne	r1, r1
 80001aa:	ea92 0f03 	teq	r2, r3
 80001ae:	d03f      	beq.n	8000230 <__addsf3+0xd8>
 80001b0:	f1a2 0201 	sub.w	r2, r2, #1
 80001b4:	fa41 fc03 	asr.w	ip, r1, r3
 80001b8:	eb10 000c 	adds.w	r0, r0, ip
 80001bc:	f1c3 0320 	rsb	r3, r3, #32
 80001c0:	fa01 f103 	lsl.w	r1, r1, r3
 80001c4:	f000 4300 	and.w	r3, r0, #2147483648	@ 0x80000000
 80001c8:	d502      	bpl.n	80001d0 <__addsf3+0x78>
 80001ca:	4249      	negs	r1, r1
 80001cc:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 80001d0:	f5b0 0f00 	cmp.w	r0, #8388608	@ 0x800000
 80001d4:	d313      	bcc.n	80001fe <__addsf3+0xa6>
 80001d6:	f1b0 7f80 	cmp.w	r0, #16777216	@ 0x1000000
 80001da:	d306      	bcc.n	80001ea <__addsf3+0x92>
 80001dc:	0840      	lsrs	r0, r0, #1
 80001de:	ea4f 0131 	mov.w	r1, r1, rrx
 80001e2:	f102 0201 	add.w	r2, r2, #1
 80001e6:	2afe      	cmp	r2, #254	@ 0xfe
 80001e8:	d251      	bcs.n	800028e <__addsf3+0x136>
 80001ea:	f1b1 4f00 	cmp.w	r1, #2147483648	@ 0x80000000
 80001ee:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 80001f2:	bf08      	it	eq
 80001f4:	f020 0001 	biceq.w	r0, r0, #1
 80001f8:	ea40 0003 	orr.w	r0, r0, r3
 80001fc:	4770      	bx	lr
 80001fe:	0049      	lsls	r1, r1, #1
 8000200:	eb40 0000 	adc.w	r0, r0, r0
 8000204:	3a01      	subs	r2, #1
 8000206:	bf28      	it	cs
 8000208:	f5b0 0f00 	cmpcs.w	r0, #8388608	@ 0x800000
 800020c:	d2ed      	bcs.n	80001ea <__addsf3+0x92>
 800020e:	fab0 fc80 	clz	ip, r0
 8000212:	f1ac 0c08 	sub.w	ip, ip, #8
 8000216:	ebb2 020c 	subs.w	r2, r2, ip
 800021a:	fa00 f00c 	lsl.w	r0, r0, ip
 800021e:	bfaa      	itet	ge
 8000220:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 8000224:	4252      	neglt	r2, r2
 8000226:	4318      	orrge	r0, r3
 8000228:	bfbc      	itt	lt
 800022a:	40d0      	lsrlt	r0, r2
 800022c:	4318      	orrlt	r0, r3
 800022e:	4770      	bx	lr
 8000230:	f092 0f00 	teq	r2, #0
 8000234:	f481 0100 	eor.w	r1, r1, #8388608	@ 0x800000
 8000238:	bf06      	itte	eq
 800023a:	f480 0000 	eoreq.w	r0, r0, #8388608	@ 0x800000
 800023e:	3201      	addeq	r2, #1
 8000240:	3b01      	subne	r3, #1
 8000242:	e7b5      	b.n	80001b0 <__addsf3+0x58>
 8000244:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000248:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 800024c:	bf18      	it	ne
 800024e:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000252:	d021      	beq.n	8000298 <__addsf3+0x140>
 8000254:	ea92 0f03 	teq	r2, r3
 8000258:	d004      	beq.n	8000264 <__addsf3+0x10c>
 800025a:	f092 0f00 	teq	r2, #0
 800025e:	bf08      	it	eq
 8000260:	4608      	moveq	r0, r1
 8000262:	4770      	bx	lr
 8000264:	ea90 0f01 	teq	r0, r1
 8000268:	bf1c      	itt	ne
 800026a:	2000      	movne	r0, #0
 800026c:	4770      	bxne	lr
 800026e:	f012 4f7f 	tst.w	r2, #4278190080	@ 0xff000000
 8000272:	d104      	bne.n	800027e <__addsf3+0x126>
 8000274:	0040      	lsls	r0, r0, #1
 8000276:	bf28      	it	cs
 8000278:	f040 4000 	orrcs.w	r0, r0, #2147483648	@ 0x80000000
 800027c:	4770      	bx	lr
 800027e:	f112 7200 	adds.w	r2, r2, #33554432	@ 0x2000000
 8000282:	bf3c      	itt	cc
 8000284:	f500 0000 	addcc.w	r0, r0, #8388608	@ 0x800000
 8000288:	4770      	bxcc	lr
 800028a:	f000 4300 	and.w	r3, r0, #2147483648	@ 0x80000000
 800028e:	f043 40fe 	orr.w	r0, r3, #2130706432	@ 0x7f000000
 8000292:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000296:	4770      	bx	lr
 8000298:	ea7f 6222 	mvns.w	r2, r2, asr #24
 800029c:	bf16      	itet	ne
 800029e:	4608      	movne	r0, r1
 80002a0:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 80002a4:	4601      	movne	r1, r0
 80002a6:	0242      	lsls	r2, r0, #9
 80002a8:	bf06      	itte	eq
 80002aa:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 80002ae:	ea90 0f01 	teqeq	r0, r1
 80002b2:	f440 0080 	orrne.w	r0, r0, #4194304	@ 0x400000
 80002b6:	4770      	bx	lr

080002b8 <__aeabi_ui2f>:
 80002b8:	f04f 0300 	mov.w	r3, #0
 80002bc:	e004      	b.n	80002c8 <__aeabi_i2f+0x8>
 80002be:	bf00      	nop

080002c0 <__aeabi_i2f>:
 80002c0:	f010 4300 	ands.w	r3, r0, #2147483648	@ 0x80000000
 80002c4:	bf48      	it	mi
 80002c6:	4240      	negmi	r0, r0
 80002c8:	ea5f 0c00 	movs.w	ip, r0
 80002cc:	bf08      	it	eq
 80002ce:	4770      	bxeq	lr
 80002d0:	f043 4396 	orr.w	r3, r3, #1258291200	@ 0x4b000000
 80002d4:	4601      	mov	r1, r0
 80002d6:	f04f 0000 	mov.w	r0, #0
 80002da:	e01c      	b.n	8000316 <__aeabi_l2f+0x2a>

080002dc <__aeabi_ul2f>:
 80002dc:	ea50 0201 	orrs.w	r2, r0, r1
 80002e0:	bf08      	it	eq
 80002e2:	4770      	bxeq	lr
 80002e4:	f04f 0300 	mov.w	r3, #0
 80002e8:	e00a      	b.n	8000300 <__aeabi_l2f+0x14>
 80002ea:	bf00      	nop

080002ec <__aeabi_l2f>:
 80002ec:	ea50 0201 	orrs.w	r2, r0, r1
 80002f0:	bf08      	it	eq
 80002f2:	4770      	bxeq	lr
 80002f4:	f011 4300 	ands.w	r3, r1, #2147483648	@ 0x80000000
 80002f8:	d502      	bpl.n	8000300 <__aeabi_l2f+0x14>
 80002fa:	4240      	negs	r0, r0
 80002fc:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000300:	ea5f 0c01 	movs.w	ip, r1
 8000304:	bf02      	ittt	eq
 8000306:	4684      	moveq	ip, r0
 8000308:	4601      	moveq	r1, r0
 800030a:	2000      	moveq	r0, #0
 800030c:	f043 43b6 	orr.w	r3, r3, #1526726656	@ 0x5b000000
 8000310:	bf08      	it	eq
 8000312:	f1a3 5380 	subeq.w	r3, r3, #268435456	@ 0x10000000
 8000316:	f5a3 0300 	sub.w	r3, r3, #8388608	@ 0x800000
 800031a:	fabc f28c 	clz	r2, ip
 800031e:	3a08      	subs	r2, #8
 8000320:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 8000324:	db10      	blt.n	8000348 <__aeabi_l2f+0x5c>
 8000326:	fa01 fc02 	lsl.w	ip, r1, r2
 800032a:	4463      	add	r3, ip
 800032c:	fa00 fc02 	lsl.w	ip, r0, r2
 8000330:	f1c2 0220 	rsb	r2, r2, #32
 8000334:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 8000338:	fa20 f202 	lsr.w	r2, r0, r2
 800033c:	eb43 0002 	adc.w	r0, r3, r2
 8000340:	bf08      	it	eq
 8000342:	f020 0001 	biceq.w	r0, r0, #1
 8000346:	4770      	bx	lr
 8000348:	f102 0220 	add.w	r2, r2, #32
 800034c:	fa01 fc02 	lsl.w	ip, r1, r2
 8000350:	f1c2 0220 	rsb	r2, r2, #32
 8000354:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 8000358:	fa21 f202 	lsr.w	r2, r1, r2
 800035c:	eb43 0002 	adc.w	r0, r3, r2
 8000360:	bf08      	it	eq
 8000362:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000366:	4770      	bx	lr

08000368 <__aeabi_fmul>:
 8000368:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800036c:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000370:	bf1e      	ittt	ne
 8000372:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000376:	ea92 0f0c 	teqne	r2, ip
 800037a:	ea93 0f0c 	teqne	r3, ip
 800037e:	d06f      	beq.n	8000460 <__aeabi_fmul+0xf8>
 8000380:	441a      	add	r2, r3
 8000382:	ea80 0c01 	eor.w	ip, r0, r1
 8000386:	0240      	lsls	r0, r0, #9
 8000388:	bf18      	it	ne
 800038a:	ea5f 2141 	movsne.w	r1, r1, lsl #9
 800038e:	d01e      	beq.n	80003ce <__aeabi_fmul+0x66>
 8000390:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 8000394:	ea43 1050 	orr.w	r0, r3, r0, lsr #5
 8000398:	ea43 1151 	orr.w	r1, r3, r1, lsr #5
 800039c:	fba0 3101 	umull	r3, r1, r0, r1
 80003a0:	f00c 4000 	and.w	r0, ip, #2147483648	@ 0x80000000
 80003a4:	f5b1 0f00 	cmp.w	r1, #8388608	@ 0x800000
 80003a8:	bf3e      	ittt	cc
 80003aa:	0049      	lslcc	r1, r1, #1
 80003ac:	ea41 71d3 	orrcc.w	r1, r1, r3, lsr #31
 80003b0:	005b      	lslcc	r3, r3, #1
 80003b2:	ea40 0001 	orr.w	r0, r0, r1
 80003b6:	f162 027f 	sbc.w	r2, r2, #127	@ 0x7f
 80003ba:	2afd      	cmp	r2, #253	@ 0xfd
 80003bc:	d81d      	bhi.n	80003fa <__aeabi_fmul+0x92>
 80003be:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80003c2:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 80003c6:	bf08      	it	eq
 80003c8:	f020 0001 	biceq.w	r0, r0, #1
 80003cc:	4770      	bx	lr
 80003ce:	f090 0f00 	teq	r0, #0
 80003d2:	f00c 4c00 	and.w	ip, ip, #2147483648	@ 0x80000000
 80003d6:	bf08      	it	eq
 80003d8:	0249      	lsleq	r1, r1, #9
 80003da:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 80003de:	ea40 2051 	orr.w	r0, r0, r1, lsr #9
 80003e2:	3a7f      	subs	r2, #127	@ 0x7f
 80003e4:	bfc2      	ittt	gt
 80003e6:	f1d2 03ff 	rsbsgt	r3, r2, #255	@ 0xff
 80003ea:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 80003ee:	4770      	bxgt	lr
 80003f0:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 80003f4:	f04f 0300 	mov.w	r3, #0
 80003f8:	3a01      	subs	r2, #1
 80003fa:	dc5d      	bgt.n	80004b8 <__aeabi_fmul+0x150>
 80003fc:	f112 0f19 	cmn.w	r2, #25
 8000400:	bfdc      	itt	le
 8000402:	f000 4000 	andle.w	r0, r0, #2147483648	@ 0x80000000
 8000406:	4770      	bxle	lr
 8000408:	f1c2 0200 	rsb	r2, r2, #0
 800040c:	0041      	lsls	r1, r0, #1
 800040e:	fa21 f102 	lsr.w	r1, r1, r2
 8000412:	f1c2 0220 	rsb	r2, r2, #32
 8000416:	fa00 fc02 	lsl.w	ip, r0, r2
 800041a:	ea5f 0031 	movs.w	r0, r1, rrx
 800041e:	f140 0000 	adc.w	r0, r0, #0
 8000422:	ea53 034c 	orrs.w	r3, r3, ip, lsl #1
 8000426:	bf08      	it	eq
 8000428:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 800042c:	4770      	bx	lr
 800042e:	f092 0f00 	teq	r2, #0
 8000432:	f000 4c00 	and.w	ip, r0, #2147483648	@ 0x80000000
 8000436:	bf02      	ittt	eq
 8000438:	0040      	lsleq	r0, r0, #1
 800043a:	f410 0f00 	tsteq.w	r0, #8388608	@ 0x800000
 800043e:	3a01      	subeq	r2, #1
 8000440:	d0f9      	beq.n	8000436 <__aeabi_fmul+0xce>
 8000442:	ea40 000c 	orr.w	r0, r0, ip
 8000446:	f093 0f00 	teq	r3, #0
 800044a:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 800044e:	bf02      	ittt	eq
 8000450:	0049      	lsleq	r1, r1, #1
 8000452:	f411 0f00 	tsteq.w	r1, #8388608	@ 0x800000
 8000456:	3b01      	subeq	r3, #1
 8000458:	d0f9      	beq.n	800044e <__aeabi_fmul+0xe6>
 800045a:	ea41 010c 	orr.w	r1, r1, ip
 800045e:	e78f      	b.n	8000380 <__aeabi_fmul+0x18>
 8000460:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000464:	ea92 0f0c 	teq	r2, ip
 8000468:	bf18      	it	ne
 800046a:	ea93 0f0c 	teqne	r3, ip
 800046e:	d00a      	beq.n	8000486 <__aeabi_fmul+0x11e>
 8000470:	f030 4c00 	bics.w	ip, r0, #2147483648	@ 0x80000000
 8000474:	bf18      	it	ne
 8000476:	f031 4c00 	bicsne.w	ip, r1, #2147483648	@ 0x80000000
 800047a:	d1d8      	bne.n	800042e <__aeabi_fmul+0xc6>
 800047c:	ea80 0001 	eor.w	r0, r0, r1
 8000480:	f000 4000 	and.w	r0, r0, #2147483648	@ 0x80000000
 8000484:	4770      	bx	lr
 8000486:	f090 0f00 	teq	r0, #0
 800048a:	bf17      	itett	ne
 800048c:	f090 4f00 	teqne	r0, #2147483648	@ 0x80000000
 8000490:	4608      	moveq	r0, r1
 8000492:	f091 0f00 	teqne	r1, #0
 8000496:	f091 4f00 	teqne	r1, #2147483648	@ 0x80000000
 800049a:	d014      	beq.n	80004c6 <__aeabi_fmul+0x15e>
 800049c:	ea92 0f0c 	teq	r2, ip
 80004a0:	d101      	bne.n	80004a6 <__aeabi_fmul+0x13e>
 80004a2:	0242      	lsls	r2, r0, #9
 80004a4:	d10f      	bne.n	80004c6 <__aeabi_fmul+0x15e>
 80004a6:	ea93 0f0c 	teq	r3, ip
 80004aa:	d103      	bne.n	80004b4 <__aeabi_fmul+0x14c>
 80004ac:	024b      	lsls	r3, r1, #9
 80004ae:	bf18      	it	ne
 80004b0:	4608      	movne	r0, r1
 80004b2:	d108      	bne.n	80004c6 <__aeabi_fmul+0x15e>
 80004b4:	ea80 0001 	eor.w	r0, r0, r1
 80004b8:	f000 4000 	and.w	r0, r0, #2147483648	@ 0x80000000
 80004bc:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 80004c0:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 80004c4:	4770      	bx	lr
 80004c6:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 80004ca:	f440 0040 	orr.w	r0, r0, #12582912	@ 0xc00000
 80004ce:	4770      	bx	lr

080004d0 <__aeabi_fdiv>:
 80004d0:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80004d4:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 80004d8:	bf1e      	ittt	ne
 80004da:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 80004de:	ea92 0f0c 	teqne	r2, ip
 80004e2:	ea93 0f0c 	teqne	r3, ip
 80004e6:	d069      	beq.n	80005bc <__aeabi_fdiv+0xec>
 80004e8:	eba2 0203 	sub.w	r2, r2, r3
 80004ec:	ea80 0c01 	eor.w	ip, r0, r1
 80004f0:	0249      	lsls	r1, r1, #9
 80004f2:	ea4f 2040 	mov.w	r0, r0, lsl #9
 80004f6:	d037      	beq.n	8000568 <__aeabi_fdiv+0x98>
 80004f8:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 80004fc:	ea43 1111 	orr.w	r1, r3, r1, lsr #4
 8000500:	ea43 1310 	orr.w	r3, r3, r0, lsr #4
 8000504:	f00c 4000 	and.w	r0, ip, #2147483648	@ 0x80000000
 8000508:	428b      	cmp	r3, r1
 800050a:	bf38      	it	cc
 800050c:	005b      	lslcc	r3, r3, #1
 800050e:	f142 027d 	adc.w	r2, r2, #125	@ 0x7d
 8000512:	f44f 0c00 	mov.w	ip, #8388608	@ 0x800000
 8000516:	428b      	cmp	r3, r1
 8000518:	bf24      	itt	cs
 800051a:	1a5b      	subcs	r3, r3, r1
 800051c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000520:	ebb3 0f51 	cmp.w	r3, r1, lsr #1
 8000524:	bf24      	itt	cs
 8000526:	eba3 0351 	subcs.w	r3, r3, r1, lsr #1
 800052a:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 800052e:	ebb3 0f91 	cmp.w	r3, r1, lsr #2
 8000532:	bf24      	itt	cs
 8000534:	eba3 0391 	subcs.w	r3, r3, r1, lsr #2
 8000538:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 800053c:	ebb3 0fd1 	cmp.w	r3, r1, lsr #3
 8000540:	bf24      	itt	cs
 8000542:	eba3 03d1 	subcs.w	r3, r3, r1, lsr #3
 8000546:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 800054a:	011b      	lsls	r3, r3, #4
 800054c:	bf18      	it	ne
 800054e:	ea5f 1c1c 	movsne.w	ip, ip, lsr #4
 8000552:	d1e0      	bne.n	8000516 <__aeabi_fdiv+0x46>
 8000554:	2afd      	cmp	r2, #253	@ 0xfd
 8000556:	f63f af50 	bhi.w	80003fa <__aeabi_fmul+0x92>
 800055a:	428b      	cmp	r3, r1
 800055c:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000560:	bf08      	it	eq
 8000562:	f020 0001 	biceq.w	r0, r0, #1
 8000566:	4770      	bx	lr
 8000568:	f00c 4c00 	and.w	ip, ip, #2147483648	@ 0x80000000
 800056c:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000570:	327f      	adds	r2, #127	@ 0x7f
 8000572:	bfc2      	ittt	gt
 8000574:	f1d2 03ff 	rsbsgt	r3, r2, #255	@ 0xff
 8000578:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 800057c:	4770      	bxgt	lr
 800057e:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000582:	f04f 0300 	mov.w	r3, #0
 8000586:	3a01      	subs	r2, #1
 8000588:	e737      	b.n	80003fa <__aeabi_fmul+0x92>
 800058a:	f092 0f00 	teq	r2, #0
 800058e:	f000 4c00 	and.w	ip, r0, #2147483648	@ 0x80000000
 8000592:	bf02      	ittt	eq
 8000594:	0040      	lsleq	r0, r0, #1
 8000596:	f410 0f00 	tsteq.w	r0, #8388608	@ 0x800000
 800059a:	3a01      	subeq	r2, #1
 800059c:	d0f9      	beq.n	8000592 <__aeabi_fdiv+0xc2>
 800059e:	ea40 000c 	orr.w	r0, r0, ip
 80005a2:	f093 0f00 	teq	r3, #0
 80005a6:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 80005aa:	bf02      	ittt	eq
 80005ac:	0049      	lsleq	r1, r1, #1
 80005ae:	f411 0f00 	tsteq.w	r1, #8388608	@ 0x800000
 80005b2:	3b01      	subeq	r3, #1
 80005b4:	d0f9      	beq.n	80005aa <__aeabi_fdiv+0xda>
 80005b6:	ea41 010c 	orr.w	r1, r1, ip
 80005ba:	e795      	b.n	80004e8 <__aeabi_fdiv+0x18>
 80005bc:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 80005c0:	ea92 0f0c 	teq	r2, ip
 80005c4:	d108      	bne.n	80005d8 <__aeabi_fdiv+0x108>
 80005c6:	0242      	lsls	r2, r0, #9
 80005c8:	f47f af7d 	bne.w	80004c6 <__aeabi_fmul+0x15e>
 80005cc:	ea93 0f0c 	teq	r3, ip
 80005d0:	f47f af70 	bne.w	80004b4 <__aeabi_fmul+0x14c>
 80005d4:	4608      	mov	r0, r1
 80005d6:	e776      	b.n	80004c6 <__aeabi_fmul+0x15e>
 80005d8:	ea93 0f0c 	teq	r3, ip
 80005dc:	d104      	bne.n	80005e8 <__aeabi_fdiv+0x118>
 80005de:	024b      	lsls	r3, r1, #9
 80005e0:	f43f af4c 	beq.w	800047c <__aeabi_fmul+0x114>
 80005e4:	4608      	mov	r0, r1
 80005e6:	e76e      	b.n	80004c6 <__aeabi_fmul+0x15e>
 80005e8:	f030 4c00 	bics.w	ip, r0, #2147483648	@ 0x80000000
 80005ec:	bf18      	it	ne
 80005ee:	f031 4c00 	bicsne.w	ip, r1, #2147483648	@ 0x80000000
 80005f2:	d1ca      	bne.n	800058a <__aeabi_fdiv+0xba>
 80005f4:	f030 4200 	bics.w	r2, r0, #2147483648	@ 0x80000000
 80005f8:	f47f af5c 	bne.w	80004b4 <__aeabi_fmul+0x14c>
 80005fc:	f031 4300 	bics.w	r3, r1, #2147483648	@ 0x80000000
 8000600:	f47f af3c 	bne.w	800047c <__aeabi_fmul+0x114>
 8000604:	e75f      	b.n	80004c6 <__aeabi_fmul+0x15e>
 8000606:	bf00      	nop

08000608 <__gesf2>:
 8000608:	f04f 3cff 	mov.w	ip, #4294967295	@ 0xffffffff
 800060c:	e006      	b.n	800061c <__cmpsf2+0x4>
 800060e:	bf00      	nop

08000610 <__lesf2>:
 8000610:	f04f 0c01 	mov.w	ip, #1
 8000614:	e002      	b.n	800061c <__cmpsf2+0x4>
 8000616:	bf00      	nop

08000618 <__cmpsf2>:
 8000618:	f04f 0c01 	mov.w	ip, #1
 800061c:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000620:	ea4f 0240 	mov.w	r2, r0, lsl #1
 8000624:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000628:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 800062c:	bf18      	it	ne
 800062e:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000632:	d011      	beq.n	8000658 <__cmpsf2+0x40>
 8000634:	b001      	add	sp, #4
 8000636:	ea52 0c53 	orrs.w	ip, r2, r3, lsr #1
 800063a:	bf18      	it	ne
 800063c:	ea90 0f01 	teqne	r0, r1
 8000640:	bf58      	it	pl
 8000642:	ebb2 0003 	subspl.w	r0, r2, r3
 8000646:	bf88      	it	hi
 8000648:	17c8      	asrhi	r0, r1, #31
 800064a:	bf38      	it	cc
 800064c:	ea6f 70e1 	mvncc.w	r0, r1, asr #31
 8000650:	bf18      	it	ne
 8000652:	f040 0001 	orrne.w	r0, r0, #1
 8000656:	4770      	bx	lr
 8000658:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 800065c:	d102      	bne.n	8000664 <__cmpsf2+0x4c>
 800065e:	ea5f 2c40 	movs.w	ip, r0, lsl #9
 8000662:	d105      	bne.n	8000670 <__cmpsf2+0x58>
 8000664:	ea7f 6c23 	mvns.w	ip, r3, asr #24
 8000668:	d1e4      	bne.n	8000634 <__cmpsf2+0x1c>
 800066a:	ea5f 2c41 	movs.w	ip, r1, lsl #9
 800066e:	d0e1      	beq.n	8000634 <__cmpsf2+0x1c>
 8000670:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000674:	4770      	bx	lr
 8000676:	bf00      	nop

08000678 <__aeabi_cfrcmple>:
 8000678:	4684      	mov	ip, r0
 800067a:	4608      	mov	r0, r1
 800067c:	4661      	mov	r1, ip
 800067e:	e7ff      	b.n	8000680 <__aeabi_cfcmpeq>

08000680 <__aeabi_cfcmpeq>:
 8000680:	b50f      	push	{r0, r1, r2, r3, lr}
 8000682:	f7ff ffc9 	bl	8000618 <__cmpsf2>
 8000686:	2800      	cmp	r0, #0
 8000688:	bf48      	it	mi
 800068a:	f110 0f00 	cmnmi.w	r0, #0
 800068e:	bd0f      	pop	{r0, r1, r2, r3, pc}

08000690 <__aeabi_fcmpeq>:
 8000690:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000694:	f7ff fff4 	bl	8000680 <__aeabi_cfcmpeq>
 8000698:	bf0c      	ite	eq
 800069a:	2001      	moveq	r0, #1
 800069c:	2000      	movne	r0, #0
 800069e:	f85d fb08 	ldr.w	pc, [sp], #8
 80006a2:	bf00      	nop

080006a4 <__aeabi_fcmplt>:
 80006a4:	f84d ed08 	str.w	lr, [sp, #-8]!
 80006a8:	f7ff ffea 	bl	8000680 <__aeabi_cfcmpeq>
 80006ac:	bf34      	ite	cc
 80006ae:	2001      	movcc	r0, #1
 80006b0:	2000      	movcs	r0, #0
 80006b2:	f85d fb08 	ldr.w	pc, [sp], #8
 80006b6:	bf00      	nop

080006b8 <__aeabi_fcmple>:
 80006b8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80006bc:	f7ff ffe0 	bl	8000680 <__aeabi_cfcmpeq>
 80006c0:	bf94      	ite	ls
 80006c2:	2001      	movls	r0, #1
 80006c4:	2000      	movhi	r0, #0
 80006c6:	f85d fb08 	ldr.w	pc, [sp], #8
 80006ca:	bf00      	nop

080006cc <__aeabi_fcmpge>:
 80006cc:	f84d ed08 	str.w	lr, [sp, #-8]!
 80006d0:	f7ff ffd2 	bl	8000678 <__aeabi_cfrcmple>
 80006d4:	bf94      	ite	ls
 80006d6:	2001      	movls	r0, #1
 80006d8:	2000      	movhi	r0, #0
 80006da:	f85d fb08 	ldr.w	pc, [sp], #8
 80006de:	bf00      	nop

080006e0 <__aeabi_fcmpgt>:
 80006e0:	f84d ed08 	str.w	lr, [sp, #-8]!
 80006e4:	f7ff ffc8 	bl	8000678 <__aeabi_cfrcmple>
 80006e8:	bf34      	ite	cc
 80006ea:	2001      	movcc	r0, #1
 80006ec:	2000      	movcs	r0, #0
 80006ee:	f85d fb08 	ldr.w	pc, [sp], #8
 80006f2:	bf00      	nop

080006f4 <__aeabi_fcmpun>:
 80006f4:	ea4f 0240 	mov.w	r2, r0, lsl #1
 80006f8:	ea4f 0341 	mov.w	r3, r1, lsl #1
 80006fc:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000700:	d102      	bne.n	8000708 <__aeabi_fcmpun+0x14>
 8000702:	ea5f 2c40 	movs.w	ip, r0, lsl #9
 8000706:	d108      	bne.n	800071a <__aeabi_fcmpun+0x26>
 8000708:	ea7f 6c23 	mvns.w	ip, r3, asr #24
 800070c:	d102      	bne.n	8000714 <__aeabi_fcmpun+0x20>
 800070e:	ea5f 2c41 	movs.w	ip, r1, lsl #9
 8000712:	d102      	bne.n	800071a <__aeabi_fcmpun+0x26>
 8000714:	f04f 0000 	mov.w	r0, #0
 8000718:	4770      	bx	lr
 800071a:	f04f 0001 	mov.w	r0, #1
 800071e:	4770      	bx	lr

08000720 <__aeabi_f2uiz>:
 8000720:	0042      	lsls	r2, r0, #1
 8000722:	d20e      	bcs.n	8000742 <__aeabi_f2uiz+0x22>
 8000724:	f1b2 4ffe 	cmp.w	r2, #2130706432	@ 0x7f000000
 8000728:	d30b      	bcc.n	8000742 <__aeabi_f2uiz+0x22>
 800072a:	f04f 039e 	mov.w	r3, #158	@ 0x9e
 800072e:	ebb3 6212 	subs.w	r2, r3, r2, lsr #24
 8000732:	d409      	bmi.n	8000748 <__aeabi_f2uiz+0x28>
 8000734:	ea4f 2300 	mov.w	r3, r0, lsl #8
 8000738:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 800073c:	fa23 f002 	lsr.w	r0, r3, r2
 8000740:	4770      	bx	lr
 8000742:	f04f 0000 	mov.w	r0, #0
 8000746:	4770      	bx	lr
 8000748:	f112 0f61 	cmn.w	r2, #97	@ 0x61
 800074c:	d101      	bne.n	8000752 <__aeabi_f2uiz+0x32>
 800074e:	0242      	lsls	r2, r0, #9
 8000750:	d102      	bne.n	8000758 <__aeabi_f2uiz+0x38>
 8000752:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8000756:	4770      	bx	lr
 8000758:	f04f 0000 	mov.w	r0, #0
 800075c:	4770      	bx	lr
 800075e:	bf00      	nop

08000760 <getVBat>:
 */

#include "Battery.h"


float getVBat(uint16_t adc_value){
 8000760:	b580      	push	{r7, lr}
 8000762:	b082      	sub	sp, #8
 8000764:	af00      	add	r7, sp, #0
 8000766:	4603      	mov	r3, r0
 8000768:	80fb      	strh	r3, [r7, #6]
	return ((float)adc_value / ADC_MAX) * NORMAL_VCC * DIVIDER_RATIO;
 800076a:	88fb      	ldrh	r3, [r7, #6]
 800076c:	4618      	mov	r0, r3
 800076e:	f7ff fda3 	bl	80002b8 <__aeabi_ui2f>
 8000772:	4603      	mov	r3, r0
 8000774:	4909      	ldr	r1, [pc, #36]	@ (800079c <getVBat+0x3c>)
 8000776:	4618      	mov	r0, r3
 8000778:	f7ff feaa 	bl	80004d0 <__aeabi_fdiv>
 800077c:	4603      	mov	r3, r0
 800077e:	4908      	ldr	r1, [pc, #32]	@ (80007a0 <getVBat+0x40>)
 8000780:	4618      	mov	r0, r3
 8000782:	f7ff fdf1 	bl	8000368 <__aeabi_fmul>
 8000786:	4603      	mov	r3, r0
 8000788:	4619      	mov	r1, r3
 800078a:	4618      	mov	r0, r3
 800078c:	f7ff fce4 	bl	8000158 <__addsf3>
 8000790:	4603      	mov	r3, r0
}
 8000792:	4618      	mov	r0, r3
 8000794:	3708      	adds	r7, #8
 8000796:	46bd      	mov	sp, r7
 8000798:	bd80      	pop	{r7, pc}
 800079a:	bf00      	nop
 800079c:	457ff000 	.word	0x457ff000
 80007a0:	40533333 	.word	0x40533333

080007a4 <getBatteryLevel>:

float getBatteryLevel(float vbat){
 80007a4:	b580      	push	{r7, lr}
 80007a6:	b082      	sub	sp, #8
 80007a8:	af00      	add	r7, sp, #0
 80007aa:	6078      	str	r0, [r7, #4]
	if(vbat <= 0.0f) return 0.0f;
 80007ac:	f04f 0100 	mov.w	r1, #0
 80007b0:	6878      	ldr	r0, [r7, #4]
 80007b2:	f7ff ff81 	bl	80006b8 <__aeabi_fcmple>
 80007b6:	4603      	mov	r3, r0
 80007b8:	2b00      	cmp	r3, #0
 80007ba:	d002      	beq.n	80007c2 <getBatteryLevel+0x1e>
 80007bc:	f04f 0300 	mov.w	r3, #0
 80007c0:	e00e      	b.n	80007e0 <getBatteryLevel+0x3c>
	return ((vbat - MIN_V) / (MAX_V - MIN_V)) * 100.0f;
 80007c2:	4909      	ldr	r1, [pc, #36]	@ (80007e8 <getBatteryLevel+0x44>)
 80007c4:	6878      	ldr	r0, [r7, #4]
 80007c6:	f7ff fcc5 	bl	8000154 <__aeabi_fsub>
 80007ca:	4603      	mov	r3, r0
 80007cc:	4907      	ldr	r1, [pc, #28]	@ (80007ec <getBatteryLevel+0x48>)
 80007ce:	4618      	mov	r0, r3
 80007d0:	f7ff fe7e 	bl	80004d0 <__aeabi_fdiv>
 80007d4:	4603      	mov	r3, r0
 80007d6:	4906      	ldr	r1, [pc, #24]	@ (80007f0 <getBatteryLevel+0x4c>)
 80007d8:	4618      	mov	r0, r3
 80007da:	f7ff fdc5 	bl	8000368 <__aeabi_fmul>
 80007de:	4603      	mov	r3, r0
}
 80007e0:	4618      	mov	r0, r3
 80007e2:	3708      	adds	r7, #8
 80007e4:	46bd      	mov	sp, r7
 80007e6:	bd80      	pop	{r7, pc}
 80007e8:	40400000 	.word	0x40400000
 80007ec:	3f9851ec 	.word	0x3f9851ec
 80007f0:	42c80000 	.word	0x42c80000

080007f4 <Get_Time_Now>:
#include "RTCManager.h"

extern RTC_HandleTypeDef hrtc;
const static char *weekDays[7] = {"Mon", "Tue", "Wed", "Thu", "Fri", "Sat", "Sun"};

void Get_Time_Now(char *timeStr, RTC_TimeTypeDef *clkTime){
 80007f4:	b580      	push	{r7, lr}
 80007f6:	b082      	sub	sp, #8
 80007f8:	af00      	add	r7, sp, #0
 80007fa:	6078      	str	r0, [r7, #4]
 80007fc:	6039      	str	r1, [r7, #0]
		HAL_RTC_GetTime(&hrtc, clkTime, RTC_FORMAT_BIN);
 80007fe:	2200      	movs	r2, #0
 8000800:	6839      	ldr	r1, [r7, #0]
 8000802:	4834      	ldr	r0, [pc, #208]	@ (80008d4 <Get_Time_Now+0xe0>)
 8000804:	f003 fac6 	bl	8003d94 <HAL_RTC_GetTime>
		timeStr[0] = '0' + clkTime->Hours / 10;
 8000808:	683b      	ldr	r3, [r7, #0]
 800080a:	781b      	ldrb	r3, [r3, #0]
 800080c:	4a32      	ldr	r2, [pc, #200]	@ (80008d8 <Get_Time_Now+0xe4>)
 800080e:	fba2 2303 	umull	r2, r3, r2, r3
 8000812:	08db      	lsrs	r3, r3, #3
 8000814:	b2db      	uxtb	r3, r3
 8000816:	3330      	adds	r3, #48	@ 0x30
 8000818:	b2da      	uxtb	r2, r3
 800081a:	687b      	ldr	r3, [r7, #4]
 800081c:	701a      	strb	r2, [r3, #0]
		timeStr[1] = '0' + clkTime->Hours % 10;
 800081e:	683b      	ldr	r3, [r7, #0]
 8000820:	781a      	ldrb	r2, [r3, #0]
 8000822:	4b2d      	ldr	r3, [pc, #180]	@ (80008d8 <Get_Time_Now+0xe4>)
 8000824:	fba3 1302 	umull	r1, r3, r3, r2
 8000828:	08d9      	lsrs	r1, r3, #3
 800082a:	460b      	mov	r3, r1
 800082c:	009b      	lsls	r3, r3, #2
 800082e:	440b      	add	r3, r1
 8000830:	005b      	lsls	r3, r3, #1
 8000832:	1ad3      	subs	r3, r2, r3
 8000834:	b2da      	uxtb	r2, r3
 8000836:	687b      	ldr	r3, [r7, #4]
 8000838:	3301      	adds	r3, #1
 800083a:	3230      	adds	r2, #48	@ 0x30
 800083c:	b2d2      	uxtb	r2, r2
 800083e:	701a      	strb	r2, [r3, #0]
		timeStr[2] = ':';
 8000840:	687b      	ldr	r3, [r7, #4]
 8000842:	3302      	adds	r3, #2
 8000844:	223a      	movs	r2, #58	@ 0x3a
 8000846:	701a      	strb	r2, [r3, #0]
		timeStr[3] = '0' + clkTime->Minutes / 10;
 8000848:	683b      	ldr	r3, [r7, #0]
 800084a:	785b      	ldrb	r3, [r3, #1]
 800084c:	4a22      	ldr	r2, [pc, #136]	@ (80008d8 <Get_Time_Now+0xe4>)
 800084e:	fba2 2303 	umull	r2, r3, r2, r3
 8000852:	08db      	lsrs	r3, r3, #3
 8000854:	b2da      	uxtb	r2, r3
 8000856:	687b      	ldr	r3, [r7, #4]
 8000858:	3303      	adds	r3, #3
 800085a:	3230      	adds	r2, #48	@ 0x30
 800085c:	b2d2      	uxtb	r2, r2
 800085e:	701a      	strb	r2, [r3, #0]
		timeStr[4] = '0' + clkTime->Minutes % 10;
 8000860:	683b      	ldr	r3, [r7, #0]
 8000862:	785a      	ldrb	r2, [r3, #1]
 8000864:	4b1c      	ldr	r3, [pc, #112]	@ (80008d8 <Get_Time_Now+0xe4>)
 8000866:	fba3 1302 	umull	r1, r3, r3, r2
 800086a:	08d9      	lsrs	r1, r3, #3
 800086c:	460b      	mov	r3, r1
 800086e:	009b      	lsls	r3, r3, #2
 8000870:	440b      	add	r3, r1
 8000872:	005b      	lsls	r3, r3, #1
 8000874:	1ad3      	subs	r3, r2, r3
 8000876:	b2da      	uxtb	r2, r3
 8000878:	687b      	ldr	r3, [r7, #4]
 800087a:	3304      	adds	r3, #4
 800087c:	3230      	adds	r2, #48	@ 0x30
 800087e:	b2d2      	uxtb	r2, r2
 8000880:	701a      	strb	r2, [r3, #0]
		timeStr[5] = ':';
 8000882:	687b      	ldr	r3, [r7, #4]
 8000884:	3305      	adds	r3, #5
 8000886:	223a      	movs	r2, #58	@ 0x3a
 8000888:	701a      	strb	r2, [r3, #0]
		timeStr[6] = '0' + clkTime->Seconds / 10;
 800088a:	683b      	ldr	r3, [r7, #0]
 800088c:	789b      	ldrb	r3, [r3, #2]
 800088e:	4a12      	ldr	r2, [pc, #72]	@ (80008d8 <Get_Time_Now+0xe4>)
 8000890:	fba2 2303 	umull	r2, r3, r2, r3
 8000894:	08db      	lsrs	r3, r3, #3
 8000896:	b2da      	uxtb	r2, r3
 8000898:	687b      	ldr	r3, [r7, #4]
 800089a:	3306      	adds	r3, #6
 800089c:	3230      	adds	r2, #48	@ 0x30
 800089e:	b2d2      	uxtb	r2, r2
 80008a0:	701a      	strb	r2, [r3, #0]
		timeStr[7] = '0' + clkTime->Seconds % 10;
 80008a2:	683b      	ldr	r3, [r7, #0]
 80008a4:	789a      	ldrb	r2, [r3, #2]
 80008a6:	4b0c      	ldr	r3, [pc, #48]	@ (80008d8 <Get_Time_Now+0xe4>)
 80008a8:	fba3 1302 	umull	r1, r3, r3, r2
 80008ac:	08d9      	lsrs	r1, r3, #3
 80008ae:	460b      	mov	r3, r1
 80008b0:	009b      	lsls	r3, r3, #2
 80008b2:	440b      	add	r3, r1
 80008b4:	005b      	lsls	r3, r3, #1
 80008b6:	1ad3      	subs	r3, r2, r3
 80008b8:	b2da      	uxtb	r2, r3
 80008ba:	687b      	ldr	r3, [r7, #4]
 80008bc:	3307      	adds	r3, #7
 80008be:	3230      	adds	r2, #48	@ 0x30
 80008c0:	b2d2      	uxtb	r2, r2
 80008c2:	701a      	strb	r2, [r3, #0]
		timeStr[8] = '\0';
 80008c4:	687b      	ldr	r3, [r7, #4]
 80008c6:	3308      	adds	r3, #8
 80008c8:	2200      	movs	r2, #0
 80008ca:	701a      	strb	r2, [r3, #0]
}
 80008cc:	bf00      	nop
 80008ce:	3708      	adds	r7, #8
 80008d0:	46bd      	mov	sp, r7
 80008d2:	bd80      	pop	{r7, pc}
 80008d4:	200008c4 	.word	0x200008c4
 80008d8:	cccccccd 	.word	0xcccccccd

080008dc <Get_Date_Now>:

void Get_Date_Now(char *dateStr, uint8_t format, RTC_DateTypeDef *clkDate){
 80008dc:	b580      	push	{r7, lr}
 80008de:	b086      	sub	sp, #24
 80008e0:	af00      	add	r7, sp, #0
 80008e2:	60f8      	str	r0, [r7, #12]
 80008e4:	460b      	mov	r3, r1
 80008e6:	607a      	str	r2, [r7, #4]
 80008e8:	72fb      	strb	r3, [r7, #11]
	HAL_RTC_GetDate(&hrtc, clkDate, RTC_FORMAT_BIN);
 80008ea:	2200      	movs	r2, #0
 80008ec:	6879      	ldr	r1, [r7, #4]
 80008ee:	4869      	ldr	r0, [pc, #420]	@ (8000a94 <Get_Date_Now+0x1b8>)
 80008f0:	f003 fbde 	bl	80040b0 <HAL_RTC_GetDate>


		uint8_t pos = 0;
 80008f4:	2300      	movs	r3, #0
 80008f6:	75fb      	strb	r3, [r7, #23]
		if(format >> 0 & 1){
 80008f8:	7afb      	ldrb	r3, [r7, #11]
 80008fa:	f003 0301 	and.w	r3, r3, #1
 80008fe:	2b00      	cmp	r3, #0
 8000900:	d022      	beq.n	8000948 <Get_Date_Now+0x6c>
			const char *day = weekDays[clkDate->WeekDay];
 8000902:	687b      	ldr	r3, [r7, #4]
 8000904:	781b      	ldrb	r3, [r3, #0]
 8000906:	461a      	mov	r2, r3
 8000908:	4b63      	ldr	r3, [pc, #396]	@ (8000a98 <Get_Date_Now+0x1bc>)
 800090a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800090e:	613b      	str	r3, [r7, #16]
	        for(uint8_t i = 0; i < 3; i++){
 8000910:	2300      	movs	r3, #0
 8000912:	75bb      	strb	r3, [r7, #22]
 8000914:	e00d      	b.n	8000932 <Get_Date_Now+0x56>
	        	dateStr[pos++] = day[i];
 8000916:	7dbb      	ldrb	r3, [r7, #22]
 8000918:	693a      	ldr	r2, [r7, #16]
 800091a:	441a      	add	r2, r3
 800091c:	7dfb      	ldrb	r3, [r7, #23]
 800091e:	1c59      	adds	r1, r3, #1
 8000920:	75f9      	strb	r1, [r7, #23]
 8000922:	4619      	mov	r1, r3
 8000924:	68fb      	ldr	r3, [r7, #12]
 8000926:	440b      	add	r3, r1
 8000928:	7812      	ldrb	r2, [r2, #0]
 800092a:	701a      	strb	r2, [r3, #0]
	        for(uint8_t i = 0; i < 3; i++){
 800092c:	7dbb      	ldrb	r3, [r7, #22]
 800092e:	3301      	adds	r3, #1
 8000930:	75bb      	strb	r3, [r7, #22]
 8000932:	7dbb      	ldrb	r3, [r7, #22]
 8000934:	2b02      	cmp	r3, #2
 8000936:	d9ee      	bls.n	8000916 <Get_Date_Now+0x3a>
	        }
			dateStr[pos++] = ' ';
 8000938:	7dfb      	ldrb	r3, [r7, #23]
 800093a:	1c5a      	adds	r2, r3, #1
 800093c:	75fa      	strb	r2, [r7, #23]
 800093e:	461a      	mov	r2, r3
 8000940:	68fb      	ldr	r3, [r7, #12]
 8000942:	4413      	add	r3, r2
 8000944:	2220      	movs	r2, #32
 8000946:	701a      	strb	r2, [r3, #0]
		}

		if(format >> 1 & 1){
 8000948:	7afb      	ldrb	r3, [r7, #11]
 800094a:	085b      	lsrs	r3, r3, #1
 800094c:	b2db      	uxtb	r3, r3
 800094e:	f003 0301 	and.w	r3, r3, #1
 8000952:	2b00      	cmp	r3, #0
 8000954:	d02c      	beq.n	80009b0 <Get_Date_Now+0xd4>
			dateStr[pos++] = '0' + clkDate->Date / 10;
 8000956:	687b      	ldr	r3, [r7, #4]
 8000958:	789b      	ldrb	r3, [r3, #2]
 800095a:	4a50      	ldr	r2, [pc, #320]	@ (8000a9c <Get_Date_Now+0x1c0>)
 800095c:	fba2 2303 	umull	r2, r3, r2, r3
 8000960:	08db      	lsrs	r3, r3, #3
 8000962:	b2da      	uxtb	r2, r3
 8000964:	7dfb      	ldrb	r3, [r7, #23]
 8000966:	1c59      	adds	r1, r3, #1
 8000968:	75f9      	strb	r1, [r7, #23]
 800096a:	4619      	mov	r1, r3
 800096c:	68fb      	ldr	r3, [r7, #12]
 800096e:	440b      	add	r3, r1
 8000970:	3230      	adds	r2, #48	@ 0x30
 8000972:	b2d2      	uxtb	r2, r2
 8000974:	701a      	strb	r2, [r3, #0]
			dateStr[pos++] = '0' + clkDate->Date % 10;
 8000976:	687b      	ldr	r3, [r7, #4]
 8000978:	789a      	ldrb	r2, [r3, #2]
 800097a:	4b48      	ldr	r3, [pc, #288]	@ (8000a9c <Get_Date_Now+0x1c0>)
 800097c:	fba3 1302 	umull	r1, r3, r3, r2
 8000980:	08d9      	lsrs	r1, r3, #3
 8000982:	460b      	mov	r3, r1
 8000984:	009b      	lsls	r3, r3, #2
 8000986:	440b      	add	r3, r1
 8000988:	005b      	lsls	r3, r3, #1
 800098a:	1ad3      	subs	r3, r2, r3
 800098c:	b2da      	uxtb	r2, r3
 800098e:	7dfb      	ldrb	r3, [r7, #23]
 8000990:	1c59      	adds	r1, r3, #1
 8000992:	75f9      	strb	r1, [r7, #23]
 8000994:	4619      	mov	r1, r3
 8000996:	68fb      	ldr	r3, [r7, #12]
 8000998:	440b      	add	r3, r1
 800099a:	3230      	adds	r2, #48	@ 0x30
 800099c:	b2d2      	uxtb	r2, r2
 800099e:	701a      	strb	r2, [r3, #0]
			dateStr[pos++] = '.';
 80009a0:	7dfb      	ldrb	r3, [r7, #23]
 80009a2:	1c5a      	adds	r2, r3, #1
 80009a4:	75fa      	strb	r2, [r7, #23]
 80009a6:	461a      	mov	r2, r3
 80009a8:	68fb      	ldr	r3, [r7, #12]
 80009aa:	4413      	add	r3, r2
 80009ac:	222e      	movs	r2, #46	@ 0x2e
 80009ae:	701a      	strb	r2, [r3, #0]
		}

		if(format >> 2 & 1){
 80009b0:	7afb      	ldrb	r3, [r7, #11]
 80009b2:	089b      	lsrs	r3, r3, #2
 80009b4:	b2db      	uxtb	r3, r3
 80009b6:	f003 0301 	and.w	r3, r3, #1
 80009ba:	2b00      	cmp	r3, #0
 80009bc:	d02c      	beq.n	8000a18 <Get_Date_Now+0x13c>
			dateStr[pos++] = '0' + clkDate->Month / 10;
 80009be:	687b      	ldr	r3, [r7, #4]
 80009c0:	785b      	ldrb	r3, [r3, #1]
 80009c2:	4a36      	ldr	r2, [pc, #216]	@ (8000a9c <Get_Date_Now+0x1c0>)
 80009c4:	fba2 2303 	umull	r2, r3, r2, r3
 80009c8:	08db      	lsrs	r3, r3, #3
 80009ca:	b2da      	uxtb	r2, r3
 80009cc:	7dfb      	ldrb	r3, [r7, #23]
 80009ce:	1c59      	adds	r1, r3, #1
 80009d0:	75f9      	strb	r1, [r7, #23]
 80009d2:	4619      	mov	r1, r3
 80009d4:	68fb      	ldr	r3, [r7, #12]
 80009d6:	440b      	add	r3, r1
 80009d8:	3230      	adds	r2, #48	@ 0x30
 80009da:	b2d2      	uxtb	r2, r2
 80009dc:	701a      	strb	r2, [r3, #0]
			dateStr[pos++] = '0' + clkDate->Month % 10;
 80009de:	687b      	ldr	r3, [r7, #4]
 80009e0:	785a      	ldrb	r2, [r3, #1]
 80009e2:	4b2e      	ldr	r3, [pc, #184]	@ (8000a9c <Get_Date_Now+0x1c0>)
 80009e4:	fba3 1302 	umull	r1, r3, r3, r2
 80009e8:	08d9      	lsrs	r1, r3, #3
 80009ea:	460b      	mov	r3, r1
 80009ec:	009b      	lsls	r3, r3, #2
 80009ee:	440b      	add	r3, r1
 80009f0:	005b      	lsls	r3, r3, #1
 80009f2:	1ad3      	subs	r3, r2, r3
 80009f4:	b2da      	uxtb	r2, r3
 80009f6:	7dfb      	ldrb	r3, [r7, #23]
 80009f8:	1c59      	adds	r1, r3, #1
 80009fa:	75f9      	strb	r1, [r7, #23]
 80009fc:	4619      	mov	r1, r3
 80009fe:	68fb      	ldr	r3, [r7, #12]
 8000a00:	440b      	add	r3, r1
 8000a02:	3230      	adds	r2, #48	@ 0x30
 8000a04:	b2d2      	uxtb	r2, r2
 8000a06:	701a      	strb	r2, [r3, #0]
			dateStr[pos++] = '.';
 8000a08:	7dfb      	ldrb	r3, [r7, #23]
 8000a0a:	1c5a      	adds	r2, r3, #1
 8000a0c:	75fa      	strb	r2, [r7, #23]
 8000a0e:	461a      	mov	r2, r3
 8000a10:	68fb      	ldr	r3, [r7, #12]
 8000a12:	4413      	add	r3, r2
 8000a14:	222e      	movs	r2, #46	@ 0x2e
 8000a16:	701a      	strb	r2, [r3, #0]
		}

		if(format >> 3 & 1){
 8000a18:	7afb      	ldrb	r3, [r7, #11]
 8000a1a:	08db      	lsrs	r3, r3, #3
 8000a1c:	b2db      	uxtb	r3, r3
 8000a1e:	f003 0301 	and.w	r3, r3, #1
 8000a22:	2b00      	cmp	r3, #0
 8000a24:	d02c      	beq.n	8000a80 <Get_Date_Now+0x1a4>
			dateStr[pos++] = '0' + clkDate->Year / 10;
 8000a26:	687b      	ldr	r3, [r7, #4]
 8000a28:	78db      	ldrb	r3, [r3, #3]
 8000a2a:	4a1c      	ldr	r2, [pc, #112]	@ (8000a9c <Get_Date_Now+0x1c0>)
 8000a2c:	fba2 2303 	umull	r2, r3, r2, r3
 8000a30:	08db      	lsrs	r3, r3, #3
 8000a32:	b2da      	uxtb	r2, r3
 8000a34:	7dfb      	ldrb	r3, [r7, #23]
 8000a36:	1c59      	adds	r1, r3, #1
 8000a38:	75f9      	strb	r1, [r7, #23]
 8000a3a:	4619      	mov	r1, r3
 8000a3c:	68fb      	ldr	r3, [r7, #12]
 8000a3e:	440b      	add	r3, r1
 8000a40:	3230      	adds	r2, #48	@ 0x30
 8000a42:	b2d2      	uxtb	r2, r2
 8000a44:	701a      	strb	r2, [r3, #0]
			dateStr[pos++] = '0' + clkDate->Year % 10;
 8000a46:	687b      	ldr	r3, [r7, #4]
 8000a48:	78da      	ldrb	r2, [r3, #3]
 8000a4a:	4b14      	ldr	r3, [pc, #80]	@ (8000a9c <Get_Date_Now+0x1c0>)
 8000a4c:	fba3 1302 	umull	r1, r3, r3, r2
 8000a50:	08d9      	lsrs	r1, r3, #3
 8000a52:	460b      	mov	r3, r1
 8000a54:	009b      	lsls	r3, r3, #2
 8000a56:	440b      	add	r3, r1
 8000a58:	005b      	lsls	r3, r3, #1
 8000a5a:	1ad3      	subs	r3, r2, r3
 8000a5c:	b2da      	uxtb	r2, r3
 8000a5e:	7dfb      	ldrb	r3, [r7, #23]
 8000a60:	1c59      	adds	r1, r3, #1
 8000a62:	75f9      	strb	r1, [r7, #23]
 8000a64:	4619      	mov	r1, r3
 8000a66:	68fb      	ldr	r3, [r7, #12]
 8000a68:	440b      	add	r3, r1
 8000a6a:	3230      	adds	r2, #48	@ 0x30
 8000a6c:	b2d2      	uxtb	r2, r2
 8000a6e:	701a      	strb	r2, [r3, #0]
			dateStr[pos++] = '.';
 8000a70:	7dfb      	ldrb	r3, [r7, #23]
 8000a72:	1c5a      	adds	r2, r3, #1
 8000a74:	75fa      	strb	r2, [r7, #23]
 8000a76:	461a      	mov	r2, r3
 8000a78:	68fb      	ldr	r3, [r7, #12]
 8000a7a:	4413      	add	r3, r2
 8000a7c:	222e      	movs	r2, #46	@ 0x2e
 8000a7e:	701a      	strb	r2, [r3, #0]
		}


		dateStr[pos-1] = '\0';
 8000a80:	7dfb      	ldrb	r3, [r7, #23]
 8000a82:	3b01      	subs	r3, #1
 8000a84:	68fa      	ldr	r2, [r7, #12]
 8000a86:	4413      	add	r3, r2
 8000a88:	2200      	movs	r2, #0
 8000a8a:	701a      	strb	r2, [r3, #0]
}
 8000a8c:	bf00      	nop
 8000a8e:	3718      	adds	r7, #24
 8000a90:	46bd      	mov	sp, r7
 8000a92:	bd80      	pop	{r7, pc}
 8000a94:	200008c4 	.word	0x200008c4
 8000a98:	20000000 	.word	0x20000000
 8000a9c:	cccccccd 	.word	0xcccccccd

08000aa0 <Thermistor_CalcTempC>:
 */


#include "Thermistor.h"

float Thermistor_CalcTempC(uint16_t adcValue){
 8000aa0:	b590      	push	{r4, r7, lr}
 8000aa2:	b085      	sub	sp, #20
 8000aa4:	af00      	add	r7, sp, #0
 8000aa6:	4603      	mov	r3, r0
 8000aa8:	80fb      	strh	r3, [r7, #6]
	  if (adcValue > 0 && adcValue < ADC_MAX)
 8000aaa:	88fb      	ldrh	r3, [r7, #6]
 8000aac:	2b00      	cmp	r3, #0
 8000aae:	d04f      	beq.n	8000b50 <Thermistor_CalcTempC+0xb0>
 8000ab0:	88fb      	ldrh	r3, [r7, #6]
 8000ab2:	4618      	mov	r0, r3
 8000ab4:	f7ff fc04 	bl	80002c0 <__aeabi_i2f>
 8000ab8:	4603      	mov	r3, r0
 8000aba:	4928      	ldr	r1, [pc, #160]	@ (8000b5c <Thermistor_CalcTempC+0xbc>)
 8000abc:	4618      	mov	r0, r3
 8000abe:	f7ff fdf1 	bl	80006a4 <__aeabi_fcmplt>
 8000ac2:	4603      	mov	r3, r0
 8000ac4:	2b00      	cmp	r3, #0
 8000ac6:	d043      	beq.n	8000b50 <Thermistor_CalcTempC+0xb0>
	  {
		  float adc = (float)adcValue;
 8000ac8:	88fb      	ldrh	r3, [r7, #6]
 8000aca:	4618      	mov	r0, r3
 8000acc:	f7ff fbf4 	bl	80002b8 <__aeabi_ui2f>
 8000ad0:	4603      	mov	r3, r0
 8000ad2:	60fb      	str	r3, [r7, #12]
		  float Ntc_log = logf(R_FIXED * (adc / (ADC_MAX - adc)));
 8000ad4:	68f9      	ldr	r1, [r7, #12]
 8000ad6:	4821      	ldr	r0, [pc, #132]	@ (8000b5c <Thermistor_CalcTempC+0xbc>)
 8000ad8:	f7ff fb3c 	bl	8000154 <__aeabi_fsub>
 8000adc:	4603      	mov	r3, r0
 8000ade:	4619      	mov	r1, r3
 8000ae0:	68f8      	ldr	r0, [r7, #12]
 8000ae2:	f7ff fcf5 	bl	80004d0 <__aeabi_fdiv>
 8000ae6:	4603      	mov	r3, r0
 8000ae8:	491d      	ldr	r1, [pc, #116]	@ (8000b60 <Thermistor_CalcTempC+0xc0>)
 8000aea:	4618      	mov	r0, r3
 8000aec:	f7ff fc3c 	bl	8000368 <__aeabi_fmul>
 8000af0:	4603      	mov	r3, r0
 8000af2:	4618      	mov	r0, r3
 8000af4:	f004 f938 	bl	8004d68 <logf>
 8000af8:	60b8      	str	r0, [r7, #8]
		  return (1.0f / (A + B*Ntc_log + C*Ntc_log*Ntc_log*Ntc_log)) - 273.15f;
 8000afa:	491a      	ldr	r1, [pc, #104]	@ (8000b64 <Thermistor_CalcTempC+0xc4>)
 8000afc:	68b8      	ldr	r0, [r7, #8]
 8000afe:	f7ff fc33 	bl	8000368 <__aeabi_fmul>
 8000b02:	4603      	mov	r3, r0
 8000b04:	4918      	ldr	r1, [pc, #96]	@ (8000b68 <Thermistor_CalcTempC+0xc8>)
 8000b06:	4618      	mov	r0, r3
 8000b08:	f7ff fb26 	bl	8000158 <__addsf3>
 8000b0c:	4603      	mov	r3, r0
 8000b0e:	461c      	mov	r4, r3
 8000b10:	4916      	ldr	r1, [pc, #88]	@ (8000b6c <Thermistor_CalcTempC+0xcc>)
 8000b12:	68b8      	ldr	r0, [r7, #8]
 8000b14:	f7ff fc28 	bl	8000368 <__aeabi_fmul>
 8000b18:	4603      	mov	r3, r0
 8000b1a:	68b9      	ldr	r1, [r7, #8]
 8000b1c:	4618      	mov	r0, r3
 8000b1e:	f7ff fc23 	bl	8000368 <__aeabi_fmul>
 8000b22:	4603      	mov	r3, r0
 8000b24:	68b9      	ldr	r1, [r7, #8]
 8000b26:	4618      	mov	r0, r3
 8000b28:	f7ff fc1e 	bl	8000368 <__aeabi_fmul>
 8000b2c:	4603      	mov	r3, r0
 8000b2e:	4619      	mov	r1, r3
 8000b30:	4620      	mov	r0, r4
 8000b32:	f7ff fb11 	bl	8000158 <__addsf3>
 8000b36:	4603      	mov	r3, r0
 8000b38:	4619      	mov	r1, r3
 8000b3a:	f04f 507e 	mov.w	r0, #1065353216	@ 0x3f800000
 8000b3e:	f7ff fcc7 	bl	80004d0 <__aeabi_fdiv>
 8000b42:	4603      	mov	r3, r0
 8000b44:	490a      	ldr	r1, [pc, #40]	@ (8000b70 <Thermistor_CalcTempC+0xd0>)
 8000b46:	4618      	mov	r0, r3
 8000b48:	f7ff fb04 	bl	8000154 <__aeabi_fsub>
 8000b4c:	4603      	mov	r3, r0
 8000b4e:	e001      	b.n	8000b54 <Thermistor_CalcTempC+0xb4>
	  }
	  else
	  {
	      return 0;
 8000b50:	f04f 0300 	mov.w	r3, #0
	  }

}
 8000b54:	4618      	mov	r0, r3
 8000b56:	3714      	adds	r7, #20
 8000b58:	46bd      	mov	sp, r7
 8000b5a:	bd90      	pop	{r4, r7, pc}
 8000b5c:	457ff000 	.word	0x457ff000
 8000b60:	462b9000 	.word	0x462b9000
 8000b64:	39525e91 	.word	0x39525e91
 8000b68:	3a5c249b 	.word	0x3a5c249b
 8000b6c:	3411ab96 	.word	0x3411ab96
 8000b70:	43889333 	.word	0x43889333

08000b74 <Thermistor_strCalcTempC>:

void Thermistor_strCalcTempC(char *buf, uint16_t adcValu){
 8000b74:	b580      	push	{r7, lr}
 8000b76:	b086      	sub	sp, #24
 8000b78:	af00      	add	r7, sp, #0
 8000b7a:	6078      	str	r0, [r7, #4]
 8000b7c:	460b      	mov	r3, r1
 8000b7e:	807b      	strh	r3, [r7, #2]
	float temp = Thermistor_CalcTempC(adcValu);
 8000b80:	887b      	ldrh	r3, [r7, #2]
 8000b82:	4618      	mov	r0, r3
 8000b84:	f7ff ff8c 	bl	8000aa0 <Thermistor_CalcTempC>
 8000b88:	6178      	str	r0, [r7, #20]
	char *p = buf;
 8000b8a:	687b      	ldr	r3, [r7, #4]
 8000b8c:	613b      	str	r3, [r7, #16]

	if (temp > 0) *p++ = '+';
 8000b8e:	f04f 0100 	mov.w	r1, #0
 8000b92:	6978      	ldr	r0, [r7, #20]
 8000b94:	f7ff fda4 	bl	80006e0 <__aeabi_fcmpgt>
 8000b98:	4603      	mov	r3, r0
 8000b9a:	2b00      	cmp	r3, #0
 8000b9c:	d005      	beq.n	8000baa <Thermistor_strCalcTempC+0x36>
 8000b9e:	693b      	ldr	r3, [r7, #16]
 8000ba0:	1c5a      	adds	r2, r3, #1
 8000ba2:	613a      	str	r2, [r7, #16]
 8000ba4:	222b      	movs	r2, #43	@ 0x2b
 8000ba6:	701a      	strb	r2, [r3, #0]
 8000ba8:	e010      	b.n	8000bcc <Thermistor_strCalcTempC+0x58>
    else if (temp < 0) {
 8000baa:	f04f 0100 	mov.w	r1, #0
 8000bae:	6978      	ldr	r0, [r7, #20]
 8000bb0:	f7ff fd78 	bl	80006a4 <__aeabi_fcmplt>
 8000bb4:	4603      	mov	r3, r0
 8000bb6:	2b00      	cmp	r3, #0
 8000bb8:	d008      	beq.n	8000bcc <Thermistor_strCalcTempC+0x58>
    	*p++ = '-';
 8000bba:	693b      	ldr	r3, [r7, #16]
 8000bbc:	1c5a      	adds	r2, r3, #1
 8000bbe:	613a      	str	r2, [r7, #16]
 8000bc0:	222d      	movs	r2, #45	@ 0x2d
 8000bc2:	701a      	strb	r2, [r3, #0]
    	temp = -temp;
 8000bc4:	697b      	ldr	r3, [r7, #20]
 8000bc6:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000
 8000bca:	617b      	str	r3, [r7, #20]
    }

	uint16_t whole = (uint16_t)temp;
 8000bcc:	6978      	ldr	r0, [r7, #20]
 8000bce:	f7ff fda7 	bl	8000720 <__aeabi_f2uiz>
 8000bd2:	4603      	mov	r3, r0
 8000bd4:	81fb      	strh	r3, [r7, #14]
	uint16_t frac = (uint16_t)((temp-(float)whole)*10.1f);
 8000bd6:	89fb      	ldrh	r3, [r7, #14]
 8000bd8:	4618      	mov	r0, r3
 8000bda:	f7ff fb6d 	bl	80002b8 <__aeabi_ui2f>
 8000bde:	4603      	mov	r3, r0
 8000be0:	4619      	mov	r1, r3
 8000be2:	6978      	ldr	r0, [r7, #20]
 8000be4:	f7ff fab6 	bl	8000154 <__aeabi_fsub>
 8000be8:	4603      	mov	r3, r0
 8000bea:	4927      	ldr	r1, [pc, #156]	@ (8000c88 <Thermistor_strCalcTempC+0x114>)
 8000bec:	4618      	mov	r0, r3
 8000bee:	f7ff fbbb 	bl	8000368 <__aeabi_fmul>
 8000bf2:	4603      	mov	r3, r0
 8000bf4:	4618      	mov	r0, r3
 8000bf6:	f7ff fd93 	bl	8000720 <__aeabi_f2uiz>
 8000bfa:	4603      	mov	r3, r0
 8000bfc:	817b      	strh	r3, [r7, #10]

	uint16_t div = 1;
 8000bfe:	2301      	movs	r3, #1
 8000c00:	81bb      	strh	r3, [r7, #12]
	while (whole/div >= 10) {
 8000c02:	e005      	b.n	8000c10 <Thermistor_strCalcTempC+0x9c>
        div *= 10;
 8000c04:	89bb      	ldrh	r3, [r7, #12]
 8000c06:	461a      	mov	r2, r3
 8000c08:	0092      	lsls	r2, r2, #2
 8000c0a:	4413      	add	r3, r2
 8000c0c:	005b      	lsls	r3, r3, #1
 8000c0e:	81bb      	strh	r3, [r7, #12]
	while (whole/div >= 10) {
 8000c10:	89fa      	ldrh	r2, [r7, #14]
 8000c12:	89bb      	ldrh	r3, [r7, #12]
 8000c14:	fbb2 f3f3 	udiv	r3, r2, r3
 8000c18:	b29b      	uxth	r3, r3
 8000c1a:	2b09      	cmp	r3, #9
 8000c1c:	d8f2      	bhi.n	8000c04 <Thermistor_strCalcTempC+0x90>
	}

    while (div > 0){
 8000c1e:	e019      	b.n	8000c54 <Thermistor_strCalcTempC+0xe0>
    	*p++ = whole / div + '0';
 8000c20:	89fa      	ldrh	r2, [r7, #14]
 8000c22:	89bb      	ldrh	r3, [r7, #12]
 8000c24:	fbb2 f3f3 	udiv	r3, r2, r3
 8000c28:	b29b      	uxth	r3, r3
 8000c2a:	b2da      	uxtb	r2, r3
 8000c2c:	693b      	ldr	r3, [r7, #16]
 8000c2e:	1c59      	adds	r1, r3, #1
 8000c30:	6139      	str	r1, [r7, #16]
 8000c32:	3230      	adds	r2, #48	@ 0x30
 8000c34:	b2d2      	uxtb	r2, r2
 8000c36:	701a      	strb	r2, [r3, #0]
    	whole %= div;
 8000c38:	89fb      	ldrh	r3, [r7, #14]
 8000c3a:	89ba      	ldrh	r2, [r7, #12]
 8000c3c:	fbb3 f1f2 	udiv	r1, r3, r2
 8000c40:	fb01 f202 	mul.w	r2, r1, r2
 8000c44:	1a9b      	subs	r3, r3, r2
 8000c46:	81fb      	strh	r3, [r7, #14]
    	div /= 10;
 8000c48:	89bb      	ldrh	r3, [r7, #12]
 8000c4a:	4a10      	ldr	r2, [pc, #64]	@ (8000c8c <Thermistor_strCalcTempC+0x118>)
 8000c4c:	fba2 2303 	umull	r2, r3, r2, r3
 8000c50:	08db      	lsrs	r3, r3, #3
 8000c52:	81bb      	strh	r3, [r7, #12]
    while (div > 0){
 8000c54:	89bb      	ldrh	r3, [r7, #12]
 8000c56:	2b00      	cmp	r3, #0
 8000c58:	d1e2      	bne.n	8000c20 <Thermistor_strCalcTempC+0xac>
    }

    *p++ = '.';
 8000c5a:	693b      	ldr	r3, [r7, #16]
 8000c5c:	1c5a      	adds	r2, r3, #1
 8000c5e:	613a      	str	r2, [r7, #16]
 8000c60:	222e      	movs	r2, #46	@ 0x2e
 8000c62:	701a      	strb	r2, [r3, #0]
    *p++ = frac + '0';
 8000c64:	897b      	ldrh	r3, [r7, #10]
 8000c66:	b2da      	uxtb	r2, r3
 8000c68:	693b      	ldr	r3, [r7, #16]
 8000c6a:	1c59      	adds	r1, r3, #1
 8000c6c:	6139      	str	r1, [r7, #16]
 8000c6e:	3230      	adds	r2, #48	@ 0x30
 8000c70:	b2d2      	uxtb	r2, r2
 8000c72:	701a      	strb	r2, [r3, #0]
    *p++ = '\0';
 8000c74:	693b      	ldr	r3, [r7, #16]
 8000c76:	1c5a      	adds	r2, r3, #1
 8000c78:	613a      	str	r2, [r7, #16]
 8000c7a:	2200      	movs	r2, #0
 8000c7c:	701a      	strb	r2, [r3, #0]

}
 8000c7e:	bf00      	nop
 8000c80:	3718      	adds	r7, #24
 8000c82:	46bd      	mov	sp, r7
 8000c84:	bd80      	pop	{r7, pc}
 8000c86:	bf00      	nop
 8000c88:	4121999a 	.word	0x4121999a
 8000c8c:	cccccccd 	.word	0xcccccccd

08000c90 <LCD_Send>:
    { 0x07, 0x0C, 0x0C, 0x38, 0x0C, 0x0C, 0x07, 0x00},   // U+007D (})
    { 0x6E, 0x3B, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00},   // U+007E (~)
    { 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00}    // U+007F
};

static void LCD_Send(uint8_t data, uint8_t isdata){
 8000c90:	b580      	push	{r7, lr}
 8000c92:	b082      	sub	sp, #8
 8000c94:	af00      	add	r7, sp, #0
 8000c96:	4603      	mov	r3, r0
 8000c98:	460a      	mov	r2, r1
 8000c9a:	71fb      	strb	r3, [r7, #7]
 8000c9c:	4613      	mov	r3, r2
 8000c9e:	71bb      	strb	r3, [r7, #6]

	if(isdata){
 8000ca0:	79bb      	ldrb	r3, [r7, #6]
 8000ca2:	2b00      	cmp	r3, #0
 8000ca4:	d005      	beq.n	8000cb2 <LCD_Send+0x22>
		HAL_GPIO_WritePin(LCD_A0_GPIO_Port, LCD_A0_Pin, GPIO_PIN_SET);
 8000ca6:	2201      	movs	r2, #1
 8000ca8:	2110      	movs	r1, #16
 8000caa:	480f      	ldr	r0, [pc, #60]	@ (8000ce8 <LCD_Send+0x58>)
 8000cac:	f002 f9a9 	bl	8003002 <HAL_GPIO_WritePin>
 8000cb0:	e004      	b.n	8000cbc <LCD_Send+0x2c>
	}else{
		HAL_GPIO_WritePin(LCD_A0_GPIO_Port, LCD_A0_Pin, GPIO_PIN_RESET);
 8000cb2:	2200      	movs	r2, #0
 8000cb4:	2110      	movs	r1, #16
 8000cb6:	480c      	ldr	r0, [pc, #48]	@ (8000ce8 <LCD_Send+0x58>)
 8000cb8:	f002 f9a3 	bl	8003002 <HAL_GPIO_WritePin>
	}

	HAL_GPIO_WritePin(LCD_CS_GPIO_Port, LCD_CS_Pin, GPIO_PIN_RESET);
 8000cbc:	2200      	movs	r2, #0
 8000cbe:	2104      	movs	r1, #4
 8000cc0:	4809      	ldr	r0, [pc, #36]	@ (8000ce8 <LCD_Send+0x58>)
 8000cc2:	f002 f99e 	bl	8003002 <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(&hspi1, &data, 1, HAL_MAX_DELAY);
 8000cc6:	1df9      	adds	r1, r7, #7
 8000cc8:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8000ccc:	2201      	movs	r2, #1
 8000cce:	4807      	ldr	r0, [pc, #28]	@ (8000cec <LCD_Send+0x5c>)
 8000cd0:	f003 fe1a 	bl	8004908 <HAL_SPI_Transmit>
	HAL_GPIO_WritePin(LCD_CS_GPIO_Port, LCD_CS_Pin, GPIO_PIN_SET);
 8000cd4:	2201      	movs	r2, #1
 8000cd6:	2104      	movs	r1, #4
 8000cd8:	4803      	ldr	r0, [pc, #12]	@ (8000ce8 <LCD_Send+0x58>)
 8000cda:	f002 f992 	bl	8003002 <HAL_GPIO_WritePin>

}
 8000cde:	bf00      	nop
 8000ce0:	3708      	adds	r7, #8
 8000ce2:	46bd      	mov	sp, r7
 8000ce4:	bd80      	pop	{r7, pc}
 8000ce6:	bf00      	nop
 8000ce8:	40010800 	.word	0x40010800
 8000cec:	200008d8 	.word	0x200008d8

08000cf0 <LCD_Init>:

void LCD_Init(){
 8000cf0:	b580      	push	{r7, lr}
 8000cf2:	af00      	add	r7, sp, #0

	  HAL_GPIO_WritePin(LCD_RST_GPIO_Port, LCD_RST_Pin, GPIO_PIN_RESET);
 8000cf4:	2200      	movs	r2, #0
 8000cf6:	2108      	movs	r1, #8
 8000cf8:	4825      	ldr	r0, [pc, #148]	@ (8000d90 <LCD_Init+0xa0>)
 8000cfa:	f002 f982 	bl	8003002 <HAL_GPIO_WritePin>
	  HAL_Delay(10);
 8000cfe:	200a      	movs	r0, #10
 8000d00:	f000 fffa 	bl	8001cf8 <HAL_Delay>
	  HAL_GPIO_WritePin(LCD_RST_GPIO_Port, LCD_RST_Pin, GPIO_PIN_SET);
 8000d04:	2201      	movs	r2, #1
 8000d06:	2108      	movs	r1, #8
 8000d08:	4821      	ldr	r0, [pc, #132]	@ (8000d90 <LCD_Init+0xa0>)
 8000d0a:	f002 f97a 	bl	8003002 <HAL_GPIO_WritePin>
	  HAL_Delay(10);
 8000d0e:	200a      	movs	r0, #10
 8000d10:	f000 fff2 	bl	8001cf8 <HAL_Delay>

	  //   
	  LCD_Send(0xAE, 0);   // Display OFF
 8000d14:	2100      	movs	r1, #0
 8000d16:	20ae      	movs	r0, #174	@ 0xae
 8000d18:	f7ff ffba 	bl	8000c90 <LCD_Send>
	  LCD_Send(0xA2, 0);   // Bias 1/9
 8000d1c:	2100      	movs	r1, #0
 8000d1e:	20a2      	movs	r0, #162	@ 0xa2
 8000d20:	f7ff ffb6 	bl	8000c90 <LCD_Send>
	  LCD_Send(0xA0, 0);   // SEG direction normal
 8000d24:	2100      	movs	r1, #0
 8000d26:	20a0      	movs	r0, #160	@ 0xa0
 8000d28:	f7ff ffb2 	bl	8000c90 <LCD_Send>
	  LCD_Send(0xC8, 0);   // COM direction reverse (  " "   )
 8000d2c:	2100      	movs	r1, #0
 8000d2e:	20c8      	movs	r0, #200	@ 0xc8
 8000d30:	f7ff ffae 	bl	8000c90 <LCD_Send>
	  LCD_Send(0x2F, 0);   // Power control: booster, regulator, follower ON
 8000d34:	2100      	movs	r1, #0
 8000d36:	202f      	movs	r0, #47	@ 0x2f
 8000d38:	f7ff ffaa 	bl	8000c90 <LCD_Send>
	  LCD_Send(0x27, 0);   // Regulation ratio (0x240x27)
 8000d3c:	2100      	movs	r1, #0
 8000d3e:	2027      	movs	r0, #39	@ 0x27
 8000d40:	f7ff ffa6 	bl	8000c90 <LCD_Send>
	  LCD_Send(0xF8, 0);   // Booster ratio command
 8000d44:	2100      	movs	r1, #0
 8000d46:	20f8      	movs	r0, #248	@ 0xf8
 8000d48:	f7ff ffa2 	bl	8000c90 <LCD_Send>
	  LCD_Send(0x01, 0);   // 5x booster
 8000d4c:	2100      	movs	r1, #0
 8000d4e:	2001      	movs	r0, #1
 8000d50:	f7ff ff9e 	bl	8000c90 <LCD_Send>
	  LCD_Send(0x81, 0);   // Set contrast command
 8000d54:	2100      	movs	r1, #0
 8000d56:	2081      	movs	r0, #129	@ 0x81
 8000d58:	f7ff ff9a 	bl	8000c90 <LCD_Send>
	  LCD_Send(0x10, 0);   // Contrast value (0x200x30  )
 8000d5c:	2100      	movs	r1, #0
 8000d5e:	2010      	movs	r0, #16
 8000d60:	f7ff ff96 	bl	8000c90 <LCD_Send>
	  LCD_Send(0xAC, 0);   // Static indicator off
 8000d64:	2100      	movs	r1, #0
 8000d66:	20ac      	movs	r0, #172	@ 0xac
 8000d68:	f7ff ff92 	bl	8000c90 <LCD_Send>
	  LCD_Send(0x00, 0);
 8000d6c:	2100      	movs	r1, #0
 8000d6e:	2000      	movs	r0, #0
 8000d70:	f7ff ff8e 	bl	8000c90 <LCD_Send>
	  LCD_Send(0xA4, 0);   // Normal (not inverted)
 8000d74:	2100      	movs	r1, #0
 8000d76:	20a4      	movs	r0, #164	@ 0xa4
 8000d78:	f7ff ff8a 	bl	8000c90 <LCD_Send>
	  LCD_Send(0xAF, 0);   // Display ON
 8000d7c:	2100      	movs	r1, #0
 8000d7e:	20af      	movs	r0, #175	@ 0xaf
 8000d80:	f7ff ff86 	bl	8000c90 <LCD_Send>

	  LCD_Clear();
 8000d84:	f000 f806 	bl	8000d94 <LCD_Clear>
	  LCD_Update();
 8000d88:	f000 f82a 	bl	8000de0 <LCD_Update>
}
 8000d8c:	bf00      	nop
 8000d8e:	bd80      	pop	{r7, pc}
 8000d90:	40010800 	.word	0x40010800

08000d94 <LCD_Clear>:

void LCD_Clear(){
 8000d94:	b480      	push	{r7}
 8000d96:	b083      	sub	sp, #12
 8000d98:	af00      	add	r7, sp, #0
	for (uint8_t page = 0; page < 8; page++)
 8000d9a:	2300      	movs	r3, #0
 8000d9c:	71fb      	strb	r3, [r7, #7]
 8000d9e:	e014      	b.n	8000dca <LCD_Clear+0x36>
	        for (uint8_t col = 0; col < 128; col++)
 8000da0:	2300      	movs	r3, #0
 8000da2:	71bb      	strb	r3, [r7, #6]
 8000da4:	e00a      	b.n	8000dbc <LCD_Clear+0x28>
	            lcd_buffer[page][col] = 0x00;
 8000da6:	79fa      	ldrb	r2, [r7, #7]
 8000da8:	79bb      	ldrb	r3, [r7, #6]
 8000daa:	490c      	ldr	r1, [pc, #48]	@ (8000ddc <LCD_Clear+0x48>)
 8000dac:	01d2      	lsls	r2, r2, #7
 8000dae:	440a      	add	r2, r1
 8000db0:	4413      	add	r3, r2
 8000db2:	2200      	movs	r2, #0
 8000db4:	701a      	strb	r2, [r3, #0]
	        for (uint8_t col = 0; col < 128; col++)
 8000db6:	79bb      	ldrb	r3, [r7, #6]
 8000db8:	3301      	adds	r3, #1
 8000dba:	71bb      	strb	r3, [r7, #6]
 8000dbc:	f997 3006 	ldrsb.w	r3, [r7, #6]
 8000dc0:	2b00      	cmp	r3, #0
 8000dc2:	daf0      	bge.n	8000da6 <LCD_Clear+0x12>
	for (uint8_t page = 0; page < 8; page++)
 8000dc4:	79fb      	ldrb	r3, [r7, #7]
 8000dc6:	3301      	adds	r3, #1
 8000dc8:	71fb      	strb	r3, [r7, #7]
 8000dca:	79fb      	ldrb	r3, [r7, #7]
 8000dcc:	2b07      	cmp	r3, #7
 8000dce:	d9e7      	bls.n	8000da0 <LCD_Clear+0xc>
}
 8000dd0:	bf00      	nop
 8000dd2:	bf00      	nop
 8000dd4:	370c      	adds	r7, #12
 8000dd6:	46bd      	mov	sp, r7
 8000dd8:	bc80      	pop	{r7}
 8000dda:	4770      	bx	lr
 8000ddc:	20000494 	.word	0x20000494

08000de0 <LCD_Update>:

void LCD_Update(){
 8000de0:	b580      	push	{r7, lr}
 8000de2:	b082      	sub	sp, #8
 8000de4:	af00      	add	r7, sp, #0
	for (uint8_t page = 0; page < 8; page++) {
 8000de6:	2300      	movs	r3, #0
 8000de8:	71fb      	strb	r3, [r7, #7]
 8000dea:	e02b      	b.n	8000e44 <LCD_Update+0x64>
		 LCD_Send(0xB0 | page, 0);// Set page address >> SET START LINE
 8000dec:	79fb      	ldrb	r3, [r7, #7]
 8000dee:	f063 034f 	orn	r3, r3, #79	@ 0x4f
 8000df2:	b2db      	uxtb	r3, r3
 8000df4:	2100      	movs	r1, #0
 8000df6:	4618      	mov	r0, r3
 8000df8:	f7ff ff4a 	bl	8000c90 <LCD_Send>
		 LCD_Send(0x10, 0); // Set column address high "16"
 8000dfc:	2100      	movs	r1, #0
 8000dfe:	2010      	movs	r0, #16
 8000e00:	f7ff ff46 	bl	8000c90 <LCD_Send>
		 LCD_Send(0x00, 0); // Set column address low "0"
 8000e04:	2100      	movs	r1, #0
 8000e06:	2000      	movs	r0, #0
 8000e08:	f7ff ff42 	bl	8000c90 <LCD_Send>
		 HAL_GPIO_WritePin(LCD_A0_GPIO_Port, LCD_A0_Pin, GPIO_PIN_SET);//DATA
 8000e0c:	2201      	movs	r2, #1
 8000e0e:	2110      	movs	r1, #16
 8000e10:	4810      	ldr	r0, [pc, #64]	@ (8000e54 <LCD_Update+0x74>)
 8000e12:	f002 f8f6 	bl	8003002 <HAL_GPIO_WritePin>
		 HAL_GPIO_WritePin(LCD_CS_GPIO_Port, LCD_CS_Pin, GPIO_PIN_RESET);
 8000e16:	2200      	movs	r2, #0
 8000e18:	2104      	movs	r1, #4
 8000e1a:	480e      	ldr	r0, [pc, #56]	@ (8000e54 <LCD_Update+0x74>)
 8000e1c:	f002 f8f1 	bl	8003002 <HAL_GPIO_WritePin>
		 HAL_SPI_Transmit(&hspi1, lcd_buffer[page], 128, HAL_MAX_DELAY);
 8000e20:	79fb      	ldrb	r3, [r7, #7]
 8000e22:	01db      	lsls	r3, r3, #7
 8000e24:	4a0c      	ldr	r2, [pc, #48]	@ (8000e58 <LCD_Update+0x78>)
 8000e26:	1899      	adds	r1, r3, r2
 8000e28:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8000e2c:	2280      	movs	r2, #128	@ 0x80
 8000e2e:	480b      	ldr	r0, [pc, #44]	@ (8000e5c <LCD_Update+0x7c>)
 8000e30:	f003 fd6a 	bl	8004908 <HAL_SPI_Transmit>
		 HAL_GPIO_WritePin(LCD_CS_GPIO_Port, LCD_CS_Pin, GPIO_PIN_SET);
 8000e34:	2201      	movs	r2, #1
 8000e36:	2104      	movs	r1, #4
 8000e38:	4806      	ldr	r0, [pc, #24]	@ (8000e54 <LCD_Update+0x74>)
 8000e3a:	f002 f8e2 	bl	8003002 <HAL_GPIO_WritePin>
	for (uint8_t page = 0; page < 8; page++) {
 8000e3e:	79fb      	ldrb	r3, [r7, #7]
 8000e40:	3301      	adds	r3, #1
 8000e42:	71fb      	strb	r3, [r7, #7]
 8000e44:	79fb      	ldrb	r3, [r7, #7]
 8000e46:	2b07      	cmp	r3, #7
 8000e48:	d9d0      	bls.n	8000dec <LCD_Update+0xc>
	}
}
 8000e4a:	bf00      	nop
 8000e4c:	bf00      	nop
 8000e4e:	3708      	adds	r7, #8
 8000e50:	46bd      	mov	sp, r7
 8000e52:	bd80      	pop	{r7, pc}
 8000e54:	40010800 	.word	0x40010800
 8000e58:	20000494 	.word	0x20000494
 8000e5c:	200008d8 	.word	0x200008d8

08000e60 <LCD_DrawPoint>:

void LCD_DrawPoint(uint8_t x, uint8_t y){
 8000e60:	b480      	push	{r7}
 8000e62:	b083      	sub	sp, #12
 8000e64:	af00      	add	r7, sp, #0
 8000e66:	4603      	mov	r3, r0
 8000e68:	460a      	mov	r2, r1
 8000e6a:	71fb      	strb	r3, [r7, #7]
 8000e6c:	4613      	mov	r3, r2
 8000e6e:	71bb      	strb	r3, [r7, #6]
	if (x >= 128 || y >= 64) return;
 8000e70:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000e74:	2b00      	cmp	r3, #0
 8000e76:	db20      	blt.n	8000eba <LCD_DrawPoint+0x5a>
 8000e78:	79bb      	ldrb	r3, [r7, #6]
 8000e7a:	2b3f      	cmp	r3, #63	@ 0x3f
 8000e7c:	d81d      	bhi.n	8000eba <LCD_DrawPoint+0x5a>
	lcd_buffer[y / 8][x] |= (1 << (y % 8));
 8000e7e:	79bb      	ldrb	r3, [r7, #6]
 8000e80:	08db      	lsrs	r3, r3, #3
 8000e82:	b2d8      	uxtb	r0, r3
 8000e84:	4602      	mov	r2, r0
 8000e86:	79fb      	ldrb	r3, [r7, #7]
 8000e88:	490e      	ldr	r1, [pc, #56]	@ (8000ec4 <LCD_DrawPoint+0x64>)
 8000e8a:	01d2      	lsls	r2, r2, #7
 8000e8c:	440a      	add	r2, r1
 8000e8e:	4413      	add	r3, r2
 8000e90:	781b      	ldrb	r3, [r3, #0]
 8000e92:	b25a      	sxtb	r2, r3
 8000e94:	79bb      	ldrb	r3, [r7, #6]
 8000e96:	f003 0307 	and.w	r3, r3, #7
 8000e9a:	2101      	movs	r1, #1
 8000e9c:	fa01 f303 	lsl.w	r3, r1, r3
 8000ea0:	b25b      	sxtb	r3, r3
 8000ea2:	4313      	orrs	r3, r2
 8000ea4:	b259      	sxtb	r1, r3
 8000ea6:	4602      	mov	r2, r0
 8000ea8:	79fb      	ldrb	r3, [r7, #7]
 8000eaa:	b2c8      	uxtb	r0, r1
 8000eac:	4905      	ldr	r1, [pc, #20]	@ (8000ec4 <LCD_DrawPoint+0x64>)
 8000eae:	01d2      	lsls	r2, r2, #7
 8000eb0:	440a      	add	r2, r1
 8000eb2:	4413      	add	r3, r2
 8000eb4:	4602      	mov	r2, r0
 8000eb6:	701a      	strb	r2, [r3, #0]
 8000eb8:	e000      	b.n	8000ebc <LCD_DrawPoint+0x5c>
	if (x >= 128 || y >= 64) return;
 8000eba:	bf00      	nop
}
 8000ebc:	370c      	adds	r7, #12
 8000ebe:	46bd      	mov	sp, r7
 8000ec0:	bc80      	pop	{r7}
 8000ec2:	4770      	bx	lr
 8000ec4:	20000494 	.word	0x20000494

08000ec8 <LCD_DrawChar>:

void LCD_DrawChar(uint8_t x, uint8_t y, char ch){
 8000ec8:	b580      	push	{r7, lr}
 8000eca:	b084      	sub	sp, #16
 8000ecc:	af00      	add	r7, sp, #0
 8000ece:	4603      	mov	r3, r0
 8000ed0:	71fb      	strb	r3, [r7, #7]
 8000ed2:	460b      	mov	r3, r1
 8000ed4:	71bb      	strb	r3, [r7, #6]
 8000ed6:	4613      	mov	r3, r2
 8000ed8:	717b      	strb	r3, [r7, #5]
	for(uint8_t c = 0; c < 8; c++){
 8000eda:	2300      	movs	r3, #0
 8000edc:	73fb      	strb	r3, [r7, #15]
 8000ede:	e025      	b.n	8000f2c <LCD_DrawChar+0x64>
			for(uint8_t b = 0; b < 8; b++){
 8000ee0:	2300      	movs	r3, #0
 8000ee2:	73bb      	strb	r3, [r7, #14]
 8000ee4:	e01c      	b.n	8000f20 <LCD_DrawChar+0x58>
				 if(font8x8_basic[ch][c] >> b & 1){
 8000ee6:	797a      	ldrb	r2, [r7, #5]
 8000ee8:	7bfb      	ldrb	r3, [r7, #15]
 8000eea:	4914      	ldr	r1, [pc, #80]	@ (8000f3c <LCD_DrawChar+0x74>)
 8000eec:	00d2      	lsls	r2, r2, #3
 8000eee:	440a      	add	r2, r1
 8000ef0:	4413      	add	r3, r2
 8000ef2:	781b      	ldrb	r3, [r3, #0]
 8000ef4:	461a      	mov	r2, r3
 8000ef6:	7bbb      	ldrb	r3, [r7, #14]
 8000ef8:	fa42 f303 	asr.w	r3, r2, r3
 8000efc:	f003 0301 	and.w	r3, r3, #1
 8000f00:	2b00      	cmp	r3, #0
 8000f02:	d00a      	beq.n	8000f1a <LCD_DrawChar+0x52>
					 LCD_DrawPoint(x+b, y+c);
 8000f04:	79fa      	ldrb	r2, [r7, #7]
 8000f06:	7bbb      	ldrb	r3, [r7, #14]
 8000f08:	4413      	add	r3, r2
 8000f0a:	b2d8      	uxtb	r0, r3
 8000f0c:	79ba      	ldrb	r2, [r7, #6]
 8000f0e:	7bfb      	ldrb	r3, [r7, #15]
 8000f10:	4413      	add	r3, r2
 8000f12:	b2db      	uxtb	r3, r3
 8000f14:	4619      	mov	r1, r3
 8000f16:	f7ff ffa3 	bl	8000e60 <LCD_DrawPoint>
			for(uint8_t b = 0; b < 8; b++){
 8000f1a:	7bbb      	ldrb	r3, [r7, #14]
 8000f1c:	3301      	adds	r3, #1
 8000f1e:	73bb      	strb	r3, [r7, #14]
 8000f20:	7bbb      	ldrb	r3, [r7, #14]
 8000f22:	2b07      	cmp	r3, #7
 8000f24:	d9df      	bls.n	8000ee6 <LCD_DrawChar+0x1e>
	for(uint8_t c = 0; c < 8; c++){
 8000f26:	7bfb      	ldrb	r3, [r7, #15]
 8000f28:	3301      	adds	r3, #1
 8000f2a:	73fb      	strb	r3, [r7, #15]
 8000f2c:	7bfb      	ldrb	r3, [r7, #15]
 8000f2e:	2b07      	cmp	r3, #7
 8000f30:	d9d6      	bls.n	8000ee0 <LCD_DrawChar+0x18>
				 }
			}
		}
}
 8000f32:	bf00      	nop
 8000f34:	bf00      	nop
 8000f36:	3710      	adds	r7, #16
 8000f38:	46bd      	mov	sp, r7
 8000f3a:	bd80      	pop	{r7, pc}
 8000f3c:	2000001c 	.word	0x2000001c

08000f40 <LCD_DrawCharX2>:

void LCD_DrawCharX2(uint8_t x, uint8_t y, char ch){
 8000f40:	b580      	push	{r7, lr}
 8000f42:	b084      	sub	sp, #16
 8000f44:	af00      	add	r7, sp, #0
 8000f46:	4603      	mov	r3, r0
 8000f48:	71fb      	strb	r3, [r7, #7]
 8000f4a:	460b      	mov	r3, r1
 8000f4c:	71bb      	strb	r3, [r7, #6]
 8000f4e:	4613      	mov	r3, r2
 8000f50:	717b      	strb	r3, [r7, #5]
	for(uint8_t c = 0; c < 8; c++){
 8000f52:	2300      	movs	r3, #0
 8000f54:	73fb      	strb	r3, [r7, #15]
 8000f56:	e05e      	b.n	8001016 <LCD_DrawCharX2+0xd6>
			for(uint8_t b = 0; b < 8; b++){
 8000f58:	2300      	movs	r3, #0
 8000f5a:	73bb      	strb	r3, [r7, #14]
 8000f5c:	e055      	b.n	800100a <LCD_DrawCharX2+0xca>
				 if(font8x8_basic[ch][c] >> b & 1){
 8000f5e:	797a      	ldrb	r2, [r7, #5]
 8000f60:	7bfb      	ldrb	r3, [r7, #15]
 8000f62:	4931      	ldr	r1, [pc, #196]	@ (8001028 <LCD_DrawCharX2+0xe8>)
 8000f64:	00d2      	lsls	r2, r2, #3
 8000f66:	440a      	add	r2, r1
 8000f68:	4413      	add	r3, r2
 8000f6a:	781b      	ldrb	r3, [r3, #0]
 8000f6c:	461a      	mov	r2, r3
 8000f6e:	7bbb      	ldrb	r3, [r7, #14]
 8000f70:	fa42 f303 	asr.w	r3, r2, r3
 8000f74:	f003 0301 	and.w	r3, r3, #1
 8000f78:	2b00      	cmp	r3, #0
 8000f7a:	d043      	beq.n	8001004 <LCD_DrawCharX2+0xc4>
					 LCD_DrawPoint(x+b*2, y+c*2);//0|0
 8000f7c:	7bbb      	ldrb	r3, [r7, #14]
 8000f7e:	005b      	lsls	r3, r3, #1
 8000f80:	b2da      	uxtb	r2, r3
 8000f82:	79fb      	ldrb	r3, [r7, #7]
 8000f84:	4413      	add	r3, r2
 8000f86:	b2d8      	uxtb	r0, r3
 8000f88:	7bfb      	ldrb	r3, [r7, #15]
 8000f8a:	005b      	lsls	r3, r3, #1
 8000f8c:	b2da      	uxtb	r2, r3
 8000f8e:	79bb      	ldrb	r3, [r7, #6]
 8000f90:	4413      	add	r3, r2
 8000f92:	b2db      	uxtb	r3, r3
 8000f94:	4619      	mov	r1, r3
 8000f96:	f7ff ff63 	bl	8000e60 <LCD_DrawPoint>
					 LCD_DrawPoint(x+b*2, y+1+c*2);//0|1
 8000f9a:	7bbb      	ldrb	r3, [r7, #14]
 8000f9c:	005b      	lsls	r3, r3, #1
 8000f9e:	b2da      	uxtb	r2, r3
 8000fa0:	79fb      	ldrb	r3, [r7, #7]
 8000fa2:	4413      	add	r3, r2
 8000fa4:	b2d8      	uxtb	r0, r3
 8000fa6:	7bfb      	ldrb	r3, [r7, #15]
 8000fa8:	005b      	lsls	r3, r3, #1
 8000faa:	b2da      	uxtb	r2, r3
 8000fac:	79bb      	ldrb	r3, [r7, #6]
 8000fae:	4413      	add	r3, r2
 8000fb0:	b2db      	uxtb	r3, r3
 8000fb2:	3301      	adds	r3, #1
 8000fb4:	b2db      	uxtb	r3, r3
 8000fb6:	4619      	mov	r1, r3
 8000fb8:	f7ff ff52 	bl	8000e60 <LCD_DrawPoint>
					 LCD_DrawPoint(x+1+b*2, y+c*2);//1|0
 8000fbc:	7bbb      	ldrb	r3, [r7, #14]
 8000fbe:	005b      	lsls	r3, r3, #1
 8000fc0:	b2da      	uxtb	r2, r3
 8000fc2:	79fb      	ldrb	r3, [r7, #7]
 8000fc4:	4413      	add	r3, r2
 8000fc6:	b2db      	uxtb	r3, r3
 8000fc8:	3301      	adds	r3, #1
 8000fca:	b2d8      	uxtb	r0, r3
 8000fcc:	7bfb      	ldrb	r3, [r7, #15]
 8000fce:	005b      	lsls	r3, r3, #1
 8000fd0:	b2da      	uxtb	r2, r3
 8000fd2:	79bb      	ldrb	r3, [r7, #6]
 8000fd4:	4413      	add	r3, r2
 8000fd6:	b2db      	uxtb	r3, r3
 8000fd8:	4619      	mov	r1, r3
 8000fda:	f7ff ff41 	bl	8000e60 <LCD_DrawPoint>
					 LCD_DrawPoint(x+1+b*2, y+1+c*2);//1|1
 8000fde:	7bbb      	ldrb	r3, [r7, #14]
 8000fe0:	005b      	lsls	r3, r3, #1
 8000fe2:	b2da      	uxtb	r2, r3
 8000fe4:	79fb      	ldrb	r3, [r7, #7]
 8000fe6:	4413      	add	r3, r2
 8000fe8:	b2db      	uxtb	r3, r3
 8000fea:	3301      	adds	r3, #1
 8000fec:	b2d8      	uxtb	r0, r3
 8000fee:	7bfb      	ldrb	r3, [r7, #15]
 8000ff0:	005b      	lsls	r3, r3, #1
 8000ff2:	b2da      	uxtb	r2, r3
 8000ff4:	79bb      	ldrb	r3, [r7, #6]
 8000ff6:	4413      	add	r3, r2
 8000ff8:	b2db      	uxtb	r3, r3
 8000ffa:	3301      	adds	r3, #1
 8000ffc:	b2db      	uxtb	r3, r3
 8000ffe:	4619      	mov	r1, r3
 8001000:	f7ff ff2e 	bl	8000e60 <LCD_DrawPoint>
			for(uint8_t b = 0; b < 8; b++){
 8001004:	7bbb      	ldrb	r3, [r7, #14]
 8001006:	3301      	adds	r3, #1
 8001008:	73bb      	strb	r3, [r7, #14]
 800100a:	7bbb      	ldrb	r3, [r7, #14]
 800100c:	2b07      	cmp	r3, #7
 800100e:	d9a6      	bls.n	8000f5e <LCD_DrawCharX2+0x1e>
	for(uint8_t c = 0; c < 8; c++){
 8001010:	7bfb      	ldrb	r3, [r7, #15]
 8001012:	3301      	adds	r3, #1
 8001014:	73fb      	strb	r3, [r7, #15]
 8001016:	7bfb      	ldrb	r3, [r7, #15]
 8001018:	2b07      	cmp	r3, #7
 800101a:	d99d      	bls.n	8000f58 <LCD_DrawCharX2+0x18>
				 }
			}
		}
}
 800101c:	bf00      	nop
 800101e:	bf00      	nop
 8001020:	3710      	adds	r7, #16
 8001022:	46bd      	mov	sp, r7
 8001024:	bd80      	pop	{r7, pc}
 8001026:	bf00      	nop
 8001028:	2000001c 	.word	0x2000001c

0800102c <LCD_DrawText>:

void LCD_DrawText(uint8_t x, uint8_t y, const char *text, uint8_t isScale){
 800102c:	b580      	push	{r7, lr}
 800102e:	b082      	sub	sp, #8
 8001030:	af00      	add	r7, sp, #0
 8001032:	603a      	str	r2, [r7, #0]
 8001034:	461a      	mov	r2, r3
 8001036:	4603      	mov	r3, r0
 8001038:	71fb      	strb	r3, [r7, #7]
 800103a:	460b      	mov	r3, r1
 800103c:	71bb      	strb	r3, [r7, #6]
 800103e:	4613      	mov	r3, r2
 8001040:	717b      	strb	r3, [r7, #5]
	while(*text){
 8001042:	e023      	b.n	800108c <LCD_DrawText+0x60>
		if(isScale){
 8001044:	797b      	ldrb	r3, [r7, #5]
 8001046:	2b00      	cmp	r3, #0
 8001048:	d011      	beq.n	800106e <LCD_DrawText+0x42>
			LCD_DrawCharX2(x, y, *text++);
 800104a:	683b      	ldr	r3, [r7, #0]
 800104c:	1c5a      	adds	r2, r3, #1
 800104e:	603a      	str	r2, [r7, #0]
 8001050:	781a      	ldrb	r2, [r3, #0]
 8001052:	79b9      	ldrb	r1, [r7, #6]
 8001054:	79fb      	ldrb	r3, [r7, #7]
 8001056:	4618      	mov	r0, r3
 8001058:	f7ff ff72 	bl	8000f40 <LCD_DrawCharX2>
			x+=FONT_SIZE*2-1;
 800105c:	2308      	movs	r3, #8
 800105e:	005b      	lsls	r3, r3, #1
 8001060:	b2da      	uxtb	r2, r3
 8001062:	79fb      	ldrb	r3, [r7, #7]
 8001064:	4413      	add	r3, r2
 8001066:	b2db      	uxtb	r3, r3
 8001068:	3b01      	subs	r3, #1
 800106a:	71fb      	strb	r3, [r7, #7]
 800106c:	e00e      	b.n	800108c <LCD_DrawText+0x60>
		}else{
			LCD_DrawChar(x, y, *text++);
 800106e:	683b      	ldr	r3, [r7, #0]
 8001070:	1c5a      	adds	r2, r3, #1
 8001072:	603a      	str	r2, [r7, #0]
 8001074:	781a      	ldrb	r2, [r3, #0]
 8001076:	79b9      	ldrb	r1, [r7, #6]
 8001078:	79fb      	ldrb	r3, [r7, #7]
 800107a:	4618      	mov	r0, r3
 800107c:	f7ff ff24 	bl	8000ec8 <LCD_DrawChar>
			x+=FONT_SIZE-1;
 8001080:	2208      	movs	r2, #8
 8001082:	79fb      	ldrb	r3, [r7, #7]
 8001084:	4413      	add	r3, r2
 8001086:	b2db      	uxtb	r3, r3
 8001088:	3b01      	subs	r3, #1
 800108a:	71fb      	strb	r3, [r7, #7]
	while(*text){
 800108c:	683b      	ldr	r3, [r7, #0]
 800108e:	781b      	ldrb	r3, [r3, #0]
 8001090:	2b00      	cmp	r3, #0
 8001092:	d1d7      	bne.n	8001044 <LCD_DrawText+0x18>
		}

	}
}
 8001094:	bf00      	nop
 8001096:	bf00      	nop
 8001098:	3708      	adds	r7, #8
 800109a:	46bd      	mov	sp, r7
 800109c:	bd80      	pop	{r7, pc}
	...

080010a0 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80010a0:	b580      	push	{r7, lr}
 80010a2:	b090      	sub	sp, #64	@ 0x40
 80010a4:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80010a6:	f000 fdc5 	bl	8001c34 <HAL_Init>

  /* USER CODE BEGIN Init */
  __HAL_RCC_PWR_CLK_ENABLE(); // PWR
 80010aa:	4b6b      	ldr	r3, [pc, #428]	@ (8001258 <main+0x1b8>)
 80010ac:	69db      	ldr	r3, [r3, #28]
 80010ae:	4a6a      	ldr	r2, [pc, #424]	@ (8001258 <main+0x1b8>)
 80010b0:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80010b4:	61d3      	str	r3, [r2, #28]
 80010b6:	4b68      	ldr	r3, [pc, #416]	@ (8001258 <main+0x1b8>)
 80010b8:	69db      	ldr	r3, [r3, #28]
 80010ba:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80010be:	603b      	str	r3, [r7, #0]
 80010c0:	683b      	ldr	r3, [r7, #0]
  HAL_PWR_EnableBkUpAccess();// backup-
 80010c2:	f001 ffcf 	bl	8003064 <HAL_PWR_EnableBkUpAccess>
  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80010c6:	f000 f8df 	bl	8001288 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80010ca:	f000 faa5 	bl	8001618 <MX_GPIO_Init>
  MX_SPI1_Init();
 80010ce:	f000 fa6d 	bl	80015ac <MX_SPI1_Init>
  MX_RTC_Init();
 80010d2:	f000 f9a3 	bl	800141c <MX_RTC_Init>
  MX_ADC1_Init();
 80010d6:	f000 f92d 	bl	8001334 <MX_ADC1_Init>
  /* USER CODE BEGIN 2 */
  HAL_ADCEx_Calibration_Start(&hadc1);//
 80010da:	4860      	ldr	r0, [pc, #384]	@ (800125c <main+0x1bc>)
 80010dc:	f001 fa64 	bl	80025a8 <HAL_ADCEx_Calibration_Start>
  LCD_Init();
 80010e0:	f7ff fe06 	bl	8000cf0 <LCD_Init>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  char timeStr[9];
  char dateStr[13] = {0}; //WWW DD/MM/YY
 80010e4:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80010e8:	2200      	movs	r2, #0
 80010ea:	601a      	str	r2, [r3, #0]
 80010ec:	605a      	str	r2, [r3, #4]
 80010ee:	609a      	str	r2, [r3, #8]
 80010f0:	731a      	strb	r2, [r3, #12]
  char batStr[8] = {0};
 80010f2:	f107 031c 	add.w	r3, r7, #28
 80010f6:	2200      	movs	r2, #0
 80010f8:	601a      	str	r2, [r3, #0]
 80010fa:	605a      	str	r2, [r3, #4]
  char vbatStr[8] = {0};
 80010fc:	f107 0314 	add.w	r3, r7, #20
 8001100:	2200      	movs	r2, #0
 8001102:	601a      	str	r2, [r3, #0]
 8001104:	605a      	str	r2, [r3, #4]
  uint8_t dataFormat = 0b1111;//YYMMDDWW
 8001106:	230f      	movs	r3, #15
 8001108:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
  char tempC[16];

  Get_Time_Now(timeStr, &clkTime);
 800110c:	f107 0334 	add.w	r3, r7, #52	@ 0x34
 8001110:	4953      	ldr	r1, [pc, #332]	@ (8001260 <main+0x1c0>)
 8001112:	4618      	mov	r0, r3
 8001114:	f7ff fb6e 	bl	80007f4 <Get_Time_Now>
  Get_Date_Now(dateStr, dataFormat, &clkDate);
 8001118:	f897 103f 	ldrb.w	r1, [r7, #63]	@ 0x3f
 800111c:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001120:	4a50      	ldr	r2, [pc, #320]	@ (8001264 <main+0x1c4>)
 8001122:	4618      	mov	r0, r3
 8001124:	f7ff fbda 	bl	80008dc <Get_Date_Now>
  HAL_ADC_Start_IT(&hadc1);
 8001128:	484c      	ldr	r0, [pc, #304]	@ (800125c <main+0x1bc>)
 800112a:	f000 fee1 	bl	8001ef0 <HAL_ADC_Start_IT>
  while (1)
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
	  LCD_Clear();
 800112e:	f7ff fe31 	bl	8000d94 <LCD_Clear>

	  if (rtc_tick) {
 8001132:	4b4d      	ldr	r3, [pc, #308]	@ (8001268 <main+0x1c8>)
 8001134:	781b      	ldrb	r3, [r3, #0]
 8001136:	2b00      	cmp	r3, #0
 8001138:	d052      	beq.n	80011e0 <main+0x140>
	      rtc_tick = 0;
 800113a:	4b4b      	ldr	r3, [pc, #300]	@ (8001268 <main+0x1c8>)
 800113c:	2200      	movs	r2, #0
 800113e:	701a      	strb	r2, [r3, #0]
	      Get_Time_Now(timeStr, &clkTime);
 8001140:	f107 0334 	add.w	r3, r7, #52	@ 0x34
 8001144:	4946      	ldr	r1, [pc, #280]	@ (8001260 <main+0x1c0>)
 8001146:	4618      	mov	r0, r3
 8001148:	f7ff fb54 	bl	80007f4 <Get_Time_Now>
		  if(clkTime.Hours == 0x00 && clkTime.Minutes == 0x00 && (clkTime.Seconds == 0x00)){
 800114c:	4b44      	ldr	r3, [pc, #272]	@ (8001260 <main+0x1c0>)
 800114e:	781b      	ldrb	r3, [r3, #0]
 8001150:	2b00      	cmp	r3, #0
 8001152:	d10f      	bne.n	8001174 <main+0xd4>
 8001154:	4b42      	ldr	r3, [pc, #264]	@ (8001260 <main+0x1c0>)
 8001156:	785b      	ldrb	r3, [r3, #1]
 8001158:	2b00      	cmp	r3, #0
 800115a:	d10b      	bne.n	8001174 <main+0xd4>
 800115c:	4b40      	ldr	r3, [pc, #256]	@ (8001260 <main+0x1c0>)
 800115e:	789b      	ldrb	r3, [r3, #2]
 8001160:	2b00      	cmp	r3, #0
 8001162:	d107      	bne.n	8001174 <main+0xd4>
			  Get_Date_Now(dateStr, dataFormat, &clkDate);
 8001164:	f897 103f 	ldrb.w	r1, [r7, #63]	@ 0x3f
 8001168:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800116c:	4a3d      	ldr	r2, [pc, #244]	@ (8001264 <main+0x1c4>)
 800116e:	4618      	mov	r0, r3
 8001170:	f7ff fbb4 	bl	80008dc <Get_Date_Now>
		  }
		  if(adc1_tick){
 8001174:	4b3d      	ldr	r3, [pc, #244]	@ (800126c <main+0x1cc>)
 8001176:	781b      	ldrb	r3, [r3, #0]
 8001178:	2b00      	cmp	r3, #0
 800117a:	d031      	beq.n	80011e0 <main+0x140>
			  adc1_tick = 0;
 800117c:	4b3b      	ldr	r3, [pc, #236]	@ (800126c <main+0x1cc>)
 800117e:	2200      	movs	r2, #0
 8001180:	701a      	strb	r2, [r3, #0]
			  Thermistor_strCalcTempC(tempC, adc1_value_thermistor);
 8001182:	4b3b      	ldr	r3, [pc, #236]	@ (8001270 <main+0x1d0>)
 8001184:	881a      	ldrh	r2, [r3, #0]
 8001186:	1d3b      	adds	r3, r7, #4
 8001188:	4611      	mov	r1, r2
 800118a:	4618      	mov	r0, r3
 800118c:	f7ff fcf2 	bl	8000b74 <Thermistor_strCalcTempC>
			  vbat = getVBat(adc1_value_battery);//TEST
 8001190:	4b38      	ldr	r3, [pc, #224]	@ (8001274 <main+0x1d4>)
 8001192:	881b      	ldrh	r3, [r3, #0]
 8001194:	4618      	mov	r0, r3
 8001196:	f7ff fae3 	bl	8000760 <getVBat>
 800119a:	4603      	mov	r3, r0
 800119c:	4a36      	ldr	r2, [pc, #216]	@ (8001278 <main+0x1d8>)
 800119e:	6013      	str	r3, [r2, #0]
			  battery_level = getBatteryLevel(vbat);
 80011a0:	4b35      	ldr	r3, [pc, #212]	@ (8001278 <main+0x1d8>)
 80011a2:	681b      	ldr	r3, [r3, #0]
 80011a4:	4618      	mov	r0, r3
 80011a6:	f7ff fafd 	bl	80007a4 <getBatteryLevel>
 80011aa:	4603      	mov	r3, r0
 80011ac:	4618      	mov	r0, r3
 80011ae:	f7ff fab7 	bl	8000720 <__aeabi_f2uiz>
 80011b2:	4603      	mov	r3, r0
 80011b4:	b29a      	uxth	r2, r3
 80011b6:	4b31      	ldr	r3, [pc, #196]	@ (800127c <main+0x1dc>)
 80011b8:	801a      	strh	r2, [r3, #0]
			  uint16ToCharArr(batStr, battery_level);
 80011ba:	4b30      	ldr	r3, [pc, #192]	@ (800127c <main+0x1dc>)
 80011bc:	881a      	ldrh	r2, [r3, #0]
 80011be:	f107 031c 	add.w	r3, r7, #28
 80011c2:	4611      	mov	r1, r2
 80011c4:	4618      	mov	r0, r3
 80011c6:	f000 faa9 	bl	800171c <uint16ToCharArr>
			  floatToCharArr(vbatStr, vbat);
 80011ca:	4b2b      	ldr	r3, [pc, #172]	@ (8001278 <main+0x1d8>)
 80011cc:	681a      	ldr	r2, [r3, #0]
 80011ce:	f107 0314 	add.w	r3, r7, #20
 80011d2:	4611      	mov	r1, r2
 80011d4:	4618      	mov	r0, r3
 80011d6:	f000 faeb 	bl	80017b0 <floatToCharArr>
			  HAL_ADC_Start_IT(&hadc1);
 80011da:	4820      	ldr	r0, [pc, #128]	@ (800125c <main+0x1bc>)
 80011dc:	f000 fe88 	bl	8001ef0 <HAL_ADC_Start_IT>
		  }
	  }


	  if(HAL_GPIO_ReadPin(CHARG_GPIO_Port, CHARG_Pin) == GPIO_PIN_SET){
 80011e0:	f44f 7180 	mov.w	r1, #256	@ 0x100
 80011e4:	4826      	ldr	r0, [pc, #152]	@ (8001280 <main+0x1e0>)
 80011e6:	f001 fef5 	bl	8002fd4 <HAL_GPIO_ReadPin>
 80011ea:	4603      	mov	r3, r0
 80011ec:	2b01      	cmp	r3, #1
 80011ee:	d107      	bne.n	8001200 <main+0x160>
		  LCD_DrawText(96, 4, batStr, 0);
 80011f0:	f107 021c 	add.w	r2, r7, #28
 80011f4:	2300      	movs	r3, #0
 80011f6:	2104      	movs	r1, #4
 80011f8:	2060      	movs	r0, #96	@ 0x60
 80011fa:	f7ff ff17 	bl	800102c <LCD_DrawText>
 80011fe:	e00c      	b.n	800121a <main+0x17a>
	  }else{
		  LCD_DrawText(88, 6, "~", 0);
 8001200:	2300      	movs	r3, #0
 8001202:	4a20      	ldr	r2, [pc, #128]	@ (8001284 <main+0x1e4>)
 8001204:	2106      	movs	r1, #6
 8001206:	2058      	movs	r0, #88	@ 0x58
 8001208:	f7ff ff10 	bl	800102c <LCD_DrawText>
		  LCD_DrawText(96, 4, batStr, 0);
 800120c:	f107 021c 	add.w	r2, r7, #28
 8001210:	2300      	movs	r3, #0
 8001212:	2104      	movs	r1, #4
 8001214:	2060      	movs	r0, #96	@ 0x60
 8001216:	f7ff ff09 	bl	800102c <LCD_DrawText>
	  }

	  LCD_DrawText(4, 16, timeStr, 1);
 800121a:	f107 0234 	add.w	r2, r7, #52	@ 0x34
 800121e:	2301      	movs	r3, #1
 8001220:	2110      	movs	r1, #16
 8001222:	2004      	movs	r0, #4
 8001224:	f7ff ff02 	bl	800102c <LCD_DrawText>
	  LCD_DrawText(16, 36, dateStr, 0);
 8001228:	f107 0224 	add.w	r2, r7, #36	@ 0x24
 800122c:	2300      	movs	r3, #0
 800122e:	2124      	movs	r1, #36	@ 0x24
 8001230:	2010      	movs	r0, #16
 8001232:	f7ff fefb 	bl	800102c <LCD_DrawText>

	  LCD_DrawText(8, 48, tempC, 0);
 8001236:	1d3a      	adds	r2, r7, #4
 8001238:	2300      	movs	r3, #0
 800123a:	2130      	movs	r1, #48	@ 0x30
 800123c:	2008      	movs	r0, #8
 800123e:	f7ff fef5 	bl	800102c <LCD_DrawText>

	  LCD_DrawText(96, 48, vbatStr, 0);
 8001242:	f107 0214 	add.w	r2, r7, #20
 8001246:	2300      	movs	r3, #0
 8001248:	2130      	movs	r1, #48	@ 0x30
 800124a:	2060      	movs	r0, #96	@ 0x60
 800124c:	f7ff feee 	bl	800102c <LCD_DrawText>

	  LCD_Update();
 8001250:	f7ff fdc6 	bl	8000de0 <LCD_Update>
	  LCD_Clear();
 8001254:	e76b      	b.n	800112e <main+0x8e>
 8001256:	bf00      	nop
 8001258:	40021000 	.word	0x40021000
 800125c:	20000894 	.word	0x20000894
 8001260:	20000940 	.word	0x20000940
 8001264:	20000944 	.word	0x20000944
 8001268:	20000930 	.word	0x20000930
 800126c:	20000931 	.word	0x20000931
 8001270:	20000936 	.word	0x20000936
 8001274:	20000934 	.word	0x20000934
 8001278:	20000938 	.word	0x20000938
 800127c:	2000093c 	.word	0x2000093c
 8001280:	40010800 	.word	0x40010800
 8001284:	08005050 	.word	0x08005050

08001288 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001288:	b580      	push	{r7, lr}
 800128a:	b094      	sub	sp, #80	@ 0x50
 800128c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800128e:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8001292:	2228      	movs	r2, #40	@ 0x28
 8001294:	2100      	movs	r1, #0
 8001296:	4618      	mov	r0, r3
 8001298:	f003 fd33 	bl	8004d02 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800129c:	f107 0314 	add.w	r3, r7, #20
 80012a0:	2200      	movs	r2, #0
 80012a2:	601a      	str	r2, [r3, #0]
 80012a4:	605a      	str	r2, [r3, #4]
 80012a6:	609a      	str	r2, [r3, #8]
 80012a8:	60da      	str	r2, [r3, #12]
 80012aa:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80012ac:	1d3b      	adds	r3, r7, #4
 80012ae:	2200      	movs	r2, #0
 80012b0:	601a      	str	r2, [r3, #0]
 80012b2:	605a      	str	r2, [r3, #4]
 80012b4:	609a      	str	r2, [r3, #8]
 80012b6:	60da      	str	r2, [r3, #12]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_LSE;
 80012b8:	2306      	movs	r3, #6
 80012ba:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.LSEState = RCC_LSE_ON;
 80012bc:	2301      	movs	r3, #1
 80012be:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80012c0:	2301      	movs	r3, #1
 80012c2:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80012c4:	2310      	movs	r3, #16
 80012c6:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 80012c8:	2300      	movs	r3, #0
 80012ca:	647b      	str	r3, [r7, #68]	@ 0x44
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80012cc:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 80012d0:	4618      	mov	r0, r3
 80012d2:	f001 fed3 	bl	800307c <HAL_RCC_OscConfig>
 80012d6:	4603      	mov	r3, r0
 80012d8:	2b00      	cmp	r3, #0
 80012da:	d001      	beq.n	80012e0 <SystemClock_Config+0x58>
  {
    Error_Handler();
 80012dc:	f000 fadc 	bl	8001898 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80012e0:	230f      	movs	r3, #15
 80012e2:	617b      	str	r3, [r7, #20]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 80012e4:	2300      	movs	r3, #0
 80012e6:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80012e8:	2300      	movs	r3, #0
 80012ea:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80012ec:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80012f0:	623b      	str	r3, [r7, #32]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80012f2:	2300      	movs	r3, #0
 80012f4:	627b      	str	r3, [r7, #36]	@ 0x24

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 80012f6:	f107 0314 	add.w	r3, r7, #20
 80012fa:	2100      	movs	r1, #0
 80012fc:	4618      	mov	r0, r3
 80012fe:	f002 f93f 	bl	8003580 <HAL_RCC_ClockConfig>
 8001302:	4603      	mov	r3, r0
 8001304:	2b00      	cmp	r3, #0
 8001306:	d001      	beq.n	800130c <SystemClock_Config+0x84>
  {
    Error_Handler();
 8001308:	f000 fac6 	bl	8001898 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_RTC|RCC_PERIPHCLK_ADC;
 800130c:	2303      	movs	r3, #3
 800130e:	607b      	str	r3, [r7, #4]
  PeriphClkInit.RTCClockSelection = RCC_RTCCLKSOURCE_LSE;
 8001310:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8001314:	60bb      	str	r3, [r7, #8]
  PeriphClkInit.AdcClockSelection = RCC_ADCPCLK2_DIV2;
 8001316:	2300      	movs	r3, #0
 8001318:	60fb      	str	r3, [r7, #12]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800131a:	1d3b      	adds	r3, r7, #4
 800131c:	4618      	mov	r0, r3
 800131e:	f002 faa9 	bl	8003874 <HAL_RCCEx_PeriphCLKConfig>
 8001322:	4603      	mov	r3, r0
 8001324:	2b00      	cmp	r3, #0
 8001326:	d001      	beq.n	800132c <SystemClock_Config+0xa4>
  {
    Error_Handler();
 8001328:	f000 fab6 	bl	8001898 <Error_Handler>
  }
}
 800132c:	bf00      	nop
 800132e:	3750      	adds	r7, #80	@ 0x50
 8001330:	46bd      	mov	sp, r7
 8001332:	bd80      	pop	{r7, pc}

08001334 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8001334:	b580      	push	{r7, lr}
 8001336:	b08a      	sub	sp, #40	@ 0x28
 8001338:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 800133a:	f107 031c 	add.w	r3, r7, #28
 800133e:	2200      	movs	r2, #0
 8001340:	601a      	str	r2, [r3, #0]
 8001342:	605a      	str	r2, [r3, #4]
 8001344:	609a      	str	r2, [r3, #8]
  ADC_InjectionConfTypeDef sConfigInjected = {0};
 8001346:	463b      	mov	r3, r7
 8001348:	2200      	movs	r2, #0
 800134a:	601a      	str	r2, [r3, #0]
 800134c:	605a      	str	r2, [r3, #4]
 800134e:	609a      	str	r2, [r3, #8]
 8001350:	60da      	str	r2, [r3, #12]
 8001352:	611a      	str	r2, [r3, #16]
 8001354:	615a      	str	r2, [r3, #20]
 8001356:	619a      	str	r2, [r3, #24]

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 8001358:	4b2e      	ldr	r3, [pc, #184]	@ (8001414 <MX_ADC1_Init+0xe0>)
 800135a:	4a2f      	ldr	r2, [pc, #188]	@ (8001418 <MX_ADC1_Init+0xe4>)
 800135c:	601a      	str	r2, [r3, #0]
  hadc1.Init.ScanConvMode = ADC_SCAN_ENABLE;
 800135e:	4b2d      	ldr	r3, [pc, #180]	@ (8001414 <MX_ADC1_Init+0xe0>)
 8001360:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8001364:	609a      	str	r2, [r3, #8]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8001366:	4b2b      	ldr	r3, [pc, #172]	@ (8001414 <MX_ADC1_Init+0xe0>)
 8001368:	2200      	movs	r2, #0
 800136a:	731a      	strb	r2, [r3, #12]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 800136c:	4b29      	ldr	r3, [pc, #164]	@ (8001414 <MX_ADC1_Init+0xe0>)
 800136e:	2200      	movs	r2, #0
 8001370:	751a      	strb	r2, [r3, #20]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8001372:	4b28      	ldr	r3, [pc, #160]	@ (8001414 <MX_ADC1_Init+0xe0>)
 8001374:	f44f 2260 	mov.w	r2, #917504	@ 0xe0000
 8001378:	61da      	str	r2, [r3, #28]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 800137a:	4b26      	ldr	r3, [pc, #152]	@ (8001414 <MX_ADC1_Init+0xe0>)
 800137c:	2200      	movs	r2, #0
 800137e:	605a      	str	r2, [r3, #4]
  hadc1.Init.NbrOfConversion = 1;
 8001380:	4b24      	ldr	r3, [pc, #144]	@ (8001414 <MX_ADC1_Init+0xe0>)
 8001382:	2201      	movs	r2, #1
 8001384:	611a      	str	r2, [r3, #16]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8001386:	4823      	ldr	r0, [pc, #140]	@ (8001414 <MX_ADC1_Init+0xe0>)
 8001388:	f000 fcda 	bl	8001d40 <HAL_ADC_Init>
 800138c:	4603      	mov	r3, r0
 800138e:	2b00      	cmp	r3, #0
 8001390:	d001      	beq.n	8001396 <MX_ADC1_Init+0x62>
  {
    Error_Handler();
 8001392:	f000 fa81 	bl	8001898 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_8;
 8001396:	2308      	movs	r3, #8
 8001398:	61fb      	str	r3, [r7, #28]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 800139a:	2301      	movs	r3, #1
 800139c:	623b      	str	r3, [r7, #32]
  sConfig.SamplingTime = ADC_SAMPLETIME_13CYCLES_5;
 800139e:	2302      	movs	r3, #2
 80013a0:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80013a2:	f107 031c 	add.w	r3, r7, #28
 80013a6:	4619      	mov	r1, r3
 80013a8:	481a      	ldr	r0, [pc, #104]	@ (8001414 <MX_ADC1_Init+0xe0>)
 80013aa:	f000 ff69 	bl	8002280 <HAL_ADC_ConfigChannel>
 80013ae:	4603      	mov	r3, r0
 80013b0:	2b00      	cmp	r3, #0
 80013b2:	d001      	beq.n	80013b8 <MX_ADC1_Init+0x84>
  {
    Error_Handler();
 80013b4:	f000 fa70 	bl	8001898 <Error_Handler>
  }

  /** Configure Injected Channel
  */
  sConfigInjected.InjectedChannel = ADC_CHANNEL_1;
 80013b8:	2301      	movs	r3, #1
 80013ba:	603b      	str	r3, [r7, #0]
  sConfigInjected.InjectedRank = ADC_INJECTED_RANK_1;
 80013bc:	2301      	movs	r3, #1
 80013be:	607b      	str	r3, [r7, #4]
  sConfigInjected.InjectedNbrOfConversion = 2;
 80013c0:	2302      	movs	r3, #2
 80013c2:	613b      	str	r3, [r7, #16]
  sConfigInjected.InjectedSamplingTime = ADC_SAMPLETIME_28CYCLES_5;
 80013c4:	2303      	movs	r3, #3
 80013c6:	60bb      	str	r3, [r7, #8]
  sConfigInjected.ExternalTrigInjecConv = ADC_INJECTED_SOFTWARE_START;
 80013c8:	f44f 43e0 	mov.w	r3, #28672	@ 0x7000
 80013cc:	61bb      	str	r3, [r7, #24]
  sConfigInjected.AutoInjectedConv = ENABLE;
 80013ce:	2301      	movs	r3, #1
 80013d0:	757b      	strb	r3, [r7, #21]
  sConfigInjected.InjectedDiscontinuousConvMode = DISABLE;
 80013d2:	2300      	movs	r3, #0
 80013d4:	753b      	strb	r3, [r7, #20]
  sConfigInjected.InjectedOffset = 0;
 80013d6:	2300      	movs	r3, #0
 80013d8:	60fb      	str	r3, [r7, #12]
  if (HAL_ADCEx_InjectedConfigChannel(&hadc1, &sConfigInjected) != HAL_OK)
 80013da:	463b      	mov	r3, r7
 80013dc:	4619      	mov	r1, r3
 80013de:	480d      	ldr	r0, [pc, #52]	@ (8001414 <MX_ADC1_Init+0xe0>)
 80013e0:	f001 f9c8 	bl	8002774 <HAL_ADCEx_InjectedConfigChannel>
 80013e4:	4603      	mov	r3, r0
 80013e6:	2b00      	cmp	r3, #0
 80013e8:	d001      	beq.n	80013ee <MX_ADC1_Init+0xba>
  {
    Error_Handler();
 80013ea:	f000 fa55 	bl	8001898 <Error_Handler>
  }

  /** Configure Injected Channel
  */
  sConfigInjected.InjectedChannel = ADC_CHANNEL_8;
 80013ee:	2308      	movs	r3, #8
 80013f0:	603b      	str	r3, [r7, #0]
  sConfigInjected.InjectedRank = ADC_INJECTED_RANK_2;
 80013f2:	2302      	movs	r3, #2
 80013f4:	607b      	str	r3, [r7, #4]
  if (HAL_ADCEx_InjectedConfigChannel(&hadc1, &sConfigInjected) != HAL_OK)
 80013f6:	463b      	mov	r3, r7
 80013f8:	4619      	mov	r1, r3
 80013fa:	4806      	ldr	r0, [pc, #24]	@ (8001414 <MX_ADC1_Init+0xe0>)
 80013fc:	f001 f9ba 	bl	8002774 <HAL_ADCEx_InjectedConfigChannel>
 8001400:	4603      	mov	r3, r0
 8001402:	2b00      	cmp	r3, #0
 8001404:	d001      	beq.n	800140a <MX_ADC1_Init+0xd6>
  {
    Error_Handler();
 8001406:	f000 fa47 	bl	8001898 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 800140a:	bf00      	nop
 800140c:	3728      	adds	r7, #40	@ 0x28
 800140e:	46bd      	mov	sp, r7
 8001410:	bd80      	pop	{r7, pc}
 8001412:	bf00      	nop
 8001414:	20000894 	.word	0x20000894
 8001418:	40012400 	.word	0x40012400

0800141c <MX_RTC_Init>:
  * @brief RTC Initialization Function
  * @param None
  * @retval None
  */
static void MX_RTC_Init(void)
{
 800141c:	b580      	push	{r7, lr}
 800141e:	b082      	sub	sp, #8
 8001420:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN RTC_Init 0 */

  /* USER CODE END RTC_Init 0 */

  RTC_TimeTypeDef sTime = {0};
 8001422:	1d3b      	adds	r3, r7, #4
 8001424:	2100      	movs	r1, #0
 8001426:	460a      	mov	r2, r1
 8001428:	801a      	strh	r2, [r3, #0]
 800142a:	460a      	mov	r2, r1
 800142c:	709a      	strb	r2, [r3, #2]
  RTC_DateTypeDef DateToUpdate = {0};
 800142e:	2300      	movs	r3, #0
 8001430:	603b      	str	r3, [r7, #0]

  /* USER CODE END RTC_Init 1 */

  /** Initialize RTC Only
  */
  hrtc.Instance = RTC;
 8001432:	4b5c      	ldr	r3, [pc, #368]	@ (80015a4 <MX_RTC_Init+0x188>)
 8001434:	4a5c      	ldr	r2, [pc, #368]	@ (80015a8 <MX_RTC_Init+0x18c>)
 8001436:	601a      	str	r2, [r3, #0]
  hrtc.Init.AsynchPrediv = RTC_AUTO_1_SECOND;
 8001438:	4b5a      	ldr	r3, [pc, #360]	@ (80015a4 <MX_RTC_Init+0x188>)
 800143a:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800143e:	605a      	str	r2, [r3, #4]
  hrtc.Init.OutPut = RTC_OUTPUTSOURCE_ALARM;
 8001440:	4b58      	ldr	r3, [pc, #352]	@ (80015a4 <MX_RTC_Init+0x188>)
 8001442:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8001446:	609a      	str	r2, [r3, #8]
  if (HAL_RTC_Init(&hrtc) != HAL_OK)
 8001448:	4856      	ldr	r0, [pc, #344]	@ (80015a4 <MX_RTC_Init+0x188>)
 800144a:	f002 fb7f 	bl	8003b4c <HAL_RTC_Init>
 800144e:	4603      	mov	r3, r0
 8001450:	2b00      	cmp	r3, #0
 8001452:	d001      	beq.n	8001458 <MX_RTC_Init+0x3c>
  {
    Error_Handler();
 8001454:	f000 fa20 	bl	8001898 <Error_Handler>
  }

  /* USER CODE BEGIN Check_RTC_BKUP */
  if (HAL_RTCEx_BKUPRead(&hrtc, RTC_BKP_DR1) != 0x32F)
 8001458:	2101      	movs	r1, #1
 800145a:	4852      	ldr	r0, [pc, #328]	@ (80015a4 <MX_RTC_Init+0x188>)
 800145c:	f003 f9b4 	bl	80047c8 <HAL_RTCEx_BKUPRead>
 8001460:	4603      	mov	r3, r0
 8001462:	f240 322f 	movw	r2, #815	@ 0x32f
 8001466:	4293      	cmp	r3, r2
 8001468:	d042      	beq.n	80014f0 <MX_RTC_Init+0xd4>
    {
  	  	sTime.Hours = 0x15;
 800146a:	2315      	movs	r3, #21
 800146c:	713b      	strb	r3, [r7, #4]
  	    sTime.Minutes = 0x18;
 800146e:	2318      	movs	r3, #24
 8001470:	717b      	strb	r3, [r7, #5]
  	    sTime.Seconds = 0x40;
 8001472:	2340      	movs	r3, #64	@ 0x40
 8001474:	71bb      	strb	r3, [r7, #6]

  	    if (HAL_RTC_SetTime(&hrtc, &sTime, RTC_FORMAT_BCD) != HAL_OK)
 8001476:	1d3b      	adds	r3, r7, #4
 8001478:	2201      	movs	r2, #1
 800147a:	4619      	mov	r1, r3
 800147c:	4849      	ldr	r0, [pc, #292]	@ (80015a4 <MX_RTC_Init+0x188>)
 800147e:	f002 fbf1 	bl	8003c64 <HAL_RTC_SetTime>
 8001482:	4603      	mov	r3, r0
 8001484:	2b00      	cmp	r3, #0
 8001486:	d001      	beq.n	800148c <MX_RTC_Init+0x70>
  	    {
  	      Error_Handler();
 8001488:	f000 fa06 	bl	8001898 <Error_Handler>
  	    }
  	  DateToUpdate.WeekDay = RTC_WEEKDAY_THURSDAY;
 800148c:	2304      	movs	r3, #4
 800148e:	703b      	strb	r3, [r7, #0]
  	  DateToUpdate.Month = RTC_MONTH_OCTOBER;
 8001490:	2310      	movs	r3, #16
 8001492:	707b      	strb	r3, [r7, #1]
  	  DateToUpdate.Date = 0x16;
 8001494:	2316      	movs	r3, #22
 8001496:	70bb      	strb	r3, [r7, #2]
  	  DateToUpdate.Year = 0x25;
 8001498:	2325      	movs	r3, #37	@ 0x25
 800149a:	70fb      	strb	r3, [r7, #3]

  	    if (HAL_RTC_SetDate(&hrtc, &DateToUpdate, RTC_FORMAT_BCD) != HAL_OK)
 800149c:	463b      	mov	r3, r7
 800149e:	2201      	movs	r2, #1
 80014a0:	4619      	mov	r1, r3
 80014a2:	4840      	ldr	r0, [pc, #256]	@ (80015a4 <MX_RTC_Init+0x188>)
 80014a4:	f002 fd4e 	bl	8003f44 <HAL_RTC_SetDate>
 80014a8:	4603      	mov	r3, r0
 80014aa:	2b00      	cmp	r3, #0
 80014ac:	d001      	beq.n	80014b2 <MX_RTC_Init+0x96>
  	    {
  	      Error_Handler();
 80014ae:	f000 f9f3 	bl	8001898 <Error_Handler>
  	    }

  	    HAL_RTCEx_BKUPWrite(&hrtc, RTC_BKP_DR1, 0x32F);//set flag
 80014b2:	f240 322f 	movw	r2, #815	@ 0x32f
 80014b6:	2101      	movs	r1, #1
 80014b8:	483a      	ldr	r0, [pc, #232]	@ (80015a4 <MX_RTC_Init+0x188>)
 80014ba:	f003 f96b 	bl	8004794 <HAL_RTCEx_BKUPWrite>
  	    //save DATE wdDDMMYY
  	    HAL_RTCEx_BKUPWrite(&hrtc, RTC_BKP_DR2, DateToUpdate.WeekDay);
 80014be:	783b      	ldrb	r3, [r7, #0]
 80014c0:	461a      	mov	r2, r3
 80014c2:	2102      	movs	r1, #2
 80014c4:	4837      	ldr	r0, [pc, #220]	@ (80015a4 <MX_RTC_Init+0x188>)
 80014c6:	f003 f965 	bl	8004794 <HAL_RTCEx_BKUPWrite>
  	    HAL_RTCEx_BKUPWrite(&hrtc, RTC_BKP_DR3, DateToUpdate.Date);
 80014ca:	78bb      	ldrb	r3, [r7, #2]
 80014cc:	461a      	mov	r2, r3
 80014ce:	2103      	movs	r1, #3
 80014d0:	4834      	ldr	r0, [pc, #208]	@ (80015a4 <MX_RTC_Init+0x188>)
 80014d2:	f003 f95f 	bl	8004794 <HAL_RTCEx_BKUPWrite>
  	    HAL_RTCEx_BKUPWrite(&hrtc, RTC_BKP_DR4, DateToUpdate.Month);
 80014d6:	787b      	ldrb	r3, [r7, #1]
 80014d8:	461a      	mov	r2, r3
 80014da:	2104      	movs	r1, #4
 80014dc:	4831      	ldr	r0, [pc, #196]	@ (80015a4 <MX_RTC_Init+0x188>)
 80014de:	f003 f959 	bl	8004794 <HAL_RTCEx_BKUPWrite>
  	    HAL_RTCEx_BKUPWrite(&hrtc, RTC_BKP_DR5, DateToUpdate.Year);
 80014e2:	78fb      	ldrb	r3, [r7, #3]
 80014e4:	461a      	mov	r2, r3
 80014e6:	2105      	movs	r1, #5
 80014e8:	482e      	ldr	r0, [pc, #184]	@ (80015a4 <MX_RTC_Init+0x188>)
 80014ea:	f003 f953 	bl	8004794 <HAL_RTCEx_BKUPWrite>
 80014ee:	e021      	b.n	8001534 <MX_RTC_Init+0x118>
    }else{
  	    DateToUpdate.WeekDay = HAL_RTCEx_BKUPRead(&hrtc, RTC_BKP_DR2);
 80014f0:	2102      	movs	r1, #2
 80014f2:	482c      	ldr	r0, [pc, #176]	@ (80015a4 <MX_RTC_Init+0x188>)
 80014f4:	f003 f968 	bl	80047c8 <HAL_RTCEx_BKUPRead>
 80014f8:	4603      	mov	r3, r0
 80014fa:	b2db      	uxtb	r3, r3
 80014fc:	703b      	strb	r3, [r7, #0]
  	    DateToUpdate.Date    = HAL_RTCEx_BKUPRead(&hrtc, RTC_BKP_DR3);
 80014fe:	2103      	movs	r1, #3
 8001500:	4828      	ldr	r0, [pc, #160]	@ (80015a4 <MX_RTC_Init+0x188>)
 8001502:	f003 f961 	bl	80047c8 <HAL_RTCEx_BKUPRead>
 8001506:	4603      	mov	r3, r0
 8001508:	b2db      	uxtb	r3, r3
 800150a:	70bb      	strb	r3, [r7, #2]
  	    DateToUpdate.Month   = HAL_RTCEx_BKUPRead(&hrtc, RTC_BKP_DR4);
 800150c:	2104      	movs	r1, #4
 800150e:	4825      	ldr	r0, [pc, #148]	@ (80015a4 <MX_RTC_Init+0x188>)
 8001510:	f003 f95a 	bl	80047c8 <HAL_RTCEx_BKUPRead>
 8001514:	4603      	mov	r3, r0
 8001516:	b2db      	uxtb	r3, r3
 8001518:	707b      	strb	r3, [r7, #1]
  	    DateToUpdate.Year    = HAL_RTCEx_BKUPRead(&hrtc, RTC_BKP_DR5);
 800151a:	2105      	movs	r1, #5
 800151c:	4821      	ldr	r0, [pc, #132]	@ (80015a4 <MX_RTC_Init+0x188>)
 800151e:	f003 f953 	bl	80047c8 <HAL_RTCEx_BKUPRead>
 8001522:	4603      	mov	r3, r0
 8001524:	b2db      	uxtb	r3, r3
 8001526:	70fb      	strb	r3, [r7, #3]
  	    HAL_RTC_SetDate(&hrtc, &DateToUpdate, RTC_FORMAT_BCD);
 8001528:	463b      	mov	r3, r7
 800152a:	2201      	movs	r2, #1
 800152c:	4619      	mov	r1, r3
 800152e:	481d      	ldr	r0, [pc, #116]	@ (80015a4 <MX_RTC_Init+0x188>)
 8001530:	f002 fd08 	bl	8003f44 <HAL_RTC_SetDate>
    }
  /* USER CODE END Check_RTC_BKUP */

  /** Initialize RTC and set the Time and Date
  */
  sTime.Hours = 0x16;
 8001534:	2316      	movs	r3, #22
 8001536:	713b      	strb	r3, [r7, #4]
  sTime.Minutes = 0x14;
 8001538:	2314      	movs	r3, #20
 800153a:	717b      	strb	r3, [r7, #5]
  sTime.Seconds = 0x0;
 800153c:	2300      	movs	r3, #0
 800153e:	71bb      	strb	r3, [r7, #6]

  if (HAL_RTC_SetTime(&hrtc, &sTime, RTC_FORMAT_BCD) != HAL_OK)
 8001540:	1d3b      	adds	r3, r7, #4
 8001542:	2201      	movs	r2, #1
 8001544:	4619      	mov	r1, r3
 8001546:	4817      	ldr	r0, [pc, #92]	@ (80015a4 <MX_RTC_Init+0x188>)
 8001548:	f002 fb8c 	bl	8003c64 <HAL_RTC_SetTime>
 800154c:	4603      	mov	r3, r0
 800154e:	2b00      	cmp	r3, #0
 8001550:	d001      	beq.n	8001556 <MX_RTC_Init+0x13a>
  {
    Error_Handler();
 8001552:	f000 f9a1 	bl	8001898 <Error_Handler>
  }
  DateToUpdate.WeekDay = RTC_WEEKDAY_THURSDAY;
 8001556:	2304      	movs	r3, #4
 8001558:	703b      	strb	r3, [r7, #0]
  DateToUpdate.Month = RTC_MONTH_OCTOBER;
 800155a:	2310      	movs	r3, #16
 800155c:	707b      	strb	r3, [r7, #1]
  DateToUpdate.Date = 0x16;
 800155e:	2316      	movs	r3, #22
 8001560:	70bb      	strb	r3, [r7, #2]
  DateToUpdate.Year = 0x25;
 8001562:	2325      	movs	r3, #37	@ 0x25
 8001564:	70fb      	strb	r3, [r7, #3]

  if (HAL_RTC_SetDate(&hrtc, &DateToUpdate, RTC_FORMAT_BCD) != HAL_OK)
 8001566:	463b      	mov	r3, r7
 8001568:	2201      	movs	r2, #1
 800156a:	4619      	mov	r1, r3
 800156c:	480d      	ldr	r0, [pc, #52]	@ (80015a4 <MX_RTC_Init+0x188>)
 800156e:	f002 fce9 	bl	8003f44 <HAL_RTC_SetDate>
 8001572:	4603      	mov	r3, r0
 8001574:	2b00      	cmp	r3, #0
 8001576:	d001      	beq.n	800157c <MX_RTC_Init+0x160>
  {
    Error_Handler();
 8001578:	f000 f98e 	bl	8001898 <Error_Handler>
  }
  /* USER CODE BEGIN RTC_Init 2 */
  HAL_NVIC_SetPriority(RTC_IRQn, 0, 0);
 800157c:	2200      	movs	r2, #0
 800157e:	2100      	movs	r1, #0
 8001580:	2003      	movs	r0, #3
 8001582:	f001 fb68 	bl	8002c56 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(RTC_IRQn);
 8001586:	2003      	movs	r0, #3
 8001588:	f001 fb81 	bl	8002c8e <HAL_NVIC_EnableIRQ>
  __HAL_RTC_SECOND_ENABLE_IT(&hrtc, RTC_IT_SEC);
 800158c:	4b05      	ldr	r3, [pc, #20]	@ (80015a4 <MX_RTC_Init+0x188>)
 800158e:	681b      	ldr	r3, [r3, #0]
 8001590:	681a      	ldr	r2, [r3, #0]
 8001592:	4b04      	ldr	r3, [pc, #16]	@ (80015a4 <MX_RTC_Init+0x188>)
 8001594:	681b      	ldr	r3, [r3, #0]
 8001596:	f042 0201 	orr.w	r2, r2, #1
 800159a:	601a      	str	r2, [r3, #0]
  /* USER CODE END RTC_Init 2 */

}
 800159c:	bf00      	nop
 800159e:	3708      	adds	r7, #8
 80015a0:	46bd      	mov	sp, r7
 80015a2:	bd80      	pop	{r7, pc}
 80015a4:	200008c4 	.word	0x200008c4
 80015a8:	40002800 	.word	0x40002800

080015ac <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 80015ac:	b580      	push	{r7, lr}
 80015ae:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 80015b0:	4b17      	ldr	r3, [pc, #92]	@ (8001610 <MX_SPI1_Init+0x64>)
 80015b2:	4a18      	ldr	r2, [pc, #96]	@ (8001614 <MX_SPI1_Init+0x68>)
 80015b4:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 80015b6:	4b16      	ldr	r3, [pc, #88]	@ (8001610 <MX_SPI1_Init+0x64>)
 80015b8:	f44f 7282 	mov.w	r2, #260	@ 0x104
 80015bc:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 80015be:	4b14      	ldr	r3, [pc, #80]	@ (8001610 <MX_SPI1_Init+0x64>)
 80015c0:	2200      	movs	r2, #0
 80015c2:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 80015c4:	4b12      	ldr	r3, [pc, #72]	@ (8001610 <MX_SPI1_Init+0x64>)
 80015c6:	2200      	movs	r2, #0
 80015c8:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 80015ca:	4b11      	ldr	r3, [pc, #68]	@ (8001610 <MX_SPI1_Init+0x64>)
 80015cc:	2200      	movs	r2, #0
 80015ce:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 80015d0:	4b0f      	ldr	r3, [pc, #60]	@ (8001610 <MX_SPI1_Init+0x64>)
 80015d2:	2200      	movs	r2, #0
 80015d4:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 80015d6:	4b0e      	ldr	r3, [pc, #56]	@ (8001610 <MX_SPI1_Init+0x64>)
 80015d8:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80015dc:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80015de:	4b0c      	ldr	r3, [pc, #48]	@ (8001610 <MX_SPI1_Init+0x64>)
 80015e0:	2200      	movs	r2, #0
 80015e2:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80015e4:	4b0a      	ldr	r3, [pc, #40]	@ (8001610 <MX_SPI1_Init+0x64>)
 80015e6:	2200      	movs	r2, #0
 80015e8:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 80015ea:	4b09      	ldr	r3, [pc, #36]	@ (8001610 <MX_SPI1_Init+0x64>)
 80015ec:	2200      	movs	r2, #0
 80015ee:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80015f0:	4b07      	ldr	r3, [pc, #28]	@ (8001610 <MX_SPI1_Init+0x64>)
 80015f2:	2200      	movs	r2, #0
 80015f4:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 10;
 80015f6:	4b06      	ldr	r3, [pc, #24]	@ (8001610 <MX_SPI1_Init+0x64>)
 80015f8:	220a      	movs	r2, #10
 80015fa:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 80015fc:	4804      	ldr	r0, [pc, #16]	@ (8001610 <MX_SPI1_Init+0x64>)
 80015fe:	f003 f8ff 	bl	8004800 <HAL_SPI_Init>
 8001602:	4603      	mov	r3, r0
 8001604:	2b00      	cmp	r3, #0
 8001606:	d001      	beq.n	800160c <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 8001608:	f000 f946 	bl	8001898 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 800160c:	bf00      	nop
 800160e:	bd80      	pop	{r7, pc}
 8001610:	200008d8 	.word	0x200008d8
 8001614:	40013000 	.word	0x40013000

08001618 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001618:	b580      	push	{r7, lr}
 800161a:	b088      	sub	sp, #32
 800161c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800161e:	f107 0310 	add.w	r3, r7, #16
 8001622:	2200      	movs	r2, #0
 8001624:	601a      	str	r2, [r3, #0]
 8001626:	605a      	str	r2, [r3, #4]
 8001628:	609a      	str	r2, [r3, #8]
 800162a:	60da      	str	r2, [r3, #12]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800162c:	4b37      	ldr	r3, [pc, #220]	@ (800170c <MX_GPIO_Init+0xf4>)
 800162e:	699b      	ldr	r3, [r3, #24]
 8001630:	4a36      	ldr	r2, [pc, #216]	@ (800170c <MX_GPIO_Init+0xf4>)
 8001632:	f043 0310 	orr.w	r3, r3, #16
 8001636:	6193      	str	r3, [r2, #24]
 8001638:	4b34      	ldr	r3, [pc, #208]	@ (800170c <MX_GPIO_Init+0xf4>)
 800163a:	699b      	ldr	r3, [r3, #24]
 800163c:	f003 0310 	and.w	r3, r3, #16
 8001640:	60fb      	str	r3, [r7, #12]
 8001642:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001644:	4b31      	ldr	r3, [pc, #196]	@ (800170c <MX_GPIO_Init+0xf4>)
 8001646:	699b      	ldr	r3, [r3, #24]
 8001648:	4a30      	ldr	r2, [pc, #192]	@ (800170c <MX_GPIO_Init+0xf4>)
 800164a:	f043 0304 	orr.w	r3, r3, #4
 800164e:	6193      	str	r3, [r2, #24]
 8001650:	4b2e      	ldr	r3, [pc, #184]	@ (800170c <MX_GPIO_Init+0xf4>)
 8001652:	699b      	ldr	r3, [r3, #24]
 8001654:	f003 0304 	and.w	r3, r3, #4
 8001658:	60bb      	str	r3, [r7, #8]
 800165a:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800165c:	4b2b      	ldr	r3, [pc, #172]	@ (800170c <MX_GPIO_Init+0xf4>)
 800165e:	699b      	ldr	r3, [r3, #24]
 8001660:	4a2a      	ldr	r2, [pc, #168]	@ (800170c <MX_GPIO_Init+0xf4>)
 8001662:	f043 0308 	orr.w	r3, r3, #8
 8001666:	6193      	str	r3, [r2, #24]
 8001668:	4b28      	ldr	r3, [pc, #160]	@ (800170c <MX_GPIO_Init+0xf4>)
 800166a:	699b      	ldr	r3, [r3, #24]
 800166c:	f003 0308 	and.w	r3, r3, #8
 8001670:	607b      	str	r3, [r7, #4]
 8001672:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(P13_GPIO_Port, P13_Pin, GPIO_PIN_RESET);
 8001674:	2200      	movs	r2, #0
 8001676:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 800167a:	4825      	ldr	r0, [pc, #148]	@ (8001710 <MX_GPIO_Init+0xf8>)
 800167c:	f001 fcc1 	bl	8003002 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, PA2CS_Pin|PA3RST_Pin|PA4CD_Pin, GPIO_PIN_RESET);
 8001680:	2200      	movs	r2, #0
 8001682:	211c      	movs	r1, #28
 8001684:	4823      	ldr	r0, [pc, #140]	@ (8001714 <MX_GPIO_Init+0xfc>)
 8001686:	f001 fcbc 	bl	8003002 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LCD_A0_Pin|LCD_RST_Pin|LCD_CS_Pin, GPIO_PIN_RESET);
 800168a:	2200      	movs	r2, #0
 800168c:	211c      	movs	r1, #28
 800168e:	4822      	ldr	r0, [pc, #136]	@ (8001718 <MX_GPIO_Init+0x100>)
 8001690:	f001 fcb7 	bl	8003002 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : P13_Pin */
  GPIO_InitStruct.Pin = P13_Pin;
 8001694:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8001698:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800169a:	2301      	movs	r3, #1
 800169c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800169e:	2300      	movs	r3, #0
 80016a0:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80016a2:	2302      	movs	r3, #2
 80016a4:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(P13_GPIO_Port, &GPIO_InitStruct);
 80016a6:	f107 0310 	add.w	r3, r7, #16
 80016aa:	4619      	mov	r1, r3
 80016ac:	4818      	ldr	r0, [pc, #96]	@ (8001710 <MX_GPIO_Init+0xf8>)
 80016ae:	f001 fb15 	bl	8002cdc <HAL_GPIO_Init>

  /*Configure GPIO pins : PA2CS_Pin PA3RST_Pin PA4CD_Pin */
  GPIO_InitStruct.Pin = PA2CS_Pin|PA3RST_Pin|PA4CD_Pin;
 80016b2:	231c      	movs	r3, #28
 80016b4:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80016b6:	2301      	movs	r3, #1
 80016b8:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80016ba:	2300      	movs	r3, #0
 80016bc:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80016be:	2302      	movs	r3, #2
 80016c0:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80016c2:	f107 0310 	add.w	r3, r7, #16
 80016c6:	4619      	mov	r1, r3
 80016c8:	4812      	ldr	r0, [pc, #72]	@ (8001714 <MX_GPIO_Init+0xfc>)
 80016ca:	f001 fb07 	bl	8002cdc <HAL_GPIO_Init>

  /*Configure GPIO pins : LCD_A0_Pin LCD_RST_Pin LCD_CS_Pin */
  GPIO_InitStruct.Pin = LCD_A0_Pin|LCD_RST_Pin|LCD_CS_Pin;
 80016ce:	231c      	movs	r3, #28
 80016d0:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80016d2:	2301      	movs	r3, #1
 80016d4:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80016d6:	2300      	movs	r3, #0
 80016d8:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80016da:	2302      	movs	r3, #2
 80016dc:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80016de:	f107 0310 	add.w	r3, r7, #16
 80016e2:	4619      	mov	r1, r3
 80016e4:	480c      	ldr	r0, [pc, #48]	@ (8001718 <MX_GPIO_Init+0x100>)
 80016e6:	f001 faf9 	bl	8002cdc <HAL_GPIO_Init>

  /*Configure GPIO pin : CHARG_Pin */
  GPIO_InitStruct.Pin = CHARG_Pin;
 80016ea:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80016ee:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80016f0:	2300      	movs	r3, #0
 80016f2:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80016f4:	2300      	movs	r3, #0
 80016f6:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(CHARG_GPIO_Port, &GPIO_InitStruct);
 80016f8:	f107 0310 	add.w	r3, r7, #16
 80016fc:	4619      	mov	r1, r3
 80016fe:	4805      	ldr	r0, [pc, #20]	@ (8001714 <MX_GPIO_Init+0xfc>)
 8001700:	f001 faec 	bl	8002cdc <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8001704:	bf00      	nop
 8001706:	3720      	adds	r7, #32
 8001708:	46bd      	mov	sp, r7
 800170a:	bd80      	pop	{r7, pc}
 800170c:	40021000 	.word	0x40021000
 8001710:	40011000 	.word	0x40011000
 8001714:	40010800 	.word	0x40010800
 8001718:	40010c00 	.word	0x40010c00

0800171c <uint16ToCharArr>:

/* USER CODE BEGIN 4 */


void uint16ToCharArr(char *buf, uint16_t value){
 800171c:	b480      	push	{r7}
 800171e:	b085      	sub	sp, #20
 8001720:	af00      	add	r7, sp, #0
 8001722:	6078      	str	r0, [r7, #4]
 8001724:	460b      	mov	r3, r1
 8001726:	807b      	strh	r3, [r7, #2]
	char *p = buf;
 8001728:	687b      	ldr	r3, [r7, #4]
 800172a:	60fb      	str	r3, [r7, #12]

	uint16_t whole = (uint16_t)value;
 800172c:	887b      	ldrh	r3, [r7, #2]
 800172e:	817b      	strh	r3, [r7, #10]

	uint16_t div = 1;
 8001730:	2301      	movs	r3, #1
 8001732:	813b      	strh	r3, [r7, #8]
	while (whole/div >= 10) {
 8001734:	e005      	b.n	8001742 <uint16ToCharArr+0x26>
        div *= 10;
 8001736:	893b      	ldrh	r3, [r7, #8]
 8001738:	461a      	mov	r2, r3
 800173a:	0092      	lsls	r2, r2, #2
 800173c:	4413      	add	r3, r2
 800173e:	005b      	lsls	r3, r3, #1
 8001740:	813b      	strh	r3, [r7, #8]
	while (whole/div >= 10) {
 8001742:	897a      	ldrh	r2, [r7, #10]
 8001744:	893b      	ldrh	r3, [r7, #8]
 8001746:	fbb2 f3f3 	udiv	r3, r2, r3
 800174a:	b29b      	uxth	r3, r3
 800174c:	2b09      	cmp	r3, #9
 800174e:	d8f2      	bhi.n	8001736 <uint16ToCharArr+0x1a>
	}

    while (div > 0){
 8001750:	e019      	b.n	8001786 <uint16ToCharArr+0x6a>
    	*p++ = whole / div + '0';
 8001752:	897a      	ldrh	r2, [r7, #10]
 8001754:	893b      	ldrh	r3, [r7, #8]
 8001756:	fbb2 f3f3 	udiv	r3, r2, r3
 800175a:	b29b      	uxth	r3, r3
 800175c:	b2da      	uxtb	r2, r3
 800175e:	68fb      	ldr	r3, [r7, #12]
 8001760:	1c59      	adds	r1, r3, #1
 8001762:	60f9      	str	r1, [r7, #12]
 8001764:	3230      	adds	r2, #48	@ 0x30
 8001766:	b2d2      	uxtb	r2, r2
 8001768:	701a      	strb	r2, [r3, #0]
    	whole %= div;
 800176a:	897b      	ldrh	r3, [r7, #10]
 800176c:	893a      	ldrh	r2, [r7, #8]
 800176e:	fbb3 f1f2 	udiv	r1, r3, r2
 8001772:	fb01 f202 	mul.w	r2, r1, r2
 8001776:	1a9b      	subs	r3, r3, r2
 8001778:	817b      	strh	r3, [r7, #10]
    	div /= 10;
 800177a:	893b      	ldrh	r3, [r7, #8]
 800177c:	4a0b      	ldr	r2, [pc, #44]	@ (80017ac <uint16ToCharArr+0x90>)
 800177e:	fba2 2303 	umull	r2, r3, r2, r3
 8001782:	08db      	lsrs	r3, r3, #3
 8001784:	813b      	strh	r3, [r7, #8]
    while (div > 0){
 8001786:	893b      	ldrh	r3, [r7, #8]
 8001788:	2b00      	cmp	r3, #0
 800178a:	d1e2      	bne.n	8001752 <uint16ToCharArr+0x36>
    }

    *p++ = '%';
 800178c:	68fb      	ldr	r3, [r7, #12]
 800178e:	1c5a      	adds	r2, r3, #1
 8001790:	60fa      	str	r2, [r7, #12]
 8001792:	2225      	movs	r2, #37	@ 0x25
 8001794:	701a      	strb	r2, [r3, #0]
    *p++ = '\0';
 8001796:	68fb      	ldr	r3, [r7, #12]
 8001798:	1c5a      	adds	r2, r3, #1
 800179a:	60fa      	str	r2, [r7, #12]
 800179c:	2200      	movs	r2, #0
 800179e:	701a      	strb	r2, [r3, #0]

}
 80017a0:	bf00      	nop
 80017a2:	3714      	adds	r7, #20
 80017a4:	46bd      	mov	sp, r7
 80017a6:	bc80      	pop	{r7}
 80017a8:	4770      	bx	lr
 80017aa:	bf00      	nop
 80017ac:	cccccccd 	.word	0xcccccccd

080017b0 <floatToCharArr>:

void floatToCharArr(char *buf, float value){
 80017b0:	b580      	push	{r7, lr}
 80017b2:	b086      	sub	sp, #24
 80017b4:	af00      	add	r7, sp, #0
 80017b6:	6078      	str	r0, [r7, #4]
 80017b8:	6039      	str	r1, [r7, #0]
	char *p = buf;
 80017ba:	687b      	ldr	r3, [r7, #4]
 80017bc:	617b      	str	r3, [r7, #20]

	if (value < 0) {
 80017be:	f04f 0100 	mov.w	r1, #0
 80017c2:	6838      	ldr	r0, [r7, #0]
 80017c4:	f7fe ff6e 	bl	80006a4 <__aeabi_fcmplt>
 80017c8:	4603      	mov	r3, r0
 80017ca:	2b00      	cmp	r3, #0
 80017cc:	d003      	beq.n	80017d6 <floatToCharArr+0x26>
		value = -value;
 80017ce:	683b      	ldr	r3, [r7, #0]
 80017d0:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000
 80017d4:	603b      	str	r3, [r7, #0]
    }

	uint16_t whole = (uint16_t)value;
 80017d6:	6838      	ldr	r0, [r7, #0]
 80017d8:	f7fe ffa2 	bl	8000720 <__aeabi_f2uiz>
 80017dc:	4603      	mov	r3, r0
 80017de:	827b      	strh	r3, [r7, #18]
	uint16_t frac = (uint16_t)((value-(float)whole)*10.1f);
 80017e0:	8a7b      	ldrh	r3, [r7, #18]
 80017e2:	4618      	mov	r0, r3
 80017e4:	f7fe fd68 	bl	80002b8 <__aeabi_ui2f>
 80017e8:	4603      	mov	r3, r0
 80017ea:	4619      	mov	r1, r3
 80017ec:	6838      	ldr	r0, [r7, #0]
 80017ee:	f7fe fcb1 	bl	8000154 <__aeabi_fsub>
 80017f2:	4603      	mov	r3, r0
 80017f4:	4926      	ldr	r1, [pc, #152]	@ (8001890 <floatToCharArr+0xe0>)
 80017f6:	4618      	mov	r0, r3
 80017f8:	f7fe fdb6 	bl	8000368 <__aeabi_fmul>
 80017fc:	4603      	mov	r3, r0
 80017fe:	4618      	mov	r0, r3
 8001800:	f7fe ff8e 	bl	8000720 <__aeabi_f2uiz>
 8001804:	4603      	mov	r3, r0
 8001806:	81fb      	strh	r3, [r7, #14]

	uint16_t div = 1;
 8001808:	2301      	movs	r3, #1
 800180a:	823b      	strh	r3, [r7, #16]
	while (whole/div >= 10) {
 800180c:	e005      	b.n	800181a <floatToCharArr+0x6a>
        div *= 10;
 800180e:	8a3b      	ldrh	r3, [r7, #16]
 8001810:	461a      	mov	r2, r3
 8001812:	0092      	lsls	r2, r2, #2
 8001814:	4413      	add	r3, r2
 8001816:	005b      	lsls	r3, r3, #1
 8001818:	823b      	strh	r3, [r7, #16]
	while (whole/div >= 10) {
 800181a:	8a7a      	ldrh	r2, [r7, #18]
 800181c:	8a3b      	ldrh	r3, [r7, #16]
 800181e:	fbb2 f3f3 	udiv	r3, r2, r3
 8001822:	b29b      	uxth	r3, r3
 8001824:	2b09      	cmp	r3, #9
 8001826:	d8f2      	bhi.n	800180e <floatToCharArr+0x5e>
	}

    while (div > 0){
 8001828:	e019      	b.n	800185e <floatToCharArr+0xae>
    	*p++ = whole / div + '0';
 800182a:	8a7a      	ldrh	r2, [r7, #18]
 800182c:	8a3b      	ldrh	r3, [r7, #16]
 800182e:	fbb2 f3f3 	udiv	r3, r2, r3
 8001832:	b29b      	uxth	r3, r3
 8001834:	b2da      	uxtb	r2, r3
 8001836:	697b      	ldr	r3, [r7, #20]
 8001838:	1c59      	adds	r1, r3, #1
 800183a:	6179      	str	r1, [r7, #20]
 800183c:	3230      	adds	r2, #48	@ 0x30
 800183e:	b2d2      	uxtb	r2, r2
 8001840:	701a      	strb	r2, [r3, #0]
    	whole %= div;
 8001842:	8a7b      	ldrh	r3, [r7, #18]
 8001844:	8a3a      	ldrh	r2, [r7, #16]
 8001846:	fbb3 f1f2 	udiv	r1, r3, r2
 800184a:	fb01 f202 	mul.w	r2, r1, r2
 800184e:	1a9b      	subs	r3, r3, r2
 8001850:	827b      	strh	r3, [r7, #18]
    	div /= 10;
 8001852:	8a3b      	ldrh	r3, [r7, #16]
 8001854:	4a0f      	ldr	r2, [pc, #60]	@ (8001894 <floatToCharArr+0xe4>)
 8001856:	fba2 2303 	umull	r2, r3, r2, r3
 800185a:	08db      	lsrs	r3, r3, #3
 800185c:	823b      	strh	r3, [r7, #16]
    while (div > 0){
 800185e:	8a3b      	ldrh	r3, [r7, #16]
 8001860:	2b00      	cmp	r3, #0
 8001862:	d1e2      	bne.n	800182a <floatToCharArr+0x7a>
    }

    *p++ = '.';
 8001864:	697b      	ldr	r3, [r7, #20]
 8001866:	1c5a      	adds	r2, r3, #1
 8001868:	617a      	str	r2, [r7, #20]
 800186a:	222e      	movs	r2, #46	@ 0x2e
 800186c:	701a      	strb	r2, [r3, #0]
    *p++ = frac + '0';
 800186e:	89fb      	ldrh	r3, [r7, #14]
 8001870:	b2da      	uxtb	r2, r3
 8001872:	697b      	ldr	r3, [r7, #20]
 8001874:	1c59      	adds	r1, r3, #1
 8001876:	6179      	str	r1, [r7, #20]
 8001878:	3230      	adds	r2, #48	@ 0x30
 800187a:	b2d2      	uxtb	r2, r2
 800187c:	701a      	strb	r2, [r3, #0]
    *p++ = '\0';
 800187e:	697b      	ldr	r3, [r7, #20]
 8001880:	1c5a      	adds	r2, r3, #1
 8001882:	617a      	str	r2, [r7, #20]
 8001884:	2200      	movs	r2, #0
 8001886:	701a      	strb	r2, [r3, #0]

}
 8001888:	bf00      	nop
 800188a:	3718      	adds	r7, #24
 800188c:	46bd      	mov	sp, r7
 800188e:	bd80      	pop	{r7, pc}
 8001890:	4121999a 	.word	0x4121999a
 8001894:	cccccccd 	.word	0xcccccccd

08001898 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001898:	b580      	push	{r7, lr}
 800189a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800189c:	b672      	cpsid	i
}
 800189e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
  {
	  HAL_GPIO_TogglePin(P13_GPIO_Port, P13_Pin);
 80018a0:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 80018a4:	4803      	ldr	r0, [pc, #12]	@ (80018b4 <Error_Handler+0x1c>)
 80018a6:	f001 fbc4 	bl	8003032 <HAL_GPIO_TogglePin>
	  HAL_Delay(250);
 80018aa:	20fa      	movs	r0, #250	@ 0xfa
 80018ac:	f000 fa24 	bl	8001cf8 <HAL_Delay>
	  HAL_GPIO_TogglePin(P13_GPIO_Port, P13_Pin);
 80018b0:	bf00      	nop
 80018b2:	e7f5      	b.n	80018a0 <Error_Handler+0x8>
 80018b4:	40011000 	.word	0x40011000

080018b8 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80018b8:	b480      	push	{r7}
 80018ba:	b085      	sub	sp, #20
 80018bc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 80018be:	4b15      	ldr	r3, [pc, #84]	@ (8001914 <HAL_MspInit+0x5c>)
 80018c0:	699b      	ldr	r3, [r3, #24]
 80018c2:	4a14      	ldr	r2, [pc, #80]	@ (8001914 <HAL_MspInit+0x5c>)
 80018c4:	f043 0301 	orr.w	r3, r3, #1
 80018c8:	6193      	str	r3, [r2, #24]
 80018ca:	4b12      	ldr	r3, [pc, #72]	@ (8001914 <HAL_MspInit+0x5c>)
 80018cc:	699b      	ldr	r3, [r3, #24]
 80018ce:	f003 0301 	and.w	r3, r3, #1
 80018d2:	60bb      	str	r3, [r7, #8]
 80018d4:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 80018d6:	4b0f      	ldr	r3, [pc, #60]	@ (8001914 <HAL_MspInit+0x5c>)
 80018d8:	69db      	ldr	r3, [r3, #28]
 80018da:	4a0e      	ldr	r2, [pc, #56]	@ (8001914 <HAL_MspInit+0x5c>)
 80018dc:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80018e0:	61d3      	str	r3, [r2, #28]
 80018e2:	4b0c      	ldr	r3, [pc, #48]	@ (8001914 <HAL_MspInit+0x5c>)
 80018e4:	69db      	ldr	r3, [r3, #28]
 80018e6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80018ea:	607b      	str	r3, [r7, #4]
 80018ec:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 80018ee:	4b0a      	ldr	r3, [pc, #40]	@ (8001918 <HAL_MspInit+0x60>)
 80018f0:	685b      	ldr	r3, [r3, #4]
 80018f2:	60fb      	str	r3, [r7, #12]
 80018f4:	68fb      	ldr	r3, [r7, #12]
 80018f6:	f023 63e0 	bic.w	r3, r3, #117440512	@ 0x7000000
 80018fa:	60fb      	str	r3, [r7, #12]
 80018fc:	68fb      	ldr	r3, [r7, #12]
 80018fe:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8001902:	60fb      	str	r3, [r7, #12]
 8001904:	4a04      	ldr	r2, [pc, #16]	@ (8001918 <HAL_MspInit+0x60>)
 8001906:	68fb      	ldr	r3, [r7, #12]
 8001908:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800190a:	bf00      	nop
 800190c:	3714      	adds	r7, #20
 800190e:	46bd      	mov	sp, r7
 8001910:	bc80      	pop	{r7}
 8001912:	4770      	bx	lr
 8001914:	40021000 	.word	0x40021000
 8001918:	40010000 	.word	0x40010000

0800191c <HAL_ADC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hadc: ADC handle pointer
  * @retval None
  */
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 800191c:	b580      	push	{r7, lr}
 800191e:	b08a      	sub	sp, #40	@ 0x28
 8001920:	af00      	add	r7, sp, #0
 8001922:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001924:	f107 0318 	add.w	r3, r7, #24
 8001928:	2200      	movs	r2, #0
 800192a:	601a      	str	r2, [r3, #0]
 800192c:	605a      	str	r2, [r3, #4]
 800192e:	609a      	str	r2, [r3, #8]
 8001930:	60da      	str	r2, [r3, #12]
  if(hadc->Instance==ADC1)
 8001932:	687b      	ldr	r3, [r7, #4]
 8001934:	681b      	ldr	r3, [r3, #0]
 8001936:	4a23      	ldr	r2, [pc, #140]	@ (80019c4 <HAL_ADC_MspInit+0xa8>)
 8001938:	4293      	cmp	r3, r2
 800193a:	d13f      	bne.n	80019bc <HAL_ADC_MspInit+0xa0>
  {
    /* USER CODE BEGIN ADC1_MspInit 0 */

    /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 800193c:	4b22      	ldr	r3, [pc, #136]	@ (80019c8 <HAL_ADC_MspInit+0xac>)
 800193e:	699b      	ldr	r3, [r3, #24]
 8001940:	4a21      	ldr	r2, [pc, #132]	@ (80019c8 <HAL_ADC_MspInit+0xac>)
 8001942:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8001946:	6193      	str	r3, [r2, #24]
 8001948:	4b1f      	ldr	r3, [pc, #124]	@ (80019c8 <HAL_ADC_MspInit+0xac>)
 800194a:	699b      	ldr	r3, [r3, #24]
 800194c:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8001950:	617b      	str	r3, [r7, #20]
 8001952:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001954:	4b1c      	ldr	r3, [pc, #112]	@ (80019c8 <HAL_ADC_MspInit+0xac>)
 8001956:	699b      	ldr	r3, [r3, #24]
 8001958:	4a1b      	ldr	r2, [pc, #108]	@ (80019c8 <HAL_ADC_MspInit+0xac>)
 800195a:	f043 0304 	orr.w	r3, r3, #4
 800195e:	6193      	str	r3, [r2, #24]
 8001960:	4b19      	ldr	r3, [pc, #100]	@ (80019c8 <HAL_ADC_MspInit+0xac>)
 8001962:	699b      	ldr	r3, [r3, #24]
 8001964:	f003 0304 	and.w	r3, r3, #4
 8001968:	613b      	str	r3, [r7, #16]
 800196a:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800196c:	4b16      	ldr	r3, [pc, #88]	@ (80019c8 <HAL_ADC_MspInit+0xac>)
 800196e:	699b      	ldr	r3, [r3, #24]
 8001970:	4a15      	ldr	r2, [pc, #84]	@ (80019c8 <HAL_ADC_MspInit+0xac>)
 8001972:	f043 0308 	orr.w	r3, r3, #8
 8001976:	6193      	str	r3, [r2, #24]
 8001978:	4b13      	ldr	r3, [pc, #76]	@ (80019c8 <HAL_ADC_MspInit+0xac>)
 800197a:	699b      	ldr	r3, [r3, #24]
 800197c:	f003 0308 	and.w	r3, r3, #8
 8001980:	60fb      	str	r3, [r7, #12]
 8001982:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration
    PA1     ------> ADC1_IN1
    PB0     ------> ADC1_IN8
    */
    GPIO_InitStruct.Pin = ADC_IN_AKB_Pin;
 8001984:	2302      	movs	r3, #2
 8001986:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001988:	2303      	movs	r3, #3
 800198a:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(ADC_IN_AKB_GPIO_Port, &GPIO_InitStruct);
 800198c:	f107 0318 	add.w	r3, r7, #24
 8001990:	4619      	mov	r1, r3
 8001992:	480e      	ldr	r0, [pc, #56]	@ (80019cc <HAL_ADC_MspInit+0xb0>)
 8001994:	f001 f9a2 	bl	8002cdc <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_0;
 8001998:	2301      	movs	r3, #1
 800199a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800199c:	2303      	movs	r3, #3
 800199e:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80019a0:	f107 0318 	add.w	r3, r7, #24
 80019a4:	4619      	mov	r1, r3
 80019a6:	480a      	ldr	r0, [pc, #40]	@ (80019d0 <HAL_ADC_MspInit+0xb4>)
 80019a8:	f001 f998 	bl	8002cdc <HAL_GPIO_Init>

    /* ADC1 interrupt Init */
    HAL_NVIC_SetPriority(ADC1_2_IRQn, 0, 0);
 80019ac:	2200      	movs	r2, #0
 80019ae:	2100      	movs	r1, #0
 80019b0:	2012      	movs	r0, #18
 80019b2:	f001 f950 	bl	8002c56 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC1_2_IRQn);
 80019b6:	2012      	movs	r0, #18
 80019b8:	f001 f969 	bl	8002c8e <HAL_NVIC_EnableIRQ>

    /* USER CODE END ADC1_MspInit 1 */

  }

}
 80019bc:	bf00      	nop
 80019be:	3728      	adds	r7, #40	@ 0x28
 80019c0:	46bd      	mov	sp, r7
 80019c2:	bd80      	pop	{r7, pc}
 80019c4:	40012400 	.word	0x40012400
 80019c8:	40021000 	.word	0x40021000
 80019cc:	40010800 	.word	0x40010800
 80019d0:	40010c00 	.word	0x40010c00

080019d4 <HAL_RTC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hrtc: RTC handle pointer
  * @retval None
  */
void HAL_RTC_MspInit(RTC_HandleTypeDef* hrtc)
{
 80019d4:	b580      	push	{r7, lr}
 80019d6:	b084      	sub	sp, #16
 80019d8:	af00      	add	r7, sp, #0
 80019da:	6078      	str	r0, [r7, #4]
  if(hrtc->Instance==RTC)
 80019dc:	687b      	ldr	r3, [r7, #4]
 80019de:	681b      	ldr	r3, [r3, #0]
 80019e0:	4a13      	ldr	r2, [pc, #76]	@ (8001a30 <HAL_RTC_MspInit+0x5c>)
 80019e2:	4293      	cmp	r3, r2
 80019e4:	d120      	bne.n	8001a28 <HAL_RTC_MspInit+0x54>
  {
    /* USER CODE BEGIN RTC_MspInit 0 */

    /* USER CODE END RTC_MspInit 0 */
    HAL_PWR_EnableBkUpAccess();
 80019e6:	f001 fb3d 	bl	8003064 <HAL_PWR_EnableBkUpAccess>
    /* Enable BKP CLK enable for backup registers */
    __HAL_RCC_BKP_CLK_ENABLE();
 80019ea:	4b12      	ldr	r3, [pc, #72]	@ (8001a34 <HAL_RTC_MspInit+0x60>)
 80019ec:	69db      	ldr	r3, [r3, #28]
 80019ee:	4a11      	ldr	r2, [pc, #68]	@ (8001a34 <HAL_RTC_MspInit+0x60>)
 80019f0:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 80019f4:	61d3      	str	r3, [r2, #28]
 80019f6:	4b0f      	ldr	r3, [pc, #60]	@ (8001a34 <HAL_RTC_MspInit+0x60>)
 80019f8:	69db      	ldr	r3, [r3, #28]
 80019fa:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80019fe:	60fb      	str	r3, [r7, #12]
 8001a00:	68fb      	ldr	r3, [r7, #12]
    /* Peripheral clock enable */
    __HAL_RCC_RTC_ENABLE();
 8001a02:	4b0d      	ldr	r3, [pc, #52]	@ (8001a38 <HAL_RTC_MspInit+0x64>)
 8001a04:	2201      	movs	r2, #1
 8001a06:	601a      	str	r2, [r3, #0]
    /* RTC interrupt Init */
    HAL_NVIC_SetPriority(RTC_IRQn, 0, 0);
 8001a08:	2200      	movs	r2, #0
 8001a0a:	2100      	movs	r1, #0
 8001a0c:	2003      	movs	r0, #3
 8001a0e:	f001 f922 	bl	8002c56 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(RTC_IRQn);
 8001a12:	2003      	movs	r0, #3
 8001a14:	f001 f93b 	bl	8002c8e <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(RTC_Alarm_IRQn, 0, 0);
 8001a18:	2200      	movs	r2, #0
 8001a1a:	2100      	movs	r1, #0
 8001a1c:	2029      	movs	r0, #41	@ 0x29
 8001a1e:	f001 f91a 	bl	8002c56 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(RTC_Alarm_IRQn);
 8001a22:	2029      	movs	r0, #41	@ 0x29
 8001a24:	f001 f933 	bl	8002c8e <HAL_NVIC_EnableIRQ>

    /* USER CODE END RTC_MspInit 1 */

  }

}
 8001a28:	bf00      	nop
 8001a2a:	3710      	adds	r7, #16
 8001a2c:	46bd      	mov	sp, r7
 8001a2e:	bd80      	pop	{r7, pc}
 8001a30:	40002800 	.word	0x40002800
 8001a34:	40021000 	.word	0x40021000
 8001a38:	4242043c 	.word	0x4242043c

08001a3c <HAL_SPI_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hspi: SPI handle pointer
  * @retval None
  */
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8001a3c:	b580      	push	{r7, lr}
 8001a3e:	b088      	sub	sp, #32
 8001a40:	af00      	add	r7, sp, #0
 8001a42:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001a44:	f107 0310 	add.w	r3, r7, #16
 8001a48:	2200      	movs	r2, #0
 8001a4a:	601a      	str	r2, [r3, #0]
 8001a4c:	605a      	str	r2, [r3, #4]
 8001a4e:	609a      	str	r2, [r3, #8]
 8001a50:	60da      	str	r2, [r3, #12]
  if(hspi->Instance==SPI1)
 8001a52:	687b      	ldr	r3, [r7, #4]
 8001a54:	681b      	ldr	r3, [r3, #0]
 8001a56:	4a1b      	ldr	r2, [pc, #108]	@ (8001ac4 <HAL_SPI_MspInit+0x88>)
 8001a58:	4293      	cmp	r3, r2
 8001a5a:	d12f      	bne.n	8001abc <HAL_SPI_MspInit+0x80>
  {
    /* USER CODE BEGIN SPI1_MspInit 0 */

    /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8001a5c:	4b1a      	ldr	r3, [pc, #104]	@ (8001ac8 <HAL_SPI_MspInit+0x8c>)
 8001a5e:	699b      	ldr	r3, [r3, #24]
 8001a60:	4a19      	ldr	r2, [pc, #100]	@ (8001ac8 <HAL_SPI_MspInit+0x8c>)
 8001a62:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8001a66:	6193      	str	r3, [r2, #24]
 8001a68:	4b17      	ldr	r3, [pc, #92]	@ (8001ac8 <HAL_SPI_MspInit+0x8c>)
 8001a6a:	699b      	ldr	r3, [r3, #24]
 8001a6c:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8001a70:	60fb      	str	r3, [r7, #12]
 8001a72:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001a74:	4b14      	ldr	r3, [pc, #80]	@ (8001ac8 <HAL_SPI_MspInit+0x8c>)
 8001a76:	699b      	ldr	r3, [r3, #24]
 8001a78:	4a13      	ldr	r2, [pc, #76]	@ (8001ac8 <HAL_SPI_MspInit+0x8c>)
 8001a7a:	f043 0304 	orr.w	r3, r3, #4
 8001a7e:	6193      	str	r3, [r2, #24]
 8001a80:	4b11      	ldr	r3, [pc, #68]	@ (8001ac8 <HAL_SPI_MspInit+0x8c>)
 8001a82:	699b      	ldr	r3, [r3, #24]
 8001a84:	f003 0304 	and.w	r3, r3, #4
 8001a88:	60bb      	str	r3, [r7, #8]
 8001a8a:	68bb      	ldr	r3, [r7, #8]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_7;
 8001a8c:	23a0      	movs	r3, #160	@ 0xa0
 8001a8e:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001a90:	2302      	movs	r3, #2
 8001a92:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001a94:	2303      	movs	r3, #3
 8001a96:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001a98:	f107 0310 	add.w	r3, r7, #16
 8001a9c:	4619      	mov	r1, r3
 8001a9e:	480b      	ldr	r0, [pc, #44]	@ (8001acc <HAL_SPI_MspInit+0x90>)
 8001aa0:	f001 f91c 	bl	8002cdc <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_6;
 8001aa4:	2340      	movs	r3, #64	@ 0x40
 8001aa6:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001aa8:	2300      	movs	r3, #0
 8001aaa:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001aac:	2300      	movs	r3, #0
 8001aae:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001ab0:	f107 0310 	add.w	r3, r7, #16
 8001ab4:	4619      	mov	r1, r3
 8001ab6:	4805      	ldr	r0, [pc, #20]	@ (8001acc <HAL_SPI_MspInit+0x90>)
 8001ab8:	f001 f910 	bl	8002cdc <HAL_GPIO_Init>

    /* USER CODE END SPI1_MspInit 1 */

  }

}
 8001abc:	bf00      	nop
 8001abe:	3720      	adds	r7, #32
 8001ac0:	46bd      	mov	sp, r7
 8001ac2:	bd80      	pop	{r7, pc}
 8001ac4:	40013000 	.word	0x40013000
 8001ac8:	40021000 	.word	0x40021000
 8001acc:	40010800 	.word	0x40010800

08001ad0 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001ad0:	b480      	push	{r7}
 8001ad2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001ad4:	bf00      	nop
 8001ad6:	e7fd      	b.n	8001ad4 <NMI_Handler+0x4>

08001ad8 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001ad8:	b480      	push	{r7}
 8001ada:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001adc:	bf00      	nop
 8001ade:	e7fd      	b.n	8001adc <HardFault_Handler+0x4>

08001ae0 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001ae0:	b480      	push	{r7}
 8001ae2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001ae4:	bf00      	nop
 8001ae6:	e7fd      	b.n	8001ae4 <MemManage_Handler+0x4>

08001ae8 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001ae8:	b480      	push	{r7}
 8001aea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001aec:	bf00      	nop
 8001aee:	e7fd      	b.n	8001aec <BusFault_Handler+0x4>

08001af0 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001af0:	b480      	push	{r7}
 8001af2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001af4:	bf00      	nop
 8001af6:	e7fd      	b.n	8001af4 <UsageFault_Handler+0x4>

08001af8 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001af8:	b480      	push	{r7}
 8001afa:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001afc:	bf00      	nop
 8001afe:	46bd      	mov	sp, r7
 8001b00:	bc80      	pop	{r7}
 8001b02:	4770      	bx	lr

08001b04 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001b04:	b480      	push	{r7}
 8001b06:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001b08:	bf00      	nop
 8001b0a:	46bd      	mov	sp, r7
 8001b0c:	bc80      	pop	{r7}
 8001b0e:	4770      	bx	lr

08001b10 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001b10:	b480      	push	{r7}
 8001b12:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001b14:	bf00      	nop
 8001b16:	46bd      	mov	sp, r7
 8001b18:	bc80      	pop	{r7}
 8001b1a:	4770      	bx	lr

08001b1c <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001b1c:	b580      	push	{r7, lr}
 8001b1e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001b20:	f000 f8ce 	bl	8001cc0 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */
  HAL_SYSTICK_IRQHandler();
 8001b24:	f001 f8cd 	bl	8002cc2 <HAL_SYSTICK_IRQHandler>
  /* USER CODE END SysTick_IRQn 1 */
}
 8001b28:	bf00      	nop
 8001b2a:	bd80      	pop	{r7, pc}

08001b2c <RTC_IRQHandler>:

/**
  * @brief This function handles RTC global interrupt.
  */
void RTC_IRQHandler(void)
{
 8001b2c:	b580      	push	{r7, lr}
 8001b2e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN RTC_IRQn 0 */
	if (RTC->CRL & RTC_CRL_SECF)
 8001b30:	4b0b      	ldr	r3, [pc, #44]	@ (8001b60 <RTC_IRQHandler+0x34>)
 8001b32:	685b      	ldr	r3, [r3, #4]
 8001b34:	f003 0301 	and.w	r3, r3, #1
 8001b38:	2b00      	cmp	r3, #0
 8001b3a:	d00c      	beq.n	8001b56 <RTC_IRQHandler+0x2a>
			{
		     RTC->CRL &= ~RTC_CRL_SECF;    //  (!!!)
 8001b3c:	4b08      	ldr	r3, [pc, #32]	@ (8001b60 <RTC_IRQHandler+0x34>)
 8001b3e:	685b      	ldr	r3, [r3, #4]
 8001b40:	4a07      	ldr	r2, [pc, #28]	@ (8001b60 <RTC_IRQHandler+0x34>)
 8001b42:	f023 0301 	bic.w	r3, r3, #1
 8001b46:	6053      	str	r3, [r2, #4]
		     rtc_tick++;
 8001b48:	4b06      	ldr	r3, [pc, #24]	@ (8001b64 <RTC_IRQHandler+0x38>)
 8001b4a:	781b      	ldrb	r3, [r3, #0]
 8001b4c:	b2db      	uxtb	r3, r3
 8001b4e:	3301      	adds	r3, #1
 8001b50:	b2da      	uxtb	r2, r3
 8001b52:	4b04      	ldr	r3, [pc, #16]	@ (8001b64 <RTC_IRQHandler+0x38>)
 8001b54:	701a      	strb	r2, [r3, #0]
		  }
  /* USER CODE END RTC_IRQn 0 */
  HAL_RTCEx_RTCIRQHandler(&hrtc);
 8001b56:	4804      	ldr	r0, [pc, #16]	@ (8001b68 <RTC_IRQHandler+0x3c>)
 8001b58:	f002 fdd2 	bl	8004700 <HAL_RTCEx_RTCIRQHandler>
  /* USER CODE BEGIN RTC_IRQn 1 */

  /* USER CODE END RTC_IRQn 1 */
}
 8001b5c:	bf00      	nop
 8001b5e:	bd80      	pop	{r7, pc}
 8001b60:	40002800 	.word	0x40002800
 8001b64:	20000930 	.word	0x20000930
 8001b68:	200008c4 	.word	0x200008c4

08001b6c <ADC1_2_IRQHandler>:

/**
  * @brief This function handles ADC1 and ADC2 global interrupts.
  */
void ADC1_2_IRQHandler(void)
{
 8001b6c:	b580      	push	{r7, lr}
 8001b6e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN ADC1_2_IRQn 0 */
	if(hadc1.Instance == ADC1){
 8001b70:	4b13      	ldr	r3, [pc, #76]	@ (8001bc0 <ADC1_2_IRQHandler+0x54>)
 8001b72:	681b      	ldr	r3, [r3, #0]
 8001b74:	4a13      	ldr	r2, [pc, #76]	@ (8001bc4 <ADC1_2_IRQHandler+0x58>)
 8001b76:	4293      	cmp	r3, r2
 8001b78:	d11c      	bne.n	8001bb4 <ADC1_2_IRQHandler+0x48>
		_vref = HAL_ADC_GetValue(&hadc1);
 8001b7a:	4811      	ldr	r0, [pc, #68]	@ (8001bc0 <ADC1_2_IRQHandler+0x54>)
 8001b7c:	f000 faa2 	bl	80020c4 <HAL_ADC_GetValue>
 8001b80:	4603      	mov	r3, r0
 8001b82:	b29a      	uxth	r2, r3
 8001b84:	4b10      	ldr	r3, [pc, #64]	@ (8001bc8 <ADC1_2_IRQHandler+0x5c>)
 8001b86:	801a      	strh	r2, [r3, #0]
		adc1_value_battery = HAL_ADCEx_InjectedGetValue(&hadc1, ADC_INJECTED_RANK_1);
 8001b88:	2101      	movs	r1, #1
 8001b8a:	480d      	ldr	r0, [pc, #52]	@ (8001bc0 <ADC1_2_IRQHandler+0x54>)
 8001b8c:	f000 fdba 	bl	8002704 <HAL_ADCEx_InjectedGetValue>
 8001b90:	4603      	mov	r3, r0
 8001b92:	b29a      	uxth	r2, r3
 8001b94:	4b0d      	ldr	r3, [pc, #52]	@ (8001bcc <ADC1_2_IRQHandler+0x60>)
 8001b96:	801a      	strh	r2, [r3, #0]
		adc1_value_thermistor = HAL_ADCEx_InjectedGetValue(&hadc1, ADC_INJECTED_RANK_2);
 8001b98:	2102      	movs	r1, #2
 8001b9a:	4809      	ldr	r0, [pc, #36]	@ (8001bc0 <ADC1_2_IRQHandler+0x54>)
 8001b9c:	f000 fdb2 	bl	8002704 <HAL_ADCEx_InjectedGetValue>
 8001ba0:	4603      	mov	r3, r0
 8001ba2:	b29a      	uxth	r2, r3
 8001ba4:	4b0a      	ldr	r3, [pc, #40]	@ (8001bd0 <ADC1_2_IRQHandler+0x64>)
 8001ba6:	801a      	strh	r2, [r3, #0]
		HAL_ADC_Stop_IT(&hadc1);
 8001ba8:	4805      	ldr	r0, [pc, #20]	@ (8001bc0 <ADC1_2_IRQHandler+0x54>)
 8001baa:	f000 fa57 	bl	800205c <HAL_ADC_Stop_IT>
		adc1_tick=1;
 8001bae:	4b09      	ldr	r3, [pc, #36]	@ (8001bd4 <ADC1_2_IRQHandler+0x68>)
 8001bb0:	2201      	movs	r2, #1
 8001bb2:	701a      	strb	r2, [r3, #0]
	}
  /* USER CODE END ADC1_2_IRQn 0 */
  HAL_ADC_IRQHandler(&hadc1);
 8001bb4:	4802      	ldr	r0, [pc, #8]	@ (8001bc0 <ADC1_2_IRQHandler+0x54>)
 8001bb6:	f000 fa91 	bl	80020dc <HAL_ADC_IRQHandler>
  /* USER CODE BEGIN ADC1_2_IRQn 1 */

  /* USER CODE END ADC1_2_IRQn 1 */
}
 8001bba:	bf00      	nop
 8001bbc:	bd80      	pop	{r7, pc}
 8001bbe:	bf00      	nop
 8001bc0:	20000894 	.word	0x20000894
 8001bc4:	40012400 	.word	0x40012400
 8001bc8:	20000932 	.word	0x20000932
 8001bcc:	20000934 	.word	0x20000934
 8001bd0:	20000936 	.word	0x20000936
 8001bd4:	20000931 	.word	0x20000931

08001bd8 <RTC_Alarm_IRQHandler>:

/**
  * @brief This function handles RTC alarm interrupt through EXTI line 17.
  */
void RTC_Alarm_IRQHandler(void)
{
 8001bd8:	b580      	push	{r7, lr}
 8001bda:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN RTC_Alarm_IRQn 0 */

  /* USER CODE END RTC_Alarm_IRQn 0 */
  HAL_RTC_AlarmIRQHandler(&hrtc);
 8001bdc:	4802      	ldr	r0, [pc, #8]	@ (8001be8 <RTC_Alarm_IRQHandler+0x10>)
 8001bde:	f002 fabb 	bl	8004158 <HAL_RTC_AlarmIRQHandler>
  /* USER CODE BEGIN RTC_Alarm_IRQn 1 */

  /* USER CODE END RTC_Alarm_IRQn 1 */
}
 8001be2:	bf00      	nop
 8001be4:	bd80      	pop	{r7, pc}
 8001be6:	bf00      	nop
 8001be8:	200008c4 	.word	0x200008c4

08001bec <Reset_Handler>:
Reset_Handler:

/* Call the clock system initialization function.*    bl  SystemInit

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001bec:	480b      	ldr	r0, [pc, #44]	@ (8001c1c <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 8001bee:	490c      	ldr	r1, [pc, #48]	@ (8001c20 <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 8001bf0:	4a0c      	ldr	r2, [pc, #48]	@ (8001c24 <LoopFillZerobss+0x16>)
  movs r3, #0
 8001bf2:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001bf4:	e002      	b.n	8001bfc <LoopCopyDataInit>

08001bf6 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001bf6:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001bf8:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001bfa:	3304      	adds	r3, #4

08001bfc <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001bfc:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001bfe:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001c00:	d3f9      	bcc.n	8001bf6 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001c02:	4a09      	ldr	r2, [pc, #36]	@ (8001c28 <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 8001c04:	4c09      	ldr	r4, [pc, #36]	@ (8001c2c <LoopFillZerobss+0x1e>)
  movs r3, #0
 8001c06:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001c08:	e001      	b.n	8001c0e <LoopFillZerobss>

08001c0a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001c0a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001c0c:	3204      	adds	r2, #4

08001c0e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001c0e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001c10:	d3fb      	bcc.n	8001c0a <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8001c12:	f003 f885 	bl	8004d20 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8001c16:	f7ff fa43 	bl	80010a0 <main>
  bx lr
 8001c1a:	4770      	bx	lr
  ldr r0, =_sdata
 8001c1c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001c20:	20000478 	.word	0x20000478
  ldr r2, =_sidata
 8001c24:	0800509c 	.word	0x0800509c
  ldr r2, =_sbss
 8001c28:	20000478 	.word	0x20000478
  ldr r4, =_ebss
 8001c2c:	20000a84 	.word	0x20000a84

08001c30 <CAN1_RX1_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8001c30:	e7fe      	b.n	8001c30 <CAN1_RX1_IRQHandler>
	...

08001c34 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001c34:	b580      	push	{r7, lr}
 8001c36:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001c38:	4b08      	ldr	r3, [pc, #32]	@ (8001c5c <HAL_Init+0x28>)
 8001c3a:	681b      	ldr	r3, [r3, #0]
 8001c3c:	4a07      	ldr	r2, [pc, #28]	@ (8001c5c <HAL_Init+0x28>)
 8001c3e:	f043 0310 	orr.w	r3, r3, #16
 8001c42:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001c44:	2003      	movs	r0, #3
 8001c46:	f000 fffb 	bl	8002c40 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001c4a:	200f      	movs	r0, #15
 8001c4c:	f000 f808 	bl	8001c60 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001c50:	f7ff fe32 	bl	80018b8 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001c54:	2300      	movs	r3, #0
}
 8001c56:	4618      	mov	r0, r3
 8001c58:	bd80      	pop	{r7, pc}
 8001c5a:	bf00      	nop
 8001c5c:	40022000 	.word	0x40022000

08001c60 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001c60:	b580      	push	{r7, lr}
 8001c62:	b082      	sub	sp, #8
 8001c64:	af00      	add	r7, sp, #0
 8001c66:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001c68:	4b12      	ldr	r3, [pc, #72]	@ (8001cb4 <HAL_InitTick+0x54>)
 8001c6a:	681a      	ldr	r2, [r3, #0]
 8001c6c:	4b12      	ldr	r3, [pc, #72]	@ (8001cb8 <HAL_InitTick+0x58>)
 8001c6e:	781b      	ldrb	r3, [r3, #0]
 8001c70:	4619      	mov	r1, r3
 8001c72:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001c76:	fbb3 f3f1 	udiv	r3, r3, r1
 8001c7a:	fbb2 f3f3 	udiv	r3, r2, r3
 8001c7e:	4618      	mov	r0, r3
 8001c80:	f001 f813 	bl	8002caa <HAL_SYSTICK_Config>
 8001c84:	4603      	mov	r3, r0
 8001c86:	2b00      	cmp	r3, #0
 8001c88:	d001      	beq.n	8001c8e <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001c8a:	2301      	movs	r3, #1
 8001c8c:	e00e      	b.n	8001cac <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001c8e:	687b      	ldr	r3, [r7, #4]
 8001c90:	2b0f      	cmp	r3, #15
 8001c92:	d80a      	bhi.n	8001caa <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001c94:	2200      	movs	r2, #0
 8001c96:	6879      	ldr	r1, [r7, #4]
 8001c98:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8001c9c:	f000 ffdb 	bl	8002c56 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001ca0:	4a06      	ldr	r2, [pc, #24]	@ (8001cbc <HAL_InitTick+0x5c>)
 8001ca2:	687b      	ldr	r3, [r7, #4]
 8001ca4:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001ca6:	2300      	movs	r3, #0
 8001ca8:	e000      	b.n	8001cac <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001caa:	2301      	movs	r3, #1
}
 8001cac:	4618      	mov	r0, r3
 8001cae:	3708      	adds	r7, #8
 8001cb0:	46bd      	mov	sp, r7
 8001cb2:	bd80      	pop	{r7, pc}
 8001cb4:	2000041c 	.word	0x2000041c
 8001cb8:	20000424 	.word	0x20000424
 8001cbc:	20000420 	.word	0x20000420

08001cc0 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001cc0:	b480      	push	{r7}
 8001cc2:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001cc4:	4b05      	ldr	r3, [pc, #20]	@ (8001cdc <HAL_IncTick+0x1c>)
 8001cc6:	781b      	ldrb	r3, [r3, #0]
 8001cc8:	461a      	mov	r2, r3
 8001cca:	4b05      	ldr	r3, [pc, #20]	@ (8001ce0 <HAL_IncTick+0x20>)
 8001ccc:	681b      	ldr	r3, [r3, #0]
 8001cce:	4413      	add	r3, r2
 8001cd0:	4a03      	ldr	r2, [pc, #12]	@ (8001ce0 <HAL_IncTick+0x20>)
 8001cd2:	6013      	str	r3, [r2, #0]
}
 8001cd4:	bf00      	nop
 8001cd6:	46bd      	mov	sp, r7
 8001cd8:	bc80      	pop	{r7}
 8001cda:	4770      	bx	lr
 8001cdc:	20000424 	.word	0x20000424
 8001ce0:	20000948 	.word	0x20000948

08001ce4 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001ce4:	b480      	push	{r7}
 8001ce6:	af00      	add	r7, sp, #0
  return uwTick;
 8001ce8:	4b02      	ldr	r3, [pc, #8]	@ (8001cf4 <HAL_GetTick+0x10>)
 8001cea:	681b      	ldr	r3, [r3, #0]
}
 8001cec:	4618      	mov	r0, r3
 8001cee:	46bd      	mov	sp, r7
 8001cf0:	bc80      	pop	{r7}
 8001cf2:	4770      	bx	lr
 8001cf4:	20000948 	.word	0x20000948

08001cf8 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001cf8:	b580      	push	{r7, lr}
 8001cfa:	b084      	sub	sp, #16
 8001cfc:	af00      	add	r7, sp, #0
 8001cfe:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001d00:	f7ff fff0 	bl	8001ce4 <HAL_GetTick>
 8001d04:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001d06:	687b      	ldr	r3, [r7, #4]
 8001d08:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001d0a:	68fb      	ldr	r3, [r7, #12]
 8001d0c:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8001d10:	d005      	beq.n	8001d1e <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001d12:	4b0a      	ldr	r3, [pc, #40]	@ (8001d3c <HAL_Delay+0x44>)
 8001d14:	781b      	ldrb	r3, [r3, #0]
 8001d16:	461a      	mov	r2, r3
 8001d18:	68fb      	ldr	r3, [r7, #12]
 8001d1a:	4413      	add	r3, r2
 8001d1c:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8001d1e:	bf00      	nop
 8001d20:	f7ff ffe0 	bl	8001ce4 <HAL_GetTick>
 8001d24:	4602      	mov	r2, r0
 8001d26:	68bb      	ldr	r3, [r7, #8]
 8001d28:	1ad3      	subs	r3, r2, r3
 8001d2a:	68fa      	ldr	r2, [r7, #12]
 8001d2c:	429a      	cmp	r2, r3
 8001d2e:	d8f7      	bhi.n	8001d20 <HAL_Delay+0x28>
  {
  }
}
 8001d30:	bf00      	nop
 8001d32:	bf00      	nop
 8001d34:	3710      	adds	r7, #16
 8001d36:	46bd      	mov	sp, r7
 8001d38:	bd80      	pop	{r7, pc}
 8001d3a:	bf00      	nop
 8001d3c:	20000424 	.word	0x20000424

08001d40 <HAL_ADC_Init>:
  *         of structure "ADC_InitTypeDef".
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8001d40:	b580      	push	{r7, lr}
 8001d42:	b086      	sub	sp, #24
 8001d44:	af00      	add	r7, sp, #0
 8001d46:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001d48:	2300      	movs	r3, #0
 8001d4a:	75fb      	strb	r3, [r7, #23]
  uint32_t tmp_cr1 = 0U;
 8001d4c:	2300      	movs	r3, #0
 8001d4e:	613b      	str	r3, [r7, #16]
  uint32_t tmp_cr2 = 0U;
 8001d50:	2300      	movs	r3, #0
 8001d52:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_sqr1 = 0U;
 8001d54:	2300      	movs	r3, #0
 8001d56:	60fb      	str	r3, [r7, #12]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8001d58:	687b      	ldr	r3, [r7, #4]
 8001d5a:	2b00      	cmp	r3, #0
 8001d5c:	d101      	bne.n	8001d62 <HAL_ADC_Init+0x22>
  {
    return HAL_ERROR;
 8001d5e:	2301      	movs	r3, #1
 8001d60:	e0be      	b.n	8001ee0 <HAL_ADC_Init+0x1a0>
  assert_param(IS_ADC_DATA_ALIGN(hadc->Init.DataAlign));
  assert_param(IS_ADC_SCAN_MODE(hadc->Init.ScanConvMode));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXTTRIG(hadc->Init.ExternalTrigConv));
  
  if(hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 8001d62:	687b      	ldr	r3, [r7, #4]
 8001d64:	689b      	ldr	r3, [r3, #8]
 8001d66:	2b00      	cmp	r3, #0
  /* Refer to header of this file for more details on clock enabling          */
  /* procedure.                                                               */

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8001d68:	687b      	ldr	r3, [r7, #4]
 8001d6a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001d6c:	2b00      	cmp	r3, #0
 8001d6e:	d109      	bne.n	8001d84 <HAL_ADC_Init+0x44>
  {
    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8001d70:	687b      	ldr	r3, [r7, #4]
 8001d72:	2200      	movs	r2, #0
 8001d74:	62da      	str	r2, [r3, #44]	@ 0x2c
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8001d76:	687b      	ldr	r3, [r7, #4]
 8001d78:	2200      	movs	r2, #0
 8001d7a:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
    
    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8001d7e:	6878      	ldr	r0, [r7, #4]
 8001d80:	f7ff fdcc 	bl	800191c <HAL_ADC_MspInit>
  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  /* Note: In case of ADC already enabled, precaution to not launch an        */
  /*       unwanted conversion while modifying register CR2 by writing 1 to   */
  /*       bit ADON.                                                          */
  tmp_hal_status = ADC_ConversionStop_Disable(hadc);
 8001d84:	6878      	ldr	r0, [r7, #4]
 8001d86:	f000 fbcd 	bl	8002524 <ADC_ConversionStop_Disable>
 8001d8a:	4603      	mov	r3, r0
 8001d8c:	75fb      	strb	r3, [r7, #23]
  
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 8001d8e:	687b      	ldr	r3, [r7, #4]
 8001d90:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001d92:	f003 0310 	and.w	r3, r3, #16
 8001d96:	2b00      	cmp	r3, #0
 8001d98:	f040 8099 	bne.w	8001ece <HAL_ADC_Init+0x18e>
 8001d9c:	7dfb      	ldrb	r3, [r7, #23]
 8001d9e:	2b00      	cmp	r3, #0
 8001da0:	f040 8095 	bne.w	8001ece <HAL_ADC_Init+0x18e>
      (tmp_hal_status == HAL_OK)                                  )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8001da4:	687b      	ldr	r3, [r7, #4]
 8001da6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001da8:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 8001dac:	f023 0302 	bic.w	r3, r3, #2
 8001db0:	f043 0202 	orr.w	r2, r3, #2
 8001db4:	687b      	ldr	r3, [r7, #4]
 8001db6:	629a      	str	r2, [r3, #40]	@ 0x28
    /*  - continuous conversion mode                                          */
    /* Note: External trigger polarity (ADC_CR2_EXTTRIG) is set into          */
    /*       HAL_ADC_Start_xxx functions because if set in this function,     */
    /*       a conversion on injected group would start a conversion also on  */
    /*       regular group after ADC enabling.                                */
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8001db8:	687b      	ldr	r3, [r7, #4]
 8001dba:	685a      	ldr	r2, [r3, #4]
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 8001dbc:	687b      	ldr	r3, [r7, #4]
 8001dbe:	69db      	ldr	r3, [r3, #28]
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8001dc0:	431a      	orrs	r2, r3
                ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)   );
 8001dc2:	687b      	ldr	r3, [r7, #4]
 8001dc4:	7b1b      	ldrb	r3, [r3, #12]
 8001dc6:	005b      	lsls	r3, r3, #1
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 8001dc8:	4313      	orrs	r3, r2
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8001dca:	68ba      	ldr	r2, [r7, #8]
 8001dcc:	4313      	orrs	r3, r2
 8001dce:	60bb      	str	r3, [r7, #8]

    /* Configuration of ADC:                                                  */
    /*  - scan mode                                                           */
    /*  - discontinuous mode disable/enable                                   */
    /*  - discontinuous mode number of conversions                            */
    tmp_cr1 |= (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode));
 8001dd0:	687b      	ldr	r3, [r7, #4]
 8001dd2:	689b      	ldr	r3, [r3, #8]
 8001dd4:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8001dd8:	d003      	beq.n	8001de2 <HAL_ADC_Init+0xa2>
 8001dda:	687b      	ldr	r3, [r7, #4]
 8001ddc:	689b      	ldr	r3, [r3, #8]
 8001dde:	2b01      	cmp	r3, #1
 8001de0:	d102      	bne.n	8001de8 <HAL_ADC_Init+0xa8>
 8001de2:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8001de6:	e000      	b.n	8001dea <HAL_ADC_Init+0xaa>
 8001de8:	2300      	movs	r3, #0
 8001dea:	693a      	ldr	r2, [r7, #16]
 8001dec:	4313      	orrs	r3, r2
 8001dee:	613b      	str	r3, [r7, #16]
    
    /* Enable discontinuous mode only if continuous mode is disabled */
    /* Note: If parameter "Init.ScanConvMode" is set to disable, parameter    */
    /*       discontinuous is set anyway, but will have no effect on ADC HW.  */
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8001df0:	687b      	ldr	r3, [r7, #4]
 8001df2:	7d1b      	ldrb	r3, [r3, #20]
 8001df4:	2b01      	cmp	r3, #1
 8001df6:	d119      	bne.n	8001e2c <HAL_ADC_Init+0xec>
    {
      if (hadc->Init.ContinuousConvMode == DISABLE)
 8001df8:	687b      	ldr	r3, [r7, #4]
 8001dfa:	7b1b      	ldrb	r3, [r3, #12]
 8001dfc:	2b00      	cmp	r3, #0
 8001dfe:	d109      	bne.n	8001e14 <HAL_ADC_Init+0xd4>
      {
        /* Enable the selected ADC regular discontinuous mode */
        /* Set the number of channels to be converted in discontinuous mode */
        SET_BIT(tmp_cr1, ADC_CR1_DISCEN                                            |
 8001e00:	687b      	ldr	r3, [r7, #4]
 8001e02:	699b      	ldr	r3, [r3, #24]
 8001e04:	3b01      	subs	r3, #1
 8001e06:	035a      	lsls	r2, r3, #13
 8001e08:	693b      	ldr	r3, [r7, #16]
 8001e0a:	4313      	orrs	r3, r2
 8001e0c:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8001e10:	613b      	str	r3, [r7, #16]
 8001e12:	e00b      	b.n	8001e2c <HAL_ADC_Init+0xec>
      {
        /* ADC regular group settings continuous and sequencer discontinuous*/
        /* cannot be enabled simultaneously.                                */
        
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8001e14:	687b      	ldr	r3, [r7, #4]
 8001e16:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001e18:	f043 0220 	orr.w	r2, r3, #32
 8001e1c:	687b      	ldr	r3, [r7, #4]
 8001e1e:	629a      	str	r2, [r3, #40]	@ 0x28
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001e20:	687b      	ldr	r3, [r7, #4]
 8001e22:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001e24:	f043 0201 	orr.w	r2, r3, #1
 8001e28:	687b      	ldr	r3, [r7, #4]
 8001e2a:	62da      	str	r2, [r3, #44]	@ 0x2c
      }
    }
    
    /* Update ADC configuration register CR1 with previous settings */
      MODIFY_REG(hadc->Instance->CR1,
 8001e2c:	687b      	ldr	r3, [r7, #4]
 8001e2e:	681b      	ldr	r3, [r3, #0]
 8001e30:	685b      	ldr	r3, [r3, #4]
 8001e32:	f423 4169 	bic.w	r1, r3, #59648	@ 0xe900
 8001e36:	687b      	ldr	r3, [r7, #4]
 8001e38:	681b      	ldr	r3, [r3, #0]
 8001e3a:	693a      	ldr	r2, [r7, #16]
 8001e3c:	430a      	orrs	r2, r1
 8001e3e:	605a      	str	r2, [r3, #4]
                 ADC_CR1_DISCEN  |
                 ADC_CR1_DISCNUM    ,
                 tmp_cr1             );
    
    /* Update ADC configuration register CR2 with previous settings */
      MODIFY_REG(hadc->Instance->CR2,
 8001e40:	687b      	ldr	r3, [r7, #4]
 8001e42:	681b      	ldr	r3, [r3, #0]
 8001e44:	689a      	ldr	r2, [r3, #8]
 8001e46:	4b28      	ldr	r3, [pc, #160]	@ (8001ee8 <HAL_ADC_Init+0x1a8>)
 8001e48:	4013      	ands	r3, r2
 8001e4a:	687a      	ldr	r2, [r7, #4]
 8001e4c:	6812      	ldr	r2, [r2, #0]
 8001e4e:	68b9      	ldr	r1, [r7, #8]
 8001e50:	430b      	orrs	r3, r1
 8001e52:	6093      	str	r3, [r2, #8]
    /*   Note: Scan mode is present by hardware on this device and, if        */
    /*   disabled, discards automatically nb of conversions. Anyway, nb of    */
    /*   conversions is forced to 0x00 for alignment over all STM32 devices.  */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion"                                          */
    if (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode) == ADC_SCAN_ENABLE)
 8001e54:	687b      	ldr	r3, [r7, #4]
 8001e56:	689b      	ldr	r3, [r3, #8]
 8001e58:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8001e5c:	d003      	beq.n	8001e66 <HAL_ADC_Init+0x126>
 8001e5e:	687b      	ldr	r3, [r7, #4]
 8001e60:	689b      	ldr	r3, [r3, #8]
 8001e62:	2b01      	cmp	r3, #1
 8001e64:	d104      	bne.n	8001e70 <HAL_ADC_Init+0x130>
    {
      tmp_sqr1 = ADC_SQR1_L_SHIFT(hadc->Init.NbrOfConversion);
 8001e66:	687b      	ldr	r3, [r7, #4]
 8001e68:	691b      	ldr	r3, [r3, #16]
 8001e6a:	3b01      	subs	r3, #1
 8001e6c:	051b      	lsls	r3, r3, #20
 8001e6e:	60fb      	str	r3, [r7, #12]
    }
      
    MODIFY_REG(hadc->Instance->SQR1,
 8001e70:	687b      	ldr	r3, [r7, #4]
 8001e72:	681b      	ldr	r3, [r3, #0]
 8001e74:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001e76:	f423 0170 	bic.w	r1, r3, #15728640	@ 0xf00000
 8001e7a:	687b      	ldr	r3, [r7, #4]
 8001e7c:	681b      	ldr	r3, [r3, #0]
 8001e7e:	68fa      	ldr	r2, [r7, #12]
 8001e80:	430a      	orrs	r2, r1
 8001e82:	62da      	str	r2, [r3, #44]	@ 0x2c
    /* ensure of no potential problem of ADC core IP clocking.                */
    /* Check through register CR2 (excluding bits set in other functions:     */
    /* execution control bits (ADON, JSWSTART, SWSTART), regular group bits   */
    /* (DMA), injected group bits (JEXTTRIG and JEXTSEL), channel internal    */
    /* measurement path bit (TSVREFE).                                        */
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8001e84:	687b      	ldr	r3, [r7, #4]
 8001e86:	681b      	ldr	r3, [r3, #0]
 8001e88:	689a      	ldr	r2, [r3, #8]
 8001e8a:	4b18      	ldr	r3, [pc, #96]	@ (8001eec <HAL_ADC_Init+0x1ac>)
 8001e8c:	4013      	ands	r3, r2
 8001e8e:	68ba      	ldr	r2, [r7, #8]
 8001e90:	429a      	cmp	r2, r3
 8001e92:	d10b      	bne.n	8001eac <HAL_ADC_Init+0x16c>
                                        ADC_CR2_JEXTTRIG | ADC_CR2_JEXTSEL |
                                        ADC_CR2_TSVREFE                     ))
         == tmp_cr2)
    {
      /* Set ADC error code to none */
      ADC_CLEAR_ERRORCODE(hadc);
 8001e94:	687b      	ldr	r3, [r7, #4]
 8001e96:	2200      	movs	r2, #0
 8001e98:	62da      	str	r2, [r3, #44]	@ 0x2c
      
      /* Set the ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 8001e9a:	687b      	ldr	r3, [r7, #4]
 8001e9c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001e9e:	f023 0303 	bic.w	r3, r3, #3
 8001ea2:	f043 0201 	orr.w	r2, r3, #1
 8001ea6:	687b      	ldr	r3, [r7, #4]
 8001ea8:	629a      	str	r2, [r3, #40]	@ 0x28
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8001eaa:	e018      	b.n	8001ede <HAL_ADC_Init+0x19e>
                        HAL_ADC_STATE_READY);
    }
    else
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 8001eac:	687b      	ldr	r3, [r7, #4]
 8001eae:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001eb0:	f023 0312 	bic.w	r3, r3, #18
 8001eb4:	f043 0210 	orr.w	r2, r3, #16
 8001eb8:	687b      	ldr	r3, [r7, #4]
 8001eba:	629a      	str	r2, [r3, #40]	@ 0x28
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001ebc:	687b      	ldr	r3, [r7, #4]
 8001ebe:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001ec0:	f043 0201 	orr.w	r2, r3, #1
 8001ec4:	687b      	ldr	r3, [r7, #4]
 8001ec6:	62da      	str	r2, [r3, #44]	@ 0x2c
      
      tmp_hal_status = HAL_ERROR;
 8001ec8:	2301      	movs	r3, #1
 8001eca:	75fb      	strb	r3, [r7, #23]
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8001ecc:	e007      	b.n	8001ede <HAL_ADC_Init+0x19e>
  
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001ece:	687b      	ldr	r3, [r7, #4]
 8001ed0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001ed2:	f043 0210 	orr.w	r2, r3, #16
 8001ed6:	687b      	ldr	r3, [r7, #4]
 8001ed8:	629a      	str	r2, [r3, #40]	@ 0x28
        
    tmp_hal_status = HAL_ERROR;
 8001eda:	2301      	movs	r3, #1
 8001edc:	75fb      	strb	r3, [r7, #23]
  }
  
  /* Return function status */
  return tmp_hal_status;
 8001ede:	7dfb      	ldrb	r3, [r7, #23]
}
 8001ee0:	4618      	mov	r0, r3
 8001ee2:	3718      	adds	r7, #24
 8001ee4:	46bd      	mov	sp, r7
 8001ee6:	bd80      	pop	{r7, pc}
 8001ee8:	ffe1f7fd 	.word	0xffe1f7fd
 8001eec:	ff1f0efe 	.word	0xff1f0efe

08001ef0 <HAL_ADC_Start_IT>:
  *         Each of these interruptions has its dedicated callback function.
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start_IT(ADC_HandleTypeDef* hadc)
{
 8001ef0:	b580      	push	{r7, lr}
 8001ef2:	b084      	sub	sp, #16
 8001ef4:	af00      	add	r7, sp, #0
 8001ef6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001ef8:	2300      	movs	r3, #0
 8001efa:	73fb      	strb	r3, [r7, #15]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8001efc:	687b      	ldr	r3, [r7, #4]
 8001efe:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8001f02:	2b01      	cmp	r3, #1
 8001f04:	d101      	bne.n	8001f0a <HAL_ADC_Start_IT+0x1a>
 8001f06:	2302      	movs	r3, #2
 8001f08:	e0a0      	b.n	800204c <HAL_ADC_Start_IT+0x15c>
 8001f0a:	687b      	ldr	r3, [r7, #4]
 8001f0c:	2201      	movs	r2, #1
 8001f0e:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
    
  /* Enable the ADC peripheral */
  tmp_hal_status = ADC_Enable(hadc);
 8001f12:	6878      	ldr	r0, [r7, #4]
 8001f14:	f000 faac 	bl	8002470 <ADC_Enable>
 8001f18:	4603      	mov	r3, r0
 8001f1a:	73fb      	strb	r3, [r7, #15]
  
  /* Start conversion if ADC is effectively enabled */
  if (tmp_hal_status == HAL_OK)
 8001f1c:	7bfb      	ldrb	r3, [r7, #15]
 8001f1e:	2b00      	cmp	r3, #0
 8001f20:	f040 808f 	bne.w	8002042 <HAL_ADC_Start_IT+0x152>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular operation                      */
    ADC_STATE_CLR_SET(hadc->State,
 8001f24:	687b      	ldr	r3, [r7, #4]
 8001f26:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001f28:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 8001f2c:	f023 0301 	bic.w	r3, r3, #1
 8001f30:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8001f34:	687b      	ldr	r3, [r7, #4]
 8001f36:	629a      	str	r2, [r3, #40]	@ 0x28
                      HAL_ADC_STATE_REG_BUSY);
    
    /* Set group injected state (from auto-injection) and multimode state     */
    /* for all cases of multimode: independent mode, multimode ADC master     */
    /* or multimode ADC slave (for devices with several ADCs):                */
    if (ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
 8001f38:	687b      	ldr	r3, [r7, #4]
 8001f3a:	681b      	ldr	r3, [r3, #0]
 8001f3c:	4a45      	ldr	r2, [pc, #276]	@ (8002054 <HAL_ADC_Start_IT+0x164>)
 8001f3e:	4293      	cmp	r3, r2
 8001f40:	d105      	bne.n	8001f4e <HAL_ADC_Start_IT+0x5e>
 8001f42:	4b45      	ldr	r3, [pc, #276]	@ (8002058 <HAL_ADC_Start_IT+0x168>)
 8001f44:	685b      	ldr	r3, [r3, #4]
 8001f46:	f403 2370 	and.w	r3, r3, #983040	@ 0xf0000
 8001f4a:	2b00      	cmp	r3, #0
 8001f4c:	d115      	bne.n	8001f7a <HAL_ADC_Start_IT+0x8a>
    {
      /* Set ADC state (ADC independent or master) */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8001f4e:	687b      	ldr	r3, [r7, #4]
 8001f50:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001f52:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 8001f56:	687b      	ldr	r3, [r7, #4]
 8001f58:	629a      	str	r2, [r3, #40]	@ 0x28
      
      /* If conversions on group regular are also triggering group injected,  */
      /* update ADC state.                                                    */
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8001f5a:	687b      	ldr	r3, [r7, #4]
 8001f5c:	681b      	ldr	r3, [r3, #0]
 8001f5e:	685b      	ldr	r3, [r3, #4]
 8001f60:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001f64:	2b00      	cmp	r3, #0
 8001f66:	d026      	beq.n	8001fb6 <HAL_ADC_Start_IT+0xc6>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 8001f68:	687b      	ldr	r3, [r7, #4]
 8001f6a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001f6c:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 8001f70:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 8001f74:	687b      	ldr	r3, [r7, #4]
 8001f76:	629a      	str	r2, [r3, #40]	@ 0x28
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8001f78:	e01d      	b.n	8001fb6 <HAL_ADC_Start_IT+0xc6>
      }
    }
    else
    {
      /* Set ADC state (ADC slave) */
      SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8001f7a:	687b      	ldr	r3, [r7, #4]
 8001f7c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001f7e:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 8001f82:	687b      	ldr	r3, [r7, #4]
 8001f84:	629a      	str	r2, [r3, #40]	@ 0x28
      
      /* If conversions on group regular are also triggering group injected,  */
      /* update ADC state.                                                    */
      if (ADC_MULTIMODE_AUTO_INJECTED(hadc))
 8001f86:	687b      	ldr	r3, [r7, #4]
 8001f88:	681b      	ldr	r3, [r3, #0]
 8001f8a:	4a33      	ldr	r2, [pc, #204]	@ (8002058 <HAL_ADC_Start_IT+0x168>)
 8001f8c:	4293      	cmp	r3, r2
 8001f8e:	d004      	beq.n	8001f9a <HAL_ADC_Start_IT+0xaa>
 8001f90:	687b      	ldr	r3, [r7, #4]
 8001f92:	681b      	ldr	r3, [r3, #0]
 8001f94:	4a2f      	ldr	r2, [pc, #188]	@ (8002054 <HAL_ADC_Start_IT+0x164>)
 8001f96:	4293      	cmp	r3, r2
 8001f98:	d10d      	bne.n	8001fb6 <HAL_ADC_Start_IT+0xc6>
 8001f9a:	4b2f      	ldr	r3, [pc, #188]	@ (8002058 <HAL_ADC_Start_IT+0x168>)
 8001f9c:	685b      	ldr	r3, [r3, #4]
 8001f9e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001fa2:	2b00      	cmp	r3, #0
 8001fa4:	d007      	beq.n	8001fb6 <HAL_ADC_Start_IT+0xc6>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8001fa6:	687b      	ldr	r3, [r7, #4]
 8001fa8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001faa:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 8001fae:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 8001fb2:	687b      	ldr	r3, [r7, #4]
 8001fb4:	629a      	str	r2, [r3, #40]	@ 0x28
      }
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8001fb6:	687b      	ldr	r3, [r7, #4]
 8001fb8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001fba:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8001fbe:	2b00      	cmp	r3, #0
 8001fc0:	d006      	beq.n	8001fd0 <HAL_ADC_Start_IT+0xe0>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 8001fc2:	687b      	ldr	r3, [r7, #4]
 8001fc4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001fc6:	f023 0206 	bic.w	r2, r3, #6
 8001fca:	687b      	ldr	r3, [r7, #4]
 8001fcc:	62da      	str	r2, [r3, #44]	@ 0x2c
 8001fce:	e002      	b.n	8001fd6 <HAL_ADC_Start_IT+0xe6>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8001fd0:	687b      	ldr	r3, [r7, #4]
 8001fd2:	2200      	movs	r2, #0
 8001fd4:	62da      	str	r2, [r3, #44]	@ 0x2c
    }
    
    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 8001fd6:	687b      	ldr	r3, [r7, #4]
 8001fd8:	2200      	movs	r2, #0
 8001fda:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
    
    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC);
 8001fde:	687b      	ldr	r3, [r7, #4]
 8001fe0:	681b      	ldr	r3, [r3, #0]
 8001fe2:	f06f 0202 	mvn.w	r2, #2
 8001fe6:	601a      	str	r2, [r3, #0]
    
    /* Enable end of conversion interrupt for regular group */
    __HAL_ADC_ENABLE_IT(hadc, ADC_IT_EOC);
 8001fe8:	687b      	ldr	r3, [r7, #4]
 8001fea:	681b      	ldr	r3, [r3, #0]
 8001fec:	685a      	ldr	r2, [r3, #4]
 8001fee:	687b      	ldr	r3, [r7, #4]
 8001ff0:	681b      	ldr	r3, [r3, #0]
 8001ff2:	f042 0220 	orr.w	r2, r2, #32
 8001ff6:	605a      	str	r2, [r3, #4]
    /* If external trigger has been selected, conversion will start at next   */
    /* trigger event.                                                         */
    /* Case of multimode enabled:                                             */ 
    /*  - if ADC is slave, ADC is enabled only (conversion is not started).   */
    /*  - if ADC is master, ADC is enabled and conversion is started.         */
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)      &&
 8001ff8:	687b      	ldr	r3, [r7, #4]
 8001ffa:	681b      	ldr	r3, [r3, #0]
 8001ffc:	689b      	ldr	r3, [r3, #8]
 8001ffe:	f403 2360 	and.w	r3, r3, #917504	@ 0xe0000
 8002002:	f5b3 2f60 	cmp.w	r3, #917504	@ 0xe0000
 8002006:	d113      	bne.n	8002030 <HAL_ADC_Start_IT+0x140>
        ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc)  )
 8002008:	687b      	ldr	r3, [r7, #4]
 800200a:	681b      	ldr	r3, [r3, #0]
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)      &&
 800200c:	4a11      	ldr	r2, [pc, #68]	@ (8002054 <HAL_ADC_Start_IT+0x164>)
 800200e:	4293      	cmp	r3, r2
 8002010:	d105      	bne.n	800201e <HAL_ADC_Start_IT+0x12e>
        ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc)  )
 8002012:	4b11      	ldr	r3, [pc, #68]	@ (8002058 <HAL_ADC_Start_IT+0x168>)
 8002014:	685b      	ldr	r3, [r3, #4]
 8002016:	f403 2370 	and.w	r3, r3, #983040	@ 0xf0000
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)      &&
 800201a:	2b00      	cmp	r3, #0
 800201c:	d108      	bne.n	8002030 <HAL_ADC_Start_IT+0x140>
    {
      /* Start ADC conversion on regular group with SW start */
      SET_BIT(hadc->Instance->CR2, (ADC_CR2_SWSTART | ADC_CR2_EXTTRIG));
 800201e:	687b      	ldr	r3, [r7, #4]
 8002020:	681b      	ldr	r3, [r3, #0]
 8002022:	689a      	ldr	r2, [r3, #8]
 8002024:	687b      	ldr	r3, [r7, #4]
 8002026:	681b      	ldr	r3, [r3, #0]
 8002028:	f442 02a0 	orr.w	r2, r2, #5242880	@ 0x500000
 800202c:	609a      	str	r2, [r3, #8]
 800202e:	e00c      	b.n	800204a <HAL_ADC_Start_IT+0x15a>
    }
    else
    {
      /* Start ADC conversion on regular group with external trigger */
      SET_BIT(hadc->Instance->CR2, ADC_CR2_EXTTRIG);
 8002030:	687b      	ldr	r3, [r7, #4]
 8002032:	681b      	ldr	r3, [r3, #0]
 8002034:	689a      	ldr	r2, [r3, #8]
 8002036:	687b      	ldr	r3, [r7, #4]
 8002038:	681b      	ldr	r3, [r3, #0]
 800203a:	f442 1280 	orr.w	r2, r2, #1048576	@ 0x100000
 800203e:	609a      	str	r2, [r3, #8]
 8002040:	e003      	b.n	800204a <HAL_ADC_Start_IT+0x15a>
    }
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8002042:	687b      	ldr	r3, [r7, #4]
 8002044:	2200      	movs	r2, #0
 8002046:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  }
  
  /* Return function status */
  return tmp_hal_status;
 800204a:	7bfb      	ldrb	r3, [r7, #15]
}
 800204c:	4618      	mov	r0, r3
 800204e:	3710      	adds	r7, #16
 8002050:	46bd      	mov	sp, r7
 8002052:	bd80      	pop	{r7, pc}
 8002054:	40012800 	.word	0x40012800
 8002058:	40012400 	.word	0x40012400

0800205c <HAL_ADC_Stop_IT>:
  *         end-of-conversion, disable ADC peripheral.
  * @param  hadc: ADC handle
  * @retval None
  */
HAL_StatusTypeDef HAL_ADC_Stop_IT(ADC_HandleTypeDef* hadc)
{
 800205c:	b580      	push	{r7, lr}
 800205e:	b084      	sub	sp, #16
 8002060:	af00      	add	r7, sp, #0
 8002062:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002064:	2300      	movs	r3, #0
 8002066:	73fb      	strb	r3, [r7, #15]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
     
  /* Process locked */
  __HAL_LOCK(hadc);
 8002068:	687b      	ldr	r3, [r7, #4]
 800206a:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 800206e:	2b01      	cmp	r3, #1
 8002070:	d101      	bne.n	8002076 <HAL_ADC_Stop_IT+0x1a>
 8002072:	2302      	movs	r3, #2
 8002074:	e022      	b.n	80020bc <HAL_ADC_Stop_IT+0x60>
 8002076:	687b      	ldr	r3, [r7, #4]
 8002078:	2201      	movs	r2, #1
 800207a:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  
  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  tmp_hal_status = ADC_ConversionStop_Disable(hadc);
 800207e:	6878      	ldr	r0, [r7, #4]
 8002080:	f000 fa50 	bl	8002524 <ADC_ConversionStop_Disable>
 8002084:	4603      	mov	r3, r0
 8002086:	73fb      	strb	r3, [r7, #15]
  
  /* Check if ADC is effectively disabled */
  if (tmp_hal_status == HAL_OK)
 8002088:	7bfb      	ldrb	r3, [r7, #15]
 800208a:	2b00      	cmp	r3, #0
 800208c:	d111      	bne.n	80020b2 <HAL_ADC_Stop_IT+0x56>
  {
    /* Disable ADC end of conversion interrupt for regular group */
    __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 800208e:	687b      	ldr	r3, [r7, #4]
 8002090:	681b      	ldr	r3, [r3, #0]
 8002092:	685a      	ldr	r2, [r3, #4]
 8002094:	687b      	ldr	r3, [r7, #4]
 8002096:	681b      	ldr	r3, [r3, #0]
 8002098:	f022 0220 	bic.w	r2, r2, #32
 800209c:	605a      	str	r2, [r3, #4]
    
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800209e:	687b      	ldr	r3, [r7, #4]
 80020a0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80020a2:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 80020a6:	f023 0301 	bic.w	r3, r3, #1
 80020aa:	f043 0201 	orr.w	r2, r3, #1
 80020ae:	687b      	ldr	r3, [r7, #4]
 80020b0:	629a      	str	r2, [r3, #40]	@ 0x28
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_READY);
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80020b2:	687b      	ldr	r3, [r7, #4]
 80020b4:	2200      	movs	r2, #0
 80020b6:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  
  /* Return function status */
  return tmp_hal_status;
 80020ba:	7bfb      	ldrb	r3, [r7, #15]
}
 80020bc:	4618      	mov	r0, r3
 80020be:	3710      	adds	r7, #16
 80020c0:	46bd      	mov	sp, r7
 80020c2:	bd80      	pop	{r7, pc}

080020c4 <HAL_ADC_GetValue>:
  *         or @ref __HAL_ADC_CLEAR_FLAG(&hadc, ADC_FLAG_EOS).
  * @param  hadc: ADC handle
  * @retval ADC group regular conversion data
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef* hadc)
{
 80020c4:	b480      	push	{r7}
 80020c6:	b083      	sub	sp, #12
 80020c8:	af00      	add	r7, sp, #0
 80020ca:	6078      	str	r0, [r7, #4]

  /* Note: EOC flag is not cleared here by software because automatically     */
  /*       cleared by hardware when reading register DR.                      */
  
  /* Return ADC converted value */ 
  return hadc->Instance->DR;
 80020cc:	687b      	ldr	r3, [r7, #4]
 80020ce:	681b      	ldr	r3, [r3, #0]
 80020d0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
}
 80020d2:	4618      	mov	r0, r3
 80020d4:	370c      	adds	r7, #12
 80020d6:	46bd      	mov	sp, r7
 80020d8:	bc80      	pop	{r7}
 80020da:	4770      	bx	lr

080020dc <HAL_ADC_IRQHandler>:
  * @brief  Handles ADC interrupt request  
  * @param  hadc: ADC handle
  * @retval None
  */
void HAL_ADC_IRQHandler(ADC_HandleTypeDef* hadc)
{
 80020dc:	b580      	push	{r7, lr}
 80020de:	b084      	sub	sp, #16
 80020e0:	af00      	add	r7, sp, #0
 80020e2:	6078      	str	r0, [r7, #4]
  uint32_t tmp_sr = hadc->Instance->SR;
 80020e4:	687b      	ldr	r3, [r7, #4]
 80020e6:	681b      	ldr	r3, [r3, #0]
 80020e8:	681b      	ldr	r3, [r3, #0]
 80020ea:	60fb      	str	r3, [r7, #12]
  uint32_t tmp_cr1 = hadc->Instance->CR1;
 80020ec:	687b      	ldr	r3, [r7, #4]
 80020ee:	681b      	ldr	r3, [r3, #0]
 80020f0:	685b      	ldr	r3, [r3, #4]
 80020f2:	60bb      	str	r3, [r7, #8]
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_REGULAR_NB_CONV(hadc->Init.NbrOfConversion));
  
  
  /* ========== Check End of Conversion flag for regular group ========== */
  if((tmp_cr1 & ADC_IT_EOC) == ADC_IT_EOC)
 80020f4:	68bb      	ldr	r3, [r7, #8]
 80020f6:	f003 0320 	and.w	r3, r3, #32
 80020fa:	2b00      	cmp	r3, #0
 80020fc:	d03e      	beq.n	800217c <HAL_ADC_IRQHandler+0xa0>
  {
    if((tmp_sr & ADC_FLAG_EOC) == ADC_FLAG_EOC)
 80020fe:	68fb      	ldr	r3, [r7, #12]
 8002100:	f003 0302 	and.w	r3, r3, #2
 8002104:	2b00      	cmp	r3, #0
 8002106:	d039      	beq.n	800217c <HAL_ADC_IRQHandler+0xa0>
    {
      /* Update state machine on conversion status if not in error state */
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8002108:	687b      	ldr	r3, [r7, #4]
 800210a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800210c:	f003 0310 	and.w	r3, r3, #16
 8002110:	2b00      	cmp	r3, #0
 8002112:	d105      	bne.n	8002120 <HAL_ADC_IRQHandler+0x44>
      {
        /* Set ADC state */
        SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC); 
 8002114:	687b      	ldr	r3, [r7, #4]
 8002116:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002118:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 800211c:	687b      	ldr	r3, [r7, #4]
 800211e:	629a      	str	r2, [r3, #40]	@ 0x28
      /* Determine whether any further conversion upcoming on group regular   */
      /* by external trigger, continuous mode or scan sequence on going.      */
      /* Note: On STM32F1 devices, in case of sequencer enabled               */
      /*       (several ranks selected), end of conversion flag is raised     */
      /*       at the end of the sequence.                                    */
      if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8002120:	687b      	ldr	r3, [r7, #4]
 8002122:	681b      	ldr	r3, [r3, #0]
 8002124:	689b      	ldr	r3, [r3, #8]
 8002126:	f403 2360 	and.w	r3, r3, #917504	@ 0xe0000
 800212a:	f5b3 2f60 	cmp.w	r3, #917504	@ 0xe0000
 800212e:	d11d      	bne.n	800216c <HAL_ADC_IRQHandler+0x90>
         (hadc->Init.ContinuousConvMode == DISABLE)   )
 8002130:	687b      	ldr	r3, [r7, #4]
 8002132:	7b1b      	ldrb	r3, [r3, #12]
      if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8002134:	2b00      	cmp	r3, #0
 8002136:	d119      	bne.n	800216c <HAL_ADC_IRQHandler+0x90>
      {
        /* Disable ADC end of conversion interrupt on group regular */
        __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 8002138:	687b      	ldr	r3, [r7, #4]
 800213a:	681b      	ldr	r3, [r3, #0]
 800213c:	685a      	ldr	r2, [r3, #4]
 800213e:	687b      	ldr	r3, [r7, #4]
 8002140:	681b      	ldr	r3, [r3, #0]
 8002142:	f022 0220 	bic.w	r2, r2, #32
 8002146:	605a      	str	r2, [r3, #4]
        
        /* Set ADC state */
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 8002148:	687b      	ldr	r3, [r7, #4]
 800214a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800214c:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8002150:	687b      	ldr	r3, [r7, #4]
 8002152:	629a      	str	r2, [r3, #40]	@ 0x28
        
        if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8002154:	687b      	ldr	r3, [r7, #4]
 8002156:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002158:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800215c:	2b00      	cmp	r3, #0
 800215e:	d105      	bne.n	800216c <HAL_ADC_IRQHandler+0x90>
        {
          SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8002160:	687b      	ldr	r3, [r7, #4]
 8002162:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002164:	f043 0201 	orr.w	r2, r3, #1
 8002168:	687b      	ldr	r3, [r7, #4]
 800216a:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->ConvCpltCallback(hadc);
#else
      HAL_ADC_ConvCpltCallback(hadc);
 800216c:	6878      	ldr	r0, [r7, #4]
 800216e:	f000 f874 	bl	800225a <HAL_ADC_ConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
      
      /* Clear regular group conversion flag */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 8002172:	687b      	ldr	r3, [r7, #4]
 8002174:	681b      	ldr	r3, [r3, #0]
 8002176:	f06f 0212 	mvn.w	r2, #18
 800217a:	601a      	str	r2, [r3, #0]
    }
  }
  
  /* ========== Check End of Conversion flag for injected group ========== */
  if((tmp_cr1 & ADC_IT_JEOC) == ADC_IT_JEOC)
 800217c:	68bb      	ldr	r3, [r7, #8]
 800217e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002182:	2b00      	cmp	r3, #0
 8002184:	d04d      	beq.n	8002222 <HAL_ADC_IRQHandler+0x146>
  {
    if((tmp_sr & ADC_FLAG_JEOC) == ADC_FLAG_JEOC)
 8002186:	68fb      	ldr	r3, [r7, #12]
 8002188:	f003 0304 	and.w	r3, r3, #4
 800218c:	2b00      	cmp	r3, #0
 800218e:	d048      	beq.n	8002222 <HAL_ADC_IRQHandler+0x146>
    {
      /* Update state machine on conversion status if not in error state */
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8002190:	687b      	ldr	r3, [r7, #4]
 8002192:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002194:	f003 0310 	and.w	r3, r3, #16
 8002198:	2b00      	cmp	r3, #0
 800219a:	d105      	bne.n	80021a8 <HAL_ADC_IRQHandler+0xcc>
      {
        /* Set ADC state */
        SET_BIT(hadc->State, HAL_ADC_STATE_INJ_EOC);
 800219c:	687b      	ldr	r3, [r7, #4]
 800219e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80021a0:	f443 5200 	orr.w	r2, r3, #8192	@ 0x2000
 80021a4:	687b      	ldr	r3, [r7, #4]
 80021a6:	629a      	str	r2, [r3, #40]	@ 0x28
      /* conversion from group regular (same conditions as group regular      */
      /* interruption disabling above).                                       */
      /* Note: On STM32F1 devices, in case of sequencer enabled               */
      /*       (several ranks selected), end of conversion flag is raised     */
      /*       at the end of the sequence.                                    */
      if(ADC_IS_SOFTWARE_START_INJECTED(hadc)                     || 
 80021a8:	687b      	ldr	r3, [r7, #4]
 80021aa:	681b      	ldr	r3, [r3, #0]
 80021ac:	689b      	ldr	r3, [r3, #8]
 80021ae:	f403 43e0 	and.w	r3, r3, #28672	@ 0x7000
 80021b2:	f5b3 4fe0 	cmp.w	r3, #28672	@ 0x7000
 80021b6:	d012      	beq.n	80021de <HAL_ADC_IRQHandler+0x102>
         (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&     
 80021b8:	687b      	ldr	r3, [r7, #4]
 80021ba:	681b      	ldr	r3, [r3, #0]
 80021bc:	685b      	ldr	r3, [r3, #4]
 80021be:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
      if(ADC_IS_SOFTWARE_START_INJECTED(hadc)                     || 
 80021c2:	2b00      	cmp	r3, #0
 80021c4:	d125      	bne.n	8002212 <HAL_ADC_IRQHandler+0x136>
         (ADC_IS_SOFTWARE_START_REGULAR(hadc)        &&
 80021c6:	687b      	ldr	r3, [r7, #4]
 80021c8:	681b      	ldr	r3, [r3, #0]
 80021ca:	689b      	ldr	r3, [r3, #8]
 80021cc:	f403 2360 	and.w	r3, r3, #917504	@ 0xe0000
         (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&     
 80021d0:	f5b3 2f60 	cmp.w	r3, #917504	@ 0xe0000
 80021d4:	d11d      	bne.n	8002212 <HAL_ADC_IRQHandler+0x136>
          (hadc->Init.ContinuousConvMode == DISABLE)   )        )   )
 80021d6:	687b      	ldr	r3, [r7, #4]
 80021d8:	7b1b      	ldrb	r3, [r3, #12]
         (ADC_IS_SOFTWARE_START_REGULAR(hadc)        &&
 80021da:	2b00      	cmp	r3, #0
 80021dc:	d119      	bne.n	8002212 <HAL_ADC_IRQHandler+0x136>
      {
        /* Disable ADC end of conversion interrupt on group injected */
        __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC);
 80021de:	687b      	ldr	r3, [r7, #4]
 80021e0:	681b      	ldr	r3, [r3, #0]
 80021e2:	685a      	ldr	r2, [r3, #4]
 80021e4:	687b      	ldr	r3, [r7, #4]
 80021e6:	681b      	ldr	r3, [r3, #0]
 80021e8:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 80021ec:	605a      	str	r2, [r3, #4]
        
        /* Set ADC state */
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_INJ_BUSY);   
 80021ee:	687b      	ldr	r3, [r7, #4]
 80021f0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80021f2:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 80021f6:	687b      	ldr	r3, [r7, #4]
 80021f8:	629a      	str	r2, [r3, #40]	@ 0x28

        if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_REG_BUSY))
 80021fa:	687b      	ldr	r3, [r7, #4]
 80021fc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80021fe:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002202:	2b00      	cmp	r3, #0
 8002204:	d105      	bne.n	8002212 <HAL_ADC_IRQHandler+0x136>
        { 
          SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8002206:	687b      	ldr	r3, [r7, #4]
 8002208:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800220a:	f043 0201 	orr.w	r2, r3, #1
 800220e:	687b      	ldr	r3, [r7, #4]
 8002210:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Conversion complete callback */ 
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->InjectedConvCpltCallback(hadc);
#else
      HAL_ADCEx_InjectedConvCpltCallback(hadc);
 8002212:	6878      	ldr	r0, [r7, #4]
 8002214:	f000 faa4 	bl	8002760 <HAL_ADCEx_InjectedConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
      
      /* Clear injected group conversion flag */
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_JSTRT | ADC_FLAG_JEOC));
 8002218:	687b      	ldr	r3, [r7, #4]
 800221a:	681b      	ldr	r3, [r3, #0]
 800221c:	f06f 020c 	mvn.w	r2, #12
 8002220:	601a      	str	r2, [r3, #0]
    }
  }
   
  /* ========== Check Analog watchdog flags ========== */
  if((tmp_cr1 & ADC_IT_AWD) == ADC_IT_AWD)
 8002222:	68bb      	ldr	r3, [r7, #8]
 8002224:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002228:	2b00      	cmp	r3, #0
 800222a:	d012      	beq.n	8002252 <HAL_ADC_IRQHandler+0x176>
  {
    if((tmp_sr & ADC_FLAG_AWD) == ADC_FLAG_AWD)
 800222c:	68fb      	ldr	r3, [r7, #12]
 800222e:	f003 0301 	and.w	r3, r3, #1
 8002232:	2b00      	cmp	r3, #0
 8002234:	d00d      	beq.n	8002252 <HAL_ADC_IRQHandler+0x176>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 8002236:	687b      	ldr	r3, [r7, #4]
 8002238:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800223a:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 800223e:	687b      	ldr	r3, [r7, #4]
 8002240:	629a      	str	r2, [r3, #40]	@ 0x28
      
      /* Level out of window callback */ 
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->LevelOutOfWindowCallback(hadc);
#else
      HAL_ADC_LevelOutOfWindowCallback(hadc);
 8002242:	6878      	ldr	r0, [r7, #4]
 8002244:	f000 f812 	bl	800226c <HAL_ADC_LevelOutOfWindowCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
      
      /* Clear the ADC analog watchdog flag */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD);
 8002248:	687b      	ldr	r3, [r7, #4]
 800224a:	681b      	ldr	r3, [r3, #0]
 800224c:	f06f 0201 	mvn.w	r2, #1
 8002250:	601a      	str	r2, [r3, #0]
    }
  }
  
}
 8002252:	bf00      	nop
 8002254:	3710      	adds	r7, #16
 8002256:	46bd      	mov	sp, r7
 8002258:	bd80      	pop	{r7, pc}

0800225a <HAL_ADC_ConvCpltCallback>:
  * @brief  Conversion complete callback in non blocking mode 
  * @param  hadc: ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 800225a:	b480      	push	{r7}
 800225c:	b083      	sub	sp, #12
 800225e:	af00      	add	r7, sp, #0
 8002260:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvCpltCallback must be implemented in the user file.
   */
}
 8002262:	bf00      	nop
 8002264:	370c      	adds	r7, #12
 8002266:	46bd      	mov	sp, r7
 8002268:	bc80      	pop	{r7}
 800226a:	4770      	bx	lr

0800226c <HAL_ADC_LevelOutOfWindowCallback>:
  * @brief  Analog watchdog callback in non blocking mode. 
  * @param  hadc: ADC handle
  * @retval None
  */
__weak void HAL_ADC_LevelOutOfWindowCallback(ADC_HandleTypeDef* hadc)
{
 800226c:	b480      	push	{r7}
 800226e:	b083      	sub	sp, #12
 8002270:	af00      	add	r7, sp, #0
 8002272:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_LevelOutOfWindowCallback must be implemented in the user file.
  */
}
 8002274:	bf00      	nop
 8002276:	370c      	adds	r7, #12
 8002278:	46bd      	mov	sp, r7
 800227a:	bc80      	pop	{r7}
 800227c:	4770      	bx	lr
	...

08002280 <HAL_ADC_ConfigChannel>:
  * @param  hadc: ADC handle
  * @param  sConfig: Structure of ADC channel for regular group.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{ 
 8002280:	b480      	push	{r7}
 8002282:	b085      	sub	sp, #20
 8002284:	af00      	add	r7, sp, #0
 8002286:	6078      	str	r0, [r7, #4]
 8002288:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800228a:	2300      	movs	r3, #0
 800228c:	73fb      	strb	r3, [r7, #15]
  __IO uint32_t wait_loop_index = 0U;
 800228e:	2300      	movs	r3, #0
 8002290:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8002292:	687b      	ldr	r3, [r7, #4]
 8002294:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8002298:	2b01      	cmp	r3, #1
 800229a:	d101      	bne.n	80022a0 <HAL_ADC_ConfigChannel+0x20>
 800229c:	2302      	movs	r3, #2
 800229e:	e0dc      	b.n	800245a <HAL_ADC_ConfigChannel+0x1da>
 80022a0:	687b      	ldr	r3, [r7, #4]
 80022a2:	2201      	movs	r2, #1
 80022a4:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  
  
  /* Regular sequence configuration */
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 80022a8:	683b      	ldr	r3, [r7, #0]
 80022aa:	685b      	ldr	r3, [r3, #4]
 80022ac:	2b06      	cmp	r3, #6
 80022ae:	d81c      	bhi.n	80022ea <HAL_ADC_ConfigChannel+0x6a>
  {
    MODIFY_REG(hadc->Instance->SQR3                        ,
 80022b0:	687b      	ldr	r3, [r7, #4]
 80022b2:	681b      	ldr	r3, [r3, #0]
 80022b4:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 80022b6:	683b      	ldr	r3, [r7, #0]
 80022b8:	685a      	ldr	r2, [r3, #4]
 80022ba:	4613      	mov	r3, r2
 80022bc:	009b      	lsls	r3, r3, #2
 80022be:	4413      	add	r3, r2
 80022c0:	3b05      	subs	r3, #5
 80022c2:	221f      	movs	r2, #31
 80022c4:	fa02 f303 	lsl.w	r3, r2, r3
 80022c8:	43db      	mvns	r3, r3
 80022ca:	4019      	ands	r1, r3
 80022cc:	683b      	ldr	r3, [r7, #0]
 80022ce:	6818      	ldr	r0, [r3, #0]
 80022d0:	683b      	ldr	r3, [r7, #0]
 80022d2:	685a      	ldr	r2, [r3, #4]
 80022d4:	4613      	mov	r3, r2
 80022d6:	009b      	lsls	r3, r3, #2
 80022d8:	4413      	add	r3, r2
 80022da:	3b05      	subs	r3, #5
 80022dc:	fa00 f203 	lsl.w	r2, r0, r3
 80022e0:	687b      	ldr	r3, [r7, #4]
 80022e2:	681b      	ldr	r3, [r3, #0]
 80022e4:	430a      	orrs	r2, r1
 80022e6:	635a      	str	r2, [r3, #52]	@ 0x34
 80022e8:	e03c      	b.n	8002364 <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank)    ,
               ADC_SQR3_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 80022ea:	683b      	ldr	r3, [r7, #0]
 80022ec:	685b      	ldr	r3, [r3, #4]
 80022ee:	2b0c      	cmp	r3, #12
 80022f0:	d81c      	bhi.n	800232c <HAL_ADC_ConfigChannel+0xac>
  {
    MODIFY_REG(hadc->Instance->SQR2                        ,
 80022f2:	687b      	ldr	r3, [r7, #4]
 80022f4:	681b      	ldr	r3, [r3, #0]
 80022f6:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 80022f8:	683b      	ldr	r3, [r7, #0]
 80022fa:	685a      	ldr	r2, [r3, #4]
 80022fc:	4613      	mov	r3, r2
 80022fe:	009b      	lsls	r3, r3, #2
 8002300:	4413      	add	r3, r2
 8002302:	3b23      	subs	r3, #35	@ 0x23
 8002304:	221f      	movs	r2, #31
 8002306:	fa02 f303 	lsl.w	r3, r2, r3
 800230a:	43db      	mvns	r3, r3
 800230c:	4019      	ands	r1, r3
 800230e:	683b      	ldr	r3, [r7, #0]
 8002310:	6818      	ldr	r0, [r3, #0]
 8002312:	683b      	ldr	r3, [r7, #0]
 8002314:	685a      	ldr	r2, [r3, #4]
 8002316:	4613      	mov	r3, r2
 8002318:	009b      	lsls	r3, r3, #2
 800231a:	4413      	add	r3, r2
 800231c:	3b23      	subs	r3, #35	@ 0x23
 800231e:	fa00 f203 	lsl.w	r2, r0, r3
 8002322:	687b      	ldr	r3, [r7, #4]
 8002324:	681b      	ldr	r3, [r3, #0]
 8002326:	430a      	orrs	r2, r1
 8002328:	631a      	str	r2, [r3, #48]	@ 0x30
 800232a:	e01b      	b.n	8002364 <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR2_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 13 to 16 */
  else
  {
    MODIFY_REG(hadc->Instance->SQR1                        ,
 800232c:	687b      	ldr	r3, [r7, #4]
 800232e:	681b      	ldr	r3, [r3, #0]
 8002330:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8002332:	683b      	ldr	r3, [r7, #0]
 8002334:	685a      	ldr	r2, [r3, #4]
 8002336:	4613      	mov	r3, r2
 8002338:	009b      	lsls	r3, r3, #2
 800233a:	4413      	add	r3, r2
 800233c:	3b41      	subs	r3, #65	@ 0x41
 800233e:	221f      	movs	r2, #31
 8002340:	fa02 f303 	lsl.w	r3, r2, r3
 8002344:	43db      	mvns	r3, r3
 8002346:	4019      	ands	r1, r3
 8002348:	683b      	ldr	r3, [r7, #0]
 800234a:	6818      	ldr	r0, [r3, #0]
 800234c:	683b      	ldr	r3, [r7, #0]
 800234e:	685a      	ldr	r2, [r3, #4]
 8002350:	4613      	mov	r3, r2
 8002352:	009b      	lsls	r3, r3, #2
 8002354:	4413      	add	r3, r2
 8002356:	3b41      	subs	r3, #65	@ 0x41
 8002358:	fa00 f203 	lsl.w	r2, r0, r3
 800235c:	687b      	ldr	r3, [r7, #4]
 800235e:	681b      	ldr	r3, [r3, #0]
 8002360:	430a      	orrs	r2, r1
 8002362:	62da      	str	r2, [r3, #44]	@ 0x2c
  }
  
  
  /* Channel sampling time configuration */
  /* For channels 10 to 17 */
  if (sConfig->Channel >= ADC_CHANNEL_10)
 8002364:	683b      	ldr	r3, [r7, #0]
 8002366:	681b      	ldr	r3, [r3, #0]
 8002368:	2b09      	cmp	r3, #9
 800236a:	d91c      	bls.n	80023a6 <HAL_ADC_ConfigChannel+0x126>
  {
    MODIFY_REG(hadc->Instance->SMPR1                             ,
 800236c:	687b      	ldr	r3, [r7, #4]
 800236e:	681b      	ldr	r3, [r3, #0]
 8002370:	68d9      	ldr	r1, [r3, #12]
 8002372:	683b      	ldr	r3, [r7, #0]
 8002374:	681a      	ldr	r2, [r3, #0]
 8002376:	4613      	mov	r3, r2
 8002378:	005b      	lsls	r3, r3, #1
 800237a:	4413      	add	r3, r2
 800237c:	3b1e      	subs	r3, #30
 800237e:	2207      	movs	r2, #7
 8002380:	fa02 f303 	lsl.w	r3, r2, r3
 8002384:	43db      	mvns	r3, r3
 8002386:	4019      	ands	r1, r3
 8002388:	683b      	ldr	r3, [r7, #0]
 800238a:	6898      	ldr	r0, [r3, #8]
 800238c:	683b      	ldr	r3, [r7, #0]
 800238e:	681a      	ldr	r2, [r3, #0]
 8002390:	4613      	mov	r3, r2
 8002392:	005b      	lsls	r3, r3, #1
 8002394:	4413      	add	r3, r2
 8002396:	3b1e      	subs	r3, #30
 8002398:	fa00 f203 	lsl.w	r2, r0, r3
 800239c:	687b      	ldr	r3, [r7, #4]
 800239e:	681b      	ldr	r3, [r3, #0]
 80023a0:	430a      	orrs	r2, r1
 80023a2:	60da      	str	r2, [r3, #12]
 80023a4:	e019      	b.n	80023da <HAL_ADC_ConfigChannel+0x15a>
               ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel)      ,
               ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel) );
  }
  else /* For channels 0 to 9 */
  {
    MODIFY_REG(hadc->Instance->SMPR2                             ,
 80023a6:	687b      	ldr	r3, [r7, #4]
 80023a8:	681b      	ldr	r3, [r3, #0]
 80023aa:	6919      	ldr	r1, [r3, #16]
 80023ac:	683b      	ldr	r3, [r7, #0]
 80023ae:	681a      	ldr	r2, [r3, #0]
 80023b0:	4613      	mov	r3, r2
 80023b2:	005b      	lsls	r3, r3, #1
 80023b4:	4413      	add	r3, r2
 80023b6:	2207      	movs	r2, #7
 80023b8:	fa02 f303 	lsl.w	r3, r2, r3
 80023bc:	43db      	mvns	r3, r3
 80023be:	4019      	ands	r1, r3
 80023c0:	683b      	ldr	r3, [r7, #0]
 80023c2:	6898      	ldr	r0, [r3, #8]
 80023c4:	683b      	ldr	r3, [r7, #0]
 80023c6:	681a      	ldr	r2, [r3, #0]
 80023c8:	4613      	mov	r3, r2
 80023ca:	005b      	lsls	r3, r3, #1
 80023cc:	4413      	add	r3, r2
 80023ce:	fa00 f203 	lsl.w	r2, r0, r3
 80023d2:	687b      	ldr	r3, [r7, #4]
 80023d4:	681b      	ldr	r3, [r3, #0]
 80023d6:	430a      	orrs	r2, r1
 80023d8:	611a      	str	r2, [r3, #16]
               ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel) );
  }
  
  /* If ADC1 Channel_16 or Channel_17 is selected, enable Temperature sensor  */
  /* and VREFINT measurement path.                                            */
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 80023da:	683b      	ldr	r3, [r7, #0]
 80023dc:	681b      	ldr	r3, [r3, #0]
 80023de:	2b10      	cmp	r3, #16
 80023e0:	d003      	beq.n	80023ea <HAL_ADC_ConfigChannel+0x16a>
      (sConfig->Channel == ADC_CHANNEL_VREFINT)      )
 80023e2:	683b      	ldr	r3, [r7, #0]
 80023e4:	681b      	ldr	r3, [r3, #0]
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 80023e6:	2b11      	cmp	r3, #17
 80023e8:	d132      	bne.n	8002450 <HAL_ADC_ConfigChannel+0x1d0>
  {
    /* For STM32F1 devices with several ADC: Only ADC1 can access internal    */
    /* measurement channels (VrefInt/TempSensor). If these channels are       */
    /* intended to be set on other ADC instances, an error is reported.       */
    if (hadc->Instance == ADC1)
 80023ea:	687b      	ldr	r3, [r7, #4]
 80023ec:	681b      	ldr	r3, [r3, #0]
 80023ee:	4a1d      	ldr	r2, [pc, #116]	@ (8002464 <HAL_ADC_ConfigChannel+0x1e4>)
 80023f0:	4293      	cmp	r3, r2
 80023f2:	d125      	bne.n	8002440 <HAL_ADC_ConfigChannel+0x1c0>
    {
      if (READ_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE) == RESET)
 80023f4:	687b      	ldr	r3, [r7, #4]
 80023f6:	681b      	ldr	r3, [r3, #0]
 80023f8:	689b      	ldr	r3, [r3, #8]
 80023fa:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80023fe:	2b00      	cmp	r3, #0
 8002400:	d126      	bne.n	8002450 <HAL_ADC_ConfigChannel+0x1d0>
      {
        SET_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE);
 8002402:	687b      	ldr	r3, [r7, #4]
 8002404:	681b      	ldr	r3, [r3, #0]
 8002406:	689a      	ldr	r2, [r3, #8]
 8002408:	687b      	ldr	r3, [r7, #4]
 800240a:	681b      	ldr	r3, [r3, #0]
 800240c:	f442 0200 	orr.w	r2, r2, #8388608	@ 0x800000
 8002410:	609a      	str	r2, [r3, #8]
        
        if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8002412:	683b      	ldr	r3, [r7, #0]
 8002414:	681b      	ldr	r3, [r3, #0]
 8002416:	2b10      	cmp	r3, #16
 8002418:	d11a      	bne.n	8002450 <HAL_ADC_ConfigChannel+0x1d0>
        {
          /* Delay for temperature sensor stabilization time */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 800241a:	4b13      	ldr	r3, [pc, #76]	@ (8002468 <HAL_ADC_ConfigChannel+0x1e8>)
 800241c:	681b      	ldr	r3, [r3, #0]
 800241e:	4a13      	ldr	r2, [pc, #76]	@ (800246c <HAL_ADC_ConfigChannel+0x1ec>)
 8002420:	fba2 2303 	umull	r2, r3, r2, r3
 8002424:	0c9a      	lsrs	r2, r3, #18
 8002426:	4613      	mov	r3, r2
 8002428:	009b      	lsls	r3, r3, #2
 800242a:	4413      	add	r3, r2
 800242c:	005b      	lsls	r3, r3, #1
 800242e:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8002430:	e002      	b.n	8002438 <HAL_ADC_ConfigChannel+0x1b8>
          {
            wait_loop_index--;
 8002432:	68bb      	ldr	r3, [r7, #8]
 8002434:	3b01      	subs	r3, #1
 8002436:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8002438:	68bb      	ldr	r3, [r7, #8]
 800243a:	2b00      	cmp	r3, #0
 800243c:	d1f9      	bne.n	8002432 <HAL_ADC_ConfigChannel+0x1b2>
 800243e:	e007      	b.n	8002450 <HAL_ADC_ConfigChannel+0x1d0>
      }
    }
    else
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002440:	687b      	ldr	r3, [r7, #4]
 8002442:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002444:	f043 0220 	orr.w	r2, r3, #32
 8002448:	687b      	ldr	r3, [r7, #4]
 800244a:	629a      	str	r2, [r3, #40]	@ 0x28
      
      tmp_hal_status = HAL_ERROR;
 800244c:	2301      	movs	r3, #1
 800244e:	73fb      	strb	r3, [r7, #15]
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8002450:	687b      	ldr	r3, [r7, #4]
 8002452:	2200      	movs	r2, #0
 8002454:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  
  /* Return function status */
  return tmp_hal_status;
 8002458:	7bfb      	ldrb	r3, [r7, #15]
}
 800245a:	4618      	mov	r0, r3
 800245c:	3714      	adds	r7, #20
 800245e:	46bd      	mov	sp, r7
 8002460:	bc80      	pop	{r7}
 8002462:	4770      	bx	lr
 8002464:	40012400 	.word	0x40012400
 8002468:	2000041c 	.word	0x2000041c
 800246c:	431bde83 	.word	0x431bde83

08002470 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef* hadc)
{
 8002470:	b580      	push	{r7, lr}
 8002472:	b084      	sub	sp, #16
 8002474:	af00      	add	r7, sp, #0
 8002476:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8002478:	2300      	movs	r3, #0
 800247a:	60fb      	str	r3, [r7, #12]
  __IO uint32_t wait_loop_index = 0U;
 800247c:	2300      	movs	r3, #0
 800247e:	60bb      	str	r3, [r7, #8]
  
  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (ADC_IS_ENABLE(hadc) == RESET)
 8002480:	687b      	ldr	r3, [r7, #4]
 8002482:	681b      	ldr	r3, [r3, #0]
 8002484:	689b      	ldr	r3, [r3, #8]
 8002486:	f003 0301 	and.w	r3, r3, #1
 800248a:	2b01      	cmp	r3, #1
 800248c:	d040      	beq.n	8002510 <ADC_Enable+0xa0>
  {
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 800248e:	687b      	ldr	r3, [r7, #4]
 8002490:	681b      	ldr	r3, [r3, #0]
 8002492:	689a      	ldr	r2, [r3, #8]
 8002494:	687b      	ldr	r3, [r7, #4]
 8002496:	681b      	ldr	r3, [r3, #0]
 8002498:	f042 0201 	orr.w	r2, r2, #1
 800249c:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    wait_loop_index = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 800249e:	4b1f      	ldr	r3, [pc, #124]	@ (800251c <ADC_Enable+0xac>)
 80024a0:	681b      	ldr	r3, [r3, #0]
 80024a2:	4a1f      	ldr	r2, [pc, #124]	@ (8002520 <ADC_Enable+0xb0>)
 80024a4:	fba2 2303 	umull	r2, r3, r2, r3
 80024a8:	0c9b      	lsrs	r3, r3, #18
 80024aa:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 80024ac:	e002      	b.n	80024b4 <ADC_Enable+0x44>
    {
      wait_loop_index--;
 80024ae:	68bb      	ldr	r3, [r7, #8]
 80024b0:	3b01      	subs	r3, #1
 80024b2:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 80024b4:	68bb      	ldr	r3, [r7, #8]
 80024b6:	2b00      	cmp	r3, #0
 80024b8:	d1f9      	bne.n	80024ae <ADC_Enable+0x3e>
    }
    
    /* Get tick count */
    tickstart = HAL_GetTick();
 80024ba:	f7ff fc13 	bl	8001ce4 <HAL_GetTick>
 80024be:	60f8      	str	r0, [r7, #12]

    /* Wait for ADC effectively enabled */
    while(ADC_IS_ENABLE(hadc) == RESET)
 80024c0:	e01f      	b.n	8002502 <ADC_Enable+0x92>
    {
      if((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 80024c2:	f7ff fc0f 	bl	8001ce4 <HAL_GetTick>
 80024c6:	4602      	mov	r2, r0
 80024c8:	68fb      	ldr	r3, [r7, #12]
 80024ca:	1ad3      	subs	r3, r2, r3
 80024cc:	2b02      	cmp	r3, #2
 80024ce:	d918      	bls.n	8002502 <ADC_Enable+0x92>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(ADC_IS_ENABLE(hadc) == RESET)
 80024d0:	687b      	ldr	r3, [r7, #4]
 80024d2:	681b      	ldr	r3, [r3, #0]
 80024d4:	689b      	ldr	r3, [r3, #8]
 80024d6:	f003 0301 	and.w	r3, r3, #1
 80024da:	2b01      	cmp	r3, #1
 80024dc:	d011      	beq.n	8002502 <ADC_Enable+0x92>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80024de:	687b      	ldr	r3, [r7, #4]
 80024e0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80024e2:	f043 0210 	orr.w	r2, r3, #16
 80024e6:	687b      	ldr	r3, [r7, #4]
 80024e8:	629a      	str	r2, [r3, #40]	@ 0x28

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80024ea:	687b      	ldr	r3, [r7, #4]
 80024ec:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80024ee:	f043 0201 	orr.w	r2, r3, #1
 80024f2:	687b      	ldr	r3, [r7, #4]
 80024f4:	62da      	str	r2, [r3, #44]	@ 0x2c

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 80024f6:	687b      	ldr	r3, [r7, #4]
 80024f8:	2200      	movs	r2, #0
 80024fa:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

          return HAL_ERROR;
 80024fe:	2301      	movs	r3, #1
 8002500:	e007      	b.n	8002512 <ADC_Enable+0xa2>
    while(ADC_IS_ENABLE(hadc) == RESET)
 8002502:	687b      	ldr	r3, [r7, #4]
 8002504:	681b      	ldr	r3, [r3, #0]
 8002506:	689b      	ldr	r3, [r3, #8]
 8002508:	f003 0301 	and.w	r3, r3, #1
 800250c:	2b01      	cmp	r3, #1
 800250e:	d1d8      	bne.n	80024c2 <ADC_Enable+0x52>
      }
    }
  }
   
  /* Return HAL status */
  return HAL_OK;
 8002510:	2300      	movs	r3, #0
}
 8002512:	4618      	mov	r0, r3
 8002514:	3710      	adds	r7, #16
 8002516:	46bd      	mov	sp, r7
 8002518:	bd80      	pop	{r7, pc}
 800251a:	bf00      	nop
 800251c:	2000041c 	.word	0x2000041c
 8002520:	431bde83 	.word	0x431bde83

08002524 <ADC_ConversionStop_Disable>:
  *         stopped to disable the ADC.
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_ConversionStop_Disable(ADC_HandleTypeDef* hadc)
{
 8002524:	b580      	push	{r7, lr}
 8002526:	b084      	sub	sp, #16
 8002528:	af00      	add	r7, sp, #0
 800252a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 800252c:	2300      	movs	r3, #0
 800252e:	60fb      	str	r3, [r7, #12]
  
  /* Verification if ADC is not already disabled */
  if (ADC_IS_ENABLE(hadc) != RESET)
 8002530:	687b      	ldr	r3, [r7, #4]
 8002532:	681b      	ldr	r3, [r3, #0]
 8002534:	689b      	ldr	r3, [r3, #8]
 8002536:	f003 0301 	and.w	r3, r3, #1
 800253a:	2b01      	cmp	r3, #1
 800253c:	d12e      	bne.n	800259c <ADC_ConversionStop_Disable+0x78>
  {
    /* Disable the ADC peripheral */
    __HAL_ADC_DISABLE(hadc);
 800253e:	687b      	ldr	r3, [r7, #4]
 8002540:	681b      	ldr	r3, [r3, #0]
 8002542:	689a      	ldr	r2, [r3, #8]
 8002544:	687b      	ldr	r3, [r7, #4]
 8002546:	681b      	ldr	r3, [r3, #0]
 8002548:	f022 0201 	bic.w	r2, r2, #1
 800254c:	609a      	str	r2, [r3, #8]
     
    /* Get tick count */
    tickstart = HAL_GetTick();
 800254e:	f7ff fbc9 	bl	8001ce4 <HAL_GetTick>
 8002552:	60f8      	str	r0, [r7, #12]
    
    /* Wait for ADC effectively disabled */
    while(ADC_IS_ENABLE(hadc) != RESET)
 8002554:	e01b      	b.n	800258e <ADC_ConversionStop_Disable+0x6a>
    {
      if((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 8002556:	f7ff fbc5 	bl	8001ce4 <HAL_GetTick>
 800255a:	4602      	mov	r2, r0
 800255c:	68fb      	ldr	r3, [r7, #12]
 800255e:	1ad3      	subs	r3, r2, r3
 8002560:	2b02      	cmp	r3, #2
 8002562:	d914      	bls.n	800258e <ADC_ConversionStop_Disable+0x6a>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(ADC_IS_ENABLE(hadc) != RESET)
 8002564:	687b      	ldr	r3, [r7, #4]
 8002566:	681b      	ldr	r3, [r3, #0]
 8002568:	689b      	ldr	r3, [r3, #8]
 800256a:	f003 0301 	and.w	r3, r3, #1
 800256e:	2b01      	cmp	r3, #1
 8002570:	d10d      	bne.n	800258e <ADC_ConversionStop_Disable+0x6a>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002572:	687b      	ldr	r3, [r7, #4]
 8002574:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002576:	f043 0210 	orr.w	r2, r3, #16
 800257a:	687b      	ldr	r3, [r7, #4]
 800257c:	629a      	str	r2, [r3, #40]	@ 0x28

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800257e:	687b      	ldr	r3, [r7, #4]
 8002580:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002582:	f043 0201 	orr.w	r2, r3, #1
 8002586:	687b      	ldr	r3, [r7, #4]
 8002588:	62da      	str	r2, [r3, #44]	@ 0x2c

          return HAL_ERROR;
 800258a:	2301      	movs	r3, #1
 800258c:	e007      	b.n	800259e <ADC_ConversionStop_Disable+0x7a>
    while(ADC_IS_ENABLE(hadc) != RESET)
 800258e:	687b      	ldr	r3, [r7, #4]
 8002590:	681b      	ldr	r3, [r3, #0]
 8002592:	689b      	ldr	r3, [r3, #8]
 8002594:	f003 0301 	and.w	r3, r3, #1
 8002598:	2b01      	cmp	r3, #1
 800259a:	d0dc      	beq.n	8002556 <ADC_ConversionStop_Disable+0x32>
      }
    }
  }
  
  /* Return HAL status */
  return HAL_OK;
 800259c:	2300      	movs	r3, #0
}
 800259e:	4618      	mov	r0, r3
 80025a0:	3710      	adds	r7, #16
 80025a2:	46bd      	mov	sp, r7
 80025a4:	bd80      	pop	{r7, pc}
	...

080025a8 <HAL_ADCEx_Calibration_Start>:
  *         the completion of this function.
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_Calibration_Start(ADC_HandleTypeDef* hadc)
{
 80025a8:	b590      	push	{r4, r7, lr}
 80025aa:	b087      	sub	sp, #28
 80025ac:	af00      	add	r7, sp, #0
 80025ae:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80025b0:	2300      	movs	r3, #0
 80025b2:	75fb      	strb	r3, [r7, #23]
  uint32_t tickstart;
  __IO uint32_t wait_loop_index = 0U;
 80025b4:	2300      	movs	r3, #0
 80025b6:	60fb      	str	r3, [r7, #12]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Process locked */
  __HAL_LOCK(hadc);
 80025b8:	687b      	ldr	r3, [r7, #4]
 80025ba:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 80025be:	2b01      	cmp	r3, #1
 80025c0:	d101      	bne.n	80025c6 <HAL_ADCEx_Calibration_Start+0x1e>
 80025c2:	2302      	movs	r3, #2
 80025c4:	e097      	b.n	80026f6 <HAL_ADCEx_Calibration_Start+0x14e>
 80025c6:	687b      	ldr	r3, [r7, #4]
 80025c8:	2201      	movs	r2, #1
 80025ca:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
    
   /* 1. Disable ADC peripheral                                                 */
   tmp_hal_status = ADC_ConversionStop_Disable(hadc);
 80025ce:	6878      	ldr	r0, [r7, #4]
 80025d0:	f7ff ffa8 	bl	8002524 <ADC_ConversionStop_Disable>
 80025d4:	4603      	mov	r3, r0
 80025d6:	75fb      	strb	r3, [r7, #23]
  
   /* 2. Calibration prerequisite delay before starting the calibration.       */
   /*    - ADC must be enabled for at least two ADC clock cycles               */
   tmp_hal_status = ADC_Enable(hadc);
 80025d8:	6878      	ldr	r0, [r7, #4]
 80025da:	f7ff ff49 	bl	8002470 <ADC_Enable>
 80025de:	4603      	mov	r3, r0
 80025e0:	75fb      	strb	r3, [r7, #23]

   /* Check if ADC is effectively enabled */
   if (tmp_hal_status == HAL_OK)
 80025e2:	7dfb      	ldrb	r3, [r7, #23]
 80025e4:	2b00      	cmp	r3, #0
 80025e6:	f040 8081 	bne.w	80026ec <HAL_ADCEx_Calibration_Start+0x144>
   {
     /* Set ADC state */
     ADC_STATE_CLR_SET(hadc->State,
 80025ea:	687b      	ldr	r3, [r7, #4]
 80025ec:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80025ee:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 80025f2:	f023 0302 	bic.w	r3, r3, #2
 80025f6:	f043 0202 	orr.w	r2, r3, #2
 80025fa:	687b      	ldr	r3, [r7, #4]
 80025fc:	629a      	str	r2, [r3, #40]	@ 0x28
    
    /* Hardware prerequisite: delay before starting the calibration.          */
    /*  - Computation of CPU clock cycles corresponding to ADC clock cycles.  */
    /*  - Wait for the expected ADC clock cycles delay */
    wait_loop_index = ((SystemCoreClock
                        / HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_ADC))
 80025fe:	4b40      	ldr	r3, [pc, #256]	@ (8002700 <HAL_ADCEx_Calibration_Start+0x158>)
 8002600:	681c      	ldr	r4, [r3, #0]
 8002602:	2002      	movs	r0, #2
 8002604:	f001 f9ec 	bl	80039e0 <HAL_RCCEx_GetPeriphCLKFreq>
 8002608:	4603      	mov	r3, r0
 800260a:	fbb4 f3f3 	udiv	r3, r4, r3
                       * ADC_PRECALIBRATION_DELAY_ADCCLOCKCYCLES        );
 800260e:	005b      	lsls	r3, r3, #1
    wait_loop_index = ((SystemCoreClock
 8002610:	60fb      	str	r3, [r7, #12]

    while(wait_loop_index != 0U)
 8002612:	e002      	b.n	800261a <HAL_ADCEx_Calibration_Start+0x72>
    {
      wait_loop_index--;
 8002614:	68fb      	ldr	r3, [r7, #12]
 8002616:	3b01      	subs	r3, #1
 8002618:	60fb      	str	r3, [r7, #12]
    while(wait_loop_index != 0U)
 800261a:	68fb      	ldr	r3, [r7, #12]
 800261c:	2b00      	cmp	r3, #0
 800261e:	d1f9      	bne.n	8002614 <HAL_ADCEx_Calibration_Start+0x6c>
    }

    /* 3. Resets ADC calibration registers */  
    SET_BIT(hadc->Instance->CR2, ADC_CR2_RSTCAL);
 8002620:	687b      	ldr	r3, [r7, #4]
 8002622:	681b      	ldr	r3, [r3, #0]
 8002624:	689a      	ldr	r2, [r3, #8]
 8002626:	687b      	ldr	r3, [r7, #4]
 8002628:	681b      	ldr	r3, [r3, #0]
 800262a:	f042 0208 	orr.w	r2, r2, #8
 800262e:	609a      	str	r2, [r3, #8]
    
    tickstart = HAL_GetTick();  
 8002630:	f7ff fb58 	bl	8001ce4 <HAL_GetTick>
 8002634:	6138      	str	r0, [r7, #16]

    /* Wait for calibration reset completion */
    while(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_RSTCAL))
 8002636:	e01b      	b.n	8002670 <HAL_ADCEx_Calibration_Start+0xc8>
    {
      if((HAL_GetTick() - tickstart) > ADC_CALIBRATION_TIMEOUT)
 8002638:	f7ff fb54 	bl	8001ce4 <HAL_GetTick>
 800263c:	4602      	mov	r2, r0
 800263e:	693b      	ldr	r3, [r7, #16]
 8002640:	1ad3      	subs	r3, r2, r3
 8002642:	2b0a      	cmp	r3, #10
 8002644:	d914      	bls.n	8002670 <HAL_ADCEx_Calibration_Start+0xc8>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_RSTCAL))
 8002646:	687b      	ldr	r3, [r7, #4]
 8002648:	681b      	ldr	r3, [r3, #0]
 800264a:	689b      	ldr	r3, [r3, #8]
 800264c:	f003 0308 	and.w	r3, r3, #8
 8002650:	2b00      	cmp	r3, #0
 8002652:	d00d      	beq.n	8002670 <HAL_ADCEx_Calibration_Start+0xc8>
        {
          /* Update ADC state machine to error */
          ADC_STATE_CLR_SET(hadc->State,
 8002654:	687b      	ldr	r3, [r7, #4]
 8002656:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002658:	f023 0312 	bic.w	r3, r3, #18
 800265c:	f043 0210 	orr.w	r2, r3, #16
 8002660:	687b      	ldr	r3, [r7, #4]
 8002662:	629a      	str	r2, [r3, #40]	@ 0x28
                            HAL_ADC_STATE_BUSY_INTERNAL,
                            HAL_ADC_STATE_ERROR_INTERNAL);

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 8002664:	687b      	ldr	r3, [r7, #4]
 8002666:	2200      	movs	r2, #0
 8002668:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

          return HAL_ERROR;
 800266c:	2301      	movs	r3, #1
 800266e:	e042      	b.n	80026f6 <HAL_ADCEx_Calibration_Start+0x14e>
    while(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_RSTCAL))
 8002670:	687b      	ldr	r3, [r7, #4]
 8002672:	681b      	ldr	r3, [r3, #0]
 8002674:	689b      	ldr	r3, [r3, #8]
 8002676:	f003 0308 	and.w	r3, r3, #8
 800267a:	2b00      	cmp	r3, #0
 800267c:	d1dc      	bne.n	8002638 <HAL_ADCEx_Calibration_Start+0x90>
        }
      }
    }
    
    /* 4. Start ADC calibration */
    SET_BIT(hadc->Instance->CR2, ADC_CR2_CAL);
 800267e:	687b      	ldr	r3, [r7, #4]
 8002680:	681b      	ldr	r3, [r3, #0]
 8002682:	689a      	ldr	r2, [r3, #8]
 8002684:	687b      	ldr	r3, [r7, #4]
 8002686:	681b      	ldr	r3, [r3, #0]
 8002688:	f042 0204 	orr.w	r2, r2, #4
 800268c:	609a      	str	r2, [r3, #8]
    
    tickstart = HAL_GetTick();  
 800268e:	f7ff fb29 	bl	8001ce4 <HAL_GetTick>
 8002692:	6138      	str	r0, [r7, #16]

    /* Wait for calibration completion */
    while(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_CAL))
 8002694:	e01b      	b.n	80026ce <HAL_ADCEx_Calibration_Start+0x126>
    {
      if((HAL_GetTick() - tickstart) > ADC_CALIBRATION_TIMEOUT)
 8002696:	f7ff fb25 	bl	8001ce4 <HAL_GetTick>
 800269a:	4602      	mov	r2, r0
 800269c:	693b      	ldr	r3, [r7, #16]
 800269e:	1ad3      	subs	r3, r2, r3
 80026a0:	2b0a      	cmp	r3, #10
 80026a2:	d914      	bls.n	80026ce <HAL_ADCEx_Calibration_Start+0x126>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_CAL))
 80026a4:	687b      	ldr	r3, [r7, #4]
 80026a6:	681b      	ldr	r3, [r3, #0]
 80026a8:	689b      	ldr	r3, [r3, #8]
 80026aa:	f003 0304 	and.w	r3, r3, #4
 80026ae:	2b00      	cmp	r3, #0
 80026b0:	d00d      	beq.n	80026ce <HAL_ADCEx_Calibration_Start+0x126>
        {
          /* Update ADC state machine to error */
          ADC_STATE_CLR_SET(hadc->State,
 80026b2:	687b      	ldr	r3, [r7, #4]
 80026b4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80026b6:	f023 0312 	bic.w	r3, r3, #18
 80026ba:	f043 0210 	orr.w	r2, r3, #16
 80026be:	687b      	ldr	r3, [r7, #4]
 80026c0:	629a      	str	r2, [r3, #40]	@ 0x28
                            HAL_ADC_STATE_BUSY_INTERNAL,
                            HAL_ADC_STATE_ERROR_INTERNAL);

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 80026c2:	687b      	ldr	r3, [r7, #4]
 80026c4:	2200      	movs	r2, #0
 80026c6:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

          return HAL_ERROR;
 80026ca:	2301      	movs	r3, #1
 80026cc:	e013      	b.n	80026f6 <HAL_ADCEx_Calibration_Start+0x14e>
    while(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_CAL))
 80026ce:	687b      	ldr	r3, [r7, #4]
 80026d0:	681b      	ldr	r3, [r3, #0]
 80026d2:	689b      	ldr	r3, [r3, #8]
 80026d4:	f003 0304 	and.w	r3, r3, #4
 80026d8:	2b00      	cmp	r3, #0
 80026da:	d1dc      	bne.n	8002696 <HAL_ADCEx_Calibration_Start+0xee>
        }
      }
    }
    
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80026dc:	687b      	ldr	r3, [r7, #4]
 80026de:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80026e0:	f023 0303 	bic.w	r3, r3, #3
 80026e4:	f043 0201 	orr.w	r2, r3, #1
 80026e8:	687b      	ldr	r3, [r7, #4]
 80026ea:	629a      	str	r2, [r3, #40]	@ 0x28
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80026ec:	687b      	ldr	r3, [r7, #4]
 80026ee:	2200      	movs	r2, #0
 80026f0:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  
  /* Return function status */
  return tmp_hal_status;
 80026f4:	7dfb      	ldrb	r3, [r7, #23]
}
 80026f6:	4618      	mov	r0, r3
 80026f8:	371c      	adds	r7, #28
 80026fa:	46bd      	mov	sp, r7
 80026fc:	bd90      	pop	{r4, r7, pc}
 80026fe:	bf00      	nop
 8002700:	2000041c 	.word	0x2000041c

08002704 <HAL_ADCEx_InjectedGetValue>:
  *            @arg ADC_INJECTED_RANK_3: Injected Channel3 selected
  *            @arg ADC_INJECTED_RANK_4: Injected Channel4 selected
  * @retval ADC group injected conversion data
  */
uint32_t HAL_ADCEx_InjectedGetValue(ADC_HandleTypeDef* hadc, uint32_t InjectedRank)
{
 8002704:	b480      	push	{r7}
 8002706:	b085      	sub	sp, #20
 8002708:	af00      	add	r7, sp, #0
 800270a:	6078      	str	r0, [r7, #4]
 800270c:	6039      	str	r1, [r7, #0]
  uint32_t tmp_jdr = 0U;
 800270e:	2300      	movs	r3, #0
 8002710:	60fb      	str	r3, [r7, #12]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_INJECTED_RANK(InjectedRank));
  
  /* Get ADC converted value */ 
  switch(InjectedRank)
 8002712:	683b      	ldr	r3, [r7, #0]
 8002714:	2b04      	cmp	r3, #4
 8002716:	d009      	beq.n	800272c <HAL_ADCEx_InjectedGetValue+0x28>
 8002718:	683b      	ldr	r3, [r7, #0]
 800271a:	2b04      	cmp	r3, #4
 800271c:	d815      	bhi.n	800274a <HAL_ADCEx_InjectedGetValue+0x46>
 800271e:	683b      	ldr	r3, [r7, #0]
 8002720:	2b02      	cmp	r3, #2
 8002722:	d00d      	beq.n	8002740 <HAL_ADCEx_InjectedGetValue+0x3c>
 8002724:	683b      	ldr	r3, [r7, #0]
 8002726:	2b03      	cmp	r3, #3
 8002728:	d005      	beq.n	8002736 <HAL_ADCEx_InjectedGetValue+0x32>
 800272a:	e00e      	b.n	800274a <HAL_ADCEx_InjectedGetValue+0x46>
  {  
    case ADC_INJECTED_RANK_4: 
      tmp_jdr = hadc->Instance->JDR4;
 800272c:	687b      	ldr	r3, [r7, #4]
 800272e:	681b      	ldr	r3, [r3, #0]
 8002730:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002732:	60fb      	str	r3, [r7, #12]
      break;
 8002734:	e00e      	b.n	8002754 <HAL_ADCEx_InjectedGetValue+0x50>
    case ADC_INJECTED_RANK_3: 
      tmp_jdr = hadc->Instance->JDR3;
 8002736:	687b      	ldr	r3, [r7, #4]
 8002738:	681b      	ldr	r3, [r3, #0]
 800273a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800273c:	60fb      	str	r3, [r7, #12]
      break;
 800273e:	e009      	b.n	8002754 <HAL_ADCEx_InjectedGetValue+0x50>
    case ADC_INJECTED_RANK_2: 
      tmp_jdr = hadc->Instance->JDR2;
 8002740:	687b      	ldr	r3, [r7, #4]
 8002742:	681b      	ldr	r3, [r3, #0]
 8002744:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002746:	60fb      	str	r3, [r7, #12]
      break;
 8002748:	e004      	b.n	8002754 <HAL_ADCEx_InjectedGetValue+0x50>
    case ADC_INJECTED_RANK_1:
    default:
      tmp_jdr = hadc->Instance->JDR1;
 800274a:	687b      	ldr	r3, [r7, #4]
 800274c:	681b      	ldr	r3, [r3, #0]
 800274e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002750:	60fb      	str	r3, [r7, #12]
      break;
 8002752:	bf00      	nop
  }
  
  /* Return ADC converted value */ 
  return tmp_jdr;
 8002754:	68fb      	ldr	r3, [r7, #12]
}
 8002756:	4618      	mov	r0, r3
 8002758:	3714      	adds	r7, #20
 800275a:	46bd      	mov	sp, r7
 800275c:	bc80      	pop	{r7}
 800275e:	4770      	bx	lr

08002760 <HAL_ADCEx_InjectedConvCpltCallback>:
  * @brief  Injected conversion complete callback in non blocking mode 
  * @param  hadc: ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_InjectedConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 8002760:	b480      	push	{r7}
 8002762:	b083      	sub	sp, #12
 8002764:	af00      	add	r7, sp, #0
 8002766:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADCEx_InjectedConvCpltCallback could be implemented in the user file
  */
}
 8002768:	bf00      	nop
 800276a:	370c      	adds	r7, #12
 800276c:	46bd      	mov	sp, r7
 800276e:	bc80      	pop	{r7}
 8002770:	4770      	bx	lr
	...

08002774 <HAL_ADCEx_InjectedConfigChannel>:
  * @param  sConfigInjected: Structure of ADC injected group and ADC channel for
  *         injected group.
  * @retval None
  */
HAL_StatusTypeDef HAL_ADCEx_InjectedConfigChannel(ADC_HandleTypeDef* hadc, ADC_InjectionConfTypeDef* sConfigInjected)
{
 8002774:	b490      	push	{r4, r7}
 8002776:	b084      	sub	sp, #16
 8002778:	af00      	add	r7, sp, #0
 800277a:	6078      	str	r0, [r7, #4]
 800277c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800277e:	2300      	movs	r3, #0
 8002780:	73fb      	strb	r3, [r7, #15]
  __IO uint32_t wait_loop_index = 0U;
 8002782:	2300      	movs	r3, #0
 8002784:	60bb      	str	r3, [r7, #8]
    assert_param(IS_ADC_INJECTED_NB_CONV(sConfigInjected->InjectedNbrOfConversion));
    assert_param(IS_FUNCTIONAL_STATE(sConfigInjected->InjectedDiscontinuousConvMode));
  }
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8002786:	687b      	ldr	r3, [r7, #4]
 8002788:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 800278c:	2b01      	cmp	r3, #1
 800278e:	d101      	bne.n	8002794 <HAL_ADCEx_InjectedConfigChannel+0x20>
 8002790:	2302      	movs	r3, #2
 8002792:	e17d      	b.n	8002a90 <HAL_ADCEx_InjectedConfigChannel+0x31c>
 8002794:	687b      	ldr	r3, [r7, #4]
 8002796:	2201      	movs	r2, #1
 8002798:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  /*   Note: Scan mode is present by hardware on this device and, if          */
  /*   disabled, discards automatically nb of conversions. Anyway, nb of      */
  /*   conversions is forced to 0x00 for alignment over all STM32 devices.    */
  /* - if scan mode is enabled, injected channels sequence length is set to   */
  /*   parameter "InjectedNbrOfConversion".                                   */
  if (hadc->Init.ScanConvMode == ADC_SCAN_DISABLE)
 800279c:	687b      	ldr	r3, [r7, #4]
 800279e:	689b      	ldr	r3, [r3, #8]
 80027a0:	2b00      	cmp	r3, #0
 80027a2:	d119      	bne.n	80027d8 <HAL_ADCEx_InjectedConfigChannel+0x64>
  {
    if (sConfigInjected->InjectedRank == ADC_INJECTED_RANK_1)
 80027a4:	683b      	ldr	r3, [r7, #0]
 80027a6:	685b      	ldr	r3, [r3, #4]
 80027a8:	2b01      	cmp	r3, #1
 80027aa:	d10c      	bne.n	80027c6 <HAL_ADCEx_InjectedConfigChannel+0x52>
    {
      /* Clear the old SQx bits for all injected ranks */
      MODIFY_REG(hadc->Instance->JSQR                             ,
 80027ac:	687b      	ldr	r3, [r7, #4]
 80027ae:	681b      	ldr	r3, [r3, #0]
 80027b0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80027b2:	0d9b      	lsrs	r3, r3, #22
 80027b4:	059b      	lsls	r3, r3, #22
 80027b6:	683a      	ldr	r2, [r7, #0]
 80027b8:	6812      	ldr	r2, [r2, #0]
 80027ba:	03d1      	lsls	r1, r2, #15
 80027bc:	687a      	ldr	r2, [r7, #4]
 80027be:	6812      	ldr	r2, [r2, #0]
 80027c0:	430b      	orrs	r3, r1
 80027c2:	6393      	str	r3, [r2, #56]	@ 0x38
 80027c4:	e04f      	b.n	8002866 <HAL_ADCEx_InjectedConfigChannel+0xf2>
    /* If another injected rank than rank1 was intended to be set, and could  */
    /* not due to ScanConvMode disabled, error is reported.                   */
    else
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80027c6:	687b      	ldr	r3, [r7, #4]
 80027c8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80027ca:	f043 0220 	orr.w	r2, r3, #32
 80027ce:	687b      	ldr	r3, [r7, #4]
 80027d0:	629a      	str	r2, [r3, #40]	@ 0x28
      
      tmp_hal_status = HAL_ERROR;
 80027d2:	2301      	movs	r3, #1
 80027d4:	73fb      	strb	r3, [r7, #15]
 80027d6:	e046      	b.n	8002866 <HAL_ADCEx_InjectedConfigChannel+0xf2>
  else
  {
    /* Since injected channels rank conv. order depends on total number of   */
    /* injected conversions, selected rank must be below or equal to total   */
    /* number of injected conversions to be updated.                         */
    if (sConfigInjected->InjectedRank <= sConfigInjected->InjectedNbrOfConversion)
 80027d8:	683b      	ldr	r3, [r7, #0]
 80027da:	685a      	ldr	r2, [r3, #4]
 80027dc:	683b      	ldr	r3, [r7, #0]
 80027de:	691b      	ldr	r3, [r3, #16]
 80027e0:	429a      	cmp	r2, r3
 80027e2:	d82a      	bhi.n	800283a <HAL_ADCEx_InjectedConfigChannel+0xc6>
    {
      /* Clear the old SQx bits for the selected rank */
      /* Set the SQx bits for the selected rank */
      MODIFY_REG(hadc->Instance->JSQR                                         ,
 80027e4:	687b      	ldr	r3, [r7, #4]
 80027e6:	681b      	ldr	r3, [r3, #0]
 80027e8:	6b99      	ldr	r1, [r3, #56]	@ 0x38
 80027ea:	683b      	ldr	r3, [r7, #0]
 80027ec:	685a      	ldr	r2, [r3, #4]
 80027ee:	683b      	ldr	r3, [r7, #0]
 80027f0:	691b      	ldr	r3, [r3, #16]
 80027f2:	1ad2      	subs	r2, r2, r3
 80027f4:	4613      	mov	r3, r2
 80027f6:	009b      	lsls	r3, r3, #2
 80027f8:	4413      	add	r3, r2
 80027fa:	330f      	adds	r3, #15
 80027fc:	221f      	movs	r2, #31
 80027fe:	fa02 f303 	lsl.w	r3, r2, r3
 8002802:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 8002806:	43db      	mvns	r3, r3
 8002808:	4019      	ands	r1, r3
 800280a:	683b      	ldr	r3, [r7, #0]
 800280c:	691b      	ldr	r3, [r3, #16]
 800280e:	3b01      	subs	r3, #1
 8002810:	0518      	lsls	r0, r3, #20
 8002812:	683b      	ldr	r3, [r7, #0]
 8002814:	681c      	ldr	r4, [r3, #0]
 8002816:	683b      	ldr	r3, [r7, #0]
 8002818:	685a      	ldr	r2, [r3, #4]
 800281a:	683b      	ldr	r3, [r7, #0]
 800281c:	691b      	ldr	r3, [r3, #16]
 800281e:	1ad2      	subs	r2, r2, r3
 8002820:	4613      	mov	r3, r2
 8002822:	009b      	lsls	r3, r3, #2
 8002824:	4413      	add	r3, r2
 8002826:	330f      	adds	r3, #15
 8002828:	fa04 f303 	lsl.w	r3, r4, r3
 800282c:	ea40 0203 	orr.w	r2, r0, r3
 8002830:	687b      	ldr	r3, [r7, #4]
 8002832:	681b      	ldr	r3, [r3, #0]
 8002834:	430a      	orrs	r2, r1
 8002836:	639a      	str	r2, [r3, #56]	@ 0x38
 8002838:	e015      	b.n	8002866 <HAL_ADCEx_InjectedConfigChannel+0xf2>
                                  sConfigInjected->InjectedNbrOfConversion)    );
    }
    else
    {
      /* Clear the old SQx bits for the selected rank */
      MODIFY_REG(hadc->Instance->JSQR                                       ,
 800283a:	687b      	ldr	r3, [r7, #4]
 800283c:	681b      	ldr	r3, [r3, #0]
 800283e:	6b99      	ldr	r1, [r3, #56]	@ 0x38
 8002840:	683b      	ldr	r3, [r7, #0]
 8002842:	685a      	ldr	r2, [r3, #4]
 8002844:	683b      	ldr	r3, [r7, #0]
 8002846:	691b      	ldr	r3, [r3, #16]
 8002848:	1ad2      	subs	r2, r2, r3
 800284a:	4613      	mov	r3, r2
 800284c:	009b      	lsls	r3, r3, #2
 800284e:	4413      	add	r3, r2
 8002850:	330f      	adds	r3, #15
 8002852:	221f      	movs	r2, #31
 8002854:	fa02 f303 	lsl.w	r3, r2, r3
 8002858:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 800285c:	43da      	mvns	r2, r3
 800285e:	687b      	ldr	r3, [r7, #4]
 8002860:	681b      	ldr	r3, [r3, #0]
 8002862:	400a      	ands	r2, r1
 8002864:	639a      	str	r2, [r3, #56]	@ 0x38
  /* Parameters update not conditioned to ADC state:                          */
  /*  - Automatic injected conversion                                         */
  /*  - Injected discontinuous mode                                           */
  /* Note: In case of ADC already enabled, caution to not launch an unwanted  */
  /*       conversion while modifying register CR2 by writing 1 to bit ADON.  */
  if (ADC_IS_ENABLE(hadc) == RESET)
 8002866:	687b      	ldr	r3, [r7, #4]
 8002868:	681b      	ldr	r3, [r3, #0]
 800286a:	689b      	ldr	r3, [r3, #8]
 800286c:	f003 0301 	and.w	r3, r3, #1
 8002870:	2b01      	cmp	r3, #1
 8002872:	d00c      	beq.n	800288e <HAL_ADCEx_InjectedConfigChannel+0x11a>
  {    
    MODIFY_REG(hadc->Instance->CR2                                           ,
 8002874:	687b      	ldr	r3, [r7, #4]
 8002876:	681b      	ldr	r3, [r3, #0]
 8002878:	689b      	ldr	r3, [r3, #8]
 800287a:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800287e:	f023 0301 	bic.w	r3, r3, #1
 8002882:	683a      	ldr	r2, [r7, #0]
 8002884:	6991      	ldr	r1, [r2, #24]
 8002886:	687a      	ldr	r2, [r7, #4]
 8002888:	6812      	ldr	r2, [r2, #0]
 800288a:	430b      	orrs	r3, r1
 800288c:	6093      	str	r3, [r2, #8]
  /*  - Automatic injected conversion                                         */
  /*  - Injected discontinuous mode                                           */
  
    /* Automatic injected conversion can be enabled if injected group         */
    /* external triggers are disabled.                                        */
    if (sConfigInjected->AutoInjectedConv == ENABLE)
 800288e:	683b      	ldr	r3, [r7, #0]
 8002890:	7d5b      	ldrb	r3, [r3, #21]
 8002892:	2b01      	cmp	r3, #1
 8002894:	d115      	bne.n	80028c2 <HAL_ADCEx_InjectedConfigChannel+0x14e>
    {
      if (sConfigInjected->ExternalTrigInjecConv == ADC_INJECTED_SOFTWARE_START)
 8002896:	683b      	ldr	r3, [r7, #0]
 8002898:	699b      	ldr	r3, [r3, #24]
 800289a:	f5b3 4fe0 	cmp.w	r3, #28672	@ 0x7000
 800289e:	d108      	bne.n	80028b2 <HAL_ADCEx_InjectedConfigChannel+0x13e>
      {
        SET_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO);
 80028a0:	687b      	ldr	r3, [r7, #4]
 80028a2:	681b      	ldr	r3, [r3, #0]
 80028a4:	685a      	ldr	r2, [r3, #4]
 80028a6:	687b      	ldr	r3, [r7, #4]
 80028a8:	681b      	ldr	r3, [r3, #0]
 80028aa:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 80028ae:	605a      	str	r2, [r3, #4]
 80028b0:	e007      	b.n	80028c2 <HAL_ADCEx_InjectedConfigChannel+0x14e>
      }
      else
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80028b2:	687b      	ldr	r3, [r7, #4]
 80028b4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80028b6:	f043 0220 	orr.w	r2, r3, #32
 80028ba:	687b      	ldr	r3, [r7, #4]
 80028bc:	629a      	str	r2, [r3, #40]	@ 0x28
        
        tmp_hal_status = HAL_ERROR;
 80028be:	2301      	movs	r3, #1
 80028c0:	73fb      	strb	r3, [r7, #15]
      }
    }
    
    /* Injected discontinuous can be enabled only if auto-injected mode is    */
    /* disabled.                                                              */  
    if (sConfigInjected->InjectedDiscontinuousConvMode == ENABLE)
 80028c2:	683b      	ldr	r3, [r7, #0]
 80028c4:	7d1b      	ldrb	r3, [r3, #20]
 80028c6:	2b01      	cmp	r3, #1
 80028c8:	d114      	bne.n	80028f4 <HAL_ADCEx_InjectedConfigChannel+0x180>
    {
      if (sConfigInjected->AutoInjectedConv == DISABLE)
 80028ca:	683b      	ldr	r3, [r7, #0]
 80028cc:	7d5b      	ldrb	r3, [r3, #21]
 80028ce:	2b00      	cmp	r3, #0
 80028d0:	d108      	bne.n	80028e4 <HAL_ADCEx_InjectedConfigChannel+0x170>
      {
        SET_BIT(hadc->Instance->CR1, ADC_CR1_JDISCEN);
 80028d2:	687b      	ldr	r3, [r7, #4]
 80028d4:	681b      	ldr	r3, [r3, #0]
 80028d6:	685a      	ldr	r2, [r3, #4]
 80028d8:	687b      	ldr	r3, [r7, #4]
 80028da:	681b      	ldr	r3, [r3, #0]
 80028dc:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 80028e0:	605a      	str	r2, [r3, #4]
 80028e2:	e007      	b.n	80028f4 <HAL_ADCEx_InjectedConfigChannel+0x180>
      } 
      else
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80028e4:	687b      	ldr	r3, [r7, #4]
 80028e6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80028e8:	f043 0220 	orr.w	r2, r3, #32
 80028ec:	687b      	ldr	r3, [r7, #4]
 80028ee:	629a      	str	r2, [r3, #40]	@ 0x28
        
        tmp_hal_status = HAL_ERROR;
 80028f0:	2301      	movs	r3, #1
 80028f2:	73fb      	strb	r3, [r7, #15]
    }


  /* InjectedChannel sampling time configuration */
  /* For channels 10 to 17 */
  if (sConfigInjected->InjectedChannel >= ADC_CHANNEL_10)
 80028f4:	683b      	ldr	r3, [r7, #0]
 80028f6:	681b      	ldr	r3, [r3, #0]
 80028f8:	2b09      	cmp	r3, #9
 80028fa:	d91c      	bls.n	8002936 <HAL_ADCEx_InjectedConfigChannel+0x1c2>
  {
    MODIFY_REG(hadc->Instance->SMPR1                                                             ,
 80028fc:	687b      	ldr	r3, [r7, #4]
 80028fe:	681b      	ldr	r3, [r3, #0]
 8002900:	68d9      	ldr	r1, [r3, #12]
 8002902:	683b      	ldr	r3, [r7, #0]
 8002904:	681a      	ldr	r2, [r3, #0]
 8002906:	4613      	mov	r3, r2
 8002908:	005b      	lsls	r3, r3, #1
 800290a:	4413      	add	r3, r2
 800290c:	3b1e      	subs	r3, #30
 800290e:	2207      	movs	r2, #7
 8002910:	fa02 f303 	lsl.w	r3, r2, r3
 8002914:	43db      	mvns	r3, r3
 8002916:	4019      	ands	r1, r3
 8002918:	683b      	ldr	r3, [r7, #0]
 800291a:	6898      	ldr	r0, [r3, #8]
 800291c:	683b      	ldr	r3, [r7, #0]
 800291e:	681a      	ldr	r2, [r3, #0]
 8002920:	4613      	mov	r3, r2
 8002922:	005b      	lsls	r3, r3, #1
 8002924:	4413      	add	r3, r2
 8002926:	3b1e      	subs	r3, #30
 8002928:	fa00 f203 	lsl.w	r2, r0, r3
 800292c:	687b      	ldr	r3, [r7, #4]
 800292e:	681b      	ldr	r3, [r3, #0]
 8002930:	430a      	orrs	r2, r1
 8002932:	60da      	str	r2, [r3, #12]
 8002934:	e019      	b.n	800296a <HAL_ADCEx_InjectedConfigChannel+0x1f6>
               ADC_SMPR1(ADC_SMPR1_SMP10, sConfigInjected->InjectedChannel)                      ,
               ADC_SMPR1(sConfigInjected->InjectedSamplingTime, sConfigInjected->InjectedChannel) );
  }
  else /* For channels 0 to 9 */
  {
    MODIFY_REG(hadc->Instance->SMPR2                                                             ,
 8002936:	687b      	ldr	r3, [r7, #4]
 8002938:	681b      	ldr	r3, [r3, #0]
 800293a:	6919      	ldr	r1, [r3, #16]
 800293c:	683b      	ldr	r3, [r7, #0]
 800293e:	681a      	ldr	r2, [r3, #0]
 8002940:	4613      	mov	r3, r2
 8002942:	005b      	lsls	r3, r3, #1
 8002944:	4413      	add	r3, r2
 8002946:	2207      	movs	r2, #7
 8002948:	fa02 f303 	lsl.w	r3, r2, r3
 800294c:	43db      	mvns	r3, r3
 800294e:	4019      	ands	r1, r3
 8002950:	683b      	ldr	r3, [r7, #0]
 8002952:	6898      	ldr	r0, [r3, #8]
 8002954:	683b      	ldr	r3, [r7, #0]
 8002956:	681a      	ldr	r2, [r3, #0]
 8002958:	4613      	mov	r3, r2
 800295a:	005b      	lsls	r3, r3, #1
 800295c:	4413      	add	r3, r2
 800295e:	fa00 f203 	lsl.w	r2, r0, r3
 8002962:	687b      	ldr	r3, [r7, #4]
 8002964:	681b      	ldr	r3, [r3, #0]
 8002966:	430a      	orrs	r2, r1
 8002968:	611a      	str	r2, [r3, #16]
               ADC_SMPR2(sConfigInjected->InjectedSamplingTime, sConfigInjected->InjectedChannel) );
  }
  
  /* If ADC1 InjectedChannel_16 or InjectedChannel_17 is selected, enable Temperature sensor  */
  /* and VREFINT measurement path.                                            */
  if ((sConfigInjected->InjectedChannel == ADC_CHANNEL_TEMPSENSOR) ||
 800296a:	683b      	ldr	r3, [r7, #0]
 800296c:	681b      	ldr	r3, [r3, #0]
 800296e:	2b10      	cmp	r3, #16
 8002970:	d003      	beq.n	800297a <HAL_ADCEx_InjectedConfigChannel+0x206>
      (sConfigInjected->InjectedChannel == ADC_CHANNEL_VREFINT)      )
 8002972:	683b      	ldr	r3, [r7, #0]
 8002974:	681b      	ldr	r3, [r3, #0]
  if ((sConfigInjected->InjectedChannel == ADC_CHANNEL_TEMPSENSOR) ||
 8002976:	2b11      	cmp	r3, #17
 8002978:	d107      	bne.n	800298a <HAL_ADCEx_InjectedConfigChannel+0x216>
  {
    SET_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE);
 800297a:	687b      	ldr	r3, [r7, #4]
 800297c:	681b      	ldr	r3, [r3, #0]
 800297e:	689a      	ldr	r2, [r3, #8]
 8002980:	687b      	ldr	r3, [r7, #4]
 8002982:	681b      	ldr	r3, [r3, #0]
 8002984:	f442 0200 	orr.w	r2, r2, #8388608	@ 0x800000
 8002988:	609a      	str	r2, [r3, #8]
  }
  
  
  /* Configure the offset: offset enable/disable, InjectedChannel, offset value */
  switch(sConfigInjected->InjectedRank)
 800298a:	683b      	ldr	r3, [r7, #0]
 800298c:	685b      	ldr	r3, [r3, #4]
 800298e:	2b03      	cmp	r3, #3
 8002990:	d022      	beq.n	80029d8 <HAL_ADCEx_InjectedConfigChannel+0x264>
 8002992:	2b03      	cmp	r3, #3
 8002994:	d82e      	bhi.n	80029f4 <HAL_ADCEx_InjectedConfigChannel+0x280>
 8002996:	2b01      	cmp	r3, #1
 8002998:	d002      	beq.n	80029a0 <HAL_ADCEx_InjectedConfigChannel+0x22c>
 800299a:	2b02      	cmp	r3, #2
 800299c:	d00e      	beq.n	80029bc <HAL_ADCEx_InjectedConfigChannel+0x248>
 800299e:	e029      	b.n	80029f4 <HAL_ADCEx_InjectedConfigChannel+0x280>
  {
    case 1:
      /* Set injected channel 1 offset */
      MODIFY_REG(hadc->Instance->JOFR1,
 80029a0:	687b      	ldr	r3, [r7, #4]
 80029a2:	681b      	ldr	r3, [r3, #0]
 80029a4:	695b      	ldr	r3, [r3, #20]
 80029a6:	f423 637f 	bic.w	r3, r3, #4080	@ 0xff0
 80029aa:	f023 030f 	bic.w	r3, r3, #15
 80029ae:	683a      	ldr	r2, [r7, #0]
 80029b0:	68d1      	ldr	r1, [r2, #12]
 80029b2:	687a      	ldr	r2, [r7, #4]
 80029b4:	6812      	ldr	r2, [r2, #0]
 80029b6:	430b      	orrs	r3, r1
 80029b8:	6153      	str	r3, [r2, #20]
                 ADC_JOFR1_JOFFSET1,
                 sConfigInjected->InjectedOffset);
      break;
 80029ba:	e029      	b.n	8002a10 <HAL_ADCEx_InjectedConfigChannel+0x29c>
    case 2:
      /* Set injected channel 2 offset */
      MODIFY_REG(hadc->Instance->JOFR2,
 80029bc:	687b      	ldr	r3, [r7, #4]
 80029be:	681b      	ldr	r3, [r3, #0]
 80029c0:	699b      	ldr	r3, [r3, #24]
 80029c2:	f423 637f 	bic.w	r3, r3, #4080	@ 0xff0
 80029c6:	f023 030f 	bic.w	r3, r3, #15
 80029ca:	683a      	ldr	r2, [r7, #0]
 80029cc:	68d1      	ldr	r1, [r2, #12]
 80029ce:	687a      	ldr	r2, [r7, #4]
 80029d0:	6812      	ldr	r2, [r2, #0]
 80029d2:	430b      	orrs	r3, r1
 80029d4:	6193      	str	r3, [r2, #24]
                 ADC_JOFR2_JOFFSET2,
                 sConfigInjected->InjectedOffset);
      break;
 80029d6:	e01b      	b.n	8002a10 <HAL_ADCEx_InjectedConfigChannel+0x29c>
    case 3:
      /* Set injected channel 3 offset */
      MODIFY_REG(hadc->Instance->JOFR3,
 80029d8:	687b      	ldr	r3, [r7, #4]
 80029da:	681b      	ldr	r3, [r3, #0]
 80029dc:	69db      	ldr	r3, [r3, #28]
 80029de:	f423 637f 	bic.w	r3, r3, #4080	@ 0xff0
 80029e2:	f023 030f 	bic.w	r3, r3, #15
 80029e6:	683a      	ldr	r2, [r7, #0]
 80029e8:	68d1      	ldr	r1, [r2, #12]
 80029ea:	687a      	ldr	r2, [r7, #4]
 80029ec:	6812      	ldr	r2, [r2, #0]
 80029ee:	430b      	orrs	r3, r1
 80029f0:	61d3      	str	r3, [r2, #28]
                 ADC_JOFR3_JOFFSET3,
                 sConfigInjected->InjectedOffset);
      break;
 80029f2:	e00d      	b.n	8002a10 <HAL_ADCEx_InjectedConfigChannel+0x29c>
    case 4:
    default:
      MODIFY_REG(hadc->Instance->JOFR4,
 80029f4:	687b      	ldr	r3, [r7, #4]
 80029f6:	681b      	ldr	r3, [r3, #0]
 80029f8:	6a1b      	ldr	r3, [r3, #32]
 80029fa:	f423 637f 	bic.w	r3, r3, #4080	@ 0xff0
 80029fe:	f023 030f 	bic.w	r3, r3, #15
 8002a02:	683a      	ldr	r2, [r7, #0]
 8002a04:	68d1      	ldr	r1, [r2, #12]
 8002a06:	687a      	ldr	r2, [r7, #4]
 8002a08:	6812      	ldr	r2, [r2, #0]
 8002a0a:	430b      	orrs	r3, r1
 8002a0c:	6213      	str	r3, [r2, #32]
                 ADC_JOFR4_JOFFSET4,
                 sConfigInjected->InjectedOffset);
      break;
 8002a0e:	bf00      	nop
  }
  
  /* If ADC1 Channel_16 or Channel_17 is selected, enable Temperature sensor  */
  /* and VREFINT measurement path.                                            */
  if ((sConfigInjected->InjectedChannel == ADC_CHANNEL_TEMPSENSOR) ||
 8002a10:	683b      	ldr	r3, [r7, #0]
 8002a12:	681b      	ldr	r3, [r3, #0]
 8002a14:	2b10      	cmp	r3, #16
 8002a16:	d003      	beq.n	8002a20 <HAL_ADCEx_InjectedConfigChannel+0x2ac>
      (sConfigInjected->InjectedChannel == ADC_CHANNEL_VREFINT)      )
 8002a18:	683b      	ldr	r3, [r7, #0]
 8002a1a:	681b      	ldr	r3, [r3, #0]
  if ((sConfigInjected->InjectedChannel == ADC_CHANNEL_TEMPSENSOR) ||
 8002a1c:	2b11      	cmp	r3, #17
 8002a1e:	d132      	bne.n	8002a86 <HAL_ADCEx_InjectedConfigChannel+0x312>
  {
    /* For STM32F1 devices with several ADC: Only ADC1 can access internal    */
    /* measurement channels (VrefInt/TempSensor). If these channels are       */
    /* intended to be set on other ADC instances, an error is reported.       */
    if (hadc->Instance == ADC1)
 8002a20:	687b      	ldr	r3, [r7, #4]
 8002a22:	681b      	ldr	r3, [r3, #0]
 8002a24:	4a1d      	ldr	r2, [pc, #116]	@ (8002a9c <HAL_ADCEx_InjectedConfigChannel+0x328>)
 8002a26:	4293      	cmp	r3, r2
 8002a28:	d125      	bne.n	8002a76 <HAL_ADCEx_InjectedConfigChannel+0x302>
    {
      if (READ_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE) == RESET)
 8002a2a:	687b      	ldr	r3, [r7, #4]
 8002a2c:	681b      	ldr	r3, [r3, #0]
 8002a2e:	689b      	ldr	r3, [r3, #8]
 8002a30:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8002a34:	2b00      	cmp	r3, #0
 8002a36:	d126      	bne.n	8002a86 <HAL_ADCEx_InjectedConfigChannel+0x312>
      {
        SET_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE);
 8002a38:	687b      	ldr	r3, [r7, #4]
 8002a3a:	681b      	ldr	r3, [r3, #0]
 8002a3c:	689a      	ldr	r2, [r3, #8]
 8002a3e:	687b      	ldr	r3, [r7, #4]
 8002a40:	681b      	ldr	r3, [r3, #0]
 8002a42:	f442 0200 	orr.w	r2, r2, #8388608	@ 0x800000
 8002a46:	609a      	str	r2, [r3, #8]
        
        if ((sConfigInjected->InjectedChannel == ADC_CHANNEL_TEMPSENSOR))
 8002a48:	683b      	ldr	r3, [r7, #0]
 8002a4a:	681b      	ldr	r3, [r3, #0]
 8002a4c:	2b10      	cmp	r3, #16
 8002a4e:	d11a      	bne.n	8002a86 <HAL_ADCEx_InjectedConfigChannel+0x312>
        {
          /* Delay for temperature sensor stabilization time */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8002a50:	4b13      	ldr	r3, [pc, #76]	@ (8002aa0 <HAL_ADCEx_InjectedConfigChannel+0x32c>)
 8002a52:	681b      	ldr	r3, [r3, #0]
 8002a54:	4a13      	ldr	r2, [pc, #76]	@ (8002aa4 <HAL_ADCEx_InjectedConfigChannel+0x330>)
 8002a56:	fba2 2303 	umull	r2, r3, r2, r3
 8002a5a:	0c9a      	lsrs	r2, r3, #18
 8002a5c:	4613      	mov	r3, r2
 8002a5e:	009b      	lsls	r3, r3, #2
 8002a60:	4413      	add	r3, r2
 8002a62:	005b      	lsls	r3, r3, #1
 8002a64:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8002a66:	e002      	b.n	8002a6e <HAL_ADCEx_InjectedConfigChannel+0x2fa>
          {
            wait_loop_index--;
 8002a68:	68bb      	ldr	r3, [r7, #8]
 8002a6a:	3b01      	subs	r3, #1
 8002a6c:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8002a6e:	68bb      	ldr	r3, [r7, #8]
 8002a70:	2b00      	cmp	r3, #0
 8002a72:	d1f9      	bne.n	8002a68 <HAL_ADCEx_InjectedConfigChannel+0x2f4>
 8002a74:	e007      	b.n	8002a86 <HAL_ADCEx_InjectedConfigChannel+0x312>
      }
    }
    else
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002a76:	687b      	ldr	r3, [r7, #4]
 8002a78:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002a7a:	f043 0220 	orr.w	r2, r3, #32
 8002a7e:	687b      	ldr	r3, [r7, #4]
 8002a80:	629a      	str	r2, [r3, #40]	@ 0x28
      
      tmp_hal_status = HAL_ERROR;
 8002a82:	2301      	movs	r3, #1
 8002a84:	73fb      	strb	r3, [r7, #15]
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8002a86:	687b      	ldr	r3, [r7, #4]
 8002a88:	2200      	movs	r2, #0
 8002a8a:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  
  /* Return function status */
  return tmp_hal_status;
 8002a8e:	7bfb      	ldrb	r3, [r7, #15]
}
 8002a90:	4618      	mov	r0, r3
 8002a92:	3710      	adds	r7, #16
 8002a94:	46bd      	mov	sp, r7
 8002a96:	bc90      	pop	{r4, r7}
 8002a98:	4770      	bx	lr
 8002a9a:	bf00      	nop
 8002a9c:	40012400 	.word	0x40012400
 8002aa0:	2000041c 	.word	0x2000041c
 8002aa4:	431bde83 	.word	0x431bde83

08002aa8 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002aa8:	b480      	push	{r7}
 8002aaa:	b085      	sub	sp, #20
 8002aac:	af00      	add	r7, sp, #0
 8002aae:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002ab0:	687b      	ldr	r3, [r7, #4]
 8002ab2:	f003 0307 	and.w	r3, r3, #7
 8002ab6:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002ab8:	4b0c      	ldr	r3, [pc, #48]	@ (8002aec <__NVIC_SetPriorityGrouping+0x44>)
 8002aba:	68db      	ldr	r3, [r3, #12]
 8002abc:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002abe:	68ba      	ldr	r2, [r7, #8]
 8002ac0:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8002ac4:	4013      	ands	r3, r2
 8002ac6:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8002ac8:	68fb      	ldr	r3, [r7, #12]
 8002aca:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002acc:	68bb      	ldr	r3, [r7, #8]
 8002ace:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002ad0:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8002ad4:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002ad8:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002ada:	4a04      	ldr	r2, [pc, #16]	@ (8002aec <__NVIC_SetPriorityGrouping+0x44>)
 8002adc:	68bb      	ldr	r3, [r7, #8]
 8002ade:	60d3      	str	r3, [r2, #12]
}
 8002ae0:	bf00      	nop
 8002ae2:	3714      	adds	r7, #20
 8002ae4:	46bd      	mov	sp, r7
 8002ae6:	bc80      	pop	{r7}
 8002ae8:	4770      	bx	lr
 8002aea:	bf00      	nop
 8002aec:	e000ed00 	.word	0xe000ed00

08002af0 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002af0:	b480      	push	{r7}
 8002af2:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002af4:	4b04      	ldr	r3, [pc, #16]	@ (8002b08 <__NVIC_GetPriorityGrouping+0x18>)
 8002af6:	68db      	ldr	r3, [r3, #12]
 8002af8:	0a1b      	lsrs	r3, r3, #8
 8002afa:	f003 0307 	and.w	r3, r3, #7
}
 8002afe:	4618      	mov	r0, r3
 8002b00:	46bd      	mov	sp, r7
 8002b02:	bc80      	pop	{r7}
 8002b04:	4770      	bx	lr
 8002b06:	bf00      	nop
 8002b08:	e000ed00 	.word	0xe000ed00

08002b0c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002b0c:	b480      	push	{r7}
 8002b0e:	b083      	sub	sp, #12
 8002b10:	af00      	add	r7, sp, #0
 8002b12:	4603      	mov	r3, r0
 8002b14:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002b16:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002b1a:	2b00      	cmp	r3, #0
 8002b1c:	db0b      	blt.n	8002b36 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002b1e:	79fb      	ldrb	r3, [r7, #7]
 8002b20:	f003 021f 	and.w	r2, r3, #31
 8002b24:	4906      	ldr	r1, [pc, #24]	@ (8002b40 <__NVIC_EnableIRQ+0x34>)
 8002b26:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002b2a:	095b      	lsrs	r3, r3, #5
 8002b2c:	2001      	movs	r0, #1
 8002b2e:	fa00 f202 	lsl.w	r2, r0, r2
 8002b32:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8002b36:	bf00      	nop
 8002b38:	370c      	adds	r7, #12
 8002b3a:	46bd      	mov	sp, r7
 8002b3c:	bc80      	pop	{r7}
 8002b3e:	4770      	bx	lr
 8002b40:	e000e100 	.word	0xe000e100

08002b44 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002b44:	b480      	push	{r7}
 8002b46:	b083      	sub	sp, #12
 8002b48:	af00      	add	r7, sp, #0
 8002b4a:	4603      	mov	r3, r0
 8002b4c:	6039      	str	r1, [r7, #0]
 8002b4e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002b50:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002b54:	2b00      	cmp	r3, #0
 8002b56:	db0a      	blt.n	8002b6e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002b58:	683b      	ldr	r3, [r7, #0]
 8002b5a:	b2da      	uxtb	r2, r3
 8002b5c:	490c      	ldr	r1, [pc, #48]	@ (8002b90 <__NVIC_SetPriority+0x4c>)
 8002b5e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002b62:	0112      	lsls	r2, r2, #4
 8002b64:	b2d2      	uxtb	r2, r2
 8002b66:	440b      	add	r3, r1
 8002b68:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002b6c:	e00a      	b.n	8002b84 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002b6e:	683b      	ldr	r3, [r7, #0]
 8002b70:	b2da      	uxtb	r2, r3
 8002b72:	4908      	ldr	r1, [pc, #32]	@ (8002b94 <__NVIC_SetPriority+0x50>)
 8002b74:	79fb      	ldrb	r3, [r7, #7]
 8002b76:	f003 030f 	and.w	r3, r3, #15
 8002b7a:	3b04      	subs	r3, #4
 8002b7c:	0112      	lsls	r2, r2, #4
 8002b7e:	b2d2      	uxtb	r2, r2
 8002b80:	440b      	add	r3, r1
 8002b82:	761a      	strb	r2, [r3, #24]
}
 8002b84:	bf00      	nop
 8002b86:	370c      	adds	r7, #12
 8002b88:	46bd      	mov	sp, r7
 8002b8a:	bc80      	pop	{r7}
 8002b8c:	4770      	bx	lr
 8002b8e:	bf00      	nop
 8002b90:	e000e100 	.word	0xe000e100
 8002b94:	e000ed00 	.word	0xe000ed00

08002b98 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002b98:	b480      	push	{r7}
 8002b9a:	b089      	sub	sp, #36	@ 0x24
 8002b9c:	af00      	add	r7, sp, #0
 8002b9e:	60f8      	str	r0, [r7, #12]
 8002ba0:	60b9      	str	r1, [r7, #8]
 8002ba2:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002ba4:	68fb      	ldr	r3, [r7, #12]
 8002ba6:	f003 0307 	and.w	r3, r3, #7
 8002baa:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002bac:	69fb      	ldr	r3, [r7, #28]
 8002bae:	f1c3 0307 	rsb	r3, r3, #7
 8002bb2:	2b04      	cmp	r3, #4
 8002bb4:	bf28      	it	cs
 8002bb6:	2304      	movcs	r3, #4
 8002bb8:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002bba:	69fb      	ldr	r3, [r7, #28]
 8002bbc:	3304      	adds	r3, #4
 8002bbe:	2b06      	cmp	r3, #6
 8002bc0:	d902      	bls.n	8002bc8 <NVIC_EncodePriority+0x30>
 8002bc2:	69fb      	ldr	r3, [r7, #28]
 8002bc4:	3b03      	subs	r3, #3
 8002bc6:	e000      	b.n	8002bca <NVIC_EncodePriority+0x32>
 8002bc8:	2300      	movs	r3, #0
 8002bca:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002bcc:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8002bd0:	69bb      	ldr	r3, [r7, #24]
 8002bd2:	fa02 f303 	lsl.w	r3, r2, r3
 8002bd6:	43da      	mvns	r2, r3
 8002bd8:	68bb      	ldr	r3, [r7, #8]
 8002bda:	401a      	ands	r2, r3
 8002bdc:	697b      	ldr	r3, [r7, #20]
 8002bde:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002be0:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 8002be4:	697b      	ldr	r3, [r7, #20]
 8002be6:	fa01 f303 	lsl.w	r3, r1, r3
 8002bea:	43d9      	mvns	r1, r3
 8002bec:	687b      	ldr	r3, [r7, #4]
 8002bee:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002bf0:	4313      	orrs	r3, r2
         );
}
 8002bf2:	4618      	mov	r0, r3
 8002bf4:	3724      	adds	r7, #36	@ 0x24
 8002bf6:	46bd      	mov	sp, r7
 8002bf8:	bc80      	pop	{r7}
 8002bfa:	4770      	bx	lr

08002bfc <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002bfc:	b580      	push	{r7, lr}
 8002bfe:	b082      	sub	sp, #8
 8002c00:	af00      	add	r7, sp, #0
 8002c02:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002c04:	687b      	ldr	r3, [r7, #4]
 8002c06:	3b01      	subs	r3, #1
 8002c08:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8002c0c:	d301      	bcc.n	8002c12 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002c0e:	2301      	movs	r3, #1
 8002c10:	e00f      	b.n	8002c32 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002c12:	4a0a      	ldr	r2, [pc, #40]	@ (8002c3c <SysTick_Config+0x40>)
 8002c14:	687b      	ldr	r3, [r7, #4]
 8002c16:	3b01      	subs	r3, #1
 8002c18:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002c1a:	210f      	movs	r1, #15
 8002c1c:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8002c20:	f7ff ff90 	bl	8002b44 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002c24:	4b05      	ldr	r3, [pc, #20]	@ (8002c3c <SysTick_Config+0x40>)
 8002c26:	2200      	movs	r2, #0
 8002c28:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002c2a:	4b04      	ldr	r3, [pc, #16]	@ (8002c3c <SysTick_Config+0x40>)
 8002c2c:	2207      	movs	r2, #7
 8002c2e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002c30:	2300      	movs	r3, #0
}
 8002c32:	4618      	mov	r0, r3
 8002c34:	3708      	adds	r7, #8
 8002c36:	46bd      	mov	sp, r7
 8002c38:	bd80      	pop	{r7, pc}
 8002c3a:	bf00      	nop
 8002c3c:	e000e010 	.word	0xe000e010

08002c40 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002c40:	b580      	push	{r7, lr}
 8002c42:	b082      	sub	sp, #8
 8002c44:	af00      	add	r7, sp, #0
 8002c46:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002c48:	6878      	ldr	r0, [r7, #4]
 8002c4a:	f7ff ff2d 	bl	8002aa8 <__NVIC_SetPriorityGrouping>
}
 8002c4e:	bf00      	nop
 8002c50:	3708      	adds	r7, #8
 8002c52:	46bd      	mov	sp, r7
 8002c54:	bd80      	pop	{r7, pc}

08002c56 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8002c56:	b580      	push	{r7, lr}
 8002c58:	b086      	sub	sp, #24
 8002c5a:	af00      	add	r7, sp, #0
 8002c5c:	4603      	mov	r3, r0
 8002c5e:	60b9      	str	r1, [r7, #8]
 8002c60:	607a      	str	r2, [r7, #4]
 8002c62:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8002c64:	2300      	movs	r3, #0
 8002c66:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002c68:	f7ff ff42 	bl	8002af0 <__NVIC_GetPriorityGrouping>
 8002c6c:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002c6e:	687a      	ldr	r2, [r7, #4]
 8002c70:	68b9      	ldr	r1, [r7, #8]
 8002c72:	6978      	ldr	r0, [r7, #20]
 8002c74:	f7ff ff90 	bl	8002b98 <NVIC_EncodePriority>
 8002c78:	4602      	mov	r2, r0
 8002c7a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002c7e:	4611      	mov	r1, r2
 8002c80:	4618      	mov	r0, r3
 8002c82:	f7ff ff5f 	bl	8002b44 <__NVIC_SetPriority>
}
 8002c86:	bf00      	nop
 8002c88:	3718      	adds	r7, #24
 8002c8a:	46bd      	mov	sp, r7
 8002c8c:	bd80      	pop	{r7, pc}

08002c8e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002c8e:	b580      	push	{r7, lr}
 8002c90:	b082      	sub	sp, #8
 8002c92:	af00      	add	r7, sp, #0
 8002c94:	4603      	mov	r3, r0
 8002c96:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002c98:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002c9c:	4618      	mov	r0, r3
 8002c9e:	f7ff ff35 	bl	8002b0c <__NVIC_EnableIRQ>
}
 8002ca2:	bf00      	nop
 8002ca4:	3708      	adds	r7, #8
 8002ca6:	46bd      	mov	sp, r7
 8002ca8:	bd80      	pop	{r7, pc}

08002caa <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002caa:	b580      	push	{r7, lr}
 8002cac:	b082      	sub	sp, #8
 8002cae:	af00      	add	r7, sp, #0
 8002cb0:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002cb2:	6878      	ldr	r0, [r7, #4]
 8002cb4:	f7ff ffa2 	bl	8002bfc <SysTick_Config>
 8002cb8:	4603      	mov	r3, r0
}
 8002cba:	4618      	mov	r0, r3
 8002cbc:	3708      	adds	r7, #8
 8002cbe:	46bd      	mov	sp, r7
 8002cc0:	bd80      	pop	{r7, pc}

08002cc2 <HAL_SYSTICK_IRQHandler>:
/**
  * @brief  This function handles SYSTICK interrupt request.
  * @retval None
  */
void HAL_SYSTICK_IRQHandler(void)
{
 8002cc2:	b580      	push	{r7, lr}
 8002cc4:	af00      	add	r7, sp, #0
  HAL_SYSTICK_Callback();
 8002cc6:	f000 f802 	bl	8002cce <HAL_SYSTICK_Callback>
}
 8002cca:	bf00      	nop
 8002ccc:	bd80      	pop	{r7, pc}

08002cce <HAL_SYSTICK_Callback>:
/**
  * @brief  SYSTICK callback.
  * @retval None
  */
__weak void HAL_SYSTICK_Callback(void)
{
 8002cce:	b480      	push	{r7}
 8002cd0:	af00      	add	r7, sp, #0
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_SYSTICK_Callback could be implemented in the user file
   */
}
 8002cd2:	bf00      	nop
 8002cd4:	46bd      	mov	sp, r7
 8002cd6:	bc80      	pop	{r7}
 8002cd8:	4770      	bx	lr
	...

08002cdc <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002cdc:	b480      	push	{r7}
 8002cde:	b08b      	sub	sp, #44	@ 0x2c
 8002ce0:	af00      	add	r7, sp, #0
 8002ce2:	6078      	str	r0, [r7, #4]
 8002ce4:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8002ce6:	2300      	movs	r3, #0
 8002ce8:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8002cea:	2300      	movs	r3, #0
 8002cec:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002cee:	e161      	b.n	8002fb4 <HAL_GPIO_Init+0x2d8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8002cf0:	2201      	movs	r2, #1
 8002cf2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002cf4:	fa02 f303 	lsl.w	r3, r2, r3
 8002cf8:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8002cfa:	683b      	ldr	r3, [r7, #0]
 8002cfc:	681b      	ldr	r3, [r3, #0]
 8002cfe:	69fa      	ldr	r2, [r7, #28]
 8002d00:	4013      	ands	r3, r2
 8002d02:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8002d04:	69ba      	ldr	r2, [r7, #24]
 8002d06:	69fb      	ldr	r3, [r7, #28]
 8002d08:	429a      	cmp	r2, r3
 8002d0a:	f040 8150 	bne.w	8002fae <HAL_GPIO_Init+0x2d2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8002d0e:	683b      	ldr	r3, [r7, #0]
 8002d10:	685b      	ldr	r3, [r3, #4]
 8002d12:	4a97      	ldr	r2, [pc, #604]	@ (8002f70 <HAL_GPIO_Init+0x294>)
 8002d14:	4293      	cmp	r3, r2
 8002d16:	d05e      	beq.n	8002dd6 <HAL_GPIO_Init+0xfa>
 8002d18:	4a95      	ldr	r2, [pc, #596]	@ (8002f70 <HAL_GPIO_Init+0x294>)
 8002d1a:	4293      	cmp	r3, r2
 8002d1c:	d875      	bhi.n	8002e0a <HAL_GPIO_Init+0x12e>
 8002d1e:	4a95      	ldr	r2, [pc, #596]	@ (8002f74 <HAL_GPIO_Init+0x298>)
 8002d20:	4293      	cmp	r3, r2
 8002d22:	d058      	beq.n	8002dd6 <HAL_GPIO_Init+0xfa>
 8002d24:	4a93      	ldr	r2, [pc, #588]	@ (8002f74 <HAL_GPIO_Init+0x298>)
 8002d26:	4293      	cmp	r3, r2
 8002d28:	d86f      	bhi.n	8002e0a <HAL_GPIO_Init+0x12e>
 8002d2a:	4a93      	ldr	r2, [pc, #588]	@ (8002f78 <HAL_GPIO_Init+0x29c>)
 8002d2c:	4293      	cmp	r3, r2
 8002d2e:	d052      	beq.n	8002dd6 <HAL_GPIO_Init+0xfa>
 8002d30:	4a91      	ldr	r2, [pc, #580]	@ (8002f78 <HAL_GPIO_Init+0x29c>)
 8002d32:	4293      	cmp	r3, r2
 8002d34:	d869      	bhi.n	8002e0a <HAL_GPIO_Init+0x12e>
 8002d36:	4a91      	ldr	r2, [pc, #580]	@ (8002f7c <HAL_GPIO_Init+0x2a0>)
 8002d38:	4293      	cmp	r3, r2
 8002d3a:	d04c      	beq.n	8002dd6 <HAL_GPIO_Init+0xfa>
 8002d3c:	4a8f      	ldr	r2, [pc, #572]	@ (8002f7c <HAL_GPIO_Init+0x2a0>)
 8002d3e:	4293      	cmp	r3, r2
 8002d40:	d863      	bhi.n	8002e0a <HAL_GPIO_Init+0x12e>
 8002d42:	4a8f      	ldr	r2, [pc, #572]	@ (8002f80 <HAL_GPIO_Init+0x2a4>)
 8002d44:	4293      	cmp	r3, r2
 8002d46:	d046      	beq.n	8002dd6 <HAL_GPIO_Init+0xfa>
 8002d48:	4a8d      	ldr	r2, [pc, #564]	@ (8002f80 <HAL_GPIO_Init+0x2a4>)
 8002d4a:	4293      	cmp	r3, r2
 8002d4c:	d85d      	bhi.n	8002e0a <HAL_GPIO_Init+0x12e>
 8002d4e:	2b12      	cmp	r3, #18
 8002d50:	d82a      	bhi.n	8002da8 <HAL_GPIO_Init+0xcc>
 8002d52:	2b12      	cmp	r3, #18
 8002d54:	d859      	bhi.n	8002e0a <HAL_GPIO_Init+0x12e>
 8002d56:	a201      	add	r2, pc, #4	@ (adr r2, 8002d5c <HAL_GPIO_Init+0x80>)
 8002d58:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002d5c:	08002dd7 	.word	0x08002dd7
 8002d60:	08002db1 	.word	0x08002db1
 8002d64:	08002dc3 	.word	0x08002dc3
 8002d68:	08002e05 	.word	0x08002e05
 8002d6c:	08002e0b 	.word	0x08002e0b
 8002d70:	08002e0b 	.word	0x08002e0b
 8002d74:	08002e0b 	.word	0x08002e0b
 8002d78:	08002e0b 	.word	0x08002e0b
 8002d7c:	08002e0b 	.word	0x08002e0b
 8002d80:	08002e0b 	.word	0x08002e0b
 8002d84:	08002e0b 	.word	0x08002e0b
 8002d88:	08002e0b 	.word	0x08002e0b
 8002d8c:	08002e0b 	.word	0x08002e0b
 8002d90:	08002e0b 	.word	0x08002e0b
 8002d94:	08002e0b 	.word	0x08002e0b
 8002d98:	08002e0b 	.word	0x08002e0b
 8002d9c:	08002e0b 	.word	0x08002e0b
 8002da0:	08002db9 	.word	0x08002db9
 8002da4:	08002dcd 	.word	0x08002dcd
 8002da8:	4a76      	ldr	r2, [pc, #472]	@ (8002f84 <HAL_GPIO_Init+0x2a8>)
 8002daa:	4293      	cmp	r3, r2
 8002dac:	d013      	beq.n	8002dd6 <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8002dae:	e02c      	b.n	8002e0a <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8002db0:	683b      	ldr	r3, [r7, #0]
 8002db2:	68db      	ldr	r3, [r3, #12]
 8002db4:	623b      	str	r3, [r7, #32]
          break;
 8002db6:	e029      	b.n	8002e0c <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8002db8:	683b      	ldr	r3, [r7, #0]
 8002dba:	68db      	ldr	r3, [r3, #12]
 8002dbc:	3304      	adds	r3, #4
 8002dbe:	623b      	str	r3, [r7, #32]
          break;
 8002dc0:	e024      	b.n	8002e0c <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8002dc2:	683b      	ldr	r3, [r7, #0]
 8002dc4:	68db      	ldr	r3, [r3, #12]
 8002dc6:	3308      	adds	r3, #8
 8002dc8:	623b      	str	r3, [r7, #32]
          break;
 8002dca:	e01f      	b.n	8002e0c <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8002dcc:	683b      	ldr	r3, [r7, #0]
 8002dce:	68db      	ldr	r3, [r3, #12]
 8002dd0:	330c      	adds	r3, #12
 8002dd2:	623b      	str	r3, [r7, #32]
          break;
 8002dd4:	e01a      	b.n	8002e0c <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8002dd6:	683b      	ldr	r3, [r7, #0]
 8002dd8:	689b      	ldr	r3, [r3, #8]
 8002dda:	2b00      	cmp	r3, #0
 8002ddc:	d102      	bne.n	8002de4 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8002dde:	2304      	movs	r3, #4
 8002de0:	623b      	str	r3, [r7, #32]
          break;
 8002de2:	e013      	b.n	8002e0c <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8002de4:	683b      	ldr	r3, [r7, #0]
 8002de6:	689b      	ldr	r3, [r3, #8]
 8002de8:	2b01      	cmp	r3, #1
 8002dea:	d105      	bne.n	8002df8 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8002dec:	2308      	movs	r3, #8
 8002dee:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8002df0:	687b      	ldr	r3, [r7, #4]
 8002df2:	69fa      	ldr	r2, [r7, #28]
 8002df4:	611a      	str	r2, [r3, #16]
          break;
 8002df6:	e009      	b.n	8002e0c <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8002df8:	2308      	movs	r3, #8
 8002dfa:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8002dfc:	687b      	ldr	r3, [r7, #4]
 8002dfe:	69fa      	ldr	r2, [r7, #28]
 8002e00:	615a      	str	r2, [r3, #20]
          break;
 8002e02:	e003      	b.n	8002e0c <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8002e04:	2300      	movs	r3, #0
 8002e06:	623b      	str	r3, [r7, #32]
          break;
 8002e08:	e000      	b.n	8002e0c <HAL_GPIO_Init+0x130>
          break;
 8002e0a:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8002e0c:	69bb      	ldr	r3, [r7, #24]
 8002e0e:	2bff      	cmp	r3, #255	@ 0xff
 8002e10:	d801      	bhi.n	8002e16 <HAL_GPIO_Init+0x13a>
 8002e12:	687b      	ldr	r3, [r7, #4]
 8002e14:	e001      	b.n	8002e1a <HAL_GPIO_Init+0x13e>
 8002e16:	687b      	ldr	r3, [r7, #4]
 8002e18:	3304      	adds	r3, #4
 8002e1a:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8002e1c:	69bb      	ldr	r3, [r7, #24]
 8002e1e:	2bff      	cmp	r3, #255	@ 0xff
 8002e20:	d802      	bhi.n	8002e28 <HAL_GPIO_Init+0x14c>
 8002e22:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002e24:	009b      	lsls	r3, r3, #2
 8002e26:	e002      	b.n	8002e2e <HAL_GPIO_Init+0x152>
 8002e28:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002e2a:	3b08      	subs	r3, #8
 8002e2c:	009b      	lsls	r3, r3, #2
 8002e2e:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8002e30:	697b      	ldr	r3, [r7, #20]
 8002e32:	681a      	ldr	r2, [r3, #0]
 8002e34:	210f      	movs	r1, #15
 8002e36:	693b      	ldr	r3, [r7, #16]
 8002e38:	fa01 f303 	lsl.w	r3, r1, r3
 8002e3c:	43db      	mvns	r3, r3
 8002e3e:	401a      	ands	r2, r3
 8002e40:	6a39      	ldr	r1, [r7, #32]
 8002e42:	693b      	ldr	r3, [r7, #16]
 8002e44:	fa01 f303 	lsl.w	r3, r1, r3
 8002e48:	431a      	orrs	r2, r3
 8002e4a:	697b      	ldr	r3, [r7, #20]
 8002e4c:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8002e4e:	683b      	ldr	r3, [r7, #0]
 8002e50:	685b      	ldr	r3, [r3, #4]
 8002e52:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002e56:	2b00      	cmp	r3, #0
 8002e58:	f000 80a9 	beq.w	8002fae <HAL_GPIO_Init+0x2d2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8002e5c:	4b4a      	ldr	r3, [pc, #296]	@ (8002f88 <HAL_GPIO_Init+0x2ac>)
 8002e5e:	699b      	ldr	r3, [r3, #24]
 8002e60:	4a49      	ldr	r2, [pc, #292]	@ (8002f88 <HAL_GPIO_Init+0x2ac>)
 8002e62:	f043 0301 	orr.w	r3, r3, #1
 8002e66:	6193      	str	r3, [r2, #24]
 8002e68:	4b47      	ldr	r3, [pc, #284]	@ (8002f88 <HAL_GPIO_Init+0x2ac>)
 8002e6a:	699b      	ldr	r3, [r3, #24]
 8002e6c:	f003 0301 	and.w	r3, r3, #1
 8002e70:	60bb      	str	r3, [r7, #8]
 8002e72:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8002e74:	4a45      	ldr	r2, [pc, #276]	@ (8002f8c <HAL_GPIO_Init+0x2b0>)
 8002e76:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002e78:	089b      	lsrs	r3, r3, #2
 8002e7a:	3302      	adds	r3, #2
 8002e7c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002e80:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8002e82:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002e84:	f003 0303 	and.w	r3, r3, #3
 8002e88:	009b      	lsls	r3, r3, #2
 8002e8a:	220f      	movs	r2, #15
 8002e8c:	fa02 f303 	lsl.w	r3, r2, r3
 8002e90:	43db      	mvns	r3, r3
 8002e92:	68fa      	ldr	r2, [r7, #12]
 8002e94:	4013      	ands	r3, r2
 8002e96:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8002e98:	687b      	ldr	r3, [r7, #4]
 8002e9a:	4a3d      	ldr	r2, [pc, #244]	@ (8002f90 <HAL_GPIO_Init+0x2b4>)
 8002e9c:	4293      	cmp	r3, r2
 8002e9e:	d00d      	beq.n	8002ebc <HAL_GPIO_Init+0x1e0>
 8002ea0:	687b      	ldr	r3, [r7, #4]
 8002ea2:	4a3c      	ldr	r2, [pc, #240]	@ (8002f94 <HAL_GPIO_Init+0x2b8>)
 8002ea4:	4293      	cmp	r3, r2
 8002ea6:	d007      	beq.n	8002eb8 <HAL_GPIO_Init+0x1dc>
 8002ea8:	687b      	ldr	r3, [r7, #4]
 8002eaa:	4a3b      	ldr	r2, [pc, #236]	@ (8002f98 <HAL_GPIO_Init+0x2bc>)
 8002eac:	4293      	cmp	r3, r2
 8002eae:	d101      	bne.n	8002eb4 <HAL_GPIO_Init+0x1d8>
 8002eb0:	2302      	movs	r3, #2
 8002eb2:	e004      	b.n	8002ebe <HAL_GPIO_Init+0x1e2>
 8002eb4:	2303      	movs	r3, #3
 8002eb6:	e002      	b.n	8002ebe <HAL_GPIO_Init+0x1e2>
 8002eb8:	2301      	movs	r3, #1
 8002eba:	e000      	b.n	8002ebe <HAL_GPIO_Init+0x1e2>
 8002ebc:	2300      	movs	r3, #0
 8002ebe:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002ec0:	f002 0203 	and.w	r2, r2, #3
 8002ec4:	0092      	lsls	r2, r2, #2
 8002ec6:	4093      	lsls	r3, r2
 8002ec8:	68fa      	ldr	r2, [r7, #12]
 8002eca:	4313      	orrs	r3, r2
 8002ecc:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8002ece:	492f      	ldr	r1, [pc, #188]	@ (8002f8c <HAL_GPIO_Init+0x2b0>)
 8002ed0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002ed2:	089b      	lsrs	r3, r3, #2
 8002ed4:	3302      	adds	r3, #2
 8002ed6:	68fa      	ldr	r2, [r7, #12]
 8002ed8:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8002edc:	683b      	ldr	r3, [r7, #0]
 8002ede:	685b      	ldr	r3, [r3, #4]
 8002ee0:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8002ee4:	2b00      	cmp	r3, #0
 8002ee6:	d006      	beq.n	8002ef6 <HAL_GPIO_Init+0x21a>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8002ee8:	4b2c      	ldr	r3, [pc, #176]	@ (8002f9c <HAL_GPIO_Init+0x2c0>)
 8002eea:	689a      	ldr	r2, [r3, #8]
 8002eec:	492b      	ldr	r1, [pc, #172]	@ (8002f9c <HAL_GPIO_Init+0x2c0>)
 8002eee:	69bb      	ldr	r3, [r7, #24]
 8002ef0:	4313      	orrs	r3, r2
 8002ef2:	608b      	str	r3, [r1, #8]
 8002ef4:	e006      	b.n	8002f04 <HAL_GPIO_Init+0x228>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8002ef6:	4b29      	ldr	r3, [pc, #164]	@ (8002f9c <HAL_GPIO_Init+0x2c0>)
 8002ef8:	689a      	ldr	r2, [r3, #8]
 8002efa:	69bb      	ldr	r3, [r7, #24]
 8002efc:	43db      	mvns	r3, r3
 8002efe:	4927      	ldr	r1, [pc, #156]	@ (8002f9c <HAL_GPIO_Init+0x2c0>)
 8002f00:	4013      	ands	r3, r2
 8002f02:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8002f04:	683b      	ldr	r3, [r7, #0]
 8002f06:	685b      	ldr	r3, [r3, #4]
 8002f08:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002f0c:	2b00      	cmp	r3, #0
 8002f0e:	d006      	beq.n	8002f1e <HAL_GPIO_Init+0x242>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8002f10:	4b22      	ldr	r3, [pc, #136]	@ (8002f9c <HAL_GPIO_Init+0x2c0>)
 8002f12:	68da      	ldr	r2, [r3, #12]
 8002f14:	4921      	ldr	r1, [pc, #132]	@ (8002f9c <HAL_GPIO_Init+0x2c0>)
 8002f16:	69bb      	ldr	r3, [r7, #24]
 8002f18:	4313      	orrs	r3, r2
 8002f1a:	60cb      	str	r3, [r1, #12]
 8002f1c:	e006      	b.n	8002f2c <HAL_GPIO_Init+0x250>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8002f1e:	4b1f      	ldr	r3, [pc, #124]	@ (8002f9c <HAL_GPIO_Init+0x2c0>)
 8002f20:	68da      	ldr	r2, [r3, #12]
 8002f22:	69bb      	ldr	r3, [r7, #24]
 8002f24:	43db      	mvns	r3, r3
 8002f26:	491d      	ldr	r1, [pc, #116]	@ (8002f9c <HAL_GPIO_Init+0x2c0>)
 8002f28:	4013      	ands	r3, r2
 8002f2a:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8002f2c:	683b      	ldr	r3, [r7, #0]
 8002f2e:	685b      	ldr	r3, [r3, #4]
 8002f30:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002f34:	2b00      	cmp	r3, #0
 8002f36:	d006      	beq.n	8002f46 <HAL_GPIO_Init+0x26a>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8002f38:	4b18      	ldr	r3, [pc, #96]	@ (8002f9c <HAL_GPIO_Init+0x2c0>)
 8002f3a:	685a      	ldr	r2, [r3, #4]
 8002f3c:	4917      	ldr	r1, [pc, #92]	@ (8002f9c <HAL_GPIO_Init+0x2c0>)
 8002f3e:	69bb      	ldr	r3, [r7, #24]
 8002f40:	4313      	orrs	r3, r2
 8002f42:	604b      	str	r3, [r1, #4]
 8002f44:	e006      	b.n	8002f54 <HAL_GPIO_Init+0x278>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8002f46:	4b15      	ldr	r3, [pc, #84]	@ (8002f9c <HAL_GPIO_Init+0x2c0>)
 8002f48:	685a      	ldr	r2, [r3, #4]
 8002f4a:	69bb      	ldr	r3, [r7, #24]
 8002f4c:	43db      	mvns	r3, r3
 8002f4e:	4913      	ldr	r1, [pc, #76]	@ (8002f9c <HAL_GPIO_Init+0x2c0>)
 8002f50:	4013      	ands	r3, r2
 8002f52:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8002f54:	683b      	ldr	r3, [r7, #0]
 8002f56:	685b      	ldr	r3, [r3, #4]
 8002f58:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002f5c:	2b00      	cmp	r3, #0
 8002f5e:	d01f      	beq.n	8002fa0 <HAL_GPIO_Init+0x2c4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8002f60:	4b0e      	ldr	r3, [pc, #56]	@ (8002f9c <HAL_GPIO_Init+0x2c0>)
 8002f62:	681a      	ldr	r2, [r3, #0]
 8002f64:	490d      	ldr	r1, [pc, #52]	@ (8002f9c <HAL_GPIO_Init+0x2c0>)
 8002f66:	69bb      	ldr	r3, [r7, #24]
 8002f68:	4313      	orrs	r3, r2
 8002f6a:	600b      	str	r3, [r1, #0]
 8002f6c:	e01f      	b.n	8002fae <HAL_GPIO_Init+0x2d2>
 8002f6e:	bf00      	nop
 8002f70:	10320000 	.word	0x10320000
 8002f74:	10310000 	.word	0x10310000
 8002f78:	10220000 	.word	0x10220000
 8002f7c:	10210000 	.word	0x10210000
 8002f80:	10120000 	.word	0x10120000
 8002f84:	10110000 	.word	0x10110000
 8002f88:	40021000 	.word	0x40021000
 8002f8c:	40010000 	.word	0x40010000
 8002f90:	40010800 	.word	0x40010800
 8002f94:	40010c00 	.word	0x40010c00
 8002f98:	40011000 	.word	0x40011000
 8002f9c:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8002fa0:	4b0b      	ldr	r3, [pc, #44]	@ (8002fd0 <HAL_GPIO_Init+0x2f4>)
 8002fa2:	681a      	ldr	r2, [r3, #0]
 8002fa4:	69bb      	ldr	r3, [r7, #24]
 8002fa6:	43db      	mvns	r3, r3
 8002fa8:	4909      	ldr	r1, [pc, #36]	@ (8002fd0 <HAL_GPIO_Init+0x2f4>)
 8002faa:	4013      	ands	r3, r2
 8002fac:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 8002fae:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002fb0:	3301      	adds	r3, #1
 8002fb2:	627b      	str	r3, [r7, #36]	@ 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002fb4:	683b      	ldr	r3, [r7, #0]
 8002fb6:	681a      	ldr	r2, [r3, #0]
 8002fb8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002fba:	fa22 f303 	lsr.w	r3, r2, r3
 8002fbe:	2b00      	cmp	r3, #0
 8002fc0:	f47f ae96 	bne.w	8002cf0 <HAL_GPIO_Init+0x14>
  }
}
 8002fc4:	bf00      	nop
 8002fc6:	bf00      	nop
 8002fc8:	372c      	adds	r7, #44	@ 0x2c
 8002fca:	46bd      	mov	sp, r7
 8002fcc:	bc80      	pop	{r7}
 8002fce:	4770      	bx	lr
 8002fd0:	40010400 	.word	0x40010400

08002fd4 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8002fd4:	b480      	push	{r7}
 8002fd6:	b085      	sub	sp, #20
 8002fd8:	af00      	add	r7, sp, #0
 8002fda:	6078      	str	r0, [r7, #4]
 8002fdc:	460b      	mov	r3, r1
 8002fde:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8002fe0:	687b      	ldr	r3, [r7, #4]
 8002fe2:	689a      	ldr	r2, [r3, #8]
 8002fe4:	887b      	ldrh	r3, [r7, #2]
 8002fe6:	4013      	ands	r3, r2
 8002fe8:	2b00      	cmp	r3, #0
 8002fea:	d002      	beq.n	8002ff2 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8002fec:	2301      	movs	r3, #1
 8002fee:	73fb      	strb	r3, [r7, #15]
 8002ff0:	e001      	b.n	8002ff6 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8002ff2:	2300      	movs	r3, #0
 8002ff4:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8002ff6:	7bfb      	ldrb	r3, [r7, #15]
}
 8002ff8:	4618      	mov	r0, r3
 8002ffa:	3714      	adds	r7, #20
 8002ffc:	46bd      	mov	sp, r7
 8002ffe:	bc80      	pop	{r7}
 8003000:	4770      	bx	lr

08003002 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003002:	b480      	push	{r7}
 8003004:	b083      	sub	sp, #12
 8003006:	af00      	add	r7, sp, #0
 8003008:	6078      	str	r0, [r7, #4]
 800300a:	460b      	mov	r3, r1
 800300c:	807b      	strh	r3, [r7, #2]
 800300e:	4613      	mov	r3, r2
 8003010:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8003012:	787b      	ldrb	r3, [r7, #1]
 8003014:	2b00      	cmp	r3, #0
 8003016:	d003      	beq.n	8003020 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8003018:	887a      	ldrh	r2, [r7, #2]
 800301a:	687b      	ldr	r3, [r7, #4]
 800301c:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 800301e:	e003      	b.n	8003028 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8003020:	887b      	ldrh	r3, [r7, #2]
 8003022:	041a      	lsls	r2, r3, #16
 8003024:	687b      	ldr	r3, [r7, #4]
 8003026:	611a      	str	r2, [r3, #16]
}
 8003028:	bf00      	nop
 800302a:	370c      	adds	r7, #12
 800302c:	46bd      	mov	sp, r7
 800302e:	bc80      	pop	{r7}
 8003030:	4770      	bx	lr

08003032 <HAL_GPIO_TogglePin>:
  * @param  GPIOx: where x can be (A..G depending on device used) to select the GPIO peripheral
  * @param  GPIO_Pin: Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8003032:	b480      	push	{r7}
 8003034:	b085      	sub	sp, #20
 8003036:	af00      	add	r7, sp, #0
 8003038:	6078      	str	r0, [r7, #4]
 800303a:	460b      	mov	r3, r1
 800303c:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 800303e:	687b      	ldr	r3, [r7, #4]
 8003040:	68db      	ldr	r3, [r3, #12]
 8003042:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8003044:	887a      	ldrh	r2, [r7, #2]
 8003046:	68fb      	ldr	r3, [r7, #12]
 8003048:	4013      	ands	r3, r2
 800304a:	041a      	lsls	r2, r3, #16
 800304c:	68fb      	ldr	r3, [r7, #12]
 800304e:	43d9      	mvns	r1, r3
 8003050:	887b      	ldrh	r3, [r7, #2]
 8003052:	400b      	ands	r3, r1
 8003054:	431a      	orrs	r2, r3
 8003056:	687b      	ldr	r3, [r7, #4]
 8003058:	611a      	str	r2, [r3, #16]
}
 800305a:	bf00      	nop
 800305c:	3714      	adds	r7, #20
 800305e:	46bd      	mov	sp, r7
 8003060:	bc80      	pop	{r7}
 8003062:	4770      	bx	lr

08003064 <HAL_PWR_EnableBkUpAccess>:
  * @note   If the HSE divided by 128 is used as the RTC clock, the
  *         Backup Domain Access should be kept enabled.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
 8003064:	b480      	push	{r7}
 8003066:	af00      	add	r7, sp, #0
  /* Enable access to RTC and backup registers */
  *(__IO uint32_t *) CR_DBP_BB = (uint32_t)ENABLE;
 8003068:	4b03      	ldr	r3, [pc, #12]	@ (8003078 <HAL_PWR_EnableBkUpAccess+0x14>)
 800306a:	2201      	movs	r2, #1
 800306c:	601a      	str	r2, [r3, #0]
}
 800306e:	bf00      	nop
 8003070:	46bd      	mov	sp, r7
 8003072:	bc80      	pop	{r7}
 8003074:	4770      	bx	lr
 8003076:	bf00      	nop
 8003078:	420e0020 	.word	0x420e0020

0800307c <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800307c:	b580      	push	{r7, lr}
 800307e:	b086      	sub	sp, #24
 8003080:	af00      	add	r7, sp, #0
 8003082:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8003084:	687b      	ldr	r3, [r7, #4]
 8003086:	2b00      	cmp	r3, #0
 8003088:	d101      	bne.n	800308e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800308a:	2301      	movs	r3, #1
 800308c:	e272      	b.n	8003574 <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800308e:	687b      	ldr	r3, [r7, #4]
 8003090:	681b      	ldr	r3, [r3, #0]
 8003092:	f003 0301 	and.w	r3, r3, #1
 8003096:	2b00      	cmp	r3, #0
 8003098:	f000 8087 	beq.w	80031aa <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 800309c:	4b92      	ldr	r3, [pc, #584]	@ (80032e8 <HAL_RCC_OscConfig+0x26c>)
 800309e:	685b      	ldr	r3, [r3, #4]
 80030a0:	f003 030c 	and.w	r3, r3, #12
 80030a4:	2b04      	cmp	r3, #4
 80030a6:	d00c      	beq.n	80030c2 <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 80030a8:	4b8f      	ldr	r3, [pc, #572]	@ (80032e8 <HAL_RCC_OscConfig+0x26c>)
 80030aa:	685b      	ldr	r3, [r3, #4]
 80030ac:	f003 030c 	and.w	r3, r3, #12
 80030b0:	2b08      	cmp	r3, #8
 80030b2:	d112      	bne.n	80030da <HAL_RCC_OscConfig+0x5e>
 80030b4:	4b8c      	ldr	r3, [pc, #560]	@ (80032e8 <HAL_RCC_OscConfig+0x26c>)
 80030b6:	685b      	ldr	r3, [r3, #4]
 80030b8:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80030bc:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80030c0:	d10b      	bne.n	80030da <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80030c2:	4b89      	ldr	r3, [pc, #548]	@ (80032e8 <HAL_RCC_OscConfig+0x26c>)
 80030c4:	681b      	ldr	r3, [r3, #0]
 80030c6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80030ca:	2b00      	cmp	r3, #0
 80030cc:	d06c      	beq.n	80031a8 <HAL_RCC_OscConfig+0x12c>
 80030ce:	687b      	ldr	r3, [r7, #4]
 80030d0:	685b      	ldr	r3, [r3, #4]
 80030d2:	2b00      	cmp	r3, #0
 80030d4:	d168      	bne.n	80031a8 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 80030d6:	2301      	movs	r3, #1
 80030d8:	e24c      	b.n	8003574 <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80030da:	687b      	ldr	r3, [r7, #4]
 80030dc:	685b      	ldr	r3, [r3, #4]
 80030de:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80030e2:	d106      	bne.n	80030f2 <HAL_RCC_OscConfig+0x76>
 80030e4:	4b80      	ldr	r3, [pc, #512]	@ (80032e8 <HAL_RCC_OscConfig+0x26c>)
 80030e6:	681b      	ldr	r3, [r3, #0]
 80030e8:	4a7f      	ldr	r2, [pc, #508]	@ (80032e8 <HAL_RCC_OscConfig+0x26c>)
 80030ea:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80030ee:	6013      	str	r3, [r2, #0]
 80030f0:	e02e      	b.n	8003150 <HAL_RCC_OscConfig+0xd4>
 80030f2:	687b      	ldr	r3, [r7, #4]
 80030f4:	685b      	ldr	r3, [r3, #4]
 80030f6:	2b00      	cmp	r3, #0
 80030f8:	d10c      	bne.n	8003114 <HAL_RCC_OscConfig+0x98>
 80030fa:	4b7b      	ldr	r3, [pc, #492]	@ (80032e8 <HAL_RCC_OscConfig+0x26c>)
 80030fc:	681b      	ldr	r3, [r3, #0]
 80030fe:	4a7a      	ldr	r2, [pc, #488]	@ (80032e8 <HAL_RCC_OscConfig+0x26c>)
 8003100:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003104:	6013      	str	r3, [r2, #0]
 8003106:	4b78      	ldr	r3, [pc, #480]	@ (80032e8 <HAL_RCC_OscConfig+0x26c>)
 8003108:	681b      	ldr	r3, [r3, #0]
 800310a:	4a77      	ldr	r2, [pc, #476]	@ (80032e8 <HAL_RCC_OscConfig+0x26c>)
 800310c:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8003110:	6013      	str	r3, [r2, #0]
 8003112:	e01d      	b.n	8003150 <HAL_RCC_OscConfig+0xd4>
 8003114:	687b      	ldr	r3, [r7, #4]
 8003116:	685b      	ldr	r3, [r3, #4]
 8003118:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800311c:	d10c      	bne.n	8003138 <HAL_RCC_OscConfig+0xbc>
 800311e:	4b72      	ldr	r3, [pc, #456]	@ (80032e8 <HAL_RCC_OscConfig+0x26c>)
 8003120:	681b      	ldr	r3, [r3, #0]
 8003122:	4a71      	ldr	r2, [pc, #452]	@ (80032e8 <HAL_RCC_OscConfig+0x26c>)
 8003124:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8003128:	6013      	str	r3, [r2, #0]
 800312a:	4b6f      	ldr	r3, [pc, #444]	@ (80032e8 <HAL_RCC_OscConfig+0x26c>)
 800312c:	681b      	ldr	r3, [r3, #0]
 800312e:	4a6e      	ldr	r2, [pc, #440]	@ (80032e8 <HAL_RCC_OscConfig+0x26c>)
 8003130:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003134:	6013      	str	r3, [r2, #0]
 8003136:	e00b      	b.n	8003150 <HAL_RCC_OscConfig+0xd4>
 8003138:	4b6b      	ldr	r3, [pc, #428]	@ (80032e8 <HAL_RCC_OscConfig+0x26c>)
 800313a:	681b      	ldr	r3, [r3, #0]
 800313c:	4a6a      	ldr	r2, [pc, #424]	@ (80032e8 <HAL_RCC_OscConfig+0x26c>)
 800313e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003142:	6013      	str	r3, [r2, #0]
 8003144:	4b68      	ldr	r3, [pc, #416]	@ (80032e8 <HAL_RCC_OscConfig+0x26c>)
 8003146:	681b      	ldr	r3, [r3, #0]
 8003148:	4a67      	ldr	r2, [pc, #412]	@ (80032e8 <HAL_RCC_OscConfig+0x26c>)
 800314a:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800314e:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8003150:	687b      	ldr	r3, [r7, #4]
 8003152:	685b      	ldr	r3, [r3, #4]
 8003154:	2b00      	cmp	r3, #0
 8003156:	d013      	beq.n	8003180 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003158:	f7fe fdc4 	bl	8001ce4 <HAL_GetTick>
 800315c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800315e:	e008      	b.n	8003172 <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003160:	f7fe fdc0 	bl	8001ce4 <HAL_GetTick>
 8003164:	4602      	mov	r2, r0
 8003166:	693b      	ldr	r3, [r7, #16]
 8003168:	1ad3      	subs	r3, r2, r3
 800316a:	2b64      	cmp	r3, #100	@ 0x64
 800316c:	d901      	bls.n	8003172 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 800316e:	2303      	movs	r3, #3
 8003170:	e200      	b.n	8003574 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003172:	4b5d      	ldr	r3, [pc, #372]	@ (80032e8 <HAL_RCC_OscConfig+0x26c>)
 8003174:	681b      	ldr	r3, [r3, #0]
 8003176:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800317a:	2b00      	cmp	r3, #0
 800317c:	d0f0      	beq.n	8003160 <HAL_RCC_OscConfig+0xe4>
 800317e:	e014      	b.n	80031aa <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003180:	f7fe fdb0 	bl	8001ce4 <HAL_GetTick>
 8003184:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003186:	e008      	b.n	800319a <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003188:	f7fe fdac 	bl	8001ce4 <HAL_GetTick>
 800318c:	4602      	mov	r2, r0
 800318e:	693b      	ldr	r3, [r7, #16]
 8003190:	1ad3      	subs	r3, r2, r3
 8003192:	2b64      	cmp	r3, #100	@ 0x64
 8003194:	d901      	bls.n	800319a <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8003196:	2303      	movs	r3, #3
 8003198:	e1ec      	b.n	8003574 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800319a:	4b53      	ldr	r3, [pc, #332]	@ (80032e8 <HAL_RCC_OscConfig+0x26c>)
 800319c:	681b      	ldr	r3, [r3, #0]
 800319e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80031a2:	2b00      	cmp	r3, #0
 80031a4:	d1f0      	bne.n	8003188 <HAL_RCC_OscConfig+0x10c>
 80031a6:	e000      	b.n	80031aa <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80031a8:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80031aa:	687b      	ldr	r3, [r7, #4]
 80031ac:	681b      	ldr	r3, [r3, #0]
 80031ae:	f003 0302 	and.w	r3, r3, #2
 80031b2:	2b00      	cmp	r3, #0
 80031b4:	d063      	beq.n	800327e <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 80031b6:	4b4c      	ldr	r3, [pc, #304]	@ (80032e8 <HAL_RCC_OscConfig+0x26c>)
 80031b8:	685b      	ldr	r3, [r3, #4]
 80031ba:	f003 030c 	and.w	r3, r3, #12
 80031be:	2b00      	cmp	r3, #0
 80031c0:	d00b      	beq.n	80031da <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 80031c2:	4b49      	ldr	r3, [pc, #292]	@ (80032e8 <HAL_RCC_OscConfig+0x26c>)
 80031c4:	685b      	ldr	r3, [r3, #4]
 80031c6:	f003 030c 	and.w	r3, r3, #12
 80031ca:	2b08      	cmp	r3, #8
 80031cc:	d11c      	bne.n	8003208 <HAL_RCC_OscConfig+0x18c>
 80031ce:	4b46      	ldr	r3, [pc, #280]	@ (80032e8 <HAL_RCC_OscConfig+0x26c>)
 80031d0:	685b      	ldr	r3, [r3, #4]
 80031d2:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80031d6:	2b00      	cmp	r3, #0
 80031d8:	d116      	bne.n	8003208 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80031da:	4b43      	ldr	r3, [pc, #268]	@ (80032e8 <HAL_RCC_OscConfig+0x26c>)
 80031dc:	681b      	ldr	r3, [r3, #0]
 80031de:	f003 0302 	and.w	r3, r3, #2
 80031e2:	2b00      	cmp	r3, #0
 80031e4:	d005      	beq.n	80031f2 <HAL_RCC_OscConfig+0x176>
 80031e6:	687b      	ldr	r3, [r7, #4]
 80031e8:	691b      	ldr	r3, [r3, #16]
 80031ea:	2b01      	cmp	r3, #1
 80031ec:	d001      	beq.n	80031f2 <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 80031ee:	2301      	movs	r3, #1
 80031f0:	e1c0      	b.n	8003574 <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80031f2:	4b3d      	ldr	r3, [pc, #244]	@ (80032e8 <HAL_RCC_OscConfig+0x26c>)
 80031f4:	681b      	ldr	r3, [r3, #0]
 80031f6:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80031fa:	687b      	ldr	r3, [r7, #4]
 80031fc:	695b      	ldr	r3, [r3, #20]
 80031fe:	00db      	lsls	r3, r3, #3
 8003200:	4939      	ldr	r1, [pc, #228]	@ (80032e8 <HAL_RCC_OscConfig+0x26c>)
 8003202:	4313      	orrs	r3, r2
 8003204:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003206:	e03a      	b.n	800327e <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8003208:	687b      	ldr	r3, [r7, #4]
 800320a:	691b      	ldr	r3, [r3, #16]
 800320c:	2b00      	cmp	r3, #0
 800320e:	d020      	beq.n	8003252 <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003210:	4b36      	ldr	r3, [pc, #216]	@ (80032ec <HAL_RCC_OscConfig+0x270>)
 8003212:	2201      	movs	r2, #1
 8003214:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003216:	f7fe fd65 	bl	8001ce4 <HAL_GetTick>
 800321a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800321c:	e008      	b.n	8003230 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800321e:	f7fe fd61 	bl	8001ce4 <HAL_GetTick>
 8003222:	4602      	mov	r2, r0
 8003224:	693b      	ldr	r3, [r7, #16]
 8003226:	1ad3      	subs	r3, r2, r3
 8003228:	2b02      	cmp	r3, #2
 800322a:	d901      	bls.n	8003230 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 800322c:	2303      	movs	r3, #3
 800322e:	e1a1      	b.n	8003574 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003230:	4b2d      	ldr	r3, [pc, #180]	@ (80032e8 <HAL_RCC_OscConfig+0x26c>)
 8003232:	681b      	ldr	r3, [r3, #0]
 8003234:	f003 0302 	and.w	r3, r3, #2
 8003238:	2b00      	cmp	r3, #0
 800323a:	d0f0      	beq.n	800321e <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800323c:	4b2a      	ldr	r3, [pc, #168]	@ (80032e8 <HAL_RCC_OscConfig+0x26c>)
 800323e:	681b      	ldr	r3, [r3, #0]
 8003240:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8003244:	687b      	ldr	r3, [r7, #4]
 8003246:	695b      	ldr	r3, [r3, #20]
 8003248:	00db      	lsls	r3, r3, #3
 800324a:	4927      	ldr	r1, [pc, #156]	@ (80032e8 <HAL_RCC_OscConfig+0x26c>)
 800324c:	4313      	orrs	r3, r2
 800324e:	600b      	str	r3, [r1, #0]
 8003250:	e015      	b.n	800327e <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003252:	4b26      	ldr	r3, [pc, #152]	@ (80032ec <HAL_RCC_OscConfig+0x270>)
 8003254:	2200      	movs	r2, #0
 8003256:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003258:	f7fe fd44 	bl	8001ce4 <HAL_GetTick>
 800325c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800325e:	e008      	b.n	8003272 <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003260:	f7fe fd40 	bl	8001ce4 <HAL_GetTick>
 8003264:	4602      	mov	r2, r0
 8003266:	693b      	ldr	r3, [r7, #16]
 8003268:	1ad3      	subs	r3, r2, r3
 800326a:	2b02      	cmp	r3, #2
 800326c:	d901      	bls.n	8003272 <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 800326e:	2303      	movs	r3, #3
 8003270:	e180      	b.n	8003574 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003272:	4b1d      	ldr	r3, [pc, #116]	@ (80032e8 <HAL_RCC_OscConfig+0x26c>)
 8003274:	681b      	ldr	r3, [r3, #0]
 8003276:	f003 0302 	and.w	r3, r3, #2
 800327a:	2b00      	cmp	r3, #0
 800327c:	d1f0      	bne.n	8003260 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800327e:	687b      	ldr	r3, [r7, #4]
 8003280:	681b      	ldr	r3, [r3, #0]
 8003282:	f003 0308 	and.w	r3, r3, #8
 8003286:	2b00      	cmp	r3, #0
 8003288:	d03a      	beq.n	8003300 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800328a:	687b      	ldr	r3, [r7, #4]
 800328c:	699b      	ldr	r3, [r3, #24]
 800328e:	2b00      	cmp	r3, #0
 8003290:	d019      	beq.n	80032c6 <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003292:	4b17      	ldr	r3, [pc, #92]	@ (80032f0 <HAL_RCC_OscConfig+0x274>)
 8003294:	2201      	movs	r2, #1
 8003296:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003298:	f7fe fd24 	bl	8001ce4 <HAL_GetTick>
 800329c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800329e:	e008      	b.n	80032b2 <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80032a0:	f7fe fd20 	bl	8001ce4 <HAL_GetTick>
 80032a4:	4602      	mov	r2, r0
 80032a6:	693b      	ldr	r3, [r7, #16]
 80032a8:	1ad3      	subs	r3, r2, r3
 80032aa:	2b02      	cmp	r3, #2
 80032ac:	d901      	bls.n	80032b2 <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 80032ae:	2303      	movs	r3, #3
 80032b0:	e160      	b.n	8003574 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80032b2:	4b0d      	ldr	r3, [pc, #52]	@ (80032e8 <HAL_RCC_OscConfig+0x26c>)
 80032b4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80032b6:	f003 0302 	and.w	r3, r3, #2
 80032ba:	2b00      	cmp	r3, #0
 80032bc:	d0f0      	beq.n	80032a0 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 80032be:	2001      	movs	r0, #1
 80032c0:	f000 faba 	bl	8003838 <RCC_Delay>
 80032c4:	e01c      	b.n	8003300 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80032c6:	4b0a      	ldr	r3, [pc, #40]	@ (80032f0 <HAL_RCC_OscConfig+0x274>)
 80032c8:	2200      	movs	r2, #0
 80032ca:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80032cc:	f7fe fd0a 	bl	8001ce4 <HAL_GetTick>
 80032d0:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80032d2:	e00f      	b.n	80032f4 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80032d4:	f7fe fd06 	bl	8001ce4 <HAL_GetTick>
 80032d8:	4602      	mov	r2, r0
 80032da:	693b      	ldr	r3, [r7, #16]
 80032dc:	1ad3      	subs	r3, r2, r3
 80032de:	2b02      	cmp	r3, #2
 80032e0:	d908      	bls.n	80032f4 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 80032e2:	2303      	movs	r3, #3
 80032e4:	e146      	b.n	8003574 <HAL_RCC_OscConfig+0x4f8>
 80032e6:	bf00      	nop
 80032e8:	40021000 	.word	0x40021000
 80032ec:	42420000 	.word	0x42420000
 80032f0:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80032f4:	4b92      	ldr	r3, [pc, #584]	@ (8003540 <HAL_RCC_OscConfig+0x4c4>)
 80032f6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80032f8:	f003 0302 	and.w	r3, r3, #2
 80032fc:	2b00      	cmp	r3, #0
 80032fe:	d1e9      	bne.n	80032d4 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003300:	687b      	ldr	r3, [r7, #4]
 8003302:	681b      	ldr	r3, [r3, #0]
 8003304:	f003 0304 	and.w	r3, r3, #4
 8003308:	2b00      	cmp	r3, #0
 800330a:	f000 80a6 	beq.w	800345a <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 800330e:	2300      	movs	r3, #0
 8003310:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003312:	4b8b      	ldr	r3, [pc, #556]	@ (8003540 <HAL_RCC_OscConfig+0x4c4>)
 8003314:	69db      	ldr	r3, [r3, #28]
 8003316:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800331a:	2b00      	cmp	r3, #0
 800331c:	d10d      	bne.n	800333a <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800331e:	4b88      	ldr	r3, [pc, #544]	@ (8003540 <HAL_RCC_OscConfig+0x4c4>)
 8003320:	69db      	ldr	r3, [r3, #28]
 8003322:	4a87      	ldr	r2, [pc, #540]	@ (8003540 <HAL_RCC_OscConfig+0x4c4>)
 8003324:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003328:	61d3      	str	r3, [r2, #28]
 800332a:	4b85      	ldr	r3, [pc, #532]	@ (8003540 <HAL_RCC_OscConfig+0x4c4>)
 800332c:	69db      	ldr	r3, [r3, #28]
 800332e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003332:	60bb      	str	r3, [r7, #8]
 8003334:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003336:	2301      	movs	r3, #1
 8003338:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800333a:	4b82      	ldr	r3, [pc, #520]	@ (8003544 <HAL_RCC_OscConfig+0x4c8>)
 800333c:	681b      	ldr	r3, [r3, #0]
 800333e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003342:	2b00      	cmp	r3, #0
 8003344:	d118      	bne.n	8003378 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8003346:	4b7f      	ldr	r3, [pc, #508]	@ (8003544 <HAL_RCC_OscConfig+0x4c8>)
 8003348:	681b      	ldr	r3, [r3, #0]
 800334a:	4a7e      	ldr	r2, [pc, #504]	@ (8003544 <HAL_RCC_OscConfig+0x4c8>)
 800334c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003350:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003352:	f7fe fcc7 	bl	8001ce4 <HAL_GetTick>
 8003356:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003358:	e008      	b.n	800336c <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800335a:	f7fe fcc3 	bl	8001ce4 <HAL_GetTick>
 800335e:	4602      	mov	r2, r0
 8003360:	693b      	ldr	r3, [r7, #16]
 8003362:	1ad3      	subs	r3, r2, r3
 8003364:	2b64      	cmp	r3, #100	@ 0x64
 8003366:	d901      	bls.n	800336c <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8003368:	2303      	movs	r3, #3
 800336a:	e103      	b.n	8003574 <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800336c:	4b75      	ldr	r3, [pc, #468]	@ (8003544 <HAL_RCC_OscConfig+0x4c8>)
 800336e:	681b      	ldr	r3, [r3, #0]
 8003370:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003374:	2b00      	cmp	r3, #0
 8003376:	d0f0      	beq.n	800335a <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003378:	687b      	ldr	r3, [r7, #4]
 800337a:	68db      	ldr	r3, [r3, #12]
 800337c:	2b01      	cmp	r3, #1
 800337e:	d106      	bne.n	800338e <HAL_RCC_OscConfig+0x312>
 8003380:	4b6f      	ldr	r3, [pc, #444]	@ (8003540 <HAL_RCC_OscConfig+0x4c4>)
 8003382:	6a1b      	ldr	r3, [r3, #32]
 8003384:	4a6e      	ldr	r2, [pc, #440]	@ (8003540 <HAL_RCC_OscConfig+0x4c4>)
 8003386:	f043 0301 	orr.w	r3, r3, #1
 800338a:	6213      	str	r3, [r2, #32]
 800338c:	e02d      	b.n	80033ea <HAL_RCC_OscConfig+0x36e>
 800338e:	687b      	ldr	r3, [r7, #4]
 8003390:	68db      	ldr	r3, [r3, #12]
 8003392:	2b00      	cmp	r3, #0
 8003394:	d10c      	bne.n	80033b0 <HAL_RCC_OscConfig+0x334>
 8003396:	4b6a      	ldr	r3, [pc, #424]	@ (8003540 <HAL_RCC_OscConfig+0x4c4>)
 8003398:	6a1b      	ldr	r3, [r3, #32]
 800339a:	4a69      	ldr	r2, [pc, #420]	@ (8003540 <HAL_RCC_OscConfig+0x4c4>)
 800339c:	f023 0301 	bic.w	r3, r3, #1
 80033a0:	6213      	str	r3, [r2, #32]
 80033a2:	4b67      	ldr	r3, [pc, #412]	@ (8003540 <HAL_RCC_OscConfig+0x4c4>)
 80033a4:	6a1b      	ldr	r3, [r3, #32]
 80033a6:	4a66      	ldr	r2, [pc, #408]	@ (8003540 <HAL_RCC_OscConfig+0x4c4>)
 80033a8:	f023 0304 	bic.w	r3, r3, #4
 80033ac:	6213      	str	r3, [r2, #32]
 80033ae:	e01c      	b.n	80033ea <HAL_RCC_OscConfig+0x36e>
 80033b0:	687b      	ldr	r3, [r7, #4]
 80033b2:	68db      	ldr	r3, [r3, #12]
 80033b4:	2b05      	cmp	r3, #5
 80033b6:	d10c      	bne.n	80033d2 <HAL_RCC_OscConfig+0x356>
 80033b8:	4b61      	ldr	r3, [pc, #388]	@ (8003540 <HAL_RCC_OscConfig+0x4c4>)
 80033ba:	6a1b      	ldr	r3, [r3, #32]
 80033bc:	4a60      	ldr	r2, [pc, #384]	@ (8003540 <HAL_RCC_OscConfig+0x4c4>)
 80033be:	f043 0304 	orr.w	r3, r3, #4
 80033c2:	6213      	str	r3, [r2, #32]
 80033c4:	4b5e      	ldr	r3, [pc, #376]	@ (8003540 <HAL_RCC_OscConfig+0x4c4>)
 80033c6:	6a1b      	ldr	r3, [r3, #32]
 80033c8:	4a5d      	ldr	r2, [pc, #372]	@ (8003540 <HAL_RCC_OscConfig+0x4c4>)
 80033ca:	f043 0301 	orr.w	r3, r3, #1
 80033ce:	6213      	str	r3, [r2, #32]
 80033d0:	e00b      	b.n	80033ea <HAL_RCC_OscConfig+0x36e>
 80033d2:	4b5b      	ldr	r3, [pc, #364]	@ (8003540 <HAL_RCC_OscConfig+0x4c4>)
 80033d4:	6a1b      	ldr	r3, [r3, #32]
 80033d6:	4a5a      	ldr	r2, [pc, #360]	@ (8003540 <HAL_RCC_OscConfig+0x4c4>)
 80033d8:	f023 0301 	bic.w	r3, r3, #1
 80033dc:	6213      	str	r3, [r2, #32]
 80033de:	4b58      	ldr	r3, [pc, #352]	@ (8003540 <HAL_RCC_OscConfig+0x4c4>)
 80033e0:	6a1b      	ldr	r3, [r3, #32]
 80033e2:	4a57      	ldr	r2, [pc, #348]	@ (8003540 <HAL_RCC_OscConfig+0x4c4>)
 80033e4:	f023 0304 	bic.w	r3, r3, #4
 80033e8:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80033ea:	687b      	ldr	r3, [r7, #4]
 80033ec:	68db      	ldr	r3, [r3, #12]
 80033ee:	2b00      	cmp	r3, #0
 80033f0:	d015      	beq.n	800341e <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80033f2:	f7fe fc77 	bl	8001ce4 <HAL_GetTick>
 80033f6:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80033f8:	e00a      	b.n	8003410 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80033fa:	f7fe fc73 	bl	8001ce4 <HAL_GetTick>
 80033fe:	4602      	mov	r2, r0
 8003400:	693b      	ldr	r3, [r7, #16]
 8003402:	1ad3      	subs	r3, r2, r3
 8003404:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003408:	4293      	cmp	r3, r2
 800340a:	d901      	bls.n	8003410 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 800340c:	2303      	movs	r3, #3
 800340e:	e0b1      	b.n	8003574 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003410:	4b4b      	ldr	r3, [pc, #300]	@ (8003540 <HAL_RCC_OscConfig+0x4c4>)
 8003412:	6a1b      	ldr	r3, [r3, #32]
 8003414:	f003 0302 	and.w	r3, r3, #2
 8003418:	2b00      	cmp	r3, #0
 800341a:	d0ee      	beq.n	80033fa <HAL_RCC_OscConfig+0x37e>
 800341c:	e014      	b.n	8003448 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800341e:	f7fe fc61 	bl	8001ce4 <HAL_GetTick>
 8003422:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003424:	e00a      	b.n	800343c <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003426:	f7fe fc5d 	bl	8001ce4 <HAL_GetTick>
 800342a:	4602      	mov	r2, r0
 800342c:	693b      	ldr	r3, [r7, #16]
 800342e:	1ad3      	subs	r3, r2, r3
 8003430:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003434:	4293      	cmp	r3, r2
 8003436:	d901      	bls.n	800343c <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8003438:	2303      	movs	r3, #3
 800343a:	e09b      	b.n	8003574 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800343c:	4b40      	ldr	r3, [pc, #256]	@ (8003540 <HAL_RCC_OscConfig+0x4c4>)
 800343e:	6a1b      	ldr	r3, [r3, #32]
 8003440:	f003 0302 	and.w	r3, r3, #2
 8003444:	2b00      	cmp	r3, #0
 8003446:	d1ee      	bne.n	8003426 <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8003448:	7dfb      	ldrb	r3, [r7, #23]
 800344a:	2b01      	cmp	r3, #1
 800344c:	d105      	bne.n	800345a <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800344e:	4b3c      	ldr	r3, [pc, #240]	@ (8003540 <HAL_RCC_OscConfig+0x4c4>)
 8003450:	69db      	ldr	r3, [r3, #28]
 8003452:	4a3b      	ldr	r2, [pc, #236]	@ (8003540 <HAL_RCC_OscConfig+0x4c4>)
 8003454:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8003458:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800345a:	687b      	ldr	r3, [r7, #4]
 800345c:	69db      	ldr	r3, [r3, #28]
 800345e:	2b00      	cmp	r3, #0
 8003460:	f000 8087 	beq.w	8003572 <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8003464:	4b36      	ldr	r3, [pc, #216]	@ (8003540 <HAL_RCC_OscConfig+0x4c4>)
 8003466:	685b      	ldr	r3, [r3, #4]
 8003468:	f003 030c 	and.w	r3, r3, #12
 800346c:	2b08      	cmp	r3, #8
 800346e:	d061      	beq.n	8003534 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8003470:	687b      	ldr	r3, [r7, #4]
 8003472:	69db      	ldr	r3, [r3, #28]
 8003474:	2b02      	cmp	r3, #2
 8003476:	d146      	bne.n	8003506 <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003478:	4b33      	ldr	r3, [pc, #204]	@ (8003548 <HAL_RCC_OscConfig+0x4cc>)
 800347a:	2200      	movs	r2, #0
 800347c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800347e:	f7fe fc31 	bl	8001ce4 <HAL_GetTick>
 8003482:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003484:	e008      	b.n	8003498 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003486:	f7fe fc2d 	bl	8001ce4 <HAL_GetTick>
 800348a:	4602      	mov	r2, r0
 800348c:	693b      	ldr	r3, [r7, #16]
 800348e:	1ad3      	subs	r3, r2, r3
 8003490:	2b02      	cmp	r3, #2
 8003492:	d901      	bls.n	8003498 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8003494:	2303      	movs	r3, #3
 8003496:	e06d      	b.n	8003574 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003498:	4b29      	ldr	r3, [pc, #164]	@ (8003540 <HAL_RCC_OscConfig+0x4c4>)
 800349a:	681b      	ldr	r3, [r3, #0]
 800349c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80034a0:	2b00      	cmp	r3, #0
 80034a2:	d1f0      	bne.n	8003486 <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 80034a4:	687b      	ldr	r3, [r7, #4]
 80034a6:	6a1b      	ldr	r3, [r3, #32]
 80034a8:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80034ac:	d108      	bne.n	80034c0 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 80034ae:	4b24      	ldr	r3, [pc, #144]	@ (8003540 <HAL_RCC_OscConfig+0x4c4>)
 80034b0:	685b      	ldr	r3, [r3, #4]
 80034b2:	f423 3200 	bic.w	r2, r3, #131072	@ 0x20000
 80034b6:	687b      	ldr	r3, [r7, #4]
 80034b8:	689b      	ldr	r3, [r3, #8]
 80034ba:	4921      	ldr	r1, [pc, #132]	@ (8003540 <HAL_RCC_OscConfig+0x4c4>)
 80034bc:	4313      	orrs	r3, r2
 80034be:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80034c0:	4b1f      	ldr	r3, [pc, #124]	@ (8003540 <HAL_RCC_OscConfig+0x4c4>)
 80034c2:	685b      	ldr	r3, [r3, #4]
 80034c4:	f423 1274 	bic.w	r2, r3, #3997696	@ 0x3d0000
 80034c8:	687b      	ldr	r3, [r7, #4]
 80034ca:	6a19      	ldr	r1, [r3, #32]
 80034cc:	687b      	ldr	r3, [r7, #4]
 80034ce:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80034d0:	430b      	orrs	r3, r1
 80034d2:	491b      	ldr	r1, [pc, #108]	@ (8003540 <HAL_RCC_OscConfig+0x4c4>)
 80034d4:	4313      	orrs	r3, r2
 80034d6:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80034d8:	4b1b      	ldr	r3, [pc, #108]	@ (8003548 <HAL_RCC_OscConfig+0x4cc>)
 80034da:	2201      	movs	r2, #1
 80034dc:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80034de:	f7fe fc01 	bl	8001ce4 <HAL_GetTick>
 80034e2:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80034e4:	e008      	b.n	80034f8 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80034e6:	f7fe fbfd 	bl	8001ce4 <HAL_GetTick>
 80034ea:	4602      	mov	r2, r0
 80034ec:	693b      	ldr	r3, [r7, #16]
 80034ee:	1ad3      	subs	r3, r2, r3
 80034f0:	2b02      	cmp	r3, #2
 80034f2:	d901      	bls.n	80034f8 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 80034f4:	2303      	movs	r3, #3
 80034f6:	e03d      	b.n	8003574 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80034f8:	4b11      	ldr	r3, [pc, #68]	@ (8003540 <HAL_RCC_OscConfig+0x4c4>)
 80034fa:	681b      	ldr	r3, [r3, #0]
 80034fc:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003500:	2b00      	cmp	r3, #0
 8003502:	d0f0      	beq.n	80034e6 <HAL_RCC_OscConfig+0x46a>
 8003504:	e035      	b.n	8003572 <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003506:	4b10      	ldr	r3, [pc, #64]	@ (8003548 <HAL_RCC_OscConfig+0x4cc>)
 8003508:	2200      	movs	r2, #0
 800350a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800350c:	f7fe fbea 	bl	8001ce4 <HAL_GetTick>
 8003510:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003512:	e008      	b.n	8003526 <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003514:	f7fe fbe6 	bl	8001ce4 <HAL_GetTick>
 8003518:	4602      	mov	r2, r0
 800351a:	693b      	ldr	r3, [r7, #16]
 800351c:	1ad3      	subs	r3, r2, r3
 800351e:	2b02      	cmp	r3, #2
 8003520:	d901      	bls.n	8003526 <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8003522:	2303      	movs	r3, #3
 8003524:	e026      	b.n	8003574 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003526:	4b06      	ldr	r3, [pc, #24]	@ (8003540 <HAL_RCC_OscConfig+0x4c4>)
 8003528:	681b      	ldr	r3, [r3, #0]
 800352a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800352e:	2b00      	cmp	r3, #0
 8003530:	d1f0      	bne.n	8003514 <HAL_RCC_OscConfig+0x498>
 8003532:	e01e      	b.n	8003572 <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8003534:	687b      	ldr	r3, [r7, #4]
 8003536:	69db      	ldr	r3, [r3, #28]
 8003538:	2b01      	cmp	r3, #1
 800353a:	d107      	bne.n	800354c <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 800353c:	2301      	movs	r3, #1
 800353e:	e019      	b.n	8003574 <HAL_RCC_OscConfig+0x4f8>
 8003540:	40021000 	.word	0x40021000
 8003544:	40007000 	.word	0x40007000
 8003548:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 800354c:	4b0b      	ldr	r3, [pc, #44]	@ (800357c <HAL_RCC_OscConfig+0x500>)
 800354e:	685b      	ldr	r3, [r3, #4]
 8003550:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003552:	68fb      	ldr	r3, [r7, #12]
 8003554:	f403 3280 	and.w	r2, r3, #65536	@ 0x10000
 8003558:	687b      	ldr	r3, [r7, #4]
 800355a:	6a1b      	ldr	r3, [r3, #32]
 800355c:	429a      	cmp	r2, r3
 800355e:	d106      	bne.n	800356e <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8003560:	68fb      	ldr	r3, [r7, #12]
 8003562:	f403 1270 	and.w	r2, r3, #3932160	@ 0x3c0000
 8003566:	687b      	ldr	r3, [r7, #4]
 8003568:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800356a:	429a      	cmp	r2, r3
 800356c:	d001      	beq.n	8003572 <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 800356e:	2301      	movs	r3, #1
 8003570:	e000      	b.n	8003574 <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 8003572:	2300      	movs	r3, #0
}
 8003574:	4618      	mov	r0, r3
 8003576:	3718      	adds	r7, #24
 8003578:	46bd      	mov	sp, r7
 800357a:	bd80      	pop	{r7, pc}
 800357c:	40021000 	.word	0x40021000

08003580 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003580:	b580      	push	{r7, lr}
 8003582:	b084      	sub	sp, #16
 8003584:	af00      	add	r7, sp, #0
 8003586:	6078      	str	r0, [r7, #4]
 8003588:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800358a:	687b      	ldr	r3, [r7, #4]
 800358c:	2b00      	cmp	r3, #0
 800358e:	d101      	bne.n	8003594 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003590:	2301      	movs	r3, #1
 8003592:	e0d0      	b.n	8003736 <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8003594:	4b6a      	ldr	r3, [pc, #424]	@ (8003740 <HAL_RCC_ClockConfig+0x1c0>)
 8003596:	681b      	ldr	r3, [r3, #0]
 8003598:	f003 0307 	and.w	r3, r3, #7
 800359c:	683a      	ldr	r2, [r7, #0]
 800359e:	429a      	cmp	r2, r3
 80035a0:	d910      	bls.n	80035c4 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80035a2:	4b67      	ldr	r3, [pc, #412]	@ (8003740 <HAL_RCC_ClockConfig+0x1c0>)
 80035a4:	681b      	ldr	r3, [r3, #0]
 80035a6:	f023 0207 	bic.w	r2, r3, #7
 80035aa:	4965      	ldr	r1, [pc, #404]	@ (8003740 <HAL_RCC_ClockConfig+0x1c0>)
 80035ac:	683b      	ldr	r3, [r7, #0]
 80035ae:	4313      	orrs	r3, r2
 80035b0:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80035b2:	4b63      	ldr	r3, [pc, #396]	@ (8003740 <HAL_RCC_ClockConfig+0x1c0>)
 80035b4:	681b      	ldr	r3, [r3, #0]
 80035b6:	f003 0307 	and.w	r3, r3, #7
 80035ba:	683a      	ldr	r2, [r7, #0]
 80035bc:	429a      	cmp	r2, r3
 80035be:	d001      	beq.n	80035c4 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 80035c0:	2301      	movs	r3, #1
 80035c2:	e0b8      	b.n	8003736 <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80035c4:	687b      	ldr	r3, [r7, #4]
 80035c6:	681b      	ldr	r3, [r3, #0]
 80035c8:	f003 0302 	and.w	r3, r3, #2
 80035cc:	2b00      	cmp	r3, #0
 80035ce:	d020      	beq.n	8003612 <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80035d0:	687b      	ldr	r3, [r7, #4]
 80035d2:	681b      	ldr	r3, [r3, #0]
 80035d4:	f003 0304 	and.w	r3, r3, #4
 80035d8:	2b00      	cmp	r3, #0
 80035da:	d005      	beq.n	80035e8 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80035dc:	4b59      	ldr	r3, [pc, #356]	@ (8003744 <HAL_RCC_ClockConfig+0x1c4>)
 80035de:	685b      	ldr	r3, [r3, #4]
 80035e0:	4a58      	ldr	r2, [pc, #352]	@ (8003744 <HAL_RCC_ClockConfig+0x1c4>)
 80035e2:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 80035e6:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80035e8:	687b      	ldr	r3, [r7, #4]
 80035ea:	681b      	ldr	r3, [r3, #0]
 80035ec:	f003 0308 	and.w	r3, r3, #8
 80035f0:	2b00      	cmp	r3, #0
 80035f2:	d005      	beq.n	8003600 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80035f4:	4b53      	ldr	r3, [pc, #332]	@ (8003744 <HAL_RCC_ClockConfig+0x1c4>)
 80035f6:	685b      	ldr	r3, [r3, #4]
 80035f8:	4a52      	ldr	r2, [pc, #328]	@ (8003744 <HAL_RCC_ClockConfig+0x1c4>)
 80035fa:	f443 5360 	orr.w	r3, r3, #14336	@ 0x3800
 80035fe:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003600:	4b50      	ldr	r3, [pc, #320]	@ (8003744 <HAL_RCC_ClockConfig+0x1c4>)
 8003602:	685b      	ldr	r3, [r3, #4]
 8003604:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8003608:	687b      	ldr	r3, [r7, #4]
 800360a:	689b      	ldr	r3, [r3, #8]
 800360c:	494d      	ldr	r1, [pc, #308]	@ (8003744 <HAL_RCC_ClockConfig+0x1c4>)
 800360e:	4313      	orrs	r3, r2
 8003610:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003612:	687b      	ldr	r3, [r7, #4]
 8003614:	681b      	ldr	r3, [r3, #0]
 8003616:	f003 0301 	and.w	r3, r3, #1
 800361a:	2b00      	cmp	r3, #0
 800361c:	d040      	beq.n	80036a0 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800361e:	687b      	ldr	r3, [r7, #4]
 8003620:	685b      	ldr	r3, [r3, #4]
 8003622:	2b01      	cmp	r3, #1
 8003624:	d107      	bne.n	8003636 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003626:	4b47      	ldr	r3, [pc, #284]	@ (8003744 <HAL_RCC_ClockConfig+0x1c4>)
 8003628:	681b      	ldr	r3, [r3, #0]
 800362a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800362e:	2b00      	cmp	r3, #0
 8003630:	d115      	bne.n	800365e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003632:	2301      	movs	r3, #1
 8003634:	e07f      	b.n	8003736 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8003636:	687b      	ldr	r3, [r7, #4]
 8003638:	685b      	ldr	r3, [r3, #4]
 800363a:	2b02      	cmp	r3, #2
 800363c:	d107      	bne.n	800364e <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800363e:	4b41      	ldr	r3, [pc, #260]	@ (8003744 <HAL_RCC_ClockConfig+0x1c4>)
 8003640:	681b      	ldr	r3, [r3, #0]
 8003642:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003646:	2b00      	cmp	r3, #0
 8003648:	d109      	bne.n	800365e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800364a:	2301      	movs	r3, #1
 800364c:	e073      	b.n	8003736 <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800364e:	4b3d      	ldr	r3, [pc, #244]	@ (8003744 <HAL_RCC_ClockConfig+0x1c4>)
 8003650:	681b      	ldr	r3, [r3, #0]
 8003652:	f003 0302 	and.w	r3, r3, #2
 8003656:	2b00      	cmp	r3, #0
 8003658:	d101      	bne.n	800365e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800365a:	2301      	movs	r3, #1
 800365c:	e06b      	b.n	8003736 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800365e:	4b39      	ldr	r3, [pc, #228]	@ (8003744 <HAL_RCC_ClockConfig+0x1c4>)
 8003660:	685b      	ldr	r3, [r3, #4]
 8003662:	f023 0203 	bic.w	r2, r3, #3
 8003666:	687b      	ldr	r3, [r7, #4]
 8003668:	685b      	ldr	r3, [r3, #4]
 800366a:	4936      	ldr	r1, [pc, #216]	@ (8003744 <HAL_RCC_ClockConfig+0x1c4>)
 800366c:	4313      	orrs	r3, r2
 800366e:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8003670:	f7fe fb38 	bl	8001ce4 <HAL_GetTick>
 8003674:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003676:	e00a      	b.n	800368e <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003678:	f7fe fb34 	bl	8001ce4 <HAL_GetTick>
 800367c:	4602      	mov	r2, r0
 800367e:	68fb      	ldr	r3, [r7, #12]
 8003680:	1ad3      	subs	r3, r2, r3
 8003682:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003686:	4293      	cmp	r3, r2
 8003688:	d901      	bls.n	800368e <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800368a:	2303      	movs	r3, #3
 800368c:	e053      	b.n	8003736 <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800368e:	4b2d      	ldr	r3, [pc, #180]	@ (8003744 <HAL_RCC_ClockConfig+0x1c4>)
 8003690:	685b      	ldr	r3, [r3, #4]
 8003692:	f003 020c 	and.w	r2, r3, #12
 8003696:	687b      	ldr	r3, [r7, #4]
 8003698:	685b      	ldr	r3, [r3, #4]
 800369a:	009b      	lsls	r3, r3, #2
 800369c:	429a      	cmp	r2, r3
 800369e:	d1eb      	bne.n	8003678 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80036a0:	4b27      	ldr	r3, [pc, #156]	@ (8003740 <HAL_RCC_ClockConfig+0x1c0>)
 80036a2:	681b      	ldr	r3, [r3, #0]
 80036a4:	f003 0307 	and.w	r3, r3, #7
 80036a8:	683a      	ldr	r2, [r7, #0]
 80036aa:	429a      	cmp	r2, r3
 80036ac:	d210      	bcs.n	80036d0 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80036ae:	4b24      	ldr	r3, [pc, #144]	@ (8003740 <HAL_RCC_ClockConfig+0x1c0>)
 80036b0:	681b      	ldr	r3, [r3, #0]
 80036b2:	f023 0207 	bic.w	r2, r3, #7
 80036b6:	4922      	ldr	r1, [pc, #136]	@ (8003740 <HAL_RCC_ClockConfig+0x1c0>)
 80036b8:	683b      	ldr	r3, [r7, #0]
 80036ba:	4313      	orrs	r3, r2
 80036bc:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80036be:	4b20      	ldr	r3, [pc, #128]	@ (8003740 <HAL_RCC_ClockConfig+0x1c0>)
 80036c0:	681b      	ldr	r3, [r3, #0]
 80036c2:	f003 0307 	and.w	r3, r3, #7
 80036c6:	683a      	ldr	r2, [r7, #0]
 80036c8:	429a      	cmp	r2, r3
 80036ca:	d001      	beq.n	80036d0 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 80036cc:	2301      	movs	r3, #1
 80036ce:	e032      	b.n	8003736 <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80036d0:	687b      	ldr	r3, [r7, #4]
 80036d2:	681b      	ldr	r3, [r3, #0]
 80036d4:	f003 0304 	and.w	r3, r3, #4
 80036d8:	2b00      	cmp	r3, #0
 80036da:	d008      	beq.n	80036ee <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80036dc:	4b19      	ldr	r3, [pc, #100]	@ (8003744 <HAL_RCC_ClockConfig+0x1c4>)
 80036de:	685b      	ldr	r3, [r3, #4]
 80036e0:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 80036e4:	687b      	ldr	r3, [r7, #4]
 80036e6:	68db      	ldr	r3, [r3, #12]
 80036e8:	4916      	ldr	r1, [pc, #88]	@ (8003744 <HAL_RCC_ClockConfig+0x1c4>)
 80036ea:	4313      	orrs	r3, r2
 80036ec:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80036ee:	687b      	ldr	r3, [r7, #4]
 80036f0:	681b      	ldr	r3, [r3, #0]
 80036f2:	f003 0308 	and.w	r3, r3, #8
 80036f6:	2b00      	cmp	r3, #0
 80036f8:	d009      	beq.n	800370e <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 80036fa:	4b12      	ldr	r3, [pc, #72]	@ (8003744 <HAL_RCC_ClockConfig+0x1c4>)
 80036fc:	685b      	ldr	r3, [r3, #4]
 80036fe:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8003702:	687b      	ldr	r3, [r7, #4]
 8003704:	691b      	ldr	r3, [r3, #16]
 8003706:	00db      	lsls	r3, r3, #3
 8003708:	490e      	ldr	r1, [pc, #56]	@ (8003744 <HAL_RCC_ClockConfig+0x1c4>)
 800370a:	4313      	orrs	r3, r2
 800370c:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 800370e:	f000 f821 	bl	8003754 <HAL_RCC_GetSysClockFreq>
 8003712:	4602      	mov	r2, r0
 8003714:	4b0b      	ldr	r3, [pc, #44]	@ (8003744 <HAL_RCC_ClockConfig+0x1c4>)
 8003716:	685b      	ldr	r3, [r3, #4]
 8003718:	091b      	lsrs	r3, r3, #4
 800371a:	f003 030f 	and.w	r3, r3, #15
 800371e:	490a      	ldr	r1, [pc, #40]	@ (8003748 <HAL_RCC_ClockConfig+0x1c8>)
 8003720:	5ccb      	ldrb	r3, [r1, r3]
 8003722:	fa22 f303 	lsr.w	r3, r2, r3
 8003726:	4a09      	ldr	r2, [pc, #36]	@ (800374c <HAL_RCC_ClockConfig+0x1cc>)
 8003728:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 800372a:	4b09      	ldr	r3, [pc, #36]	@ (8003750 <HAL_RCC_ClockConfig+0x1d0>)
 800372c:	681b      	ldr	r3, [r3, #0]
 800372e:	4618      	mov	r0, r3
 8003730:	f7fe fa96 	bl	8001c60 <HAL_InitTick>

  return HAL_OK;
 8003734:	2300      	movs	r3, #0
}
 8003736:	4618      	mov	r0, r3
 8003738:	3710      	adds	r7, #16
 800373a:	46bd      	mov	sp, r7
 800373c:	bd80      	pop	{r7, pc}
 800373e:	bf00      	nop
 8003740:	40022000 	.word	0x40022000
 8003744:	40021000 	.word	0x40021000
 8003748:	08005054 	.word	0x08005054
 800374c:	2000041c 	.word	0x2000041c
 8003750:	20000420 	.word	0x20000420

08003754 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003754:	b480      	push	{r7}
 8003756:	b087      	sub	sp, #28
 8003758:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 800375a:	2300      	movs	r3, #0
 800375c:	60fb      	str	r3, [r7, #12]
 800375e:	2300      	movs	r3, #0
 8003760:	60bb      	str	r3, [r7, #8]
 8003762:	2300      	movs	r3, #0
 8003764:	617b      	str	r3, [r7, #20]
 8003766:	2300      	movs	r3, #0
 8003768:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 800376a:	2300      	movs	r3, #0
 800376c:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 800376e:	4b1e      	ldr	r3, [pc, #120]	@ (80037e8 <HAL_RCC_GetSysClockFreq+0x94>)
 8003770:	685b      	ldr	r3, [r3, #4]
 8003772:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8003774:	68fb      	ldr	r3, [r7, #12]
 8003776:	f003 030c 	and.w	r3, r3, #12
 800377a:	2b04      	cmp	r3, #4
 800377c:	d002      	beq.n	8003784 <HAL_RCC_GetSysClockFreq+0x30>
 800377e:	2b08      	cmp	r3, #8
 8003780:	d003      	beq.n	800378a <HAL_RCC_GetSysClockFreq+0x36>
 8003782:	e027      	b.n	80037d4 <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8003784:	4b19      	ldr	r3, [pc, #100]	@ (80037ec <HAL_RCC_GetSysClockFreq+0x98>)
 8003786:	613b      	str	r3, [r7, #16]
      break;
 8003788:	e027      	b.n	80037da <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 800378a:	68fb      	ldr	r3, [r7, #12]
 800378c:	0c9b      	lsrs	r3, r3, #18
 800378e:	f003 030f 	and.w	r3, r3, #15
 8003792:	4a17      	ldr	r2, [pc, #92]	@ (80037f0 <HAL_RCC_GetSysClockFreq+0x9c>)
 8003794:	5cd3      	ldrb	r3, [r2, r3]
 8003796:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8003798:	68fb      	ldr	r3, [r7, #12]
 800379a:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800379e:	2b00      	cmp	r3, #0
 80037a0:	d010      	beq.n	80037c4 <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 80037a2:	4b11      	ldr	r3, [pc, #68]	@ (80037e8 <HAL_RCC_GetSysClockFreq+0x94>)
 80037a4:	685b      	ldr	r3, [r3, #4]
 80037a6:	0c5b      	lsrs	r3, r3, #17
 80037a8:	f003 0301 	and.w	r3, r3, #1
 80037ac:	4a11      	ldr	r2, [pc, #68]	@ (80037f4 <HAL_RCC_GetSysClockFreq+0xa0>)
 80037ae:	5cd3      	ldrb	r3, [r2, r3]
 80037b0:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 80037b2:	687b      	ldr	r3, [r7, #4]
 80037b4:	4a0d      	ldr	r2, [pc, #52]	@ (80037ec <HAL_RCC_GetSysClockFreq+0x98>)
 80037b6:	fb03 f202 	mul.w	r2, r3, r2
 80037ba:	68bb      	ldr	r3, [r7, #8]
 80037bc:	fbb2 f3f3 	udiv	r3, r2, r3
 80037c0:	617b      	str	r3, [r7, #20]
 80037c2:	e004      	b.n	80037ce <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 80037c4:	687b      	ldr	r3, [r7, #4]
 80037c6:	4a0c      	ldr	r2, [pc, #48]	@ (80037f8 <HAL_RCC_GetSysClockFreq+0xa4>)
 80037c8:	fb02 f303 	mul.w	r3, r2, r3
 80037cc:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 80037ce:	697b      	ldr	r3, [r7, #20]
 80037d0:	613b      	str	r3, [r7, #16]
      break;
 80037d2:	e002      	b.n	80037da <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 80037d4:	4b05      	ldr	r3, [pc, #20]	@ (80037ec <HAL_RCC_GetSysClockFreq+0x98>)
 80037d6:	613b      	str	r3, [r7, #16]
      break;
 80037d8:	bf00      	nop
    }
  }
  return sysclockfreq;
 80037da:	693b      	ldr	r3, [r7, #16]
}
 80037dc:	4618      	mov	r0, r3
 80037de:	371c      	adds	r7, #28
 80037e0:	46bd      	mov	sp, r7
 80037e2:	bc80      	pop	{r7}
 80037e4:	4770      	bx	lr
 80037e6:	bf00      	nop
 80037e8:	40021000 	.word	0x40021000
 80037ec:	007a1200 	.word	0x007a1200
 80037f0:	0800506c 	.word	0x0800506c
 80037f4:	0800507c 	.word	0x0800507c
 80037f8:	003d0900 	.word	0x003d0900

080037fc <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80037fc:	b480      	push	{r7}
 80037fe:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003800:	4b02      	ldr	r3, [pc, #8]	@ (800380c <HAL_RCC_GetHCLKFreq+0x10>)
 8003802:	681b      	ldr	r3, [r3, #0]
}
 8003804:	4618      	mov	r0, r3
 8003806:	46bd      	mov	sp, r7
 8003808:	bc80      	pop	{r7}
 800380a:	4770      	bx	lr
 800380c:	2000041c 	.word	0x2000041c

08003810 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8003810:	b580      	push	{r7, lr}
 8003812:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8003814:	f7ff fff2 	bl	80037fc <HAL_RCC_GetHCLKFreq>
 8003818:	4602      	mov	r2, r0
 800381a:	4b05      	ldr	r3, [pc, #20]	@ (8003830 <HAL_RCC_GetPCLK2Freq+0x20>)
 800381c:	685b      	ldr	r3, [r3, #4]
 800381e:	0adb      	lsrs	r3, r3, #11
 8003820:	f003 0307 	and.w	r3, r3, #7
 8003824:	4903      	ldr	r1, [pc, #12]	@ (8003834 <HAL_RCC_GetPCLK2Freq+0x24>)
 8003826:	5ccb      	ldrb	r3, [r1, r3]
 8003828:	fa22 f303 	lsr.w	r3, r2, r3
}
 800382c:	4618      	mov	r0, r3
 800382e:	bd80      	pop	{r7, pc}
 8003830:	40021000 	.word	0x40021000
 8003834:	08005064 	.word	0x08005064

08003838 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8003838:	b480      	push	{r7}
 800383a:	b085      	sub	sp, #20
 800383c:	af00      	add	r7, sp, #0
 800383e:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8003840:	4b0a      	ldr	r3, [pc, #40]	@ (800386c <RCC_Delay+0x34>)
 8003842:	681b      	ldr	r3, [r3, #0]
 8003844:	4a0a      	ldr	r2, [pc, #40]	@ (8003870 <RCC_Delay+0x38>)
 8003846:	fba2 2303 	umull	r2, r3, r2, r3
 800384a:	0a5b      	lsrs	r3, r3, #9
 800384c:	687a      	ldr	r2, [r7, #4]
 800384e:	fb02 f303 	mul.w	r3, r2, r3
 8003852:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8003854:	bf00      	nop
  }
  while (Delay --);
 8003856:	68fb      	ldr	r3, [r7, #12]
 8003858:	1e5a      	subs	r2, r3, #1
 800385a:	60fa      	str	r2, [r7, #12]
 800385c:	2b00      	cmp	r3, #0
 800385e:	d1f9      	bne.n	8003854 <RCC_Delay+0x1c>
}
 8003860:	bf00      	nop
 8003862:	bf00      	nop
 8003864:	3714      	adds	r7, #20
 8003866:	46bd      	mov	sp, r7
 8003868:	bc80      	pop	{r7}
 800386a:	4770      	bx	lr
 800386c:	2000041c 	.word	0x2000041c
 8003870:	10624dd3 	.word	0x10624dd3

08003874 <HAL_RCCEx_PeriphCLKConfig>:
  *         manually disable it.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8003874:	b580      	push	{r7, lr}
 8003876:	b086      	sub	sp, #24
 8003878:	af00      	add	r7, sp, #0
 800387a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U, temp_reg = 0U;
 800387c:	2300      	movs	r3, #0
 800387e:	613b      	str	r3, [r7, #16]
 8003880:	2300      	movs	r3, #0
 8003882:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------------- RTC/LCD Configuration ------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 8003884:	687b      	ldr	r3, [r7, #4]
 8003886:	681b      	ldr	r3, [r3, #0]
 8003888:	f003 0301 	and.w	r3, r3, #1
 800388c:	2b00      	cmp	r3, #0
 800388e:	d07d      	beq.n	800398c <HAL_RCCEx_PeriphCLKConfig+0x118>
  {
    FlagStatus pwrclkchanged = RESET;
 8003890:	2300      	movs	r3, #0
 8003892:	75fb      	strb	r3, [r7, #23]
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* As soon as function is called to change RTC clock source, activation of the
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003894:	4b4f      	ldr	r3, [pc, #316]	@ (80039d4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003896:	69db      	ldr	r3, [r3, #28]
 8003898:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800389c:	2b00      	cmp	r3, #0
 800389e:	d10d      	bne.n	80038bc <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80038a0:	4b4c      	ldr	r3, [pc, #304]	@ (80039d4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80038a2:	69db      	ldr	r3, [r3, #28]
 80038a4:	4a4b      	ldr	r2, [pc, #300]	@ (80039d4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80038a6:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80038aa:	61d3      	str	r3, [r2, #28]
 80038ac:	4b49      	ldr	r3, [pc, #292]	@ (80039d4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80038ae:	69db      	ldr	r3, [r3, #28]
 80038b0:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80038b4:	60bb      	str	r3, [r7, #8]
 80038b6:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80038b8:	2301      	movs	r3, #1
 80038ba:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80038bc:	4b46      	ldr	r3, [pc, #280]	@ (80039d8 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 80038be:	681b      	ldr	r3, [r3, #0]
 80038c0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80038c4:	2b00      	cmp	r3, #0
 80038c6:	d118      	bne.n	80038fa <HAL_RCCEx_PeriphCLKConfig+0x86>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80038c8:	4b43      	ldr	r3, [pc, #268]	@ (80039d8 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 80038ca:	681b      	ldr	r3, [r3, #0]
 80038cc:	4a42      	ldr	r2, [pc, #264]	@ (80039d8 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 80038ce:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80038d2:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80038d4:	f7fe fa06 	bl	8001ce4 <HAL_GetTick>
 80038d8:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80038da:	e008      	b.n	80038ee <HAL_RCCEx_PeriphCLKConfig+0x7a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80038dc:	f7fe fa02 	bl	8001ce4 <HAL_GetTick>
 80038e0:	4602      	mov	r2, r0
 80038e2:	693b      	ldr	r3, [r7, #16]
 80038e4:	1ad3      	subs	r3, r2, r3
 80038e6:	2b64      	cmp	r3, #100	@ 0x64
 80038e8:	d901      	bls.n	80038ee <HAL_RCCEx_PeriphCLKConfig+0x7a>
        {
          return HAL_TIMEOUT;
 80038ea:	2303      	movs	r3, #3
 80038ec:	e06d      	b.n	80039ca <HAL_RCCEx_PeriphCLKConfig+0x156>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80038ee:	4b3a      	ldr	r3, [pc, #232]	@ (80039d8 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 80038f0:	681b      	ldr	r3, [r3, #0]
 80038f2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80038f6:	2b00      	cmp	r3, #0
 80038f8:	d0f0      	beq.n	80038dc <HAL_RCCEx_PeriphCLKConfig+0x68>
        }
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 80038fa:	4b36      	ldr	r3, [pc, #216]	@ (80039d4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80038fc:	6a1b      	ldr	r3, [r3, #32]
 80038fe:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003902:	60fb      	str	r3, [r7, #12]
    if ((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8003904:	68fb      	ldr	r3, [r7, #12]
 8003906:	2b00      	cmp	r3, #0
 8003908:	d02e      	beq.n	8003968 <HAL_RCCEx_PeriphCLKConfig+0xf4>
 800390a:	687b      	ldr	r3, [r7, #4]
 800390c:	685b      	ldr	r3, [r3, #4]
 800390e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003912:	68fa      	ldr	r2, [r7, #12]
 8003914:	429a      	cmp	r2, r3
 8003916:	d027      	beq.n	8003968 <HAL_RCCEx_PeriphCLKConfig+0xf4>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8003918:	4b2e      	ldr	r3, [pc, #184]	@ (80039d4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800391a:	6a1b      	ldr	r3, [r3, #32]
 800391c:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8003920:	60fb      	str	r3, [r7, #12]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8003922:	4b2e      	ldr	r3, [pc, #184]	@ (80039dc <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8003924:	2201      	movs	r2, #1
 8003926:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8003928:	4b2c      	ldr	r3, [pc, #176]	@ (80039dc <HAL_RCCEx_PeriphCLKConfig+0x168>)
 800392a:	2200      	movs	r2, #0
 800392c:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 800392e:	4a29      	ldr	r2, [pc, #164]	@ (80039d4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003930:	68fb      	ldr	r3, [r7, #12]
 8003932:	6213      	str	r3, [r2, #32]

      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 8003934:	68fb      	ldr	r3, [r7, #12]
 8003936:	f003 0301 	and.w	r3, r3, #1
 800393a:	2b00      	cmp	r3, #0
 800393c:	d014      	beq.n	8003968 <HAL_RCCEx_PeriphCLKConfig+0xf4>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800393e:	f7fe f9d1 	bl	8001ce4 <HAL_GetTick>
 8003942:	6138      	str	r0, [r7, #16]

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003944:	e00a      	b.n	800395c <HAL_RCCEx_PeriphCLKConfig+0xe8>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003946:	f7fe f9cd 	bl	8001ce4 <HAL_GetTick>
 800394a:	4602      	mov	r2, r0
 800394c:	693b      	ldr	r3, [r7, #16]
 800394e:	1ad3      	subs	r3, r2, r3
 8003950:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003954:	4293      	cmp	r3, r2
 8003956:	d901      	bls.n	800395c <HAL_RCCEx_PeriphCLKConfig+0xe8>
          {
            return HAL_TIMEOUT;
 8003958:	2303      	movs	r3, #3
 800395a:	e036      	b.n	80039ca <HAL_RCCEx_PeriphCLKConfig+0x156>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800395c:	4b1d      	ldr	r3, [pc, #116]	@ (80039d4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800395e:	6a1b      	ldr	r3, [r3, #32]
 8003960:	f003 0302 	and.w	r3, r3, #2
 8003964:	2b00      	cmp	r3, #0
 8003966:	d0ee      	beq.n	8003946 <HAL_RCCEx_PeriphCLKConfig+0xd2>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8003968:	4b1a      	ldr	r3, [pc, #104]	@ (80039d4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800396a:	6a1b      	ldr	r3, [r3, #32]
 800396c:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8003970:	687b      	ldr	r3, [r7, #4]
 8003972:	685b      	ldr	r3, [r3, #4]
 8003974:	4917      	ldr	r1, [pc, #92]	@ (80039d4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003976:	4313      	orrs	r3, r2
 8003978:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 800397a:	7dfb      	ldrb	r3, [r7, #23]
 800397c:	2b01      	cmp	r3, #1
 800397e:	d105      	bne.n	800398c <HAL_RCCEx_PeriphCLKConfig+0x118>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003980:	4b14      	ldr	r3, [pc, #80]	@ (80039d4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003982:	69db      	ldr	r3, [r3, #28]
 8003984:	4a13      	ldr	r2, [pc, #76]	@ (80039d4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003986:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800398a:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------ ADC clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 800398c:	687b      	ldr	r3, [r7, #4]
 800398e:	681b      	ldr	r3, [r3, #0]
 8003990:	f003 0302 	and.w	r3, r3, #2
 8003994:	2b00      	cmp	r3, #0
 8003996:	d008      	beq.n	80039aa <HAL_RCCEx_PeriphCLKConfig+0x136>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCPLLCLK_DIV(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8003998:	4b0e      	ldr	r3, [pc, #56]	@ (80039d4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800399a:	685b      	ldr	r3, [r3, #4]
 800399c:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 80039a0:	687b      	ldr	r3, [r7, #4]
 80039a2:	689b      	ldr	r3, [r3, #8]
 80039a4:	490b      	ldr	r1, [pc, #44]	@ (80039d4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80039a6:	4313      	orrs	r3, r2
 80039a8:	604b      	str	r3, [r1, #4]

#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6)\
 || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)\
 || defined(STM32F105xC) || defined(STM32F107xC)
  /*------------------------------ USB clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 80039aa:	687b      	ldr	r3, [r7, #4]
 80039ac:	681b      	ldr	r3, [r3, #0]
 80039ae:	f003 0310 	and.w	r3, r3, #16
 80039b2:	2b00      	cmp	r3, #0
 80039b4:	d008      	beq.n	80039c8 <HAL_RCCEx_PeriphCLKConfig+0x154>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBPLLCLK_DIV(PeriphClkInit->UsbClockSelection));

    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 80039b6:	4b07      	ldr	r3, [pc, #28]	@ (80039d4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80039b8:	685b      	ldr	r3, [r3, #4]
 80039ba:	f423 0280 	bic.w	r2, r3, #4194304	@ 0x400000
 80039be:	687b      	ldr	r3, [r7, #4]
 80039c0:	68db      	ldr	r3, [r3, #12]
 80039c2:	4904      	ldr	r1, [pc, #16]	@ (80039d4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80039c4:	4313      	orrs	r3, r2
 80039c6:	604b      	str	r3, [r1, #4]
  }
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG || STM32F105xC || STM32F107xC */

  return HAL_OK;
 80039c8:	2300      	movs	r3, #0
}
 80039ca:	4618      	mov	r0, r3
 80039cc:	3718      	adds	r7, #24
 80039ce:	46bd      	mov	sp, r7
 80039d0:	bd80      	pop	{r7, pc}
 80039d2:	bf00      	nop
 80039d4:	40021000 	.word	0x40021000
 80039d8:	40007000 	.word	0x40007000
 80039dc:	42420440 	.word	0x42420440

080039e0 <HAL_RCCEx_GetPeriphCLKFreq>:
  *            @arg @ref RCC_PERIPHCLK_USB  USB peripheral clock
  @endif
  * @retval Frequency in Hz (0: means that no available frequency for the peripheral)
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint32_t PeriphClk)
{
 80039e0:	b580      	push	{r7, lr}
 80039e2:	b088      	sub	sp, #32
 80039e4:	af00      	add	r7, sp, #0
 80039e6:	6078      	str	r0, [r7, #4]
#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6) || \
    defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)
  static const uint8_t aPLLMULFactorTable[16U] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
  static const uint8_t aPredivFactorTable[2U] = {1, 2};

  uint32_t prediv1 = 0U, pllclk = 0U, pllmul = 0U;
 80039e8:	2300      	movs	r3, #0
 80039ea:	617b      	str	r3, [r7, #20]
 80039ec:	2300      	movs	r3, #0
 80039ee:	61fb      	str	r3, [r7, #28]
 80039f0:	2300      	movs	r3, #0
 80039f2:	613b      	str	r3, [r7, #16]
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG */
  uint32_t temp_reg = 0U, frequency = 0U;
 80039f4:	2300      	movs	r3, #0
 80039f6:	60fb      	str	r3, [r7, #12]
 80039f8:	2300      	movs	r3, #0
 80039fa:	61bb      	str	r3, [r7, #24]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClk));

  switch (PeriphClk)
 80039fc:	687b      	ldr	r3, [r7, #4]
 80039fe:	2b10      	cmp	r3, #16
 8003a00:	d00a      	beq.n	8003a18 <HAL_RCCEx_GetPeriphCLKFreq+0x38>
 8003a02:	687b      	ldr	r3, [r7, #4]
 8003a04:	2b10      	cmp	r3, #16
 8003a06:	f200 808a 	bhi.w	8003b1e <HAL_RCCEx_GetPeriphCLKFreq+0x13e>
 8003a0a:	687b      	ldr	r3, [r7, #4]
 8003a0c:	2b01      	cmp	r3, #1
 8003a0e:	d045      	beq.n	8003a9c <HAL_RCCEx_GetPeriphCLKFreq+0xbc>
 8003a10:	687b      	ldr	r3, [r7, #4]
 8003a12:	2b02      	cmp	r3, #2
 8003a14:	d075      	beq.n	8003b02 <HAL_RCCEx_GetPeriphCLKFreq+0x122>
      frequency = HAL_RCC_GetPCLK2Freq() / (((__HAL_RCC_GET_ADC_SOURCE() >> RCC_CFGR_ADCPRE_Pos) + 1) * 2);
      break;
    }
    default:
    {
      break;
 8003a16:	e082      	b.n	8003b1e <HAL_RCCEx_GetPeriphCLKFreq+0x13e>
      temp_reg = RCC->CFGR;
 8003a18:	4b46      	ldr	r3, [pc, #280]	@ (8003b34 <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 8003a1a:	685b      	ldr	r3, [r3, #4]
 8003a1c:	60fb      	str	r3, [r7, #12]
      if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLON))
 8003a1e:	4b45      	ldr	r3, [pc, #276]	@ (8003b34 <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 8003a20:	681b      	ldr	r3, [r3, #0]
 8003a22:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8003a26:	2b00      	cmp	r3, #0
 8003a28:	d07b      	beq.n	8003b22 <HAL_RCCEx_GetPeriphCLKFreq+0x142>
        pllmul = aPLLMULFactorTable[(uint32_t)(temp_reg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8003a2a:	68fb      	ldr	r3, [r7, #12]
 8003a2c:	0c9b      	lsrs	r3, r3, #18
 8003a2e:	f003 030f 	and.w	r3, r3, #15
 8003a32:	4a41      	ldr	r2, [pc, #260]	@ (8003b38 <HAL_RCCEx_GetPeriphCLKFreq+0x158>)
 8003a34:	5cd3      	ldrb	r3, [r2, r3]
 8003a36:	613b      	str	r3, [r7, #16]
        if ((temp_reg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8003a38:	68fb      	ldr	r3, [r7, #12]
 8003a3a:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003a3e:	2b00      	cmp	r3, #0
 8003a40:	d015      	beq.n	8003a6e <HAL_RCCEx_GetPeriphCLKFreq+0x8e>
          prediv1 = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8003a42:	4b3c      	ldr	r3, [pc, #240]	@ (8003b34 <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 8003a44:	685b      	ldr	r3, [r3, #4]
 8003a46:	0c5b      	lsrs	r3, r3, #17
 8003a48:	f003 0301 	and.w	r3, r3, #1
 8003a4c:	4a3b      	ldr	r2, [pc, #236]	@ (8003b3c <HAL_RCCEx_GetPeriphCLKFreq+0x15c>)
 8003a4e:	5cd3      	ldrb	r3, [r2, r3]
 8003a50:	617b      	str	r3, [r7, #20]
          if ((temp_reg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8003a52:	68fb      	ldr	r3, [r7, #12]
 8003a54:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003a58:	2b00      	cmp	r3, #0
 8003a5a:	d00d      	beq.n	8003a78 <HAL_RCCEx_GetPeriphCLKFreq+0x98>
            pllclk = (uint32_t)((HSE_VALUE / prediv1) * pllmul);
 8003a5c:	4a38      	ldr	r2, [pc, #224]	@ (8003b40 <HAL_RCCEx_GetPeriphCLKFreq+0x160>)
 8003a5e:	697b      	ldr	r3, [r7, #20]
 8003a60:	fbb2 f2f3 	udiv	r2, r2, r3
 8003a64:	693b      	ldr	r3, [r7, #16]
 8003a66:	fb02 f303 	mul.w	r3, r2, r3
 8003a6a:	61fb      	str	r3, [r7, #28]
 8003a6c:	e004      	b.n	8003a78 <HAL_RCCEx_GetPeriphCLKFreq+0x98>
          pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8003a6e:	693b      	ldr	r3, [r7, #16]
 8003a70:	4a34      	ldr	r2, [pc, #208]	@ (8003b44 <HAL_RCCEx_GetPeriphCLKFreq+0x164>)
 8003a72:	fb02 f303 	mul.w	r3, r2, r3
 8003a76:	61fb      	str	r3, [r7, #28]
        if (__HAL_RCC_GET_USB_SOURCE() == RCC_USBCLKSOURCE_PLL)
 8003a78:	4b2e      	ldr	r3, [pc, #184]	@ (8003b34 <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 8003a7a:	685b      	ldr	r3, [r3, #4]
 8003a7c:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003a80:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8003a84:	d102      	bne.n	8003a8c <HAL_RCCEx_GetPeriphCLKFreq+0xac>
          frequency = pllclk;
 8003a86:	69fb      	ldr	r3, [r7, #28]
 8003a88:	61bb      	str	r3, [r7, #24]
      break;
 8003a8a:	e04a      	b.n	8003b22 <HAL_RCCEx_GetPeriphCLKFreq+0x142>
          frequency = (pllclk * 2) / 3;
 8003a8c:	69fb      	ldr	r3, [r7, #28]
 8003a8e:	005b      	lsls	r3, r3, #1
 8003a90:	4a2d      	ldr	r2, [pc, #180]	@ (8003b48 <HAL_RCCEx_GetPeriphCLKFreq+0x168>)
 8003a92:	fba2 2303 	umull	r2, r3, r2, r3
 8003a96:	085b      	lsrs	r3, r3, #1
 8003a98:	61bb      	str	r3, [r7, #24]
      break;
 8003a9a:	e042      	b.n	8003b22 <HAL_RCCEx_GetPeriphCLKFreq+0x142>
      temp_reg = RCC->BDCR;
 8003a9c:	4b25      	ldr	r3, [pc, #148]	@ (8003b34 <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 8003a9e:	6a1b      	ldr	r3, [r3, #32]
 8003aa0:	60fb      	str	r3, [r7, #12]
      if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_LSE) && (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSERDY)))
 8003aa2:	68fb      	ldr	r3, [r7, #12]
 8003aa4:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003aa8:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003aac:	d108      	bne.n	8003ac0 <HAL_RCCEx_GetPeriphCLKFreq+0xe0>
 8003aae:	68fb      	ldr	r3, [r7, #12]
 8003ab0:	f003 0302 	and.w	r3, r3, #2
 8003ab4:	2b00      	cmp	r3, #0
 8003ab6:	d003      	beq.n	8003ac0 <HAL_RCCEx_GetPeriphCLKFreq+0xe0>
        frequency = LSE_VALUE;
 8003ab8:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8003abc:	61bb      	str	r3, [r7, #24]
 8003abe:	e01f      	b.n	8003b00 <HAL_RCCEx_GetPeriphCLKFreq+0x120>
      else if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_LSI) && (HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSIRDY)))
 8003ac0:	68fb      	ldr	r3, [r7, #12]
 8003ac2:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003ac6:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8003aca:	d109      	bne.n	8003ae0 <HAL_RCCEx_GetPeriphCLKFreq+0x100>
 8003acc:	4b19      	ldr	r3, [pc, #100]	@ (8003b34 <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 8003ace:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003ad0:	f003 0302 	and.w	r3, r3, #2
 8003ad4:	2b00      	cmp	r3, #0
 8003ad6:	d003      	beq.n	8003ae0 <HAL_RCCEx_GetPeriphCLKFreq+0x100>
        frequency = LSI_VALUE;
 8003ad8:	f649 4340 	movw	r3, #40000	@ 0x9c40
 8003adc:	61bb      	str	r3, [r7, #24]
 8003ade:	e00f      	b.n	8003b00 <HAL_RCCEx_GetPeriphCLKFreq+0x120>
      else if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_HSE_DIV128) && (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)))
 8003ae0:	68fb      	ldr	r3, [r7, #12]
 8003ae2:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003ae6:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8003aea:	d11c      	bne.n	8003b26 <HAL_RCCEx_GetPeriphCLKFreq+0x146>
 8003aec:	4b11      	ldr	r3, [pc, #68]	@ (8003b34 <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 8003aee:	681b      	ldr	r3, [r3, #0]
 8003af0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003af4:	2b00      	cmp	r3, #0
 8003af6:	d016      	beq.n	8003b26 <HAL_RCCEx_GetPeriphCLKFreq+0x146>
        frequency = HSE_VALUE / 128U;
 8003af8:	f24f 4324 	movw	r3, #62500	@ 0xf424
 8003afc:	61bb      	str	r3, [r7, #24]
      break;
 8003afe:	e012      	b.n	8003b26 <HAL_RCCEx_GetPeriphCLKFreq+0x146>
 8003b00:	e011      	b.n	8003b26 <HAL_RCCEx_GetPeriphCLKFreq+0x146>
      frequency = HAL_RCC_GetPCLK2Freq() / (((__HAL_RCC_GET_ADC_SOURCE() >> RCC_CFGR_ADCPRE_Pos) + 1) * 2);
 8003b02:	f7ff fe85 	bl	8003810 <HAL_RCC_GetPCLK2Freq>
 8003b06:	4602      	mov	r2, r0
 8003b08:	4b0a      	ldr	r3, [pc, #40]	@ (8003b34 <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 8003b0a:	685b      	ldr	r3, [r3, #4]
 8003b0c:	0b9b      	lsrs	r3, r3, #14
 8003b0e:	f003 0303 	and.w	r3, r3, #3
 8003b12:	3301      	adds	r3, #1
 8003b14:	005b      	lsls	r3, r3, #1
 8003b16:	fbb2 f3f3 	udiv	r3, r2, r3
 8003b1a:	61bb      	str	r3, [r7, #24]
      break;
 8003b1c:	e004      	b.n	8003b28 <HAL_RCCEx_GetPeriphCLKFreq+0x148>
      break;
 8003b1e:	bf00      	nop
 8003b20:	e002      	b.n	8003b28 <HAL_RCCEx_GetPeriphCLKFreq+0x148>
      break;
 8003b22:	bf00      	nop
 8003b24:	e000      	b.n	8003b28 <HAL_RCCEx_GetPeriphCLKFreq+0x148>
      break;
 8003b26:	bf00      	nop
    }
  }
  return (frequency);
 8003b28:	69bb      	ldr	r3, [r7, #24]
}
 8003b2a:	4618      	mov	r0, r3
 8003b2c:	3720      	adds	r7, #32
 8003b2e:	46bd      	mov	sp, r7
 8003b30:	bd80      	pop	{r7, pc}
 8003b32:	bf00      	nop
 8003b34:	40021000 	.word	0x40021000
 8003b38:	08005080 	.word	0x08005080
 8003b3c:	08005090 	.word	0x08005090
 8003b40:	007a1200 	.word	0x007a1200
 8003b44:	003d0900 	.word	0x003d0900
 8003b48:	aaaaaaab 	.word	0xaaaaaaab

08003b4c <HAL_RTC_Init>:
  * @param  hrtc   pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_Init(RTC_HandleTypeDef *hrtc)
{
 8003b4c:	b580      	push	{r7, lr}
 8003b4e:	b084      	sub	sp, #16
 8003b50:	af00      	add	r7, sp, #0
 8003b52:	6078      	str	r0, [r7, #4]
  uint32_t prescaler = 0U;
 8003b54:	2300      	movs	r3, #0
 8003b56:	60fb      	str	r3, [r7, #12]
  /* Check input parameters */
  if (hrtc == NULL)
 8003b58:	687b      	ldr	r3, [r7, #4]
 8003b5a:	2b00      	cmp	r3, #0
 8003b5c:	d101      	bne.n	8003b62 <HAL_RTC_Init+0x16>
  {
    return HAL_ERROR;
 8003b5e:	2301      	movs	r3, #1
 8003b60:	e07a      	b.n	8003c58 <HAL_RTC_Init+0x10c>
    {
      hrtc->MspDeInitCallback = HAL_RTC_MspDeInit;
    }
  }
#else
  if (hrtc->State == HAL_RTC_STATE_RESET)
 8003b62:	687b      	ldr	r3, [r7, #4]
 8003b64:	7c5b      	ldrb	r3, [r3, #17]
 8003b66:	b2db      	uxtb	r3, r3
 8003b68:	2b00      	cmp	r3, #0
 8003b6a:	d105      	bne.n	8003b78 <HAL_RTC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hrtc->Lock = HAL_UNLOCKED;
 8003b6c:	687b      	ldr	r3, [r7, #4]
 8003b6e:	2200      	movs	r2, #0
 8003b70:	741a      	strb	r2, [r3, #16]

    /* Initialize RTC MSP */
    HAL_RTC_MspInit(hrtc);
 8003b72:	6878      	ldr	r0, [r7, #4]
 8003b74:	f7fd ff2e 	bl	80019d4 <HAL_RTC_MspInit>
  }
#endif /* (USE_HAL_RTC_REGISTER_CALLBACKS) */

  /* Set RTC state */
  hrtc->State = HAL_RTC_STATE_BUSY;
 8003b78:	687b      	ldr	r3, [r7, #4]
 8003b7a:	2202      	movs	r2, #2
 8003b7c:	745a      	strb	r2, [r3, #17]

  /* Waiting for synchro */
  if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 8003b7e:	6878      	ldr	r0, [r7, #4]
 8003b80:	f000 fb1d 	bl	80041be <HAL_RTC_WaitForSynchro>
 8003b84:	4603      	mov	r3, r0
 8003b86:	2b00      	cmp	r3, #0
 8003b88:	d004      	beq.n	8003b94 <HAL_RTC_Init+0x48>
  {
    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_ERROR;
 8003b8a:	687b      	ldr	r3, [r7, #4]
 8003b8c:	2204      	movs	r2, #4
 8003b8e:	745a      	strb	r2, [r3, #17]

    return HAL_ERROR;
 8003b90:	2301      	movs	r3, #1
 8003b92:	e061      	b.n	8003c58 <HAL_RTC_Init+0x10c>
  }

  /* Set Initialization mode */
  if (RTC_EnterInitMode(hrtc) != HAL_OK)
 8003b94:	6878      	ldr	r0, [r7, #4]
 8003b96:	f000 fbd6 	bl	8004346 <RTC_EnterInitMode>
 8003b9a:	4603      	mov	r3, r0
 8003b9c:	2b00      	cmp	r3, #0
 8003b9e:	d004      	beq.n	8003baa <HAL_RTC_Init+0x5e>
  {
    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_ERROR;
 8003ba0:	687b      	ldr	r3, [r7, #4]
 8003ba2:	2204      	movs	r2, #4
 8003ba4:	745a      	strb	r2, [r3, #17]

    return HAL_ERROR;
 8003ba6:	2301      	movs	r3, #1
 8003ba8:	e056      	b.n	8003c58 <HAL_RTC_Init+0x10c>
  }
  else
  {
    /* Clear Flags Bits */
    CLEAR_BIT(hrtc->Instance->CRL, (RTC_FLAG_OW | RTC_FLAG_ALRAF | RTC_FLAG_SEC));
 8003baa:	687b      	ldr	r3, [r7, #4]
 8003bac:	681b      	ldr	r3, [r3, #0]
 8003bae:	685a      	ldr	r2, [r3, #4]
 8003bb0:	687b      	ldr	r3, [r7, #4]
 8003bb2:	681b      	ldr	r3, [r3, #0]
 8003bb4:	f022 0207 	bic.w	r2, r2, #7
 8003bb8:	605a      	str	r2, [r3, #4]

    if (hrtc->Init.OutPut != RTC_OUTPUTSOURCE_NONE)
 8003bba:	687b      	ldr	r3, [r7, #4]
 8003bbc:	689b      	ldr	r3, [r3, #8]
 8003bbe:	2b00      	cmp	r3, #0
 8003bc0:	d005      	beq.n	8003bce <HAL_RTC_Init+0x82>
    {
      /* Disable the selected Tamper pin */
      CLEAR_BIT(BKP->CR, BKP_CR_TPE);
 8003bc2:	4b27      	ldr	r3, [pc, #156]	@ (8003c60 <HAL_RTC_Init+0x114>)
 8003bc4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003bc6:	4a26      	ldr	r2, [pc, #152]	@ (8003c60 <HAL_RTC_Init+0x114>)
 8003bc8:	f023 0301 	bic.w	r3, r3, #1
 8003bcc:	6313      	str	r3, [r2, #48]	@ 0x30
    }

    /* Set the signal which will be routed to RTC Tamper pin*/
    MODIFY_REG(BKP->RTCCR, (BKP_RTCCR_CCO | BKP_RTCCR_ASOE | BKP_RTCCR_ASOS), hrtc->Init.OutPut);
 8003bce:	4b24      	ldr	r3, [pc, #144]	@ (8003c60 <HAL_RTC_Init+0x114>)
 8003bd0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003bd2:	f423 7260 	bic.w	r2, r3, #896	@ 0x380
 8003bd6:	687b      	ldr	r3, [r7, #4]
 8003bd8:	689b      	ldr	r3, [r3, #8]
 8003bda:	4921      	ldr	r1, [pc, #132]	@ (8003c60 <HAL_RTC_Init+0x114>)
 8003bdc:	4313      	orrs	r3, r2
 8003bde:	62cb      	str	r3, [r1, #44]	@ 0x2c

    if (hrtc->Init.AsynchPrediv != RTC_AUTO_1_SECOND)
 8003be0:	687b      	ldr	r3, [r7, #4]
 8003be2:	685b      	ldr	r3, [r3, #4]
 8003be4:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8003be8:	d003      	beq.n	8003bf2 <HAL_RTC_Init+0xa6>
    {
      /* RTC Prescaler provided directly by end-user*/
      prescaler = hrtc->Init.AsynchPrediv;
 8003bea:	687b      	ldr	r3, [r7, #4]
 8003bec:	685b      	ldr	r3, [r3, #4]
 8003bee:	60fb      	str	r3, [r7, #12]
 8003bf0:	e00e      	b.n	8003c10 <HAL_RTC_Init+0xc4>
    }
    else
    {
      /* RTC Prescaler will be automatically calculated to get 1 second timebase */
      /* Get the RTCCLK frequency */
      prescaler = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_RTC);
 8003bf2:	2001      	movs	r0, #1
 8003bf4:	f7ff fef4 	bl	80039e0 <HAL_RCCEx_GetPeriphCLKFreq>
 8003bf8:	60f8      	str	r0, [r7, #12]

      /* Check that RTC clock is enabled*/
      if (prescaler == 0U)
 8003bfa:	68fb      	ldr	r3, [r7, #12]
 8003bfc:	2b00      	cmp	r3, #0
 8003bfe:	d104      	bne.n	8003c0a <HAL_RTC_Init+0xbe>
      {
        /* Should not happen. Frequency is not available*/
        hrtc->State = HAL_RTC_STATE_ERROR;
 8003c00:	687b      	ldr	r3, [r7, #4]
 8003c02:	2204      	movs	r2, #4
 8003c04:	745a      	strb	r2, [r3, #17]
        return HAL_ERROR;
 8003c06:	2301      	movs	r3, #1
 8003c08:	e026      	b.n	8003c58 <HAL_RTC_Init+0x10c>
      }
      else
      {
        /* RTC period = RTCCLK/(RTC_PR + 1) */
        prescaler = prescaler - 1U;
 8003c0a:	68fb      	ldr	r3, [r7, #12]
 8003c0c:	3b01      	subs	r3, #1
 8003c0e:	60fb      	str	r3, [r7, #12]
      }
    }

    /* Configure the RTC_PRLH / RTC_PRLL */
    WRITE_REG(hrtc->Instance->PRLH, ((prescaler >> 16U) & RTC_PRLH_PRL));
 8003c10:	68fb      	ldr	r3, [r7, #12]
 8003c12:	0c1a      	lsrs	r2, r3, #16
 8003c14:	687b      	ldr	r3, [r7, #4]
 8003c16:	681b      	ldr	r3, [r3, #0]
 8003c18:	f002 020f 	and.w	r2, r2, #15
 8003c1c:	609a      	str	r2, [r3, #8]
    WRITE_REG(hrtc->Instance->PRLL, (prescaler & RTC_PRLL_PRL));
 8003c1e:	687b      	ldr	r3, [r7, #4]
 8003c20:	681b      	ldr	r3, [r3, #0]
 8003c22:	68fa      	ldr	r2, [r7, #12]
 8003c24:	b292      	uxth	r2, r2
 8003c26:	60da      	str	r2, [r3, #12]

    /* Wait for synchro */
    if (RTC_ExitInitMode(hrtc) != HAL_OK)
 8003c28:	6878      	ldr	r0, [r7, #4]
 8003c2a:	f000 fbb4 	bl	8004396 <RTC_ExitInitMode>
 8003c2e:	4603      	mov	r3, r0
 8003c30:	2b00      	cmp	r3, #0
 8003c32:	d004      	beq.n	8003c3e <HAL_RTC_Init+0xf2>
    {
      hrtc->State = HAL_RTC_STATE_ERROR;
 8003c34:	687b      	ldr	r3, [r7, #4]
 8003c36:	2204      	movs	r2, #4
 8003c38:	745a      	strb	r2, [r3, #17]

      return HAL_ERROR;
 8003c3a:	2301      	movs	r3, #1
 8003c3c:	e00c      	b.n	8003c58 <HAL_RTC_Init+0x10c>
    }

    /* Initialize date to 1st of January 2000 */
    hrtc->DateToUpdate.Year = 0x00U;
 8003c3e:	687b      	ldr	r3, [r7, #4]
 8003c40:	2200      	movs	r2, #0
 8003c42:	73da      	strb	r2, [r3, #15]
    hrtc->DateToUpdate.Month = RTC_MONTH_JANUARY;
 8003c44:	687b      	ldr	r3, [r7, #4]
 8003c46:	2201      	movs	r2, #1
 8003c48:	735a      	strb	r2, [r3, #13]
    hrtc->DateToUpdate.Date = 0x01U;
 8003c4a:	687b      	ldr	r3, [r7, #4]
 8003c4c:	2201      	movs	r2, #1
 8003c4e:	739a      	strb	r2, [r3, #14]

    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_READY;
 8003c50:	687b      	ldr	r3, [r7, #4]
 8003c52:	2201      	movs	r2, #1
 8003c54:	745a      	strb	r2, [r3, #17]

    return HAL_OK;
 8003c56:	2300      	movs	r3, #0
  }
}
 8003c58:	4618      	mov	r0, r3
 8003c5a:	3710      	adds	r7, #16
 8003c5c:	46bd      	mov	sp, r7
 8003c5e:	bd80      	pop	{r7, pc}
 8003c60:	40006c00 	.word	0x40006c00

08003c64 <HAL_RTC_SetTime>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 8003c64:	b590      	push	{r4, r7, lr}
 8003c66:	b087      	sub	sp, #28
 8003c68:	af00      	add	r7, sp, #0
 8003c6a:	60f8      	str	r0, [r7, #12]
 8003c6c:	60b9      	str	r1, [r7, #8]
 8003c6e:	607a      	str	r2, [r7, #4]
  uint32_t counter_time = 0U, counter_alarm = 0U;
 8003c70:	2300      	movs	r3, #0
 8003c72:	617b      	str	r3, [r7, #20]
 8003c74:	2300      	movs	r3, #0
 8003c76:	613b      	str	r3, [r7, #16]

  /* Check input parameters */
  if ((hrtc == NULL) || (sTime == NULL))
 8003c78:	68fb      	ldr	r3, [r7, #12]
 8003c7a:	2b00      	cmp	r3, #0
 8003c7c:	d002      	beq.n	8003c84 <HAL_RTC_SetTime+0x20>
 8003c7e:	68bb      	ldr	r3, [r7, #8]
 8003c80:	2b00      	cmp	r3, #0
 8003c82:	d101      	bne.n	8003c88 <HAL_RTC_SetTime+0x24>
  {
    return HAL_ERROR;
 8003c84:	2301      	movs	r3, #1
 8003c86:	e080      	b.n	8003d8a <HAL_RTC_SetTime+0x126>

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 8003c88:	68fb      	ldr	r3, [r7, #12]
 8003c8a:	7c1b      	ldrb	r3, [r3, #16]
 8003c8c:	2b01      	cmp	r3, #1
 8003c8e:	d101      	bne.n	8003c94 <HAL_RTC_SetTime+0x30>
 8003c90:	2302      	movs	r3, #2
 8003c92:	e07a      	b.n	8003d8a <HAL_RTC_SetTime+0x126>
 8003c94:	68fb      	ldr	r3, [r7, #12]
 8003c96:	2201      	movs	r2, #1
 8003c98:	741a      	strb	r2, [r3, #16]

  hrtc->State = HAL_RTC_STATE_BUSY;
 8003c9a:	68fb      	ldr	r3, [r7, #12]
 8003c9c:	2202      	movs	r2, #2
 8003c9e:	745a      	strb	r2, [r3, #17]

  if (Format == RTC_FORMAT_BIN)
 8003ca0:	687b      	ldr	r3, [r7, #4]
 8003ca2:	2b00      	cmp	r3, #0
 8003ca4:	d113      	bne.n	8003cce <HAL_RTC_SetTime+0x6a>
  {
    assert_param(IS_RTC_HOUR24(sTime->Hours));
    assert_param(IS_RTC_MINUTES(sTime->Minutes));
    assert_param(IS_RTC_SECONDS(sTime->Seconds));

    counter_time = (uint32_t)(((uint32_t)sTime->Hours * 3600U) + \
 8003ca6:	68bb      	ldr	r3, [r7, #8]
 8003ca8:	781b      	ldrb	r3, [r3, #0]
 8003caa:	461a      	mov	r2, r3
 8003cac:	f44f 6361 	mov.w	r3, #3600	@ 0xe10
 8003cb0:	fb03 f202 	mul.w	r2, r3, r2
                              ((uint32_t)sTime->Minutes * 60U) + \
 8003cb4:	68bb      	ldr	r3, [r7, #8]
 8003cb6:	785b      	ldrb	r3, [r3, #1]
 8003cb8:	4619      	mov	r1, r3
 8003cba:	460b      	mov	r3, r1
 8003cbc:	011b      	lsls	r3, r3, #4
 8003cbe:	1a5b      	subs	r3, r3, r1
 8003cc0:	009b      	lsls	r3, r3, #2
    counter_time = (uint32_t)(((uint32_t)sTime->Hours * 3600U) + \
 8003cc2:	4413      	add	r3, r2
                              ((uint32_t)sTime->Seconds));
 8003cc4:	68ba      	ldr	r2, [r7, #8]
 8003cc6:	7892      	ldrb	r2, [r2, #2]
    counter_time = (uint32_t)(((uint32_t)sTime->Hours * 3600U) + \
 8003cc8:	4413      	add	r3, r2
 8003cca:	617b      	str	r3, [r7, #20]
 8003ccc:	e01e      	b.n	8003d0c <HAL_RTC_SetTime+0xa8>
  {
    assert_param(IS_RTC_HOUR24(RTC_Bcd2ToByte(sTime->Hours)));
    assert_param(IS_RTC_MINUTES(RTC_Bcd2ToByte(sTime->Minutes)));
    assert_param(IS_RTC_SECONDS(RTC_Bcd2ToByte(sTime->Seconds)));

    counter_time = (((uint32_t)(RTC_Bcd2ToByte(sTime->Hours)) * 3600U) + \
 8003cce:	68bb      	ldr	r3, [r7, #8]
 8003cd0:	781b      	ldrb	r3, [r3, #0]
 8003cd2:	4618      	mov	r0, r3
 8003cd4:	f000 fba4 	bl	8004420 <RTC_Bcd2ToByte>
 8003cd8:	4603      	mov	r3, r0
 8003cda:	461a      	mov	r2, r3
 8003cdc:	f44f 6361 	mov.w	r3, #3600	@ 0xe10
 8003ce0:	fb03 f402 	mul.w	r4, r3, r2
                    ((uint32_t)(RTC_Bcd2ToByte(sTime->Minutes)) * 60U) + \
 8003ce4:	68bb      	ldr	r3, [r7, #8]
 8003ce6:	785b      	ldrb	r3, [r3, #1]
 8003ce8:	4618      	mov	r0, r3
 8003cea:	f000 fb99 	bl	8004420 <RTC_Bcd2ToByte>
 8003cee:	4603      	mov	r3, r0
 8003cf0:	461a      	mov	r2, r3
 8003cf2:	4613      	mov	r3, r2
 8003cf4:	011b      	lsls	r3, r3, #4
 8003cf6:	1a9b      	subs	r3, r3, r2
 8003cf8:	009b      	lsls	r3, r3, #2
    counter_time = (((uint32_t)(RTC_Bcd2ToByte(sTime->Hours)) * 3600U) + \
 8003cfa:	441c      	add	r4, r3
                    ((uint32_t)(RTC_Bcd2ToByte(sTime->Seconds))));
 8003cfc:	68bb      	ldr	r3, [r7, #8]
 8003cfe:	789b      	ldrb	r3, [r3, #2]
 8003d00:	4618      	mov	r0, r3
 8003d02:	f000 fb8d 	bl	8004420 <RTC_Bcd2ToByte>
 8003d06:	4603      	mov	r3, r0
    counter_time = (((uint32_t)(RTC_Bcd2ToByte(sTime->Hours)) * 3600U) + \
 8003d08:	4423      	add	r3, r4
 8003d0a:	617b      	str	r3, [r7, #20]
  }

  /* Write time counter in RTC registers */
  if (RTC_WriteTimeCounter(hrtc, counter_time) != HAL_OK)
 8003d0c:	6979      	ldr	r1, [r7, #20]
 8003d0e:	68f8      	ldr	r0, [r7, #12]
 8003d10:	f000 fab2 	bl	8004278 <RTC_WriteTimeCounter>
 8003d14:	4603      	mov	r3, r0
 8003d16:	2b00      	cmp	r3, #0
 8003d18:	d007      	beq.n	8003d2a <HAL_RTC_SetTime+0xc6>
  {
    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_ERROR;
 8003d1a:	68fb      	ldr	r3, [r7, #12]
 8003d1c:	2204      	movs	r2, #4
 8003d1e:	745a      	strb	r2, [r3, #17]

    /* Process Unlocked */
    __HAL_UNLOCK(hrtc);
 8003d20:	68fb      	ldr	r3, [r7, #12]
 8003d22:	2200      	movs	r2, #0
 8003d24:	741a      	strb	r2, [r3, #16]

    return HAL_ERROR;
 8003d26:	2301      	movs	r3, #1
 8003d28:	e02f      	b.n	8003d8a <HAL_RTC_SetTime+0x126>
  }
  else
  {
    /* Clear Second and overflow flags */
    CLEAR_BIT(hrtc->Instance->CRL, (RTC_FLAG_SEC | RTC_FLAG_OW));
 8003d2a:	68fb      	ldr	r3, [r7, #12]
 8003d2c:	681b      	ldr	r3, [r3, #0]
 8003d2e:	685a      	ldr	r2, [r3, #4]
 8003d30:	68fb      	ldr	r3, [r7, #12]
 8003d32:	681b      	ldr	r3, [r3, #0]
 8003d34:	f022 0205 	bic.w	r2, r2, #5
 8003d38:	605a      	str	r2, [r3, #4]

    /* Read current Alarm counter in RTC registers */
    counter_alarm = RTC_ReadAlarmCounter(hrtc);
 8003d3a:	68f8      	ldr	r0, [r7, #12]
 8003d3c:	f000 fac3 	bl	80042c6 <RTC_ReadAlarmCounter>
 8003d40:	6138      	str	r0, [r7, #16]

    /* Set again alarm to match with new time if enabled */
    if (counter_alarm != RTC_ALARM_RESETVALUE)
 8003d42:	693b      	ldr	r3, [r7, #16]
 8003d44:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8003d48:	d018      	beq.n	8003d7c <HAL_RTC_SetTime+0x118>
    {
      if (counter_alarm < counter_time)
 8003d4a:	693a      	ldr	r2, [r7, #16]
 8003d4c:	697b      	ldr	r3, [r7, #20]
 8003d4e:	429a      	cmp	r2, r3
 8003d50:	d214      	bcs.n	8003d7c <HAL_RTC_SetTime+0x118>
      {
        /* Add 1 day to alarm counter*/
        counter_alarm += (uint32_t)(24U * 3600U);
 8003d52:	693b      	ldr	r3, [r7, #16]
 8003d54:	f503 33a8 	add.w	r3, r3, #86016	@ 0x15000
 8003d58:	f503 73c0 	add.w	r3, r3, #384	@ 0x180
 8003d5c:	613b      	str	r3, [r7, #16]

        /* Write new Alarm counter in RTC registers */
        if (RTC_WriteAlarmCounter(hrtc, counter_alarm) != HAL_OK)
 8003d5e:	6939      	ldr	r1, [r7, #16]
 8003d60:	68f8      	ldr	r0, [r7, #12]
 8003d62:	f000 fac9 	bl	80042f8 <RTC_WriteAlarmCounter>
 8003d66:	4603      	mov	r3, r0
 8003d68:	2b00      	cmp	r3, #0
 8003d6a:	d007      	beq.n	8003d7c <HAL_RTC_SetTime+0x118>
        {
          /* Set RTC state */
          hrtc->State = HAL_RTC_STATE_ERROR;
 8003d6c:	68fb      	ldr	r3, [r7, #12]
 8003d6e:	2204      	movs	r2, #4
 8003d70:	745a      	strb	r2, [r3, #17]

          /* Process Unlocked */
          __HAL_UNLOCK(hrtc);
 8003d72:	68fb      	ldr	r3, [r7, #12]
 8003d74:	2200      	movs	r2, #0
 8003d76:	741a      	strb	r2, [r3, #16]

          return HAL_ERROR;
 8003d78:	2301      	movs	r3, #1
 8003d7a:	e006      	b.n	8003d8a <HAL_RTC_SetTime+0x126>
        }
      }
    }

    hrtc->State = HAL_RTC_STATE_READY;
 8003d7c:	68fb      	ldr	r3, [r7, #12]
 8003d7e:	2201      	movs	r2, #1
 8003d80:	745a      	strb	r2, [r3, #17]

    __HAL_UNLOCK(hrtc);
 8003d82:	68fb      	ldr	r3, [r7, #12]
 8003d84:	2200      	movs	r2, #0
 8003d86:	741a      	strb	r2, [r3, #16]

    return HAL_OK;
 8003d88:	2300      	movs	r3, #0
  }
}
 8003d8a:	4618      	mov	r0, r3
 8003d8c:	371c      	adds	r7, #28
 8003d8e:	46bd      	mov	sp, r7
 8003d90:	bd90      	pop	{r4, r7, pc}
	...

08003d94 <HAL_RTC_GetTime>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_GetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 8003d94:	b580      	push	{r7, lr}
 8003d96:	b088      	sub	sp, #32
 8003d98:	af00      	add	r7, sp, #0
 8003d9a:	60f8      	str	r0, [r7, #12]
 8003d9c:	60b9      	str	r1, [r7, #8]
 8003d9e:	607a      	str	r2, [r7, #4]
  uint32_t counter_time = 0U, counter_alarm = 0U, days_elapsed = 0U, hours = 0U;
 8003da0:	2300      	movs	r3, #0
 8003da2:	61bb      	str	r3, [r7, #24]
 8003da4:	2300      	movs	r3, #0
 8003da6:	61fb      	str	r3, [r7, #28]
 8003da8:	2300      	movs	r3, #0
 8003daa:	617b      	str	r3, [r7, #20]
 8003dac:	2300      	movs	r3, #0
 8003dae:	613b      	str	r3, [r7, #16]

  /* Check input parameters */
  if ((hrtc == NULL) || (sTime == NULL))
 8003db0:	68fb      	ldr	r3, [r7, #12]
 8003db2:	2b00      	cmp	r3, #0
 8003db4:	d002      	beq.n	8003dbc <HAL_RTC_GetTime+0x28>
 8003db6:	68bb      	ldr	r3, [r7, #8]
 8003db8:	2b00      	cmp	r3, #0
 8003dba:	d101      	bne.n	8003dc0 <HAL_RTC_GetTime+0x2c>
  {
    return HAL_ERROR;
 8003dbc:	2301      	movs	r3, #1
 8003dbe:	e0b5      	b.n	8003f2c <HAL_RTC_GetTime+0x198>

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Check if counter overflow occurred */
  if (__HAL_RTC_OVERFLOW_GET_FLAG(hrtc, RTC_FLAG_OW))
 8003dc0:	68fb      	ldr	r3, [r7, #12]
 8003dc2:	681b      	ldr	r3, [r3, #0]
 8003dc4:	685b      	ldr	r3, [r3, #4]
 8003dc6:	f003 0304 	and.w	r3, r3, #4
 8003dca:	2b00      	cmp	r3, #0
 8003dcc:	d001      	beq.n	8003dd2 <HAL_RTC_GetTime+0x3e>
  {
    return HAL_ERROR;
 8003dce:	2301      	movs	r3, #1
 8003dd0:	e0ac      	b.n	8003f2c <HAL_RTC_GetTime+0x198>
  }

  /* Read the time counter*/
  counter_time = RTC_ReadTimeCounter(hrtc);
 8003dd2:	68f8      	ldr	r0, [r7, #12]
 8003dd4:	f000 fa20 	bl	8004218 <RTC_ReadTimeCounter>
 8003dd8:	61b8      	str	r0, [r7, #24]

  /* Fill the structure fields with the read parameters */
  hours = counter_time / 3600U;
 8003dda:	69bb      	ldr	r3, [r7, #24]
 8003ddc:	4a55      	ldr	r2, [pc, #340]	@ (8003f34 <HAL_RTC_GetTime+0x1a0>)
 8003dde:	fba2 2303 	umull	r2, r3, r2, r3
 8003de2:	0adb      	lsrs	r3, r3, #11
 8003de4:	613b      	str	r3, [r7, #16]
  sTime->Minutes  = (uint8_t)((counter_time % 3600U) / 60U);
 8003de6:	69ba      	ldr	r2, [r7, #24]
 8003de8:	4b52      	ldr	r3, [pc, #328]	@ (8003f34 <HAL_RTC_GetTime+0x1a0>)
 8003dea:	fba3 1302 	umull	r1, r3, r3, r2
 8003dee:	0adb      	lsrs	r3, r3, #11
 8003df0:	f44f 6161 	mov.w	r1, #3600	@ 0xe10
 8003df4:	fb01 f303 	mul.w	r3, r1, r3
 8003df8:	1ad3      	subs	r3, r2, r3
 8003dfa:	4a4f      	ldr	r2, [pc, #316]	@ (8003f38 <HAL_RTC_GetTime+0x1a4>)
 8003dfc:	fba2 2303 	umull	r2, r3, r2, r3
 8003e00:	095b      	lsrs	r3, r3, #5
 8003e02:	b2da      	uxtb	r2, r3
 8003e04:	68bb      	ldr	r3, [r7, #8]
 8003e06:	705a      	strb	r2, [r3, #1]
  sTime->Seconds  = (uint8_t)((counter_time % 3600U) % 60U);
 8003e08:	69bb      	ldr	r3, [r7, #24]
 8003e0a:	4a4a      	ldr	r2, [pc, #296]	@ (8003f34 <HAL_RTC_GetTime+0x1a0>)
 8003e0c:	fba2 1203 	umull	r1, r2, r2, r3
 8003e10:	0ad2      	lsrs	r2, r2, #11
 8003e12:	f44f 6161 	mov.w	r1, #3600	@ 0xe10
 8003e16:	fb01 f202 	mul.w	r2, r1, r2
 8003e1a:	1a9a      	subs	r2, r3, r2
 8003e1c:	4b46      	ldr	r3, [pc, #280]	@ (8003f38 <HAL_RTC_GetTime+0x1a4>)
 8003e1e:	fba3 1302 	umull	r1, r3, r3, r2
 8003e22:	0959      	lsrs	r1, r3, #5
 8003e24:	460b      	mov	r3, r1
 8003e26:	011b      	lsls	r3, r3, #4
 8003e28:	1a5b      	subs	r3, r3, r1
 8003e2a:	009b      	lsls	r3, r3, #2
 8003e2c:	1ad1      	subs	r1, r2, r3
 8003e2e:	b2ca      	uxtb	r2, r1
 8003e30:	68bb      	ldr	r3, [r7, #8]
 8003e32:	709a      	strb	r2, [r3, #2]

  if (hours >= 24U)
 8003e34:	693b      	ldr	r3, [r7, #16]
 8003e36:	2b17      	cmp	r3, #23
 8003e38:	d955      	bls.n	8003ee6 <HAL_RTC_GetTime+0x152>
  {
    /* Get number of days elapsed from last calculation */
    days_elapsed = (hours / 24U);
 8003e3a:	693b      	ldr	r3, [r7, #16]
 8003e3c:	4a3f      	ldr	r2, [pc, #252]	@ (8003f3c <HAL_RTC_GetTime+0x1a8>)
 8003e3e:	fba2 2303 	umull	r2, r3, r2, r3
 8003e42:	091b      	lsrs	r3, r3, #4
 8003e44:	617b      	str	r3, [r7, #20]

    /* Set Hours in RTC_TimeTypeDef structure*/
    sTime->Hours = (hours % 24U);
 8003e46:	6939      	ldr	r1, [r7, #16]
 8003e48:	4b3c      	ldr	r3, [pc, #240]	@ (8003f3c <HAL_RTC_GetTime+0x1a8>)
 8003e4a:	fba3 2301 	umull	r2, r3, r3, r1
 8003e4e:	091a      	lsrs	r2, r3, #4
 8003e50:	4613      	mov	r3, r2
 8003e52:	005b      	lsls	r3, r3, #1
 8003e54:	4413      	add	r3, r2
 8003e56:	00db      	lsls	r3, r3, #3
 8003e58:	1aca      	subs	r2, r1, r3
 8003e5a:	b2d2      	uxtb	r2, r2
 8003e5c:	68bb      	ldr	r3, [r7, #8]
 8003e5e:	701a      	strb	r2, [r3, #0]

    /* Read Alarm counter in RTC registers */
    counter_alarm = RTC_ReadAlarmCounter(hrtc);
 8003e60:	68f8      	ldr	r0, [r7, #12]
 8003e62:	f000 fa30 	bl	80042c6 <RTC_ReadAlarmCounter>
 8003e66:	61f8      	str	r0, [r7, #28]

    /* Calculate remaining time to reach alarm (only if set and not yet expired)*/
    if ((counter_alarm != RTC_ALARM_RESETVALUE) && (counter_alarm > counter_time))
 8003e68:	69fb      	ldr	r3, [r7, #28]
 8003e6a:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8003e6e:	d008      	beq.n	8003e82 <HAL_RTC_GetTime+0xee>
 8003e70:	69fa      	ldr	r2, [r7, #28]
 8003e72:	69bb      	ldr	r3, [r7, #24]
 8003e74:	429a      	cmp	r2, r3
 8003e76:	d904      	bls.n	8003e82 <HAL_RTC_GetTime+0xee>
    {
      counter_alarm -= counter_time;
 8003e78:	69fa      	ldr	r2, [r7, #28]
 8003e7a:	69bb      	ldr	r3, [r7, #24]
 8003e7c:	1ad3      	subs	r3, r2, r3
 8003e7e:	61fb      	str	r3, [r7, #28]
 8003e80:	e002      	b.n	8003e88 <HAL_RTC_GetTime+0xf4>
    }
    else
    {
      /* In case of counter_alarm < counter_time */
      /* Alarm expiration already occurred but alarm not deactivated */
      counter_alarm = RTC_ALARM_RESETVALUE;
 8003e82:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8003e86:	61fb      	str	r3, [r7, #28]
    }

    /* Set updated time in decreasing counter by number of days elapsed */
    counter_time -= (days_elapsed * 24U * 3600U);
 8003e88:	697b      	ldr	r3, [r7, #20]
 8003e8a:	4a2d      	ldr	r2, [pc, #180]	@ (8003f40 <HAL_RTC_GetTime+0x1ac>)
 8003e8c:	fb02 f303 	mul.w	r3, r2, r3
 8003e90:	69ba      	ldr	r2, [r7, #24]
 8003e92:	1ad3      	subs	r3, r2, r3
 8003e94:	61bb      	str	r3, [r7, #24]

    /* Write time counter in RTC registers */
    if (RTC_WriteTimeCounter(hrtc, counter_time) != HAL_OK)
 8003e96:	69b9      	ldr	r1, [r7, #24]
 8003e98:	68f8      	ldr	r0, [r7, #12]
 8003e9a:	f000 f9ed 	bl	8004278 <RTC_WriteTimeCounter>
 8003e9e:	4603      	mov	r3, r0
 8003ea0:	2b00      	cmp	r3, #0
 8003ea2:	d001      	beq.n	8003ea8 <HAL_RTC_GetTime+0x114>
    {
      return HAL_ERROR;
 8003ea4:	2301      	movs	r3, #1
 8003ea6:	e041      	b.n	8003f2c <HAL_RTC_GetTime+0x198>
    }

    /* Set updated alarm to be set */
    if (counter_alarm != RTC_ALARM_RESETVALUE)
 8003ea8:	69fb      	ldr	r3, [r7, #28]
 8003eaa:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8003eae:	d00c      	beq.n	8003eca <HAL_RTC_GetTime+0x136>
    {
      counter_alarm += counter_time;
 8003eb0:	69fa      	ldr	r2, [r7, #28]
 8003eb2:	69bb      	ldr	r3, [r7, #24]
 8003eb4:	4413      	add	r3, r2
 8003eb6:	61fb      	str	r3, [r7, #28]

      /* Write time counter in RTC registers */
      if (RTC_WriteAlarmCounter(hrtc, counter_alarm) != HAL_OK)
 8003eb8:	69f9      	ldr	r1, [r7, #28]
 8003eba:	68f8      	ldr	r0, [r7, #12]
 8003ebc:	f000 fa1c 	bl	80042f8 <RTC_WriteAlarmCounter>
 8003ec0:	4603      	mov	r3, r0
 8003ec2:	2b00      	cmp	r3, #0
 8003ec4:	d00a      	beq.n	8003edc <HAL_RTC_GetTime+0x148>
      {
        return HAL_ERROR;
 8003ec6:	2301      	movs	r3, #1
 8003ec8:	e030      	b.n	8003f2c <HAL_RTC_GetTime+0x198>
      }
    }
    else
    {
      /* Alarm already occurred. Set it to reset values to avoid unexpected expiration */
      if (RTC_WriteAlarmCounter(hrtc, counter_alarm) != HAL_OK)
 8003eca:	69f9      	ldr	r1, [r7, #28]
 8003ecc:	68f8      	ldr	r0, [r7, #12]
 8003ece:	f000 fa13 	bl	80042f8 <RTC_WriteAlarmCounter>
 8003ed2:	4603      	mov	r3, r0
 8003ed4:	2b00      	cmp	r3, #0
 8003ed6:	d001      	beq.n	8003edc <HAL_RTC_GetTime+0x148>
      {
        return HAL_ERROR;
 8003ed8:	2301      	movs	r3, #1
 8003eda:	e027      	b.n	8003f2c <HAL_RTC_GetTime+0x198>
      }
    }

    /* Update date */
    RTC_DateUpdate(hrtc, days_elapsed);
 8003edc:	6979      	ldr	r1, [r7, #20]
 8003ede:	68f8      	ldr	r0, [r7, #12]
 8003ee0:	f000 fabb 	bl	800445a <RTC_DateUpdate>
 8003ee4:	e003      	b.n	8003eee <HAL_RTC_GetTime+0x15a>
  }
  else
  {
    sTime->Hours = hours;
 8003ee6:	693b      	ldr	r3, [r7, #16]
 8003ee8:	b2da      	uxtb	r2, r3
 8003eea:	68bb      	ldr	r3, [r7, #8]
 8003eec:	701a      	strb	r2, [r3, #0]
  }

  /* Check the input parameters format */
  if (Format != RTC_FORMAT_BIN)
 8003eee:	687b      	ldr	r3, [r7, #4]
 8003ef0:	2b00      	cmp	r3, #0
 8003ef2:	d01a      	beq.n	8003f2a <HAL_RTC_GetTime+0x196>
  {
    /* Convert the time structure parameters to BCD format */
    sTime->Hours    = (uint8_t)RTC_ByteToBcd2(sTime->Hours);
 8003ef4:	68bb      	ldr	r3, [r7, #8]
 8003ef6:	781b      	ldrb	r3, [r3, #0]
 8003ef8:	4618      	mov	r0, r3
 8003efa:	f000 fa74 	bl	80043e6 <RTC_ByteToBcd2>
 8003efe:	4603      	mov	r3, r0
 8003f00:	461a      	mov	r2, r3
 8003f02:	68bb      	ldr	r3, [r7, #8]
 8003f04:	701a      	strb	r2, [r3, #0]
    sTime->Minutes  = (uint8_t)RTC_ByteToBcd2(sTime->Minutes);
 8003f06:	68bb      	ldr	r3, [r7, #8]
 8003f08:	785b      	ldrb	r3, [r3, #1]
 8003f0a:	4618      	mov	r0, r3
 8003f0c:	f000 fa6b 	bl	80043e6 <RTC_ByteToBcd2>
 8003f10:	4603      	mov	r3, r0
 8003f12:	461a      	mov	r2, r3
 8003f14:	68bb      	ldr	r3, [r7, #8]
 8003f16:	705a      	strb	r2, [r3, #1]
    sTime->Seconds  = (uint8_t)RTC_ByteToBcd2(sTime->Seconds);
 8003f18:	68bb      	ldr	r3, [r7, #8]
 8003f1a:	789b      	ldrb	r3, [r3, #2]
 8003f1c:	4618      	mov	r0, r3
 8003f1e:	f000 fa62 	bl	80043e6 <RTC_ByteToBcd2>
 8003f22:	4603      	mov	r3, r0
 8003f24:	461a      	mov	r2, r3
 8003f26:	68bb      	ldr	r3, [r7, #8]
 8003f28:	709a      	strb	r2, [r3, #2]
  }

  return HAL_OK;
 8003f2a:	2300      	movs	r3, #0
}
 8003f2c:	4618      	mov	r0, r3
 8003f2e:	3720      	adds	r7, #32
 8003f30:	46bd      	mov	sp, r7
 8003f32:	bd80      	pop	{r7, pc}
 8003f34:	91a2b3c5 	.word	0x91a2b3c5
 8003f38:	88888889 	.word	0x88888889
 8003f3c:	aaaaaaab 	.word	0xaaaaaaab
 8003f40:	00015180 	.word	0x00015180

08003f44 <HAL_RTC_SetDate>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 8003f44:	b580      	push	{r7, lr}
 8003f46:	b088      	sub	sp, #32
 8003f48:	af00      	add	r7, sp, #0
 8003f4a:	60f8      	str	r0, [r7, #12]
 8003f4c:	60b9      	str	r1, [r7, #8]
 8003f4e:	607a      	str	r2, [r7, #4]
  uint32_t counter_time = 0U, counter_alarm = 0U, hours = 0U;
 8003f50:	2300      	movs	r3, #0
 8003f52:	61fb      	str	r3, [r7, #28]
 8003f54:	2300      	movs	r3, #0
 8003f56:	61bb      	str	r3, [r7, #24]
 8003f58:	2300      	movs	r3, #0
 8003f5a:	617b      	str	r3, [r7, #20]

  /* Check input parameters */
  if ((hrtc == NULL) || (sDate == NULL))
 8003f5c:	68fb      	ldr	r3, [r7, #12]
 8003f5e:	2b00      	cmp	r3, #0
 8003f60:	d002      	beq.n	8003f68 <HAL_RTC_SetDate+0x24>
 8003f62:	68bb      	ldr	r3, [r7, #8]
 8003f64:	2b00      	cmp	r3, #0
 8003f66:	d101      	bne.n	8003f6c <HAL_RTC_SetDate+0x28>
  {
    return HAL_ERROR;
 8003f68:	2301      	movs	r3, #1
 8003f6a:	e097      	b.n	800409c <HAL_RTC_SetDate+0x158>

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 8003f6c:	68fb      	ldr	r3, [r7, #12]
 8003f6e:	7c1b      	ldrb	r3, [r3, #16]
 8003f70:	2b01      	cmp	r3, #1
 8003f72:	d101      	bne.n	8003f78 <HAL_RTC_SetDate+0x34>
 8003f74:	2302      	movs	r3, #2
 8003f76:	e091      	b.n	800409c <HAL_RTC_SetDate+0x158>
 8003f78:	68fb      	ldr	r3, [r7, #12]
 8003f7a:	2201      	movs	r2, #1
 8003f7c:	741a      	strb	r2, [r3, #16]

  hrtc->State = HAL_RTC_STATE_BUSY;
 8003f7e:	68fb      	ldr	r3, [r7, #12]
 8003f80:	2202      	movs	r2, #2
 8003f82:	745a      	strb	r2, [r3, #17]

  if (Format == RTC_FORMAT_BIN)
 8003f84:	687b      	ldr	r3, [r7, #4]
 8003f86:	2b00      	cmp	r3, #0
 8003f88:	d10c      	bne.n	8003fa4 <HAL_RTC_SetDate+0x60>
    assert_param(IS_RTC_YEAR(sDate->Year));
    assert_param(IS_RTC_MONTH(sDate->Month));
    assert_param(IS_RTC_DATE(sDate->Date));

    /* Change the current date */
    hrtc->DateToUpdate.Year  = sDate->Year;
 8003f8a:	68bb      	ldr	r3, [r7, #8]
 8003f8c:	78da      	ldrb	r2, [r3, #3]
 8003f8e:	68fb      	ldr	r3, [r7, #12]
 8003f90:	73da      	strb	r2, [r3, #15]
    hrtc->DateToUpdate.Month = sDate->Month;
 8003f92:	68bb      	ldr	r3, [r7, #8]
 8003f94:	785a      	ldrb	r2, [r3, #1]
 8003f96:	68fb      	ldr	r3, [r7, #12]
 8003f98:	735a      	strb	r2, [r3, #13]
    hrtc->DateToUpdate.Date  = sDate->Date;
 8003f9a:	68bb      	ldr	r3, [r7, #8]
 8003f9c:	789a      	ldrb	r2, [r3, #2]
 8003f9e:	68fb      	ldr	r3, [r7, #12]
 8003fa0:	739a      	strb	r2, [r3, #14]
 8003fa2:	e01a      	b.n	8003fda <HAL_RTC_SetDate+0x96>
    assert_param(IS_RTC_YEAR(RTC_Bcd2ToByte(sDate->Year)));
    assert_param(IS_RTC_MONTH(RTC_Bcd2ToByte(sDate->Month)));
    assert_param(IS_RTC_DATE(RTC_Bcd2ToByte(sDate->Date)));

    /* Change the current date */
    hrtc->DateToUpdate.Year  = RTC_Bcd2ToByte(sDate->Year);
 8003fa4:	68bb      	ldr	r3, [r7, #8]
 8003fa6:	78db      	ldrb	r3, [r3, #3]
 8003fa8:	4618      	mov	r0, r3
 8003faa:	f000 fa39 	bl	8004420 <RTC_Bcd2ToByte>
 8003fae:	4603      	mov	r3, r0
 8003fb0:	461a      	mov	r2, r3
 8003fb2:	68fb      	ldr	r3, [r7, #12]
 8003fb4:	73da      	strb	r2, [r3, #15]
    hrtc->DateToUpdate.Month = RTC_Bcd2ToByte(sDate->Month);
 8003fb6:	68bb      	ldr	r3, [r7, #8]
 8003fb8:	785b      	ldrb	r3, [r3, #1]
 8003fba:	4618      	mov	r0, r3
 8003fbc:	f000 fa30 	bl	8004420 <RTC_Bcd2ToByte>
 8003fc0:	4603      	mov	r3, r0
 8003fc2:	461a      	mov	r2, r3
 8003fc4:	68fb      	ldr	r3, [r7, #12]
 8003fc6:	735a      	strb	r2, [r3, #13]
    hrtc->DateToUpdate.Date  = RTC_Bcd2ToByte(sDate->Date);
 8003fc8:	68bb      	ldr	r3, [r7, #8]
 8003fca:	789b      	ldrb	r3, [r3, #2]
 8003fcc:	4618      	mov	r0, r3
 8003fce:	f000 fa27 	bl	8004420 <RTC_Bcd2ToByte>
 8003fd2:	4603      	mov	r3, r0
 8003fd4:	461a      	mov	r2, r3
 8003fd6:	68fb      	ldr	r3, [r7, #12]
 8003fd8:	739a      	strb	r2, [r3, #14]
  }

  /* WeekDay set by user can be ignored because automatically calculated */
  hrtc->DateToUpdate.WeekDay = RTC_WeekDayNum(hrtc->DateToUpdate.Year, hrtc->DateToUpdate.Month, hrtc->DateToUpdate.Date);
 8003fda:	68fb      	ldr	r3, [r7, #12]
 8003fdc:	7bdb      	ldrb	r3, [r3, #15]
 8003fde:	4618      	mov	r0, r3
 8003fe0:	68fb      	ldr	r3, [r7, #12]
 8003fe2:	7b59      	ldrb	r1, [r3, #13]
 8003fe4:	68fb      	ldr	r3, [r7, #12]
 8003fe6:	7b9b      	ldrb	r3, [r3, #14]
 8003fe8:	461a      	mov	r2, r3
 8003fea:	f000 fb11 	bl	8004610 <RTC_WeekDayNum>
 8003fee:	4603      	mov	r3, r0
 8003ff0:	461a      	mov	r2, r3
 8003ff2:	68fb      	ldr	r3, [r7, #12]
 8003ff4:	731a      	strb	r2, [r3, #12]
  sDate->WeekDay = hrtc->DateToUpdate.WeekDay;
 8003ff6:	68fb      	ldr	r3, [r7, #12]
 8003ff8:	7b1a      	ldrb	r2, [r3, #12]
 8003ffa:	68bb      	ldr	r3, [r7, #8]
 8003ffc:	701a      	strb	r2, [r3, #0]

  /* Reset time to be aligned on the same day */
  /* Read the time counter*/
  counter_time = RTC_ReadTimeCounter(hrtc);
 8003ffe:	68f8      	ldr	r0, [r7, #12]
 8004000:	f000 f90a 	bl	8004218 <RTC_ReadTimeCounter>
 8004004:	61f8      	str	r0, [r7, #28]

  /* Fill the structure fields with the read parameters */
  hours = counter_time / 3600U;
 8004006:	69fb      	ldr	r3, [r7, #28]
 8004008:	4a26      	ldr	r2, [pc, #152]	@ (80040a4 <HAL_RTC_SetDate+0x160>)
 800400a:	fba2 2303 	umull	r2, r3, r2, r3
 800400e:	0adb      	lsrs	r3, r3, #11
 8004010:	617b      	str	r3, [r7, #20]
  if (hours > 24U)
 8004012:	697b      	ldr	r3, [r7, #20]
 8004014:	2b18      	cmp	r3, #24
 8004016:	d93a      	bls.n	800408e <HAL_RTC_SetDate+0x14a>
  {
    /* Set updated time in decreasing counter by number of days elapsed */
    counter_time -= ((hours / 24U) * 24U * 3600U);
 8004018:	697b      	ldr	r3, [r7, #20]
 800401a:	4a23      	ldr	r2, [pc, #140]	@ (80040a8 <HAL_RTC_SetDate+0x164>)
 800401c:	fba2 2303 	umull	r2, r3, r2, r3
 8004020:	091b      	lsrs	r3, r3, #4
 8004022:	4a22      	ldr	r2, [pc, #136]	@ (80040ac <HAL_RTC_SetDate+0x168>)
 8004024:	fb02 f303 	mul.w	r3, r2, r3
 8004028:	69fa      	ldr	r2, [r7, #28]
 800402a:	1ad3      	subs	r3, r2, r3
 800402c:	61fb      	str	r3, [r7, #28]
    /* Write time counter in RTC registers */
    if (RTC_WriteTimeCounter(hrtc, counter_time) != HAL_OK)
 800402e:	69f9      	ldr	r1, [r7, #28]
 8004030:	68f8      	ldr	r0, [r7, #12]
 8004032:	f000 f921 	bl	8004278 <RTC_WriteTimeCounter>
 8004036:	4603      	mov	r3, r0
 8004038:	2b00      	cmp	r3, #0
 800403a:	d007      	beq.n	800404c <HAL_RTC_SetDate+0x108>
    {
      /* Set RTC state */
      hrtc->State = HAL_RTC_STATE_ERROR;
 800403c:	68fb      	ldr	r3, [r7, #12]
 800403e:	2204      	movs	r2, #4
 8004040:	745a      	strb	r2, [r3, #17]

      /* Process Unlocked */
      __HAL_UNLOCK(hrtc);
 8004042:	68fb      	ldr	r3, [r7, #12]
 8004044:	2200      	movs	r2, #0
 8004046:	741a      	strb	r2, [r3, #16]

      return HAL_ERROR;
 8004048:	2301      	movs	r3, #1
 800404a:	e027      	b.n	800409c <HAL_RTC_SetDate+0x158>
    }

    /* Read current Alarm counter in RTC registers */
    counter_alarm = RTC_ReadAlarmCounter(hrtc);
 800404c:	68f8      	ldr	r0, [r7, #12]
 800404e:	f000 f93a 	bl	80042c6 <RTC_ReadAlarmCounter>
 8004052:	61b8      	str	r0, [r7, #24]

    /* Set again alarm to match with new time if enabled */
    if (counter_alarm != RTC_ALARM_RESETVALUE)
 8004054:	69bb      	ldr	r3, [r7, #24]
 8004056:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800405a:	d018      	beq.n	800408e <HAL_RTC_SetDate+0x14a>
    {
      if (counter_alarm < counter_time)
 800405c:	69ba      	ldr	r2, [r7, #24]
 800405e:	69fb      	ldr	r3, [r7, #28]
 8004060:	429a      	cmp	r2, r3
 8004062:	d214      	bcs.n	800408e <HAL_RTC_SetDate+0x14a>
      {
        /* Add 1 day to alarm counter*/
        counter_alarm += (uint32_t)(24U * 3600U);
 8004064:	69bb      	ldr	r3, [r7, #24]
 8004066:	f503 33a8 	add.w	r3, r3, #86016	@ 0x15000
 800406a:	f503 73c0 	add.w	r3, r3, #384	@ 0x180
 800406e:	61bb      	str	r3, [r7, #24]

        /* Write new Alarm counter in RTC registers */
        if (RTC_WriteAlarmCounter(hrtc, counter_alarm) != HAL_OK)
 8004070:	69b9      	ldr	r1, [r7, #24]
 8004072:	68f8      	ldr	r0, [r7, #12]
 8004074:	f000 f940 	bl	80042f8 <RTC_WriteAlarmCounter>
 8004078:	4603      	mov	r3, r0
 800407a:	2b00      	cmp	r3, #0
 800407c:	d007      	beq.n	800408e <HAL_RTC_SetDate+0x14a>
        {
          /* Set RTC state */
          hrtc->State = HAL_RTC_STATE_ERROR;
 800407e:	68fb      	ldr	r3, [r7, #12]
 8004080:	2204      	movs	r2, #4
 8004082:	745a      	strb	r2, [r3, #17]

          /* Process Unlocked */
          __HAL_UNLOCK(hrtc);
 8004084:	68fb      	ldr	r3, [r7, #12]
 8004086:	2200      	movs	r2, #0
 8004088:	741a      	strb	r2, [r3, #16]

          return HAL_ERROR;
 800408a:	2301      	movs	r3, #1
 800408c:	e006      	b.n	800409c <HAL_RTC_SetDate+0x158>
    }


  }

  hrtc->State = HAL_RTC_STATE_READY ;
 800408e:	68fb      	ldr	r3, [r7, #12]
 8004090:	2201      	movs	r2, #1
 8004092:	745a      	strb	r2, [r3, #17]

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 8004094:	68fb      	ldr	r3, [r7, #12]
 8004096:	2200      	movs	r2, #0
 8004098:	741a      	strb	r2, [r3, #16]

  return HAL_OK;
 800409a:	2300      	movs	r3, #0
}
 800409c:	4618      	mov	r0, r3
 800409e:	3720      	adds	r7, #32
 80040a0:	46bd      	mov	sp, r7
 80040a2:	bd80      	pop	{r7, pc}
 80040a4:	91a2b3c5 	.word	0x91a2b3c5
 80040a8:	aaaaaaab 	.word	0xaaaaaaab
 80040ac:	00015180 	.word	0x00015180

080040b0 <HAL_RTC_GetDate>:
  *            @arg RTC_FORMAT_BIN:  Binary data format
  *            @arg RTC_FORMAT_BCD:  BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_GetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 80040b0:	b580      	push	{r7, lr}
 80040b2:	b086      	sub	sp, #24
 80040b4:	af00      	add	r7, sp, #0
 80040b6:	60f8      	str	r0, [r7, #12]
 80040b8:	60b9      	str	r1, [r7, #8]
 80040ba:	607a      	str	r2, [r7, #4]
  RTC_TimeTypeDef stime = {0U};
 80040bc:	f107 0314 	add.w	r3, r7, #20
 80040c0:	2100      	movs	r1, #0
 80040c2:	460a      	mov	r2, r1
 80040c4:	801a      	strh	r2, [r3, #0]
 80040c6:	460a      	mov	r2, r1
 80040c8:	709a      	strb	r2, [r3, #2]

  /* Check input parameters */
  if ((hrtc == NULL) || (sDate == NULL))
 80040ca:	68fb      	ldr	r3, [r7, #12]
 80040cc:	2b00      	cmp	r3, #0
 80040ce:	d002      	beq.n	80040d6 <HAL_RTC_GetDate+0x26>
 80040d0:	68bb      	ldr	r3, [r7, #8]
 80040d2:	2b00      	cmp	r3, #0
 80040d4:	d101      	bne.n	80040da <HAL_RTC_GetDate+0x2a>
  {
    return HAL_ERROR;
 80040d6:	2301      	movs	r3, #1
 80040d8:	e03a      	b.n	8004150 <HAL_RTC_GetDate+0xa0>

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Call HAL_RTC_GetTime function to update date if counter higher than 24 hours */
  if (HAL_RTC_GetTime(hrtc, &stime, RTC_FORMAT_BIN) != HAL_OK)
 80040da:	f107 0314 	add.w	r3, r7, #20
 80040de:	2200      	movs	r2, #0
 80040e0:	4619      	mov	r1, r3
 80040e2:	68f8      	ldr	r0, [r7, #12]
 80040e4:	f7ff fe56 	bl	8003d94 <HAL_RTC_GetTime>
 80040e8:	4603      	mov	r3, r0
 80040ea:	2b00      	cmp	r3, #0
 80040ec:	d001      	beq.n	80040f2 <HAL_RTC_GetDate+0x42>
  {
    return HAL_ERROR;
 80040ee:	2301      	movs	r3, #1
 80040f0:	e02e      	b.n	8004150 <HAL_RTC_GetDate+0xa0>
  }

  /* Fill the structure fields with the read parameters */
  sDate->WeekDay  = hrtc->DateToUpdate.WeekDay;
 80040f2:	68fb      	ldr	r3, [r7, #12]
 80040f4:	7b1a      	ldrb	r2, [r3, #12]
 80040f6:	68bb      	ldr	r3, [r7, #8]
 80040f8:	701a      	strb	r2, [r3, #0]
  sDate->Year     = hrtc->DateToUpdate.Year;
 80040fa:	68fb      	ldr	r3, [r7, #12]
 80040fc:	7bda      	ldrb	r2, [r3, #15]
 80040fe:	68bb      	ldr	r3, [r7, #8]
 8004100:	70da      	strb	r2, [r3, #3]
  sDate->Month    = hrtc->DateToUpdate.Month;
 8004102:	68fb      	ldr	r3, [r7, #12]
 8004104:	7b5a      	ldrb	r2, [r3, #13]
 8004106:	68bb      	ldr	r3, [r7, #8]
 8004108:	705a      	strb	r2, [r3, #1]
  sDate->Date     = hrtc->DateToUpdate.Date;
 800410a:	68fb      	ldr	r3, [r7, #12]
 800410c:	7b9a      	ldrb	r2, [r3, #14]
 800410e:	68bb      	ldr	r3, [r7, #8]
 8004110:	709a      	strb	r2, [r3, #2]

  /* Check the input parameters format */
  if (Format != RTC_FORMAT_BIN)
 8004112:	687b      	ldr	r3, [r7, #4]
 8004114:	2b00      	cmp	r3, #0
 8004116:	d01a      	beq.n	800414e <HAL_RTC_GetDate+0x9e>
  {
    /* Convert the date structure parameters to BCD format */
    sDate->Year   = (uint8_t)RTC_ByteToBcd2(sDate->Year);
 8004118:	68bb      	ldr	r3, [r7, #8]
 800411a:	78db      	ldrb	r3, [r3, #3]
 800411c:	4618      	mov	r0, r3
 800411e:	f000 f962 	bl	80043e6 <RTC_ByteToBcd2>
 8004122:	4603      	mov	r3, r0
 8004124:	461a      	mov	r2, r3
 8004126:	68bb      	ldr	r3, [r7, #8]
 8004128:	70da      	strb	r2, [r3, #3]
    sDate->Month  = (uint8_t)RTC_ByteToBcd2(sDate->Month);
 800412a:	68bb      	ldr	r3, [r7, #8]
 800412c:	785b      	ldrb	r3, [r3, #1]
 800412e:	4618      	mov	r0, r3
 8004130:	f000 f959 	bl	80043e6 <RTC_ByteToBcd2>
 8004134:	4603      	mov	r3, r0
 8004136:	461a      	mov	r2, r3
 8004138:	68bb      	ldr	r3, [r7, #8]
 800413a:	705a      	strb	r2, [r3, #1]
    sDate->Date   = (uint8_t)RTC_ByteToBcd2(sDate->Date);
 800413c:	68bb      	ldr	r3, [r7, #8]
 800413e:	789b      	ldrb	r3, [r3, #2]
 8004140:	4618      	mov	r0, r3
 8004142:	f000 f950 	bl	80043e6 <RTC_ByteToBcd2>
 8004146:	4603      	mov	r3, r0
 8004148:	461a      	mov	r2, r3
 800414a:	68bb      	ldr	r3, [r7, #8]
 800414c:	709a      	strb	r2, [r3, #2]
  }
  return HAL_OK;
 800414e:	2300      	movs	r3, #0
}
 8004150:	4618      	mov	r0, r3
 8004152:	3718      	adds	r7, #24
 8004154:	46bd      	mov	sp, r7
 8004156:	bd80      	pop	{r7, pc}

08004158 <HAL_RTC_AlarmIRQHandler>:
  * @param  hrtc   pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval None
  */
void HAL_RTC_AlarmIRQHandler(RTC_HandleTypeDef *hrtc)
{
 8004158:	b580      	push	{r7, lr}
 800415a:	b082      	sub	sp, #8
 800415c:	af00      	add	r7, sp, #0
 800415e:	6078      	str	r0, [r7, #4]
  if (__HAL_RTC_ALARM_GET_IT_SOURCE(hrtc, RTC_IT_ALRA))
 8004160:	687b      	ldr	r3, [r7, #4]
 8004162:	681b      	ldr	r3, [r3, #0]
 8004164:	681b      	ldr	r3, [r3, #0]
 8004166:	f003 0302 	and.w	r3, r3, #2
 800416a:	2b00      	cmp	r3, #0
 800416c:	d011      	beq.n	8004192 <HAL_RTC_AlarmIRQHandler+0x3a>
  {
    /* Get the status of the Interrupt */
    if (__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRAF) != (uint32_t)RESET)
 800416e:	687b      	ldr	r3, [r7, #4]
 8004170:	681b      	ldr	r3, [r3, #0]
 8004172:	685b      	ldr	r3, [r3, #4]
 8004174:	f003 0302 	and.w	r3, r3, #2
 8004178:	2b00      	cmp	r3, #0
 800417a:	d00a      	beq.n	8004192 <HAL_RTC_AlarmIRQHandler+0x3a>
    {
      /* AlarmA callback */
#if (USE_HAL_RTC_REGISTER_CALLBACKS == 1)
      hrtc->AlarmAEventCallback(hrtc);
#else
      HAL_RTC_AlarmAEventCallback(hrtc);
 800417c:	6878      	ldr	r0, [r7, #4]
 800417e:	f000 f815 	bl	80041ac <HAL_RTC_AlarmAEventCallback>
#endif /* USE_HAL_RTC_REGISTER_CALLBACKS */

      /* Clear the Alarm interrupt pending bit */
      __HAL_RTC_ALARM_CLEAR_FLAG(hrtc, RTC_FLAG_ALRAF);
 8004182:	687b      	ldr	r3, [r7, #4]
 8004184:	681b      	ldr	r3, [r3, #0]
 8004186:	685a      	ldr	r2, [r3, #4]
 8004188:	687b      	ldr	r3, [r7, #4]
 800418a:	681b      	ldr	r3, [r3, #0]
 800418c:	f022 0202 	bic.w	r2, r2, #2
 8004190:	605a      	str	r2, [r3, #4]
    }
  }

  /* Clear the EXTI's line Flag for RTC Alarm */
  __HAL_RTC_ALARM_EXTI_CLEAR_FLAG();
 8004192:	4b05      	ldr	r3, [pc, #20]	@ (80041a8 <HAL_RTC_AlarmIRQHandler+0x50>)
 8004194:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8004198:	615a      	str	r2, [r3, #20]

  /* Change RTC state */
  hrtc->State = HAL_RTC_STATE_READY;
 800419a:	687b      	ldr	r3, [r7, #4]
 800419c:	2201      	movs	r2, #1
 800419e:	745a      	strb	r2, [r3, #17]
}
 80041a0:	bf00      	nop
 80041a2:	3708      	adds	r7, #8
 80041a4:	46bd      	mov	sp, r7
 80041a6:	bd80      	pop	{r7, pc}
 80041a8:	40010400 	.word	0x40010400

080041ac <HAL_RTC_AlarmAEventCallback>:
  * @param  hrtc   pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval None
  */
__weak void HAL_RTC_AlarmAEventCallback(RTC_HandleTypeDef *hrtc)
{
 80041ac:	b480      	push	{r7}
 80041ae:	b083      	sub	sp, #12
 80041b0:	af00      	add	r7, sp, #0
 80041b2:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hrtc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_RTC_AlarmAEventCallback could be implemented in the user file
   */
}
 80041b4:	bf00      	nop
 80041b6:	370c      	adds	r7, #12
 80041b8:	46bd      	mov	sp, r7
 80041ba:	bc80      	pop	{r7}
 80041bc:	4770      	bx	lr

080041be <HAL_RTC_WaitForSynchro>:
  * @param  hrtc   pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef *hrtc)
{
 80041be:	b580      	push	{r7, lr}
 80041c0:	b084      	sub	sp, #16
 80041c2:	af00      	add	r7, sp, #0
 80041c4:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 80041c6:	2300      	movs	r3, #0
 80041c8:	60fb      	str	r3, [r7, #12]

  /* Check input parameters */
  if (hrtc == NULL)
 80041ca:	687b      	ldr	r3, [r7, #4]
 80041cc:	2b00      	cmp	r3, #0
 80041ce:	d101      	bne.n	80041d4 <HAL_RTC_WaitForSynchro+0x16>
  {
    return HAL_ERROR;
 80041d0:	2301      	movs	r3, #1
 80041d2:	e01d      	b.n	8004210 <HAL_RTC_WaitForSynchro+0x52>
  }

  /* Clear RSF flag */
  CLEAR_BIT(hrtc->Instance->CRL, RTC_FLAG_RSF);
 80041d4:	687b      	ldr	r3, [r7, #4]
 80041d6:	681b      	ldr	r3, [r3, #0]
 80041d8:	685a      	ldr	r2, [r3, #4]
 80041da:	687b      	ldr	r3, [r7, #4]
 80041dc:	681b      	ldr	r3, [r3, #0]
 80041de:	f022 0208 	bic.w	r2, r2, #8
 80041e2:	605a      	str	r2, [r3, #4]

  tickstart = HAL_GetTick();
 80041e4:	f7fd fd7e 	bl	8001ce4 <HAL_GetTick>
 80041e8:	60f8      	str	r0, [r7, #12]

  /* Wait the registers to be synchronised */
  while ((hrtc->Instance->CRL & RTC_FLAG_RSF) == (uint32_t)RESET)
 80041ea:	e009      	b.n	8004200 <HAL_RTC_WaitForSynchro+0x42>
  {
    if ((HAL_GetTick() - tickstart) >  RTC_TIMEOUT_VALUE)
 80041ec:	f7fd fd7a 	bl	8001ce4 <HAL_GetTick>
 80041f0:	4602      	mov	r2, r0
 80041f2:	68fb      	ldr	r3, [r7, #12]
 80041f4:	1ad3      	subs	r3, r2, r3
 80041f6:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 80041fa:	d901      	bls.n	8004200 <HAL_RTC_WaitForSynchro+0x42>
    {
      return HAL_TIMEOUT;
 80041fc:	2303      	movs	r3, #3
 80041fe:	e007      	b.n	8004210 <HAL_RTC_WaitForSynchro+0x52>
  while ((hrtc->Instance->CRL & RTC_FLAG_RSF) == (uint32_t)RESET)
 8004200:	687b      	ldr	r3, [r7, #4]
 8004202:	681b      	ldr	r3, [r3, #0]
 8004204:	685b      	ldr	r3, [r3, #4]
 8004206:	f003 0308 	and.w	r3, r3, #8
 800420a:	2b00      	cmp	r3, #0
 800420c:	d0ee      	beq.n	80041ec <HAL_RTC_WaitForSynchro+0x2e>
    }
  }

  return HAL_OK;
 800420e:	2300      	movs	r3, #0
}
 8004210:	4618      	mov	r0, r3
 8004212:	3710      	adds	r7, #16
 8004214:	46bd      	mov	sp, r7
 8004216:	bd80      	pop	{r7, pc}

08004218 <RTC_ReadTimeCounter>:
  * @param  hrtc   pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval Time counter
  */
static uint32_t RTC_ReadTimeCounter(RTC_HandleTypeDef *hrtc)
{
 8004218:	b480      	push	{r7}
 800421a:	b087      	sub	sp, #28
 800421c:	af00      	add	r7, sp, #0
 800421e:	6078      	str	r0, [r7, #4]
  uint16_t high1 = 0U, high2 = 0U, low = 0U;
 8004220:	2300      	movs	r3, #0
 8004222:	827b      	strh	r3, [r7, #18]
 8004224:	2300      	movs	r3, #0
 8004226:	823b      	strh	r3, [r7, #16]
 8004228:	2300      	movs	r3, #0
 800422a:	81fb      	strh	r3, [r7, #14]
  uint32_t timecounter = 0U;
 800422c:	2300      	movs	r3, #0
 800422e:	617b      	str	r3, [r7, #20]

  high1 = READ_REG(hrtc->Instance->CNTH & RTC_CNTH_RTC_CNT);
 8004230:	687b      	ldr	r3, [r7, #4]
 8004232:	681b      	ldr	r3, [r3, #0]
 8004234:	699b      	ldr	r3, [r3, #24]
 8004236:	827b      	strh	r3, [r7, #18]
  low   = READ_REG(hrtc->Instance->CNTL & RTC_CNTL_RTC_CNT);
 8004238:	687b      	ldr	r3, [r7, #4]
 800423a:	681b      	ldr	r3, [r3, #0]
 800423c:	69db      	ldr	r3, [r3, #28]
 800423e:	81fb      	strh	r3, [r7, #14]
  high2 = READ_REG(hrtc->Instance->CNTH & RTC_CNTH_RTC_CNT);
 8004240:	687b      	ldr	r3, [r7, #4]
 8004242:	681b      	ldr	r3, [r3, #0]
 8004244:	699b      	ldr	r3, [r3, #24]
 8004246:	823b      	strh	r3, [r7, #16]

  if (high1 != high2)
 8004248:	8a7a      	ldrh	r2, [r7, #18]
 800424a:	8a3b      	ldrh	r3, [r7, #16]
 800424c:	429a      	cmp	r2, r3
 800424e:	d008      	beq.n	8004262 <RTC_ReadTimeCounter+0x4a>
  {
    /* In this case the counter roll over during reading of CNTL and CNTH registers,
       read again CNTL register then return the counter value */
    timecounter = (((uint32_t) high2 << 16U) | READ_REG(hrtc->Instance->CNTL & RTC_CNTL_RTC_CNT));
 8004250:	8a3b      	ldrh	r3, [r7, #16]
 8004252:	041a      	lsls	r2, r3, #16
 8004254:	687b      	ldr	r3, [r7, #4]
 8004256:	681b      	ldr	r3, [r3, #0]
 8004258:	69db      	ldr	r3, [r3, #28]
 800425a:	b29b      	uxth	r3, r3
 800425c:	4313      	orrs	r3, r2
 800425e:	617b      	str	r3, [r7, #20]
 8004260:	e004      	b.n	800426c <RTC_ReadTimeCounter+0x54>
  }
  else
  {
    /* No counter roll over during reading of CNTL and CNTH registers, counter
       value is equal to first value of CNTL and CNTH */
    timecounter = (((uint32_t) high1 << 16U) | low);
 8004262:	8a7b      	ldrh	r3, [r7, #18]
 8004264:	041a      	lsls	r2, r3, #16
 8004266:	89fb      	ldrh	r3, [r7, #14]
 8004268:	4313      	orrs	r3, r2
 800426a:	617b      	str	r3, [r7, #20]
  }

  return timecounter;
 800426c:	697b      	ldr	r3, [r7, #20]
}
 800426e:	4618      	mov	r0, r3
 8004270:	371c      	adds	r7, #28
 8004272:	46bd      	mov	sp, r7
 8004274:	bc80      	pop	{r7}
 8004276:	4770      	bx	lr

08004278 <RTC_WriteTimeCounter>:
  *                the configuration information for RTC.
  * @param  TimeCounter: Counter to write in RTC_CNT registers
  * @retval HAL status
  */
static HAL_StatusTypeDef RTC_WriteTimeCounter(RTC_HandleTypeDef *hrtc, uint32_t TimeCounter)
{
 8004278:	b580      	push	{r7, lr}
 800427a:	b084      	sub	sp, #16
 800427c:	af00      	add	r7, sp, #0
 800427e:	6078      	str	r0, [r7, #4]
 8004280:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8004282:	2300      	movs	r3, #0
 8004284:	73fb      	strb	r3, [r7, #15]

  /* Set Initialization mode */
  if (RTC_EnterInitMode(hrtc) != HAL_OK)
 8004286:	6878      	ldr	r0, [r7, #4]
 8004288:	f000 f85d 	bl	8004346 <RTC_EnterInitMode>
 800428c:	4603      	mov	r3, r0
 800428e:	2b00      	cmp	r3, #0
 8004290:	d002      	beq.n	8004298 <RTC_WriteTimeCounter+0x20>
  {
    status = HAL_ERROR;
 8004292:	2301      	movs	r3, #1
 8004294:	73fb      	strb	r3, [r7, #15]
 8004296:	e011      	b.n	80042bc <RTC_WriteTimeCounter+0x44>
  }
  else
  {
    /* Set RTC COUNTER MSB word */
    WRITE_REG(hrtc->Instance->CNTH, (TimeCounter >> 16U));
 8004298:	687b      	ldr	r3, [r7, #4]
 800429a:	681b      	ldr	r3, [r3, #0]
 800429c:	683a      	ldr	r2, [r7, #0]
 800429e:	0c12      	lsrs	r2, r2, #16
 80042a0:	619a      	str	r2, [r3, #24]
    /* Set RTC COUNTER LSB word */
    WRITE_REG(hrtc->Instance->CNTL, (TimeCounter & RTC_CNTL_RTC_CNT));
 80042a2:	687b      	ldr	r3, [r7, #4]
 80042a4:	681b      	ldr	r3, [r3, #0]
 80042a6:	683a      	ldr	r2, [r7, #0]
 80042a8:	b292      	uxth	r2, r2
 80042aa:	61da      	str	r2, [r3, #28]

    /* Wait for synchro */
    if (RTC_ExitInitMode(hrtc) != HAL_OK)
 80042ac:	6878      	ldr	r0, [r7, #4]
 80042ae:	f000 f872 	bl	8004396 <RTC_ExitInitMode>
 80042b2:	4603      	mov	r3, r0
 80042b4:	2b00      	cmp	r3, #0
 80042b6:	d001      	beq.n	80042bc <RTC_WriteTimeCounter+0x44>
    {
      status = HAL_ERROR;
 80042b8:	2301      	movs	r3, #1
 80042ba:	73fb      	strb	r3, [r7, #15]
    }
  }

  return status;
 80042bc:	7bfb      	ldrb	r3, [r7, #15]
}
 80042be:	4618      	mov	r0, r3
 80042c0:	3710      	adds	r7, #16
 80042c2:	46bd      	mov	sp, r7
 80042c4:	bd80      	pop	{r7, pc}

080042c6 <RTC_ReadAlarmCounter>:
  * @param  hrtc   pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval Time counter
  */
static uint32_t RTC_ReadAlarmCounter(RTC_HandleTypeDef *hrtc)
{
 80042c6:	b480      	push	{r7}
 80042c8:	b085      	sub	sp, #20
 80042ca:	af00      	add	r7, sp, #0
 80042cc:	6078      	str	r0, [r7, #4]
  uint16_t high1 = 0U, low = 0U;
 80042ce:	2300      	movs	r3, #0
 80042d0:	81fb      	strh	r3, [r7, #14]
 80042d2:	2300      	movs	r3, #0
 80042d4:	81bb      	strh	r3, [r7, #12]

  high1 = READ_REG(hrtc->Instance->ALRH & RTC_CNTH_RTC_CNT);
 80042d6:	687b      	ldr	r3, [r7, #4]
 80042d8:	681b      	ldr	r3, [r3, #0]
 80042da:	6a1b      	ldr	r3, [r3, #32]
 80042dc:	81fb      	strh	r3, [r7, #14]
  low   = READ_REG(hrtc->Instance->ALRL & RTC_CNTL_RTC_CNT);
 80042de:	687b      	ldr	r3, [r7, #4]
 80042e0:	681b      	ldr	r3, [r3, #0]
 80042e2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80042e4:	81bb      	strh	r3, [r7, #12]

  return (((uint32_t) high1 << 16U) | low);
 80042e6:	89fb      	ldrh	r3, [r7, #14]
 80042e8:	041a      	lsls	r2, r3, #16
 80042ea:	89bb      	ldrh	r3, [r7, #12]
 80042ec:	4313      	orrs	r3, r2
}
 80042ee:	4618      	mov	r0, r3
 80042f0:	3714      	adds	r7, #20
 80042f2:	46bd      	mov	sp, r7
 80042f4:	bc80      	pop	{r7}
 80042f6:	4770      	bx	lr

080042f8 <RTC_WriteAlarmCounter>:
  *                the configuration information for RTC.
  * @param  AlarmCounter: Counter to write in RTC_ALR registers
  * @retval HAL status
  */
static HAL_StatusTypeDef RTC_WriteAlarmCounter(RTC_HandleTypeDef *hrtc, uint32_t AlarmCounter)
{
 80042f8:	b580      	push	{r7, lr}
 80042fa:	b084      	sub	sp, #16
 80042fc:	af00      	add	r7, sp, #0
 80042fe:	6078      	str	r0, [r7, #4]
 8004300:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8004302:	2300      	movs	r3, #0
 8004304:	73fb      	strb	r3, [r7, #15]

  /* Set Initialization mode */
  if (RTC_EnterInitMode(hrtc) != HAL_OK)
 8004306:	6878      	ldr	r0, [r7, #4]
 8004308:	f000 f81d 	bl	8004346 <RTC_EnterInitMode>
 800430c:	4603      	mov	r3, r0
 800430e:	2b00      	cmp	r3, #0
 8004310:	d002      	beq.n	8004318 <RTC_WriteAlarmCounter+0x20>
  {
    status = HAL_ERROR;
 8004312:	2301      	movs	r3, #1
 8004314:	73fb      	strb	r3, [r7, #15]
 8004316:	e011      	b.n	800433c <RTC_WriteAlarmCounter+0x44>
  }
  else
  {
    /* Set RTC COUNTER MSB word */
    WRITE_REG(hrtc->Instance->ALRH, (AlarmCounter >> 16U));
 8004318:	687b      	ldr	r3, [r7, #4]
 800431a:	681b      	ldr	r3, [r3, #0]
 800431c:	683a      	ldr	r2, [r7, #0]
 800431e:	0c12      	lsrs	r2, r2, #16
 8004320:	621a      	str	r2, [r3, #32]
    /* Set RTC COUNTER LSB word */
    WRITE_REG(hrtc->Instance->ALRL, (AlarmCounter & RTC_ALRL_RTC_ALR));
 8004322:	687b      	ldr	r3, [r7, #4]
 8004324:	681b      	ldr	r3, [r3, #0]
 8004326:	683a      	ldr	r2, [r7, #0]
 8004328:	b292      	uxth	r2, r2
 800432a:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Wait for synchro */
    if (RTC_ExitInitMode(hrtc) != HAL_OK)
 800432c:	6878      	ldr	r0, [r7, #4]
 800432e:	f000 f832 	bl	8004396 <RTC_ExitInitMode>
 8004332:	4603      	mov	r3, r0
 8004334:	2b00      	cmp	r3, #0
 8004336:	d001      	beq.n	800433c <RTC_WriteAlarmCounter+0x44>
    {
      status = HAL_ERROR;
 8004338:	2301      	movs	r3, #1
 800433a:	73fb      	strb	r3, [r7, #15]
    }
  }

  return status;
 800433c:	7bfb      	ldrb	r3, [r7, #15]
}
 800433e:	4618      	mov	r0, r3
 8004340:	3710      	adds	r7, #16
 8004342:	46bd      	mov	sp, r7
 8004344:	bd80      	pop	{r7, pc}

08004346 <RTC_EnterInitMode>:
  * @param  hrtc   pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
static HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef *hrtc)
{
 8004346:	b580      	push	{r7, lr}
 8004348:	b084      	sub	sp, #16
 800434a:	af00      	add	r7, sp, #0
 800434c:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 800434e:	2300      	movs	r3, #0
 8004350:	60fb      	str	r3, [r7, #12]

  tickstart = HAL_GetTick();
 8004352:	f7fd fcc7 	bl	8001ce4 <HAL_GetTick>
 8004356:	60f8      	str	r0, [r7, #12]
  /* Wait till RTC is in INIT state and if Time out is reached exit */
  while ((hrtc->Instance->CRL & RTC_CRL_RTOFF) == (uint32_t)RESET)
 8004358:	e009      	b.n	800436e <RTC_EnterInitMode+0x28>
  {
    if ((HAL_GetTick() - tickstart) >  RTC_TIMEOUT_VALUE)
 800435a:	f7fd fcc3 	bl	8001ce4 <HAL_GetTick>
 800435e:	4602      	mov	r2, r0
 8004360:	68fb      	ldr	r3, [r7, #12]
 8004362:	1ad3      	subs	r3, r2, r3
 8004364:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8004368:	d901      	bls.n	800436e <RTC_EnterInitMode+0x28>
    {
      return HAL_TIMEOUT;
 800436a:	2303      	movs	r3, #3
 800436c:	e00f      	b.n	800438e <RTC_EnterInitMode+0x48>
  while ((hrtc->Instance->CRL & RTC_CRL_RTOFF) == (uint32_t)RESET)
 800436e:	687b      	ldr	r3, [r7, #4]
 8004370:	681b      	ldr	r3, [r3, #0]
 8004372:	685b      	ldr	r3, [r3, #4]
 8004374:	f003 0320 	and.w	r3, r3, #32
 8004378:	2b00      	cmp	r3, #0
 800437a:	d0ee      	beq.n	800435a <RTC_EnterInitMode+0x14>
    }
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 800437c:	687b      	ldr	r3, [r7, #4]
 800437e:	681b      	ldr	r3, [r3, #0]
 8004380:	685a      	ldr	r2, [r3, #4]
 8004382:	687b      	ldr	r3, [r7, #4]
 8004384:	681b      	ldr	r3, [r3, #0]
 8004386:	f042 0210 	orr.w	r2, r2, #16
 800438a:	605a      	str	r2, [r3, #4]


  return HAL_OK;
 800438c:	2300      	movs	r3, #0
}
 800438e:	4618      	mov	r0, r3
 8004390:	3710      	adds	r7, #16
 8004392:	46bd      	mov	sp, r7
 8004394:	bd80      	pop	{r7, pc}

08004396 <RTC_ExitInitMode>:
  * @param  hrtc   pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
static HAL_StatusTypeDef RTC_ExitInitMode(RTC_HandleTypeDef *hrtc)
{
 8004396:	b580      	push	{r7, lr}
 8004398:	b084      	sub	sp, #16
 800439a:	af00      	add	r7, sp, #0
 800439c:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 800439e:	2300      	movs	r3, #0
 80043a0:	60fb      	str	r3, [r7, #12]

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80043a2:	687b      	ldr	r3, [r7, #4]
 80043a4:	681b      	ldr	r3, [r3, #0]
 80043a6:	685a      	ldr	r2, [r3, #4]
 80043a8:	687b      	ldr	r3, [r7, #4]
 80043aa:	681b      	ldr	r3, [r3, #0]
 80043ac:	f022 0210 	bic.w	r2, r2, #16
 80043b0:	605a      	str	r2, [r3, #4]

  tickstart = HAL_GetTick();
 80043b2:	f7fd fc97 	bl	8001ce4 <HAL_GetTick>
 80043b6:	60f8      	str	r0, [r7, #12]
  /* Wait till RTC is in INIT state and if Time out is reached exit */
  while ((hrtc->Instance->CRL & RTC_CRL_RTOFF) == (uint32_t)RESET)
 80043b8:	e009      	b.n	80043ce <RTC_ExitInitMode+0x38>
  {
    if ((HAL_GetTick() - tickstart) >  RTC_TIMEOUT_VALUE)
 80043ba:	f7fd fc93 	bl	8001ce4 <HAL_GetTick>
 80043be:	4602      	mov	r2, r0
 80043c0:	68fb      	ldr	r3, [r7, #12]
 80043c2:	1ad3      	subs	r3, r2, r3
 80043c4:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 80043c8:	d901      	bls.n	80043ce <RTC_ExitInitMode+0x38>
    {
      return HAL_TIMEOUT;
 80043ca:	2303      	movs	r3, #3
 80043cc:	e007      	b.n	80043de <RTC_ExitInitMode+0x48>
  while ((hrtc->Instance->CRL & RTC_CRL_RTOFF) == (uint32_t)RESET)
 80043ce:	687b      	ldr	r3, [r7, #4]
 80043d0:	681b      	ldr	r3, [r3, #0]
 80043d2:	685b      	ldr	r3, [r3, #4]
 80043d4:	f003 0320 	and.w	r3, r3, #32
 80043d8:	2b00      	cmp	r3, #0
 80043da:	d0ee      	beq.n	80043ba <RTC_ExitInitMode+0x24>
    }
  }

  return HAL_OK;
 80043dc:	2300      	movs	r3, #0
}
 80043de:	4618      	mov	r0, r3
 80043e0:	3710      	adds	r7, #16
 80043e2:	46bd      	mov	sp, r7
 80043e4:	bd80      	pop	{r7, pc}

080043e6 <RTC_ByteToBcd2>:
  * @brief  Converts a 2 digit decimal to BCD format.
  * @param  Value: Byte to be converted
  * @retval Converted byte
  */
static uint8_t RTC_ByteToBcd2(uint8_t Value)
{
 80043e6:	b480      	push	{r7}
 80043e8:	b085      	sub	sp, #20
 80043ea:	af00      	add	r7, sp, #0
 80043ec:	4603      	mov	r3, r0
 80043ee:	71fb      	strb	r3, [r7, #7]
  uint32_t bcdhigh = 0U;
 80043f0:	2300      	movs	r3, #0
 80043f2:	60fb      	str	r3, [r7, #12]

  while (Value >= 10U)
 80043f4:	e005      	b.n	8004402 <RTC_ByteToBcd2+0x1c>
  {
    bcdhigh++;
 80043f6:	68fb      	ldr	r3, [r7, #12]
 80043f8:	3301      	adds	r3, #1
 80043fa:	60fb      	str	r3, [r7, #12]
    Value -= 10U;
 80043fc:	79fb      	ldrb	r3, [r7, #7]
 80043fe:	3b0a      	subs	r3, #10
 8004400:	71fb      	strb	r3, [r7, #7]
  while (Value >= 10U)
 8004402:	79fb      	ldrb	r3, [r7, #7]
 8004404:	2b09      	cmp	r3, #9
 8004406:	d8f6      	bhi.n	80043f6 <RTC_ByteToBcd2+0x10>
  }

  return ((uint8_t)(bcdhigh << 4U) | Value);
 8004408:	68fb      	ldr	r3, [r7, #12]
 800440a:	b2db      	uxtb	r3, r3
 800440c:	011b      	lsls	r3, r3, #4
 800440e:	b2da      	uxtb	r2, r3
 8004410:	79fb      	ldrb	r3, [r7, #7]
 8004412:	4313      	orrs	r3, r2
 8004414:	b2db      	uxtb	r3, r3
}
 8004416:	4618      	mov	r0, r3
 8004418:	3714      	adds	r7, #20
 800441a:	46bd      	mov	sp, r7
 800441c:	bc80      	pop	{r7}
 800441e:	4770      	bx	lr

08004420 <RTC_Bcd2ToByte>:
  * @brief  Converts from 2 digit BCD to Binary.
  * @param  Value: BCD value to be converted
  * @retval Converted word
  */
static uint8_t RTC_Bcd2ToByte(uint8_t Value)
{
 8004420:	b480      	push	{r7}
 8004422:	b085      	sub	sp, #20
 8004424:	af00      	add	r7, sp, #0
 8004426:	4603      	mov	r3, r0
 8004428:	71fb      	strb	r3, [r7, #7]
  uint32_t tmp = 0U;
 800442a:	2300      	movs	r3, #0
 800442c:	60fb      	str	r3, [r7, #12]
  tmp = ((uint8_t)(Value & (uint8_t)0xF0) >> (uint8_t)0x4) * 10U;
 800442e:	79fb      	ldrb	r3, [r7, #7]
 8004430:	091b      	lsrs	r3, r3, #4
 8004432:	b2db      	uxtb	r3, r3
 8004434:	461a      	mov	r2, r3
 8004436:	4613      	mov	r3, r2
 8004438:	009b      	lsls	r3, r3, #2
 800443a:	4413      	add	r3, r2
 800443c:	005b      	lsls	r3, r3, #1
 800443e:	60fb      	str	r3, [r7, #12]
  return (tmp + (Value & (uint8_t)0x0F));
 8004440:	79fb      	ldrb	r3, [r7, #7]
 8004442:	f003 030f 	and.w	r3, r3, #15
 8004446:	b2da      	uxtb	r2, r3
 8004448:	68fb      	ldr	r3, [r7, #12]
 800444a:	b2db      	uxtb	r3, r3
 800444c:	4413      	add	r3, r2
 800444e:	b2db      	uxtb	r3, r3
}
 8004450:	4618      	mov	r0, r3
 8004452:	3714      	adds	r7, #20
 8004454:	46bd      	mov	sp, r7
 8004456:	bc80      	pop	{r7}
 8004458:	4770      	bx	lr

0800445a <RTC_DateUpdate>:
  *                the configuration information for RTC.
  * @param  DayElapsed: Number of days elapsed from last date update
  * @retval None
  */
static void RTC_DateUpdate(RTC_HandleTypeDef *hrtc, uint32_t DayElapsed)
{
 800445a:	b580      	push	{r7, lr}
 800445c:	b086      	sub	sp, #24
 800445e:	af00      	add	r7, sp, #0
 8004460:	6078      	str	r0, [r7, #4]
 8004462:	6039      	str	r1, [r7, #0]
  uint32_t year = 0U, month = 0U, day = 0U;
 8004464:	2300      	movs	r3, #0
 8004466:	617b      	str	r3, [r7, #20]
 8004468:	2300      	movs	r3, #0
 800446a:	613b      	str	r3, [r7, #16]
 800446c:	2300      	movs	r3, #0
 800446e:	60fb      	str	r3, [r7, #12]
  uint32_t loop = 0U;
 8004470:	2300      	movs	r3, #0
 8004472:	60bb      	str	r3, [r7, #8]

  /* Get the current year*/
  year = hrtc->DateToUpdate.Year;
 8004474:	687b      	ldr	r3, [r7, #4]
 8004476:	7bdb      	ldrb	r3, [r3, #15]
 8004478:	617b      	str	r3, [r7, #20]

  /* Get the current month and day */
  month = hrtc->DateToUpdate.Month;
 800447a:	687b      	ldr	r3, [r7, #4]
 800447c:	7b5b      	ldrb	r3, [r3, #13]
 800447e:	613b      	str	r3, [r7, #16]
  day = hrtc->DateToUpdate.Date;
 8004480:	687b      	ldr	r3, [r7, #4]
 8004482:	7b9b      	ldrb	r3, [r3, #14]
 8004484:	60fb      	str	r3, [r7, #12]

  for (loop = 0U; loop < DayElapsed; loop++)
 8004486:	2300      	movs	r3, #0
 8004488:	60bb      	str	r3, [r7, #8]
 800448a:	e06f      	b.n	800456c <RTC_DateUpdate+0x112>
  {
    if ((month == 1U) || (month == 3U) || (month == 5U) || (month == 7U) || \
 800448c:	693b      	ldr	r3, [r7, #16]
 800448e:	2b01      	cmp	r3, #1
 8004490:	d011      	beq.n	80044b6 <RTC_DateUpdate+0x5c>
 8004492:	693b      	ldr	r3, [r7, #16]
 8004494:	2b03      	cmp	r3, #3
 8004496:	d00e      	beq.n	80044b6 <RTC_DateUpdate+0x5c>
 8004498:	693b      	ldr	r3, [r7, #16]
 800449a:	2b05      	cmp	r3, #5
 800449c:	d00b      	beq.n	80044b6 <RTC_DateUpdate+0x5c>
 800449e:	693b      	ldr	r3, [r7, #16]
 80044a0:	2b07      	cmp	r3, #7
 80044a2:	d008      	beq.n	80044b6 <RTC_DateUpdate+0x5c>
 80044a4:	693b      	ldr	r3, [r7, #16]
 80044a6:	2b08      	cmp	r3, #8
 80044a8:	d005      	beq.n	80044b6 <RTC_DateUpdate+0x5c>
        (month == 8U) || (month == 10U) || (month == 12U))
 80044aa:	693b      	ldr	r3, [r7, #16]
 80044ac:	2b0a      	cmp	r3, #10
 80044ae:	d002      	beq.n	80044b6 <RTC_DateUpdate+0x5c>
 80044b0:	693b      	ldr	r3, [r7, #16]
 80044b2:	2b0c      	cmp	r3, #12
 80044b4:	d117      	bne.n	80044e6 <RTC_DateUpdate+0x8c>
    {
      if (day < 31U)
 80044b6:	68fb      	ldr	r3, [r7, #12]
 80044b8:	2b1e      	cmp	r3, #30
 80044ba:	d803      	bhi.n	80044c4 <RTC_DateUpdate+0x6a>
      {
        day++;
 80044bc:	68fb      	ldr	r3, [r7, #12]
 80044be:	3301      	adds	r3, #1
 80044c0:	60fb      	str	r3, [r7, #12]
      if (day < 31U)
 80044c2:	e050      	b.n	8004566 <RTC_DateUpdate+0x10c>
      }
      /* Date structure member: day = 31 */
      else
      {
        if (month != 12U)
 80044c4:	693b      	ldr	r3, [r7, #16]
 80044c6:	2b0c      	cmp	r3, #12
 80044c8:	d005      	beq.n	80044d6 <RTC_DateUpdate+0x7c>
        {
          month++;
 80044ca:	693b      	ldr	r3, [r7, #16]
 80044cc:	3301      	adds	r3, #1
 80044ce:	613b      	str	r3, [r7, #16]
          day = 1U;
 80044d0:	2301      	movs	r3, #1
 80044d2:	60fb      	str	r3, [r7, #12]
      if (day < 31U)
 80044d4:	e047      	b.n	8004566 <RTC_DateUpdate+0x10c>
        }
        /* Date structure member: day = 31 & month =12 */
        else
        {
          month = 1U;
 80044d6:	2301      	movs	r3, #1
 80044d8:	613b      	str	r3, [r7, #16]
          day = 1U;
 80044da:	2301      	movs	r3, #1
 80044dc:	60fb      	str	r3, [r7, #12]
          year++;
 80044de:	697b      	ldr	r3, [r7, #20]
 80044e0:	3301      	adds	r3, #1
 80044e2:	617b      	str	r3, [r7, #20]
      if (day < 31U)
 80044e4:	e03f      	b.n	8004566 <RTC_DateUpdate+0x10c>
        }
      }
    }
    else if ((month == 4U) || (month == 6U) || (month == 9U) || (month == 11U))
 80044e6:	693b      	ldr	r3, [r7, #16]
 80044e8:	2b04      	cmp	r3, #4
 80044ea:	d008      	beq.n	80044fe <RTC_DateUpdate+0xa4>
 80044ec:	693b      	ldr	r3, [r7, #16]
 80044ee:	2b06      	cmp	r3, #6
 80044f0:	d005      	beq.n	80044fe <RTC_DateUpdate+0xa4>
 80044f2:	693b      	ldr	r3, [r7, #16]
 80044f4:	2b09      	cmp	r3, #9
 80044f6:	d002      	beq.n	80044fe <RTC_DateUpdate+0xa4>
 80044f8:	693b      	ldr	r3, [r7, #16]
 80044fa:	2b0b      	cmp	r3, #11
 80044fc:	d10c      	bne.n	8004518 <RTC_DateUpdate+0xbe>
    {
      if (day < 30U)
 80044fe:	68fb      	ldr	r3, [r7, #12]
 8004500:	2b1d      	cmp	r3, #29
 8004502:	d803      	bhi.n	800450c <RTC_DateUpdate+0xb2>
      {
        day++;
 8004504:	68fb      	ldr	r3, [r7, #12]
 8004506:	3301      	adds	r3, #1
 8004508:	60fb      	str	r3, [r7, #12]
      if (day < 30U)
 800450a:	e02c      	b.n	8004566 <RTC_DateUpdate+0x10c>
      }
      /* Date structure member: day = 30 */
      else
      {
        month++;
 800450c:	693b      	ldr	r3, [r7, #16]
 800450e:	3301      	adds	r3, #1
 8004510:	613b      	str	r3, [r7, #16]
        day = 1U;
 8004512:	2301      	movs	r3, #1
 8004514:	60fb      	str	r3, [r7, #12]
      if (day < 30U)
 8004516:	e026      	b.n	8004566 <RTC_DateUpdate+0x10c>
      }
    }
    else if (month == 2U)
 8004518:	693b      	ldr	r3, [r7, #16]
 800451a:	2b02      	cmp	r3, #2
 800451c:	d123      	bne.n	8004566 <RTC_DateUpdate+0x10c>
    {
      if (day < 28U)
 800451e:	68fb      	ldr	r3, [r7, #12]
 8004520:	2b1b      	cmp	r3, #27
 8004522:	d803      	bhi.n	800452c <RTC_DateUpdate+0xd2>
      {
        day++;
 8004524:	68fb      	ldr	r3, [r7, #12]
 8004526:	3301      	adds	r3, #1
 8004528:	60fb      	str	r3, [r7, #12]
 800452a:	e01c      	b.n	8004566 <RTC_DateUpdate+0x10c>
      }
      else if (day == 28U)
 800452c:	68fb      	ldr	r3, [r7, #12]
 800452e:	2b1c      	cmp	r3, #28
 8004530:	d111      	bne.n	8004556 <RTC_DateUpdate+0xfc>
      {
        /* Leap year */
        if (RTC_IsLeapYear(year))
 8004532:	697b      	ldr	r3, [r7, #20]
 8004534:	b29b      	uxth	r3, r3
 8004536:	4618      	mov	r0, r3
 8004538:	f000 f838 	bl	80045ac <RTC_IsLeapYear>
 800453c:	4603      	mov	r3, r0
 800453e:	2b00      	cmp	r3, #0
 8004540:	d003      	beq.n	800454a <RTC_DateUpdate+0xf0>
        {
          day++;
 8004542:	68fb      	ldr	r3, [r7, #12]
 8004544:	3301      	adds	r3, #1
 8004546:	60fb      	str	r3, [r7, #12]
 8004548:	e00d      	b.n	8004566 <RTC_DateUpdate+0x10c>
        }
        else
        {
          month++;
 800454a:	693b      	ldr	r3, [r7, #16]
 800454c:	3301      	adds	r3, #1
 800454e:	613b      	str	r3, [r7, #16]
          day = 1U;
 8004550:	2301      	movs	r3, #1
 8004552:	60fb      	str	r3, [r7, #12]
 8004554:	e007      	b.n	8004566 <RTC_DateUpdate+0x10c>
        }
      }
      else if (day == 29U)
 8004556:	68fb      	ldr	r3, [r7, #12]
 8004558:	2b1d      	cmp	r3, #29
 800455a:	d104      	bne.n	8004566 <RTC_DateUpdate+0x10c>
      {
        month++;
 800455c:	693b      	ldr	r3, [r7, #16]
 800455e:	3301      	adds	r3, #1
 8004560:	613b      	str	r3, [r7, #16]
        day = 1U;
 8004562:	2301      	movs	r3, #1
 8004564:	60fb      	str	r3, [r7, #12]
  for (loop = 0U; loop < DayElapsed; loop++)
 8004566:	68bb      	ldr	r3, [r7, #8]
 8004568:	3301      	adds	r3, #1
 800456a:	60bb      	str	r3, [r7, #8]
 800456c:	68ba      	ldr	r2, [r7, #8]
 800456e:	683b      	ldr	r3, [r7, #0]
 8004570:	429a      	cmp	r2, r3
 8004572:	d38b      	bcc.n	800448c <RTC_DateUpdate+0x32>
      }
    }
  }

  /* Update year */
  hrtc->DateToUpdate.Year = year;
 8004574:	697b      	ldr	r3, [r7, #20]
 8004576:	b2da      	uxtb	r2, r3
 8004578:	687b      	ldr	r3, [r7, #4]
 800457a:	73da      	strb	r2, [r3, #15]

  /* Update day and month */
  hrtc->DateToUpdate.Month = month;
 800457c:	693b      	ldr	r3, [r7, #16]
 800457e:	b2da      	uxtb	r2, r3
 8004580:	687b      	ldr	r3, [r7, #4]
 8004582:	735a      	strb	r2, [r3, #13]
  hrtc->DateToUpdate.Date = day;
 8004584:	68fb      	ldr	r3, [r7, #12]
 8004586:	b2da      	uxtb	r2, r3
 8004588:	687b      	ldr	r3, [r7, #4]
 800458a:	739a      	strb	r2, [r3, #14]

  /* Update day of the week */
  hrtc->DateToUpdate.WeekDay = RTC_WeekDayNum(year, month, day);
 800458c:	693b      	ldr	r3, [r7, #16]
 800458e:	b2db      	uxtb	r3, r3
 8004590:	68fa      	ldr	r2, [r7, #12]
 8004592:	b2d2      	uxtb	r2, r2
 8004594:	4619      	mov	r1, r3
 8004596:	6978      	ldr	r0, [r7, #20]
 8004598:	f000 f83a 	bl	8004610 <RTC_WeekDayNum>
 800459c:	4603      	mov	r3, r0
 800459e:	461a      	mov	r2, r3
 80045a0:	687b      	ldr	r3, [r7, #4]
 80045a2:	731a      	strb	r2, [r3, #12]
}
 80045a4:	bf00      	nop
 80045a6:	3718      	adds	r7, #24
 80045a8:	46bd      	mov	sp, r7
 80045aa:	bd80      	pop	{r7, pc}

080045ac <RTC_IsLeapYear>:
  * @param  nYear  year to check
  * @retval 1: leap year
  *         0: not leap year
  */
static uint8_t RTC_IsLeapYear(uint16_t nYear)
{
 80045ac:	b480      	push	{r7}
 80045ae:	b083      	sub	sp, #12
 80045b0:	af00      	add	r7, sp, #0
 80045b2:	4603      	mov	r3, r0
 80045b4:	80fb      	strh	r3, [r7, #6]
  if ((nYear % 4U) != 0U)
 80045b6:	88fb      	ldrh	r3, [r7, #6]
 80045b8:	f003 0303 	and.w	r3, r3, #3
 80045bc:	b29b      	uxth	r3, r3
 80045be:	2b00      	cmp	r3, #0
 80045c0:	d001      	beq.n	80045c6 <RTC_IsLeapYear+0x1a>
  {
    return 0U;
 80045c2:	2300      	movs	r3, #0
 80045c4:	e01d      	b.n	8004602 <RTC_IsLeapYear+0x56>
  }

  if ((nYear % 100U) != 0U)
 80045c6:	88fb      	ldrh	r3, [r7, #6]
 80045c8:	4a10      	ldr	r2, [pc, #64]	@ (800460c <RTC_IsLeapYear+0x60>)
 80045ca:	fba2 1203 	umull	r1, r2, r2, r3
 80045ce:	0952      	lsrs	r2, r2, #5
 80045d0:	2164      	movs	r1, #100	@ 0x64
 80045d2:	fb01 f202 	mul.w	r2, r1, r2
 80045d6:	1a9b      	subs	r3, r3, r2
 80045d8:	b29b      	uxth	r3, r3
 80045da:	2b00      	cmp	r3, #0
 80045dc:	d001      	beq.n	80045e2 <RTC_IsLeapYear+0x36>
  {
    return 1U;
 80045de:	2301      	movs	r3, #1
 80045e0:	e00f      	b.n	8004602 <RTC_IsLeapYear+0x56>
  }

  if ((nYear % 400U) == 0U)
 80045e2:	88fb      	ldrh	r3, [r7, #6]
 80045e4:	4a09      	ldr	r2, [pc, #36]	@ (800460c <RTC_IsLeapYear+0x60>)
 80045e6:	fba2 1203 	umull	r1, r2, r2, r3
 80045ea:	09d2      	lsrs	r2, r2, #7
 80045ec:	f44f 71c8 	mov.w	r1, #400	@ 0x190
 80045f0:	fb01 f202 	mul.w	r2, r1, r2
 80045f4:	1a9b      	subs	r3, r3, r2
 80045f6:	b29b      	uxth	r3, r3
 80045f8:	2b00      	cmp	r3, #0
 80045fa:	d101      	bne.n	8004600 <RTC_IsLeapYear+0x54>
  {
    return 1U;
 80045fc:	2301      	movs	r3, #1
 80045fe:	e000      	b.n	8004602 <RTC_IsLeapYear+0x56>
  }
  else
  {
    return 0U;
 8004600:	2300      	movs	r3, #0
  }
}
 8004602:	4618      	mov	r0, r3
 8004604:	370c      	adds	r7, #12
 8004606:	46bd      	mov	sp, r7
 8004608:	bc80      	pop	{r7}
 800460a:	4770      	bx	lr
 800460c:	51eb851f 	.word	0x51eb851f

08004610 <RTC_WeekDayNum>:
  *         @arg RTC_WEEKDAY_FRIDAY
  *         @arg RTC_WEEKDAY_SATURDAY
  *         @arg RTC_WEEKDAY_SUNDAY
  */
static uint8_t RTC_WeekDayNum(uint32_t nYear, uint8_t nMonth, uint8_t nDay)
{
 8004610:	b480      	push	{r7}
 8004612:	b085      	sub	sp, #20
 8004614:	af00      	add	r7, sp, #0
 8004616:	6078      	str	r0, [r7, #4]
 8004618:	460b      	mov	r3, r1
 800461a:	70fb      	strb	r3, [r7, #3]
 800461c:	4613      	mov	r3, r2
 800461e:	70bb      	strb	r3, [r7, #2]
  uint32_t year = 0U, weekday = 0U;
 8004620:	2300      	movs	r3, #0
 8004622:	60bb      	str	r3, [r7, #8]
 8004624:	2300      	movs	r3, #0
 8004626:	60fb      	str	r3, [r7, #12]

  year = 2000U + nYear;
 8004628:	687b      	ldr	r3, [r7, #4]
 800462a:	f503 63fa 	add.w	r3, r3, #2000	@ 0x7d0
 800462e:	60bb      	str	r3, [r7, #8]

  if (nMonth < 3U)
 8004630:	78fb      	ldrb	r3, [r7, #3]
 8004632:	2b02      	cmp	r3, #2
 8004634:	d82d      	bhi.n	8004692 <RTC_WeekDayNum+0x82>
  {
    /*D = { [(23 x month)/9] + day + 4 + year + [(year-1)/4] - [(year-1)/100] + [(year-1)/400] } mod 7*/
    weekday = (((23U * nMonth) / 9U) + nDay + 4U + year + ((year - 1U) / 4U) - ((year - 1U) / 100U) + ((year - 1U) / 400U)) % 7U;
 8004636:	78fa      	ldrb	r2, [r7, #3]
 8004638:	4613      	mov	r3, r2
 800463a:	005b      	lsls	r3, r3, #1
 800463c:	4413      	add	r3, r2
 800463e:	00db      	lsls	r3, r3, #3
 8004640:	1a9b      	subs	r3, r3, r2
 8004642:	4a2c      	ldr	r2, [pc, #176]	@ (80046f4 <RTC_WeekDayNum+0xe4>)
 8004644:	fba2 2303 	umull	r2, r3, r2, r3
 8004648:	085a      	lsrs	r2, r3, #1
 800464a:	78bb      	ldrb	r3, [r7, #2]
 800464c:	441a      	add	r2, r3
 800464e:	68bb      	ldr	r3, [r7, #8]
 8004650:	441a      	add	r2, r3
 8004652:	68bb      	ldr	r3, [r7, #8]
 8004654:	3b01      	subs	r3, #1
 8004656:	089b      	lsrs	r3, r3, #2
 8004658:	441a      	add	r2, r3
 800465a:	68bb      	ldr	r3, [r7, #8]
 800465c:	3b01      	subs	r3, #1
 800465e:	4926      	ldr	r1, [pc, #152]	@ (80046f8 <RTC_WeekDayNum+0xe8>)
 8004660:	fba1 1303 	umull	r1, r3, r1, r3
 8004664:	095b      	lsrs	r3, r3, #5
 8004666:	1ad2      	subs	r2, r2, r3
 8004668:	68bb      	ldr	r3, [r7, #8]
 800466a:	3b01      	subs	r3, #1
 800466c:	4922      	ldr	r1, [pc, #136]	@ (80046f8 <RTC_WeekDayNum+0xe8>)
 800466e:	fba1 1303 	umull	r1, r3, r1, r3
 8004672:	09db      	lsrs	r3, r3, #7
 8004674:	4413      	add	r3, r2
 8004676:	1d1a      	adds	r2, r3, #4
 8004678:	4b20      	ldr	r3, [pc, #128]	@ (80046fc <RTC_WeekDayNum+0xec>)
 800467a:	fba3 1302 	umull	r1, r3, r3, r2
 800467e:	1ad1      	subs	r1, r2, r3
 8004680:	0849      	lsrs	r1, r1, #1
 8004682:	440b      	add	r3, r1
 8004684:	0899      	lsrs	r1, r3, #2
 8004686:	460b      	mov	r3, r1
 8004688:	00db      	lsls	r3, r3, #3
 800468a:	1a5b      	subs	r3, r3, r1
 800468c:	1ad3      	subs	r3, r2, r3
 800468e:	60fb      	str	r3, [r7, #12]
 8004690:	e029      	b.n	80046e6 <RTC_WeekDayNum+0xd6>
  }
  else
  {
    /*D = { [(23 x month)/9] + day + 4 + year + [year/4] - [year/100] + [year/400] - 2 } mod 7*/
    weekday = (((23U * nMonth) / 9U) + nDay + 4U + year + (year / 4U) - (year / 100U) + (year / 400U) - 2U) % 7U;
 8004692:	78fa      	ldrb	r2, [r7, #3]
 8004694:	4613      	mov	r3, r2
 8004696:	005b      	lsls	r3, r3, #1
 8004698:	4413      	add	r3, r2
 800469a:	00db      	lsls	r3, r3, #3
 800469c:	1a9b      	subs	r3, r3, r2
 800469e:	4a15      	ldr	r2, [pc, #84]	@ (80046f4 <RTC_WeekDayNum+0xe4>)
 80046a0:	fba2 2303 	umull	r2, r3, r2, r3
 80046a4:	085a      	lsrs	r2, r3, #1
 80046a6:	78bb      	ldrb	r3, [r7, #2]
 80046a8:	441a      	add	r2, r3
 80046aa:	68bb      	ldr	r3, [r7, #8]
 80046ac:	441a      	add	r2, r3
 80046ae:	68bb      	ldr	r3, [r7, #8]
 80046b0:	089b      	lsrs	r3, r3, #2
 80046b2:	441a      	add	r2, r3
 80046b4:	68bb      	ldr	r3, [r7, #8]
 80046b6:	4910      	ldr	r1, [pc, #64]	@ (80046f8 <RTC_WeekDayNum+0xe8>)
 80046b8:	fba1 1303 	umull	r1, r3, r1, r3
 80046bc:	095b      	lsrs	r3, r3, #5
 80046be:	1ad2      	subs	r2, r2, r3
 80046c0:	68bb      	ldr	r3, [r7, #8]
 80046c2:	490d      	ldr	r1, [pc, #52]	@ (80046f8 <RTC_WeekDayNum+0xe8>)
 80046c4:	fba1 1303 	umull	r1, r3, r1, r3
 80046c8:	09db      	lsrs	r3, r3, #7
 80046ca:	4413      	add	r3, r2
 80046cc:	1c9a      	adds	r2, r3, #2
 80046ce:	4b0b      	ldr	r3, [pc, #44]	@ (80046fc <RTC_WeekDayNum+0xec>)
 80046d0:	fba3 1302 	umull	r1, r3, r3, r2
 80046d4:	1ad1      	subs	r1, r2, r3
 80046d6:	0849      	lsrs	r1, r1, #1
 80046d8:	440b      	add	r3, r1
 80046da:	0899      	lsrs	r1, r3, #2
 80046dc:	460b      	mov	r3, r1
 80046de:	00db      	lsls	r3, r3, #3
 80046e0:	1a5b      	subs	r3, r3, r1
 80046e2:	1ad3      	subs	r3, r2, r3
 80046e4:	60fb      	str	r3, [r7, #12]
  }

  return (uint8_t)weekday;
 80046e6:	68fb      	ldr	r3, [r7, #12]
 80046e8:	b2db      	uxtb	r3, r3
}
 80046ea:	4618      	mov	r0, r3
 80046ec:	3714      	adds	r7, #20
 80046ee:	46bd      	mov	sp, r7
 80046f0:	bc80      	pop	{r7}
 80046f2:	4770      	bx	lr
 80046f4:	38e38e39 	.word	0x38e38e39
 80046f8:	51eb851f 	.word	0x51eb851f
 80046fc:	24924925 	.word	0x24924925

08004700 <HAL_RTCEx_RTCIRQHandler>:
  * @param  hrtc: pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval None
  */
void HAL_RTCEx_RTCIRQHandler(RTC_HandleTypeDef *hrtc)
{
 8004700:	b580      	push	{r7, lr}
 8004702:	b082      	sub	sp, #8
 8004704:	af00      	add	r7, sp, #0
 8004706:	6078      	str	r0, [r7, #4]
  if (__HAL_RTC_SECOND_GET_IT_SOURCE(hrtc, RTC_IT_SEC))
 8004708:	687b      	ldr	r3, [r7, #4]
 800470a:	681b      	ldr	r3, [r3, #0]
 800470c:	681b      	ldr	r3, [r3, #0]
 800470e:	f003 0301 	and.w	r3, r3, #1
 8004712:	2b00      	cmp	r3, #0
 8004714:	d027      	beq.n	8004766 <HAL_RTCEx_RTCIRQHandler+0x66>
  {
    /* Get the status of the Interrupt */
    if (__HAL_RTC_SECOND_GET_FLAG(hrtc, RTC_FLAG_SEC))
 8004716:	687b      	ldr	r3, [r7, #4]
 8004718:	681b      	ldr	r3, [r3, #0]
 800471a:	685b      	ldr	r3, [r3, #4]
 800471c:	f003 0301 	and.w	r3, r3, #1
 8004720:	2b00      	cmp	r3, #0
 8004722:	d020      	beq.n	8004766 <HAL_RTCEx_RTCIRQHandler+0x66>
    {
      /* Check if Overrun occurred */
      if (__HAL_RTC_SECOND_GET_FLAG(hrtc, RTC_FLAG_OW))
 8004724:	687b      	ldr	r3, [r7, #4]
 8004726:	681b      	ldr	r3, [r3, #0]
 8004728:	685b      	ldr	r3, [r3, #4]
 800472a:	f003 0304 	and.w	r3, r3, #4
 800472e:	2b00      	cmp	r3, #0
 8004730:	d00b      	beq.n	800474a <HAL_RTCEx_RTCIRQHandler+0x4a>
      {
        /* Second error callback */
        HAL_RTCEx_RTCEventErrorCallback(hrtc);
 8004732:	6878      	ldr	r0, [r7, #4]
 8004734:	f000 f824 	bl	8004780 <HAL_RTCEx_RTCEventErrorCallback>

        /* Clear flag Second */
        __HAL_RTC_OVERFLOW_CLEAR_FLAG(hrtc, RTC_FLAG_OW);
 8004738:	687b      	ldr	r3, [r7, #4]
 800473a:	681b      	ldr	r3, [r3, #0]
 800473c:	f06f 0204 	mvn.w	r2, #4
 8004740:	605a      	str	r2, [r3, #4]

        /* Change RTC state */
        hrtc->State = HAL_RTC_STATE_ERROR;
 8004742:	687b      	ldr	r3, [r7, #4]
 8004744:	2204      	movs	r2, #4
 8004746:	745a      	strb	r2, [r3, #17]
 8004748:	e005      	b.n	8004756 <HAL_RTCEx_RTCIRQHandler+0x56>
      }
      else
      {
        /* Second callback */
        HAL_RTCEx_RTCEventCallback(hrtc);
 800474a:	6878      	ldr	r0, [r7, #4]
 800474c:	f000 f80f 	bl	800476e <HAL_RTCEx_RTCEventCallback>

        /* Change RTC state */
        hrtc->State = HAL_RTC_STATE_READY;
 8004750:	687b      	ldr	r3, [r7, #4]
 8004752:	2201      	movs	r2, #1
 8004754:	745a      	strb	r2, [r3, #17]
      }

      /* Clear flag Second */
      __HAL_RTC_SECOND_CLEAR_FLAG(hrtc, RTC_FLAG_SEC);
 8004756:	687b      	ldr	r3, [r7, #4]
 8004758:	681b      	ldr	r3, [r3, #0]
 800475a:	685a      	ldr	r2, [r3, #4]
 800475c:	687b      	ldr	r3, [r7, #4]
 800475e:	681b      	ldr	r3, [r3, #0]
 8004760:	f022 0201 	bic.w	r2, r2, #1
 8004764:	605a      	str	r2, [r3, #4]
    }
  }
}
 8004766:	bf00      	nop
 8004768:	3708      	adds	r7, #8
 800476a:	46bd      	mov	sp, r7
 800476c:	bd80      	pop	{r7, pc}

0800476e <HAL_RTCEx_RTCEventCallback>:
  * @param  hrtc: pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval None
  */
__weak void HAL_RTCEx_RTCEventCallback(RTC_HandleTypeDef *hrtc)
{
 800476e:	b480      	push	{r7}
 8004770:	b083      	sub	sp, #12
 8004772:	af00      	add	r7, sp, #0
 8004774:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hrtc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_RTCEx_RTCEventCallback could be implemented in the user file
   */
}
 8004776:	bf00      	nop
 8004778:	370c      	adds	r7, #12
 800477a:	46bd      	mov	sp, r7
 800477c:	bc80      	pop	{r7}
 800477e:	4770      	bx	lr

08004780 <HAL_RTCEx_RTCEventErrorCallback>:
  * @param  hrtc: pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval None
  */
__weak void HAL_RTCEx_RTCEventErrorCallback(RTC_HandleTypeDef *hrtc)
{
 8004780:	b480      	push	{r7}
 8004782:	b083      	sub	sp, #12
 8004784:	af00      	add	r7, sp, #0
 8004786:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hrtc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_RTCEx_RTCEventErrorCallback could be implemented in the user file
   */
}
 8004788:	bf00      	nop
 800478a:	370c      	adds	r7, #12
 800478c:	46bd      	mov	sp, r7
 800478e:	bc80      	pop	{r7}
 8004790:	4770      	bx	lr
	...

08004794 <HAL_RTCEx_BKUPWrite>:
  *                                 specify the register (depending devices).
  * @param  Data: Data to be written in the specified RTC Backup data register.
  * @retval None
  */
void HAL_RTCEx_BKUPWrite(RTC_HandleTypeDef *hrtc, uint32_t BackupRegister, uint32_t Data)
{
 8004794:	b480      	push	{r7}
 8004796:	b087      	sub	sp, #28
 8004798:	af00      	add	r7, sp, #0
 800479a:	60f8      	str	r0, [r7, #12]
 800479c:	60b9      	str	r1, [r7, #8]
 800479e:	607a      	str	r2, [r7, #4]
  uint32_t tmp = 0U;
 80047a0:	2300      	movs	r3, #0
 80047a2:	617b      	str	r3, [r7, #20]
  UNUSED(hrtc);

  /* Check the parameters */
  assert_param(IS_RTC_BKP(BackupRegister));

  tmp = (uint32_t)BKP_BASE;
 80047a4:	4b07      	ldr	r3, [pc, #28]	@ (80047c4 <HAL_RTCEx_BKUPWrite+0x30>)
 80047a6:	617b      	str	r3, [r7, #20]
  tmp += (BackupRegister * 4U);
 80047a8:	68bb      	ldr	r3, [r7, #8]
 80047aa:	009b      	lsls	r3, r3, #2
 80047ac:	697a      	ldr	r2, [r7, #20]
 80047ae:	4413      	add	r3, r2
 80047b0:	617b      	str	r3, [r7, #20]

  *(__IO uint32_t *) tmp = (Data & BKP_DR1_D);
 80047b2:	697b      	ldr	r3, [r7, #20]
 80047b4:	687a      	ldr	r2, [r7, #4]
 80047b6:	b292      	uxth	r2, r2
 80047b8:	601a      	str	r2, [r3, #0]
}
 80047ba:	bf00      	nop
 80047bc:	371c      	adds	r7, #28
 80047be:	46bd      	mov	sp, r7
 80047c0:	bc80      	pop	{r7}
 80047c2:	4770      	bx	lr
 80047c4:	40006c00 	.word	0x40006c00

080047c8 <HAL_RTCEx_BKUPRead>:
  *          This parameter can be: RTC_BKP_DRx where x can be from 1 to 10 (or 42) to
  *                                 specify the register (depending devices).
  * @retval Read value
  */
uint32_t HAL_RTCEx_BKUPRead(RTC_HandleTypeDef *hrtc, uint32_t BackupRegister)
{
 80047c8:	b480      	push	{r7}
 80047ca:	b085      	sub	sp, #20
 80047cc:	af00      	add	r7, sp, #0
 80047ce:	6078      	str	r0, [r7, #4]
 80047d0:	6039      	str	r1, [r7, #0]
  uint32_t backupregister = 0U;
 80047d2:	2300      	movs	r3, #0
 80047d4:	60fb      	str	r3, [r7, #12]
  uint32_t pvalue = 0U;
 80047d6:	2300      	movs	r3, #0
 80047d8:	60bb      	str	r3, [r7, #8]
  UNUSED(hrtc);

  /* Check the parameters */
  assert_param(IS_RTC_BKP(BackupRegister));

  backupregister = (uint32_t)BKP_BASE;
 80047da:	4b08      	ldr	r3, [pc, #32]	@ (80047fc <HAL_RTCEx_BKUPRead+0x34>)
 80047dc:	60fb      	str	r3, [r7, #12]
  backupregister += (BackupRegister * 4U);
 80047de:	683b      	ldr	r3, [r7, #0]
 80047e0:	009b      	lsls	r3, r3, #2
 80047e2:	68fa      	ldr	r2, [r7, #12]
 80047e4:	4413      	add	r3, r2
 80047e6:	60fb      	str	r3, [r7, #12]

  pvalue = (*(__IO uint32_t *)(backupregister)) & BKP_DR1_D;
 80047e8:	68fb      	ldr	r3, [r7, #12]
 80047ea:	681b      	ldr	r3, [r3, #0]
 80047ec:	b29b      	uxth	r3, r3
 80047ee:	60bb      	str	r3, [r7, #8]

  /* Read the specified register */
  return pvalue;
 80047f0:	68bb      	ldr	r3, [r7, #8]
}
 80047f2:	4618      	mov	r0, r3
 80047f4:	3714      	adds	r7, #20
 80047f6:	46bd      	mov	sp, r7
 80047f8:	bc80      	pop	{r7}
 80047fa:	4770      	bx	lr
 80047fc:	40006c00 	.word	0x40006c00

08004800 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8004800:	b580      	push	{r7, lr}
 8004802:	b082      	sub	sp, #8
 8004804:	af00      	add	r7, sp, #0
 8004806:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8004808:	687b      	ldr	r3, [r7, #4]
 800480a:	2b00      	cmp	r3, #0
 800480c:	d101      	bne.n	8004812 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 800480e:	2301      	movs	r3, #1
 8004810:	e076      	b.n	8004900 <HAL_SPI_Init+0x100>
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  /* TI mode is not supported on this device.
     TIMode parameter is mandatory equal to SPI_TIMODE_DISABLE */
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8004812:	687b      	ldr	r3, [r7, #4]
 8004814:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004816:	2b00      	cmp	r3, #0
 8004818:	d108      	bne.n	800482c <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 800481a:	687b      	ldr	r3, [r7, #4]
 800481c:	685b      	ldr	r3, [r3, #4]
 800481e:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8004822:	d009      	beq.n	8004838 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8004824:	687b      	ldr	r3, [r7, #4]
 8004826:	2200      	movs	r2, #0
 8004828:	61da      	str	r2, [r3, #28]
 800482a:	e005      	b.n	8004838 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 800482c:	687b      	ldr	r3, [r7, #4]
 800482e:	2200      	movs	r2, #0
 8004830:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8004832:	687b      	ldr	r3, [r7, #4]
 8004834:	2200      	movs	r2, #0
 8004836:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8004838:	687b      	ldr	r3, [r7, #4]
 800483a:	2200      	movs	r2, #0
 800483c:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 800483e:	687b      	ldr	r3, [r7, #4]
 8004840:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8004844:	b2db      	uxtb	r3, r3
 8004846:	2b00      	cmp	r3, #0
 8004848:	d106      	bne.n	8004858 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 800484a:	687b      	ldr	r3, [r7, #4]
 800484c:	2200      	movs	r2, #0
 800484e:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8004852:	6878      	ldr	r0, [r7, #4]
 8004854:	f7fd f8f2 	bl	8001a3c <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8004858:	687b      	ldr	r3, [r7, #4]
 800485a:	2202      	movs	r2, #2
 800485c:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8004860:	687b      	ldr	r3, [r7, #4]
 8004862:	681b      	ldr	r3, [r3, #0]
 8004864:	681a      	ldr	r2, [r3, #0]
 8004866:	687b      	ldr	r3, [r7, #4]
 8004868:	681b      	ldr	r3, [r3, #0]
 800486a:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800486e:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8004870:	687b      	ldr	r3, [r7, #4]
 8004872:	685b      	ldr	r3, [r3, #4]
 8004874:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 8004878:	687b      	ldr	r3, [r7, #4]
 800487a:	689b      	ldr	r3, [r3, #8]
 800487c:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 8004880:	431a      	orrs	r2, r3
 8004882:	687b      	ldr	r3, [r7, #4]
 8004884:	68db      	ldr	r3, [r3, #12]
 8004886:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800488a:	431a      	orrs	r2, r3
 800488c:	687b      	ldr	r3, [r7, #4]
 800488e:	691b      	ldr	r3, [r3, #16]
 8004890:	f003 0302 	and.w	r3, r3, #2
 8004894:	431a      	orrs	r2, r3
 8004896:	687b      	ldr	r3, [r7, #4]
 8004898:	695b      	ldr	r3, [r3, #20]
 800489a:	f003 0301 	and.w	r3, r3, #1
 800489e:	431a      	orrs	r2, r3
 80048a0:	687b      	ldr	r3, [r7, #4]
 80048a2:	699b      	ldr	r3, [r3, #24]
 80048a4:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80048a8:	431a      	orrs	r2, r3
 80048aa:	687b      	ldr	r3, [r7, #4]
 80048ac:	69db      	ldr	r3, [r3, #28]
 80048ae:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 80048b2:	431a      	orrs	r2, r3
 80048b4:	687b      	ldr	r3, [r7, #4]
 80048b6:	6a1b      	ldr	r3, [r3, #32]
 80048b8:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80048bc:	ea42 0103 	orr.w	r1, r2, r3
 80048c0:	687b      	ldr	r3, [r7, #4]
 80048c2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80048c4:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 80048c8:	687b      	ldr	r3, [r7, #4]
 80048ca:	681b      	ldr	r3, [r3, #0]
 80048cc:	430a      	orrs	r2, r1
 80048ce:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management */
  WRITE_REG(hspi->Instance->CR2, ((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE));
 80048d0:	687b      	ldr	r3, [r7, #4]
 80048d2:	699b      	ldr	r3, [r3, #24]
 80048d4:	0c1a      	lsrs	r2, r3, #16
 80048d6:	687b      	ldr	r3, [r7, #4]
 80048d8:	681b      	ldr	r3, [r3, #0]
 80048da:	f002 0204 	and.w	r2, r2, #4
 80048de:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 80048e0:	687b      	ldr	r3, [r7, #4]
 80048e2:	681b      	ldr	r3, [r3, #0]
 80048e4:	69da      	ldr	r2, [r3, #28]
 80048e6:	687b      	ldr	r3, [r7, #4]
 80048e8:	681b      	ldr	r3, [r3, #0]
 80048ea:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80048ee:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 80048f0:	687b      	ldr	r3, [r7, #4]
 80048f2:	2200      	movs	r2, #0
 80048f4:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 80048f6:	687b      	ldr	r3, [r7, #4]
 80048f8:	2201      	movs	r2, #1
 80048fa:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  return HAL_OK;
 80048fe:	2300      	movs	r3, #0
}
 8004900:	4618      	mov	r0, r3
 8004902:	3708      	adds	r7, #8
 8004904:	46bd      	mov	sp, r7
 8004906:	bd80      	pop	{r7, pc}

08004908 <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004908:	b580      	push	{r7, lr}
 800490a:	b088      	sub	sp, #32
 800490c:	af00      	add	r7, sp, #0
 800490e:	60f8      	str	r0, [r7, #12]
 8004910:	60b9      	str	r1, [r7, #8]
 8004912:	603b      	str	r3, [r7, #0]
 8004914:	4613      	mov	r3, r2
 8004916:	80fb      	strh	r3, [r7, #6]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8004918:	f7fd f9e4 	bl	8001ce4 <HAL_GetTick>
 800491c:	61f8      	str	r0, [r7, #28]
  initial_TxXferCount = Size;
 800491e:	88fb      	ldrh	r3, [r7, #6]
 8004920:	837b      	strh	r3, [r7, #26]

  if (hspi->State != HAL_SPI_STATE_READY)
 8004922:	68fb      	ldr	r3, [r7, #12]
 8004924:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8004928:	b2db      	uxtb	r3, r3
 800492a:	2b01      	cmp	r3, #1
 800492c:	d001      	beq.n	8004932 <HAL_SPI_Transmit+0x2a>
  {
    return HAL_BUSY;
 800492e:	2302      	movs	r3, #2
 8004930:	e12a      	b.n	8004b88 <HAL_SPI_Transmit+0x280>
  }

  if ((pData == NULL) || (Size == 0U))
 8004932:	68bb      	ldr	r3, [r7, #8]
 8004934:	2b00      	cmp	r3, #0
 8004936:	d002      	beq.n	800493e <HAL_SPI_Transmit+0x36>
 8004938:	88fb      	ldrh	r3, [r7, #6]
 800493a:	2b00      	cmp	r3, #0
 800493c:	d101      	bne.n	8004942 <HAL_SPI_Transmit+0x3a>
  {
    return HAL_ERROR;
 800493e:	2301      	movs	r3, #1
 8004940:	e122      	b.n	8004b88 <HAL_SPI_Transmit+0x280>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8004942:	68fb      	ldr	r3, [r7, #12]
 8004944:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8004948:	2b01      	cmp	r3, #1
 800494a:	d101      	bne.n	8004950 <HAL_SPI_Transmit+0x48>
 800494c:	2302      	movs	r3, #2
 800494e:	e11b      	b.n	8004b88 <HAL_SPI_Transmit+0x280>
 8004950:	68fb      	ldr	r3, [r7, #12]
 8004952:	2201      	movs	r2, #1
 8004954:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8004958:	68fb      	ldr	r3, [r7, #12]
 800495a:	2203      	movs	r2, #3
 800495c:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8004960:	68fb      	ldr	r3, [r7, #12]
 8004962:	2200      	movs	r2, #0
 8004964:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 8004966:	68fb      	ldr	r3, [r7, #12]
 8004968:	68ba      	ldr	r2, [r7, #8]
 800496a:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferSize  = Size;
 800496c:	68fb      	ldr	r3, [r7, #12]
 800496e:	88fa      	ldrh	r2, [r7, #6]
 8004970:	869a      	strh	r2, [r3, #52]	@ 0x34
  hspi->TxXferCount = Size;
 8004972:	68fb      	ldr	r3, [r7, #12]
 8004974:	88fa      	ldrh	r2, [r7, #6]
 8004976:	86da      	strh	r2, [r3, #54]	@ 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8004978:	68fb      	ldr	r3, [r7, #12]
 800497a:	2200      	movs	r2, #0
 800497c:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferSize  = 0U;
 800497e:	68fb      	ldr	r3, [r7, #12]
 8004980:	2200      	movs	r2, #0
 8004982:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->RxXferCount = 0U;
 8004984:	68fb      	ldr	r3, [r7, #12]
 8004986:	2200      	movs	r2, #0
 8004988:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxISR       = NULL;
 800498a:	68fb      	ldr	r3, [r7, #12]
 800498c:	2200      	movs	r2, #0
 800498e:	645a      	str	r2, [r3, #68]	@ 0x44
  hspi->RxISR       = NULL;
 8004990:	68fb      	ldr	r3, [r7, #12]
 8004992:	2200      	movs	r2, #0
 8004994:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8004996:	68fb      	ldr	r3, [r7, #12]
 8004998:	689b      	ldr	r3, [r3, #8]
 800499a:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800499e:	d10f      	bne.n	80049c0 <HAL_SPI_Transmit+0xb8>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 80049a0:	68fb      	ldr	r3, [r7, #12]
 80049a2:	681b      	ldr	r3, [r3, #0]
 80049a4:	681a      	ldr	r2, [r3, #0]
 80049a6:	68fb      	ldr	r3, [r7, #12]
 80049a8:	681b      	ldr	r3, [r3, #0]
 80049aa:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80049ae:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 80049b0:	68fb      	ldr	r3, [r7, #12]
 80049b2:	681b      	ldr	r3, [r3, #0]
 80049b4:	681a      	ldr	r2, [r3, #0]
 80049b6:	68fb      	ldr	r3, [r7, #12]
 80049b8:	681b      	ldr	r3, [r3, #0]
 80049ba:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 80049be:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80049c0:	68fb      	ldr	r3, [r7, #12]
 80049c2:	681b      	ldr	r3, [r3, #0]
 80049c4:	681b      	ldr	r3, [r3, #0]
 80049c6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80049ca:	2b40      	cmp	r3, #64	@ 0x40
 80049cc:	d007      	beq.n	80049de <HAL_SPI_Transmit+0xd6>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80049ce:	68fb      	ldr	r3, [r7, #12]
 80049d0:	681b      	ldr	r3, [r3, #0]
 80049d2:	681a      	ldr	r2, [r3, #0]
 80049d4:	68fb      	ldr	r3, [r7, #12]
 80049d6:	681b      	ldr	r3, [r3, #0]
 80049d8:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80049dc:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 80049de:	68fb      	ldr	r3, [r7, #12]
 80049e0:	68db      	ldr	r3, [r3, #12]
 80049e2:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80049e6:	d152      	bne.n	8004a8e <HAL_SPI_Transmit+0x186>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80049e8:	68fb      	ldr	r3, [r7, #12]
 80049ea:	685b      	ldr	r3, [r3, #4]
 80049ec:	2b00      	cmp	r3, #0
 80049ee:	d002      	beq.n	80049f6 <HAL_SPI_Transmit+0xee>
 80049f0:	8b7b      	ldrh	r3, [r7, #26]
 80049f2:	2b01      	cmp	r3, #1
 80049f4:	d145      	bne.n	8004a82 <HAL_SPI_Transmit+0x17a>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 80049f6:	68fb      	ldr	r3, [r7, #12]
 80049f8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80049fa:	881a      	ldrh	r2, [r3, #0]
 80049fc:	68fb      	ldr	r3, [r7, #12]
 80049fe:	681b      	ldr	r3, [r3, #0]
 8004a00:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8004a02:	68fb      	ldr	r3, [r7, #12]
 8004a04:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004a06:	1c9a      	adds	r2, r3, #2
 8004a08:	68fb      	ldr	r3, [r7, #12]
 8004a0a:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8004a0c:	68fb      	ldr	r3, [r7, #12]
 8004a0e:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8004a10:	b29b      	uxth	r3, r3
 8004a12:	3b01      	subs	r3, #1
 8004a14:	b29a      	uxth	r2, r3
 8004a16:	68fb      	ldr	r3, [r7, #12]
 8004a18:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8004a1a:	e032      	b.n	8004a82 <HAL_SPI_Transmit+0x17a>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8004a1c:	68fb      	ldr	r3, [r7, #12]
 8004a1e:	681b      	ldr	r3, [r3, #0]
 8004a20:	689b      	ldr	r3, [r3, #8]
 8004a22:	f003 0302 	and.w	r3, r3, #2
 8004a26:	2b02      	cmp	r3, #2
 8004a28:	d112      	bne.n	8004a50 <HAL_SPI_Transmit+0x148>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8004a2a:	68fb      	ldr	r3, [r7, #12]
 8004a2c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004a2e:	881a      	ldrh	r2, [r3, #0]
 8004a30:	68fb      	ldr	r3, [r7, #12]
 8004a32:	681b      	ldr	r3, [r3, #0]
 8004a34:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8004a36:	68fb      	ldr	r3, [r7, #12]
 8004a38:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004a3a:	1c9a      	adds	r2, r3, #2
 8004a3c:	68fb      	ldr	r3, [r7, #12]
 8004a3e:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8004a40:	68fb      	ldr	r3, [r7, #12]
 8004a42:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8004a44:	b29b      	uxth	r3, r3
 8004a46:	3b01      	subs	r3, #1
 8004a48:	b29a      	uxth	r2, r3
 8004a4a:	68fb      	ldr	r3, [r7, #12]
 8004a4c:	86da      	strh	r2, [r3, #54]	@ 0x36
 8004a4e:	e018      	b.n	8004a82 <HAL_SPI_Transmit+0x17a>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8004a50:	f7fd f948 	bl	8001ce4 <HAL_GetTick>
 8004a54:	4602      	mov	r2, r0
 8004a56:	69fb      	ldr	r3, [r7, #28]
 8004a58:	1ad3      	subs	r3, r2, r3
 8004a5a:	683a      	ldr	r2, [r7, #0]
 8004a5c:	429a      	cmp	r2, r3
 8004a5e:	d803      	bhi.n	8004a68 <HAL_SPI_Transmit+0x160>
 8004a60:	683b      	ldr	r3, [r7, #0]
 8004a62:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8004a66:	d102      	bne.n	8004a6e <HAL_SPI_Transmit+0x166>
 8004a68:	683b      	ldr	r3, [r7, #0]
 8004a6a:	2b00      	cmp	r3, #0
 8004a6c:	d109      	bne.n	8004a82 <HAL_SPI_Transmit+0x17a>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8004a6e:	68fb      	ldr	r3, [r7, #12]
 8004a70:	2201      	movs	r2, #1
 8004a72:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 8004a76:	68fb      	ldr	r3, [r7, #12]
 8004a78:	2200      	movs	r2, #0
 8004a7a:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 8004a7e:	2303      	movs	r3, #3
 8004a80:	e082      	b.n	8004b88 <HAL_SPI_Transmit+0x280>
    while (hspi->TxXferCount > 0U)
 8004a82:	68fb      	ldr	r3, [r7, #12]
 8004a84:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8004a86:	b29b      	uxth	r3, r3
 8004a88:	2b00      	cmp	r3, #0
 8004a8a:	d1c7      	bne.n	8004a1c <HAL_SPI_Transmit+0x114>
 8004a8c:	e053      	b.n	8004b36 <HAL_SPI_Transmit+0x22e>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8004a8e:	68fb      	ldr	r3, [r7, #12]
 8004a90:	685b      	ldr	r3, [r3, #4]
 8004a92:	2b00      	cmp	r3, #0
 8004a94:	d002      	beq.n	8004a9c <HAL_SPI_Transmit+0x194>
 8004a96:	8b7b      	ldrh	r3, [r7, #26]
 8004a98:	2b01      	cmp	r3, #1
 8004a9a:	d147      	bne.n	8004b2c <HAL_SPI_Transmit+0x224>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8004a9c:	68fb      	ldr	r3, [r7, #12]
 8004a9e:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8004aa0:	68fb      	ldr	r3, [r7, #12]
 8004aa2:	681b      	ldr	r3, [r3, #0]
 8004aa4:	330c      	adds	r3, #12
 8004aa6:	7812      	ldrb	r2, [r2, #0]
 8004aa8:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8004aaa:	68fb      	ldr	r3, [r7, #12]
 8004aac:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004aae:	1c5a      	adds	r2, r3, #1
 8004ab0:	68fb      	ldr	r3, [r7, #12]
 8004ab2:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8004ab4:	68fb      	ldr	r3, [r7, #12]
 8004ab6:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8004ab8:	b29b      	uxth	r3, r3
 8004aba:	3b01      	subs	r3, #1
 8004abc:	b29a      	uxth	r2, r3
 8004abe:	68fb      	ldr	r3, [r7, #12]
 8004ac0:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    while (hspi->TxXferCount > 0U)
 8004ac2:	e033      	b.n	8004b2c <HAL_SPI_Transmit+0x224>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8004ac4:	68fb      	ldr	r3, [r7, #12]
 8004ac6:	681b      	ldr	r3, [r3, #0]
 8004ac8:	689b      	ldr	r3, [r3, #8]
 8004aca:	f003 0302 	and.w	r3, r3, #2
 8004ace:	2b02      	cmp	r3, #2
 8004ad0:	d113      	bne.n	8004afa <HAL_SPI_Transmit+0x1f2>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8004ad2:	68fb      	ldr	r3, [r7, #12]
 8004ad4:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8004ad6:	68fb      	ldr	r3, [r7, #12]
 8004ad8:	681b      	ldr	r3, [r3, #0]
 8004ada:	330c      	adds	r3, #12
 8004adc:	7812      	ldrb	r2, [r2, #0]
 8004ade:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 8004ae0:	68fb      	ldr	r3, [r7, #12]
 8004ae2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004ae4:	1c5a      	adds	r2, r3, #1
 8004ae6:	68fb      	ldr	r3, [r7, #12]
 8004ae8:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8004aea:	68fb      	ldr	r3, [r7, #12]
 8004aec:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8004aee:	b29b      	uxth	r3, r3
 8004af0:	3b01      	subs	r3, #1
 8004af2:	b29a      	uxth	r2, r3
 8004af4:	68fb      	ldr	r3, [r7, #12]
 8004af6:	86da      	strh	r2, [r3, #54]	@ 0x36
 8004af8:	e018      	b.n	8004b2c <HAL_SPI_Transmit+0x224>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8004afa:	f7fd f8f3 	bl	8001ce4 <HAL_GetTick>
 8004afe:	4602      	mov	r2, r0
 8004b00:	69fb      	ldr	r3, [r7, #28]
 8004b02:	1ad3      	subs	r3, r2, r3
 8004b04:	683a      	ldr	r2, [r7, #0]
 8004b06:	429a      	cmp	r2, r3
 8004b08:	d803      	bhi.n	8004b12 <HAL_SPI_Transmit+0x20a>
 8004b0a:	683b      	ldr	r3, [r7, #0]
 8004b0c:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8004b10:	d102      	bne.n	8004b18 <HAL_SPI_Transmit+0x210>
 8004b12:	683b      	ldr	r3, [r7, #0]
 8004b14:	2b00      	cmp	r3, #0
 8004b16:	d109      	bne.n	8004b2c <HAL_SPI_Transmit+0x224>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8004b18:	68fb      	ldr	r3, [r7, #12]
 8004b1a:	2201      	movs	r2, #1
 8004b1c:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 8004b20:	68fb      	ldr	r3, [r7, #12]
 8004b22:	2200      	movs	r2, #0
 8004b24:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 8004b28:	2303      	movs	r3, #3
 8004b2a:	e02d      	b.n	8004b88 <HAL_SPI_Transmit+0x280>
    while (hspi->TxXferCount > 0U)
 8004b2c:	68fb      	ldr	r3, [r7, #12]
 8004b2e:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8004b30:	b29b      	uxth	r3, r3
 8004b32:	2b00      	cmp	r3, #0
 8004b34:	d1c6      	bne.n	8004ac4 <HAL_SPI_Transmit+0x1bc>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8004b36:	69fa      	ldr	r2, [r7, #28]
 8004b38:	6839      	ldr	r1, [r7, #0]
 8004b3a:	68f8      	ldr	r0, [r7, #12]
 8004b3c:	f000 f8b0 	bl	8004ca0 <SPI_EndRxTxTransaction>
 8004b40:	4603      	mov	r3, r0
 8004b42:	2b00      	cmp	r3, #0
 8004b44:	d002      	beq.n	8004b4c <HAL_SPI_Transmit+0x244>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8004b46:	68fb      	ldr	r3, [r7, #12]
 8004b48:	2220      	movs	r2, #32
 8004b4a:	655a      	str	r2, [r3, #84]	@ 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8004b4c:	68fb      	ldr	r3, [r7, #12]
 8004b4e:	689b      	ldr	r3, [r3, #8]
 8004b50:	2b00      	cmp	r3, #0
 8004b52:	d10a      	bne.n	8004b6a <HAL_SPI_Transmit+0x262>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8004b54:	2300      	movs	r3, #0
 8004b56:	617b      	str	r3, [r7, #20]
 8004b58:	68fb      	ldr	r3, [r7, #12]
 8004b5a:	681b      	ldr	r3, [r3, #0]
 8004b5c:	68db      	ldr	r3, [r3, #12]
 8004b5e:	617b      	str	r3, [r7, #20]
 8004b60:	68fb      	ldr	r3, [r7, #12]
 8004b62:	681b      	ldr	r3, [r3, #0]
 8004b64:	689b      	ldr	r3, [r3, #8]
 8004b66:	617b      	str	r3, [r7, #20]
 8004b68:	697b      	ldr	r3, [r7, #20]
  }

  hspi->State = HAL_SPI_STATE_READY;
 8004b6a:	68fb      	ldr	r3, [r7, #12]
 8004b6c:	2201      	movs	r2, #1
 8004b6e:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8004b72:	68fb      	ldr	r3, [r7, #12]
 8004b74:	2200      	movs	r2, #0
 8004b76:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8004b7a:	68fb      	ldr	r3, [r7, #12]
 8004b7c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004b7e:	2b00      	cmp	r3, #0
 8004b80:	d001      	beq.n	8004b86 <HAL_SPI_Transmit+0x27e>
  {
    return HAL_ERROR;
 8004b82:	2301      	movs	r3, #1
 8004b84:	e000      	b.n	8004b88 <HAL_SPI_Transmit+0x280>
  }
  else
  {
    return HAL_OK;
 8004b86:	2300      	movs	r3, #0
  }
}
 8004b88:	4618      	mov	r0, r3
 8004b8a:	3720      	adds	r7, #32
 8004b8c:	46bd      	mov	sp, r7
 8004b8e:	bd80      	pop	{r7, pc}

08004b90 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8004b90:	b580      	push	{r7, lr}
 8004b92:	b088      	sub	sp, #32
 8004b94:	af00      	add	r7, sp, #0
 8004b96:	60f8      	str	r0, [r7, #12]
 8004b98:	60b9      	str	r1, [r7, #8]
 8004b9a:	603b      	str	r3, [r7, #0]
 8004b9c:	4613      	mov	r3, r2
 8004b9e:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8004ba0:	f7fd f8a0 	bl	8001ce4 <HAL_GetTick>
 8004ba4:	4602      	mov	r2, r0
 8004ba6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004ba8:	1a9b      	subs	r3, r3, r2
 8004baa:	683a      	ldr	r2, [r7, #0]
 8004bac:	4413      	add	r3, r2
 8004bae:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8004bb0:	f7fd f898 	bl	8001ce4 <HAL_GetTick>
 8004bb4:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8004bb6:	4b39      	ldr	r3, [pc, #228]	@ (8004c9c <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8004bb8:	681b      	ldr	r3, [r3, #0]
 8004bba:	015b      	lsls	r3, r3, #5
 8004bbc:	0d1b      	lsrs	r3, r3, #20
 8004bbe:	69fa      	ldr	r2, [r7, #28]
 8004bc0:	fb02 f303 	mul.w	r3, r2, r3
 8004bc4:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8004bc6:	e054      	b.n	8004c72 <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8004bc8:	683b      	ldr	r3, [r7, #0]
 8004bca:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8004bce:	d050      	beq.n	8004c72 <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8004bd0:	f7fd f888 	bl	8001ce4 <HAL_GetTick>
 8004bd4:	4602      	mov	r2, r0
 8004bd6:	69bb      	ldr	r3, [r7, #24]
 8004bd8:	1ad3      	subs	r3, r2, r3
 8004bda:	69fa      	ldr	r2, [r7, #28]
 8004bdc:	429a      	cmp	r2, r3
 8004bde:	d902      	bls.n	8004be6 <SPI_WaitFlagStateUntilTimeout+0x56>
 8004be0:	69fb      	ldr	r3, [r7, #28]
 8004be2:	2b00      	cmp	r3, #0
 8004be4:	d13d      	bne.n	8004c62 <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8004be6:	68fb      	ldr	r3, [r7, #12]
 8004be8:	681b      	ldr	r3, [r3, #0]
 8004bea:	685a      	ldr	r2, [r3, #4]
 8004bec:	68fb      	ldr	r3, [r7, #12]
 8004bee:	681b      	ldr	r3, [r3, #0]
 8004bf0:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8004bf4:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8004bf6:	68fb      	ldr	r3, [r7, #12]
 8004bf8:	685b      	ldr	r3, [r3, #4]
 8004bfa:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8004bfe:	d111      	bne.n	8004c24 <SPI_WaitFlagStateUntilTimeout+0x94>
 8004c00:	68fb      	ldr	r3, [r7, #12]
 8004c02:	689b      	ldr	r3, [r3, #8]
 8004c04:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8004c08:	d004      	beq.n	8004c14 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8004c0a:	68fb      	ldr	r3, [r7, #12]
 8004c0c:	689b      	ldr	r3, [r3, #8]
 8004c0e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004c12:	d107      	bne.n	8004c24 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8004c14:	68fb      	ldr	r3, [r7, #12]
 8004c16:	681b      	ldr	r3, [r3, #0]
 8004c18:	681a      	ldr	r2, [r3, #0]
 8004c1a:	68fb      	ldr	r3, [r7, #12]
 8004c1c:	681b      	ldr	r3, [r3, #0]
 8004c1e:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8004c22:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8004c24:	68fb      	ldr	r3, [r7, #12]
 8004c26:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004c28:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004c2c:	d10f      	bne.n	8004c4e <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 8004c2e:	68fb      	ldr	r3, [r7, #12]
 8004c30:	681b      	ldr	r3, [r3, #0]
 8004c32:	681a      	ldr	r2, [r3, #0]
 8004c34:	68fb      	ldr	r3, [r7, #12]
 8004c36:	681b      	ldr	r3, [r3, #0]
 8004c38:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8004c3c:	601a      	str	r2, [r3, #0]
 8004c3e:	68fb      	ldr	r3, [r7, #12]
 8004c40:	681b      	ldr	r3, [r3, #0]
 8004c42:	681a      	ldr	r2, [r3, #0]
 8004c44:	68fb      	ldr	r3, [r7, #12]
 8004c46:	681b      	ldr	r3, [r3, #0]
 8004c48:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8004c4c:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8004c4e:	68fb      	ldr	r3, [r7, #12]
 8004c50:	2201      	movs	r2, #1
 8004c52:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8004c56:	68fb      	ldr	r3, [r7, #12]
 8004c58:	2200      	movs	r2, #0
 8004c5a:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

        return HAL_TIMEOUT;
 8004c5e:	2303      	movs	r3, #3
 8004c60:	e017      	b.n	8004c92 <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8004c62:	697b      	ldr	r3, [r7, #20]
 8004c64:	2b00      	cmp	r3, #0
 8004c66:	d101      	bne.n	8004c6c <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 8004c68:	2300      	movs	r3, #0
 8004c6a:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8004c6c:	697b      	ldr	r3, [r7, #20]
 8004c6e:	3b01      	subs	r3, #1
 8004c70:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8004c72:	68fb      	ldr	r3, [r7, #12]
 8004c74:	681b      	ldr	r3, [r3, #0]
 8004c76:	689a      	ldr	r2, [r3, #8]
 8004c78:	68bb      	ldr	r3, [r7, #8]
 8004c7a:	4013      	ands	r3, r2
 8004c7c:	68ba      	ldr	r2, [r7, #8]
 8004c7e:	429a      	cmp	r2, r3
 8004c80:	bf0c      	ite	eq
 8004c82:	2301      	moveq	r3, #1
 8004c84:	2300      	movne	r3, #0
 8004c86:	b2db      	uxtb	r3, r3
 8004c88:	461a      	mov	r2, r3
 8004c8a:	79fb      	ldrb	r3, [r7, #7]
 8004c8c:	429a      	cmp	r2, r3
 8004c8e:	d19b      	bne.n	8004bc8 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8004c90:	2300      	movs	r3, #0
}
 8004c92:	4618      	mov	r0, r3
 8004c94:	3720      	adds	r7, #32
 8004c96:	46bd      	mov	sp, r7
 8004c98:	bd80      	pop	{r7, pc}
 8004c9a:	bf00      	nop
 8004c9c:	2000041c 	.word	0x2000041c

08004ca0 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8004ca0:	b580      	push	{r7, lr}
 8004ca2:	b086      	sub	sp, #24
 8004ca4:	af02      	add	r7, sp, #8
 8004ca6:	60f8      	str	r0, [r7, #12]
 8004ca8:	60b9      	str	r1, [r7, #8]
 8004caa:	607a      	str	r2, [r7, #4]
  /* Wait until TXE flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_TXE, SET, Timeout, Tickstart) != HAL_OK)
 8004cac:	687b      	ldr	r3, [r7, #4]
 8004cae:	9300      	str	r3, [sp, #0]
 8004cb0:	68bb      	ldr	r3, [r7, #8]
 8004cb2:	2201      	movs	r2, #1
 8004cb4:	2102      	movs	r1, #2
 8004cb6:	68f8      	ldr	r0, [r7, #12]
 8004cb8:	f7ff ff6a 	bl	8004b90 <SPI_WaitFlagStateUntilTimeout>
 8004cbc:	4603      	mov	r3, r0
 8004cbe:	2b00      	cmp	r3, #0
 8004cc0:	d007      	beq.n	8004cd2 <SPI_EndRxTxTransaction+0x32>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8004cc2:	68fb      	ldr	r3, [r7, #12]
 8004cc4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004cc6:	f043 0220 	orr.w	r2, r3, #32
 8004cca:	68fb      	ldr	r3, [r7, #12]
 8004ccc:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_TIMEOUT;
 8004cce:	2303      	movs	r3, #3
 8004cd0:	e013      	b.n	8004cfa <SPI_EndRxTxTransaction+0x5a>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8004cd2:	687b      	ldr	r3, [r7, #4]
 8004cd4:	9300      	str	r3, [sp, #0]
 8004cd6:	68bb      	ldr	r3, [r7, #8]
 8004cd8:	2200      	movs	r2, #0
 8004cda:	2180      	movs	r1, #128	@ 0x80
 8004cdc:	68f8      	ldr	r0, [r7, #12]
 8004cde:	f7ff ff57 	bl	8004b90 <SPI_WaitFlagStateUntilTimeout>
 8004ce2:	4603      	mov	r3, r0
 8004ce4:	2b00      	cmp	r3, #0
 8004ce6:	d007      	beq.n	8004cf8 <SPI_EndRxTxTransaction+0x58>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8004ce8:	68fb      	ldr	r3, [r7, #12]
 8004cea:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004cec:	f043 0220 	orr.w	r2, r3, #32
 8004cf0:	68fb      	ldr	r3, [r7, #12]
 8004cf2:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_TIMEOUT;
 8004cf4:	2303      	movs	r3, #3
 8004cf6:	e000      	b.n	8004cfa <SPI_EndRxTxTransaction+0x5a>
  }
  return HAL_OK;
 8004cf8:	2300      	movs	r3, #0
}
 8004cfa:	4618      	mov	r0, r3
 8004cfc:	3710      	adds	r7, #16
 8004cfe:	46bd      	mov	sp, r7
 8004d00:	bd80      	pop	{r7, pc}

08004d02 <memset>:
 8004d02:	4603      	mov	r3, r0
 8004d04:	4402      	add	r2, r0
 8004d06:	4293      	cmp	r3, r2
 8004d08:	d100      	bne.n	8004d0c <memset+0xa>
 8004d0a:	4770      	bx	lr
 8004d0c:	f803 1b01 	strb.w	r1, [r3], #1
 8004d10:	e7f9      	b.n	8004d06 <memset+0x4>
	...

08004d14 <__errno>:
 8004d14:	4b01      	ldr	r3, [pc, #4]	@ (8004d1c <__errno+0x8>)
 8004d16:	6818      	ldr	r0, [r3, #0]
 8004d18:	4770      	bx	lr
 8004d1a:	bf00      	nop
 8004d1c:	20000428 	.word	0x20000428

08004d20 <__libc_init_array>:
 8004d20:	b570      	push	{r4, r5, r6, lr}
 8004d22:	2600      	movs	r6, #0
 8004d24:	4d0c      	ldr	r5, [pc, #48]	@ (8004d58 <__libc_init_array+0x38>)
 8004d26:	4c0d      	ldr	r4, [pc, #52]	@ (8004d5c <__libc_init_array+0x3c>)
 8004d28:	1b64      	subs	r4, r4, r5
 8004d2a:	10a4      	asrs	r4, r4, #2
 8004d2c:	42a6      	cmp	r6, r4
 8004d2e:	d109      	bne.n	8004d44 <__libc_init_array+0x24>
 8004d30:	f000 f974 	bl	800501c <_init>
 8004d34:	2600      	movs	r6, #0
 8004d36:	4d0a      	ldr	r5, [pc, #40]	@ (8004d60 <__libc_init_array+0x40>)
 8004d38:	4c0a      	ldr	r4, [pc, #40]	@ (8004d64 <__libc_init_array+0x44>)
 8004d3a:	1b64      	subs	r4, r4, r5
 8004d3c:	10a4      	asrs	r4, r4, #2
 8004d3e:	42a6      	cmp	r6, r4
 8004d40:	d105      	bne.n	8004d4e <__libc_init_array+0x2e>
 8004d42:	bd70      	pop	{r4, r5, r6, pc}
 8004d44:	f855 3b04 	ldr.w	r3, [r5], #4
 8004d48:	4798      	blx	r3
 8004d4a:	3601      	adds	r6, #1
 8004d4c:	e7ee      	b.n	8004d2c <__libc_init_array+0xc>
 8004d4e:	f855 3b04 	ldr.w	r3, [r5], #4
 8004d52:	4798      	blx	r3
 8004d54:	3601      	adds	r6, #1
 8004d56:	e7f2      	b.n	8004d3e <__libc_init_array+0x1e>
 8004d58:	08005094 	.word	0x08005094
 8004d5c:	08005094 	.word	0x08005094
 8004d60:	08005094 	.word	0x08005094
 8004d64:	08005098 	.word	0x08005098

08004d68 <logf>:
 8004d68:	b538      	push	{r3, r4, r5, lr}
 8004d6a:	4604      	mov	r4, r0
 8004d6c:	f000 f828 	bl	8004dc0 <__ieee754_logf>
 8004d70:	4621      	mov	r1, r4
 8004d72:	4605      	mov	r5, r0
 8004d74:	4620      	mov	r0, r4
 8004d76:	f7fb fcbd 	bl	80006f4 <__aeabi_fcmpun>
 8004d7a:	b970      	cbnz	r0, 8004d9a <logf+0x32>
 8004d7c:	2100      	movs	r1, #0
 8004d7e:	4620      	mov	r0, r4
 8004d80:	f7fb fcae 	bl	80006e0 <__aeabi_fcmpgt>
 8004d84:	b948      	cbnz	r0, 8004d9a <logf+0x32>
 8004d86:	2100      	movs	r1, #0
 8004d88:	4620      	mov	r0, r4
 8004d8a:	f7fb fc81 	bl	8000690 <__aeabi_fcmpeq>
 8004d8e:	b130      	cbz	r0, 8004d9e <logf+0x36>
 8004d90:	f7ff ffc0 	bl	8004d14 <__errno>
 8004d94:	2322      	movs	r3, #34	@ 0x22
 8004d96:	4d06      	ldr	r5, [pc, #24]	@ (8004db0 <logf+0x48>)
 8004d98:	6003      	str	r3, [r0, #0]
 8004d9a:	4628      	mov	r0, r5
 8004d9c:	bd38      	pop	{r3, r4, r5, pc}
 8004d9e:	f7ff ffb9 	bl	8004d14 <__errno>
 8004da2:	2321      	movs	r3, #33	@ 0x21
 8004da4:	6003      	str	r3, [r0, #0]
 8004da6:	4803      	ldr	r0, [pc, #12]	@ (8004db4 <logf+0x4c>)
 8004da8:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8004dac:	f000 b804 	b.w	8004db8 <nanf>
 8004db0:	ff800000 	.word	0xff800000
 8004db4:	08005092 	.word	0x08005092

08004db8 <nanf>:
 8004db8:	4800      	ldr	r0, [pc, #0]	@ (8004dbc <nanf+0x4>)
 8004dba:	4770      	bx	lr
 8004dbc:	7fc00000 	.word	0x7fc00000

08004dc0 <__ieee754_logf>:
 8004dc0:	f030 4200 	bics.w	r2, r0, #2147483648	@ 0x80000000
 8004dc4:	4601      	mov	r1, r0
 8004dc6:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004dca:	d106      	bne.n	8004dda <__ieee754_logf+0x1a>
 8004dcc:	2100      	movs	r1, #0
 8004dce:	f04f 404c 	mov.w	r0, #3422552064	@ 0xcc000000
 8004dd2:	f7fb fb7d 	bl	80004d0 <__aeabi_fdiv>
 8004dd6:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004dda:	2800      	cmp	r0, #0
 8004ddc:	4604      	mov	r4, r0
 8004dde:	da03      	bge.n	8004de8 <__ieee754_logf+0x28>
 8004de0:	f7fb f9b8 	bl	8000154 <__aeabi_fsub>
 8004de4:	2100      	movs	r1, #0
 8004de6:	e7f4      	b.n	8004dd2 <__ieee754_logf+0x12>
 8004de8:	f1b0 4fff 	cmp.w	r0, #2139095040	@ 0x7f800000
 8004dec:	db02      	blt.n	8004df4 <__ieee754_logf+0x34>
 8004dee:	f7fb f9b3 	bl	8000158 <__addsf3>
 8004df2:	e7f0      	b.n	8004dd6 <__ieee754_logf+0x16>
 8004df4:	f5b0 0f00 	cmp.w	r0, #8388608	@ 0x800000
 8004df8:	da35      	bge.n	8004e66 <__ieee754_logf+0xa6>
 8004dfa:	f04f 4198 	mov.w	r1, #1275068416	@ 0x4c000000
 8004dfe:	f7fb fab3 	bl	8000368 <__aeabi_fmul>
 8004e02:	f06f 0318 	mvn.w	r3, #24
 8004e06:	4604      	mov	r4, r0
 8004e08:	15e7      	asrs	r7, r4, #23
 8004e0a:	3f7f      	subs	r7, #127	@ 0x7f
 8004e0c:	441f      	add	r7, r3
 8004e0e:	4b76      	ldr	r3, [pc, #472]	@ (8004fe8 <__ieee754_logf+0x228>)
 8004e10:	f3c4 0416 	ubfx	r4, r4, #0, #23
 8004e14:	4423      	add	r3, r4
 8004e16:	f403 0000 	and.w	r0, r3, #8388608	@ 0x800000
 8004e1a:	f080 507e 	eor.w	r0, r0, #1065353216	@ 0x3f800000
 8004e1e:	f04f 517e 	mov.w	r1, #1065353216	@ 0x3f800000
 8004e22:	4320      	orrs	r0, r4
 8004e24:	eb07 57d3 	add.w	r7, r7, r3, lsr #23
 8004e28:	f7fb f994 	bl	8000154 <__aeabi_fsub>
 8004e2c:	4b6f      	ldr	r3, [pc, #444]	@ (8004fec <__ieee754_logf+0x22c>)
 8004e2e:	f104 020f 	add.w	r2, r4, #15
 8004e32:	4013      	ands	r3, r2
 8004e34:	4606      	mov	r6, r0
 8004e36:	2b00      	cmp	r3, #0
 8004e38:	d143      	bne.n	8004ec2 <__ieee754_logf+0x102>
 8004e3a:	2100      	movs	r1, #0
 8004e3c:	f7fb fc28 	bl	8000690 <__aeabi_fcmpeq>
 8004e40:	b198      	cbz	r0, 8004e6a <__ieee754_logf+0xaa>
 8004e42:	2f00      	cmp	r7, #0
 8004e44:	f000 80cd 	beq.w	8004fe2 <__ieee754_logf+0x222>
 8004e48:	4638      	mov	r0, r7
 8004e4a:	f7fb fa39 	bl	80002c0 <__aeabi_i2f>
 8004e4e:	4968      	ldr	r1, [pc, #416]	@ (8004ff0 <__ieee754_logf+0x230>)
 8004e50:	4605      	mov	r5, r0
 8004e52:	f7fb fa89 	bl	8000368 <__aeabi_fmul>
 8004e56:	4967      	ldr	r1, [pc, #412]	@ (8004ff4 <__ieee754_logf+0x234>)
 8004e58:	4604      	mov	r4, r0
 8004e5a:	4628      	mov	r0, r5
 8004e5c:	f7fb fa84 	bl	8000368 <__aeabi_fmul>
 8004e60:	4601      	mov	r1, r0
 8004e62:	4620      	mov	r0, r4
 8004e64:	e7c3      	b.n	8004dee <__ieee754_logf+0x2e>
 8004e66:	2300      	movs	r3, #0
 8004e68:	e7ce      	b.n	8004e08 <__ieee754_logf+0x48>
 8004e6a:	4963      	ldr	r1, [pc, #396]	@ (8004ff8 <__ieee754_logf+0x238>)
 8004e6c:	4630      	mov	r0, r6
 8004e6e:	f7fb fa7b 	bl	8000368 <__aeabi_fmul>
 8004e72:	4601      	mov	r1, r0
 8004e74:	f04f 507c 	mov.w	r0, #1056964608	@ 0x3f000000
 8004e78:	f7fb f96c 	bl	8000154 <__aeabi_fsub>
 8004e7c:	4631      	mov	r1, r6
 8004e7e:	4604      	mov	r4, r0
 8004e80:	4630      	mov	r0, r6
 8004e82:	f7fb fa71 	bl	8000368 <__aeabi_fmul>
 8004e86:	4601      	mov	r1, r0
 8004e88:	4620      	mov	r0, r4
 8004e8a:	f7fb fa6d 	bl	8000368 <__aeabi_fmul>
 8004e8e:	4604      	mov	r4, r0
 8004e90:	b90f      	cbnz	r7, 8004e96 <__ieee754_logf+0xd6>
 8004e92:	4621      	mov	r1, r4
 8004e94:	e078      	b.n	8004f88 <__ieee754_logf+0x1c8>
 8004e96:	4638      	mov	r0, r7
 8004e98:	f7fb fa12 	bl	80002c0 <__aeabi_i2f>
 8004e9c:	4954      	ldr	r1, [pc, #336]	@ (8004ff0 <__ieee754_logf+0x230>)
 8004e9e:	4607      	mov	r7, r0
 8004ea0:	f7fb fa62 	bl	8000368 <__aeabi_fmul>
 8004ea4:	4605      	mov	r5, r0
 8004ea6:	4638      	mov	r0, r7
 8004ea8:	4952      	ldr	r1, [pc, #328]	@ (8004ff4 <__ieee754_logf+0x234>)
 8004eaa:	f7fb fa5d 	bl	8000368 <__aeabi_fmul>
 8004eae:	4601      	mov	r1, r0
 8004eb0:	4620      	mov	r0, r4
 8004eb2:	f7fb f94f 	bl	8000154 <__aeabi_fsub>
 8004eb6:	4631      	mov	r1, r6
 8004eb8:	f7fb f94c 	bl	8000154 <__aeabi_fsub>
 8004ebc:	4601      	mov	r1, r0
 8004ebe:	4628      	mov	r0, r5
 8004ec0:	e079      	b.n	8004fb6 <__ieee754_logf+0x1f6>
 8004ec2:	f04f 4180 	mov.w	r1, #1073741824	@ 0x40000000
 8004ec6:	f7fb f947 	bl	8000158 <__addsf3>
 8004eca:	4601      	mov	r1, r0
 8004ecc:	4630      	mov	r0, r6
 8004ece:	f7fb faff 	bl	80004d0 <__aeabi_fdiv>
 8004ed2:	4681      	mov	r9, r0
 8004ed4:	4638      	mov	r0, r7
 8004ed6:	f7fb f9f3 	bl	80002c0 <__aeabi_i2f>
 8004eda:	4649      	mov	r1, r9
 8004edc:	4680      	mov	r8, r0
 8004ede:	4648      	mov	r0, r9
 8004ee0:	f7fb fa42 	bl	8000368 <__aeabi_fmul>
 8004ee4:	4601      	mov	r1, r0
 8004ee6:	4682      	mov	sl, r0
 8004ee8:	f7fb fa3e 	bl	8000368 <__aeabi_fmul>
 8004eec:	4605      	mov	r5, r0
 8004eee:	4943      	ldr	r1, [pc, #268]	@ (8004ffc <__ieee754_logf+0x23c>)
 8004ef0:	f7fb fa3a 	bl	8000368 <__aeabi_fmul>
 8004ef4:	4942      	ldr	r1, [pc, #264]	@ (8005000 <__ieee754_logf+0x240>)
 8004ef6:	f7fb f92f 	bl	8000158 <__addsf3>
 8004efa:	4629      	mov	r1, r5
 8004efc:	f7fb fa34 	bl	8000368 <__aeabi_fmul>
 8004f00:	4940      	ldr	r1, [pc, #256]	@ (8005004 <__ieee754_logf+0x244>)
 8004f02:	f7fb f929 	bl	8000158 <__addsf3>
 8004f06:	4629      	mov	r1, r5
 8004f08:	f7fb fa2e 	bl	8000368 <__aeabi_fmul>
 8004f0c:	493e      	ldr	r1, [pc, #248]	@ (8005008 <__ieee754_logf+0x248>)
 8004f0e:	f7fb f923 	bl	8000158 <__addsf3>
 8004f12:	4651      	mov	r1, sl
 8004f14:	f7fb fa28 	bl	8000368 <__aeabi_fmul>
 8004f18:	493c      	ldr	r1, [pc, #240]	@ (800500c <__ieee754_logf+0x24c>)
 8004f1a:	4682      	mov	sl, r0
 8004f1c:	4628      	mov	r0, r5
 8004f1e:	f7fb fa23 	bl	8000368 <__aeabi_fmul>
 8004f22:	493b      	ldr	r1, [pc, #236]	@ (8005010 <__ieee754_logf+0x250>)
 8004f24:	f7fb f918 	bl	8000158 <__addsf3>
 8004f28:	4629      	mov	r1, r5
 8004f2a:	f7fb fa1d 	bl	8000368 <__aeabi_fmul>
 8004f2e:	4939      	ldr	r1, [pc, #228]	@ (8005014 <__ieee754_logf+0x254>)
 8004f30:	f7fb f912 	bl	8000158 <__addsf3>
 8004f34:	4629      	mov	r1, r5
 8004f36:	f7fb fa17 	bl	8000368 <__aeabi_fmul>
 8004f3a:	4601      	mov	r1, r0
 8004f3c:	4650      	mov	r0, sl
 8004f3e:	f7fb f90b 	bl	8000158 <__addsf3>
 8004f42:	f8df b0d4 	ldr.w	fp, [pc, #212]	@ 8005018 <__ieee754_logf+0x258>
 8004f46:	4605      	mov	r5, r0
 8004f48:	44a3      	add	fp, r4
 8004f4a:	f5c4 1457 	rsb	r4, r4, #3522560	@ 0x35c000
 8004f4e:	f504 7422 	add.w	r4, r4, #648	@ 0x288
 8004f52:	ea44 040b 	orr.w	r4, r4, fp
 8004f56:	2c00      	cmp	r4, #0
 8004f58:	dd30      	ble.n	8004fbc <__ieee754_logf+0x1fc>
 8004f5a:	f04f 517c 	mov.w	r1, #1056964608	@ 0x3f000000
 8004f5e:	4630      	mov	r0, r6
 8004f60:	f7fb fa02 	bl	8000368 <__aeabi_fmul>
 8004f64:	4631      	mov	r1, r6
 8004f66:	f7fb f9ff 	bl	8000368 <__aeabi_fmul>
 8004f6a:	4601      	mov	r1, r0
 8004f6c:	4604      	mov	r4, r0
 8004f6e:	4628      	mov	r0, r5
 8004f70:	f7fb f8f2 	bl	8000158 <__addsf3>
 8004f74:	4649      	mov	r1, r9
 8004f76:	f7fb f9f7 	bl	8000368 <__aeabi_fmul>
 8004f7a:	4605      	mov	r5, r0
 8004f7c:	b937      	cbnz	r7, 8004f8c <__ieee754_logf+0x1cc>
 8004f7e:	4601      	mov	r1, r0
 8004f80:	4620      	mov	r0, r4
 8004f82:	f7fb f8e7 	bl	8000154 <__aeabi_fsub>
 8004f86:	4601      	mov	r1, r0
 8004f88:	4630      	mov	r0, r6
 8004f8a:	e014      	b.n	8004fb6 <__ieee754_logf+0x1f6>
 8004f8c:	4918      	ldr	r1, [pc, #96]	@ (8004ff0 <__ieee754_logf+0x230>)
 8004f8e:	4640      	mov	r0, r8
 8004f90:	f7fb f9ea 	bl	8000368 <__aeabi_fmul>
 8004f94:	4917      	ldr	r1, [pc, #92]	@ (8004ff4 <__ieee754_logf+0x234>)
 8004f96:	4607      	mov	r7, r0
 8004f98:	4640      	mov	r0, r8
 8004f9a:	f7fb f9e5 	bl	8000368 <__aeabi_fmul>
 8004f9e:	4629      	mov	r1, r5
 8004fa0:	f7fb f8da 	bl	8000158 <__addsf3>
 8004fa4:	4601      	mov	r1, r0
 8004fa6:	4620      	mov	r0, r4
 8004fa8:	f7fb f8d4 	bl	8000154 <__aeabi_fsub>
 8004fac:	4631      	mov	r1, r6
 8004fae:	f7fb f8d1 	bl	8000154 <__aeabi_fsub>
 8004fb2:	4601      	mov	r1, r0
 8004fb4:	4638      	mov	r0, r7
 8004fb6:	f7fb f8cd 	bl	8000154 <__aeabi_fsub>
 8004fba:	e70c      	b.n	8004dd6 <__ieee754_logf+0x16>
 8004fbc:	4601      	mov	r1, r0
 8004fbe:	4630      	mov	r0, r6
 8004fc0:	f7fb f8c8 	bl	8000154 <__aeabi_fsub>
 8004fc4:	4649      	mov	r1, r9
 8004fc6:	f7fb f9cf 	bl	8000368 <__aeabi_fmul>
 8004fca:	4604      	mov	r4, r0
 8004fcc:	2f00      	cmp	r7, #0
 8004fce:	f43f af60 	beq.w	8004e92 <__ieee754_logf+0xd2>
 8004fd2:	4907      	ldr	r1, [pc, #28]	@ (8004ff0 <__ieee754_logf+0x230>)
 8004fd4:	4640      	mov	r0, r8
 8004fd6:	f7fb f9c7 	bl	8000368 <__aeabi_fmul>
 8004fda:	4906      	ldr	r1, [pc, #24]	@ (8004ff4 <__ieee754_logf+0x234>)
 8004fdc:	4605      	mov	r5, r0
 8004fde:	4640      	mov	r0, r8
 8004fe0:	e763      	b.n	8004eaa <__ieee754_logf+0xea>
 8004fe2:	2000      	movs	r0, #0
 8004fe4:	e6f7      	b.n	8004dd6 <__ieee754_logf+0x16>
 8004fe6:	bf00      	nop
 8004fe8:	004afb20 	.word	0x004afb20
 8004fec:	007ffff0 	.word	0x007ffff0
 8004ff0:	3f317180 	.word	0x3f317180
 8004ff4:	3717f7d1 	.word	0x3717f7d1
 8004ff8:	3eaaaaab 	.word	0x3eaaaaab
 8004ffc:	3e178897 	.word	0x3e178897
 8005000:	3e3a3325 	.word	0x3e3a3325
 8005004:	3e924925 	.word	0x3e924925
 8005008:	3f2aaaab 	.word	0x3f2aaaab
 800500c:	3e1cd04f 	.word	0x3e1cd04f
 8005010:	3e638e29 	.word	0x3e638e29
 8005014:	3ecccccd 	.word	0x3ecccccd
 8005018:	ffcf5c30 	.word	0xffcf5c30

0800501c <_init>:
 800501c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800501e:	bf00      	nop
 8005020:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005022:	bc08      	pop	{r3}
 8005024:	469e      	mov	lr, r3
 8005026:	4770      	bx	lr

08005028 <_fini>:
 8005028:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800502a:	bf00      	nop
 800502c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800502e:	bc08      	pop	{r3}
 8005030:	469e      	mov	lr, r3
 8005032:	4770      	bx	lr
