
proj.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000198  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000574c  080001a0  080001a0  000101a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000284  080058ec  080058ec  000158ec  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08005b70  08005b70  00020070  2**0
                  CONTENTS
  4 .ARM          00000008  08005b70  08005b70  00015b70  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08005b78  08005b78  00020070  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08005b78  08005b78  00015b78  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08005b7c  08005b7c  00015b7c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000070  20000000  08005b80  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000178  20000070  08005bf0  00020070  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200001e8  08005bf0  000201e8  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020070  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000dad0  00000000  00000000  000200a0  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 00001fb8  00000000  00000000  0002db70  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 00000e20  00000000  00000000  0002fb28  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00000d28  00000000  00000000  00030948  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  00017b83  00000000  00000000  00031670  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   00009e44  00000000  00000000  000491f3  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    000925c2  00000000  00000000  00053037  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  000e55f9  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00004428  00000000  00000000  000e5674  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	; (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	; (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	; (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	20000070 	.word	0x20000070
 80001bc:	00000000 	.word	0x00000000
 80001c0:	080058d4 	.word	0x080058d4

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	; (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	; (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	; (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	20000074 	.word	0x20000074
 80001dc:	080058d4 	.word	0x080058d4

080001e0 <strlen>:
 80001e0:	4603      	mov	r3, r0
 80001e2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001e6:	2a00      	cmp	r2, #0
 80001e8:	d1fb      	bne.n	80001e2 <strlen+0x2>
 80001ea:	1a18      	subs	r0, r3, r0
 80001ec:	3801      	subs	r0, #1
 80001ee:	4770      	bx	lr

080001f0 <memchr>:
 80001f0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001f4:	2a10      	cmp	r2, #16
 80001f6:	db2b      	blt.n	8000250 <memchr+0x60>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	d008      	beq.n	8000210 <memchr+0x20>
 80001fe:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000202:	3a01      	subs	r2, #1
 8000204:	428b      	cmp	r3, r1
 8000206:	d02d      	beq.n	8000264 <memchr+0x74>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	b342      	cbz	r2, 8000260 <memchr+0x70>
 800020e:	d1f6      	bne.n	80001fe <memchr+0xe>
 8000210:	b4f0      	push	{r4, r5, r6, r7}
 8000212:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000216:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800021a:	f022 0407 	bic.w	r4, r2, #7
 800021e:	f07f 0700 	mvns.w	r7, #0
 8000222:	2300      	movs	r3, #0
 8000224:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000228:	3c08      	subs	r4, #8
 800022a:	ea85 0501 	eor.w	r5, r5, r1
 800022e:	ea86 0601 	eor.w	r6, r6, r1
 8000232:	fa85 f547 	uadd8	r5, r5, r7
 8000236:	faa3 f587 	sel	r5, r3, r7
 800023a:	fa86 f647 	uadd8	r6, r6, r7
 800023e:	faa5 f687 	sel	r6, r5, r7
 8000242:	b98e      	cbnz	r6, 8000268 <memchr+0x78>
 8000244:	d1ee      	bne.n	8000224 <memchr+0x34>
 8000246:	bcf0      	pop	{r4, r5, r6, r7}
 8000248:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800024c:	f002 0207 	and.w	r2, r2, #7
 8000250:	b132      	cbz	r2, 8000260 <memchr+0x70>
 8000252:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000256:	3a01      	subs	r2, #1
 8000258:	ea83 0301 	eor.w	r3, r3, r1
 800025c:	b113      	cbz	r3, 8000264 <memchr+0x74>
 800025e:	d1f8      	bne.n	8000252 <memchr+0x62>
 8000260:	2000      	movs	r0, #0
 8000262:	4770      	bx	lr
 8000264:	3801      	subs	r0, #1
 8000266:	4770      	bx	lr
 8000268:	2d00      	cmp	r5, #0
 800026a:	bf06      	itte	eq
 800026c:	4635      	moveq	r5, r6
 800026e:	3803      	subeq	r0, #3
 8000270:	3807      	subne	r0, #7
 8000272:	f015 0f01 	tst.w	r5, #1
 8000276:	d107      	bne.n	8000288 <memchr+0x98>
 8000278:	3001      	adds	r0, #1
 800027a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800027e:	bf02      	ittt	eq
 8000280:	3001      	addeq	r0, #1
 8000282:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000286:	3001      	addeq	r0, #1
 8000288:	bcf0      	pop	{r4, r5, r6, r7}
 800028a:	3801      	subs	r0, #1
 800028c:	4770      	bx	lr
 800028e:	bf00      	nop

08000290 <__aeabi_uldivmod>:
 8000290:	b953      	cbnz	r3, 80002a8 <__aeabi_uldivmod+0x18>
 8000292:	b94a      	cbnz	r2, 80002a8 <__aeabi_uldivmod+0x18>
 8000294:	2900      	cmp	r1, #0
 8000296:	bf08      	it	eq
 8000298:	2800      	cmpeq	r0, #0
 800029a:	bf1c      	itt	ne
 800029c:	f04f 31ff 	movne.w	r1, #4294967295
 80002a0:	f04f 30ff 	movne.w	r0, #4294967295
 80002a4:	f000 b972 	b.w	800058c <__aeabi_idiv0>
 80002a8:	f1ad 0c08 	sub.w	ip, sp, #8
 80002ac:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002b0:	f000 f806 	bl	80002c0 <__udivmoddi4>
 80002b4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002b8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002bc:	b004      	add	sp, #16
 80002be:	4770      	bx	lr

080002c0 <__udivmoddi4>:
 80002c0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002c4:	9e08      	ldr	r6, [sp, #32]
 80002c6:	4604      	mov	r4, r0
 80002c8:	4688      	mov	r8, r1
 80002ca:	2b00      	cmp	r3, #0
 80002cc:	d14b      	bne.n	8000366 <__udivmoddi4+0xa6>
 80002ce:	428a      	cmp	r2, r1
 80002d0:	4615      	mov	r5, r2
 80002d2:	d967      	bls.n	80003a4 <__udivmoddi4+0xe4>
 80002d4:	fab2 f282 	clz	r2, r2
 80002d8:	b14a      	cbz	r2, 80002ee <__udivmoddi4+0x2e>
 80002da:	f1c2 0720 	rsb	r7, r2, #32
 80002de:	fa01 f302 	lsl.w	r3, r1, r2
 80002e2:	fa20 f707 	lsr.w	r7, r0, r7
 80002e6:	4095      	lsls	r5, r2
 80002e8:	ea47 0803 	orr.w	r8, r7, r3
 80002ec:	4094      	lsls	r4, r2
 80002ee:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 80002f2:	0c23      	lsrs	r3, r4, #16
 80002f4:	fbb8 f7fe 	udiv	r7, r8, lr
 80002f8:	fa1f fc85 	uxth.w	ip, r5
 80002fc:	fb0e 8817 	mls	r8, lr, r7, r8
 8000300:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000304:	fb07 f10c 	mul.w	r1, r7, ip
 8000308:	4299      	cmp	r1, r3
 800030a:	d909      	bls.n	8000320 <__udivmoddi4+0x60>
 800030c:	18eb      	adds	r3, r5, r3
 800030e:	f107 30ff 	add.w	r0, r7, #4294967295
 8000312:	f080 811b 	bcs.w	800054c <__udivmoddi4+0x28c>
 8000316:	4299      	cmp	r1, r3
 8000318:	f240 8118 	bls.w	800054c <__udivmoddi4+0x28c>
 800031c:	3f02      	subs	r7, #2
 800031e:	442b      	add	r3, r5
 8000320:	1a5b      	subs	r3, r3, r1
 8000322:	b2a4      	uxth	r4, r4
 8000324:	fbb3 f0fe 	udiv	r0, r3, lr
 8000328:	fb0e 3310 	mls	r3, lr, r0, r3
 800032c:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000330:	fb00 fc0c 	mul.w	ip, r0, ip
 8000334:	45a4      	cmp	ip, r4
 8000336:	d909      	bls.n	800034c <__udivmoddi4+0x8c>
 8000338:	192c      	adds	r4, r5, r4
 800033a:	f100 33ff 	add.w	r3, r0, #4294967295
 800033e:	f080 8107 	bcs.w	8000550 <__udivmoddi4+0x290>
 8000342:	45a4      	cmp	ip, r4
 8000344:	f240 8104 	bls.w	8000550 <__udivmoddi4+0x290>
 8000348:	3802      	subs	r0, #2
 800034a:	442c      	add	r4, r5
 800034c:	ea40 4007 	orr.w	r0, r0, r7, lsl #16
 8000350:	eba4 040c 	sub.w	r4, r4, ip
 8000354:	2700      	movs	r7, #0
 8000356:	b11e      	cbz	r6, 8000360 <__udivmoddi4+0xa0>
 8000358:	40d4      	lsrs	r4, r2
 800035a:	2300      	movs	r3, #0
 800035c:	e9c6 4300 	strd	r4, r3, [r6]
 8000360:	4639      	mov	r1, r7
 8000362:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000366:	428b      	cmp	r3, r1
 8000368:	d909      	bls.n	800037e <__udivmoddi4+0xbe>
 800036a:	2e00      	cmp	r6, #0
 800036c:	f000 80eb 	beq.w	8000546 <__udivmoddi4+0x286>
 8000370:	2700      	movs	r7, #0
 8000372:	e9c6 0100 	strd	r0, r1, [r6]
 8000376:	4638      	mov	r0, r7
 8000378:	4639      	mov	r1, r7
 800037a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800037e:	fab3 f783 	clz	r7, r3
 8000382:	2f00      	cmp	r7, #0
 8000384:	d147      	bne.n	8000416 <__udivmoddi4+0x156>
 8000386:	428b      	cmp	r3, r1
 8000388:	d302      	bcc.n	8000390 <__udivmoddi4+0xd0>
 800038a:	4282      	cmp	r2, r0
 800038c:	f200 80fa 	bhi.w	8000584 <__udivmoddi4+0x2c4>
 8000390:	1a84      	subs	r4, r0, r2
 8000392:	eb61 0303 	sbc.w	r3, r1, r3
 8000396:	2001      	movs	r0, #1
 8000398:	4698      	mov	r8, r3
 800039a:	2e00      	cmp	r6, #0
 800039c:	d0e0      	beq.n	8000360 <__udivmoddi4+0xa0>
 800039e:	e9c6 4800 	strd	r4, r8, [r6]
 80003a2:	e7dd      	b.n	8000360 <__udivmoddi4+0xa0>
 80003a4:	b902      	cbnz	r2, 80003a8 <__udivmoddi4+0xe8>
 80003a6:	deff      	udf	#255	; 0xff
 80003a8:	fab2 f282 	clz	r2, r2
 80003ac:	2a00      	cmp	r2, #0
 80003ae:	f040 808f 	bne.w	80004d0 <__udivmoddi4+0x210>
 80003b2:	1b49      	subs	r1, r1, r5
 80003b4:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 80003b8:	fa1f f885 	uxth.w	r8, r5
 80003bc:	2701      	movs	r7, #1
 80003be:	fbb1 fcfe 	udiv	ip, r1, lr
 80003c2:	0c23      	lsrs	r3, r4, #16
 80003c4:	fb0e 111c 	mls	r1, lr, ip, r1
 80003c8:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 80003cc:	fb08 f10c 	mul.w	r1, r8, ip
 80003d0:	4299      	cmp	r1, r3
 80003d2:	d907      	bls.n	80003e4 <__udivmoddi4+0x124>
 80003d4:	18eb      	adds	r3, r5, r3
 80003d6:	f10c 30ff 	add.w	r0, ip, #4294967295
 80003da:	d202      	bcs.n	80003e2 <__udivmoddi4+0x122>
 80003dc:	4299      	cmp	r1, r3
 80003de:	f200 80cd 	bhi.w	800057c <__udivmoddi4+0x2bc>
 80003e2:	4684      	mov	ip, r0
 80003e4:	1a59      	subs	r1, r3, r1
 80003e6:	b2a3      	uxth	r3, r4
 80003e8:	fbb1 f0fe 	udiv	r0, r1, lr
 80003ec:	fb0e 1410 	mls	r4, lr, r0, r1
 80003f0:	ea43 4404 	orr.w	r4, r3, r4, lsl #16
 80003f4:	fb08 f800 	mul.w	r8, r8, r0
 80003f8:	45a0      	cmp	r8, r4
 80003fa:	d907      	bls.n	800040c <__udivmoddi4+0x14c>
 80003fc:	192c      	adds	r4, r5, r4
 80003fe:	f100 33ff 	add.w	r3, r0, #4294967295
 8000402:	d202      	bcs.n	800040a <__udivmoddi4+0x14a>
 8000404:	45a0      	cmp	r8, r4
 8000406:	f200 80b6 	bhi.w	8000576 <__udivmoddi4+0x2b6>
 800040a:	4618      	mov	r0, r3
 800040c:	eba4 0408 	sub.w	r4, r4, r8
 8000410:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000414:	e79f      	b.n	8000356 <__udivmoddi4+0x96>
 8000416:	f1c7 0c20 	rsb	ip, r7, #32
 800041a:	40bb      	lsls	r3, r7
 800041c:	fa22 fe0c 	lsr.w	lr, r2, ip
 8000420:	ea4e 0e03 	orr.w	lr, lr, r3
 8000424:	fa01 f407 	lsl.w	r4, r1, r7
 8000428:	fa20 f50c 	lsr.w	r5, r0, ip
 800042c:	fa21 f30c 	lsr.w	r3, r1, ip
 8000430:	ea4f 481e 	mov.w	r8, lr, lsr #16
 8000434:	4325      	orrs	r5, r4
 8000436:	fbb3 f9f8 	udiv	r9, r3, r8
 800043a:	0c2c      	lsrs	r4, r5, #16
 800043c:	fb08 3319 	mls	r3, r8, r9, r3
 8000440:	fa1f fa8e 	uxth.w	sl, lr
 8000444:	ea44 4303 	orr.w	r3, r4, r3, lsl #16
 8000448:	fb09 f40a 	mul.w	r4, r9, sl
 800044c:	429c      	cmp	r4, r3
 800044e:	fa02 f207 	lsl.w	r2, r2, r7
 8000452:	fa00 f107 	lsl.w	r1, r0, r7
 8000456:	d90b      	bls.n	8000470 <__udivmoddi4+0x1b0>
 8000458:	eb1e 0303 	adds.w	r3, lr, r3
 800045c:	f109 30ff 	add.w	r0, r9, #4294967295
 8000460:	f080 8087 	bcs.w	8000572 <__udivmoddi4+0x2b2>
 8000464:	429c      	cmp	r4, r3
 8000466:	f240 8084 	bls.w	8000572 <__udivmoddi4+0x2b2>
 800046a:	f1a9 0902 	sub.w	r9, r9, #2
 800046e:	4473      	add	r3, lr
 8000470:	1b1b      	subs	r3, r3, r4
 8000472:	b2ad      	uxth	r5, r5
 8000474:	fbb3 f0f8 	udiv	r0, r3, r8
 8000478:	fb08 3310 	mls	r3, r8, r0, r3
 800047c:	ea45 4403 	orr.w	r4, r5, r3, lsl #16
 8000480:	fb00 fa0a 	mul.w	sl, r0, sl
 8000484:	45a2      	cmp	sl, r4
 8000486:	d908      	bls.n	800049a <__udivmoddi4+0x1da>
 8000488:	eb1e 0404 	adds.w	r4, lr, r4
 800048c:	f100 33ff 	add.w	r3, r0, #4294967295
 8000490:	d26b      	bcs.n	800056a <__udivmoddi4+0x2aa>
 8000492:	45a2      	cmp	sl, r4
 8000494:	d969      	bls.n	800056a <__udivmoddi4+0x2aa>
 8000496:	3802      	subs	r0, #2
 8000498:	4474      	add	r4, lr
 800049a:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 800049e:	fba0 8902 	umull	r8, r9, r0, r2
 80004a2:	eba4 040a 	sub.w	r4, r4, sl
 80004a6:	454c      	cmp	r4, r9
 80004a8:	46c2      	mov	sl, r8
 80004aa:	464b      	mov	r3, r9
 80004ac:	d354      	bcc.n	8000558 <__udivmoddi4+0x298>
 80004ae:	d051      	beq.n	8000554 <__udivmoddi4+0x294>
 80004b0:	2e00      	cmp	r6, #0
 80004b2:	d069      	beq.n	8000588 <__udivmoddi4+0x2c8>
 80004b4:	ebb1 050a 	subs.w	r5, r1, sl
 80004b8:	eb64 0403 	sbc.w	r4, r4, r3
 80004bc:	fa04 fc0c 	lsl.w	ip, r4, ip
 80004c0:	40fd      	lsrs	r5, r7
 80004c2:	40fc      	lsrs	r4, r7
 80004c4:	ea4c 0505 	orr.w	r5, ip, r5
 80004c8:	e9c6 5400 	strd	r5, r4, [r6]
 80004cc:	2700      	movs	r7, #0
 80004ce:	e747      	b.n	8000360 <__udivmoddi4+0xa0>
 80004d0:	f1c2 0320 	rsb	r3, r2, #32
 80004d4:	fa20 f703 	lsr.w	r7, r0, r3
 80004d8:	4095      	lsls	r5, r2
 80004da:	fa01 f002 	lsl.w	r0, r1, r2
 80004de:	fa21 f303 	lsr.w	r3, r1, r3
 80004e2:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 80004e6:	4338      	orrs	r0, r7
 80004e8:	0c01      	lsrs	r1, r0, #16
 80004ea:	fbb3 f7fe 	udiv	r7, r3, lr
 80004ee:	fa1f f885 	uxth.w	r8, r5
 80004f2:	fb0e 3317 	mls	r3, lr, r7, r3
 80004f6:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 80004fa:	fb07 f308 	mul.w	r3, r7, r8
 80004fe:	428b      	cmp	r3, r1
 8000500:	fa04 f402 	lsl.w	r4, r4, r2
 8000504:	d907      	bls.n	8000516 <__udivmoddi4+0x256>
 8000506:	1869      	adds	r1, r5, r1
 8000508:	f107 3cff 	add.w	ip, r7, #4294967295
 800050c:	d22f      	bcs.n	800056e <__udivmoddi4+0x2ae>
 800050e:	428b      	cmp	r3, r1
 8000510:	d92d      	bls.n	800056e <__udivmoddi4+0x2ae>
 8000512:	3f02      	subs	r7, #2
 8000514:	4429      	add	r1, r5
 8000516:	1acb      	subs	r3, r1, r3
 8000518:	b281      	uxth	r1, r0
 800051a:	fbb3 f0fe 	udiv	r0, r3, lr
 800051e:	fb0e 3310 	mls	r3, lr, r0, r3
 8000522:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000526:	fb00 f308 	mul.w	r3, r0, r8
 800052a:	428b      	cmp	r3, r1
 800052c:	d907      	bls.n	800053e <__udivmoddi4+0x27e>
 800052e:	1869      	adds	r1, r5, r1
 8000530:	f100 3cff 	add.w	ip, r0, #4294967295
 8000534:	d217      	bcs.n	8000566 <__udivmoddi4+0x2a6>
 8000536:	428b      	cmp	r3, r1
 8000538:	d915      	bls.n	8000566 <__udivmoddi4+0x2a6>
 800053a:	3802      	subs	r0, #2
 800053c:	4429      	add	r1, r5
 800053e:	1ac9      	subs	r1, r1, r3
 8000540:	ea40 4707 	orr.w	r7, r0, r7, lsl #16
 8000544:	e73b      	b.n	80003be <__udivmoddi4+0xfe>
 8000546:	4637      	mov	r7, r6
 8000548:	4630      	mov	r0, r6
 800054a:	e709      	b.n	8000360 <__udivmoddi4+0xa0>
 800054c:	4607      	mov	r7, r0
 800054e:	e6e7      	b.n	8000320 <__udivmoddi4+0x60>
 8000550:	4618      	mov	r0, r3
 8000552:	e6fb      	b.n	800034c <__udivmoddi4+0x8c>
 8000554:	4541      	cmp	r1, r8
 8000556:	d2ab      	bcs.n	80004b0 <__udivmoddi4+0x1f0>
 8000558:	ebb8 0a02 	subs.w	sl, r8, r2
 800055c:	eb69 020e 	sbc.w	r2, r9, lr
 8000560:	3801      	subs	r0, #1
 8000562:	4613      	mov	r3, r2
 8000564:	e7a4      	b.n	80004b0 <__udivmoddi4+0x1f0>
 8000566:	4660      	mov	r0, ip
 8000568:	e7e9      	b.n	800053e <__udivmoddi4+0x27e>
 800056a:	4618      	mov	r0, r3
 800056c:	e795      	b.n	800049a <__udivmoddi4+0x1da>
 800056e:	4667      	mov	r7, ip
 8000570:	e7d1      	b.n	8000516 <__udivmoddi4+0x256>
 8000572:	4681      	mov	r9, r0
 8000574:	e77c      	b.n	8000470 <__udivmoddi4+0x1b0>
 8000576:	3802      	subs	r0, #2
 8000578:	442c      	add	r4, r5
 800057a:	e747      	b.n	800040c <__udivmoddi4+0x14c>
 800057c:	f1ac 0c02 	sub.w	ip, ip, #2
 8000580:	442b      	add	r3, r5
 8000582:	e72f      	b.n	80003e4 <__udivmoddi4+0x124>
 8000584:	4638      	mov	r0, r7
 8000586:	e708      	b.n	800039a <__udivmoddi4+0xda>
 8000588:	4637      	mov	r7, r6
 800058a:	e6e9      	b.n	8000360 <__udivmoddi4+0xa0>

0800058c <__aeabi_idiv0>:
 800058c:	4770      	bx	lr
 800058e:	bf00      	nop

08000590 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000590:	b580      	push	{r7, lr}
 8000592:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8000594:	4b0e      	ldr	r3, [pc, #56]	; (80005d0 <HAL_Init+0x40>)
 8000596:	681b      	ldr	r3, [r3, #0]
 8000598:	4a0d      	ldr	r2, [pc, #52]	; (80005d0 <HAL_Init+0x40>)
 800059a:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800059e:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 80005a0:	4b0b      	ldr	r3, [pc, #44]	; (80005d0 <HAL_Init+0x40>)
 80005a2:	681b      	ldr	r3, [r3, #0]
 80005a4:	4a0a      	ldr	r2, [pc, #40]	; (80005d0 <HAL_Init+0x40>)
 80005a6:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80005aa:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80005ac:	4b08      	ldr	r3, [pc, #32]	; (80005d0 <HAL_Init+0x40>)
 80005ae:	681b      	ldr	r3, [r3, #0]
 80005b0:	4a07      	ldr	r2, [pc, #28]	; (80005d0 <HAL_Init+0x40>)
 80005b2:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80005b6:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80005b8:	2003      	movs	r0, #3
 80005ba:	f000 fcf7 	bl	8000fac <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80005be:	2000      	movs	r0, #0
 80005c0:	f000 f808 	bl	80005d4 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80005c4:	f003 fde6 	bl	8004194 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80005c8:	2300      	movs	r3, #0
}
 80005ca:	4618      	mov	r0, r3
 80005cc:	bd80      	pop	{r7, pc}
 80005ce:	bf00      	nop
 80005d0:	40023c00 	.word	0x40023c00

080005d4 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80005d4:	b580      	push	{r7, lr}
 80005d6:	b082      	sub	sp, #8
 80005d8:	af00      	add	r7, sp, #0
 80005da:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80005dc:	4b12      	ldr	r3, [pc, #72]	; (8000628 <HAL_InitTick+0x54>)
 80005de:	681a      	ldr	r2, [r3, #0]
 80005e0:	4b12      	ldr	r3, [pc, #72]	; (800062c <HAL_InitTick+0x58>)
 80005e2:	781b      	ldrb	r3, [r3, #0]
 80005e4:	4619      	mov	r1, r3
 80005e6:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80005ea:	fbb3 f3f1 	udiv	r3, r3, r1
 80005ee:	fbb2 f3f3 	udiv	r3, r2, r3
 80005f2:	4618      	mov	r0, r3
 80005f4:	f000 fd0f 	bl	8001016 <HAL_SYSTICK_Config>
 80005f8:	4603      	mov	r3, r0
 80005fa:	2b00      	cmp	r3, #0
 80005fc:	d001      	beq.n	8000602 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80005fe:	2301      	movs	r3, #1
 8000600:	e00e      	b.n	8000620 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000602:	687b      	ldr	r3, [r7, #4]
 8000604:	2b0f      	cmp	r3, #15
 8000606:	d80a      	bhi.n	800061e <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000608:	2200      	movs	r2, #0
 800060a:	6879      	ldr	r1, [r7, #4]
 800060c:	f04f 30ff 	mov.w	r0, #4294967295
 8000610:	f000 fcd7 	bl	8000fc2 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000614:	4a06      	ldr	r2, [pc, #24]	; (8000630 <HAL_InitTick+0x5c>)
 8000616:	687b      	ldr	r3, [r7, #4]
 8000618:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800061a:	2300      	movs	r3, #0
 800061c:	e000      	b.n	8000620 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800061e:	2301      	movs	r3, #1
}
 8000620:	4618      	mov	r0, r3
 8000622:	3708      	adds	r7, #8
 8000624:	46bd      	mov	sp, r7
 8000626:	bd80      	pop	{r7, pc}
 8000628:	20000008 	.word	0x20000008
 800062c:	20000004 	.word	0x20000004
 8000630:	20000000 	.word	0x20000000

08000634 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000634:	b480      	push	{r7}
 8000636:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000638:	4b06      	ldr	r3, [pc, #24]	; (8000654 <HAL_IncTick+0x20>)
 800063a:	781b      	ldrb	r3, [r3, #0]
 800063c:	461a      	mov	r2, r3
 800063e:	4b06      	ldr	r3, [pc, #24]	; (8000658 <HAL_IncTick+0x24>)
 8000640:	681b      	ldr	r3, [r3, #0]
 8000642:	4413      	add	r3, r2
 8000644:	4a04      	ldr	r2, [pc, #16]	; (8000658 <HAL_IncTick+0x24>)
 8000646:	6013      	str	r3, [r2, #0]
}
 8000648:	bf00      	nop
 800064a:	46bd      	mov	sp, r7
 800064c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000650:	4770      	bx	lr
 8000652:	bf00      	nop
 8000654:	20000004 	.word	0x20000004
 8000658:	20000098 	.word	0x20000098

0800065c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800065c:	b480      	push	{r7}
 800065e:	af00      	add	r7, sp, #0
  return uwTick;
 8000660:	4b03      	ldr	r3, [pc, #12]	; (8000670 <HAL_GetTick+0x14>)
 8000662:	681b      	ldr	r3, [r3, #0]
}
 8000664:	4618      	mov	r0, r3
 8000666:	46bd      	mov	sp, r7
 8000668:	f85d 7b04 	ldr.w	r7, [sp], #4
 800066c:	4770      	bx	lr
 800066e:	bf00      	nop
 8000670:	20000098 	.word	0x20000098

08000674 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000674:	b580      	push	{r7, lr}
 8000676:	b084      	sub	sp, #16
 8000678:	af00      	add	r7, sp, #0
 800067a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 800067c:	f7ff ffee 	bl	800065c <HAL_GetTick>
 8000680:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8000682:	687b      	ldr	r3, [r7, #4]
 8000684:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8000686:	68fb      	ldr	r3, [r7, #12]
 8000688:	f1b3 3fff 	cmp.w	r3, #4294967295
 800068c:	d005      	beq.n	800069a <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800068e:	4b09      	ldr	r3, [pc, #36]	; (80006b4 <HAL_Delay+0x40>)
 8000690:	781b      	ldrb	r3, [r3, #0]
 8000692:	461a      	mov	r2, r3
 8000694:	68fb      	ldr	r3, [r7, #12]
 8000696:	4413      	add	r3, r2
 8000698:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 800069a:	bf00      	nop
 800069c:	f7ff ffde 	bl	800065c <HAL_GetTick>
 80006a0:	4602      	mov	r2, r0
 80006a2:	68bb      	ldr	r3, [r7, #8]
 80006a4:	1ad3      	subs	r3, r2, r3
 80006a6:	68fa      	ldr	r2, [r7, #12]
 80006a8:	429a      	cmp	r2, r3
 80006aa:	d8f7      	bhi.n	800069c <HAL_Delay+0x28>
  {
  }
}
 80006ac:	bf00      	nop
 80006ae:	3710      	adds	r7, #16
 80006b0:	46bd      	mov	sp, r7
 80006b2:	bd80      	pop	{r7, pc}
 80006b4:	20000004 	.word	0x20000004

080006b8 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 80006b8:	b580      	push	{r7, lr}
 80006ba:	b084      	sub	sp, #16
 80006bc:	af00      	add	r7, sp, #0
 80006be:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80006c0:	2300      	movs	r3, #0
 80006c2:	73fb      	strb	r3, [r7, #15]
  
  /* Check ADC handle */
  if(hadc == NULL)
 80006c4:	687b      	ldr	r3, [r7, #4]
 80006c6:	2b00      	cmp	r3, #0
 80006c8:	d101      	bne.n	80006ce <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 80006ca:	2301      	movs	r3, #1
 80006cc:	e033      	b.n	8000736 <HAL_ADC_Init+0x7e>
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }
  
  if(hadc->State == HAL_ADC_STATE_RESET)
 80006ce:	687b      	ldr	r3, [r7, #4]
 80006d0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80006d2:	2b00      	cmp	r3, #0
 80006d4:	d109      	bne.n	80006ea <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 80006d6:	6878      	ldr	r0, [r7, #4]
 80006d8:	f003 fd84 	bl	80041e4 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 80006dc:	687b      	ldr	r3, [r7, #4]
 80006de:	2200      	movs	r2, #0
 80006e0:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 80006e2:	687b      	ldr	r3, [r7, #4]
 80006e4:	2200      	movs	r2, #0
 80006e6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  }
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 80006ea:	687b      	ldr	r3, [r7, #4]
 80006ec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80006ee:	f003 0310 	and.w	r3, r3, #16
 80006f2:	2b00      	cmp	r3, #0
 80006f4:	d118      	bne.n	8000728 <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80006f6:	687b      	ldr	r3, [r7, #4]
 80006f8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80006fa:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 80006fe:	f023 0302 	bic.w	r3, r3, #2
 8000702:	f043 0202 	orr.w	r2, r3, #2
 8000706:	687b      	ldr	r3, [r7, #4]
 8000708:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);
    
    /* Set ADC parameters */
    ADC_Init(hadc);
 800070a:	6878      	ldr	r0, [r7, #4]
 800070c:	f000 fa82 	bl	8000c14 <ADC_Init>
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8000710:	687b      	ldr	r3, [r7, #4]
 8000712:	2200      	movs	r2, #0
 8000714:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8000716:	687b      	ldr	r3, [r7, #4]
 8000718:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800071a:	f023 0303 	bic.w	r3, r3, #3
 800071e:	f043 0201 	orr.w	r2, r3, #1
 8000722:	687b      	ldr	r3, [r7, #4]
 8000724:	641a      	str	r2, [r3, #64]	; 0x40
 8000726:	e001      	b.n	800072c <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 8000728:	2301      	movs	r3, #1
 800072a:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Release Lock */
  __HAL_UNLOCK(hadc);
 800072c:	687b      	ldr	r3, [r7, #4]
 800072e:	2200      	movs	r2, #0
 8000730:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Return function status */
  return tmp_hal_status;
 8000734:	7bfb      	ldrb	r3, [r7, #15]
}
 8000736:	4618      	mov	r0, r3
 8000738:	3710      	adds	r7, #16
 800073a:	46bd      	mov	sp, r7
 800073c:	bd80      	pop	{r7, pc}
	...

08000740 <HAL_ADC_Start>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef* hadc)
{
 8000740:	b480      	push	{r7}
 8000742:	b085      	sub	sp, #20
 8000744:	af00      	add	r7, sp, #0
 8000746:	6078      	str	r0, [r7, #4]
  __IO uint32_t counter = 0U;
 8000748:	2300      	movs	r3, #0
 800074a:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge)); 
  
  /* Process locked */
  __HAL_LOCK(hadc);
 800074c:	687b      	ldr	r3, [r7, #4]
 800074e:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8000752:	2b01      	cmp	r3, #1
 8000754:	d101      	bne.n	800075a <HAL_ADC_Start+0x1a>
 8000756:	2302      	movs	r3, #2
 8000758:	e08a      	b.n	8000870 <HAL_ADC_Start+0x130>
 800075a:	687b      	ldr	r3, [r7, #4]
 800075c:	2201      	movs	r2, #1
 800075e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during 
  Tstab time the ADC's stabilization */
  if((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 8000762:	687b      	ldr	r3, [r7, #4]
 8000764:	681b      	ldr	r3, [r3, #0]
 8000766:	689b      	ldr	r3, [r3, #8]
 8000768:	f003 0301 	and.w	r3, r3, #1
 800076c:	2b01      	cmp	r3, #1
 800076e:	d018      	beq.n	80007a2 <HAL_ADC_Start+0x62>
  {  
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 8000770:	687b      	ldr	r3, [r7, #4]
 8000772:	681b      	ldr	r3, [r3, #0]
 8000774:	689a      	ldr	r2, [r3, #8]
 8000776:	687b      	ldr	r3, [r7, #4]
 8000778:	681b      	ldr	r3, [r3, #0]
 800077a:	f042 0201 	orr.w	r2, r2, #1
 800077e:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8000780:	4b3e      	ldr	r3, [pc, #248]	; (800087c <HAL_ADC_Start+0x13c>)
 8000782:	681b      	ldr	r3, [r3, #0]
 8000784:	4a3e      	ldr	r2, [pc, #248]	; (8000880 <HAL_ADC_Start+0x140>)
 8000786:	fba2 2303 	umull	r2, r3, r2, r3
 800078a:	0c9a      	lsrs	r2, r3, #18
 800078c:	4613      	mov	r3, r2
 800078e:	005b      	lsls	r3, r3, #1
 8000790:	4413      	add	r3, r2
 8000792:	60bb      	str	r3, [r7, #8]
    while(counter != 0U)
 8000794:	e002      	b.n	800079c <HAL_ADC_Start+0x5c>
    {
      counter--;
 8000796:	68bb      	ldr	r3, [r7, #8]
 8000798:	3b01      	subs	r3, #1
 800079a:	60bb      	str	r3, [r7, #8]
    while(counter != 0U)
 800079c:	68bb      	ldr	r3, [r7, #8]
 800079e:	2b00      	cmp	r3, #0
 80007a0:	d1f9      	bne.n	8000796 <HAL_ADC_Start+0x56>
    }
  }
  
  /* Start conversion if ADC is effectively enabled */
  if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 80007a2:	687b      	ldr	r3, [r7, #4]
 80007a4:	681b      	ldr	r3, [r3, #0]
 80007a6:	689b      	ldr	r3, [r3, #8]
 80007a8:	f003 0301 	and.w	r3, r3, #1
 80007ac:	2b01      	cmp	r3, #1
 80007ae:	d15e      	bne.n	800086e <HAL_ADC_Start+0x12e>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 80007b0:	687b      	ldr	r3, [r7, #4]
 80007b2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80007b4:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 80007b8:	f023 0301 	bic.w	r3, r3, #1
 80007bc:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 80007c0:	687b      	ldr	r3, [r7, #4]
 80007c2:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);
    
    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 80007c4:	687b      	ldr	r3, [r7, #4]
 80007c6:	681b      	ldr	r3, [r3, #0]
 80007c8:	685b      	ldr	r3, [r3, #4]
 80007ca:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80007ce:	2b00      	cmp	r3, #0
 80007d0:	d007      	beq.n	80007e2 <HAL_ADC_Start+0xa2>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 80007d2:	687b      	ldr	r3, [r7, #4]
 80007d4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80007d6:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 80007da:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 80007de:	687b      	ldr	r3, [r7, #4]
 80007e0:	641a      	str	r2, [r3, #64]	; 0x40
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80007e2:	687b      	ldr	r3, [r7, #4]
 80007e4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80007e6:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80007ea:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80007ee:	d106      	bne.n	80007fe <HAL_ADC_Start+0xbe>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 80007f0:	687b      	ldr	r3, [r7, #4]
 80007f2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80007f4:	f023 0206 	bic.w	r2, r3, #6
 80007f8:	687b      	ldr	r3, [r7, #4]
 80007fa:	645a      	str	r2, [r3, #68]	; 0x44
 80007fc:	e002      	b.n	8000804 <HAL_ADC_Start+0xc4>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 80007fe:	687b      	ldr	r3, [r7, #4]
 8000800:	2200      	movs	r2, #0
 8000802:	645a      	str	r2, [r3, #68]	; 0x44
    } 

    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 8000804:	687b      	ldr	r3, [r7, #4]
 8000806:	2200      	movs	r2, #0
 8000808:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 800080c:	4b1d      	ldr	r3, [pc, #116]	; (8000884 <HAL_ADC_Start+0x144>)
 800080e:	60fb      	str	r3, [r7, #12]

    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 8000810:	687b      	ldr	r3, [r7, #4]
 8000812:	681b      	ldr	r3, [r3, #0]
 8000814:	f06f 0222 	mvn.w	r2, #34	; 0x22
 8000818:	601a      	str	r2, [r3, #0]
    
    /* Check if Multimode enabled */
    if(HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_MULTI))
 800081a:	68fb      	ldr	r3, [r7, #12]
 800081c:	685b      	ldr	r3, [r3, #4]
 800081e:	f003 031f 	and.w	r3, r3, #31
 8000822:	2b00      	cmp	r3, #0
 8000824:	d10f      	bne.n	8000846 <HAL_ADC_Start+0x106>
      if((hadc->Instance == ADC1) || ((hadc->Instance == ADC2) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_0)) \
                                  || ((hadc->Instance == ADC3) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_4)))
      {
#endif /* ADC2 || ADC3 */
        /* if no external trigger present enable software conversion of regular channels */
        if((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET) 
 8000826:	687b      	ldr	r3, [r7, #4]
 8000828:	681b      	ldr	r3, [r3, #0]
 800082a:	689b      	ldr	r3, [r3, #8]
 800082c:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8000830:	2b00      	cmp	r3, #0
 8000832:	d11c      	bne.n	800086e <HAL_ADC_Start+0x12e>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8000834:	687b      	ldr	r3, [r7, #4]
 8000836:	681b      	ldr	r3, [r3, #0]
 8000838:	689a      	ldr	r2, [r3, #8]
 800083a:	687b      	ldr	r3, [r7, #4]
 800083c:	681b      	ldr	r3, [r3, #0]
 800083e:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8000842:	609a      	str	r2, [r3, #8]
 8000844:	e013      	b.n	800086e <HAL_ADC_Start+0x12e>
#endif /* ADC2 || ADC3 */
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 8000846:	687b      	ldr	r3, [r7, #4]
 8000848:	681b      	ldr	r3, [r3, #0]
 800084a:	4a0f      	ldr	r2, [pc, #60]	; (8000888 <HAL_ADC_Start+0x148>)
 800084c:	4293      	cmp	r3, r2
 800084e:	d10e      	bne.n	800086e <HAL_ADC_Start+0x12e>
 8000850:	687b      	ldr	r3, [r7, #4]
 8000852:	681b      	ldr	r3, [r3, #0]
 8000854:	689b      	ldr	r3, [r3, #8]
 8000856:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 800085a:	2b00      	cmp	r3, #0
 800085c:	d107      	bne.n	800086e <HAL_ADC_Start+0x12e>
      {
        /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 800085e:	687b      	ldr	r3, [r7, #4]
 8000860:	681b      	ldr	r3, [r3, #0]
 8000862:	689a      	ldr	r2, [r3, #8]
 8000864:	687b      	ldr	r3, [r7, #4]
 8000866:	681b      	ldr	r3, [r3, #0]
 8000868:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 800086c:	609a      	str	r2, [r3, #8]
      }
    }
  }
  
  /* Return function status */
  return HAL_OK;
 800086e:	2300      	movs	r3, #0
}
 8000870:	4618      	mov	r0, r3
 8000872:	3714      	adds	r7, #20
 8000874:	46bd      	mov	sp, r7
 8000876:	f85d 7b04 	ldr.w	r7, [sp], #4
 800087a:	4770      	bx	lr
 800087c:	20000008 	.word	0x20000008
 8000880:	431bde83 	.word	0x431bde83
 8000884:	40012300 	.word	0x40012300
 8000888:	40012000 	.word	0x40012000

0800088c <HAL_ADC_PollForConversion>:
  *         the configuration information for the specified ADC.
  * @param  Timeout Timeout value in millisecond.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef* hadc, uint32_t Timeout)
{
 800088c:	b580      	push	{r7, lr}
 800088e:	b084      	sub	sp, #16
 8000890:	af00      	add	r7, sp, #0
 8000892:	6078      	str	r0, [r7, #4]
 8000894:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 8000896:	2300      	movs	r3, #0
 8000898:	60fb      	str	r3, [r7, #12]
  /* each conversion:                                                       */
  /* Particular case is ADC configured in DMA mode and ADC sequencer with   */
  /* several ranks and polling for end of each conversion.                  */
  /* For code simplicity sake, this particular case is generalized to       */
  /* ADC configured in DMA mode and polling for end of each conversion.     */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_EOCS) &&
 800089a:	687b      	ldr	r3, [r7, #4]
 800089c:	681b      	ldr	r3, [r3, #0]
 800089e:	689b      	ldr	r3, [r3, #8]
 80008a0:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80008a4:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80008a8:	d113      	bne.n	80008d2 <HAL_ADC_PollForConversion+0x46>
      HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_DMA)    )
 80008aa:	687b      	ldr	r3, [r7, #4]
 80008ac:	681b      	ldr	r3, [r3, #0]
 80008ae:	689b      	ldr	r3, [r3, #8]
 80008b0:	f403 7380 	and.w	r3, r3, #256	; 0x100
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_EOCS) &&
 80008b4:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80008b8:	d10b      	bne.n	80008d2 <HAL_ADC_PollForConversion+0x46>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80008ba:	687b      	ldr	r3, [r7, #4]
 80008bc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80008be:	f043 0220 	orr.w	r2, r3, #32
 80008c2:	687b      	ldr	r3, [r7, #4]
 80008c4:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 80008c6:	687b      	ldr	r3, [r7, #4]
 80008c8:	2200      	movs	r2, #0
 80008ca:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
    return HAL_ERROR;
 80008ce:	2301      	movs	r3, #1
 80008d0:	e05c      	b.n	800098c <HAL_ADC_PollForConversion+0x100>
  }

  /* Get tick */ 
  tickstart = HAL_GetTick();
 80008d2:	f7ff fec3 	bl	800065c <HAL_GetTick>
 80008d6:	60f8      	str	r0, [r7, #12]

  /* Check End of conversion flag */
  while(!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 80008d8:	e01a      	b.n	8000910 <HAL_ADC_PollForConversion+0x84>
  {
    /* Check if timeout is disabled (set to infinite wait) */
    if(Timeout != HAL_MAX_DELAY)
 80008da:	683b      	ldr	r3, [r7, #0]
 80008dc:	f1b3 3fff 	cmp.w	r3, #4294967295
 80008e0:	d016      	beq.n	8000910 <HAL_ADC_PollForConversion+0x84>
    {
      if((Timeout == 0U) || ((HAL_GetTick() - tickstart ) > Timeout))
 80008e2:	683b      	ldr	r3, [r7, #0]
 80008e4:	2b00      	cmp	r3, #0
 80008e6:	d007      	beq.n	80008f8 <HAL_ADC_PollForConversion+0x6c>
 80008e8:	f7ff feb8 	bl	800065c <HAL_GetTick>
 80008ec:	4602      	mov	r2, r0
 80008ee:	68fb      	ldr	r3, [r7, #12]
 80008f0:	1ad3      	subs	r3, r2, r3
 80008f2:	683a      	ldr	r2, [r7, #0]
 80008f4:	429a      	cmp	r2, r3
 80008f6:	d20b      	bcs.n	8000910 <HAL_ADC_PollForConversion+0x84>
      {
        /* Update ADC state machine to timeout */
        SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 80008f8:	687b      	ldr	r3, [r7, #4]
 80008fa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80008fc:	f043 0204 	orr.w	r2, r3, #4
 8000900:	687b      	ldr	r3, [r7, #4]
 8000902:	641a      	str	r2, [r3, #64]	; 0x40
        
        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 8000904:	687b      	ldr	r3, [r7, #4]
 8000906:	2200      	movs	r2, #0
 8000908:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
        
        return HAL_TIMEOUT;
 800090c:	2303      	movs	r3, #3
 800090e:	e03d      	b.n	800098c <HAL_ADC_PollForConversion+0x100>
  while(!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 8000910:	687b      	ldr	r3, [r7, #4]
 8000912:	681b      	ldr	r3, [r3, #0]
 8000914:	681b      	ldr	r3, [r3, #0]
 8000916:	f003 0302 	and.w	r3, r3, #2
 800091a:	2b02      	cmp	r3, #2
 800091c:	d1dd      	bne.n	80008da <HAL_ADC_PollForConversion+0x4e>
      }
    }
  }
  
  /* Clear regular group conversion flag */
  __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 800091e:	687b      	ldr	r3, [r7, #4]
 8000920:	681b      	ldr	r3, [r3, #0]
 8000922:	f06f 0212 	mvn.w	r2, #18
 8000926:	601a      	str	r2, [r3, #0]
  
  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8000928:	687b      	ldr	r3, [r7, #4]
 800092a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800092c:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 8000930:	687b      	ldr	r3, [r7, #4]
 8000932:	641a      	str	r2, [r3, #64]	; 0x40
  /* by external trigger, continuous mode or scan sequence on going.          */
  /* Note: On STM32F4, there is no independent flag of end of sequence.       */
  /*       The test of scan sequence on going is done either with scan        */
  /*       sequence disabled or with end of conversion flag set to            */
  /*       of end of sequence.                                                */
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8000934:	687b      	ldr	r3, [r7, #4]
 8000936:	681b      	ldr	r3, [r3, #0]
 8000938:	689b      	ldr	r3, [r3, #8]
 800093a:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 800093e:	2b00      	cmp	r3, #0
 8000940:	d123      	bne.n	800098a <HAL_ADC_PollForConversion+0xfe>
     (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8000942:	687b      	ldr	r3, [r7, #4]
 8000944:	7e1b      	ldrb	r3, [r3, #24]
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8000946:	2b00      	cmp	r3, #0
 8000948:	d11f      	bne.n	800098a <HAL_ADC_PollForConversion+0xfe>
     (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 800094a:	687b      	ldr	r3, [r7, #4]
 800094c:	681b      	ldr	r3, [r3, #0]
 800094e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000950:	f403 0370 	and.w	r3, r3, #15728640	; 0xf00000
     (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8000954:	2b00      	cmp	r3, #0
 8000956:	d006      	beq.n	8000966 <HAL_ADC_PollForConversion+0xda>
      HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)  )   )
 8000958:	687b      	ldr	r3, [r7, #4]
 800095a:	681b      	ldr	r3, [r3, #0]
 800095c:	689b      	ldr	r3, [r3, #8]
 800095e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
     (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 8000962:	2b00      	cmp	r3, #0
 8000964:	d111      	bne.n	800098a <HAL_ADC_PollForConversion+0xfe>
  {
    /* Set ADC state */
    CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 8000966:	687b      	ldr	r3, [r7, #4]
 8000968:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800096a:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 800096e:	687b      	ldr	r3, [r7, #4]
 8000970:	641a      	str	r2, [r3, #64]	; 0x40
    
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8000972:	687b      	ldr	r3, [r7, #4]
 8000974:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000976:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800097a:	2b00      	cmp	r3, #0
 800097c:	d105      	bne.n	800098a <HAL_ADC_PollForConversion+0xfe>
    { 
      SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 800097e:	687b      	ldr	r3, [r7, #4]
 8000980:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000982:	f043 0201 	orr.w	r2, r3, #1
 8000986:	687b      	ldr	r3, [r7, #4]
 8000988:	641a      	str	r2, [r3, #64]	; 0x40
    }
  }
  
  /* Return ADC state */
  return HAL_OK;
 800098a:	2300      	movs	r3, #0
}
 800098c:	4618      	mov	r0, r3
 800098e:	3710      	adds	r7, #16
 8000990:	46bd      	mov	sp, r7
 8000992:	bd80      	pop	{r7, pc}

08000994 <HAL_ADC_GetValue>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval Converted value
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef* hadc)
{       
 8000994:	b480      	push	{r7}
 8000996:	b083      	sub	sp, #12
 8000998:	af00      	add	r7, sp, #0
 800099a:	6078      	str	r0, [r7, #4]
  /* Return the selected ADC converted value */ 
  return hadc->Instance->DR;
 800099c:	687b      	ldr	r3, [r7, #4]
 800099e:	681b      	ldr	r3, [r3, #0]
 80009a0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
}
 80009a2:	4618      	mov	r0, r3
 80009a4:	370c      	adds	r7, #12
 80009a6:	46bd      	mov	sp, r7
 80009a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009ac:	4770      	bx	lr
	...

080009b0 <HAL_ADC_ConfigChannel>:
  *         the configuration information for the specified ADC.
  * @param  sConfig ADC configuration structure. 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 80009b0:	b480      	push	{r7}
 80009b2:	b085      	sub	sp, #20
 80009b4:	af00      	add	r7, sp, #0
 80009b6:	6078      	str	r0, [r7, #4]
 80009b8:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 80009ba:	2300      	movs	r3, #0
 80009bc:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 80009be:	687b      	ldr	r3, [r7, #4]
 80009c0:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80009c4:	2b01      	cmp	r3, #1
 80009c6:	d101      	bne.n	80009cc <HAL_ADC_ConfigChannel+0x1c>
 80009c8:	2302      	movs	r3, #2
 80009ca:	e113      	b.n	8000bf4 <HAL_ADC_ConfigChannel+0x244>
 80009cc:	687b      	ldr	r3, [r7, #4]
 80009ce:	2201      	movs	r2, #1
 80009d0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 80009d4:	683b      	ldr	r3, [r7, #0]
 80009d6:	681b      	ldr	r3, [r3, #0]
 80009d8:	2b09      	cmp	r3, #9
 80009da:	d925      	bls.n	8000a28 <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 80009dc:	687b      	ldr	r3, [r7, #4]
 80009de:	681b      	ldr	r3, [r3, #0]
 80009e0:	68d9      	ldr	r1, [r3, #12]
 80009e2:	683b      	ldr	r3, [r7, #0]
 80009e4:	681b      	ldr	r3, [r3, #0]
 80009e6:	b29b      	uxth	r3, r3
 80009e8:	461a      	mov	r2, r3
 80009ea:	4613      	mov	r3, r2
 80009ec:	005b      	lsls	r3, r3, #1
 80009ee:	4413      	add	r3, r2
 80009f0:	3b1e      	subs	r3, #30
 80009f2:	2207      	movs	r2, #7
 80009f4:	fa02 f303 	lsl.w	r3, r2, r3
 80009f8:	43da      	mvns	r2, r3
 80009fa:	687b      	ldr	r3, [r7, #4]
 80009fc:	681b      	ldr	r3, [r3, #0]
 80009fe:	400a      	ands	r2, r1
 8000a00:	60da      	str	r2, [r3, #12]
    
    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 8000a02:	687b      	ldr	r3, [r7, #4]
 8000a04:	681b      	ldr	r3, [r3, #0]
 8000a06:	68d9      	ldr	r1, [r3, #12]
 8000a08:	683b      	ldr	r3, [r7, #0]
 8000a0a:	689a      	ldr	r2, [r3, #8]
 8000a0c:	683b      	ldr	r3, [r7, #0]
 8000a0e:	681b      	ldr	r3, [r3, #0]
 8000a10:	b29b      	uxth	r3, r3
 8000a12:	4618      	mov	r0, r3
 8000a14:	4603      	mov	r3, r0
 8000a16:	005b      	lsls	r3, r3, #1
 8000a18:	4403      	add	r3, r0
 8000a1a:	3b1e      	subs	r3, #30
 8000a1c:	409a      	lsls	r2, r3
 8000a1e:	687b      	ldr	r3, [r7, #4]
 8000a20:	681b      	ldr	r3, [r3, #0]
 8000a22:	430a      	orrs	r2, r1
 8000a24:	60da      	str	r2, [r3, #12]
 8000a26:	e022      	b.n	8000a6e <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 8000a28:	687b      	ldr	r3, [r7, #4]
 8000a2a:	681b      	ldr	r3, [r3, #0]
 8000a2c:	6919      	ldr	r1, [r3, #16]
 8000a2e:	683b      	ldr	r3, [r7, #0]
 8000a30:	681b      	ldr	r3, [r3, #0]
 8000a32:	b29b      	uxth	r3, r3
 8000a34:	461a      	mov	r2, r3
 8000a36:	4613      	mov	r3, r2
 8000a38:	005b      	lsls	r3, r3, #1
 8000a3a:	4413      	add	r3, r2
 8000a3c:	2207      	movs	r2, #7
 8000a3e:	fa02 f303 	lsl.w	r3, r2, r3
 8000a42:	43da      	mvns	r2, r3
 8000a44:	687b      	ldr	r3, [r7, #4]
 8000a46:	681b      	ldr	r3, [r3, #0]
 8000a48:	400a      	ands	r2, r1
 8000a4a:	611a      	str	r2, [r3, #16]
    
    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 8000a4c:	687b      	ldr	r3, [r7, #4]
 8000a4e:	681b      	ldr	r3, [r3, #0]
 8000a50:	6919      	ldr	r1, [r3, #16]
 8000a52:	683b      	ldr	r3, [r7, #0]
 8000a54:	689a      	ldr	r2, [r3, #8]
 8000a56:	683b      	ldr	r3, [r7, #0]
 8000a58:	681b      	ldr	r3, [r3, #0]
 8000a5a:	b29b      	uxth	r3, r3
 8000a5c:	4618      	mov	r0, r3
 8000a5e:	4603      	mov	r3, r0
 8000a60:	005b      	lsls	r3, r3, #1
 8000a62:	4403      	add	r3, r0
 8000a64:	409a      	lsls	r2, r3
 8000a66:	687b      	ldr	r3, [r7, #4]
 8000a68:	681b      	ldr	r3, [r3, #0]
 8000a6a:	430a      	orrs	r2, r1
 8000a6c:	611a      	str	r2, [r3, #16]
  }
  
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8000a6e:	683b      	ldr	r3, [r7, #0]
 8000a70:	685b      	ldr	r3, [r3, #4]
 8000a72:	2b06      	cmp	r3, #6
 8000a74:	d824      	bhi.n	8000ac0 <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 8000a76:	687b      	ldr	r3, [r7, #4]
 8000a78:	681b      	ldr	r3, [r3, #0]
 8000a7a:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8000a7c:	683b      	ldr	r3, [r7, #0]
 8000a7e:	685a      	ldr	r2, [r3, #4]
 8000a80:	4613      	mov	r3, r2
 8000a82:	009b      	lsls	r3, r3, #2
 8000a84:	4413      	add	r3, r2
 8000a86:	3b05      	subs	r3, #5
 8000a88:	221f      	movs	r2, #31
 8000a8a:	fa02 f303 	lsl.w	r3, r2, r3
 8000a8e:	43da      	mvns	r2, r3
 8000a90:	687b      	ldr	r3, [r7, #4]
 8000a92:	681b      	ldr	r3, [r3, #0]
 8000a94:	400a      	ands	r2, r1
 8000a96:	635a      	str	r2, [r3, #52]	; 0x34
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 8000a98:	687b      	ldr	r3, [r7, #4]
 8000a9a:	681b      	ldr	r3, [r3, #0]
 8000a9c:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8000a9e:	683b      	ldr	r3, [r7, #0]
 8000aa0:	681b      	ldr	r3, [r3, #0]
 8000aa2:	b29b      	uxth	r3, r3
 8000aa4:	4618      	mov	r0, r3
 8000aa6:	683b      	ldr	r3, [r7, #0]
 8000aa8:	685a      	ldr	r2, [r3, #4]
 8000aaa:	4613      	mov	r3, r2
 8000aac:	009b      	lsls	r3, r3, #2
 8000aae:	4413      	add	r3, r2
 8000ab0:	3b05      	subs	r3, #5
 8000ab2:	fa00 f203 	lsl.w	r2, r0, r3
 8000ab6:	687b      	ldr	r3, [r7, #4]
 8000ab8:	681b      	ldr	r3, [r3, #0]
 8000aba:	430a      	orrs	r2, r1
 8000abc:	635a      	str	r2, [r3, #52]	; 0x34
 8000abe:	e04c      	b.n	8000b5a <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8000ac0:	683b      	ldr	r3, [r7, #0]
 8000ac2:	685b      	ldr	r3, [r3, #4]
 8000ac4:	2b0c      	cmp	r3, #12
 8000ac6:	d824      	bhi.n	8000b12 <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 8000ac8:	687b      	ldr	r3, [r7, #4]
 8000aca:	681b      	ldr	r3, [r3, #0]
 8000acc:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8000ace:	683b      	ldr	r3, [r7, #0]
 8000ad0:	685a      	ldr	r2, [r3, #4]
 8000ad2:	4613      	mov	r3, r2
 8000ad4:	009b      	lsls	r3, r3, #2
 8000ad6:	4413      	add	r3, r2
 8000ad8:	3b23      	subs	r3, #35	; 0x23
 8000ada:	221f      	movs	r2, #31
 8000adc:	fa02 f303 	lsl.w	r3, r2, r3
 8000ae0:	43da      	mvns	r2, r3
 8000ae2:	687b      	ldr	r3, [r7, #4]
 8000ae4:	681b      	ldr	r3, [r3, #0]
 8000ae6:	400a      	ands	r2, r1
 8000ae8:	631a      	str	r2, [r3, #48]	; 0x30
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 8000aea:	687b      	ldr	r3, [r7, #4]
 8000aec:	681b      	ldr	r3, [r3, #0]
 8000aee:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8000af0:	683b      	ldr	r3, [r7, #0]
 8000af2:	681b      	ldr	r3, [r3, #0]
 8000af4:	b29b      	uxth	r3, r3
 8000af6:	4618      	mov	r0, r3
 8000af8:	683b      	ldr	r3, [r7, #0]
 8000afa:	685a      	ldr	r2, [r3, #4]
 8000afc:	4613      	mov	r3, r2
 8000afe:	009b      	lsls	r3, r3, #2
 8000b00:	4413      	add	r3, r2
 8000b02:	3b23      	subs	r3, #35	; 0x23
 8000b04:	fa00 f203 	lsl.w	r2, r0, r3
 8000b08:	687b      	ldr	r3, [r7, #4]
 8000b0a:	681b      	ldr	r3, [r3, #0]
 8000b0c:	430a      	orrs	r2, r1
 8000b0e:	631a      	str	r2, [r3, #48]	; 0x30
 8000b10:	e023      	b.n	8000b5a <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 8000b12:	687b      	ldr	r3, [r7, #4]
 8000b14:	681b      	ldr	r3, [r3, #0]
 8000b16:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8000b18:	683b      	ldr	r3, [r7, #0]
 8000b1a:	685a      	ldr	r2, [r3, #4]
 8000b1c:	4613      	mov	r3, r2
 8000b1e:	009b      	lsls	r3, r3, #2
 8000b20:	4413      	add	r3, r2
 8000b22:	3b41      	subs	r3, #65	; 0x41
 8000b24:	221f      	movs	r2, #31
 8000b26:	fa02 f303 	lsl.w	r3, r2, r3
 8000b2a:	43da      	mvns	r2, r3
 8000b2c:	687b      	ldr	r3, [r7, #4]
 8000b2e:	681b      	ldr	r3, [r3, #0]
 8000b30:	400a      	ands	r2, r1
 8000b32:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 8000b34:	687b      	ldr	r3, [r7, #4]
 8000b36:	681b      	ldr	r3, [r3, #0]
 8000b38:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8000b3a:	683b      	ldr	r3, [r7, #0]
 8000b3c:	681b      	ldr	r3, [r3, #0]
 8000b3e:	b29b      	uxth	r3, r3
 8000b40:	4618      	mov	r0, r3
 8000b42:	683b      	ldr	r3, [r7, #0]
 8000b44:	685a      	ldr	r2, [r3, #4]
 8000b46:	4613      	mov	r3, r2
 8000b48:	009b      	lsls	r3, r3, #2
 8000b4a:	4413      	add	r3, r2
 8000b4c:	3b41      	subs	r3, #65	; 0x41
 8000b4e:	fa00 f203 	lsl.w	r2, r0, r3
 8000b52:	687b      	ldr	r3, [r7, #4]
 8000b54:	681b      	ldr	r3, [r3, #0]
 8000b56:	430a      	orrs	r2, r1
 8000b58:	62da      	str	r2, [r3, #44]	; 0x2c
  }

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8000b5a:	4b29      	ldr	r3, [pc, #164]	; (8000c00 <HAL_ADC_ConfigChannel+0x250>)
 8000b5c:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 8000b5e:	687b      	ldr	r3, [r7, #4]
 8000b60:	681b      	ldr	r3, [r3, #0]
 8000b62:	4a28      	ldr	r2, [pc, #160]	; (8000c04 <HAL_ADC_ConfigChannel+0x254>)
 8000b64:	4293      	cmp	r3, r2
 8000b66:	d10f      	bne.n	8000b88 <HAL_ADC_ConfigChannel+0x1d8>
 8000b68:	683b      	ldr	r3, [r7, #0]
 8000b6a:	681b      	ldr	r3, [r3, #0]
 8000b6c:	2b12      	cmp	r3, #18
 8000b6e:	d10b      	bne.n	8000b88 <HAL_ADC_ConfigChannel+0x1d8>
  {
    /* Disable the TEMPSENSOR channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/    
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
 8000b70:	68fb      	ldr	r3, [r7, #12]
 8000b72:	685b      	ldr	r3, [r3, #4]
 8000b74:	f423 0200 	bic.w	r2, r3, #8388608	; 0x800000
 8000b78:	68fb      	ldr	r3, [r7, #12]
 8000b7a:	605a      	str	r2, [r3, #4]
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 8000b7c:	68fb      	ldr	r3, [r7, #12]
 8000b7e:	685b      	ldr	r3, [r3, #4]
 8000b80:	f443 0280 	orr.w	r2, r3, #4194304	; 0x400000
 8000b84:	68fb      	ldr	r3, [r7, #12]
 8000b86:	605a      	str	r2, [r3, #4]
  }
  
  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or 
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 8000b88:	687b      	ldr	r3, [r7, #4]
 8000b8a:	681b      	ldr	r3, [r3, #0]
 8000b8c:	4a1d      	ldr	r2, [pc, #116]	; (8000c04 <HAL_ADC_ConfigChannel+0x254>)
 8000b8e:	4293      	cmp	r3, r2
 8000b90:	d12b      	bne.n	8000bea <HAL_ADC_ConfigChannel+0x23a>
 8000b92:	683b      	ldr	r3, [r7, #0]
 8000b94:	681b      	ldr	r3, [r3, #0]
 8000b96:	4a1c      	ldr	r2, [pc, #112]	; (8000c08 <HAL_ADC_ConfigChannel+0x258>)
 8000b98:	4293      	cmp	r3, r2
 8000b9a:	d003      	beq.n	8000ba4 <HAL_ADC_ConfigChannel+0x1f4>
 8000b9c:	683b      	ldr	r3, [r7, #0]
 8000b9e:	681b      	ldr	r3, [r3, #0]
 8000ba0:	2b11      	cmp	r3, #17
 8000ba2:	d122      	bne.n	8000bea <HAL_ADC_ConfigChannel+0x23a>
  {
    /* Disable the VBAT channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
 8000ba4:	68fb      	ldr	r3, [r7, #12]
 8000ba6:	685b      	ldr	r3, [r3, #4]
 8000ba8:	f423 0280 	bic.w	r2, r3, #4194304	; 0x400000
 8000bac:	68fb      	ldr	r3, [r7, #12]
 8000bae:	605a      	str	r2, [r3, #4]
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 8000bb0:	68fb      	ldr	r3, [r7, #12]
 8000bb2:	685b      	ldr	r3, [r3, #4]
 8000bb4:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 8000bb8:	68fb      	ldr	r3, [r7, #12]
 8000bba:	605a      	str	r2, [r3, #4]
    
    if((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR))
 8000bbc:	683b      	ldr	r3, [r7, #0]
 8000bbe:	681b      	ldr	r3, [r3, #0]
 8000bc0:	4a11      	ldr	r2, [pc, #68]	; (8000c08 <HAL_ADC_ConfigChannel+0x258>)
 8000bc2:	4293      	cmp	r3, r2
 8000bc4:	d111      	bne.n	8000bea <HAL_ADC_ConfigChannel+0x23a>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8000bc6:	4b11      	ldr	r3, [pc, #68]	; (8000c0c <HAL_ADC_ConfigChannel+0x25c>)
 8000bc8:	681b      	ldr	r3, [r3, #0]
 8000bca:	4a11      	ldr	r2, [pc, #68]	; (8000c10 <HAL_ADC_ConfigChannel+0x260>)
 8000bcc:	fba2 2303 	umull	r2, r3, r2, r3
 8000bd0:	0c9a      	lsrs	r2, r3, #18
 8000bd2:	4613      	mov	r3, r2
 8000bd4:	009b      	lsls	r3, r3, #2
 8000bd6:	4413      	add	r3, r2
 8000bd8:	005b      	lsls	r3, r3, #1
 8000bda:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 8000bdc:	e002      	b.n	8000be4 <HAL_ADC_ConfigChannel+0x234>
      {
        counter--;
 8000bde:	68bb      	ldr	r3, [r7, #8]
 8000be0:	3b01      	subs	r3, #1
 8000be2:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 8000be4:	68bb      	ldr	r3, [r7, #8]
 8000be6:	2b00      	cmp	r3, #0
 8000be8:	d1f9      	bne.n	8000bde <HAL_ADC_ConfigChannel+0x22e>
      }
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8000bea:	687b      	ldr	r3, [r7, #4]
 8000bec:	2200      	movs	r2, #0
 8000bee:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return HAL_OK;
 8000bf2:	2300      	movs	r3, #0
}
 8000bf4:	4618      	mov	r0, r3
 8000bf6:	3714      	adds	r7, #20
 8000bf8:	46bd      	mov	sp, r7
 8000bfa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bfe:	4770      	bx	lr
 8000c00:	40012300 	.word	0x40012300
 8000c04:	40012000 	.word	0x40012000
 8000c08:	10000012 	.word	0x10000012
 8000c0c:	20000008 	.word	0x20000008
 8000c10:	431bde83 	.word	0x431bde83

08000c14 <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef* hadc)
{
 8000c14:	b480      	push	{r7}
 8000c16:	b085      	sub	sp, #20
 8000c18:	af00      	add	r7, sp, #0
 8000c1a:	6078      	str	r0, [r7, #4]
  
  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8000c1c:	4b79      	ldr	r3, [pc, #484]	; (8000e04 <ADC_Init+0x1f0>)
 8000c1e:	60fb      	str	r3, [r7, #12]
  
  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 8000c20:	68fb      	ldr	r3, [r7, #12]
 8000c22:	685b      	ldr	r3, [r3, #4]
 8000c24:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8000c28:	68fb      	ldr	r3, [r7, #12]
 8000c2a:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 8000c2c:	68fb      	ldr	r3, [r7, #12]
 8000c2e:	685a      	ldr	r2, [r3, #4]
 8000c30:	687b      	ldr	r3, [r7, #4]
 8000c32:	685b      	ldr	r3, [r3, #4]
 8000c34:	431a      	orrs	r2, r3
 8000c36:	68fb      	ldr	r3, [r7, #12]
 8000c38:	605a      	str	r2, [r3, #4]
  
  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 8000c3a:	687b      	ldr	r3, [r7, #4]
 8000c3c:	681b      	ldr	r3, [r3, #0]
 8000c3e:	685a      	ldr	r2, [r3, #4]
 8000c40:	687b      	ldr	r3, [r7, #4]
 8000c42:	681b      	ldr	r3, [r3, #0]
 8000c44:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8000c48:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 8000c4a:	687b      	ldr	r3, [r7, #4]
 8000c4c:	681b      	ldr	r3, [r3, #0]
 8000c4e:	6859      	ldr	r1, [r3, #4]
 8000c50:	687b      	ldr	r3, [r7, #4]
 8000c52:	691b      	ldr	r3, [r3, #16]
 8000c54:	021a      	lsls	r2, r3, #8
 8000c56:	687b      	ldr	r3, [r7, #4]
 8000c58:	681b      	ldr	r3, [r3, #0]
 8000c5a:	430a      	orrs	r2, r1
 8000c5c:	605a      	str	r2, [r3, #4]
  
  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 8000c5e:	687b      	ldr	r3, [r7, #4]
 8000c60:	681b      	ldr	r3, [r3, #0]
 8000c62:	685a      	ldr	r2, [r3, #4]
 8000c64:	687b      	ldr	r3, [r7, #4]
 8000c66:	681b      	ldr	r3, [r3, #0]
 8000c68:	f022 7240 	bic.w	r2, r2, #50331648	; 0x3000000
 8000c6c:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 8000c6e:	687b      	ldr	r3, [r7, #4]
 8000c70:	681b      	ldr	r3, [r3, #0]
 8000c72:	6859      	ldr	r1, [r3, #4]
 8000c74:	687b      	ldr	r3, [r7, #4]
 8000c76:	689a      	ldr	r2, [r3, #8]
 8000c78:	687b      	ldr	r3, [r7, #4]
 8000c7a:	681b      	ldr	r3, [r3, #0]
 8000c7c:	430a      	orrs	r2, r1
 8000c7e:	605a      	str	r2, [r3, #4]
  
  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 8000c80:	687b      	ldr	r3, [r7, #4]
 8000c82:	681b      	ldr	r3, [r3, #0]
 8000c84:	689a      	ldr	r2, [r3, #8]
 8000c86:	687b      	ldr	r3, [r7, #4]
 8000c88:	681b      	ldr	r3, [r3, #0]
 8000c8a:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8000c8e:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 8000c90:	687b      	ldr	r3, [r7, #4]
 8000c92:	681b      	ldr	r3, [r3, #0]
 8000c94:	6899      	ldr	r1, [r3, #8]
 8000c96:	687b      	ldr	r3, [r7, #4]
 8000c98:	68da      	ldr	r2, [r3, #12]
 8000c9a:	687b      	ldr	r3, [r7, #4]
 8000c9c:	681b      	ldr	r3, [r3, #0]
 8000c9e:	430a      	orrs	r2, r1
 8000ca0:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8000ca2:	687b      	ldr	r3, [r7, #4]
 8000ca4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000ca6:	4a58      	ldr	r2, [pc, #352]	; (8000e08 <ADC_Init+0x1f4>)
 8000ca8:	4293      	cmp	r3, r2
 8000caa:	d022      	beq.n	8000cf2 <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8000cac:	687b      	ldr	r3, [r7, #4]
 8000cae:	681b      	ldr	r3, [r3, #0]
 8000cb0:	689a      	ldr	r2, [r3, #8]
 8000cb2:	687b      	ldr	r3, [r7, #4]
 8000cb4:	681b      	ldr	r3, [r3, #0]
 8000cb6:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8000cba:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 8000cbc:	687b      	ldr	r3, [r7, #4]
 8000cbe:	681b      	ldr	r3, [r3, #0]
 8000cc0:	6899      	ldr	r1, [r3, #8]
 8000cc2:	687b      	ldr	r3, [r7, #4]
 8000cc4:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8000cc6:	687b      	ldr	r3, [r7, #4]
 8000cc8:	681b      	ldr	r3, [r3, #0]
 8000cca:	430a      	orrs	r2, r1
 8000ccc:	609a      	str	r2, [r3, #8]
    
    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8000cce:	687b      	ldr	r3, [r7, #4]
 8000cd0:	681b      	ldr	r3, [r3, #0]
 8000cd2:	689a      	ldr	r2, [r3, #8]
 8000cd4:	687b      	ldr	r3, [r7, #4]
 8000cd6:	681b      	ldr	r3, [r3, #0]
 8000cd8:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8000cdc:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 8000cde:	687b      	ldr	r3, [r7, #4]
 8000ce0:	681b      	ldr	r3, [r3, #0]
 8000ce2:	6899      	ldr	r1, [r3, #8]
 8000ce4:	687b      	ldr	r3, [r7, #4]
 8000ce6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8000ce8:	687b      	ldr	r3, [r7, #4]
 8000cea:	681b      	ldr	r3, [r3, #0]
 8000cec:	430a      	orrs	r2, r1
 8000cee:	609a      	str	r2, [r3, #8]
 8000cf0:	e00f      	b.n	8000d12 <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8000cf2:	687b      	ldr	r3, [r7, #4]
 8000cf4:	681b      	ldr	r3, [r3, #0]
 8000cf6:	689a      	ldr	r2, [r3, #8]
 8000cf8:	687b      	ldr	r3, [r7, #4]
 8000cfa:	681b      	ldr	r3, [r3, #0]
 8000cfc:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8000d00:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8000d02:	687b      	ldr	r3, [r7, #4]
 8000d04:	681b      	ldr	r3, [r3, #0]
 8000d06:	689a      	ldr	r2, [r3, #8]
 8000d08:	687b      	ldr	r3, [r7, #4]
 8000d0a:	681b      	ldr	r3, [r3, #0]
 8000d0c:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8000d10:	609a      	str	r2, [r3, #8]
  }
  
  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 8000d12:	687b      	ldr	r3, [r7, #4]
 8000d14:	681b      	ldr	r3, [r3, #0]
 8000d16:	689a      	ldr	r2, [r3, #8]
 8000d18:	687b      	ldr	r3, [r7, #4]
 8000d1a:	681b      	ldr	r3, [r3, #0]
 8000d1c:	f022 0202 	bic.w	r2, r2, #2
 8000d20:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 8000d22:	687b      	ldr	r3, [r7, #4]
 8000d24:	681b      	ldr	r3, [r3, #0]
 8000d26:	6899      	ldr	r1, [r3, #8]
 8000d28:	687b      	ldr	r3, [r7, #4]
 8000d2a:	7e1b      	ldrb	r3, [r3, #24]
 8000d2c:	005a      	lsls	r2, r3, #1
 8000d2e:	687b      	ldr	r3, [r7, #4]
 8000d30:	681b      	ldr	r3, [r3, #0]
 8000d32:	430a      	orrs	r2, r1
 8000d34:	609a      	str	r2, [r3, #8]
  
  if(hadc->Init.DiscontinuousConvMode != DISABLE)
 8000d36:	687b      	ldr	r3, [r7, #4]
 8000d38:	f893 3020 	ldrb.w	r3, [r3, #32]
 8000d3c:	2b00      	cmp	r3, #0
 8000d3e:	d01b      	beq.n	8000d78 <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));
  
    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 8000d40:	687b      	ldr	r3, [r7, #4]
 8000d42:	681b      	ldr	r3, [r3, #0]
 8000d44:	685a      	ldr	r2, [r3, #4]
 8000d46:	687b      	ldr	r3, [r7, #4]
 8000d48:	681b      	ldr	r3, [r3, #0]
 8000d4a:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8000d4e:	605a      	str	r2, [r3, #4]
    
    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 8000d50:	687b      	ldr	r3, [r7, #4]
 8000d52:	681b      	ldr	r3, [r3, #0]
 8000d54:	685a      	ldr	r2, [r3, #4]
 8000d56:	687b      	ldr	r3, [r7, #4]
 8000d58:	681b      	ldr	r3, [r3, #0]
 8000d5a:	f422 4260 	bic.w	r2, r2, #57344	; 0xe000
 8000d5e:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 8000d60:	687b      	ldr	r3, [r7, #4]
 8000d62:	681b      	ldr	r3, [r3, #0]
 8000d64:	6859      	ldr	r1, [r3, #4]
 8000d66:	687b      	ldr	r3, [r7, #4]
 8000d68:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000d6a:	3b01      	subs	r3, #1
 8000d6c:	035a      	lsls	r2, r3, #13
 8000d6e:	687b      	ldr	r3, [r7, #4]
 8000d70:	681b      	ldr	r3, [r3, #0]
 8000d72:	430a      	orrs	r2, r1
 8000d74:	605a      	str	r2, [r3, #4]
 8000d76:	e007      	b.n	8000d88 <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 8000d78:	687b      	ldr	r3, [r7, #4]
 8000d7a:	681b      	ldr	r3, [r3, #0]
 8000d7c:	685a      	ldr	r2, [r3, #4]
 8000d7e:	687b      	ldr	r3, [r7, #4]
 8000d80:	681b      	ldr	r3, [r3, #0]
 8000d82:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8000d86:	605a      	str	r2, [r3, #4]
  }
  
  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 8000d88:	687b      	ldr	r3, [r7, #4]
 8000d8a:	681b      	ldr	r3, [r3, #0]
 8000d8c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8000d8e:	687b      	ldr	r3, [r7, #4]
 8000d90:	681b      	ldr	r3, [r3, #0]
 8000d92:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
 8000d96:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 8000d98:	687b      	ldr	r3, [r7, #4]
 8000d9a:	681b      	ldr	r3, [r3, #0]
 8000d9c:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8000d9e:	687b      	ldr	r3, [r7, #4]
 8000da0:	69db      	ldr	r3, [r3, #28]
 8000da2:	3b01      	subs	r3, #1
 8000da4:	051a      	lsls	r2, r3, #20
 8000da6:	687b      	ldr	r3, [r7, #4]
 8000da8:	681b      	ldr	r3, [r3, #0]
 8000daa:	430a      	orrs	r2, r1
 8000dac:	62da      	str	r2, [r3, #44]	; 0x2c
  
  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 8000dae:	687b      	ldr	r3, [r7, #4]
 8000db0:	681b      	ldr	r3, [r3, #0]
 8000db2:	689a      	ldr	r2, [r3, #8]
 8000db4:	687b      	ldr	r3, [r7, #4]
 8000db6:	681b      	ldr	r3, [r3, #0]
 8000db8:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 8000dbc:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 8000dbe:	687b      	ldr	r3, [r7, #4]
 8000dc0:	681b      	ldr	r3, [r3, #0]
 8000dc2:	6899      	ldr	r1, [r3, #8]
 8000dc4:	687b      	ldr	r3, [r7, #4]
 8000dc6:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8000dca:	025a      	lsls	r2, r3, #9
 8000dcc:	687b      	ldr	r3, [r7, #4]
 8000dce:	681b      	ldr	r3, [r3, #0]
 8000dd0:	430a      	orrs	r2, r1
 8000dd2:	609a      	str	r2, [r3, #8]
  
  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 8000dd4:	687b      	ldr	r3, [r7, #4]
 8000dd6:	681b      	ldr	r3, [r3, #0]
 8000dd8:	689a      	ldr	r2, [r3, #8]
 8000dda:	687b      	ldr	r3, [r7, #4]
 8000ddc:	681b      	ldr	r3, [r3, #0]
 8000dde:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8000de2:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 8000de4:	687b      	ldr	r3, [r7, #4]
 8000de6:	681b      	ldr	r3, [r3, #0]
 8000de8:	6899      	ldr	r1, [r3, #8]
 8000dea:	687b      	ldr	r3, [r7, #4]
 8000dec:	695b      	ldr	r3, [r3, #20]
 8000dee:	029a      	lsls	r2, r3, #10
 8000df0:	687b      	ldr	r3, [r7, #4]
 8000df2:	681b      	ldr	r3, [r3, #0]
 8000df4:	430a      	orrs	r2, r1
 8000df6:	609a      	str	r2, [r3, #8]
}
 8000df8:	bf00      	nop
 8000dfa:	3714      	adds	r7, #20
 8000dfc:	46bd      	mov	sp, r7
 8000dfe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e02:	4770      	bx	lr
 8000e04:	40012300 	.word	0x40012300
 8000e08:	0f000001 	.word	0x0f000001

08000e0c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000e0c:	b480      	push	{r7}
 8000e0e:	b085      	sub	sp, #20
 8000e10:	af00      	add	r7, sp, #0
 8000e12:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000e14:	687b      	ldr	r3, [r7, #4]
 8000e16:	f003 0307 	and.w	r3, r3, #7
 8000e1a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000e1c:	4b0c      	ldr	r3, [pc, #48]	; (8000e50 <__NVIC_SetPriorityGrouping+0x44>)
 8000e1e:	68db      	ldr	r3, [r3, #12]
 8000e20:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000e22:	68ba      	ldr	r2, [r7, #8]
 8000e24:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8000e28:	4013      	ands	r3, r2
 8000e2a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000e2c:	68fb      	ldr	r3, [r7, #12]
 8000e2e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000e30:	68bb      	ldr	r3, [r7, #8]
 8000e32:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000e34:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8000e38:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000e3c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000e3e:	4a04      	ldr	r2, [pc, #16]	; (8000e50 <__NVIC_SetPriorityGrouping+0x44>)
 8000e40:	68bb      	ldr	r3, [r7, #8]
 8000e42:	60d3      	str	r3, [r2, #12]
}
 8000e44:	bf00      	nop
 8000e46:	3714      	adds	r7, #20
 8000e48:	46bd      	mov	sp, r7
 8000e4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e4e:	4770      	bx	lr
 8000e50:	e000ed00 	.word	0xe000ed00

08000e54 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000e54:	b480      	push	{r7}
 8000e56:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000e58:	4b04      	ldr	r3, [pc, #16]	; (8000e6c <__NVIC_GetPriorityGrouping+0x18>)
 8000e5a:	68db      	ldr	r3, [r3, #12]
 8000e5c:	0a1b      	lsrs	r3, r3, #8
 8000e5e:	f003 0307 	and.w	r3, r3, #7
}
 8000e62:	4618      	mov	r0, r3
 8000e64:	46bd      	mov	sp, r7
 8000e66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e6a:	4770      	bx	lr
 8000e6c:	e000ed00 	.word	0xe000ed00

08000e70 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000e70:	b480      	push	{r7}
 8000e72:	b083      	sub	sp, #12
 8000e74:	af00      	add	r7, sp, #0
 8000e76:	4603      	mov	r3, r0
 8000e78:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000e7a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000e7e:	2b00      	cmp	r3, #0
 8000e80:	db0b      	blt.n	8000e9a <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000e82:	79fb      	ldrb	r3, [r7, #7]
 8000e84:	f003 021f 	and.w	r2, r3, #31
 8000e88:	4907      	ldr	r1, [pc, #28]	; (8000ea8 <__NVIC_EnableIRQ+0x38>)
 8000e8a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000e8e:	095b      	lsrs	r3, r3, #5
 8000e90:	2001      	movs	r0, #1
 8000e92:	fa00 f202 	lsl.w	r2, r0, r2
 8000e96:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8000e9a:	bf00      	nop
 8000e9c:	370c      	adds	r7, #12
 8000e9e:	46bd      	mov	sp, r7
 8000ea0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ea4:	4770      	bx	lr
 8000ea6:	bf00      	nop
 8000ea8:	e000e100 	.word	0xe000e100

08000eac <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000eac:	b480      	push	{r7}
 8000eae:	b083      	sub	sp, #12
 8000eb0:	af00      	add	r7, sp, #0
 8000eb2:	4603      	mov	r3, r0
 8000eb4:	6039      	str	r1, [r7, #0]
 8000eb6:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000eb8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000ebc:	2b00      	cmp	r3, #0
 8000ebe:	db0a      	blt.n	8000ed6 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000ec0:	683b      	ldr	r3, [r7, #0]
 8000ec2:	b2da      	uxtb	r2, r3
 8000ec4:	490c      	ldr	r1, [pc, #48]	; (8000ef8 <__NVIC_SetPriority+0x4c>)
 8000ec6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000eca:	0112      	lsls	r2, r2, #4
 8000ecc:	b2d2      	uxtb	r2, r2
 8000ece:	440b      	add	r3, r1
 8000ed0:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000ed4:	e00a      	b.n	8000eec <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000ed6:	683b      	ldr	r3, [r7, #0]
 8000ed8:	b2da      	uxtb	r2, r3
 8000eda:	4908      	ldr	r1, [pc, #32]	; (8000efc <__NVIC_SetPriority+0x50>)
 8000edc:	79fb      	ldrb	r3, [r7, #7]
 8000ede:	f003 030f 	and.w	r3, r3, #15
 8000ee2:	3b04      	subs	r3, #4
 8000ee4:	0112      	lsls	r2, r2, #4
 8000ee6:	b2d2      	uxtb	r2, r2
 8000ee8:	440b      	add	r3, r1
 8000eea:	761a      	strb	r2, [r3, #24]
}
 8000eec:	bf00      	nop
 8000eee:	370c      	adds	r7, #12
 8000ef0:	46bd      	mov	sp, r7
 8000ef2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ef6:	4770      	bx	lr
 8000ef8:	e000e100 	.word	0xe000e100
 8000efc:	e000ed00 	.word	0xe000ed00

08000f00 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000f00:	b480      	push	{r7}
 8000f02:	b089      	sub	sp, #36	; 0x24
 8000f04:	af00      	add	r7, sp, #0
 8000f06:	60f8      	str	r0, [r7, #12]
 8000f08:	60b9      	str	r1, [r7, #8]
 8000f0a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000f0c:	68fb      	ldr	r3, [r7, #12]
 8000f0e:	f003 0307 	and.w	r3, r3, #7
 8000f12:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000f14:	69fb      	ldr	r3, [r7, #28]
 8000f16:	f1c3 0307 	rsb	r3, r3, #7
 8000f1a:	2b04      	cmp	r3, #4
 8000f1c:	bf28      	it	cs
 8000f1e:	2304      	movcs	r3, #4
 8000f20:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000f22:	69fb      	ldr	r3, [r7, #28]
 8000f24:	3304      	adds	r3, #4
 8000f26:	2b06      	cmp	r3, #6
 8000f28:	d902      	bls.n	8000f30 <NVIC_EncodePriority+0x30>
 8000f2a:	69fb      	ldr	r3, [r7, #28]
 8000f2c:	3b03      	subs	r3, #3
 8000f2e:	e000      	b.n	8000f32 <NVIC_EncodePriority+0x32>
 8000f30:	2300      	movs	r3, #0
 8000f32:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000f34:	f04f 32ff 	mov.w	r2, #4294967295
 8000f38:	69bb      	ldr	r3, [r7, #24]
 8000f3a:	fa02 f303 	lsl.w	r3, r2, r3
 8000f3e:	43da      	mvns	r2, r3
 8000f40:	68bb      	ldr	r3, [r7, #8]
 8000f42:	401a      	ands	r2, r3
 8000f44:	697b      	ldr	r3, [r7, #20]
 8000f46:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000f48:	f04f 31ff 	mov.w	r1, #4294967295
 8000f4c:	697b      	ldr	r3, [r7, #20]
 8000f4e:	fa01 f303 	lsl.w	r3, r1, r3
 8000f52:	43d9      	mvns	r1, r3
 8000f54:	687b      	ldr	r3, [r7, #4]
 8000f56:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000f58:	4313      	orrs	r3, r2
         );
}
 8000f5a:	4618      	mov	r0, r3
 8000f5c:	3724      	adds	r7, #36	; 0x24
 8000f5e:	46bd      	mov	sp, r7
 8000f60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f64:	4770      	bx	lr
	...

08000f68 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000f68:	b580      	push	{r7, lr}
 8000f6a:	b082      	sub	sp, #8
 8000f6c:	af00      	add	r7, sp, #0
 8000f6e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000f70:	687b      	ldr	r3, [r7, #4]
 8000f72:	3b01      	subs	r3, #1
 8000f74:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8000f78:	d301      	bcc.n	8000f7e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8000f7a:	2301      	movs	r3, #1
 8000f7c:	e00f      	b.n	8000f9e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000f7e:	4a0a      	ldr	r2, [pc, #40]	; (8000fa8 <SysTick_Config+0x40>)
 8000f80:	687b      	ldr	r3, [r7, #4]
 8000f82:	3b01      	subs	r3, #1
 8000f84:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8000f86:	210f      	movs	r1, #15
 8000f88:	f04f 30ff 	mov.w	r0, #4294967295
 8000f8c:	f7ff ff8e 	bl	8000eac <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000f90:	4b05      	ldr	r3, [pc, #20]	; (8000fa8 <SysTick_Config+0x40>)
 8000f92:	2200      	movs	r2, #0
 8000f94:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000f96:	4b04      	ldr	r3, [pc, #16]	; (8000fa8 <SysTick_Config+0x40>)
 8000f98:	2207      	movs	r2, #7
 8000f9a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000f9c:	2300      	movs	r3, #0
}
 8000f9e:	4618      	mov	r0, r3
 8000fa0:	3708      	adds	r7, #8
 8000fa2:	46bd      	mov	sp, r7
 8000fa4:	bd80      	pop	{r7, pc}
 8000fa6:	bf00      	nop
 8000fa8:	e000e010 	.word	0xe000e010

08000fac <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000fac:	b580      	push	{r7, lr}
 8000fae:	b082      	sub	sp, #8
 8000fb0:	af00      	add	r7, sp, #0
 8000fb2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000fb4:	6878      	ldr	r0, [r7, #4]
 8000fb6:	f7ff ff29 	bl	8000e0c <__NVIC_SetPriorityGrouping>
}
 8000fba:	bf00      	nop
 8000fbc:	3708      	adds	r7, #8
 8000fbe:	46bd      	mov	sp, r7
 8000fc0:	bd80      	pop	{r7, pc}

08000fc2 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8000fc2:	b580      	push	{r7, lr}
 8000fc4:	b086      	sub	sp, #24
 8000fc6:	af00      	add	r7, sp, #0
 8000fc8:	4603      	mov	r3, r0
 8000fca:	60b9      	str	r1, [r7, #8]
 8000fcc:	607a      	str	r2, [r7, #4]
 8000fce:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8000fd0:	2300      	movs	r3, #0
 8000fd2:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8000fd4:	f7ff ff3e 	bl	8000e54 <__NVIC_GetPriorityGrouping>
 8000fd8:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000fda:	687a      	ldr	r2, [r7, #4]
 8000fdc:	68b9      	ldr	r1, [r7, #8]
 8000fde:	6978      	ldr	r0, [r7, #20]
 8000fe0:	f7ff ff8e 	bl	8000f00 <NVIC_EncodePriority>
 8000fe4:	4602      	mov	r2, r0
 8000fe6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000fea:	4611      	mov	r1, r2
 8000fec:	4618      	mov	r0, r3
 8000fee:	f7ff ff5d 	bl	8000eac <__NVIC_SetPriority>
}
 8000ff2:	bf00      	nop
 8000ff4:	3718      	adds	r7, #24
 8000ff6:	46bd      	mov	sp, r7
 8000ff8:	bd80      	pop	{r7, pc}

08000ffa <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000ffa:	b580      	push	{r7, lr}
 8000ffc:	b082      	sub	sp, #8
 8000ffe:	af00      	add	r7, sp, #0
 8001000:	4603      	mov	r3, r0
 8001002:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001004:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001008:	4618      	mov	r0, r3
 800100a:	f7ff ff31 	bl	8000e70 <__NVIC_EnableIRQ>
}
 800100e:	bf00      	nop
 8001010:	3708      	adds	r7, #8
 8001012:	46bd      	mov	sp, r7
 8001014:	bd80      	pop	{r7, pc}

08001016 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001016:	b580      	push	{r7, lr}
 8001018:	b082      	sub	sp, #8
 800101a:	af00      	add	r7, sp, #0
 800101c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800101e:	6878      	ldr	r0, [r7, #4]
 8001020:	f7ff ffa2 	bl	8000f68 <SysTick_Config>
 8001024:	4603      	mov	r3, r0
}
 8001026:	4618      	mov	r0, r3
 8001028:	3708      	adds	r7, #8
 800102a:	46bd      	mov	sp, r7
 800102c:	bd80      	pop	{r7, pc}

0800102e <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 800102e:	b480      	push	{r7}
 8001030:	b083      	sub	sp, #12
 8001032:	af00      	add	r7, sp, #0
 8001034:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8001036:	687b      	ldr	r3, [r7, #4]
 8001038:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 800103c:	b2db      	uxtb	r3, r3
 800103e:	2b02      	cmp	r3, #2
 8001040:	d004      	beq.n	800104c <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001042:	687b      	ldr	r3, [r7, #4]
 8001044:	2280      	movs	r2, #128	; 0x80
 8001046:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 8001048:	2301      	movs	r3, #1
 800104a:	e00c      	b.n	8001066 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 800104c:	687b      	ldr	r3, [r7, #4]
 800104e:	2205      	movs	r2, #5
 8001050:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8001054:	687b      	ldr	r3, [r7, #4]
 8001056:	681b      	ldr	r3, [r3, #0]
 8001058:	681a      	ldr	r2, [r3, #0]
 800105a:	687b      	ldr	r3, [r7, #4]
 800105c:	681b      	ldr	r3, [r3, #0]
 800105e:	f022 0201 	bic.w	r2, r2, #1
 8001062:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8001064:	2300      	movs	r3, #0
}
 8001066:	4618      	mov	r0, r3
 8001068:	370c      	adds	r7, #12
 800106a:	46bd      	mov	sp, r7
 800106c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001070:	4770      	bx	lr
	...

08001074 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001074:	b480      	push	{r7}
 8001076:	b089      	sub	sp, #36	; 0x24
 8001078:	af00      	add	r7, sp, #0
 800107a:	6078      	str	r0, [r7, #4]
 800107c:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 800107e:	2300      	movs	r3, #0
 8001080:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8001082:	2300      	movs	r3, #0
 8001084:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8001086:	2300      	movs	r3, #0
 8001088:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 800108a:	2300      	movs	r3, #0
 800108c:	61fb      	str	r3, [r7, #28]
 800108e:	e159      	b.n	8001344 <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8001090:	2201      	movs	r2, #1
 8001092:	69fb      	ldr	r3, [r7, #28]
 8001094:	fa02 f303 	lsl.w	r3, r2, r3
 8001098:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800109a:	683b      	ldr	r3, [r7, #0]
 800109c:	681b      	ldr	r3, [r3, #0]
 800109e:	697a      	ldr	r2, [r7, #20]
 80010a0:	4013      	ands	r3, r2
 80010a2:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 80010a4:	693a      	ldr	r2, [r7, #16]
 80010a6:	697b      	ldr	r3, [r7, #20]
 80010a8:	429a      	cmp	r2, r3
 80010aa:	f040 8148 	bne.w	800133e <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80010ae:	683b      	ldr	r3, [r7, #0]
 80010b0:	685b      	ldr	r3, [r3, #4]
 80010b2:	2b01      	cmp	r3, #1
 80010b4:	d00b      	beq.n	80010ce <HAL_GPIO_Init+0x5a>
 80010b6:	683b      	ldr	r3, [r7, #0]
 80010b8:	685b      	ldr	r3, [r3, #4]
 80010ba:	2b02      	cmp	r3, #2
 80010bc:	d007      	beq.n	80010ce <HAL_GPIO_Init+0x5a>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80010be:	683b      	ldr	r3, [r7, #0]
 80010c0:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80010c2:	2b11      	cmp	r3, #17
 80010c4:	d003      	beq.n	80010ce <HAL_GPIO_Init+0x5a>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80010c6:	683b      	ldr	r3, [r7, #0]
 80010c8:	685b      	ldr	r3, [r3, #4]
 80010ca:	2b12      	cmp	r3, #18
 80010cc:	d130      	bne.n	8001130 <HAL_GPIO_Init+0xbc>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 80010ce:	687b      	ldr	r3, [r7, #4]
 80010d0:	689b      	ldr	r3, [r3, #8]
 80010d2:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 80010d4:	69fb      	ldr	r3, [r7, #28]
 80010d6:	005b      	lsls	r3, r3, #1
 80010d8:	2203      	movs	r2, #3
 80010da:	fa02 f303 	lsl.w	r3, r2, r3
 80010de:	43db      	mvns	r3, r3
 80010e0:	69ba      	ldr	r2, [r7, #24]
 80010e2:	4013      	ands	r3, r2
 80010e4:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80010e6:	683b      	ldr	r3, [r7, #0]
 80010e8:	68da      	ldr	r2, [r3, #12]
 80010ea:	69fb      	ldr	r3, [r7, #28]
 80010ec:	005b      	lsls	r3, r3, #1
 80010ee:	fa02 f303 	lsl.w	r3, r2, r3
 80010f2:	69ba      	ldr	r2, [r7, #24]
 80010f4:	4313      	orrs	r3, r2
 80010f6:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80010f8:	687b      	ldr	r3, [r7, #4]
 80010fa:	69ba      	ldr	r2, [r7, #24]
 80010fc:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80010fe:	687b      	ldr	r3, [r7, #4]
 8001100:	685b      	ldr	r3, [r3, #4]
 8001102:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8001104:	2201      	movs	r2, #1
 8001106:	69fb      	ldr	r3, [r7, #28]
 8001108:	fa02 f303 	lsl.w	r3, r2, r3
 800110c:	43db      	mvns	r3, r3
 800110e:	69ba      	ldr	r2, [r7, #24]
 8001110:	4013      	ands	r3, r2
 8001112:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 8001114:	683b      	ldr	r3, [r7, #0]
 8001116:	685b      	ldr	r3, [r3, #4]
 8001118:	091b      	lsrs	r3, r3, #4
 800111a:	f003 0201 	and.w	r2, r3, #1
 800111e:	69fb      	ldr	r3, [r7, #28]
 8001120:	fa02 f303 	lsl.w	r3, r2, r3
 8001124:	69ba      	ldr	r2, [r7, #24]
 8001126:	4313      	orrs	r3, r2
 8001128:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 800112a:	687b      	ldr	r3, [r7, #4]
 800112c:	69ba      	ldr	r2, [r7, #24]
 800112e:	605a      	str	r2, [r3, #4]
       }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8001130:	687b      	ldr	r3, [r7, #4]
 8001132:	68db      	ldr	r3, [r3, #12]
 8001134:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8001136:	69fb      	ldr	r3, [r7, #28]
 8001138:	005b      	lsls	r3, r3, #1
 800113a:	2203      	movs	r2, #3
 800113c:	fa02 f303 	lsl.w	r3, r2, r3
 8001140:	43db      	mvns	r3, r3
 8001142:	69ba      	ldr	r2, [r7, #24]
 8001144:	4013      	ands	r3, r2
 8001146:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8001148:	683b      	ldr	r3, [r7, #0]
 800114a:	689a      	ldr	r2, [r3, #8]
 800114c:	69fb      	ldr	r3, [r7, #28]
 800114e:	005b      	lsls	r3, r3, #1
 8001150:	fa02 f303 	lsl.w	r3, r2, r3
 8001154:	69ba      	ldr	r2, [r7, #24]
 8001156:	4313      	orrs	r3, r2
 8001158:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 800115a:	687b      	ldr	r3, [r7, #4]
 800115c:	69ba      	ldr	r2, [r7, #24]
 800115e:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8001160:	683b      	ldr	r3, [r7, #0]
 8001162:	685b      	ldr	r3, [r3, #4]
 8001164:	2b02      	cmp	r3, #2
 8001166:	d003      	beq.n	8001170 <HAL_GPIO_Init+0xfc>
 8001168:	683b      	ldr	r3, [r7, #0]
 800116a:	685b      	ldr	r3, [r3, #4]
 800116c:	2b12      	cmp	r3, #18
 800116e:	d123      	bne.n	80011b8 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8001170:	69fb      	ldr	r3, [r7, #28]
 8001172:	08da      	lsrs	r2, r3, #3
 8001174:	687b      	ldr	r3, [r7, #4]
 8001176:	3208      	adds	r2, #8
 8001178:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800117c:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 800117e:	69fb      	ldr	r3, [r7, #28]
 8001180:	f003 0307 	and.w	r3, r3, #7
 8001184:	009b      	lsls	r3, r3, #2
 8001186:	220f      	movs	r2, #15
 8001188:	fa02 f303 	lsl.w	r3, r2, r3
 800118c:	43db      	mvns	r3, r3
 800118e:	69ba      	ldr	r2, [r7, #24]
 8001190:	4013      	ands	r3, r2
 8001192:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8001194:	683b      	ldr	r3, [r7, #0]
 8001196:	691a      	ldr	r2, [r3, #16]
 8001198:	69fb      	ldr	r3, [r7, #28]
 800119a:	f003 0307 	and.w	r3, r3, #7
 800119e:	009b      	lsls	r3, r3, #2
 80011a0:	fa02 f303 	lsl.w	r3, r2, r3
 80011a4:	69ba      	ldr	r2, [r7, #24]
 80011a6:	4313      	orrs	r3, r2
 80011a8:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 80011aa:	69fb      	ldr	r3, [r7, #28]
 80011ac:	08da      	lsrs	r2, r3, #3
 80011ae:	687b      	ldr	r3, [r7, #4]
 80011b0:	3208      	adds	r2, #8
 80011b2:	69b9      	ldr	r1, [r7, #24]
 80011b4:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80011b8:	687b      	ldr	r3, [r7, #4]
 80011ba:	681b      	ldr	r3, [r3, #0]
 80011bc:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80011be:	69fb      	ldr	r3, [r7, #28]
 80011c0:	005b      	lsls	r3, r3, #1
 80011c2:	2203      	movs	r2, #3
 80011c4:	fa02 f303 	lsl.w	r3, r2, r3
 80011c8:	43db      	mvns	r3, r3
 80011ca:	69ba      	ldr	r2, [r7, #24]
 80011cc:	4013      	ands	r3, r2
 80011ce:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80011d0:	683b      	ldr	r3, [r7, #0]
 80011d2:	685b      	ldr	r3, [r3, #4]
 80011d4:	f003 0203 	and.w	r2, r3, #3
 80011d8:	69fb      	ldr	r3, [r7, #28]
 80011da:	005b      	lsls	r3, r3, #1
 80011dc:	fa02 f303 	lsl.w	r3, r2, r3
 80011e0:	69ba      	ldr	r2, [r7, #24]
 80011e2:	4313      	orrs	r3, r2
 80011e4:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80011e6:	687b      	ldr	r3, [r7, #4]
 80011e8:	69ba      	ldr	r2, [r7, #24]
 80011ea:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 80011ec:	683b      	ldr	r3, [r7, #0]
 80011ee:	685b      	ldr	r3, [r3, #4]
 80011f0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80011f4:	2b00      	cmp	r3, #0
 80011f6:	f000 80a2 	beq.w	800133e <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80011fa:	2300      	movs	r3, #0
 80011fc:	60fb      	str	r3, [r7, #12]
 80011fe:	4b56      	ldr	r3, [pc, #344]	; (8001358 <HAL_GPIO_Init+0x2e4>)
 8001200:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001202:	4a55      	ldr	r2, [pc, #340]	; (8001358 <HAL_GPIO_Init+0x2e4>)
 8001204:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001208:	6453      	str	r3, [r2, #68]	; 0x44
 800120a:	4b53      	ldr	r3, [pc, #332]	; (8001358 <HAL_GPIO_Init+0x2e4>)
 800120c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800120e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001212:	60fb      	str	r3, [r7, #12]
 8001214:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8001216:	4a51      	ldr	r2, [pc, #324]	; (800135c <HAL_GPIO_Init+0x2e8>)
 8001218:	69fb      	ldr	r3, [r7, #28]
 800121a:	089b      	lsrs	r3, r3, #2
 800121c:	3302      	adds	r3, #2
 800121e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001222:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8001224:	69fb      	ldr	r3, [r7, #28]
 8001226:	f003 0303 	and.w	r3, r3, #3
 800122a:	009b      	lsls	r3, r3, #2
 800122c:	220f      	movs	r2, #15
 800122e:	fa02 f303 	lsl.w	r3, r2, r3
 8001232:	43db      	mvns	r3, r3
 8001234:	69ba      	ldr	r2, [r7, #24]
 8001236:	4013      	ands	r3, r2
 8001238:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 800123a:	687b      	ldr	r3, [r7, #4]
 800123c:	4a48      	ldr	r2, [pc, #288]	; (8001360 <HAL_GPIO_Init+0x2ec>)
 800123e:	4293      	cmp	r3, r2
 8001240:	d019      	beq.n	8001276 <HAL_GPIO_Init+0x202>
 8001242:	687b      	ldr	r3, [r7, #4]
 8001244:	4a47      	ldr	r2, [pc, #284]	; (8001364 <HAL_GPIO_Init+0x2f0>)
 8001246:	4293      	cmp	r3, r2
 8001248:	d013      	beq.n	8001272 <HAL_GPIO_Init+0x1fe>
 800124a:	687b      	ldr	r3, [r7, #4]
 800124c:	4a46      	ldr	r2, [pc, #280]	; (8001368 <HAL_GPIO_Init+0x2f4>)
 800124e:	4293      	cmp	r3, r2
 8001250:	d00d      	beq.n	800126e <HAL_GPIO_Init+0x1fa>
 8001252:	687b      	ldr	r3, [r7, #4]
 8001254:	4a45      	ldr	r2, [pc, #276]	; (800136c <HAL_GPIO_Init+0x2f8>)
 8001256:	4293      	cmp	r3, r2
 8001258:	d007      	beq.n	800126a <HAL_GPIO_Init+0x1f6>
 800125a:	687b      	ldr	r3, [r7, #4]
 800125c:	4a44      	ldr	r2, [pc, #272]	; (8001370 <HAL_GPIO_Init+0x2fc>)
 800125e:	4293      	cmp	r3, r2
 8001260:	d101      	bne.n	8001266 <HAL_GPIO_Init+0x1f2>
 8001262:	2304      	movs	r3, #4
 8001264:	e008      	b.n	8001278 <HAL_GPIO_Init+0x204>
 8001266:	2307      	movs	r3, #7
 8001268:	e006      	b.n	8001278 <HAL_GPIO_Init+0x204>
 800126a:	2303      	movs	r3, #3
 800126c:	e004      	b.n	8001278 <HAL_GPIO_Init+0x204>
 800126e:	2302      	movs	r3, #2
 8001270:	e002      	b.n	8001278 <HAL_GPIO_Init+0x204>
 8001272:	2301      	movs	r3, #1
 8001274:	e000      	b.n	8001278 <HAL_GPIO_Init+0x204>
 8001276:	2300      	movs	r3, #0
 8001278:	69fa      	ldr	r2, [r7, #28]
 800127a:	f002 0203 	and.w	r2, r2, #3
 800127e:	0092      	lsls	r2, r2, #2
 8001280:	4093      	lsls	r3, r2
 8001282:	69ba      	ldr	r2, [r7, #24]
 8001284:	4313      	orrs	r3, r2
 8001286:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8001288:	4934      	ldr	r1, [pc, #208]	; (800135c <HAL_GPIO_Init+0x2e8>)
 800128a:	69fb      	ldr	r3, [r7, #28]
 800128c:	089b      	lsrs	r3, r3, #2
 800128e:	3302      	adds	r3, #2
 8001290:	69ba      	ldr	r2, [r7, #24]
 8001292:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8001296:	4b37      	ldr	r3, [pc, #220]	; (8001374 <HAL_GPIO_Init+0x300>)
 8001298:	681b      	ldr	r3, [r3, #0]
 800129a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800129c:	693b      	ldr	r3, [r7, #16]
 800129e:	43db      	mvns	r3, r3
 80012a0:	69ba      	ldr	r2, [r7, #24]
 80012a2:	4013      	ands	r3, r2
 80012a4:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 80012a6:	683b      	ldr	r3, [r7, #0]
 80012a8:	685b      	ldr	r3, [r3, #4]
 80012aa:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80012ae:	2b00      	cmp	r3, #0
 80012b0:	d003      	beq.n	80012ba <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 80012b2:	69ba      	ldr	r2, [r7, #24]
 80012b4:	693b      	ldr	r3, [r7, #16]
 80012b6:	4313      	orrs	r3, r2
 80012b8:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 80012ba:	4a2e      	ldr	r2, [pc, #184]	; (8001374 <HAL_GPIO_Init+0x300>)
 80012bc:	69bb      	ldr	r3, [r7, #24]
 80012be:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 80012c0:	4b2c      	ldr	r3, [pc, #176]	; (8001374 <HAL_GPIO_Init+0x300>)
 80012c2:	685b      	ldr	r3, [r3, #4]
 80012c4:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80012c6:	693b      	ldr	r3, [r7, #16]
 80012c8:	43db      	mvns	r3, r3
 80012ca:	69ba      	ldr	r2, [r7, #24]
 80012cc:	4013      	ands	r3, r2
 80012ce:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 80012d0:	683b      	ldr	r3, [r7, #0]
 80012d2:	685b      	ldr	r3, [r3, #4]
 80012d4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80012d8:	2b00      	cmp	r3, #0
 80012da:	d003      	beq.n	80012e4 <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 80012dc:	69ba      	ldr	r2, [r7, #24]
 80012de:	693b      	ldr	r3, [r7, #16]
 80012e0:	4313      	orrs	r3, r2
 80012e2:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 80012e4:	4a23      	ldr	r2, [pc, #140]	; (8001374 <HAL_GPIO_Init+0x300>)
 80012e6:	69bb      	ldr	r3, [r7, #24]
 80012e8:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80012ea:	4b22      	ldr	r3, [pc, #136]	; (8001374 <HAL_GPIO_Init+0x300>)
 80012ec:	689b      	ldr	r3, [r3, #8]
 80012ee:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80012f0:	693b      	ldr	r3, [r7, #16]
 80012f2:	43db      	mvns	r3, r3
 80012f4:	69ba      	ldr	r2, [r7, #24]
 80012f6:	4013      	ands	r3, r2
 80012f8:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 80012fa:	683b      	ldr	r3, [r7, #0]
 80012fc:	685b      	ldr	r3, [r3, #4]
 80012fe:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8001302:	2b00      	cmp	r3, #0
 8001304:	d003      	beq.n	800130e <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 8001306:	69ba      	ldr	r2, [r7, #24]
 8001308:	693b      	ldr	r3, [r7, #16]
 800130a:	4313      	orrs	r3, r2
 800130c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 800130e:	4a19      	ldr	r2, [pc, #100]	; (8001374 <HAL_GPIO_Init+0x300>)
 8001310:	69bb      	ldr	r3, [r7, #24]
 8001312:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8001314:	4b17      	ldr	r3, [pc, #92]	; (8001374 <HAL_GPIO_Init+0x300>)
 8001316:	68db      	ldr	r3, [r3, #12]
 8001318:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800131a:	693b      	ldr	r3, [r7, #16]
 800131c:	43db      	mvns	r3, r3
 800131e:	69ba      	ldr	r2, [r7, #24]
 8001320:	4013      	ands	r3, r2
 8001322:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8001324:	683b      	ldr	r3, [r7, #0]
 8001326:	685b      	ldr	r3, [r3, #4]
 8001328:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800132c:	2b00      	cmp	r3, #0
 800132e:	d003      	beq.n	8001338 <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 8001330:	69ba      	ldr	r2, [r7, #24]
 8001332:	693b      	ldr	r3, [r7, #16]
 8001334:	4313      	orrs	r3, r2
 8001336:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8001338:	4a0e      	ldr	r2, [pc, #56]	; (8001374 <HAL_GPIO_Init+0x300>)
 800133a:	69bb      	ldr	r3, [r7, #24]
 800133c:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 800133e:	69fb      	ldr	r3, [r7, #28]
 8001340:	3301      	adds	r3, #1
 8001342:	61fb      	str	r3, [r7, #28]
 8001344:	69fb      	ldr	r3, [r7, #28]
 8001346:	2b0f      	cmp	r3, #15
 8001348:	f67f aea2 	bls.w	8001090 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 800134c:	bf00      	nop
 800134e:	3724      	adds	r7, #36	; 0x24
 8001350:	46bd      	mov	sp, r7
 8001352:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001356:	4770      	bx	lr
 8001358:	40023800 	.word	0x40023800
 800135c:	40013800 	.word	0x40013800
 8001360:	40020000 	.word	0x40020000
 8001364:	40020400 	.word	0x40020400
 8001368:	40020800 	.word	0x40020800
 800136c:	40020c00 	.word	0x40020c00
 8001370:	40021000 	.word	0x40021000
 8001374:	40013c00 	.word	0x40013c00

08001378 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8001378:	b480      	push	{r7}
 800137a:	b085      	sub	sp, #20
 800137c:	af00      	add	r7, sp, #0
 800137e:	6078      	str	r0, [r7, #4]
 8001380:	460b      	mov	r3, r1
 8001382:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8001384:	687b      	ldr	r3, [r7, #4]
 8001386:	691a      	ldr	r2, [r3, #16]
 8001388:	887b      	ldrh	r3, [r7, #2]
 800138a:	4013      	ands	r3, r2
 800138c:	2b00      	cmp	r3, #0
 800138e:	d002      	beq.n	8001396 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8001390:	2301      	movs	r3, #1
 8001392:	73fb      	strb	r3, [r7, #15]
 8001394:	e001      	b.n	800139a <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8001396:	2300      	movs	r3, #0
 8001398:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 800139a:	7bfb      	ldrb	r3, [r7, #15]
}
 800139c:	4618      	mov	r0, r3
 800139e:	3714      	adds	r7, #20
 80013a0:	46bd      	mov	sp, r7
 80013a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013a6:	4770      	bx	lr

080013a8 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80013a8:	b480      	push	{r7}
 80013aa:	b083      	sub	sp, #12
 80013ac:	af00      	add	r7, sp, #0
 80013ae:	6078      	str	r0, [r7, #4]
 80013b0:	460b      	mov	r3, r1
 80013b2:	807b      	strh	r3, [r7, #2]
 80013b4:	4613      	mov	r3, r2
 80013b6:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80013b8:	787b      	ldrb	r3, [r7, #1]
 80013ba:	2b00      	cmp	r3, #0
 80013bc:	d003      	beq.n	80013c6 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80013be:	887a      	ldrh	r2, [r7, #2]
 80013c0:	687b      	ldr	r3, [r7, #4]
 80013c2:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 80013c4:	e003      	b.n	80013ce <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 80013c6:	887b      	ldrh	r3, [r7, #2]
 80013c8:	041a      	lsls	r2, r3, #16
 80013ca:	687b      	ldr	r3, [r7, #4]
 80013cc:	619a      	str	r2, [r3, #24]
}
 80013ce:	bf00      	nop
 80013d0:	370c      	adds	r7, #12
 80013d2:	46bd      	mov	sp, r7
 80013d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013d8:	4770      	bx	lr
	...

080013dc <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80013dc:	b580      	push	{r7, lr}
 80013de:	b086      	sub	sp, #24
 80013e0:	af00      	add	r7, sp, #0
 80013e2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80013e4:	687b      	ldr	r3, [r7, #4]
 80013e6:	2b00      	cmp	r3, #0
 80013e8:	d101      	bne.n	80013ee <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80013ea:	2301      	movs	r3, #1
 80013ec:	e25b      	b.n	80018a6 <HAL_RCC_OscConfig+0x4ca>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80013ee:	687b      	ldr	r3, [r7, #4]
 80013f0:	681b      	ldr	r3, [r3, #0]
 80013f2:	f003 0301 	and.w	r3, r3, #1
 80013f6:	2b00      	cmp	r3, #0
 80013f8:	d075      	beq.n	80014e6 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 80013fa:	4ba3      	ldr	r3, [pc, #652]	; (8001688 <HAL_RCC_OscConfig+0x2ac>)
 80013fc:	689b      	ldr	r3, [r3, #8]
 80013fe:	f003 030c 	and.w	r3, r3, #12
 8001402:	2b04      	cmp	r3, #4
 8001404:	d00c      	beq.n	8001420 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8001406:	4ba0      	ldr	r3, [pc, #640]	; (8001688 <HAL_RCC_OscConfig+0x2ac>)
 8001408:	689b      	ldr	r3, [r3, #8]
 800140a:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 800140e:	2b08      	cmp	r3, #8
 8001410:	d112      	bne.n	8001438 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8001412:	4b9d      	ldr	r3, [pc, #628]	; (8001688 <HAL_RCC_OscConfig+0x2ac>)
 8001414:	685b      	ldr	r3, [r3, #4]
 8001416:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800141a:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800141e:	d10b      	bne.n	8001438 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001420:	4b99      	ldr	r3, [pc, #612]	; (8001688 <HAL_RCC_OscConfig+0x2ac>)
 8001422:	681b      	ldr	r3, [r3, #0]
 8001424:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001428:	2b00      	cmp	r3, #0
 800142a:	d05b      	beq.n	80014e4 <HAL_RCC_OscConfig+0x108>
 800142c:	687b      	ldr	r3, [r7, #4]
 800142e:	685b      	ldr	r3, [r3, #4]
 8001430:	2b00      	cmp	r3, #0
 8001432:	d157      	bne.n	80014e4 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8001434:	2301      	movs	r3, #1
 8001436:	e236      	b.n	80018a6 <HAL_RCC_OscConfig+0x4ca>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001438:	687b      	ldr	r3, [r7, #4]
 800143a:	685b      	ldr	r3, [r3, #4]
 800143c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001440:	d106      	bne.n	8001450 <HAL_RCC_OscConfig+0x74>
 8001442:	4b91      	ldr	r3, [pc, #580]	; (8001688 <HAL_RCC_OscConfig+0x2ac>)
 8001444:	681b      	ldr	r3, [r3, #0]
 8001446:	4a90      	ldr	r2, [pc, #576]	; (8001688 <HAL_RCC_OscConfig+0x2ac>)
 8001448:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800144c:	6013      	str	r3, [r2, #0]
 800144e:	e01d      	b.n	800148c <HAL_RCC_OscConfig+0xb0>
 8001450:	687b      	ldr	r3, [r7, #4]
 8001452:	685b      	ldr	r3, [r3, #4]
 8001454:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8001458:	d10c      	bne.n	8001474 <HAL_RCC_OscConfig+0x98>
 800145a:	4b8b      	ldr	r3, [pc, #556]	; (8001688 <HAL_RCC_OscConfig+0x2ac>)
 800145c:	681b      	ldr	r3, [r3, #0]
 800145e:	4a8a      	ldr	r2, [pc, #552]	; (8001688 <HAL_RCC_OscConfig+0x2ac>)
 8001460:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001464:	6013      	str	r3, [r2, #0]
 8001466:	4b88      	ldr	r3, [pc, #544]	; (8001688 <HAL_RCC_OscConfig+0x2ac>)
 8001468:	681b      	ldr	r3, [r3, #0]
 800146a:	4a87      	ldr	r2, [pc, #540]	; (8001688 <HAL_RCC_OscConfig+0x2ac>)
 800146c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001470:	6013      	str	r3, [r2, #0]
 8001472:	e00b      	b.n	800148c <HAL_RCC_OscConfig+0xb0>
 8001474:	4b84      	ldr	r3, [pc, #528]	; (8001688 <HAL_RCC_OscConfig+0x2ac>)
 8001476:	681b      	ldr	r3, [r3, #0]
 8001478:	4a83      	ldr	r2, [pc, #524]	; (8001688 <HAL_RCC_OscConfig+0x2ac>)
 800147a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800147e:	6013      	str	r3, [r2, #0]
 8001480:	4b81      	ldr	r3, [pc, #516]	; (8001688 <HAL_RCC_OscConfig+0x2ac>)
 8001482:	681b      	ldr	r3, [r3, #0]
 8001484:	4a80      	ldr	r2, [pc, #512]	; (8001688 <HAL_RCC_OscConfig+0x2ac>)
 8001486:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800148a:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 800148c:	687b      	ldr	r3, [r7, #4]
 800148e:	685b      	ldr	r3, [r3, #4]
 8001490:	2b00      	cmp	r3, #0
 8001492:	d013      	beq.n	80014bc <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001494:	f7ff f8e2 	bl	800065c <HAL_GetTick>
 8001498:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800149a:	e008      	b.n	80014ae <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800149c:	f7ff f8de 	bl	800065c <HAL_GetTick>
 80014a0:	4602      	mov	r2, r0
 80014a2:	693b      	ldr	r3, [r7, #16]
 80014a4:	1ad3      	subs	r3, r2, r3
 80014a6:	2b64      	cmp	r3, #100	; 0x64
 80014a8:	d901      	bls.n	80014ae <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 80014aa:	2303      	movs	r3, #3
 80014ac:	e1fb      	b.n	80018a6 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80014ae:	4b76      	ldr	r3, [pc, #472]	; (8001688 <HAL_RCC_OscConfig+0x2ac>)
 80014b0:	681b      	ldr	r3, [r3, #0]
 80014b2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80014b6:	2b00      	cmp	r3, #0
 80014b8:	d0f0      	beq.n	800149c <HAL_RCC_OscConfig+0xc0>
 80014ba:	e014      	b.n	80014e6 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80014bc:	f7ff f8ce 	bl	800065c <HAL_GetTick>
 80014c0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80014c2:	e008      	b.n	80014d6 <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80014c4:	f7ff f8ca 	bl	800065c <HAL_GetTick>
 80014c8:	4602      	mov	r2, r0
 80014ca:	693b      	ldr	r3, [r7, #16]
 80014cc:	1ad3      	subs	r3, r2, r3
 80014ce:	2b64      	cmp	r3, #100	; 0x64
 80014d0:	d901      	bls.n	80014d6 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80014d2:	2303      	movs	r3, #3
 80014d4:	e1e7      	b.n	80018a6 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80014d6:	4b6c      	ldr	r3, [pc, #432]	; (8001688 <HAL_RCC_OscConfig+0x2ac>)
 80014d8:	681b      	ldr	r3, [r3, #0]
 80014da:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80014de:	2b00      	cmp	r3, #0
 80014e0:	d1f0      	bne.n	80014c4 <HAL_RCC_OscConfig+0xe8>
 80014e2:	e000      	b.n	80014e6 <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80014e4:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80014e6:	687b      	ldr	r3, [r7, #4]
 80014e8:	681b      	ldr	r3, [r3, #0]
 80014ea:	f003 0302 	and.w	r3, r3, #2
 80014ee:	2b00      	cmp	r3, #0
 80014f0:	d063      	beq.n	80015ba <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 80014f2:	4b65      	ldr	r3, [pc, #404]	; (8001688 <HAL_RCC_OscConfig+0x2ac>)
 80014f4:	689b      	ldr	r3, [r3, #8]
 80014f6:	f003 030c 	and.w	r3, r3, #12
 80014fa:	2b00      	cmp	r3, #0
 80014fc:	d00b      	beq.n	8001516 <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80014fe:	4b62      	ldr	r3, [pc, #392]	; (8001688 <HAL_RCC_OscConfig+0x2ac>)
 8001500:	689b      	ldr	r3, [r3, #8]
 8001502:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8001506:	2b08      	cmp	r3, #8
 8001508:	d11c      	bne.n	8001544 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800150a:	4b5f      	ldr	r3, [pc, #380]	; (8001688 <HAL_RCC_OscConfig+0x2ac>)
 800150c:	685b      	ldr	r3, [r3, #4]
 800150e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001512:	2b00      	cmp	r3, #0
 8001514:	d116      	bne.n	8001544 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001516:	4b5c      	ldr	r3, [pc, #368]	; (8001688 <HAL_RCC_OscConfig+0x2ac>)
 8001518:	681b      	ldr	r3, [r3, #0]
 800151a:	f003 0302 	and.w	r3, r3, #2
 800151e:	2b00      	cmp	r3, #0
 8001520:	d005      	beq.n	800152e <HAL_RCC_OscConfig+0x152>
 8001522:	687b      	ldr	r3, [r7, #4]
 8001524:	68db      	ldr	r3, [r3, #12]
 8001526:	2b01      	cmp	r3, #1
 8001528:	d001      	beq.n	800152e <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 800152a:	2301      	movs	r3, #1
 800152c:	e1bb      	b.n	80018a6 <HAL_RCC_OscConfig+0x4ca>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800152e:	4b56      	ldr	r3, [pc, #344]	; (8001688 <HAL_RCC_OscConfig+0x2ac>)
 8001530:	681b      	ldr	r3, [r3, #0]
 8001532:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8001536:	687b      	ldr	r3, [r7, #4]
 8001538:	691b      	ldr	r3, [r3, #16]
 800153a:	00db      	lsls	r3, r3, #3
 800153c:	4952      	ldr	r1, [pc, #328]	; (8001688 <HAL_RCC_OscConfig+0x2ac>)
 800153e:	4313      	orrs	r3, r2
 8001540:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001542:	e03a      	b.n	80015ba <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8001544:	687b      	ldr	r3, [r7, #4]
 8001546:	68db      	ldr	r3, [r3, #12]
 8001548:	2b00      	cmp	r3, #0
 800154a:	d020      	beq.n	800158e <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800154c:	4b4f      	ldr	r3, [pc, #316]	; (800168c <HAL_RCC_OscConfig+0x2b0>)
 800154e:	2201      	movs	r2, #1
 8001550:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001552:	f7ff f883 	bl	800065c <HAL_GetTick>
 8001556:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001558:	e008      	b.n	800156c <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800155a:	f7ff f87f 	bl	800065c <HAL_GetTick>
 800155e:	4602      	mov	r2, r0
 8001560:	693b      	ldr	r3, [r7, #16]
 8001562:	1ad3      	subs	r3, r2, r3
 8001564:	2b02      	cmp	r3, #2
 8001566:	d901      	bls.n	800156c <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8001568:	2303      	movs	r3, #3
 800156a:	e19c      	b.n	80018a6 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800156c:	4b46      	ldr	r3, [pc, #280]	; (8001688 <HAL_RCC_OscConfig+0x2ac>)
 800156e:	681b      	ldr	r3, [r3, #0]
 8001570:	f003 0302 	and.w	r3, r3, #2
 8001574:	2b00      	cmp	r3, #0
 8001576:	d0f0      	beq.n	800155a <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001578:	4b43      	ldr	r3, [pc, #268]	; (8001688 <HAL_RCC_OscConfig+0x2ac>)
 800157a:	681b      	ldr	r3, [r3, #0]
 800157c:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8001580:	687b      	ldr	r3, [r7, #4]
 8001582:	691b      	ldr	r3, [r3, #16]
 8001584:	00db      	lsls	r3, r3, #3
 8001586:	4940      	ldr	r1, [pc, #256]	; (8001688 <HAL_RCC_OscConfig+0x2ac>)
 8001588:	4313      	orrs	r3, r2
 800158a:	600b      	str	r3, [r1, #0]
 800158c:	e015      	b.n	80015ba <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800158e:	4b3f      	ldr	r3, [pc, #252]	; (800168c <HAL_RCC_OscConfig+0x2b0>)
 8001590:	2200      	movs	r2, #0
 8001592:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001594:	f7ff f862 	bl	800065c <HAL_GetTick>
 8001598:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800159a:	e008      	b.n	80015ae <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800159c:	f7ff f85e 	bl	800065c <HAL_GetTick>
 80015a0:	4602      	mov	r2, r0
 80015a2:	693b      	ldr	r3, [r7, #16]
 80015a4:	1ad3      	subs	r3, r2, r3
 80015a6:	2b02      	cmp	r3, #2
 80015a8:	d901      	bls.n	80015ae <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 80015aa:	2303      	movs	r3, #3
 80015ac:	e17b      	b.n	80018a6 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80015ae:	4b36      	ldr	r3, [pc, #216]	; (8001688 <HAL_RCC_OscConfig+0x2ac>)
 80015b0:	681b      	ldr	r3, [r3, #0]
 80015b2:	f003 0302 	and.w	r3, r3, #2
 80015b6:	2b00      	cmp	r3, #0
 80015b8:	d1f0      	bne.n	800159c <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80015ba:	687b      	ldr	r3, [r7, #4]
 80015bc:	681b      	ldr	r3, [r3, #0]
 80015be:	f003 0308 	and.w	r3, r3, #8
 80015c2:	2b00      	cmp	r3, #0
 80015c4:	d030      	beq.n	8001628 <HAL_RCC_OscConfig+0x24c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 80015c6:	687b      	ldr	r3, [r7, #4]
 80015c8:	695b      	ldr	r3, [r3, #20]
 80015ca:	2b00      	cmp	r3, #0
 80015cc:	d016      	beq.n	80015fc <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80015ce:	4b30      	ldr	r3, [pc, #192]	; (8001690 <HAL_RCC_OscConfig+0x2b4>)
 80015d0:	2201      	movs	r2, #1
 80015d2:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80015d4:	f7ff f842 	bl	800065c <HAL_GetTick>
 80015d8:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80015da:	e008      	b.n	80015ee <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80015dc:	f7ff f83e 	bl	800065c <HAL_GetTick>
 80015e0:	4602      	mov	r2, r0
 80015e2:	693b      	ldr	r3, [r7, #16]
 80015e4:	1ad3      	subs	r3, r2, r3
 80015e6:	2b02      	cmp	r3, #2
 80015e8:	d901      	bls.n	80015ee <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 80015ea:	2303      	movs	r3, #3
 80015ec:	e15b      	b.n	80018a6 <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80015ee:	4b26      	ldr	r3, [pc, #152]	; (8001688 <HAL_RCC_OscConfig+0x2ac>)
 80015f0:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80015f2:	f003 0302 	and.w	r3, r3, #2
 80015f6:	2b00      	cmp	r3, #0
 80015f8:	d0f0      	beq.n	80015dc <HAL_RCC_OscConfig+0x200>
 80015fa:	e015      	b.n	8001628 <HAL_RCC_OscConfig+0x24c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80015fc:	4b24      	ldr	r3, [pc, #144]	; (8001690 <HAL_RCC_OscConfig+0x2b4>)
 80015fe:	2200      	movs	r2, #0
 8001600:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001602:	f7ff f82b 	bl	800065c <HAL_GetTick>
 8001606:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001608:	e008      	b.n	800161c <HAL_RCC_OscConfig+0x240>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800160a:	f7ff f827 	bl	800065c <HAL_GetTick>
 800160e:	4602      	mov	r2, r0
 8001610:	693b      	ldr	r3, [r7, #16]
 8001612:	1ad3      	subs	r3, r2, r3
 8001614:	2b02      	cmp	r3, #2
 8001616:	d901      	bls.n	800161c <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 8001618:	2303      	movs	r3, #3
 800161a:	e144      	b.n	80018a6 <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800161c:	4b1a      	ldr	r3, [pc, #104]	; (8001688 <HAL_RCC_OscConfig+0x2ac>)
 800161e:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8001620:	f003 0302 	and.w	r3, r3, #2
 8001624:	2b00      	cmp	r3, #0
 8001626:	d1f0      	bne.n	800160a <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001628:	687b      	ldr	r3, [r7, #4]
 800162a:	681b      	ldr	r3, [r3, #0]
 800162c:	f003 0304 	and.w	r3, r3, #4
 8001630:	2b00      	cmp	r3, #0
 8001632:	f000 80a0 	beq.w	8001776 <HAL_RCC_OscConfig+0x39a>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001636:	2300      	movs	r3, #0
 8001638:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800163a:	4b13      	ldr	r3, [pc, #76]	; (8001688 <HAL_RCC_OscConfig+0x2ac>)
 800163c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800163e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001642:	2b00      	cmp	r3, #0
 8001644:	d10f      	bne.n	8001666 <HAL_RCC_OscConfig+0x28a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001646:	2300      	movs	r3, #0
 8001648:	60bb      	str	r3, [r7, #8]
 800164a:	4b0f      	ldr	r3, [pc, #60]	; (8001688 <HAL_RCC_OscConfig+0x2ac>)
 800164c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800164e:	4a0e      	ldr	r2, [pc, #56]	; (8001688 <HAL_RCC_OscConfig+0x2ac>)
 8001650:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001654:	6413      	str	r3, [r2, #64]	; 0x40
 8001656:	4b0c      	ldr	r3, [pc, #48]	; (8001688 <HAL_RCC_OscConfig+0x2ac>)
 8001658:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800165a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800165e:	60bb      	str	r3, [r7, #8]
 8001660:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8001662:	2301      	movs	r3, #1
 8001664:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001666:	4b0b      	ldr	r3, [pc, #44]	; (8001694 <HAL_RCC_OscConfig+0x2b8>)
 8001668:	681b      	ldr	r3, [r3, #0]
 800166a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800166e:	2b00      	cmp	r3, #0
 8001670:	d121      	bne.n	80016b6 <HAL_RCC_OscConfig+0x2da>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001672:	4b08      	ldr	r3, [pc, #32]	; (8001694 <HAL_RCC_OscConfig+0x2b8>)
 8001674:	681b      	ldr	r3, [r3, #0]
 8001676:	4a07      	ldr	r2, [pc, #28]	; (8001694 <HAL_RCC_OscConfig+0x2b8>)
 8001678:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800167c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800167e:	f7fe ffed 	bl	800065c <HAL_GetTick>
 8001682:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001684:	e011      	b.n	80016aa <HAL_RCC_OscConfig+0x2ce>
 8001686:	bf00      	nop
 8001688:	40023800 	.word	0x40023800
 800168c:	42470000 	.word	0x42470000
 8001690:	42470e80 	.word	0x42470e80
 8001694:	40007000 	.word	0x40007000
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001698:	f7fe ffe0 	bl	800065c <HAL_GetTick>
 800169c:	4602      	mov	r2, r0
 800169e:	693b      	ldr	r3, [r7, #16]
 80016a0:	1ad3      	subs	r3, r2, r3
 80016a2:	2b02      	cmp	r3, #2
 80016a4:	d901      	bls.n	80016aa <HAL_RCC_OscConfig+0x2ce>
        {
          return HAL_TIMEOUT;
 80016a6:	2303      	movs	r3, #3
 80016a8:	e0fd      	b.n	80018a6 <HAL_RCC_OscConfig+0x4ca>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80016aa:	4b81      	ldr	r3, [pc, #516]	; (80018b0 <HAL_RCC_OscConfig+0x4d4>)
 80016ac:	681b      	ldr	r3, [r3, #0]
 80016ae:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80016b2:	2b00      	cmp	r3, #0
 80016b4:	d0f0      	beq.n	8001698 <HAL_RCC_OscConfig+0x2bc>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80016b6:	687b      	ldr	r3, [r7, #4]
 80016b8:	689b      	ldr	r3, [r3, #8]
 80016ba:	2b01      	cmp	r3, #1
 80016bc:	d106      	bne.n	80016cc <HAL_RCC_OscConfig+0x2f0>
 80016be:	4b7d      	ldr	r3, [pc, #500]	; (80018b4 <HAL_RCC_OscConfig+0x4d8>)
 80016c0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80016c2:	4a7c      	ldr	r2, [pc, #496]	; (80018b4 <HAL_RCC_OscConfig+0x4d8>)
 80016c4:	f043 0301 	orr.w	r3, r3, #1
 80016c8:	6713      	str	r3, [r2, #112]	; 0x70
 80016ca:	e01c      	b.n	8001706 <HAL_RCC_OscConfig+0x32a>
 80016cc:	687b      	ldr	r3, [r7, #4]
 80016ce:	689b      	ldr	r3, [r3, #8]
 80016d0:	2b05      	cmp	r3, #5
 80016d2:	d10c      	bne.n	80016ee <HAL_RCC_OscConfig+0x312>
 80016d4:	4b77      	ldr	r3, [pc, #476]	; (80018b4 <HAL_RCC_OscConfig+0x4d8>)
 80016d6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80016d8:	4a76      	ldr	r2, [pc, #472]	; (80018b4 <HAL_RCC_OscConfig+0x4d8>)
 80016da:	f043 0304 	orr.w	r3, r3, #4
 80016de:	6713      	str	r3, [r2, #112]	; 0x70
 80016e0:	4b74      	ldr	r3, [pc, #464]	; (80018b4 <HAL_RCC_OscConfig+0x4d8>)
 80016e2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80016e4:	4a73      	ldr	r2, [pc, #460]	; (80018b4 <HAL_RCC_OscConfig+0x4d8>)
 80016e6:	f043 0301 	orr.w	r3, r3, #1
 80016ea:	6713      	str	r3, [r2, #112]	; 0x70
 80016ec:	e00b      	b.n	8001706 <HAL_RCC_OscConfig+0x32a>
 80016ee:	4b71      	ldr	r3, [pc, #452]	; (80018b4 <HAL_RCC_OscConfig+0x4d8>)
 80016f0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80016f2:	4a70      	ldr	r2, [pc, #448]	; (80018b4 <HAL_RCC_OscConfig+0x4d8>)
 80016f4:	f023 0301 	bic.w	r3, r3, #1
 80016f8:	6713      	str	r3, [r2, #112]	; 0x70
 80016fa:	4b6e      	ldr	r3, [pc, #440]	; (80018b4 <HAL_RCC_OscConfig+0x4d8>)
 80016fc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80016fe:	4a6d      	ldr	r2, [pc, #436]	; (80018b4 <HAL_RCC_OscConfig+0x4d8>)
 8001700:	f023 0304 	bic.w	r3, r3, #4
 8001704:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8001706:	687b      	ldr	r3, [r7, #4]
 8001708:	689b      	ldr	r3, [r3, #8]
 800170a:	2b00      	cmp	r3, #0
 800170c:	d015      	beq.n	800173a <HAL_RCC_OscConfig+0x35e>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800170e:	f7fe ffa5 	bl	800065c <HAL_GetTick>
 8001712:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001714:	e00a      	b.n	800172c <HAL_RCC_OscConfig+0x350>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001716:	f7fe ffa1 	bl	800065c <HAL_GetTick>
 800171a:	4602      	mov	r2, r0
 800171c:	693b      	ldr	r3, [r7, #16]
 800171e:	1ad3      	subs	r3, r2, r3
 8001720:	f241 3288 	movw	r2, #5000	; 0x1388
 8001724:	4293      	cmp	r3, r2
 8001726:	d901      	bls.n	800172c <HAL_RCC_OscConfig+0x350>
        {
          return HAL_TIMEOUT;
 8001728:	2303      	movs	r3, #3
 800172a:	e0bc      	b.n	80018a6 <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800172c:	4b61      	ldr	r3, [pc, #388]	; (80018b4 <HAL_RCC_OscConfig+0x4d8>)
 800172e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001730:	f003 0302 	and.w	r3, r3, #2
 8001734:	2b00      	cmp	r3, #0
 8001736:	d0ee      	beq.n	8001716 <HAL_RCC_OscConfig+0x33a>
 8001738:	e014      	b.n	8001764 <HAL_RCC_OscConfig+0x388>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800173a:	f7fe ff8f 	bl	800065c <HAL_GetTick>
 800173e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001740:	e00a      	b.n	8001758 <HAL_RCC_OscConfig+0x37c>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001742:	f7fe ff8b 	bl	800065c <HAL_GetTick>
 8001746:	4602      	mov	r2, r0
 8001748:	693b      	ldr	r3, [r7, #16]
 800174a:	1ad3      	subs	r3, r2, r3
 800174c:	f241 3288 	movw	r2, #5000	; 0x1388
 8001750:	4293      	cmp	r3, r2
 8001752:	d901      	bls.n	8001758 <HAL_RCC_OscConfig+0x37c>
        {
          return HAL_TIMEOUT;
 8001754:	2303      	movs	r3, #3
 8001756:	e0a6      	b.n	80018a6 <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001758:	4b56      	ldr	r3, [pc, #344]	; (80018b4 <HAL_RCC_OscConfig+0x4d8>)
 800175a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800175c:	f003 0302 	and.w	r3, r3, #2
 8001760:	2b00      	cmp	r3, #0
 8001762:	d1ee      	bne.n	8001742 <HAL_RCC_OscConfig+0x366>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8001764:	7dfb      	ldrb	r3, [r7, #23]
 8001766:	2b01      	cmp	r3, #1
 8001768:	d105      	bne.n	8001776 <HAL_RCC_OscConfig+0x39a>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800176a:	4b52      	ldr	r3, [pc, #328]	; (80018b4 <HAL_RCC_OscConfig+0x4d8>)
 800176c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800176e:	4a51      	ldr	r2, [pc, #324]	; (80018b4 <HAL_RCC_OscConfig+0x4d8>)
 8001770:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8001774:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001776:	687b      	ldr	r3, [r7, #4]
 8001778:	699b      	ldr	r3, [r3, #24]
 800177a:	2b00      	cmp	r3, #0
 800177c:	f000 8092 	beq.w	80018a4 <HAL_RCC_OscConfig+0x4c8>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8001780:	4b4c      	ldr	r3, [pc, #304]	; (80018b4 <HAL_RCC_OscConfig+0x4d8>)
 8001782:	689b      	ldr	r3, [r3, #8]
 8001784:	f003 030c 	and.w	r3, r3, #12
 8001788:	2b08      	cmp	r3, #8
 800178a:	d05c      	beq.n	8001846 <HAL_RCC_OscConfig+0x46a>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800178c:	687b      	ldr	r3, [r7, #4]
 800178e:	699b      	ldr	r3, [r3, #24]
 8001790:	2b02      	cmp	r3, #2
 8001792:	d141      	bne.n	8001818 <HAL_RCC_OscConfig+0x43c>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001794:	4b48      	ldr	r3, [pc, #288]	; (80018b8 <HAL_RCC_OscConfig+0x4dc>)
 8001796:	2200      	movs	r2, #0
 8001798:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800179a:	f7fe ff5f 	bl	800065c <HAL_GetTick>
 800179e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80017a0:	e008      	b.n	80017b4 <HAL_RCC_OscConfig+0x3d8>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80017a2:	f7fe ff5b 	bl	800065c <HAL_GetTick>
 80017a6:	4602      	mov	r2, r0
 80017a8:	693b      	ldr	r3, [r7, #16]
 80017aa:	1ad3      	subs	r3, r2, r3
 80017ac:	2b02      	cmp	r3, #2
 80017ae:	d901      	bls.n	80017b4 <HAL_RCC_OscConfig+0x3d8>
          {
            return HAL_TIMEOUT;
 80017b0:	2303      	movs	r3, #3
 80017b2:	e078      	b.n	80018a6 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80017b4:	4b3f      	ldr	r3, [pc, #252]	; (80018b4 <HAL_RCC_OscConfig+0x4d8>)
 80017b6:	681b      	ldr	r3, [r3, #0]
 80017b8:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80017bc:	2b00      	cmp	r3, #0
 80017be:	d1f0      	bne.n	80017a2 <HAL_RCC_OscConfig+0x3c6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 80017c0:	687b      	ldr	r3, [r7, #4]
 80017c2:	69da      	ldr	r2, [r3, #28]
 80017c4:	687b      	ldr	r3, [r7, #4]
 80017c6:	6a1b      	ldr	r3, [r3, #32]
 80017c8:	431a      	orrs	r2, r3
 80017ca:	687b      	ldr	r3, [r7, #4]
 80017cc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80017ce:	019b      	lsls	r3, r3, #6
 80017d0:	431a      	orrs	r2, r3
 80017d2:	687b      	ldr	r3, [r7, #4]
 80017d4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80017d6:	085b      	lsrs	r3, r3, #1
 80017d8:	3b01      	subs	r3, #1
 80017da:	041b      	lsls	r3, r3, #16
 80017dc:	431a      	orrs	r2, r3
 80017de:	687b      	ldr	r3, [r7, #4]
 80017e0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80017e2:	061b      	lsls	r3, r3, #24
 80017e4:	4933      	ldr	r1, [pc, #204]	; (80018b4 <HAL_RCC_OscConfig+0x4d8>)
 80017e6:	4313      	orrs	r3, r2
 80017e8:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80017ea:	4b33      	ldr	r3, [pc, #204]	; (80018b8 <HAL_RCC_OscConfig+0x4dc>)
 80017ec:	2201      	movs	r2, #1
 80017ee:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80017f0:	f7fe ff34 	bl	800065c <HAL_GetTick>
 80017f4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80017f6:	e008      	b.n	800180a <HAL_RCC_OscConfig+0x42e>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80017f8:	f7fe ff30 	bl	800065c <HAL_GetTick>
 80017fc:	4602      	mov	r2, r0
 80017fe:	693b      	ldr	r3, [r7, #16]
 8001800:	1ad3      	subs	r3, r2, r3
 8001802:	2b02      	cmp	r3, #2
 8001804:	d901      	bls.n	800180a <HAL_RCC_OscConfig+0x42e>
          {
            return HAL_TIMEOUT;
 8001806:	2303      	movs	r3, #3
 8001808:	e04d      	b.n	80018a6 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800180a:	4b2a      	ldr	r3, [pc, #168]	; (80018b4 <HAL_RCC_OscConfig+0x4d8>)
 800180c:	681b      	ldr	r3, [r3, #0]
 800180e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001812:	2b00      	cmp	r3, #0
 8001814:	d0f0      	beq.n	80017f8 <HAL_RCC_OscConfig+0x41c>
 8001816:	e045      	b.n	80018a4 <HAL_RCC_OscConfig+0x4c8>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001818:	4b27      	ldr	r3, [pc, #156]	; (80018b8 <HAL_RCC_OscConfig+0x4dc>)
 800181a:	2200      	movs	r2, #0
 800181c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800181e:	f7fe ff1d 	bl	800065c <HAL_GetTick>
 8001822:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001824:	e008      	b.n	8001838 <HAL_RCC_OscConfig+0x45c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001826:	f7fe ff19 	bl	800065c <HAL_GetTick>
 800182a:	4602      	mov	r2, r0
 800182c:	693b      	ldr	r3, [r7, #16]
 800182e:	1ad3      	subs	r3, r2, r3
 8001830:	2b02      	cmp	r3, #2
 8001832:	d901      	bls.n	8001838 <HAL_RCC_OscConfig+0x45c>
          {
            return HAL_TIMEOUT;
 8001834:	2303      	movs	r3, #3
 8001836:	e036      	b.n	80018a6 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001838:	4b1e      	ldr	r3, [pc, #120]	; (80018b4 <HAL_RCC_OscConfig+0x4d8>)
 800183a:	681b      	ldr	r3, [r3, #0]
 800183c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001840:	2b00      	cmp	r3, #0
 8001842:	d1f0      	bne.n	8001826 <HAL_RCC_OscConfig+0x44a>
 8001844:	e02e      	b.n	80018a4 <HAL_RCC_OscConfig+0x4c8>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8001846:	687b      	ldr	r3, [r7, #4]
 8001848:	699b      	ldr	r3, [r3, #24]
 800184a:	2b01      	cmp	r3, #1
 800184c:	d101      	bne.n	8001852 <HAL_RCC_OscConfig+0x476>
      {
        return HAL_ERROR;
 800184e:	2301      	movs	r3, #1
 8001850:	e029      	b.n	80018a6 <HAL_RCC_OscConfig+0x4ca>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8001852:	4b18      	ldr	r3, [pc, #96]	; (80018b4 <HAL_RCC_OscConfig+0x4d8>)
 8001854:	689b      	ldr	r3, [r3, #8]
 8001856:	60fb      	str	r3, [r7, #12]
        if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001858:	68fb      	ldr	r3, [r7, #12]
 800185a:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 800185e:	687b      	ldr	r3, [r7, #4]
 8001860:	69db      	ldr	r3, [r3, #28]
 8001862:	429a      	cmp	r2, r3
 8001864:	d11c      	bne.n	80018a0 <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8001866:	68fb      	ldr	r3, [r7, #12]
 8001868:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 800186c:	687b      	ldr	r3, [r7, #4]
 800186e:	6a1b      	ldr	r3, [r3, #32]
        if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001870:	429a      	cmp	r2, r3
 8001872:	d115      	bne.n	80018a0 <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != RCC_OscInitStruct->PLL.PLLN) ||
 8001874:	68fa      	ldr	r2, [r7, #12]
 8001876:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 800187a:	4013      	ands	r3, r2
 800187c:	687a      	ldr	r2, [r7, #4]
 800187e:	6a52      	ldr	r2, [r2, #36]	; 0x24
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8001880:	4293      	cmp	r3, r2
 8001882:	d10d      	bne.n	80018a0 <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8001884:	68fb      	ldr	r3, [r7, #12]
 8001886:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 800188a:	687b      	ldr	r3, [r7, #4]
 800188c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != RCC_OscInitStruct->PLL.PLLN) ||
 800188e:	429a      	cmp	r2, r3
 8001890:	d106      	bne.n	80018a0 <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ))
 8001892:	68fb      	ldr	r3, [r7, #12]
 8001894:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8001898:	687b      	ldr	r3, [r7, #4]
 800189a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 800189c:	429a      	cmp	r2, r3
 800189e:	d001      	beq.n	80018a4 <HAL_RCC_OscConfig+0x4c8>
        {
          return HAL_ERROR;
 80018a0:	2301      	movs	r3, #1
 80018a2:	e000      	b.n	80018a6 <HAL_RCC_OscConfig+0x4ca>
        }
      }
    }
  }
  return HAL_OK;
 80018a4:	2300      	movs	r3, #0
}
 80018a6:	4618      	mov	r0, r3
 80018a8:	3718      	adds	r7, #24
 80018aa:	46bd      	mov	sp, r7
 80018ac:	bd80      	pop	{r7, pc}
 80018ae:	bf00      	nop
 80018b0:	40007000 	.word	0x40007000
 80018b4:	40023800 	.word	0x40023800
 80018b8:	42470060 	.word	0x42470060

080018bc <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80018bc:	b580      	push	{r7, lr}
 80018be:	b084      	sub	sp, #16
 80018c0:	af00      	add	r7, sp, #0
 80018c2:	6078      	str	r0, [r7, #4]
 80018c4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80018c6:	687b      	ldr	r3, [r7, #4]
 80018c8:	2b00      	cmp	r3, #0
 80018ca:	d101      	bne.n	80018d0 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80018cc:	2301      	movs	r3, #1
 80018ce:	e0cc      	b.n	8001a6a <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80018d0:	4b68      	ldr	r3, [pc, #416]	; (8001a74 <HAL_RCC_ClockConfig+0x1b8>)
 80018d2:	681b      	ldr	r3, [r3, #0]
 80018d4:	f003 030f 	and.w	r3, r3, #15
 80018d8:	683a      	ldr	r2, [r7, #0]
 80018da:	429a      	cmp	r2, r3
 80018dc:	d90c      	bls.n	80018f8 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80018de:	4b65      	ldr	r3, [pc, #404]	; (8001a74 <HAL_RCC_ClockConfig+0x1b8>)
 80018e0:	683a      	ldr	r2, [r7, #0]
 80018e2:	b2d2      	uxtb	r2, r2
 80018e4:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80018e6:	4b63      	ldr	r3, [pc, #396]	; (8001a74 <HAL_RCC_ClockConfig+0x1b8>)
 80018e8:	681b      	ldr	r3, [r3, #0]
 80018ea:	f003 030f 	and.w	r3, r3, #15
 80018ee:	683a      	ldr	r2, [r7, #0]
 80018f0:	429a      	cmp	r2, r3
 80018f2:	d001      	beq.n	80018f8 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 80018f4:	2301      	movs	r3, #1
 80018f6:	e0b8      	b.n	8001a6a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80018f8:	687b      	ldr	r3, [r7, #4]
 80018fa:	681b      	ldr	r3, [r3, #0]
 80018fc:	f003 0302 	and.w	r3, r3, #2
 8001900:	2b00      	cmp	r3, #0
 8001902:	d020      	beq.n	8001946 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001904:	687b      	ldr	r3, [r7, #4]
 8001906:	681b      	ldr	r3, [r3, #0]
 8001908:	f003 0304 	and.w	r3, r3, #4
 800190c:	2b00      	cmp	r3, #0
 800190e:	d005      	beq.n	800191c <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8001910:	4b59      	ldr	r3, [pc, #356]	; (8001a78 <HAL_RCC_ClockConfig+0x1bc>)
 8001912:	689b      	ldr	r3, [r3, #8]
 8001914:	4a58      	ldr	r2, [pc, #352]	; (8001a78 <HAL_RCC_ClockConfig+0x1bc>)
 8001916:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 800191a:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800191c:	687b      	ldr	r3, [r7, #4]
 800191e:	681b      	ldr	r3, [r3, #0]
 8001920:	f003 0308 	and.w	r3, r3, #8
 8001924:	2b00      	cmp	r3, #0
 8001926:	d005      	beq.n	8001934 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8001928:	4b53      	ldr	r3, [pc, #332]	; (8001a78 <HAL_RCC_ClockConfig+0x1bc>)
 800192a:	689b      	ldr	r3, [r3, #8]
 800192c:	4a52      	ldr	r2, [pc, #328]	; (8001a78 <HAL_RCC_ClockConfig+0x1bc>)
 800192e:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8001932:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001934:	4b50      	ldr	r3, [pc, #320]	; (8001a78 <HAL_RCC_ClockConfig+0x1bc>)
 8001936:	689b      	ldr	r3, [r3, #8]
 8001938:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800193c:	687b      	ldr	r3, [r7, #4]
 800193e:	689b      	ldr	r3, [r3, #8]
 8001940:	494d      	ldr	r1, [pc, #308]	; (8001a78 <HAL_RCC_ClockConfig+0x1bc>)
 8001942:	4313      	orrs	r3, r2
 8001944:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001946:	687b      	ldr	r3, [r7, #4]
 8001948:	681b      	ldr	r3, [r3, #0]
 800194a:	f003 0301 	and.w	r3, r3, #1
 800194e:	2b00      	cmp	r3, #0
 8001950:	d044      	beq.n	80019dc <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001952:	687b      	ldr	r3, [r7, #4]
 8001954:	685b      	ldr	r3, [r3, #4]
 8001956:	2b01      	cmp	r3, #1
 8001958:	d107      	bne.n	800196a <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800195a:	4b47      	ldr	r3, [pc, #284]	; (8001a78 <HAL_RCC_ClockConfig+0x1bc>)
 800195c:	681b      	ldr	r3, [r3, #0]
 800195e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001962:	2b00      	cmp	r3, #0
 8001964:	d119      	bne.n	800199a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001966:	2301      	movs	r3, #1
 8001968:	e07f      	b.n	8001a6a <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800196a:	687b      	ldr	r3, [r7, #4]
 800196c:	685b      	ldr	r3, [r3, #4]
 800196e:	2b02      	cmp	r3, #2
 8001970:	d003      	beq.n	800197a <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8001972:	687b      	ldr	r3, [r7, #4]
 8001974:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8001976:	2b03      	cmp	r3, #3
 8001978:	d107      	bne.n	800198a <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800197a:	4b3f      	ldr	r3, [pc, #252]	; (8001a78 <HAL_RCC_ClockConfig+0x1bc>)
 800197c:	681b      	ldr	r3, [r3, #0]
 800197e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001982:	2b00      	cmp	r3, #0
 8001984:	d109      	bne.n	800199a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001986:	2301      	movs	r3, #1
 8001988:	e06f      	b.n	8001a6a <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800198a:	4b3b      	ldr	r3, [pc, #236]	; (8001a78 <HAL_RCC_ClockConfig+0x1bc>)
 800198c:	681b      	ldr	r3, [r3, #0]
 800198e:	f003 0302 	and.w	r3, r3, #2
 8001992:	2b00      	cmp	r3, #0
 8001994:	d101      	bne.n	800199a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001996:	2301      	movs	r3, #1
 8001998:	e067      	b.n	8001a6a <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800199a:	4b37      	ldr	r3, [pc, #220]	; (8001a78 <HAL_RCC_ClockConfig+0x1bc>)
 800199c:	689b      	ldr	r3, [r3, #8]
 800199e:	f023 0203 	bic.w	r2, r3, #3
 80019a2:	687b      	ldr	r3, [r7, #4]
 80019a4:	685b      	ldr	r3, [r3, #4]
 80019a6:	4934      	ldr	r1, [pc, #208]	; (8001a78 <HAL_RCC_ClockConfig+0x1bc>)
 80019a8:	4313      	orrs	r3, r2
 80019aa:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80019ac:	f7fe fe56 	bl	800065c <HAL_GetTick>
 80019b0:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80019b2:	e00a      	b.n	80019ca <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80019b4:	f7fe fe52 	bl	800065c <HAL_GetTick>
 80019b8:	4602      	mov	r2, r0
 80019ba:	68fb      	ldr	r3, [r7, #12]
 80019bc:	1ad3      	subs	r3, r2, r3
 80019be:	f241 3288 	movw	r2, #5000	; 0x1388
 80019c2:	4293      	cmp	r3, r2
 80019c4:	d901      	bls.n	80019ca <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80019c6:	2303      	movs	r3, #3
 80019c8:	e04f      	b.n	8001a6a <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80019ca:	4b2b      	ldr	r3, [pc, #172]	; (8001a78 <HAL_RCC_ClockConfig+0x1bc>)
 80019cc:	689b      	ldr	r3, [r3, #8]
 80019ce:	f003 020c 	and.w	r2, r3, #12
 80019d2:	687b      	ldr	r3, [r7, #4]
 80019d4:	685b      	ldr	r3, [r3, #4]
 80019d6:	009b      	lsls	r3, r3, #2
 80019d8:	429a      	cmp	r2, r3
 80019da:	d1eb      	bne.n	80019b4 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80019dc:	4b25      	ldr	r3, [pc, #148]	; (8001a74 <HAL_RCC_ClockConfig+0x1b8>)
 80019de:	681b      	ldr	r3, [r3, #0]
 80019e0:	f003 030f 	and.w	r3, r3, #15
 80019e4:	683a      	ldr	r2, [r7, #0]
 80019e6:	429a      	cmp	r2, r3
 80019e8:	d20c      	bcs.n	8001a04 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80019ea:	4b22      	ldr	r3, [pc, #136]	; (8001a74 <HAL_RCC_ClockConfig+0x1b8>)
 80019ec:	683a      	ldr	r2, [r7, #0]
 80019ee:	b2d2      	uxtb	r2, r2
 80019f0:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80019f2:	4b20      	ldr	r3, [pc, #128]	; (8001a74 <HAL_RCC_ClockConfig+0x1b8>)
 80019f4:	681b      	ldr	r3, [r3, #0]
 80019f6:	f003 030f 	and.w	r3, r3, #15
 80019fa:	683a      	ldr	r2, [r7, #0]
 80019fc:	429a      	cmp	r2, r3
 80019fe:	d001      	beq.n	8001a04 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8001a00:	2301      	movs	r3, #1
 8001a02:	e032      	b.n	8001a6a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001a04:	687b      	ldr	r3, [r7, #4]
 8001a06:	681b      	ldr	r3, [r3, #0]
 8001a08:	f003 0304 	and.w	r3, r3, #4
 8001a0c:	2b00      	cmp	r3, #0
 8001a0e:	d008      	beq.n	8001a22 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001a10:	4b19      	ldr	r3, [pc, #100]	; (8001a78 <HAL_RCC_ClockConfig+0x1bc>)
 8001a12:	689b      	ldr	r3, [r3, #8]
 8001a14:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8001a18:	687b      	ldr	r3, [r7, #4]
 8001a1a:	68db      	ldr	r3, [r3, #12]
 8001a1c:	4916      	ldr	r1, [pc, #88]	; (8001a78 <HAL_RCC_ClockConfig+0x1bc>)
 8001a1e:	4313      	orrs	r3, r2
 8001a20:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001a22:	687b      	ldr	r3, [r7, #4]
 8001a24:	681b      	ldr	r3, [r3, #0]
 8001a26:	f003 0308 	and.w	r3, r3, #8
 8001a2a:	2b00      	cmp	r3, #0
 8001a2c:	d009      	beq.n	8001a42 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8001a2e:	4b12      	ldr	r3, [pc, #72]	; (8001a78 <HAL_RCC_ClockConfig+0x1bc>)
 8001a30:	689b      	ldr	r3, [r3, #8]
 8001a32:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8001a36:	687b      	ldr	r3, [r7, #4]
 8001a38:	691b      	ldr	r3, [r3, #16]
 8001a3a:	00db      	lsls	r3, r3, #3
 8001a3c:	490e      	ldr	r1, [pc, #56]	; (8001a78 <HAL_RCC_ClockConfig+0x1bc>)
 8001a3e:	4313      	orrs	r3, r2
 8001a40:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8001a42:	f000 f821 	bl	8001a88 <HAL_RCC_GetSysClockFreq>
 8001a46:	4601      	mov	r1, r0
 8001a48:	4b0b      	ldr	r3, [pc, #44]	; (8001a78 <HAL_RCC_ClockConfig+0x1bc>)
 8001a4a:	689b      	ldr	r3, [r3, #8]
 8001a4c:	091b      	lsrs	r3, r3, #4
 8001a4e:	f003 030f 	and.w	r3, r3, #15
 8001a52:	4a0a      	ldr	r2, [pc, #40]	; (8001a7c <HAL_RCC_ClockConfig+0x1c0>)
 8001a54:	5cd3      	ldrb	r3, [r2, r3]
 8001a56:	fa21 f303 	lsr.w	r3, r1, r3
 8001a5a:	4a09      	ldr	r2, [pc, #36]	; (8001a80 <HAL_RCC_ClockConfig+0x1c4>)
 8001a5c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8001a5e:	4b09      	ldr	r3, [pc, #36]	; (8001a84 <HAL_RCC_ClockConfig+0x1c8>)
 8001a60:	681b      	ldr	r3, [r3, #0]
 8001a62:	4618      	mov	r0, r3
 8001a64:	f7fe fdb6 	bl	80005d4 <HAL_InitTick>

  return HAL_OK;
 8001a68:	2300      	movs	r3, #0
}
 8001a6a:	4618      	mov	r0, r3
 8001a6c:	3710      	adds	r7, #16
 8001a6e:	46bd      	mov	sp, r7
 8001a70:	bd80      	pop	{r7, pc}
 8001a72:	bf00      	nop
 8001a74:	40023c00 	.word	0x40023c00
 8001a78:	40023800 	.word	0x40023800
 8001a7c:	08005ac0 	.word	0x08005ac0
 8001a80:	20000008 	.word	0x20000008
 8001a84:	20000000 	.word	0x20000000

08001a88 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001a88:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001a8a:	b085      	sub	sp, #20
 8001a8c:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8001a8e:	2300      	movs	r3, #0
 8001a90:	607b      	str	r3, [r7, #4]
 8001a92:	2300      	movs	r3, #0
 8001a94:	60fb      	str	r3, [r7, #12]
 8001a96:	2300      	movs	r3, #0
 8001a98:	603b      	str	r3, [r7, #0]
  uint32_t sysclockfreq = 0U;
 8001a9a:	2300      	movs	r3, #0
 8001a9c:	60bb      	str	r3, [r7, #8]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8001a9e:	4b63      	ldr	r3, [pc, #396]	; (8001c2c <HAL_RCC_GetSysClockFreq+0x1a4>)
 8001aa0:	689b      	ldr	r3, [r3, #8]
 8001aa2:	f003 030c 	and.w	r3, r3, #12
 8001aa6:	2b04      	cmp	r3, #4
 8001aa8:	d007      	beq.n	8001aba <HAL_RCC_GetSysClockFreq+0x32>
 8001aaa:	2b08      	cmp	r3, #8
 8001aac:	d008      	beq.n	8001ac0 <HAL_RCC_GetSysClockFreq+0x38>
 8001aae:	2b00      	cmp	r3, #0
 8001ab0:	f040 80b4 	bne.w	8001c1c <HAL_RCC_GetSysClockFreq+0x194>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8001ab4:	4b5e      	ldr	r3, [pc, #376]	; (8001c30 <HAL_RCC_GetSysClockFreq+0x1a8>)
 8001ab6:	60bb      	str	r3, [r7, #8]
       break;
 8001ab8:	e0b3      	b.n	8001c22 <HAL_RCC_GetSysClockFreq+0x19a>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8001aba:	4b5e      	ldr	r3, [pc, #376]	; (8001c34 <HAL_RCC_GetSysClockFreq+0x1ac>)
 8001abc:	60bb      	str	r3, [r7, #8]
      break;
 8001abe:	e0b0      	b.n	8001c22 <HAL_RCC_GetSysClockFreq+0x19a>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8001ac0:	4b5a      	ldr	r3, [pc, #360]	; (8001c2c <HAL_RCC_GetSysClockFreq+0x1a4>)
 8001ac2:	685b      	ldr	r3, [r3, #4]
 8001ac4:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8001ac8:	607b      	str	r3, [r7, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8001aca:	4b58      	ldr	r3, [pc, #352]	; (8001c2c <HAL_RCC_GetSysClockFreq+0x1a4>)
 8001acc:	685b      	ldr	r3, [r3, #4]
 8001ace:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001ad2:	2b00      	cmp	r3, #0
 8001ad4:	d04a      	beq.n	8001b6c <HAL_RCC_GetSysClockFreq+0xe4>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001ad6:	4b55      	ldr	r3, [pc, #340]	; (8001c2c <HAL_RCC_GetSysClockFreq+0x1a4>)
 8001ad8:	685b      	ldr	r3, [r3, #4]
 8001ada:	099b      	lsrs	r3, r3, #6
 8001adc:	f04f 0400 	mov.w	r4, #0
 8001ae0:	f240 11ff 	movw	r1, #511	; 0x1ff
 8001ae4:	f04f 0200 	mov.w	r2, #0
 8001ae8:	ea03 0501 	and.w	r5, r3, r1
 8001aec:	ea04 0602 	and.w	r6, r4, r2
 8001af0:	4629      	mov	r1, r5
 8001af2:	4632      	mov	r2, r6
 8001af4:	f04f 0300 	mov.w	r3, #0
 8001af8:	f04f 0400 	mov.w	r4, #0
 8001afc:	0154      	lsls	r4, r2, #5
 8001afe:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 8001b02:	014b      	lsls	r3, r1, #5
 8001b04:	4619      	mov	r1, r3
 8001b06:	4622      	mov	r2, r4
 8001b08:	1b49      	subs	r1, r1, r5
 8001b0a:	eb62 0206 	sbc.w	r2, r2, r6
 8001b0e:	f04f 0300 	mov.w	r3, #0
 8001b12:	f04f 0400 	mov.w	r4, #0
 8001b16:	0194      	lsls	r4, r2, #6
 8001b18:	ea44 6491 	orr.w	r4, r4, r1, lsr #26
 8001b1c:	018b      	lsls	r3, r1, #6
 8001b1e:	1a5b      	subs	r3, r3, r1
 8001b20:	eb64 0402 	sbc.w	r4, r4, r2
 8001b24:	f04f 0100 	mov.w	r1, #0
 8001b28:	f04f 0200 	mov.w	r2, #0
 8001b2c:	00e2      	lsls	r2, r4, #3
 8001b2e:	ea42 7253 	orr.w	r2, r2, r3, lsr #29
 8001b32:	00d9      	lsls	r1, r3, #3
 8001b34:	460b      	mov	r3, r1
 8001b36:	4614      	mov	r4, r2
 8001b38:	195b      	adds	r3, r3, r5
 8001b3a:	eb44 0406 	adc.w	r4, r4, r6
 8001b3e:	f04f 0100 	mov.w	r1, #0
 8001b42:	f04f 0200 	mov.w	r2, #0
 8001b46:	0262      	lsls	r2, r4, #9
 8001b48:	ea42 52d3 	orr.w	r2, r2, r3, lsr #23
 8001b4c:	0259      	lsls	r1, r3, #9
 8001b4e:	460b      	mov	r3, r1
 8001b50:	4614      	mov	r4, r2
 8001b52:	4618      	mov	r0, r3
 8001b54:	4621      	mov	r1, r4
 8001b56:	687b      	ldr	r3, [r7, #4]
 8001b58:	f04f 0400 	mov.w	r4, #0
 8001b5c:	461a      	mov	r2, r3
 8001b5e:	4623      	mov	r3, r4
 8001b60:	f7fe fb96 	bl	8000290 <__aeabi_uldivmod>
 8001b64:	4603      	mov	r3, r0
 8001b66:	460c      	mov	r4, r1
 8001b68:	60fb      	str	r3, [r7, #12]
 8001b6a:	e049      	b.n	8001c00 <HAL_RCC_GetSysClockFreq+0x178>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001b6c:	4b2f      	ldr	r3, [pc, #188]	; (8001c2c <HAL_RCC_GetSysClockFreq+0x1a4>)
 8001b6e:	685b      	ldr	r3, [r3, #4]
 8001b70:	099b      	lsrs	r3, r3, #6
 8001b72:	f04f 0400 	mov.w	r4, #0
 8001b76:	f240 11ff 	movw	r1, #511	; 0x1ff
 8001b7a:	f04f 0200 	mov.w	r2, #0
 8001b7e:	ea03 0501 	and.w	r5, r3, r1
 8001b82:	ea04 0602 	and.w	r6, r4, r2
 8001b86:	4629      	mov	r1, r5
 8001b88:	4632      	mov	r2, r6
 8001b8a:	f04f 0300 	mov.w	r3, #0
 8001b8e:	f04f 0400 	mov.w	r4, #0
 8001b92:	0154      	lsls	r4, r2, #5
 8001b94:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 8001b98:	014b      	lsls	r3, r1, #5
 8001b9a:	4619      	mov	r1, r3
 8001b9c:	4622      	mov	r2, r4
 8001b9e:	1b49      	subs	r1, r1, r5
 8001ba0:	eb62 0206 	sbc.w	r2, r2, r6
 8001ba4:	f04f 0300 	mov.w	r3, #0
 8001ba8:	f04f 0400 	mov.w	r4, #0
 8001bac:	0194      	lsls	r4, r2, #6
 8001bae:	ea44 6491 	orr.w	r4, r4, r1, lsr #26
 8001bb2:	018b      	lsls	r3, r1, #6
 8001bb4:	1a5b      	subs	r3, r3, r1
 8001bb6:	eb64 0402 	sbc.w	r4, r4, r2
 8001bba:	f04f 0100 	mov.w	r1, #0
 8001bbe:	f04f 0200 	mov.w	r2, #0
 8001bc2:	00e2      	lsls	r2, r4, #3
 8001bc4:	ea42 7253 	orr.w	r2, r2, r3, lsr #29
 8001bc8:	00d9      	lsls	r1, r3, #3
 8001bca:	460b      	mov	r3, r1
 8001bcc:	4614      	mov	r4, r2
 8001bce:	195b      	adds	r3, r3, r5
 8001bd0:	eb44 0406 	adc.w	r4, r4, r6
 8001bd4:	f04f 0100 	mov.w	r1, #0
 8001bd8:	f04f 0200 	mov.w	r2, #0
 8001bdc:	02a2      	lsls	r2, r4, #10
 8001bde:	ea42 5293 	orr.w	r2, r2, r3, lsr #22
 8001be2:	0299      	lsls	r1, r3, #10
 8001be4:	460b      	mov	r3, r1
 8001be6:	4614      	mov	r4, r2
 8001be8:	4618      	mov	r0, r3
 8001bea:	4621      	mov	r1, r4
 8001bec:	687b      	ldr	r3, [r7, #4]
 8001bee:	f04f 0400 	mov.w	r4, #0
 8001bf2:	461a      	mov	r2, r3
 8001bf4:	4623      	mov	r3, r4
 8001bf6:	f7fe fb4b 	bl	8000290 <__aeabi_uldivmod>
 8001bfa:	4603      	mov	r3, r0
 8001bfc:	460c      	mov	r4, r1
 8001bfe:	60fb      	str	r3, [r7, #12]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8001c00:	4b0a      	ldr	r3, [pc, #40]	; (8001c2c <HAL_RCC_GetSysClockFreq+0x1a4>)
 8001c02:	685b      	ldr	r3, [r3, #4]
 8001c04:	0c1b      	lsrs	r3, r3, #16
 8001c06:	f003 0303 	and.w	r3, r3, #3
 8001c0a:	3301      	adds	r3, #1
 8001c0c:	005b      	lsls	r3, r3, #1
 8001c0e:	603b      	str	r3, [r7, #0]

      sysclockfreq = pllvco/pllp;
 8001c10:	68fa      	ldr	r2, [r7, #12]
 8001c12:	683b      	ldr	r3, [r7, #0]
 8001c14:	fbb2 f3f3 	udiv	r3, r2, r3
 8001c18:	60bb      	str	r3, [r7, #8]
      break;
 8001c1a:	e002      	b.n	8001c22 <HAL_RCC_GetSysClockFreq+0x19a>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8001c1c:	4b04      	ldr	r3, [pc, #16]	; (8001c30 <HAL_RCC_GetSysClockFreq+0x1a8>)
 8001c1e:	60bb      	str	r3, [r7, #8]
      break;
 8001c20:	bf00      	nop
    }
  }
  return sysclockfreq;
 8001c22:	68bb      	ldr	r3, [r7, #8]
}
 8001c24:	4618      	mov	r0, r3
 8001c26:	3714      	adds	r7, #20
 8001c28:	46bd      	mov	sp, r7
 8001c2a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001c2c:	40023800 	.word	0x40023800
 8001c30:	00f42400 	.word	0x00f42400
 8001c34:	007a1200 	.word	0x007a1200

08001c38 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8001c38:	b480      	push	{r7}
 8001c3a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8001c3c:	4b03      	ldr	r3, [pc, #12]	; (8001c4c <HAL_RCC_GetHCLKFreq+0x14>)
 8001c3e:	681b      	ldr	r3, [r3, #0]
}
 8001c40:	4618      	mov	r0, r3
 8001c42:	46bd      	mov	sp, r7
 8001c44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c48:	4770      	bx	lr
 8001c4a:	bf00      	nop
 8001c4c:	20000008 	.word	0x20000008

08001c50 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8001c50:	b580      	push	{r7, lr}
 8001c52:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8001c54:	f7ff fff0 	bl	8001c38 <HAL_RCC_GetHCLKFreq>
 8001c58:	4601      	mov	r1, r0
 8001c5a:	4b05      	ldr	r3, [pc, #20]	; (8001c70 <HAL_RCC_GetPCLK1Freq+0x20>)
 8001c5c:	689b      	ldr	r3, [r3, #8]
 8001c5e:	0a9b      	lsrs	r3, r3, #10
 8001c60:	f003 0307 	and.w	r3, r3, #7
 8001c64:	4a03      	ldr	r2, [pc, #12]	; (8001c74 <HAL_RCC_GetPCLK1Freq+0x24>)
 8001c66:	5cd3      	ldrb	r3, [r2, r3]
 8001c68:	fa21 f303 	lsr.w	r3, r1, r3
}
 8001c6c:	4618      	mov	r0, r3
 8001c6e:	bd80      	pop	{r7, pc}
 8001c70:	40023800 	.word	0x40023800
 8001c74:	08005ad0 	.word	0x08005ad0

08001c78 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8001c78:	b580      	push	{r7, lr}
 8001c7a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8001c7c:	f7ff ffdc 	bl	8001c38 <HAL_RCC_GetHCLKFreq>
 8001c80:	4601      	mov	r1, r0
 8001c82:	4b05      	ldr	r3, [pc, #20]	; (8001c98 <HAL_RCC_GetPCLK2Freq+0x20>)
 8001c84:	689b      	ldr	r3, [r3, #8]
 8001c86:	0b5b      	lsrs	r3, r3, #13
 8001c88:	f003 0307 	and.w	r3, r3, #7
 8001c8c:	4a03      	ldr	r2, [pc, #12]	; (8001c9c <HAL_RCC_GetPCLK2Freq+0x24>)
 8001c8e:	5cd3      	ldrb	r3, [r2, r3]
 8001c90:	fa21 f303 	lsr.w	r3, r1, r3
}
 8001c94:	4618      	mov	r0, r3
 8001c96:	bd80      	pop	{r7, pc}
 8001c98:	40023800 	.word	0x40023800
 8001c9c:	08005ad0 	.word	0x08005ad0

08001ca0 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8001ca0:	b580      	push	{r7, lr}
 8001ca2:	b082      	sub	sp, #8
 8001ca4:	af00      	add	r7, sp, #0
 8001ca6:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8001ca8:	687b      	ldr	r3, [r7, #4]
 8001caa:	2b00      	cmp	r3, #0
 8001cac:	d101      	bne.n	8001cb2 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8001cae:	2301      	movs	r3, #1
 8001cb0:	e01d      	b.n	8001cee <HAL_TIM_Base_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8001cb2:	687b      	ldr	r3, [r7, #4]
 8001cb4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8001cb8:	b2db      	uxtb	r3, r3
 8001cba:	2b00      	cmp	r3, #0
 8001cbc:	d106      	bne.n	8001ccc <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8001cbe:	687b      	ldr	r3, [r7, #4]
 8001cc0:	2200      	movs	r2, #0
 8001cc2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8001cc6:	6878      	ldr	r0, [r7, #4]
 8001cc8:	f002 fad0 	bl	800426c <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8001ccc:	687b      	ldr	r3, [r7, #4]
 8001cce:	2202      	movs	r2, #2
 8001cd0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8001cd4:	687b      	ldr	r3, [r7, #4]
 8001cd6:	681a      	ldr	r2, [r3, #0]
 8001cd8:	687b      	ldr	r3, [r7, #4]
 8001cda:	3304      	adds	r3, #4
 8001cdc:	4619      	mov	r1, r3
 8001cde:	4610      	mov	r0, r2
 8001ce0:	f000 fa08 	bl	80020f4 <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8001ce4:	687b      	ldr	r3, [r7, #4]
 8001ce6:	2201      	movs	r2, #1
 8001ce8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8001cec:	2300      	movs	r3, #0
}
 8001cee:	4618      	mov	r0, r3
 8001cf0:	3708      	adds	r7, #8
 8001cf2:	46bd      	mov	sp, r7
 8001cf4:	bd80      	pop	{r7, pc}

08001cf6 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 8001cf6:	b480      	push	{r7}
 8001cf8:	b085      	sub	sp, #20
 8001cfa:	af00      	add	r7, sp, #0
 8001cfc:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8001cfe:	687b      	ldr	r3, [r7, #4]
 8001d00:	2202      	movs	r2, #2
 8001d02:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8001d06:	687b      	ldr	r3, [r7, #4]
 8001d08:	681b      	ldr	r3, [r3, #0]
 8001d0a:	689b      	ldr	r3, [r3, #8]
 8001d0c:	f003 0307 	and.w	r3, r3, #7
 8001d10:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8001d12:	68fb      	ldr	r3, [r7, #12]
 8001d14:	2b06      	cmp	r3, #6
 8001d16:	d007      	beq.n	8001d28 <HAL_TIM_Base_Start+0x32>
  {
    __HAL_TIM_ENABLE(htim);
 8001d18:	687b      	ldr	r3, [r7, #4]
 8001d1a:	681b      	ldr	r3, [r3, #0]
 8001d1c:	681a      	ldr	r2, [r3, #0]
 8001d1e:	687b      	ldr	r3, [r7, #4]
 8001d20:	681b      	ldr	r3, [r3, #0]
 8001d22:	f042 0201 	orr.w	r2, r2, #1
 8001d26:	601a      	str	r2, [r3, #0]
  }

  /* Change the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8001d28:	687b      	ldr	r3, [r7, #4]
 8001d2a:	2201      	movs	r2, #1
 8001d2c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Return function status */
  return HAL_OK;
 8001d30:	2300      	movs	r3, #0
}
 8001d32:	4618      	mov	r0, r3
 8001d34:	3714      	adds	r7, #20
 8001d36:	46bd      	mov	sp, r7
 8001d38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d3c:	4770      	bx	lr

08001d3e <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8001d3e:	b580      	push	{r7, lr}
 8001d40:	b082      	sub	sp, #8
 8001d42:	af00      	add	r7, sp, #0
 8001d44:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8001d46:	687b      	ldr	r3, [r7, #4]
 8001d48:	2b00      	cmp	r3, #0
 8001d4a:	d101      	bne.n	8001d50 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8001d4c:	2301      	movs	r3, #1
 8001d4e:	e01d      	b.n	8001d8c <HAL_TIM_PWM_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8001d50:	687b      	ldr	r3, [r7, #4]
 8001d52:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8001d56:	b2db      	uxtb	r3, r3
 8001d58:	2b00      	cmp	r3, #0
 8001d5a:	d106      	bne.n	8001d6a <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8001d5c:	687b      	ldr	r3, [r7, #4]
 8001d5e:	2200      	movs	r2, #0
 8001d60:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8001d64:	6878      	ldr	r0, [r7, #4]
 8001d66:	f002 faa1 	bl	80042ac <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8001d6a:	687b      	ldr	r3, [r7, #4]
 8001d6c:	2202      	movs	r2, #2
 8001d6e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8001d72:	687b      	ldr	r3, [r7, #4]
 8001d74:	681a      	ldr	r2, [r3, #0]
 8001d76:	687b      	ldr	r3, [r7, #4]
 8001d78:	3304      	adds	r3, #4
 8001d7a:	4619      	mov	r1, r3
 8001d7c:	4610      	mov	r0, r2
 8001d7e:	f000 f9b9 	bl	80020f4 <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8001d82:	687b      	ldr	r3, [r7, #4]
 8001d84:	2201      	movs	r2, #1
 8001d86:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8001d8a:	2300      	movs	r3, #0
}
 8001d8c:	4618      	mov	r0, r3
 8001d8e:	3708      	adds	r7, #8
 8001d90:	46bd      	mov	sp, r7
 8001d92:	bd80      	pop	{r7, pc}

08001d94 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8001d94:	b580      	push	{r7, lr}
 8001d96:	b084      	sub	sp, #16
 8001d98:	af00      	add	r7, sp, #0
 8001d9a:	6078      	str	r0, [r7, #4]
 8001d9c:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8001d9e:	687b      	ldr	r3, [r7, #4]
 8001da0:	681b      	ldr	r3, [r3, #0]
 8001da2:	2201      	movs	r2, #1
 8001da4:	6839      	ldr	r1, [r7, #0]
 8001da6:	4618      	mov	r0, r3
 8001da8:	f000 fc4a 	bl	8002640 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8001dac:	687b      	ldr	r3, [r7, #4]
 8001dae:	681b      	ldr	r3, [r3, #0]
 8001db0:	4a10      	ldr	r2, [pc, #64]	; (8001df4 <HAL_TIM_PWM_Start+0x60>)
 8001db2:	4293      	cmp	r3, r2
 8001db4:	d107      	bne.n	8001dc6 <HAL_TIM_PWM_Start+0x32>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8001db6:	687b      	ldr	r3, [r7, #4]
 8001db8:	681b      	ldr	r3, [r3, #0]
 8001dba:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8001dbc:	687b      	ldr	r3, [r7, #4]
 8001dbe:	681b      	ldr	r3, [r3, #0]
 8001dc0:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8001dc4:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8001dc6:	687b      	ldr	r3, [r7, #4]
 8001dc8:	681b      	ldr	r3, [r3, #0]
 8001dca:	689b      	ldr	r3, [r3, #8]
 8001dcc:	f003 0307 	and.w	r3, r3, #7
 8001dd0:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8001dd2:	68fb      	ldr	r3, [r7, #12]
 8001dd4:	2b06      	cmp	r3, #6
 8001dd6:	d007      	beq.n	8001de8 <HAL_TIM_PWM_Start+0x54>
  {
    __HAL_TIM_ENABLE(htim);
 8001dd8:	687b      	ldr	r3, [r7, #4]
 8001dda:	681b      	ldr	r3, [r3, #0]
 8001ddc:	681a      	ldr	r2, [r3, #0]
 8001dde:	687b      	ldr	r3, [r7, #4]
 8001de0:	681b      	ldr	r3, [r3, #0]
 8001de2:	f042 0201 	orr.w	r2, r2, #1
 8001de6:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8001de8:	2300      	movs	r3, #0
}
 8001dea:	4618      	mov	r0, r3
 8001dec:	3710      	adds	r7, #16
 8001dee:	46bd      	mov	sp, r7
 8001df0:	bd80      	pop	{r7, pc}
 8001df2:	bf00      	nop
 8001df4:	40010000 	.word	0x40010000

08001df8 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8001df8:	b580      	push	{r7, lr}
 8001dfa:	b084      	sub	sp, #16
 8001dfc:	af00      	add	r7, sp, #0
 8001dfe:	60f8      	str	r0, [r7, #12]
 8001e00:	60b9      	str	r1, [r7, #8]
 8001e02:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8001e04:	68fb      	ldr	r3, [r7, #12]
 8001e06:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8001e0a:	2b01      	cmp	r3, #1
 8001e0c:	d101      	bne.n	8001e12 <HAL_TIM_PWM_ConfigChannel+0x1a>
 8001e0e:	2302      	movs	r3, #2
 8001e10:	e0b4      	b.n	8001f7c <HAL_TIM_PWM_ConfigChannel+0x184>
 8001e12:	68fb      	ldr	r3, [r7, #12]
 8001e14:	2201      	movs	r2, #1
 8001e16:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8001e1a:	68fb      	ldr	r3, [r7, #12]
 8001e1c:	2202      	movs	r2, #2
 8001e1e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  switch (Channel)
 8001e22:	687b      	ldr	r3, [r7, #4]
 8001e24:	2b0c      	cmp	r3, #12
 8001e26:	f200 809f 	bhi.w	8001f68 <HAL_TIM_PWM_ConfigChannel+0x170>
 8001e2a:	a201      	add	r2, pc, #4	; (adr r2, 8001e30 <HAL_TIM_PWM_ConfigChannel+0x38>)
 8001e2c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001e30:	08001e65 	.word	0x08001e65
 8001e34:	08001f69 	.word	0x08001f69
 8001e38:	08001f69 	.word	0x08001f69
 8001e3c:	08001f69 	.word	0x08001f69
 8001e40:	08001ea5 	.word	0x08001ea5
 8001e44:	08001f69 	.word	0x08001f69
 8001e48:	08001f69 	.word	0x08001f69
 8001e4c:	08001f69 	.word	0x08001f69
 8001e50:	08001ee7 	.word	0x08001ee7
 8001e54:	08001f69 	.word	0x08001f69
 8001e58:	08001f69 	.word	0x08001f69
 8001e5c:	08001f69 	.word	0x08001f69
 8001e60:	08001f27 	.word	0x08001f27
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8001e64:	68fb      	ldr	r3, [r7, #12]
 8001e66:	681b      	ldr	r3, [r3, #0]
 8001e68:	68b9      	ldr	r1, [r7, #8]
 8001e6a:	4618      	mov	r0, r3
 8001e6c:	f000 f9c2 	bl	80021f4 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8001e70:	68fb      	ldr	r3, [r7, #12]
 8001e72:	681b      	ldr	r3, [r3, #0]
 8001e74:	699a      	ldr	r2, [r3, #24]
 8001e76:	68fb      	ldr	r3, [r7, #12]
 8001e78:	681b      	ldr	r3, [r3, #0]
 8001e7a:	f042 0208 	orr.w	r2, r2, #8
 8001e7e:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8001e80:	68fb      	ldr	r3, [r7, #12]
 8001e82:	681b      	ldr	r3, [r3, #0]
 8001e84:	699a      	ldr	r2, [r3, #24]
 8001e86:	68fb      	ldr	r3, [r7, #12]
 8001e88:	681b      	ldr	r3, [r3, #0]
 8001e8a:	f022 0204 	bic.w	r2, r2, #4
 8001e8e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8001e90:	68fb      	ldr	r3, [r7, #12]
 8001e92:	681b      	ldr	r3, [r3, #0]
 8001e94:	6999      	ldr	r1, [r3, #24]
 8001e96:	68bb      	ldr	r3, [r7, #8]
 8001e98:	691a      	ldr	r2, [r3, #16]
 8001e9a:	68fb      	ldr	r3, [r7, #12]
 8001e9c:	681b      	ldr	r3, [r3, #0]
 8001e9e:	430a      	orrs	r2, r1
 8001ea0:	619a      	str	r2, [r3, #24]
      break;
 8001ea2:	e062      	b.n	8001f6a <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8001ea4:	68fb      	ldr	r3, [r7, #12]
 8001ea6:	681b      	ldr	r3, [r3, #0]
 8001ea8:	68b9      	ldr	r1, [r7, #8]
 8001eaa:	4618      	mov	r0, r3
 8001eac:	f000 fa08 	bl	80022c0 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8001eb0:	68fb      	ldr	r3, [r7, #12]
 8001eb2:	681b      	ldr	r3, [r3, #0]
 8001eb4:	699a      	ldr	r2, [r3, #24]
 8001eb6:	68fb      	ldr	r3, [r7, #12]
 8001eb8:	681b      	ldr	r3, [r3, #0]
 8001eba:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8001ebe:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8001ec0:	68fb      	ldr	r3, [r7, #12]
 8001ec2:	681b      	ldr	r3, [r3, #0]
 8001ec4:	699a      	ldr	r2, [r3, #24]
 8001ec6:	68fb      	ldr	r3, [r7, #12]
 8001ec8:	681b      	ldr	r3, [r3, #0]
 8001eca:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8001ece:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8001ed0:	68fb      	ldr	r3, [r7, #12]
 8001ed2:	681b      	ldr	r3, [r3, #0]
 8001ed4:	6999      	ldr	r1, [r3, #24]
 8001ed6:	68bb      	ldr	r3, [r7, #8]
 8001ed8:	691b      	ldr	r3, [r3, #16]
 8001eda:	021a      	lsls	r2, r3, #8
 8001edc:	68fb      	ldr	r3, [r7, #12]
 8001ede:	681b      	ldr	r3, [r3, #0]
 8001ee0:	430a      	orrs	r2, r1
 8001ee2:	619a      	str	r2, [r3, #24]
      break;
 8001ee4:	e041      	b.n	8001f6a <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8001ee6:	68fb      	ldr	r3, [r7, #12]
 8001ee8:	681b      	ldr	r3, [r3, #0]
 8001eea:	68b9      	ldr	r1, [r7, #8]
 8001eec:	4618      	mov	r0, r3
 8001eee:	f000 fa53 	bl	8002398 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8001ef2:	68fb      	ldr	r3, [r7, #12]
 8001ef4:	681b      	ldr	r3, [r3, #0]
 8001ef6:	69da      	ldr	r2, [r3, #28]
 8001ef8:	68fb      	ldr	r3, [r7, #12]
 8001efa:	681b      	ldr	r3, [r3, #0]
 8001efc:	f042 0208 	orr.w	r2, r2, #8
 8001f00:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8001f02:	68fb      	ldr	r3, [r7, #12]
 8001f04:	681b      	ldr	r3, [r3, #0]
 8001f06:	69da      	ldr	r2, [r3, #28]
 8001f08:	68fb      	ldr	r3, [r7, #12]
 8001f0a:	681b      	ldr	r3, [r3, #0]
 8001f0c:	f022 0204 	bic.w	r2, r2, #4
 8001f10:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8001f12:	68fb      	ldr	r3, [r7, #12]
 8001f14:	681b      	ldr	r3, [r3, #0]
 8001f16:	69d9      	ldr	r1, [r3, #28]
 8001f18:	68bb      	ldr	r3, [r7, #8]
 8001f1a:	691a      	ldr	r2, [r3, #16]
 8001f1c:	68fb      	ldr	r3, [r7, #12]
 8001f1e:	681b      	ldr	r3, [r3, #0]
 8001f20:	430a      	orrs	r2, r1
 8001f22:	61da      	str	r2, [r3, #28]
      break;
 8001f24:	e021      	b.n	8001f6a <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8001f26:	68fb      	ldr	r3, [r7, #12]
 8001f28:	681b      	ldr	r3, [r3, #0]
 8001f2a:	68b9      	ldr	r1, [r7, #8]
 8001f2c:	4618      	mov	r0, r3
 8001f2e:	f000 fa9d 	bl	800246c <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8001f32:	68fb      	ldr	r3, [r7, #12]
 8001f34:	681b      	ldr	r3, [r3, #0]
 8001f36:	69da      	ldr	r2, [r3, #28]
 8001f38:	68fb      	ldr	r3, [r7, #12]
 8001f3a:	681b      	ldr	r3, [r3, #0]
 8001f3c:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8001f40:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8001f42:	68fb      	ldr	r3, [r7, #12]
 8001f44:	681b      	ldr	r3, [r3, #0]
 8001f46:	69da      	ldr	r2, [r3, #28]
 8001f48:	68fb      	ldr	r3, [r7, #12]
 8001f4a:	681b      	ldr	r3, [r3, #0]
 8001f4c:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8001f50:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8001f52:	68fb      	ldr	r3, [r7, #12]
 8001f54:	681b      	ldr	r3, [r3, #0]
 8001f56:	69d9      	ldr	r1, [r3, #28]
 8001f58:	68bb      	ldr	r3, [r7, #8]
 8001f5a:	691b      	ldr	r3, [r3, #16]
 8001f5c:	021a      	lsls	r2, r3, #8
 8001f5e:	68fb      	ldr	r3, [r7, #12]
 8001f60:	681b      	ldr	r3, [r3, #0]
 8001f62:	430a      	orrs	r2, r1
 8001f64:	61da      	str	r2, [r3, #28]
      break;
 8001f66:	e000      	b.n	8001f6a <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      break;
 8001f68:	bf00      	nop
  }

  htim->State = HAL_TIM_STATE_READY;
 8001f6a:	68fb      	ldr	r3, [r7, #12]
 8001f6c:	2201      	movs	r2, #1
 8001f6e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8001f72:	68fb      	ldr	r3, [r7, #12]
 8001f74:	2200      	movs	r2, #0
 8001f76:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8001f7a:	2300      	movs	r3, #0
}
 8001f7c:	4618      	mov	r0, r3
 8001f7e:	3710      	adds	r7, #16
 8001f80:	46bd      	mov	sp, r7
 8001f82:	bd80      	pop	{r7, pc}

08001f84 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8001f84:	b580      	push	{r7, lr}
 8001f86:	b084      	sub	sp, #16
 8001f88:	af00      	add	r7, sp, #0
 8001f8a:	6078      	str	r0, [r7, #4]
 8001f8c:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8001f8e:	687b      	ldr	r3, [r7, #4]
 8001f90:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8001f94:	2b01      	cmp	r3, #1
 8001f96:	d101      	bne.n	8001f9c <HAL_TIM_ConfigClockSource+0x18>
 8001f98:	2302      	movs	r3, #2
 8001f9a:	e0a6      	b.n	80020ea <HAL_TIM_ConfigClockSource+0x166>
 8001f9c:	687b      	ldr	r3, [r7, #4]
 8001f9e:	2201      	movs	r2, #1
 8001fa0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8001fa4:	687b      	ldr	r3, [r7, #4]
 8001fa6:	2202      	movs	r2, #2
 8001fa8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8001fac:	687b      	ldr	r3, [r7, #4]
 8001fae:	681b      	ldr	r3, [r3, #0]
 8001fb0:	689b      	ldr	r3, [r3, #8]
 8001fb2:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8001fb4:	68fb      	ldr	r3, [r7, #12]
 8001fb6:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8001fba:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8001fbc:	68fb      	ldr	r3, [r7, #12]
 8001fbe:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8001fc2:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 8001fc4:	687b      	ldr	r3, [r7, #4]
 8001fc6:	681b      	ldr	r3, [r3, #0]
 8001fc8:	68fa      	ldr	r2, [r7, #12]
 8001fca:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8001fcc:	683b      	ldr	r3, [r7, #0]
 8001fce:	681b      	ldr	r3, [r3, #0]
 8001fd0:	2b40      	cmp	r3, #64	; 0x40
 8001fd2:	d067      	beq.n	80020a4 <HAL_TIM_ConfigClockSource+0x120>
 8001fd4:	2b40      	cmp	r3, #64	; 0x40
 8001fd6:	d80b      	bhi.n	8001ff0 <HAL_TIM_ConfigClockSource+0x6c>
 8001fd8:	2b10      	cmp	r3, #16
 8001fda:	d073      	beq.n	80020c4 <HAL_TIM_ConfigClockSource+0x140>
 8001fdc:	2b10      	cmp	r3, #16
 8001fde:	d802      	bhi.n	8001fe6 <HAL_TIM_ConfigClockSource+0x62>
 8001fe0:	2b00      	cmp	r3, #0
 8001fe2:	d06f      	beq.n	80020c4 <HAL_TIM_ConfigClockSource+0x140>
      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
      break;
    }

    default:
      break;
 8001fe4:	e078      	b.n	80020d8 <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 8001fe6:	2b20      	cmp	r3, #32
 8001fe8:	d06c      	beq.n	80020c4 <HAL_TIM_ConfigClockSource+0x140>
 8001fea:	2b30      	cmp	r3, #48	; 0x30
 8001fec:	d06a      	beq.n	80020c4 <HAL_TIM_ConfigClockSource+0x140>
      break;
 8001fee:	e073      	b.n	80020d8 <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 8001ff0:	2b70      	cmp	r3, #112	; 0x70
 8001ff2:	d00d      	beq.n	8002010 <HAL_TIM_ConfigClockSource+0x8c>
 8001ff4:	2b70      	cmp	r3, #112	; 0x70
 8001ff6:	d804      	bhi.n	8002002 <HAL_TIM_ConfigClockSource+0x7e>
 8001ff8:	2b50      	cmp	r3, #80	; 0x50
 8001ffa:	d033      	beq.n	8002064 <HAL_TIM_ConfigClockSource+0xe0>
 8001ffc:	2b60      	cmp	r3, #96	; 0x60
 8001ffe:	d041      	beq.n	8002084 <HAL_TIM_ConfigClockSource+0x100>
      break;
 8002000:	e06a      	b.n	80020d8 <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 8002002:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002006:	d066      	beq.n	80020d6 <HAL_TIM_ConfigClockSource+0x152>
 8002008:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800200c:	d017      	beq.n	800203e <HAL_TIM_ConfigClockSource+0xba>
      break;
 800200e:	e063      	b.n	80020d8 <HAL_TIM_ConfigClockSource+0x154>
      TIM_ETR_SetConfig(htim->Instance,
 8002010:	687b      	ldr	r3, [r7, #4]
 8002012:	6818      	ldr	r0, [r3, #0]
 8002014:	683b      	ldr	r3, [r7, #0]
 8002016:	6899      	ldr	r1, [r3, #8]
 8002018:	683b      	ldr	r3, [r7, #0]
 800201a:	685a      	ldr	r2, [r3, #4]
 800201c:	683b      	ldr	r3, [r7, #0]
 800201e:	68db      	ldr	r3, [r3, #12]
 8002020:	f000 faee 	bl	8002600 <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 8002024:	687b      	ldr	r3, [r7, #4]
 8002026:	681b      	ldr	r3, [r3, #0]
 8002028:	689b      	ldr	r3, [r3, #8]
 800202a:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800202c:	68fb      	ldr	r3, [r7, #12]
 800202e:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8002032:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 8002034:	687b      	ldr	r3, [r7, #4]
 8002036:	681b      	ldr	r3, [r3, #0]
 8002038:	68fa      	ldr	r2, [r7, #12]
 800203a:	609a      	str	r2, [r3, #8]
      break;
 800203c:	e04c      	b.n	80020d8 <HAL_TIM_ConfigClockSource+0x154>
      TIM_ETR_SetConfig(htim->Instance,
 800203e:	687b      	ldr	r3, [r7, #4]
 8002040:	6818      	ldr	r0, [r3, #0]
 8002042:	683b      	ldr	r3, [r7, #0]
 8002044:	6899      	ldr	r1, [r3, #8]
 8002046:	683b      	ldr	r3, [r7, #0]
 8002048:	685a      	ldr	r2, [r3, #4]
 800204a:	683b      	ldr	r3, [r7, #0]
 800204c:	68db      	ldr	r3, [r3, #12]
 800204e:	f000 fad7 	bl	8002600 <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8002052:	687b      	ldr	r3, [r7, #4]
 8002054:	681b      	ldr	r3, [r3, #0]
 8002056:	689a      	ldr	r2, [r3, #8]
 8002058:	687b      	ldr	r3, [r7, #4]
 800205a:	681b      	ldr	r3, [r3, #0]
 800205c:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8002060:	609a      	str	r2, [r3, #8]
      break;
 8002062:	e039      	b.n	80020d8 <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8002064:	687b      	ldr	r3, [r7, #4]
 8002066:	6818      	ldr	r0, [r3, #0]
 8002068:	683b      	ldr	r3, [r7, #0]
 800206a:	6859      	ldr	r1, [r3, #4]
 800206c:	683b      	ldr	r3, [r7, #0]
 800206e:	68db      	ldr	r3, [r3, #12]
 8002070:	461a      	mov	r2, r3
 8002072:	f000 fa4b 	bl	800250c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8002076:	687b      	ldr	r3, [r7, #4]
 8002078:	681b      	ldr	r3, [r3, #0]
 800207a:	2150      	movs	r1, #80	; 0x50
 800207c:	4618      	mov	r0, r3
 800207e:	f000 faa4 	bl	80025ca <TIM_ITRx_SetConfig>
      break;
 8002082:	e029      	b.n	80020d8 <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI2_ConfigInputStage(htim->Instance,
 8002084:	687b      	ldr	r3, [r7, #4]
 8002086:	6818      	ldr	r0, [r3, #0]
 8002088:	683b      	ldr	r3, [r7, #0]
 800208a:	6859      	ldr	r1, [r3, #4]
 800208c:	683b      	ldr	r3, [r7, #0]
 800208e:	68db      	ldr	r3, [r3, #12]
 8002090:	461a      	mov	r2, r3
 8002092:	f000 fa6a 	bl	800256a <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8002096:	687b      	ldr	r3, [r7, #4]
 8002098:	681b      	ldr	r3, [r3, #0]
 800209a:	2160      	movs	r1, #96	; 0x60
 800209c:	4618      	mov	r0, r3
 800209e:	f000 fa94 	bl	80025ca <TIM_ITRx_SetConfig>
      break;
 80020a2:	e019      	b.n	80020d8 <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI1_ConfigInputStage(htim->Instance,
 80020a4:	687b      	ldr	r3, [r7, #4]
 80020a6:	6818      	ldr	r0, [r3, #0]
 80020a8:	683b      	ldr	r3, [r7, #0]
 80020aa:	6859      	ldr	r1, [r3, #4]
 80020ac:	683b      	ldr	r3, [r7, #0]
 80020ae:	68db      	ldr	r3, [r3, #12]
 80020b0:	461a      	mov	r2, r3
 80020b2:	f000 fa2b 	bl	800250c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80020b6:	687b      	ldr	r3, [r7, #4]
 80020b8:	681b      	ldr	r3, [r3, #0]
 80020ba:	2140      	movs	r1, #64	; 0x40
 80020bc:	4618      	mov	r0, r3
 80020be:	f000 fa84 	bl	80025ca <TIM_ITRx_SetConfig>
      break;
 80020c2:	e009      	b.n	80020d8 <HAL_TIM_ConfigClockSource+0x154>
      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 80020c4:	687b      	ldr	r3, [r7, #4]
 80020c6:	681a      	ldr	r2, [r3, #0]
 80020c8:	683b      	ldr	r3, [r7, #0]
 80020ca:	681b      	ldr	r3, [r3, #0]
 80020cc:	4619      	mov	r1, r3
 80020ce:	4610      	mov	r0, r2
 80020d0:	f000 fa7b 	bl	80025ca <TIM_ITRx_SetConfig>
      break;
 80020d4:	e000      	b.n	80020d8 <HAL_TIM_ConfigClockSource+0x154>
      break;
 80020d6:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 80020d8:	687b      	ldr	r3, [r7, #4]
 80020da:	2201      	movs	r2, #1
 80020dc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80020e0:	687b      	ldr	r3, [r7, #4]
 80020e2:	2200      	movs	r2, #0
 80020e4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80020e8:	2300      	movs	r3, #0
}
 80020ea:	4618      	mov	r0, r3
 80020ec:	3710      	adds	r7, #16
 80020ee:	46bd      	mov	sp, r7
 80020f0:	bd80      	pop	{r7, pc}
	...

080020f4 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 80020f4:	b480      	push	{r7}
 80020f6:	b085      	sub	sp, #20
 80020f8:	af00      	add	r7, sp, #0
 80020fa:	6078      	str	r0, [r7, #4]
 80020fc:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80020fe:	687b      	ldr	r3, [r7, #4]
 8002100:	681b      	ldr	r3, [r3, #0]
 8002102:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8002104:	687b      	ldr	r3, [r7, #4]
 8002106:	4a34      	ldr	r2, [pc, #208]	; (80021d8 <TIM_Base_SetConfig+0xe4>)
 8002108:	4293      	cmp	r3, r2
 800210a:	d00f      	beq.n	800212c <TIM_Base_SetConfig+0x38>
 800210c:	687b      	ldr	r3, [r7, #4]
 800210e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002112:	d00b      	beq.n	800212c <TIM_Base_SetConfig+0x38>
 8002114:	687b      	ldr	r3, [r7, #4]
 8002116:	4a31      	ldr	r2, [pc, #196]	; (80021dc <TIM_Base_SetConfig+0xe8>)
 8002118:	4293      	cmp	r3, r2
 800211a:	d007      	beq.n	800212c <TIM_Base_SetConfig+0x38>
 800211c:	687b      	ldr	r3, [r7, #4]
 800211e:	4a30      	ldr	r2, [pc, #192]	; (80021e0 <TIM_Base_SetConfig+0xec>)
 8002120:	4293      	cmp	r3, r2
 8002122:	d003      	beq.n	800212c <TIM_Base_SetConfig+0x38>
 8002124:	687b      	ldr	r3, [r7, #4]
 8002126:	4a2f      	ldr	r2, [pc, #188]	; (80021e4 <TIM_Base_SetConfig+0xf0>)
 8002128:	4293      	cmp	r3, r2
 800212a:	d108      	bne.n	800213e <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800212c:	68fb      	ldr	r3, [r7, #12]
 800212e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002132:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8002134:	683b      	ldr	r3, [r7, #0]
 8002136:	685b      	ldr	r3, [r3, #4]
 8002138:	68fa      	ldr	r2, [r7, #12]
 800213a:	4313      	orrs	r3, r2
 800213c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800213e:	687b      	ldr	r3, [r7, #4]
 8002140:	4a25      	ldr	r2, [pc, #148]	; (80021d8 <TIM_Base_SetConfig+0xe4>)
 8002142:	4293      	cmp	r3, r2
 8002144:	d01b      	beq.n	800217e <TIM_Base_SetConfig+0x8a>
 8002146:	687b      	ldr	r3, [r7, #4]
 8002148:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800214c:	d017      	beq.n	800217e <TIM_Base_SetConfig+0x8a>
 800214e:	687b      	ldr	r3, [r7, #4]
 8002150:	4a22      	ldr	r2, [pc, #136]	; (80021dc <TIM_Base_SetConfig+0xe8>)
 8002152:	4293      	cmp	r3, r2
 8002154:	d013      	beq.n	800217e <TIM_Base_SetConfig+0x8a>
 8002156:	687b      	ldr	r3, [r7, #4]
 8002158:	4a21      	ldr	r2, [pc, #132]	; (80021e0 <TIM_Base_SetConfig+0xec>)
 800215a:	4293      	cmp	r3, r2
 800215c:	d00f      	beq.n	800217e <TIM_Base_SetConfig+0x8a>
 800215e:	687b      	ldr	r3, [r7, #4]
 8002160:	4a20      	ldr	r2, [pc, #128]	; (80021e4 <TIM_Base_SetConfig+0xf0>)
 8002162:	4293      	cmp	r3, r2
 8002164:	d00b      	beq.n	800217e <TIM_Base_SetConfig+0x8a>
 8002166:	687b      	ldr	r3, [r7, #4]
 8002168:	4a1f      	ldr	r2, [pc, #124]	; (80021e8 <TIM_Base_SetConfig+0xf4>)
 800216a:	4293      	cmp	r3, r2
 800216c:	d007      	beq.n	800217e <TIM_Base_SetConfig+0x8a>
 800216e:	687b      	ldr	r3, [r7, #4]
 8002170:	4a1e      	ldr	r2, [pc, #120]	; (80021ec <TIM_Base_SetConfig+0xf8>)
 8002172:	4293      	cmp	r3, r2
 8002174:	d003      	beq.n	800217e <TIM_Base_SetConfig+0x8a>
 8002176:	687b      	ldr	r3, [r7, #4]
 8002178:	4a1d      	ldr	r2, [pc, #116]	; (80021f0 <TIM_Base_SetConfig+0xfc>)
 800217a:	4293      	cmp	r3, r2
 800217c:	d108      	bne.n	8002190 <TIM_Base_SetConfig+0x9c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800217e:	68fb      	ldr	r3, [r7, #12]
 8002180:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8002184:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8002186:	683b      	ldr	r3, [r7, #0]
 8002188:	68db      	ldr	r3, [r3, #12]
 800218a:	68fa      	ldr	r2, [r7, #12]
 800218c:	4313      	orrs	r3, r2
 800218e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8002190:	68fb      	ldr	r3, [r7, #12]
 8002192:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8002196:	683b      	ldr	r3, [r7, #0]
 8002198:	695b      	ldr	r3, [r3, #20]
 800219a:	4313      	orrs	r3, r2
 800219c:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800219e:	687b      	ldr	r3, [r7, #4]
 80021a0:	68fa      	ldr	r2, [r7, #12]
 80021a2:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80021a4:	683b      	ldr	r3, [r7, #0]
 80021a6:	689a      	ldr	r2, [r3, #8]
 80021a8:	687b      	ldr	r3, [r7, #4]
 80021aa:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80021ac:	683b      	ldr	r3, [r7, #0]
 80021ae:	681a      	ldr	r2, [r3, #0]
 80021b0:	687b      	ldr	r3, [r7, #4]
 80021b2:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80021b4:	687b      	ldr	r3, [r7, #4]
 80021b6:	4a08      	ldr	r2, [pc, #32]	; (80021d8 <TIM_Base_SetConfig+0xe4>)
 80021b8:	4293      	cmp	r3, r2
 80021ba:	d103      	bne.n	80021c4 <TIM_Base_SetConfig+0xd0>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80021bc:	683b      	ldr	r3, [r7, #0]
 80021be:	691a      	ldr	r2, [r3, #16]
 80021c0:	687b      	ldr	r3, [r7, #4]
 80021c2:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80021c4:	687b      	ldr	r3, [r7, #4]
 80021c6:	2201      	movs	r2, #1
 80021c8:	615a      	str	r2, [r3, #20]
}
 80021ca:	bf00      	nop
 80021cc:	3714      	adds	r7, #20
 80021ce:	46bd      	mov	sp, r7
 80021d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021d4:	4770      	bx	lr
 80021d6:	bf00      	nop
 80021d8:	40010000 	.word	0x40010000
 80021dc:	40000400 	.word	0x40000400
 80021e0:	40000800 	.word	0x40000800
 80021e4:	40000c00 	.word	0x40000c00
 80021e8:	40014000 	.word	0x40014000
 80021ec:	40014400 	.word	0x40014400
 80021f0:	40014800 	.word	0x40014800

080021f4 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80021f4:	b480      	push	{r7}
 80021f6:	b087      	sub	sp, #28
 80021f8:	af00      	add	r7, sp, #0
 80021fa:	6078      	str	r0, [r7, #4]
 80021fc:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80021fe:	687b      	ldr	r3, [r7, #4]
 8002200:	6a1b      	ldr	r3, [r3, #32]
 8002202:	f023 0201 	bic.w	r2, r3, #1
 8002206:	687b      	ldr	r3, [r7, #4]
 8002208:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800220a:	687b      	ldr	r3, [r7, #4]
 800220c:	6a1b      	ldr	r3, [r3, #32]
 800220e:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8002210:	687b      	ldr	r3, [r7, #4]
 8002212:	685b      	ldr	r3, [r3, #4]
 8002214:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8002216:	687b      	ldr	r3, [r7, #4]
 8002218:	699b      	ldr	r3, [r3, #24]
 800221a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 800221c:	68fb      	ldr	r3, [r7, #12]
 800221e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002222:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8002224:	68fb      	ldr	r3, [r7, #12]
 8002226:	f023 0303 	bic.w	r3, r3, #3
 800222a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800222c:	683b      	ldr	r3, [r7, #0]
 800222e:	681b      	ldr	r3, [r3, #0]
 8002230:	68fa      	ldr	r2, [r7, #12]
 8002232:	4313      	orrs	r3, r2
 8002234:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8002236:	697b      	ldr	r3, [r7, #20]
 8002238:	f023 0302 	bic.w	r3, r3, #2
 800223c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800223e:	683b      	ldr	r3, [r7, #0]
 8002240:	689b      	ldr	r3, [r3, #8]
 8002242:	697a      	ldr	r2, [r7, #20]
 8002244:	4313      	orrs	r3, r2
 8002246:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8002248:	687b      	ldr	r3, [r7, #4]
 800224a:	4a1c      	ldr	r2, [pc, #112]	; (80022bc <TIM_OC1_SetConfig+0xc8>)
 800224c:	4293      	cmp	r3, r2
 800224e:	d10c      	bne.n	800226a <TIM_OC1_SetConfig+0x76>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8002250:	697b      	ldr	r3, [r7, #20]
 8002252:	f023 0308 	bic.w	r3, r3, #8
 8002256:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8002258:	683b      	ldr	r3, [r7, #0]
 800225a:	68db      	ldr	r3, [r3, #12]
 800225c:	697a      	ldr	r2, [r7, #20]
 800225e:	4313      	orrs	r3, r2
 8002260:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8002262:	697b      	ldr	r3, [r7, #20]
 8002264:	f023 0304 	bic.w	r3, r3, #4
 8002268:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800226a:	687b      	ldr	r3, [r7, #4]
 800226c:	4a13      	ldr	r2, [pc, #76]	; (80022bc <TIM_OC1_SetConfig+0xc8>)
 800226e:	4293      	cmp	r3, r2
 8002270:	d111      	bne.n	8002296 <TIM_OC1_SetConfig+0xa2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8002272:	693b      	ldr	r3, [r7, #16]
 8002274:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8002278:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800227a:	693b      	ldr	r3, [r7, #16]
 800227c:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8002280:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8002282:	683b      	ldr	r3, [r7, #0]
 8002284:	695b      	ldr	r3, [r3, #20]
 8002286:	693a      	ldr	r2, [r7, #16]
 8002288:	4313      	orrs	r3, r2
 800228a:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 800228c:	683b      	ldr	r3, [r7, #0]
 800228e:	699b      	ldr	r3, [r3, #24]
 8002290:	693a      	ldr	r2, [r7, #16]
 8002292:	4313      	orrs	r3, r2
 8002294:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8002296:	687b      	ldr	r3, [r7, #4]
 8002298:	693a      	ldr	r2, [r7, #16]
 800229a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800229c:	687b      	ldr	r3, [r7, #4]
 800229e:	68fa      	ldr	r2, [r7, #12]
 80022a0:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 80022a2:	683b      	ldr	r3, [r7, #0]
 80022a4:	685a      	ldr	r2, [r3, #4]
 80022a6:	687b      	ldr	r3, [r7, #4]
 80022a8:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80022aa:	687b      	ldr	r3, [r7, #4]
 80022ac:	697a      	ldr	r2, [r7, #20]
 80022ae:	621a      	str	r2, [r3, #32]
}
 80022b0:	bf00      	nop
 80022b2:	371c      	adds	r7, #28
 80022b4:	46bd      	mov	sp, r7
 80022b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022ba:	4770      	bx	lr
 80022bc:	40010000 	.word	0x40010000

080022c0 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80022c0:	b480      	push	{r7}
 80022c2:	b087      	sub	sp, #28
 80022c4:	af00      	add	r7, sp, #0
 80022c6:	6078      	str	r0, [r7, #4]
 80022c8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80022ca:	687b      	ldr	r3, [r7, #4]
 80022cc:	6a1b      	ldr	r3, [r3, #32]
 80022ce:	f023 0210 	bic.w	r2, r3, #16
 80022d2:	687b      	ldr	r3, [r7, #4]
 80022d4:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80022d6:	687b      	ldr	r3, [r7, #4]
 80022d8:	6a1b      	ldr	r3, [r3, #32]
 80022da:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80022dc:	687b      	ldr	r3, [r7, #4]
 80022de:	685b      	ldr	r3, [r3, #4]
 80022e0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80022e2:	687b      	ldr	r3, [r7, #4]
 80022e4:	699b      	ldr	r3, [r3, #24]
 80022e6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 80022e8:	68fb      	ldr	r3, [r7, #12]
 80022ea:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80022ee:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 80022f0:	68fb      	ldr	r3, [r7, #12]
 80022f2:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80022f6:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80022f8:	683b      	ldr	r3, [r7, #0]
 80022fa:	681b      	ldr	r3, [r3, #0]
 80022fc:	021b      	lsls	r3, r3, #8
 80022fe:	68fa      	ldr	r2, [r7, #12]
 8002300:	4313      	orrs	r3, r2
 8002302:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8002304:	697b      	ldr	r3, [r7, #20]
 8002306:	f023 0320 	bic.w	r3, r3, #32
 800230a:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 800230c:	683b      	ldr	r3, [r7, #0]
 800230e:	689b      	ldr	r3, [r3, #8]
 8002310:	011b      	lsls	r3, r3, #4
 8002312:	697a      	ldr	r2, [r7, #20]
 8002314:	4313      	orrs	r3, r2
 8002316:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8002318:	687b      	ldr	r3, [r7, #4]
 800231a:	4a1e      	ldr	r2, [pc, #120]	; (8002394 <TIM_OC2_SetConfig+0xd4>)
 800231c:	4293      	cmp	r3, r2
 800231e:	d10d      	bne.n	800233c <TIM_OC2_SetConfig+0x7c>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8002320:	697b      	ldr	r3, [r7, #20]
 8002322:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8002326:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8002328:	683b      	ldr	r3, [r7, #0]
 800232a:	68db      	ldr	r3, [r3, #12]
 800232c:	011b      	lsls	r3, r3, #4
 800232e:	697a      	ldr	r2, [r7, #20]
 8002330:	4313      	orrs	r3, r2
 8002332:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8002334:	697b      	ldr	r3, [r7, #20]
 8002336:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800233a:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800233c:	687b      	ldr	r3, [r7, #4]
 800233e:	4a15      	ldr	r2, [pc, #84]	; (8002394 <TIM_OC2_SetConfig+0xd4>)
 8002340:	4293      	cmp	r3, r2
 8002342:	d113      	bne.n	800236c <TIM_OC2_SetConfig+0xac>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8002344:	693b      	ldr	r3, [r7, #16]
 8002346:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800234a:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 800234c:	693b      	ldr	r3, [r7, #16]
 800234e:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8002352:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8002354:	683b      	ldr	r3, [r7, #0]
 8002356:	695b      	ldr	r3, [r3, #20]
 8002358:	009b      	lsls	r3, r3, #2
 800235a:	693a      	ldr	r2, [r7, #16]
 800235c:	4313      	orrs	r3, r2
 800235e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8002360:	683b      	ldr	r3, [r7, #0]
 8002362:	699b      	ldr	r3, [r3, #24]
 8002364:	009b      	lsls	r3, r3, #2
 8002366:	693a      	ldr	r2, [r7, #16]
 8002368:	4313      	orrs	r3, r2
 800236a:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800236c:	687b      	ldr	r3, [r7, #4]
 800236e:	693a      	ldr	r2, [r7, #16]
 8002370:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8002372:	687b      	ldr	r3, [r7, #4]
 8002374:	68fa      	ldr	r2, [r7, #12]
 8002376:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8002378:	683b      	ldr	r3, [r7, #0]
 800237a:	685a      	ldr	r2, [r3, #4]
 800237c:	687b      	ldr	r3, [r7, #4]
 800237e:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8002380:	687b      	ldr	r3, [r7, #4]
 8002382:	697a      	ldr	r2, [r7, #20]
 8002384:	621a      	str	r2, [r3, #32]
}
 8002386:	bf00      	nop
 8002388:	371c      	adds	r7, #28
 800238a:	46bd      	mov	sp, r7
 800238c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002390:	4770      	bx	lr
 8002392:	bf00      	nop
 8002394:	40010000 	.word	0x40010000

08002398 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8002398:	b480      	push	{r7}
 800239a:	b087      	sub	sp, #28
 800239c:	af00      	add	r7, sp, #0
 800239e:	6078      	str	r0, [r7, #4]
 80023a0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80023a2:	687b      	ldr	r3, [r7, #4]
 80023a4:	6a1b      	ldr	r3, [r3, #32]
 80023a6:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80023aa:	687b      	ldr	r3, [r7, #4]
 80023ac:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80023ae:	687b      	ldr	r3, [r7, #4]
 80023b0:	6a1b      	ldr	r3, [r3, #32]
 80023b2:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80023b4:	687b      	ldr	r3, [r7, #4]
 80023b6:	685b      	ldr	r3, [r3, #4]
 80023b8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80023ba:	687b      	ldr	r3, [r7, #4]
 80023bc:	69db      	ldr	r3, [r3, #28]
 80023be:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 80023c0:	68fb      	ldr	r3, [r7, #12]
 80023c2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80023c6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 80023c8:	68fb      	ldr	r3, [r7, #12]
 80023ca:	f023 0303 	bic.w	r3, r3, #3
 80023ce:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80023d0:	683b      	ldr	r3, [r7, #0]
 80023d2:	681b      	ldr	r3, [r3, #0]
 80023d4:	68fa      	ldr	r2, [r7, #12]
 80023d6:	4313      	orrs	r3, r2
 80023d8:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 80023da:	697b      	ldr	r3, [r7, #20]
 80023dc:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 80023e0:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 80023e2:	683b      	ldr	r3, [r7, #0]
 80023e4:	689b      	ldr	r3, [r3, #8]
 80023e6:	021b      	lsls	r3, r3, #8
 80023e8:	697a      	ldr	r2, [r7, #20]
 80023ea:	4313      	orrs	r3, r2
 80023ec:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 80023ee:	687b      	ldr	r3, [r7, #4]
 80023f0:	4a1d      	ldr	r2, [pc, #116]	; (8002468 <TIM_OC3_SetConfig+0xd0>)
 80023f2:	4293      	cmp	r3, r2
 80023f4:	d10d      	bne.n	8002412 <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 80023f6:	697b      	ldr	r3, [r7, #20]
 80023f8:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80023fc:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 80023fe:	683b      	ldr	r3, [r7, #0]
 8002400:	68db      	ldr	r3, [r3, #12]
 8002402:	021b      	lsls	r3, r3, #8
 8002404:	697a      	ldr	r2, [r7, #20]
 8002406:	4313      	orrs	r3, r2
 8002408:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 800240a:	697b      	ldr	r3, [r7, #20]
 800240c:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8002410:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8002412:	687b      	ldr	r3, [r7, #4]
 8002414:	4a14      	ldr	r2, [pc, #80]	; (8002468 <TIM_OC3_SetConfig+0xd0>)
 8002416:	4293      	cmp	r3, r2
 8002418:	d113      	bne.n	8002442 <TIM_OC3_SetConfig+0xaa>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 800241a:	693b      	ldr	r3, [r7, #16]
 800241c:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8002420:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8002422:	693b      	ldr	r3, [r7, #16]
 8002424:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8002428:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 800242a:	683b      	ldr	r3, [r7, #0]
 800242c:	695b      	ldr	r3, [r3, #20]
 800242e:	011b      	lsls	r3, r3, #4
 8002430:	693a      	ldr	r2, [r7, #16]
 8002432:	4313      	orrs	r3, r2
 8002434:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8002436:	683b      	ldr	r3, [r7, #0]
 8002438:	699b      	ldr	r3, [r3, #24]
 800243a:	011b      	lsls	r3, r3, #4
 800243c:	693a      	ldr	r2, [r7, #16]
 800243e:	4313      	orrs	r3, r2
 8002440:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8002442:	687b      	ldr	r3, [r7, #4]
 8002444:	693a      	ldr	r2, [r7, #16]
 8002446:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8002448:	687b      	ldr	r3, [r7, #4]
 800244a:	68fa      	ldr	r2, [r7, #12]
 800244c:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800244e:	683b      	ldr	r3, [r7, #0]
 8002450:	685a      	ldr	r2, [r3, #4]
 8002452:	687b      	ldr	r3, [r7, #4]
 8002454:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8002456:	687b      	ldr	r3, [r7, #4]
 8002458:	697a      	ldr	r2, [r7, #20]
 800245a:	621a      	str	r2, [r3, #32]
}
 800245c:	bf00      	nop
 800245e:	371c      	adds	r7, #28
 8002460:	46bd      	mov	sp, r7
 8002462:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002466:	4770      	bx	lr
 8002468:	40010000 	.word	0x40010000

0800246c <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800246c:	b480      	push	{r7}
 800246e:	b087      	sub	sp, #28
 8002470:	af00      	add	r7, sp, #0
 8002472:	6078      	str	r0, [r7, #4]
 8002474:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8002476:	687b      	ldr	r3, [r7, #4]
 8002478:	6a1b      	ldr	r3, [r3, #32]
 800247a:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 800247e:	687b      	ldr	r3, [r7, #4]
 8002480:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8002482:	687b      	ldr	r3, [r7, #4]
 8002484:	6a1b      	ldr	r3, [r3, #32]
 8002486:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8002488:	687b      	ldr	r3, [r7, #4]
 800248a:	685b      	ldr	r3, [r3, #4]
 800248c:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800248e:	687b      	ldr	r3, [r7, #4]
 8002490:	69db      	ldr	r3, [r3, #28]
 8002492:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8002494:	68fb      	ldr	r3, [r7, #12]
 8002496:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800249a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 800249c:	68fb      	ldr	r3, [r7, #12]
 800249e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80024a2:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80024a4:	683b      	ldr	r3, [r7, #0]
 80024a6:	681b      	ldr	r3, [r3, #0]
 80024a8:	021b      	lsls	r3, r3, #8
 80024aa:	68fa      	ldr	r2, [r7, #12]
 80024ac:	4313      	orrs	r3, r2
 80024ae:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 80024b0:	693b      	ldr	r3, [r7, #16]
 80024b2:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 80024b6:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 80024b8:	683b      	ldr	r3, [r7, #0]
 80024ba:	689b      	ldr	r3, [r3, #8]
 80024bc:	031b      	lsls	r3, r3, #12
 80024be:	693a      	ldr	r2, [r7, #16]
 80024c0:	4313      	orrs	r3, r2
 80024c2:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80024c4:	687b      	ldr	r3, [r7, #4]
 80024c6:	4a10      	ldr	r2, [pc, #64]	; (8002508 <TIM_OC4_SetConfig+0x9c>)
 80024c8:	4293      	cmp	r3, r2
 80024ca:	d109      	bne.n	80024e0 <TIM_OC4_SetConfig+0x74>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 80024cc:	697b      	ldr	r3, [r7, #20]
 80024ce:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80024d2:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 80024d4:	683b      	ldr	r3, [r7, #0]
 80024d6:	695b      	ldr	r3, [r3, #20]
 80024d8:	019b      	lsls	r3, r3, #6
 80024da:	697a      	ldr	r2, [r7, #20]
 80024dc:	4313      	orrs	r3, r2
 80024de:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80024e0:	687b      	ldr	r3, [r7, #4]
 80024e2:	697a      	ldr	r2, [r7, #20]
 80024e4:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80024e6:	687b      	ldr	r3, [r7, #4]
 80024e8:	68fa      	ldr	r2, [r7, #12]
 80024ea:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 80024ec:	683b      	ldr	r3, [r7, #0]
 80024ee:	685a      	ldr	r2, [r3, #4]
 80024f0:	687b      	ldr	r3, [r7, #4]
 80024f2:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80024f4:	687b      	ldr	r3, [r7, #4]
 80024f6:	693a      	ldr	r2, [r7, #16]
 80024f8:	621a      	str	r2, [r3, #32]
}
 80024fa:	bf00      	nop
 80024fc:	371c      	adds	r7, #28
 80024fe:	46bd      	mov	sp, r7
 8002500:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002504:	4770      	bx	lr
 8002506:	bf00      	nop
 8002508:	40010000 	.word	0x40010000

0800250c <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800250c:	b480      	push	{r7}
 800250e:	b087      	sub	sp, #28
 8002510:	af00      	add	r7, sp, #0
 8002512:	60f8      	str	r0, [r7, #12]
 8002514:	60b9      	str	r1, [r7, #8]
 8002516:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8002518:	68fb      	ldr	r3, [r7, #12]
 800251a:	6a1b      	ldr	r3, [r3, #32]
 800251c:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800251e:	68fb      	ldr	r3, [r7, #12]
 8002520:	6a1b      	ldr	r3, [r3, #32]
 8002522:	f023 0201 	bic.w	r2, r3, #1
 8002526:	68fb      	ldr	r3, [r7, #12]
 8002528:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800252a:	68fb      	ldr	r3, [r7, #12]
 800252c:	699b      	ldr	r3, [r3, #24]
 800252e:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8002530:	693b      	ldr	r3, [r7, #16]
 8002532:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8002536:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8002538:	687b      	ldr	r3, [r7, #4]
 800253a:	011b      	lsls	r3, r3, #4
 800253c:	693a      	ldr	r2, [r7, #16]
 800253e:	4313      	orrs	r3, r2
 8002540:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8002542:	697b      	ldr	r3, [r7, #20]
 8002544:	f023 030a 	bic.w	r3, r3, #10
 8002548:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800254a:	697a      	ldr	r2, [r7, #20]
 800254c:	68bb      	ldr	r3, [r7, #8]
 800254e:	4313      	orrs	r3, r2
 8002550:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8002552:	68fb      	ldr	r3, [r7, #12]
 8002554:	693a      	ldr	r2, [r7, #16]
 8002556:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8002558:	68fb      	ldr	r3, [r7, #12]
 800255a:	697a      	ldr	r2, [r7, #20]
 800255c:	621a      	str	r2, [r3, #32]
}
 800255e:	bf00      	nop
 8002560:	371c      	adds	r7, #28
 8002562:	46bd      	mov	sp, r7
 8002564:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002568:	4770      	bx	lr

0800256a <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800256a:	b480      	push	{r7}
 800256c:	b087      	sub	sp, #28
 800256e:	af00      	add	r7, sp, #0
 8002570:	60f8      	str	r0, [r7, #12]
 8002572:	60b9      	str	r1, [r7, #8]
 8002574:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8002576:	68fb      	ldr	r3, [r7, #12]
 8002578:	6a1b      	ldr	r3, [r3, #32]
 800257a:	f023 0210 	bic.w	r2, r3, #16
 800257e:	68fb      	ldr	r3, [r7, #12]
 8002580:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8002582:	68fb      	ldr	r3, [r7, #12]
 8002584:	699b      	ldr	r3, [r3, #24]
 8002586:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8002588:	68fb      	ldr	r3, [r7, #12]
 800258a:	6a1b      	ldr	r3, [r3, #32]
 800258c:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800258e:	697b      	ldr	r3, [r7, #20]
 8002590:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8002594:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8002596:	687b      	ldr	r3, [r7, #4]
 8002598:	031b      	lsls	r3, r3, #12
 800259a:	697a      	ldr	r2, [r7, #20]
 800259c:	4313      	orrs	r3, r2
 800259e:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80025a0:	693b      	ldr	r3, [r7, #16]
 80025a2:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 80025a6:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 80025a8:	68bb      	ldr	r3, [r7, #8]
 80025aa:	011b      	lsls	r3, r3, #4
 80025ac:	693a      	ldr	r2, [r7, #16]
 80025ae:	4313      	orrs	r3, r2
 80025b0:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80025b2:	68fb      	ldr	r3, [r7, #12]
 80025b4:	697a      	ldr	r2, [r7, #20]
 80025b6:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80025b8:	68fb      	ldr	r3, [r7, #12]
 80025ba:	693a      	ldr	r2, [r7, #16]
 80025bc:	621a      	str	r2, [r3, #32]
}
 80025be:	bf00      	nop
 80025c0:	371c      	adds	r7, #28
 80025c2:	46bd      	mov	sp, r7
 80025c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025c8:	4770      	bx	lr

080025ca <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 80025ca:	b480      	push	{r7}
 80025cc:	b085      	sub	sp, #20
 80025ce:	af00      	add	r7, sp, #0
 80025d0:	6078      	str	r0, [r7, #4]
 80025d2:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 80025d4:	687b      	ldr	r3, [r7, #4]
 80025d6:	689b      	ldr	r3, [r3, #8]
 80025d8:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 80025da:	68fb      	ldr	r3, [r7, #12]
 80025dc:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80025e0:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80025e2:	683a      	ldr	r2, [r7, #0]
 80025e4:	68fb      	ldr	r3, [r7, #12]
 80025e6:	4313      	orrs	r3, r2
 80025e8:	f043 0307 	orr.w	r3, r3, #7
 80025ec:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80025ee:	687b      	ldr	r3, [r7, #4]
 80025f0:	68fa      	ldr	r2, [r7, #12]
 80025f2:	609a      	str	r2, [r3, #8]
}
 80025f4:	bf00      	nop
 80025f6:	3714      	adds	r7, #20
 80025f8:	46bd      	mov	sp, r7
 80025fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025fe:	4770      	bx	lr

08002600 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8002600:	b480      	push	{r7}
 8002602:	b087      	sub	sp, #28
 8002604:	af00      	add	r7, sp, #0
 8002606:	60f8      	str	r0, [r7, #12]
 8002608:	60b9      	str	r1, [r7, #8]
 800260a:	607a      	str	r2, [r7, #4]
 800260c:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800260e:	68fb      	ldr	r3, [r7, #12]
 8002610:	689b      	ldr	r3, [r3, #8]
 8002612:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8002614:	697b      	ldr	r3, [r7, #20]
 8002616:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800261a:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800261c:	683b      	ldr	r3, [r7, #0]
 800261e:	021a      	lsls	r2, r3, #8
 8002620:	687b      	ldr	r3, [r7, #4]
 8002622:	431a      	orrs	r2, r3
 8002624:	68bb      	ldr	r3, [r7, #8]
 8002626:	4313      	orrs	r3, r2
 8002628:	697a      	ldr	r2, [r7, #20]
 800262a:	4313      	orrs	r3, r2
 800262c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800262e:	68fb      	ldr	r3, [r7, #12]
 8002630:	697a      	ldr	r2, [r7, #20]
 8002632:	609a      	str	r2, [r3, #8]
}
 8002634:	bf00      	nop
 8002636:	371c      	adds	r7, #28
 8002638:	46bd      	mov	sp, r7
 800263a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800263e:	4770      	bx	lr

08002640 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8002640:	b480      	push	{r7}
 8002642:	b087      	sub	sp, #28
 8002644:	af00      	add	r7, sp, #0
 8002646:	60f8      	str	r0, [r7, #12]
 8002648:	60b9      	str	r1, [r7, #8]
 800264a:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 800264c:	68bb      	ldr	r3, [r7, #8]
 800264e:	f003 031f 	and.w	r3, r3, #31
 8002652:	2201      	movs	r2, #1
 8002654:	fa02 f303 	lsl.w	r3, r2, r3
 8002658:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 800265a:	68fb      	ldr	r3, [r7, #12]
 800265c:	6a1a      	ldr	r2, [r3, #32]
 800265e:	697b      	ldr	r3, [r7, #20]
 8002660:	43db      	mvns	r3, r3
 8002662:	401a      	ands	r2, r3
 8002664:	68fb      	ldr	r3, [r7, #12]
 8002666:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8002668:	68fb      	ldr	r3, [r7, #12]
 800266a:	6a1a      	ldr	r2, [r3, #32]
 800266c:	68bb      	ldr	r3, [r7, #8]
 800266e:	f003 031f 	and.w	r3, r3, #31
 8002672:	6879      	ldr	r1, [r7, #4]
 8002674:	fa01 f303 	lsl.w	r3, r1, r3
 8002678:	431a      	orrs	r2, r3
 800267a:	68fb      	ldr	r3, [r7, #12]
 800267c:	621a      	str	r2, [r3, #32]
}
 800267e:	bf00      	nop
 8002680:	371c      	adds	r7, #28
 8002682:	46bd      	mov	sp, r7
 8002684:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002688:	4770      	bx	lr
	...

0800268c <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 800268c:	b480      	push	{r7}
 800268e:	b085      	sub	sp, #20
 8002690:	af00      	add	r7, sp, #0
 8002692:	6078      	str	r0, [r7, #4]
 8002694:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8002696:	687b      	ldr	r3, [r7, #4]
 8002698:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800269c:	2b01      	cmp	r3, #1
 800269e:	d101      	bne.n	80026a4 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80026a0:	2302      	movs	r3, #2
 80026a2:	e050      	b.n	8002746 <HAL_TIMEx_MasterConfigSynchronization+0xba>
 80026a4:	687b      	ldr	r3, [r7, #4]
 80026a6:	2201      	movs	r2, #1
 80026a8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80026ac:	687b      	ldr	r3, [r7, #4]
 80026ae:	2202      	movs	r2, #2
 80026b0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80026b4:	687b      	ldr	r3, [r7, #4]
 80026b6:	681b      	ldr	r3, [r3, #0]
 80026b8:	685b      	ldr	r3, [r3, #4]
 80026ba:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80026bc:	687b      	ldr	r3, [r7, #4]
 80026be:	681b      	ldr	r3, [r3, #0]
 80026c0:	689b      	ldr	r3, [r3, #8]
 80026c2:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80026c4:	68fb      	ldr	r3, [r7, #12]
 80026c6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80026ca:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80026cc:	683b      	ldr	r3, [r7, #0]
 80026ce:	681b      	ldr	r3, [r3, #0]
 80026d0:	68fa      	ldr	r2, [r7, #12]
 80026d2:	4313      	orrs	r3, r2
 80026d4:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80026d6:	687b      	ldr	r3, [r7, #4]
 80026d8:	681b      	ldr	r3, [r3, #0]
 80026da:	68fa      	ldr	r2, [r7, #12]
 80026dc:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80026de:	687b      	ldr	r3, [r7, #4]
 80026e0:	681b      	ldr	r3, [r3, #0]
 80026e2:	4a1c      	ldr	r2, [pc, #112]	; (8002754 <HAL_TIMEx_MasterConfigSynchronization+0xc8>)
 80026e4:	4293      	cmp	r3, r2
 80026e6:	d018      	beq.n	800271a <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 80026e8:	687b      	ldr	r3, [r7, #4]
 80026ea:	681b      	ldr	r3, [r3, #0]
 80026ec:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80026f0:	d013      	beq.n	800271a <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 80026f2:	687b      	ldr	r3, [r7, #4]
 80026f4:	681b      	ldr	r3, [r3, #0]
 80026f6:	4a18      	ldr	r2, [pc, #96]	; (8002758 <HAL_TIMEx_MasterConfigSynchronization+0xcc>)
 80026f8:	4293      	cmp	r3, r2
 80026fa:	d00e      	beq.n	800271a <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 80026fc:	687b      	ldr	r3, [r7, #4]
 80026fe:	681b      	ldr	r3, [r3, #0]
 8002700:	4a16      	ldr	r2, [pc, #88]	; (800275c <HAL_TIMEx_MasterConfigSynchronization+0xd0>)
 8002702:	4293      	cmp	r3, r2
 8002704:	d009      	beq.n	800271a <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8002706:	687b      	ldr	r3, [r7, #4]
 8002708:	681b      	ldr	r3, [r3, #0]
 800270a:	4a15      	ldr	r2, [pc, #84]	; (8002760 <HAL_TIMEx_MasterConfigSynchronization+0xd4>)
 800270c:	4293      	cmp	r3, r2
 800270e:	d004      	beq.n	800271a <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8002710:	687b      	ldr	r3, [r7, #4]
 8002712:	681b      	ldr	r3, [r3, #0]
 8002714:	4a13      	ldr	r2, [pc, #76]	; (8002764 <HAL_TIMEx_MasterConfigSynchronization+0xd8>)
 8002716:	4293      	cmp	r3, r2
 8002718:	d10c      	bne.n	8002734 <HAL_TIMEx_MasterConfigSynchronization+0xa8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800271a:	68bb      	ldr	r3, [r7, #8]
 800271c:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8002720:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8002722:	683b      	ldr	r3, [r7, #0]
 8002724:	685b      	ldr	r3, [r3, #4]
 8002726:	68ba      	ldr	r2, [r7, #8]
 8002728:	4313      	orrs	r3, r2
 800272a:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800272c:	687b      	ldr	r3, [r7, #4]
 800272e:	681b      	ldr	r3, [r3, #0]
 8002730:	68ba      	ldr	r2, [r7, #8]
 8002732:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8002734:	687b      	ldr	r3, [r7, #4]
 8002736:	2201      	movs	r2, #1
 8002738:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800273c:	687b      	ldr	r3, [r7, #4]
 800273e:	2200      	movs	r2, #0
 8002740:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8002744:	2300      	movs	r3, #0
}
 8002746:	4618      	mov	r0, r3
 8002748:	3714      	adds	r7, #20
 800274a:	46bd      	mov	sp, r7
 800274c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002750:	4770      	bx	lr
 8002752:	bf00      	nop
 8002754:	40010000 	.word	0x40010000
 8002758:	40000400 	.word	0x40000400
 800275c:	40000800 	.word	0x40000800
 8002760:	40000c00 	.word	0x40000c00
 8002764:	40014000 	.word	0x40014000

08002768 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8002768:	b580      	push	{r7, lr}
 800276a:	b082      	sub	sp, #8
 800276c:	af00      	add	r7, sp, #0
 800276e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8002770:	687b      	ldr	r3, [r7, #4]
 8002772:	2b00      	cmp	r3, #0
 8002774:	d101      	bne.n	800277a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8002776:	2301      	movs	r3, #1
 8002778:	e03f      	b.n	80027fa <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 800277a:	687b      	ldr	r3, [r7, #4]
 800277c:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8002780:	b2db      	uxtb	r3, r3
 8002782:	2b00      	cmp	r3, #0
 8002784:	d106      	bne.n	8002794 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8002786:	687b      	ldr	r3, [r7, #4]
 8002788:	2200      	movs	r2, #0
 800278a:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800278e:	6878      	ldr	r0, [r7, #4]
 8002790:	f001 fde8 	bl	8004364 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8002794:	687b      	ldr	r3, [r7, #4]
 8002796:	2224      	movs	r2, #36	; 0x24
 8002798:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 800279c:	687b      	ldr	r3, [r7, #4]
 800279e:	681b      	ldr	r3, [r3, #0]
 80027a0:	68da      	ldr	r2, [r3, #12]
 80027a2:	687b      	ldr	r3, [r7, #4]
 80027a4:	681b      	ldr	r3, [r3, #0]
 80027a6:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 80027aa:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 80027ac:	6878      	ldr	r0, [r7, #4]
 80027ae:	f000 fb4b 	bl	8002e48 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80027b2:	687b      	ldr	r3, [r7, #4]
 80027b4:	681b      	ldr	r3, [r3, #0]
 80027b6:	691a      	ldr	r2, [r3, #16]
 80027b8:	687b      	ldr	r3, [r7, #4]
 80027ba:	681b      	ldr	r3, [r3, #0]
 80027bc:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 80027c0:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80027c2:	687b      	ldr	r3, [r7, #4]
 80027c4:	681b      	ldr	r3, [r3, #0]
 80027c6:	695a      	ldr	r2, [r3, #20]
 80027c8:	687b      	ldr	r3, [r7, #4]
 80027ca:	681b      	ldr	r3, [r3, #0]
 80027cc:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 80027d0:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 80027d2:	687b      	ldr	r3, [r7, #4]
 80027d4:	681b      	ldr	r3, [r3, #0]
 80027d6:	68da      	ldr	r2, [r3, #12]
 80027d8:	687b      	ldr	r3, [r7, #4]
 80027da:	681b      	ldr	r3, [r3, #0]
 80027dc:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80027e0:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80027e2:	687b      	ldr	r3, [r7, #4]
 80027e4:	2200      	movs	r2, #0
 80027e6:	63da      	str	r2, [r3, #60]	; 0x3c
  huart->gState = HAL_UART_STATE_READY;
 80027e8:	687b      	ldr	r3, [r7, #4]
 80027ea:	2220      	movs	r2, #32
 80027ec:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  huart->RxState = HAL_UART_STATE_READY;
 80027f0:	687b      	ldr	r3, [r7, #4]
 80027f2:	2220      	movs	r2, #32
 80027f4:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

  return HAL_OK;
 80027f8:	2300      	movs	r3, #0
}
 80027fa:	4618      	mov	r0, r3
 80027fc:	3708      	adds	r7, #8
 80027fe:	46bd      	mov	sp, r7
 8002800:	bd80      	pop	{r7, pc}

08002802 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002802:	b580      	push	{r7, lr}
 8002804:	b088      	sub	sp, #32
 8002806:	af02      	add	r7, sp, #8
 8002808:	60f8      	str	r0, [r7, #12]
 800280a:	60b9      	str	r1, [r7, #8]
 800280c:	603b      	str	r3, [r7, #0]
 800280e:	4613      	mov	r3, r2
 8002810:	80fb      	strh	r3, [r7, #6]
  uint16_t *tmp;
  uint32_t tickstart = 0U;
 8002812:	2300      	movs	r3, #0
 8002814:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8002816:	68fb      	ldr	r3, [r7, #12]
 8002818:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 800281c:	b2db      	uxtb	r3, r3
 800281e:	2b20      	cmp	r3, #32
 8002820:	f040 8083 	bne.w	800292a <HAL_UART_Transmit+0x128>
  {
    if ((pData == NULL) || (Size == 0U))
 8002824:	68bb      	ldr	r3, [r7, #8]
 8002826:	2b00      	cmp	r3, #0
 8002828:	d002      	beq.n	8002830 <HAL_UART_Transmit+0x2e>
 800282a:	88fb      	ldrh	r3, [r7, #6]
 800282c:	2b00      	cmp	r3, #0
 800282e:	d101      	bne.n	8002834 <HAL_UART_Transmit+0x32>
    {
      return  HAL_ERROR;
 8002830:	2301      	movs	r3, #1
 8002832:	e07b      	b.n	800292c <HAL_UART_Transmit+0x12a>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8002834:	68fb      	ldr	r3, [r7, #12]
 8002836:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 800283a:	2b01      	cmp	r3, #1
 800283c:	d101      	bne.n	8002842 <HAL_UART_Transmit+0x40>
 800283e:	2302      	movs	r3, #2
 8002840:	e074      	b.n	800292c <HAL_UART_Transmit+0x12a>
 8002842:	68fb      	ldr	r3, [r7, #12]
 8002844:	2201      	movs	r2, #1
 8002846:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800284a:	68fb      	ldr	r3, [r7, #12]
 800284c:	2200      	movs	r2, #0
 800284e:	63da      	str	r2, [r3, #60]	; 0x3c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8002850:	68fb      	ldr	r3, [r7, #12]
 8002852:	2221      	movs	r2, #33	; 0x21
 8002854:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

    /* Init tickstart for timeout managment */
    tickstart = HAL_GetTick();
 8002858:	f7fd ff00 	bl	800065c <HAL_GetTick>
 800285c:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 800285e:	68fb      	ldr	r3, [r7, #12]
 8002860:	88fa      	ldrh	r2, [r7, #6]
 8002862:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8002864:	68fb      	ldr	r3, [r7, #12]
 8002866:	88fa      	ldrh	r2, [r7, #6]
 8002868:	84da      	strh	r2, [r3, #38]	; 0x26

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 800286a:	68fb      	ldr	r3, [r7, #12]
 800286c:	2200      	movs	r2, #0
 800286e:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    while (huart->TxXferCount > 0U)
 8002872:	e042      	b.n	80028fa <HAL_UART_Transmit+0xf8>
    {
      huart->TxXferCount--;
 8002874:	68fb      	ldr	r3, [r7, #12]
 8002876:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8002878:	b29b      	uxth	r3, r3
 800287a:	3b01      	subs	r3, #1
 800287c:	b29a      	uxth	r2, r3
 800287e:	68fb      	ldr	r3, [r7, #12]
 8002880:	84da      	strh	r2, [r3, #38]	; 0x26
      if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 8002882:	68fb      	ldr	r3, [r7, #12]
 8002884:	689b      	ldr	r3, [r3, #8]
 8002886:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800288a:	d122      	bne.n	80028d2 <HAL_UART_Transmit+0xd0>
      {
        if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800288c:	683b      	ldr	r3, [r7, #0]
 800288e:	9300      	str	r3, [sp, #0]
 8002890:	697b      	ldr	r3, [r7, #20]
 8002892:	2200      	movs	r2, #0
 8002894:	2180      	movs	r1, #128	; 0x80
 8002896:	68f8      	ldr	r0, [r7, #12]
 8002898:	f000 f96a 	bl	8002b70 <UART_WaitOnFlagUntilTimeout>
 800289c:	4603      	mov	r3, r0
 800289e:	2b00      	cmp	r3, #0
 80028a0:	d001      	beq.n	80028a6 <HAL_UART_Transmit+0xa4>
        {
          return HAL_TIMEOUT;
 80028a2:	2303      	movs	r3, #3
 80028a4:	e042      	b.n	800292c <HAL_UART_Transmit+0x12a>
        }
        tmp = (uint16_t *) pData;
 80028a6:	68bb      	ldr	r3, [r7, #8]
 80028a8:	613b      	str	r3, [r7, #16]
        huart->Instance->DR = (*tmp & (uint16_t)0x01FF);
 80028aa:	693b      	ldr	r3, [r7, #16]
 80028ac:	881b      	ldrh	r3, [r3, #0]
 80028ae:	461a      	mov	r2, r3
 80028b0:	68fb      	ldr	r3, [r7, #12]
 80028b2:	681b      	ldr	r3, [r3, #0]
 80028b4:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80028b8:	605a      	str	r2, [r3, #4]
        if (huart->Init.Parity == UART_PARITY_NONE)
 80028ba:	68fb      	ldr	r3, [r7, #12]
 80028bc:	691b      	ldr	r3, [r3, #16]
 80028be:	2b00      	cmp	r3, #0
 80028c0:	d103      	bne.n	80028ca <HAL_UART_Transmit+0xc8>
        {
          pData += 2U;
 80028c2:	68bb      	ldr	r3, [r7, #8]
 80028c4:	3302      	adds	r3, #2
 80028c6:	60bb      	str	r3, [r7, #8]
 80028c8:	e017      	b.n	80028fa <HAL_UART_Transmit+0xf8>
        }
        else
        {
          pData += 1U;
 80028ca:	68bb      	ldr	r3, [r7, #8]
 80028cc:	3301      	adds	r3, #1
 80028ce:	60bb      	str	r3, [r7, #8]
 80028d0:	e013      	b.n	80028fa <HAL_UART_Transmit+0xf8>
        }
      }
      else
      {
        if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80028d2:	683b      	ldr	r3, [r7, #0]
 80028d4:	9300      	str	r3, [sp, #0]
 80028d6:	697b      	ldr	r3, [r7, #20]
 80028d8:	2200      	movs	r2, #0
 80028da:	2180      	movs	r1, #128	; 0x80
 80028dc:	68f8      	ldr	r0, [r7, #12]
 80028de:	f000 f947 	bl	8002b70 <UART_WaitOnFlagUntilTimeout>
 80028e2:	4603      	mov	r3, r0
 80028e4:	2b00      	cmp	r3, #0
 80028e6:	d001      	beq.n	80028ec <HAL_UART_Transmit+0xea>
        {
          return HAL_TIMEOUT;
 80028e8:	2303      	movs	r3, #3
 80028ea:	e01f      	b.n	800292c <HAL_UART_Transmit+0x12a>
        }
        huart->Instance->DR = (*pData++ & (uint8_t)0xFF);
 80028ec:	68bb      	ldr	r3, [r7, #8]
 80028ee:	1c5a      	adds	r2, r3, #1
 80028f0:	60ba      	str	r2, [r7, #8]
 80028f2:	781a      	ldrb	r2, [r3, #0]
 80028f4:	68fb      	ldr	r3, [r7, #12]
 80028f6:	681b      	ldr	r3, [r3, #0]
 80028f8:	605a      	str	r2, [r3, #4]
    while (huart->TxXferCount > 0U)
 80028fa:	68fb      	ldr	r3, [r7, #12]
 80028fc:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 80028fe:	b29b      	uxth	r3, r3
 8002900:	2b00      	cmp	r3, #0
 8002902:	d1b7      	bne.n	8002874 <HAL_UART_Transmit+0x72>
      }
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8002904:	683b      	ldr	r3, [r7, #0]
 8002906:	9300      	str	r3, [sp, #0]
 8002908:	697b      	ldr	r3, [r7, #20]
 800290a:	2200      	movs	r2, #0
 800290c:	2140      	movs	r1, #64	; 0x40
 800290e:	68f8      	ldr	r0, [r7, #12]
 8002910:	f000 f92e 	bl	8002b70 <UART_WaitOnFlagUntilTimeout>
 8002914:	4603      	mov	r3, r0
 8002916:	2b00      	cmp	r3, #0
 8002918:	d001      	beq.n	800291e <HAL_UART_Transmit+0x11c>
    {
      return HAL_TIMEOUT;
 800291a:	2303      	movs	r3, #3
 800291c:	e006      	b.n	800292c <HAL_UART_Transmit+0x12a>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800291e:	68fb      	ldr	r3, [r7, #12]
 8002920:	2220      	movs	r2, #32
 8002922:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

    return HAL_OK;
 8002926:	2300      	movs	r3, #0
 8002928:	e000      	b.n	800292c <HAL_UART_Transmit+0x12a>
  }
  else
  {
    return HAL_BUSY;
 800292a:	2302      	movs	r3, #2
  }
}
 800292c:	4618      	mov	r0, r3
 800292e:	3718      	adds	r7, #24
 8002930:	46bd      	mov	sp, r7
 8002932:	bd80      	pop	{r7, pc}

08002934 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8002934:	b580      	push	{r7, lr}
 8002936:	b088      	sub	sp, #32
 8002938:	af00      	add	r7, sp, #0
 800293a:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 800293c:	687b      	ldr	r3, [r7, #4]
 800293e:	681b      	ldr	r3, [r3, #0]
 8002940:	681b      	ldr	r3, [r3, #0]
 8002942:	61fb      	str	r3, [r7, #28]
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8002944:	687b      	ldr	r3, [r7, #4]
 8002946:	681b      	ldr	r3, [r3, #0]
 8002948:	68db      	ldr	r3, [r3, #12]
 800294a:	61bb      	str	r3, [r7, #24]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 800294c:	687b      	ldr	r3, [r7, #4]
 800294e:	681b      	ldr	r3, [r3, #0]
 8002950:	695b      	ldr	r3, [r3, #20]
 8002952:	617b      	str	r3, [r7, #20]
  uint32_t errorflags = 0x00U;
 8002954:	2300      	movs	r3, #0
 8002956:	613b      	str	r3, [r7, #16]
  uint32_t dmarequest = 0x00U;
 8002958:	2300      	movs	r3, #0
 800295a:	60fb      	str	r3, [r7, #12]

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 800295c:	69fb      	ldr	r3, [r7, #28]
 800295e:	f003 030f 	and.w	r3, r3, #15
 8002962:	613b      	str	r3, [r7, #16]
  if (errorflags == RESET)
 8002964:	693b      	ldr	r3, [r7, #16]
 8002966:	2b00      	cmp	r3, #0
 8002968:	d10d      	bne.n	8002986 <HAL_UART_IRQHandler+0x52>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 800296a:	69fb      	ldr	r3, [r7, #28]
 800296c:	f003 0320 	and.w	r3, r3, #32
 8002970:	2b00      	cmp	r3, #0
 8002972:	d008      	beq.n	8002986 <HAL_UART_IRQHandler+0x52>
 8002974:	69bb      	ldr	r3, [r7, #24]
 8002976:	f003 0320 	and.w	r3, r3, #32
 800297a:	2b00      	cmp	r3, #0
 800297c:	d003      	beq.n	8002986 <HAL_UART_IRQHandler+0x52>
    {
      UART_Receive_IT(huart);
 800297e:	6878      	ldr	r0, [r7, #4]
 8002980:	f000 f9e0 	bl	8002d44 <UART_Receive_IT>
      return;
 8002984:	e0d1      	b.n	8002b2a <HAL_UART_IRQHandler+0x1f6>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET) || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8002986:	693b      	ldr	r3, [r7, #16]
 8002988:	2b00      	cmp	r3, #0
 800298a:	f000 80b0 	beq.w	8002aee <HAL_UART_IRQHandler+0x1ba>
 800298e:	697b      	ldr	r3, [r7, #20]
 8002990:	f003 0301 	and.w	r3, r3, #1
 8002994:	2b00      	cmp	r3, #0
 8002996:	d105      	bne.n	80029a4 <HAL_UART_IRQHandler+0x70>
 8002998:	69bb      	ldr	r3, [r7, #24]
 800299a:	f403 7390 	and.w	r3, r3, #288	; 0x120
 800299e:	2b00      	cmp	r3, #0
 80029a0:	f000 80a5 	beq.w	8002aee <HAL_UART_IRQHandler+0x1ba>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 80029a4:	69fb      	ldr	r3, [r7, #28]
 80029a6:	f003 0301 	and.w	r3, r3, #1
 80029aa:	2b00      	cmp	r3, #0
 80029ac:	d00a      	beq.n	80029c4 <HAL_UART_IRQHandler+0x90>
 80029ae:	69bb      	ldr	r3, [r7, #24]
 80029b0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80029b4:	2b00      	cmp	r3, #0
 80029b6:	d005      	beq.n	80029c4 <HAL_UART_IRQHandler+0x90>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 80029b8:	687b      	ldr	r3, [r7, #4]
 80029ba:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80029bc:	f043 0201 	orr.w	r2, r3, #1
 80029c0:	687b      	ldr	r3, [r7, #4]
 80029c2:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80029c4:	69fb      	ldr	r3, [r7, #28]
 80029c6:	f003 0304 	and.w	r3, r3, #4
 80029ca:	2b00      	cmp	r3, #0
 80029cc:	d00a      	beq.n	80029e4 <HAL_UART_IRQHandler+0xb0>
 80029ce:	697b      	ldr	r3, [r7, #20]
 80029d0:	f003 0301 	and.w	r3, r3, #1
 80029d4:	2b00      	cmp	r3, #0
 80029d6:	d005      	beq.n	80029e4 <HAL_UART_IRQHandler+0xb0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 80029d8:	687b      	ldr	r3, [r7, #4]
 80029da:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80029dc:	f043 0202 	orr.w	r2, r3, #2
 80029e0:	687b      	ldr	r3, [r7, #4]
 80029e2:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80029e4:	69fb      	ldr	r3, [r7, #28]
 80029e6:	f003 0302 	and.w	r3, r3, #2
 80029ea:	2b00      	cmp	r3, #0
 80029ec:	d00a      	beq.n	8002a04 <HAL_UART_IRQHandler+0xd0>
 80029ee:	697b      	ldr	r3, [r7, #20]
 80029f0:	f003 0301 	and.w	r3, r3, #1
 80029f4:	2b00      	cmp	r3, #0
 80029f6:	d005      	beq.n	8002a04 <HAL_UART_IRQHandler+0xd0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 80029f8:	687b      	ldr	r3, [r7, #4]
 80029fa:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80029fc:	f043 0204 	orr.w	r2, r3, #4
 8002a00:	687b      	ldr	r3, [r7, #4]
 8002a02:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET) || ((cr3its & USART_CR3_EIE) != RESET)))
 8002a04:	69fb      	ldr	r3, [r7, #28]
 8002a06:	f003 0308 	and.w	r3, r3, #8
 8002a0a:	2b00      	cmp	r3, #0
 8002a0c:	d00f      	beq.n	8002a2e <HAL_UART_IRQHandler+0xfa>
 8002a0e:	69bb      	ldr	r3, [r7, #24]
 8002a10:	f003 0320 	and.w	r3, r3, #32
 8002a14:	2b00      	cmp	r3, #0
 8002a16:	d104      	bne.n	8002a22 <HAL_UART_IRQHandler+0xee>
 8002a18:	697b      	ldr	r3, [r7, #20]
 8002a1a:	f003 0301 	and.w	r3, r3, #1
 8002a1e:	2b00      	cmp	r3, #0
 8002a20:	d005      	beq.n	8002a2e <HAL_UART_IRQHandler+0xfa>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8002a22:	687b      	ldr	r3, [r7, #4]
 8002a24:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002a26:	f043 0208 	orr.w	r2, r3, #8
 8002a2a:	687b      	ldr	r3, [r7, #4]
 8002a2c:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8002a2e:	687b      	ldr	r3, [r7, #4]
 8002a30:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002a32:	2b00      	cmp	r3, #0
 8002a34:	d078      	beq.n	8002b28 <HAL_UART_IRQHandler+0x1f4>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8002a36:	69fb      	ldr	r3, [r7, #28]
 8002a38:	f003 0320 	and.w	r3, r3, #32
 8002a3c:	2b00      	cmp	r3, #0
 8002a3e:	d007      	beq.n	8002a50 <HAL_UART_IRQHandler+0x11c>
 8002a40:	69bb      	ldr	r3, [r7, #24]
 8002a42:	f003 0320 	and.w	r3, r3, #32
 8002a46:	2b00      	cmp	r3, #0
 8002a48:	d002      	beq.n	8002a50 <HAL_UART_IRQHandler+0x11c>
      {
        UART_Receive_IT(huart);
 8002a4a:	6878      	ldr	r0, [r7, #4]
 8002a4c:	f000 f97a 	bl	8002d44 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8002a50:	687b      	ldr	r3, [r7, #4]
 8002a52:	681b      	ldr	r3, [r3, #0]
 8002a54:	695b      	ldr	r3, [r3, #20]
 8002a56:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002a5a:	2b40      	cmp	r3, #64	; 0x40
 8002a5c:	bf0c      	ite	eq
 8002a5e:	2301      	moveq	r3, #1
 8002a60:	2300      	movne	r3, #0
 8002a62:	b2db      	uxtb	r3, r3
 8002a64:	60fb      	str	r3, [r7, #12]
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8002a66:	687b      	ldr	r3, [r7, #4]
 8002a68:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002a6a:	f003 0308 	and.w	r3, r3, #8
 8002a6e:	2b00      	cmp	r3, #0
 8002a70:	d102      	bne.n	8002a78 <HAL_UART_IRQHandler+0x144>
 8002a72:	68fb      	ldr	r3, [r7, #12]
 8002a74:	2b00      	cmp	r3, #0
 8002a76:	d031      	beq.n	8002adc <HAL_UART_IRQHandler+0x1a8>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8002a78:	6878      	ldr	r0, [r7, #4]
 8002a7a:	f000 f8c3 	bl	8002c04 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002a7e:	687b      	ldr	r3, [r7, #4]
 8002a80:	681b      	ldr	r3, [r3, #0]
 8002a82:	695b      	ldr	r3, [r3, #20]
 8002a84:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002a88:	2b40      	cmp	r3, #64	; 0x40
 8002a8a:	d123      	bne.n	8002ad4 <HAL_UART_IRQHandler+0x1a0>
        {
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8002a8c:	687b      	ldr	r3, [r7, #4]
 8002a8e:	681b      	ldr	r3, [r3, #0]
 8002a90:	695a      	ldr	r2, [r3, #20]
 8002a92:	687b      	ldr	r3, [r7, #4]
 8002a94:	681b      	ldr	r3, [r3, #0]
 8002a96:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8002a9a:	615a      	str	r2, [r3, #20]

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 8002a9c:	687b      	ldr	r3, [r7, #4]
 8002a9e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002aa0:	2b00      	cmp	r3, #0
 8002aa2:	d013      	beq.n	8002acc <HAL_UART_IRQHandler+0x198>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8002aa4:	687b      	ldr	r3, [r7, #4]
 8002aa6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002aa8:	4a21      	ldr	r2, [pc, #132]	; (8002b30 <HAL_UART_IRQHandler+0x1fc>)
 8002aaa:	651a      	str	r2, [r3, #80]	; 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8002aac:	687b      	ldr	r3, [r7, #4]
 8002aae:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002ab0:	4618      	mov	r0, r3
 8002ab2:	f7fe fabc 	bl	800102e <HAL_DMA_Abort_IT>
 8002ab6:	4603      	mov	r3, r0
 8002ab8:	2b00      	cmp	r3, #0
 8002aba:	d016      	beq.n	8002aea <HAL_UART_IRQHandler+0x1b6>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8002abc:	687b      	ldr	r3, [r7, #4]
 8002abe:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002ac0:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8002ac2:	687a      	ldr	r2, [r7, #4]
 8002ac4:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8002ac6:	4610      	mov	r0, r2
 8002ac8:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002aca:	e00e      	b.n	8002aea <HAL_UART_IRQHandler+0x1b6>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8002acc:	6878      	ldr	r0, [r7, #4]
 8002ace:	f000 f845 	bl	8002b5c <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002ad2:	e00a      	b.n	8002aea <HAL_UART_IRQHandler+0x1b6>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8002ad4:	6878      	ldr	r0, [r7, #4]
 8002ad6:	f000 f841 	bl	8002b5c <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002ada:	e006      	b.n	8002aea <HAL_UART_IRQHandler+0x1b6>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8002adc:	6878      	ldr	r0, [r7, #4]
 8002ade:	f000 f83d 	bl	8002b5c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002ae2:	687b      	ldr	r3, [r7, #4]
 8002ae4:	2200      	movs	r2, #0
 8002ae6:	63da      	str	r2, [r3, #60]	; 0x3c
      }
    }
    return;
 8002ae8:	e01e      	b.n	8002b28 <HAL_UART_IRQHandler+0x1f4>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002aea:	bf00      	nop
    return;
 8002aec:	e01c      	b.n	8002b28 <HAL_UART_IRQHandler+0x1f4>
  } /* End if some error occurs */

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8002aee:	69fb      	ldr	r3, [r7, #28]
 8002af0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002af4:	2b00      	cmp	r3, #0
 8002af6:	d008      	beq.n	8002b0a <HAL_UART_IRQHandler+0x1d6>
 8002af8:	69bb      	ldr	r3, [r7, #24]
 8002afa:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002afe:	2b00      	cmp	r3, #0
 8002b00:	d003      	beq.n	8002b0a <HAL_UART_IRQHandler+0x1d6>
  {
    UART_Transmit_IT(huart);
 8002b02:	6878      	ldr	r0, [r7, #4]
 8002b04:	f000 f8b0 	bl	8002c68 <UART_Transmit_IT>
    return;
 8002b08:	e00f      	b.n	8002b2a <HAL_UART_IRQHandler+0x1f6>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8002b0a:	69fb      	ldr	r3, [r7, #28]
 8002b0c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002b10:	2b00      	cmp	r3, #0
 8002b12:	d00a      	beq.n	8002b2a <HAL_UART_IRQHandler+0x1f6>
 8002b14:	69bb      	ldr	r3, [r7, #24]
 8002b16:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002b1a:	2b00      	cmp	r3, #0
 8002b1c:	d005      	beq.n	8002b2a <HAL_UART_IRQHandler+0x1f6>
  {
    UART_EndTransmit_IT(huart);
 8002b1e:	6878      	ldr	r0, [r7, #4]
 8002b20:	f000 f8f8 	bl	8002d14 <UART_EndTransmit_IT>
    return;
 8002b24:	bf00      	nop
 8002b26:	e000      	b.n	8002b2a <HAL_UART_IRQHandler+0x1f6>
    return;
 8002b28:	bf00      	nop
  }
}
 8002b2a:	3720      	adds	r7, #32
 8002b2c:	46bd      	mov	sp, r7
 8002b2e:	bd80      	pop	{r7, pc}
 8002b30:	08002c41 	.word	0x08002c41

08002b34 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8002b34:	b480      	push	{r7}
 8002b36:	b083      	sub	sp, #12
 8002b38:	af00      	add	r7, sp, #0
 8002b3a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8002b3c:	bf00      	nop
 8002b3e:	370c      	adds	r7, #12
 8002b40:	46bd      	mov	sp, r7
 8002b42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b46:	4770      	bx	lr

08002b48 <HAL_UART_RxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8002b48:	b480      	push	{r7}
 8002b4a:	b083      	sub	sp, #12
 8002b4c:	af00      	add	r7, sp, #0
 8002b4e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxCpltCallback could be implemented in the user file
   */
}
 8002b50:	bf00      	nop
 8002b52:	370c      	adds	r7, #12
 8002b54:	46bd      	mov	sp, r7
 8002b56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b5a:	4770      	bx	lr

08002b5c <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8002b5c:	b480      	push	{r7}
 8002b5e:	b083      	sub	sp, #12
 8002b60:	af00      	add	r7, sp, #0
 8002b62:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8002b64:	bf00      	nop
 8002b66:	370c      	adds	r7, #12
 8002b68:	46bd      	mov	sp, r7
 8002b6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b6e:	4770      	bx	lr

08002b70 <UART_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status, uint32_t Tickstart, uint32_t Timeout)
{
 8002b70:	b580      	push	{r7, lr}
 8002b72:	b084      	sub	sp, #16
 8002b74:	af00      	add	r7, sp, #0
 8002b76:	60f8      	str	r0, [r7, #12]
 8002b78:	60b9      	str	r1, [r7, #8]
 8002b7a:	603b      	str	r3, [r7, #0]
 8002b7c:	4613      	mov	r3, r2
 8002b7e:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8002b80:	e02c      	b.n	8002bdc <UART_WaitOnFlagUntilTimeout+0x6c>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002b82:	69bb      	ldr	r3, [r7, #24]
 8002b84:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002b88:	d028      	beq.n	8002bdc <UART_WaitOnFlagUntilTimeout+0x6c>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8002b8a:	69bb      	ldr	r3, [r7, #24]
 8002b8c:	2b00      	cmp	r3, #0
 8002b8e:	d007      	beq.n	8002ba0 <UART_WaitOnFlagUntilTimeout+0x30>
 8002b90:	f7fd fd64 	bl	800065c <HAL_GetTick>
 8002b94:	4602      	mov	r2, r0
 8002b96:	683b      	ldr	r3, [r7, #0]
 8002b98:	1ad3      	subs	r3, r2, r3
 8002b9a:	69ba      	ldr	r2, [r7, #24]
 8002b9c:	429a      	cmp	r2, r3
 8002b9e:	d21d      	bcs.n	8002bdc <UART_WaitOnFlagUntilTimeout+0x6c>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8002ba0:	68fb      	ldr	r3, [r7, #12]
 8002ba2:	681b      	ldr	r3, [r3, #0]
 8002ba4:	68da      	ldr	r2, [r3, #12]
 8002ba6:	68fb      	ldr	r3, [r7, #12]
 8002ba8:	681b      	ldr	r3, [r3, #0]
 8002baa:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 8002bae:	60da      	str	r2, [r3, #12]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002bb0:	68fb      	ldr	r3, [r7, #12]
 8002bb2:	681b      	ldr	r3, [r3, #0]
 8002bb4:	695a      	ldr	r2, [r3, #20]
 8002bb6:	68fb      	ldr	r3, [r7, #12]
 8002bb8:	681b      	ldr	r3, [r3, #0]
 8002bba:	f022 0201 	bic.w	r2, r2, #1
 8002bbe:	615a      	str	r2, [r3, #20]

        huart->gState  = HAL_UART_STATE_READY;
 8002bc0:	68fb      	ldr	r3, [r7, #12]
 8002bc2:	2220      	movs	r2, #32
 8002bc4:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
        huart->RxState = HAL_UART_STATE_READY;
 8002bc8:	68fb      	ldr	r3, [r7, #12]
 8002bca:	2220      	movs	r2, #32
 8002bcc:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 8002bd0:	68fb      	ldr	r3, [r7, #12]
 8002bd2:	2200      	movs	r2, #0
 8002bd4:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

        return HAL_TIMEOUT;
 8002bd8:	2303      	movs	r3, #3
 8002bda:	e00f      	b.n	8002bfc <UART_WaitOnFlagUntilTimeout+0x8c>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8002bdc:	68fb      	ldr	r3, [r7, #12]
 8002bde:	681b      	ldr	r3, [r3, #0]
 8002be0:	681a      	ldr	r2, [r3, #0]
 8002be2:	68bb      	ldr	r3, [r7, #8]
 8002be4:	4013      	ands	r3, r2
 8002be6:	68ba      	ldr	r2, [r7, #8]
 8002be8:	429a      	cmp	r2, r3
 8002bea:	bf0c      	ite	eq
 8002bec:	2301      	moveq	r3, #1
 8002bee:	2300      	movne	r3, #0
 8002bf0:	b2db      	uxtb	r3, r3
 8002bf2:	461a      	mov	r2, r3
 8002bf4:	79fb      	ldrb	r3, [r7, #7]
 8002bf6:	429a      	cmp	r2, r3
 8002bf8:	d0c3      	beq.n	8002b82 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8002bfa:	2300      	movs	r3, #0
}
 8002bfc:	4618      	mov	r0, r3
 8002bfe:	3710      	adds	r7, #16
 8002c00:	46bd      	mov	sp, r7
 8002c02:	bd80      	pop	{r7, pc}

08002c04 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8002c04:	b480      	push	{r7}
 8002c06:	b083      	sub	sp, #12
 8002c08:	af00      	add	r7, sp, #0
 8002c0a:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8002c0c:	687b      	ldr	r3, [r7, #4]
 8002c0e:	681b      	ldr	r3, [r3, #0]
 8002c10:	68da      	ldr	r2, [r3, #12]
 8002c12:	687b      	ldr	r3, [r7, #4]
 8002c14:	681b      	ldr	r3, [r3, #0]
 8002c16:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 8002c1a:	60da      	str	r2, [r3, #12]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002c1c:	687b      	ldr	r3, [r7, #4]
 8002c1e:	681b      	ldr	r3, [r3, #0]
 8002c20:	695a      	ldr	r2, [r3, #20]
 8002c22:	687b      	ldr	r3, [r7, #4]
 8002c24:	681b      	ldr	r3, [r3, #0]
 8002c26:	f022 0201 	bic.w	r2, r2, #1
 8002c2a:	615a      	str	r2, [r3, #20]

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8002c2c:	687b      	ldr	r3, [r7, #4]
 8002c2e:	2220      	movs	r2, #32
 8002c30:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
}
 8002c34:	bf00      	nop
 8002c36:	370c      	adds	r7, #12
 8002c38:	46bd      	mov	sp, r7
 8002c3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c3e:	4770      	bx	lr

08002c40 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8002c40:	b580      	push	{r7, lr}
 8002c42:	b084      	sub	sp, #16
 8002c44:	af00      	add	r7, sp, #0
 8002c46:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8002c48:	687b      	ldr	r3, [r7, #4]
 8002c4a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002c4c:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8002c4e:	68fb      	ldr	r3, [r7, #12]
 8002c50:	2200      	movs	r2, #0
 8002c52:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 8002c54:	68fb      	ldr	r3, [r7, #12]
 8002c56:	2200      	movs	r2, #0
 8002c58:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8002c5a:	68f8      	ldr	r0, [r7, #12]
 8002c5c:	f7ff ff7e 	bl	8002b5c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8002c60:	bf00      	nop
 8002c62:	3710      	adds	r7, #16
 8002c64:	46bd      	mov	sp, r7
 8002c66:	bd80      	pop	{r7, pc}

08002c68 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8002c68:	b480      	push	{r7}
 8002c6a:	b085      	sub	sp, #20
 8002c6c:	af00      	add	r7, sp, #0
 8002c6e:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8002c70:	687b      	ldr	r3, [r7, #4]
 8002c72:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8002c76:	b2db      	uxtb	r3, r3
 8002c78:	2b21      	cmp	r3, #33	; 0x21
 8002c7a:	d144      	bne.n	8002d06 <UART_Transmit_IT+0x9e>
  {
    if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 8002c7c:	687b      	ldr	r3, [r7, #4]
 8002c7e:	689b      	ldr	r3, [r3, #8]
 8002c80:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002c84:	d11a      	bne.n	8002cbc <UART_Transmit_IT+0x54>
    {
      tmp = (uint16_t *) huart->pTxBuffPtr;
 8002c86:	687b      	ldr	r3, [r7, #4]
 8002c88:	6a1b      	ldr	r3, [r3, #32]
 8002c8a:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8002c8c:	68fb      	ldr	r3, [r7, #12]
 8002c8e:	881b      	ldrh	r3, [r3, #0]
 8002c90:	461a      	mov	r2, r3
 8002c92:	687b      	ldr	r3, [r7, #4]
 8002c94:	681b      	ldr	r3, [r3, #0]
 8002c96:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8002c9a:	605a      	str	r2, [r3, #4]
      if (huart->Init.Parity == UART_PARITY_NONE)
 8002c9c:	687b      	ldr	r3, [r7, #4]
 8002c9e:	691b      	ldr	r3, [r3, #16]
 8002ca0:	2b00      	cmp	r3, #0
 8002ca2:	d105      	bne.n	8002cb0 <UART_Transmit_IT+0x48>
      {
        huart->pTxBuffPtr += 2U;
 8002ca4:	687b      	ldr	r3, [r7, #4]
 8002ca6:	6a1b      	ldr	r3, [r3, #32]
 8002ca8:	1c9a      	adds	r2, r3, #2
 8002caa:	687b      	ldr	r3, [r7, #4]
 8002cac:	621a      	str	r2, [r3, #32]
 8002cae:	e00e      	b.n	8002cce <UART_Transmit_IT+0x66>
      }
      else
      {
        huart->pTxBuffPtr += 1U;
 8002cb0:	687b      	ldr	r3, [r7, #4]
 8002cb2:	6a1b      	ldr	r3, [r3, #32]
 8002cb4:	1c5a      	adds	r2, r3, #1
 8002cb6:	687b      	ldr	r3, [r7, #4]
 8002cb8:	621a      	str	r2, [r3, #32]
 8002cba:	e008      	b.n	8002cce <UART_Transmit_IT+0x66>
      }
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8002cbc:	687b      	ldr	r3, [r7, #4]
 8002cbe:	6a1b      	ldr	r3, [r3, #32]
 8002cc0:	1c59      	adds	r1, r3, #1
 8002cc2:	687a      	ldr	r2, [r7, #4]
 8002cc4:	6211      	str	r1, [r2, #32]
 8002cc6:	781a      	ldrb	r2, [r3, #0]
 8002cc8:	687b      	ldr	r3, [r7, #4]
 8002cca:	681b      	ldr	r3, [r3, #0]
 8002ccc:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8002cce:	687b      	ldr	r3, [r7, #4]
 8002cd0:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8002cd2:	b29b      	uxth	r3, r3
 8002cd4:	3b01      	subs	r3, #1
 8002cd6:	b29b      	uxth	r3, r3
 8002cd8:	687a      	ldr	r2, [r7, #4]
 8002cda:	4619      	mov	r1, r3
 8002cdc:	84d1      	strh	r1, [r2, #38]	; 0x26
 8002cde:	2b00      	cmp	r3, #0
 8002ce0:	d10f      	bne.n	8002d02 <UART_Transmit_IT+0x9a>
    {
      /* Disable the UART Transmit Complete Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8002ce2:	687b      	ldr	r3, [r7, #4]
 8002ce4:	681b      	ldr	r3, [r3, #0]
 8002ce6:	68da      	ldr	r2, [r3, #12]
 8002ce8:	687b      	ldr	r3, [r7, #4]
 8002cea:	681b      	ldr	r3, [r3, #0]
 8002cec:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8002cf0:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8002cf2:	687b      	ldr	r3, [r7, #4]
 8002cf4:	681b      	ldr	r3, [r3, #0]
 8002cf6:	68da      	ldr	r2, [r3, #12]
 8002cf8:	687b      	ldr	r3, [r7, #4]
 8002cfa:	681b      	ldr	r3, [r3, #0]
 8002cfc:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8002d00:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8002d02:	2300      	movs	r3, #0
 8002d04:	e000      	b.n	8002d08 <UART_Transmit_IT+0xa0>
  }
  else
  {
    return HAL_BUSY;
 8002d06:	2302      	movs	r3, #2
  }
}
 8002d08:	4618      	mov	r0, r3
 8002d0a:	3714      	adds	r7, #20
 8002d0c:	46bd      	mov	sp, r7
 8002d0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d12:	4770      	bx	lr

08002d14 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8002d14:	b580      	push	{r7, lr}
 8002d16:	b082      	sub	sp, #8
 8002d18:	af00      	add	r7, sp, #0
 8002d1a:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8002d1c:	687b      	ldr	r3, [r7, #4]
 8002d1e:	681b      	ldr	r3, [r3, #0]
 8002d20:	68da      	ldr	r2, [r3, #12]
 8002d22:	687b      	ldr	r3, [r7, #4]
 8002d24:	681b      	ldr	r3, [r3, #0]
 8002d26:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8002d2a:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8002d2c:	687b      	ldr	r3, [r7, #4]
 8002d2e:	2220      	movs	r2, #32
 8002d30:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8002d34:	6878      	ldr	r0, [r7, #4]
 8002d36:	f7ff fefd 	bl	8002b34 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8002d3a:	2300      	movs	r3, #0
}
 8002d3c:	4618      	mov	r0, r3
 8002d3e:	3708      	adds	r7, #8
 8002d40:	46bd      	mov	sp, r7
 8002d42:	bd80      	pop	{r7, pc}

08002d44 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8002d44:	b580      	push	{r7, lr}
 8002d46:	b084      	sub	sp, #16
 8002d48:	af00      	add	r7, sp, #0
 8002d4a:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8002d4c:	687b      	ldr	r3, [r7, #4]
 8002d4e:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 8002d52:	b2db      	uxtb	r3, r3
 8002d54:	2b22      	cmp	r3, #34	; 0x22
 8002d56:	d171      	bne.n	8002e3c <UART_Receive_IT+0xf8>
  {
    if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 8002d58:	687b      	ldr	r3, [r7, #4]
 8002d5a:	689b      	ldr	r3, [r3, #8]
 8002d5c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002d60:	d123      	bne.n	8002daa <UART_Receive_IT+0x66>
    {
      tmp = (uint16_t *) huart->pRxBuffPtr;
 8002d62:	687b      	ldr	r3, [r7, #4]
 8002d64:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002d66:	60fb      	str	r3, [r7, #12]
      if (huart->Init.Parity == UART_PARITY_NONE)
 8002d68:	687b      	ldr	r3, [r7, #4]
 8002d6a:	691b      	ldr	r3, [r3, #16]
 8002d6c:	2b00      	cmp	r3, #0
 8002d6e:	d10e      	bne.n	8002d8e <UART_Receive_IT+0x4a>
      {
        *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8002d70:	687b      	ldr	r3, [r7, #4]
 8002d72:	681b      	ldr	r3, [r3, #0]
 8002d74:	685b      	ldr	r3, [r3, #4]
 8002d76:	b29b      	uxth	r3, r3
 8002d78:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002d7c:	b29a      	uxth	r2, r3
 8002d7e:	68fb      	ldr	r3, [r7, #12]
 8002d80:	801a      	strh	r2, [r3, #0]
        huart->pRxBuffPtr += 2U;
 8002d82:	687b      	ldr	r3, [r7, #4]
 8002d84:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002d86:	1c9a      	adds	r2, r3, #2
 8002d88:	687b      	ldr	r3, [r7, #4]
 8002d8a:	629a      	str	r2, [r3, #40]	; 0x28
 8002d8c:	e029      	b.n	8002de2 <UART_Receive_IT+0x9e>
      }
      else
      {
        *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x00FF);
 8002d8e:	687b      	ldr	r3, [r7, #4]
 8002d90:	681b      	ldr	r3, [r3, #0]
 8002d92:	685b      	ldr	r3, [r3, #4]
 8002d94:	b29b      	uxth	r3, r3
 8002d96:	b2db      	uxtb	r3, r3
 8002d98:	b29a      	uxth	r2, r3
 8002d9a:	68fb      	ldr	r3, [r7, #12]
 8002d9c:	801a      	strh	r2, [r3, #0]
        huart->pRxBuffPtr += 1U;
 8002d9e:	687b      	ldr	r3, [r7, #4]
 8002da0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002da2:	1c5a      	adds	r2, r3, #1
 8002da4:	687b      	ldr	r3, [r7, #4]
 8002da6:	629a      	str	r2, [r3, #40]	; 0x28
 8002da8:	e01b      	b.n	8002de2 <UART_Receive_IT+0x9e>
      }
    }
    else
    {
      if (huart->Init.Parity == UART_PARITY_NONE)
 8002daa:	687b      	ldr	r3, [r7, #4]
 8002dac:	691b      	ldr	r3, [r3, #16]
 8002dae:	2b00      	cmp	r3, #0
 8002db0:	d10a      	bne.n	8002dc8 <UART_Receive_IT+0x84>
      {
        *huart->pRxBuffPtr++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8002db2:	687b      	ldr	r3, [r7, #4]
 8002db4:	681b      	ldr	r3, [r3, #0]
 8002db6:	6858      	ldr	r0, [r3, #4]
 8002db8:	687b      	ldr	r3, [r7, #4]
 8002dba:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002dbc:	1c59      	adds	r1, r3, #1
 8002dbe:	687a      	ldr	r2, [r7, #4]
 8002dc0:	6291      	str	r1, [r2, #40]	; 0x28
 8002dc2:	b2c2      	uxtb	r2, r0
 8002dc4:	701a      	strb	r2, [r3, #0]
 8002dc6:	e00c      	b.n	8002de2 <UART_Receive_IT+0x9e>
      }
      else
      {
        *huart->pRxBuffPtr++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8002dc8:	687b      	ldr	r3, [r7, #4]
 8002dca:	681b      	ldr	r3, [r3, #0]
 8002dcc:	685b      	ldr	r3, [r3, #4]
 8002dce:	b2da      	uxtb	r2, r3
 8002dd0:	687b      	ldr	r3, [r7, #4]
 8002dd2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002dd4:	1c58      	adds	r0, r3, #1
 8002dd6:	6879      	ldr	r1, [r7, #4]
 8002dd8:	6288      	str	r0, [r1, #40]	; 0x28
 8002dda:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8002dde:	b2d2      	uxtb	r2, r2
 8002de0:	701a      	strb	r2, [r3, #0]
      }
    }

    if (--huart->RxXferCount == 0U)
 8002de2:	687b      	ldr	r3, [r7, #4]
 8002de4:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8002de6:	b29b      	uxth	r3, r3
 8002de8:	3b01      	subs	r3, #1
 8002dea:	b29b      	uxth	r3, r3
 8002dec:	687a      	ldr	r2, [r7, #4]
 8002dee:	4619      	mov	r1, r3
 8002df0:	85d1      	strh	r1, [r2, #46]	; 0x2e
 8002df2:	2b00      	cmp	r3, #0
 8002df4:	d120      	bne.n	8002e38 <UART_Receive_IT+0xf4>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8002df6:	687b      	ldr	r3, [r7, #4]
 8002df8:	681b      	ldr	r3, [r3, #0]
 8002dfa:	68da      	ldr	r2, [r3, #12]
 8002dfc:	687b      	ldr	r3, [r7, #4]
 8002dfe:	681b      	ldr	r3, [r3, #0]
 8002e00:	f022 0220 	bic.w	r2, r2, #32
 8002e04:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8002e06:	687b      	ldr	r3, [r7, #4]
 8002e08:	681b      	ldr	r3, [r3, #0]
 8002e0a:	68da      	ldr	r2, [r3, #12]
 8002e0c:	687b      	ldr	r3, [r7, #4]
 8002e0e:	681b      	ldr	r3, [r3, #0]
 8002e10:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8002e14:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8002e16:	687b      	ldr	r3, [r7, #4]
 8002e18:	681b      	ldr	r3, [r3, #0]
 8002e1a:	695a      	ldr	r2, [r3, #20]
 8002e1c:	687b      	ldr	r3, [r7, #4]
 8002e1e:	681b      	ldr	r3, [r3, #0]
 8002e20:	f022 0201 	bic.w	r2, r2, #1
 8002e24:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8002e26:	687b      	ldr	r3, [r7, #4]
 8002e28:	2220      	movs	r2, #32
 8002e2a:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
      /*Call registered Rx complete callback*/
      huart->RxCpltCallback(huart);
#else
      /*Call legacy weak Rx complete callback*/
      HAL_UART_RxCpltCallback(huart);
 8002e2e:	6878      	ldr	r0, [r7, #4]
 8002e30:	f7ff fe8a 	bl	8002b48 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

      return HAL_OK;
 8002e34:	2300      	movs	r3, #0
 8002e36:	e002      	b.n	8002e3e <UART_Receive_IT+0xfa>
    }
    return HAL_OK;
 8002e38:	2300      	movs	r3, #0
 8002e3a:	e000      	b.n	8002e3e <UART_Receive_IT+0xfa>
  }
  else
  {
    return HAL_BUSY;
 8002e3c:	2302      	movs	r3, #2
  }
}
 8002e3e:	4618      	mov	r0, r3
 8002e40:	3710      	adds	r7, #16
 8002e42:	46bd      	mov	sp, r7
 8002e44:	bd80      	pop	{r7, pc}
	...

08002e48 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8002e48:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8002e4c:	b085      	sub	sp, #20
 8002e4e:	af00      	add	r7, sp, #0
 8002e50:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8002e52:	687b      	ldr	r3, [r7, #4]
 8002e54:	681b      	ldr	r3, [r3, #0]
 8002e56:	691b      	ldr	r3, [r3, #16]
 8002e58:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8002e5c:	687b      	ldr	r3, [r7, #4]
 8002e5e:	68da      	ldr	r2, [r3, #12]
 8002e60:	687b      	ldr	r3, [r7, #4]
 8002e62:	681b      	ldr	r3, [r3, #0]
 8002e64:	430a      	orrs	r2, r1
 8002e66:	611a      	str	r2, [r3, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8002e68:	687b      	ldr	r3, [r7, #4]
 8002e6a:	689a      	ldr	r2, [r3, #8]
 8002e6c:	687b      	ldr	r3, [r7, #4]
 8002e6e:	691b      	ldr	r3, [r3, #16]
 8002e70:	431a      	orrs	r2, r3
 8002e72:	687b      	ldr	r3, [r7, #4]
 8002e74:	695b      	ldr	r3, [r3, #20]
 8002e76:	431a      	orrs	r2, r3
 8002e78:	687b      	ldr	r3, [r7, #4]
 8002e7a:	69db      	ldr	r3, [r3, #28]
 8002e7c:	4313      	orrs	r3, r2
 8002e7e:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(huart->Instance->CR1,
 8002e80:	687b      	ldr	r3, [r7, #4]
 8002e82:	681b      	ldr	r3, [r3, #0]
 8002e84:	68db      	ldr	r3, [r3, #12]
 8002e86:	f423 4316 	bic.w	r3, r3, #38400	; 0x9600
 8002e8a:	f023 030c 	bic.w	r3, r3, #12
 8002e8e:	687a      	ldr	r2, [r7, #4]
 8002e90:	6812      	ldr	r2, [r2, #0]
 8002e92:	68f9      	ldr	r1, [r7, #12]
 8002e94:	430b      	orrs	r3, r1
 8002e96:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8002e98:	687b      	ldr	r3, [r7, #4]
 8002e9a:	681b      	ldr	r3, [r3, #0]
 8002e9c:	695b      	ldr	r3, [r3, #20]
 8002e9e:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 8002ea2:	687b      	ldr	r3, [r7, #4]
 8002ea4:	699a      	ldr	r2, [r3, #24]
 8002ea6:	687b      	ldr	r3, [r7, #4]
 8002ea8:	681b      	ldr	r3, [r3, #0]
 8002eaa:	430a      	orrs	r2, r1
 8002eac:	615a      	str	r2, [r3, #20]

  /* Check the Over Sampling */
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8002eae:	687b      	ldr	r3, [r7, #4]
 8002eb0:	69db      	ldr	r3, [r3, #28]
 8002eb2:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8002eb6:	f040 818b 	bne.w	80031d0 <UART_SetConfig+0x388>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8002eba:	687b      	ldr	r3, [r7, #4]
 8002ebc:	681b      	ldr	r3, [r3, #0]
 8002ebe:	4ac1      	ldr	r2, [pc, #772]	; (80031c4 <UART_SetConfig+0x37c>)
 8002ec0:	4293      	cmp	r3, r2
 8002ec2:	d005      	beq.n	8002ed0 <UART_SetConfig+0x88>
 8002ec4:	687b      	ldr	r3, [r7, #4]
 8002ec6:	681b      	ldr	r3, [r3, #0]
 8002ec8:	4abf      	ldr	r2, [pc, #764]	; (80031c8 <UART_SetConfig+0x380>)
 8002eca:	4293      	cmp	r3, r2
 8002ecc:	f040 80bd 	bne.w	800304a <UART_SetConfig+0x202>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8002ed0:	f7fe fed2 	bl	8001c78 <HAL_RCC_GetPCLK2Freq>
 8002ed4:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8002ed6:	68bb      	ldr	r3, [r7, #8]
 8002ed8:	461d      	mov	r5, r3
 8002eda:	f04f 0600 	mov.w	r6, #0
 8002ede:	46a8      	mov	r8, r5
 8002ee0:	46b1      	mov	r9, r6
 8002ee2:	eb18 0308 	adds.w	r3, r8, r8
 8002ee6:	eb49 0409 	adc.w	r4, r9, r9
 8002eea:	4698      	mov	r8, r3
 8002eec:	46a1      	mov	r9, r4
 8002eee:	eb18 0805 	adds.w	r8, r8, r5
 8002ef2:	eb49 0906 	adc.w	r9, r9, r6
 8002ef6:	f04f 0100 	mov.w	r1, #0
 8002efa:	f04f 0200 	mov.w	r2, #0
 8002efe:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 8002f02:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 8002f06:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 8002f0a:	4688      	mov	r8, r1
 8002f0c:	4691      	mov	r9, r2
 8002f0e:	eb18 0005 	adds.w	r0, r8, r5
 8002f12:	eb49 0106 	adc.w	r1, r9, r6
 8002f16:	687b      	ldr	r3, [r7, #4]
 8002f18:	685b      	ldr	r3, [r3, #4]
 8002f1a:	461d      	mov	r5, r3
 8002f1c:	f04f 0600 	mov.w	r6, #0
 8002f20:	196b      	adds	r3, r5, r5
 8002f22:	eb46 0406 	adc.w	r4, r6, r6
 8002f26:	461a      	mov	r2, r3
 8002f28:	4623      	mov	r3, r4
 8002f2a:	f7fd f9b1 	bl	8000290 <__aeabi_uldivmod>
 8002f2e:	4603      	mov	r3, r0
 8002f30:	460c      	mov	r4, r1
 8002f32:	461a      	mov	r2, r3
 8002f34:	4ba5      	ldr	r3, [pc, #660]	; (80031cc <UART_SetConfig+0x384>)
 8002f36:	fba3 2302 	umull	r2, r3, r3, r2
 8002f3a:	095b      	lsrs	r3, r3, #5
 8002f3c:	ea4f 1803 	mov.w	r8, r3, lsl #4
 8002f40:	68bb      	ldr	r3, [r7, #8]
 8002f42:	461d      	mov	r5, r3
 8002f44:	f04f 0600 	mov.w	r6, #0
 8002f48:	46a9      	mov	r9, r5
 8002f4a:	46b2      	mov	sl, r6
 8002f4c:	eb19 0309 	adds.w	r3, r9, r9
 8002f50:	eb4a 040a 	adc.w	r4, sl, sl
 8002f54:	4699      	mov	r9, r3
 8002f56:	46a2      	mov	sl, r4
 8002f58:	eb19 0905 	adds.w	r9, r9, r5
 8002f5c:	eb4a 0a06 	adc.w	sl, sl, r6
 8002f60:	f04f 0100 	mov.w	r1, #0
 8002f64:	f04f 0200 	mov.w	r2, #0
 8002f68:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8002f6c:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8002f70:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8002f74:	4689      	mov	r9, r1
 8002f76:	4692      	mov	sl, r2
 8002f78:	eb19 0005 	adds.w	r0, r9, r5
 8002f7c:	eb4a 0106 	adc.w	r1, sl, r6
 8002f80:	687b      	ldr	r3, [r7, #4]
 8002f82:	685b      	ldr	r3, [r3, #4]
 8002f84:	461d      	mov	r5, r3
 8002f86:	f04f 0600 	mov.w	r6, #0
 8002f8a:	196b      	adds	r3, r5, r5
 8002f8c:	eb46 0406 	adc.w	r4, r6, r6
 8002f90:	461a      	mov	r2, r3
 8002f92:	4623      	mov	r3, r4
 8002f94:	f7fd f97c 	bl	8000290 <__aeabi_uldivmod>
 8002f98:	4603      	mov	r3, r0
 8002f9a:	460c      	mov	r4, r1
 8002f9c:	461a      	mov	r2, r3
 8002f9e:	4b8b      	ldr	r3, [pc, #556]	; (80031cc <UART_SetConfig+0x384>)
 8002fa0:	fba3 1302 	umull	r1, r3, r3, r2
 8002fa4:	095b      	lsrs	r3, r3, #5
 8002fa6:	2164      	movs	r1, #100	; 0x64
 8002fa8:	fb01 f303 	mul.w	r3, r1, r3
 8002fac:	1ad3      	subs	r3, r2, r3
 8002fae:	00db      	lsls	r3, r3, #3
 8002fb0:	3332      	adds	r3, #50	; 0x32
 8002fb2:	4a86      	ldr	r2, [pc, #536]	; (80031cc <UART_SetConfig+0x384>)
 8002fb4:	fba2 2303 	umull	r2, r3, r2, r3
 8002fb8:	095b      	lsrs	r3, r3, #5
 8002fba:	005b      	lsls	r3, r3, #1
 8002fbc:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8002fc0:	4498      	add	r8, r3
 8002fc2:	68bb      	ldr	r3, [r7, #8]
 8002fc4:	461d      	mov	r5, r3
 8002fc6:	f04f 0600 	mov.w	r6, #0
 8002fca:	46a9      	mov	r9, r5
 8002fcc:	46b2      	mov	sl, r6
 8002fce:	eb19 0309 	adds.w	r3, r9, r9
 8002fd2:	eb4a 040a 	adc.w	r4, sl, sl
 8002fd6:	4699      	mov	r9, r3
 8002fd8:	46a2      	mov	sl, r4
 8002fda:	eb19 0905 	adds.w	r9, r9, r5
 8002fde:	eb4a 0a06 	adc.w	sl, sl, r6
 8002fe2:	f04f 0100 	mov.w	r1, #0
 8002fe6:	f04f 0200 	mov.w	r2, #0
 8002fea:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8002fee:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8002ff2:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8002ff6:	4689      	mov	r9, r1
 8002ff8:	4692      	mov	sl, r2
 8002ffa:	eb19 0005 	adds.w	r0, r9, r5
 8002ffe:	eb4a 0106 	adc.w	r1, sl, r6
 8003002:	687b      	ldr	r3, [r7, #4]
 8003004:	685b      	ldr	r3, [r3, #4]
 8003006:	461d      	mov	r5, r3
 8003008:	f04f 0600 	mov.w	r6, #0
 800300c:	196b      	adds	r3, r5, r5
 800300e:	eb46 0406 	adc.w	r4, r6, r6
 8003012:	461a      	mov	r2, r3
 8003014:	4623      	mov	r3, r4
 8003016:	f7fd f93b 	bl	8000290 <__aeabi_uldivmod>
 800301a:	4603      	mov	r3, r0
 800301c:	460c      	mov	r4, r1
 800301e:	461a      	mov	r2, r3
 8003020:	4b6a      	ldr	r3, [pc, #424]	; (80031cc <UART_SetConfig+0x384>)
 8003022:	fba3 1302 	umull	r1, r3, r3, r2
 8003026:	095b      	lsrs	r3, r3, #5
 8003028:	2164      	movs	r1, #100	; 0x64
 800302a:	fb01 f303 	mul.w	r3, r1, r3
 800302e:	1ad3      	subs	r3, r2, r3
 8003030:	00db      	lsls	r3, r3, #3
 8003032:	3332      	adds	r3, #50	; 0x32
 8003034:	4a65      	ldr	r2, [pc, #404]	; (80031cc <UART_SetConfig+0x384>)
 8003036:	fba2 2303 	umull	r2, r3, r2, r3
 800303a:	095b      	lsrs	r3, r3, #5
 800303c:	f003 0207 	and.w	r2, r3, #7
 8003040:	687b      	ldr	r3, [r7, #4]
 8003042:	681b      	ldr	r3, [r3, #0]
 8003044:	4442      	add	r2, r8
 8003046:	609a      	str	r2, [r3, #8]
 8003048:	e26f      	b.n	800352a <UART_SetConfig+0x6e2>
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 800304a:	f7fe fe01 	bl	8001c50 <HAL_RCC_GetPCLK1Freq>
 800304e:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8003050:	68bb      	ldr	r3, [r7, #8]
 8003052:	461d      	mov	r5, r3
 8003054:	f04f 0600 	mov.w	r6, #0
 8003058:	46a8      	mov	r8, r5
 800305a:	46b1      	mov	r9, r6
 800305c:	eb18 0308 	adds.w	r3, r8, r8
 8003060:	eb49 0409 	adc.w	r4, r9, r9
 8003064:	4698      	mov	r8, r3
 8003066:	46a1      	mov	r9, r4
 8003068:	eb18 0805 	adds.w	r8, r8, r5
 800306c:	eb49 0906 	adc.w	r9, r9, r6
 8003070:	f04f 0100 	mov.w	r1, #0
 8003074:	f04f 0200 	mov.w	r2, #0
 8003078:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 800307c:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 8003080:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 8003084:	4688      	mov	r8, r1
 8003086:	4691      	mov	r9, r2
 8003088:	eb18 0005 	adds.w	r0, r8, r5
 800308c:	eb49 0106 	adc.w	r1, r9, r6
 8003090:	687b      	ldr	r3, [r7, #4]
 8003092:	685b      	ldr	r3, [r3, #4]
 8003094:	461d      	mov	r5, r3
 8003096:	f04f 0600 	mov.w	r6, #0
 800309a:	196b      	adds	r3, r5, r5
 800309c:	eb46 0406 	adc.w	r4, r6, r6
 80030a0:	461a      	mov	r2, r3
 80030a2:	4623      	mov	r3, r4
 80030a4:	f7fd f8f4 	bl	8000290 <__aeabi_uldivmod>
 80030a8:	4603      	mov	r3, r0
 80030aa:	460c      	mov	r4, r1
 80030ac:	461a      	mov	r2, r3
 80030ae:	4b47      	ldr	r3, [pc, #284]	; (80031cc <UART_SetConfig+0x384>)
 80030b0:	fba3 2302 	umull	r2, r3, r3, r2
 80030b4:	095b      	lsrs	r3, r3, #5
 80030b6:	ea4f 1803 	mov.w	r8, r3, lsl #4
 80030ba:	68bb      	ldr	r3, [r7, #8]
 80030bc:	461d      	mov	r5, r3
 80030be:	f04f 0600 	mov.w	r6, #0
 80030c2:	46a9      	mov	r9, r5
 80030c4:	46b2      	mov	sl, r6
 80030c6:	eb19 0309 	adds.w	r3, r9, r9
 80030ca:	eb4a 040a 	adc.w	r4, sl, sl
 80030ce:	4699      	mov	r9, r3
 80030d0:	46a2      	mov	sl, r4
 80030d2:	eb19 0905 	adds.w	r9, r9, r5
 80030d6:	eb4a 0a06 	adc.w	sl, sl, r6
 80030da:	f04f 0100 	mov.w	r1, #0
 80030de:	f04f 0200 	mov.w	r2, #0
 80030e2:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 80030e6:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 80030ea:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 80030ee:	4689      	mov	r9, r1
 80030f0:	4692      	mov	sl, r2
 80030f2:	eb19 0005 	adds.w	r0, r9, r5
 80030f6:	eb4a 0106 	adc.w	r1, sl, r6
 80030fa:	687b      	ldr	r3, [r7, #4]
 80030fc:	685b      	ldr	r3, [r3, #4]
 80030fe:	461d      	mov	r5, r3
 8003100:	f04f 0600 	mov.w	r6, #0
 8003104:	196b      	adds	r3, r5, r5
 8003106:	eb46 0406 	adc.w	r4, r6, r6
 800310a:	461a      	mov	r2, r3
 800310c:	4623      	mov	r3, r4
 800310e:	f7fd f8bf 	bl	8000290 <__aeabi_uldivmod>
 8003112:	4603      	mov	r3, r0
 8003114:	460c      	mov	r4, r1
 8003116:	461a      	mov	r2, r3
 8003118:	4b2c      	ldr	r3, [pc, #176]	; (80031cc <UART_SetConfig+0x384>)
 800311a:	fba3 1302 	umull	r1, r3, r3, r2
 800311e:	095b      	lsrs	r3, r3, #5
 8003120:	2164      	movs	r1, #100	; 0x64
 8003122:	fb01 f303 	mul.w	r3, r1, r3
 8003126:	1ad3      	subs	r3, r2, r3
 8003128:	00db      	lsls	r3, r3, #3
 800312a:	3332      	adds	r3, #50	; 0x32
 800312c:	4a27      	ldr	r2, [pc, #156]	; (80031cc <UART_SetConfig+0x384>)
 800312e:	fba2 2303 	umull	r2, r3, r2, r3
 8003132:	095b      	lsrs	r3, r3, #5
 8003134:	005b      	lsls	r3, r3, #1
 8003136:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 800313a:	4498      	add	r8, r3
 800313c:	68bb      	ldr	r3, [r7, #8]
 800313e:	461d      	mov	r5, r3
 8003140:	f04f 0600 	mov.w	r6, #0
 8003144:	46a9      	mov	r9, r5
 8003146:	46b2      	mov	sl, r6
 8003148:	eb19 0309 	adds.w	r3, r9, r9
 800314c:	eb4a 040a 	adc.w	r4, sl, sl
 8003150:	4699      	mov	r9, r3
 8003152:	46a2      	mov	sl, r4
 8003154:	eb19 0905 	adds.w	r9, r9, r5
 8003158:	eb4a 0a06 	adc.w	sl, sl, r6
 800315c:	f04f 0100 	mov.w	r1, #0
 8003160:	f04f 0200 	mov.w	r2, #0
 8003164:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8003168:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 800316c:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8003170:	4689      	mov	r9, r1
 8003172:	4692      	mov	sl, r2
 8003174:	eb19 0005 	adds.w	r0, r9, r5
 8003178:	eb4a 0106 	adc.w	r1, sl, r6
 800317c:	687b      	ldr	r3, [r7, #4]
 800317e:	685b      	ldr	r3, [r3, #4]
 8003180:	461d      	mov	r5, r3
 8003182:	f04f 0600 	mov.w	r6, #0
 8003186:	196b      	adds	r3, r5, r5
 8003188:	eb46 0406 	adc.w	r4, r6, r6
 800318c:	461a      	mov	r2, r3
 800318e:	4623      	mov	r3, r4
 8003190:	f7fd f87e 	bl	8000290 <__aeabi_uldivmod>
 8003194:	4603      	mov	r3, r0
 8003196:	460c      	mov	r4, r1
 8003198:	461a      	mov	r2, r3
 800319a:	4b0c      	ldr	r3, [pc, #48]	; (80031cc <UART_SetConfig+0x384>)
 800319c:	fba3 1302 	umull	r1, r3, r3, r2
 80031a0:	095b      	lsrs	r3, r3, #5
 80031a2:	2164      	movs	r1, #100	; 0x64
 80031a4:	fb01 f303 	mul.w	r3, r1, r3
 80031a8:	1ad3      	subs	r3, r2, r3
 80031aa:	00db      	lsls	r3, r3, #3
 80031ac:	3332      	adds	r3, #50	; 0x32
 80031ae:	4a07      	ldr	r2, [pc, #28]	; (80031cc <UART_SetConfig+0x384>)
 80031b0:	fba2 2303 	umull	r2, r3, r2, r3
 80031b4:	095b      	lsrs	r3, r3, #5
 80031b6:	f003 0207 	and.w	r2, r3, #7
 80031ba:	687b      	ldr	r3, [r7, #4]
 80031bc:	681b      	ldr	r3, [r3, #0]
 80031be:	4442      	add	r2, r8
 80031c0:	609a      	str	r2, [r3, #8]
    {
      pclk = HAL_RCC_GetPCLK1Freq();
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
    }
  }
}
 80031c2:	e1b2      	b.n	800352a <UART_SetConfig+0x6e2>
 80031c4:	40011000 	.word	0x40011000
 80031c8:	40011400 	.word	0x40011400
 80031cc:	51eb851f 	.word	0x51eb851f
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 80031d0:	687b      	ldr	r3, [r7, #4]
 80031d2:	681b      	ldr	r3, [r3, #0]
 80031d4:	4ad7      	ldr	r2, [pc, #860]	; (8003534 <UART_SetConfig+0x6ec>)
 80031d6:	4293      	cmp	r3, r2
 80031d8:	d005      	beq.n	80031e6 <UART_SetConfig+0x39e>
 80031da:	687b      	ldr	r3, [r7, #4]
 80031dc:	681b      	ldr	r3, [r3, #0]
 80031de:	4ad6      	ldr	r2, [pc, #856]	; (8003538 <UART_SetConfig+0x6f0>)
 80031e0:	4293      	cmp	r3, r2
 80031e2:	f040 80d1 	bne.w	8003388 <UART_SetConfig+0x540>
      pclk = HAL_RCC_GetPCLK2Freq();
 80031e6:	f7fe fd47 	bl	8001c78 <HAL_RCC_GetPCLK2Freq>
 80031ea:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 80031ec:	68bb      	ldr	r3, [r7, #8]
 80031ee:	469a      	mov	sl, r3
 80031f0:	f04f 0b00 	mov.w	fp, #0
 80031f4:	46d0      	mov	r8, sl
 80031f6:	46d9      	mov	r9, fp
 80031f8:	eb18 0308 	adds.w	r3, r8, r8
 80031fc:	eb49 0409 	adc.w	r4, r9, r9
 8003200:	4698      	mov	r8, r3
 8003202:	46a1      	mov	r9, r4
 8003204:	eb18 080a 	adds.w	r8, r8, sl
 8003208:	eb49 090b 	adc.w	r9, r9, fp
 800320c:	f04f 0100 	mov.w	r1, #0
 8003210:	f04f 0200 	mov.w	r2, #0
 8003214:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 8003218:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 800321c:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 8003220:	4688      	mov	r8, r1
 8003222:	4691      	mov	r9, r2
 8003224:	eb1a 0508 	adds.w	r5, sl, r8
 8003228:	eb4b 0609 	adc.w	r6, fp, r9
 800322c:	687b      	ldr	r3, [r7, #4]
 800322e:	685b      	ldr	r3, [r3, #4]
 8003230:	4619      	mov	r1, r3
 8003232:	f04f 0200 	mov.w	r2, #0
 8003236:	f04f 0300 	mov.w	r3, #0
 800323a:	f04f 0400 	mov.w	r4, #0
 800323e:	0094      	lsls	r4, r2, #2
 8003240:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 8003244:	008b      	lsls	r3, r1, #2
 8003246:	461a      	mov	r2, r3
 8003248:	4623      	mov	r3, r4
 800324a:	4628      	mov	r0, r5
 800324c:	4631      	mov	r1, r6
 800324e:	f7fd f81f 	bl	8000290 <__aeabi_uldivmod>
 8003252:	4603      	mov	r3, r0
 8003254:	460c      	mov	r4, r1
 8003256:	461a      	mov	r2, r3
 8003258:	4bb8      	ldr	r3, [pc, #736]	; (800353c <UART_SetConfig+0x6f4>)
 800325a:	fba3 2302 	umull	r2, r3, r3, r2
 800325e:	095b      	lsrs	r3, r3, #5
 8003260:	ea4f 1803 	mov.w	r8, r3, lsl #4
 8003264:	68bb      	ldr	r3, [r7, #8]
 8003266:	469b      	mov	fp, r3
 8003268:	f04f 0c00 	mov.w	ip, #0
 800326c:	46d9      	mov	r9, fp
 800326e:	46e2      	mov	sl, ip
 8003270:	eb19 0309 	adds.w	r3, r9, r9
 8003274:	eb4a 040a 	adc.w	r4, sl, sl
 8003278:	4699      	mov	r9, r3
 800327a:	46a2      	mov	sl, r4
 800327c:	eb19 090b 	adds.w	r9, r9, fp
 8003280:	eb4a 0a0c 	adc.w	sl, sl, ip
 8003284:	f04f 0100 	mov.w	r1, #0
 8003288:	f04f 0200 	mov.w	r2, #0
 800328c:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8003290:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8003294:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8003298:	4689      	mov	r9, r1
 800329a:	4692      	mov	sl, r2
 800329c:	eb1b 0509 	adds.w	r5, fp, r9
 80032a0:	eb4c 060a 	adc.w	r6, ip, sl
 80032a4:	687b      	ldr	r3, [r7, #4]
 80032a6:	685b      	ldr	r3, [r3, #4]
 80032a8:	4619      	mov	r1, r3
 80032aa:	f04f 0200 	mov.w	r2, #0
 80032ae:	f04f 0300 	mov.w	r3, #0
 80032b2:	f04f 0400 	mov.w	r4, #0
 80032b6:	0094      	lsls	r4, r2, #2
 80032b8:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 80032bc:	008b      	lsls	r3, r1, #2
 80032be:	461a      	mov	r2, r3
 80032c0:	4623      	mov	r3, r4
 80032c2:	4628      	mov	r0, r5
 80032c4:	4631      	mov	r1, r6
 80032c6:	f7fc ffe3 	bl	8000290 <__aeabi_uldivmod>
 80032ca:	4603      	mov	r3, r0
 80032cc:	460c      	mov	r4, r1
 80032ce:	461a      	mov	r2, r3
 80032d0:	4b9a      	ldr	r3, [pc, #616]	; (800353c <UART_SetConfig+0x6f4>)
 80032d2:	fba3 1302 	umull	r1, r3, r3, r2
 80032d6:	095b      	lsrs	r3, r3, #5
 80032d8:	2164      	movs	r1, #100	; 0x64
 80032da:	fb01 f303 	mul.w	r3, r1, r3
 80032de:	1ad3      	subs	r3, r2, r3
 80032e0:	011b      	lsls	r3, r3, #4
 80032e2:	3332      	adds	r3, #50	; 0x32
 80032e4:	4a95      	ldr	r2, [pc, #596]	; (800353c <UART_SetConfig+0x6f4>)
 80032e6:	fba2 2303 	umull	r2, r3, r2, r3
 80032ea:	095b      	lsrs	r3, r3, #5
 80032ec:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80032f0:	4498      	add	r8, r3
 80032f2:	68bb      	ldr	r3, [r7, #8]
 80032f4:	469b      	mov	fp, r3
 80032f6:	f04f 0c00 	mov.w	ip, #0
 80032fa:	46d9      	mov	r9, fp
 80032fc:	46e2      	mov	sl, ip
 80032fe:	eb19 0309 	adds.w	r3, r9, r9
 8003302:	eb4a 040a 	adc.w	r4, sl, sl
 8003306:	4699      	mov	r9, r3
 8003308:	46a2      	mov	sl, r4
 800330a:	eb19 090b 	adds.w	r9, r9, fp
 800330e:	eb4a 0a0c 	adc.w	sl, sl, ip
 8003312:	f04f 0100 	mov.w	r1, #0
 8003316:	f04f 0200 	mov.w	r2, #0
 800331a:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800331e:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8003322:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8003326:	4689      	mov	r9, r1
 8003328:	4692      	mov	sl, r2
 800332a:	eb1b 0509 	adds.w	r5, fp, r9
 800332e:	eb4c 060a 	adc.w	r6, ip, sl
 8003332:	687b      	ldr	r3, [r7, #4]
 8003334:	685b      	ldr	r3, [r3, #4]
 8003336:	4619      	mov	r1, r3
 8003338:	f04f 0200 	mov.w	r2, #0
 800333c:	f04f 0300 	mov.w	r3, #0
 8003340:	f04f 0400 	mov.w	r4, #0
 8003344:	0094      	lsls	r4, r2, #2
 8003346:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 800334a:	008b      	lsls	r3, r1, #2
 800334c:	461a      	mov	r2, r3
 800334e:	4623      	mov	r3, r4
 8003350:	4628      	mov	r0, r5
 8003352:	4631      	mov	r1, r6
 8003354:	f7fc ff9c 	bl	8000290 <__aeabi_uldivmod>
 8003358:	4603      	mov	r3, r0
 800335a:	460c      	mov	r4, r1
 800335c:	461a      	mov	r2, r3
 800335e:	4b77      	ldr	r3, [pc, #476]	; (800353c <UART_SetConfig+0x6f4>)
 8003360:	fba3 1302 	umull	r1, r3, r3, r2
 8003364:	095b      	lsrs	r3, r3, #5
 8003366:	2164      	movs	r1, #100	; 0x64
 8003368:	fb01 f303 	mul.w	r3, r1, r3
 800336c:	1ad3      	subs	r3, r2, r3
 800336e:	011b      	lsls	r3, r3, #4
 8003370:	3332      	adds	r3, #50	; 0x32
 8003372:	4a72      	ldr	r2, [pc, #456]	; (800353c <UART_SetConfig+0x6f4>)
 8003374:	fba2 2303 	umull	r2, r3, r2, r3
 8003378:	095b      	lsrs	r3, r3, #5
 800337a:	f003 020f 	and.w	r2, r3, #15
 800337e:	687b      	ldr	r3, [r7, #4]
 8003380:	681b      	ldr	r3, [r3, #0]
 8003382:	4442      	add	r2, r8
 8003384:	609a      	str	r2, [r3, #8]
 8003386:	e0d0      	b.n	800352a <UART_SetConfig+0x6e2>
      pclk = HAL_RCC_GetPCLK1Freq();
 8003388:	f7fe fc62 	bl	8001c50 <HAL_RCC_GetPCLK1Freq>
 800338c:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 800338e:	68bb      	ldr	r3, [r7, #8]
 8003390:	469a      	mov	sl, r3
 8003392:	f04f 0b00 	mov.w	fp, #0
 8003396:	46d0      	mov	r8, sl
 8003398:	46d9      	mov	r9, fp
 800339a:	eb18 0308 	adds.w	r3, r8, r8
 800339e:	eb49 0409 	adc.w	r4, r9, r9
 80033a2:	4698      	mov	r8, r3
 80033a4:	46a1      	mov	r9, r4
 80033a6:	eb18 080a 	adds.w	r8, r8, sl
 80033aa:	eb49 090b 	adc.w	r9, r9, fp
 80033ae:	f04f 0100 	mov.w	r1, #0
 80033b2:	f04f 0200 	mov.w	r2, #0
 80033b6:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 80033ba:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 80033be:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 80033c2:	4688      	mov	r8, r1
 80033c4:	4691      	mov	r9, r2
 80033c6:	eb1a 0508 	adds.w	r5, sl, r8
 80033ca:	eb4b 0609 	adc.w	r6, fp, r9
 80033ce:	687b      	ldr	r3, [r7, #4]
 80033d0:	685b      	ldr	r3, [r3, #4]
 80033d2:	4619      	mov	r1, r3
 80033d4:	f04f 0200 	mov.w	r2, #0
 80033d8:	f04f 0300 	mov.w	r3, #0
 80033dc:	f04f 0400 	mov.w	r4, #0
 80033e0:	0094      	lsls	r4, r2, #2
 80033e2:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 80033e6:	008b      	lsls	r3, r1, #2
 80033e8:	461a      	mov	r2, r3
 80033ea:	4623      	mov	r3, r4
 80033ec:	4628      	mov	r0, r5
 80033ee:	4631      	mov	r1, r6
 80033f0:	f7fc ff4e 	bl	8000290 <__aeabi_uldivmod>
 80033f4:	4603      	mov	r3, r0
 80033f6:	460c      	mov	r4, r1
 80033f8:	461a      	mov	r2, r3
 80033fa:	4b50      	ldr	r3, [pc, #320]	; (800353c <UART_SetConfig+0x6f4>)
 80033fc:	fba3 2302 	umull	r2, r3, r3, r2
 8003400:	095b      	lsrs	r3, r3, #5
 8003402:	ea4f 1803 	mov.w	r8, r3, lsl #4
 8003406:	68bb      	ldr	r3, [r7, #8]
 8003408:	469b      	mov	fp, r3
 800340a:	f04f 0c00 	mov.w	ip, #0
 800340e:	46d9      	mov	r9, fp
 8003410:	46e2      	mov	sl, ip
 8003412:	eb19 0309 	adds.w	r3, r9, r9
 8003416:	eb4a 040a 	adc.w	r4, sl, sl
 800341a:	4699      	mov	r9, r3
 800341c:	46a2      	mov	sl, r4
 800341e:	eb19 090b 	adds.w	r9, r9, fp
 8003422:	eb4a 0a0c 	adc.w	sl, sl, ip
 8003426:	f04f 0100 	mov.w	r1, #0
 800342a:	f04f 0200 	mov.w	r2, #0
 800342e:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8003432:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8003436:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 800343a:	4689      	mov	r9, r1
 800343c:	4692      	mov	sl, r2
 800343e:	eb1b 0509 	adds.w	r5, fp, r9
 8003442:	eb4c 060a 	adc.w	r6, ip, sl
 8003446:	687b      	ldr	r3, [r7, #4]
 8003448:	685b      	ldr	r3, [r3, #4]
 800344a:	4619      	mov	r1, r3
 800344c:	f04f 0200 	mov.w	r2, #0
 8003450:	f04f 0300 	mov.w	r3, #0
 8003454:	f04f 0400 	mov.w	r4, #0
 8003458:	0094      	lsls	r4, r2, #2
 800345a:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 800345e:	008b      	lsls	r3, r1, #2
 8003460:	461a      	mov	r2, r3
 8003462:	4623      	mov	r3, r4
 8003464:	4628      	mov	r0, r5
 8003466:	4631      	mov	r1, r6
 8003468:	f7fc ff12 	bl	8000290 <__aeabi_uldivmod>
 800346c:	4603      	mov	r3, r0
 800346e:	460c      	mov	r4, r1
 8003470:	461a      	mov	r2, r3
 8003472:	4b32      	ldr	r3, [pc, #200]	; (800353c <UART_SetConfig+0x6f4>)
 8003474:	fba3 1302 	umull	r1, r3, r3, r2
 8003478:	095b      	lsrs	r3, r3, #5
 800347a:	2164      	movs	r1, #100	; 0x64
 800347c:	fb01 f303 	mul.w	r3, r1, r3
 8003480:	1ad3      	subs	r3, r2, r3
 8003482:	011b      	lsls	r3, r3, #4
 8003484:	3332      	adds	r3, #50	; 0x32
 8003486:	4a2d      	ldr	r2, [pc, #180]	; (800353c <UART_SetConfig+0x6f4>)
 8003488:	fba2 2303 	umull	r2, r3, r2, r3
 800348c:	095b      	lsrs	r3, r3, #5
 800348e:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8003492:	4498      	add	r8, r3
 8003494:	68bb      	ldr	r3, [r7, #8]
 8003496:	469b      	mov	fp, r3
 8003498:	f04f 0c00 	mov.w	ip, #0
 800349c:	46d9      	mov	r9, fp
 800349e:	46e2      	mov	sl, ip
 80034a0:	eb19 0309 	adds.w	r3, r9, r9
 80034a4:	eb4a 040a 	adc.w	r4, sl, sl
 80034a8:	4699      	mov	r9, r3
 80034aa:	46a2      	mov	sl, r4
 80034ac:	eb19 090b 	adds.w	r9, r9, fp
 80034b0:	eb4a 0a0c 	adc.w	sl, sl, ip
 80034b4:	f04f 0100 	mov.w	r1, #0
 80034b8:	f04f 0200 	mov.w	r2, #0
 80034bc:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 80034c0:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 80034c4:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 80034c8:	4689      	mov	r9, r1
 80034ca:	4692      	mov	sl, r2
 80034cc:	eb1b 0509 	adds.w	r5, fp, r9
 80034d0:	eb4c 060a 	adc.w	r6, ip, sl
 80034d4:	687b      	ldr	r3, [r7, #4]
 80034d6:	685b      	ldr	r3, [r3, #4]
 80034d8:	4619      	mov	r1, r3
 80034da:	f04f 0200 	mov.w	r2, #0
 80034de:	f04f 0300 	mov.w	r3, #0
 80034e2:	f04f 0400 	mov.w	r4, #0
 80034e6:	0094      	lsls	r4, r2, #2
 80034e8:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 80034ec:	008b      	lsls	r3, r1, #2
 80034ee:	461a      	mov	r2, r3
 80034f0:	4623      	mov	r3, r4
 80034f2:	4628      	mov	r0, r5
 80034f4:	4631      	mov	r1, r6
 80034f6:	f7fc fecb 	bl	8000290 <__aeabi_uldivmod>
 80034fa:	4603      	mov	r3, r0
 80034fc:	460c      	mov	r4, r1
 80034fe:	461a      	mov	r2, r3
 8003500:	4b0e      	ldr	r3, [pc, #56]	; (800353c <UART_SetConfig+0x6f4>)
 8003502:	fba3 1302 	umull	r1, r3, r3, r2
 8003506:	095b      	lsrs	r3, r3, #5
 8003508:	2164      	movs	r1, #100	; 0x64
 800350a:	fb01 f303 	mul.w	r3, r1, r3
 800350e:	1ad3      	subs	r3, r2, r3
 8003510:	011b      	lsls	r3, r3, #4
 8003512:	3332      	adds	r3, #50	; 0x32
 8003514:	4a09      	ldr	r2, [pc, #36]	; (800353c <UART_SetConfig+0x6f4>)
 8003516:	fba2 2303 	umull	r2, r3, r2, r3
 800351a:	095b      	lsrs	r3, r3, #5
 800351c:	f003 020f 	and.w	r2, r3, #15
 8003520:	687b      	ldr	r3, [r7, #4]
 8003522:	681b      	ldr	r3, [r3, #0]
 8003524:	4442      	add	r2, r8
 8003526:	609a      	str	r2, [r3, #8]
}
 8003528:	e7ff      	b.n	800352a <UART_SetConfig+0x6e2>
 800352a:	bf00      	nop
 800352c:	3714      	adds	r7, #20
 800352e:	46bd      	mov	sp, r7
 8003530:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8003534:	40011000 	.word	0x40011000
 8003538:	40011400 	.word	0x40011400
 800353c:	51eb851f 	.word	0x51eb851f

08003540 <_write>:

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */

int _write(int file, char *ptr, int len)
{
 8003540:	b580      	push	{r7, lr}
 8003542:	b084      	sub	sp, #16
 8003544:	af00      	add	r7, sp, #0
 8003546:	60f8      	str	r0, [r7, #12]
 8003548:	60b9      	str	r1, [r7, #8]
 800354a:	607a      	str	r2, [r7, #4]
    HAL_UART_Transmit(&huart2, (uint8_t*)ptr, len, HAL_MAX_DELAY);
 800354c:	687b      	ldr	r3, [r7, #4]
 800354e:	b29a      	uxth	r2, r3
 8003550:	f04f 33ff 	mov.w	r3, #4294967295
 8003554:	68b9      	ldr	r1, [r7, #8]
 8003556:	4804      	ldr	r0, [pc, #16]	; (8003568 <_write+0x28>)
 8003558:	f7ff f953 	bl	8002802 <HAL_UART_Transmit>
    return len;
 800355c:	687b      	ldr	r3, [r7, #4]
}
 800355e:	4618      	mov	r0, r3
 8003560:	3710      	adds	r7, #16
 8003562:	46bd      	mov	sp, r7
 8003564:	bd80      	pop	{r7, pc}
 8003566:	bf00      	nop
 8003568:	200001a4 	.word	0x200001a4

0800356c <delay_us>:
void delay_ms(uint32_t ms) {
    HAL_Delay(ms);
}

void delay_us(uint32_t us)
{
 800356c:	b480      	push	{r7}
 800356e:	b083      	sub	sp, #12
 8003570:	af00      	add	r7, sp, #0
 8003572:	6078      	str	r0, [r7, #4]
    __HAL_TIM_SET_COUNTER(&htim2, 0);
 8003574:	4b08      	ldr	r3, [pc, #32]	; (8003598 <delay_us+0x2c>)
 8003576:	681b      	ldr	r3, [r3, #0]
 8003578:	2200      	movs	r2, #0
 800357a:	625a      	str	r2, [r3, #36]	; 0x24
    while (__HAL_TIM_GET_COUNTER(&htim2) < us);
 800357c:	bf00      	nop
 800357e:	4b06      	ldr	r3, [pc, #24]	; (8003598 <delay_us+0x2c>)
 8003580:	681b      	ldr	r3, [r3, #0]
 8003582:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003584:	687a      	ldr	r2, [r7, #4]
 8003586:	429a      	cmp	r2, r3
 8003588:	d8f9      	bhi.n	800357e <delay_us+0x12>
}
 800358a:	bf00      	nop
 800358c:	370c      	adds	r7, #12
 800358e:	46bd      	mov	sp, r7
 8003590:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003594:	4770      	bx	lr
 8003596:	bf00      	nop
 8003598:	20000164 	.word	0x20000164

0800359c <DHT11_SetPinOutput>:

void DHT11_SetPinOutput(void)
{
 800359c:	b580      	push	{r7, lr}
 800359e:	b086      	sub	sp, #24
 80035a0:	af00      	add	r7, sp, #0
    GPIO_InitTypeDef GPIO_InitStruct = {0};
 80035a2:	1d3b      	adds	r3, r7, #4
 80035a4:	2200      	movs	r2, #0
 80035a6:	601a      	str	r2, [r3, #0]
 80035a8:	605a      	str	r2, [r3, #4]
 80035aa:	609a      	str	r2, [r3, #8]
 80035ac:	60da      	str	r2, [r3, #12]
 80035ae:	611a      	str	r2, [r3, #16]
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 80035b0:	2301      	movs	r3, #1
 80035b2:	607b      	str	r3, [r7, #4]
    GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80035b4:	2301      	movs	r3, #1
 80035b6:	60bb      	str	r3, [r7, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80035b8:	2300      	movs	r3, #0
 80035ba:	613b      	str	r3, [r7, #16]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80035bc:	1d3b      	adds	r3, r7, #4
 80035be:	4619      	mov	r1, r3
 80035c0:	4803      	ldr	r0, [pc, #12]	; (80035d0 <DHT11_SetPinOutput+0x34>)
 80035c2:	f7fd fd57 	bl	8001074 <HAL_GPIO_Init>
}
 80035c6:	bf00      	nop
 80035c8:	3718      	adds	r7, #24
 80035ca:	46bd      	mov	sp, r7
 80035cc:	bd80      	pop	{r7, pc}
 80035ce:	bf00      	nop
 80035d0:	40020400 	.word	0x40020400

080035d4 <DHT11_SetPinInput>:

void DHT11_SetPinInput(void)
{
 80035d4:	b580      	push	{r7, lr}
 80035d6:	b086      	sub	sp, #24
 80035d8:	af00      	add	r7, sp, #0
    GPIO_InitTypeDef GPIO_InitStruct = {0};
 80035da:	1d3b      	adds	r3, r7, #4
 80035dc:	2200      	movs	r2, #0
 80035de:	601a      	str	r2, [r3, #0]
 80035e0:	605a      	str	r2, [r3, #4]
 80035e2:	609a      	str	r2, [r3, #8]
 80035e4:	60da      	str	r2, [r3, #12]
 80035e6:	611a      	str	r2, [r3, #16]
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 80035e8:	2301      	movs	r3, #1
 80035ea:	607b      	str	r3, [r7, #4]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80035ec:	2300      	movs	r3, #0
 80035ee:	60bb      	str	r3, [r7, #8]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80035f0:	2300      	movs	r3, #0
 80035f2:	60fb      	str	r3, [r7, #12]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80035f4:	1d3b      	adds	r3, r7, #4
 80035f6:	4619      	mov	r1, r3
 80035f8:	4803      	ldr	r0, [pc, #12]	; (8003608 <DHT11_SetPinInput+0x34>)
 80035fa:	f7fd fd3b 	bl	8001074 <HAL_GPIO_Init>
}
 80035fe:	bf00      	nop
 8003600:	3718      	adds	r7, #24
 8003602:	46bd      	mov	sp, r7
 8003604:	bd80      	pop	{r7, pc}
 8003606:	bf00      	nop
 8003608:	40020400 	.word	0x40020400

0800360c <DHT11_Start>:

void DHT11_Start(void)
{
 800360c:	b580      	push	{r7, lr}
 800360e:	af00      	add	r7, sp, #0
	printf("DHT11_Start(): set as OUTPUT, drive LOW (start signal)\r\n");
 8003610:	480d      	ldr	r0, [pc, #52]	; (8003648 <DHT11_Start+0x3c>)
 8003612:	f001 f8c7 	bl	80047a4 <puts>
    DHT11_SetPinOutput();
 8003616:	f7ff ffc1 	bl	800359c <DHT11_SetPinOutput>
    HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0, GPIO_PIN_RESET);
 800361a:	2200      	movs	r2, #0
 800361c:	2101      	movs	r1, #1
 800361e:	480b      	ldr	r0, [pc, #44]	; (800364c <DHT11_Start+0x40>)
 8003620:	f7fd fec2 	bl	80013a8 <HAL_GPIO_WritePin>
    HAL_Delay(20);
 8003624:	2014      	movs	r0, #20
 8003626:	f7fd f825 	bl	8000674 <HAL_Delay>

    printf("DHT11_Start(): release line (HIGH) and switch to INPUT\r\n");
 800362a:	4809      	ldr	r0, [pc, #36]	; (8003650 <DHT11_Start+0x44>)
 800362c:	f001 f8ba 	bl	80047a4 <puts>
    HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0, GPIO_PIN_SET);
 8003630:	2201      	movs	r2, #1
 8003632:	2101      	movs	r1, #1
 8003634:	4805      	ldr	r0, [pc, #20]	; (800364c <DHT11_Start+0x40>)
 8003636:	f7fd feb7 	bl	80013a8 <HAL_GPIO_WritePin>
    delay_us(30);
 800363a:	201e      	movs	r0, #30
 800363c:	f7ff ff96 	bl	800356c <delay_us>

    DHT11_SetPinInput();
 8003640:	f7ff ffc8 	bl	80035d4 <DHT11_SetPinInput>
}
 8003644:	bf00      	nop
 8003646:	bd80      	pop	{r7, pc}
 8003648:	080058ec 	.word	0x080058ec
 800364c:	40020400 	.word	0x40020400
 8003650:	08005924 	.word	0x08005924

08003654 <DHT11_WaitForPin>:

uint8_t DHT11_WaitForPin(GPIO_PinState state, uint32_t timeout_us)
{
 8003654:	b580      	push	{r7, lr}
 8003656:	b082      	sub	sp, #8
 8003658:	af00      	add	r7, sp, #0
 800365a:	4603      	mov	r3, r0
 800365c:	6039      	str	r1, [r7, #0]
 800365e:	71fb      	strb	r3, [r7, #7]
    __HAL_TIM_SET_COUNTER(&htim2, 0);  // Always reset the timer
 8003660:	4b0d      	ldr	r3, [pc, #52]	; (8003698 <DHT11_WaitForPin+0x44>)
 8003662:	681b      	ldr	r3, [r3, #0]
 8003664:	2200      	movs	r2, #0
 8003666:	625a      	str	r2, [r3, #36]	; 0x24
    while (HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_0) != state)
 8003668:	e007      	b.n	800367a <DHT11_WaitForPin+0x26>
    {
        if (__HAL_TIM_GET_COUNTER(&htim2) > timeout_us)
 800366a:	4b0b      	ldr	r3, [pc, #44]	; (8003698 <DHT11_WaitForPin+0x44>)
 800366c:	681b      	ldr	r3, [r3, #0]
 800366e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003670:	683a      	ldr	r2, [r7, #0]
 8003672:	429a      	cmp	r2, r3
 8003674:	d201      	bcs.n	800367a <DHT11_WaitForPin+0x26>
            return 0;
 8003676:	2300      	movs	r3, #0
 8003678:	e009      	b.n	800368e <DHT11_WaitForPin+0x3a>
    while (HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_0) != state)
 800367a:	2101      	movs	r1, #1
 800367c:	4807      	ldr	r0, [pc, #28]	; (800369c <DHT11_WaitForPin+0x48>)
 800367e:	f7fd fe7b 	bl	8001378 <HAL_GPIO_ReadPin>
 8003682:	4603      	mov	r3, r0
 8003684:	461a      	mov	r2, r3
 8003686:	79fb      	ldrb	r3, [r7, #7]
 8003688:	4293      	cmp	r3, r2
 800368a:	d1ee      	bne.n	800366a <DHT11_WaitForPin+0x16>
    }
    return 1;
 800368c:	2301      	movs	r3, #1
}
 800368e:	4618      	mov	r0, r3
 8003690:	3708      	adds	r7, #8
 8003692:	46bd      	mov	sp, r7
 8003694:	bd80      	pop	{r7, pc}
 8003696:	bf00      	nop
 8003698:	20000164 	.word	0x20000164
 800369c:	40020400 	.word	0x40020400

080036a0 <DHT11_ReadBit>:

uint8_t DHT11_ReadBit(void)
{
 80036a0:	b580      	push	{r7, lr}
 80036a2:	b082      	sub	sp, #8
 80036a4:	af00      	add	r7, sp, #0
    if (!DHT11_WaitForPin(GPIO_PIN_RESET, 100))
 80036a6:	2164      	movs	r1, #100	; 0x64
 80036a8:	2000      	movs	r0, #0
 80036aa:	f7ff ffd3 	bl	8003654 <DHT11_WaitForPin>
 80036ae:	4603      	mov	r3, r0
 80036b0:	2b00      	cmp	r3, #0
 80036b2:	d101      	bne.n	80036b8 <DHT11_ReadBit+0x18>
        return 0;
 80036b4:	2300      	movs	r3, #0
 80036b6:	e01b      	b.n	80036f0 <DHT11_ReadBit+0x50>

    if (!DHT11_WaitForPin(GPIO_PIN_SET, 100))
 80036b8:	2164      	movs	r1, #100	; 0x64
 80036ba:	2001      	movs	r0, #1
 80036bc:	f7ff ffca 	bl	8003654 <DHT11_WaitForPin>
 80036c0:	4603      	mov	r3, r0
 80036c2:	2b00      	cmp	r3, #0
 80036c4:	d101      	bne.n	80036ca <DHT11_ReadBit+0x2a>
        return 0;
 80036c6:	2300      	movs	r3, #0
 80036c8:	e012      	b.n	80036f0 <DHT11_ReadBit+0x50>

    delay_us(40);
 80036ca:	2028      	movs	r0, #40	; 0x28
 80036cc:	f7ff ff4e 	bl	800356c <delay_us>

    uint8_t bit = (HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_0) == GPIO_PIN_SET) ? 1 : 0;
 80036d0:	2101      	movs	r1, #1
 80036d2:	4809      	ldr	r0, [pc, #36]	; (80036f8 <DHT11_ReadBit+0x58>)
 80036d4:	f7fd fe50 	bl	8001378 <HAL_GPIO_ReadPin>
 80036d8:	4603      	mov	r3, r0
 80036da:	2b01      	cmp	r3, #1
 80036dc:	bf0c      	ite	eq
 80036de:	2301      	moveq	r3, #1
 80036e0:	2300      	movne	r3, #0
 80036e2:	b2db      	uxtb	r3, r3
 80036e4:	71fb      	strb	r3, [r7, #7]

    DHT11_WaitForPin(GPIO_PIN_RESET, 100);
 80036e6:	2164      	movs	r1, #100	; 0x64
 80036e8:	2000      	movs	r0, #0
 80036ea:	f7ff ffb3 	bl	8003654 <DHT11_WaitForPin>

    return bit;
 80036ee:	79fb      	ldrb	r3, [r7, #7]
}
 80036f0:	4618      	mov	r0, r3
 80036f2:	3708      	adds	r7, #8
 80036f4:	46bd      	mov	sp, r7
 80036f6:	bd80      	pop	{r7, pc}
 80036f8:	40020400 	.word	0x40020400

080036fc <DHT11_ReadByte>:

uint8_t DHT11_ReadByte(void)
{
 80036fc:	b580      	push	{r7, lr}
 80036fe:	b082      	sub	sp, #8
 8003700:	af00      	add	r7, sp, #0
    uint8_t value = 0;
 8003702:	2300      	movs	r3, #0
 8003704:	71fb      	strb	r3, [r7, #7]
    for (int i = 0; i < 8; i++)
 8003706:	2300      	movs	r3, #0
 8003708:	603b      	str	r3, [r7, #0]
 800370a:	e00c      	b.n	8003726 <DHT11_ReadByte+0x2a>
    {
        value <<= 1;
 800370c:	79fb      	ldrb	r3, [r7, #7]
 800370e:	005b      	lsls	r3, r3, #1
 8003710:	71fb      	strb	r3, [r7, #7]
        value |= DHT11_ReadBit();
 8003712:	f7ff ffc5 	bl	80036a0 <DHT11_ReadBit>
 8003716:	4603      	mov	r3, r0
 8003718:	461a      	mov	r2, r3
 800371a:	79fb      	ldrb	r3, [r7, #7]
 800371c:	4313      	orrs	r3, r2
 800371e:	71fb      	strb	r3, [r7, #7]
    for (int i = 0; i < 8; i++)
 8003720:	683b      	ldr	r3, [r7, #0]
 8003722:	3301      	adds	r3, #1
 8003724:	603b      	str	r3, [r7, #0]
 8003726:	683b      	ldr	r3, [r7, #0]
 8003728:	2b07      	cmp	r3, #7
 800372a:	ddef      	ble.n	800370c <DHT11_ReadByte+0x10>
    }
    return value;
 800372c:	79fb      	ldrb	r3, [r7, #7]
}
 800372e:	4618      	mov	r0, r3
 8003730:	3708      	adds	r7, #8
 8003732:	46bd      	mov	sp, r7
 8003734:	bd80      	pop	{r7, pc}

08003736 <DHT11_ReadData>:

uint8_t DHT11_ReadData(uint8_t *temp, uint8_t *humi)
{
 8003736:	b580      	push	{r7, lr}
 8003738:	b086      	sub	sp, #24
 800373a:	af00      	add	r7, sp, #0
 800373c:	6078      	str	r0, [r7, #4]
 800373e:	6039      	str	r1, [r7, #0]
    uint8_t data[5];

    DHT11_Start();
 8003740:	f7ff ff64 	bl	800360c <DHT11_Start>

    if (!DHT11_WaitForPin(GPIO_PIN_RESET, 100))
 8003744:	2164      	movs	r1, #100	; 0x64
 8003746:	2000      	movs	r0, #0
 8003748:	f7ff ff84 	bl	8003654 <DHT11_WaitForPin>
 800374c:	4603      	mov	r3, r0
 800374e:	2b00      	cmp	r3, #0
 8003750:	d101      	bne.n	8003756 <DHT11_ReadData+0x20>
        return 0;
 8003752:	2300      	movs	r3, #0
 8003754:	e03a      	b.n	80037cc <DHT11_ReadData+0x96>

    if (!DHT11_WaitForPin(GPIO_PIN_SET, 100))
 8003756:	2164      	movs	r1, #100	; 0x64
 8003758:	2001      	movs	r0, #1
 800375a:	f7ff ff7b 	bl	8003654 <DHT11_WaitForPin>
 800375e:	4603      	mov	r3, r0
 8003760:	2b00      	cmp	r3, #0
 8003762:	d101      	bne.n	8003768 <DHT11_ReadData+0x32>
        return 0;
 8003764:	2300      	movs	r3, #0
 8003766:	e031      	b.n	80037cc <DHT11_ReadData+0x96>

    if (!DHT11_WaitForPin(GPIO_PIN_RESET, 100))
 8003768:	2164      	movs	r1, #100	; 0x64
 800376a:	2000      	movs	r0, #0
 800376c:	f7ff ff72 	bl	8003654 <DHT11_WaitForPin>
 8003770:	4603      	mov	r3, r0
 8003772:	2b00      	cmp	r3, #0
 8003774:	d101      	bne.n	800377a <DHT11_ReadData+0x44>
        return 0;
 8003776:	2300      	movs	r3, #0
 8003778:	e028      	b.n	80037cc <DHT11_ReadData+0x96>

    for (int i = 0; i < 5; i++)
 800377a:	2300      	movs	r3, #0
 800377c:	617b      	str	r3, [r7, #20]
 800377e:	e00c      	b.n	800379a <DHT11_ReadData+0x64>
    {
        data[i] = DHT11_ReadByte();
 8003780:	f7ff ffbc 	bl	80036fc <DHT11_ReadByte>
 8003784:	4603      	mov	r3, r0
 8003786:	4619      	mov	r1, r3
 8003788:	f107 020c 	add.w	r2, r7, #12
 800378c:	697b      	ldr	r3, [r7, #20]
 800378e:	4413      	add	r3, r2
 8003790:	460a      	mov	r2, r1
 8003792:	701a      	strb	r2, [r3, #0]
    for (int i = 0; i < 5; i++)
 8003794:	697b      	ldr	r3, [r7, #20]
 8003796:	3301      	adds	r3, #1
 8003798:	617b      	str	r3, [r7, #20]
 800379a:	697b      	ldr	r3, [r7, #20]
 800379c:	2b04      	cmp	r3, #4
 800379e:	ddef      	ble.n	8003780 <DHT11_ReadData+0x4a>
    }

    if (data[4] == ((data[0] + data[1] + data[2] + data[3]) & 0xFF))
 80037a0:	7c3b      	ldrb	r3, [r7, #16]
 80037a2:	461a      	mov	r2, r3
 80037a4:	7b3b      	ldrb	r3, [r7, #12]
 80037a6:	4619      	mov	r1, r3
 80037a8:	7b7b      	ldrb	r3, [r7, #13]
 80037aa:	440b      	add	r3, r1
 80037ac:	7bb9      	ldrb	r1, [r7, #14]
 80037ae:	440b      	add	r3, r1
 80037b0:	7bf9      	ldrb	r1, [r7, #15]
 80037b2:	440b      	add	r3, r1
 80037b4:	b2db      	uxtb	r3, r3
 80037b6:	429a      	cmp	r2, r3
 80037b8:	d107      	bne.n	80037ca <DHT11_ReadData+0x94>
    {
        *humi = data[0];
 80037ba:	7b3a      	ldrb	r2, [r7, #12]
 80037bc:	683b      	ldr	r3, [r7, #0]
 80037be:	701a      	strb	r2, [r3, #0]
        *temp = data[2];
 80037c0:	7bba      	ldrb	r2, [r7, #14]
 80037c2:	687b      	ldr	r3, [r7, #4]
 80037c4:	701a      	strb	r2, [r3, #0]
        return 1;
 80037c6:	2301      	movs	r3, #1
 80037c8:	e000      	b.n	80037cc <DHT11_ReadData+0x96>
    }

    return 0;
 80037ca:	2300      	movs	r3, #0
}
 80037cc:	4618      	mov	r0, r3
 80037ce:	3718      	adds	r7, #24
 80037d0:	46bd      	mov	sp, r7
 80037d2:	bd80      	pop	{r7, pc}

080037d4 <calculateHeatIndex>:
#define HEAT_INDEX_CAUTION     27.0f
#define HEAT_INDEX_DANGER      32.0f
#define HEAT_INDEX_EXTREME     41.0f
#define LIGHT_DARK_THRESHOLD   2000

float calculateHeatIndex(float tempC, float humidity) {
 80037d4:	b480      	push	{r7}
 80037d6:	b08f      	sub	sp, #60	; 0x3c
 80037d8:	af00      	add	r7, sp, #0
 80037da:	ed87 0a01 	vstr	s0, [r7, #4]
 80037de:	edc7 0a00 	vstr	s1, [r7]
    if (tempC < 27.0f) {
 80037e2:	edd7 7a01 	vldr	s15, [r7, #4]
 80037e6:	eeb3 7a0b 	vmov.f32	s14, #59	; 0x41d80000  27.0
 80037ea:	eef4 7ac7 	vcmpe.f32	s15, s14
 80037ee:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80037f2:	d501      	bpl.n	80037f8 <calculateHeatIndex+0x24>
        return tempC;
 80037f4:	687b      	ldr	r3, [r7, #4]
 80037f6:	e082      	b.n	80038fe <calculateHeatIndex+0x12a>
    }

    // T = Temperature (Celsius)
    // RH = Relative Humidity (%)
    float T = tempC;
 80037f8:	687b      	ldr	r3, [r7, #4]
 80037fa:	637b      	str	r3, [r7, #52]	; 0x34
    float RH = humidity;
 80037fc:	683b      	ldr	r3, [r7, #0]
 80037fe:	633b      	str	r3, [r7, #48]	; 0x30

    // Rothfusz Regression
    float c1 = -8.78469475556;
 8003800:	4b43      	ldr	r3, [pc, #268]	; (8003910 <calculateHeatIndex+0x13c>)
 8003802:	62fb      	str	r3, [r7, #44]	; 0x2c
    float c2 = 1.61139411;
 8003804:	4b43      	ldr	r3, [pc, #268]	; (8003914 <calculateHeatIndex+0x140>)
 8003806:	62bb      	str	r3, [r7, #40]	; 0x28
    float c3 = 2.33854883889;
 8003808:	4b43      	ldr	r3, [pc, #268]	; (8003918 <calculateHeatIndex+0x144>)
 800380a:	627b      	str	r3, [r7, #36]	; 0x24
    float c4 = -0.14611605;
 800380c:	4b43      	ldr	r3, [pc, #268]	; (800391c <calculateHeatIndex+0x148>)
 800380e:	623b      	str	r3, [r7, #32]
    float c5 = -0.012308094;
 8003810:	4b43      	ldr	r3, [pc, #268]	; (8003920 <calculateHeatIndex+0x14c>)
 8003812:	61fb      	str	r3, [r7, #28]
    float c6 = -0.0164248277778;
 8003814:	4b43      	ldr	r3, [pc, #268]	; (8003924 <calculateHeatIndex+0x150>)
 8003816:	61bb      	str	r3, [r7, #24]
    float c7 = 0.002211732;
 8003818:	4b43      	ldr	r3, [pc, #268]	; (8003928 <calculateHeatIndex+0x154>)
 800381a:	617b      	str	r3, [r7, #20]
    float c8 = 0.00072546;
 800381c:	4b43      	ldr	r3, [pc, #268]	; (800392c <calculateHeatIndex+0x158>)
 800381e:	613b      	str	r3, [r7, #16]
    float c9 = -0.000003582;
 8003820:	4b43      	ldr	r3, [pc, #268]	; (8003930 <calculateHeatIndex+0x15c>)
 8003822:	60fb      	str	r3, [r7, #12]

    float HI = c1 + (c2 * T) + (c3 * RH) + (c4 * T * RH) +
 8003824:	ed97 7a0a 	vldr	s14, [r7, #40]	; 0x28
 8003828:	edd7 7a0d 	vldr	s15, [r7, #52]	; 0x34
 800382c:	ee27 7a27 	vmul.f32	s14, s14, s15
 8003830:	edd7 7a0b 	vldr	s15, [r7, #44]	; 0x2c
 8003834:	ee37 7a27 	vadd.f32	s14, s14, s15
 8003838:	edd7 6a09 	vldr	s13, [r7, #36]	; 0x24
 800383c:	edd7 7a0c 	vldr	s15, [r7, #48]	; 0x30
 8003840:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8003844:	ee37 7a27 	vadd.f32	s14, s14, s15
 8003848:	edd7 6a08 	vldr	s13, [r7, #32]
 800384c:	edd7 7a0d 	vldr	s15, [r7, #52]	; 0x34
 8003850:	ee66 6aa7 	vmul.f32	s13, s13, s15
 8003854:	edd7 7a0c 	vldr	s15, [r7, #48]	; 0x30
 8003858:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800385c:	ee37 7a27 	vadd.f32	s14, s14, s15
               (c5 * T * T) + (c6 * RH * RH) +
 8003860:	edd7 6a07 	vldr	s13, [r7, #28]
 8003864:	edd7 7a0d 	vldr	s15, [r7, #52]	; 0x34
 8003868:	ee66 6aa7 	vmul.f32	s13, s13, s15
 800386c:	edd7 7a0d 	vldr	s15, [r7, #52]	; 0x34
 8003870:	ee66 7aa7 	vmul.f32	s15, s13, s15
    float HI = c1 + (c2 * T) + (c3 * RH) + (c4 * T * RH) +
 8003874:	ee37 7a27 	vadd.f32	s14, s14, s15
               (c5 * T * T) + (c6 * RH * RH) +
 8003878:	edd7 6a06 	vldr	s13, [r7, #24]
 800387c:	edd7 7a0c 	vldr	s15, [r7, #48]	; 0x30
 8003880:	ee66 6aa7 	vmul.f32	s13, s13, s15
 8003884:	edd7 7a0c 	vldr	s15, [r7, #48]	; 0x30
 8003888:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800388c:	ee37 7a27 	vadd.f32	s14, s14, s15
               (c7 * T * T * RH) + (c8 * T * RH * RH) +
 8003890:	edd7 6a05 	vldr	s13, [r7, #20]
 8003894:	edd7 7a0d 	vldr	s15, [r7, #52]	; 0x34
 8003898:	ee66 6aa7 	vmul.f32	s13, s13, s15
 800389c:	edd7 7a0d 	vldr	s15, [r7, #52]	; 0x34
 80038a0:	ee66 6aa7 	vmul.f32	s13, s13, s15
 80038a4:	edd7 7a0c 	vldr	s15, [r7, #48]	; 0x30
 80038a8:	ee66 7aa7 	vmul.f32	s15, s13, s15
               (c5 * T * T) + (c6 * RH * RH) +
 80038ac:	ee37 7a27 	vadd.f32	s14, s14, s15
               (c7 * T * T * RH) + (c8 * T * RH * RH) +
 80038b0:	edd7 6a04 	vldr	s13, [r7, #16]
 80038b4:	edd7 7a0d 	vldr	s15, [r7, #52]	; 0x34
 80038b8:	ee66 6aa7 	vmul.f32	s13, s13, s15
 80038bc:	edd7 7a0c 	vldr	s15, [r7, #48]	; 0x30
 80038c0:	ee66 6aa7 	vmul.f32	s13, s13, s15
 80038c4:	edd7 7a0c 	vldr	s15, [r7, #48]	; 0x30
 80038c8:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80038cc:	ee37 7a27 	vadd.f32	s14, s14, s15
               (c9 * T * T * RH * RH);
 80038d0:	edd7 6a03 	vldr	s13, [r7, #12]
 80038d4:	edd7 7a0d 	vldr	s15, [r7, #52]	; 0x34
 80038d8:	ee66 6aa7 	vmul.f32	s13, s13, s15
 80038dc:	edd7 7a0d 	vldr	s15, [r7, #52]	; 0x34
 80038e0:	ee66 6aa7 	vmul.f32	s13, s13, s15
 80038e4:	edd7 7a0c 	vldr	s15, [r7, #48]	; 0x30
 80038e8:	ee66 6aa7 	vmul.f32	s13, s13, s15
 80038ec:	edd7 7a0c 	vldr	s15, [r7, #48]	; 0x30
 80038f0:	ee66 7aa7 	vmul.f32	s15, s13, s15
    float HI = c1 + (c2 * T) + (c3 * RH) + (c4 * T * RH) +
 80038f4:	ee77 7a27 	vadd.f32	s15, s14, s15
 80038f8:	edc7 7a02 	vstr	s15, [r7, #8]

    return HI;
 80038fc:	68bb      	ldr	r3, [r7, #8]
 80038fe:	ee07 3a90 	vmov	s15, r3
}
 8003902:	eeb0 0a67 	vmov.f32	s0, s15
 8003906:	373c      	adds	r7, #60	; 0x3c
 8003908:	46bd      	mov	sp, r7
 800390a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800390e:	4770      	bx	lr
 8003910:	c10c8e1c 	.word	0xc10c8e1c
 8003914:	3fce422a 	.word	0x3fce422a
 8003918:	4015aac9 	.word	0x4015aac9
 800391c:	be159f72 	.word	0xbe159f72
 8003920:	bc49a7e3 	.word	0xbc49a7e3
 8003924:	bc868d5c 	.word	0xbc868d5c
 8003928:	3b10f2b5 	.word	0x3b10f2b5
 800392c:	3a3e2ccc 	.word	0x3a3e2ccc
 8003930:	b670624b 	.word	0xb670624b

08003934 <isBadAir>:

int isBadAir(float temp, float humi, int light) {
 8003934:	b580      	push	{r7, lr}
 8003936:	b086      	sub	sp, #24
 8003938:	af00      	add	r7, sp, #0
 800393a:	ed87 0a03 	vstr	s0, [r7, #12]
 800393e:	edc7 0a02 	vstr	s1, [r7, #8]
 8003942:	6078      	str	r0, [r7, #4]
    float heatIndex = calculateHeatIndex(temp, humi);
 8003944:	edd7 0a02 	vldr	s1, [r7, #8]
 8003948:	ed97 0a03 	vldr	s0, [r7, #12]
 800394c:	f7ff ff42 	bl	80037d4 <calculateHeatIndex>
 8003950:	ed87 0a05 	vstr	s0, [r7, #20]
    if (heatIndex >= HEAT_INDEX_DANGER) {
 8003954:	edd7 7a05 	vldr	s15, [r7, #20]
 8003958:	ed9f 7a06 	vldr	s14, [pc, #24]	; 8003974 <isBadAir+0x40>
 800395c:	eef4 7ac7 	vcmpe.f32	s15, s14
 8003960:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003964:	db01      	blt.n	800396a <isBadAir+0x36>
        return 1;  // Bad Air
 8003966:	2301      	movs	r3, #1
 8003968:	e000      	b.n	800396c <isBadAir+0x38>
    }
    return 0;
 800396a:	2300      	movs	r3, #0
}
 800396c:	4618      	mov	r0, r3
 800396e:	3718      	adds	r7, #24
 8003970:	46bd      	mov	sp, r7
 8003972:	bd80      	pop	{r7, pc}
 8003974:	42000000 	.word	0x42000000

08003978 <isTooDark>:

int isTooDark(int light) {
 8003978:	b480      	push	{r7}
 800397a:	b083      	sub	sp, #12
 800397c:	af00      	add	r7, sp, #0
 800397e:	6078      	str	r0, [r7, #4]
    if (light <= LIGHT_DARK_THRESHOLD) return 1;
 8003980:	687b      	ldr	r3, [r7, #4]
 8003982:	f5b3 6ffa 	cmp.w	r3, #2000	; 0x7d0
 8003986:	dc01      	bgt.n	800398c <isTooDark+0x14>
 8003988:	2301      	movs	r3, #1
 800398a:	e000      	b.n	800398e <isTooDark+0x16>
    return 0;
 800398c:	2300      	movs	r3, #0
}
 800398e:	4618      	mov	r0, r3
 8003990:	370c      	adds	r7, #12
 8003992:	46bd      	mov	sp, r7
 8003994:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003998:	4770      	bx	lr
	...

0800399c <PWM_Start>:
	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_0, GPIO_PIN_SET);
	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_1, GPIO_PIN_RESET);
}

// PWM Functions
void PWM_Start(void) {
 800399c:	b580      	push	{r7, lr}
 800399e:	af00      	add	r7, sp, #0
    HAL_TIM_PWM_Start(&htim5, TIM_CHANNEL_1);  // Red LED
 80039a0:	2100      	movs	r1, #0
 80039a2:	4804      	ldr	r0, [pc, #16]	; (80039b4 <PWM_Start+0x18>)
 80039a4:	f7fe f9f6 	bl	8001d94 <HAL_TIM_PWM_Start>
    HAL_TIM_PWM_Start(&htim5, TIM_CHANNEL_2);  // Green LED
 80039a8:	2104      	movs	r1, #4
 80039aa:	4802      	ldr	r0, [pc, #8]	; (80039b4 <PWM_Start+0x18>)
 80039ac:	f7fe f9f2 	bl	8001d94 <HAL_TIM_PWM_Start>
}
 80039b0:	bf00      	nop
 80039b2:	bd80      	pop	{r7, pc}
 80039b4:	2000009c 	.word	0x2000009c

080039b8 <PWM_SetRed>:

void PWM_SetRed(uint16_t brightness) {
 80039b8:	b480      	push	{r7}
 80039ba:	b083      	sub	sp, #12
 80039bc:	af00      	add	r7, sp, #0
 80039be:	4603      	mov	r3, r0
 80039c0:	80fb      	strh	r3, [r7, #6]
    __HAL_TIM_SET_COMPARE(&htim5, TIM_CHANNEL_1, brightness);
 80039c2:	4b05      	ldr	r3, [pc, #20]	; (80039d8 <PWM_SetRed+0x20>)
 80039c4:	681b      	ldr	r3, [r3, #0]
 80039c6:	88fa      	ldrh	r2, [r7, #6]
 80039c8:	635a      	str	r2, [r3, #52]	; 0x34
}
 80039ca:	bf00      	nop
 80039cc:	370c      	adds	r7, #12
 80039ce:	46bd      	mov	sp, r7
 80039d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039d4:	4770      	bx	lr
 80039d6:	bf00      	nop
 80039d8:	2000009c 	.word	0x2000009c

080039dc <PWM_SetGreen>:

void PWM_SetGreen(uint16_t brightness) {
 80039dc:	b480      	push	{r7}
 80039de:	b083      	sub	sp, #12
 80039e0:	af00      	add	r7, sp, #0
 80039e2:	4603      	mov	r3, r0
 80039e4:	80fb      	strh	r3, [r7, #6]
    __HAL_TIM_SET_COMPARE(&htim5, TIM_CHANNEL_2, brightness);
 80039e6:	4b05      	ldr	r3, [pc, #20]	; (80039fc <PWM_SetGreen+0x20>)
 80039e8:	681b      	ldr	r3, [r3, #0]
 80039ea:	88fa      	ldrh	r2, [r7, #6]
 80039ec:	639a      	str	r2, [r3, #56]	; 0x38
}
 80039ee:	bf00      	nop
 80039f0:	370c      	adds	r7, #12
 80039f2:	46bd      	mov	sp, r7
 80039f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039f8:	4770      	bx	lr
 80039fa:	bf00      	nop
 80039fc:	2000009c 	.word	0x2000009c

08003a00 <PWM_SetColor>:

void PWM_SetColor(uint16_t red, uint16_t green) {
 8003a00:	b580      	push	{r7, lr}
 8003a02:	b082      	sub	sp, #8
 8003a04:	af00      	add	r7, sp, #0
 8003a06:	4603      	mov	r3, r0
 8003a08:	460a      	mov	r2, r1
 8003a0a:	80fb      	strh	r3, [r7, #6]
 8003a0c:	4613      	mov	r3, r2
 8003a0e:	80bb      	strh	r3, [r7, #4]
    PWM_SetRed(red);
 8003a10:	88fb      	ldrh	r3, [r7, #6]
 8003a12:	4618      	mov	r0, r3
 8003a14:	f7ff ffd0 	bl	80039b8 <PWM_SetRed>
    PWM_SetGreen(green);
 8003a18:	88bb      	ldrh	r3, [r7, #4]
 8003a1a:	4618      	mov	r0, r3
 8003a1c:	f7ff ffde 	bl	80039dc <PWM_SetGreen>
}
 8003a20:	bf00      	nop
 8003a22:	3708      	adds	r7, #8
 8003a24:	46bd      	mov	sp, r7
 8003a26:	bd80      	pop	{r7, pc}

08003a28 <SetLEDByHeatIndex>:

// Set LED by Heat Index (Range-based)
void SetLEDByHeatIndex(float heatIndex) {
 8003a28:	b580      	push	{r7, lr}
 8003a2a:	b082      	sub	sp, #8
 8003a2c:	af00      	add	r7, sp, #0
 8003a2e:	ed87 0a01 	vstr	s0, [r7, #4]
    if (heatIndex < HEAT_INDEX_CAUTION) {
 8003a32:	edd7 7a01 	vldr	s15, [r7, #4]
 8003a36:	eeb3 7a0b 	vmov.f32	s14, #59	; 0x41d80000  27.0
 8003a3a:	eef4 7ac7 	vcmpe.f32	s15, s14
 8003a3e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003a42:	d505      	bpl.n	8003a50 <SetLEDByHeatIndex+0x28>
        PWM_SetColor(0, 999); // < 27C: Green
 8003a44:	f240 31e7 	movw	r1, #999	; 0x3e7
 8003a48:	2000      	movs	r0, #0
 8003a4a:	f7ff ffd9 	bl	8003a00 <PWM_SetColor>
        PWM_SetColor(300, 999); // 32-41C: Orange
    }
    else {
        PWM_SetColor(999, 0); // >= 41C: Red
    }
}
 8003a4e:	e023      	b.n	8003a98 <SetLEDByHeatIndex+0x70>
    else if (heatIndex < HEAT_INDEX_DANGER) {
 8003a50:	edd7 7a01 	vldr	s15, [r7, #4]
 8003a54:	ed9f 7a12 	vldr	s14, [pc, #72]	; 8003aa0 <SetLEDByHeatIndex+0x78>
 8003a58:	eef4 7ac7 	vcmpe.f32	s15, s14
 8003a5c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003a60:	d505      	bpl.n	8003a6e <SetLEDByHeatIndex+0x46>
        PWM_SetColor(35, 999); // 27-32C: Yellow
 8003a62:	f240 31e7 	movw	r1, #999	; 0x3e7
 8003a66:	2023      	movs	r0, #35	; 0x23
 8003a68:	f7ff ffca 	bl	8003a00 <PWM_SetColor>
}
 8003a6c:	e014      	b.n	8003a98 <SetLEDByHeatIndex+0x70>
    else if (heatIndex < HEAT_INDEX_EXTREME) {
 8003a6e:	edd7 7a01 	vldr	s15, [r7, #4]
 8003a72:	ed9f 7a0c 	vldr	s14, [pc, #48]	; 8003aa4 <SetLEDByHeatIndex+0x7c>
 8003a76:	eef4 7ac7 	vcmpe.f32	s15, s14
 8003a7a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003a7e:	d506      	bpl.n	8003a8e <SetLEDByHeatIndex+0x66>
        PWM_SetColor(300, 999); // 32-41C: Orange
 8003a80:	f240 31e7 	movw	r1, #999	; 0x3e7
 8003a84:	f44f 7096 	mov.w	r0, #300	; 0x12c
 8003a88:	f7ff ffba 	bl	8003a00 <PWM_SetColor>
}
 8003a8c:	e004      	b.n	8003a98 <SetLEDByHeatIndex+0x70>
        PWM_SetColor(999, 0); // >= 41C: Red
 8003a8e:	2100      	movs	r1, #0
 8003a90:	f240 30e7 	movw	r0, #999	; 0x3e7
 8003a94:	f7ff ffb4 	bl	8003a00 <PWM_SetColor>
}
 8003a98:	bf00      	nop
 8003a9a:	3708      	adds	r7, #8
 8003a9c:	46bd      	mov	sp, r7
 8003a9e:	bd80      	pop	{r7, pc}
 8003aa0:	42000000 	.word	0x42000000
 8003aa4:	42240000 	.word	0x42240000

08003aa8 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8003aa8:	b580      	push	{r7, lr}
 8003aaa:	b0cc      	sub	sp, #304	; 0x130
 8003aac:	af04      	add	r7, sp, #16
  

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8003aae:	f7fc fd6f 	bl	8000590 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8003ab2:	f000 f929 	bl	8003d08 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8003ab6:	f000 fae7 	bl	8004088 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 8003aba:	f000 fabb 	bl	8004034 <MX_USART2_UART_Init>
  MX_ADC1_Init();
 8003abe:	f000 f98d 	bl	8003ddc <MX_ADC1_Init>
  MX_TIM2_Init();
 8003ac2:	f000 f9dd 	bl	8003e80 <MX_TIM2_Init>
  MX_TIM5_Init();
 8003ac6:	f000 fa27 	bl	8003f18 <MX_TIM5_Init>
  MX_USART1_UART_Init();
 8003aca:	f000 fa89 	bl	8003fe0 <MX_USART1_UART_Init>
  /* USER CODE BEGIN 2 */
	HAL_TIM_Base_Start(&htim2);
 8003ace:	487c      	ldr	r0, [pc, #496]	; (8003cc0 <main+0x218>)
 8003ad0:	f7fe f911 	bl	8001cf6 <HAL_TIM_Base_Start>
	HAL_TIM_Base_Start(&htim5);
 8003ad4:	487b      	ldr	r0, [pc, #492]	; (8003cc4 <main+0x21c>)
 8003ad6:	f7fe f90e 	bl	8001cf6 <HAL_TIM_Base_Start>
	PWM_Start();
 8003ada:	f7ff ff5f 	bl	800399c <PWM_Start>


	/* --- Debug: print clocks and timer prescaler --- */
	printf("\r\n==== SYSTEM INFO ====\r\n");
 8003ade:	487a      	ldr	r0, [pc, #488]	; (8003cc8 <main+0x220>)
 8003ae0:	f000 fe60 	bl	80047a4 <puts>
	printf("SYSCLK = %lu\r\n", HAL_RCC_GetSysClockFreq());
 8003ae4:	f7fd ffd0 	bl	8001a88 <HAL_RCC_GetSysClockFreq>
 8003ae8:	4603      	mov	r3, r0
 8003aea:	4619      	mov	r1, r3
 8003aec:	4877      	ldr	r0, [pc, #476]	; (8003ccc <main+0x224>)
 8003aee:	f000 fde5 	bl	80046bc <iprintf>
	printf("HCLK   = %lu\r\n", HAL_RCC_GetHCLKFreq());
 8003af2:	f7fe f8a1 	bl	8001c38 <HAL_RCC_GetHCLKFreq>
 8003af6:	4603      	mov	r3, r0
 8003af8:	4619      	mov	r1, r3
 8003afa:	4875      	ldr	r0, [pc, #468]	; (8003cd0 <main+0x228>)
 8003afc:	f000 fdde 	bl	80046bc <iprintf>
	printf("PCLK1  = %lu\r\n", HAL_RCC_GetPCLK1Freq());
 8003b00:	f7fe f8a6 	bl	8001c50 <HAL_RCC_GetPCLK1Freq>
 8003b04:	4603      	mov	r3, r0
 8003b06:	4619      	mov	r1, r3
 8003b08:	4872      	ldr	r0, [pc, #456]	; (8003cd4 <main+0x22c>)
 8003b0a:	f000 fdd7 	bl	80046bc <iprintf>
	printf("PCLK2  = %lu\r\n", HAL_RCC_GetPCLK2Freq());
 8003b0e:	f7fe f8b3 	bl	8001c78 <HAL_RCC_GetPCLK2Freq>
 8003b12:	4603      	mov	r3, r0
 8003b14:	4619      	mov	r1, r3
 8003b16:	4870      	ldr	r0, [pc, #448]	; (8003cd8 <main+0x230>)
 8003b18:	f000 fdd0 	bl	80046bc <iprintf>
	printf("TIM2 PSC = %lu\r\n", htim2.Init.Prescaler);
 8003b1c:	4b68      	ldr	r3, [pc, #416]	; (8003cc0 <main+0x218>)
 8003b1e:	685b      	ldr	r3, [r3, #4]
 8003b20:	4619      	mov	r1, r3
 8003b22:	486e      	ldr	r0, [pc, #440]	; (8003cdc <main+0x234>)
 8003b24:	f000 fdca 	bl	80046bc <iprintf>

	/* measure actual delay_us */
	__HAL_TIM_SET_COUNTER(&htim2, 0);
 8003b28:	4b65      	ldr	r3, [pc, #404]	; (8003cc0 <main+0x218>)
 8003b2a:	681b      	ldr	r3, [r3, #0]
 8003b2c:	2200      	movs	r2, #0
 8003b2e:	625a      	str	r2, [r3, #36]	; 0x24
	uint32_t t1 = __HAL_TIM_GET_COUNTER(&htim2);
 8003b30:	4b63      	ldr	r3, [pc, #396]	; (8003cc0 <main+0x218>)
 8003b32:	681b      	ldr	r3, [r3, #0]
 8003b34:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003b36:	f8c7 3118 	str.w	r3, [r7, #280]	; 0x118
	delay_us(100);
 8003b3a:	2064      	movs	r0, #100	; 0x64
 8003b3c:	f7ff fd16 	bl	800356c <delay_us>
	uint32_t t2 = __HAL_TIM_GET_COUNTER(&htim2);
 8003b40:	4b5f      	ldr	r3, [pc, #380]	; (8003cc0 <main+0x218>)
 8003b42:	681b      	ldr	r3, [r3, #0]
 8003b44:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003b46:	f8c7 3114 	str.w	r3, [r7, #276]	; 0x114
	printf("delay_us(100) actual = %lu us\r\n", (t2 - t1));
 8003b4a:	f8d7 2114 	ldr.w	r2, [r7, #276]	; 0x114
 8003b4e:	f8d7 3118 	ldr.w	r3, [r7, #280]	; 0x118
 8003b52:	1ad3      	subs	r3, r2, r3
 8003b54:	4619      	mov	r1, r3
 8003b56:	4862      	ldr	r0, [pc, #392]	; (8003ce0 <main+0x238>)
 8003b58:	f000 fdb0 	bl	80046bc <iprintf>

	int adcval = 0;
 8003b5c:	2300      	movs	r3, #0
 8003b5e:	f8c7 311c 	str.w	r3, [r7, #284]	; 0x11c
	char buf[256];

	uint8_t temp, humi;
	printf("DHT11 Ready...\r\n");
 8003b62:	4860      	ldr	r0, [pc, #384]	; (8003ce4 <main+0x23c>)
 8003b64:	f000 fe1e 	bl	80047a4 <puts>
	HAL_Delay(1500);
 8003b68:	f240 50dc 	movw	r0, #1500	; 0x5dc
 8003b6c:	f7fc fd82 	bl	8000674 <HAL_Delay>
	while (1)
	{
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
		HAL_ADC_Start(&hadc1);
 8003b70:	485d      	ldr	r0, [pc, #372]	; (8003ce8 <main+0x240>)
 8003b72:	f7fc fde5 	bl	8000740 <HAL_ADC_Start>
		if (HAL_ADC_PollForConversion(&hadc1, 1000) == HAL_OK) {
 8003b76:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8003b7a:	485b      	ldr	r0, [pc, #364]	; (8003ce8 <main+0x240>)
 8003b7c:	f7fc fe86 	bl	800088c <HAL_ADC_PollForConversion>
 8003b80:	4603      	mov	r3, r0
 8003b82:	2b00      	cmp	r3, #0
 8003b84:	d118      	bne.n	8003bb8 <main+0x110>
			adcval = HAL_ADC_GetValue(&hadc1);
 8003b86:	4858      	ldr	r0, [pc, #352]	; (8003ce8 <main+0x240>)
 8003b88:	f7fc ff04 	bl	8000994 <HAL_ADC_GetValue>
 8003b8c:	4603      	mov	r3, r0
 8003b8e:	f8c7 311c 	str.w	r3, [r7, #284]	; 0x11c
			sprintf(buf,  "Light %d\r\n" , adcval);
 8003b92:	1d3b      	adds	r3, r7, #4
 8003b94:	f8d7 211c 	ldr.w	r2, [r7, #284]	; 0x11c
 8003b98:	4954      	ldr	r1, [pc, #336]	; (8003cec <main+0x244>)
 8003b9a:	4618      	mov	r0, r3
 8003b9c:	f000 fe0a 	bl	80047b4 <siprintf>
			HAL_UART_Transmit(&huart2, buf, strlen(buf), 1000);
 8003ba0:	1d3b      	adds	r3, r7, #4
 8003ba2:	4618      	mov	r0, r3
 8003ba4:	f7fc fb1c 	bl	80001e0 <strlen>
 8003ba8:	4603      	mov	r3, r0
 8003baa:	b29a      	uxth	r2, r3
 8003bac:	1d39      	adds	r1, r7, #4
 8003bae:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8003bb2:	484f      	ldr	r0, [pc, #316]	; (8003cf0 <main+0x248>)
 8003bb4:	f7fe fe25 	bl	8002802 <HAL_UART_Transmit>
		}

		printf("TIMER count = %lu\r\n", __HAL_TIM_GET_COUNTER(&htim2));
 8003bb8:	4b41      	ldr	r3, [pc, #260]	; (8003cc0 <main+0x218>)
 8003bba:	681b      	ldr	r3, [r3, #0]
 8003bbc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003bbe:	4619      	mov	r1, r3
 8003bc0:	484c      	ldr	r0, [pc, #304]	; (8003cf4 <main+0x24c>)
 8003bc2:	f000 fd7b 	bl	80046bc <iprintf>
		HAL_Delay(500);
 8003bc6:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8003bca:	f7fc fd53 	bl	8000674 <HAL_Delay>

		if (DHT11_ReadData(&temp, &humi))
 8003bce:	1cba      	adds	r2, r7, #2
 8003bd0:	1cfb      	adds	r3, r7, #3
 8003bd2:	4611      	mov	r1, r2
 8003bd4:	4618      	mov	r0, r3
 8003bd6:	f7ff fdae 	bl	8003736 <DHT11_ReadData>
 8003bda:	4603      	mov	r3, r0
 8003bdc:	2b00      	cmp	r3, #0
 8003bde:	d009      	beq.n	8003bf4 <main+0x14c>
		{
		  printf("Temp: %d C, Humidity: %d %%\r\n", temp, humi);
 8003be0:	1cfb      	adds	r3, r7, #3
 8003be2:	781b      	ldrb	r3, [r3, #0]
 8003be4:	4619      	mov	r1, r3
 8003be6:	1cbb      	adds	r3, r7, #2
 8003be8:	781b      	ldrb	r3, [r3, #0]
 8003bea:	461a      	mov	r2, r3
 8003bec:	4842      	ldr	r0, [pc, #264]	; (8003cf8 <main+0x250>)
 8003bee:	f000 fd65 	bl	80046bc <iprintf>
 8003bf2:	e002      	b.n	8003bfa <main+0x152>
		}
		else
		{
		  printf("DHT11 Read Failed!\r\n");
 8003bf4:	4841      	ldr	r0, [pc, #260]	; (8003cfc <main+0x254>)
 8003bf6:	f000 fdd5 	bl	80047a4 <puts>
		}

		HAL_Delay(1000);
 8003bfa:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8003bfe:	f7fc fd39 	bl	8000674 <HAL_Delay>

		float heatIndex = calculateHeatIndex((float)temp, (float)humi);
 8003c02:	1cfb      	adds	r3, r7, #3
 8003c04:	781b      	ldrb	r3, [r3, #0]
 8003c06:	ee07 3a90 	vmov	s15, r3
 8003c0a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003c0e:	1cbb      	adds	r3, r7, #2
 8003c10:	781b      	ldrb	r3, [r3, #0]
 8003c12:	ee07 3a10 	vmov	s14, r3
 8003c16:	eeb8 7a47 	vcvt.f32.u32	s14, s14
 8003c1a:	eef0 0a47 	vmov.f32	s1, s14
 8003c1e:	eeb0 0a67 	vmov.f32	s0, s15
 8003c22:	f7ff fdd7 	bl	80037d4 <calculateHeatIndex>
 8003c26:	ed87 0a44 	vstr	s0, [r7, #272]	; 0x110
		SetLEDByHeatIndex(heatIndex);
 8003c2a:	ed97 0a44 	vldr	s0, [r7, #272]	; 0x110
 8003c2e:	f7ff fefb 	bl	8003a28 <SetLEDByHeatIndex>
		int badAir = isBadAir(temp, humi, adcval);
 8003c32:	1cfb      	adds	r3, r7, #3
 8003c34:	781b      	ldrb	r3, [r3, #0]
 8003c36:	ee07 3a90 	vmov	s15, r3
 8003c3a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003c3e:	1cbb      	adds	r3, r7, #2
 8003c40:	781b      	ldrb	r3, [r3, #0]
 8003c42:	ee07 3a10 	vmov	s14, r3
 8003c46:	eeb8 7a47 	vcvt.f32.u32	s14, s14
 8003c4a:	f8d7 011c 	ldr.w	r0, [r7, #284]	; 0x11c
 8003c4e:	eef0 0a47 	vmov.f32	s1, s14
 8003c52:	eeb0 0a67 	vmov.f32	s0, s15
 8003c56:	f7ff fe6d 	bl	8003934 <isBadAir>
 8003c5a:	f8c7 010c 	str.w	r0, [r7, #268]	; 0x10c
		int tooDark = isTooDark(adcval);
 8003c5e:	f8d7 011c 	ldr.w	r0, [r7, #284]	; 0x11c
 8003c62:	f7ff fe89 	bl	8003978 <isTooDark>
 8003c66:	f8c7 0108 	str.w	r0, [r7, #264]	; 0x108

		// Integer Round
		int feelsLike = (int)(heatIndex);
 8003c6a:	edd7 7a44 	vldr	s15, [r7, #272]	; 0x110
 8003c6e:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8003c72:	ee17 3a90 	vmov	r3, s15
 8003c76:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104

		// Communication with NodeMCU
		sprintf(buf, "T:%d,H:%d,L:%d,D:%d,B:%d,F:%d\r\n", temp, humi, adcval, tooDark, badAir, feelsLike);
 8003c7a:	1cfb      	adds	r3, r7, #3
 8003c7c:	781b      	ldrb	r3, [r3, #0]
 8003c7e:	461a      	mov	r2, r3
 8003c80:	1cbb      	adds	r3, r7, #2
 8003c82:	781b      	ldrb	r3, [r3, #0]
 8003c84:	4619      	mov	r1, r3
 8003c86:	1d38      	adds	r0, r7, #4
 8003c88:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8003c8c:	9303      	str	r3, [sp, #12]
 8003c8e:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8003c92:	9302      	str	r3, [sp, #8]
 8003c94:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 8003c98:	9301      	str	r3, [sp, #4]
 8003c9a:	f8d7 311c 	ldr.w	r3, [r7, #284]	; 0x11c
 8003c9e:	9300      	str	r3, [sp, #0]
 8003ca0:	460b      	mov	r3, r1
 8003ca2:	4917      	ldr	r1, [pc, #92]	; (8003d00 <main+0x258>)
 8003ca4:	f000 fd86 	bl	80047b4 <siprintf>
		HAL_UART_Transmit(&huart1, (uint8_t*)buf, strlen(buf), 100);
 8003ca8:	1d3b      	adds	r3, r7, #4
 8003caa:	4618      	mov	r0, r3
 8003cac:	f7fc fa98 	bl	80001e0 <strlen>
 8003cb0:	4603      	mov	r3, r0
 8003cb2:	b29a      	uxth	r2, r3
 8003cb4:	1d39      	adds	r1, r7, #4
 8003cb6:	2364      	movs	r3, #100	; 0x64
 8003cb8:	4812      	ldr	r0, [pc, #72]	; (8003d04 <main+0x25c>)
 8003cba:	f7fe fda2 	bl	8002802 <HAL_UART_Transmit>
	{
 8003cbe:	e757      	b.n	8003b70 <main+0xc8>
 8003cc0:	20000164 	.word	0x20000164
 8003cc4:	2000009c 	.word	0x2000009c
 8003cc8:	080059ac 	.word	0x080059ac
 8003ccc:	080059c8 	.word	0x080059c8
 8003cd0:	080059d8 	.word	0x080059d8
 8003cd4:	080059e8 	.word	0x080059e8
 8003cd8:	080059f8 	.word	0x080059f8
 8003cdc:	08005a08 	.word	0x08005a08
 8003ce0:	08005a1c 	.word	0x08005a1c
 8003ce4:	08005a3c 	.word	0x08005a3c
 8003ce8:	200000dc 	.word	0x200000dc
 8003cec:	08005a4c 	.word	0x08005a4c
 8003cf0:	200001a4 	.word	0x200001a4
 8003cf4:	08005a58 	.word	0x08005a58
 8003cf8:	08005a6c 	.word	0x08005a6c
 8003cfc:	08005a8c 	.word	0x08005a8c
 8003d00:	08005aa0 	.word	0x08005aa0
 8003d04:	20000124 	.word	0x20000124

08003d08 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8003d08:	b580      	push	{r7, lr}
 8003d0a:	b094      	sub	sp, #80	; 0x50
 8003d0c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8003d0e:	f107 0320 	add.w	r3, r7, #32
 8003d12:	2230      	movs	r2, #48	; 0x30
 8003d14:	2100      	movs	r1, #0
 8003d16:	4618      	mov	r0, r3
 8003d18:	f000 fcc8 	bl	80046ac <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8003d1c:	f107 030c 	add.w	r3, r7, #12
 8003d20:	2200      	movs	r2, #0
 8003d22:	601a      	str	r2, [r3, #0]
 8003d24:	605a      	str	r2, [r3, #4]
 8003d26:	609a      	str	r2, [r3, #8]
 8003d28:	60da      	str	r2, [r3, #12]
 8003d2a:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage 
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8003d2c:	2300      	movs	r3, #0
 8003d2e:	60bb      	str	r3, [r7, #8]
 8003d30:	4b28      	ldr	r3, [pc, #160]	; (8003dd4 <SystemClock_Config+0xcc>)
 8003d32:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003d34:	4a27      	ldr	r2, [pc, #156]	; (8003dd4 <SystemClock_Config+0xcc>)
 8003d36:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003d3a:	6413      	str	r3, [r2, #64]	; 0x40
 8003d3c:	4b25      	ldr	r3, [pc, #148]	; (8003dd4 <SystemClock_Config+0xcc>)
 8003d3e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003d40:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003d44:	60bb      	str	r3, [r7, #8]
 8003d46:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8003d48:	2300      	movs	r3, #0
 8003d4a:	607b      	str	r3, [r7, #4]
 8003d4c:	4b22      	ldr	r3, [pc, #136]	; (8003dd8 <SystemClock_Config+0xd0>)
 8003d4e:	681b      	ldr	r3, [r3, #0]
 8003d50:	4a21      	ldr	r2, [pc, #132]	; (8003dd8 <SystemClock_Config+0xd0>)
 8003d52:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8003d56:	6013      	str	r3, [r2, #0]
 8003d58:	4b1f      	ldr	r3, [pc, #124]	; (8003dd8 <SystemClock_Config+0xd0>)
 8003d5a:	681b      	ldr	r3, [r3, #0]
 8003d5c:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8003d60:	607b      	str	r3, [r7, #4]
 8003d62:	687b      	ldr	r3, [r7, #4]
  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8003d64:	2302      	movs	r3, #2
 8003d66:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8003d68:	2301      	movs	r3, #1
 8003d6a:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8003d6c:	2310      	movs	r3, #16
 8003d6e:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8003d70:	2302      	movs	r3, #2
 8003d72:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8003d74:	2300      	movs	r3, #0
 8003d76:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 16;
 8003d78:	2310      	movs	r3, #16
 8003d7a:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 336;
 8003d7c:	f44f 73a8 	mov.w	r3, #336	; 0x150
 8003d80:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV4;
 8003d82:	2304      	movs	r3, #4
 8003d84:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 8003d86:	2304      	movs	r3, #4
 8003d88:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8003d8a:	f107 0320 	add.w	r3, r7, #32
 8003d8e:	4618      	mov	r0, r3
 8003d90:	f7fd fb24 	bl	80013dc <HAL_RCC_OscConfig>
 8003d94:	4603      	mov	r3, r0
 8003d96:	2b00      	cmp	r3, #0
 8003d98:	d001      	beq.n	8003d9e <SystemClock_Config+0x96>
  {
    Error_Handler();
 8003d9a:	f000 f9f3 	bl	8004184 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8003d9e:	230f      	movs	r3, #15
 8003da0:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8003da2:	2302      	movs	r3, #2
 8003da4:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8003da6:	2300      	movs	r3, #0
 8003da8:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8003daa:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8003dae:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8003db0:	2300      	movs	r3, #0
 8003db2:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8003db4:	f107 030c 	add.w	r3, r7, #12
 8003db8:	2102      	movs	r1, #2
 8003dba:	4618      	mov	r0, r3
 8003dbc:	f7fd fd7e 	bl	80018bc <HAL_RCC_ClockConfig>
 8003dc0:	4603      	mov	r3, r0
 8003dc2:	2b00      	cmp	r3, #0
 8003dc4:	d001      	beq.n	8003dca <SystemClock_Config+0xc2>
  {
    Error_Handler();
 8003dc6:	f000 f9dd 	bl	8004184 <Error_Handler>
  }
}
 8003dca:	bf00      	nop
 8003dcc:	3750      	adds	r7, #80	; 0x50
 8003dce:	46bd      	mov	sp, r7
 8003dd0:	bd80      	pop	{r7, pc}
 8003dd2:	bf00      	nop
 8003dd4:	40023800 	.word	0x40023800
 8003dd8:	40007000 	.word	0x40007000

08003ddc <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8003ddc:	b580      	push	{r7, lr}
 8003dde:	b084      	sub	sp, #16
 8003de0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8003de2:	463b      	mov	r3, r7
 8003de4:	2200      	movs	r2, #0
 8003de6:	601a      	str	r2, [r3, #0]
 8003de8:	605a      	str	r2, [r3, #4]
 8003dea:	609a      	str	r2, [r3, #8]
 8003dec:	60da      	str	r2, [r3, #12]
  /* USER CODE BEGIN ADC1_Init 1 */

  /* USER CODE END ADC1_Init 1 */
  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion) 
  */
  hadc1.Instance = ADC1;
 8003dee:	4b21      	ldr	r3, [pc, #132]	; (8003e74 <MX_ADC1_Init+0x98>)
 8003df0:	4a21      	ldr	r2, [pc, #132]	; (8003e78 <MX_ADC1_Init+0x9c>)
 8003df2:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 8003df4:	4b1f      	ldr	r3, [pc, #124]	; (8003e74 <MX_ADC1_Init+0x98>)
 8003df6:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 8003dfa:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8003dfc:	4b1d      	ldr	r3, [pc, #116]	; (8003e74 <MX_ADC1_Init+0x98>)
 8003dfe:	2200      	movs	r2, #0
 8003e00:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = DISABLE;
 8003e02:	4b1c      	ldr	r3, [pc, #112]	; (8003e74 <MX_ADC1_Init+0x98>)
 8003e04:	2200      	movs	r2, #0
 8003e06:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8003e08:	4b1a      	ldr	r3, [pc, #104]	; (8003e74 <MX_ADC1_Init+0x98>)
 8003e0a:	2200      	movs	r2, #0
 8003e0c:	761a      	strb	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8003e0e:	4b19      	ldr	r3, [pc, #100]	; (8003e74 <MX_ADC1_Init+0x98>)
 8003e10:	2200      	movs	r2, #0
 8003e12:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8003e16:	4b17      	ldr	r3, [pc, #92]	; (8003e74 <MX_ADC1_Init+0x98>)
 8003e18:	2200      	movs	r2, #0
 8003e1a:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8003e1c:	4b15      	ldr	r3, [pc, #84]	; (8003e74 <MX_ADC1_Init+0x98>)
 8003e1e:	4a17      	ldr	r2, [pc, #92]	; (8003e7c <MX_ADC1_Init+0xa0>)
 8003e20:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8003e22:	4b14      	ldr	r3, [pc, #80]	; (8003e74 <MX_ADC1_Init+0x98>)
 8003e24:	2200      	movs	r2, #0
 8003e26:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 1;
 8003e28:	4b12      	ldr	r3, [pc, #72]	; (8003e74 <MX_ADC1_Init+0x98>)
 8003e2a:	2201      	movs	r2, #1
 8003e2c:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = DISABLE;
 8003e2e:	4b11      	ldr	r3, [pc, #68]	; (8003e74 <MX_ADC1_Init+0x98>)
 8003e30:	2200      	movs	r2, #0
 8003e32:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8003e36:	4b0f      	ldr	r3, [pc, #60]	; (8003e74 <MX_ADC1_Init+0x98>)
 8003e38:	2201      	movs	r2, #1
 8003e3a:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8003e3c:	480d      	ldr	r0, [pc, #52]	; (8003e74 <MX_ADC1_Init+0x98>)
 8003e3e:	f7fc fc3b 	bl	80006b8 <HAL_ADC_Init>
 8003e42:	4603      	mov	r3, r0
 8003e44:	2b00      	cmp	r3, #0
 8003e46:	d001      	beq.n	8003e4c <MX_ADC1_Init+0x70>
  {
    Error_Handler();
 8003e48:	f000 f99c 	bl	8004184 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time. 
  */
  sConfig.Channel = ADC_CHANNEL_4;
 8003e4c:	2304      	movs	r3, #4
 8003e4e:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 8003e50:	2301      	movs	r3, #1
 8003e52:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 8003e54:	2300      	movs	r3, #0
 8003e56:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8003e58:	463b      	mov	r3, r7
 8003e5a:	4619      	mov	r1, r3
 8003e5c:	4805      	ldr	r0, [pc, #20]	; (8003e74 <MX_ADC1_Init+0x98>)
 8003e5e:	f7fc fda7 	bl	80009b0 <HAL_ADC_ConfigChannel>
 8003e62:	4603      	mov	r3, r0
 8003e64:	2b00      	cmp	r3, #0
 8003e66:	d001      	beq.n	8003e6c <MX_ADC1_Init+0x90>
  {
    Error_Handler();
 8003e68:	f000 f98c 	bl	8004184 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8003e6c:	bf00      	nop
 8003e6e:	3710      	adds	r7, #16
 8003e70:	46bd      	mov	sp, r7
 8003e72:	bd80      	pop	{r7, pc}
 8003e74:	200000dc 	.word	0x200000dc
 8003e78:	40012000 	.word	0x40012000
 8003e7c:	0f000001 	.word	0x0f000001

08003e80 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8003e80:	b580      	push	{r7, lr}
 8003e82:	b086      	sub	sp, #24
 8003e84:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8003e86:	f107 0308 	add.w	r3, r7, #8
 8003e8a:	2200      	movs	r2, #0
 8003e8c:	601a      	str	r2, [r3, #0]
 8003e8e:	605a      	str	r2, [r3, #4]
 8003e90:	609a      	str	r2, [r3, #8]
 8003e92:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8003e94:	463b      	mov	r3, r7
 8003e96:	2200      	movs	r2, #0
 8003e98:	601a      	str	r2, [r3, #0]
 8003e9a:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8003e9c:	4b1d      	ldr	r3, [pc, #116]	; (8003f14 <MX_TIM2_Init+0x94>)
 8003e9e:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8003ea2:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 71;
 8003ea4:	4b1b      	ldr	r3, [pc, #108]	; (8003f14 <MX_TIM2_Init+0x94>)
 8003ea6:	2247      	movs	r2, #71	; 0x47
 8003ea8:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8003eaa:	4b1a      	ldr	r3, [pc, #104]	; (8003f14 <MX_TIM2_Init+0x94>)
 8003eac:	2200      	movs	r2, #0
 8003eae:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 0xFFFF;
 8003eb0:	4b18      	ldr	r3, [pc, #96]	; (8003f14 <MX_TIM2_Init+0x94>)
 8003eb2:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8003eb6:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8003eb8:	4b16      	ldr	r3, [pc, #88]	; (8003f14 <MX_TIM2_Init+0x94>)
 8003eba:	2200      	movs	r2, #0
 8003ebc:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8003ebe:	4b15      	ldr	r3, [pc, #84]	; (8003f14 <MX_TIM2_Init+0x94>)
 8003ec0:	2200      	movs	r2, #0
 8003ec2:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8003ec4:	4813      	ldr	r0, [pc, #76]	; (8003f14 <MX_TIM2_Init+0x94>)
 8003ec6:	f7fd feeb 	bl	8001ca0 <HAL_TIM_Base_Init>
 8003eca:	4603      	mov	r3, r0
 8003ecc:	2b00      	cmp	r3, #0
 8003ece:	d001      	beq.n	8003ed4 <MX_TIM2_Init+0x54>
  {
    Error_Handler();
 8003ed0:	f000 f958 	bl	8004184 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8003ed4:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8003ed8:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8003eda:	f107 0308 	add.w	r3, r7, #8
 8003ede:	4619      	mov	r1, r3
 8003ee0:	480c      	ldr	r0, [pc, #48]	; (8003f14 <MX_TIM2_Init+0x94>)
 8003ee2:	f7fe f84f 	bl	8001f84 <HAL_TIM_ConfigClockSource>
 8003ee6:	4603      	mov	r3, r0
 8003ee8:	2b00      	cmp	r3, #0
 8003eea:	d001      	beq.n	8003ef0 <MX_TIM2_Init+0x70>
  {
    Error_Handler();
 8003eec:	f000 f94a 	bl	8004184 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8003ef0:	2300      	movs	r3, #0
 8003ef2:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8003ef4:	2300      	movs	r3, #0
 8003ef6:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8003ef8:	463b      	mov	r3, r7
 8003efa:	4619      	mov	r1, r3
 8003efc:	4805      	ldr	r0, [pc, #20]	; (8003f14 <MX_TIM2_Init+0x94>)
 8003efe:	f7fe fbc5 	bl	800268c <HAL_TIMEx_MasterConfigSynchronization>
 8003f02:	4603      	mov	r3, r0
 8003f04:	2b00      	cmp	r3, #0
 8003f06:	d001      	beq.n	8003f0c <MX_TIM2_Init+0x8c>
  {
    Error_Handler();
 8003f08:	f000 f93c 	bl	8004184 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8003f0c:	bf00      	nop
 8003f0e:	3718      	adds	r7, #24
 8003f10:	46bd      	mov	sp, r7
 8003f12:	bd80      	pop	{r7, pc}
 8003f14:	20000164 	.word	0x20000164

08003f18 <MX_TIM5_Init>:
  * @brief TIM5 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM5_Init(void)
{
 8003f18:	b580      	push	{r7, lr}
 8003f1a:	b08a      	sub	sp, #40	; 0x28
 8003f1c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM5_Init 0 */

  /* USER CODE END TIM5_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8003f1e:	f107 0320 	add.w	r3, r7, #32
 8003f22:	2200      	movs	r2, #0
 8003f24:	601a      	str	r2, [r3, #0]
 8003f26:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8003f28:	1d3b      	adds	r3, r7, #4
 8003f2a:	2200      	movs	r2, #0
 8003f2c:	601a      	str	r2, [r3, #0]
 8003f2e:	605a      	str	r2, [r3, #4]
 8003f30:	609a      	str	r2, [r3, #8]
 8003f32:	60da      	str	r2, [r3, #12]
 8003f34:	611a      	str	r2, [r3, #16]
 8003f36:	615a      	str	r2, [r3, #20]
 8003f38:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM5_Init 1 */

  /* USER CODE END TIM5_Init 1 */
  htim5.Instance = TIM5;
 8003f3a:	4b27      	ldr	r3, [pc, #156]	; (8003fd8 <MX_TIM5_Init+0xc0>)
 8003f3c:	4a27      	ldr	r2, [pc, #156]	; (8003fdc <MX_TIM5_Init+0xc4>)
 8003f3e:	601a      	str	r2, [r3, #0]
  htim5.Init.Prescaler = 79;
 8003f40:	4b25      	ldr	r3, [pc, #148]	; (8003fd8 <MX_TIM5_Init+0xc0>)
 8003f42:	224f      	movs	r2, #79	; 0x4f
 8003f44:	605a      	str	r2, [r3, #4]
  htim5.Init.CounterMode = TIM_COUNTERMODE_UP;
 8003f46:	4b24      	ldr	r3, [pc, #144]	; (8003fd8 <MX_TIM5_Init+0xc0>)
 8003f48:	2200      	movs	r2, #0
 8003f4a:	609a      	str	r2, [r3, #8]
  htim5.Init.Period = 999;
 8003f4c:	4b22      	ldr	r3, [pc, #136]	; (8003fd8 <MX_TIM5_Init+0xc0>)
 8003f4e:	f240 32e7 	movw	r2, #999	; 0x3e7
 8003f52:	60da      	str	r2, [r3, #12]
  htim5.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8003f54:	4b20      	ldr	r3, [pc, #128]	; (8003fd8 <MX_TIM5_Init+0xc0>)
 8003f56:	2200      	movs	r2, #0
 8003f58:	611a      	str	r2, [r3, #16]
  htim5.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8003f5a:	4b1f      	ldr	r3, [pc, #124]	; (8003fd8 <MX_TIM5_Init+0xc0>)
 8003f5c:	2200      	movs	r2, #0
 8003f5e:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim5) != HAL_OK)
 8003f60:	481d      	ldr	r0, [pc, #116]	; (8003fd8 <MX_TIM5_Init+0xc0>)
 8003f62:	f7fd feec 	bl	8001d3e <HAL_TIM_PWM_Init>
 8003f66:	4603      	mov	r3, r0
 8003f68:	2b00      	cmp	r3, #0
 8003f6a:	d001      	beq.n	8003f70 <MX_TIM5_Init+0x58>
  {
    Error_Handler();
 8003f6c:	f000 f90a 	bl	8004184 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8003f70:	2300      	movs	r3, #0
 8003f72:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8003f74:	2300      	movs	r3, #0
 8003f76:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim5, &sMasterConfig) != HAL_OK)
 8003f78:	f107 0320 	add.w	r3, r7, #32
 8003f7c:	4619      	mov	r1, r3
 8003f7e:	4816      	ldr	r0, [pc, #88]	; (8003fd8 <MX_TIM5_Init+0xc0>)
 8003f80:	f7fe fb84 	bl	800268c <HAL_TIMEx_MasterConfigSynchronization>
 8003f84:	4603      	mov	r3, r0
 8003f86:	2b00      	cmp	r3, #0
 8003f88:	d001      	beq.n	8003f8e <MX_TIM5_Init+0x76>
  {
    Error_Handler();
 8003f8a:	f000 f8fb 	bl	8004184 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8003f8e:	2360      	movs	r3, #96	; 0x60
 8003f90:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8003f92:	2300      	movs	r3, #0
 8003f94:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8003f96:	2300      	movs	r3, #0
 8003f98:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8003f9a:	2300      	movs	r3, #0
 8003f9c:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim5, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8003f9e:	1d3b      	adds	r3, r7, #4
 8003fa0:	2200      	movs	r2, #0
 8003fa2:	4619      	mov	r1, r3
 8003fa4:	480c      	ldr	r0, [pc, #48]	; (8003fd8 <MX_TIM5_Init+0xc0>)
 8003fa6:	f7fd ff27 	bl	8001df8 <HAL_TIM_PWM_ConfigChannel>
 8003faa:	4603      	mov	r3, r0
 8003fac:	2b00      	cmp	r3, #0
 8003fae:	d001      	beq.n	8003fb4 <MX_TIM5_Init+0x9c>
  {
    Error_Handler();
 8003fb0:	f000 f8e8 	bl	8004184 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim5, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8003fb4:	1d3b      	adds	r3, r7, #4
 8003fb6:	2204      	movs	r2, #4
 8003fb8:	4619      	mov	r1, r3
 8003fba:	4807      	ldr	r0, [pc, #28]	; (8003fd8 <MX_TIM5_Init+0xc0>)
 8003fbc:	f7fd ff1c 	bl	8001df8 <HAL_TIM_PWM_ConfigChannel>
 8003fc0:	4603      	mov	r3, r0
 8003fc2:	2b00      	cmp	r3, #0
 8003fc4:	d001      	beq.n	8003fca <MX_TIM5_Init+0xb2>
  {
    Error_Handler();
 8003fc6:	f000 f8dd 	bl	8004184 <Error_Handler>
  }
  /* USER CODE BEGIN TIM5_Init 2 */

  /* USER CODE END TIM5_Init 2 */
  HAL_TIM_MspPostInit(&htim5);
 8003fca:	4803      	ldr	r0, [pc, #12]	; (8003fd8 <MX_TIM5_Init+0xc0>)
 8003fcc:	f000 f990 	bl	80042f0 <HAL_TIM_MspPostInit>

}
 8003fd0:	bf00      	nop
 8003fd2:	3728      	adds	r7, #40	; 0x28
 8003fd4:	46bd      	mov	sp, r7
 8003fd6:	bd80      	pop	{r7, pc}
 8003fd8:	2000009c 	.word	0x2000009c
 8003fdc:	40000c00 	.word	0x40000c00

08003fe0 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8003fe0:	b580      	push	{r7, lr}
 8003fe2:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8003fe4:	4b11      	ldr	r3, [pc, #68]	; (800402c <MX_USART1_UART_Init+0x4c>)
 8003fe6:	4a12      	ldr	r2, [pc, #72]	; (8004030 <MX_USART1_UART_Init+0x50>)
 8003fe8:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8003fea:	4b10      	ldr	r3, [pc, #64]	; (800402c <MX_USART1_UART_Init+0x4c>)
 8003fec:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8003ff0:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8003ff2:	4b0e      	ldr	r3, [pc, #56]	; (800402c <MX_USART1_UART_Init+0x4c>)
 8003ff4:	2200      	movs	r2, #0
 8003ff6:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8003ff8:	4b0c      	ldr	r3, [pc, #48]	; (800402c <MX_USART1_UART_Init+0x4c>)
 8003ffa:	2200      	movs	r2, #0
 8003ffc:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8003ffe:	4b0b      	ldr	r3, [pc, #44]	; (800402c <MX_USART1_UART_Init+0x4c>)
 8004000:	2200      	movs	r2, #0
 8004002:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8004004:	4b09      	ldr	r3, [pc, #36]	; (800402c <MX_USART1_UART_Init+0x4c>)
 8004006:	220c      	movs	r2, #12
 8004008:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800400a:	4b08      	ldr	r3, [pc, #32]	; (800402c <MX_USART1_UART_Init+0x4c>)
 800400c:	2200      	movs	r2, #0
 800400e:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8004010:	4b06      	ldr	r3, [pc, #24]	; (800402c <MX_USART1_UART_Init+0x4c>)
 8004012:	2200      	movs	r2, #0
 8004014:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8004016:	4805      	ldr	r0, [pc, #20]	; (800402c <MX_USART1_UART_Init+0x4c>)
 8004018:	f7fe fba6 	bl	8002768 <HAL_UART_Init>
 800401c:	4603      	mov	r3, r0
 800401e:	2b00      	cmp	r3, #0
 8004020:	d001      	beq.n	8004026 <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 8004022:	f000 f8af 	bl	8004184 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8004026:	bf00      	nop
 8004028:	bd80      	pop	{r7, pc}
 800402a:	bf00      	nop
 800402c:	20000124 	.word	0x20000124
 8004030:	40011000 	.word	0x40011000

08004034 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8004034:	b580      	push	{r7, lr}
 8004036:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8004038:	4b11      	ldr	r3, [pc, #68]	; (8004080 <MX_USART2_UART_Init+0x4c>)
 800403a:	4a12      	ldr	r2, [pc, #72]	; (8004084 <MX_USART2_UART_Init+0x50>)
 800403c:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 800403e:	4b10      	ldr	r3, [pc, #64]	; (8004080 <MX_USART2_UART_Init+0x4c>)
 8004040:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8004044:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8004046:	4b0e      	ldr	r3, [pc, #56]	; (8004080 <MX_USART2_UART_Init+0x4c>)
 8004048:	2200      	movs	r2, #0
 800404a:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 800404c:	4b0c      	ldr	r3, [pc, #48]	; (8004080 <MX_USART2_UART_Init+0x4c>)
 800404e:	2200      	movs	r2, #0
 8004050:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8004052:	4b0b      	ldr	r3, [pc, #44]	; (8004080 <MX_USART2_UART_Init+0x4c>)
 8004054:	2200      	movs	r2, #0
 8004056:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8004058:	4b09      	ldr	r3, [pc, #36]	; (8004080 <MX_USART2_UART_Init+0x4c>)
 800405a:	220c      	movs	r2, #12
 800405c:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800405e:	4b08      	ldr	r3, [pc, #32]	; (8004080 <MX_USART2_UART_Init+0x4c>)
 8004060:	2200      	movs	r2, #0
 8004062:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8004064:	4b06      	ldr	r3, [pc, #24]	; (8004080 <MX_USART2_UART_Init+0x4c>)
 8004066:	2200      	movs	r2, #0
 8004068:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 800406a:	4805      	ldr	r0, [pc, #20]	; (8004080 <MX_USART2_UART_Init+0x4c>)
 800406c:	f7fe fb7c 	bl	8002768 <HAL_UART_Init>
 8004070:	4603      	mov	r3, r0
 8004072:	2b00      	cmp	r3, #0
 8004074:	d001      	beq.n	800407a <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 8004076:	f000 f885 	bl	8004184 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 800407a:	bf00      	nop
 800407c:	bd80      	pop	{r7, pc}
 800407e:	bf00      	nop
 8004080:	200001a4 	.word	0x200001a4
 8004084:	40004400 	.word	0x40004400

08004088 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8004088:	b580      	push	{r7, lr}
 800408a:	b08a      	sub	sp, #40	; 0x28
 800408c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800408e:	f107 0314 	add.w	r3, r7, #20
 8004092:	2200      	movs	r2, #0
 8004094:	601a      	str	r2, [r3, #0]
 8004096:	605a      	str	r2, [r3, #4]
 8004098:	609a      	str	r2, [r3, #8]
 800409a:	60da      	str	r2, [r3, #12]
 800409c:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800409e:	2300      	movs	r3, #0
 80040a0:	613b      	str	r3, [r7, #16]
 80040a2:	4b33      	ldr	r3, [pc, #204]	; (8004170 <MX_GPIO_Init+0xe8>)
 80040a4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80040a6:	4a32      	ldr	r2, [pc, #200]	; (8004170 <MX_GPIO_Init+0xe8>)
 80040a8:	f043 0304 	orr.w	r3, r3, #4
 80040ac:	6313      	str	r3, [r2, #48]	; 0x30
 80040ae:	4b30      	ldr	r3, [pc, #192]	; (8004170 <MX_GPIO_Init+0xe8>)
 80040b0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80040b2:	f003 0304 	and.w	r3, r3, #4
 80040b6:	613b      	str	r3, [r7, #16]
 80040b8:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80040ba:	2300      	movs	r3, #0
 80040bc:	60fb      	str	r3, [r7, #12]
 80040be:	4b2c      	ldr	r3, [pc, #176]	; (8004170 <MX_GPIO_Init+0xe8>)
 80040c0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80040c2:	4a2b      	ldr	r2, [pc, #172]	; (8004170 <MX_GPIO_Init+0xe8>)
 80040c4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80040c8:	6313      	str	r3, [r2, #48]	; 0x30
 80040ca:	4b29      	ldr	r3, [pc, #164]	; (8004170 <MX_GPIO_Init+0xe8>)
 80040cc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80040ce:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80040d2:	60fb      	str	r3, [r7, #12]
 80040d4:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80040d6:	2300      	movs	r3, #0
 80040d8:	60bb      	str	r3, [r7, #8]
 80040da:	4b25      	ldr	r3, [pc, #148]	; (8004170 <MX_GPIO_Init+0xe8>)
 80040dc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80040de:	4a24      	ldr	r2, [pc, #144]	; (8004170 <MX_GPIO_Init+0xe8>)
 80040e0:	f043 0301 	orr.w	r3, r3, #1
 80040e4:	6313      	str	r3, [r2, #48]	; 0x30
 80040e6:	4b22      	ldr	r3, [pc, #136]	; (8004170 <MX_GPIO_Init+0xe8>)
 80040e8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80040ea:	f003 0301 	and.w	r3, r3, #1
 80040ee:	60bb      	str	r3, [r7, #8]
 80040f0:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80040f2:	2300      	movs	r3, #0
 80040f4:	607b      	str	r3, [r7, #4]
 80040f6:	4b1e      	ldr	r3, [pc, #120]	; (8004170 <MX_GPIO_Init+0xe8>)
 80040f8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80040fa:	4a1d      	ldr	r2, [pc, #116]	; (8004170 <MX_GPIO_Init+0xe8>)
 80040fc:	f043 0302 	orr.w	r3, r3, #2
 8004100:	6313      	str	r3, [r2, #48]	; 0x30
 8004102:	4b1b      	ldr	r3, [pc, #108]	; (8004170 <MX_GPIO_Init+0xe8>)
 8004104:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004106:	f003 0302 	and.w	r3, r3, #2
 800410a:	607b      	str	r3, [r7, #4]
 800410c:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 800410e:	2200      	movs	r2, #0
 8004110:	2120      	movs	r1, #32
 8004112:	4818      	ldr	r0, [pc, #96]	; (8004174 <MX_GPIO_Init+0xec>)
 8004114:	f7fd f948 	bl	80013a8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 8004118:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800411c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 800411e:	4b16      	ldr	r3, [pc, #88]	; (8004178 <MX_GPIO_Init+0xf0>)
 8004120:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004122:	2300      	movs	r3, #0
 8004124:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8004126:	f107 0314 	add.w	r3, r7, #20
 800412a:	4619      	mov	r1, r3
 800412c:	4813      	ldr	r0, [pc, #76]	; (800417c <MX_GPIO_Init+0xf4>)
 800412e:	f7fc ffa1 	bl	8001074 <HAL_GPIO_Init>

  /*Configure GPIO pin : LD2_Pin */
  GPIO_InitStruct.Pin = LD2_Pin;
 8004132:	2320      	movs	r3, #32
 8004134:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8004136:	2301      	movs	r3, #1
 8004138:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800413a:	2300      	movs	r3, #0
 800413c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800413e:	2300      	movs	r3, #0
 8004140:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 8004142:	f107 0314 	add.w	r3, r7, #20
 8004146:	4619      	mov	r1, r3
 8004148:	480a      	ldr	r0, [pc, #40]	; (8004174 <MX_GPIO_Init+0xec>)
 800414a:	f7fc ff93 	bl	8001074 <HAL_GPIO_Init>

  /*Configure GPIO pin : PB0 */
  GPIO_InitStruct.Pin = GPIO_PIN_0;
 800414e:	2301      	movs	r3, #1
 8004150:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8004152:	2300      	movs	r3, #0
 8004154:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004156:	2300      	movs	r3, #0
 8004158:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800415a:	f107 0314 	add.w	r3, r7, #20
 800415e:	4619      	mov	r1, r3
 8004160:	4807      	ldr	r0, [pc, #28]	; (8004180 <MX_GPIO_Init+0xf8>)
 8004162:	f7fc ff87 	bl	8001074 <HAL_GPIO_Init>

}
 8004166:	bf00      	nop
 8004168:	3728      	adds	r7, #40	; 0x28
 800416a:	46bd      	mov	sp, r7
 800416c:	bd80      	pop	{r7, pc}
 800416e:	bf00      	nop
 8004170:	40023800 	.word	0x40023800
 8004174:	40020000 	.word	0x40020000
 8004178:	10210000 	.word	0x10210000
 800417c:	40020800 	.word	0x40020800
 8004180:	40020400 	.word	0x40020400

08004184 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8004184:	b480      	push	{r7}
 8004186:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 8004188:	bf00      	nop
 800418a:	46bd      	mov	sp, r7
 800418c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004190:	4770      	bx	lr
	...

08004194 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8004194:	b580      	push	{r7, lr}
 8004196:	b082      	sub	sp, #8
 8004198:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800419a:	2300      	movs	r3, #0
 800419c:	607b      	str	r3, [r7, #4]
 800419e:	4b10      	ldr	r3, [pc, #64]	; (80041e0 <HAL_MspInit+0x4c>)
 80041a0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80041a2:	4a0f      	ldr	r2, [pc, #60]	; (80041e0 <HAL_MspInit+0x4c>)
 80041a4:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80041a8:	6453      	str	r3, [r2, #68]	; 0x44
 80041aa:	4b0d      	ldr	r3, [pc, #52]	; (80041e0 <HAL_MspInit+0x4c>)
 80041ac:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80041ae:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80041b2:	607b      	str	r3, [r7, #4]
 80041b4:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80041b6:	2300      	movs	r3, #0
 80041b8:	603b      	str	r3, [r7, #0]
 80041ba:	4b09      	ldr	r3, [pc, #36]	; (80041e0 <HAL_MspInit+0x4c>)
 80041bc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80041be:	4a08      	ldr	r2, [pc, #32]	; (80041e0 <HAL_MspInit+0x4c>)
 80041c0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80041c4:	6413      	str	r3, [r2, #64]	; 0x40
 80041c6:	4b06      	ldr	r3, [pc, #24]	; (80041e0 <HAL_MspInit+0x4c>)
 80041c8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80041ca:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80041ce:	603b      	str	r3, [r7, #0]
 80041d0:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 80041d2:	2007      	movs	r0, #7
 80041d4:	f7fc feea 	bl	8000fac <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80041d8:	bf00      	nop
 80041da:	3708      	adds	r7, #8
 80041dc:	46bd      	mov	sp, r7
 80041de:	bd80      	pop	{r7, pc}
 80041e0:	40023800 	.word	0x40023800

080041e4 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 80041e4:	b580      	push	{r7, lr}
 80041e6:	b08a      	sub	sp, #40	; 0x28
 80041e8:	af00      	add	r7, sp, #0
 80041ea:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80041ec:	f107 0314 	add.w	r3, r7, #20
 80041f0:	2200      	movs	r2, #0
 80041f2:	601a      	str	r2, [r3, #0]
 80041f4:	605a      	str	r2, [r3, #4]
 80041f6:	609a      	str	r2, [r3, #8]
 80041f8:	60da      	str	r2, [r3, #12]
 80041fa:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 80041fc:	687b      	ldr	r3, [r7, #4]
 80041fe:	681b      	ldr	r3, [r3, #0]
 8004200:	4a17      	ldr	r2, [pc, #92]	; (8004260 <HAL_ADC_MspInit+0x7c>)
 8004202:	4293      	cmp	r3, r2
 8004204:	d127      	bne.n	8004256 <HAL_ADC_MspInit+0x72>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8004206:	2300      	movs	r3, #0
 8004208:	613b      	str	r3, [r7, #16]
 800420a:	4b16      	ldr	r3, [pc, #88]	; (8004264 <HAL_ADC_MspInit+0x80>)
 800420c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800420e:	4a15      	ldr	r2, [pc, #84]	; (8004264 <HAL_ADC_MspInit+0x80>)
 8004210:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004214:	6453      	str	r3, [r2, #68]	; 0x44
 8004216:	4b13      	ldr	r3, [pc, #76]	; (8004264 <HAL_ADC_MspInit+0x80>)
 8004218:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800421a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800421e:	613b      	str	r3, [r7, #16]
 8004220:	693b      	ldr	r3, [r7, #16]
  
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8004222:	2300      	movs	r3, #0
 8004224:	60fb      	str	r3, [r7, #12]
 8004226:	4b0f      	ldr	r3, [pc, #60]	; (8004264 <HAL_ADC_MspInit+0x80>)
 8004228:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800422a:	4a0e      	ldr	r2, [pc, #56]	; (8004264 <HAL_ADC_MspInit+0x80>)
 800422c:	f043 0301 	orr.w	r3, r3, #1
 8004230:	6313      	str	r3, [r2, #48]	; 0x30
 8004232:	4b0c      	ldr	r3, [pc, #48]	; (8004264 <HAL_ADC_MspInit+0x80>)
 8004234:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004236:	f003 0301 	and.w	r3, r3, #1
 800423a:	60fb      	str	r3, [r7, #12]
 800423c:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration    
    PA4     ------> ADC1_IN4 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4;
 800423e:	2310      	movs	r3, #16
 8004240:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8004242:	2303      	movs	r3, #3
 8004244:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004246:	2300      	movs	r3, #0
 8004248:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800424a:	f107 0314 	add.w	r3, r7, #20
 800424e:	4619      	mov	r1, r3
 8004250:	4805      	ldr	r0, [pc, #20]	; (8004268 <HAL_ADC_MspInit+0x84>)
 8004252:	f7fc ff0f 	bl	8001074 <HAL_GPIO_Init>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 8004256:	bf00      	nop
 8004258:	3728      	adds	r7, #40	; 0x28
 800425a:	46bd      	mov	sp, r7
 800425c:	bd80      	pop	{r7, pc}
 800425e:	bf00      	nop
 8004260:	40012000 	.word	0x40012000
 8004264:	40023800 	.word	0x40023800
 8004268:	40020000 	.word	0x40020000

0800426c <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 800426c:	b480      	push	{r7}
 800426e:	b085      	sub	sp, #20
 8004270:	af00      	add	r7, sp, #0
 8004272:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 8004274:	687b      	ldr	r3, [r7, #4]
 8004276:	681b      	ldr	r3, [r3, #0]
 8004278:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800427c:	d10d      	bne.n	800429a <HAL_TIM_Base_MspInit+0x2e>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 800427e:	2300      	movs	r3, #0
 8004280:	60fb      	str	r3, [r7, #12]
 8004282:	4b09      	ldr	r3, [pc, #36]	; (80042a8 <HAL_TIM_Base_MspInit+0x3c>)
 8004284:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004286:	4a08      	ldr	r2, [pc, #32]	; (80042a8 <HAL_TIM_Base_MspInit+0x3c>)
 8004288:	f043 0301 	orr.w	r3, r3, #1
 800428c:	6413      	str	r3, [r2, #64]	; 0x40
 800428e:	4b06      	ldr	r3, [pc, #24]	; (80042a8 <HAL_TIM_Base_MspInit+0x3c>)
 8004290:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004292:	f003 0301 	and.w	r3, r3, #1
 8004296:	60fb      	str	r3, [r7, #12]
 8004298:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }

}
 800429a:	bf00      	nop
 800429c:	3714      	adds	r7, #20
 800429e:	46bd      	mov	sp, r7
 80042a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042a4:	4770      	bx	lr
 80042a6:	bf00      	nop
 80042a8:	40023800 	.word	0x40023800

080042ac <HAL_TIM_PWM_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_pwm: TIM_PWM handle pointer
* @retval None
*/
void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* htim_pwm)
{
 80042ac:	b480      	push	{r7}
 80042ae:	b085      	sub	sp, #20
 80042b0:	af00      	add	r7, sp, #0
 80042b2:	6078      	str	r0, [r7, #4]
  if(htim_pwm->Instance==TIM5)
 80042b4:	687b      	ldr	r3, [r7, #4]
 80042b6:	681b      	ldr	r3, [r3, #0]
 80042b8:	4a0b      	ldr	r2, [pc, #44]	; (80042e8 <HAL_TIM_PWM_MspInit+0x3c>)
 80042ba:	4293      	cmp	r3, r2
 80042bc:	d10d      	bne.n	80042da <HAL_TIM_PWM_MspInit+0x2e>
  {
  /* USER CODE BEGIN TIM5_MspInit 0 */

  /* USER CODE END TIM5_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM5_CLK_ENABLE();
 80042be:	2300      	movs	r3, #0
 80042c0:	60fb      	str	r3, [r7, #12]
 80042c2:	4b0a      	ldr	r3, [pc, #40]	; (80042ec <HAL_TIM_PWM_MspInit+0x40>)
 80042c4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80042c6:	4a09      	ldr	r2, [pc, #36]	; (80042ec <HAL_TIM_PWM_MspInit+0x40>)
 80042c8:	f043 0308 	orr.w	r3, r3, #8
 80042cc:	6413      	str	r3, [r2, #64]	; 0x40
 80042ce:	4b07      	ldr	r3, [pc, #28]	; (80042ec <HAL_TIM_PWM_MspInit+0x40>)
 80042d0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80042d2:	f003 0308 	and.w	r3, r3, #8
 80042d6:	60fb      	str	r3, [r7, #12]
 80042d8:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM5_MspInit 1 */

  /* USER CODE END TIM5_MspInit 1 */
  }

}
 80042da:	bf00      	nop
 80042dc:	3714      	adds	r7, #20
 80042de:	46bd      	mov	sp, r7
 80042e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042e4:	4770      	bx	lr
 80042e6:	bf00      	nop
 80042e8:	40000c00 	.word	0x40000c00
 80042ec:	40023800 	.word	0x40023800

080042f0 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 80042f0:	b580      	push	{r7, lr}
 80042f2:	b088      	sub	sp, #32
 80042f4:	af00      	add	r7, sp, #0
 80042f6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80042f8:	f107 030c 	add.w	r3, r7, #12
 80042fc:	2200      	movs	r2, #0
 80042fe:	601a      	str	r2, [r3, #0]
 8004300:	605a      	str	r2, [r3, #4]
 8004302:	609a      	str	r2, [r3, #8]
 8004304:	60da      	str	r2, [r3, #12]
 8004306:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM5)
 8004308:	687b      	ldr	r3, [r7, #4]
 800430a:	681b      	ldr	r3, [r3, #0]
 800430c:	4a12      	ldr	r2, [pc, #72]	; (8004358 <HAL_TIM_MspPostInit+0x68>)
 800430e:	4293      	cmp	r3, r2
 8004310:	d11d      	bne.n	800434e <HAL_TIM_MspPostInit+0x5e>
  {
  /* USER CODE BEGIN TIM5_MspPostInit 0 */

  /* USER CODE END TIM5_MspPostInit 0 */
  
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8004312:	2300      	movs	r3, #0
 8004314:	60bb      	str	r3, [r7, #8]
 8004316:	4b11      	ldr	r3, [pc, #68]	; (800435c <HAL_TIM_MspPostInit+0x6c>)
 8004318:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800431a:	4a10      	ldr	r2, [pc, #64]	; (800435c <HAL_TIM_MspPostInit+0x6c>)
 800431c:	f043 0301 	orr.w	r3, r3, #1
 8004320:	6313      	str	r3, [r2, #48]	; 0x30
 8004322:	4b0e      	ldr	r3, [pc, #56]	; (800435c <HAL_TIM_MspPostInit+0x6c>)
 8004324:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004326:	f003 0301 	and.w	r3, r3, #1
 800432a:	60bb      	str	r3, [r7, #8]
 800432c:	68bb      	ldr	r3, [r7, #8]
    /**TIM5 GPIO Configuration    
    PA0-WKUP     ------> TIM5_CH1
    PA1     ------> TIM5_CH2 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 800432e:	2303      	movs	r3, #3
 8004330:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004332:	2302      	movs	r3, #2
 8004334:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004336:	2300      	movs	r3, #0
 8004338:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800433a:	2300      	movs	r3, #0
 800433c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM5;
 800433e:	2302      	movs	r3, #2
 8004340:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004342:	f107 030c 	add.w	r3, r7, #12
 8004346:	4619      	mov	r1, r3
 8004348:	4805      	ldr	r0, [pc, #20]	; (8004360 <HAL_TIM_MspPostInit+0x70>)
 800434a:	f7fc fe93 	bl	8001074 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM5_MspPostInit 1 */

  /* USER CODE END TIM5_MspPostInit 1 */
  }

}
 800434e:	bf00      	nop
 8004350:	3720      	adds	r7, #32
 8004352:	46bd      	mov	sp, r7
 8004354:	bd80      	pop	{r7, pc}
 8004356:	bf00      	nop
 8004358:	40000c00 	.word	0x40000c00
 800435c:	40023800 	.word	0x40023800
 8004360:	40020000 	.word	0x40020000

08004364 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8004364:	b580      	push	{r7, lr}
 8004366:	b08c      	sub	sp, #48	; 0x30
 8004368:	af00      	add	r7, sp, #0
 800436a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800436c:	f107 031c 	add.w	r3, r7, #28
 8004370:	2200      	movs	r2, #0
 8004372:	601a      	str	r2, [r3, #0]
 8004374:	605a      	str	r2, [r3, #4]
 8004376:	609a      	str	r2, [r3, #8]
 8004378:	60da      	str	r2, [r3, #12]
 800437a:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART1)
 800437c:	687b      	ldr	r3, [r7, #4]
 800437e:	681b      	ldr	r3, [r3, #0]
 8004380:	4a36      	ldr	r2, [pc, #216]	; (800445c <HAL_UART_MspInit+0xf8>)
 8004382:	4293      	cmp	r3, r2
 8004384:	d135      	bne.n	80043f2 <HAL_UART_MspInit+0x8e>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8004386:	2300      	movs	r3, #0
 8004388:	61bb      	str	r3, [r7, #24]
 800438a:	4b35      	ldr	r3, [pc, #212]	; (8004460 <HAL_UART_MspInit+0xfc>)
 800438c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800438e:	4a34      	ldr	r2, [pc, #208]	; (8004460 <HAL_UART_MspInit+0xfc>)
 8004390:	f043 0310 	orr.w	r3, r3, #16
 8004394:	6453      	str	r3, [r2, #68]	; 0x44
 8004396:	4b32      	ldr	r3, [pc, #200]	; (8004460 <HAL_UART_MspInit+0xfc>)
 8004398:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800439a:	f003 0310 	and.w	r3, r3, #16
 800439e:	61bb      	str	r3, [r7, #24]
 80043a0:	69bb      	ldr	r3, [r7, #24]
  
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80043a2:	2300      	movs	r3, #0
 80043a4:	617b      	str	r3, [r7, #20]
 80043a6:	4b2e      	ldr	r3, [pc, #184]	; (8004460 <HAL_UART_MspInit+0xfc>)
 80043a8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80043aa:	4a2d      	ldr	r2, [pc, #180]	; (8004460 <HAL_UART_MspInit+0xfc>)
 80043ac:	f043 0301 	orr.w	r3, r3, #1
 80043b0:	6313      	str	r3, [r2, #48]	; 0x30
 80043b2:	4b2b      	ldr	r3, [pc, #172]	; (8004460 <HAL_UART_MspInit+0xfc>)
 80043b4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80043b6:	f003 0301 	and.w	r3, r3, #1
 80043ba:	617b      	str	r3, [r7, #20]
 80043bc:	697b      	ldr	r3, [r7, #20]
    /**USART1 GPIO Configuration    
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 80043be:	f44f 63c0 	mov.w	r3, #1536	; 0x600
 80043c2:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80043c4:	2302      	movs	r3, #2
 80043c6:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 80043c8:	2301      	movs	r3, #1
 80043ca:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80043cc:	2303      	movs	r3, #3
 80043ce:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 80043d0:	2307      	movs	r3, #7
 80043d2:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80043d4:	f107 031c 	add.w	r3, r7, #28
 80043d8:	4619      	mov	r1, r3
 80043da:	4822      	ldr	r0, [pc, #136]	; (8004464 <HAL_UART_MspInit+0x100>)
 80043dc:	f7fc fe4a 	bl	8001074 <HAL_GPIO_Init>

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 80043e0:	2200      	movs	r2, #0
 80043e2:	2100      	movs	r1, #0
 80043e4:	2025      	movs	r0, #37	; 0x25
 80043e6:	f7fc fdec 	bl	8000fc2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 80043ea:	2025      	movs	r0, #37	; 0x25
 80043ec:	f7fc fe05 	bl	8000ffa <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 80043f0:	e030      	b.n	8004454 <HAL_UART_MspInit+0xf0>
  else if(huart->Instance==USART2)
 80043f2:	687b      	ldr	r3, [r7, #4]
 80043f4:	681b      	ldr	r3, [r3, #0]
 80043f6:	4a1c      	ldr	r2, [pc, #112]	; (8004468 <HAL_UART_MspInit+0x104>)
 80043f8:	4293      	cmp	r3, r2
 80043fa:	d12b      	bne.n	8004454 <HAL_UART_MspInit+0xf0>
    __HAL_RCC_USART2_CLK_ENABLE();
 80043fc:	2300      	movs	r3, #0
 80043fe:	613b      	str	r3, [r7, #16]
 8004400:	4b17      	ldr	r3, [pc, #92]	; (8004460 <HAL_UART_MspInit+0xfc>)
 8004402:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004404:	4a16      	ldr	r2, [pc, #88]	; (8004460 <HAL_UART_MspInit+0xfc>)
 8004406:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800440a:	6413      	str	r3, [r2, #64]	; 0x40
 800440c:	4b14      	ldr	r3, [pc, #80]	; (8004460 <HAL_UART_MspInit+0xfc>)
 800440e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004410:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004414:	613b      	str	r3, [r7, #16]
 8004416:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8004418:	2300      	movs	r3, #0
 800441a:	60fb      	str	r3, [r7, #12]
 800441c:	4b10      	ldr	r3, [pc, #64]	; (8004460 <HAL_UART_MspInit+0xfc>)
 800441e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004420:	4a0f      	ldr	r2, [pc, #60]	; (8004460 <HAL_UART_MspInit+0xfc>)
 8004422:	f043 0301 	orr.w	r3, r3, #1
 8004426:	6313      	str	r3, [r2, #48]	; 0x30
 8004428:	4b0d      	ldr	r3, [pc, #52]	; (8004460 <HAL_UART_MspInit+0xfc>)
 800442a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800442c:	f003 0301 	and.w	r3, r3, #1
 8004430:	60fb      	str	r3, [r7, #12]
 8004432:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 8004434:	230c      	movs	r3, #12
 8004436:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004438:	2302      	movs	r3, #2
 800443a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 800443c:	2301      	movs	r3, #1
 800443e:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004440:	2303      	movs	r3, #3
 8004442:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8004444:	2307      	movs	r3, #7
 8004446:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004448:	f107 031c 	add.w	r3, r7, #28
 800444c:	4619      	mov	r1, r3
 800444e:	4805      	ldr	r0, [pc, #20]	; (8004464 <HAL_UART_MspInit+0x100>)
 8004450:	f7fc fe10 	bl	8001074 <HAL_GPIO_Init>
}
 8004454:	bf00      	nop
 8004456:	3730      	adds	r7, #48	; 0x30
 8004458:	46bd      	mov	sp, r7
 800445a:	bd80      	pop	{r7, pc}
 800445c:	40011000 	.word	0x40011000
 8004460:	40023800 	.word	0x40023800
 8004464:	40020000 	.word	0x40020000
 8004468:	40004400 	.word	0x40004400

0800446c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800446c:	b480      	push	{r7}
 800446e:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 8004470:	bf00      	nop
 8004472:	46bd      	mov	sp, r7
 8004474:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004478:	4770      	bx	lr

0800447a <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800447a:	b480      	push	{r7}
 800447c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800447e:	e7fe      	b.n	800447e <HardFault_Handler+0x4>

08004480 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8004480:	b480      	push	{r7}
 8004482:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8004484:	e7fe      	b.n	8004484 <MemManage_Handler+0x4>

08004486 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8004486:	b480      	push	{r7}
 8004488:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800448a:	e7fe      	b.n	800448a <BusFault_Handler+0x4>

0800448c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800448c:	b480      	push	{r7}
 800448e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8004490:	e7fe      	b.n	8004490 <UsageFault_Handler+0x4>

08004492 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8004492:	b480      	push	{r7}
 8004494:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8004496:	bf00      	nop
 8004498:	46bd      	mov	sp, r7
 800449a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800449e:	4770      	bx	lr

080044a0 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80044a0:	b480      	push	{r7}
 80044a2:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80044a4:	bf00      	nop
 80044a6:	46bd      	mov	sp, r7
 80044a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044ac:	4770      	bx	lr

080044ae <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80044ae:	b480      	push	{r7}
 80044b0:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80044b2:	bf00      	nop
 80044b4:	46bd      	mov	sp, r7
 80044b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044ba:	4770      	bx	lr

080044bc <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80044bc:	b580      	push	{r7, lr}
 80044be:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80044c0:	f7fc f8b8 	bl	8000634 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80044c4:	bf00      	nop
 80044c6:	bd80      	pop	{r7, pc}

080044c8 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 80044c8:	b580      	push	{r7, lr}
 80044ca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 80044cc:	4802      	ldr	r0, [pc, #8]	; (80044d8 <USART1_IRQHandler+0x10>)
 80044ce:	f7fe fa31 	bl	8002934 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 80044d2:	bf00      	nop
 80044d4:	bd80      	pop	{r7, pc}
 80044d6:	bf00      	nop
 80044d8:	20000124 	.word	0x20000124

080044dc <_read>:
	_kill(status, -1);
	while (1) {}		/* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80044dc:	b580      	push	{r7, lr}
 80044de:	b086      	sub	sp, #24
 80044e0:	af00      	add	r7, sp, #0
 80044e2:	60f8      	str	r0, [r7, #12]
 80044e4:	60b9      	str	r1, [r7, #8]
 80044e6:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80044e8:	2300      	movs	r3, #0
 80044ea:	617b      	str	r3, [r7, #20]
 80044ec:	e00a      	b.n	8004504 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 80044ee:	f3af 8000 	nop.w
 80044f2:	4601      	mov	r1, r0
 80044f4:	68bb      	ldr	r3, [r7, #8]
 80044f6:	1c5a      	adds	r2, r3, #1
 80044f8:	60ba      	str	r2, [r7, #8]
 80044fa:	b2ca      	uxtb	r2, r1
 80044fc:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80044fe:	697b      	ldr	r3, [r7, #20]
 8004500:	3301      	adds	r3, #1
 8004502:	617b      	str	r3, [r7, #20]
 8004504:	697a      	ldr	r2, [r7, #20]
 8004506:	687b      	ldr	r3, [r7, #4]
 8004508:	429a      	cmp	r2, r3
 800450a:	dbf0      	blt.n	80044ee <_read+0x12>
	}

return len;
 800450c:	687b      	ldr	r3, [r7, #4]
}
 800450e:	4618      	mov	r0, r3
 8004510:	3718      	adds	r7, #24
 8004512:	46bd      	mov	sp, r7
 8004514:	bd80      	pop	{r7, pc}

08004516 <_close>:
	}
	return len;
}

int _close(int file)
{
 8004516:	b480      	push	{r7}
 8004518:	b083      	sub	sp, #12
 800451a:	af00      	add	r7, sp, #0
 800451c:	6078      	str	r0, [r7, #4]
	return -1;
 800451e:	f04f 33ff 	mov.w	r3, #4294967295
}
 8004522:	4618      	mov	r0, r3
 8004524:	370c      	adds	r7, #12
 8004526:	46bd      	mov	sp, r7
 8004528:	f85d 7b04 	ldr.w	r7, [sp], #4
 800452c:	4770      	bx	lr

0800452e <_fstat>:


int _fstat(int file, struct stat *st)
{
 800452e:	b480      	push	{r7}
 8004530:	b083      	sub	sp, #12
 8004532:	af00      	add	r7, sp, #0
 8004534:	6078      	str	r0, [r7, #4]
 8004536:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8004538:	683b      	ldr	r3, [r7, #0]
 800453a:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 800453e:	605a      	str	r2, [r3, #4]
	return 0;
 8004540:	2300      	movs	r3, #0
}
 8004542:	4618      	mov	r0, r3
 8004544:	370c      	adds	r7, #12
 8004546:	46bd      	mov	sp, r7
 8004548:	f85d 7b04 	ldr.w	r7, [sp], #4
 800454c:	4770      	bx	lr

0800454e <_isatty>:

int _isatty(int file)
{
 800454e:	b480      	push	{r7}
 8004550:	b083      	sub	sp, #12
 8004552:	af00      	add	r7, sp, #0
 8004554:	6078      	str	r0, [r7, #4]
	return 1;
 8004556:	2301      	movs	r3, #1
}
 8004558:	4618      	mov	r0, r3
 800455a:	370c      	adds	r7, #12
 800455c:	46bd      	mov	sp, r7
 800455e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004562:	4770      	bx	lr

08004564 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8004564:	b480      	push	{r7}
 8004566:	b085      	sub	sp, #20
 8004568:	af00      	add	r7, sp, #0
 800456a:	60f8      	str	r0, [r7, #12]
 800456c:	60b9      	str	r1, [r7, #8]
 800456e:	607a      	str	r2, [r7, #4]
	return 0;
 8004570:	2300      	movs	r3, #0
}
 8004572:	4618      	mov	r0, r3
 8004574:	3714      	adds	r7, #20
 8004576:	46bd      	mov	sp, r7
 8004578:	f85d 7b04 	ldr.w	r7, [sp], #4
 800457c:	4770      	bx	lr
	...

08004580 <_sbrk>:
/**
 _sbrk
 Increase program data space. Malloc and related functions depend on this
**/
caddr_t _sbrk(int incr)
{
 8004580:	b580      	push	{r7, lr}
 8004582:	b084      	sub	sp, #16
 8004584:	af00      	add	r7, sp, #0
 8004586:	6078      	str	r0, [r7, #4]
	extern char end asm("end");
	static char *heap_end;
	char *prev_heap_end;

	if (heap_end == 0)
 8004588:	4b11      	ldr	r3, [pc, #68]	; (80045d0 <_sbrk+0x50>)
 800458a:	681b      	ldr	r3, [r3, #0]
 800458c:	2b00      	cmp	r3, #0
 800458e:	d102      	bne.n	8004596 <_sbrk+0x16>
		heap_end = &end;
 8004590:	4b0f      	ldr	r3, [pc, #60]	; (80045d0 <_sbrk+0x50>)
 8004592:	4a10      	ldr	r2, [pc, #64]	; (80045d4 <_sbrk+0x54>)
 8004594:	601a      	str	r2, [r3, #0]

	prev_heap_end = heap_end;
 8004596:	4b0e      	ldr	r3, [pc, #56]	; (80045d0 <_sbrk+0x50>)
 8004598:	681b      	ldr	r3, [r3, #0]
 800459a:	60fb      	str	r3, [r7, #12]
	if (heap_end + incr > stack_ptr)
 800459c:	4b0c      	ldr	r3, [pc, #48]	; (80045d0 <_sbrk+0x50>)
 800459e:	681a      	ldr	r2, [r3, #0]
 80045a0:	687b      	ldr	r3, [r7, #4]
 80045a2:	4413      	add	r3, r2
 80045a4:	466a      	mov	r2, sp
 80045a6:	4293      	cmp	r3, r2
 80045a8:	d907      	bls.n	80045ba <_sbrk+0x3a>
	{
		errno = ENOMEM;
 80045aa:	f000 f855 	bl	8004658 <__errno>
 80045ae:	4602      	mov	r2, r0
 80045b0:	230c      	movs	r3, #12
 80045b2:	6013      	str	r3, [r2, #0]
		return (caddr_t) -1;
 80045b4:	f04f 33ff 	mov.w	r3, #4294967295
 80045b8:	e006      	b.n	80045c8 <_sbrk+0x48>
	}

	heap_end += incr;
 80045ba:	4b05      	ldr	r3, [pc, #20]	; (80045d0 <_sbrk+0x50>)
 80045bc:	681a      	ldr	r2, [r3, #0]
 80045be:	687b      	ldr	r3, [r7, #4]
 80045c0:	4413      	add	r3, r2
 80045c2:	4a03      	ldr	r2, [pc, #12]	; (80045d0 <_sbrk+0x50>)
 80045c4:	6013      	str	r3, [r2, #0]

	return (caddr_t) prev_heap_end;
 80045c6:	68fb      	ldr	r3, [r7, #12]
}
 80045c8:	4618      	mov	r0, r3
 80045ca:	3710      	adds	r7, #16
 80045cc:	46bd      	mov	sp, r7
 80045ce:	bd80      	pop	{r7, pc}
 80045d0:	2000008c 	.word	0x2000008c
 80045d4:	200001e8 	.word	0x200001e8

080045d8 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80045d8:	b480      	push	{r7}
 80045da:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80045dc:	4b08      	ldr	r3, [pc, #32]	; (8004600 <SystemInit+0x28>)
 80045de:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80045e2:	4a07      	ldr	r2, [pc, #28]	; (8004600 <SystemInit+0x28>)
 80045e4:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80045e8:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 80045ec:	4b04      	ldr	r3, [pc, #16]	; (8004600 <SystemInit+0x28>)
 80045ee:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 80045f2:	609a      	str	r2, [r3, #8]
#endif
}
 80045f4:	bf00      	nop
 80045f6:	46bd      	mov	sp, r7
 80045f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045fc:	4770      	bx	lr
 80045fe:	bf00      	nop
 8004600:	e000ed00 	.word	0xe000ed00

08004604 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 8004604:	f8df d034 	ldr.w	sp, [pc, #52]	; 800463c <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 8004608:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 800460a:	e003      	b.n	8004614 <LoopCopyDataInit>

0800460c <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 800460c:	4b0c      	ldr	r3, [pc, #48]	; (8004640 <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 800460e:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 8004610:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 8004612:	3104      	adds	r1, #4

08004614 <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 8004614:	480b      	ldr	r0, [pc, #44]	; (8004644 <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 8004616:	4b0c      	ldr	r3, [pc, #48]	; (8004648 <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 8004618:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 800461a:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 800461c:	d3f6      	bcc.n	800460c <CopyDataInit>
  ldr  r2, =_sbss
 800461e:	4a0b      	ldr	r2, [pc, #44]	; (800464c <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 8004620:	e002      	b.n	8004628 <LoopFillZerobss>

08004622 <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 8004622:	2300      	movs	r3, #0
  str  r3, [r2], #4
 8004624:	f842 3b04 	str.w	r3, [r2], #4

08004628 <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 8004628:	4b09      	ldr	r3, [pc, #36]	; (8004650 <LoopFillZerobss+0x28>)
  cmp  r2, r3
 800462a:	429a      	cmp	r2, r3
  bcc  FillZerobss
 800462c:	d3f9      	bcc.n	8004622 <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 800462e:	f7ff ffd3 	bl	80045d8 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8004632:	f000 f817 	bl	8004664 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8004636:	f7ff fa37 	bl	8003aa8 <main>
  bx  lr    
 800463a:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 800463c:	20020000 	.word	0x20020000
  ldr  r3, =_sidata
 8004640:	08005b80 	.word	0x08005b80
  ldr  r0, =_sdata
 8004644:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 8004648:	20000070 	.word	0x20000070
  ldr  r2, =_sbss
 800464c:	20000070 	.word	0x20000070
  ldr  r3, = _ebss
 8004650:	200001e8 	.word	0x200001e8

08004654 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8004654:	e7fe      	b.n	8004654 <ADC_IRQHandler>
	...

08004658 <__errno>:
 8004658:	4b01      	ldr	r3, [pc, #4]	; (8004660 <__errno+0x8>)
 800465a:	6818      	ldr	r0, [r3, #0]
 800465c:	4770      	bx	lr
 800465e:	bf00      	nop
 8004660:	2000000c 	.word	0x2000000c

08004664 <__libc_init_array>:
 8004664:	b570      	push	{r4, r5, r6, lr}
 8004666:	4e0d      	ldr	r6, [pc, #52]	; (800469c <__libc_init_array+0x38>)
 8004668:	4c0d      	ldr	r4, [pc, #52]	; (80046a0 <__libc_init_array+0x3c>)
 800466a:	1ba4      	subs	r4, r4, r6
 800466c:	10a4      	asrs	r4, r4, #2
 800466e:	2500      	movs	r5, #0
 8004670:	42a5      	cmp	r5, r4
 8004672:	d109      	bne.n	8004688 <__libc_init_array+0x24>
 8004674:	4e0b      	ldr	r6, [pc, #44]	; (80046a4 <__libc_init_array+0x40>)
 8004676:	4c0c      	ldr	r4, [pc, #48]	; (80046a8 <__libc_init_array+0x44>)
 8004678:	f001 f92c 	bl	80058d4 <_init>
 800467c:	1ba4      	subs	r4, r4, r6
 800467e:	10a4      	asrs	r4, r4, #2
 8004680:	2500      	movs	r5, #0
 8004682:	42a5      	cmp	r5, r4
 8004684:	d105      	bne.n	8004692 <__libc_init_array+0x2e>
 8004686:	bd70      	pop	{r4, r5, r6, pc}
 8004688:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 800468c:	4798      	blx	r3
 800468e:	3501      	adds	r5, #1
 8004690:	e7ee      	b.n	8004670 <__libc_init_array+0xc>
 8004692:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8004696:	4798      	blx	r3
 8004698:	3501      	adds	r5, #1
 800469a:	e7f2      	b.n	8004682 <__libc_init_array+0x1e>
 800469c:	08005b78 	.word	0x08005b78
 80046a0:	08005b78 	.word	0x08005b78
 80046a4:	08005b78 	.word	0x08005b78
 80046a8:	08005b7c 	.word	0x08005b7c

080046ac <memset>:
 80046ac:	4402      	add	r2, r0
 80046ae:	4603      	mov	r3, r0
 80046b0:	4293      	cmp	r3, r2
 80046b2:	d100      	bne.n	80046b6 <memset+0xa>
 80046b4:	4770      	bx	lr
 80046b6:	f803 1b01 	strb.w	r1, [r3], #1
 80046ba:	e7f9      	b.n	80046b0 <memset+0x4>

080046bc <iprintf>:
 80046bc:	b40f      	push	{r0, r1, r2, r3}
 80046be:	4b0a      	ldr	r3, [pc, #40]	; (80046e8 <iprintf+0x2c>)
 80046c0:	b513      	push	{r0, r1, r4, lr}
 80046c2:	681c      	ldr	r4, [r3, #0]
 80046c4:	b124      	cbz	r4, 80046d0 <iprintf+0x14>
 80046c6:	69a3      	ldr	r3, [r4, #24]
 80046c8:	b913      	cbnz	r3, 80046d0 <iprintf+0x14>
 80046ca:	4620      	mov	r0, r4
 80046cc:	f000 fa42 	bl	8004b54 <__sinit>
 80046d0:	ab05      	add	r3, sp, #20
 80046d2:	9a04      	ldr	r2, [sp, #16]
 80046d4:	68a1      	ldr	r1, [r4, #8]
 80046d6:	9301      	str	r3, [sp, #4]
 80046d8:	4620      	mov	r0, r4
 80046da:	f000 fd4d 	bl	8005178 <_vfiprintf_r>
 80046de:	b002      	add	sp, #8
 80046e0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80046e4:	b004      	add	sp, #16
 80046e6:	4770      	bx	lr
 80046e8:	2000000c 	.word	0x2000000c

080046ec <_puts_r>:
 80046ec:	b570      	push	{r4, r5, r6, lr}
 80046ee:	460e      	mov	r6, r1
 80046f0:	4605      	mov	r5, r0
 80046f2:	b118      	cbz	r0, 80046fc <_puts_r+0x10>
 80046f4:	6983      	ldr	r3, [r0, #24]
 80046f6:	b90b      	cbnz	r3, 80046fc <_puts_r+0x10>
 80046f8:	f000 fa2c 	bl	8004b54 <__sinit>
 80046fc:	69ab      	ldr	r3, [r5, #24]
 80046fe:	68ac      	ldr	r4, [r5, #8]
 8004700:	b913      	cbnz	r3, 8004708 <_puts_r+0x1c>
 8004702:	4628      	mov	r0, r5
 8004704:	f000 fa26 	bl	8004b54 <__sinit>
 8004708:	4b23      	ldr	r3, [pc, #140]	; (8004798 <_puts_r+0xac>)
 800470a:	429c      	cmp	r4, r3
 800470c:	d117      	bne.n	800473e <_puts_r+0x52>
 800470e:	686c      	ldr	r4, [r5, #4]
 8004710:	89a3      	ldrh	r3, [r4, #12]
 8004712:	071b      	lsls	r3, r3, #28
 8004714:	d51d      	bpl.n	8004752 <_puts_r+0x66>
 8004716:	6923      	ldr	r3, [r4, #16]
 8004718:	b1db      	cbz	r3, 8004752 <_puts_r+0x66>
 800471a:	3e01      	subs	r6, #1
 800471c:	68a3      	ldr	r3, [r4, #8]
 800471e:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 8004722:	3b01      	subs	r3, #1
 8004724:	60a3      	str	r3, [r4, #8]
 8004726:	b9e9      	cbnz	r1, 8004764 <_puts_r+0x78>
 8004728:	2b00      	cmp	r3, #0
 800472a:	da2e      	bge.n	800478a <_puts_r+0x9e>
 800472c:	4622      	mov	r2, r4
 800472e:	210a      	movs	r1, #10
 8004730:	4628      	mov	r0, r5
 8004732:	f000 f85f 	bl	80047f4 <__swbuf_r>
 8004736:	3001      	adds	r0, #1
 8004738:	d011      	beq.n	800475e <_puts_r+0x72>
 800473a:	200a      	movs	r0, #10
 800473c:	e011      	b.n	8004762 <_puts_r+0x76>
 800473e:	4b17      	ldr	r3, [pc, #92]	; (800479c <_puts_r+0xb0>)
 8004740:	429c      	cmp	r4, r3
 8004742:	d101      	bne.n	8004748 <_puts_r+0x5c>
 8004744:	68ac      	ldr	r4, [r5, #8]
 8004746:	e7e3      	b.n	8004710 <_puts_r+0x24>
 8004748:	4b15      	ldr	r3, [pc, #84]	; (80047a0 <_puts_r+0xb4>)
 800474a:	429c      	cmp	r4, r3
 800474c:	bf08      	it	eq
 800474e:	68ec      	ldreq	r4, [r5, #12]
 8004750:	e7de      	b.n	8004710 <_puts_r+0x24>
 8004752:	4621      	mov	r1, r4
 8004754:	4628      	mov	r0, r5
 8004756:	f000 f89f 	bl	8004898 <__swsetup_r>
 800475a:	2800      	cmp	r0, #0
 800475c:	d0dd      	beq.n	800471a <_puts_r+0x2e>
 800475e:	f04f 30ff 	mov.w	r0, #4294967295
 8004762:	bd70      	pop	{r4, r5, r6, pc}
 8004764:	2b00      	cmp	r3, #0
 8004766:	da04      	bge.n	8004772 <_puts_r+0x86>
 8004768:	69a2      	ldr	r2, [r4, #24]
 800476a:	429a      	cmp	r2, r3
 800476c:	dc06      	bgt.n	800477c <_puts_r+0x90>
 800476e:	290a      	cmp	r1, #10
 8004770:	d004      	beq.n	800477c <_puts_r+0x90>
 8004772:	6823      	ldr	r3, [r4, #0]
 8004774:	1c5a      	adds	r2, r3, #1
 8004776:	6022      	str	r2, [r4, #0]
 8004778:	7019      	strb	r1, [r3, #0]
 800477a:	e7cf      	b.n	800471c <_puts_r+0x30>
 800477c:	4622      	mov	r2, r4
 800477e:	4628      	mov	r0, r5
 8004780:	f000 f838 	bl	80047f4 <__swbuf_r>
 8004784:	3001      	adds	r0, #1
 8004786:	d1c9      	bne.n	800471c <_puts_r+0x30>
 8004788:	e7e9      	b.n	800475e <_puts_r+0x72>
 800478a:	6823      	ldr	r3, [r4, #0]
 800478c:	200a      	movs	r0, #10
 800478e:	1c5a      	adds	r2, r3, #1
 8004790:	6022      	str	r2, [r4, #0]
 8004792:	7018      	strb	r0, [r3, #0]
 8004794:	e7e5      	b.n	8004762 <_puts_r+0x76>
 8004796:	bf00      	nop
 8004798:	08005afc 	.word	0x08005afc
 800479c:	08005b1c 	.word	0x08005b1c
 80047a0:	08005adc 	.word	0x08005adc

080047a4 <puts>:
 80047a4:	4b02      	ldr	r3, [pc, #8]	; (80047b0 <puts+0xc>)
 80047a6:	4601      	mov	r1, r0
 80047a8:	6818      	ldr	r0, [r3, #0]
 80047aa:	f7ff bf9f 	b.w	80046ec <_puts_r>
 80047ae:	bf00      	nop
 80047b0:	2000000c 	.word	0x2000000c

080047b4 <siprintf>:
 80047b4:	b40e      	push	{r1, r2, r3}
 80047b6:	b500      	push	{lr}
 80047b8:	b09c      	sub	sp, #112	; 0x70
 80047ba:	ab1d      	add	r3, sp, #116	; 0x74
 80047bc:	9002      	str	r0, [sp, #8]
 80047be:	9006      	str	r0, [sp, #24]
 80047c0:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 80047c4:	4809      	ldr	r0, [pc, #36]	; (80047ec <siprintf+0x38>)
 80047c6:	9107      	str	r1, [sp, #28]
 80047c8:	9104      	str	r1, [sp, #16]
 80047ca:	4909      	ldr	r1, [pc, #36]	; (80047f0 <siprintf+0x3c>)
 80047cc:	f853 2b04 	ldr.w	r2, [r3], #4
 80047d0:	9105      	str	r1, [sp, #20]
 80047d2:	6800      	ldr	r0, [r0, #0]
 80047d4:	9301      	str	r3, [sp, #4]
 80047d6:	a902      	add	r1, sp, #8
 80047d8:	f000 fbac 	bl	8004f34 <_svfiprintf_r>
 80047dc:	9b02      	ldr	r3, [sp, #8]
 80047de:	2200      	movs	r2, #0
 80047e0:	701a      	strb	r2, [r3, #0]
 80047e2:	b01c      	add	sp, #112	; 0x70
 80047e4:	f85d eb04 	ldr.w	lr, [sp], #4
 80047e8:	b003      	add	sp, #12
 80047ea:	4770      	bx	lr
 80047ec:	2000000c 	.word	0x2000000c
 80047f0:	ffff0208 	.word	0xffff0208

080047f4 <__swbuf_r>:
 80047f4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80047f6:	460e      	mov	r6, r1
 80047f8:	4614      	mov	r4, r2
 80047fa:	4605      	mov	r5, r0
 80047fc:	b118      	cbz	r0, 8004806 <__swbuf_r+0x12>
 80047fe:	6983      	ldr	r3, [r0, #24]
 8004800:	b90b      	cbnz	r3, 8004806 <__swbuf_r+0x12>
 8004802:	f000 f9a7 	bl	8004b54 <__sinit>
 8004806:	4b21      	ldr	r3, [pc, #132]	; (800488c <__swbuf_r+0x98>)
 8004808:	429c      	cmp	r4, r3
 800480a:	d12a      	bne.n	8004862 <__swbuf_r+0x6e>
 800480c:	686c      	ldr	r4, [r5, #4]
 800480e:	69a3      	ldr	r3, [r4, #24]
 8004810:	60a3      	str	r3, [r4, #8]
 8004812:	89a3      	ldrh	r3, [r4, #12]
 8004814:	071a      	lsls	r2, r3, #28
 8004816:	d52e      	bpl.n	8004876 <__swbuf_r+0x82>
 8004818:	6923      	ldr	r3, [r4, #16]
 800481a:	b363      	cbz	r3, 8004876 <__swbuf_r+0x82>
 800481c:	6923      	ldr	r3, [r4, #16]
 800481e:	6820      	ldr	r0, [r4, #0]
 8004820:	1ac0      	subs	r0, r0, r3
 8004822:	6963      	ldr	r3, [r4, #20]
 8004824:	b2f6      	uxtb	r6, r6
 8004826:	4283      	cmp	r3, r0
 8004828:	4637      	mov	r7, r6
 800482a:	dc04      	bgt.n	8004836 <__swbuf_r+0x42>
 800482c:	4621      	mov	r1, r4
 800482e:	4628      	mov	r0, r5
 8004830:	f000 f926 	bl	8004a80 <_fflush_r>
 8004834:	bb28      	cbnz	r0, 8004882 <__swbuf_r+0x8e>
 8004836:	68a3      	ldr	r3, [r4, #8]
 8004838:	3b01      	subs	r3, #1
 800483a:	60a3      	str	r3, [r4, #8]
 800483c:	6823      	ldr	r3, [r4, #0]
 800483e:	1c5a      	adds	r2, r3, #1
 8004840:	6022      	str	r2, [r4, #0]
 8004842:	701e      	strb	r6, [r3, #0]
 8004844:	6963      	ldr	r3, [r4, #20]
 8004846:	3001      	adds	r0, #1
 8004848:	4283      	cmp	r3, r0
 800484a:	d004      	beq.n	8004856 <__swbuf_r+0x62>
 800484c:	89a3      	ldrh	r3, [r4, #12]
 800484e:	07db      	lsls	r3, r3, #31
 8004850:	d519      	bpl.n	8004886 <__swbuf_r+0x92>
 8004852:	2e0a      	cmp	r6, #10
 8004854:	d117      	bne.n	8004886 <__swbuf_r+0x92>
 8004856:	4621      	mov	r1, r4
 8004858:	4628      	mov	r0, r5
 800485a:	f000 f911 	bl	8004a80 <_fflush_r>
 800485e:	b190      	cbz	r0, 8004886 <__swbuf_r+0x92>
 8004860:	e00f      	b.n	8004882 <__swbuf_r+0x8e>
 8004862:	4b0b      	ldr	r3, [pc, #44]	; (8004890 <__swbuf_r+0x9c>)
 8004864:	429c      	cmp	r4, r3
 8004866:	d101      	bne.n	800486c <__swbuf_r+0x78>
 8004868:	68ac      	ldr	r4, [r5, #8]
 800486a:	e7d0      	b.n	800480e <__swbuf_r+0x1a>
 800486c:	4b09      	ldr	r3, [pc, #36]	; (8004894 <__swbuf_r+0xa0>)
 800486e:	429c      	cmp	r4, r3
 8004870:	bf08      	it	eq
 8004872:	68ec      	ldreq	r4, [r5, #12]
 8004874:	e7cb      	b.n	800480e <__swbuf_r+0x1a>
 8004876:	4621      	mov	r1, r4
 8004878:	4628      	mov	r0, r5
 800487a:	f000 f80d 	bl	8004898 <__swsetup_r>
 800487e:	2800      	cmp	r0, #0
 8004880:	d0cc      	beq.n	800481c <__swbuf_r+0x28>
 8004882:	f04f 37ff 	mov.w	r7, #4294967295
 8004886:	4638      	mov	r0, r7
 8004888:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800488a:	bf00      	nop
 800488c:	08005afc 	.word	0x08005afc
 8004890:	08005b1c 	.word	0x08005b1c
 8004894:	08005adc 	.word	0x08005adc

08004898 <__swsetup_r>:
 8004898:	4b32      	ldr	r3, [pc, #200]	; (8004964 <__swsetup_r+0xcc>)
 800489a:	b570      	push	{r4, r5, r6, lr}
 800489c:	681d      	ldr	r5, [r3, #0]
 800489e:	4606      	mov	r6, r0
 80048a0:	460c      	mov	r4, r1
 80048a2:	b125      	cbz	r5, 80048ae <__swsetup_r+0x16>
 80048a4:	69ab      	ldr	r3, [r5, #24]
 80048a6:	b913      	cbnz	r3, 80048ae <__swsetup_r+0x16>
 80048a8:	4628      	mov	r0, r5
 80048aa:	f000 f953 	bl	8004b54 <__sinit>
 80048ae:	4b2e      	ldr	r3, [pc, #184]	; (8004968 <__swsetup_r+0xd0>)
 80048b0:	429c      	cmp	r4, r3
 80048b2:	d10f      	bne.n	80048d4 <__swsetup_r+0x3c>
 80048b4:	686c      	ldr	r4, [r5, #4]
 80048b6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80048ba:	b29a      	uxth	r2, r3
 80048bc:	0715      	lsls	r5, r2, #28
 80048be:	d42c      	bmi.n	800491a <__swsetup_r+0x82>
 80048c0:	06d0      	lsls	r0, r2, #27
 80048c2:	d411      	bmi.n	80048e8 <__swsetup_r+0x50>
 80048c4:	2209      	movs	r2, #9
 80048c6:	6032      	str	r2, [r6, #0]
 80048c8:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80048cc:	81a3      	strh	r3, [r4, #12]
 80048ce:	f04f 30ff 	mov.w	r0, #4294967295
 80048d2:	e03e      	b.n	8004952 <__swsetup_r+0xba>
 80048d4:	4b25      	ldr	r3, [pc, #148]	; (800496c <__swsetup_r+0xd4>)
 80048d6:	429c      	cmp	r4, r3
 80048d8:	d101      	bne.n	80048de <__swsetup_r+0x46>
 80048da:	68ac      	ldr	r4, [r5, #8]
 80048dc:	e7eb      	b.n	80048b6 <__swsetup_r+0x1e>
 80048de:	4b24      	ldr	r3, [pc, #144]	; (8004970 <__swsetup_r+0xd8>)
 80048e0:	429c      	cmp	r4, r3
 80048e2:	bf08      	it	eq
 80048e4:	68ec      	ldreq	r4, [r5, #12]
 80048e6:	e7e6      	b.n	80048b6 <__swsetup_r+0x1e>
 80048e8:	0751      	lsls	r1, r2, #29
 80048ea:	d512      	bpl.n	8004912 <__swsetup_r+0x7a>
 80048ec:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80048ee:	b141      	cbz	r1, 8004902 <__swsetup_r+0x6a>
 80048f0:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80048f4:	4299      	cmp	r1, r3
 80048f6:	d002      	beq.n	80048fe <__swsetup_r+0x66>
 80048f8:	4630      	mov	r0, r6
 80048fa:	f000 fa19 	bl	8004d30 <_free_r>
 80048fe:	2300      	movs	r3, #0
 8004900:	6363      	str	r3, [r4, #52]	; 0x34
 8004902:	89a3      	ldrh	r3, [r4, #12]
 8004904:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8004908:	81a3      	strh	r3, [r4, #12]
 800490a:	2300      	movs	r3, #0
 800490c:	6063      	str	r3, [r4, #4]
 800490e:	6923      	ldr	r3, [r4, #16]
 8004910:	6023      	str	r3, [r4, #0]
 8004912:	89a3      	ldrh	r3, [r4, #12]
 8004914:	f043 0308 	orr.w	r3, r3, #8
 8004918:	81a3      	strh	r3, [r4, #12]
 800491a:	6923      	ldr	r3, [r4, #16]
 800491c:	b94b      	cbnz	r3, 8004932 <__swsetup_r+0x9a>
 800491e:	89a3      	ldrh	r3, [r4, #12]
 8004920:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8004924:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8004928:	d003      	beq.n	8004932 <__swsetup_r+0x9a>
 800492a:	4621      	mov	r1, r4
 800492c:	4630      	mov	r0, r6
 800492e:	f000 f9bf 	bl	8004cb0 <__smakebuf_r>
 8004932:	89a2      	ldrh	r2, [r4, #12]
 8004934:	f012 0301 	ands.w	r3, r2, #1
 8004938:	d00c      	beq.n	8004954 <__swsetup_r+0xbc>
 800493a:	2300      	movs	r3, #0
 800493c:	60a3      	str	r3, [r4, #8]
 800493e:	6963      	ldr	r3, [r4, #20]
 8004940:	425b      	negs	r3, r3
 8004942:	61a3      	str	r3, [r4, #24]
 8004944:	6923      	ldr	r3, [r4, #16]
 8004946:	b953      	cbnz	r3, 800495e <__swsetup_r+0xc6>
 8004948:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800494c:	f013 0080 	ands.w	r0, r3, #128	; 0x80
 8004950:	d1ba      	bne.n	80048c8 <__swsetup_r+0x30>
 8004952:	bd70      	pop	{r4, r5, r6, pc}
 8004954:	0792      	lsls	r2, r2, #30
 8004956:	bf58      	it	pl
 8004958:	6963      	ldrpl	r3, [r4, #20]
 800495a:	60a3      	str	r3, [r4, #8]
 800495c:	e7f2      	b.n	8004944 <__swsetup_r+0xac>
 800495e:	2000      	movs	r0, #0
 8004960:	e7f7      	b.n	8004952 <__swsetup_r+0xba>
 8004962:	bf00      	nop
 8004964:	2000000c 	.word	0x2000000c
 8004968:	08005afc 	.word	0x08005afc
 800496c:	08005b1c 	.word	0x08005b1c
 8004970:	08005adc 	.word	0x08005adc

08004974 <__sflush_r>:
 8004974:	898a      	ldrh	r2, [r1, #12]
 8004976:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800497a:	4605      	mov	r5, r0
 800497c:	0710      	lsls	r0, r2, #28
 800497e:	460c      	mov	r4, r1
 8004980:	d458      	bmi.n	8004a34 <__sflush_r+0xc0>
 8004982:	684b      	ldr	r3, [r1, #4]
 8004984:	2b00      	cmp	r3, #0
 8004986:	dc05      	bgt.n	8004994 <__sflush_r+0x20>
 8004988:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800498a:	2b00      	cmp	r3, #0
 800498c:	dc02      	bgt.n	8004994 <__sflush_r+0x20>
 800498e:	2000      	movs	r0, #0
 8004990:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8004994:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8004996:	2e00      	cmp	r6, #0
 8004998:	d0f9      	beq.n	800498e <__sflush_r+0x1a>
 800499a:	2300      	movs	r3, #0
 800499c:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 80049a0:	682f      	ldr	r7, [r5, #0]
 80049a2:	6a21      	ldr	r1, [r4, #32]
 80049a4:	602b      	str	r3, [r5, #0]
 80049a6:	d032      	beq.n	8004a0e <__sflush_r+0x9a>
 80049a8:	6d60      	ldr	r0, [r4, #84]	; 0x54
 80049aa:	89a3      	ldrh	r3, [r4, #12]
 80049ac:	075a      	lsls	r2, r3, #29
 80049ae:	d505      	bpl.n	80049bc <__sflush_r+0x48>
 80049b0:	6863      	ldr	r3, [r4, #4]
 80049b2:	1ac0      	subs	r0, r0, r3
 80049b4:	6b63      	ldr	r3, [r4, #52]	; 0x34
 80049b6:	b10b      	cbz	r3, 80049bc <__sflush_r+0x48>
 80049b8:	6c23      	ldr	r3, [r4, #64]	; 0x40
 80049ba:	1ac0      	subs	r0, r0, r3
 80049bc:	2300      	movs	r3, #0
 80049be:	4602      	mov	r2, r0
 80049c0:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 80049c2:	6a21      	ldr	r1, [r4, #32]
 80049c4:	4628      	mov	r0, r5
 80049c6:	47b0      	blx	r6
 80049c8:	1c43      	adds	r3, r0, #1
 80049ca:	89a3      	ldrh	r3, [r4, #12]
 80049cc:	d106      	bne.n	80049dc <__sflush_r+0x68>
 80049ce:	6829      	ldr	r1, [r5, #0]
 80049d0:	291d      	cmp	r1, #29
 80049d2:	d848      	bhi.n	8004a66 <__sflush_r+0xf2>
 80049d4:	4a29      	ldr	r2, [pc, #164]	; (8004a7c <__sflush_r+0x108>)
 80049d6:	40ca      	lsrs	r2, r1
 80049d8:	07d6      	lsls	r6, r2, #31
 80049da:	d544      	bpl.n	8004a66 <__sflush_r+0xf2>
 80049dc:	2200      	movs	r2, #0
 80049de:	6062      	str	r2, [r4, #4]
 80049e0:	04d9      	lsls	r1, r3, #19
 80049e2:	6922      	ldr	r2, [r4, #16]
 80049e4:	6022      	str	r2, [r4, #0]
 80049e6:	d504      	bpl.n	80049f2 <__sflush_r+0x7e>
 80049e8:	1c42      	adds	r2, r0, #1
 80049ea:	d101      	bne.n	80049f0 <__sflush_r+0x7c>
 80049ec:	682b      	ldr	r3, [r5, #0]
 80049ee:	b903      	cbnz	r3, 80049f2 <__sflush_r+0x7e>
 80049f0:	6560      	str	r0, [r4, #84]	; 0x54
 80049f2:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80049f4:	602f      	str	r7, [r5, #0]
 80049f6:	2900      	cmp	r1, #0
 80049f8:	d0c9      	beq.n	800498e <__sflush_r+0x1a>
 80049fa:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80049fe:	4299      	cmp	r1, r3
 8004a00:	d002      	beq.n	8004a08 <__sflush_r+0x94>
 8004a02:	4628      	mov	r0, r5
 8004a04:	f000 f994 	bl	8004d30 <_free_r>
 8004a08:	2000      	movs	r0, #0
 8004a0a:	6360      	str	r0, [r4, #52]	; 0x34
 8004a0c:	e7c0      	b.n	8004990 <__sflush_r+0x1c>
 8004a0e:	2301      	movs	r3, #1
 8004a10:	4628      	mov	r0, r5
 8004a12:	47b0      	blx	r6
 8004a14:	1c41      	adds	r1, r0, #1
 8004a16:	d1c8      	bne.n	80049aa <__sflush_r+0x36>
 8004a18:	682b      	ldr	r3, [r5, #0]
 8004a1a:	2b00      	cmp	r3, #0
 8004a1c:	d0c5      	beq.n	80049aa <__sflush_r+0x36>
 8004a1e:	2b1d      	cmp	r3, #29
 8004a20:	d001      	beq.n	8004a26 <__sflush_r+0xb2>
 8004a22:	2b16      	cmp	r3, #22
 8004a24:	d101      	bne.n	8004a2a <__sflush_r+0xb6>
 8004a26:	602f      	str	r7, [r5, #0]
 8004a28:	e7b1      	b.n	800498e <__sflush_r+0x1a>
 8004a2a:	89a3      	ldrh	r3, [r4, #12]
 8004a2c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8004a30:	81a3      	strh	r3, [r4, #12]
 8004a32:	e7ad      	b.n	8004990 <__sflush_r+0x1c>
 8004a34:	690f      	ldr	r7, [r1, #16]
 8004a36:	2f00      	cmp	r7, #0
 8004a38:	d0a9      	beq.n	800498e <__sflush_r+0x1a>
 8004a3a:	0793      	lsls	r3, r2, #30
 8004a3c:	680e      	ldr	r6, [r1, #0]
 8004a3e:	bf08      	it	eq
 8004a40:	694b      	ldreq	r3, [r1, #20]
 8004a42:	600f      	str	r7, [r1, #0]
 8004a44:	bf18      	it	ne
 8004a46:	2300      	movne	r3, #0
 8004a48:	eba6 0807 	sub.w	r8, r6, r7
 8004a4c:	608b      	str	r3, [r1, #8]
 8004a4e:	f1b8 0f00 	cmp.w	r8, #0
 8004a52:	dd9c      	ble.n	800498e <__sflush_r+0x1a>
 8004a54:	4643      	mov	r3, r8
 8004a56:	463a      	mov	r2, r7
 8004a58:	6a21      	ldr	r1, [r4, #32]
 8004a5a:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8004a5c:	4628      	mov	r0, r5
 8004a5e:	47b0      	blx	r6
 8004a60:	2800      	cmp	r0, #0
 8004a62:	dc06      	bgt.n	8004a72 <__sflush_r+0xfe>
 8004a64:	89a3      	ldrh	r3, [r4, #12]
 8004a66:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8004a6a:	81a3      	strh	r3, [r4, #12]
 8004a6c:	f04f 30ff 	mov.w	r0, #4294967295
 8004a70:	e78e      	b.n	8004990 <__sflush_r+0x1c>
 8004a72:	4407      	add	r7, r0
 8004a74:	eba8 0800 	sub.w	r8, r8, r0
 8004a78:	e7e9      	b.n	8004a4e <__sflush_r+0xda>
 8004a7a:	bf00      	nop
 8004a7c:	20400001 	.word	0x20400001

08004a80 <_fflush_r>:
 8004a80:	b538      	push	{r3, r4, r5, lr}
 8004a82:	690b      	ldr	r3, [r1, #16]
 8004a84:	4605      	mov	r5, r0
 8004a86:	460c      	mov	r4, r1
 8004a88:	b1db      	cbz	r3, 8004ac2 <_fflush_r+0x42>
 8004a8a:	b118      	cbz	r0, 8004a94 <_fflush_r+0x14>
 8004a8c:	6983      	ldr	r3, [r0, #24]
 8004a8e:	b90b      	cbnz	r3, 8004a94 <_fflush_r+0x14>
 8004a90:	f000 f860 	bl	8004b54 <__sinit>
 8004a94:	4b0c      	ldr	r3, [pc, #48]	; (8004ac8 <_fflush_r+0x48>)
 8004a96:	429c      	cmp	r4, r3
 8004a98:	d109      	bne.n	8004aae <_fflush_r+0x2e>
 8004a9a:	686c      	ldr	r4, [r5, #4]
 8004a9c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8004aa0:	b17b      	cbz	r3, 8004ac2 <_fflush_r+0x42>
 8004aa2:	4621      	mov	r1, r4
 8004aa4:	4628      	mov	r0, r5
 8004aa6:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8004aaa:	f7ff bf63 	b.w	8004974 <__sflush_r>
 8004aae:	4b07      	ldr	r3, [pc, #28]	; (8004acc <_fflush_r+0x4c>)
 8004ab0:	429c      	cmp	r4, r3
 8004ab2:	d101      	bne.n	8004ab8 <_fflush_r+0x38>
 8004ab4:	68ac      	ldr	r4, [r5, #8]
 8004ab6:	e7f1      	b.n	8004a9c <_fflush_r+0x1c>
 8004ab8:	4b05      	ldr	r3, [pc, #20]	; (8004ad0 <_fflush_r+0x50>)
 8004aba:	429c      	cmp	r4, r3
 8004abc:	bf08      	it	eq
 8004abe:	68ec      	ldreq	r4, [r5, #12]
 8004ac0:	e7ec      	b.n	8004a9c <_fflush_r+0x1c>
 8004ac2:	2000      	movs	r0, #0
 8004ac4:	bd38      	pop	{r3, r4, r5, pc}
 8004ac6:	bf00      	nop
 8004ac8:	08005afc 	.word	0x08005afc
 8004acc:	08005b1c 	.word	0x08005b1c
 8004ad0:	08005adc 	.word	0x08005adc

08004ad4 <std>:
 8004ad4:	2300      	movs	r3, #0
 8004ad6:	b510      	push	{r4, lr}
 8004ad8:	4604      	mov	r4, r0
 8004ada:	e9c0 3300 	strd	r3, r3, [r0]
 8004ade:	6083      	str	r3, [r0, #8]
 8004ae0:	8181      	strh	r1, [r0, #12]
 8004ae2:	6643      	str	r3, [r0, #100]	; 0x64
 8004ae4:	81c2      	strh	r2, [r0, #14]
 8004ae6:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8004aea:	6183      	str	r3, [r0, #24]
 8004aec:	4619      	mov	r1, r3
 8004aee:	2208      	movs	r2, #8
 8004af0:	305c      	adds	r0, #92	; 0x5c
 8004af2:	f7ff fddb 	bl	80046ac <memset>
 8004af6:	4b05      	ldr	r3, [pc, #20]	; (8004b0c <std+0x38>)
 8004af8:	6263      	str	r3, [r4, #36]	; 0x24
 8004afa:	4b05      	ldr	r3, [pc, #20]	; (8004b10 <std+0x3c>)
 8004afc:	62a3      	str	r3, [r4, #40]	; 0x28
 8004afe:	4b05      	ldr	r3, [pc, #20]	; (8004b14 <std+0x40>)
 8004b00:	62e3      	str	r3, [r4, #44]	; 0x2c
 8004b02:	4b05      	ldr	r3, [pc, #20]	; (8004b18 <std+0x44>)
 8004b04:	6224      	str	r4, [r4, #32]
 8004b06:	6323      	str	r3, [r4, #48]	; 0x30
 8004b08:	bd10      	pop	{r4, pc}
 8004b0a:	bf00      	nop
 8004b0c:	080056d5 	.word	0x080056d5
 8004b10:	080056f7 	.word	0x080056f7
 8004b14:	0800572f 	.word	0x0800572f
 8004b18:	08005753 	.word	0x08005753

08004b1c <_cleanup_r>:
 8004b1c:	4901      	ldr	r1, [pc, #4]	; (8004b24 <_cleanup_r+0x8>)
 8004b1e:	f000 b885 	b.w	8004c2c <_fwalk_reent>
 8004b22:	bf00      	nop
 8004b24:	08004a81 	.word	0x08004a81

08004b28 <__sfmoreglue>:
 8004b28:	b570      	push	{r4, r5, r6, lr}
 8004b2a:	1e4a      	subs	r2, r1, #1
 8004b2c:	2568      	movs	r5, #104	; 0x68
 8004b2e:	4355      	muls	r5, r2
 8004b30:	460e      	mov	r6, r1
 8004b32:	f105 0174 	add.w	r1, r5, #116	; 0x74
 8004b36:	f000 f949 	bl	8004dcc <_malloc_r>
 8004b3a:	4604      	mov	r4, r0
 8004b3c:	b140      	cbz	r0, 8004b50 <__sfmoreglue+0x28>
 8004b3e:	2100      	movs	r1, #0
 8004b40:	e9c0 1600 	strd	r1, r6, [r0]
 8004b44:	300c      	adds	r0, #12
 8004b46:	60a0      	str	r0, [r4, #8]
 8004b48:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8004b4c:	f7ff fdae 	bl	80046ac <memset>
 8004b50:	4620      	mov	r0, r4
 8004b52:	bd70      	pop	{r4, r5, r6, pc}

08004b54 <__sinit>:
 8004b54:	6983      	ldr	r3, [r0, #24]
 8004b56:	b510      	push	{r4, lr}
 8004b58:	4604      	mov	r4, r0
 8004b5a:	bb33      	cbnz	r3, 8004baa <__sinit+0x56>
 8004b5c:	e9c0 3312 	strd	r3, r3, [r0, #72]	; 0x48
 8004b60:	6503      	str	r3, [r0, #80]	; 0x50
 8004b62:	4b12      	ldr	r3, [pc, #72]	; (8004bac <__sinit+0x58>)
 8004b64:	4a12      	ldr	r2, [pc, #72]	; (8004bb0 <__sinit+0x5c>)
 8004b66:	681b      	ldr	r3, [r3, #0]
 8004b68:	6282      	str	r2, [r0, #40]	; 0x28
 8004b6a:	4298      	cmp	r0, r3
 8004b6c:	bf04      	itt	eq
 8004b6e:	2301      	moveq	r3, #1
 8004b70:	6183      	streq	r3, [r0, #24]
 8004b72:	f000 f81f 	bl	8004bb4 <__sfp>
 8004b76:	6060      	str	r0, [r4, #4]
 8004b78:	4620      	mov	r0, r4
 8004b7a:	f000 f81b 	bl	8004bb4 <__sfp>
 8004b7e:	60a0      	str	r0, [r4, #8]
 8004b80:	4620      	mov	r0, r4
 8004b82:	f000 f817 	bl	8004bb4 <__sfp>
 8004b86:	2200      	movs	r2, #0
 8004b88:	60e0      	str	r0, [r4, #12]
 8004b8a:	2104      	movs	r1, #4
 8004b8c:	6860      	ldr	r0, [r4, #4]
 8004b8e:	f7ff ffa1 	bl	8004ad4 <std>
 8004b92:	2201      	movs	r2, #1
 8004b94:	2109      	movs	r1, #9
 8004b96:	68a0      	ldr	r0, [r4, #8]
 8004b98:	f7ff ff9c 	bl	8004ad4 <std>
 8004b9c:	2202      	movs	r2, #2
 8004b9e:	2112      	movs	r1, #18
 8004ba0:	68e0      	ldr	r0, [r4, #12]
 8004ba2:	f7ff ff97 	bl	8004ad4 <std>
 8004ba6:	2301      	movs	r3, #1
 8004ba8:	61a3      	str	r3, [r4, #24]
 8004baa:	bd10      	pop	{r4, pc}
 8004bac:	08005ad8 	.word	0x08005ad8
 8004bb0:	08004b1d 	.word	0x08004b1d

08004bb4 <__sfp>:
 8004bb4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004bb6:	4b1b      	ldr	r3, [pc, #108]	; (8004c24 <__sfp+0x70>)
 8004bb8:	681e      	ldr	r6, [r3, #0]
 8004bba:	69b3      	ldr	r3, [r6, #24]
 8004bbc:	4607      	mov	r7, r0
 8004bbe:	b913      	cbnz	r3, 8004bc6 <__sfp+0x12>
 8004bc0:	4630      	mov	r0, r6
 8004bc2:	f7ff ffc7 	bl	8004b54 <__sinit>
 8004bc6:	3648      	adds	r6, #72	; 0x48
 8004bc8:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 8004bcc:	3b01      	subs	r3, #1
 8004bce:	d503      	bpl.n	8004bd8 <__sfp+0x24>
 8004bd0:	6833      	ldr	r3, [r6, #0]
 8004bd2:	b133      	cbz	r3, 8004be2 <__sfp+0x2e>
 8004bd4:	6836      	ldr	r6, [r6, #0]
 8004bd6:	e7f7      	b.n	8004bc8 <__sfp+0x14>
 8004bd8:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8004bdc:	b16d      	cbz	r5, 8004bfa <__sfp+0x46>
 8004bde:	3468      	adds	r4, #104	; 0x68
 8004be0:	e7f4      	b.n	8004bcc <__sfp+0x18>
 8004be2:	2104      	movs	r1, #4
 8004be4:	4638      	mov	r0, r7
 8004be6:	f7ff ff9f 	bl	8004b28 <__sfmoreglue>
 8004bea:	6030      	str	r0, [r6, #0]
 8004bec:	2800      	cmp	r0, #0
 8004bee:	d1f1      	bne.n	8004bd4 <__sfp+0x20>
 8004bf0:	230c      	movs	r3, #12
 8004bf2:	603b      	str	r3, [r7, #0]
 8004bf4:	4604      	mov	r4, r0
 8004bf6:	4620      	mov	r0, r4
 8004bf8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8004bfa:	4b0b      	ldr	r3, [pc, #44]	; (8004c28 <__sfp+0x74>)
 8004bfc:	6665      	str	r5, [r4, #100]	; 0x64
 8004bfe:	e9c4 5500 	strd	r5, r5, [r4]
 8004c02:	60a5      	str	r5, [r4, #8]
 8004c04:	e9c4 3503 	strd	r3, r5, [r4, #12]
 8004c08:	e9c4 5505 	strd	r5, r5, [r4, #20]
 8004c0c:	2208      	movs	r2, #8
 8004c0e:	4629      	mov	r1, r5
 8004c10:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8004c14:	f7ff fd4a 	bl	80046ac <memset>
 8004c18:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8004c1c:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 8004c20:	e7e9      	b.n	8004bf6 <__sfp+0x42>
 8004c22:	bf00      	nop
 8004c24:	08005ad8 	.word	0x08005ad8
 8004c28:	ffff0001 	.word	0xffff0001

08004c2c <_fwalk_reent>:
 8004c2c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8004c30:	4680      	mov	r8, r0
 8004c32:	4689      	mov	r9, r1
 8004c34:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8004c38:	2600      	movs	r6, #0
 8004c3a:	b914      	cbnz	r4, 8004c42 <_fwalk_reent+0x16>
 8004c3c:	4630      	mov	r0, r6
 8004c3e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8004c42:	e9d4 7501 	ldrd	r7, r5, [r4, #4]
 8004c46:	3f01      	subs	r7, #1
 8004c48:	d501      	bpl.n	8004c4e <_fwalk_reent+0x22>
 8004c4a:	6824      	ldr	r4, [r4, #0]
 8004c4c:	e7f5      	b.n	8004c3a <_fwalk_reent+0xe>
 8004c4e:	89ab      	ldrh	r3, [r5, #12]
 8004c50:	2b01      	cmp	r3, #1
 8004c52:	d907      	bls.n	8004c64 <_fwalk_reent+0x38>
 8004c54:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8004c58:	3301      	adds	r3, #1
 8004c5a:	d003      	beq.n	8004c64 <_fwalk_reent+0x38>
 8004c5c:	4629      	mov	r1, r5
 8004c5e:	4640      	mov	r0, r8
 8004c60:	47c8      	blx	r9
 8004c62:	4306      	orrs	r6, r0
 8004c64:	3568      	adds	r5, #104	; 0x68
 8004c66:	e7ee      	b.n	8004c46 <_fwalk_reent+0x1a>

08004c68 <__swhatbuf_r>:
 8004c68:	b570      	push	{r4, r5, r6, lr}
 8004c6a:	460e      	mov	r6, r1
 8004c6c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004c70:	2900      	cmp	r1, #0
 8004c72:	b096      	sub	sp, #88	; 0x58
 8004c74:	4614      	mov	r4, r2
 8004c76:	461d      	mov	r5, r3
 8004c78:	da07      	bge.n	8004c8a <__swhatbuf_r+0x22>
 8004c7a:	2300      	movs	r3, #0
 8004c7c:	602b      	str	r3, [r5, #0]
 8004c7e:	89b3      	ldrh	r3, [r6, #12]
 8004c80:	061a      	lsls	r2, r3, #24
 8004c82:	d410      	bmi.n	8004ca6 <__swhatbuf_r+0x3e>
 8004c84:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8004c88:	e00e      	b.n	8004ca8 <__swhatbuf_r+0x40>
 8004c8a:	466a      	mov	r2, sp
 8004c8c:	f000 fd88 	bl	80057a0 <_fstat_r>
 8004c90:	2800      	cmp	r0, #0
 8004c92:	dbf2      	blt.n	8004c7a <__swhatbuf_r+0x12>
 8004c94:	9a01      	ldr	r2, [sp, #4]
 8004c96:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 8004c9a:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 8004c9e:	425a      	negs	r2, r3
 8004ca0:	415a      	adcs	r2, r3
 8004ca2:	602a      	str	r2, [r5, #0]
 8004ca4:	e7ee      	b.n	8004c84 <__swhatbuf_r+0x1c>
 8004ca6:	2340      	movs	r3, #64	; 0x40
 8004ca8:	2000      	movs	r0, #0
 8004caa:	6023      	str	r3, [r4, #0]
 8004cac:	b016      	add	sp, #88	; 0x58
 8004cae:	bd70      	pop	{r4, r5, r6, pc}

08004cb0 <__smakebuf_r>:
 8004cb0:	898b      	ldrh	r3, [r1, #12]
 8004cb2:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8004cb4:	079d      	lsls	r5, r3, #30
 8004cb6:	4606      	mov	r6, r0
 8004cb8:	460c      	mov	r4, r1
 8004cba:	d507      	bpl.n	8004ccc <__smakebuf_r+0x1c>
 8004cbc:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8004cc0:	6023      	str	r3, [r4, #0]
 8004cc2:	6123      	str	r3, [r4, #16]
 8004cc4:	2301      	movs	r3, #1
 8004cc6:	6163      	str	r3, [r4, #20]
 8004cc8:	b002      	add	sp, #8
 8004cca:	bd70      	pop	{r4, r5, r6, pc}
 8004ccc:	ab01      	add	r3, sp, #4
 8004cce:	466a      	mov	r2, sp
 8004cd0:	f7ff ffca 	bl	8004c68 <__swhatbuf_r>
 8004cd4:	9900      	ldr	r1, [sp, #0]
 8004cd6:	4605      	mov	r5, r0
 8004cd8:	4630      	mov	r0, r6
 8004cda:	f000 f877 	bl	8004dcc <_malloc_r>
 8004cde:	b948      	cbnz	r0, 8004cf4 <__smakebuf_r+0x44>
 8004ce0:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8004ce4:	059a      	lsls	r2, r3, #22
 8004ce6:	d4ef      	bmi.n	8004cc8 <__smakebuf_r+0x18>
 8004ce8:	f023 0303 	bic.w	r3, r3, #3
 8004cec:	f043 0302 	orr.w	r3, r3, #2
 8004cf0:	81a3      	strh	r3, [r4, #12]
 8004cf2:	e7e3      	b.n	8004cbc <__smakebuf_r+0xc>
 8004cf4:	4b0d      	ldr	r3, [pc, #52]	; (8004d2c <__smakebuf_r+0x7c>)
 8004cf6:	62b3      	str	r3, [r6, #40]	; 0x28
 8004cf8:	89a3      	ldrh	r3, [r4, #12]
 8004cfa:	6020      	str	r0, [r4, #0]
 8004cfc:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8004d00:	81a3      	strh	r3, [r4, #12]
 8004d02:	9b00      	ldr	r3, [sp, #0]
 8004d04:	6163      	str	r3, [r4, #20]
 8004d06:	9b01      	ldr	r3, [sp, #4]
 8004d08:	6120      	str	r0, [r4, #16]
 8004d0a:	b15b      	cbz	r3, 8004d24 <__smakebuf_r+0x74>
 8004d0c:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8004d10:	4630      	mov	r0, r6
 8004d12:	f000 fd57 	bl	80057c4 <_isatty_r>
 8004d16:	b128      	cbz	r0, 8004d24 <__smakebuf_r+0x74>
 8004d18:	89a3      	ldrh	r3, [r4, #12]
 8004d1a:	f023 0303 	bic.w	r3, r3, #3
 8004d1e:	f043 0301 	orr.w	r3, r3, #1
 8004d22:	81a3      	strh	r3, [r4, #12]
 8004d24:	89a3      	ldrh	r3, [r4, #12]
 8004d26:	431d      	orrs	r5, r3
 8004d28:	81a5      	strh	r5, [r4, #12]
 8004d2a:	e7cd      	b.n	8004cc8 <__smakebuf_r+0x18>
 8004d2c:	08004b1d 	.word	0x08004b1d

08004d30 <_free_r>:
 8004d30:	b538      	push	{r3, r4, r5, lr}
 8004d32:	4605      	mov	r5, r0
 8004d34:	2900      	cmp	r1, #0
 8004d36:	d045      	beq.n	8004dc4 <_free_r+0x94>
 8004d38:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8004d3c:	1f0c      	subs	r4, r1, #4
 8004d3e:	2b00      	cmp	r3, #0
 8004d40:	bfb8      	it	lt
 8004d42:	18e4      	addlt	r4, r4, r3
 8004d44:	f000 fd84 	bl	8005850 <__malloc_lock>
 8004d48:	4a1f      	ldr	r2, [pc, #124]	; (8004dc8 <_free_r+0x98>)
 8004d4a:	6813      	ldr	r3, [r2, #0]
 8004d4c:	4610      	mov	r0, r2
 8004d4e:	b933      	cbnz	r3, 8004d5e <_free_r+0x2e>
 8004d50:	6063      	str	r3, [r4, #4]
 8004d52:	6014      	str	r4, [r2, #0]
 8004d54:	4628      	mov	r0, r5
 8004d56:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8004d5a:	f000 bd7a 	b.w	8005852 <__malloc_unlock>
 8004d5e:	42a3      	cmp	r3, r4
 8004d60:	d90c      	bls.n	8004d7c <_free_r+0x4c>
 8004d62:	6821      	ldr	r1, [r4, #0]
 8004d64:	1862      	adds	r2, r4, r1
 8004d66:	4293      	cmp	r3, r2
 8004d68:	bf04      	itt	eq
 8004d6a:	681a      	ldreq	r2, [r3, #0]
 8004d6c:	685b      	ldreq	r3, [r3, #4]
 8004d6e:	6063      	str	r3, [r4, #4]
 8004d70:	bf04      	itt	eq
 8004d72:	1852      	addeq	r2, r2, r1
 8004d74:	6022      	streq	r2, [r4, #0]
 8004d76:	6004      	str	r4, [r0, #0]
 8004d78:	e7ec      	b.n	8004d54 <_free_r+0x24>
 8004d7a:	4613      	mov	r3, r2
 8004d7c:	685a      	ldr	r2, [r3, #4]
 8004d7e:	b10a      	cbz	r2, 8004d84 <_free_r+0x54>
 8004d80:	42a2      	cmp	r2, r4
 8004d82:	d9fa      	bls.n	8004d7a <_free_r+0x4a>
 8004d84:	6819      	ldr	r1, [r3, #0]
 8004d86:	1858      	adds	r0, r3, r1
 8004d88:	42a0      	cmp	r0, r4
 8004d8a:	d10b      	bne.n	8004da4 <_free_r+0x74>
 8004d8c:	6820      	ldr	r0, [r4, #0]
 8004d8e:	4401      	add	r1, r0
 8004d90:	1858      	adds	r0, r3, r1
 8004d92:	4282      	cmp	r2, r0
 8004d94:	6019      	str	r1, [r3, #0]
 8004d96:	d1dd      	bne.n	8004d54 <_free_r+0x24>
 8004d98:	6810      	ldr	r0, [r2, #0]
 8004d9a:	6852      	ldr	r2, [r2, #4]
 8004d9c:	605a      	str	r2, [r3, #4]
 8004d9e:	4401      	add	r1, r0
 8004da0:	6019      	str	r1, [r3, #0]
 8004da2:	e7d7      	b.n	8004d54 <_free_r+0x24>
 8004da4:	d902      	bls.n	8004dac <_free_r+0x7c>
 8004da6:	230c      	movs	r3, #12
 8004da8:	602b      	str	r3, [r5, #0]
 8004daa:	e7d3      	b.n	8004d54 <_free_r+0x24>
 8004dac:	6820      	ldr	r0, [r4, #0]
 8004dae:	1821      	adds	r1, r4, r0
 8004db0:	428a      	cmp	r2, r1
 8004db2:	bf04      	itt	eq
 8004db4:	6811      	ldreq	r1, [r2, #0]
 8004db6:	6852      	ldreq	r2, [r2, #4]
 8004db8:	6062      	str	r2, [r4, #4]
 8004dba:	bf04      	itt	eq
 8004dbc:	1809      	addeq	r1, r1, r0
 8004dbe:	6021      	streq	r1, [r4, #0]
 8004dc0:	605c      	str	r4, [r3, #4]
 8004dc2:	e7c7      	b.n	8004d54 <_free_r+0x24>
 8004dc4:	bd38      	pop	{r3, r4, r5, pc}
 8004dc6:	bf00      	nop
 8004dc8:	20000090 	.word	0x20000090

08004dcc <_malloc_r>:
 8004dcc:	b570      	push	{r4, r5, r6, lr}
 8004dce:	1ccd      	adds	r5, r1, #3
 8004dd0:	f025 0503 	bic.w	r5, r5, #3
 8004dd4:	3508      	adds	r5, #8
 8004dd6:	2d0c      	cmp	r5, #12
 8004dd8:	bf38      	it	cc
 8004dda:	250c      	movcc	r5, #12
 8004ddc:	2d00      	cmp	r5, #0
 8004dde:	4606      	mov	r6, r0
 8004de0:	db01      	blt.n	8004de6 <_malloc_r+0x1a>
 8004de2:	42a9      	cmp	r1, r5
 8004de4:	d903      	bls.n	8004dee <_malloc_r+0x22>
 8004de6:	230c      	movs	r3, #12
 8004de8:	6033      	str	r3, [r6, #0]
 8004dea:	2000      	movs	r0, #0
 8004dec:	bd70      	pop	{r4, r5, r6, pc}
 8004dee:	f000 fd2f 	bl	8005850 <__malloc_lock>
 8004df2:	4a21      	ldr	r2, [pc, #132]	; (8004e78 <_malloc_r+0xac>)
 8004df4:	6814      	ldr	r4, [r2, #0]
 8004df6:	4621      	mov	r1, r4
 8004df8:	b991      	cbnz	r1, 8004e20 <_malloc_r+0x54>
 8004dfa:	4c20      	ldr	r4, [pc, #128]	; (8004e7c <_malloc_r+0xb0>)
 8004dfc:	6823      	ldr	r3, [r4, #0]
 8004dfe:	b91b      	cbnz	r3, 8004e08 <_malloc_r+0x3c>
 8004e00:	4630      	mov	r0, r6
 8004e02:	f000 fc57 	bl	80056b4 <_sbrk_r>
 8004e06:	6020      	str	r0, [r4, #0]
 8004e08:	4629      	mov	r1, r5
 8004e0a:	4630      	mov	r0, r6
 8004e0c:	f000 fc52 	bl	80056b4 <_sbrk_r>
 8004e10:	1c43      	adds	r3, r0, #1
 8004e12:	d124      	bne.n	8004e5e <_malloc_r+0x92>
 8004e14:	230c      	movs	r3, #12
 8004e16:	6033      	str	r3, [r6, #0]
 8004e18:	4630      	mov	r0, r6
 8004e1a:	f000 fd1a 	bl	8005852 <__malloc_unlock>
 8004e1e:	e7e4      	b.n	8004dea <_malloc_r+0x1e>
 8004e20:	680b      	ldr	r3, [r1, #0]
 8004e22:	1b5b      	subs	r3, r3, r5
 8004e24:	d418      	bmi.n	8004e58 <_malloc_r+0x8c>
 8004e26:	2b0b      	cmp	r3, #11
 8004e28:	d90f      	bls.n	8004e4a <_malloc_r+0x7e>
 8004e2a:	600b      	str	r3, [r1, #0]
 8004e2c:	50cd      	str	r5, [r1, r3]
 8004e2e:	18cc      	adds	r4, r1, r3
 8004e30:	4630      	mov	r0, r6
 8004e32:	f000 fd0e 	bl	8005852 <__malloc_unlock>
 8004e36:	f104 000b 	add.w	r0, r4, #11
 8004e3a:	1d23      	adds	r3, r4, #4
 8004e3c:	f020 0007 	bic.w	r0, r0, #7
 8004e40:	1ac3      	subs	r3, r0, r3
 8004e42:	d0d3      	beq.n	8004dec <_malloc_r+0x20>
 8004e44:	425a      	negs	r2, r3
 8004e46:	50e2      	str	r2, [r4, r3]
 8004e48:	e7d0      	b.n	8004dec <_malloc_r+0x20>
 8004e4a:	428c      	cmp	r4, r1
 8004e4c:	684b      	ldr	r3, [r1, #4]
 8004e4e:	bf16      	itet	ne
 8004e50:	6063      	strne	r3, [r4, #4]
 8004e52:	6013      	streq	r3, [r2, #0]
 8004e54:	460c      	movne	r4, r1
 8004e56:	e7eb      	b.n	8004e30 <_malloc_r+0x64>
 8004e58:	460c      	mov	r4, r1
 8004e5a:	6849      	ldr	r1, [r1, #4]
 8004e5c:	e7cc      	b.n	8004df8 <_malloc_r+0x2c>
 8004e5e:	1cc4      	adds	r4, r0, #3
 8004e60:	f024 0403 	bic.w	r4, r4, #3
 8004e64:	42a0      	cmp	r0, r4
 8004e66:	d005      	beq.n	8004e74 <_malloc_r+0xa8>
 8004e68:	1a21      	subs	r1, r4, r0
 8004e6a:	4630      	mov	r0, r6
 8004e6c:	f000 fc22 	bl	80056b4 <_sbrk_r>
 8004e70:	3001      	adds	r0, #1
 8004e72:	d0cf      	beq.n	8004e14 <_malloc_r+0x48>
 8004e74:	6025      	str	r5, [r4, #0]
 8004e76:	e7db      	b.n	8004e30 <_malloc_r+0x64>
 8004e78:	20000090 	.word	0x20000090
 8004e7c:	20000094 	.word	0x20000094

08004e80 <__ssputs_r>:
 8004e80:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8004e84:	688e      	ldr	r6, [r1, #8]
 8004e86:	429e      	cmp	r6, r3
 8004e88:	4682      	mov	sl, r0
 8004e8a:	460c      	mov	r4, r1
 8004e8c:	4690      	mov	r8, r2
 8004e8e:	4699      	mov	r9, r3
 8004e90:	d837      	bhi.n	8004f02 <__ssputs_r+0x82>
 8004e92:	898a      	ldrh	r2, [r1, #12]
 8004e94:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8004e98:	d031      	beq.n	8004efe <__ssputs_r+0x7e>
 8004e9a:	6825      	ldr	r5, [r4, #0]
 8004e9c:	6909      	ldr	r1, [r1, #16]
 8004e9e:	1a6f      	subs	r7, r5, r1
 8004ea0:	6965      	ldr	r5, [r4, #20]
 8004ea2:	2302      	movs	r3, #2
 8004ea4:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8004ea8:	fb95 f5f3 	sdiv	r5, r5, r3
 8004eac:	f109 0301 	add.w	r3, r9, #1
 8004eb0:	443b      	add	r3, r7
 8004eb2:	429d      	cmp	r5, r3
 8004eb4:	bf38      	it	cc
 8004eb6:	461d      	movcc	r5, r3
 8004eb8:	0553      	lsls	r3, r2, #21
 8004eba:	d530      	bpl.n	8004f1e <__ssputs_r+0x9e>
 8004ebc:	4629      	mov	r1, r5
 8004ebe:	f7ff ff85 	bl	8004dcc <_malloc_r>
 8004ec2:	4606      	mov	r6, r0
 8004ec4:	b950      	cbnz	r0, 8004edc <__ssputs_r+0x5c>
 8004ec6:	230c      	movs	r3, #12
 8004ec8:	f8ca 3000 	str.w	r3, [sl]
 8004ecc:	89a3      	ldrh	r3, [r4, #12]
 8004ece:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8004ed2:	81a3      	strh	r3, [r4, #12]
 8004ed4:	f04f 30ff 	mov.w	r0, #4294967295
 8004ed8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004edc:	463a      	mov	r2, r7
 8004ede:	6921      	ldr	r1, [r4, #16]
 8004ee0:	f000 fc92 	bl	8005808 <memcpy>
 8004ee4:	89a3      	ldrh	r3, [r4, #12]
 8004ee6:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8004eea:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8004eee:	81a3      	strh	r3, [r4, #12]
 8004ef0:	6126      	str	r6, [r4, #16]
 8004ef2:	6165      	str	r5, [r4, #20]
 8004ef4:	443e      	add	r6, r7
 8004ef6:	1bed      	subs	r5, r5, r7
 8004ef8:	6026      	str	r6, [r4, #0]
 8004efa:	60a5      	str	r5, [r4, #8]
 8004efc:	464e      	mov	r6, r9
 8004efe:	454e      	cmp	r6, r9
 8004f00:	d900      	bls.n	8004f04 <__ssputs_r+0x84>
 8004f02:	464e      	mov	r6, r9
 8004f04:	4632      	mov	r2, r6
 8004f06:	4641      	mov	r1, r8
 8004f08:	6820      	ldr	r0, [r4, #0]
 8004f0a:	f000 fc88 	bl	800581e <memmove>
 8004f0e:	68a3      	ldr	r3, [r4, #8]
 8004f10:	1b9b      	subs	r3, r3, r6
 8004f12:	60a3      	str	r3, [r4, #8]
 8004f14:	6823      	ldr	r3, [r4, #0]
 8004f16:	441e      	add	r6, r3
 8004f18:	6026      	str	r6, [r4, #0]
 8004f1a:	2000      	movs	r0, #0
 8004f1c:	e7dc      	b.n	8004ed8 <__ssputs_r+0x58>
 8004f1e:	462a      	mov	r2, r5
 8004f20:	f000 fc98 	bl	8005854 <_realloc_r>
 8004f24:	4606      	mov	r6, r0
 8004f26:	2800      	cmp	r0, #0
 8004f28:	d1e2      	bne.n	8004ef0 <__ssputs_r+0x70>
 8004f2a:	6921      	ldr	r1, [r4, #16]
 8004f2c:	4650      	mov	r0, sl
 8004f2e:	f7ff feff 	bl	8004d30 <_free_r>
 8004f32:	e7c8      	b.n	8004ec6 <__ssputs_r+0x46>

08004f34 <_svfiprintf_r>:
 8004f34:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004f38:	461d      	mov	r5, r3
 8004f3a:	898b      	ldrh	r3, [r1, #12]
 8004f3c:	061f      	lsls	r7, r3, #24
 8004f3e:	b09d      	sub	sp, #116	; 0x74
 8004f40:	4680      	mov	r8, r0
 8004f42:	460c      	mov	r4, r1
 8004f44:	4616      	mov	r6, r2
 8004f46:	d50f      	bpl.n	8004f68 <_svfiprintf_r+0x34>
 8004f48:	690b      	ldr	r3, [r1, #16]
 8004f4a:	b96b      	cbnz	r3, 8004f68 <_svfiprintf_r+0x34>
 8004f4c:	2140      	movs	r1, #64	; 0x40
 8004f4e:	f7ff ff3d 	bl	8004dcc <_malloc_r>
 8004f52:	6020      	str	r0, [r4, #0]
 8004f54:	6120      	str	r0, [r4, #16]
 8004f56:	b928      	cbnz	r0, 8004f64 <_svfiprintf_r+0x30>
 8004f58:	230c      	movs	r3, #12
 8004f5a:	f8c8 3000 	str.w	r3, [r8]
 8004f5e:	f04f 30ff 	mov.w	r0, #4294967295
 8004f62:	e0c8      	b.n	80050f6 <_svfiprintf_r+0x1c2>
 8004f64:	2340      	movs	r3, #64	; 0x40
 8004f66:	6163      	str	r3, [r4, #20]
 8004f68:	2300      	movs	r3, #0
 8004f6a:	9309      	str	r3, [sp, #36]	; 0x24
 8004f6c:	2320      	movs	r3, #32
 8004f6e:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8004f72:	2330      	movs	r3, #48	; 0x30
 8004f74:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8004f78:	9503      	str	r5, [sp, #12]
 8004f7a:	f04f 0b01 	mov.w	fp, #1
 8004f7e:	4637      	mov	r7, r6
 8004f80:	463d      	mov	r5, r7
 8004f82:	f815 3b01 	ldrb.w	r3, [r5], #1
 8004f86:	b10b      	cbz	r3, 8004f8c <_svfiprintf_r+0x58>
 8004f88:	2b25      	cmp	r3, #37	; 0x25
 8004f8a:	d13e      	bne.n	800500a <_svfiprintf_r+0xd6>
 8004f8c:	ebb7 0a06 	subs.w	sl, r7, r6
 8004f90:	d00b      	beq.n	8004faa <_svfiprintf_r+0x76>
 8004f92:	4653      	mov	r3, sl
 8004f94:	4632      	mov	r2, r6
 8004f96:	4621      	mov	r1, r4
 8004f98:	4640      	mov	r0, r8
 8004f9a:	f7ff ff71 	bl	8004e80 <__ssputs_r>
 8004f9e:	3001      	adds	r0, #1
 8004fa0:	f000 80a4 	beq.w	80050ec <_svfiprintf_r+0x1b8>
 8004fa4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8004fa6:	4453      	add	r3, sl
 8004fa8:	9309      	str	r3, [sp, #36]	; 0x24
 8004faa:	783b      	ldrb	r3, [r7, #0]
 8004fac:	2b00      	cmp	r3, #0
 8004fae:	f000 809d 	beq.w	80050ec <_svfiprintf_r+0x1b8>
 8004fb2:	2300      	movs	r3, #0
 8004fb4:	f04f 32ff 	mov.w	r2, #4294967295
 8004fb8:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8004fbc:	9304      	str	r3, [sp, #16]
 8004fbe:	9307      	str	r3, [sp, #28]
 8004fc0:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8004fc4:	931a      	str	r3, [sp, #104]	; 0x68
 8004fc6:	462f      	mov	r7, r5
 8004fc8:	2205      	movs	r2, #5
 8004fca:	f817 1b01 	ldrb.w	r1, [r7], #1
 8004fce:	4850      	ldr	r0, [pc, #320]	; (8005110 <_svfiprintf_r+0x1dc>)
 8004fd0:	f7fb f90e 	bl	80001f0 <memchr>
 8004fd4:	9b04      	ldr	r3, [sp, #16]
 8004fd6:	b9d0      	cbnz	r0, 800500e <_svfiprintf_r+0xda>
 8004fd8:	06d9      	lsls	r1, r3, #27
 8004fda:	bf44      	itt	mi
 8004fdc:	2220      	movmi	r2, #32
 8004fde:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8004fe2:	071a      	lsls	r2, r3, #28
 8004fe4:	bf44      	itt	mi
 8004fe6:	222b      	movmi	r2, #43	; 0x2b
 8004fe8:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8004fec:	782a      	ldrb	r2, [r5, #0]
 8004fee:	2a2a      	cmp	r2, #42	; 0x2a
 8004ff0:	d015      	beq.n	800501e <_svfiprintf_r+0xea>
 8004ff2:	9a07      	ldr	r2, [sp, #28]
 8004ff4:	462f      	mov	r7, r5
 8004ff6:	2000      	movs	r0, #0
 8004ff8:	250a      	movs	r5, #10
 8004ffa:	4639      	mov	r1, r7
 8004ffc:	f811 3b01 	ldrb.w	r3, [r1], #1
 8005000:	3b30      	subs	r3, #48	; 0x30
 8005002:	2b09      	cmp	r3, #9
 8005004:	d94d      	bls.n	80050a2 <_svfiprintf_r+0x16e>
 8005006:	b1b8      	cbz	r0, 8005038 <_svfiprintf_r+0x104>
 8005008:	e00f      	b.n	800502a <_svfiprintf_r+0xf6>
 800500a:	462f      	mov	r7, r5
 800500c:	e7b8      	b.n	8004f80 <_svfiprintf_r+0x4c>
 800500e:	4a40      	ldr	r2, [pc, #256]	; (8005110 <_svfiprintf_r+0x1dc>)
 8005010:	1a80      	subs	r0, r0, r2
 8005012:	fa0b f000 	lsl.w	r0, fp, r0
 8005016:	4318      	orrs	r0, r3
 8005018:	9004      	str	r0, [sp, #16]
 800501a:	463d      	mov	r5, r7
 800501c:	e7d3      	b.n	8004fc6 <_svfiprintf_r+0x92>
 800501e:	9a03      	ldr	r2, [sp, #12]
 8005020:	1d11      	adds	r1, r2, #4
 8005022:	6812      	ldr	r2, [r2, #0]
 8005024:	9103      	str	r1, [sp, #12]
 8005026:	2a00      	cmp	r2, #0
 8005028:	db01      	blt.n	800502e <_svfiprintf_r+0xfa>
 800502a:	9207      	str	r2, [sp, #28]
 800502c:	e004      	b.n	8005038 <_svfiprintf_r+0x104>
 800502e:	4252      	negs	r2, r2
 8005030:	f043 0302 	orr.w	r3, r3, #2
 8005034:	9207      	str	r2, [sp, #28]
 8005036:	9304      	str	r3, [sp, #16]
 8005038:	783b      	ldrb	r3, [r7, #0]
 800503a:	2b2e      	cmp	r3, #46	; 0x2e
 800503c:	d10c      	bne.n	8005058 <_svfiprintf_r+0x124>
 800503e:	787b      	ldrb	r3, [r7, #1]
 8005040:	2b2a      	cmp	r3, #42	; 0x2a
 8005042:	d133      	bne.n	80050ac <_svfiprintf_r+0x178>
 8005044:	9b03      	ldr	r3, [sp, #12]
 8005046:	1d1a      	adds	r2, r3, #4
 8005048:	681b      	ldr	r3, [r3, #0]
 800504a:	9203      	str	r2, [sp, #12]
 800504c:	2b00      	cmp	r3, #0
 800504e:	bfb8      	it	lt
 8005050:	f04f 33ff 	movlt.w	r3, #4294967295
 8005054:	3702      	adds	r7, #2
 8005056:	9305      	str	r3, [sp, #20]
 8005058:	4d2e      	ldr	r5, [pc, #184]	; (8005114 <_svfiprintf_r+0x1e0>)
 800505a:	7839      	ldrb	r1, [r7, #0]
 800505c:	2203      	movs	r2, #3
 800505e:	4628      	mov	r0, r5
 8005060:	f7fb f8c6 	bl	80001f0 <memchr>
 8005064:	b138      	cbz	r0, 8005076 <_svfiprintf_r+0x142>
 8005066:	2340      	movs	r3, #64	; 0x40
 8005068:	1b40      	subs	r0, r0, r5
 800506a:	fa03 f000 	lsl.w	r0, r3, r0
 800506e:	9b04      	ldr	r3, [sp, #16]
 8005070:	4303      	orrs	r3, r0
 8005072:	3701      	adds	r7, #1
 8005074:	9304      	str	r3, [sp, #16]
 8005076:	7839      	ldrb	r1, [r7, #0]
 8005078:	4827      	ldr	r0, [pc, #156]	; (8005118 <_svfiprintf_r+0x1e4>)
 800507a:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800507e:	2206      	movs	r2, #6
 8005080:	1c7e      	adds	r6, r7, #1
 8005082:	f7fb f8b5 	bl	80001f0 <memchr>
 8005086:	2800      	cmp	r0, #0
 8005088:	d038      	beq.n	80050fc <_svfiprintf_r+0x1c8>
 800508a:	4b24      	ldr	r3, [pc, #144]	; (800511c <_svfiprintf_r+0x1e8>)
 800508c:	bb13      	cbnz	r3, 80050d4 <_svfiprintf_r+0x1a0>
 800508e:	9b03      	ldr	r3, [sp, #12]
 8005090:	3307      	adds	r3, #7
 8005092:	f023 0307 	bic.w	r3, r3, #7
 8005096:	3308      	adds	r3, #8
 8005098:	9303      	str	r3, [sp, #12]
 800509a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800509c:	444b      	add	r3, r9
 800509e:	9309      	str	r3, [sp, #36]	; 0x24
 80050a0:	e76d      	b.n	8004f7e <_svfiprintf_r+0x4a>
 80050a2:	fb05 3202 	mla	r2, r5, r2, r3
 80050a6:	2001      	movs	r0, #1
 80050a8:	460f      	mov	r7, r1
 80050aa:	e7a6      	b.n	8004ffa <_svfiprintf_r+0xc6>
 80050ac:	2300      	movs	r3, #0
 80050ae:	3701      	adds	r7, #1
 80050b0:	9305      	str	r3, [sp, #20]
 80050b2:	4619      	mov	r1, r3
 80050b4:	250a      	movs	r5, #10
 80050b6:	4638      	mov	r0, r7
 80050b8:	f810 2b01 	ldrb.w	r2, [r0], #1
 80050bc:	3a30      	subs	r2, #48	; 0x30
 80050be:	2a09      	cmp	r2, #9
 80050c0:	d903      	bls.n	80050ca <_svfiprintf_r+0x196>
 80050c2:	2b00      	cmp	r3, #0
 80050c4:	d0c8      	beq.n	8005058 <_svfiprintf_r+0x124>
 80050c6:	9105      	str	r1, [sp, #20]
 80050c8:	e7c6      	b.n	8005058 <_svfiprintf_r+0x124>
 80050ca:	fb05 2101 	mla	r1, r5, r1, r2
 80050ce:	2301      	movs	r3, #1
 80050d0:	4607      	mov	r7, r0
 80050d2:	e7f0      	b.n	80050b6 <_svfiprintf_r+0x182>
 80050d4:	ab03      	add	r3, sp, #12
 80050d6:	9300      	str	r3, [sp, #0]
 80050d8:	4622      	mov	r2, r4
 80050da:	4b11      	ldr	r3, [pc, #68]	; (8005120 <_svfiprintf_r+0x1ec>)
 80050dc:	a904      	add	r1, sp, #16
 80050de:	4640      	mov	r0, r8
 80050e0:	f3af 8000 	nop.w
 80050e4:	f1b0 3fff 	cmp.w	r0, #4294967295
 80050e8:	4681      	mov	r9, r0
 80050ea:	d1d6      	bne.n	800509a <_svfiprintf_r+0x166>
 80050ec:	89a3      	ldrh	r3, [r4, #12]
 80050ee:	065b      	lsls	r3, r3, #25
 80050f0:	f53f af35 	bmi.w	8004f5e <_svfiprintf_r+0x2a>
 80050f4:	9809      	ldr	r0, [sp, #36]	; 0x24
 80050f6:	b01d      	add	sp, #116	; 0x74
 80050f8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80050fc:	ab03      	add	r3, sp, #12
 80050fe:	9300      	str	r3, [sp, #0]
 8005100:	4622      	mov	r2, r4
 8005102:	4b07      	ldr	r3, [pc, #28]	; (8005120 <_svfiprintf_r+0x1ec>)
 8005104:	a904      	add	r1, sp, #16
 8005106:	4640      	mov	r0, r8
 8005108:	f000 f9c2 	bl	8005490 <_printf_i>
 800510c:	e7ea      	b.n	80050e4 <_svfiprintf_r+0x1b0>
 800510e:	bf00      	nop
 8005110:	08005b3c 	.word	0x08005b3c
 8005114:	08005b42 	.word	0x08005b42
 8005118:	08005b46 	.word	0x08005b46
 800511c:	00000000 	.word	0x00000000
 8005120:	08004e81 	.word	0x08004e81

08005124 <__sfputc_r>:
 8005124:	6893      	ldr	r3, [r2, #8]
 8005126:	3b01      	subs	r3, #1
 8005128:	2b00      	cmp	r3, #0
 800512a:	b410      	push	{r4}
 800512c:	6093      	str	r3, [r2, #8]
 800512e:	da08      	bge.n	8005142 <__sfputc_r+0x1e>
 8005130:	6994      	ldr	r4, [r2, #24]
 8005132:	42a3      	cmp	r3, r4
 8005134:	db01      	blt.n	800513a <__sfputc_r+0x16>
 8005136:	290a      	cmp	r1, #10
 8005138:	d103      	bne.n	8005142 <__sfputc_r+0x1e>
 800513a:	f85d 4b04 	ldr.w	r4, [sp], #4
 800513e:	f7ff bb59 	b.w	80047f4 <__swbuf_r>
 8005142:	6813      	ldr	r3, [r2, #0]
 8005144:	1c58      	adds	r0, r3, #1
 8005146:	6010      	str	r0, [r2, #0]
 8005148:	7019      	strb	r1, [r3, #0]
 800514a:	4608      	mov	r0, r1
 800514c:	f85d 4b04 	ldr.w	r4, [sp], #4
 8005150:	4770      	bx	lr

08005152 <__sfputs_r>:
 8005152:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005154:	4606      	mov	r6, r0
 8005156:	460f      	mov	r7, r1
 8005158:	4614      	mov	r4, r2
 800515a:	18d5      	adds	r5, r2, r3
 800515c:	42ac      	cmp	r4, r5
 800515e:	d101      	bne.n	8005164 <__sfputs_r+0x12>
 8005160:	2000      	movs	r0, #0
 8005162:	e007      	b.n	8005174 <__sfputs_r+0x22>
 8005164:	463a      	mov	r2, r7
 8005166:	f814 1b01 	ldrb.w	r1, [r4], #1
 800516a:	4630      	mov	r0, r6
 800516c:	f7ff ffda 	bl	8005124 <__sfputc_r>
 8005170:	1c43      	adds	r3, r0, #1
 8005172:	d1f3      	bne.n	800515c <__sfputs_r+0xa>
 8005174:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08005178 <_vfiprintf_r>:
 8005178:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800517c:	460c      	mov	r4, r1
 800517e:	b09d      	sub	sp, #116	; 0x74
 8005180:	4617      	mov	r7, r2
 8005182:	461d      	mov	r5, r3
 8005184:	4606      	mov	r6, r0
 8005186:	b118      	cbz	r0, 8005190 <_vfiprintf_r+0x18>
 8005188:	6983      	ldr	r3, [r0, #24]
 800518a:	b90b      	cbnz	r3, 8005190 <_vfiprintf_r+0x18>
 800518c:	f7ff fce2 	bl	8004b54 <__sinit>
 8005190:	4b7c      	ldr	r3, [pc, #496]	; (8005384 <_vfiprintf_r+0x20c>)
 8005192:	429c      	cmp	r4, r3
 8005194:	d158      	bne.n	8005248 <_vfiprintf_r+0xd0>
 8005196:	6874      	ldr	r4, [r6, #4]
 8005198:	89a3      	ldrh	r3, [r4, #12]
 800519a:	0718      	lsls	r0, r3, #28
 800519c:	d55e      	bpl.n	800525c <_vfiprintf_r+0xe4>
 800519e:	6923      	ldr	r3, [r4, #16]
 80051a0:	2b00      	cmp	r3, #0
 80051a2:	d05b      	beq.n	800525c <_vfiprintf_r+0xe4>
 80051a4:	2300      	movs	r3, #0
 80051a6:	9309      	str	r3, [sp, #36]	; 0x24
 80051a8:	2320      	movs	r3, #32
 80051aa:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 80051ae:	2330      	movs	r3, #48	; 0x30
 80051b0:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 80051b4:	9503      	str	r5, [sp, #12]
 80051b6:	f04f 0b01 	mov.w	fp, #1
 80051ba:	46b8      	mov	r8, r7
 80051bc:	4645      	mov	r5, r8
 80051be:	f815 3b01 	ldrb.w	r3, [r5], #1
 80051c2:	b10b      	cbz	r3, 80051c8 <_vfiprintf_r+0x50>
 80051c4:	2b25      	cmp	r3, #37	; 0x25
 80051c6:	d154      	bne.n	8005272 <_vfiprintf_r+0xfa>
 80051c8:	ebb8 0a07 	subs.w	sl, r8, r7
 80051cc:	d00b      	beq.n	80051e6 <_vfiprintf_r+0x6e>
 80051ce:	4653      	mov	r3, sl
 80051d0:	463a      	mov	r2, r7
 80051d2:	4621      	mov	r1, r4
 80051d4:	4630      	mov	r0, r6
 80051d6:	f7ff ffbc 	bl	8005152 <__sfputs_r>
 80051da:	3001      	adds	r0, #1
 80051dc:	f000 80c2 	beq.w	8005364 <_vfiprintf_r+0x1ec>
 80051e0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80051e2:	4453      	add	r3, sl
 80051e4:	9309      	str	r3, [sp, #36]	; 0x24
 80051e6:	f898 3000 	ldrb.w	r3, [r8]
 80051ea:	2b00      	cmp	r3, #0
 80051ec:	f000 80ba 	beq.w	8005364 <_vfiprintf_r+0x1ec>
 80051f0:	2300      	movs	r3, #0
 80051f2:	f04f 32ff 	mov.w	r2, #4294967295
 80051f6:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80051fa:	9304      	str	r3, [sp, #16]
 80051fc:	9307      	str	r3, [sp, #28]
 80051fe:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8005202:	931a      	str	r3, [sp, #104]	; 0x68
 8005204:	46a8      	mov	r8, r5
 8005206:	2205      	movs	r2, #5
 8005208:	f818 1b01 	ldrb.w	r1, [r8], #1
 800520c:	485e      	ldr	r0, [pc, #376]	; (8005388 <_vfiprintf_r+0x210>)
 800520e:	f7fa ffef 	bl	80001f0 <memchr>
 8005212:	9b04      	ldr	r3, [sp, #16]
 8005214:	bb78      	cbnz	r0, 8005276 <_vfiprintf_r+0xfe>
 8005216:	06d9      	lsls	r1, r3, #27
 8005218:	bf44      	itt	mi
 800521a:	2220      	movmi	r2, #32
 800521c:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8005220:	071a      	lsls	r2, r3, #28
 8005222:	bf44      	itt	mi
 8005224:	222b      	movmi	r2, #43	; 0x2b
 8005226:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 800522a:	782a      	ldrb	r2, [r5, #0]
 800522c:	2a2a      	cmp	r2, #42	; 0x2a
 800522e:	d02a      	beq.n	8005286 <_vfiprintf_r+0x10e>
 8005230:	9a07      	ldr	r2, [sp, #28]
 8005232:	46a8      	mov	r8, r5
 8005234:	2000      	movs	r0, #0
 8005236:	250a      	movs	r5, #10
 8005238:	4641      	mov	r1, r8
 800523a:	f811 3b01 	ldrb.w	r3, [r1], #1
 800523e:	3b30      	subs	r3, #48	; 0x30
 8005240:	2b09      	cmp	r3, #9
 8005242:	d969      	bls.n	8005318 <_vfiprintf_r+0x1a0>
 8005244:	b360      	cbz	r0, 80052a0 <_vfiprintf_r+0x128>
 8005246:	e024      	b.n	8005292 <_vfiprintf_r+0x11a>
 8005248:	4b50      	ldr	r3, [pc, #320]	; (800538c <_vfiprintf_r+0x214>)
 800524a:	429c      	cmp	r4, r3
 800524c:	d101      	bne.n	8005252 <_vfiprintf_r+0xda>
 800524e:	68b4      	ldr	r4, [r6, #8]
 8005250:	e7a2      	b.n	8005198 <_vfiprintf_r+0x20>
 8005252:	4b4f      	ldr	r3, [pc, #316]	; (8005390 <_vfiprintf_r+0x218>)
 8005254:	429c      	cmp	r4, r3
 8005256:	bf08      	it	eq
 8005258:	68f4      	ldreq	r4, [r6, #12]
 800525a:	e79d      	b.n	8005198 <_vfiprintf_r+0x20>
 800525c:	4621      	mov	r1, r4
 800525e:	4630      	mov	r0, r6
 8005260:	f7ff fb1a 	bl	8004898 <__swsetup_r>
 8005264:	2800      	cmp	r0, #0
 8005266:	d09d      	beq.n	80051a4 <_vfiprintf_r+0x2c>
 8005268:	f04f 30ff 	mov.w	r0, #4294967295
 800526c:	b01d      	add	sp, #116	; 0x74
 800526e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005272:	46a8      	mov	r8, r5
 8005274:	e7a2      	b.n	80051bc <_vfiprintf_r+0x44>
 8005276:	4a44      	ldr	r2, [pc, #272]	; (8005388 <_vfiprintf_r+0x210>)
 8005278:	1a80      	subs	r0, r0, r2
 800527a:	fa0b f000 	lsl.w	r0, fp, r0
 800527e:	4318      	orrs	r0, r3
 8005280:	9004      	str	r0, [sp, #16]
 8005282:	4645      	mov	r5, r8
 8005284:	e7be      	b.n	8005204 <_vfiprintf_r+0x8c>
 8005286:	9a03      	ldr	r2, [sp, #12]
 8005288:	1d11      	adds	r1, r2, #4
 800528a:	6812      	ldr	r2, [r2, #0]
 800528c:	9103      	str	r1, [sp, #12]
 800528e:	2a00      	cmp	r2, #0
 8005290:	db01      	blt.n	8005296 <_vfiprintf_r+0x11e>
 8005292:	9207      	str	r2, [sp, #28]
 8005294:	e004      	b.n	80052a0 <_vfiprintf_r+0x128>
 8005296:	4252      	negs	r2, r2
 8005298:	f043 0302 	orr.w	r3, r3, #2
 800529c:	9207      	str	r2, [sp, #28]
 800529e:	9304      	str	r3, [sp, #16]
 80052a0:	f898 3000 	ldrb.w	r3, [r8]
 80052a4:	2b2e      	cmp	r3, #46	; 0x2e
 80052a6:	d10e      	bne.n	80052c6 <_vfiprintf_r+0x14e>
 80052a8:	f898 3001 	ldrb.w	r3, [r8, #1]
 80052ac:	2b2a      	cmp	r3, #42	; 0x2a
 80052ae:	d138      	bne.n	8005322 <_vfiprintf_r+0x1aa>
 80052b0:	9b03      	ldr	r3, [sp, #12]
 80052b2:	1d1a      	adds	r2, r3, #4
 80052b4:	681b      	ldr	r3, [r3, #0]
 80052b6:	9203      	str	r2, [sp, #12]
 80052b8:	2b00      	cmp	r3, #0
 80052ba:	bfb8      	it	lt
 80052bc:	f04f 33ff 	movlt.w	r3, #4294967295
 80052c0:	f108 0802 	add.w	r8, r8, #2
 80052c4:	9305      	str	r3, [sp, #20]
 80052c6:	4d33      	ldr	r5, [pc, #204]	; (8005394 <_vfiprintf_r+0x21c>)
 80052c8:	f898 1000 	ldrb.w	r1, [r8]
 80052cc:	2203      	movs	r2, #3
 80052ce:	4628      	mov	r0, r5
 80052d0:	f7fa ff8e 	bl	80001f0 <memchr>
 80052d4:	b140      	cbz	r0, 80052e8 <_vfiprintf_r+0x170>
 80052d6:	2340      	movs	r3, #64	; 0x40
 80052d8:	1b40      	subs	r0, r0, r5
 80052da:	fa03 f000 	lsl.w	r0, r3, r0
 80052de:	9b04      	ldr	r3, [sp, #16]
 80052e0:	4303      	orrs	r3, r0
 80052e2:	f108 0801 	add.w	r8, r8, #1
 80052e6:	9304      	str	r3, [sp, #16]
 80052e8:	f898 1000 	ldrb.w	r1, [r8]
 80052ec:	482a      	ldr	r0, [pc, #168]	; (8005398 <_vfiprintf_r+0x220>)
 80052ee:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 80052f2:	2206      	movs	r2, #6
 80052f4:	f108 0701 	add.w	r7, r8, #1
 80052f8:	f7fa ff7a 	bl	80001f0 <memchr>
 80052fc:	2800      	cmp	r0, #0
 80052fe:	d037      	beq.n	8005370 <_vfiprintf_r+0x1f8>
 8005300:	4b26      	ldr	r3, [pc, #152]	; (800539c <_vfiprintf_r+0x224>)
 8005302:	bb1b      	cbnz	r3, 800534c <_vfiprintf_r+0x1d4>
 8005304:	9b03      	ldr	r3, [sp, #12]
 8005306:	3307      	adds	r3, #7
 8005308:	f023 0307 	bic.w	r3, r3, #7
 800530c:	3308      	adds	r3, #8
 800530e:	9303      	str	r3, [sp, #12]
 8005310:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005312:	444b      	add	r3, r9
 8005314:	9309      	str	r3, [sp, #36]	; 0x24
 8005316:	e750      	b.n	80051ba <_vfiprintf_r+0x42>
 8005318:	fb05 3202 	mla	r2, r5, r2, r3
 800531c:	2001      	movs	r0, #1
 800531e:	4688      	mov	r8, r1
 8005320:	e78a      	b.n	8005238 <_vfiprintf_r+0xc0>
 8005322:	2300      	movs	r3, #0
 8005324:	f108 0801 	add.w	r8, r8, #1
 8005328:	9305      	str	r3, [sp, #20]
 800532a:	4619      	mov	r1, r3
 800532c:	250a      	movs	r5, #10
 800532e:	4640      	mov	r0, r8
 8005330:	f810 2b01 	ldrb.w	r2, [r0], #1
 8005334:	3a30      	subs	r2, #48	; 0x30
 8005336:	2a09      	cmp	r2, #9
 8005338:	d903      	bls.n	8005342 <_vfiprintf_r+0x1ca>
 800533a:	2b00      	cmp	r3, #0
 800533c:	d0c3      	beq.n	80052c6 <_vfiprintf_r+0x14e>
 800533e:	9105      	str	r1, [sp, #20]
 8005340:	e7c1      	b.n	80052c6 <_vfiprintf_r+0x14e>
 8005342:	fb05 2101 	mla	r1, r5, r1, r2
 8005346:	2301      	movs	r3, #1
 8005348:	4680      	mov	r8, r0
 800534a:	e7f0      	b.n	800532e <_vfiprintf_r+0x1b6>
 800534c:	ab03      	add	r3, sp, #12
 800534e:	9300      	str	r3, [sp, #0]
 8005350:	4622      	mov	r2, r4
 8005352:	4b13      	ldr	r3, [pc, #76]	; (80053a0 <_vfiprintf_r+0x228>)
 8005354:	a904      	add	r1, sp, #16
 8005356:	4630      	mov	r0, r6
 8005358:	f3af 8000 	nop.w
 800535c:	f1b0 3fff 	cmp.w	r0, #4294967295
 8005360:	4681      	mov	r9, r0
 8005362:	d1d5      	bne.n	8005310 <_vfiprintf_r+0x198>
 8005364:	89a3      	ldrh	r3, [r4, #12]
 8005366:	065b      	lsls	r3, r3, #25
 8005368:	f53f af7e 	bmi.w	8005268 <_vfiprintf_r+0xf0>
 800536c:	9809      	ldr	r0, [sp, #36]	; 0x24
 800536e:	e77d      	b.n	800526c <_vfiprintf_r+0xf4>
 8005370:	ab03      	add	r3, sp, #12
 8005372:	9300      	str	r3, [sp, #0]
 8005374:	4622      	mov	r2, r4
 8005376:	4b0a      	ldr	r3, [pc, #40]	; (80053a0 <_vfiprintf_r+0x228>)
 8005378:	a904      	add	r1, sp, #16
 800537a:	4630      	mov	r0, r6
 800537c:	f000 f888 	bl	8005490 <_printf_i>
 8005380:	e7ec      	b.n	800535c <_vfiprintf_r+0x1e4>
 8005382:	bf00      	nop
 8005384:	08005afc 	.word	0x08005afc
 8005388:	08005b3c 	.word	0x08005b3c
 800538c:	08005b1c 	.word	0x08005b1c
 8005390:	08005adc 	.word	0x08005adc
 8005394:	08005b42 	.word	0x08005b42
 8005398:	08005b46 	.word	0x08005b46
 800539c:	00000000 	.word	0x00000000
 80053a0:	08005153 	.word	0x08005153

080053a4 <_printf_common>:
 80053a4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80053a8:	4691      	mov	r9, r2
 80053aa:	461f      	mov	r7, r3
 80053ac:	688a      	ldr	r2, [r1, #8]
 80053ae:	690b      	ldr	r3, [r1, #16]
 80053b0:	f8dd 8020 	ldr.w	r8, [sp, #32]
 80053b4:	4293      	cmp	r3, r2
 80053b6:	bfb8      	it	lt
 80053b8:	4613      	movlt	r3, r2
 80053ba:	f8c9 3000 	str.w	r3, [r9]
 80053be:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 80053c2:	4606      	mov	r6, r0
 80053c4:	460c      	mov	r4, r1
 80053c6:	b112      	cbz	r2, 80053ce <_printf_common+0x2a>
 80053c8:	3301      	adds	r3, #1
 80053ca:	f8c9 3000 	str.w	r3, [r9]
 80053ce:	6823      	ldr	r3, [r4, #0]
 80053d0:	0699      	lsls	r1, r3, #26
 80053d2:	bf42      	ittt	mi
 80053d4:	f8d9 3000 	ldrmi.w	r3, [r9]
 80053d8:	3302      	addmi	r3, #2
 80053da:	f8c9 3000 	strmi.w	r3, [r9]
 80053de:	6825      	ldr	r5, [r4, #0]
 80053e0:	f015 0506 	ands.w	r5, r5, #6
 80053e4:	d107      	bne.n	80053f6 <_printf_common+0x52>
 80053e6:	f104 0a19 	add.w	sl, r4, #25
 80053ea:	68e3      	ldr	r3, [r4, #12]
 80053ec:	f8d9 2000 	ldr.w	r2, [r9]
 80053f0:	1a9b      	subs	r3, r3, r2
 80053f2:	42ab      	cmp	r3, r5
 80053f4:	dc28      	bgt.n	8005448 <_printf_common+0xa4>
 80053f6:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
 80053fa:	6822      	ldr	r2, [r4, #0]
 80053fc:	3300      	adds	r3, #0
 80053fe:	bf18      	it	ne
 8005400:	2301      	movne	r3, #1
 8005402:	0692      	lsls	r2, r2, #26
 8005404:	d42d      	bmi.n	8005462 <_printf_common+0xbe>
 8005406:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800540a:	4639      	mov	r1, r7
 800540c:	4630      	mov	r0, r6
 800540e:	47c0      	blx	r8
 8005410:	3001      	adds	r0, #1
 8005412:	d020      	beq.n	8005456 <_printf_common+0xb2>
 8005414:	6823      	ldr	r3, [r4, #0]
 8005416:	68e5      	ldr	r5, [r4, #12]
 8005418:	f8d9 2000 	ldr.w	r2, [r9]
 800541c:	f003 0306 	and.w	r3, r3, #6
 8005420:	2b04      	cmp	r3, #4
 8005422:	bf08      	it	eq
 8005424:	1aad      	subeq	r5, r5, r2
 8005426:	68a3      	ldr	r3, [r4, #8]
 8005428:	6922      	ldr	r2, [r4, #16]
 800542a:	bf0c      	ite	eq
 800542c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8005430:	2500      	movne	r5, #0
 8005432:	4293      	cmp	r3, r2
 8005434:	bfc4      	itt	gt
 8005436:	1a9b      	subgt	r3, r3, r2
 8005438:	18ed      	addgt	r5, r5, r3
 800543a:	f04f 0900 	mov.w	r9, #0
 800543e:	341a      	adds	r4, #26
 8005440:	454d      	cmp	r5, r9
 8005442:	d11a      	bne.n	800547a <_printf_common+0xd6>
 8005444:	2000      	movs	r0, #0
 8005446:	e008      	b.n	800545a <_printf_common+0xb6>
 8005448:	2301      	movs	r3, #1
 800544a:	4652      	mov	r2, sl
 800544c:	4639      	mov	r1, r7
 800544e:	4630      	mov	r0, r6
 8005450:	47c0      	blx	r8
 8005452:	3001      	adds	r0, #1
 8005454:	d103      	bne.n	800545e <_printf_common+0xba>
 8005456:	f04f 30ff 	mov.w	r0, #4294967295
 800545a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800545e:	3501      	adds	r5, #1
 8005460:	e7c3      	b.n	80053ea <_printf_common+0x46>
 8005462:	18e1      	adds	r1, r4, r3
 8005464:	1c5a      	adds	r2, r3, #1
 8005466:	2030      	movs	r0, #48	; 0x30
 8005468:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800546c:	4422      	add	r2, r4
 800546e:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8005472:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8005476:	3302      	adds	r3, #2
 8005478:	e7c5      	b.n	8005406 <_printf_common+0x62>
 800547a:	2301      	movs	r3, #1
 800547c:	4622      	mov	r2, r4
 800547e:	4639      	mov	r1, r7
 8005480:	4630      	mov	r0, r6
 8005482:	47c0      	blx	r8
 8005484:	3001      	adds	r0, #1
 8005486:	d0e6      	beq.n	8005456 <_printf_common+0xb2>
 8005488:	f109 0901 	add.w	r9, r9, #1
 800548c:	e7d8      	b.n	8005440 <_printf_common+0x9c>
	...

08005490 <_printf_i>:
 8005490:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8005494:	f101 0c43 	add.w	ip, r1, #67	; 0x43
 8005498:	460c      	mov	r4, r1
 800549a:	7e09      	ldrb	r1, [r1, #24]
 800549c:	b085      	sub	sp, #20
 800549e:	296e      	cmp	r1, #110	; 0x6e
 80054a0:	4617      	mov	r7, r2
 80054a2:	4606      	mov	r6, r0
 80054a4:	4698      	mov	r8, r3
 80054a6:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 80054a8:	f000 80b3 	beq.w	8005612 <_printf_i+0x182>
 80054ac:	d822      	bhi.n	80054f4 <_printf_i+0x64>
 80054ae:	2963      	cmp	r1, #99	; 0x63
 80054b0:	d036      	beq.n	8005520 <_printf_i+0x90>
 80054b2:	d80a      	bhi.n	80054ca <_printf_i+0x3a>
 80054b4:	2900      	cmp	r1, #0
 80054b6:	f000 80b9 	beq.w	800562c <_printf_i+0x19c>
 80054ba:	2958      	cmp	r1, #88	; 0x58
 80054bc:	f000 8083 	beq.w	80055c6 <_printf_i+0x136>
 80054c0:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80054c4:	f884 1042 	strb.w	r1, [r4, #66]	; 0x42
 80054c8:	e032      	b.n	8005530 <_printf_i+0xa0>
 80054ca:	2964      	cmp	r1, #100	; 0x64
 80054cc:	d001      	beq.n	80054d2 <_printf_i+0x42>
 80054ce:	2969      	cmp	r1, #105	; 0x69
 80054d0:	d1f6      	bne.n	80054c0 <_printf_i+0x30>
 80054d2:	6820      	ldr	r0, [r4, #0]
 80054d4:	6813      	ldr	r3, [r2, #0]
 80054d6:	0605      	lsls	r5, r0, #24
 80054d8:	f103 0104 	add.w	r1, r3, #4
 80054dc:	d52a      	bpl.n	8005534 <_printf_i+0xa4>
 80054de:	681b      	ldr	r3, [r3, #0]
 80054e0:	6011      	str	r1, [r2, #0]
 80054e2:	2b00      	cmp	r3, #0
 80054e4:	da03      	bge.n	80054ee <_printf_i+0x5e>
 80054e6:	222d      	movs	r2, #45	; 0x2d
 80054e8:	425b      	negs	r3, r3
 80054ea:	f884 2043 	strb.w	r2, [r4, #67]	; 0x43
 80054ee:	486f      	ldr	r0, [pc, #444]	; (80056ac <_printf_i+0x21c>)
 80054f0:	220a      	movs	r2, #10
 80054f2:	e039      	b.n	8005568 <_printf_i+0xd8>
 80054f4:	2973      	cmp	r1, #115	; 0x73
 80054f6:	f000 809d 	beq.w	8005634 <_printf_i+0x1a4>
 80054fa:	d808      	bhi.n	800550e <_printf_i+0x7e>
 80054fc:	296f      	cmp	r1, #111	; 0x6f
 80054fe:	d020      	beq.n	8005542 <_printf_i+0xb2>
 8005500:	2970      	cmp	r1, #112	; 0x70
 8005502:	d1dd      	bne.n	80054c0 <_printf_i+0x30>
 8005504:	6823      	ldr	r3, [r4, #0]
 8005506:	f043 0320 	orr.w	r3, r3, #32
 800550a:	6023      	str	r3, [r4, #0]
 800550c:	e003      	b.n	8005516 <_printf_i+0x86>
 800550e:	2975      	cmp	r1, #117	; 0x75
 8005510:	d017      	beq.n	8005542 <_printf_i+0xb2>
 8005512:	2978      	cmp	r1, #120	; 0x78
 8005514:	d1d4      	bne.n	80054c0 <_printf_i+0x30>
 8005516:	2378      	movs	r3, #120	; 0x78
 8005518:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 800551c:	4864      	ldr	r0, [pc, #400]	; (80056b0 <_printf_i+0x220>)
 800551e:	e055      	b.n	80055cc <_printf_i+0x13c>
 8005520:	6813      	ldr	r3, [r2, #0]
 8005522:	1d19      	adds	r1, r3, #4
 8005524:	681b      	ldr	r3, [r3, #0]
 8005526:	6011      	str	r1, [r2, #0]
 8005528:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800552c:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8005530:	2301      	movs	r3, #1
 8005532:	e08c      	b.n	800564e <_printf_i+0x1be>
 8005534:	681b      	ldr	r3, [r3, #0]
 8005536:	6011      	str	r1, [r2, #0]
 8005538:	f010 0f40 	tst.w	r0, #64	; 0x40
 800553c:	bf18      	it	ne
 800553e:	b21b      	sxthne	r3, r3
 8005540:	e7cf      	b.n	80054e2 <_printf_i+0x52>
 8005542:	6813      	ldr	r3, [r2, #0]
 8005544:	6825      	ldr	r5, [r4, #0]
 8005546:	1d18      	adds	r0, r3, #4
 8005548:	6010      	str	r0, [r2, #0]
 800554a:	0628      	lsls	r0, r5, #24
 800554c:	d501      	bpl.n	8005552 <_printf_i+0xc2>
 800554e:	681b      	ldr	r3, [r3, #0]
 8005550:	e002      	b.n	8005558 <_printf_i+0xc8>
 8005552:	0668      	lsls	r0, r5, #25
 8005554:	d5fb      	bpl.n	800554e <_printf_i+0xbe>
 8005556:	881b      	ldrh	r3, [r3, #0]
 8005558:	4854      	ldr	r0, [pc, #336]	; (80056ac <_printf_i+0x21c>)
 800555a:	296f      	cmp	r1, #111	; 0x6f
 800555c:	bf14      	ite	ne
 800555e:	220a      	movne	r2, #10
 8005560:	2208      	moveq	r2, #8
 8005562:	2100      	movs	r1, #0
 8005564:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8005568:	6865      	ldr	r5, [r4, #4]
 800556a:	60a5      	str	r5, [r4, #8]
 800556c:	2d00      	cmp	r5, #0
 800556e:	f2c0 8095 	blt.w	800569c <_printf_i+0x20c>
 8005572:	6821      	ldr	r1, [r4, #0]
 8005574:	f021 0104 	bic.w	r1, r1, #4
 8005578:	6021      	str	r1, [r4, #0]
 800557a:	2b00      	cmp	r3, #0
 800557c:	d13d      	bne.n	80055fa <_printf_i+0x16a>
 800557e:	2d00      	cmp	r5, #0
 8005580:	f040 808e 	bne.w	80056a0 <_printf_i+0x210>
 8005584:	4665      	mov	r5, ip
 8005586:	2a08      	cmp	r2, #8
 8005588:	d10b      	bne.n	80055a2 <_printf_i+0x112>
 800558a:	6823      	ldr	r3, [r4, #0]
 800558c:	07db      	lsls	r3, r3, #31
 800558e:	d508      	bpl.n	80055a2 <_printf_i+0x112>
 8005590:	6923      	ldr	r3, [r4, #16]
 8005592:	6862      	ldr	r2, [r4, #4]
 8005594:	429a      	cmp	r2, r3
 8005596:	bfde      	ittt	le
 8005598:	2330      	movle	r3, #48	; 0x30
 800559a:	f805 3c01 	strble.w	r3, [r5, #-1]
 800559e:	f105 35ff 	addle.w	r5, r5, #4294967295
 80055a2:	ebac 0305 	sub.w	r3, ip, r5
 80055a6:	6123      	str	r3, [r4, #16]
 80055a8:	f8cd 8000 	str.w	r8, [sp]
 80055ac:	463b      	mov	r3, r7
 80055ae:	aa03      	add	r2, sp, #12
 80055b0:	4621      	mov	r1, r4
 80055b2:	4630      	mov	r0, r6
 80055b4:	f7ff fef6 	bl	80053a4 <_printf_common>
 80055b8:	3001      	adds	r0, #1
 80055ba:	d14d      	bne.n	8005658 <_printf_i+0x1c8>
 80055bc:	f04f 30ff 	mov.w	r0, #4294967295
 80055c0:	b005      	add	sp, #20
 80055c2:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80055c6:	4839      	ldr	r0, [pc, #228]	; (80056ac <_printf_i+0x21c>)
 80055c8:	f884 1045 	strb.w	r1, [r4, #69]	; 0x45
 80055cc:	6813      	ldr	r3, [r2, #0]
 80055ce:	6821      	ldr	r1, [r4, #0]
 80055d0:	1d1d      	adds	r5, r3, #4
 80055d2:	681b      	ldr	r3, [r3, #0]
 80055d4:	6015      	str	r5, [r2, #0]
 80055d6:	060a      	lsls	r2, r1, #24
 80055d8:	d50b      	bpl.n	80055f2 <_printf_i+0x162>
 80055da:	07ca      	lsls	r2, r1, #31
 80055dc:	bf44      	itt	mi
 80055de:	f041 0120 	orrmi.w	r1, r1, #32
 80055e2:	6021      	strmi	r1, [r4, #0]
 80055e4:	b91b      	cbnz	r3, 80055ee <_printf_i+0x15e>
 80055e6:	6822      	ldr	r2, [r4, #0]
 80055e8:	f022 0220 	bic.w	r2, r2, #32
 80055ec:	6022      	str	r2, [r4, #0]
 80055ee:	2210      	movs	r2, #16
 80055f0:	e7b7      	b.n	8005562 <_printf_i+0xd2>
 80055f2:	064d      	lsls	r5, r1, #25
 80055f4:	bf48      	it	mi
 80055f6:	b29b      	uxthmi	r3, r3
 80055f8:	e7ef      	b.n	80055da <_printf_i+0x14a>
 80055fa:	4665      	mov	r5, ip
 80055fc:	fbb3 f1f2 	udiv	r1, r3, r2
 8005600:	fb02 3311 	mls	r3, r2, r1, r3
 8005604:	5cc3      	ldrb	r3, [r0, r3]
 8005606:	f805 3d01 	strb.w	r3, [r5, #-1]!
 800560a:	460b      	mov	r3, r1
 800560c:	2900      	cmp	r1, #0
 800560e:	d1f5      	bne.n	80055fc <_printf_i+0x16c>
 8005610:	e7b9      	b.n	8005586 <_printf_i+0xf6>
 8005612:	6813      	ldr	r3, [r2, #0]
 8005614:	6825      	ldr	r5, [r4, #0]
 8005616:	6961      	ldr	r1, [r4, #20]
 8005618:	1d18      	adds	r0, r3, #4
 800561a:	6010      	str	r0, [r2, #0]
 800561c:	0628      	lsls	r0, r5, #24
 800561e:	681b      	ldr	r3, [r3, #0]
 8005620:	d501      	bpl.n	8005626 <_printf_i+0x196>
 8005622:	6019      	str	r1, [r3, #0]
 8005624:	e002      	b.n	800562c <_printf_i+0x19c>
 8005626:	066a      	lsls	r2, r5, #25
 8005628:	d5fb      	bpl.n	8005622 <_printf_i+0x192>
 800562a:	8019      	strh	r1, [r3, #0]
 800562c:	2300      	movs	r3, #0
 800562e:	6123      	str	r3, [r4, #16]
 8005630:	4665      	mov	r5, ip
 8005632:	e7b9      	b.n	80055a8 <_printf_i+0x118>
 8005634:	6813      	ldr	r3, [r2, #0]
 8005636:	1d19      	adds	r1, r3, #4
 8005638:	6011      	str	r1, [r2, #0]
 800563a:	681d      	ldr	r5, [r3, #0]
 800563c:	6862      	ldr	r2, [r4, #4]
 800563e:	2100      	movs	r1, #0
 8005640:	4628      	mov	r0, r5
 8005642:	f7fa fdd5 	bl	80001f0 <memchr>
 8005646:	b108      	cbz	r0, 800564c <_printf_i+0x1bc>
 8005648:	1b40      	subs	r0, r0, r5
 800564a:	6060      	str	r0, [r4, #4]
 800564c:	6863      	ldr	r3, [r4, #4]
 800564e:	6123      	str	r3, [r4, #16]
 8005650:	2300      	movs	r3, #0
 8005652:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8005656:	e7a7      	b.n	80055a8 <_printf_i+0x118>
 8005658:	6923      	ldr	r3, [r4, #16]
 800565a:	462a      	mov	r2, r5
 800565c:	4639      	mov	r1, r7
 800565e:	4630      	mov	r0, r6
 8005660:	47c0      	blx	r8
 8005662:	3001      	adds	r0, #1
 8005664:	d0aa      	beq.n	80055bc <_printf_i+0x12c>
 8005666:	6823      	ldr	r3, [r4, #0]
 8005668:	079b      	lsls	r3, r3, #30
 800566a:	d413      	bmi.n	8005694 <_printf_i+0x204>
 800566c:	68e0      	ldr	r0, [r4, #12]
 800566e:	9b03      	ldr	r3, [sp, #12]
 8005670:	4298      	cmp	r0, r3
 8005672:	bfb8      	it	lt
 8005674:	4618      	movlt	r0, r3
 8005676:	e7a3      	b.n	80055c0 <_printf_i+0x130>
 8005678:	2301      	movs	r3, #1
 800567a:	464a      	mov	r2, r9
 800567c:	4639      	mov	r1, r7
 800567e:	4630      	mov	r0, r6
 8005680:	47c0      	blx	r8
 8005682:	3001      	adds	r0, #1
 8005684:	d09a      	beq.n	80055bc <_printf_i+0x12c>
 8005686:	3501      	adds	r5, #1
 8005688:	68e3      	ldr	r3, [r4, #12]
 800568a:	9a03      	ldr	r2, [sp, #12]
 800568c:	1a9b      	subs	r3, r3, r2
 800568e:	42ab      	cmp	r3, r5
 8005690:	dcf2      	bgt.n	8005678 <_printf_i+0x1e8>
 8005692:	e7eb      	b.n	800566c <_printf_i+0x1dc>
 8005694:	2500      	movs	r5, #0
 8005696:	f104 0919 	add.w	r9, r4, #25
 800569a:	e7f5      	b.n	8005688 <_printf_i+0x1f8>
 800569c:	2b00      	cmp	r3, #0
 800569e:	d1ac      	bne.n	80055fa <_printf_i+0x16a>
 80056a0:	7803      	ldrb	r3, [r0, #0]
 80056a2:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 80056a6:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80056aa:	e76c      	b.n	8005586 <_printf_i+0xf6>
 80056ac:	08005b4d 	.word	0x08005b4d
 80056b0:	08005b5e 	.word	0x08005b5e

080056b4 <_sbrk_r>:
 80056b4:	b538      	push	{r3, r4, r5, lr}
 80056b6:	4c06      	ldr	r4, [pc, #24]	; (80056d0 <_sbrk_r+0x1c>)
 80056b8:	2300      	movs	r3, #0
 80056ba:	4605      	mov	r5, r0
 80056bc:	4608      	mov	r0, r1
 80056be:	6023      	str	r3, [r4, #0]
 80056c0:	f7fe ff5e 	bl	8004580 <_sbrk>
 80056c4:	1c43      	adds	r3, r0, #1
 80056c6:	d102      	bne.n	80056ce <_sbrk_r+0x1a>
 80056c8:	6823      	ldr	r3, [r4, #0]
 80056ca:	b103      	cbz	r3, 80056ce <_sbrk_r+0x1a>
 80056cc:	602b      	str	r3, [r5, #0]
 80056ce:	bd38      	pop	{r3, r4, r5, pc}
 80056d0:	200001e4 	.word	0x200001e4

080056d4 <__sread>:
 80056d4:	b510      	push	{r4, lr}
 80056d6:	460c      	mov	r4, r1
 80056d8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80056dc:	f000 f8e0 	bl	80058a0 <_read_r>
 80056e0:	2800      	cmp	r0, #0
 80056e2:	bfab      	itete	ge
 80056e4:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 80056e6:	89a3      	ldrhlt	r3, [r4, #12]
 80056e8:	181b      	addge	r3, r3, r0
 80056ea:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 80056ee:	bfac      	ite	ge
 80056f0:	6563      	strge	r3, [r4, #84]	; 0x54
 80056f2:	81a3      	strhlt	r3, [r4, #12]
 80056f4:	bd10      	pop	{r4, pc}

080056f6 <__swrite>:
 80056f6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80056fa:	461f      	mov	r7, r3
 80056fc:	898b      	ldrh	r3, [r1, #12]
 80056fe:	05db      	lsls	r3, r3, #23
 8005700:	4605      	mov	r5, r0
 8005702:	460c      	mov	r4, r1
 8005704:	4616      	mov	r6, r2
 8005706:	d505      	bpl.n	8005714 <__swrite+0x1e>
 8005708:	2302      	movs	r3, #2
 800570a:	2200      	movs	r2, #0
 800570c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005710:	f000 f868 	bl	80057e4 <_lseek_r>
 8005714:	89a3      	ldrh	r3, [r4, #12]
 8005716:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800571a:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800571e:	81a3      	strh	r3, [r4, #12]
 8005720:	4632      	mov	r2, r6
 8005722:	463b      	mov	r3, r7
 8005724:	4628      	mov	r0, r5
 8005726:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800572a:	f000 b817 	b.w	800575c <_write_r>

0800572e <__sseek>:
 800572e:	b510      	push	{r4, lr}
 8005730:	460c      	mov	r4, r1
 8005732:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005736:	f000 f855 	bl	80057e4 <_lseek_r>
 800573a:	1c43      	adds	r3, r0, #1
 800573c:	89a3      	ldrh	r3, [r4, #12]
 800573e:	bf15      	itete	ne
 8005740:	6560      	strne	r0, [r4, #84]	; 0x54
 8005742:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8005746:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800574a:	81a3      	strheq	r3, [r4, #12]
 800574c:	bf18      	it	ne
 800574e:	81a3      	strhne	r3, [r4, #12]
 8005750:	bd10      	pop	{r4, pc}

08005752 <__sclose>:
 8005752:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005756:	f000 b813 	b.w	8005780 <_close_r>
	...

0800575c <_write_r>:
 800575c:	b538      	push	{r3, r4, r5, lr}
 800575e:	4c07      	ldr	r4, [pc, #28]	; (800577c <_write_r+0x20>)
 8005760:	4605      	mov	r5, r0
 8005762:	4608      	mov	r0, r1
 8005764:	4611      	mov	r1, r2
 8005766:	2200      	movs	r2, #0
 8005768:	6022      	str	r2, [r4, #0]
 800576a:	461a      	mov	r2, r3
 800576c:	f7fd fee8 	bl	8003540 <_write>
 8005770:	1c43      	adds	r3, r0, #1
 8005772:	d102      	bne.n	800577a <_write_r+0x1e>
 8005774:	6823      	ldr	r3, [r4, #0]
 8005776:	b103      	cbz	r3, 800577a <_write_r+0x1e>
 8005778:	602b      	str	r3, [r5, #0]
 800577a:	bd38      	pop	{r3, r4, r5, pc}
 800577c:	200001e4 	.word	0x200001e4

08005780 <_close_r>:
 8005780:	b538      	push	{r3, r4, r5, lr}
 8005782:	4c06      	ldr	r4, [pc, #24]	; (800579c <_close_r+0x1c>)
 8005784:	2300      	movs	r3, #0
 8005786:	4605      	mov	r5, r0
 8005788:	4608      	mov	r0, r1
 800578a:	6023      	str	r3, [r4, #0]
 800578c:	f7fe fec3 	bl	8004516 <_close>
 8005790:	1c43      	adds	r3, r0, #1
 8005792:	d102      	bne.n	800579a <_close_r+0x1a>
 8005794:	6823      	ldr	r3, [r4, #0]
 8005796:	b103      	cbz	r3, 800579a <_close_r+0x1a>
 8005798:	602b      	str	r3, [r5, #0]
 800579a:	bd38      	pop	{r3, r4, r5, pc}
 800579c:	200001e4 	.word	0x200001e4

080057a0 <_fstat_r>:
 80057a0:	b538      	push	{r3, r4, r5, lr}
 80057a2:	4c07      	ldr	r4, [pc, #28]	; (80057c0 <_fstat_r+0x20>)
 80057a4:	2300      	movs	r3, #0
 80057a6:	4605      	mov	r5, r0
 80057a8:	4608      	mov	r0, r1
 80057aa:	4611      	mov	r1, r2
 80057ac:	6023      	str	r3, [r4, #0]
 80057ae:	f7fe febe 	bl	800452e <_fstat>
 80057b2:	1c43      	adds	r3, r0, #1
 80057b4:	d102      	bne.n	80057bc <_fstat_r+0x1c>
 80057b6:	6823      	ldr	r3, [r4, #0]
 80057b8:	b103      	cbz	r3, 80057bc <_fstat_r+0x1c>
 80057ba:	602b      	str	r3, [r5, #0]
 80057bc:	bd38      	pop	{r3, r4, r5, pc}
 80057be:	bf00      	nop
 80057c0:	200001e4 	.word	0x200001e4

080057c4 <_isatty_r>:
 80057c4:	b538      	push	{r3, r4, r5, lr}
 80057c6:	4c06      	ldr	r4, [pc, #24]	; (80057e0 <_isatty_r+0x1c>)
 80057c8:	2300      	movs	r3, #0
 80057ca:	4605      	mov	r5, r0
 80057cc:	4608      	mov	r0, r1
 80057ce:	6023      	str	r3, [r4, #0]
 80057d0:	f7fe febd 	bl	800454e <_isatty>
 80057d4:	1c43      	adds	r3, r0, #1
 80057d6:	d102      	bne.n	80057de <_isatty_r+0x1a>
 80057d8:	6823      	ldr	r3, [r4, #0]
 80057da:	b103      	cbz	r3, 80057de <_isatty_r+0x1a>
 80057dc:	602b      	str	r3, [r5, #0]
 80057de:	bd38      	pop	{r3, r4, r5, pc}
 80057e0:	200001e4 	.word	0x200001e4

080057e4 <_lseek_r>:
 80057e4:	b538      	push	{r3, r4, r5, lr}
 80057e6:	4c07      	ldr	r4, [pc, #28]	; (8005804 <_lseek_r+0x20>)
 80057e8:	4605      	mov	r5, r0
 80057ea:	4608      	mov	r0, r1
 80057ec:	4611      	mov	r1, r2
 80057ee:	2200      	movs	r2, #0
 80057f0:	6022      	str	r2, [r4, #0]
 80057f2:	461a      	mov	r2, r3
 80057f4:	f7fe feb6 	bl	8004564 <_lseek>
 80057f8:	1c43      	adds	r3, r0, #1
 80057fa:	d102      	bne.n	8005802 <_lseek_r+0x1e>
 80057fc:	6823      	ldr	r3, [r4, #0]
 80057fe:	b103      	cbz	r3, 8005802 <_lseek_r+0x1e>
 8005800:	602b      	str	r3, [r5, #0]
 8005802:	bd38      	pop	{r3, r4, r5, pc}
 8005804:	200001e4 	.word	0x200001e4

08005808 <memcpy>:
 8005808:	b510      	push	{r4, lr}
 800580a:	1e43      	subs	r3, r0, #1
 800580c:	440a      	add	r2, r1
 800580e:	4291      	cmp	r1, r2
 8005810:	d100      	bne.n	8005814 <memcpy+0xc>
 8005812:	bd10      	pop	{r4, pc}
 8005814:	f811 4b01 	ldrb.w	r4, [r1], #1
 8005818:	f803 4f01 	strb.w	r4, [r3, #1]!
 800581c:	e7f7      	b.n	800580e <memcpy+0x6>

0800581e <memmove>:
 800581e:	4288      	cmp	r0, r1
 8005820:	b510      	push	{r4, lr}
 8005822:	eb01 0302 	add.w	r3, r1, r2
 8005826:	d807      	bhi.n	8005838 <memmove+0x1a>
 8005828:	1e42      	subs	r2, r0, #1
 800582a:	4299      	cmp	r1, r3
 800582c:	d00a      	beq.n	8005844 <memmove+0x26>
 800582e:	f811 4b01 	ldrb.w	r4, [r1], #1
 8005832:	f802 4f01 	strb.w	r4, [r2, #1]!
 8005836:	e7f8      	b.n	800582a <memmove+0xc>
 8005838:	4283      	cmp	r3, r0
 800583a:	d9f5      	bls.n	8005828 <memmove+0xa>
 800583c:	1881      	adds	r1, r0, r2
 800583e:	1ad2      	subs	r2, r2, r3
 8005840:	42d3      	cmn	r3, r2
 8005842:	d100      	bne.n	8005846 <memmove+0x28>
 8005844:	bd10      	pop	{r4, pc}
 8005846:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800584a:	f801 4d01 	strb.w	r4, [r1, #-1]!
 800584e:	e7f7      	b.n	8005840 <memmove+0x22>

08005850 <__malloc_lock>:
 8005850:	4770      	bx	lr

08005852 <__malloc_unlock>:
 8005852:	4770      	bx	lr

08005854 <_realloc_r>:
 8005854:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005856:	4607      	mov	r7, r0
 8005858:	4614      	mov	r4, r2
 800585a:	460e      	mov	r6, r1
 800585c:	b921      	cbnz	r1, 8005868 <_realloc_r+0x14>
 800585e:	4611      	mov	r1, r2
 8005860:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 8005864:	f7ff bab2 	b.w	8004dcc <_malloc_r>
 8005868:	b922      	cbnz	r2, 8005874 <_realloc_r+0x20>
 800586a:	f7ff fa61 	bl	8004d30 <_free_r>
 800586e:	4625      	mov	r5, r4
 8005870:	4628      	mov	r0, r5
 8005872:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8005874:	f000 f826 	bl	80058c4 <_malloc_usable_size_r>
 8005878:	42a0      	cmp	r0, r4
 800587a:	d20f      	bcs.n	800589c <_realloc_r+0x48>
 800587c:	4621      	mov	r1, r4
 800587e:	4638      	mov	r0, r7
 8005880:	f7ff faa4 	bl	8004dcc <_malloc_r>
 8005884:	4605      	mov	r5, r0
 8005886:	2800      	cmp	r0, #0
 8005888:	d0f2      	beq.n	8005870 <_realloc_r+0x1c>
 800588a:	4631      	mov	r1, r6
 800588c:	4622      	mov	r2, r4
 800588e:	f7ff ffbb 	bl	8005808 <memcpy>
 8005892:	4631      	mov	r1, r6
 8005894:	4638      	mov	r0, r7
 8005896:	f7ff fa4b 	bl	8004d30 <_free_r>
 800589a:	e7e9      	b.n	8005870 <_realloc_r+0x1c>
 800589c:	4635      	mov	r5, r6
 800589e:	e7e7      	b.n	8005870 <_realloc_r+0x1c>

080058a0 <_read_r>:
 80058a0:	b538      	push	{r3, r4, r5, lr}
 80058a2:	4c07      	ldr	r4, [pc, #28]	; (80058c0 <_read_r+0x20>)
 80058a4:	4605      	mov	r5, r0
 80058a6:	4608      	mov	r0, r1
 80058a8:	4611      	mov	r1, r2
 80058aa:	2200      	movs	r2, #0
 80058ac:	6022      	str	r2, [r4, #0]
 80058ae:	461a      	mov	r2, r3
 80058b0:	f7fe fe14 	bl	80044dc <_read>
 80058b4:	1c43      	adds	r3, r0, #1
 80058b6:	d102      	bne.n	80058be <_read_r+0x1e>
 80058b8:	6823      	ldr	r3, [r4, #0]
 80058ba:	b103      	cbz	r3, 80058be <_read_r+0x1e>
 80058bc:	602b      	str	r3, [r5, #0]
 80058be:	bd38      	pop	{r3, r4, r5, pc}
 80058c0:	200001e4 	.word	0x200001e4

080058c4 <_malloc_usable_size_r>:
 80058c4:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80058c8:	1f18      	subs	r0, r3, #4
 80058ca:	2b00      	cmp	r3, #0
 80058cc:	bfbc      	itt	lt
 80058ce:	580b      	ldrlt	r3, [r1, r0]
 80058d0:	18c0      	addlt	r0, r0, r3
 80058d2:	4770      	bx	lr

080058d4 <_init>:
 80058d4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80058d6:	bf00      	nop
 80058d8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80058da:	bc08      	pop	{r3}
 80058dc:	469e      	mov	lr, r3
 80058de:	4770      	bx	lr

080058e0 <_fini>:
 80058e0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80058e2:	bf00      	nop
 80058e4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80058e6:	bc08      	pop	{r3}
 80058e8:	469e      	mov	lr, r3
 80058ea:	4770      	bx	lr
