"use strict";(self.webpackChunkmy_website=self.webpackChunkmy_website||[]).push([[3566],{3807:e=>{e.exports=JSON.parse('{"categoryGeneratedIndex":{"title":"systems","description":"\u7cfb\u7edf\u662f\u7531\u591a\u4e2a\u7ec4\u4ef6\u7ec4\u6210\u7684\u6574\u4f53\uff0c\u65e8\u5728\u5b9e\u73b0\u7279\u5b9a\u529f\u80fd\u6216\u76ee\u6807\u3002","slug":"/category/systems-1","permalink":"/docs/category/systems-1","sidebar":"knowledgSidebar","navigation":{"previous":{"title":"VHDL & Verilog","permalink":"/docs/knowledge/Computer-Science/programming-languages/vhdl-verilog/"},"next":{"title":"Systems","permalink":"/docs/knowledge/Computer-Science/systems/"}}}}')}}]);