<profile>

<section name = "Vitis HLS Report for 'input_split_Pipeline_VITIS_LOOP_39_2'" level="0">
<item name = "Date">Sat Jan 17 14:12:47 2026
</item>
<item name = "Version">2023.2 (Build 4023990 on Oct 11 2023)</item>
<item name = "Project">krnl_proj_split</item>
<item name = "Solution">hls (Vitis Kernel Flow Target)</item>
<item name = "Product family">virtexuplusHBM</item>
<item name = "Target device">xcu55c-fsvh2892-2L-e</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">3.33 ns, 2.322 ns, 0.90 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">66, 66, 0.220 us, 0.220 us, 66, 66, no</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- VITIS_LOOP_39_2">64, 64, 2, 1, 1, 64, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 2596, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, -, -, -, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 72, -</column>
<column name="Register">-, -, 148, -, -</column>
<specialColumn name="Available SLR">1344, 3008, 869120, 434560, 320</specialColumn>
<specialColumn name="Utilization SLR (%)">0, 0, ~0, ~0, 0</specialColumn>
<specialColumn name="Available">4032, 9024, 2607360, 1303680, 960</specialColumn>
<specialColumn name="Utilization (%)">0, 0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln39_fu_152_p2">+, 0, 0, 14, 7, 1</column>
<column name="add_ln47_fu_207_p2">+, 0, 0, 71, 64, 1</column>
<column name="and_ln41_fu_168_p2">and, 0, 0, 64, 64, 64</column>
<column name="ap_block_pp0_stage0_01001">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_227">and, 0, 0, 2, 1, 1</column>
<column name="icmp_ln39_fu_146_p2">icmp, 0, 0, 15, 7, 8</column>
<column name="icmp_ln41_fu_173_p2">icmp, 0, 0, 71, 64, 1</column>
<column name="lshr_ln43_fu_198_p2">lshr, 0, 0, 2171, 512, 512</column>
<column name="ap_block_state3_pp0_stage0_iter2">or, 0, 0, 2, 1, 1</column>
<column name="shl_ln41_fu_162_p2">shl, 0, 0, 182, 1, 64</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_done_int">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter2">9, 2, 1, 2</column>
<column name="b_fu_64">9, 2, 7, 14</column>
<column name="byte_count_write_assign_fu_72">9, 2, 64, 128</column>
<column name="empty_31_fu_68">9, 2, 64, 128</column>
<column name="long_bytes_blk_n">9, 2, 1, 2</column>
<column name="short_bytes_blk_n">9, 2, 1, 2</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">1, 0, 1, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter2">1, 0, 1, 0</column>
<column name="b_fu_64">7, 0, 7, 0</column>
<column name="bt_data_reg_284">8, 0, 8, 0</column>
<column name="byte_count_write_assign_fu_72">64, 0, 64, 0</column>
<column name="empty_31_fu_68">64, 0, 64, 0</column>
<column name="icmp_ln41_reg_280">1, 0, 1, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, input_split_Pipeline_VITIS_LOOP_39_2, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, input_split_Pipeline_VITIS_LOOP_39_2, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, input_split_Pipeline_VITIS_LOOP_39_2, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, input_split_Pipeline_VITIS_LOOP_39_2, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, input_split_Pipeline_VITIS_LOOP_39_2, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, input_split_Pipeline_VITIS_LOOP_39_2, return value</column>
<column name="short_bytes_din">out, 9, ap_fifo, short_bytes, pointer</column>
<column name="short_bytes_num_data_valid">in, 7, ap_fifo, short_bytes, pointer</column>
<column name="short_bytes_fifo_cap">in, 7, ap_fifo, short_bytes, pointer</column>
<column name="short_bytes_full_n">in, 1, ap_fifo, short_bytes, pointer</column>
<column name="short_bytes_write">out, 1, ap_fifo, short_bytes, pointer</column>
<column name="long_bytes_din">out, 9, ap_fifo, long_bytes, pointer</column>
<column name="long_bytes_num_data_valid">in, 7, ap_fifo, long_bytes, pointer</column>
<column name="long_bytes_fifo_cap">in, 7, ap_fifo, long_bytes, pointer</column>
<column name="long_bytes_full_n">in, 1, ap_fifo, long_bytes, pointer</column>
<column name="long_bytes_write">out, 1, ap_fifo, long_bytes, pointer</column>
<column name="add_i_i5">in, 64, ap_none, add_i_i5, scalar</column>
<column name="empty">in, 64, ap_none, empty, scalar</column>
<column name="in_word_keep">in, 64, ap_none, in_word_keep, scalar</column>
<column name="in_word_data">in, 512, ap_none, in_word_data, scalar</column>
<column name="byte_count_write_assign_out">out, 64, ap_vld, byte_count_write_assign_out, pointer</column>
<column name="byte_count_write_assign_out_ap_vld">out, 1, ap_vld, byte_count_write_assign_out, pointer</column>
<column name="p_out">out, 64, ap_vld, p_out, pointer</column>
<column name="p_out_ap_vld">out, 1, ap_vld, p_out, pointer</column>
</table>
</item>
</section>
</profile>
