// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2019.1
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

(* CORE_GENERATION_INFO="myproject,hls_ip_2019_1,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=1,HLS_INPUT_PART=xcvu9p-flgb2104-2-i,HLS_INPUT_CLOCK=2.500000,HLS_INPUT_ARCH=pipeline,HLS_SYN_CLOCK=2.156000,HLS_SYN_LAT=28,HLS_SYN_TPT=6,HLS_SYN_MEM=1,HLS_SYN_DSP=533,HLS_SYN_FF=37114,HLS_SYN_LUT=88290,HLS_VERSION=2019_1}" *)

module myproject (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        conv1d_input_V,
        conv1d_input_V_ap_vld,
        layer12_out_0_V,
        layer12_out_0_V_ap_vld,
        const_size_in_1,
        const_size_in_1_ap_vld,
        const_size_out_1,
        const_size_out_1_ap_vld
);

parameter    ap_ST_fsm_pp0_stage0 = 6'd1;
parameter    ap_ST_fsm_pp0_stage1 = 6'd2;
parameter    ap_ST_fsm_pp0_stage2 = 6'd4;
parameter    ap_ST_fsm_pp0_stage3 = 6'd8;
parameter    ap_ST_fsm_pp0_stage4 = 6'd16;
parameter    ap_ST_fsm_pp0_stage5 = 6'd32;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [2079:0] conv1d_input_V;
input   conv1d_input_V_ap_vld;
output  [15:0] layer12_out_0_V;
output   layer12_out_0_V_ap_vld;
output  [15:0] const_size_in_1;
output   const_size_in_1_ap_vld;
output  [15:0] const_size_out_1;
output   const_size_out_1_ap_vld;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg layer12_out_0_V_ap_vld;
reg const_size_in_1_ap_vld;
reg const_size_out_1_ap_vld;

(* fsm_encoding = "none" *) reg   [5:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
reg    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_enable_reg_pp0_iter2;
reg    ap_enable_reg_pp0_iter3;
reg    ap_enable_reg_pp0_iter4;
reg    ap_idle_pp0;
wire    ap_CS_fsm_pp0_stage5;
wire    ap_block_state6_pp0_stage5_iter0;
wire    ap_block_state12_pp0_stage5_iter1;
wire    ap_block_state18_pp0_stage5_iter2;
wire    ap_block_state24_pp0_stage5_iter3;
wire    ap_block_pp0_stage5_11001;
reg   [2079:0] conv1d_input_V_preg;
reg   [2079:0] conv1d_input_V_in_sig;
reg    conv1d_input_V_ap_vld_preg;
reg    conv1d_input_V_ap_vld_in_sig;
reg    conv1d_input_V_blk_n;
wire    ap_block_pp0_stage0;
reg   [15:0] layer2_out_0_V_reg_759;
wire    ap_CS_fsm_pp0_stage1;
wire    ap_block_state2_pp0_stage1_iter0;
wire    ap_block_state8_pp0_stage1_iter1;
wire    ap_block_state14_pp0_stage1_iter2;
wire    ap_block_state20_pp0_stage1_iter3;
wire    ap_block_state26_pp0_stage1_iter4;
wire    ap_block_pp0_stage1_11001;
reg   [15:0] layer2_out_1_V_reg_764;
reg   [15:0] layer2_out_2_V_reg_769;
reg   [15:0] layer2_out_3_V_reg_774;
reg   [15:0] layer2_out_4_V_reg_779;
reg   [15:0] layer2_out_5_V_reg_784;
reg   [15:0] layer2_out_6_V_reg_789;
reg   [15:0] layer2_out_7_V_reg_794;
reg   [15:0] layer2_out_8_V_reg_799;
reg   [15:0] layer2_out_9_V_reg_804;
reg   [15:0] layer2_out_10_V_reg_809;
reg   [15:0] layer2_out_11_V_reg_814;
reg   [15:0] layer2_out_12_V_reg_819;
reg   [15:0] layer2_out_13_V_reg_824;
reg   [15:0] layer2_out_14_V_reg_829;
reg   [15:0] layer2_out_15_V_reg_834;
reg   [15:0] layer2_out_16_V_reg_839;
reg   [15:0] layer2_out_17_V_reg_844;
reg   [15:0] layer2_out_18_V_reg_849;
reg   [15:0] layer2_out_19_V_reg_854;
reg   [15:0] layer3_out_0_V_reg_859;
wire    ap_CS_fsm_pp0_stage2;
wire    ap_block_state3_pp0_stage2_iter0;
wire    ap_block_state9_pp0_stage2_iter1;
wire    ap_block_state15_pp0_stage2_iter2;
wire    ap_block_state21_pp0_stage2_iter3;
wire    ap_block_state27_pp0_stage2_iter4;
wire    ap_block_pp0_stage2_11001;
reg   [15:0] layer3_out_1_V_reg_864;
reg   [15:0] layer3_out_2_V_reg_869;
reg   [15:0] layer3_out_3_V_reg_874;
reg   [15:0] layer3_out_4_V_reg_879;
reg   [15:0] layer3_out_5_V_reg_884;
reg   [15:0] layer3_out_6_V_reg_889;
reg   [15:0] layer3_out_7_V_reg_894;
reg   [15:0] layer3_out_8_V_reg_899;
reg   [15:0] layer3_out_9_V_reg_904;
reg   [15:0] layer3_out_10_V_reg_909;
reg   [15:0] layer3_out_11_V_reg_914;
reg   [15:0] layer3_out_12_V_reg_919;
reg   [15:0] layer3_out_13_V_reg_924;
reg   [15:0] layer3_out_14_V_reg_929;
reg   [15:0] layer3_out_15_V_reg_934;
reg   [15:0] layer3_out_16_V_reg_939;
reg   [15:0] layer3_out_17_V_reg_944;
reg   [15:0] layer3_out_18_V_reg_949;
reg   [15:0] layer3_out_19_V_reg_954;
reg   [15:0] layer13_out_0_V_reg_959;
reg   [15:0] layer13_out_1_V_reg_964;
reg   [15:0] layer13_out_2_V_reg_969;
reg   [15:0] layer13_out_3_V_reg_974;
reg   [15:0] layer13_out_4_V_reg_979;
reg   [15:0] layer13_out_5_V_reg_984;
reg   [15:0] layer13_out_6_V_reg_989;
reg   [15:0] layer13_out_7_V_reg_994;
reg   [15:0] layer13_out_8_V_reg_999;
reg   [15:0] layer13_out_9_V_reg_1004;
reg   [15:0] layer5_out_0_V_reg_1009;
reg    ap_block_state1_pp0_stage0_iter0;
wire    ap_block_state7_pp0_stage0_iter1;
wire    ap_block_state13_pp0_stage0_iter2;
wire    ap_block_state19_pp0_stage0_iter3;
wire    ap_block_state25_pp0_stage0_iter4;
reg    ap_block_pp0_stage0_11001;
reg   [15:0] layer5_out_1_V_reg_1014;
reg   [15:0] layer5_out_2_V_reg_1019;
reg   [15:0] layer5_out_3_V_reg_1024;
reg   [15:0] layer5_out_4_V_reg_1029;
reg   [15:0] layer5_out_5_V_reg_1034;
reg   [15:0] layer5_out_6_V_reg_1039;
reg   [15:0] layer5_out_7_V_reg_1044;
reg   [15:0] layer5_out_8_V_reg_1049;
reg   [15:0] layer5_out_9_V_reg_1054;
reg   [15:0] layer8_out_0_V_reg_1059;
wire    ap_CS_fsm_pp0_stage3;
wire    ap_block_state4_pp0_stage3_iter0;
wire    ap_block_state10_pp0_stage3_iter1;
wire    ap_block_state16_pp0_stage3_iter2;
wire    ap_block_state22_pp0_stage3_iter3;
wire    ap_block_state28_pp0_stage3_iter4;
wire    ap_block_pp0_stage3_11001;
reg   [15:0] layer8_out_1_V_reg_1064;
reg   [15:0] layer8_out_2_V_reg_1069;
reg   [15:0] layer8_out_3_V_reg_1074;
reg   [15:0] layer8_out_4_V_reg_1079;
reg   [15:0] layer8_out_5_V_reg_1084;
reg   [15:0] layer8_out_6_V_reg_1089;
reg   [15:0] layer8_out_7_V_reg_1094;
reg   [15:0] layer8_out_8_V_reg_1099;
reg   [15:0] layer8_out_9_V_reg_1104;
reg   [15:0] layer8_out_10_V_reg_1109;
reg   [15:0] layer8_out_11_V_reg_1114;
reg   [15:0] layer8_out_12_V_reg_1119;
reg   [15:0] layer8_out_13_V_reg_1124;
reg   [15:0] layer8_out_14_V_reg_1129;
reg   [15:0] layer8_out_15_V_reg_1134;
reg   [15:0] layer8_out_16_V_reg_1139;
reg   [15:0] layer8_out_17_V_reg_1144;
reg   [15:0] layer8_out_18_V_reg_1149;
reg   [15:0] layer8_out_19_V_reg_1154;
reg   [15:0] layer9_out_0_V_reg_1159;
reg   [15:0] layer9_out_1_V_reg_1164;
reg   [15:0] layer9_out_2_V_reg_1169;
reg   [15:0] layer9_out_3_V_reg_1174;
reg   [15:0] layer9_out_4_V_reg_1179;
reg   [15:0] layer9_out_5_V_reg_1184;
reg   [15:0] layer9_out_6_V_reg_1189;
reg   [15:0] layer9_out_7_V_reg_1194;
reg   [15:0] layer9_out_8_V_reg_1199;
reg   [15:0] layer9_out_9_V_reg_1204;
reg   [15:0] layer10_out_0_V_reg_1209;
reg   [15:0] layer10_out_1_V_reg_1214;
reg   [15:0] layer10_out_2_V_reg_1219;
reg   [15:0] layer10_out_3_V_reg_1224;
reg   [15:0] layer10_out_4_V_reg_1229;
reg   [15:0] layer10_out_5_V_reg_1234;
reg   [15:0] layer10_out_6_V_reg_1239;
reg   [15:0] layer10_out_7_V_reg_1244;
reg   [15:0] layer10_out_8_V_reg_1249;
reg   [15:0] layer10_out_9_V_reg_1254;
wire   [15:0] grp_dense_latency_ap_fixed_ap_fixed_config11_0_0_fu_205_ap_return;
reg   [15:0] layer11_out_0_V_reg_1259;
reg    ap_enable_reg_pp0_iter0_reg;
wire    ap_block_pp0_stage5_subdone;
wire    ap_block_state5_pp0_stage4_iter0;
wire    ap_block_state11_pp0_stage4_iter1;
wire    ap_block_state17_pp0_stage4_iter2;
wire    ap_block_state23_pp0_stage4_iter3;
wire    ap_block_state29_pp0_stage4_iter4;
wire    ap_block_pp0_stage4_subdone;
wire    ap_CS_fsm_pp0_stage4;
reg    grp_conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_89_ap_start;
wire    grp_conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_89_ap_done;
wire    grp_conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_89_ap_idle;
wire    grp_conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_89_ap_ready;
reg    grp_conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_89_ap_ce;
wire   [15:0] grp_conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_89_ap_return_0;
wire   [15:0] grp_conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_89_ap_return_1;
wire   [15:0] grp_conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_89_ap_return_2;
wire   [15:0] grp_conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_89_ap_return_3;
wire   [15:0] grp_conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_89_ap_return_4;
wire   [15:0] grp_conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_89_ap_return_5;
wire   [15:0] grp_conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_89_ap_return_6;
wire   [15:0] grp_conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_89_ap_return_7;
wire   [15:0] grp_conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_89_ap_return_8;
wire   [15:0] grp_conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_89_ap_return_9;
wire   [15:0] grp_conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_89_ap_return_10;
wire   [15:0] grp_conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_89_ap_return_11;
wire   [15:0] grp_conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_89_ap_return_12;
wire   [15:0] grp_conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_89_ap_return_13;
wire   [15:0] grp_conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_89_ap_return_14;
wire   [15:0] grp_conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_89_ap_return_15;
wire   [15:0] grp_conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_89_ap_return_16;
wire   [15:0] grp_conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_89_ap_return_17;
wire   [15:0] grp_conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_89_ap_return_18;
wire   [15:0] grp_conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_89_ap_return_19;
reg    ap_block_state1_pp0_stage0_iter0_ignore_call11;
wire    ap_block_state7_pp0_stage0_iter1_ignore_call11;
wire    ap_block_state13_pp0_stage0_iter2_ignore_call11;
wire    ap_block_state19_pp0_stage0_iter3_ignore_call11;
wire    ap_block_state25_pp0_stage0_iter4_ignore_call11;
reg    ap_block_pp0_stage0_11001_ignoreCallOp31;
wire    ap_block_state2_pp0_stage1_iter0_ignore_call11;
wire    ap_block_state8_pp0_stage1_iter1_ignore_call11;
wire    ap_block_state14_pp0_stage1_iter2_ignore_call11;
wire    ap_block_state20_pp0_stage1_iter3_ignore_call11;
wire    ap_block_state26_pp0_stage1_iter4_ignore_call11;
wire    ap_block_pp0_stage1_11001_ignoreCallOp32;
wire    ap_block_state3_pp0_stage2_iter0_ignore_call11;
wire    ap_block_state9_pp0_stage2_iter1_ignore_call11;
wire    ap_block_state15_pp0_stage2_iter2_ignore_call11;
wire    ap_block_state21_pp0_stage2_iter3_ignore_call11;
wire    ap_block_state27_pp0_stage2_iter4_ignore_call11;
wire    ap_block_pp0_stage2_11001_ignoreCallOp33;
wire    ap_block_state4_pp0_stage3_iter0_ignore_call11;
wire    ap_block_state10_pp0_stage3_iter1_ignore_call11;
wire    ap_block_state16_pp0_stage3_iter2_ignore_call11;
wire    ap_block_state22_pp0_stage3_iter3_ignore_call11;
wire    ap_block_state28_pp0_stage3_iter4_ignore_call11;
wire    ap_block_pp0_stage3_11001_ignoreCallOp34;
wire    ap_block_state5_pp0_stage4_iter0_ignore_call11;
wire    ap_block_state11_pp0_stage4_iter1_ignore_call11;
wire    ap_block_state17_pp0_stage4_iter2_ignore_call11;
wire    ap_block_state23_pp0_stage4_iter3_ignore_call11;
wire    ap_block_state29_pp0_stage4_iter4_ignore_call11;
wire    ap_block_pp0_stage4_11001_ignoreCallOp35;
wire    ap_block_state6_pp0_stage5_iter0_ignore_call11;
wire    ap_block_state12_pp0_stage5_iter1_ignore_call11;
wire    ap_block_state18_pp0_stage5_iter2_ignore_call11;
wire    ap_block_state24_pp0_stage5_iter3_ignore_call11;
wire    ap_block_pp0_stage5_11001_ignoreCallOp36;
wire    grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_95_ap_start;
wire    grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_95_ap_done;
wire    grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_95_ap_idle;
wire    grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_95_ap_ready;
wire   [15:0] grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_95_ap_return_0;
wire   [15:0] grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_95_ap_return_1;
wire   [15:0] grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_95_ap_return_2;
wire   [15:0] grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_95_ap_return_3;
wire   [15:0] grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_95_ap_return_4;
wire   [15:0] grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_95_ap_return_5;
wire   [15:0] grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_95_ap_return_6;
wire   [15:0] grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_95_ap_return_7;
wire   [15:0] grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_95_ap_return_8;
wire   [15:0] grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_95_ap_return_9;
wire   [15:0] grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_95_ap_return_10;
wire   [15:0] grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_95_ap_return_11;
wire   [15:0] grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_95_ap_return_12;
wire   [15:0] grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_95_ap_return_13;
wire   [15:0] grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_95_ap_return_14;
wire   [15:0] grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_95_ap_return_15;
wire   [15:0] grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_95_ap_return_16;
wire   [15:0] grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_95_ap_return_17;
wire   [15:0] grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_95_ap_return_18;
wire   [15:0] grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_95_ap_return_19;
reg    grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_95_ap_ce;
wire    ap_block_state2_pp0_stage1_iter0_ignore_call75;
wire    ap_block_state8_pp0_stage1_iter1_ignore_call75;
wire    ap_block_state14_pp0_stage1_iter2_ignore_call75;
wire    ap_block_state20_pp0_stage1_iter3_ignore_call75;
wire    ap_block_state26_pp0_stage1_iter4_ignore_call75;
wire    ap_block_pp0_stage1_11001_ignoreCallOp104;
wire    ap_block_state3_pp0_stage2_iter0_ignore_call75;
wire    ap_block_state9_pp0_stage2_iter1_ignore_call75;
wire    ap_block_state15_pp0_stage2_iter2_ignore_call75;
wire    ap_block_state21_pp0_stage2_iter3_ignore_call75;
wire    ap_block_state27_pp0_stage2_iter4_ignore_call75;
wire    ap_block_pp0_stage2_11001_ignoreCallOp105;
wire    ap_block_state4_pp0_stage3_iter0_ignore_call75;
wire    ap_block_state10_pp0_stage3_iter1_ignore_call75;
wire    ap_block_state16_pp0_stage3_iter2_ignore_call75;
wire    ap_block_state22_pp0_stage3_iter3_ignore_call75;
wire    ap_block_state28_pp0_stage3_iter4_ignore_call75;
wire    ap_block_pp0_stage3_11001_ignoreCallOp106;
wire    grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_fu_109_ap_start;
wire    grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_fu_109_ap_done;
wire    grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_fu_109_ap_idle;
wire    grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_fu_109_ap_ready;
wire   [15:0] grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_fu_109_ap_return_0;
wire   [15:0] grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_fu_109_ap_return_1;
wire   [15:0] grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_fu_109_ap_return_2;
wire   [15:0] grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_fu_109_ap_return_3;
wire   [15:0] grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_fu_109_ap_return_4;
wire   [15:0] grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_fu_109_ap_return_5;
wire   [15:0] grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_fu_109_ap_return_6;
wire   [15:0] grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_fu_109_ap_return_7;
wire   [15:0] grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_fu_109_ap_return_8;
wire   [15:0] grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_fu_109_ap_return_9;
reg    grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_fu_109_ap_ce;
wire    ap_block_state5_pp0_stage4_iter0_ignore_call117;
wire    ap_block_state11_pp0_stage4_iter1_ignore_call117;
wire    ap_block_state17_pp0_stage4_iter2_ignore_call117;
wire    ap_block_state23_pp0_stage4_iter3_ignore_call117;
wire    ap_block_state29_pp0_stage4_iter4_ignore_call117;
wire    ap_block_pp0_stage4_11001_ignoreCallOp148;
wire    ap_block_state6_pp0_stage5_iter0_ignore_call117;
wire    ap_block_state12_pp0_stage5_iter1_ignore_call117;
wire    ap_block_state18_pp0_stage5_iter2_ignore_call117;
wire    ap_block_state24_pp0_stage5_iter3_ignore_call117;
wire    ap_block_pp0_stage5_11001_ignoreCallOp149;
reg    ap_block_state1_pp0_stage0_iter0_ignore_call117;
wire    ap_block_state7_pp0_stage0_iter1_ignore_call117;
wire    ap_block_state13_pp0_stage0_iter2_ignore_call117;
wire    ap_block_state19_pp0_stage0_iter3_ignore_call117;
wire    ap_block_state25_pp0_stage0_iter4_ignore_call117;
reg    ap_block_pp0_stage0_11001_ignoreCallOp150;
wire    ap_block_state2_pp0_stage1_iter0_ignore_call117;
wire    ap_block_state8_pp0_stage1_iter1_ignore_call117;
wire    ap_block_state14_pp0_stage1_iter2_ignore_call117;
wire    ap_block_state20_pp0_stage1_iter3_ignore_call117;
wire    ap_block_state26_pp0_stage1_iter4_ignore_call117;
wire    ap_block_pp0_stage1_11001_ignoreCallOp151;
wire    ap_block_state3_pp0_stage2_iter0_ignore_call117;
wire    ap_block_state9_pp0_stage2_iter1_ignore_call117;
wire    ap_block_state15_pp0_stage2_iter2_ignore_call117;
wire    ap_block_state21_pp0_stage2_iter3_ignore_call117;
wire    ap_block_state27_pp0_stage2_iter4_ignore_call117;
wire    ap_block_pp0_stage2_11001_ignoreCallOp152;
wire    grp_pointwise_conv_1d_cl_0_0_0_0_0_0_fu_133_ap_start;
wire    grp_pointwise_conv_1d_cl_0_0_0_0_0_0_fu_133_ap_done;
wire    grp_pointwise_conv_1d_cl_0_0_0_0_0_0_fu_133_ap_idle;
wire    grp_pointwise_conv_1d_cl_0_0_0_0_0_0_fu_133_ap_ready;
reg    grp_pointwise_conv_1d_cl_0_0_0_0_0_0_fu_133_ap_ce;
wire   [15:0] grp_pointwise_conv_1d_cl_0_0_0_0_0_0_fu_133_ap_return_0;
wire   [15:0] grp_pointwise_conv_1d_cl_0_0_0_0_0_0_fu_133_ap_return_1;
wire   [15:0] grp_pointwise_conv_1d_cl_0_0_0_0_0_0_fu_133_ap_return_2;
wire   [15:0] grp_pointwise_conv_1d_cl_0_0_0_0_0_0_fu_133_ap_return_3;
wire   [15:0] grp_pointwise_conv_1d_cl_0_0_0_0_0_0_fu_133_ap_return_4;
wire   [15:0] grp_pointwise_conv_1d_cl_0_0_0_0_0_0_fu_133_ap_return_5;
wire   [15:0] grp_pointwise_conv_1d_cl_0_0_0_0_0_0_fu_133_ap_return_6;
wire   [15:0] grp_pointwise_conv_1d_cl_0_0_0_0_0_0_fu_133_ap_return_7;
wire   [15:0] grp_pointwise_conv_1d_cl_0_0_0_0_0_0_fu_133_ap_return_8;
wire   [15:0] grp_pointwise_conv_1d_cl_0_0_0_0_0_0_fu_133_ap_return_9;
wire    ap_block_state4_pp0_stage3_iter0_ignore_call53;
wire    ap_block_state10_pp0_stage3_iter1_ignore_call53;
wire    ap_block_state16_pp0_stage3_iter2_ignore_call53;
wire    ap_block_state22_pp0_stage3_iter3_ignore_call53;
wire    ap_block_state28_pp0_stage3_iter4_ignore_call53;
wire    ap_block_pp0_stage3_11001_ignoreCallOp80;
wire    ap_block_state5_pp0_stage4_iter0_ignore_call53;
wire    ap_block_state11_pp0_stage4_iter1_ignore_call53;
wire    ap_block_state17_pp0_stage4_iter2_ignore_call53;
wire    ap_block_state23_pp0_stage4_iter3_ignore_call53;
wire    ap_block_state29_pp0_stage4_iter4_ignore_call53;
wire    ap_block_pp0_stage4_11001_ignoreCallOp81;
wire    ap_block_state6_pp0_stage5_iter0_ignore_call53;
wire    ap_block_state12_pp0_stage5_iter1_ignore_call53;
wire    ap_block_state18_pp0_stage5_iter2_ignore_call53;
wire    ap_block_state24_pp0_stage5_iter3_ignore_call53;
wire    ap_block_pp0_stage5_11001_ignoreCallOp82;
wire    call_ret2_relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config3_s_fu_157_ap_ready;
wire   [15:0] call_ret2_relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config3_s_fu_157_ap_return_0;
wire   [15:0] call_ret2_relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config3_s_fu_157_ap_return_1;
wire   [15:0] call_ret2_relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config3_s_fu_157_ap_return_2;
wire   [15:0] call_ret2_relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config3_s_fu_157_ap_return_3;
wire   [15:0] call_ret2_relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config3_s_fu_157_ap_return_4;
wire   [15:0] call_ret2_relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config3_s_fu_157_ap_return_5;
wire   [15:0] call_ret2_relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config3_s_fu_157_ap_return_6;
wire   [15:0] call_ret2_relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config3_s_fu_157_ap_return_7;
wire   [15:0] call_ret2_relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config3_s_fu_157_ap_return_8;
wire   [15:0] call_ret2_relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config3_s_fu_157_ap_return_9;
wire   [15:0] call_ret2_relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config3_s_fu_157_ap_return_10;
wire   [15:0] call_ret2_relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config3_s_fu_157_ap_return_11;
wire   [15:0] call_ret2_relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config3_s_fu_157_ap_return_12;
wire   [15:0] call_ret2_relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config3_s_fu_157_ap_return_13;
wire   [15:0] call_ret2_relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config3_s_fu_157_ap_return_14;
wire   [15:0] call_ret2_relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config3_s_fu_157_ap_return_15;
wire   [15:0] call_ret2_relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config3_s_fu_157_ap_return_16;
wire   [15:0] call_ret2_relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config3_s_fu_157_ap_return_17;
wire   [15:0] call_ret2_relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config3_s_fu_157_ap_return_18;
wire   [15:0] call_ret2_relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config3_s_fu_157_ap_return_19;
wire    call_ret6_relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config8_s_fu_181_ap_ready;
wire   [15:0] call_ret6_relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config8_s_fu_181_ap_return_0;
wire   [15:0] call_ret6_relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config8_s_fu_181_ap_return_1;
wire   [15:0] call_ret6_relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config8_s_fu_181_ap_return_2;
wire   [15:0] call_ret6_relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config8_s_fu_181_ap_return_3;
wire   [15:0] call_ret6_relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config8_s_fu_181_ap_return_4;
wire   [15:0] call_ret6_relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config8_s_fu_181_ap_return_5;
wire   [15:0] call_ret6_relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config8_s_fu_181_ap_return_6;
wire   [15:0] call_ret6_relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config8_s_fu_181_ap_return_7;
wire   [15:0] call_ret6_relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config8_s_fu_181_ap_return_8;
wire   [15:0] call_ret6_relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config8_s_fu_181_ap_return_9;
wire   [15:0] call_ret6_relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config8_s_fu_181_ap_return_10;
wire   [15:0] call_ret6_relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config8_s_fu_181_ap_return_11;
wire   [15:0] call_ret6_relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config8_s_fu_181_ap_return_12;
wire   [15:0] call_ret6_relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config8_s_fu_181_ap_return_13;
wire   [15:0] call_ret6_relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config8_s_fu_181_ap_return_14;
wire   [15:0] call_ret6_relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config8_s_fu_181_ap_return_15;
wire   [15:0] call_ret6_relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config8_s_fu_181_ap_return_16;
wire   [15:0] call_ret6_relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config8_s_fu_181_ap_return_17;
wire   [15:0] call_ret6_relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config8_s_fu_181_ap_return_18;
wire   [15:0] call_ret6_relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config8_s_fu_181_ap_return_19;
wire    grp_dense_latency_ap_fixed_ap_fixed_config11_0_0_fu_205_ap_start;
wire    grp_dense_latency_ap_fixed_ap_fixed_config11_0_0_fu_205_ap_done;
wire    grp_dense_latency_ap_fixed_ap_fixed_config11_0_0_fu_205_ap_idle;
wire    grp_dense_latency_ap_fixed_ap_fixed_config11_0_0_fu_205_ap_ready;
reg    grp_dense_latency_ap_fixed_ap_fixed_config11_0_0_fu_205_ap_ce;
wire    ap_block_state5_pp0_stage4_iter0_ignore_call139;
wire    ap_block_state11_pp0_stage4_iter1_ignore_call139;
wire    ap_block_state17_pp0_stage4_iter2_ignore_call139;
wire    ap_block_state23_pp0_stage4_iter3_ignore_call139;
wire    ap_block_state29_pp0_stage4_iter4_ignore_call139;
wire    ap_block_pp0_stage4_11001_ignoreCallOp174;
wire    ap_block_state6_pp0_stage5_iter0_ignore_call139;
wire    ap_block_state12_pp0_stage5_iter1_ignore_call139;
wire    ap_block_state18_pp0_stage5_iter2_ignore_call139;
wire    ap_block_state24_pp0_stage5_iter3_ignore_call139;
wire    ap_block_pp0_stage5_11001_ignoreCallOp175;
reg    ap_block_state1_pp0_stage0_iter0_ignore_call139;
wire    ap_block_state7_pp0_stage0_iter1_ignore_call139;
wire    ap_block_state13_pp0_stage0_iter2_ignore_call139;
wire    ap_block_state19_pp0_stage0_iter3_ignore_call139;
wire    ap_block_state25_pp0_stage0_iter4_ignore_call139;
reg    ap_block_pp0_stage0_11001_ignoreCallOp176;
wire    ap_block_state2_pp0_stage1_iter0_ignore_call139;
wire    ap_block_state8_pp0_stage1_iter1_ignore_call139;
wire    ap_block_state14_pp0_stage1_iter2_ignore_call139;
wire    ap_block_state20_pp0_stage1_iter3_ignore_call139;
wire    ap_block_state26_pp0_stage1_iter4_ignore_call139;
wire    ap_block_pp0_stage1_11001_ignoreCallOp177;
wire    call_ret4_relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config5_s_fu_219_ap_ready;
wire   [15:0] call_ret4_relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config5_s_fu_219_ap_return_0;
wire   [15:0] call_ret4_relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config5_s_fu_219_ap_return_1;
wire   [15:0] call_ret4_relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config5_s_fu_219_ap_return_2;
wire   [15:0] call_ret4_relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config5_s_fu_219_ap_return_3;
wire   [15:0] call_ret4_relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config5_s_fu_219_ap_return_4;
wire   [15:0] call_ret4_relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config5_s_fu_219_ap_return_5;
wire   [15:0] call_ret4_relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config5_s_fu_219_ap_return_6;
wire   [15:0] call_ret4_relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config5_s_fu_219_ap_return_7;
wire   [15:0] call_ret4_relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config5_s_fu_219_ap_return_8;
wire   [15:0] call_ret4_relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config5_s_fu_219_ap_return_9;
wire    call_ret8_relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config10_s_fu_233_ap_ready;
wire   [15:0] call_ret8_relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config10_s_fu_233_ap_return_0;
wire   [15:0] call_ret8_relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config10_s_fu_233_ap_return_1;
wire   [15:0] call_ret8_relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config10_s_fu_233_ap_return_2;
wire   [15:0] call_ret8_relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config10_s_fu_233_ap_return_3;
wire   [15:0] call_ret8_relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config10_s_fu_233_ap_return_4;
wire   [15:0] call_ret8_relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config10_s_fu_233_ap_return_5;
wire   [15:0] call_ret8_relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config10_s_fu_233_ap_return_6;
wire   [15:0] call_ret8_relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config10_s_fu_233_ap_return_7;
wire   [15:0] call_ret8_relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config10_s_fu_233_ap_return_8;
wire   [15:0] call_ret8_relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config10_s_fu_233_ap_return_9;
wire    grp_sigmoid_ap_fixed_ap_fixed_sigmoid_config12_s_fu_247_ap_start;
wire    grp_sigmoid_ap_fixed_ap_fixed_sigmoid_config12_s_fu_247_ap_done;
wire    grp_sigmoid_ap_fixed_ap_fixed_sigmoid_config12_s_fu_247_ap_idle;
wire    grp_sigmoid_ap_fixed_ap_fixed_sigmoid_config12_s_fu_247_ap_ready;
reg    grp_sigmoid_ap_fixed_ap_fixed_sigmoid_config12_s_fu_247_ap_ce;
wire   [7:0] grp_sigmoid_ap_fixed_ap_fixed_sigmoid_config12_s_fu_247_ap_return;
wire    ap_block_state3_pp0_stage2_iter0_ignore_call140;
wire    ap_block_state9_pp0_stage2_iter1_ignore_call140;
wire    ap_block_state15_pp0_stage2_iter2_ignore_call140;
wire    ap_block_state21_pp0_stage2_iter3_ignore_call140;
wire    ap_block_state27_pp0_stage2_iter4_ignore_call140;
wire    ap_block_pp0_stage2_11001_ignoreCallOp178;
wire    ap_block_state4_pp0_stage3_iter0_ignore_call140;
wire    ap_block_state10_pp0_stage3_iter1_ignore_call140;
wire    ap_block_state16_pp0_stage3_iter2_ignore_call140;
wire    ap_block_state22_pp0_stage3_iter3_ignore_call140;
wire    ap_block_state28_pp0_stage3_iter4_ignore_call140;
wire    ap_block_pp0_stage3_11001_ignoreCallOp179;
wire    ap_block_state5_pp0_stage4_iter0_ignore_call140;
wire    ap_block_state11_pp0_stage4_iter1_ignore_call140;
wire    ap_block_state17_pp0_stage4_iter2_ignore_call140;
wire    ap_block_state23_pp0_stage4_iter3_ignore_call140;
wire    ap_block_state29_pp0_stage4_iter4_ignore_call140;
wire    ap_block_pp0_stage4_11001_ignoreCallOp190;
reg    grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_95_ap_start_reg;
wire    ap_block_pp0_stage1;
reg    grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_fu_109_ap_start_reg;
wire    ap_block_pp0_stage4;
reg    grp_pointwise_conv_1d_cl_0_0_0_0_0_0_fu_133_ap_start_reg;
wire    ap_block_pp0_stage3;
wire    ap_block_pp0_stage2;
reg    grp_dense_latency_ap_fixed_ap_fixed_config11_0_0_fu_205_ap_start_reg;
reg    grp_sigmoid_ap_fixed_ap_fixed_sigmoid_config12_s_fu_247_ap_start_reg;
wire    ap_block_pp0_stage4_01001;
wire    ap_block_pp0_stage4_11001;
wire    ap_block_pp0_stage5;
reg   [5:0] ap_NS_fsm;
reg    ap_block_pp0_stage0_subdone;
reg    ap_idle_pp0_1to4;
wire    ap_block_pp0_stage1_subdone;
wire    ap_block_pp0_stage2_subdone;
wire    ap_block_pp0_stage3_subdone;
reg    ap_idle_pp0_0to3;
reg    ap_reset_idle_pp0;
wire    ap_enable_pp0;

// power-on initialization
initial begin
#0 ap_CS_fsm = 6'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter3 = 1'b0;
#0 ap_enable_reg_pp0_iter4 = 1'b0;
#0 conv1d_input_V_preg = 2080'd0;
#0 conv1d_input_V_ap_vld_preg = 1'b0;
#0 ap_enable_reg_pp0_iter0_reg = 1'b0;
#0 grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_95_ap_start_reg = 1'b0;
#0 grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_fu_109_ap_start_reg = 1'b0;
#0 grp_pointwise_conv_1d_cl_0_0_0_0_0_0_fu_133_ap_start_reg = 1'b0;
#0 grp_dense_latency_ap_fixed_ap_fixed_config11_0_0_fu_205_ap_start_reg = 1'b0;
#0 grp_sigmoid_ap_fixed_ap_fixed_sigmoid_config12_s_fu_247_ap_start_reg = 1'b0;
end

conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0 grp_conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_89(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_89_ap_start),
    .ap_done(grp_conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_89_ap_done),
    .ap_idle(grp_conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_89_ap_idle),
    .ap_ready(grp_conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_89_ap_ready),
    .ap_ce(grp_conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_89_ap_ce),
    .data_V_read(conv1d_input_V_in_sig),
    .ap_return_0(grp_conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_89_ap_return_0),
    .ap_return_1(grp_conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_89_ap_return_1),
    .ap_return_2(grp_conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_89_ap_return_2),
    .ap_return_3(grp_conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_89_ap_return_3),
    .ap_return_4(grp_conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_89_ap_return_4),
    .ap_return_5(grp_conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_89_ap_return_5),
    .ap_return_6(grp_conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_89_ap_return_6),
    .ap_return_7(grp_conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_89_ap_return_7),
    .ap_return_8(grp_conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_89_ap_return_8),
    .ap_return_9(grp_conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_89_ap_return_9),
    .ap_return_10(grp_conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_89_ap_return_10),
    .ap_return_11(grp_conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_89_ap_return_11),
    .ap_return_12(grp_conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_89_ap_return_12),
    .ap_return_13(grp_conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_89_ap_return_13),
    .ap_return_14(grp_conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_89_ap_return_14),
    .ap_return_15(grp_conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_89_ap_return_15),
    .ap_return_16(grp_conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_89_ap_return_16),
    .ap_return_17(grp_conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_89_ap_return_17),
    .ap_return_18(grp_conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_89_ap_return_18),
    .ap_return_19(grp_conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_89_ap_return_19)
);

dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0 grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_95(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_95_ap_start),
    .ap_done(grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_95_ap_done),
    .ap_idle(grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_95_ap_idle),
    .ap_ready(grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_95_ap_ready),
    .data_0_V_read(layer5_out_0_V_reg_1009),
    .data_1_V_read(layer5_out_1_V_reg_1014),
    .data_2_V_read(layer5_out_2_V_reg_1019),
    .data_3_V_read(layer5_out_3_V_reg_1024),
    .data_4_V_read(layer5_out_4_V_reg_1029),
    .data_5_V_read(layer5_out_5_V_reg_1034),
    .data_6_V_read(layer5_out_6_V_reg_1039),
    .data_7_V_read(layer5_out_7_V_reg_1044),
    .data_8_V_read(layer5_out_8_V_reg_1049),
    .data_9_V_read(layer5_out_9_V_reg_1054),
    .ap_return_0(grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_95_ap_return_0),
    .ap_return_1(grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_95_ap_return_1),
    .ap_return_2(grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_95_ap_return_2),
    .ap_return_3(grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_95_ap_return_3),
    .ap_return_4(grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_95_ap_return_4),
    .ap_return_5(grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_95_ap_return_5),
    .ap_return_6(grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_95_ap_return_6),
    .ap_return_7(grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_95_ap_return_7),
    .ap_return_8(grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_95_ap_return_8),
    .ap_return_9(grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_95_ap_return_9),
    .ap_return_10(grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_95_ap_return_10),
    .ap_return_11(grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_95_ap_return_11),
    .ap_return_12(grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_95_ap_return_12),
    .ap_return_13(grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_95_ap_return_13),
    .ap_return_14(grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_95_ap_return_14),
    .ap_return_15(grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_95_ap_return_15),
    .ap_return_16(grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_95_ap_return_16),
    .ap_return_17(grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_95_ap_return_17),
    .ap_return_18(grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_95_ap_return_18),
    .ap_return_19(grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_95_ap_return_19),
    .ap_ce(grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_95_ap_ce)
);

dense_latency_0_0_0_0_0_0_0_0_0_0_0 grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_fu_109(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_fu_109_ap_start),
    .ap_done(grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_fu_109_ap_done),
    .ap_idle(grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_fu_109_ap_idle),
    .ap_ready(grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_fu_109_ap_ready),
    .data_0_V_read(layer8_out_0_V_reg_1059),
    .data_1_V_read(layer8_out_1_V_reg_1064),
    .data_2_V_read(layer8_out_2_V_reg_1069),
    .data_3_V_read(layer8_out_3_V_reg_1074),
    .data_4_V_read(layer8_out_4_V_reg_1079),
    .data_5_V_read(layer8_out_5_V_reg_1084),
    .data_6_V_read(layer8_out_6_V_reg_1089),
    .data_7_V_read(layer8_out_7_V_reg_1094),
    .data_8_V_read(layer8_out_8_V_reg_1099),
    .data_9_V_read(layer8_out_9_V_reg_1104),
    .data_10_V_read(layer8_out_10_V_reg_1109),
    .data_11_V_read(layer8_out_11_V_reg_1114),
    .data_12_V_read(layer8_out_12_V_reg_1119),
    .data_13_V_read(layer8_out_13_V_reg_1124),
    .data_14_V_read(layer8_out_14_V_reg_1129),
    .data_15_V_read(layer8_out_15_V_reg_1134),
    .data_16_V_read(layer8_out_16_V_reg_1139),
    .data_17_V_read(layer8_out_17_V_reg_1144),
    .data_18_V_read(layer8_out_18_V_reg_1149),
    .data_19_V_read(layer8_out_19_V_reg_1154),
    .ap_return_0(grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_fu_109_ap_return_0),
    .ap_return_1(grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_fu_109_ap_return_1),
    .ap_return_2(grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_fu_109_ap_return_2),
    .ap_return_3(grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_fu_109_ap_return_3),
    .ap_return_4(grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_fu_109_ap_return_4),
    .ap_return_5(grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_fu_109_ap_return_5),
    .ap_return_6(grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_fu_109_ap_return_6),
    .ap_return_7(grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_fu_109_ap_return_7),
    .ap_return_8(grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_fu_109_ap_return_8),
    .ap_return_9(grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_fu_109_ap_return_9),
    .ap_ce(grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_fu_109_ap_ce)
);

pointwise_conv_1d_cl_0_0_0_0_0_0 grp_pointwise_conv_1d_cl_0_0_0_0_0_0_fu_133(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_pointwise_conv_1d_cl_0_0_0_0_0_0_fu_133_ap_start),
    .ap_done(grp_pointwise_conv_1d_cl_0_0_0_0_0_0_fu_133_ap_done),
    .ap_idle(grp_pointwise_conv_1d_cl_0_0_0_0_0_0_fu_133_ap_idle),
    .ap_ready(grp_pointwise_conv_1d_cl_0_0_0_0_0_0_fu_133_ap_ready),
    .ap_ce(grp_pointwise_conv_1d_cl_0_0_0_0_0_0_fu_133_ap_ce),
    .data_0_V_read(layer3_out_0_V_reg_859),
    .data_1_V_read(layer3_out_1_V_reg_864),
    .data_2_V_read(layer3_out_2_V_reg_869),
    .data_3_V_read(layer3_out_3_V_reg_874),
    .data_4_V_read(layer3_out_4_V_reg_879),
    .data_5_V_read(layer3_out_5_V_reg_884),
    .data_6_V_read(layer3_out_6_V_reg_889),
    .data_7_V_read(layer3_out_7_V_reg_894),
    .data_8_V_read(layer3_out_8_V_reg_899),
    .data_9_V_read(layer3_out_9_V_reg_904),
    .data_10_V_read(layer3_out_10_V_reg_909),
    .data_11_V_read(layer3_out_11_V_reg_914),
    .data_12_V_read(layer3_out_12_V_reg_919),
    .data_13_V_read(layer3_out_13_V_reg_924),
    .data_14_V_read(layer3_out_14_V_reg_929),
    .data_15_V_read(layer3_out_15_V_reg_934),
    .data_16_V_read(layer3_out_16_V_reg_939),
    .data_17_V_read(layer3_out_17_V_reg_944),
    .data_18_V_read(layer3_out_18_V_reg_949),
    .data_19_V_read(layer3_out_19_V_reg_954),
    .ap_return_0(grp_pointwise_conv_1d_cl_0_0_0_0_0_0_fu_133_ap_return_0),
    .ap_return_1(grp_pointwise_conv_1d_cl_0_0_0_0_0_0_fu_133_ap_return_1),
    .ap_return_2(grp_pointwise_conv_1d_cl_0_0_0_0_0_0_fu_133_ap_return_2),
    .ap_return_3(grp_pointwise_conv_1d_cl_0_0_0_0_0_0_fu_133_ap_return_3),
    .ap_return_4(grp_pointwise_conv_1d_cl_0_0_0_0_0_0_fu_133_ap_return_4),
    .ap_return_5(grp_pointwise_conv_1d_cl_0_0_0_0_0_0_fu_133_ap_return_5),
    .ap_return_6(grp_pointwise_conv_1d_cl_0_0_0_0_0_0_fu_133_ap_return_6),
    .ap_return_7(grp_pointwise_conv_1d_cl_0_0_0_0_0_0_fu_133_ap_return_7),
    .ap_return_8(grp_pointwise_conv_1d_cl_0_0_0_0_0_0_fu_133_ap_return_8),
    .ap_return_9(grp_pointwise_conv_1d_cl_0_0_0_0_0_0_fu_133_ap_return_9)
);

relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config3_s call_ret2_relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config3_s_fu_157(
    .ap_ready(call_ret2_relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config3_s_fu_157_ap_ready),
    .data_0_V_read(layer2_out_0_V_reg_759),
    .data_1_V_read(layer2_out_1_V_reg_764),
    .data_2_V_read(layer2_out_2_V_reg_769),
    .data_3_V_read(layer2_out_3_V_reg_774),
    .data_4_V_read(layer2_out_4_V_reg_779),
    .data_5_V_read(layer2_out_5_V_reg_784),
    .data_6_V_read(layer2_out_6_V_reg_789),
    .data_7_V_read(layer2_out_7_V_reg_794),
    .data_8_V_read(layer2_out_8_V_reg_799),
    .data_9_V_read(layer2_out_9_V_reg_804),
    .data_10_V_read(layer2_out_10_V_reg_809),
    .data_11_V_read(layer2_out_11_V_reg_814),
    .data_12_V_read(layer2_out_12_V_reg_819),
    .data_13_V_read(layer2_out_13_V_reg_824),
    .data_14_V_read(layer2_out_14_V_reg_829),
    .data_15_V_read(layer2_out_15_V_reg_834),
    .data_16_V_read(layer2_out_16_V_reg_839),
    .data_17_V_read(layer2_out_17_V_reg_844),
    .data_18_V_read(layer2_out_18_V_reg_849),
    .data_19_V_read(layer2_out_19_V_reg_854),
    .ap_return_0(call_ret2_relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config3_s_fu_157_ap_return_0),
    .ap_return_1(call_ret2_relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config3_s_fu_157_ap_return_1),
    .ap_return_2(call_ret2_relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config3_s_fu_157_ap_return_2),
    .ap_return_3(call_ret2_relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config3_s_fu_157_ap_return_3),
    .ap_return_4(call_ret2_relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config3_s_fu_157_ap_return_4),
    .ap_return_5(call_ret2_relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config3_s_fu_157_ap_return_5),
    .ap_return_6(call_ret2_relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config3_s_fu_157_ap_return_6),
    .ap_return_7(call_ret2_relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config3_s_fu_157_ap_return_7),
    .ap_return_8(call_ret2_relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config3_s_fu_157_ap_return_8),
    .ap_return_9(call_ret2_relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config3_s_fu_157_ap_return_9),
    .ap_return_10(call_ret2_relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config3_s_fu_157_ap_return_10),
    .ap_return_11(call_ret2_relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config3_s_fu_157_ap_return_11),
    .ap_return_12(call_ret2_relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config3_s_fu_157_ap_return_12),
    .ap_return_13(call_ret2_relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config3_s_fu_157_ap_return_13),
    .ap_return_14(call_ret2_relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config3_s_fu_157_ap_return_14),
    .ap_return_15(call_ret2_relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config3_s_fu_157_ap_return_15),
    .ap_return_16(call_ret2_relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config3_s_fu_157_ap_return_16),
    .ap_return_17(call_ret2_relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config3_s_fu_157_ap_return_17),
    .ap_return_18(call_ret2_relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config3_s_fu_157_ap_return_18),
    .ap_return_19(call_ret2_relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config3_s_fu_157_ap_return_19)
);

relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config8_s call_ret6_relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config8_s_fu_181(
    .ap_ready(call_ret6_relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config8_s_fu_181_ap_ready),
    .data_0_V_read(grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_95_ap_return_0),
    .data_1_V_read(grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_95_ap_return_1),
    .data_2_V_read(grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_95_ap_return_2),
    .data_3_V_read(grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_95_ap_return_3),
    .data_4_V_read(grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_95_ap_return_4),
    .data_5_V_read(grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_95_ap_return_5),
    .data_6_V_read(grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_95_ap_return_6),
    .data_7_V_read(grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_95_ap_return_7),
    .data_8_V_read(grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_95_ap_return_8),
    .data_9_V_read(grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_95_ap_return_9),
    .data_10_V_read(grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_95_ap_return_10),
    .data_11_V_read(grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_95_ap_return_11),
    .data_12_V_read(grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_95_ap_return_12),
    .data_13_V_read(grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_95_ap_return_13),
    .data_14_V_read(grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_95_ap_return_14),
    .data_15_V_read(grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_95_ap_return_15),
    .data_16_V_read(grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_95_ap_return_16),
    .data_17_V_read(grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_95_ap_return_17),
    .data_18_V_read(grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_95_ap_return_18),
    .data_19_V_read(grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_95_ap_return_19),
    .ap_return_0(call_ret6_relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config8_s_fu_181_ap_return_0),
    .ap_return_1(call_ret6_relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config8_s_fu_181_ap_return_1),
    .ap_return_2(call_ret6_relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config8_s_fu_181_ap_return_2),
    .ap_return_3(call_ret6_relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config8_s_fu_181_ap_return_3),
    .ap_return_4(call_ret6_relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config8_s_fu_181_ap_return_4),
    .ap_return_5(call_ret6_relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config8_s_fu_181_ap_return_5),
    .ap_return_6(call_ret6_relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config8_s_fu_181_ap_return_6),
    .ap_return_7(call_ret6_relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config8_s_fu_181_ap_return_7),
    .ap_return_8(call_ret6_relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config8_s_fu_181_ap_return_8),
    .ap_return_9(call_ret6_relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config8_s_fu_181_ap_return_9),
    .ap_return_10(call_ret6_relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config8_s_fu_181_ap_return_10),
    .ap_return_11(call_ret6_relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config8_s_fu_181_ap_return_11),
    .ap_return_12(call_ret6_relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config8_s_fu_181_ap_return_12),
    .ap_return_13(call_ret6_relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config8_s_fu_181_ap_return_13),
    .ap_return_14(call_ret6_relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config8_s_fu_181_ap_return_14),
    .ap_return_15(call_ret6_relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config8_s_fu_181_ap_return_15),
    .ap_return_16(call_ret6_relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config8_s_fu_181_ap_return_16),
    .ap_return_17(call_ret6_relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config8_s_fu_181_ap_return_17),
    .ap_return_18(call_ret6_relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config8_s_fu_181_ap_return_18),
    .ap_return_19(call_ret6_relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config8_s_fu_181_ap_return_19)
);

dense_latency_ap_fixed_ap_fixed_config11_0_0 grp_dense_latency_ap_fixed_ap_fixed_config11_0_0_fu_205(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_dense_latency_ap_fixed_ap_fixed_config11_0_0_fu_205_ap_start),
    .ap_done(grp_dense_latency_ap_fixed_ap_fixed_config11_0_0_fu_205_ap_done),
    .ap_idle(grp_dense_latency_ap_fixed_ap_fixed_config11_0_0_fu_205_ap_idle),
    .ap_ready(grp_dense_latency_ap_fixed_ap_fixed_config11_0_0_fu_205_ap_ready),
    .data_0_V_read(layer10_out_0_V_reg_1209),
    .data_1_V_read(layer10_out_1_V_reg_1214),
    .data_2_V_read(layer10_out_2_V_reg_1219),
    .data_3_V_read(layer10_out_3_V_reg_1224),
    .data_4_V_read(layer10_out_4_V_reg_1229),
    .data_5_V_read(layer10_out_5_V_reg_1234),
    .data_6_V_read(layer10_out_6_V_reg_1239),
    .data_7_V_read(layer10_out_7_V_reg_1244),
    .data_8_V_read(layer10_out_8_V_reg_1249),
    .data_9_V_read(layer10_out_9_V_reg_1254),
    .ap_return(grp_dense_latency_ap_fixed_ap_fixed_config11_0_0_fu_205_ap_return),
    .ap_ce(grp_dense_latency_ap_fixed_ap_fixed_config11_0_0_fu_205_ap_ce)
);

relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config5_s call_ret4_relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config5_s_fu_219(
    .ap_ready(call_ret4_relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config5_s_fu_219_ap_ready),
    .data_0_V_read(layer13_out_0_V_reg_959),
    .data_1_V_read(layer13_out_1_V_reg_964),
    .data_2_V_read(layer13_out_2_V_reg_969),
    .data_3_V_read(layer13_out_3_V_reg_974),
    .data_4_V_read(layer13_out_4_V_reg_979),
    .data_5_V_read(layer13_out_5_V_reg_984),
    .data_6_V_read(layer13_out_6_V_reg_989),
    .data_7_V_read(layer13_out_7_V_reg_994),
    .data_8_V_read(layer13_out_8_V_reg_999),
    .data_9_V_read(layer13_out_9_V_reg_1004),
    .ap_return_0(call_ret4_relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config5_s_fu_219_ap_return_0),
    .ap_return_1(call_ret4_relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config5_s_fu_219_ap_return_1),
    .ap_return_2(call_ret4_relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config5_s_fu_219_ap_return_2),
    .ap_return_3(call_ret4_relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config5_s_fu_219_ap_return_3),
    .ap_return_4(call_ret4_relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config5_s_fu_219_ap_return_4),
    .ap_return_5(call_ret4_relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config5_s_fu_219_ap_return_5),
    .ap_return_6(call_ret4_relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config5_s_fu_219_ap_return_6),
    .ap_return_7(call_ret4_relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config5_s_fu_219_ap_return_7),
    .ap_return_8(call_ret4_relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config5_s_fu_219_ap_return_8),
    .ap_return_9(call_ret4_relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config5_s_fu_219_ap_return_9)
);

relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config10_s call_ret8_relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config10_s_fu_233(
    .ap_ready(call_ret8_relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config10_s_fu_233_ap_ready),
    .data_0_V_read(layer9_out_0_V_reg_1159),
    .data_1_V_read(layer9_out_1_V_reg_1164),
    .data_2_V_read(layer9_out_2_V_reg_1169),
    .data_3_V_read(layer9_out_3_V_reg_1174),
    .data_4_V_read(layer9_out_4_V_reg_1179),
    .data_5_V_read(layer9_out_5_V_reg_1184),
    .data_6_V_read(layer9_out_6_V_reg_1189),
    .data_7_V_read(layer9_out_7_V_reg_1194),
    .data_8_V_read(layer9_out_8_V_reg_1199),
    .data_9_V_read(layer9_out_9_V_reg_1204),
    .ap_return_0(call_ret8_relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config10_s_fu_233_ap_return_0),
    .ap_return_1(call_ret8_relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config10_s_fu_233_ap_return_1),
    .ap_return_2(call_ret8_relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config10_s_fu_233_ap_return_2),
    .ap_return_3(call_ret8_relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config10_s_fu_233_ap_return_3),
    .ap_return_4(call_ret8_relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config10_s_fu_233_ap_return_4),
    .ap_return_5(call_ret8_relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config10_s_fu_233_ap_return_5),
    .ap_return_6(call_ret8_relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config10_s_fu_233_ap_return_6),
    .ap_return_7(call_ret8_relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config10_s_fu_233_ap_return_7),
    .ap_return_8(call_ret8_relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config10_s_fu_233_ap_return_8),
    .ap_return_9(call_ret8_relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config10_s_fu_233_ap_return_9)
);

sigmoid_ap_fixed_ap_fixed_sigmoid_config12_s grp_sigmoid_ap_fixed_ap_fixed_sigmoid_config12_s_fu_247(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_sigmoid_ap_fixed_ap_fixed_sigmoid_config12_s_fu_247_ap_start),
    .ap_done(grp_sigmoid_ap_fixed_ap_fixed_sigmoid_config12_s_fu_247_ap_done),
    .ap_idle(grp_sigmoid_ap_fixed_ap_fixed_sigmoid_config12_s_fu_247_ap_idle),
    .ap_ready(grp_sigmoid_ap_fixed_ap_fixed_sigmoid_config12_s_fu_247_ap_ready),
    .ap_ce(grp_sigmoid_ap_fixed_ap_fixed_sigmoid_config12_s_fu_247_ap_ce),
    .data_V_read(layer11_out_0_V_reg_1259),
    .ap_return(grp_sigmoid_ap_fixed_ap_fixed_sigmoid_config12_s_fu_247_ap_return)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter0_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
            ap_enable_reg_pp0_iter0_reg <= ap_start;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage5_subdone) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
            ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage5_subdone) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter3 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage5_subdone) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
            ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter4 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage5_subdone) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
            ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
        end else if (((1'b0 == ap_block_pp0_stage4_subdone) & (ap_enable_reg_pp0_iter3 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
            ap_enable_reg_pp0_iter4 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        conv1d_input_V_ap_vld_preg <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage5_11001) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
            conv1d_input_V_ap_vld_preg <= 1'b0;
        end else if ((~((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0)) & (conv1d_input_V_ap_vld == 1'b1))) begin
            conv1d_input_V_ap_vld_preg <= conv1d_input_V_ap_vld;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        conv1d_input_V_preg <= 2080'd0;
    end else begin
        if ((~((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0)) & (conv1d_input_V_ap_vld == 1'b1))) begin
            conv1d_input_V_preg <= conv1d_input_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_95_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_95_ap_start_reg <= 1'b1;
        end else if ((grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_95_ap_ready == 1'b1)) begin
            grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_95_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_fu_109_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_fu_109_ap_start_reg <= 1'b1;
        end else if ((grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_fu_109_ap_ready == 1'b1)) begin
            grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_fu_109_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_dense_latency_ap_fixed_ap_fixed_config11_0_0_fu_205_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            grp_dense_latency_ap_fixed_ap_fixed_config11_0_0_fu_205_ap_start_reg <= 1'b1;
        end else if ((grp_dense_latency_ap_fixed_ap_fixed_config11_0_0_fu_205_ap_ready == 1'b1)) begin
            grp_dense_latency_ap_fixed_ap_fixed_config11_0_0_fu_205_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_pointwise_conv_1d_cl_0_0_0_0_0_0_fu_133_ap_start_reg <= 1'b0;
    end else begin
        if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_11001))) begin
            grp_pointwise_conv_1d_cl_0_0_0_0_0_0_fu_133_ap_start_reg <= 1'b1;
        end else if ((grp_pointwise_conv_1d_cl_0_0_0_0_0_0_fu_133_ap_ready == 1'b1)) begin
            grp_pointwise_conv_1d_cl_0_0_0_0_0_0_fu_133_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_sigmoid_ap_fixed_ap_fixed_sigmoid_config12_s_fu_247_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
            grp_sigmoid_ap_fixed_ap_fixed_sigmoid_config12_s_fu_247_ap_start_reg <= 1'b1;
        end else if ((grp_sigmoid_ap_fixed_ap_fixed_sigmoid_config12_s_fu_247_ap_ready == 1'b1)) begin
            grp_sigmoid_ap_fixed_ap_fixed_sigmoid_config12_s_fu_247_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        layer10_out_0_V_reg_1209 <= call_ret8_relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config10_s_fu_233_ap_return_0;
        layer10_out_1_V_reg_1214 <= call_ret8_relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config10_s_fu_233_ap_return_1;
        layer10_out_2_V_reg_1219 <= call_ret8_relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config10_s_fu_233_ap_return_2;
        layer10_out_3_V_reg_1224 <= call_ret8_relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config10_s_fu_233_ap_return_3;
        layer10_out_4_V_reg_1229 <= call_ret8_relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config10_s_fu_233_ap_return_4;
        layer10_out_5_V_reg_1234 <= call_ret8_relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config10_s_fu_233_ap_return_5;
        layer10_out_6_V_reg_1239 <= call_ret8_relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config10_s_fu_233_ap_return_6;
        layer10_out_7_V_reg_1244 <= call_ret8_relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config10_s_fu_233_ap_return_7;
        layer10_out_8_V_reg_1249 <= call_ret8_relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config10_s_fu_233_ap_return_8;
        layer10_out_9_V_reg_1254 <= call_ret8_relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config10_s_fu_233_ap_return_9;
        layer8_out_0_V_reg_1059 <= call_ret6_relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config8_s_fu_181_ap_return_0;
        layer8_out_10_V_reg_1109 <= call_ret6_relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config8_s_fu_181_ap_return_10;
        layer8_out_11_V_reg_1114 <= call_ret6_relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config8_s_fu_181_ap_return_11;
        layer8_out_12_V_reg_1119 <= call_ret6_relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config8_s_fu_181_ap_return_12;
        layer8_out_13_V_reg_1124 <= call_ret6_relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config8_s_fu_181_ap_return_13;
        layer8_out_14_V_reg_1129 <= call_ret6_relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config8_s_fu_181_ap_return_14;
        layer8_out_15_V_reg_1134 <= call_ret6_relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config8_s_fu_181_ap_return_15;
        layer8_out_16_V_reg_1139 <= call_ret6_relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config8_s_fu_181_ap_return_16;
        layer8_out_17_V_reg_1144 <= call_ret6_relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config8_s_fu_181_ap_return_17;
        layer8_out_18_V_reg_1149 <= call_ret6_relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config8_s_fu_181_ap_return_18;
        layer8_out_19_V_reg_1154 <= call_ret6_relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config8_s_fu_181_ap_return_19;
        layer8_out_1_V_reg_1064 <= call_ret6_relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config8_s_fu_181_ap_return_1;
        layer8_out_2_V_reg_1069 <= call_ret6_relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config8_s_fu_181_ap_return_2;
        layer8_out_3_V_reg_1074 <= call_ret6_relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config8_s_fu_181_ap_return_3;
        layer8_out_4_V_reg_1079 <= call_ret6_relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config8_s_fu_181_ap_return_4;
        layer8_out_5_V_reg_1084 <= call_ret6_relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config8_s_fu_181_ap_return_5;
        layer8_out_6_V_reg_1089 <= call_ret6_relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config8_s_fu_181_ap_return_6;
        layer8_out_7_V_reg_1094 <= call_ret6_relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config8_s_fu_181_ap_return_7;
        layer8_out_8_V_reg_1099 <= call_ret6_relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config8_s_fu_181_ap_return_8;
        layer8_out_9_V_reg_1104 <= call_ret6_relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config8_s_fu_181_ap_return_9;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        layer11_out_0_V_reg_1259 <= grp_dense_latency_ap_fixed_ap_fixed_config11_0_0_fu_205_ap_return;
        layer2_out_0_V_reg_759 <= grp_conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_89_ap_return_0;
        layer2_out_10_V_reg_809 <= grp_conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_89_ap_return_10;
        layer2_out_11_V_reg_814 <= grp_conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_89_ap_return_11;
        layer2_out_12_V_reg_819 <= grp_conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_89_ap_return_12;
        layer2_out_13_V_reg_824 <= grp_conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_89_ap_return_13;
        layer2_out_14_V_reg_829 <= grp_conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_89_ap_return_14;
        layer2_out_15_V_reg_834 <= grp_conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_89_ap_return_15;
        layer2_out_16_V_reg_839 <= grp_conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_89_ap_return_16;
        layer2_out_17_V_reg_844 <= grp_conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_89_ap_return_17;
        layer2_out_18_V_reg_849 <= grp_conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_89_ap_return_18;
        layer2_out_19_V_reg_854 <= grp_conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_89_ap_return_19;
        layer2_out_1_V_reg_764 <= grp_conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_89_ap_return_1;
        layer2_out_2_V_reg_769 <= grp_conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_89_ap_return_2;
        layer2_out_3_V_reg_774 <= grp_conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_89_ap_return_3;
        layer2_out_4_V_reg_779 <= grp_conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_89_ap_return_4;
        layer2_out_5_V_reg_784 <= grp_conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_89_ap_return_5;
        layer2_out_6_V_reg_789 <= grp_conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_89_ap_return_6;
        layer2_out_7_V_reg_794 <= grp_conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_89_ap_return_7;
        layer2_out_8_V_reg_799 <= grp_conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_89_ap_return_8;
        layer2_out_9_V_reg_804 <= grp_conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_89_ap_return_9;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage5_11001) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        layer13_out_0_V_reg_959 <= grp_pointwise_conv_1d_cl_0_0_0_0_0_0_fu_133_ap_return_0;
        layer13_out_1_V_reg_964 <= grp_pointwise_conv_1d_cl_0_0_0_0_0_0_fu_133_ap_return_1;
        layer13_out_2_V_reg_969 <= grp_pointwise_conv_1d_cl_0_0_0_0_0_0_fu_133_ap_return_2;
        layer13_out_3_V_reg_974 <= grp_pointwise_conv_1d_cl_0_0_0_0_0_0_fu_133_ap_return_3;
        layer13_out_4_V_reg_979 <= grp_pointwise_conv_1d_cl_0_0_0_0_0_0_fu_133_ap_return_4;
        layer13_out_5_V_reg_984 <= grp_pointwise_conv_1d_cl_0_0_0_0_0_0_fu_133_ap_return_5;
        layer13_out_6_V_reg_989 <= grp_pointwise_conv_1d_cl_0_0_0_0_0_0_fu_133_ap_return_6;
        layer13_out_7_V_reg_994 <= grp_pointwise_conv_1d_cl_0_0_0_0_0_0_fu_133_ap_return_7;
        layer13_out_8_V_reg_999 <= grp_pointwise_conv_1d_cl_0_0_0_0_0_0_fu_133_ap_return_8;
        layer13_out_9_V_reg_1004 <= grp_pointwise_conv_1d_cl_0_0_0_0_0_0_fu_133_ap_return_9;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_11001))) begin
        layer3_out_0_V_reg_859 <= call_ret2_relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config3_s_fu_157_ap_return_0;
        layer3_out_10_V_reg_909 <= call_ret2_relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config3_s_fu_157_ap_return_10;
        layer3_out_11_V_reg_914 <= call_ret2_relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config3_s_fu_157_ap_return_11;
        layer3_out_12_V_reg_919 <= call_ret2_relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config3_s_fu_157_ap_return_12;
        layer3_out_13_V_reg_924 <= call_ret2_relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config3_s_fu_157_ap_return_13;
        layer3_out_14_V_reg_929 <= call_ret2_relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config3_s_fu_157_ap_return_14;
        layer3_out_15_V_reg_934 <= call_ret2_relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config3_s_fu_157_ap_return_15;
        layer3_out_16_V_reg_939 <= call_ret2_relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config3_s_fu_157_ap_return_16;
        layer3_out_17_V_reg_944 <= call_ret2_relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config3_s_fu_157_ap_return_17;
        layer3_out_18_V_reg_949 <= call_ret2_relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config3_s_fu_157_ap_return_18;
        layer3_out_19_V_reg_954 <= call_ret2_relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config3_s_fu_157_ap_return_19;
        layer3_out_1_V_reg_864 <= call_ret2_relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config3_s_fu_157_ap_return_1;
        layer3_out_2_V_reg_869 <= call_ret2_relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config3_s_fu_157_ap_return_2;
        layer3_out_3_V_reg_874 <= call_ret2_relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config3_s_fu_157_ap_return_3;
        layer3_out_4_V_reg_879 <= call_ret2_relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config3_s_fu_157_ap_return_4;
        layer3_out_5_V_reg_884 <= call_ret2_relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config3_s_fu_157_ap_return_5;
        layer3_out_6_V_reg_889 <= call_ret2_relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config3_s_fu_157_ap_return_6;
        layer3_out_7_V_reg_894 <= call_ret2_relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config3_s_fu_157_ap_return_7;
        layer3_out_8_V_reg_899 <= call_ret2_relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config3_s_fu_157_ap_return_8;
        layer3_out_9_V_reg_904 <= call_ret2_relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config3_s_fu_157_ap_return_9;
        layer9_out_0_V_reg_1159 <= grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_fu_109_ap_return_0;
        layer9_out_1_V_reg_1164 <= grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_fu_109_ap_return_1;
        layer9_out_2_V_reg_1169 <= grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_fu_109_ap_return_2;
        layer9_out_3_V_reg_1174 <= grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_fu_109_ap_return_3;
        layer9_out_4_V_reg_1179 <= grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_fu_109_ap_return_4;
        layer9_out_5_V_reg_1184 <= grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_fu_109_ap_return_5;
        layer9_out_6_V_reg_1189 <= grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_fu_109_ap_return_6;
        layer9_out_7_V_reg_1194 <= grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_fu_109_ap_return_7;
        layer9_out_8_V_reg_1199 <= grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_fu_109_ap_return_8;
        layer9_out_9_V_reg_1204 <= grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_fu_109_ap_return_9;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        layer5_out_0_V_reg_1009 <= call_ret4_relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config5_s_fu_219_ap_return_0;
        layer5_out_1_V_reg_1014 <= call_ret4_relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config5_s_fu_219_ap_return_1;
        layer5_out_2_V_reg_1019 <= call_ret4_relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config5_s_fu_219_ap_return_2;
        layer5_out_3_V_reg_1024 <= call_ret4_relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config5_s_fu_219_ap_return_3;
        layer5_out_4_V_reg_1029 <= call_ret4_relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config5_s_fu_219_ap_return_4;
        layer5_out_5_V_reg_1034 <= call_ret4_relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config5_s_fu_219_ap_return_5;
        layer5_out_6_V_reg_1039 <= call_ret4_relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config5_s_fu_219_ap_return_6;
        layer5_out_7_V_reg_1044 <= call_ret4_relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config5_s_fu_219_ap_return_7;
        layer5_out_8_V_reg_1049 <= call_ret4_relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config5_s_fu_219_ap_return_8;
        layer5_out_9_V_reg_1054 <= call_ret4_relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config5_s_fu_219_ap_return_9;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
        ap_enable_reg_pp0_iter0 = ap_start;
    end else begin
        ap_enable_reg_pp0_iter0 = ap_enable_reg_pp0_iter0_reg;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0_0to3 = 1'b1;
    end else begin
        ap_idle_pp0_0to3 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0))) begin
        ap_idle_pp0_1to4 = 1'b1;
    end else begin
        ap_idle_pp0_1to4 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage5_11001) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (ap_idle_pp0_0to3 == 1'b1))) begin
        ap_reset_idle_pp0 = 1'b1;
    end else begin
        ap_reset_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        const_size_in_1_ap_vld = 1'b1;
    end else begin
        const_size_in_1_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        const_size_out_1_ap_vld = 1'b1;
    end else begin
        const_size_out_1_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((conv1d_input_V_ap_vld == 1'b1)) begin
        conv1d_input_V_ap_vld_in_sig = conv1d_input_V_ap_vld;
    end else begin
        conv1d_input_V_ap_vld_in_sig = conv1d_input_V_ap_vld_preg;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_start == 1'b1))) begin
        conv1d_input_V_blk_n = conv1d_input_V_ap_vld;
    end else begin
        conv1d_input_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((conv1d_input_V_ap_vld == 1'b1)) begin
        conv1d_input_V_in_sig = conv1d_input_V;
    end else begin
        conv1d_input_V_in_sig = conv1d_input_V_preg;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001_ignoreCallOp32) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage5_11001_ignoreCallOp36) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage4_11001_ignoreCallOp35) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage3_11001_ignoreCallOp34) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp31) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage2_11001_ignoreCallOp33) & (1'b1 == ap_CS_fsm_pp0_stage2)))) begin
        grp_conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_89_ap_ce = 1'b1;
    end else begin
        grp_conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_89_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_start == 1'b1))) begin
        grp_conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_89_ap_start = 1'b1;
    end else begin
        grp_conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_89_ap_start = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001_ignoreCallOp104) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage3_11001_ignoreCallOp106) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage2_11001_ignoreCallOp105) & (1'b1 == ap_CS_fsm_pp0_stage2)))) begin
        grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_95_ap_ce = 1'b1;
    end else begin
        grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_95_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001_ignoreCallOp151) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage5_11001_ignoreCallOp149) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage4_11001_ignoreCallOp148) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp150) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage2_11001_ignoreCallOp152) & (1'b1 == ap_CS_fsm_pp0_stage2)))) begin
        grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_fu_109_ap_ce = 1'b1;
    end else begin
        grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_fu_109_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001_ignoreCallOp177) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage5_11001_ignoreCallOp175) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage4_11001_ignoreCallOp174) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp176) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_dense_latency_ap_fixed_ap_fixed_config11_0_0_fu_205_ap_ce = 1'b1;
    end else begin
        grp_dense_latency_ap_fixed_ap_fixed_config11_0_0_fu_205_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage5_11001_ignoreCallOp82) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage4_11001_ignoreCallOp81) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage3_11001_ignoreCallOp80) & (1'b1 == ap_CS_fsm_pp0_stage3)))) begin
        grp_pointwise_conv_1d_cl_0_0_0_0_0_0_fu_133_ap_ce = 1'b1;
    end else begin
        grp_pointwise_conv_1d_cl_0_0_0_0_0_0_fu_133_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage4_11001_ignoreCallOp190) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage3_11001_ignoreCallOp179) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage2_11001_ignoreCallOp178) & (1'b1 == ap_CS_fsm_pp0_stage2)))) begin
        grp_sigmoid_ap_fixed_ap_fixed_sigmoid_config12_s_fu_247_ap_ce = 1'b1;
    end else begin
        grp_sigmoid_ap_fixed_ap_fixed_sigmoid_config12_s_fu_247_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        layer12_out_0_V_ap_vld = 1'b1;
    end else begin
        layer12_out_0_V_ap_vld = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            if ((~((ap_start == 1'b0) & (ap_idle_pp0_1to4 == 1'b1)) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        ap_ST_fsm_pp0_stage1 : begin
            if ((1'b0 == ap_block_pp0_stage1_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end
        end
        ap_ST_fsm_pp0_stage2 : begin
            if ((1'b0 == ap_block_pp0_stage2_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage3;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage2;
            end
        end
        ap_ST_fsm_pp0_stage3 : begin
            if ((1'b0 == ap_block_pp0_stage3_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage4;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage3;
            end
        end
        ap_ST_fsm_pp0_stage4 : begin
            if (((1'b0 == ap_block_pp0_stage4_subdone) & (ap_reset_idle_pp0 == 1'b0))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage5;
            end else if (((1'b0 == ap_block_pp0_stage4_subdone) & (ap_reset_idle_pp0 == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage4;
            end
        end
        ap_ST_fsm_pp0_stage5 : begin
            if ((1'b0 == ap_block_pp0_stage5_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage5;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_pp0_stage1 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_pp0_stage2 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_pp0_stage3 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_pp0_stage4 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_pp0_stage5 = ap_CS_fsm[32'd5];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_11001 = ((ap_enable_reg_pp0_iter0 == 1'b1) & ((conv1d_input_V_ap_vld_in_sig == 1'b0) | (ap_start == 1'b0)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_ignoreCallOp150 = ((ap_enable_reg_pp0_iter0 == 1'b1) & ((conv1d_input_V_ap_vld_in_sig == 1'b0) | (ap_start == 1'b0)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_ignoreCallOp176 = ((ap_enable_reg_pp0_iter0 == 1'b1) & ((conv1d_input_V_ap_vld_in_sig == 1'b0) | (ap_start == 1'b0)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_ignoreCallOp31 = ((ap_enable_reg_pp0_iter0 == 1'b1) & ((conv1d_input_V_ap_vld_in_sig == 1'b0) | (ap_start == 1'b0)));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone = ((ap_enable_reg_pp0_iter0 == 1'b1) & ((conv1d_input_V_ap_vld_in_sig == 1'b0) | (ap_start == 1'b0)));
end

assign ap_block_pp0_stage1 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1_11001_ignoreCallOp104 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1_11001_ignoreCallOp151 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1_11001_ignoreCallOp177 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1_11001_ignoreCallOp32 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage2 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage2_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage2_11001_ignoreCallOp105 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage2_11001_ignoreCallOp152 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage2_11001_ignoreCallOp178 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage2_11001_ignoreCallOp33 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage2_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage3 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage3_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage3_11001_ignoreCallOp106 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage3_11001_ignoreCallOp179 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage3_11001_ignoreCallOp34 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage3_11001_ignoreCallOp80 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage3_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage4 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage4_01001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage4_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage4_11001_ignoreCallOp148 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage4_11001_ignoreCallOp174 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage4_11001_ignoreCallOp190 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage4_11001_ignoreCallOp35 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage4_11001_ignoreCallOp81 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage4_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage5 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage5_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage5_11001_ignoreCallOp149 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage5_11001_ignoreCallOp175 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage5_11001_ignoreCallOp36 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage5_11001_ignoreCallOp82 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage5_subdone = ~(1'b1 == 1'b1);

assign ap_block_state10_pp0_stage3_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state10_pp0_stage3_iter1_ignore_call11 = ~(1'b1 == 1'b1);

assign ap_block_state10_pp0_stage3_iter1_ignore_call140 = ~(1'b1 == 1'b1);

assign ap_block_state10_pp0_stage3_iter1_ignore_call53 = ~(1'b1 == 1'b1);

assign ap_block_state10_pp0_stage3_iter1_ignore_call75 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage4_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage4_iter1_ignore_call11 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage4_iter1_ignore_call117 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage4_iter1_ignore_call139 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage4_iter1_ignore_call140 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage4_iter1_ignore_call53 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp0_stage5_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp0_stage5_iter1_ignore_call11 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp0_stage5_iter1_ignore_call117 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp0_stage5_iter1_ignore_call139 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp0_stage5_iter1_ignore_call53 = ~(1'b1 == 1'b1);

assign ap_block_state13_pp0_stage0_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state13_pp0_stage0_iter2_ignore_call11 = ~(1'b1 == 1'b1);

assign ap_block_state13_pp0_stage0_iter2_ignore_call117 = ~(1'b1 == 1'b1);

assign ap_block_state13_pp0_stage0_iter2_ignore_call139 = ~(1'b1 == 1'b1);

assign ap_block_state14_pp0_stage1_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state14_pp0_stage1_iter2_ignore_call11 = ~(1'b1 == 1'b1);

assign ap_block_state14_pp0_stage1_iter2_ignore_call117 = ~(1'b1 == 1'b1);

assign ap_block_state14_pp0_stage1_iter2_ignore_call139 = ~(1'b1 == 1'b1);

assign ap_block_state14_pp0_stage1_iter2_ignore_call75 = ~(1'b1 == 1'b1);

assign ap_block_state15_pp0_stage2_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state15_pp0_stage2_iter2_ignore_call11 = ~(1'b1 == 1'b1);

assign ap_block_state15_pp0_stage2_iter2_ignore_call117 = ~(1'b1 == 1'b1);

assign ap_block_state15_pp0_stage2_iter2_ignore_call140 = ~(1'b1 == 1'b1);

assign ap_block_state15_pp0_stage2_iter2_ignore_call75 = ~(1'b1 == 1'b1);

assign ap_block_state16_pp0_stage3_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state16_pp0_stage3_iter2_ignore_call11 = ~(1'b1 == 1'b1);

assign ap_block_state16_pp0_stage3_iter2_ignore_call140 = ~(1'b1 == 1'b1);

assign ap_block_state16_pp0_stage3_iter2_ignore_call53 = ~(1'b1 == 1'b1);

assign ap_block_state16_pp0_stage3_iter2_ignore_call75 = ~(1'b1 == 1'b1);

assign ap_block_state17_pp0_stage4_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state17_pp0_stage4_iter2_ignore_call11 = ~(1'b1 == 1'b1);

assign ap_block_state17_pp0_stage4_iter2_ignore_call117 = ~(1'b1 == 1'b1);

assign ap_block_state17_pp0_stage4_iter2_ignore_call139 = ~(1'b1 == 1'b1);

assign ap_block_state17_pp0_stage4_iter2_ignore_call140 = ~(1'b1 == 1'b1);

assign ap_block_state17_pp0_stage4_iter2_ignore_call53 = ~(1'b1 == 1'b1);

assign ap_block_state18_pp0_stage5_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state18_pp0_stage5_iter2_ignore_call11 = ~(1'b1 == 1'b1);

assign ap_block_state18_pp0_stage5_iter2_ignore_call117 = ~(1'b1 == 1'b1);

assign ap_block_state18_pp0_stage5_iter2_ignore_call139 = ~(1'b1 == 1'b1);

assign ap_block_state18_pp0_stage5_iter2_ignore_call53 = ~(1'b1 == 1'b1);

assign ap_block_state19_pp0_stage0_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state19_pp0_stage0_iter3_ignore_call11 = ~(1'b1 == 1'b1);

assign ap_block_state19_pp0_stage0_iter3_ignore_call117 = ~(1'b1 == 1'b1);

assign ap_block_state19_pp0_stage0_iter3_ignore_call139 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0 = ((conv1d_input_V_ap_vld_in_sig == 1'b0) | (ap_start == 1'b0));
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0_ignore_call11 = ((conv1d_input_V_ap_vld_in_sig == 1'b0) | (ap_start == 1'b0));
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0_ignore_call117 = ((conv1d_input_V_ap_vld_in_sig == 1'b0) | (ap_start == 1'b0));
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0_ignore_call139 = ((conv1d_input_V_ap_vld_in_sig == 1'b0) | (ap_start == 1'b0));
end

assign ap_block_state20_pp0_stage1_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state20_pp0_stage1_iter3_ignore_call11 = ~(1'b1 == 1'b1);

assign ap_block_state20_pp0_stage1_iter3_ignore_call117 = ~(1'b1 == 1'b1);

assign ap_block_state20_pp0_stage1_iter3_ignore_call139 = ~(1'b1 == 1'b1);

assign ap_block_state20_pp0_stage1_iter3_ignore_call75 = ~(1'b1 == 1'b1);

assign ap_block_state21_pp0_stage2_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state21_pp0_stage2_iter3_ignore_call11 = ~(1'b1 == 1'b1);

assign ap_block_state21_pp0_stage2_iter3_ignore_call117 = ~(1'b1 == 1'b1);

assign ap_block_state21_pp0_stage2_iter3_ignore_call140 = ~(1'b1 == 1'b1);

assign ap_block_state21_pp0_stage2_iter3_ignore_call75 = ~(1'b1 == 1'b1);

assign ap_block_state22_pp0_stage3_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state22_pp0_stage3_iter3_ignore_call11 = ~(1'b1 == 1'b1);

assign ap_block_state22_pp0_stage3_iter3_ignore_call140 = ~(1'b1 == 1'b1);

assign ap_block_state22_pp0_stage3_iter3_ignore_call53 = ~(1'b1 == 1'b1);

assign ap_block_state22_pp0_stage3_iter3_ignore_call75 = ~(1'b1 == 1'b1);

assign ap_block_state23_pp0_stage4_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state23_pp0_stage4_iter3_ignore_call11 = ~(1'b1 == 1'b1);

assign ap_block_state23_pp0_stage4_iter3_ignore_call117 = ~(1'b1 == 1'b1);

assign ap_block_state23_pp0_stage4_iter3_ignore_call139 = ~(1'b1 == 1'b1);

assign ap_block_state23_pp0_stage4_iter3_ignore_call140 = ~(1'b1 == 1'b1);

assign ap_block_state23_pp0_stage4_iter3_ignore_call53 = ~(1'b1 == 1'b1);

assign ap_block_state24_pp0_stage5_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state24_pp0_stage5_iter3_ignore_call11 = ~(1'b1 == 1'b1);

assign ap_block_state24_pp0_stage5_iter3_ignore_call117 = ~(1'b1 == 1'b1);

assign ap_block_state24_pp0_stage5_iter3_ignore_call139 = ~(1'b1 == 1'b1);

assign ap_block_state24_pp0_stage5_iter3_ignore_call53 = ~(1'b1 == 1'b1);

assign ap_block_state25_pp0_stage0_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state25_pp0_stage0_iter4_ignore_call11 = ~(1'b1 == 1'b1);

assign ap_block_state25_pp0_stage0_iter4_ignore_call117 = ~(1'b1 == 1'b1);

assign ap_block_state25_pp0_stage0_iter4_ignore_call139 = ~(1'b1 == 1'b1);

assign ap_block_state26_pp0_stage1_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state26_pp0_stage1_iter4_ignore_call11 = ~(1'b1 == 1'b1);

assign ap_block_state26_pp0_stage1_iter4_ignore_call117 = ~(1'b1 == 1'b1);

assign ap_block_state26_pp0_stage1_iter4_ignore_call139 = ~(1'b1 == 1'b1);

assign ap_block_state26_pp0_stage1_iter4_ignore_call75 = ~(1'b1 == 1'b1);

assign ap_block_state27_pp0_stage2_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state27_pp0_stage2_iter4_ignore_call11 = ~(1'b1 == 1'b1);

assign ap_block_state27_pp0_stage2_iter4_ignore_call117 = ~(1'b1 == 1'b1);

assign ap_block_state27_pp0_stage2_iter4_ignore_call140 = ~(1'b1 == 1'b1);

assign ap_block_state27_pp0_stage2_iter4_ignore_call75 = ~(1'b1 == 1'b1);

assign ap_block_state28_pp0_stage3_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state28_pp0_stage3_iter4_ignore_call11 = ~(1'b1 == 1'b1);

assign ap_block_state28_pp0_stage3_iter4_ignore_call140 = ~(1'b1 == 1'b1);

assign ap_block_state28_pp0_stage3_iter4_ignore_call53 = ~(1'b1 == 1'b1);

assign ap_block_state28_pp0_stage3_iter4_ignore_call75 = ~(1'b1 == 1'b1);

assign ap_block_state29_pp0_stage4_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state29_pp0_stage4_iter4_ignore_call11 = ~(1'b1 == 1'b1);

assign ap_block_state29_pp0_stage4_iter4_ignore_call117 = ~(1'b1 == 1'b1);

assign ap_block_state29_pp0_stage4_iter4_ignore_call139 = ~(1'b1 == 1'b1);

assign ap_block_state29_pp0_stage4_iter4_ignore_call140 = ~(1'b1 == 1'b1);

assign ap_block_state29_pp0_stage4_iter4_ignore_call53 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage1_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage1_iter0_ignore_call11 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage1_iter0_ignore_call117 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage1_iter0_ignore_call139 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage1_iter0_ignore_call75 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage2_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage2_iter0_ignore_call11 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage2_iter0_ignore_call117 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage2_iter0_ignore_call140 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage2_iter0_ignore_call75 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage3_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage3_iter0_ignore_call11 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage3_iter0_ignore_call140 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage3_iter0_ignore_call53 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage3_iter0_ignore_call75 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage4_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage4_iter0_ignore_call11 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage4_iter0_ignore_call117 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage4_iter0_ignore_call139 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage4_iter0_ignore_call140 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage4_iter0_ignore_call53 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage5_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage5_iter0_ignore_call11 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage5_iter0_ignore_call117 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage5_iter0_ignore_call139 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage5_iter0_ignore_call53 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter1_ignore_call11 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter1_ignore_call117 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter1_ignore_call139 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage1_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage1_iter1_ignore_call11 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage1_iter1_ignore_call117 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage1_iter1_ignore_call139 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage1_iter1_ignore_call75 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage2_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage2_iter1_ignore_call11 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage2_iter1_ignore_call117 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage2_iter1_ignore_call140 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage2_iter1_ignore_call75 = ~(1'b1 == 1'b1);

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign const_size_in_1 = 16'd130;

assign const_size_out_1 = 16'd1;

assign grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_95_ap_start = grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_95_ap_start_reg;

assign grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_fu_109_ap_start = grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_fu_109_ap_start_reg;

assign grp_dense_latency_ap_fixed_ap_fixed_config11_0_0_fu_205_ap_start = grp_dense_latency_ap_fixed_ap_fixed_config11_0_0_fu_205_ap_start_reg;

assign grp_pointwise_conv_1d_cl_0_0_0_0_0_0_fu_133_ap_start = grp_pointwise_conv_1d_cl_0_0_0_0_0_0_fu_133_ap_start_reg;

assign grp_sigmoid_ap_fixed_ap_fixed_sigmoid_config12_s_fu_247_ap_start = grp_sigmoid_ap_fixed_ap_fixed_sigmoid_config12_s_fu_247_ap_start_reg;

assign layer12_out_0_V = grp_sigmoid_ap_fixed_ap_fixed_sigmoid_config12_s_fu_247_ap_return;

endmodule //myproject
