###############################################################
#  Generated by:      Cadence Encounter 09.13-s229_1
#  OS:                Linux x86_64(Host ID vlsi23)
#  Generated on:      Tue Apr 26 15:33:10 2016
#  Command:           optDesign -preCTS
###############################################################
Path 1: MET Setup Check with Pin alu/approx_mul/\out_mul_reg[22] /CK 
Endpoint:   alu/approx_mul/\out_mul_reg[22] /D (^) checked with  leading edge 
of 'input_clk'
Beginpoint: rst                                (^) triggered by  leading edge 
of '@'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         0.187
+ Phase Shift                   5.000
= Required Time                 4.813
- Arrival Time                  4.791
= Slack Time                    0.022
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                        |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                        | rst ^        |          | 0.000 |       |   0.000 |    0.022 | 
     | alu/approx_mul/FE_RC_4476_0            | A2 ^ -> ZN v | NOR2_X4  | 0.026 | 0.039 |   0.039 |    0.061 | 
     | alu/approx_mul/FE_RC_4474_0            | A v -> ZN ^  | AOI21_X2 | 0.219 | 0.313 |   0.353 |    0.375 | 
     | alu/approx_mul/FE_RC_5085_0            | A ^ -> ZN v  | INV_X2   | 0.053 | 0.071 |   0.424 |    0.446 | 
     | alu/approx_mul/FE_RC_5084_0            | A1 v -> ZN ^ | NOR2_X2  | 0.080 | 0.119 |   0.543 |    0.565 | 
     | alu/approx_mul/FE_RC_5083_0            | A3 ^ -> ZN v | NAND3_X2 | 0.069 | 0.132 |   0.675 |    0.697 | 
     | alu/approx_mul/g3177                   | A2 v -> ZN ^ | NAND2_X2 | 0.093 | 0.153 |   0.828 |    0.850 | 
     | alu/approx_mul/g3160                   | A2 ^ -> ZN v | NAND2_X4 | 0.040 | 0.088 |   0.915 |    0.937 | 
     | alu/approx_mul/g3140                   | B1 v -> ZN ^ | OAI21_X2 | 0.127 | 0.166 |   1.081 |    1.103 | 
     | alu/approx_mul/g3139                   | A ^ -> ZN v  | INV_X4   | 0.052 | 0.107 |   1.189 |    1.211 | 
     | alu/approx_mul/mul_232_18/FE_RC_4973_0 | A1 v -> ZN ^ | NAND3_X2 | 0.187 | 0.208 |   1.397 |    1.419 | 
     | alu/approx_mul/mul_232_18/FE_RC_615_0  | A1 ^ -> ZN v | NAND2_X4 | 0.107 | 0.203 |   1.600 |    1.622 | 
     | alu/approx_mul/mul_232_18/g3757        | A1 v -> ZN ^ | AOI22_X4 | 0.165 | 0.229 |   1.830 |    1.852 | 
     | alu/approx_mul/mul_232_18/g3756        | A ^ -> ZN v  | INV_X2   | 0.048 | 0.083 |   1.913 |    1.935 | 
     | alu/approx_mul/mul_232_18/g3688        | CI v -> S ^  | FA_X1    | 0.452 | 0.930 |   2.843 |    2.865 | 
     | alu/approx_mul/mul_232_18/FE_RC_777_0  | A1 ^ -> ZN v | NOR2_X2  | 0.111 | 0.149 |   2.992 |    3.014 | 
     | alu/approx_mul/mul_232_18/FE_RC_775_0  | B1 v -> ZN ^ | OAI21_X4 | 0.191 | 0.274 |   3.266 |    3.288 | 
     | alu/approx_mul/mul_232_18/FE_RC_4216_0 | A ^ -> ZN v  | INV_X4   | 0.041 | 0.046 |   3.312 |    3.334 | 
     | alu/approx_mul/mul_232_18/FE_RC_4215_0 | A1 v -> ZN ^ | NAND2_X2 | 0.069 | 0.091 |   3.403 |    3.426 | 
     | alu/approx_mul/mul_232_18/FE_RC_4212_0 | A2 ^ -> ZN v | NAND2_X2 | 0.025 | 0.062 |   3.466 |    3.488 | 
     | alu/approx_mul/mul_232_18/FE_RC_4211_0 | A1 v -> ZN ^ | NAND2_X2 | 0.088 | 0.102 |   3.568 |    3.590 | 
     | alu/approx_mul/mul_232_18/FE_RC_4207_0 | A2 ^ -> ZN v | NAND2_X4 | 0.029 | 0.073 |   3.641 |    3.663 | 
     | alu/approx_mul/mul_232_18/g3466        | A1 v -> ZN ^ | NOR2_X2  | 0.133 | 0.165 |   3.807 |    3.829 | 
     | alu/approx_mul/mul_232_18/FE_RC_3434_0 | A2 ^ -> ZN v | NAND2_X2 | 0.036 | 0.091 |   3.898 |    3.920 | 
     | alu/approx_mul/mul_232_18/FE_RC_3433_0 | A v -> ZN ^  | OAI21_X4 | 0.102 | 0.129 |   4.027 |    4.049 | 
     | alu/approx_mul/mul_232_18/FE_RC_3432_0 | A1 ^ -> ZN v | NOR2_X4  | 0.034 | 0.069 |   4.095 |    4.117 | 
     | alu/approx_mul/mul_232_18/FE_RC_1067_0 | A v -> ZN ^  | INV_X4   | 0.063 | 0.092 |   4.187 |    4.209 | 
     | alu/approx_mul/mul_232_18/FE_RC_1548_0 | A1 ^ -> ZN v | NAND2_X4 | 0.026 | 0.052 |   4.239 |    4.261 | 
     | alu/approx_mul/mul_232_18/FE_RC_1546_0 | A v -> ZN ^  | OAI21_X4 | 0.160 | 0.164 |   4.404 |    4.426 | 
     | alu/approx_mul/mul_232_18/FE_RC_1605_0 | A1 ^ -> ZN v | NAND2_X4 | 0.048 | 0.073 |   4.477 |    4.499 | 
     | alu/approx_mul/mul_232_18/FE_RC_1604_0 | A1 v -> ZN ^ | NAND2_X4 | 0.052 | 0.078 |   4.555 |    4.577 | 
     | alu/approx_mul/mul_232_18/g3404        | A ^ -> ZN ^  | XNOR2_X1 | 0.173 | 0.236 |   4.791 |    4.813 | 
     | alu/approx_mul/\out_mul_reg[22]        | D ^          | DFF_X1   | 0.173 | 0.000 |   4.791 |    4.813 | 
     +-------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |            Instance             |  Arc  |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                 |       |        |       |       |  Time   |   Time   | 
     |---------------------------------+-------+--------+-------+-------+---------+----------| 
     |                                 | clk ^ |        | 0.000 |       |   0.000 |   -0.022 | 
     | alu/approx_mul/\out_mul_reg[22] | CK ^  | DFF_X1 | 0.000 | 0.000 |   0.000 |   -0.022 | 
     +---------------------------------------------------------------------------------------+ 
Path 2: MET Setup Check with Pin alu/approx_mul/\out_mul_reg[25] /CK 
Endpoint:   alu/approx_mul/\out_mul_reg[25] /D (^) checked with  leading edge 
of 'input_clk'
Beginpoint: rst                                (^) triggered by  leading edge 
of '@'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         0.159
+ Phase Shift                   5.000
= Required Time                 4.841
- Arrival Time                  4.817
= Slack Time                    0.024
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                        |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                        | rst ^        |          | 0.000 |       |   0.000 |    0.024 | 
     | alu/approx_mul/FE_RC_4476_0            | A2 ^ -> ZN v | NOR2_X4  | 0.026 | 0.039 |   0.039 |    0.063 | 
     | alu/approx_mul/FE_RC_4474_0            | A v -> ZN ^  | AOI21_X2 | 0.219 | 0.313 |   0.353 |    0.377 | 
     | alu/approx_mul/FE_RC_5085_0            | A ^ -> ZN v  | INV_X2   | 0.053 | 0.071 |   0.424 |    0.448 | 
     | alu/approx_mul/FE_RC_5084_0            | A1 v -> ZN ^ | NOR2_X2  | 0.080 | 0.119 |   0.543 |    0.567 | 
     | alu/approx_mul/FE_RC_5083_0            | A3 ^ -> ZN v | NAND3_X2 | 0.069 | 0.132 |   0.675 |    0.699 | 
     | alu/approx_mul/g3177                   | A2 v -> ZN ^ | NAND2_X2 | 0.093 | 0.153 |   0.828 |    0.852 | 
     | alu/approx_mul/g3160                   | A2 ^ -> ZN v | NAND2_X4 | 0.040 | 0.088 |   0.915 |    0.939 | 
     | alu/approx_mul/g3140                   | B1 v -> ZN ^ | OAI21_X2 | 0.127 | 0.166 |   1.081 |    1.105 | 
     | alu/approx_mul/g3139                   | A ^ -> ZN v  | INV_X4   | 0.052 | 0.107 |   1.189 |    1.213 | 
     | alu/approx_mul/mul_232_18/FE_RC_4973_0 | A1 v -> ZN ^ | NAND3_X2 | 0.187 | 0.208 |   1.397 |    1.421 | 
     | alu/approx_mul/mul_232_18/FE_RC_615_0  | A1 ^ -> ZN v | NAND2_X4 | 0.107 | 0.203 |   1.600 |    1.624 | 
     | alu/approx_mul/mul_232_18/g3757        | A1 v -> ZN ^ | AOI22_X4 | 0.165 | 0.229 |   1.830 |    1.854 | 
     | alu/approx_mul/mul_232_18/g3756        | A ^ -> ZN v  | INV_X2   | 0.048 | 0.083 |   1.913 |    1.937 | 
     | alu/approx_mul/mul_232_18/g3688        | CI v -> S ^  | FA_X1    | 0.452 | 0.930 |   2.843 |    2.867 | 
     | alu/approx_mul/mul_232_18/FE_RC_777_0  | A1 ^ -> ZN v | NOR2_X2  | 0.111 | 0.149 |   2.992 |    3.016 | 
     | alu/approx_mul/mul_232_18/FE_RC_775_0  | B1 v -> ZN ^ | OAI21_X4 | 0.191 | 0.274 |   3.266 |    3.290 | 
     | alu/approx_mul/mul_232_18/FE_RC_4216_0 | A ^ -> ZN v  | INV_X4   | 0.041 | 0.046 |   3.312 |    3.336 | 
     | alu/approx_mul/mul_232_18/FE_RC_4215_0 | A1 v -> ZN ^ | NAND2_X2 | 0.069 | 0.091 |   3.403 |    3.428 | 
     | alu/approx_mul/mul_232_18/FE_RC_4212_0 | A2 ^ -> ZN v | NAND2_X2 | 0.025 | 0.062 |   3.466 |    3.490 | 
     | alu/approx_mul/mul_232_18/FE_RC_4211_0 | A1 v -> ZN ^ | NAND2_X2 | 0.088 | 0.102 |   3.568 |    3.592 | 
     | alu/approx_mul/mul_232_18/FE_RC_4207_0 | A2 ^ -> ZN v | NAND2_X4 | 0.029 | 0.073 |   3.641 |    3.665 | 
     | alu/approx_mul/mul_232_18/g3466        | A1 v -> ZN ^ | NOR2_X2  | 0.133 | 0.165 |   3.807 |    3.831 | 
     | alu/approx_mul/mul_232_18/FE_RC_3434_0 | A2 ^ -> ZN v | NAND2_X2 | 0.036 | 0.091 |   3.898 |    3.922 | 
     | alu/approx_mul/mul_232_18/FE_RC_3433_0 | A v -> ZN ^  | OAI21_X4 | 0.102 | 0.129 |   4.027 |    4.051 | 
     | alu/approx_mul/mul_232_18/FE_RC_3432_0 | A1 ^ -> ZN v | NOR2_X4  | 0.034 | 0.069 |   4.095 |    4.119 | 
     | alu/approx_mul/mul_232_18/FE_RC_5463_0 | A1 v -> ZN ^ | NAND2_X4 | 0.067 | 0.086 |   4.181 |    4.205 | 
     | alu/approx_mul/mul_232_18/FE_RC_5462_0 | A1 ^ -> ZN v | NAND2_X4 | 0.046 | 0.088 |   4.270 |    4.294 | 
     | alu/approx_mul/mul_232_18/FE_RC_5469_0 | A1 v -> ZN ^ | NAND2_X4 | 0.140 | 0.170 |   4.439 |    4.464 | 
     | alu/approx_mul/mul_232_18/FE_RC_1090_0 | A1 ^ -> ZN v | NAND2_X2 | 0.046 | 0.074 |   4.514 |    4.538 | 
     | alu/approx_mul/mul_232_18/g3405        | A1 v -> ZN ^ | NAND2_X2 | 0.077 | 0.103 |   4.617 |    4.641 | 
     | alu/approx_mul/mul_232_18/g3400        | A ^ -> ZN ^  | XNOR2_X2 | 0.106 | 0.201 |   4.817 |    4.841 | 
     | alu/approx_mul/\out_mul_reg[25]        | D ^          | DFF_X1   | 0.106 | 0.000 |   4.817 |    4.841 | 
     +-------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |            Instance             |  Arc  |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                 |       |        |       |       |  Time   |   Time   | 
     |---------------------------------+-------+--------+-------+-------+---------+----------| 
     |                                 | clk ^ |        | 0.000 |       |   0.000 |   -0.024 | 
     | alu/approx_mul/\out_mul_reg[25] | CK ^  | DFF_X1 | 0.000 | 0.000 |   0.000 |   -0.024 | 
     +---------------------------------------------------------------------------------------+ 
Path 3: MET Setup Check with Pin alu/approx_mul/\out_mul_reg[30] /CK 
Endpoint:   alu/approx_mul/\out_mul_reg[30] /D (v) checked with  leading edge 
of 'input_clk'
Beginpoint: rst                                (^) triggered by  leading edge 
of '@'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         0.203
+ Phase Shift                   5.000
= Required Time                 4.797
- Arrival Time                  4.772
= Slack Time                    0.025
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                        |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                        | rst ^        |          | 0.000 |       |   0.000 |    0.025 | 
     | alu/approx_mul/FE_RC_4476_0            | A2 ^ -> ZN v | NOR2_X4  | 0.026 | 0.039 |   0.039 |    0.064 | 
     | alu/approx_mul/FE_RC_4474_0            | A v -> ZN ^  | AOI21_X2 | 0.219 | 0.313 |   0.353 |    0.378 | 
     | alu/approx_mul/FE_RC_5085_0            | A ^ -> ZN v  | INV_X2   | 0.053 | 0.071 |   0.424 |    0.449 | 
     | alu/approx_mul/FE_RC_5084_0            | A1 v -> ZN ^ | NOR2_X2  | 0.080 | 0.119 |   0.543 |    0.568 | 
     | alu/approx_mul/FE_RC_5083_0            | A3 ^ -> ZN v | NAND3_X2 | 0.069 | 0.132 |   0.675 |    0.700 | 
     | alu/approx_mul/g3177                   | A2 v -> ZN ^ | NAND2_X2 | 0.093 | 0.153 |   0.828 |    0.853 | 
     | alu/approx_mul/g3160                   | A2 ^ -> ZN v | NAND2_X4 | 0.040 | 0.088 |   0.915 |    0.940 | 
     | alu/approx_mul/g3140                   | B1 v -> ZN ^ | OAI21_X2 | 0.127 | 0.166 |   1.081 |    1.106 | 
     | alu/approx_mul/g3139                   | A ^ -> ZN v  | INV_X4   | 0.052 | 0.107 |   1.189 |    1.214 | 
     | alu/approx_mul/mul_232_18/FE_RC_4973_0 | A1 v -> ZN ^ | NAND3_X2 | 0.187 | 0.208 |   1.397 |    1.422 | 
     | alu/approx_mul/mul_232_18/FE_RC_615_0  | A1 ^ -> ZN v | NAND2_X4 | 0.107 | 0.203 |   1.600 |    1.625 | 
     | alu/approx_mul/mul_232_18/g3757        | A1 v -> ZN ^ | AOI22_X4 | 0.165 | 0.229 |   1.830 |    1.855 | 
     | alu/approx_mul/mul_232_18/g3756        | A ^ -> ZN v  | INV_X2   | 0.048 | 0.083 |   1.913 |    1.938 | 
     | alu/approx_mul/mul_232_18/g3688        | CI v -> S ^  | FA_X1    | 0.452 | 0.930 |   2.843 |    2.868 | 
     | alu/approx_mul/mul_232_18/FE_RC_777_0  | A1 ^ -> ZN v | NOR2_X2  | 0.111 | 0.149 |   2.992 |    3.017 | 
     | alu/approx_mul/mul_232_18/FE_RC_775_0  | B1 v -> ZN ^ | OAI21_X4 | 0.191 | 0.274 |   3.266 |    3.291 | 
     | alu/approx_mul/mul_232_18/FE_RC_942_0  | A ^ -> ZN v  | INV_X4   | 0.046 | 0.062 |   3.328 |    3.353 | 
     | alu/approx_mul/mul_232_18/FE_RC_940_0  | A2 v -> ZN ^ | NAND2_X4 | 0.073 | 0.118 |   3.446 |    3.471 | 
     | alu/approx_mul/mul_232_18/FE_RC_955_0  | A1 ^ -> ZN v | NAND2_X2 | 0.034 | 0.068 |   3.514 |    3.539 | 
     | alu/approx_mul/mul_232_18/FE_RC_954_0  | A1 v -> ZN ^ | NAND2_X4 | 0.095 | 0.116 |   3.630 |    3.655 | 
     | alu/approx_mul/mul_232_18/FE_RC_5064_0 | A1 ^ -> ZN v | NAND3_X4 | 0.050 | 0.098 |   3.728 |    3.753 | 
     | alu/approx_mul/mul_232_18/FE_RC_3434_0 | A1 v -> ZN ^ | NAND2_X2 | 0.081 | 0.110 |   3.838 |    3.863 | 
     | alu/approx_mul/mul_232_18/FE_RC_3433_0 | A ^ -> ZN v  | OAI21_X4 | 0.049 | 0.085 |   3.923 |    3.948 | 
     | alu/approx_mul/mul_232_18/FE_RC_3432_0 | A1 v -> ZN ^ | NOR2_X4  | 0.104 | 0.142 |   4.065 |    4.090 | 
     | alu/approx_mul/mul_232_18/FE_RC_5463_0 | A1 ^ -> ZN v | NAND2_X4 | 0.037 | 0.067 |   4.133 |    4.158 | 
     | alu/approx_mul/mul_232_18/FE_RC_5462_0 | A1 v -> ZN ^ | NAND2_X4 | 0.135 | 0.159 |   4.291 |    4.316 | 
     | alu/approx_mul/mul_232_18/FE_RC_5785_0 | A1 ^ -> ZN v | NAND3_X4 | 0.064 | 0.121 |   4.412 |    4.437 | 
     | alu/approx_mul/mul_232_18/FE_RC_1584_0 | A1 v -> ZN ^ | NAND2_X4 | 0.109 | 0.148 |   4.559 |    4.584 | 
     | alu/approx_mul/mul_232_18/FE_RC_1608_0 | A2 ^ -> ZN v | NAND2_X2 | 0.029 | 0.076 |   4.635 |    4.660 | 
     | alu/approx_mul/mul_232_18/FE_RC_1607_0 | A1 v -> ZN ^ | NAND3_X2 | 0.085 | 0.089 |   4.724 |    4.749 | 
     | alu/approx_mul/mul_232_18/g3390        | A ^ -> ZN v  | INV_X2   | 0.026 | 0.049 |   4.772 |    4.797 | 
     | alu/approx_mul/\out_mul_reg[30]        | D v          | DFF_X2   | 0.026 | 0.000 |   4.772 |    4.797 | 
     +-------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |            Instance             |  Arc  |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                 |       |        |       |       |  Time   |   Time   | 
     |---------------------------------+-------+--------+-------+-------+---------+----------| 
     |                                 | clk ^ |        | 0.000 |       |   0.000 |   -0.025 | 
     | alu/approx_mul/\out_mul_reg[30] | CK ^  | DFF_X2 | 0.000 | 0.000 |   0.000 |   -0.025 | 
     +---------------------------------------------------------------------------------------+ 
Path 4: MET Setup Check with Pin alu/approx_mul/\out_mul_reg[21] /CK 
Endpoint:   alu/approx_mul/\out_mul_reg[21] /D (v) checked with  leading edge 
of 'input_clk'
Beginpoint: rst                                (^) triggered by  leading edge 
of '@'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         0.218
+ Phase Shift                   5.000
= Required Time                 4.782
- Arrival Time                  4.726
= Slack Time                    0.056
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                        |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                        | rst ^        |          | 0.000 |       |   0.000 |    0.056 | 
     | alu/approx_mul/FE_RC_4476_0            | A2 ^ -> ZN v | NOR2_X4  | 0.026 | 0.039 |   0.039 |    0.095 | 
     | alu/approx_mul/FE_RC_4474_0            | A v -> ZN ^  | AOI21_X2 | 0.219 | 0.313 |   0.353 |    0.409 | 
     | alu/approx_mul/FE_RC_5085_0            | A ^ -> ZN v  | INV_X2   | 0.053 | 0.071 |   0.424 |    0.480 | 
     | alu/approx_mul/FE_RC_5084_0            | A1 v -> ZN ^ | NOR2_X2  | 0.080 | 0.119 |   0.543 |    0.598 | 
     | alu/approx_mul/FE_RC_5083_0            | A3 ^ -> ZN v | NAND3_X2 | 0.069 | 0.132 |   0.675 |    0.730 | 
     | alu/approx_mul/g3177                   | A2 v -> ZN ^ | NAND2_X2 | 0.093 | 0.153 |   0.828 |    0.884 | 
     | alu/approx_mul/g3160                   | A2 ^ -> ZN v | NAND2_X4 | 0.040 | 0.088 |   0.915 |    0.971 | 
     | alu/approx_mul/g3140                   | B1 v -> ZN ^ | OAI21_X2 | 0.127 | 0.166 |   1.081 |    1.137 | 
     | alu/approx_mul/g3139                   | A ^ -> ZN v  | INV_X4   | 0.052 | 0.107 |   1.189 |    1.245 | 
     | alu/approx_mul/mul_232_18/FE_RC_4973_0 | A1 v -> ZN ^ | NAND3_X2 | 0.187 | 0.208 |   1.397 |    1.453 | 
     | alu/approx_mul/mul_232_18/FE_RC_615_0  | A1 ^ -> ZN v | NAND2_X4 | 0.107 | 0.203 |   1.600 |    1.656 | 
     | alu/approx_mul/mul_232_18/g3757        | A1 v -> ZN ^ | AOI22_X4 | 0.165 | 0.229 |   1.830 |    1.885 | 
     | alu/approx_mul/mul_232_18/g3756        | A ^ -> ZN v  | INV_X2   | 0.048 | 0.083 |   1.913 |    1.968 | 
     | alu/approx_mul/mul_232_18/g3688        | CI v -> S ^  | FA_X1    | 0.452 | 0.930 |   2.843 |    2.899 | 
     | alu/approx_mul/mul_232_18/FE_RC_777_0  | A1 ^ -> ZN v | NOR2_X2  | 0.111 | 0.149 |   2.992 |    3.048 | 
     | alu/approx_mul/mul_232_18/FE_RC_775_0  | B1 v -> ZN ^ | OAI21_X4 | 0.191 | 0.274 |   3.266 |    3.322 | 
     | alu/approx_mul/mul_232_18/FE_RC_4216_0 | A ^ -> ZN v  | INV_X4   | 0.041 | 0.046 |   3.312 |    3.368 | 
     | alu/approx_mul/mul_232_18/FE_RC_4215_0 | A1 v -> ZN ^ | NAND2_X2 | 0.069 | 0.091 |   3.403 |    3.459 | 
     | alu/approx_mul/mul_232_18/FE_RC_4212_0 | A2 ^ -> ZN v | NAND2_X2 | 0.025 | 0.062 |   3.466 |    3.522 | 
     | alu/approx_mul/mul_232_18/FE_RC_4211_0 | A1 v -> ZN ^ | NAND2_X2 | 0.088 | 0.102 |   3.568 |    3.624 | 
     | alu/approx_mul/mul_232_18/FE_RC_4207_0 | A2 ^ -> ZN v | NAND2_X4 | 0.029 | 0.073 |   3.641 |    3.697 | 
     | alu/approx_mul/mul_232_18/g3466        | A1 v -> ZN ^ | NOR2_X2  | 0.133 | 0.165 |   3.807 |    3.863 | 
     | alu/approx_mul/mul_232_18/FE_RC_3434_0 | A2 ^ -> ZN v | NAND2_X2 | 0.036 | 0.091 |   3.898 |    3.954 | 
     | alu/approx_mul/mul_232_18/FE_RC_3433_0 | A v -> ZN ^  | OAI21_X4 | 0.102 | 0.129 |   4.027 |    4.083 | 
     | alu/approx_mul/mul_232_18/FE_RC_3432_0 | A1 ^ -> ZN v | NOR2_X4  | 0.034 | 0.069 |   4.095 |    4.151 | 
     | alu/approx_mul/mul_232_18/FE_RC_1067_0 | A v -> ZN ^  | INV_X4   | 0.063 | 0.092 |   4.187 |    4.243 | 
     | alu/approx_mul/mul_232_18/FE_RC_1548_0 | A1 ^ -> ZN v | NAND2_X4 | 0.026 | 0.052 |   4.239 |    4.295 | 
     | alu/approx_mul/mul_232_18/FE_RC_1546_0 | A v -> ZN ^  | OAI21_X4 | 0.160 | 0.164 |   4.404 |    4.459 | 
     | alu/approx_mul/mul_232_18/g3411        | A1 ^ -> ZN v | NOR2_X1  | 0.058 | 0.115 |   4.519 |    4.575 | 
     | alu/approx_mul/mul_232_18/g3408        | A v -> ZN v  | XNOR2_X2 | 0.061 | 0.207 |   4.726 |    4.782 | 
     | alu/approx_mul/\out_mul_reg[21]        | D v          | DFF_X1   | 0.061 | 0.000 |   4.726 |    4.782 | 
     +-------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |            Instance             |  Arc  |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                 |       |        |       |       |  Time   |   Time   | 
     |---------------------------------+-------+--------+-------+-------+---------+----------| 
     |                                 | clk ^ |        | 0.000 |       |   0.000 |   -0.056 | 
     | alu/approx_mul/\out_mul_reg[21] | CK ^  | DFF_X1 | 0.000 | 0.000 |   0.000 |   -0.056 | 
     +---------------------------------------------------------------------------------------+ 
Path 5: MET Setup Check with Pin alu/approx_mul/\out_mul_reg[24] /CK 
Endpoint:   alu/approx_mul/\out_mul_reg[24] /D (^) checked with  leading edge 
of 'input_clk'
Beginpoint: rst                                (^) triggered by  leading edge 
of '@'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         0.201
+ Phase Shift                   5.000
= Required Time                 4.799
- Arrival Time                  4.736
= Slack Time                    0.062
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                        |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                        | rst ^        |          | 0.000 |       |   0.000 |    0.062 | 
     | alu/approx_mul/FE_RC_4476_0            | A2 ^ -> ZN v | NOR2_X4  | 0.026 | 0.039 |   0.039 |    0.102 | 
     | alu/approx_mul/FE_RC_4474_0            | A v -> ZN ^  | AOI21_X2 | 0.219 | 0.313 |   0.353 |    0.415 | 
     | alu/approx_mul/FE_RC_5085_0            | A ^ -> ZN v  | INV_X2   | 0.053 | 0.071 |   0.424 |    0.486 | 
     | alu/approx_mul/FE_RC_5084_0            | A1 v -> ZN ^ | NOR2_X2  | 0.080 | 0.119 |   0.543 |    0.605 | 
     | alu/approx_mul/FE_RC_5083_0            | A3 ^ -> ZN v | NAND3_X2 | 0.069 | 0.132 |   0.675 |    0.737 | 
     | alu/approx_mul/g3177                   | A2 v -> ZN ^ | NAND2_X2 | 0.093 | 0.153 |   0.828 |    0.890 | 
     | alu/approx_mul/g3160                   | A2 ^ -> ZN v | NAND2_X4 | 0.040 | 0.088 |   0.915 |    0.978 | 
     | alu/approx_mul/g3140                   | B1 v -> ZN ^ | OAI21_X2 | 0.127 | 0.166 |   1.081 |    1.143 | 
     | alu/approx_mul/g3139                   | A ^ -> ZN v  | INV_X4   | 0.052 | 0.107 |   1.189 |    1.251 | 
     | alu/approx_mul/mul_232_18/FE_RC_4973_0 | A1 v -> ZN ^ | NAND3_X2 | 0.187 | 0.208 |   1.397 |    1.459 | 
     | alu/approx_mul/mul_232_18/FE_RC_615_0  | A1 ^ -> ZN v | NAND2_X4 | 0.107 | 0.203 |   1.600 |    1.663 | 
     | alu/approx_mul/mul_232_18/g3757        | A1 v -> ZN ^ | AOI22_X4 | 0.165 | 0.229 |   1.830 |    1.892 | 
     | alu/approx_mul/mul_232_18/g3756        | A ^ -> ZN v  | INV_X2   | 0.048 | 0.083 |   1.913 |    1.975 | 
     | alu/approx_mul/mul_232_18/g3688        | CI v -> S ^  | FA_X1    | 0.452 | 0.930 |   2.843 |    2.905 | 
     | alu/approx_mul/mul_232_18/FE_RC_777_0  | A1 ^ -> ZN v | NOR2_X2  | 0.111 | 0.149 |   2.992 |    3.054 | 
     | alu/approx_mul/mul_232_18/FE_RC_775_0  | B1 v -> ZN ^ | OAI21_X4 | 0.191 | 0.274 |   3.266 |    3.328 | 
     | alu/approx_mul/mul_232_18/FE_RC_4216_0 | A ^ -> ZN v  | INV_X4   | 0.041 | 0.046 |   3.312 |    3.374 | 
     | alu/approx_mul/mul_232_18/FE_RC_4215_0 | A1 v -> ZN ^ | NAND2_X2 | 0.069 | 0.091 |   3.403 |    3.466 | 
     | alu/approx_mul/mul_232_18/FE_RC_4212_0 | A2 ^ -> ZN v | NAND2_X2 | 0.025 | 0.062 |   3.466 |    3.528 | 
     | alu/approx_mul/mul_232_18/FE_RC_4211_0 | A1 v -> ZN ^ | NAND2_X2 | 0.088 | 0.102 |   3.568 |    3.630 | 
     | alu/approx_mul/mul_232_18/FE_RC_4207_0 | A2 ^ -> ZN v | NAND2_X4 | 0.029 | 0.073 |   3.641 |    3.703 | 
     | alu/approx_mul/mul_232_18/g3466        | A1 v -> ZN ^ | NOR2_X2  | 0.133 | 0.165 |   3.807 |    3.869 | 
     | alu/approx_mul/mul_232_18/FE_RC_3434_0 | A2 ^ -> ZN v | NAND2_X2 | 0.036 | 0.091 |   3.898 |    3.960 | 
     | alu/approx_mul/mul_232_18/FE_RC_3433_0 | A v -> ZN ^  | OAI21_X4 | 0.102 | 0.129 |   4.027 |    4.089 | 
     | alu/approx_mul/mul_232_18/FE_RC_3432_0 | A1 ^ -> ZN v | NOR2_X4  | 0.034 | 0.069 |   4.095 |    4.158 | 
     | alu/approx_mul/mul_232_18/FE_RC_5463_0 | A1 v -> ZN ^ | NAND2_X4 | 0.067 | 0.086 |   4.181 |    4.244 | 
     | alu/approx_mul/mul_232_18/FE_RC_5462_0 | A1 ^ -> ZN v | NAND2_X4 | 0.046 | 0.088 |   4.270 |    4.332 | 
     | alu/approx_mul/mul_232_18/FE_RC_5469_0 | A1 v -> ZN ^ | NAND2_X4 | 0.140 | 0.170 |   4.439 |    4.502 | 
     | alu/approx_mul/mul_232_18/g3407        | A ^ -> ZN ^  | XNOR2_X1 | 0.214 | 0.297 |   4.736 |    4.799 | 
     | alu/approx_mul/\out_mul_reg[24]        | D ^          | DFF_X1   | 0.214 | 0.000 |   4.736 |    4.799 | 
     +-------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |            Instance             |  Arc  |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                 |       |        |       |       |  Time   |   Time   | 
     |---------------------------------+-------+--------+-------+-------+---------+----------| 
     |                                 | clk ^ |        | 0.000 |       |   0.000 |   -0.062 | 
     | alu/approx_mul/\out_mul_reg[24] | CK ^  | DFF_X1 | 0.000 | 0.000 |   0.000 |   -0.062 | 
     +---------------------------------------------------------------------------------------+ 
Path 6: MET Setup Check with Pin alu/approx_mul/\out_mul_reg[29] /CK 
Endpoint:   alu/approx_mul/\out_mul_reg[29] /D (v) checked with  leading edge 
of 'input_clk'
Beginpoint: rst                                (^) triggered by  leading edge 
of '@'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         0.199
+ Phase Shift                   5.000
= Required Time                 4.801
- Arrival Time                  4.726
= Slack Time                    0.075
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                        |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                        | rst ^        |          | 0.000 |       |   0.000 |    0.075 | 
     | alu/approx_mul/FE_RC_4476_0            | A2 ^ -> ZN v | NOR2_X4  | 0.026 | 0.039 |   0.039 |    0.114 | 
     | alu/approx_mul/FE_RC_4474_0            | A v -> ZN ^  | AOI21_X2 | 0.219 | 0.313 |   0.353 |    0.428 | 
     | alu/approx_mul/FE_RC_5085_0            | A ^ -> ZN v  | INV_X2   | 0.053 | 0.071 |   0.424 |    0.499 | 
     | alu/approx_mul/FE_RC_5084_0            | A1 v -> ZN ^ | NOR2_X2  | 0.080 | 0.119 |   0.543 |    0.618 | 
     | alu/approx_mul/FE_RC_5083_0            | A3 ^ -> ZN v | NAND3_X2 | 0.069 | 0.132 |   0.675 |    0.750 | 
     | alu/approx_mul/FE_OCP_RBC1690_n_132    | A v -> ZN ^  | INV_X4   | 0.050 | 0.097 |   0.772 |    0.847 | 
     | alu/approx_mul/FE_OCP_RBC1689_n_132    | A ^ -> ZN v  | INV_X2   | 0.019 | 0.042 |   0.813 |    0.888 | 
     | alu/approx_mul/FE_RC_5096_0            | A1 v -> ZN ^ | NAND2_X2 | 0.071 | 0.082 |   0.895 |    0.970 | 
     | alu/approx_mul/FE_RC_5095_0            | A1 ^ -> ZN v | NAND2_X2 | 0.034 | 0.068 |   0.963 |    1.038 | 
     | alu/approx_mul/FE_RC_5094_0            | A1 v -> ZN ^ | NAND2_X4 | 0.110 | 0.131 |   1.094 |    1.169 | 
     | alu/approx_mul/g3135                   | A ^ -> ZN v  | INV_X16  | 0.038 | 0.076 |   1.170 |    1.245 | 
     | alu/approx_mul/mul_232_18/g4334        | A v -> ZN ^  | INV_X16  | 0.029 | 0.057 |   1.227 |    1.302 | 
     | alu/approx_mul/mul_232_18/g4329        | A ^ -> ZN v  | INV_X8   | 0.029 | 0.052 |   1.279 |    1.354 | 
     | alu/approx_mul/mul_232_18/FE_RC_1269_0 | A1 v -> ZN ^ | NAND2_X4 | 0.086 | 0.104 |   1.383 |    1.458 | 
     | alu/approx_mul/mul_232_18/FE_RC_1268_0 | A1 ^ -> ZN v | NAND2_X4 | 0.041 | 0.081 |   1.464 |    1.539 | 
     | alu/approx_mul/mul_232_18/FE_RC_1267_0 | A1 v -> ZN ^ | NAND2_X4 | 0.107 | 0.132 |   1.596 |    1.671 | 
     | alu/approx_mul/mul_232_18/FE_RC_1272_0 | A ^ -> ZN v  | INV_X4   | 0.030 | 0.053 |   1.648 |    1.723 | 
     | alu/approx_mul/mul_232_18/FE_RC_1271_0 | B1 v -> ZN ^ | OAI21_X4 | 0.196 | 0.239 |   1.887 |    1.962 | 
     | alu/approx_mul/mul_232_18/FE_RC_3929_0 | A2 ^ -> ZN ^ | OR2_X4   | 0.049 | 0.208 |   2.095 |    2.170 | 
     | alu/approx_mul/mul_232_18/FE_RC_3928_0 | A1 ^ -> ZN v | NAND2_X2 | 0.067 | 0.057 |   2.152 |    2.227 | 
     | alu/approx_mul/mul_232_18/FE_RC_3927_0 | A1 v -> ZN ^ | NAND2_X4 | 0.110 | 0.150 |   2.302 |    2.377 | 
     | alu/approx_mul/mul_232_18/FE_RC_2321_0 | A ^ -> ZN v  | INV_X4   | 0.031 | 0.053 |   2.356 |    2.431 | 
     | alu/approx_mul/mul_232_18/FE_RC_2319_0 | A2 v -> ZN ^ | NAND2_X4 | 0.060 | 0.095 |   2.451 |    2.526 | 
     | alu/approx_mul/mul_232_18/FE_RC_2318_0 | A1 ^ -> ZN v | NAND2_X4 | 0.033 | 0.054 |   2.504 |    2.580 | 
     | alu/approx_mul/mul_232_18/FE_RC_2317_0 | A1 v -> ZN ^ | NAND2_X4 | 0.112 | 0.132 |   2.636 |    2.711 | 
     | alu/approx_mul/mul_232_18/FE_RC_4434_0 | A ^ -> ZN v  | INV_X4   | 0.031 | 0.052 |   2.688 |    2.763 | 
     | alu/approx_mul/mul_232_18/FE_RC_4432_0 | A2 v -> ZN ^ | NAND2_X4 | 0.085 | 0.122 |   2.810 |    2.885 | 
     | alu/approx_mul/mul_232_18/FE_RC_4431_0 | A1 ^ -> ZN v | NAND2_X2 | 0.037 | 0.072 |   2.883 |    2.958 | 
     | alu/approx_mul/mul_232_18/FE_RC_4430_0 | A1 v -> ZN ^ | NAND2_X4 | 0.113 | 0.136 |   3.018 |    3.094 | 
     | alu/approx_mul/mul_232_18/FE_RC_1293_0 | A2 ^ -> ZN v | NAND2_X2 | 0.033 | 0.085 |   3.103 |    3.178 | 
     | alu/approx_mul/mul_232_18/FE_RC_1287_0 | A v -> ZN ^  | OAI21_X4 | 0.142 | 0.156 |   3.259 |    3.334 | 
     | alu/approx_mul/mul_232_18/FE_RC_3343_0 | A1 ^ -> ZN v | NAND2_X4 | 0.044 | 0.068 |   3.327 |    3.402 | 
     | alu/approx_mul/mul_232_18/FE_RC_3341_0 | A v -> ZN ^  | OAI21_X4 | 0.110 | 0.139 |   3.466 |    3.542 | 
     | alu/approx_mul/mul_232_18/FE_RC_3363_0 | A ^ -> ZN v  | INV_X4   | 0.029 | 0.049 |   3.515 |    3.590 | 
     | alu/approx_mul/mul_232_18/FE_RC_3362_0 | A1 v -> ZN ^ | NAND2_X4 | 0.062 | 0.076 |   3.591 |    3.666 | 
     | alu/approx_mul/mul_232_18/FE_RC_3361_0 | A1 ^ -> ZN v | NAND2_X4 | 0.031 | 0.063 |   3.654 |    3.729 | 
     | alu/approx_mul/mul_232_18/g3463        | A1 v -> ZN v | OR2_X4   | 0.056 | 0.267 |   3.921 |    3.996 | 
     | alu/approx_mul/mul_232_18/g3461        | A v -> ZN ^  | INV_X8   | 0.059 | 0.100 |   4.021 |    4.096 | 
     | alu/approx_mul/mul_232_18/FE_RC_1557_0 | A2 ^ -> ZN v | NAND2_X4 | 0.045 | 0.063 |   4.083 |    4.158 | 
     | alu/approx_mul/mul_232_18/FE_RC_3435_0 | A2 v -> ZN ^ | NAND3_X2 | 0.102 | 0.140 |   4.224 |    4.299 | 
     | alu/approx_mul/mul_232_18/FE_RC_3436_0 | A ^ -> ZN v  | INV_X4   | 0.037 | 0.074 |   4.298 |    4.373 | 
     | alu/approx_mul/mul_232_18/FE_RC_5785_0 | A2 v -> ZN ^ | NAND3_X4 | 0.069 | 0.099 |   4.397 |    4.472 | 
     | alu/approx_mul/mul_232_18/FE_RC_1578_0 | A1 ^ -> ZN v | NAND3_X4 | 0.039 | 0.076 |   4.473 |    4.548 | 
     | alu/approx_mul/mul_232_18/FE_RC_1577_0 | A1 v -> ZN ^ | NAND2_X4 | 0.069 | 0.091 |   4.565 |    4.640 | 
     | alu/approx_mul/mul_232_18/FE_RC_1576_0 | A ^ -> ZN v  | INV_X4   | 0.021 | 0.042 |   4.607 |    4.682 | 
     | alu/approx_mul/mul_232_18/FE_RC_1575_0 | A1 v -> ZN ^ | NAND2_X4 | 0.051 | 0.062 |   4.669 |    4.744 | 
     | alu/approx_mul/mul_232_18/FE_RC_1574_0 | A1 ^ -> ZN v | NAND2_X2 | 0.029 | 0.057 |   4.726 |    4.801 | 
     | alu/approx_mul/\out_mul_reg[29]        | D v          | DFF_X1   | 0.029 | 0.000 |   4.726 |    4.801 | 
     +-------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |            Instance             |  Arc  |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                 |       |        |       |       |  Time   |   Time   | 
     |---------------------------------+-------+--------+-------+-------+---------+----------| 
     |                                 | clk ^ |        | 0.000 |       |   0.000 |   -0.075 | 
     | alu/approx_mul/\out_mul_reg[29] | CK ^  | DFF_X1 | 0.000 | 0.000 |   0.000 |   -0.075 | 
     +---------------------------------------------------------------------------------------+ 
Path 7: MET Setup Check with Pin alu/approx_mul/\out_mul_reg[31] /CK 
Endpoint:   alu/approx_mul/\out_mul_reg[31] /D (v) checked with  leading edge 
of 'input_clk'
Beginpoint: rst                                (v) triggered by  leading edge 
of '@'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         0.221
+ Phase Shift                   5.000
= Required Time                 4.779
- Arrival Time                  4.694
= Slack Time                    0.085
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                        |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                        | rst v        |          | 0.000 |       |   0.000 |    0.085 | 
     | alu/approx_mul/FE_RC_4466_0            | A1 v -> ZN ^ | NOR2_X4  | 0.083 | 0.117 |   0.117 |    0.202 | 
     | alu/approx_mul/g3211                   | A2 ^ -> ZN v | NAND2_X2 | 0.083 | 0.108 |   0.225 |    0.310 | 
     | alu/approx_mul/FE_RC_5086_0            | A v -> ZN ^  | INV_X4   | 0.038 | 0.079 |   0.305 |    0.390 | 
     | alu/approx_mul/FE_RC_5084_0            | A2 ^ -> ZN v | NOR2_X2  | 0.019 | 0.043 |   0.348 |    0.433 | 
     | alu/approx_mul/FE_RC_5083_0            | A3 v -> ZN ^ | NAND3_X2 | 0.195 | 0.244 |   0.592 |    0.677 | 
     | alu/approx_mul/FE_OCP_RBC1690_n_132    | A ^ -> ZN v  | INV_X4   | 0.049 | 0.072 |   0.664 |    0.749 | 
     | alu/approx_mul/g3170                   | A1 v -> ZN ^ | NAND2_X4 | 0.106 | 0.136 |   0.800 |    0.885 | 
     | alu/approx_mul/g3130                   | B1 ^ -> ZN v | OAI21_X4 | 0.071 | 0.084 |   0.884 |    0.969 | 
     | alu/approx_mul/g3129                   | A v -> ZN ^  | INV_X8   | 0.072 | 0.124 |   1.007 |    1.092 | 
     | alu/approx_mul/mul_232_18/g4438        | A ^ -> ZN v  | INV_X8   | 0.024 | 0.049 |   1.056 |    1.141 | 
     | alu/approx_mul/mul_232_18/g4094        | B1 v -> ZN ^ | OAI22_X4 | 0.180 | 0.225 |   1.281 |    1.366 | 
     | alu/approx_mul/mul_232_18/g4093        | A ^ -> ZN v  | INV_X8   | 0.047 | 0.072 |   1.353 |    1.438 | 
     | alu/approx_mul/mul_232_18/g3778        | B2 v -> ZN ^ | AOI21_X2 | 0.278 | 0.342 |   1.695 |    1.780 | 
     | alu/approx_mul/mul_232_18/g3666        | CI ^ -> S v  | FA_X1    | 0.082 | 0.558 |   2.253 |    2.339 | 
     | alu/approx_mul/mul_232_18/g3618        | CI v -> S ^  | FA_X1    | 0.158 | 0.640 |   2.894 |    2.979 | 
     | alu/approx_mul/mul_232_18/g3579        | CI ^ -> S v  | FA_X1    | 0.103 | 0.548 |   3.442 |    3.527 | 
     | alu/approx_mul/mul_232_18/g3525        | A1 v -> ZN ^ | NOR2_X2  | 0.139 | 0.210 |   3.652 |    3.737 | 
     | alu/approx_mul/mul_232_18/FE_RC_1905_0 | A ^ -> ZN v  | INV_X4   | 0.036 | 0.056 |   3.708 |    3.793 | 
     | alu/approx_mul/mul_232_18/FE_RC_1901_0 | A2 v -> ZN ^ | NAND2_X4 | 0.072 | 0.112 |   3.820 |    3.905 | 
     | alu/approx_mul/mul_232_18/FE_RC_4603_0 | A1 ^ -> ZN v | NAND2_X4 | 0.026 | 0.049 |   3.869 |    3.954 | 
     | alu/approx_mul/mul_232_18/FE_RC_4602_0 | A1 v -> ZN ^ | NAND2_X2 | 0.065 | 0.079 |   3.948 |    4.033 | 
     | alu/approx_mul/mul_232_18/FE_RC_4601_0 | A1 ^ -> ZN v | NAND2_X2 | 0.029 | 0.057 |   4.005 |    4.090 | 
     | alu/approx_mul/mul_232_18/FE_RC_4599_0 | A1 v -> ZN ^ | NAND2_X2 | 0.079 | 0.095 |   4.101 |    4.186 | 
     | alu/approx_mul/mul_232_18/FE_RC_4600_0 | A ^ -> ZN v  | INV_X4   | 0.032 | 0.069 |   4.169 |    4.254 | 
     | alu/approx_mul/mul_232_18/FE_RC_1093_0 | A1 v -> ZN v | AND2_X4  | 0.043 | 0.198 |   4.367 |    4.452 | 
     | alu/approx_mul/mul_232_18/FE_RC_2459_0 | A3 v -> ZN ^ | NAND3_X4 | 0.054 | 0.095 |   4.462 |    4.547 | 
     | alu/approx_mul/mul_232_18/FE_RC_1091_0 | A1 ^ -> ZN v | NAND2_X4 | 0.025 | 0.051 |   4.513 |    4.598 | 
     | alu/approx_mul/mul_232_18/g3389        | A v -> ZN v  | XNOR2_X2 | 0.066 | 0.181 |   4.694 |    4.779 | 
     | alu/approx_mul/\out_mul_reg[31]        | D v          | DFF_X1   | 0.066 | 0.000 |   4.694 |    4.779 | 
     +-------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |            Instance             |  Arc  |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                 |       |        |       |       |  Time   |   Time   | 
     |---------------------------------+-------+--------+-------+-------+---------+----------| 
     |                                 | clk ^ |        | 0.000 |       |   0.000 |   -0.085 | 
     | alu/approx_mul/\out_mul_reg[31] | CK ^  | DFF_X1 | 0.000 | 0.000 |   0.000 |   -0.085 | 
     +---------------------------------------------------------------------------------------+ 
Path 8: MET Setup Check with Pin alu/approx_mul/\out_mul_reg[27] /CK 
Endpoint:   alu/approx_mul/\out_mul_reg[27] /D (^) checked with  leading edge 
of 'input_clk'
Beginpoint: rst                                (^) triggered by  leading edge 
of '@'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         0.171
+ Phase Shift                   5.000
= Required Time                 4.829
- Arrival Time                  4.737
= Slack Time                    0.092
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                        |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                        | rst ^        |          | 0.000 |       |   0.000 |    0.092 | 
     | alu/approx_mul/FE_RC_4476_0            | A2 ^ -> ZN v | NOR2_X4  | 0.026 | 0.039 |   0.039 |    0.131 | 
     | alu/approx_mul/FE_RC_4474_0            | A v -> ZN ^  | AOI21_X2 | 0.219 | 0.313 |   0.353 |    0.445 | 
     | alu/approx_mul/FE_RC_5085_0            | A ^ -> ZN v  | INV_X2   | 0.053 | 0.071 |   0.424 |    0.516 | 
     | alu/approx_mul/FE_RC_5084_0            | A1 v -> ZN ^ | NOR2_X2  | 0.080 | 0.119 |   0.543 |    0.634 | 
     | alu/approx_mul/FE_RC_5083_0            | A3 ^ -> ZN v | NAND3_X2 | 0.069 | 0.132 |   0.675 |    0.766 | 
     | alu/approx_mul/g3177                   | A2 v -> ZN ^ | NAND2_X2 | 0.093 | 0.153 |   0.828 |    0.920 | 
     | alu/approx_mul/g3160                   | A2 ^ -> ZN v | NAND2_X4 | 0.040 | 0.088 |   0.915 |    1.007 | 
     | alu/approx_mul/g3140                   | B1 v -> ZN ^ | OAI21_X2 | 0.127 | 0.166 |   1.081 |    1.173 | 
     | alu/approx_mul/g3139                   | A ^ -> ZN v  | INV_X4   | 0.052 | 0.107 |   1.189 |    1.281 | 
     | alu/approx_mul/mul_232_18/FE_RC_4973_0 | A1 v -> ZN ^ | NAND3_X2 | 0.187 | 0.208 |   1.397 |    1.489 | 
     | alu/approx_mul/mul_232_18/FE_RC_615_0  | A1 ^ -> ZN v | NAND2_X4 | 0.107 | 0.203 |   1.600 |    1.692 | 
     | alu/approx_mul/mul_232_18/g3757        | A1 v -> ZN ^ | AOI22_X4 | 0.165 | 0.229 |   1.830 |    1.921 | 
     | alu/approx_mul/mul_232_18/g3756        | A ^ -> ZN v  | INV_X2   | 0.048 | 0.083 |   1.913 |    2.004 | 
     | alu/approx_mul/mul_232_18/g3688        | CI v -> S ^  | FA_X1    | 0.452 | 0.930 |   2.843 |    2.935 | 
     | alu/approx_mul/mul_232_18/FE_RC_777_0  | A1 ^ -> ZN v | NOR2_X2  | 0.111 | 0.149 |   2.992 |    3.084 | 
     | alu/approx_mul/mul_232_18/FE_RC_775_0  | B1 v -> ZN ^ | OAI21_X4 | 0.191 | 0.274 |   3.266 |    3.358 | 
     | alu/approx_mul/mul_232_18/FE_RC_942_0  | A ^ -> ZN v  | INV_X4   | 0.046 | 0.062 |   3.328 |    3.420 | 
     | alu/approx_mul/mul_232_18/FE_RC_940_0  | A2 v -> ZN ^ | NAND2_X4 | 0.073 | 0.118 |   3.446 |    3.538 | 
     | alu/approx_mul/mul_232_18/FE_RC_955_0  | A1 ^ -> ZN v | NAND2_X2 | 0.034 | 0.068 |   3.514 |    3.606 | 
     | alu/approx_mul/mul_232_18/FE_RC_954_0  | A1 v -> ZN ^ | NAND2_X4 | 0.095 | 0.116 |   3.630 |    3.722 | 
     | alu/approx_mul/mul_232_18/FE_RC_5064_0 | A1 ^ -> ZN v | NAND3_X4 | 0.050 | 0.098 |   3.728 |    3.819 | 
     | alu/approx_mul/mul_232_18/FE_RC_3434_0 | A1 v -> ZN ^ | NAND2_X2 | 0.081 | 0.110 |   3.838 |    3.930 | 
     | alu/approx_mul/mul_232_18/FE_RC_3433_0 | A ^ -> ZN v  | OAI21_X4 | 0.049 | 0.085 |   3.923 |    4.015 | 
     | alu/approx_mul/mul_232_18/FE_RC_3432_0 | A1 v -> ZN ^ | NOR2_X4  | 0.104 | 0.142 |   4.065 |    4.157 | 
     | alu/approx_mul/mul_232_18/FE_RC_5463_0 | A1 ^ -> ZN v | NAND2_X4 | 0.037 | 0.067 |   4.133 |    4.224 | 
     | alu/approx_mul/mul_232_18/FE_RC_5462_0 | A1 v -> ZN ^ | NAND2_X4 | 0.135 | 0.159 |   4.291 |    4.383 | 
     | alu/approx_mul/mul_232_18/FE_RC_5469_0 | A1 ^ -> ZN v | NAND2_X4 | 0.063 | 0.121 |   4.412 |    4.504 | 
     | alu/approx_mul/mul_232_18/FE_RC_2504_0 | A2 v -> ZN ^ | NOR2_X4  | 0.064 | 0.137 |   4.549 |    4.641 | 
     | alu/approx_mul/mul_232_18/FE_RC_2503_0 | A1 ^ -> ZN v | NAND2_X2 | 0.048 | 0.057 |   4.606 |    4.698 | 
     | alu/approx_mul/mul_232_18/FE_RC_2502_0 | A1 v -> ZN ^ | NAND4_X2 | 0.132 | 0.131 |   4.737 |    4.829 | 
     | alu/approx_mul/\out_mul_reg[27]        | D ^          | DFF_X1   | 0.132 | 0.000 |   4.737 |    4.829 | 
     +-------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |            Instance             |  Arc  |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                 |       |        |       |       |  Time   |   Time   | 
     |---------------------------------+-------+--------+-------+-------+---------+----------| 
     |                                 | clk ^ |        | 0.000 |       |   0.000 |   -0.092 | 
     | alu/approx_mul/\out_mul_reg[27] | CK ^  | DFF_X1 | 0.000 | 0.000 |   0.000 |   -0.092 | 
     +---------------------------------------------------------------------------------------+ 
Path 9: MET Setup Check with Pin alu/approx_mul/\out_mul_reg[28] /CK 
Endpoint:   alu/approx_mul/\out_mul_reg[28] /D (^) checked with  leading edge 
of 'input_clk'
Beginpoint: rst                                (^) triggered by  leading edge 
of '@'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         0.146
+ Phase Shift                   5.000
= Required Time                 4.854
- Arrival Time                  4.755
= Slack Time                    0.099
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                        |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                        | rst ^        |          | 0.000 |       |   0.000 |    0.099 | 
     | alu/approx_mul/FE_RC_4476_0            | A2 ^ -> ZN v | NOR2_X4  | 0.026 | 0.039 |   0.039 |    0.138 | 
     | alu/approx_mul/FE_RC_4474_0            | A v -> ZN ^  | AOI21_X2 | 0.219 | 0.313 |   0.353 |    0.452 | 
     | alu/approx_mul/FE_RC_5085_0            | A ^ -> ZN v  | INV_X2   | 0.053 | 0.071 |   0.424 |    0.523 | 
     | alu/approx_mul/FE_RC_5084_0            | A1 v -> ZN ^ | NOR2_X2  | 0.080 | 0.119 |   0.543 |    0.642 | 
     | alu/approx_mul/FE_RC_5083_0            | A3 ^ -> ZN v | NAND3_X2 | 0.069 | 0.132 |   0.675 |    0.774 | 
     | alu/approx_mul/g3177                   | A2 v -> ZN ^ | NAND2_X2 | 0.093 | 0.153 |   0.828 |    0.927 | 
     | alu/approx_mul/g3160                   | A2 ^ -> ZN v | NAND2_X4 | 0.040 | 0.088 |   0.915 |    1.014 | 
     | alu/approx_mul/g3140                   | B1 v -> ZN ^ | OAI21_X2 | 0.127 | 0.166 |   1.081 |    1.180 | 
     | alu/approx_mul/g3139                   | A ^ -> ZN v  | INV_X4   | 0.052 | 0.107 |   1.189 |    1.288 | 
     | alu/approx_mul/mul_232_18/FE_RC_4973_0 | A1 v -> ZN ^ | NAND3_X2 | 0.187 | 0.208 |   1.397 |    1.496 | 
     | alu/approx_mul/mul_232_18/FE_RC_615_0  | A1 ^ -> ZN v | NAND2_X4 | 0.107 | 0.203 |   1.600 |    1.699 | 
     | alu/approx_mul/mul_232_18/g3757        | A1 v -> ZN ^ | AOI22_X4 | 0.165 | 0.229 |   1.830 |    1.929 | 
     | alu/approx_mul/mul_232_18/g3756        | A ^ -> ZN v  | INV_X2   | 0.048 | 0.083 |   1.913 |    2.012 | 
     | alu/approx_mul/mul_232_18/g3688        | CI v -> S ^  | FA_X1    | 0.452 | 0.930 |   2.843 |    2.942 | 
     | alu/approx_mul/mul_232_18/FE_RC_777_0  | A1 ^ -> ZN v | NOR2_X2  | 0.111 | 0.149 |   2.992 |    3.091 | 
     | alu/approx_mul/mul_232_18/FE_RC_775_0  | B1 v -> ZN ^ | OAI21_X4 | 0.191 | 0.274 |   3.266 |    3.365 | 
     | alu/approx_mul/mul_232_18/FE_RC_942_0  | A ^ -> ZN v  | INV_X4   | 0.046 | 0.062 |   3.328 |    3.427 | 
     | alu/approx_mul/mul_232_18/FE_RC_940_0  | A2 v -> ZN ^ | NAND2_X4 | 0.073 | 0.118 |   3.446 |    3.545 | 
     | alu/approx_mul/mul_232_18/FE_RC_955_0  | A1 ^ -> ZN v | NAND2_X2 | 0.034 | 0.068 |   3.514 |    3.613 | 
     | alu/approx_mul/mul_232_18/FE_RC_954_0  | A1 v -> ZN ^ | NAND2_X4 | 0.095 | 0.116 |   3.630 |    3.729 | 
     | alu/approx_mul/mul_232_18/FE_RC_5064_0 | A1 ^ -> ZN v | NAND3_X4 | 0.050 | 0.098 |   3.728 |    3.827 | 
     | alu/approx_mul/mul_232_18/FE_RC_3434_0 | A1 v -> ZN ^ | NAND2_X2 | 0.081 | 0.110 |   3.838 |    3.937 | 
     | alu/approx_mul/mul_232_18/FE_RC_3433_0 | A ^ -> ZN v  | OAI21_X4 | 0.049 | 0.085 |   3.923 |    4.022 | 
     | alu/approx_mul/mul_232_18/FE_RC_3432_0 | A1 v -> ZN ^ | NOR2_X4  | 0.104 | 0.142 |   4.065 |    4.164 | 
     | alu/approx_mul/mul_232_18/FE_RC_5463_0 | A1 ^ -> ZN v | NAND2_X4 | 0.037 | 0.067 |   4.133 |    4.232 | 
     | alu/approx_mul/mul_232_18/FE_RC_5462_0 | A1 v -> ZN ^ | NAND2_X4 | 0.135 | 0.159 |   4.291 |    4.390 | 
     | alu/approx_mul/mul_232_18/FE_RC_5785_0 | A1 ^ -> ZN v | NAND3_X4 | 0.064 | 0.121 |   4.412 |    4.511 | 
     | alu/approx_mul/mul_232_18/FE_RC_1584_0 | A1 v -> ZN ^ | NAND2_X4 | 0.109 | 0.148 |   4.559 |    4.658 | 
     | alu/approx_mul/mul_232_18/FE_RC_3064_0 | A1 ^ -> ZN v | NAND2_X2 | 0.043 | 0.079 |   4.638 |    4.737 | 
     | alu/approx_mul/mul_232_18/FE_RC_3063_0 | A v -> ZN ^  | OAI21_X4 | 0.079 | 0.117 |   4.755 |    4.854 | 
     | alu/approx_mul/\out_mul_reg[28]        | D ^          | DFF_X1   | 0.079 | 0.000 |   4.755 |    4.854 | 
     +-------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |            Instance             |  Arc  |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                 |       |        |       |       |  Time   |   Time   | 
     |---------------------------------+-------+--------+-------+-------+---------+----------| 
     |                                 | clk ^ |        | 0.000 |       |   0.000 |   -0.099 | 
     | alu/approx_mul/\out_mul_reg[28] | CK ^  | DFF_X1 | 0.000 | 0.000 |   0.000 |   -0.099 | 
     +---------------------------------------------------------------------------------------+ 
Path 10: MET Setup Check with Pin alu/approx_mul/\out_mul_reg[26] /CK 
Endpoint:   alu/approx_mul/\out_mul_reg[26] /D (^) checked with  leading edge 
of 'input_clk'
Beginpoint: rst                                (^) triggered by  leading edge 
of '@'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         0.174
+ Phase Shift                   5.000
= Required Time                 4.826
- Arrival Time                  4.709
= Slack Time                    0.117
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                        |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                        | rst ^        |          | 0.000 |       |   0.000 |    0.117 | 
     | alu/approx_mul/FE_RC_4476_0            | A2 ^ -> ZN v | NOR2_X4  | 0.026 | 0.039 |   0.039 |    0.156 | 
     | alu/approx_mul/FE_RC_4474_0            | A v -> ZN ^  | AOI21_X2 | 0.219 | 0.313 |   0.353 |    0.470 | 
     | alu/approx_mul/FE_RC_5085_0            | A ^ -> ZN v  | INV_X2   | 0.053 | 0.071 |   0.424 |    0.541 | 
     | alu/approx_mul/FE_RC_5084_0            | A1 v -> ZN ^ | NOR2_X2  | 0.080 | 0.119 |   0.543 |    0.660 | 
     | alu/approx_mul/FE_RC_5083_0            | A3 ^ -> ZN v | NAND3_X2 | 0.069 | 0.132 |   0.675 |    0.792 | 
     | alu/approx_mul/g3177                   | A2 v -> ZN ^ | NAND2_X2 | 0.093 | 0.153 |   0.828 |    0.945 | 
     | alu/approx_mul/g3160                   | A2 ^ -> ZN v | NAND2_X4 | 0.040 | 0.088 |   0.915 |    1.032 | 
     | alu/approx_mul/g3140                   | B1 v -> ZN ^ | OAI21_X2 | 0.127 | 0.166 |   1.081 |    1.198 | 
     | alu/approx_mul/g3139                   | A ^ -> ZN v  | INV_X4   | 0.052 | 0.107 |   1.189 |    1.306 | 
     | alu/approx_mul/mul_232_18/FE_RC_4973_0 | A1 v -> ZN ^ | NAND3_X2 | 0.187 | 0.208 |   1.397 |    1.514 | 
     | alu/approx_mul/mul_232_18/FE_RC_615_0  | A1 ^ -> ZN v | NAND2_X4 | 0.107 | 0.203 |   1.600 |    1.717 | 
     | alu/approx_mul/mul_232_18/g3757        | A1 v -> ZN ^ | AOI22_X4 | 0.165 | 0.229 |   1.830 |    1.947 | 
     | alu/approx_mul/mul_232_18/g3756        | A ^ -> ZN v  | INV_X2   | 0.048 | 0.083 |   1.913 |    2.030 | 
     | alu/approx_mul/mul_232_18/g3688        | CI v -> S ^  | FA_X1    | 0.452 | 0.930 |   2.843 |    2.960 | 
     | alu/approx_mul/mul_232_18/FE_RC_777_0  | A1 ^ -> ZN v | NOR2_X2  | 0.111 | 0.149 |   2.992 |    3.109 | 
     | alu/approx_mul/mul_232_18/FE_RC_775_0  | B1 v -> ZN ^ | OAI21_X4 | 0.191 | 0.274 |   3.266 |    3.383 | 
     | alu/approx_mul/mul_232_18/FE_RC_942_0  | A ^ -> ZN v  | INV_X4   | 0.046 | 0.062 |   3.328 |    3.445 | 
     | alu/approx_mul/mul_232_18/FE_RC_940_0  | A2 v -> ZN ^ | NAND2_X4 | 0.073 | 0.118 |   3.446 |    3.563 | 
     | alu/approx_mul/mul_232_18/FE_RC_955_0  | A1 ^ -> ZN v | NAND2_X2 | 0.034 | 0.068 |   3.514 |    3.631 | 
     | alu/approx_mul/mul_232_18/FE_RC_954_0  | A1 v -> ZN ^ | NAND2_X4 | 0.095 | 0.116 |   3.630 |    3.747 | 
     | alu/approx_mul/mul_232_18/FE_RC_5064_0 | A1 ^ -> ZN v | NAND3_X4 | 0.050 | 0.098 |   3.728 |    3.845 | 
     | alu/approx_mul/mul_232_18/FE_RC_3434_0 | A1 v -> ZN ^ | NAND2_X2 | 0.081 | 0.110 |   3.838 |    3.955 | 
     | alu/approx_mul/mul_232_18/FE_RC_3433_0 | A ^ -> ZN v  | OAI21_X4 | 0.049 | 0.085 |   3.923 |    4.040 | 
     | alu/approx_mul/mul_232_18/FE_RC_3432_0 | A1 v -> ZN ^ | NOR2_X4  | 0.104 | 0.142 |   4.065 |    4.182 | 
     | alu/approx_mul/mul_232_18/FE_RC_5463_0 | A1 ^ -> ZN v | NAND2_X4 | 0.037 | 0.067 |   4.133 |    4.250 | 
     | alu/approx_mul/mul_232_18/FE_RC_5462_0 | A1 v -> ZN ^ | NAND2_X4 | 0.135 | 0.159 |   4.291 |    4.408 | 
     | alu/approx_mul/mul_232_18/FE_RC_5469_0 | A1 ^ -> ZN v | NAND2_X4 | 0.063 | 0.121 |   4.412 |    4.529 | 
     | alu/approx_mul/mul_232_18/FE_RC_2490_0 | A1 v -> ZN ^ | NOR2_X4  | 0.076 | 0.120 |   4.531 |    4.648 | 
     | alu/approx_mul/mul_232_18/FE_RC_2489_0 | A1 ^ -> ZN v | NAND2_X4 | 0.027 | 0.052 |   4.583 |    4.700 | 
     | alu/approx_mul/mul_232_18/FE_RC_2488_0 | A1 v -> ZN ^ | NAND4_X2 | 0.138 | 0.126 |   4.709 |    4.826 | 
     | alu/approx_mul/\out_mul_reg[26]        | D ^          | DFF_X1   | 0.138 | 0.000 |   4.709 |    4.826 | 
     +-------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |            Instance             |  Arc  |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                 |       |        |       |       |  Time   |   Time   | 
     |---------------------------------+-------+--------+-------+-------+---------+----------| 
     |                                 | clk ^ |        | 0.000 |       |   0.000 |   -0.117 | 
     | alu/approx_mul/\out_mul_reg[26] | CK ^  | DFF_X1 | 0.000 | 0.000 |   0.000 |   -0.117 | 
     +---------------------------------------------------------------------------------------+ 
Path 11: MET Setup Check with Pin alu/approx_mul/\out_mul_reg[19] /CK 
Endpoint:   alu/approx_mul/\out_mul_reg[19] /D (v) checked with  leading edge 
of 'input_clk'
Beginpoint: rst                                (^) triggered by  leading edge 
of '@'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         0.222
+ Phase Shift                   5.000
= Required Time                 4.778
- Arrival Time                  4.632
= Slack Time                    0.146
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                            |              |          |       |       |  Time   |   Time   | 
     |--------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                            | rst ^        |          | 0.000 |       |   0.000 |    0.146 | 
     | alu/approx_mul/FE_RC_4476_0                | A2 ^ -> ZN v | NOR2_X4  | 0.026 | 0.039 |   0.039 |    0.185 | 
     | alu/approx_mul/FE_RC_4474_0                | A v -> ZN ^  | AOI21_X2 | 0.219 | 0.313 |   0.353 |    0.498 | 
     | alu/approx_mul/FE_RC_5085_0                | A ^ -> ZN v  | INV_X2   | 0.053 | 0.071 |   0.424 |    0.569 | 
     | alu/approx_mul/FE_RC_5084_0                | A1 v -> ZN ^ | NOR2_X2  | 0.080 | 0.119 |   0.543 |    0.688 | 
     | alu/approx_mul/FE_RC_5083_0                | A3 ^ -> ZN v | NAND3_X2 | 0.069 | 0.132 |   0.675 |    0.820 | 
     | alu/approx_mul/FE_OCP_RBC1690_n_132        | A v -> ZN ^  | INV_X4   | 0.050 | 0.097 |   0.772 |    0.917 | 
     | alu/approx_mul/FE_OCP_RBC1689_n_132        | A ^ -> ZN v  | INV_X2   | 0.019 | 0.042 |   0.813 |    0.959 | 
     | alu/approx_mul/FE_RC_5096_0                | A1 v -> ZN ^ | NAND2_X2 | 0.071 | 0.082 |   0.895 |    1.041 | 
     | alu/approx_mul/FE_RC_5095_0                | A1 ^ -> ZN v | NAND2_X2 | 0.034 | 0.068 |   0.963 |    1.109 | 
     | alu/approx_mul/FE_RC_5094_0                | A1 v -> ZN ^ | NAND2_X4 | 0.110 | 0.131 |   1.094 |    1.240 | 
     | alu/approx_mul/g3135                       | A ^ -> ZN v  | INV_X16  | 0.038 | 0.076 |   1.170 |    1.316 | 
     | alu/approx_mul/mul_232_18/g4334            | A v -> ZN ^  | INV_X16  | 0.029 | 0.057 |   1.227 |    1.372 | 
     | alu/approx_mul/mul_232_18/FE_OCPC1572_n_29 | A ^ -> Z ^   | BUF_X8   | 0.101 | 0.191 |   1.418 |    1.563 | 
     | alu/approx_mul/mul_232_18/FE_RC_4568_0     | A ^ -> ZN v  | INV_X8   | 0.025 | 0.040 |   1.458 |    1.603 | 
     | alu/approx_mul/mul_232_18/FE_RC_4567_0     | B2 v -> ZN ^ | OAI21_X4 | 0.126 | 0.188 |   1.646 |    1.791 | 
     | alu/approx_mul/mul_232_18/g3961            | B1 ^ -> ZN v | AOI22_X2 | 0.071 | 0.138 |   1.784 |    1.929 | 
     | alu/approx_mul/mul_232_18/g3732            | A1 v -> ZN v | OR2_X4   | 0.050 | 0.271 |   2.055 |    2.200 | 
     | alu/approx_mul/mul_232_18/g3675            | CI v -> S ^  | FA_X1    | 0.168 | 0.635 |   2.690 |    2.836 | 
     | alu/approx_mul/mul_232_18/FE_RC_2407_0     | A2 ^ -> ZN ^ | AND2_X4  | 0.068 | 0.224 |   2.914 |    3.059 | 
     | alu/approx_mul/mul_232_18/FE_RC_2406_0     | A1 ^ -> ZN ^ | OR2_X2   | 0.120 | 0.207 |   3.120 |    3.266 | 
     | alu/approx_mul/mul_232_18/FE_RC_5772_0     | A ^ -> ZN v  | INV_X4   | 0.031 | 0.050 |   3.171 |    3.317 | 
     | alu/approx_mul/mul_232_18/FE_RC_5771_0     | A1 v -> ZN ^ | NAND2_X2 | 0.083 | 0.101 |   3.272 |    3.418 | 
     | alu/approx_mul/mul_232_18/FE_RC_5770_0     | A1 ^ -> ZN v | NAND2_X4 | 0.039 | 0.077 |   3.349 |    3.495 | 
     | alu/approx_mul/mul_232_18/FE_RC_2431_0     | A v -> ZN ^  | INV_X4   | 0.030 | 0.058 |   3.407 |    3.553 | 
     | alu/approx_mul/mul_232_18/FE_RC_2430_0     | B1 ^ -> ZN v | OAI21_X2 | 0.090 | 0.050 |   3.457 |    3.603 | 
     | alu/approx_mul/mul_232_18/g3536            | A1 v -> ZN ^ | NOR2_X2  | 0.223 | 0.295 |   3.752 |    3.898 | 
     | alu/approx_mul/mul_232_18/g3494            | B2 ^ -> ZN v | AOI21_X4 | 0.064 | 0.127 |   3.879 |    4.025 | 
     | alu/approx_mul/mul_232_18/FE_RC_2082_0     | A1 v -> ZN ^ | NAND2_X4 | 0.114 | 0.153 |   4.033 |    4.178 | 
     | alu/approx_mul/mul_232_18/g3472            | A ^ -> ZN v  | INV_X2   | 0.033 | 0.059 |   4.092 |    4.237 | 
     | alu/approx_mul/mul_232_18/g3445            | B1 v -> ZN ^ | OAI21_X2 | 0.157 | 0.196 |   4.287 |    4.433 | 
     | alu/approx_mul/mul_232_18/g3425            | B1 ^ -> ZN v | AOI21_X1 | 0.070 | 0.136 |   4.424 |    4.569 | 
     | alu/approx_mul/mul_232_18/g3418            | A v -> ZN v  | XNOR2_X2 | 0.069 | 0.208 |   4.632 |    4.778 | 
     | alu/approx_mul/\out_mul_reg[19]            | D v          | DFF_X1   | 0.069 | 0.000 |   4.632 |    4.778 | 
     +-----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |            Instance             |  Arc  |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                 |       |        |       |       |  Time   |   Time   | 
     |---------------------------------+-------+--------+-------+-------+---------+----------| 
     |                                 | clk ^ |        | 0.000 |       |   0.000 |   -0.146 | 
     | alu/approx_mul/\out_mul_reg[19] | CK ^  | DFF_X1 | 0.000 | 0.000 |   0.000 |   -0.146 | 
     +---------------------------------------------------------------------------------------+ 
Path 12: MET Setup Check with Pin alu/approx_mul/\out_mul_reg[23] /CK 
Endpoint:   alu/approx_mul/\out_mul_reg[23] /D (v) checked with  leading edge 
of 'input_clk'
Beginpoint: rst                                (^) triggered by  leading edge 
of '@'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         0.208
+ Phase Shift                   5.000
= Required Time                 4.792
- Arrival Time                  4.612
= Slack Time                    0.180
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                        |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                        | rst ^        |          | 0.000 |       |   0.000 |    0.180 | 
     | alu/approx_mul/FE_RC_4476_0            | A2 ^ -> ZN v | NOR2_X4  | 0.026 | 0.039 |   0.039 |    0.220 | 
     | alu/approx_mul/FE_RC_4474_0            | A v -> ZN ^  | AOI21_X2 | 0.219 | 0.313 |   0.353 |    0.533 | 
     | alu/approx_mul/FE_RC_5085_0            | A ^ -> ZN v  | INV_X2   | 0.053 | 0.071 |   0.424 |    0.604 | 
     | alu/approx_mul/FE_RC_5084_0            | A1 v -> ZN ^ | NOR2_X2  | 0.080 | 0.119 |   0.543 |    0.723 | 
     | alu/approx_mul/FE_RC_5083_0            | A3 ^ -> ZN v | NAND3_X2 | 0.069 | 0.132 |   0.675 |    0.855 | 
     | alu/approx_mul/g3177                   | A2 v -> ZN ^ | NAND2_X2 | 0.093 | 0.153 |   0.828 |    1.008 | 
     | alu/approx_mul/g3160                   | A2 ^ -> ZN v | NAND2_X4 | 0.040 | 0.088 |   0.915 |    1.096 | 
     | alu/approx_mul/g3140                   | B1 v -> ZN ^ | OAI21_X2 | 0.127 | 0.166 |   1.081 |    1.261 | 
     | alu/approx_mul/g3139                   | A ^ -> ZN v  | INV_X4   | 0.052 | 0.107 |   1.189 |    1.369 | 
     | alu/approx_mul/mul_232_18/FE_RC_4973_0 | A1 v -> ZN ^ | NAND3_X2 | 0.187 | 0.208 |   1.397 |    1.577 | 
     | alu/approx_mul/mul_232_18/FE_RC_615_0  | A1 ^ -> ZN v | NAND2_X4 | 0.107 | 0.203 |   1.600 |    1.781 | 
     | alu/approx_mul/mul_232_18/g3757        | A1 v -> ZN ^ | AOI22_X4 | 0.165 | 0.229 |   1.830 |    2.010 | 
     | alu/approx_mul/mul_232_18/g3756        | A ^ -> ZN v  | INV_X2   | 0.048 | 0.083 |   1.913 |    2.093 | 
     | alu/approx_mul/mul_232_18/g3688        | CI v -> S ^  | FA_X1    | 0.452 | 0.930 |   2.843 |    3.023 | 
     | alu/approx_mul/mul_232_18/FE_RC_777_0  | A1 ^ -> ZN v | NOR2_X2  | 0.111 | 0.149 |   2.992 |    3.172 | 
     | alu/approx_mul/mul_232_18/FE_RC_775_0  | B1 v -> ZN ^ | OAI21_X4 | 0.191 | 0.274 |   3.266 |    3.446 | 
     | alu/approx_mul/mul_232_18/FE_RC_4216_0 | A ^ -> ZN v  | INV_X4   | 0.041 | 0.046 |   3.312 |    3.492 | 
     | alu/approx_mul/mul_232_18/FE_RC_4215_0 | A1 v -> ZN ^ | NAND2_X2 | 0.069 | 0.091 |   3.403 |    3.584 | 
     | alu/approx_mul/mul_232_18/FE_RC_4212_0 | A2 ^ -> ZN v | NAND2_X2 | 0.025 | 0.062 |   3.466 |    3.646 | 
     | alu/approx_mul/mul_232_18/FE_RC_4211_0 | A1 v -> ZN ^ | NAND2_X2 | 0.088 | 0.102 |   3.568 |    3.748 | 
     | alu/approx_mul/mul_232_18/FE_RC_4207_0 | A2 ^ -> ZN v | NAND2_X4 | 0.029 | 0.073 |   3.641 |    3.821 | 
     | alu/approx_mul/mul_232_18/g3466        | A1 v -> ZN ^ | NOR2_X2  | 0.133 | 0.165 |   3.807 |    3.987 | 
     | alu/approx_mul/mul_232_18/FE_RC_3434_0 | A2 ^ -> ZN v | NAND2_X2 | 0.036 | 0.091 |   3.898 |    4.078 | 
     | alu/approx_mul/mul_232_18/FE_RC_3433_0 | A v -> ZN ^  | OAI21_X4 | 0.102 | 0.129 |   4.027 |    4.207 | 
     | alu/approx_mul/mul_232_18/FE_RC_3432_0 | A1 ^ -> ZN v | NOR2_X4  | 0.034 | 0.069 |   4.095 |    4.276 | 
     | alu/approx_mul/mul_232_18/FE_RC_1067_0 | A v -> ZN ^  | INV_X4   | 0.063 | 0.092 |   4.187 |    4.367 | 
     | alu/approx_mul/mul_232_18/FE_RC_1548_0 | A1 ^ -> ZN v | NAND2_X4 | 0.026 | 0.052 |   4.239 |    4.419 | 
     | alu/approx_mul/mul_232_18/FE_RC_1546_0 | A v -> ZN ^  | OAI21_X4 | 0.160 | 0.164 |   4.404 |    4.584 | 
     | alu/approx_mul/mul_232_18/FE_RC_1590_0 | A ^ -> ZN v  | INV_X4   | 0.043 | 0.069 |   4.473 |    4.653 | 
     | alu/approx_mul/mul_232_18/FE_RC_1587_0 | A2 v -> ZN ^ | NAND3_X4 | 0.051 | 0.079 |   4.552 |    4.732 | 
     | alu/approx_mul/mul_232_18/FE_RC_1586_0 | A1 ^ -> ZN v | NAND4_X2 | 0.043 | 0.060 |   4.612 |    4.792 | 
     | alu/approx_mul/\out_mul_reg[23]        | D v          | DFF_X1   | 0.043 | 0.000 |   4.612 |    4.792 | 
     +-------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |            Instance             |  Arc  |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                 |       |        |       |       |  Time   |   Time   | 
     |---------------------------------+-------+--------+-------+-------+---------+----------| 
     |                                 | clk ^ |        | 0.000 |       |   0.000 |   -0.180 | 
     | alu/approx_mul/\out_mul_reg[23] | CK ^  | DFF_X1 | 0.000 | 0.000 |   0.000 |   -0.180 | 
     +---------------------------------------------------------------------------------------+ 
Path 13: MET Setup Check with Pin alu/approx_mul/\out_mul_reg[18] /CK 
Endpoint:   alu/approx_mul/\out_mul_reg[18] /D (^) checked with  leading edge 
of 'input_clk'
Beginpoint: rst                                (^) triggered by  leading edge 
of '@'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         0.158
+ Phase Shift                   5.000
= Required Time                 4.842
- Arrival Time                  4.515
= Slack Time                    0.328
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                            |              |          |       |       |  Time   |   Time   | 
     |--------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                            | rst ^        |          | 0.000 |       |   0.000 |    0.328 | 
     | alu/approx_mul/FE_RC_4476_0                | A2 ^ -> ZN v | NOR2_X4  | 0.026 | 0.039 |   0.039 |    0.367 | 
     | alu/approx_mul/FE_RC_4474_0                | A v -> ZN ^  | AOI21_X2 | 0.219 | 0.313 |   0.353 |    0.680 | 
     | alu/approx_mul/FE_RC_5085_0                | A ^ -> ZN v  | INV_X2   | 0.053 | 0.071 |   0.424 |    0.752 | 
     | alu/approx_mul/FE_RC_5084_0                | A1 v -> ZN ^ | NOR2_X2  | 0.080 | 0.119 |   0.543 |    0.870 | 
     | alu/approx_mul/FE_RC_5083_0                | A3 ^ -> ZN v | NAND3_X2 | 0.069 | 0.132 |   0.675 |    1.002 | 
     | alu/approx_mul/FE_OCP_RBC1690_n_132        | A v -> ZN ^  | INV_X4   | 0.050 | 0.097 |   0.772 |    1.100 | 
     | alu/approx_mul/FE_OCP_RBC1689_n_132        | A ^ -> ZN v  | INV_X2   | 0.019 | 0.042 |   0.813 |    1.141 | 
     | alu/approx_mul/FE_RC_5096_0                | A1 v -> ZN ^ | NAND2_X2 | 0.071 | 0.082 |   0.895 |    1.223 | 
     | alu/approx_mul/FE_RC_5095_0                | A1 ^ -> ZN v | NAND2_X2 | 0.034 | 0.068 |   0.963 |    1.291 | 
     | alu/approx_mul/FE_RC_5094_0                | A1 v -> ZN ^ | NAND2_X4 | 0.110 | 0.131 |   1.094 |    1.422 | 
     | alu/approx_mul/g3135                       | A ^ -> ZN v  | INV_X16  | 0.038 | 0.076 |   1.170 |    1.498 | 
     | alu/approx_mul/mul_232_18/g4334            | A v -> ZN ^  | INV_X16  | 0.029 | 0.057 |   1.227 |    1.555 | 
     | alu/approx_mul/mul_232_18/FE_OCPC1572_n_29 | A ^ -> Z ^   | BUF_X8   | 0.101 | 0.191 |   1.418 |    1.745 | 
     | alu/approx_mul/mul_232_18/FE_RC_4568_0     | A ^ -> ZN v  | INV_X8   | 0.025 | 0.040 |   1.457 |    1.785 | 
     | alu/approx_mul/mul_232_18/FE_RC_4567_0     | B2 v -> ZN ^ | OAI21_X4 | 0.126 | 0.188 |   1.646 |    1.973 | 
     | alu/approx_mul/mul_232_18/g3961            | B1 ^ -> ZN v | AOI22_X2 | 0.071 | 0.138 |   1.784 |    2.111 | 
     | alu/approx_mul/mul_232_18/g3732            | A1 v -> ZN v | OR2_X4   | 0.050 | 0.271 |   2.055 |    2.382 | 
     | alu/approx_mul/mul_232_18/g3675            | CI v -> S ^  | FA_X1    | 0.168 | 0.635 |   2.690 |    3.018 | 
     | alu/approx_mul/mul_232_18/FE_RC_2407_0     | A2 ^ -> ZN ^ | AND2_X4  | 0.068 | 0.224 |   2.914 |    3.241 | 
     | alu/approx_mul/mul_232_18/FE_RC_2406_0     | A1 ^ -> ZN ^ | OR2_X2   | 0.120 | 0.207 |   3.120 |    3.448 | 
     | alu/approx_mul/mul_232_18/FE_RC_5772_0     | A ^ -> ZN v  | INV_X4   | 0.031 | 0.050 |   3.171 |    3.499 | 
     | alu/approx_mul/mul_232_18/FE_RC_5771_0     | A1 v -> ZN ^ | NAND2_X2 | 0.083 | 0.101 |   3.272 |    3.600 | 
     | alu/approx_mul/mul_232_18/FE_RC_5770_0     | A1 ^ -> ZN v | NAND2_X4 | 0.039 | 0.077 |   3.349 |    3.677 | 
     | alu/approx_mul/mul_232_18/FE_RC_2431_0     | A v -> ZN ^  | INV_X4   | 0.030 | 0.058 |   3.407 |    3.735 | 
     | alu/approx_mul/mul_232_18/FE_RC_2430_0     | B1 ^ -> ZN v | OAI21_X2 | 0.090 | 0.050 |   3.457 |    3.785 | 
     | alu/approx_mul/mul_232_18/g3536            | A1 v -> ZN ^ | NOR2_X2  | 0.223 | 0.295 |   3.752 |    4.080 | 
     | alu/approx_mul/mul_232_18/g3494            | B2 ^ -> ZN v | AOI21_X4 | 0.064 | 0.127 |   3.879 |    4.207 | 
     | alu/approx_mul/mul_232_18/FE_RC_2082_0     | A1 v -> ZN ^ | NAND2_X4 | 0.114 | 0.153 |   4.033 |    4.361 | 
     | alu/approx_mul/mul_232_18/g3472            | A ^ -> ZN v  | INV_X2   | 0.033 | 0.059 |   4.092 |    4.419 | 
     | alu/approx_mul/mul_232_18/g3445            | B1 v -> ZN ^ | OAI21_X2 | 0.157 | 0.196 |   4.287 |    4.615 | 
     | alu/approx_mul/mul_232_18/g3426            | A ^ -> ZN ^  | XNOR2_X2 | 0.104 | 0.227 |   4.515 |    4.842 | 
     | alu/approx_mul/\out_mul_reg[18]            | D ^          | DFF_X1   | 0.104 | 0.000 |   4.515 |    4.842 | 
     +-----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |            Instance             |  Arc  |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                 |       |        |       |       |  Time   |   Time   | 
     |---------------------------------+-------+--------+-------+-------+---------+----------| 
     |                                 | clk ^ |        | 0.000 |       |   0.000 |   -0.328 | 
     | alu/approx_mul/\out_mul_reg[18] | CK ^  | DFF_X1 | 0.000 | 0.000 |   0.000 |   -0.328 | 
     +---------------------------------------------------------------------------------------+ 
Path 14: MET Setup Check with Pin alu/approx_mul/\out_mul_reg[20] /CK 
Endpoint:   alu/approx_mul/\out_mul_reg[20] /D (^) checked with  leading edge 
of 'input_clk'
Beginpoint: rst                                (v) triggered by  leading edge 
of '@'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         0.163
+ Phase Shift                   5.000
= Required Time                 4.837
- Arrival Time                  4.480
= Slack Time                    0.357
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                            |              |          |       |       |  Time   |   Time   | 
     |--------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                            | rst v        |          | 0.000 |       |   0.000 |    0.357 | 
     | alu/approx_mul/FE_RC_4466_0                | A1 v -> ZN ^ | NOR2_X4  | 0.083 | 0.117 |   0.117 |    0.474 | 
     | alu/approx_mul/g3211                       | A2 ^ -> ZN v | NAND2_X2 | 0.083 | 0.108 |   0.225 |    0.582 | 
     | alu/approx_mul/FE_RC_5086_0                | A v -> ZN ^  | INV_X4   | 0.038 | 0.079 |   0.305 |    0.662 | 
     | alu/approx_mul/FE_RC_5084_0                | A2 ^ -> ZN v | NOR2_X2  | 0.019 | 0.043 |   0.348 |    0.705 | 
     | alu/approx_mul/FE_RC_5083_0                | A3 v -> ZN ^ | NAND3_X2 | 0.195 | 0.244 |   0.592 |    0.949 | 
     | alu/approx_mul/FE_OCP_RBC1690_n_132        | A ^ -> ZN v  | INV_X4   | 0.049 | 0.072 |   0.664 |    1.021 | 
     | alu/approx_mul/FE_OCP_RBC1689_n_132        | A v -> ZN ^  | INV_X2   | 0.048 | 0.084 |   0.747 |    1.104 | 
     | alu/approx_mul/FE_RC_5096_0                | A1 ^ -> ZN v | NAND2_X2 | 0.025 | 0.052 |   0.799 |    1.156 | 
     | alu/approx_mul/FE_RC_5095_0                | A1 v -> ZN ^ | NAND2_X2 | 0.084 | 0.099 |   0.898 |    1.255 | 
     | alu/approx_mul/FE_RC_5094_0                | A1 ^ -> ZN v | NAND2_X4 | 0.043 | 0.086 |   0.984 |    1.341 | 
     | alu/approx_mul/g3135                       | A v -> ZN ^  | INV_X16  | 0.076 | 0.111 |   1.095 |    1.452 | 
     | alu/approx_mul/mul_232_18/g4334            | A ^ -> ZN v  | INV_X16  | 0.020 | 0.037 |   1.132 |    1.489 | 
     | alu/approx_mul/mul_232_18/FE_OCPC1572_n_29 | A v -> Z v   | BUF_X8   | 0.065 | 0.262 |   1.394 |    1.751 | 
     | alu/approx_mul/mul_232_18/FE_RC_4568_0     | A v -> ZN ^  | INV_X8   | 0.035 | 0.071 |   1.465 |    1.822 | 
     | alu/approx_mul/mul_232_18/FE_RC_4567_0     | B2 ^ -> ZN v | OAI21_X4 | 0.038 | 0.061 |   1.526 |    1.883 | 
     | alu/approx_mul/mul_232_18/g3961            | B1 v -> ZN ^ | AOI22_X2 | 0.237 | 0.331 |   1.856 |    2.213 | 
     | alu/approx_mul/mul_232_18/g3732            | A1 ^ -> ZN ^ | OR2_X4   | 0.053 | 0.212 |   2.068 |    2.425 | 
     | alu/approx_mul/mul_232_18/g3675            | CI ^ -> S v  | FA_X1    | 0.099 | 0.492 |   2.560 |    2.917 | 
     | alu/approx_mul/mul_232_18/FE_RC_2407_0     | A2 v -> ZN v | AND2_X4  | 0.045 | 0.269 |   2.828 |    3.185 | 
     | alu/approx_mul/mul_232_18/FE_RC_2406_0     | A1 v -> ZN v | OR2_X2   | 0.057 | 0.247 |   3.075 |    3.432 | 
     | alu/approx_mul/mul_232_18/FE_RC_2415_0     | B1 v -> ZN ^ | OAI21_X2 | 0.190 | 0.244 |   3.319 |    3.676 | 
     | alu/approx_mul/mul_232_18/FE_RC_2432_0     | A1 ^ -> ZN v | NAND2_X2 | 0.057 | 0.075 |   3.394 |    3.751 | 
     | alu/approx_mul/mul_232_18/FE_RC_2430_0     | A v -> ZN ^  | OAI21_X2 | 0.116 | 0.151 |   3.546 |    3.903 | 
     | alu/approx_mul/mul_232_18/g3536            | A1 ^ -> ZN v | NOR2_X2  | 0.051 | 0.110 |   3.655 |    4.012 | 
     | alu/approx_mul/mul_232_18/g3494            | B2 v -> ZN ^ | AOI21_X4 | 0.157 | 0.213 |   3.868 |    4.225 | 
     | alu/approx_mul/mul_232_18/FE_RC_2082_0     | A1 ^ -> ZN v | NAND2_X4 | 0.062 | 0.113 |   3.982 |    4.339 | 
     | alu/approx_mul/mul_232_18/FE_RC_1547_0     | A2 v -> ZN ^ | NAND2_X4 | 0.094 | 0.150 |   4.132 |    4.489 | 
     | alu/approx_mul/mul_232_18/FE_RC_1551_0     | A ^ -> ZN v  | INV_X4   | 0.027 | 0.049 |   4.181 |    4.538 | 
     | alu/approx_mul/mul_232_18/FE_RC_1550_0     | A1 v -> ZN ^ | NOR2_X4  | 0.070 | 0.095 |   4.276 |    4.633 | 
     | alu/approx_mul/mul_232_18/g3413            | A ^ -> ZN ^  | XNOR2_X2 | 0.115 | 0.204 |   4.480 |    4.837 | 
     | alu/approx_mul/\out_mul_reg[20]            | D ^          | DFF_X1   | 0.115 | 0.000 |   4.480 |    4.837 | 
     +-----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |            Instance             |  Arc  |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                 |       |        |       |       |  Time   |   Time   | 
     |---------------------------------+-------+--------+-------+-------+---------+----------| 
     |                                 | clk ^ |        | 0.000 |       |   0.000 |   -0.357 | 
     | alu/approx_mul/\out_mul_reg[20] | CK ^  | DFF_X1 | 0.000 | 0.000 |   0.000 |   -0.357 | 
     +---------------------------------------------------------------------------------------+ 
Path 15: MET Setup Check with Pin alu/approx_mul/\out_mul_reg[17] /CK 
Endpoint:   alu/approx_mul/\out_mul_reg[17] /D (^) checked with  leading edge 
of 'input_clk'
Beginpoint: rst                                (v) triggered by  leading edge 
of '@'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         0.161
+ Phase Shift                   5.000
= Required Time                 4.839
- Arrival Time                  4.379
= Slack Time                    0.459
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                            |              |          |       |       |  Time   |   Time   | 
     |--------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                            | rst v        |          | 0.000 |       |   0.000 |    0.459 | 
     | alu/approx_mul/FE_RC_4466_0                | A1 v -> ZN ^ | NOR2_X4  | 0.083 | 0.117 |   0.117 |    0.577 | 
     | alu/approx_mul/g3211                       | A2 ^ -> ZN v | NAND2_X2 | 0.083 | 0.108 |   0.225 |    0.684 | 
     | alu/approx_mul/FE_RC_5086_0                | A v -> ZN ^  | INV_X4   | 0.038 | 0.079 |   0.305 |    0.764 | 
     | alu/approx_mul/FE_RC_5084_0                | A2 ^ -> ZN v | NOR2_X2  | 0.019 | 0.043 |   0.348 |    0.807 | 
     | alu/approx_mul/FE_RC_5083_0                | A3 v -> ZN ^ | NAND3_X2 | 0.195 | 0.244 |   0.592 |    1.051 | 
     | alu/approx_mul/FE_OCP_RBC1690_n_132        | A ^ -> ZN v  | INV_X4   | 0.049 | 0.072 |   0.664 |    1.123 | 
     | alu/approx_mul/FE_OCP_RBC1689_n_132        | A v -> ZN ^  | INV_X2   | 0.048 | 0.084 |   0.747 |    1.206 | 
     | alu/approx_mul/FE_RC_5096_0                | A1 ^ -> ZN v | NAND2_X2 | 0.025 | 0.052 |   0.799 |    1.258 | 
     | alu/approx_mul/FE_RC_5095_0                | A1 v -> ZN ^ | NAND2_X2 | 0.084 | 0.099 |   0.898 |    1.357 | 
     | alu/approx_mul/FE_RC_5094_0                | A1 ^ -> ZN v | NAND2_X4 | 0.043 | 0.086 |   0.984 |    1.443 | 
     | alu/approx_mul/g3135                       | A v -> ZN ^  | INV_X16  | 0.076 | 0.111 |   1.095 |    1.554 | 
     | alu/approx_mul/mul_232_18/g4334            | A ^ -> ZN v  | INV_X16  | 0.020 | 0.037 |   1.132 |    1.591 | 
     | alu/approx_mul/mul_232_18/FE_OCPC1572_n_29 | A v -> Z v   | BUF_X8   | 0.065 | 0.262 |   1.394 |    1.853 | 
     | alu/approx_mul/mul_232_18/FE_RC_4568_0     | A v -> ZN ^  | INV_X8   | 0.035 | 0.071 |   1.465 |    1.924 | 
     | alu/approx_mul/mul_232_18/FE_RC_4567_0     | B2 ^ -> ZN v | OAI21_X4 | 0.038 | 0.061 |   1.526 |    1.985 | 
     | alu/approx_mul/mul_232_18/g3961            | B1 v -> ZN ^ | AOI22_X2 | 0.237 | 0.331 |   1.856 |    2.315 | 
     | alu/approx_mul/mul_232_18/g3732            | A1 ^ -> ZN ^ | OR2_X4   | 0.053 | 0.212 |   2.068 |    2.527 | 
     | alu/approx_mul/mul_232_18/g3675            | CI ^ -> S v  | FA_X1    | 0.099 | 0.492 |   2.560 |    3.019 | 
     | alu/approx_mul/mul_232_18/FE_RC_2407_0     | A2 v -> ZN v | AND2_X4  | 0.045 | 0.269 |   2.828 |    3.287 | 
     | alu/approx_mul/mul_232_18/FE_RC_2406_0     | A1 v -> ZN v | OR2_X2   | 0.057 | 0.247 |   3.075 |    3.534 | 
     | alu/approx_mul/mul_232_18/FE_RC_2415_0     | B1 v -> ZN ^ | OAI21_X2 | 0.190 | 0.244 |   3.319 |    3.778 | 
     | alu/approx_mul/mul_232_18/FE_RC_2432_0     | A1 ^ -> ZN v | NAND2_X2 | 0.057 | 0.075 |   3.394 |    3.854 | 
     | alu/approx_mul/mul_232_18/FE_RC_2430_0     | A v -> ZN ^  | OAI21_X2 | 0.116 | 0.151 |   3.546 |    4.005 | 
     | alu/approx_mul/mul_232_18/g3536            | A1 ^ -> ZN v | NOR2_X2  | 0.051 | 0.110 |   3.655 |    4.115 | 
     | alu/approx_mul/mul_232_18/g3494            | B2 v -> ZN ^ | AOI21_X4 | 0.157 | 0.213 |   3.868 |    4.327 | 
     | alu/approx_mul/mul_232_18/FE_RC_2082_0     | A1 ^ -> ZN v | NAND2_X4 | 0.062 | 0.113 |   3.982 |    4.441 | 
     | alu/approx_mul/mul_232_18/g3443            | B1 v -> ZN ^ | AOI21_X2 | 0.143 | 0.169 |   4.151 |    4.610 | 
     | alu/approx_mul/mul_232_18/g3427            | A ^ -> ZN ^  | XNOR2_X2 | 0.112 | 0.228 |   4.379 |    4.839 | 
     | alu/approx_mul/\out_mul_reg[17]            | D ^          | DFF_X1   | 0.112 | 0.000 |   4.379 |    4.839 | 
     +-----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |            Instance             |  Arc  |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                 |       |        |       |       |  Time   |   Time   | 
     |---------------------------------+-------+--------+-------+-------+---------+----------| 
     |                                 | clk ^ |        | 0.000 |       |   0.000 |   -0.459 | 
     | alu/approx_mul/\out_mul_reg[17] | CK ^  | DFF_X1 | 0.000 | 0.000 |   0.000 |   -0.459 | 
     +---------------------------------------------------------------------------------------+ 
Path 16: MET Setup Check with Pin alu/approx_mul/\out_mul_reg[15] /CK 
Endpoint:   alu/approx_mul/\out_mul_reg[15] /D (v) checked with  leading edge 
of 'input_clk'
Beginpoint: rst                                (v) triggered by  leading edge 
of '@'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         0.212
+ Phase Shift                   5.000
= Required Time                 4.788
- Arrival Time                  4.328
= Slack Time                    0.460
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                            |              |          |       |       |  Time   |   Time   | 
     |--------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                            | rst v        |          | 0.000 |       |   0.000 |    0.460 | 
     | alu/approx_mul/FE_RC_4466_0                | A1 v -> ZN ^ | NOR2_X4  | 0.083 | 0.117 |   0.117 |    0.578 | 
     | alu/approx_mul/g3211                       | A2 ^ -> ZN v | NAND2_X2 | 0.083 | 0.108 |   0.225 |    0.686 | 
     | alu/approx_mul/FE_RC_5086_0                | A v -> ZN ^  | INV_X4   | 0.038 | 0.079 |   0.305 |    0.765 | 
     | alu/approx_mul/FE_RC_5084_0                | A2 ^ -> ZN v | NOR2_X2  | 0.019 | 0.043 |   0.348 |    0.808 | 
     | alu/approx_mul/FE_RC_5083_0                | A3 v -> ZN ^ | NAND3_X2 | 0.195 | 0.244 |   0.592 |    1.052 | 
     | alu/approx_mul/FE_OCP_RBC1690_n_132        | A ^ -> ZN v  | INV_X4   | 0.049 | 0.072 |   0.664 |    1.124 | 
     | alu/approx_mul/FE_OCP_RBC1689_n_132        | A v -> ZN ^  | INV_X2   | 0.048 | 0.084 |   0.747 |    1.207 | 
     | alu/approx_mul/FE_RC_5096_0                | A1 ^ -> ZN v | NAND2_X2 | 0.025 | 0.052 |   0.799 |    1.259 | 
     | alu/approx_mul/FE_RC_5095_0                | A1 v -> ZN ^ | NAND2_X2 | 0.084 | 0.099 |   0.898 |    1.358 | 
     | alu/approx_mul/FE_RC_5094_0                | A1 ^ -> ZN v | NAND2_X4 | 0.043 | 0.086 |   0.984 |    1.444 | 
     | alu/approx_mul/g3135                       | A v -> ZN ^  | INV_X16  | 0.076 | 0.111 |   1.095 |    1.555 | 
     | alu/approx_mul/mul_232_18/g4334            | A ^ -> ZN v  | INV_X16  | 0.020 | 0.037 |   1.132 |    1.592 | 
     | alu/approx_mul/mul_232_18/FE_OCPC1572_n_29 | A v -> Z v   | BUF_X8   | 0.065 | 0.262 |   1.394 |    1.854 | 
     | alu/approx_mul/mul_232_18/g4132            | B1 v -> ZN ^ | OAI22_X4 | 0.166 | 0.230 |   1.624 |    2.084 | 
     | alu/approx_mul/mul_232_18/g3955            | A1 ^ -> ZN v | AOI22_X2 | 0.105 | 0.133 |   1.757 |    2.217 | 
     | alu/approx_mul/mul_232_18/g3667            | B v -> S ^   | FA_X1    | 0.236 | 0.797 |   2.554 |    3.014 | 
     | alu/approx_mul/mul_232_18/FE_RC_353_0      | A1 ^ -> ZN ^ | AND2_X4  | 0.072 | 0.242 |   2.796 |    3.256 | 
     | alu/approx_mul/mul_232_18/FE_RC_5218_0     | A1 ^ -> ZN v | NOR2_X2  | 0.032 | 0.061 |   2.857 |    3.317 | 
     | alu/approx_mul/mul_232_18/FE_RC_5219_0     | A v -> ZN ^  | INV_X4   | 0.070 | 0.098 |   2.955 |    3.415 | 
     | alu/approx_mul/mul_232_18/FE_RC_5777_0     | A ^ -> ZN v  | INV_X4   | 0.020 | 0.038 |   2.993 |    3.454 | 
     | alu/approx_mul/mul_232_18/FE_RC_5775_0     | A2 v -> ZN ^ | NAND2_X2 | 0.083 | 0.114 |   3.107 |    3.567 | 
     | alu/approx_mul/mul_232_18/FE_RC_5774_0     | A1 ^ -> ZN v | NAND2_X4 | 0.031 | 0.059 |   3.166 |    3.626 | 
     | alu/approx_mul/mul_232_18/FE_RC_4173_0     | A1 v -> ZN ^ | NAND2_X4 | 0.093 | 0.112 |   3.278 |    3.738 | 
     | alu/approx_mul/mul_232_18/FE_RC_5778_0     | A2 ^ -> ZN v | NAND3_X2 | 0.048 | 0.091 |   3.369 |    3.830 | 
     | alu/approx_mul/mul_232_18/FE_RC_5779_0     | A v -> ZN ^  | INV_X4   | 0.040 | 0.073 |   3.443 |    3.903 | 
     | alu/approx_mul/mul_232_18/FE_RC_4201_0     | A2 ^ -> ZN v | NAND2_X4 | 0.030 | 0.062 |   3.505 |    3.965 | 
     | alu/approx_mul/mul_232_18/FE_RC_2834_0     | A2 v -> ZN v | AND3_X4  | 0.058 | 0.271 |   3.776 |    4.236 | 
     | alu/approx_mul/mul_232_18/g3470            | B1 v -> ZN ^ | OAI21_X2 | 0.184 | 0.239 |   4.015 |    4.475 | 
     | alu/approx_mul/mul_232_18/g3444            | B1 ^ -> ZN v | AOI21_X2 | 0.071 | 0.104 |   4.119 |    4.579 | 
     | alu/approx_mul/mul_232_18/g3428            | A v -> ZN v  | XNOR2_X2 | 0.050 | 0.209 |   4.328 |    4.788 | 
     | alu/approx_mul/\out_mul_reg[15]            | D v          | DFF_X1   | 0.050 | 0.000 |   4.328 |    4.788 | 
     +-----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |            Instance             |  Arc  |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                 |       |        |       |       |  Time   |   Time   | 
     |---------------------------------+-------+--------+-------+-------+---------+----------| 
     |                                 | clk ^ |        | 0.000 |       |   0.000 |   -0.460 | 
     | alu/approx_mul/\out_mul_reg[15] | CK ^  | DFF_X1 | 0.000 | 0.000 |   0.000 |   -0.460 | 
     +---------------------------------------------------------------------------------------+ 
Path 17: MET Setup Check with Pin alu/approx_mul/\out_mul_reg[16] /CK 
Endpoint:   alu/approx_mul/\out_mul_reg[16] /D (v) checked with  leading edge 
of 'input_clk'
Beginpoint: rst                                (v) triggered by  leading edge 
of '@'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         0.209
+ Phase Shift                   5.000
= Required Time                 4.791
- Arrival Time                  4.208
= Slack Time                    0.584
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                            |              |          |       |       |  Time   |   Time   | 
     |--------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                            | rst v        |          | 0.000 |       |   0.000 |    0.584 | 
     | alu/approx_mul/FE_RC_4466_0                | A1 v -> ZN ^ | NOR2_X4  | 0.083 | 0.117 |   0.117 |    0.701 | 
     | alu/approx_mul/g3211                       | A2 ^ -> ZN v | NAND2_X2 | 0.083 | 0.108 |   0.225 |    0.809 | 
     | alu/approx_mul/FE_RC_5086_0                | A v -> ZN ^  | INV_X4   | 0.038 | 0.079 |   0.305 |    0.888 | 
     | alu/approx_mul/FE_RC_5084_0                | A2 ^ -> ZN v | NOR2_X2  | 0.019 | 0.043 |   0.348 |    0.932 | 
     | alu/approx_mul/FE_RC_5083_0                | A3 v -> ZN ^ | NAND3_X2 | 0.195 | 0.244 |   0.592 |    1.175 | 
     | alu/approx_mul/FE_OCP_RBC1690_n_132        | A ^ -> ZN v  | INV_X4   | 0.049 | 0.072 |   0.664 |    1.247 | 
     | alu/approx_mul/FE_OCP_RBC1689_n_132        | A v -> ZN ^  | INV_X2   | 0.048 | 0.084 |   0.747 |    1.331 | 
     | alu/approx_mul/FE_RC_5096_0                | A1 ^ -> ZN v | NAND2_X2 | 0.025 | 0.052 |   0.799 |    1.383 | 
     | alu/approx_mul/FE_RC_5095_0                | A1 v -> ZN ^ | NAND2_X2 | 0.084 | 0.099 |   0.898 |    1.482 | 
     | alu/approx_mul/FE_RC_5094_0                | A1 ^ -> ZN v | NAND2_X4 | 0.043 | 0.086 |   0.984 |    1.567 | 
     | alu/approx_mul/g3135                       | A v -> ZN ^  | INV_X16  | 0.076 | 0.111 |   1.095 |    1.678 | 
     | alu/approx_mul/mul_232_18/g4334            | A ^ -> ZN v  | INV_X16  | 0.020 | 0.037 |   1.132 |    1.715 | 
     | alu/approx_mul/mul_232_18/FE_OCPC1572_n_29 | A v -> Z v   | BUF_X8   | 0.065 | 0.262 |   1.394 |    1.977 | 
     | alu/approx_mul/mul_232_18/FE_RC_4568_0     | A v -> ZN ^  | INV_X8   | 0.035 | 0.071 |   1.465 |    2.048 | 
     | alu/approx_mul/mul_232_18/FE_RC_4567_0     | B2 ^ -> ZN v | OAI21_X4 | 0.038 | 0.061 |   1.526 |    2.109 | 
     | alu/approx_mul/mul_232_18/g3961            | B1 v -> ZN ^ | AOI22_X2 | 0.237 | 0.331 |   1.856 |    2.440 | 
     | alu/approx_mul/mul_232_18/g3732            | A1 ^ -> ZN ^ | OR2_X4   | 0.053 | 0.212 |   2.068 |    2.651 | 
     | alu/approx_mul/mul_232_18/g3675            | CI ^ -> S v  | FA_X1    | 0.099 | 0.492 |   2.560 |    3.143 | 
     | alu/approx_mul/mul_232_18/FE_RC_2407_0     | A2 v -> ZN v | AND2_X4  | 0.045 | 0.269 |   2.828 |    3.412 | 
     | alu/approx_mul/mul_232_18/FE_RC_2406_0     | A1 v -> ZN v | OR2_X2   | 0.057 | 0.247 |   3.075 |    3.659 | 
     | alu/approx_mul/mul_232_18/FE_RC_2415_0     | B1 v -> ZN ^ | OAI21_X2 | 0.190 | 0.244 |   3.319 |    3.903 | 
     | alu/approx_mul/mul_232_18/FE_RC_2432_0     | A1 ^ -> ZN v | NAND2_X2 | 0.057 | 0.075 |   3.394 |    3.978 | 
     | alu/approx_mul/mul_232_18/FE_RC_2430_0     | A v -> ZN ^  | OAI21_X2 | 0.116 | 0.151 |   3.546 |    4.129 | 
     | alu/approx_mul/mul_232_18/g3536            | A1 ^ -> ZN v | NOR2_X2  | 0.051 | 0.110 |   3.655 |    4.239 | 
     | alu/approx_mul/mul_232_18/g3494            | B2 v -> ZN ^ | AOI21_X4 | 0.157 | 0.213 |   3.868 |    4.452 | 
     | alu/approx_mul/mul_232_18/FE_RC_2082_0     | A1 ^ -> ZN v | NAND2_X4 | 0.062 | 0.113 |   3.982 |    4.565 | 
     | alu/approx_mul/mul_232_18/g3446            | B v -> ZN v  | XNOR2_X2 | 0.045 | 0.226 |   4.208 |    4.791 | 
     | alu/approx_mul/\out_mul_reg[16]            | D v          | DFF_X1   | 0.045 | 0.000 |   4.208 |    4.791 | 
     +-----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |            Instance             |  Arc  |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                 |       |        |       |       |  Time   |   Time   | 
     |---------------------------------+-------+--------+-------+-------+---------+----------| 
     |                                 | clk ^ |        | 0.000 |       |   0.000 |   -0.584 | 
     | alu/approx_mul/\out_mul_reg[16] | CK ^  | DFF_X1 | 0.000 | 0.000 |   0.000 |   -0.584 | 
     +---------------------------------------------------------------------------------------+ 
Path 18: MET Setup Check with Pin alu/approx_mul/\out_mul_reg[14] /CK 
Endpoint:   alu/approx_mul/\out_mul_reg[14] /D (^) checked with  leading edge 
of 'input_clk'
Beginpoint: rst                                (v) triggered by  leading edge 
of '@'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         0.158
+ Phase Shift                   5.000
= Required Time                 4.842
- Arrival Time                  4.248
= Slack Time                    0.594
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                            |              |          |       |       |  Time   |   Time   | 
     |--------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                            | rst v        |          | 0.000 |       |   0.000 |    0.594 | 
     | alu/approx_mul/FE_RC_4466_0                | A1 v -> ZN ^ | NOR2_X4  | 0.083 | 0.117 |   0.117 |    0.711 | 
     | alu/approx_mul/g3211                       | A2 ^ -> ZN v | NAND2_X2 | 0.083 | 0.108 |   0.225 |    0.819 | 
     | alu/approx_mul/FE_RC_5086_0                | A v -> ZN ^  | INV_X4   | 0.038 | 0.079 |   0.305 |    0.898 | 
     | alu/approx_mul/FE_RC_5084_0                | A2 ^ -> ZN v | NOR2_X2  | 0.019 | 0.043 |   0.348 |    0.942 | 
     | alu/approx_mul/FE_RC_5083_0                | A3 v -> ZN ^ | NAND3_X2 | 0.195 | 0.244 |   0.592 |    1.186 | 
     | alu/approx_mul/FE_OCP_RBC1690_n_132        | A ^ -> ZN v  | INV_X4   | 0.049 | 0.072 |   0.664 |    1.257 | 
     | alu/approx_mul/FE_OCP_RBC1689_n_132        | A v -> ZN ^  | INV_X2   | 0.048 | 0.084 |   0.747 |    1.341 | 
     | alu/approx_mul/FE_RC_5096_0                | A1 ^ -> ZN v | NAND2_X2 | 0.025 | 0.052 |   0.799 |    1.393 | 
     | alu/approx_mul/FE_RC_5095_0                | A1 v -> ZN ^ | NAND2_X2 | 0.084 | 0.099 |   0.898 |    1.492 | 
     | alu/approx_mul/FE_RC_5094_0                | A1 ^ -> ZN v | NAND2_X4 | 0.043 | 0.086 |   0.984 |    1.577 | 
     | alu/approx_mul/g3135                       | A v -> ZN ^  | INV_X16  | 0.076 | 0.111 |   1.095 |    1.688 | 
     | alu/approx_mul/mul_232_18/g4334            | A ^ -> ZN v  | INV_X16  | 0.020 | 0.037 |   1.132 |    1.726 | 
     | alu/approx_mul/mul_232_18/FE_OCPC1572_n_29 | A v -> Z v   | BUF_X8   | 0.065 | 0.262 |   1.394 |    1.987 | 
     | alu/approx_mul/mul_232_18/g4132            | B1 v -> ZN ^ | OAI22_X4 | 0.166 | 0.230 |   1.624 |    2.217 | 
     | alu/approx_mul/mul_232_18/g3955            | A1 ^ -> ZN v | AOI22_X2 | 0.105 | 0.133 |   1.757 |    2.350 | 
     | alu/approx_mul/mul_232_18/g3667            | B v -> S ^   | FA_X1    | 0.236 | 0.797 |   2.553 |    3.147 | 
     | alu/approx_mul/mul_232_18/FE_RC_353_0      | A1 ^ -> ZN ^ | AND2_X4  | 0.072 | 0.242 |   2.796 |    3.390 | 
     | alu/approx_mul/mul_232_18/FE_RC_5218_0     | A1 ^ -> ZN v | NOR2_X2  | 0.032 | 0.061 |   2.857 |    3.451 | 
     | alu/approx_mul/mul_232_18/FE_RC_5219_0     | A v -> ZN ^  | INV_X4   | 0.070 | 0.098 |   2.955 |    3.549 | 
     | alu/approx_mul/mul_232_18/FE_RC_5777_0     | A ^ -> ZN v  | INV_X4   | 0.020 | 0.038 |   2.993 |    3.587 | 
     | alu/approx_mul/mul_232_18/FE_RC_5775_0     | A2 v -> ZN ^ | NAND2_X2 | 0.083 | 0.114 |   3.107 |    3.701 | 
     | alu/approx_mul/mul_232_18/FE_RC_5774_0     | A1 ^ -> ZN v | NAND2_X4 | 0.031 | 0.059 |   3.166 |    3.760 | 
     | alu/approx_mul/mul_232_18/FE_RC_4173_0     | A1 v -> ZN ^ | NAND2_X4 | 0.093 | 0.112 |   3.278 |    3.872 | 
     | alu/approx_mul/mul_232_18/FE_RC_5778_0     | A2 ^ -> ZN v | NAND3_X2 | 0.048 | 0.091 |   3.369 |    3.963 | 
     | alu/approx_mul/mul_232_18/FE_RC_5779_0     | A v -> ZN ^  | INV_X4   | 0.040 | 0.073 |   3.443 |    4.036 | 
     | alu/approx_mul/mul_232_18/FE_RC_4201_0     | A2 ^ -> ZN v | NAND2_X4 | 0.030 | 0.062 |   3.505 |    4.098 | 
     | alu/approx_mul/mul_232_18/FE_RC_2834_0     | A2 v -> ZN v | AND3_X4  | 0.058 | 0.271 |   3.776 |    4.370 | 
     | alu/approx_mul/mul_232_18/g3470            | B1 v -> ZN ^ | OAI21_X2 | 0.184 | 0.239 |   4.015 |    4.609 | 
     | alu/approx_mul/mul_232_18/g3447            | A ^ -> ZN ^  | XNOR2_X2 | 0.104 | 0.233 |   4.248 |    4.842 | 
     | alu/approx_mul/\out_mul_reg[14]            | D ^          | DFF_X1   | 0.104 | 0.000 |   4.248 |    4.842 | 
     +-----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |            Instance             |  Arc  |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                 |       |        |       |       |  Time   |   Time   | 
     |---------------------------------+-------+--------+-------+-------+---------+----------| 
     |                                 | clk ^ |        | 0.000 |       |   0.000 |   -0.594 | 
     | alu/approx_mul/\out_mul_reg[14] | CK ^  | DFF_X1 | 0.000 | 0.000 |   0.000 |   -0.594 | 
     +---------------------------------------------------------------------------------------+ 
Path 19: MET Setup Check with Pin alu/approx_mul/\out_mul_reg[11] /CK 
Endpoint:   alu/approx_mul/\out_mul_reg[11] /D (^) checked with  leading edge 
of 'input_clk'
Beginpoint: rst                                (^) triggered by  leading edge 
of '@'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         0.212
+ Phase Shift                   5.000
= Required Time                 4.788
- Arrival Time                  4.139
= Slack Time                    0.649
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                             |              |          |       |       |  Time   |   Time   | 
     |---------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                             | rst ^        |          | 0.000 |       |   0.000 |    0.649 | 
     | alu/approx_mul/FE_RC_4476_0                 | A2 ^ -> ZN v | NOR2_X4  | 0.026 | 0.039 |   0.039 |    0.689 | 
     | alu/approx_mul/FE_RC_4474_0                 | A v -> ZN ^  | AOI21_X2 | 0.219 | 0.313 |   0.353 |    1.002 | 
     | alu/approx_mul/FE_RC_5085_0                 | A ^ -> ZN v  | INV_X2   | 0.053 | 0.071 |   0.424 |    1.073 | 
     | alu/approx_mul/FE_RC_5084_0                 | A1 v -> ZN ^ | NOR2_X2  | 0.080 | 0.119 |   0.543 |    1.192 | 
     | alu/approx_mul/FE_RC_5083_0                 | A3 ^ -> ZN v | NAND3_X2 | 0.069 | 0.132 |   0.675 |    1.324 | 
     | alu/approx_mul/FE_OCP_RBC1690_n_132         | A v -> ZN ^  | INV_X4   | 0.050 | 0.097 |   0.772 |    1.421 | 
     | alu/approx_mul/FE_OCP_RBC1689_n_132         | A ^ -> ZN v  | INV_X2   | 0.019 | 0.042 |   0.813 |    1.463 | 
     | alu/approx_mul/FE_RC_5096_0                 | A1 v -> ZN ^ | NAND2_X2 | 0.071 | 0.082 |   0.895 |    1.544 | 
     | alu/approx_mul/FE_RC_5095_0                 | A1 ^ -> ZN v | NAND2_X2 | 0.034 | 0.068 |   0.963 |    1.613 | 
     | alu/approx_mul/FE_RC_5094_0                 | A1 v -> ZN ^ | NAND2_X4 | 0.110 | 0.131 |   1.094 |    1.743 | 
     | alu/approx_mul/g3135                        | A ^ -> ZN v  | INV_X16  | 0.038 | 0.076 |   1.170 |    1.819 | 
     | alu/approx_mul/mul_232_18/g4334             | A v -> ZN ^  | INV_X16  | 0.029 | 0.057 |   1.227 |    1.876 | 
     | alu/approx_mul/mul_232_18/FE_OCPC1572_n_29  | A ^ -> Z ^   | BUF_X8   | 0.101 | 0.191 |   1.418 |    2.067 | 
     | alu/approx_mul/mul_232_18/g4214             | A1 ^ -> ZN v | NAND2_X2 | 0.060 | 0.081 |   1.498 |    2.148 | 
     | alu/approx_mul/mul_232_18/FE_RC_4320_0      | A1 v -> ZN ^ | NAND2_X4 | 0.079 | 0.114 |   1.613 |    2.262 | 
     | alu/approx_mul/mul_232_18/g3954             | B1 ^ -> ZN v | AOI22_X2 | 0.082 | 0.094 |   1.707 |    2.356 | 
     | alu/approx_mul/mul_232_18/FE_OCPC1691_n_604 | A v -> Z v   | BUF_X8   | 0.053 | 0.268 |   1.974 |    2.624 | 
     | alu/approx_mul/mul_232_18/FE_RC_6099_0      | A1 v -> ZN v | OR2_X4   | 0.047 | 0.252 |   2.227 |    2.876 | 
     | alu/approx_mul/mul_232_18/FE_RC_6098_0      | A1 v -> ZN ^ | NAND2_X4 | 0.113 | 0.142 |   2.368 |    3.018 | 
     | alu/approx_mul/mul_232_18/FE_RC_1785_0      | A2 ^ -> ZN v | NAND2_X4 | 0.056 | 0.067 |   2.435 |    3.084 | 
     | alu/approx_mul/mul_232_18/FE_RC_1779_0      | A2 v -> ZN ^ | NAND2_X2 | 0.114 | 0.166 |   2.601 |    3.251 | 
     | alu/approx_mul/mul_232_18/FE_RC_1794_0      | A1 ^ -> ZN v | NAND2_X2 | 0.043 | 0.078 |   2.680 |    3.329 | 
     | alu/approx_mul/mul_232_18/FE_RC_1778_0      | A v -> ZN ^  | OAI21_X4 | 0.123 | 0.148 |   2.828 |    3.477 | 
     | alu/approx_mul/mul_232_18/FE_RC_1777_0      | A ^ -> ZN v  | INV_X4   | 0.032 | 0.051 |   2.879 |    3.528 | 
     | alu/approx_mul/mul_232_18/FE_RC_1776_0      | A1 v -> ZN ^ | NAND2_X4 | 0.093 | 0.112 |   2.991 |    3.641 | 
     | alu/approx_mul/mul_232_18/FE_RC_4443_0      | A1 ^ -> ZN v | NAND3_X4 | 0.048 | 0.094 |   3.085 |    3.734 | 
     | alu/approx_mul/mul_232_18/FE_RC_1968_0      | A1 v -> ZN ^ | NAND2_X2 | 0.084 | 0.112 |   3.197 |    3.847 | 
     | alu/approx_mul/mul_232_18/FE_RC_1967_0      | A1 ^ -> ZN v | NAND2_X4 | 0.039 | 0.078 |   3.275 |    3.924 | 
     | alu/approx_mul/mul_232_18/g3512             | A1 v -> ZN ^ | NOR2_X2  | 0.121 | 0.157 |   3.432 |    4.082 | 
     | alu/approx_mul/mul_232_18/g3511             | A ^ -> ZN v  | INV_X2   | 0.035 | 0.061 |   3.493 |    4.142 | 
     | alu/approx_mul/mul_232_18/g3495             | B1 v -> ZN ^ | OAI21_X2 | 0.187 | 0.230 |   3.723 |    4.373 | 
     | alu/approx_mul/mul_232_18/g3471             | B1 ^ -> ZN v | AOI21_X2 | 0.064 | 0.107 |   3.831 |    4.480 | 
     | alu/approx_mul/mul_232_18/g3449             | A v -> ZN ^  | XNOR2_X2 | 0.244 | 0.308 |   4.138 |    4.788 | 
     | alu/approx_mul/\out_mul_reg[11]             | D ^          | DFF_X1   | 0.244 | 0.000 |   4.139 |    4.788 | 
     +------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |            Instance             |  Arc  |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                 |       |        |       |       |  Time   |   Time   | 
     |---------------------------------+-------+--------+-------+-------+---------+----------| 
     |                                 | clk ^ |        | 0.000 |       |   0.000 |   -0.649 | 
     | alu/approx_mul/\out_mul_reg[11] | CK ^  | DFF_X1 | 0.000 | 0.000 |   0.000 |   -0.649 | 
     +---------------------------------------------------------------------------------------+ 
Path 20: MET Setup Check with Pin Instr_Reg/\Out_reg[8] /CK 
Endpoint:   Instr_Reg/\Out_reg[8] /D (v) checked with  leading edge of 'input_
clk'
Beginpoint: start                    (v) triggered by  leading edge of '@'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         0.207
+ Phase Shift                   5.000
= Required Time                 4.793
- Arrival Time                  4.109
= Slack Time                    0.684
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------+ 
     |        Instance         |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                         |              |          |       |       |  Time   |   Time   | 
     |-------------------------+--------------+----------+-------+-------+---------+----------| 
     |                         | start v      |          | 0.000 |       |   0.000 |    0.684 | 
     | control/g1198           | A v -> ZN ^  | INV_X4   | 0.077 | 0.090 |   0.090 |    0.773 | 
     | control/g1189           | A2 ^ -> ZN ^ | OR2_X2   | 0.156 | 0.259 |   0.349 |    1.032 | 
     | control/FE_RC_4779_0    | A1 ^ -> ZN v | NOR2_X4  | 0.042 | 0.075 |   0.423 |    1.107 | 
     | control/g1164           | A1 v -> ZN v | OR2_X4   | 0.084 | 0.332 |   0.755 |    1.439 | 
     | Mem_in/g192             | S v -> Z ^   | MUX2_X2  | 0.461 | 0.686 |   1.441 |    2.125 | 
     | memory/g74964           | A2 ^ -> ZN v | NOR2_X2  | 0.125 | 0.215 |   1.656 |    2.340 | 
     | memory/g74928           | A2 v -> ZN ^ | NAND2_X4 | 0.293 | 0.396 |   2.052 |    2.735 | 
     | memory/g74924           | A ^ -> ZN v  | INV_X8   | 0.064 | 0.073 |   2.125 |    2.809 | 
     | memory/g74891           | A2 v -> ZN v | AND2_X4  | 0.051 | 0.260 |   2.385 |    3.069 | 
     | memory/FE_OFC985_n_8658 | A v -> ZN ^  | INV_X16  | 0.048 | 0.086 |   2.470 |    3.154 | 
     | memory/FE_OFC986_n_8658 | A ^ -> ZN v  | INV_X32  | 0.028 | 0.047 |   2.517 |    3.201 | 
     | memory/g74460           | B1 v -> ZN ^ | AOI22_X2 | 0.135 | 0.264 |   2.781 |    3.465 | 
     | memory/g73103           | A2 ^ -> ZN ^ | AND4_X4  | 0.115 | 0.306 |   3.087 |    3.770 | 
     | memory/g72803           | A1 ^ -> ZN v | NAND3_X2 | 0.066 | 0.120 |   3.207 |    3.890 | 
     | memory/g72690           | A1 v -> ZN ^ | NOR4_X4  | 0.347 | 0.379 |   3.586 |    4.270 | 
     | memory/g72666           | A1 ^ -> ZN v | NAND3_X4 | 0.129 | 0.215 |   3.801 |    4.485 | 
     | Instr_Reg/g616          | B1 v -> ZN ^ | AOI22_X4 | 0.120 | 0.256 |   4.057 |    4.740 | 
     | Instr_Reg/g615          | A ^ -> ZN v  | INV_X2   | 0.032 | 0.053 |   4.109 |    4.793 | 
     | Instr_Reg/\Out_reg[8]   | D v          | DFF_X2   | 0.032 | 0.000 |   4.109 |    4.793 | 
     +----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------+ 
     |       Instance        |  Arc  |  Cell  |  Slew | Delay | Arrival | Required | 
     |                       |       |        |       |       |  Time   |   Time   | 
     |-----------------------+-------+--------+-------+-------+---------+----------| 
     |                       | clk ^ |        | 0.000 |       |   0.000 |   -0.684 | 
     | Instr_Reg/\Out_reg[8] | CK ^  | DFF_X2 | 0.000 | 0.000 |   0.000 |   -0.684 | 
     +-----------------------------------------------------------------------------+ 
Path 21: MET Setup Check with Pin memory/\memory_file_reg[88][2] /CK 
Endpoint:   memory/\memory_file_reg[88][2] /D (^) checked with  leading edge of 
'input_clk'
Beginpoint: start                             (^) triggered by  leading edge of 
'@'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         0.145
+ Phase Shift                   5.000
= Required Time                 4.855
- Arrival Time                  4.156
= Slack Time                    0.700
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc      |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                    |              |           |       |       |  Time   |   Time   | 
     |------------------------------------+--------------+-----------+-------+-------+---------+----------| 
     |                                    | start ^      |           | 0.000 |       |   0.000 |    0.699 | 
     | control/g1198                      | A ^ -> ZN v  | INV_X4    | 0.020 | 0.026 |   0.026 |    0.725 | 
     | control/g1189                      | A2 v -> ZN v | OR2_X2    | 0.066 | 0.287 |   0.313 |    1.013 | 
     | control/FE_RC_4779_0               | A1 v -> ZN ^ | NOR2_X4   | 0.085 | 0.131 |   0.444 |    1.144 | 
     | control/g1164                      | A1 ^ -> ZN ^ | OR2_X4    | 0.184 | 0.296 |   0.740 |    1.440 | 
     | Mem_in/FE_OCPC1613_IorD_Mux_Select | A ^ -> Z ^   | BUF_X4    | 0.178 | 0.319 |   1.059 |    1.758 | 
     | Mem_in/g179                        | S ^ -> Z v   | MUX2_X2   | 0.088 | 0.609 |   1.667 |    2.367 | 
     | memory/g154327                     | A2 v -> ZN ^ | NOR2_X4   | 0.275 | 0.385 |   2.052 |    2.752 | 
     | memory/g154298                     | A1 ^ -> ZN v | NAND3_X2  | 0.106 | 0.169 |   2.221 |    2.921 | 
     | memory/g154271                     | A2 v -> ZN ^ | NOR2_X2   | 0.109 | 0.207 |   2.428 |    3.128 | 
     | memory/FE_OFC888_n_133             | A ^ -> ZN v  | INV_X4    | 0.029 | 0.047 |   2.475 |    3.174 | 
     | memory/FE_OFC889_n_133             | A v -> ZN ^  | INV_X4    | 0.397 | 0.435 |   2.910 |    3.610 | 
     | memory/g154099                     | B2 ^ -> ZN v | AOI21_X2  | 0.120 | 0.150 |   3.061 |    3.760 | 
     | memory/FE_OFC1175_n_1441           | A v -> ZN ^  | INV_X4    | 0.066 | 0.132 |   3.192 |    3.892 | 
     | memory/FE_OFC1176_n_1441           | A ^ -> ZN v  | INV_X8    | 0.067 | 0.113 |   3.305 |    4.005 | 
     | memory/g153999                     | A1 v -> ZN ^ | NOR2_X2   | 0.106 | 0.162 |   3.467 |    4.166 | 
     | memory/FE_OFC1374_n_1442           | A ^ -> ZN v  | INV_X4    | 0.032 | 0.060 |   3.526 |    4.226 | 
     | memory/FE_OFC1376_n_1442           | A v -> ZN ^  | INV_X8    | 0.266 | 0.302 |   3.828 |    4.527 | 
     | memory/g150697                     | A1 ^ -> ZN v | AOI222_X1 | 0.180 | 0.172 |   4.000 |    4.700 | 
     | memory/g150696                     | A v -> ZN ^  | INV_X2    | 0.077 | 0.155 |   4.156 |    4.855 | 
     | memory/\memory_file_reg[88][2]     | D ^          | DFF_X1    | 0.077 | 0.000 |   4.156 |    4.855 | 
     +----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------+ 
     |            Instance            |  Arc  |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                |       |        |       |       |  Time   |   Time   | 
     |--------------------------------+-------+--------+-------+-------+---------+----------| 
     |                                | clk ^ |        | 0.000 |       |   0.000 |   -0.700 | 
     | memory/\memory_file_reg[88][2] | CK ^  | DFF_X1 | 0.000 | 0.000 |   0.000 |   -0.700 | 
     +--------------------------------------------------------------------------------------+ 
Path 22: MET Setup Check with Pin Instr_Reg/\Out_reg[13] /CK 
Endpoint:   Instr_Reg/\Out_reg[13] /D (v) checked with  leading edge of 'input_
clk'
Beginpoint: start                     (v) triggered by  leading edge of '@'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         0.210
+ Phase Shift                   5.000
= Required Time                 4.790
- Arrival Time                  4.090
= Slack Time                    0.700
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------+ 
     |        Instance         |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                         |              |          |       |       |  Time   |   Time   | 
     |-------------------------+--------------+----------+-------+-------+---------+----------| 
     |                         | start v      |          | 0.000 |       |   0.000 |    0.700 | 
     | control/g1198           | A v -> ZN ^  | INV_X4   | 0.077 | 0.090 |   0.090 |    0.789 | 
     | control/g1189           | A2 ^ -> ZN ^ | OR2_X2   | 0.156 | 0.259 |   0.349 |    1.048 | 
     | control/FE_RC_4779_0    | A1 ^ -> ZN v | NOR2_X4  | 0.042 | 0.075 |   0.423 |    1.123 | 
     | control/g1164           | A1 v -> ZN v | OR2_X4   | 0.084 | 0.332 |   0.755 |    1.455 | 
     | Mem_in/g192             | S v -> Z ^   | MUX2_X2  | 0.461 | 0.686 |   1.441 |    2.141 | 
     | memory/g74964           | A2 ^ -> ZN v | NOR2_X2  | 0.125 | 0.215 |   1.656 |    2.356 | 
     | memory/g74928           | A2 v -> ZN ^ | NAND2_X4 | 0.293 | 0.396 |   2.052 |    2.751 | 
     | memory/g74924           | A ^ -> ZN v  | INV_X8   | 0.064 | 0.073 |   2.125 |    2.825 | 
     | memory/g74891           | A2 v -> ZN v | AND2_X4  | 0.051 | 0.260 |   2.385 |    3.085 | 
     | memory/FE_OFC985_n_8658 | A v -> ZN ^  | INV_X16  | 0.048 | 0.086 |   2.471 |    3.170 | 
     | memory/FE_OFC986_n_8658 | A ^ -> ZN v  | INV_X32  | 0.028 | 0.047 |   2.517 |    3.217 | 
     | memory/g74021           | B1 v -> ZN ^ | AOI22_X2 | 0.157 | 0.273 |   2.790 |    3.490 | 
     | memory/g73002           | A2 ^ -> ZN v | NAND4_X2 | 0.132 | 0.238 |   3.028 |    3.728 | 
     | memory/g72751           | A3 v -> ZN ^ | NOR4_X4  | 0.322 | 0.548 |   3.576 |    4.276 | 
     | memory/g72674           | A1 ^ -> ZN v | NAND4_X4 | 0.124 | 0.182 |   3.758 |    4.458 | 
     | Instr_Reg/g648          | B1 v -> ZN ^ | AOI22_X2 | 0.141 | 0.274 |   4.032 |    4.732 | 
     | Instr_Reg/g647          | A ^ -> ZN v  | INV_X2   | 0.037 | 0.058 |   4.090 |    4.790 | 
     | Instr_Reg/\Out_reg[13]  | D v          | DFF_X2   | 0.037 | 0.000 |   4.090 |    4.790 | 
     +----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------+ 
     |        Instance        |  Arc  |  Cell  |  Slew | Delay | Arrival | Required | 
     |                        |       |        |       |       |  Time   |   Time   | 
     |------------------------+-------+--------+-------+-------+---------+----------| 
     |                        | clk ^ |        | 0.000 |       |   0.000 |   -0.700 | 
     | Instr_Reg/\Out_reg[13] | CK ^  | DFF_X2 | 0.000 | 0.000 |   0.000 |   -0.700 | 
     +------------------------------------------------------------------------------+ 
Path 23: MET Setup Check with Pin Mem_Data_Reg/\Out_reg[9] /CK 
Endpoint:   Mem_Data_Reg/\Out_reg[9] /D (v) checked with  leading edge of 
'input_clk'
Beginpoint: start                       (v) triggered by  leading edge of '@'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         0.209
+ Phase Shift                   5.000
= Required Time                 4.791
- Arrival Time                  4.091
= Slack Time                    0.700
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------+ 
     |         Instance         |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                          |              |          |       |       |  Time   |   Time   | 
     |--------------------------+--------------+----------+-------+-------+---------+----------| 
     |                          | start v      |          | 0.000 |       |   0.000 |    0.700 | 
     | control/g1198            | A v -> ZN ^  | INV_X4   | 0.077 | 0.090 |   0.090 |    0.790 | 
     | control/g1189            | A2 ^ -> ZN ^ | OR2_X2   | 0.156 | 0.259 |   0.349 |    1.049 | 
     | control/FE_RC_4779_0     | A1 ^ -> ZN v | NOR2_X4  | 0.042 | 0.075 |   0.423 |    1.124 | 
     | control/g1164            | A1 v -> ZN v | OR2_X4   | 0.084 | 0.332 |   0.755 |    1.456 | 
     | Mem_in/g192              | S v -> Z ^   | MUX2_X2  | 0.461 | 0.686 |   1.441 |    2.142 | 
     | memory/g74964            | A2 ^ -> ZN v | NOR2_X2  | 0.125 | 0.215 |   1.656 |    2.357 | 
     | memory/g74928            | A2 v -> ZN ^ | NAND2_X4 | 0.293 | 0.396 |   2.052 |    2.752 | 
     | memory/g74924            | A ^ -> ZN v  | INV_X8   | 0.064 | 0.073 |   2.125 |    2.825 | 
     | memory/g74891            | A2 v -> ZN v | AND2_X4  | 0.051 | 0.260 |   2.385 |    3.085 | 
     | memory/FE_OFC985_n_8658  | A v -> ZN ^  | INV_X16  | 0.048 | 0.086 |   2.470 |    3.171 | 
     | memory/FE_OFC986_n_8658  | A ^ -> ZN v  | INV_X32  | 0.028 | 0.047 |   2.517 |    3.218 | 
     | memory/g74363            | B1 v -> ZN ^ | AOI22_X2 | 0.133 | 0.264 |   2.781 |    3.482 | 
     | memory/g73080            | A3 ^ -> ZN ^ | AND4_X4  | 0.093 | 0.286 |   3.067 |    3.767 | 
     | memory/g72802            | A1 ^ -> ZN v | NAND3_X4 | 0.068 | 0.105 |   3.173 |    3.873 | 
     | memory/g72689            | A1 v -> ZN ^ | NOR4_X2  | 0.138 | 0.142 |   3.315 |    4.015 | 
     | memory/FE_OFC1533_n_9444 | A ^ -> Z ^   | BUF_X8   | 0.131 | 0.284 |   3.599 |    4.299 | 
     | memory/g72665            | A1 ^ -> ZN v | NAND3_X4 | 0.100 | 0.164 |   3.763 |    4.463 | 
     | Mem_Data_Reg/g662        | B1 v -> ZN ^ | AOI22_X2 | 0.162 | 0.285 |   4.048 |    4.748 | 
     | Mem_Data_Reg/g661        | A ^ -> ZN v  | INV_X4   | 0.036 | 0.043 |   4.091 |    4.791 | 
     | Mem_Data_Reg/\Out_reg[9] | D v          | DFF_X2   | 0.036 | 0.000 |   4.091 |    4.791 | 
     +-----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------+ 
     |         Instance         |  Arc  |  Cell  |  Slew | Delay | Arrival | Required | 
     |                          |       |        |       |       |  Time   |   Time   | 
     |--------------------------+-------+--------+-------+-------+---------+----------| 
     |                          | clk ^ |        | 0.000 |       |   0.000 |   -0.700 | 
     | Mem_Data_Reg/\Out_reg[9] | CK ^  | DFF_X2 | 0.000 | 0.000 |   0.000 |   -0.700 | 
     +--------------------------------------------------------------------------------+ 
Path 24: MET Setup Check with Pin Mem_Data_Reg/\Out_reg[13] /CK 
Endpoint:   Mem_Data_Reg/\Out_reg[13] /D (v) checked with  leading edge of 
'input_clk'
Beginpoint: start                        (v) triggered by  leading edge of '@'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         0.210
+ Phase Shift                   5.000
= Required Time                 4.790
- Arrival Time                  4.087
= Slack Time                    0.703
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance          |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                           |              |          |       |       |  Time   |   Time   | 
     |---------------------------+--------------+----------+-------+-------+---------+----------| 
     |                           | start v      |          | 0.000 |       |   0.000 |    0.703 | 
     | control/g1198             | A v -> ZN ^  | INV_X4   | 0.077 | 0.090 |   0.090 |    0.792 | 
     | control/g1189             | A2 ^ -> ZN ^ | OR2_X2   | 0.156 | 0.259 |   0.349 |    1.052 | 
     | control/FE_RC_4779_0      | A1 ^ -> ZN v | NOR2_X4  | 0.042 | 0.075 |   0.423 |    1.126 | 
     | control/g1164             | A1 v -> ZN v | OR2_X4   | 0.084 | 0.332 |   0.755 |    1.458 | 
     | Mem_in/g192               | S v -> Z ^   | MUX2_X2  | 0.461 | 0.686 |   1.441 |    2.144 | 
     | memory/g74964             | A2 ^ -> ZN v | NOR2_X2  | 0.125 | 0.215 |   1.656 |    2.359 | 
     | memory/g74928             | A2 v -> ZN ^ | NAND2_X4 | 0.293 | 0.396 |   2.052 |    2.755 | 
     | memory/g74924             | A ^ -> ZN v  | INV_X8   | 0.064 | 0.073 |   2.125 |    2.828 | 
     | memory/g74891             | A2 v -> ZN v | AND2_X4  | 0.051 | 0.260 |   2.385 |    3.088 | 
     | memory/FE_OFC985_n_8658   | A v -> ZN ^  | INV_X16  | 0.048 | 0.086 |   2.471 |    3.173 | 
     | memory/FE_OFC986_n_8658   | A ^ -> ZN v  | INV_X32  | 0.028 | 0.047 |   2.517 |    3.220 | 
     | memory/g74021             | B1 v -> ZN ^ | AOI22_X2 | 0.157 | 0.273 |   2.790 |    3.493 | 
     | memory/g73002             | A2 ^ -> ZN v | NAND4_X2 | 0.132 | 0.238 |   3.028 |    3.731 | 
     | memory/g72751             | A3 v -> ZN ^ | NOR4_X4  | 0.322 | 0.548 |   3.576 |    4.279 | 
     | memory/g72674             | A1 ^ -> ZN v | NAND4_X4 | 0.124 | 0.182 |   3.758 |    4.461 | 
     | Mem_Data_Reg/g648         | B1 v -> ZN ^ | AOI22_X2 | 0.137 | 0.269 |   4.028 |    4.730 | 
     | Mem_Data_Reg/g647         | A ^ -> ZN v  | INV_X2   | 0.037 | 0.060 |   4.087 |    4.790 | 
     | Mem_Data_Reg/\Out_reg[13] | D v          | DFF_X2   | 0.037 | 0.000 |   4.087 |    4.790 | 
     +------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------+ 
     |         Instance          |  Arc  |  Cell  |  Slew | Delay | Arrival | Required | 
     |                           |       |        |       |       |  Time   |   Time   | 
     |---------------------------+-------+--------+-------+-------+---------+----------| 
     |                           | clk ^ |        | 0.000 |       |   0.000 |   -0.703 | 
     | Mem_Data_Reg/\Out_reg[13] | CK ^  | DFF_X2 | 0.000 | 0.000 |   0.000 |   -0.703 | 
     +---------------------------------------------------------------------------------+ 
Path 25: MET Setup Check with Pin Mem_Data_Reg/\Out_reg[1] /CK 
Endpoint:   Mem_Data_Reg/\Out_reg[1] /D (v) checked with  leading edge of 
'input_clk'
Beginpoint: start                       (v) triggered by  leading edge of '@'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         0.209
+ Phase Shift                   5.000
= Required Time                 4.791
- Arrival Time                  4.087
= Slack Time                    0.704
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------+ 
     |         Instance         |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                          |              |          |       |       |  Time   |   Time   | 
     |--------------------------+--------------+----------+-------+-------+---------+----------| 
     |                          | start v      |          | 0.000 |       |   0.000 |    0.704 | 
     | control/g1198            | A v -> ZN ^  | INV_X4   | 0.077 | 0.090 |   0.090 |    0.793 | 
     | control/g1189            | A2 ^ -> ZN ^ | OR2_X2   | 0.156 | 0.259 |   0.349 |    1.052 | 
     | control/FE_RC_4779_0     | A1 ^ -> ZN v | NOR2_X4  | 0.042 | 0.075 |   0.423 |    1.127 | 
     | control/g1164            | A1 v -> ZN v | OR2_X4   | 0.084 | 0.332 |   0.755 |    1.459 | 
     | Mem_in/g192              | S v -> Z ^   | MUX2_X2  | 0.461 | 0.686 |   1.441 |    2.145 | 
     | memory/g74964            | A2 ^ -> ZN v | NOR2_X2  | 0.125 | 0.215 |   1.656 |    2.360 | 
     | memory/g74928            | A2 v -> ZN ^ | NAND2_X4 | 0.293 | 0.396 |   2.052 |    2.755 | 
     | memory/g74924            | A ^ -> ZN v  | INV_X8   | 0.064 | 0.073 |   2.125 |    2.829 | 
     | memory/g74891            | A2 v -> ZN v | AND2_X4  | 0.051 | 0.260 |   2.385 |    3.089 | 
     | memory/FE_OFC985_n_8658  | A v -> ZN ^  | INV_X16  | 0.048 | 0.086 |   2.470 |    3.174 | 
     | memory/FE_OFC986_n_8658  | A ^ -> ZN v  | INV_X32  | 0.028 | 0.047 |   2.517 |    3.221 | 
     | memory/g73616            | B1 v -> ZN ^ | AOI22_X2 | 0.153 | 0.279 |   2.796 |    3.500 | 
     | memory/g72903            | A2 ^ -> ZN v | NAND4_X2 | 0.074 | 0.142 |   2.938 |    3.642 | 
     | memory/FE_OFC1478_n_9307 | A v -> ZN ^  | INV_X8   | 0.039 | 0.081 |   3.019 |    3.723 | 
     | memory/FE_OFC1479_n_9307 | A ^ -> ZN v  | INV_X8   | 0.036 | 0.063 |   3.082 |    3.786 | 
     | memory/g72738            | A2 v -> ZN ^ | NOR4_X4  | 0.306 | 0.430 |   3.512 |    4.216 | 
     | memory/g72654            | A2 ^ -> ZN v | NAND3_X4 | 0.109 | 0.239 |   3.751 |    4.455 | 
     | Mem_Data_Reg/g672        | B1 v -> ZN ^ | AOI22_X2 | 0.164 | 0.292 |   4.043 |    4.747 | 
     | Mem_Data_Reg/g671        | A ^ -> ZN v  | INV_X4   | 0.036 | 0.044 |   4.087 |    4.791 | 
     | Mem_Data_Reg/\Out_reg[1] | D v          | DFF_X2   | 0.036 | 0.000 |   4.087 |    4.791 | 
     +-----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------+ 
     |         Instance         |  Arc  |  Cell  |  Slew | Delay | Arrival | Required | 
     |                          |       |        |       |       |  Time   |   Time   | 
     |--------------------------+-------+--------+-------+-------+---------+----------| 
     |                          | clk ^ |        | 0.000 |       |   0.000 |   -0.704 | 
     | Mem_Data_Reg/\Out_reg[1] | CK ^  | DFF_X2 | 0.000 | 0.000 |   0.000 |   -0.704 | 
     +--------------------------------------------------------------------------------+ 
Path 26: MET Setup Check with Pin memory/\memory_file_reg[88][20] /CK 
Endpoint:   memory/\memory_file_reg[88][20] /D (^) checked with  leading edge 
of 'input_clk'
Beginpoint: start                              (^) triggered by  leading edge 
of '@'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         0.144
+ Phase Shift                   5.000
= Required Time                 4.856
- Arrival Time                  4.149
= Slack Time                    0.707
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc      |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                    |              |           |       |       |  Time   |   Time   | 
     |------------------------------------+--------------+-----------+-------+-------+---------+----------| 
     |                                    | start ^      |           | 0.000 |       |   0.000 |    0.707 | 
     | control/g1198                      | A ^ -> ZN v  | INV_X4    | 0.020 | 0.026 |   0.026 |    0.733 | 
     | control/g1189                      | A2 v -> ZN v | OR2_X2    | 0.066 | 0.287 |   0.313 |    1.020 | 
     | control/FE_RC_4779_0               | A1 v -> ZN ^ | NOR2_X4   | 0.085 | 0.131 |   0.444 |    1.151 | 
     | control/g1164                      | A1 ^ -> ZN ^ | OR2_X4    | 0.184 | 0.296 |   0.740 |    1.447 | 
     | Mem_in/FE_OCPC1613_IorD_Mux_Select | A ^ -> Z ^   | BUF_X4    | 0.178 | 0.319 |   1.059 |    1.765 | 
     | Mem_in/g179                        | S ^ -> Z v   | MUX2_X2   | 0.088 | 0.609 |   1.667 |    2.374 | 
     | memory/g154327                     | A2 v -> ZN ^ | NOR2_X4   | 0.275 | 0.385 |   2.052 |    2.759 | 
     | memory/g154298                     | A1 ^ -> ZN v | NAND3_X2  | 0.106 | 0.169 |   2.221 |    2.928 | 
     | memory/g154271                     | A2 v -> ZN ^ | NOR2_X2   | 0.109 | 0.207 |   2.428 |    3.135 | 
     | memory/FE_OFC888_n_133             | A ^ -> ZN v  | INV_X4    | 0.029 | 0.047 |   2.475 |    3.182 | 
     | memory/FE_OFC889_n_133             | A v -> ZN ^  | INV_X4    | 0.397 | 0.435 |   2.910 |    3.617 | 
     | memory/g154099                     | B2 ^ -> ZN v | AOI21_X2  | 0.120 | 0.150 |   3.061 |    3.767 | 
     | memory/FE_OFC1175_n_1441           | A v -> ZN ^  | INV_X4    | 0.066 | 0.132 |   3.192 |    3.899 | 
     | memory/FE_OFC1176_n_1441           | A ^ -> ZN v  | INV_X8    | 0.067 | 0.113 |   3.305 |    4.012 | 
     | memory/g153999                     | A1 v -> ZN ^ | NOR2_X2   | 0.106 | 0.162 |   3.467 |    4.174 | 
     | memory/FE_OFC1374_n_1442           | A ^ -> ZN v  | INV_X4    | 0.032 | 0.060 |   3.526 |    4.233 | 
     | memory/FE_OFC1376_n_1442           | A v -> ZN ^  | INV_X8    | 0.266 | 0.302 |   3.828 |    4.535 | 
     | memory/g150661                     | A1 ^ -> ZN v | AOI222_X1 | 0.181 | 0.171 |   3.999 |    4.706 | 
     | memory/g150660                     | A v -> ZN ^  | INV_X2    | 0.075 | 0.150 |   4.149 |    4.856 | 
     | memory/\memory_file_reg[88][20]    | D ^          | DFF_X1    | 0.075 | 0.000 |   4.149 |    4.856 | 
     +----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |            Instance             |  Arc  |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                 |       |        |       |       |  Time   |   Time   | 
     |---------------------------------+-------+--------+-------+-------+---------+----------| 
     |                                 | clk ^ |        | 0.000 |       |   0.000 |   -0.707 | 
     | memory/\memory_file_reg[88][20] | CK ^  | DFF_X1 | 0.000 | 0.000 |   0.000 |   -0.707 | 
     +---------------------------------------------------------------------------------------+ 
Path 27: MET Setup Check with Pin Mem_Data_Reg/\Out_reg[8] /CK 
Endpoint:   Mem_Data_Reg/\Out_reg[8] /D (v) checked with  leading edge of 
'input_clk'
Beginpoint: start                       (v) triggered by  leading edge of '@'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         0.210
+ Phase Shift                   5.000
= Required Time                 4.790
- Arrival Time                  4.077
= Slack Time                    0.713
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance          |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                           |              |          |       |       |  Time   |   Time   | 
     |---------------------------+--------------+----------+-------+-------+---------+----------| 
     |                           | start v      |          | 0.000 |       |   0.000 |    0.713 | 
     | control/g1198             | A v -> ZN ^  | INV_X4   | 0.077 | 0.090 |   0.090 |    0.803 | 
     | control/g1189             | A2 ^ -> ZN ^ | OR2_X2   | 0.156 | 0.259 |   0.349 |    1.062 | 
     | control/FE_RC_4779_0      | A1 ^ -> ZN v | NOR2_X4  | 0.042 | 0.075 |   0.423 |    1.136 | 
     | control/g1164             | A1 v -> ZN v | OR2_X4   | 0.084 | 0.332 |   0.755 |    1.468 | 
     | Mem_in/g192               | S v -> Z ^   | MUX2_X2  | 0.461 | 0.686 |   1.441 |    2.154 | 
     | memory/g74964             | A2 ^ -> ZN v | NOR2_X2  | 0.125 | 0.215 |   1.656 |    2.369 | 
     | memory/g74928             | A2 v -> ZN ^ | NAND2_X4 | 0.293 | 0.396 |   2.052 |    2.765 | 
     | memory/g74924             | A ^ -> ZN v  | INV_X8   | 0.064 | 0.073 |   2.125 |    2.838 | 
     | memory/g74891             | A2 v -> ZN v | AND2_X4  | 0.051 | 0.260 |   2.385 |    3.098 | 
     | memory/FE_OFC985_n_8658   | A v -> ZN ^  | INV_X16  | 0.048 | 0.086 |   2.470 |    3.183 | 
     | memory/FE_OFC986_n_8658   | A ^ -> ZN v  | INV_X32  | 0.028 | 0.047 |   2.517 |    3.230 | 
     | memory/g74460             | B1 v -> ZN ^ | AOI22_X2 | 0.135 | 0.264 |   2.781 |    3.494 | 
     | memory/g73103             | A2 ^ -> ZN ^ | AND4_X4  | 0.115 | 0.306 |   3.087 |    3.800 | 
     | memory/g72803             | A1 ^ -> ZN v | NAND3_X2 | 0.066 | 0.120 |   3.207 |    3.920 | 
     | memory/g72690             | A1 v -> ZN ^ | NOR4_X4  | 0.347 | 0.379 |   3.586 |    4.299 | 
     | memory/g72666             | A1 ^ -> ZN v | NAND3_X4 | 0.129 | 0.215 |   3.801 |    4.514 | 
     | Mem_Data_Reg/FE_RC_3273_0 | A1 v -> ZN ^ | AOI22_X2 | 0.144 | 0.218 |   4.020 |    4.733 | 
     | Mem_Data_Reg/FE_RC_3274_0 | A ^ -> ZN v  | INV_X2   | 0.037 | 0.057 |   4.077 |    4.790 | 
     | Mem_Data_Reg/\Out_reg[8]  | D v          | DFF_X2   | 0.037 | 0.000 |   4.077 |    4.790 | 
     +------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------+ 
     |         Instance         |  Arc  |  Cell  |  Slew | Delay | Arrival | Required | 
     |                          |       |        |       |       |  Time   |   Time   | 
     |--------------------------+-------+--------+-------+-------+---------+----------| 
     |                          | clk ^ |        | 0.000 |       |   0.000 |   -0.713 | 
     | Mem_Data_Reg/\Out_reg[8] | CK ^  | DFF_X2 | 0.000 | 0.000 |   0.000 |   -0.713 | 
     +--------------------------------------------------------------------------------+ 
Path 28: MET Setup Check with Pin memory/\memory_file_reg[88][14] /CK 
Endpoint:   memory/\memory_file_reg[88][14] /D (^) checked with  leading edge 
of 'input_clk'
Beginpoint: start                              (^) triggered by  leading edge 
of '@'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         0.142
+ Phase Shift                   5.000
= Required Time                 4.858
- Arrival Time                  4.145
= Slack Time                    0.713
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc      |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                    |              |           |       |       |  Time   |   Time   | 
     |------------------------------------+--------------+-----------+-------+-------+---------+----------| 
     |                                    | start ^      |           | 0.000 |       |   0.000 |    0.713 | 
     | control/g1198                      | A ^ -> ZN v  | INV_X4    | 0.020 | 0.026 |   0.026 |    0.739 | 
     | control/g1189                      | A2 v -> ZN v | OR2_X2    | 0.066 | 0.287 |   0.313 |    1.026 | 
     | control/FE_RC_4779_0               | A1 v -> ZN ^ | NOR2_X4   | 0.085 | 0.131 |   0.444 |    1.157 | 
     | control/g1164                      | A1 ^ -> ZN ^ | OR2_X4    | 0.184 | 0.296 |   0.740 |    1.453 | 
     | Mem_in/FE_OCPC1613_IorD_Mux_Select | A ^ -> Z ^   | BUF_X4    | 0.178 | 0.319 |   1.059 |    1.772 | 
     | Mem_in/g179                        | S ^ -> Z v   | MUX2_X2   | 0.088 | 0.609 |   1.667 |    2.380 | 
     | memory/g154327                     | A2 v -> ZN ^ | NOR2_X4   | 0.275 | 0.385 |   2.052 |    2.765 | 
     | memory/g154298                     | A1 ^ -> ZN v | NAND3_X2  | 0.106 | 0.169 |   2.221 |    2.934 | 
     | memory/g154271                     | A2 v -> ZN ^ | NOR2_X2   | 0.109 | 0.207 |   2.428 |    3.141 | 
     | memory/FE_OFC888_n_133             | A ^ -> ZN v  | INV_X4    | 0.029 | 0.047 |   2.475 |    3.188 | 
     | memory/FE_OFC889_n_133             | A v -> ZN ^  | INV_X4    | 0.397 | 0.435 |   2.910 |    3.623 | 
     | memory/g154099                     | B2 ^ -> ZN v | AOI21_X2  | 0.120 | 0.150 |   3.061 |    3.774 | 
     | memory/FE_OFC1175_n_1441           | A v -> ZN ^  | INV_X4    | 0.066 | 0.132 |   3.192 |    3.905 | 
     | memory/FE_OFC1176_n_1441           | A ^ -> ZN v  | INV_X8    | 0.067 | 0.113 |   3.305 |    4.018 | 
     | memory/g153999                     | A1 v -> ZN ^ | NOR2_X2   | 0.106 | 0.162 |   3.467 |    4.180 | 
     | memory/FE_OFC1374_n_1442           | A ^ -> ZN v  | INV_X4    | 0.032 | 0.060 |   3.526 |    4.239 | 
     | memory/FE_OFC1376_n_1442           | A v -> ZN ^  | INV_X8    | 0.266 | 0.302 |   3.828 |    4.541 | 
     | memory/g150635                     | A1 ^ -> ZN v | AOI222_X1 | 0.179 | 0.173 |   4.001 |    4.714 | 
     | memory/g150634                     | A v -> ZN ^  | INV_X2    | 0.072 | 0.143 |   4.145 |    4.858 | 
     | memory/\memory_file_reg[88][14]    | D ^          | DFF_X1    | 0.072 | 0.000 |   4.145 |    4.858 | 
     +----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |            Instance             |  Arc  |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                 |       |        |       |       |  Time   |   Time   | 
     |---------------------------------+-------+--------+-------+-------+---------+----------| 
     |                                 | clk ^ |        | 0.000 |       |   0.000 |   -0.713 | 
     | memory/\memory_file_reg[88][14] | CK ^  | DFF_X1 | 0.000 | 0.000 |   0.000 |   -0.713 | 
     +---------------------------------------------------------------------------------------+ 
Path 29: MET Setup Check with Pin Instr_Reg/\Out_reg[9] /CK 
Endpoint:   Instr_Reg/\Out_reg[9] /D (v) checked with  leading edge of 'input_
clk'
Beginpoint: start                    (v) triggered by  leading edge of '@'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         0.209
+ Phase Shift                   5.000
= Required Time                 4.791
- Arrival Time                  4.078
= Slack Time                    0.713
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------+ 
     |         Instance         |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                          |              |          |       |       |  Time   |   Time   | 
     |--------------------------+--------------+----------+-------+-------+---------+----------| 
     |                          | start v      |          | 0.000 |       |   0.000 |    0.713 | 
     | control/g1198            | A v -> ZN ^  | INV_X4   | 0.077 | 0.090 |   0.090 |    0.803 | 
     | control/g1189            | A2 ^ -> ZN ^ | OR2_X2   | 0.156 | 0.259 |   0.349 |    1.062 | 
     | control/FE_RC_4779_0     | A1 ^ -> ZN v | NOR2_X4  | 0.042 | 0.075 |   0.423 |    1.137 | 
     | control/g1164            | A1 v -> ZN v | OR2_X4   | 0.084 | 0.332 |   0.755 |    1.468 | 
     | Mem_in/g192              | S v -> Z ^   | MUX2_X2  | 0.461 | 0.686 |   1.441 |    2.155 | 
     | memory/g74964            | A2 ^ -> ZN v | NOR2_X2  | 0.125 | 0.215 |   1.656 |    2.369 | 
     | memory/g74928            | A2 v -> ZN ^ | NAND2_X4 | 0.293 | 0.396 |   2.052 |    2.765 | 
     | memory/g74924            | A ^ -> ZN v  | INV_X8   | 0.064 | 0.073 |   2.125 |    2.838 | 
     | memory/g74891            | A2 v -> ZN v | AND2_X4  | 0.051 | 0.260 |   2.385 |    3.098 | 
     | memory/FE_OFC985_n_8658  | A v -> ZN ^  | INV_X16  | 0.048 | 0.086 |   2.470 |    3.184 | 
     | memory/FE_OFC986_n_8658  | A ^ -> ZN v  | INV_X32  | 0.028 | 0.047 |   2.517 |    3.231 | 
     | memory/g74363            | B1 v -> ZN ^ | AOI22_X2 | 0.133 | 0.264 |   2.781 |    3.494 | 
     | memory/g73080            | A3 ^ -> ZN ^ | AND4_X4  | 0.093 | 0.286 |   3.067 |    3.780 | 
     | memory/g72802            | A1 ^ -> ZN v | NAND3_X4 | 0.068 | 0.105 |   3.173 |    3.886 | 
     | memory/g72689            | A1 v -> ZN ^ | NOR4_X2  | 0.138 | 0.142 |   3.315 |    4.028 | 
     | memory/FE_OFC1533_n_9444 | A ^ -> Z ^   | BUF_X8   | 0.131 | 0.284 |   3.599 |    4.312 | 
     | memory/g72665            | A1 ^ -> ZN v | NAND3_X4 | 0.100 | 0.164 |   3.763 |    4.476 | 
     | Instr_Reg/g662           | B1 v -> ZN ^ | AOI22_X2 | 0.138 | 0.258 |   4.021 |    4.735 | 
     | Instr_Reg/g661           | A ^ -> ZN v  | INV_X2   | 0.036 | 0.056 |   4.078 |    4.791 | 
     | Instr_Reg/\Out_reg[9]    | D v          | DFF_X2   | 0.036 | 0.000 |   4.078 |    4.791 | 
     +-----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------+ 
     |       Instance        |  Arc  |  Cell  |  Slew | Delay | Arrival | Required | 
     |                       |       |        |       |       |  Time   |   Time   | 
     |-----------------------+-------+--------+-------+-------+---------+----------| 
     |                       | clk ^ |        | 0.000 |       |   0.000 |   -0.713 | 
     | Instr_Reg/\Out_reg[9] | CK ^  | DFF_X2 | 0.000 | 0.000 |   0.000 |   -0.713 | 
     +-----------------------------------------------------------------------------+ 
Path 30: MET Setup Check with Pin memory/\memory_file_reg[88][12] /CK 
Endpoint:   memory/\memory_file_reg[88][12] /D (^) checked with  leading edge 
of 'input_clk'
Beginpoint: start                              (^) triggered by  leading edge 
of '@'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         0.142
+ Phase Shift                   5.000
= Required Time                 4.858
- Arrival Time                  4.141
= Slack Time                    0.717
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc      |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                    |              |           |       |       |  Time   |   Time   | 
     |------------------------------------+--------------+-----------+-------+-------+---------+----------| 
     |                                    | start ^      |           | 0.000 |       |   0.000 |    0.717 | 
     | control/g1198                      | A ^ -> ZN v  | INV_X4    | 0.020 | 0.026 |   0.026 |    0.743 | 
     | control/g1189                      | A2 v -> ZN v | OR2_X2    | 0.066 | 0.287 |   0.313 |    1.030 | 
     | control/FE_RC_4779_0               | A1 v -> ZN ^ | NOR2_X4   | 0.085 | 0.131 |   0.444 |    1.162 | 
     | control/g1164                      | A1 ^ -> ZN ^ | OR2_X4    | 0.184 | 0.296 |   0.740 |    1.457 | 
     | Mem_in/FE_OCPC1613_IorD_Mux_Select | A ^ -> Z ^   | BUF_X4    | 0.178 | 0.319 |   1.059 |    1.776 | 
     | Mem_in/g179                        | S ^ -> Z v   | MUX2_X2   | 0.088 | 0.609 |   1.667 |    2.385 | 
     | memory/g154327                     | A2 v -> ZN ^ | NOR2_X4   | 0.275 | 0.385 |   2.052 |    2.770 | 
     | memory/g154298                     | A1 ^ -> ZN v | NAND3_X2  | 0.106 | 0.169 |   2.221 |    2.938 | 
     | memory/g154271                     | A2 v -> ZN ^ | NOR2_X2   | 0.109 | 0.207 |   2.428 |    3.145 | 
     | memory/FE_OFC888_n_133             | A ^ -> ZN v  | INV_X4    | 0.029 | 0.047 |   2.475 |    3.192 | 
     | memory/FE_OFC889_n_133             | A v -> ZN ^  | INV_X4    | 0.397 | 0.435 |   2.910 |    3.628 | 
     | memory/g154099                     | B2 ^ -> ZN v | AOI21_X2  | 0.120 | 0.150 |   3.061 |    3.778 | 
     | memory/FE_OFC1175_n_1441           | A v -> ZN ^  | INV_X4    | 0.066 | 0.132 |   3.192 |    3.910 | 
     | memory/FE_OFC1176_n_1441           | A ^ -> ZN v  | INV_X8    | 0.067 | 0.113 |   3.305 |    4.022 | 
     | memory/g153999                     | A1 v -> ZN ^ | NOR2_X2   | 0.106 | 0.162 |   3.467 |    4.184 | 
     | memory/FE_OFC1374_n_1442           | A ^ -> ZN v  | INV_X4    | 0.032 | 0.060 |   3.526 |    4.244 | 
     | memory/FE_OFC1376_n_1442           | A v -> ZN ^  | INV_X8    | 0.266 | 0.302 |   3.828 |    4.545 | 
     | memory/g150629                     | A1 ^ -> ZN v | AOI222_X1 | 0.179 | 0.171 |   3.999 |    4.716 | 
     | memory/g150628                     | A v -> ZN ^  | INV_X2    | 0.071 | 0.142 |   4.141 |    4.858 | 
     | memory/\memory_file_reg[88][12]    | D ^          | DFF_X1    | 0.071 | 0.000 |   4.141 |    4.858 | 
     +----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |            Instance             |  Arc  |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                 |       |        |       |       |  Time   |   Time   | 
     |---------------------------------+-------+--------+-------+-------+---------+----------| 
     |                                 | clk ^ |        | 0.000 |       |   0.000 |   -0.717 | 
     | memory/\memory_file_reg[88][12] | CK ^  | DFF_X1 | 0.000 | 0.000 |   0.000 |   -0.717 | 
     +---------------------------------------------------------------------------------------+ 
Path 31: MET Setup Check with Pin memory/\memory_file_reg[88][4] /CK 
Endpoint:   memory/\memory_file_reg[88][4] /D (^) checked with  leading edge of 
'input_clk'
Beginpoint: start                             (^) triggered by  leading edge of 
'@'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         0.142
+ Phase Shift                   5.000
= Required Time                 4.858
- Arrival Time                  4.140
= Slack Time                    0.718
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc      |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                    |              |           |       |       |  Time   |   Time   | 
     |------------------------------------+--------------+-----------+-------+-------+---------+----------| 
     |                                    | start ^      |           | 0.000 |       |   0.000 |    0.718 | 
     | control/g1198                      | A ^ -> ZN v  | INV_X4    | 0.020 | 0.026 |   0.026 |    0.743 | 
     | control/g1189                      | A2 v -> ZN v | OR2_X2    | 0.066 | 0.287 |   0.313 |    1.031 | 
     | control/FE_RC_4779_0               | A1 v -> ZN ^ | NOR2_X4   | 0.085 | 0.131 |   0.444 |    1.162 | 
     | control/g1164                      | A1 ^ -> ZN ^ | OR2_X4    | 0.184 | 0.296 |   0.740 |    1.458 | 
     | Mem_in/FE_OCPC1613_IorD_Mux_Select | A ^ -> Z ^   | BUF_X4    | 0.178 | 0.319 |   1.059 |    1.776 | 
     | Mem_in/g179                        | S ^ -> Z v   | MUX2_X2   | 0.088 | 0.609 |   1.667 |    2.385 | 
     | memory/g154327                     | A2 v -> ZN ^ | NOR2_X4   | 0.275 | 0.385 |   2.052 |    2.770 | 
     | memory/g154298                     | A1 ^ -> ZN v | NAND3_X2  | 0.106 | 0.169 |   2.221 |    2.939 | 
     | memory/g154271                     | A2 v -> ZN ^ | NOR2_X2   | 0.109 | 0.207 |   2.428 |    3.146 | 
     | memory/FE_OFC888_n_133             | A ^ -> ZN v  | INV_X4    | 0.029 | 0.047 |   2.475 |    3.192 | 
     | memory/FE_OFC889_n_133             | A v -> ZN ^  | INV_X4    | 0.397 | 0.435 |   2.910 |    3.628 | 
     | memory/g154099                     | B2 ^ -> ZN v | AOI21_X2  | 0.120 | 0.150 |   3.061 |    3.778 | 
     | memory/FE_OFC1175_n_1441           | A v -> ZN ^  | INV_X4    | 0.066 | 0.132 |   3.192 |    3.910 | 
     | memory/FE_OFC1176_n_1441           | A ^ -> ZN v  | INV_X8    | 0.067 | 0.113 |   3.305 |    4.023 | 
     | memory/g153999                     | A1 v -> ZN ^ | NOR2_X2   | 0.106 | 0.162 |   3.467 |    4.184 | 
     | memory/FE_OFC1374_n_1442           | A ^ -> ZN v  | INV_X4    | 0.032 | 0.060 |   3.526 |    4.244 | 
     | memory/FE_OFC1376_n_1442           | A v -> ZN ^  | INV_X8    | 0.266 | 0.302 |   3.828 |    4.546 | 
     | memory/g150711                     | A1 ^ -> ZN v | AOI222_X1 | 0.179 | 0.171 |   3.999 |    4.717 | 
     | memory/g150710                     | A v -> ZN ^  | INV_X2    | 0.071 | 0.141 |   4.140 |    4.858 | 
     | memory/\memory_file_reg[88][4]     | D ^          | DFF_X1    | 0.071 | 0.000 |   4.140 |    4.858 | 
     +----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------+ 
     |            Instance            |  Arc  |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                |       |        |       |       |  Time   |   Time   | 
     |--------------------------------+-------+--------+-------+-------+---------+----------| 
     |                                | clk ^ |        | 0.000 |       |   0.000 |   -0.718 | 
     | memory/\memory_file_reg[88][4] | CK ^  | DFF_X1 | 0.000 | 0.000 |   0.000 |   -0.718 | 
     +--------------------------------------------------------------------------------------+ 
Path 32: MET Setup Check with Pin memory/\memory_file_reg[88][15] /CK 
Endpoint:   memory/\memory_file_reg[88][15] /D (^) checked with  leading edge 
of 'input_clk'
Beginpoint: start                              (^) triggered by  leading edge 
of '@'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         0.143
+ Phase Shift                   5.000
= Required Time                 4.857
- Arrival Time                  4.139
= Slack Time                    0.718
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc      |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                    |              |           |       |       |  Time   |   Time   | 
     |------------------------------------+--------------+-----------+-------+-------+---------+----------| 
     |                                    | start ^      |           | 0.000 |       |   0.000 |    0.718 | 
     | control/g1198                      | A ^ -> ZN v  | INV_X4    | 0.020 | 0.026 |   0.026 |    0.744 | 
     | control/g1189                      | A2 v -> ZN v | OR2_X2    | 0.066 | 0.287 |   0.313 |    1.031 | 
     | control/FE_RC_4779_0               | A1 v -> ZN ^ | NOR2_X4   | 0.085 | 0.131 |   0.444 |    1.162 | 
     | control/g1164                      | A1 ^ -> ZN ^ | OR2_X4    | 0.184 | 0.296 |   0.740 |    1.458 | 
     | Mem_in/FE_OCPC1613_IorD_Mux_Select | A ^ -> Z ^   | BUF_X4    | 0.178 | 0.319 |   1.059 |    1.776 | 
     | Mem_in/g179                        | S ^ -> Z v   | MUX2_X2   | 0.088 | 0.609 |   1.667 |    2.385 | 
     | memory/g154327                     | A2 v -> ZN ^ | NOR2_X4   | 0.275 | 0.385 |   2.052 |    2.770 | 
     | memory/g154298                     | A1 ^ -> ZN v | NAND3_X2  | 0.106 | 0.169 |   2.221 |    2.939 | 
     | memory/g154271                     | A2 v -> ZN ^ | NOR2_X2   | 0.109 | 0.207 |   2.428 |    3.146 | 
     | memory/FE_OFC888_n_133             | A ^ -> ZN v  | INV_X4    | 0.029 | 0.047 |   2.475 |    3.193 | 
     | memory/FE_OFC889_n_133             | A v -> ZN ^  | INV_X4    | 0.397 | 0.435 |   2.910 |    3.628 | 
     | memory/g154099                     | B2 ^ -> ZN v | AOI21_X2  | 0.120 | 0.150 |   3.061 |    3.778 | 
     | memory/FE_OFC1175_n_1441           | A v -> ZN ^  | INV_X4    | 0.066 | 0.132 |   3.192 |    3.910 | 
     | memory/FE_OFC1176_n_1441           | A ^ -> ZN v  | INV_X8    | 0.067 | 0.113 |   3.305 |    4.023 | 
     | memory/g153999                     | A1 v -> ZN ^ | NOR2_X2   | 0.106 | 0.162 |   3.467 |    4.185 | 
     | memory/FE_OFC1374_n_1442           | A ^ -> ZN v  | INV_X4    | 0.032 | 0.060 |   3.526 |    4.244 | 
     | memory/FE_OFC1376_n_1442           | A v -> ZN ^  | INV_X8    | 0.266 | 0.302 |   3.828 |    4.546 | 
     | memory/g150641                     | A1 ^ -> ZN v | AOI222_X1 | 0.177 | 0.164 |   3.992 |    4.710 | 
     | memory/g150640                     | A v -> ZN ^  | INV_X2    | 0.073 | 0.147 |   4.139 |    4.857 | 
     | memory/\memory_file_reg[88][15]    | D ^          | DFF_X1    | 0.073 | 0.000 |   4.139 |    4.857 | 
     +----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |            Instance             |  Arc  |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                 |       |        |       |       |  Time   |   Time   | 
     |---------------------------------+-------+--------+-------+-------+---------+----------| 
     |                                 | clk ^ |        | 0.000 |       |   0.000 |   -0.718 | 
     | memory/\memory_file_reg[88][15] | CK ^  | DFF_X1 | 0.000 | 0.000 |   0.000 |   -0.718 | 
     +---------------------------------------------------------------------------------------+ 
Path 33: MET Setup Check with Pin Instr_Reg/\Out_reg[1] /CK 
Endpoint:   Instr_Reg/\Out_reg[1] /D (v) checked with  leading edge of 'input_
clk'
Beginpoint: start                    (v) triggered by  leading edge of '@'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         0.209
+ Phase Shift                   5.000
= Required Time                 4.791
- Arrival Time                  4.072
= Slack Time                    0.718
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------+ 
     |         Instance         |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                          |              |          |       |       |  Time   |   Time   | 
     |--------------------------+--------------+----------+-------+-------+---------+----------| 
     |                          | start v      |          | 0.000 |       |   0.000 |    0.718 | 
     | control/g1198            | A v -> ZN ^  | INV_X4   | 0.077 | 0.090 |   0.090 |    0.808 | 
     | control/g1189            | A2 ^ -> ZN ^ | OR2_X2   | 0.156 | 0.259 |   0.349 |    1.067 | 
     | control/FE_RC_4779_0     | A1 ^ -> ZN v | NOR2_X4  | 0.042 | 0.075 |   0.423 |    1.142 | 
     | control/g1164            | A1 v -> ZN v | OR2_X4   | 0.084 | 0.332 |   0.755 |    1.474 | 
     | Mem_in/g192              | S v -> Z ^   | MUX2_X2  | 0.461 | 0.686 |   1.441 |    2.160 | 
     | memory/g74964            | A2 ^ -> ZN v | NOR2_X2  | 0.125 | 0.215 |   1.656 |    2.375 | 
     | memory/g74928            | A2 v -> ZN ^ | NAND2_X4 | 0.293 | 0.396 |   2.052 |    2.770 | 
     | memory/g74924            | A ^ -> ZN v  | INV_X8   | 0.064 | 0.073 |   2.125 |    2.843 | 
     | memory/g74891            | A2 v -> ZN v | AND2_X4  | 0.051 | 0.260 |   2.385 |    3.103 | 
     | memory/FE_OFC985_n_8658  | A v -> ZN ^  | INV_X16  | 0.048 | 0.086 |   2.471 |    3.189 | 
     | memory/FE_OFC986_n_8658  | A ^ -> ZN v  | INV_X32  | 0.028 | 0.047 |   2.517 |    3.236 | 
     | memory/g73616            | B1 v -> ZN ^ | AOI22_X2 | 0.153 | 0.279 |   2.796 |    3.515 | 
     | memory/g72903            | A2 ^ -> ZN v | NAND4_X2 | 0.074 | 0.142 |   2.938 |    3.657 | 
     | memory/FE_OFC1478_n_9307 | A v -> ZN ^  | INV_X8   | 0.039 | 0.081 |   3.019 |    3.737 | 
     | memory/FE_OFC1479_n_9307 | A ^ -> ZN v  | INV_X8   | 0.036 | 0.063 |   3.082 |    3.800 | 
     | memory/g72738            | A2 v -> ZN ^ | NOR4_X4  | 0.306 | 0.430 |   3.512 |    4.230 | 
     | memory/g72654            | A2 ^ -> ZN v | NAND3_X4 | 0.109 | 0.239 |   3.751 |    4.470 | 
     | Instr_Reg/g672           | B1 v -> ZN ^ | AOI22_X2 | 0.138 | 0.263 |   4.014 |    4.733 | 
     | Instr_Reg/g671           | A ^ -> ZN v  | INV_X2   | 0.036 | 0.058 |   4.072 |    4.791 | 
     | Instr_Reg/\Out_reg[1]    | D v          | DFF_X2   | 0.036 | 0.000 |   4.072 |    4.791 | 
     +-----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------+ 
     |       Instance        |  Arc  |  Cell  |  Slew | Delay | Arrival | Required | 
     |                       |       |        |       |       |  Time   |   Time   | 
     |-----------------------+-------+--------+-------+-------+---------+----------| 
     |                       | clk ^ |        | 0.000 |       |   0.000 |   -0.718 | 
     | Instr_Reg/\Out_reg[1] | CK ^  | DFF_X2 | 0.000 | 0.000 |   0.000 |   -0.718 | 
     +-----------------------------------------------------------------------------+ 
Path 34: MET Setup Check with Pin memory/\memory_file_reg[88][3] /CK 
Endpoint:   memory/\memory_file_reg[88][3] /D (^) checked with  leading edge of 
'input_clk'
Beginpoint: start                             (^) triggered by  leading edge of 
'@'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         0.143
+ Phase Shift                   5.000
= Required Time                 4.857
- Arrival Time                  4.139
= Slack Time                    0.718
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc      |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                    |              |           |       |       |  Time   |   Time   | 
     |------------------------------------+--------------+-----------+-------+-------+---------+----------| 
     |                                    | start ^      |           | 0.000 |       |   0.000 |    0.718 | 
     | control/g1198                      | A ^ -> ZN v  | INV_X4    | 0.020 | 0.026 |   0.026 |    0.744 | 
     | control/g1189                      | A2 v -> ZN v | OR2_X2    | 0.066 | 0.287 |   0.313 |    1.032 | 
     | control/FE_RC_4779_0               | A1 v -> ZN ^ | NOR2_X4   | 0.085 | 0.131 |   0.444 |    1.163 | 
     | control/g1164                      | A1 ^ -> ZN ^ | OR2_X4    | 0.184 | 0.296 |   0.740 |    1.458 | 
     | Mem_in/FE_OCPC1613_IorD_Mux_Select | A ^ -> Z ^   | BUF_X4    | 0.178 | 0.319 |   1.059 |    1.777 | 
     | Mem_in/g179                        | S ^ -> Z v   | MUX2_X2   | 0.088 | 0.609 |   1.667 |    2.386 | 
     | memory/g154327                     | A2 v -> ZN ^ | NOR2_X4   | 0.275 | 0.385 |   2.052 |    2.771 | 
     | memory/g154298                     | A1 ^ -> ZN v | NAND3_X2  | 0.106 | 0.169 |   2.221 |    2.939 | 
     | memory/g154271                     | A2 v -> ZN ^ | NOR2_X2   | 0.109 | 0.207 |   2.428 |    3.146 | 
     | memory/FE_OFC888_n_133             | A ^ -> ZN v  | INV_X4    | 0.029 | 0.047 |   2.475 |    3.193 | 
     | memory/FE_OFC889_n_133             | A v -> ZN ^  | INV_X4    | 0.397 | 0.435 |   2.910 |    3.629 | 
     | memory/g154099                     | B2 ^ -> ZN v | AOI21_X2  | 0.120 | 0.150 |   3.061 |    3.779 | 
     | memory/FE_OFC1175_n_1441           | A v -> ZN ^  | INV_X4    | 0.066 | 0.132 |   3.192 |    3.911 | 
     | memory/FE_OFC1176_n_1441           | A ^ -> ZN v  | INV_X8    | 0.067 | 0.113 |   3.305 |    4.024 | 
     | memory/g153999                     | A1 v -> ZN ^ | NOR2_X2   | 0.106 | 0.162 |   3.467 |    4.185 | 
     | memory/FE_OFC1374_n_1442           | A ^ -> ZN v  | INV_X4    | 0.032 | 0.060 |   3.526 |    4.245 | 
     | memory/FE_OFC1376_n_1442           | A v -> ZN ^  | INV_X8    | 0.266 | 0.302 |   3.828 |    4.546 | 
     | memory/g150707                     | A1 ^ -> ZN v | AOI222_X1 | 0.177 | 0.167 |   3.995 |    4.713 | 
     | memory/g150706                     | A v -> ZN ^  | INV_X2    | 0.072 | 0.144 |   4.139 |    4.857 | 
     | memory/\memory_file_reg[88][3]     | D ^          | DFF_X1    | 0.072 | 0.000 |   4.139 |    4.857 | 
     +----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------+ 
     |            Instance            |  Arc  |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                |       |        |       |       |  Time   |   Time   | 
     |--------------------------------+-------+--------+-------+-------+---------+----------| 
     |                                | clk ^ |        | 0.000 |       |   0.000 |   -0.718 | 
     | memory/\memory_file_reg[88][3] | CK ^  | DFF_X1 | 0.000 | 0.000 |   0.000 |   -0.718 | 
     +--------------------------------------------------------------------------------------+ 
Path 35: MET Setup Check with Pin memory/\memory_file_reg[88][0] /CK 
Endpoint:   memory/\memory_file_reg[88][0] /D (^) checked with  leading edge of 
'input_clk'
Beginpoint: start                             (^) triggered by  leading edge of 
'@'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         0.141
+ Phase Shift                   5.000
= Required Time                 4.859
- Arrival Time                  4.140
= Slack Time                    0.719
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc      |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                    |              |           |       |       |  Time   |   Time   | 
     |------------------------------------+--------------+-----------+-------+-------+---------+----------| 
     |                                    | start ^      |           | 0.000 |       |   0.000 |    0.719 | 
     | control/g1198                      | A ^ -> ZN v  | INV_X4    | 0.020 | 0.026 |   0.026 |    0.744 | 
     | control/g1189                      | A2 v -> ZN v | OR2_X2    | 0.066 | 0.287 |   0.313 |    1.032 | 
     | control/FE_RC_4779_0               | A1 v -> ZN ^ | NOR2_X4   | 0.085 | 0.131 |   0.444 |    1.163 | 
     | control/g1164                      | A1 ^ -> ZN ^ | OR2_X4    | 0.184 | 0.296 |   0.740 |    1.459 | 
     | Mem_in/FE_OCPC1613_IorD_Mux_Select | A ^ -> Z ^   | BUF_X4    | 0.178 | 0.319 |   1.058 |    1.777 | 
     | Mem_in/g179                        | S ^ -> Z v   | MUX2_X2   | 0.088 | 0.609 |   1.667 |    2.386 | 
     | memory/g154327                     | A2 v -> ZN ^ | NOR2_X4   | 0.275 | 0.385 |   2.052 |    2.771 | 
     | memory/g154298                     | A1 ^ -> ZN v | NAND3_X2  | 0.106 | 0.169 |   2.221 |    2.940 | 
     | memory/g154271                     | A2 v -> ZN ^ | NOR2_X2   | 0.109 | 0.207 |   2.428 |    3.147 | 
     | memory/FE_OFC888_n_133             | A ^ -> ZN v  | INV_X4    | 0.029 | 0.047 |   2.475 |    3.193 | 
     | memory/FE_OFC889_n_133             | A v -> ZN ^  | INV_X4    | 0.397 | 0.435 |   2.910 |    3.629 | 
     | memory/g154099                     | B2 ^ -> ZN v | AOI21_X2  | 0.120 | 0.150 |   3.061 |    3.779 | 
     | memory/FE_OFC1175_n_1441           | A v -> ZN ^  | INV_X4    | 0.066 | 0.132 |   3.192 |    3.911 | 
     | memory/FE_OFC1176_n_1441           | A ^ -> ZN v  | INV_X8    | 0.067 | 0.113 |   3.305 |    4.024 | 
     | memory/g153999                     | A1 v -> ZN ^ | NOR2_X2   | 0.106 | 0.162 |   3.467 |    4.185 | 
     | memory/FE_OFC1374_n_1442           | A ^ -> ZN v  | INV_X4    | 0.032 | 0.060 |   3.526 |    4.245 | 
     | memory/FE_OFC1376_n_1442           | A v -> ZN ^  | INV_X8    | 0.266 | 0.302 |   3.828 |    4.547 | 
     | memory/g150617                     | A1 ^ -> ZN v | AOI222_X1 | 0.182 | 0.175 |   4.003 |    4.722 | 
     | memory/g150616                     | A v -> ZN ^  | INV_X2    | 0.069 | 0.137 |   4.140 |    4.859 | 
     | memory/\memory_file_reg[88][0]     | D ^          | DFF_X1    | 0.069 | 0.000 |   4.140 |    4.859 | 
     +----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------+ 
     |            Instance            |  Arc  |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                |       |        |       |       |  Time   |   Time   | 
     |--------------------------------+-------+--------+-------+-------+---------+----------| 
     |                                | clk ^ |        | 0.000 |       |   0.000 |   -0.719 | 
     | memory/\memory_file_reg[88][0] | CK ^  | DFF_X1 | 0.000 | 0.000 |   0.000 |   -0.719 | 
     +--------------------------------------------------------------------------------------+ 
Path 36: MET Setup Check with Pin memory/\memory_file_reg[88][19] /CK 
Endpoint:   memory/\memory_file_reg[88][19] /D (^) checked with  leading edge 
of 'input_clk'
Beginpoint: start                              (^) triggered by  leading edge 
of '@'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         0.141
+ Phase Shift                   5.000
= Required Time                 4.859
- Arrival Time                  4.139
= Slack Time                    0.720
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc      |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                    |              |           |       |       |  Time   |   Time   | 
     |------------------------------------+--------------+-----------+-------+-------+---------+----------| 
     |                                    | start ^      |           | 0.000 |       |   0.000 |    0.720 | 
     | control/g1198                      | A ^ -> ZN v  | INV_X4    | 0.020 | 0.026 |   0.026 |    0.746 | 
     | control/g1189                      | A2 v -> ZN v | OR2_X2    | 0.066 | 0.287 |   0.313 |    1.033 | 
     | control/FE_RC_4779_0               | A1 v -> ZN ^ | NOR2_X4   | 0.085 | 0.131 |   0.444 |    1.164 | 
     | control/g1164                      | A1 ^ -> ZN ^ | OR2_X4    | 0.184 | 0.296 |   0.740 |    1.460 | 
     | Mem_in/FE_OCPC1613_IorD_Mux_Select | A ^ -> Z ^   | BUF_X4    | 0.178 | 0.319 |   1.058 |    1.779 | 
     | Mem_in/g179                        | S ^ -> Z v   | MUX2_X2   | 0.088 | 0.609 |   1.667 |    2.387 | 
     | memory/g154327                     | A2 v -> ZN ^ | NOR2_X4   | 0.275 | 0.385 |   2.052 |    2.772 | 
     | memory/g154298                     | A1 ^ -> ZN v | NAND3_X2  | 0.106 | 0.169 |   2.221 |    2.941 | 
     | memory/g154271                     | A2 v -> ZN ^ | NOR2_X2   | 0.109 | 0.207 |   2.428 |    3.148 | 
     | memory/FE_OFC888_n_133             | A ^ -> ZN v  | INV_X4    | 0.029 | 0.047 |   2.475 |    3.195 | 
     | memory/FE_OFC889_n_133             | A v -> ZN ^  | INV_X4    | 0.397 | 0.435 |   2.910 |    3.630 | 
     | memory/g154099                     | B2 ^ -> ZN v | AOI21_X2  | 0.120 | 0.150 |   3.061 |    3.781 | 
     | memory/FE_OFC1175_n_1441           | A v -> ZN ^  | INV_X4    | 0.066 | 0.132 |   3.192 |    3.912 | 
     | memory/FE_OFC1176_n_1441           | A ^ -> ZN v  | INV_X8    | 0.067 | 0.113 |   3.305 |    4.025 | 
     | memory/g153999                     | A1 v -> ZN ^ | NOR2_X2   | 0.106 | 0.162 |   3.467 |    4.187 | 
     | memory/FE_OFC1374_n_1442           | A ^ -> ZN v  | INV_X4    | 0.032 | 0.060 |   3.526 |    4.246 | 
     | memory/FE_OFC1376_n_1442           | A v -> ZN ^  | INV_X8    | 0.266 | 0.302 |   3.828 |    4.548 | 
     | memory/g150655                     | A1 ^ -> ZN v | AOI222_X1 | 0.179 | 0.172 |   4.000 |    4.720 | 
     | memory/g150654                     | A v -> ZN ^  | INV_X2    | 0.069 | 0.138 |   4.139 |    4.859 | 
     | memory/\memory_file_reg[88][19]    | D ^          | DFF_X1    | 0.069 | 0.000 |   4.139 |    4.859 | 
     +----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |            Instance             |  Arc  |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                 |       |        |       |       |  Time   |   Time   | 
     |---------------------------------+-------+--------+-------+-------+---------+----------| 
     |                                 | clk ^ |        | 0.000 |       |   0.000 |   -0.720 | 
     | memory/\memory_file_reg[88][19] | CK ^  | DFF_X1 | 0.000 | 0.000 |   0.000 |   -0.720 | 
     +---------------------------------------------------------------------------------------+ 
Path 37: MET Setup Check with Pin Mem_Data_Reg/\Out_reg[0] /CK 
Endpoint:   Mem_Data_Reg/\Out_reg[0] /D (v) checked with  leading edge of 
'input_clk'
Beginpoint: start                       (v) triggered by  leading edge of '@'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         0.210
+ Phase Shift                   5.000
= Required Time                 4.790
- Arrival Time                  4.070
= Slack Time                    0.720
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------+ 
     |         Instance         |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                          |              |          |       |       |  Time   |   Time   | 
     |--------------------------+--------------+----------+-------+-------+---------+----------| 
     |                          | start v      |          | 0.000 |       |   0.000 |    0.720 | 
     | control/g1198            | A v -> ZN ^  | INV_X4   | 0.077 | 0.090 |   0.090 |    0.810 | 
     | control/g1189            | A2 ^ -> ZN ^ | OR2_X2   | 0.156 | 0.259 |   0.349 |    1.069 | 
     | control/FE_RC_4779_0     | A1 ^ -> ZN v | NOR2_X4  | 0.042 | 0.075 |   0.423 |    1.144 | 
     | control/g1164            | A1 v -> ZN v | OR2_X4   | 0.084 | 0.332 |   0.755 |    1.476 | 
     | Mem_in/g192              | S v -> Z ^   | MUX2_X2  | 0.461 | 0.686 |   1.441 |    2.162 | 
     | memory/g74964            | A2 ^ -> ZN v | NOR2_X2  | 0.125 | 0.215 |   1.656 |    2.377 | 
     | memory/g74928            | A2 v -> ZN ^ | NAND2_X4 | 0.293 | 0.396 |   2.052 |    2.772 | 
     | memory/g74924            | A ^ -> ZN v  | INV_X8   | 0.064 | 0.073 |   2.125 |    2.845 | 
     | memory/g74891            | A2 v -> ZN v | AND2_X4  | 0.051 | 0.260 |   2.385 |    3.105 | 
     | memory/FE_OFC985_n_8658  | A v -> ZN ^  | INV_X16  | 0.048 | 0.086 |   2.470 |    3.191 | 
     | memory/FE_OFC986_n_8658  | A ^ -> ZN v  | INV_X32  | 0.028 | 0.047 |   2.517 |    3.238 | 
     | memory/g73707            | B1 v -> ZN ^ | AOI22_X2 | 0.155 | 0.287 |   2.804 |    3.525 | 
     | memory/g72926            | A2 ^ -> ZN v | NAND4_X2 | 0.097 | 0.178 |   2.983 |    3.703 | 
     | memory/FE_OFC1476_n_9286 | A v -> ZN ^  | INV_X16  | 0.055 | 0.112 |   3.095 |    3.815 | 
     | memory/FE_OFC1477_n_9286 | A ^ -> ZN v  | INV_X32  | 0.019 | 0.041 |   3.136 |    3.856 | 
     | memory/g72742            | A2 v -> ZN ^ | NOR4_X2  | 0.135 | 0.225 |   3.360 |    4.081 | 
     | memory/FE_OFC1522_n_9382 | A ^ -> Z ^   | BUF_X8   | 0.114 | 0.259 |   3.619 |    4.340 | 
     | memory/FE_RC_5151_0      | A1 ^ -> ZN v | NAND4_X4 | 0.088 | 0.140 |   3.760 |    4.480 | 
     | Mem_Data_Reg/g618        | B1 v -> ZN ^ | AOI22_X2 | 0.138 | 0.252 |   4.012 |    4.732 | 
     | Mem_Data_Reg/g617        | A ^ -> ZN v  | INV_X2   | 0.036 | 0.058 |   4.070 |    4.790 | 
     | Mem_Data_Reg/\Out_reg[0] | D v          | DFF_X2   | 0.036 | 0.000 |   4.070 |    4.790 | 
     +-----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------+ 
     |         Instance         |  Arc  |  Cell  |  Slew | Delay | Arrival | Required | 
     |                          |       |        |       |       |  Time   |   Time   | 
     |--------------------------+-------+--------+-------+-------+---------+----------| 
     |                          | clk ^ |        | 0.000 |       |   0.000 |   -0.720 | 
     | Mem_Data_Reg/\Out_reg[0] | CK ^  | DFF_X2 | 0.000 | 0.000 |   0.000 |   -0.720 | 
     +--------------------------------------------------------------------------------+ 
Path 38: MET Setup Check with Pin memory/\memory_file_reg[88][27] /CK 
Endpoint:   memory/\memory_file_reg[88][27] /D (^) checked with  leading edge 
of 'input_clk'
Beginpoint: start                              (^) triggered by  leading edge 
of '@'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         0.142
+ Phase Shift                   5.000
= Required Time                 4.858
- Arrival Time                  4.137
= Slack Time                    0.721
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc      |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                    |              |           |       |       |  Time   |   Time   | 
     |------------------------------------+--------------+-----------+-------+-------+---------+----------| 
     |                                    | start ^      |           | 0.000 |       |   0.000 |    0.721 | 
     | control/g1198                      | A ^ -> ZN v  | INV_X4    | 0.020 | 0.026 |   0.026 |    0.747 | 
     | control/g1189                      | A2 v -> ZN v | OR2_X2    | 0.066 | 0.287 |   0.313 |    1.034 | 
     | control/FE_RC_4779_0               | A1 v -> ZN ^ | NOR2_X4   | 0.085 | 0.131 |   0.444 |    1.165 | 
     | control/g1164                      | A1 ^ -> ZN ^ | OR2_X4    | 0.184 | 0.296 |   0.740 |    1.461 | 
     | Mem_in/FE_OCPC1613_IorD_Mux_Select | A ^ -> Z ^   | BUF_X4    | 0.178 | 0.319 |   1.059 |    1.779 | 
     | Mem_in/g179                        | S ^ -> Z v   | MUX2_X2   | 0.088 | 0.609 |   1.667 |    2.388 | 
     | memory/g154327                     | A2 v -> ZN ^ | NOR2_X4   | 0.275 | 0.385 |   2.052 |    2.773 | 
     | memory/g154298                     | A1 ^ -> ZN v | NAND3_X2  | 0.106 | 0.169 |   2.221 |    2.942 | 
     | memory/g154271                     | A2 v -> ZN ^ | NOR2_X2   | 0.109 | 0.207 |   2.428 |    3.149 | 
     | memory/FE_OFC888_n_133             | A ^ -> ZN v  | INV_X4    | 0.029 | 0.047 |   2.475 |    3.196 | 
     | memory/FE_OFC889_n_133             | A v -> ZN ^  | INV_X4    | 0.397 | 0.435 |   2.910 |    3.631 | 
     | memory/g154099                     | B2 ^ -> ZN v | AOI21_X2  | 0.120 | 0.150 |   3.061 |    3.781 | 
     | memory/FE_OFC1175_n_1441           | A v -> ZN ^  | INV_X4    | 0.066 | 0.132 |   3.192 |    3.913 | 
     | memory/FE_OFC1176_n_1441           | A ^ -> ZN v  | INV_X8    | 0.067 | 0.113 |   3.305 |    4.026 | 
     | memory/g153999                     | A1 v -> ZN ^ | NOR2_X2   | 0.106 | 0.162 |   3.467 |    4.188 | 
     | memory/FE_OFC1374_n_1442           | A ^ -> ZN v  | INV_X4    | 0.032 | 0.060 |   3.526 |    4.247 | 
     | memory/FE_OFC1376_n_1442           | A v -> ZN ^  | INV_X8    | 0.266 | 0.302 |   3.828 |    4.549 | 
     | memory/g150683                     | A1 ^ -> ZN v | AOI222_X1 | 0.177 | 0.167 |   3.995 |    4.716 | 
     | memory/g150682                     | A v -> ZN ^  | INV_X2    | 0.071 | 0.142 |   4.137 |    4.858 | 
     | memory/\memory_file_reg[88][27]    | D ^          | DFF_X1    | 0.071 | 0.000 |   4.137 |    4.858 | 
     +----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |            Instance             |  Arc  |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                 |       |        |       |       |  Time   |   Time   | 
     |---------------------------------+-------+--------+-------+-------+---------+----------| 
     |                                 | clk ^ |        | 0.000 |       |   0.000 |   -0.721 | 
     | memory/\memory_file_reg[88][27] | CK ^  | DFF_X1 | 0.000 | 0.000 |   0.000 |   -0.721 | 
     +---------------------------------------------------------------------------------------+ 
Path 39: MET Setup Check with Pin memory/\memory_file_reg[88][30] /CK 
Endpoint:   memory/\memory_file_reg[88][30] /D (^) checked with  leading edge 
of 'input_clk'
Beginpoint: start                              (^) triggered by  leading edge 
of '@'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         0.141
+ Phase Shift                   5.000
= Required Time                 4.859
- Arrival Time                  4.138
= Slack Time                    0.721
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc      |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                    |              |           |       |       |  Time   |   Time   | 
     |------------------------------------+--------------+-----------+-------+-------+---------+----------| 
     |                                    | start ^      |           | 0.000 |       |   0.000 |    0.721 | 
     | control/g1198                      | A ^ -> ZN v  | INV_X4    | 0.020 | 0.026 |   0.026 |    0.747 | 
     | control/g1189                      | A2 v -> ZN v | OR2_X2    | 0.066 | 0.287 |   0.313 |    1.034 | 
     | control/FE_RC_4779_0               | A1 v -> ZN ^ | NOR2_X4   | 0.085 | 0.131 |   0.444 |    1.165 | 
     | control/g1164                      | A1 ^ -> ZN ^ | OR2_X4    | 0.184 | 0.296 |   0.740 |    1.461 | 
     | Mem_in/FE_OCPC1613_IorD_Mux_Select | A ^ -> Z ^   | BUF_X4    | 0.178 | 0.319 |   1.059 |    1.779 | 
     | Mem_in/g179                        | S ^ -> Z v   | MUX2_X2   | 0.088 | 0.609 |   1.667 |    2.388 | 
     | memory/g154327                     | A2 v -> ZN ^ | NOR2_X4   | 0.275 | 0.385 |   2.052 |    2.773 | 
     | memory/g154298                     | A1 ^ -> ZN v | NAND3_X2  | 0.106 | 0.169 |   2.221 |    2.942 | 
     | memory/g154271                     | A2 v -> ZN ^ | NOR2_X2   | 0.109 | 0.207 |   2.428 |    3.149 | 
     | memory/FE_OFC888_n_133             | A ^ -> ZN v  | INV_X4    | 0.029 | 0.047 |   2.475 |    3.196 | 
     | memory/FE_OFC889_n_133             | A v -> ZN ^  | INV_X4    | 0.397 | 0.435 |   2.910 |    3.631 | 
     | memory/g154099                     | B2 ^ -> ZN v | AOI21_X2  | 0.120 | 0.150 |   3.061 |    3.782 | 
     | memory/FE_OFC1175_n_1441           | A v -> ZN ^  | INV_X4    | 0.066 | 0.132 |   3.192 |    3.913 | 
     | memory/FE_OFC1176_n_1441           | A ^ -> ZN v  | INV_X8    | 0.067 | 0.113 |   3.305 |    4.026 | 
     | memory/g153999                     | A1 v -> ZN ^ | NOR2_X2   | 0.106 | 0.162 |   3.467 |    4.188 | 
     | memory/FE_OFC1374_n_1442           | A ^ -> ZN v  | INV_X4    | 0.032 | 0.060 |   3.526 |    4.247 | 
     | memory/FE_OFC1376_n_1442           | A v -> ZN ^  | INV_X8    | 0.266 | 0.302 |   3.828 |    4.549 | 
     | memory/g150699                     | A1 ^ -> ZN v | AOI222_X1 | 0.181 | 0.171 |   3.999 |    4.720 | 
     | memory/g150698                     | A v -> ZN ^  | INV_X2    | 0.069 | 0.138 |   4.138 |    4.859 | 
     | memory/\memory_file_reg[88][30]    | D ^          | DFF_X1    | 0.069 | 0.000 |   4.138 |    4.859 | 
     +----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |            Instance             |  Arc  |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                 |       |        |       |       |  Time   |   Time   | 
     |---------------------------------+-------+--------+-------+-------+---------+----------| 
     |                                 | clk ^ |        | 0.000 |       |   0.000 |   -0.721 | 
     | memory/\memory_file_reg[88][30] | CK ^  | DFF_X1 | 0.000 | 0.000 |   0.000 |   -0.721 | 
     +---------------------------------------------------------------------------------------+ 
Path 40: MET Setup Check with Pin alu/approx_mul/\out_mul_reg[10] /CK 
Endpoint:   alu/approx_mul/\out_mul_reg[10] /D (^) checked with  leading edge 
of 'input_clk'
Beginpoint: rst                                (^) triggered by  leading edge 
of '@'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         0.215
+ Phase Shift                   5.000
= Required Time                 4.785
- Arrival Time                  4.062
= Slack Time                    0.723
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                             |              |          |       |       |  Time   |   Time   | 
     |---------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                             | rst ^        |          | 0.000 |       |   0.000 |    0.723 | 
     | alu/approx_mul/FE_RC_4476_0                 | A2 ^ -> ZN v | NOR2_X4  | 0.026 | 0.039 |   0.039 |    0.762 | 
     | alu/approx_mul/FE_RC_4474_0                 | A v -> ZN ^  | AOI21_X2 | 0.219 | 0.313 |   0.353 |    1.076 | 
     | alu/approx_mul/FE_RC_5085_0                 | A ^ -> ZN v  | INV_X2   | 0.053 | 0.071 |   0.424 |    1.147 | 
     | alu/approx_mul/FE_RC_5084_0                 | A1 v -> ZN ^ | NOR2_X2  | 0.080 | 0.119 |   0.543 |    1.266 | 
     | alu/approx_mul/FE_RC_5083_0                 | A3 ^ -> ZN v | NAND3_X2 | 0.069 | 0.132 |   0.675 |    1.398 | 
     | alu/approx_mul/FE_OCP_RBC1690_n_132         | A v -> ZN ^  | INV_X4   | 0.050 | 0.097 |   0.772 |    1.495 | 
     | alu/approx_mul/FE_OCP_RBC1689_n_132         | A ^ -> ZN v  | INV_X2   | 0.019 | 0.042 |   0.813 |    1.536 | 
     | alu/approx_mul/FE_RC_5096_0                 | A1 v -> ZN ^ | NAND2_X2 | 0.071 | 0.082 |   0.895 |    1.618 | 
     | alu/approx_mul/FE_RC_5095_0                 | A1 ^ -> ZN v | NAND2_X2 | 0.034 | 0.068 |   0.963 |    1.686 | 
     | alu/approx_mul/FE_RC_5094_0                 | A1 v -> ZN ^ | NAND2_X4 | 0.110 | 0.131 |   1.094 |    1.817 | 
     | alu/approx_mul/g3135                        | A ^ -> ZN v  | INV_X16  | 0.038 | 0.076 |   1.170 |    1.893 | 
     | alu/approx_mul/mul_232_18/g4334             | A v -> ZN ^  | INV_X16  | 0.029 | 0.057 |   1.227 |    1.950 | 
     | alu/approx_mul/mul_232_18/FE_OCPC1572_n_29  | A ^ -> Z ^   | BUF_X8   | 0.101 | 0.191 |   1.418 |    2.141 | 
     | alu/approx_mul/mul_232_18/g4214             | A1 ^ -> ZN v | NAND2_X2 | 0.060 | 0.081 |   1.498 |    2.221 | 
     | alu/approx_mul/mul_232_18/FE_RC_4320_0      | A1 v -> ZN ^ | NAND2_X4 | 0.079 | 0.114 |   1.613 |    2.336 | 
     | alu/approx_mul/mul_232_18/g3954             | B1 ^ -> ZN v | AOI22_X2 | 0.082 | 0.094 |   1.707 |    2.430 | 
     | alu/approx_mul/mul_232_18/FE_OCPC1691_n_604 | A v -> Z v   | BUF_X8   | 0.053 | 0.268 |   1.974 |    2.697 | 
     | alu/approx_mul/mul_232_18/FE_RC_6099_0      | A1 v -> ZN v | OR2_X4   | 0.047 | 0.252 |   2.227 |    2.949 | 
     | alu/approx_mul/mul_232_18/FE_RC_6098_0      | A1 v -> ZN ^ | NAND2_X4 | 0.113 | 0.142 |   2.368 |    3.091 | 
     | alu/approx_mul/mul_232_18/FE_RC_1785_0      | A2 ^ -> ZN v | NAND2_X4 | 0.056 | 0.067 |   2.435 |    3.158 | 
     | alu/approx_mul/mul_232_18/FE_RC_1779_0      | A2 v -> ZN ^ | NAND2_X2 | 0.114 | 0.166 |   2.601 |    3.324 | 
     | alu/approx_mul/mul_232_18/FE_RC_1794_0      | A1 ^ -> ZN v | NAND2_X2 | 0.043 | 0.078 |   2.680 |    3.403 | 
     | alu/approx_mul/mul_232_18/FE_RC_1778_0      | A v -> ZN ^  | OAI21_X4 | 0.123 | 0.148 |   2.828 |    3.551 | 
     | alu/approx_mul/mul_232_18/FE_RC_1777_0      | A ^ -> ZN v  | INV_X4   | 0.032 | 0.051 |   2.879 |    3.602 | 
     | alu/approx_mul/mul_232_18/FE_RC_1776_0      | A1 v -> ZN ^ | NAND2_X4 | 0.093 | 0.112 |   2.991 |    3.714 | 
     | alu/approx_mul/mul_232_18/FE_RC_4443_0      | A1 ^ -> ZN v | NAND3_X4 | 0.048 | 0.094 |   3.085 |    3.808 | 
     | alu/approx_mul/mul_232_18/FE_RC_1968_0      | A1 v -> ZN ^ | NAND2_X2 | 0.084 | 0.112 |   3.197 |    3.920 | 
     | alu/approx_mul/mul_232_18/FE_RC_1967_0      | A1 ^ -> ZN v | NAND2_X4 | 0.039 | 0.078 |   3.275 |    3.998 | 
     | alu/approx_mul/mul_232_18/g3512             | A1 v -> ZN ^ | NOR2_X2  | 0.121 | 0.157 |   3.432 |    4.155 | 
     | alu/approx_mul/mul_232_18/g3511             | A ^ -> ZN v  | INV_X2   | 0.035 | 0.061 |   3.493 |    4.216 | 
     | alu/approx_mul/mul_232_18/g3495             | B1 v -> ZN ^ | OAI21_X2 | 0.187 | 0.230 |   3.723 |    4.446 | 
     | alu/approx_mul/mul_232_18/g3478             | A ^ -> ZN ^  | XNOR2_X2 | 0.252 | 0.339 |   4.062 |    4.785 | 
     | alu/approx_mul/\out_mul_reg[10]             | D ^          | DFF_X1   | 0.252 | 0.001 |   4.062 |    4.785 | 
     +------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |            Instance             |  Arc  |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                 |       |        |       |       |  Time   |   Time   | 
     |---------------------------------+-------+--------+-------+-------+---------+----------| 
     |                                 | clk ^ |        | 0.000 |       |   0.000 |   -0.723 | 
     | alu/approx_mul/\out_mul_reg[10] | CK ^  | DFF_X1 | 0.000 | 0.000 |   0.000 |   -0.723 | 
     +---------------------------------------------------------------------------------------+ 
Path 41: MET Setup Check with Pin Mem_Data_Reg/\Out_reg[2] /CK 
Endpoint:   Mem_Data_Reg/\Out_reg[2] /D (v) checked with  leading edge of 
'input_clk'
Beginpoint: start                       (^) triggered by  leading edge of '@'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         0.209
+ Phase Shift                   5.000
= Required Time                 4.791
- Arrival Time                  4.067
= Slack Time                    0.724
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------+ 
     |         Instance         |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                          |              |          |       |       |  Time   |   Time   | 
     |--------------------------+--------------+----------+-------+-------+---------+----------| 
     |                          | start ^      |          | 0.000 |       |   0.000 |    0.724 | 
     | control/g1198            | A ^ -> ZN v  | INV_X4   | 0.020 | 0.026 |   0.026 |    0.749 | 
     | control/g1189            | A2 v -> ZN v | OR2_X2   | 0.066 | 0.287 |   0.313 |    1.037 | 
     | control/FE_RC_4779_0     | A1 v -> ZN ^ | NOR2_X4  | 0.085 | 0.131 |   0.444 |    1.168 | 
     | control/g1164            | A1 ^ -> ZN ^ | OR2_X4   | 0.184 | 0.296 |   0.740 |    1.464 | 
     | Mem_in/g193              | S ^ -> Z v   | MUX2_X2  | 0.155 | 0.748 |   1.488 |    2.212 | 
     | memory/g74976            | A v -> ZN ^  | INV_X8   | 0.085 | 0.177 |   1.665 |    2.389 | 
     | memory/g74950            | A1 ^ -> ZN v | NOR2_X4  | 0.106 | 0.083 |   1.748 |    2.472 | 
     | memory/g74911            | A2 v -> ZN v | AND2_X4  | 0.090 | 0.357 |   2.106 |    2.829 | 
     | memory/FE_RC_3090_0      | A2 v -> ZN ^ | NAND2_X4 | 0.176 | 0.257 |   2.363 |    3.087 | 
     | memory/FE_OFC1132_n_8887 | A ^ -> ZN v  | INV_X32  | 0.056 | 0.099 |   2.462 |    3.186 | 
     | memory/g73477            | B1 v -> ZN ^ | AOI22_X2 | 0.202 | 0.318 |   2.781 |    3.504 | 
     | memory/g72868            | A2 ^ -> ZN v | NAND4_X4 | 0.117 | 0.214 |   2.994 |    3.718 | 
     | memory/g72734            | A4 v -> ZN ^ | NOR4_X2  | 0.136 | 0.358 |   3.352 |    4.076 | 
     | memory/FE_OFC1506_n_9381 | A ^ -> Z ^   | BUF_X8   | 0.093 | 0.243 |   3.595 |    4.318 | 
     | memory/g72653            | A3 ^ -> ZN v | NAND3_X4 | 0.085 | 0.150 |   3.745 |    4.469 | 
     | Mem_Data_Reg/g638        | B1 v -> ZN ^ | AOI22_X2 | 0.164 | 0.278 |   4.023 |    4.747 | 
     | Mem_Data_Reg/g637        | A ^ -> ZN v  | INV_X4   | 0.036 | 0.044 |   4.067 |    4.791 | 
     | Mem_Data_Reg/\Out_reg[2] | D v          | DFF_X2   | 0.036 | 0.000 |   4.067 |    4.791 | 
     +-----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------+ 
     |         Instance         |  Arc  |  Cell  |  Slew | Delay | Arrival | Required | 
     |                          |       |        |       |       |  Time   |   Time   | 
     |--------------------------+-------+--------+-------+-------+---------+----------| 
     |                          | clk ^ |        | 0.000 |       |   0.000 |   -0.724 | 
     | Mem_Data_Reg/\Out_reg[2] | CK ^  | DFF_X2 | 0.000 | 0.000 |   0.000 |   -0.724 | 
     +--------------------------------------------------------------------------------+ 
Path 42: MET Setup Check with Pin memory/\memory_file_reg[88][1] /CK 
Endpoint:   memory/\memory_file_reg[88][1] /D (^) checked with  leading edge of 
'input_clk'
Beginpoint: start                             (^) triggered by  leading edge of 
'@'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         0.142
+ Phase Shift                   5.000
= Required Time                 4.858
- Arrival Time                  4.134
= Slack Time                    0.724
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc      |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                    |              |           |       |       |  Time   |   Time   | 
     |------------------------------------+--------------+-----------+-------+-------+---------+----------| 
     |                                    | start ^      |           | 0.000 |       |   0.000 |    0.724 | 
     | control/g1198                      | A ^ -> ZN v  | INV_X4    | 0.020 | 0.026 |   0.026 |    0.750 | 
     | control/g1189                      | A2 v -> ZN v | OR2_X2    | 0.066 | 0.287 |   0.313 |    1.037 | 
     | control/FE_RC_4779_0               | A1 v -> ZN ^ | NOR2_X4   | 0.085 | 0.131 |   0.444 |    1.168 | 
     | control/g1164                      | A1 ^ -> ZN ^ | OR2_X4    | 0.184 | 0.296 |   0.740 |    1.464 | 
     | Mem_in/FE_OCPC1613_IorD_Mux_Select | A ^ -> Z ^   | BUF_X4    | 0.178 | 0.319 |   1.058 |    1.782 | 
     | Mem_in/g179                        | S ^ -> Z v   | MUX2_X2   | 0.088 | 0.609 |   1.667 |    2.391 | 
     | memory/g154327                     | A2 v -> ZN ^ | NOR2_X4   | 0.275 | 0.385 |   2.052 |    2.776 | 
     | memory/g154298                     | A1 ^ -> ZN v | NAND3_X2  | 0.106 | 0.169 |   2.221 |    2.945 | 
     | memory/g154271                     | A2 v -> ZN ^ | NOR2_X2   | 0.109 | 0.207 |   2.428 |    3.152 | 
     | memory/FE_OFC888_n_133             | A ^ -> ZN v  | INV_X4    | 0.029 | 0.047 |   2.475 |    3.199 | 
     | memory/FE_OFC889_n_133             | A v -> ZN ^  | INV_X4    | 0.397 | 0.435 |   2.910 |    3.634 | 
     | memory/g154099                     | B2 ^ -> ZN v | AOI21_X2  | 0.120 | 0.150 |   3.061 |    3.784 | 
     | memory/FE_OFC1175_n_1441           | A v -> ZN ^  | INV_X4    | 0.066 | 0.132 |   3.192 |    3.916 | 
     | memory/FE_OFC1176_n_1441           | A ^ -> ZN v  | INV_X8    | 0.067 | 0.113 |   3.305 |    4.029 | 
     | memory/g153999                     | A1 v -> ZN ^ | NOR2_X2   | 0.106 | 0.162 |   3.467 |    4.191 | 
     | memory/FE_OFC1374_n_1442           | A ^ -> ZN v  | INV_X4    | 0.032 | 0.060 |   3.526 |    4.250 | 
     | memory/FE_OFC1376_n_1442           | A v -> ZN ^  | INV_X8    | 0.266 | 0.302 |   3.828 |    4.552 | 
     | memory/g150657                     | A1 ^ -> ZN v | AOI222_X1 | 0.178 | 0.166 |   3.994 |    4.718 | 
     | memory/g150656                     | A v -> ZN ^  | INV_X2    | 0.070 | 0.140 |   4.134 |    4.858 | 
     | memory/\memory_file_reg[88][1]     | D ^          | DFF_X1    | 0.070 | 0.000 |   4.134 |    4.858 | 
     +----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------+ 
     |            Instance            |  Arc  |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                |       |        |       |       |  Time   |   Time   | 
     |--------------------------------+-------+--------+-------+-------+---------+----------| 
     |                                | clk ^ |        | 0.000 |       |   0.000 |   -0.724 | 
     | memory/\memory_file_reg[88][1] | CK ^  | DFF_X1 | 0.000 | 0.000 |   0.000 |   -0.724 | 
     +--------------------------------------------------------------------------------------+ 
Path 43: MET Setup Check with Pin memory/\memory_file_reg[27][10] /CK 
Endpoint:   memory/\memory_file_reg[27][10] /D (^) checked with  leading edge 
of 'input_clk'
Beginpoint: start                              (^) triggered by  leading edge 
of '@'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         0.140
+ Phase Shift                   5.000
= Required Time                 4.860
- Arrival Time                  4.136
= Slack Time                    0.725
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc      |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                    |              |           |       |       |  Time   |   Time   | 
     |------------------------------------+--------------+-----------+-------+-------+---------+----------| 
     |                                    | start ^      |           | 0.000 |       |   0.000 |    0.725 | 
     | control/g1198                      | A ^ -> ZN v  | INV_X4    | 0.020 | 0.026 |   0.026 |    0.750 | 
     | control/g1189                      | A2 v -> ZN v | OR2_X2    | 0.066 | 0.287 |   0.313 |    1.038 | 
     | control/FE_RC_4779_0               | A1 v -> ZN ^ | NOR2_X4   | 0.085 | 0.131 |   0.444 |    1.169 | 
     | control/g1164                      | A1 ^ -> ZN ^ | OR2_X4    | 0.184 | 0.296 |   0.740 |    1.465 | 
     | Mem_in/FE_OCPC1613_IorD_Mux_Select | A ^ -> Z ^   | BUF_X4    | 0.178 | 0.319 |   1.059 |    1.783 | 
     | Mem_in/g190                        | S ^ -> Z v   | MUX2_X2   | 0.082 | 0.590 |   1.649 |    2.373 | 
     | memory/g154325                     | A2 v -> ZN ^ | NOR2_X4   | 0.289 | 0.398 |   2.047 |    2.771 | 
     | memory/g154314                     | A1 ^ -> ZN v | NAND3_X2  | 0.120 | 0.199 |   2.245 |    2.970 | 
     | memory/g154267                     | A1 v -> ZN ^ | NOR2_X2   | 0.107 | 0.182 |   2.427 |    3.151 | 
     | memory/FE_OFC817_n_135             | A ^ -> ZN v  | INV_X4    | 0.028 | 0.047 |   2.474 |    3.198 | 
     | memory/FE_OFC818_n_135             | A v -> ZN ^  | INV_X4    | 0.406 | 0.444 |   2.918 |    3.643 | 
     | memory/g154097                     | B2 ^ -> ZN v | AOI21_X2  | 0.079 | 0.151 |   3.069 |    3.794 | 
     | memory/FE_OFC1061_n_2453           | A v -> ZN ^  | INV_X4    | 0.056 | 0.108 |   3.177 |    3.902 | 
     | memory/FE_OFC1062_n_2453           | A ^ -> ZN v  | INV_X8    | 0.070 | 0.111 |   3.289 |    4.013 | 
     | memory/g154007                     | A1 v -> ZN ^ | NOR2_X2   | 0.106 | 0.162 |   3.450 |    4.175 | 
     | memory/FE_OFC1296_n_2454           | A ^ -> ZN v  | INV_X4    | 0.032 | 0.060 |   3.510 |    4.235 | 
     | memory/FE_OFC1298_n_2454           | A v -> ZN ^  | INV_X8    | 0.278 | 0.310 |   3.820 |    4.545 | 
     | memory/g152941                     | A1 ^ -> ZN v | AOI222_X1 | 0.157 | 0.183 |   4.004 |    4.728 | 
     | memory/g152940                     | A v -> ZN ^  | INV_X2    | 0.065 | 0.132 |   4.136 |    4.860 | 
     | memory/\memory_file_reg[27][10]    | D ^          | DFF_X1    | 0.065 | 0.000 |   4.136 |    4.860 | 
     +----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |            Instance             |  Arc  |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                 |       |        |       |       |  Time   |   Time   | 
     |---------------------------------+-------+--------+-------+-------+---------+----------| 
     |                                 | clk ^ |        | 0.000 |       |   0.000 |   -0.725 | 
     | memory/\memory_file_reg[27][10] | CK ^  | DFF_X1 | 0.000 | 0.000 |   0.000 |   -0.725 | 
     +---------------------------------------------------------------------------------------+ 
Path 44: MET Setup Check with Pin memory/\memory_file_reg[26][29] /CK 
Endpoint:   memory/\memory_file_reg[26][29] /D (^) checked with  leading edge 
of 'input_clk'
Beginpoint: start                              (^) triggered by  leading edge 
of '@'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         0.144
+ Phase Shift                   5.000
= Required Time                 4.856
- Arrival Time                  4.131
= Slack Time                    0.725
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc      |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                    |              |           |       |       |  Time   |   Time   | 
     |------------------------------------+--------------+-----------+-------+-------+---------+----------| 
     |                                    | start ^      |           | 0.000 |       |   0.000 |    0.725 | 
     | control/g1198                      | A ^ -> ZN v  | INV_X4    | 0.020 | 0.026 |   0.026 |    0.751 | 
     | control/g1189                      | A2 v -> ZN v | OR2_X2    | 0.066 | 0.287 |   0.313 |    1.038 | 
     | control/FE_RC_4779_0               | A1 v -> ZN ^ | NOR2_X4   | 0.085 | 0.131 |   0.444 |    1.169 | 
     | control/g1164                      | A1 ^ -> ZN ^ | OR2_X4    | 0.184 | 0.296 |   0.740 |    1.465 | 
     | Mem_in/FE_OCPC1613_IorD_Mux_Select | A ^ -> Z ^   | BUF_X4    | 0.178 | 0.319 |   1.059 |    1.784 | 
     | Mem_in/g190                        | S ^ -> Z v   | MUX2_X2   | 0.082 | 0.590 |   1.649 |    2.374 | 
     | memory/g154325                     | A2 v -> ZN ^ | NOR2_X4   | 0.289 | 0.398 |   2.047 |    2.772 | 
     | memory/g154314                     | A1 ^ -> ZN v | NAND3_X2  | 0.120 | 0.199 |   2.245 |    2.970 | 
     | memory/g154267                     | A1 v -> ZN ^ | NOR2_X2   | 0.107 | 0.182 |   2.427 |    3.152 | 
     | memory/FE_OFC817_n_135             | A ^ -> ZN v  | INV_X4    | 0.028 | 0.047 |   2.474 |    3.199 | 
     | memory/FE_OFC818_n_135             | A v -> ZN ^  | INV_X4    | 0.406 | 0.444 |   2.918 |    3.643 | 
     | memory/g154074                     | B2 ^ -> ZN v | AOI21_X2  | 0.079 | 0.152 |   3.070 |    3.795 | 
     | memory/FE_OFC1226_n_2578           | A v -> ZN ^  | INV_X4    | 0.056 | 0.108 |   3.178 |    3.903 | 
     | memory/FE_OFC1227_n_2578           | A ^ -> ZN v  | INV_X8    | 0.067 | 0.105 |   3.284 |    4.009 | 
     | memory/g154005                     | A1 v -> ZN ^ | NOR2_X2   | 0.105 | 0.163 |   3.447 |    4.172 | 
     | memory/FE_OFC1368_n_2579           | A ^ -> ZN v  | INV_X4    | 0.032 | 0.059 |   3.505 |    4.230 | 
     | memory/FE_OFC1369_n_2579           | A v -> ZN ^  | INV_X8    | 0.265 | 0.297 |   3.802 |    4.527 | 
     | memory/g152861                     | A1 ^ -> ZN v | AOI222_X1 | 0.185 | 0.178 |   3.980 |    4.705 | 
     | memory/g152860                     | A v -> ZN ^  | INV_X2    | 0.075 | 0.151 |   4.131 |    4.856 | 
     | memory/\memory_file_reg[26][29]    | D ^          | DFF_X1    | 0.075 | 0.000 |   4.131 |    4.856 | 
     +----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |            Instance             |  Arc  |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                 |       |        |       |       |  Time   |   Time   | 
     |---------------------------------+-------+--------+-------+-------+---------+----------| 
     |                                 | clk ^ |        | 0.000 |       |   0.000 |   -0.725 | 
     | memory/\memory_file_reg[26][29] | CK ^  | DFF_X1 | 0.000 | 0.000 |   0.000 |   -0.725 | 
     +---------------------------------------------------------------------------------------+ 
Path 45: MET Setup Check with Pin memory/\memory_file_reg[88][18] /CK 
Endpoint:   memory/\memory_file_reg[88][18] /D (^) checked with  leading edge 
of 'input_clk'
Beginpoint: start                              (^) triggered by  leading edge 
of '@'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         0.142
+ Phase Shift                   5.000
= Required Time                 4.858
- Arrival Time                  4.132
= Slack Time                    0.725
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc      |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                    |              |           |       |       |  Time   |   Time   | 
     |------------------------------------+--------------+-----------+-------+-------+---------+----------| 
     |                                    | start ^      |           | 0.000 |       |   0.000 |    0.725 | 
     | control/g1198                      | A ^ -> ZN v  | INV_X4    | 0.020 | 0.026 |   0.026 |    0.751 | 
     | control/g1189                      | A2 v -> ZN v | OR2_X2    | 0.066 | 0.287 |   0.313 |    1.039 | 
     | control/FE_RC_4779_0               | A1 v -> ZN ^ | NOR2_X4   | 0.085 | 0.131 |   0.444 |    1.170 | 
     | control/g1164                      | A1 ^ -> ZN ^ | OR2_X4    | 0.184 | 0.296 |   0.740 |    1.465 | 
     | Mem_in/FE_OCPC1613_IorD_Mux_Select | A ^ -> Z ^   | BUF_X4    | 0.178 | 0.319 |   1.058 |    1.784 | 
     | Mem_in/g179                        | S ^ -> Z v   | MUX2_X2   | 0.088 | 0.609 |   1.667 |    2.393 | 
     | memory/g154327                     | A2 v -> ZN ^ | NOR2_X4   | 0.275 | 0.385 |   2.052 |    2.778 | 
     | memory/g154298                     | A1 ^ -> ZN v | NAND3_X2  | 0.106 | 0.169 |   2.221 |    2.947 | 
     | memory/g154271                     | A2 v -> ZN ^ | NOR2_X2   | 0.109 | 0.207 |   2.428 |    3.154 | 
     | memory/FE_OFC888_n_133             | A ^ -> ZN v  | INV_X4    | 0.029 | 0.047 |   2.475 |    3.200 | 
     | memory/FE_OFC889_n_133             | A v -> ZN ^  | INV_X4    | 0.397 | 0.435 |   2.910 |    3.636 | 
     | memory/g154099                     | B2 ^ -> ZN v | AOI21_X2  | 0.120 | 0.150 |   3.061 |    3.786 | 
     | memory/FE_OFC1175_n_1441           | A v -> ZN ^  | INV_X4    | 0.066 | 0.132 |   3.192 |    3.918 | 
     | memory/FE_OFC1176_n_1441           | A ^ -> ZN v  | INV_X8    | 0.067 | 0.113 |   3.305 |    4.031 | 
     | memory/g153999                     | A1 v -> ZN ^ | NOR2_X2   | 0.106 | 0.162 |   3.467 |    4.192 | 
     | memory/FE_OFC1374_n_1442           | A ^ -> ZN v  | INV_X4    | 0.032 | 0.060 |   3.526 |    4.252 | 
     | memory/FE_OFC1376_n_1442           | A v -> ZN ^  | INV_X8    | 0.266 | 0.302 |   3.828 |    4.553 | 
     | memory/g150649                     | A1 ^ -> ZN v | AOI222_X1 | 0.176 | 0.161 |   3.989 |    4.714 | 
     | memory/g150648                     | A v -> ZN ^  | INV_X2    | 0.071 | 0.143 |   4.132 |    4.858 | 
     | memory/\memory_file_reg[88][18]    | D ^          | DFF_X1    | 0.071 | 0.000 |   4.132 |    4.858 | 
     +----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |            Instance             |  Arc  |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                 |       |        |       |       |  Time   |   Time   | 
     |---------------------------------+-------+--------+-------+-------+---------+----------| 
     |                                 | clk ^ |        | 0.000 |       |   0.000 |   -0.725 | 
     | memory/\memory_file_reg[88][18] | CK ^  | DFF_X1 | 0.000 | 0.000 |   0.000 |   -0.725 | 
     +---------------------------------------------------------------------------------------+ 
Path 46: MET Setup Check with Pin memory/\memory_file_reg[88][10] /CK 
Endpoint:   memory/\memory_file_reg[88][10] /D (^) checked with  leading edge 
of 'input_clk'
Beginpoint: start                              (^) triggered by  leading edge 
of '@'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         0.142
+ Phase Shift                   5.000
= Required Time                 4.858
- Arrival Time                  4.133
= Slack Time                    0.726
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc      |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                    |              |           |       |       |  Time   |   Time   | 
     |------------------------------------+--------------+-----------+-------+-------+---------+----------| 
     |                                    | start ^      |           | 0.000 |       |   0.000 |    0.726 | 
     | control/g1198                      | A ^ -> ZN v  | INV_X4    | 0.020 | 0.026 |   0.026 |    0.752 | 
     | control/g1189                      | A2 v -> ZN v | OR2_X2    | 0.066 | 0.287 |   0.313 |    1.039 | 
     | control/FE_RC_4779_0               | A1 v -> ZN ^ | NOR2_X4   | 0.085 | 0.131 |   0.444 |    1.170 | 
     | control/g1164                      | A1 ^ -> ZN ^ | OR2_X4    | 0.184 | 0.296 |   0.740 |    1.466 | 
     | Mem_in/FE_OCPC1613_IorD_Mux_Select | A ^ -> Z ^   | BUF_X4    | 0.178 | 0.319 |   1.059 |    1.784 | 
     | Mem_in/g179                        | S ^ -> Z v   | MUX2_X2   | 0.088 | 0.609 |   1.667 |    2.393 | 
     | memory/g154327                     | A2 v -> ZN ^ | NOR2_X4   | 0.275 | 0.385 |   2.052 |    2.778 | 
     | memory/g154298                     | A1 ^ -> ZN v | NAND3_X2  | 0.106 | 0.169 |   2.221 |    2.947 | 
     | memory/g154271                     | A2 v -> ZN ^ | NOR2_X2   | 0.109 | 0.207 |   2.428 |    3.154 | 
     | memory/FE_OFC888_n_133             | A ^ -> ZN v  | INV_X4    | 0.029 | 0.047 |   2.475 |    3.201 | 
     | memory/FE_OFC889_n_133             | A v -> ZN ^  | INV_X4    | 0.397 | 0.435 |   2.910 |    3.636 | 
     | memory/g154099                     | B2 ^ -> ZN v | AOI21_X2  | 0.120 | 0.150 |   3.061 |    3.786 | 
     | memory/FE_OFC1175_n_1441           | A v -> ZN ^  | INV_X4    | 0.066 | 0.132 |   3.192 |    3.918 | 
     | memory/FE_OFC1176_n_1441           | A ^ -> ZN v  | INV_X8    | 0.067 | 0.113 |   3.305 |    4.031 | 
     | memory/g153999                     | A1 v -> ZN ^ | NOR2_X2   | 0.106 | 0.162 |   3.467 |    4.193 | 
     | memory/FE_OFC1374_n_1442           | A ^ -> ZN v  | INV_X4    | 0.032 | 0.060 |   3.526 |    4.252 | 
     | memory/FE_OFC1376_n_1442           | A v -> ZN ^  | INV_X8    | 0.266 | 0.302 |   3.828 |    4.554 | 
     | memory/g150621                     | A1 ^ -> ZN v | AOI222_X1 | 0.177 | 0.165 |   3.993 |    4.718 | 
     | memory/g150620                     | A v -> ZN ^  | INV_X2    | 0.070 | 0.140 |   4.133 |    4.858 | 
     | memory/\memory_file_reg[88][10]    | D ^          | DFF_X1    | 0.070 | 0.000 |   4.133 |    4.858 | 
     +----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |            Instance             |  Arc  |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                 |       |        |       |       |  Time   |   Time   | 
     |---------------------------------+-------+--------+-------+-------+---------+----------| 
     |                                 | clk ^ |        | 0.000 |       |   0.000 |   -0.726 | 
     | memory/\memory_file_reg[88][10] | CK ^  | DFF_X1 | 0.000 | 0.000 |   0.000 |   -0.726 | 
     +---------------------------------------------------------------------------------------+ 
Path 47: MET Setup Check with Pin memory/\memory_file_reg[88][21] /CK 
Endpoint:   memory/\memory_file_reg[88][21] /D (^) checked with  leading edge 
of 'input_clk'
Beginpoint: start                              (^) triggered by  leading edge 
of '@'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         0.142
+ Phase Shift                   5.000
= Required Time                 4.858
- Arrival Time                  4.132
= Slack Time                    0.726
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc      |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                    |              |           |       |       |  Time   |   Time   | 
     |------------------------------------+--------------+-----------+-------+-------+---------+----------| 
     |                                    | start ^      |           | 0.000 |       |   0.000 |    0.726 | 
     | control/g1198                      | A ^ -> ZN v  | INV_X4    | 0.020 | 0.026 |   0.026 |    0.752 | 
     | control/g1189                      | A2 v -> ZN v | OR2_X2    | 0.066 | 0.287 |   0.313 |    1.039 | 
     | control/FE_RC_4779_0               | A1 v -> ZN ^ | NOR2_X4   | 0.085 | 0.131 |   0.444 |    1.170 | 
     | control/g1164                      | A1 ^ -> ZN ^ | OR2_X4    | 0.184 | 0.296 |   0.740 |    1.466 | 
     | Mem_in/FE_OCPC1613_IorD_Mux_Select | A ^ -> Z ^   | BUF_X4    | 0.178 | 0.319 |   1.058 |    1.784 | 
     | Mem_in/g179                        | S ^ -> Z v   | MUX2_X2   | 0.088 | 0.609 |   1.667 |    2.393 | 
     | memory/g154327                     | A2 v -> ZN ^ | NOR2_X4   | 0.275 | 0.385 |   2.052 |    2.778 | 
     | memory/g154298                     | A1 ^ -> ZN v | NAND3_X2  | 0.106 | 0.169 |   2.221 |    2.947 | 
     | memory/g154271                     | A2 v -> ZN ^ | NOR2_X2   | 0.109 | 0.207 |   2.428 |    3.154 | 
     | memory/FE_OFC888_n_133             | A ^ -> ZN v  | INV_X4    | 0.029 | 0.047 |   2.475 |    3.201 | 
     | memory/FE_OFC889_n_133             | A v -> ZN ^  | INV_X4    | 0.397 | 0.435 |   2.910 |    3.636 | 
     | memory/g154099                     | B2 ^ -> ZN v | AOI21_X2  | 0.120 | 0.150 |   3.061 |    3.786 | 
     | memory/FE_OFC1175_n_1441           | A v -> ZN ^  | INV_X4    | 0.066 | 0.132 |   3.192 |    3.918 | 
     | memory/FE_OFC1176_n_1441           | A ^ -> ZN v  | INV_X8    | 0.067 | 0.113 |   3.305 |    4.031 | 
     | memory/g153999                     | A1 v -> ZN ^ | NOR2_X2   | 0.106 | 0.162 |   3.467 |    4.193 | 
     | memory/FE_OFC1374_n_1442           | A ^ -> ZN v  | INV_X4    | 0.032 | 0.060 |   3.526 |    4.252 | 
     | memory/FE_OFC1376_n_1442           | A v -> ZN ^  | INV_X8    | 0.266 | 0.302 |   3.828 |    4.554 | 
     | memory/g150663                     | A1 ^ -> ZN v | AOI222_X1 | 0.176 | 0.161 |   3.989 |    4.714 | 
     | memory/g150662                     | A v -> ZN ^  | INV_X2    | 0.071 | 0.143 |   4.132 |    4.858 | 
     | memory/\memory_file_reg[88][21]    | D ^          | DFF_X1    | 0.071 | 0.000 |   4.132 |    4.858 | 
     +----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |            Instance             |  Arc  |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                 |       |        |       |       |  Time   |   Time   | 
     |---------------------------------+-------+--------+-------+-------+---------+----------| 
     |                                 | clk ^ |        | 0.000 |       |   0.000 |   -0.726 | 
     | memory/\memory_file_reg[88][21] | CK ^  | DFF_X1 | 0.000 | 0.000 |   0.000 |   -0.726 | 
     +---------------------------------------------------------------------------------------+ 
Path 48: MET Setup Check with Pin memory/\memory_file_reg[88][26] /CK 
Endpoint:   memory/\memory_file_reg[88][26] /D (^) checked with  leading edge 
of 'input_clk'
Beginpoint: start                              (^) triggered by  leading edge 
of '@'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         0.142
+ Phase Shift                   5.000
= Required Time                 4.858
- Arrival Time                  4.132
= Slack Time                    0.726
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc      |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                    |              |           |       |       |  Time   |   Time   | 
     |------------------------------------+--------------+-----------+-------+-------+---------+----------| 
     |                                    | start ^      |           | 0.000 |       |   0.000 |    0.726 | 
     | control/g1198                      | A ^ -> ZN v  | INV_X4    | 0.020 | 0.026 |   0.026 |    0.752 | 
     | control/g1189                      | A2 v -> ZN v | OR2_X2    | 0.066 | 0.287 |   0.313 |    1.039 | 
     | control/FE_RC_4779_0               | A1 v -> ZN ^ | NOR2_X4   | 0.085 | 0.131 |   0.444 |    1.170 | 
     | control/g1164                      | A1 ^ -> ZN ^ | OR2_X4    | 0.184 | 0.296 |   0.740 |    1.466 | 
     | Mem_in/FE_OCPC1613_IorD_Mux_Select | A ^ -> Z ^   | BUF_X4    | 0.178 | 0.319 |   1.059 |    1.785 | 
     | Mem_in/g179                        | S ^ -> Z v   | MUX2_X2   | 0.088 | 0.609 |   1.667 |    2.393 | 
     | memory/g154327                     | A2 v -> ZN ^ | NOR2_X4   | 0.275 | 0.385 |   2.052 |    2.778 | 
     | memory/g154298                     | A1 ^ -> ZN v | NAND3_X2  | 0.106 | 0.169 |   2.221 |    2.947 | 
     | memory/g154271                     | A2 v -> ZN ^ | NOR2_X2   | 0.109 | 0.207 |   2.428 |    3.154 | 
     | memory/FE_OFC888_n_133             | A ^ -> ZN v  | INV_X4    | 0.029 | 0.047 |   2.475 |    3.201 | 
     | memory/FE_OFC889_n_133             | A v -> ZN ^  | INV_X4    | 0.397 | 0.435 |   2.910 |    3.636 | 
     | memory/g154099                     | B2 ^ -> ZN v | AOI21_X2  | 0.120 | 0.150 |   3.061 |    3.787 | 
     | memory/FE_OFC1175_n_1441           | A v -> ZN ^  | INV_X4    | 0.066 | 0.132 |   3.192 |    3.918 | 
     | memory/FE_OFC1176_n_1441           | A ^ -> ZN v  | INV_X8    | 0.067 | 0.113 |   3.305 |    4.031 | 
     | memory/g153999                     | A1 v -> ZN ^ | NOR2_X2   | 0.106 | 0.162 |   3.467 |    4.193 | 
     | memory/FE_OFC1374_n_1442           | A ^ -> ZN v  | INV_X4    | 0.032 | 0.060 |   3.526 |    4.252 | 
     | memory/FE_OFC1376_n_1442           | A v -> ZN ^  | INV_X8    | 0.266 | 0.302 |   3.828 |    4.554 | 
     | memory/g150681                     | A1 ^ -> ZN v | AOI222_X1 | 0.177 | 0.164 |   3.992 |    4.718 | 
     | memory/g150680                     | A v -> ZN ^  | INV_X2    | 0.070 | 0.140 |   4.132 |    4.858 | 
     | memory/\memory_file_reg[88][26]    | D ^          | DFF_X1    | 0.070 | 0.000 |   4.132 |    4.858 | 
     +----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |            Instance             |  Arc  |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                 |       |        |       |       |  Time   |   Time   | 
     |---------------------------------+-------+--------+-------+-------+---------+----------| 
     |                                 | clk ^ |        | 0.000 |       |   0.000 |   -0.726 | 
     | memory/\memory_file_reg[88][26] | CK ^  | DFF_X1 | 0.000 | 0.000 |   0.000 |   -0.726 | 
     +---------------------------------------------------------------------------------------+ 
Path 49: MET Setup Check with Pin memory/\memory_file_reg[26][19] /CK 
Endpoint:   memory/\memory_file_reg[26][19] /D (^) checked with  leading edge 
of 'input_clk'
Beginpoint: start                              (^) triggered by  leading edge 
of '@'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         0.143
+ Phase Shift                   5.000
= Required Time                 4.857
- Arrival Time                  4.131
= Slack Time                    0.726
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc      |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                    |              |           |       |       |  Time   |   Time   | 
     |------------------------------------+--------------+-----------+-------+-------+---------+----------| 
     |                                    | start ^      |           | 0.000 |       |   0.000 |    0.726 | 
     | control/g1198                      | A ^ -> ZN v  | INV_X4    | 0.020 | 0.026 |   0.026 |    0.752 | 
     | control/g1189                      | A2 v -> ZN v | OR2_X2    | 0.066 | 0.287 |   0.313 |    1.039 | 
     | control/FE_RC_4779_0               | A1 v -> ZN ^ | NOR2_X4   | 0.085 | 0.131 |   0.444 |    1.170 | 
     | control/g1164                      | A1 ^ -> ZN ^ | OR2_X4    | 0.184 | 0.296 |   0.740 |    1.466 | 
     | Mem_in/FE_OCPC1613_IorD_Mux_Select | A ^ -> Z ^   | BUF_X4    | 0.178 | 0.319 |   1.059 |    1.785 | 
     | Mem_in/g190                        | S ^ -> Z v   | MUX2_X2   | 0.082 | 0.590 |   1.649 |    2.375 | 
     | memory/g154325                     | A2 v -> ZN ^ | NOR2_X4   | 0.289 | 0.398 |   2.046 |    2.773 | 
     | memory/g154314                     | A1 ^ -> ZN v | NAND3_X2  | 0.120 | 0.199 |   2.245 |    2.971 | 
     | memory/g154267                     | A1 v -> ZN ^ | NOR2_X2   | 0.107 | 0.182 |   2.427 |    3.153 | 
     | memory/FE_OFC817_n_135             | A ^ -> ZN v  | INV_X4    | 0.028 | 0.047 |   2.474 |    3.200 | 
     | memory/FE_OFC818_n_135             | A v -> ZN ^  | INV_X4    | 0.406 | 0.444 |   2.918 |    3.644 | 
     | memory/g154074                     | B2 ^ -> ZN v | AOI21_X2  | 0.079 | 0.152 |   3.070 |    3.796 | 
     | memory/FE_OFC1226_n_2578           | A v -> ZN ^  | INV_X4    | 0.056 | 0.108 |   3.178 |    3.904 | 
     | memory/FE_OFC1227_n_2578           | A ^ -> ZN v  | INV_X8    | 0.067 | 0.105 |   3.283 |    4.010 | 
     | memory/g154005                     | A1 v -> ZN ^ | NOR2_X2   | 0.105 | 0.163 |   3.446 |    4.173 | 
     | memory/FE_OFC1368_n_2579           | A ^ -> ZN v  | INV_X4    | 0.032 | 0.059 |   3.505 |    4.231 | 
     | memory/FE_OFC1369_n_2579           | A v -> ZN ^  | INV_X8    | 0.265 | 0.297 |   3.802 |    4.528 | 
     | memory/g152783                     | A1 ^ -> ZN v | AOI222_X1 | 0.188 | 0.186 |   3.988 |    4.714 | 
     | memory/g152782                     | A v -> ZN ^  | INV_X2    | 0.072 | 0.143 |   4.131 |    4.857 | 
     | memory/\memory_file_reg[26][19]    | D ^          | DFF_X1    | 0.072 | 0.000 |   4.131 |    4.857 | 
     +----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |            Instance             |  Arc  |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                 |       |        |       |       |  Time   |   Time   | 
     |---------------------------------+-------+--------+-------+-------+---------+----------| 
     |                                 | clk ^ |        | 0.000 |       |   0.000 |   -0.726 | 
     | memory/\memory_file_reg[26][19] | CK ^  | DFF_X1 | 0.000 | 0.000 |   0.000 |   -0.726 | 
     +---------------------------------------------------------------------------------------+ 
Path 50: MET Setup Check with Pin memory/\memory_file_reg[27][7] /CK 
Endpoint:   memory/\memory_file_reg[27][7] /D (^) checked with  leading edge of 
'input_clk'
Beginpoint: start                             (^) triggered by  leading edge of 
'@'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         0.140
+ Phase Shift                   5.000
= Required Time                 4.860
- Arrival Time                  4.134
= Slack Time                    0.726
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc      |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                    |              |           |       |       |  Time   |   Time   | 
     |------------------------------------+--------------+-----------+-------+-------+---------+----------| 
     |                                    | start ^      |           | 0.000 |       |   0.000 |    0.726 | 
     | control/g1198                      | A ^ -> ZN v  | INV_X4    | 0.020 | 0.026 |   0.026 |    0.752 | 
     | control/g1189                      | A2 v -> ZN v | OR2_X2    | 0.066 | 0.287 |   0.313 |    1.039 | 
     | control/FE_RC_4779_0               | A1 v -> ZN ^ | NOR2_X4   | 0.085 | 0.131 |   0.444 |    1.170 | 
     | control/g1164                      | A1 ^ -> ZN ^ | OR2_X4    | 0.184 | 0.296 |   0.740 |    1.466 | 
     | Mem_in/FE_OCPC1613_IorD_Mux_Select | A ^ -> Z ^   | BUF_X4    | 0.178 | 0.319 |   1.059 |    1.785 | 
     | Mem_in/g190                        | S ^ -> Z v   | MUX2_X2   | 0.082 | 0.590 |   1.649 |    2.375 | 
     | memory/g154325                     | A2 v -> ZN ^ | NOR2_X4   | 0.289 | 0.398 |   2.046 |    2.773 | 
     | memory/g154314                     | A1 ^ -> ZN v | NAND3_X2  | 0.120 | 0.199 |   2.245 |    2.971 | 
     | memory/g154267                     | A1 v -> ZN ^ | NOR2_X2   | 0.107 | 0.182 |   2.427 |    3.153 | 
     | memory/FE_OFC817_n_135             | A ^ -> ZN v  | INV_X4    | 0.028 | 0.047 |   2.474 |    3.200 | 
     | memory/FE_OFC818_n_135             | A v -> ZN ^  | INV_X4    | 0.406 | 0.444 |   2.918 |    3.644 | 
     | memory/g154097                     | B2 ^ -> ZN v | AOI21_X2  | 0.079 | 0.151 |   3.069 |    3.795 | 
     | memory/FE_OFC1061_n_2453           | A v -> ZN ^  | INV_X4    | 0.056 | 0.108 |   3.177 |    3.903 | 
     | memory/FE_OFC1062_n_2453           | A ^ -> ZN v  | INV_X8    | 0.070 | 0.111 |   3.288 |    4.015 | 
     | memory/g154007                     | A1 v -> ZN ^ | NOR2_X2   | 0.106 | 0.162 |   3.450 |    4.176 | 
     | memory/FE_OFC1296_n_2454           | A ^ -> ZN v  | INV_X4    | 0.032 | 0.060 |   3.510 |    4.236 | 
     | memory/FE_OFC1298_n_2454           | A v -> ZN ^  | INV_X8    | 0.278 | 0.310 |   3.820 |    4.546 | 
     | memory/g153077                     | A1 ^ -> ZN v | AOI222_X1 | 0.157 | 0.179 |   4.000 |    4.726 | 
     | memory/g153076                     | A v -> ZN ^  | INV_X2    | 0.066 | 0.134 |   4.134 |    4.860 | 
     | memory/\memory_file_reg[27][7]     | D ^          | DFF_X1    | 0.066 | 0.000 |   4.134 |    4.860 | 
     +----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------+ 
     |            Instance            |  Arc  |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                |       |        |       |       |  Time   |   Time   | 
     |--------------------------------+-------+--------+-------+-------+---------+----------| 
     |                                | clk ^ |        | 0.000 |       |   0.000 |   -0.726 | 
     | memory/\memory_file_reg[27][7] | CK ^  | DFF_X1 | 0.000 | 0.000 |   0.000 |   -0.726 | 
     +--------------------------------------------------------------------------------------+ 

