|arinc_825
clk => rd_fifo:rd_fifo_inst.wrclk
clk => rd_fifo:rd_fifo_inst.rdclk
clk => wr_fifo:wr_fifo_inst.wrclk
clk => wr_fifo:wr_fifo_inst.rdclk
clk => spi_mask_ff[1].CLK
clk => spi_mask_ff[0].CLK
clk => spi_event_trg.CLK
clk => spi_ctrl_trg.CLK
clk => spi_mask_trg.CLK
clk => spi_event_trg_dff.CLK
clk => spi_event_ctrl_data[31].CLK
clk => spi_event_ctrl_data[30].CLK
clk => spi_event_ctrl_data[29].CLK
clk => spi_event_ctrl_data[28].CLK
clk => spi_event_ctrl_data[27].CLK
clk => spi_event_ctrl_data[26].CLK
clk => spi_event_ctrl_data[25].CLK
clk => spi_event_ctrl_data[24].CLK
clk => spi_event_ctrl_data[23].CLK
clk => spi_event_ctrl_data[22].CLK
clk => spi_event_ctrl_data[21].CLK
clk => spi_event_ctrl_data[20].CLK
clk => spi_event_ctrl_data[19].CLK
clk => spi_event_ctrl_data[18].CLK
clk => spi_event_ctrl_data[17].CLK
clk => spi_event_ctrl_data[16].CLK
clk => spi_event_ctrl_data[15].CLK
clk => spi_event_ctrl_data[14].CLK
clk => spi_event_ctrl_data[13].CLK
clk => spi_event_ctrl_data[12].CLK
clk => spi_event_ctrl_data[11].CLK
clk => spi_event_ctrl_data[10].CLK
clk => spi_event_ctrl_data[9].CLK
clk => spi_event_ctrl_data[8].CLK
clk => spi_event_ctrl_data[7].CLK
clk => spi_event_ctrl_data[6].CLK
clk => spi_event_ctrl_data[5].CLK
clk => spi_event_ctrl_data[4].CLK
clk => spi_event_ctrl_data[3].CLK
clk => spi_event_ctrl_data[2].CLK
clk => spi_event_ctrl_data[1].CLK
clk => spi_event_ctrl_data[0].CLK
clk => rd_fifo_full_trg.CLK
clk => spi_ctrl_ff[4].CLK
clk => spi_ctrl_ff[3].CLK
clk => spi_ctrl_ff[2].CLK
clk => spi_ctrl_ff[1].CLK
clk => spi_ctrl_ff[0].CLK
clk => clk_div_count[2].CLK
clk => clk_div_count[1].CLK
clk => clk_div_count[0].CLK
clk => clk_spi.CLK
clk => wr_fifo_rdreq_reg.CLK
clk => transmit_count_reg[7].CLK
clk => transmit_count_reg[6].CLK
clk => transmit_count_reg[5].CLK
clk => transmit_count_reg[4].CLK
clk => transmit_count_reg[3].CLK
clk => transmit_count_reg[2].CLK
clk => transmit_count_reg[1].CLK
clk => transmit_count_reg[0].CLK
clk => qword_to_byte_count_reg[7].CLK
clk => qword_to_byte_count_reg[6].CLK
clk => qword_to_byte_count_reg[5].CLK
clk => qword_to_byte_count_reg[4].CLK
clk => qword_to_byte_count_reg[3].CLK
clk => qword_to_byte_count_reg[2].CLK
clk => qword_to_byte_count_reg[1].CLK
clk => qword_to_byte_count_reg[0].CLK
clk => trans_active_reg.CLK
clk => tx_byte_reg[6].CLK
clk => tx_byte_reg[5].CLK
clk => tx_byte_reg[4].CLK
clk => tx_byte_reg[3].CLK
clk => tx_byte_reg[2].CLK
clk => tx_byte_reg[1].CLK
clk => tx_byte_reg[0].CLK
clk => mosi_reg.CLK
clk => bit_count_reg[2].CLK
clk => bit_count_reg[1].CLK
clk => bit_count_reg[0].CLK
clk => spi_data_trg.CLK
clk => spi_data_trg_dff.CLK
clk => rd_shift_ff[6].CLK
clk => rd_shift_ff[5].CLK
clk => rd_shift_ff[4].CLK
clk => rd_shift_ff[3].CLK
clk => rd_shift_ff[2].CLK
clk => rd_shift_ff[1].CLK
clk => rd_shift_ff[0].CLK
clk => rd_bit_to_byte_count[2].CLK
clk => rd_bit_to_byte_count[1].CLK
clk => rd_bit_to_byte_count[0].CLK
clk => trans_active_reg_dff.CLK
clk => par_post_write_trg.CLK
clk => par_post_count[1].CLK
clk => par_post_count[0].CLK
clk => indata_changer:indata_changer_inst.clk
clk => st_tx_reg~5.IN1
nReset => indata_changer:indata_changer_inst.nReset
nReset => par_post_count[0].ACLR
nReset => par_post_count[1].ACLR
nReset => par_post_write_trg.ACLR
nReset => rd_bit_to_byte_count[0].ACLR
nReset => rd_bit_to_byte_count[1].ACLR
nReset => rd_bit_to_byte_count[2].ACLR
nReset => rd_shift_ff[0].ACLR
nReset => rd_shift_ff[1].ACLR
nReset => rd_shift_ff[2].ACLR
nReset => rd_shift_ff[3].ACLR
nReset => rd_shift_ff[4].ACLR
nReset => rd_shift_ff[5].ACLR
nReset => rd_shift_ff[6].ACLR
nReset => spi_data_trg_dff.ACLR
nReset => spi_data_trg.ACLR
nReset => rd_fifo_full_trg.ACLR
nReset => spi_event_ctrl_data[0].ACLR
nReset => spi_event_ctrl_data[1].ACLR
nReset => spi_event_ctrl_data[2].ACLR
nReset => spi_event_ctrl_data[3].ACLR
nReset => spi_event_ctrl_data[4].ACLR
nReset => spi_event_ctrl_data[5].ACLR
nReset => spi_event_ctrl_data[6].ACLR
nReset => spi_event_ctrl_data[7].ACLR
nReset => spi_event_ctrl_data[8].ACLR
nReset => spi_event_ctrl_data[9].ACLR
nReset => spi_event_ctrl_data[10].ACLR
nReset => spi_event_ctrl_data[11].ACLR
nReset => spi_event_ctrl_data[12].ACLR
nReset => spi_event_ctrl_data[13].ACLR
nReset => spi_event_ctrl_data[14].ACLR
nReset => spi_event_ctrl_data[15].ACLR
nReset => spi_event_ctrl_data[16].ACLR
nReset => spi_event_ctrl_data[17].ACLR
nReset => spi_event_ctrl_data[18].ACLR
nReset => spi_event_ctrl_data[19].ACLR
nReset => spi_event_ctrl_data[20].ACLR
nReset => spi_event_ctrl_data[21].ACLR
nReset => spi_event_ctrl_data[22].ACLR
nReset => spi_event_ctrl_data[23].ACLR
nReset => spi_event_ctrl_data[24].ACLR
nReset => spi_event_ctrl_data[25].ACLR
nReset => spi_event_ctrl_data[26].ACLR
nReset => spi_event_ctrl_data[27].ACLR
nReset => spi_event_ctrl_data[28].ACLR
nReset => spi_event_ctrl_data[29].ACLR
nReset => spi_event_ctrl_data[30].ACLR
nReset => spi_event_ctrl_data[31].ACLR
nReset => spi_event_trg_dff.ACLR
nReset => spi_mask_trg.ACLR
nReset => spi_ctrl_trg.ACLR
nReset => spi_event_trg.ACLR
nReset => spi_mask_ff[0].ACLR
nReset => spi_mask_ff[1].ACLR
nReset => spi_ctrl_ff[0].ACLR
nReset => spi_ctrl_ff[1].ACLR
nReset => spi_ctrl_ff[2].ACLR
nReset => spi_ctrl_ff[3].ACLR
nReset => spi_ctrl_ff[4].ACLR
nReset => clk_spi.ACLR
nReset => clk_div_count[0].ACLR
nReset => clk_div_count[1].ACLR
nReset => clk_div_count[2].ACLR
nReset => wr_fifo_rdreq_reg.ACLR
nReset => transmit_count_reg[7].ACLR
nReset => transmit_count_reg[6].ACLR
nReset => transmit_count_reg[5].ACLR
nReset => transmit_count_reg[4].ACLR
nReset => transmit_count_reg[3].ACLR
nReset => transmit_count_reg[2].ACLR
nReset => transmit_count_reg[1].ACLR
nReset => transmit_count_reg[0].ACLR
nReset => qword_to_byte_count_reg[7].ACLR
nReset => qword_to_byte_count_reg[6].ACLR
nReset => qword_to_byte_count_reg[5].ACLR
nReset => qword_to_byte_count_reg[4].ACLR
nReset => qword_to_byte_count_reg[3].ACLR
nReset => qword_to_byte_count_reg[2].ACLR
nReset => qword_to_byte_count_reg[1].ACLR
nReset => qword_to_byte_count_reg[0].ACLR
nReset => trans_active_reg.ACLR
nReset => tx_byte_reg[6].ACLR
nReset => tx_byte_reg[5].ACLR
nReset => tx_byte_reg[4].ACLR
nReset => tx_byte_reg[3].ACLR
nReset => tx_byte_reg[2].ACLR
nReset => tx_byte_reg[1].ACLR
nReset => tx_byte_reg[0].ACLR
nReset => mosi_reg.ACLR
nReset => bit_count_reg[2].ACLR
nReset => bit_count_reg[1].ACLR
nReset => bit_count_reg[0].ACLR
nReset => comb~2.IN1
nReset => comb~3.IN1
nReset => st_tx_reg~6.IN1
wr_adr[0] => ~NO_FANOUT~
wr_adr[1] => ~NO_FANOUT~
wr_adr[2] => ~NO_FANOUT~
wr_adr[3] => ~NO_FANOUT~
wr_adr[4] => Equal8.IN23
wr_adr[4] => Equal5.IN23
wr_adr[4] => Equal0.IN23
wr_adr[5] => Equal8.IN22
wr_adr[5] => Equal5.IN22
wr_adr[5] => Equal0.IN22
wr_adr[6] => Equal8.IN21
wr_adr[6] => Equal5.IN21
wr_adr[6] => Equal0.IN21
wr_adr[7] => Equal8.IN20
wr_adr[7] => Equal5.IN20
wr_adr[7] => Equal0.IN20
wr_adr[8] => Equal8.IN19
wr_adr[8] => Equal5.IN19
wr_adr[8] => Equal0.IN19
wr_adr[9] => Equal8.IN18
wr_adr[9] => Equal5.IN18
wr_adr[9] => Equal0.IN18
wr_adr[10] => Equal8.IN17
wr_adr[10] => Equal5.IN17
wr_adr[10] => Equal0.IN17
wr_adr[11] => Equal8.IN16
wr_adr[11] => Equal5.IN16
wr_adr[11] => Equal0.IN16
wr_adr[12] => Equal8.IN15
wr_adr[12] => Equal5.IN15
wr_adr[12] => Equal0.IN15
wr_adr[13] => Equal8.IN14
wr_adr[13] => Equal5.IN14
wr_adr[13] => Equal0.IN14
wr_adr[14] => Equal8.IN13
wr_adr[14] => Equal5.IN13
wr_adr[14] => Equal0.IN13
wr_adr[15] => Equal8.IN12
wr_adr[15] => Equal5.IN12
wr_adr[15] => Equal0.IN12
wr_adr[16] => ~NO_FANOUT~
wr_adr[17] => ~NO_FANOUT~
wr_adr[18] => ~NO_FANOUT~
wr_adr[19] => ~NO_FANOUT~
wr_adr[20] => ~NO_FANOUT~
wr_adr[21] => ~NO_FANOUT~
wr_adr[22] => ~NO_FANOUT~
wr_adr[23] => ~NO_FANOUT~
wr_adr[24] => ~NO_FANOUT~
wr_adr[25] => ~NO_FANOUT~
wr_adr[26] => ~NO_FANOUT~
wr_adr[27] => ~NO_FANOUT~
wr_adr[28] => ~NO_FANOUT~
wr_adr[29] => ~NO_FANOUT~
wr_adr[30] => ~NO_FANOUT~
wr_adr[31] => ~NO_FANOUT~
wr_data_1[0] => indata_changer:indata_changer_inst.data_high_in[0]
wr_data_1[1] => indata_changer:indata_changer_inst.data_high_in[1]
wr_data_1[2] => indata_changer:indata_changer_inst.data_high_in[2]
wr_data_1[3] => indata_changer:indata_changer_inst.data_high_in[3]
wr_data_1[4] => indata_changer:indata_changer_inst.data_high_in[4]
wr_data_1[5] => indata_changer:indata_changer_inst.data_high_in[5]
wr_data_1[6] => indata_changer:indata_changer_inst.data_high_in[6]
wr_data_1[7] => indata_changer:indata_changer_inst.data_high_in[7]
wr_data_1[8] => indata_changer:indata_changer_inst.data_high_in[8]
wr_data_1[9] => indata_changer:indata_changer_inst.data_high_in[9]
wr_data_1[10] => indata_changer:indata_changer_inst.data_high_in[10]
wr_data_1[11] => indata_changer:indata_changer_inst.data_high_in[11]
wr_data_1[12] => indata_changer:indata_changer_inst.data_high_in[12]
wr_data_1[13] => indata_changer:indata_changer_inst.data_high_in[13]
wr_data_1[14] => indata_changer:indata_changer_inst.data_high_in[14]
wr_data_1[15] => indata_changer:indata_changer_inst.data_high_in[15]
wr_data_1[16] => indata_changer:indata_changer_inst.data_high_in[16]
wr_data_1[17] => indata_changer:indata_changer_inst.data_high_in[17]
wr_data_1[18] => indata_changer:indata_changer_inst.data_high_in[18]
wr_data_1[19] => indata_changer:indata_changer_inst.data_high_in[19]
wr_data_1[20] => indata_changer:indata_changer_inst.data_high_in[20]
wr_data_1[21] => indata_changer:indata_changer_inst.data_high_in[21]
wr_data_1[22] => indata_changer:indata_changer_inst.data_high_in[22]
wr_data_1[23] => indata_changer:indata_changer_inst.data_high_in[23]
wr_data_1[24] => indata_changer:indata_changer_inst.data_high_in[24]
wr_data_1[25] => indata_changer:indata_changer_inst.data_high_in[25]
wr_data_1[26] => indata_changer:indata_changer_inst.data_high_in[26]
wr_data_1[27] => indata_changer:indata_changer_inst.data_high_in[27]
wr_data_1[28] => indata_changer:indata_changer_inst.data_high_in[28]
wr_data_1[29] => indata_changer:indata_changer_inst.data_high_in[29]
wr_data_1[30] => indata_changer:indata_changer_inst.data_high_in[30]
wr_data_1[31] => indata_changer:indata_changer_inst.data_high_in[31]
wr_be_1[0] => ~NO_FANOUT~
wr_be_1[1] => ~NO_FANOUT~
wr_be_1[2] => ~NO_FANOUT~
wr_be_1[3] => ~NO_FANOUT~
wren_1 => indata_changer:indata_changer_inst.valid_high
wren_1 => comb~0.IN1
wr_data_0[0] => indata_changer:indata_changer_inst.data_low_in[0]
wr_data_0[0] => spi_ctrl_ff~4.DATAB
wr_data_0[0] => spi_mask_ff~1.DATAB
wr_data_0[1] => indata_changer:indata_changer_inst.data_low_in[1]
wr_data_0[1] => spi_ctrl_ff~3.DATAB
wr_data_0[1] => spi_mask_ff~0.DATAB
wr_data_0[2] => indata_changer:indata_changer_inst.data_low_in[2]
wr_data_0[2] => spi_ctrl_ff~2.DATAB
wr_data_0[3] => indata_changer:indata_changer_inst.data_low_in[3]
wr_data_0[3] => spi_ctrl_ff~1.DATAB
wr_data_0[4] => indata_changer:indata_changer_inst.data_low_in[4]
wr_data_0[4] => spi_ctrl_ff~0.DATAB
wr_data_0[5] => indata_changer:indata_changer_inst.data_low_in[5]
wr_data_0[6] => indata_changer:indata_changer_inst.data_low_in[6]
wr_data_0[7] => indata_changer:indata_changer_inst.data_low_in[7]
wr_data_0[8] => indata_changer:indata_changer_inst.data_low_in[8]
wr_data_0[9] => indata_changer:indata_changer_inst.data_low_in[9]
wr_data_0[10] => indata_changer:indata_changer_inst.data_low_in[10]
wr_data_0[11] => indata_changer:indata_changer_inst.data_low_in[11]
wr_data_0[12] => indata_changer:indata_changer_inst.data_low_in[12]
wr_data_0[13] => indata_changer:indata_changer_inst.data_low_in[13]
wr_data_0[14] => indata_changer:indata_changer_inst.data_low_in[14]
wr_data_0[15] => indata_changer:indata_changer_inst.data_low_in[15]
wr_data_0[16] => indata_changer:indata_changer_inst.data_low_in[16]
wr_data_0[17] => indata_changer:indata_changer_inst.data_low_in[17]
wr_data_0[18] => indata_changer:indata_changer_inst.data_low_in[18]
wr_data_0[19] => indata_changer:indata_changer_inst.data_low_in[19]
wr_data_0[20] => indata_changer:indata_changer_inst.data_low_in[20]
wr_data_0[21] => indata_changer:indata_changer_inst.data_low_in[21]
wr_data_0[22] => indata_changer:indata_changer_inst.data_low_in[22]
wr_data_0[23] => indata_changer:indata_changer_inst.data_low_in[23]
wr_data_0[24] => indata_changer:indata_changer_inst.data_low_in[24]
wr_data_0[25] => indata_changer:indata_changer_inst.data_low_in[25]
wr_data_0[26] => indata_changer:indata_changer_inst.data_low_in[26]
wr_data_0[27] => indata_changer:indata_changer_inst.data_low_in[27]
wr_data_0[28] => indata_changer:indata_changer_inst.data_low_in[28]
wr_data_0[29] => indata_changer:indata_changer_inst.data_low_in[29]
wr_data_0[30] => indata_changer:indata_changer_inst.data_low_in[30]
wr_data_0[31] => indata_changer:indata_changer_inst.data_low_in[31]
wr_be_0[0] => process4~0.IN0
wr_be_0[1] => ~NO_FANOUT~
wr_be_0[2] => ~NO_FANOUT~
wr_be_0[3] => ~NO_FANOUT~
wren_0 => indata_changer:indata_changer_inst.valid_low
wren_0 => comb~0.IN0
wren_0 => process4~0.IN1
rd_adr[0] => Equal15.IN15
rd_adr[1] => Equal15.IN14
rd_adr[2] => Equal15.IN13
rd_adr[3] => Equal15.IN12
rd_adr[4] => Equal15.IN11
rd_adr[4] => Equal14.IN23
rd_adr[4] => Equal3.IN23
rd_adr[4] => Equal2.IN23
rd_adr[4] => Equal1.IN23
rd_adr[5] => Equal15.IN10
rd_adr[5] => Equal14.IN22
rd_adr[5] => Equal3.IN22
rd_adr[5] => Equal2.IN22
rd_adr[5] => Equal1.IN22
rd_adr[6] => Equal15.IN9
rd_adr[6] => Equal14.IN21
rd_adr[6] => Equal3.IN21
rd_adr[6] => Equal2.IN21
rd_adr[6] => Equal1.IN21
rd_adr[7] => Equal15.IN8
rd_adr[7] => Equal14.IN20
rd_adr[7] => Equal3.IN20
rd_adr[7] => Equal2.IN20
rd_adr[7] => Equal1.IN20
rd_adr[8] => Equal14.IN19
rd_adr[8] => Equal3.IN19
rd_adr[8] => Equal2.IN19
rd_adr[8] => Equal1.IN19
rd_adr[9] => Equal14.IN18
rd_adr[9] => Equal3.IN18
rd_adr[9] => Equal2.IN18
rd_adr[9] => Equal1.IN18
rd_adr[10] => Equal14.IN17
rd_adr[10] => Equal3.IN17
rd_adr[10] => Equal2.IN17
rd_adr[10] => Equal1.IN17
rd_adr[11] => Equal14.IN16
rd_adr[11] => Equal3.IN16
rd_adr[11] => Equal2.IN16
rd_adr[11] => Equal1.IN16
rd_adr[12] => Equal14.IN15
rd_adr[12] => Equal3.IN15
rd_adr[12] => Equal2.IN15
rd_adr[12] => Equal1.IN15
rd_adr[13] => Equal14.IN14
rd_adr[13] => Equal3.IN14
rd_adr[13] => Equal2.IN14
rd_adr[13] => Equal1.IN14
rd_adr[14] => Equal14.IN13
rd_adr[14] => Equal3.IN13
rd_adr[14] => Equal2.IN13
rd_adr[14] => Equal1.IN13
rd_adr[15] => Equal14.IN12
rd_adr[15] => Equal3.IN12
rd_adr[15] => Equal2.IN12
rd_adr[15] => Equal1.IN12
rd_adr[16] => ~NO_FANOUT~
rd_adr[17] => ~NO_FANOUT~
rd_adr[18] => ~NO_FANOUT~
rd_adr[19] => ~NO_FANOUT~
rd_adr[20] => ~NO_FANOUT~
rd_adr[21] => ~NO_FANOUT~
rd_adr[22] => ~NO_FANOUT~
rd_adr[23] => ~NO_FANOUT~
rd_adr[24] => ~NO_FANOUT~
rd_adr[25] => ~NO_FANOUT~
rd_adr[26] => ~NO_FANOUT~
rd_adr[27] => ~NO_FANOUT~
rd_adr[28] => ~NO_FANOUT~
rd_adr[29] => ~NO_FANOUT~
rd_adr[30] => ~NO_FANOUT~
rd_adr[31] => ~NO_FANOUT~
rd_adr_change_dff => comb~4.IN1
rd_data_0[0] <= rd_data_0~31.DB_MAX_OUTPUT_PORT_TYPE
rd_data_0[1] <= rd_data_0~30.DB_MAX_OUTPUT_PORT_TYPE
rd_data_0[2] <= rd_data_0~29.DB_MAX_OUTPUT_PORT_TYPE
rd_data_0[3] <= rd_data_0~28.DB_MAX_OUTPUT_PORT_TYPE
rd_data_0[4] <= rd_data_0~27.DB_MAX_OUTPUT_PORT_TYPE
rd_data_0[5] <= rd_data_0~26.DB_MAX_OUTPUT_PORT_TYPE
rd_data_0[6] <= rd_data_0~25.DB_MAX_OUTPUT_PORT_TYPE
rd_data_0[7] <= rd_data_0~24.DB_MAX_OUTPUT_PORT_TYPE
rd_data_0[8] <= rd_data_0~23.DB_MAX_OUTPUT_PORT_TYPE
rd_data_0[9] <= rd_data_0~22.DB_MAX_OUTPUT_PORT_TYPE
rd_data_0[10] <= rd_data_0~21.DB_MAX_OUTPUT_PORT_TYPE
rd_data_0[11] <= rd_data_0~20.DB_MAX_OUTPUT_PORT_TYPE
rd_data_0[12] <= rd_data_0~19.DB_MAX_OUTPUT_PORT_TYPE
rd_data_0[13] <= rd_data_0~18.DB_MAX_OUTPUT_PORT_TYPE
rd_data_0[14] <= rd_data_0~17.DB_MAX_OUTPUT_PORT_TYPE
rd_data_0[15] <= rd_data_0~16.DB_MAX_OUTPUT_PORT_TYPE
rd_data_0[16] <= rd_data_0~15.DB_MAX_OUTPUT_PORT_TYPE
rd_data_0[17] <= rd_data_0~14.DB_MAX_OUTPUT_PORT_TYPE
rd_data_0[18] <= rd_data_0~13.DB_MAX_OUTPUT_PORT_TYPE
rd_data_0[19] <= rd_data_0~12.DB_MAX_OUTPUT_PORT_TYPE
rd_data_0[20] <= rd_data_0~11.DB_MAX_OUTPUT_PORT_TYPE
rd_data_0[21] <= rd_data_0~10.DB_MAX_OUTPUT_PORT_TYPE
rd_data_0[22] <= rd_data_0~9.DB_MAX_OUTPUT_PORT_TYPE
rd_data_0[23] <= rd_data_0~8.DB_MAX_OUTPUT_PORT_TYPE
rd_data_0[24] <= rd_data_0~7.DB_MAX_OUTPUT_PORT_TYPE
rd_data_0[25] <= rd_data_0~6.DB_MAX_OUTPUT_PORT_TYPE
rd_data_0[26] <= rd_data_0~5.DB_MAX_OUTPUT_PORT_TYPE
rd_data_0[27] <= rd_data_0~4.DB_MAX_OUTPUT_PORT_TYPE
rd_data_0[28] <= rd_data_0~3.DB_MAX_OUTPUT_PORT_TYPE
rd_data_0[29] <= rd_data_0~2.DB_MAX_OUTPUT_PORT_TYPE
rd_data_0[30] <= rd_data_0~1.DB_MAX_OUTPUT_PORT_TYPE
rd_data_0[31] <= rd_data_0~0.DB_MAX_OUTPUT_PORT_TYPE
rd_data_1[0] <= <GND>
rd_data_1[1] <= <GND>
rd_data_1[2] <= <GND>
rd_data_1[3] <= <GND>
rd_data_1[4] <= <GND>
rd_data_1[5] <= <GND>
rd_data_1[6] <= <GND>
rd_data_1[7] <= <GND>
rd_data_1[8] <= <GND>
rd_data_1[9] <= <GND>
rd_data_1[10] <= <GND>
rd_data_1[11] <= <GND>
rd_data_1[12] <= <GND>
rd_data_1[13] <= <GND>
rd_data_1[14] <= <GND>
rd_data_1[15] <= <GND>
rd_data_1[16] <= <GND>
rd_data_1[17] <= <GND>
rd_data_1[18] <= <GND>
rd_data_1[19] <= <GND>
rd_data_1[20] <= <GND>
rd_data_1[21] <= <GND>
rd_data_1[22] <= <GND>
rd_data_1[23] <= <GND>
rd_data_1[24] <= <GND>
rd_data_1[25] <= <GND>
rd_data_1[26] <= <GND>
rd_data_1[27] <= <GND>
rd_data_1[28] <= <GND>
rd_data_1[29] <= <GND>
rd_data_1[30] <= <GND>
rd_data_1[31] <= <GND>
int_ena <= int_ena~2.DB_MAX_OUTPUT_PORT_TYPE
nCS <= trans_active_reg.DB_MAX_OUTPUT_PORT_TYPE
SCK <= clk_spi.DB_MAX_OUTPUT_PORT_TYPE
MOSI <= mosi_reg.DB_MAX_OUTPUT_PORT_TYPE
MISO => miso_node~0.IN1
TXEN <= spi_ctrl_ff[3].DB_MAX_OUTPUT_PORT_TYPE
MR <= spi_ctrl_ff[4].DB_MAX_OUTPUT_PORT_TYPE
INT => spi_event_ctrl_data~34.DATAB
STAT => spi_event_ctrl_data~33.DATAB
GP1 => spi_event_ctrl_data~32.DATAB
GP2 => spi_event_ctrl_data~31.DATAB


|arinc_825|indata_changer:indata_changer_inst
clk => parity_trg.CLK
clk => actual_data_ff[31].CLK
clk => actual_data_ff[30].CLK
clk => actual_data_ff[29].CLK
clk => actual_data_ff[28].CLK
clk => actual_data_ff[27].CLK
clk => actual_data_ff[26].CLK
clk => actual_data_ff[25].CLK
clk => actual_data_ff[24].CLK
clk => actual_data_ff[23].CLK
clk => actual_data_ff[22].CLK
clk => actual_data_ff[21].CLK
clk => actual_data_ff[20].CLK
clk => actual_data_ff[19].CLK
clk => actual_data_ff[18].CLK
clk => actual_data_ff[17].CLK
clk => actual_data_ff[16].CLK
clk => actual_data_ff[15].CLK
clk => actual_data_ff[14].CLK
clk => actual_data_ff[13].CLK
clk => actual_data_ff[12].CLK
clk => actual_data_ff[11].CLK
clk => actual_data_ff[10].CLK
clk => actual_data_ff[9].CLK
clk => actual_data_ff[8].CLK
clk => actual_data_ff[7].CLK
clk => actual_data_ff[6].CLK
clk => actual_data_ff[5].CLK
clk => actual_data_ff[4].CLK
clk => actual_data_ff[3].CLK
clk => actual_data_ff[2].CLK
clk => actual_data_ff[1].CLK
clk => actual_data_ff[0].CLK
nReset => parity_trg.ACLR
nReset => actual_data_ff[31].ACLR
nReset => actual_data_ff[30].ACLR
nReset => actual_data_ff[29].ACLR
nReset => actual_data_ff[28].ACLR
nReset => actual_data_ff[27].ACLR
nReset => actual_data_ff[26].ACLR
nReset => actual_data_ff[25].ACLR
nReset => actual_data_ff[24].ACLR
nReset => actual_data_ff[23].ACLR
nReset => actual_data_ff[22].ACLR
nReset => actual_data_ff[21].ACLR
nReset => actual_data_ff[20].ACLR
nReset => actual_data_ff[19].ACLR
nReset => actual_data_ff[18].ACLR
nReset => actual_data_ff[17].ACLR
nReset => actual_data_ff[16].ACLR
nReset => actual_data_ff[15].ACLR
nReset => actual_data_ff[14].ACLR
nReset => actual_data_ff[13].ACLR
nReset => actual_data_ff[12].ACLR
nReset => actual_data_ff[11].ACLR
nReset => actual_data_ff[10].ACLR
nReset => actual_data_ff[9].ACLR
nReset => actual_data_ff[8].ACLR
nReset => actual_data_ff[7].ACLR
nReset => actual_data_ff[6].ACLR
nReset => actual_data_ff[5].ACLR
nReset => actual_data_ff[4].ACLR
nReset => actual_data_ff[3].ACLR
nReset => actual_data_ff[2].ACLR
nReset => actual_data_ff[1].ACLR
nReset => actual_data_ff[0].ACLR
soft_nReset => parity_trg~2.OUTPUTSELECT
soft_nReset => actual_data_ff~95.OUTPUTSELECT
soft_nReset => actual_data_ff~94.OUTPUTSELECT
soft_nReset => actual_data_ff~93.OUTPUTSELECT
soft_nReset => actual_data_ff~92.OUTPUTSELECT
soft_nReset => actual_data_ff~91.OUTPUTSELECT
soft_nReset => actual_data_ff~90.OUTPUTSELECT
soft_nReset => actual_data_ff~89.OUTPUTSELECT
soft_nReset => actual_data_ff~88.OUTPUTSELECT
soft_nReset => actual_data_ff~87.OUTPUTSELECT
soft_nReset => actual_data_ff~86.OUTPUTSELECT
soft_nReset => actual_data_ff~85.OUTPUTSELECT
soft_nReset => actual_data_ff~84.OUTPUTSELECT
soft_nReset => actual_data_ff~83.OUTPUTSELECT
soft_nReset => actual_data_ff~82.OUTPUTSELECT
soft_nReset => actual_data_ff~81.OUTPUTSELECT
soft_nReset => actual_data_ff~80.OUTPUTSELECT
soft_nReset => actual_data_ff~79.OUTPUTSELECT
soft_nReset => actual_data_ff~78.OUTPUTSELECT
soft_nReset => actual_data_ff~77.OUTPUTSELECT
soft_nReset => actual_data_ff~76.OUTPUTSELECT
soft_nReset => actual_data_ff~75.OUTPUTSELECT
soft_nReset => actual_data_ff~74.OUTPUTSELECT
soft_nReset => actual_data_ff~73.OUTPUTSELECT
soft_nReset => actual_data_ff~72.OUTPUTSELECT
soft_nReset => actual_data_ff~71.OUTPUTSELECT
soft_nReset => actual_data_ff~70.OUTPUTSELECT
soft_nReset => actual_data_ff~69.OUTPUTSELECT
soft_nReset => actual_data_ff~68.OUTPUTSELECT
soft_nReset => actual_data_ff~67.OUTPUTSELECT
soft_nReset => actual_data_ff~66.OUTPUTSELECT
soft_nReset => actual_data_ff~65.OUTPUTSELECT
soft_nReset => actual_data_ff~64.OUTPUTSELECT
indata_ena => actual_data_register~7.IN0
indata_ena => actual_data_register~0.IN0
indata_ena => wr_req_fifo~2.IN0
indata_ena => parity_trigger~2.IN1
indata_ena => parity_trigger~0.IN1
data_high_in[0] => data_high_fifo~36.DATAB
data_high_in[0] => actual_data_ff~31.DATAB
data_high_in[1] => data_high_fifo~35.DATAB
data_high_in[1] => actual_data_ff~30.DATAB
data_high_in[2] => data_high_fifo~34.DATAB
data_high_in[2] => actual_data_ff~29.DATAB
data_high_in[3] => data_high_fifo~33.DATAB
data_high_in[3] => actual_data_ff~28.DATAB
data_high_in[4] => data_high_fifo~32.DATAB
data_high_in[4] => actual_data_ff~27.DATAB
data_high_in[5] => data_high_fifo~31.DATAB
data_high_in[5] => actual_data_ff~26.DATAB
data_high_in[6] => data_high_fifo~30.DATAB
data_high_in[6] => actual_data_ff~25.DATAB
data_high_in[7] => data_high_fifo~29.DATAB
data_high_in[7] => actual_data_ff~24.DATAB
data_high_in[8] => data_high_fifo~28.DATAB
data_high_in[8] => actual_data_ff~23.DATAB
data_high_in[9] => data_high_fifo~27.DATAB
data_high_in[9] => actual_data_ff~22.DATAB
data_high_in[10] => data_high_fifo~26.DATAB
data_high_in[10] => actual_data_ff~21.DATAB
data_high_in[11] => data_high_fifo~25.DATAB
data_high_in[11] => actual_data_ff~20.DATAB
data_high_in[12] => data_high_fifo~24.DATAB
data_high_in[12] => actual_data_ff~19.DATAB
data_high_in[13] => data_high_fifo~23.DATAB
data_high_in[13] => actual_data_ff~18.DATAB
data_high_in[14] => data_high_fifo~22.DATAB
data_high_in[14] => actual_data_ff~17.DATAB
data_high_in[15] => data_high_fifo~21.DATAB
data_high_in[15] => actual_data_ff~16.DATAB
data_high_in[16] => data_high_fifo~20.DATAB
data_high_in[16] => actual_data_ff~15.DATAB
data_high_in[17] => data_high_fifo~19.DATAB
data_high_in[17] => actual_data_ff~14.DATAB
data_high_in[18] => data_high_fifo~18.DATAB
data_high_in[18] => actual_data_ff~13.DATAB
data_high_in[19] => data_high_fifo~17.DATAB
data_high_in[19] => actual_data_ff~12.DATAB
data_high_in[20] => data_high_fifo~16.DATAB
data_high_in[20] => actual_data_ff~11.DATAB
data_high_in[21] => data_high_fifo~15.DATAB
data_high_in[21] => actual_data_ff~10.DATAB
data_high_in[22] => data_high_fifo~14.DATAB
data_high_in[22] => actual_data_ff~9.DATAB
data_high_in[23] => data_high_fifo~13.DATAB
data_high_in[23] => actual_data_ff~8.DATAB
data_high_in[24] => data_high_fifo~12.DATAB
data_high_in[24] => actual_data_ff~7.DATAB
data_high_in[25] => data_high_fifo~11.DATAB
data_high_in[25] => actual_data_ff~6.DATAB
data_high_in[26] => data_high_fifo~10.DATAB
data_high_in[26] => actual_data_ff~5.DATAB
data_high_in[27] => data_high_fifo~9.DATAB
data_high_in[27] => actual_data_ff~4.DATAB
data_high_in[28] => data_high_fifo~8.DATAB
data_high_in[28] => actual_data_ff~3.DATAB
data_high_in[29] => data_high_fifo~7.DATAB
data_high_in[29] => actual_data_ff~2.DATAB
data_high_in[30] => data_high_fifo~6.DATAB
data_high_in[30] => actual_data_ff~1.DATAB
data_high_in[31] => data_high_fifo~5.DATAB
data_high_in[31] => actual_data_ff~0.DATAB
valid_high => data_high_fifo~2.IN0
valid_high => data_high_fifo~0.IN0
valid_high => data_low_fifo~0.IN0
valid_high => actual_data_register~3.IN1
valid_high => valid_xor.IN0
data_low_in[0] => data_high_fifo~69.DATAB
data_low_in[0] => data_low_fifo~65.DATAB
data_low_in[0] => actual_data_ff~63.DATAB
data_low_in[1] => data_high_fifo~68.DATAB
data_low_in[1] => data_low_fifo~64.DATAB
data_low_in[1] => actual_data_ff~62.DATAB
data_low_in[2] => data_high_fifo~67.DATAB
data_low_in[2] => data_low_fifo~63.DATAB
data_low_in[2] => actual_data_ff~61.DATAB
data_low_in[3] => data_high_fifo~66.DATAB
data_low_in[3] => data_low_fifo~62.DATAB
data_low_in[3] => actual_data_ff~60.DATAB
data_low_in[4] => data_high_fifo~65.DATAB
data_low_in[4] => data_low_fifo~61.DATAB
data_low_in[4] => actual_data_ff~59.DATAB
data_low_in[5] => data_high_fifo~64.DATAB
data_low_in[5] => data_low_fifo~60.DATAB
data_low_in[5] => actual_data_ff~58.DATAB
data_low_in[6] => data_high_fifo~63.DATAB
data_low_in[6] => data_low_fifo~59.DATAB
data_low_in[6] => actual_data_ff~57.DATAB
data_low_in[7] => data_high_fifo~62.DATAB
data_low_in[7] => data_low_fifo~58.DATAB
data_low_in[7] => actual_data_ff~56.DATAB
data_low_in[8] => data_high_fifo~61.DATAB
data_low_in[8] => data_low_fifo~57.DATAB
data_low_in[8] => actual_data_ff~55.DATAB
data_low_in[9] => data_high_fifo~60.DATAB
data_low_in[9] => data_low_fifo~56.DATAB
data_low_in[9] => actual_data_ff~54.DATAB
data_low_in[10] => data_high_fifo~59.DATAB
data_low_in[10] => data_low_fifo~55.DATAB
data_low_in[10] => actual_data_ff~53.DATAB
data_low_in[11] => data_high_fifo~58.DATAB
data_low_in[11] => data_low_fifo~54.DATAB
data_low_in[11] => actual_data_ff~52.DATAB
data_low_in[12] => data_high_fifo~57.DATAB
data_low_in[12] => data_low_fifo~53.DATAB
data_low_in[12] => actual_data_ff~51.DATAB
data_low_in[13] => data_high_fifo~56.DATAB
data_low_in[13] => data_low_fifo~52.DATAB
data_low_in[13] => actual_data_ff~50.DATAB
data_low_in[14] => data_high_fifo~55.DATAB
data_low_in[14] => data_low_fifo~51.DATAB
data_low_in[14] => actual_data_ff~49.DATAB
data_low_in[15] => data_high_fifo~54.DATAB
data_low_in[15] => data_low_fifo~50.DATAB
data_low_in[15] => actual_data_ff~48.DATAB
data_low_in[16] => data_high_fifo~53.DATAB
data_low_in[16] => data_low_fifo~49.DATAB
data_low_in[16] => actual_data_ff~47.DATAB
data_low_in[17] => data_high_fifo~52.DATAB
data_low_in[17] => data_low_fifo~48.DATAB
data_low_in[17] => actual_data_ff~46.DATAB
data_low_in[18] => data_high_fifo~51.DATAB
data_low_in[18] => data_low_fifo~47.DATAB
data_low_in[18] => actual_data_ff~45.DATAB
data_low_in[19] => data_high_fifo~50.DATAB
data_low_in[19] => data_low_fifo~46.DATAB
data_low_in[19] => actual_data_ff~44.DATAB
data_low_in[20] => data_high_fifo~49.DATAB
data_low_in[20] => data_low_fifo~45.DATAB
data_low_in[20] => actual_data_ff~43.DATAB
data_low_in[21] => data_high_fifo~48.DATAB
data_low_in[21] => data_low_fifo~44.DATAB
data_low_in[21] => actual_data_ff~42.DATAB
data_low_in[22] => data_high_fifo~47.DATAB
data_low_in[22] => data_low_fifo~43.DATAB
data_low_in[22] => actual_data_ff~41.DATAB
data_low_in[23] => data_high_fifo~46.DATAB
data_low_in[23] => data_low_fifo~42.DATAB
data_low_in[23] => actual_data_ff~40.DATAB
data_low_in[24] => data_high_fifo~45.DATAB
data_low_in[24] => data_low_fifo~41.DATAB
data_low_in[24] => actual_data_ff~39.DATAB
data_low_in[25] => data_high_fifo~44.DATAB
data_low_in[25] => data_low_fifo~40.DATAB
data_low_in[25] => actual_data_ff~38.DATAB
data_low_in[26] => data_high_fifo~43.DATAB
data_low_in[26] => data_low_fifo~39.DATAB
data_low_in[26] => actual_data_ff~37.DATAB
data_low_in[27] => data_high_fifo~42.DATAB
data_low_in[27] => data_low_fifo~38.DATAB
data_low_in[27] => actual_data_ff~36.DATAB
data_low_in[28] => data_high_fifo~41.DATAB
data_low_in[28] => data_low_fifo~37.DATAB
data_low_in[28] => actual_data_ff~35.DATAB
data_low_in[29] => data_high_fifo~40.DATAB
data_low_in[29] => data_low_fifo~36.DATAB
data_low_in[29] => actual_data_ff~34.DATAB
data_low_in[30] => data_high_fifo~39.DATAB
data_low_in[30] => data_low_fifo~35.DATAB
data_low_in[30] => actual_data_ff~33.DATAB
data_low_in[31] => data_high_fifo~38.DATAB
data_low_in[31] => data_low_fifo~34.DATAB
data_low_in[31] => actual_data_ff~32.DATAB
valid_low => data_high_fifo~37.IN1
valid_low => data_high_fifo~0.IN1
valid_low => data_low_fifo~0.IN1
valid_low => actual_data_register~0.IN1
valid_low => valid_xor.IN1
valid_low => data_high_fifo~2.IN1
data_high_fifo[0] <= data_high_fifo~69.DB_MAX_OUTPUT_PORT_TYPE
data_high_fifo[1] <= data_high_fifo~68.DB_MAX_OUTPUT_PORT_TYPE
data_high_fifo[2] <= data_high_fifo~67.DB_MAX_OUTPUT_PORT_TYPE
data_high_fifo[3] <= data_high_fifo~66.DB_MAX_OUTPUT_PORT_TYPE
data_high_fifo[4] <= data_high_fifo~65.DB_MAX_OUTPUT_PORT_TYPE
data_high_fifo[5] <= data_high_fifo~64.DB_MAX_OUTPUT_PORT_TYPE
data_high_fifo[6] <= data_high_fifo~63.DB_MAX_OUTPUT_PORT_TYPE
data_high_fifo[7] <= data_high_fifo~62.DB_MAX_OUTPUT_PORT_TYPE
data_high_fifo[8] <= data_high_fifo~61.DB_MAX_OUTPUT_PORT_TYPE
data_high_fifo[9] <= data_high_fifo~60.DB_MAX_OUTPUT_PORT_TYPE
data_high_fifo[10] <= data_high_fifo~59.DB_MAX_OUTPUT_PORT_TYPE
data_high_fifo[11] <= data_high_fifo~58.DB_MAX_OUTPUT_PORT_TYPE
data_high_fifo[12] <= data_high_fifo~57.DB_MAX_OUTPUT_PORT_TYPE
data_high_fifo[13] <= data_high_fifo~56.DB_MAX_OUTPUT_PORT_TYPE
data_high_fifo[14] <= data_high_fifo~55.DB_MAX_OUTPUT_PORT_TYPE
data_high_fifo[15] <= data_high_fifo~54.DB_MAX_OUTPUT_PORT_TYPE
data_high_fifo[16] <= data_high_fifo~53.DB_MAX_OUTPUT_PORT_TYPE
data_high_fifo[17] <= data_high_fifo~52.DB_MAX_OUTPUT_PORT_TYPE
data_high_fifo[18] <= data_high_fifo~51.DB_MAX_OUTPUT_PORT_TYPE
data_high_fifo[19] <= data_high_fifo~50.DB_MAX_OUTPUT_PORT_TYPE
data_high_fifo[20] <= data_high_fifo~49.DB_MAX_OUTPUT_PORT_TYPE
data_high_fifo[21] <= data_high_fifo~48.DB_MAX_OUTPUT_PORT_TYPE
data_high_fifo[22] <= data_high_fifo~47.DB_MAX_OUTPUT_PORT_TYPE
data_high_fifo[23] <= data_high_fifo~46.DB_MAX_OUTPUT_PORT_TYPE
data_high_fifo[24] <= data_high_fifo~45.DB_MAX_OUTPUT_PORT_TYPE
data_high_fifo[25] <= data_high_fifo~44.DB_MAX_OUTPUT_PORT_TYPE
data_high_fifo[26] <= data_high_fifo~43.DB_MAX_OUTPUT_PORT_TYPE
data_high_fifo[27] <= data_high_fifo~42.DB_MAX_OUTPUT_PORT_TYPE
data_high_fifo[28] <= data_high_fifo~41.DB_MAX_OUTPUT_PORT_TYPE
data_high_fifo[29] <= data_high_fifo~40.DB_MAX_OUTPUT_PORT_TYPE
data_high_fifo[30] <= data_high_fifo~39.DB_MAX_OUTPUT_PORT_TYPE
data_high_fifo[31] <= data_high_fifo~38.DB_MAX_OUTPUT_PORT_TYPE
data_low_fifo[0] <= data_low_fifo~65.DB_MAX_OUTPUT_PORT_TYPE
data_low_fifo[1] <= data_low_fifo~64.DB_MAX_OUTPUT_PORT_TYPE
data_low_fifo[2] <= data_low_fifo~63.DB_MAX_OUTPUT_PORT_TYPE
data_low_fifo[3] <= data_low_fifo~62.DB_MAX_OUTPUT_PORT_TYPE
data_low_fifo[4] <= data_low_fifo~61.DB_MAX_OUTPUT_PORT_TYPE
data_low_fifo[5] <= data_low_fifo~60.DB_MAX_OUTPUT_PORT_TYPE
data_low_fifo[6] <= data_low_fifo~59.DB_MAX_OUTPUT_PORT_TYPE
data_low_fifo[7] <= data_low_fifo~58.DB_MAX_OUTPUT_PORT_TYPE
data_low_fifo[8] <= data_low_fifo~57.DB_MAX_OUTPUT_PORT_TYPE
data_low_fifo[9] <= data_low_fifo~56.DB_MAX_OUTPUT_PORT_TYPE
data_low_fifo[10] <= data_low_fifo~55.DB_MAX_OUTPUT_PORT_TYPE
data_low_fifo[11] <= data_low_fifo~54.DB_MAX_OUTPUT_PORT_TYPE
data_low_fifo[12] <= data_low_fifo~53.DB_MAX_OUTPUT_PORT_TYPE
data_low_fifo[13] <= data_low_fifo~52.DB_MAX_OUTPUT_PORT_TYPE
data_low_fifo[14] <= data_low_fifo~51.DB_MAX_OUTPUT_PORT_TYPE
data_low_fifo[15] <= data_low_fifo~50.DB_MAX_OUTPUT_PORT_TYPE
data_low_fifo[16] <= data_low_fifo~49.DB_MAX_OUTPUT_PORT_TYPE
data_low_fifo[17] <= data_low_fifo~48.DB_MAX_OUTPUT_PORT_TYPE
data_low_fifo[18] <= data_low_fifo~47.DB_MAX_OUTPUT_PORT_TYPE
data_low_fifo[19] <= data_low_fifo~46.DB_MAX_OUTPUT_PORT_TYPE
data_low_fifo[20] <= data_low_fifo~45.DB_MAX_OUTPUT_PORT_TYPE
data_low_fifo[21] <= data_low_fifo~44.DB_MAX_OUTPUT_PORT_TYPE
data_low_fifo[22] <= data_low_fifo~43.DB_MAX_OUTPUT_PORT_TYPE
data_low_fifo[23] <= data_low_fifo~42.DB_MAX_OUTPUT_PORT_TYPE
data_low_fifo[24] <= data_low_fifo~41.DB_MAX_OUTPUT_PORT_TYPE
data_low_fifo[25] <= data_low_fifo~40.DB_MAX_OUTPUT_PORT_TYPE
data_low_fifo[26] <= data_low_fifo~39.DB_MAX_OUTPUT_PORT_TYPE
data_low_fifo[27] <= data_low_fifo~38.DB_MAX_OUTPUT_PORT_TYPE
data_low_fifo[28] <= data_low_fifo~37.DB_MAX_OUTPUT_PORT_TYPE
data_low_fifo[29] <= data_low_fifo~36.DB_MAX_OUTPUT_PORT_TYPE
data_low_fifo[30] <= data_low_fifo~35.DB_MAX_OUTPUT_PORT_TYPE
data_low_fifo[31] <= data_low_fifo~34.DB_MAX_OUTPUT_PORT_TYPE
wr_req_fifo <= wr_req_fifo~2.DB_MAX_OUTPUT_PORT_TYPE


|arinc_825|wr_fifo:wr_fifo_inst
aclr => dcfifo_mixed_widths:dcfifo_mixed_widths_component.aclr
data[0] => dcfifo_mixed_widths:dcfifo_mixed_widths_component.data[0]
data[1] => dcfifo_mixed_widths:dcfifo_mixed_widths_component.data[1]
data[2] => dcfifo_mixed_widths:dcfifo_mixed_widths_component.data[2]
data[3] => dcfifo_mixed_widths:dcfifo_mixed_widths_component.data[3]
data[4] => dcfifo_mixed_widths:dcfifo_mixed_widths_component.data[4]
data[5] => dcfifo_mixed_widths:dcfifo_mixed_widths_component.data[5]
data[6] => dcfifo_mixed_widths:dcfifo_mixed_widths_component.data[6]
data[7] => dcfifo_mixed_widths:dcfifo_mixed_widths_component.data[7]
data[8] => dcfifo_mixed_widths:dcfifo_mixed_widths_component.data[8]
data[9] => dcfifo_mixed_widths:dcfifo_mixed_widths_component.data[9]
data[10] => dcfifo_mixed_widths:dcfifo_mixed_widths_component.data[10]
data[11] => dcfifo_mixed_widths:dcfifo_mixed_widths_component.data[11]
data[12] => dcfifo_mixed_widths:dcfifo_mixed_widths_component.data[12]
data[13] => dcfifo_mixed_widths:dcfifo_mixed_widths_component.data[13]
data[14] => dcfifo_mixed_widths:dcfifo_mixed_widths_component.data[14]
data[15] => dcfifo_mixed_widths:dcfifo_mixed_widths_component.data[15]
data[16] => dcfifo_mixed_widths:dcfifo_mixed_widths_component.data[16]
data[17] => dcfifo_mixed_widths:dcfifo_mixed_widths_component.data[17]
data[18] => dcfifo_mixed_widths:dcfifo_mixed_widths_component.data[18]
data[19] => dcfifo_mixed_widths:dcfifo_mixed_widths_component.data[19]
data[20] => dcfifo_mixed_widths:dcfifo_mixed_widths_component.data[20]
data[21] => dcfifo_mixed_widths:dcfifo_mixed_widths_component.data[21]
data[22] => dcfifo_mixed_widths:dcfifo_mixed_widths_component.data[22]
data[23] => dcfifo_mixed_widths:dcfifo_mixed_widths_component.data[23]
data[24] => dcfifo_mixed_widths:dcfifo_mixed_widths_component.data[24]
data[25] => dcfifo_mixed_widths:dcfifo_mixed_widths_component.data[25]
data[26] => dcfifo_mixed_widths:dcfifo_mixed_widths_component.data[26]
data[27] => dcfifo_mixed_widths:dcfifo_mixed_widths_component.data[27]
data[28] => dcfifo_mixed_widths:dcfifo_mixed_widths_component.data[28]
data[29] => dcfifo_mixed_widths:dcfifo_mixed_widths_component.data[29]
data[30] => dcfifo_mixed_widths:dcfifo_mixed_widths_component.data[30]
data[31] => dcfifo_mixed_widths:dcfifo_mixed_widths_component.data[31]
data[32] => dcfifo_mixed_widths:dcfifo_mixed_widths_component.data[32]
data[33] => dcfifo_mixed_widths:dcfifo_mixed_widths_component.data[33]
data[34] => dcfifo_mixed_widths:dcfifo_mixed_widths_component.data[34]
data[35] => dcfifo_mixed_widths:dcfifo_mixed_widths_component.data[35]
data[36] => dcfifo_mixed_widths:dcfifo_mixed_widths_component.data[36]
data[37] => dcfifo_mixed_widths:dcfifo_mixed_widths_component.data[37]
data[38] => dcfifo_mixed_widths:dcfifo_mixed_widths_component.data[38]
data[39] => dcfifo_mixed_widths:dcfifo_mixed_widths_component.data[39]
data[40] => dcfifo_mixed_widths:dcfifo_mixed_widths_component.data[40]
data[41] => dcfifo_mixed_widths:dcfifo_mixed_widths_component.data[41]
data[42] => dcfifo_mixed_widths:dcfifo_mixed_widths_component.data[42]
data[43] => dcfifo_mixed_widths:dcfifo_mixed_widths_component.data[43]
data[44] => dcfifo_mixed_widths:dcfifo_mixed_widths_component.data[44]
data[45] => dcfifo_mixed_widths:dcfifo_mixed_widths_component.data[45]
data[46] => dcfifo_mixed_widths:dcfifo_mixed_widths_component.data[46]
data[47] => dcfifo_mixed_widths:dcfifo_mixed_widths_component.data[47]
data[48] => dcfifo_mixed_widths:dcfifo_mixed_widths_component.data[48]
data[49] => dcfifo_mixed_widths:dcfifo_mixed_widths_component.data[49]
data[50] => dcfifo_mixed_widths:dcfifo_mixed_widths_component.data[50]
data[51] => dcfifo_mixed_widths:dcfifo_mixed_widths_component.data[51]
data[52] => dcfifo_mixed_widths:dcfifo_mixed_widths_component.data[52]
data[53] => dcfifo_mixed_widths:dcfifo_mixed_widths_component.data[53]
data[54] => dcfifo_mixed_widths:dcfifo_mixed_widths_component.data[54]
data[55] => dcfifo_mixed_widths:dcfifo_mixed_widths_component.data[55]
data[56] => dcfifo_mixed_widths:dcfifo_mixed_widths_component.data[56]
data[57] => dcfifo_mixed_widths:dcfifo_mixed_widths_component.data[57]
data[58] => dcfifo_mixed_widths:dcfifo_mixed_widths_component.data[58]
data[59] => dcfifo_mixed_widths:dcfifo_mixed_widths_component.data[59]
data[60] => dcfifo_mixed_widths:dcfifo_mixed_widths_component.data[60]
data[61] => dcfifo_mixed_widths:dcfifo_mixed_widths_component.data[61]
data[62] => dcfifo_mixed_widths:dcfifo_mixed_widths_component.data[62]
data[63] => dcfifo_mixed_widths:dcfifo_mixed_widths_component.data[63]
rdclk => dcfifo_mixed_widths:dcfifo_mixed_widths_component.rdclk
rdreq => dcfifo_mixed_widths:dcfifo_mixed_widths_component.rdreq
wrclk => dcfifo_mixed_widths:dcfifo_mixed_widths_component.wrclk
wrreq => dcfifo_mixed_widths:dcfifo_mixed_widths_component.wrreq
q[0] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q[0]
q[1] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q[1]
q[2] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q[2]
q[3] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q[3]
q[4] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q[4]
q[5] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q[5]
q[6] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q[6]
q[7] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q[7]
rdempty <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.rdempty
rdusedw[0] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.rdusedw[0]
rdusedw[1] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.rdusedw[1]
rdusedw[2] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.rdusedw[2]
rdusedw[3] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.rdusedw[3]
rdusedw[4] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.rdusedw[4]
rdusedw[5] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.rdusedw[5]
rdusedw[6] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.rdusedw[6]
rdusedw[7] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.rdusedw[7]
rdusedw[8] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.rdusedw[8]
rdusedw[9] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.rdusedw[9]
rdusedw[10] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.rdusedw[10]
rdusedw[11] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.rdusedw[11]
wrfull <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.wrfull


|arinc_825|wr_fifo:wr_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component
aclr => dcfifo_ten1:auto_generated.aclr
data[0] => dcfifo_ten1:auto_generated.data[0]
data[1] => dcfifo_ten1:auto_generated.data[1]
data[2] => dcfifo_ten1:auto_generated.data[2]
data[3] => dcfifo_ten1:auto_generated.data[3]
data[4] => dcfifo_ten1:auto_generated.data[4]
data[5] => dcfifo_ten1:auto_generated.data[5]
data[6] => dcfifo_ten1:auto_generated.data[6]
data[7] => dcfifo_ten1:auto_generated.data[7]
data[8] => dcfifo_ten1:auto_generated.data[8]
data[9] => dcfifo_ten1:auto_generated.data[9]
data[10] => dcfifo_ten1:auto_generated.data[10]
data[11] => dcfifo_ten1:auto_generated.data[11]
data[12] => dcfifo_ten1:auto_generated.data[12]
data[13] => dcfifo_ten1:auto_generated.data[13]
data[14] => dcfifo_ten1:auto_generated.data[14]
data[15] => dcfifo_ten1:auto_generated.data[15]
data[16] => dcfifo_ten1:auto_generated.data[16]
data[17] => dcfifo_ten1:auto_generated.data[17]
data[18] => dcfifo_ten1:auto_generated.data[18]
data[19] => dcfifo_ten1:auto_generated.data[19]
data[20] => dcfifo_ten1:auto_generated.data[20]
data[21] => dcfifo_ten1:auto_generated.data[21]
data[22] => dcfifo_ten1:auto_generated.data[22]
data[23] => dcfifo_ten1:auto_generated.data[23]
data[24] => dcfifo_ten1:auto_generated.data[24]
data[25] => dcfifo_ten1:auto_generated.data[25]
data[26] => dcfifo_ten1:auto_generated.data[26]
data[27] => dcfifo_ten1:auto_generated.data[27]
data[28] => dcfifo_ten1:auto_generated.data[28]
data[29] => dcfifo_ten1:auto_generated.data[29]
data[30] => dcfifo_ten1:auto_generated.data[30]
data[31] => dcfifo_ten1:auto_generated.data[31]
data[32] => dcfifo_ten1:auto_generated.data[32]
data[33] => dcfifo_ten1:auto_generated.data[33]
data[34] => dcfifo_ten1:auto_generated.data[34]
data[35] => dcfifo_ten1:auto_generated.data[35]
data[36] => dcfifo_ten1:auto_generated.data[36]
data[37] => dcfifo_ten1:auto_generated.data[37]
data[38] => dcfifo_ten1:auto_generated.data[38]
data[39] => dcfifo_ten1:auto_generated.data[39]
data[40] => dcfifo_ten1:auto_generated.data[40]
data[41] => dcfifo_ten1:auto_generated.data[41]
data[42] => dcfifo_ten1:auto_generated.data[42]
data[43] => dcfifo_ten1:auto_generated.data[43]
data[44] => dcfifo_ten1:auto_generated.data[44]
data[45] => dcfifo_ten1:auto_generated.data[45]
data[46] => dcfifo_ten1:auto_generated.data[46]
data[47] => dcfifo_ten1:auto_generated.data[47]
data[48] => dcfifo_ten1:auto_generated.data[48]
data[49] => dcfifo_ten1:auto_generated.data[49]
data[50] => dcfifo_ten1:auto_generated.data[50]
data[51] => dcfifo_ten1:auto_generated.data[51]
data[52] => dcfifo_ten1:auto_generated.data[52]
data[53] => dcfifo_ten1:auto_generated.data[53]
data[54] => dcfifo_ten1:auto_generated.data[54]
data[55] => dcfifo_ten1:auto_generated.data[55]
data[56] => dcfifo_ten1:auto_generated.data[56]
data[57] => dcfifo_ten1:auto_generated.data[57]
data[58] => dcfifo_ten1:auto_generated.data[58]
data[59] => dcfifo_ten1:auto_generated.data[59]
data[60] => dcfifo_ten1:auto_generated.data[60]
data[61] => dcfifo_ten1:auto_generated.data[61]
data[62] => dcfifo_ten1:auto_generated.data[62]
data[63] => dcfifo_ten1:auto_generated.data[63]
q[0] <= dcfifo_ten1:auto_generated.q[0]
q[1] <= dcfifo_ten1:auto_generated.q[1]
q[2] <= dcfifo_ten1:auto_generated.q[2]
q[3] <= dcfifo_ten1:auto_generated.q[3]
q[4] <= dcfifo_ten1:auto_generated.q[4]
q[5] <= dcfifo_ten1:auto_generated.q[5]
q[6] <= dcfifo_ten1:auto_generated.q[6]
q[7] <= dcfifo_ten1:auto_generated.q[7]
rdclk => dcfifo_ten1:auto_generated.rdclk
rdempty <= dcfifo_ten1:auto_generated.rdempty
rdfull <= <GND>
rdreq => dcfifo_ten1:auto_generated.rdreq
rdusedw[0] <= dcfifo_ten1:auto_generated.rdusedw[0]
rdusedw[1] <= dcfifo_ten1:auto_generated.rdusedw[1]
rdusedw[2] <= dcfifo_ten1:auto_generated.rdusedw[2]
rdusedw[3] <= dcfifo_ten1:auto_generated.rdusedw[3]
rdusedw[4] <= dcfifo_ten1:auto_generated.rdusedw[4]
rdusedw[5] <= dcfifo_ten1:auto_generated.rdusedw[5]
rdusedw[6] <= dcfifo_ten1:auto_generated.rdusedw[6]
rdusedw[7] <= dcfifo_ten1:auto_generated.rdusedw[7]
rdusedw[8] <= dcfifo_ten1:auto_generated.rdusedw[8]
rdusedw[9] <= dcfifo_ten1:auto_generated.rdusedw[9]
rdusedw[10] <= dcfifo_ten1:auto_generated.rdusedw[10]
rdusedw[11] <= dcfifo_ten1:auto_generated.rdusedw[11]
wrclk => dcfifo_ten1:auto_generated.wrclk
wrempty <= <GND>
wrfull <= dcfifo_ten1:auto_generated.wrfull
wrreq => dcfifo_ten1:auto_generated.wrreq
wrusedw[0] <= <GND>
wrusedw[1] <= <GND>
wrusedw[2] <= <GND>
wrusedw[3] <= <GND>
wrusedw[4] <= <GND>
wrusedw[5] <= <GND>
wrusedw[6] <= <GND>
wrusedw[7] <= <GND>
wrusedw[8] <= <GND>


|arinc_825|wr_fifo:wr_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ten1:auto_generated
aclr => a_graycounter_j47:rdptr_g1p.aclr
aclr => a_graycounter_gic:wrptr_g1p.aclr
aclr => altsyncram_5731:fifo_ram.aclr1
aclr => cntr_u2e:cntr_b.aset
data[0] => altsyncram_5731:fifo_ram.data_a[0]
data[1] => altsyncram_5731:fifo_ram.data_a[1]
data[2] => altsyncram_5731:fifo_ram.data_a[2]
data[3] => altsyncram_5731:fifo_ram.data_a[3]
data[4] => altsyncram_5731:fifo_ram.data_a[4]
data[5] => altsyncram_5731:fifo_ram.data_a[5]
data[6] => altsyncram_5731:fifo_ram.data_a[6]
data[7] => altsyncram_5731:fifo_ram.data_a[7]
data[8] => altsyncram_5731:fifo_ram.data_a[8]
data[9] => altsyncram_5731:fifo_ram.data_a[9]
data[10] => altsyncram_5731:fifo_ram.data_a[10]
data[11] => altsyncram_5731:fifo_ram.data_a[11]
data[12] => altsyncram_5731:fifo_ram.data_a[12]
data[13] => altsyncram_5731:fifo_ram.data_a[13]
data[14] => altsyncram_5731:fifo_ram.data_a[14]
data[15] => altsyncram_5731:fifo_ram.data_a[15]
data[16] => altsyncram_5731:fifo_ram.data_a[16]
data[17] => altsyncram_5731:fifo_ram.data_a[17]
data[18] => altsyncram_5731:fifo_ram.data_a[18]
data[19] => altsyncram_5731:fifo_ram.data_a[19]
data[20] => altsyncram_5731:fifo_ram.data_a[20]
data[21] => altsyncram_5731:fifo_ram.data_a[21]
data[22] => altsyncram_5731:fifo_ram.data_a[22]
data[23] => altsyncram_5731:fifo_ram.data_a[23]
data[24] => altsyncram_5731:fifo_ram.data_a[24]
data[25] => altsyncram_5731:fifo_ram.data_a[25]
data[26] => altsyncram_5731:fifo_ram.data_a[26]
data[27] => altsyncram_5731:fifo_ram.data_a[27]
data[28] => altsyncram_5731:fifo_ram.data_a[28]
data[29] => altsyncram_5731:fifo_ram.data_a[29]
data[30] => altsyncram_5731:fifo_ram.data_a[30]
data[31] => altsyncram_5731:fifo_ram.data_a[31]
data[32] => altsyncram_5731:fifo_ram.data_a[32]
data[33] => altsyncram_5731:fifo_ram.data_a[33]
data[34] => altsyncram_5731:fifo_ram.data_a[34]
data[35] => altsyncram_5731:fifo_ram.data_a[35]
data[36] => altsyncram_5731:fifo_ram.data_a[36]
data[37] => altsyncram_5731:fifo_ram.data_a[37]
data[38] => altsyncram_5731:fifo_ram.data_a[38]
data[39] => altsyncram_5731:fifo_ram.data_a[39]
data[40] => altsyncram_5731:fifo_ram.data_a[40]
data[41] => altsyncram_5731:fifo_ram.data_a[41]
data[42] => altsyncram_5731:fifo_ram.data_a[42]
data[43] => altsyncram_5731:fifo_ram.data_a[43]
data[44] => altsyncram_5731:fifo_ram.data_a[44]
data[45] => altsyncram_5731:fifo_ram.data_a[45]
data[46] => altsyncram_5731:fifo_ram.data_a[46]
data[47] => altsyncram_5731:fifo_ram.data_a[47]
data[48] => altsyncram_5731:fifo_ram.data_a[48]
data[49] => altsyncram_5731:fifo_ram.data_a[49]
data[50] => altsyncram_5731:fifo_ram.data_a[50]
data[51] => altsyncram_5731:fifo_ram.data_a[51]
data[52] => altsyncram_5731:fifo_ram.data_a[52]
data[53] => altsyncram_5731:fifo_ram.data_a[53]
data[54] => altsyncram_5731:fifo_ram.data_a[54]
data[55] => altsyncram_5731:fifo_ram.data_a[55]
data[56] => altsyncram_5731:fifo_ram.data_a[56]
data[57] => altsyncram_5731:fifo_ram.data_a[57]
data[58] => altsyncram_5731:fifo_ram.data_a[58]
data[59] => altsyncram_5731:fifo_ram.data_a[59]
data[60] => altsyncram_5731:fifo_ram.data_a[60]
data[61] => altsyncram_5731:fifo_ram.data_a[61]
data[62] => altsyncram_5731:fifo_ram.data_a[62]
data[63] => altsyncram_5731:fifo_ram.data_a[63]
q[0] <= altsyncram_5731:fifo_ram.q_b[0]
q[1] <= altsyncram_5731:fifo_ram.q_b[1]
q[2] <= altsyncram_5731:fifo_ram.q_b[2]
q[3] <= altsyncram_5731:fifo_ram.q_b[3]
q[4] <= altsyncram_5731:fifo_ram.q_b[4]
q[5] <= altsyncram_5731:fifo_ram.q_b[5]
q[6] <= altsyncram_5731:fifo_ram.q_b[6]
q[7] <= altsyncram_5731:fifo_ram.q_b[7]
rdclk => a_graycounter_j47:rdptr_g1p.clock
rdclk => altsyncram_5731:fifo_ram.clock1
rdclk => dffpipe_8d9:rdfull_reg.clock
rdclk => dffpipe_qe9:rs_brp.clock
rdclk => dffpipe_gd9:rs_bwp.clock
rdclk => alt_synch_pipe_qc8:rs_dgwp.clock
rdclk => cntr_u2e:cntr_b.clock
rdclk => rdemp_eq_comp_lsb_aeb.CLK
rdclk => rdemp_eq_comp_msb_aeb.CLK
rdclk => rdptr_b[2].CLK
rdclk => rdptr_b[1].CLK
rdclk => rdptr_b[0].CLK
rdclk => rdptr_g[8].CLK
rdclk => rdptr_g[7].CLK
rdclk => rdptr_g[6].CLK
rdclk => rdptr_g[5].CLK
rdclk => rdptr_g[4].CLK
rdclk => rdptr_g[3].CLK
rdclk => rdptr_g[2].CLK
rdclk => rdptr_g[1].CLK
rdclk => rdptr_g[0].CLK
rdempty <= int_rdempty.DB_MAX_OUTPUT_PORT_TYPE
rdfull <= rdfull_eq_comp_aeb_int.DB_MAX_OUTPUT_PORT_TYPE
rdreq => valid_rdreq.IN0
rdusedw[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[6] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[7] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[8] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[9] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[10] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[11] <= dffpipe_8d9:rdfull_reg.q[0]
wrclk => a_graycounter_gic:wrptr_g1p.clock
wrclk => altsyncram_5731:fifo_ram.clock0
wrclk => alt_synch_pipe_rc8:ws_dgrp.clock
wrclk => delayed_wrptr_g[8].CLK
wrclk => delayed_wrptr_g[7].CLK
wrclk => delayed_wrptr_g[6].CLK
wrclk => delayed_wrptr_g[5].CLK
wrclk => delayed_wrptr_g[4].CLK
wrclk => delayed_wrptr_g[3].CLK
wrclk => delayed_wrptr_g[2].CLK
wrclk => delayed_wrptr_g[1].CLK
wrclk => delayed_wrptr_g[0].CLK
wrclk => wrfull_eq_comp_lsb_mux_reg.CLK
wrclk => wrfull_eq_comp_msb_mux_reg.CLK
wrclk => wrptr_g[8].CLK
wrclk => wrptr_g[7].CLK
wrclk => wrptr_g[6].CLK
wrclk => wrptr_g[5].CLK
wrclk => wrptr_g[4].CLK
wrclk => wrptr_g[3].CLK
wrclk => wrptr_g[2].CLK
wrclk => wrptr_g[1].CLK
wrclk => wrptr_g[0].CLK
wrfull <= int_wrfull.DB_MAX_OUTPUT_PORT_TYPE
wrreq => valid_wrreq.IN0


|arinc_825|wr_fifo:wr_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ten1:auto_generated|a_gray2bin_lfb:rdptr_g_gray2bin
bin[0] <= xor0.DB_MAX_OUTPUT_PORT_TYPE
bin[1] <= xor1.DB_MAX_OUTPUT_PORT_TYPE
bin[2] <= xor2.DB_MAX_OUTPUT_PORT_TYPE
bin[3] <= xor3.DB_MAX_OUTPUT_PORT_TYPE
bin[4] <= xor4.DB_MAX_OUTPUT_PORT_TYPE
bin[5] <= xor5.DB_MAX_OUTPUT_PORT_TYPE
bin[6] <= xor6.DB_MAX_OUTPUT_PORT_TYPE
bin[7] <= xor7.DB_MAX_OUTPUT_PORT_TYPE
bin[8] <= gray[8].DB_MAX_OUTPUT_PORT_TYPE
gray[0] => xor0.IN0
gray[1] => xor1.IN0
gray[2] => xor2.IN0
gray[3] => xor3.IN0
gray[4] => xor4.IN0
gray[5] => xor5.IN0
gray[6] => xor6.IN0
gray[7] => xor7.IN1
gray[8] => bin[8].DATAIN
gray[8] => xor7.IN0


|arinc_825|wr_fifo:wr_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ten1:auto_generated|a_gray2bin_lfb:rs_dgwp_gray2bin
bin[0] <= xor0.DB_MAX_OUTPUT_PORT_TYPE
bin[1] <= xor1.DB_MAX_OUTPUT_PORT_TYPE
bin[2] <= xor2.DB_MAX_OUTPUT_PORT_TYPE
bin[3] <= xor3.DB_MAX_OUTPUT_PORT_TYPE
bin[4] <= xor4.DB_MAX_OUTPUT_PORT_TYPE
bin[5] <= xor5.DB_MAX_OUTPUT_PORT_TYPE
bin[6] <= xor6.DB_MAX_OUTPUT_PORT_TYPE
bin[7] <= xor7.DB_MAX_OUTPUT_PORT_TYPE
bin[8] <= gray[8].DB_MAX_OUTPUT_PORT_TYPE
gray[0] => xor0.IN0
gray[1] => xor1.IN0
gray[2] => xor2.IN0
gray[3] => xor3.IN0
gray[4] => xor4.IN0
gray[5] => xor5.IN0
gray[6] => xor6.IN0
gray[7] => xor7.IN1
gray[8] => bin[8].DATAIN
gray[8] => xor7.IN0


|arinc_825|wr_fifo:wr_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ten1:auto_generated|a_graycounter_j47:rdptr_g1p
clock => counter_ffa[8].CLK
clock => counter_ffa[7].CLK
clock => counter_ffa[6].CLK
clock => counter_ffa[5].CLK
clock => counter_ffa[4].CLK
clock => counter_ffa[3].CLK
clock => counter_ffa[2].CLK
clock => counter_ffa[1].CLK
clock => counter_ffa[0].CLK
clock => parity_ff.CLK
cnt_en => countera0.DATAA
cnt_en => parity.DATAA
q[0] <= counter_ffa[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_ffa[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_ffa[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_ffa[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_ffa[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_ffa[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter_ffa[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter_ffa[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter_ffa[8].DB_MAX_OUTPUT_PORT_TYPE


|arinc_825|wr_fifo:wr_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ten1:auto_generated|a_graycounter_gic:wrptr_g1p
clock => counter_ffa[8].CLK
clock => counter_ffa[7].CLK
clock => counter_ffa[6].CLK
clock => counter_ffa[5].CLK
clock => counter_ffa[4].CLK
clock => counter_ffa[3].CLK
clock => counter_ffa[2].CLK
clock => counter_ffa[1].CLK
clock => counter_ffa[0].CLK
clock => parity_ff.CLK
cnt_en => countera0.DATAA
cnt_en => parity.DATAA
q[0] <= power_modified_counter_values[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_ffa[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_ffa[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_ffa[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_ffa[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_ffa[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter_ffa[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter_ffa[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter_ffa[8].DB_MAX_OUTPUT_PORT_TYPE


|arinc_825|wr_fifo:wr_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ten1:auto_generated|altsyncram_5731:fifo_ram
aclr1 => ram_block3a0.CLR1
aclr1 => ram_block3a1.CLR1
aclr1 => ram_block3a2.CLR1
aclr1 => ram_block3a3.CLR1
aclr1 => ram_block3a4.CLR1
aclr1 => ram_block3a5.CLR1
aclr1 => ram_block3a6.CLR1
aclr1 => ram_block3a7.CLR1
address_a[0] => ram_block3a0.PORTAADDR
address_a[0] => ram_block3a1.PORTAADDR
address_a[0] => ram_block3a2.PORTAADDR
address_a[0] => ram_block3a3.PORTAADDR
address_a[0] => ram_block3a4.PORTAADDR
address_a[0] => ram_block3a5.PORTAADDR
address_a[0] => ram_block3a6.PORTAADDR
address_a[0] => ram_block3a7.PORTAADDR
address_a[1] => ram_block3a0.PORTAADDR1
address_a[1] => ram_block3a1.PORTAADDR1
address_a[1] => ram_block3a2.PORTAADDR1
address_a[1] => ram_block3a3.PORTAADDR1
address_a[1] => ram_block3a4.PORTAADDR1
address_a[1] => ram_block3a5.PORTAADDR1
address_a[1] => ram_block3a6.PORTAADDR1
address_a[1] => ram_block3a7.PORTAADDR1
address_a[2] => ram_block3a0.PORTAADDR2
address_a[2] => ram_block3a1.PORTAADDR2
address_a[2] => ram_block3a2.PORTAADDR2
address_a[2] => ram_block3a3.PORTAADDR2
address_a[2] => ram_block3a4.PORTAADDR2
address_a[2] => ram_block3a5.PORTAADDR2
address_a[2] => ram_block3a6.PORTAADDR2
address_a[2] => ram_block3a7.PORTAADDR2
address_a[3] => ram_block3a0.PORTAADDR3
address_a[3] => ram_block3a1.PORTAADDR3
address_a[3] => ram_block3a2.PORTAADDR3
address_a[3] => ram_block3a3.PORTAADDR3
address_a[3] => ram_block3a4.PORTAADDR3
address_a[3] => ram_block3a5.PORTAADDR3
address_a[3] => ram_block3a6.PORTAADDR3
address_a[3] => ram_block3a7.PORTAADDR3
address_a[4] => ram_block3a0.PORTAADDR4
address_a[4] => ram_block3a1.PORTAADDR4
address_a[4] => ram_block3a2.PORTAADDR4
address_a[4] => ram_block3a3.PORTAADDR4
address_a[4] => ram_block3a4.PORTAADDR4
address_a[4] => ram_block3a5.PORTAADDR4
address_a[4] => ram_block3a6.PORTAADDR4
address_a[4] => ram_block3a7.PORTAADDR4
address_a[5] => ram_block3a0.PORTAADDR5
address_a[5] => ram_block3a1.PORTAADDR5
address_a[5] => ram_block3a2.PORTAADDR5
address_a[5] => ram_block3a3.PORTAADDR5
address_a[5] => ram_block3a4.PORTAADDR5
address_a[5] => ram_block3a5.PORTAADDR5
address_a[5] => ram_block3a6.PORTAADDR5
address_a[5] => ram_block3a7.PORTAADDR5
address_a[6] => ram_block3a0.PORTAADDR6
address_a[6] => ram_block3a1.PORTAADDR6
address_a[6] => ram_block3a2.PORTAADDR6
address_a[6] => ram_block3a3.PORTAADDR6
address_a[6] => ram_block3a4.PORTAADDR6
address_a[6] => ram_block3a5.PORTAADDR6
address_a[6] => ram_block3a6.PORTAADDR6
address_a[6] => ram_block3a7.PORTAADDR6
address_a[7] => ram_block3a0.PORTAADDR7
address_a[7] => ram_block3a1.PORTAADDR7
address_a[7] => ram_block3a2.PORTAADDR7
address_a[7] => ram_block3a3.PORTAADDR7
address_a[7] => ram_block3a4.PORTAADDR7
address_a[7] => ram_block3a5.PORTAADDR7
address_a[7] => ram_block3a6.PORTAADDR7
address_a[7] => ram_block3a7.PORTAADDR7
address_b[0] => ram_block3a0.PORTBADDR
address_b[0] => ram_block3a1.PORTBADDR
address_b[0] => ram_block3a2.PORTBADDR
address_b[0] => ram_block3a3.PORTBADDR
address_b[0] => ram_block3a4.PORTBADDR
address_b[0] => ram_block3a5.PORTBADDR
address_b[0] => ram_block3a6.PORTBADDR
address_b[0] => ram_block3a7.PORTBADDR
address_b[1] => ram_block3a0.PORTBADDR1
address_b[1] => ram_block3a1.PORTBADDR1
address_b[1] => ram_block3a2.PORTBADDR1
address_b[1] => ram_block3a3.PORTBADDR1
address_b[1] => ram_block3a4.PORTBADDR1
address_b[1] => ram_block3a5.PORTBADDR1
address_b[1] => ram_block3a6.PORTBADDR1
address_b[1] => ram_block3a7.PORTBADDR1
address_b[2] => ram_block3a0.PORTBADDR2
address_b[2] => ram_block3a1.PORTBADDR2
address_b[2] => ram_block3a2.PORTBADDR2
address_b[2] => ram_block3a3.PORTBADDR2
address_b[2] => ram_block3a4.PORTBADDR2
address_b[2] => ram_block3a5.PORTBADDR2
address_b[2] => ram_block3a6.PORTBADDR2
address_b[2] => ram_block3a7.PORTBADDR2
address_b[3] => ram_block3a0.PORTBADDR3
address_b[3] => ram_block3a1.PORTBADDR3
address_b[3] => ram_block3a2.PORTBADDR3
address_b[3] => ram_block3a3.PORTBADDR3
address_b[3] => ram_block3a4.PORTBADDR3
address_b[3] => ram_block3a5.PORTBADDR3
address_b[3] => ram_block3a6.PORTBADDR3
address_b[3] => ram_block3a7.PORTBADDR3
address_b[4] => ram_block3a0.PORTBADDR4
address_b[4] => ram_block3a1.PORTBADDR4
address_b[4] => ram_block3a2.PORTBADDR4
address_b[4] => ram_block3a3.PORTBADDR4
address_b[4] => ram_block3a4.PORTBADDR4
address_b[4] => ram_block3a5.PORTBADDR4
address_b[4] => ram_block3a6.PORTBADDR4
address_b[4] => ram_block3a7.PORTBADDR4
address_b[5] => ram_block3a0.PORTBADDR5
address_b[5] => ram_block3a1.PORTBADDR5
address_b[5] => ram_block3a2.PORTBADDR5
address_b[5] => ram_block3a3.PORTBADDR5
address_b[5] => ram_block3a4.PORTBADDR5
address_b[5] => ram_block3a5.PORTBADDR5
address_b[5] => ram_block3a6.PORTBADDR5
address_b[5] => ram_block3a7.PORTBADDR5
address_b[6] => ram_block3a0.PORTBADDR6
address_b[6] => ram_block3a1.PORTBADDR6
address_b[6] => ram_block3a2.PORTBADDR6
address_b[6] => ram_block3a3.PORTBADDR6
address_b[6] => ram_block3a4.PORTBADDR6
address_b[6] => ram_block3a5.PORTBADDR6
address_b[6] => ram_block3a6.PORTBADDR6
address_b[6] => ram_block3a7.PORTBADDR6
address_b[7] => ram_block3a0.PORTBADDR7
address_b[7] => ram_block3a1.PORTBADDR7
address_b[7] => ram_block3a2.PORTBADDR7
address_b[7] => ram_block3a3.PORTBADDR7
address_b[7] => ram_block3a4.PORTBADDR7
address_b[7] => ram_block3a5.PORTBADDR7
address_b[7] => ram_block3a6.PORTBADDR7
address_b[7] => ram_block3a7.PORTBADDR7
address_b[8] => ram_block3a0.PORTBADDR8
address_b[8] => ram_block3a1.PORTBADDR8
address_b[8] => ram_block3a2.PORTBADDR8
address_b[8] => ram_block3a3.PORTBADDR8
address_b[8] => ram_block3a4.PORTBADDR8
address_b[8] => ram_block3a5.PORTBADDR8
address_b[8] => ram_block3a6.PORTBADDR8
address_b[8] => ram_block3a7.PORTBADDR8
address_b[9] => ram_block3a0.PORTBADDR9
address_b[9] => ram_block3a1.PORTBADDR9
address_b[9] => ram_block3a2.PORTBADDR9
address_b[9] => ram_block3a3.PORTBADDR9
address_b[9] => ram_block3a4.PORTBADDR9
address_b[9] => ram_block3a5.PORTBADDR9
address_b[9] => ram_block3a6.PORTBADDR9
address_b[9] => ram_block3a7.PORTBADDR9
address_b[10] => ram_block3a0.PORTBADDR10
address_b[10] => ram_block3a1.PORTBADDR10
address_b[10] => ram_block3a2.PORTBADDR10
address_b[10] => ram_block3a3.PORTBADDR10
address_b[10] => ram_block3a4.PORTBADDR10
address_b[10] => ram_block3a5.PORTBADDR10
address_b[10] => ram_block3a6.PORTBADDR10
address_b[10] => ram_block3a7.PORTBADDR10
addressstall_b => ram_block3a0.PORTBADDRSTALL
addressstall_b => ram_block3a1.PORTBADDRSTALL
addressstall_b => ram_block3a2.PORTBADDRSTALL
addressstall_b => ram_block3a3.PORTBADDRSTALL
addressstall_b => ram_block3a4.PORTBADDRSTALL
addressstall_b => ram_block3a5.PORTBADDRSTALL
addressstall_b => ram_block3a6.PORTBADDRSTALL
addressstall_b => ram_block3a7.PORTBADDRSTALL
clock0 => ram_block3a0.CLK0
clock0 => ram_block3a1.CLK0
clock0 => ram_block3a2.CLK0
clock0 => ram_block3a3.CLK0
clock0 => ram_block3a4.CLK0
clock0 => ram_block3a5.CLK0
clock0 => ram_block3a6.CLK0
clock0 => ram_block3a7.CLK0
clock1 => ram_block3a0.CLK1
clock1 => ram_block3a1.CLK1
clock1 => ram_block3a2.CLK1
clock1 => ram_block3a3.CLK1
clock1 => ram_block3a4.CLK1
clock1 => ram_block3a5.CLK1
clock1 => ram_block3a6.CLK1
clock1 => ram_block3a7.CLK1
data_a[0] => ram_block3a0.PORTADATAIN
data_a[1] => ram_block3a1.PORTADATAIN
data_a[2] => ram_block3a2.PORTADATAIN
data_a[3] => ram_block3a3.PORTADATAIN
data_a[4] => ram_block3a4.PORTADATAIN
data_a[5] => ram_block3a5.PORTADATAIN
data_a[6] => ram_block3a6.PORTADATAIN
data_a[7] => ram_block3a7.PORTADATAIN
data_a[8] => ram_block3a0.PORTADATAIN1
data_a[9] => ram_block3a1.PORTADATAIN1
data_a[10] => ram_block3a2.PORTADATAIN1
data_a[11] => ram_block3a3.PORTADATAIN1
data_a[12] => ram_block3a4.PORTADATAIN1
data_a[13] => ram_block3a5.PORTADATAIN1
data_a[14] => ram_block3a6.PORTADATAIN1
data_a[15] => ram_block3a7.PORTADATAIN1
data_a[16] => ram_block3a0.PORTADATAIN2
data_a[17] => ram_block3a1.PORTADATAIN2
data_a[18] => ram_block3a2.PORTADATAIN2
data_a[19] => ram_block3a3.PORTADATAIN2
data_a[20] => ram_block3a4.PORTADATAIN2
data_a[21] => ram_block3a5.PORTADATAIN2
data_a[22] => ram_block3a6.PORTADATAIN2
data_a[23] => ram_block3a7.PORTADATAIN2
data_a[24] => ram_block3a0.PORTADATAIN3
data_a[25] => ram_block3a1.PORTADATAIN3
data_a[26] => ram_block3a2.PORTADATAIN3
data_a[27] => ram_block3a3.PORTADATAIN3
data_a[28] => ram_block3a4.PORTADATAIN3
data_a[29] => ram_block3a5.PORTADATAIN3
data_a[30] => ram_block3a6.PORTADATAIN3
data_a[31] => ram_block3a7.PORTADATAIN3
data_a[32] => ram_block3a0.PORTADATAIN4
data_a[33] => ram_block3a1.PORTADATAIN4
data_a[34] => ram_block3a2.PORTADATAIN4
data_a[35] => ram_block3a3.PORTADATAIN4
data_a[36] => ram_block3a4.PORTADATAIN4
data_a[37] => ram_block3a5.PORTADATAIN4
data_a[38] => ram_block3a6.PORTADATAIN4
data_a[39] => ram_block3a7.PORTADATAIN4
data_a[40] => ram_block3a0.PORTADATAIN5
data_a[41] => ram_block3a1.PORTADATAIN5
data_a[42] => ram_block3a2.PORTADATAIN5
data_a[43] => ram_block3a3.PORTADATAIN5
data_a[44] => ram_block3a4.PORTADATAIN5
data_a[45] => ram_block3a5.PORTADATAIN5
data_a[46] => ram_block3a6.PORTADATAIN5
data_a[47] => ram_block3a7.PORTADATAIN5
data_a[48] => ram_block3a0.PORTADATAIN6
data_a[49] => ram_block3a1.PORTADATAIN6
data_a[50] => ram_block3a2.PORTADATAIN6
data_a[51] => ram_block3a3.PORTADATAIN6
data_a[52] => ram_block3a4.PORTADATAIN6
data_a[53] => ram_block3a5.PORTADATAIN6
data_a[54] => ram_block3a6.PORTADATAIN6
data_a[55] => ram_block3a7.PORTADATAIN6
data_a[56] => ram_block3a0.PORTADATAIN7
data_a[57] => ram_block3a1.PORTADATAIN7
data_a[58] => ram_block3a2.PORTADATAIN7
data_a[59] => ram_block3a3.PORTADATAIN7
data_a[60] => ram_block3a4.PORTADATAIN7
data_a[61] => ram_block3a5.PORTADATAIN7
data_a[62] => ram_block3a6.PORTADATAIN7
data_a[63] => ram_block3a7.PORTADATAIN7
q_b[0] <= ram_block3a0.PORTBDATAOUT
q_b[1] <= ram_block3a1.PORTBDATAOUT
q_b[2] <= ram_block3a2.PORTBDATAOUT
q_b[3] <= ram_block3a3.PORTBDATAOUT
q_b[4] <= ram_block3a4.PORTBDATAOUT
q_b[5] <= ram_block3a5.PORTBDATAOUT
q_b[6] <= ram_block3a6.PORTBDATAOUT
q_b[7] <= ram_block3a7.PORTBDATAOUT
wren_a => ram_block3a0.PORTAWE
wren_a => ram_block3a0.ENA0
wren_a => ram_block3a1.PORTAWE
wren_a => ram_block3a1.ENA0
wren_a => ram_block3a2.PORTAWE
wren_a => ram_block3a2.ENA0
wren_a => ram_block3a3.PORTAWE
wren_a => ram_block3a3.ENA0
wren_a => ram_block3a4.PORTAWE
wren_a => ram_block3a4.ENA0
wren_a => ram_block3a5.PORTAWE
wren_a => ram_block3a5.ENA0
wren_a => ram_block3a6.PORTAWE
wren_a => ram_block3a6.ENA0
wren_a => ram_block3a7.PORTAWE
wren_a => ram_block3a7.ENA0


|arinc_825|wr_fifo:wr_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ten1:auto_generated|dffpipe_8d9:rdfull_reg
clock => dffe4a[0].CLK
clrn => dffe4a[0].ACLR
q[0] <= dffe4a[0].DB_MAX_OUTPUT_PORT_TYPE


|arinc_825|wr_fifo:wr_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ten1:auto_generated|dffpipe_qe9:rs_brp
clock => dffe5a[11].CLK
clock => dffe5a[10].CLK
clock => dffe5a[9].CLK
clock => dffe5a[8].CLK
clock => dffe5a[7].CLK
clock => dffe5a[6].CLK
clock => dffe5a[5].CLK
clock => dffe5a[4].CLK
clock => dffe5a[3].CLK
clock => dffe5a[2].CLK
clock => dffe5a[1].CLK
clock => dffe5a[0].CLK
clrn => dffe5a[11].ACLR
clrn => dffe5a[10].ACLR
clrn => dffe5a[9].ACLR
clrn => dffe5a[8].ACLR
clrn => dffe5a[7].ACLR
clrn => dffe5a[6].ACLR
clrn => dffe5a[5].ACLR
clrn => dffe5a[4].ACLR
clrn => dffe5a[3].ACLR
clrn => dffe5a[2].ACLR
clrn => dffe5a[1].ACLR
clrn => dffe5a[0].ACLR
q[0] <= dffe5a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe5a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe5a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe5a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe5a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe5a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe5a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe5a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe5a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe5a[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffe5a[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= dffe5a[11].DB_MAX_OUTPUT_PORT_TYPE


|arinc_825|wr_fifo:wr_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ten1:auto_generated|dffpipe_gd9:rs_bwp
clock => dffe6a[8].CLK
clock => dffe6a[7].CLK
clock => dffe6a[6].CLK
clock => dffe6a[5].CLK
clock => dffe6a[4].CLK
clock => dffe6a[3].CLK
clock => dffe6a[2].CLK
clock => dffe6a[1].CLK
clock => dffe6a[0].CLK
clrn => dffe6a[8].ACLR
clrn => dffe6a[7].ACLR
clrn => dffe6a[6].ACLR
clrn => dffe6a[5].ACLR
clrn => dffe6a[4].ACLR
clrn => dffe6a[3].ACLR
clrn => dffe6a[2].ACLR
clrn => dffe6a[1].ACLR
clrn => dffe6a[0].ACLR
q[0] <= dffe6a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe6a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe6a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe6a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe6a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe6a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe6a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe6a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe6a[8].DB_MAX_OUTPUT_PORT_TYPE


|arinc_825|wr_fifo:wr_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ten1:auto_generated|alt_synch_pipe_qc8:rs_dgwp
clock => dffpipe_ld9:dffpipe4.clock
clrn => dffpipe_ld9:dffpipe4.clrn
d[0] => dffpipe_ld9:dffpipe4.d[0]
d[1] => dffpipe_ld9:dffpipe4.d[1]
d[2] => dffpipe_ld9:dffpipe4.d[2]
d[3] => dffpipe_ld9:dffpipe4.d[3]
d[4] => dffpipe_ld9:dffpipe4.d[4]
d[5] => dffpipe_ld9:dffpipe4.d[5]
d[6] => dffpipe_ld9:dffpipe4.d[6]
d[7] => dffpipe_ld9:dffpipe4.d[7]
d[8] => dffpipe_ld9:dffpipe4.d[8]
q[0] <= dffpipe_ld9:dffpipe4.q[0]
q[1] <= dffpipe_ld9:dffpipe4.q[1]
q[2] <= dffpipe_ld9:dffpipe4.q[2]
q[3] <= dffpipe_ld9:dffpipe4.q[3]
q[4] <= dffpipe_ld9:dffpipe4.q[4]
q[5] <= dffpipe_ld9:dffpipe4.q[5]
q[6] <= dffpipe_ld9:dffpipe4.q[6]
q[7] <= dffpipe_ld9:dffpipe4.q[7]
q[8] <= dffpipe_ld9:dffpipe4.q[8]


|arinc_825|wr_fifo:wr_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ten1:auto_generated|alt_synch_pipe_qc8:rs_dgwp|dffpipe_ld9:dffpipe4
clock => dffe5a[8].CLK
clock => dffe5a[7].CLK
clock => dffe5a[6].CLK
clock => dffe5a[5].CLK
clock => dffe5a[4].CLK
clock => dffe5a[3].CLK
clock => dffe5a[2].CLK
clock => dffe5a[1].CLK
clock => dffe5a[0].CLK
clrn => dffe5a[8].ACLR
clrn => dffe5a[7].ACLR
clrn => dffe5a[6].ACLR
clrn => dffe5a[5].ACLR
clrn => dffe5a[4].ACLR
clrn => dffe5a[3].ACLR
clrn => dffe5a[2].ACLR
clrn => dffe5a[1].ACLR
clrn => dffe5a[0].ACLR
q[0] <= dffe5a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe5a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe5a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe5a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe5a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe5a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe5a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe5a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe5a[8].DB_MAX_OUTPUT_PORT_TYPE


|arinc_825|wr_fifo:wr_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ten1:auto_generated|alt_synch_pipe_rc8:ws_dgrp
clock => dffpipe_md9:dffpipe6.clock
clrn => dffpipe_md9:dffpipe6.clrn
d[0] => dffpipe_md9:dffpipe6.d[0]
d[1] => dffpipe_md9:dffpipe6.d[1]
d[2] => dffpipe_md9:dffpipe6.d[2]
d[3] => dffpipe_md9:dffpipe6.d[3]
d[4] => dffpipe_md9:dffpipe6.d[4]
d[5] => dffpipe_md9:dffpipe6.d[5]
d[6] => dffpipe_md9:dffpipe6.d[6]
d[7] => dffpipe_md9:dffpipe6.d[7]
d[8] => dffpipe_md9:dffpipe6.d[8]
q[0] <= dffpipe_md9:dffpipe6.q[0]
q[1] <= dffpipe_md9:dffpipe6.q[1]
q[2] <= dffpipe_md9:dffpipe6.q[2]
q[3] <= dffpipe_md9:dffpipe6.q[3]
q[4] <= dffpipe_md9:dffpipe6.q[4]
q[5] <= dffpipe_md9:dffpipe6.q[5]
q[6] <= dffpipe_md9:dffpipe6.q[6]
q[7] <= dffpipe_md9:dffpipe6.q[7]
q[8] <= dffpipe_md9:dffpipe6.q[8]


|arinc_825|wr_fifo:wr_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ten1:auto_generated|alt_synch_pipe_rc8:ws_dgrp|dffpipe_md9:dffpipe6
clock => dffe7a[8].CLK
clock => dffe7a[7].CLK
clock => dffe7a[6].CLK
clock => dffe7a[5].CLK
clock => dffe7a[4].CLK
clock => dffe7a[3].CLK
clock => dffe7a[2].CLK
clock => dffe7a[1].CLK
clock => dffe7a[0].CLK
clrn => dffe7a[8].ACLR
clrn => dffe7a[7].ACLR
clrn => dffe7a[6].ACLR
clrn => dffe7a[5].ACLR
clrn => dffe7a[4].ACLR
clrn => dffe7a[3].ACLR
clrn => dffe7a[2].ACLR
clrn => dffe7a[1].ACLR
clrn => dffe7a[0].ACLR
q[0] <= dffe7a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe7a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe7a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe7a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe7a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe7a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe7a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe7a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe7a[8].DB_MAX_OUTPUT_PORT_TYPE


|arinc_825|wr_fifo:wr_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ten1:auto_generated|cntr_u2e:cntr_b
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cout <= cout_actual.DB_MAX_OUTPUT_PORT_TYPE
q[0] <= safe_q[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= safe_q[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= safe_q[2].DB_MAX_OUTPUT_PORT_TYPE


|arinc_825|wr_fifo:wr_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ten1:auto_generated|mux_a18:rdemp_eq_comp_lsb_mux
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE


|arinc_825|wr_fifo:wr_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ten1:auto_generated|mux_a18:rdemp_eq_comp_msb_mux
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE


|arinc_825|wr_fifo:wr_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ten1:auto_generated|mux_a18:wrfull_eq_comp_lsb_mux
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE


|arinc_825|wr_fifo:wr_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ten1:auto_generated|mux_a18:wrfull_eq_comp_msb_mux
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE


|arinc_825|rd_fifo:rd_fifo_inst
aclr => dcfifo_mixed_widths:dcfifo_mixed_widths_component.aclr
data[0] => dcfifo_mixed_widths:dcfifo_mixed_widths_component.data[0]
data[1] => dcfifo_mixed_widths:dcfifo_mixed_widths_component.data[1]
data[2] => dcfifo_mixed_widths:dcfifo_mixed_widths_component.data[2]
data[3] => dcfifo_mixed_widths:dcfifo_mixed_widths_component.data[3]
data[4] => dcfifo_mixed_widths:dcfifo_mixed_widths_component.data[4]
data[5] => dcfifo_mixed_widths:dcfifo_mixed_widths_component.data[5]
data[6] => dcfifo_mixed_widths:dcfifo_mixed_widths_component.data[6]
data[7] => dcfifo_mixed_widths:dcfifo_mixed_widths_component.data[7]
rdclk => dcfifo_mixed_widths:dcfifo_mixed_widths_component.rdclk
rdreq => dcfifo_mixed_widths:dcfifo_mixed_widths_component.rdreq
wrclk => dcfifo_mixed_widths:dcfifo_mixed_widths_component.wrclk
wrreq => dcfifo_mixed_widths:dcfifo_mixed_widths_component.wrreq
q[0] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q[0]
q[1] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q[1]
q[2] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q[2]
q[3] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q[3]
q[4] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q[4]
q[5] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q[5]
q[6] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q[6]
q[7] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q[7]
q[8] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q[8]
q[9] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q[9]
q[10] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q[10]
q[11] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q[11]
q[12] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q[12]
q[13] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q[13]
q[14] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q[14]
q[15] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q[15]
q[16] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q[16]
q[17] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q[17]
q[18] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q[18]
q[19] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q[19]
q[20] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q[20]
q[21] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q[21]
q[22] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q[22]
q[23] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q[23]
q[24] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q[24]
q[25] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q[25]
q[26] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q[26]
q[27] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q[27]
q[28] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q[28]
q[29] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q[29]
q[30] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q[30]
q[31] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q[31]
rdempty <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.rdempty
wrfull <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.wrfull
wrusedw[0] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.wrusedw[0]
wrusedw[1] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.wrusedw[1]
wrusedw[2] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.wrusedw[2]
wrusedw[3] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.wrusedw[3]
wrusedw[4] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.wrusedw[4]
wrusedw[5] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.wrusedw[5]
wrusedw[6] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.wrusedw[6]
wrusedw[7] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.wrusedw[7]
wrusedw[8] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.wrusedw[8]
wrusedw[9] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.wrusedw[9]
wrusedw[10] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.wrusedw[10]
wrusedw[11] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.wrusedw[11]


|arinc_825|rd_fifo:rd_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component
aclr => dcfifo_gmp1:auto_generated.aclr
data[0] => dcfifo_gmp1:auto_generated.data[0]
data[1] => dcfifo_gmp1:auto_generated.data[1]
data[2] => dcfifo_gmp1:auto_generated.data[2]
data[3] => dcfifo_gmp1:auto_generated.data[3]
data[4] => dcfifo_gmp1:auto_generated.data[4]
data[5] => dcfifo_gmp1:auto_generated.data[5]
data[6] => dcfifo_gmp1:auto_generated.data[6]
data[7] => dcfifo_gmp1:auto_generated.data[7]
q[0] <= dcfifo_gmp1:auto_generated.q[0]
q[1] <= dcfifo_gmp1:auto_generated.q[1]
q[2] <= dcfifo_gmp1:auto_generated.q[2]
q[3] <= dcfifo_gmp1:auto_generated.q[3]
q[4] <= dcfifo_gmp1:auto_generated.q[4]
q[5] <= dcfifo_gmp1:auto_generated.q[5]
q[6] <= dcfifo_gmp1:auto_generated.q[6]
q[7] <= dcfifo_gmp1:auto_generated.q[7]
q[8] <= dcfifo_gmp1:auto_generated.q[8]
q[9] <= dcfifo_gmp1:auto_generated.q[9]
q[10] <= dcfifo_gmp1:auto_generated.q[10]
q[11] <= dcfifo_gmp1:auto_generated.q[11]
q[12] <= dcfifo_gmp1:auto_generated.q[12]
q[13] <= dcfifo_gmp1:auto_generated.q[13]
q[14] <= dcfifo_gmp1:auto_generated.q[14]
q[15] <= dcfifo_gmp1:auto_generated.q[15]
q[16] <= dcfifo_gmp1:auto_generated.q[16]
q[17] <= dcfifo_gmp1:auto_generated.q[17]
q[18] <= dcfifo_gmp1:auto_generated.q[18]
q[19] <= dcfifo_gmp1:auto_generated.q[19]
q[20] <= dcfifo_gmp1:auto_generated.q[20]
q[21] <= dcfifo_gmp1:auto_generated.q[21]
q[22] <= dcfifo_gmp1:auto_generated.q[22]
q[23] <= dcfifo_gmp1:auto_generated.q[23]
q[24] <= dcfifo_gmp1:auto_generated.q[24]
q[25] <= dcfifo_gmp1:auto_generated.q[25]
q[26] <= dcfifo_gmp1:auto_generated.q[26]
q[27] <= dcfifo_gmp1:auto_generated.q[27]
q[28] <= dcfifo_gmp1:auto_generated.q[28]
q[29] <= dcfifo_gmp1:auto_generated.q[29]
q[30] <= dcfifo_gmp1:auto_generated.q[30]
q[31] <= dcfifo_gmp1:auto_generated.q[31]
rdclk => dcfifo_gmp1:auto_generated.rdclk
rdempty <= dcfifo_gmp1:auto_generated.rdempty
rdfull <= <GND>
rdreq => dcfifo_gmp1:auto_generated.rdreq
rdusedw[0] <= <GND>
rdusedw[1] <= <GND>
rdusedw[2] <= <GND>
rdusedw[3] <= <GND>
rdusedw[4] <= <GND>
rdusedw[5] <= <GND>
rdusedw[6] <= <GND>
rdusedw[7] <= <GND>
rdusedw[8] <= <GND>
rdusedw[9] <= <GND>
wrclk => dcfifo_gmp1:auto_generated.wrclk
wrempty <= <GND>
wrfull <= dcfifo_gmp1:auto_generated.wrfull
wrreq => dcfifo_gmp1:auto_generated.wrreq
wrusedw[0] <= dcfifo_gmp1:auto_generated.wrusedw[0]
wrusedw[1] <= dcfifo_gmp1:auto_generated.wrusedw[1]
wrusedw[2] <= dcfifo_gmp1:auto_generated.wrusedw[2]
wrusedw[3] <= dcfifo_gmp1:auto_generated.wrusedw[3]
wrusedw[4] <= dcfifo_gmp1:auto_generated.wrusedw[4]
wrusedw[5] <= dcfifo_gmp1:auto_generated.wrusedw[5]
wrusedw[6] <= dcfifo_gmp1:auto_generated.wrusedw[6]
wrusedw[7] <= dcfifo_gmp1:auto_generated.wrusedw[7]
wrusedw[8] <= dcfifo_gmp1:auto_generated.wrusedw[8]
wrusedw[9] <= dcfifo_gmp1:auto_generated.wrusedw[9]
wrusedw[10] <= dcfifo_gmp1:auto_generated.wrusedw[10]
wrusedw[11] <= dcfifo_gmp1:auto_generated.wrusedw[11]


|arinc_825|rd_fifo:rd_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_gmp1:auto_generated
aclr => a_graycounter_s57:rdptr_g1p.aclr
aclr => a_graycounter_njc:wrptr_g1p.aclr
aclr => altsyncram_1731:fifo_ram.aclr1
aclr => cntr_t2e:cntr_b.aset
data[0] => altsyncram_1731:fifo_ram.data_a[0]
data[1] => altsyncram_1731:fifo_ram.data_a[1]
data[2] => altsyncram_1731:fifo_ram.data_a[2]
data[3] => altsyncram_1731:fifo_ram.data_a[3]
data[4] => altsyncram_1731:fifo_ram.data_a[4]
data[5] => altsyncram_1731:fifo_ram.data_a[5]
data[6] => altsyncram_1731:fifo_ram.data_a[6]
data[7] => altsyncram_1731:fifo_ram.data_a[7]
q[0] <= altsyncram_1731:fifo_ram.q_b[0]
q[1] <= altsyncram_1731:fifo_ram.q_b[1]
q[2] <= altsyncram_1731:fifo_ram.q_b[2]
q[3] <= altsyncram_1731:fifo_ram.q_b[3]
q[4] <= altsyncram_1731:fifo_ram.q_b[4]
q[5] <= altsyncram_1731:fifo_ram.q_b[5]
q[6] <= altsyncram_1731:fifo_ram.q_b[6]
q[7] <= altsyncram_1731:fifo_ram.q_b[7]
q[8] <= altsyncram_1731:fifo_ram.q_b[8]
q[9] <= altsyncram_1731:fifo_ram.q_b[9]
q[10] <= altsyncram_1731:fifo_ram.q_b[10]
q[11] <= altsyncram_1731:fifo_ram.q_b[11]
q[12] <= altsyncram_1731:fifo_ram.q_b[12]
q[13] <= altsyncram_1731:fifo_ram.q_b[13]
q[14] <= altsyncram_1731:fifo_ram.q_b[14]
q[15] <= altsyncram_1731:fifo_ram.q_b[15]
q[16] <= altsyncram_1731:fifo_ram.q_b[16]
q[17] <= altsyncram_1731:fifo_ram.q_b[17]
q[18] <= altsyncram_1731:fifo_ram.q_b[18]
q[19] <= altsyncram_1731:fifo_ram.q_b[19]
q[20] <= altsyncram_1731:fifo_ram.q_b[20]
q[21] <= altsyncram_1731:fifo_ram.q_b[21]
q[22] <= altsyncram_1731:fifo_ram.q_b[22]
q[23] <= altsyncram_1731:fifo_ram.q_b[23]
q[24] <= altsyncram_1731:fifo_ram.q_b[24]
q[25] <= altsyncram_1731:fifo_ram.q_b[25]
q[26] <= altsyncram_1731:fifo_ram.q_b[26]
q[27] <= altsyncram_1731:fifo_ram.q_b[27]
q[28] <= altsyncram_1731:fifo_ram.q_b[28]
q[29] <= altsyncram_1731:fifo_ram.q_b[29]
q[30] <= altsyncram_1731:fifo_ram.q_b[30]
q[31] <= altsyncram_1731:fifo_ram.q_b[31]
rdclk => a_graycounter_s57:rdptr_g1p.clock
rdclk => altsyncram_1731:fifo_ram.clock1
rdclk => alt_synch_pipe_d98:rs_dgwp.clock
rdclk => rdemp_eq_comp_lsb_aeb.CLK
rdclk => rdemp_eq_comp_msb_aeb.CLK
rdclk => rdptr_g[9].CLK
rdclk => rdptr_g[8].CLK
rdclk => rdptr_g[7].CLK
rdclk => rdptr_g[6].CLK
rdclk => rdptr_g[5].CLK
rdclk => rdptr_g[4].CLK
rdclk => rdptr_g[3].CLK
rdclk => rdptr_g[2].CLK
rdclk => rdptr_g[1].CLK
rdclk => rdptr_g[0].CLK
rdempty <= int_rdempty.DB_MAX_OUTPUT_PORT_TYPE
rdreq => valid_rdreq.IN0
wrclk => a_graycounter_njc:wrptr_g1p.clock
wrclk => altsyncram_1731:fifo_ram.clock0
wrclk => dffpipe_8d9:wrfull_reg.clock
wrclk => dffpipe_oe9:ws_brp.clock
wrclk => dffpipe_qe9:ws_bwp.clock
wrclk => alt_synch_pipe_ud8:ws_dgrp.clock
wrclk => cntr_t2e:cntr_b.clock
wrclk => delayed_wrptr_g[9].CLK
wrclk => delayed_wrptr_g[8].CLK
wrclk => delayed_wrptr_g[7].CLK
wrclk => delayed_wrptr_g[6].CLK
wrclk => delayed_wrptr_g[5].CLK
wrclk => delayed_wrptr_g[4].CLK
wrclk => delayed_wrptr_g[3].CLK
wrclk => delayed_wrptr_g[2].CLK
wrclk => delayed_wrptr_g[1].CLK
wrclk => delayed_wrptr_g[0].CLK
wrclk => wrfull_eq_comp_lsb_mux_reg.CLK
wrclk => wrfull_eq_comp_msb_mux_reg.CLK
wrclk => wrptr_g[11].CLK
wrclk => wrptr_g[10].CLK
wrclk => wrptr_g[9].CLK
wrclk => wrptr_g[8].CLK
wrclk => wrptr_g[7].CLK
wrclk => wrptr_g[6].CLK
wrclk => wrptr_g[5].CLK
wrclk => wrptr_g[4].CLK
wrclk => wrptr_g[3].CLK
wrclk => wrptr_g[2].CLK
wrclk => wrptr_g[1].CLK
wrclk => wrptr_g[0].CLK
wrfull <= int_wrfull.DB_MAX_OUTPUT_PORT_TYPE
wrreq => valid_wrreq.IN0
wrusedw[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[6] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[7] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[8] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[9] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[10] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[11] <= dffpipe_8d9:wrfull_reg.q[0]


|arinc_825|rd_fifo:rd_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_gmp1:auto_generated|a_gray2bin_tgb:wrptr_g_gray2bin
bin[0] <= xor0.DB_MAX_OUTPUT_PORT_TYPE
bin[1] <= xor1.DB_MAX_OUTPUT_PORT_TYPE
bin[2] <= xor2.DB_MAX_OUTPUT_PORT_TYPE
bin[3] <= xor3.DB_MAX_OUTPUT_PORT_TYPE
bin[4] <= xor4.DB_MAX_OUTPUT_PORT_TYPE
bin[5] <= xor5.DB_MAX_OUTPUT_PORT_TYPE
bin[6] <= xor6.DB_MAX_OUTPUT_PORT_TYPE
bin[7] <= xor7.DB_MAX_OUTPUT_PORT_TYPE
bin[8] <= xor8.DB_MAX_OUTPUT_PORT_TYPE
bin[9] <= gray[9].DB_MAX_OUTPUT_PORT_TYPE
gray[0] => xor0.IN0
gray[1] => xor1.IN0
gray[2] => xor2.IN0
gray[3] => xor3.IN0
gray[4] => xor4.IN0
gray[5] => xor5.IN0
gray[6] => xor6.IN0
gray[7] => xor7.IN0
gray[8] => xor8.IN1
gray[9] => bin[9].DATAIN
gray[9] => xor8.IN0


|arinc_825|rd_fifo:rd_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_gmp1:auto_generated|a_gray2bin_tgb:ws_dgrp_gray2bin
bin[0] <= xor0.DB_MAX_OUTPUT_PORT_TYPE
bin[1] <= xor1.DB_MAX_OUTPUT_PORT_TYPE
bin[2] <= xor2.DB_MAX_OUTPUT_PORT_TYPE
bin[3] <= xor3.DB_MAX_OUTPUT_PORT_TYPE
bin[4] <= xor4.DB_MAX_OUTPUT_PORT_TYPE
bin[5] <= xor5.DB_MAX_OUTPUT_PORT_TYPE
bin[6] <= xor6.DB_MAX_OUTPUT_PORT_TYPE
bin[7] <= xor7.DB_MAX_OUTPUT_PORT_TYPE
bin[8] <= xor8.DB_MAX_OUTPUT_PORT_TYPE
bin[9] <= gray[9].DB_MAX_OUTPUT_PORT_TYPE
gray[0] => xor0.IN0
gray[1] => xor1.IN0
gray[2] => xor2.IN0
gray[3] => xor3.IN0
gray[4] => xor4.IN0
gray[5] => xor5.IN0
gray[6] => xor6.IN0
gray[7] => xor7.IN0
gray[8] => xor8.IN1
gray[9] => bin[9].DATAIN
gray[9] => xor8.IN0


|arinc_825|rd_fifo:rd_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_gmp1:auto_generated|a_graycounter_s57:rdptr_g1p
clock => counter_ffa[9].CLK
clock => counter_ffa[8].CLK
clock => counter_ffa[7].CLK
clock => counter_ffa[6].CLK
clock => counter_ffa[5].CLK
clock => counter_ffa[4].CLK
clock => counter_ffa[3].CLK
clock => counter_ffa[2].CLK
clock => counter_ffa[1].CLK
clock => counter_ffa[0].CLK
clock => parity_ff.CLK
cnt_en => countera0.DATAA
cnt_en => parity.DATAA
q[0] <= power_modified_counter_values[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_ffa[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_ffa[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_ffa[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_ffa[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_ffa[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter_ffa[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter_ffa[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter_ffa[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= counter_ffa[9].DB_MAX_OUTPUT_PORT_TYPE


|arinc_825|rd_fifo:rd_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_gmp1:auto_generated|a_graycounter_njc:wrptr_g1p
clock => counter_ffa[9].CLK
clock => counter_ffa[8].CLK
clock => counter_ffa[7].CLK
clock => counter_ffa[6].CLK
clock => counter_ffa[5].CLK
clock => counter_ffa[4].CLK
clock => counter_ffa[3].CLK
clock => counter_ffa[2].CLK
clock => counter_ffa[1].CLK
clock => counter_ffa[0].CLK
clock => parity_ff.CLK
cnt_en => countera0.DATAA
cnt_en => parity.DATAA
q[0] <= counter_ffa[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_ffa[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_ffa[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_ffa[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_ffa[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_ffa[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter_ffa[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter_ffa[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter_ffa[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= counter_ffa[9].DB_MAX_OUTPUT_PORT_TYPE


|arinc_825|rd_fifo:rd_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_gmp1:auto_generated|altsyncram_1731:fifo_ram
aclr1 => ram_block3a0.CLR1
aclr1 => ram_block3a1.CLR1
aclr1 => ram_block3a2.CLR1
aclr1 => ram_block3a3.CLR1
aclr1 => ram_block3a4.CLR1
aclr1 => ram_block3a5.CLR1
aclr1 => ram_block3a6.CLR1
aclr1 => ram_block3a7.CLR1
address_a[0] => ram_block3a0.PORTAADDR
address_a[0] => ram_block3a1.PORTAADDR
address_a[0] => ram_block3a2.PORTAADDR
address_a[0] => ram_block3a3.PORTAADDR
address_a[0] => ram_block3a4.PORTAADDR
address_a[0] => ram_block3a5.PORTAADDR
address_a[0] => ram_block3a6.PORTAADDR
address_a[0] => ram_block3a7.PORTAADDR
address_a[1] => ram_block3a0.PORTAADDR1
address_a[1] => ram_block3a1.PORTAADDR1
address_a[1] => ram_block3a2.PORTAADDR1
address_a[1] => ram_block3a3.PORTAADDR1
address_a[1] => ram_block3a4.PORTAADDR1
address_a[1] => ram_block3a5.PORTAADDR1
address_a[1] => ram_block3a6.PORTAADDR1
address_a[1] => ram_block3a7.PORTAADDR1
address_a[2] => ram_block3a0.PORTAADDR2
address_a[2] => ram_block3a1.PORTAADDR2
address_a[2] => ram_block3a2.PORTAADDR2
address_a[2] => ram_block3a3.PORTAADDR2
address_a[2] => ram_block3a4.PORTAADDR2
address_a[2] => ram_block3a5.PORTAADDR2
address_a[2] => ram_block3a6.PORTAADDR2
address_a[2] => ram_block3a7.PORTAADDR2
address_a[3] => ram_block3a0.PORTAADDR3
address_a[3] => ram_block3a1.PORTAADDR3
address_a[3] => ram_block3a2.PORTAADDR3
address_a[3] => ram_block3a3.PORTAADDR3
address_a[3] => ram_block3a4.PORTAADDR3
address_a[3] => ram_block3a5.PORTAADDR3
address_a[3] => ram_block3a6.PORTAADDR3
address_a[3] => ram_block3a7.PORTAADDR3
address_a[4] => ram_block3a0.PORTAADDR4
address_a[4] => ram_block3a1.PORTAADDR4
address_a[4] => ram_block3a2.PORTAADDR4
address_a[4] => ram_block3a3.PORTAADDR4
address_a[4] => ram_block3a4.PORTAADDR4
address_a[4] => ram_block3a5.PORTAADDR4
address_a[4] => ram_block3a6.PORTAADDR4
address_a[4] => ram_block3a7.PORTAADDR4
address_a[5] => ram_block3a0.PORTAADDR5
address_a[5] => ram_block3a1.PORTAADDR5
address_a[5] => ram_block3a2.PORTAADDR5
address_a[5] => ram_block3a3.PORTAADDR5
address_a[5] => ram_block3a4.PORTAADDR5
address_a[5] => ram_block3a5.PORTAADDR5
address_a[5] => ram_block3a6.PORTAADDR5
address_a[5] => ram_block3a7.PORTAADDR5
address_a[6] => ram_block3a0.PORTAADDR6
address_a[6] => ram_block3a1.PORTAADDR6
address_a[6] => ram_block3a2.PORTAADDR6
address_a[6] => ram_block3a3.PORTAADDR6
address_a[6] => ram_block3a4.PORTAADDR6
address_a[6] => ram_block3a5.PORTAADDR6
address_a[6] => ram_block3a6.PORTAADDR6
address_a[6] => ram_block3a7.PORTAADDR6
address_a[7] => ram_block3a0.PORTAADDR7
address_a[7] => ram_block3a1.PORTAADDR7
address_a[7] => ram_block3a2.PORTAADDR7
address_a[7] => ram_block3a3.PORTAADDR7
address_a[7] => ram_block3a4.PORTAADDR7
address_a[7] => ram_block3a5.PORTAADDR7
address_a[7] => ram_block3a6.PORTAADDR7
address_a[7] => ram_block3a7.PORTAADDR7
address_a[8] => ram_block3a0.PORTAADDR8
address_a[8] => ram_block3a1.PORTAADDR8
address_a[8] => ram_block3a2.PORTAADDR8
address_a[8] => ram_block3a3.PORTAADDR8
address_a[8] => ram_block3a4.PORTAADDR8
address_a[8] => ram_block3a5.PORTAADDR8
address_a[8] => ram_block3a6.PORTAADDR8
address_a[8] => ram_block3a7.PORTAADDR8
address_a[9] => ram_block3a0.PORTAADDR9
address_a[9] => ram_block3a1.PORTAADDR9
address_a[9] => ram_block3a2.PORTAADDR9
address_a[9] => ram_block3a3.PORTAADDR9
address_a[9] => ram_block3a4.PORTAADDR9
address_a[9] => ram_block3a5.PORTAADDR9
address_a[9] => ram_block3a6.PORTAADDR9
address_a[9] => ram_block3a7.PORTAADDR9
address_a[10] => ram_block3a0.PORTAADDR10
address_a[10] => ram_block3a1.PORTAADDR10
address_a[10] => ram_block3a2.PORTAADDR10
address_a[10] => ram_block3a3.PORTAADDR10
address_a[10] => ram_block3a4.PORTAADDR10
address_a[10] => ram_block3a5.PORTAADDR10
address_a[10] => ram_block3a6.PORTAADDR10
address_a[10] => ram_block3a7.PORTAADDR10
address_b[0] => ram_block3a0.PORTBADDR
address_b[0] => ram_block3a1.PORTBADDR
address_b[0] => ram_block3a2.PORTBADDR
address_b[0] => ram_block3a3.PORTBADDR
address_b[0] => ram_block3a4.PORTBADDR
address_b[0] => ram_block3a5.PORTBADDR
address_b[0] => ram_block3a6.PORTBADDR
address_b[0] => ram_block3a7.PORTBADDR
address_b[1] => ram_block3a0.PORTBADDR1
address_b[1] => ram_block3a1.PORTBADDR1
address_b[1] => ram_block3a2.PORTBADDR1
address_b[1] => ram_block3a3.PORTBADDR1
address_b[1] => ram_block3a4.PORTBADDR1
address_b[1] => ram_block3a5.PORTBADDR1
address_b[1] => ram_block3a6.PORTBADDR1
address_b[1] => ram_block3a7.PORTBADDR1
address_b[2] => ram_block3a0.PORTBADDR2
address_b[2] => ram_block3a1.PORTBADDR2
address_b[2] => ram_block3a2.PORTBADDR2
address_b[2] => ram_block3a3.PORTBADDR2
address_b[2] => ram_block3a4.PORTBADDR2
address_b[2] => ram_block3a5.PORTBADDR2
address_b[2] => ram_block3a6.PORTBADDR2
address_b[2] => ram_block3a7.PORTBADDR2
address_b[3] => ram_block3a0.PORTBADDR3
address_b[3] => ram_block3a1.PORTBADDR3
address_b[3] => ram_block3a2.PORTBADDR3
address_b[3] => ram_block3a3.PORTBADDR3
address_b[3] => ram_block3a4.PORTBADDR3
address_b[3] => ram_block3a5.PORTBADDR3
address_b[3] => ram_block3a6.PORTBADDR3
address_b[3] => ram_block3a7.PORTBADDR3
address_b[4] => ram_block3a0.PORTBADDR4
address_b[4] => ram_block3a1.PORTBADDR4
address_b[4] => ram_block3a2.PORTBADDR4
address_b[4] => ram_block3a3.PORTBADDR4
address_b[4] => ram_block3a4.PORTBADDR4
address_b[4] => ram_block3a5.PORTBADDR4
address_b[4] => ram_block3a6.PORTBADDR4
address_b[4] => ram_block3a7.PORTBADDR4
address_b[5] => ram_block3a0.PORTBADDR5
address_b[5] => ram_block3a1.PORTBADDR5
address_b[5] => ram_block3a2.PORTBADDR5
address_b[5] => ram_block3a3.PORTBADDR5
address_b[5] => ram_block3a4.PORTBADDR5
address_b[5] => ram_block3a5.PORTBADDR5
address_b[5] => ram_block3a6.PORTBADDR5
address_b[5] => ram_block3a7.PORTBADDR5
address_b[6] => ram_block3a0.PORTBADDR6
address_b[6] => ram_block3a1.PORTBADDR6
address_b[6] => ram_block3a2.PORTBADDR6
address_b[6] => ram_block3a3.PORTBADDR6
address_b[6] => ram_block3a4.PORTBADDR6
address_b[6] => ram_block3a5.PORTBADDR6
address_b[6] => ram_block3a6.PORTBADDR6
address_b[6] => ram_block3a7.PORTBADDR6
address_b[7] => ram_block3a0.PORTBADDR7
address_b[7] => ram_block3a1.PORTBADDR7
address_b[7] => ram_block3a2.PORTBADDR7
address_b[7] => ram_block3a3.PORTBADDR7
address_b[7] => ram_block3a4.PORTBADDR7
address_b[7] => ram_block3a5.PORTBADDR7
address_b[7] => ram_block3a6.PORTBADDR7
address_b[7] => ram_block3a7.PORTBADDR7
address_b[8] => ram_block3a0.PORTBADDR8
address_b[8] => ram_block3a1.PORTBADDR8
address_b[8] => ram_block3a2.PORTBADDR8
address_b[8] => ram_block3a3.PORTBADDR8
address_b[8] => ram_block3a4.PORTBADDR8
address_b[8] => ram_block3a5.PORTBADDR8
address_b[8] => ram_block3a6.PORTBADDR8
address_b[8] => ram_block3a7.PORTBADDR8
addressstall_b => ram_block3a0.PORTBADDRSTALL
addressstall_b => ram_block3a1.PORTBADDRSTALL
addressstall_b => ram_block3a2.PORTBADDRSTALL
addressstall_b => ram_block3a3.PORTBADDRSTALL
addressstall_b => ram_block3a4.PORTBADDRSTALL
addressstall_b => ram_block3a5.PORTBADDRSTALL
addressstall_b => ram_block3a6.PORTBADDRSTALL
addressstall_b => ram_block3a7.PORTBADDRSTALL
clock0 => ram_block3a0.CLK0
clock0 => ram_block3a1.CLK0
clock0 => ram_block3a2.CLK0
clock0 => ram_block3a3.CLK0
clock0 => ram_block3a4.CLK0
clock0 => ram_block3a5.CLK0
clock0 => ram_block3a6.CLK0
clock0 => ram_block3a7.CLK0
clock1 => ram_block3a0.CLK1
clock1 => ram_block3a1.CLK1
clock1 => ram_block3a2.CLK1
clock1 => ram_block3a3.CLK1
clock1 => ram_block3a4.CLK1
clock1 => ram_block3a5.CLK1
clock1 => ram_block3a6.CLK1
clock1 => ram_block3a7.CLK1
data_a[0] => ram_block3a0.PORTADATAIN
data_a[1] => ram_block3a1.PORTADATAIN
data_a[2] => ram_block3a2.PORTADATAIN
data_a[3] => ram_block3a3.PORTADATAIN
data_a[4] => ram_block3a4.PORTADATAIN
data_a[5] => ram_block3a5.PORTADATAIN
data_a[6] => ram_block3a6.PORTADATAIN
data_a[7] => ram_block3a7.PORTADATAIN
q_b[0] <= ram_block3a0.PORTBDATAOUT
q_b[1] <= ram_block3a1.PORTBDATAOUT
q_b[2] <= ram_block3a2.PORTBDATAOUT
q_b[3] <= ram_block3a3.PORTBDATAOUT
q_b[4] <= ram_block3a4.PORTBDATAOUT
q_b[5] <= ram_block3a5.PORTBDATAOUT
q_b[6] <= ram_block3a6.PORTBDATAOUT
q_b[7] <= ram_block3a7.PORTBDATAOUT
q_b[8] <= ram_block3a0.PORTBDATAOUT1
q_b[9] <= ram_block3a1.PORTBDATAOUT1
q_b[10] <= ram_block3a2.PORTBDATAOUT1
q_b[11] <= ram_block3a3.PORTBDATAOUT1
q_b[12] <= ram_block3a4.PORTBDATAOUT1
q_b[13] <= ram_block3a5.PORTBDATAOUT1
q_b[14] <= ram_block3a6.PORTBDATAOUT1
q_b[15] <= ram_block3a7.PORTBDATAOUT1
q_b[16] <= ram_block3a0.PORTBDATAOUT2
q_b[17] <= ram_block3a1.PORTBDATAOUT2
q_b[18] <= ram_block3a2.PORTBDATAOUT2
q_b[19] <= ram_block3a3.PORTBDATAOUT2
q_b[20] <= ram_block3a4.PORTBDATAOUT2
q_b[21] <= ram_block3a5.PORTBDATAOUT2
q_b[22] <= ram_block3a6.PORTBDATAOUT2
q_b[23] <= ram_block3a7.PORTBDATAOUT2
q_b[24] <= ram_block3a0.PORTBDATAOUT3
q_b[25] <= ram_block3a1.PORTBDATAOUT3
q_b[26] <= ram_block3a2.PORTBDATAOUT3
q_b[27] <= ram_block3a3.PORTBDATAOUT3
q_b[28] <= ram_block3a4.PORTBDATAOUT3
q_b[29] <= ram_block3a5.PORTBDATAOUT3
q_b[30] <= ram_block3a6.PORTBDATAOUT3
q_b[31] <= ram_block3a7.PORTBDATAOUT3
wren_a => ram_block3a0.PORTAWE
wren_a => ram_block3a0.ENA0
wren_a => ram_block3a1.PORTAWE
wren_a => ram_block3a1.ENA0
wren_a => ram_block3a2.PORTAWE
wren_a => ram_block3a2.ENA0
wren_a => ram_block3a3.PORTAWE
wren_a => ram_block3a3.ENA0
wren_a => ram_block3a4.PORTAWE
wren_a => ram_block3a4.ENA0
wren_a => ram_block3a5.PORTAWE
wren_a => ram_block3a5.ENA0
wren_a => ram_block3a6.PORTAWE
wren_a => ram_block3a6.ENA0
wren_a => ram_block3a7.PORTAWE
wren_a => ram_block3a7.ENA0


|arinc_825|rd_fifo:rd_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_gmp1:auto_generated|alt_synch_pipe_d98:rs_dgwp
clock => dffpipe_oe9:dffpipe4.clock
clrn => dffpipe_oe9:dffpipe4.clrn
d[0] => dffpipe_oe9:dffpipe4.d[0]
d[1] => dffpipe_oe9:dffpipe4.d[1]
d[2] => dffpipe_oe9:dffpipe4.d[2]
d[3] => dffpipe_oe9:dffpipe4.d[3]
d[4] => dffpipe_oe9:dffpipe4.d[4]
d[5] => dffpipe_oe9:dffpipe4.d[5]
d[6] => dffpipe_oe9:dffpipe4.d[6]
d[7] => dffpipe_oe9:dffpipe4.d[7]
d[8] => dffpipe_oe9:dffpipe4.d[8]
d[9] => dffpipe_oe9:dffpipe4.d[9]
q[0] <= dffpipe_oe9:dffpipe4.q[0]
q[1] <= dffpipe_oe9:dffpipe4.q[1]
q[2] <= dffpipe_oe9:dffpipe4.q[2]
q[3] <= dffpipe_oe9:dffpipe4.q[3]
q[4] <= dffpipe_oe9:dffpipe4.q[4]
q[5] <= dffpipe_oe9:dffpipe4.q[5]
q[6] <= dffpipe_oe9:dffpipe4.q[6]
q[7] <= dffpipe_oe9:dffpipe4.q[7]
q[8] <= dffpipe_oe9:dffpipe4.q[8]
q[9] <= dffpipe_oe9:dffpipe4.q[9]


|arinc_825|rd_fifo:rd_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_gmp1:auto_generated|alt_synch_pipe_d98:rs_dgwp|dffpipe_oe9:dffpipe4
clock => dffe5a[9].CLK
clock => dffe5a[8].CLK
clock => dffe5a[7].CLK
clock => dffe5a[6].CLK
clock => dffe5a[5].CLK
clock => dffe5a[4].CLK
clock => dffe5a[3].CLK
clock => dffe5a[2].CLK
clock => dffe5a[1].CLK
clock => dffe5a[0].CLK
clrn => dffe5a[9].ACLR
clrn => dffe5a[8].ACLR
clrn => dffe5a[7].ACLR
clrn => dffe5a[6].ACLR
clrn => dffe5a[5].ACLR
clrn => dffe5a[4].ACLR
clrn => dffe5a[3].ACLR
clrn => dffe5a[2].ACLR
clrn => dffe5a[1].ACLR
clrn => dffe5a[0].ACLR
q[0] <= dffe5a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe5a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe5a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe5a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe5a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe5a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe5a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe5a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe5a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe5a[9].DB_MAX_OUTPUT_PORT_TYPE


|arinc_825|rd_fifo:rd_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_gmp1:auto_generated|dffpipe_8d9:wrfull_reg
clock => dffe4a[0].CLK
clrn => dffe4a[0].ACLR
q[0] <= dffe4a[0].DB_MAX_OUTPUT_PORT_TYPE


|arinc_825|rd_fifo:rd_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_gmp1:auto_generated|dffpipe_oe9:ws_brp
clock => dffe5a[9].CLK
clock => dffe5a[8].CLK
clock => dffe5a[7].CLK
clock => dffe5a[6].CLK
clock => dffe5a[5].CLK
clock => dffe5a[4].CLK
clock => dffe5a[3].CLK
clock => dffe5a[2].CLK
clock => dffe5a[1].CLK
clock => dffe5a[0].CLK
clrn => dffe5a[9].ACLR
clrn => dffe5a[8].ACLR
clrn => dffe5a[7].ACLR
clrn => dffe5a[6].ACLR
clrn => dffe5a[5].ACLR
clrn => dffe5a[4].ACLR
clrn => dffe5a[3].ACLR
clrn => dffe5a[2].ACLR
clrn => dffe5a[1].ACLR
clrn => dffe5a[0].ACLR
q[0] <= dffe5a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe5a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe5a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe5a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe5a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe5a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe5a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe5a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe5a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe5a[9].DB_MAX_OUTPUT_PORT_TYPE


|arinc_825|rd_fifo:rd_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_gmp1:auto_generated|dffpipe_qe9:ws_bwp
clock => dffe5a[11].CLK
clock => dffe5a[10].CLK
clock => dffe5a[9].CLK
clock => dffe5a[8].CLK
clock => dffe5a[7].CLK
clock => dffe5a[6].CLK
clock => dffe5a[5].CLK
clock => dffe5a[4].CLK
clock => dffe5a[3].CLK
clock => dffe5a[2].CLK
clock => dffe5a[1].CLK
clock => dffe5a[0].CLK
clrn => dffe5a[11].ACLR
clrn => dffe5a[10].ACLR
clrn => dffe5a[9].ACLR
clrn => dffe5a[8].ACLR
clrn => dffe5a[7].ACLR
clrn => dffe5a[6].ACLR
clrn => dffe5a[5].ACLR
clrn => dffe5a[4].ACLR
clrn => dffe5a[3].ACLR
clrn => dffe5a[2].ACLR
clrn => dffe5a[1].ACLR
clrn => dffe5a[0].ACLR
q[0] <= dffe5a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe5a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe5a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe5a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe5a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe5a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe5a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe5a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe5a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe5a[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffe5a[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= dffe5a[11].DB_MAX_OUTPUT_PORT_TYPE


|arinc_825|rd_fifo:rd_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_gmp1:auto_generated|alt_synch_pipe_ud8:ws_dgrp
clock => dffpipe_pe9:dffpipe6.clock
clrn => dffpipe_pe9:dffpipe6.clrn
d[0] => dffpipe_pe9:dffpipe6.d[0]
d[1] => dffpipe_pe9:dffpipe6.d[1]
d[2] => dffpipe_pe9:dffpipe6.d[2]
d[3] => dffpipe_pe9:dffpipe6.d[3]
d[4] => dffpipe_pe9:dffpipe6.d[4]
d[5] => dffpipe_pe9:dffpipe6.d[5]
d[6] => dffpipe_pe9:dffpipe6.d[6]
d[7] => dffpipe_pe9:dffpipe6.d[7]
d[8] => dffpipe_pe9:dffpipe6.d[8]
d[9] => dffpipe_pe9:dffpipe6.d[9]
q[0] <= dffpipe_pe9:dffpipe6.q[0]
q[1] <= dffpipe_pe9:dffpipe6.q[1]
q[2] <= dffpipe_pe9:dffpipe6.q[2]
q[3] <= dffpipe_pe9:dffpipe6.q[3]
q[4] <= dffpipe_pe9:dffpipe6.q[4]
q[5] <= dffpipe_pe9:dffpipe6.q[5]
q[6] <= dffpipe_pe9:dffpipe6.q[6]
q[7] <= dffpipe_pe9:dffpipe6.q[7]
q[8] <= dffpipe_pe9:dffpipe6.q[8]
q[9] <= dffpipe_pe9:dffpipe6.q[9]


|arinc_825|rd_fifo:rd_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_gmp1:auto_generated|alt_synch_pipe_ud8:ws_dgrp|dffpipe_pe9:dffpipe6
clock => dffe7a[9].CLK
clock => dffe7a[8].CLK
clock => dffe7a[7].CLK
clock => dffe7a[6].CLK
clock => dffe7a[5].CLK
clock => dffe7a[4].CLK
clock => dffe7a[3].CLK
clock => dffe7a[2].CLK
clock => dffe7a[1].CLK
clock => dffe7a[0].CLK
clrn => dffe7a[9].ACLR
clrn => dffe7a[8].ACLR
clrn => dffe7a[7].ACLR
clrn => dffe7a[6].ACLR
clrn => dffe7a[5].ACLR
clrn => dffe7a[4].ACLR
clrn => dffe7a[3].ACLR
clrn => dffe7a[2].ACLR
clrn => dffe7a[1].ACLR
clrn => dffe7a[0].ACLR
q[0] <= dffe7a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe7a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe7a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe7a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe7a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe7a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe7a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe7a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe7a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe7a[9].DB_MAX_OUTPUT_PORT_TYPE


|arinc_825|rd_fifo:rd_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_gmp1:auto_generated|cntr_t2e:cntr_b
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cout <= cout_actual.DB_MAX_OUTPUT_PORT_TYPE
q[0] <= safe_q[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= safe_q[1].DB_MAX_OUTPUT_PORT_TYPE


|arinc_825|rd_fifo:rd_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_gmp1:auto_generated|mux_a18:rdemp_eq_comp_lsb_mux
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE


|arinc_825|rd_fifo:rd_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_gmp1:auto_generated|mux_a18:rdemp_eq_comp_msb_mux
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE


|arinc_825|rd_fifo:rd_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_gmp1:auto_generated|mux_a18:wrfull_eq_comp_lsb_mux
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE


|arinc_825|rd_fifo:rd_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_gmp1:auto_generated|mux_a18:wrfull_eq_comp_msb_mux
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE


