{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1521322706178 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1521322706185 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Mar 17 17:38:25 2018 " "Processing started: Sat Mar 17 17:38:25 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1521322706185 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1521322706185 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off final_project -c final_project " "Command: quartus_map --read_settings_files=on --write_settings_files=off final_project -c final_project" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1521322706189 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1521322707672 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_ONE_PROCESSOR" "" "Only one processor detected - disabling parallel compilation" {  } {  } 0 20029 "Only one processor detected - disabling parallel compilation" 0 0 "Analysis & Synthesis" 0 -1 1521322707672 ""}
{ "Warning" "WVRFX_VERI_IGNORED_ANONYMOUS_PORT" "ballpos collision.v(11) " "Verilog Module Declaration warning at collision.v(11): ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"ballpos\"" {  } { { "Verilog FIles/collision.v" "" { Text "/home/kevin/Desktop/CSCB58-Final-Project/final_project/Verilog FIles/collision.v" 11 0 0 } }  } 0 10238 "Verilog Module Declaration warning at %2!s!: ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1521322762298 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "collision.v(100) " "Verilog HDL information at collision.v(100): always construct contains both blocking and non-blocking assignments" {  } { { "Verilog FIles/collision.v" "" { Text "/home/kevin/Desktop/CSCB58-Final-Project/final_project/Verilog FIles/collision.v" 100 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1521322762300 ""}
{ "Warning" "WVRFX_VERI_IGNORED_ANONYMOUS_PORT" "ballcollisions collision.v(76) " "Verilog Module Declaration warning at collision.v(76): ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"ballcollisions\"" {  } { { "Verilog FIles/collision.v" "" { Text "/home/kevin/Desktop/CSCB58-Final-Project/final_project/Verilog FIles/collision.v" 76 0 0 } }  } 0 10238 "Verilog Module Declaration warning at %2!s!: ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1521322762303 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Verilog FIles/collision.v 2 2 " "Found 2 design units, including 2 entities, in source file Verilog FIles/collision.v" { { "Info" "ISGN_ENTITY_NAME" "1 ballpos " "Found entity 1: ballpos" {  } { { "Verilog FIles/collision.v" "" { Text "/home/kevin/Desktop/CSCB58-Final-Project/final_project/Verilog FIles/collision.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1521322762314 ""} { "Info" "ISGN_ENTITY_NAME" "2 ballcollisions " "Found entity 2: ballcollisions" {  } { { "Verilog FIles/collision.v" "" { Text "/home/kevin/Desktop/CSCB58-Final-Project/final_project/Verilog FIles/collision.v" 60 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1521322762314 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1521322762314 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/kevin/Desktop/CSCB58-Final-Project/PS2/PS2_Controller.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/kevin/Desktop/CSCB58-Final-Project/PS2/PS2_Controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 PS2_Controller " "Found entity 1: PS2_Controller" {  } { { "../PS2/PS2_Controller.v" "" { Text "/home/kevin/Desktop/CSCB58-Final-Project/PS2/PS2_Controller.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1521322762322 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1521322762322 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/kevin/Desktop/CSCB58-Final-Project/PS2/Altera_UP_PS2_Data_In.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/kevin/Desktop/CSCB58-Final-Project/PS2/Altera_UP_PS2_Data_In.v" { { "Info" "ISGN_ENTITY_NAME" "1 Altera_UP_PS2_Data_In " "Found entity 1: Altera_UP_PS2_Data_In" {  } { { "../PS2/Altera_UP_PS2_Data_In.v" "" { Text "/home/kevin/Desktop/CSCB58-Final-Project/PS2/Altera_UP_PS2_Data_In.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1521322762328 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1521322762328 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/kevin/Desktop/CSCB58-Final-Project/PS2/Altera_UP_PS2_Command_Out.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/kevin/Desktop/CSCB58-Final-Project/PS2/Altera_UP_PS2_Command_Out.v" { { "Info" "ISGN_ENTITY_NAME" "1 Altera_UP_PS2_Command_Out " "Found entity 1: Altera_UP_PS2_Command_Out" {  } { { "../PS2/Altera_UP_PS2_Command_Out.v" "" { Text "/home/kevin/Desktop/CSCB58-Final-Project/PS2/Altera_UP_PS2_Command_Out.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1521322762333 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1521322762333 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "graphics.v(69) " "Verilog HDL information at graphics.v(69): always construct contains both blocking and non-blocking assignments" {  } { { "Verilog FIles/graphics.v" "" { Text "/home/kevin/Desktop/CSCB58-Final-Project/final_project/Verilog FIles/graphics.v" 69 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1521322762345 ""}
{ "Warning" "WVRFX_VERI_COMPLICATED_EVENT_EXPR" "graphics.v(289) " "Verilog HDL Event Control warning at graphics.v(289): Event Control contains a complex event expression" {  } { { "Verilog FIles/graphics.v" "" { Text "/home/kevin/Desktop/CSCB58-Final-Project/final_project/Verilog FIles/graphics.v" 289 0 0 } }  } 0 10261 "Verilog HDL Event Control warning at %1!s!: Event Control contains a complex event expression" 0 0 "Analysis & Synthesis" 0 -1 1521322762356 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "graphics.v(289) " "Verilog HDL information at graphics.v(289): always construct contains both blocking and non-blocking assignments" {  } { { "Verilog FIles/graphics.v" "" { Text "/home/kevin/Desktop/CSCB58-Final-Project/final_project/Verilog FIles/graphics.v" 289 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1521322762358 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Verilog FIles/graphics.v 7 7 " "Found 7 design units, including 7 entities, in source file Verilog FIles/graphics.v" { { "Info" "ISGN_ENTITY_NAME" "1 graphics " "Found entity 1: graphics" {  } { { "Verilog FIles/graphics.v" "" { Text "/home/kevin/Desktop/CSCB58-Final-Project/final_project/Verilog FIles/graphics.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1521322762360 ""} { "Info" "ISGN_ENTITY_NAME" "2 drawball " "Found entity 2: drawball" {  } { { "Verilog FIles/graphics.v" "" { Text "/home/kevin/Desktop/CSCB58-Final-Project/final_project/Verilog FIles/graphics.v" 250 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1521322762360 ""} { "Info" "ISGN_ENTITY_NAME" "3 drawblock " "Found entity 3: drawblock" {  } { { "Verilog FIles/graphics.v" "" { Text "/home/kevin/Desktop/CSCB58-Final-Project/final_project/Verilog FIles/graphics.v" 404 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1521322762360 ""} { "Info" "ISGN_ENTITY_NAME" "4 hblock " "Found entity 4: hblock" {  } { { "Verilog FIles/graphics.v" "" { Text "/home/kevin/Desktop/CSCB58-Final-Project/final_project/Verilog FIles/graphics.v" 602 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1521322762360 ""} { "Info" "ISGN_ENTITY_NAME" "5 vblock " "Found entity 5: vblock" {  } { { "Verilog FIles/graphics.v" "" { Text "/home/kevin/Desktop/CSCB58-Final-Project/final_project/Verilog FIles/graphics.v" 654 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1521322762360 ""} { "Info" "ISGN_ENTITY_NAME" "6 drawsquare " "Found entity 6: drawsquare" {  } { { "Verilog FIles/graphics.v" "" { Text "/home/kevin/Desktop/CSCB58-Final-Project/final_project/Verilog FIles/graphics.v" 706 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1521322762360 ""} { "Info" "ISGN_ENTITY_NAME" "7 clearscreen " "Found entity 7: clearscreen" {  } { { "Verilog FIles/graphics.v" "" { Text "/home/kevin/Desktop/CSCB58-Final-Project/final_project/Verilog FIles/graphics.v" 760 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1521322762360 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1521322762360 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "Verilog FIles/endgame.v " "Can't analyze file -- file Verilog FIles/endgame.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1521322762369 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "counter.v(38) " "Verilog HDL information at counter.v(38): always construct contains both blocking and non-blocking assignments" {  } { { "Verilog FIles/counter.v" "" { Text "/home/kevin/Desktop/CSCB58-Final-Project/final_project/Verilog FIles/counter.v" 38 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1521322762374 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Verilog FIles/counter.v 3 3 " "Found 3 design units, including 3 entities, in source file Verilog FIles/counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 counterhz " "Found entity 1: counterhz" {  } { { "Verilog FIles/counter.v" "" { Text "/home/kevin/Desktop/CSCB58-Final-Project/final_project/Verilog FIles/counter.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1521322762378 ""} { "Info" "ISGN_ENTITY_NAME" "2 counter " "Found entity 2: counter" {  } { { "Verilog FIles/counter.v" "" { Text "/home/kevin/Desktop/CSCB58-Final-Project/final_project/Verilog FIles/counter.v" 199 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1521322762378 ""} { "Info" "ISGN_ENTITY_NAME" "3 ratedivider " "Found entity 3: ratedivider" {  } { { "Verilog FIles/counter.v" "" { Text "/home/kevin/Desktop/CSCB58-Final-Project/final_project/Verilog FIles/counter.v" 223 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1521322762378 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1521322762378 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX0 hex0 project.v(34) " "Verilog HDL Declaration information at project.v(34): object \"HEX0\" differs only in case from object \"hex0\" in the same scope" {  } { { "project.v" "" { Text "/home/kevin/Desktop/CSCB58-Final-Project/final_project/project.v" 34 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1521322762390 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX2 hex2 project.v(35) " "Verilog HDL Declaration information at project.v(35): object \"HEX2\" differs only in case from object \"hex2\" in the same scope" {  } { { "project.v" "" { Text "/home/kevin/Desktop/CSCB58-Final-Project/final_project/project.v" 35 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1521322762392 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX4 hex4 project.v(36) " "Verilog HDL Declaration information at project.v(36): object \"HEX4\" differs only in case from object \"hex4\" in the same scope" {  } { { "project.v" "" { Text "/home/kevin/Desktop/CSCB58-Final-Project/final_project/project.v" 36 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1521322762392 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX5 hex5 project.v(37) " "Verilog HDL Declaration information at project.v(37): object \"HEX5\" differs only in case from object \"hex5\" in the same scope" {  } { { "project.v" "" { Text "/home/kevin/Desktop/CSCB58-Final-Project/final_project/project.v" 37 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1521322762392 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "project.v(317) " "Verilog HDL information at project.v(317): always construct contains both blocking and non-blocking assignments" {  } { { "project.v" "" { Text "/home/kevin/Desktop/CSCB58-Final-Project/final_project/project.v" 317 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1521322762393 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "project.v 4 4 " "Found 4 design units, including 4 entities, in source file project.v" { { "Info" "ISGN_ENTITY_NAME" "1 projectVGA " "Found entity 1: projectVGA" {  } { { "project.v" "" { Text "/home/kevin/Desktop/CSCB58-Final-Project/final_project/project.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1521322762397 ""} { "Info" "ISGN_ENTITY_NAME" "2 datapath " "Found entity 2: datapath" {  } { { "project.v" "" { Text "/home/kevin/Desktop/CSCB58-Final-Project/final_project/project.v" 227 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1521322762397 ""} { "Info" "ISGN_ENTITY_NAME" "3 control " "Found entity 3: control" {  } { { "project.v" "" { Text "/home/kevin/Desktop/CSCB58-Final-Project/final_project/project.v" 504 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1521322762397 ""} { "Info" "ISGN_ENTITY_NAME" "4 hex_decoder " "Found entity 4: hex_decoder" {  } { { "project.v" "" { Text "/home/kevin/Desktop/CSCB58-Final-Project/final_project/project.v" 806 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1521322762397 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1521322762397 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/kevin/Desktop/CSCB58-Final-Project/VGA/vga_adapter/vga_pll.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/kevin/Desktop/CSCB58-Final-Project/VGA/vga_adapter/vga_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_pll " "Found entity 1: vga_pll" {  } { { "../VGA/vga_adapter/vga_pll.v" "" { Text "/home/kevin/Desktop/CSCB58-Final-Project/VGA/vga_adapter/vga_pll.v" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1521322762406 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1521322762406 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/kevin/Desktop/CSCB58-Final-Project/VGA/vga_adapter/vga_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/kevin/Desktop/CSCB58-Final-Project/VGA/vga_adapter/vga_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_controller " "Found entity 1: vga_controller" {  } { { "../VGA/vga_adapter/vga_controller.v" "" { Text "/home/kevin/Desktop/CSCB58-Final-Project/VGA/vga_adapter/vga_controller.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1521322762415 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1521322762415 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/kevin/Desktop/CSCB58-Final-Project/VGA/vga_adapter/vga_address_translator.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/kevin/Desktop/CSCB58-Final-Project/VGA/vga_adapter/vga_address_translator.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_address_translator " "Found entity 1: vga_address_translator" {  } { { "../VGA/vga_adapter/vga_address_translator.v" "" { Text "/home/kevin/Desktop/CSCB58-Final-Project/VGA/vga_adapter/vga_address_translator.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1521322762426 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1521322762426 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/kevin/Desktop/CSCB58-Final-Project/VGA/vga_adapter/vga_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/kevin/Desktop/CSCB58-Final-Project/VGA/vga_adapter/vga_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_adapter " "Found entity 1: vga_adapter" {  } { { "../VGA/vga_adapter/vga_adapter.v" "" { Text "/home/kevin/Desktop/CSCB58-Final-Project/VGA/vga_adapter/vga_adapter.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1521322762430 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1521322762430 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "projectVGA " "Elaborating entity \"projectVGA\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1521322762937 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDR project.v(40) " "Output port \"LEDR\" at project.v(40) has no driver" {  } { { "project.v" "" { Text "/home/kevin/Desktop/CSCB58-Final-Project/final_project/project.v" 40 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1521322762950 "|projectVGA"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_adapter vga_adapter:VGA " "Elaborating entity \"vga_adapter\" for hierarchy \"vga_adapter:VGA\"" {  } { { "project.v" "VGA" { Text "/home/kevin/Desktop/CSCB58-Final-Project/final_project/project.v" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1521322762958 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_address_translator vga_adapter:VGA\|vga_address_translator:user_input_translator " "Elaborating entity \"vga_address_translator\" for hierarchy \"vga_adapter:VGA\|vga_address_translator:user_input_translator\"" {  } { { "../VGA/vga_adapter/vga_adapter.v" "user_input_translator" { Text "/home/kevin/Desktop/CSCB58-Final-Project/VGA/vga_adapter/vga_adapter.v" 192 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1521322762971 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram vga_adapter:VGA\|altsyncram:VideoMemory " "Elaborating entity \"altsyncram\" for hierarchy \"vga_adapter:VGA\|altsyncram:VideoMemory\"" {  } { { "../VGA/vga_adapter/vga_adapter.v" "VideoMemory" { Text "/home/kevin/Desktop/CSCB58-Final-Project/VGA/vga_adapter/vga_adapter.v" 213 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1521322763414 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vga_adapter:VGA\|altsyncram:VideoMemory " "Elaborated megafunction instantiation \"vga_adapter:VGA\|altsyncram:VideoMemory\"" {  } { { "../VGA/vga_adapter/vga_adapter.v" "" { Text "/home/kevin/Desktop/CSCB58-Final-Project/VGA/vga_adapter/vga_adapter.v" 213 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1521322763418 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vga_adapter:VGA\|altsyncram:VideoMemory " "Instantiated megafunction \"vga_adapter:VGA\|altsyncram:VideoMemory\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 3 " "Parameter \"WIDTH_A\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1521322763424 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 3 " "Parameter \"WIDTH_B\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1521322763424 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INTENDED_DEVICE_FAMILY Cyclone II " "Parameter \"INTENDED_DEVICE_FAMILY\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1521322763424 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1521322763424 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 15 " "Parameter \"WIDTHAD_A\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1521322763424 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 19200 " "Parameter \"NUMWORDS_A\" = \"19200\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1521322763424 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 15 " "Parameter \"WIDTHAD_B\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1521322763424 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 19200 " "Parameter \"NUMWORDS_B\" = \"19200\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1521322763424 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B CLOCK1 " "Parameter \"OUTDATA_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1521322763424 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK1 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1521322763424 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLOCK_ENABLE_INPUT_A BYPASS " "Parameter \"CLOCK_ENABLE_INPUT_A\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1521322763424 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLOCK_ENABLE_INPUT_B BYPASS " "Parameter \"CLOCK_ENABLE_INPUT_B\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1521322763424 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLOCK_ENABLE_OUTPUT_B BYPASS " "Parameter \"CLOCK_ENABLE_OUTPUT_B\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1521322763424 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "POWER_UP_UNINITIALIZED FALSE " "Parameter \"POWER_UP_UNINITIALIZED\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1521322763424 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE background.mif " "Parameter \"INIT_FILE\" = \"background.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1521322763424 ""}  } { { "../VGA/vga_adapter/vga_adapter.v" "" { Text "/home/kevin/Desktop/CSCB58-Final-Project/VGA/vga_adapter/vga_adapter.v" 213 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1521322763424 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_9hg1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_9hg1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_9hg1 " "Found entity 1: altsyncram_9hg1" {  } { { "db/altsyncram_9hg1.tdf" "" { Text "/home/kevin/Desktop/CSCB58-Final-Project/final_project/db/altsyncram_9hg1.tdf" 34 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1521322763675 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1521322763675 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_9hg1 vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_9hg1:auto_generated " "Elaborating entity \"altsyncram_9hg1\" for hierarchy \"vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_9hg1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/home/kevin/intelFPGA_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1521322763692 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_lsa.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_lsa.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_lsa " "Found entity 1: decode_lsa" {  } { { "db/decode_lsa.tdf" "" { Text "/home/kevin/Desktop/CSCB58-Final-Project/final_project/db/decode_lsa.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1521322763950 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1521322763950 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_lsa vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_9hg1:auto_generated\|decode_lsa:decode2 " "Elaborating entity \"decode_lsa\" for hierarchy \"vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_9hg1:auto_generated\|decode_lsa:decode2\"" {  } { { "db/altsyncram_9hg1.tdf" "decode2" { Text "/home/kevin/Desktop/CSCB58-Final-Project/final_project/db/altsyncram_9hg1.tdf" 47 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1521322763952 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_e8a.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_e8a.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_e8a " "Found entity 1: decode_e8a" {  } { { "db/decode_e8a.tdf" "" { Text "/home/kevin/Desktop/CSCB58-Final-Project/final_project/db/decode_e8a.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1521322764188 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1521322764188 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_e8a vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_9hg1:auto_generated\|decode_e8a:rden_decode_b " "Elaborating entity \"decode_e8a\" for hierarchy \"vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_9hg1:auto_generated\|decode_e8a:rden_decode_b\"" {  } { { "db/altsyncram_9hg1.tdf" "rden_decode_b" { Text "/home/kevin/Desktop/CSCB58-Final-Project/final_project/db/altsyncram_9hg1.tdf" 48 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1521322764195 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_0nb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_0nb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_0nb " "Found entity 1: mux_0nb" {  } { { "db/mux_0nb.tdf" "" { Text "/home/kevin/Desktop/CSCB58-Final-Project/final_project/db/mux_0nb.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1521322764449 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1521322764449 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_0nb vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_9hg1:auto_generated\|mux_0nb:mux3 " "Elaborating entity \"mux_0nb\" for hierarchy \"vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_9hg1:auto_generated\|mux_0nb:mux3\"" {  } { { "db/altsyncram_9hg1.tdf" "mux3" { Text "/home/kevin/Desktop/CSCB58-Final-Project/final_project/db/altsyncram_9hg1.tdf" 50 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1521322764452 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_pll vga_adapter:VGA\|vga_pll:mypll " "Elaborating entity \"vga_pll\" for hierarchy \"vga_adapter:VGA\|vga_pll:mypll\"" {  } { { "../VGA/vga_adapter/vga_adapter.v" "mypll" { Text "/home/kevin/Desktop/CSCB58-Final-Project/VGA/vga_adapter/vga_adapter.v" 231 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1521322764465 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\"" {  } { { "../VGA/vga_adapter/vga_pll.v" "altpll_component" { Text "/home/kevin/Desktop/CSCB58-Final-Project/VGA/vga_adapter/vga_pll.v" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1521322764659 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component " "Elaborated megafunction instantiation \"vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\"" {  } { { "../VGA/vga_adapter/vga_pll.v" "" { Text "/home/kevin/Desktop/CSCB58-Final-Project/VGA/vga_adapter/vga_pll.v" 53 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1521322764689 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component " "Instantiated megafunction \"vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1521322764692 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1521322764692 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1521322764692 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type FAST " "Parameter \"pll_type\" = \"FAST\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1521322764692 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1521322764692 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "primary_clock INCLK0 " "Parameter \"primary_clock\" = \"INCLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1521322764692 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1521322764692 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1521322764692 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 2 " "Parameter \"clk0_divide_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1521322764692 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 1 " "Parameter \"clk0_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1521322764692 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1521322764692 ""}  } { { "../VGA/vga_adapter/vga_pll.v" "" { Text "/home/kevin/Desktop/CSCB58-Final-Project/VGA/vga_adapter/vga_pll.v" 53 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1521322764692 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_controller vga_adapter:VGA\|vga_controller:controller " "Elaborating entity \"vga_controller\" for hierarchy \"vga_adapter:VGA\|vga_controller:controller\"" {  } { { "../VGA/vga_adapter/vga_adapter.v" "controller" { Text "/home/kevin/Desktop/CSCB58-Final-Project/VGA/vga_adapter/vga_adapter.v" 252 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1521322764695 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "datapath datapath:d0 " "Elaborating entity \"datapath\" for hierarchy \"datapath:d0\"" {  } { { "project.v" "d0" { Text "/home/kevin/Desktop/CSCB58-Final-Project/final_project/project.v" 143 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1521322764705 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "startingBlocks project.v(303) " "Verilog HDL or VHDL warning at project.v(303): object \"startingBlocks\" assigned a value but never read" {  } { { "project.v" "" { Text "/home/kevin/Desktop/CSCB58-Final-Project/final_project/project.v" 303 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1521322764724 "|projectVGA|datapath:d0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counterhz datapath:d0\|counterhz:numblockscounter " "Elaborating entity \"counterhz\" for hierarchy \"datapath:d0\|counterhz:numblockscounter\"" {  } { { "project.v" "numblockscounter" { Text "/home/kevin/Desktop/CSCB58-Final-Project/final_project/project.v" 451 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1521322764733 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ratedivider datapath:d0\|counterhz:numblockscounter\|ratedivider:clock50hz " "Elaborating entity \"ratedivider\" for hierarchy \"datapath:d0\|counterhz:numblockscounter\|ratedivider:clock50hz\"" {  } { { "Verilog FIles/counter.v" "clock50hz" { Text "/home/kevin/Desktop/CSCB58-Final-Project/final_project/Verilog FIles/counter.v" 110 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1521322764746 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter datapath:d0\|counterhz:numblockscounter\|counter:modifiedcounter " "Elaborating entity \"counter\" for hierarchy \"datapath:d0\|counterhz:numblockscounter\|counter:modifiedcounter\"" {  } { { "Verilog FIles/counter.v" "modifiedcounter" { Text "/home/kevin/Desktop/CSCB58-Final-Project/final_project/Verilog FIles/counter.v" 190 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1521322764755 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "graphics datapath:d0\|graphics:display " "Elaborating entity \"graphics\" for hierarchy \"datapath:d0\|graphics:display\"" {  } { { "project.v" "display" { Text "/home/kevin/Desktop/CSCB58-Final-Project/final_project/project.v" 481 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1521322764777 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "xout\[11\] graphics.v(28) " "Output port \"xout\[11\]\" at graphics.v(28) has no driver" {  } { { "Verilog FIles/graphics.v" "" { Text "/home/kevin/Desktop/CSCB58-Final-Project/final_project/Verilog FIles/graphics.v" 28 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1521322764786 "|projectVGA|datapath:d0|graphics:display"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "drawsquare datapath:d0\|graphics:display\|drawsquare:statesquare " "Elaborating entity \"drawsquare\" for hierarchy \"datapath:d0\|graphics:display\|drawsquare:statesquare\"" {  } { { "Verilog FIles/graphics.v" "statesquare" { Text "/home/kevin/Desktop/CSCB58-Final-Project/final_project/Verilog FIles/graphics.v" 209 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1521322764801 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "drawblock datapath:d0\|graphics:display\|drawblock:block " "Elaborating entity \"drawblock\" for hierarchy \"datapath:d0\|graphics:display\|drawblock:block\"" {  } { { "Verilog FIles/graphics.v" "block" { Text "/home/kevin/Desktop/CSCB58-Final-Project/final_project/Verilog FIles/graphics.v" 225 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1521322764807 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "xout\[11\] graphics.v(415) " "Output port \"xout\[11\]\" at graphics.v(415) has no driver" {  } { { "Verilog FIles/graphics.v" "" { Text "/home/kevin/Desktop/CSCB58-Final-Project/final_project/Verilog FIles/graphics.v" 415 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1521322764817 "|projectVGA|datapath:d0|graphics:display|drawblock:block"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "yout\[11\] graphics.v(416) " "Output port \"yout\[11\]\" at graphics.v(416) has no driver" {  } { { "Verilog FIles/graphics.v" "" { Text "/home/kevin/Desktop/CSCB58-Final-Project/final_project/Verilog FIles/graphics.v" 416 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1521322764834 "|projectVGA|datapath:d0|graphics:display|drawblock:block"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "colourout\[3\] graphics.v(417) " "Output port \"colourout\[3\]\" at graphics.v(417) has no driver" {  } { { "Verilog FIles/graphics.v" "" { Text "/home/kevin/Desktop/CSCB58-Final-Project/final_project/Verilog FIles/graphics.v" 417 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1521322764835 "|projectVGA|datapath:d0|graphics:display|drawblock:block"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "blockout\[0\] graphics.v(419) " "Output port \"blockout\[0\]\" at graphics.v(419) has no driver" {  } { { "Verilog FIles/graphics.v" "" { Text "/home/kevin/Desktop/CSCB58-Final-Project/final_project/Verilog FIles/graphics.v" 419 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1521322764835 "|projectVGA|datapath:d0|graphics:display|drawblock:block"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "plot graphics.v(418) " "Output port \"plot\" at graphics.v(418) has no driver" {  } { { "Verilog FIles/graphics.v" "" { Text "/home/kevin/Desktop/CSCB58-Final-Project/final_project/Verilog FIles/graphics.v" 418 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1521322764836 "|projectVGA|datapath:d0|graphics:display|drawblock:block"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hblock datapath:d0\|graphics:display\|drawblock:block\|hblock:hblock " "Elaborating entity \"hblock\" for hierarchy \"datapath:d0\|graphics:display\|drawblock:block\|hblock:hblock\"" {  } { { "Verilog FIles/graphics.v" "hblock" { Text "/home/kevin/Desktop/CSCB58-Final-Project/final_project/Verilog FIles/graphics.v" 572 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1521322764836 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vblock datapath:d0\|graphics:display\|drawblock:block\|vblock:vblock " "Elaborating entity \"vblock\" for hierarchy \"datapath:d0\|graphics:display\|drawblock:block\|vblock:vblock\"" {  } { { "Verilog FIles/graphics.v" "vblock" { Text "/home/kevin/Desktop/CSCB58-Final-Project/final_project/Verilog FIles/graphics.v" 586 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1521322764857 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "drawball datapath:d0\|graphics:display\|drawball:whiteball " "Elaborating entity \"drawball\" for hierarchy \"datapath:d0\|graphics:display\|drawball:whiteball\"" {  } { { "Verilog FIles/graphics.v" "whiteball" { Text "/home/kevin/Desktop/CSCB58-Final-Project/final_project/Verilog FIles/graphics.v" 243 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1521322764907 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ballpos datapath:d0\|graphics:display\|drawball:whiteball\|ballpos:ballpos " "Elaborating entity \"ballpos\" for hierarchy \"datapath:d0\|graphics:display\|drawball:whiteball\|ballpos:ballpos\"" {  } { { "Verilog FIles/graphics.v" "ballpos" { Text "/home/kevin/Desktop/CSCB58-Final-Project/final_project/Verilog FIles/graphics.v" 378 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1521322764979 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ballcollisions datapath:d0\|graphics:display\|drawball:whiteball\|ballcollisions:collide " "Elaborating entity \"ballcollisions\" for hierarchy \"datapath:d0\|graphics:display\|drawball:whiteball\|ballcollisions:collide\"" {  } { { "Verilog FIles/graphics.v" "collide" { Text "/home/kevin/Desktop/CSCB58-Final-Project/final_project/Verilog FIles/graphics.v" 395 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1521322765003 ""}
{ "Warning" "WVRFX_VERI_2116_UNCONVERTED" "dir_y collision.v(93) " "Verilog HDL warning at collision.v(93): initial value for variable dir_y should be constant" {  } { { "Verilog FIles/collision.v" "" { Text "/home/kevin/Desktop/CSCB58-Final-Project/final_project/Verilog FIles/collision.v" 93 0 0 } }  } 0 10855 "Verilog HDL warning at %2!s!: initial value for variable %1!s! should be constant" 0 0 "Analysis & Synthesis" 0 -1 1521322765035 "|projectVGA|datapath:d0|graphics:display|drawball:whiteball|ballcollisions:collide"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PS2_Controller datapath:d0\|PS2_Controller:PS2C " "Elaborating entity \"PS2_Controller\" for hierarchy \"datapath:d0\|PS2_Controller:PS2C\"" {  } { { "project.v" "PS2C" { Text "/home/kevin/Desktop/CSCB58-Final-Project/final_project/project.v" 498 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1521322765039 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Altera_UP_PS2_Data_In datapath:d0\|PS2_Controller:PS2C\|Altera_UP_PS2_Data_In:PS2_Data_In " "Elaborating entity \"Altera_UP_PS2_Data_In\" for hierarchy \"datapath:d0\|PS2_Controller:PS2C\|Altera_UP_PS2_Data_In:PS2_Data_In\"" {  } { { "../PS2/PS2_Controller.v" "PS2_Data_In" { Text "/home/kevin/Desktop/CSCB58-Final-Project/PS2/PS2_Controller.v" 246 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1521322765049 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Altera_UP_PS2_Command_Out datapath:d0\|PS2_Controller:PS2C\|Altera_UP_PS2_Command_Out:PS2_Command_Out " "Elaborating entity \"Altera_UP_PS2_Command_Out\" for hierarchy \"datapath:d0\|PS2_Controller:PS2C\|Altera_UP_PS2_Command_Out:PS2_Command_Out\"" {  } { { "../PS2/PS2_Controller.v" "PS2_Command_Out" { Text "/home/kevin/Desktop/CSCB58-Final-Project/PS2/PS2_Controller.v" 266 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1521322765069 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control control:c0 " "Elaborating entity \"control\" for hierarchy \"control:c0\"" {  } { { "project.v" "c0" { Text "/home/kevin/Desktop/CSCB58-Final-Project/final_project/project.v" 190 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1521322765079 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hex_decoder hex_decoder:hex0 " "Elaborating entity \"hex_decoder\" for hierarchy \"hex_decoder:hex0\"" {  } { { "project.v" "hex0" { Text "/home/kevin/Desktop/CSCB58-Final-Project/final_project/project.v" 196 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1521322765162 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "13 " "13 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1521322776795 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[0\] GND " "Pin \"LEDR\[0\]\" is stuck at GND" {  } { { "project.v" "" { Text "/home/kevin/Desktop/CSCB58-Final-Project/final_project/project.v" 40 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1521322782426 "|projectVGA|LEDR[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[1\] GND " "Pin \"LEDR\[1\]\" is stuck at GND" {  } { { "project.v" "" { Text "/home/kevin/Desktop/CSCB58-Final-Project/final_project/project.v" 40 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1521322782426 "|projectVGA|LEDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[2\] GND " "Pin \"LEDR\[2\]\" is stuck at GND" {  } { { "project.v" "" { Text "/home/kevin/Desktop/CSCB58-Final-Project/final_project/project.v" 40 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1521322782426 "|projectVGA|LEDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[3\] GND " "Pin \"LEDR\[3\]\" is stuck at GND" {  } { { "project.v" "" { Text "/home/kevin/Desktop/CSCB58-Final-Project/final_project/project.v" 40 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1521322782426 "|projectVGA|LEDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[4\] GND " "Pin \"LEDR\[4\]\" is stuck at GND" {  } { { "project.v" "" { Text "/home/kevin/Desktop/CSCB58-Final-Project/final_project/project.v" 40 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1521322782426 "|projectVGA|LEDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[5\] GND " "Pin \"LEDR\[5\]\" is stuck at GND" {  } { { "project.v" "" { Text "/home/kevin/Desktop/CSCB58-Final-Project/final_project/project.v" 40 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1521322782426 "|projectVGA|LEDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[6\] GND " "Pin \"LEDR\[6\]\" is stuck at GND" {  } { { "project.v" "" { Text "/home/kevin/Desktop/CSCB58-Final-Project/final_project/project.v" 40 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1521322782426 "|projectVGA|LEDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[7\] GND " "Pin \"LEDR\[7\]\" is stuck at GND" {  } { { "project.v" "" { Text "/home/kevin/Desktop/CSCB58-Final-Project/final_project/project.v" 40 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1521322782426 "|projectVGA|LEDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[8\] GND " "Pin \"LEDR\[8\]\" is stuck at GND" {  } { { "project.v" "" { Text "/home/kevin/Desktop/CSCB58-Final-Project/final_project/project.v" 40 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1521322782426 "|projectVGA|LEDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[9\] GND " "Pin \"LEDR\[9\]\" is stuck at GND" {  } { { "project.v" "" { Text "/home/kevin/Desktop/CSCB58-Final-Project/final_project/project.v" 40 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1521322782426 "|projectVGA|LEDR[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[10\] GND " "Pin \"LEDR\[10\]\" is stuck at GND" {  } { { "project.v" "" { Text "/home/kevin/Desktop/CSCB58-Final-Project/final_project/project.v" 40 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1521322782426 "|projectVGA|LEDR[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[11\] GND " "Pin \"LEDR\[11\]\" is stuck at GND" {  } { { "project.v" "" { Text "/home/kevin/Desktop/CSCB58-Final-Project/final_project/project.v" 40 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1521322782426 "|projectVGA|LEDR[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[12\] GND " "Pin \"LEDR\[12\]\" is stuck at GND" {  } { { "project.v" "" { Text "/home/kevin/Desktop/CSCB58-Final-Project/final_project/project.v" 40 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1521322782426 "|projectVGA|LEDR[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[13\] GND " "Pin \"LEDR\[13\]\" is stuck at GND" {  } { { "project.v" "" { Text "/home/kevin/Desktop/CSCB58-Final-Project/final_project/project.v" 40 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1521322782426 "|projectVGA|LEDR[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[14\] GND " "Pin \"LEDR\[14\]\" is stuck at GND" {  } { { "project.v" "" { Text "/home/kevin/Desktop/CSCB58-Final-Project/final_project/project.v" 40 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1521322782426 "|projectVGA|LEDR[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[15\] GND " "Pin \"LEDR\[15\]\" is stuck at GND" {  } { { "project.v" "" { Text "/home/kevin/Desktop/CSCB58-Final-Project/final_project/project.v" 40 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1521322782426 "|projectVGA|LEDR[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[16\] GND " "Pin \"LEDR\[16\]\" is stuck at GND" {  } { { "project.v" "" { Text "/home/kevin/Desktop/CSCB58-Final-Project/final_project/project.v" 40 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1521322782426 "|projectVGA|LEDR[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[5\] GND " "Pin \"LEDG\[5\]\" is stuck at GND" {  } { { "project.v" "" { Text "/home/kevin/Desktop/CSCB58-Final-Project/final_project/project.v" 39 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1521322782426 "|projectVGA|LEDG[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[6\] GND " "Pin \"LEDG\[6\]\" is stuck at GND" {  } { { "project.v" "" { Text "/home/kevin/Desktop/CSCB58-Final-Project/final_project/project.v" 39 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1521322782426 "|projectVGA|LEDG[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_SYNC_N VCC " "Pin \"VGA_SYNC_N\" is stuck at VCC" {  } { { "project.v" "" { Text "/home/kevin/Desktop/CSCB58-Final-Project/final_project/project.v" 47 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1521322782426 "|projectVGA|VGA_SYNC_N"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1521322782426 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1521322783351 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "851 " "851 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1521322796885 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/kevin/Desktop/CSCB58-Final-Project/final_project/output_files/final_project.map.smsg " "Generated suppressed messages file /home/kevin/Desktop/CSCB58-Final-Project/final_project/output_files/final_project.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1521322797426 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1521322799070 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1521322799070 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "9 " "Design contains 9 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[1\] " "No output dependent on input pin \"SW\[1\]\"" {  } { { "project.v" "" { Text "/home/kevin/Desktop/CSCB58-Final-Project/final_project/project.v" 28 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1521322800445 "|projectVGA|SW[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[2\] " "No output dependent on input pin \"SW\[2\]\"" {  } { { "project.v" "" { Text "/home/kevin/Desktop/CSCB58-Final-Project/final_project/project.v" 28 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1521322800445 "|projectVGA|SW[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "project.v" "" { Text "/home/kevin/Desktop/CSCB58-Final-Project/final_project/project.v" 28 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1521322800445 "|projectVGA|SW[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "No output dependent on input pin \"SW\[4\]\"" {  } { { "project.v" "" { Text "/home/kevin/Desktop/CSCB58-Final-Project/final_project/project.v" 28 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1521322800445 "|projectVGA|SW[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "No output dependent on input pin \"SW\[5\]\"" {  } { { "project.v" "" { Text "/home/kevin/Desktop/CSCB58-Final-Project/final_project/project.v" 28 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1521322800445 "|projectVGA|SW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "project.v" "" { Text "/home/kevin/Desktop/CSCB58-Final-Project/final_project/project.v" 28 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1521322800445 "|projectVGA|SW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "No output dependent on input pin \"SW\[7\]\"" {  } { { "project.v" "" { Text "/home/kevin/Desktop/CSCB58-Final-Project/final_project/project.v" 28 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1521322800445 "|projectVGA|SW[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "project.v" "" { Text "/home/kevin/Desktop/CSCB58-Final-Project/final_project/project.v" 28 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1521322800445 "|projectVGA|SW[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[9\] " "No output dependent on input pin \"SW\[9\]\"" {  } { { "project.v" "" { Text "/home/kevin/Desktop/CSCB58-Final-Project/final_project/project.v" 28 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1521322800445 "|projectVGA|SW[9]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1521322800445 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2092 " "Implemented 2092 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "15 " "Implemented 15 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1521322800448 ""} { "Info" "ICUT_CUT_TM_OPINS" "87 " "Implemented 87 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1521322800448 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "2 " "Implemented 2 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1521322800448 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1978 " "Implemented 1978 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1521322800448 ""} { "Info" "ICUT_CUT_TM_RAMS" "9 " "Implemented 9 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1521322800448 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1521322800448 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1521322800448 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 46 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 46 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "999 " "Peak virtual memory: 999 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1521322800551 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Mar 17 17:40:00 2018 " "Processing ended: Sat Mar 17 17:40:00 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1521322800551 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:35 " "Elapsed time: 00:01:35" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1521322800551 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:21 " "Total CPU time (on all processors): 00:00:21" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1521322800551 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1521322800551 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1521322807118 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1521322807130 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Mar 17 17:40:04 2018 " "Processing started: Sat Mar 17 17:40:04 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1521322807130 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1521322807130 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off final_project -c final_project " "Command: quartus_fit --read_settings_files=off --write_settings_files=off final_project -c final_project" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1521322807137 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1521322807378 ""}
{ "Info" "0" "" "Project  = final_project" {  } {  } 0 0 "Project  = final_project" 0 0 "Fitter" 0 0 1521322807382 ""}
{ "Info" "0" "" "Revision = final_project" {  } {  } 0 0 "Revision = final_project" 0 0 "Fitter" 0 0 1521322807402 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1521322807907 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_ONE_PROCESSOR" "" "Only one processor detected - disabling parallel compilation" {  } {  } 0 20029 "Only one processor detected - disabling parallel compilation" 0 0 "Fitter" 0 -1 1521322807907 ""}
{ "Info" "IMPP_MPP_AUTO_ASSIGNED_DEVICE" "final_project EP4CE6F17C6 " "Automatically selected device EP4CE6F17C6 for design final_project" {  } {  } 0 119004 "Automatically selected device %2!s! for design %1!s!" 0 0 "Fitter" 0 -1 1521322809286 ""}
{ "Info" "IMPP_MPP_FIT_WITH_SMALLER_DEVICE" "" "Fitting design with smaller device may be possible, but smaller device must be specified" {  } {  } 0 119005 "Fitting design with smaller device may be possible, but smaller device must be specified" 0 0 "Fitter" 0 -1 1521322809293 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "High junction temperature 85 " "High junction temperature operating condition is not set. Assuming a default value of '85'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Fitter" 0 -1 1521322809662 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "Low junction temperature 0 " "Low junction temperature operating condition is not set. Assuming a default value of '0'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Fitter" 0 -1 1521322809670 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\|pll Cyclone IV E PLL " "Implemented PLL \"vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\|pll\" as Cyclone IV E PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\|_clk0 1 2 0 0 " "Implementing clock multiplication of 1, clock division of 2, and phase shift of 0 degrees (0 ps) for vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\|_clk0 port" {  } { { "altpll.tdf" "" { Text "/home/kevin/intelFPGA_lite/17.0/quartus/libraries/megafunctions/altpll.tdf" 921 3 0 } } { "" "" { Generic "/home/kevin/Desktop/CSCB58-Final-Project/final_project/" { { 0 { 0 ""} 0 1327 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1521322810010 ""}  } { { "altpll.tdf" "" { Text "/home/kevin/intelFPGA_lite/17.0/quartus/libraries/megafunctions/altpll.tdf" 921 3 0 } } { "" "" { Generic "/home/kevin/Desktop/CSCB58-Final-Project/final_project/" { { 0 { 0 ""} 0 1327 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1521322810010 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1521322810687 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1521322810721 ""}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "SW\[1\] PIN_AC28 " "Can't place node \"SW\[1\]\" -- illegal location assignment PIN_AC28" {  } { { "/home/kevin/intelFPGA_lite/17.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/kevin/intelFPGA_lite/17.0/quartus/linux64/pin_planner.ppl" { SW[1] } } } { "/home/kevin/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/kevin/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SW\[1\]" } } } } { "project.v" "" { Text "/home/kevin/Desktop/CSCB58-Final-Project/final_project/project.v" 28 0 0 } } { "temporary_test_loc" "" { Generic "/home/kevin/Desktop/CSCB58-Final-Project/final_project/" { { 0 { 0 ""} 0 89 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 171016 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 0 0 "Fitter" 0 -1 1521322811222 ""}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "SW\[2\] PIN_AC27 " "Can't place node \"SW\[2\]\" -- illegal location assignment PIN_AC27" {  } { { "/home/kevin/intelFPGA_lite/17.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/kevin/intelFPGA_lite/17.0/quartus/linux64/pin_planner.ppl" { SW[2] } } } { "/home/kevin/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/kevin/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SW\[2\]" } } } } { "project.v" "" { Text "/home/kevin/Desktop/CSCB58-Final-Project/final_project/project.v" 28 0 0 } } { "temporary_test_loc" "" { Generic "/home/kevin/Desktop/CSCB58-Final-Project/final_project/" { { 0 { 0 ""} 0 90 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 171016 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 0 0 "Fitter" 0 -1 1521322811225 ""}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "SW\[3\] PIN_AD27 " "Can't place node \"SW\[3\]\" -- illegal location assignment PIN_AD27" {  } { { "/home/kevin/intelFPGA_lite/17.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/kevin/intelFPGA_lite/17.0/quartus/linux64/pin_planner.ppl" { SW[3] } } } { "/home/kevin/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/kevin/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SW\[3\]" } } } } { "project.v" "" { Text "/home/kevin/Desktop/CSCB58-Final-Project/final_project/project.v" 28 0 0 } } { "temporary_test_loc" "" { Generic "/home/kevin/Desktop/CSCB58-Final-Project/final_project/" { { 0 { 0 ""} 0 91 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 171016 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 0 0 "Fitter" 0 -1 1521322811226 ""}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "SW\[4\] PIN_AB27 " "Can't place node \"SW\[4\]\" -- illegal location assignment PIN_AB27" {  } { { "/home/kevin/intelFPGA_lite/17.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/kevin/intelFPGA_lite/17.0/quartus/linux64/pin_planner.ppl" { SW[4] } } } { "/home/kevin/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/kevin/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SW\[4\]" } } } } { "project.v" "" { Text "/home/kevin/Desktop/CSCB58-Final-Project/final_project/project.v" 28 0 0 } } { "temporary_test_loc" "" { Generic "/home/kevin/Desktop/CSCB58-Final-Project/final_project/" { { 0 { 0 ""} 0 92 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 171016 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 0 0 "Fitter" 0 -1 1521322811227 ""}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "SW\[5\] PIN_AC26 " "Can't place node \"SW\[5\]\" -- illegal location assignment PIN_AC26" {  } { { "/home/kevin/intelFPGA_lite/17.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/kevin/intelFPGA_lite/17.0/quartus/linux64/pin_planner.ppl" { SW[5] } } } { "/home/kevin/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/kevin/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SW\[5\]" } } } } { "project.v" "" { Text "/home/kevin/Desktop/CSCB58-Final-Project/final_project/project.v" 28 0 0 } } { "temporary_test_loc" "" { Generic "/home/kevin/Desktop/CSCB58-Final-Project/final_project/" { { 0 { 0 ""} 0 93 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 171016 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 0 0 "Fitter" 0 -1 1521322811228 ""}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "SW\[6\] PIN_AD26 " "Can't place node \"SW\[6\]\" -- illegal location assignment PIN_AD26" {  } { { "/home/kevin/intelFPGA_lite/17.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/kevin/intelFPGA_lite/17.0/quartus/linux64/pin_planner.ppl" { SW[6] } } } { "/home/kevin/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/kevin/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SW\[6\]" } } } } { "project.v" "" { Text "/home/kevin/Desktop/CSCB58-Final-Project/final_project/project.v" 28 0 0 } } { "temporary_test_loc" "" { Generic "/home/kevin/Desktop/CSCB58-Final-Project/final_project/" { { 0 { 0 ""} 0 94 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 171016 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 0 0 "Fitter" 0 -1 1521322811229 ""}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "SW\[7\] PIN_AB26 " "Can't place node \"SW\[7\]\" -- illegal location assignment PIN_AB26" {  } { { "/home/kevin/intelFPGA_lite/17.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/kevin/intelFPGA_lite/17.0/quartus/linux64/pin_planner.ppl" { SW[7] } } } { "/home/kevin/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/kevin/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SW\[7\]" } } } } { "project.v" "" { Text "/home/kevin/Desktop/CSCB58-Final-Project/final_project/project.v" 28 0 0 } } { "temporary_test_loc" "" { Generic "/home/kevin/Desktop/CSCB58-Final-Project/final_project/" { { 0 { 0 ""} 0 95 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 171016 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 0 0 "Fitter" 0 -1 1521322811229 ""}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "SW\[8\] PIN_AC25 " "Can't place node \"SW\[8\]\" -- illegal location assignment PIN_AC25" {  } { { "/home/kevin/intelFPGA_lite/17.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/kevin/intelFPGA_lite/17.0/quartus/linux64/pin_planner.ppl" { SW[8] } } } { "/home/kevin/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/kevin/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SW\[8\]" } } } } { "project.v" "" { Text "/home/kevin/Desktop/CSCB58-Final-Project/final_project/project.v" 28 0 0 } } { "temporary_test_loc" "" { Generic "/home/kevin/Desktop/CSCB58-Final-Project/final_project/" { { 0 { 0 ""} 0 96 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 171016 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 0 0 "Fitter" 0 -1 1521322811230 ""}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "SW\[9\] PIN_AB25 " "Can't place node \"SW\[9\]\" -- illegal location assignment PIN_AB25" {  } { { "/home/kevin/intelFPGA_lite/17.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/kevin/intelFPGA_lite/17.0/quartus/linux64/pin_planner.ppl" { SW[9] } } } { "/home/kevin/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/kevin/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SW\[9\]" } } } } { "project.v" "" { Text "/home/kevin/Desktop/CSCB58-Final-Project/final_project/project.v" 28 0 0 } } { "temporary_test_loc" "" { Generic "/home/kevin/Desktop/CSCB58-Final-Project/final_project/" { { 0 { 0 ""} 0 97 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 171016 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 0 0 "Fitter" 0 -1 1521322811231 ""}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "HEX0\[0\] PIN_G18 " "Can't place node \"HEX0\[0\]\" -- illegal location assignment PIN_G18" {  } { { "/home/kevin/intelFPGA_lite/17.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/kevin/intelFPGA_lite/17.0/quartus/linux64/pin_planner.ppl" { HEX0[0] } } } { "/home/kevin/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/kevin/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX0\[0\]" } } } } { "project.v" "" { Text "/home/kevin/Desktop/CSCB58-Final-Project/final_project/project.v" 34 0 0 } } { "temporary_test_loc" "" { Generic "/home/kevin/Desktop/CSCB58-Final-Project/final_project/" { { 0 { 0 ""} 0 98 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 171016 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 0 0 "Fitter" 0 -1 1521322811232 ""}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "HEX0\[1\] PIN_F22 " "Can't place node \"HEX0\[1\]\" -- illegal location assignment PIN_F22" {  } { { "/home/kevin/intelFPGA_lite/17.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/kevin/intelFPGA_lite/17.0/quartus/linux64/pin_planner.ppl" { HEX0[1] } } } { "/home/kevin/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/kevin/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX0\[1\]" } } } } { "project.v" "" { Text "/home/kevin/Desktop/CSCB58-Final-Project/final_project/project.v" 34 0 0 } } { "temporary_test_loc" "" { Generic "/home/kevin/Desktop/CSCB58-Final-Project/final_project/" { { 0 { 0 ""} 0 99 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 171016 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 0 0 "Fitter" 0 -1 1521322811232 ""}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "HEX0\[2\] PIN_E17 " "Can't place node \"HEX0\[2\]\" -- illegal location assignment PIN_E17" {  } { { "/home/kevin/intelFPGA_lite/17.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/kevin/intelFPGA_lite/17.0/quartus/linux64/pin_planner.ppl" { HEX0[2] } } } { "/home/kevin/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/kevin/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX0\[2\]" } } } } { "project.v" "" { Text "/home/kevin/Desktop/CSCB58-Final-Project/final_project/project.v" 34 0 0 } } { "temporary_test_loc" "" { Generic "/home/kevin/Desktop/CSCB58-Final-Project/final_project/" { { 0 { 0 ""} 0 100 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 171016 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 0 0 "Fitter" 0 -1 1521322811233 ""}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "HEX0\[3\] PIN_L26 " "Can't place node \"HEX0\[3\]\" -- illegal location assignment PIN_L26" {  } { { "/home/kevin/intelFPGA_lite/17.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/kevin/intelFPGA_lite/17.0/quartus/linux64/pin_planner.ppl" { HEX0[3] } } } { "/home/kevin/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/kevin/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX0\[3\]" } } } } { "project.v" "" { Text "/home/kevin/Desktop/CSCB58-Final-Project/final_project/project.v" 34 0 0 } } { "temporary_test_loc" "" { Generic "/home/kevin/Desktop/CSCB58-Final-Project/final_project/" { { 0 { 0 ""} 0 101 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 171016 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 0 0 "Fitter" 0 -1 1521322811234 ""}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "HEX0\[4\] PIN_L25 " "Can't place node \"HEX0\[4\]\" -- illegal location assignment PIN_L25" {  } { { "/home/kevin/intelFPGA_lite/17.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/kevin/intelFPGA_lite/17.0/quartus/linux64/pin_planner.ppl" { HEX0[4] } } } { "/home/kevin/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/kevin/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX0\[4\]" } } } } { "project.v" "" { Text "/home/kevin/Desktop/CSCB58-Final-Project/final_project/project.v" 34 0 0 } } { "temporary_test_loc" "" { Generic "/home/kevin/Desktop/CSCB58-Final-Project/final_project/" { { 0 { 0 ""} 0 102 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 171016 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 0 0 "Fitter" 0 -1 1521322811235 ""}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "HEX0\[5\] PIN_J22 " "Can't place node \"HEX0\[5\]\" -- illegal location assignment PIN_J22" {  } { { "/home/kevin/intelFPGA_lite/17.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/kevin/intelFPGA_lite/17.0/quartus/linux64/pin_planner.ppl" { HEX0[5] } } } { "/home/kevin/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/kevin/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX0\[5\]" } } } } { "project.v" "" { Text "/home/kevin/Desktop/CSCB58-Final-Project/final_project/project.v" 34 0 0 } } { "temporary_test_loc" "" { Generic "/home/kevin/Desktop/CSCB58-Final-Project/final_project/" { { 0 { 0 ""} 0 103 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 171016 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 0 0 "Fitter" 0 -1 1521322811236 ""}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "HEX0\[6\] PIN_H22 " "Can't place node \"HEX0\[6\]\" -- illegal location assignment PIN_H22" {  } { { "/home/kevin/intelFPGA_lite/17.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/kevin/intelFPGA_lite/17.0/quartus/linux64/pin_planner.ppl" { HEX0[6] } } } { "/home/kevin/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/kevin/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX0\[6\]" } } } } { "project.v" "" { Text "/home/kevin/Desktop/CSCB58-Final-Project/final_project/project.v" 34 0 0 } } { "temporary_test_loc" "" { Generic "/home/kevin/Desktop/CSCB58-Final-Project/final_project/" { { 0 { 0 ""} 0 104 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 171016 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 0 0 "Fitter" 0 -1 1521322811237 ""}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "HEX2\[0\] PIN_AA25 " "Can't place node \"HEX2\[0\]\" -- illegal location assignment PIN_AA25" {  } { { "/home/kevin/intelFPGA_lite/17.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/kevin/intelFPGA_lite/17.0/quartus/linux64/pin_planner.ppl" { HEX2[0] } } } { "/home/kevin/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/kevin/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX2\[0\]" } } } } { "project.v" "" { Text "/home/kevin/Desktop/CSCB58-Final-Project/final_project/project.v" 35 0 0 } } { "temporary_test_loc" "" { Generic "/home/kevin/Desktop/CSCB58-Final-Project/final_project/" { { 0 { 0 ""} 0 105 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 171016 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 0 0 "Fitter" 0 -1 1521322811239 ""}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "HEX2\[1\] PIN_AA26 " "Can't place node \"HEX2\[1\]\" -- illegal location assignment PIN_AA26" {  } { { "/home/kevin/intelFPGA_lite/17.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/kevin/intelFPGA_lite/17.0/quartus/linux64/pin_planner.ppl" { HEX2[1] } } } { "/home/kevin/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/kevin/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX2\[1\]" } } } } { "project.v" "" { Text "/home/kevin/Desktop/CSCB58-Final-Project/final_project/project.v" 35 0 0 } } { "temporary_test_loc" "" { Generic "/home/kevin/Desktop/CSCB58-Final-Project/final_project/" { { 0 { 0 ""} 0 106 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 171016 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 0 0 "Fitter" 0 -1 1521322811242 ""}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "HEX2\[2\] PIN_Y25 " "Can't place node \"HEX2\[2\]\" -- illegal location assignment PIN_Y25" {  } { { "/home/kevin/intelFPGA_lite/17.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/kevin/intelFPGA_lite/17.0/quartus/linux64/pin_planner.ppl" { HEX2[2] } } } { "/home/kevin/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/kevin/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX2\[2\]" } } } } { "project.v" "" { Text "/home/kevin/Desktop/CSCB58-Final-Project/final_project/project.v" 35 0 0 } } { "temporary_test_loc" "" { Generic "/home/kevin/Desktop/CSCB58-Final-Project/final_project/" { { 0 { 0 ""} 0 107 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 171016 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 0 0 "Fitter" 0 -1 1521322811244 ""}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "HEX2\[3\] PIN_W26 " "Can't place node \"HEX2\[3\]\" -- illegal location assignment PIN_W26" {  } { { "/home/kevin/intelFPGA_lite/17.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/kevin/intelFPGA_lite/17.0/quartus/linux64/pin_planner.ppl" { HEX2[3] } } } { "/home/kevin/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/kevin/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX2\[3\]" } } } } { "project.v" "" { Text "/home/kevin/Desktop/CSCB58-Final-Project/final_project/project.v" 35 0 0 } } { "temporary_test_loc" "" { Generic "/home/kevin/Desktop/CSCB58-Final-Project/final_project/" { { 0 { 0 ""} 0 108 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 171016 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 0 0 "Fitter" 0 -1 1521322811245 ""}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "HEX2\[4\] PIN_Y26 " "Can't place node \"HEX2\[4\]\" -- illegal location assignment PIN_Y26" {  } { { "/home/kevin/intelFPGA_lite/17.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/kevin/intelFPGA_lite/17.0/quartus/linux64/pin_planner.ppl" { HEX2[4] } } } { "/home/kevin/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/kevin/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX2\[4\]" } } } } { "project.v" "" { Text "/home/kevin/Desktop/CSCB58-Final-Project/final_project/project.v" 35 0 0 } } { "temporary_test_loc" "" { Generic "/home/kevin/Desktop/CSCB58-Final-Project/final_project/" { { 0 { 0 ""} 0 109 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 171016 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 0 0 "Fitter" 0 -1 1521322811246 ""}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "HEX2\[5\] PIN_W27 " "Can't place node \"HEX2\[5\]\" -- illegal location assignment PIN_W27" {  } { { "/home/kevin/intelFPGA_lite/17.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/kevin/intelFPGA_lite/17.0/quartus/linux64/pin_planner.ppl" { HEX2[5] } } } { "/home/kevin/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/kevin/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX2\[5\]" } } } } { "project.v" "" { Text "/home/kevin/Desktop/CSCB58-Final-Project/final_project/project.v" 35 0 0 } } { "temporary_test_loc" "" { Generic "/home/kevin/Desktop/CSCB58-Final-Project/final_project/" { { 0 { 0 ""} 0 110 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 171016 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 0 0 "Fitter" 0 -1 1521322811248 ""}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "HEX2\[6\] PIN_W28 " "Can't place node \"HEX2\[6\]\" -- illegal location assignment PIN_W28" {  } { { "/home/kevin/intelFPGA_lite/17.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/kevin/intelFPGA_lite/17.0/quartus/linux64/pin_planner.ppl" { HEX2[6] } } } { "/home/kevin/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/kevin/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX2\[6\]" } } } } { "project.v" "" { Text "/home/kevin/Desktop/CSCB58-Final-Project/final_project/project.v" 35 0 0 } } { "temporary_test_loc" "" { Generic "/home/kevin/Desktop/CSCB58-Final-Project/final_project/" { { 0 { 0 ""} 0 111 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 171016 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 0 0 "Fitter" 0 -1 1521322811249 ""}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "HEX4\[0\] PIN_AB19 " "Can't place node \"HEX4\[0\]\" -- illegal location assignment PIN_AB19" {  } { { "/home/kevin/intelFPGA_lite/17.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/kevin/intelFPGA_lite/17.0/quartus/linux64/pin_planner.ppl" { HEX4[0] } } } { "/home/kevin/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/kevin/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX4\[0\]" } } } } { "project.v" "" { Text "/home/kevin/Desktop/CSCB58-Final-Project/final_project/project.v" 36 0 0 } } { "temporary_test_loc" "" { Generic "/home/kevin/Desktop/CSCB58-Final-Project/final_project/" { { 0 { 0 ""} 0 112 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 171016 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 0 0 "Fitter" 0 -1 1521322811249 ""}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "HEX4\[1\] PIN_AA19 " "Can't place node \"HEX4\[1\]\" -- illegal location assignment PIN_AA19" {  } { { "/home/kevin/intelFPGA_lite/17.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/kevin/intelFPGA_lite/17.0/quartus/linux64/pin_planner.ppl" { HEX4[1] } } } { "/home/kevin/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/kevin/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX4\[1\]" } } } } { "project.v" "" { Text "/home/kevin/Desktop/CSCB58-Final-Project/final_project/project.v" 36 0 0 } } { "temporary_test_loc" "" { Generic "/home/kevin/Desktop/CSCB58-Final-Project/final_project/" { { 0 { 0 ""} 0 113 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 171016 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 0 0 "Fitter" 0 -1 1521322811250 ""}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "HEX4\[2\] PIN_AG21 " "Can't place node \"HEX4\[2\]\" -- illegal location assignment PIN_AG21" {  } { { "/home/kevin/intelFPGA_lite/17.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/kevin/intelFPGA_lite/17.0/quartus/linux64/pin_planner.ppl" { HEX4[2] } } } { "/home/kevin/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/kevin/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX4\[2\]" } } } } { "project.v" "" { Text "/home/kevin/Desktop/CSCB58-Final-Project/final_project/project.v" 36 0 0 } } { "temporary_test_loc" "" { Generic "/home/kevin/Desktop/CSCB58-Final-Project/final_project/" { { 0 { 0 ""} 0 114 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 171016 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 0 0 "Fitter" 0 -1 1521322811251 ""}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "HEX4\[3\] PIN_AH21 " "Can't place node \"HEX4\[3\]\" -- illegal location assignment PIN_AH21" {  } { { "/home/kevin/intelFPGA_lite/17.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/kevin/intelFPGA_lite/17.0/quartus/linux64/pin_planner.ppl" { HEX4[3] } } } { "/home/kevin/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/kevin/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX4\[3\]" } } } } { "project.v" "" { Text "/home/kevin/Desktop/CSCB58-Final-Project/final_project/project.v" 36 0 0 } } { "temporary_test_loc" "" { Generic "/home/kevin/Desktop/CSCB58-Final-Project/final_project/" { { 0 { 0 ""} 0 115 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 171016 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 0 0 "Fitter" 0 -1 1521322811252 ""}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "HEX4\[4\] PIN_AE19 " "Can't place node \"HEX4\[4\]\" -- illegal location assignment PIN_AE19" {  } { { "/home/kevin/intelFPGA_lite/17.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/kevin/intelFPGA_lite/17.0/quartus/linux64/pin_planner.ppl" { HEX4[4] } } } { "/home/kevin/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/kevin/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX4\[4\]" } } } } { "project.v" "" { Text "/home/kevin/Desktop/CSCB58-Final-Project/final_project/project.v" 36 0 0 } } { "temporary_test_loc" "" { Generic "/home/kevin/Desktop/CSCB58-Final-Project/final_project/" { { 0 { 0 ""} 0 116 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 171016 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 0 0 "Fitter" 0 -1 1521322811252 ""}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "HEX4\[5\] PIN_AF19 " "Can't place node \"HEX4\[5\]\" -- illegal location assignment PIN_AF19" {  } { { "/home/kevin/intelFPGA_lite/17.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/kevin/intelFPGA_lite/17.0/quartus/linux64/pin_planner.ppl" { HEX4[5] } } } { "/home/kevin/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/kevin/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX4\[5\]" } } } } { "project.v" "" { Text "/home/kevin/Desktop/CSCB58-Final-Project/final_project/project.v" 36 0 0 } } { "temporary_test_loc" "" { Generic "/home/kevin/Desktop/CSCB58-Final-Project/final_project/" { { 0 { 0 ""} 0 117 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 171016 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 0 0 "Fitter" 0 -1 1521322811253 ""}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "HEX4\[6\] PIN_AE18 " "Can't place node \"HEX4\[6\]\" -- illegal location assignment PIN_AE18" {  } { { "/home/kevin/intelFPGA_lite/17.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/kevin/intelFPGA_lite/17.0/quartus/linux64/pin_planner.ppl" { HEX4[6] } } } { "/home/kevin/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/kevin/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX4\[6\]" } } } } { "project.v" "" { Text "/home/kevin/Desktop/CSCB58-Final-Project/final_project/project.v" 36 0 0 } } { "temporary_test_loc" "" { Generic "/home/kevin/Desktop/CSCB58-Final-Project/final_project/" { { 0 { 0 ""} 0 118 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 171016 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 0 0 "Fitter" 0 -1 1521322811254 ""}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "HEX5\[0\] PIN_AD18 " "Can't place node \"HEX5\[0\]\" -- illegal location assignment PIN_AD18" {  } { { "/home/kevin/intelFPGA_lite/17.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/kevin/intelFPGA_lite/17.0/quartus/linux64/pin_planner.ppl" { HEX5[0] } } } { "/home/kevin/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/kevin/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX5\[0\]" } } } } { "project.v" "" { Text "/home/kevin/Desktop/CSCB58-Final-Project/final_project/project.v" 37 0 0 } } { "temporary_test_loc" "" { Generic "/home/kevin/Desktop/CSCB58-Final-Project/final_project/" { { 0 { 0 ""} 0 119 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 171016 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 0 0 "Fitter" 0 -1 1521322811254 ""}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "HEX5\[1\] PIN_AC18 " "Can't place node \"HEX5\[1\]\" -- illegal location assignment PIN_AC18" {  } { { "/home/kevin/intelFPGA_lite/17.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/kevin/intelFPGA_lite/17.0/quartus/linux64/pin_planner.ppl" { HEX5[1] } } } { "/home/kevin/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/kevin/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX5\[1\]" } } } } { "project.v" "" { Text "/home/kevin/Desktop/CSCB58-Final-Project/final_project/project.v" 37 0 0 } } { "temporary_test_loc" "" { Generic "/home/kevin/Desktop/CSCB58-Final-Project/final_project/" { { 0 { 0 ""} 0 120 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 171016 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 0 0 "Fitter" 0 -1 1521322811255 ""}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "HEX5\[2\] PIN_AB18 " "Can't place node \"HEX5\[2\]\" -- illegal location assignment PIN_AB18" {  } { { "/home/kevin/intelFPGA_lite/17.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/kevin/intelFPGA_lite/17.0/quartus/linux64/pin_planner.ppl" { HEX5[2] } } } { "/home/kevin/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/kevin/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX5\[2\]" } } } } { "project.v" "" { Text "/home/kevin/Desktop/CSCB58-Final-Project/final_project/project.v" 37 0 0 } } { "temporary_test_loc" "" { Generic "/home/kevin/Desktop/CSCB58-Final-Project/final_project/" { { 0 { 0 ""} 0 121 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 171016 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 0 0 "Fitter" 0 -1 1521322811256 ""}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "HEX5\[3\] PIN_AH19 " "Can't place node \"HEX5\[3\]\" -- illegal location assignment PIN_AH19" {  } { { "/home/kevin/intelFPGA_lite/17.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/kevin/intelFPGA_lite/17.0/quartus/linux64/pin_planner.ppl" { HEX5[3] } } } { "/home/kevin/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/kevin/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX5\[3\]" } } } } { "project.v" "" { Text "/home/kevin/Desktop/CSCB58-Final-Project/final_project/project.v" 37 0 0 } } { "temporary_test_loc" "" { Generic "/home/kevin/Desktop/CSCB58-Final-Project/final_project/" { { 0 { 0 ""} 0 122 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 171016 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 0 0 "Fitter" 0 -1 1521322811258 ""}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "HEX5\[4\] PIN_AG19 " "Can't place node \"HEX5\[4\]\" -- illegal location assignment PIN_AG19" {  } { { "/home/kevin/intelFPGA_lite/17.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/kevin/intelFPGA_lite/17.0/quartus/linux64/pin_planner.ppl" { HEX5[4] } } } { "/home/kevin/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/kevin/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX5\[4\]" } } } } { "project.v" "" { Text "/home/kevin/Desktop/CSCB58-Final-Project/final_project/project.v" 37 0 0 } } { "temporary_test_loc" "" { Generic "/home/kevin/Desktop/CSCB58-Final-Project/final_project/" { { 0 { 0 ""} 0 123 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 171016 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 0 0 "Fitter" 0 -1 1521322811259 ""}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "HEX5\[5\] PIN_AF18 " "Can't place node \"HEX5\[5\]\" -- illegal location assignment PIN_AF18" {  } { { "/home/kevin/intelFPGA_lite/17.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/kevin/intelFPGA_lite/17.0/quartus/linux64/pin_planner.ppl" { HEX5[5] } } } { "/home/kevin/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/kevin/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX5\[5\]" } } } } { "project.v" "" { Text "/home/kevin/Desktop/CSCB58-Final-Project/final_project/project.v" 37 0 0 } } { "temporary_test_loc" "" { Generic "/home/kevin/Desktop/CSCB58-Final-Project/final_project/" { { 0 { 0 ""} 0 124 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 171016 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 0 0 "Fitter" 0 -1 1521322811260 ""}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "HEX5\[6\] PIN_AH18 " "Can't place node \"HEX5\[6\]\" -- illegal location assignment PIN_AH18" {  } { { "/home/kevin/intelFPGA_lite/17.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/kevin/intelFPGA_lite/17.0/quartus/linux64/pin_planner.ppl" { HEX5[6] } } } { "/home/kevin/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/kevin/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX5\[6\]" } } } } { "project.v" "" { Text "/home/kevin/Desktop/CSCB58-Final-Project/final_project/project.v" 37 0 0 } } { "temporary_test_loc" "" { Generic "/home/kevin/Desktop/CSCB58-Final-Project/final_project/" { { 0 { 0 ""} 0 125 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 171016 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 0 0 "Fitter" 0 -1 1521322811260 ""}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "LEDR\[0\] PIN_G19 " "Can't place node \"LEDR\[0\]\" -- illegal location assignment PIN_G19" {  } { { "/home/kevin/intelFPGA_lite/17.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/kevin/intelFPGA_lite/17.0/quartus/linux64/pin_planner.ppl" { LEDR[0] } } } { "/home/kevin/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/kevin/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LEDR\[0\]" } } } } { "project.v" "" { Text "/home/kevin/Desktop/CSCB58-Final-Project/final_project/project.v" 40 0 0 } } { "temporary_test_loc" "" { Generic "/home/kevin/Desktop/CSCB58-Final-Project/final_project/" { { 0 { 0 ""} 0 126 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 171016 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 0 0 "Fitter" 0 -1 1521322811261 ""}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "LEDR\[1\] PIN_F19 " "Can't place node \"LEDR\[1\]\" -- illegal location assignment PIN_F19" {  } { { "/home/kevin/intelFPGA_lite/17.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/kevin/intelFPGA_lite/17.0/quartus/linux64/pin_planner.ppl" { LEDR[1] } } } { "/home/kevin/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/kevin/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LEDR\[1\]" } } } } { "project.v" "" { Text "/home/kevin/Desktop/CSCB58-Final-Project/final_project/project.v" 40 0 0 } } { "temporary_test_loc" "" { Generic "/home/kevin/Desktop/CSCB58-Final-Project/final_project/" { { 0 { 0 ""} 0 127 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 171016 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 0 0 "Fitter" 0 -1 1521322811262 ""}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "LEDR\[2\] PIN_E19 " "Can't place node \"LEDR\[2\]\" -- illegal location assignment PIN_E19" {  } { { "/home/kevin/intelFPGA_lite/17.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/kevin/intelFPGA_lite/17.0/quartus/linux64/pin_planner.ppl" { LEDR[2] } } } { "/home/kevin/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/kevin/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LEDR\[2\]" } } } } { "project.v" "" { Text "/home/kevin/Desktop/CSCB58-Final-Project/final_project/project.v" 40 0 0 } } { "temporary_test_loc" "" { Generic "/home/kevin/Desktop/CSCB58-Final-Project/final_project/" { { 0 { 0 ""} 0 128 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 171016 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 0 0 "Fitter" 0 -1 1521322811263 ""}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "LEDR\[3\] PIN_F21 " "Can't place node \"LEDR\[3\]\" -- illegal location assignment PIN_F21" {  } { { "/home/kevin/intelFPGA_lite/17.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/kevin/intelFPGA_lite/17.0/quartus/linux64/pin_planner.ppl" { LEDR[3] } } } { "/home/kevin/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/kevin/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LEDR\[3\]" } } } } { "project.v" "" { Text "/home/kevin/Desktop/CSCB58-Final-Project/final_project/project.v" 40 0 0 } } { "temporary_test_loc" "" { Generic "/home/kevin/Desktop/CSCB58-Final-Project/final_project/" { { 0 { 0 ""} 0 129 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 171016 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 0 0 "Fitter" 0 -1 1521322811263 ""}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "LEDR\[4\] PIN_F18 " "Can't place node \"LEDR\[4\]\" -- illegal location assignment PIN_F18" {  } { { "/home/kevin/intelFPGA_lite/17.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/kevin/intelFPGA_lite/17.0/quartus/linux64/pin_planner.ppl" { LEDR[4] } } } { "/home/kevin/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/kevin/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LEDR\[4\]" } } } } { "project.v" "" { Text "/home/kevin/Desktop/CSCB58-Final-Project/final_project/project.v" 40 0 0 } } { "temporary_test_loc" "" { Generic "/home/kevin/Desktop/CSCB58-Final-Project/final_project/" { { 0 { 0 ""} 0 130 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 171016 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 0 0 "Fitter" 0 -1 1521322811264 ""}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "LEDR\[5\] PIN_E18 " "Can't place node \"LEDR\[5\]\" -- illegal location assignment PIN_E18" {  } { { "/home/kevin/intelFPGA_lite/17.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/kevin/intelFPGA_lite/17.0/quartus/linux64/pin_planner.ppl" { LEDR[5] } } } { "/home/kevin/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/kevin/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LEDR\[5\]" } } } } { "project.v" "" { Text "/home/kevin/Desktop/CSCB58-Final-Project/final_project/project.v" 40 0 0 } } { "temporary_test_loc" "" { Generic "/home/kevin/Desktop/CSCB58-Final-Project/final_project/" { { 0 { 0 ""} 0 131 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 171016 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 0 0 "Fitter" 0 -1 1521322811265 ""}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "LEDR\[6\] PIN_J19 " "Can't place node \"LEDR\[6\]\" -- illegal location assignment PIN_J19" {  } { { "/home/kevin/intelFPGA_lite/17.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/kevin/intelFPGA_lite/17.0/quartus/linux64/pin_planner.ppl" { LEDR[6] } } } { "/home/kevin/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/kevin/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LEDR\[6\]" } } } } { "project.v" "" { Text "/home/kevin/Desktop/CSCB58-Final-Project/final_project/project.v" 40 0 0 } } { "temporary_test_loc" "" { Generic "/home/kevin/Desktop/CSCB58-Final-Project/final_project/" { { 0 { 0 ""} 0 132 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 171016 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 0 0 "Fitter" 0 -1 1521322811266 ""}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "LEDR\[7\] PIN_H19 " "Can't place node \"LEDR\[7\]\" -- illegal location assignment PIN_H19" {  } { { "/home/kevin/intelFPGA_lite/17.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/kevin/intelFPGA_lite/17.0/quartus/linux64/pin_planner.ppl" { LEDR[7] } } } { "/home/kevin/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/kevin/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LEDR\[7\]" } } } } { "project.v" "" { Text "/home/kevin/Desktop/CSCB58-Final-Project/final_project/project.v" 40 0 0 } } { "temporary_test_loc" "" { Generic "/home/kevin/Desktop/CSCB58-Final-Project/final_project/" { { 0 { 0 ""} 0 133 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 171016 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 0 0 "Fitter" 0 -1 1521322811266 ""}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "LEDR\[8\] PIN_J17 " "Can't place node \"LEDR\[8\]\" -- illegal location assignment PIN_J17" {  } { { "/home/kevin/intelFPGA_lite/17.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/kevin/intelFPGA_lite/17.0/quartus/linux64/pin_planner.ppl" { LEDR[8] } } } { "/home/kevin/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/kevin/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LEDR\[8\]" } } } } { "project.v" "" { Text "/home/kevin/Desktop/CSCB58-Final-Project/final_project/project.v" 40 0 0 } } { "temporary_test_loc" "" { Generic "/home/kevin/Desktop/CSCB58-Final-Project/final_project/" { { 0 { 0 ""} 0 134 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 171016 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 0 0 "Fitter" 0 -1 1521322811267 ""}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "LEDR\[9\] PIN_G17 " "Can't place node \"LEDR\[9\]\" -- illegal location assignment PIN_G17" {  } { { "/home/kevin/intelFPGA_lite/17.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/kevin/intelFPGA_lite/17.0/quartus/linux64/pin_planner.ppl" { LEDR[9] } } } { "/home/kevin/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/kevin/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LEDR\[9\]" } } } } { "project.v" "" { Text "/home/kevin/Desktop/CSCB58-Final-Project/final_project/project.v" 40 0 0 } } { "temporary_test_loc" "" { Generic "/home/kevin/Desktop/CSCB58-Final-Project/final_project/" { { 0 { 0 ""} 0 135 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 171016 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 0 0 "Fitter" 0 -1 1521322811268 ""}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "LEDR\[11\] PIN_H16 " "Can't place node \"LEDR\[11\]\" -- illegal location assignment PIN_H16" {  } { { "/home/kevin/intelFPGA_lite/17.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/kevin/intelFPGA_lite/17.0/quartus/linux64/pin_planner.ppl" { LEDR[11] } } } { "/home/kevin/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/kevin/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LEDR\[11\]" } } } } { "project.v" "" { Text "/home/kevin/Desktop/CSCB58-Final-Project/final_project/project.v" 40 0 0 } } { "temporary_test_loc" "" { Generic "/home/kevin/Desktop/CSCB58-Final-Project/final_project/" { { 0 { 0 ""} 0 137 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 171016 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 0 0 "Fitter" 0 -1 1521322811269 ""}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "LEDR\[13\] PIN_H17 " "Can't place node \"LEDR\[13\]\" -- illegal location assignment PIN_H17" {  } { { "/home/kevin/intelFPGA_lite/17.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/kevin/intelFPGA_lite/17.0/quartus/linux64/pin_planner.ppl" { LEDR[13] } } } { "/home/kevin/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/kevin/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LEDR\[13\]" } } } } { "project.v" "" { Text "/home/kevin/Desktop/CSCB58-Final-Project/final_project/project.v" 40 0 0 } } { "temporary_test_loc" "" { Generic "/home/kevin/Desktop/CSCB58-Final-Project/final_project/" { { 0 { 0 ""} 0 139 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 171016 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 0 0 "Fitter" 0 -1 1521322811271 ""}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "LEDG\[0\] PIN_E21 " "Can't place node \"LEDG\[0\]\" -- illegal location assignment PIN_E21" {  } { { "/home/kevin/intelFPGA_lite/17.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/kevin/intelFPGA_lite/17.0/quartus/linux64/pin_planner.ppl" { LEDG[0] } } } { "/home/kevin/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/kevin/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LEDG\[0\]" } } } } { "project.v" "" { Text "/home/kevin/Desktop/CSCB58-Final-Project/final_project/project.v" 39 0 0 } } { "temporary_test_loc" "" { Generic "/home/kevin/Desktop/CSCB58-Final-Project/final_project/" { { 0 { 0 ""} 0 143 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 171016 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 0 0 "Fitter" 0 -1 1521322811272 ""}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "LEDG\[1\] PIN_E22 " "Can't place node \"LEDG\[1\]\" -- illegal location assignment PIN_E22" {  } { { "/home/kevin/intelFPGA_lite/17.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/kevin/intelFPGA_lite/17.0/quartus/linux64/pin_planner.ppl" { LEDG[1] } } } { "/home/kevin/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/kevin/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LEDG\[1\]" } } } } { "project.v" "" { Text "/home/kevin/Desktop/CSCB58-Final-Project/final_project/project.v" 39 0 0 } } { "temporary_test_loc" "" { Generic "/home/kevin/Desktop/CSCB58-Final-Project/final_project/" { { 0 { 0 ""} 0 144 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 171016 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 0 0 "Fitter" 0 -1 1521322811273 ""}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "LEDG\[2\] PIN_E25 " "Can't place node \"LEDG\[2\]\" -- illegal location assignment PIN_E25" {  } { { "/home/kevin/intelFPGA_lite/17.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/kevin/intelFPGA_lite/17.0/quartus/linux64/pin_planner.ppl" { LEDG[2] } } } { "/home/kevin/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/kevin/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LEDG\[2\]" } } } } { "project.v" "" { Text "/home/kevin/Desktop/CSCB58-Final-Project/final_project/project.v" 39 0 0 } } { "temporary_test_loc" "" { Generic "/home/kevin/Desktop/CSCB58-Final-Project/final_project/" { { 0 { 0 ""} 0 145 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 171016 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 0 0 "Fitter" 0 -1 1521322811273 ""}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "LEDG\[3\] PIN_E24 " "Can't place node \"LEDG\[3\]\" -- illegal location assignment PIN_E24" {  } { { "/home/kevin/intelFPGA_lite/17.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/kevin/intelFPGA_lite/17.0/quartus/linux64/pin_planner.ppl" { LEDG[3] } } } { "/home/kevin/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/kevin/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LEDG\[3\]" } } } } { "project.v" "" { Text "/home/kevin/Desktop/CSCB58-Final-Project/final_project/project.v" 39 0 0 } } { "temporary_test_loc" "" { Generic "/home/kevin/Desktop/CSCB58-Final-Project/final_project/" { { 0 { 0 ""} 0 146 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 171016 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 0 0 "Fitter" 0 -1 1521322811274 ""}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "LEDG\[4\] PIN_H21 " "Can't place node \"LEDG\[4\]\" -- illegal location assignment PIN_H21" {  } { { "/home/kevin/intelFPGA_lite/17.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/kevin/intelFPGA_lite/17.0/quartus/linux64/pin_planner.ppl" { LEDG[4] } } } { "/home/kevin/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/kevin/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LEDG\[4\]" } } } } { "project.v" "" { Text "/home/kevin/Desktop/CSCB58-Final-Project/final_project/project.v" 39 0 0 } } { "temporary_test_loc" "" { Generic "/home/kevin/Desktop/CSCB58-Final-Project/final_project/" { { 0 { 0 ""} 0 147 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 171016 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 0 0 "Fitter" 0 -1 1521322811275 ""}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "LEDG\[5\] PIN_G20 " "Can't place node \"LEDG\[5\]\" -- illegal location assignment PIN_G20" {  } { { "/home/kevin/intelFPGA_lite/17.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/kevin/intelFPGA_lite/17.0/quartus/linux64/pin_planner.ppl" { LEDG[5] } } } { "/home/kevin/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/kevin/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LEDG\[5\]" } } } } { "project.v" "" { Text "/home/kevin/Desktop/CSCB58-Final-Project/final_project/project.v" 39 0 0 } } { "temporary_test_loc" "" { Generic "/home/kevin/Desktop/CSCB58-Final-Project/final_project/" { { 0 { 0 ""} 0 148 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 171016 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 0 0 "Fitter" 0 -1 1521322811276 ""}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "LEDG\[6\] PIN_G22 " "Can't place node \"LEDG\[6\]\" -- illegal location assignment PIN_G22" {  } { { "/home/kevin/intelFPGA_lite/17.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/kevin/intelFPGA_lite/17.0/quartus/linux64/pin_planner.ppl" { LEDG[6] } } } { "/home/kevin/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/kevin/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LEDG\[6\]" } } } } { "project.v" "" { Text "/home/kevin/Desktop/CSCB58-Final-Project/final_project/project.v" 39 0 0 } } { "temporary_test_loc" "" { Generic "/home/kevin/Desktop/CSCB58-Final-Project/final_project/" { { 0 { 0 ""} 0 149 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 171016 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 0 0 "Fitter" 0 -1 1521322811284 ""}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "VGA_HS PIN_G13 " "Can't place node \"VGA_HS\" -- illegal location assignment PIN_G13" {  } { { "/home/kevin/intelFPGA_lite/17.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/kevin/intelFPGA_lite/17.0/quartus/linux64/pin_planner.ppl" { VGA_HS } } } { "/home/kevin/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/kevin/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_HS" } } } } { "project.v" "" { Text "/home/kevin/Desktop/CSCB58-Final-Project/final_project/project.v" 44 0 0 } } { "temporary_test_loc" "" { Generic "/home/kevin/Desktop/CSCB58-Final-Project/final_project/" { { 0 { 0 ""} 0 184 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 171016 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 0 0 "Fitter" 0 -1 1521322811285 ""}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "VGA_VS PIN_C13 " "Can't place node \"VGA_VS\" -- illegal location assignment PIN_C13" {  } { { "/home/kevin/intelFPGA_lite/17.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/kevin/intelFPGA_lite/17.0/quartus/linux64/pin_planner.ppl" { VGA_VS } } } { "/home/kevin/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/kevin/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_VS" } } } } { "project.v" "" { Text "/home/kevin/Desktop/CSCB58-Final-Project/final_project/project.v" 45 0 0 } } { "temporary_test_loc" "" { Generic "/home/kevin/Desktop/CSCB58-Final-Project/final_project/" { { 0 { 0 ""} 0 185 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 171016 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 0 0 "Fitter" 0 -1 1521322811285 ""}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "VGA_SYNC_N PIN_C10 " "Can't place node \"VGA_SYNC_N\" -- illegal location assignment PIN_C10" {  } { { "/home/kevin/intelFPGA_lite/17.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/kevin/intelFPGA_lite/17.0/quartus/linux64/pin_planner.ppl" { VGA_SYNC_N } } } { "/home/kevin/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/kevin/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_SYNC_N" } } } } { "project.v" "" { Text "/home/kevin/Desktop/CSCB58-Final-Project/final_project/project.v" 47 0 0 } } { "temporary_test_loc" "" { Generic "/home/kevin/Desktop/CSCB58-Final-Project/final_project/" { { 0 { 0 ""} 0 187 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 171016 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 0 0 "Fitter" 0 -1 1521322811286 ""}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "VGA_R\[0\] PIN_E12 " "Can't place node \"VGA_R\[0\]\" -- illegal location assignment PIN_E12" {  } { { "/home/kevin/intelFPGA_lite/17.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/kevin/intelFPGA_lite/17.0/quartus/linux64/pin_planner.ppl" { VGA_R[0] } } } { "/home/kevin/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/kevin/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_R\[0\]" } } } } { "project.v" "" { Text "/home/kevin/Desktop/CSCB58-Final-Project/final_project/project.v" 48 0 0 } } { "temporary_test_loc" "" { Generic "/home/kevin/Desktop/CSCB58-Final-Project/final_project/" { { 0 { 0 ""} 0 150 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 171016 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 0 0 "Fitter" 0 -1 1521322811287 ""}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "VGA_R\[2\] PIN_D10 " "Can't place node \"VGA_R\[2\]\" -- illegal location assignment PIN_D10" {  } { { "/home/kevin/intelFPGA_lite/17.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/kevin/intelFPGA_lite/17.0/quartus/linux64/pin_planner.ppl" { VGA_R[2] } } } { "/home/kevin/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/kevin/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_R\[2\]" } } } } { "project.v" "" { Text "/home/kevin/Desktop/CSCB58-Final-Project/final_project/project.v" 48 0 0 } } { "temporary_test_loc" "" { Generic "/home/kevin/Desktop/CSCB58-Final-Project/final_project/" { { 0 { 0 ""} 0 152 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 171016 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 0 0 "Fitter" 0 -1 1521322811287 ""}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "VGA_R\[3\] PIN_F12 " "Can't place node \"VGA_R\[3\]\" -- illegal location assignment PIN_F12" {  } { { "/home/kevin/intelFPGA_lite/17.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/kevin/intelFPGA_lite/17.0/quartus/linux64/pin_planner.ppl" { VGA_R[3] } } } { "/home/kevin/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/kevin/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_R\[3\]" } } } } { "project.v" "" { Text "/home/kevin/Desktop/CSCB58-Final-Project/final_project/project.v" 48 0 0 } } { "temporary_test_loc" "" { Generic "/home/kevin/Desktop/CSCB58-Final-Project/final_project/" { { 0 { 0 ""} 0 153 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 171016 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 0 0 "Fitter" 0 -1 1521322811288 ""}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "VGA_R\[4\] PIN_G10 " "Can't place node \"VGA_R\[4\]\" -- illegal location assignment PIN_G10" {  } { { "/home/kevin/intelFPGA_lite/17.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/kevin/intelFPGA_lite/17.0/quartus/linux64/pin_planner.ppl" { VGA_R[4] } } } { "/home/kevin/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/kevin/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_R\[4\]" } } } } { "project.v" "" { Text "/home/kevin/Desktop/CSCB58-Final-Project/final_project/project.v" 48 0 0 } } { "temporary_test_loc" "" { Generic "/home/kevin/Desktop/CSCB58-Final-Project/final_project/" { { 0 { 0 ""} 0 154 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 171016 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 0 0 "Fitter" 0 -1 1521322811289 ""}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "VGA_R\[6\] PIN_H8 " "Can't place node \"VGA_R\[6\]\" -- illegal location assignment PIN_H8" {  } { { "/home/kevin/intelFPGA_lite/17.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/kevin/intelFPGA_lite/17.0/quartus/linux64/pin_planner.ppl" { VGA_R[6] } } } { "/home/kevin/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/kevin/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_R\[6\]" } } } } { "project.v" "" { Text "/home/kevin/Desktop/CSCB58-Final-Project/final_project/project.v" 48 0 0 } } { "temporary_test_loc" "" { Generic "/home/kevin/Desktop/CSCB58-Final-Project/final_project/" { { 0 { 0 ""} 0 156 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 171016 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 0 0 "Fitter" 0 -1 1521322811290 ""}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "VGA_R\[7\] PIN_H10 " "Can't place node \"VGA_R\[7\]\" -- illegal location assignment PIN_H10" {  } { { "/home/kevin/intelFPGA_lite/17.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/kevin/intelFPGA_lite/17.0/quartus/linux64/pin_planner.ppl" { VGA_R[7] } } } { "/home/kevin/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/kevin/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_R\[7\]" } } } } { "project.v" "" { Text "/home/kevin/Desktop/CSCB58-Final-Project/final_project/project.v" 48 0 0 } } { "temporary_test_loc" "" { Generic "/home/kevin/Desktop/CSCB58-Final-Project/final_project/" { { 0 { 0 ""} 0 157 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 171016 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 0 0 "Fitter" 0 -1 1521322811290 ""}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "VGA_G\[0\] PIN_G8 " "Can't place node \"VGA_G\[0\]\" -- illegal location assignment PIN_G8" {  } { { "/home/kevin/intelFPGA_lite/17.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/kevin/intelFPGA_lite/17.0/quartus/linux64/pin_planner.ppl" { VGA_G[0] } } } { "/home/kevin/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/kevin/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_G\[0\]" } } } } { "project.v" "" { Text "/home/kevin/Desktop/CSCB58-Final-Project/final_project/project.v" 49 0 0 } } { "temporary_test_loc" "" { Generic "/home/kevin/Desktop/CSCB58-Final-Project/final_project/" { { 0 { 0 ""} 0 160 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 171016 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 0 0 "Fitter" 0 -1 1521322811293 ""}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "VGA_B\[5\] PIN_C12 " "Can't place node \"VGA_B\[5\]\" -- illegal location assignment PIN_C12" {  } { { "/home/kevin/intelFPGA_lite/17.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/kevin/intelFPGA_lite/17.0/quartus/linux64/pin_planner.ppl" { VGA_B[5] } } } { "/home/kevin/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/kevin/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_B\[5\]" } } } } { "project.v" "" { Text "/home/kevin/Desktop/CSCB58-Final-Project/final_project/project.v" 50 0 0 } } { "temporary_test_loc" "" { Generic "/home/kevin/Desktop/CSCB58-Final-Project/final_project/" { { 0 { 0 ""} 0 175 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 171016 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 0 0 "Fitter" 0 -1 1521322811293 ""}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "PS2_KBCLK PIN_G6 " "Can't place node \"PS2_KBCLK\" -- illegal location assignment PIN_G6" {  } { { "/home/kevin/intelFPGA_lite/17.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/kevin/intelFPGA_lite/17.0/quartus/linux64/pin_planner.ppl" { PS2_KBCLK } } } { "/home/kevin/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/kevin/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "PS2_KBCLK" } } } } { "project.v" "" { Text "/home/kevin/Desktop/CSCB58-Final-Project/final_project/project.v" 31 0 0 } } { "temporary_test_loc" "" { Generic "/home/kevin/Desktop/CSCB58-Final-Project/final_project/" { { 0 { 0 ""} 0 181 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 171016 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 0 0 "Fitter" 0 -1 1521322811295 ""}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "CLOCK_50 PIN_Y2 " "Can't place node \"CLOCK_50\" -- illegal location assignment PIN_Y2" {  } { { "/home/kevin/intelFPGA_lite/17.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/kevin/intelFPGA_lite/17.0/quartus/linux64/pin_planner.ppl" { CLOCK_50 } } } { "/home/kevin/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/kevin/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "CLOCK_50" } } } } { "project.v" "" { Text "/home/kevin/Desktop/CSCB58-Final-Project/final_project/project.v" 26 0 0 } } { "temporary_test_loc" "" { Generic "/home/kevin/Desktop/CSCB58-Final-Project/final_project/" { { 0 { 0 ""} 0 180 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 171016 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 0 0 "Fitter" 0 -1 1521322811296 ""}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "KEY\[0\] PIN_M23 " "Can't place node \"KEY\[0\]\" -- illegal location assignment PIN_M23" {  } { { "/home/kevin/intelFPGA_lite/17.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/kevin/intelFPGA_lite/17.0/quartus/linux64/pin_planner.ppl" { KEY[0] } } } { "/home/kevin/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/kevin/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "project.v" "" { Text "/home/kevin/Desktop/CSCB58-Final-Project/final_project/project.v" 29 0 0 } } { "temporary_test_loc" "" { Generic "/home/kevin/Desktop/CSCB58-Final-Project/final_project/" { { 0 { 0 ""} 0 84 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 171016 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 0 0 "Fitter" 0 -1 1521322811297 ""}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "KEY\[2\] PIN_N21 " "Can't place node \"KEY\[2\]\" -- illegal location assignment PIN_N21" {  } { { "/home/kevin/intelFPGA_lite/17.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/kevin/intelFPGA_lite/17.0/quartus/linux64/pin_planner.ppl" { KEY[2] } } } { "/home/kevin/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/kevin/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[2\]" } } } } { "project.v" "" { Text "/home/kevin/Desktop/CSCB58-Final-Project/final_project/project.v" 29 0 0 } } { "temporary_test_loc" "" { Generic "/home/kevin/Desktop/CSCB58-Final-Project/final_project/" { { 0 { 0 ""} 0 86 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 171016 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 0 0 "Fitter" 0 -1 1521322811298 ""}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "KEY\[1\] PIN_M21 " "Can't place node \"KEY\[1\]\" -- illegal location assignment PIN_M21" {  } { { "/home/kevin/intelFPGA_lite/17.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/kevin/intelFPGA_lite/17.0/quartus/linux64/pin_planner.ppl" { KEY[1] } } } { "/home/kevin/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/kevin/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[1\]" } } } } { "project.v" "" { Text "/home/kevin/Desktop/CSCB58-Final-Project/final_project/project.v" 29 0 0 } } { "temporary_test_loc" "" { Generic "/home/kevin/Desktop/CSCB58-Final-Project/final_project/" { { 0 { 0 ""} 0 85 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 171016 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 0 0 "Fitter" 0 -1 1521322811298 ""}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "KEY\[3\] PIN_R24 " "Can't place node \"KEY\[3\]\" -- illegal location assignment PIN_R24" {  } { { "/home/kevin/intelFPGA_lite/17.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/kevin/intelFPGA_lite/17.0/quartus/linux64/pin_planner.ppl" { KEY[3] } } } { "/home/kevin/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/kevin/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[3\]" } } } } { "project.v" "" { Text "/home/kevin/Desktop/CSCB58-Final-Project/final_project/project.v" 29 0 0 } } { "temporary_test_loc" "" { Generic "/home/kevin/Desktop/CSCB58-Final-Project/final_project/" { { 0 { 0 ""} 0 87 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 171016 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 0 0 "Fitter" 0 -1 1521322811299 ""}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "SW\[0\] PIN_AB28 " "Can't place node \"SW\[0\]\" -- illegal location assignment PIN_AB28" {  } { { "/home/kevin/intelFPGA_lite/17.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/kevin/intelFPGA_lite/17.0/quartus/linux64/pin_planner.ppl" { SW[0] } } } { "/home/kevin/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/kevin/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SW\[0\]" } } } } { "project.v" "" { Text "/home/kevin/Desktop/CSCB58-Final-Project/final_project/project.v" 28 0 0 } } { "temporary_test_loc" "" { Generic "/home/kevin/Desktop/CSCB58-Final-Project/final_project/" { { 0 { 0 ""} 0 88 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 171016 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 0 0 "Fitter" 0 -1 1521322811300 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1521322811301 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1521322819809 ""}
{ "Error" "EFITCC_FITCC_FAIL" "" "Can't fit design in device" {  } {  } 0 171000 "Can't fit design in device" 0 0 "Fitter" 0 -1 1521322819813 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Fitter 75 s 3 s Quartus Prime " "Quartus Prime Fitter was unsuccessful. 75 errors, 3 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "941 " "Peak virtual memory: 941 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1521322821278 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sat Mar 17 17:40:21 2018 " "Processing ended: Sat Mar 17 17:40:21 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1521322821278 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:17 " "Elapsed time: 00:00:17" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1521322821278 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1521322821278 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1521322821278 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 77 s 49 s " "Quartus Prime Full Compilation was unsuccessful. 77 errors, 49 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1521322822172 ""}
