{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1745110951080 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition " "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1745110951080 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Apr 19 21:02:31 2025 " "Processing started: Sat Apr 19 21:02:31 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1745110951080 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745110951080 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off mips_cpu -c mips_cpu " "Command: quartus_map --read_settings_files=on --write_settings_files=off mips_cpu -c mips_cpu" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745110951080 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1745110951378 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1745110951379 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/documents/school/eel4712c/mips_project/vhdl/sign_extend.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /documents/school/eel4712c/mips_project/vhdl/sign_extend.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sign_extend-bhv " "Found design unit 1: sign_extend-bhv" {  } { { "../vhdl/sign_extend.vhd" "" { Text "E:/Documents/School/EEL4712C/mips_project/vhdl/sign_extend.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745110956527 ""} { "Info" "ISGN_ENTITY_NAME" "1 sign_extend " "Found entity 1: sign_extend" {  } { { "../vhdl/sign_extend.vhd" "" { Text "E:/Documents/School/EEL4712C/mips_project/vhdl/sign_extend.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745110956527 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745110956527 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/documents/school/eel4712c/mips_project/vhdl/register_file.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /documents/school/eel4712c/mips_project/vhdl/register_file.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 register_file-bhv " "Found design unit 1: register_file-bhv" {  } { { "../vhdl/register_file.vhd" "" { Text "E:/Documents/School/EEL4712C/mips_project/vhdl/register_file.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745110956528 ""} { "Info" "ISGN_ENTITY_NAME" "1 register_file " "Found entity 1: register_file" {  } { { "../vhdl/register_file.vhd" "" { Text "E:/Documents/School/EEL4712C/mips_project/vhdl/register_file.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745110956528 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745110956528 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/documents/school/eel4712c/mips_project/vhdl/reg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /documents/school/eel4712c/mips_project/vhdl/reg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg-bhv " "Found design unit 1: reg-bhv" {  } { { "../vhdl/reg.vhd" "" { Text "E:/Documents/School/EEL4712C/mips_project/vhdl/reg.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745110956529 ""} { "Info" "ISGN_ENTITY_NAME" "1 reg " "Found entity 1: reg" {  } { { "../vhdl/reg.vhd" "" { Text "E:/Documents/School/EEL4712C/mips_project/vhdl/reg.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745110956529 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745110956529 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/documents/school/eel4712c/mips_project/vhdl/ram.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /documents/school/eel4712c/mips_project/vhdl/ram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ram-SYN " "Found design unit 1: ram-SYN" {  } { { "../vhdl/ram.vhd" "" { Text "E:/Documents/School/EEL4712C/mips_project/vhdl/ram.vhd" 55 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745110956530 ""} { "Info" "ISGN_ENTITY_NAME" "1 ram " "Found entity 1: ram" {  } { { "../vhdl/ram.vhd" "" { Text "E:/Documents/School/EEL4712C/mips_project/vhdl/ram.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745110956530 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745110956530 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/documents/school/eel4712c/mips_project/vhdl/mux4x1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /documents/school/eel4712c/mips_project/vhdl/mux4x1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux4x1-bhv " "Found design unit 1: mux4x1-bhv" {  } { { "../vhdl/mux4x1.vhd" "" { Text "E:/Documents/School/EEL4712C/mips_project/vhdl/mux4x1.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745110956531 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux4x1 " "Found entity 1: mux4x1" {  } { { "../vhdl/mux4x1.vhd" "" { Text "E:/Documents/School/EEL4712C/mips_project/vhdl/mux4x1.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745110956531 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745110956531 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/documents/school/eel4712c/mips_project/vhdl/mux3x1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /documents/school/eel4712c/mips_project/vhdl/mux3x1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux3x1-bhv " "Found design unit 1: mux3x1-bhv" {  } { { "../vhdl/mux3x1.vhd" "" { Text "E:/Documents/School/EEL4712C/mips_project/vhdl/mux3x1.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745110956532 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux3x1 " "Found entity 1: mux3x1" {  } { { "../vhdl/mux3x1.vhd" "" { Text "E:/Documents/School/EEL4712C/mips_project/vhdl/mux3x1.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745110956532 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745110956532 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/documents/school/eel4712c/mips_project/vhdl/mux2x1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /documents/school/eel4712c/mips_project/vhdl/mux2x1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux2x1-bhv " "Found design unit 1: mux2x1-bhv" {  } { { "../vhdl/mux2x1.vhd" "" { Text "E:/Documents/School/EEL4712C/mips_project/vhdl/mux2x1.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745110956532 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux2x1 " "Found entity 1: mux2x1" {  } { { "../vhdl/mux2x1.vhd" "" { Text "E:/Documents/School/EEL4712C/mips_project/vhdl/mux2x1.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745110956532 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745110956532 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/documents/school/eel4712c/mips_project/vhdl/mips_cpu_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /documents/school/eel4712c/mips_project/vhdl/mips_cpu_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mips_cpu_tb-tb " "Found design unit 1: mips_cpu_tb-tb" {  } { { "../vhdl/mips_cpu_tb.vhd" "" { Text "E:/Documents/School/EEL4712C/mips_project/vhdl/mips_cpu_tb.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745110956533 ""} { "Info" "ISGN_ENTITY_NAME" "1 mips_cpu_tb " "Found entity 1: mips_cpu_tb" {  } { { "../vhdl/mips_cpu_tb.vhd" "" { Text "E:/Documents/School/EEL4712C/mips_project/vhdl/mips_cpu_tb.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745110956533 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745110956533 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/documents/school/eel4712c/mips_project/vhdl/mips_cpu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /documents/school/eel4712c/mips_project/vhdl/mips_cpu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mips_cpu-struct " "Found design unit 1: mips_cpu-struct" {  } { { "../vhdl/mips_cpu.vhd" "" { Text "E:/Documents/School/EEL4712C/mips_project/vhdl/mips_cpu.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745110956535 ""} { "Info" "ISGN_ENTITY_NAME" "1 mips_cpu " "Found entity 1: mips_cpu" {  } { { "../vhdl/mips_cpu.vhd" "" { Text "E:/Documents/School/EEL4712C/mips_project/vhdl/mips_cpu.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745110956535 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745110956535 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/documents/school/eel4712c/mips_project/vhdl/memory.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /documents/school/eel4712c/mips_project/vhdl/memory.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 memory-struct " "Found design unit 1: memory-struct" {  } { { "../vhdl/memory.vhd" "" { Text "E:/Documents/School/EEL4712C/mips_project/vhdl/memory.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745110956536 ""} { "Info" "ISGN_ENTITY_NAME" "1 memory " "Found entity 1: memory" {  } { { "../vhdl/memory.vhd" "" { Text "E:/Documents/School/EEL4712C/mips_project/vhdl/memory.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745110956536 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745110956536 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/documents/school/eel4712c/mips_project/vhdl/datapath.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /documents/school/eel4712c/mips_project/vhdl/datapath.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 datapath-struct " "Found design unit 1: datapath-struct" {  } { { "../vhdl/datapath.vhd" "" { Text "E:/Documents/School/EEL4712C/mips_project/vhdl/datapath.vhd" 38 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745110956537 ""} { "Info" "ISGN_ENTITY_NAME" "1 datapath " "Found entity 1: datapath" {  } { { "../vhdl/datapath.vhd" "" { Text "E:/Documents/School/EEL4712C/mips_project/vhdl/datapath.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745110956537 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745110956537 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/documents/school/eel4712c/mips_project/vhdl/controller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /documents/school/eel4712c/mips_project/vhdl/controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 controller-bhv " "Found design unit 1: controller-bhv" {  } { { "../vhdl/controller.vhd" "" { Text "E:/Documents/School/EEL4712C/mips_project/vhdl/controller.vhd" 733 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745110956538 ""} { "Info" "ISGN_ENTITY_NAME" "1 controller " "Found entity 1: controller" {  } { { "../vhdl/controller.vhd" "" { Text "E:/Documents/School/EEL4712C/mips_project/vhdl/controller.vhd" 707 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745110956538 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745110956538 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/documents/school/eel4712c/mips_project/vhdl/alu_ctrl.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /documents/school/eel4712c/mips_project/vhdl/alu_ctrl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alu_ctrl-bhv " "Found design unit 1: alu_ctrl-bhv" {  } { { "../vhdl/alu_ctrl.vhd" "" { Text "E:/Documents/School/EEL4712C/mips_project/vhdl/alu_ctrl.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745110956539 ""} { "Info" "ISGN_ENTITY_NAME" "1 alu_ctrl " "Found entity 1: alu_ctrl" {  } { { "../vhdl/alu_ctrl.vhd" "" { Text "E:/Documents/School/EEL4712C/mips_project/vhdl/alu_ctrl.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745110956539 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745110956539 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/documents/school/eel4712c/mips_project/vhdl/alu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /documents/school/eel4712c/mips_project/vhdl/alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alu-bhv " "Found design unit 1: alu-bhv" {  } { { "../vhdl/alu.vhd" "" { Text "E:/Documents/School/EEL4712C/mips_project/vhdl/alu.vhd" 49 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745110956540 ""} { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "../vhdl/alu.vhd" "" { Text "E:/Documents/School/EEL4712C/mips_project/vhdl/alu.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745110956540 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745110956540 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "mips_cpu " "Elaborating entity \"mips_cpu\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1745110956659 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "datapath datapath:datapath_inst " "Elaborating entity \"datapath\" for hierarchy \"datapath:datapath_inst\"" {  } { { "../vhdl/mips_cpu.vhd" "datapath_inst" { Text "E:/Documents/School/EEL4712C/mips_project/vhdl/mips_cpu.vhd" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1745110956670 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg datapath:datapath_inst\|reg:pc " "Elaborating entity \"reg\" for hierarchy \"datapath:datapath_inst\|reg:pc\"" {  } { { "../vhdl/datapath.vhd" "pc" { Text "E:/Documents/School/EEL4712C/mips_project/vhdl/datapath.vhd" 101 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1745110956693 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2x1 datapath:datapath_inst\|mux2x1:pc_mux " "Elaborating entity \"mux2x1\" for hierarchy \"datapath:datapath_inst\|mux2x1:pc_mux\"" {  } { { "../vhdl/datapath.vhd" "pc_mux" { Text "E:/Documents/School/EEL4712C/mips_project/vhdl/datapath.vhd" 113 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1745110956694 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memory datapath:datapath_inst\|memory:memory_inst " "Elaborating entity \"memory\" for hierarchy \"datapath:datapath_inst\|memory:memory_inst\"" {  } { { "../vhdl/datapath.vhd" "memory_inst" { Text "E:/Documents/School/EEL4712C/mips_project/vhdl/datapath.vhd" 124 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1745110956695 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram datapath:datapath_inst\|memory:memory_inst\|ram:ram " "Elaborating entity \"ram\" for hierarchy \"datapath:datapath_inst\|memory:memory_inst\|ram:ram\"" {  } { { "../vhdl/memory.vhd" "ram" { Text "E:/Documents/School/EEL4712C/mips_project/vhdl/memory.vhd" 77 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1745110956707 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram datapath:datapath_inst\|memory:memory_inst\|ram:ram\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"datapath:datapath_inst\|memory:memory_inst\|ram:ram\|altsyncram:altsyncram_component\"" {  } { { "../vhdl/ram.vhd" "altsyncram_component" { Text "E:/Documents/School/EEL4712C/mips_project/vhdl/ram.vhd" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1745110956755 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "datapath:datapath_inst\|memory:memory_inst\|ram:ram\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"datapath:datapath_inst\|memory:memory_inst\|ram:ram\|altsyncram:altsyncram_component\"" {  } { { "../vhdl/ram.vhd" "" { Text "E:/Documents/School/EEL4712C/mips_project/vhdl/ram.vhd" 62 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1745110956771 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "datapath:datapath_inst\|memory:memory_inst\|ram:ram\|altsyncram:altsyncram_component " "Instantiated megafunction \"datapath:datapath_inst\|memory:memory_inst\|ram:ram\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a UNUSED " "Parameter \"address_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1745110956771 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1745110956771 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1745110956771 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1745110956771 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_a UNUSED " "Parameter \"byteena_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1745110956771 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_b NONE " "Parameter \"byteena_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1745110956771 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_reg_b CLOCK1 " "Parameter \"byteena_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1745110956771 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_a USE_INPUT_CLKEN " "Parameter \"clock_enable_core_a\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1745110956771 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_b USE_INPUT_CLKEN " "Parameter \"clock_enable_core_b\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1745110956771 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1745110956771 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b NORMAL " "Parameter \"clock_enable_input_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1745110956771 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1745110956771 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b NORMAL " "Parameter \"clock_enable_output_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1745110956771 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family MAX 10 " "Parameter \"intended_device_family\" = \"MAX 10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1745110956771 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ecc_pipeline_stage_enabled FALSE " "Parameter \"ecc_pipeline_stage_enabled\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1745110956771 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_ecc FALSE " "Parameter \"enable_ecc\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1745110956771 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "implement_in_les OFF " "Parameter \"implement_in_les\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1745110956771 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_a UNUSED " "Parameter \"indata_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1745110956771 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_b NONE " "Parameter \"indata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1745110956771 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK1 " "Parameter \"indata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1745110956771 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ../mifs/TestCase7.mif " "Parameter \"init_file\" = \"../mifs/TestCase7.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1745110956771 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file_layout PORT_A " "Parameter \"init_file_layout\" = \"PORT_A\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1745110956771 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1745110956771 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1745110956771 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 0 " "Parameter \"numwords_b\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1745110956771 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1745110956771 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1745110956771 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1745110956771 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1745110956771 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1745110956771 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1745110956771 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1745110956771 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_aclr_b NONE " "Parameter \"rdcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1745110956771 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK1 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1745110956771 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1745110956771 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1745110956771 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_b\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1745110956771 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "stratixiv_m144k_allow_dual_clocks ON " "Parameter \"stratixiv_m144k_allow_dual_clocks\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1745110956771 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1745110956771 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 1 " "Parameter \"width_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1745110956771 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1745110956771 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1745110956771 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_eccstatus 3 " "Parameter \"width_eccstatus\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1745110956771 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1745110956771 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 1 " "Parameter \"widthad_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1745110956771 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_a UNUSED " "Parameter \"wrcontrol_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1745110956771 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_b NONE " "Parameter \"wrcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1745110956771 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK1 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1745110956771 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1745110956771 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1745110956771 ""}  } { { "../vhdl/ram.vhd" "" { Text "E:/Documents/School/EEL4712C/mips_project/vhdl/ram.vhd" 62 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1745110956771 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_t8s3.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_t8s3.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_t8s3 " "Found entity 1: altsyncram_t8s3" {  } { { "db/altsyncram_t8s3.tdf" "" { Text "E:/Documents/School/EEL4712C/mips_project/quartus/db/altsyncram_t8s3.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745110956805 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745110956805 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_t8s3 datapath:datapath_inst\|memory:memory_inst\|ram:ram\|altsyncram:altsyncram_component\|altsyncram_t8s3:auto_generated " "Elaborating entity \"altsyncram_t8s3\" for hierarchy \"datapath:datapath_inst\|memory:memory_inst\|ram:ram\|altsyncram:altsyncram_component\|altsyncram_t8s3:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1745110956805 ""}
{ "Warning" "WMIO_MIO_MIF_UNINITIALIZED_WARNING" "235 256 0 1 1 " "235 out of 256 addresses are uninitialized. The Quartus Prime software will initialize them to \"0\". There are 1 warnings found, and 1 warnings are reported." { { "Warning" "WMIO_MIO_MIF_UNINITIALIZED_ADDRESS_RANGE" "21 255 " "Addresses ranging from 21 to 255 are not initialized" {  } { { "E:/Documents/School/EEL4712C/mips_project/mifs/TestCase7.mif" "" { Text "E:/Documents/School/EEL4712C/mips_project/mifs/TestCase7.mif" 1 -1 0 } }  } 0 113027 "Addresses ranging from %1!u! to %2!u! are not initialized" 0 0 "Design Software" 0 -1 1745110956807 ""}  } { { "E:/Documents/School/EEL4712C/mips_project/mifs/TestCase7.mif" "" { Text "E:/Documents/School/EEL4712C/mips_project/mifs/TestCase7.mif" 1 -1 0 } }  } 0 113028 "%1!u! out of %2!d! addresses are uninitialized. The Quartus Prime software will initialize them to \"%3!s!\". There are %4!u! warnings found, and %5!u! warnings are reported." 0 0 "Analysis & Synthesis" 0 -1 1745110956807 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux3x1 datapath:datapath_inst\|memory:memory_inst\|mux3x1:memory_mux " "Elaborating entity \"mux3x1\" for hierarchy \"datapath:datapath_inst\|memory:memory_inst\|mux3x1:memory_mux\"" {  } { { "../vhdl/memory.vhd" "memory_mux" { Text "E:/Documents/School/EEL4712C/mips_project/vhdl/memory.vhd" 87 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1745110956822 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register_file datapath:datapath_inst\|register_file:register_file_inst " "Elaborating entity \"register_file\" for hierarchy \"datapath:datapath_inst\|register_file:register_file_inst\"" {  } { { "../vhdl/datapath.vhd" "register_file_inst" { Text "E:/Documents/School/EEL4712C/mips_project/vhdl/datapath.vhd" 163 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1745110956825 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu_ctrl datapath:datapath_inst\|alu_ctrl:alu_ctrl " "Elaborating entity \"alu_ctrl\" for hierarchy \"datapath:datapath_inst\|alu_ctrl:alu_ctrl\"" {  } { { "../vhdl/datapath.vhd" "alu_ctrl" { Text "E:/Documents/School/EEL4712C/mips_project/vhdl/datapath.vhd" 225 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1745110956832 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sign_extend datapath:datapath_inst\|sign_extend:sign_extend_inst " "Elaborating entity \"sign_extend\" for hierarchy \"datapath:datapath_inst\|sign_extend:sign_extend_inst\"" {  } { { "../vhdl/datapath.vhd" "sign_extend_inst" { Text "E:/Documents/School/EEL4712C/mips_project/vhdl/datapath.vhd" 247 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1745110956833 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux4x1 datapath:datapath_inst\|mux4x1:alu_regb_mux " "Elaborating entity \"mux4x1\" for hierarchy \"datapath:datapath_inst\|mux4x1:alu_regb_mux\"" {  } { { "../vhdl/datapath.vhd" "alu_regb_mux" { Text "E:/Documents/School/EEL4712C/mips_project/vhdl/datapath.vhd" 254 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1745110956834 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu datapath:datapath_inst\|alu:alu_inst " "Elaborating entity \"alu\" for hierarchy \"datapath:datapath_inst\|alu:alu_inst\"" {  } { { "../vhdl/datapath.vhd" "alu_inst" { Text "E:/Documents/School/EEL4712C/mips_project/vhdl/datapath.vhd" 267 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1745110956835 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2x1 datapath:datapath_inst\|mux2x1:wr_reg_mux " "Elaborating entity \"mux2x1\" for hierarchy \"datapath:datapath_inst\|mux2x1:wr_reg_mux\"" {  } { { "../vhdl/datapath.vhd" "wr_reg_mux" { Text "E:/Documents/School/EEL4712C/mips_project/vhdl/datapath.vhd" 291 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1745110956863 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controller controller:controller_inst " "Elaborating entity \"controller\" for hierarchy \"controller:controller_inst\"" {  } { { "../vhdl/mips_cpu.vhd" "controller_inst" { Text "E:/Documents/School/EEL4712C/mips_project/vhdl/mips_cpu.vhd" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1745110956865 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "2 " "Inferred 2 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "datapath:datapath_inst\|alu:alu_inst\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"datapath:datapath_inst\|alu:alu_inst\|Mult0\"" {  } { { "../vhdl/alu.vhd" "Mult0" { Text "E:/Documents/School/EEL4712C/mips_project/vhdl/alu.vhd" 129 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1745110958097 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "datapath:datapath_inst\|alu:alu_inst\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"datapath:datapath_inst\|alu:alu_inst\|Mult1\"" {  } { { "../vhdl/alu.vhd" "Mult1" { Text "E:/Documents/School/EEL4712C/mips_project/vhdl/alu.vhd" 135 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1745110958097 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1745110958097 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "datapath:datapath_inst\|alu:alu_inst\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"datapath:datapath_inst\|alu:alu_inst\|lpm_mult:Mult0\"" {  } { { "../vhdl/alu.vhd" "" { Text "E:/Documents/School/EEL4712C/mips_project/vhdl/alu.vhd" 129 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1745110958127 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "datapath:datapath_inst\|alu:alu_inst\|lpm_mult:Mult0 " "Instantiated megafunction \"datapath:datapath_inst\|alu:alu_inst\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 32 " "Parameter \"LPM_WIDTHA\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1745110958127 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 32 " "Parameter \"LPM_WIDTHB\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1745110958127 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 64 " "Parameter \"LPM_WIDTHP\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1745110958127 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 64 " "Parameter \"LPM_WIDTHR\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1745110958127 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1745110958127 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1745110958127 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1745110958127 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1745110958127 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1745110958127 ""}  } { { "../vhdl/alu.vhd" "" { Text "E:/Documents/School/EEL4712C/mips_project/vhdl/alu.vhd" 129 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1745110958127 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_qgs.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_qgs.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_qgs " "Found entity 1: mult_qgs" {  } { { "db/mult_qgs.tdf" "" { Text "E:/Documents/School/EEL4712C/mips_project/quartus/db/mult_qgs.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745110958159 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745110958159 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "datapath:datapath_inst\|alu:alu_inst\|lpm_mult:Mult1 " "Elaborated megafunction instantiation \"datapath:datapath_inst\|alu:alu_inst\|lpm_mult:Mult1\"" {  } { { "../vhdl/alu.vhd" "" { Text "E:/Documents/School/EEL4712C/mips_project/vhdl/alu.vhd" 135 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1745110958165 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "datapath:datapath_inst\|alu:alu_inst\|lpm_mult:Mult1 " "Instantiated megafunction \"datapath:datapath_inst\|alu:alu_inst\|lpm_mult:Mult1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 32 " "Parameter \"LPM_WIDTHA\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1745110958165 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 32 " "Parameter \"LPM_WIDTHB\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1745110958165 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 64 " "Parameter \"LPM_WIDTHP\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1745110958165 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 64 " "Parameter \"LPM_WIDTHR\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1745110958165 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1745110958165 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1745110958165 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1745110958165 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1745110958165 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1745110958165 ""}  } { { "../vhdl/alu.vhd" "" { Text "E:/Documents/School/EEL4712C/mips_project/vhdl/alu.vhd" 135 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1745110958165 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_tns.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_tns.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_tns " "Found entity 1: mult_tns" {  } { { "db/mult_tns.tdf" "" { Text "E:/Documents/School/EEL4712C/mips_project/quartus/db/mult_tns.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745110958195 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745110958195 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "470 " "Ignored 470 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_SOFT" "470 " "Ignored 470 SOFT buffer(s)" {  } {  } 0 13019 "Ignored %1!d! SOFT buffer(s)" 0 0 "Design Software" 0 -1 1745110958506 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Analysis & Synthesis" 0 -1 1745110958506 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1745110959685 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "1 " "1 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1745110963732 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1745110963945 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1745110963945 ""}
{ "Error" "ECUT_CUT_ZIPPLEBACK_RAM_INIT_ILLEGAL_CONFIG_MODE" "" "Current Internal Configuration mode does not support memory initialization or ROM. Select Internal Configuration mode with ERAM." {  } { { "db/altsyncram_t8s3.tdf" "" { Text "E:/Documents/School/EEL4712C/mips_project/quartus/db/altsyncram_t8s3.tdf" 33 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "../vhdl/ram.vhd" "" { Text "E:/Documents/School/EEL4712C/mips_project/vhdl/ram.vhd" 62 0 0 } } { "../vhdl/memory.vhd" "" { Text "E:/Documents/School/EEL4712C/mips_project/vhdl/memory.vhd" 77 0 0 } } { "../vhdl/datapath.vhd" "" { Text "E:/Documents/School/EEL4712C/mips_project/vhdl/datapath.vhd" 124 0 0 } } { "../vhdl/mips_cpu.vhd" "" { Text "E:/Documents/School/EEL4712C/mips_project/vhdl/mips_cpu.vhd" 44 0 0 } }  } 0 16031 "Current Internal Configuration mode does not support memory initialization or ROM. Select Internal Configuration mode with ERAM." 0 0 "Analysis & Synthesis" 0 -1 1745110964014 ""}
{ "Error" "ECUT_CUT_ZIPPLEBACK_RAM_INIT_ILLEGAL_CONFIG_MODE" "" "Current Internal Configuration mode does not support memory initialization or ROM. Select Internal Configuration mode with ERAM." {  } { { "db/altsyncram_t8s3.tdf" "" { Text "E:/Documents/School/EEL4712C/mips_project/quartus/db/altsyncram_t8s3.tdf" 33 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "../vhdl/ram.vhd" "" { Text "E:/Documents/School/EEL4712C/mips_project/vhdl/ram.vhd" 62 0 0 } } { "../vhdl/memory.vhd" "" { Text "E:/Documents/School/EEL4712C/mips_project/vhdl/memory.vhd" 77 0 0 } } { "../vhdl/datapath.vhd" "" { Text "E:/Documents/School/EEL4712C/mips_project/vhdl/datapath.vhd" 124 0 0 } } { "../vhdl/mips_cpu.vhd" "" { Text "E:/Documents/School/EEL4712C/mips_project/vhdl/mips_cpu.vhd" 44 0 0 } }  } 0 16031 "Current Internal Configuration mode does not support memory initialization or ROM. Select Internal Configuration mode with ERAM." 0 0 "Analysis & Synthesis" 0 -1 1745110964015 ""}
{ "Error" "ECUT_CUT_ZIPPLEBACK_RAM_INIT_ILLEGAL_CONFIG_MODE" "" "Current Internal Configuration mode does not support memory initialization or ROM. Select Internal Configuration mode with ERAM." {  } { { "db/altsyncram_t8s3.tdf" "" { Text "E:/Documents/School/EEL4712C/mips_project/quartus/db/altsyncram_t8s3.tdf" 33 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "../vhdl/ram.vhd" "" { Text "E:/Documents/School/EEL4712C/mips_project/vhdl/ram.vhd" 62 0 0 } } { "../vhdl/memory.vhd" "" { Text "E:/Documents/School/EEL4712C/mips_project/vhdl/memory.vhd" 77 0 0 } } { "../vhdl/datapath.vhd" "" { Text "E:/Documents/School/EEL4712C/mips_project/vhdl/datapath.vhd" 124 0 0 } } { "../vhdl/mips_cpu.vhd" "" { Text "E:/Documents/School/EEL4712C/mips_project/vhdl/mips_cpu.vhd" 44 0 0 } }  } 0 16031 "Current Internal Configuration mode does not support memory initialization or ROM. Select Internal Configuration mode with ERAM." 0 0 "Analysis & Synthesis" 0 -1 1745110964015 ""}
{ "Error" "ECUT_CUT_ZIPPLEBACK_RAM_INIT_ILLEGAL_CONFIG_MODE" "" "Current Internal Configuration mode does not support memory initialization or ROM. Select Internal Configuration mode with ERAM." {  } { { "db/altsyncram_t8s3.tdf" "" { Text "E:/Documents/School/EEL4712C/mips_project/quartus/db/altsyncram_t8s3.tdf" 33 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "../vhdl/ram.vhd" "" { Text "E:/Documents/School/EEL4712C/mips_project/vhdl/ram.vhd" 62 0 0 } } { "../vhdl/memory.vhd" "" { Text "E:/Documents/School/EEL4712C/mips_project/vhdl/memory.vhd" 77 0 0 } } { "../vhdl/datapath.vhd" "" { Text "E:/Documents/School/EEL4712C/mips_project/vhdl/datapath.vhd" 124 0 0 } } { "../vhdl/mips_cpu.vhd" "" { Text "E:/Documents/School/EEL4712C/mips_project/vhdl/mips_cpu.vhd" 44 0 0 } }  } 0 16031 "Current Internal Configuration mode does not support memory initialization or ROM. Select Internal Configuration mode with ERAM." 0 0 "Analysis & Synthesis" 0 -1 1745110964015 ""}
{ "Error" "ECUT_CUT_ZIPPLEBACK_RAM_INIT_ILLEGAL_CONFIG_MODE" "" "Current Internal Configuration mode does not support memory initialization or ROM. Select Internal Configuration mode with ERAM." {  } { { "db/altsyncram_t8s3.tdf" "" { Text "E:/Documents/School/EEL4712C/mips_project/quartus/db/altsyncram_t8s3.tdf" 33 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "../vhdl/ram.vhd" "" { Text "E:/Documents/School/EEL4712C/mips_project/vhdl/ram.vhd" 62 0 0 } } { "../vhdl/memory.vhd" "" { Text "E:/Documents/School/EEL4712C/mips_project/vhdl/memory.vhd" 77 0 0 } } { "../vhdl/datapath.vhd" "" { Text "E:/Documents/School/EEL4712C/mips_project/vhdl/datapath.vhd" 124 0 0 } } { "../vhdl/mips_cpu.vhd" "" { Text "E:/Documents/School/EEL4712C/mips_project/vhdl/mips_cpu.vhd" 44 0 0 } }  } 0 16031 "Current Internal Configuration mode does not support memory initialization or ROM. Select Internal Configuration mode with ERAM." 0 0 "Analysis & Synthesis" 0 -1 1745110964015 ""}
{ "Error" "ECUT_CUT_ZIPPLEBACK_RAM_INIT_ILLEGAL_CONFIG_MODE" "" "Current Internal Configuration mode does not support memory initialization or ROM. Select Internal Configuration mode with ERAM." {  } { { "db/altsyncram_t8s3.tdf" "" { Text "E:/Documents/School/EEL4712C/mips_project/quartus/db/altsyncram_t8s3.tdf" 33 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "../vhdl/ram.vhd" "" { Text "E:/Documents/School/EEL4712C/mips_project/vhdl/ram.vhd" 62 0 0 } } { "../vhdl/memory.vhd" "" { Text "E:/Documents/School/EEL4712C/mips_project/vhdl/memory.vhd" 77 0 0 } } { "../vhdl/datapath.vhd" "" { Text "E:/Documents/School/EEL4712C/mips_project/vhdl/datapath.vhd" 124 0 0 } } { "../vhdl/mips_cpu.vhd" "" { Text "E:/Documents/School/EEL4712C/mips_project/vhdl/mips_cpu.vhd" 44 0 0 } }  } 0 16031 "Current Internal Configuration mode does not support memory initialization or ROM. Select Internal Configuration mode with ERAM." 0 0 "Analysis & Synthesis" 0 -1 1745110964015 ""}
{ "Error" "ECUT_CUT_ZIPPLEBACK_RAM_INIT_ILLEGAL_CONFIG_MODE" "" "Current Internal Configuration mode does not support memory initialization or ROM. Select Internal Configuration mode with ERAM." {  } { { "db/altsyncram_t8s3.tdf" "" { Text "E:/Documents/School/EEL4712C/mips_project/quartus/db/altsyncram_t8s3.tdf" 33 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "../vhdl/ram.vhd" "" { Text "E:/Documents/School/EEL4712C/mips_project/vhdl/ram.vhd" 62 0 0 } } { "../vhdl/memory.vhd" "" { Text "E:/Documents/School/EEL4712C/mips_project/vhdl/memory.vhd" 77 0 0 } } { "../vhdl/datapath.vhd" "" { Text "E:/Documents/School/EEL4712C/mips_project/vhdl/datapath.vhd" 124 0 0 } } { "../vhdl/mips_cpu.vhd" "" { Text "E:/Documents/School/EEL4712C/mips_project/vhdl/mips_cpu.vhd" 44 0 0 } }  } 0 16031 "Current Internal Configuration mode does not support memory initialization or ROM. Select Internal Configuration mode with ERAM." 0 0 "Analysis & Synthesis" 0 -1 1745110964015 ""}
{ "Error" "ECUT_CUT_ZIPPLEBACK_RAM_INIT_ILLEGAL_CONFIG_MODE" "" "Current Internal Configuration mode does not support memory initialization or ROM. Select Internal Configuration mode with ERAM." {  } { { "db/altsyncram_t8s3.tdf" "" { Text "E:/Documents/School/EEL4712C/mips_project/quartus/db/altsyncram_t8s3.tdf" 33 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "../vhdl/ram.vhd" "" { Text "E:/Documents/School/EEL4712C/mips_project/vhdl/ram.vhd" 62 0 0 } } { "../vhdl/memory.vhd" "" { Text "E:/Documents/School/EEL4712C/mips_project/vhdl/memory.vhd" 77 0 0 } } { "../vhdl/datapath.vhd" "" { Text "E:/Documents/School/EEL4712C/mips_project/vhdl/datapath.vhd" 124 0 0 } } { "../vhdl/mips_cpu.vhd" "" { Text "E:/Documents/School/EEL4712C/mips_project/vhdl/mips_cpu.vhd" 44 0 0 } }  } 0 16031 "Current Internal Configuration mode does not support memory initialization or ROM. Select Internal Configuration mode with ERAM." 0 0 "Analysis & Synthesis" 0 -1 1745110964015 ""}
{ "Error" "ECUT_CUT_ZIPPLEBACK_RAM_INIT_ILLEGAL_CONFIG_MODE" "" "Current Internal Configuration mode does not support memory initialization or ROM. Select Internal Configuration mode with ERAM." {  } { { "db/altsyncram_t8s3.tdf" "" { Text "E:/Documents/School/EEL4712C/mips_project/quartus/db/altsyncram_t8s3.tdf" 33 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "../vhdl/ram.vhd" "" { Text "E:/Documents/School/EEL4712C/mips_project/vhdl/ram.vhd" 62 0 0 } } { "../vhdl/memory.vhd" "" { Text "E:/Documents/School/EEL4712C/mips_project/vhdl/memory.vhd" 77 0 0 } } { "../vhdl/datapath.vhd" "" { Text "E:/Documents/School/EEL4712C/mips_project/vhdl/datapath.vhd" 124 0 0 } } { "../vhdl/mips_cpu.vhd" "" { Text "E:/Documents/School/EEL4712C/mips_project/vhdl/mips_cpu.vhd" 44 0 0 } }  } 0 16031 "Current Internal Configuration mode does not support memory initialization or ROM. Select Internal Configuration mode with ERAM." 0 0 "Analysis & Synthesis" 0 -1 1745110964015 ""}
{ "Error" "ECUT_CUT_ZIPPLEBACK_RAM_INIT_ILLEGAL_CONFIG_MODE" "" "Current Internal Configuration mode does not support memory initialization or ROM. Select Internal Configuration mode with ERAM." {  } { { "db/altsyncram_t8s3.tdf" "" { Text "E:/Documents/School/EEL4712C/mips_project/quartus/db/altsyncram_t8s3.tdf" 33 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "../vhdl/ram.vhd" "" { Text "E:/Documents/School/EEL4712C/mips_project/vhdl/ram.vhd" 62 0 0 } } { "../vhdl/memory.vhd" "" { Text "E:/Documents/School/EEL4712C/mips_project/vhdl/memory.vhd" 77 0 0 } } { "../vhdl/datapath.vhd" "" { Text "E:/Documents/School/EEL4712C/mips_project/vhdl/datapath.vhd" 124 0 0 } } { "../vhdl/mips_cpu.vhd" "" { Text "E:/Documents/School/EEL4712C/mips_project/vhdl/mips_cpu.vhd" 44 0 0 } }  } 0 16031 "Current Internal Configuration mode does not support memory initialization or ROM. Select Internal Configuration mode with ERAM." 0 0 "Analysis & Synthesis" 0 -1 1745110964015 ""}
{ "Error" "ECUT_CUT_ZIPPLEBACK_RAM_INIT_ILLEGAL_CONFIG_MODE" "" "Current Internal Configuration mode does not support memory initialization or ROM. Select Internal Configuration mode with ERAM." {  } { { "db/altsyncram_t8s3.tdf" "" { Text "E:/Documents/School/EEL4712C/mips_project/quartus/db/altsyncram_t8s3.tdf" 33 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "../vhdl/ram.vhd" "" { Text "E:/Documents/School/EEL4712C/mips_project/vhdl/ram.vhd" 62 0 0 } } { "../vhdl/memory.vhd" "" { Text "E:/Documents/School/EEL4712C/mips_project/vhdl/memory.vhd" 77 0 0 } } { "../vhdl/datapath.vhd" "" { Text "E:/Documents/School/EEL4712C/mips_project/vhdl/datapath.vhd" 124 0 0 } } { "../vhdl/mips_cpu.vhd" "" { Text "E:/Documents/School/EEL4712C/mips_project/vhdl/mips_cpu.vhd" 44 0 0 } }  } 0 16031 "Current Internal Configuration mode does not support memory initialization or ROM. Select Internal Configuration mode with ERAM." 0 0 "Analysis & Synthesis" 0 -1 1745110964015 ""}
{ "Error" "ECUT_CUT_ZIPPLEBACK_RAM_INIT_ILLEGAL_CONFIG_MODE" "" "Current Internal Configuration mode does not support memory initialization or ROM. Select Internal Configuration mode with ERAM." {  } { { "db/altsyncram_t8s3.tdf" "" { Text "E:/Documents/School/EEL4712C/mips_project/quartus/db/altsyncram_t8s3.tdf" 33 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "../vhdl/ram.vhd" "" { Text "E:/Documents/School/EEL4712C/mips_project/vhdl/ram.vhd" 62 0 0 } } { "../vhdl/memory.vhd" "" { Text "E:/Documents/School/EEL4712C/mips_project/vhdl/memory.vhd" 77 0 0 } } { "../vhdl/datapath.vhd" "" { Text "E:/Documents/School/EEL4712C/mips_project/vhdl/datapath.vhd" 124 0 0 } } { "../vhdl/mips_cpu.vhd" "" { Text "E:/Documents/School/EEL4712C/mips_project/vhdl/mips_cpu.vhd" 44 0 0 } }  } 0 16031 "Current Internal Configuration mode does not support memory initialization or ROM. Select Internal Configuration mode with ERAM." 0 0 "Analysis & Synthesis" 0 -1 1745110964016 ""}
{ "Error" "ECUT_CUT_ZIPPLEBACK_RAM_INIT_ILLEGAL_CONFIG_MODE" "" "Current Internal Configuration mode does not support memory initialization or ROM. Select Internal Configuration mode with ERAM." {  } { { "db/altsyncram_t8s3.tdf" "" { Text "E:/Documents/School/EEL4712C/mips_project/quartus/db/altsyncram_t8s3.tdf" 33 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "../vhdl/ram.vhd" "" { Text "E:/Documents/School/EEL4712C/mips_project/vhdl/ram.vhd" 62 0 0 } } { "../vhdl/memory.vhd" "" { Text "E:/Documents/School/EEL4712C/mips_project/vhdl/memory.vhd" 77 0 0 } } { "../vhdl/datapath.vhd" "" { Text "E:/Documents/School/EEL4712C/mips_project/vhdl/datapath.vhd" 124 0 0 } } { "../vhdl/mips_cpu.vhd" "" { Text "E:/Documents/School/EEL4712C/mips_project/vhdl/mips_cpu.vhd" 44 0 0 } }  } 0 16031 "Current Internal Configuration mode does not support memory initialization or ROM. Select Internal Configuration mode with ERAM." 0 0 "Analysis & Synthesis" 0 -1 1745110964016 ""}
{ "Error" "ECUT_CUT_ZIPPLEBACK_RAM_INIT_ILLEGAL_CONFIG_MODE" "" "Current Internal Configuration mode does not support memory initialization or ROM. Select Internal Configuration mode with ERAM." {  } { { "db/altsyncram_t8s3.tdf" "" { Text "E:/Documents/School/EEL4712C/mips_project/quartus/db/altsyncram_t8s3.tdf" 33 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "../vhdl/ram.vhd" "" { Text "E:/Documents/School/EEL4712C/mips_project/vhdl/ram.vhd" 62 0 0 } } { "../vhdl/memory.vhd" "" { Text "E:/Documents/School/EEL4712C/mips_project/vhdl/memory.vhd" 77 0 0 } } { "../vhdl/datapath.vhd" "" { Text "E:/Documents/School/EEL4712C/mips_project/vhdl/datapath.vhd" 124 0 0 } } { "../vhdl/mips_cpu.vhd" "" { Text "E:/Documents/School/EEL4712C/mips_project/vhdl/mips_cpu.vhd" 44 0 0 } }  } 0 16031 "Current Internal Configuration mode does not support memory initialization or ROM. Select Internal Configuration mode with ERAM." 0 0 "Analysis & Synthesis" 0 -1 1745110964016 ""}
{ "Error" "ECUT_CUT_ZIPPLEBACK_RAM_INIT_ILLEGAL_CONFIG_MODE" "" "Current Internal Configuration mode does not support memory initialization or ROM. Select Internal Configuration mode with ERAM." {  } { { "db/altsyncram_t8s3.tdf" "" { Text "E:/Documents/School/EEL4712C/mips_project/quartus/db/altsyncram_t8s3.tdf" 33 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "../vhdl/ram.vhd" "" { Text "E:/Documents/School/EEL4712C/mips_project/vhdl/ram.vhd" 62 0 0 } } { "../vhdl/memory.vhd" "" { Text "E:/Documents/School/EEL4712C/mips_project/vhdl/memory.vhd" 77 0 0 } } { "../vhdl/datapath.vhd" "" { Text "E:/Documents/School/EEL4712C/mips_project/vhdl/datapath.vhd" 124 0 0 } } { "../vhdl/mips_cpu.vhd" "" { Text "E:/Documents/School/EEL4712C/mips_project/vhdl/mips_cpu.vhd" 44 0 0 } }  } 0 16031 "Current Internal Configuration mode does not support memory initialization or ROM. Select Internal Configuration mode with ERAM." 0 0 "Analysis & Synthesis" 0 -1 1745110964016 ""}
{ "Error" "ECUT_CUT_ZIPPLEBACK_RAM_INIT_ILLEGAL_CONFIG_MODE" "" "Current Internal Configuration mode does not support memory initialization or ROM. Select Internal Configuration mode with ERAM." {  } { { "db/altsyncram_t8s3.tdf" "" { Text "E:/Documents/School/EEL4712C/mips_project/quartus/db/altsyncram_t8s3.tdf" 33 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "../vhdl/ram.vhd" "" { Text "E:/Documents/School/EEL4712C/mips_project/vhdl/ram.vhd" 62 0 0 } } { "../vhdl/memory.vhd" "" { Text "E:/Documents/School/EEL4712C/mips_project/vhdl/memory.vhd" 77 0 0 } } { "../vhdl/datapath.vhd" "" { Text "E:/Documents/School/EEL4712C/mips_project/vhdl/datapath.vhd" 124 0 0 } } { "../vhdl/mips_cpu.vhd" "" { Text "E:/Documents/School/EEL4712C/mips_project/vhdl/mips_cpu.vhd" 44 0 0 } }  } 0 16031 "Current Internal Configuration mode does not support memory initialization or ROM. Select Internal Configuration mode with ERAM." 0 0 "Analysis & Synthesis" 0 -1 1745110964016 ""}
{ "Error" "ECUT_CUT_ZIPPLEBACK_RAM_INIT_ILLEGAL_CONFIG_MODE" "" "Current Internal Configuration mode does not support memory initialization or ROM. Select Internal Configuration mode with ERAM." {  } { { "db/altsyncram_t8s3.tdf" "" { Text "E:/Documents/School/EEL4712C/mips_project/quartus/db/altsyncram_t8s3.tdf" 33 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "../vhdl/ram.vhd" "" { Text "E:/Documents/School/EEL4712C/mips_project/vhdl/ram.vhd" 62 0 0 } } { "../vhdl/memory.vhd" "" { Text "E:/Documents/School/EEL4712C/mips_project/vhdl/memory.vhd" 77 0 0 } } { "../vhdl/datapath.vhd" "" { Text "E:/Documents/School/EEL4712C/mips_project/vhdl/datapath.vhd" 124 0 0 } } { "../vhdl/mips_cpu.vhd" "" { Text "E:/Documents/School/EEL4712C/mips_project/vhdl/mips_cpu.vhd" 44 0 0 } }  } 0 16031 "Current Internal Configuration mode does not support memory initialization or ROM. Select Internal Configuration mode with ERAM." 0 0 "Analysis & Synthesis" 0 -1 1745110964016 ""}
{ "Error" "ECUT_CUT_ZIPPLEBACK_RAM_INIT_ILLEGAL_CONFIG_MODE" "" "Current Internal Configuration mode does not support memory initialization or ROM. Select Internal Configuration mode with ERAM." {  } { { "db/altsyncram_t8s3.tdf" "" { Text "E:/Documents/School/EEL4712C/mips_project/quartus/db/altsyncram_t8s3.tdf" 33 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "../vhdl/ram.vhd" "" { Text "E:/Documents/School/EEL4712C/mips_project/vhdl/ram.vhd" 62 0 0 } } { "../vhdl/memory.vhd" "" { Text "E:/Documents/School/EEL4712C/mips_project/vhdl/memory.vhd" 77 0 0 } } { "../vhdl/datapath.vhd" "" { Text "E:/Documents/School/EEL4712C/mips_project/vhdl/datapath.vhd" 124 0 0 } } { "../vhdl/mips_cpu.vhd" "" { Text "E:/Documents/School/EEL4712C/mips_project/vhdl/mips_cpu.vhd" 44 0 0 } }  } 0 16031 "Current Internal Configuration mode does not support memory initialization or ROM. Select Internal Configuration mode with ERAM." 0 0 "Analysis & Synthesis" 0 -1 1745110964016 ""}
{ "Error" "ECUT_CUT_ZIPPLEBACK_RAM_INIT_ILLEGAL_CONFIG_MODE" "" "Current Internal Configuration mode does not support memory initialization or ROM. Select Internal Configuration mode with ERAM." {  } { { "db/altsyncram_t8s3.tdf" "" { Text "E:/Documents/School/EEL4712C/mips_project/quartus/db/altsyncram_t8s3.tdf" 33 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "../vhdl/ram.vhd" "" { Text "E:/Documents/School/EEL4712C/mips_project/vhdl/ram.vhd" 62 0 0 } } { "../vhdl/memory.vhd" "" { Text "E:/Documents/School/EEL4712C/mips_project/vhdl/memory.vhd" 77 0 0 } } { "../vhdl/datapath.vhd" "" { Text "E:/Documents/School/EEL4712C/mips_project/vhdl/datapath.vhd" 124 0 0 } } { "../vhdl/mips_cpu.vhd" "" { Text "E:/Documents/School/EEL4712C/mips_project/vhdl/mips_cpu.vhd" 44 0 0 } }  } 0 16031 "Current Internal Configuration mode does not support memory initialization or ROM. Select Internal Configuration mode with ERAM." 0 0 "Analysis & Synthesis" 0 -1 1745110964016 ""}
{ "Error" "ECUT_CUT_ZIPPLEBACK_RAM_INIT_ILLEGAL_CONFIG_MODE" "" "Current Internal Configuration mode does not support memory initialization or ROM. Select Internal Configuration mode with ERAM." {  } { { "db/altsyncram_t8s3.tdf" "" { Text "E:/Documents/School/EEL4712C/mips_project/quartus/db/altsyncram_t8s3.tdf" 33 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "../vhdl/ram.vhd" "" { Text "E:/Documents/School/EEL4712C/mips_project/vhdl/ram.vhd" 62 0 0 } } { "../vhdl/memory.vhd" "" { Text "E:/Documents/School/EEL4712C/mips_project/vhdl/memory.vhd" 77 0 0 } } { "../vhdl/datapath.vhd" "" { Text "E:/Documents/School/EEL4712C/mips_project/vhdl/datapath.vhd" 124 0 0 } } { "../vhdl/mips_cpu.vhd" "" { Text "E:/Documents/School/EEL4712C/mips_project/vhdl/mips_cpu.vhd" 44 0 0 } }  } 0 16031 "Current Internal Configuration mode does not support memory initialization or ROM. Select Internal Configuration mode with ERAM." 0 0 "Analysis & Synthesis" 0 -1 1745110964016 ""}
{ "Error" "ECUT_CUT_ZIPPLEBACK_RAM_INIT_ILLEGAL_CONFIG_MODE" "" "Current Internal Configuration mode does not support memory initialization or ROM. Select Internal Configuration mode with ERAM." {  } { { "db/altsyncram_t8s3.tdf" "" { Text "E:/Documents/School/EEL4712C/mips_project/quartus/db/altsyncram_t8s3.tdf" 33 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "../vhdl/ram.vhd" "" { Text "E:/Documents/School/EEL4712C/mips_project/vhdl/ram.vhd" 62 0 0 } } { "../vhdl/memory.vhd" "" { Text "E:/Documents/School/EEL4712C/mips_project/vhdl/memory.vhd" 77 0 0 } } { "../vhdl/datapath.vhd" "" { Text "E:/Documents/School/EEL4712C/mips_project/vhdl/datapath.vhd" 124 0 0 } } { "../vhdl/mips_cpu.vhd" "" { Text "E:/Documents/School/EEL4712C/mips_project/vhdl/mips_cpu.vhd" 44 0 0 } }  } 0 16031 "Current Internal Configuration mode does not support memory initialization or ROM. Select Internal Configuration mode with ERAM." 0 0 "Analysis & Synthesis" 0 -1 1745110964017 ""}
{ "Error" "ECUT_CUT_ZIPPLEBACK_RAM_INIT_ILLEGAL_CONFIG_MODE" "" "Current Internal Configuration mode does not support memory initialization or ROM. Select Internal Configuration mode with ERAM." {  } { { "db/altsyncram_t8s3.tdf" "" { Text "E:/Documents/School/EEL4712C/mips_project/quartus/db/altsyncram_t8s3.tdf" 33 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "../vhdl/ram.vhd" "" { Text "E:/Documents/School/EEL4712C/mips_project/vhdl/ram.vhd" 62 0 0 } } { "../vhdl/memory.vhd" "" { Text "E:/Documents/School/EEL4712C/mips_project/vhdl/memory.vhd" 77 0 0 } } { "../vhdl/datapath.vhd" "" { Text "E:/Documents/School/EEL4712C/mips_project/vhdl/datapath.vhd" 124 0 0 } } { "../vhdl/mips_cpu.vhd" "" { Text "E:/Documents/School/EEL4712C/mips_project/vhdl/mips_cpu.vhd" 44 0 0 } }  } 0 16031 "Current Internal Configuration mode does not support memory initialization or ROM. Select Internal Configuration mode with ERAM." 0 0 "Analysis & Synthesis" 0 -1 1745110964017 ""}
{ "Error" "ECUT_CUT_ZIPPLEBACK_RAM_INIT_ILLEGAL_CONFIG_MODE" "" "Current Internal Configuration mode does not support memory initialization or ROM. Select Internal Configuration mode with ERAM." {  } { { "db/altsyncram_t8s3.tdf" "" { Text "E:/Documents/School/EEL4712C/mips_project/quartus/db/altsyncram_t8s3.tdf" 33 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "../vhdl/ram.vhd" "" { Text "E:/Documents/School/EEL4712C/mips_project/vhdl/ram.vhd" 62 0 0 } } { "../vhdl/memory.vhd" "" { Text "E:/Documents/School/EEL4712C/mips_project/vhdl/memory.vhd" 77 0 0 } } { "../vhdl/datapath.vhd" "" { Text "E:/Documents/School/EEL4712C/mips_project/vhdl/datapath.vhd" 124 0 0 } } { "../vhdl/mips_cpu.vhd" "" { Text "E:/Documents/School/EEL4712C/mips_project/vhdl/mips_cpu.vhd" 44 0 0 } }  } 0 16031 "Current Internal Configuration mode does not support memory initialization or ROM. Select Internal Configuration mode with ERAM." 0 0 "Analysis & Synthesis" 0 -1 1745110964017 ""}
{ "Error" "ECUT_CUT_ZIPPLEBACK_RAM_INIT_ILLEGAL_CONFIG_MODE" "" "Current Internal Configuration mode does not support memory initialization or ROM. Select Internal Configuration mode with ERAM." {  } { { "db/altsyncram_t8s3.tdf" "" { Text "E:/Documents/School/EEL4712C/mips_project/quartus/db/altsyncram_t8s3.tdf" 33 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "../vhdl/ram.vhd" "" { Text "E:/Documents/School/EEL4712C/mips_project/vhdl/ram.vhd" 62 0 0 } } { "../vhdl/memory.vhd" "" { Text "E:/Documents/School/EEL4712C/mips_project/vhdl/memory.vhd" 77 0 0 } } { "../vhdl/datapath.vhd" "" { Text "E:/Documents/School/EEL4712C/mips_project/vhdl/datapath.vhd" 124 0 0 } } { "../vhdl/mips_cpu.vhd" "" { Text "E:/Documents/School/EEL4712C/mips_project/vhdl/mips_cpu.vhd" 44 0 0 } }  } 0 16031 "Current Internal Configuration mode does not support memory initialization or ROM. Select Internal Configuration mode with ERAM." 0 0 "Analysis & Synthesis" 0 -1 1745110964017 ""}
{ "Error" "ECUT_CUT_ZIPPLEBACK_RAM_INIT_ILLEGAL_CONFIG_MODE" "" "Current Internal Configuration mode does not support memory initialization or ROM. Select Internal Configuration mode with ERAM." {  } { { "db/altsyncram_t8s3.tdf" "" { Text "E:/Documents/School/EEL4712C/mips_project/quartus/db/altsyncram_t8s3.tdf" 33 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "../vhdl/ram.vhd" "" { Text "E:/Documents/School/EEL4712C/mips_project/vhdl/ram.vhd" 62 0 0 } } { "../vhdl/memory.vhd" "" { Text "E:/Documents/School/EEL4712C/mips_project/vhdl/memory.vhd" 77 0 0 } } { "../vhdl/datapath.vhd" "" { Text "E:/Documents/School/EEL4712C/mips_project/vhdl/datapath.vhd" 124 0 0 } } { "../vhdl/mips_cpu.vhd" "" { Text "E:/Documents/School/EEL4712C/mips_project/vhdl/mips_cpu.vhd" 44 0 0 } }  } 0 16031 "Current Internal Configuration mode does not support memory initialization or ROM. Select Internal Configuration mode with ERAM." 0 0 "Analysis & Synthesis" 0 -1 1745110964017 ""}
{ "Error" "ECUT_CUT_ZIPPLEBACK_RAM_INIT_ILLEGAL_CONFIG_MODE" "" "Current Internal Configuration mode does not support memory initialization or ROM. Select Internal Configuration mode with ERAM." {  } { { "db/altsyncram_t8s3.tdf" "" { Text "E:/Documents/School/EEL4712C/mips_project/quartus/db/altsyncram_t8s3.tdf" 33 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "../vhdl/ram.vhd" "" { Text "E:/Documents/School/EEL4712C/mips_project/vhdl/ram.vhd" 62 0 0 } } { "../vhdl/memory.vhd" "" { Text "E:/Documents/School/EEL4712C/mips_project/vhdl/memory.vhd" 77 0 0 } } { "../vhdl/datapath.vhd" "" { Text "E:/Documents/School/EEL4712C/mips_project/vhdl/datapath.vhd" 124 0 0 } } { "../vhdl/mips_cpu.vhd" "" { Text "E:/Documents/School/EEL4712C/mips_project/vhdl/mips_cpu.vhd" 44 0 0 } }  } 0 16031 "Current Internal Configuration mode does not support memory initialization or ROM. Select Internal Configuration mode with ERAM." 0 0 "Analysis & Synthesis" 0 -1 1745110964017 ""}
{ "Error" "ECUT_CUT_ZIPPLEBACK_RAM_INIT_ILLEGAL_CONFIG_MODE" "" "Current Internal Configuration mode does not support memory initialization or ROM. Select Internal Configuration mode with ERAM." {  } { { "db/altsyncram_t8s3.tdf" "" { Text "E:/Documents/School/EEL4712C/mips_project/quartus/db/altsyncram_t8s3.tdf" 33 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "../vhdl/ram.vhd" "" { Text "E:/Documents/School/EEL4712C/mips_project/vhdl/ram.vhd" 62 0 0 } } { "../vhdl/memory.vhd" "" { Text "E:/Documents/School/EEL4712C/mips_project/vhdl/memory.vhd" 77 0 0 } } { "../vhdl/datapath.vhd" "" { Text "E:/Documents/School/EEL4712C/mips_project/vhdl/datapath.vhd" 124 0 0 } } { "../vhdl/mips_cpu.vhd" "" { Text "E:/Documents/School/EEL4712C/mips_project/vhdl/mips_cpu.vhd" 44 0 0 } }  } 0 16031 "Current Internal Configuration mode does not support memory initialization or ROM. Select Internal Configuration mode with ERAM." 0 0 "Analysis & Synthesis" 0 -1 1745110964017 ""}
{ "Error" "ECUT_CUT_ZIPPLEBACK_RAM_INIT_ILLEGAL_CONFIG_MODE" "" "Current Internal Configuration mode does not support memory initialization or ROM. Select Internal Configuration mode with ERAM." {  } { { "db/altsyncram_t8s3.tdf" "" { Text "E:/Documents/School/EEL4712C/mips_project/quartus/db/altsyncram_t8s3.tdf" 33 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "../vhdl/ram.vhd" "" { Text "E:/Documents/School/EEL4712C/mips_project/vhdl/ram.vhd" 62 0 0 } } { "../vhdl/memory.vhd" "" { Text "E:/Documents/School/EEL4712C/mips_project/vhdl/memory.vhd" 77 0 0 } } { "../vhdl/datapath.vhd" "" { Text "E:/Documents/School/EEL4712C/mips_project/vhdl/datapath.vhd" 124 0 0 } } { "../vhdl/mips_cpu.vhd" "" { Text "E:/Documents/School/EEL4712C/mips_project/vhdl/mips_cpu.vhd" 44 0 0 } }  } 0 16031 "Current Internal Configuration mode does not support memory initialization or ROM. Select Internal Configuration mode with ERAM." 0 0 "Analysis & Synthesis" 0 -1 1745110964017 ""}
{ "Error" "ECUT_CUT_ZIPPLEBACK_RAM_INIT_ILLEGAL_CONFIG_MODE" "" "Current Internal Configuration mode does not support memory initialization or ROM. Select Internal Configuration mode with ERAM." {  } { { "db/altsyncram_t8s3.tdf" "" { Text "E:/Documents/School/EEL4712C/mips_project/quartus/db/altsyncram_t8s3.tdf" 33 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "../vhdl/ram.vhd" "" { Text "E:/Documents/School/EEL4712C/mips_project/vhdl/ram.vhd" 62 0 0 } } { "../vhdl/memory.vhd" "" { Text "E:/Documents/School/EEL4712C/mips_project/vhdl/memory.vhd" 77 0 0 } } { "../vhdl/datapath.vhd" "" { Text "E:/Documents/School/EEL4712C/mips_project/vhdl/datapath.vhd" 124 0 0 } } { "../vhdl/mips_cpu.vhd" "" { Text "E:/Documents/School/EEL4712C/mips_project/vhdl/mips_cpu.vhd" 44 0 0 } }  } 0 16031 "Current Internal Configuration mode does not support memory initialization or ROM. Select Internal Configuration mode with ERAM." 0 0 "Analysis & Synthesis" 0 -1 1745110964017 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "4299 " "Implemented 4299 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "68 " "Implemented 68 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1745110964110 ""} { "Info" "ICUT_CUT_TM_OPINS" "32 " "Implemented 32 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1745110964110 ""} { "Info" "ICUT_CUT_TM_LCELLS" "4151 " "Implemented 4151 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1745110964110 ""} { "Info" "ICUT_CUT_TM_RAMS" "32 " "Implemented 32 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1745110964110 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "16 " "Implemented 16 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1745110964110 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1745110964110 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 29 s 3 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 29 errors, 3 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4966 " "Peak virtual memory: 4966 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1745110964135 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sat Apr 19 21:02:44 2025 " "Processing ended: Sat Apr 19 21:02:44 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1745110964135 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1745110964135 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:22 " "Total CPU time (on all processors): 00:00:22" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1745110964135 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1745110964135 ""}
