Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.1 (win64) Build 2188600 Wed Apr  4 18:40:38 MDT 2018
| Date         : Tue May 16 12:30:57 2023
| Host         : DESKTOP-5J050JL running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file DDS_control_sets_placed.rpt
| Design       : DDS
| Device       : xc7z020
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     5 |
| Unused register locations in slices containing registers |    19 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      2 |            1 |
|      5 |            2 |
|      8 |            1 |
|      9 |            1 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               7 |            3 |
| No           | No                    | Yes                    |               9 |            3 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |              13 |            2 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-------------------------+--------------------+---------------------+------------------+----------------+
|       Clock Signal      |    Enable Signal   |   Set/Reset Signal  | Slice Load Count | Bel Load Count |
+-------------------------+--------------------+---------------------+------------------+----------------+
|  key_IBUF_BUFG[0]       |                    |                     |                1 |              2 |
|  key_IBUF_BUFG[1]       |                    |                     |                2 |              5 |
|  key_IBUF_BUFG[2]       | sel                |                     |                1 |              5 |
|  PLL_inst/inst/clk_out2 | out_put[7]_i_1_n_0 |                     |                1 |              8 |
| ~PLL_inst/inst/clk_out2 |                    | rom_addr[8]_i_2_n_0 |                3 |              9 |
+-------------------------+--------------------+---------------------+------------------+----------------+


