

================================================================
== Vitis HLS Report for 'fxp_sqrt_top_Pipeline_VITIS_LOOP_89_1'
================================================================
* Date:           Sat Dec 28 19:05:21 2024

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        sqrt_fixed_point
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: artix7
* Target device:  xc7a35ti-csg324-1L


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.616 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       32|       32|  0.320 us|  0.320 us|   32|   32|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_89_1  |       30|       30|         2|          1|          1|    30|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+----+-------+-------+-----+
|       Name      | BRAM_18K| DSP|   FF  |  LUT  | URAM|
+-----------------+---------+----+-------+-------+-----+
|DSP              |        -|   -|      -|      -|    -|
|Expression       |        -|   -|      0|    455|    -|
|FIFO             |        -|   -|      -|      -|    -|
|Instance         |        -|   -|      -|      -|    -|
|Memory           |        -|   -|      -|      -|    -|
|Multiplexer      |        -|   -|      -|     63|    -|
|Register         |        -|   -|    101|      -|    -|
+-----------------+---------+----+-------+-------+-----+
|Total            |        0|   0|    101|    518|    0|
+-----------------+---------+----+-------+-------+-----+
|Available        |      100|  90|  41600|  20800|    0|
+-----------------+---------+----+-------+-------+-----+
|Utilization (%)  |        0|   0|     ~0|      2|    0|
+-----------------+---------+----+-------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+----+---+----+------------+------------+
    |      Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+----+---+----+------------+------------+
    |i_2_fu_127_p2            |         +|   0|  0|  13|           5|           1|
    |s_V_2_fu_216_p2          |         +|   0|  0|  38|          31|          31|
    |s_V_1_fu_190_p2          |         -|   0|  0|  38|          31|          31|
    |sub_ln91_fu_133_p2       |         -|   0|  0|  13|           3|           5|
    |icmp_ln89_fu_121_p2      |      icmp|   0|  0|   9|           5|           3|
    |q_V_1_fu_254_p2          |        or|   0|  0|  29|          29|           1|
    |ret_V_1_fu_204_p2        |        or|   0|  0|  31|          31|           2|
    |ret_V_fu_178_p2          |        or|   0|  0|  31|          31|           1|
    |s_V_3_fu_222_p3          |    select|   0|  0|  31|           1|          31|
    |select_ln1031_fu_238_p3  |    select|   0|  0|  28|           1|          28|
    |r_V_1_fu_184_p2          |       shl|   0|  0|  96|          31|          31|
    |r_V_3_fu_210_p2          |       shl|   0|  0|  96|          31|          31|
    |ap_enable_pp0            |       xor|   0|  0|   2|           1|           2|
    +-------------------------+----------+----+---+----+------------+------------+
    |Total                    |          |   0|  0| 455|         231|         198|
    +-------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_1     |   9|          2|    5|         10|
    |i_fu_70                  |   9|          2|    5|         10|
    |q_V_fu_58                |   9|          2|   29|         58|
    |q_star_V_fu_62           |   9|          2|   28|         56|
    |s_V_fu_66                |   9|          2|   31|         62|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  63|         14|  100|        200|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |ap_CS_fsm                |   1|   0|    1|          0|
    |ap_done_reg              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |   1|   0|    1|          0|
    |i_fu_70                  |   5|   0|    5|          0|
    |q_V_fu_58                |  29|   0|   29|          0|
    |q_star_V_fu_62           |  28|   0|   29|          1|
    |s_V_fu_66                |  31|   0|   31|          0|
    |sub_ln91_reg_316         |   5|   0|    5|          0|
    +-------------------------+----+----+-----+-----------+
    |Total                    | 101|   0|  102|          1|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------+-----+-----+------------+---------------------------------------+--------------+
|     RTL Ports    | Dir | Bits|  Protocol  |             Source Object             |    C Type    |
+------------------+-----+-----+------------+---------------------------------------+--------------+
|ap_clk            |   in|    1|  ap_ctrl_hs|  fxp_sqrt_top_Pipeline_VITIS_LOOP_89_1|  return value|
|ap_rst            |   in|    1|  ap_ctrl_hs|  fxp_sqrt_top_Pipeline_VITIS_LOOP_89_1|  return value|
|ap_start          |   in|    1|  ap_ctrl_hs|  fxp_sqrt_top_Pipeline_VITIS_LOOP_89_1|  return value|
|ap_done           |  out|    1|  ap_ctrl_hs|  fxp_sqrt_top_Pipeline_VITIS_LOOP_89_1|  return value|
|ap_idle           |  out|    1|  ap_ctrl_hs|  fxp_sqrt_top_Pipeline_VITIS_LOOP_89_1|  return value|
|ap_ready          |  out|    1|  ap_ctrl_hs|  fxp_sqrt_top_Pipeline_VITIS_LOOP_89_1|  return value|
|zext_ln82         |   in|   28|     ap_none|                              zext_ln82|        scalar|
|s_V_1_out         |  out|   31|      ap_vld|                              s_V_1_out|       pointer|
|s_V_1_out_ap_vld  |  out|    1|      ap_vld|                              s_V_1_out|       pointer|
|q_V_1_out         |  out|   29|      ap_vld|                              q_V_1_out|       pointer|
|q_V_1_out_ap_vld  |  out|    1|      ap_vld|                              q_V_1_out|       pointer|
+------------------+-----+-----+------------+---------------------------------------+--------------+

