// Seed: 2407169789
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout wire id_4;
  output wire id_3;
  output wire id_2;
  assign module_1.id_1 = 0;
  output wire id_1;
  id_5 :
  assert property (@(posedge id_5) -1)
  else $signed(46);
  ;
  assign module_2.id_0 = 0;
endmodule
module module_1 (
    input wire id_0,
    input supply0 id_1,
    input wor id_2,
    input supply0 id_3,
    output supply0 id_4,
    output wor id_5
);
  wire id_7;
  ;
  module_0 modCall_1 (
      id_7,
      id_7,
      id_7,
      id_7
  );
endmodule
module module_2 (
    input supply0 id_0,
    output tri0 id_1,
    output wor id_2,
    output wor id_3,
    output supply1 id_4,
    input supply0 id_5,
    output supply0 id_6,
    input wire id_7,
    input tri id_8
);
  wire ["" : -1] id_10;
  module_0 modCall_1 (
      id_10,
      id_10,
      id_10,
      id_10
  );
endmodule
