// Seed: 484715069
module module_0 (
    output wor id_0,
    output tri0 id_1,
    input tri1 id_2,
    output supply0 id_3
    , id_8,
    input wire id_4,
    input wor id_5,
    output supply0 id_6
);
  wire id_9, id_10;
endmodule
module module_1 (
    output wor id_0,
    input supply0 id_1,
    input wand id_2
    , id_15,
    output wand id_3,
    output tri0 id_4,
    output tri0 id_5,
    output wor id_6,
    output tri0 id_7,
    output supply0 id_8,
    input tri id_9
    , id_16,
    output tri0 id_10,
    input supply0 id_11,
    input supply1 id_12,
    input supply0 id_13
);
  assign id_10 = 1'b0;
  supply0 id_17 = id_1;
  id_18(
      id_1
  ); module_0(
      id_4, id_17, id_9, id_4, id_2, id_13, id_4
  );
endmodule
