// Seed: 2534883444
module module_0 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  inout wire id_2;
  input wire id_1;
  wand id_4;
  assign id_4 = 1;
  id_5 :
  assert property (@(posedge 1) 1'b0)
  else begin
    $display(1, id_1, (id_2), id_4);
  end
  assign id_3 = id_2;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11
);
  inout wire id_11;
  output wire id_10;
  input wire id_9;
  inout wire id_8;
  input wire id_7;
  inout wire id_6;
  input wire id_5;
  output wire id_4;
  output wire id_3;
  input wire id_2;
  output wire id_1;
  wire id_12;
  module_0(
      id_11, id_11, id_8
  );
endmodule
