.comment from next-pnr
.device 5k
.io_tile 1 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 2 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 3 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000100000
000000000000000000
000000000000000000
000000000000000000

.io_tile 4 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000011000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 5 0
000000000000000010
000100000000000000
000010000000000000
000010110000000001
000000000000000010
000000000000110000
000000000000000100
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 6 0
000000000000000010
000100000000000000
000000000000000000
000000000000000001
000000000000111110
000000000000111000
000000000000000100
000000000000000000
000000000000000000
000000000000000000
000010000000000000
000001010000000000
000000000000000000
000000000000000000
000001010000000000
000000001000000000

.io_tile 7 0
000000000000000010
000100000000000000
000000000000000000
000000000000000001
000000000000100010
000000000000110000
001000000000000100
000000000000000000
000000000000000000
000000000000000000
000000011000110010
000000001000110000
000000000000000100
000000000000000001
000010000000000010
000010010000000000

.io_tile 8 0
000000000000000010
000100000000000000
000000000000000000
000000000000000001
000000000000100010
000000000000110000
000000000000000100
000000000000000000
000000000000000000
000000000000000000
000000011000000000
000000001000000000
000000000000000000
000000000000011000
000000000000000000
000000000000000000

.io_tile 9 0
000001111000000010
000100001000000000
000000000000000000
000000000000000001
000000000000110010
000000000000110000
001000000000000100
000000000000000000
000000000000000000
000000000000000000
000000000000000010
000000000000010000
000000000001000100
000000000000000001
000001010000000010
000000001000000000

.io_tile 10 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 11 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 12 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000100
000000000000001100
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000010000000000000
000010110000000000
000000000000000000
000000000000000000

.io_tile 13 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000001100
000000000000000100
001001111000000000
000000001000000000
010000000000000000
000100000000000000
100000000000000000
000000000000000000
000000000001100100
000000000000000001
000000000000000000
000000000000000000

.io_tile 14 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 15 0
000000000000000010
000100000000000000
000010000000000000
000000110000000001
000000000000000010
000000000000110000
000000000000000100
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 16 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000001000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 17 0
000010000000011010
000110110000000000
000000000000000000
000000000000000001
000000000000000010
000000000000010000
000000000000000100
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 18 0
000000000000000010
000100000000000000
000010111000000000
100010011000000001
000001011001000001
000000000001110000
001100000000000100
000000000000000000
000010000000000000
000001110000000000
000000000000001110
000000000000111000
000000000000000100
000000000000000001
000000000000000010
000000000000000000

.io_tile 19 0
000000000000000010
010100000000000000
010000000001100000
000000000000000001
000010000010010101
000000010011011100
001101111000000100
000000000000000000
000000000000000000
100100000000000000
000010000000000100
000000110000001100
000010000000000100
000000110000000001
000000000000000000
000000000000000000

.io_tile 20 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000100000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 21 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
001000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000100010
000001110000110000
000000000000000100
000000000000000001
000000000000000010
000000000000000000

.io_tile 22 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
001000111000000000
000000000000000000
000000000000000000
000000000000000000
000000000000010010
000000000000110000
000000000000000100
000000000000000001
000000000000000010
000000000000000000

.io_tile 23 0
100000000000000010
010100000000000000
000000111000000000
000000001000000001
000011111011110001
000011011001110000
001100000000000100
000000000000000000
100000000000000000
100100000000000000
000000000010001110
001000000001111000
000000000000000100
000011110000000001
000000111000000001
000000000000000000

.io_tile 24 0
000000000000000010
000100000000000000
000000000000000000
000000000000000001
000000000000100010
000000000000110000
001000000000000100
000000000000000000
000000000000000000
000000000000000000
000001110000110010
000000000000010000
000000000000000100
000011110000000001
000000000000000010
000000000000000000

.ipcon_tile 0 1
000000010000000111100011101001011110110000110000001000
000000010000000000100100000011100000110000110000000001
111000000000000111100000001001101010110000110010001000
100000000000000000000011100101110000110000110000000000
000000000000000111100111101011011100110000110000001000
000000000000000000100100001111110000110000110010000000
000000000000001111100000011011011100110000110010001000
000000000000000111100011101111010000110000110000000000
000000000000001111100111100111011100110000110000001000
000010000000001011000110001011000000110000110010000000
000000000000000111000111010111001110110000110010001000
000000000000001001100011110011100000110000110000000000
000000000010001111100010001001111010110000110000001000
000000000000001111000100000101010000110000110000000010
000000000000000111000111010111101010110000110000001000
000000000000000001000011110001000000110000110000000010

.logic_tile 1 1
000000000000000111000111101101111010000000100000000000
000000000000000000100110011011011001100000110010000000
000000000000000001000000001111001000111000000000000000
000000000000000000100011110101011100100000000000000100
000000000000000111100000001101111000111000000000000000
000000000000000000100000000111001010010000000010000000
000000000000000011100000001011001000011100000000000010
000000000001011011100011100101011001000100000000000000
000000000010000011100111000001000001111001110000000000
000000000000000111100000000000001001111001110000000100
000001000000000011100111101001011011000001000000000001
000010001110000000100011100011101010100001010000000000
000000000000000011100111000101111100100000010000000000
000000001000010000000100001001011111010100000010000000
000000000000100011100011101111101000100000000000000000
000000000000010000000100000101111101111000000000000010

.logic_tile 2 1
000000000000000000000000000001101110100000010000000000
000000000000000000000000000111101100010100000010000000
000000000000000001000011001111011010001001000000000000
000000000000000000100100001001001011000001010000000001
000000000000000000000000011001111010100000000001000000
000000000000000000000011111101111110110000100000000000
000000000000000011100011110000000000001111000000000000
000000000001000000100011110000001111001111000000000000
000000000000001000000000010111100000010110100000000000
000000000000000011000011100000000000010110100000000000
000000000000000000000000011111001101101000000000000100
000000000000000000000011111001011111100000010000000000
000000000000001011100010101001111000100000000000000000
000000000000000111100010001011101110110000100000000010
000000000000000000000000000111000000010110100000000000
000000100000000101000010000000100000010110100000000000

.logic_tile 3 1
000000000000001000000010100000000000000000001000000000
000000000000000111000100000000001100000000000000001000
000101000110000000000000000111000000000000001000000000
000010000000001101000000000000001110000000000000000000
000000000000000000000000000111001000111100001000000000
000000000000000000000000000000000000111100000000000000
000001000110001000000000000001100000000000001000000000
000010000000000001000000000000001110000000000000000000
000000000000000000000000000111001000111100001000000000
000000000000001001000000000000000000111100000000000000
000000000000000000000000000001000000000000001000000000
000010100001010000000010110000001001000000000000000000
000000000000000101000000000000001000111100001000000000
000000000000000011000000000000000000111100000000000000
000000000000000000000000001011111000001101100000000000
000000000000000000000000000101101001100100110000000000

.logic_tile 4 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000011100000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000011100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000000100010000000000000000000000000000000
000000000000000000000000000101101111100000000000000000
000000000000000000000000001111101101111000000010000000

.logic_tile 5 1
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000001000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000100000000000000000000000000000000000000000
000010000001010000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000001001100000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000

.ramb_tile 6 1
000000000100100000000000000000000000000000
000010000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000001000010100000000000000000000000000000
000010000000000000000000000000000000000000
000000000000100000000000000000000000000000
000000000001010000000000000000000000000000
000000000000000000000000000000000000000000
000000000000010000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000001000000000000000000000000000000000000
000000100000000000000000000000000000000000

.logic_tile 7 1
000000000100000000000111100000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000001001110001000000000000101111001000100110000000000
000000100000001111000000001001101100100000000001000000
000000000000000000000111100000000000000000000000000000
000000100000000000000100000000000000000000000000000000
000000000000001000000010001101101011100000010000000000
000000000000001111000000000011111010000101000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100001000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000001001011101000100110000000000
000000000000000000000000001111101011010000100000000000
000001001110000000000011100000000000000000000000000000
000010100000000000000100000000000000000000000000000000

.logic_tile 8 1
000000000000000000000000000000000000000000000000000000
000010100000010000000000000000000000000000000000000000
000001000000000011100011100000000000000000000000000000
000010100000000000100100000000000000000000000000000000
000000000010100111100111100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000010000001101001011010110000000000000
000100000000000000000000000001011001000101100000000000
000000000000000000000000000000000000000000000000000000
000010001000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000

.logic_tile 9 1
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000100000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 10 1
000000000000000000000000000000000000000000000000000000
000010100001001001000000000000000000000000000000000000
111000000000001000000000001001001111010101000000000000
100000000000001111000000001011001100111101000000000000
110000000000000111000000011000000000000000000100000000
110000000001000000000010000111000000000010000000000000
000000000000001000000000001001001110011100000000000000
000000000000000001000000000101001011011101010000000000
000001000100000000000000000000000000000000100100000000
000010000001010000000000000000001010000000000000000000
000001000000000001100110010000011000000100000100000000
000010000000000000000011010000000000000000000000000000
000000000000100001000011100000000000000000000000000000
000010100000010000000100000000000000000000000000000000
110000000000000001000000000000011100000100000100000000
100010100000000000100000000000010000000000000000000000

.logic_tile 11 1
000000001000000111000110001000000000000000000100000000
000000000000000000000011110101000000000010000000000000
111000000000000000000000000111100000000000000100000000
100000000000000000000000000000100000000001000000000000
110000000000001101100110110001011110011001110000000000
010000000000000111000011100111001111001001010000000000
000000000000000111100000000000000000000000100100000000
000000000001000000000000000000001101000000000000000000
000000000000000001100111110000000000000000000000000000
000000000000000000000111100000000000000000000000000000
000000000000000000000000000101001110101010000000000010
000000000000000000010000000011111011101011010001000000
000000000000001101100111010101001000100111010010000010
000000000001010001000110000101011111010010100011000001
110000000000001000000111000111001000110010110001000010
100000000000000101000100000111111111100010010011000000

.logic_tile 12 1
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
111000000000000000000000000111100000000000000100000000
100000000000000000000000000000000000000001000000000000
010000000000100000000010110101000000100000010000000000
110000000000010000000111110000101111100000010001000000
000001000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000110100000000000000000000000000000100100000000
000000000000010000000011110000001101000000000000000000
000000000000000000000000000000000001100000010000000000
000000000000000000000000001101001111010000100001000100
000000000000000000000111000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000111100000010000000000000000000000000000
100000000000000000000011010000000000000000000000000000

.logic_tile 13 1
000000000000000000000000000000000000000000100100000000
000000000000000000000000000000001100000000000001000010
111000000000000000000000000000011110000100000100000000
100000000000000000000000000000010000000000000011000000
110000001010000000000000000000000000000000000000000000
110000000001000000000000000000000000000000000000000000
000000000001001000010000000000000000000000000000000000
000000000000001011000000000000000000000000000000000000
000000000000001000000000000000000000000000000000000000
000000000000000011000000000000000000000000000000000000
000000000000000000000000000000000001000000100110000000
000000000000000000000000000000001010000000000000000010
000000000000000000000010000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
110000001110000000000111000000000000000000000000000000
100000000000000000000000000000000000000000000000000000

.logic_tile 14 1
000000001010100000000000000000000000000000000000000000
000000100000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000010100001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000100000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 1
000000001001000000000110000011100000000000001000000000
000000000000000000000010010000100000000000000000001000
111000000000000000000000000111100000000000001000000000
100000000000000000000000000000000000000000000000000000
010000000000000000000000010101001000000001011100000000
010000000000000000000010000011100000010100000000000000
000000000000101000000000000011001000001000010100000000
000000000010010001000000000000001001001000010000000000
000000000000001000000000001000001010000010000000000000
000000000000000011000000000111011111000001000000000001
000000001110000000000110011111111101100000010100000000
000000000000000000000010001011011010010011100000000000
000000000000000000000110000011101011000000000000000100
000000000000000000000000001111111110000000100000000100
110000000000000001100000001111101110010110100100000000
100000000000000000000000001011011011100001010000000100

.logic_tile 16 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000000000110100000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 1
000000000000000000000000011011101110101011110100000000
000000000000000000000011110001010000000011110010000011
111000000000001000000110000011011010100011110100100010
100000001110001001000000000000001011100011110001000100
010000001000000011100010100011101011001111110000000000
010000000001000000000110011101011101001101010000000000
000000000000000001100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001011000000000000011111000100011110100000001
000000000000100001000000000000011011100011110000000100
000000000000000001000000010101011101011011100000000000
000000000000000000100010001101011100010111100000000000
000000000000000001100000010000001011101000110100000000
000000000000000000000010001101011111010100110010000001
000000000000000000000011100111001101010010100000000000
000000000110100000000100001101001100110111110000000000

.logic_tile 18 1
000001000000100000000010100000000000000000000100000000
000010000000010000000100000111000000000010000000000000
111000000000000000000000010000001010000100000100000000
100000000000001101000011100000010000000000000000000000
110001000000100000000011100001011110010101010000000000
110010000000000111000100000011110000010110100000000000
000000000000000000000000001001100001011001100000000000
000000001010000000000000001011101111010110100001000000
000001001000001000000111101111100001010000100000000000
000010000001000001000000000001101110111001110000000000
000000000000000000000110010000000000000000000100000000
000000000000000000000011010101000000000010000000000000
000000001011010111000010001000000000000000000100000000
000010100000100000000000001011000000000010000010000000
110000000000000001100000000000000000000000100100000000
100000000000000000000010010000001101000000000000000000

.ramb_tile 19 1
000001000000000000000000000000000000000000
000000000000100000000000000000000000000000
000000000000000000000000000000000000000000
000000000001000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000100000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000010000000000000000000000000000000
000000000110010000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000010100001010000000000000000000000000000
000101000000000000000000000000000000000000
000110000000000000000000000000000000000000

.logic_tile 20 1
100000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
111000000000000000000000001011111010000001010010000000
100000000000000000000000000111100000010111110000000000
000000000100000000000000000000000000000000000000000000
000000000000000000000011110000000000000000000000000000
000000000001011001100000001000011100010011100000000000
000000000000100001000000000101001011100011010001000000
000000000000001000000000001000000000000000000100000000
000000000001000011000000000011000000000010000000000000
000000101110001000000000010111101100010011100000000000
000000001110000011000011010000101011010011100000000000
000000001000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001000000110000011000000000000000100000000
000000000000000111000000000000000000000001000000000000

.logic_tile 21 1
000000000000000000000110000000011100111100110000000000
000010100000000000000010010000001111111100110000000101
111000000000000101000110000000000000000000000000000000
100001000000000111100000000000000000000000000000000000
010000000000000000000010110111001100110001010000000000
010000000000000000000110000011101011110011110000000000
000000000000000000000000001011101100110110100100000000
000000000000000000000000000001101001110000000000000100
000000000000101011100111011111011000010101000000000000
000000000000011111000011010001011101000011000000000000
000000001010000101000000010000000000000000000000000000
000000000000000000100010000000000000000000000000000000
000000000000000000000010110011001100000001110000000000
000000000000001111000111000000101100000001110000000000
110010100001011101000000000011000001110110110100000000
110001000000100001100000001101001110101001010000000001

.logic_tile 22 1
000001000000000000000000000000000000000000000000000000
000010000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001001010000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010101100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000100000000000000000000000000000000000000000
000010000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 1
000001000000000111000011100001000000100000010000000000
000010000000000000000100000000101110100000010000000001
000000000000100000000011100000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000101000000000000000000000101101100101000010000000000
000000000000000000000010010011101101000100000001000000
000000000100001000000000001011001100111000000000000001
000000000110000111000011100101101011010000000000000000
000000000000000111100000010000000000000000000000000000
000000001100001001000011010000000000000000000000000000
000001000000000000000011101011001101011100000000000100
000010100000000000000100001111101001001000000000000000
000000000000010111100000000001001110101000000000000001
000000000000100001100000000000100000101000000000000000
000000000000000000000000010011001101000001000000000000
000000000000000000000011010001011101101001000001000000

.logic_tile 24 1
000001000110000111100010001000001010111101010000000000
000000000000000001100110001001000000111110100000000001
000000000000000111100111111001001010100000010001000000
000000000000000000100110100001011110010000010000000000
000000000000001000000110100011101111011100000000000000
000000000000000101000100001101001010000100000000000100
000000000000000001000000000101011100110000010000000000
000000000000000000100000000001101110010000000001000000
000000000000000000000010000111001000101000010000000000
000000000001000001000100000011011011001000000001000000
000000000000000001000000000101001001100000010000000001
000000000000001001100010010111111001010100000000000000
000000000000001000000010000111101111000100000000000100
000000000000011011000100001101101101011100000000000000
000000000000000000000000000101001110000000100000000000
000000000000000000000010011011111110100000110001000000

.ipcon_tile 25 1
000000010000101111000011100001001010110000110000001000
000000010000000111000111110001000000110000110001000000
111000000000001111100000001011101110110000110000001000
100000000000000111100000001111000000110000110001000000
000001000000001000000011101111111100110000110000001000
000010000000000111000100000111000000110000110001000000
000000000000001111100000010011101110110000110000001000
000000000000000111000011111011110000110000110000100000
000000000000000000000111101111011010110000110000001000
000000000001001111000100000101010000110000110000100000
000000001110001111100111111001011110110000110000001100
000000000000001111000011101011110000110000110000000000
000000000000000111100111100001101000110000110010001000
000000000000000111100100001101010000110000110000000000
000001000000000111100111111011011000110000110000001100
000010100000000111000011110101000000110000110000000000

.ipcon_tile 0 2
000000000000000111000111111011101000110000110010001000
000000000000000000100011100101110000110000110000000000
111000000000000111100011101011101000110000110000001000
100000001100000000000110010111010000110000110001000000
000000000000000111000010000001111100110000110000001000
000000000000000000000100000111100000110000110010000000
000000000000000011000000000011101010110000110010001000
000000000000000000100000001011100000110000110000000000
000000000000001111000111101111101110110000110000001000
000000000000001111000000001111110000110000110010000000
000000000000000011100010000011011000110000110000001000
000000000000001001000010010001010000110000110000000010
000000000001000111100010010011011000110000110000001001
000000000000001001000011001111000000110000110000000000
000000000000000001000111100111101010110000110010001000
000000000000001001100110010111010000110000110000000000

.logic_tile 1 2
000000000000000000000000010101111111000100000010000000
000000000000000000000011000111101010101100000000000000
000000000000000000000000000000000001001111000000000000
000000000000000000000010010000001100001111000000000000
000000000000000000000000001000000000010110100000000000
000000000000000000000000000111000000101001010000000000
000000000000100111100111101111011111101001000000000010
000000000000010000100011110111111011010000000000000000
000000000000000000000000011000000000010110100000000000
000000000000000000000011001101000000101001010000000000
000000000000000011100000001011001001000000100000000001
000000000000000000100000001101111110010000110000000000
000000100000000011100111101000000000010110100000000000
000000000000000000110000001001000000101001010000000000
000000000110000001000111000000000000000000000000000000
000000000000000001000000000000000000000000000000000000

.logic_tile 2 2
000010100000000000000000000101000000000000001000000000
000001000000000000000000000000000000000000000000001000
000000000000000000000010100101000000000000001000000000
000000000000000101000000000000100000000000000000000000
000000000000001000000010100011100001000000001000000000
000000000000001111000000000000101000000000000000000000
000000000000000000000000000000000001000000001000000000
000000000000000000000000000000001001000000000000000000
000000000000100000000000000000000001000000001000000000
000010000001010000000000000000001111000000000000000000
000100000000001000000010010000001001111100001000000000
000000000000000101000010100000001101111100000000000000
000000000000000000000000001000001001011100000000000010
000000001100000000000000000111001100101100000011100011
000001000000100101100110000000011100000011110000000000
000000100001000000000000000000010000000011110000000000

.logic_tile 3 2
000000000000000000000000010000000001000000001000000000
000000000000000000000010000000001100000000000000001000
111000000001000001100011100111000001000000001000000000
100000100000000000000010100000101101000000000000000000
000000000000000000000111101101101001011101000000000000
000000000000000000000110101011101001100010110000000000
000100000000001101100010111101011010010111110100000000
000100000000000111000010100011110000000001010000000000
000001000000000000000110001000011010010011100101000000
000010101000000000000000001111001011100011010000000000
000000000000001001000110111111011100000010000000000010
000000000000000001000110000111011101000000000000000000
000000000001010101100110000000011000010011100100000000
000000000000100000000000001001011011100011010000000000
000000000000000000000110000101111101110101010000000000
000000000000000101000000001101001000111100000000000000

.logic_tile 4 2
000000100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
111000000000100000000000001101011101100110100110000000
100000000001000000000000001111011010100101010000000000
010000000000000001100010100000000000000000000000000000
110000000000000000000100000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000000000001101000000000000000000000000000000000000
000000000000100000000000000000011010000011110000000000
000000000000010000000000000000000000000011110001000000
000000000110000000000000000000000000000000000000000000
000010100000000000000011110000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000000000001000000000010010000000000000000000000000000

.logic_tile 5 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000001100110000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 6 2
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001110000000000000000000000000000000
000000000000000000000000000000000000000000
000001001010000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000100000000000000000000000000000000
000010000000010000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 7 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 8 2
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000001110100000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000

.logic_tile 9 2
000000000100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001100100000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 10 2
000000000000001000000000000011000000000000000100000000
000000000000000001000000000000000000000001000000000000
111000000000000000000000001001001111011100100000000000
100000000000000000000000000011001111101100100000000000
110000000000000000000000000000000000000000000000000000
010000001110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000011110000000000000000000000000000
000001000110000111100000000000000000000000000000000000
000010000000000000000011110000000000000000000000000000
000000000000000001100000000000000001000000100100000000
000000000000000000000000000000001011000000000000000000
000000000000000111100000000000000000000000000000000000
000000100001000000100000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
100000000000000000000010000000000000000000000000000000

.logic_tile 11 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
111000000000001000000000000000000000000000000000000000
100000000000000111000000000000000000000000000000000000
110000000000000101100000000000000000000000000000000000
010000001101010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000011100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000011110000000000000000000000000000
000000000000000000000000001101011001100010010000000010
000000000000000000000000001111001011101011010001000001
000000000000100000000000000111000000000000000100000000
000000000001000000000010000000100000000001000000000000
110000000000000000000000010000000000000000000000000000
100000000000000000000010000000000000000000000000000000

.logic_tile 12 2
000000000000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000001110000000000010010000000000000000000000000000
000000000001010000000111110000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000011000011001100011110000000000
000000000000000000000011011001011011010011110010000100
000000000110000000000111001001101100111110100010000000
000000000000000000000000001001110000101001010000000011
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 13 2
000000000110000000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
111100000000000000000000000000000000000000000000000000
100000000000010000000000000000000000000000000000000000
010101000000000000000011100000000001000000100100000000
110010100000000000000100000000001100000000000011000000
000000001110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000001000000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000

.logic_tile 14 2
000001000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010101000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 2
000000000000100000000110000000001110000100000100000000
000000000000010000000000000000010000000000000000000000
111000000000000000000110010000001100000100000100000000
100000000000000000000010000000000000000000000000000010
110000000000000001100000000000011000000100000100000001
110000000000000001000000000000010000000000000000000000
000000000000000000000000000000000000000000100100000010
000000000000100000000000000000001010000000000000000000
000000000000001000000000000000000001000000100100000100
000000000000000001000000000000001001000000000000000000
000010100000000001100000000000000000000000100100000000
000000000000000000000000000000001001000000000000100000
000000000000000000000111010000000000000000000100000001
000000000000000000000010000101000000000010000000000000
110000000000000000000000000000000001000000100100000000
100000000000000000000000000000001100000000000000000010

.logic_tile 16 2
000000000110000000000011100000000000000000100100000000
000000000000001001000000000000001100000000000000100000
111000100000000000000011100011100000000000000100000000
100000000000000000000000000000000000000001000000000000
010000000000000111100111100001000000000000000100000001
110000000001000000000100000000100000000001000000000000
000000000000000000000111100000001010000100000100000000
000000000000000000000000000000000000000000000000000000
000000000000101000000000000000000000000000000000000000
000000000000001011000000000000000000000000000000000000
000000100000101000000000000000000000000000000000000000
000001000001010111000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
110010100000000000000000001001011010101011110000000000
100001000000000000000000001001010000000011110010000000

.logic_tile 17 2
000000000000000000000000010101101011110110100100000010
000000000000000101000011100000001001110110100010000100
111010000000000111100000001011001110111110100000000000
100001000000000101100010100001110000010110100001100000
010000000000000101000000001011000001110110110100000000
010000000000001001000000000101001111101001010011000000
000000000000001001100000010111000000101001010100000010
000000000000000001000010000111001100011001100000100001
000000000110001101000000001011001010010110000000000000
000000000001000001000011110001001010111111010000000000
000000000000000000000000000011001010010111110000000000
000000000000000000000000000101001100100010110000000000
000001000000000111000111000101001101010110000000000000
000010000000001111100100000001001000111111010000000000
000100000000000000000110000011000001101111010100000000
000100000000000000000000000011001011001111000010000001

.logic_tile 18 2
100000000000000001100000000000000000000000000000000000
000000000000000000000010010000000000000000000000000000
111000100000010101000000001001000000101001010000000000
100000000001100000100000000001100000000000000000000000
000001000001010101000000000001000000000000000100000000
000010000000100000000010110000000000000001000000000000
000000000000000001100000000011111010010111110000000000
000000000000000000000000001101100000000001010000000000
000000000000000000000000010001000001010110100000000000
000000000000000000000010001011001101100110010000000000
000000100000000000000011100000000000000000000100000000
000000000010000000000111101101000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000001101000001101001010010000000
000000000000001111000000001011001110011001100000100000

.ramt_tile 19 2
000000000110000000000000000000000000000000
000000000000000000000000000000000000000000
000001001010000000000000000000000000000000
000010000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000100000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000100000000000000000000000000000000000
000010000000000000000000000000000000000000
000001000000000000000000000000000000000000
000010000000000000000000000000000000000000
000000000010000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 2
000000000000100001000110001101001110101001000100000000
000000000001010111000011110011001010101110000000000000
111000000000000001100110000111111011001110100000000000
100000000000000000000000000101101101110001010000000000
010000000110001001100111100101101000010000000000000000
010010000001000001000100000000111000010000000000000110
000000001100000101000111111011011110000000000000000000
000001000000000000100110001001010000000001010000000000
000000000000000001000000011001011000111100000000000000
000000100000001001100011001011100000111101010000100000
000000001100000000000011100001000000010110100010000000
000000000000000001000010010011000000111111110000000000
000000000000001000000000001001001110000000010000000000
000000000000011011000000000101001011010110100000000000
110000000000000001100110110011011011000100000000000000
110000000000000000000011000000111111000100000000000000

.logic_tile 21 2
000001000000001000000010100011100000000000001000000000
000010000000000101000000000000101000000000000000001000
000000000000001101000000000000001000111100001000000000
000001000000001011100000000000001110111100000000000000
000000001010000101100010100001000000000000001000000000
000000000001010000000100000000101100000000000000000000
000010100000001001100010101101101000011110111000000000
000001001000000001000000000011101110010010000000000000
000000000000000000000110001111001000001110010000000000
000000001100000111000000000111001011011011000000000000
000000000000000101000110001111011000001100000000000000
000000000000000000100000000011001001011000000000000000
000000100000000001100000000101101101100000000000000000
000001000000000111000000000101011010000000000000000000
000000000010000101000000001101100000000000000000000001
000000000000000000100000000001100000010110100000000100

.logic_tile 22 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 2
000000000000000001000000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000000000000111000000000000000000000000000000000000
000000001010001001000011100000000000000000000000000000
000000001001110111100000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000111100010001011011010000000010001000000
000000000000000000000100000001001110000110100000000000
000011000000100000000010001001011000011100000000000100
000011000000011001000010000111001101000100000000000000
000000000000000000000000001101011000000001000000000000
000000000000000000000000000001001110010010100000000100
000000000000001000000010001001101111101000010000000000
000000000000001111000000001101001111000000010001000000
000000000000000111100010000111011000101000000000000000
000000000000000000000000001011111110011000000000000100

.ipcon_tile 25 2
000000000000001111000111100001011010110000110000001000
000000000000001111000100000001000000110000110000100000
111000000000001000000000001111111010110000110000001000
100000000000001011000011111011000000110000110001000000
000001001000001111100011101001001110110000110010001000
000100001100001101100100001001110000110000110000000000
000000000000000111100000001011101110110000110000001000
000000000000001111100011011111010000110000110000100000
000000000000000111000011100011011100110000110010001000
000010000000000000000011101101000000110000110000000000
000000000000000011100011000011011110110000110000001000
000000000000000111000111100101110000110000110000100000
000000000000000000000111111101101110110000110010001000
000000000000000111000111000001100000110000110000000000
000000000000000011100111010011101010110000110010001000
000000000000000000100111111011100000110000110000000000

.ipcon_tile 0 3
000000000000000000000000000111111110110000110000001000
000000000000000000000011111001010000110000110000000010
000000000000000000000010000101101010110000110000001000
000000000000001001000100001101010000110000110000000010
000000000000000000000010001011101100110000110000001000
000000000010000001000111111101010000110000110000000010
000000000000000011000010001011101110110000110010001000
000000000000000000100100001001000000110000110000000000
000000000001001111000010000101011100110000110010001000
000000001000001111000110011001010000110000110000000000
000000000000001001000111000011011000110000110000001000
000000000000001011100000001101000000110000110000000010
000000000000000001000000001011001110110000110000001000
000000000000000000100011111101010000110000110000000010
000000000000000001000000011111101100110000110000001000
000000000000001001100011101001010000110000110000000010

.logic_tile 1 3
000000000001011101000010000101100001000000001000000000
000000000000000111000110100000001010000000000000001000
000000000000000000000000000111100001000000001000000000
000000000000000101000010100000101100000000000000000000
000000001110000000000000010001000001000000001000000000
000000000000000000000011100000101001000000000000000000
000000000000001111000000000111000000000000001000000000
000010100000011111000000000000001011000000000000000000
000010000000000000000000000111000000000000001000000000
000000000000000000000000000000101001000000000000000000
000000000000000111100000000111000000000000001000000000
000000000000000000100000000000101000000000000000000000
000000000000000001000010000111100000000000001000000000
000000000000001001000110010000101000000000000000000000
000000000000000000000011110001100000000000001000000000
000000000000000000000111110000001110000000000000000000

.logic_tile 2 3
000010001100000111000000010011100001000000001000000000
000001000000000000000011100000001101000000000000001000
000000000000100000000000000011100000000000001000000000
000000000100010000000000000000001010000000000000000000
000000000001001000000000000111100001000000001000000000
000000000000000111000000000000101011000000000000000000
000000000000000000000111000111000000000000001000000000
000000000000000000000100000000001000000000000000000000
000000000001100001100000000111000000000000001000000000
000000000000000111100011100000101101000000000000000000
000100000000100001000000010111000000000000001000000000
000000000001001001000010100000101100000000000000000000
000001100010001101100011110111000000000000001000000000
000010100000000101000010010000001001000000000000000000
000000000000101000000000010011000001000000001000000000
000000000001011001000010010000001110000000000000000000

.logic_tile 3 3
000000000101000000000000000011000000010110100000000000
000000000000000111000010010000100000010110100001000000
111000000000000001100000000111100000010110100000000000
100000000000000000000000000000000000010110100001000000
110000000001110000000000000111100000010110100000000000
110010000001110000000000000000000000010110100010000100
000000000000001000000011101111101111000000100000000000
000000000000000001000010001101101111010000110000000100
000001000000000000010111100101111111011100000000000000
000010100000000000000010011001111110001000000000000000
000000000110000001000000001011101101000010000000000000
000000000000000001100000000011011111001011000000000000
000100000000000011100111100011100000010110100000000000
000000001010010000000100000000000000010110100001000000
000000000000000001000110011001011011000011110100000001
000000000000000101000010010101011000001011110010000101

.logic_tile 4 3
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
111000000000000111000010101101101011110011110000100000
100000000001001101000100000111011011110010100000000000
110000000000000000000111100000000000000000000000000000
110000000000000000000100000000000000000000000000000000
000000000000000101000110110101000000101111010000000010
000000100000000000100010000000101111101111010000000000
000000000000000000000000001111000001011111100100000000
000000000000000000000000001111101100001001000000100000
000001001010001000000000001001101011010100000000000000
000000100000000001000000000001011110011000000000000000
000000000000000000000110001111111000010111110000000000
000000000000000000000011101101010000000001010000000000
000000000000000011100010001101011111000001010000000000
000000000111010011100100000111101001001001000000000000

.logic_tile 5 3
000000000000000001000000000000011100000100000110000000
000000000000000000100000000000010000000000000010000001
111000000001010000000011100011100000000000000100000010
100000000000100000000000000000000000000001000010000101
110000001000000000000000001001101101010111100000000000
010000000000000000000000000101111110001011100000000000
000000000000000101100000000000000000000000100110000001
000000000000000000100000000000001000000000000010000000
000000000000000000000111101001101110010011110101000001
000000000000000000000011100101111111000011110000000001
000000001010000000000111000000011110000100000100000000
000000000000000001000100000000000000000000000010000101
000000000000000111000011110000000000000000000000000000
000000000000000000100110000000000000000000000000000000
000000000000100001000000000000001111011110100100000000
000000000001010000000000001111001001101101010010000001

.ramb_tile 6 3
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000010101000000000000000000000000000000000
000000000000100000000000000000000000000000
000000000000000000000000000000000000000000
000000001000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000100000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000001010000000000000000000000000000

.logic_tile 7 3
000000000000001000000000000000000000000000000000000000
000000000000001111000000000000000000000000000000000000
111000000000000000000011100000000000000000000000000000
100000000000000000000100000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000100100000000000000001100000000000000100000001
000000000000010000000000000000100000000001000000000100
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010000000000000000000000100000001
000000000000000000000000000001000000000010000010000100
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000

.logic_tile 8 3
000000001010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 9 3
000000000110000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000

.logic_tile 10 3
000000001000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 11 3
000000000000000000000000000000000001000000001000000000
000000000000000000000000000000001111000000000000001000
111000001010000001100000000111000000000000001000000000
100000000000000000000000000000000000000000000000000000
000000000000000000000000000111001000001100111100000000
000000000000000000000000000000100000110011000000000000
000000000000001000000110000111001000001100111100000000
000000000000000001000000000000100000110011000000000000
000000000000000000000000000101101000001100111100000000
000000000000000000000000000000000000110011000000000000
000000000000000000000000010000001001001100111100000000
000000000000000000000010000000001000110011000000000000
000000000001110101100110010000001001001100111100000000
000000000000010000000010000000001101110011000000000000
010000000000000000000110100101101000001100111100000000
000000000000000000000000000000100000110011000000000000

.logic_tile 12 3
000000000000000000000110100000000001001111000000000000
000000000000000000000000000000001011001111000000000001
111000000000100000000110000000001011001100110100000000
100000000000000000000000000000001001110011000000000000
000010100000000001100000010101100000010110100000000000
000000000000000000000010100000100000010110100000000100
000000000000001000000110110000000000010110100000000000
000000000000000101000010101101000000101001010000000100
000000000000000000000000000000001000000011110000000000
000000101110000000000000000000010000000011110000000001
000000000000000001100000000000000001001111000000000000
000000000000000000000000000000001001001111000000000100
000000000000000000000000000000011010000011110000000000
000000000000000000000000000000000000000011110000000001
010000000000000000000000000000000001000000100100000000
000000000000000000000000000000001100000000000000000000

.logic_tile 13 3
000010100010000000000111101000000000010110100000000000
000001100001010000000100000001000000101001010000000100
111000000000000000000000001000000000010110100000000000
100000000000001101000000001101000000101001010000000100
110000001100000000000010100000000000010110100000000000
110000100000000000000110111101000000101001010000100000
000000000000000000000010100101100000010110100000000000
000000000000000000000110110000100000010110100000100000
000000000000000000000000000000000001000000100100000101
000000001110000000000000000000001110000000000010000100
000000000000100000000000000000000000000000100100000100
000000000001000000000000000000001110000000000000000001
000000001000000000000011100000001010000011110000000000
000010100000000001000100000000010000000011110000100000
110000000000010011100000000000000000000000000100000110
100000000000100000000000001001000000000010000000000001

.logic_tile 14 3
000000000100000000000000001000000000000000000110000000
000000001100000000000010001101000000000010000000000101
111000000000001000000111100000000000000000000000000000
100000000000001111000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000001110000000000111100111100000000000000110000000
000000000000100000000100000000000000000001000000100001
000000000000000000000000000000000000001111000000000100
000000000000000000000000000000001110001111000000000000
000000001110000000000000000000000001000000100110000000
000000000000000000000000000000001001000000000000000100
000000000000000101000000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
110000000000000001000000000001100000000000000100000101
100000000000000000000000000000000000000001000000000000

.logic_tile 15 3
000000000000001111000011100101100000000110000000100000
000000000000000001000100000000001110000110000000000000
111010100000001000000000000001101111011110100000000000
100001000000001011000000001001001011101110100000000000
110001000000000001100000000000000000000000000000000000
110000000000000101000000000000000000000000000000000000
000001000000001000000000010000000000000000000100000000
000010100001010011000011000101000000000010000010000000
000000000000000000000000001001011110010110110000000000
000000000000000000000000000011011010110110110000000010
000000000000000000000000000000000000000000000000000000
000000000000001111000000000000000000000000000000000000
000000000000000001000111000101100000000000000000000000
000000000000000000000100000111100000010110100000000000
110000000000000000000000010001011000010111110000000000
100000000000100000000010000001000000101001010000100000

.logic_tile 16 3
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
111000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
000000000000101000000000000000000000000000000000000000
000000000001000111000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000000000000000000000000101000000000000000100000000
000000000100000000000000000000000000000001000000000000
000000000001000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000

.logic_tile 17 3
000000000000100111000110010000000000000000000000000000
000000000001010000000011100000000000000000000000000000
111000000000000000000000000000000000000000000000000000
100001000000000000000000000000000000000000000000000000
010000001110100111000111100001001100110100110001100000
010000000001010000000000000000011101110100110000000000
000000000000000000000000000000001010000100000100000000
000100000000100000000000000000010000000000000000000000
000001000000000001100110000000000000000000000000000000
000010100000000000100110100000000000000000000000000000
000000000100000000000000010011011100111001010010000100
000000001010100000000010100011111000111111010000000000
000000000110000000000110100000001000101100010000000100
000010100001010000000000001111011010011100100010000000
110010100000000000000000000000000000000000000000000000
100001000000000000000000000000000000000000000000000000

.logic_tile 18 3
000000001000000000000000000011100000000000000100000000
000000000000000000000000000000100000000001000001000000
111000000000000001100011101001100000000110000010100001
100000000000000111000010110101101010000000000000000001
110000000000000101000000000001100001100000010000000000
010000000000001101100000000000001101100000010000000000
000010000000000111100111100001100000000000000100000000
000000001010001101000000000000000000000001001010000000
000000000000000001100000001001111110001001010000000000
000000000000000000000011100111011010001010100000100100
000000000000000000000010000000000001100000010000000000
000000000000000000000111110101001001010000100000000000
000000000000000000000000000001101100101000000000000000
000000000000000000000000000000100000101000000000000000
010010000000000111000000001101101011000000010000000000
110000000000000000100010001111101000101001110010000010

.ramb_tile 19 3
000000000010000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000100000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001010000000000000000000000000000000
000010000000000000000000000000000000000000
000001000000000000000000000000000000000000
000010000000000000000000000000000000000000

.logic_tile 20 3
000000000100000101000110000001011110110100000000100000
000000000001000101100010111001001101010100000000000000
111000000000001111000110011101011101000011110000000000
100000000000001111000110011001111100110011000000000010
110000000111110000000111101111111011101000010000100000
110000000000010000000110110011011011101000000000000000
000000000000001101000111011001011000010000000000000000
000000000000000111000110000001001111000000000000000000
000000000000000001100000011001001100010110100000000000
000000000000000000000011111001101110001001010000000000
000001000000001001100000001000000001000110000110000100
000000100000001011000010001111001100001001000000000001
000000000010000101100110111000001011001000000000000000
000000000000000000000110100001011011000100000000000000
010000000000000000000000001000011011111000000000000000
110000000000000101000011110101011100110100000000000000

.logic_tile 21 3
000001000000100000000000000101100000000000001000000000
000010001111010000000011110000101011000000000000001000
111001000000001101100110111111101001011110111000100000
100000100000000111000011010001101100010010000000000000
010000000000000000000011101011101000001110010000000000
010000000000000000000011100101001111011011000000000000
000000000000000101100010111011100001111111110100000000
000000000000100101000111011111001101011111100000000000
000000000000000000000110011101011001110000110000000000
000000000000000000000010001111101110110000010000000000
000000000000000011100110000001101110000010100000000000
000000001000001101000000000111110000000000000000100000
000000000000001000000110001011011001101100000000000000
000000000000001001000000001111111110000000000000000000
010000100001000001100010011101101101111000100000000000
010000000000000000000010000101111001111110100000000000

.logic_tile 22 3
000000001000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 3
000000001010000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 3
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000100000000000000000000000000000000000000000
000010101101000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001001010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ipcon_tile 25 3
000000000000001011100011101011001000110000110000101000
000000000100001111100100001001110000110000110000000000
000000000000000000000000011101101110110000110000101000
000000000000000000000011101101100000110000110000000000
000001000000001011100000000111101110110000110010001000
000010000110001111100000000001110000110000110000000000
000010000000000000000111110111111110110000110000101000
000000000000000000000111100101010000110000110000000000
000000000000001111000011101001001100110000110000001000
000000000000001011100000001001000000110000110000100000
000000000000000000000111001101001100110000110000001000
000000000000001011000111011101000000110000110000100000
000000000000000011100000010011111110110000110000001000
000000000000000000100011010001100000110000110000100000
000000000000001111100111010011111100110000110000001000
000000000000000111100011010101100000110000110000100000

.ipcon_tile 0 4
000000000000000000000011100000011010110000110000001000
000000000000000000000000000000010000110000110000100000
000000000000000000000000000000011000110000110000001001
000000000000000000000010010000010000110000110000000000
000000000001000000000011100000011010110000110000001000
000000000000000000000000000000010000110000110010000000
000000000000000000000000000000011000110000110000001000
000000000000000000000010010000010000110000110000000010
000000010000000000000000000000001000110000110000001000
000000010000100000000000000000010000110000110000000010
000000010000000000000000000000001010110000110000001000
000000010000000000000000000000010000110000110000000010
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000100000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000010

.logic_tile 1 4
000000000000000000000000000101100001000000001000000000
000000001000000000000011110000101110000000000000010000
000000000000001000000000010101000000000000001000000000
000000000000001111000011100000001010000000000000000000
000000000100001011000111110111100001000000001000000000
000001000000001111100011100000101001000000000000000000
000000000000011000000000010011100000000000001000000000
000000000000100111000011110000001011000000000000000000
000000010000000000000111000011100001000000001000000000
000001010000100000000000000000001101000000000000000000
000000010000001111100010000001000000000000001000000000
000000010000001011100110010000101101000000000000000000
000000010000100000000000000101100000000000001000000000
000000010000000000000000000000001011000000000000000000
000000010000000111000000010001100001000000001000000000
000000010000000000100011110000001101000000000000000000

.logic_tile 2 4
000000001111000000000000000011100001000000001000000000
000000000000100001000011010000101111000000000000010000
000010100000010000000000000001000001000000001000000000
000001000000100000000000000000101110000000000000000000
000000000000000000000011100011000000000000001000000000
000000001010000000000100000000101011000000000000000000
000000000000000000000000000111000000000000001000000000
000000000000000000000000000000101100000000000000000000
000000010000000101100110100111000001000000001000000000
000001010000000000000011100000001110000000000000000000
000010110000100101100110100001000001000000001000000000
000001010000010000000000000000001100000000000000000000
000001010000001001000010010111000000000000001000000000
000010110000000101100110100000101110000000000000000000
000000010000001001000010010011000001000000001000000000
000000010001010101100010100000101111000000000000000000

.logic_tile 3 4
000010000010100000000000000000000001001111000010000000
000000000000000000000000000000001110001111000000000000
000000000000000000000000000000001100000011110000000000
000000000000000000000000000000010000000011110001000000
000000000001000001000000000000000001001111000000000000
000000000000100000100000000000001100001111000001000000
000000000000100000000000000000000000010110100000000000
000000000001011001000000001111000000101001010001000000
000000010010100000000000000000000000001111000000000000
000001010001000000000010100000001010001111000001000000
000000010000000101010111000000000001001111000010000000
000000010000001001000100000000001010001111000000000000
000001010000000000000000010011100000010110100000000000
000000011010000000000011010000100000010110100001000000
000000010000000001000000001000000000010110100000000000
000000010000000000100000000011000000101001010001000000

.logic_tile 4 4
000000000000001001000011101001001101001000000000000000
000000000100001011000110110101011001001001010000000000
111001000000001101000010100101111000100000010000000000
100010000000000011000010111011111000101000010000000000
110001000000000111000110011011111011010100000000000000
110000001010000111000011110011011000100100000000000000
000000000000000101010111100011111010101000000000000000
000000000000000000100010010001011101011100000000000000
000000010001001000010011000101011000010110110110000100
000000010000100001000000000000011011010110110011000001
000000010000100001100000001101001100010110100110000001
000000010000011101000000001111001011010110110000000101
000000010000000001100011100001001100010110000000000000
000000011110000000000000000001011001000010000000000000
000000010000000000000000011111000000001111000110000000
000000010000000000000010000001001001101111010000100101

.logic_tile 5 4
000000000000001000000000000111101101000110100000000000
000000000000000001000000000011101010001111110000000000
111000001010000000000000000011101110010110100100000000
100000000000000000000000000011111110011110100010000000
010000000000000000000111100011000000001111000110000000
110000000010000000000100000011101000101111010000100000
000001000000001011100000001001001100010111100100000000
000010000000000001100010000011001100010110100010000000
000000010000101111100010000111001101000110100000000000
000000010000000111000000000011101110001111110000000000
000100010000100001000000010111101101001111010100000001
000010110001000000110010000000001010001111010010000000
000000010000001000000010010101101101000110100000000000
000000011110000111000011000011101111001111110000000000
000000010000000011100010000011111110011110100110000000
000000010000000000000111100000111110011110100001100010

.ramt_tile 6 4
000000000000100000000000000000000000000000
000000001010000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000110000000000000000000000000000000
000000000000000000000000000000000000000000
000001000000000000010000000000000000000000
000000100000000000000000000000000000000000
000010110001000000000000000000000000000000
000000010001110000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000011101010000000000000000000000000000
000000010001000000000000000000000000000000
000000010000000000000000000000000000000000
000001010000000000000000000000000000000000

.logic_tile 7 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
111000000000000000000000000000000001000000100100000000
100000000000001111000000000000001100000000000010100000
110000000110000000000111100000000000000000000000000000
010000000000000001000010110000000000000000000000000000
000000000000000000000111100101101011000110100000000000
000000000000000001000000000101111100001111110000000000
000000010000000000000010001011000000001111000110000000
000000010000000000000010001101101111011111100011000000
000000010000000011100000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000100111000110001101101100001111000110000001
000000010000010000000000000001011111001111100000100000
000000010000000000000000000111000000001111000100000000
000000010000000000000000001011001011101111010010100100

.logic_tile 8 4
000001100000000000000000000000000000000000000000000000
000011000000000000000000000000000000000000000000000000
111000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
010000001010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000110000000000000000010011100000000000000110000101
000000010000000000000011010000000000000001000011000000
000000010000000111100000000000000000000000000000000000
000010110000000000100000000000000000000000000000000000
000000010001100000000000000000000000000000000000000000
000000011000110000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 9 4
000000000110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001000100000000000000000000000000000000000000000
000000001010010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000110000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000001010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000100000000000000000000000000000000000000000
000000010000010000000000000000000000000000000000000000

.logic_tile 10 4
000000000110000000000011100000000001001111000000000001
000000100000000000000100000000001010001111000000000000
111000000000000000000000000000000000000000000000000000
100000000010000000000000000000000000000000000000000000
110010000000000000000000000000000001000000100110000000
010001100000000000000000000000001110000000000010100001
000000000000001001100000000000000000000000000000000000
000000001000000111100000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000010000000000000000000000000000000
000000010000000000000000000000000001000000100110000000
000000010000000000000000000000001010000000000010000100
000000010000000000000000000000000000000000000000000000
000000010001000000000000000000000000000000000000000000
110000010000000111100000000000000000000000100100000001
100000010000000000100000000000001001000000000000000111

.logic_tile 11 4
000000000000010000000000000101001000001100111100000000
000000000001100000000000000000000000110011000000010000
111000000000000000000110000101001000001100111100000000
100000000000000000000000000000000000110011000000000000
000000000000001001100000010101001000001100111100000000
000000000000000001000010000000100000110011000000000000
000000000000000000000000000000001000001100111100000000
000000000000000000000000000000001101110011000000000000
000000010000010000000110000111101000001100111100000000
000000010000100000000000000000000000110011000000000000
000000010000000001100000010000001001001100111100000000
000000010000000000000010000000001100110011000000000000
000000010000000000000000000000001001001100111100000000
000000011000000000000000000000001101110011000000000000
010000010000001000000000000000001001001100111100000000
000000010000000001000000000000001001110011000000000000

.logic_tile 12 4
000000000000000000000000000101000000010110100000000000
000000000000000000000000000000000000010110100000000100
111000001100001001100000001000000000010110100000000000
100000000000000101000000000011000000101001010010000010
000000100000101101000000000000000001001111000000000000
000000000000010101000000000000001000001111000000000001
000000000001000000000110110000011010000011110000000000
000000000010000000000010100000010000000011110000000100
000000010000000000000000000101100000010110100000000100
000000010001010001000000000000100000010110100000000000
000000010000000101100000001011000000010110100100000000
000000010000000000000000000001000000000000000000000000
000000010000100000000000000000000000001111000000000000
000000010000010000000000000000001010001111000000000000
110000011101000000000000001000000000010110100000000000
100000010000100000000000000001000000101001010010000001

.logic_tile 13 4
000000000000001000000000000000000001000000001000000000
000000000000000111000000000000001010000000000000001000
111000100000011000000110010000011010000100101100000000
100001000100100001000010000101001100001000010000000000
000000001000001000000000010101001000010100001100000000
000000000001000111000010000001100000000001010000000000
000000000000000101100000000111001000010100001100000000
000000000000100000000000000101100000000001010000000000
000000010000000001100000000000001001000100101100000000
000000011010100000000000000001001000001000010000000000
000000110000010001100000000000001001000100101100000000
000001010001110000000000000101001100001000010000000000
000001010000000000000110000000001001000100101100000000
000010011010000000000000000001001001001000010000000000
110000010000010000000000000000001001000100101100000000
100001010000000000000000000101001001001000010000000000

.logic_tile 14 4
000000000000000000000010100111100001000000001000000000
000000000000000101000000000000101111000000000000001000
000000000000000101000000000011100001000000001000000000
000000000000000000000000000000001010000000000000000000
000001000111010000000000000001100001000000001000000000
000010000000100000000000000000001101000000000000000000
000000000000010000000010100101100000000000001000000000
000000001000100101000000000000101111000000000000000000
000000010000000001100000000111000000000000001000000000
000000010000000000100011110000001000000000000000000000
000000010000000000000010110011000001000000001000000000
000000010110000101000010010000101101000000000000000000
000000010000001101000110010011000000000000001000000000
000010110000001001000110010000001110000000000000000000
000000010000000000000010010111000000000000001000000000
000000011000000000000011100000101001000000000000000000

.logic_tile 15 4
000000000000000011100011100001000000000000000010000000
000000000100000000100000000101000000010110100001000000
111000100000000111100000001111001100101001010100000000
100001000000100000000000000001101001010110000010000000
000000000000000101000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010001011000000000000000000000000000000000000000
000000010000100011000000000000000000000000000000000000
000010010000000000000000000011100000010110100010000000
000001010000000001000000000000000000010110100000000000
000000010000000000000011100000000000000000000000000000
000000010000000000000000000000000000000000000000000000
110000011110000001000000000000000000000000000000000000
110000010000000000100000000000000000000000000000000000

.logic_tile 16 4
000000000000000000000000010000000000000000000000000000
000000000000000000000011110000000000000000000000000000
111000000000010000000000010011111100101011110100000001
100000000110100000000011100000010000101011110011000101
000000000000000000000000001000000000000000000100000000
000000000000000000000000001001000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000010000010000000000000000000000000000000100000000
000000010000100000000000001001000000000010000000000000
000000010000000000000110110000011111000000110000000000
000000010000001001000011010000011101000000110000000100
000000010000000000000000000000000000000000000000000000
000000010001000000000000000000000000000000000000000000
000000011101010000000010000000000000000000000000000000
000000010000100000000100000000000000000000000000000000

.logic_tile 17 4
000001000000000000000000010001100000000000000100000000
000010000000000000000011100000100000000001000000100000
111001000000000000000011100011001010100000000010000000
100010100000000000000000000000101011100000000000000100
010000000000000111100000011101100001000000000000000000
010000001000000000100010101011001111000110000000000000
000000000000011000000000001011000000101001010000000000
000000000110100101000000000111100000000000000010000100
000000010110100000000000010101000000000000000000000000
000000010000010000000010000101100000010110100000000000
000000010000000000000000011101011110000001010000000001
000000010000000000000010011111010000000000000010000001
000000010001010000000000000101011011000001000000000000
000000010000000000000000000000101101000001000000000000
000000010001011000000011111011100001000000000010000000
000000010000100001000010000111101010010000100000000100

.logic_tile 18 4
000000000010000111000000000001000000000000000100100001
000000000000001101100000000000000000000001000001100010
111010000000000000000110001000000000000000000100000000
100001100110000000000000001101000000000010000000000000
110010000000001000000000000000011001110000000000000000
010001001100000001000000000000011010110000000000000000
000000100000000111000000011000000000000000000100000000
000000000000001101100011110101000000000010000001000000
000000010000000000000000010001001110010100000110000001
000000010000000000000011000000010000010100000010000001
000000010000001000000000000001000000000000000100000000
000000010000000011000011110000000000000001000001000000
000010010000000001100000000001001110101000000100000001
000000110010000000000011100000010000101000000010000011
110000010001001000000000000111011101010000000000000000
010000011000100001000000000101011110010100000000000000

.ramt_tile 19 4
000001000000000000000000000000000000000000
000010100000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000010100000000000000000000000000000
000000000000010000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000011110000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010001000000000000000000000000000000
000001010000100000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000

.logic_tile 20 4
000000000001011000000010101000011010101011110000000100
000000000000100111000100000111010000010111110000000000
111000000000001001000111000011011010010111100000000000
100000000010001001100110111001011011100111010000000000
110000100000001000000111110001111100101001110110000000
010001000000001111000011111111111000011001110000000000
000000101110000111100010100001111110101000000000000000
000001000001010101000110000000110000101000000000000000
000010110000011000000000001101011001110111110010000001
000001010000100111000010010011001101111111110011000111
000001010000001000000110011000011110101000000000000000
000010111000000101000010000111010000010100000000000000
000000010000100000000110000101100001001001000000000000
000000010000010000000000001101001000101001010000000000
000000010000000101100110101101111010010111100000000000
000000010000100101000000000111011011000111010000000000

.logic_tile 21 4
000000000000000000000000000000000000000000000000000000
000000001100000000000011110000000000000000000000000000
111000100000001000000000010001100000110110110000000001
100000001000000101000011111111001101010110100010000100
010001000000000111100000001101100001000000000000000000
010010000000000000000010001101001111100000010000000000
000000001100001000000010000101011001111000110000000000
000000000000000001000000001101011100111000100000000000
000000010000000000000110001011111111000010000000000000
000000011111010000000000000111101101000000000001100000
000000010000000001100010101001111110010111110000000000
000000010000001111100010100101010000111111110001000010
000000010000100000000000011000000000000000000100000000
000010110000011111000010000011000000000010000000000000
010010010001100101100111000000011000000011000000000000
010000010001010101000000000000011110000011000000100000

.logic_tile 22 4
000000000001010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
111000000000001001100000000000000000000000000000000000
100001000000000001000000000000000000000000000000000000
010000000000000000000111000000000000000000000000000000
110000000000000000000100000000000000000000000000000000
000000000000000000000000001000000000010110100000000000
000000000000000000000000001011000000101001010000000000
000000010000001111100000001000011000001100110000000000
000000010000000111100000000111001111110011000000000000
000000010000001000000111001001101100101000010100000000
000000011000000011000100000111001100101000100000000000
000000010000000000000110000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
110000010000001001000000000000000000000000000000000000
010001010000001011000000000000000000000000000000000000

.logic_tile 23 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010001000000000000000000000000000000000000000000
000000010000100000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000011010000000000000000000000000000000000000000000

.logic_tile 24 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000001110000000000000000000000000000000000000000000000
000001010000000000000000000000000000000000000000000000

.ipcon_tile 25 4
000000000001010000000000000000001110110000110000101000
000000000000100000000000000000000000110000110000000000
000000000000000000000000000000001100110000110000001000
000000000000000000000000000000000000110000110001000000
000000000001010000000000000000001110110000110000101000
000000000000100000000000000000000000110000110000000000
000000000000000000000000000000001100110000110000101000
000000000000000000000000000000000000110000110000000000
000000010000000000000000000000011100110000110000001000
000000010000000011000000000000000000110000110000100000
000000010000000111000000000000011110110000110000001000
000000010000000000100000000000000000110000110000100000
000010110000000000000000000000000000110000110000001000
000001010000000011000000000000000000110000110000100000
000000010000000111000000000000000000110000110000001000
000000010000000000100000000000000000110000110000100000

.dsp0_tile 0 5
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000100000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000001011010000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000

.logic_tile 1 5
000000000000001001000000010001100001000000001000000000
000001000110001111100011100000101010000000000000010000
000010000000001000000011110111100000000000001000000000
000001000000000111000011100000101101000000000000000000
000010000000010000000000010011100000000000001000000000
000000000010000001000011110000001001000000000000000000
000000000000000111100000000001100000000000001000000000
000000000000000000100000000000001111000000000000000000
000000010001000000000111100011100001000000001000000000
000000010000000000000100000000101001000000000000000000
000000010000000001000010000111000000000000001000000000
000000010000000000000010010000001011000000000000000000
000010010000010001000000000101000001000000001000000000
000000011010000000000011100000001101000000000000000000
000000010000000000000010000001000000000000001000000000
000000010000000000000100000000001000000000000000000000

.logic_tile 2 5
000010000000000111000111100111000000000000001000000000
000000000000000000000010010000001110000000000000010000
000000000000010000000000010011000001000000001000000000
000000000000100000000011010000001101000000000000000000
000000000000000000000000000011000001000000001000000000
000000000000000000000000000000001001000000000000000000
000000000000000000000111000011000000000000001000000000
000000000000000000000100000000101111000000000000000000
000000010000000101100010000001000001000000001000000000
000000010000100111010111000000101011000000000000000000
000001010000000111000110100111100000000000001000000000
000010010000000000010000000000001000000000000000000000
000000010000001101000111110011100000000000001000000000
000000010000000111000010100000001001000000000000000000
000000010000000101100000000111000000000000001000000000
000000011110000000000000000000101101000000000000000000

.logic_tile 3 5
000100000000101000000000000101101011010010100000000000
000100001001011011000000000001001100000001000000000000
111000000000000000000000000000000000001111000000000000
100000001100000000000000000000001110001111000001000000
010000000000000111000010000000001100000011110000000000
110000000000001101000100000000010000000011110001000000
000010100000001000000010010101100000010110100010000000
000001000000001001000111010000100000010110100001000000
000001010000001111100111001011111010010111100110000000
000000110000000001000000001111111100101001010010000111
000010010000000000000111000000001110000011110000000000
000000011110001001000100000000010000000011110001000000
000000011100000000000010001111101100000111000000000000
000000010000000001000100000011101000000010000000000000
000000110001000000000010100101000000010110100000000000
000001010000100000000010100000000000010110100010000000

.logic_tile 4 5
000001100000001001100000001001111111000110000000000000
000011100000000001000011100011001011000101000000000000
111000000000001101000010111111111011000011100000000000
100000000000000101000011010011111001000001000000000000
110000000001101001000111100101011010010110100110000001
110000000100100011100110100001011100011110100000000001
000000000000101000000111110000011001001100110000000100
000000000001000001000011010000001111001100110000000000
000000010000101001000000001111011001000000010000000000
000010010001000101110000001101001111000110100000000000
000001010000101101000110001101011001010110100110000101
000010010000000011100000001011011010011110100010100100
000000010000000101000111000001001010010110100110000001
000000010000011101000000000111011001101001110011000000
000000010001111000000010001101011010000010000000000000
000000011011011011000110000111111100000011100000000000

.logic_tile 5 5
000010100000000101100011100101101000000100000000000000
000000000000000000100011100011111110011100000000000000
111000000000000011100111000011101110110000010100000000
100000000000000101100100000001111110110010110010000011
010000000000100000000000000011011101101101010100000000
010000000001000000000000001111101101101000010010000010
000000000000000000000000011011101111110000010100000000
000000100000000111000011110111111001110010110000000110
000000010000000000000111000111111011011111000100000000
000000010000000111000110111111101000001111000010000001
000000010000000001000010001011011110010000100000000000
000000010000000000000011100001111001010000010000000000
000101010000000011100010000111011101101101010100000000
000000010000001001100110011111111101101000010010000001
000000010000000000000011100000000000000000000000000000
000000010001010001000011100000000000000000000000000000

.ramb_tile 6 5
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000100000000000000000000000000000
000000010001010000000000000000000000000000
000001010000000000000000000000000000000000
000000110110000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000

.logic_tile 7 5
000000000000000001100000000001001101011110100100000001
000000000000000000000000000000001110011110100010000000
111000000000000000000000000111111100010111100000000000
100000000010000000000000000011001101001011100000000000
110000001100000000000000011011111111000110100000000000
110000000001010111000010000111101100001111110000000000
000000000000000000000000000000000000000000000000000000
000000000000000111000010010000000000000000000000000000
000001010000000111100111001011101011000011110110000000
000010110000000000000000000111011100001011110000000011
000000110000000111100111000011111110101001110100000000
000000010000001001010000000101001110010100100001000010
000000011000001000000010001001011011010110100100000000
000010110000001111000000000011011110011110100010000010
000000010000001001000000001111111100110000010110000000
000000010000000011100000000101001101110010110010000000

.logic_tile 8 5
000000000110001000000000000000000000000000000000000000
000000000000000111000000000000000000000000000000000000
111000000000000000000110001111111101111000000110000000
100000000000000000000000000011001110111110000000000010
010000000000100000000011100011111111101001010100000000
110010100001000000000000000001101110101010010010000011
000001000000000000000111100101111111001111010100100001
000010000000000000000100000000101001001111010000100010
000000010000000000000000000000000000000000000000000000
000000010001000000000000000000000000000000000000000000
000000010000001011100010000000000000000000000000000000
000001010000000011100100000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000010110000000000000000000000000000000000000000000000
000000010000000111000000001101111111000110100000000000
000000010000000111000000000111101101001111110000000000

.logic_tile 9 5
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001001000000000000000000000000000000000000000000000
000010000001000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000010100000000000000000000000000000000000000000000
000000110001000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 10 5
000000000000000000000010110000000001001111000000000001
000000000000000000000111110000001010001111000000000000
111000000000000101000000000000000000010110100000000001
100000000000000000100000001101000000101001010000000000
010000000000000001100110010011000000010110100010000000
010000100000000000100110010000000000010110100000000000
000000000001010001100000000000000000100000010100000010
000000000000000000100000001011001001010000100000000101
000000010000000101100110001000011110101000000100000001
000000011110000000000000000011000000010100000000000000
000000010000001000000110000000001010000011110010000000
000000010000000001000000000000010000000011110000000000
000000010000000000000000000000000000001111000000000000
000000110000000000000000000000001010001111000000000010
110000010000000000000000001000000001100000010110000001
100000010000001101000000001011001000010000100000000000

.logic_tile 11 5
000000000000000001100000000111001000001100111100000000
000000000001010000000000000000000000110011000000010001
111000000001001000000110000000001000001100111100000000
100001000000000001000000000000001000110011000000000000
000000001000000000000000000111001000001100111100000000
000010100000000000000000000000100000110011000000000100
000000000000000000000000000111001000001100111100000000
000000000000100000000000000000100000110011000000000001
000000010000100000000000000000001001001100111100000000
000000010001010000000000000000001000110011000000000000
000000010000000001100000010000001001001100111100000000
000000010000000000000010000000001100110011000000000000
000000011110001000000110010000001001001100111100000000
000000010000000001000010000000001101110011000000000001
010000010000000000000000000000001001001100111100000000
000000010000000000000000000000001001110011000000000100

.logic_tile 12 5
000001000000000000000000000101000000000000001000000000
000010000000001001000000000000101101000000000000001000
000000000000001111100111110101100001000000001000000000
000010101000101011000111010000001011000000000000000000
000000000000001000000111110011100001000000001000000000
000000000000001111000011000000101001000000000000000000
000000000000001111000000000111000001000000001000000000
000001000000001111100010100000001000000000000000000000
000000010000100001000000000101100001000000001000000000
000000010000010000000011100000001110000000000000000000
000010010000000000000011100101000001000000001000000000
000000010000000000000100000000101001000000000000000000
000000010000000001000000000101000001000000001000000000
000000010000000000000000000000001000000000000000000000
000000110001000001000000000001000000000000001000000000
000000011110000000000000000000001100000000000000000000

.logic_tile 13 5
000000000000000000000000001101001000010100001100000001
000000000000000000000000000111000000000001010000010000
111010000001001000000000001000001000000100101110000000
100000001010000001000000000011001100001000010000000000
000000000000001000000110011101001000010100001110000000
000000100001000001000010000111100000000001010000000000
000000000000000001100000011101001000010100001100000000
000000001100000000000010000011100000000001010010000000
000000010110000001100000001000001001000100101100000000
000000010000000000000000000111001000001000010010000000
000000010001010111000000001101101000010100001100000000
000001010010100000000000000011000000000001010010000000
000000010000100000000000001101101000010100001100000000
000000010000010000000000000111100000000001010010000000
110000110001000111000110001111101000010100001100000000
100000010000100000000000000011100000000001010000000010

.logic_tile 14 5
000001000000000011100011100001000001000000001000000000
000010000000000000000010000000001111000000000000010000
000000000000000001100011100111000000000000001000000000
000000001110000000100000000000101101000000000000000000
000010000000000111100000000011100000000000001000000000
000001000000000000100000000000001001000000000000000000
000000000000010000000000000101000001000000001000000000
000000000110100000000000000000001001000000000000000000
000001010000001111000110110001000000000000001000000000
000000110000000101000010100000101101000000000000000000
000000010011000101100011100011000001000000001000000000
000000010000000000000010100000001101000000000000000000
000000010000000000000111000001100001000000001000000000
000000010000000000000000000000001110000000000000000000
000010010000010111100111000011100000000000001000000000
000001010110100000100100000000101100000000000000000000

.logic_tile 15 5
000000000001010000000000010111000000010110100010000000
000000001010000000000011100000100000010110100000000000
111100000000000111100000000000001000000100000110000010
100110000110000000000000000000010000000000000010000000
010000000000000000000111100000000000010110100010000000
110010000000000000000000000011000000101001010000000000
000100000000100000000000000000001100000011110010000000
000100000100010000000000000000010000000011110000000000
000000010110001000000000010011100000000000000100000000
000001010000000111000011110000000000000001000001000001
000000010001001111100000000011100000010110100010000000
000000010100001111100000000000000000010110100000000000
000000011011010000000000010111100000010110100010000000
000000010110010000000011100000100000010110100000000000
110001010000000000000000001000000000000000000100000100
100000010000000000000011110001000000000010000001000000

.logic_tile 16 5
000000000100000001000000000001000001111001110000000000
000000101100000000100011100000001100111001110000000100
111010000000000111100000010011011110110110100100000000
100000000000001001100010001011001110010110101010000000
110000000100000101000000000000000000000000000000000000
010010000000000000100010110000000000000000000000000000
000010101010000000000000000001100000111111110100000000
000000000000000000000000001101100000010110101000000010
000000010000001000000011110000000000000000000000000000
000000010000000011000110100000000000000000000000000000
000000010000001000000000000000000000000000000000000000
000000010000000101000000000000000000000000000000000000
000000010010000000000000000001111110001001010000000000
000000010000001001000000000101011001010110100000000000
010000010000000001000000000000000000000000000000000000
010000010000000000000010010000000000000000000000000000

.logic_tile 17 5
000000000010100111000111101111000000111111110100000000
000000000000011001100110000101101000101111011010000000
111000100001011000000110000000000000000000000000000000
100000000110000001000000000000000000000000000000000000
110000000000000101000110000101001000000010100000000000
010000000000001101100010011101011001000010000010000100
000010000000000001100000000000011100010100000000000000
000001000000000000000000000011010000101000000000000001
000000011100000001100000010011011000010100000000000000
000000010000000000100010001111010000000000000000000000
000000010000001011100000010111100001001001000000000000
000000010110000011100010100001101100101001010000000000
000000010010000000000010101101001000111110000010000000
000000010001010000000010110001011010111100000000000000
110010110000000101100110100011111110000000010010000000
010000010010000000000100000000101011000000010000000000

.logic_tile 18 5
000000000000000000000000000000000000000000100100000000
000000000000000000000010110000001011000000000000000000
111010000000000001100000000000000000000000000000000000
100000001010000000000010110000000000000000000000000000
110000000000100101000010100011101101000010000000000000
010000000001000000100100001101001011101011010000000000
000001000001000000000010100000000000000000000000000000
000010100100100000000100000000000000000000000000000000
000000010000000101000000000000011000000100000100000000
000000010001010000100010000000000000000000000000000000
000000010000000011100000000101101010111101010000000000
000000010000000000100000000000100000111101010000000000
000000010001000000000000000111100001000110000000000000
000000010000100000000000001001001001000000000000000000
110000010001000011100000000101101000111101010100000000
110000010000001111000000000000110000111101010000000010

.ramb_tile 19 5
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000100000000000000000000000000000000000
000010000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000011000000000000000000000000000000000
000010110000000000000000000000000000000000
000000010000100000000000000000000000000000
000000010001000000000000000000000000000000
000000011110100000000000000000000000000000
000000011111000000000000000000000000000000
000000010001000000000000000000000000000000
000000010000100000000000000000000000000000

.logic_tile 20 5
000000000110010000000000000000000000000000000000000000
000000100000100000000000000000000000000000000000000000
111000000001010101000000010101100000001001000000000000
100000000000000000000011111101101100010110100000000000
110000000000000111100110011101111110010110000000000000
110000001010000000000010001001101011111111100000000000
000000000000010000000111111011100000010000100100000000
000000000000000101000110000101101111110110110000000000
000000010000000101100000000011111111010111100000000000
000000010000000000000000001101001001000111010000000000
000001010000101101100000010000000000000000000000000000
000010110000010001000010100000000000000000000000000000
000010111000000001100111111001111011101101010100000000
000011110010000000000011110111001100101110100000100000
000000010001011001000000001101001110000001010100000000
000000011010101011100000000101000000101011110000000100

.logic_tile 21 5
000000000000000000000000000111101111011110100000000000
000000000001000000000000000111001111011101100000000000
111000100000001000000000001101111100010101010100000000
100001000000000111000010101011100000010110100000000000
110001000001000000000011101011001110011111100000000000
110010000000000000000100000101101110011101000000000000
000001000000000001100110000011100001010000100000000000
000010000000000101000010100000101010010000100000000000
000000010110001000000111101000001110010001110100000000
000010110000000001000000000011011011100010110000000000
000010110001011000000111010011111001110100010100000000
000001011100001001000110011011001011010100000000000000
000000010000001001100111111111000000010000100000000000
000000010001001111000110001001001100110000110000000000
000000010000011000000111000101111000010010100000000000
000000010000000001000000001011011110110111110000000000

.logic_tile 22 5
000000000000000001100110000001100000000000001000000000
000000000000000000000000000000001011000000000000001000
111000000000001101000000000001101001001100111000000000
100000000010000001000000000000001110110011000000000000
110000000000000000000010110111101001001100111000000000
010000000000000000000010000000001111110011000000000000
000000000000000000000000011000001001001100110000000000
000000000000000000000011101111001110110011000000000000
000000010000000011100000000001001111101000010100000000
000000010000000000000011100111011110100100010000000000
000001010000000000000000010000000000000000000000000000
000000010000000001010011010000000000000000000000000000
000000010000000011100000010101101001111001000100000000
000000010000000000000011100111111110110000000000000000
110000010000001011100110010111111100111001010100000000
010000010000010101100010001101011100010000000000000000

.logic_tile 23 5
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000010000010100101
000000010000000000000000000000000000000000000011100100
000000010000010000000000000000000000000000000000000000
000001011000100000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 24 5
000010000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010110000000000000000000000000000000000000000000000
000001010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.dsp0_tile 25 5
000010100000010000000000000000000000110000110000001000
000001000000100000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000001010000000000000000000000110000110000001000
000000000100100000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000010010001010000000000000000000000110000110000001000
000001010100000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000010010001010000000000000000000000110000110000001000
000000010100000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000

.dsp1_tile 0 6
000000000100000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000110000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000001000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 6
000000000000000000000000000011100000000000001000000000
000001000000000000000000000000001111000000000000010000
000000000001010111000011100101100001000000001000000000
000000000000101101000110110000101101000000000000000000
000000100100000101000000000111100001000000001000000000
000001000010000000100010110000001001000000000000000000
000000000000000011100111010101100001000000001000000000
000000000000000000100111010000001011000000000000000000
000010100001000011100000000001100001000000001000000000
000000000000000000000000000000001000000000000000000000
000000000001010001000010100011100001000000001000000000
000000001110100000000010100000101001000000000000000000
000000100000000001000010100101000000000000001000000000
000001001000000000000000000000101110000000000000000000
000010000000000000000000000101000000000000001000000000
000001000000000001000000000000001100000000000000000000

.logic_tile 2 6
000011000000010111000011100001000000000000001000000000
000000000100000000000000000000101011000000000000010000
000000000000000000000010100011000001000000001000000000
000000000000000000000110110000001001000000000000000000
000001100001010000000010110101100001000000001000000000
000001000100000000000111110000001101000000000000000000
000000000000010000000000000111100001000000001000000000
000000000000100111000000000000101100000000000000000000
000010100100000000000000000111100000000000001000000000
000010000110000011000010110000001111000000000000000000
000000000000010001000000000001100000000000001000000000
000000000000100000110010110000101011000000000000000000
000000000000000000000011000001000000000000001000000000
000010000000000001000000000000001101000000000000000000
000000000000000000000010000000001000111100001000000000
000000000000001101000000000000001110111100000000000000

.logic_tile 3 6
000010100100000001000111110111101000010110100110000000
000000000000001001100111001101011101011110100000000011
111000000000001001100110000011100000010110100000000000
100000000000000111100010100000100000010110100001000000
110001001110001001000110010111011010000111000000000000
110000001010000001100010010101101001000010000000000000
000000000000010000000011111001001011001000000000000000
000000000000100101000111000011101000001001010000000000
000000100010001000000000010101111111101100000000000100
000001000000000101000010000011111000111000000000000000
000000000000000001100000010101111001010111100111000000
000000000000000000000011001001111001010110100000100001
000000000000001000000010010001001111101011010000000000
000000000000000101000010100001001000000111100000000000
000010000000000000000000010101001000000100000000000000
000001000110001111000010000101011011101100000000000000

.logic_tile 4 6
000000000100001001100010111000011111101111000110100000
000000000000010001000011011011001110011111000011000001
111000000000000001100000010101111011000111000000000000
100000000000001101100010000011101011000010000000000000
010010101111000111000011100011111101010110100110100011
110001000000100000100000000101011101101001110001000000
000000000000000101100011100001001100001000000000000000
000000001010000111000110000111001001000010000000000100
000000000010100011100111100101101100000001110000000000
000000001111011001000000000111101001000000100000000000
000010000000000001100110100001111001010000110000000000
000000000000000011000011110011101011000000100000000000
000000000100001001000000001001011001010110100110000000
000000000000000101000000000011001101101001110001100011
000000000000001101100011100011111111101011000000000000
000000000000000001000100001011111010111111000000000000

.logic_tile 5 6
000010000001000000000010000111101111110011000000000000
000000000000101001000011100001111110000000000000000000
000001000000000111000111110011101111101111010000000000
000010000000001111100110001101111110101110000000000000
000001000001101011100000000111001010001100110000000000
000000000000100101000011110000000000110011000010000000
000001000000001000000111100001001100010101010000000000
000010000000001111000000000000110000010101010000000100
000000000000001111000011111011001001100000110000000100
000000001000001111100110010011111001110000010000000000
000000001110010011100000011001101111110110010000000000
000000000010011111000011100101011000110110100000000000
000010101010010000000111101001101001110010110000000000
000000000100001111000110110011111011100001110000000000
000000000000001001000000011101001100000110000000000000
000000000001000011000010010011001100000010100000000000

.ramt_tile 6 6
000011001011010000000000000000000000000000
000001000000000000000000000000000000000000
000000001100000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000001000110000000000000000000000000000000
000000100100000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000011000000000000000000000000000000000000
000011000000000000000000000000000000000000
000000000001010000000000000000000000000000
000000000001100000000000000000000000000000

.logic_tile 7 6
000000000000000000000000001101011000101010000110000000
000000000000000000000000001111011011010110000001000000
111000000000000000000111110000000000000000000000000000
100000100000000000000011100000000000000000000000000000
000000000000011000000011110000000000000000000000000000
000010000001010001000011100000000000000000000000000000
000000000000000000000000000001111101111111000010000000
000000000000000000000000001011101111010111000000000000
000000000000100000000010000000000000000000000000000000
000000000000010000000100000000000000000000000000000000
000000000000000000000000000011101110101011110010000000
000000000000000111000000001011011011001011100000000000
000000100000000000000110101011001111101111010000000000
000001000000000000000110000011111111001011100001000000
110000000000000000000111000000000000000000000000000000
100000000000000000000110000000000000000000000000000000

.logic_tile 8 6
000000000000001000000111110000000000000000000000000000
000000000000000101000111010000000000000000000000000000
111000000000001011100000010101101110010111100100000000
100000000000000111100011101011101110010110100000000011
010000001000101000000110001111101000111110100010000011
010000000001000111000000000001110000101001010000100101
000000000000000000000010110011011111011100000000000000
000000001110000000000011110000001000011100000000000000
000011100000000111100011000011101000010111100000000000
000010100001011111000000001111011000001011100000000000
000000000000000111000000010111111000010111100000000000
000000000000100001000011100011111010000111010000000000
000000000000001011100010101111011110010000100010000000
000000000100001011100110111011101011110000010000000000
000000100000001001100110011000011100001100110000000000
000000000000000001000011101101000000110011000000000000

.logic_tile 9 6
000000000000000000000000010000000000000000000000000000
000000000000000000000010100000000000000000000000000000
111001000000000000000000000000000000000000000000000000
100010001110000000000000000000000000000000000000000000
010001000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000001000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000001000000000000001000000000000000000100000000
000010100000100000000000001111000000000010001010000000
000000001010000000000000000000000000000000000000000000
000000001100101001000011110000000000000000000000000000
000000000000000000000000001101111111000110100000000000
000000000000000000000000001011011100001111110000000000
110000000000100000000010000000000000000000000000000000
100010100001010000000011100000000000000000000000000000

.logic_tile 10 6
000001000100000111000000000000000001001111000000000000
000010100000001001100000000000001010001111000000100000
111010100000001111100000001000000001100000010010000010
100001000001001001100000000111001011010000100011100100
010000001000000111000010000000000001001111000000000000
110000000000000000000000000000001000001111000000100000
000001000000000001100000010000000001000000100100000000
000010100000000101100011100000001111000000001010000100
000000001000100000000000000001000000000000000100000000
000000000001010000000000000000000000000001001000000101
000000000000000000000000000101000000000000000100000000
000001000000000000000000000000000000000001001000000001
000000000000000000000000000000000000000000100100000100
000010100000000000000000000000001000000000001000000000
110000000000001000000000001000000001010000100000000000
100000000000001011000010000001001010100000010000000001

.logic_tile 11 6
000001001110000000000110000000001000001100111100000000
000010100000000000000000000000001100110011000000010001
111001001111000000000000010101001000001100111100000000
100010000000000000000010000000000000110011000000000000
000010101100000001100000000000001000001100111100000000
000001000000000000000000000000001101110011000000000100
000000000000001000000110000000001000001100111100000000
000000000000000001000000000000001001110011000000000100
000001000000001000000000010101101000001100111100000000
000010100000000001000010000000000000110011000000000001
000001000000000000000000000111101000001100111100000100
000010100000000000000000000000000000110011000000000000
000000000000100000000000000000001001001100111100000000
000000000000010000000000000000001001110011000000000100
010100001110000001100000000101101000001100110100000000
000001000011010000000000000000100000110011000000000100

.logic_tile 12 6
000000000000000000000111100101000001000000001000000000
000010000000000111000100000000001010000000000000010000
000000000000000111100000010011000000000000001000000000
000000001100000000000011010000101001000000000000000000
000000000000001111100000000001100000000000001000000000
000000000000001011100000000000001110000000000000000000
000000000000001001000010000111100000000000001000000000
000000000000000111000000000000101101000000000000000000
000000000000100001000010000011100001000000001000000000
000000101010010000100010110000001011000000000000000000
000000000000000001000000000101000000000000001000000000
000000000000000000000000000000001110000000000000000000
000000000000001101000000000101100000000000001000000000
000000000000000111100000000000001000000000000000000000
000000100000000000000111000001100000000000001000000000
000000000000000000000100000000101100000000000000000000

.logic_tile 13 6
000000000000000000000000000101001000010100001110000000
000000000100000000000000000011000000000001010000010000
111000001110000000000110000101001000010100001110000000
100000000000000000000000000111000000000001010000000000
000000000000001001100000000000001000000100101110000000
000000000000000001000000000011001101001000010000000000
000010100000001000000000010000001000000100101100000000
000000000000000001000010000111001101001000010010000000
000000000010001000000110010101101000010100001100000100
000000000000001011000010000011000000000001010000000000
000010100001010001100000000000001001000100101110000000
000001000000100000000000000111001100001000010000000000
000000000000001000000000000101101000010100001100000000
000000001010001011000000000011100000000001010000000010
110001000001100000000000000000001001000100101100000000
100000100001010000000000000111001001001000010010000000

.logic_tile 14 6
000000000000000000000011100111000000000000001000000000
000000000000000000000000000000101100000000000000010000
000010100001000001000000000111100000000000001000000000
000000000010100000100000000000001101000000000000000000
000000000000000000000011110111100000000000001000000000
000000000000000000000111110000001110000000000000000000
000010000001000000000000000111000001000000001000000000
000001001000000000000000000000101100000000000000000000
000000000000100000000110100001000001000000001000000000
000000000001011111000010100000101111000000000000000000
000010000001000101100000000011000000000000001000000000
000000001000100000000010100000101110000000000000000000
000000000000001011100111010001100001000000001000000000
000000000000001011100110100000001101000000000000000000
000000000000011011100111000101000000000000001000000000
000101000100100101100100000000101011000000000000000000

.logic_tile 15 6
000000000000000000000000000000000000000000000110000001
000001000000000111000011110001000000000010000001000010
111000000000010000000000001111000001010000100000000000
100000000000000000000000000111101100101001010010000000
010000000000000000000000000111000000010110100000000000
010000000000000000000000000000000000010110100001000000
000001000000010111100000000011000000010110100010000000
000000100010000000100000000000100000010110100000000000
000000000000000000000000011000000000010110100010000000
000000000000000000000011110011000000101001010000000000
000010000000001101100000011000000000010110100010000000
000000000010001111000011101111000000101001010000000000
000000000000001000000111101000000000010110100000000000
000000000000001111000000000101000000101001010000000001
110001000000000101100000000000011100000011110000000000
110010100000000001000011110000010000000011110010000000

.logic_tile 16 6
000000001100000000000000000101100000000000000100000000
000000000000000111000000000000100000000001000000000000
111010000000001111000000010001111101101001000000000000
100001000010001011100011001011011101010110100000000000
010010100000001000000111000101011000000000000000000000
110000000000001111000000001011000000101000000000000000
000000100000001111000000000000000000000000000100000000
000001000000001011100011100011000000000010000000000000
000000000010010011100011100000000000000000100100000000
000000001010000000000010010000001000000000000000000000
000000000000000000000011110001100000101001010000000000
000001000000000000000011001111000000111111110000000000
000000000000000000000000001000000000000000000100000100
000000000000000101000011101001000000000010000000000000
110010000000000000000010101101111110110111110000000000
100000000100000000000000000101011110110001110000100000

.logic_tile 17 6
000000000000000000000111010001001100000001010000000000
000000000000000000000110000000110000000001010000000000
111010000000000000000000010001101110000000000000000000
100000000000001111000011001101010000010100000000000000
010000000100000000000111110101111011010110000000000000
110000000000001101000111110111011101010110100000000000
000010100000001000000011101001001100111100000000000000
000000000000000001000011100111110000010100000000000000
000000000001000000000011100000001011100001010010000000
000000000001100000000010101111011000010010100000000000
000000000000000000000000011000000000000000000100000000
000000000000000001000010101111000000000010000000000101
000000001100001011100110111111001111001101000000000000
000000000000000001100011011111101011001100000000100000
110010000000001000000010010000011000111100110000000000
010000000000010101000111010000011010111100110010000000

.logic_tile 18 6
000000000000000000000110100000001110000000110000000000
000000000000000000000010100000001011000000110000000000
111000000001011001100000000101001100111000110100000000
100000000000000001000000000000001001111000110000000000
000000000000000001100111100111001110010000100100000000
000000001000000000000110111101011010010100000000000000
000000100000000000000000010001000000000110000100000000
000001000000100000000010000000101110000110000000000000
000000000000001000000000011000011000111100010110000001
000000000000000001000010000001001100111100100011000001
000000100000000000000110001111011110100000010000000000
000001000000000001000000001101101011010000000000000000
000000000000000000000010011111011010010000000100000101
000000000000001101000010000011011011010110000000000101
000000000000000111000000000011001011010000000100000000
000000000010000000000000000111111101100001010000000000

.ramt_tile 19 6
000000000000100000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
111000000000000000000111100011101100010100000000000001
100000001000000000000000000000110000010100000000000100
000000000000000000000010100001101100010111110100000000
000000000110000000000100001101100000000011110001100010
000010000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000011000000000001100000010000000000000000000000000000
000010000000000000000010000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000100000000000000010100000000000000000000000000000
000000000000000000000000000000000000001111000010000000
000000000100000000000000000000001101001111000010100010
110000000000000001000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000

.logic_tile 21 6
000000000000000000000010100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
111010000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000010100000000000000000000000000000
000000100000000001100111100000001110010111110000000000
000000000100000000000000001101000000101011110000000010
000000000000000000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000000100000000101000000000000011010000100000100000000
000011000000100000000000000000010000000000001000000000
000000000000000011100000001001011101110111110000000000
000000000000000000000000001101101010111010100000000000
110000000000000111100000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000

.logic_tile 22 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
111000000000000000000000000000000000000000000000000000
100010000010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001000000000000000001110000100000110000000
000000000000000111000000000000010000000000001000000000
000000000000000000000110000000000000000000000000000000
000000000000000000000100000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000

.logic_tile 23 6
000000000000000000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.dsp1_tile 25 6
000000000000010000000000000000000000110000110000001000
000000001010000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000010000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000010100000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.dsp2_tile 0 7
000001000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000100000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 7
000000100011010000000000001111001001000110100000000000
000001001010000000000000000001001001000100000000010001
000000000001010000000000000000001100000011110000000000
000000000000101011000011010000000000000011110000000000
000010100000000000000000001000000000010110100000000000
000000000000000000000000000101000000101001010000000000
000000000000000111100000000011100000010110100000000000
000000001100000111000000000000000000010110100000000100
000000100001000000000000000000000000010110100000000000
000001000000101001000000000111000000101001010000000000
000000000000000000000000000000000001001111000000000000
000000000000001111000000000000001010001111000000000001
000000000000000001000000000000001110000011110000000000
000000000000001011000010000000010000000011110000000000
000000000001010000000000010000000001001111000000000100
000000000000100000000011110000001111001111000000000000

.logic_tile 2 7
000010100011000101100000000001001001001100111000000000
000001000000100000000000000000001110110011000000010000
000010000000000000000000000000001000111100001000000000
000001000000000000000000000000000000111100000000000000
000010000001100000000000000111001101010010000000000010
000000000101110000000000001111001011001000010000000000
000000000000000000000010100000000000010110100000000000
000000000000000000000000001011000000101001010000000000
000010001111000001100111100000000000001111000000000000
000010000110001011000011110000001110001111000000000110
000101000000000000000000000011000000010110100000000000
000000100000000000000000000000000000010110100000100010
000010100010001001000111000000000000001111000000000000
000000000000000001000100000000001101001111000000000000
000000000000100001000010000111100000010110100000000000
000000000001000000000000000000100000010110100000000000

.logic_tile 3 7
000001000001001000000000011101101111101000010000000000
000000101010001001000010011001111010101001000000000000
111100000000001000000011010001111011101111010000000000
100000000000000111000111101011011001101110000000100000
000011000000000111000000010111111100101111000000000000
000000001010100111100010000111111001101001010000000000
000000001110000001000111011111101010101011010000000000
000000000000000000000110001111101100000111100000000000
000010100001010011100011100000011110000011110110000001
000000000100010000010100000000000000000011110000000000
000000000000000000000010000001001110100000110000000100
000000000000000000000000001111101011110000100000000000
000000000000100111000000011111111101101111000000000000
000000000110000000000010111001111010101001010000000000
110110000000001000000010000001000000001100110000000000
100001000000000001000010000101000000110011000000000000

.logic_tile 4 7
000010000000100001000111110111000000001111000100000010
000000000001000000000011011001101010101111010010100100
111100000000100111000011110011101101111110110000000000
100000000001010000100111100111111001010100100000000000
010011000000000001100011101001001100010110100110100010
110000000000000000000100000101011101010110110010000001
000000000000010001100010001001111101000110000000000000
000000000000000000000110100011101101001010000000000000
000000100000000101100110010111111000001111000110000000
000001000110000000000011101011101110001111100001100111
000000000000001001000011101111111111000000100000000000
000000000000001101010111011101101101100000110000000000
000010100000000011000010010001001111101011000000000000
000000000000001001100111101011101011111111000000000100
000000000000000111000010010111001100111110110000000000
000000000110000000100010100111111100010100100000100000

.logic_tile 5 7
000000001000000001000010110111011000010000110010000000
000000000100000111100011000001101010000000100000000000
111000000000001011100011100011111101101110100000000000
100000000000001011100000001011101110101101010000000000
010101000000001001000111000000001100000100000110000010
010010000000011011000011100000010000000000001000000000
000001001000011111000000001101101111110000110000000000
000010000000000001100000001111011010110000000000000001
000001000000101000000111001101011111101011010000000000
000010101011000111000100000001111010000111100000000000
000000000001011011000011010111101111110011000000000000
000000000000011101100010110101101101000000000000000000
000000001110010001000111110001011000000110000000000000
000000000000000000100010011101011010001010000000000000
110000100000000001100111011011011110001100000000000000
100001000100001111000110010011001001000000000000000000

.ramb_tile 6 7
000010100000000000000000000000000000000000
000001000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000001110000000000000000000000000000
000000000001010000000000000000000000000000
000001000000000000000000000000000000000000
000010100000000000000000000000000000000000
000000000001000000000000000000000000000000
000000000000100000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000010000110000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 7 7
000100000000000000000011111111000000001001000000000000
000000000000000001000010010111001011010110100000000000
111000001110000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
010000100000000000000010000101111100101100000000000000
010001000110000000000111111111111100001100000000000000
000000001100001000000111010000000000000000000100000000
000000000001001101000111111111000000000010001000100001
000000100000001000000000010101011110110110100010000000
000001000101010001000011010001111110111001100000000000
000000000000000000000010000111011011100010110000000000
000000000000001001000000001001011111101011110001000000
000000000000101011100011110000000000000000100110000100
000000000000001011100111000000001101000000001010100000
110000000000000101100000001111011101110111110000000000
100000000000000000000010000101001111100001010001000000

.logic_tile 8 7
000010000000000001100011111011011000000110100000000000
000010100000000111000010001011101101001111110000000000
111000000000011101000111000000000000001111000100000000
100000000000100001100100000000001000001111000000000000
010001000000000000000000000001000001001001000000000000
100010000100010000000010110011101010010110100000000000
000000000000000001000000001111001001100001010000000000
000000000000000000100000001001111100000010100000000000
000010000000101000000111011111001100000110100000000000
000000000100000001000011010101011000001111110000000000
000000000000000101000000011011011010010111100000000000
000000000000000000110011011111101000001011100000000000
000000001011100000000111100111001010010111100000000000
000000100001110001000010111011111111001011100010000000
110010000000000000000000000001101111001001010000000000
100000000000001101000011100000011110001001010000000000

.logic_tile 9 7
000000000000100011100110100111101110010111100000000000
000000001100000001100011111011001011000111010000000000
111000000000001111100110101111111100100000000000000000
100000000000001111100010101001001100101001010000000000
000000000000000001100110001101011110001011110000000100
000000000000001001100011101101011111010111110000000000
000000000000001000000110010101001001101001110100000010
000000001000000001000010001011011011000000100000000001
000000000000000011100011101001001110010111100000000000
000000000000000000000010010001001101001011100000000000
000000000000010111000000000001011001010100000000000000
000000000000001101000000001001011000001000000000000000
000000100000100111000111000011100001001100110000000010
000001000000011111100000001101001111110011000000000000
110000000001001001000011111111101110100000000000000000
100000001000000111000111010101001011010110100000000000

.logic_tile 10 7
000000001010000000000110000001101000111100000010000000
000000000000000000000000000111010000101000000000000000
111000000000000101100110011101101010000010000000000000
100000000000000000000010001011101111000000000000100000
010011100000000001000111000000000000000000000000000000
110011100110000000000000000000000000000000000000000000
000000000000000101000010001111101010000001010000000000
000000000000000101000010101001000000010110100000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000011000000000000000000000000000000
000000000000000111100010000101111011100010110010000000
000000000100000000100010011111011010101001110000000000
000000000000100111000000000000011011110000000100000000
000000000111010111000010100000011001110000000000000001
110000000000100111000000001011101100010111100000000000
100000000001000000100000000011111110000111010000000000

.logic_tile 11 7
000000000000000000000000000000000000010110100000000000
000000000000000000000000000101000000101001010000000000
111001000000100000000000000000000000000000100100000000
100010100001000000000000000000001110000000000011100000
110010100000000101000000000000000000000000100110000000
110000000000000000000000000000001100000000000010000000
000100000000001000000000010000000001001111000000000000
000000000001001011000011000000001010001111000000000000
000001000000001001000000000011000000010110100000000000
000010100000000011000000000000000000010110100000000000
000000001010000000000010000000000001001111000000000000
000000000000000000000000000000001101001111000000000000
000000001100010000000010000101100000010110100000000000
000000000000100001000000000000100000010110100000000000
110100000000000001000000000000011110000011110000000000
100000001010000000000000000000000000000011110000000000

.logic_tile 12 7
000000000000000000000010000111000001000000001000000000
000000000000000000000000000000101000000000000000010000
000000000000001101100000000011000000000000001000000000
000000000000000101000000000000001011000000000000000000
000000000000000000000110100011100000000000001000000000
000000000000000000000010010000001011000000000000000000
000000000001000011100110110111100001000000001000000000
000001000010000000100010100000101000000000000000000000
000000000000001000000111100001000000000000001000000000
000000001000001011000000000000101111000000000000000000
000000000000000001000011110101100000000000001000000000
000000000000000000100111010000001101000000000000000000
000000000000000000000011100011100001000000001000000000
000000000000000000000111100000101011000000000000000000
000000000000000000000010000011100001000000001000000000
000000001000000000000100000000101011000000000000000000

.logic_tile 13 7
000000000000000000000000011101001000010100001100000000
000000000000000000000010000101000000000001010000010000
111000000001011111000000001000001000000100101100000000
100000000000100001000000000001001100001000010000000100
000000000000001000000000001000001000000100101100000000
000000000000000001000000000101001001001000010000000000
000000100000000111000000011000001000000100101100000000
000000000010100000000010000001001101001000010000000000
000000000000010001100110001000001001000100101100000000
000000000000000000000000000101001000001000010000000010
000010100000000000000110000111101000010100001100000000
000000000000000000000000000111000000000001010000000000
000000000000000000000000001101101000010100001100000000
000000000000000001000000000101100000000001010000000000
110000000000000001100000000101101001000100100100000000
100000001110000000000000000000001101000100100010000000

.logic_tile 14 7
000000001000000000000010100011100001000000001000000000
000000001010001001000100000000001011000000000000010000
000000000001000001000000000011100001000000001000000000
000000000000001101100010110000101000000000000000000000
000011100000000000000111100111100001000000001000000000
000011100000000000000100000000001010000000000000000000
000000000000001101000010110001100000000000001000000000
000000000000001011100111010000001111000000000000000000
000011000000001101100000000101100000000000001000000000
000010100000000101000000000000101100000000000000000000
000000001111000011000000000001000000000000001000000000
000000000000100000100011110000001001000000000000000000
000000000000000000000000000101100001000000001000000000
000000001000000000000010000000001001000000000000000000
000000000000000000000000000101000000000000001000000000
000000000000000001000000000000101100000000000000000000

.logic_tile 15 7
000000000000110000000111100101100000010110100000000000
000000000001110101000111110000100000010110100001000000
111000000001001000000110100011100000010110100000000000
100000000000101001000110110000100000010110100000000000
010000100100001000000011100000000000001111000000000000
010001000000100011000000000000001101001111000000000100
000000100000000111100000010001000000000000000100000000
000000000001000000100011100000000000000001000000000001
000000000000000000000000001001100000010000100000000000
000001000000000000000011100101101011010110100000100000
000000000000010000000000010001100000000000000000000000
000001000000100000000011100101100000101001010000000000
000010100000000000000000000000001000000011110010000000
000000000000000000000000000000010000000011110000000000
010000100000100000000000000001111000010100000000000000
110000000000010000000000000000010000010100000000000000

.logic_tile 16 7
000000000000100101000011101001001111000000000000100000
000000000010000101100000000001001110001001010000000000
111000000000001000000000011000000000000000000110100011
100000001110000001000010000101000000000010000001000001
000000000000001111100010100000011110001100000000000010
000000000000000111100010100000011000001100000000000000
000010100000000000000111010011111000010111100000000000
000000000000000111000110001001111010000111010000000000
000000000000001000000110010101001000101001010010000000
000000000000000101000011011011010000101000000000000000
000001001100000000010000001101000000000000000000000000
000000100000000000000011101111100000010110100000000000
000000101110000000000000001101101110001001000100000000
000000001010000001000000001111101100001010000010000110
000000000000000011100110100101011010010000100000000000
000000000000000000100010111101011101000000010000000000

.logic_tile 17 7
000000000000000001000111011001000000101001010010000000
000000000000000000100110000101000000111111110010000010
111000000000001000000110011001101101000000000010000001
100000000110001001000010001011001111000010000010000000
000000000000000000000000000001011001001001000100000001
000000001110000111000000001001111100001010000000000000
000000100001011111000111111011111010010000100100000000
000001000110001001100010011001011101010100000000000010
000000000000001000000110010001001110000001010010000000
000000000000000101000011000000010000000001010000000000
000001100000001000000010010111111001010111110000000000
000011100100000001000011000101111010001011100000000010
000000000000010000000000001101100000101001010000000000
000000000010000000000011000111100000000000000000000000
010000001010000011100011010011011100101000000010000000
110000000000000000000010100000110000101000000000000000

.logic_tile 18 7
000000000000000011100000010111101010110110100100000000
000000000000001111000010000000001100110110100001000000
111000000001010001100000010111111001000010000000100000
100001001000000101000011100111101111000000000000000000
000000000001000111100110000001000000000110000010000000
000000000000000101100000000000001010000110000000000000
000010000000000000000000011101001001101000010100000000
000000000100001111000011111111111010110100010000000001
000000000000001000000110001001101100010110110000000000
000000000000000001000000000111011000010001110000000000
000000000000100000000000010000000001010000100000000000
000000000001000000000010000001001011100000010000000000
000000000000001000000000001101011001111001010100000000
000000000000000001000000001011001001110000000000000010
000010000000001111100110010001011110101001010110000000
000000001000000001000010000101010000111101010000000000

.ramb_tile 19 7
000000000000000000000000000000000000000000
000000001100000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000010000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000001000000000000000000000000000000
000000100010100000000000000000000000000000
000001000001000000000000000000000000000000
000000000000100000000000000000000000000000
000000001000010000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000001010000000000000000000000000000
000000000000100000000000000000000000000000

.logic_tile 20 7
000000001010000101000110010000000000000000000000000000
000000000001010000100011110000000000000000000000000000
111000000000000000000000010000000000000000000000000000
100000000000000000000010000000000000000000000000000000
000000000001010101000000000000000000000000000000000000
000000000000000000000011110000000000000000000000000000
000000001010000000000000000001111100111001010100000000
000000000000000000000000001001101011110000000001000000
000000000000000000000000000001000000101111010010100000
000000000000000000000000000000001001101111010011000100
000000000000001111100000000000000000000000000000000000
000000000000001111000000000000000000000000000000000000
000000000000000000000000000011100000000110000010000000
000000000000000000000000000000001010000110000000000000
000000000000000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000

.logic_tile 21 7
000000000000000000000111110001000000000000000100000000
000000000000000000000111100000100000000001000000100010
111000000000001000000000000000000000000000000000000000
100000000000000111000000000000000000000000000000000000
010001000000000000000011100000000000000000000000000000
010010000000000000000100000000000000000000000000000000
000000000101011000000000000000000000000000000000000000
000000000000000011000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000101011101101101010000000000
000000000000101001000000000000101010101101010010000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000010000000000000000000000000000000000000000
010000000000010000000000000000000000000000000000000000

.logic_tile 22 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
111000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000111100000001000000000000000000100000000
000000000000000000100000000011000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.dsp2_tile 25 7
000000000000000000000000000000000000110000110000001000
000000000110000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000010000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000001000000000000000000000000110000110000001000
000000000000100000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.dsp3_tile 0 8
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 8
000000000000000000000010100011000000010110100000000000
000000000110000000000100000000100000010110100000000000
000000000000000000000000000000000001001111000000000000
000000000110000000000000000000001101001111000000000000
000000000000000000000000000000000001001111000000000000
000000000100010000000000000000001101001111000000000000
000000000000000000000000000111001111101000000000000000
000000000000000000000000001001101110011000000010000000
000000000100000111100010000011000000010110100000000000
000000000110000000100110010000000000010110100000000000
000000000000000000000010010011000000010110100000000000
000000000000000000000111110000100000010110100000000000
000000100000001001000110100000001110000011110000000000
000000000000100111000000000000000000000011110010000000
000000000000000000000010000111100000010110100000000000
000000000000001001000100000000100000010110100000000000

.logic_tile 2 8
000000000000001000000111110001100001000000001000000000
000000000010000011000011000000001000000000000000000000
000000000000001111000000000111101001001100111000000000
000000000000001111100000000000101011110011000000000000
000000100000011000000000000001001000001100111000000000
000001000100000111000000000000101000110011000000000000
000100001010000000000011110111101000001100111000000000
000000000000000000000011000000001010110011000000000000
000000000001010011100111000011001000001100111000000000
000010000100000000100100000000101111110011000000000000
000010100000000000000111000011101000001100111000000000
000001000000001111000100000000001111110011000000000000
000000000000000000000010010011101001001100111000000000
000000000100100000000011010000101011110011000000000000
000000000000000111000011100001001000001100111000000000
000000000001000000100000000000101100110011000000000000

.logic_tile 3 8
000000000000010111000110001000011111001100110000000000
000001000000000101000000000001001110110011000000000000
111000000000000101100010111111101100101000000000000000
100000000000001111000010000001101101100100000000000000
000000000001001101100010100000011100111110100100000010
000000000100000001000011100001000000111101010000000000
000000000000000000000111110101101110000000000000000000
000000000000000000000010101101100000000011110000000000
000110000001010000000011001001000000101111010110000000
000000000000001001000100001001101011111111110000000000
000000000000000001100000000101001100100000000000000000
000000000001010000000000001011001111111000000000000000
000100000001000101100011000001011010101000010000000000
000000000100100000100110000011011111000100000000000000
000000000000001011100011100011001111101000010000000000
000000000000000111000100000101011001000000010000000100

.logic_tile 4 8
000000000001000111100010110011101010111111110110000000
000000000100101001000111000101111110010110110000000000
111000100000001000000110010111001010111011110110000000
100001000000000001000110001101111101101011110000000000
000001000010000101100110011001111011100000000000000000
000010100000000101010010111101111001000000000000000000
000000000100101001100011110011001000101111000000000000
000000000100000011000111010101111110101001010000000000
000001100010000000000110100001000001011001100010000000
000001000000000000000011010000001111011001100000000000
000000000000000000000110000011100001011001100000000100
000000000000000000000011100000101111011001100000000000
000001000000101101100111111001001101000010000000000000
000000001011000111100111010001111010000000000000000000
000000000000000000000110110001001101111110000000000000
000000001010000000000110111111011010011110000000000000

.logic_tile 5 8
000000000000000111100011111111001111100000110000000000
000000000100000000100011100101011101110000100000000000
111000100000000011100000011001011000110110100000000000
100001000000000000100011111101111000111100000000000000
110001000001001111100000001001001010101011010000000000
110010000110100011100000001001001110000111100000000000
000000101110000101100011111000001100010101010000000000
000001000000000000100011100011000000101010100000000000
000000000000001001100111100001001101101100010110000001
000000000100001001010000000000111011101100010011100000
000000000000000111100000010101101001101001010000000000
000000000000000000100010000011011011010010000000000000
000001000101010111000010011111001110100011110000000000
000010100110101001000110011001011010010110100000000000
000001000000100000000000001000011011110001010100000100
000000000001010000000011010001011111110010100001000010

.ramt_tile 6 8
000000000001100000000000000000000000000000
000000000001110000000000000000000000000000
000000000000100000000000000000000000000000
000000000001010000000000000000000000000000
000000101101000000000000000000000000000000
000001000000100000000000000000000000000000
000010000000000000000000000000000000000000
000001000000000000000000000000000000000000
000010000000100000000000000000000000000000
000001000101000000000000000000000000000000
000000000000100000000000000000000000000000
000000000001010000000000000000000000000000
000000000001000000000000000000000000000000
000000001010100000000000000000000000000000
000010000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 7 8
000000000001010000000000000111000000000000001000000000
000000000000000000000000000000100000000000000000001000
111000000000000000000000000111001110001100111110000000
100000000000000000000000000000010000110011000000000000
000000000000100000000110000000001000001100111100000000
000000000001010000000000000000001101110011000000000000
000000001000000001100000000101001000001100111100000000
000000001100000000000000000000100000110011000010000000
000000100010000000000000010000001001001100111100000000
000000000000000000000010000000001100110011000000000000
000000000000001000000110010101101000001100111100000000
000000000110000001000010000000000000110011000000000000
000000000110000001100010000000001001001100111100000000
000000000000010000000010000000001101110011000010000000
110010100000100000000000000000001001001100111110000000
100000000010010000000000000000001101110011000000000000

.logic_tile 8 8
000110100001000101000000010001000000000000001000000000
000001000100100000000010000000000000000000000000001000
111000000000000000000000010111001010001100111100000000
100000000000000000000010000000000000110011000000000000
010000001101010101000000000000001000001100111100000000
100000000000000000000000000000001001110011000000000000
000000000000000001100110000111001000001100111100000000
000000000000000000000000000000100000110011000000000000
000010100001000000000000000111101000001100111100000000
000000000000100000000000000000000000110011000000000000
000000000000000000000000000101101000001100111100000000
000000000000000000000000000000000000110011000000000000
000010100000000001100110000000001001001100111100000000
000000000000000000000000000000001001110011000000000000
110000000000001000000000000101101000001100111100000000
100000000000000001000000000000100000110011000000000000

.logic_tile 9 8
000001000001010000000110101001001101101100000000000000
000000100111110101000011110001101010001100000000000000
000000000000001101000000011001111001010111100000000000
000000000000001011100010100111101111000111010000000001
000000000001110101100111111111011100010111100000000000
000000000001010111000010000001111010000111010000000000
000000000000001001100111010001011111000001000000000010
000001000000000001000110000111001010001001000000000000
000001000000000001000000010111111010100000110000000000
000000101010000001000011111011111100000000110000000000
000000000000000000000011101011101010010100000000000000
000000000000000000000111111111110000111100000000000000
000000000000001000000000000101001011011100000000000000
000000100000010011000010000000011011011100000000000000
000000000000001001000000001001001101110100000000000000
000000000000000111000010010001101111101000000000000000

.logic_tile 10 8
000000001100001000000111001000011010000001010000000010
000000000001000101000000001001000000000010100000000100
000000000000001011100110000000000001001001000000000000
000000000000001011100010101001001011000110000000000100
000000000000001000000000000011011101010100000000000000
000000000000000011000000000111001010000100000000000001
000000000000000011100110111001011101000000000000000010
000010000000000111100011011001011000000110100000000000
000000000111010001100111001111111001000110100000000000
000000000001000000100010111101101110000000000000000000
000000000000000001100111010111011000010111100000000000
000000000100000000000011111011101010001011100000000000
000000101110000011100010000000011110101000000000000000
000001000000000000000100001011000000010100000000000000
000000000000000111000000011111011001010111100000000000
000000000000000001000010001011101010001011100000000000

.logic_tile 11 8
000000000000000111000000000101100000010110100000000000
000000000000000000000011100000100000010110100000000000
111000001100001000000000010000000001001111000000000000
100000000000000011000011010000001010001111000000000000
010000100000000000000111000001001110101000000100000000
110001000000000000000000000000010000101000000000000100
000000101010001000000000010000000000010110100000000000
000000000000001011000011000011000000101001010000000000
000000001100000001010000000000000000001111000000000000
000000000000000000010000000000001001001111000000000000
000000000000100000000000000001100000010110100000000000
000000000001000000000000000000100000010110100000000000
000000000000010001000000010000000000010110100000000000
000000000000100000000010000111000000101001010000000000
110100000000000000000000000000011000000011110000000000
100000000010000000000000000000000000000011110000000000

.logic_tile 12 8
000000100000001000000111100101100000000000001000000000
000011101010001111000111110000101011000000000000010000
000000000000000101100110110011000001000000001000000000
000000000000000000000010100000001110000000000000000000
000000000000001101100110100001000000000000001000000000
000000000000010101000000000000101010000000000000000000
000000000000001111000000010001000001000000001000000000
000000000000000101100011100000001000000000000000000000
000000100000001000000000000111100001000000001000000000
000000001010001001000000000000101001000000000000000000
000000000000000000000000000101100001000000001000000000
000000001010000000000000000000001010000000000000000000
000000000000000000000111000001100000000000001000000000
000000000100000000000100000000101001000000000000000000
000000000000010000000000000111000000000000001000000000
000000000000000111000011110000101010000000000000000000

.logic_tile 13 8
000100000000000011100010000011000001000000001000000000
000000100000000000000110000000101000000000000000001000
000000000000001011100000000111100000000000001000000000
000000000000001111100011100000101001000000000000000000
000100000000001000000111000001000000000000001000000000
000000001010000011000100000000001001000000000000000000
000000000000001000000010010111000000000000001000000000
000000000000101011000011000000001010000000000000000000
000000000000000000000011100111100001000000001000000000
000000001000000000000000000000001001000000000000000000
000000000000000000000000000011100001000000001000000000
000000000000000001000000000000001011000000000000000000
000000000000100001000000000101100001000000001000000000
000000000001010000000000000000001011000000000000000000
000000000001000000000010000101000001000000001000000000
000001000110001111000000000000101000000000000000000000

.logic_tile 14 8
000000000110000000000000000000001000111100001000000000
000000001010000000000011100000000000111100000000010010
111000000000000000000000000000001100000011110000100000
100000001000000000000000000000000000000011110000000000
010000100000000000000000001000000000000000000100000000
010001000000000000000000000111000000000010000000000110
000000000000000000000000001000000000010110100000000000
000000000000000000000000000011000000101001010000000100
000000000001001000000000000000000000010110100000000100
000000000000100011000000001111000000101001010000000000
000001000000000001100000010000000000001111000000000100
000010101000100000100010010000001111001111000000000000
000010001010011000000110010000000001001111000000000100
000000000000001001000110010000001101001111000000000000
110000000000000001000000000000000000010110100000000100
100000000000000000000000000111000000101001010000000000

.logic_tile 15 8
000000000000001000000000001011011000011110100000000000
000000000000000011000011101101111011011101000000000000
111000000000011101000010100000000000000000000000000000
100000001100000001000000000000000000000000000000000000
000000000000001000000111000111011010101011110000100000
000000000000000101000100000011100000000011110001000100
000001000010100000000010000101101001010110110000000000
000000100001010111000000001011111000100010110000000000
000000000001000000000111101111100001001001000000000000
000000000110100001000100001011101011010110100000000000
000001000000000000000000011000011100010100000000000000
000010101001000000000010000111010000101000000000000000
000010000000000000000000000000001011110001110100000000
000000000000000000000010010001001000110010110000000001
110000000000000000000000000001000001001111000000000001
100000000000000001010010000101001010101111010000100000

.logic_tile 16 8
000000000000000111100111101101011100101111110100000000
000000000000001101000100000111001000111111111000100000
111000000000101101000010101000000000001001000000000000
100000000111000011000010110101001010000110000000000000
110001100000001000000111000000000000000000000000000000
110001000000001111000000000000000000000000000000000000
000000000001000101100111100111101101101111000110000000
000000000000001101000100001011101101111111001000000000
000000100001011000000010001001011110001111110000000000
000001001010000011000010000101011011000110100000000000
000001000000001001100110100001101100110110100000000000
000010100000001011000000001001111101111111010000000000
000000100000000001000111100001101101110110100100000000
000011000000000000000100000111111011010110101000100000
110000000000010101100011111101011000000111010000000000
010010000000000000000011010001101000010111100000000000

.logic_tile 17 8
000000000000101000000000000101111101000110000000000100
000000000001001001000000001011101100000010000000000000
111000000001011000000110111101011010001110000000000000
100001000000001011000011101001101100001001000000000001
110010001100001001000111100011011010000010100000000000
000000000000001001000000000101001011010010100000000000
000000000000001111100000011011011110010111100000000000
000000000010000101100010011111111111000111010000000000
000001000000000001100110000000000000000000000000000000
000010100000010000100010000000000000000000000000000000
000000001110001111000000000001111110000001010000000000
000010000000001001000000000101100000010110100000000000
000000100000100000000000000000000001000000100100000000
000001001010000000000010000000001000000000000000000000
000000000000000101000111011001000000010000100000000000
000000000000000000100010011101001101000000000000000000

.logic_tile 18 8
000001000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000111000000000000000000000000000000000000
000000001000000000000010110000000000000000000000000000
000000001100000000000111000000000000000000000000000000
000000000000000101000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000010100000000000000000000000000000
000000000010000000000011100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000011101001101010001001010000000000
000001000000000000000100001001001111010110100010000000
000000000000010011100000001101011110000010100010000000
000000001000000000100000001101101101000001000000000000

.ramt_tile 19 8
000000001100000000000000000000000000000000
000000000000000000000000000000000000000000
000000001010000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000010000000000000000000000000000
000000000001000000000000000000000000000000
000000000000100000000000000000000000000000
000000000000100000000000000000000000000000
000010000000010000000000000000000000000000
000000000000010000000000000000000000000000
000000000000100000000000000000000000000000
000000000010000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 8
000010000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
111000000001000000000000000011011011010011110100000000
100000000000100000000000000000101100010011111000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000111000000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000011000000000000000000000000000000
000000000000000111100000000000000000000000000000000000
000000001100010000100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
100000001010000000000000000000000000000000000000000000

.logic_tile 21 8
000000000000000011100000000001011110101000010000000000
000000000000000000100011100111011010100000010000000000
111010000000000000000000001111111001111110110100100000
100000000000000000000011110101111100111001111000000010
010000000110000001000000000000000000000000000000000000
010000001010000000100000000000000000000000000000000000
000000000000000000000111100000000000000000000000000000
000000000000001111000011110000000000000000000000000000
000000000000000111000000010111011011101111010100000000
000000100000000000100011111011011011111111011000100000
000000000000000001100000000111001110100000010000000000
000000000010000000000000000011101000110000100000000000
000000000000001111100010000000000000000000000000000000
000000000000000001100100000000000000000000000000000000
110000100000010111100010000000000000000000000000000000
110000000000000000000110000000000000000000000000000000

.logic_tile 22 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.dsp3_tile 25 8
000000000000000000000000000000000000110000110000001000
000100000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.ipcon_tile 0 9
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000001010000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 9
000000000000000101000000000101100001000000001000000000
000000000000000101000000000000101110000000000000001000
000000000000000000000010110011101001001100111010000000
000000000000000101000011110000001001110011000000000000
000011100001001000000000000101001001001100111010000000
000000000000000011000010100000101001110011000000000000
000000000000001101000111000001101001001100111000000000
000000000000000111000110100000001010110011000000000000
000000000000000000000000000111101000001100111001000000
000000001000000000000010000000101000110011000000000000
000000000000001000010000000101101000001100111000000100
000000000000001011000000000000001010110011000000000000
000101100001000000000000000001001000001100111010000000
000000000000000000000000000000001101110011000000000000
000000000000000001000000000101101001001100111000000000
000000000000000111000011110000101110110011000010000000

.logic_tile 2 9
000000000000000001000000000101001001001100111000000000
000000000110000000100000000000101110110011000000010000
000000000001010000000111100101001000001100111000000000
000000000000100000000010010000001010110011000000000000
000000000000000011100010010111101001001100111000000000
000000001010000111000011000000101011110011000000000000
000000000000000111100111100101001000001100111000000000
000000000000000000100100000000101000110011000000000000
000000000001010001000000000111001001001100111000000000
000000000000000000100000000000001001110011000010000000
000010000000000000000000000111001001001100111000000000
000001000000000000000000000000001110110011000000000000
000000000101001001000111000001101001001100111000000000
000000000000000011000100000000101010110011000000000000
000010000000000001000000000111001000001100111000000000
000000000000000001100011110000101100110011000000000000

.logic_tile 3 9
000011100000100000000000000111011101111000000010000000
000000000001010000000000000111001001010000000000000000
000000000000001000000110111111111110101000000000000000
000000000000001101000010101111101110011000000000000000
000001000000000101100110110111011100100000000010000000
000000001100000000000010101101001111110100000000000000
000000000000010011100000001011001010100000010000000000
000000000000000000100000000011001111010100000010000000
000000000000000000000000011011111110101000010000000000
000000000000001011000010010001001100001000000000100000
000001000000001001000000001011011011101000000001000000
000000000110001111000010000011001001010000100000000000
000001000000100111100011100101011101100000000000000000
000000100000001011000110000011101101111000000010000000
000000000000001001000110011011101100101000010000000000
000000000000001001000111100011011110000100000000000000

.logic_tile 4 9
000100001101110000000011100011001110001000000000000000
000000000000001001000010011011101010000010000000000000
111000000010001111000110110001001010010101010000000000
100000000000000001100011100000010000010101010000000000
000000001110101001100111000101101110110011000000000000
000000000000000001000110100111111100000000000000000000
000000100000000000000010110111100001011001100000000000
000001000000001111000111110000101010011001100000000000
000000000010100011000011010001001101110110100000000000
000000001101000011110110000001101101111100000000000000
000001000000000000000000001001101011111111110100000001
000000000000000000000011101001001000011110100010000000
000010100000000011100011010000000000011001100000000000
000000000000000111100011101001001111100110010000000000
000000100000100000000010100101111000100000000010000000
000001000100000000000000001101111010000000000000000000

.logic_tile 5 9
000100100100000000000111000011011000100011110000000000
000001000110001101000010100111111101101001010000000000
111000000000100011100010101000000001101111010100000000
100000100001010000000100000111001000011111100001000000
000001000000000001000110110111001111111111100100000001
000000000100000101000011111101011011111110100000000000
000000001000000101000111111101100000111111110100000010
000000000000001101000010111111000000010110100000000000
000010000000001000000011100101001001110110110100000000
000000000100001111000011101001111100111101110010000000
000000001010101000000010001011000000111111110100000001
000010100000001111000000001011000000101001010000000000
000000000001011111100000000101100000101001010100000100
000000000100000001000011110001001010110110110000000010
000000001111001000000000000000000001110110110100000101
000000000000100111000011110101001011111001110000000000

.ramb_tile 6 9
000000000000000000000000000000000000000000
000000000110000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001100000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 7 9
000000000011010000000000000101001000001100111100000000
000000000000000000000000000000000000110011000010010000
111000000001010001100000000111001000001100111100000000
100000000100000000000000000000000000110011000000100000
000001000000001000000000000000001000001100111100000000
000010000000010001000000000000001101110011000010000000
000000100000000000000110000111001000001100111100000000
000000000000000000000000000000100000110011000010000000
000000000001000000000000010000001001001100111100000000
000000000000100000000010000000001100110011000010000000
000000000000001000000000000000001001001100111100000000
000000000000000001000000000000001000110011000000000100
000010000000000001100110000111101000001100111100000000
000000000100000000000000000000100000110011000010000000
110000000000000000000000010101101000001100111100000100
100000000000000000000010000000100000110011000000000000

.logic_tile 8 9
000001100000000001100110000000001000001100111100000000
000001000000000000000000000000001100110011000000010000
111000000000000000000000010000001000001100111110000000
100000000000000000000010000000001000110011000000000000
010000100000000000000000000111001000001100111100000000
100001000000010000000000000000100000110011000000000000
000000000000001000000000000000001000001100111110000000
000000001010000001000000000000001001110011000000000000
000000000001001000000000000101101000001100111100000000
000000001110110001000000000000000000110011000000000000
000000000000000000000000000111101000001100111110000000
000000000000100000000000000000000000110011000000000000
000000000000000000000000010000001001001100111100000000
000000001010000000000010000000001001110011000000000000
110000000000000001100110000111101000001100111100000000
100000001000000000000000000000100000110011000000000001

.logic_tile 9 9
000000000101011000000010011111000000001001000000000000
000000000100001111000111100001001101010110100000000001
111000000000001111100000001111111011010111100000000000
100000100000000001000011101011001000001011100000000000
000011000000011111000011111001001111101001110100000000
000001000000000101100110101101111001000000010000100000
000100001010001111100010011001001010010111100000000000
000000000000000101100110100101001100001011100000000000
000001000000000111000000010101011100000110100000000000
000010101110000000100011110101001000001111110000000000
000000000000000111000110001001001110010100000000000000
000000000000100000100100001111100000111100000000000000
000000100010010001100000010101000001010000100000000000
000000000000001111000011000101101111110000110000000000
110000001010100011100111000101001011011100000000000000
100000000000010000100111100000011011011100000000000000

.logic_tile 10 9
000010000000000000000110100111100000101001010000000000
000000001010000000000000000011100000000000000000000000
111000000000000000000110100000011001001001010000000010
100000000000101101000011111001011100000110100000000000
010000000110001000000111101101101101110000100000000000
110000000000010001000111011001101110010000100000000000
000000000000000111000000010101111100000010100000000000
000000000000001111100010100101001110000001000000000000
000000000001010111100111111111101100110000100000000000
000010001010000001110110001001011111010000100000000000
000000001110001111100000001001101111110100000000000000
000000000000000001100000001001111010101000000000000000
000000000000101000000011100111000000000000000100000000
000000000101010011000000000000000000000001001000000000
110000000000000011100000010001101100110000100000000000
100000000000001011100010000000011011110000100000000100

.logic_tile 11 9
000000000000000000000011100000000000000000000000000000
000000000000000000000110100000000000000000000000000000
111000000000010000000000001101101101100000000000000000
100000000000001001000000000111001011101001010000000001
110000000000000000000000000000000000000000000000000000
110000100000000000000000000000000000000000000000000000
000000000000001011000000010000000000000000000000000000
000000000010000011100011000000000000000000000000000000
000000000000000000000000011000000000000000000100000000
000000000000001011000011010001000000000010001010000001
000000000001000000000000000000000000000000000000000000
000000001000100000000000000000000000000000000000000000
000000000000000000000111100001011010000000010000000000
000000000000000000000100000000111101000000010000000001
110000000000001000000000000001000001001001000000000001
100000000100001001000000001001101010000000000000000000

.logic_tile 12 9
000000000000000011100111000000001000111100001010000000
000000000000000000100000000000000000111100000000010000
111000000000000000000000000000000000000000100100000000
100000001010000000000000000000001000000000000000100001
010000000000000000000110100000000000000000000000000000
110000000000000000000100000000000000000000000000000000
000000000000000001000000000011000000010110100010000000
000000001100000000000010000000100000010110100000000001
000000000000000000000000000000011010000100000110000001
000000000000000000000010000000010000000000000000100000
000011000000000000000000000000011010000011110010000000
000010000110000000000000000000000000000011110000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110010100000000000000000000000000000000000100100000000
100000000000000000000000000000001001000000000000100110

.logic_tile 13 9
000000000100001001100000000001000000000000001000000000
000000000000001011100010000000001001000000000000010000
000001000000100111100000010111000000000000001000000000
000010100001000000100011010000101101000000000000000000
000010000000000101100000000111000000000000001000000000
000010000000010000000000000000101000000000000000000000
000000001111011001000000000001100001000000001000000000
000000000000000011000000000000101010000000000000000000
000000000000100001000010000011000001000000001000000000
000000000000000000000000000000001100000000000000000000
000000000000100000000000000101100000000000001000000000
000000000101000001000000000000001110000000000000000000
000000000000000000000111010111100001000000001000000000
000000000000010001000010110000101111000000000000000000
000000000000000000000011110101000001000000001000000000
000000000000000000000011110000001000000000000000000000

.logic_tile 14 9
000011000000010000000000000011000000000000001000000000
000001000000100000000000000000100000000000000000001000
000000001010001000000000000011100000000000001000000000
000000000000000111000000000000000000000000000000000000
000001000100000000000000000011000000000000001000000000
000000000000001111000000000000000000000000000000000000
000000000000000000000000000111100000000000001000000000
000000000000001111000000000000100000000000000000000000
000000000010100101000010100101000000000000001000000000
000000001111000000000000000000000000000000000000000000
000000100000001000000000000001100000000000001000000000
000000000000001111000000000000000000000000000000000000
000001000000000000000010000000000000000000001000000000
000000000000000000000100000000001111000000000000000000
000000000000000000000010000000000001000000001000000000
000000000000000000000100000000001010000000000000000000

.logic_tile 15 9
000000000001110000000000000111011100111110100011000000
000010000001110000000000001011000000010110100000000000
111000000000000000000000000000000000000000000000000000
100000000000000000000010100000000000000000000000000000
010000001011010011100111000000000000000000000000000000
110000000001100000000000000000000000000000000000000000
000000000000000001100000000111100001110110110000100000
000000000100001111000000000111001100101001010001000000
000000000000000000000000011101111100000111010000000000
000010000000000000000011110101001110010111100000000000
000000000000000001000000010011111000010100000000000000
000000000000000000100010000000110000010100000000000000
000010100001000001000000000000000000000000100100000000
000000000110100111100000000000001010000000000000000000
110001000000000001000000000000000000000000000000000000
100000100000000000000000000000000000000000000000000000

.logic_tile 16 9
000000000100001000000000001111111011000110100000000000
000000000000000111000010001101101101001111110000000000
111010000000001111100111100001111111010110100000000000
100000000000000101100000001011011000100000000000000000
010000000000000000000000001011011110000110000000000000
010000000000000111000000001111101100010110000000000000
000000001000001000000011111001011011000110100000100000
000000000000000011000011110101011100001111110000000000
000000000000001000010010000101101011010111100000000000
000000000010011001000000000111001011000111010000000000
000000101110100011100000011000000000000000000110000000
000001000000000000000011101001000000000010000000100101
000000000011001111100110000000001110000100000100000000
000000000000100111000100000000000000000000000000000100
110000000000000000000011100111101111000010100000000000
100000000000000001000010001011111011100001010000000000

.logic_tile 17 9
000000000000100111000010000000000000000000000000000000
000000000000010000000110100000000000000000000000000000
111010000000000000000111000101100000000000000100000000
100000001010001101000000000000000000000001000000000000
110000000001010000000000001111101010000010100000000001
110000000111100000000010110001011001001001010000000001
000010000001011001000000000000011110000000110000100000
000000000000000111000010100000001000000000110000000000
000001000000010000000110101001100001010110100000000000
000010000000100000000100000011101110000110000000000000
000000000000000000000000011000011101101111000000000000
000000000000000001000011010101011111011111000000000101
000000000000000000000010000000001100000100000100000000
000000000000000000000000000000010000000000000000000000
000000000000011111000000001111100000000000000000000000
000000000000000001000011111101001001100000010000000000

.logic_tile 18 9
000000000000001000000000001001101010111101010100000000
000000000000000111000000001101100000101000000010000000
111000000000000011100011100000000000000000000000000000
100000000110000000100100000000000000000000000000000000
110000000000001000000110100000000000000000000000000000
000000000000011111000000000000000000000000000000000000
000000100000000000000011110000000000000000000000000000
000001000100000001000011000000000000000000000000000000
000001000001010000000111000000000000000000000000000000
000010001100100000000100000000000000000000000000000000
000000000000000000000000011001001011001000000010000000
000000000110000000000011011101011000010100000000100000
000000000000000000000000001011011011010111100000000000
000000000000000000000000001011101110000111010000000000
000010100000000011100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 19 9
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000001000000000000000000000000000000000000
000010000000000000000000000000000000000000
000010000000000000000000000000000000000000
000000000000100000000000000000000000000000
000000000000100000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000001010000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000100000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 9
000000000000000001000000000011001011100000000000000000
000000001100010000100011111101011010000000100001000000
111000000000001111100011110011001001100010000000000000
100000000000001011100011101111111001000100010000000000
110000000000000111000110011111101111110011000000000000
000000000000000000000011101011001110000000000000000000
000000000011001001100000001111001010100010000000000000
000000000000101011000010010011001000000100010000000000
000000000000001101100110110011011101101100010100000000
000000000000001011000010100000011000101100010000000001
000000000001000101000111101011111111000000100000000000
000000000000100001000011110001011111010000000000000000
000000001000001111000111101101101100100010000000000000
000000000000001111000110101001111100000100010000000000
000000000000011101100110111111101110111101010100000000
000000000100000101000010000101110000101000000000000010

.logic_tile 21 9
000000001010000000000000000011100000000000001000000000
000000000000000000000000000000000000000000000000001000
000010000001001000000011100001101110001100111000000000
000000000000100101000100000000010000110011000000000000
000000000000001000000000000000001001001100111000000000
000000000000000111000000000000001100110011000000000001
000000000000000000000110100000001001001100111000000001
000000000110000111000000000000001010110011000000000000
000000000100000000000000000001101000001100111000000000
000000100000010000000000000000100000110011000000000001
000000000000000001000000000111101000001100111000000000
000000000000001001000000000000000000110011000001000000
000001000100000000000010000101001000001100111000000000
000010000000000000000000000000000000110011000000000001
000000100000000111100000000101101000001100111000000000
000001000000000000000000000000100000110011000000000000

.logic_tile 22 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000010000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ipcon_tile 25 9
000010100000000000000000000000000000110000110000001000
000001000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000010100000000000000000000000000000110000110000001000
000001001110000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000001110000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000010100000000000000000000000000000110000110000001000
000000001100000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.dsp0_tile 0 10
000000000000000000000000000000000000110000110000001000
000000000100000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000010000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000001000000000000000000000000110000110000001000
000000000000100000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000010100000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 10
000010000000001011100111010001101001001100111000000000
000000000000001011100011100000101101110011000010010000
000000000000000111000111000101101001001100111010000000
000000000000000000100111100000001011110011000000000000
000000000000001111000111000101101000001100111010000000
000000000100001111100111110000001000110011000000000000
000000000001011001000111000101001000001100111000000000
000000000000000111000010000000001001110011000000000100
000000000000100000010000000101001001001100111000000000
000001000000000000000000000000101001110011000000000001
000000000000000000000000000101101000001100111000000000
000000000100000000000011000000101010110011000001000000
000001000000000000000000000001001000001100111000000100
000000000000000000000000000000001001110011000000000000
000000000000000000000000000101001001001100111010000000
000000000000000000000000000000101000110011000000000000

.logic_tile 2 10
000100100001000111100010000111001001001100111000000000
000001000110100000000010010000001111110011000000010100
000000000000000000000000000001101001001100111000000000
000000000000001111000000000000001100110011000000000001
000010100100100000000000000001001001001100111000000000
000010100110000000000011100000001010110011000000000000
000000000000000111100000000011101000001100111000000000
000000000000001001100000000000001100110011000000000100
000100000000001101100000000001001000001100111000000000
000000000100010011100000000000101111110011000000000000
000000000000000011100000000001001000001100111000000100
000000000000001111000000000000101111110011000000000000
000011100000000001000111100101101000001100111000000000
000000000110100001000011110000001100110011000000000001
000000000000000000000011100111001000001100111000000000
000000000000000000000000000000001011110011000000000000

.logic_tile 3 10
000010100101000111000011100000000000000000000000000000
000001000110100000100000000000000000000000000000000000
111000000000010000000111010000000001001111000000000000
100000000000100000000011100000001010001111000001000000
000010100000000111100110000000000000001111000000000000
000000000100000000000000000000001111001111000001000000
000000000000001000000000000111111001101001000000000000
000000000000001011000000000001011101010000000000000000
000000000000001000000000000000000000010110100000000000
000000000000001001000000000101000000101001010001000000
000010100001000000000011000000000000001111000010000000
000000000000100000010000000000001001001111000000000000
000000000100000000000010001001001110101000000000000000
000010000000001111000000001111001100100000010000000000
000000100000000001100011001000001010111110100100000000
000001000000000000100000001001010000111101010000000010

.logic_tile 4 10
000010000011011111000110001101001111110011000000000000
000000000100000001100000000011001110000000000000000000
111000000000101111000010010001011010000000010000000000
100000000001010001000110000001001101000001000000000000
000010100000000001100000001101111100110111110100000000
000001000000000111000000000001111110111001110010000000
000000000000001001100010000000000001011001100000000000
000000000000000011000010101111001100100110010000000001
000000000001010111100111001111111000101111000000000000
000000001100000011100010011011011100010110100000000000
000000000000000101100111000000000001011001100000000100
000000000000000101100111000011001000100110010000000000
000001000000000001100000000101111111110011000000000000
000000000100000101100010001011011011000000000000000000
000000000000100001000000000001101011000000000000000000
000000000001000001000010101001101011001000000000000000

.logic_tile 5 10
000001000001010001000000001011111101110000000000000000
000000101010000000000010111101101001010000000000000000
111000000010000000000000000000000000000000000000000000
100000000000000000000010100000000000000000000000000000
010010101100011000000011100000000000000000000000000000
110001000000001111000000000000000000000000000000000000
000000001110001000000111111011000001010110100000000000
000000000000011111000010111101101010100110010000000010
000100100000000000000010000011001011001000000000000000
000011000000000000000011011001101110000000000000000000
000001000000000001000010000111011101000110110000000000
000010000000000001100111010000101010000110110000100000
000000000000010000000011100000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000001000011100011111110110001010100000001
000000000000000000100000000000111000110001010001000000

.ramt_tile 6 10
000000000010100000000000000000000000000000
000010000001010000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001010000000000000000000000000000000
000000001101000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000011000000000000000000000000000000000000
000010100001000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000010000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 7 10
000000000000000000000000010000001000001100111100000010
000000000000000000000010000000001100110011000000010000
111000000000000000000000000101001000001100111100000000
100000001110010000000000000000000000110011000010000000
000000000000010001100110000000001000001100111100000010
000000000000000000000000000000001001110011000000000000
000010100000001000000000000101001000001100111100000010
000000000000000001000000000000100000110011000000000000
000010100000001000000000000101101000001100111100000000
000000000000000001000000000000000000110011000000000100
000000000001010001100110010000001001001100111100000001
000000000000100000000010000000001100110011000000000000
000000000000000000000000000000001001001100111100000000
000010001100000000000000000000001101110011000000100000
110000000000000000000000000000001001001100111100000010
100000000000000000000000000000001101110011000000000000

.logic_tile 8 10
000000000000001000000110000000001000001100111100000000
000000001010000001000000000000001000110011000000010100
111000000000101000000000000000001000001100111110000000
100000000000000001000000000000001100110011000000000000
010011001000000000000000000111001000001100111100000000
100010100000000000000000000000100000110011000000000100
000000000000000000000000000000001000001100111100000010
000000000101010000000000000000001001110011000000000000
000000000100100001100000000000001001001100111100000000
000000000001000000000000000000001000110011000000000100
000000000000000000000000000111101000001100111100000000
000000000000000000000000000000000000110011000000000100
000000000001000000000000010111101000001100111100000000
000000000010100000000010000000100000110011000000000100
110000000000000001100110010111101000001100111100000000
100000000000000000000010000000100000110011000000000100

.logic_tile 9 10
000011100000001101000010100000011001110000000000000000
000011000000001011100110100000001000110000000000000000
111000100000001001100110001011111010101001000100000000
100001000000000001000000000111011000101010000000100010
000010100000000101000111001111101010000010000010000000
000001000000100111100110000101001011000000000000000000
000000000000001011100111010111111010101001000100000100
000000100000001011100010001011011000010101000000000010
000010000110000000000010000001001010000010000000000000
000001000001010000000100001111111000000000000000000000
000000000000001000000010001111001001000010000000000000
000000000100000111000000001001011011000000000000000000
000000000001010001100110001101101110101001000100000000
000000000000000000000010000101011010101010000000000001
110010100001000011000000000101011011110000000100000100
100000000000101001000000000101011101110010100000000000

.logic_tile 10 10
000001001010000000000010110111101100110000100000000000
000010101101010000000011101101101110010000100000000000
111000000000000111100000001111011110010111100000000000
100000000000100000000010101101111010001011100000000000
010001000000011101000111000000000001100000010100000000
010010001100100011100111111011001001010000100000000000
000000000000000111100000010011011000000001010000000010
000000000000000000000010100000110000000001010010000000
000000000000000011100000010111000000001001000000000000
000000000000000001000010000101101111010110100000000000
000010000000000011100111000011011111010000000000000100
000001000000001101110010001101001101000000000000000000
000000001000101001100010011011101111011111000000000001
000000000000010001000011001011001010111111000000000000
110000000001000101000011110011111111110000100000000000
100000000100100000000011001001011000100000010000000000

.logic_tile 11 10
000011100000100001100000010000000000000000000100000000
000010000001010111000011001011000000000010001000000000
111000000000001011100000011001100000010000100000000000
100000000000001011100011111101001011110000110000000000
010010100000000000000000010111001011010111100000000000
010001000110001111000010000001101101001011100000000000
000000000000001111010000010000011001100001010000000000
000000000000000001000011100001011000010010100010000000
000000000000001000000000010000011100110000000000000000
000000000110000001000011110000011100110000000000000000
000000000000000001100011010000000000000000000000000000
000000000000000000100011100000000000000000000000000000
000000000000000000000011111011111011000010100000000000
000000000000001111000011000111001010000010000000000000
110010000000000011000000011011001110110000100000000000
100000000100000000000010001111111110100000010000000000

.logic_tile 12 10
000000001100100000000010100000000000000000000000000000
000000000000000000000100000000000000000000000000000000
111000000000000000000111110000000000000000000000000000
100000000010000000000011010000000000000000000000000000
010000000000000011100010000001001011100101010110100001
110000000000000000100111110101111101010101100010000000
000000000000100111000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000111000000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000011010000000000000000000000000000
000000000001000000000000001011011001010111100010000000
000000000000000000000000000101011001001011100000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 13 10
000010000100000000000000000111100001000000001000000000
000000000100001001000010010000001000000000000000010000
000000000000001001000000000001000000000000001000000000
000000000000000111100000000000101101000000000000000000
000000000001111000000010000101100000000000001000000000
000000000000001011000000000000101000000000000000000000
000001000000100000000011110011100000000000001000000000
000000100001000000000011000000101010000000000000000000
000000000000000111000010000001100001000000001000000000
000010001010010000100000000000001110000000000000000000
000000000000000000000110010011100000000000001000000000
000000001000100001000111010000001100000000000000000000
000010100000000000000000000011100001000000001000000000
000010000110010000000010010000101011000000000000000000
000000000000011001100000000101000000000000001000000000
000000000000001001100000000000101111000000000000000000

.logic_tile 14 10
000001000010000111000000000000000000000000001000000000
000010100000000000100000000000001101000000000000010000
000000100000000000000000000000000000000000001000000000
000001000000000000000000000000001100000000000000000000
000000001110000000000000000000000001000000001000000000
000000000000000000000000000000001111000000000000000000
000000000000000011100000000111100000000000001000000000
000000000000000000100000000000001110000000000000000000
000000000000000001000000000000000001000000001000000000
000000000001010000000010000000001010000000000000000000
000100000000000000000000000000000000000000001000000000
000000001010000000000000000000001000000000000000000000
000000000000000000000000000111000000000000001000000000
000000000000000001000011010000100000000000000000000000
000000100000000001000010000000000001000000001000000000
000000001010000000000010000000001111000000000000000000

.logic_tile 15 10
000001000000000000000000000000000001000000100100000000
000010000000000000000000000000001001000000000000000000
111010100100000000000010110111000000010110100000000000
100000000000000000000111000000000000010110100010000000
110010100000000000000010000000000000000000000000000000
010000000000001001000000000000000000000000000000000000
000010100000000111100000000000000001001111000000000000
000001000000000000000000000000001001001111000000000001
000000000000000000000000010000000000000000000000000000
000000000000000000000011110000000000000000000000000000
000000000001010000000000010000000000000000000000000000
000000000000100000000010110000000000000000000000000000
000010100000100111100000000111101011010110100000000000
000000000111010000100000001101101010100000000000000010
110000000001000000000000000011100000000000000100000000
100001000110000000000010000000100000000001000000000000

.logic_tile 16 10
000000000000000011100000000000000000000000000000000000
000000000000001101100000000000000000000000000000000000
111000000000000001000110000011011111000111000000000000
100000000100000000100110110000001011000111000000000000
110000001000010001100000001001111000000010000010000010
110010001100000000000010101101101010000010100000000000
000000000000000000000010111000000000100000010000000000
000000000000000000000011110111001110010000100000000000
000000000000000000000000000000000000000000000000000000
000000000000001001000010010000000000000000000000000000
000011000100000000000000001011011000010010100000000100
000010100000000000000000001111111011000000000000000000
000000000011011001000010000001000000000000000100000100
000000000000000011000000000000000000000001000000000000
000000000000010111000000010001001110010110100000000000
000000000000101111100010100111000000000010100000000000

.logic_tile 17 10
000001001010000101000000000001000000000000000100000000
000010000001010000000000000000000000000001000000000000
111010100000000000000110100111101011000110000000000010
100001000000000000000000001011111001010110000000000000
110000001010010001000111001111101110010110100000000000
000000000100101101000000001011101101100001010000000000
000000000000000001100110001111011010000011000010000010
000000000000001101000010100101011010000011100000000001
000000000000000111000111010011001110101000000000000000
000000001110000000000110100000010000101000000000000000
000000000001010000000011100000000001000000100100000000
000000000000000000000011000000001011000000000000000000
000000000000111001100000011000001110010000000000000000
000000100000111011100011010101001010100000000000000000
000100000000000000000010011000000000100000010000000000
000000000000000000000011111011001111010000100000000000

.logic_tile 18 10
000000000000000111000000001111000001101001010110000000
000001000110000101100010111101101010011001100000000000
111000000001010011100111110111000000100110010010000000
100000000000000000000011110000101101100110010000000000
110000000000100111100011110000000000000000000100000000
000000000001000000000111101001000000000010000000000000
000010000000101011100011100101101110010001110100000001
000000000111000111000100000000011101010001110010000000
000000000000000000000011110101111000100110000000000000
000000000001000000000111000101011000100100010000000000
000000000000000000000000001011001010101000000110000000
000000000110000000000000000001110000111101010000000000
000000000000000000000110011001000001101001010101000000
000000000000000000000011101001001010100110010000000110
000000000000100011100000000111100001101001010100000100
000000000111010000100000001101001000011001100010000000

.ramt_tile 19 10
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000001000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 10
000000000000010101000011101101111110100010010000000000
000000000001000000100010100011001111000110010000000000
111000000000000111000000010111111010101010000000000000
100000000000000000100010011111101001001010100000000000
110000000000011101000110010001101101110011000000000000
000000001010010001000011100011011001000000000000000000
000000000000000011100110010101001100100000000000000000
000000001000000111000011100101011100000000000000000000
000010100000011001100011111111111010000000000010000000
000000000000000101000010001101111011010000000000000000
000000100000001111000010111111100000111001110100000000
000001000000000101100010000011101011100000010000000001
000000000010000000000110101001001111101011010000000000
000000001110000000000010100111111100001011100000000000
000000000000001111100110101011101000100000000000000000
000000000000001111000010101011111000000000000000000000

.logic_tile 21 10
000000001010000111000011000000001000001100111000000000
000000001111000000100000000000001100110011000000010000
000010000000000101100111100000001000001100111000000000
000000000000000000000000000000001011110011000000000100
000001001000000000000000000001001000001100111000000000
000010000000000000000011100000100000110011000001000000
000010000001000000000000000000001001001100111000000000
000000000100100000000000000000001001110011000001000000
000000000000000000000000000000001001001100111000000000
000000000000001101000000000000001111110011000000000000
000001000000000000000000000000001000001100111000000000
000000000000000000000010100000001000110011000001000000
000010100000000000000000000000001001001100111000000000
000001000000000000000000000000001101110011000000000000
000000000001000000000010100000001001001100111000000000
000000000010100000000100000000001000110011000000000000

.logic_tile 22 10
000010100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000111100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000011011111101100110000000000000
000000000000000000000010101001011011011000100001000000
000010000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000101101000010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000100000000000000000000000000000000000000000000
000000100010000000000000000000000000000000000000000000

.logic_tile 23 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.dsp0_tile 25 10
000000000000010000000000000000000000110000110000001000
000000000000100000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000010000000000000000000000000000000110000110000001000
000001000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000001110000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.dsp1_tile 0 11
000010100000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000100000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000100000001000000000000000000000000110000110000001000
000010000000100000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 11
000001000100001001000000000001001000001100111000000000
000000000000000111100011110000001101110011000000010000
000000000000001111000000000111001001001100111000000000
000000000000000111000000000000001101110011000000000000
000000100000111111100000000011101001001100111001000000
000000000000001111000000000000001000110011000000000000
000000000000000000000000000111101000001100111000000000
000000000000000000000011110000101101110011000000000100
000010000000000111000011110101001000001100111010000000
000000000110000000100111010000001001110011000000000000
000000000000001111000010000101001001001100111000000000
000000001010000011000000000000001011110011000000000000
000000100000000001000000000001101001001100111000000000
000010000110000000100000000000001100110011000000000000
000000000000000000000011100001001000001100111000000000
000000000000000000000000000000001100110011000010000000

.logic_tile 2 11
000100000000010000000000000101101000001100111000000000
000000000110001001000000000000101100110011000000010001
000000000000000000000000000111101001001100111000000000
000000000000001011000000000000101101110011000000000000
000010100011011111000000000111101000001100111000000000
000000000100001111000010000000101000110011000000000000
000000000000000000000000010011101000001100111000000000
000000000000000000000011000000001011110011000000000000
000000100001011111100111100101001000001100111000000000
000011000110000111000000000000001010110011000000000000
000000000001010001000011100111001000001100111000000000
000000000000000001000100000000101101110011000000000000
000100100000001000000011100011001001001100111000000000
000001000010100011000000000000001000110011000000000000
000000000000000000000010000000001001001100110000000000
000000000000000000000011110111001100110011000000000000

.logic_tile 3 11
000010100000010000000000000000000000010110100000000000
000001000010000000000000000101000000101001010001000000
000000001100000000000000000011011101100000010000000000
000000000000000000000011010101101100010000010000000000
000011000001010111100011100111000000010110100000000000
000010001010001011100100000000100000010110100001000000
000001000001011000000000001011111101100000010000000000
000000100000001011000000001011101100100000100000000001
000010000000000000000000011111111100100000000000000000
000000000010000000000010010011001011111000000000000000
000001000000000001000110010000011000000011110010000000
000000100000000011100111100000010000000011110000000000
000000000000000000000000000101100000010110100010000000
000000000100000000000010010000000000010110100000000100
000000000000001001000000000000011110000011110010000000
000000000000001001100000000000000000000011110000000000

.logic_tile 4 11
000101100000001101100111110111011000111110110000000000
000000001010000111000010000111001000101000010000000010
111100000000010101100011100000000001011001100000000000
100000000000001101100011101101001110100110010000000000
000010100000000001100000010011111010101111000000000000
000000000000010000000011011011011111101001010000000000
000000000000101000010111000111111011110110110101000000
000000000001010101000011101111111010111110110000000001
000100100001000101100000001111111001110010110000000000
000010000000100000100011101001011110010010110000000000
000101001111001011000000001011101010111111110110000000
000000100000100001000000001111001111011110100000000000
000000100000110001000011110001001111111111110100000000
000001000000001001000011001001011000101001110010000000
000000000000101011000110010001111110111110000000000000
000000000001010111000010011001101100101101000000000000

.logic_tile 5 11
000000000000000000000111100111011111111000100100100000
000000000000000000000011000000111000111000100001100100
111000000000001000000010000101111101001110100010000000
100000000000001111000111000000101110001110100000000000
110001001110000000000000001001001101010000000000000000
110000100110001101000000000101111001000000000000000000
000000000000010111000010101011101100000010100000000100
000000001110000000100100001011010000101011110000000000
000010100000000111000011000000001111101000110110000000
000001000110000000000011101011011111010100110001000010
000000000000000000000011100011111110000111010010000000
000000000000000111000100000000001010000111010000000000
000001000000000000000111110111011000101000000100000000
000000100000000000000111011001110000111110100010000110
000010001010001111000011000101100000111001110100000000
000000000100001101100110011111101100100000010000000010

.ramb_tile 6 11
000100000001000000000000000000000000000000
000000000010110000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000010000000000000000000000000000
000000000110000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000010001100000000000000000000000000000000
000011000000000000000000000000000000000000
000000100000000000000000000000000000000000
000001000000000000000000000000000000000000
000000001010000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000100000000000000000000000000000
000000000001010000000000000000000000000000

.logic_tile 7 11
000010000000000000000110000111001000001100111100000000
000001000000000000000000000000000000110011000000110000
111000000000000000000110000111001000001100111100000000
100000000100000000000000000000000000110011000000000010
000001100000000000000000010101001000001100111100000010
000000000010000000000010000000100000110011000000000000
000000000000001000000000000000001000001100111100000000
000000000001010001000000000000001001110011000000000001
000000000100110000000000000101101000001100111100000010
000000001011110000000000000000000000110011000000000000
000000100110000000000000000111101000001100111100000000
000000000000000000000000000000000000110011000000000001
000000000001011001100000000111101000001100111100000000
000000000000000001000000000000100000110011000000000100
110000000000000001100000010000001001001100111100000100
100000000000000000000010000000001001110011000000000000

.logic_tile 8 11
000110001010000000000000000101001000001100111100000000
000001000000000000000000000000000000110011000010010000
111010000000000000000110000101001000001100111100000000
100001000000000000000000000000000000110011000000100000
010001000000001001100000010101001000001100111100000000
100010101010000001000010000000100000110011000000000100
000010000001000000000000010111001000001100111100000010
000000000000100000000010000000100000110011000000000000
000010000000010000000000000111101000001100111100000100
000001001011010000000000000000000000110011000000000000
000000000000100001100000000000001001001100111100000000
000000001100010000000000000000001100110011000000000100
000000000000000000000110000101101000001100111100000010
000000000000000000000000000000100000110011000000000000
110001000000001000000000000000001001001100111100000000
100000100000000001000000000000001001110011000000000100

.logic_tile 9 11
000010100000000001100000011001101110100010110010000000
000010101010000000000010001001011110101011110000000000
111000000010001001000000011111101100100000000010100010
100000001011010001100011111011001010000000000011100011
000000000001100001100111111111001010101101010110000000
000000000001110101000011101101111010001000000000000100
000010100000100001000010011101101100101000000100100100
000000000001000000000010000111111000101110000000000000
000000000000000111000111111001001100111000100100000100
000000000000000101000111001101011011010100000000000000
000000100001001111000111001001011001000010000000000000
000000001010001101000110011101101100000000000000000000
000000000010100011100000001001001101110100010100000000
000000100000000000100010011101001010010000100000000001
110000101010101001100000000011111101000010000000100000
100100000001000011000000000011101110000000000000000000

.logic_tile 10 11
000010100001001011100110001001001110000110100000000000
000001000000100111100000000001101100000000000000000000
111000000000001011100010100011011011010111100000000000
100000000000000001100100000111111011001011100000000000
110000000001000000000011110000011110000100000100000000
110000000000100000000010000000000000000000001000000000
000000000000000001000011110000001111110000000000000000
000000000000000000100110100000001001110000000000000000
000000000011110111100000010111011100110000100000000000
000000000000100111000011010001101011100000010000000000
000000100000000111100000000101111101110000100000000000
000001001001011001100000000001001000100000010000000000
000000000000001001000011101111101111000001000010000000
000000000000000011100111011111001110000110000000000000
110000100000001001100110000011001110010111100000000000
100001001000001011000000001101101100001011100000000000

.logic_tile 11 11
000000000001001101000000000101000000100000010100000000
000000000000100001100000000000101000100000010000000010
111000000000000000000010100000011111000011100000000000
100000000000000000000000001111011110000011010000000001
010010000001010000000011111101111111010111100000000000
110001000000000101000010101101001110000111010000000000
000000001000001000000111000011100000000000000000000000
000000000000000001000100000101000000101001010000000100
000100000001011000000000010101011010101000000100000000
000000001100000011000010000000000000101000000000000000
000000000000001011100000000001000000010000100000000000
000000000000000001100000001111001000000000000000000000
000000000000000000000000010011111000000001000010000000
000000000000000000000010011011011100000010100000000000
110000000000101111000110000000000000000000000000000000
100010100001010111100100000000000000000000000000000000

.logic_tile 12 11
000000000000000000000011100101100001000000001000000000
000000000000000000000000000000001001000000000000000000
000000000001000000000000010000001000111100001000000000
000000000100100000000011010000001011111100000000000001
000000000000000000000000010011100000000000001000000000
000000000000000000000011110000100000000000000000000000
000010100000011000000000000000001000111100001000000000
000000001110001011000000000000001011111100000000000000
000001000000010000000000000000000001000000001000000000
000000100000100000000000000000001111000000000000000000
000000000000000000010011100000001000111100001000000000
000000000000000000000000000000001011111100000000000100
000000000000000000000000000001000000000000001000000000
000001000000000000000000000000100000000000000000000000
000000100000100000000111000000001000111100001000000000
000000000101000000000100000000001011111100000000000001

.logic_tile 13 11
000000001100100000000000010011000001000000001000000000
000000100001010000000011100000101000000000000000010000
000000000001001000000111000011100001000000001000000000
000000000000001111000100000000101001000000000000000000
000000000010101001000000010101000001000000001000000000
000000000001010111100011000000001011000000000000000000
000000000000000001000010000101100001000000001000000000
000000000100000000000000000000001100000000000000000000
000000000000000001000010000101000000000000001000000000
000000000000000000000000000000101010000000000000000000
000000000001000001000000000111100001000000001000000000
000000100000100000000010010000101111000000000000000000
000000000000000000000000000011000000000000001000000000
000000000000000000000000000000001001000000000000000000
000000100000000000000010010000001000111100001010000000
000000000000000000000011100000000000111100000000000000

.logic_tile 14 11
000000100010100000000000000000000001000000001000000000
000011000000000000000000000000001110000000000000010000
000001000000000000000000000101000000000000001000000000
000000100000000000000000000000000000000000000000000000
000000000010000111000011100101100000000000001000000000
000000000000000000100000000000100000000000000000000000
000001000000000000000000000000000001000000001000000000
000000000000000000000011110000001111000000000000000000
000011101110100000000111000011100000000000001000000000
000000000001000000000100000000000000000000000000000000
000000000000000011100000000111000000000000001000000000
000000000000000000000000000000100000000000000000000000
000000000000100000000011000000000000000000001000000000
000010000110000000000000000000001011000000000000000000
000000000000000001000000000000000000000000001000000000
000000000000000000000011100000001101000000000000000000

.logic_tile 15 11
000010100100000111000000001000001110101000000000000000
000001000000000101000000000111000000010100000000000000
111000001110000001100010111111101100010111100000000000
100000000000001001000011001001111110001011100000000100
110001000000010000000111010111001100101000000000000000
110010101010000000000011000000000000101000000000000000
000000001100000111100000000111011011000011100000000000
000000000000000000100000000000001000000011100000000001
000000000000000111000000001101001110000110000000000000
000000000000001111100010101001101110010110000000000001
000000000110000000000000000001001101010111100000000000
000000000000000000000000000111011111000111010000000000
000000000001110111100011100001001110010110100000000000
000000000110000101000010000111001011010000000000000001
000000000000000111000011110001101101111000100110000000
000000000000000001100010111111001110101110000010000001

.logic_tile 16 11
000000000000001000000000010101000000000000000000000000
000000000000001011000010100001100000101001010000000000
111010000000000011100110000111111010000110000000000000
100000000000000000100000000111001010000001000001000000
110000000001011001000000001101011000001111110000000000
010000000000000101000010110011101010000110100000000000
000000000000001101000010010101111011000110000000000000
000000000110000011100011100111101001000001000000000001
000000100000001000000000010111011011000110100000000000
000001000100000011000011111001001010000000000000000010
000000000000000001000000000000000001000000100100000000
000001000000000011000000000000001100000000000000100000
000000000001001001000000000000011110000111000000000000
000000000000100001100000000111001100001011000000000000
110001000110000001100000001000000001100000010000000000
100010100000000101000000001101001000010000100000000000

.logic_tile 17 11
000010100000000111100111010001111010000110100000000000
000000000001010101000011000001101110010110100000000000
111000000000000000000011100000011110000100000100000100
100000000000000000000000000000010000000000000000100000
010000000000001000000010010111001110101000000000000000
010000000000000101000010100000010000101000000000000000
000000000001010011100000001101001100000011010000000000
000000000000001101000000000011111011000011000000000000
000001000111011101100000000101101000000010100000000000
000000100000000011000010000111010000000011110000000000
000010000010110101000000010000001100000100000100000000
000000000001110000100011110000000000000000000000000011
000000001010010111000110010011101011000010100000000000
000000000000001101000111111111001010000001000000000000
110001001110000101100010000111111100101001000000000000
100000100110000000000000000011011000000000000000000000

.logic_tile 18 11
000000000000001011100000011111101011100001000000000000
000000000000000111100011000001011010000000000000000010
111000000000000111000010101001011100100010100000000000
100000000100000101100011100001011010101000100000000000
010000001001010101000000000001000000000000000100000000
010000000001110101000011100000000000000001000000000000
000000100000001101000111000101111011100010100000000000
000000000000000011000100000101011000101000100000000000
000011100000011000000000000001101010100010110000000000
000011000000001011000000000011001111101001110000000000
000000000000000000000000000101011001100000000000000000
000000001010000000000011100111001001001000000000000000
000000001010001000000010000000011010000100000100000000
000000100000000011000000000000000000000000000000000001
000000000000001000000000000001100000000000000100000000
000000000000000001000000000000100000000001000000000001

.ramb_tile 19 11
000001000001000000000000000000000000000000
000000100000100000000000000000000000000000
000000000000000000000000000000000000000000
000000000100000000000000000000000000000000
000010001111010000000000000000000000000000
000000000000100000000000000000000000000000
000000000010000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000100000000000000000000000000000000
000000000000000000000000000000000000000000
000010100000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001010000000000000000000000000000000

.logic_tile 20 11
000000000000001111100010011000001010110001010100000000
000000000000001001100111010111011000110010100001000000
111000000000001101000000001101001100100010000000000000
100000000000000001000000000111001001000100010000000000
110001000000000001100000010111011101001000000000000000
000000000000000000100011010111111000000001000000000000
000000000000001111100000001011011100110011000000000000
000000000000001001000000000001111000000000000000000000
000000100001001011100110011000001100010100000000000000
000001000000100101100011110101000000101000000000000000
000010000110000000000111000111011000000000010000000000
000001000000000111000011111011101111000000000000000000
000010000000000101000010100111100000100000010100000000
000000000000000000000010001001001100111001110001000000
000000000000000011100000001011101000101001010100000000
000000000000001111100000000101010000010101010000000010

.logic_tile 21 11
000000000000000001100000000101101000001100111000000000
000000000000000000000000000000100000110011000000010000
000000000000000000000000000000001001001100111000100000
000000000110000000000000000000001111110011000000000000
000000000000100000000000000000001001001100111000000000
000000000000010000000000000000001110110011000000000000
000000000001001000000011110000001001001100111000100000
000000000110100001000110100000001101110011000000000001
000000000010000000000000000000001001001100111000000000
000000000100000000000000000000001111110011000000000000
000000000000000000000111000111001000001100111000000100
000001000001000000000100000000100000110011000000100000
000000000000000111100111000000001000111100001000000000
000000000000000000000100000000000000111100000000000000
000000000000010101100110101101101110100010010000000000
000000001000000000000010010101101000000110010000000000

.logic_tile 22 11
000000000000000000000000010000000000000000000000000000
000000000000000000000010100000000000000000000000000000
111000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
110010100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000001000000000010000000000000000000000000000
000000000000000101000011010000000000000000000000000000
000010000000000000000011100000000000000000000000000000
000001000000000000000100000000000000000000000000000000
000000000000000000000000010001011110101001010100000000
000000000000000000000010011011110000101010100000000000
000000000000000000000000001000011011101100010100000100
000000001100000000000000001011011111011100100000000000
000000000000001000000011101000011111101000110110000000
000000000000001111000000000101011110010100110000000000

.logic_tile 23 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.dsp1_tile 25 11
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000010000000000000000000000110000110000001000
000000000000100000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000010000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.dsp2_tile 0 12
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000001000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 12
000010100000000101000011110001101000001100111000000000
000000000000000000100111010000001011110011000000010000
000000000000000011000111110011101000001100111000000000
000000000100000000100111100000001001110011000010000000
000000000001001000000010100111001001001100111000000001
000010000100100111000100000000101001110011000000000000
000000000000000111100010100011001001001100111000000000
000000000000001101000100000000101010110011000000000000
000000000001000000000000010001101001001100111000000000
000000000000100000000011100000101011110011000000000000
000000000000000001000000010011101000001100111000000000
000000000000000111000011010000101010110011000010000000
000110000001010000000000010001001001001100111000000000
000100000110000000000011000000001010110011000010000000
000000000000000000000000000001001001110011000000000000
000000000000000000000000000000101100001100110000000000

.logic_tile 2 12
000011000001001001000110101111101101101000010000000000
000010101010001011000011101011111110000000010000000000
000000000000001000000010101111001110101000010000000010
000000000000000101000000001111011100000000100000000000
000000000001000000000010101101011110101000000000000000
000000000110100000000010100101111111011000000000000001
000000000000000111000110101111011010100000000000000000
000000000000000101000000001001111000110000100000100000
000000000010000111100011100001011110101000000000000000
000000001010000000100000001101111111100100000000000000
000000000000000001100000011001001111100000010000000000
000000000000000000100010010011111111010000010000000000
000000000000001001100011100111011110101000000000000010
000000000110001001100000000001011111100100000000000000
000000000000000001000000000111011001101000000000000000
000000000000000000000010100001101010010000100000000000

.logic_tile 3 12
000110000001000000000000000000000001001111000000000000
000000001010100000000000000000001110001111000001000000
111000000000000000000110101111001101101000000000000000
100000000000000000000010111101111100010000100010000000
000010100000000111100110010101000000010110100010000000
000000000110000000000011110000100000010110100000000000
000000000010000000010000001011101111100011110000000000
000000000000000000000010111011001111101001010000000000
000010000001000001100000010000000000000000000000000000
000000000000100000100011100000000000000000000000000000
000100000000000001100111110111011000111000000000000000
000000000000001111100110011111111100010000000000000000
000010100000100001000011000001101110111111110100000000
000000000110000001000011111101101010101001110010000000
000000001100001011000000011011101111100001010000000000
000000000000000111100011111101111110010000000000000000

.logic_tile 4 12
000000000000000101000000000101111001101011000000000100
000000000110000000100011100111101000111111000000000000
111001000000001001000111100011001011000010000000100000
100010101010000111100011110001101010000000000000000000
000000100011010101000111010000001011001100110010000000
000001000000000111000111100000011010001100110000000000
000000100000001011100110110101111110111011110100000000
000001000000000001100011110101101110101011110000000001
000101000000000000000000011000011110010101010000000000
000000000110000000000010001111010000101010100000000000
000000000000001000000011000001101011101111000000000000
000000001010000101000111001111111101010110100000000000
000000101000010101100110101101111001101011000000000000
000001000000001111000011000011101101111111000000100000
000000001110100001100111010001001111110011110100000000
000000000001000000000011000101111001111011110010000000

.logic_tile 5 12
000000000000010011100000010101011011000001010000000000
000000001010001111100011101001111101000001100000000010
111000000000000011100011110011011111101110000000000000
100000000000000011100111001011101110011111100000000000
000000000000100111100010000011011000100001010100000000
000000001011010000100010010001011011100010010010000000
000000001110000000000000011101011000111110000000000000
000000000000001001000011110011011111101101000000000000
000010100001010001000011001001101100101110100000000000
000000001010001111100110010011011111101101010000000000
000000000001010011100010001011000000000000000000000001
000000000000001001100010001111001000010000100000000000
000101000000000000000010010000011101111111000010000001
000100101010000000000011010000011111111111000000100001
110000000001011011000010001011111001010000100000000000
100000000000001011100010001101101010101000000000000000

.ramt_tile 6 12
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000001000110000000000000000000000000000000
000010100000000000000000000000000000000000
000000000001010000000000000000000000000000
000000000000100000000000000000000000000000
000000000001010000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001100000000000000000000000000000000
000000000001000000000000000000000000000000
000000000000100000000000000000000000000000
000000000000010000000000000000000000000000
000000000000100000000000000000000000000000

.logic_tile 7 12
000000000000100000000000010111001000001100111100000000
000010100000010000000010000000000000110011000000110000
111010101110000000000000000111001000001100111100100000
100010000110000000000000000000000000110011000000000000
000000000000100000000000000000001000001100111110000000
000000000001010000000000000000001001110011000000000000
000000100000000000000000000111001000001100111100000000
000001000000000000000000000000100000110011000001000000
000010000000000000000000000000001001001100111100000000
000000000000000000000000000000001100110011000000000010
000000000001001000000000010111101000001100111100000001
000000000000000001000010000000000000110011000000000000
000000001100101001100110000000001001001100111100000000
000000000000000001000000000000001101110011000010000000
110010000000000001100110000111101000001100111110000000
100000001110000000000000000000100000110011000000000000

.logic_tile 8 12
000000000000001000000000000000001000001100111100000000
000000000100000001000000000000001000110011000000010100
111010100000000000000000000000001000001100111100000001
100000000000000000000000000000001100110011000000000000
010000000001000000000000000111001000001100111100000000
100000000000100000000000000000100000110011000000000000
000010000001000001100000010000001000001100111100000000
000000000110100000000010000000001101110011000000000000
000000000000000001100110000111101000001100111100000000
000000000000000000000000000000000000110011000000000010
000010000001010000000000000101101000001100111100000000
000000000100000000000000000000000000110011000000100000
000000000000010000000000010101101000001100111100000000
000000000001010000000010000000100000110011000000000000
110000000000001000000110000111101000001100111100000000
100000000001010001000000000000100000110011000001000000

.logic_tile 9 12
000010100000000000000110110111111010010111100000000000
000011100000000111000011010001011110001011100000000010
111001000000000011000000010111011100010111100000100000
100010100000000000100011110101011111000111010000000000
000000001001000000000010010101001011010111100000100000
000000000000100111000010100111011100000111010000000000
000000000000001000000011110111011000010111100000100000
000000001000001011000010100101011001000111010000000000
000000000000000000000111100011011010010111100000000000
000000000000000000000000001001101110001011100000000000
000000000100001000000011100000001010000100000100000000
000000000000001111000110000000010000000000000011000000
000000000000010001000000000000011100000100000110100000
000000100000100000000010110000010000000000000000000000
000000001001011000000000001111011011010111100000000000
000000000010000111000010110001011111000111010000100000

.logic_tile 10 12
000000100000001001000011100001111101000010000000000000
000001000000000011000110010101001100000000000000000000
111000000000011001000011100000011110000100000100100000
100000000000100101100000000000010000000000001010000000
010001100000000111100000001001000001001001000000000000
010001000000000101100000000001001101010110100000000000
000000000000001101000000000000000000000000100110000000
000000001000001111100000000000001110000000001000000000
000111000000001011000000000111001100110000100000000000
000010000000001111100010000011101000010000100000000010
000000000000001001000000000011101111110100000000000000
000000000000000011100010000101001001101000000000000000
000000000000011011100000011001011010110011110000000010
000000000000000011100010000101101101100001010000000000
110000000000000011100111000000011110000100000100000000
100000000001000000000100000000000000000000001000000000

.logic_tile 11 12
000010000000010011100011101001111100000010100000000000
000001001010100000100000000111110000000000000000000000
111000000000000111000011101001111101000010000000000000
100000000000000101100100000011001010000000000000000000
010001000000000000000011101001001001000000000000000000
110010000000000101000111111111011010000110100001000000
000000100000000001000110100000001101000100000010000001
000000000000001101100000001101001000001000000001100100
000010100001011000000011001000000001100000010100000000
000001000000000001000000000011001011010000100000000000
000100101101001101000111000011111010000001010000000000
000001000000100001100000000000010000000001010000000100
000001000000000011000111110111001010010100000000000000
000000000000001111000010010000100000010100000000100010
110000000000000001000110000111001110010111100000000000
100000000000000000000000001011011110001011100000000000

.logic_tile 12 12
000000100100000111000000000000000001000000001000000000
000001000100000000000000000000001000000000000000010000
000000000000001000000000000000001000111100001000000000
000000000000001111000000000000001000111100000000000000
000000100000000000000000000000000000000000001000000000
000000000000000000000000000000001110000000000000000000
000000000000000000000000000000001000111100001010000000
000000000000000001000000000000001000111100000000000000
000000100000000000000000000000000000000000001000000000
000001000000000000000011100000001101000000000000000000
000000100000000000000000000000001000111100001000000000
000000000110000000000000000000001000111100000000000000
000000000000000001000000000101100000000000001000000000
000001000000000000000000000000000000000000000000000000
001000000001000000000000000000001000111100001000000000
000000001010100000000000000000001000111100000000000001

.logic_tile 13 12
000000000000000000000000000000000000000000000000000000
000000001010010111000011100000000000000000000000000000
111000000001000000000000000000000000000000000000000000
100000000110100000000000000000000000000000000000000000
110001100000000011100000000000000000000000100110000000
110011100110001101100000000000001010000000000010000010
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000100100000001
000000000000000001000000000000001000000000000000000110
000000000000000000000000000001000000000000000100000000
000000000000000000000000000000100000000001000010000110
000000000000000000000010000000001010000011110000000000
000000000000000000000000000000000000000011110000100000
110000000000000000000000000000001100000100000100000000
100000000000000000000000000000000000000000000010100001

.logic_tile 14 12
000000000010100000000000000000000000000000001000000000
000001000000000000000000000000001011000000000000010000
000000000000000101000000000000000001000000001000000000
000000000000000000100000000000001111000000000000000000
000000000000100001000011100000000000000000001000000000
000010000000000000000100000000001111000000000000000000
000010100000000000000000000000000000000000001000000000
000000001010000000000000000000001100000000000000000000
000010000010000011000000000111000000000000001000000000
000000000000000000100000000000000000000000000000000000
000000000000000001000000000011100000000000001000000000
000000000000000000100010000000100000000000000000000000
000001000000000000000011000000001000111100001000000001
000000001000000001000000000000001010111100000000000000
000000000001000000000000001000001001001000000010000000
000000000000000000000010000011001000000100000000000010

.logic_tile 15 12
000000100000000000000000001111101111100000000000000000
000001000000000000000000001011111011000000000000000001
000000000000100000000010101011101100000000000000000000
000000000001010000000000001001101111100000000000000000
000010000101000000000000000000000000000110000000000000
000000001110100000000000000111001111001001000000000000
000000000000100000000010100000000000010110100000100000
000000000001000000000000000011000000101001010000000000
000000001101110101000000001111000001001001000000000000
000000000001010101100000001011101011000000000000000000
000000001110000111000000000000001110000011110000000000
000000000000000000100010110000010000000011110000100000
000010000000000011100010110111011100010100000000000000
000000000000100001100110000000000000010100000000000000
000000000000000000000000010011111010000000000000000000
000000000000100000000010000111111111000000010000000001

.logic_tile 16 12
000000000000000101000000001101011001100000000010100000
000000000000001101100000000111011010000000000010000001
111000000000001011100010101000000000000000000100100000
100000000000000101000100000001000000000010000001000000
010010000000001101100010000011011001100000000000100000
110000000000000101000100000101111110000000000010000100
000000000000000001000110100000000001000000100110000000
000000001010000001100011110000001101000000000000000001
000011000000001000000010000000011010000100000110000000
000011001110000001000100000000000000000000000000000000
000010100001010000000010010011111011100000000000000000
000001000000000000000011110001111001000000000000100010
000010100000000000000000000101100000101001010000000000
000000000000000000000000000011100000000000000010000000
110000001000010111000000000001011001100000000000000000
100000000000000000100000000001001001000000000010000000

.logic_tile 17 12
000000000000001101000011101101011111000010100000000010
000000001000000111000110100111001000100001010000000000
111000000000001101110010101001001101000010100000000000
100000000000000101000110101101101000000010000000000000
010010000001101111100110110000001011110000000000000000
110000000000110101100111000000001111110000000000000000
000000000001100101100010111001101100000001010000000001
000000000001110111000011001001111011000110100000000001
000000000000001111000000000011101001100000000000000001
000000000000001001100010110001011011000000000000100011
000000000001001101100000000101101100000010100000000000
000000000000001011000010000011001000000001000000000001
000000000000001011100000010101101110111111100100000000
000100000110000111000010000111001010111111111010000000
110000100000100101100011101011101100000010000000000000
010000001001000111100100000001101111000011000000000000

.logic_tile 18 12
000000000000110000000010101001101100100000000000000000
000000000001110001000011101001111110000100000000000000
111000100001010111000111101000000000000000000100000000
100001000000000000000011110101000000000010000000000001
110000000000000111100111100000001110000100000100000000
010000000001010111100010110000010000000000000010000000
000000100000000001000000001001001011111111000000000000
000001000000000111100010110011011000010110000000000000
000000000000001001000110011011000001100000010001000000
000000001100000001000011000101001101000000000000100101
000000000000011111000000010101001100110000000000000000
000000000000100001100011100101001001000000000000000000
000000001110000011100110011011001111111011110001000000
000010100000000001100111010011001110110110110010000011
000010100000000011100000001001001110101001010000000001
000000001110000000100000001101111011010100100000000000

.ramt_tile 19 12
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000001010000000000000000000000000000
000000000000100000000000000000000000000000
000000000000000000000000000000000000000000
000000000000100000000000000000000000000000
000000000001010000000000000000000000000000
000001000000100000000000000000000000000000
000000000110000000000000000000000000000000
000001000000000000000000000000000000000000
000000000000010000000000000000000000000000
000000000000100000000000000000000000000000
000000100000000000000000000000000000000000
000001000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000010000000000000000000000000000000

.logic_tile 20 12
000000000000000111000000000101000000000000000110100000
000000000000010101000011110000000000000001001001000110
111010000000001101000010110000011100101000000000000000
100001000000001011000011011101000000010100000000000010
010000000110000000000000001111011010100010000000000000
010000001010000001000010101101001000000100010000000000
000010100000000000000111001111011101100000000010000000
000001000001000001000110100001011001000100000000000000
000000000000101101100000001011011110111111000000000000
000000000001010101000010010001001100101001000000000000
000010100000001001000000011011011111101011010000000000
000000000000000101100010100011101011001011100000000000
000000000000001011100000010001011111101110000000000000
000000000000000011100011100011001111101101010000000000
110000001110001111000110100011011001101110000010000000
100000001010000011100000001111011110101101010000000000

.logic_tile 21 12
000000001010000001000110011001001010101000000110000000
000000000000000111100011011111000000111110100000000010
111000100000100001100011111001000000101001010100000000
100001000000000000100010100101001000011001100000100000
110000000110000111000000001111111011101110000000000000
000000000000000001100000001011011110011110100000000000
000001000100000111000110011101011011100010110000000000
000000000000000001000110011011011000010110110000000000
000001000000000000000110110001001101000000010000000000
000000000000000001000010001011111001000000000000000000
000000100000100000000011110101101000111001000100000100
000000000111010000000110010000011000111001000000000000
000000000000000001100000000011011000010000100000000000
000000000000000000000000000111111101010000000000000000
000000000000001011100011100000001101111000100110000000
000000001110001111100010000001001111110100010001100000

.logic_tile 22 12
000000000000001011100000010000001010110001010100000000
000000000000000001100010001001001010110010101000000000
111000000000001101000110001011000000101001010100000000
100000000000100111000000001001001010100110011000000000
010010100000000111000111100101011110111101010100000000
110001000000000011000111001111000000010100001000000000
000000000000000001100000000000011001000000110000000000
000000000000000000000000000000001000000000110000000000
000000000000001000000000001101001110101000000100000000
000000000000001011000000000101010000111110101000000000
000000000000001000000000000111000000101001010100000000
000000000000000001000000000001001010011001101000000000
000000000000001001100010000101001111111000100100000000
000000000000000111000010000000001100111000101000000000
110000000000000011100000000001000000100000010100000000
110000000000001111100000000101001011111001111000000000

.logic_tile 23 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.dsp2_tile 25 12
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.dsp3_tile 0 13
000000000000000000000000000000000000110000110000001000
000000001000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 13
000000000000100000000010001101111010101000010000000000
000000000000000000000000001001011011000000010000000100
000000000000000000000000010000011000000011110000000000
000000000000001001000011010000000000000011110000000000
000000000000000111100010000000011100000011110000100000
000000000000000000100000000000000000000011110000000000
000000000000000000000000000000000000010110100000000000
000000000000001111000010011001000000101001010000000000
000000000000000000000111010011000000010110100000000000
000000001000000000000111010000100000010110100000000000
000000000000000001000000000011000000010110100000000000
000000001110000001100000000000100000010110100000100000
000100000000000000000000000000000001001111000000000100
000100000000000000000000000000001100001111000000000000
000000000000000000000000000101000000010110100000000000
000000000000000000000000000000000000010110100000000000

.logic_tile 2 13
000001100000101011100110011001111111100011110000000000
000001001000000001100010000111111100101001010000000000
111000000000000000000111111011011110010100000000000000
100000000000001001000011001111100000000010100000000000
000000000000000111100000011111111100000010000000000000
000010000000100101100011000001001111000000000000000000
000000000000001000000000001001011000010100110000000000
000000000000000011000010001101111000000000110000000000
000100000000000001000011100011001001000100000000000100
000100000000010011000011110011111000011100000000000001
000000000000000011000000010011101011100000000000000100
000000000110000111000011001101101010110100000000000000
000000000010001001100011100000001010111110110100000000
000000000100001001000000000001001110111101110010000000
000000000000000001000000010101011100101000010000000100
000000000000001001100011010111011100000000010000000000

.logic_tile 3 13
000110100000000000000000001101001101101100000000000000
000100000000000000000011100111111100111000000000000000
111000000000001011100000001000000000101111010100000000
100000000000000101000000000011001010011111100011000000
000010000000001000000000001001111010111110100100000000
000000000000000001000010000001001100111110110000000000
000000000000000001000110000011111111100011110000000000
000000000000000111000000000111001111010110100000000000
000000000000001001000110010000000000000000000000000000
000000000000001011100011000000000000000000000000000000
000000000000001001100000001101101000111111110100000000
000000001100001011100000000111111100010110110010000000
000001000000010000000000001111011110001000000010000000
000000000000000001000000000101011100000000000010100010
000000000000001001000011101011011110110010110000000000
000000001010001001000010011111111110010010110000000000

.logic_tile 4 13
000110100000111001100111000011001101100011110000000000
000000000000000001000111110111011101010110100000000000
111000001000100000000011100000000000011001100000000000
100000001011001111000100000011001101100110010000000000
000000000001000111000010000111001000101011110000000000
000000000100100001010110000101011100100010110000000010
000000001100000000000111000101001011111110110000100000
000000000000000000000110110111101110010100100000000000
000100000010001011100011000101011111101011110000000000
000000000000000101010100001111011000000111010000000000
000000100000000101100000000001011111111111100100000000
000001000000000000010011100001001001111110100000000001
000000000001010011000111101111011100111110110000000000
000000000000000001000000001111001010101000010000100000
000010000000001001100011111001011010111110100100000000
000000000000000001100010101101111011111101110000100000

.logic_tile 5 13
000100000000000000000010000011011000110111110000000000
000001000000000000000000000101101101010010100000000000
111000000000000011100010011011111011000000100000000000
100000000000000000100111101101001010101000010000100000
000010000000000001000010101111001100000001110010000001
000000000000001011000100001101101111000000010000000000
000000000000000011000010010101111001001000000000100000
000000001010001001100111111001011011001110000000000000
000000001110000001000011001001101101000001110010000000
000000000100010000000011011001101110000000100000000000
000000001010000000000011000011001011111111000000000000
000000000000001001000000000101101101101011000000000000
000000101000000000000010001011011001000000100010000000
000001000100000000000110010011011111010100100000100000
000000000000010111100010000101000000000000000100000000
000000000000000000100100000000100000000001000010000000

.ramb_tile 6 13
000010000000010000000000000000000000000000
000001000110100000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000100001110000000000000000000000000000
000001000000000000000000000000000000000000
000000000000100000000000000000000000000000
000000001101010000000000000000000000000000
000000000001000000000000000000000000000000
000001000100000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000100001010000000000000000000000000000
000001001101010000000000000000000000000000
000000000000100000000000000000000000000000
000000000001010000000000000000000000000000

.logic_tile 7 13
000000000000000000000000000101001000001100111100100000
000000000000000000000000000000000000110011000000010000
111000000000000000000000000111001000001100111100000000
100000000000100000000000000000000000110011000010000000
000000000000001000000110000111001000001100111110000000
000000000000000001000000000000100000110011000000000000
000000000000001000000000000101001000001100111100000000
000000000100000001000000000000100000110011000010000000
000010101110100000000000000101101000001100111100000000
000001000001010000000000000000000000110011000000100000
000100101010000000000000000111101000001100111100000000
000001000000000000000000000000000000110011000010000000
000010000000000001100000010111101000001100111110000000
000000101110000000000010000000100000110011000000000000
110000000000000001100110010111101000001100111100000100
100000001000000000000010000000100000110011000000000000

.logic_tile 8 13
000010100000100001100000000101001000001100111110000000
000010000001010000000000000000000000110011000000010000
111010101001010000000000000000001000001100111100000001
100000000100000000000000000000001000110011000000000000
010110100000001000000000010101001000001100111100000000
100100000000100001000010000000100000110011000000000000
000000001000000001100000000000001000001100111100000000
000000000000000000000000000000001101110011000010000000
000000000000000000000110000111101000001100111100000000
000000000100000000000000000000000000110011000010000000
000010100000000000000000000101101000001100111100000000
000000000000000000000000000000000000110011000010000000
000010000000000000000000000111101000001100111100000000
000001000000000000000000000000100000110011000000000000
110100000000001000000110010111101000001100111100000000
100000000111010001000010000000100000110011000010000000

.logic_tile 9 13
000000000001010000000000000000000001000000001000000000
000000001010100000000000000000001001000000000000001000
000101000000001011100000000011000001000000001000000000
000010000000001111100011100000101011000000000000000000
000000000000010000000111000111001001001100111000100000
000010000000000000000100000000101000110011000000000000
000000100000001000000000000111001001001100111000000100
000000000000001111000011110000001010110011000001000000
000000001000000000000111000011001001001100111000000000
000000000000000001000011000000101000110011000000000010
000010000000000000000000000101001001001100111000000000
000001000000000000000000000000101010110011000000000100
000000000110000101100000010101101000001100111000000000
000001001110000000100010110000001100110011000000000100
000000000001000000000000000001101001001100111000000000
000000000001100000000000000000001000110011000000100000

.logic_tile 10 13
000000000100000101000110010001000001001001000000000000
000001000110000000000011110101101111101001010000000100
111000000001011000000000001111001010000110100000000000
100000000000100001000000001101001101001111110000000000
010010100000010111000000010111101111100001010000000000
010001001010100000100011000011011100000001010000000000
000010100010000000000010010011101100010111100000000000
000000000000000000000011101101011110000111010000000000
000000001010001001100111110001000001100000010100000000
000000000000000111000111100000001000100000010010000100
000001000000000000000111110011111110101000000100000100
000010100000000001000011010000100000101000000000000000
000000000000000111100000001011011110000001010000000010
000000001010001111100011000011010000101001010000000000
110010000000000001100111101101101010010111100000000000
100001000000000111000111111011101110001011100000000000

.logic_tile 11 13
000010000000000000000000001001101101010111100000000000
000010000000000000000010000101101101000111010000000000
111000000000010011100011100001011101010000100000000001
100000001010000000100000000011101011000000100000000000
110010001010010111100000000000011110010100000010000000
010001000000100000000000001111000000101000000000000000
000000000100000011100010010111111110111101010010000001
000000001010000101100010001111100000010100000000000000
000000101000101111000011010000011110110000000100000100
000000000001000001000111100000001111110000000000000000
000000000000000001100111001101001101000100000010000000
000000000000000001110111100101001100001100000000000000
000000000000000001000110001001111100010111100000000000
000000100000000000000110001101011010000111010000000000
110000000001101001000111000111101110111000100000000000
100000000000100001100000000000101101111000100000000010

.logic_tile 12 13
000000000100100000000000000000000000000000001000000000
000000000001000000000000000000001111000000000000010000
000000000111000000000000000101001000111100001000000000
000000000000100000000011110000000000111100000000000000
000010100100100011100000000000000001000000001000000000
000000000000010000000000000000001001000000000000000000
000000001110100000000000000101001000111100001000000000
000010000001010000000000000000000000111100000000000000
000000000000000000000000000111000000000000001000000000
000010000000100000000000000000000000000000000000000000
000010100001010000000011000101001000111100001000000001
000000000000000000000000000000000000111100000000000000
000001000000000000000010000011100000000000001000000000
000000100000001011000100000000100000000000000000000000
000000100000000000000000000101001000111100001000000000
000011000000000000000000000000000000111100000000000000

.logic_tile 13 13
000000001100000111100010011011001110110000000100100000
000010000000000000100011101001011100111111000000100000
111000000000001101000000000011111010100101010110100000
100000000000100111100011111001011000101010010010000010
010000000010101101100110101000011000010100000000000000
010000001011011111000011101111000000101000000000000000
000000000000000111000011101101101100110000000110100000
000000000000000000100000001111001010110011110001000000
000000000000000001100000011001001110111000100101000000
000010000000000001100011110001001010101110000010100000
000001000000000001000010010111111101110100010111000000
000010000000001111000011010001011100010001110000100000
000000000010001011100010110001011100101101110101100000
000100000000000111000111001011011111000100100000100001
000001000000000001100110010111001010110100010100100000
000010101101000000100011110001011011010001110010100000

.logic_tile 14 13
000000000000001101100000000001000000010110100000100000
000000000100000101000000000000000000010110100000000000
111001000000000101100000000111111101101001100100100100
100000100000000000000000000011001111010101100011000001
110000000001010000000110110000011000000011110000100000
110000000000000000000010100000000000000011110000000000
000000000000000000000110001011011100101001100110000000
000000000000000000000100000011101111101010010010000010
000000000001100111100000010000000000010110100000000000
000000000100100000000011111101000000101001010000000010
000000000000000111100000000011111010100000000000000000
000000000000001111000010111101111110000000000010000000
000000100001010001100010000001011000000010000000000000
000001000001010111000011110111001000000000000000000000
000000000000000011100010100111100000010110100000000000
000000000000000000000110010000100000010110100000000010

.logic_tile 15 13
000000000100001000000000010101000000000000001000000000
000000000101000101000010100000100000000000000000001000
000000001110001101000000000001100000000000001000000000
000000000000000101000000000000000000000000000000000000
000010001101010000000010100000000001000000001000000000
000000000000000000000010000000001010000000000000000000
000000000001010111000000000000000001000000001000000000
000000000000100000000000000000001000000000000000000000
000000000011010000000000000000000000000000001000000000
000000000000000000000000000000001000000000000000000000
000000000000000000000000000111000000000000001000000000
000000000000000000000000000000000000000000000000000000
000000000000010111000000000000000000000000001000000000
000000000000000000100000000000001011000000000000000000
000000000000000000000000000001000000000000001000000000
000000000100000000000000000000100000000000000000000000

.logic_tile 16 13
000000000000100111100000010000001010110000000000000000
000000000100010000100011110000011010110000000000000000
000000100001011000000000000000001000101000000000000000
000001000000101001000000000111010000010100000000000000
000010000001010111100000000000011011000011100000000000
000001101100101011000011111011011000000011010000000000
000000000000001000000000011000001110101000010000000000
000000000000000111000010110101001100010100100000000000
000000001001001111100000001000001010000011100000000000
000010100000100101100010100001001101000011010000000000
000010000000101000000010001011011101000001010000000100
000000000001000001000000001111001101001001010000000001
000000001000001001000000000001000001010110100000000000
000000000000000111100010001011001000000110000000000000
000000000000000111100000010111100000100000010000000000
000000001010000000000010110000001111100000010000000000

.logic_tile 17 13
000000000000000001000111001101011111001111000000000000
000000000000000000100110110011111111000111000000000000
111000000001011101000011110000000000000000100100000000
100000000100000111100010100000001111000000000000000000
010000001010100000000110100001000000000000000100100000
110000000000010000000010110000000000000001000000000000
000001000000010000000010100111011000000010110000100000
000000000000000101000000000111001100000010100000000000
000000000001011001100000001001011001011100000000000000
000000000001100101100000001101101001001100000000000001
000000000000001000000000001000000000000000000100000000
000000000000000101000000001001000000000010000000100000
000100001010001011100000011101101010010110100000000000
000101000001001001100011101111011100100001010000000000
110000000000001011100111001111101001000110100000000000
110000000000001011100110100111111111010110100000000000

.logic_tile 18 13
000010100000000000000000000000000001000000100100000000
000011000000000000000000000000001111000000000000000000
111000000000010111100010000111100000000000000100000000
100000001010000000000110110000000000000001000000000000
110000000001110001000000011000000000100000010000000000
000000000000110000000011111001001101010000100000000000
000000100001010000000010101000001101000111000000000000
000000000100000000000111110111011000001011000000000000
000001000001010001100000000000000000000000000100000000
000000000000100000100010110101000000000010000000000000
000000000000000000000000000011000001010110100000000000
000000000000000000000000001101101110001001000000000000
000000000000100001100110000111111010000010110000000000
000000000001000000000000001011011110000011110000000000
000010100000001001000010001101101110000001010000000110
000000000000001001000000001001111100001001010001000010

.ramb_tile 19 13
000000000000000000000000000000000000000000
000000000010000000010000000000000000000000
000000000000000000000000000000000000000000
000000001100000000000000000000000000000000
000000000110000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000001000001010000000000000000000000000000
000010100000100000000000000000000000000000
000000000001010000000000000000000000000000
000000000000100000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001111010000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 13
000000000000011111100000000111001101110011000000000000
000000001110100001100010110101001010000000000000000000
111000000010000101000010111101101111100000000000000000
100000000000001101000011011011001001000000100000000000
110010000000100011000000001001101010100000000000000001
000001001111000111100010101011011111001000000000000000
000000000000010001100110000001011001100000000000000000
000000000000000101100110000101001011001000000000000001
000010000000000111100111000011111011101000000000000000
000001001100001111100100001001001011000100000000000000
000000000000001111000110011011100000100000010100000000
000000000001001011100011111111001111111001110000000010
000010100000000111100111100001000001110110110000000100
000001000000000001100010000011001001010110100000000000
000001000000010101000000000101011110110011000000000000
000010100100000000000010000111001101000000000000000000

.logic_tile 21 13
000000000100000000000000000000001010000100000100000000
000000000000000000000000000000000000000000000001000000
111001000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
110000000000011011000000000000000000000000000100000000
010000000000101111000000000101000000000010000000000000
000000000001011000000000000000000000000000000000000000
000000000100000011000000000000000000000000000000000000
000000001010010000000000000000000000000000000000000000
000000000000100000000011100000000000000000000000000000
000000000010000000000000001000000000000000000110000000
000000000000000000000000000101000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
000011000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000

.logic_tile 22 13
000000000000000000000011101001000000000000000100000000
000000000000000000000000001001100000010110101000000010
111000000000001000000000000000000000000000000000000000
100000000000000111000010100000000000000000000000000000
110000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000111100000000000000000000000000000
000000000000100000000100000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000

.logic_tile 23 13
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.dsp3_tile 25 13
000000000000000000000000000000000000110000110000001000
000100001110000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.ipcon_tile 0 14
000000000000000000000000000000000000110000110000001000
000000000100000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000010000000000000000000000000110000110000001000
000000000000100000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000100000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000

.logic_tile 1 14
000010001110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001000000000000000000000001111000000100000
000000000000001011000000000000001110001111000000000000
000000000000100000000011100000000000001111000000000000
000000000011000000000000000000001011001111000000100000
000000000000000000000000000000011000000011110000000100
000000000000000000000000000000000000000011110000000000
000000010001000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000111000000010110100000000000
000000010000000000000000000000100000010110100000100000
000000110010000000000111000000000000000000000000000000
000011010000000001000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 2 14
000000000000001001000000001111111000001000000000000000
000010000010101111000000001101011010001001010000000000
111000000000001000000011100011111001000110100000000000
100000000000000111000000000001001001000000100000000000
110010100000110101000110000011001111010110100100100010
110000000000000000100000000111101010010110110001000110
000000000000000111000110001001001101000010000000000000
000000000000000000100000001001001110000111000000000000
000111110010010000000011110000000000000000000000000000
000100011010001001000010000000000000000000000000000000
000000010000000011000000000000000000000000000000000000
000000010000000011000000000000000000000000000000000000
000010110011001001100010101001111110011100000000000000
000000010000000001000000001111101101001000000000000000
000010010000000000000110111101011011010110100110000100
000001010000000011000010000011101111101101010010000000

.logic_tile 3 14
000000000000001000000011110000000000000000000000000000
000000000000001111000110000000000000000000000000000000
111000000000010111100111101011011010000110100000000000
100000000000000000000100001011001010001000000000000000
010000000110000001100010100111001110110000100010000000
110010000110000111000100000000101000110000100000000100
000000000000000001000110100001000000001001000000000010
000000000110000000110011011111001110000000000000100000
000000010000000000000000010101100000001001000000000100
000000010110001101000011100000101001001001000000000000
000000010000000001100011101101111011000001000000000000
000000010000000000000000001011101111010110000000000000
000000010010001000000111000001011000000010000010000100
000000010100101101000111001111101101000000000010000010
000000110000000111000000001111101011010110100110000000
000001010000000000000010000011001001010110110001100001

.logic_tile 4 14
000000000000000000000000000011001110111101010110000100
000010000000000000000010010111100000101000000001000000
111000000000000001000111101001011110111110110000000100
100000000000001001100100001001111100010100100000000000
010000000100000000000010000101111111110000010000000000
110000101100001111000100001011101110010000000000000000
000001000000100000000000011111011111101111010010000000
000010100000010000000011011001111000011101000000000000
000010010001010101100010110000000000000000000000000000
000001010110000000000010010000000000000000000000000000
000000110000001011000010010000001111110001010110000000
000101010000000101100110110101001101110010100000000010
000001010000000011000010011011111111100011110000000000
000000010100001001100011001011011000010110100000000000
000000010000000111000011101011111110101111010000000000
000000010000001111000110001001011111011101000001000000

.logic_tile 5 14
000100000110000111000010001001011000111000100110000000
000001000000000011000011101101001000010100000001000000
111000000000001101000000001111011110100110110000000000
100000000000001111100000000001001110101001110000000000
000000100001011111100010010101111010000010000000000100
000001001000001011100010101011011000000000000000000000
000000000000000001100011100001111010101011110000000000
000000001000000011000111001101001001110111110000000001
000011010001100001000010000111001100101111010000000000
000010010001110000100111110111001001000111010000000000
000000010000001001000010000101001010000010100000000000
000000011100001011100011111001011010000011100000000000
000011010000100011000010000111011101010100000000000000
000011010110001001100110001111111100100000010010100000
110000010000000111000000001011111100001000000000000000
100000010000000000000000000011101101001101000001000000

.ramt_tile 6 14
000000001001010000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000001000110100000000000000000000000000000
000010000110000000000000000000000000000000
000000001010000000000000000000000000000000
000000000000000000000000000000000000000000
000010010100000000000000000000000000000000
000011011110000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000010110000010000000000000000000000000000
000000011000100000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000

.logic_tile 7 14
000000000000001000000000000000001000001100111100000010
000010100000000001000000000000001000110011000000010000
111000000000001001100110010111001000001100111100000010
100000000001000001000010000000000000110011000000000000
000001000000010000000000010101001000001100111100000000
000000101010100000000010000000100000110011000000000100
000010100000000000000000000000001000001100111100000000
000001000110000000000000000000001101110011000000000100
000000010000000000000110000000001001001100111100000100
000010010000000000000000000000001000110011000000000000
000001010000000000000000000000001001001100111100000000
000000110110000000000000000000001000110011000000000100
000000010000100001100000000000001001001100111100000000
000000010110010000000000000000001001110011000000000100
110010110000000000000000000000001001001100111100000100
100000010000000000000000000000001001110011000000000000

.logic_tile 8 14
000000001000000001100110000111001000001100111100000000
000000000000000000000000000000000000110011000010010000
111010000000001001100000010000001000001100111100000010
100001000101000001000010000000001000110011000000000000
010000000000000000000000000111001000001100111110000000
100000000000000000000000000000100000110011000000000000
000000000000000000000000000000001000001100111100000000
000000000100000000000000000000001001110011000000000001
000000010110100000000000000000001001001100111100000100
000000011110010000000000000000001000110011000000000000
000010010001000000000110000000001001001100111100000001
000000010000100000000000000000001000110011000000000000
000000010000001000000000010000001001001100111100000100
000000010111010001000010000000001001110011000000000000
110010110000000000000000000000001001001100111100000100
100001010110000000000000000000001101110011000000000000

.logic_tile 9 14
000001000000110000000000000011001000001100111000000000
000010100000010000000000000000101010110011000000110000
000001100000000011100000000111101000001100111000000000
000011100000000000000000000000101101110011000000000010
000000000110100011100000000011001000001100111000100000
000000000000000000000000000000101100110011000000000000
000000001010000111100000000111001001001100111000000000
000000001110000000100000000000101000110011000000100000
000000010101000000000011100011001001001100111000100000
000000110000000001000000000000101010110011000000000000
000000010100000000000000000111001000001100111010000000
000000010000100000000000000000101111110011000000000000
000000010000000000000011110111101000001100111000100000
000000110001000000000010100000101111110011000000000000
000000010000001000000110110111001001001100111000100000
000000010000000011000010100000101110110011000000000100

.logic_tile 10 14
000010100000101001100011110101011111000000000000000001
000001001111000111000011111111111001000110100000000000
111000000001010101100010111101101100000001010000000000
100000000000000000000011011001000000010110100000000000
000000000000010101100011100001011000110100010100100000
000000000000100111000010101011101000010000100000000000
000000000000000111100010110101111110010111100000000000
000001000000000000000110101111111110000111010000000000
000000010000101111000111111011101100111111110000000000
000000011100011111100010110111111001111001010000000100
000000010000100011000110110111011101100000000000000000
000000010000010000000011100001011100101001010000000000
000010110000001011100110000011011010100100010100000000
000011110000000111100011101101011101101000010000000010
110000111110010101100010000101001100101001000100000000
100000010100000000000011100101011001010101000010000000

.logic_tile 11 14
000010100000000000000010010111111100111000000000000000
000001001010000000000111111011101001100000000000000000
111000000000000000000111101000000000000000000100000000
100000000000000000000000001101000000000010000001000100
010000000001110111100000011000011010111100100000000001
000000000101110000000010001101001100111100010000000001
000010000000101000000111010000000000000000000100000000
000000000001000001000110001101000000000010000001100100
000000010001010000000111100001111100111000000000000000
000010011001011011000011111011101010100000000000000000
000010110010000111000000000011011100000010100000000000
000001011000000000100010001111010000000011110000000000
000000010000001000000010011111001000111101010000000011
000000010000000001000011111101010000101001010001000000
110000010000000000000000011111001010101000010000000000
100000010000000000000011001001101101001000000000000000

.logic_tile 12 14
000000000000000111000111100011100000000000001000000000
000000000000000000000100000000000000000000000000010000
000000000000000000000010000000001000111100001000000000
000000000001000000000100000000001000111100000000000000
000000000001000000000000000001000000000000001000000000
000000001000100000000000000000100000000000000000000000
000000000001010000000000000000001000111100001000000000
000000000000000000000000000000001000111100000000000000
000000010000000000000000000000000001000000001000000000
000000011010000000000000000000001101000000000000000000
000010010000000001000000000000001000111100001000000000
000000010000000000000011110000001000111100000000000000
000000010001000000000000000001100000000000001000000000
000000010000100000000000000000100000000000000000000000
000000010000000000000000000000001000111100001000000000
000001010000000000000000000000001000111100000000000000

.logic_tile 13 14
000000000000001101100000000001001111101001100110000101
000000000000001011000011110001001101010101100000000001
111000000001000011100010101101011001000010000000000000
100000000000000101100110101101001101000000000000000000
010000001000001101000111000001101111101001100110100000
010000000000000001100111101011001111010101100001000000
000010100000000101100011101101101100110000000110100000
000000000000001101000010110111001110111111000000100000
000000010000001000000000000101000001001001000010000101
000000010000000111000010000000101100001001000010000100
000000010000000000000110000001101110000010000000000100
000000010001010001000011110101111111000000000000000000
000010010000000001100110010101111001100000000000000000
000000010000001001000010000111011110000000000000000000
000000010001001101000110010101101011111000100100100000
000000010000000011000111000111111111011101000011000010

.logic_tile 14 14
000000000001011000000000010000011110000011110000000000
000000000000000101000010100000000000000011110000000010
111000000001000101000000001101111111000010000010000000
100000000000000000100000001011111110000000000000000000
000000100000000111100000000000000000010110100000000000
000001000000000000100000001001000000101001010000100000
000010100000100000000110101011101111000000010010000000
000000000001000001000000000001001111000000000010000001
000000011110000000000010000000000000010110100000000000
000000010000000000000000000001000000101001010000100000
000001011101010000000110010011100000010110100011000010
000000110000001101000110010000100000010110100000000000
000000010000010101000000000011011010010110110110000000
000010110001000000100000000000101010010110110001000000
110010010000001000000010101000000000010110100000000000
100000011110001001000110111011000000101001010000000010

.logic_tile 15 14
000000001010000000000000010000000001000000001000000000
000000000000000000000010100000001111000000000000010000
000010000000001101100000000000000000000000001000000000
000000000000000101000000000000001010000000000000000000
000000000000101000000000000000000001000000001000000000
000000000111000101000000000000001011000000000000000000
000000100000000000000110100000000000000000001000000000
000001000000000000000000000000001111000000000000000000
000010110000000000000000000000000000000000001000000000
000001010100000000000000000000001001000000000000000000
000010111110000000000000000001100000000000001000000000
000001010000000000000000000000000000000000000000000000
000000010000000101000000000001100000000000001000000000
000000010000000000100010110000000000000000000000000000
000010110001010000000110000111000000000000001000000000
000001010000000000000100000000000000000000000000000000

.logic_tile 16 14
000000001010000011100000010001000000000000000100100001
000000000000000000000011100000000000000001000000000000
111010100000010001100010110000000000000000000000000000
100000000000000000000011000000000000000000000000000000
010010100000110011100010000001111111100000000000000000
110011000000100000100011100111111011000000000000000000
000000000000001000000011100000011111110000000000000000
000000000000000111000000000000011000110000000000000000
000001010000000001000000000111001011000010000000000100
000010010000000000000000001001011100000000000010000100
000000010000001000000000001111001011100000000000000000
000000010110001011000000001111001001000000000000000000
000000010100000011100000000101101100110110100010000000
000000110001000011100000000000001001110110100001000000
110000010001000000000011100001100000000000000100000100
100000010000100000000111110000100000000001000000100000

.logic_tile 17 14
000000000000000000000000001000000000000000000100000100
000000000100000000000010000011000000000010001000000000
111011000000100111000110000111000001100000010000000000
100010100000010000000010101101101011000000000000000000
010010100001011101000010011101001011000000010000100001
010001000000101111000010100111011101000001010000000011
000000000000000000000010001011001010000010100000000000
000000000000000000000010001111110000000011110000000000
000000010000001000000110011001101101010110000000000001
000000011100000101000010001101111001000110000000000000
000000010000010000000000000011001101000110100000000000
000000010000000001000010011111011111101001010000000000
000000010000110001000111010000011000000011100000000000
000000011010110000000111000111001101000011010000000000
110000010000000111000000010101000000100000010000000000
100000010000000000100010100000001111100000010000000000

.logic_tile 18 14
000001000000000111000011110000000001000000100100000000
000000100000000000000010100000001110000000000000000000
111010100000001001000000000101001000000110100000000000
100000000100000111100010110000011000000110100000000000
110000000000001001000011100011001010010010100000000000
000000000000000111000110100000111011010010100000000000
000000000000001101000000000101111000010100000000000000
000000000000001111000000001111011001011100000001100001
000000010000000000000011100000001010000100000100000000
000000010000000000000000000000000000000000000000000000
000010110000000000010000010000000000000000000000000000
000000010000000001000010000000000000000000000000000000
000010010000010000000000001101111001100000000000000000
000001010000100000000010000001001100000000000000000000
000000010000001001000000000001011101010110100000000000
000000010000000001100000001011111110100001010000000000

.ramt_tile 19 14
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000010000000000000000000000000000
000010000000000000000000000000000000000000
000000000000010000000000000000000000000000
000000000000000000000000000000000000000000
000010100000000000000000000000000000000000
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000010000000000000000000000000000
000000010000000000000000000000000000000000

.logic_tile 20 14
000010100001010101000011101000000000000000000100000000
000001001100100000000000001001000000000010000001000000
111000000000000101000000011111101111100010000000000000
100000000000000101000011000011001101001000100000000000
010010000001010001100010011001101101100010000000000000
110001000000100000000010000111001111000100010000000000
000000000000000111000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000101100000001001001010110000000000000000
000000010000000000000000000101111010100000000000000000
000000010000000101100010000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000010010000000101100000001001001001101001000000000000
000001011100000000000000000001011010000000000001000000
000000010000000001000111000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 21 14
000000000000000000000000000000000000000000000000000000
000000000000000111000010100000000000000000000000000000
111000000010000111000111001011000000100000010100100000
100000000000000000000100000001101011110110110000000000
110000000000000000000000000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000000000001000000000000000100000000
000000000000000000000000000000100000000001000001000000
000000010000000000000000000000000000000000000000000000
000000010000000000000010000000000000000000000000000000
000000010001010000000000000001001101101000110100000000
000000011010000000000000000000011001101000110000000010
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 22 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010110000000000000000000000000000000000000000000000
000001010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 23 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 24 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.ipcon_tile 25 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000100010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.dsp0_tile 0 15
000000000010000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000110000000000000000000000000110000110000000000
000001000000000000000000000000000000110000110000001000
000010100000000000000000000000000000110000110000000000
000001010001010000000000000000000000110000110000001000
000010010000010000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000

.logic_tile 1 15
000110100100001000000110000000000000000000000000000000
000000000010101011000011100000000000000000000000000000
111000000000000001100000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
000000100001010000000000000001000000110110110100000000
000001001010000000000000000000101000110110110010000000
000000000000000000000000011011001111100000110000000000
000000000000000000000011011101011000110000010000000000
000010010000000000000000000000000000000000000000000000
000000010000001111000000000000000000000000000000000000
000000010000000000000000001001001111101011010000000000
000000010100000000000000000111111011001011010000000000
000000010001110000000011100000000000000000000000000000
000000010110000000000100000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000001000000000000000000000000000000000000

.logic_tile 2 15
000000100001000001000111101011111001010111100110000100
000011000110001111100010101011111000101001010000000010
111000000000001000000110011011011000010111100101000101
100000000000000001000010001111011111101001010000000100
110000100001001101000000011001001010000001000000000000
110001000110101011100011010101011001101001000000000000
000000000000000001000110000000000000011001100000000000
000000000110001101000100000101001001100110010000000000
000110010000000111100110000001011110000001010000000000
000100011100000111000010010001001110001001000000000000
000000011010001000000111000011101011000010000000000001
000000010000000101000110011011001010000000000000000000
000010110010010111100110110011001010000110100000000000
000000011010000000100010001011001000000000010000000000
000000010000000101000000010111111010000111000000000000
000000010000000101000011011101011000000010000000000000

.logic_tile 3 15
000000000001000000000111111111000001101001010100000100
000000000000100001000010001011101010100110010001100000
111010000001000101000011101001101100000010100000000000
100010000100101101100100000111011110000001100000000000
110100000000001000000010110001011011010000000000000000
110010000100000101000111000001101111010010100000000000
000011001110001001000010010101111111000001000000000010
000000000000000111100111011011101011010110100000000011
000100010001001000000011010101011000010101010000000000
000001010000100011000011010000100000010101010000000010
000010010000000000000110000101101001111000100110000000
000001010000000000000111110000011001111000100000100000
000010010000000000000111110101001110000110000000000000
000000010000000001000111000011001101000101000000000000
000000010000001111100011101011001010010010100000000000
000000010000000111100100001011111110000010000000000000

.logic_tile 4 15
000000000000001000000111100011000001000000001000000000
000000000100001011000011100000101110000000000000000000
000000000000000001000000000001001000001100111000000000
000000000000000000100000000000001001110011000000000010
000011100011011000000000000101101000001100111000000000
000000000000001111000011110000101101110011000000000001
000000000001000001000000000011001001001100111000000100
000000000000100000000010010000001110110011000000000000
000010010100001000000111000101001000001100111000000010
000000010000001101000110000000001110110011000000000000
000000010000001000000000000001001000001100111000000000
000000010000001111000000000000101111110011000000100000
000000010001010011100000000101001001001100111000000000
000010010000000000000011100000101010110011000000000010
000001010000001001000000000011101001001100111000000001
000010111010001011000000000000001000110011000000000000

.logic_tile 5 15
000010001000000101000010001011011001001000000000000000
000001000000000000100100001101001001001101000000000010
111001000000000101000000000101000000101001010100000100
100010100000001101100010010111001111011001100000100001
110000001000000001000000001011101110101001010100000001
010000000001001001100010110011110000010101010000000010
000000000000001111100010001011011000010000000000000000
000000000000001101100000000011001010010110000000000000
000000111011111111100000001001011011001001000000000010
000001011011110111000010000001101001000101000000000010
000001011100001001000010000111011001000001010001000000
000010110000001011100000001101111010000001100001000000
000100010001111000000111111111011110101000000110000000
000000010000100011000111010101110000111110100011000010
000001010000000111000000010000011110110100010110000000
000000010010000000000011011111001000111000100001000000

.ramb_tile 6 15
000000000000110000000000000000000000000000
000000000001010000000000000000000000000000
000000001010000000000000000000000000000000
000000000000000000000000000000000000000000
000010000000000000000000000000000000000000
000010101010000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000001010000000000000000000000000000000000
000000111010000000000000000000000000000000
000001010000000000010000000000000000000000
000000111100000000000000000000000000000000
000000010000010000000000000000000000000000
000000011100100000000000000000000000000000
000010010000010000000000000000000000000000
000001010000100000000000000000000000000000

.logic_tile 7 15
000001000000000000000000000000001000001100111100100000
000010100000000000000000000000001100110011000000010000
111000000000000001100000000101001000001100111100000000
100000000000000000000000000000000000110011000000000000
000000100000000001100000000111001000001100111100000000
000011001100000000000000000000100000110011000000000000
000100100000000000000000000111001000001100111100000000
000000001011010000000000000000100000110011000000000000
000101010000001000000000000000001001001100111100000000
000010010100000001000000000000001100110011000000000100
000000010111011000000000010000001001001100111100000001
000000010001000001000010000000001000110011000000000000
000000010000000000000110010000001001001100111100000000
000000010000000000000010000000001101110011000000000000
110001011011110000000110000111101000001100110100000010
100000110000110000000000000000100000110011000000000000

.logic_tile 8 15
000000000000000000000110000000001000001100111110000000
000000001100000000000000000000001100110011000000010000
111010000000100000000000010000001000001100111100000010
100000000001000000000010000000001100110011000000000000
010000000100000000000000010101001000001100111100000000
100000001101010000000010000000100000110011000000000000
000000000000000001100000000000001000001100111100000000
000000000000000000000000000000001001110011000000000000
000001010001001001100000000000001001001100111100000100
000010010000100001000000000000001100110011000000000000
000000010001101000000110000101101000001100111100000100
000000011101110001000000000000000000110011000000000000
000010010110000000000000000000001001001100111100000000
000000010000010000000000000000001001110011000000000000
110000010001110000000000001000001000001100110100000100
100000011010010000000000001011000000110011000000000000

.logic_tile 9 15
000000001100000000000000000101101001001100111000000000
000000000000000000000000000000001101110011000010010100
000000000000001111100000000001101001001100111010000010
000000000000001011000000000000001010110011000000000000
000000000110000011000111100001101001001100111000000001
000010100001000111000000000000001110110011000000100000
000010100001011111100000000101001001001100111000000001
000001001000001111000000000000001010110011000000000100
000001010000100000000011100101001001001100111000000000
000000110000010000000100000000001010110011000000000100
000010110000000000000000000101101000001100111010000000
000001011110100111000011000000001101110011000001000000
000000010000000000000000000101101001001100111000000000
000000010111000000000000000000001100110011000001000000
000000010001000001000000000101001001001100111000000000
000100011010100000100000000000101010110011000001000000

.logic_tile 10 15
000000000001011011100110010001100000000000000000000000
000000000000000011100011010001100000010110100000000100
111000000000001011000111000101011010000010100000000000
100000000000001011000100001001001100000001000000000000
010010000001000001000111100111101110100001010010000000
110001000000100000000100001111111001010000000000000000
000000000000000101000010101000011010101000000000000000
000000000001000000000000001011010000010100000000000000
000000010000000111000011111111101100010111100000000000
000000010000000000100010110001011101001011100000000000
000000010000000000000111011001000000000110000010000000
000000010010000000000011110111001000001111000000000000
000000010001010000000111111111011110100000010000000000
000000010000000000000011101011111001010100000000000000
110000010001000000000000011000000000000000000100000000
100000011010000111000010100001000000000010001000100000

.logic_tile 11 15
000000000001010111000011101011111010000001000000000000
000000001011010000000000000111111010000001010000000000
111000000000001111000111010101101111100000010000000000
100001000000000101000010001001101111010000010000000000
000000000001000001000011101011111000101001010010000000
000000000000100000000100001111010000101010100000100000
000000001010001001000111100011111001111001000010000000
000000000100001011100111110000111001111001000000000010
000000010000001001000011101001001110000001010000000000
000010010110000001000110000001010000010110100000000000
000000010000000001100110001101101011011111110100000001
000000010000010111000011000111011000101111010000000000
000010010000000111100000010011001100010110100100000000
000000010100000000100011000011010000111101010000000000
110000010000101011100011111011011100010111100000000000
100000110001000001000111110101101000001011100000000000

.logic_tile 12 15
000000001010000000000000000111100000000000001000000000
000000000001010000000000000000100000000000000000010000
000000001100000000000000000001101000111100001000000000
000010100000100000000011110000100000111100000000000000
000000000000000000000000000111000000000000001000000000
000000000000000000000000000000100000000000000000000000
000000000000010000000000000000001001111100001000000000
000000000110001111000000000000001010111100000000000000
000000110000000000000000000000000001000000001000000000
000001010000000000000000000000001110000000000000000000
000000010000000000000000000000001001111100001000000000
000000010001011001000000000000001010111100000010000000
000000010001000000000000000000000001000000001000000000
000000010000100000000010010000001100000000000000000000
000001010000000001000000010000001001111100001010000000
000010010000000000100011010000001010111100000000000000

.logic_tile 13 15
000010000000000101100111001001011100111000100110000000
000000000110000111000000000101011110011101000010000000
111000000000001001100111100011011010101001100100000000
100000000000000011000000001111001101010101100000000000
110000001000001000000110101011011000111000100110000000
010000000000000001000010010101011011011101000000100000
000000000000000001000111101101111011101001100110000000
000000000110001111100111100101101110010101100010000010
000000010000001111000010110001101010000010100000000000
000000011000001011000111010000000000000010100000000000
000000011100000101000111001011111110100101010100000000
000000010000101001100100001111011011010101100010000010
000000010000000011000000001011111010111000100100000000
000000010000000111100011110101011000011101000000000000
000010010000001000000110000001111010101001100101100000
000000010010001011000111100111001001101010010010000010

.logic_tile 14 15
000000100000000000000110100011111011101101110100000001
000001000110000000000011100111011001000100100001000010
111000000000010101100110100111000000010110100000000000
100000000000100000000011110000100000010110100000000010
010010100001011000000110110000011000000011110000000000
010001000000100101000010100000010000000011110000000010
000000000000100000000000000000000000010110100000100000
000000000001010000000010011101000000101001010000000000
000000010000001101000000000000001010000011110000000000
000000110000000001100000000000000000000011110000100000
000000010000000011100000000011001010000010000000000000
000000010000000000000000000011011011000000000000000000
000000010000000111000110000000011000000011110000000000
000000010000000000100100000000000000000011110000000010
000000011100000000000000000000000000010110100000000100
000000010000000000000000001001000000101001010000000000

.logic_tile 15 15
000000000000000000000110100000000001000000001000000000
000001000000000000000000000000001001000000000000010000
000000000000000000000000010000000001000000001000000000
000000000000000000000010100000001010000000000000000000
000000000000000000000000000001000000000000001000000000
000000000100000000000000000000100000000000000000000000
000001000000011000000110100101100000000000001000000000
000010100000100101000000000000100000000000000000000000
000000010000000000000000000000000000000000001000000000
000000010110001101000010110000001101000000000000000000
000000010000111000000010100011000000000000001000000000
000000010001111101000100000000000000000000000000000000
000000010000000000000010100000000000000000001000000000
000000010000000000000100000000001111000000000000000000
000001010000000000000000000011100001000000001000000000
000010110000000000000000000000001101000000000000000000

.logic_tile 16 15
000000000000000000000000000000011001110000000000000000
000000000000000101000000000000001111110000000000000000
111001000000001101000000011101011001000110000000000000
100000101110000011000011001101111010101001000000000000
110000000000000011100011100000011000101000000000000000
010000100001000000000010100001000000010100000000000000
000000000110001000000110000001101010010100000000000000
000000000000000001000011100000000000010100000000000000
000000010000000000000000000111000001010110100000000000
000000010101000000000010000101101000010000100000100010
000010110001010000000000000000011011100000000000000000
000011110000000000000000001101011111010000000000000000
000010010000000000000000010111111000101000000000000000
000001110001000000000010110000000000101000000000000000
110000010000000001000010000111100000000000000100000000
100000010000000001000010000000000000000001000011100000

.logic_tile 17 15
000010000000000101000110110111111100101001010000000010
000001001101010111000010011001011110010100100001000000
111000001010010000000000001001011010010000100010000010
100000000000000000000011101101001110100000110000100000
110000000000000101000000000101001111100000000000000000
000000000000000101100010100000011001100000000000000000
000000000000000011100010100001001110010100100000000000
000000000000000001000110101001011000010110100000000100
000000010000000000000000011111000001100000010000000000
000010110001010000000010101001101110000000000000000000
000010011000000000000010000011001011000011110000000000
000000011110000000000100001101101010000011010000000000
000000010000011011000110011000000000000000000100000000
000000010000100101000110011101000000000010000000100000
000000010000000001000000000000011000101000000000000001
000000010000000001000000001111010000010100000000100000

.logic_tile 18 15
000000000000001101000000001101101110001111000000000000
000001000000000111000000000111111110000111000000000000
111010000000100000000110000000000000000000000100000000
100001000000000000000011111101000000000010000000000000
110000000000000001100111000000000001000000100100000000
000000000000000000000011110000001101000000000000000000
000000000000000000000000000001000000000000000100000000
000000000000000000000010100000000000000001000000000000
000000010000000000000000000001011000010100000000000100
000000010000000000000010001101011101011100000001000011
000000010000000000000000000000011000000100000100000000
000000010110000000000011110000010000000000000000000000
000000010000000101000110010101101110001111000000000000
000000010000000000100010011111111110000111000000000000
000000010000010001100000000111001011010110100000000000
000000011010000000000000001111001011010110000000000000

.ramb_tile 19 15
000000000000100000000000000000000000000000
000000000001010000000000000000000000000000
000001000000000000000000000000000000000000
000010100000000000000000000000000000000000
000011001100000000000000000000000000000000
000001000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010001010000000000000000000000000000
000000010000000000000000000000000000000000
000010010000000000000000000000000000000000
000000010000000000000000000000000000000000

.logic_tile 20 15
000000000000000000000010100000001100000100000100000000
000000000000000000000100000000010000000000000001000000
111001001010000000000000010000000001000000100100000000
100000100000001001000011100000001100000000000000000000
010010100001010001000011100111000000000000000100000000
110001000000100000000000000000100000000001000001000000
000000000000000000000000000000001010000100000100000000
000000000000000001000000000000000000000000000010000000
000000010000010000000010001001000000010110100010000001
000000010000100000000000001001100000111111110001000000
000000010000000001000000000000000001000000100110000000
000000110000000000000000000000001010000000000000000000
000010110001010000000000001000000000000000000100000000
000001010000100000000010010001000000000010000000000000
000000010110000011100000000111100000000000000110000000
000000010000000000000000000000000000000001000000000000

.logic_tile 21 15
000010100001010000000000000000000000000000000000000000
000001000000100000000000000000000000000000000000000000
111000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010001010000000000000000000000000000000000000000
000000010000100000000011110000000000000000000000000000
000010011110000000000110000000000000000000000000000000
000000010110000000000000000000000000000000000000000000
000000010000000000000010100000000000000000000000000000
000000010000000000000100000000000000000000000000000000
110000010000000000000000001000001111000111110100000000
100000010000001111000000000111011101001011110000000000

.logic_tile 22 15
000010000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000100010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 23 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 24 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010100000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.dsp0_tile 25 15
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000

.dsp1_tile 0 16
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000001000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 16
000000000001100000000000000000000000000000000000000000
000000000001110000000011110000000000000000000000000000
111000000000000011100000010000000000000000000000000000
100000000000000000100010000000000000000000000000000000
010000100001000000000000000000000000000000000000000000
010001001010000000000000000000000000000000000000000000
000000000000000111100000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000000000000000000000001000001111110111110000000000
000000001000000000000000001011001010111011110000100000
000000000000000000000000000000000000000000000000000000
000000000000000000000010010000000000000000000000000000
000001000000100000000000001000000001001001000000000000
000000000010000001000000001011001110000110000000000000
110000000000000111000110001001111110111101010100000000
100000000000000000100000000001110000010110100000000001

.logic_tile 2 16
000010000001010001100111000001001101101111010101000000
000000000000000000000111101001011010011111110000000000
111000000000000000000000011000000000011001100000000000
100000000000001011000011110101001010100110010000000000
000000100000000000000010111101001101101111000000000000
000001000010000001000011111111101110101001010000000000
000000000000000001100111010011011100110110110100000000
000000000000000111000010001011101001111110110010000000
000010100001000111100010011011100000000000000000000000
000000000000100000000110001111000000111111110000000000
000000000001001011100000001001111000110010110000000000
000000000000100001100000000101011011100001110000000000
000010000000000111000010000011001010111110000000000000
000010000110000000000100000111011111101101000000000000
000000000000000011100010000101011011111111000110000000
000000000000000000100100001011111011111111010000000000

.logic_tile 3 16
000010000000010101000010101000000001010000100000000000
000000000110000000000110110111001001100000010011000001
111000000000000001100010110101111011000100000000000000
100000000000001111000010001011011101101100000000000000
010010000010000000000010101011111001000001000000000000
110000000000001101000000001101001010010010100000000000
000000000000000001000011100001101100000011110110000000
000000000101011111000010101111001000001011110011100001
000000000000001111100110001001101001010011110110000000
000000000100000011100000001111111000000011110000100011
000010000000000111000111111011101111010111100101000101
000000000000000000100011000101101011010110100010100000
000110000000011001100000010000001010000010100000000000
000000000000001001000010001001000000000001010000000001
000000000000000001000110000101111010000100000000000000
000000001100000000000000000011011110101100000000000000

.logic_tile 4 16
000011100100000000000011100011101000001100111000000000
000000000000010000000000000000001010110011000000010010
000101000000100000000000000101001000001100111000100000
000000100001011111000011110000101011110011000000000000
000000000000010011100111010101101001001100111000000000
000000000110000000000011110000001000110011000000000010
000000001100000000000000000111101000001100111000000100
000000000000000111000000000000001101110011000000000000
000010100000000000000010000001001000001100111000000000
000000000000001001000000000000101100110011000000000010
000000000000000001000000000011101000001100111000000000
000000000000001001100000000000001110110011000000100000
000001000001011000000110100111101001001100111000000000
000010000000001101000111110000101001110011000010000000
000001000000000011000000000111001000001100111000000000
000010100000000000100010000000101111110011000000100000

.logic_tile 5 16
000000000001000001000000000000000000000000100100000000
000000000000101001100010110000001100000000000000000010
111000000000000101100000010101101111000100000000000000
100000000000000000100011101111011100010100100000000000
000011101010100000000000000000001100000100000100000000
000011001010000000000010110000010000000000000000000000
000000000000100001000000000001011011000001010000000100
000000001111000000000000000001101100000010010000000000
000001000000101000000011100000000001000000100100000000
000000100000000111000100000000001001000000000000000000
000000001100000001000000000000011110000100000100000100
000000000000000000000000000000010000000000000000000000
000001000000000001000010110000000000000000000100000000
000000001010000000100010000001000000000010000000100000
000000000000000111000010001111011110010100000000000000
000000000000000000100000000001001011100000010000100000

.ramt_tile 6 16
000001000000000000000000000000000000000000
000000000000100000000000000000000000000000
000000000001000000000000000000000000000000
000000000001100000000000000000000000000000
000010100000000000000000000000000000000000
000001000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001110000000000000000000000000000000
000010000000100000000000000000000000000000
000000100000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001110000000000000000000000000000000
000011100000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000001010000000000000000000000000000
000000000000100000000000000000000000000000

.logic_tile 7 16
000000000000100101000111000001101110000010110000000010
000000000001000000000011101001001011000010100000000000
000010000000000111000000000111001100000110100000000000
000001000100000000100011100101001111001111110000000000
000000001000000011000010010001001111000110100000000010
000000000000000111000011010111011011001111110000000000
000001000001101111100010000101011011000100000010100000
000000100011011011100010001101001110010100100000000000
000000000000100001100000010111011011010111100000000000
000000001111000001000010110111101100001011100000000000
000010001001110000000110000001001101010000110000000000
000001001011010001000000000000111101010000110000000000
000001000000001001000000000001001100010100000000000000
000010000000001011000010001001100000111100000000000000
000011100000001000000000000111011001010111100000000000
000001001101001011000000001111011011000111010000000000

.logic_tile 8 16
000000001000010111000010110111000000010000100010000000
000000100100100000000010001101001001110000110000000000
000010100001000011100110000011101010010111100000000000
000000000000000000000000001011001001001011100000000000
000000000000000111000010001001011001000110100000000000
000000000000000000000010101101001010001111110000000000
000101001010000111000111100011111011010111100000000000
000010100000000000000010101111001101001011100000000000
000000000000000011100110010111101011001001010000000000
000000000000000000000110010000111100001001010000000000
000011100001010000000010011111011010000001010000000000
000010001100000001000010011001100000010110100000100000
000000000001010000000110101001001100010111100000000000
000010000000000001000111000101001101001011100000000000
000000000000000000000000010011111101010111100000000000
000000001110000000000010000001011011001011100000000000

.logic_tile 9 16
000000000001010000000000000011101000001100111000000001
000000000100000000000011100000001111110011000000010000
000010100000000000000000000111001001001100111000000001
000001000000000000000000000000101010110011000001000000
000000001011000111000000000011001001001100111000000000
000000000001101001000000000000101100110011000000100000
000000000001011000000000000001001000001100111000000001
000000000000001111000000000000101101110011000000000000
000000000110000011100111100011001000001100111010000000
000000000001000000000000000000101010110011000000000000
000000000001001111100000000111001001001100111000000000
000000000110001111000000000000101110110011000000000000
000000000000000000000111100011001000001100111000000010
000000100000000000000000000000001111110011000000000000
000000101011000000000000000000001000001100110010000000
000000000100001101000000000101001101110011000000000000

.logic_tile 10 16
000000000000000001100010000001011000101000000000000000
000000000100000000100110001101101110011000000000000000
111000000010101111100010101000000000000000000100000100
100000000000011111100000001011000000000010000000000001
010000000000000101000010011011111110010111100000000001
000000000000000000000011110011001100000111010000000000
000000000000000000000111000001011110101011110000000000
000100000000010000000011100001111011110111110001000010
000010001100000000000111001001100000000000000000000100
000000000000001111000011111101101100010000100000000000
000000000000000111000110101001101010100000110000000000
000000001010000001100000001101001101000000110010000000
000000100000011111000000000001001110101000000010000000
000001000000101101100010011101111110011000000000000000
110010000101000000000110001011001100000110100000000000
100001000000000001000000000111101110001111110000000000

.logic_tile 11 16
000000100000011001000110000001011011010000100000000000
000011100100000001100000000101011001100000000000000000
111000000000000001000011111011000001111001110000000000
100000000000000111100010000111001100100000010000100010
000000000000001111100011101111000000101111010110000000
000000001100000101100000001101001000001111000000000000
000000000000001011100011101011101101100000000000000000
000000001110000111000110000101011000110100000000000000
000100000110001011100010001111000000101001010000000101
000000000000011011100011101011101111011111100000000000
001000000110001001000000010111111000000110000000000000
000000000000100111100010011011101001000001000001000000
000000001100010000000011101001101100010111100000000000
000000100000001001000010010101101011000111010000000000
110000000000000000000010001000001110110001110010000001
100000000001011111000100000011011010110010110000000000

.logic_tile 12 16
000100000000000000000000000000000001000000001000000000
000000001010000000000000000000001001000000000000010000
000000000000100000000000000000001001111100001000000001
000000000111010000000010010000001011111100000000000000
000000000000000000000000000000000000000000001000000000
000000000000000000000000000000001101000000000000000000
000001000000100000000000010000001001111100001000000000
000010100001000000000011100000001011111100000000000000
000000000000011000000000000111000000000000001000000000
000000000000001101000011000000100000000000000000000000
000000000000100000000000000000001001111100001000000000
000000000101010000000000000000001011111100000000000000
000000101100000000000000010000000000000000001000000000
000000000000000000000010110000001100000000000000000000
000000000000000000000000000000001001111100001000000000
000000000000000000000000000000001011111100000000000000

.logic_tile 13 16
000000000000101101000011111111011010110100010100000000
000000000001000001100010001101001110100010110000000000
111000000000100111000010100011111110111000100110000001
100000000001000000100110110111001001011101000000000000
110000100000010101000111101001011000000000000010000001
110001000100000000000010011001011000000010000000000010
000000000000000000000110100001111111000000000000000001
000000000000000111000010100001111001001000000010100000
000000101111010000000111010011001010000110100000000000
000001001010001111000011110011111101001111110010000000
000000000000011000000000011101001001100000000000000000
000000000000101011000011010001011011000000000010100000
000000000001110111100111100111100001100000010000000000
000000000000110001000100001101101101111001110000100000
000000000001000111000110001001001011000000000000000000
000000000000000000000011101101001000000000010000000000

.logic_tile 14 16
000000000000001000000000000000000000010110100000000100
000000000000000101000000000101000000101001010000000000
111000001110000000000111100000000000000000000100000100
100000000010000000000000001101000000000010000010100010
110000000000100101100111010000001010000011110000000000
010000000001010101000011110000000000000011110000100000
000000101110000000000000000111000000010110100000100000
000000000100000000000000000000000000010110100000000000
000000001110000000000000010001100000000000000100000000
000000001000000000000011010000100000000001000010000110
000000000000000000000000010001000000010110100000000000
000010000000000000000010010000000000010110100000100000
000000000000000001100000000000000000000000100110000000
000000000000000000100000000000001011000000000010100010
110010000000100000000000000011100000010110100000000000
100001000001010000000000000000100000010110100000100000

.logic_tile 15 16
000000000001010000000000000000000001000000001000000000
000000000100100000000000000000001010000000000000010000
000000000000001000000011100111100000000000001000000000
000000000000001001000000000000000000000000000000000000
000000000001011000000000000111000000000000001000000000
000000000000001111000000000000000000000000000000000000
000000001100000101100000000000000000000000001000000000
000010100000000000000000000000001101000000000000000000
000000000001010000000010100000000001000000001000000000
000000000000000000000100000000001100000000000000000000
000010000000000000000000000111000000000000001000000000
000001000000001101000000000000000000000000000000000000
000000000100000101000000000111101000101000000000000001
000000000000001101100000000000000000101000000000000000
000000000000000101000000000000011001000110100000000000
000000000000000001100000000101001001001001010000000000

.logic_tile 16 16
000001000000001000000010101101101010001110000000000000
000000101000001111000000000001101000001001000000000000
111000000000000101000111100101011101010000000000000010
100011000000000101000110100011011101101001000010100000
110000000000001101000000000000000000000000000100000000
000000000000001011000000001111000000000010000000000000
000000000001011000000111001101111000000010100000000000
000000000000100011000111100111101010010010100000000000
000001001000000101100010001001101100010100000000000000
000000100000000000000000001111110000000000000001000000
000000000001010000000010110111011001010100100000000000
000000000000100001000010001001011000010110100000000000
000010000000000101100011100000001110000100000100000000
000001000000000000100110010000010000000000000000000000
000000000000001000000010100011111001000010100000000000
000000001000000111000100000101001010010010100000000000

.logic_tile 17 16
000010100000001000000111101001011001000010110000000000
000001000000001111000110100011111110000001010000000000
111010100000000101000111110101011000000000000000100101
100001000000000111000111101101100000010100000000000100
110000000000100000000011101011001110010100100000000000
110000001111000111000011100101101001101001010000000000
000010100000000011100010101101111000101001010010000010
000000000000000101000100000001111111010100100010000001
000000000000000000000110011011011010010100100000000000
000000000000000000000110010101101101101001010000000000
000010000000001011000111100111111100001011000000000000
000000000000001001000000001001101010000011000000000000
000000000000011000000011111011101000001110000000000000
000000000000001001000010000011111000001001000000000000
000000100000000111100111000000000001000000100100000000
000001000000000000100100000000001100000000000000000000

.logic_tile 18 16
000000000000001101100111110101101011010000000000000010
000000000000000011000011100101111111101001000010000110
111010100001000011100000001101011111001100000000000000
100000000000100111100000000111101101000100000000000100
110000000000001101100010011000000000000000000100000000
000000000000001111000010000001000000000010000000000000
000000000000000001000000010011001101110100110000000000
000010000000000000100010100000011100110100110000100000
000000000000000000000000000111001001100000110000000000
000000000000001111000010000000111010100000110000000000
000010100000000011100110000011001010000010000000000000
000001000000000000100100000000101010000010000000000000
000000000000000000000000000111100000000000000100000000
000000000000000000000010000000100000000001000000000000
000010100001011001100010100001001001010110100000000000
000010000000000001000110000001011000101001000000000000

.ramt_tile 19 16
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000010000000000000000000000
000000000000000000000000000000000000000000
000000000001000000000000000000000000000000
000000000001110000000000000000000000000000
000000000000000000000000000000000000000000
000001000000000000000000000000000000000000
000000000010000000000000000000000000000000
000010000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000001000000000000000000000000000000
000000000000100000000000000000000000000000

.logic_tile 20 16
000000000000000101000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
111000001100000000000000000000000000000000100100000000
100000000000000000000010100000001000000000000001000000
110000000000000101000000000000000000000000000000000000
000000001010000000100000000000000000000000000000000000
000001000000000000000000000000001011001111110000000000
000000000000010000000000000000001101001111110000000000
000000000000000000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
000000000000000000000110100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000001000000100100000000
000000000000000000000000000000001001000000000000100000
000000000100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 16
000000000000000000000000010001100000000000001000000000
000000000000000111000011010000100000000000000000001000
111000000000001001100010110001100001000000001000000000
100000000000000001000010000000101010000000000000000000
010000000000000000000110100101101000111100001000000000
010000000000000000000010000000000000111100000000000000
000000000000000000000000000001000001000000001000000000
000000000000000111000000000000001000000000000000000000
000000000000000000000000011101001000101111110100000000
000000000000000000000010000001101011111111010000000000
000000000000000000000000001101001100011110100100000000
000000000000000000000000000001111011010111100000000000
000000000000000000000000001101011000101111110100000000
000000000000000000000000001001111011111111010000000000
110000000000000000000000001001111001000010000010000000
100000000000000000000000000001011001000000000001100000

.logic_tile 22 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000

.logic_tile 24 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.dsp1_tile 25 16
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.dsp2_tile 0 17
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000010000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000010000000000000000000000000000000110000110000001000
000001000000000000000000000000000000110000110000000000
000000000010000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 17
000000100000010000000010100000000000000000000000000000
000001000000000000000100000000000000000000000000000000
111000000000000111100110001101001111101000010000000000
100000000000000000000000001001011000010010100000000000
010010100000000001000111000000000000000000000000000000
110000000000001011000011010000000000000000000000000000
000010100000000000000000000000000000010110100100000000
000000000000000000000000001001000000101001010001000000
000000000000000000000110000011001010000010100000000100
000000000000000000000000000000100000000010100000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000111100000000000000000000000000000
110000000000000000000000000101001110100011110000000000
100000000000000000000000001101011111010110100000000000

.logic_tile 2 17
000000100000000101100011000001011001110000000000000000
000001000000000000000110010101101000100000000000000000
111000000000000011100111000101101100101000000000100000
100000000100001101000100000000110000101000000000000000
000000001111111001100000010011101101111110110100000000
000001000001010111000011010000011100111110110000000100
000000000000001011000010101111001111101011000000000100
000000000000000111100100001001101010111111000000000000
000000100000000011000110110101001110000000000000000000
000000100000000000000110101001100000000011110000000000
000000000001001001100000000101101001100011110000000000
000010000000000001000000001101011110101001010000000000
000000100000000011100011110001001100111110100100000000
000001000000001111100111100000000000111110100000000001
000000000000010011000000000111011110111110110000000000
000000000000000111000000000101001111101000010000100000

.logic_tile 3 17
000100100000000000000000000000011010000100000100000011
000001000000000000000011100000010000000000000011000100
111000000000000111100111001101011011001001000000100000
100000000110001011000000000001111001000101000000000000
010001000000000111000111110101000000010000100111100000
010010100000010111100010000000101100010000100011000001
000000000001011000000111100011101011101011110000000000
000000001010001011000010100101101111010001110000000000
000000000000001000000111101101001100101111010000000000
000000000000010001000000001011011111101110000000100000
000010100000000000000011100011111000000001010000000000
000000000000001101000111100000000000000001010010000001
000001000000000101100110100101101011111010100000000000
000000100000000000000000000111001101111001010010000000
110000000000000000000110100011111111101011110000000000
100000000000000000000010010101111101010001110000100000

.logic_tile 4 17
000000000001010000000010010111101001001100111000000000
000001000000000000000111010000101100110011000001010000
000001000000000001000000000011101000001100111000000000
000010101010000000100000000000101001110011000000000000
000000000111010000000000010011101001001100111000000000
000000000100000000000010110000001111110011000001000000
000001000000000111000000000001001001001100111000000000
000000100000000000000000000000101101110011000000000000
000100000000110000000111000011001001001100111000000000
000000001100000000000010010000101010110011000000000100
000101000000000111010111100111001001001100111000000100
000010000000001111100011110000001000110011000000000000
000000000001000111000011000111101000001100111000000000
000000000000000000000100000000001111110011000010000000
000000000000001000000010010011001000001100111000000000
000000000000001001000011100000101011110011000000000000

.logic_tile 5 17
000000000000000111100011000101001001001101000000100000
000000000000000000000110011011011000000100000000000000
111010100000101111000000000001111100010000000000100000
100101000000011111100000001111011010010110000000000000
000000001011000101000110110000011100000100000100000000
000000000000100001100111100000010000000000000000000000
000000000000000001100010001111111000000001010000000000
000010100100000000000100001111001010000001100000000010
000100100000000101000010010001001011100000000000000000
000000000000100000000111001101011010000000000000000010
000000001110000000010011100001011011000010000000000000
000000000000000000000111111011111000000000000000000000
000000000000001011100000000101001111001101000000000000
000000001010000101100010100101001000000100000000100000
000000000001110101100000010001101110010000000000000000
000000000001110000010011010011001010010110000000100000

.ramb_tile 6 17
000000000000000111000011000111001110000000
000001010010000000100000000000100000000000
111011100000100001000000000001101010000010
100010100001000111100010010000000000000000
110010100001010111000000000101001110000000
110001000000000000000010010000100000000000
000001000000000000000011100011101010000000
000000101100000000000100000001100000000000
000000000001000000000000000001001110000000
000001000000100000000000000111100000010000
000000000000000001000011101001101010000000
000000001100000000000010010011100000000000
000000000000001011000011111001101110000000
000000100010001011100111011111000000001000
110000000000000001000010001101101010100000
110000000110000000100000001011100000000000

.logic_tile 7 17
000001001010000111100110000111101000010100000000000000
000010000000000111100100001101010000111100000000000000
000000000001010000000111110101111000000010000000000000
000000001110000101000011110001111111000000000001000000
000001001010000000000111000001111101010000110000000000
000010000000000111000000000000111000010000110000000000
000000000001001101000111101111100000001001000000000010
000000001000101001000110101001001101101001010000000000
000000000000000000000110101101111000100000000000000001
000010100110000011000100001011011100010110100000000000
000011101001010001000110101001001111010111100000000000
000010101010000000000110010111011100001011100000000000
000010000100001000000011000111011011100000110000000010
000010000001011111000011110001011101000000110000000000
000000000000001001100000011011111010100001010010000000
000000000000000111000011111111101010000001010000000000

.logic_tile 8 17
000000000000001101000110001011101110000010000001000000
000010100000001011000000001011101100000000000000000000
111010101100100111100000010101011111111110110010000000
100001000000111101100011001001001110111101010000000000
000000001010000101000111100001000000001001000000000000
000000001010000000100111111011001000101001010000000000
000000100001101001100110010101001110010111100000000000
000001000000101001100110011101101100001011100000000000
000100000000010111100010100011101111101001110100000000
000000000110000001000011001111011010000000100000000001
000001100000001001000111001001111100101000010000000000
000011001100000011000010001111101101000000100000000000
000000000000000111100111011101111011000010000000000000
000000000000001001100011010101101011000000000001000000
110011000000100001100011111111111001101111010000000100
100010000100001001000011000111101000111111010000100000

.logic_tile 9 17
000000000000000111100000001001001110100001010000000000
000000000110000001100010010101011101100000000000000000
000000101010000111100110000001001000000010000000000010
000001000000010000000011000111011011000000000000000000
000000000000010111100111000101001111101000010000000000
000000000100000111100110001011011010000000010000000000
000000000000000111100000001011101101111110110010000000
000100000000010000100011110011101110111110100000100100
000000000000001011100111001001101101101111010000100000
000000000110000001100011100011101110111111010001000100
000000101110100101000000010001101111111111110000000000
000001000001010111100010001011101110110110100001000000
000000000000100011100011110101111001000110100000000000
000000000101000001000111101111101111001111110000000000
000000100000100101100010010101001011111000000000000000
000000000000010111000011101111101111100000000000000000

.logic_tile 10 17
000001000000000001100000011000000000000000000100100010
000010000110001001000010000011000000000010000000000100
111001101010101000000011100001101010111101010010000000
100011000001001011000110011101110000010110100001100000
010000000001000001000111110011111011000010000000000000
000000000000100000000110100101001101000000000000000000
000000000100000000000000011111111000010111100000000000
000010100000000001000011111011001100001011100010000000
000000000000001011100110100011001110000001000000000100
000000000100001111100111011001111101000000000000000000
000011100000011011100111001011001111000110100000000000
000010000001000101100110001111001110001111110000000000
000000000001010011000000000001000000000000000100000000
000000000000000000000010000000000000000001000000000110
110000000101011111100111111001011111101000010000000000
100001000000011111000111101101011001000000010000000000

.logic_tile 11 17
000110000000000111100111001011000000101001010000000000
000000000000000000100110100111001111100110010000000010
111000000000000111100110100101011011011110100110000000
100000000000000111000011111101101010111111110000000000
000000000111010011100110000001001111101001000000000000
000000000000100000100010001111001001010000000000000000
000010000000101001000000001011011000010111100000000000
000000000001010111000000000011101001000111010000000000
000010100110000001100000001001100001111001110000000110
000011100000000001000011101011101110101001010000000001
000000000000101001000011010011001011010111100000100000
000000000000000111000011001111001000001011100000000000
000010100000000000000111000011100000101001010000000000
000001000111010001000111001001101111011001100000100000
110000000000000011000000001011101110101001010000000000
100000000000000000100010001111010000010101010000000001

.logic_tile 12 17
000000000000000000000111100111100000000000001000000000
000000000000001111000000000000100000000000000000010000
000010001100000000000000000000001000111100001000000000
000000000001010000000000000000001001111100000000000000
000000000100010000000000000011000000000000001000000000
000000000100000000000000000000100000000000000000000000
000000000000000000000000000000001000111100001000000000
000010100000000000000000000000001001111100000000000000
000100000000000000000111000000000001000000001000000000
000010001010000000000100000000001110000000000000000000
000011101010000000000000000001001000111100001000000000
000001000000010000000000000000000000111100000000000000
000000000000010000000010000000000000000000001000000000
000000000110000000000100000000001111000000000000000000
000010000000000101100000010000001000111100001000000000
000000001000000000100010110000001001111100000000000000

.logic_tile 13 17
000000000000100101100110110000000000000000000000000000
000000000001000000000010000000000000000000000000000000
111000000000000001100110100011111010100101010100000000
100000000000001001000000000001011011101010010000000000
010000100000000111100111101101011110111000100100000000
110001000000001001100010000101101111101110000000000000
000100000000100101100010000111111100000001000000000100
000100000001010000010100001011011010000010100000000000
000000000001000101000111110000000000000000000000000000
000000000000100000100111000000000000000000000000000000
000001000001110001000000000001101101101101110100000000
000000101001111001100010011101011001001000010000000000
000010000000100000000011100001101100000010100000000000
000000000001010000000000001001000000000000000000000000
000000000000000001000011101101011110101101110100000000
000000000000001111000000000011011001000100100000000000

.logic_tile 14 17
000010100000010101100000001000000000010110100000000100
000000100000000000000000001101000000101001010000000000
111000001100000101100000000000001010000011110000000000
100000000000001111000000000000000000000011110000000010
110000001111000111000000010000000000000000000000000000
010000000000100000000010100000000000000000000000000000
000001001110100000000110100000000000001111000000000100
000000100001000000000000000000001011001111000000000000
000000000000000000000000010000011000000011110000000000
000000000000000000000011110000000000000011110000000010
000000000000100000000000000000000000001111000000000000
000000001101000000000000000000001000001111000000000010
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010001000000000001100000000111100000000000000100000000
010000100000000000100000000000000000000001001010000001

.logic_tile 15 17
000000000000001000000110100000000001000000001000000000
000000001110000101000000000000001111000000000000001000
000000000000011000000000000000000001000000001000000000
000100001100100101000000000000001100000000000000000000
000000000000000101100000000000000001000000001000000000
000000000000000000000000000000001010000000000000000000
000110000000010101100000000001000000000000001000000000
000001000000000000000000000000000000000000000000000000
000010001010000000000000000001000000000000001000000000
000000001010000000000000000000100000000000000000000000
000100000000010001100000000001100000000000001000000000
000000000000100000100000000000000000000000000000000000
000000000000000000000000000000000000000000001000000000
000000000000000000000000000000001010000000000000000000
000000000000010000000110000000001000111100001010000000
000000000000100000000100000000000000111100000000000000

.logic_tile 16 17
000000000000000001100000001000000000000000000100000000
000000000110000101100011110111000000000010000000000000
111000000000000000000000011001011010001101000000000000
100010100000000000000011001011111000001000000000000000
110000000000001001100010101000000000000000000100000000
000000000000000011100010101001000000000010000000000000
000010100000000000000111001111101010000000010010000000
000000000000000000000100001011101011000001110000000000
000000000001010000000000000000001010000100000100000000
000000000000000000000000000000000000000000000000000000
000010101100000000000110101001001010000000010000000100
000000000000000000000000001011001111000001110000000010
000000000000001000000000010011101110001000000000000110
000001000000000001000010001101101010001110000000000001
000000000000000001000110000000000000000000000000000000
000000000101000000000100000000000000000000000000000000

.logic_tile 17 17
000000000000000101000011111101111000110000010001000000
000000000000000000000111000001111110110000110001000100
111000000000000011100110000101011100000110100000000000
100000000000000101100000001001001010010110100000000000
110000000000000101000111101000000000000000000100000000
000000000000000001000100000101000000000010000000000000
000000000000000001000110010011101010001110000000000000
000000000000000000000111100101011000001111000000000000
000010000000000000000000011001111100001101000000000101
000001000010000000000010001111111010000100000000000100
000000000000000000000110001011001000001101000010000100
000000000000000001000100001001111000001000000011000000
000010100000000001100000001001111001101001010000000001
000001000000000000000000001101011110010100100001000001
000000000000010001100010100000011100101000000000000000
000000001100000000100000000101000000010100000000000010

.logic_tile 18 17
000000000000000000000011100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
111000000000001000000110100000000000000000000000000000
100001000100000011000010100000000000000000000000000000
110000000000000000000000001111011000001001000000000000
000000000000000000000000000011011110000101000001100100
000000000001000000000000001111011001010000100000000001
000000000000100000000000001001011100010100000001100001
000000000000000000000000000000000001000000100100000000
000000000000000000000000000000001000000000000000000000
000000000000001001100000000000000001000000100110000000
000000000000000001100000000000001111000000000000000000
000000000000101001100000000000000000000000000000000000
000000000001001001100000000000000000000000000000000000
000000000000000000000000000000000000000000100100000000
000001000000000000000010000000001001000000000010000000

.ramb_tile 19 17
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000100000010000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000001000000000000000000000000000000
000000000000100000000000000000000000000000
000000000000000000000000000000000000000000
000000001000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000010100000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 17
000000000000000000000010100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
111000000000000000000000000000000000000000000110000000
100000000000000000000000001001000000000010001000000000
110010000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000111100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110001000000100000000000000000000000000000000000000000
100010100000000000000000000000000000000000000000000000

.logic_tile 21 17
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 17
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 17
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 17
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.dsp2_tile 25 17
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.dsp3_tile 0 18
000000000000000000000000000000000000110000110000001000
000000001010000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000001010000000000000000000000110000110000001000
000000000000100000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000001010000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 18
000000000000001000000010101111111011111111000000000000
000001000000000111000011100011101011111101000000000000
111010100000000000000000000000000000000000000000000000
100001000000000000000000000000000000000000000000000000
000000000001010000000010101111001100110000100000000000
000010100100000000000100001011001011010000100000000000
000000000000000000000010100000000000000000100110100100
000000000000000101000100000000001100000000000010100011
000000000000001101000110010111011110001011110110000100
000000000000010001000011010011101000010111110000000001
000000001110000000000000000111001110101000010000000100
000000000000000101000010010000011101101000010000000000
000001000000000101100111010001001100000000000000000100
000000000000001111000010001011111001000100000000000000
000000000000000000000000010000000000000000000000000000
000000000000001001000011000000000000000000000000000000

.logic_tile 2 18
000000000100111000000111100001111110111001010100000010
000000000110001001000010111011001100111111110010000000
111000100000000001100000000001011110101011010000000000
100001000000001101000010110111001111001011100000000000
000000000011000000000000000101001111100000000000000000
000000000100100101000010001111111111110000000000000000
000000001100000000000000001000011000000001000000000000
000000000000000000000000001111011101000010000000000000
000010100110011111000110011000001011111100100100000000
000000000000000001100110001011001100111100010010000000
000000000000001000000010110011111100000010100000000100
000000000000001001000110000000010000000010100000000000
000000000000000000000110001011101100010110100000000000
000000001010010111000110110001100000010100000000000000
000000000000000111100111010011001000000100000000000000
000000000000000111100011010000011001000100000000100000

.logic_tile 3 18
000000000000000011100010110001111100101111010000100000
000000000010001111100111111001111010011101000000000000
111000000000001000000111101000011000010100000000000000
100001000000000111000000000011000000101000000010000000
110100000000010111100110110101100001110000110010000010
110100000000000000000011101101101110100000010010000001
000000000000001001000111100101101000101011000000100000
000000000100001011100011110011111101111111000000000000
000000000100000111000110110111101010111101010110000000
000000000010001001100011000001010000010100000000100000
000000000000100001100010010000011100101000000000000100
000000000001000000000111011111010000010100000000000000
000000000000010000000011111001011010000001010000000000
000000001010000000000110000101001101001001000000000000
000000000000000001000000000011011010000001000000000000
000000000000001001000000000001001001010110000000000000

.logic_tile 4 18
000111000000100000000000000111001001001100111000000000
000010100100010000000000000000101110110011000000010000
000000001110010000000111000101101000001100111000000010
000000000000000000000100000000001010110011000000000000
000000001100001000000111000001101000001100111010000000
000000000000001111000010010000101101110011000000000000
000000000000000001000110100101001000001100111000000000
000000000000000000100100000000101011110011000000000000
000000000001001111100000000011101000001100111000000100
000000001000101011100010010000001100110011000000000000
000000100000000011000000000101101001001100111000000000
000001000000001111100000000000101110110011000000000000
000001000001000000000010110011001000001100111000000000
000000100000100000000111000000001111110011000000000000
000010000000000101000000000011101001001100110000000100
000000000000101101100011110000001111110011000000000000

.logic_tile 5 18
000001000001100000000000010111101100010000000010000100
000010000000100000000010010011101110010110000000000010
111000001100000001100011100000000000000000100100000000
100000000000000000000110110000001110000000000000000000
000000000001000000000000000101111110000001010000000100
000000000000110000000010011011111110000010010000000010
000000000110000000000000011111101111010000000000000000
000000000000000000000010001111101000100001010000000010
000010100001000001100000000101011101010000000010000000
000001000000010101000010101001111101010010100000000000
000010000000000001000010010000000000000000100100000000
000001001010000000000110000000001111000000000000000001
000010000011010001000000000000011100000100000100000000
000010000000000001000010010000000000000000000000000000
000000000000000111000010101001111111110110100000000000
000000001010001001000010011001101110110110010000100000

.ramt_tile 6 18
000000000001000111100011100111011010000000
000010100000100000100111000000000000001000
111000000001000000000000010001111010000000
100000000000001001000011110000100000000000
110000000000000000000000000011011010000000
010000000101010000000010010000100000000000
000000000001001111000000000111011010000000
000000000001010011000000000001100000001000
000001001010100001000011110011011010000000
000000000001010000100111101001000000000100
000000000000000000000000001011111010000000
000010100000001001000000001111000000000100
000000000001111000000111001101011010000000
000001000000110101000100000111100000000100
010010000000000111000011100111111010000000
010001000000000000000011011001100000000100

.logic_tile 7 18
000010100001010111000010011001011110011110100000000000
000000001110000101100010011101001010111001010000000001
000000000000001111000111101000000000001100110000000000
000000001110000111000011001001001111110011000000000000
000000001001001111100111000101011110010110100000000010
000010100000100111100010101001011101010000000000000000
000010100001110011100010001111111101010111100000000000
000000000001010000000111100001001100001011100000000000
000000000000000001100000000001001011100001010000000000
000000000000100000000010001101111010000001010000000001
000000000000100001000000011001111000101011110000000000
000010101011001001000010110111101100111011110000000100
000000000000000000000110001101101000101100000000000001
000000000010000000000011110101111111001100000000000000
000000001100001001000000001001011100110000100010000000
000000000000001111100011101111011001010000100000000000

.logic_tile 8 18
000000000101000011100000000011100000000000001000000000
000010100000000000100000000000101011000000000000000000
000010100000000000000000000111101000001100111000000000
000000000000000000000000000000001011110011000000000000
000000000000100111100011110101101000001100111010000000
000000000000010000000110110000000000110011000000000000
000011100001000111100000010000001000001100111000000000
000000000100000001000011110000001000110011000000000010
000000000000100000000000000101101000001100111000000000
000000000000010000000000000000100000110011000000000000
000000001001000000000111100101101000001100111000000000
000000000110100000000000000000000000110011000000000000
000000000000000000000000000111001000111100001000000000
000000000000000000000011100000100000111100000010000000
000000101101000101000000000101000000000000001000000000
000001000000100000100000000000000000000000000000000000

.logic_tile 9 18
000000000000011001100000000011111000000001010000000000
000000100110000001000000000000010000000001010000000000
111000001000001111100011110111111100001001010000000000
100000000000000111000011110000011100001001010000000000
000000001010010000000111101111111000010111100000000000
000000000001100111000110001101001000001011100001000000
000000001100000111000011101000001010011111110110000000
000000100000001111100111101011011000101111110000000000
000000100000100001000110101101111011100000010000000000
000011100000010000000010001001101010100000100000000000
000000001110010001000110110001101110010111100000000000
000000000000000001000111111111011010001011100000000000
000010000000001011100011101011011110101011110000000000
000001000000000001100110101111111110111011110001000000
110000000000100001100010110011101100000010000000000010
100000000010001001000110101101011110000000000000000000

.logic_tile 10 18
000000100000000111100010100111101001000111010000000000
000001001110000000100100001011111110010111100010000000
111000100000100000000000001111011100111101010000000000
100001000000010000000011100101100000010110100001000000
010000000001011111100010000011100000000000000100100101
000000000001101111000000000000000000000001000000000000
000000000110001000000010000001101010101000010000000000
000000100000000101000000001111101000000100000000000000
000010000000010001100111010001001011100000000000000000
000001000001111111000010110101001001110100000000000000
000000000000000101100000001011011010010111100000000000
000000000100000101000000000111011110001011100001000000
000000000000001000000010000011011110010111100000000000
000000000000001011000010001101101100001011100000000000
110000001010010111000000010000000000000000100101000000
100000000000000111100011100000001100000000000000000010

.logic_tile 11 18
000000000101000001100011100101001111101000000000000000
000000000000001101000110101011001100100100000000000000
111001000000001101000000000001011111101101010000000001
100000000000000101100000000000101111101101010000000100
010000000001000001000011100000000000000000100100000001
000010000110101011000011100000001010000000000000000100
000000000000000000000011100000000001000000100110000000
000000000001000000000100000000001101000000000001000001
000001000110000000000000000011111001001001100100000010
000000100000100000000011110001001011001001010000000000
000000000000100001010110100101011000111100100000000101
000000000001001111100000000000101001111100100000000000
000010100000001000000000000001000000000000000100000000
000001100110000111000000000000000000000001000011000000
110100101110110101000000000011011100100001010000100000
100000000000000000000011111101101010010000000000000000

.logic_tile 12 18
000011100001010000000000000011100000000000001000000000
000010100000100000000000000000100000000000000000010000
111000100000000000000010010011001000100101010100000000
100001000000000000000111101111001100101010010001000000
010010100000001001000111100011101110101000110000000100
110000000011000101100100000000001010101000110000000010
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001111000111100000011000000000110000000010
000000000000000111000100000000011111000000110000100010
000000001110000101100010000000000000000000000000000000
000000100000000000000011110000000000000000000000000000
000000000000011000000010001111101110101001010000000000
000000000010101111000011001001100000101010100000000010
000010100000000000000000010011100000110000110000000000
000000001010000000000010101011101010111001110000000101

.logic_tile 13 18
000000000000000111000011110001001000010110100100000000
000000101010001111000111111001010000111110100001000000
111100001110100000000000000000000000000000000000000000
100000000001000000000000000000000000000000000000000000
000001000000000000000010000001011010010111110100000000
000010000110000000000000001101110000101001010000000010
000001000000000111100000010000011110011111110110000001
000010101100000111010011101011001100101111110000000010
000010000000010001000110100000000000000000000000000000
000000000000000000000011110000000000000000000000000000
000100001110000111000000001001000001001111000100000000
000000000000000000000010100111001100101111011000000100
000000000000000000000000001000011010101011110100000000
000000000000000000000000001011000000010111110001000000
110000000000000111100000000101101100010111110100000001
100000000000000101000000001001010000010110100000100001

.logic_tile 14 18
000000000000000000000111100000000000000000000000000000
000000000110000000010000000000000000000000000000000000
000000000000100111000000011000000000001001000000000000
000000000001000000000011100001001111000110000010000000
000000000000000111100010001111101010010001100000000000
000000001110000001000000000011001100010110100000000000
000001000000000000000111001111011000001011110000000000
000000101100000000000100000011011010101011110000000000
000010000000000011100000000000000000000000000000000000
000000000000001001100000000000000000000000000000000000
000001000000001001100000001101111100100000000000000000
000010100000000111010000000111101001111000000000000000
000000000000001101100000011111101100100000010000000000
000000000000000101000010000011001010010100000000000000
000010100000001000000000011101011000010011110010000000
000001000010000011000010001111111110110011110000000000

.logic_tile 15 18
000000000000000111100111000101011011100001010000000000
000000000100001001000100000001011110110011110000000000
000000000000100111000111110111111010100010110000000000
000000000001000000000111001001001101101001110000000000
000000000000001001100111000011000000101001010000000000
000000000000001111100010111111101010000110000000100000
000000100000101001000010010111111010101001010000000000
000001000001000111100011101011110000101000000001000000
000000000000000000000010001101001100101000000000000000
000000000110000000000110011001110000101001010000100000
000000000001010001100000011011001011011111110000000000
000000001100100000000010000001111010001011110000000000
000000000000000000000111000000011001001100000000000000
000010000000000000000100000000011110001100000000000000
000010000000000011100110001011100000000110000000000000
000000000000000000100000000011101000010110100000000000

.logic_tile 16 18
000000000000000111000111000011011010001001000110000100
000000000000001101100100000011001010001101000000000010
111000000000000000000110000001000000001001000000000000
100000000000000101000100000000001101001001000000000000
010000000000001111000011100001101001010100000000000000
110000000000000011100000001011111000100000010010100110
000000000000000111000000000001000000001001000000000000
000000001100001101000000000000001110001001000000000000
000000000000001001100111000001011011010000000100000100
000000000000000001000110001111001100010110100000000000
000000001110001000000000011101011110010000100100000000
000000001100000001000010100101001111010100100000100000
000000000000000000000110000001101011010100000010000000
000000000000001101000011111011101101100000010001000000
000000000000001001100000001101101101000001010000000000
000000000000000101000000000111011001000001100001100000

.logic_tile 17 18
000000000000000111100111000001111011000111010000000000
000000000000000000000000000000111101000111010000000000
111000000000000111100011100111011111000010100000000000
100000000000000000100000001111001001000001100000000000
110000000000001000000010111001111011010000110000000000
000000000000001111000011011011111110000000010000000000
000000001010000000000010100101101010111000000000000000
000000000010000000000010101001111010111100000001000001
000000100000000000000000000001000000000000000100000000
000001000110000000000000000000000000000001000000000000
000000000001001000000110001101111100001101000010000010
000000000000101101000010001011101011000100000000000100
000000000000000001100000000001100000000000000100000000
000000000000000000100010110000000000000001000000000000
000000000000000001000010000111100000000000000100000000
000001000000000000000000000000100000000001000000000000

.logic_tile 18 18
000000000000000000000000010000000000000000000000000000
000000000000000000000011100000000000000000000000000000
111000000011000000000000000011001010101000000000000001
100000001010100000000000000000010000101000000000000000
110000000000000000000110010000000000000000000000000000
000000000000000000000011010000000000000000000000000000
000000000001010000000000001000000000010000100010000000
000000000000010000000000001011001011100000010000000000
000000000000000000000000000000000000000000000000000000
000000000000001111000000000000000000000000000000000000
000000000000000000000110000000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000010100000000000000001000000000000000100000000
000000000110000000000000000000100000000001000000000000

.ramt_tile 19 18
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000010000000000000000000000000000
000000000000000000000000000000000000000000
000000000000010000000000000000000000000000
000000000000100000000000000000000000000000
000010000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000010100010000000000000000000000000000000
000000001010000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 18
000000000000000000000000000000000001000000100100000000
000000000000000000000000000000001011000000000010000000
111001001100000000000000000000001100000100000100000000
100010100000000000000000000000000000000000000001000000
110000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000010000111000000000000000100000000
000000000000000000000010000000100000000001000001000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 18
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000

.logic_tile 22 18
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 18
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 18
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.dsp3_tile 25 18
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.ipcon_tile 0 19
000000100010000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000010000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000001000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000100000000000000000000000110000110000001000
000001000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 19
000000000001110000000000001111101010000000000110000101
000001000011010000000011111111100000101000000000000000
111000000000000101000000000000000000000000000000000000
100000000000000101100010100000000000000000000000000000
010010000000001101000010100101100000101001010010100000
010010000000000001100000001101100000000000000000100110
000000000000001000000000011001101101000010000000000000
000000000000000111000011110101111000000000000000000000
000000000000000001000000001011011110111110110000000000
000001000000000000100011110001011110010110100000100000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000100111000000000000000000000000000000000000
000000000001000000100000000000000000000000000000000000
110000000000010000000011101101000000100000010000000000
100000000000000000000110001101001010000000000000000100

.logic_tile 2 19
000010000000010001000011100011101101000010100000000000
000010001110000000100100000111111000000010010000000000
111000000000000101000000011111011011010000000000000000
100000000000001111000011100001101100000000000000000000
010000000100000000000010000111001101000100000000000000
100000000000000000000000000000101111000100000000000000
000000000000000001100000000001101010010000110000000000
000000000000000000100000000111011101000000010000000000
000110100100011111000110100001000001101001010000000000
000000001010001011000111001011001101100000010000000100
000000001100001001100010011001100000001001000000000000
000000000000000101000011010111101001000000000000000000
000010001101011011100010010000000000000000100100000000
000000000000000101000111000000001100000000000000000000
110000000000001000000111011001111100010000110000000000
100000000000001001000111001111001101000000010000000000

.logic_tile 3 19
000100001000101001100110101011101110010111100110000001
000000000001010101000010110101011000010110100001100000
111000000010100001100110100111111011010110100100000000
100000000000001101000010101001101011011110100001100010
110000000000010000000011100111011011000000100000000000
010000000100000000000000000111001101100000110000000000
000000000000000111100010111001000001011111100110000001
000000000000000001000010000111101001101001010011000100
000000000000100101100000001000001101001011110110000000
000000000001000000000010000001001011000111110000000110
000000001011010101100110011001111011010110100100000010
000000000100000101000011001111101101101101010001100100
000010000100010001100000010001101111000110000000000000
000000000000000001000010001101001101001010000000000000
000000000000001000000110110011111100000010100000000000
000000000000000101000010100001011110000010010000000000

.logic_tile 4 19
000000000000000000000111100000001100000001010010000000
000000000100000101000000001101010000000010100011000101
111000000000000000000000001101111110111110110000000000
100000000000000000000010010111011001010100100000000000
110000000100001000000110000000001100101000000011000001
110000000001000011000011101101010000010100000000000001
000000000001000101000111101101101101010110100110000000
000000000000100000000110100011111101111001011000000000
000011100010000000000010110111111011101011110000000000
000000001010000000000110010111011111100010110000000000
000000000000000101000111001111111000101111010000000000
000000000000000000100000000111111011011101000000000000
000000001001010111100010010111101111111110110000000000
000000000000100000100011010001011111101000010000000000
110000000010000101000011101111111110101111010000000000
100001000000001001000100000111101010011101000000000000

.logic_tile 5 19
000010100110000111000000001001001011101000000000000000
000000000100001001000011001101001101011000000010000000
111000000000001011100110000000000001000000100100100000
100000000000000111100000000000001000000000000000000000
000000000001011000000110110111111100001001000010100000
000000000000000101000010100111111000000101000001100000
000000001110000000000111111011011001101111010010000000
000000000000000000000111100111001011001011100000000000
000010100001001000000000000111000000100000010010000101
000001000000001011000011111011001011110110110000000000
000001000000000000000011110101111100100000010000000000
000010100000000000000111010001111011100000100010000000
000000100001000001100000000011111001010000100000000000
000000000001100001000000000001111110101000000001000000
000000000000001101100000010000001000000100000100000000
000000000000001101000010100000010000000000000000100000

.ramb_tile 6 19
000001101000100000000011000001111110000000
000010010000010000000000000000000000000000
111000000001000111000000000011101110000000
100000000000101111100000000000000000001000
110001000000001000000111110011011110000000
010010101010101111000111110000000000000000
000011000000000000000000000011101110000000
000011100000100000000000001011100000001000
000000000001010101100011001101011110000000
000010100000000000000111110001000000000001
000000000000000001000000000111001110000000
000000000000100111100010001001100000000000
000000000110000111000110100011111110000000
000000000010000000000000001101000000000000
110000000000001001000111000111101110000000
110000000000001011000000001101100000000000

.logic_tile 7 19
000000001010000101000011100001011010010000000000100100
000000100100000000100111110111111010010110000001000000
111000000000000000000000000011111100111111110010100000
100000000000000000000010110111011010110110100000000000
000000000000010011100000000111101000000001110010000000
000000000001010111000010010101011101000000010000000010
000010000000000000000000010111011001111111010001100000
000000000000001111000010000101111010111111000000000000
000000000000000000000111100111100000000000000100000000
000010100110000000000110110000100000000001000000000100
000000001110001000000000010000000000001111000000000000
000001001010101011000010100000001101001111000000000000
000000000000100101000110100101000000000000000110000000
000010100110011111100000000000100000000001000000000000
000000000000001101100000000111101000111011110000000000
000001000010000001000010000101011000110011110000100000

.logic_tile 8 19
000000000000001000000010000000001000001100111000000000
000010100000100111000110000000001000110011000000010010
000000001000100111100000000101001000111100001000000000
000001000100010000100000000000100000111100000000000000
000011000000000000000111100000000000000000001000000000
000010001101000000000000000000001101000000000000000000
000001000000000000000000000011101000001100111000000000
000000100110000000000000000000000000110011000000000000
000010100100001000000000000000001000001100111000000000
000001000000000111000010100000001100110011000000000010
000010100000000000000000000001001000001100111000000000
000000000000001001000000000000100000110011000000000000
000000100110000000000000000001001000001100111000000000
000000000000000000000000000000100000110011000000000000
000000000000010000000000000000001001001100111000000000
000001000000000000000000000000001000110011000000000000

.logic_tile 9 19
000000000001110001100010000101001100110000100000000001
000000000000110000000110010000101011110000100000000000
000000000000000111100110010001011110000110100000000000
000000001000000111000011100101111101001111110000000000
000000000000000000000110000001111111110000010000000000
000000000000001001000011111011001001010000000000000000
000000000000001001000111001111000001001001000000000000
000000100100011111000000001001101100010110100000000000
000000000000000101100111101001001110111110110000000000
000000000000001101100010000001011100111110100001000000
000011001000010001000111110000011011000011100010000000
000010100000000000100111111011001010000011010000000000
000000000000000101100111111011001000000110100010000000
000000000000000000000110001011111001001111110000000000
000000000000000000000010001111011011010111100000000000
000000001000100001000011111011011111001011100000000000

.logic_tile 10 19
000010100001000000000110000111100001000000001000000000
000001000100000000000110010000001110000000000000000000
000000000000000000000010100011101000001100111000000000
000000000000000000000010010000101001110011000000000000
000010100000001000000010000001101000001100111000000000
000001000000000111000100000000101100110011000000000000
000000000110001000000000010111001001001100111000000000
000100000000000011000010010000001100110011000000000000
000010100000000000000000000101001000001100111000000000
000011100000001001000011110000001011110011000000000010
000000000000100001000000000001101001001100111000000010
000000000100000000000011110000101111110011000000000000
000010001010000001000000000101101000001100111000000000
000010100000000000000000000000001101110011000000100000
000000000000100111000000000001001001001100111000000000
000000001011000001100010010000101011110011000000000010

.logic_tile 11 19
000000000000000000000010111001011011010010100000000000
000000000010000000000110001111101100000001000000000000
111000000000000000000010100011111111000100000000000000
100001001000000000000100000111111001011100000000000000
010000000010000101000000001011101110000001000000000000
000000000001000000100000001111101010010110000000000000
000100100000000011100110011101101111000001000100000100
000001100000000001000010000111001011101011010000000010
000010100000000001100000001011011110000101010100000001
000001001110000000100000001101001001001001010000000000
000000000000101000000010010111101110000001010000000000
000000000000000011000111010111111001001001000000000000
000001001111010001100010001111111001000111000000000000
000010000000100111000100000101111111000001000000000000
110100000000000000000111100101011111000010100000000000
100001000000000111000110000011011111000001100000000000

.logic_tile 12 19
000000000100101101000000011111101111000101010100100000
000000001111001111100011100001101011001001010000100000
111010101110101000000111101011101111000010000000000000
100000000001010001000100001101101100000111000000000000
010010000000000001100000000101001100111001000000000100
000001000000000000000010110000101000111001000000000010
000000001110001011100010101111111011010110110000000000
000000000000001111100111100101101001100010110000000000
000100000000000101100111100111111011000110100000000000
000000000000000101000100001001111100001000000000000000
000000000000100001000110001111001010001001100100000000
000000100000001101100010111011001110001001010000100010
000000001001011001100000000001000000100000010000000000
000000000000001011100000000001001100111001110000000010
110000100000000000000111100001011101000001000000000000
100011100001001111000010001011111110100001010000000000

.logic_tile 13 19
000000000001000000000000000111111010101001010000000000
000000000110100000000000000011101111000001000001000000
111100000000000001100000011101101010011111110100000001
100000000000000111000010001111011111010111110000000000
000000000000000001000110111111111001001111110100000001
000000000000000000000010001001101011101111110000000000
000001000000000111000111101011001101110000100000000001
000010100000001101000000000101101111110000000000000000
000000100000000111100111100000011010010100100000000001
000000000000000101000110100011001110101000010000000000
000011101110000000000000000001101010010111100000000000
000010100000000000000011101011001100001011100000000000
000000000000001101100110110101101110010100000000000000
000000000000000101000010100011000000101001010000000000
110000000000000111000000000111111100111101010000000000
100000000000000000100010001101010000010100000000100000

.logic_tile 14 19
000010100000000000000000010001111001010111100000000000
000001000000001101000011000101101000001011100000000000
000000001100000101000010101001001011010111100000000000
000000000000000111100111100001111001001011100000000000
000000000001000001000010000000011111010100100000000000
000000001110000000100100000001001010101000010000000000
000000001110010001100010101111001101010111100000000000
000000000000100000000100001001101000001011100000000000
000000000000000000000011100011111110010100000000000000
000000001010100001000100000001000000101001010000000000
000000000000100101100110000111111011010111100000000000
000000001101010000000000001011011000001011100000000000
000010000000000111100010001111111100100000010000000000
000000000000000000000000001001011000010010100000000000
000000000000000001000111001111011111000110100000000000
000000000000001101100000001001011000001111110000000000

.logic_tile 15 19
000000000001010111100110011001101101010100000000000000
000000000000000000100011101111001101111001010000000000
111000000000001111000000011111111011001111100000000000
100000000110000001000010000011111111101111110000000000
010010000000000001100111101011000000010110100000000000
010010000100001111000100001001001010100000010000000000
000001000000000000000110000001111100001001000100000000
000010100000000000000100001001001010001101000000000010
000000000110001111000000001011101111101000000000000000
000000000000000011000000001011101111101100000000000000
000000000000001111000010111101011111000110100000000000
000000000000000101000111011011101110001111110000000000
000000000001001000000000000001000000000000000000000000
000000000000100101000000000011000000101001010000000000
000000000000000101000010010000000000000000000000000000
000000000000000001100011010000000000000000000000000000

.logic_tile 16 19
000010000000001000000000010101111100100000000000000000
000000000000000001000010000000111111100000000001000010
111000000000000000000111100000000000000000000000000000
100000000100001001000011110000000000000000000000000000
110000000000000000000000001000000000000000000100000000
010000000000001111000011111001000000000010000000000000
000011000000000000000000010001101000000000000000000000
000001001100000000000011100101011011000100000000000100
000000000000000000000000000000011000000010100010000000
000000000000000000000010000001010000000001010000000000
000001000000000000000010010000000000000000000000000000
000010100000000000000110000000000000000000000000000000
000000000000000000000011101000000000000000000100000100
000000000000000000000100001111000000000010000000000000
000011000000000000000110100011101000000010000000000100
000001000001000000000000000101111011000000000000000000

.logic_tile 17 19
000000000000000101000000001000011010101000110000000000
000000000000000101000010101011011000010100110010000100
000010000100000000000000001111101110010110100000000000
000000000000001101000000001011110000101010100000000000
000000000000000111000010101101111010101001010010000010
000000000000000000100010110001010000010101010000000000
000010100000001000000011100101001110010110100000000000
000001000110000001000110000111010000101010100000000000
000000000000000001100010000111000000011111100000000000
000000000000000000000100001111101011000110000000000000
000000000000000001000010000101100000100000010000000101
000000001100000000100010110011101000110110110000000000
000000000000000000000010000011101110000001000000000000
000000000100000011000111011101011111100001010000000000
000010100000000000000010000011101000001001100000000011
000001000000000000000000001011111011000110100010000100

.logic_tile 18 19
000000000000000111000010100011000001011111100000000000
000000000000000000100100000011101011001001000000000000
111000000000000000000010100000000000000000000000000000
100000001100000111000100000000000000000000000000000000
110010100000000101000110100001011101111101110000000001
110000000000000000100000000000001000111101110000000001
000000000010100000000111000000001010111000100010000001
000010100000001101000000000001001110110100010000000000
000000100001001000000011100000001000000100000110000000
000000000000100111000000000000010000000000000000000000
000000000010001011100010101000000000000000000110000000
000010000000000011000100001011000000000010000000000000
000000000000101001100011100001011010111101010010000000
000000000000000001100010111101000000010100000000000010
000000000000000000000000001111011100011100100010000111
000000000000000000000000001001001111001100000010100001

.ramb_tile 19 19
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000001000000100000000000000000000000000000
000010000000010000000000000000000000000000
000010000000000000000000000000000000000000
000001100000100000000000000000000000000000
000000000001010000000000000000000000000000
000000000000000000000000000000000000000000
000001000000000000000000000000000000000000
000000100000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000110000000000000000000000000000000
000000000000000000000000000000000000000000
000000000010000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 19
000000000000000000000111100101100000000000000010100000
000000000000001101000100001101100000101001010000000010
111000000000000000000000001101111110111101010000000000
100000000000000000000000001011010000101000000000000000
000000000000000000000011100011001011110100000010000000
000000000000000000000010000000011011110100000000000100
000000000000000001100111110001000001010000100010000000
000000000000000000000111100000001011010000100000000100
000000000000000011100000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000000001100000000110000000001110000100000100000000
000000000001010000000000000000000000000000000000000000
000000000000000001100111100000000000100000010000000000
000000000000000000000000000111001111010000100000100000
110000000000100000000111000000000000000000000100000000
100000000000010000000000001001000000000010000000000000

.logic_tile 21 19
000000000001010000000110100000000000000000000000000000
000000000000000000000011110000000000000000000000000000
111000001100000000000000000101100000101111010000000000
100001000000000000000000000000001010101111010010000000
010000000000001000000000000000001000000100000100100001
010000000000000101000000000000010000000000000011000100
000000000000000101000000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000111000000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
010010001110100000000000000000000000000000000000000000

.logic_tile 22 19
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 19
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 19
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ipcon_tile 25 19
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.ipcon_tile 0 20
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 20
000100000000100000000000001001111010000110100000000000
000101000101010001000011111101001111010111110000000001
111000000000001011100000011111011101000001100110000000
100000000000001011000010001101001101000001111000000100
010011001100000000000000000000000000000000000000000000
010010100000000000000000000000000000000000000000000000
000000000000001000000010100000000000000000000000000000
000000000000001001000010110000000000000000000000000000
000000000000000101100000001111101100101101010000000000
000001001000000001000000001001001000111111110000100000
000000000000000111100010011011100000000000000000000000
000000000000000101100011001011100000010110100000000000
000000000001000101000111100011111110010100000000000000
000000000100110000000100000011010000000000000000100000
010000000000000000000000010000000000000000000000000000
010000000000000101000010100000000000000000000000000000

.logic_tile 2 20
000010100001000111000110011001001011010111110010000000
000000000000100111000010001101101110000111110000000000
111000000000000101000000000101101100010100100000000000
100000000000001101000010011011101100111101110000000000
010100000001001001000000001001101111110000110000000000
010100000000010111100010101001011000111000110000000000
000000000000000000000111000000000000001001000000000000
000000000000000000000100000111001000000110000000000001
000000100000001011100011110101011110101000010000000100
000000000100011111000010011011011110110100010000000000
000001000000110111100000011001000000010110100100000000
000010000001010011100011110111000000000000000000000001
000010100000000001000111000101000001001001000000000000
000000000100100001000010000101101100000000000000000000
010010100000000001000000001011101110000001000000000000
010000000000001111000011110011111011000110000000000000

.logic_tile 3 20
000010100001000111100010101001101111000000100000000100
000000000000001001000100001011111011000000000000000000
111000000000001000000010110111011001010000110000000000
100000000000000011000110000000001101010000110000000000
110010100000001001100111001111101110110000100000000000
010000000000001111000100000101101011010000100000000000
000000000000100001000110100000011000101011110110000000
000000000001011001000011111001010000010111110001000000
000101000010000001100000010001011111100001010000000000
000000000000000000000011011101011010000010100000000000
000000000000111001000111001001001010000010000000000000
000000000001010011100010110101001010000000000000000000
000010101100010011100111100011011100000110000000000000
000000000000011001000011000111001000000111000000000000
110000000000100000000000001111011101000110100010000001
100000000001011111000010100111101011000111110010000000

.logic_tile 4 20
000001000001001000000110001011101111101100000000000000
000000100110100001000010010101011001001100000000000000
111000000000001001100111100001111100010010100000000000
100000000000001101000110110111001101000010000000000000
110010000001010001100010100111111010001111000110000100
010000100000010111000100000101011011001111010000000010
000000001010001011100000011101111101000000100000000000
000000000000001101000010001001001010100000110000000000
000001000100000000000010010001011000000011110110000000
000000100000000111000011000001100000010111110000100000
000001000000001001100111100001011110111110110000000000
000000100000001001100110010101111111101000010000000000
000010100110001000000000010011111011010100000000000000
000000000000101001000011010011001010011000000000000000
000000000000001001000010101111111101101011110000000000
000000000000000011000010011111011101000111010000100000

.logic_tile 5 20
000000001000010011000000000111101011110111110000000000
000001000100000000100000000111011010100001010000100000
111001000010000001000000001111111010100100010100000000
100010100000000000100011100011111111101000010000000001
000000000000000011000000000001100000000000000110000000
000000000000000000100011110000000000000001000010000000
000000000000000111000010000101101101101111010010000000
000001000000000001000000001011011111001011100000000000
000010100000000000000110101001001111110000000110000000
000000000110000000000110011001011100110010100010000000
000000001110001001000111001011111011110110100000000000
000000000000001111000110011011001110110110010000000000
000100000001000001000000011111101110101001000110000000
000100000010100000100011011011111010101010000010000100
110000000110000000000011000101001111111000100100000011
100000000010000001000010011111001010010100000000000000

.ramt_tile 6 20
000010000000000000000111100111011100000000
000000101000000000000010010000100000000100
111000001100000000000011110001101110000000
100000000000000000000111100000100000000000
010000000001010000000111000111111100000000
010000000000100000000111000000000000000000
000000000001000111000011100101001110000000
000000000000000000000000001001100000001000
000000000000101001000000000011011100000000
000000000000010011000000000011000000000100
000000000000000011100111100011101110000000
000000000000000001100000001101000000000001
000000100000000011100000001011111100000000
000001001000000000000011110101100000000010
110001000000000111100000001101101110000000
110000100110101111100000001001100000000100

.logic_tile 7 20
000000000000000111100000001001011111100000000010000000
000000000000000000100011011001001011111000000000000000
000000000001110011100111010101011111101000000000000000
000000000100001111000011011101111011011000000000000000
000000000000000001100111101001111110000110100000000000
000010100001010000100110000011111100001111110000000000
000000000001001000000111010001101011110000010000000000
000000001000000111000111011101111110010000000010000000
000000001000000000000000000001111011001111010010000100
000000000000000001000000000101001000101111000000000100
000000000001010001000110000001001111010000110000000000
000000001111000001100000000000111101010000110000000000
000000000000000000000111001001011101100000000000000000
000000000001000001000000001001001011111000000000000000
000000000000000101100011100111111101010111100000000000
000000000100000111100010000111001111000111010000000000

.logic_tile 8 20
000100000000000000000111100011101000001100111000000000
000000001110000000000000000000100000110011000000010000
000000000000000000000000000000001000001100111000000000
000001000000010000000000000000001110110011000000000001
000010000110000000000000000011001000001100111000000010
000000100101000000000000000000000000110011000000000000
000000000010010000000000000011101000001100111000000000
000000000000000000000010010000100000110011000000000001
000000000000000111100000000000001001001100111000000010
000000000000000000000000000000001111110011000000000000
000000000001010000000010100000001001001100111000000000
000000000001000000000010010000001110110011000000000100
000000001000000000000000000101101000001100111000000000
000000100000001001000000000000100000110011000010000000
000000100001000000000111100000001000001100111000000001
000001001110001001000000000000001001110011000000000000

.logic_tile 9 20
000001000001010111000110100101011010100000000000000000
000000100110100000100100001011011010111000000000000000
111000000000100000000110001011100000111001110010000000
100000000001010000000000001111001000010110100000100000
010000000110001011000000010000000000000000100100000000
000000000000001101000011010000001111000000000001000000
000001000000000101100000010011111011110100110000000001
000000000101000111100011010000001001110100110010000000
000000100110000000000000001011101000111101010010000000
000001000000000000000011100011110000101001010000000001
000000001010000000000011100011011110110000010000000000
000100000110000001000000001101111111010000000000000000
000000000000001011100110010101101111000010100010000000
000000000000010001100011010111001010000001000000000000
110010000001000000000111100011001010101000000000000000
100000000000100000000011111111101010010000100000000000

.logic_tile 10 20
000010100000000111100000010001101001001100111000000000
000000100000000000000010100000001100110011000000010010
000000000000000111100000000001001000001100111000100000
000000000000010000100000000000101110110011000000000000
000010000000000000000000000111001001001100111010000000
000000000000000000000000000000101101110011000000000000
000000000110000000000000000111001001001100111000000000
000000000000100000000000000000101101110011000000000010
000110000000001011100000000111101000001100111010000000
000000000000101101000000000000101110110011000000000000
000100001001000000000010000111101001001100111000000000
000000100100100001000110110000001110110011000000000010
000000001110100101000011000011001000001100111000000000
000000000010010001100011110000001100110011000000000010
000001001010010111000010110111101000001100111000000000
000000100001011101000111000000101000110011000000000010

.logic_tile 11 20
000000000000100000000000010011100000000000001000000000
000001000000010000000011010000101111000000000000000000
000000000000000000000000000101001000001100111000000000
000001000110000000000000000000101101110011000000000000
000011000000000000000010000000001000001100111000000000
000011000000000000000100000000001100110011000010000000
000000000000000000000000000000001001001100111000000000
000000000110000000000000000000001100110011000000000000
000000000000001001000110100111001000001100111000000000
000000000000001101100000000000000000110011000000000000
000000000000000001000111000111101000001100111010000000
000000000001000000000000000000100000110011000000000000
000000000110000000000111100000001000001100111000000000
000001000001001111000100000000001001110011000000000000
000100000000000000000010000000001000001100111000000000
000000000010000000000000000000001100110011000000000000

.logic_tile 12 20
000011001010010111000111100101101101110001110101000000
000011000000000000100000000000111001110001110001000010
111000000000101101000000010101101110010100000101000000
100000000001000101100011011011010000111110100000000000
010000000000000011100011100001101100010100110100000000
000010100000000000000100000000011011010100110001000100
000010000000000001100000010000011100000011110000000000
000001000000000000000011100000000000000011110000000000
000101000000000000000011000011001000111100000100000000
000010000000001101000100000101110000111110100000100000
000001100000100101100110110011000001000110000000000000
000001001010010001100111100001001111001111000000000000
000010101001011000000111100011111101101000000000000000
000000000000101011000100000011101101100100000000000000
110000000000100000000000011001111100001000000000000000
100000001011000000000010000011011110000110100000000000

.logic_tile 13 20
000100000000000000000000000011000000101111010101000000
000000000000000000000000000000001110101111010000000000
111100000000000001100000001000011001010111000000000000
100000000000001111000011110001001011101011000010000000
000000001001010000000000011111011101101001000000000000
000000001010000000000010000011001001100000000000000000
000001000000101000000000000011011101101001010010000000
000010000001001111000010111101101111100000000000000000
000010001000000101100000000111000000000000000000000000
000000001100000000000010011111100000010110100000000000
000100000000100011100000000000011111001111110100000000
000000000011011111000000000000011010001111110000000100
000010000000001101100010000000000000000000000000000000
000001000100000011100111100000000000000000000000000000
110000000001000000000111100000000000000000000000000000
100000000000000000000110000000000000000000000000000000

.logic_tile 14 20
000010000000000001000000000000001101001100000000000010
000001000000000000100000000000011011001100000000000000
000000000010101001100011111101011000100000010000000000
000000000001010101000111111001101110010010100000000000
000000000001010000000110001001111111000110100000000000
000000000000000000000000000111001111001111110000000001
000001000000101000000010101001111111010111100000000000
000000100101010011000100001011111000000111010000000000
000000001010000000000011100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001001100000000000011111000011100101000000000000000
000000000000000000000111110101010000010100000000000000
000000000000011000000000000000000000000000000000000000
000000000000100001000000000000000000000000000000000000
000001000000001001000110001011100000000110000000000000
000000100000000011000000000101101000101111010000000000

.logic_tile 15 20
000000100000000000000000010011001110001111100000000000
000001001010001101000010001011011111011111110000000000
000001000000011111100110101011000000001111000000000000
000000100000101111100000000111001101001001000000000000
000000000000000001100000001101011110101000000000000000
000000000100000001000000001101001101011000000000000000
000000000000000000000010000001000001010000100000000000
000000000000000000000000000000001000010000100000000000
000000000001011001000110001011100000110000110000000001
000010100000100001000010001111001010100000010000000000
000000000000100001100110001111001100010100000000000000
000000000000010000000000001001110000101001010000000010
000000100000011000000111010011111110001011110000000000
000001000000000111000011101001111111101011110001000000
000001000000001000000010001001011000101101010000000000
000010100000000011000010000011001110101110000000000000

.logic_tile 16 20
000000000110000000000011110001111001000000100000000000
000000100000000000000010000111101101010000110000000000
000000100000010001000111011001011011100111010010100000
000001001010000000100011110001111110100001010000000000
000000000000000000000000000011011111000101010000000000
000000000000000001000000000111001001011110100000000000
000010000000101000000111000011101111010110000000000000
000001000001011111000010100111101101000010000000000000
000000000000000001000000001101000000010110100000000000
000000100000000000000000000111001110011001100000000000
000000000100011000000111000111011101000010000000000000
000000001100000001000010100011011010000011010000000000
000000000000001101000110001001011010010010100000000000
000000000000001101000000001011111110000001000000000000
000000000000000001000000001011101110101000000000000010
000000001010001111100000000111010000111101010000000010

.logic_tile 17 20
000000000000101000000110110111111011000100000000000000
000000000001011111000010000101111110011100000000000000
000001000000011000000000000101101000000101010010000010
000010101100001111000010101001111110001001010000000100
000000000000000101000000001000000001000110000000000000
000000000000000001100011110011001000001001000000100101
000010100000000001100010100111001011010000100000000010
000000000000001101100110111101101011100000100000000000
000000001000000000000010001101101100010110000000000000
000000000000001001000000000101111010010000000000000000
000001000000010000000110101011001010000110100000000000
000000100010011001000100001101001010001000000000000000
000000000000001000000010000101111100000110000000000000
000000000000100001000000000101111000000010100000000000
000000000011011111000000001001101001010100110000000001
000000000000010001000011000111111010000000110010100000

.logic_tile 18 20
000000000000000011100010011001011110010100000000000000
000000000000000000000010100101011110011000000000000000
000000000000000000000000001111011000000010100000000000
000000000000000101000000001111001001001001000000000000
000000000000000001100111110111101110000000010000000000
000000000000000000000110001101101110001001010000000000
000000001011010111100000011101001000000101010000000011
000000000000001101100011000101011011000110100010000101
000000000000001101100000000101100000010110100000000000
000000000000000111100011000011101110011001100000000000
000010000000100000000000001000000001100000010000000000
000000000000000000000000001111001110010000100000000000
000000000000000101000000000001000001000110000000000000
000010000110000001100000000111001010011111100000000000
000001000001011000000000001111001100001001000000000000
000000000000000001000010111111011100000010100000000000

.ramt_tile 19 20
000000000000100000000000000000000000000000
000000000001010000000000000000000000000000
000010000001100000000000000000000000000000
000000001010100000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000100000100000000000000000000000000000
000001000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001000000000000000000000000000000000
000001000000000000000000000000000000000000
000010000000000000000000000000000000000000
000001000000100000000000000000000000000000
000000100001010000000000000000000000000000

.logic_tile 20 20
000000000000000000000010100101100000001111000000000000
000000100000001001000010101001101010001001000000000000
111000100000001000000000000001101110000001000000000000
100000001000001111000010100000101011000001000000000000
010000000000000001100111111111011101000010100000000000
110000000000000101000010011011111011000000010000000000
000000000000100111000111001000000001010000100000000000
000000000001001001100010110101001011100000010000000000
000010100000000000000000011111011100000010100000000000
000001001110000000000011111011111000000010000010000000
000000000001100000000110111101011110010000000000000001
000001001001010000000010001101001010110000000000000000
000000000000000111100110011000000000100000010000000000
000000000001000000000010100001001101010000100000000000
010001000000100101100010000111011111011010000100000000
110000100000010000000010001001111111010110000001100110

.logic_tile 21 20
000000000000001000000000010111000000010110100010000001
000000000000000101000010100000000000010110100000000010
111000001100001111100000001001001000111100000000000000
100000000000000111000000000011011110101100000000100000
010000000000000000000110000011001110101000000000000000
110000000000000000000010110011100000000000000000000000
000000000000000111000000011011101111110000110000000000
000000000000000000000010000011111011110010110000000000
000000000000000000000010100000001110000100000100000000
000000000000000101000000000000010000000000000000000000
000001000000100001100000010011011010001000000000000000
000000100001010000000010110000001101001000000000000000
000000000000001000000110000000011001111100110000000000
000000000000001001000111110000001110111100110010000000
010000000000000101000000000000000000001001000000000000
010000000000000000100000000111001011000110000000000000

.logic_tile 22 20
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 20
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 20
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ipcon_tile 25 20
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.ipcon_tile 0 21
000000000001000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000100000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000100000000000000000000000000000110000110000001000
000001000000000000000000000000000000110000110000000000

.logic_tile 1 21
000000000001010000000110010011100000000000000000000000
000000000000000101000010000111000000010110100000000000
111000000000001001100111100011011100011101000100000000
100000000000001011000100001001011111101101000010100111
000000000000001000000111100001111111111101010110000000
000000000000000001000000001001001111111101110000100001
000000000000010000000010000000011110000001010000000000
000000000000000000000000000011000000000010100000000000
000001000010000111100000000011100000000000000000000000
000000100000000101100010100001101001100000010000000000
000000000000000011100010100001111010000001010000000000
000000000000000000100011110101010000000000000000000000
000000000000000111100000000101011000010110100000000000
000000000000001111000010101101010000000010100000000000
000000000001011001000110100011001100001011100000000000
000000000000000001100000000111101100101011010000100000

.logic_tile 2 21
000000000000001000000000010001100000000110000000000000
000000000000000011000011010000001110000110000011000000
111000000000000101000111001101101010011010100000000000
100000000000000000000010111111001011011001100000000000
010000000000010101000111110011101100111110100000000000
010000000000000000100111001101111000110110100000000000
000000001110001101000010001101000001110110110101100000
000000000000000111000110000101001100101001010011100000
000000000000101000000011110011100000111111110000000100
000000000001011111000010000011100000010110100000000000
000000000000000001100010001101111101101001000000000000
000000000100000000000110000111111011010000000000000000
000000100000100001100000000011000001100000010000000000
000001000011000000100000000000101001100000010000000000
000000000000001000000000001011001101010010100000000000
000000000000000011000010101001101000000000100000000000

.logic_tile 3 21
000000000000000000000000001001101110110100000010000000
000010000000000000000000001111111010110000000000000000
111001000000000000000010010000000000000000100100000000
100010000110001101000110000000001011000000000000000000
000010100000100011100010110101000000000000000010000000
000000000001000001000110111101100000010110100011000001
000000100001000000000000001111001101000000000000000000
000001000001110111000000000011111010010000000000000000
000001000011010011000010000000000001011111100000000000
000000100000000000100111111101001001101111010000000000
000001000000001001100000000000001010000001010000000000
000010000000000001000000000101010000000010100000000000
000010100000000001000010100101000001100000010010000000
000001001010000000100111000000001000100000010000000000
110001000000000000000010000111001010000000000000000000
010000100000000000000100001011001100000001000000000000

.logic_tile 4 21
000101000000000111000111101111111010110011110000000000
000000100000001001100111010011111000100011010000000010
111000000000001000000011111111001110101011110000100000
100000000000000001000011011111101000001011100000000000
110000000000000000000111001001111110101011000000000000
010000000100000000000100000111101011111111000001000000
000000000000111000000011101101111001101111010000000000
000000000001110111000010010111101100011101000000000000
000100101110000111000111000011001100110111110000000000
000001001111000001100010000001011100010010100000000000
000000000000001011000111000001101111110110100000000000
000000000000001111000000000111111111110101010000100000
000010100000001001000011100001011101010110100000000000
000000100000001111100100001001111111000010000000000000
000000001000000101000011110000000001000000100100000000
000001000000000001000011100000001010000000000000000110

.logic_tile 5 21
000100000001000000000000000101011111110000000100000000
000000000000001101000010001001011011110110000001000100
111000000000000000000010001001001011000001000000000000
100000000000001111000110010111001101000001010010000000
000001000100000111100111111101101010100000010100000001
000010100000000001100011111101001110010001110000000001
000001100000100111000011101011111000111111000000100000
000011000001000001100011111101101101010111000000000000
000100001000010111000011000101011000010111100000000000
000100000110000000000100001111111011000111010000000000
000000000000000000000111100101111010101001000110000010
000000001010000000000010000011011010010101000000000001
000000000000000001000010011101101111100110110000000000
000000001110000111100011101111111000101001110000100000
110000000000100000000011011001111000101110100000000000
100010100001000011000111001101101110011110100000000000

.ramb_tile 6 21
000001001101100000000000000000000000000000
000000000000010000000000000000000000000000
000000001110100000000000000000000000000000
000000000011000000000000000000000000000000
000000001010000000000000000000000000000000
000000000001010000000000000000000000000000
000001000000000000000000000000000000000000
000010101010000000000000000000000000000000
000000000101000000000000000000000000000000
000000000001110000000000000000000000000000
000000000000000000000000000000000000000000
000001000000000000000000000000000000000000
000010000000000000000000000000000000000000
000000000000100000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 7 21
000001001010000000000111110001011011100000010100000010
000010100000000111000111110111111100010001110001000000
111010101010000111100111001111101110110000000100000010
100000000010100000000100001101001110110001010001000000
000010101000001001000000000011011100010111100000000000
000010100000001011000010100101101000001011100000000000
000010100000010101000111000011111011100001010000000010
000010100000000000000110011111101001000001010000000000
000000000000000001000010000011111010100000010100000000
000000000001010000000000000111111001010001110000000001
000010000000000101100011101111001111101101010100000000
000000000000000111100010010001011011000100000000000101
000010000001001001000111000111101011010111100000000000
000010001010100011000010000101101111001011100000000000
110001001110000111000111100101100000010000100000000100
100010000000000000000010000011101011110000110000000000

.logic_tile 8 21
000000000000000000000011100000001001001100111000000010
000010000100001111000000000000001110110011000000010000
000010001110100000000000000111001000001100111000000010
000000000001010000000000000000000000110011000000000000
000000001010000000000111100111001000001100111000000010
000000000001010000000000000000100000110011000000000000
000010000100001000000000000101001000111100001000000010
000000000010011111000000000000100000111100000000000000
000000000000010000000000000000000000000000001000000000
000000000001010000000000000000001000000000000000000000
000000100000000001000000000000001001001100111000000100
000001000000000000100000000000001010110011000000000000
000000000001000101000000010011101000001100111000000010
000000000000100000000011000000000000110011000000000000
000000001000000101000000000000001000001100111000000010
000000000100010000000000000000001001110011000000000000

.logic_tile 9 21
000000000000000101010000001111101010000000000000000000
000000000011001001000000000011101110000000100000000000
111000001110000101000000000000000000000000100100100000
100010100000000000000000000000001000000000000000000000
010010000001010000000000010001111110101001110010000000
000011101110000001000010000000001111101001110000000000
000000000001010001000000000101111110100000000001000000
000000000000010101100000001011001111000000000000000000
000000001100000000000010000000011010000100000100000010
000000000000000000000000000000000000000000000000100000
000010000000001001100000000001000001101001010010000001
000010100000101011000000000111001110011111100000000000
000000000001000011000111100011100000000000000100000000
000000000100101001000011000000000000000001000000100000
110000000000001011000000000000000000000000000100000000
100010100001000111100010001101000000000010000000100000

.logic_tile 10 21
000000001011011000000000000001101000001100111000000010
000000001101001111000000000000001011110011000000010000
000000100000000111100000000101101001001100111000000010
000001001000000000100000000000001110110011000000000000
000000101111000000000111100011101001001100111010000000
000000000001100000000000000000101111110011000000000000
000010100000000111100010000001001000001100111010000000
000001000000100000000100000000001110110011000000000000
000000000110001000000010100111001000001100111000000000
000000000101000011000100000000101100110011000000000000
000001000000000001000111000111001000001100111000000000
000000000000000000000100000000101101110011000000000100
000000000000000000000010000111101001001100111000000010
000000000000001101000010110000101011110011000000000000
000001100001000101000010110111101001001100111001000000
000010000001110111100111000000001100110011000000000000

.logic_tile 11 21
000000000000000111100000000001001000001100111000000000
000000000000000000100000000000000000110011000000010000
000000000000000000000111000000001000001100111000000000
000001001000000000000000000000001011110011000000000001
000000001000000000000000010111001000001100111010000000
000000001100100000000011100000000000110011000000000001
000000000000100000000000000000001001001100111000000000
000000000000010000000000000000001101110011000000000000
000000100001000000000000010000001001001100111000000000
000000000001000000000011010000001110110011000000000001
000000001000000000000011100000001001001100111000000100
000000100100000000000100000000001001110011000000000000
000000001010011000000000000111101000001100111000000000
000001000001011101000000000000000000110011000000000001
000000000000101011100000000011001000001100111000000000
000000000001011111100000000000100000110011000000000100

.logic_tile 12 21
000000000000000111100011111111011100110000000100000000
000010100000000000100111100001001111111001010000000100
111000000001000000000000010101011101101001000000000000
100000000010001001000011110101111100010000000000000000
110000100000010111000110100011111011101101010110000000
010001001101100111000000001001001000001100000001000000
000000000001010101000000001011111111001000000000000000
000000000000000001100000001011011111001001000010000000
000100000000010001100000001111101110000110100000000000
000000000001100000000010011001011010001111110000000000
000010000000001001000011110101000000010110100000000000
000001000000000001100111000011101000001001000000000000
000000000001010001000111100011101001101001000100000000
000000000000001111000111110111011000101110000010100000
010000000110001001100111100111111011000000010000000000
100000000000011111100010100101001100000110100000000000

.logic_tile 13 21
000010100001000111100000000000000000000000000000000000
000000001010101001000000000000000000000000000000000000
111001000000000111100110100000000000000000000000000000
100000100000000000100000000000000000000000000000000000
010000000001000000000000011101001101010111100000000000
000000001000101001000011010101011101001011100000000001
000010001100100011000111001111111011010100000100100100
000001000001010000000000000001111001101110000000000000
000001000000000000000111100000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000011100000100000000000010000000000000000000000000000
000010001111000000000011000000000000000000000000000000
000011100000001000000000000001001010011101000100000000
000000000000101111000011100000011000011101000000100010
110000001110000001000110000111111010000010100000000000
100000000000000000000000000111011111000110000000000000

.logic_tile 14 21
000000000001010111000011100000000000000000000000000000
000000000000101111000100000000000000000000000000000000
111001000000000111100010000000000000000000000000000000
100010001000000000000111110000000000000000000000000000
010010000001010000000111101001001100011110100000000000
110000000100000000000100001011001100101111110000000000
000001000000001101000011111001011111111110100110000000
000000100000000111100110001101001100111001010001000000
000000000000000111000000011001101111110000000100000000
000000000000000001000010001001111100110110100001100001
000001000000000001000000000001011011101011110100100001
000000100000001001000010001001001100010011110000000100
000000100001010000000010011111011010010110110000000000
000001000000100000000011011101101111010001110000000000
010000001110100001000010000111101101110000100000000000
100000000001000000100000000000111000110000100000000010

.logic_tile 15 21
000000000000000000000111011001101111001111110000100000
000000000000000000000110001001101100001111100000000000
111000000000100101000011110101101100000001010000000000
100000000001000000000011010000000000000001010000000000
110000000000100001000010010101011011010111110000000000
110000000111010000000011000101111100011011110000000000
000000000001000011100111110101111111110100010100000000
000000000000100000000011011111101100101000010000100110
000010000100001000000000000001101000100010110010000000
000000000000000001000000001101011100101001110000000000
000000001100000001000000000000000000000000000000000000
000010100000001001000000000000000000000000000000000000
000000000000100001100111000000000000000000000000000000
000000000000010111000111010000000000000000000000000000
000000000000000111000000000001001111000011010000000100
000000000000000000100000000000101001000011010000000000

.logic_tile 16 21
000000100000000000000111010001101110101011000100000000
000001000000000101000011110000101010101011000010100000
111000000000000101000110011001001110100011010000000010
100000000000001111000111100001011011110011110011000001
010001000000001101000011111111001110101010100100000000
010010000000001111000010011001100000010110100001000000
000001000000000111000010000000011001001011100100000000
000010001110100000100100000111001111000111010001000000
000000000000001101100000000101001101011100100000000000
000000000000000101000000001101001011011100010000000001
000010001111010001100000010011111010001001000000000000
000001001100100000000010100011101001000001010000000000
000001000001010000000110100011101011111010100010000101
000010100000101001000010000011011111111001010000000000
000000001100000000000110010101011100000010100000000000
000000000000000000000010000101111100000010010000000000

.logic_tile 17 21
000000000000000111000111010000011010000100000100000000
000000000000000000110111010000000000000000000000000000
111000100000000111100000010111111101101001110010000001
100001000000000000100011100001101000110110110010000101
010000000000000001000011100000000000000000100100000000
110000000100000000100010000000001001000000000001000000
000010001001011000000000000000000000000000100100000000
000000000001001111000000000000001001000000000000000000
000000000000000001000000000000001010000100000100000000
000000000000000000000000000000010000000000000000000000
000000000000000000000000000000000000000000000100000000
000000000000000001000000000011000000000010000000000010
000000000000000000000000001111000000000110000000000001
000000000000000000000011101001101010000000000010000011
000000100001000011000010000111100000000000000100000000
000001000110100000000000000000000000000001000000000000

.logic_tile 18 21
000001000000000101100000001001011000000010100000000000
000000100000010101000011111001011010001001000000000000
111001000000100001100011111011011010101111010010000010
100000101001010000000110101111101111101110000001000101
010000000000000011100000000011100000000000000100100000
010000000000000111000010000000100000000001000000000000
000000100000000101000111000001111010000000010000000000
000010101000000000000110100111111000001001010000000000
000010000000000000000000010000001010000100000100000000
000000000000000000000010010000010000000000000000000000
000001001100000001100010000000000000000000000100000000
000000100000000000100000000101000000000010000000000000
000000000000001011100000000011111010101100010010000000
000000000000001011000011100000011110101100010000000001
000001000001010000000000011001001101101011000010000011
000010001010000000000010010011011000111111000010100101

.ramb_tile 19 21
000100000000100000000000000000000000000000
000000000000010000000000000000000000000000
000000100000000000000000000000000000000000
000001001010000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000010100000000000000000000000000000000000
000010000000000000000000000000000000000000
000001000000000000000000000000000000000000
000010100000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001100000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 21
000000000000000111100000010101111100000111000000000000
000000000000000000000011100000001100000111000000000000
111000000000001000000110010111100000000000000100000000
100000000000101001000011100000000000000001000000100100
010000000000001000000111100000011011110000000000000000
010000000000000111000110010000011100110000000001000000
000000000000101001100111110000011100000010100000000000
000001000001001001000010001101000000000001010010000000
000000000000000000000011101001101011010110100000000000
000000001110001111000000001001101100000110100000000000
000000000000001101100111100101011010101111110000000000
000000001000011011000000001011111110111111110000000000
000010100110001000000110011001000001001001000000000100
000011100001010001000010110001001010000000000000000000
000000000000000011100110101111011110000000010000000000
000000000000000000100000001011111111000010100000000000

.logic_tile 21 21
000000000000000000000000000000000000000000000000000000
000000000001000000000011110000000000000000000000000000
111000000000000000000110010000000000000000000000000000
100000000000100000000011110000000000000000000000000000
000000000000000000000000000101101110010010100000000000
000000000000000000000000001111001001010100100000000000
000000001110101101100000000000000000000000000000000000
000000000001010001000000000000000000000000000000000000
000000001101010000000110101001111100000001000000000000
000000000000100000000000001001101110000000000000000000
000000000001000101100000000101100000000000000100000000
000000001000000000100000000000000000000001000000000000
000000000000001001000110100000000000000000000000000000
000000000010100101000000000000000000000000000000000000
000000000000000000000000000000000000000110000000000001
000000000000000000000000000111001101001001000000000100

.logic_tile 22 21
000000000000000000000110010111101000000011010110000000
000000000000000000000011110011111010000001000001000000
111000000000001000000000000000000000000000000000000000
100000000000000011000000000000000000000000000000000000
010000000000000111000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000001101001100001001000110000000
000000000000000000000000001111001001000101000001000000
000000000000001000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000001001110000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
010000000000000000000011110000000000000000000000000000

.logic_tile 23 21
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 21
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ipcon_tile 25 21
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.ipcon_tile 0 22
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000100000100000000000000000000000110000110000001000
000000000001000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000001000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 22
000000001110001000000111111111100000101001010000000000
000010000000000001000010001011000000000000000000000000
111000000000000001100000000111100000000000000101000000
100000000000001111000010110000000000000001001011000010
110001000100001000000000001101001000000000000000000000
010010100100000011000000001101011000000000010000000000
000000000000001000000111101001111011000010000000000000
000000000000001001000000000011011101000000000000000000
000010001110000000000000011001101011010111110000000000
000000000000000000000011111111001101010011110000000000
000000000000001111100010000001101110101000000000000000
000000000000000101000110010111110000000000000000000000
000000000000101000000110001000001110000000010000000000
000000000000000001000010011001011001000000100010000001
110000000000000111100010101000011100111101010000000000
010000000100001001100000000101000000111110100001000000

.logic_tile 2 22
000100000000000011100000000101000000000000000000000000
000100001010000111100000001111100000101001010000000000
111001000001010001100010100001011110101001000100100100
100000100000000101000010100111001111011101000001100001
000000000001000000000000001000000000000110000010100000
000000000000000000000010001011001101001001000000100010
000000000000001000000110001111011000000111000100100001
000000000000000101000010110101001111001001000010000011
000100000000000111000111111011111010000000000000000000
000100000010100011100110011101111100001000000000000000
000000001010100000000010010111111000010010100000000000
000000000001000000000010000011111000110011110000000000
000000000000001011000010000001111001110110100100000001
000000001001000111100011100000011101110110100000000000
000000000000000111000111000111000000000000000000000001
000000000000000000000100001011100000101001010000000100

.logic_tile 3 22
000000000010001101000111100000011000000010100000000010
000000000100100011000000001101000000000001010000000000
000000000000000011100000000011111010101001010000000000
000000000000000000100000001101011001100000000000000000
000000000000000101000110101011101100110110100010000000
000000000000000000000010100101101000010110100000000000
000000100000000101000110001000001010101000010000100000
000001000000000000000000000111001100010100100000000000
000100000000001111000010000000011100101000000000000000
000100000000000001100000000001010000010100000000100100
000000000000000000000010101111001100110011110000000000
000010100000000011000100001011101101100011010000100000
000000100000010001100111001001001100000100000000000000
000001000000010000000000001111001110001001000000000000
000000000000001000000110101000000000010000100011000100
000000001000001111000100000111001100100000010011000010

.logic_tile 4 22
000001000110100000000111101001011110101001010100100000
000010100110010001000100001111110000010101010001000000
111000000000000111000000011000011011110100010100000100
100000000001010000000011101111001110111000100001000000
110001100001011000000000000000011011110000000010000000
010010101111000111000000000000001101110000000010000001
000000000000001011100000000111101111101110100000000001
000000000000000101000000000011001000101101010000000000
000100000000001111000000010011111110101000110110000000
000000000000011111100011110000111100101000110000100000
000000000000100011100010011001000001101001010111000000
000000000111000000100110100011001111011001100000000010
000000000000100001000000001111101010101000000101000000
000000001101000001100010001001100000111110100000100010
000000000000000001000111000111011110111111100000000100
000000101110001001100110011111001110101001000000000000

.logic_tile 5 22
000101000100000111000010011111101101000110100000000000
000100100000001001100011101111011100001111110000000000
111000000000000000000111010001101111000001000010000000
100000000000000101000011001001011001000001010000000000
010000100000101000000011101011101111000110000000000000
110011100000011111000110011101101001000001000000000000
000000000000100000000010010011011100100000000000000000
000001000001011101000111100101101111010110100000000000
000101000010001111000010010001011111101000110110000011
000110000001010111000010000000011110101000110000000000
000000000000000111000010000011101101110111110000000000
000000000000001111000111010011101100010010100000000000
000011000000001111100110010101111010100010110000000000
000011000000011111100011110001011001010110110000000000
000000000000001111000111000111000001101001010101000010
000000000000001011100011101101001111100110010000000100

.ramt_tile 6 22
000010001110100000000000000000000000000000
000010000101010000000000000000000000000000
000000001110000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000100000000000000000000000000000
000001001011010000000000000000000000000000
000000001100100000000000000000000000000000
000000000001000000000000000000000000000000
000010000000100000000000000000000000000000
000001100001010000010000000000000000000000
000000000100000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000101010000000000000000000000000000
000000000000000000000000000000000000000000
000001000000000000000000000000000000000000

.logic_tile 7 22
000000001000010111000111110101000001001001000000000000
000000000000000101000011111001101011101001010000000000
111000000000000101000111101011011111000010000000000000
100000000001000101000010100001101110000000000000000000
000000000000000000000000000111001011110000000110000010
000000000100000001000010101111101111110001010000000000
000001001110000101100111000001101100001001010000000000
000000100001010000100011110000101001001001010000000001
000010100000000000000110101001011011110111110000000000
000001000000000001000010010011011010010010100000100000
000001000000000101100111010111011101100000000010000000
000010000001000111000110001011011100000000000000000000
000010000001010001100010011011111000000010000000000000
000001001010000011000011000001111000000000000000000000
110000001000001011100011101000001000010000110000000000
100001000000001011000110001111011110100000110000000000

.logic_tile 8 22
000000000000001000000011110000001001001100111000000000
000000001101000011000010100000001010110011000000110000
111000000000000111100011100000001001001100110000000000
100001000110001001100000000000001000110011000001000000
000000000110100000000011100101001110110000000100000000
000010100000000001000000001101001000111001000000000011
000000000000001111000000000001101000000010000000000000
000000000010000011000000001111011100000000000000000000
000000100000001001100010100111101100000001010000000000
000000000000000011100100000011010000000000000000000010
000000100001000111000000011111011111000010000000000000
000011100000001001100011111111011100000000000000000000
000000000000000111000010011001011000110000000100000001
000100001110001111100010000011111000110110000000000000
110010000110000000000110010011101111100100010100100100
100000100110000101000010001001111010101000010000000000

.logic_tile 9 22
000000000000010000000010000101000000000000000100000000
000000000000110101000111110000000000000001000000000100
111000000000001000000000000000001110000100000110000000
100001000000001011000000000000000000000000000000000000
010001000000000111100000001000000000000000000100000000
000010000111001101100000001111000000000010001000100000
000010100001001000000000000000000000000000100100100000
000000000000001001000000000000001110000000000001000000
000000000000000000000111100101101101010111100000000000
000100100001000001000100000101011000000111010000000000
000000000000000000000011100011000000000000000100000100
000000000110000000000100000000000000000001000000000000
000000000000000001000000000111101000100000000010000000
000000100000000011100000000001011001000000000000000000
110000000111000000000111000000000001000000100100000000
100000000000101101000100000000001101000000000000100100

.logic_tile 10 22
000001000000100101100010100001001000001100111000000010
000000100100011001000100000000001000110011000000010000
000010000001011101000000000101101001001100111000000000
000000000000100111100011110000001000110011000000000100
000001000010000111100011100101101001001100111000000000
000000000000001101100100000000001000110011000000000000
000000000000000111000000010101001000001100111000000000
000000000010001111100011110000101110110011000000000001
000000101101000111000000000101101000001100111000000000
000000000001101001100000000000101100110011000000000001
000000001100000000000000000111001000001100111000000000
000001000000000000000000000000001100110011000000000001
000010000010001011100000000101001000001100111000000000
000001000000000011000000000000001010110011000000000000
000000000000000000000000000001101000001100110000000000
000000001000000000000000001001100000110011000000000001

.logic_tile 11 22
000000000001000000000000000000001000001100111000000001
000001001100100111000000000000001000110011000000010000
000000000000100000000111100111001000001100111000000000
000000000000010000000100000000000000110011000001000000
000000000110000000000000000000001001001100111010000000
000001001100100000000000000000001010110011000000000000
000001000000000111000000000000001000001100111010000000
000000100000000000000000000000001111110011000000000000
000000100000010001000000000011001000001100111010000000
000001001000000000100000000000000000110011000000000000
000001001110100000000000000111101000001100111000000000
000010100001010000000000000000000000110011000000000010
000000000000000011100000000001101000001100111000000001
000000000100000000100010010000100000110011000000000000
000001001010100111000000010000001001001100111000000010
000000100001000000000011010000001111110011000000000000

.logic_tile 12 22
000000000000000000000010000101100000000000001000000000
000000000000000000000000000000001111000000000000000000
000000001100000011100111000101001000001100111000100000
000000000000100111100100000000101111110011000000000000
000000000001001011100111010101001001001100111000000000
000000001100100011100011010000001011110011000000000010
000000000000000111000011100111101001001100111000100000
000000000000001001100100000000001000110011000000000000
000000000000100000000000000101001001001100111000000000
000100000100010000000000000000101010110011000000100000
000000000000000000000011100011101001001100111000000000
000000000000000000000110010000101101110011000000000000
000000000000000000000010000001101001001100111000000000
000000000001010000000110010000101000110011000000000010
000000001000010001000000000101001000001100111000000000
000110100000000000000000000000001001110011000010000000

.logic_tile 13 22
000001000000100001000000001011101111111110110100000000
000011000000000000100011101011011010111101010000000100
111000001100000001000110010011001011110001010000000100
100001000000000000100011110000011001110001010000000000
000000000000001000000011100001011110000010000010000101
000000100000000001000111111001001111000000000010000001
000000001100000111100111001101111100010111110100000000
000000000000000000100111111101100000010110100000000001
000000100000100001000110010011001010101100010000000000
000001101010010111000010000000111011101100010000100000
000000001101001111100110100101000001111001110000000000
000000000000000101000010000101101000010000100000100000
000000100000110101000010010011011010101100000000000000
000001000000010000000010101011011110001100000000000000
110000000000100000000000001000011000101011110100000000
100001001001011111000000001011010000010111110000100000

.logic_tile 14 22
000000000001010000000111100001001011100000000000000000
000000000000000111000111100101111010101001010000000000
000000001110000000000011100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000010101000000010101001000101100000000000000
000001000000000000100010100001111010001100000000000000
000000000000100111000000000000000000000000000000000000
000000000011010000100000000000000000000000000000000000
000110100001010001000000000101001100010000110000000000
000000000000100101000000000000101010010000110000000000
000001000000000000000000001111101101001111110000000000
000000100000100000000000001111101001001001010000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000111100101001000110000100000000000
000001000000000000000111111101011001010000100000000000

.logic_tile 15 22
000010000000001000000000001101101101010110000000000000
000000000100000011000000001011001111111111000000000000
111001000000101111100111000000000000000000000000000000
100010100000010111100000000000000000000000000000000000
110000000011000000000000011011001011100000000000000000
110000001100100111000011100011101011000000000000000100
000000000001110000000111101001111111000000010000000000
000000000001111111000110011011001011000000000000000000
000010100000001011000010001101011011000000100000000000
000000000000000001100000000001111110000000000000000000
000000001100001000000111100000000000000000000000000000
000000000000000001000010010000000000000000000000000000
000000000000000101000111100111111000111110110100100000
000000001110000000100000000011101000101001010000000010
010010101100000001000010001111000001001001000000000000
100001000001001111000010001001001110101001010000000000

.logic_tile 16 22
000000000000000111000010000111101000010000000000000000
000001000000000000100000001111011010010110000000000000
000000001101001111100000000101001101000010000000000010
000000000000010011000000000011011011001011000000000000
000000000000001001100000000001011011011001110000000000
000000000000001111100000000101001101000110100000000000
000000000000100000000000011111001011010000100000000000
000000000000000001000010010001001011010000010000000001
000000000000000001000000001111001100101001000000000000
000001000000000000000011111011101010010000000000000000
000000001100000001000000001101001111010000100000000000
000010100000001001000010000111001000101000000000000000
000000000000000001000011101011111110010100110000000000
000000000000000000000111110011001010011000110000000000
000010001111011000000000000001101011100000010000000000
000001000000001111000000000101001110100000100000000000

.logic_tile 17 22
000000000001011101000011111001001101000000100000000000
000000000000101011000011110111001001100000110000000000
000000000000001011100000000101111000000011010000000000
000000001010000001100010100001011001000001000000000000
000000101011000011100000000101100000010000100010000000
000001000000000000000011110000101110010000100000000000
000000000001011001000000011011111000000010100000000000
000000000000100011100010010001011000000010010000000001
000000101110000001000000011001001010111001110000000000
000000000000000000100010111001011001010100000000000000
000100000000001111000010000001011001000010000000000100
000000000000001011100000000001011100000011100000000000
000000000001000101100000001001011010100000010000000010
000000000000100000000000000001001101111110100000000000
000001000000000101100000001101011000000010010000000000
000010001010000000100000001011011000000001010000000000

.logic_tile 18 22
000000001110000000000111110000001111001011100000000001
000000000000000101000111110111001011000111010000000000
000000001100100011100111000001000000111001110000000001
000000000001001111100100001001001111100000010000000100
000000000000000000000010111000001010000110110000000000
000000000000000001000011001011011110001001110000000000
000010100000100111100010001001001011101111010010000001
000000100000000000100000000001011110011101000010000001
000000000000000001100011100111101111001001000000000000
000000000000101101100100000111101011000001010000000000
000010000000100000000000001111001000111110100010000000
000001000111000000000010001001010000101000000000000000
000000000000001001100000011011001011110000010010000110
000000000000000011100010000111101010100000010010000000
000000101011011001000000010011011001101100000000000000
000001000000001111000010010011001111001100000001000001

.ramt_tile 19 22
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000001000000000000000000000000000000000000
000000101010000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000001000000100000000000000000000000000000
000000100011010000000000000000000000000000
000001000000000000000000000000000000000000
000000100000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000001100000000000000000000000000000000
000000100000000000000000000000000000000000

.logic_tile 20 22
000000000000000000000000010000000000000000000000000000
000000000000000000000011010000000000000000000000000000
111001001100000000000000000000000000000000000000000000
100000100000000000000000000000000000000000000000000000
010000000000000000000111100000000000000000100110000000
010000000000000000000100000000001011000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000101000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000001001110000000000000000000000000000000000000000000
000010100010000000000010000000000000000000000000000000
000000000000000000000000000101100001010000100010000000
000000001110000000000000000000001101010000100000000000
000000001100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000100000000000000000000000000000000000000000
000000100001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000

.logic_tile 22 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000100000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ipcon_tile 25 22
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.dsp0_tile 0 23
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000100000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000100000000000000000000000000000000110000110000001000
000100000000100000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000001000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
111000000000000000000000000000000000000000000100000000
100000000000000000000000000101000000000010000000000000
000000000000001000000000010000000000000000000000000000
000001000000001001000010010000000000000000000000000000
000000000000000000000110000101100001101111010000000000
000000000000000000000100001101101101111111110001000000
000000100000000000000010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000011100110100000001110000000110010000110
000000000000000000000000000000001101000000110010000101
000000000000100001100000000011101110000001010000000000
000001000001000000000010000000110000000001010000000000
110000000000000111100000001000000001101111010011000000
110000000000000000100000000011001101011111100000100011

.logic_tile 2 23
000100001110000000000000000111111100000000000000000000
000101000000100000000010011101010000010100000001000010
111000000000001000000010101000000000000000000101000100
100000000000000001000110110011000000000010001001000010
110000100000000101000010101101000000101001010000000000
010000000101010111100011101001000000111111110000000000
000000000000000111000010100111111000101001010000100000
000000000000000000100010101101101110001001010000000000
000000000000000111100111011011001100000010110000000000
000000000000100000000010000111101001000011110000000000
000000000001100111000110010101111101010000000000000000
000000000001000000000010000000111011010000000000000000
000000000000001001100000010000011100010100000000000000
000000000110000011100010100111010000101000000000000000
010001000000000011100110001101000000100000010011000101
110000100000001001100000001001001111000000000001100110

.logic_tile 3 23
000010100000001101100010001011101110110010110000000000
000001000000011011000010010111001111010010110000000000
111000000000000000000110111001111100000000000000000000
100000000000000000000010001001111111010110000000000000
000001000000110011100000010000001010001100110100000000
000000100110010101000010000111010000110011000000000000
000000000000000001000000000101101101101100000000000000
000000000000000000000000001001001100110100000000000000
000000001010001000000110010000001100101011110100000100
000000000000000001000011010001010000010111110000000001
000000000000000101100011111011011111001111100000000000
000000000010000000000011011011111111001111000000000000
000000001100001101000010010001011001101000000000000000
000001000000101111000110011001011111010000000000000000
000000000000000001000110010000001010000011000000000001
000000000000000000000110010000001010000011000000000000

.logic_tile 4 23
000000100000000000000000001000001101110001010100000100
000001000000000000000011110111011111110010100001000000
111000000000000000000000000001000000100000010100000100
100000000000000000000011101011101111111001110001000000
010001100100000000000011101000001100101000110110000100
110010100100000000000100001011011110010100110001000000
000000000000100011000111010000001101111000100110000000
000000000000000000000110101011001101110100010001000000
000000000000001011100010000111001101101000110110100000
000000000100101011100111000000011001101000110000000000
000000000000000000000010000111011010111101010110000000
000000000000000000000011101011110000101000000000100000
000000000001100001000011110111101100101001010101100000
000000000001110011100111011011110000101010100001000100
000001000001000011100011111000011010010100100010000000
000010100000000000100111001101001100101000010000000000

.logic_tile 5 23
000000001010000001000110000101101100101000000000000000
000000000100100011100010000000000000101000000000000000
111000000000000000000110000001101000010000100010000000
100000000000000000000011111011111001000000010000000000
110000100000001001000111100111011110101000000100000000
110001000010101011100110010000110000101000000010000000
000000000000100000000000000111001100000110100000000000
000000000001000111000000000011011010001111110000000000
000011001010000011100111001011111100000010000000000000
000000000110000111000010010011101000000000000000000000
000000000000000001000011111011000000101001010101000000
000000000000000011100010111111000000000000000000000000
000000001001001111000111100101011001100001010000000000
000001000000100001100111110101111110000010100001000000
110000000000000001000000010101011100000110000000000000
100000001000000000000011010001111110000010000000000000

.ramb_tile 6 23
000011100000000000000000000000000000000000
000110000110000000000000000000000000000000
000000000000010000000000000000000000000000
000000000000100000000000000000000000000000
000000000110100000000000000000000000000000
000000000111000000000000000000000000000000
000001000000000000000000000000000000000000
000000100000000000000000000000000000000000
000010100000100000000000000000000000000000
000000001111000000000000000000000000000000
000000001100000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000010000000000000000000000000000
000010100000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 7 23
000010000000001000000011110101011010010111100000000000
000000000110001111000011110001101001001011100000000000
111000001100000101000111111111011011101001000000000000
100000000000000000100111011001111011000110000000000000
010001000000000101000010011001001111000001000000000000
110010100101000111100111100101101001000010100010000000
000000000000001001100111000000000000000000100110000000
000000000000001111000011100000001100000000001000000010
000001001000001001000110101011011101001111110000000000
000000100000000001000111001111101001000110110000000000
000000000000010011100011101011111110000110100000000000
000000000000000000100111100001111010001111110000000000
000000001001011000000111010011111110110000100000000000
000000000001011101000111010101101100010000100010000000
110000000000001001000011100011011111110000100000000000
100000000000000001000000001111101001010000100000000000

.logic_tile 8 23
000001000100001001100110100111101001110110100000000000
000100100000100011000010010111011011111000100000000000
000010000000001011100110001001111101001001000000000000
000000000001010011100011100011011101000001000000000000
000010101000101111000010000101101111101001000000000000
000000000000000001100100001011111111001001000000000000
000000000000000001000111011101011011010111100000000000
000000000000000001100111010001101101000111010000000000
000000001000001101100110010001001011000000000000000000
000000000000101001100010110101001001001000000000000000
000010100001001101000010011111011110101111010010000000
000011000001100111100011011001101101111111100000000000
000000000000000001000110100011011010110100000000000000
000000000011000000100111100011011001101000000000000000
000000001010001111000110011001011101100001010000000000
000000000000000101000111101111001010100000000000000000

.logic_tile 9 23
000010100000000001000111010001001101110100110000000000
000000000000000000000111110000011101110100110011000000
111000000000001000000000010101000001100000010000000000
100000000000010011000011111001101110101001010010000000
110000000000001111100110011011001010000110100000000000
010000000000100111100010011001011111001111110000000000
000000000001000000000000001000011111001001010000000000
000000100001100101000000000101011100000110100000000000
000000000110000111100111000000011110110000000110000000
000000001110001111100010000000011100110000000000000010
000000000000001001000000010001011101001111110001000000
000000000000001011100010001001101100001001010000000000
000000001000000111000010011111001010101000010000000000
000100000000000111000110000001001010001000000000000000
110100000001000111100111011111011110000000100000000000
100010100001101111000111110011001111000000110010000000

.logic_tile 10 23
000001100000000000000000000000011110000100000100000000
000010000110000000000011110000010000000000000001000000
111000000001001000000010001001111010000110100000000000
100000000000000001000110101011101101001111110000000100
010001001101010000000111100000011110000100000100000000
000000100001010000000100000000000000000000000000100001
000010100000000111000010010111000000000000000100000000
000000000000000000100110000000000000000001000000000001
000000100000000111000111100011001110000001000000000000
000000000000100000000100001001011011100001010000000000
000010100010000000000111100000001110000100000110000000
000000000000100000000100000000010000000000000000000000
000000000000000001000010001011001111000110100000000000
000010100000100000100010001101011110000000100000000000
110000001100001011100111001111111001010000100100000000
100000000000001111000111011101101001010001110000100001

.logic_tile 11 23
000001000001000001000011100001001000001100111000000000
000010100000000000100110010000000000110011000000110000
111010000100000000000111000000001000001100111000000000
100000001100000000000100000000001100110011000000000001
110000000101010000000000000101101000001100111000000010
010000000001000000000000000000100000110011000000000000
001000000001010000000000010001001000001100111000000010
000001000000001111000011010000100000110011000000000000
000000000010010011100000010101101000001100111000000000
000100000100100000100011100000000000110011000000000001
000000100000000000000000000111001000001100111000000100
000000000000000000000011110000100000110011000000000000
000000000110010111000011100000001000001100110000000000
000100000111100000000000000000001110110011000001000001
010001000001010000000111101111111100101001000100100000
100000101000000000000100001001111001101110000000000010

.logic_tile 12 23
000000000000000111000011100111101000001100111000000100
000000000000100000100011100000101010110011000000010000
000000000001000111100011110111001001001100111000000000
000001000000000000100111010000101001110011000000000000
000010000000100111100111100001101000001100111000000000
000000100001010000000100000000001001110011000000000000
000000000000000000000111100001101000001100111000100000
000000000000000000000000000000101110110011000000000000
000100000000000111100000010011001001001100111000000000
000000001010000000100011000000001100110011000000000000
000000000000000011100000000101101000001100111010000000
000010101010001111100000000000101001110011000000000000
000000000000001000000011100001001000001100111000000000
000000000100001011000100000000001101110011000000000000
000000000110000000000000000101001001001100111000000000
000000000000000000000010000000101100110011000000000000

.logic_tile 13 23
000000000000011101100011100011111011110000010000000000
000000001010101111000100000101001110110000000000000000
111100001110000001110000001000000000000000000100000000
100001000000000000000000001011000000000010000010000001
010000000001001001000011100101111110010110110000000000
000000000010101111100100000101101100010101110000000000
000001001000101000000110111001001010001000000000000000
000000000000010001000010000111011000000110100000000000
000000001000000011100110001011111110101000000000000000
000000001100101111100000000011001011011000000000000000
000001000000000011100011110111101010101001010000000000
000010000000011101100111101011001010001000000000000000
000010100001000000000000001000001000010111000000000000
000000001100100000000000001101011100101011000000000000
110000000000100001000000001011100000010000100100000100
100000000001010111100000000001101100101001010001000000

.logic_tile 14 23
000010000000100000000011110000001100110011110100000000
000001001011010101000011110000011000110011110000000100
111000001100000011100111000001001110000010110000000000
100000000000000000100100000000111010000010110000000000
000010100000000000000000001001011000000011110100000000
000001000110000001000000001101110000101011110001000100
000000000000000011000110001111111100000000000010000000
000000001110000000000100000011110000000001010001000110
000010000000000000000011100000000000000000000000000000
000001000000000000000100000000000000000000000000000000
000000001100100001000000000000000000000000000000000000
000000000001010000100010010000000000000000000000000000
000000100001010000000011011111011000111111110100000000
000001000010000000000010100101100000101011110000000001
110000000000000000000010000000000000000000000000000000
100000000000000000000100000000000000000000000000000000

.logic_tile 15 23
000000000000101101100000010101101010010111110100000000
000000000000010111000010110001010000000010100001000000
111000000000100111100111110101101010000001010000000000
100000000001000000000011100001100000010110100000000000
110000000001001011100010111001011001110000100000000000
110000000100000111000011100111011010010000100000000000
000000000000000001000111100000000000000000000000000000
000000000000000001100010010000000000000000000000000000
000000100001011000000110101001011101110000100000000000
000001000000000101000000001101001010010000100000000000
000001000000100001000000000000011000000110110100000000
000000101101000000000000001011011010001001110001000000
000010100001010000000010000000011010000111010100000000
000000001100100000000100000001011100001011100001100000
000001000000000001000000001101001000101000000000000000
000010100000000000000000000001110000000000000000000000

.logic_tile 16 23
000000000000000011100000001101111110101011100000000000
000000000000001111000010100001111100101001000000100000
111000101110000101000000000101000000100110010100000000
100001000001001001000000000011101110010110100010000100
110000000000000000000111101101101011000010000000000000
110000000000000101000100000101001011000000000000000000
000010000000000101000010100101100000010110100010000000
000000000000000101000010100101100000000000000000000000
000000000001001001000000000011111111101010000000000000
000000000000001101000010000111011100010111100000000100
000000000000010101100010001000000001000110000000000000
000000000000100001110000000101001000001001000000000001
000000000001001001000011100011111110101010000000000000
000000001000000101000000001001111000010111100000000000
000000001101010000000000000011000001000110000000000000
000000000000100101000011110001101110101111010000000000

.logic_tile 17 23
000000000000000101000000000011011100010111110010000011
000000000000000101000010010000010000010111110011100100
111000000000001111000110100001011100010100000010000010
100000000000000011000000000101011000101110000010000000
010000001110000001000000000000011000000100000100000000
010000000000000001000000000000000000000000000000000001
000001001100011000000010100000001011101000110000000000
000000100000001001000000000001001001010100110000000000
000000000001010001100000000000000000000000100100000010
000001000000000000000000000000001110000000000000000000
000000000001000000000110010001100000000000000100000100
000000000000100000000010000000000000000001000000000000
000000001100000101100000010000001110000100000100000000
000000000000000000100010110000010000000000000000000000
000010100000010000000110101111111010001001100000000110
000000000000000000000000000101111010001001010001000100

.logic_tile 18 23
000000000001000101000011100011111000000110100000000000
000000000000000101000100000001001010000000100001000000
111001000001000101000000000000000000000000100100000000
100010000000100000000000000000001101000000000000100000
110000000000000011100111000000000000000000000000000000
110000000000001101000100000000000000000000000000000000
000010000000101001000000001000001010101011000000000000
000010000011001111000000000101011010010111000000000000
000000001011000000000110100000000000000000000000000000
000000000010000000000100000000000000000000000000000000
001010100000000111000000000000001010101011000000000000
000010000000000000100000000001011001010111000010000001
000000000000100000000011000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000101011010000000000000101100000000000000100000000
000001000000000000000000000000000000000001000000000000

.ramb_tile 19 23
000000000000100000000000000000000000000000
000000000000010000000000000000000000000000
000000000000010000000000000000000000000000
000010101010000000000000000000000000000000
000010000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000001010000000000000000000000000000
000000000000100000000000000000000000000000
000011101000000000000000000000000000000000
000000000110000000000000000000000000000000
000000001110000000000000000000000000000000
000000000000000000000000000000000000000000
000000000100000000000000000000000000000000
000000001010000000000000000000000000000000

.logic_tile 20 23
000000000000000000000000000000000000000000000000000000
000000000000000000000010110000000000000000000000000000
111001000000000000000111100001001011101011010110100001
100010100000001101000000000000111011101011010000000101
000000000000000000000110000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000000000111100000001110110010100000000000
000010000110000000000110110011011101110001010000000000
000000000000000001100010001000001110111001000000000000
000000000000000000000010001101011101110110000000000010
000001000000010000000000011011111000111110100110000000
000010101000000000000010001101100000111100000010000000
000000000000000000000111101101000000100110010000000000
000000000000000101000011100111001111101001010000000000
000000001000000001100000001111000000101111010000000000
000000000000000000000000001001101110000110000000000000

.logic_tile 21 23
000000000001010000000000000000000000000000000000000000
000000000100100000000000000000000000000000000000000000
111000000000000000000000000000000000000000000000000000
100001000000000000000000000000000000000000000000000000
110000100000100000000000000000000000000000000000000000
010000000000010000000000000000000000000000000000000000
000000100000000111000000000000011010000100000101000000
000000000110000000100000000000000000000000000010000001
000000000000000000000000010000000000000000000000000000
000100000000000000000011000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000010111000000000000000110000000
000000000000000000000011110000100000000001000001000000
000001100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000100010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000

.logic_tile 23 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.dsp0_tile 25 23
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.dsp1_tile 0 24
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 24
000010000000000000000000000000000001001111000000000000
000000000010000000000000000000001010001111000000000000
000000000000000000000010101000000000010110100000000000
000000000000000000000110110101000000101001010000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000101000000000001100000010110100000000000
000000000000001101100000000000100000010110100000000000
000000000001000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000001001111000000000000
000000000000000000000000000000001001001111000000000000
000000000000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000000001010000000000001001111011100000000000000000
000000000000000000000000001001101010000000000000000000

.logic_tile 2 24
000000000000000001100000010101000000000000001000000000
000000000100000000000011100000101001000000000000000000
111000000000001000000010100000001000001100111100000000
100000000000000001000000000000001000110011000000000000
000101000000001101000000010000001000001100111100000000
000110101000000011000010010000001101110011000000000000
000000000000000000000010000000001000001100111100000000
000000000000000000000000000000001101110011000000000000
000001000000000000000110010000001001001100111100000000
000010100100000000000010000000001000110011000000000000
000000000000000001100000001000001000001100110100000000
000000000000000000000000000011000000110011000000000000
000000000000000000000000001101011000000000000000000100
000000000100100000000000001101011010001000000000000000
000000000000000000000000000011011001100000000000000000
000000000000000000000000001011101100000000000000000000

.logic_tile 3 24
000000000000001101000010101111000001001111000100000100
000000000100000011100100000011001110101111010001000110
111000000000000000000000000011000001010110100000000000
100000000000000000000010110001101100001001000000000000
000010000000100101000110001000011100000111000000000000
000000000011011101000000001001001000001011000000000000
000000000000000101000010110011101010010110100110100100
000000000000000000000110100011010000111101010010000010
000000000000100001100000011001000000000000000000000000
000000000001000000000011000101101010010000100000000000
000001000000001001100110011101100000010110100000000000
000010100000000001100011010011101010000110000000000000
000001000000001000000000011101101110010100000000000000
000010000000000001000010001011110000111100000000000000
000010100000000001100000011011100001001111000110000000
000001000000000000000010001011001111011111100000000000

.logic_tile 4 24
000001000001000000000000000000000000000000000000000000
000000100000100000000000000000000000000000000000000000
111000000000001000000010000011100000010110100000000100
100000000000001011000100000000100000010110100001000000
010000100001010000000010000000000000000000000000000000
110001001010000000000000000000000000000000000000000000
000001000000000000000000001111011000101001010110000000
000010100000000000000000001001100000101010100001000000
000010000001110000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001000000000000000000000000000000000000000
000000000000001101000011100000000000000000000000000000
000010100001010000000010101000011111111000100110000010
000000000111010000000000000001001100110100010000000000
000000000000000000000000000000000000000000000000000000
000000000000000101000000000000000000000000000000000000

.logic_tile 5 24
000000100001001111100111100001011000000100000000000000
000000000100001111100111100111111000001100000000000000
111000000000001111000110010000011000001100000000000000
100000000000000111100010110000001011001100000010000000
010000000001000000000000000111111011000100000000000000
010000000100000001000010111011111001101000010000100000
000000000001011000000011100000000001100000010000000000
000000000000101011000010011101001010010000100000000010
000000000001011000000000001001111101000000100010000000
000000000100000001000010001011001110010100100010000010
000000000000000001000000010011101100100001010000000000
000000000000000001100011011111001000000001010000000001
000010000001010111000000011000001010101000000100000000
000000000000000000100011110001010000010100000011000000
110000000000000111100010010101111111010111100000000000
100000000000000000000011010101111010001011100000000000

.ramt_tile 6 24
000001000001100000000000000000000000000000
000010000000110000000000000000000000000000
000001000000000000000000000000000000000000
000010100000000000000000000000000000000000
000010100000100000000000000000000000000000
000001101011000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000001000000000000000000000000000000
000000000000100000000000000000000000000000
000000001110000000000000000000000000000000
000000001110000000000000000000000000000000
000001000000000000000000000000000000000000
000010000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 7 24
000000000000000101000011101011001101000010110000000000
000000000001010000000111101001011010000010100000000000
111000000100000000000000011101001100010111100000000000
100000001100001001000011011101011101001011100000000000
110011000000000101000110011001011101101001000000000000
110000000001000111100011100001111111000110000010000000
000000000110001111000111000000000001100000010000000000
000010101000000011000010001111001010010000100000000000
000010100000100001000111010011101010101000000000000000
000001000000011001000111011001001110100000010000000000
000010000000001001000111000000000000000000000100000000
000001000000000101100100000111000000000010001000000000
000010000000101111000010010111101011101011110000000000
000001000000010111100011010011011011111011110010000000
110000000000001000000110000101011100000110100000000000
100000000010000001000000000001101101000000000000000000

.logic_tile 8 24
000000001111010111000000011101101010010111100000000000
000000100000101101000011100111101110000111010000000000
111000000000001111000000001001001100010100000000000000
100000001100000011100010101011101101001000000000000000
010011100000001000000011101111011001000110000000000000
110010000000000111000010101011001001000001000000000000
000000001100101111000011100001101111000110100000000000
000000000000001011000011100101001110001111110000000000
000000001010001101000111000000000001000000100100000000
000000000000000001100100000000001111000000001000000000
000001000001010000000110000101111011010111100000000000
000000100000000000000110010001101010000111010000000000
000000000000000001000110000000001100000000110010000000
000000000000000111000000000000001000000000110000000000
110000000000000001000010010001001111010100000001000000
100000000000001001100111011101111111001000000000000000

.logic_tile 9 24
000000000000010101100011110001111111010111100000000000
000001000100100001010010100001111110001011100000000000
000000001000001011100011010001111000000110100000000000
000000100000001101000010100101011101001111110001000000
000010000000100111000011111000011011111100100010000100
000010000001010111100111110011001000111100010000000000
000000000001111111100010110111111101000111010010000000
000000000100010001100110000001011110010111100000000000
000000000000001011100011000101001000100000000000000000
000000000000000011000000000101111100110000100000000000
000000000110000111100000011101101001100000110000000000
000000000100000001000010110001011110000000110000000000
000000000100000000000000001111001101000010000000000000
000000000000001101000000001111001011000000000000000000
000011000000100111000010101000001011000000100000000010
000010000000010001100110010011011011000000010000000000

.logic_tile 10 24
000001100001001000000111101001001010010111100000000000
000010000100001111000011001011111100001011100000000000
111000000001000101100111100111101100010000100000000000
100000000000100000000111000011101111000000010010000000
000000000000001001000000011011111100000110100000000000
000000001100000101000011011011101000001111110000000000
000010000000000000000110010011101101000110100010000000
000001000000100111000011011011101001001111110000000000
000011100000001111100011001101011001000001000001000000
000000000000000011100010001011001110000001010000000000
000000000001000111100110111111001011000010000000000000
000000000100000000100111001101101110001011000000000000
000000001010101000000011111000001111101111110110000001
000000000000000001000110001001001011011111110000000000
110010100000001011000010101011001001011110100000000000
100001000000000011000100000101111100011101000000000000

.logic_tile 11 24
000000000000000011100000010000011101101101010110000100
000000000000100000000010010101011110011110100000100000
111010100110001000000000010011011101101000000000000000
100000000000001001000010011111001111110100000000000000
010011100000100001100010001101001100101000010000000000
000000000000010001000110011001101100000000010000000000
000000000000000101100110001011111010010000100100000100
000000000010100001000000000011001000010001110000100000
000110000000000111100000000111100000000000000110000000
000000000000000001000000000000000000000001000000100000
000000001011000001100010000101001000000001010000000000
000010100000100001000000001101111010000110000000000000
000011000001000000000000011111111011100000010000000000
000000000000000000000010001101101100110000100000000010
110000000000000001000000011101011000100000000000000000
100000001110000001100011100101101011110000100000000000

.logic_tile 12 24
000001000000100000000111110101101000001100111000000010
000010000100011111000011110000101111110011000000010000
000000000000001000000000010001101001001100111000000000
000001000000001111000011100000001010110011000000000100
000001000000000000000111100011101000001100111000000000
000010000000000000000011100000001001110011000000000000
000000000000011000000000000101001000001100111000000000
000000000001010111000011110000101011110011000000000000
000000000000000011100000000001001000001100111000000000
000000000000000000100000000000101000110011000000000000
000010100000100001000000000011101000001100111000000000
000000000001011101100000000000001001110011000000000001
000010000000010000000011100011001000001100111000000100
000011000000000000000000000000001011110011000000000000
000000101110000000000000000001101000001100111000000000
000000001110000000000000000000101001110011000000000100

.logic_tile 13 24
000000000000000001100010011011100001110000110100000000
000001001010000101100110100001001011111001110000100000
111000000010100111100000011000001010000110110000000000
100000000001010111000011100101011010001001110000000000
010000000001000001100110101001100000110000110101000000
000001000010101111000010100001001000111001110000000010
000000001101010001100110010000011000110001010100000000
000000000000101001000011101011001011110010100001000000
000000101010000001000111100101111010011011100000000000
000001000000000000100100000101011110101011010000000000
000001000000100011100000000001001110111000000000000000
000000100000010000100000000101101100100000000000000000
000010100000001011100011000001001111110000100010000000
000000001010001101100000001111001110010000100000000000
110001000001010111100000000101111000101001010000000000
100010000000000000000000001001011100010000000000000000

.logic_tile 14 24
000000000000010001100000011111001010101100000000000001
000000100000100011100011110101001010001100000000000000
111000000000000011100111100101101010100000110000000000
100000000000000000100000001101001010000000110000100000
000011000000000101000011100001111000110000100000000000
000010000000001111000110000101011011100000010000000000
000000000000011011100011101101001011100001010000000000
000000000000101001100011111101101000000001010000000000
000010100000011000000000000000001010011111000100000100
000001000110000101000011110011001000101111000000000000
000100001100000000000000000001001100010111110100000000
000000000000000000000000000001111010110111110000000100
000000100001010000000000010101100001101111010110000100
000001001100100001000011100000001011101111010000000000
110001000000000000000000000101101010100001010000100000
100000100000000000000000000101001111000010100000000000

.logic_tile 15 24
000010000000001001100110101101001100010100000000000000
000000000000000111000111100011100000111100000000000000
111000001100100001100010101001011010000010000000000000
100000000000010111100000000101001111000000000000000000
010000000000010111100110000000000000000000000000000000
010000000000101001100010010000000000000000000000000000
000010100000010011100011101101101100000010000000000000
000001001100100001100100001111101001000000000000000000
000010100001001001100010000000000000000000000000000000
000000000000000111100100000000000000000000000000000000
000001001100000000000000000111011000010000000000000000
000000100000001111000000000101001000000000000000000000
000010000000000111100000011001101100100000000000000000
000000000110000111000011100111111011000000000000000100
000000001010000001100000001000001010110010100100000100
000000000001000000000010000001001110110001010001000010

.logic_tile 16 24
000000000000001000000110010101001011100000000000000000
000000000000001001000111001001101001000000000000000000
111000000000001111100111000000011000001000000000000000
100000000000000111000010100111001111000100000000000000
110001000000100000000111100000001000000010100010000000
110010100011000101000110100001010000000001010000000100
000000000000000111000000001001011010010111110100000000
000000000000000000000010101101000000000001010001000000
000000100000000000000000000000011110000010100000000100
000000000000000000000000000001010000000001010000000000
000001100000000000000000001001000000010110100000000000
000011100100000000000000000001000000000000000010000000
000000000000001000000111010000000000000110000000000100
000000000000000001000011100001001011001001000000000000
000000000100000000000000001001000001101111010100000000
000000001100000000000010001001001111000110000001100000

.logic_tile 17 24
000000000000000000000111001011000001101111010000000000
000000000000000000000000001011001001000110000010000000
111001000000100111100010111111001010000000000000000010
100010100110000000000011111001101010000000010010000000
000000000000000101000010100011011001100010110000000000
000000000000001101000000000000001100100010110010000000
000000000010000111100010111011001011001000000000000000
000000000001000000100111011001101011000000000000000000
000010000000000001000000000011100001111001110100000000
000000000000000001100011000000101111111001110011000010
000001000001011000000010110011011010000001000000000000
000000100001101001000010011001001100100001010000000000
000000000000000101000010101001101010000100000010000001
000000000000000000000100001101101010000000000000000000
000011100110001000000110000101001111000000100000000000
000011000000000001000000000011101110000010110000000000

.logic_tile 18 24
000000000000000000000010100001011100110110000101100000
000000000000000000000000000000101010110110000000100000
111000000000000000000011100000001111010111100110100100
100000000000000000000011100101011010101011010000100100
000000000000000101000010101011100000101111010000000000
000000000000001101100100000111101011000110000000000000
000000000100001001100111100001101111100011010000000000
000000000100001111000100000000101101100011010000000000
000000000000100001100000001111011100101010100000000000
000000000000000001100000000101010000101001010000000000
000001000000000101100111001000001011101011000100000001
000000000000000000100100001001001110010111000001000100
000000000000000001100110000000011101101011000000000000
000000000000000001000000000011011011010111000010000000
000000000100011111000110000000011110000011000000000001
000000000000000001100100000000011100000011000010000000

.ramt_tile 19 24
000000001110000000000000000000000000000000
000000000000000000000000000000000000000000
000001000010100000000000000000000000000000
000000001010000000000000000000000000000000
000000001111010000000000000000000000000000
000000000000000000000000000000000000000000
000001000000000000000000000000000000000000
000010100001000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000100000000000000000000000000000
000010001100010000000000000000000000000000
000011001100100000000000000000000000000000
000010100000000000000000000000000000000000
000000000000100000000000000000000000000000
000000000000010000000000000000000000000000

.logic_tile 20 24
000000000000101000000010001111101101111011110110000000
000000000000001011000011111011001111111001110010100010
111000001010000101000000000011111101001011100110100000
100000101110000000100010111011011000001001010000000100
000000000000010111100010100101101011110000000000000000
000000000000001101100100000001101001110100000000000000
000000100000001011100111011111000001110110110000000000
000001000110001111100011111011001010010000100000000000
000000000000000111100110001101011011101001010000000000
000000000000000000100000001001011011000000010000000000
000000000001101001100010011111001010000001010000000000
000000000000010011000010001111100000000000000000000000
000000000000001001100111001111001000010000100000000000
000000000000000111000100000101011001100000000001000000
000000000000100000000110010011101011101000010000000000
000000000001000001000011100000011100101000010000000000

.logic_tile 21 24
000000000000000111100010100111001001000111010110100000
000000000000000000000100000011011111000110100001000101
111000000000000000000111001000011000101011010110100001
100000000000101101000100001101001000010111100010000000
000000000000000001000000000001100000110110110000000000
000000000000000000100000000101101110100000010000000001
000000000001000000000000000000000000000000000000000000
000001000000010000000010110000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000000001101000011100000000000000000000000000000
000001000000000111000110001011001111101010100000000000
000000100000000000000100000011111101101001110000000000
000000000000000111000111000000000000000000000000000000
000010100000000001100100000000000000000000000000000000
000000001010000000000110000000000000000000000000000000
000000000000000000000100000000000000000000000000000000

.logic_tile 22 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.dsp1_tile 25 24
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.dsp2_tile 0 25
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000001000000000000000000000000000000110000110000001000
000000100000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 25
000000000000100101000010100111100000000000001000000000
000000000001000101000000000000000000000000000000001000
111000000000001101000000000001111010110011001100000000
100000000000001111000000000000001100001100110000000000
000000000000100000000000000111001001110011001100000000
000000000001010000000000000000101000001100110000000000
000000000000001111100000000011001001110011001100000000
000000000000001111000000000000001010001100110000000000
000000000000001101100000000001001001110011001100000000
000001000000000101000000000000001000001100110000000000
000000000000000000000000000001001001110011001100000000
000000000000000001000000000000001010001100110000000000
000000000000000000000000010001001001110011001100000000
000000000000000000000010100000101000001100110000000000
110000000000001000000000000001101001110011001100000000
010000000000000101000000000000001000001100110000000000

.logic_tile 2 25
000000100000000000000110110000001000000011110000000000
000001000000100000000010100000010000000011110000000000
111000000001011000000000000000001010000011110000000000
100000000000000111000000000000000000000011110000000000
000010100001000101100010100000000000001111000000000000
000000000000000000000100000000001001001111000000000000
000000000000000000000111001001001010100000000000000000
000000000000000000000100001011101001000000000000000000
000000000000000000000110000000011100000011110010000000
000000000000000000000000000000010000000011110000000000
000000000000001000000110000000011011110000000000000010
000000000000000001000000000000011110110000000000100000
000010000000000000000000000000001101100000000010000000
000000000000000000000000001101011111010000000010100000
010000000000000000000110000000011100000100000100000000
010000000000000001000100000000000000000000000000000000

.logic_tile 3 25
000010100000000101000010100101011010101000000100000000
000000000000000000100100000000010000101000000000000000
111010000001000101100111010000011100111000000000000000
100001000000100000000010001101011001110100000000000000
110000000000101000000111100001111000010110100000000000
010000001011011111000110111111100000000001010000000000
000000000000001101000010100011111011000000000000000000
000000000000000011100110111111101110000000010000000000
000000001110101000000000000101001001000010000000000000
000000000001010001000011110000111011000010000000000000
000000000000000000000000010001101100000010100000000000
000000000000000001000010010001100000000000000000100100
000011000000100000000011001101011010000000000100000000
000010100001010000000010100011001011001000000000000000
000000000000001000000000000011111010101000010000000000
000000000000000001000000000000101111101000010000000000

.logic_tile 4 25
000000000000000000000000011011111111010000000000100000
000000001010001111000010100101011001101001000000000000
111000000000000111100111011111111011000001010000100000
100000000000000000100111100111001011000010010000000000
010010100000000111100000001101101101001000000000000100
010000000000000000100000001011111010001110000000000000
000010100000000011100000011101011010000000010000000000
000000000000001111000011101101001100000001110000100000
000000100110000101000011110101111101001000000000000000
000000000000000000000111000001111010001110000000100000
000010000000000111100010011101101101010000100000000000
000001000000000000000111111101011001010100000000100000
000000000000000000000010000000011000000100000101000101
000000000000000000000100000000000000000000000011000110
110000000000000101000000001101101111010000000000000000
100000000000000001000010010101011011010110000000100000

.logic_tile 5 25
000101001010001001000000001101101100001001000000000001
000110000100001111000000000011111000001010000000000000
111011000000000000000000010001011111010100000000100000
100010000000000000000011001011001110010000100000000000
010000000000011000000111100101000000000000000100000000
110000000110001111000110110000100000000001001000000000
000000000000000000000000000001011000010000100000000000
000000000000000000000010111011011110010100000000000000
000001101100000101000011111011001100001101000000000000
000011100000100001000111001111101000000100000000000000
000001000000000101100000000001001101010000100000000001
000000100100000101000010101011001100010100000000000000
000000000000011101100000000001001101000000100000000000
000000000110000101000000000001011101101000010000100000
110000000000001101000111000111001100010000000000000001
100000001011010011000000000101011101101001000000000000

.ramb_tile 6 25
000010100001000111100000000001011010000000
000000010000000000100010010000000000000000
111001000000000000000000000001001100000000
100010001101000000000000000000100000000000
110000000000001101100111100011011010000000
110000000000100111100000000000000000010000
000001000000101000000000000011001100000000
000000100000011011000011100101100000010000
000101000001010011100000000111011010000000
000100100100001101100011110101000000010000
000001000000000000000111000101001100000000
000010000000001001000100001111100000000000
000010001110100000000010001011111010000000
000000000110000001000110100111100000010000
110000000000000001000111101111101100000000
010000000000000000000000001101100000100000

.logic_tile 7 25
000000000000100111100011100001111001100000000001000000
000000000000010101100010010111011000101001010000000000
111010000000101001100110000000000000000000000100000000
100000101101000001000011101001000000000010001000000000
010000001010000101100010000011001010000001010000000000
110000000010000001100010001001101010000001100001000000
000000001110001111100011100101111100101001000000000000
000000100000001111000100001111001011000110000000000000
000101001000110000000111111001011011010111010000000000
000110101110010111000011010111001111101011010000000000
000000000000001001000011101011011011010111100000000000
000000000000001101000010010011111101000111010000000000
000000100001000001000000000001011110000111010000000000
000001101000100011000011100011011000101011110001000000
110000100000000011100110110011111000010111100000000000
100001000000000000100111000111111000000111010000000000

.logic_tile 8 25
000000000000000101100011110001001010101000000100000000
000000000100010000000010000000000000101000000000100000
111000000000000111010110001101001001000011110000000000
100000000001000111000011000011111001000011100000000000
110000000000001001100111101111101111101000000000000000
010000000001010001000100001111101110100100000000000000
000010100000000101000011110000001011001111110000000001
000001000000010000000010000000001110001111110000000001
000000000001010001000000011011111001010111100000000000
000010100110001111000011111101101001001011100000000000
000001100000000001100111100001101101101001000000000000
000001001000000000100100001111001011000110000000000000
000000000000001000000000000011001001010000110000000000
000000000000000011000011100000011010010000110000000000
110100001110001111100011101000000001100000010100000000
100000000000000001000110000011001001010000100000100010

.logic_tile 9 25
000000000000000000000111101011101100110100000000000000
000000000000000111000000000001101110010100000000000000
111000000000001011100011010011101010101001010010100000
100001000000000111000011011001000000101011110010000000
010000100110001001000010001101101100101011110010000000
110010001011000011000100001001111100111011110001000001
000000001100111000000110011011111110010111100000000000
000000000001010011000011100001101110001011100000000000
000000000000000001000110010011111000100000010000000000
000000100000000111000011111011011000100000100000000000
000000000001001011000010111001101110010111100000000000
000000001001110001100110000101011010001011100000000000
000000100000000111000010100000011111000000110000000001
000001000110000011000100000000001011000000110000000000
110000000010001001000000000000011011110000000100000000
100000000000001001000000000000011110110000000000000000

.logic_tile 10 25
000000000000011001100110000111101000010100000000000000
000000000001011111000000000011111101000100000001000000
111011000000000011100000001011101010000110100000000000
100010100001010000100000000001011101001111110000000000
010000000000001011100011110101101011000000100000000000
000000001010000101100011011101101110000000110010000000
000010101100100101100000001001001011000110100000000000
000001100001000001000010000001011010001111110000000000
000010000000000000000011010001001111000001000000000000
000000001010000111000011001011001111000001010010000000
000000001001101111000000001011001111010111100000000000
000000000110110011100000000001101110001011100000000000
000000001000101111000000001101011100101001000000000000
000000000000000011000010010101101010001001000000000000
110010100000001001100111100000000000000000100100000000
100010101000001111000011110000001111000000000001100000

.logic_tile 11 25
000000000100000111100011010111001011111011110100000000
000010000000000001000111001001101010110011110000000100
111000001010000001000111110101001101000110100000000000
100010100000000000100010101011001001001111110000000000
000000100000000011100000010001011001101111010100000000
000001000000001011000011010101001001111111010000000100
000000100000000111100111100001011100101001000000000000
000001101000000000000110000011001001100000000001000000
000000000000000011100011101111101110111101010000000000
000000000000000111000100001101100000101001010000100000
000000000000000000000111001000001011110110100100000000
000000000000101111000100001101001101111001010000000000
000010100010100001100111011001001100110000010000000000
000000000000010101000011010011101111010000000000000000
110000001100000000000011110111011110000001000000000000
100000000000000000000010001101011111000001010000000000

.logic_tile 12 25
000000000000000000000000000101001000001100111000000010
000000000000000000000011110000101001110011000000010000
111000001111011111100111100001001001001100111000000000
100000001110101001000100000000101010110011000000000001
010010100000000000000000010011001000001100111000000000
000000000000010000000011100000101001110011000000000000
000000000000011111000000000001001001001100111000000000
000000000000000111100011110000101011110011000000000100
000001000001000000000111100011101000001100111000000000
000000001100000000000000000000001001110011000010000000
000000000000000111000111100001001001001100111000000000
000000000000000000000000000000101000110011000000000000
000000100100100000000000000001101000001100110000000000
000001000100010000000000001001100000110011000000000000
110010100000010000000000000001111011101000110100100000
100000000000000000000000000000001101101000111001000010

.logic_tile 13 25
000000100001010000000110011111011010110000010000000000
000001001100000000000110010111101111100000000000000000
111000001110001111000000010001000001101111010110000000
100010100000000001000011000000101011101111010000000000
000000000000001001000010110111000001001100110000000000
000000001000000001000011100000001001110011000000000000
000000000000001001100000011101011010101000000000000001
000000000000000001100011110001100000111101010000000000
000000000011000000000000000000001011001100110000000000
000000100000101101000000000000011001110011000000000000
000000000000000111100000000101011000000111000000000001
000000000000000001100000000000001010000111000000000000
000010100001010000000111110001011100101011110100000100
000010001000000111000010000000100000101011110001000000
110000000011000011100000000011101101101100010010000000
100000000000000000100000000000001000101100010000100000

.logic_tile 14 25
000000000000000111100000011011101010011111110000000000
000000000000001101100011110111111001110111110010000000
111000001100010111000000000000000000000000000000000000
100010000000100000100000000000000000000000000000000000
000010000001000111100111100001001100101001010000000000
000000001010000000100110110011010000010100000000000000
000000000000001011100000000101000000000000000101100110
000010100111011111000000000000100000000001000001000000
000000000000000000000010010111101100101001010000000000
000000000000000111000010100101010000101000000000000000
000000000011010000000110000000000000000000000000000000
000000100000100000000000000000000000000000000000000000
000000000010000000000000000011011000101000000000000000
000001001110000000000000000101100000111100000000000000
010000000000000101100000001001001101110011000000000000
110000000000000001000011101111011010000000000000000000

.logic_tile 15 25
000000000000000000000111101000000001111001110100000000
000001000000001001000000001001001110110110110000000100
111000000000001000000000010001000000000000000100100000
100000000100000001000010010000000000000001000001100000
110000000000000000000000001000011101111000100010000000
110000000000000000000000000011001000110100010000000000
000010000110000000000000000000000000000000000100000001
000001000001000000000000000111000000000010000001000000
000010000001010000000010100000011100000100000100000000
000001001010001111000000000000000000000000000000000110
000000000001010101000000010011111100110100010000100000
000000000000101101000010000000011101110100010000000000
000000100000010000000010000011000000000000000100100000
000000000000001111000000000000100000000001000000100000
000010000000000111100000000001001100111110100100000001
000011000000000000000000001001000000101000000000000000

.logic_tile 16 25
000000000000001001100110000000000000000110000000000000
000000000100000011100100000011001000001001000000100000
111001000001110000000000010001001100110010100100000000
100000100000100111000010010000001100110010100000100000
110000000000000101000000001001011010100001010000000000
010000000000000101000010001001001110110011110000000000
000000000001011001000111000101111110101111010010000000
000000000100100011000000001101001111101110000010000001
000000000000000001000000011101001001100000000000000101
000000000000000001000011101111011000000000000010000001
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000101000010000001000001100000010100000000
000000000000100000000010000101101111000000000010100000
000010100001011011000010100111011011101011000000000000
000001000000100111000000000000111110101011000001000000

.logic_tile 17 25
000000000000101000000110110011101011111110110010000000
000000000010010011000011010001011110010100100011000000
111001001001010000000111000111001101000000100000000000
100000100000000000000000000011101110001001010000000000
000000000000001001000000000111101101000000100000000000
000000000010010011000010001001001100000001110000000000
000000001110000101000110000111011110111101010110000100
000000000110001101000100000000010000111101010000000000
000000000000000101100000001111000000101001010110000100
000000000000000011000000001111100000111111110000000100
000000100000001001000000000000000000100000010000000100
000001000000000001000000000111001001010000100010000001
000000000000001001100110010101100001100000010000000000
000000000000000001000010000000001011100000010000000000
000010000000000011000110100101011011111110110000000101
000000000000000001000000000101001001010100100010000000

.logic_tile 18 25
000110000100000111100000001111111101000010100000000000
000000000000000000100010100001011110000011100000000000
111000000000000101100010100111100000101001010010000000
100000000001011101000011100101100000000000000000000000
000000000000001000000000000111111001001000000000000000
000000000000000111000000000111011001000000000000000000
000000000000101101000111100101101000101011010110100001
000000000100001111100000001111011000111111110001000001
000000000001010001100000010001111000000001010010000000
000000000000000000100010110000100000000001010000000001
000011100110000000000110000000001100101000000000000000
000010100000000000000000000011010000010100000000000000
000000000000000101000000011001000001101111010100000000
000000000000000000100010000101001011010110100011100010
000000000001010001100111001000000000100000010000000000
000000000000000001000100000101001010010000100010000000

.ramb_tile 19 25
000000000000100000000000000000000000000000
000000000001000000000000000000000000000000
000000000000100000000000000000000000000000
000000000000000000000000000000000000000000
000001000001010000000000000000000000000000
000000100000100000000000000000000000000000
000000001110000000000000000000000000000000
000000000000010000000000000000000000000000
000000000000000000000000000000000000000000
000010000000000000000000000000000000000000
000000100000000000000000000000000000000000
000001000000100000000000000000000000000000
000000000010000000000000000000000000000000
000000000000000000000000000000000000000000
000010100000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 25
000010000000000000000111110101000000100000010000000000
000001000000001001000011000000101110100000010001100000
111000000000010000000111100111100000010000100000000000
100000000000100000000100000000001001010000100010000000
000000000000000000000000001011111010001111110000000000
000000000000000000000010111101111111000110100000000000
000010000000001101000111111101101111101001010000000000
000000000000000001100011100111011001010100100000000000
000000000000001101100000001011001010010110100000000000
000000000000001111000011110101011001010010100000000000
000010100001000000000010000001001111000000000000000000
000000000100000000000100001111001111000110100000000000
000000000000000001000111011000000000100000010000000000
000000000001011001100110001111001100010000100001000000
000000000001001111100011111011000000010110100110000100
000000000000000011000010000101101110101111010000000110

.logic_tile 21 25
000000000110001111000000000101101110010000100000000000
000000100000001011000011100001101001110000100000000000
000000000000000000000000010001101101101001010000000000
000001000000000111000010100101101101010010100000000000
000000000000001000000011100101101011101111010000000000
000000000000000101000010100001111011001111010000000000
000010101011000101000110001001111010010110000000000000
000000000000100000000010110011001000000110000000000000
000000000000001111000000000011011010010000110000000000
000000000000000001000000000000011011010000110010000000
000010100000111011100110101001111101000110000000000000
000001001001010111100000001111101101000010000000000000
000010100000000000000010001011001111011100000000000000
000001000100000111000010111111011110101000000000000000
000000000000000001100010101001101111000010000000000000
000000000000001101000111110111111101000110000000000000

.logic_tile 22 25
000000000000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000001110001000000000000000000000000000000000000000
000000000000000111000000000000000000000000000000000000
000000000000001000000000000000000000000000000000000000
000000000000001011000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000001000001100101000000000000000
000001000000000000000000000101000000010100000000000000

.logic_tile 23 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.dsp2_tile 25 25
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.dsp3_tile 0 26
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000

.logic_tile 1 26
000000000000000000000000000111001000001100111100000000
000000000000000000000000000000001111110011000000010000
111000000000000001100110000111001001110011001100000000
100000000000000000000000000000101101001100110000000000
000000000000000000000000010101001000001100111100000000
000000000010000000000010000000101111110011000000000000
000000000000000000000000010111001001110011001100000000
000000000000000000000010000000101100001100110000000000
000000111100000000000000000111101000110011001100000000
000000010000000000000000000000101111001100110000000000
000000010000001101100110100111001001001100111100000000
000000010000000111000000000000101000110011000000000000
000000011100001000000010000101101000001100111100000000
000000010000100001000100000000101111110011000000000000
110000010000000000000000010111001001001100111100000000
010000010000000000000010100000101001110011000000000000

.logic_tile 2 26
000000000000001000000010100101101110100000000000000000
000001000000000101000100001101001010000000000000000000
000000000100000000000110110000000000000000000000000000
000000000100000000000010100000000000000000000000000000
000000000000101101100110111001101101000010000000000000
000000000001010001000010101011111001000000000000000000
000000000000001101100000000011101100100000000000000000
000000000000000101000000001001011010000000000000000000
000001010000000000000010110101011101000100000000000000
000000110000100000000110000001111010000000000000000000
000010010000001000000010100000001010000011110000000000
000000010000000001000110110000010000000011110000000000
000000010000000000000000000101100000010110100000000000
000000010000001101000000000000000000010110100000000000
000000110000000000000000000000001010000011110000000000
000001010000000000000000000000000000000011110000000000

.logic_tile 3 26
000000000000001111100000000101011000000010000000000000
000000000100000001100000001111001010000000000000000000
111000000000000001100010100111000000000000000100100000
100000000000000000000100001101001000100000010000000000
010000000000001101000111100101000001000000000100000000
110000000000000111100111000111101100010000100000100000
000000000000000000000000000000011100101000000100000000
000000000000000000000000000111000000010100000000000000
000000010000000111100000010001101110000000000000000100
000001010000010000100010100001111101000010000000000000
000000010000000000000000000111111100000000000100000000
000000010000000111000000001101101100000100000000000000
000000010000111101100110010011001011000010000000000000
000001010001010101000010000000011111000010000000000100
000000010000000000000011100011111110000000000100000000
000000010000000000000000000011011011001000000000100100

.logic_tile 4 26
000100000001011001000000000001101100101000000000000000
000101001000100001100000000000000000101000000000000000
111010100000000011000000001000001010010100000000000010
100000000000001111000000000111000000101000000000000100
110000000000000111000000000000011011110000000100000000
010000000000100000100000000000011000110000000000000010
000000000110000001000000011101111100001111110000000000
000000000000000000100010100001001100101111110000000000
000110111100000001100000010000000000001001000110000000
000100010000000000000011110111001111000110000000100000
000000010000000111000000000001011011100000000100000000
000000011111000111000000000001001100000000000000000100
000000011100000001000110000000000000000000000000000000
000001010000000000100000000000000000000000000000000000
000000010000000000000000000000001110000000110100000010
000000010000001001000000000000011000000000110001100100

.logic_tile 5 26
000001000110010000000010010011100000010110100000000001
000000100000000000000111100000000000010110100000000011
111000001100000000000010010000000000000000000100000000
100000000000000000000110001101000000000010000000000000
000000000000000001100000001001001110001001000000000001
000000000010000000000010001001101100000101000000000010
000000000000000001100000000101001100000001110010100000
000000000000001001000000000111001100000000010010100000
000000011000001111000000001101101110001001000010000010
000000010010001011100000000101001100000101000000000001
000000010000000011100010001000000000000000000100000000
000000010000000000100000001001000000000010000000000000
000000010001000000000000000011100000000000000100000000
000001010010100001000000000000100000000001000000000000
000000010000000000000000000000001000000100000100000000
000000010000000000000000000000010000000000000000100000

.ramt_tile 6 26
000000000001000000000000000101101010100000
000001000000001111000000000000000000000000
111000100000000000000111000011101110000000
100001000000001001000100000000000000000000
110000000100001111100011100011101010000000
010000000000000101000111110000100000010000
000010100110000000000111111101101110000000
000001000000000011000111101101100000001000
000000010000100000000011110001101010000000
000000011010010000000111100001100000000000
000000010000101111000111001101001110000000
000000010001011011000000000011100000000000
000000010000000011100000001011001010000000
000000011000100000100000001111100000000000
010010110000000000000011100101001110000001
010001010000000000000000001101000000000000

.logic_tile 7 26
000010000001000101000111100000001101110000000000000000
000001000000001101100010010000001010110000000000000000
101000001110000001100110010001100000010110100110000100
101000000000001001000010000000100000010110100000000000
000000100101000001100010100101101010111001000000100000
000000000000100000000011100000111111111001000000000000
000000000000000111000000001001101101000001000000000000
000000000000001111100011100101001100000110000010000000
000010111010001011000000000111011001100001010000000000
000001010010101011000000000001101000000001010000000001
000001010000000011000000000101001000000110000000000000
000010010000000000000000001001111110000010000000000000
000000010000001001000111110001100000010000100010000000
000000010010100001000111110000101010010000100000000001
110011010000000101100000000000000000010110100100000000
110010110000000000000000000001000000101001010000100001

.logic_tile 8 26
000000000000001011100110011001011101101000010000000000
000000000000001011000011000101001000000000100000000000
111000000110001101000110100001101011101000000000000000
100000100000000111000000000001011100011000000000000000
010000000000000101100011100000001100000100000100000001
010000000000000000000011100000010000000000001000000000
000001001000000001000000000000000001000000100100000000
000000100001000000000000000000001110000000001000000000
000000011000000001100111100011011100111111110000100000
000000010010000101000110101011011000111001010000000100
000001010000011111100110101101000000101001010000000001
000010010000000011000100001001000000000000000000000000
000000010000010000000010000001000000010000100000000000
000000010000100000000000000000101100010000100000100000
110000010000000000000000001011101110000010100000000000
100010110000001111000000000001011011000001000000000000

.logic_tile 9 26
000000001000001000000010000011011100010110100000000000
000000101010000101000011101011011001100001010000000000
111000000000001000000111000101000000101001010100000000
100000000001000001000000001101000000000000000000000100
110000000000100001100000011111100000110000110010000000
110000000101000111000010100011001000110110110000000010
000000000001000001100011100000011010001111110000000000
000000100001010000000100000000001110001111110001000000
000001010001000001000110110101000000000000000000000000
000010110000000111000010100101100000010110100000000100
000000010000000011100110100111111011010111100000000000
000000010000000001000100000101011100000111010000000000
000000110110101011100010000001101101111111010000000000
000001010000000001100000000111111111111111000001000000
110000110100100111000110001011011000010111100000000000
100000010000011001000000001011001001001011100000000000

.logic_tile 10 26
000000000000001000000000001101011100101001010000000000
000000001010001111000011111001100000010111110001000011
111000001010001111100110010000011111011111000100000000
100000100001010001000110001011011001101111000000100001
000000001010000000000000010111111001101000010000000000
000000000000000000000011111111101010000000100000000000
000000000000000001100000001001001110100000000000000000
000000000000000000100000000001111110111000000000000000
000100010000000011100111100001101110100000000000000000
000000010110100000100100001001001000110000100000000000
000110110000000001000000000000000000000000000000000000
000100011000000000000000000000000000000000000000000000
000010010001011000000010001111111000100000010000000000
000000010000001011000000000101101000100000100000000000
110000010110000000000011100001100001101001010010000000
100000010001010000000110000011001100101111010000000110

.logic_tile 11 26
000000000000000000000000010000000000000000100100000001
000000000000000000000010010000001010000000000000000010
111000001001010101000111100000011000000100000110000000
100000000111110101000100000000000000000000000000100001
010000100000000111000111101011111000100001010000000000
000000000110001001000000001111011001100000000000000000
000001000000100001100111001111100001101001010010000000
000010000001010000100010000001001111011001100000000010
000010110001000000000000011001111101100000000000000000
000000010000100000000010001101101010110100000000000000
000000010000100111000000011101011101110000010000000000
000000011000010000000010111101111100010000000000000000
000000110001010000000000000101011111000011100000000000
000000010000000000000000000000001011000011100000000000
110001011010101101100011000111101100000011100000000001
100010110001010001000011110000111010000011100000000000

.logic_tile 12 26
000010100000000000000111010101011110111101010100000000
000001000000001101000111010111101011111000100001000000
111001000110100111100000000011001101000111000000000000
100010000001001111000010100000101111000111000000000000
010010001010001001100110010001001101101000000000000000
000000000000001011000010001111101010011000000000000000
000001000110001111100000000011101100001001000000000000
000010000101000111000000001001001100000101000000000000
000000010000001001000000001101001101010100000000000000
000000010000000011000010001001001010100100000000000000
000010010000001011100000001101011000010100000100000000
000001010000001001100000000011000000111110100001000000
000010010000001111000010000011011000101000010000000000
000001010000001111100000001001001101000000010000000000
110000010110001000000000011001000000101001010000000010
100001010110001001000010000101001110011001100000000010

.logic_tile 13 26
000000001000100000000011111011011100101001000100000100
000000001010010000000111100111111011101110000000100000
111000000000100000000111111011001111111110100100000000
100000000000010111000010010011101111110110100001100000
010000000001000111000010010101111101111110110110100000
010000000000100000000010011011001100101001010000000000
000001100000000111100000010001101101110110100100100000
000010100000101111100011100000001011110110100000000010
000000010000000000000111001001111101111001110100000100
000010110110001111000110011001111111111110110010000000
000000010000001001000111100011101101101011110110000000
000000010001001111100100001001011100010011110000000010
000000011000000001000000001101011100111001010110000100
000000010000001011000000001111111010111111110000100000
010001010000000001000010001101111110111101110110000000
100000110000000000100110001011011110111100110000100010

.logic_tile 14 26
000010000000000000000010101111101000111101010000000000
000000000000001001000100000111010000010100000010000100
111001000011111001100010100001001011111110110100000000
100010100000100111000111111111001101010110100001100000
010000000001010111100111110011111000101000000000000000
110000000000100000000111100000000000101000000000000000
000011000000000001000110001001011001111110100110100000
000010000001000101000100001011011111110110100000000000
000000010110000101000010001000000001100000010010000110
000000010000000000000011100101001000010000100010000101
000001010000001101100010000011101101111010000000000000
000010111110000001000100000011011001010011010000000000
000000010000100000000000000101011100101111010100100000
000000010000000000000010000101111000101111000000100000
010000011110001101000011100111111011111001110100000000
100000110000000001000010011011111010111101110000000100

.logic_tile 15 26
000010000000000111100111001101100001000110000000000000
000000000000000000100100001101101110010110100000000000
111001000010001000000000010001111110111000100000100000
100010100000000101000011110000011011111000100010000000
110000100000000001100110001001001011010111100000000000
010000000000000101100110111001001010001011100000000000
000000000001111111000011111111011101111110110100100101
000000000100111001100111100011111101010110100000000000
000000010100001000000011110001000000101111010110000000
000000010000000001000011100101101100001111000001000100
000000010000000011100111000111111000100110010000000000
000000010001001001000111101101101101100101100000000000
000000010000010000000111010101111110010100100000000000
000000011010000000000110000000011011010100100000000000
010000010000100011100010100101111101110110100100100000
100000010001000111000010001111101110111001110000100000

.logic_tile 16 26
000000100000001000000010100000011110110110000100000001
000000000000001001000010110001001010111001000010000000
111000001100101111000000001000011100000001010000000000
100001000001000111000000000011000000000010100000000000
010001100000000001000011100000000000000110000000000000
110011001010001101100110100101001101001001000000000000
000000000001000011100000011101101101111101110000000000
000010000000001101000010011101001010111111110000000000
000010110000000000000000001101011000000010100000000000
000001010000000101000010000111100000000000000000000000
000000011000000101100000000001101000101001010000000000
000010110001010101000000001111011010111110110000000000
000000010000000000000000010001000000000000000000000000
000000010000000000000011010001100000010110100000000001
000000010000010101000000000000000000000000000000000000
000000010000100101000000000000000000000000000000000000

.logic_tile 17 26
000010000000000000000111000011011000000001000000000000
000001000000000101000100000000111000000001000000000001
000000000000000000000010100001000001100000010000000000
000000000000000000000000001011001001000000000010100100
000000000000000000000000000011011000000010100000000000
000000000000000000000000000000110000000010100010000000
000001001010000000000010001001000000000000000010000000
000010001010000000000000001001001101100000010000000001
000000010011010101100110000011011000000000100000000000
000000010000100000100100000000111000000000100000000000
000000010001000000000000000001000001000000000000000101
000000010110100000000000001011001001100000010010000000
000000010000000000000000000001011110010100000000000000
000000010000000000000000000000100000010100000010000001
000000010000001000000000001000011010000010000000000100
000000010000000001000010001111011100000001000000000000

.logic_tile 18 26
000000000000001000000011110001011000111000000000000000
000000000000001011000110100000101000111000000010000000
000000101000010111000000010111111010000110100000000000
000000000010101101100011000000001011000110100000000001
000000000000000101000000010000011011001100000010000000
000010000000001101100010000000001001001100000000000101
000001001010100101100110000111011101010111100000000000
000010000001000111000010110101011101000111010000000000
000000010001000000000000000101111100101000000000000000
000000010000100000000000001111110000111100000000000000
000000010000000111000010010101111001100000010000000000
000010010100000000100010011101101100110000010000000000
000000010000100101100010100111111100000110100000000000
000000010001010000100100001001011010001111110010000000
000001010101010001100110001111111110101000000000000000
000010110000001101100100000111100000010110100010000000

.ramt_tile 19 26
000001000000000000000000000000000000000000
000010100000000000000000000000000000000000
000000000100000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000010100000100000000000000000000000000000
000001000001010000000000000000000000000000
000000011100000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010001000000000000000000000000000000
000000011111000000000000000000000000000000
000001010000000000000000000000000000000000
000000011110100000000000000000000000000000
000000010000010000000000000000000000000000

.logic_tile 20 26
000000000000000111000110001001001100101001010100100000
000000000100000101000010110111101000111001010001000000
111000000000000000000011100011111000101000000000000000
100000000000001101000011100000010000101000000000000000
000000000000001000000000011111100000000000000010100000
000000000000000001000011111101100000010110100000000110
000000000000100000000111110011101000000001000000000000
000000000000000000000110000101111110000011100000000000
000000010000000111100000000011011000000010100000000000
000000010000000000100000000000010000000010100000000000
000000111110001000000000000000011110110000000010000000
000000010000000011000010000000011011110000000000000000
000000010000011001100111110111011110001110000000000000
000000010000101011000011110000101111001110000000000000
000000010100001001000111110001101111000010100000000000
000000010000000001000011010001001011000000100000000000

.logic_tile 21 26
000000000110000001100010111101011000101100110100100000
000000000000000000000110100011101001001100110011000010
111000000000001101000010110011101010001101000000000000
100000100000100001100110001111101001000110000000000000
000010100000000111000000000011000001000000000000000000
000001001110000000100010100111001111100000010000000000
000000000000000000000110001001111011000010000000000000
000000001000001101000100001011011111000000000000000000
000010010000001001100010001011101110101001010000000000
000000011110001001100111101001000000000010100000000000
000000010001101111000010100011000000101001010000000000
000000010110100011000110110001000000000000000000000000
000010110000000001000000010001100000101001010000000000
000001010000001111000010000101100000000000000000000000
000000010000000001100110010011011111111101110110100101
000000011000000000000010011011101010111100110000000111

.logic_tile 22 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000010001000000000000000000000000000000000000000000
000000010000100000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010110000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 23 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 24 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.dsp3_tile 25 26
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000

.ipcon_tile 0 27
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000

.logic_tile 1 27
000100000000000001000000000011101000110011001100000000
000100000000000000000000000000001010001100110000010000
111000000000000000000110000101001001110011001100000000
100000000000000000000010010000001111001100110000000000
000000000000000001000000000011101001110011001100000000
000000000000000000100000000000101001001100110000000000
000000000000000000000000010111001000001100111100000000
000000000000000000000010000000101000110011000000000000
000000010000000000000000000111101000110011001100000000
000000010000000000000000000000001010001100110010000000
000000010000000101100110100101001000110011001100000000
000000010000001001000000000000001110001100110000000000
000000010000001000000110000101101001001100111100000000
000000010000000101000000000000101001110011000000000000
110000010000001000000000011001101000001100110100000000
010000010000000101000010101001100000110011000000000000

.logic_tile 2 27
000000000001001000000000001000000000010110100000000000
000000000000000101000000000101000000101001010000000000
111000000000000111100000001111101101000010000000000000
100000000000000111100000001111001110000000000000000000
000000000000000101100000010101111101111111110100000000
000000001000000000000010100011001100111110110000000010
000000000000000101100000000101011011100000000000000000
000000000000001101000000001101001000000000000000000000
000000010000000000000000000000011000000011110000000000
000000010000000101000000000000000000000011110000000000
000000010000000101000000000001000000010110100000000000
000000010000001001000000000000000000010110100000000000
000000010000000000000000000000000000010110100000000000
000000010000000000000000000101000000101001010000000000
010000010000001101000000010000000000010110100000000000
010000010000000101000010101101000000101001010000000000

.logic_tile 3 27
000100000000000001100010000101011001000000000000000000
000100000000000000100100001111101110000001000000000000
111000000000000001100000000001101110101000000100000000
100000000000000000100010100000100000101000000000000000
110000000000001001000111111001011010100000000110000100
010000000000001001000111001001101010000000000000000000
000000000000000000000000000101001101100000000100000000
000000000000000111000000000101001010000000000000000010
000000011100000101100000000000001011110000000100000000
000000010000001001000010110000001100110000000000100000
000000010000001000000000000000000000100000010100000000
000000010000001011000000000011001010010000100000000000
000000010000000001000110000001000001000000000101000000
000000010000000000000000001101001100100000010000100000
110000010000000001100000000011111000101000000100000000
100000010000000000000000000000010000101000000000000000

.logic_tile 4 27
000000000001000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
111000000000000101100000000001100001100000010000000000
100000000000001001000000000000001100100000010010000000
110000000000000101000110111011101010101000000100000000
010000000000000101000010001111000000000000000000000000
000000000000000101000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000011111111000000010100000000
000000010000000000000010000101011111000000000000100000
000000010001010001100000000000001110010100000000000000
000000010000100000000000000111000000101000000000000000
000000111110000011100000000001101011000010000010000010
000000010000000001100000001101011010000000000000100010
000000010000000000000010000000000000000000000000000000
000000010000000000000011110000000000000000000000000000

.logic_tile 5 27
000000000000000001100000001111011011001001000000100100
000000000010000000000000000111101010001010000000000000
111000000000001000000000000101000000000000000100100000
100000000000001101000000000000000000000001000000000000
000000000000000111000010110000011110000100000100100000
000000000000000000100111110000000000000000000000000000
000000000000001111000000000000000001000000100100000000
000000000000001101000000000000001100000000000000100000
000000010011010101000110010001011011001001000010000000
000001010010000000000010100111001010001010000000000001
000000010000000111100000000101111000010000000010000000
000000010000000000000000000011001011010010100010000010
000000010000000101100000011011011010000000100000000000
000000010000000000000010000101101101101000010010000010
000000010000000101000000011101101011010000000010000001
000000010000001001000010101111011010010110000010000000

.ramb_tile 6 27
000000000000000000000110100111101110000000
000001011110000000000110000000100000000000
111010000000001101100111000001101100000000
100011100000000111100100000000000000000000
110000000001000111100000000101101110000000
110000000000000000100011110000000000000000
000000000001001111100000000101101100000000
000000000000101111000000001101000000000000
000001010000001000000000001011101110000000
000000110000001001000000000111000000000000
000001011010000101000000000011101100000000
000010010000000001000011111001100000000000
000000110000001000000010000001101110000000
000000010010001001000000000101100000000000
110000010000000111000000011001001100000000
010000010000000000100011000001100000000000

.logic_tile 7 27
000000000000010000000010001101111000000000100010100000
000000000100100000000000001101001011101000010000000000
111000001010001111100010100000001011000011000000000000
100000000000001001000000000000001001000011000010000000
000000000011000101000110101001101101010000100000100000
000000000000000000000000001101011101101000000000000010
000000000000001000000111010000001110000100000110000000
000000000110000001000110000000010000000000000000000000
000010110000000000000110000000000000000000000100000000
000001111110001101000010101011000000000010000000000010
000000010000000000000000000000000000000000000110000000
000000010000000000000010111001000000000010000001000000
000000010110000000000110100000000001000000100100000000
000001010100100000000000000000001000000000000001000000
000000010000000000000000001011011011000001010010000000
000011110000000000000000001101011000000001100000000000

.logic_tile 8 27
000000000000001001000111110000000000000000100100000000
000000000000001011000110100000001001000000001000000000
111010000000000111000000000000000000100000010000000000
100000000000000000000000000101001000010000100000000010
110010000000001001000011111101011100111111110010000000
110001000110000001000111110111101000111001010001000000
000100100110100111100110000101111110010111110000000000
000001000000010000100010100000110000010111110000100100
000000010000000000000000010001000000000000000100000000
000010111110001001000010110000100000000001001000000010
000001010000000111000110101101001101010111100000000000
000000110001000000000100000001101011000111010000000000
000000011000100000000110101111111100111111110010000000
000000010000000000000100000101101101110110100001000000
110000010000000001100110111101001101010111100000000000
100000010000000000000011101011001100000111010000000000

.logic_tile 9 27
000000000000001001100110000011001110101000000110000000
000000001000000101000000000000100000101000000000000000
111001000000000001100000010111111010000010000000000000
100000100000001101000011110101001100000000000000000000
010000000000000001000010000111111101010111100000000000
110000001000001101000000000101001000001011100000000000
000000001000000101000000000011001110000010000000000000
000010100000000000100011100111111111000000000000000000
000010110000001111000110011001001001000000000000000000
000000011100000101000111011001011100001000000000000010
000000010000000011100000001001000000101001010100000000
000000010001000011000000000001000000000000000000000010
000000010000101000000111000101101011101011010000000000
000000011101000001000110100001101110001011100000100000
110000010000001001100000001001001101000011110000000000
100000010000001101000000000111001000000011010000000000

.logic_tile 10 27
000010100000001000000110000001101110100001010000000000
000001000010001011000010010001011110010000000000000000
000001000000100111000000000101101000010111100010000000
000010000000010000100000001001011110000111010000000000
000000000000000000000010000001101110100001010000000000
000000001010000001000010111101011110010000000000000000
000010100000001001000000010000000000010000100000000010
000000100000000111000011110011001011100000010000000000
000000010000000111100000010101101010101001010010000000
000000010000000000100010001011000000010111110000000010
000000110000010000000000001001011100101000010000000000
000001010000000001000000001101001111001000000001000000
000000010000001001000110111101101110100000010000000000
000000011010000011000011100011111011100000100000000000
000000010001000000000000010000001111110100110000000011
000000010000100000000010000101011111111000110000000001

.logic_tile 11 27
000000000000001000000110001101001101100001010000000000
000000000000001011000010011111011010100000000010000000
111000000011010101000111100001001011101000110010000000
100010101100001001000011110000011101101000110000000010
010001000000000000000111001000011111111100100000100001
000000100000000001000000001001011000111100010000000001
000000100000101011100110101000011010011100100100000000
000001000000011011100010101101011110101100010001000000
000001010000000000000111101011111000110000010000000000
000010110000000000000100000111001001110000000000000000
000000110000000001000110000101000001100000010010000000
000001010011010000000000001001101010110110110000000000
000001010000000000000010101011011000110000010000000000
000010110000001001000110000101111011010000000000000000
110000010001000101100010010000001110011101000100000000
100000011001100000100010000111011111101110000000000100

.logic_tile 12 27
000000000000000011100000010011011110111101010100000000
000000000000000111100010000011000000101001010001000000
111000001010000011100000011111101110101000000000000000
100000000001000101100010000001101010111000000000000000
010000000000010000000000010101111101000001000100000000
000000000000100111000011000111101001101011010001000000
000000000000001011100111011000001000110100010000000001
000000000000001111100011000101011111111000100000000000
000010110000011001100011001101000001001111000000000000
000001010000000011000000000101101000001001000000000000
000000010000000001100000001101111011000111000000000000
000000010001010000000000001101011111000001000000000000
000000010000000011100000011111101101000001010000000000
000000011010000000100011100111111011001001000000000000
110000010000000111000110000001011111100000010000000000
100000010000000111000011000001001111010000010000000000

.logic_tile 13 27
000000000000001001100110001111111010111110010000000000
000000000000000001000000001011101101000001100000000000
111000000000001000000000000111111101110011000000000000
100000000000001111000000001111001110000000000000000000
000000000000000111100000000001001000111110110010000000
000000001000000000000000000001011110111111110000000000
000000001010001000000000000101001101000101000000000000
000000000000001001000000000111001010110101110000000000
000000010001011001000111010111111010101001010000100010
000000010000100101000110101011100000101010100000000000
000000010000000111000000000000001101101100010000100000
000000010000010101000011100111001010011100100000100000
000000110000000101100011100000001100000100000110100000
000011010000001001000111100000010000000000000001000000
010000010000010101100000010000001111101000110000000000
010000010000000111000010100011011100010100110000100000

.logic_tile 14 27
000000000000000000000000000101100000000000000100000000
000000000000000000000000000000000000000001000000000000
111010100000000000000000010000001110001100110000000000
100000000000010101000010010000001110001100110000000000
110000000000001000000111100111100000000000000100000000
110010100000001111000110110000100000000001000000000000
000000000000101000000000010000000001000000100100100001
000010100000000001000011110000001100000000000000000000
000000010001000101100000001101001110010110100000000100
000000010000000000000000001001010000101011110000000000
000000010000000101100000000001111100111000100010000000
000000010000000101000010000000001011111000100000100000
000000010001001011100111001101101110001011100000000000
000000010000000101100110101011111011000110100000000000
000000010010100000000000010000000000000000000100000010
000000010001010000000010000011000000000010000001000010

.logic_tile 15 27
000000000001010101000000011001011001111100110000000000
000000001010000000100010011011011100101100010001000000
111010001000000111100110001111001001111100100000000000
100001000001000000100010110011011000111100000010000000
110000000001000001000000000000011100000100000100100000
010000000000000001000000000000010000000000000000100000
000000000000000000000000000001101100111101010100100000
000000000000000000000000000000100000111101010000000001
000000010000000001000010010101001100000010100000000000
000000010000000001000011010000010000000010100000000000
000000010000001101000110110111001111101101010000000000
000000010000001001000010100011011100010110100000000000
000000010000000101100010000000000001111001110110000000
000000010000000000000000000101001001110110110000000010
000000010000010000000000000000011100101011110100000000
000000010000000000000000000001010000010111110000000000

.logic_tile 16 27
000000000000000101000111100101111111111000000000000000
000000000000000111010111100000101000111000000000000000
000001000000000101000000011001101110000110100000000000
000010100000001101100010010111101000000000000000000000
000000000000000001100111001001001110000000000000000000
000000000000000000100000000011110000101000000000000001
000000000000100011100111101101101011001001000000000000
000000000001010101000110100011101111010110000000000000
000000010000000001100000010111111000100000010000000000
000000010000000000000010001011001011010000110000000000
000000010000001101000000001000001011101001000000000000
000000010000000101000010000011001111010110000000000000
000000010000000101100000010101101111000000000000000000
000000010000000101000010100001001101000001000000000000
000000010000000000000000011101101000101101010000000000
000000010000000101000010100001011100101001010000000000

.logic_tile 17 27
000000000000000000000010100011100000101001010000000000
000000000000000000000010101011000000000000000000000001
000000000000000101000000000101100000000000000000000000
000000000000000101000010111101000000101001010000000000
000010000000100011100000010000011001110000000010000001
000000000001010000100010010000001010110000000000000000
000000000000100101000010101000000000100000010010000000
000000000110001101100010000101001001010000100000000000
000000010000000000000000010000001110110100010010000100
000000010000000000000010000101001111111000100011000101
000000010000001001000000001001100000101001010000000000
000010010100000001000000000101000000000000000010000000
000000010000001000000110110101011001010010100000000000
000000010000001101000110101001101100000001010000000000
000000010000100000000000001101111000100000000000000000
000000010000000000000000001101111111000000000000000000

.logic_tile 18 27
000000001110000101000000010000011100101000000000000000
000000000000000000000010001011000000010100000011100000
000010000000001000000000000001000001001001000000000000
000001000000000011000011100111101011000000000011000000
000000000001001001000010100101001111100000000000000001
000000000000101111000000000101011100000000000000000000
000010000001001101100000011111011000101000000010000000
000000000000100101000011000011011000000100000000000000
000000010000100000000000010000011011110000000000000001
000000010000010000000010010000001110110000000000000000
000001011000001101000000001001101101010110110000000000
000000110000010011100000000111011100000000110010000000
000000010000001001100000010001011100010100000000000001
000000010000001001000010110000000000010100000000000000
000000010000001001100000000101101010110100000000000000
000000010000001001100000000000011010110100000000000000

.ramb_tile 19 27
000000001110000000000000000000000000000000
000000000000000000000000000000000000000000
000000000110000000000000000000000000000000
000000000000000000000000000000000000000000
000001100000000000000000000000000000000000
000010000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000011110000000000000000000000000000000
000000010000000000000000000000000000000000
000001010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000100000000000000000000000000000
000000010000000000000000000000000000000000
000000010100000000000000000000000000000000
000000010000000000000000000000000000000000

.logic_tile 20 27
000000000000000000000000011101011010101001010100100000
000000000000000000000010000111111100110110100000100010
111000000000001101000000010000000000100000010000000000
100000000000000111000011110101001011010000100000000000
000000000000000000000000000000001110000001010000000000
000000000000000001000010100111010000000010100000000000
000010100000000111000000011001100001010000100000000000
000000000010001101000011010001001101010110100000000000
000000010000000001000000001011111000010100000000000000
000000010000001111000011110101100000101001010000000000
000000010000000000000111100001011000000000100000000000
000000010000100000000100000111101100000110100000000000
000000010000011001100000011101100000101001010000000000
000000011100100001000011101001000000000000000000000010
000000010001000001100000000011000001100000010000000000
000001010000100000000000000000101011100000010000000000

.logic_tile 21 27
000000000000001000000010110101101110111010000000000000
000000000000000011000010001011111011010101000000000000
111010000000000000000010110001101100011001110100000000
100000000000001101000010000111101111110110110001100110
000000000000000111000010110111111001100011010000000000
000000000000000001000110000000011110100011010000000000
000000100000001101000010100011101000100000000000000000
000001000000000011100110110000111101100000000000000000
000000010000010000000011100101001111010110100000000000
000000010000101101000110000001111010000110100000000000
000000010000000000000000000001111010000010000000000000
000000010000100000000010111111011010010101100000000000
000000010000011111000011110001011010011111110000000000
000000010000100001000110010101101110101001010000000000
000000010000001011100011100111011110000001010000000000
000000010000000111000100000000110000000001010000000000

.logic_tile 22 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000010000000000000000000000000000000000000000
000000010000100000000000000000000000000000000000000000
000000010010000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 23 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 24 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.ipcon_tile 25 27
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000

.ipcon_tile 0 28
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 28
000000100000000001100110000000000001000000001000000000
000000000000000000000000000000001100000000000000001000
111000000000000001100110000111011100001100111100000000
100000000000000000000000000000101000110011000001000000
000000000000100000000000000111001000001100111100000000
000000000001010000000000000000101111110011000000000000
000000000000000000000000000111001000001100111100000000
000000000000000000000000000000101001110011000000000000
000000000000000000000000000111101000001100111100000000
000000001000000000000000000000001111110011000000000000
000000000000000000000000000111001001001100111100000000
000000000000001001000000000000101000110011000000000000
000100000000000000000010010111101000001100111100000000
000100000000000000000010000000101111110011000000000000
110000000000001000000000010111001001001100111100000000
000000000000000001000010000000101001110011000000000000

.logic_tile 2 28
000000000000000101000110110000000000000000000000000000
000000000010000000000010100000000000000000000000000000
111000000000001101100111011111101000000010000000000000
100000000000000001000110100111111001000000000000000100
000000000000000101000000001001100000111111110010000000
000000000000000000100000001011100000010110100010000000
000000000000001000000110101111100001111001110100000100
000000000000000101000010111111001011111111110000000000
000000000000000000000000000101100000010110100000000000
000000000010000101000000000101100000000000000000000000
000000000000001000000000010011001010111101010100000000
000000000000000101000011000111000000111111110000100000
000000100000001000000000011001111011000010000000000000
000000000000000101000010101101001001000000000000000100
000010000000001101100111100001111100100000000000000000
000001000000001011000110100001001111000000000000000000

.logic_tile 3 28
000000000000000101000011110001011011000001000100000000
000001000000000111100010100101101011000000000000000000
111000000000001000000110111101001100000000000100000100
100000000000000011000011000101010000101000000000000000
010100000000000001100000001111001100000010000000000000
010101000000001101100010100101101100000000000000000000
000000000000001011100010001001011101100000000000000000
000000000000000111100110111001011111000000000000000000
000100000000000011100000001101101011000010000000000000
000100000000000101100010000011101001000000000000000000
000000000000001000000000011101101010000000000100000000
000000000000000011000010100101101001100000000000000000
000000000000000001100000001001001010000010000000000000
000000000000000000000010101111011110000000000000000000
110000000000000000000110010001101010101000000100000000
100000000000000000000010000000000000101000000000000000

.logic_tile 4 28
000000000000000000000110100101011000000010100000100100
000000000000001101000010100000110000000010100001000010
111000000000000000000010100001011000000010100000000101
100000000000001101000100000000000000000010100000000110
010000000000001000000011100000000000000000000000000000
110001001110001001000010110000000000000000000000000000
000000000000000011100000000000000000000000000110000000
000000000000000101100000000101000000000010001001000011
000100000000001000000000000111000000000000000100000000
000100000000001001000000000000100000000001001010100010
000000000000000000000000001011011010000000010010000000
000000000000000000000000001111001001000000000001000000
000001000001001000000000011101111000000010000000000000
000000100000000101000010100001011001000000000000000000
110000001000000000000000000000000000000000100100000001
100000000000000000000010100000001110000000001000000010

.logic_tile 5 28
000101001010001000000000010001111101000000100000000000
000110000000001001000011110101001011010100100000100010
111000000000001101100011100001000000000000000100100000
100000000000001001100100000000100000000001000000000000
000000000000000101000000001001111101000000100000100000
000000000000000000100000001011001010010100100000000010
000000000000000001100110001000000000000000000100100000
000000000000000000100100001001000000000010000000000000
000000000001000000000000001001111100010000000010000010
000000000000000000000000000001001110010010100001000000
000010100000000001000000011001011111001000000010000010
000001000000000000100010000011011000001101000010000100
000000000000000001100010000000011110000100000100000000
000000000011010000000000000000010000000000000000000010
000000000001010000000110000111000000000000000100000000
000000000000100000000010000000100000000001000000100000

.ramt_tile 6 28
000101000000000111100011100011101000000000
000100100000100111100110010000010000000000
111000001000000111000111000101101010000000
100000000000000000000000000000000000000000
010001000000000011100000000001101000000000
010010100000000000100000000000110000001000
000000000000000111000111100101101010000000
000000000000001111100000000001100000001000
000000000000100000000000001111001000000000
000000000000010000000000001011010000000100
000000000000000111000000001111001010000000
000000000000000001100010000001000000000000
000000000000000011100111000111101000000000
000000000000100111100000000001010000000000
110001000000000000000000001111001010000010
010010000000001111000000000101100000000000

.logic_tile 7 28
000010000000000000000010001011111111100000010000000000
000001000000101101000100000011001000101000000000000000
111000000000000111100000000000011010000100000100000000
100000000000000111000000000000000000000000001000100010
110010000001000001000011100000000001000000100100000000
110001000000000101000100000000001011000000001010000100
000001000000000111100010100011000000000000000100000000
000010000000000000100000000000100000000001001000100000
000000000001010000000110010000001010000100000100000000
000000001000100011000011100000000000000000001000000010
000000000000001001000000000001001010111111110000000000
000000001100001111100000000111001001110110100001000100
000000000000001000000010010011001110010111100000000000
000000000001000001000011011101111100000111010000000100
110000000000000000000000000000000001000000100110000100
100000000000000111000000000000001000000000001000000000

.logic_tile 8 28
000000000000000111000010100000000000000000100100000000
000000000000001111100111100000001110000000000000000000
111010100000000111000000000000000000010110100000000000
100001000000000000000000000111000000101001010000000001
010000000000001000000111100001011100111111110000000000
010000001000001011000000001111011100111001010000100001
000000000010000111000110100111101010010111100000000000
000000100110010000100000000101011001000111010000000000
000010100000101001000110100111011000010100000000000010
000000000011001011000000000000000000010100000000000000
000010000000000101100011000001011110111111110010000000
000011100000100001100100001011011100111001010001000000
000000000000001001100110001011101101010111100000000000
000000100000000001000000000101001110000111010000000000
000000000110000001000110100011111010101000000000000000
000000000000000000000100000000010000101000000000000001

.logic_tile 9 28
000000000000001111100010100000001110101000000100000000
000000000001010011000111101111000000010100000001000001
111000000000101000000010100011101110101000000100000000
100000000000000001000100000000000000101000000000000100
010000000110000000000000001011011000000010000000000000
010000000000000111000000000001111000000000000000000000
000000000110000111100000000101111100010111100000000000
000000100001000000100000000001011010000111010000000000
000000001100000000000010111000000000010000100000000000
000000000000000000000110000011001110100000010000000000
000000000001000000000000011111100000101001010100000000
000000000000101111000010000111000000000000000000000010
000000000000011001100111100111100001010000100000000000
000000000000100001000010000000001110010000100000000000
110000000000001001100000000011011100000001000000000000
100000000000001001000000001001111111000000000000000100

.logic_tile 10 28
000000000000001001000000011011111110101000010000000000
000000001000000001000011111011111110001000000000000000
111000000110000111100110011001001110101000010000000000
100000000000000111000111011011101000000000100000000000
110000000000000000000000010000001111110000000100100000
110000000000000000000011000000011011110000000000000000
000100001011000000000111100001011001101001110000000000
000000000000110000000000000000001001101001110000100010
000000001100000000000010100001011100101000000010000000
000010000000000000000000001001001110011000000000000000
001001000001010111000110100000011110000010000010000100
000010000000100000000110001011001110000001000001100000
000000000000000111100011111000011001101101010000000000
000000000000000101000010001111001000011110100001100010
110000000000000111100110001001101110100001010000000000
100000000001000000000010011011101011010000000000000000

.logic_tile 11 28
000000000001111111000010001011101000100001010000000000
000000000001110001100100000101011011010000000000000000
111001000000100000000000010011111011101101010000000001
100010000000010101000010100000111111101101010000000000
010010100000100101100010011101011111101000010000000000
000001000001010001000011111111101100000000100001000000
000001000000000111000110000101000001101001010000100001
000000100000000000000000000001001111101111010000000000
000100000000000001100000001000001111101001110110000000
000000000000000000000000000001001001010110110001000000
000000000000000011000000010001000001010110100000000000
000000000000000001000010000101001100000110000000000000
000000000000000000000011100101011111101000010000000000
000000000000000101000000001111101100000000100000000000
110000000000011001100111010000011110001001110100000000
100000000000001111000111010011001110000110110001000000

.logic_tile 12 28
000000000000010000000011010000011001101000110000000100
000000001010001101000111100101001001010100110000000010
111000000000001001000110110101111110110100010000000101
100000000000001011100010000000001100110100010000000000
010000000000001011100110101101101001111000000000000000
000000001000001111100000001101111100110000000000000000
000000001000000001000111101001100001111001110000000100
000000100000000101100011110001001001100000010000000010
000001000000000001000011001011101100101001000000000000
000010100000000000000000001101011111100000000000000000
000001001010001011000000001001000001111001110110000000
000000000000000001000000000101001111010000100010000000
000000000000000000000111010000001110111101000100000000
000000000000000000000010001101011000111110000011000000
110000000110000111100000001001000000100000010000000010
100000000000000000000011110001101010111001110000000000

.logic_tile 13 28
000000000000001000000000000101000001101001010000000000
000001000000000001000000000101101010100000010000000000
111000001100001111000000001001101011111110110110100000
100000000000000111000011110011001000101001010000000100
110000000000001111000000010011111000110110110100100100
110000000000000111100011100101001101110110100001000000
000000000000100111000011101101011010110110110100100000
000000100000011001000000000011001010111001010000000010
000000000001000000000110111101101111111001110100100000
000000000000000000000011101001001110111110110000000110
000000000000000101100010001101101011110110110100100000
000000000000000000000000000011001101111001010000000100
000000000000101000000111000000011001110000010000000010
000000000000010101000000000101001011110000100000000000
010000100000000101000000001001011110111101010100000000
100000000000000000000000000101001101111101110001100000

.logic_tile 14 28
000000000000001000000000001000000001111001110100000000
000000000000000011000010100001001101110110110000000010
111000000000001000000000000000001000000010000000000000
100000000000001001000000001111011011000001000000000000
110000100000000000000000000000011110000100000100000000
010001000000000101000010110000000000000000000000000000
000000000000001101000110000111111100111101010100000000
000000100000001111100100000000010000111101010000000010
000001000000000000000000011000001010101100010000100100
000010100000000000000011000011011000011100100000000000
000000000000100000000000010111011011000011100000000000
000000000001000101000010100000101111000011100010100010
000000000001000001100111010101100000000000000110000000
000000000000100000000110000000000000000001000001100010
000000000110001101100000000101101110010100000000100000
000000000000000101000010010101100000000000000011100001

.logic_tile 15 28
000000000000000111100000001000011011010010100000000000
000000000000000000100000000001001010100001010000000000
111000000000001001100011100111000001010110100000000000
100000000000000011100111101111001000010000100000000000
110000000000000001000110001001101110010100000000000000
110000000000000000000111100001010000000000000000000000
000000000000000001000111101101111000111110110100100000
000000000000000101000111111001111011010110100001000000
000000000000001000000000000111011010110110110000000000
000000000000000001000000000011111011111011110000000000
000000000000000011100000000000001010000011000000000000
000000000000000000100000000000001000000011000000000000
000000000000000001000111110001011100101000000000000000
000000000000000001000010100000000000101000000000000010
010000001010000000000000000001100000101001010010000000
100000000000000000000000000111101011010000100000000000

.logic_tile 16 28
000000000000001111100110000000011011000000010000000000
000000000000000001000000001011001100000000100000000000
000000001000001000000000000000001010010100000000000000
000000000000001001000011100001010000101000000000000010
000000000000000001100110000001011011010110100000000000
000000000000000000000100000001111011101000010000000000
000000000000001000000110010011100000100000010000000000
000000000000001001000110000000001111100000010000000000
000000000000000001000010001011000001001001000000000100
000000000000000101000010001001101000000000000000000000
000000000000001000000000010111101101010110000000000000
000000000000000101000010100000001110010110000000000000
000000000000000000000111001000011111000110100000000000
000000000000000000000110000001011101001001010000000000
000000000000001001000000000111001010000011100000000000
000000000001000001000010000000101100000011100000000000

.logic_tile 17 28
000000000000000001100011111001011000101000000000000000
000000000000001101100010010001001000001000000000000000
111001001110000001100000000111101011000110000000000000
100010100001010101000000000111001011000001000000000000
110000000000001101000000000000000001100000010010000000
110000000000000101100000001001001101010000100000000000
000000000001010000000111010011001100111111110110000001
000000000110100101000010010011101010111101110011000000
000010000000001001100000010011100000010000100010000000
000000000000000001000010100000001110010000100000000000
000000000000000101100010000000001111000000110000000000
000000000001010000100010000000001100000000110010000100
000000000000001011000111110111001000000010100000000000
000000000000000011000110110000110000000010100000000000
000000000011000101000000001000011011010010100000000000
000010000110100000000000001011011010100001010000000000

.logic_tile 18 28
000000000000001011100111001000001000110001010000000000
000001000000100001100000001101011100110010100000000000
111000000000000101000010101001111111100001010010000000
100000000000000101010011100011001101000010100000000000
000001000000000101000010010111001011100001010000000000
000010100000000000100110100101111100101001010000000000
000000000100001000000111011111101011000110100000000000
000000000000000011000111000001111010010110100000000000
000000000000000000000000000000011000110001110100000000
000000000000001101000000001101011111110010110000000010
000000001000001111100110001001011000100000000000000000
000000000000001001000100000011001011010110100010000000
000000000000100000000110010001011011000011100000000000
000000000001010111000011000011011100000010100000000000
000000000000001001000110000000011001101110000000000000
000000000000000001000000000111011110011101000000000000

.ramt_tile 19 28
000000001100000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000100000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000100000000000000000000000000000
000000000001000000000000000000000000000000
000000000100000000000000000000000000000000
000010000000000000000000000000000000000000
000000001110000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 28
000000000000000000000111000001000000000110000000000000
000000000000000000000000000111101011001111000000000000
000000000100001111100111000101011110000000000000100000
000000000000000111100111101011011111000001000000000000
000000000000000101000010101001100000000000000000000000
000000000000000000000000001011000000101001010000000000
000000000000001000000010010001101101101001000000000000
000000000000000011000110000000111010101001000000000000
000000000000000000000111111000011010010100000010000000
000000000000000000000010000111010000101000000000000000
000000000000000000000111100011001110010100000010000000
000000000000000000000110000000110000010100000000100000
000000000000000111000011111000000001000110000000000000
000000000000000000000111100001001011001001000000000000
000000000000000001000110001000000001100000010000000000
000000000000000000100000001001001101010000100011000000

.logic_tile 21 28
000000000000000000000111010000011000110110000000000000
000000000000000111000011000101001000111001000000000000
000000000000000011100010101000001100000001010000000000
000010000000000000100000001001000000000010100000000000
000000000000000101000110010001001110000110000000000000
000000001110000000100011100011111011001001010000000000
000000100000000101000010110111000000000000000000000000
000000000000000000100110001011001011001001000000000000
000000000000001000000011110000011101111000000000000000
000000000000000001000111101001001010110100000000000000
000000000000000111000000001000000000000110000000000000
000000000000000000000000001101001011001001000000000000
000000000110000001100000010000000001001001000000000000
000000000000000000100011001011001011000110000000000000
000000000000000001100000000111011110001000000000000000
000000000000000000000000000000001101001000000000000110

.logic_tile 22 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ipcon_tile 25 28
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.ipcon_tile 0 29
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 29
000000000000000000000000000011001001110011001100000000
000000000000000000000000000000101000001100110000010000
111000000000000000000000000011001001110011001100000000
100000000000001011000000000000001010001100110000000000
000000000000000000000000000111001001110011001100000000
000000000000000000000000000000101000001100110000000000
000000000000000001100000000001101001110011001100000000
000000000000001011000000000000001110001100110000000000
000000000000001000000110100101101001001100111100000000
000000000000000101000000000000001100110011000000000000
000000000000001000000000010101101001001100111100000000
000000000000000001000010000000001010110011000000000000
000000000000000000000000010101101001001100111100000000
000000000000000000000010100000001101110011000000000000
110000000000001000000110000111101001001100111100000000
000000000000000101000000000000101010110011000000000000

.logic_tile 2 29
000000000000000000000111100000000000010110100000000000
000000001000000000000010100101000000101001010000000000
111000000000001101100000011001111010000000000100000000
100000001100000101000011100111101001000100000000000000
010000000000001101100110110000001010000011110000000000
010000000000000101000010100000010000000011110000000000
000000000000000111100110110000000000010110100000000000
000000000000000000000010100101000000101001010000000000
000000100000000000000000000000000000001111000000000000
000000000010000000000000000000001011001111000000000000
000000000000000000000000001101111001000010000000000000
000000001110000000000000000001101011000000000000000000
000000000000000000000000001001011111001000000100000000
000001000000000000000000000101101001000000000000000000
110000000000000000000000000101001010100000000000000000
100000000000000111000000001101101010000000000000000000

.logic_tile 3 29
000000000000000000000000001001101100000000000100000000
000000001000000000000000000001011011000100000000000000
111100000000001111000110000101001100010000000100000000
100100000000001011100000000111101101000000000000000000
110000000000000000000011001011011010100000000100000100
010000001000000000000000000101101011000000000000100000
000000000000001111000111100000001111000011000000000100
000000000000001011100100000000001001000011000000100010
000000100000100000000011110000000000000000000000000000
000000000001011001000110010000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000001100000001011011010001000000100000000
000001000010001111010000000101101011000000000000000000
110000000000000000000000000101101011000001000100000000
100000000000000000000000001011111000000000000000100000

.logic_tile 4 29
000000000000000101100000001111011010000000010100000000
000001000000000000100010111011001010000000000000000000
111000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
110001000000000101100000000101101111100000000100000000
110000100000000000100000000101001101000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000011000000000000000000000000000000000000
000000000000000000000000011001011010000000010100000000
000000000000100000000011101011001101000000000000000000
000000000000000000000000010000001001000011000010000010
000000000000000000000011100000011110000011000000100010
000000100000001000000010000000000000000000000000000000
000000000000001011000100000000000000000000000000000000
110000000000001000000000001011011100100000000100000000
100000000000000101000000000101111000000000000000000000

.logic_tile 5 29
000100000000100111000110100000000000000000000000000000
000100000011000000100100000000000000000000000000000000
111000000000000000000000010000000000000000100100000000
100010100000000000000011110000001000000000000000000010
000000000000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000000000001000000000000000000000000000000000000000
000000100000000111000000000000000000000000000000000000
000000001100000000000000000001000000000000000110000010
000000000000000000000000000000100000000001000000100110
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000101100000000000000001000011010000001010010000000
000000000000000000000000001001000000000010100001100000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 6 29
000000000000000000000000000000000000000000
000000000000100000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000100000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000100100001000000000000000000000000000000
000100000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000001000000000000000000000000000000
000000000010000000000000000000000000000000
000000001000100000000000000000000000000000
000000000000010000000000000000000000000000

.logic_tile 7 29
000000000001001101000000010111111010010110100000000000
000000000000000011000010001001010000000001010000000000
111000001010000000000000000000001010110000000100000000
100000000000000000000000000000001000110000000010000101
110000100000000001100011100001000000000000000000000000
010000000000000000000100000101001000010000100000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000011110000000000000000000000000000
000010101101000000000000010000000000000000000000000000
000001000001000000000011100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000001000000000011100000000000000000000000000000
110000000000001000000000000101000000101001010000000000
100010100000000011000000001111100000000000000001000001

.logic_tile 8 29
000000100000001001100000001000000000100000010100000001
000000001000000001000000000111001000010000100000000000
111000001010000000000000000101011110101000010000000000
100000100000000000000010101011111110000100000000000000
110000001110000000000011100000000001011111100010000000
010000000000000000000000000111001001101111010001000000
000000001010001111000000001000000001010000100000000000
000000000000000001000011110111001100100000010000000000
000100000000000111000111010000001101001000000000000000
000100000000000001000011110001001110000100000000000000
000000000000001001100000011000000001100000010100000000
000000000001001111000010000111001100010000100000000010
000000000001000101100000000001011011000010100000000000
000000000001010001000000000011001100000010000000000000
110000000000001111000011111011111011011110100010000000
100000001100001001000110111101101111110110100000000100

.logic_tile 9 29
000001000000000111100000001101011001000110100000000000
000000100010100000100000001111001110001111110000000000
111000000000001011100000001001111100000110100000000000
100000000000001011000000000111001010101001010000000000
010000000000100000000011110011101100111110110000100000
110010100001000001000111100011001111111101010001000000
000000000110000001100000001011101100100010110000000000
000010100000000000000000001011011011010110110000000000
000000000000001101100111100101000001100000010100000011
000001000000000001000011110000101100100000010000000000
000000000000001111000011100101100000101001010100000000
000000000001000001000100001011000000000000000000100000
000000001010000000000010000001001110000001010000000100
000000000000000000000010000000010000000001010000000000
110000000000001001000110000101100000000000000000000000
100000100001000101100000001011000000101001010000000000

.logic_tile 10 29
000000000001100000000000010000011011110100110000000000
000000000001010000000011011001001010111000110000000010
111100000000100111100000000111011111101001000000000000
100100000000011111000000001011111000010000000000000000
010000000000000000000111000011111010111101000000000001
000000000010100000000000000000011001111101000000000110
000000000000001001100000011011011110000010100000100100
000000100001001111000010001011100000000000000001100000
000000000000000000000111010011011000101000010000000000
000000000000000111000110100011101011000000010000000000
000000000110001111000110101001111100100000000000000000
000000000001011101000000000001001111111000000000000000
000000000000001000000111001001111111110000010000000000
000000000000000001000010001111011100010000000000000000
110000001000000101100011000000000000000000000110000000
100000000000000000000110010111000000000010000000100000

.logic_tile 11 29
000000000000000000000111101011001011000000000100000100
000000000000000000000100001001011010010000000001100000
111000001000000111000111000111001111000100000000000000
100000000000000000100111111001101001000000000000000000
110000001100000001100010010000000000100000010110000000
010000000000000000000011111101001010010000100001000000
000000000000100111100111000001101110001000000110000010
000000000000010000100100001101101001000000000000100111
000000001110000011100000010111111000000000000100000000
000000000000000000000011011111111011000000010001000000
000001000000000000000000001111011011000000000110000000
000000000000000000000000001111111000000000100001100000
000000000000100011100010000000000001000110000000000000
000001000000010000000000000111001010001001000010000000
000000001000000000000000011000001010101000000110000010
000000000000000000000010000001000000010100000000100010

.logic_tile 12 29
000000000000000111000000010101100000101001010000100100
000000000000000000000011110101101101010000100000100110
111000000001010011100110011001101010100000010000000000
100010100000100000100011011101111101010100000000000000
010001100000000011100111010001111001111101010110100001
000010100000000000100111000101101010111000100000000000
000000000000000001100011110011111100111101010000000100
000000000000000000000011110111010000101000000000000010
000000001010000001100010000111011010000001110000000000
000000000000000000000111111101111001000000100000000000
000000000000100000000000010101111000101000010000000000
000000000000011111000010001101111000000000010000000000
000000000000000000000000000011011110111001110100000000
000000000000000001000011110101001001110100010001000000
110000000010001000000000000101101101000000100000000000
100000000000000001000000000001111000010100100000000000

.logic_tile 13 29
000000000000001111000111110111111100000000000010000000
000000000000000111000111110011010000101000000000000000
111000000110000101100000000000011101000000010100100101
100000000000000000100000000001001011000000100001100000
010000000000001111000000001000011011010000000100100000
010000000000000111100000000011011010100000000000100101
000000000000001111000110111001011101000001010101000100
000000000000001111100111101101001000000001110001100010
000000000001100000000000001101111010000110000110100000
000000000000010001000000000011101000101000001001000010
000010000110000101100110100011000000000000000000000000
000001000000001111000000001111000000010110100001000000
000000000000000000000000001101011011010010100100000010
000000001000000000000010000011011110100000000000000111
110000000000001001000000001101011010000110100000000000
100000000001000111000000000011011001000001010000000100

.logic_tile 14 29
000000100000000000000011101001011001000010100000000000
000000000000000000000100001011101011000011100001000000
111000000000000001100011110011001110010100000000000000
100010100000000000000110000000000000010100000001000000
110000000000000111000010000111100000000000000100000000
110000000000000000000000000000000000000001000000000000
000000000100000000000011111000011000000001010000000001
000000000000000000000111011101010000000010100000000000
000000000000001001000000000000001110000000010000000000
000000000000000011000000000011011110000000100001000000
000000000000000000000000000000000001001001000000000000
000000100001010000000011110011001011000110000000100000
000000000000100001000110101001100000111001110010100000
000000000001110001000111111011101010111111110000000000
000000001000001000000000000000001010000010000000000000
000000000000000101000000000011011110000001000000000000

.logic_tile 15 29
000000000000001000000000010000000000000000000000000000
000000000000101011000011100000000000000000000000000000
111000001000000101000111101111000001000110000000000100
100100000001010000000100001001101111000000000000100000
010000000000000000000000000000000000000000000000000000
010000000000000000000010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000001001000110101011001110101011010000000000
000001000010000011000000001011101000011111100000000000
000000000000000000000000010000000000000000000000000000
000010000000000000000010000000000000000000000000000000
000000001110001111100010100101011000010100000000000000
000000001000100101000000000000100000010100000000000000
000000000000000000000000010111001100101110000110000000
000000000000000000000010100000001100101110000000000100

.logic_tile 16 29
000000000000000000000010110000011001000110100000000000
000000000010000101000010010001011010001001010000000000
111000000001111000000010000001101110111000110101000000
100000000000011111000110100000001011111000110000000000
110000000000000000000000010111101110000010100000000000
110000000000000000000010001011110000101001010000000000
000000000000000001100010100000011000000001010000000000
000000000000000001100000001001010000000010100000000000
000000000000000000000000011000001110000010100100000000
000000000000000000000010110111010000000001010001000000
000100000000001000000000000000001000000000010000000000
000100101010000101000000000111011001000000100000000000
000000000000001001000111110111011011001111010100000000
000000000000000101100010100000001011001111010010100000
000001000000000001000000010011100000010110100100000000
000000100000000000000010100111001001110110110001000100

.logic_tile 17 29
000000000000001011100111000101101000101000000000000000
000000000000000001110111100000110000101000000000000000
111000000110000000000111011000000001010000100000000000
100000000000001101000010010111001011100000010000000000
110000000000001001000010001011011110001011010000000000
010000000000000011000100001001111001001011100000000000
000010101000000101000010100001011011101100000000000000
000001100000000000000010100000011001101100000000000000
000000000000100001000110010000001101000011100000000000
000000000001010000000011100111001111000011010000000000
000000000000000000000110001111011000101001010110100110
000000000000000000000000001011100000111101010011100000
000100000000000001100110100001101011100000010000000000
000100000000000000000010000101101010000000010000000000
000000001010001000000110010101000000000000000000000000
000010000000001101000010111111101000100000010000000000

.logic_tile 18 29
000000000000101111000000000101011110111001010100100001
000000000001010101000011111001101010010110100001100000
111001000000001001100000010000011000000011000000000000
100010000000000001000011000000011011000011000000000001
010000000000001101100111100101000001100000010010000000
110000000000000111000011100000101000100000010000000000
000000001000001011100000000001000000100000010000000000
000000100000001011100000000101001000010110100000000000
000000000000000000000000001000011100000001010000000000
000000000000000000000000001001000000000010100000000000
000000000000000101100000001111000000101001010000000000
000000100000001101100000000011000000000000000000000000
000000000000000001100000000101100001101111010000000010
000000000001000000000000000000001010101111010000000000
000000000100001000000000000011100001100000010110000000
000000000000000001000000000000001000100000010011100100

.ramb_tile 19 29
000001000000000000000000000000000000000000
000000100000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000001001110000000000000000000000000000000
000000100000000000000000000000000000000000
000000000000000000000000000000000000000000
000010100000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001000000000000000000000000000000000
000001000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 29
000000000000101011100010101000000001100000010000000000
000000000001011011000000001011001010010000100001000000
111000000000000111100110001111101111010000000000000000
100000000000001101000100000111011101010001010000000000
000000000000000001100111110101100000100000010000000000
000000000000000001100111110000001011100000010000000000
000010100000000101000110001101001100110000010000000000
000000000000000101000010100001011100110000110000000000
000000001110000011100111011011101011000010000000000000
000000000000000000100110000001011011000110000000000000
000000000000000001100010000111101101101001000000000000
000000000000000000000010011011111011001001000000000000
000000000000000001100111000001011001101011010110100000
000000000000000000000000000111011000000011000000100000
000000000000001111100010000001000000000110000000000000
000000000000010001100000001001001010000000000000000000

.logic_tile 21 29
000000000000001011000110110111101100010110110100000000
000000000000000101000011111111111001000110110000000010
111000000000000011100000000011101000111101010101100000
100000000111000000000000001101010000010110100011000000
000000001010000000000010000001101110000000000000000000
000000000000000000000110101101000000010100000000000000
000000000010000001100111110011011110010100000000000000
000000000000001111000011001111100000010110100000000000
000000000000001000000110010001001001000010000000000000
000000000000000001000010000001011010000011000000000000
000000000000011000000110001000000001001001000000000000
000000000000000001000000001011001010000110000000000000
000000000000001000000111000111011000101010100000000000
000000000000000001000010000011100000101001010000000000
000000000000000101000000011101100000000000000000000000
000000000000000000100010001101100000010110100000000000

.logic_tile 22 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ipcon_tile 25 29
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.ipcon_tile 0 30
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 30
000000000000000000000000000111001001001100111100000000
000000000000000000000000000000001100110011000000010000
111000000000000001100000000111001000001100111100000000
100000000000000000000000000000001111110011000000000000
000000000000000000000000000111001000001100111100000000
000000000000000000000000000000101101110011000000000000
000000000000000000000000000111001000001100111100000000
000000000000000000000000000000101111110011000000000000
000000000000000000000000010111101001001100111100000000
000000000000000000000010000000001100110011000000000000
000000000000000000000000000011101001001100111100000000
000000000000001001000000000000001000110011000000000000
000000000000001001100110000111101001001100111100000000
000000000000000001000010010000101100110011000000000000
110000000000001000000110010111101000001100110100000000
000000000000000001000010001111100000110011000000000000

.logic_tile 2 30
000000000000001101100110010000000000000000000000000000
000000000000000101000011010000000000000000000000000000
111000000000001101000110110101101001100000000000000000
100000000000000011000010100000111101100000000011000000
000001000000000000000110110000000000000000000000000000
000010100000000000000010100000000000000000000000000000
000000000000001101100010101101111001000010000000000000
000000000000000101000000001001011010000000000000000000
000001000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000110010001001010000010000000000000
000000000000000000000010001101011000000000000000000000
000000000000000000000000000000000001001111000100000000
000000000000000000000000000000001101001111000000100000
110000000000000001100000000001111111100000000000000000
000000000000000000000000001001001000000000000000000000

.logic_tile 3 30
000000000000000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 4 30
000000000110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
111000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
110000000000000000000000000101101100111101010100000000
110000000000000000000000001011110000101001010000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000011110000000000000000000000000000
000001000000000000000010000000000000000000000000000000
000010100000000000000111000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000011100000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 30
000000001110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 6 30
000000000001000000000000000000000000000000
000000000001010000000000000000000000000000
000010000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000100000000000000000000000000000
000000000000010000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000100000000000000000000000000000000000000
000100000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 7 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
111000000110000000000000000000000000010110100100000000
100000000000000000000000000101000000101001010000000000
000000100000001000000000000000001100000011110000000001
000000000000001111000000000000000000000011110000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000001100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000

.logic_tile 8 30
000000001000000000000000000000000000000000000000000000
000000000000000000000011010000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000001111101011001110000000000000
000000000000000000000011011111111101010000110000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000001111101110000011000000000000
000001000000000000000000001111101001100001000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000011000000000000000000000000000000
000000000000001000000000000000000000000000000000000000
000000000000000011000000000000000000000000000000000000
000000000000000000000011100000000000000000000000000000
000000000000000000000011000000000000000000000000000000

.logic_tile 9 30
000000000000000000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 10 30
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000

.logic_tile 11 30
000000000000000000000000001111001100010000110000000000
000000000000000000000000000111111110101000010001000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000110100000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000101100000010000000000000000000000000000
000000000000000000100010110000000000000000000000000000
000000001000000101100000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000

.logic_tile 12 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
111000000000000000000000000111011111100011110100000000
100000001000000000000000000000111010100011110001100100
110000000000000000000000000000000000000000000000000000
010001000000000000000000000000000000000000000000000000
000000000000001000000000000000000000000000000000000000
000000000000001111000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000011110000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000100000000000000000000000000000000
010000000000000000000111000000000000000000000000000000
100000000000000000000100000000000000000000000000000000

.logic_tile 13 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000100
000000000010000000000000000000000000000000000001000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 14 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 30
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000110000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000

.logic_tile 16 30
000000000000000000000000010101111110001111110100000000
000000000000001001000010011001101110001011110001000000
111000000000000101000000010000000000000000000000000000
100000000000000000000010010000000000000000000000000000
010000000000000000000111100000000000000000000000000000
110000000000000111000000000000000000000000000000000000
000000000000000001000000011011111100101001010110000100
000000100000000001000010010001101010110110100000100000
000001000000000000000110101001101100010100000000000000
000010100000000000000000000101010000111100000000000000
000000000000001000000111000001101000001011000000000000
000000000000000101000110010000111111001011000000000000
000000000000100001000000000000011011111000110100000100
000000000001010000000011100001001110110100110000000000
000000000000001001100000001001001001111011110100000000
000000000000000001000000001011011011111001110001000000

.logic_tile 17 30
000000000000000000000000010000000000000000000000000000
000000000000000000000010010000000000000000000000000000
111000000000000000000000000000001110000001010000000000
100000000000000000000000001011010000000010100000000000
010000000000000011100111100000000000000000000000000000
110000000000000000000100000000000000000000000000000000
000000000000001000000000001011011110010111100000000000
000000000000000011000000001111101101000111010000000000
000000000000000001100010010000001100001100000000000000
000000000000000000000011010000001010001100000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000110100000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000000000000011100000010111101001101001010110100000
000000000000000000000010110011011010111001010011100110

.logic_tile 18 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
111000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
110000000000000000000010100000000000000000000000000000
000000000000000011100000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000000000000001100000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000000000000000000000000101100000101001010100000000
000000000000000000000000000011001011111001110001100010
000000000000000000000011000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000

.ramt_tile 19 30
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000011000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000111000000000000000000000000000000000000
000000000000000000000010100000000000000000000000000000
000000000000000000000000001000011011001011100000000000
000000000000000000000000000011011110000111010000000000
000000000000000001000000001101111001000010100000000000
000000000000001001000000000011011111000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000001000000010000000000000000000000000000
000000000000000000000011010000000000000000000000000000

.logic_tile 21 30
000000000000001000000000000000000000000000000000000000
000000000000001011000000000000000000000000000000000000
111000000000000011100000000000000000000000000000000000
100000000000000000100000000000000000000000000000000000
000000000000000000000110010011111000000111000100000000
000000000000000000000010000001101011011111100000000010
000000000000001101100000000000011101110010100000000000
000000000000000001000000001101001100110001010000000000
000000000000000000000000001000001011001000000000000000
000000000000000000000000001011011100000100000000000000
000000000000001111000110000000000000000000000000000000
000000000000001011000010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000001000011011001101000000000000
000000000000000000000000000011001010001110000000000000

.logic_tile 22 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ipcon_tile 25 30
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.io_tile 1 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 2 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 3 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 4 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 5 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 6 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000001111000000100
000000000000000100
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 7 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 8 31
000000000000000010
000100000000000000
000000000000000000
000000000000000001
000010000000010010
000010010000010000
001000000000000100
000000000000000000
000000000000000000
000000000000000000
000010000000100010
000010010000110000
000000000000000100
000000000000000001
000000000000000010
000000000000000000

.io_tile 9 31
000000000000000010
000100000000000000
000000000000000000
000000000000000001
000000000000010010
000001110000010000
001000000000000100
000000000000000000
000010000000000000
000011110000000000
000000000000100010
000000000000010000
000000000000000100
000000000000000001
000000000000000010
000000000000000000

.io_tile 10 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 11 31
000000000000000000
000000000000000000
000000000000000000
000000000000011000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 12 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000100
000000000000001100
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000010000000000000
000001110000000000
000000000000000000
000000000000000000

.io_tile 13 31
000000000000000010
000100000000000000
000010000000000000
000010010000000001
000001111000000110
000000001000111100
001000000000000100
000000000000000000
000000000000000000
000000000000000000
000000000000010010
000000000000010000
000000000000000100
000001110000000001
000000000000000010
000000000000000000

.io_tile 14 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 15 31
000000000000000000
000000000000000000
000000000000000000
000000000000001000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 16 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 17 31
000000000000000010
000100000000000000
000000000000000000
000000000000000001
000000000000100010
000000000000010000
000000000000000100
000000000000000000
000001011000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 18 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
001000000000000000
000000000000000000
000000000000000000
000100000000000001
000000000000000000
000000000000000000
000000000000000100
000000000000000001
000000000000000000
000000000000000000

.io_tile 19 31
000001111000000000
000000001000000000
000000000000000000
000000000000000000
000000000000000100
000000000000000000
001000000000000000
000000000000000000
000000000000000000
000100000000000010
000000000000000000
000000000000000000
000000000000000100
000000000000000001
000000000000000000
000000000000000000

.io_tile 20 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 21 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 22 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 23 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 24 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.ram_data 6 27
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.ram_data 6 25
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.ram_data 6 19
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.ram_data 6 17
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.sym 0 clk$SB_IO_IN_$glb_clk
.sym 5 soc.simpleuart.send_dummy_SB_LUT4_I3_I2_SB_LUT4_I1_O_$glb_sr
.sym 6 soc.cpu.instr_sll_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_I3_1_O[1]_$glb_ce
.sym 7 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_$glb_sr
.sym 8 soc.cpu.latched_branch_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_$glb_ce
.sym 9 display.refresh_timer_state_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O_$glb_sr
.sym 10 soc.spimemio.softreset_SB_LUT4_I2_O_SB_LUT4_I2_O_$glb_ce
.sym 11 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 12 clk$SB_IO_IN_$glb_clk
.sym 14 iomem_wdata[7]
.sym 16 iomem_wdata[8]
.sym 18 iomem_wdata[14]
.sym 19 iomem_wdata[9]
.sym 22 iomem_wdata[7]
.sym 24 iomem_wdata[1]
.sym 25 iomem_wdata[1]
.sym 26 iomem_wdata[6]
.sym 27 iomem_wdata[6]
.sym 29 iomem_wdata[11]
.sym 30 iomem_wdata[5]
.sym 31 iomem_wdata[4]
.sym 32 iomem_wdata[10]
.sym 33 iomem_wdata[0]
.sym 34 iomem_wdata[4]
.sym 35 iomem_wdata[3]
.sym 36 iomem_wdata[2]
.sym 37 iomem_wdata[12]
.sym 38 iomem_wdata[5]
.sym 40 iomem_wdata[13]
.sym 41 iomem_wdata[0]
.sym 42 iomem_wdata[15]
.sym 43 iomem_wdata[3]
.sym 44 iomem_wdata[2]
.sym 45 iomem_wdata[0]
.sym 46 iomem_wdata[8]
.sym 47 iomem_wdata[0]
.sym 48 iomem_wdata[1]
.sym 49 iomem_wdata[9]
.sym 50 iomem_wdata[1]
.sym 51 iomem_wdata[2]
.sym 52 iomem_wdata[10]
.sym 53 iomem_wdata[2]
.sym 54 iomem_wdata[3]
.sym 55 iomem_wdata[11]
.sym 56 iomem_wdata[3]
.sym 57 iomem_wdata[4]
.sym 58 iomem_wdata[12]
.sym 59 iomem_wdata[4]
.sym 60 iomem_wdata[5]
.sym 61 iomem_wdata[13]
.sym 62 iomem_wdata[5]
.sym 63 iomem_wdata[6]
.sym 64 iomem_wdata[14]
.sym 65 iomem_wdata[6]
.sym 66 iomem_wdata[7]
.sym 67 iomem_wdata[15]
.sym 68 iomem_wdata[7]
.sym 101 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_22_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 102 soc.spimemio.xfer.flash_io0_di_SB_LUT4_I1_1_O_SB_LUT4_O_2_I3[2]
.sym 103 soc.spimemio.xfer.flash_io2_di_SB_LUT4_I1_O_SB_LUT4_O_2_I3[2]
.sym 104 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_21_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 105 soc.memory.ram00_WREN
.sym 106 soc.cpu.mem_rdata_latched_SB_LUT4_O_2_I0_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1[2]
.sym 107 flash_csb_SB_LUT4_I1_O_SB_LUT4_O_1_I3[2]
.sym 108 soc.spimemio.rd_valid_SB_LUT4_I3_2_O_SB_LUT4_I2_O_SB_LUT4_I0_O[2]
.sym 116 soc.cpu.mem_rdata_latched_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[3]
.sym 117 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[5]
.sym 118 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[4]
.sym 119 flash_io3_oe_SB_LUT4_I0_O_SB_LUT4_O_1_I3[2]
.sym 120 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[7]
.sym 121 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1[2]
.sym 122 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[2]
.sym 131 soc.memory.rdata_0[0]
.sym 132 soc.memory.rdata_0[1]
.sym 133 soc.memory.rdata_0[2]
.sym 134 soc.memory.rdata_0[3]
.sym 135 soc.memory.rdata_0[4]
.sym 136 soc.memory.rdata_0[5]
.sym 137 soc.memory.rdata_0[6]
.sym 138 soc.memory.rdata_0[7]
.sym 152 iomem_addr[16]
.sym 163 flash_io1_oe_SB_LUT4_I0_O_SB_LUT4_O_1_I3[2]
.sym 204 flash_csb_SB_LUT4_I1_O_SB_LUT4_O_1_I3[2]
.sym 205 soc.memory.rdata_1[8]
.sym 207 iomem_wdata[1]
.sym 208 iomem_wdata[14]
.sym 209 iomem_wdata[6]
.sym 212 iomem_wdata[7]
.sym 213 soc.memory.rdata_0[1]
.sym 214 iomem_wdata[1]
.sym 217 iomem_wdata[6]
.sym 218 soc.memory.rdata_0[3]
.sym 222 soc.memory.rdata_0[5]
.sym 225 iomem_wdata[4]
.sym 226 iomem_wdata[8]
.sym 230 iomem_wdata[5]
.sym 237 soc.memory.rdata_0[2]
.sym 238 iomem_wdata[12]
.sym 241 iomem_wdata[10]
.sym 244 iomem_wdata[3]
.sym 247 soc.memory.rdata_1[14]
.sym 249 soc.memory.rdata_0[4]
.sym 253 iomem_wdata[4]
.sym 256 soc.memory.rdata_0[6]
.sym 258 soc.memory.rdata_0[7]
.sym 264 iomem_wdata[0]
.sym 266 soc.memory.rdata_0[13]
.sym 268 soc.memory.ram00_WREN
.sym 269 soc.memory.rdata_1[0]
.sym 270 iomem_addr[2]
.sym 271 soc.memory.rdata_1[1]
.sym 273 soc.memory.rdata_1[2]
.sym 275 iomem_addr[2]
.sym 278 soc.memory.rdata_0[0]
.sym 279 soc.spimemio.xfer.flash_io0_di_SB_LUT4_I1_1_O_SB_LUT4_O_2_I3[2]
.sym 280 soc.memory.rdata_1[5]
.sym 281 iomem_wdata[0]
.sym 282 soc.memory.rdata_1[6]
.sym 283 iomem_wdata[15]
.sym 284 soc.memory.rdata_1[7]
.sym 286 soc.memory.rdata_0[14]
.sym 288 soc.memory.rdata_1[11]
.sym 289 iomem_wdata[13]
.sym 290 soc.memory.rdata_1[12]
.sym 291 soc.cpu.alu_out_SB_LUT4_O_26_I1[2]
.sym 292 soc.memory.rdata_1[13]
.sym 314 iomem_wdata[9]
.sym 320 iomem_wdata[11]
.sym 324 iomem_wdata[2]
.sym 325 iomem_wdata[11]
.sym 332 iomem_wdata[12]
.sym 334 iomem_wdata[10]
.sym 339 iomem_wdata[15]
.sym 347 soc.memory.rdata_1[14]
.sym 351 soc.memory.rdata_1[8]
.sym 352 iomem_addr[8]
.sym 353 iomem_addr[8]
.sym 354 $PACKER_VCC_NET
.sym 359 clk$SB_IO_IN_$glb_clk
.sym 365 iomem_addr[15]
.sym 366 iomem_wdata[9]
.sym 367 iomem_wdata[8]
.sym 369 iomem_wdata[14]
.sym 370 iomem_wdata[13]
.sym 371 iomem_addr[4]
.sym 373 iomem_wdata[11]
.sym 375 iomem_wdata[15]
.sym 377 iomem_addr[10]
.sym 380 iomem_addr[7]
.sym 381 iomem_addr[8]
.sym 383 iomem_addr[13]
.sym 384 iomem_addr[3]
.sym 385 iomem_wdata[10]
.sym 386 iomem_addr[5]
.sym 387 iomem_addr[2]
.sym 388 iomem_addr[3]
.sym 389 iomem_addr[12]
.sym 390 iomem_wdata[12]
.sym 391 iomem_addr[2]
.sym 392 iomem_addr[11]
.sym 393 iomem_addr[9]
.sym 394 iomem_addr[6]
.sym 395 iomem_addr[14]
.sym 396 iomem_addr[10]
.sym 397 iomem_addr[2]
.sym 398 iomem_wdata[8]
.sym 399 iomem_addr[11]
.sym 400 iomem_addr[3]
.sym 401 iomem_wdata[9]
.sym 402 iomem_addr[12]
.sym 403 iomem_addr[4]
.sym 404 iomem_wdata[10]
.sym 405 iomem_addr[13]
.sym 406 iomem_addr[5]
.sym 407 iomem_wdata[11]
.sym 408 iomem_addr[14]
.sym 409 iomem_addr[6]
.sym 410 iomem_wdata[12]
.sym 411 iomem_addr[15]
.sym 412 iomem_addr[7]
.sym 413 iomem_wdata[13]
.sym 414 iomem_addr[2]
.sym 415 iomem_addr[8]
.sym 416 iomem_wdata[14]
.sym 417 iomem_addr[3]
.sym 418 iomem_addr[9]
.sym 419 iomem_wdata[15]
.sym 466 soc.memory.rdata_0[8]
.sym 467 soc.memory.rdata_0[9]
.sym 468 soc.memory.rdata_0[10]
.sym 469 soc.memory.rdata_0[11]
.sym 470 soc.memory.rdata_0[12]
.sym 471 soc.memory.rdata_0[13]
.sym 472 soc.memory.rdata_0[14]
.sym 473 soc.memory.rdata_0[15]
.sym 490 iomem_addr[10]
.sym 515 iomem_addr[15]
.sym 516 iomem_wdata[9]
.sym 517 iomem_wdata[8]
.sym 519 iomem_wdata[14]
.sym 522 soc.memory.rdata_0[8]
.sym 526 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_26_I1_SB_LUT4_O_I2[1]
.sym 527 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_26_I1_SB_LUT4_O_I2[3]
.sym 529 soc.memory.rdata_0[11]
.sym 538 soc.memory.rdata_0[15]
.sym 541 iomem_addr[12]
.sym 542 soc.memory.rdata_0[9]
.sym 543 iomem_addr[13]
.sym 548 soc.memory.rdata_0[10]
.sym 549 iomem_addr[7]
.sym 556 iomem_addr[14]
.sym 557 soc.cpu.mem_rdata_latched_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[3]
.sym 558 iomem_wdata[9]
.sym 559 iomem_addr[4]
.sym 560 soc.memory.rdata_0[12]
.sym 562 iomem_addr[3]
.sym 563 soc.cpu.pcpi_rs1[5]
.sym 564 iomem_addr[5]
.sym 565 soc.memory.rdata_1[15]
.sym 566 iomem_addr[3]
.sym 567 iomem_addr[9]
.sym 568 soc.memory.wen[1]
.sym 569 soc.memory.rdata_1[9]
.sym 570 iomem_addr[11]
.sym 571 iomem_addr[9]
.sym 572 iomem_addr[6]
.sym 573 iomem_addr[11]
.sym 574 iomem_addr[15]
.sym 579 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[14]
.sym 593 soc.memory.wen[0]
.sym 595 iomem_addr[9]
.sym 598 soc.memory.wen[1]
.sym 599 soc.memory.ram00_WREN
.sym 601 soc.memory.wen[0]
.sym 602 iomem_addr[5]
.sym 604 iomem_addr[13]
.sym 606 soc.memory.wen[1]
.sym 607 soc.memory.ram00_WREN
.sym 608 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[14]
.sym 609 iomem_addr[11]
.sym 610 iomem_addr[6]
.sym 611 iomem_addr[15]
.sym 612 iomem_addr[14]
.sym 614 iomem_addr[8]
.sym 616 iomem_addr[7]
.sym 617 iomem_addr[10]
.sym 619 iomem_addr[12]
.sym 620 iomem_addr[16]
.sym 621 iomem_addr[4]
.sym 623 soc.memory.wen[0]
.sym 624 iomem_addr[12]
.sym 625 iomem_addr[4]
.sym 626 soc.memory.wen[0]
.sym 627 iomem_addr[13]
.sym 628 iomem_addr[5]
.sym 629 soc.memory.wen[1]
.sym 630 iomem_addr[14]
.sym 631 iomem_addr[6]
.sym 632 soc.memory.wen[1]
.sym 633 iomem_addr[15]
.sym 634 iomem_addr[7]
.sym 635 soc.memory.wen[0]
.sym 636 soc.memory.ram00_WREN
.sym 637 iomem_addr[8]
.sym 638 soc.memory.wen[0]
.sym 639 soc.memory.ram00_WREN
.sym 640 iomem_addr[9]
.sym 641 soc.memory.wen[1]
.sym 642 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[14]
.sym 643 iomem_addr[10]
.sym 644 soc.memory.wen[1]
.sym 645 iomem_addr[16]
.sym 646 iomem_addr[11]
.sym 693 soc.memory.rdata_1[0]
.sym 694 soc.memory.rdata_1[1]
.sym 695 soc.memory.rdata_1[2]
.sym 696 soc.memory.rdata_1[3]
.sym 697 soc.memory.rdata_1[4]
.sym 698 soc.memory.rdata_1[5]
.sym 699 soc.memory.rdata_1[6]
.sym 700 soc.memory.rdata_1[7]
.sym 717 iomem_addr[13]
.sym 744 iomem_wdata[11]
.sym 751 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[1]
.sym 753 soc.memory.wen[0]
.sym 756 soc.memory.rdata_1[3]
.sym 758 soc.memory.rdata_1[4]
.sym 760 iomem_addr[10]
.sym 764 iomem_wdata[11]
.sym 767 soc.cpu.alu_out_SB_LUT4_O_30_I2_SB_LUT4_O_I3[2]
.sym 770 soc.cpu.mem_la_wdata[6]
.sym 773 iomem_addr[4]
.sym 776 soc.memory.ram00_WREN
.sym 785 soc.cpu.mem_do_rdata_SB_LUT4_I1_O[3]
.sym 786 iomem_wdata[2]
.sym 788 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[0]
.sym 790 iomem_addr[14]
.sym 791 soc.cpu.alu_out_SB_LUT4_O_18_I2_SB_LUT4_O_I3[2]
.sym 794 iomem_addr[7]
.sym 796 $PACKER_GND_NET
.sym 797 iomem_addr[12]
.sym 798 iomem_addr[16]
.sym 800 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[16]
.sym 821 $PACKER_VCC_NET
.sym 824 $PACKER_GND_NET
.sym 829 $PACKER_VCC_NET
.sym 832 $PACKER_GND_NET
.sym 852 $PACKER_GND_NET
.sym 855 $PACKER_GND_NET
.sym 858 $PACKER_GND_NET
.sym 861 $PACKER_GND_NET
.sym 864 $PACKER_VCC_NET
.sym 867 $PACKER_VCC_NET
.sym 920 soc.memory.rdata_1[8]
.sym 921 soc.memory.rdata_1[9]
.sym 922 soc.memory.rdata_1[10]
.sym 923 soc.memory.rdata_1[11]
.sym 924 soc.memory.rdata_1[12]
.sym 925 soc.memory.rdata_1[13]
.sym 926 soc.memory.rdata_1[14]
.sym 927 soc.memory.rdata_1[15]
.sym 936 soc.cpu.alu_out_SB_LUT4_O_22_I2_SB_LUT4_O_I3[2]
.sym 968 iomem_wdata[10]
.sym 969 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[14]
.sym 971 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[8]
.sym 976 soc.cpu.mem_la_wdata_SB_LUT4_O_7_I3[1]
.sym 991 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[10]
.sym 994 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[12]
.sym 997 soc.cpu.alu_out_SB_LUT4_O_21_I2_SB_LUT4_O_I3[2]
.sym 1002 soc.memory.rdata_1[10]
.sym 1011 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[9]
.sym 1014 iomem_wdata[15]
.sym 1015 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[15]
.sym 1016 soc.cpu.mem_la_wdata_SB_LUT4_O_4_I3[1]
.sym 1017 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[27]
.sym 1018 soc.cpu.pcpi_rs2[27]
.sym 1019 soc.cpu.pcpi_rs2[25]
.sym 1023 iomem_addr[2]
.sym 1025 soc.cpu.pcpi_rs2[28]
.sym 1179 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[19]
.sym 1181 soc.cpu.pcpi_rs2[23]
.sym 1201 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[20]
.sym 1202 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[17]
.sym 1221 soc.cpu.pcpi_rs2[23]
.sym 1222 $PACKER_VCC_NET
.sym 1223 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[21]
.sym 1224 soc.cpu.pcpi_rs2[16]
.sym 1226 soc.cpu.pcpi_rs2[31]
.sym 1230 soc.cpu.alu_out_SB_LUT4_O_30_I2_SB_LUT4_O_I3[1]
.sym 1231 flash_io0_oe_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_LUT4_O_I2[0]
.sym 1232 soc.cpu.alu_out_SB_LUT4_O_12_I2_SB_LUT4_O_I3[2]
.sym 1234 soc.cpu.alu_out_SB_LUT4_O_22_I2_SB_LUT4_O_I3[2]
.sym 1236 soc.cpu.alu_out_SB_LUT4_O_17_I2_SB_LUT4_O_I3[2]
.sym 1243 iomem_addr[8]
.sym 1336 soc.cpu.is_slti_blt_slt_SB_LUT4_I1_O[2]
.sym 1337 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[31]
.sym 1338 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[30]
.sym 1339 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[11]
.sym 1340 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[28]
.sym 1341 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[9]
.sym 1342 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[26]
.sym 1343 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[15]
.sym 1385 soc.cpu.cpu_state[4]
.sym 1431 soc.cpu.cpu_state[4]
.sym 1433 soc.cpu.pcpi_rs1[5]
.sym 1434 iomem_addr[5]
.sym 1436 iomem_addr[3]
.sym 1438 iomem_addr[11]
.sym 1440 iomem_addr[11]
.sym 1442 iomem_addr[6]
.sym 1444 soc.cpu.cpu_state[4]
.sym 1452 soc.cpu.cpu_state[4]
.sym 1453 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[14]
.sym 1544 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[4]
.sym 1545 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[6]
.sym 1546 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[2]
.sym 1547 soc.cpu.alu_out_SB_LUT4_O_28_I2[2]
.sym 1548 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[3]
.sym 1549 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[5]
.sym 1550 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[0]
.sym 1551 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[1]
.sym 1562 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_25_I0_SB_LUT4_O_2_I1[2]
.sym 1565 soc.cpu.instr_bgeu
.sym 1568 soc.cpu.is_sltiu_bltu_sltu
.sym 1592 soc.cpu.pcpi_rs1[30]
.sym 1595 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I2_SB_LUT4_O_I2[0]
.sym 1601 soc.cpu.mem_la_wdata_SB_LUT4_O_4_I3[1]
.sym 1604 soc.cpu.pcpi_rs1[29]
.sym 1616 soc.cpu.pcpi_rs2[24]
.sym 1621 soc.cpu.alu_out_SB_LUT4_O_16_I2_SB_LUT4_O_I3[2]
.sym 1641 soc.cpu.alu_out_SB_LUT4_O_18_I2_SB_LUT4_O_I3[2]
.sym 1642 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[11]
.sym 1643 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_26_I1_SB_LUT4_O_I2[1]
.sym 1645 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_20_I0[3]
.sym 1646 soc.cpu.alu_out_SB_LUT4_O_18_I2_SB_LUT4_O_I3[1]
.sym 1647 iomem_addr[12]
.sym 1648 soc.cpu.alu_out_SB_LUT4_O_17_I2_SB_LUT4_O_I3[1]
.sym 1649 soc.cpu.alu_out_SB_LUT4_O_21_I2_SB_LUT4_O_I3[1]
.sym 1650 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[15]
.sym 1651 $PACKER_GND_NET
.sym 1653 soc.cpu.pcpi_rs1[30]
.sym 1662 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I2_SB_LUT4_O_I2[0]
.sym 1754 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[1]
.sym 1755 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[2]
.sym 1756 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[3]
.sym 1757 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[4]
.sym 1758 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[5]
.sym 1759 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[6]
.sym 1760 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[7]
.sym 1802 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[0]
.sym 1815 soc.cpu.alu_out_SB_LUT4_O_26_I1[2]
.sym 1822 soc.cpu.mem_la_wdata[3]
.sym 1830 soc.cpu.mem_la_wdata[2]
.sym 1835 soc.cpu.pcpi_rs1[5]
.sym 1844 soc.cpu.pcpi_rs1[3]
.sym 1851 iomem_addr[2]
.sym 1852 soc.cpu.pcpi_rs1[8]
.sym 1853 soc.cpu.pcpi_rs2[28]
.sym 1854 soc.cpu.irq_mask[1]
.sym 1855 soc.cpu.pcpi_rs2[27]
.sym 1856 soc.cpu.pcpi_rs2[25]
.sym 1857 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[27]
.sym 1858 soc.cpu.reg_next_pc[0]
.sym 1859 soc.cpu.pcpi_rs1[12]
.sym 1860 soc.cpu.mem_la_wdata_SB_LUT4_O_4_I3[1]
.sym 1965 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[8]
.sym 1966 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[9]
.sym 1967 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[10]
.sym 1968 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[11]
.sym 1969 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[12]
.sym 1970 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[13]
.sym 1971 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[14]
.sym 1972 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[15]
.sym 2029 soc.cpu.pcpi_rs1[3]
.sym 2031 soc.cpu.pcpi_rs1[2]
.sym 2037 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[6]
.sym 2039 soc.cpu.pcpi_rs1[4]
.sym 2051 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[7]
.sym 2072 soc.cpu.alu_out_SB_LUT4_O_21_I2_SB_LUT4_O_I3[1]
.sym 2073 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[1]
.sym 2075 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[2]
.sym 2076 soc.cpu.alu_out_SB_LUT4_O_30_I2_SB_LUT4_O_I3[1]
.sym 2077 flash_io0_oe_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_LUT4_O_I2[0]
.sym 2080 soc.cpu.pcpi_rs2[31]
.sym 2081 flash_io0_oe_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_LUT4_O_I2[0]
.sym 2082 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[5]
.sym 2084 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[7]
.sym 2085 soc.cpu.alu_out_SB_LUT4_O_29_I1[1]
.sym 2086 soc.cpu.alu_out_SB_LUT4_O_12_I2_SB_LUT4_O_I3[2]
.sym 2087 soc.cpu.pcpi_rs2[31]
.sym 2088 iomem_addr[8]
.sym 2190 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[16]
.sym 2191 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[17]
.sym 2192 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[18]
.sym 2193 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[19]
.sym 2194 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[20]
.sym 2195 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[21]
.sym 2196 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[22]
.sym 2197 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[23]
.sym 2239 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[10]
.sym 2241 soc.cpu.pcpi_rs2[20]
.sym 2249 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[15]
.sym 2250 soc.cpu.alu_out_SB_LUT4_O_10_I2_SB_LUT4_O_I3[2]
.sym 2263 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[13]
.sym 2272 soc.cpu.alu_out_SB_LUT4_O_12_I2_SB_LUT4_O_I3[1]
.sym 2281 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[13]
.sym 2283 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[9]
.sym 2285 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[10]
.sym 2288 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[11]
.sym 2291 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[22]
.sym 2292 iomem_addr[5]
.sym 2294 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[14]
.sym 2297 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[16]
.sym 2298 soc.cpu.cpu_state[4]
.sym 2302 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[14]
.sym 2308 soc.cpu.alu_out_SB_LUT4_O_12_I2_SB_LUT4_O_I3[1]
.sym 2396 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[24]
.sym 2397 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[25]
.sym 2398 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[26]
.sym 2399 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[27]
.sym 2400 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[28]
.sym 2401 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[29]
.sym 2402 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[30]
.sym 2403 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[31]
.sym 2407 soc.cpu.decoded_imm[10]
.sym 2409 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[18]
.sym 2414 soc.cpu.pcpi_rs2[30]
.sym 2415 soc.cpu.pcpi_rs2[20]
.sym 2425 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2[3]
.sym 2426 soc.cpu.alu_out_q[20]
.sym 2430 soc.cpu.decoded_imm[10]
.sym 2445 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[18]
.sym 2447 soc.cpu.pcpi_rs1[29]
.sym 2448 soc.cpu.pcpi_rs1[23]
.sym 2449 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[20]
.sym 2450 soc.cpu.alu_out_SB_LUT4_O_12_I2_SB_LUT4_O_I3[1]
.sym 2455 soc.cpu.mem_la_wdata_SB_LUT4_O_3_I3[1]
.sym 2467 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[23]
.sym 2487 soc.cpu.pcpi_rs1[20]
.sym 2488 soc.cpu.alu_out_SB_LUT4_O_5_I2_SB_LUT4_O_I3[2]
.sym 2489 soc.cpu.pcpi_rs2[25]
.sym 2490 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I2_SB_LUT4_O_I2[0]
.sym 2491 soc.cpu.pcpi_rs1[30]
.sym 2493 soc.cpu.alu_out_SB_LUT4_O_18_I2_SB_LUT4_O_I3[2]
.sym 2494 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[19]
.sym 2495 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[26]
.sym 2496 soc.cpu.alu_out_SB_LUT4_O_17_I2_SB_LUT4_O_I3[1]
.sym 2497 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_20_I0[3]
.sym 2498 soc.cpu.alu_out_SB_LUT4_O_18_I2_SB_LUT4_O_I3[1]
.sym 2500 soc.cpu.cpu_state[2]
.sym 2501 soc.cpu.pcpi_rs1[18]
.sym 2503 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[19]
.sym 2509 soc.cpu.pcpi_rs1[30]
.sym 2513 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I2_SB_LUT4_O_I2[0]
.sym 2604 soc.cpu.alu_out_SB_LUT4_O_12_I2[0]
.sym 2605 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[30]
.sym 2606 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[22]
.sym 2607 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[24]
.sym 2608 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[27]
.sym 2609 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[16]
.sym 2610 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[7]
.sym 2611 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[28]
.sym 2624 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I2_SB_LUT4_O_I2[0]
.sym 2626 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_O_1_I2[0]
.sym 2631 soc.cpu.cpuregs.regs.0.0.0_RDATA_12[1]
.sym 2652 soc.cpu.pcpi_rs1[30]
.sym 2653 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[30]
.sym 2654 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_9_I2_SB_LUT4_O_I2[0]
.sym 2655 soc.cpu.instr_or_SB_LUT4_I2_O[3]
.sym 2661 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[17]
.sym 2668 soc.cpu.pcpi_rs1[27]
.sym 2675 soc.cpu.alu_out_SB_LUT4_O_5_I2_SB_LUT4_O_I3[1]
.sym 2700 soc.cpu.mem_la_wdata_SB_LUT4_O_7_I3[1]
.sym 2701 soc.cpu.is_sll_srl_sra_SB_LUT4_I1_O_SB_LUT4_I1_I0_SB_LUT4_I2_O[2]
.sym 2702 soc.cpu.pcpi_rs1[29]
.sym 2703 soc.cpu.mem_la_wdata_SB_LUT4_O_4_I3[1]
.sym 2704 soc.cpu.pcpi_rs2[28]
.sym 2705 soc.cpu.alu_out_SB_LUT4_O_10_I2_SB_LUT4_O_I3[1]
.sym 2706 soc.cpu.irq_mask[1]
.sym 2707 soc.cpu.pcpi_rs2[25]
.sym 2708 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[25]
.sym 2709 soc.cpu.alu_out_SB_LUT4_O_12_I2[0]
.sym 2710 soc.cpu.pcpi_rs2[27]
.sym 2711 soc.cpu.pcpi_rs2[16]
.sym 2714 soc.cpu.alu_out_SB_LUT4_O_5_I2_SB_LUT4_O_I3[1]
.sym 2814 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[26]
.sym 2815 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[25]
.sym 2816 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[8]
.sym 2818 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[19]
.sym 2825 soc.cpu.cpuregs.regs.0.0.0_RDATA[3]
.sym 2844 soc.cpu.reg_pc[13]
.sym 2862 iomem_addr[8]
.sym 2873 soc.cpu.alu_out_SB_LUT4_O_10_I2_SB_LUT4_O_I3[0]
.sym 2895 soc.cpu.pcpi_rs2[28]
.sym 2909 soc.cpu.alu_out_SB_LUT4_O_30_I2_SB_LUT4_O_I3[1]
.sym 2911 soc.cpu.alu_out_SB_LUT4_O_12_I2_SB_LUT4_O_I3[2]
.sym 2912 soc.cpu.pcpi_rs2[31]
.sym 2913 soc.cpu.alu_out_SB_LUT4_O_29_I1[1]
.sym 2914 flash_io0_oe_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_LUT4_O_I2[0]
.sym 2915 soc.cpu.instr_or_SB_LUT4_I2_O[2]
.sym 2917 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[7]
.sym 2918 soc.cpu.irq_pending_SB_DFFESR_Q_E
.sym 2920 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_11_I1_SB_LUT4_O_1_I2[1]
.sym 3027 soc.cpu.alu_out_q[19]
.sym 3028 soc.cpu.alu_out_SB_LUT4_O_12_I2[1]
.sym 3030 soc.cpu.alu_out_SB_LUT4_O_12_I2_SB_LUT4_O_I3[3]
.sym 3059 soc.cpu.reg_sh_SB_DFFE_Q_E[1]
.sym 3067 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[14]
.sym 3069 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[15]
.sym 3091 soc.cpu.alu_out_SB_LUT4_O_12_I2_SB_LUT4_O_I3[1]
.sym 3092 soc.cpu.alu_out_SB_LUT4_O_14_I2_SB_LUT4_O_I3[1]
.sym 3111 soc.cpu.latched_branch_SB_LUT4_I2_I1[3]
.sym 3122 soc.cpu.cpu_state[4]
.sym 3131 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[14]
.sym 3132 soc.cpu.pcpi_rs1[18]
.sym 3137 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O[2]
.sym 3138 soc.cpu.irq_active_SB_DFFESR_Q_E
.sym 3139 soc.cpu.instr_or_SB_LUT4_I2_O[2]
.sym 3142 soc.cpu.alu_out_q[22]
.sym 3148 soc.cpu.cpu_state[4]
.sym 3158 soc.cpu.cpu_state[4]
.sym 3254 soc.cpu.irq_pending_SB_DFFESR_Q_E
.sym 3256 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O[0]
.sym 3257 soc.cpu.irq_pending[1]
.sym 3280 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I1_SB_LUT4_O_1_I2[1]
.sym 3288 soc.cpu.is_sll_srl_sra_SB_LUT4_I1_O_SB_LUT4_I1_I0_SB_LUT4_I2_O[2]
.sym 3299 soc.cpu.pcpi_rs1[30]
.sym 3303 soc.cpu.alu_out_SB_LUT4_O_10_I2_SB_LUT4_O_I3[0]
.sym 3304 soc.cpu.alu_out_SB_LUT4_O_12_I2_SB_LUT4_O_I3[1]
.sym 3307 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I2_SB_LUT4_O_I2[0]
.sym 3323 soc.cpu.mem_la_wdata_SB_LUT4_O_3_I3[1]
.sym 3342 soc.cpu.is_sll_srl_sra_SB_LUT4_I1_O_SB_LUT4_I1_I0_SB_LUT4_I2_O[2]
.sym 3344 soc.cpu.instr_sll_SB_LUT4_I1_O_SB_LUT4_I0_O[1]
.sym 3345 soc.cpu.pcpi_rs1[20]
.sym 3347 soc.cpu.alu_out_SB_LUT4_O_18_I2_SB_LUT4_O_I3[2]
.sym 3350 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I0_O[3]
.sym 3351 soc.cpu.is_slli_srli_srai
.sym 3353 soc.cpu.cpu_state[2]
.sym 3359 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I2_SB_LUT4_O_I2[0]
.sym 3360 soc.cpu.instr_sll_SB_LUT4_I1_O_SB_LUT4_I0_O[1]
.sym 3366 soc.cpu.is_sll_srl_sra_SB_LUT4_I1_O_SB_LUT4_I1_I0_SB_LUT4_I2_O[2]
.sym 3367 soc.cpu.pcpi_rs1[30]
.sym 3457 soc.cpu.alu_out_SB_LUT4_O_14_I2[1]
.sym 3459 soc.cpu.irq_active
.sym 3460 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I1_1_O[1]
.sym 3463 soc.cpu.alu_out_SB_LUT4_O_14_I2_SB_LUT4_O_I3[3]
.sym 3474 soc.cpu.instr_or_SB_LUT4_I2_O[3]
.sym 3484 soc.cpu.alu_out_q[31]
.sym 3504 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 3512 soc.cpu.irq_mask[1]
.sym 3516 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_9_I2_SB_LUT4_O_I2[0]
.sym 3527 soc.cpu.alu_out_SB_LUT4_O_5_I2_SB_LUT4_O_I3[1]
.sym 3538 soc.cpu.alu_out_SB_LUT4_O_10_I2_SB_LUT4_O_I3[1]
.sym 3548 soc.cpu.alu_out_q[12]
.sym 3551 soc.cpu.instr_or_SB_LUT4_I2_O[3]
.sym 3552 soc.cpu.alu_out_SB_LUT4_O_10_I2_SB_LUT4_O_I3[1]
.sym 3553 soc.cpu.pcpi_rs1[29]
.sym 3554 soc.cpu.pcpi_rs2[27]
.sym 3555 soc.cpu.pcpi_rs2[16]
.sym 3557 soc.cpu.is_sll_srl_sra_SB_LUT4_I1_O_SB_LUT4_I1_I0_SB_LUT4_I2_O[2]
.sym 3558 soc.cpu.irq_mask[1]
.sym 3559 soc.cpu.pcpi_rs2[25]
.sym 3560 soc.cpu.pcpi_rs2[28]
.sym 3561 soc.cpu.reg_next_pc_SB_DFFESR_Q_30_E
.sym 3562 soc.cpu.cpu_state[2]
.sym 3664 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D_SB_LUT4_I1_O[2]
.sym 3666 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D_SB_LUT4_I1_O[0]
.sym 3667 soc.cpu.cpu_state[2]
.sym 3668 soc.cpu.cpu_state[1]
.sym 3669 soc.cpu.irq_active_SB_DFFESR_Q_E
.sym 3670 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O[2]
.sym 3681 soc.cpu.irq_mask[2]
.sym 3683 soc.cpu.instr_or_SB_LUT4_I2_O[2]
.sym 3695 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 3696 soc.cpu.cpuregs.regs.0.0.0_RDATA_6[0]
.sym 3712 soc.cpu.alu_out_SB_LUT4_O_10_I2_SB_LUT4_O_I3[0]
.sym 3713 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 3714 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_13_I0_SB_LUT4_O_2_I1[1]
.sym 3732 soc.cpu.irq_active
.sym 3735 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_11_I0_SB_LUT4_O_2_I1[1]
.sym 3736 soc.cpu.alu_out_SB_LUT4_O_14_I2_SB_LUT4_O_I3[1]
.sym 3756 $PACKER_VCC_NET
.sym 3757 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I0_O[3]
.sym 3760 flash_io0_oe_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_LUT4_O_I2[0]
.sym 3761 soc.cpu.alu_out_SB_LUT4_O_12_I2_SB_LUT4_O_I3[2]
.sym 3762 soc.cpu.instr_sll_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_I3_1_O[1]
.sym 3764 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I1_1_O[1]
.sym 3765 soc.cpu.alu_out_SB_LUT4_O_30_I2_SB_LUT4_O_I3[1]
.sym 3766 soc.cpu.instr_or_SB_LUT4_I2_O[3]
.sym 3767 soc.cpu.mem_do_rinst_SB_LUT4_I2_O[0]
.sym 3768 soc.cpu.is_sll_srl_sra_SB_LUT4_I1_O_SB_LUT4_I1_I0_SB_LUT4_I2_O[2]
.sym 3769 soc.cpu.mem_do_rinst_SB_DFFESS_Q_E
.sym 3770 soc.cpu.pcpi_rs2[31]
.sym 3771 soc.cpu.is_sll_srl_sra_SB_LUT4_I1_O[0]
.sym 3775 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I0_O[3]
.sym 3776 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_13_I0_SB_LUT4_O_2_I1[1]
.sym 3779 $PACKER_VCC_NET
.sym 3873 soc.cpu.reg_next_pc[0]
.sym 3875 soc.cpu.is_sll_srl_sra_SB_LUT4_I1_O_SB_LUT4_I1_I0_SB_LUT4_I2_O[2]
.sym 3876 soc.cpu.cpu_state_SB_DFF_Q_4_D[3]
.sym 3877 soc.cpu.reg_next_pc_SB_DFFESR_Q_30_E
.sym 3880 soc.cpu.mem_do_rinst_SB_LUT4_I2_O[2]
.sym 3884 soc.cpu.cpuregs.wdata_SB_LUT4_O_30_I2[2]
.sym 3922 soc.cpu.mem_do_rinst_SB_LUT4_I2_O[0]
.sym 3924 soc.cpu.cpu_state[2]
.sym 3926 soc.cpu.cpu_state[1]
.sym 3935 soc.cpu.instr_sw_SB_LUT4_I1_I3[0]
.sym 3942 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D[0]
.sym 3958 soc.cpu.is_sll_srl_sra_SB_LUT4_I1_O_SB_LUT4_I1_I0_SB_LUT4_I2_O[2]
.sym 3969 soc.cpu.is_sll_srl_sra_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I2_O[2]
.sym 3971 soc.cpu.alu_out_q[22]
.sym 3972 soc.cpu.instr_or_SB_LUT4_I2_O[2]
.sym 3973 soc.cpu.cpu_state[1]
.sym 3975 soc.cpu.irq_active_SB_DFFESR_Q_E
.sym 3976 soc.cpu.mem_do_rinst_SB_LUT4_I2_O[2]
.sym 3977 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O[2]
.sym 3983 soc.cpu.cpu_state[4]
.sym 3985 soc.cpu.cpu_state[2]
.sym 3992 soc.cpu.cpu_state[4]
.sym 4085 soc.cpu.cpu_state_SB_DFF_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I2[0]
.sym 4086 soc.cpu.mem_do_rinst
.sym 4089 soc.cpu.mem_do_rinst_SB_DFFESS_Q_E
.sym 4090 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I3[3]
.sym 4091 soc.cpu.is_sll_srl_sra_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I2_O[2]
.sym 4111 soc.cpu.cpuregs_wrdata[10]
.sym 4128 soc.cpu.latched_store_SB_LUT4_I3_1_O[3]
.sym 4149 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I3[0]
.sym 4150 soc.cpu.alu_out_q[13]
.sym 4151 UART_RX_SB_LUT4_I1_I0[3]
.sym 4152 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[0]
.sym 4155 soc.cpu.instr_sll_SB_LUT4_I1_O[2]
.sym 4158 soc.cpu.latched_store
.sym 4171 soc.cpu.pcpi_rs1[30]
.sym 4173 soc.cpu.cpu_state[4]
.sym 4191 soc.cpu.reg_next_pc[0]
.sym 4193 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I2_SB_LUT4_O_I2[0]
.sym 4195 soc.cpu.is_sll_srl_sra_SB_LUT4_I1_O_SB_LUT4_I1_I0_SB_LUT4_I2_O[2]
.sym 4196 soc.cpu.is_sll_srl_sra_SB_LUT4_I1_O_SB_LUT4_I1_I0_SB_LUT4_I2_O[2]
.sym 4197 soc.cpu.cpu_state[2]
.sym 4198 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D_SB_LUT4_I1_O[1]
.sym 4201 soc.cpu.is_slli_srli_srai
.sym 4202 soc.cpu.cpu_state_SB_DFF_Q_4_D[0]
.sym 4203 soc.cpu.instr_srl_SB_LUT4_I1_1_O[1]
.sym 4204 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I0_O[3]
.sym 4207 soc.cpu.mem_do_rinst
.sym 4210 soc.cpu.instr_sll_SB_LUT4_I1_O_SB_LUT4_I0_O[1]
.sym 4217 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I3[0]
.sym 4218 UART_RX_SB_LUT4_I1_I0[3]
.sym 4312 soc.cpu.is_sll_srl_sra_SB_LUT4_I1_O_SB_LUT4_I1_I0_SB_LUT4_I2_O[1]
.sym 4313 soc.cpu.cpu_state_SB_DFF_Q_4_D[0]
.sym 4314 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I0_O[3]
.sym 4315 soc.cpu.decoder_trigger_SB_DFF_Q_D_SB_LUT4_O_I1[1]
.sym 4316 soc.cpu.cpu_state_SB_DFF_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I1_O[3]
.sym 4317 soc.cpu.cpu_state_SB_DFF_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I1_O[2]
.sym 4318 soc.cpu.do_waitirq_SB_LUT4_I0_O_SB_LUT4_I1_O[0]
.sym 4319 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D_SB_LUT4_I1_O[1]
.sym 4356 soc.cpu.instr_retirq_SB_LUT4_I2_O[0]
.sym 4357 soc.cpu.instr_timer_SB_LUT4_I3_O[0]
.sym 4383 soc.cpu.cpu_state[4]
.sym 4389 UART_RX_SB_LUT4_I1_I0[3]
.sym 4390 soc.cpu.cpu_state[5]
.sym 4398 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[1]
.sym 4399 soc.cpu.mem_do_rinst_SB_LUT4_I2_O[0]
.sym 4401 soc.cpu.instr_sll_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_I3_1_O[1]
.sym 4409 soc.cpu.instr_jalr
.sym 4419 soc.cpu.is_slli_srli_srai
.sym 4420 soc.cpu.mem_do_rinst
.sym 4425 soc.cpu.pcpi_rs2[27]
.sym 4430 soc.cpu.pcpi_rs2[16]
.sym 4431 soc.cpu.pcpi_rs2[28]
.sym 4433 soc.cpu.cpu_state[2]
.sym 4434 soc.cpu.cpu_state_SB_DFF_Q_4_D[0]
.sym 4539 soc.cpu.is_sll_srl_sra_SB_LUT4_I0_O[1]
.sym 4540 soc.cpu.instr_sh_SB_LUT4_I1_1_O[0]
.sym 4541 soc.cpu.is_sll_srl_sra_SB_LUT4_I2_I3_SB_LUT4_O_I3[2]
.sym 4542 soc.cpu.is_sll_srl_sra_SB_LUT4_I0_O[2]
.sym 4543 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I2[2]
.sym 4544 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 4545 soc.cpu.is_sll_srl_sra_SB_LUT4_I2_I1[3]
.sym 4546 soc.cpu.mem_do_wdata_SB_DFFESS_Q_E
.sym 4566 soc.cpu.pcpi_rs1[31]
.sym 4603 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O[1]
.sym 4604 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 4607 soc.cpu.cpu_state_SB_DFF_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_1_I3[0]
.sym 4608 soc.cpu.pcpi_rs1[31]
.sym 4610 soc.cpu.cpu_state_SB_DFF_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_1_I3[0]
.sym 4613 soc.cpu.decoded_rs1_SB_DFFE_Q_1_D[2]
.sym 4615 soc.cpu.is_lb_lh_lw_lbu_lhu
.sym 4623 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I1[0]
.sym 4645 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_13_I0_SB_LUT4_O_2_I1[1]
.sym 4648 soc.cpu.mem_do_prefetch_SB_LUT4_I3_1_O[1]
.sym 4649 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I0_O[3]
.sym 4650 flash_io0_oe_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_LUT4_O_I2[0]
.sym 4651 soc.cpu.is_sll_srl_sra_SB_LUT4_I1_O[0]
.sym 4652 soc.cpu.instr_sll_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_I3_1_O[1]
.sym 4657 soc.cpu.instr_lw_SB_LUT4_I1_O[1]
.sym 4659 soc.cpu.pcpi_rs2[31]
.sym 4661 soc.cpu.is_sll_srl_sra_SB_LUT4_I1_O[0]
.sym 4670 $PACKER_VCC_NET
.sym 4767 soc.cpu.decoder_pseudo_trigger
.sym 4769 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_R
.sym 4771 soc.cpu.decoder_pseudo_trigger_SB_LUT4_I2_O[0]
.sym 4772 soc.cpu.is_sll_srl_sra_SB_LUT4_I0_O[0]
.sym 4773 soc.cpu.instr_sll_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_I3_1_O[1]
.sym 4792 soc.cpu.instr_waitirq_SB_LUT4_I2_O[3]
.sym 4811 soc.cpu.timer[16]
.sym 4814 soc.cpu.instr_sh_SB_LUT4_I1_1_O[0]
.sym 4830 soc.cpu.is_sll_srl_sra_SB_LUT4_I2_I1[3]
.sym 4831 soc.cpu.cpu_state[4]
.sym 4832 soc.cpu.instr_waitirq_SB_LUT4_I2_O[3]
.sym 4840 soc.cpu.cpu_state_SB_DFF_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_1_I3[0]
.sym 4841 soc.cpu.is_lb_lh_lw_lbu_lhu
.sym 4845 soc.cpu.instr_sh_SB_LUT4_I1_1_O[0]
.sym 4846 soc.cpu.is_sll_srl_sra
.sym 4854 soc.cpu.mem_do_wdata_SB_DFFESS_Q_E
.sym 4855 $PACKER_GND_NET
.sym 4858 soc.cpu.mem_do_wdata_SB_DFFESS_Q_E
.sym 4872 soc.cpu.cpu_state[2]
.sym 4875 soc.cpu.is_sll_srl_sra
.sym 4876 soc.cpu.instr_waitirq
.sym 4880 soc.cpu.decoder_pseudo_trigger_SB_LUT4_I2_O[0]
.sym 4881 soc.cpu.cpu_state[1]
.sym 4884 soc.cpu.instr_or_SB_LUT4_I2_O[2]
.sym 4887 soc.cpu.alu_out_q[22]
.sym 4991 display.second_timer_state[5]
.sym 4992 display.second_timer_state[4]
.sym 4994 display.second_timer_state[6]
.sym 4996 display.second_timer_state[7]
.sym 4998 display.second_timer_state_SB_LUT4_O_9_I3_SB_LUT4_I2_O[1]
.sym 5002 soc.cpu.decoded_imm[10]
.sym 5005 soc.cpu.pcpi_rs2[28]
.sym 5013 UART_RX_SB_LUT4_I1_I0[3]
.sym 5020 soc.cpu.instr_sll_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_I3_1_O[1]
.sym 5021 soc.cpu.instr_sll_SB_LUT4_I1_O_SB_LUT4_I0_O[1]
.sym 5023 soc.cpu.pcpi_rs2[24]
.sym 5041 soc.cpu.instr_sll_SB_LUT4_I1_O_SB_LUT4_I0_O[1]
.sym 5046 soc.cpu.decoder_pseudo_trigger_SB_LUT4_I2_O[0]
.sym 5050 soc.cpu.instr_sll_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_I3_1_O[1]
.sym 5054 UART_RX_SB_LUT4_I1_I0[3]
.sym 5059 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_R
.sym 5065 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_R
.sym 5066 soc.cpu.instr_lw_SB_LUT4_I1_1_O[2]
.sym 5082 soc.cpu.alu_out_SB_LUT4_O_5_I2_SB_LUT4_O_I3[1]
.sym 5083 UART_RX_SB_LUT4_I1_I0[3]
.sym 5085 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I3[0]
.sym 5086 soc.cpu.is_slli_srli_srai
.sym 5092 soc.cpu.is_slli_srli_srai
.sym 5093 soc.cpu.decoder_pseudo_trigger_SB_LUT4_I2_O[0]
.sym 5094 soc.cpu.instr_srl_SB_LUT4_I1_1_O[1]
.sym 5097 soc.cpu.is_slli_srli_srai
.sym 5098 soc.cpu.mem_do_rinst
.sym 5198 display.second_timer_state_SB_LUT4_O_14_I3
.sym 5199 display.second_timer_state_SB_LUT4_O_13_I3
.sym 5200 display.second_timer_state_SB_LUT4_O_12_I3
.sym 5201 display.second_timer_state_SB_LUT4_O_11_I3
.sym 5202 display.second_timer_state_SB_LUT4_O_10_I3
.sym 5203 display.second_timer_state_SB_LUT4_O_9_I3
.sym 5204 display.second_timer_state_SB_LUT4_O_8_I3
.sym 5256 soc.cpu.cpuregs_rs1[27]
.sym 5268 soc.cpu.latched_stalu
.sym 5405 display.second_timer_state[8]
.sym 5406 display.second_timer_state_SB_LUT4_O_7_I3
.sym 5407 display.second_timer_state[10]
.sym 5408 display.second_timer_state_SB_LUT4_O_6_I3
.sym 5409 display.second_timer_state_SB_LUT4_O_5_I3
.sym 5410 display.second_timer_state[13]
.sym 5411 display.second_timer_state[14]
.sym 5412 display.second_timer_state[15]
.sym 5453 display.second_timer_state[0]
.sym 5487 display.second_timer_state_SB_LUT4_O_9_I3_SB_LUT4_I2_O_SB_LUT4_I1_O
.sym 5500 $PACKER_VCC_NET
.sym 5502 soc.cpu.is_sll_srl_sra_SB_LUT4_I1_O[0]
.sym 5507 soc.cpu.is_sll_srl_sra_SB_LUT4_I1_O[0]
.sym 5511 soc.cpu.instr_sll_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_I3_1_O[1]
.sym 5614 display.second_timer_state_SB_LUT4_O_4_I3
.sym 5615 display.second_timer_state_SB_LUT4_O_3_I3
.sym 5616 display.second_timer_state_SB_LUT4_O_2_I3
.sym 5617 display.second_timer_state[19]
.sym 5618 display.second_timer_state_SB_LUT4_O_1_I3
.sym 5619 display.second_timer_state_SB_LUT4_O_I3
.sym 5620 display.second_timer_state[22]
.sym 5621 display.second_timer_state_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I3[0]
.sym 5624 soc.cpu.cpuregs_wrdata[23]
.sym 5643 soc.cpu.instr_lh_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 5680 display.second_timer_state_SB_LUT4_O_9_I3_SB_LUT4_I2_O_SB_LUT4_I1_O
.sym 5696 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 5708 soc.cpu.cpuregs.regs.1.0.0_RDATA_8[0]
.sym 5827 display.refresh_timer_state[1]
.sym 5828 display.refresh_timer_state[2]
.sym 5829 display.refresh_timer_state[3]
.sym 5830 display.refresh_timer_state[4]
.sym 5831 display.refresh_timer_state[5]
.sym 5832 display.refresh_timer_state[6]
.sym 5833 display.refresh_timer_state[7]
.sym 6053 display.refresh_timer_state_SB_LUT4_O_3_I3
.sym 6054 display.refresh_timer_state_SB_LUT4_O_2_I3
.sym 6055 display.refresh_timer_state_SB_LUT4_O_1_I3
.sym 6056 display.refresh_timer_state_SB_LUT4_O_I3
.sym 6057 display.refresh_timer_state[12]
.sym 6058 display.refresh_timer_state[13]
.sym 6059 display.refresh_timer_state[14]
.sym 6060 display.refresh_timer_state[15]
.sym 6118 soc.cpu.instr_lh_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O[2]
.sym 6132 display.refresh_timer_state[1]
.sym 6280 display.refresh_timer_state[16]
.sym 6281 display.refresh_timer_state[17]
.sym 6282 display.refresh_timer_state[18]
.sym 6283 display.refresh_timer_state[19]
.sym 6284 display.refresh_timer_state[20]
.sym 6285 display.refresh_timer_state[21]
.sym 6286 display.refresh_timer_state[22]
.sym 6287 display.refresh_timer_state[23]
.sym 6316 $PACKER_VCC_NET
.sym 6323 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 6544 display.refresh_tick_SB_DFFSR_C_Q_SB_LUT4_I2_O[0]
.sym 6572 display.refresh_timer_state_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O
.sym 6673 flash_clk_SB_LUT4_I1_O[0]
.sym 6674 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 6675 flash_io1_oe_SB_LUT4_I0_O_SB_LUT4_O_1_I3[2]
.sym 6676 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_CO_I1[1]
.sym 6677 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_CO_I1[2]
.sym 6678 flash_io0_oe_SB_LUT4_I1_O[0]
.sym 6679 soc.spimemio.xfer.flash_io3_di_SB_LUT4_I1_O_SB_LUT4_O_1_I3[2]
.sym 6680 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_CO_I1[3]
.sym 6696 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_21_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 6716 soc.memory.wen[1]
.sym 6717 flash_clk_SB_LUT4_I1_I2[3]
.sym 6718 soc.memory.rdata_1[14]
.sym 6720 flash_clk_SB_LUT4_I1_I2[3]
.sym 6721 soc.memory.wen[0]
.sym 6724 soc.memory.rdata_0[2]
.sym 6727 iomem_addr[16]
.sym 6728 soc.memory.rdata_0[6]
.sym 6729 soc.memory.rdata_0[13]
.sym 6731 soc.memory.rdata_0[14]
.sym 6732 soc.memory.rdata_0[0]
.sym 6734 soc.memory.rdata_1[1]
.sym 6736 soc.memory.rdata_1[6]
.sym 6737 soc.memory.rdata_1[13]
.sym 6738 soc.memory.rdata_0[5]
.sym 6740 soc.memory.rdata_1[0]
.sym 6742 soc.memory.rdata_1[5]
.sym 6744 soc.memory.rdata_1[2]
.sym 6746 soc.memory.rdata_0[1]
.sym 6748 soc.memory.rdata_1[13]
.sym 6749 iomem_addr[16]
.sym 6750 flash_clk_SB_LUT4_I1_I2[3]
.sym 6751 soc.memory.rdata_0[13]
.sym 6754 iomem_addr[16]
.sym 6755 soc.memory.rdata_1[0]
.sym 6756 soc.memory.rdata_0[0]
.sym 6757 flash_clk_SB_LUT4_I1_I2[3]
.sym 6760 soc.memory.rdata_1[2]
.sym 6761 iomem_addr[16]
.sym 6762 soc.memory.rdata_0[2]
.sym 6763 flash_clk_SB_LUT4_I1_I2[3]
.sym 6766 iomem_addr[16]
.sym 6767 soc.memory.rdata_0[14]
.sym 6768 soc.memory.rdata_1[14]
.sym 6769 flash_clk_SB_LUT4_I1_I2[3]
.sym 6773 soc.memory.wen[1]
.sym 6774 soc.memory.wen[0]
.sym 6778 soc.memory.rdata_1[6]
.sym 6779 flash_clk_SB_LUT4_I1_I2[3]
.sym 6780 iomem_addr[16]
.sym 6781 soc.memory.rdata_0[6]
.sym 6784 flash_clk_SB_LUT4_I1_I2[3]
.sym 6785 iomem_addr[16]
.sym 6786 soc.memory.rdata_1[5]
.sym 6787 soc.memory.rdata_0[5]
.sym 6790 iomem_addr[16]
.sym 6791 soc.memory.rdata_0[1]
.sym 6792 soc.memory.rdata_1[1]
.sym 6793 flash_clk_SB_LUT4_I1_I2[3]
.sym 6830 soc.cpu.instr_sll_SB_LUT4_I1_O_SB_LUT4_O_2_I3[2]
.sym 6831 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_26_I1_SB_LUT4_O_I2[3]
.sym 6832 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_CO_I1[4]
.sym 6835 flash_io3_oe_SB_LUT4_I0_O_SB_LUT4_O_1_I3[2]
.sym 6837 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_22_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 6838 soc.memory.wen[1]
.sym 6839 iomem_wdata[4]
.sym 6840 soc.memory.rdata_1[9]
.sym 6842 iomem_wdata[10]
.sym 6843 soc.spimemio.xfer.flash_io2_di_SB_LUT4_I1_O_SB_LUT4_O_2_I3[2]
.sym 6845 soc.memory.wen[0]
.sym 6846 soc.memory.rdata_1[15]
.sym 6847 iomem_wdata[3]
.sym 6848 iomem_wdata[12]
.sym 6854 soc.memory.rdata_0[15]
.sym 6856 soc.spimemio.rd_valid_SB_LUT4_I3_2_O_SB_LUT4_I2_O_SB_LUT4_I0_O[2]
.sym 6865 soc.memory.rdata_0[9]
.sym 6866 soc.memory.rdata_1[4]
.sym 6867 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_26_I1_SB_LUT4_O_I2[3]
.sym 6869 soc.cpu.mem_rdata_latched_SB_LUT4_O_2_I0_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1[2]
.sym 6871 flash_clk_SB_LUT4_I1_I2[3]
.sym 6875 soc.cpu.pcpi_rs1[4]
.sym 6876 flash_clk_SB_LUT4_I1_I2[3]
.sym 6881 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1[2]
.sym 6882 soc.cpu.mem_la_wdata[2]
.sym 6885 soc.cpu.mem_la_wdata[3]
.sym 6886 flash_io0_oe_SB_LUT4_I1_O[0]
.sym 6887 soc.cpu.pcpi_rs1[2]
.sym 6904 soc.memory.rdata_0[7]
.sym 6908 soc.cpu.pcpi_rs1[2]
.sym 6915 soc.memory.rdata_0[12]
.sym 6916 iomem_addr[16]
.sym 6917 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_26_I1_SB_LUT4_O_I2[1]
.sym 6920 soc.memory.rdata_1[7]
.sym 6923 soc.cpu.pcpi_rs1[5]
.sym 6927 soc.memory.rdata_1[12]
.sym 6929 soc.memory.rdata_0[11]
.sym 6930 flash_clk_SB_LUT4_I1_I2[3]
.sym 6931 soc.cpu.pcpi_rs1[4]
.sym 6933 soc.memory.rdata_1[11]
.sym 6935 soc.memory.rdata_1[12]
.sym 6936 iomem_addr[16]
.sym 6937 soc.memory.rdata_0[12]
.sym 6938 flash_clk_SB_LUT4_I1_I2[3]
.sym 6943 soc.cpu.pcpi_rs1[5]
.sym 6947 soc.cpu.pcpi_rs1[4]
.sym 6953 flash_clk_SB_LUT4_I1_I2[3]
.sym 6954 soc.memory.rdata_0[11]
.sym 6955 iomem_addr[16]
.sym 6956 soc.memory.rdata_1[11]
.sym 6959 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_26_I1_SB_LUT4_O_I2[1]
.sym 6965 iomem_addr[16]
.sym 6966 soc.memory.rdata_1[7]
.sym 6967 flash_clk_SB_LUT4_I1_I2[3]
.sym 6968 soc.memory.rdata_0[7]
.sym 6971 soc.cpu.pcpi_rs1[2]
.sym 7016 iomem_addr[15]
.sym 7021 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_26_I1_SB_LUT4_O_I2[3]
.sym 7024 iomem_addr[7]
.sym 7026 iomem_wdata[0]
.sym 7027 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 7028 iomem_addr[16]
.sym 7029 iomem_addr[14]
.sym 7033 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[22]
.sym 7041 soc.cpu.mem_la_wdata[2]
.sym 7049 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[6]
.sym 7050 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[5]
.sym 7051 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[4]
.sym 7052 soc.cpu.mem_la_wdata[2]
.sym 7053 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[7]
.sym 7055 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[2]
.sym 7059 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[3]
.sym 7061 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[0]
.sym 7062 soc.cpu.alu_out_SB_LUT4_O_26_I1[2]
.sym 7070 soc.cpu.alu_out_SB_LUT4_O_30_I2_SB_LUT4_O_I3[2]
.sym 7073 soc.cpu.mem_la_wdata[7]
.sym 7074 soc.cpu.mem_la_wdata[3]
.sym 7075 soc.cpu.mem_la_wdata[4]
.sym 7076 soc.cpu.mem_la_wdata[5]
.sym 7079 soc.cpu.mem_la_wdata[6]
.sym 7080 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[1]
.sym 7081 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3[0]
.sym 7083 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[0]
.sym 7084 soc.cpu.alu_out_SB_LUT4_O_26_I1[2]
.sym 7087 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3[1]
.sym 7089 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[1]
.sym 7090 soc.cpu.alu_out_SB_LUT4_O_30_I2_SB_LUT4_O_I3[2]
.sym 7093 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3[2]
.sym 7095 soc.cpu.mem_la_wdata[2]
.sym 7096 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[2]
.sym 7099 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3[3]
.sym 7101 soc.cpu.mem_la_wdata[3]
.sym 7102 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[3]
.sym 7105 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3[4]
.sym 7107 soc.cpu.mem_la_wdata[4]
.sym 7108 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[4]
.sym 7111 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3[5]
.sym 7113 soc.cpu.mem_la_wdata[5]
.sym 7114 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[5]
.sym 7117 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3[6]
.sym 7119 soc.cpu.mem_la_wdata[6]
.sym 7120 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[6]
.sym 7123 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3[7]
.sym 7125 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[7]
.sym 7126 soc.cpu.mem_la_wdata[7]
.sym 7166 soc.cpu.instr_bne
.sym 7169 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[3]
.sym 7170 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_4_I0_SB_LUT4_O_1_I3[0]
.sym 7173 soc.spimemio.xfer.flash_io0_di_SB_LUT4_I1_1_O_SB_LUT4_O_2_I3[2]
.sym 7176 iomem_addr[4]
.sym 7177 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[6]
.sym 7179 soc.cpu.cpu_state[4]
.sym 7180 soc.cpu.pcpi_rs2[18]
.sym 7181 soc.cpu.pcpi_rs2[18]
.sym 7182 soc.cpu.pcpi_rs2[20]
.sym 7183 soc.cpu.mem_la_wdata[7]
.sym 7184 soc.cpu.alu_out_SB_LUT4_O_10_I2_SB_LUT4_O_I3[2]
.sym 7185 soc.cpu.mem_la_wdata[4]
.sym 7186 soc.cpu.mem_la_wdata[5]
.sym 7187 iomem_addr[12]
.sym 7189 iomem_addr[13]
.sym 7191 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3[7]
.sym 7198 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[13]
.sym 7200 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[15]
.sym 7202 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[10]
.sym 7204 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[9]
.sym 7205 soc.cpu.alu_out_SB_LUT4_O_22_I2_SB_LUT4_O_I3[2]
.sym 7206 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[11]
.sym 7207 soc.cpu.alu_out_SB_LUT4_O_17_I2_SB_LUT4_O_I3[2]
.sym 7208 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[14]
.sym 7210 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[8]
.sym 7215 soc.cpu.alu_out_SB_LUT4_O_18_I2_SB_LUT4_O_I3[2]
.sym 7216 soc.cpu.mem_la_wdata_SB_LUT4_O_4_I3[1]
.sym 7217 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[12]
.sym 7218 soc.cpu.mem_la_wdata_SB_LUT4_O_3_I3[1]
.sym 7219 soc.cpu.alu_out_SB_LUT4_O_16_I2_SB_LUT4_O_I3[2]
.sym 7225 soc.cpu.mem_la_wdata_SB_LUT4_O_7_I3[1]
.sym 7226 soc.cpu.alu_out_SB_LUT4_O_21_I2_SB_LUT4_O_I3[2]
.sym 7228 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3[8]
.sym 7230 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[8]
.sym 7231 soc.cpu.mem_la_wdata_SB_LUT4_O_7_I3[1]
.sym 7234 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3[9]
.sym 7236 soc.cpu.alu_out_SB_LUT4_O_22_I2_SB_LUT4_O_I3[2]
.sym 7237 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[9]
.sym 7240 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3[10]
.sym 7242 soc.cpu.alu_out_SB_LUT4_O_21_I2_SB_LUT4_O_I3[2]
.sym 7243 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[10]
.sym 7246 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3[11]
.sym 7248 soc.cpu.mem_la_wdata_SB_LUT4_O_4_I3[1]
.sym 7249 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[11]
.sym 7252 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3[12]
.sym 7254 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[12]
.sym 7255 soc.cpu.mem_la_wdata_SB_LUT4_O_3_I3[1]
.sym 7258 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3[13]
.sym 7260 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[13]
.sym 7261 soc.cpu.alu_out_SB_LUT4_O_18_I2_SB_LUT4_O_I3[2]
.sym 7264 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3[14]
.sym 7266 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[14]
.sym 7267 soc.cpu.alu_out_SB_LUT4_O_17_I2_SB_LUT4_O_I3[2]
.sym 7270 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3[15]
.sym 7272 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[15]
.sym 7273 soc.cpu.alu_out_SB_LUT4_O_16_I2_SB_LUT4_O_I3[2]
.sym 7315 iomem_wdata[0]
.sym 7316 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[11]
.sym 7317 soc.cpu.alu_out_SB_LUT4_O_17_I2_SB_LUT4_O_I3[2]
.sym 7318 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[13]
.sym 7319 iomem_wdata[15]
.sym 7320 flash_io0_oe_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_LUT4_O_I2[0]
.sym 7321 soc.cpu.alu_out_SB_LUT4_O_30_I2_SB_LUT4_O_I3[1]
.sym 7322 iomem_wdata[13]
.sym 7324 soc.cpu.alu_out_SB_LUT4_O_26_I1[2]
.sym 7326 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_26_I1_SB_LUT4_O_I2[3]
.sym 7327 soc.cpu.pcpi_rs2[24]
.sym 7328 soc.cpu.mem_la_wdata_SB_LUT4_O_3_I3[1]
.sym 7329 soc.cpu.alu_out_SB_LUT4_O_16_I2_SB_LUT4_O_I3[2]
.sym 7330 soc.cpu.mem_la_wdata[6]
.sym 7331 soc.cpu.pcpi_rs2[30]
.sym 7332 soc.cpu.alu_out_SB_LUT4_O_16_I2_SB_LUT4_O_I3[2]
.sym 7333 soc.cpu.pcpi_rs2[24]
.sym 7334 soc.cpu.alu_out_SB_LUT4_O_5_I2_SB_LUT4_O_I3[2]
.sym 7335 soc.cpu.alu_out_SB_LUT4_O_30_I2_SB_LUT4_O_I3[2]
.sym 7336 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I1_SB_LUT4_O_1_I2[1]
.sym 7337 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[23]
.sym 7338 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3[15]
.sym 7343 soc.cpu.pcpi_rs2[23]
.sym 7344 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[23]
.sym 7345 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[18]
.sym 7347 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[19]
.sym 7349 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[20]
.sym 7350 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[16]
.sym 7351 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[22]
.sym 7353 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[21]
.sym 7356 soc.cpu.pcpi_rs2[16]
.sym 7362 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[17]
.sym 7364 soc.cpu.pcpi_rs2[18]
.sym 7365 soc.cpu.alu_out_SB_LUT4_O_29_I1[2]
.sym 7366 soc.cpu.pcpi_rs2[20]
.sym 7368 soc.cpu.alu_out_SB_LUT4_O_10_I2_SB_LUT4_O_I3[2]
.sym 7369 soc.cpu.alu_out_SB_LUT4_O_12_I2_SB_LUT4_O_I3[2]
.sym 7374 soc.cpu.alu_out_SB_LUT4_O_14_I2_SB_LUT4_O_I3[2]
.sym 7375 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3[16]
.sym 7377 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[16]
.sym 7378 soc.cpu.pcpi_rs2[16]
.sym 7381 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3[17]
.sym 7383 soc.cpu.alu_out_SB_LUT4_O_14_I2_SB_LUT4_O_I3[2]
.sym 7384 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[17]
.sym 7387 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3[18]
.sym 7389 soc.cpu.pcpi_rs2[18]
.sym 7390 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[18]
.sym 7393 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3[19]
.sym 7395 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[19]
.sym 7396 soc.cpu.alu_out_SB_LUT4_O_12_I2_SB_LUT4_O_I3[2]
.sym 7399 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3[20]
.sym 7401 soc.cpu.pcpi_rs2[20]
.sym 7402 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[20]
.sym 7405 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3[21]
.sym 7407 soc.cpu.alu_out_SB_LUT4_O_10_I2_SB_LUT4_O_I3[2]
.sym 7408 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[21]
.sym 7411 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3[22]
.sym 7413 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[22]
.sym 7414 soc.cpu.alu_out_SB_LUT4_O_29_I1[2]
.sym 7417 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3[23]
.sym 7419 soc.cpu.pcpi_rs2[23]
.sym 7420 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[23]
.sym 7456 soc.cpu.instr_bgeu_SB_LUT4_I1_O_SB_LUT4_O_I1[30]
.sym 7459 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[8]
.sym 7461 soc.cpu.pcpi_rs1[5]
.sym 7463 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[18]
.sym 7464 iomem_addr[9]
.sym 7466 iomem_addr[9]
.sym 7472 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_4_I0_SB_LUT4_O_1_I3[0]
.sym 7473 soc.cpu.mem_la_wdata[3]
.sym 7474 soc.cpu.pcpi_rs1[2]
.sym 7475 soc.cpu.alu_out_SB_LUT4_O_29_I1[2]
.sym 7476 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_26_I1_SB_LUT4_O_I2[1]
.sym 7477 soc.cpu.alu_out_SB_LUT4_O_14_I2_SB_LUT4_O_I3[2]
.sym 7478 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_9_I2_SB_LUT4_O_I2[0]
.sym 7479 soc.cpu.alu_out_SB_LUT4_O_5_I2_SB_LUT4_O_I3[1]
.sym 7480 soc.cpu.alu_out_SB_LUT4_O_30_I2_SB_LUT4_O_I3[1]
.sym 7482 soc.cpu.alu_out_SB_LUT4_O_29_I1[2]
.sym 7483 soc.cpu.mem_la_wdata[2]
.sym 7484 soc.cpu.alu_out_SB_LUT4_O_14_I2_SB_LUT4_O_I3[2]
.sym 7485 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3[23]
.sym 7494 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[28]
.sym 7495 soc.cpu.pcpi_rs2[28]
.sym 7496 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[26]
.sym 7497 soc.cpu.pcpi_rs2[29]
.sym 7499 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[31]
.sym 7500 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[30]
.sym 7503 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[27]
.sym 7504 soc.cpu.pcpi_rs2[27]
.sym 7505 soc.cpu.pcpi_rs2[25]
.sym 7507 soc.cpu.pcpi_rs2[31]
.sym 7511 soc.cpu.pcpi_rs2[24]
.sym 7512 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[29]
.sym 7513 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[25]
.sym 7515 soc.cpu.pcpi_rs2[30]
.sym 7517 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[24]
.sym 7518 soc.cpu.alu_out_SB_LUT4_O_5_I2_SB_LUT4_O_I3[2]
.sym 7522 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3[24]
.sym 7524 soc.cpu.pcpi_rs2[24]
.sym 7525 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[24]
.sym 7528 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3[25]
.sym 7530 soc.cpu.pcpi_rs2[25]
.sym 7531 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[25]
.sym 7534 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3[26]
.sym 7536 soc.cpu.alu_out_SB_LUT4_O_5_I2_SB_LUT4_O_I3[2]
.sym 7537 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[26]
.sym 7540 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3[27]
.sym 7542 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[27]
.sym 7543 soc.cpu.pcpi_rs2[27]
.sym 7546 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3[28]
.sym 7548 soc.cpu.pcpi_rs2[28]
.sym 7549 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[28]
.sym 7552 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3[29]
.sym 7554 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[29]
.sym 7555 soc.cpu.pcpi_rs2[29]
.sym 7558 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3[30]
.sym 7560 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[30]
.sym 7561 soc.cpu.pcpi_rs2[30]
.sym 7564 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3[31]
.sym 7566 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[31]
.sym 7567 soc.cpu.pcpi_rs2[31]
.sym 7596 soc.cpu.instr_bgeu_SB_LUT4_I1_O_SB_LUT4_O_I3[31]
.sym 7597 soc.cpu.instr_bgeu_SB_LUT4_I1_O_SB_LUT4_O_I1[31]
.sym 7598 soc.cpu.instr_bgeu_SB_LUT4_I1_O[2]
.sym 7599 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[24]
.sym 7600 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[22]
.sym 7601 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[23]
.sym 7602 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[29]
.sym 7603 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[25]
.sym 7608 iomem_addr[14]
.sym 7609 soc.cpu.alu_out_SB_LUT4_O_18_I2_SB_LUT4_O_I3[1]
.sym 7610 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[16]
.sym 7611 iomem_addr[7]
.sym 7612 soc.cpu.alu_out_SB_LUT4_O_21_I2_SB_LUT4_O_I3[1]
.sym 7613 iomem_addr[16]
.sym 7614 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_20_I0[3]
.sym 7617 soc.cpu.pcpi_rs2[29]
.sym 7618 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_26_I1_SB_LUT4_O_I2[1]
.sym 7619 soc.cpu.alu_out_SB_LUT4_O_17_I2_SB_LUT4_O_I3[1]
.sym 7620 soc.cpu.alu_out_SB_LUT4_O_22_I2_SB_LUT4_O_I3[2]
.sym 7621 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[22]
.sym 7623 soc.cpu.pcpi_rs1[8]
.sym 7625 soc.cpu.is_compare_SB_LUT4_I0_O[3]
.sym 7628 soc.cpu.is_slti_blt_slt_SB_LUT4_I1_O[2]
.sym 7629 soc.cpu.pcpi_rs1[31]
.sym 7630 soc.cpu.is_slti_blt_slt_SB_LUT4_I1_O[3]
.sym 7631 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_4_I0_SB_LUT4_O_1_I3[0]
.sym 7632 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3[31]
.sym 7641 soc.cpu.instr_bgeu
.sym 7643 soc.cpu.is_sltiu_bltu_sltu
.sym 7649 soc.cpu.alu_out_SB_LUT4_O_22_I2_SB_LUT4_O_I3[2]
.sym 7650 soc.cpu.pcpi_rs1[30]
.sym 7653 soc.cpu.pcpi_rs1[31]
.sym 7657 soc.cpu.mem_la_wdata_SB_LUT4_O_4_I3[1]
.sym 7661 soc.cpu.instr_bne
.sym 7662 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_9_I2_SB_LUT4_O_I2[0]
.sym 7663 soc.cpu.alu_out_SB_LUT4_O_5_I2_SB_LUT4_O_I3[1]
.sym 7667 soc.cpu.alu_out_SB_LUT4_O_16_I2_SB_LUT4_O_I3[2]
.sym 7670 soc.cpu.instr_bgeu
.sym 7671 soc.cpu.instr_bne
.sym 7672 soc.cpu.is_sltiu_bltu_sltu
.sym 7673 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3[31]
.sym 7679 soc.cpu.pcpi_rs1[31]
.sym 7682 soc.cpu.pcpi_rs1[30]
.sym 7689 soc.cpu.mem_la_wdata_SB_LUT4_O_4_I3[1]
.sym 7694 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_9_I2_SB_LUT4_O_I2[0]
.sym 7702 soc.cpu.alu_out_SB_LUT4_O_22_I2_SB_LUT4_O_I3[2]
.sym 7709 soc.cpu.alu_out_SB_LUT4_O_5_I2_SB_LUT4_O_I3[1]
.sym 7714 soc.cpu.alu_out_SB_LUT4_O_16_I2_SB_LUT4_O_I3[2]
.sym 7744 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[1]
.sym 7745 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[2]
.sym 7746 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[3]
.sym 7747 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[4]
.sym 7748 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[5]
.sym 7749 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[6]
.sym 7750 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[7]
.sym 7754 soc.cpu.reg_next_pc[0]
.sym 7755 soc.cpu.count_cycle[0]
.sym 7756 soc.cpu.reg_next_pc[0]
.sym 7760 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_25_I0_SB_LUT4_O_2_I1[1]
.sym 7761 soc.cpu.irq_mask[1]
.sym 7762 soc.cpu.pcpi_rs1[12]
.sym 7765 soc.cpu.pcpi_rs1[8]
.sym 7767 soc.cpu.cpu_state[4]
.sym 7768 soc.cpu.pcpi_rs2[18]
.sym 7769 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D[0]
.sym 7770 soc.cpu.pcpi_rs2[20]
.sym 7771 soc.cpu.alu_out_SB_LUT4_O_22_I2_SB_LUT4_O_I3[1]
.sym 7772 soc.cpu.alu_out_SB_LUT4_O_10_I2_SB_LUT4_O_I3[2]
.sym 7773 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D[0]
.sym 7774 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[9]
.sym 7775 soc.cpu.mem_la_wdata[7]
.sym 7776 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I0_O[0]
.sym 7777 soc.cpu.mem_la_wdata[4]
.sym 7778 soc.cpu.mem_la_wdata[5]
.sym 7787 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[3]
.sym 7801 soc.cpu.mem_la_wdata[3]
.sym 7802 soc.cpu.mem_la_wdata[5]
.sym 7803 soc.cpu.mem_la_wdata[4]
.sym 7806 soc.cpu.mem_la_wdata[2]
.sym 7807 soc.cpu.mem_la_wdata[6]
.sym 7808 soc.cpu.alu_out_SB_LUT4_O_26_I1[2]
.sym 7809 soc.cpu.is_compare_SB_LUT4_I0_O[3]
.sym 7811 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[3]
.sym 7812 soc.cpu.instr_sub
.sym 7815 soc.cpu.alu_out_SB_LUT4_O_30_I2_SB_LUT4_O_I3[2]
.sym 7818 soc.cpu.mem_la_wdata[4]
.sym 7825 soc.cpu.mem_la_wdata[6]
.sym 7831 soc.cpu.mem_la_wdata[2]
.sym 7835 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[3]
.sym 7836 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[3]
.sym 7837 soc.cpu.instr_sub
.sym 7838 soc.cpu.is_compare_SB_LUT4_I0_O[3]
.sym 7842 soc.cpu.mem_la_wdata[3]
.sym 7848 soc.cpu.mem_la_wdata[5]
.sym 7856 soc.cpu.alu_out_SB_LUT4_O_26_I1[2]
.sym 7860 soc.cpu.alu_out_SB_LUT4_O_30_I2_SB_LUT4_O_I3[2]
.sym 7890 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[8]
.sym 7891 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[9]
.sym 7892 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[10]
.sym 7893 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[11]
.sym 7894 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[12]
.sym 7895 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[13]
.sym 7896 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[14]
.sym 7897 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[15]
.sym 7901 $PACKER_GND_NET
.sym 7902 soc.cpu.alu_out_q[6]
.sym 7905 soc.cpu.alu_out_SB_LUT4_O_17_I2_SB_LUT4_O_I3[2]
.sym 7908 soc.cpu.alu_out_SB_LUT4_O_22_I2_SB_LUT4_O_I3[2]
.sym 7909 flash_io0_oe_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_LUT4_O_I2[0]
.sym 7910 soc.cpu.alu_out_SB_LUT4_O_28_I2[2]
.sym 7911 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[5]
.sym 7913 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I0_O[0]
.sym 7914 soc.cpu.alu_out_SB_LUT4_O_5_I2_SB_LUT4_O_I3[2]
.sym 7915 soc.cpu.pcpi_rs1[12]
.sym 7916 soc.cpu.mem_la_wdata_SB_LUT4_O_3_I3[1]
.sym 7917 soc.cpu.mem_la_wdata[6]
.sym 7918 soc.cpu.cpu_state[4]
.sym 7919 soc.cpu.pcpi_rs2[30]
.sym 7920 soc.cpu.pcpi_rs2[23]
.sym 7921 soc.cpu.pcpi_rs2[24]
.sym 7922 soc.cpu.instr_sub
.sym 7923 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D[0]
.sym 7924 soc.cpu.alu_out_SB_LUT4_O_16_I2_SB_LUT4_O_I3[2]
.sym 7925 soc.cpu.alu_out_SB_LUT4_O_30_I2_SB_LUT4_O_I3[2]
.sym 7931 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[4]
.sym 7932 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[6]
.sym 7935 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[3]
.sym 7937 soc.cpu.pcpi_rs1[2]
.sym 7938 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[1]
.sym 7939 soc.cpu.pcpi_rs1[5]
.sym 7941 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[2]
.sym 7943 soc.cpu.pcpi_rs1[3]
.sym 7944 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[5]
.sym 7945 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[0]
.sym 7946 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_26_I1_SB_LUT4_O_I2[1]
.sym 7949 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_4_I0_SB_LUT4_O_1_I3[0]
.sym 7951 soc.cpu.alu_out_SB_LUT4_O_30_I2_SB_LUT4_O_I3[1]
.sym 7959 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[7]
.sym 7960 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I0_O[0]
.sym 7961 soc.cpu.pcpi_rs1[4]
.sym 7963 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[1]
.sym 7965 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[0]
.sym 7966 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I0_O[0]
.sym 7969 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[2]
.sym 7971 soc.cpu.alu_out_SB_LUT4_O_30_I2_SB_LUT4_O_I3[1]
.sym 7972 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[1]
.sym 7973 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[1]
.sym 7975 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[3]
.sym 7977 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[2]
.sym 7978 soc.cpu.pcpi_rs1[2]
.sym 7979 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[2]
.sym 7981 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[4]
.sym 7983 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[3]
.sym 7984 soc.cpu.pcpi_rs1[3]
.sym 7985 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[3]
.sym 7987 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[5]
.sym 7989 soc.cpu.pcpi_rs1[4]
.sym 7990 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[4]
.sym 7991 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[4]
.sym 7993 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[6]
.sym 7995 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[5]
.sym 7996 soc.cpu.pcpi_rs1[5]
.sym 7997 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[5]
.sym 7999 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[7]
.sym 8001 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[6]
.sym 8002 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_4_I0_SB_LUT4_O_1_I3[0]
.sym 8003 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[6]
.sym 8005 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[8]
.sym 8007 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_26_I1_SB_LUT4_O_I2[1]
.sym 8008 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[7]
.sym 8009 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[7]
.sym 8037 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[16]
.sym 8038 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[17]
.sym 8039 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[18]
.sym 8040 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[19]
.sym 8041 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[20]
.sym 8042 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[21]
.sym 8043 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[22]
.sym 8044 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[23]
.sym 8045 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[4]
.sym 8046 soc.cpu.cpu_state[2]
.sym 8047 soc.cpu.cpu_state[2]
.sym 8049 iomem_addr[3]
.sym 8051 soc.cpu.alu_out_SB_LUT4_O_21_I2_SB_LUT4_O_I3[2]
.sym 8053 soc.cpu.alu_out_SB_LUT4_O_17_I2_SB_LUT4_O_I3[2]
.sym 8054 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[11]
.sym 8055 iomem_addr[11]
.sym 8057 iomem_addr[6]
.sym 8058 iomem_addr[11]
.sym 8059 soc.cpu.alu_out_SB_LUT4_O_17_I2_SB_LUT4_O_I3[1]
.sym 8060 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[14]
.sym 8061 soc.cpu.instr_sh_SB_LUT4_I1_O[1]
.sym 8062 soc.cpu.alu_out_SB_LUT4_O_29_I1[2]
.sym 8064 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[17]
.sym 8065 soc.cpu.alu_out_SB_LUT4_O_14_I2_SB_LUT4_O_I3[2]
.sym 8066 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_9_I2_SB_LUT4_O_I2[0]
.sym 8067 soc.cpu.alu_out_SB_LUT4_O_5_I2_SB_LUT4_O_I3[1]
.sym 8068 soc.cpu.alu_out_SB_LUT4_O_1_I1[1]
.sym 8070 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[16]
.sym 8072 soc.cpu.alu_out_SB_LUT4_O_14_I2_SB_LUT4_O_I3[2]
.sym 8073 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[8]
.sym 8078 soc.cpu.alu_out_SB_LUT4_O_21_I2_SB_LUT4_O_I3[1]
.sym 8079 soc.cpu.alu_out_SB_LUT4_O_17_I2_SB_LUT4_O_I3[1]
.sym 8080 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[14]
.sym 8081 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[11]
.sym 8083 soc.cpu.alu_out_SB_LUT4_O_16_I2_SB_LUT4_O_I3[1]
.sym 8084 soc.cpu.pcpi_rs1[12]
.sym 8085 soc.cpu.pcpi_rs1[8]
.sym 8086 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[13]
.sym 8087 soc.cpu.pcpi_rs1[11]
.sym 8088 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[12]
.sym 8089 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[15]
.sym 8090 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[10]
.sym 8091 soc.cpu.alu_out_SB_LUT4_O_22_I2_SB_LUT4_O_I3[1]
.sym 8092 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[9]
.sym 8093 soc.cpu.alu_out_SB_LUT4_O_18_I2_SB_LUT4_O_I3[1]
.sym 8100 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[8]
.sym 8110 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[9]
.sym 8112 soc.cpu.pcpi_rs1[8]
.sym 8113 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[8]
.sym 8114 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[8]
.sym 8116 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[10]
.sym 8118 soc.cpu.alu_out_SB_LUT4_O_22_I2_SB_LUT4_O_I3[1]
.sym 8119 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[9]
.sym 8120 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[9]
.sym 8122 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[11]
.sym 8124 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[10]
.sym 8125 soc.cpu.alu_out_SB_LUT4_O_21_I2_SB_LUT4_O_I3[1]
.sym 8126 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[10]
.sym 8128 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[12]
.sym 8130 soc.cpu.pcpi_rs1[11]
.sym 8131 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[11]
.sym 8132 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[11]
.sym 8134 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[13]
.sym 8136 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[12]
.sym 8137 soc.cpu.pcpi_rs1[12]
.sym 8138 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[12]
.sym 8140 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[14]
.sym 8142 soc.cpu.alu_out_SB_LUT4_O_18_I2_SB_LUT4_O_I3[1]
.sym 8143 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[13]
.sym 8144 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[13]
.sym 8146 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[15]
.sym 8148 soc.cpu.alu_out_SB_LUT4_O_17_I2_SB_LUT4_O_I3[1]
.sym 8149 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[14]
.sym 8150 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[14]
.sym 8152 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[16]
.sym 8154 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[15]
.sym 8155 soc.cpu.alu_out_SB_LUT4_O_16_I2_SB_LUT4_O_I3[1]
.sym 8156 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[15]
.sym 8184 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[24]
.sym 8185 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[25]
.sym 8186 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[26]
.sym 8187 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[27]
.sym 8188 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[28]
.sym 8189 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[29]
.sym 8190 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[30]
.sym 8191 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[31]
.sym 8196 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[8]
.sym 8197 soc.cpu.pcpi_rs1[11]
.sym 8198 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[14]
.sym 8200 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[12]
.sym 8202 soc.cpu.pcpi_rs2[29]
.sym 8203 soc.cpu.alu_out_SB_LUT4_O_16_I2_SB_LUT4_O_I3[1]
.sym 8204 iomem_addr[12]
.sym 8206 soc.cpu.pcpi_rs1[18]
.sym 8207 soc.cpu.cpu_state[2]
.sym 8208 soc.cpu.is_compare_SB_LUT4_I0_O[3]
.sym 8209 soc.cpu.pcpi_rs1[31]
.sym 8210 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[19]
.sym 8211 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[12]
.sym 8212 soc.cpu.alu_out_SB_LUT4_O_22_I2_SB_LUT4_O_I3[2]
.sym 8213 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[12]
.sym 8214 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[21]
.sym 8215 soc.cpu.is_slti_blt_slt_SB_LUT4_I1_O[3]
.sym 8216 soc.cpu.is_slti_blt_slt_SB_LUT4_I1_O[2]
.sym 8217 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[26]
.sym 8218 soc.cpu.alu_out_SB_LUT4_O_I2[2]
.sym 8219 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I1_SB_LUT4_O_1_I2[1]
.sym 8220 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[16]
.sym 8225 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[23]
.sym 8226 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I1_SB_LUT4_O_1_I2[1]
.sym 8227 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[20]
.sym 8229 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[18]
.sym 8230 soc.cpu.alu_out_SB_LUT4_O_29_I1[1]
.sym 8233 soc.cpu.pcpi_rs1[20]
.sym 8234 soc.cpu.alu_out_SB_LUT4_O_10_I2_SB_LUT4_O_I3[1]
.sym 8239 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[21]
.sym 8242 soc.cpu.pcpi_rs1[23]
.sym 8243 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[16]
.sym 8244 soc.cpu.alu_out_SB_LUT4_O_12_I2_SB_LUT4_O_I3[1]
.sym 8245 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[22]
.sym 8246 soc.cpu.pcpi_rs1[18]
.sym 8248 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[17]
.sym 8250 soc.cpu.alu_out_SB_LUT4_O_14_I2_SB_LUT4_O_I3[1]
.sym 8256 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[19]
.sym 8257 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[17]
.sym 8259 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I1_SB_LUT4_O_1_I2[1]
.sym 8260 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[16]
.sym 8261 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[16]
.sym 8263 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[18]
.sym 8265 soc.cpu.alu_out_SB_LUT4_O_14_I2_SB_LUT4_O_I3[1]
.sym 8266 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[17]
.sym 8267 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[17]
.sym 8269 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[19]
.sym 8271 soc.cpu.pcpi_rs1[18]
.sym 8272 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[18]
.sym 8273 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[18]
.sym 8275 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[20]
.sym 8277 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[19]
.sym 8278 soc.cpu.alu_out_SB_LUT4_O_12_I2_SB_LUT4_O_I3[1]
.sym 8279 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[19]
.sym 8281 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[21]
.sym 8283 soc.cpu.pcpi_rs1[20]
.sym 8284 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[20]
.sym 8285 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[20]
.sym 8287 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[22]
.sym 8289 soc.cpu.alu_out_SB_LUT4_O_10_I2_SB_LUT4_O_I3[1]
.sym 8290 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[21]
.sym 8291 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[21]
.sym 8293 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[23]
.sym 8295 soc.cpu.alu_out_SB_LUT4_O_29_I1[1]
.sym 8296 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[22]
.sym 8297 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[22]
.sym 8299 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[24]
.sym 8301 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[23]
.sym 8302 soc.cpu.pcpi_rs1[23]
.sym 8303 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[23]
.sym 8331 soc.cpu.alu_out_SB_LUT4_O_9_I1[0]
.sym 8332 soc.cpu.alu_out_SB_LUT4_O_14_I2[0]
.sym 8333 soc.cpu.alu_out_SB_LUT4_O_5_I2[0]
.sym 8334 soc.cpu.alu_out_SB_LUT4_O_I2[2]
.sym 8335 soc.cpu.alu_out_SB_LUT4_O_4_I2[2]
.sym 8336 soc.cpu.alu_out_SB_LUT4_O_10_I2[0]
.sym 8337 soc.cpu.alu_out_SB_LUT4_O_15_I1[0]
.sym 8338 soc.cpu.alu_out_SB_LUT4_O_3_I2[2]
.sym 8343 soc.cpu.is_sll_srl_sra_SB_LUT4_I1_O_SB_LUT4_I1_I0_SB_LUT4_I2_O[2]
.sym 8344 soc.cpu.mem_la_wdata_SB_LUT4_O_7_I3[1]
.sym 8345 iomem_addr[2]
.sym 8347 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[20]
.sym 8349 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[27]
.sym 8350 soc.cpu.pcpi_rs2[28]
.sym 8351 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[21]
.sym 8353 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[23]
.sym 8354 soc.cpu.alu_out_SB_LUT4_O_10_I2_SB_LUT4_O_I3[1]
.sym 8355 soc.cpu.mem_la_wdata[7]
.sym 8357 soc.cpu.cpu_state[2]
.sym 8358 soc.cpu.mem_la_wdata[5]
.sym 8359 soc.cpu.cpu_state[4]
.sym 8360 soc.cpu.alu_out_SB_LUT4_O_14_I2_SB_LUT4_O_I3[1]
.sym 8361 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D[0]
.sym 8362 soc.cpu.pcpi_rs2[29]
.sym 8363 soc.cpu.pcpi_rs2[18]
.sym 8364 soc.cpu.alu_out_SB_LUT4_O_10_I2_SB_LUT4_O_I3[2]
.sym 8365 soc.cpu.pcpi_rs2[20]
.sym 8367 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[24]
.sym 8373 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[30]
.sym 8374 soc.cpu.pcpi_rs2[31]
.sym 8375 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_11_I1_SB_LUT4_O_1_I2[1]
.sym 8377 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I2_SB_LUT4_O_I2[0]
.sym 8378 soc.cpu.alu_out_SB_LUT4_O_5_I2_SB_LUT4_O_I3[1]
.sym 8379 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_9_I2_SB_LUT4_O_I2[0]
.sym 8380 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[29]
.sym 8383 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[24]
.sym 8384 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[27]
.sym 8385 soc.cpu.pcpi_rs1[30]
.sym 8387 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[28]
.sym 8390 soc.cpu.pcpi_rs1[27]
.sym 8392 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[25]
.sym 8393 soc.cpu.pcpi_rs1[31]
.sym 8394 soc.cpu.pcpi_rs1[29]
.sym 8398 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[26]
.sym 8404 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[25]
.sym 8406 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I2_SB_LUT4_O_I2[0]
.sym 8407 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[24]
.sym 8408 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[24]
.sym 8410 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[26]
.sym 8412 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[25]
.sym 8413 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_11_I1_SB_LUT4_O_1_I2[1]
.sym 8414 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[25]
.sym 8416 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[27]
.sym 8418 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[26]
.sym 8419 soc.cpu.alu_out_SB_LUT4_O_5_I2_SB_LUT4_O_I3[1]
.sym 8420 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[26]
.sym 8422 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[28]
.sym 8424 soc.cpu.pcpi_rs1[27]
.sym 8425 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[27]
.sym 8426 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[27]
.sym 8428 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[29]
.sym 8430 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_9_I2_SB_LUT4_O_I2[0]
.sym 8431 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[28]
.sym 8432 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[28]
.sym 8434 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[30]
.sym 8436 soc.cpu.pcpi_rs1[29]
.sym 8437 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[29]
.sym 8438 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[29]
.sym 8440 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[31]
.sym 8442 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[30]
.sym 8443 soc.cpu.pcpi_rs1[30]
.sym 8444 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[30]
.sym 8448 soc.cpu.pcpi_rs2[31]
.sym 8449 soc.cpu.pcpi_rs1[31]
.sym 8450 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[31]
.sym 8478 soc.cpu.alu_out_SB_LUT4_O_9_I1[2]
.sym 8479 soc.cpu.alu_out_SB_LUT4_O_9_I1[1]
.sym 8480 soc.cpu.is_slti_blt_slt_SB_LUT4_I1_O[0]
.sym 8481 soc.cpu.instr_bgeu_SB_LUT4_I1_O[3]
.sym 8482 soc.cpu.alu_out_SB_LUT4_O_31_I2[1]
.sym 8483 soc.cpu.alu_out_SB_LUT4_O_19_I2[2]
.sym 8484 soc.cpu.alu_out_q[22]
.sym 8485 soc.cpu.alu_out_SB_LUT4_O_7_I2[2]
.sym 8487 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_21_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 8492 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[29]
.sym 8494 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[25]
.sym 8495 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_11_I1_SB_LUT4_O_1_I2[1]
.sym 8496 soc.cpu.instr_or_SB_LUT4_I2_O[2]
.sym 8500 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[29]
.sym 8502 soc.cpu.is_sll_srl_sra_SB_LUT4_I1_O_SB_LUT4_I1_I0_SB_LUT4_I2_O[2]
.sym 8503 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D[0]
.sym 8504 soc.cpu.pcpi_rs2[24]
.sym 8505 soc.cpu.mem_la_wdata[6]
.sym 8506 soc.cpu.alu_out_SB_LUT4_O_5_I2_SB_LUT4_O_I3[2]
.sym 8507 soc.cpu.pcpi_rs2[30]
.sym 8508 soc.cpu.mem_la_wdata_SB_LUT4_O_3_I3[1]
.sym 8509 soc.cpu.instr_sub
.sym 8510 soc.cpu.cpu_state[4]
.sym 8511 soc.cpu.pcpi_rs1[12]
.sym 8512 soc.cpu.pcpi_rs2[23]
.sym 8513 soc.cpu.instr_sra_SB_LUT4_I0_O[0]
.sym 8522 soc.cpu.pcpi_rs2[24]
.sym 8523 soc.cpu.pcpi_rs2[30]
.sym 8525 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[19]
.sym 8528 soc.cpu.pcpi_rs2[28]
.sym 8530 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[19]
.sym 8531 soc.cpu.is_compare_SB_LUT4_I0_O[3]
.sym 8533 soc.cpu.instr_sub
.sym 8537 soc.cpu.pcpi_rs2[16]
.sym 8538 soc.cpu.pcpi_rs2[27]
.sym 8539 soc.cpu.mem_la_wdata[7]
.sym 8540 soc.cpu.alu_out_SB_LUT4_O_29_I1[2]
.sym 8552 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[19]
.sym 8553 soc.cpu.is_compare_SB_LUT4_I0_O[3]
.sym 8554 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[19]
.sym 8555 soc.cpu.instr_sub
.sym 8561 soc.cpu.pcpi_rs2[30]
.sym 8567 soc.cpu.alu_out_SB_LUT4_O_29_I1[2]
.sym 8570 soc.cpu.pcpi_rs2[24]
.sym 8577 soc.cpu.pcpi_rs2[27]
.sym 8583 soc.cpu.pcpi_rs2[16]
.sym 8590 soc.cpu.mem_la_wdata[7]
.sym 8595 soc.cpu.pcpi_rs2[28]
.sym 8625 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_12_I0[0]
.sym 8626 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_12_I0[1]
.sym 8627 soc.cpu.alu_out_SB_LUT4_O_14_I2_SB_LUT4_O_I3[1]
.sym 8628 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_11_I0[1]
.sym 8631 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_11_I0[0]
.sym 8632 soc.cpu.pcpi_rs1[18]
.sym 8634 flash_io3_oe_SB_LUT4_I0_O_SB_LUT4_O_1_I3[2]
.sym 8638 soc.cpu.alu_out_q[22]
.sym 8639 soc.cpu.alu_out_q[21]
.sym 8641 soc.cpu.instr_or_SB_LUT4_I2_O[2]
.sym 8643 soc.cpu.is_compare_SB_LUT4_I0_O[3]
.sym 8646 iomem_addr[5]
.sym 8650 soc.cpu.alu_out_SB_LUT4_O_29_I1[2]
.sym 8651 soc.cpu.alu_out_SB_LUT4_O_29_I1[2]
.sym 8652 soc.cpu.alu_out_SB_LUT4_O_14_I2_SB_LUT4_O_I3[2]
.sym 8653 soc.cpu.alu_out_SB_LUT4_O_31_I2[1]
.sym 8654 soc.cpu.alu_out_SB_LUT4_O_5_I2_SB_LUT4_O_I3[1]
.sym 8655 soc.cpu.alu_out_SB_LUT4_O_19_I2[2]
.sym 8656 soc.cpu.instr_bgeu_SB_LUT4_I1_O[1]
.sym 8657 soc.cpu.instr_or_SB_LUT4_I2_O[3]
.sym 8658 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_9_I2_SB_LUT4_O_I2[0]
.sym 8659 soc.cpu.alu_out_SB_LUT4_O_7_I2[2]
.sym 8660 soc.cpu.instr_sh_SB_LUT4_I1_O[1]
.sym 8670 soc.cpu.mem_la_wdata_SB_LUT4_O_7_I3[1]
.sym 8677 soc.cpu.pcpi_rs2[25]
.sym 8690 soc.cpu.alu_out_SB_LUT4_O_5_I2_SB_LUT4_O_I3[2]
.sym 8693 soc.cpu.alu_out_SB_LUT4_O_12_I2_SB_LUT4_O_I3[2]
.sym 8707 soc.cpu.alu_out_SB_LUT4_O_5_I2_SB_LUT4_O_I3[2]
.sym 8713 soc.cpu.pcpi_rs2[25]
.sym 8720 soc.cpu.mem_la_wdata_SB_LUT4_O_7_I3[1]
.sym 8730 soc.cpu.alu_out_SB_LUT4_O_12_I2_SB_LUT4_O_I3[2]
.sym 8772 soc.cpu.pcpi_rs1[23]
.sym 8773 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I1_SB_LUT4_O_1_I2[1]
.sym 8774 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_13_I0[0]
.sym 8775 soc.cpu.alu_out_SB_LUT4_O_19_I2[1]
.sym 8776 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_6_I0[0]
.sym 8777 soc.cpu.is_slti_blt_slt_SB_LUT4_I1_O_SB_LUT4_O_I0[3]
.sym 8778 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_13_I0[1]
.sym 8779 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_6_I0[1]
.sym 8780 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[12]
.sym 8785 soc.cpu.alu_out_SB_LUT4_O_18_I2_SB_LUT4_O_I3[1]
.sym 8786 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I0_O[3]
.sym 8787 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_20_I0[3]
.sym 8789 soc.cpu.pcpi_rs1[18]
.sym 8790 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_10_I2_SB_LUT4_O_I2[1]
.sym 8791 soc.cpu.alu_out_SB_LUT4_O_17_I2_SB_LUT4_O_I3[1]
.sym 8792 soc.cpu.alu_out_SB_LUT4_O_12_I2_SB_LUT4_O_I3[1]
.sym 8795 soc.cpu.is_slli_srli_srai
.sym 8796 soc.cpu.alu_out_SB_LUT4_O_14_I2_SB_LUT4_O_I3[1]
.sym 8797 UART_RX_SB_LUT4_I1_I0[3]
.sym 8798 soc.cpu.cpuregs.regs.0.0.1_RDATA_15[0]
.sym 8799 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O[1]
.sym 8800 UART_RX_SB_LUT4_I1_I0[3]
.sym 8802 soc.cpu.alu_out_SB_LUT4_O_I2[2]
.sym 8803 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_12_I0[3]
.sym 8804 soc.cpu.pcpi_rs1[31]
.sym 8806 soc.cpu.pcpi_rs1[18]
.sym 8807 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I1_SB_LUT4_O_1_I2[1]
.sym 8813 soc.cpu.alu_out_SB_LUT4_O_12_I2[0]
.sym 8815 soc.cpu.instr_or_SB_LUT4_I2_O[2]
.sym 8816 soc.cpu.alu_out_SB_LUT4_O_12_I2[1]
.sym 8818 soc.cpu.alu_out_SB_LUT4_O_12_I2_SB_LUT4_O_I3[3]
.sym 8827 soc.cpu.alu_out_SB_LUT4_O_12_I2_SB_LUT4_O_I3[2]
.sym 8829 soc.cpu.alu_out_SB_LUT4_O_10_I2_SB_LUT4_O_I3[0]
.sym 8840 soc.cpu.alu_out_SB_LUT4_O_12_I2_SB_LUT4_O_I3[1]
.sym 8841 soc.cpu.instr_or_SB_LUT4_I2_O[3]
.sym 8859 soc.cpu.alu_out_SB_LUT4_O_12_I2[1]
.sym 8860 soc.cpu.alu_out_SB_LUT4_O_12_I2[0]
.sym 8864 soc.cpu.alu_out_SB_LUT4_O_12_I2_SB_LUT4_O_I3[2]
.sym 8865 soc.cpu.alu_out_SB_LUT4_O_10_I2_SB_LUT4_O_I3[0]
.sym 8866 soc.cpu.alu_out_SB_LUT4_O_12_I2_SB_LUT4_O_I3[3]
.sym 8867 soc.cpu.alu_out_SB_LUT4_O_12_I2_SB_LUT4_O_I3[1]
.sym 8876 soc.cpu.instr_or_SB_LUT4_I2_O[3]
.sym 8877 soc.cpu.instr_or_SB_LUT4_I2_O[2]
.sym 8878 soc.cpu.alu_out_SB_LUT4_O_12_I2_SB_LUT4_O_I3[2]
.sym 8879 soc.cpu.alu_out_SB_LUT4_O_12_I2_SB_LUT4_O_I3[1]
.sym 8893 clk$SB_IO_IN_$glb_clk
.sym 8919 soc.cpu.alu_out_q[31]
.sym 8920 soc.cpu.alu_out_SB_LUT4_O_I1[3]
.sym 8921 soc.cpu.alu_out_SB_LUT4_O_7_I2[3]
.sym 8922 soc.cpu.alu_out_q[24]
.sym 8923 soc.cpu.alu_out_SB_LUT4_O_7_I2[1]
.sym 8924 soc.cpu.alu_out_SB_LUT4_O_I2[3]
.sym 8925 soc.cpu.alu_out_SB_LUT4_O_19_I2[3]
.sym 8926 soc.cpu.alu_out_q[12]
.sym 8930 soc.cpu.instr_bne
.sym 8931 soc.cpu.pcpi_rs1[29]
.sym 8932 soc.cpu.alu_out_SB_LUT4_O_10_I2_SB_LUT4_O_I3[1]
.sym 8934 soc.cpu.cpu_state[2]
.sym 8935 soc.cpu.mem_la_wdata_SB_LUT4_O_4_I3[1]
.sym 8937 soc.cpu.alu_out_q[19]
.sym 8938 soc.cpu.pcpi_rs1[23]
.sym 8939 soc.cpu.decoded_imm[8]
.sym 8940 soc.cpu.cpuregs.regs.0.0.0_RDATA_4[1]
.sym 8941 soc.cpu.mem_la_wdata_SB_LUT4_O_7_I3[1]
.sym 8942 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_26_I1_SB_LUT4_O_I2[1]
.sym 8943 soc.cpu.pcpi_rs2[18]
.sym 8945 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_13_I0[3]
.sym 8946 soc.cpu.cpu_state[4]
.sym 8947 soc.cpu.cpu_state[4]
.sym 8948 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D[0]
.sym 8949 soc.cpu.cpu_state[2]
.sym 8950 soc.cpu.pcpi_rs2[20]
.sym 8951 soc.cpu.is_sll_srl_sra_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I2_O[0]
.sym 8952 soc.cpu.alu_out_SB_LUT4_O_10_I2_SB_LUT4_O_I3[2]
.sym 8954 soc.cpu.pcpi_rs2[29]
.sym 8962 soc.cpu.irq_pending_SB_DFFESR_Q_E
.sym 8965 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O[2]
.sym 8966 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O[0]
.sym 8973 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 8982 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3[0]
.sym 8984 UART_RX_SB_LUT4_I1_I0[3]
.sym 8989 soc.cpu.irq_mask[1]
.sym 8991 soc.cpu.irq_pending[1]
.sym 9017 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3[0]
.sym 9019 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 9020 UART_RX_SB_LUT4_I1_I0[3]
.sym 9029 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3[0]
.sym 9031 soc.cpu.irq_mask[1]
.sym 9035 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O[2]
.sym 9036 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O[0]
.sym 9038 soc.cpu.irq_pending[1]
.sym 9039 soc.cpu.irq_pending_SB_DFFESR_Q_E
.sym 9040 clk$SB_IO_IN_$glb_clk
.sym 9041 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 9066 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I1_1_O[2]
.sym 9067 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O[1]
.sym 9068 soc.cpu.alu_out_q[16]
.sym 9069 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_11_I0[3]
.sym 9070 soc.cpu.alu_out_SB_LUT4_O_15_I1[1]
.sym 9071 soc.cpu.alu_out_SB_LUT4_O_15_I1[2]
.sym 9072 soc.cpu.alu_out_q[17]
.sym 9073 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_13_I0[3]
.sym 9076 soc.cpu.decoder_pseudo_trigger_SB_LUT4_I2_O[0]
.sym 9078 soc.cpu.alu_out_SB_LUT4_O_29_I1[1]
.sym 9081 soc.cpu.pcpi_rs2[31]
.sym 9082 soc.cpu.irq_pending_SB_DFFESR_Q_E
.sym 9085 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_11_I1_SB_LUT4_O_1_I2[1]
.sym 9087 soc.cpu.instr_or_SB_LUT4_I2_O[2]
.sym 9088 soc.cpu.latched_branch_SB_LUT4_I2_I1[3]
.sym 9089 soc.cpu.is_sll_srl_sra_SB_LUT4_I1_O_SB_LUT4_I1_I0_SB_LUT4_I2_O[2]
.sym 9090 soc.cpu.cpu_state[4]
.sym 9091 soc.cpu.pcpi_rs2[24]
.sym 9092 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3[0]
.sym 9093 soc.cpu.alu_out_SB_LUT4_O_5_I2_SB_LUT4_O_I3[2]
.sym 9094 soc.cpu.is_sll_srl_sra_SB_LUT4_I1_O_SB_LUT4_I1_I0_SB_LUT4_I2_O[2]
.sym 9095 soc.cpu.pcpi_rs1[12]
.sym 9096 soc.cpu.instr_sra_SB_LUT4_I0_O[0]
.sym 9097 soc.cpu.instr_sub
.sym 9098 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D[0]
.sym 9099 soc.cpu.pcpi_rs2[30]
.sym 9100 soc.cpu.pcpi_rs2[23]
.sym 9101 soc.cpu.irq_pending[1]
.sym 9110 soc.cpu.cpu_state[2]
.sym 9112 soc.cpu.alu_out_SB_LUT4_O_10_I2_SB_LUT4_O_I3[0]
.sym 9114 soc.cpu.alu_out_SB_LUT4_O_14_I2_SB_LUT4_O_I3[3]
.sym 9115 soc.cpu.irq_mask[2]
.sym 9116 soc.cpu.alu_out_SB_LUT4_O_14_I2_SB_LUT4_O_I3[1]
.sym 9117 soc.cpu.instr_or_SB_LUT4_I2_O[2]
.sym 9118 soc.cpu.irq_active_SB_DFFESR_Q_E
.sym 9126 soc.cpu.irq_active
.sym 9133 soc.cpu.instr_or_SB_LUT4_I2_O[3]
.sym 9134 soc.cpu.alu_out_SB_LUT4_O_14_I2_SB_LUT4_O_I3[2]
.sym 9146 soc.cpu.alu_out_SB_LUT4_O_14_I2_SB_LUT4_O_I3[3]
.sym 9147 soc.cpu.alu_out_SB_LUT4_O_14_I2_SB_LUT4_O_I3[1]
.sym 9148 soc.cpu.alu_out_SB_LUT4_O_10_I2_SB_LUT4_O_I3[0]
.sym 9149 soc.cpu.alu_out_SB_LUT4_O_14_I2_SB_LUT4_O_I3[2]
.sym 9158 soc.cpu.cpu_state[2]
.sym 9165 soc.cpu.irq_active
.sym 9167 soc.cpu.irq_mask[2]
.sym 9182 soc.cpu.instr_or_SB_LUT4_I2_O[2]
.sym 9183 soc.cpu.alu_out_SB_LUT4_O_14_I2_SB_LUT4_O_I3[1]
.sym 9184 soc.cpu.instr_or_SB_LUT4_I2_O[3]
.sym 9185 soc.cpu.alu_out_SB_LUT4_O_14_I2_SB_LUT4_O_I3[2]
.sym 9186 soc.cpu.irq_active_SB_DFFESR_Q_E
.sym 9187 clk$SB_IO_IN_$glb_clk
.sym 9188 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 9213 soc.cpu.cpu_state[0]
.sym 9214 soc.cpu.irq_active_SB_DFFESR_Q_E_SB_LUT4_O_I3[2]
.sym 9215 soc.cpu.cpu_state_SB_DFF_Q_6_D_SB_LUT4_O_I3[3]
.sym 9216 soc.cpu.irq_delay_SB_LUT4_I2_O[0]
.sym 9217 soc.cpu.irq_pending[2]
.sym 9218 soc.cpu.cpu_state_SB_DFF_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_1_I3[1]
.sym 9219 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I1_1_O[0]
.sym 9220 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3[0]
.sym 9221 soc.cpu.cpuregs_wrdata[11]
.sym 9226 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_11_I0_SB_LUT4_O_2_I1[2]
.sym 9228 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_10_I0_SB_LUT4_O_2_I1[1]
.sym 9229 soc.cpu.decoded_imm[19]
.sym 9230 soc.cpu.decoded_imm[16]
.sym 9234 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_6_I0_SB_LUT4_O_2_I1[1]
.sym 9235 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[0]
.sym 9237 soc.cpu.alu_out_q[16]
.sym 9238 soc.cpu.alu_out_SB_LUT4_O_29_I1[2]
.sym 9240 soc.cpu.instr_sh_SB_LUT4_I1_O[1]
.sym 9241 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_9_I2_SB_LUT4_O_I2[0]
.sym 9242 soc.cpu.reg_next_pc[0]
.sym 9243 soc.cpu.is_sll_srl_sra_SB_LUT4_I1_O[0]
.sym 9244 soc.cpu.alu_out_SB_LUT4_O_14_I2_SB_LUT4_O_I3[2]
.sym 9245 soc.cpu.instr_or_SB_LUT4_I2_O[3]
.sym 9246 soc.cpu.alu_out_SB_LUT4_O_31_I2[1]
.sym 9247 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[1]
.sym 9248 soc.cpu.instr_bgeu_SB_LUT4_I1_O[1]
.sym 9254 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D_SB_LUT4_I1_O[1]
.sym 9256 soc.cpu.irq_mask[1]
.sym 9257 soc.cpu.irq_active
.sym 9265 soc.cpu.cpu_state_SB_DFF_Q_4_D[3]
.sym 9266 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I1_1_O[1]
.sym 9269 soc.cpu.mem_do_rinst_SB_LUT4_I2_O[2]
.sym 9270 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D_SB_LUT4_I1_O[2]
.sym 9271 soc.cpu.cpu_state_SB_DFF_Q_4_D[1]
.sym 9272 soc.cpu.is_sll_srl_sra_SB_LUT4_I1_O[0]
.sym 9273 soc.cpu.cpu_state[2]
.sym 9274 soc.cpu.mem_do_rinst_SB_LUT4_I2_O[1]
.sym 9276 soc.cpu.cpu_state_SB_DFF_Q_4_D[0]
.sym 9278 soc.cpu.cpu_state[1]
.sym 9279 soc.cpu.irq_active_SB_DFFESR_Q_E_SB_LUT4_O_I3[2]
.sym 9280 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D_SB_LUT4_I1_O[0]
.sym 9281 soc.cpu.instr_sll_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_I3_1_O[1]
.sym 9282 UART_RX_SB_LUT4_I1_I0[3]
.sym 9284 soc.cpu.mem_do_rinst_SB_LUT4_I2_O[0]
.sym 9287 soc.cpu.mem_do_rinst_SB_LUT4_I2_O[1]
.sym 9288 soc.cpu.mem_do_rinst_SB_LUT4_I2_O[0]
.sym 9289 soc.cpu.mem_do_rinst_SB_LUT4_I2_O[2]
.sym 9290 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I1_1_O[1]
.sym 9299 soc.cpu.cpu_state_SB_DFF_Q_4_D[0]
.sym 9300 soc.cpu.cpu_state[1]
.sym 9301 soc.cpu.cpu_state_SB_DFF_Q_4_D[3]
.sym 9302 soc.cpu.cpu_state_SB_DFF_Q_4_D[1]
.sym 9307 soc.cpu.cpu_state_SB_DFF_Q_4_D[1]
.sym 9311 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D_SB_LUT4_I1_O[2]
.sym 9312 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D_SB_LUT4_I1_O[0]
.sym 9313 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D_SB_LUT4_I1_O[1]
.sym 9314 UART_RX_SB_LUT4_I1_I0[3]
.sym 9318 soc.cpu.irq_active_SB_DFFESR_Q_E_SB_LUT4_O_I3[2]
.sym 9319 soc.cpu.cpu_state[2]
.sym 9320 soc.cpu.instr_sll_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_I3_1_O[1]
.sym 9323 soc.cpu.is_sll_srl_sra_SB_LUT4_I1_O[0]
.sym 9324 soc.cpu.irq_active
.sym 9325 soc.cpu.irq_mask[1]
.sym 9326 soc.cpu.cpu_state[2]
.sym 9334 clk$SB_IO_IN_$glb_clk
.sym 9360 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_8_I0[1]
.sym 9361 soc.cpu.cpu_state_SB_DFF_Q_4_D[1]
.sym 9362 soc.cpu.instr_sll_SB_LUT4_I1_O_SB_LUT4_O_I2[2]
.sym 9363 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_9_I0[0]
.sym 9364 soc.cpu.mem_do_rinst_SB_LUT4_I2_O[1]
.sym 9365 soc.cpu.decoder_trigger_SB_LUT4_I2_O[2]
.sym 9366 soc.cpu.irq_delay
.sym 9367 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O[0]
.sym 9368 soc.cpu.decoded_imm[29]
.sym 9369 soc.cpu.cpuregs_waddr[3]
.sym 9372 soc.cpu.alu_out_SB_LUT4_O_18_I2_SB_LUT4_O_I3[2]
.sym 9373 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I0_SB_LUT4_O_2_I1[1]
.sym 9377 soc.cpu.is_sll_srl_sra_SB_LUT4_I1_O_SB_LUT4_I1_I0_SB_LUT4_I2_O[2]
.sym 9378 soc.cpu.decoded_imm[30]
.sym 9380 soc.cpu.cpu_state[2]
.sym 9382 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D_SB_LUT4_I1_O[1]
.sym 9383 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I0_O[3]
.sym 9384 soc.cpu.alu_out_SB_LUT4_O_14_I2_SB_LUT4_O_I3[1]
.sym 9385 soc.cpu.mem_do_rinst_SB_LUT4_I2_O[1]
.sym 9386 soc.cpu.cpu_state_SB_DFF_Q_4_D[0]
.sym 9387 soc.cpu.cpu_state[2]
.sym 9388 soc.cpu.instr_retirq
.sym 9389 soc.cpu.cpu_state[1]
.sym 9390 soc.cpu.cpu_state_SB_DFF_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_1_I3[1]
.sym 9391 soc.cpu.pcpi_rs1[31]
.sym 9392 UART_RX_SB_LUT4_I1_I0[3]
.sym 9393 soc.cpu.irq_active
.sym 9394 soc.cpu.pcpi_rs1[18]
.sym 9395 soc.cpu.reg_op1_SB_DFFE_Q_E
.sym 9403 soc.cpu.reg_next_pc_SB_DFFESR_Q_30_E
.sym 9405 soc.cpu.cpu_state[1]
.sym 9406 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I3[3]
.sym 9407 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O[2]
.sym 9409 soc.cpu.reg_next_pc[0]
.sym 9410 soc.cpu.mem_do_rinst
.sym 9412 soc.cpu.cpu_state[2]
.sym 9413 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I3[0]
.sym 9415 UART_RX_SB_LUT4_I1_I0[3]
.sym 9418 UART_RX_SB_LUT4_I1_I0[3]
.sym 9419 soc.cpu.instr_sll_SB_LUT4_I1_O[2]
.sym 9426 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[0]
.sym 9431 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[1]
.sym 9432 soc.cpu.latched_store
.sym 9434 soc.cpu.latched_store
.sym 9435 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[1]
.sym 9437 soc.cpu.reg_next_pc[0]
.sym 9446 soc.cpu.cpu_state[2]
.sym 9447 UART_RX_SB_LUT4_I1_I0[3]
.sym 9452 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I3[0]
.sym 9453 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O[2]
.sym 9454 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I3[3]
.sym 9455 soc.cpu.instr_sll_SB_LUT4_I1_O[2]
.sym 9458 soc.cpu.cpu_state[1]
.sym 9459 UART_RX_SB_LUT4_I1_I0[3]
.sym 9460 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[0]
.sym 9461 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[1]
.sym 9476 UART_RX_SB_LUT4_I1_I0[3]
.sym 9477 soc.cpu.mem_do_rinst
.sym 9478 soc.cpu.reg_next_pc[0]
.sym 9480 soc.cpu.reg_next_pc_SB_DFFESR_Q_30_E
.sym 9481 clk$SB_IO_IN_$glb_clk
.sym 9482 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 9507 soc.cpu.latched_store_SB_DFFESS_Q_E
.sym 9508 soc.cpu.is_sll_srl_sra_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I2_O[1]
.sym 9509 soc.cpu.mem_do_prefetch_SB_DFFESR_Q_E
.sym 9510 soc.cpu.mem_do_wdata_SB_DFFESS_Q_S_SB_LUT4_O_I2[2]
.sym 9511 soc.cpu.is_sll_srl_sra_SB_LUT4_I2_I1[1]
.sym 9512 soc.cpu.cpu_state_SB_DFF_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_1_I3[2]
.sym 9513 soc.cpu.instr_sll_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_I3_1_O[2]
.sym 9514 soc.cpu.instr_sll_SB_LUT4_I1_O[3]
.sym 9515 soc.cpu.cpuregs.regs.0.0.1_RADDR
.sym 9519 soc.cpu.pcpi_rs1[29]
.sym 9521 soc.cpu.pcpi_rs1[20]
.sym 9522 soc.cpu.cpu_state[2]
.sym 9523 soc.cpu.reg_next_pc_SB_DFFESR_Q_30_E
.sym 9524 soc.cpu.cpu_state_SB_DFF_Q_4_D[0]
.sym 9525 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I1[1]
.sym 9527 soc.cpu.pcpi_rs2[25]
.sym 9529 soc.cpu.alu_out_SB_LUT4_O_10_I2_SB_LUT4_O_I3[1]
.sym 9531 soc.cpu.instr_sll_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_I3_1_O[1]
.sym 9532 soc.cpu.is_sll_srl_sra_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I2_O[0]
.sym 9533 soc.cpu.instr_sh_SB_LUT4_I1_1_O[0]
.sym 9534 soc.cpu.cpu_state[4]
.sym 9535 soc.cpu.pcpi_rs2[18]
.sym 9536 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D[0]
.sym 9537 soc.cpu.pcpi_rs2[29]
.sym 9538 soc.cpu.cpu_state[3]
.sym 9539 soc.cpu.cpu_state_SB_DFF_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I2[0]
.sym 9540 soc.cpu.alu_out_SB_LUT4_O_10_I2_SB_LUT4_O_I3[2]
.sym 9541 soc.cpu.pcpi_rs1[31]
.sym 9542 soc.cpu.pcpi_rs2[20]
.sym 9548 soc.cpu.is_sll_srl_sra_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I2_O[0]
.sym 9550 soc.cpu.mem_do_rinst_SB_DFFESS_Q_E
.sym 9552 soc.cpu.is_sll_srl_sra_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I2_O[2]
.sym 9553 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I1_1_O[1]
.sym 9554 soc.cpu.is_sll_srl_sra_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I2_O[2]
.sym 9560 soc.cpu.mem_do_rinst_SB_LUT4_I2_O[1]
.sym 9562 soc.cpu.do_waitirq_SB_LUT4_I0_O_SB_LUT4_I1_O[0]
.sym 9563 soc.cpu.mem_do_rinst_SB_LUT4_I2_O[2]
.sym 9564 soc.cpu.alu_out_SB_LUT4_O_31_I2[1]
.sym 9565 soc.cpu.is_sll_srl_sra_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I2_O[1]
.sym 9568 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I2[0]
.sym 9569 soc.cpu.instr_sll_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_I3_1_O[1]
.sym 9570 soc.cpu.instr_srl_SB_LUT4_I1_1_O[1]
.sym 9571 soc.cpu.cpu_state[2]
.sym 9573 soc.cpu.do_waitirq_SB_LUT4_I0_O_SB_LUT4_I1_O[3]
.sym 9575 soc.cpu.mem_do_rinst_SB_LUT4_I2_O[0]
.sym 9576 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I2[0]
.sym 9578 soc.cpu.instr_sll_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_I3_1_O[2]
.sym 9581 soc.cpu.mem_do_rinst_SB_LUT4_I2_O[2]
.sym 9582 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I1_1_O[1]
.sym 9583 soc.cpu.mem_do_rinst_SB_LUT4_I2_O[0]
.sym 9584 soc.cpu.mem_do_rinst_SB_LUT4_I2_O[1]
.sym 9587 soc.cpu.do_waitirq_SB_LUT4_I0_O_SB_LUT4_I1_O[0]
.sym 9588 soc.cpu.do_waitirq_SB_LUT4_I0_O_SB_LUT4_I1_O[3]
.sym 9589 soc.cpu.cpu_state[2]
.sym 9590 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I2[0]
.sym 9605 soc.cpu.is_sll_srl_sra_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I2_O[2]
.sym 9606 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I2[0]
.sym 9607 soc.cpu.is_sll_srl_sra_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I2_O[0]
.sym 9608 soc.cpu.is_sll_srl_sra_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I2_O[1]
.sym 9611 soc.cpu.cpu_state[2]
.sym 9612 soc.cpu.instr_srl_SB_LUT4_I1_1_O[1]
.sym 9617 soc.cpu.alu_out_SB_LUT4_O_31_I2[1]
.sym 9618 soc.cpu.instr_sll_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_I3_1_O[1]
.sym 9620 soc.cpu.instr_sll_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_I3_1_O[2]
.sym 9627 soc.cpu.mem_do_rinst_SB_DFFESS_Q_E
.sym 9628 clk$SB_IO_IN_$glb_clk
.sym 9629 soc.cpu.is_sll_srl_sra_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I2_O[2]
.sym 9654 soc.cpu.mem_do_prefetch_SB_LUT4_I3_1_O[1]
.sym 9655 soc.cpu.do_waitirq_SB_LUT4_I0_O_SB_LUT4_I1_O[3]
.sym 9656 soc.cpu.cpu_state_SB_DFF_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_1_I3[3]
.sym 9657 soc.cpu.pcpi_rs1[31]
.sym 9658 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I2[0]
.sym 9659 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I1[0]
.sym 9660 soc.cpu.instr_sll_SB_LUT4_I1_O[0]
.sym 9661 soc.cpu.cpu_state_SB_DFF_Q_1_D_SB_LUT4_O_I3[0]
.sym 9662 $PACKER_GND_NET
.sym 9663 soc.cpu.cpuregs_waddr[2]
.sym 9666 soc.cpu.alu_out_SB_LUT4_O_12_I2_SB_LUT4_O_I3[2]
.sym 9667 soc.cpu.latched_store_SB_LUT4_I3_1_O[3]
.sym 9668 soc.cpu.reg_pc[18]
.sym 9669 soc.cpu.instr_lw_SB_LUT4_I1_O[1]
.sym 9670 soc.cpu.mem_do_rinst_SB_DFFESS_Q_E
.sym 9671 soc.cpu.is_sll_srl_sra_SB_LUT4_I1_O_SB_LUT4_I1_I0_SB_LUT4_I2_O[2]
.sym 9672 soc.cpu.alu_out_SB_LUT4_O_30_I2_SB_LUT4_O_I3[1]
.sym 9673 soc.cpu.latched_store_SB_DFFESS_Q_E
.sym 9674 soc.cpu.mem_do_rinst_SB_LUT4_I2_O[0]
.sym 9675 soc.cpu.instr_or_SB_LUT4_I2_O[3]
.sym 9679 soc.cpu.pcpi_rs2[24]
.sym 9680 soc.cpu.pcpi_rs2[23]
.sym 9681 soc.cpu.alu_out_SB_LUT4_O_5_I2_SB_LUT4_O_I3[2]
.sym 9682 soc.cpu.is_sll_srl_sra_SB_LUT4_I2_I1[1]
.sym 9683 soc.cpu.instr_sra_SB_LUT4_I0_O[0]
.sym 9684 soc.cpu.cpu_state[4]
.sym 9685 soc.cpu.is_sll_srl_sra_SB_LUT4_I1_O_SB_LUT4_I1_O[2]
.sym 9686 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D[0]
.sym 9687 soc.cpu.pcpi_rs2[30]
.sym 9688 soc.cpu.cpu_state_SB_DFF_Q_4_D[0]
.sym 9689 soc.cpu.instr_sub
.sym 9695 soc.cpu.cpu_state_SB_DFF_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I2[0]
.sym 9697 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I0_O[3]
.sym 9698 soc.cpu.decoder_trigger_SB_DFF_Q_D_SB_LUT4_O_I1[1]
.sym 9699 soc.cpu.is_sll_srl_sra_SB_LUT4_I1_O_SB_LUT4_I1_I0_SB_LUT4_I2_O[2]
.sym 9700 soc.cpu.cpu_state_SB_DFF_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I1_O[2]
.sym 9702 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 9703 soc.cpu.is_sll_srl_sra_SB_LUT4_I1_O_SB_LUT4_I1_I0_SB_LUT4_I2_O[1]
.sym 9706 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 9710 soc.cpu.cpu_state_SB_DFF_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_1_I3[1]
.sym 9711 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D[1]
.sym 9712 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I1[0]
.sym 9713 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D[0]
.sym 9716 soc.cpu.is_sll_srl_sra_SB_LUT4_I1_O[0]
.sym 9717 soc.cpu.decoded_rs1_SB_DFFE_Q_1_D[2]
.sym 9718 soc.cpu.cpu_state_SB_DFF_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I2[1]
.sym 9719 soc.cpu.cpu_state_SB_DFF_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_1_I3[0]
.sym 9720 soc.cpu.is_lb_lh_lw_lbu_lhu
.sym 9721 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D[0]
.sym 9723 soc.cpu.cpu_state_SB_DFF_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I1_O[3]
.sym 9724 soc.cpu.alu_out_SB_LUT4_O_31_I2[1]
.sym 9726 soc.cpu.cpu_state_SB_DFF_Q_1_D_SB_LUT4_O_I3[0]
.sym 9728 soc.cpu.is_lb_lh_lw_lbu_lhu
.sym 9729 soc.cpu.is_sll_srl_sra_SB_LUT4_I1_O[0]
.sym 9734 soc.cpu.decoder_trigger_SB_DFF_Q_D_SB_LUT4_O_I1[1]
.sym 9735 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D[1]
.sym 9736 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D[0]
.sym 9737 soc.cpu.decoded_rs1_SB_DFFE_Q_1_D[2]
.sym 9740 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I0_O[3]
.sym 9741 soc.cpu.cpu_state_SB_DFF_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I1_O[2]
.sym 9742 soc.cpu.cpu_state_SB_DFF_Q_1_D_SB_LUT4_O_I3[0]
.sym 9743 soc.cpu.cpu_state_SB_DFF_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I1_O[3]
.sym 9746 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I1[0]
.sym 9749 soc.cpu.alu_out_SB_LUT4_O_31_I2[1]
.sym 9752 soc.cpu.cpu_state_SB_DFF_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I2[0]
.sym 9753 soc.cpu.cpu_state_SB_DFF_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I2[1]
.sym 9754 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I0_O[3]
.sym 9758 soc.cpu.is_sll_srl_sra_SB_LUT4_I1_O_SB_LUT4_I1_I0_SB_LUT4_I2_O[1]
.sym 9759 soc.cpu.is_sll_srl_sra_SB_LUT4_I1_O_SB_LUT4_I1_I0_SB_LUT4_I2_O[2]
.sym 9761 soc.cpu.cpu_state_SB_DFF_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_1_I3[1]
.sym 9764 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 9765 soc.cpu.is_sll_srl_sra_SB_LUT4_I1_O_SB_LUT4_I1_I0_SB_LUT4_I2_O[1]
.sym 9767 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 9770 soc.cpu.cpu_state_SB_DFF_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_1_I3[0]
.sym 9771 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D[0]
.sym 9772 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I1[0]
.sym 9773 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D[1]
.sym 9775 clk$SB_IO_IN_$glb_clk
.sym 9801 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D[1]
.sym 9802 soc.cpu.cpu_state[4]
.sym 9803 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D[0]
.sym 9804 soc.cpu.cpu_state[3]
.sym 9805 soc.cpu.mem_do_wdata_SB_DFFESS_Q_S[0]
.sym 9806 soc.cpu.cpu_state_SB_DFF_Q_1_D_SB_LUT4_O_I3[2]
.sym 9807 soc.cpu.cpu_state[5]
.sym 9808 soc.cpu.cpu_state_SB_DFF_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I2[1]
.sym 9814 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I1[2]
.sym 9816 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 9817 soc.cpu.cpu_state_SB_DFF_Q_4_D[0]
.sym 9818 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 9819 soc.cpu.latched_compr_SB_DFFE_Q_E[0]
.sym 9820 soc.cpu.cpuregs_rs1[24]
.sym 9821 soc.cpu.mem_do_rinst_SB_LUT4_I2_O[2]
.sym 9822 soc.cpu.decoder_pseudo_trigger_SB_LUT4_I2_O[0]
.sym 9824 soc.cpu.reg_pc[23]
.sym 9825 soc.cpu.instr_or_SB_LUT4_I2_O[3]
.sym 9826 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I0_O[3]
.sym 9827 UART_RX_SB_LUT4_I1_I0[3]
.sym 9828 soc.cpu.instr_sll_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_I3_1_O[1]
.sym 9829 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I2[0]
.sym 9830 soc.cpu.alu_out_SB_LUT4_O_29_I1[2]
.sym 9831 soc.cpu.is_sll_srl_sra_SB_LUT4_I1_O[0]
.sym 9832 soc.cpu.cpu_state_SB_DFF_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I2[1]
.sym 9833 soc.cpu.alu_out_q[16]
.sym 9834 soc.cpu.alu_out_SB_LUT4_O_31_I2[1]
.sym 9835 soc.cpu.instr_sh_SB_LUT4_I1_O[1]
.sym 9836 soc.cpu.instr_bgeu_SB_LUT4_I1_O[1]
.sym 9842 soc.cpu.is_sll_srl_sra_SB_LUT4_I0_O[1]
.sym 9844 soc.cpu.is_sll_srl_sra_SB_LUT4_I2_I3_SB_LUT4_O_I3[2]
.sym 9845 soc.cpu.is_slli_srli_srai
.sym 9846 soc.cpu.is_slli_srli_srai
.sym 9847 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 9848 soc.cpu.is_sll_srl_sra_SB_LUT4_I0_O[0]
.sym 9850 soc.cpu.cpu_state[2]
.sym 9854 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I2[0]
.sym 9857 soc.cpu.is_lb_lh_lw_lbu_lhu
.sym 9860 soc.cpu.mem_do_wdata_SB_DFFESS_Q_E
.sym 9862 soc.cpu.mem_do_wdata_SB_DFFESS_Q_S[0]
.sym 9863 soc.cpu.is_sll_srl_sra
.sym 9864 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 9865 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 9866 soc.cpu.is_sll_srl_sra_SB_LUT4_I0_O[1]
.sym 9868 soc.cpu.cpu_state_SB_DFF_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_1_I3[1]
.sym 9869 soc.cpu.is_sll_srl_sra_SB_LUT4_I0_O[2]
.sym 9870 soc.cpu.instr_srl_SB_LUT4_I1_1_O[1]
.sym 9871 $PACKER_GND_NET
.sym 9873 UART_RX_SB_LUT4_I1_I0[3]
.sym 9875 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 9876 soc.cpu.instr_srl_SB_LUT4_I1_1_O[1]
.sym 9882 $PACKER_GND_NET
.sym 9887 soc.cpu.is_lb_lh_lw_lbu_lhu
.sym 9888 soc.cpu.cpu_state[2]
.sym 9889 soc.cpu.is_sll_srl_sra_SB_LUT4_I0_O[1]
.sym 9890 soc.cpu.is_slli_srli_srai
.sym 9893 soc.cpu.is_sll_srl_sra
.sym 9894 soc.cpu.is_slli_srli_srai
.sym 9895 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 9896 soc.cpu.is_lb_lh_lw_lbu_lhu
.sym 9899 UART_RX_SB_LUT4_I1_I0[3]
.sym 9900 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 9901 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 9902 soc.cpu.cpu_state[2]
.sym 9905 soc.cpu.is_sll_srl_sra_SB_LUT4_I0_O[1]
.sym 9906 soc.cpu.is_sll_srl_sra_SB_LUT4_I0_O[0]
.sym 9908 soc.cpu.is_sll_srl_sra_SB_LUT4_I0_O[2]
.sym 9911 soc.cpu.is_sll_srl_sra_SB_LUT4_I0_O[0]
.sym 9913 soc.cpu.is_sll_srl_sra_SB_LUT4_I2_I3_SB_LUT4_O_I3[2]
.sym 9914 soc.cpu.cpu_state_SB_DFF_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_1_I3[1]
.sym 9917 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I2[0]
.sym 9920 soc.cpu.mem_do_wdata_SB_DFFESS_Q_S[0]
.sym 9921 soc.cpu.mem_do_wdata_SB_DFFESS_Q_E
.sym 9922 clk$SB_IO_IN_$glb_clk
.sym 9923 soc.cpu.mem_do_wdata_SB_DFFESS_Q_S[0]
.sym 9948 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I3[0]
.sym 9949 soc.cpu.instr_sll_SB_LUT4_I1_O_SB_LUT4_I0_O[1]
.sym 9950 soc.cpu.mem_do_rdata_SB_DFFESS_Q_E
.sym 9951 soc.cpu.is_sll_srl_sra_SB_LUT4_I1_O_SB_LUT4_I1_O[2]
.sym 9952 soc.cpu.is_sll_srl_sra_SB_LUT4_I1_O[1]
.sym 9953 soc.cpu.instr_lbu_SB_LUT4_I2_O[1]
.sym 9954 soc.cpu.instr_lbu_SB_LUT4_I2_O_SB_LUT4_O_I2[1]
.sym 9955 UART_RX_SB_LUT4_I1_I0[3]
.sym 9960 soc.cpu.decoder_pseudo_trigger_SB_LUT4_I2_O[0]
.sym 9961 soc.cpu.cpu_state_SB_DFF_Q_4_D[0]
.sym 9963 soc.cpu.is_slli_srli_srai
.sym 9964 soc.cpu.instr_sh_SB_LUT4_I1_1_O[0]
.sym 9965 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I0_O[3]
.sym 9966 soc.cpu.is_slli_srli_srai
.sym 9967 soc.cpu.decoded_imm[18]
.sym 9968 soc.cpu.instr_waitirq_SB_LUT4_I2_O[3]
.sym 9969 soc.cpu.is_sll_srl_sra_SB_LUT4_I1_O_SB_LUT4_I1_I0_SB_LUT4_I2_O[2]
.sym 9971 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D[0]
.sym 9973 soc.cpu.instr_srl_SB_LUT4_I1_1_O[1]
.sym 9974 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 9975 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 9976 soc.cpu.instr_retirq
.sym 9978 soc.cpu.cpu_state_SB_DFF_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_1_I3[1]
.sym 9979 UART_RX_SB_LUT4_I1_I0[3]
.sym 9980 soc.cpu.instr_srl_SB_LUT4_I1_1_O[1]
.sym 9981 soc.cpu.is_sll_srl_sra_SB_LUT4_I2_I1[3]
.sym 9983 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I1[0]
.sym 9997 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D[1]
.sym 9999 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D[0]
.sym 10004 soc.cpu.cpu_state_SB_DFF_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I2[1]
.sym 10008 soc.cpu.cpu_state_SB_DFF_Q_4_D[0]
.sym 10010 soc.cpu.cpu_state[1]
.sym 10012 UART_RX_SB_LUT4_I1_I0[3]
.sym 10014 soc.cpu.decoder_pseudo_trigger
.sym 10015 soc.cpu.is_sll_srl_sra_SB_LUT4_I1_O[0]
.sym 10018 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_R
.sym 10028 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D[1]
.sym 10040 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D[0]
.sym 10041 soc.cpu.cpu_state_SB_DFF_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I2[1]
.sym 10042 UART_RX_SB_LUT4_I1_I0[3]
.sym 10054 soc.cpu.cpu_state_SB_DFF_Q_4_D[0]
.sym 10055 soc.cpu.decoder_pseudo_trigger
.sym 10059 UART_RX_SB_LUT4_I1_I0[3]
.sym 10061 soc.cpu.is_sll_srl_sra_SB_LUT4_I1_O[0]
.sym 10064 soc.cpu.cpu_state[1]
.sym 10066 UART_RX_SB_LUT4_I1_I0[3]
.sym 10069 clk$SB_IO_IN_$glb_clk
.sym 10070 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_R
.sym 10096 reset_cnt[1]
.sym 10097 reset_cnt[2]
.sym 10098 reset_cnt[3]
.sym 10099 reset_cnt[4]
.sym 10100 reset_cnt[5]
.sym 10101 soc.cpu.instr_lw_SB_LUT4_I1_1_O[2]
.sym 10102 soc.cpu.resetn_SB_LUT4_O_I1[0]
.sym 10103 soc.cpu.cpuregs_waddr[0]
.sym 10108 soc.cpu.pcpi_rs2[16]
.sym 10109 soc.cpu.decoder_pseudo_trigger_SB_LUT4_I2_O[0]
.sym 10110 soc.cpu.cpu_state[2]
.sym 10112 soc.cpu.pcpi_rs2[27]
.sym 10114 soc.cpu.latched_stalu
.sym 10118 soc.cpu.pcpi_rs2[28]
.sym 10119 display.second_timer_state_SB_LUT4_O_9_I3_SB_LUT4_I2_O_SB_LUT4_I1_O
.sym 10120 soc.cpu.is_sll_srl_sra
.sym 10122 soc.cpu.cpu_state[3]
.sym 10126 soc.cpu.decoder_pseudo_trigger_SB_LUT4_I2_O[0]
.sym 10128 $PACKER_GND_NET
.sym 10129 UART_RX_SB_LUT4_I1_I0[3]
.sym 10130 soc.cpu.instr_sll_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_I3_1_O[1]
.sym 10142 display.second_timer_state_SB_LUT4_O_9_I3
.sym 10143 display.second_timer_state_SB_LUT4_O_8_I3
.sym 10148 display.second_timer_state_SB_LUT4_O_11_I3
.sym 10149 display.second_timer_state_SB_LUT4_O_10_I3
.sym 10171 display.second_timer_state_SB_LUT4_O_10_I3
.sym 10175 display.second_timer_state_SB_LUT4_O_11_I3
.sym 10188 display.second_timer_state_SB_LUT4_O_9_I3
.sym 10201 display.second_timer_state_SB_LUT4_O_8_I3
.sym 10211 display.second_timer_state_SB_LUT4_O_8_I3
.sym 10212 display.second_timer_state_SB_LUT4_O_9_I3
.sym 10213 display.second_timer_state_SB_LUT4_O_11_I3
.sym 10214 display.second_timer_state_SB_LUT4_O_10_I3
.sym 10242 display.second_timer_state[3]
.sym 10243 display.second_timer_state[1]
.sym 10244 display.second_timer_state[2]
.sym 10245 display.second_timer_state_SB_LUT4_O_9_I3_SB_LUT4_I2_O[2]
.sym 10246 display.second_timer_state[0]
.sym 10247 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I1[0]
.sym 10248 display.second_timer_state_SB_LUT4_O_9_I3_SB_LUT4_I2_O_SB_LUT4_I1_O
.sym 10249 display.second_timer_state_SB_DFFSR_Q_D[0]
.sym 10259 soc.cpu.pcpi_rs2[31]
.sym 10262 soc.cpu.instr_lw_SB_LUT4_I1_O[1]
.sym 10264 flash_io0_oe_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_LUT4_O_I2[0]
.sym 10269 soc.cpu.instr_sub
.sym 10271 soc.cpu.instr_sra_SB_LUT4_I0_O[0]
.sym 10274 soc.cpu.instr_lw_SB_LUT4_I1_1_O[2]
.sym 10275 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_R
.sym 10283 display.second_timer_state[5]
.sym 10284 display.second_timer_state[4]
.sym 10286 display.second_timer_state[6]
.sym 10287 $PACKER_VCC_NET
.sym 10288 display.second_timer_state[7]
.sym 10295 $PACKER_VCC_NET
.sym 10296 display.second_timer_state[0]
.sym 10299 display.second_timer_state[3]
.sym 10300 display.second_timer_state[1]
.sym 10303 display.second_timer_state_SB_LUT4_O_9_I3_SB_LUT4_I2_O_SB_LUT4_I1_O
.sym 10309 display.second_timer_state[2]
.sym 10311 display.second_timer_state[0]
.sym 10315 $nextpnr_ICESTORM_LC_2$O
.sym 10317 display.second_timer_state[0]
.sym 10321 display.second_timer_state_SB_DFFSR_Q_D_SB_LUT4_O_I3[2]
.sym 10323 $PACKER_VCC_NET
.sym 10324 display.second_timer_state[1]
.sym 10325 display.second_timer_state[0]
.sym 10327 display.second_timer_state_SB_DFFSR_Q_D_SB_LUT4_O_I3[3]
.sym 10329 display.second_timer_state[2]
.sym 10330 $PACKER_VCC_NET
.sym 10331 display.second_timer_state_SB_DFFSR_Q_D_SB_LUT4_O_I3[2]
.sym 10333 display.second_timer_state_SB_DFFSR_Q_D_SB_LUT4_O_I3[4]
.sym 10335 display.second_timer_state[3]
.sym 10336 $PACKER_VCC_NET
.sym 10337 display.second_timer_state_SB_DFFSR_Q_D_SB_LUT4_O_I3[3]
.sym 10339 display.second_timer_state_SB_DFFSR_Q_D_SB_LUT4_O_I3[5]
.sym 10341 display.second_timer_state[4]
.sym 10342 $PACKER_VCC_NET
.sym 10343 display.second_timer_state_SB_DFFSR_Q_D_SB_LUT4_O_I3[4]
.sym 10345 display.second_timer_state_SB_DFFSR_Q_D_SB_LUT4_O_I3[6]
.sym 10347 display.second_timer_state[5]
.sym 10348 $PACKER_VCC_NET
.sym 10349 display.second_timer_state_SB_DFFSR_Q_D_SB_LUT4_O_I3[5]
.sym 10351 display.second_timer_state_SB_DFFSR_Q_D_SB_LUT4_O_I3[7]
.sym 10353 display.second_timer_state[6]
.sym 10354 $PACKER_VCC_NET
.sym 10355 display.second_timer_state_SB_DFFSR_Q_D_SB_LUT4_O_I3[6]
.sym 10357 display.second_timer_state_SB_DFFSR_Q_D_SB_LUT4_O_I3[8]
.sym 10359 $PACKER_VCC_NET
.sym 10360 display.second_timer_state[7]
.sym 10361 display.second_timer_state_SB_DFFSR_Q_D_SB_LUT4_O_I3[7]
.sym 10363 clk$SB_IO_IN_$glb_clk
.sym 10364 display.second_timer_state_SB_LUT4_O_9_I3_SB_LUT4_I2_O_SB_LUT4_I1_O
.sym 10389 display.second_timer_state_SB_LUT4_O_I3_SB_LUT4_I3_O[1]
.sym 10391 display.second_timer_state_SB_LUT4_O_I3_SB_LUT4_I3_O[2]
.sym 10392 display.second_timer_state_SB_LUT4_O_9_I3_SB_LUT4_I2_O[0]
.sym 10393 display.second_timer_state_SB_LUT4_O_I3_SB_LUT4_I3_O[3]
.sym 10394 display.second_timer_state[11]
.sym 10395 display.second_timer_state[12]
.sym 10396 display.second_timer_state[9]
.sym 10398 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_11_I3[1]
.sym 10401 soc.cpu.cpuregs.regs.1.0.0_RDATA_2[0]
.sym 10402 display.second_timer_state_SB_LUT4_O_9_I3_SB_LUT4_I2_O_SB_LUT4_I1_O
.sym 10404 soc.cpu.cpuregs.regs.1.0.0_RDATA_7[0]
.sym 10405 soc.cpu.decoder_pseudo_trigger_SB_LUT4_I2_O[0]
.sym 10408 soc.cpu.alu_out_q[22]
.sym 10409 soc.cpu.instr_or_SB_LUT4_I2_O[2]
.sym 10412 soc.cpu.latched_stalu
.sym 10413 soc.cpu.instr_or_SB_LUT4_I2_O[3]
.sym 10419 soc.cpu.is_sll_srl_sra_SB_LUT4_I1_O[0]
.sym 10421 soc.cpu.instr_or_SB_DFFESR_Q_E
.sym 10424 soc.cpu.instr_bgeu_SB_LUT4_I1_O[1]
.sym 10425 display.second_timer_state_SB_DFFSR_Q_D_SB_LUT4_O_I3[8]
.sym 10435 display.second_timer_state[13]
.sym 10437 display.second_timer_state[15]
.sym 10440 display.second_timer_state[10]
.sym 10444 display.second_timer_state[14]
.sym 10450 display.second_timer_state_SB_LUT4_O_9_I3_SB_LUT4_I2_O_SB_LUT4_I1_O
.sym 10451 display.second_timer_state[11]
.sym 10453 display.second_timer_state[9]
.sym 10454 display.second_timer_state[8]
.sym 10457 $PACKER_VCC_NET
.sym 10460 display.second_timer_state[12]
.sym 10462 display.second_timer_state_SB_DFFSR_Q_D_SB_LUT4_O_I3[9]
.sym 10464 display.second_timer_state[8]
.sym 10465 $PACKER_VCC_NET
.sym 10466 display.second_timer_state_SB_DFFSR_Q_D_SB_LUT4_O_I3[8]
.sym 10468 display.second_timer_state_SB_DFFSR_Q_D_SB_LUT4_O_I3[10]
.sym 10470 $PACKER_VCC_NET
.sym 10471 display.second_timer_state[9]
.sym 10472 display.second_timer_state_SB_DFFSR_Q_D_SB_LUT4_O_I3[9]
.sym 10474 display.second_timer_state_SB_DFFSR_Q_D_SB_LUT4_O_I3[11]
.sym 10476 display.second_timer_state[10]
.sym 10477 $PACKER_VCC_NET
.sym 10478 display.second_timer_state_SB_DFFSR_Q_D_SB_LUT4_O_I3[10]
.sym 10480 display.second_timer_state_SB_DFFSR_Q_D_SB_LUT4_O_I3[12]
.sym 10482 $PACKER_VCC_NET
.sym 10483 display.second_timer_state[11]
.sym 10484 display.second_timer_state_SB_DFFSR_Q_D_SB_LUT4_O_I3[11]
.sym 10486 display.second_timer_state_SB_DFFSR_Q_D_SB_LUT4_O_I3[13]
.sym 10488 display.second_timer_state[12]
.sym 10489 $PACKER_VCC_NET
.sym 10490 display.second_timer_state_SB_DFFSR_Q_D_SB_LUT4_O_I3[12]
.sym 10492 display.second_timer_state_SB_DFFSR_Q_D_SB_LUT4_O_I3[14]
.sym 10494 $PACKER_VCC_NET
.sym 10495 display.second_timer_state[13]
.sym 10496 display.second_timer_state_SB_DFFSR_Q_D_SB_LUT4_O_I3[13]
.sym 10498 display.second_timer_state_SB_DFFSR_Q_D_SB_LUT4_O_I3[15]
.sym 10500 display.second_timer_state[14]
.sym 10501 $PACKER_VCC_NET
.sym 10502 display.second_timer_state_SB_DFFSR_Q_D_SB_LUT4_O_I3[14]
.sym 10504 display.second_timer_state_SB_DFFSR_Q_D_SB_LUT4_O_I3[16]
.sym 10506 $PACKER_VCC_NET
.sym 10507 display.second_timer_state[15]
.sym 10508 display.second_timer_state_SB_DFFSR_Q_D_SB_LUT4_O_I3[15]
.sym 10510 clk$SB_IO_IN_$glb_clk
.sym 10511 display.second_timer_state_SB_LUT4_O_9_I3_SB_LUT4_I2_O_SB_LUT4_I1_O
.sym 10536 display.second_timer_state[21]
.sym 10537 soc.cpu.instr_or_SB_LUT4_I3_O[1]
.sym 10538 soc.cpu.alu_out_SB_LUT4_O_31_I2[0]
.sym 10539 display.second_timer_state_SB_LUT4_O_I3_SB_LUT4_I3_O[0]
.sym 10540 display.second_timer_state[20]
.sym 10541 display.second_timer_state[16]
.sym 10542 display.second_timer_state[17]
.sym 10543 display.second_timer_state[18]
.sym 10549 soc.cpu.instr_srl_SB_LUT4_I1_1_O[1]
.sym 10550 soc.cpu.mem_do_rinst
.sym 10551 soc.cpu.is_slli_srli_srai
.sym 10557 soc.cpu.decoder_pseudo_trigger_SB_LUT4_I2_O[0]
.sym 10560 $PACKER_VCC_NET
.sym 10563 UART_RX_SB_LUT4_I1_I0[3]
.sym 10566 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 10567 $PACKER_VCC_NET
.sym 10568 soc.cpu.instr_srl_SB_LUT4_I1_1_O[1]
.sym 10572 display.second_timer_state_SB_DFFSR_Q_D_SB_LUT4_O_I3[16]
.sym 10578 $PACKER_VCC_NET
.sym 10583 $PACKER_VCC_NET
.sym 10584 display.second_timer_state_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I3[0]
.sym 10586 $PACKER_VCC_NET
.sym 10591 display.second_timer_state[22]
.sym 10597 display.second_timer_state_SB_LUT4_O_9_I3_SB_LUT4_I2_O_SB_LUT4_I1_O
.sym 10598 display.second_timer_state[16]
.sym 10600 display.second_timer_state[18]
.sym 10601 display.second_timer_state[21]
.sym 10604 display.second_timer_state[19]
.sym 10605 display.second_timer_state[20]
.sym 10607 display.second_timer_state[17]
.sym 10609 display.second_timer_state_SB_DFFSR_Q_D_SB_LUT4_O_I3[17]
.sym 10611 display.second_timer_state[16]
.sym 10612 $PACKER_VCC_NET
.sym 10613 display.second_timer_state_SB_DFFSR_Q_D_SB_LUT4_O_I3[16]
.sym 10615 display.second_timer_state_SB_DFFSR_Q_D_SB_LUT4_O_I3[18]
.sym 10617 $PACKER_VCC_NET
.sym 10618 display.second_timer_state[17]
.sym 10619 display.second_timer_state_SB_DFFSR_Q_D_SB_LUT4_O_I3[17]
.sym 10621 display.second_timer_state_SB_DFFSR_Q_D_SB_LUT4_O_I3[19]
.sym 10623 display.second_timer_state[18]
.sym 10624 $PACKER_VCC_NET
.sym 10625 display.second_timer_state_SB_DFFSR_Q_D_SB_LUT4_O_I3[18]
.sym 10627 display.second_timer_state_SB_DFFSR_Q_D_SB_LUT4_O_I3[20]
.sym 10629 display.second_timer_state[19]
.sym 10630 $PACKER_VCC_NET
.sym 10631 display.second_timer_state_SB_DFFSR_Q_D_SB_LUT4_O_I3[19]
.sym 10633 display.second_timer_state_SB_DFFSR_Q_D_SB_LUT4_O_I3[21]
.sym 10635 display.second_timer_state[20]
.sym 10636 $PACKER_VCC_NET
.sym 10637 display.second_timer_state_SB_DFFSR_Q_D_SB_LUT4_O_I3[20]
.sym 10639 display.second_timer_state_SB_DFFSR_Q_D_SB_LUT4_O_I3[22]
.sym 10641 $PACKER_VCC_NET
.sym 10642 display.second_timer_state[21]
.sym 10643 display.second_timer_state_SB_DFFSR_Q_D_SB_LUT4_O_I3[21]
.sym 10645 display.second_timer_state_SB_DFFSR_Q_D_SB_LUT4_O_I3[23]
.sym 10647 display.second_timer_state[22]
.sym 10648 $PACKER_VCC_NET
.sym 10649 display.second_timer_state_SB_DFFSR_Q_D_SB_LUT4_O_I3[22]
.sym 10652 display.second_timer_state_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I3[0]
.sym 10653 $PACKER_VCC_NET
.sym 10655 display.second_timer_state_SB_DFFSR_Q_D_SB_LUT4_O_I3[23]
.sym 10657 clk$SB_IO_IN_$glb_clk
.sym 10658 display.second_timer_state_SB_LUT4_O_9_I3_SB_LUT4_I2_O_SB_LUT4_I1_O
.sym 10684 display.refresh_timer_state_SB_LUT4_O_I3_SB_LUT4_I3_O[1]
.sym 10685 soc.cpu.instr_or_SB_DFFESR_Q_E
.sym 10686 soc.cpu.is_sltiu_bltu_sltu
.sym 10687 soc.cpu.instr_or_SB_LUT4_I3_O[0]
.sym 10688 soc.cpu.instr_bgeu_SB_LUT4_I1_O[1]
.sym 10689 display.refresh_timer_state_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_1_I0[1]
.sym 10690 soc.cpu.instr_beq_SB_LUT4_I2_O[1]
.sym 10691 soc.cpu.instr_bne
.sym 10705 display.second_timer_state_SB_LUT4_O_1_I3
.sym 10707 display.second_timer_state_SB_LUT4_O_9_I3_SB_LUT4_I2_O_SB_LUT4_I1_O
.sym 10712 display.refresh_timer_state_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_1_I0[1]
.sym 10714 soc.cpu.decoder_pseudo_trigger_SB_LUT4_I2_O[0]
.sym 10715 soc.cpu.decoder_pseudo_trigger_SB_LUT4_I2_O[0]
.sym 10718 display.refresh_timer_state_SB_LUT4_O_I3_SB_LUT4_I3_O[1]
.sym 10725 display.refresh_timer_state[1]
.sym 10727 display.refresh_timer_state[3]
.sym 10729 display.refresh_timer_state[5]
.sym 10731 display.refresh_timer_state[7]
.sym 10744 display.refresh_timer_state[0]
.sym 10750 display.refresh_timer_state[2]
.sym 10751 $PACKER_VCC_NET
.sym 10752 display.refresh_timer_state[4]
.sym 10754 display.refresh_timer_state[6]
.sym 10756 $nextpnr_ICESTORM_LC_1$O
.sym 10759 display.refresh_timer_state[0]
.sym 10762 display.refresh_timer_state_SB_DFFSR_Q_D_SB_LUT4_O_I3[2]
.sym 10764 $PACKER_VCC_NET
.sym 10765 display.refresh_timer_state[1]
.sym 10766 display.refresh_timer_state[0]
.sym 10768 display.refresh_timer_state_SB_DFFSR_Q_D_SB_LUT4_O_I3[3]
.sym 10770 display.refresh_timer_state[2]
.sym 10771 $PACKER_VCC_NET
.sym 10772 display.refresh_timer_state_SB_DFFSR_Q_D_SB_LUT4_O_I3[2]
.sym 10774 display.refresh_timer_state_SB_DFFSR_Q_D_SB_LUT4_O_I3[4]
.sym 10776 $PACKER_VCC_NET
.sym 10777 display.refresh_timer_state[3]
.sym 10778 display.refresh_timer_state_SB_DFFSR_Q_D_SB_LUT4_O_I3[3]
.sym 10780 display.refresh_timer_state_SB_DFFSR_Q_D_SB_LUT4_O_I3[5]
.sym 10782 display.refresh_timer_state[4]
.sym 10783 $PACKER_VCC_NET
.sym 10784 display.refresh_timer_state_SB_DFFSR_Q_D_SB_LUT4_O_I3[4]
.sym 10786 display.refresh_timer_state_SB_DFFSR_Q_D_SB_LUT4_O_I3[6]
.sym 10788 $PACKER_VCC_NET
.sym 10789 display.refresh_timer_state[5]
.sym 10790 display.refresh_timer_state_SB_DFFSR_Q_D_SB_LUT4_O_I3[5]
.sym 10792 display.refresh_timer_state_SB_DFFSR_Q_D_SB_LUT4_O_I3[7]
.sym 10794 display.refresh_timer_state[6]
.sym 10795 $PACKER_VCC_NET
.sym 10796 display.refresh_timer_state_SB_DFFSR_Q_D_SB_LUT4_O_I3[6]
.sym 10798 display.refresh_timer_state_SB_DFFSR_Q_D_SB_LUT4_O_I3[8]
.sym 10800 $PACKER_VCC_NET
.sym 10801 display.refresh_timer_state[7]
.sym 10802 display.refresh_timer_state_SB_DFFSR_Q_D_SB_LUT4_O_I3[7]
.sym 10804 clk$SB_IO_IN_$glb_clk
.sym 10805 display.refresh_timer_state_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O_$glb_sr
.sym 10830 display.refresh_timer_state[9]
.sym 10831 soc.cpu.instr_slti
.sym 10832 display.refresh_timer_state[10]
.sym 10833 display.refresh_timer_state[8]
.sym 10834 display.refresh_timer_state[11]
.sym 10835 display.refresh_timer_state_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_1_I0[0]
.sym 10836 soc.cpu.instr_sltiu
.sym 10837 display.refresh_timer_state_SB_LUT4_O_I3_SB_LUT4_I3_O[2]
.sym 10839 soc.cpu.decoder_pseudo_trigger_SB_LUT4_I2_O[0]
.sym 10847 soc.cpu.irq_mask[18]
.sym 10849 soc.cpu.instr_sll_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_I3_1_O[1]
.sym 10851 soc.cpu.is_sll_srl_sra_SB_LUT4_I1_O[0]
.sym 10853 soc.cpu.instr_or_SB_DFFESR_Q_E
.sym 10854 display.refresh_timer_state[0]
.sym 10866 display.refresh_timer_state_SB_DFFSR_Q_D_SB_LUT4_O_I3[8]
.sym 10875 $PACKER_VCC_NET
.sym 10883 $PACKER_VCC_NET
.sym 10884 display.refresh_timer_state[13]
.sym 10887 display.refresh_timer_state[9]
.sym 10890 display.refresh_timer_state[8]
.sym 10891 display.refresh_timer_state[12]
.sym 10893 display.refresh_timer_state[14]
.sym 10897 display.refresh_timer_state[10]
.sym 10899 display.refresh_timer_state[11]
.sym 10902 display.refresh_timer_state[15]
.sym 10903 display.refresh_timer_state_SB_DFFSR_Q_D_SB_LUT4_O_I3[9]
.sym 10905 display.refresh_timer_state[8]
.sym 10906 $PACKER_VCC_NET
.sym 10907 display.refresh_timer_state_SB_DFFSR_Q_D_SB_LUT4_O_I3[8]
.sym 10909 display.refresh_timer_state_SB_DFFSR_Q_D_SB_LUT4_O_I3[10]
.sym 10911 display.refresh_timer_state[9]
.sym 10912 $PACKER_VCC_NET
.sym 10913 display.refresh_timer_state_SB_DFFSR_Q_D_SB_LUT4_O_I3[9]
.sym 10915 display.refresh_timer_state_SB_DFFSR_Q_D_SB_LUT4_O_I3[11]
.sym 10917 display.refresh_timer_state[10]
.sym 10918 $PACKER_VCC_NET
.sym 10919 display.refresh_timer_state_SB_DFFSR_Q_D_SB_LUT4_O_I3[10]
.sym 10921 display.refresh_timer_state_SB_DFFSR_Q_D_SB_LUT4_O_I3[12]
.sym 10923 $PACKER_VCC_NET
.sym 10924 display.refresh_timer_state[11]
.sym 10925 display.refresh_timer_state_SB_DFFSR_Q_D_SB_LUT4_O_I3[11]
.sym 10927 display.refresh_timer_state_SB_DFFSR_Q_D_SB_LUT4_O_I3[13]
.sym 10929 $PACKER_VCC_NET
.sym 10930 display.refresh_timer_state[12]
.sym 10931 display.refresh_timer_state_SB_DFFSR_Q_D_SB_LUT4_O_I3[12]
.sym 10933 display.refresh_timer_state_SB_DFFSR_Q_D_SB_LUT4_O_I3[14]
.sym 10935 display.refresh_timer_state[13]
.sym 10936 $PACKER_VCC_NET
.sym 10937 display.refresh_timer_state_SB_DFFSR_Q_D_SB_LUT4_O_I3[13]
.sym 10939 display.refresh_timer_state_SB_DFFSR_Q_D_SB_LUT4_O_I3[15]
.sym 10941 $PACKER_VCC_NET
.sym 10942 display.refresh_timer_state[14]
.sym 10943 display.refresh_timer_state_SB_DFFSR_Q_D_SB_LUT4_O_I3[14]
.sym 10945 display.refresh_timer_state_SB_DFFSR_Q_D_SB_LUT4_O_I3[16]
.sym 10947 display.refresh_timer_state[15]
.sym 10948 $PACKER_VCC_NET
.sym 10949 display.refresh_timer_state_SB_DFFSR_Q_D_SB_LUT4_O_I3[15]
.sym 10951 clk$SB_IO_IN_$glb_clk
.sym 10952 display.refresh_timer_state_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O_$glb_sr
.sym 10978 display.refresh_timer_state_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O
.sym 10980 display.refresh_timer_state_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_1_I0[2]
.sym 10982 display.refresh_timer_state_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_1_I0[3]
.sym 10983 display.refresh_timer_state[0]
.sym 10984 display.refresh_timer_state_SB_LUT4_O_I3_SB_LUT4_I3_O[0]
.sym 10989 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[3]
.sym 10994 soc.cpu.instr_lh_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 11009 soc.cpu.instr_lh_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O[2]
.sym 11013 display.refresh_timer_state_SB_DFFSR_Q_D_SB_LUT4_O_I3[16]
.sym 11023 display.refresh_timer_state[21]
.sym 11036 display.refresh_timer_state[18]
.sym 11038 $PACKER_VCC_NET
.sym 11042 display.refresh_timer_state[16]
.sym 11043 display.refresh_timer_state[17]
.sym 11044 $PACKER_VCC_NET
.sym 11045 display.refresh_timer_state[19]
.sym 11046 display.refresh_timer_state[20]
.sym 11048 display.refresh_timer_state[22]
.sym 11049 display.refresh_timer_state[23]
.sym 11050 display.refresh_timer_state_SB_DFFSR_Q_D_SB_LUT4_O_I3[17]
.sym 11052 display.refresh_timer_state[16]
.sym 11053 $PACKER_VCC_NET
.sym 11054 display.refresh_timer_state_SB_DFFSR_Q_D_SB_LUT4_O_I3[16]
.sym 11056 display.refresh_timer_state_SB_DFFSR_Q_D_SB_LUT4_O_I3[18]
.sym 11058 display.refresh_timer_state[17]
.sym 11059 $PACKER_VCC_NET
.sym 11060 display.refresh_timer_state_SB_DFFSR_Q_D_SB_LUT4_O_I3[17]
.sym 11062 display.refresh_timer_state_SB_DFFSR_Q_D_SB_LUT4_O_I3[19]
.sym 11064 $PACKER_VCC_NET
.sym 11065 display.refresh_timer_state[18]
.sym 11066 display.refresh_timer_state_SB_DFFSR_Q_D_SB_LUT4_O_I3[18]
.sym 11068 display.refresh_timer_state_SB_DFFSR_Q_D_SB_LUT4_O_I3[20]
.sym 11070 display.refresh_timer_state[19]
.sym 11071 $PACKER_VCC_NET
.sym 11072 display.refresh_timer_state_SB_DFFSR_Q_D_SB_LUT4_O_I3[19]
.sym 11074 display.refresh_timer_state_SB_DFFSR_Q_D_SB_LUT4_O_I3[21]
.sym 11076 display.refresh_timer_state[20]
.sym 11077 $PACKER_VCC_NET
.sym 11078 display.refresh_timer_state_SB_DFFSR_Q_D_SB_LUT4_O_I3[20]
.sym 11080 display.refresh_timer_state_SB_DFFSR_Q_D_SB_LUT4_O_I3[22]
.sym 11082 $PACKER_VCC_NET
.sym 11083 display.refresh_timer_state[21]
.sym 11084 display.refresh_timer_state_SB_DFFSR_Q_D_SB_LUT4_O_I3[21]
.sym 11086 display.refresh_timer_state_SB_DFFSR_Q_D_SB_LUT4_O_I3[23]
.sym 11088 display.refresh_timer_state[22]
.sym 11089 $PACKER_VCC_NET
.sym 11090 display.refresh_timer_state_SB_DFFSR_Q_D_SB_LUT4_O_I3[22]
.sym 11093 $PACKER_VCC_NET
.sym 11094 display.refresh_timer_state[23]
.sym 11096 display.refresh_timer_state_SB_DFFSR_Q_D_SB_LUT4_O_I3[23]
.sym 11098 clk$SB_IO_IN_$glb_clk
.sym 11099 display.refresh_timer_state_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O_$glb_sr
.sym 11148 $PACKER_VCC_NET
.sym 11154 $PACKER_VCC_NET
.sym 11231 soc.cpu.reg_sh_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[2]
.sym 11233 soc.cpu.reg_sh_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[3]
.sym 11235 soc.cpu.reg_sh_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[4]
.sym 11236 soc.cpu.reg_sh_SB_DFF_Q_1_D_SB_LUT4_O_I1[0]
.sym 11244 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_26_I1_SB_LUT4_O_I2[3]
.sym 11247 soc.cpu.alu_out_SB_LUT4_O_12_I2_SB_LUT4_O_I3[2]
.sym 11248 soc.cpu.pcpi_rs2[25]
.sym 11250 soc.cpu.pcpi_rs2[28]
.sym 11276 soc.memory.rdata_1[3]
.sym 11278 iomem_addr[16]
.sym 11281 soc.memory.rdata_1[15]
.sym 11284 soc.memory.rdata_0[15]
.sym 11285 soc.memory.rdata_1[9]
.sym 11286 soc.memory.rdata_0[9]
.sym 11287 soc.memory.rdata_1[4]
.sym 11289 soc.memory.rdata_1[8]
.sym 11293 soc.memory.rdata_0[3]
.sym 11295 soc.memory.rdata_0[4]
.sym 11296 flash_clk_SB_LUT4_I1_I2[3]
.sym 11297 soc.cpu.reg_sh[1]
.sym 11298 soc.cpu.reg_sh[3]
.sym 11299 soc.cpu.instr_sll_SB_LUT4_I1_O_SB_LUT4_O_2_I3[0]
.sym 11301 soc.memory.rdata_0[8]
.sym 11304 flash_clk_SB_LUT4_I1_I2[3]
.sym 11305 iomem_addr[16]
.sym 11306 soc.memory.rdata_1[4]
.sym 11307 soc.memory.rdata_0[4]
.sym 11310 iomem_addr[16]
.sym 11311 flash_clk_SB_LUT4_I1_I2[3]
.sym 11312 soc.memory.rdata_1[15]
.sym 11313 soc.memory.rdata_0[15]
.sym 11316 soc.memory.rdata_0[9]
.sym 11317 iomem_addr[16]
.sym 11318 flash_clk_SB_LUT4_I1_I2[3]
.sym 11319 soc.memory.rdata_1[9]
.sym 11324 soc.cpu.reg_sh[1]
.sym 11329 soc.cpu.instr_sll_SB_LUT4_I1_O_SB_LUT4_O_2_I3[0]
.sym 11334 iomem_addr[16]
.sym 11335 flash_clk_SB_LUT4_I1_I2[3]
.sym 11336 soc.memory.rdata_0[8]
.sym 11337 soc.memory.rdata_1[8]
.sym 11340 soc.memory.rdata_0[3]
.sym 11341 iomem_addr[16]
.sym 11342 flash_clk_SB_LUT4_I1_I2[3]
.sym 11343 soc.memory.rdata_1[3]
.sym 11347 soc.cpu.reg_sh[3]
.sym 11359 soc.cpu.reg_sh_SB_DFF_Q_D_SB_LUT4_O_I1[0]
.sym 11360 soc.cpu.reg_sh[3]
.sym 11361 soc.cpu.instr_sll_SB_LUT4_I1_O_SB_LUT4_O_2_I3[0]
.sym 11362 soc.cpu.instr_sll_SB_LUT4_I1_O_SB_LUT4_O_2_I3[1]
.sym 11363 soc.cpu.reg_sh[4]
.sym 11364 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I1[0]
.sym 11367 iomem_addr[12]
.sym 11369 flash_clk_SB_LUT4_I1_O[0]
.sym 11376 iomem_wdata[4]
.sym 11380 iomem_wdata[5]
.sym 11386 soc.spimemio.xfer.flash_io3_di_SB_LUT4_I1_O_SB_LUT4_O_1_I3[2]
.sym 11391 soc.cpu.reg_sh[1]
.sym 11396 soc.memory.rdata_0[8]
.sym 11398 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_26_I1_SB_LUT4_O_I2[3]
.sym 11400 $PACKER_VCC_NET
.sym 11403 soc.memory.rdata_1[3]
.sym 11409 soc.cpu.reg_sh_SB_DFF_Q_D_SB_LUT4_O_I1[1]
.sym 11410 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 11412 soc.cpu.alu_out_SB_LUT4_O_26_I1[2]
.sym 11416 soc.cpu.cpu_state[4]
.sym 11419 iomem_wdata[12]
.sym 11421 flash_io0_oe_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_LUT4_O_I2[0]
.sym 11423 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_25_I0[3]
.sym 11438 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_CO_I1[2]
.sym 11441 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_CO_I1[3]
.sym 11442 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 11445 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_CO_I1[1]
.sym 11454 soc.cpu.instr_sll_SB_LUT4_I1_O_SB_LUT4_O_2_I3[0]
.sym 11456 soc.cpu.reg_sh[4]
.sym 11457 $PACKER_VCC_NET
.sym 11463 soc.cpu.instr_sll_SB_LUT4_I1_O_SB_LUT4_O_2_I3[1]
.sym 11465 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_CO_I1[4]
.sym 11466 $nextpnr_ICESTORM_LC_43$O
.sym 11468 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 11472 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 11474 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_CO_I1[1]
.sym 11478 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I2[2]
.sym 11480 $PACKER_VCC_NET
.sym 11481 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_CO_I1[2]
.sym 11484 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I2[3]
.sym 11487 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_CO_I1[3]
.sym 11490 $nextpnr_ICESTORM_LC_44$I3
.sym 11493 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_CO_I1[4]
.sym 11496 $nextpnr_ICESTORM_LC_44$COUT
.sym 11499 $PACKER_VCC_NET
.sym 11500 $nextpnr_ICESTORM_LC_44$I3
.sym 11503 soc.cpu.instr_sll_SB_LUT4_I1_O_SB_LUT4_O_2_I3[1]
.sym 11505 soc.cpu.instr_sll_SB_LUT4_I1_O_SB_LUT4_O_2_I3[0]
.sym 11506 $nextpnr_ICESTORM_LC_44$COUT
.sym 11512 soc.cpu.reg_sh[4]
.sym 11516 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[6]
.sym 11517 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[3]
.sym 11518 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[1]
.sym 11519 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_24_I0[0]
.sym 11520 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_25_I0[0]
.sym 11521 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_25_I0[1]
.sym 11522 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[0]
.sym 11523 soc.cpu.pcpi_rs1[4]
.sym 11526 iomem_addr[10]
.sym 11529 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I1[1]
.sym 11536 soc.cpu.cpu_state[4]
.sym 11538 soc.spimemio.rd_valid_SB_LUT4_I3_2_O_SB_LUT4_I2_O_SB_LUT4_I0_O[2]
.sym 11540 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_4_I0_SB_LUT4_O_1_I3[0]
.sym 11547 soc.cpu.pcpi_rs1[4]
.sym 11549 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_26_I1_SB_LUT4_O_I2[3]
.sym 11551 soc.cpu.mem_la_wdata_SB_LUT4_O_7_I3[1]
.sym 11558 soc.cpu.mem_la_wdata[3]
.sym 11559 soc.cpu.mem_la_wdata[6]
.sym 11565 soc.cpu.alu_out_SB_LUT4_O_30_I2_SB_LUT4_O_I3[2]
.sym 11572 soc.cpu.mem_la_wdata[2]
.sym 11573 soc.cpu.mem_la_wdata[7]
.sym 11574 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[5]
.sym 11575 soc.cpu.mem_la_wdata[4]
.sym 11577 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[1]
.sym 11578 soc.cpu.alu_out_SB_LUT4_O_26_I1[2]
.sym 11579 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[0]
.sym 11581 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[6]
.sym 11582 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[3]
.sym 11583 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[4]
.sym 11584 soc.cpu.mem_la_wdata[5]
.sym 11585 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[7]
.sym 11587 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[2]
.sym 11589 soc.cpu.instr_bgeu_SB_LUT4_I1_O_SB_LUT4_O_I1[0]
.sym 11591 soc.cpu.alu_out_SB_LUT4_O_26_I1[2]
.sym 11592 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[0]
.sym 11595 soc.cpu.instr_bgeu_SB_LUT4_I1_O_SB_LUT4_O_I1[1]
.sym 11597 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[1]
.sym 11598 soc.cpu.alu_out_SB_LUT4_O_30_I2_SB_LUT4_O_I3[2]
.sym 11601 soc.cpu.instr_bgeu_SB_LUT4_I1_O_SB_LUT4_O_I1[2]
.sym 11603 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[2]
.sym 11604 soc.cpu.mem_la_wdata[2]
.sym 11607 soc.cpu.instr_bgeu_SB_LUT4_I1_O_SB_LUT4_O_I1[3]
.sym 11609 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[3]
.sym 11610 soc.cpu.mem_la_wdata[3]
.sym 11613 soc.cpu.instr_bgeu_SB_LUT4_I1_O_SB_LUT4_O_I1[4]
.sym 11615 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[4]
.sym 11616 soc.cpu.mem_la_wdata[4]
.sym 11619 soc.cpu.instr_bgeu_SB_LUT4_I1_O_SB_LUT4_O_I1[5]
.sym 11621 soc.cpu.mem_la_wdata[5]
.sym 11622 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[5]
.sym 11625 soc.cpu.instr_bgeu_SB_LUT4_I1_O_SB_LUT4_O_I1[6]
.sym 11627 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[6]
.sym 11628 soc.cpu.mem_la_wdata[6]
.sym 11631 soc.cpu.instr_bgeu_SB_LUT4_I1_O_SB_LUT4_O_I1[7]
.sym 11633 soc.cpu.mem_la_wdata[7]
.sym 11634 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[7]
.sym 11639 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[12]
.sym 11640 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[11]
.sym 11641 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[14]
.sym 11642 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[10]
.sym 11643 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[9]
.sym 11644 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[13]
.sym 11645 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[15]
.sym 11646 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[8]
.sym 11649 iomem_addr[13]
.sym 11650 soc.cpu.pcpi_rs1[23]
.sym 11651 flash_clk_SB_LUT4_I1_I2[3]
.sym 11652 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_26_I1_SB_LUT4_O_I2[3]
.sym 11653 soc.cpu.mem_la_wdata[6]
.sym 11654 iomem_addr[10]
.sym 11656 soc.cpu.pcpi_rs1[4]
.sym 11657 flash_clk_SB_LUT4_I1_I2[3]
.sym 11661 soc.cpu.alu_out_SB_LUT4_O_30_I2_SB_LUT4_O_I3[2]
.sym 11662 soc.cpu.mem_rdata_latched_SB_LUT4_O_2_I0_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1[2]
.sym 11663 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[1]
.sym 11664 soc.cpu.alu_out_SB_LUT4_O_18_I2_SB_LUT4_O_I3[2]
.sym 11665 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_24_I0[0]
.sym 11666 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_26_I1_SB_LUT4_O_I2[3]
.sym 11668 soc.cpu.alu_out_SB_LUT4_O_14_I2_SB_LUT4_O_I3[1]
.sym 11670 soc.cpu.alu_out_SB_LUT4_O_10_I2_SB_LUT4_O_I3[0]
.sym 11674 soc.cpu.alu_out_SB_LUT4_O_21_I2_SB_LUT4_O_I3[1]
.sym 11675 soc.cpu.instr_bgeu_SB_LUT4_I1_O_SB_LUT4_O_I1[7]
.sym 11680 soc.cpu.alu_out_SB_LUT4_O_18_I2_SB_LUT4_O_I3[2]
.sym 11682 soc.cpu.alu_out_SB_LUT4_O_22_I2_SB_LUT4_O_I3[2]
.sym 11691 soc.cpu.alu_out_SB_LUT4_O_21_I2_SB_LUT4_O_I3[2]
.sym 11697 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[11]
.sym 11698 soc.cpu.alu_out_SB_LUT4_O_16_I2_SB_LUT4_O_I3[2]
.sym 11699 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[10]
.sym 11701 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[13]
.sym 11703 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[8]
.sym 11704 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[12]
.sym 11705 soc.cpu.alu_out_SB_LUT4_O_17_I2_SB_LUT4_O_I3[2]
.sym 11706 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[14]
.sym 11707 soc.cpu.mem_la_wdata_SB_LUT4_O_4_I3[1]
.sym 11708 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[9]
.sym 11709 soc.cpu.mem_la_wdata_SB_LUT4_O_3_I3[1]
.sym 11710 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[15]
.sym 11711 soc.cpu.mem_la_wdata_SB_LUT4_O_7_I3[1]
.sym 11712 soc.cpu.instr_bgeu_SB_LUT4_I1_O_SB_LUT4_O_I1[8]
.sym 11714 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[8]
.sym 11715 soc.cpu.mem_la_wdata_SB_LUT4_O_7_I3[1]
.sym 11718 soc.cpu.instr_bgeu_SB_LUT4_I1_O_SB_LUT4_O_I1[9]
.sym 11720 soc.cpu.alu_out_SB_LUT4_O_22_I2_SB_LUT4_O_I3[2]
.sym 11721 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[9]
.sym 11724 soc.cpu.instr_bgeu_SB_LUT4_I1_O_SB_LUT4_O_I1[10]
.sym 11726 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[10]
.sym 11727 soc.cpu.alu_out_SB_LUT4_O_21_I2_SB_LUT4_O_I3[2]
.sym 11730 soc.cpu.instr_bgeu_SB_LUT4_I1_O_SB_LUT4_O_I1[11]
.sym 11732 soc.cpu.mem_la_wdata_SB_LUT4_O_4_I3[1]
.sym 11733 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[11]
.sym 11736 soc.cpu.instr_bgeu_SB_LUT4_I1_O_SB_LUT4_O_I1[12]
.sym 11738 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[12]
.sym 11739 soc.cpu.mem_la_wdata_SB_LUT4_O_3_I3[1]
.sym 11742 soc.cpu.instr_bgeu_SB_LUT4_I1_O_SB_LUT4_O_I1[13]
.sym 11744 soc.cpu.alu_out_SB_LUT4_O_18_I2_SB_LUT4_O_I3[2]
.sym 11745 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[13]
.sym 11748 soc.cpu.instr_bgeu_SB_LUT4_I1_O_SB_LUT4_O_I1[14]
.sym 11750 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[14]
.sym 11751 soc.cpu.alu_out_SB_LUT4_O_17_I2_SB_LUT4_O_I3[2]
.sym 11754 soc.cpu.instr_bgeu_SB_LUT4_I1_O_SB_LUT4_O_I1[15]
.sym 11756 soc.cpu.alu_out_SB_LUT4_O_16_I2_SB_LUT4_O_I3[2]
.sym 11757 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[15]
.sym 11762 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_24_I0[1]
.sym 11763 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[18]
.sym 11764 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[19]
.sym 11765 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[20]
.sym 11766 soc.cpu.pcpi_rs1[5]
.sym 11767 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[21]
.sym 11768 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_19_I0[1]
.sym 11769 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[17]
.sym 11772 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I1_SB_LUT4_O_1_I2[1]
.sym 11774 soc.cpu.alu_out_SB_LUT4_O_30_I2_SB_LUT4_O_I3[1]
.sym 11775 flash_io0_oe_SB_LUT4_I1_O[0]
.sym 11777 iomem_wdata[12]
.sym 11778 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_26_I1_SB_LUT4_O_I2[1]
.sym 11779 soc.cpu.alu_out_SB_LUT4_O_21_I2_SB_LUT4_O_I3[2]
.sym 11781 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[12]
.sym 11782 soc.cpu.pcpi_rs1[2]
.sym 11785 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1[2]
.sym 11786 soc.cpu.mem_la_wdata_SB_LUT4_O_4_I3[1]
.sym 11787 soc.cpu.pcpi_rs1[5]
.sym 11788 soc.cpu.alu_out_SB_LUT4_O_12_I2_SB_LUT4_O_I3[1]
.sym 11789 soc.cpu.alu_out_SB_LUT4_O_16_I2_SB_LUT4_O_I3[1]
.sym 11790 $PACKER_VCC_NET
.sym 11791 soc.cpu.alu_out_SB_LUT4_O_17_I2_SB_LUT4_O_I3[2]
.sym 11792 soc.cpu.reg_sh_SB_DFF_Q_D_SB_LUT4_O_I1[1]
.sym 11793 soc.cpu.mem_la_wdata_SB_LUT4_O_4_I3[1]
.sym 11794 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[22]
.sym 11795 soc.cpu.mem_la_wdata_SB_LUT4_O_3_I3[1]
.sym 11796 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[23]
.sym 11797 soc.cpu.pcpi_rs2[27]
.sym 11798 soc.cpu.instr_bgeu_SB_LUT4_I1_O_SB_LUT4_O_I1[15]
.sym 11804 soc.cpu.alu_out_SB_LUT4_O_10_I2_SB_LUT4_O_I3[2]
.sym 11805 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[22]
.sym 11806 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[20]
.sym 11809 soc.cpu.pcpi_rs2[18]
.sym 11818 soc.cpu.pcpi_rs2[20]
.sym 11819 soc.cpu.alu_out_SB_LUT4_O_14_I2_SB_LUT4_O_I3[2]
.sym 11820 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[18]
.sym 11821 soc.cpu.alu_out_SB_LUT4_O_12_I2_SB_LUT4_O_I3[2]
.sym 11822 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[23]
.sym 11824 soc.cpu.alu_out_SB_LUT4_O_29_I1[2]
.sym 11826 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[17]
.sym 11827 soc.cpu.pcpi_rs2[16]
.sym 11828 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[16]
.sym 11829 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[19]
.sym 11830 soc.cpu.pcpi_rs2[23]
.sym 11832 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[21]
.sym 11835 soc.cpu.instr_bgeu_SB_LUT4_I1_O_SB_LUT4_O_I1[16]
.sym 11837 soc.cpu.pcpi_rs2[16]
.sym 11838 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[16]
.sym 11841 soc.cpu.instr_bgeu_SB_LUT4_I1_O_SB_LUT4_O_I1[17]
.sym 11843 soc.cpu.alu_out_SB_LUT4_O_14_I2_SB_LUT4_O_I3[2]
.sym 11844 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[17]
.sym 11847 soc.cpu.instr_bgeu_SB_LUT4_I1_O_SB_LUT4_O_I1[18]
.sym 11849 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[18]
.sym 11850 soc.cpu.pcpi_rs2[18]
.sym 11853 soc.cpu.instr_bgeu_SB_LUT4_I1_O_SB_LUT4_O_I1[19]
.sym 11855 soc.cpu.alu_out_SB_LUT4_O_12_I2_SB_LUT4_O_I3[2]
.sym 11856 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[19]
.sym 11859 soc.cpu.instr_bgeu_SB_LUT4_I1_O_SB_LUT4_O_I1[20]
.sym 11861 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[20]
.sym 11862 soc.cpu.pcpi_rs2[20]
.sym 11865 soc.cpu.instr_bgeu_SB_LUT4_I1_O_SB_LUT4_O_I1[21]
.sym 11867 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[21]
.sym 11868 soc.cpu.alu_out_SB_LUT4_O_10_I2_SB_LUT4_O_I3[2]
.sym 11871 soc.cpu.instr_bgeu_SB_LUT4_I1_O_SB_LUT4_O_I1[22]
.sym 11873 soc.cpu.alu_out_SB_LUT4_O_29_I1[2]
.sym 11874 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[22]
.sym 11877 soc.cpu.instr_bgeu_SB_LUT4_I1_O_SB_LUT4_O_I1[23]
.sym 11879 soc.cpu.pcpi_rs2[23]
.sym 11880 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[23]
.sym 11885 soc.cpu.alu_out_SB_LUT4_O_22_I2_SB_LUT4_O_I3[1]
.sym 11886 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[16]
.sym 11887 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_20_I0[1]
.sym 11888 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_20_I0[0]
.sym 11889 soc.cpu.alu_out_SB_LUT4_O_31_I2[3]
.sym 11890 soc.cpu.alu_out_SB_LUT4_O_21_I2_SB_LUT4_O_I3[1]
.sym 11891 soc.cpu.alu_out_SB_LUT4_O_31_I2_SB_LUT4_O_I3[3]
.sym 11892 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_19_I0[0]
.sym 11896 soc.cpu.instr_bgeu_SB_LUT4_I1_O[2]
.sym 11900 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[20]
.sym 11901 soc.cpu.pcpi_rs1[8]
.sym 11902 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[17]
.sym 11903 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_4_I0_SB_LUT4_O_1_I3[0]
.sym 11907 soc.cpu.mem_la_wdata[2]
.sym 11910 soc.cpu.alu_out_SB_LUT4_O_26_I1[2]
.sym 11912 soc.cpu.cpu_state[4]
.sym 11913 soc.cpu.alu_out_SB_LUT4_O_26_I1[2]
.sym 11914 soc.cpu.alu_out_SB_LUT4_O_29_I1[1]
.sym 11915 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_25_I0[3]
.sym 11916 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I1_SB_LUT4_O_1_I2[1]
.sym 11917 soc.cpu.instr_sh_SB_LUT4_I1_O[1]
.sym 11918 soc.cpu.pcpi_rs2[31]
.sym 11919 soc.cpu.mem_la_wdata_SB_LUT4_O_7_I3[1]
.sym 11920 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_11_I1_SB_LUT4_O_1_I2[1]
.sym 11921 soc.cpu.instr_bgeu_SB_LUT4_I1_O_SB_LUT4_O_I1[23]
.sym 11927 soc.cpu.pcpi_rs2[30]
.sym 11929 soc.cpu.pcpi_rs2[24]
.sym 11932 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[29]
.sym 11933 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[25]
.sym 11936 soc.cpu.pcpi_rs2[29]
.sym 11937 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[24]
.sym 11938 soc.cpu.alu_out_SB_LUT4_O_5_I2_SB_LUT4_O_I3[2]
.sym 11942 soc.cpu.pcpi_rs2[25]
.sym 11944 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[30]
.sym 11947 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[27]
.sym 11948 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[26]
.sym 11950 $PACKER_VCC_NET
.sym 11953 soc.cpu.pcpi_rs2[28]
.sym 11954 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[28]
.sym 11957 soc.cpu.pcpi_rs2[27]
.sym 11958 soc.cpu.instr_bgeu_SB_LUT4_I1_O_SB_LUT4_O_I1[24]
.sym 11960 soc.cpu.pcpi_rs2[24]
.sym 11961 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[24]
.sym 11964 soc.cpu.instr_bgeu_SB_LUT4_I1_O_SB_LUT4_O_I1[25]
.sym 11966 soc.cpu.pcpi_rs2[25]
.sym 11967 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[25]
.sym 11970 soc.cpu.instr_bgeu_SB_LUT4_I1_O_SB_LUT4_O_I1[26]
.sym 11972 soc.cpu.alu_out_SB_LUT4_O_5_I2_SB_LUT4_O_I3[2]
.sym 11973 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[26]
.sym 11976 soc.cpu.instr_bgeu_SB_LUT4_I1_O_SB_LUT4_O_I1[27]
.sym 11978 soc.cpu.pcpi_rs2[27]
.sym 11979 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[27]
.sym 11982 soc.cpu.instr_bgeu_SB_LUT4_I1_O_SB_LUT4_O_I1[28]
.sym 11984 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[28]
.sym 11985 soc.cpu.pcpi_rs2[28]
.sym 11988 soc.cpu.instr_bgeu_SB_LUT4_I1_O_SB_LUT4_O_I1[29]
.sym 11990 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[29]
.sym 11991 soc.cpu.pcpi_rs2[29]
.sym 11994 $nextpnr_ICESTORM_LC_9$I3
.sym 11996 soc.cpu.pcpi_rs2[30]
.sym 11997 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[30]
.sym 12000 $nextpnr_ICESTORM_LC_9$COUT
.sym 12003 $PACKER_VCC_NET
.sym 12004 $nextpnr_ICESTORM_LC_9$I3
.sym 12008 soc.cpu.alu_out_SB_LUT4_O_30_I2[1]
.sym 12009 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_25_I0[3]
.sym 12010 soc.cpu.alu_out_SB_LUT4_O_18_I2_SB_LUT4_O_I3[3]
.sym 12011 soc.cpu.alu_out_SB_LUT4_O_25_I1[2]
.sym 12012 soc.cpu.count_cycle[0]
.sym 12013 soc.cpu.alu_out_SB_LUT4_O_18_I2[1]
.sym 12014 soc.cpu.alu_out_SB_LUT4_O_30_I2_SB_LUT4_O_I3[3]
.sym 12015 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[0]
.sym 12017 soc.cpu.alu_out_SB_LUT4_O_21_I2_SB_LUT4_O_I3[1]
.sym 12019 soc.cpu.alu_out_SB_LUT4_O_15_I1[0]
.sym 12020 soc.cpu.pcpi_rs2[18]
.sym 12021 soc.cpu.alu_out_SB_LUT4_O_26_I1[2]
.sym 12023 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_24_I0_SB_LUT4_O_2_I1[1]
.sym 12025 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D[0]
.sym 12026 soc.cpu.alu_out_SB_LUT4_O_17_I2_SB_LUT4_O_I3[1]
.sym 12027 soc.cpu.alu_out_SB_LUT4_O_22_I2_SB_LUT4_O_I3[1]
.sym 12028 soc.cpu.cpu_state[4]
.sym 12029 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D[0]
.sym 12030 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I0_O[0]
.sym 12031 soc.cpu.alu_out_SB_LUT4_O_10_I2_SB_LUT4_O_I3[2]
.sym 12032 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_4_I0_SB_LUT4_O_1_I3[0]
.sym 12033 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[27]
.sym 12034 soc.cpu.pcpi_rs1[11]
.sym 12036 soc.cpu.alu_out_SB_LUT4_O_31_I2[3]
.sym 12037 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[6]
.sym 12038 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_4_I0_SB_LUT4_O_1_I3[0]
.sym 12039 soc.cpu.pcpi_rs1[4]
.sym 12040 soc.cpu.pcpi_rs1[4]
.sym 12041 soc.cpu.alu_out_SB_LUT4_O_27_I2[2]
.sym 12042 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_26_I1_SB_LUT4_O_I2[3]
.sym 12044 $nextpnr_ICESTORM_LC_9$COUT
.sym 12050 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[31]
.sym 12064 soc.cpu.instr_bgeu_SB_LUT4_I1_O_SB_LUT4_O_I1[30]
.sym 12065 soc.cpu.pcpi_rs1[23]
.sym 12066 soc.cpu.instr_bgeu_SB_LUT4_I1_O_SB_LUT4_O_I1[31]
.sym 12067 soc.cpu.pcpi_rs1[29]
.sym 12068 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I2_SB_LUT4_O_I2[0]
.sym 12073 soc.cpu.instr_bgeu_SB_LUT4_I1_O_SB_LUT4_O_I3[31]
.sym 12074 soc.cpu.alu_out_SB_LUT4_O_29_I1[1]
.sym 12076 soc.cpu.is_slti_blt_slt_SB_LUT4_I1_O[3]
.sym 12078 soc.cpu.pcpi_rs2[31]
.sym 12080 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_11_I1_SB_LUT4_O_1_I2[1]
.sym 12081 $nextpnr_ICESTORM_LC_10$I3
.sym 12083 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[31]
.sym 12084 soc.cpu.pcpi_rs2[31]
.sym 12085 $nextpnr_ICESTORM_LC_9$COUT
.sym 12091 $nextpnr_ICESTORM_LC_10$I3
.sym 12094 soc.cpu.is_slti_blt_slt_SB_LUT4_I1_O[3]
.sym 12095 soc.cpu.instr_bgeu_SB_LUT4_I1_O_SB_LUT4_O_I3[31]
.sym 12096 soc.cpu.instr_bgeu_SB_LUT4_I1_O_SB_LUT4_O_I1[30]
.sym 12097 soc.cpu.instr_bgeu_SB_LUT4_I1_O_SB_LUT4_O_I1[31]
.sym 12100 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I2_SB_LUT4_O_I2[0]
.sym 12108 soc.cpu.alu_out_SB_LUT4_O_29_I1[1]
.sym 12113 soc.cpu.pcpi_rs1[23]
.sym 12120 soc.cpu.pcpi_rs1[29]
.sym 12125 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_11_I1_SB_LUT4_O_1_I2[1]
.sym 12131 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[0]
.sym 12132 soc.cpu.alu_out_SB_LUT4_O_26_I2[2]
.sym 12133 soc.cpu.alu_out_q[1]
.sym 12134 soc.cpu.alu_out_SB_LUT4_O_25_I1[1]
.sym 12135 soc.cpu.alu_out_q[6]
.sym 12136 soc.cpu.alu_out_SB_LUT4_O_30_I2[0]
.sym 12137 soc.cpu.alu_out_SB_LUT4_O_25_I1[0]
.sym 12138 soc.cpu.alu_out_SB_LUT4_O_31_I2[2]
.sym 12141 soc.cpu.is_sltiu_bltu_sltu
.sym 12143 soc.cpu.pcpi_rs1[12]
.sym 12144 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D[0]
.sym 12145 soc.cpu.cpu_state[4]
.sym 12148 soc.cpu.alu_out_SB_LUT4_O_30_I2_SB_LUT4_O_I3[2]
.sym 12150 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I1_SB_LUT4_O_1_I2[1]
.sym 12151 soc.cpu.alu_out_SB_LUT4_O_5_I2_SB_LUT4_O_I3[2]
.sym 12152 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_26_I1_SB_LUT4_O_I2[3]
.sym 12155 soc.cpu.alu_out_SB_LUT4_O_14_I2_SB_LUT4_O_I3[1]
.sym 12156 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[15]
.sym 12157 soc.cpu.alu_out_SB_LUT4_O_10_I2_SB_LUT4_O_I3[0]
.sym 12158 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_19_I0[3]
.sym 12159 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I0_O[0]
.sym 12160 soc.cpu.alu_out_SB_LUT4_O_18_I2_SB_LUT4_O_I3[2]
.sym 12161 soc.cpu.alu_out_SB_LUT4_O_18_I2[1]
.sym 12162 soc.cpu.alu_out_SB_LUT4_O_31_I2[2]
.sym 12163 soc.cpu.alu_out_SB_LUT4_O_18_I2_SB_LUT4_O_I3[1]
.sym 12166 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_26_I1_SB_LUT4_O_I2[3]
.sym 12172 soc.cpu.pcpi_rs1[2]
.sym 12174 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_26_I1_SB_LUT4_O_I2[1]
.sym 12175 soc.cpu.mem_la_wdata[2]
.sym 12176 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I0_O[0]
.sym 12177 soc.cpu.alu_out_SB_LUT4_O_26_I1[2]
.sym 12180 soc.cpu.mem_la_wdata[3]
.sym 12186 soc.cpu.alu_out_SB_LUT4_O_30_I2_SB_LUT4_O_I3[1]
.sym 12187 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_4_I0_SB_LUT4_O_1_I3[0]
.sym 12189 soc.cpu.mem_la_wdata[7]
.sym 12191 soc.cpu.mem_la_wdata[4]
.sym 12192 soc.cpu.pcpi_rs1[5]
.sym 12195 soc.cpu.mem_la_wdata[6]
.sym 12198 soc.cpu.mem_la_wdata[5]
.sym 12199 soc.cpu.pcpi_rs1[4]
.sym 12201 soc.cpu.pcpi_rs1[3]
.sym 12203 soc.cpu.alu_out_SB_LUT4_O_30_I2_SB_LUT4_O_I3[2]
.sym 12204 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I3[1]
.sym 12206 soc.cpu.alu_out_SB_LUT4_O_26_I1[2]
.sym 12207 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I0_O[0]
.sym 12210 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I3[2]
.sym 12212 soc.cpu.alu_out_SB_LUT4_O_30_I2_SB_LUT4_O_I3[2]
.sym 12213 soc.cpu.alu_out_SB_LUT4_O_30_I2_SB_LUT4_O_I3[1]
.sym 12214 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I3[1]
.sym 12216 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I3[3]
.sym 12218 soc.cpu.mem_la_wdata[2]
.sym 12219 soc.cpu.pcpi_rs1[2]
.sym 12220 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I3[2]
.sym 12222 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I3[4]
.sym 12224 soc.cpu.pcpi_rs1[3]
.sym 12225 soc.cpu.mem_la_wdata[3]
.sym 12226 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I3[3]
.sym 12228 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I3[5]
.sym 12230 soc.cpu.mem_la_wdata[4]
.sym 12231 soc.cpu.pcpi_rs1[4]
.sym 12232 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I3[4]
.sym 12234 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I3[6]
.sym 12236 soc.cpu.pcpi_rs1[5]
.sym 12237 soc.cpu.mem_la_wdata[5]
.sym 12238 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I3[5]
.sym 12240 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I3[7]
.sym 12242 soc.cpu.mem_la_wdata[6]
.sym 12243 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_4_I0_SB_LUT4_O_1_I3[0]
.sym 12244 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I3[6]
.sym 12246 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I3[8]
.sym 12248 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_26_I1_SB_LUT4_O_I2[1]
.sym 12249 soc.cpu.mem_la_wdata[7]
.sym 12250 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I3[7]
.sym 12254 soc.cpu.alu_out_SB_LUT4_O_17_I2[0]
.sym 12255 soc.cpu.alu_out_SB_LUT4_O_24_I2[2]
.sym 12256 soc.cpu.alu_out_SB_LUT4_O_20_I2[2]
.sym 12257 soc.cpu.alu_out_SB_LUT4_O_22_I2[0]
.sym 12258 soc.cpu.alu_out_SB_LUT4_O_27_I2[2]
.sym 12259 soc.cpu.alu_out_SB_LUT4_O_16_I2[0]
.sym 12260 soc.cpu.alu_out_SB_LUT4_O_21_I2[0]
.sym 12261 soc.cpu.alu_out_SB_LUT4_O_29_I2[2]
.sym 12264 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_11_I0[3]
.sym 12265 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_26_I1_SB_LUT4_O_I2[3]
.sym 12266 soc.cpu.alu_out_SB_LUT4_O_1_I1[1]
.sym 12269 soc.cpu.mem_la_wdata[2]
.sym 12270 soc.cpu.mem_la_wdata[6]
.sym 12273 soc.cpu.alu_out_SB_LUT4_O_26_I1[2]
.sym 12274 soc.cpu.instr_sh_SB_LUT4_I1_O[1]
.sym 12276 soc.cpu.mem_la_wdata[3]
.sym 12278 soc.cpu.alu_out_SB_LUT4_O_17_I2_SB_LUT4_O_I3[2]
.sym 12279 soc.cpu.mem_la_wdata_SB_LUT4_O_3_I3[1]
.sym 12280 soc.cpu.alu_out_SB_LUT4_O_12_I2_SB_LUT4_O_I3[1]
.sym 12281 soc.cpu.pcpi_rs2[27]
.sym 12282 soc.cpu.pcpi_rs2[16]
.sym 12283 soc.cpu.pcpi_rs1[23]
.sym 12284 soc.cpu.reg_sh_SB_DFF_Q_D_SB_LUT4_O_I1[1]
.sym 12285 soc.cpu.mem_la_wdata_SB_LUT4_O_3_I3[1]
.sym 12286 soc.cpu.alu_out_SB_LUT4_O_16_I2_SB_LUT4_O_I3[1]
.sym 12288 soc.cpu.alu_out_SB_LUT4_O_10_I2_SB_LUT4_O_I3[0]
.sym 12289 soc.cpu.mem_la_wdata_SB_LUT4_O_4_I3[1]
.sym 12290 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I3[8]
.sym 12296 soc.cpu.mem_la_wdata_SB_LUT4_O_4_I3[1]
.sym 12301 soc.cpu.mem_la_wdata_SB_LUT4_O_3_I3[1]
.sym 12302 soc.cpu.alu_out_SB_LUT4_O_17_I2_SB_LUT4_O_I3[2]
.sym 12303 soc.cpu.alu_out_SB_LUT4_O_22_I2_SB_LUT4_O_I3[1]
.sym 12304 soc.cpu.alu_out_SB_LUT4_O_22_I2_SB_LUT4_O_I3[2]
.sym 12305 soc.cpu.pcpi_rs1[8]
.sym 12306 soc.cpu.pcpi_rs1[11]
.sym 12308 soc.cpu.alu_out_SB_LUT4_O_17_I2_SB_LUT4_O_I3[1]
.sym 12310 soc.cpu.alu_out_SB_LUT4_O_21_I2_SB_LUT4_O_I3[2]
.sym 12312 soc.cpu.alu_out_SB_LUT4_O_16_I2_SB_LUT4_O_I3[1]
.sym 12319 soc.cpu.pcpi_rs1[12]
.sym 12320 soc.cpu.alu_out_SB_LUT4_O_18_I2_SB_LUT4_O_I3[2]
.sym 12322 soc.cpu.alu_out_SB_LUT4_O_16_I2_SB_LUT4_O_I3[2]
.sym 12323 soc.cpu.alu_out_SB_LUT4_O_18_I2_SB_LUT4_O_I3[1]
.sym 12324 soc.cpu.mem_la_wdata_SB_LUT4_O_7_I3[1]
.sym 12325 soc.cpu.alu_out_SB_LUT4_O_21_I2_SB_LUT4_O_I3[1]
.sym 12327 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I3[9]
.sym 12329 soc.cpu.pcpi_rs1[8]
.sym 12330 soc.cpu.mem_la_wdata_SB_LUT4_O_7_I3[1]
.sym 12331 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I3[8]
.sym 12333 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I3[10]
.sym 12335 soc.cpu.alu_out_SB_LUT4_O_22_I2_SB_LUT4_O_I3[2]
.sym 12336 soc.cpu.alu_out_SB_LUT4_O_22_I2_SB_LUT4_O_I3[1]
.sym 12337 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I3[9]
.sym 12339 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I3[11]
.sym 12341 soc.cpu.alu_out_SB_LUT4_O_21_I2_SB_LUT4_O_I3[1]
.sym 12342 soc.cpu.alu_out_SB_LUT4_O_21_I2_SB_LUT4_O_I3[2]
.sym 12343 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I3[10]
.sym 12345 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I3[12]
.sym 12347 soc.cpu.pcpi_rs1[11]
.sym 12348 soc.cpu.mem_la_wdata_SB_LUT4_O_4_I3[1]
.sym 12349 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I3[11]
.sym 12351 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I3[13]
.sym 12353 soc.cpu.pcpi_rs1[12]
.sym 12354 soc.cpu.mem_la_wdata_SB_LUT4_O_3_I3[1]
.sym 12355 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I3[12]
.sym 12357 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I3[14]
.sym 12359 soc.cpu.alu_out_SB_LUT4_O_18_I2_SB_LUT4_O_I3[2]
.sym 12360 soc.cpu.alu_out_SB_LUT4_O_18_I2_SB_LUT4_O_I3[1]
.sym 12361 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I3[13]
.sym 12363 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I3[15]
.sym 12365 soc.cpu.alu_out_SB_LUT4_O_17_I2_SB_LUT4_O_I3[2]
.sym 12366 soc.cpu.alu_out_SB_LUT4_O_17_I2_SB_LUT4_O_I3[1]
.sym 12367 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I3[14]
.sym 12369 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I3[16]
.sym 12371 soc.cpu.alu_out_SB_LUT4_O_16_I2_SB_LUT4_O_I3[2]
.sym 12372 soc.cpu.alu_out_SB_LUT4_O_16_I2_SB_LUT4_O_I3[1]
.sym 12373 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I3[15]
.sym 12378 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[14]
.sym 12379 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[10]
.sym 12380 soc.cpu.alu_out_SB_LUT4_O_18_I2[0]
.sym 12381 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[13]
.sym 12382 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[12]
.sym 12383 soc.cpu.alu_out_SB_LUT4_O_23_I2[2]
.sym 12384 soc.cpu.alu_out_q[13]
.sym 12386 soc.cpu.alu_out_SB_LUT4_O_16_I2[0]
.sym 12387 soc.cpu.alu_out_SB_LUT4_O_14_I2[0]
.sym 12390 soc.cpu.alu_out_SB_LUT4_O_21_I2[0]
.sym 12391 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I1_SB_LUT4_O_1_I2[1]
.sym 12396 soc.cpu.alu_out_SB_LUT4_O_17_I2[0]
.sym 12397 soc.cpu.is_slti_blt_slt_SB_LUT4_I1_O[3]
.sym 12399 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[12]
.sym 12400 soc.cpu.alu_out_SB_LUT4_O_20_I2[2]
.sym 12401 soc.cpu.pcpi_rs1[27]
.sym 12402 soc.cpu.pcpi_rs2[31]
.sym 12403 soc.cpu.pcpi_rs1[20]
.sym 12404 soc.cpu.cpu_state[4]
.sym 12406 soc.cpu.alu_out_SB_LUT4_O_29_I1[1]
.sym 12408 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I1_SB_LUT4_O_1_I2[1]
.sym 12409 soc.cpu.alu_out_SB_LUT4_O_10_I2_SB_LUT4_O_I3[1]
.sym 12410 soc.cpu.mem_la_wdata_SB_LUT4_O_7_I3[1]
.sym 12411 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[17]
.sym 12412 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_11_I1_SB_LUT4_O_1_I2[1]
.sym 12413 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I3[16]
.sym 12419 soc.cpu.pcpi_rs2[18]
.sym 12420 soc.cpu.alu_out_SB_LUT4_O_10_I2_SB_LUT4_O_I3[1]
.sym 12421 soc.cpu.pcpi_rs1[20]
.sym 12422 soc.cpu.alu_out_SB_LUT4_O_14_I2_SB_LUT4_O_I3[1]
.sym 12428 soc.cpu.pcpi_rs2[23]
.sym 12430 soc.cpu.alu_out_SB_LUT4_O_29_I1[1]
.sym 12431 soc.cpu.pcpi_rs1[18]
.sym 12434 soc.cpu.alu_out_SB_LUT4_O_29_I1[2]
.sym 12435 soc.cpu.alu_out_SB_LUT4_O_12_I2_SB_LUT4_O_I3[2]
.sym 12438 soc.cpu.alu_out_SB_LUT4_O_12_I2_SB_LUT4_O_I3[1]
.sym 12439 soc.cpu.alu_out_SB_LUT4_O_14_I2_SB_LUT4_O_I3[2]
.sym 12442 soc.cpu.pcpi_rs2[16]
.sym 12443 soc.cpu.pcpi_rs1[23]
.sym 12444 soc.cpu.alu_out_SB_LUT4_O_10_I2_SB_LUT4_O_I3[2]
.sym 12445 soc.cpu.pcpi_rs2[20]
.sym 12449 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I1_SB_LUT4_O_1_I2[1]
.sym 12450 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I3[17]
.sym 12452 soc.cpu.pcpi_rs2[16]
.sym 12453 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I1_SB_LUT4_O_1_I2[1]
.sym 12454 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I3[16]
.sym 12456 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I3[18]
.sym 12458 soc.cpu.alu_out_SB_LUT4_O_14_I2_SB_LUT4_O_I3[1]
.sym 12459 soc.cpu.alu_out_SB_LUT4_O_14_I2_SB_LUT4_O_I3[2]
.sym 12460 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I3[17]
.sym 12462 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I3[19]
.sym 12464 soc.cpu.pcpi_rs2[18]
.sym 12465 soc.cpu.pcpi_rs1[18]
.sym 12466 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I3[18]
.sym 12468 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I3[20]
.sym 12470 soc.cpu.alu_out_SB_LUT4_O_12_I2_SB_LUT4_O_I3[1]
.sym 12471 soc.cpu.alu_out_SB_LUT4_O_12_I2_SB_LUT4_O_I3[2]
.sym 12472 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I3[19]
.sym 12474 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I3[21]
.sym 12476 soc.cpu.pcpi_rs1[20]
.sym 12477 soc.cpu.pcpi_rs2[20]
.sym 12478 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I3[20]
.sym 12480 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I3[22]
.sym 12482 soc.cpu.alu_out_SB_LUT4_O_10_I2_SB_LUT4_O_I3[1]
.sym 12483 soc.cpu.alu_out_SB_LUT4_O_10_I2_SB_LUT4_O_I3[2]
.sym 12484 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I3[21]
.sym 12486 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I3[23]
.sym 12488 soc.cpu.alu_out_SB_LUT4_O_29_I1[1]
.sym 12489 soc.cpu.alu_out_SB_LUT4_O_29_I1[2]
.sym 12490 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I3[22]
.sym 12492 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I3[24]
.sym 12494 soc.cpu.pcpi_rs1[23]
.sym 12495 soc.cpu.pcpi_rs2[23]
.sym 12496 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I3[23]
.sym 12500 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[23]
.sym 12501 soc.cpu.alu_out_SB_LUT4_O_13_I2[2]
.sym 12502 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[18]
.sym 12503 soc.cpu.alu_out_SB_LUT4_O_8_I2[2]
.sym 12504 soc.cpu.alu_out_SB_LUT4_O_11_I2[2]
.sym 12505 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[20]
.sym 12506 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[27]
.sym 12507 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[21]
.sym 12509 soc.cpu.cpuregs_raddr2[2]
.sym 12510 soc.cpu.alu_out_SB_LUT4_O_12_I2_SB_LUT4_O_I3[2]
.sym 12511 soc.cpu.pcpi_rs2[25]
.sym 12515 soc.cpu.mem_la_wdata[4]
.sym 12517 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[13]
.sym 12518 soc.cpu.alu_out_SB_LUT4_O_14_I2_SB_LUT4_O_I3[1]
.sym 12519 soc.cpu.cpu_state[4]
.sym 12522 soc.cpu.cpu_state[2]
.sym 12523 soc.cpu.pcpi_rs2[18]
.sym 12525 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 12526 soc.cpu.is_slti_blt_slt_SB_LUT4_I1_O_SB_LUT4_O_I0[3]
.sym 12528 soc.cpu.alu_out_SB_LUT4_O_31_I2[3]
.sym 12529 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[27]
.sym 12530 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_26_I1_SB_LUT4_O_I2[3]
.sym 12531 soc.cpu.instr_bgeu
.sym 12532 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[24]
.sym 12533 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[22]
.sym 12534 soc.cpu.alu_out_SB_LUT4_O_5_I2_SB_LUT4_O_I3[1]
.sym 12536 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I3[24]
.sym 12541 soc.cpu.alu_out_SB_LUT4_O_5_I2_SB_LUT4_O_I3[1]
.sym 12545 soc.cpu.pcpi_rs2[30]
.sym 12549 soc.cpu.pcpi_rs2[28]
.sym 12550 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_9_I2_SB_LUT4_O_I2[0]
.sym 12551 soc.cpu.pcpi_rs2[27]
.sym 12555 soc.cpu.pcpi_rs2[24]
.sym 12557 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I2_SB_LUT4_O_I2[0]
.sym 12558 soc.cpu.pcpi_rs1[30]
.sym 12560 soc.cpu.pcpi_rs1[29]
.sym 12561 soc.cpu.pcpi_rs1[27]
.sym 12562 soc.cpu.pcpi_rs2[31]
.sym 12564 soc.cpu.pcpi_rs2[25]
.sym 12565 soc.cpu.pcpi_rs1[31]
.sym 12568 soc.cpu.pcpi_rs2[29]
.sym 12571 soc.cpu.alu_out_SB_LUT4_O_5_I2_SB_LUT4_O_I3[2]
.sym 12572 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_11_I1_SB_LUT4_O_1_I2[1]
.sym 12573 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I3[25]
.sym 12575 soc.cpu.pcpi_rs2[24]
.sym 12576 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I2_SB_LUT4_O_I2[0]
.sym 12577 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I3[24]
.sym 12579 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I3[26]
.sym 12581 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_11_I1_SB_LUT4_O_1_I2[1]
.sym 12582 soc.cpu.pcpi_rs2[25]
.sym 12583 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I3[25]
.sym 12585 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I3[27]
.sym 12587 soc.cpu.alu_out_SB_LUT4_O_5_I2_SB_LUT4_O_I3[2]
.sym 12588 soc.cpu.alu_out_SB_LUT4_O_5_I2_SB_LUT4_O_I3[1]
.sym 12589 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I3[26]
.sym 12591 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I3[28]
.sym 12593 soc.cpu.pcpi_rs1[27]
.sym 12594 soc.cpu.pcpi_rs2[27]
.sym 12595 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I3[27]
.sym 12597 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I3[29]
.sym 12599 soc.cpu.pcpi_rs2[28]
.sym 12600 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_9_I2_SB_LUT4_O_I2[0]
.sym 12601 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I3[28]
.sym 12603 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I3[30]
.sym 12605 soc.cpu.pcpi_rs2[29]
.sym 12606 soc.cpu.pcpi_rs1[29]
.sym 12607 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I3[29]
.sym 12609 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I3[31]
.sym 12611 soc.cpu.pcpi_rs1[30]
.sym 12612 soc.cpu.pcpi_rs2[30]
.sym 12613 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I3[30]
.sym 12616 soc.cpu.pcpi_rs1[31]
.sym 12618 soc.cpu.pcpi_rs2[31]
.sym 12619 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I3[31]
.sym 12623 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[29]
.sym 12624 soc.cpu.alu_out_SB_LUT4_O_2_I2[2]
.sym 12625 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[17]
.sym 12626 soc.cpu.alu_out_SB_LUT4_O_3_I2[3]
.sym 12628 soc.cpu.alu_out_SB_LUT4_O_6_I2[2]
.sym 12629 soc.cpu.alu_out_q[28]
.sym 12630 soc.cpu.alu_out_SB_LUT4_O_1_I2[2]
.sym 12632 soc.cpu.cpu_state[4]
.sym 12633 soc.cpu.cpu_state[4]
.sym 12634 soc.cpu.pcpi_rs2[28]
.sym 12638 soc.cpu.alu_out_SB_LUT4_O_16_I2_SB_LUT4_O_I3[2]
.sym 12639 soc.cpu.alu_out_q[8]
.sym 12641 soc.cpu.pcpi_rs2[23]
.sym 12642 soc.cpu.alu_out_SB_LUT4_O_30_I2_SB_LUT4_O_I3[2]
.sym 12643 soc.cpu.is_sll_srl_sra_SB_LUT4_I1_O_SB_LUT4_I1_I0_SB_LUT4_I2_O[2]
.sym 12647 soc.cpu.is_compare_SB_LUT4_I0_O[3]
.sym 12650 soc.cpu.irq_mask[1]
.sym 12651 soc.cpu.alu_out_SB_LUT4_O_14_I2_SB_LUT4_O_I3[1]
.sym 12652 soc.cpu.alu_out_SB_LUT4_O_18_I2_SB_LUT4_O_I3[2]
.sym 12653 soc.cpu.alu_out_SB_LUT4_O_10_I2_SB_LUT4_O_I3[0]
.sym 12654 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_26_I1_SB_LUT4_O_I2[3]
.sym 12655 soc.cpu.alu_out_SB_LUT4_O_31_I2[2]
.sym 12656 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I0_O[0]
.sym 12657 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_19_I0[3]
.sym 12658 soc.cpu.cpu_state[3]
.sym 12664 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[16]
.sym 12665 soc.cpu.is_compare_SB_LUT4_I0_O[3]
.sym 12666 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[21]
.sym 12667 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[27]
.sym 12668 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[28]
.sym 12671 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[31]
.sym 12674 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[26]
.sym 12675 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[27]
.sym 12676 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[28]
.sym 12677 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[26]
.sym 12679 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[31]
.sym 12681 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[17]
.sym 12683 soc.cpu.instr_sub
.sym 12685 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[21]
.sym 12686 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[22]
.sym 12688 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[16]
.sym 12689 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[17]
.sym 12691 soc.cpu.instr_sub
.sym 12693 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[22]
.sym 12694 soc.cpu.is_compare_SB_LUT4_I0_O[3]
.sym 12697 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[22]
.sym 12698 soc.cpu.is_compare_SB_LUT4_I0_O[3]
.sym 12699 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[22]
.sym 12700 soc.cpu.instr_sub
.sym 12703 soc.cpu.is_compare_SB_LUT4_I0_O[3]
.sym 12704 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[17]
.sym 12705 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[17]
.sym 12706 soc.cpu.instr_sub
.sym 12709 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[26]
.sym 12710 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[26]
.sym 12711 soc.cpu.instr_sub
.sym 12712 soc.cpu.is_compare_SB_LUT4_I0_O[3]
.sym 12715 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[31]
.sym 12716 soc.cpu.instr_sub
.sym 12717 soc.cpu.is_compare_SB_LUT4_I0_O[3]
.sym 12718 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[31]
.sym 12721 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[27]
.sym 12722 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[27]
.sym 12723 soc.cpu.instr_sub
.sym 12724 soc.cpu.is_compare_SB_LUT4_I0_O[3]
.sym 12727 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[21]
.sym 12728 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[21]
.sym 12729 soc.cpu.is_compare_SB_LUT4_I0_O[3]
.sym 12730 soc.cpu.instr_sub
.sym 12733 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[16]
.sym 12734 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[16]
.sym 12735 soc.cpu.instr_sub
.sym 12736 soc.cpu.is_compare_SB_LUT4_I0_O[3]
.sym 12739 soc.cpu.is_compare_SB_LUT4_I0_O[3]
.sym 12740 soc.cpu.instr_sub
.sym 12741 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[28]
.sym 12742 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[28]
.sym 12746 soc.cpu.alu_out_SB_LUT4_O_10_I2[1]
.sym 12747 soc.cpu.alu_out_q[21]
.sym 12748 soc.cpu.alu_out_q[0]
.sym 12749 soc.cpu.alu_out_SB_LUT4_O_10_I2_SB_LUT4_O_I3[3]
.sym 12751 soc.cpu.alu_out_q[27]
.sym 12752 soc.cpu.is_compare_SB_LUT4_I0_O[3]
.sym 12753 soc.cpu.alu_out_SB_LUT4_O_4_I2[3]
.sym 12756 soc.cpu.instr_sll_SB_LUT4_I1_O_SB_LUT4_I0_O[1]
.sym 12757 soc.cpu.alu_out_SB_LUT4_O_14_I2_SB_LUT4_O_I3[1]
.sym 12758 soc.cpu.alu_out_SB_LUT4_O_1_I1[1]
.sym 12759 soc.cpu.alu_out_q[28]
.sym 12767 soc.cpu.alu_out_SB_LUT4_O_14_I2_SB_LUT4_O_I3[2]
.sym 12769 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[17]
.sym 12770 soc.cpu.pcpi_rs1[23]
.sym 12771 soc.cpu.alu_out_SB_LUT4_O_5_I2[0]
.sym 12772 soc.cpu.alu_out_SB_LUT4_O_12_I2_SB_LUT4_O_I3[1]
.sym 12773 soc.cpu.pcpi_rs2[27]
.sym 12774 soc.cpu.alu_out_SB_LUT4_O_16_I2_SB_LUT4_O_I3[1]
.sym 12775 soc.cpu.instr_bge
.sym 12776 soc.cpu.alu_out_SB_LUT4_O_10_I2_SB_LUT4_O_I3[0]
.sym 12777 soc.cpu.mem_la_wdata_SB_LUT4_O_3_I3[1]
.sym 12778 soc.cpu.pcpi_rs2[16]
.sym 12779 soc.cpu.alu_out_SB_LUT4_O_31_I2[0]
.sym 12780 soc.cpu.instr_sll_SB_LUT4_I1_O[2]
.sym 12781 soc.cpu.mem_la_wdata_SB_LUT4_O_4_I3[1]
.sym 12787 soc.cpu.alu_out_SB_LUT4_O_9_I1[2]
.sym 12788 soc.cpu.is_slti_blt_slt_SB_LUT4_I1_O[2]
.sym 12789 soc.cpu.is_slti_blt_slt_SB_LUT4_I1_O[0]
.sym 12790 soc.cpu.instr_bgeu_SB_LUT4_I1_O[3]
.sym 12791 soc.cpu.instr_bge
.sym 12793 soc.cpu.is_slti_blt_slt_SB_LUT4_I1_O[3]
.sym 12794 soc.cpu.instr_or_SB_LUT4_I2_O[2]
.sym 12795 soc.cpu.alu_out_SB_LUT4_O_9_I1[0]
.sym 12796 soc.cpu.is_compare_SB_LUT4_I0_O[3]
.sym 12797 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[12]
.sym 12799 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[12]
.sym 12801 soc.cpu.instr_bgeu
.sym 12803 soc.cpu.instr_bgeu_SB_LUT4_I1_O[2]
.sym 12804 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[24]
.sym 12805 soc.cpu.alu_out_SB_LUT4_O_10_I2_SB_LUT4_O_I3[0]
.sym 12806 soc.cpu.instr_bgeu_SB_LUT4_I1_O[1]
.sym 12807 soc.cpu.instr_or_SB_LUT4_I2_O[3]
.sym 12808 soc.cpu.is_sltiu_bltu_sltu
.sym 12809 soc.cpu.instr_sub
.sym 12811 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[24]
.sym 12812 soc.cpu.alu_out_SB_LUT4_O_9_I1[1]
.sym 12814 soc.cpu.instr_bgeu_SB_LUT4_I1_O[1]
.sym 12815 soc.cpu.instr_bne
.sym 12816 soc.cpu.alu_out_SB_LUT4_O_29_I1[1]
.sym 12817 soc.cpu.alu_out_SB_LUT4_O_29_I1[2]
.sym 12820 soc.cpu.alu_out_SB_LUT4_O_29_I1[1]
.sym 12821 soc.cpu.instr_or_SB_LUT4_I2_O[2]
.sym 12822 soc.cpu.instr_or_SB_LUT4_I2_O[3]
.sym 12823 soc.cpu.alu_out_SB_LUT4_O_29_I1[2]
.sym 12826 soc.cpu.alu_out_SB_LUT4_O_29_I1[2]
.sym 12827 soc.cpu.alu_out_SB_LUT4_O_10_I2_SB_LUT4_O_I3[0]
.sym 12829 soc.cpu.alu_out_SB_LUT4_O_29_I1[1]
.sym 12832 soc.cpu.instr_bge
.sym 12833 soc.cpu.instr_bne
.sym 12834 soc.cpu.instr_bgeu_SB_LUT4_I1_O[1]
.sym 12835 soc.cpu.is_sltiu_bltu_sltu
.sym 12838 soc.cpu.instr_bgeu
.sym 12839 soc.cpu.is_slti_blt_slt_SB_LUT4_I1_O[0]
.sym 12840 soc.cpu.is_slti_blt_slt_SB_LUT4_I1_O[2]
.sym 12841 soc.cpu.is_slti_blt_slt_SB_LUT4_I1_O[3]
.sym 12844 soc.cpu.instr_bgeu_SB_LUT4_I1_O[2]
.sym 12845 soc.cpu.instr_bgeu_SB_LUT4_I1_O[1]
.sym 12846 soc.cpu.instr_bge
.sym 12847 soc.cpu.instr_bgeu_SB_LUT4_I1_O[3]
.sym 12850 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[12]
.sym 12851 soc.cpu.instr_sub
.sym 12852 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[12]
.sym 12853 soc.cpu.is_compare_SB_LUT4_I0_O[3]
.sym 12856 soc.cpu.alu_out_SB_LUT4_O_9_I1[2]
.sym 12858 soc.cpu.alu_out_SB_LUT4_O_9_I1[1]
.sym 12859 soc.cpu.alu_out_SB_LUT4_O_9_I1[0]
.sym 12862 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[24]
.sym 12863 soc.cpu.is_compare_SB_LUT4_I0_O[3]
.sym 12864 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[24]
.sym 12865 soc.cpu.instr_sub
.sym 12867 clk$SB_IO_IN_$glb_clk
.sym 12870 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_10_I0[1]
.sym 12871 soc.cpu.is_sll_srl_sra_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I2_O[0]
.sym 12872 soc.cpu.instr_sll_SB_LUT4_I1_O[2]
.sym 12873 soc.cpu.instr_srl_SB_LUT4_I1_O[0]
.sym 12874 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_10_I0[0]
.sym 12875 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_10_I2_SB_LUT4_O_I2[1]
.sym 12876 soc.cpu.alu_out_SB_LUT4_O_12_I2_SB_LUT4_O_I3[1]
.sym 12878 iomem_addr[12]
.sym 12881 UART_RX_SB_LUT4_I1_I0[3]
.sym 12882 soc.cpu.is_compare_SB_LUT4_I0_O[3]
.sym 12883 UART_RX_SB_LUT4_I1_I0[3]
.sym 12884 soc.cpu.is_lui_auipc_jal
.sym 12885 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O[1]
.sym 12886 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I1_SB_LUT4_O_1_I2[1]
.sym 12888 soc.cpu.alu_out_SB_LUT4_O_22_I2_SB_LUT4_O_I3[2]
.sym 12891 soc.cpu.cpuregs.regs.0.0.1_RDATA_15[0]
.sym 12893 soc.cpu.alu_out_SB_LUT4_O_10_I2_SB_LUT4_O_I3[1]
.sym 12894 soc.cpu.pcpi_rs2[31]
.sym 12895 soc.cpu.cpu_state_SB_DFF_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I2[1]
.sym 12896 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_11_I1_SB_LUT4_O_1_I2[1]
.sym 12897 soc.cpu.mem_la_wdata_SB_LUT4_O_7_I3[1]
.sym 12898 soc.cpu.alu_out_SB_LUT4_O_31_I2[1]
.sym 12899 soc.cpu.pcpi_rs1[20]
.sym 12900 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I1_SB_LUT4_O_1_I2[1]
.sym 12901 soc.cpu.instr_bne
.sym 12902 soc.cpu.alu_out_SB_LUT4_O_29_I1[1]
.sym 12903 soc.cpu.cpu_state[4]
.sym 12904 soc.cpu.pcpi_rs1[27]
.sym 12910 soc.cpu.alu_out_SB_LUT4_O_17_I2_SB_LUT4_O_I3[1]
.sym 12911 soc.cpu.alu_out_SB_LUT4_O_10_I2_SB_LUT4_O_I3[1]
.sym 12914 soc.cpu.alu_out_SB_LUT4_O_18_I2_SB_LUT4_O_I3[1]
.sym 12917 soc.cpu.instr_sra_SB_LUT4_I0_O[0]
.sym 12919 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I1_SB_LUT4_O_1_I2[1]
.sym 12921 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_11_I0[1]
.sym 12923 soc.cpu.cpu_state[4]
.sym 12925 soc.cpu.pcpi_rs1[18]
.sym 12926 soc.cpu.alu_out_SB_LUT4_O_29_I1[1]
.sym 12928 soc.cpu.alu_out_SB_LUT4_O_14_I2_SB_LUT4_O_I3[1]
.sym 12929 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_12_I0[3]
.sym 12930 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_26_I1_SB_LUT4_O_I2[3]
.sym 12931 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_11_I0[3]
.sym 12934 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_12_I0[0]
.sym 12935 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_12_I0[1]
.sym 12937 soc.cpu.mem_do_rdata_SB_LUT4_I1_O[3]
.sym 12938 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_26_I1_SB_LUT4_O_I2[3]
.sym 12940 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_11_I0[0]
.sym 12941 soc.cpu.alu_out_SB_LUT4_O_12_I2_SB_LUT4_O_I3[1]
.sym 12943 soc.cpu.pcpi_rs1[18]
.sym 12944 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_26_I1_SB_LUT4_O_I2[3]
.sym 12945 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I1_SB_LUT4_O_1_I2[1]
.sym 12946 soc.cpu.instr_sra_SB_LUT4_I0_O[0]
.sym 12949 soc.cpu.alu_out_SB_LUT4_O_10_I2_SB_LUT4_O_I3[1]
.sym 12950 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_26_I1_SB_LUT4_O_I2[3]
.sym 12951 soc.cpu.instr_sra_SB_LUT4_I0_O[0]
.sym 12952 soc.cpu.alu_out_SB_LUT4_O_18_I2_SB_LUT4_O_I3[1]
.sym 12955 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_12_I0[1]
.sym 12956 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_12_I0[3]
.sym 12957 soc.cpu.cpu_state[4]
.sym 12958 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_12_I0[0]
.sym 12961 soc.cpu.instr_sra_SB_LUT4_I0_O[0]
.sym 12962 soc.cpu.alu_out_SB_LUT4_O_17_I2_SB_LUT4_O_I3[1]
.sym 12963 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_26_I1_SB_LUT4_O_I2[3]
.sym 12964 soc.cpu.alu_out_SB_LUT4_O_29_I1[1]
.sym 12979 soc.cpu.alu_out_SB_LUT4_O_12_I2_SB_LUT4_O_I3[1]
.sym 12980 soc.cpu.instr_sra_SB_LUT4_I0_O[0]
.sym 12981 soc.cpu.alu_out_SB_LUT4_O_14_I2_SB_LUT4_O_I3[1]
.sym 12982 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_26_I1_SB_LUT4_O_I2[3]
.sym 12985 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_11_I0[3]
.sym 12986 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_11_I0[1]
.sym 12987 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_11_I0[0]
.sym 12988 soc.cpu.cpu_state[4]
.sym 12989 soc.cpu.mem_do_rdata_SB_LUT4_I1_O[3]
.sym 12990 clk$SB_IO_IN_$glb_clk
.sym 12992 soc.cpu.mem_la_wdata_SB_LUT4_O_7_I3[1]
.sym 12993 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_3_I0[1]
.sym 12994 soc.cpu.cpuregs.regs.0.0.0_RDATA_4_SB_LUT4_I0_O[1]
.sym 12995 soc.cpu.mem_do_rdata_SB_LUT4_I1_O[3]
.sym 12996 soc.cpu.alu_out_SB_LUT4_O_4_I2[1]
.sym 12997 soc.cpu.mem_la_wdata_SB_LUT4_O_4_I3[1]
.sym 12998 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I0[1]
.sym 12999 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_7_I0[1]
.sym 13001 iomem_addr[10]
.sym 13003 soc.cpu.cpu_state[0]
.sym 13004 soc.cpu.cpu_state[2]
.sym 13005 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_10_I2_SB_LUT4_O_I2[1]
.sym 13006 soc.cpu.cpu_state[4]
.sym 13007 soc.cpu.cpuregs.regs.0.0.0_RDATA_1_SB_LUT4_I0_O[1]
.sym 13008 soc.cpu.mem_la_wdata[5]
.sym 13010 soc.cpu.reg_out[0]
.sym 13011 soc.cpu.cpu_state[4]
.sym 13012 soc.cpu.pcpi_rs2[20]
.sym 13013 soc.cpu.cpu_state[4]
.sym 13014 soc.cpu.mem_la_wdata[7]
.sym 13015 soc.cpu.is_sll_srl_sra_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I2_O[0]
.sym 13016 soc.cpu.is_sll_srl_sra_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I2_O[0]
.sym 13017 soc.cpu.pcpi_rs1[31]
.sym 13018 soc.cpu.is_slti_blt_slt_SB_LUT4_I1_O_SB_LUT4_O_I0[3]
.sym 13019 soc.cpu.cpuregs.regs.0.0.0_RDATA_7_SB_LUT4_I0_O[1]
.sym 13020 soc.cpu.instr_srl_SB_LUT4_I1_O[0]
.sym 13021 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 13022 soc.cpu.cpuregs.regs.0.0.0_RDATA[2]
.sym 13024 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_10_I2_SB_LUT4_O_I2[1]
.sym 13025 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_10_I0[3]
.sym 13026 soc.cpu.alu_out_SB_LUT4_O_5_I2_SB_LUT4_O_I3[1]
.sym 13027 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_26_I1_SB_LUT4_O_I2[3]
.sym 13033 soc.cpu.instr_sra_SB_LUT4_I0_O[0]
.sym 13034 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_26_I1_SB_LUT4_O_I2[3]
.sym 13035 soc.cpu.alu_out_SB_LUT4_O_14_I2_SB_LUT4_O_I3[1]
.sym 13036 soc.cpu.mem_la_wdata_SB_LUT4_O_3_I3[1]
.sym 13037 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_6_I0[0]
.sym 13039 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_13_I0[1]
.sym 13040 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_6_I0[1]
.sym 13041 soc.cpu.pcpi_rs1[12]
.sym 13042 soc.cpu.alu_out_SB_LUT4_O_I1[3]
.sym 13043 soc.cpu.instr_sra_SB_LUT4_I0_O[0]
.sym 13045 soc.cpu.alu_out_SB_LUT4_O_7_I2[1]
.sym 13046 soc.cpu.alu_out_SB_LUT4_O_16_I2_SB_LUT4_O_I3[1]
.sym 13048 soc.cpu.alu_out_SB_LUT4_O_12_I2_SB_LUT4_O_I3[1]
.sym 13049 soc.cpu.cpu_state[4]
.sym 13050 soc.cpu.pcpi_rs1[20]
.sym 13051 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_26_I1_SB_LUT4_O_I2[3]
.sym 13052 soc.cpu.alu_out_SB_LUT4_O_19_I2[1]
.sym 13053 soc.cpu.alu_out_SB_LUT4_O_4_I2[1]
.sym 13055 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_6_I0[3]
.sym 13056 soc.cpu.cpu_state[4]
.sym 13058 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I2_SB_LUT4_O_I2[0]
.sym 13059 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_13_I0[0]
.sym 13060 soc.cpu.mem_do_rdata_SB_LUT4_I1_O[3]
.sym 13061 soc.cpu.alu_out_SB_LUT4_O_29_I1[1]
.sym 13062 soc.cpu.pcpi_rs1[27]
.sym 13063 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_13_I0[3]
.sym 13066 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_6_I0[3]
.sym 13067 soc.cpu.cpu_state[4]
.sym 13068 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_6_I0[0]
.sym 13069 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_6_I0[1]
.sym 13072 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_13_I0[3]
.sym 13073 soc.cpu.cpu_state[4]
.sym 13074 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_13_I0[0]
.sym 13075 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_13_I0[1]
.sym 13078 soc.cpu.alu_out_SB_LUT4_O_16_I2_SB_LUT4_O_I3[1]
.sym 13079 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_26_I1_SB_LUT4_O_I2[3]
.sym 13080 soc.cpu.alu_out_SB_LUT4_O_14_I2_SB_LUT4_O_I3[1]
.sym 13081 soc.cpu.instr_sra_SB_LUT4_I0_O[0]
.sym 13084 soc.cpu.pcpi_rs1[12]
.sym 13086 soc.cpu.mem_la_wdata_SB_LUT4_O_3_I3[1]
.sym 13090 soc.cpu.instr_sra_SB_LUT4_I0_O[0]
.sym 13091 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_26_I1_SB_LUT4_O_I2[3]
.sym 13092 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I2_SB_LUT4_O_I2[0]
.sym 13093 soc.cpu.alu_out_SB_LUT4_O_29_I1[1]
.sym 13096 soc.cpu.alu_out_SB_LUT4_O_19_I2[1]
.sym 13097 soc.cpu.alu_out_SB_LUT4_O_4_I2[1]
.sym 13098 soc.cpu.alu_out_SB_LUT4_O_7_I2[1]
.sym 13099 soc.cpu.alu_out_SB_LUT4_O_I1[3]
.sym 13102 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_26_I1_SB_LUT4_O_I2[3]
.sym 13103 soc.cpu.pcpi_rs1[20]
.sym 13104 soc.cpu.instr_sra_SB_LUT4_I0_O[0]
.sym 13105 soc.cpu.pcpi_rs1[12]
.sym 13108 soc.cpu.instr_sra_SB_LUT4_I0_O[0]
.sym 13109 soc.cpu.pcpi_rs1[27]
.sym 13110 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_26_I1_SB_LUT4_O_I2[3]
.sym 13111 soc.cpu.alu_out_SB_LUT4_O_12_I2_SB_LUT4_O_I3[1]
.sym 13112 soc.cpu.mem_do_rdata_SB_LUT4_I1_O[3]
.sym 13113 clk$SB_IO_IN_$glb_clk
.sym 13115 soc.cpu.latched_branch_SB_LUT4_I2_I1[3]
.sym 13116 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I0[0]
.sym 13117 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_3_I0[0]
.sym 13118 soc.cpu.alu_out_SB_LUT4_O_5_I2_SB_LUT4_O_I3[1]
.sym 13119 soc.cpu.alu_out_SB_LUT4_O_29_I1[1]
.sym 13120 soc.cpu.pcpi_rs1[27]
.sym 13121 soc.cpu.irq_delay_SB_LUT4_I2_O[2]
.sym 13122 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_7_I0[0]
.sym 13124 iomem_addr[13]
.sym 13127 soc.cpu.instr_sra_SB_LUT4_I0_O[0]
.sym 13128 soc.cpu.cpuregs.regs.0.0.0_RDATA[3]
.sym 13129 soc.cpu.is_sll_srl_sra_SB_LUT4_I1_O_SB_LUT4_I1_I0_SB_LUT4_I2_O[2]
.sym 13130 soc.cpu.mem_la_wdata_SB_LUT4_O_3_I3[1]
.sym 13135 soc.cpu.cpuregs.regs.0.0.1_RDATA_3[1]
.sym 13136 soc.cpu.cpuregs_rs1[12]
.sym 13138 soc.cpu.mem_la_wdata[6]
.sym 13139 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_12_I0_SB_LUT4_O_2_I1[1]
.sym 13140 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_3_I0[3]
.sym 13141 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_6_I0[3]
.sym 13142 soc.cpu.irq_mask[1]
.sym 13143 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D[0]
.sym 13144 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I0_O[0]
.sym 13145 soc.cpu.irq_state_SB_DFFESR_Q_E
.sym 13146 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I0[3]
.sym 13147 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_26_I1_SB_LUT4_O_I2[3]
.sym 13148 soc.cpu.alu_out_SB_LUT4_O_18_I2_SB_LUT4_O_I3[2]
.sym 13149 soc.cpu.alu_out_SB_LUT4_O_10_I2_SB_LUT4_O_I3[0]
.sym 13150 soc.cpu.cpu_state[3]
.sym 13157 soc.cpu.alu_out_SB_LUT4_O_I1[3]
.sym 13158 soc.cpu.alu_out_SB_LUT4_O_I2[2]
.sym 13159 soc.cpu.alu_out_SB_LUT4_O_7_I2[2]
.sym 13160 soc.cpu.instr_or_SB_LUT4_I2_O[3]
.sym 13162 soc.cpu.pcpi_rs2[31]
.sym 13164 soc.cpu.pcpi_rs2[31]
.sym 13166 soc.cpu.instr_or_SB_LUT4_I2_O[2]
.sym 13167 soc.cpu.alu_out_SB_LUT4_O_19_I2[1]
.sym 13168 soc.cpu.pcpi_rs1[31]
.sym 13169 soc.cpu.alu_out_SB_LUT4_O_I2[3]
.sym 13170 soc.cpu.alu_out_SB_LUT4_O_19_I2[3]
.sym 13171 soc.cpu.alu_out_SB_LUT4_O_19_I2[2]
.sym 13173 soc.cpu.instr_or_SB_LUT4_I2_O[3]
.sym 13174 soc.cpu.alu_out_SB_LUT4_O_7_I2[3]
.sym 13175 soc.cpu.alu_out_SB_LUT4_O_10_I2_SB_LUT4_O_I3[0]
.sym 13176 soc.cpu.alu_out_SB_LUT4_O_7_I2[1]
.sym 13177 soc.cpu.pcpi_rs2[24]
.sym 13181 soc.cpu.pcpi_rs1[12]
.sym 13183 soc.cpu.mem_la_wdata_SB_LUT4_O_3_I3[1]
.sym 13185 soc.cpu.pcpi_rs2[24]
.sym 13187 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I2_SB_LUT4_O_I2[0]
.sym 13189 soc.cpu.alu_out_SB_LUT4_O_I2[2]
.sym 13190 soc.cpu.alu_out_SB_LUT4_O_I1[3]
.sym 13191 soc.cpu.alu_out_SB_LUT4_O_I2[3]
.sym 13192 soc.cpu.alu_out_SB_LUT4_O_10_I2_SB_LUT4_O_I3[0]
.sym 13195 soc.cpu.pcpi_rs1[31]
.sym 13197 soc.cpu.pcpi_rs2[31]
.sym 13201 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I2_SB_LUT4_O_I2[0]
.sym 13202 soc.cpu.instr_or_SB_LUT4_I2_O[2]
.sym 13203 soc.cpu.pcpi_rs2[24]
.sym 13204 soc.cpu.instr_or_SB_LUT4_I2_O[3]
.sym 13207 soc.cpu.alu_out_SB_LUT4_O_10_I2_SB_LUT4_O_I3[0]
.sym 13208 soc.cpu.alu_out_SB_LUT4_O_7_I2[3]
.sym 13209 soc.cpu.alu_out_SB_LUT4_O_7_I2[2]
.sym 13210 soc.cpu.alu_out_SB_LUT4_O_7_I2[1]
.sym 13213 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I2_SB_LUT4_O_I2[0]
.sym 13214 soc.cpu.pcpi_rs2[24]
.sym 13219 soc.cpu.pcpi_rs1[31]
.sym 13220 soc.cpu.instr_or_SB_LUT4_I2_O[3]
.sym 13221 soc.cpu.instr_or_SB_LUT4_I2_O[2]
.sym 13222 soc.cpu.pcpi_rs2[31]
.sym 13225 soc.cpu.pcpi_rs1[12]
.sym 13226 soc.cpu.instr_or_SB_LUT4_I2_O[3]
.sym 13227 soc.cpu.mem_la_wdata_SB_LUT4_O_3_I3[1]
.sym 13228 soc.cpu.instr_or_SB_LUT4_I2_O[2]
.sym 13231 soc.cpu.alu_out_SB_LUT4_O_10_I2_SB_LUT4_O_I3[0]
.sym 13232 soc.cpu.alu_out_SB_LUT4_O_19_I2[1]
.sym 13233 soc.cpu.alu_out_SB_LUT4_O_19_I2[3]
.sym 13234 soc.cpu.alu_out_SB_LUT4_O_19_I2[2]
.sym 13236 clk$SB_IO_IN_$glb_clk
.sym 13238 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[0]
.sym 13239 soc.cpu.cpuregs.regs.0.0.0_RDATA_7_SB_LUT4_I0_O[1]
.sym 13240 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 13241 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_7_I0[3]
.sym 13242 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_10_I0[3]
.sym 13243 soc.cpu.cpuregs.wdata_SB_LUT4_O_4_I2_SB_LUT4_O_1_I2[1]
.sym 13244 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_12_I0[3]
.sym 13245 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_6_I0[3]
.sym 13247 soc.cpu.pcpi_rs1[27]
.sym 13253 soc.cpu.alu_out_SB_LUT4_O_5_I2_SB_LUT4_O_I3[1]
.sym 13254 soc.cpu.decoded_imm[15]
.sym 13258 soc.cpu.alu_out_q[24]
.sym 13261 soc.cpu.reg_next_pc[0]
.sym 13262 soc.cpu.pcpi_rs1[23]
.sym 13263 soc.cpu.alu_out_SB_LUT4_O_5_I2[0]
.sym 13264 soc.cpu.alu_out_SB_LUT4_O_12_I2_SB_LUT4_O_I3[1]
.sym 13265 soc.cpu.instr_sll_SB_LUT4_I1_O[2]
.sym 13266 soc.cpu.alu_out_SB_LUT4_O_31_I2[0]
.sym 13267 soc.cpu.instr_bge
.sym 13268 soc.cpu.pcpi_rs1[27]
.sym 13269 soc.cpu.mem_la_wdata_SB_LUT4_O_3_I3[1]
.sym 13270 soc.cpu.pcpi_rs2[16]
.sym 13271 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[0]
.sym 13272 soc.cpu.pcpi_rs2[27]
.sym 13273 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I2_SB_LUT4_O_I2[0]
.sym 13280 soc.cpu.alu_out_SB_LUT4_O_14_I2[1]
.sym 13281 soc.cpu.pcpi_rs2[16]
.sym 13282 soc.cpu.irq_mask[2]
.sym 13283 soc.cpu.irq_pending[2]
.sym 13284 UART_RX_SB_LUT4_I1_I0[3]
.sym 13286 soc.cpu.cpu_state[4]
.sym 13287 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_13_I0_SB_LUT4_O_2_I1[2]
.sym 13288 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O[1]
.sym 13289 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I1_SB_LUT4_O_1_I2[1]
.sym 13291 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_11_I0_SB_LUT4_O_2_I1[2]
.sym 13292 soc.cpu.instr_or_SB_LUT4_I2_O[2]
.sym 13294 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3[0]
.sym 13296 soc.cpu.alu_out_SB_LUT4_O_14_I2[0]
.sym 13297 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 13298 soc.cpu.alu_out_SB_LUT4_O_15_I1[0]
.sym 13299 soc.cpu.alu_out_SB_LUT4_O_15_I1[1]
.sym 13300 soc.cpu.alu_out_SB_LUT4_O_15_I1[2]
.sym 13303 soc.cpu.alu_out_SB_LUT4_O_10_I2_SB_LUT4_O_I3[0]
.sym 13304 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D[0]
.sym 13305 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_13_I0_SB_LUT4_O_2_I1[1]
.sym 13306 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_11_I0_SB_LUT4_O_2_I1[1]
.sym 13307 soc.cpu.instr_or_SB_LUT4_I2_O[3]
.sym 13308 soc.cpu.cpu_state[4]
.sym 13312 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O[1]
.sym 13313 soc.cpu.irq_mask[2]
.sym 13314 soc.cpu.irq_pending[2]
.sym 13315 UART_RX_SB_LUT4_I1_I0[3]
.sym 13319 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3[0]
.sym 13321 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 13325 soc.cpu.alu_out_SB_LUT4_O_15_I1[2]
.sym 13326 soc.cpu.alu_out_SB_LUT4_O_15_I1[1]
.sym 13327 soc.cpu.alu_out_SB_LUT4_O_15_I1[0]
.sym 13330 soc.cpu.cpu_state[4]
.sym 13331 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_11_I0_SB_LUT4_O_2_I1[1]
.sym 13332 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_11_I0_SB_LUT4_O_2_I1[2]
.sym 13333 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D[0]
.sym 13336 soc.cpu.pcpi_rs2[16]
.sym 13337 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I1_SB_LUT4_O_1_I2[1]
.sym 13339 soc.cpu.alu_out_SB_LUT4_O_10_I2_SB_LUT4_O_I3[0]
.sym 13342 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I1_SB_LUT4_O_1_I2[1]
.sym 13343 soc.cpu.instr_or_SB_LUT4_I2_O[2]
.sym 13344 soc.cpu.instr_or_SB_LUT4_I2_O[3]
.sym 13345 soc.cpu.pcpi_rs2[16]
.sym 13349 soc.cpu.alu_out_SB_LUT4_O_14_I2[1]
.sym 13351 soc.cpu.alu_out_SB_LUT4_O_14_I2[0]
.sym 13354 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_13_I0_SB_LUT4_O_2_I1[2]
.sym 13355 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D[0]
.sym 13356 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_13_I0_SB_LUT4_O_2_I1[1]
.sym 13357 soc.cpu.cpu_state[4]
.sym 13359 clk$SB_IO_IN_$glb_clk
.sym 13361 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_3_I0[3]
.sym 13362 soc.cpu.irq_state_SB_DFFESR_Q_E
.sym 13363 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O[2]
.sym 13364 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I0[3]
.sym 13365 soc.cpu.alu_out_SB_LUT4_O_18_I2_SB_LUT4_O_I3[2]
.sym 13366 soc.cpu.decoder_trigger_SB_LUT4_I2_O[1]
.sym 13367 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_5_I0[0]
.sym 13368 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_1_O[0]
.sym 13370 soc.cpu.cpuregs.wdata_SB_LUT4_O_24_I2[3]
.sym 13373 soc.cpu.cpuregs.regs.0.0.0_RDATA_7[1]
.sym 13374 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_12_I0[3]
.sym 13377 soc.cpu.cpuregs.regs.0.0.0_RDATA[3]
.sym 13378 soc.cpu.cpuregs.regs.0.0.1_RDATA_15[0]
.sym 13379 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I1_SB_LUT4_O_1_I2[1]
.sym 13380 soc.cpu.pcpi_rs1[18]
.sym 13381 soc.cpu.alu_out_SB_LUT4_O_14_I2_SB_LUT4_O_I3[1]
.sym 13383 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_13_I0_SB_LUT4_O_2_I1[2]
.sym 13384 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 13386 soc.cpu.pcpi_rs2[31]
.sym 13387 soc.cpu.cpu_state_SB_DFF_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I2[1]
.sym 13388 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_11_I1_SB_LUT4_O_1_I2[1]
.sym 13389 soc.cpu.alu_out_SB_LUT4_O_10_I2_SB_LUT4_O_I3[1]
.sym 13390 soc.cpu.alu_out_SB_LUT4_O_31_I2[1]
.sym 13391 soc.cpu.pcpi_rs1[20]
.sym 13392 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I1_SB_LUT4_O_1_I2[1]
.sym 13393 soc.cpu.instr_bne
.sym 13394 soc.cpu.alu_out_q[17]
.sym 13395 soc.cpu.cpu_state[4]
.sym 13396 soc.cpu.pcpi_rs1[27]
.sym 13402 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[0]
.sym 13404 soc.cpu.instr_sll_SB_LUT4_I1_O_SB_LUT4_O_I2[2]
.sym 13405 soc.cpu.cpu_state[3]
.sym 13406 soc.cpu.mem_do_rinst_SB_LUT4_I2_O[1]
.sym 13407 soc.cpu.cpu_state_SB_DFF_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_1_I3[1]
.sym 13408 soc.cpu.irq_delay
.sym 13410 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I1_1_O[2]
.sym 13412 soc.cpu.irq_mask[1]
.sym 13418 soc.cpu.cpu_state[0]
.sym 13419 soc.cpu.mem_do_rinst_SB_LUT4_I2_O[0]
.sym 13420 soc.cpu.cpu_state_SB_DFF_Q_6_D_SB_LUT4_O_I3[3]
.sym 13421 soc.cpu.irq_active
.sym 13422 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I1_1_O[1]
.sym 13424 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I1_1_O[0]
.sym 13425 soc.cpu.mem_do_rinst_SB_LUT4_I2_O[2]
.sym 13426 soc.cpu.instr_retirq
.sym 13428 soc.cpu.is_sll_srl_sra_SB_LUT4_I1_O_SB_LUT4_I1_I0_SB_LUT4_I2_O[2]
.sym 13429 soc.cpu.irq_active
.sym 13430 UART_RX_SB_LUT4_I1_I0[3]
.sym 13431 soc.cpu.instr_sw_SB_LUT4_I1_I3[0]
.sym 13432 soc.cpu.cpu_state_SB_DFF_Q_4_D[0]
.sym 13433 soc.cpu.is_sll_srl_sra_SB_LUT4_I1_O[0]
.sym 13435 soc.cpu.cpu_state_SB_DFF_Q_6_D_SB_LUT4_O_I3[3]
.sym 13436 soc.cpu.cpu_state_SB_DFF_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_1_I3[1]
.sym 13437 soc.cpu.cpu_state[0]
.sym 13438 UART_RX_SB_LUT4_I1_I0[3]
.sym 13441 soc.cpu.instr_retirq
.sym 13442 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[0]
.sym 13443 soc.cpu.is_sll_srl_sra_SB_LUT4_I1_O_SB_LUT4_I1_I0_SB_LUT4_I2_O[2]
.sym 13444 soc.cpu.instr_sw_SB_LUT4_I1_I3[0]
.sym 13447 soc.cpu.irq_active
.sym 13448 soc.cpu.irq_mask[1]
.sym 13449 soc.cpu.is_sll_srl_sra_SB_LUT4_I1_O[0]
.sym 13450 soc.cpu.is_sll_srl_sra_SB_LUT4_I1_O_SB_LUT4_I1_I0_SB_LUT4_I2_O[2]
.sym 13453 soc.cpu.cpu_state_SB_DFF_Q_4_D[0]
.sym 13455 soc.cpu.irq_active
.sym 13456 soc.cpu.irq_delay
.sym 13459 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I1_1_O[0]
.sym 13461 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I1_1_O[1]
.sym 13462 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I1_1_O[2]
.sym 13466 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I1_1_O[1]
.sym 13468 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I1_1_O[0]
.sym 13471 soc.cpu.mem_do_rinst_SB_LUT4_I2_O[1]
.sym 13472 soc.cpu.mem_do_rinst_SB_LUT4_I2_O[2]
.sym 13474 soc.cpu.mem_do_rinst_SB_LUT4_I2_O[0]
.sym 13478 soc.cpu.cpu_state[0]
.sym 13479 soc.cpu.cpu_state[3]
.sym 13480 soc.cpu.instr_sll_SB_LUT4_I1_O_SB_LUT4_O_I2[2]
.sym 13482 clk$SB_IO_IN_$glb_clk
.sym 13484 soc.cpu.alu_out_SB_LUT4_O_10_I2_SB_LUT4_O_I3[1]
.sym 13485 soc.cpu.pcpi_rs1[20]
.sym 13486 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_8_I0[0]
.sym 13487 soc.cpu.pcpi_rs1[30]
.sym 13488 soc.cpu.pcpi_rs1[29]
.sym 13489 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I2_SB_LUT4_O_I2[0]
.sym 13490 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_9_I0[1]
.sym 13491 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_5_I0[1]
.sym 13494 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I1[0]
.sym 13496 soc.cpu.cpu_state[0]
.sym 13497 soc.cpu.instr_sll_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_I3_1_O[1]
.sym 13499 soc.cpu.cpu_state[3]
.sym 13500 soc.cpu.cpu_state[4]
.sym 13502 soc.cpu.pcpi_rs1[31]
.sym 13503 soc.cpu.cpuregs_wrdata[14]
.sym 13504 soc.cpu.decoded_imm[31]
.sym 13505 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D[0]
.sym 13506 soc.cpu.irq_pending[2]
.sym 13507 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O[2]
.sym 13508 soc.cpu.instr_srl_SB_LUT4_I1_O[0]
.sym 13509 soc.cpu.pcpi_rs1[29]
.sym 13510 UART_RX_SB_LUT4_I1_I0[3]
.sym 13511 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I2_SB_LUT4_O_I2[0]
.sym 13512 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_10_I2_SB_LUT4_O_I2[1]
.sym 13513 soc.cpu.is_sll_srl_sra_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I2_O[0]
.sym 13514 soc.cpu.decoder_trigger_SB_LUT4_I2_O[1]
.sym 13515 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_26_I1_SB_LUT4_O_I2[3]
.sym 13516 soc.cpu.pcpi_rs1[31]
.sym 13517 soc.cpu.instr_srl_SB_LUT4_I1_1_O[1]
.sym 13519 UART_RX_SB_LUT4_I1_I0[3]
.sym 13526 UART_RX_SB_LUT4_I1_I0[3]
.sym 13528 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[1]
.sym 13529 soc.cpu.instr_sra_SB_LUT4_I0_O[0]
.sym 13530 soc.cpu.cpu_state_SB_DFF_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_1_I3[1]
.sym 13531 soc.cpu.cpu_state_SB_DFF_Q_4_D[0]
.sym 13536 soc.cpu.alu_out_SB_LUT4_O_12_I2_SB_LUT4_O_I3[1]
.sym 13538 soc.cpu.decoder_trigger_SB_LUT4_I2_O[1]
.sym 13541 soc.cpu.irq_active
.sym 13542 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D[0]
.sym 13543 soc.cpu.instr_sll_SB_LUT4_I1_O_SB_LUT4_I0_O[1]
.sym 13544 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_26_I1_SB_LUT4_O_I2[3]
.sym 13545 soc.cpu.pcpi_rs1[29]
.sym 13546 soc.cpu.decoder_trigger_SB_LUT4_I2_O[2]
.sym 13547 soc.cpu.instr_sh_SB_LUT4_I1_1_O[0]
.sym 13548 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_11_I1_SB_LUT4_O_1_I2[1]
.sym 13549 soc.cpu.alu_out_SB_LUT4_O_10_I2_SB_LUT4_O_I3[1]
.sym 13550 soc.cpu.alu_out_SB_LUT4_O_14_I2_SB_LUT4_O_I3[1]
.sym 13551 soc.cpu.cpu_state[2]
.sym 13552 soc.cpu.decoder_trigger_SB_LUT4_I2_O[0]
.sym 13553 soc.cpu.cpu_state[1]
.sym 13555 soc.cpu.pcpi_rs1[31]
.sym 13556 soc.cpu.cpu_state[4]
.sym 13558 soc.cpu.alu_out_SB_LUT4_O_14_I2_SB_LUT4_O_I3[1]
.sym 13559 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_11_I1_SB_LUT4_O_1_I2[1]
.sym 13560 soc.cpu.instr_sra_SB_LUT4_I0_O[0]
.sym 13561 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_26_I1_SB_LUT4_O_I2[3]
.sym 13564 soc.cpu.cpu_state_SB_DFF_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_1_I3[1]
.sym 13565 soc.cpu.decoder_trigger_SB_LUT4_I2_O[0]
.sym 13566 soc.cpu.decoder_trigger_SB_LUT4_I2_O[2]
.sym 13567 soc.cpu.decoder_trigger_SB_LUT4_I2_O[1]
.sym 13571 soc.cpu.cpu_state[2]
.sym 13572 soc.cpu.cpu_state[4]
.sym 13573 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D[0]
.sym 13576 soc.cpu.alu_out_SB_LUT4_O_10_I2_SB_LUT4_O_I3[1]
.sym 13577 soc.cpu.instr_sra_SB_LUT4_I0_O[0]
.sym 13578 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_26_I1_SB_LUT4_O_I2[3]
.sym 13579 soc.cpu.alu_out_SB_LUT4_O_12_I2_SB_LUT4_O_I3[1]
.sym 13582 soc.cpu.instr_sll_SB_LUT4_I1_O_SB_LUT4_I0_O[1]
.sym 13583 UART_RX_SB_LUT4_I1_I0[3]
.sym 13584 soc.cpu.instr_sh_SB_LUT4_I1_1_O[0]
.sym 13588 soc.cpu.cpu_state[1]
.sym 13589 soc.cpu.cpu_state_SB_DFF_Q_4_D[0]
.sym 13590 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[1]
.sym 13596 soc.cpu.irq_active
.sym 13600 soc.cpu.pcpi_rs1[31]
.sym 13601 soc.cpu.instr_sra_SB_LUT4_I0_O[0]
.sym 13602 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_26_I1_SB_LUT4_O_I2[3]
.sym 13603 soc.cpu.pcpi_rs1[29]
.sym 13604 soc.cpu.latched_branch_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_$glb_ce
.sym 13605 clk$SB_IO_IN_$glb_clk
.sym 13606 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 13607 soc.cpu.instr_sll_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 13608 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I0[0]
.sym 13609 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O[1]
.sym 13610 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[1]
.sym 13611 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_1_O[1]
.sym 13612 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O[3]
.sym 13613 soc.cpu.latched_branch_SB_DFFESR_Q_D_SB_LUT4_O_I2[1]
.sym 13614 soc.cpu.mem_do_rinst_SB_LUT4_I2_O[0]
.sym 13617 soc.cpu.is_sltiu_bltu_sltu
.sym 13619 soc.cpu.cpu_state[4]
.sym 13620 soc.cpu.cpuregs_rs1[9]
.sym 13621 soc.cpu.irq_pending[1]
.sym 13622 soc.cpu.pcpi_rs1[30]
.sym 13624 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[1]
.sym 13625 soc.cpu.instr_sra_SB_LUT4_I0_O[0]
.sym 13626 soc.cpu.alu_out_SB_LUT4_O_10_I2_SB_LUT4_O_I3[1]
.sym 13628 soc.cpu.cpu_state[4]
.sym 13629 soc.cpu.latched_store_SB_LUT4_I3_O[0]
.sym 13630 soc.cpu.cpuregs_rs1[10]
.sym 13631 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 13632 soc.cpu.cpu_state[1]
.sym 13633 soc.cpu.pcpi_rs1[30]
.sym 13634 soc.cpu.cpu_state_SB_DFF_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_1_I3[0]
.sym 13635 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D[0]
.sym 13636 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I0_O[0]
.sym 13637 soc.cpu.cpu_state[3]
.sym 13638 soc.cpu.decoder_trigger_SB_LUT4_I2_O[0]
.sym 13639 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[1]
.sym 13640 soc.cpu.instr_sw_SB_LUT4_I1_I3[0]
.sym 13641 soc.cpu.alu_out_SB_LUT4_O_10_I2_SB_LUT4_O_I3[0]
.sym 13642 soc.cpu.latched_branch_SB_DFFESR_Q_E
.sym 13648 soc.cpu.instr_retirq
.sym 13649 soc.cpu.cpu_state[1]
.sym 13650 soc.cpu.mem_do_prefetch_SB_DFFESR_Q_E
.sym 13651 soc.cpu.mem_do_wdata_SB_DFFESS_Q_S_SB_LUT4_O_I2[2]
.sym 13652 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I2[0]
.sym 13653 soc.cpu.decoder_trigger_SB_LUT4_I2_O[2]
.sym 13654 soc.cpu.decoder_trigger_SB_LUT4_I2_O[0]
.sym 13656 UART_RX_SB_LUT4_I1_I0[3]
.sym 13657 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 13658 soc.cpu.instr_sll_SB_LUT4_I1_O_SB_LUT4_O_I2[2]
.sym 13663 soc.cpu.cpu_state[2]
.sym 13664 soc.cpu.cpu_state[4]
.sym 13665 soc.cpu.instr_sll_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_I3_1_O[1]
.sym 13666 soc.cpu.is_sll_srl_sra_SB_LUT4_I1_O_SB_LUT4_I1_I0_SB_LUT4_I2_O[2]
.sym 13667 soc.cpu.is_sll_srl_sra_SB_LUT4_I1_O_SB_LUT4_I1_O[2]
.sym 13668 soc.cpu.cpu_state[0]
.sym 13669 UART_RX_SB_LUT4_I1_I0[3]
.sym 13670 soc.cpu.cpu_state[5]
.sym 13672 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_10_I2_SB_LUT4_O_I2[1]
.sym 13673 soc.cpu.is_sll_srl_sra_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I2_O[0]
.sym 13674 soc.cpu.decoder_trigger_SB_LUT4_I2_O[1]
.sym 13675 soc.cpu.instr_sh_SB_LUT4_I1_1_O[0]
.sym 13676 soc.cpu.instr_jalr
.sym 13677 soc.cpu.instr_srl_SB_LUT4_I1_1_O[1]
.sym 13678 soc.cpu.is_slli_srli_srai
.sym 13681 soc.cpu.cpu_state[2]
.sym 13682 soc.cpu.mem_do_wdata_SB_DFFESS_Q_S_SB_LUT4_O_I2[2]
.sym 13683 soc.cpu.instr_srl_SB_LUT4_I1_1_O[1]
.sym 13684 UART_RX_SB_LUT4_I1_I0[3]
.sym 13687 soc.cpu.is_sll_srl_sra_SB_LUT4_I1_O_SB_LUT4_I1_O[2]
.sym 13688 soc.cpu.cpu_state[2]
.sym 13689 soc.cpu.instr_sll_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_I3_1_O[1]
.sym 13690 soc.cpu.cpu_state[4]
.sym 13693 soc.cpu.decoder_trigger_SB_LUT4_I2_O[0]
.sym 13694 soc.cpu.decoder_trigger_SB_LUT4_I2_O[2]
.sym 13695 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I2[0]
.sym 13696 soc.cpu.decoder_trigger_SB_LUT4_I2_O[1]
.sym 13699 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_10_I2_SB_LUT4_O_I2[1]
.sym 13701 soc.cpu.cpu_state[1]
.sym 13705 soc.cpu.is_sll_srl_sra_SB_LUT4_I1_O_SB_LUT4_I1_I0_SB_LUT4_I2_O[2]
.sym 13706 UART_RX_SB_LUT4_I1_I0[3]
.sym 13707 soc.cpu.is_sll_srl_sra_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I2_O[0]
.sym 13708 soc.cpu.is_slli_srli_srai
.sym 13711 soc.cpu.instr_jalr
.sym 13712 soc.cpu.instr_retirq
.sym 13717 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 13718 soc.cpu.instr_sll_SB_LUT4_I1_O_SB_LUT4_O_I2[2]
.sym 13719 soc.cpu.cpu_state[0]
.sym 13723 UART_RX_SB_LUT4_I1_I0[3]
.sym 13724 soc.cpu.cpu_state[5]
.sym 13725 soc.cpu.instr_sll_SB_LUT4_I1_O_SB_LUT4_O_I2[2]
.sym 13726 soc.cpu.instr_sh_SB_LUT4_I1_1_O[0]
.sym 13727 soc.cpu.mem_do_prefetch_SB_DFFESR_Q_E
.sym 13728 clk$SB_IO_IN_$glb_clk
.sym 13729 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I2[0]
.sym 13730 soc.cpu.reg_op1_SB_DFFE_Q_E
.sym 13731 soc.cpu.do_waitirq
.sym 13732 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O[1]
.sym 13733 soc.cpu.latched_branch_SB_DFFESR_Q_D_SB_LUT4_O_I2[0]
.sym 13734 soc.cpu.do_waitirq_SB_DFFSR_Q_R
.sym 13735 soc.cpu.latched_branch_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[3]
.sym 13736 soc.cpu.latched_compr_SB_DFFE_Q_E[0]
.sym 13737 soc.cpu.instr_sll_SB_LUT4_I1_O[1]
.sym 13738 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_26_I1_SB_LUT4_O_I2[3]
.sym 13742 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_9_I2_SB_LUT4_O_I2[0]
.sym 13743 soc.cpu.alu_out_SB_LUT4_O_14_I2_SB_LUT4_O_I3[2]
.sym 13745 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[1]
.sym 13747 soc.cpu.mem_do_rinst_SB_LUT4_I2_O[0]
.sym 13749 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I0_O[3]
.sym 13752 UART_RX_SB_LUT4_I1_I0[3]
.sym 13753 soc.cpu.cpuregs_rs1[20]
.sym 13754 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I3[0]
.sym 13755 soc.cpu.instr_sll_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_I3_1_O[1]
.sym 13756 soc.cpu.instr_sll_SB_LUT4_I1_O_SB_LUT4_I0_O[1]
.sym 13757 soc.cpu.mem_do_wdata_SB_DFFESS_Q_S_SB_LUT4_O_I2[2]
.sym 13758 soc.cpu.alu_out_SB_LUT4_O_31_I2[0]
.sym 13759 soc.cpu.instr_bge
.sym 13760 soc.cpu.pcpi_rs1[27]
.sym 13761 soc.cpu.cpu_state_SB_DFF_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_1_I3[2]
.sym 13762 soc.cpu.pcpi_rs2[16]
.sym 13763 soc.cpu.alu_out_SB_LUT4_O_5_I2[0]
.sym 13764 soc.cpu.pcpi_rs2[27]
.sym 13765 soc.cpu.cpu_state[3]
.sym 13771 soc.cpu.mem_do_rinst_SB_LUT4_I2_O[1]
.sym 13773 soc.cpu.reg_op1_SB_DFFE_Q_E
.sym 13776 soc.cpu.cpu_state_SB_DFF_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_1_I3[2]
.sym 13777 soc.cpu.cpu_state[5]
.sym 13778 soc.cpu.cpu_state_SB_DFF_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_1_I3[1]
.sym 13780 soc.cpu.cpu_state[4]
.sym 13781 soc.cpu.cpu_state[2]
.sym 13782 soc.cpu.mem_do_rinst_SB_LUT4_I2_O[2]
.sym 13783 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I1[2]
.sym 13784 soc.cpu.cpu_state_SB_DFF_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_1_I3[2]
.sym 13785 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_26_I1_SB_LUT4_O_I2[3]
.sym 13786 soc.cpu.pcpi_rs1[27]
.sym 13787 soc.cpu.cpu_state_SB_DFF_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_1_I3[0]
.sym 13789 soc.cpu.cpu_state_SB_DFF_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_1_I3[3]
.sym 13790 soc.cpu.cpu_state_SB_DFF_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I2[1]
.sym 13792 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I1[0]
.sym 13793 soc.cpu.pcpi_rs1[30]
.sym 13794 UART_RX_SB_LUT4_I1_I0[3]
.sym 13796 soc.cpu.mem_do_rinst
.sym 13799 soc.cpu.instr_sra_SB_LUT4_I0_O[0]
.sym 13801 soc.cpu.do_waitirq_SB_LUT4_I0_O[1]
.sym 13805 soc.cpu.cpu_state_SB_DFF_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_1_I3[2]
.sym 13806 soc.cpu.mem_do_rinst
.sym 13810 soc.cpu.do_waitirq_SB_LUT4_I0_O[1]
.sym 13811 soc.cpu.cpu_state_SB_DFF_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_1_I3[2]
.sym 13812 soc.cpu.cpu_state[2]
.sym 13813 soc.cpu.cpu_state[4]
.sym 13816 soc.cpu.mem_do_rinst_SB_LUT4_I2_O[2]
.sym 13817 UART_RX_SB_LUT4_I1_I0[3]
.sym 13818 soc.cpu.mem_do_rinst_SB_LUT4_I2_O[1]
.sym 13819 soc.cpu.cpu_state_SB_DFF_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I2[1]
.sym 13822 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I1[2]
.sym 13823 soc.cpu.cpu_state[4]
.sym 13824 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I1[0]
.sym 13828 soc.cpu.cpu_state_SB_DFF_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_1_I3[0]
.sym 13829 UART_RX_SB_LUT4_I1_I0[3]
.sym 13834 soc.cpu.instr_sra_SB_LUT4_I0_O[0]
.sym 13835 soc.cpu.pcpi_rs1[27]
.sym 13836 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_26_I1_SB_LUT4_O_I2[3]
.sym 13837 soc.cpu.pcpi_rs1[30]
.sym 13841 soc.cpu.cpu_state_SB_DFF_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I2[1]
.sym 13842 soc.cpu.cpu_state[5]
.sym 13846 soc.cpu.cpu_state_SB_DFF_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_1_I3[1]
.sym 13847 soc.cpu.cpu_state_SB_DFF_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_1_I3[3]
.sym 13848 soc.cpu.cpu_state_SB_DFF_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_1_I3[2]
.sym 13849 soc.cpu.cpu_state_SB_DFF_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_1_I3[0]
.sym 13850 soc.cpu.reg_op1_SB_DFFE_Q_E
.sym 13851 clk$SB_IO_IN_$glb_clk
.sym 13853 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I1[2]
.sym 13854 soc.cpu.do_waitirq_SB_LUT4_I0_I3[3]
.sym 13855 soc.cpu.latched_branch_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O
.sym 13856 soc.cpu.decoder_trigger_SB_LUT4_I2_O[0]
.sym 13857 soc.cpu.instr_sw_SB_LUT4_I1_I3[0]
.sym 13858 soc.cpu.latched_branch_SB_DFFESR_Q_E
.sym 13859 soc.cpu.do_waitirq_SB_LUT4_I0_O[1]
.sym 13860 soc.cpu.instr_waitirq_SB_LUT4_I2_O[3]
.sym 13862 soc.cpu.do_waitirq_SB_LUT4_I1_O[0]
.sym 13865 soc.cpu.mem_do_prefetch_SB_LUT4_I3_1_O[1]
.sym 13866 soc.cpu.cpuregs_rs1[25]
.sym 13868 soc.cpu.pcpi_rs1[18]
.sym 13869 soc.cpu.instr_retirq
.sym 13870 soc.cpu.is_lui_auipc_jal
.sym 13872 soc.cpu.reg_op1_SB_DFFE_Q_E
.sym 13873 soc.cpu.pcpi_rs1[31]
.sym 13875 soc.cpu.cpu_state[2]
.sym 13876 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O[1]
.sym 13877 soc.cpu.instr_bne
.sym 13878 soc.cpu.instr_sw_SB_LUT4_I1_I3[0]
.sym 13879 soc.cpu.instr_retirq
.sym 13880 UART_RX_SB_LUT4_I1_I0[3]
.sym 13881 soc.cpu.cpu_state[5]
.sym 13882 soc.cpu.pcpi_rs2[31]
.sym 13883 soc.cpu.cpu_state_SB_DFF_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I2[1]
.sym 13884 soc.cpu.instr_sh_SB_LUT4_I1_O[1]
.sym 13886 soc.cpu.alu_out_q[17]
.sym 13887 soc.cpu.cpu_state[4]
.sym 13894 soc.cpu.is_sll_srl_sra_SB_LUT4_I2_I1[1]
.sym 13895 soc.cpu.cpu_state_SB_DFF_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I2[0]
.sym 13898 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I2[0]
.sym 13899 soc.cpu.cpu_state_SB_DFF_Q_1_D_SB_LUT4_O_I3[2]
.sym 13900 soc.cpu.instr_sll_SB_LUT4_I1_O[0]
.sym 13901 soc.cpu.cpu_state_SB_DFF_Q_1_D_SB_LUT4_O_I3[0]
.sym 13904 soc.cpu.cpu_state_SB_DFF_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_1_I3[0]
.sym 13906 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I2[2]
.sym 13908 soc.cpu.instr_lbu_SB_LUT4_I2_O_SB_LUT4_O_I2[1]
.sym 13909 soc.cpu.cpu_state_SB_DFF_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I2[1]
.sym 13910 soc.cpu.cpu_state[0]
.sym 13911 soc.cpu.is_sll_srl_sra_SB_LUT4_I2_I1[3]
.sym 13912 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I0_O[3]
.sym 13913 soc.cpu.cpu_state_SB_DFF_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_1_I3[0]
.sym 13916 soc.cpu.cpu_state[5]
.sym 13917 soc.cpu.mem_do_wdata_SB_DFFESS_Q_S_SB_LUT4_O_I2[2]
.sym 13918 soc.cpu.is_sll_srl_sra
.sym 13919 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I1[0]
.sym 13920 soc.cpu.cpu_state_SB_DFF_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_1_I3[1]
.sym 13921 soc.cpu.cpu_state_SB_DFF_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_1_I3[2]
.sym 13923 soc.cpu.is_sll_srl_sra_SB_LUT4_I2_I1[3]
.sym 13925 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 13927 soc.cpu.cpu_state_SB_DFF_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_1_I3[2]
.sym 13928 soc.cpu.cpu_state_SB_DFF_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_1_I3[0]
.sym 13933 soc.cpu.is_sll_srl_sra
.sym 13934 soc.cpu.is_sll_srl_sra_SB_LUT4_I2_I1[1]
.sym 13935 soc.cpu.cpu_state_SB_DFF_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_1_I3[1]
.sym 13936 soc.cpu.is_sll_srl_sra_SB_LUT4_I2_I1[3]
.sym 13939 soc.cpu.cpu_state[5]
.sym 13941 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I0_O[3]
.sym 13945 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I2[2]
.sym 13946 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I1[0]
.sym 13947 soc.cpu.cpu_state_SB_DFF_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_1_I3[1]
.sym 13948 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I2[0]
.sym 13951 soc.cpu.cpu_state_SB_DFF_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I2[1]
.sym 13952 soc.cpu.mem_do_wdata_SB_DFFESS_Q_S_SB_LUT4_O_I2[2]
.sym 13953 soc.cpu.cpu_state[0]
.sym 13954 soc.cpu.instr_lbu_SB_LUT4_I2_O_SB_LUT4_O_I2[1]
.sym 13957 soc.cpu.is_sll_srl_sra_SB_LUT4_I2_I1[3]
.sym 13958 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 13959 soc.cpu.cpu_state_SB_DFF_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I2[0]
.sym 13960 soc.cpu.instr_sll_SB_LUT4_I1_O[0]
.sym 13964 soc.cpu.cpu_state_SB_DFF_Q_1_D_SB_LUT4_O_I3[2]
.sym 13965 soc.cpu.cpu_state[5]
.sym 13966 soc.cpu.cpu_state_SB_DFF_Q_1_D_SB_LUT4_O_I3[0]
.sym 13969 soc.cpu.cpu_state_SB_DFF_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_1_I3[0]
.sym 13970 soc.cpu.cpu_state_SB_DFF_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_1_I3[2]
.sym 13974 clk$SB_IO_IN_$glb_clk
.sym 13976 soc.cpu.alu_out_SB_LUT4_O_5_I2_SB_LUT4_O_I3[3]
.sym 13977 soc.cpu.instr_lbu_SB_LUT4_I0_O[2]
.sym 13978 reset_cnt[0]
.sym 13979 soc.cpu.alu_out_SB_LUT4_O_5_I2[1]
.sym 13980 soc.cpu.alu_out_q[26]
.sym 13981 soc.cpu.instr_lbu_SB_LUT4_I0_O[1]
.sym 13982 soc.cpu.instr_lbu_SB_LUT4_I0_O_SB_LUT4_O_1_I2[2]
.sym 13983 soc.cpu.latched_rd_SB_DFFESS_Q_E
.sym 13984 soc.cpu.pcpi_rs2[25]
.sym 13985 soc.cpu.alu_out_SB_LUT4_O_12_I2_SB_LUT4_O_I3[2]
.sym 13988 soc.cpu.pcpi_rs2[18]
.sym 13989 soc.cpu.cpuregs_rs1[30]
.sym 13990 soc.cpu.pcpi_rs2[20]
.sym 13991 soc.cpu.mem_do_wdata_SB_DFFESS_Q_E
.sym 13992 soc.cpu.pcpi_rs2[29]
.sym 13993 soc.cpu.instr_waitirq_SB_LUT4_I2_O[3]
.sym 13994 soc.cpu.cpuregs.regs.1.0.0_RDATA_12_SB_LUT4_I0_O[1]
.sym 13995 soc.cpu.cpuregs_rs1[19]
.sym 13996 soc.cpu.cpu_state[3]
.sym 13997 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_16_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[1]
.sym 13998 soc.cpu.alu_out_SB_LUT4_O_10_I2_SB_LUT4_O_I3[2]
.sym 13999 soc.cpu.latched_branch_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O
.sym 14000 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_10_I2_SB_LUT4_O_I2[1]
.sym 14001 soc.cpu.instr_srl_SB_LUT4_I1_1_O[1]
.sym 14002 soc.cpu.pcpi_rs1[29]
.sym 14003 soc.cpu.cpu_state[3]
.sym 14004 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I2_SB_LUT4_O_I2[0]
.sym 14005 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[3]
.sym 14006 UART_RX_SB_LUT4_I1_I0[3]
.sym 14008 soc.cpu.is_lb_lh_lw_lbu_lhu
.sym 14010 soc.cpu.instr_waitirq_SB_LUT4_I2_O[3]
.sym 14011 soc.cpu.instr_sh_SB_LUT4_I1_1_O[1]
.sym 14019 soc.cpu.is_lb_lh_lw_lbu_lhu
.sym 14021 soc.cpu.is_sll_srl_sra_SB_LUT4_I1_O[1]
.sym 14023 soc.cpu.instr_lw_SB_LUT4_I1_1_O[2]
.sym 14024 soc.cpu.resetn_SB_LUT4_O_I1[0]
.sym 14025 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I2[0]
.sym 14026 reset_cnt[1]
.sym 14027 soc.cpu.is_sll_srl_sra_SB_LUT4_I1_O[0]
.sym 14028 soc.cpu.cpu_state[3]
.sym 14030 soc.cpu.instr_lw_SB_LUT4_I1_1_O[2]
.sym 14031 soc.cpu.cpu_state[5]
.sym 14032 soc.cpu.cpu_state_SB_DFF_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I2[1]
.sym 14034 soc.cpu.is_slli_srli_srai
.sym 14035 soc.cpu.mem_do_rdata_SB_DFFESS_Q_E
.sym 14036 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 14038 $PACKER_GND_NET
.sym 14039 soc.cpu.instr_lbu_SB_LUT4_I2_O_SB_LUT4_O_I2[1]
.sym 14040 UART_RX_SB_LUT4_I1_I0[3]
.sym 14041 soc.cpu.instr_srl_SB_LUT4_I1_1_O[1]
.sym 14042 soc.cpu.instr_sh_SB_LUT4_I1_1_O[0]
.sym 14043 reset_cnt[0]
.sym 14045 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 14046 soc.cpu.is_sll_srl_sra
.sym 14048 UART_RX_SB_LUT4_I1_I0[3]
.sym 14050 soc.cpu.cpu_state[3]
.sym 14051 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 14053 UART_RX_SB_LUT4_I1_I0[3]
.sym 14056 $PACKER_GND_NET
.sym 14062 soc.cpu.instr_lw_SB_LUT4_I1_1_O[2]
.sym 14063 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I2[0]
.sym 14068 soc.cpu.is_sll_srl_sra_SB_LUT4_I1_O[0]
.sym 14069 UART_RX_SB_LUT4_I1_I0[3]
.sym 14070 soc.cpu.instr_srl_SB_LUT4_I1_1_O[1]
.sym 14071 soc.cpu.is_sll_srl_sra_SB_LUT4_I1_O[1]
.sym 14074 soc.cpu.is_sll_srl_sra
.sym 14075 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 14076 soc.cpu.is_lb_lh_lw_lbu_lhu
.sym 14077 soc.cpu.is_slli_srli_srai
.sym 14081 soc.cpu.cpu_state_SB_DFF_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I2[1]
.sym 14082 soc.cpu.cpu_state[5]
.sym 14083 soc.cpu.instr_lbu_SB_LUT4_I2_O_SB_LUT4_O_I2[1]
.sym 14086 soc.cpu.instr_sh_SB_LUT4_I1_1_O[0]
.sym 14089 UART_RX_SB_LUT4_I1_I0[3]
.sym 14092 soc.cpu.resetn_SB_LUT4_O_I1[0]
.sym 14093 reset_cnt[1]
.sym 14094 reset_cnt[0]
.sym 14096 soc.cpu.mem_do_rdata_SB_DFFESS_Q_E
.sym 14097 clk$SB_IO_IN_$glb_clk
.sym 14098 soc.cpu.instr_lw_SB_LUT4_I1_1_O[2]
.sym 14099 flash_io0_oe_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_LUT4_O_I2[0]
.sym 14100 soc.cpu.instr_sh_SB_LUT4_I1_O[2]
.sym 14101 soc.cpu.instr_sw_SB_LUT4_I1_O[2]
.sym 14102 soc.cpu.instr_sh_SB_LUT4_I1_O[1]
.sym 14103 soc.cpu.instr_lw_SB_LUT4_I1_O[0]
.sym 14104 soc.cpu.instr_sb_SB_LUT4_I1_O[2]
.sym 14105 soc.cpu.instr_lw_SB_LUT4_I1_O[2]
.sym 14106 soc.cpu.instr_lw_SB_LUT4_I1_O[1]
.sym 14107 soc.cpu.pcpi_rs2[28]
.sym 14111 soc.cpu.pcpi_rs2[24]
.sym 14112 soc.cpu.cpu_state[4]
.sym 14113 soc.cpu.pcpi_rs2[23]
.sym 14115 soc.cpu.alu_out_SB_LUT4_O_5_I2_SB_LUT4_O_I3[2]
.sym 14116 soc.cpu.reg_op2_SB_DFFE_Q_5_D_SB_LUT4_O_I2[1]
.sym 14118 soc.cpu.instr_lw_SB_LUT4_I1_1_O[2]
.sym 14119 soc.cpu.latched_is_lh_SB_DFFESR_Q_E
.sym 14120 soc.cpu.cpuregs.regs.1.0.0_RDATA_1_SB_LUT4_I0_O[1]
.sym 14121 soc.cpu.pcpi_rs2[30]
.sym 14122 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_10_I2_SB_LUT4_O_I2[2]
.sym 14123 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 14125 soc.cpu.cpu_state[1]
.sym 14126 soc.cpu.instr_lhu_SB_LUT4_I2_O[0]
.sym 14127 soc.cpu.alu_out_q[26]
.sym 14130 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[1]
.sym 14131 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 14132 flash_io0_oe_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_LUT4_O_I2[0]
.sym 14133 soc.cpu.alu_out_SB_LUT4_O_10_I2_SB_LUT4_O_I3[0]
.sym 14134 soc.cpu.instr_sh_SB_LUT4_I1_1_O[0]
.sym 14141 reset_cnt[1]
.sym 14142 soc.cpu.resetn_SB_LUT4_I3_O
.sym 14144 reset_cnt[4]
.sym 14147 UART_RX_SB_LUT4_I1_I0[3]
.sym 14148 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I0_O[3]
.sym 14149 soc.cpu.instr_sll_SB_LUT4_I1_O_SB_LUT4_I0_O[1]
.sym 14150 reset_cnt[0]
.sym 14155 soc.cpu.cpu_state_SB_DFF_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I2[1]
.sym 14158 reset_cnt[2]
.sym 14159 reset_cnt[3]
.sym 14161 reset_cnt[5]
.sym 14172 reset_cnt_SB_DFF_Q_D_SB_LUT4_O_I3[1]
.sym 14174 reset_cnt[0]
.sym 14175 soc.cpu.resetn_SB_LUT4_I3_O
.sym 14178 reset_cnt_SB_DFF_Q_D_SB_LUT4_O_I3[2]
.sym 14181 reset_cnt[1]
.sym 14182 reset_cnt_SB_DFF_Q_D_SB_LUT4_O_I3[1]
.sym 14184 reset_cnt_SB_DFF_Q_D_SB_LUT4_O_I3[3]
.sym 14187 reset_cnt[2]
.sym 14188 reset_cnt_SB_DFF_Q_D_SB_LUT4_O_I3[2]
.sym 14190 reset_cnt_SB_DFF_Q_D_SB_LUT4_O_I3[4]
.sym 14193 reset_cnt[3]
.sym 14194 reset_cnt_SB_DFF_Q_D_SB_LUT4_O_I3[3]
.sym 14196 reset_cnt_SB_DFF_Q_D_SB_LUT4_O_I3[5]
.sym 14199 reset_cnt[4]
.sym 14200 reset_cnt_SB_DFF_Q_D_SB_LUT4_O_I3[4]
.sym 14203 reset_cnt[5]
.sym 14206 reset_cnt_SB_DFF_Q_D_SB_LUT4_O_I3[5]
.sym 14209 soc.cpu.cpu_state_SB_DFF_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I2[1]
.sym 14210 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I0_O[3]
.sym 14211 soc.cpu.instr_sll_SB_LUT4_I1_O_SB_LUT4_I0_O[1]
.sym 14212 UART_RX_SB_LUT4_I1_I0[3]
.sym 14215 reset_cnt[3]
.sym 14216 reset_cnt[2]
.sym 14217 reset_cnt[5]
.sym 14218 reset_cnt[4]
.sym 14220 clk$SB_IO_IN_$glb_clk
.sym 14222 soc.cpu.instr_lbu_SB_LUT4_I2_O[0]
.sym 14223 soc.cpu.instr_lhu_SB_LUT4_I2_O[2]
.sym 14224 soc.cpu.latched_stalu_SB_DFFESR_Q_E
.sym 14225 soc.cpu.instr_lbu_SB_LUT4_I0_O[0]
.sym 14226 soc.cpu.instr_lw_SB_LUT4_I1_1_O[3]
.sym 14227 soc.cpu.instr_sh_SB_LUT4_I1_1_O[1]
.sym 14228 soc.cpu.instr_sw
.sym 14229 soc.cpu.instr_lbu_SB_LUT4_I2_O[2]
.sym 14230 soc.cpu.alu_out_SB_LUT4_O_14_I2_SB_LUT4_O_I3[1]
.sym 14231 soc.cpu.cpuregs.regs.0.0.0_RDATA[3]
.sym 14234 soc.cpu.cpuregs.regs.1.0.1_RDATA_11[0]
.sym 14236 soc.cpu.resetn_SB_LUT4_I3_O
.sym 14237 soc.cpu.instr_sh_SB_LUT4_I1_O[1]
.sym 14239 soc.cpu.alu_out_q[16]
.sym 14240 soc.cpu.alu_out_SB_LUT4_O_29_I1[2]
.sym 14242 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I0_O[3]
.sym 14243 soc.cpu.cpuregs_rs1[24]
.sym 14245 soc.cpu.do_waitirq_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_2_I3[1]
.sym 14248 soc.cpu.instr_lw
.sym 14249 soc.cpu.instr_sh_SB_LUT4_I1_1_O[1]
.sym 14250 soc.cpu.alu_out_SB_LUT4_O_31_I2[0]
.sym 14252 soc.cpu.decoder_pseudo_trigger_SB_LUT4_I2_O[0]
.sym 14254 soc.cpu.instr_addi_SB_LUT4_I1_O[0]
.sym 14255 soc.cpu.instr_bge
.sym 14265 display.second_timer_state_SB_LUT4_O_13_I3
.sym 14266 display.second_timer_state_SB_LUT4_O_12_I3
.sym 14267 display.second_timer_state_SB_LUT4_O_9_I3_SB_LUT4_I2_O_SB_LUT4_I1_O
.sym 14272 display.second_timer_state_SB_LUT4_O_14_I3
.sym 14274 display.second_timer_state_SB_LUT4_O_9_I3_SB_LUT4_I2_O[0]
.sym 14278 soc.cpu.cpu_state[3]
.sym 14282 display.second_timer_state_SB_LUT4_O_9_I3_SB_LUT4_I2_O[2]
.sym 14283 display.second_timer_state[0]
.sym 14286 display.second_timer_state_SB_DFFSR_Q_D[0]
.sym 14291 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 14294 display.second_timer_state_SB_LUT4_O_9_I3_SB_LUT4_I2_O[1]
.sym 14299 display.second_timer_state_SB_LUT4_O_12_I3
.sym 14305 display.second_timer_state_SB_LUT4_O_14_I3
.sym 14310 display.second_timer_state_SB_LUT4_O_13_I3
.sym 14314 display.second_timer_state_SB_DFFSR_Q_D[0]
.sym 14315 display.second_timer_state_SB_LUT4_O_13_I3
.sym 14316 display.second_timer_state_SB_LUT4_O_12_I3
.sym 14317 display.second_timer_state_SB_LUT4_O_14_I3
.sym 14323 display.second_timer_state_SB_DFFSR_Q_D[0]
.sym 14328 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 14329 soc.cpu.cpu_state[3]
.sym 14332 display.second_timer_state_SB_LUT4_O_9_I3_SB_LUT4_I2_O[0]
.sym 14334 display.second_timer_state_SB_LUT4_O_9_I3_SB_LUT4_I2_O[1]
.sym 14335 display.second_timer_state_SB_LUT4_O_9_I3_SB_LUT4_I2_O[2]
.sym 14341 display.second_timer_state[0]
.sym 14343 clk$SB_IO_IN_$glb_clk
.sym 14344 display.second_timer_state_SB_LUT4_O_9_I3_SB_LUT4_I2_O_SB_LUT4_I1_O
.sym 14345 soc.cpu.instr_addi_SB_LUT4_I1_O[3]
.sym 14346 soc.cpu.instr_lhu_SB_LUT4_I2_O[0]
.sym 14347 soc.cpu.instr_addi_SB_LUT4_I1_O[0]
.sym 14348 soc.cpu.instr_lhu
.sym 14349 soc.cpu.instr_beq_SB_LUT4_I2_O[0]
.sym 14350 soc.cpu.instr_lbu
.sym 14351 soc.cpu.is_alu_reg_reg_SB_LUT4_I3_O[1]
.sym 14352 soc.cpu.instr_lw
.sym 14353 soc.cpu.latched_stalu
.sym 14357 soc.cpu.instr_retirq
.sym 14361 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 14362 soc.cpu.cpuregs.regs.1.0.0_RDATA_7[1]
.sym 14364 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 14365 soc.cpu.instr_lh_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 14369 soc.cpu.instr_bne
.sym 14370 soc.cpu.cpuregs_rs1[27]
.sym 14371 soc.cpu.instr_retirq
.sym 14374 soc.cpu.is_alu_reg_reg_SB_LUT4_I3_O[1]
.sym 14376 soc.cpu.instr_lw
.sym 14377 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1[0]
.sym 14386 display.second_timer_state[8]
.sym 14389 display.second_timer_state_SB_LUT4_O_I3_SB_LUT4_I3_O[0]
.sym 14392 display.second_timer_state[14]
.sym 14393 display.second_timer_state[15]
.sym 14394 display.second_timer_state_SB_LUT4_O_I3_SB_LUT4_I3_O[1]
.sym 14395 display.second_timer_state_SB_LUT4_O_7_I3
.sym 14396 display.second_timer_state[10]
.sym 14397 display.second_timer_state_SB_LUT4_O_6_I3
.sym 14398 display.second_timer_state_SB_LUT4_O_5_I3
.sym 14399 display.second_timer_state[13]
.sym 14404 display.second_timer_state_SB_LUT4_O_I3_SB_LUT4_I3_O[2]
.sym 14405 display.second_timer_state[19]
.sym 14406 display.second_timer_state_SB_LUT4_O_I3_SB_LUT4_I3_O[3]
.sym 14408 display.second_timer_state[22]
.sym 14409 display.second_timer_state_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I3[0]
.sym 14410 display.second_timer_state_SB_LUT4_O_4_I3
.sym 14419 display.second_timer_state_SB_LUT4_O_6_I3
.sym 14420 display.second_timer_state_SB_LUT4_O_5_I3
.sym 14421 display.second_timer_state_SB_LUT4_O_7_I3
.sym 14422 display.second_timer_state_SB_LUT4_O_4_I3
.sym 14431 display.second_timer_state[22]
.sym 14432 display.second_timer_state[15]
.sym 14433 display.second_timer_state[14]
.sym 14434 display.second_timer_state[19]
.sym 14437 display.second_timer_state_SB_LUT4_O_I3_SB_LUT4_I3_O[0]
.sym 14438 display.second_timer_state_SB_LUT4_O_I3_SB_LUT4_I3_O[3]
.sym 14439 display.second_timer_state_SB_LUT4_O_I3_SB_LUT4_I3_O[1]
.sym 14440 display.second_timer_state_SB_LUT4_O_I3_SB_LUT4_I3_O[2]
.sym 14443 display.second_timer_state[8]
.sym 14444 display.second_timer_state[10]
.sym 14445 display.second_timer_state[13]
.sym 14446 display.second_timer_state_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I3[0]
.sym 14452 display.second_timer_state_SB_LUT4_O_6_I3
.sym 14456 display.second_timer_state_SB_LUT4_O_5_I3
.sym 14464 display.second_timer_state_SB_LUT4_O_7_I3
.sym 14468 soc.cpu.instr_srl_SB_LUT4_I1_1_O[2]
.sym 14469 soc.cpu.instr_addi
.sym 14470 soc.cpu.instr_sub
.sym 14471 soc.cpu.instr_sra
.sym 14472 soc.cpu.instr_bge
.sym 14473 soc.cpu.instr_srl
.sym 14474 soc.cpu.instr_bne
.sym 14475 soc.cpu.instr_addi_SB_LUT4_I1_O[2]
.sym 14480 soc.cpu.is_sll_srl_sra
.sym 14486 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 14487 UART_RX_SB_LUT4_I1_I0[3]
.sym 14488 soc.cpu.decoder_pseudo_trigger_SB_LUT4_I2_O[0]
.sym 14490 $PACKER_GND_NET
.sym 14492 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[3]
.sym 14493 soc.cpu.instr_waitirq
.sym 14495 soc.cpu.instr_waitirq_SB_LUT4_I2_O[3]
.sym 14496 soc.cpu.instr_beq_SB_LUT4_I2_O[0]
.sym 14497 soc.cpu.instr_srl_SB_LUT4_I1_1_O[1]
.sym 14499 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[3]
.sym 14500 soc.cpu.is_lb_lh_lw_lbu_lhu
.sym 14503 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[3]
.sym 14509 display.second_timer_state_SB_LUT4_O_4_I3
.sym 14513 soc.cpu.instr_or_SB_DFFESR_Q_E
.sym 14514 display.second_timer_state_SB_LUT4_O_1_I3
.sym 14518 display.second_timer_state_SB_LUT4_O_3_I3
.sym 14519 display.second_timer_state_SB_LUT4_O_2_I3
.sym 14521 soc.cpu.instr_or_SB_LUT4_I3_O[0]
.sym 14522 display.second_timer_state_SB_LUT4_O_I3
.sym 14525 soc.cpu.instr_slt
.sym 14529 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 14530 soc.cpu.instr_slti_SB_LUT4_I2_O[2]
.sym 14537 soc.cpu.instr_bge
.sym 14538 soc.cpu.instr_slti_SB_LUT4_I2_O[2]
.sym 14539 soc.cpu.instr_bne
.sym 14542 display.second_timer_state_SB_LUT4_O_I3
.sym 14548 soc.cpu.instr_bne
.sym 14549 soc.cpu.instr_slti_SB_LUT4_I2_O[2]
.sym 14550 soc.cpu.instr_bge
.sym 14551 soc.cpu.instr_slt
.sym 14554 soc.cpu.instr_slt
.sym 14555 soc.cpu.instr_or_SB_LUT4_I3_O[0]
.sym 14556 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 14557 soc.cpu.instr_slti_SB_LUT4_I2_O[2]
.sym 14560 display.second_timer_state_SB_LUT4_O_2_I3
.sym 14561 display.second_timer_state_SB_LUT4_O_3_I3
.sym 14562 display.second_timer_state_SB_LUT4_O_1_I3
.sym 14563 display.second_timer_state_SB_LUT4_O_I3
.sym 14569 display.second_timer_state_SB_LUT4_O_1_I3
.sym 14573 display.second_timer_state_SB_LUT4_O_4_I3
.sym 14578 display.second_timer_state_SB_LUT4_O_3_I3
.sym 14584 display.second_timer_state_SB_LUT4_O_2_I3
.sym 14589 clk$SB_IO_IN_$glb_clk
.sym 14590 soc.cpu.instr_or_SB_DFFESR_Q_E
.sym 14591 soc.cpu.instr_slt
.sym 14592 soc.cpu.instr_sll
.sym 14593 soc.cpu.instr_or_SB_LUT4_I3_O[2]
.sym 14594 soc.cpu.instr_srl_SB_LUT4_I1_1_O[3]
.sym 14595 soc.cpu.instr_or_SB_LUT4_I3_O[3]
.sym 14596 soc.cpu.instr_slti_SB_LUT4_I2_O[2]
.sym 14597 soc.cpu.instr_beq_SB_LUT4_I2_O[3]
.sym 14598 soc.cpu.instr_add
.sym 14603 soc.cpu.cpuregs_wrdata[29]
.sym 14609 soc.cpu.instr_sra_SB_LUT4_I0_O[0]
.sym 14611 soc.cpu.instr_lh_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 14612 soc.cpu.cpuregs.regs.1.0.0_RDATA_14[1]
.sym 14614 soc.cpu.instr_sub
.sym 14615 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 14617 soc.cpu.instr_xori
.sym 14620 soc.cpu.instr_jalr
.sym 14623 soc.cpu.instr_bgeu
.sym 14625 soc.cpu.alu_out_SB_LUT4_O_10_I2_SB_LUT4_O_I3[0]
.sym 14633 soc.cpu.instr_or_SB_LUT4_I3_O[1]
.sym 14634 display.refresh_timer_state[2]
.sym 14635 display.refresh_timer_state[3]
.sym 14636 soc.cpu.instr_or_SB_LUT4_I3_O[0]
.sym 14637 display.refresh_timer_state[5]
.sym 14638 display.refresh_timer_state[6]
.sym 14639 UART_RX_SB_LUT4_I1_I0[3]
.sym 14641 soc.cpu.instr_slti
.sym 14644 display.refresh_timer_state[4]
.sym 14646 soc.cpu.instr_sltiu
.sym 14647 display.refresh_timer_state[7]
.sym 14648 soc.cpu.instr_blt
.sym 14652 soc.cpu.instr_or_SB_LUT4_I3_O[3]
.sym 14654 soc.cpu.decoder_pseudo_trigger_SB_LUT4_I2_O[0]
.sym 14656 soc.cpu.instr_slt
.sym 14658 soc.cpu.instr_or_SB_LUT4_I3_O[2]
.sym 14660 display.refresh_timer_state[0]
.sym 14661 soc.cpu.instr_slti_SB_LUT4_I2_O[2]
.sym 14662 soc.cpu.instr_bltu
.sym 14663 display.refresh_timer_state[1]
.sym 14671 display.refresh_timer_state[0]
.sym 14672 display.refresh_timer_state[1]
.sym 14673 display.refresh_timer_state[3]
.sym 14674 display.refresh_timer_state[2]
.sym 14677 soc.cpu.decoder_pseudo_trigger_SB_LUT4_I2_O[0]
.sym 14678 UART_RX_SB_LUT4_I1_I0[3]
.sym 14683 soc.cpu.instr_bltu
.sym 14684 soc.cpu.instr_slti_SB_LUT4_I2_O[2]
.sym 14685 soc.cpu.instr_sltiu
.sym 14689 soc.cpu.instr_slti
.sym 14690 soc.cpu.instr_sltiu
.sym 14695 soc.cpu.instr_slt
.sym 14696 soc.cpu.instr_blt
.sym 14698 soc.cpu.instr_slti
.sym 14701 display.refresh_timer_state[7]
.sym 14702 display.refresh_timer_state[5]
.sym 14703 display.refresh_timer_state[6]
.sym 14704 display.refresh_timer_state[4]
.sym 14707 soc.cpu.instr_or_SB_LUT4_I3_O[1]
.sym 14708 soc.cpu.instr_or_SB_LUT4_I3_O[0]
.sym 14709 soc.cpu.instr_or_SB_LUT4_I3_O[2]
.sym 14710 soc.cpu.instr_or_SB_LUT4_I3_O[3]
.sym 14712 clk$SB_IO_IN_$glb_clk
.sym 14714 soc.cpu.instr_blt
.sym 14715 soc.cpu.instr_xor
.sym 14716 soc.cpu.instr_bgeu
.sym 14717 soc.cpu.alu_out_SB_LUT4_O_10_I2_SB_LUT4_O_I3[0]
.sym 14720 soc.cpu.instr_bltu
.sym 14721 soc.cpu.instr_xori
.sym 14727 soc.cpu.instr_lh_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 14730 soc.cpu.is_sll_srl_sra_SB_LUT4_I1_O[0]
.sym 14732 soc.cpu.instr_or_SB_DFFESR_Q_E
.sym 14733 soc.cpu.cpuregs_rs1[27]
.sym 14736 soc.cpu.instr_or_SB_LUT4_I2_O[3]
.sym 14737 soc.cpu.instr_lh_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O[2]
.sym 14757 soc.cpu.instr_or_SB_DFFESR_Q_E
.sym 14758 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 14759 display.refresh_timer_state[12]
.sym 14760 display.refresh_timer_state[13]
.sym 14761 soc.cpu.instr_lh_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 14763 display.refresh_timer_state_SB_LUT4_O_3_I3
.sym 14764 display.refresh_timer_state_SB_LUT4_O_2_I3
.sym 14765 display.refresh_timer_state_SB_LUT4_O_1_I3
.sym 14766 display.refresh_timer_state_SB_LUT4_O_I3
.sym 14768 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[3]
.sym 14769 display.refresh_timer_state[14]
.sym 14770 display.refresh_timer_state[15]
.sym 14783 soc.cpu.instr_lh_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O[2]
.sym 14788 display.refresh_timer_state_SB_LUT4_O_2_I3
.sym 14794 soc.cpu.instr_lh_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O[2]
.sym 14795 soc.cpu.instr_lh_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 14796 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 14797 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[3]
.sym 14803 display.refresh_timer_state_SB_LUT4_O_1_I3
.sym 14806 display.refresh_timer_state_SB_LUT4_O_3_I3
.sym 14814 display.refresh_timer_state_SB_LUT4_O_I3
.sym 14818 display.refresh_timer_state[13]
.sym 14819 display.refresh_timer_state[15]
.sym 14820 display.refresh_timer_state[14]
.sym 14821 display.refresh_timer_state[12]
.sym 14824 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[3]
.sym 14825 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 14826 soc.cpu.instr_lh_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 14827 soc.cpu.instr_lh_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O[2]
.sym 14830 display.refresh_timer_state_SB_LUT4_O_1_I3
.sym 14831 display.refresh_timer_state_SB_LUT4_O_I3
.sym 14832 display.refresh_timer_state_SB_LUT4_O_3_I3
.sym 14833 display.refresh_timer_state_SB_LUT4_O_2_I3
.sym 14834 soc.cpu.instr_or_SB_DFFESR_Q_E
.sym 14835 clk$SB_IO_IN_$glb_clk
.sym 14836 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 14850 $PACKER_VCC_NET
.sym 14851 soc.cpu.instr_lh_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O[2]
.sym 14852 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 14853 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 14860 soc.cpu.instr_srl_SB_LUT4_I1_1_O[1]
.sym 14878 display.refresh_timer_state[16]
.sym 14879 display.refresh_timer_state[17]
.sym 14880 display.refresh_timer_state_SB_LUT4_O_I3_SB_LUT4_I3_O[1]
.sym 14881 display.refresh_timer_state_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_1_I0[2]
.sym 14882 display.refresh_timer_state_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_1_I0[1]
.sym 14883 display.refresh_timer_state_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_1_I0[0]
.sym 14884 display.refresh_timer_state[22]
.sym 14885 display.refresh_timer_state[23]
.sym 14888 display.refresh_timer_state[18]
.sym 14889 display.refresh_timer_state[19]
.sym 14890 display.refresh_timer_state[20]
.sym 14891 display.refresh_timer_state[21]
.sym 14893 display.refresh_timer_state_SB_LUT4_O_I3_SB_LUT4_I3_O[2]
.sym 14900 display.refresh_timer_state[0]
.sym 14901 display.refresh_timer_state_SB_LUT4_O_I3_SB_LUT4_I3_O[0]
.sym 14907 display.refresh_timer_state_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_1_I0[3]
.sym 14918 display.refresh_timer_state_SB_LUT4_O_I3_SB_LUT4_I3_O[2]
.sym 14919 display.refresh_timer_state_SB_LUT4_O_I3_SB_LUT4_I3_O[0]
.sym 14920 display.refresh_timer_state_SB_LUT4_O_I3_SB_LUT4_I3_O[1]
.sym 14929 display.refresh_timer_state[23]
.sym 14930 display.refresh_timer_state[21]
.sym 14931 display.refresh_timer_state[20]
.sym 14932 display.refresh_timer_state[22]
.sym 14941 display.refresh_timer_state[18]
.sym 14942 display.refresh_timer_state[16]
.sym 14943 display.refresh_timer_state[17]
.sym 14944 display.refresh_timer_state[19]
.sym 14949 display.refresh_timer_state[0]
.sym 14953 display.refresh_timer_state_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_1_I0[2]
.sym 14954 display.refresh_timer_state_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_1_I0[1]
.sym 14955 display.refresh_timer_state_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_1_I0[0]
.sym 14956 display.refresh_timer_state_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_1_I0[3]
.sym 14958 clk$SB_IO_IN_$glb_clk
.sym 14959 display.refresh_timer_state_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O_$glb_sr
.sym 14972 display.refresh_timer_state_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O
.sym 14973 soc.cpu.decoder_pseudo_trigger_SB_LUT4_I2_O[0]
.sym 14976 soc.cpu.decoder_pseudo_trigger_SB_LUT4_I2_O[0]
.sym 15067 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_O_1_I3[2]
.sym 15073 soc.cpu.instr_sll_SB_LUT4_I1_O_SB_LUT4_O_2_I3[1]
.sym 15074 soc.cpu.alu_out_SB_LUT4_O_10_I2_SB_LUT4_O_I3[0]
.sym 15084 flash_io0_oe_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_LUT4_O_I2[0]
.sym 15090 $PACKER_VCC_NET
.sym 15102 $PACKER_VCC_NET
.sym 15105 soc.cpu.reg_sh[3]
.sym 15106 soc.cpu.instr_sll_SB_LUT4_I1_O_SB_LUT4_O_2_I3[0]
.sym 15114 soc.cpu.reg_sh_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[3]
.sym 15118 soc.cpu.reg_sh[0]
.sym 15124 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_26_I1_SB_LUT4_O_I2[3]
.sym 15126 $PACKER_VCC_NET
.sym 15127 soc.cpu.reg_sh[1]
.sym 15134 $nextpnr_ICESTORM_LC_39$O
.sym 15137 soc.cpu.reg_sh[0]
.sym 15140 $nextpnr_ICESTORM_LC_40$I3
.sym 15142 soc.cpu.reg_sh[1]
.sym 15143 $PACKER_VCC_NET
.sym 15146 $nextpnr_ICESTORM_LC_40$COUT
.sym 15148 $PACKER_VCC_NET
.sym 15150 $nextpnr_ICESTORM_LC_40$I3
.sym 15152 $nextpnr_ICESTORM_LC_41$I3
.sym 15154 soc.cpu.instr_sll_SB_LUT4_I1_O_SB_LUT4_O_2_I3[0]
.sym 15155 $PACKER_VCC_NET
.sym 15158 $nextpnr_ICESTORM_LC_41$COUT
.sym 15160 $PACKER_VCC_NET
.sym 15162 $nextpnr_ICESTORM_LC_41$I3
.sym 15164 $nextpnr_ICESTORM_LC_42$I3
.sym 15166 $PACKER_VCC_NET
.sym 15167 soc.cpu.reg_sh[3]
.sym 15174 $nextpnr_ICESTORM_LC_42$I3
.sym 15177 soc.cpu.reg_sh_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[3]
.sym 15178 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_26_I1_SB_LUT4_O_I2[3]
.sym 15179 soc.cpu.reg_sh[3]
.sym 15180 soc.cpu.instr_sll_SB_LUT4_I1_O_SB_LUT4_O_2_I3[0]
.sym 15189 soc.cpu.reg_sh[1]
.sym 15192 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 15199 iomem_addr[16]
.sym 15200 iomem_wdata[6]
.sym 15201 iomem_wdata[7]
.sym 15202 iomem_wdata[1]
.sym 15205 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_O_1_I3[2]
.sym 15210 $PACKER_VCC_NET
.sym 15211 iomem_wdata[14]
.sym 15217 soc.cpu.resetn_SB_LUT4_I3_O
.sym 15228 soc.memory.rdata_0[10]
.sym 15229 soc.cpu.reg_sh_SB_DFF_Q_1_D_SB_LUT4_O_I1[1]
.sym 15231 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_26_I1[0]
.sym 15236 soc.cpu.instr_sra_SB_LUT4_I0_O[0]
.sym 15238 soc.cpu.reg_sh[0]
.sym 15242 soc.cpu.instr_sra_SB_LUT4_I0_O[0]
.sym 15248 soc.cpu.instr_sra_SB_LUT4_I0_O[0]
.sym 15252 soc.cpu.pcpi_rs1[3]
.sym 15254 soc.memory.rdata_1[10]
.sym 15267 soc.cpu.reg_sh_SB_DFF_Q_D_SB_LUT4_O_I1[0]
.sym 15270 soc.cpu.instr_sll_SB_LUT4_I1_O_SB_LUT4_O_2_I3[1]
.sym 15271 soc.cpu.reg_sh_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[4]
.sym 15272 soc.cpu.reg_sh_SB_DFF_Q_D_SB_LUT4_O_I1[1]
.sym 15275 soc.cpu.reg_sh_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[2]
.sym 15276 soc.cpu.cpu_state[4]
.sym 15277 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I1[1]
.sym 15278 soc.cpu.instr_sll_SB_LUT4_I1_O_SB_LUT4_O_2_I3[2]
.sym 15279 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_26_I1_SB_LUT4_O_I2[3]
.sym 15280 soc.cpu.reg_sh_SB_DFF_Q_1_D_SB_LUT4_O_I1[0]
.sym 15284 soc.cpu.reg_sh[3]
.sym 15285 soc.cpu.instr_sll_SB_LUT4_I1_O_SB_LUT4_O_2_I3[0]
.sym 15286 soc.cpu.reg_sh_SB_DFF_Q_1_D_SB_LUT4_O_I1[1]
.sym 15287 soc.cpu.reg_sh[4]
.sym 15288 $PACKER_VCC_NET
.sym 15290 soc.cpu.reg_sh[1]
.sym 15292 soc.cpu.reg_sh[3]
.sym 15293 soc.cpu.reg_sh[0]
.sym 15296 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I1[0]
.sym 15297 $nextpnr_ICESTORM_LC_45$O
.sym 15300 soc.cpu.instr_sll_SB_LUT4_I1_O_SB_LUT4_O_2_I3[0]
.sym 15303 soc.cpu.reg_sh_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 15305 soc.cpu.reg_sh[3]
.sym 15306 $PACKER_VCC_NET
.sym 15310 soc.cpu.reg_sh[4]
.sym 15311 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_26_I1_SB_LUT4_O_I2[3]
.sym 15312 soc.cpu.reg_sh_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[4]
.sym 15313 soc.cpu.reg_sh_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 15316 soc.cpu.reg_sh_SB_DFF_Q_1_D_SB_LUT4_O_I1[1]
.sym 15317 soc.cpu.cpu_state[4]
.sym 15319 soc.cpu.reg_sh_SB_DFF_Q_1_D_SB_LUT4_O_I1[0]
.sym 15322 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I1[0]
.sym 15324 soc.cpu.cpu_state[4]
.sym 15325 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I1[1]
.sym 15328 soc.cpu.reg_sh[0]
.sym 15329 soc.cpu.reg_sh[1]
.sym 15330 soc.cpu.reg_sh[3]
.sym 15331 soc.cpu.reg_sh[4]
.sym 15334 soc.cpu.reg_sh_SB_DFF_Q_D_SB_LUT4_O_I1[0]
.sym 15336 soc.cpu.cpu_state[4]
.sym 15337 soc.cpu.reg_sh_SB_DFF_Q_D_SB_LUT4_O_I1[1]
.sym 15340 soc.cpu.reg_sh_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[2]
.sym 15341 soc.cpu.instr_sll_SB_LUT4_I1_O_SB_LUT4_O_2_I3[2]
.sym 15342 soc.cpu.instr_sll_SB_LUT4_I1_O_SB_LUT4_O_2_I3[1]
.sym 15343 soc.cpu.instr_sll_SB_LUT4_I1_O_SB_LUT4_O_2_I3[0]
.sym 15345 clk$SB_IO_IN_$glb_clk
.sym 15348 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_26_I1[0]
.sym 15350 soc.cpu.reg_sh_SB_DFFE_Q_E[1]
.sym 15351 soc.cpu.reg_sh[0]
.sym 15352 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_27_I1[0]
.sym 15353 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_26_I1_SB_LUT4_O_I2[2]
.sym 15354 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_28_I1[0]
.sym 15355 soc.cpu.instr_sll_SB_LUT4_I1_O_SB_LUT4_O_2_I3[0]
.sym 15358 soc.cpu.instr_sll_SB_LUT4_I1_O_SB_LUT4_O_2_I3[0]
.sym 15359 iomem_wdata[14]
.sym 15367 soc.spimemio.xfer.flash_io3_di_SB_LUT4_I1_O_SB_LUT4_O_1_I3[2]
.sym 15368 soc.cpu.reg_sh[1]
.sym 15372 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_18_I0[3]
.sym 15373 soc.cpu.pcpi_rs1[2]
.sym 15375 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_28_I1[2]
.sym 15376 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_22_I0[3]
.sym 15377 soc.cpu.pcpi_rs1[4]
.sym 15378 soc.cpu.pcpi_rs2[30]
.sym 15379 soc.cpu.pcpi_rs1[5]
.sym 15380 soc.cpu.pcpi_rs2[16]
.sym 15382 soc.cpu.pcpi_rs1[8]
.sym 15388 soc.cpu.cpu_state[4]
.sym 15390 soc.cpu.pcpi_rs1[5]
.sym 15393 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_25_I0[1]
.sym 15400 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_25_I0[0]
.sym 15402 soc.cpu.instr_sra_SB_LUT4_I0_O[0]
.sym 15403 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_25_I0[3]
.sym 15406 soc.cpu.pcpi_rs1[8]
.sym 15407 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_4_I0_SB_LUT4_O_1_I3[0]
.sym 15408 soc.cpu.instr_sra_SB_LUT4_I0_O[0]
.sym 15409 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I0_O[0]
.sym 15413 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_4_I0_SB_LUT4_O_1_I3[0]
.sym 15415 soc.cpu.mem_do_rdata_SB_LUT4_I1_O[3]
.sym 15416 soc.cpu.alu_out_SB_LUT4_O_30_I2_SB_LUT4_O_I3[1]
.sym 15417 soc.cpu.pcpi_rs1[3]
.sym 15418 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_26_I1_SB_LUT4_O_I2[3]
.sym 15419 soc.cpu.pcpi_rs1[4]
.sym 15422 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_4_I0_SB_LUT4_O_1_I3[0]
.sym 15428 soc.cpu.pcpi_rs1[3]
.sym 15434 soc.cpu.alu_out_SB_LUT4_O_30_I2_SB_LUT4_O_I3[1]
.sym 15439 soc.cpu.instr_sra_SB_LUT4_I0_O[0]
.sym 15440 soc.cpu.pcpi_rs1[4]
.sym 15441 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_26_I1_SB_LUT4_O_I2[3]
.sym 15442 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_4_I0_SB_LUT4_O_1_I3[0]
.sym 15445 soc.cpu.pcpi_rs1[5]
.sym 15446 soc.cpu.instr_sra_SB_LUT4_I0_O[0]
.sym 15447 soc.cpu.pcpi_rs1[3]
.sym 15448 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_26_I1_SB_LUT4_O_I2[3]
.sym 15451 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I0_O[0]
.sym 15452 soc.cpu.instr_sra_SB_LUT4_I0_O[0]
.sym 15453 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_26_I1_SB_LUT4_O_I2[3]
.sym 15454 soc.cpu.pcpi_rs1[8]
.sym 15458 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I0_O[0]
.sym 15463 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_25_I0[0]
.sym 15464 soc.cpu.cpu_state[4]
.sym 15465 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_25_I0[1]
.sym 15466 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_25_I0[3]
.sym 15467 soc.cpu.mem_do_rdata_SB_LUT4_I1_O[3]
.sym 15468 clk$SB_IO_IN_$glb_clk
.sym 15470 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_22_I0[0]
.sym 15471 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_27_I1[1]
.sym 15472 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_23_I0[0]
.sym 15473 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_28_I1[1]
.sym 15474 soc.cpu.alu_out_SB_LUT4_O_30_I2_SB_LUT4_O_I3[1]
.sym 15475 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_26_I1_SB_LUT4_O_I2[1]
.sym 15476 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_22_I0[1]
.sym 15477 soc.cpu.pcpi_rs1[2]
.sym 15479 soc.cpu.instr_sh_SB_LUT4_I1_O[1]
.sym 15480 soc.cpu.instr_sh_SB_LUT4_I1_O[1]
.sym 15481 soc.cpu.mem_la_wdata_SB_LUT4_O_7_I3[1]
.sym 15483 soc.cpu.mem_la_wdata_SB_LUT4_O_4_I3[1]
.sym 15485 soc.cpu.mem_la_wdata_SB_LUT4_O_4_I3[1]
.sym 15487 soc.cpu.pcpi_rs2[27]
.sym 15488 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[1]
.sym 15489 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 15490 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_26_I1_SB_LUT4_O_I2[3]
.sym 15493 $PACKER_VCC_NET
.sym 15494 soc.cpu.alu_out_SB_LUT4_O_22_I2_SB_LUT4_O_I3[1]
.sym 15495 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I0_O[0]
.sym 15496 soc.cpu.cpu_state[4]
.sym 15497 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_26_I1_SB_LUT4_O_I2[1]
.sym 15498 soc.cpu.pcpi_rs1[18]
.sym 15499 soc.cpu.alu_out_SB_LUT4_O_18_I2_SB_LUT4_O_I3[1]
.sym 15500 soc.cpu.cpu_state[4]
.sym 15501 soc.cpu.pcpi_rs1[2]
.sym 15502 soc.cpu.resetn_SB_LUT4_I3_O
.sym 15505 soc.cpu.pcpi_rs1[4]
.sym 15520 soc.cpu.alu_out_SB_LUT4_O_22_I2_SB_LUT4_O_I3[1]
.sym 15523 soc.cpu.alu_out_SB_LUT4_O_18_I2_SB_LUT4_O_I3[1]
.sym 15529 soc.cpu.pcpi_rs1[11]
.sym 15531 soc.cpu.alu_out_SB_LUT4_O_17_I2_SB_LUT4_O_I3[1]
.sym 15532 soc.cpu.pcpi_rs1[8]
.sym 15534 soc.cpu.alu_out_SB_LUT4_O_16_I2_SB_LUT4_O_I3[1]
.sym 15537 soc.cpu.alu_out_SB_LUT4_O_21_I2_SB_LUT4_O_I3[1]
.sym 15540 soc.cpu.pcpi_rs1[12]
.sym 15546 soc.cpu.pcpi_rs1[12]
.sym 15553 soc.cpu.pcpi_rs1[11]
.sym 15558 soc.cpu.alu_out_SB_LUT4_O_17_I2_SB_LUT4_O_I3[1]
.sym 15562 soc.cpu.alu_out_SB_LUT4_O_21_I2_SB_LUT4_O_I3[1]
.sym 15570 soc.cpu.alu_out_SB_LUT4_O_22_I2_SB_LUT4_O_I3[1]
.sym 15576 soc.cpu.alu_out_SB_LUT4_O_18_I2_SB_LUT4_O_I3[1]
.sym 15581 soc.cpu.alu_out_SB_LUT4_O_16_I2_SB_LUT4_O_I3[1]
.sym 15586 soc.cpu.pcpi_rs1[8]
.sym 15593 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_18_I0[1]
.sym 15594 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_23_I0[1]
.sym 15595 soc.cpu.pcpi_rs1[11]
.sym 15596 soc.cpu.alu_out_SB_LUT4_O_26_I1[0]
.sym 15597 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_21_I0[0]
.sym 15598 soc.cpu.pcpi_rs1[8]
.sym 15599 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_4_I0_SB_LUT4_O_1_I3[0]
.sym 15600 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_21_I0[1]
.sym 15606 soc.cpu.pcpi_rs2[31]
.sym 15609 soc.cpu.cpu_state[4]
.sym 15613 iomem_wdata[12]
.sym 15614 soc.cpu.cpu_state[4]
.sym 15615 flash_io0_oe_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_LUT4_O_I2[0]
.sym 15616 soc.cpu.instr_sh_SB_LUT4_I1_O[1]
.sym 15617 soc.cpu.alu_out_SB_LUT4_O_17_I2_SB_LUT4_O_I3[1]
.sym 15618 soc.cpu.reg_sh_SB_DFF_Q_1_D_SB_LUT4_O_I1[1]
.sym 15619 soc.cpu.mem_do_rdata_SB_LUT4_I1_O[3]
.sym 15620 soc.cpu.pcpi_rs1[8]
.sym 15621 soc.cpu.alu_out_SB_LUT4_O_30_I2_SB_LUT4_O_I3[1]
.sym 15622 soc.cpu.alu_out_SB_LUT4_O_16_I2_SB_LUT4_O_I3[1]
.sym 15623 soc.cpu.pcpi_rs1[20]
.sym 15624 soc.cpu.mem_do_rdata_SB_LUT4_I1_O[3]
.sym 15625 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_24_I0_SB_LUT4_O_2_I1[2]
.sym 15626 soc.cpu.pcpi_rs1[12]
.sym 15628 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_26_I1[0]
.sym 15634 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_26_I1_SB_LUT4_O_I2[3]
.sym 15642 soc.cpu.alu_out_SB_LUT4_O_22_I2_SB_LUT4_O_I3[1]
.sym 15643 soc.cpu.alu_out_SB_LUT4_O_14_I2_SB_LUT4_O_I3[1]
.sym 15645 soc.cpu.mem_do_rdata_SB_LUT4_I1_O[3]
.sym 15646 soc.cpu.alu_out_SB_LUT4_O_30_I2_SB_LUT4_O_I3[1]
.sym 15648 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_24_I0[0]
.sym 15649 soc.cpu.pcpi_rs1[20]
.sym 15650 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_24_I0[1]
.sym 15651 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_4_I0_SB_LUT4_O_1_I3[0]
.sym 15653 soc.cpu.alu_out_SB_LUT4_O_12_I2_SB_LUT4_O_I3[1]
.sym 15654 soc.cpu.instr_sra_SB_LUT4_I0_O[0]
.sym 15657 soc.cpu.cpu_state[4]
.sym 15658 soc.cpu.pcpi_rs1[18]
.sym 15661 soc.cpu.alu_out_SB_LUT4_O_10_I2_SB_LUT4_O_I3[1]
.sym 15664 soc.cpu.alu_out_SB_LUT4_O_17_I2_SB_LUT4_O_I3[1]
.sym 15665 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_24_I0[3]
.sym 15667 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_26_I1_SB_LUT4_O_I2[3]
.sym 15668 soc.cpu.alu_out_SB_LUT4_O_30_I2_SB_LUT4_O_I3[1]
.sym 15669 soc.cpu.instr_sra_SB_LUT4_I0_O[0]
.sym 15670 soc.cpu.alu_out_SB_LUT4_O_22_I2_SB_LUT4_O_I3[1]
.sym 15675 soc.cpu.pcpi_rs1[18]
.sym 15682 soc.cpu.alu_out_SB_LUT4_O_12_I2_SB_LUT4_O_I3[1]
.sym 15686 soc.cpu.pcpi_rs1[20]
.sym 15691 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_24_I0[3]
.sym 15692 soc.cpu.cpu_state[4]
.sym 15693 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_24_I0[1]
.sym 15694 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_24_I0[0]
.sym 15700 soc.cpu.alu_out_SB_LUT4_O_10_I2_SB_LUT4_O_I3[1]
.sym 15703 soc.cpu.instr_sra_SB_LUT4_I0_O[0]
.sym 15704 soc.cpu.alu_out_SB_LUT4_O_17_I2_SB_LUT4_O_I3[1]
.sym 15705 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_26_I1_SB_LUT4_O_I2[3]
.sym 15706 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_4_I0_SB_LUT4_O_1_I3[0]
.sym 15710 soc.cpu.alu_out_SB_LUT4_O_14_I2_SB_LUT4_O_I3[1]
.sym 15713 soc.cpu.mem_do_rdata_SB_LUT4_I1_O[3]
.sym 15714 clk$SB_IO_IN_$glb_clk
.sym 15716 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I0_O[0]
.sym 15717 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_15_I0[1]
.sym 15718 soc.cpu.alu_out_SB_LUT4_O_18_I2_SB_LUT4_O_I3[1]
.sym 15719 soc.cpu.is_slti_blt_slt_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_2_I0[0]
.sym 15720 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_1_I1[0]
.sym 15721 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_16_I0[0]
.sym 15722 soc.cpu.alu_out_SB_LUT4_O_17_I2_SB_LUT4_O_I3[1]
.sym 15723 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_24_I0[3]
.sym 15724 $PACKER_VCC_NET
.sym 15727 soc.cpu.instr_sub
.sym 15729 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_4_I0_SB_LUT4_O_1_I3[0]
.sym 15730 soc.cpu.mem_la_wdata_SB_LUT4_O_7_I3[1]
.sym 15732 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_26_I1_SB_LUT4_O_I2[3]
.sym 15736 soc.cpu.pcpi_rs1[4]
.sym 15738 soc.cpu.pcpi_rs1[5]
.sym 15739 soc.cpu.pcpi_rs1[11]
.sym 15740 soc.cpu.instr_sra_SB_LUT4_I0_O[0]
.sym 15742 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_27_I1[2]
.sym 15743 soc.cpu.instr_or_SB_LUT4_I2_O[3]
.sym 15744 soc.cpu.pcpi_rs1[3]
.sym 15745 soc.cpu.pcpi_rs1[5]
.sym 15746 soc.cpu.pcpi_rs1[8]
.sym 15747 soc.cpu.alu_out_SB_LUT4_O_10_I2_SB_LUT4_O_I3[1]
.sym 15748 soc.cpu.alu_out_SB_LUT4_O_22_I2_SB_LUT4_O_I3[1]
.sym 15750 soc.cpu.instr_or_SB_LUT4_I2_O[2]
.sym 15751 soc.cpu.instr_or_SB_LUT4_I2_O[3]
.sym 15757 soc.cpu.instr_or_SB_LUT4_I2_O[2]
.sym 15758 soc.cpu.instr_or_SB_LUT4_I2_O[3]
.sym 15759 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_26_I1_SB_LUT4_O_I2[3]
.sym 15760 soc.cpu.cpu_state[4]
.sym 15761 soc.cpu.alu_out_SB_LUT4_O_26_I1[2]
.sym 15762 soc.cpu.pcpi_rs1[8]
.sym 15763 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_19_I0[1]
.sym 15764 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_19_I0[0]
.sym 15765 soc.cpu.alu_out_SB_LUT4_O_22_I2_SB_LUT4_O_I3[1]
.sym 15766 soc.cpu.instr_sra_SB_LUT4_I0_O[0]
.sym 15767 soc.cpu.pcpi_rs1[11]
.sym 15768 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_20_I0[0]
.sym 15769 soc.cpu.pcpi_rs1[5]
.sym 15771 soc.cpu.alu_out_SB_LUT4_O_10_I2_SB_LUT4_O_I3[0]
.sym 15772 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_19_I0[3]
.sym 15773 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I0_O[0]
.sym 15775 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_20_I0[1]
.sym 15778 soc.cpu.alu_out_SB_LUT4_O_21_I2_SB_LUT4_O_I3[1]
.sym 15779 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I1_SB_LUT4_O_1_I2[1]
.sym 15781 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I0_O[0]
.sym 15783 soc.cpu.alu_out_SB_LUT4_O_18_I2_SB_LUT4_O_I3[1]
.sym 15784 soc.cpu.mem_do_rdata_SB_LUT4_I1_O[3]
.sym 15785 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_20_I0[3]
.sym 15787 soc.cpu.alu_out_SB_LUT4_O_31_I2_SB_LUT4_O_I3[3]
.sym 15790 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_20_I0[0]
.sym 15791 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_20_I0[3]
.sym 15792 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_20_I0[1]
.sym 15793 soc.cpu.cpu_state[4]
.sym 15797 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I1_SB_LUT4_O_1_I2[1]
.sym 15802 soc.cpu.instr_sra_SB_LUT4_I0_O[0]
.sym 15803 soc.cpu.alu_out_SB_LUT4_O_18_I2_SB_LUT4_O_I3[1]
.sym 15804 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_26_I1_SB_LUT4_O_I2[3]
.sym 15805 soc.cpu.pcpi_rs1[5]
.sym 15808 soc.cpu.alu_out_SB_LUT4_O_21_I2_SB_LUT4_O_I3[1]
.sym 15809 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_26_I1_SB_LUT4_O_I2[3]
.sym 15810 soc.cpu.pcpi_rs1[8]
.sym 15811 soc.cpu.instr_sra_SB_LUT4_I0_O[0]
.sym 15814 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I0_O[0]
.sym 15815 soc.cpu.alu_out_SB_LUT4_O_10_I2_SB_LUT4_O_I3[0]
.sym 15816 soc.cpu.alu_out_SB_LUT4_O_26_I1[2]
.sym 15817 soc.cpu.alu_out_SB_LUT4_O_31_I2_SB_LUT4_O_I3[3]
.sym 15820 soc.cpu.cpu_state[4]
.sym 15821 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_19_I0[3]
.sym 15822 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_19_I0[0]
.sym 15823 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_19_I0[1]
.sym 15826 soc.cpu.instr_or_SB_LUT4_I2_O[2]
.sym 15827 soc.cpu.instr_or_SB_LUT4_I2_O[3]
.sym 15828 soc.cpu.alu_out_SB_LUT4_O_26_I1[2]
.sym 15829 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I0_O[0]
.sym 15832 soc.cpu.alu_out_SB_LUT4_O_22_I2_SB_LUT4_O_I3[1]
.sym 15833 soc.cpu.instr_sra_SB_LUT4_I0_O[0]
.sym 15834 soc.cpu.pcpi_rs1[11]
.sym 15835 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_26_I1_SB_LUT4_O_I2[3]
.sym 15836 soc.cpu.mem_do_rdata_SB_LUT4_I1_O[3]
.sym 15837 clk$SB_IO_IN_$glb_clk
.sym 15839 soc.cpu.pcpi_rs1[3]
.sym 15840 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_26_I1[2]
.sym 15841 soc.cpu.alu_out_SB_LUT4_O_16_I2_SB_LUT4_O_I3[1]
.sym 15842 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_14_I0[1]
.sym 15843 soc.cpu.pcpi_rs1[12]
.sym 15844 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_14_I0[0]
.sym 15845 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_22_I0[3]
.sym 15846 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_27_I1[2]
.sym 15850 soc.cpu.alu_out_q[1]
.sym 15851 soc.cpu.decoded_imm[0]
.sym 15852 soc.cpu.alu_out_SB_LUT4_O_14_I2_SB_LUT4_O_I3[1]
.sym 15856 soc.cpu.alu_out_SB_LUT4_O_10_I2_SB_LUT4_O_I3[0]
.sym 15857 soc.cpu.alu_out_SB_LUT4_O_21_I2_SB_LUT4_O_I3[1]
.sym 15858 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I0_O[0]
.sym 15860 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_19_I0[3]
.sym 15862 soc.cpu.alu_out_SB_LUT4_O_18_I2_SB_LUT4_O_I3[1]
.sym 15863 soc.cpu.count_cycle[0]
.sym 15864 soc.cpu.pcpi_rs1[12]
.sym 15865 soc.cpu.is_slti_blt_slt_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_2_I0[0]
.sym 15866 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_28_I1[2]
.sym 15867 soc.cpu.pcpi_rs2[23]
.sym 15868 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_22_I0[3]
.sym 15869 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[1]
.sym 15870 soc.cpu.alu_out_SB_LUT4_O_21_I2_SB_LUT4_O_I3[1]
.sym 15871 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_18_I0[3]
.sym 15872 soc.cpu.pcpi_rs1[3]
.sym 15873 soc.cpu.pcpi_rs1[2]
.sym 15874 soc.cpu.pcpi_rs1[4]
.sym 15880 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I0_O[0]
.sym 15882 soc.cpu.alu_out_SB_LUT4_O_18_I2_SB_LUT4_O_I3[1]
.sym 15884 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D[0]
.sym 15886 soc.cpu.alu_out_SB_LUT4_O_30_I2_SB_LUT4_O_I3[2]
.sym 15887 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_25_I0_SB_LUT4_O_2_I1[2]
.sym 15888 soc.cpu.alu_out_SB_LUT4_O_26_I1[2]
.sym 15889 soc.cpu.mem_la_wdata[6]
.sym 15890 soc.cpu.alu_out_SB_LUT4_O_18_I2_SB_LUT4_O_I3[3]
.sym 15893 soc.cpu.alu_out_SB_LUT4_O_30_I2_SB_LUT4_O_I3[1]
.sym 15894 soc.cpu.alu_out_SB_LUT4_O_30_I2_SB_LUT4_O_I3[3]
.sym 15895 soc.cpu.cpu_state[4]
.sym 15897 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_4_I0_SB_LUT4_O_1_I3[0]
.sym 15899 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_25_I0_SB_LUT4_O_2_I1[1]
.sym 15903 soc.cpu.instr_or_SB_LUT4_I2_O[3]
.sym 15905 soc.cpu.alu_out_SB_LUT4_O_18_I2_SB_LUT4_O_I3[2]
.sym 15906 soc.cpu.alu_out_SB_LUT4_O_10_I2_SB_LUT4_O_I3[0]
.sym 15908 soc.cpu.count_cycle[0]
.sym 15910 soc.cpu.instr_or_SB_LUT4_I2_O[2]
.sym 15911 soc.cpu.instr_or_SB_LUT4_I2_O[3]
.sym 15913 soc.cpu.alu_out_SB_LUT4_O_30_I2_SB_LUT4_O_I3[2]
.sym 15914 soc.cpu.alu_out_SB_LUT4_O_30_I2_SB_LUT4_O_I3[3]
.sym 15915 soc.cpu.alu_out_SB_LUT4_O_30_I2_SB_LUT4_O_I3[1]
.sym 15916 soc.cpu.alu_out_SB_LUT4_O_10_I2_SB_LUT4_O_I3[0]
.sym 15919 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_25_I0_SB_LUT4_O_2_I1[1]
.sym 15920 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D[0]
.sym 15921 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_25_I0_SB_LUT4_O_2_I1[2]
.sym 15922 soc.cpu.cpu_state[4]
.sym 15925 soc.cpu.alu_out_SB_LUT4_O_18_I2_SB_LUT4_O_I3[2]
.sym 15926 soc.cpu.instr_or_SB_LUT4_I2_O[2]
.sym 15927 soc.cpu.alu_out_SB_LUT4_O_18_I2_SB_LUT4_O_I3[1]
.sym 15928 soc.cpu.instr_or_SB_LUT4_I2_O[3]
.sym 15931 soc.cpu.instr_or_SB_LUT4_I2_O[2]
.sym 15932 soc.cpu.instr_or_SB_LUT4_I2_O[3]
.sym 15933 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_4_I0_SB_LUT4_O_1_I3[0]
.sym 15934 soc.cpu.mem_la_wdata[6]
.sym 15940 soc.cpu.count_cycle[0]
.sym 15943 soc.cpu.alu_out_SB_LUT4_O_10_I2_SB_LUT4_O_I3[0]
.sym 15944 soc.cpu.alu_out_SB_LUT4_O_18_I2_SB_LUT4_O_I3[1]
.sym 15945 soc.cpu.alu_out_SB_LUT4_O_18_I2_SB_LUT4_O_I3[3]
.sym 15946 soc.cpu.alu_out_SB_LUT4_O_18_I2_SB_LUT4_O_I3[2]
.sym 15949 soc.cpu.alu_out_SB_LUT4_O_30_I2_SB_LUT4_O_I3[2]
.sym 15950 soc.cpu.instr_or_SB_LUT4_I2_O[2]
.sym 15951 soc.cpu.alu_out_SB_LUT4_O_30_I2_SB_LUT4_O_I3[1]
.sym 15952 soc.cpu.instr_or_SB_LUT4_I2_O[3]
.sym 15955 soc.cpu.alu_out_SB_LUT4_O_26_I1[2]
.sym 15956 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I0_O[0]
.sym 15960 clk$SB_IO_IN_$glb_clk
.sym 15961 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 15962 soc.cpu.alu_out_q[5]
.sym 15963 soc.cpu.alu_out_q[3]
.sym 15964 soc.cpu.is_slti_blt_slt_SB_LUT4_I1_O_SB_LUT4_O_I0[1]
.sym 15965 soc.cpu.alu_out_SB_LUT4_O_28_I2[3]
.sym 15966 soc.cpu.alu_out_SB_LUT4_O_1_I1[1]
.sym 15967 soc.cpu.alu_out_SB_LUT4_O_11_I2[1]
.sym 15968 soc.cpu.is_slti_blt_slt_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_2_I0[1]
.sym 15969 soc.cpu.alu_out_SB_LUT4_O_26_I2[3]
.sym 15972 soc.cpu.instr_sll_SB_LUT4_I1_O_SB_LUT4_O_2_I3[1]
.sym 15973 soc.cpu.instr_bgeu
.sym 15974 soc.cpu.pcpi_rs1[5]
.sym 15975 soc.cpu.mem_la_wdata[6]
.sym 15977 soc.cpu.alu_out_SB_LUT4_O_10_I2_SB_LUT4_O_I3[0]
.sym 15979 soc.cpu.alu_out_SB_LUT4_O_12_I2_SB_LUT4_O_I3[1]
.sym 15980 soc.cpu.reg_pc[2]
.sym 15981 $PACKER_VCC_NET
.sym 15984 soc.cpu.alu_out_SB_LUT4_O_12_I2_SB_LUT4_O_I3[1]
.sym 15985 soc.cpu.alu_out_SB_LUT4_O_16_I2_SB_LUT4_O_I3[1]
.sym 15986 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_16_I0[3]
.sym 15987 soc.cpu.is_compare_SB_LUT4_I0_O[3]
.sym 15988 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[10]
.sym 15989 soc.cpu.pcpi_rs1[18]
.sym 15991 soc.cpu.alu_out_SB_LUT4_O_22_I2_SB_LUT4_O_I3[1]
.sym 15992 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[9]
.sym 15993 soc.cpu.pcpi_rs1[2]
.sym 15994 soc.cpu.instr_or_SB_LUT4_I2_O[2]
.sym 15995 soc.cpu.is_compare_SB_LUT4_I0_O[3]
.sym 15997 soc.cpu.instr_or_SB_LUT4_I2_O[3]
.sym 16003 soc.cpu.alu_out_SB_LUT4_O_30_I2[1]
.sym 16004 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[6]
.sym 16006 soc.cpu.alu_out_SB_LUT4_O_25_I1[1]
.sym 16007 $PACKER_VCC_NET
.sym 16008 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[5]
.sym 16009 soc.cpu.alu_out_SB_LUT4_O_25_I1[0]
.sym 16010 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[0]
.sym 16011 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[0]
.sym 16012 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[1]
.sym 16013 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_4_I0_SB_LUT4_O_1_I3[0]
.sym 16014 soc.cpu.alu_out_SB_LUT4_O_25_I1[2]
.sym 16017 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[6]
.sym 16018 soc.cpu.mem_la_wdata[6]
.sym 16019 soc.cpu.is_compare_SB_LUT4_I0_O[3]
.sym 16022 soc.cpu.instr_sub
.sym 16024 soc.cpu.alu_out_SB_LUT4_O_30_I2[0]
.sym 16028 soc.cpu.alu_out_SB_LUT4_O_10_I2_SB_LUT4_O_I3[0]
.sym 16029 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[1]
.sym 16030 soc.cpu.instr_sub
.sym 16031 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[0]
.sym 16032 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I0_O[0]
.sym 16034 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[5]
.sym 16036 $PACKER_VCC_NET
.sym 16038 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I0_O[0]
.sym 16039 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[0]
.sym 16042 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[5]
.sym 16043 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[5]
.sym 16044 soc.cpu.instr_sub
.sym 16045 soc.cpu.is_compare_SB_LUT4_I0_O[3]
.sym 16048 soc.cpu.alu_out_SB_LUT4_O_30_I2[1]
.sym 16051 soc.cpu.alu_out_SB_LUT4_O_30_I2[0]
.sym 16054 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_4_I0_SB_LUT4_O_1_I3[0]
.sym 16055 soc.cpu.mem_la_wdata[6]
.sym 16057 soc.cpu.alu_out_SB_LUT4_O_10_I2_SB_LUT4_O_I3[0]
.sym 16060 soc.cpu.alu_out_SB_LUT4_O_25_I1[0]
.sym 16061 soc.cpu.alu_out_SB_LUT4_O_25_I1[1]
.sym 16062 soc.cpu.alu_out_SB_LUT4_O_25_I1[2]
.sym 16066 soc.cpu.instr_sub
.sym 16067 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[1]
.sym 16068 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[1]
.sym 16069 soc.cpu.is_compare_SB_LUT4_I0_O[3]
.sym 16072 soc.cpu.is_compare_SB_LUT4_I0_O[3]
.sym 16073 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[6]
.sym 16074 soc.cpu.instr_sub
.sym 16075 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[6]
.sym 16078 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[0]
.sym 16079 soc.cpu.is_compare_SB_LUT4_I0_O[3]
.sym 16080 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[0]
.sym 16081 soc.cpu.instr_sub
.sym 16083 clk$SB_IO_IN_$glb_clk
.sym 16085 soc.cpu.is_slti_blt_slt_SB_LUT4_I1_O_SB_LUT4_O_I0[2]
.sym 16086 soc.cpu.alu_out_SB_LUT4_O_29_I1[0]
.sym 16087 soc.cpu.alu_out_SB_LUT4_O_29_I1[3]
.sym 16088 soc.cpu.alu_out_SB_LUT4_O_1_I1[2]
.sym 16089 soc.cpu.alu_out_SB_LUT4_O_29_I2[3]
.sym 16090 soc.cpu.alu_out_q[2]
.sym 16091 soc.cpu.alu_out_SB_LUT4_O_24_I2[1]
.sym 16092 soc.cpu.is_slti_blt_slt_SB_LUT4_I1_O[3]
.sym 16094 soc.cpu.alu_out_SB_LUT4_O_10_I2_SB_LUT4_O_I3[0]
.sym 16095 soc.cpu.alu_out_SB_LUT4_O_10_I2_SB_LUT4_O_I3[0]
.sym 16096 soc.cpu.instr_sll_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 16097 soc.cpu.alu_out_SB_LUT4_O_26_I1[2]
.sym 16100 soc.cpu.decoded_imm[0]
.sym 16103 $PACKER_VCC_NET
.sym 16104 soc.cpu.alu_out_q[5]
.sym 16106 soc.cpu.alu_out_q[3]
.sym 16109 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_24_I0_SB_LUT4_O_2_I1[2]
.sym 16110 soc.cpu.reg_sh_SB_DFF_Q_1_D_SB_LUT4_O_I1[1]
.sym 16111 soc.cpu.mem_do_rdata_SB_LUT4_I1_O[3]
.sym 16112 soc.cpu.alu_out_q[13]
.sym 16113 soc.cpu.alu_out_SB_LUT4_O_30_I2_SB_LUT4_O_I3[1]
.sym 16115 soc.cpu.alu_out_SB_LUT4_O_11_I2[1]
.sym 16116 soc.cpu.alu_out_SB_LUT4_O_21_I2_SB_LUT4_O_I3[2]
.sym 16117 soc.cpu.alu_out_SB_LUT4_O_5_I2_SB_LUT4_O_I3[2]
.sym 16118 soc.cpu.pcpi_rs1[29]
.sym 16119 soc.cpu.pcpi_rs1[20]
.sym 16120 soc.cpu.pcpi_rs1[8]
.sym 16130 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[4]
.sym 16132 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[14]
.sym 16133 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[15]
.sym 16135 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[9]
.sym 16136 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[10]
.sym 16137 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[11]
.sym 16139 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[15]
.sym 16142 soc.cpu.instr_sub
.sym 16144 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[2]
.sym 16146 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[2]
.sym 16147 soc.cpu.is_compare_SB_LUT4_I0_O[3]
.sym 16148 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[10]
.sym 16150 soc.cpu.instr_sub
.sym 16151 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[14]
.sym 16152 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[9]
.sym 16153 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[11]
.sym 16154 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[4]
.sym 16155 soc.cpu.is_compare_SB_LUT4_I0_O[3]
.sym 16156 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[7]
.sym 16157 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[7]
.sym 16159 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[14]
.sym 16160 soc.cpu.instr_sub
.sym 16161 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[14]
.sym 16162 soc.cpu.is_compare_SB_LUT4_I0_O[3]
.sym 16165 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[7]
.sym 16166 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[7]
.sym 16167 soc.cpu.instr_sub
.sym 16168 soc.cpu.is_compare_SB_LUT4_I0_O[3]
.sym 16171 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[11]
.sym 16172 soc.cpu.instr_sub
.sym 16173 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[11]
.sym 16174 soc.cpu.is_compare_SB_LUT4_I0_O[3]
.sym 16177 soc.cpu.is_compare_SB_LUT4_I0_O[3]
.sym 16178 soc.cpu.instr_sub
.sym 16179 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[9]
.sym 16180 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[9]
.sym 16183 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[4]
.sym 16184 soc.cpu.is_compare_SB_LUT4_I0_O[3]
.sym 16185 soc.cpu.instr_sub
.sym 16186 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[4]
.sym 16189 soc.cpu.is_compare_SB_LUT4_I0_O[3]
.sym 16190 soc.cpu.instr_sub
.sym 16191 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[15]
.sym 16192 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[15]
.sym 16195 soc.cpu.instr_sub
.sym 16196 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[10]
.sym 16197 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[10]
.sym 16198 soc.cpu.is_compare_SB_LUT4_I0_O[3]
.sym 16201 soc.cpu.is_compare_SB_LUT4_I0_O[3]
.sym 16202 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[2]
.sym 16203 soc.cpu.instr_sub
.sym 16204 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[2]
.sym 16208 soc.cpu.alu_out_SB_LUT4_O_2_I1[3]
.sym 16209 soc.cpu.alu_out_SB_LUT4_O_8_I1[2]
.sym 16210 soc.cpu.alu_out_q[7]
.sym 16211 soc.cpu.alu_out_SB_LUT4_O_8_I1[1]
.sym 16212 soc.cpu.alu_out_SB_LUT4_O_24_I2[3]
.sym 16213 soc.cpu.alu_out_SB_LUT4_O_2_I1[0]
.sym 16214 soc.cpu.alu_out_SB_LUT4_O_8_I1[3]
.sym 16215 soc.cpu.is_slti_blt_slt_SB_LUT4_I1_O_SB_LUT4_O_I0[0]
.sym 16220 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 16222 soc.cpu.alu_out_q[10]
.sym 16223 soc.cpu.alu_out_SB_LUT4_O_5_I2_SB_LUT4_O_I3[1]
.sym 16224 soc.cpu.alu_out_SB_LUT4_O_27_I2[2]
.sym 16225 soc.cpu.is_slti_blt_slt_SB_LUT4_I1_O_SB_LUT4_O_I0[3]
.sym 16228 soc.cpu.alu_out_SB_LUT4_O_22_I2[0]
.sym 16231 soc.cpu.pcpi_rs1[4]
.sym 16232 soc.cpu.instr_sra_SB_LUT4_I0_O[0]
.sym 16233 soc.cpu.alu_out_SB_LUT4_O_22_I2_SB_LUT4_O_I3[1]
.sym 16234 soc.cpu.alu_out_SB_LUT4_O_10_I2_SB_LUT4_O_I3[1]
.sym 16235 soc.cpu.is_slti_blt_slt_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_2_I0[3]
.sym 16236 soc.cpu.alu_out_SB_LUT4_O_29_I1[1]
.sym 16237 soc.cpu.pcpi_rs1[5]
.sym 16238 soc.cpu.instr_or_SB_LUT4_I2_O[3]
.sym 16239 soc.cpu.alu_out_SB_LUT4_O_29_I1[2]
.sym 16240 soc.cpu.pcpi_rs1[30]
.sym 16242 soc.cpu.instr_or_SB_LUT4_I2_O[3]
.sym 16243 soc.cpu.pcpi_rs1[8]
.sym 16250 soc.cpu.is_compare_SB_LUT4_I0_O[3]
.sym 16252 soc.cpu.mem_la_wdata_SB_LUT4_O_3_I3[1]
.sym 16255 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[13]
.sym 16256 soc.cpu.alu_out_SB_LUT4_O_18_I2[1]
.sym 16258 soc.cpu.alu_out_SB_LUT4_O_18_I2_SB_LUT4_O_I3[2]
.sym 16260 soc.cpu.alu_out_SB_LUT4_O_18_I2[0]
.sym 16261 soc.cpu.alu_out_SB_LUT4_O_17_I2_SB_LUT4_O_I3[2]
.sym 16265 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[8]
.sym 16272 soc.cpu.instr_sub
.sym 16273 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[8]
.sym 16276 soc.cpu.alu_out_SB_LUT4_O_21_I2_SB_LUT4_O_I3[2]
.sym 16278 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[13]
.sym 16280 soc.cpu.instr_sub
.sym 16290 soc.cpu.alu_out_SB_LUT4_O_17_I2_SB_LUT4_O_I3[2]
.sym 16296 soc.cpu.alu_out_SB_LUT4_O_21_I2_SB_LUT4_O_I3[2]
.sym 16300 soc.cpu.is_compare_SB_LUT4_I0_O[3]
.sym 16301 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[13]
.sym 16302 soc.cpu.instr_sub
.sym 16303 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[13]
.sym 16306 soc.cpu.alu_out_SB_LUT4_O_18_I2_SB_LUT4_O_I3[2]
.sym 16314 soc.cpu.mem_la_wdata_SB_LUT4_O_3_I3[1]
.sym 16318 soc.cpu.instr_sub
.sym 16319 soc.cpu.is_compare_SB_LUT4_I0_O[3]
.sym 16320 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[8]
.sym 16321 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[8]
.sym 16324 soc.cpu.alu_out_SB_LUT4_O_18_I2[1]
.sym 16327 soc.cpu.alu_out_SB_LUT4_O_18_I2[0]
.sym 16329 clk$SB_IO_IN_$glb_clk
.sym 16331 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_21_I0[3]
.sym 16332 soc.cpu.alu_out_SB_LUT4_O_23_I2[1]
.sym 16333 soc.cpu.alu_out_SB_LUT4_O_13_I2[3]
.sym 16334 soc.cpu.alu_out_q[20]
.sym 16335 soc.cpu.alu_out_SB_LUT4_O_23_I2[3]
.sym 16336 soc.cpu.alu_out_q[8]
.sym 16337 soc.cpu.alu_out_q[18]
.sym 16338 soc.cpu.alu_out_SB_LUT4_O_11_I2[3]
.sym 16341 soc.cpu.pcpi_rs2[29]
.sym 16344 soc.cpu.is_compare_SB_LUT4_I0_O[3]
.sym 16345 soc.cpu.cpu_state[3]
.sym 16347 soc.cpu.irq_mask[1]
.sym 16354 soc.cpu.alu_out_SB_LUT4_O_18_I2_SB_LUT4_O_I3[2]
.sym 16355 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_18_I0[3]
.sym 16356 soc.cpu.pcpi_rs2[28]
.sym 16357 soc.cpu.pcpi_rs1[12]
.sym 16358 soc.cpu.alu_out_SB_LUT4_O_10_I2_SB_LUT4_O_I3[0]
.sym 16359 soc.cpu.alu_out_SB_LUT4_O_10_I2_SB_LUT4_O_I3[0]
.sym 16360 soc.cpu.pcpi_rs2[28]
.sym 16361 soc.cpu.alu_out_SB_LUT4_O_2_I1[0]
.sym 16362 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_28_I1[2]
.sym 16363 soc.cpu.alu_out_SB_LUT4_O_21_I2_SB_LUT4_O_I3[1]
.sym 16365 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_14_I0_SB_LUT4_O_2_I1[2]
.sym 16366 soc.cpu.pcpi_rs1[4]
.sym 16378 soc.cpu.pcpi_rs2[20]
.sym 16380 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[18]
.sym 16381 soc.cpu.pcpi_rs2[23]
.sym 16383 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[20]
.sym 16384 soc.cpu.pcpi_rs1[27]
.sym 16390 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[18]
.sym 16392 soc.cpu.instr_sub
.sym 16393 soc.cpu.is_compare_SB_LUT4_I0_O[3]
.sym 16394 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[23]
.sym 16395 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[23]
.sym 16398 soc.cpu.pcpi_rs2[18]
.sym 16400 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[20]
.sym 16401 soc.cpu.alu_out_SB_LUT4_O_10_I2_SB_LUT4_O_I3[2]
.sym 16405 soc.cpu.pcpi_rs2[23]
.sym 16411 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[18]
.sym 16412 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[18]
.sym 16413 soc.cpu.is_compare_SB_LUT4_I0_O[3]
.sym 16414 soc.cpu.instr_sub
.sym 16418 soc.cpu.pcpi_rs2[18]
.sym 16423 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[23]
.sym 16424 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[23]
.sym 16425 soc.cpu.is_compare_SB_LUT4_I0_O[3]
.sym 16426 soc.cpu.instr_sub
.sym 16429 soc.cpu.instr_sub
.sym 16430 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[20]
.sym 16431 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[20]
.sym 16432 soc.cpu.is_compare_SB_LUT4_I0_O[3]
.sym 16438 soc.cpu.pcpi_rs2[20]
.sym 16442 soc.cpu.pcpi_rs1[27]
.sym 16450 soc.cpu.alu_out_SB_LUT4_O_10_I2_SB_LUT4_O_I3[2]
.sym 16454 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_15_I0[3]
.sym 16455 soc.cpu.is_slti_blt_slt_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_2_I0[3]
.sym 16456 soc.cpu.alu_out_SB_LUT4_O_3_I2[1]
.sym 16457 soc.cpu.alu_out_q[30]
.sym 16458 soc.cpu.alu_out_SB_LUT4_O_13_I2[1]
.sym 16459 soc.cpu.alu_out_SB_LUT4_O_1_I2[3]
.sym 16460 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_18_I0[3]
.sym 16461 soc.cpu.alu_out_q[29]
.sym 16466 soc.cpu.alu_out_SB_LUT4_O_30_I2_SB_LUT4_O_I3[2]
.sym 16467 soc.cpu.alu_out_q[18]
.sym 16470 soc.cpu.reg_sh_SB_DFF_Q_D_SB_LUT4_O_I1[1]
.sym 16471 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[20]
.sym 16473 soc.cpu.cpuregs_raddr2[4]
.sym 16475 soc.cpu.cpuregs_raddr2[1]
.sym 16476 soc.cpu.alu_out_SB_LUT4_O_17_I2_SB_LUT4_O_I3[2]
.sym 16478 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_16_I0[3]
.sym 16479 soc.cpu.is_compare_SB_LUT4_I0_O[3]
.sym 16480 soc.cpu.alu_out_q[23]
.sym 16481 soc.cpu.alu_out_SB_LUT4_O_8_I2[2]
.sym 16482 soc.cpu.instr_or_SB_LUT4_I2_O[2]
.sym 16483 soc.cpu.cpu_state[4]
.sym 16484 soc.cpu.pcpi_rs2[18]
.sym 16485 soc.cpu.pcpi_rs1[18]
.sym 16486 soc.cpu.is_slli_srli_srai
.sym 16487 soc.cpu.alu_out_SB_LUT4_O_10_I2_SB_LUT4_O_I3[2]
.sym 16488 soc.cpu.pcpi_rs2[20]
.sym 16489 soc.cpu.instr_or_SB_LUT4_I2_O[3]
.sym 16501 soc.cpu.is_compare_SB_LUT4_I0_O[3]
.sym 16502 soc.cpu.alu_out_SB_LUT4_O_3_I2[2]
.sym 16504 soc.cpu.alu_out_SB_LUT4_O_3_I2[1]
.sym 16505 soc.cpu.alu_out_SB_LUT4_O_14_I2_SB_LUT4_O_I3[2]
.sym 16506 soc.cpu.alu_out_SB_LUT4_O_3_I2[3]
.sym 16509 soc.cpu.is_compare_SB_LUT4_I0_O[3]
.sym 16512 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[25]
.sym 16513 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[29]
.sym 16515 soc.cpu.instr_or_SB_LUT4_I2_O[2]
.sym 16516 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[29]
.sym 16517 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[30]
.sym 16518 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_9_I2_SB_LUT4_O_I2[0]
.sym 16519 soc.cpu.alu_out_SB_LUT4_O_10_I2_SB_LUT4_O_I3[0]
.sym 16520 soc.cpu.pcpi_rs2[28]
.sym 16521 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[25]
.sym 16522 soc.cpu.instr_sub
.sym 16523 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[30]
.sym 16524 soc.cpu.pcpi_rs2[29]
.sym 16525 soc.cpu.instr_or_SB_LUT4_I2_O[3]
.sym 16530 soc.cpu.pcpi_rs2[29]
.sym 16534 soc.cpu.is_compare_SB_LUT4_I0_O[3]
.sym 16535 soc.cpu.instr_sub
.sym 16536 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[29]
.sym 16537 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[29]
.sym 16541 soc.cpu.alu_out_SB_LUT4_O_14_I2_SB_LUT4_O_I3[2]
.sym 16546 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_9_I2_SB_LUT4_O_I2[0]
.sym 16547 soc.cpu.instr_or_SB_LUT4_I2_O[2]
.sym 16548 soc.cpu.instr_or_SB_LUT4_I2_O[3]
.sym 16549 soc.cpu.pcpi_rs2[28]
.sym 16558 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[25]
.sym 16559 soc.cpu.instr_sub
.sym 16560 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[25]
.sym 16561 soc.cpu.is_compare_SB_LUT4_I0_O[3]
.sym 16564 soc.cpu.alu_out_SB_LUT4_O_3_I2[3]
.sym 16565 soc.cpu.alu_out_SB_LUT4_O_3_I2[2]
.sym 16566 soc.cpu.alu_out_SB_LUT4_O_3_I2[1]
.sym 16567 soc.cpu.alu_out_SB_LUT4_O_10_I2_SB_LUT4_O_I3[0]
.sym 16570 soc.cpu.is_compare_SB_LUT4_I0_O[3]
.sym 16571 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[30]
.sym 16572 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[30]
.sym 16573 soc.cpu.instr_sub
.sym 16575 clk$SB_IO_IN_$glb_clk
.sym 16577 soc.cpu.alu_out_SB_LUT4_O_6_I2[3]
.sym 16578 soc.cpu.alu_out_SB_LUT4_O_6_I1[1]
.sym 16579 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_14_I0[3]
.sym 16580 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_28_I1[2]
.sym 16581 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_28_I1_SB_LUT4_O_2_I1[1]
.sym 16582 soc.cpu.alu_out_q[25]
.sym 16583 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_16_I0[3]
.sym 16584 soc.cpu.alu_out_q[23]
.sym 16587 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I2_SB_LUT4_O_I2[0]
.sym 16588 flash_io0_oe_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_LUT4_O_I2[0]
.sym 16589 soc.cpu.irq_mask[0]
.sym 16590 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_15_I0_SB_LUT4_O_2_I1[2]
.sym 16592 soc.cpu.cpu_state[4]
.sym 16593 soc.cpu.alu_out_SB_LUT4_O_2_I2[2]
.sym 16594 soc.cpu.alu_out_q[29]
.sym 16595 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 16600 soc.cpu.alu_out_SB_LUT4_O_3_I2[1]
.sym 16601 soc.cpu.pcpi_rs2[25]
.sym 16602 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_10_I2_SB_LUT4_O_I2[1]
.sym 16603 soc.cpu.latched_stalu
.sym 16604 soc.cpu.alu_out_q[13]
.sym 16605 soc.cpu.pcpi_rs1[29]
.sym 16607 soc.cpu.mem_do_rdata_SB_LUT4_I1_O[3]
.sym 16608 soc.cpu.alu_out_SB_LUT4_O_5_I2_SB_LUT4_O_I3[2]
.sym 16609 soc.cpu.alu_out_SB_LUT4_O_4_I2[1]
.sym 16610 soc.cpu.alu_out_SB_LUT4_O_30_I2_SB_LUT4_O_I3[1]
.sym 16611 soc.cpu.pcpi_rs1[20]
.sym 16612 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_24_I0_SB_LUT4_O_2_I1[2]
.sym 16620 soc.cpu.alu_out_SB_LUT4_O_10_I2_SB_LUT4_O_I3[0]
.sym 16622 soc.cpu.alu_out_SB_LUT4_O_31_I2[1]
.sym 16623 soc.cpu.alu_out_SB_LUT4_O_31_I2[3]
.sym 16626 soc.cpu.alu_out_SB_LUT4_O_10_I2[1]
.sym 16628 soc.cpu.alu_out_SB_LUT4_O_10_I2_SB_LUT4_O_I3[0]
.sym 16630 soc.cpu.alu_out_SB_LUT4_O_31_I2[2]
.sym 16631 soc.cpu.alu_out_SB_LUT4_O_10_I2_SB_LUT4_O_I3[0]
.sym 16633 soc.cpu.alu_out_SB_LUT4_O_4_I2[3]
.sym 16634 soc.cpu.alu_out_SB_LUT4_O_31_I2[0]
.sym 16635 soc.cpu.alu_out_SB_LUT4_O_4_I2[1]
.sym 16636 soc.cpu.pcpi_rs2[27]
.sym 16637 soc.cpu.alu_out_SB_LUT4_O_10_I2_SB_LUT4_O_I3[3]
.sym 16638 soc.cpu.alu_out_SB_LUT4_O_10_I2_SB_LUT4_O_I3[1]
.sym 16639 soc.cpu.alu_out_SB_LUT4_O_10_I2[0]
.sym 16642 soc.cpu.instr_or_SB_LUT4_I2_O[2]
.sym 16646 soc.cpu.alu_out_SB_LUT4_O_4_I2[2]
.sym 16647 soc.cpu.alu_out_SB_LUT4_O_10_I2_SB_LUT4_O_I3[2]
.sym 16648 soc.cpu.instr_or_SB_LUT4_I2_O[3]
.sym 16649 soc.cpu.pcpi_rs1[27]
.sym 16651 soc.cpu.alu_out_SB_LUT4_O_10_I2_SB_LUT4_O_I3[2]
.sym 16652 soc.cpu.alu_out_SB_LUT4_O_10_I2_SB_LUT4_O_I3[0]
.sym 16653 soc.cpu.alu_out_SB_LUT4_O_10_I2_SB_LUT4_O_I3[1]
.sym 16654 soc.cpu.alu_out_SB_LUT4_O_10_I2_SB_LUT4_O_I3[3]
.sym 16657 soc.cpu.alu_out_SB_LUT4_O_10_I2[0]
.sym 16659 soc.cpu.alu_out_SB_LUT4_O_10_I2[1]
.sym 16663 soc.cpu.alu_out_SB_LUT4_O_31_I2[1]
.sym 16664 soc.cpu.alu_out_SB_LUT4_O_31_I2[3]
.sym 16665 soc.cpu.alu_out_SB_LUT4_O_31_I2[0]
.sym 16666 soc.cpu.alu_out_SB_LUT4_O_31_I2[2]
.sym 16669 soc.cpu.instr_or_SB_LUT4_I2_O[2]
.sym 16670 soc.cpu.alu_out_SB_LUT4_O_10_I2_SB_LUT4_O_I3[1]
.sym 16671 soc.cpu.instr_or_SB_LUT4_I2_O[3]
.sym 16672 soc.cpu.alu_out_SB_LUT4_O_10_I2_SB_LUT4_O_I3[2]
.sym 16681 soc.cpu.alu_out_SB_LUT4_O_4_I2[2]
.sym 16682 soc.cpu.alu_out_SB_LUT4_O_4_I2[3]
.sym 16683 soc.cpu.alu_out_SB_LUT4_O_4_I2[1]
.sym 16684 soc.cpu.alu_out_SB_LUT4_O_10_I2_SB_LUT4_O_I3[0]
.sym 16687 soc.cpu.alu_out_SB_LUT4_O_10_I2_SB_LUT4_O_I3[0]
.sym 16688 soc.cpu.instr_or_SB_LUT4_I2_O[2]
.sym 16689 soc.cpu.alu_out_SB_LUT4_O_31_I2[0]
.sym 16690 soc.cpu.instr_or_SB_LUT4_I2_O[3]
.sym 16693 soc.cpu.instr_or_SB_LUT4_I2_O[3]
.sym 16694 soc.cpu.pcpi_rs2[27]
.sym 16695 soc.cpu.instr_or_SB_LUT4_I2_O[2]
.sym 16696 soc.cpu.pcpi_rs1[27]
.sym 16698 clk$SB_IO_IN_$glb_clk
.sym 16700 soc.cpu.mem_la_wdata[7]
.sym 16701 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_17_I0[3]
.sym 16702 soc.cpu.cpuregs.wdata_SB_LUT4_O_31_I2[2]
.sym 16703 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_19_I0[3]
.sym 16705 soc.cpu.mem_la_wdata[5]
.sym 16706 soc.cpu.alu_out_SB_LUT4_O_8_I2[3]
.sym 16707 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_20_I0[3]
.sym 16708 iomem_addr[16]
.sym 16710 soc.cpu.instr_sll_SB_LUT4_I1_O[2]
.sym 16711 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[0]
.sym 16712 soc.cpu.cpuregs_rs1[0]
.sym 16714 soc.cpu.alu_out_q[27]
.sym 16716 soc.cpu.alu_out_q[21]
.sym 16718 soc.cpu.cpuregs_rs1[1]
.sym 16721 soc.cpu.cpuregs.regs.0.0.0_RDATA[2]
.sym 16723 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_10_I2_SB_LUT4_O_I2[1]
.sym 16724 soc.cpu.pcpi_rs1[8]
.sym 16725 soc.cpu.alu_out_SB_LUT4_O_10_I2_SB_LUT4_O_I3[1]
.sym 16726 soc.cpu.alu_out_SB_LUT4_O_22_I2_SB_LUT4_O_I3[1]
.sym 16727 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_20_I0_SB_LUT4_O_2_I1[2]
.sym 16728 soc.cpu.instr_sra_SB_LUT4_I0_O[0]
.sym 16729 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_9_I2_SB_LUT4_O_I2[0]
.sym 16730 soc.cpu.pcpi_rs1[5]
.sym 16731 soc.cpu.pcpi_rs1[30]
.sym 16732 soc.cpu.alu_out_SB_LUT4_O_29_I1[1]
.sym 16734 soc.cpu.instr_or_SB_LUT4_I2_O[3]
.sym 16735 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_16_I0_SB_LUT4_O_2_I1[2]
.sym 16741 soc.cpu.cpu_state[4]
.sym 16743 soc.cpu.is_sll_srl_sra_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I2_O[0]
.sym 16744 soc.cpu.cpu_state[3]
.sym 16746 soc.cpu.cpu_state[2]
.sym 16748 soc.cpu.cpu_state[4]
.sym 16749 soc.cpu.alu_out_SB_LUT4_O_16_I2_SB_LUT4_O_I3[1]
.sym 16750 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_10_I0[1]
.sym 16752 soc.cpu.mem_do_rdata_SB_LUT4_I1_O[3]
.sym 16754 soc.cpu.instr_sra_SB_LUT4_I0_O[0]
.sym 16755 soc.cpu.reg_sh_SB_DFFE_Q_E[1]
.sym 16756 soc.cpu.pcpi_rs1[18]
.sym 16757 soc.cpu.pcpi_rs1[23]
.sym 16759 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I0_O[3]
.sym 16762 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_10_I0[0]
.sym 16764 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_26_I1_SB_LUT4_O_I2[3]
.sym 16765 soc.cpu.instr_sll_SB_LUT4_I1_O_SB_LUT4_O_2_I3[0]
.sym 16767 soc.cpu.instr_sll_SB_LUT4_I1_O_SB_LUT4_O_2_I3[1]
.sym 16768 soc.cpu.cpu_state[4]
.sym 16770 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_10_I0[3]
.sym 16771 soc.cpu.pcpi_rs1[20]
.sym 16780 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_26_I1_SB_LUT4_O_I2[3]
.sym 16781 soc.cpu.pcpi_rs1[23]
.sym 16782 soc.cpu.alu_out_SB_LUT4_O_16_I2_SB_LUT4_O_I3[1]
.sym 16783 soc.cpu.instr_sra_SB_LUT4_I0_O[0]
.sym 16787 soc.cpu.instr_sll_SB_LUT4_I1_O_SB_LUT4_O_2_I3[1]
.sym 16788 soc.cpu.cpu_state[4]
.sym 16789 soc.cpu.instr_sll_SB_LUT4_I1_O_SB_LUT4_O_2_I3[0]
.sym 16792 soc.cpu.instr_sll_SB_LUT4_I1_O_SB_LUT4_O_2_I3[1]
.sym 16793 soc.cpu.cpu_state[4]
.sym 16794 soc.cpu.instr_sll_SB_LUT4_I1_O_SB_LUT4_O_2_I3[0]
.sym 16799 soc.cpu.reg_sh_SB_DFFE_Q_E[1]
.sym 16800 soc.cpu.is_sll_srl_sra_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I2_O[0]
.sym 16804 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_26_I1_SB_LUT4_O_I2[3]
.sym 16805 soc.cpu.pcpi_rs1[18]
.sym 16806 soc.cpu.pcpi_rs1[20]
.sym 16807 soc.cpu.instr_sra_SB_LUT4_I0_O[0]
.sym 16810 soc.cpu.cpu_state[4]
.sym 16811 soc.cpu.cpu_state[3]
.sym 16812 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I0_O[3]
.sym 16813 soc.cpu.cpu_state[2]
.sym 16816 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_10_I0[0]
.sym 16817 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_10_I0[3]
.sym 16818 soc.cpu.cpu_state[4]
.sym 16819 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_10_I0[1]
.sym 16820 soc.cpu.mem_do_rdata_SB_LUT4_I1_O[3]
.sym 16821 clk$SB_IO_IN_$glb_clk
.sym 16824 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_28_I1_SB_LUT4_O_2_I1[2]
.sym 16825 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_27_I1_SB_LUT4_O_2_I1[2]
.sym 16826 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_26_I1_SB_LUT4_O_1_I1[2]
.sym 16827 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_25_I0_SB_LUT4_O_2_I1[2]
.sym 16828 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_24_I0_SB_LUT4_O_2_I1[2]
.sym 16829 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_23_I0_SB_LUT4_O_2_I1[2]
.sym 16830 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_22_I0_SB_LUT4_O_2_I1[2]
.sym 16833 soc.cpu.mem_do_rdata_SB_LUT4_I1_O[3]
.sym 16837 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D[0]
.sym 16838 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_19_I0[3]
.sym 16839 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[13]
.sym 16840 soc.cpu.cpu_state[3]
.sym 16841 soc.cpu.alu_out_SB_LUT4_O_14_I2_SB_LUT4_O_I3[1]
.sym 16842 soc.cpu.mem_la_wdata[7]
.sym 16843 soc.cpu.cpuregs.regs.0.0.0_RDATA_1[0]
.sym 16845 soc.cpu.timer[12]
.sym 16847 soc.cpu.pcpi_rs1[4]
.sym 16848 soc.cpu.cpuregs.regs.0.0.0_RDATA_4[0]
.sym 16849 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_14_I0_SB_LUT4_O_2_I1[2]
.sym 16850 soc.cpu.alu_out_SB_LUT4_O_10_I2_SB_LUT4_O_I3[0]
.sym 16851 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 16852 soc.cpu.pcpi_rs2[28]
.sym 16853 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I0_O[3]
.sym 16854 soc.cpu.pcpi_rs1[12]
.sym 16855 soc.cpu.alu_out_SB_LUT4_O_21_I2_SB_LUT4_O_I3[1]
.sym 16856 soc.cpu.latched_store_SB_LUT4_I3_O[0]
.sym 16857 soc.cpu.decoded_imm[0]
.sym 16858 soc.cpu.alu_out_SB_LUT4_O_12_I2_SB_LUT4_O_I3[1]
.sym 16864 soc.cpu.cpuregs.regs.0.0.0_RDATA_4[0]
.sym 16866 soc.cpu.cpuregs.regs.0.0.0_RDATA_4_SB_LUT4_I0_O[1]
.sym 16867 soc.cpu.cpuregs.regs.0.0.0_RDATA[2]
.sym 16868 soc.cpu.alu_out_SB_LUT4_O_29_I1[1]
.sym 16869 soc.cpu.pcpi_rs1[27]
.sym 16871 soc.cpu.decoded_imm[11]
.sym 16872 soc.cpu.pcpi_rs1[23]
.sym 16874 soc.cpu.pcpi_rs2[27]
.sym 16875 soc.cpu.alu_out_SB_LUT4_O_5_I2_SB_LUT4_O_I3[1]
.sym 16876 soc.cpu.cpuregs.regs.0.0.0_RDATA[3]
.sym 16877 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 16878 soc.cpu.cpu_state_SB_DFF_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I2[1]
.sym 16879 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I0_O[3]
.sym 16880 soc.cpu.pcpi_rs1[31]
.sym 16882 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_26_I1_SB_LUT4_O_I2[3]
.sym 16883 soc.cpu.instr_sll_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 16886 soc.cpu.decoded_imm[8]
.sym 16887 soc.cpu.pcpi_rs1[18]
.sym 16888 soc.cpu.instr_sra_SB_LUT4_I0_O[0]
.sym 16890 soc.cpu.cpuregs.regs.0.0.0_RDATA_7_SB_LUT4_I0_O[1]
.sym 16891 soc.cpu.is_sll_srl_sra_SB_LUT4_I1_O_SB_LUT4_I1_I0_SB_LUT4_I2_O[2]
.sym 16892 soc.cpu.pcpi_rs1[30]
.sym 16893 soc.cpu.instr_sll_SB_LUT4_I1_O_SB_LUT4_I0_O[1]
.sym 16895 soc.cpu.cpuregs.regs.0.0.0_RDATA_4[1]
.sym 16897 soc.cpu.decoded_imm[8]
.sym 16898 soc.cpu.cpuregs.regs.0.0.0_RDATA_7_SB_LUT4_I0_O[1]
.sym 16899 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 16903 soc.cpu.pcpi_rs1[30]
.sym 16904 soc.cpu.alu_out_SB_LUT4_O_29_I1[1]
.sym 16905 soc.cpu.instr_sra_SB_LUT4_I0_O[0]
.sym 16906 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_26_I1_SB_LUT4_O_I2[3]
.sym 16909 soc.cpu.cpuregs.regs.0.0.0_RDATA_4[0]
.sym 16910 soc.cpu.cpuregs.regs.0.0.0_RDATA[2]
.sym 16911 soc.cpu.cpuregs.regs.0.0.0_RDATA_4[1]
.sym 16912 soc.cpu.cpuregs.regs.0.0.0_RDATA[3]
.sym 16915 soc.cpu.instr_sll_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 16916 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I0_O[3]
.sym 16917 soc.cpu.cpu_state_SB_DFF_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I2[1]
.sym 16918 soc.cpu.instr_sll_SB_LUT4_I1_O_SB_LUT4_I0_O[1]
.sym 16922 soc.cpu.pcpi_rs2[27]
.sym 16924 soc.cpu.pcpi_rs1[27]
.sym 16928 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 16929 soc.cpu.decoded_imm[11]
.sym 16930 soc.cpu.cpuregs.regs.0.0.0_RDATA_4_SB_LUT4_I0_O[1]
.sym 16933 soc.cpu.pcpi_rs1[31]
.sym 16934 soc.cpu.pcpi_rs1[23]
.sym 16935 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_26_I1_SB_LUT4_O_I2[3]
.sym 16936 soc.cpu.instr_sra_SB_LUT4_I0_O[0]
.sym 16939 soc.cpu.pcpi_rs1[18]
.sym 16940 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_26_I1_SB_LUT4_O_I2[3]
.sym 16941 soc.cpu.instr_sra_SB_LUT4_I0_O[0]
.sym 16942 soc.cpu.alu_out_SB_LUT4_O_5_I2_SB_LUT4_O_I3[1]
.sym 16943 soc.cpu.is_sll_srl_sra_SB_LUT4_I1_O_SB_LUT4_I1_I0_SB_LUT4_I2_O[2]
.sym 16944 clk$SB_IO_IN_$glb_clk
.sym 16946 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_21_I0_SB_LUT4_O_2_I1[2]
.sym 16947 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_20_I0_SB_LUT4_O_2_I1[2]
.sym 16948 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_19_I0_SB_LUT4_O_2_I1[2]
.sym 16949 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_18_I0_SB_LUT4_O_2_I1[2]
.sym 16950 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_17_I0_SB_LUT4_O_2_I1[2]
.sym 16951 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_16_I0_SB_LUT4_O_2_I1[2]
.sym 16952 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_15_I0_SB_LUT4_O_2_I1[2]
.sym 16953 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_14_I0_SB_LUT4_O_2_I1[2]
.sym 16954 soc.cpu.cpuregs.regs.0.0.1_RDATA[3]
.sym 16956 soc.cpu.instr_sh_SB_LUT4_I1_O[1]
.sym 16957 soc.cpu.cpuregs.regs.0.0.1_RDATA[3]
.sym 16960 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[21]
.sym 16961 soc.cpu.cpuregs.regs.0.0.0_RDATA[2]
.sym 16963 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I2_SB_LUT4_O_I2[0]
.sym 16964 soc.cpu.mem_la_wdata[6]
.sym 16965 soc.cpu.decoded_imm[4]
.sym 16966 soc.cpu.mem_la_wdata_SB_LUT4_O_3_I3[1]
.sym 16967 soc.cpu.decoded_imm[11]
.sym 16968 soc.cpu.cpuregs.regs.0.0.0_RDATA[2]
.sym 16969 soc.cpu.cpuregs.regs.0.0.1_RDATA_4[0]
.sym 16970 soc.cpu.decoded_imm[3]
.sym 16971 soc.cpu.alu_out_SB_LUT4_O_10_I2_SB_LUT4_O_I3[2]
.sym 16972 soc.cpu.pcpi_rs1[27]
.sym 16973 soc.cpu.mem_do_rdata_SB_LUT4_I1_O[3]
.sym 16975 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[0]
.sym 16976 soc.cpu.decoded_imm[5]
.sym 16977 soc.cpu.alu_out_q[23]
.sym 16978 soc.cpu.latched_branch_SB_LUT4_I2_I1[3]
.sym 16979 soc.cpu.decoded_imm[20]
.sym 16980 soc.cpu.pcpi_rs2[18]
.sym 16981 soc.cpu.instr_or_SB_LUT4_I2_O[3]
.sym 16988 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_3_I0[1]
.sym 16989 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 16990 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_7_I0[3]
.sym 16991 soc.cpu.cpu_state[4]
.sym 16992 soc.cpu.pcpi_rs1[27]
.sym 16993 soc.cpu.irq_delay_SB_LUT4_I2_O[2]
.sym 16994 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_7_I0[1]
.sym 16995 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[0]
.sym 16998 soc.cpu.mem_do_rdata_SB_LUT4_I1_O[3]
.sym 16999 soc.cpu.cpu_state[4]
.sym 17000 soc.cpu.instr_sra_SB_LUT4_I0_O[0]
.sym 17001 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I0[1]
.sym 17002 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_26_I1_SB_LUT4_O_I2[3]
.sym 17003 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_3_I0[3]
.sym 17004 soc.cpu.alu_out_SB_LUT4_O_10_I2_SB_LUT4_O_I3[1]
.sym 17006 soc.cpu.alu_out_SB_LUT4_O_5_I2_SB_LUT4_O_I3[1]
.sym 17008 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_11_I1_SB_LUT4_O_1_I2[1]
.sym 17009 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I0[3]
.sym 17010 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_9_I2_SB_LUT4_O_I2[0]
.sym 17011 soc.cpu.pcpi_rs1[23]
.sym 17012 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I0[0]
.sym 17013 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_3_I0[0]
.sym 17016 soc.cpu.latched_store_SB_LUT4_I3_O[0]
.sym 17018 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_7_I0[0]
.sym 17020 soc.cpu.latched_store_SB_LUT4_I3_O[0]
.sym 17022 soc.cpu.irq_delay_SB_LUT4_I2_O[2]
.sym 17026 soc.cpu.alu_out_SB_LUT4_O_5_I2_SB_LUT4_O_I3[1]
.sym 17027 soc.cpu.instr_sra_SB_LUT4_I0_O[0]
.sym 17028 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_9_I2_SB_LUT4_O_I2[0]
.sym 17029 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_26_I1_SB_LUT4_O_I2[3]
.sym 17032 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_26_I1_SB_LUT4_O_I2[3]
.sym 17033 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_11_I1_SB_LUT4_O_1_I2[1]
.sym 17034 soc.cpu.instr_sra_SB_LUT4_I0_O[0]
.sym 17035 soc.cpu.pcpi_rs1[27]
.sym 17038 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_3_I0[0]
.sym 17039 soc.cpu.cpu_state[4]
.sym 17040 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_3_I0[1]
.sym 17041 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_3_I0[3]
.sym 17044 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_7_I0[0]
.sym 17045 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_7_I0[1]
.sym 17046 soc.cpu.cpu_state[4]
.sym 17047 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_7_I0[3]
.sym 17050 soc.cpu.cpu_state[4]
.sym 17051 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I0[3]
.sym 17052 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I0[1]
.sym 17053 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I0[0]
.sym 17056 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 17059 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[0]
.sym 17062 soc.cpu.alu_out_SB_LUT4_O_10_I2_SB_LUT4_O_I3[1]
.sym 17063 soc.cpu.instr_sra_SB_LUT4_I0_O[0]
.sym 17064 soc.cpu.pcpi_rs1[23]
.sym 17065 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_26_I1_SB_LUT4_O_I2[3]
.sym 17066 soc.cpu.mem_do_rdata_SB_LUT4_I1_O[3]
.sym 17067 clk$SB_IO_IN_$glb_clk
.sym 17069 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_13_I0_SB_LUT4_O_2_I1[2]
.sym 17070 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_12_I0_SB_LUT4_O_2_I1[2]
.sym 17071 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_11_I0_SB_LUT4_O_2_I1[2]
.sym 17072 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_10_I0_SB_LUT4_O_2_I1[2]
.sym 17073 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_9_I0_SB_LUT4_O_2_I1[2]
.sym 17074 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_8_I0_SB_LUT4_O_2_I1[2]
.sym 17075 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_7_I0_SB_LUT4_O_2_I1[2]
.sym 17076 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_6_I0_SB_LUT4_O_2_I1[2]
.sym 17078 soc.cpu.cpuregs.regs.0.0.1_RDATA[2]
.sym 17079 soc.cpu.cpuregs.regs.0.0.1_RDATA[2]
.sym 17080 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O[2]
.sym 17081 soc.cpu.latched_branch_SB_LUT4_I2_I1[3]
.sym 17082 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_15_I0_SB_LUT4_O_2_I1[2]
.sym 17083 soc.cpu.pcpi_rs1[27]
.sym 17084 $PACKER_VCC_NET
.sym 17086 soc.cpu.cpuregs_wrdata[12]
.sym 17087 soc.cpu.cpu_state[4]
.sym 17088 soc.cpu.cpuregs.regs.0.0.1_RDATA_13[0]
.sym 17089 soc.cpu.alu_out_SB_LUT4_O_5_I2_SB_LUT4_O_I3[1]
.sym 17090 soc.cpu.decoded_imm[9]
.sym 17091 soc.cpu.cpuregs_wrdata[1]
.sym 17092 soc.cpu.irq_mask[1]
.sym 17093 soc.cpu.pcpi_rs2[25]
.sym 17094 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_9_I0_SB_LUT4_O_2_I1[2]
.sym 17095 soc.cpu.pcpi_rs1[20]
.sym 17096 soc.cpu.alu_out_SB_LUT4_O_5_I2_SB_LUT4_O_I3[1]
.sym 17097 soc.cpu.alu_out_q[13]
.sym 17098 soc.cpu.alu_out_SB_LUT4_O_29_I1[1]
.sym 17099 soc.cpu.latched_stalu
.sym 17100 soc.cpu.alu_out_SB_LUT4_O_5_I2_SB_LUT4_O_I3[2]
.sym 17101 soc.cpu.pcpi_rs1[29]
.sym 17102 soc.cpu.irq_delay_SB_LUT4_I2_O[2]
.sym 17103 soc.cpu.reg_next_pc[0]
.sym 17104 soc.cpu.mem_do_rdata_SB_LUT4_I1_O[3]
.sym 17112 soc.cpu.irq_state_SB_DFFESR_Q_E
.sym 17114 soc.cpu.irq_mask[2]
.sym 17115 soc.cpu.cpuregs.regs.0.0.0_RDATA_7[1]
.sym 17117 soc.cpu.cpuregs.regs.0.0.0_RDATA[2]
.sym 17118 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D[0]
.sym 17119 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_7_I0_SB_LUT4_O_2_I1[2]
.sym 17120 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 17121 soc.cpu.cpuregs.regs.0.0.0_RDATA_7[0]
.sym 17122 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_12_I0_SB_LUT4_O_2_I1[1]
.sym 17124 soc.cpu.irq_delay_SB_LUT4_I2_O[2]
.sym 17125 soc.cpu.cpuregs.regs.0.0.0_RDATA[3]
.sym 17126 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[0]
.sym 17129 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_10_I0_SB_LUT4_O_2_I1[1]
.sym 17130 soc.cpu.irq_pending[2]
.sym 17132 soc.cpu.cpu_state[4]
.sym 17133 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_6_I0_SB_LUT4_O_2_I1[1]
.sym 17135 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_12_I0_SB_LUT4_O_2_I1[2]
.sym 17137 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_10_I0_SB_LUT4_O_2_I1[2]
.sym 17140 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_7_I0_SB_LUT4_O_2_I1[1]
.sym 17141 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_6_I0_SB_LUT4_O_2_I1[2]
.sym 17146 soc.cpu.irq_delay_SB_LUT4_I2_O[2]
.sym 17149 soc.cpu.cpuregs.regs.0.0.0_RDATA_7[1]
.sym 17150 soc.cpu.cpuregs.regs.0.0.0_RDATA_7[0]
.sym 17151 soc.cpu.cpuregs.regs.0.0.0_RDATA[2]
.sym 17152 soc.cpu.cpuregs.regs.0.0.0_RDATA[3]
.sym 17156 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 17157 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[0]
.sym 17161 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D[0]
.sym 17162 soc.cpu.cpu_state[4]
.sym 17163 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_7_I0_SB_LUT4_O_2_I1[1]
.sym 17164 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_7_I0_SB_LUT4_O_2_I1[2]
.sym 17167 soc.cpu.cpu_state[4]
.sym 17168 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D[0]
.sym 17169 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_10_I0_SB_LUT4_O_2_I1[2]
.sym 17170 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_10_I0_SB_LUT4_O_2_I1[1]
.sym 17174 soc.cpu.irq_pending[2]
.sym 17176 soc.cpu.irq_mask[2]
.sym 17179 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_12_I0_SB_LUT4_O_2_I1[2]
.sym 17180 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_12_I0_SB_LUT4_O_2_I1[1]
.sym 17181 soc.cpu.cpu_state[4]
.sym 17182 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D[0]
.sym 17185 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D[0]
.sym 17186 soc.cpu.cpu_state[4]
.sym 17187 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_6_I0_SB_LUT4_O_2_I1[1]
.sym 17188 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_6_I0_SB_LUT4_O_2_I1[2]
.sym 17189 soc.cpu.irq_state_SB_DFFESR_Q_E
.sym 17190 clk$SB_IO_IN_$glb_clk
.sym 17191 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 17192 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_5_I0_SB_LUT4_O_2_I1[2]
.sym 17193 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_4_I0_SB_LUT4_O_2_I1[2]
.sym 17194 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_3_I0_SB_LUT4_O_2_I1[2]
.sym 17195 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I0_SB_LUT4_O_2_I1[2]
.sym 17196 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_2_O_SB_LUT4_O_1_I1[2]
.sym 17197 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_1_O_SB_LUT4_O_1_I1[2]
.sym 17198 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I1[2]
.sym 17199 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_1_I1[2]
.sym 17200 $PACKER_VCC_NET
.sym 17201 soc.cpu.decoded_imm[23]
.sym 17202 soc.cpu.instr_sll
.sym 17203 soc.cpu.instr_sub
.sym 17204 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[0]
.sym 17205 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_7_I0_SB_LUT4_O_2_I1[2]
.sym 17206 soc.cpu.cpuregs.wdata_SB_LUT4_O_4_I2_SB_LUT4_O_1_I2[1]
.sym 17207 soc.cpu.cpuregs.regs.0.0.0_RDATA_7[0]
.sym 17209 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_10_I2_SB_LUT4_O_I2[1]
.sym 17210 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 17211 soc.cpu.pcpi_rs1[29]
.sym 17212 soc.cpu.cpuregs.regs.0.0.0_RDATA_10[0]
.sym 17213 soc.cpu.cpuregs_wrdata[2]
.sym 17214 UART_RX_SB_LUT4_I1_I0[3]
.sym 17215 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_10_I2_SB_LUT4_O_I2[1]
.sym 17216 soc.cpu.latched_stalu
.sym 17217 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 17218 soc.cpu.instr_or_SB_LUT4_I2_O[3]
.sym 17219 soc.cpu.decoded_imm[24]
.sym 17220 soc.cpu.instr_sra_SB_LUT4_I0_O[0]
.sym 17221 soc.cpu.alu_out_SB_LUT4_O_10_I2_SB_LUT4_O_I3[1]
.sym 17222 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_8_I0_SB_LUT4_O_2_I1[2]
.sym 17223 soc.cpu.cpuregs.wdata_SB_LUT4_O_4_I2_SB_LUT4_O_1_I2[1]
.sym 17224 flash_io0_oe_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_LUT4_O_I2[0]
.sym 17225 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_9_I2_SB_LUT4_O_I2[0]
.sym 17226 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_7_I0_SB_LUT4_O_2_I1[1]
.sym 17227 soc.cpu.pcpi_rs1[30]
.sym 17233 soc.cpu.cpuregs.regs.0.0.0_RDATA_2_SB_LUT4_I0_O[1]
.sym 17234 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_26_I1_SB_LUT4_O_I2[3]
.sym 17235 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D[0]
.sym 17236 soc.cpu.pcpi_rs1[30]
.sym 17237 soc.cpu.instr_sll_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_I3_1_O[1]
.sym 17240 soc.cpu.cpu_state[4]
.sym 17242 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_3_I0_SB_LUT4_O_2_I1[2]
.sym 17243 soc.cpu.decoded_imm[13]
.sym 17244 soc.cpu.irq_delay_SB_LUT4_I2_O[0]
.sym 17245 soc.cpu.pcpi_rs1[23]
.sym 17246 soc.cpu.instr_sra_SB_LUT4_I0_O[0]
.sym 17247 soc.cpu.irq_delay_SB_LUT4_I2_O[1]
.sym 17248 soc.cpu.cpu_state[4]
.sym 17249 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_9_I2_SB_LUT4_O_I2[0]
.sym 17250 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I0_SB_LUT4_O_2_I1[1]
.sym 17251 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_11_I1_SB_LUT4_O_1_I2[1]
.sym 17252 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I0_SB_LUT4_O_2_I1[2]
.sym 17254 soc.cpu.decoder_trigger_SB_LUT4_I2_O[1]
.sym 17255 UART_RX_SB_LUT4_I1_I0[3]
.sym 17256 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_3_I0_SB_LUT4_O_2_I1[1]
.sym 17259 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O[2]
.sym 17260 soc.cpu.is_sll_srl_sra_SB_LUT4_I1_O_SB_LUT4_I1_I0_SB_LUT4_I2_O[2]
.sym 17261 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 17262 soc.cpu.irq_delay_SB_LUT4_I2_O[2]
.sym 17266 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D[0]
.sym 17267 soc.cpu.cpu_state[4]
.sym 17268 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_3_I0_SB_LUT4_O_2_I1[2]
.sym 17269 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_3_I0_SB_LUT4_O_2_I1[1]
.sym 17272 soc.cpu.decoder_trigger_SB_LUT4_I2_O[1]
.sym 17275 soc.cpu.instr_sll_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_I3_1_O[1]
.sym 17278 soc.cpu.irq_delay_SB_LUT4_I2_O[0]
.sym 17279 soc.cpu.irq_delay_SB_LUT4_I2_O[1]
.sym 17280 soc.cpu.irq_delay_SB_LUT4_I2_O[2]
.sym 17284 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I0_SB_LUT4_O_2_I1[1]
.sym 17285 soc.cpu.cpu_state[4]
.sym 17286 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I0_SB_LUT4_O_2_I1[2]
.sym 17287 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D[0]
.sym 17290 soc.cpu.cpuregs.regs.0.0.0_RDATA_2_SB_LUT4_I0_O[1]
.sym 17291 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 17293 soc.cpu.decoded_imm[13]
.sym 17296 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O[2]
.sym 17299 UART_RX_SB_LUT4_I1_I0[3]
.sym 17302 soc.cpu.instr_sra_SB_LUT4_I0_O[0]
.sym 17303 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_26_I1_SB_LUT4_O_I2[3]
.sym 17304 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_11_I1_SB_LUT4_O_1_I2[1]
.sym 17305 soc.cpu.pcpi_rs1[23]
.sym 17308 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_26_I1_SB_LUT4_O_I2[3]
.sym 17309 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_9_I2_SB_LUT4_O_I2[0]
.sym 17310 soc.cpu.pcpi_rs1[30]
.sym 17311 soc.cpu.instr_sra_SB_LUT4_I0_O[0]
.sym 17312 soc.cpu.is_sll_srl_sra_SB_LUT4_I1_O_SB_LUT4_I1_I0_SB_LUT4_I2_O[2]
.sym 17313 clk$SB_IO_IN_$glb_clk
.sym 17315 soc.cpu.latched_store_SB_LUT4_I3_O[0]
.sym 17316 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_1_O[2]
.sym 17317 soc.cpu.latched_store_SB_LUT4_I3_1_O[3]
.sym 17318 soc.cpu.latched_store
.sym 17319 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O[2]
.sym 17320 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_8_I0[3]
.sym 17321 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_5_I0[3]
.sym 17322 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_9_I0[3]
.sym 17323 soc.cpu.alu_out_q[1]
.sym 17326 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I1[2]
.sym 17327 soc.cpu.cpuregs.regs.0.0.0_RDATA_2_SB_LUT4_I0_O[1]
.sym 17329 soc.cpu.decoded_imm[13]
.sym 17331 soc.cpu.irq_state_SB_DFFESR_Q_E
.sym 17333 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O[2]
.sym 17334 soc.cpu.decoded_imm[25]
.sym 17335 soc.cpu.irq_delay_SB_LUT4_I2_O[1]
.sym 17336 soc.cpu.cpu_state[3]
.sym 17337 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_12_I0_SB_LUT4_O_2_I1[1]
.sym 17338 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_3_I0_SB_LUT4_O_2_I1[2]
.sym 17339 soc.cpu.alu_out_SB_LUT4_O_12_I2_SB_LUT4_O_I3[1]
.sym 17340 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O[2]
.sym 17341 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_11_I0_SB_LUT4_O_2_I1[1]
.sym 17342 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_3_I0_SB_LUT4_O_2_I1[1]
.sym 17343 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_2_O_SB_LUT4_O_1_I1[2]
.sym 17344 soc.cpu.pcpi_rs2[28]
.sym 17345 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O[1]
.sym 17346 soc.cpu.alu_out_SB_LUT4_O_10_I2_SB_LUT4_O_I3[0]
.sym 17347 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 17348 soc.cpu.latched_store_SB_LUT4_I3_O[0]
.sym 17349 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_1_I1[2]
.sym 17350 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_5_I0_SB_LUT4_O_2_I1[1]
.sym 17356 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_8_I0[1]
.sym 17357 soc.cpu.pcpi_rs1[20]
.sym 17358 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O[1]
.sym 17359 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_9_I0[0]
.sym 17360 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_1_O[1]
.sym 17361 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I2_SB_LUT4_O_I2[0]
.sym 17362 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_5_I0[0]
.sym 17363 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O[0]
.sym 17367 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I1_SB_LUT4_O_1_I2[1]
.sym 17368 soc.cpu.alu_out_SB_LUT4_O_29_I1[1]
.sym 17369 soc.cpu.cpu_state[4]
.sym 17370 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_9_I0[1]
.sym 17371 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_1_O[0]
.sym 17373 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_1_O[2]
.sym 17374 soc.cpu.mem_do_rdata_SB_LUT4_I1_O[3]
.sym 17376 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_9_I2_SB_LUT4_O_I2[0]
.sym 17377 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_8_I0[3]
.sym 17378 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_26_I1_SB_LUT4_O_I2[3]
.sym 17379 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_5_I0[1]
.sym 17380 soc.cpu.instr_sra_SB_LUT4_I0_O[0]
.sym 17381 soc.cpu.pcpi_rs1[20]
.sym 17382 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_8_I0[0]
.sym 17384 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O[2]
.sym 17386 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_5_I0[3]
.sym 17387 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_9_I0[3]
.sym 17389 soc.cpu.cpu_state[4]
.sym 17390 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_8_I0[3]
.sym 17391 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_8_I0[1]
.sym 17392 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_8_I0[0]
.sym 17395 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_9_I0[0]
.sym 17396 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_9_I0[3]
.sym 17397 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_9_I0[1]
.sym 17398 soc.cpu.cpu_state[4]
.sym 17401 soc.cpu.pcpi_rs1[20]
.sym 17402 soc.cpu.instr_sra_SB_LUT4_I0_O[0]
.sym 17403 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_26_I1_SB_LUT4_O_I2[3]
.sym 17404 soc.cpu.alu_out_SB_LUT4_O_29_I1[1]
.sym 17407 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O[2]
.sym 17408 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O[1]
.sym 17409 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O[0]
.sym 17413 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_1_O[1]
.sym 17415 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_1_O[0]
.sym 17416 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_1_O[2]
.sym 17419 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_5_I0[3]
.sym 17420 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_5_I0[0]
.sym 17421 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_5_I0[1]
.sym 17422 soc.cpu.cpu_state[4]
.sym 17425 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I1_SB_LUT4_O_1_I2[1]
.sym 17426 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I2_SB_LUT4_O_I2[0]
.sym 17427 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_26_I1_SB_LUT4_O_I2[3]
.sym 17428 soc.cpu.instr_sra_SB_LUT4_I0_O[0]
.sym 17431 soc.cpu.pcpi_rs1[20]
.sym 17432 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_9_I2_SB_LUT4_O_I2[0]
.sym 17433 soc.cpu.instr_sra_SB_LUT4_I0_O[0]
.sym 17434 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_26_I1_SB_LUT4_O_I2[3]
.sym 17435 soc.cpu.mem_do_rdata_SB_LUT4_I1_O[3]
.sym 17436 clk$SB_IO_IN_$glb_clk
.sym 17438 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_2_O[1]
.sym 17439 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_4_I0[1]
.sym 17440 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_11_I1_SB_LUT4_O_1_I2[1]
.sym 17441 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_2_O[0]
.sym 17442 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_9_I2_SB_LUT4_O_I2[0]
.sym 17443 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_2_O[2]
.sym 17444 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_4_I0[0]
.sym 17445 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_11_I0_SB_LUT4_O_2_I1[1]
.sym 17449 soc.cpu.instr_bgeu
.sym 17450 soc.cpu.latched_store_SB_LUT4_I1_O[0]
.sym 17451 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[0]
.sym 17452 soc.cpu.cpu_state[3]
.sym 17453 soc.cpu.latched_store
.sym 17454 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[0]
.sym 17457 soc.cpu.latched_store_SB_LUT4_I3_O[0]
.sym 17458 soc.cpu.pcpi_rs1[30]
.sym 17459 soc.cpu.cpuregs.regs.0.0.1_RDATA[3]
.sym 17460 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[0]
.sym 17461 soc.cpu.latched_store_SB_LUT4_I3_1_O[3]
.sym 17462 soc.cpu.decoded_imm[3]
.sym 17463 soc.cpu.alu_out_SB_LUT4_O_10_I2_SB_LUT4_O_I3[2]
.sym 17464 soc.cpu.reg_pc[24]
.sym 17465 soc.cpu.mem_do_rdata_SB_LUT4_I1_O[3]
.sym 17466 soc.cpu.decoded_imm[20]
.sym 17467 soc.cpu.cpu_state[4]
.sym 17468 soc.cpu.mem_do_rinst_SB_LUT4_I2_O[0]
.sym 17469 soc.cpu.pcpi_rs1[27]
.sym 17470 soc.cpu.latched_branch_SB_LUT4_I2_I1[3]
.sym 17471 soc.cpu.pcpi_rs2[18]
.sym 17472 soc.cpu.cpu_state[2]
.sym 17473 soc.cpu.cpu_state[4]
.sym 17479 soc.cpu.cpu_state[2]
.sym 17480 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_11_I1_SB_LUT4_O_1_I2[1]
.sym 17482 soc.cpu.latched_branch_SB_DFFESR_Q_D_SB_LUT4_O_I2[0]
.sym 17483 soc.cpu.alu_out_SB_LUT4_O_31_I2[1]
.sym 17485 soc.cpu.latched_branch_SB_DFFESR_Q_D_SB_LUT4_O_I2[1]
.sym 17486 soc.cpu.instr_sll_SB_LUT4_I1_O[1]
.sym 17487 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I0_O[3]
.sym 17488 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I0[0]
.sym 17490 soc.cpu.cpu_state[4]
.sym 17491 soc.cpu.cpu_state[4]
.sym 17492 soc.cpu.instr_sra_SB_LUT4_I0_O[0]
.sym 17493 soc.cpu.instr_sh_SB_LUT4_I1_O[1]
.sym 17494 soc.cpu.instr_sll_SB_LUT4_I1_O[3]
.sym 17496 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I0[0]
.sym 17497 soc.cpu.latched_branch_SB_DFFESR_Q_E
.sym 17499 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I0_O[0]
.sym 17500 soc.cpu.instr_jalr
.sym 17501 soc.cpu.instr_sll_SB_LUT4_I1_O[0]
.sym 17502 soc.cpu.cpu_state[3]
.sym 17503 soc.cpu.alu_out_SB_LUT4_O_5_I2_SB_LUT4_O_I3[1]
.sym 17504 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 17505 soc.cpu.instr_sll_SB_LUT4_I1_O[2]
.sym 17506 soc.cpu.instr_lw_SB_LUT4_I1_O[1]
.sym 17507 soc.cpu.alu_out_SB_LUT4_O_30_I2_SB_LUT4_O_I3[1]
.sym 17509 soc.cpu.instr_sra_SB_LUT4_I0_O[2]
.sym 17512 soc.cpu.instr_sll_SB_LUT4_I1_O[0]
.sym 17513 soc.cpu.instr_sll_SB_LUT4_I1_O[1]
.sym 17514 soc.cpu.instr_sll_SB_LUT4_I1_O[3]
.sym 17515 soc.cpu.instr_sll_SB_LUT4_I1_O[2]
.sym 17519 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 17520 soc.cpu.cpu_state[3]
.sym 17521 soc.cpu.alu_out_SB_LUT4_O_31_I2[1]
.sym 17524 soc.cpu.instr_sra_SB_LUT4_I0_O[0]
.sym 17525 soc.cpu.instr_sra_SB_LUT4_I0_O[2]
.sym 17526 soc.cpu.cpu_state[4]
.sym 17527 soc.cpu.alu_out_SB_LUT4_O_5_I2_SB_LUT4_O_I3[1]
.sym 17530 soc.cpu.latched_branch_SB_DFFESR_Q_D_SB_LUT4_O_I2[0]
.sym 17533 soc.cpu.latched_branch_SB_DFFESR_Q_D_SB_LUT4_O_I2[1]
.sym 17536 soc.cpu.cpu_state[4]
.sym 17537 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_11_I1_SB_LUT4_O_1_I2[1]
.sym 17538 soc.cpu.instr_sra_SB_LUT4_I0_O[0]
.sym 17539 soc.cpu.instr_sra_SB_LUT4_I0_O[2]
.sym 17542 soc.cpu.cpu_state[4]
.sym 17543 soc.cpu.cpu_state[2]
.sym 17544 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I0_O[3]
.sym 17545 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I0[0]
.sym 17548 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 17549 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I0[0]
.sym 17550 soc.cpu.cpu_state[2]
.sym 17551 soc.cpu.instr_jalr
.sym 17554 soc.cpu.alu_out_SB_LUT4_O_30_I2_SB_LUT4_O_I3[1]
.sym 17555 soc.cpu.instr_lw_SB_LUT4_I1_O[1]
.sym 17556 soc.cpu.instr_sh_SB_LUT4_I1_O[1]
.sym 17557 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I0_O[0]
.sym 17558 soc.cpu.latched_branch_SB_DFFESR_Q_E
.sym 17559 clk$SB_IO_IN_$glb_clk
.sym 17560 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 17561 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_6_I0_SB_LUT4_O_2_I1[1]
.sym 17562 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_3_I0_SB_LUT4_O_2_I1[1]
.sym 17563 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I1[2]
.sym 17564 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_4_I0[3]
.sym 17565 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_4_I0_SB_LUT4_O_2_I1[1]
.sym 17566 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_5_I0_SB_LUT4_O_2_I1[1]
.sym 17567 soc.cpu.instr_sra_SB_LUT4_I0_O[2]
.sym 17568 soc.cpu.latched_compr
.sym 17571 soc.cpu.alu_out_SB_LUT4_O_10_I2_SB_LUT4_O_I3[0]
.sym 17573 soc.cpu.timer[20]
.sym 17575 soc.cpu.pcpi_rs1[27]
.sym 17576 soc.cpu.instr_sh_SB_LUT4_I1_O[1]
.sym 17577 soc.cpu.cpuregs_wrdata[1]
.sym 17579 soc.cpu.timer[22]
.sym 17581 soc.cpu.instr_sh_SB_LUT4_I1_O[1]
.sym 17582 UART_RX_SB_LUT4_I1_I0[3]
.sym 17583 $PACKER_VCC_NET
.sym 17584 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_11_I1_SB_LUT4_O_1_I2[1]
.sym 17585 soc.cpu.pcpi_rs2[25]
.sym 17586 soc.cpu.instr_jalr
.sym 17587 soc.cpu.reg_pc[25]
.sym 17588 soc.cpu.instr_waitirq_SB_LUT4_I2_O[3]
.sym 17589 soc.cpu.alu_out_SB_LUT4_O_5_I2_SB_LUT4_O_I3[1]
.sym 17590 soc.cpu.latched_stalu
.sym 17591 soc.cpu.instr_sra
.sym 17592 soc.cpu.latched_compr
.sym 17593 soc.cpu.is_sll_srl_sra_SB_LUT4_I1_O_SB_LUT4_I1_I0_SB_LUT4_I2_O[2]
.sym 17594 soc.cpu.reg_pc[30]
.sym 17595 soc.cpu.instr_slli
.sym 17596 soc.cpu.alu_out_SB_LUT4_O_5_I2_SB_LUT4_O_I3[2]
.sym 17606 soc.cpu.instr_sw_SB_LUT4_I1_I3[0]
.sym 17608 soc.cpu.latched_compr_SB_DFFE_Q_E[0]
.sym 17609 soc.cpu.instr_sra
.sym 17610 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O[2]
.sym 17611 soc.cpu.instr_srl_SB_LUT4_I1_O[0]
.sym 17612 soc.cpu.do_waitirq_SB_LUT4_I1_O[0]
.sym 17613 soc.cpu.decoder_trigger_SB_LUT4_I2_O[0]
.sym 17614 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[1]
.sym 17619 soc.cpu.instr_sll
.sym 17620 soc.cpu.cpu_state_SB_DFF_Q_4_D[0]
.sym 17621 soc.cpu.instr_slli
.sym 17622 soc.cpu.do_waitirq_SB_DFFSR_Q_R
.sym 17623 soc.cpu.latched_branch_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[3]
.sym 17627 soc.cpu.instr_sra_SB_LUT4_I0_O[0]
.sym 17628 soc.cpu.mem_do_rdata_SB_LUT4_I1_O[3]
.sym 17629 soc.cpu.cpu_state[3]
.sym 17633 soc.cpu.instr_srai
.sym 17635 soc.cpu.instr_srai
.sym 17636 soc.cpu.instr_sra
.sym 17637 soc.cpu.instr_srl_SB_LUT4_I1_O[0]
.sym 17638 soc.cpu.mem_do_rdata_SB_LUT4_I1_O[3]
.sym 17643 soc.cpu.do_waitirq_SB_LUT4_I1_O[0]
.sym 17647 soc.cpu.decoder_trigger_SB_LUT4_I2_O[0]
.sym 17648 soc.cpu.do_waitirq_SB_LUT4_I1_O[0]
.sym 17653 soc.cpu.latched_branch_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[3]
.sym 17654 soc.cpu.cpu_state[3]
.sym 17655 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[1]
.sym 17656 soc.cpu.cpu_state_SB_DFF_Q_4_D[0]
.sym 17659 soc.cpu.decoder_trigger_SB_LUT4_I2_O[0]
.sym 17661 soc.cpu.latched_compr_SB_DFFE_Q_E[0]
.sym 17665 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O[2]
.sym 17668 soc.cpu.decoder_trigger_SB_LUT4_I2_O[0]
.sym 17672 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O[2]
.sym 17673 soc.cpu.instr_sw_SB_LUT4_I1_I3[0]
.sym 17677 soc.cpu.instr_slli
.sym 17678 soc.cpu.instr_sra_SB_LUT4_I0_O[0]
.sym 17679 soc.cpu.instr_sll
.sym 17680 soc.cpu.instr_srl_SB_LUT4_I1_O[0]
.sym 17682 clk$SB_IO_IN_$glb_clk
.sym 17683 soc.cpu.do_waitirq_SB_DFFSR_Q_R
.sym 17684 soc.cpu.alu_out_SB_LUT4_O_10_I2_SB_LUT4_O_I3[2]
.sym 17685 soc.cpu.pcpi_rs2[20]
.sym 17686 soc.cpu.cpuregs.wen
.sym 17687 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I1[1]
.sym 17688 soc.cpu.pcpi_rs2[18]
.sym 17689 soc.cpu.pcpi_rs2[29]
.sym 17690 soc.cpu.pcpi_rs2[25]
.sym 17691 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_13_I0_SB_LUT4_O_2_I1[1]
.sym 17696 UART_RX_SB_LUT4_I1_I0[3]
.sym 17697 soc.cpu.compressed_instr
.sym 17698 soc.cpu.reg_pc[27]
.sym 17700 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_10_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2[0]
.sym 17701 soc.cpu.decoded_rs1_SB_DFFE_Q_1_D[2]
.sym 17702 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O[1]
.sym 17703 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_10_I2_SB_LUT4_O_I2[1]
.sym 17704 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_26_I1_SB_LUT4_O_I2[3]
.sym 17705 soc.cpu.cpu_state[3]
.sym 17706 soc.cpu.timer[23]
.sym 17707 soc.cpu.cpu_state_SB_DFF_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_1_I3[0]
.sym 17708 flash_io0_oe_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_LUT4_O_I2[0]
.sym 17709 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O[1]
.sym 17710 soc.cpu.instr_or_SB_LUT4_I2_O[3]
.sym 17711 soc.cpu.decoded_imm[26]
.sym 17712 soc.cpu.latched_stalu
.sym 17713 soc.cpu.instr_sra_SB_LUT4_I0_O[0]
.sym 17714 soc.cpu.instr_sh_SB_LUT4_I1_O[1]
.sym 17715 soc.cpu.is_slli_srli_srai
.sym 17716 soc.cpu.instr_sra_SB_LUT4_I0_O[0]
.sym 17717 soc.cpu.instr_or_SB_LUT4_I2_O[3]
.sym 17718 soc.cpu.decoded_imm[24]
.sym 17719 soc.cpu.instr_srai
.sym 17725 soc.cpu.cpu_state[1]
.sym 17726 soc.cpu.do_waitirq
.sym 17728 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[1]
.sym 17730 soc.cpu.instr_sll_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_I3_1_O[1]
.sym 17734 soc.cpu.do_waitirq
.sym 17735 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O[1]
.sym 17736 soc.cpu.cpu_state[3]
.sym 17738 soc.cpu.latched_branch_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[3]
.sym 17740 soc.cpu.instr_waitirq_SB_LUT4_I2_O[3]
.sym 17741 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I1[2]
.sym 17742 soc.cpu.cpu_state_SB_DFF_Q_4_D[0]
.sym 17744 soc.cpu.cpu_state[2]
.sym 17745 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O[2]
.sym 17748 UART_RX_SB_LUT4_I1_I0[3]
.sym 17750 soc.cpu.do_waitirq_SB_LUT4_I0_I3[3]
.sym 17752 soc.cpu.instr_retirq
.sym 17753 soc.cpu.instr_waitirq
.sym 17756 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[0]
.sym 17758 soc.cpu.cpu_state[3]
.sym 17761 soc.cpu.instr_sll_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_I3_1_O[1]
.sym 17764 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O[1]
.sym 17765 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O[2]
.sym 17766 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[1]
.sym 17767 soc.cpu.instr_waitirq_SB_LUT4_I2_O[3]
.sym 17770 soc.cpu.latched_branch_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[3]
.sym 17771 UART_RX_SB_LUT4_I1_I0[3]
.sym 17772 soc.cpu.cpu_state[1]
.sym 17773 soc.cpu.cpu_state_SB_DFF_Q_4_D[0]
.sym 17776 soc.cpu.instr_waitirq
.sym 17778 soc.cpu.cpu_state_SB_DFF_Q_4_D[0]
.sym 17779 soc.cpu.do_waitirq
.sym 17782 soc.cpu.cpu_state[1]
.sym 17785 UART_RX_SB_LUT4_I1_I0[3]
.sym 17788 UART_RX_SB_LUT4_I1_I0[3]
.sym 17789 soc.cpu.instr_retirq
.sym 17790 soc.cpu.cpu_state[2]
.sym 17791 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I1[2]
.sym 17794 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[0]
.sym 17795 soc.cpu.do_waitirq
.sym 17796 soc.cpu.do_waitirq_SB_LUT4_I0_I3[3]
.sym 17797 soc.cpu.cpu_state_SB_DFF_Q_4_D[0]
.sym 17800 soc.cpu.instr_waitirq
.sym 17802 soc.cpu.cpu_state_SB_DFF_Q_4_D[0]
.sym 17807 soc.cpu.pcpi_rs2[30]
.sym 17808 soc.cpu.pcpi_rs2[23]
.sym 17809 soc.cpu.pcpi_rs2[16]
.sym 17810 soc.cpu.pcpi_rs2[27]
.sym 17811 soc.cpu.pcpi_rs2[24]
.sym 17812 soc.cpu.alu_out_SB_LUT4_O_5_I2_SB_LUT4_O_I3[2]
.sym 17813 soc.cpu.pcpi_rs2[28]
.sym 17814 soc.cpu.latched_is_lh_SB_DFFESR_Q_E
.sym 17816 soc.cpu.pcpi_rs2[29]
.sym 17819 soc.cpu.alu_out_SB_LUT4_O_14_I2_SB_LUT4_O_I3[2]
.sym 17820 flash_io0_oe_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_LUT4_O_I2[0]
.sym 17821 soc.cpu.cpu_state_SB_DFF_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_1_I3[0]
.sym 17822 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[1]
.sym 17823 soc.cpu.cpu_state_SB_DFF_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_1_I3[0]
.sym 17824 soc.cpu.decoded_imm[25]
.sym 17825 soc.cpu.instr_timer
.sym 17826 soc.cpu.decoded_imm[17]
.sym 17827 soc.cpu.decoded_imm[21]
.sym 17829 soc.cpu.reg_pc[31]
.sym 17830 soc.cpu.cpuregs.wen
.sym 17831 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 17832 soc.cpu.is_jalr_addi_slti_sltiu_xori_ori_andi_SB_LUT4_I3_O[1]
.sym 17833 soc.cpu.alu_out_SB_LUT4_O_10_I2_SB_LUT4_O_I3[0]
.sym 17834 soc.cpu.cpuregs.regs.1.0.0_RDATA_10_SB_LUT4_I0_O[1]
.sym 17835 soc.cpu.cpuregs.regs.0.0.0_RDATA[2]
.sym 17836 soc.cpu.pcpi_rs2[28]
.sym 17837 soc.cpu.latched_rd_SB_DFFESS_Q_E
.sym 17838 soc.cpu.cpuregs.regs.1.0.0_RDATA_3_SB_LUT4_I0_O[1]
.sym 17839 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I0_O[3]
.sym 17840 soc.cpu.cpuregs.regs.1.0.0_RDATA_4_SB_LUT4_I0_O[1]
.sym 17841 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_13_I0_SB_LUT4_O_2_I1[1]
.sym 17842 soc.cpu.reg_op2_SB_DFFE_Q_8_D_SB_LUT4_O_I2[1]
.sym 17848 soc.cpu.alu_out_SB_LUT4_O_5_I2[0]
.sym 17849 soc.cpu.instr_sll_SB_LUT4_I1_O_SB_LUT4_I0_O[1]
.sym 17850 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I0_O[3]
.sym 17851 soc.cpu.alu_out_SB_LUT4_O_10_I2_SB_LUT4_O_I3[0]
.sym 17854 soc.cpu.instr_lbu_SB_LUT4_I0_O_SB_LUT4_O_1_I2[2]
.sym 17855 UART_RX_SB_LUT4_I1_I0[3]
.sym 17856 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I1[2]
.sym 17857 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I3[0]
.sym 17858 reset_cnt[0]
.sym 17861 soc.cpu.alu_out_SB_LUT4_O_5_I2_SB_LUT4_O_I3[1]
.sym 17864 soc.cpu.alu_out_SB_LUT4_O_5_I2_SB_LUT4_O_I3[3]
.sym 17866 soc.cpu.instr_sh_SB_LUT4_I1_1_O[1]
.sym 17867 soc.cpu.alu_out_SB_LUT4_O_5_I2[1]
.sym 17869 soc.cpu.alu_out_SB_LUT4_O_5_I2_SB_LUT4_O_I3[2]
.sym 17870 soc.cpu.cpu_state[1]
.sym 17871 soc.cpu.instr_sh_SB_LUT4_I1_1_O[0]
.sym 17872 soc.cpu.alu_out_SB_LUT4_O_5_I2_SB_LUT4_O_I3[1]
.sym 17873 soc.cpu.resetn_SB_LUT4_I3_O
.sym 17874 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D[0]
.sym 17875 soc.cpu.instr_or_SB_LUT4_I2_O[2]
.sym 17877 soc.cpu.instr_or_SB_LUT4_I2_O[3]
.sym 17878 soc.cpu.cpu_state[5]
.sym 17879 soc.cpu.cpu_state_SB_DFF_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I2[1]
.sym 17881 soc.cpu.instr_or_SB_LUT4_I2_O[3]
.sym 17882 soc.cpu.alu_out_SB_LUT4_O_5_I2_SB_LUT4_O_I3[2]
.sym 17883 soc.cpu.instr_or_SB_LUT4_I2_O[2]
.sym 17884 soc.cpu.alu_out_SB_LUT4_O_5_I2_SB_LUT4_O_I3[1]
.sym 17887 UART_RX_SB_LUT4_I1_I0[3]
.sym 17888 soc.cpu.instr_lbu_SB_LUT4_I0_O_SB_LUT4_O_1_I2[2]
.sym 17889 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D[0]
.sym 17890 soc.cpu.cpu_state[1]
.sym 17893 soc.cpu.resetn_SB_LUT4_I3_O
.sym 17896 reset_cnt[0]
.sym 17899 soc.cpu.alu_out_SB_LUT4_O_10_I2_SB_LUT4_O_I3[0]
.sym 17900 soc.cpu.alu_out_SB_LUT4_O_5_I2_SB_LUT4_O_I3[1]
.sym 17901 soc.cpu.alu_out_SB_LUT4_O_5_I2_SB_LUT4_O_I3[2]
.sym 17902 soc.cpu.alu_out_SB_LUT4_O_5_I2_SB_LUT4_O_I3[3]
.sym 17905 soc.cpu.alu_out_SB_LUT4_O_5_I2[0]
.sym 17908 soc.cpu.alu_out_SB_LUT4_O_5_I2[1]
.sym 17911 soc.cpu.instr_sh_SB_LUT4_I1_1_O[0]
.sym 17912 soc.cpu.instr_sh_SB_LUT4_I1_1_O[1]
.sym 17913 soc.cpu.cpu_state[5]
.sym 17914 soc.cpu.cpu_state_SB_DFF_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I2[1]
.sym 17917 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I0_O[3]
.sym 17918 soc.cpu.instr_sll_SB_LUT4_I1_O_SB_LUT4_I0_O[1]
.sym 17919 soc.cpu.cpu_state_SB_DFF_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I2[1]
.sym 17920 UART_RX_SB_LUT4_I1_I0[3]
.sym 17925 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I1[2]
.sym 17926 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I3[0]
.sym 17928 clk$SB_IO_IN_$glb_clk
.sym 17931 soc.cpu.resetn_SB_LUT4_I3_O
.sym 17933 soc.cpu.pcpi_rs2[31]
.sym 17936 soc.cpu.alu_out_SB_LUT4_O_29_I1[2]
.sym 17943 soc.cpu.irq_mask[23]
.sym 17944 soc.cpu.cpu_state[3]
.sym 17945 soc.cpu.pcpi_rs2[27]
.sym 17946 soc.cpu.instr_addi_SB_LUT4_I1_O[0]
.sym 17947 soc.cpu.instr_sll_SB_LUT4_I1_O_SB_LUT4_I0_O[1]
.sym 17949 soc.cpu.decoder_pseudo_trigger_SB_LUT4_I2_O[0]
.sym 17951 UART_RX_SB_LUT4_I1_I0[3]
.sym 17953 soc.cpu.pcpi_rs2[16]
.sym 17954 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 17955 soc.cpu.decoded_imm[30]
.sym 17956 soc.cpu.cpuregs.regs.1.0.0_RDATA_6_SB_LUT4_I0_O[1]
.sym 17957 soc.cpu.cpuregs.regs.1.0.0_RDATA_8[0]
.sym 17958 soc.cpu.decoded_imm[3]
.sym 17959 soc.cpu.alu_out_q[26]
.sym 17960 soc.cpu.cpu_state[2]
.sym 17961 soc.cpu.instr_or_SB_LUT4_I2_O[2]
.sym 17962 soc.cpu.decoded_imm[20]
.sym 17963 soc.cpu.is_sll_srl_sra
.sym 17964 soc.cpu.cpuregs.regs.1.0.0_RDATA_15_SB_LUT4_I0_O[1]
.sym 17965 soc.cpu.cpuregs.wen
.sym 17971 soc.cpu.instr_sw_SB_LUT4_I1_I3[0]
.sym 17972 soc.cpu.instr_lhu_SB_LUT4_I2_O[2]
.sym 17974 soc.cpu.instr_lbu_SB_LUT4_I0_O[0]
.sym 17977 soc.cpu.instr_sw
.sym 17979 soc.cpu.instr_lbu_SB_LUT4_I2_O[0]
.sym 17980 soc.cpu.instr_lbu_SB_LUT4_I0_O[2]
.sym 17982 soc.cpu.instr_sh_SB_LUT4_I1_O[1]
.sym 17984 soc.cpu.instr_lbu_SB_LUT4_I0_O[1]
.sym 17985 soc.cpu.instr_lw_SB_LUT4_I1_1_O[2]
.sym 17986 soc.cpu.instr_lbu_SB_LUT4_I2_O[2]
.sym 17988 soc.cpu.instr_sh_SB_LUT4_I1_O[2]
.sym 17989 soc.cpu.instr_lhu_SB_LUT4_I2_O[0]
.sym 17991 soc.cpu.instr_lw_SB_LUT4_I1_O[0]
.sym 17992 soc.cpu.instr_lbu_SB_LUT4_I2_O[1]
.sym 17993 soc.cpu.instr_lw
.sym 17994 soc.cpu.instr_lw_SB_LUT4_I1_O[1]
.sym 17995 flash_io0_oe_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_LUT4_O_I2[0]
.sym 17997 soc.cpu.instr_sw_SB_LUT4_I1_O[2]
.sym 18000 soc.cpu.instr_sb_SB_LUT4_I1_O[2]
.sym 18001 soc.cpu.instr_lw_SB_LUT4_I1_O[2]
.sym 18004 soc.cpu.instr_lw_SB_LUT4_I1_O[0]
.sym 18005 flash_io0_oe_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_LUT4_O_I2[0]
.sym 18006 soc.cpu.instr_sb_SB_LUT4_I1_O[2]
.sym 18010 soc.cpu.instr_lhu_SB_LUT4_I2_O[2]
.sym 18011 soc.cpu.instr_lhu_SB_LUT4_I2_O[0]
.sym 18012 soc.cpu.instr_lbu_SB_LUT4_I2_O[1]
.sym 18016 soc.cpu.instr_sw
.sym 18018 soc.cpu.instr_sw_SB_LUT4_I1_I3[0]
.sym 18019 soc.cpu.instr_lbu_SB_LUT4_I2_O[1]
.sym 18022 soc.cpu.instr_sh_SB_LUT4_I1_O[2]
.sym 18023 soc.cpu.instr_lw_SB_LUT4_I1_O[0]
.sym 18025 soc.cpu.instr_sh_SB_LUT4_I1_O[1]
.sym 18028 soc.cpu.instr_lbu_SB_LUT4_I0_O[1]
.sym 18029 soc.cpu.instr_lbu_SB_LUT4_I0_O[0]
.sym 18030 soc.cpu.instr_lbu_SB_LUT4_I0_O[2]
.sym 18034 soc.cpu.instr_lbu_SB_LUT4_I2_O[1]
.sym 18035 soc.cpu.instr_lbu_SB_LUT4_I2_O[2]
.sym 18036 soc.cpu.instr_lbu_SB_LUT4_I2_O[0]
.sym 18040 soc.cpu.instr_lw
.sym 18041 soc.cpu.instr_lw_SB_LUT4_I1_1_O[2]
.sym 18043 soc.cpu.instr_sw_SB_LUT4_I1_O[2]
.sym 18046 soc.cpu.instr_lw_SB_LUT4_I1_O[1]
.sym 18047 soc.cpu.instr_lw_SB_LUT4_I1_O[0]
.sym 18048 soc.cpu.instr_lw_SB_LUT4_I1_O[2]
.sym 18051 clk$SB_IO_IN_$glb_clk
.sym 18053 soc.cpu.is_jalr_addi_slti_sltiu_xori_ori_andi_SB_LUT4_I3_O[1]
.sym 18054 soc.cpu.cpuregs.regs.1.0.0_RDATA_10_SB_LUT4_I0_O[1]
.sym 18055 soc.cpu.cpuregs.regs.1.0.0_RDATA_7_SB_LUT4_I0_O[1]
.sym 18056 soc.cpu.cpuregs.regs.1.0.0_RDATA_15_SB_LUT4_I0_O[1]
.sym 18057 soc.cpu.cpuregs.regs.1.0.0_RDATA_4_SB_LUT4_I0_O[1]
.sym 18058 soc.cpu.reg_op2_SB_DFFE_Q_8_D_SB_LUT4_O_I2[1]
.sym 18059 soc.cpu.latched_stalu
.sym 18060 soc.cpu.cpuregs.regs.1.0.0_RDATA_6_SB_LUT4_I0_O[1]
.sym 18062 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_11_I1[0]
.sym 18065 soc.cpu.cpuregs_rs1[20]
.sym 18066 soc.cpu.count_cycle[24]
.sym 18068 soc.cpu.pcpi_rs2[31]
.sym 18070 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1[0]
.sym 18071 $PACKER_VCC_NET
.sym 18072 soc.cpu.cpu_state[4]
.sym 18073 soc.cpu.instr_sh_SB_LUT4_I1_O[1]
.sym 18075 soc.cpu.alu_out_q[17]
.sym 18076 soc.cpu.cpuregs_rs1[27]
.sym 18077 soc.cpu.is_alu_reg_reg
.sym 18079 soc.cpu.is_slli_srli_srai
.sym 18080 soc.cpu.cpuregs.regs.1.0.0_RDATA_8[1]
.sym 18082 soc.cpu.latched_stalu
.sym 18083 soc.cpu.instr_sra
.sym 18085 soc.cpu.instr_jalr
.sym 18086 soc.cpu.instr_slli
.sym 18087 UART_RX_SB_LUT4_I1_I0[3]
.sym 18095 soc.cpu.instr_lhu_SB_LUT4_I2_O[0]
.sym 18097 soc.cpu.instr_lhu
.sym 18099 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I1[0]
.sym 18100 soc.cpu.instr_sw
.sym 18101 UART_RX_SB_LUT4_I1_I0[3]
.sym 18102 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 18104 soc.cpu.instr_addi_SB_LUT4_I1_O[0]
.sym 18105 soc.cpu.instr_lh_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 18106 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[3]
.sym 18107 soc.cpu.instr_lbu
.sym 18108 soc.cpu.is_alu_reg_reg_SB_LUT4_I3_O[1]
.sym 18109 soc.cpu.instr_lw
.sym 18110 soc.cpu.instr_lbu_SB_LUT4_I2_O[0]
.sym 18112 soc.cpu.decoder_pseudo_trigger_SB_LUT4_I2_O[0]
.sym 18114 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 18116 soc.cpu.instr_lw_SB_LUT4_I1_1_O[2]
.sym 18120 soc.cpu.instr_addi_SB_LUT4_I1_O[1]
.sym 18121 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I1[2]
.sym 18122 soc.cpu.instr_lw_SB_LUT4_I1_1_O[3]
.sym 18128 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 18130 soc.cpu.is_alu_reg_reg_SB_LUT4_I3_O[1]
.sym 18133 soc.cpu.instr_addi_SB_LUT4_I1_O[0]
.sym 18135 soc.cpu.instr_lhu
.sym 18136 soc.cpu.instr_lw_SB_LUT4_I1_1_O[2]
.sym 18139 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I1[2]
.sym 18140 UART_RX_SB_LUT4_I1_I0[3]
.sym 18142 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I1[0]
.sym 18145 soc.cpu.instr_addi_SB_LUT4_I1_O[1]
.sym 18146 soc.cpu.instr_lw_SB_LUT4_I1_1_O[2]
.sym 18147 soc.cpu.instr_lw_SB_LUT4_I1_1_O[3]
.sym 18148 soc.cpu.instr_lbu
.sym 18152 soc.cpu.instr_addi_SB_LUT4_I1_O[0]
.sym 18153 soc.cpu.instr_lw
.sym 18154 soc.cpu.instr_lhu
.sym 18157 soc.cpu.instr_lhu_SB_LUT4_I2_O[0]
.sym 18158 soc.cpu.instr_sw
.sym 18160 soc.cpu.instr_lbu_SB_LUT4_I2_O[0]
.sym 18163 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 18164 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 18165 soc.cpu.instr_lh_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 18166 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[3]
.sym 18170 soc.cpu.instr_lw_SB_LUT4_I1_1_O[2]
.sym 18171 soc.cpu.instr_addi_SB_LUT4_I1_O[1]
.sym 18172 soc.cpu.instr_lbu
.sym 18173 soc.cpu.decoder_pseudo_trigger_SB_LUT4_I2_O[0]
.sym 18174 clk$SB_IO_IN_$glb_clk
.sym 18176 soc.cpu.instr_lh_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O[1]
.sym 18177 soc.cpu.instr_lh_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 18178 soc.cpu.instr_addi_SB_LUT4_I1_O[1]
.sym 18179 soc.cpu.is_sll_srl_sra_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 18180 soc.cpu.is_sll_srl_sra
.sym 18181 soc.cpu.instr_srai
.sym 18183 soc.cpu.is_slli_srli_srai
.sym 18184 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_2_I2[3]
.sym 18188 soc.cpu.instr_waitirq
.sym 18189 soc.cpu.latched_stalu
.sym 18191 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I2_SB_LUT4_O_I2[0]
.sym 18192 soc.cpu.cpuregs_wrdata[24]
.sym 18193 soc.cpu.cpuregs.regs.0.0.0_RDATA[3]
.sym 18194 soc.cpu.cpuregs.regs.1.0.0_RDATA_15[0]
.sym 18195 soc.cpu.instr_waitirq_SB_LUT4_I2_O[3]
.sym 18197 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_10_I2_SB_LUT4_O_I2[1]
.sym 18198 soc.cpu.cpu_state[3]
.sym 18199 soc.cpu.pcpi_rs1[29]
.sym 18200 soc.cpu.instr_sra_SB_LUT4_I0_O[0]
.sym 18201 soc.cpu.instr_or_SB_LUT4_I2_O[3]
.sym 18202 soc.cpu.decoded_imm[24]
.sym 18203 soc.cpu.instr_srai
.sym 18205 soc.cpu.instr_lh_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O[2]
.sym 18207 soc.cpu.is_slli_srli_srai
.sym 18208 soc.cpu.latched_stalu
.sym 18209 soc.cpu.irq_mask[26]
.sym 18210 soc.cpu.decoded_imm[26]
.sym 18211 soc.cpu.instr_lh_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 18217 soc.cpu.instr_addi_SB_LUT4_I1_O[3]
.sym 18218 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 18222 soc.cpu.instr_lbu
.sym 18224 soc.cpu.instr_addi_SB_LUT4_I1_O[2]
.sym 18225 soc.cpu.instr_xori
.sym 18226 soc.cpu.instr_addi
.sym 18227 soc.cpu.instr_lh_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 18228 soc.cpu.decoder_pseudo_trigger_SB_LUT4_I2_O[0]
.sym 18234 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 18235 soc.cpu.instr_addi_SB_LUT4_I1_O[1]
.sym 18237 soc.cpu.is_lb_lh_lw_lbu_lhu
.sym 18241 soc.cpu.instr_lh_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O[1]
.sym 18242 soc.cpu.instr_lh_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 18243 soc.cpu.instr_addi_SB_LUT4_I1_O[0]
.sym 18244 soc.cpu.instr_lhu
.sym 18248 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[3]
.sym 18250 soc.cpu.instr_lhu
.sym 18251 soc.cpu.instr_xori
.sym 18252 soc.cpu.instr_addi
.sym 18253 soc.cpu.instr_lbu
.sym 18256 soc.cpu.instr_lh_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 18257 soc.cpu.instr_lh_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 18258 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 18262 soc.cpu.instr_lh_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 18263 soc.cpu.instr_lh_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 18264 soc.cpu.is_lb_lh_lw_lbu_lhu
.sym 18268 soc.cpu.instr_lh_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O[1]
.sym 18271 soc.cpu.is_lb_lh_lw_lbu_lhu
.sym 18274 soc.cpu.instr_addi_SB_LUT4_I1_O[3]
.sym 18275 soc.cpu.instr_addi_SB_LUT4_I1_O[2]
.sym 18276 soc.cpu.instr_addi_SB_LUT4_I1_O[1]
.sym 18277 soc.cpu.instr_addi_SB_LUT4_I1_O[0]
.sym 18280 soc.cpu.instr_lh_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 18281 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[3]
.sym 18282 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 18283 soc.cpu.is_lb_lh_lw_lbu_lhu
.sym 18287 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 18288 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[3]
.sym 18289 soc.cpu.instr_lh_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 18292 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 18293 soc.cpu.is_lb_lh_lw_lbu_lhu
.sym 18294 soc.cpu.instr_lh_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 18295 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[3]
.sym 18296 soc.cpu.decoder_pseudo_trigger_SB_LUT4_I2_O[0]
.sym 18297 clk$SB_IO_IN_$glb_clk
.sym 18300 soc.cpu.is_alu_reg_reg_SB_LUT4_I3_O[0]
.sym 18301 soc.cpu.instr_srli
.sym 18303 soc.cpu.instr_slli
.sym 18304 soc.cpu.instr_lh_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O[0]
.sym 18305 soc.cpu.instr_sra_SB_LUT4_I0_O[0]
.sym 18311 soc.cpu.cpuregs_rs1[21]
.sym 18312 soc.cpu.cpuregs.regs.1.0.1_RDATA_15[0]
.sym 18314 soc.cpu.alu_out_q[26]
.sym 18319 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[1]
.sym 18321 soc.cpu.instr_xori
.sym 18322 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 18324 soc.cpu.instr_srl_SB_LUT4_I1_1_O[0]
.sym 18325 soc.cpu.latched_rd_SB_DFFESS_Q_E
.sym 18329 soc.cpu.alu_out_SB_LUT4_O_10_I2_SB_LUT4_O_I3[0]
.sym 18330 soc.cpu.irq_mask_SB_DFFESS_Q_E
.sym 18331 soc.cpu.instr_srai_SB_DFFE_Q_D_SB_LUT4_O_I1[1]
.sym 18332 soc.cpu.instr_srai_SB_DFFE_Q_D_SB_LUT4_O_I1[1]
.sym 18334 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 18341 soc.cpu.instr_lh_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 18343 soc.cpu.instr_srai_SB_DFFE_Q_D_SB_LUT4_O_I1[1]
.sym 18345 soc.cpu.instr_srai
.sym 18346 soc.cpu.is_alu_reg_reg_SB_LUT4_I3_O[1]
.sym 18348 soc.cpu.instr_lh_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O[1]
.sym 18349 soc.cpu.is_alu_reg_reg
.sym 18350 soc.cpu.instr_sh_SB_LUT4_I1_1_O[1]
.sym 18351 soc.cpu.instr_lh_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 18352 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1[0]
.sym 18356 soc.cpu.instr_srai_SB_DFFE_Q_D_SB_LUT4_O_I1[1]
.sym 18357 soc.cpu.is_alu_reg_reg_SB_LUT4_I3_O[0]
.sym 18358 soc.cpu.instr_or_SB_DFFESR_Q_E
.sym 18360 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 18365 soc.cpu.instr_lh_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O[2]
.sym 18367 soc.cpu.instr_sra
.sym 18369 soc.cpu.instr_srl
.sym 18373 soc.cpu.instr_sra
.sym 18374 soc.cpu.instr_sh_SB_LUT4_I1_1_O[1]
.sym 18375 soc.cpu.instr_srl
.sym 18376 soc.cpu.instr_srai
.sym 18380 soc.cpu.is_alu_reg_reg_SB_LUT4_I3_O[1]
.sym 18382 soc.cpu.instr_lh_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O[2]
.sym 18385 soc.cpu.is_alu_reg_reg_SB_LUT4_I3_O[1]
.sym 18386 soc.cpu.instr_srai_SB_DFFE_Q_D_SB_LUT4_O_I1[1]
.sym 18387 soc.cpu.is_alu_reg_reg
.sym 18388 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1[0]
.sym 18391 soc.cpu.instr_lh_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O[1]
.sym 18392 soc.cpu.is_alu_reg_reg
.sym 18393 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1[0]
.sym 18394 soc.cpu.instr_srai_SB_DFFE_Q_D_SB_LUT4_O_I1[1]
.sym 18399 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 18400 soc.cpu.instr_lh_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O[1]
.sym 18403 soc.cpu.is_alu_reg_reg_SB_LUT4_I3_O[0]
.sym 18405 soc.cpu.instr_lh_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O[1]
.sym 18409 soc.cpu.instr_lh_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 18410 soc.cpu.instr_lh_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 18411 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 18416 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 18418 soc.cpu.is_alu_reg_reg_SB_LUT4_I3_O[1]
.sym 18419 soc.cpu.instr_or_SB_DFFESR_Q_E
.sym 18420 clk$SB_IO_IN_$glb_clk
.sym 18421 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 18422 soc.cpu.instr_or_SB_LUT4_I2_O[3]
.sym 18423 soc.cpu.instr_or_SB_LUT4_I2_O[2]
.sym 18425 soc.cpu.irq_mask[18]
.sym 18426 soc.cpu.irq_mask[26]
.sym 18427 soc.cpu.is_sll_srl_sra_SB_LUT4_I1_O[0]
.sym 18428 soc.cpu.instr_beq_SB_LUT4_I2_O[2]
.sym 18429 soc.cpu.irq_mask[24]
.sym 18430 soc.cpu.cpuregs.regs.0.0.1_RDATA[3]
.sym 18434 soc.cpu.cpuregs_rs1[30]
.sym 18435 soc.cpu.decoded_rs2_SB_DFFE_Q_2_D[1]
.sym 18438 soc.cpu.cpuregs_rs1[22]
.sym 18442 soc.cpu.cpuregs_rs1[25]
.sym 18443 soc.cpu.decoder_pseudo_trigger_SB_LUT4_I2_O[0]
.sym 18445 soc.cpu.reg_out[27]
.sym 18447 soc.cpu.alu_out_q[26]
.sym 18452 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 18457 soc.cpu.instr_or_SB_LUT4_I2_O[2]
.sym 18463 soc.cpu.instr_beq_SB_LUT4_I2_O[0]
.sym 18464 soc.cpu.instr_xor
.sym 18465 soc.cpu.instr_or_SB_DFFESR_Q_E
.sym 18466 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[3]
.sym 18467 soc.cpu.is_alu_reg_reg_SB_LUT4_I3_O[1]
.sym 18469 soc.cpu.instr_lw
.sym 18470 soc.cpu.instr_beq_SB_LUT4_I2_O[1]
.sym 18471 soc.cpu.instr_blt
.sym 18472 soc.cpu.is_alu_reg_reg_SB_LUT4_I3_O[0]
.sym 18473 soc.cpu.instr_sub
.sym 18475 soc.cpu.instr_lh_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 18476 soc.cpu.instr_waitirq
.sym 18477 soc.cpu.instr_bltu
.sym 18478 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 18479 soc.cpu.instr_or
.sym 18480 soc.cpu.instr_bgeu
.sym 18481 soc.cpu.instr_lh_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 18483 soc.cpu.instr_jalr
.sym 18485 soc.cpu.instr_beq_SB_LUT4_I2_O[2]
.sym 18488 soc.cpu.instr_sll
.sym 18489 soc.cpu.instr_and
.sym 18493 soc.cpu.instr_beq_SB_LUT4_I2_O[3]
.sym 18494 soc.cpu.instr_add
.sym 18496 soc.cpu.is_alu_reg_reg_SB_LUT4_I3_O[0]
.sym 18497 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[3]
.sym 18498 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 18499 soc.cpu.instr_lh_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 18502 soc.cpu.instr_lh_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 18503 soc.cpu.is_alu_reg_reg_SB_LUT4_I3_O[0]
.sym 18505 soc.cpu.instr_lh_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 18508 soc.cpu.instr_waitirq
.sym 18509 soc.cpu.instr_and
.sym 18510 soc.cpu.instr_or
.sym 18511 soc.cpu.instr_bgeu
.sym 18514 soc.cpu.instr_beq_SB_LUT4_I2_O[1]
.sym 18515 soc.cpu.instr_beq_SB_LUT4_I2_O[0]
.sym 18516 soc.cpu.instr_beq_SB_LUT4_I2_O[3]
.sym 18517 soc.cpu.instr_beq_SB_LUT4_I2_O[2]
.sym 18520 soc.cpu.instr_jalr
.sym 18521 soc.cpu.instr_bltu
.sym 18522 soc.cpu.instr_lw
.sym 18523 soc.cpu.instr_blt
.sym 18526 soc.cpu.instr_lh_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 18527 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 18528 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[3]
.sym 18529 soc.cpu.is_alu_reg_reg_SB_LUT4_I3_O[0]
.sym 18532 soc.cpu.instr_add
.sym 18533 soc.cpu.instr_xor
.sym 18534 soc.cpu.instr_sll
.sym 18535 soc.cpu.instr_sub
.sym 18539 soc.cpu.is_alu_reg_reg_SB_LUT4_I3_O[1]
.sym 18541 soc.cpu.is_alu_reg_reg_SB_LUT4_I3_O[0]
.sym 18542 soc.cpu.instr_or_SB_DFFESR_Q_E
.sym 18543 clk$SB_IO_IN_$glb_clk
.sym 18544 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 18545 soc.cpu.instr_or
.sym 18547 soc.cpu.instr_and
.sym 18549 soc.cpu.instr_ori
.sym 18550 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 18552 soc.cpu.instr_andi
.sym 18553 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O[2]
.sym 18554 soc.cpu.cpuregs.regs.0.0.1_RDATA[2]
.sym 18557 soc.cpu.cpuregs_rs1[27]
.sym 18560 soc.cpu.irq_mask[18]
.sym 18561 soc.cpu.cpuregs_rs1[31]
.sym 18562 soc.cpu.instr_retirq
.sym 18578 soc.cpu.is_alu_reg_reg_SB_LUT4_I3_O[0]
.sym 18590 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 18591 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[3]
.sym 18593 soc.cpu.instr_xori
.sym 18597 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 18598 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 18599 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[3]
.sym 18601 soc.cpu.instr_lh_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O[2]
.sym 18602 soc.cpu.is_alu_reg_reg_SB_LUT4_I3_O[0]
.sym 18604 soc.cpu.instr_or_SB_DFFESR_Q_E
.sym 18605 soc.cpu.instr_lh_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 18610 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[3]
.sym 18611 soc.cpu.instr_xor
.sym 18619 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 18620 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[3]
.sym 18621 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 18622 soc.cpu.instr_lh_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 18625 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[3]
.sym 18626 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 18627 soc.cpu.instr_lh_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 18628 soc.cpu.is_alu_reg_reg_SB_LUT4_I3_O[0]
.sym 18631 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[3]
.sym 18632 soc.cpu.instr_lh_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 18633 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 18634 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 18639 soc.cpu.instr_xori
.sym 18640 soc.cpu.instr_xor
.sym 18655 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[3]
.sym 18656 soc.cpu.instr_lh_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 18657 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 18658 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 18661 soc.cpu.instr_lh_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 18662 soc.cpu.instr_lh_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O[2]
.sym 18663 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[3]
.sym 18664 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 18665 soc.cpu.instr_or_SB_DFFESR_Q_E
.sym 18666 clk$SB_IO_IN_$glb_clk
.sym 18667 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 18670 soc.cpu.is_jalr_addi_slti_sltiu_xori_ori_andi
.sym 18676 $PACKER_VCC_NET
.sym 18680 soc.cpu.is_lui_auipc_jal
.sym 18681 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[3]
.sym 18686 soc.cpu.instr_srl_SB_LUT4_I1_1_O[1]
.sym 18687 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[3]
.sym 18690 soc.cpu.instr_waitirq_SB_LUT4_I2_O[3]
.sym 18691 soc.cpu.is_lb_lh_lw_lbu_lhu
.sym 18800 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 18802 soc.cpu.instr_jalr
.sym 18905 soc.cpu.alu_out_SB_LUT4_O_26_I1[0]
.sym 18907 soc.cpu.instr_sra_SB_LUT4_I0_O[0]
.sym 18912 soc.cpu.pcpi_rs2[30]
.sym 18913 soc.cpu.pcpi_rs2[20]
.sym 18914 soc.cpu.pcpi_rs2[23]
.sym 18915 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_15_I0[3]
.sym 18925 soc.cpu.resetn_SB_LUT4_I3_O
.sym 18948 soc.memory.rdata_0[10]
.sym 18956 soc.memory.rdata_1[10]
.sym 18958 flash_clk_SB_LUT4_I1_I2[3]
.sym 18959 iomem_addr[16]
.sym 19008 iomem_addr[16]
.sym 19009 soc.memory.rdata_0[10]
.sym 19010 soc.memory.rdata_1[10]
.sym 19011 flash_clk_SB_LUT4_I1_I2[3]
.sym 19029 soc.cpu.resetn_SB_LUT4_I3_O
.sym 19030 soc.cpu.pcpi_rs2[16]
.sym 19031 iomem_wdata[8]
.sym 19037 flash_csb_SB_LUT4_I1_O_SB_LUT4_O_1_I3[2]
.sym 19045 SEG[3]$SB_IO_OUT
.sym 19053 iomem_addr[16]
.sym 19079 flash_clk_SB_LUT4_I1_I2[3]
.sym 19085 flash_io0_oe_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_LUT4_O_I2[0]
.sym 19105 soc.cpu.reg_sh[1]
.sym 19107 soc.cpu.reg_sh_SB_DFFE_Q_E[1]
.sym 19108 soc.cpu.reg_sh[0]
.sym 19118 soc.cpu.cpu_state[4]
.sym 19126 soc.cpu.reg_sh_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 19135 soc.cpu.reg_sh_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 19136 soc.cpu.reg_sh[1]
.sym 19137 soc.cpu.reg_sh[0]
.sym 19138 soc.cpu.cpu_state[4]
.sym 19156 soc.cpu.reg_sh[0]
.sym 19175 soc.cpu.reg_sh_SB_DFFE_Q_E[1]
.sym 19176 clk$SB_IO_IN_$glb_clk
.sym 19178 iomem_wdata[5]
.sym 19179 iomem_wdata[4]
.sym 19180 soc.cpu.mem_la_wdata_SB_LUT4_O_4_I3[2]
.sym 19181 iomem_wdata[2]
.sym 19182 iomem_wdata[27]
.sym 19183 iomem_wdata[3]
.sym 19185 iomem_wdata[11]
.sym 19188 soc.cpu.reg_sh_SB_DFFE_Q_E[1]
.sym 19189 soc.cpu.mem_la_wdata[7]
.sym 19192 iomem_wdata[9]
.sym 19193 iomem_wdata[8]
.sym 19196 iomem_addr[4]
.sym 19200 soc.cpu.mem_rdata_latched_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[3]
.sym 19203 soc.cpu.alu_out_SB_LUT4_O_21_I2_SB_LUT4_O_I3[2]
.sym 19204 iomem_wdata[12]
.sym 19205 iomem_wdata[3]
.sym 19206 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_22_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 19210 iomem_wdata[10]
.sym 19212 soc.cpu.reg_sh_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 19213 iomem_wdata[4]
.sym 19223 soc.cpu.alu_out_SB_LUT4_O_30_I2_SB_LUT4_O_I3[1]
.sym 19224 soc.cpu.pcpi_rs1[3]
.sym 19226 soc.cpu.pcpi_rs1[2]
.sym 19230 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_26_I1_SB_LUT4_O_I2[3]
.sym 19232 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_26_I1_SB_LUT4_O_I2[1]
.sym 19233 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_26_I1_SB_LUT4_O_I2[2]
.sym 19234 soc.cpu.pcpi_rs1[4]
.sym 19239 soc.cpu.reg_sh[0]
.sym 19245 soc.cpu.cpu_state[4]
.sym 19246 soc.cpu.reg_sh_SB_DFFE_Q_E[1]
.sym 19247 soc.cpu.instr_sra_SB_LUT4_I0_O[0]
.sym 19248 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I0_O[0]
.sym 19250 soc.cpu.reg_sh_SB_DFFE_Q_1_D_SB_LUT4_O_I2[1]
.sym 19258 soc.cpu.instr_sra_SB_LUT4_I0_O[0]
.sym 19259 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_26_I1_SB_LUT4_O_I2[1]
.sym 19260 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_26_I1_SB_LUT4_O_I2[2]
.sym 19261 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_26_I1_SB_LUT4_O_I2[3]
.sym 19271 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_26_I1_SB_LUT4_O_I2[3]
.sym 19272 soc.cpu.cpu_state[4]
.sym 19276 soc.cpu.reg_sh_SB_DFFE_Q_1_D_SB_LUT4_O_I2[1]
.sym 19277 soc.cpu.cpu_state[4]
.sym 19278 soc.cpu.reg_sh[0]
.sym 19282 soc.cpu.pcpi_rs1[3]
.sym 19283 soc.cpu.alu_out_SB_LUT4_O_30_I2_SB_LUT4_O_I3[1]
.sym 19284 soc.cpu.instr_sra_SB_LUT4_I0_O[0]
.sym 19285 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_26_I1_SB_LUT4_O_I2[3]
.sym 19288 soc.cpu.pcpi_rs1[4]
.sym 19289 soc.cpu.instr_sra_SB_LUT4_I0_O[0]
.sym 19291 soc.cpu.pcpi_rs1[2]
.sym 19294 soc.cpu.instr_sra_SB_LUT4_I0_O[0]
.sym 19295 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_26_I1_SB_LUT4_O_I2[3]
.sym 19296 soc.cpu.pcpi_rs1[2]
.sym 19297 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I0_O[0]
.sym 19298 soc.cpu.reg_sh_SB_DFFE_Q_E[1]
.sym 19299 clk$SB_IO_IN_$glb_clk
.sym 19301 soc.cpu.mem_la_wdata_SB_LUT4_O_5_I3[2]
.sym 19302 iomem_wdata[28]
.sym 19303 iomem_wdata[10]
.sym 19304 iomem_wdata[26]
.sym 19305 soc.cpu.mem_la_wdata_SB_LUT4_O_2_I3[2]
.sym 19306 iomem_wdata[13]
.sym 19307 soc.cpu.mem_la_wdata_SB_LUT4_O_3_I3[2]
.sym 19308 iomem_wdata[12]
.sym 19311 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_17_I0[3]
.sym 19312 soc.cpu.pcpi_rs1[3]
.sym 19316 iomem_wdata[2]
.sym 19317 soc.memory.wen[0]
.sym 19318 iomem_wdata[11]
.sym 19320 iomem_wdata[5]
.sym 19325 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_26_I1_SB_LUT4_O_I2[3]
.sym 19326 soc.cpu.alu_out_SB_LUT4_O_16_I2_SB_LUT4_O_I3[1]
.sym 19327 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_26_I1_SB_LUT4_O_I2[1]
.sym 19328 soc.cpu.mem_la_wdata[5]
.sym 19329 soc.cpu.alu_out_SB_LUT4_O_18_I2_SB_LUT4_O_I3[2]
.sym 19331 soc.cpu.trap_SB_LUT4_I2_O
.sym 19332 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_26_I1_SB_LUT4_O_I2[3]
.sym 19333 soc.cpu.pcpi_rs2[29]
.sym 19334 soc.cpu.pcpi_rs1[11]
.sym 19335 soc.cpu.mem_la_wdata[5]
.sym 19336 soc.cpu.reg_sh_SB_DFFE_Q_1_D_SB_LUT4_O_I2[1]
.sym 19342 soc.cpu.pcpi_rs1[3]
.sym 19343 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_26_I1_SB_LUT4_O_I2[3]
.sym 19344 soc.cpu.pcpi_rs1[11]
.sym 19345 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_27_I1[2]
.sym 19346 soc.cpu.instr_sra_SB_LUT4_I0_O[0]
.sym 19347 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_27_I1[0]
.sym 19348 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_4_I0_SB_LUT4_O_1_I3[0]
.sym 19349 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_28_I1[0]
.sym 19350 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_28_I1[2]
.sym 19351 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_22_I0[3]
.sym 19352 soc.cpu.cpu_state[4]
.sym 19353 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_28_I1[1]
.sym 19355 soc.cpu.pcpi_rs1[8]
.sym 19356 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_26_I1_SB_LUT4_O_I2[3]
.sym 19357 soc.cpu.cpu_state[4]
.sym 19358 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_22_I0[0]
.sym 19361 soc.cpu.instr_sra_SB_LUT4_I0_O[0]
.sym 19362 soc.cpu.pcpi_rs1[5]
.sym 19363 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_26_I1_SB_LUT4_O_I2[1]
.sym 19367 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_27_I1[1]
.sym 19369 soc.cpu.mem_do_rdata_SB_LUT4_I1_O[3]
.sym 19372 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_22_I0[1]
.sym 19375 soc.cpu.pcpi_rs1[8]
.sym 19376 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_26_I1_SB_LUT4_O_I2[3]
.sym 19377 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_4_I0_SB_LUT4_O_1_I3[0]
.sym 19378 soc.cpu.instr_sra_SB_LUT4_I0_O[0]
.sym 19381 soc.cpu.instr_sra_SB_LUT4_I0_O[0]
.sym 19382 soc.cpu.cpu_state[4]
.sym 19383 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_26_I1_SB_LUT4_O_I2[3]
.sym 19384 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_4_I0_SB_LUT4_O_1_I3[0]
.sym 19387 soc.cpu.pcpi_rs1[5]
.sym 19388 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_26_I1_SB_LUT4_O_I2[1]
.sym 19389 soc.cpu.instr_sra_SB_LUT4_I0_O[0]
.sym 19390 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_26_I1_SB_LUT4_O_I2[3]
.sym 19393 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_26_I1_SB_LUT4_O_I2[3]
.sym 19394 soc.cpu.pcpi_rs1[5]
.sym 19395 soc.cpu.instr_sra_SB_LUT4_I0_O[0]
.sym 19396 soc.cpu.cpu_state[4]
.sym 19400 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_28_I1[2]
.sym 19401 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_28_I1[1]
.sym 19402 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_28_I1[0]
.sym 19405 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_22_I0[1]
.sym 19406 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_22_I0[3]
.sym 19407 soc.cpu.cpu_state[4]
.sym 19408 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_22_I0[0]
.sym 19411 soc.cpu.pcpi_rs1[3]
.sym 19412 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_26_I1_SB_LUT4_O_I2[3]
.sym 19413 soc.cpu.pcpi_rs1[11]
.sym 19414 soc.cpu.instr_sra_SB_LUT4_I0_O[0]
.sym 19417 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_27_I1[0]
.sym 19418 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_27_I1[1]
.sym 19419 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_27_I1[2]
.sym 19421 soc.cpu.mem_do_rdata_SB_LUT4_I1_O[3]
.sym 19422 clk$SB_IO_IN_$glb_clk
.sym 19424 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_18_I0[0]
.sym 19425 iomem_wdata[19]
.sym 19426 iomem_wdata[18]
.sym 19427 iomem_wdata[21]
.sym 19428 iomem_wdata[29]
.sym 19429 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_15_I0[0]
.sym 19430 iomem_wdata[20]
.sym 19435 soc.cpu.alu_out_SB_LUT4_O_18_I2_SB_LUT4_O_I3[1]
.sym 19441 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_27_I1[2]
.sym 19443 iomem_wdata[15]
.sym 19444 soc.cpu.trap_SB_LUT4_I2_O
.sym 19446 soc.cpu.alu_out_SB_LUT4_O_30_I2_SB_LUT4_O_I3[1]
.sym 19447 iomem_wdata[10]
.sym 19448 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_21_I0[3]
.sym 19449 soc.cpu.alu_out_SB_LUT4_O_17_I2_SB_LUT4_O_I3[1]
.sym 19450 soc.cpu.pcpi_rs1[8]
.sym 19451 soc.cpu.irq_mask_SB_DFFESS_Q_E
.sym 19452 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_4_I0_SB_LUT4_O_1_I3[0]
.sym 19453 soc.cpu.alu_out_SB_LUT4_O_30_I2_SB_LUT4_O_I3[1]
.sym 19454 soc.cpu.mem_la_wdata_SB_LUT4_O_4_I3[1]
.sym 19455 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_26_I1_SB_LUT4_O_I2[1]
.sym 19456 soc.cpu.pcpi_rs1[12]
.sym 19457 soc.cpu.alu_out_SB_LUT4_O_18_I2_SB_LUT4_O_I3[1]
.sym 19458 soc.cpu.mem_la_wdata[2]
.sym 19459 soc.cpu.pcpi_rs1[2]
.sym 19465 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_18_I0[1]
.sym 19466 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_23_I0[1]
.sym 19467 soc.cpu.cpu_state[4]
.sym 19469 soc.cpu.pcpi_rs1[5]
.sym 19470 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_26_I1_SB_LUT4_O_I2[1]
.sym 19471 soc.cpu.cpu_state[4]
.sym 19472 soc.cpu.pcpi_rs1[2]
.sym 19473 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_18_I0[3]
.sym 19474 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_21_I0[3]
.sym 19475 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_23_I0[0]
.sym 19476 soc.cpu.pcpi_rs1[4]
.sym 19477 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_21_I0[0]
.sym 19479 soc.cpu.cpu_state[4]
.sym 19480 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_26_I1_SB_LUT4_O_I2[3]
.sym 19481 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_18_I0[0]
.sym 19482 soc.cpu.pcpi_rs1[12]
.sym 19485 soc.cpu.alu_out_SB_LUT4_O_16_I2_SB_LUT4_O_I3[1]
.sym 19486 soc.cpu.alu_out_SB_LUT4_O_21_I2_SB_LUT4_O_I3[1]
.sym 19488 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_21_I0[1]
.sym 19489 soc.cpu.alu_out_SB_LUT4_O_22_I2_SB_LUT4_O_I3[1]
.sym 19490 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_23_I0[3]
.sym 19492 soc.cpu.mem_do_rdata_SB_LUT4_I1_O[3]
.sym 19493 soc.cpu.instr_sra_SB_LUT4_I0_O[0]
.sym 19495 soc.cpu.mem_la_wdata[5]
.sym 19496 soc.cpu.instr_sra_SB_LUT4_I0_O[0]
.sym 19498 soc.cpu.alu_out_SB_LUT4_O_16_I2_SB_LUT4_O_I3[1]
.sym 19499 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_26_I1_SB_LUT4_O_I2[1]
.sym 19500 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_26_I1_SB_LUT4_O_I2[3]
.sym 19501 soc.cpu.instr_sra_SB_LUT4_I0_O[0]
.sym 19504 soc.cpu.alu_out_SB_LUT4_O_21_I2_SB_LUT4_O_I3[1]
.sym 19505 soc.cpu.instr_sra_SB_LUT4_I0_O[0]
.sym 19506 soc.cpu.pcpi_rs1[2]
.sym 19507 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_26_I1_SB_LUT4_O_I2[3]
.sym 19510 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_18_I0[1]
.sym 19511 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_18_I0[3]
.sym 19512 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_18_I0[0]
.sym 19513 soc.cpu.cpu_state[4]
.sym 19518 soc.cpu.mem_la_wdata[5]
.sym 19519 soc.cpu.pcpi_rs1[5]
.sym 19522 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_26_I1_SB_LUT4_O_I2[3]
.sym 19523 soc.cpu.alu_out_SB_LUT4_O_22_I2_SB_LUT4_O_I3[1]
.sym 19524 soc.cpu.instr_sra_SB_LUT4_I0_O[0]
.sym 19525 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_26_I1_SB_LUT4_O_I2[1]
.sym 19528 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_21_I0[1]
.sym 19529 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_21_I0[3]
.sym 19530 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_21_I0[0]
.sym 19531 soc.cpu.cpu_state[4]
.sym 19534 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_23_I0[3]
.sym 19535 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_23_I0[1]
.sym 19536 soc.cpu.cpu_state[4]
.sym 19537 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_23_I0[0]
.sym 19540 soc.cpu.instr_sra_SB_LUT4_I0_O[0]
.sym 19541 soc.cpu.pcpi_rs1[4]
.sym 19542 soc.cpu.pcpi_rs1[12]
.sym 19543 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_26_I1_SB_LUT4_O_I2[3]
.sym 19544 soc.cpu.mem_do_rdata_SB_LUT4_I1_O[3]
.sym 19545 clk$SB_IO_IN_$glb_clk
.sym 19547 soc.cpu.alu_out_SB_LUT4_O_26_I1[3]
.sym 19548 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_23_I0[3]
.sym 19549 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1[2]
.sym 19550 soc.cpu.alu_out_SB_LUT4_O_20_I1[0]
.sym 19551 soc.cpu.alu_out_SB_LUT4_O_21_I2[1]
.sym 19552 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_1_I1[2]
.sym 19553 soc.cpu.alu_out_SB_LUT4_O_21_I2_SB_LUT4_O_I3[3]
.sym 19554 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_16_I0[1]
.sym 19557 soc.cpu.instr_or_SB_LUT4_I2_O[2]
.sym 19558 soc.cpu.alu_out_SB_LUT4_O_16_I2_SB_LUT4_O_I3[1]
.sym 19559 soc.cpu.pcpi_rs2[30]
.sym 19560 iomem_wdata[20]
.sym 19561 soc.cpu.pcpi_rs1[8]
.sym 19562 soc.cpu.alu_out_SB_LUT4_O_21_I2_SB_LUT4_O_I3[1]
.sym 19564 $PACKER_VCC_NET
.sym 19566 soc.cpu.pcpi_rs2[23]
.sym 19567 soc.cpu.count_cycle[0]
.sym 19568 iomem_wdata[23]
.sym 19569 soc.cpu.pcpi_rs2[16]
.sym 19571 soc.cpu.instr_or_SB_LUT4_I2_O[2]
.sym 19572 soc.cpu.pcpi_rs1[11]
.sym 19573 iomem_wdata[21]
.sym 19575 soc.cpu.instr_sra_SB_LUT4_I0_O[0]
.sym 19576 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_23_I0_SB_LUT4_O_2_I1[2]
.sym 19577 soc.cpu.instr_or_SB_LUT4_I2_O[3]
.sym 19579 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I0_O[0]
.sym 19580 soc.cpu.alu_out_SB_LUT4_O_26_I1[2]
.sym 19581 flash_io0_oe_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_LUT4_O_I2[0]
.sym 19582 soc.cpu.instr_sra_SB_LUT4_I0_O[0]
.sym 19588 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I0_O[0]
.sym 19589 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_15_I0[1]
.sym 19590 soc.cpu.pcpi_rs1[4]
.sym 19591 soc.cpu.alu_out_SB_LUT4_O_26_I1[0]
.sym 19592 soc.cpu.pcpi_rs1[12]
.sym 19593 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_15_I0[0]
.sym 19594 soc.cpu.alu_out_SB_LUT4_O_17_I2_SB_LUT4_O_I3[1]
.sym 19597 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_16_I0[3]
.sym 19599 soc.cpu.mem_do_rdata_SB_LUT4_I1_O[3]
.sym 19600 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_24_I0_SB_LUT4_O_2_I1[2]
.sym 19601 soc.cpu.alu_out_SB_LUT4_O_21_I2_SB_LUT4_O_I3[1]
.sym 19602 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_26_I1_SB_LUT4_O_I2[3]
.sym 19603 soc.cpu.pcpi_rs1[18]
.sym 19604 soc.cpu.alu_out_SB_LUT4_O_26_I1[2]
.sym 19605 soc.cpu.instr_sra_SB_LUT4_I0_O[0]
.sym 19607 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_24_I0_SB_LUT4_O_2_I1[1]
.sym 19608 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_15_I0[3]
.sym 19609 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_16_I0[0]
.sym 19610 soc.cpu.cpu_state[4]
.sym 19611 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_16_I0[1]
.sym 19612 soc.cpu.alu_out_SB_LUT4_O_26_I1[3]
.sym 19613 soc.cpu.alu_out_SB_LUT4_O_30_I2_SB_LUT4_O_I3[1]
.sym 19616 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_1_I1[0]
.sym 19617 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_1_I1[2]
.sym 19619 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D[0]
.sym 19621 soc.cpu.cpu_state[4]
.sym 19623 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_1_I1[2]
.sym 19624 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_1_I1[0]
.sym 19627 soc.cpu.instr_sra_SB_LUT4_I0_O[0]
.sym 19628 soc.cpu.pcpi_rs1[18]
.sym 19629 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_26_I1_SB_LUT4_O_I2[3]
.sym 19630 soc.cpu.alu_out_SB_LUT4_O_21_I2_SB_LUT4_O_I3[1]
.sym 19633 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_16_I0[3]
.sym 19634 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_16_I0[0]
.sym 19635 soc.cpu.cpu_state[4]
.sym 19636 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_16_I0[1]
.sym 19639 soc.cpu.alu_out_SB_LUT4_O_26_I1[3]
.sym 19640 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I0_O[0]
.sym 19641 soc.cpu.alu_out_SB_LUT4_O_26_I1[0]
.sym 19642 soc.cpu.alu_out_SB_LUT4_O_26_I1[2]
.sym 19645 soc.cpu.alu_out_SB_LUT4_O_30_I2_SB_LUT4_O_I3[1]
.sym 19646 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_26_I1_SB_LUT4_O_I2[3]
.sym 19647 soc.cpu.pcpi_rs1[4]
.sym 19648 soc.cpu.instr_sra_SB_LUT4_I0_O[0]
.sym 19651 soc.cpu.instr_sra_SB_LUT4_I0_O[0]
.sym 19652 soc.cpu.alu_out_SB_LUT4_O_17_I2_SB_LUT4_O_I3[1]
.sym 19653 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_26_I1_SB_LUT4_O_I2[3]
.sym 19654 soc.cpu.pcpi_rs1[12]
.sym 19657 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_15_I0[3]
.sym 19658 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_15_I0[1]
.sym 19659 soc.cpu.cpu_state[4]
.sym 19660 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_15_I0[0]
.sym 19663 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_24_I0_SB_LUT4_O_2_I1[1]
.sym 19664 soc.cpu.cpu_state[4]
.sym 19665 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_24_I0_SB_LUT4_O_2_I1[2]
.sym 19666 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D[0]
.sym 19667 soc.cpu.mem_do_rdata_SB_LUT4_I1_O[3]
.sym 19668 clk$SB_IO_IN_$glb_clk
.sym 19670 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_17_I0[0]
.sym 19671 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_27_I1_SB_LUT4_O_2_I1[1]
.sym 19672 soc.cpu.irq_mask[2]
.sym 19673 soc.cpu.alu_out_SB_LUT4_O_17_I2[1]
.sym 19674 soc.cpu.alu_out_SB_LUT4_O_17_I2_SB_LUT4_O_I3[3]
.sym 19675 soc.cpu.alu_out_SB_LUT4_O_20_I1[3]
.sym 19676 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_17_I0[1]
.sym 19677 soc.cpu.is_slti_blt_slt_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_2_I0[2]
.sym 19680 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_26_I1_SB_LUT4_O_1_I1[2]
.sym 19681 soc.cpu.alu_out_SB_LUT4_O_29_I1[2]
.sym 19682 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I0_O[0]
.sym 19683 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_16_I0[3]
.sym 19684 soc.cpu.instr_or_SB_LUT4_I2_O[3]
.sym 19686 soc.cpu.instr_or_SB_LUT4_I2_O[2]
.sym 19688 soc.cpu.pcpi_rs1[4]
.sym 19691 soc.cpu.pcpi_rs1[18]
.sym 19692 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_26_I1_SB_LUT4_O_I2[1]
.sym 19693 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1[1]
.sym 19694 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_14_I0[3]
.sym 19695 soc.cpu.decoded_imm[2]
.sym 19696 soc.cpu.alu_out_SB_LUT4_O_20_I1[0]
.sym 19698 soc.cpu.alu_out_SB_LUT4_O_21_I2[1]
.sym 19699 soc.cpu.alu_out_SB_LUT4_O_21_I2_SB_LUT4_O_I3[2]
.sym 19700 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_22_I0_SB_LUT4_O_2_I1[2]
.sym 19701 soc.cpu.cpuregs.regs.0.0.0_RDATA_15_SB_LUT4_I0_O[1]
.sym 19702 soc.cpu.alu_out_SB_LUT4_O_22_I2_SB_LUT4_O_I3[2]
.sym 19703 soc.cpu.alu_out_SB_LUT4_O_17_I2_SB_LUT4_O_I3[1]
.sym 19704 soc.cpu.cpuregs_rs1[2]
.sym 19705 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 19712 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_14_I0[3]
.sym 19713 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_26_I1[0]
.sym 19714 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_22_I0_SB_LUT4_O_2_I1[1]
.sym 19716 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_17_I0[0]
.sym 19717 soc.cpu.alu_out_SB_LUT4_O_12_I2_SB_LUT4_O_I3[1]
.sym 19718 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_26_I1_SB_LUT4_O_1_I1[1]
.sym 19720 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_26_I1[2]
.sym 19722 soc.cpu.mem_do_rdata_SB_LUT4_I1_O[3]
.sym 19724 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_14_I0[0]
.sym 19725 soc.cpu.alu_out_SB_LUT4_O_17_I2_SB_LUT4_O_I3[1]
.sym 19726 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_22_I0_SB_LUT4_O_2_I1[2]
.sym 19728 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_27_I1_SB_LUT4_O_2_I1[1]
.sym 19729 soc.cpu.cpu_state[4]
.sym 19730 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_14_I0[1]
.sym 19731 soc.cpu.instr_sra_SB_LUT4_I0_O[0]
.sym 19732 soc.cpu.pcpi_rs1[11]
.sym 19733 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_26_I1_SB_LUT4_O_1_I1[2]
.sym 19734 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_26_I1_SB_LUT4_O_I2[3]
.sym 19735 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D[0]
.sym 19736 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_17_I0[3]
.sym 19737 soc.cpu.cpu_state[4]
.sym 19738 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_27_I1_SB_LUT4_O_2_I1[2]
.sym 19740 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I1_SB_LUT4_O_1_I2[1]
.sym 19741 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_17_I0[1]
.sym 19742 soc.cpu.instr_sra_SB_LUT4_I0_O[0]
.sym 19744 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_26_I1[0]
.sym 19745 soc.cpu.cpu_state[4]
.sym 19746 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_26_I1[2]
.sym 19750 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D[0]
.sym 19751 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_26_I1_SB_LUT4_O_1_I1[2]
.sym 19752 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_26_I1_SB_LUT4_O_1_I1[1]
.sym 19753 soc.cpu.cpu_state[4]
.sym 19756 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_14_I0[0]
.sym 19757 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_14_I0[3]
.sym 19758 soc.cpu.cpu_state[4]
.sym 19759 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_14_I0[1]
.sym 19762 soc.cpu.pcpi_rs1[11]
.sym 19763 soc.cpu.alu_out_SB_LUT4_O_12_I2_SB_LUT4_O_I3[1]
.sym 19764 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_26_I1_SB_LUT4_O_I2[3]
.sym 19765 soc.cpu.instr_sra_SB_LUT4_I0_O[0]
.sym 19768 soc.cpu.cpu_state[4]
.sym 19769 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_17_I0[1]
.sym 19770 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_17_I0[3]
.sym 19771 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_17_I0[0]
.sym 19774 soc.cpu.alu_out_SB_LUT4_O_17_I2_SB_LUT4_O_I3[1]
.sym 19775 soc.cpu.instr_sra_SB_LUT4_I0_O[0]
.sym 19776 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_26_I1_SB_LUT4_O_I2[3]
.sym 19777 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I1_SB_LUT4_O_1_I2[1]
.sym 19780 soc.cpu.cpu_state[4]
.sym 19781 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_22_I0_SB_LUT4_O_2_I1[1]
.sym 19782 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_22_I0_SB_LUT4_O_2_I1[2]
.sym 19783 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D[0]
.sym 19786 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D[0]
.sym 19787 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_27_I1_SB_LUT4_O_2_I1[2]
.sym 19788 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_27_I1_SB_LUT4_O_2_I1[1]
.sym 19789 soc.cpu.cpu_state[4]
.sym 19790 soc.cpu.mem_do_rdata_SB_LUT4_I1_O[3]
.sym 19791 clk$SB_IO_IN_$glb_clk
.sym 19793 soc.cpu.alu_out_SB_LUT4_O_16_I2[1]
.sym 19794 soc.cpu.alu_out_SB_LUT4_O_22_I2_SB_LUT4_O_I3[3]
.sym 19795 soc.cpu.alu_out_SB_LUT4_O_20_I2[3]
.sym 19796 soc.cpu.alu_out_SB_LUT4_O_1_I1[0]
.sym 19797 soc.cpu.alu_out_SB_LUT4_O_26_I1[2]
.sym 19798 soc.cpu.alu_out_SB_LUT4_O_22_I2[1]
.sym 19799 soc.cpu.alu_out_SB_LUT4_O_16_I2_SB_LUT4_O_I3[3]
.sym 19800 soc.cpu.mem_la_wdata[2]
.sym 19803 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_18_I0_SB_LUT4_O_2_I1[2]
.sym 19804 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_25_I0_SB_LUT4_O_2_I1[2]
.sym 19805 soc.cpu.pcpi_rs1[3]
.sym 19808 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_22_I0_SB_LUT4_O_2_I1[1]
.sym 19809 soc.cpu.pcpi_rs1[8]
.sym 19810 soc.cpu.mem_do_rdata_SB_LUT4_I1_O[3]
.sym 19811 soc.cpu.alu_out_SB_LUT4_O_16_I2_SB_LUT4_O_I3[1]
.sym 19812 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_17_I0[0]
.sym 19814 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_26_I1_SB_LUT4_O_1_I1[1]
.sym 19816 soc.cpu.irq_mask[2]
.sym 19817 soc.cpu.pcpi_rs2[29]
.sym 19818 soc.cpu.alu_out_SB_LUT4_O_16_I2_SB_LUT4_O_I3[1]
.sym 19819 soc.cpu.cpu_state[2]
.sym 19820 soc.cpu.alu_out_SB_LUT4_O_18_I2_SB_LUT4_O_I3[2]
.sym 19821 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D[0]
.sym 19822 soc.cpu.pcpi_rs1[12]
.sym 19823 soc.cpu.alu_out_SB_LUT4_O_21_I2_SB_LUT4_O_I3[1]
.sym 19824 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_27_I1_SB_LUT4_O_2_I1[2]
.sym 19826 soc.cpu.pcpi_rs1[11]
.sym 19827 soc.cpu.mem_la_wdata[5]
.sym 19828 soc.cpu.reg_sh_SB_DFFE_Q_1_D_SB_LUT4_O_I2[1]
.sym 19834 soc.cpu.mem_la_wdata[5]
.sym 19835 soc.cpu.pcpi_rs1[30]
.sym 19836 soc.cpu.instr_or_SB_LUT4_I2_O[3]
.sym 19837 soc.cpu.alu_out_SB_LUT4_O_1_I1[2]
.sym 19838 soc.cpu.alu_out_SB_LUT4_O_1_I1[1]
.sym 19840 soc.cpu.is_slti_blt_slt_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_2_I0[1]
.sym 19841 soc.cpu.is_slti_blt_slt_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_2_I0[2]
.sym 19842 soc.cpu.pcpi_rs1[3]
.sym 19843 soc.cpu.alu_out_SB_LUT4_O_26_I2[2]
.sym 19844 soc.cpu.alu_out_SB_LUT4_O_10_I2_SB_LUT4_O_I3[0]
.sym 19845 soc.cpu.alu_out_SB_LUT4_O_28_I2[3]
.sym 19846 soc.cpu.pcpi_rs1[5]
.sym 19847 soc.cpu.alu_out_SB_LUT4_O_11_I2[1]
.sym 19848 soc.cpu.is_slti_blt_slt_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_2_I0[0]
.sym 19849 soc.cpu.is_slti_blt_slt_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_2_I0[3]
.sym 19852 soc.cpu.instr_or_SB_LUT4_I2_O[2]
.sym 19853 soc.cpu.alu_out_SB_LUT4_O_1_I1[0]
.sym 19856 soc.cpu.pcpi_rs1[20]
.sym 19857 soc.cpu.alu_out_SB_LUT4_O_26_I2[3]
.sym 19858 soc.cpu.mem_la_wdata[3]
.sym 19859 soc.cpu.alu_out_SB_LUT4_O_26_I1[0]
.sym 19860 soc.cpu.instr_or_SB_LUT4_I2_O[3]
.sym 19861 soc.cpu.alu_out_SB_LUT4_O_28_I2[2]
.sym 19864 soc.cpu.pcpi_rs2[20]
.sym 19865 soc.cpu.pcpi_rs2[30]
.sym 19867 soc.cpu.alu_out_SB_LUT4_O_26_I2[2]
.sym 19868 soc.cpu.alu_out_SB_LUT4_O_26_I2[3]
.sym 19869 soc.cpu.alu_out_SB_LUT4_O_26_I1[0]
.sym 19870 soc.cpu.alu_out_SB_LUT4_O_10_I2_SB_LUT4_O_I3[0]
.sym 19873 soc.cpu.alu_out_SB_LUT4_O_10_I2_SB_LUT4_O_I3[0]
.sym 19874 soc.cpu.alu_out_SB_LUT4_O_28_I2[2]
.sym 19875 soc.cpu.alu_out_SB_LUT4_O_1_I1[0]
.sym 19876 soc.cpu.alu_out_SB_LUT4_O_28_I2[3]
.sym 19879 soc.cpu.is_slti_blt_slt_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_2_I0[3]
.sym 19880 soc.cpu.is_slti_blt_slt_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_2_I0[2]
.sym 19881 soc.cpu.is_slti_blt_slt_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_2_I0[1]
.sym 19882 soc.cpu.is_slti_blt_slt_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_2_I0[0]
.sym 19885 soc.cpu.pcpi_rs1[3]
.sym 19886 soc.cpu.instr_or_SB_LUT4_I2_O[2]
.sym 19887 soc.cpu.mem_la_wdata[3]
.sym 19888 soc.cpu.instr_or_SB_LUT4_I2_O[3]
.sym 19892 soc.cpu.pcpi_rs1[30]
.sym 19893 soc.cpu.pcpi_rs2[30]
.sym 19898 soc.cpu.pcpi_rs1[20]
.sym 19899 soc.cpu.pcpi_rs2[20]
.sym 19903 soc.cpu.alu_out_SB_LUT4_O_1_I1[1]
.sym 19904 soc.cpu.alu_out_SB_LUT4_O_1_I1[2]
.sym 19905 soc.cpu.alu_out_SB_LUT4_O_11_I2[1]
.sym 19906 soc.cpu.alu_out_SB_LUT4_O_1_I1[0]
.sym 19909 soc.cpu.instr_or_SB_LUT4_I2_O[3]
.sym 19910 soc.cpu.mem_la_wdata[5]
.sym 19911 soc.cpu.pcpi_rs1[5]
.sym 19912 soc.cpu.instr_or_SB_LUT4_I2_O[2]
.sym 19914 clk$SB_IO_IN_$glb_clk
.sym 19916 soc.cpu.alu_out_SB_LUT4_O_27_I2[3]
.sym 19917 soc.cpu.alu_out_q[10]
.sym 19918 soc.cpu.alu_out_q[4]
.sym 19919 soc.cpu.alu_out_q[9]
.sym 19920 soc.cpu.alu_out_q[11]
.sym 19921 soc.cpu.alu_out_q[14]
.sym 19922 soc.cpu.do_waitirq_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_3_I2[0]
.sym 19923 soc.cpu.alu_out_q[15]
.sym 19931 soc.cpu.instr_or_SB_LUT4_I2_O[2]
.sym 19933 soc.cpu.alu_out_SB_LUT4_O_22_I2_SB_LUT4_O_I3[1]
.sym 19934 soc.cpu.instr_or_SB_LUT4_I2_O[3]
.sym 19936 soc.cpu.alu_out_SB_LUT4_O_29_I1[2]
.sym 19937 soc.cpu.is_slti_blt_slt_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_2_I0[3]
.sym 19939 soc.cpu.pcpi_rs1[30]
.sym 19940 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_21_I0[3]
.sym 19941 soc.cpu.alu_out_SB_LUT4_O_17_I2_SB_LUT4_O_I3[2]
.sym 19942 soc.cpu.alu_out_q[2]
.sym 19944 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_4_I0_SB_LUT4_O_1_I3[0]
.sym 19945 soc.cpu.mem_la_wdata_SB_LUT4_O_4_I3[1]
.sym 19946 soc.cpu.pcpi_rs1[23]
.sym 19947 soc.cpu.is_sll_srl_sra_SB_LUT4_I1_O_SB_LUT4_I1_I0_SB_LUT4_I2_O[2]
.sym 19948 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_26_I1_SB_LUT4_O_I2[1]
.sym 19949 soc.cpu.alu_out_SB_LUT4_O_17_I2_SB_LUT4_O_I3[1]
.sym 19950 soc.cpu.mem_la_wdata[2]
.sym 19951 soc.cpu.pcpi_rs1[2]
.sym 19957 soc.cpu.mem_la_wdata[2]
.sym 19959 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_26_I1_SB_LUT4_O_I2[1]
.sym 19960 soc.cpu.pcpi_rs1[2]
.sym 19961 soc.cpu.alu_out_SB_LUT4_O_29_I2[3]
.sym 19962 soc.cpu.alu_out_SB_LUT4_O_10_I2_SB_LUT4_O_I3[0]
.sym 19963 soc.cpu.is_slti_blt_slt_SB_LUT4_I1_O_SB_LUT4_O_I0[3]
.sym 19964 soc.cpu.alu_out_SB_LUT4_O_29_I2[2]
.sym 19965 soc.cpu.is_slti_blt_slt_SB_LUT4_I1_O_SB_LUT4_O_I0[2]
.sym 19966 soc.cpu.alu_out_SB_LUT4_O_29_I1[0]
.sym 19967 soc.cpu.is_slti_blt_slt_SB_LUT4_I1_O_SB_LUT4_O_I0[1]
.sym 19968 soc.cpu.pcpi_rs1[2]
.sym 19969 soc.cpu.pcpi_rs1[4]
.sym 19971 soc.cpu.alu_out_SB_LUT4_O_5_I2_SB_LUT4_O_I3[1]
.sym 19972 soc.cpu.is_slti_blt_slt_SB_LUT4_I1_O_SB_LUT4_O_I0[0]
.sym 19973 soc.cpu.pcpi_rs2[16]
.sym 19974 soc.cpu.instr_or_SB_LUT4_I2_O[2]
.sym 19975 soc.cpu.alu_out_SB_LUT4_O_29_I1[3]
.sym 19976 soc.cpu.alu_out_SB_LUT4_O_29_I1[2]
.sym 19979 soc.cpu.instr_or_SB_LUT4_I2_O[3]
.sym 19981 soc.cpu.alu_out_SB_LUT4_O_29_I1[1]
.sym 19982 soc.cpu.alu_out_SB_LUT4_O_5_I2_SB_LUT4_O_I3[2]
.sym 19983 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I1_SB_LUT4_O_1_I2[1]
.sym 19984 soc.cpu.mem_la_wdata[7]
.sym 19988 soc.cpu.mem_la_wdata[4]
.sym 19990 soc.cpu.alu_out_SB_LUT4_O_29_I1[3]
.sym 19991 soc.cpu.alu_out_SB_LUT4_O_29_I1[2]
.sym 19992 soc.cpu.alu_out_SB_LUT4_O_29_I1[0]
.sym 19993 soc.cpu.alu_out_SB_LUT4_O_29_I1[1]
.sym 19997 soc.cpu.mem_la_wdata[2]
.sym 19999 soc.cpu.pcpi_rs1[2]
.sym 20002 soc.cpu.alu_out_SB_LUT4_O_5_I2_SB_LUT4_O_I3[2]
.sym 20003 soc.cpu.alu_out_SB_LUT4_O_5_I2_SB_LUT4_O_I3[1]
.sym 20004 soc.cpu.pcpi_rs2[16]
.sym 20005 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I1_SB_LUT4_O_1_I2[1]
.sym 20009 soc.cpu.mem_la_wdata[4]
.sym 20010 soc.cpu.pcpi_rs1[4]
.sym 20014 soc.cpu.mem_la_wdata[2]
.sym 20015 soc.cpu.pcpi_rs1[2]
.sym 20016 soc.cpu.instr_or_SB_LUT4_I2_O[3]
.sym 20017 soc.cpu.instr_or_SB_LUT4_I2_O[2]
.sym 20020 soc.cpu.alu_out_SB_LUT4_O_29_I2[2]
.sym 20021 soc.cpu.alu_out_SB_LUT4_O_29_I2[3]
.sym 20022 soc.cpu.alu_out_SB_LUT4_O_10_I2_SB_LUT4_O_I3[0]
.sym 20023 soc.cpu.alu_out_SB_LUT4_O_29_I1[0]
.sym 20026 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_26_I1_SB_LUT4_O_I2[1]
.sym 20028 soc.cpu.mem_la_wdata[7]
.sym 20032 soc.cpu.is_slti_blt_slt_SB_LUT4_I1_O_SB_LUT4_O_I0[1]
.sym 20033 soc.cpu.is_slti_blt_slt_SB_LUT4_I1_O_SB_LUT4_O_I0[0]
.sym 20034 soc.cpu.is_slti_blt_slt_SB_LUT4_I1_O_SB_LUT4_O_I0[2]
.sym 20035 soc.cpu.is_slti_blt_slt_SB_LUT4_I1_O_SB_LUT4_O_I0[3]
.sym 20037 clk$SB_IO_IN_$glb_clk
.sym 20039 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I1_O[2]
.sym 20042 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I1[1]
.sym 20043 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I1_O[0]
.sym 20044 soc.cpu.reg_sh_SB_DFFE_Q_1_D_SB_LUT4_O_I2[1]
.sym 20046 soc.cpu.mem_la_wdata[4]
.sym 20049 soc.cpu.is_slli_srli_srai
.sym 20050 soc.cpu.instr_sra_SB_LUT4_I0_O[0]
.sym 20052 soc.cpu.count_cycle[0]
.sym 20053 soc.cpu.alu_out_q[2]
.sym 20055 soc.cpu.alu_out_SB_LUT4_O_10_I2_SB_LUT4_O_I3[0]
.sym 20057 soc.cpu.pcpi_rs1[4]
.sym 20058 soc.cpu.alu_out_SB_LUT4_O_10_I2_SB_LUT4_O_I3[0]
.sym 20060 soc.cpu.alu_out_SB_LUT4_O_10_I2_SB_LUT4_O_I3[0]
.sym 20061 soc.cpu.pcpi_rs1[3]
.sym 20063 soc.cpu.instr_or_SB_LUT4_I2_O[2]
.sym 20064 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I0_O[0]
.sym 20065 soc.cpu.pcpi_rs1[11]
.sym 20066 soc.cpu.instr_sra_SB_LUT4_I0_O[0]
.sym 20067 soc.cpu.alu_out_SB_LUT4_O_17_I2_SB_LUT4_O_I3[2]
.sym 20068 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_21_I0_SB_LUT4_O_2_I1[2]
.sym 20069 soc.cpu.instr_or_SB_LUT4_I2_O[3]
.sym 20070 soc.cpu.instr_or_SB_LUT4_I2_O[2]
.sym 20071 soc.cpu.do_waitirq_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_3_I2[0]
.sym 20072 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_23_I0_SB_LUT4_O_2_I1[2]
.sym 20073 soc.cpu.alu_out_q[15]
.sym 20074 soc.cpu.alu_out_SB_LUT4_O_22_I2_SB_LUT4_O_I3[2]
.sym 20080 soc.cpu.alu_out_SB_LUT4_O_2_I1[3]
.sym 20081 soc.cpu.alu_out_SB_LUT4_O_10_I2_SB_LUT4_O_I3[2]
.sym 20083 soc.cpu.alu_out_SB_LUT4_O_8_I1[1]
.sym 20084 soc.cpu.alu_out_SB_LUT4_O_24_I2[3]
.sym 20085 soc.cpu.pcpi_rs1[29]
.sym 20086 soc.cpu.alu_out_SB_LUT4_O_8_I1[3]
.sym 20087 soc.cpu.instr_or_SB_LUT4_I2_O[3]
.sym 20088 soc.cpu.alu_out_SB_LUT4_O_30_I2_SB_LUT4_O_I3[1]
.sym 20089 soc.cpu.alu_out_SB_LUT4_O_8_I1[2]
.sym 20092 soc.cpu.alu_out_SB_LUT4_O_22_I2_SB_LUT4_O_I3[1]
.sym 20093 soc.cpu.alu_out_SB_LUT4_O_2_I1[0]
.sym 20094 soc.cpu.alu_out_SB_LUT4_O_24_I2[1]
.sym 20095 soc.cpu.alu_out_SB_LUT4_O_21_I2_SB_LUT4_O_I3[1]
.sym 20096 soc.cpu.mem_la_wdata[7]
.sym 20097 soc.cpu.pcpi_rs2[29]
.sym 20098 soc.cpu.alu_out_SB_LUT4_O_22_I2_SB_LUT4_O_I3[2]
.sym 20099 soc.cpu.alu_out_SB_LUT4_O_10_I2_SB_LUT4_O_I3[1]
.sym 20100 soc.cpu.alu_out_SB_LUT4_O_30_I2_SB_LUT4_O_I3[2]
.sym 20101 soc.cpu.pcpi_rs2[23]
.sym 20102 soc.cpu.instr_or_SB_LUT4_I2_O[2]
.sym 20103 soc.cpu.alu_out_SB_LUT4_O_10_I2_SB_LUT4_O_I3[0]
.sym 20104 soc.cpu.alu_out_SB_LUT4_O_17_I2_SB_LUT4_O_I3[2]
.sym 20105 soc.cpu.alu_out_SB_LUT4_O_24_I2[2]
.sym 20106 soc.cpu.pcpi_rs1[23]
.sym 20108 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_26_I1_SB_LUT4_O_I2[1]
.sym 20109 soc.cpu.alu_out_SB_LUT4_O_17_I2_SB_LUT4_O_I3[1]
.sym 20110 soc.cpu.alu_out_SB_LUT4_O_21_I2_SB_LUT4_O_I3[2]
.sym 20113 soc.cpu.alu_out_SB_LUT4_O_30_I2_SB_LUT4_O_I3[2]
.sym 20114 soc.cpu.alu_out_SB_LUT4_O_30_I2_SB_LUT4_O_I3[1]
.sym 20115 soc.cpu.alu_out_SB_LUT4_O_17_I2_SB_LUT4_O_I3[1]
.sym 20116 soc.cpu.alu_out_SB_LUT4_O_17_I2_SB_LUT4_O_I3[2]
.sym 20119 soc.cpu.alu_out_SB_LUT4_O_10_I2_SB_LUT4_O_I3[2]
.sym 20120 soc.cpu.alu_out_SB_LUT4_O_2_I1[3]
.sym 20121 soc.cpu.alu_out_SB_LUT4_O_10_I2_SB_LUT4_O_I3[1]
.sym 20122 soc.cpu.alu_out_SB_LUT4_O_2_I1[0]
.sym 20125 soc.cpu.alu_out_SB_LUT4_O_24_I2[3]
.sym 20126 soc.cpu.alu_out_SB_LUT4_O_24_I2[1]
.sym 20127 soc.cpu.alu_out_SB_LUT4_O_24_I2[2]
.sym 20128 soc.cpu.alu_out_SB_LUT4_O_10_I2_SB_LUT4_O_I3[0]
.sym 20131 soc.cpu.pcpi_rs1[23]
.sym 20133 soc.cpu.pcpi_rs2[23]
.sym 20137 soc.cpu.instr_or_SB_LUT4_I2_O[2]
.sym 20138 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_26_I1_SB_LUT4_O_I2[1]
.sym 20139 soc.cpu.mem_la_wdata[7]
.sym 20140 soc.cpu.instr_or_SB_LUT4_I2_O[3]
.sym 20143 soc.cpu.pcpi_rs2[29]
.sym 20145 soc.cpu.pcpi_rs1[29]
.sym 20149 soc.cpu.alu_out_SB_LUT4_O_22_I2_SB_LUT4_O_I3[2]
.sym 20150 soc.cpu.alu_out_SB_LUT4_O_22_I2_SB_LUT4_O_I3[1]
.sym 20151 soc.cpu.alu_out_SB_LUT4_O_21_I2_SB_LUT4_O_I3[1]
.sym 20152 soc.cpu.alu_out_SB_LUT4_O_21_I2_SB_LUT4_O_I3[2]
.sym 20155 soc.cpu.alu_out_SB_LUT4_O_8_I1[1]
.sym 20156 soc.cpu.alu_out_SB_LUT4_O_8_I1[3]
.sym 20157 soc.cpu.alu_out_SB_LUT4_O_24_I2[1]
.sym 20158 soc.cpu.alu_out_SB_LUT4_O_8_I1[2]
.sym 20160 clk$SB_IO_IN_$glb_clk
.sym 20162 soc.cpu.alu_out_SB_LUT4_O_17_I2_SB_LUT4_O_I3[2]
.sym 20163 soc.cpu.reg_sh_SB_DFF_Q_1_D_SB_LUT4_O_I1[1]
.sym 20164 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_1_I1[3]
.sym 20165 soc.cpu.reg_sh_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 20166 soc.cpu.alu_out_SB_LUT4_O_30_I2_SB_LUT4_O_I3[2]
.sym 20167 soc.cpu.reg_sh_SB_DFF_Q_D_SB_LUT4_O_I1[1]
.sym 20168 soc.cpu.alu_out_SB_LUT4_O_21_I2_SB_LUT4_O_I3[2]
.sym 20169 soc.cpu.mem_la_wdata[3]
.sym 20172 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 20173 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_11_I1_SB_LUT4_O_1_I2[1]
.sym 20175 soc.cpu.alu_out_SB_LUT4_O_10_I2_SB_LUT4_O_I3[2]
.sym 20178 soc.cpu.irq_mask[0]
.sym 20180 soc.cpu.alu_out_q[7]
.sym 20181 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_1_I1[1]
.sym 20185 soc.cpu.is_slli_srli_srai
.sym 20186 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 20187 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 20188 soc.cpu.cpuregs_rs1[2]
.sym 20189 soc.cpu.alu_out_SB_LUT4_O_8_I1[1]
.sym 20190 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_14_I0[3]
.sym 20191 soc.cpu.alu_out_SB_LUT4_O_21_I2_SB_LUT4_O_I3[2]
.sym 20192 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_22_I0_SB_LUT4_O_2_I1[2]
.sym 20193 soc.cpu.cpuregs.regs.0.0.0_RDATA_15_SB_LUT4_I0_O[1]
.sym 20194 soc.cpu.decoded_imm[2]
.sym 20195 soc.cpu.alu_out_SB_LUT4_O_17_I2_SB_LUT4_O_I3[2]
.sym 20196 soc.cpu.alu_out_SB_LUT4_O_17_I2_SB_LUT4_O_I3[1]
.sym 20197 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 20203 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_21_I0_SB_LUT4_O_2_I1[1]
.sym 20204 soc.cpu.alu_out_SB_LUT4_O_13_I2[2]
.sym 20205 soc.cpu.alu_out_SB_LUT4_O_13_I2[3]
.sym 20206 soc.cpu.pcpi_rs1[20]
.sym 20207 soc.cpu.alu_out_SB_LUT4_O_13_I2[1]
.sym 20208 soc.cpu.cpu_state[4]
.sym 20209 soc.cpu.instr_or_SB_LUT4_I2_O[3]
.sym 20210 soc.cpu.pcpi_rs1[8]
.sym 20212 soc.cpu.alu_out_SB_LUT4_O_23_I2[1]
.sym 20213 soc.cpu.pcpi_rs1[8]
.sym 20215 soc.cpu.alu_out_SB_LUT4_O_11_I2[2]
.sym 20217 soc.cpu.instr_or_SB_LUT4_I2_O[3]
.sym 20218 soc.cpu.alu_out_SB_LUT4_O_11_I2[1]
.sym 20220 soc.cpu.pcpi_rs2[20]
.sym 20221 soc.cpu.pcpi_rs2[18]
.sym 20223 soc.cpu.alu_out_SB_LUT4_O_23_I2[3]
.sym 20224 soc.cpu.instr_or_SB_LUT4_I2_O[2]
.sym 20227 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D[0]
.sym 20228 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_21_I0_SB_LUT4_O_2_I1[2]
.sym 20229 soc.cpu.alu_out_SB_LUT4_O_10_I2_SB_LUT4_O_I3[0]
.sym 20230 soc.cpu.pcpi_rs1[18]
.sym 20231 soc.cpu.mem_la_wdata_SB_LUT4_O_7_I3[1]
.sym 20232 soc.cpu.instr_or_SB_LUT4_I2_O[2]
.sym 20233 soc.cpu.alu_out_SB_LUT4_O_23_I2[2]
.sym 20234 soc.cpu.alu_out_SB_LUT4_O_11_I2[3]
.sym 20236 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_21_I0_SB_LUT4_O_2_I1[2]
.sym 20237 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D[0]
.sym 20238 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_21_I0_SB_LUT4_O_2_I1[1]
.sym 20239 soc.cpu.cpu_state[4]
.sym 20242 soc.cpu.pcpi_rs1[8]
.sym 20244 soc.cpu.mem_la_wdata_SB_LUT4_O_7_I3[1]
.sym 20248 soc.cpu.pcpi_rs2[18]
.sym 20249 soc.cpu.instr_or_SB_LUT4_I2_O[2]
.sym 20250 soc.cpu.pcpi_rs1[18]
.sym 20251 soc.cpu.instr_or_SB_LUT4_I2_O[3]
.sym 20254 soc.cpu.alu_out_SB_LUT4_O_10_I2_SB_LUT4_O_I3[0]
.sym 20255 soc.cpu.alu_out_SB_LUT4_O_11_I2[3]
.sym 20256 soc.cpu.alu_out_SB_LUT4_O_11_I2[2]
.sym 20257 soc.cpu.alu_out_SB_LUT4_O_11_I2[1]
.sym 20260 soc.cpu.instr_or_SB_LUT4_I2_O[3]
.sym 20261 soc.cpu.mem_la_wdata_SB_LUT4_O_7_I3[1]
.sym 20262 soc.cpu.instr_or_SB_LUT4_I2_O[2]
.sym 20263 soc.cpu.pcpi_rs1[8]
.sym 20266 soc.cpu.alu_out_SB_LUT4_O_23_I2[2]
.sym 20267 soc.cpu.alu_out_SB_LUT4_O_23_I2[3]
.sym 20268 soc.cpu.alu_out_SB_LUT4_O_10_I2_SB_LUT4_O_I3[0]
.sym 20269 soc.cpu.alu_out_SB_LUT4_O_23_I2[1]
.sym 20272 soc.cpu.alu_out_SB_LUT4_O_13_I2[3]
.sym 20273 soc.cpu.alu_out_SB_LUT4_O_13_I2[2]
.sym 20274 soc.cpu.alu_out_SB_LUT4_O_13_I2[1]
.sym 20275 soc.cpu.alu_out_SB_LUT4_O_10_I2_SB_LUT4_O_I3[0]
.sym 20278 soc.cpu.pcpi_rs1[20]
.sym 20279 soc.cpu.instr_or_SB_LUT4_I2_O[3]
.sym 20280 soc.cpu.pcpi_rs2[20]
.sym 20281 soc.cpu.instr_or_SB_LUT4_I2_O[2]
.sym 20283 clk$SB_IO_IN_$glb_clk
.sym 20285 soc.cpu.cpuregs.regs.0.0.0_RDATA_11_SB_LUT4_I0_O[1]
.sym 20286 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_15_I0_SB_LUT4_O_2_I1[1]
.sym 20287 soc.cpu.timer[15]
.sym 20288 soc.cpu.alu_out_SB_LUT4_O_2_I2[3]
.sym 20289 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_18_I0_SB_LUT4_O_2_I1[1]
.sym 20290 soc.cpu.cpuregs.wdata_SB_LUT4_O_31_I2_SB_LUT4_O_I3[3]
.sym 20291 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 20292 soc.cpu.cpuregs.regs.0.0.0_RDATA_12_SB_LUT4_I0_O[1]
.sym 20295 soc.cpu.pcpi_rs2[20]
.sym 20296 soc.cpu.pcpi_rs2[30]
.sym 20297 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_10_I2_SB_LUT4_O_I2[1]
.sym 20298 soc.cpu.alu_out_SB_LUT4_O_21_I2_SB_LUT4_O_I3[2]
.sym 20300 soc.cpu.pcpi_rs1[20]
.sym 20304 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_10_I2_SB_LUT4_O_I2[1]
.sym 20305 soc.cpu.pcpi_rs2[25]
.sym 20306 soc.cpu.reg_sh_SB_DFF_Q_1_D_SB_LUT4_O_I1[1]
.sym 20307 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_21_I0_SB_LUT4_O_2_I1[1]
.sym 20308 soc.cpu.decoded_imm[14]
.sym 20309 soc.cpu.cpuregs_rs1[1]
.sym 20310 soc.cpu.reg_pc[15]
.sym 20311 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_27_I1_SB_LUT4_O_2_I1[2]
.sym 20312 soc.cpu.alu_out_q[20]
.sym 20313 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D[0]
.sym 20314 soc.cpu.decoded_imm[3]
.sym 20315 soc.cpu.cpuregs.regs.0.0.0_RDATA_14_SB_LUT4_I0_O[1]
.sym 20316 soc.cpu.alu_out_SB_LUT4_O_18_I2_SB_LUT4_O_I3[2]
.sym 20317 soc.cpu.is_slli_srli_srai
.sym 20318 soc.cpu.latched_compr
.sym 20319 soc.cpu.mem_la_wdata[5]
.sym 20320 soc.cpu.pcpi_rs2[29]
.sym 20327 soc.cpu.alu_out_SB_LUT4_O_6_I1[1]
.sym 20328 soc.cpu.alu_out_SB_LUT4_O_2_I1[0]
.sym 20330 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_15_I0_SB_LUT4_O_2_I1[2]
.sym 20331 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D[0]
.sym 20332 soc.cpu.pcpi_rs1[30]
.sym 20333 soc.cpu.alu_out_SB_LUT4_O_2_I2[2]
.sym 20334 soc.cpu.alu_out_SB_LUT4_O_10_I2_SB_LUT4_O_I3[0]
.sym 20335 soc.cpu.alu_out_SB_LUT4_O_23_I2[1]
.sym 20336 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_9_I2_SB_LUT4_O_I2[0]
.sym 20337 soc.cpu.instr_or_SB_LUT4_I2_O[3]
.sym 20338 soc.cpu.alu_out_SB_LUT4_O_13_I2[1]
.sym 20339 soc.cpu.pcpi_rs2[28]
.sym 20340 soc.cpu.cpu_state[4]
.sym 20341 soc.cpu.alu_out_SB_LUT4_O_1_I2[2]
.sym 20344 soc.cpu.alu_out_SB_LUT4_O_3_I2[1]
.sym 20346 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_18_I0_SB_LUT4_O_2_I1[1]
.sym 20348 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_18_I0_SB_LUT4_O_2_I1[2]
.sym 20349 soc.cpu.pcpi_rs2[30]
.sym 20350 soc.cpu.alu_out_SB_LUT4_O_1_I1[1]
.sym 20351 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_15_I0_SB_LUT4_O_2_I1[1]
.sym 20352 soc.cpu.instr_or_SB_LUT4_I2_O[2]
.sym 20353 soc.cpu.alu_out_SB_LUT4_O_2_I2[3]
.sym 20355 soc.cpu.alu_out_SB_LUT4_O_1_I2[3]
.sym 20356 soc.cpu.pcpi_rs1[18]
.sym 20357 soc.cpu.pcpi_rs2[18]
.sym 20359 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_15_I0_SB_LUT4_O_2_I1[1]
.sym 20360 soc.cpu.cpu_state[4]
.sym 20361 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_15_I0_SB_LUT4_O_2_I1[2]
.sym 20362 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D[0]
.sym 20365 soc.cpu.alu_out_SB_LUT4_O_6_I1[1]
.sym 20366 soc.cpu.alu_out_SB_LUT4_O_3_I2[1]
.sym 20367 soc.cpu.alu_out_SB_LUT4_O_13_I2[1]
.sym 20368 soc.cpu.alu_out_SB_LUT4_O_23_I2[1]
.sym 20373 soc.cpu.pcpi_rs2[28]
.sym 20374 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_9_I2_SB_LUT4_O_I2[0]
.sym 20377 soc.cpu.alu_out_SB_LUT4_O_10_I2_SB_LUT4_O_I3[0]
.sym 20378 soc.cpu.alu_out_SB_LUT4_O_1_I2[2]
.sym 20379 soc.cpu.alu_out_SB_LUT4_O_1_I1[1]
.sym 20380 soc.cpu.alu_out_SB_LUT4_O_1_I2[3]
.sym 20383 soc.cpu.pcpi_rs2[18]
.sym 20386 soc.cpu.pcpi_rs1[18]
.sym 20389 soc.cpu.instr_or_SB_LUT4_I2_O[2]
.sym 20390 soc.cpu.pcpi_rs1[30]
.sym 20391 soc.cpu.pcpi_rs2[30]
.sym 20392 soc.cpu.instr_or_SB_LUT4_I2_O[3]
.sym 20395 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_18_I0_SB_LUT4_O_2_I1[1]
.sym 20396 soc.cpu.cpu_state[4]
.sym 20397 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_18_I0_SB_LUT4_O_2_I1[2]
.sym 20398 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D[0]
.sym 20401 soc.cpu.alu_out_SB_LUT4_O_10_I2_SB_LUT4_O_I3[0]
.sym 20402 soc.cpu.alu_out_SB_LUT4_O_2_I1[0]
.sym 20403 soc.cpu.alu_out_SB_LUT4_O_2_I2[2]
.sym 20404 soc.cpu.alu_out_SB_LUT4_O_2_I2[3]
.sym 20406 clk$SB_IO_IN_$glb_clk
.sym 20408 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_14_I0_SB_LUT4_O_2_I1[1]
.sym 20409 soc.cpu.cpuregs.regs.0.0.0_RDATA_14_SB_LUT4_I0_O[1]
.sym 20410 soc.cpu.cpuregs_rs1[4]
.sym 20411 soc.cpu.cpuregs.regs.0.0.0_RDATA_15_SB_LUT4_I0_O[1]
.sym 20412 soc.cpu.cpuregs_rs1[0]
.sym 20413 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_16_I0_SB_LUT4_O_2_I1[1]
.sym 20414 soc.cpu.cpuregs_rs1[1]
.sym 20415 soc.cpu.cpuregs.regs.0.0.0_RDATA_15[1]
.sym 20418 soc.cpu.pcpi_rs2[23]
.sym 20422 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_9_I2_SB_LUT4_O_I2[0]
.sym 20423 soc.cpu.cpuregs.regs.0.0.0_RDATA[2]
.sym 20425 soc.cpu.count_cycle[35]
.sym 20426 soc.cpu.instr_or_SB_LUT4_I2_O[3]
.sym 20428 soc.cpu.pcpi_rs1[30]
.sym 20432 soc.cpu.cpuregs_rs1[14]
.sym 20433 soc.cpu.pcpi_rs1[29]
.sym 20434 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_28_I1_SB_LUT4_O_2_I1[2]
.sym 20435 soc.cpu.alu_out_q[30]
.sym 20436 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_4_I0_SB_LUT4_O_1_I3[0]
.sym 20437 soc.cpu.instr_timer_SB_LUT4_I3_O[0]
.sym 20438 soc.cpu.cpuregs_rs1[9]
.sym 20439 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_19_I0_SB_LUT4_O_2_I1[1]
.sym 20440 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_26_I1_SB_LUT4_O_I2[1]
.sym 20441 soc.cpu.mem_la_wdata_SB_LUT4_O_4_I3[1]
.sym 20442 soc.cpu.pcpi_rs1[23]
.sym 20443 soc.cpu.pcpi_rs1[2]
.sym 20449 soc.cpu.alu_out_SB_LUT4_O_6_I2[3]
.sym 20450 soc.cpu.alu_out_SB_LUT4_O_6_I1[1]
.sym 20451 soc.cpu.alu_out_SB_LUT4_O_10_I2_SB_LUT4_O_I3[0]
.sym 20452 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_14_I0_SB_LUT4_O_2_I1[2]
.sym 20453 soc.cpu.reg_pc[1]
.sym 20456 soc.cpu.alu_out_SB_LUT4_O_10_I2_SB_LUT4_O_I3[0]
.sym 20457 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 20458 soc.cpu.cpu_state[4]
.sym 20459 soc.cpu.alu_out_SB_LUT4_O_8_I1[1]
.sym 20460 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_28_I1_SB_LUT4_O_2_I1[2]
.sym 20463 soc.cpu.alu_out_SB_LUT4_O_8_I2[3]
.sym 20464 soc.cpu.alu_out_SB_LUT4_O_8_I2[2]
.sym 20465 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_14_I0_SB_LUT4_O_2_I1[1]
.sym 20466 soc.cpu.pcpi_rs2[25]
.sym 20468 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_11_I1_SB_LUT4_O_1_I2[1]
.sym 20470 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_16_I0_SB_LUT4_O_2_I1[1]
.sym 20471 soc.cpu.instr_or_SB_LUT4_I2_O[3]
.sym 20473 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D[0]
.sym 20474 soc.cpu.instr_or_SB_LUT4_I2_O[2]
.sym 20476 soc.cpu.is_lui_auipc_jal
.sym 20477 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_28_I1_SB_LUT4_O_2_I1[1]
.sym 20478 soc.cpu.alu_out_SB_LUT4_O_6_I2[2]
.sym 20479 soc.cpu.cpuregs_rs1[1]
.sym 20480 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_16_I0_SB_LUT4_O_2_I1[2]
.sym 20482 soc.cpu.instr_or_SB_LUT4_I2_O[2]
.sym 20483 soc.cpu.pcpi_rs2[25]
.sym 20484 soc.cpu.instr_or_SB_LUT4_I2_O[3]
.sym 20485 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_11_I1_SB_LUT4_O_1_I2[1]
.sym 20488 soc.cpu.pcpi_rs2[25]
.sym 20490 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_11_I1_SB_LUT4_O_1_I2[1]
.sym 20494 soc.cpu.cpu_state[4]
.sym 20495 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D[0]
.sym 20496 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_14_I0_SB_LUT4_O_2_I1[1]
.sym 20497 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_14_I0_SB_LUT4_O_2_I1[2]
.sym 20500 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D[0]
.sym 20501 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_28_I1_SB_LUT4_O_2_I1[2]
.sym 20502 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_28_I1_SB_LUT4_O_2_I1[1]
.sym 20503 soc.cpu.cpu_state[4]
.sym 20506 soc.cpu.is_lui_auipc_jal
.sym 20507 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 20508 soc.cpu.reg_pc[1]
.sym 20509 soc.cpu.cpuregs_rs1[1]
.sym 20512 soc.cpu.alu_out_SB_LUT4_O_6_I1[1]
.sym 20513 soc.cpu.alu_out_SB_LUT4_O_6_I2[3]
.sym 20514 soc.cpu.alu_out_SB_LUT4_O_10_I2_SB_LUT4_O_I3[0]
.sym 20515 soc.cpu.alu_out_SB_LUT4_O_6_I2[2]
.sym 20518 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_16_I0_SB_LUT4_O_2_I1[2]
.sym 20519 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D[0]
.sym 20520 soc.cpu.cpu_state[4]
.sym 20521 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_16_I0_SB_LUT4_O_2_I1[1]
.sym 20524 soc.cpu.alu_out_SB_LUT4_O_8_I2[3]
.sym 20525 soc.cpu.alu_out_SB_LUT4_O_10_I2_SB_LUT4_O_I3[0]
.sym 20526 soc.cpu.alu_out_SB_LUT4_O_8_I1[1]
.sym 20527 soc.cpu.alu_out_SB_LUT4_O_8_I2[2]
.sym 20529 clk$SB_IO_IN_$glb_clk
.sym 20531 soc.cpu.timer[12]
.sym 20532 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_17_I0_SB_LUT4_O_2_I1[1]
.sym 20533 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2[2]
.sym 20534 soc.cpu.cpuregs_wrdata[0]
.sym 20535 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_20_I0_SB_LUT4_O_2_I1[1]
.sym 20536 soc.cpu.cpuregs.wdata_SB_LUT4_O_31_I2[3]
.sym 20537 soc.cpu.cpuregs_rs1[14]
.sym 20538 soc.cpu.cpuregs.regs.0.0.0_RDATA_1_SB_LUT4_I0_O[1]
.sym 20541 soc.cpu.resetn_SB_LUT4_I3_O
.sym 20542 soc.cpu.pcpi_rs2[16]
.sym 20544 iomem_addr[8]
.sym 20546 soc.cpu.cpuregs.regs.0.0.0_RDATA[2]
.sym 20547 soc.cpu.alu_out_SB_LUT4_O_10_I2_SB_LUT4_O_I3[0]
.sym 20548 soc.cpu.cpuregs.regs.0.0.0_RDATA_15[1]
.sym 20549 soc.cpu.reg_pc[1]
.sym 20552 soc.cpu.alu_out_SB_LUT4_O_10_I2_SB_LUT4_O_I3[0]
.sym 20554 soc.cpu.cpuregs_rs1[4]
.sym 20555 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_21_I0_SB_LUT4_O_2_I1[2]
.sym 20556 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_23_I0_SB_LUT4_O_2_I1[2]
.sym 20557 soc.cpu.is_sll_srl_sra_SB_LUT4_I1_O_SB_LUT4_I1_I0_SB_LUT4_I2_O[2]
.sym 20558 soc.cpu.instr_sra_SB_LUT4_I0_O[0]
.sym 20559 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_19_I0_SB_LUT4_O_2_I1[2]
.sym 20560 soc.cpu.instr_or_SB_LUT4_I2_O[3]
.sym 20561 soc.cpu.alu_out_SB_LUT4_O_22_I2_SB_LUT4_O_I3[2]
.sym 20562 soc.cpu.alu_out_q[25]
.sym 20563 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_17_I0_SB_LUT4_O_2_I1[2]
.sym 20564 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I0_O[0]
.sym 20565 soc.cpu.pcpi_rs1[11]
.sym 20566 soc.cpu.instr_or_SB_LUT4_I2_O[2]
.sym 20574 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_17_I0_SB_LUT4_O_2_I1[2]
.sym 20576 soc.cpu.instr_or_SB_LUT4_I2_O[3]
.sym 20577 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_19_I0_SB_LUT4_O_2_I1[2]
.sym 20579 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D[0]
.sym 20580 soc.cpu.decoded_imm[5]
.sym 20583 soc.cpu.is_sll_srl_sra_SB_LUT4_I1_O_SB_LUT4_I1_I0_SB_LUT4_I2_O[2]
.sym 20586 soc.cpu.latched_stalu
.sym 20589 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_17_I0_SB_LUT4_O_2_I1[1]
.sym 20590 soc.cpu.alu_out_q[0]
.sym 20591 soc.cpu.cpuregs.regs.0.0.0_RDATA_8_SB_LUT4_I0_O[1]
.sym 20592 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_20_I0_SB_LUT4_O_2_I1[1]
.sym 20593 soc.cpu.pcpi_rs2[23]
.sym 20594 soc.cpu.instr_or_SB_LUT4_I2_O[2]
.sym 20595 soc.cpu.cpuregs.regs.0.0.0_RDATA_10_SB_LUT4_I1_O[1]
.sym 20596 soc.cpu.decoded_imm[7]
.sym 20597 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 20598 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_20_I0_SB_LUT4_O_2_I1[2]
.sym 20599 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_19_I0_SB_LUT4_O_2_I1[1]
.sym 20600 soc.cpu.reg_out[0]
.sym 20601 soc.cpu.latched_store_SB_LUT4_I3_O[0]
.sym 20602 soc.cpu.pcpi_rs1[23]
.sym 20603 soc.cpu.cpu_state[4]
.sym 20605 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 20606 soc.cpu.cpuregs.regs.0.0.0_RDATA_8_SB_LUT4_I0_O[1]
.sym 20608 soc.cpu.decoded_imm[7]
.sym 20611 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D[0]
.sym 20612 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_17_I0_SB_LUT4_O_2_I1[2]
.sym 20613 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_17_I0_SB_LUT4_O_2_I1[1]
.sym 20614 soc.cpu.cpu_state[4]
.sym 20617 soc.cpu.alu_out_q[0]
.sym 20618 soc.cpu.latched_stalu
.sym 20619 soc.cpu.latched_store_SB_LUT4_I3_O[0]
.sym 20620 soc.cpu.reg_out[0]
.sym 20623 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D[0]
.sym 20624 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_19_I0_SB_LUT4_O_2_I1[1]
.sym 20625 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_19_I0_SB_LUT4_O_2_I1[2]
.sym 20626 soc.cpu.cpu_state[4]
.sym 20635 soc.cpu.decoded_imm[5]
.sym 20637 soc.cpu.cpuregs.regs.0.0.0_RDATA_10_SB_LUT4_I1_O[1]
.sym 20638 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 20641 soc.cpu.instr_or_SB_LUT4_I2_O[2]
.sym 20642 soc.cpu.pcpi_rs2[23]
.sym 20643 soc.cpu.instr_or_SB_LUT4_I2_O[3]
.sym 20644 soc.cpu.pcpi_rs1[23]
.sym 20647 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D[0]
.sym 20648 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_20_I0_SB_LUT4_O_2_I1[1]
.sym 20649 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_20_I0_SB_LUT4_O_2_I1[2]
.sym 20650 soc.cpu.cpu_state[4]
.sym 20651 soc.cpu.is_sll_srl_sra_SB_LUT4_I1_O_SB_LUT4_I1_I0_SB_LUT4_I2_O[2]
.sym 20652 clk$SB_IO_IN_$glb_clk
.sym 20654 soc.cpu.cpuregs_rs1[11]
.sym 20655 soc.cpu.alu_out_SB_LUT4_O_22_I2_SB_LUT4_O_I3[2]
.sym 20656 soc.cpu.alu_out_SB_LUT4_O_16_I2_SB_LUT4_O_I3[2]
.sym 20657 soc.cpu.cpuregs.regs.0.0.0_RDATA_8_SB_LUT4_I0_O[1]
.sym 20658 soc.cpu.cpuregs_rs1[7]
.sym 20659 soc.cpu.cpuregs_rs1[12]
.sym 20660 soc.cpu.mem_la_wdata[6]
.sym 20661 soc.cpu.mem_la_wdata_SB_LUT4_O_3_I3[1]
.sym 20664 soc.cpu.decoded_imm[11]
.sym 20665 soc.cpu.decoded_imm[22]
.sym 20666 soc.cpu.decoded_imm[5]
.sym 20667 soc.cpu.cpuregs_rs1[14]
.sym 20670 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[14]
.sym 20671 soc.cpu.latched_branch_SB_LUT4_I2_I1[3]
.sym 20672 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[0]
.sym 20673 soc.cpu.timer[12]
.sym 20677 soc.cpu.latched_branch_SB_LUT4_I2_I1[3]
.sym 20678 soc.cpu.cpuregs.regs.0.0.0_RDATA_1[1]
.sym 20679 soc.cpu.cpuregs.regs.0.0.0_RDATA_6_SB_LUT4_I0_O[1]
.sym 20680 soc.cpu.cpuregs_rs1[2]
.sym 20681 soc.cpu.cpuregs.regs.0.0.0_RDATA_10_SB_LUT4_I1_O[1]
.sym 20682 soc.cpu.decoded_imm[7]
.sym 20683 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 20684 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_22_I0_SB_LUT4_O_2_I1[2]
.sym 20685 soc.cpu.decoded_imm[2]
.sym 20687 soc.cpu.reg_pc[12]
.sym 20688 soc.cpu.alu_out_SB_LUT4_O_17_I2_SB_LUT4_O_I3[1]
.sym 20689 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 20695 soc.cpu.alu_out_SB_LUT4_O_30_I2_SB_LUT4_O_I3[1]
.sym 20697 soc.cpu.pcpi_rs1[5]
.sym 20698 soc.cpu.decoded_imm[1]
.sym 20700 soc.cpu.decoded_imm[7]
.sym 20703 soc.cpu.decoded_imm[4]
.sym 20705 soc.cpu.decoded_imm[6]
.sym 20708 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_4_I0_SB_LUT4_O_1_I3[0]
.sym 20709 soc.cpu.decoded_imm[2]
.sym 20711 soc.cpu.pcpi_rs1[3]
.sym 20713 soc.cpu.pcpi_rs1[2]
.sym 20714 soc.cpu.decoded_imm[0]
.sym 20715 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_26_I1_SB_LUT4_O_I2[1]
.sym 20720 soc.cpu.pcpi_rs1[4]
.sym 20721 soc.cpu.decoded_imm[5]
.sym 20723 soc.cpu.decoded_imm[3]
.sym 20724 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I0_O[0]
.sym 20727 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3[1]
.sym 20729 soc.cpu.decoded_imm[0]
.sym 20730 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I0_O[0]
.sym 20733 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2]
.sym 20735 soc.cpu.alu_out_SB_LUT4_O_30_I2_SB_LUT4_O_I3[1]
.sym 20736 soc.cpu.decoded_imm[1]
.sym 20737 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3[1]
.sym 20739 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3[3]
.sym 20741 soc.cpu.decoded_imm[2]
.sym 20742 soc.cpu.pcpi_rs1[2]
.sym 20743 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2]
.sym 20745 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3[4]
.sym 20747 soc.cpu.pcpi_rs1[3]
.sym 20748 soc.cpu.decoded_imm[3]
.sym 20749 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3[3]
.sym 20751 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3[5]
.sym 20753 soc.cpu.decoded_imm[4]
.sym 20754 soc.cpu.pcpi_rs1[4]
.sym 20755 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3[4]
.sym 20757 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3[6]
.sym 20759 soc.cpu.pcpi_rs1[5]
.sym 20760 soc.cpu.decoded_imm[5]
.sym 20761 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3[5]
.sym 20763 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3[7]
.sym 20765 soc.cpu.decoded_imm[6]
.sym 20766 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_4_I0_SB_LUT4_O_1_I3[0]
.sym 20767 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3[6]
.sym 20769 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3[8]
.sym 20771 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_26_I1_SB_LUT4_O_I2[1]
.sym 20772 soc.cpu.decoded_imm[7]
.sym 20773 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3[7]
.sym 20777 soc.cpu.cpuregs.regs.0.0.0_RDATA_14[1]
.sym 20778 soc.cpu.cpuregs.regs.0.0.0_RDATA_3_SB_LUT4_I0_O[1]
.sym 20779 soc.cpu.cpuregs.regs.0.0.0_RDATA_3[1]
.sym 20780 soc.cpu.cpuregs.regs.0.0.0_RDATA_13_SB_LUT4_I0_O[1]
.sym 20781 soc.cpu.cpuregs.regs.0.0.0_RDATA_8[1]
.sym 20782 soc.cpu.cpuregs.regs.0.0.0_RDATA_4[1]
.sym 20783 soc.cpu.cpuregs.regs.0.0.0_RDATA_1[1]
.sym 20784 soc.cpu.cpuregs_rs1[2]
.sym 20786 soc.cpu.cpuregs_rs1[12]
.sym 20787 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_4_I0_SB_LUT4_O_2_I1[2]
.sym 20788 soc.cpu.cpuregs.regs.1.0.0_RDATA_7_SB_LUT4_I0_O[1]
.sym 20790 soc.cpu.mem_la_wdata[6]
.sym 20792 soc.cpu.decoded_imm[1]
.sym 20793 soc.cpu.decoded_imm[6]
.sym 20794 soc.cpu.pcpi_rs1[20]
.sym 20795 soc.cpu.reg_next_pc[0]
.sym 20798 soc.cpu.latched_stalu
.sym 20799 soc.cpu.decoded_imm[6]
.sym 20800 soc.cpu.alu_out_SB_LUT4_O_29_I1[1]
.sym 20801 soc.cpu.cpuregs.regs.0.0.0_RDATA_SB_LUT4_I0_O[1]
.sym 20802 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_27_I1_SB_LUT4_O_2_I1[2]
.sym 20803 soc.cpu.cpuregs.regs.0.0.0_RDATA_9_SB_LUT4_I0_O[1]
.sym 20804 soc.cpu.pcpi_rs2[29]
.sym 20805 soc.cpu.latched_compr
.sym 20806 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_10_I2_SB_LUT4_O_I2[1]
.sym 20807 soc.cpu.instr_timer_SB_LUT4_I3_O[3]
.sym 20808 soc.cpu.alu_out_SB_LUT4_O_18_I2_SB_LUT4_O_I3[2]
.sym 20809 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D[0]
.sym 20810 soc.cpu.decoded_imm[12]
.sym 20811 soc.cpu.latched_stalu
.sym 20812 soc.cpu.decoded_imm[18]
.sym 20813 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3[8]
.sym 20821 soc.cpu.pcpi_rs1[12]
.sym 20822 soc.cpu.decoded_imm[10]
.sym 20824 soc.cpu.decoded_imm[14]
.sym 20827 soc.cpu.pcpi_rs1[8]
.sym 20828 soc.cpu.decoded_imm[9]
.sym 20829 soc.cpu.alu_out_SB_LUT4_O_22_I2_SB_LUT4_O_I3[1]
.sym 20830 soc.cpu.alu_out_SB_LUT4_O_21_I2_SB_LUT4_O_I3[1]
.sym 20834 soc.cpu.decoded_imm[12]
.sym 20837 soc.cpu.pcpi_rs1[11]
.sym 20838 soc.cpu.decoded_imm[13]
.sym 20839 soc.cpu.decoded_imm[8]
.sym 20842 soc.cpu.alu_out_SB_LUT4_O_18_I2_SB_LUT4_O_I3[1]
.sym 20844 soc.cpu.decoded_imm[15]
.sym 20845 soc.cpu.alu_out_SB_LUT4_O_16_I2_SB_LUT4_O_I3[1]
.sym 20847 soc.cpu.decoded_imm[11]
.sym 20848 soc.cpu.alu_out_SB_LUT4_O_17_I2_SB_LUT4_O_I3[1]
.sym 20850 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3[9]
.sym 20852 soc.cpu.decoded_imm[8]
.sym 20853 soc.cpu.pcpi_rs1[8]
.sym 20854 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3[8]
.sym 20856 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3[10]
.sym 20858 soc.cpu.alu_out_SB_LUT4_O_22_I2_SB_LUT4_O_I3[1]
.sym 20859 soc.cpu.decoded_imm[9]
.sym 20860 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3[9]
.sym 20862 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3[11]
.sym 20864 soc.cpu.alu_out_SB_LUT4_O_21_I2_SB_LUT4_O_I3[1]
.sym 20865 soc.cpu.decoded_imm[10]
.sym 20866 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3[10]
.sym 20868 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3[12]
.sym 20870 soc.cpu.decoded_imm[11]
.sym 20871 soc.cpu.pcpi_rs1[11]
.sym 20872 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3[11]
.sym 20874 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3[13]
.sym 20876 soc.cpu.pcpi_rs1[12]
.sym 20877 soc.cpu.decoded_imm[12]
.sym 20878 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3[12]
.sym 20880 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3[14]
.sym 20882 soc.cpu.decoded_imm[13]
.sym 20883 soc.cpu.alu_out_SB_LUT4_O_18_I2_SB_LUT4_O_I3[1]
.sym 20884 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3[13]
.sym 20886 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3[15]
.sym 20888 soc.cpu.alu_out_SB_LUT4_O_17_I2_SB_LUT4_O_I3[1]
.sym 20889 soc.cpu.decoded_imm[14]
.sym 20890 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3[14]
.sym 20892 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3[16]
.sym 20894 soc.cpu.alu_out_SB_LUT4_O_16_I2_SB_LUT4_O_I3[1]
.sym 20895 soc.cpu.decoded_imm[15]
.sym 20896 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3[15]
.sym 20900 soc.cpu.cpuregs.regs.0.0.0_RDATA_6_SB_LUT4_I0_O[1]
.sym 20901 soc.cpu.cpuregs.regs.0.0.0_RDATA_10_SB_LUT4_I1_O[1]
.sym 20902 soc.cpu.cpuregs.regs.0.0.0_RDATA_13[1]
.sym 20903 soc.cpu.cpuregs.regs.0.0.0_RDATA_5_SB_LUT4_I0_O[1]
.sym 20904 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I1_O[1]
.sym 20905 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I0[0]
.sym 20906 soc.cpu.cpuregs.regs.0.0.0_RDATA_SB_LUT4_I0_O[1]
.sym 20907 soc.cpu.cpuregs.regs.0.0.0_RDATA_9_SB_LUT4_I0_O[1]
.sym 20910 soc.cpu.decoded_imm[28]
.sym 20911 soc.cpu.instr_or_SB_LUT4_I2_O[3]
.sym 20912 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 20913 soc.cpu.latched_stalu
.sym 20916 flash_io0_oe_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_LUT4_O_I2[0]
.sym 20917 soc.cpu.cpuregs_wrdata[7]
.sym 20918 soc.cpu.decoded_imm[10]
.sym 20920 soc.cpu.decoded_imm[14]
.sym 20923 soc.cpu.alu_out_q[12]
.sym 20924 soc.cpu.decoded_imm[13]
.sym 20925 soc.cpu.decoded_imm[8]
.sym 20926 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_19_I0_SB_LUT4_O_2_I1[1]
.sym 20927 soc.cpu.cpuregs.regs.0.0.0_RDATA_6[1]
.sym 20928 soc.cpu.decoded_imm[21]
.sym 20929 soc.cpu.cpuregs_rs1[9]
.sym 20930 soc.cpu.cpuregs.regs.0.0.0_RDATA_4[1]
.sym 20931 soc.cpu.pcpi_rs1[29]
.sym 20932 soc.cpu.cpuregs.regs.0.0.0_RDATA_9[1]
.sym 20933 soc.cpu.decoded_imm[17]
.sym 20934 soc.cpu.timer[23]
.sym 20935 soc.cpu.pcpi_rs1[23]
.sym 20936 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3[16]
.sym 20943 soc.cpu.alu_out_SB_LUT4_O_12_I2_SB_LUT4_O_I3[1]
.sym 20944 soc.cpu.decoded_imm[17]
.sym 20946 soc.cpu.decoded_imm[21]
.sym 20951 soc.cpu.decoded_imm[23]
.sym 20954 soc.cpu.decoded_imm[20]
.sym 20959 soc.cpu.pcpi_rs1[23]
.sym 20960 soc.cpu.pcpi_rs1[20]
.sym 20961 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I1_SB_LUT4_O_1_I2[1]
.sym 20962 soc.cpu.pcpi_rs1[18]
.sym 20963 soc.cpu.alu_out_SB_LUT4_O_14_I2_SB_LUT4_O_I3[1]
.sym 20964 soc.cpu.decoded_imm[19]
.sym 20966 soc.cpu.alu_out_SB_LUT4_O_10_I2_SB_LUT4_O_I3[1]
.sym 20968 soc.cpu.decoded_imm[22]
.sym 20969 soc.cpu.alu_out_SB_LUT4_O_29_I1[1]
.sym 20971 soc.cpu.decoded_imm[16]
.sym 20972 soc.cpu.decoded_imm[18]
.sym 20973 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3[17]
.sym 20975 soc.cpu.decoded_imm[16]
.sym 20976 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I1_SB_LUT4_O_1_I2[1]
.sym 20977 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3[16]
.sym 20979 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3[18]
.sym 20981 soc.cpu.alu_out_SB_LUT4_O_14_I2_SB_LUT4_O_I3[1]
.sym 20982 soc.cpu.decoded_imm[17]
.sym 20983 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3[17]
.sym 20985 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3[19]
.sym 20987 soc.cpu.pcpi_rs1[18]
.sym 20988 soc.cpu.decoded_imm[18]
.sym 20989 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3[18]
.sym 20991 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3[20]
.sym 20993 soc.cpu.alu_out_SB_LUT4_O_12_I2_SB_LUT4_O_I3[1]
.sym 20994 soc.cpu.decoded_imm[19]
.sym 20995 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3[19]
.sym 20997 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3[21]
.sym 20999 soc.cpu.pcpi_rs1[20]
.sym 21000 soc.cpu.decoded_imm[20]
.sym 21001 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3[20]
.sym 21003 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3[22]
.sym 21005 soc.cpu.alu_out_SB_LUT4_O_10_I2_SB_LUT4_O_I3[1]
.sym 21006 soc.cpu.decoded_imm[21]
.sym 21007 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3[21]
.sym 21009 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3[23]
.sym 21011 soc.cpu.alu_out_SB_LUT4_O_29_I1[1]
.sym 21012 soc.cpu.decoded_imm[22]
.sym 21013 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3[22]
.sym 21015 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3[24]
.sym 21017 soc.cpu.pcpi_rs1[23]
.sym 21018 soc.cpu.decoded_imm[23]
.sym 21019 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3[23]
.sym 21023 soc.cpu.cpuregs_rs1[15]
.sym 21024 soc.cpu.cpuregs.regs.0.0.0_RDATA[1]
.sym 21025 soc.cpu.cpuregs_rs1[13]
.sym 21026 soc.cpu.cpuregs_rs1[8]
.sym 21027 soc.cpu.cpuregs.regs.0.0.0_RDATA_2_SB_LUT4_I0_O[1]
.sym 21028 soc.cpu.cpuregs.regs.0.0.0_RDATA_7[1]
.sym 21029 soc.cpu.cpuregs.regs.0.0.0_RDATA_2[1]
.sym 21030 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_19_I0_SB_LUT4_O_2_I1[1]
.sym 21031 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I0[1]
.sym 21033 soc.cpu.instr_or_SB_LUT4_I2_O[2]
.sym 21035 soc.cpu.cpuregs.regs.0.0.0_RDATA_4[0]
.sym 21036 soc.cpu.instr_rdcycleh
.sym 21038 soc.cpu.count_instr[55]
.sym 21039 soc.cpu.cpuregs_wrdata[6]
.sym 21040 $PACKER_VCC_NET
.sym 21041 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 21042 soc.cpu.count_instr[52]
.sym 21043 soc.cpu.decoded_imm[0]
.sym 21045 soc.cpu.latched_store_SB_LUT4_I3_O[0]
.sym 21046 soc.cpu.cpuregs.regs.0.0.0_RDATA[2]
.sym 21047 soc.cpu.instr_or_SB_LUT4_I2_O[3]
.sym 21048 soc.cpu.cpuregs_wrdata[9]
.sym 21049 soc.cpu.cpuregs.regs.0.0.0_RDATA_5[1]
.sym 21050 soc.cpu.decoded_imm[27]
.sym 21051 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_11_I1_SB_LUT4_O_1_I2[1]
.sym 21052 soc.cpu.reg_out[13]
.sym 21053 soc.cpu.instr_or_SB_LUT4_I2_O[2]
.sym 21054 soc.cpu.latched_store_SB_DFFESS_Q_E
.sym 21055 soc.cpu.cpuregs_rs1[9]
.sym 21056 soc.cpu.latched_store_SB_LUT4_I3_1_O[3]
.sym 21057 soc.cpu.instr_sra_SB_LUT4_I0_O[0]
.sym 21058 soc.cpu.decoded_imm[26]
.sym 21059 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3[24]
.sym 21071 soc.cpu.alu_out_SB_LUT4_O_5_I2_SB_LUT4_O_I3[1]
.sym 21072 soc.cpu.decoded_imm[25]
.sym 21074 soc.cpu.decoded_imm[27]
.sym 21075 soc.cpu.pcpi_rs1[27]
.sym 21077 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_11_I1_SB_LUT4_O_1_I2[1]
.sym 21079 soc.cpu.decoded_imm[29]
.sym 21080 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_9_I2_SB_LUT4_O_I2[0]
.sym 21081 soc.cpu.decoded_imm[30]
.sym 21082 soc.cpu.decoded_imm[26]
.sym 21084 soc.cpu.pcpi_rs1[31]
.sym 21085 soc.cpu.decoded_imm[28]
.sym 21090 soc.cpu.decoded_imm[24]
.sym 21091 soc.cpu.pcpi_rs1[30]
.sym 21092 soc.cpu.pcpi_rs1[29]
.sym 21093 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I2_SB_LUT4_O_I2[0]
.sym 21094 soc.cpu.decoded_imm[31]
.sym 21096 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3[25]
.sym 21098 soc.cpu.decoded_imm[24]
.sym 21099 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I2_SB_LUT4_O_I2[0]
.sym 21100 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3[24]
.sym 21102 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3[26]
.sym 21104 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_11_I1_SB_LUT4_O_1_I2[1]
.sym 21105 soc.cpu.decoded_imm[25]
.sym 21106 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3[25]
.sym 21108 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3[27]
.sym 21110 soc.cpu.alu_out_SB_LUT4_O_5_I2_SB_LUT4_O_I3[1]
.sym 21111 soc.cpu.decoded_imm[26]
.sym 21112 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3[26]
.sym 21114 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3[28]
.sym 21116 soc.cpu.pcpi_rs1[27]
.sym 21117 soc.cpu.decoded_imm[27]
.sym 21118 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3[27]
.sym 21120 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3[29]
.sym 21122 soc.cpu.decoded_imm[28]
.sym 21123 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_9_I2_SB_LUT4_O_I2[0]
.sym 21124 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3[28]
.sym 21126 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3[30]
.sym 21128 soc.cpu.decoded_imm[29]
.sym 21129 soc.cpu.pcpi_rs1[29]
.sym 21130 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3[29]
.sym 21132 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3[31]
.sym 21134 soc.cpu.decoded_imm[30]
.sym 21135 soc.cpu.pcpi_rs1[30]
.sym 21136 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3[30]
.sym 21140 soc.cpu.pcpi_rs1[31]
.sym 21141 soc.cpu.decoded_imm[31]
.sym 21142 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3[31]
.sym 21146 soc.cpu.cpuregs.wdata_SB_LUT4_O_20_I2[2]
.sym 21147 soc.cpu.cpuregs.regs.0.0.0_RDATA_6[1]
.sym 21148 soc.cpu.cpuregs_rs1[9]
.sym 21149 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_1_O_SB_LUT4_O_1_I1[1]
.sym 21150 soc.cpu.latched_store_SB_LUT4_I1_O[0]
.sym 21151 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_18_I3[2]
.sym 21152 soc.cpu.cpuregs_rs1[10]
.sym 21153 soc.cpu.cpuregs.regs.0.0.0_RDATA_5[1]
.sym 21157 soc.cpu.alu_out_SB_LUT4_O_29_I1[2]
.sym 21158 soc.cpu.alu_out_q[23]
.sym 21160 soc.cpu.cpuregs.wen
.sym 21162 soc.cpu.cpu_state[2]
.sym 21163 soc.cpu.cpuregs_wrdata[5]
.sym 21164 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[0]
.sym 21165 soc.cpu.cpuregs_rs1[15]
.sym 21167 soc.cpu.decoded_imm[5]
.sym 21169 soc.cpu.latched_branch_SB_LUT4_I2_I1[3]
.sym 21170 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_6_I0_SB_LUT4_O_2_I1[1]
.sym 21171 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_13_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2[2]
.sym 21173 soc.cpu.decoded_imm[7]
.sym 21174 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_10_I0_SB_LUT4_O_2_I1[1]
.sym 21175 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 21176 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 21177 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_8_I0_SB_LUT4_O_2_I1[1]
.sym 21178 soc.cpu.latched_store_SB_LUT4_I3_O[0]
.sym 21179 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 21180 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[20]
.sym 21181 soc.cpu.latched_compr_SB_DFFE_Q_E[0]
.sym 21187 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_5_I0_SB_LUT4_O_2_I1[2]
.sym 21190 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_1_O_SB_LUT4_O_1_I1[1]
.sym 21193 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_8_I0_SB_LUT4_O_2_I1[1]
.sym 21195 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_9_I0_SB_LUT4_O_2_I1[2]
.sym 21197 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_8_I0_SB_LUT4_O_2_I1[2]
.sym 21198 soc.cpu.latched_store
.sym 21200 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_1_O_SB_LUT4_O_1_I1[2]
.sym 21201 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I1[2]
.sym 21202 soc.cpu.cpu_state[3]
.sym 21205 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O[2]
.sym 21206 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[1]
.sym 21208 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O[3]
.sym 21210 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O[1]
.sym 21212 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I1[1]
.sym 21213 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_5_I0_SB_LUT4_O_2_I1[1]
.sym 21214 soc.cpu.latched_store_SB_DFFESS_Q_E
.sym 21215 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D[0]
.sym 21216 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_9_I0_SB_LUT4_O_2_I1[1]
.sym 21218 soc.cpu.cpu_state[4]
.sym 21220 soc.cpu.latched_store
.sym 21223 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[1]
.sym 21226 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D[0]
.sym 21227 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_1_O_SB_LUT4_O_1_I1[2]
.sym 21228 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_1_O_SB_LUT4_O_1_I1[1]
.sym 21229 soc.cpu.cpu_state[4]
.sym 21232 soc.cpu.latched_store
.sym 21235 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[1]
.sym 21238 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O[3]
.sym 21239 soc.cpu.cpu_state[3]
.sym 21240 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O[1]
.sym 21241 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O[2]
.sym 21244 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I1[1]
.sym 21245 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D[0]
.sym 21246 soc.cpu.cpu_state[4]
.sym 21247 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I1[2]
.sym 21250 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D[0]
.sym 21251 soc.cpu.cpu_state[4]
.sym 21252 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_8_I0_SB_LUT4_O_2_I1[2]
.sym 21253 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_8_I0_SB_LUT4_O_2_I1[1]
.sym 21256 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_5_I0_SB_LUT4_O_2_I1[2]
.sym 21257 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D[0]
.sym 21258 soc.cpu.cpu_state[4]
.sym 21259 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_5_I0_SB_LUT4_O_2_I1[1]
.sym 21262 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D[0]
.sym 21263 soc.cpu.cpu_state[4]
.sym 21264 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_9_I0_SB_LUT4_O_2_I1[2]
.sym 21265 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_9_I0_SB_LUT4_O_2_I1[1]
.sym 21266 soc.cpu.latched_store_SB_DFFESS_Q_E
.sym 21267 clk$SB_IO_IN_$glb_clk
.sym 21268 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 21269 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_10_I0_SB_LUT4_O_2_I1[1]
.sym 21270 soc.cpu.timer[18]
.sym 21271 soc.cpu.trap
.sym 21272 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_7_I0_SB_LUT4_O_2_I1[1]
.sym 21273 soc.cpu.timer[20]
.sym 21274 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_9_I0_SB_LUT4_O_2_I1[1]
.sym 21275 soc.cpu.timer[22]
.sym 21276 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_16_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[1]
.sym 21281 soc.cpu.latched_store_SB_LUT4_I3_O[0]
.sym 21282 soc.cpu.reg_pc[29]
.sym 21283 soc.cpu.alu_out_q[13]
.sym 21284 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_1_O_SB_LUT4_O_1_I1[1]
.sym 21285 $PACKER_VCC_NET
.sym 21286 soc.cpu.cpuregs_rs1[29]
.sym 21287 soc.cpu.latched_stalu
.sym 21288 soc.cpu.reg_next_pc[0]
.sym 21289 soc.cpu.latched_compr
.sym 21290 soc.cpu.instr_waitirq_SB_LUT4_I2_O[3]
.sym 21292 soc.cpu.cpuregs_rs1[9]
.sym 21293 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I0_SB_LUT4_O_2_I1[1]
.sym 21294 soc.cpu.latched_store_SB_LUT4_I3_1_O[3]
.sym 21295 soc.cpu.latched_stalu
.sym 21296 soc.cpu.latched_compr
.sym 21297 soc.cpu.latched_store_SB_LUT4_I1_O[0]
.sym 21298 soc.cpu.timer[22]
.sym 21299 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_10_I2_SB_LUT4_O_I2[1]
.sym 21300 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_16_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2[3]
.sym 21301 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D[0]
.sym 21303 soc.cpu.pcpi_rs2[29]
.sym 21304 soc.cpu.instr_timer_SB_LUT4_I3_O[3]
.sym 21310 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_2_O[1]
.sym 21312 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D[0]
.sym 21313 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_2_O[0]
.sym 21314 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_26_I1_SB_LUT4_O_I2[3]
.sym 21315 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_2_O[2]
.sym 21316 soc.cpu.instr_sra_SB_LUT4_I0_O[2]
.sym 21317 soc.cpu.pcpi_rs1[27]
.sym 21318 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_2_O_SB_LUT4_O_1_I1[2]
.sym 21319 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_4_I0[1]
.sym 21321 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_4_I0[3]
.sym 21322 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_26_I1_SB_LUT4_O_I2[3]
.sym 21323 soc.cpu.instr_sra_SB_LUT4_I0_O[0]
.sym 21324 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_4_I0[0]
.sym 21326 soc.cpu.alu_out_SB_LUT4_O_5_I2_SB_LUT4_O_I3[1]
.sym 21328 soc.cpu.mem_do_rdata_SB_LUT4_I1_O[3]
.sym 21329 soc.cpu.instr_sra_SB_LUT4_I0_O[0]
.sym 21330 soc.cpu.pcpi_rs1[29]
.sym 21331 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I2_SB_LUT4_O_I2[0]
.sym 21332 soc.cpu.cpuregs_rs1[18]
.sym 21333 soc.cpu.reg_pc[18]
.sym 21334 soc.cpu.alu_out_SB_LUT4_O_10_I2_SB_LUT4_O_I3[1]
.sym 21336 soc.cpu.cpu_state[4]
.sym 21338 soc.cpu.cpu_state[4]
.sym 21339 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 21340 soc.cpu.is_lui_auipc_jal
.sym 21341 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_2_O_SB_LUT4_O_1_I1[1]
.sym 21343 soc.cpu.instr_sra_SB_LUT4_I0_O[0]
.sym 21344 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I2_SB_LUT4_O_I2[0]
.sym 21345 soc.cpu.instr_sra_SB_LUT4_I0_O[2]
.sym 21346 soc.cpu.cpu_state[4]
.sym 21349 soc.cpu.alu_out_SB_LUT4_O_10_I2_SB_LUT4_O_I3[1]
.sym 21350 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_26_I1_SB_LUT4_O_I2[3]
.sym 21351 soc.cpu.instr_sra_SB_LUT4_I0_O[0]
.sym 21352 soc.cpu.pcpi_rs1[29]
.sym 21355 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_4_I0[1]
.sym 21356 soc.cpu.cpu_state[4]
.sym 21357 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_4_I0[3]
.sym 21358 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_4_I0[0]
.sym 21361 soc.cpu.pcpi_rs1[27]
.sym 21362 soc.cpu.instr_sra_SB_LUT4_I0_O[0]
.sym 21363 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_26_I1_SB_LUT4_O_I2[3]
.sym 21364 soc.cpu.pcpi_rs1[29]
.sym 21367 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_2_O[1]
.sym 21368 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_2_O[0]
.sym 21370 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_2_O[2]
.sym 21373 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_2_O_SB_LUT4_O_1_I1[2]
.sym 21374 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D[0]
.sym 21375 soc.cpu.cpu_state[4]
.sym 21376 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_2_O_SB_LUT4_O_1_I1[1]
.sym 21379 soc.cpu.alu_out_SB_LUT4_O_5_I2_SB_LUT4_O_I3[1]
.sym 21380 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I2_SB_LUT4_O_I2[0]
.sym 21381 soc.cpu.instr_sra_SB_LUT4_I0_O[0]
.sym 21382 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_26_I1_SB_LUT4_O_I2[3]
.sym 21385 soc.cpu.is_lui_auipc_jal
.sym 21386 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 21387 soc.cpu.reg_pc[18]
.sym 21388 soc.cpu.cpuregs_rs1[18]
.sym 21389 soc.cpu.mem_do_rdata_SB_LUT4_I1_O[3]
.sym 21390 clk$SB_IO_IN_$glb_clk
.sym 21392 soc.cpu.timer[23]
.sym 21393 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_17_I3_SB_LUT4_O_I1[1]
.sym 21394 soc.cpu.timer[24]
.sym 21395 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_8_I0_SB_LUT4_O_2_I1[1]
.sym 21396 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_16_I2_SB_LUT4_O_I2[3]
.sym 21397 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_10_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2[0]
.sym 21398 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I0_SB_LUT4_O_2_I1[1]
.sym 21399 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_2_O_SB_LUT4_O_1_I1[1]
.sym 21404 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 21405 soc.cpu.timer[22]
.sym 21406 soc.cpu.mem_do_rinst
.sym 21407 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_7_I0_SB_LUT4_O_2_I1[1]
.sym 21408 soc.cpu.cpuregs_wrdata[7]
.sym 21409 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[1]
.sym 21410 soc.cpu.cpuregs_wrdata[5]
.sym 21411 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O[1]
.sym 21412 soc.cpu.cpuregs.wdata_SB_LUT4_O_4_I2_SB_LUT4_O_1_I2[1]
.sym 21413 soc.cpu.instr_sh_SB_LUT4_I1_O[1]
.sym 21414 soc.cpu.instr_jalr
.sym 21415 soc.cpu.trap
.sym 21416 soc.cpu.decoded_imm[13]
.sym 21417 soc.cpu.pcpi_rs2[25]
.sym 21418 soc.cpu.cpuregs_rs1[18]
.sym 21419 soc.cpu.reg_pc[20]
.sym 21420 soc.cpu.reg_pc[16]
.sym 21421 soc.cpu.decoded_imm[8]
.sym 21422 soc.cpu.cpuregs_rs1[16]
.sym 21423 soc.cpu.cpuregs_rs1[23]
.sym 21424 soc.cpu.decoded_imm[21]
.sym 21425 soc.cpu.timer[23]
.sym 21426 soc.cpu.is_lui_auipc_jal
.sym 21427 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I1[1]
.sym 21433 soc.cpu.is_lui_auipc_jal
.sym 21434 soc.cpu.reg_pc[26]
.sym 21435 soc.cpu.pcpi_rs1[31]
.sym 21436 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_26_I1_SB_LUT4_O_I2[3]
.sym 21437 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_4_I0_SB_LUT4_O_2_I1[1]
.sym 21439 soc.cpu.reg_pc[24]
.sym 21440 soc.cpu.cpu_state[4]
.sym 21444 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_1_I1[2]
.sym 21445 soc.cpu.compressed_instr
.sym 21447 soc.cpu.cpuregs_rs1[23]
.sym 21448 soc.cpu.cpu_state[4]
.sym 21449 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 21450 soc.cpu.cpuregs_rs1[25]
.sym 21451 soc.cpu.latched_compr_SB_DFFE_Q_E[0]
.sym 21452 soc.cpu.reg_pc[25]
.sym 21453 soc.cpu.reg_pc[23]
.sym 21454 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_4_I0_SB_LUT4_O_2_I1[2]
.sym 21456 soc.cpu.instr_sra
.sym 21457 soc.cpu.cpuregs_rs1[24]
.sym 21458 soc.cpu.cpuregs_rs1[26]
.sym 21460 soc.cpu.is_lui_auipc_jal
.sym 21461 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D[0]
.sym 21462 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_1_I1[1]
.sym 21463 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 21464 soc.cpu.instr_srai
.sym 21466 soc.cpu.reg_pc[23]
.sym 21467 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 21468 soc.cpu.is_lui_auipc_jal
.sym 21469 soc.cpu.cpuregs_rs1[23]
.sym 21472 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 21473 soc.cpu.is_lui_auipc_jal
.sym 21474 soc.cpu.reg_pc[26]
.sym 21475 soc.cpu.cpuregs_rs1[26]
.sym 21478 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_1_I1[1]
.sym 21479 soc.cpu.cpu_state[4]
.sym 21480 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_1_I1[2]
.sym 21481 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D[0]
.sym 21484 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D[0]
.sym 21485 soc.cpu.cpu_state[4]
.sym 21486 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_4_I0_SB_LUT4_O_2_I1[2]
.sym 21487 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_4_I0_SB_LUT4_O_2_I1[1]
.sym 21490 soc.cpu.is_lui_auipc_jal
.sym 21491 soc.cpu.cpuregs_rs1[25]
.sym 21492 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 21493 soc.cpu.reg_pc[25]
.sym 21496 soc.cpu.cpuregs_rs1[24]
.sym 21497 soc.cpu.reg_pc[24]
.sym 21498 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 21499 soc.cpu.is_lui_auipc_jal
.sym 21502 soc.cpu.pcpi_rs1[31]
.sym 21503 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_26_I1_SB_LUT4_O_I2[3]
.sym 21504 soc.cpu.instr_srai
.sym 21505 soc.cpu.instr_sra
.sym 21510 soc.cpu.compressed_instr
.sym 21512 soc.cpu.latched_compr_SB_DFFE_Q_E[0]
.sym 21513 clk$SB_IO_IN_$glb_clk
.sym 21515 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_17_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I2[3]
.sym 21516 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_16_I2[1]
.sym 21517 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_16_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 21518 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_16_I2_SB_LUT4_O_I2[2]
.sym 21519 soc.cpu.alu_out_SB_LUT4_O_14_I2_SB_LUT4_O_I3[2]
.sym 21520 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_1_I1[1]
.sym 21521 soc.cpu.instr_sw_SB_LUT4_I1_I3[1]
.sym 21522 soc.cpu.alu_out_SB_LUT4_O_12_I2_SB_LUT4_O_I3[2]
.sym 21525 soc.cpu.is_slli_srli_srai
.sym 21526 soc.cpu.instr_sra_SB_LUT4_I0_O[0]
.sym 21527 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O[2]
.sym 21528 soc.cpu.reg_pc[26]
.sym 21529 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 21530 soc.cpu.count_cycle[61]
.sym 21531 soc.cpu.instr_rdinstr
.sym 21533 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_17_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I2[2]
.sym 21534 soc.cpu.cpuregs.regs.0.0.0_RDATA[2]
.sym 21536 soc.cpu.alu_out_SB_LUT4_O_12_I2_SB_LUT4_O_I3[1]
.sym 21537 soc.cpu.mem_do_prefetch_SB_LUT4_I3_1_O[1]
.sym 21538 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I0_O[3]
.sym 21539 soc.cpu.instr_or_SB_LUT4_I2_O[3]
.sym 21540 soc.cpu.decoded_imm[29]
.sym 21541 soc.cpu.is_sll_srl_sra_SB_LUT4_I1_O_SB_LUT4_I1_I0_SB_LUT4_I2_O[2]
.sym 21542 soc.cpu.decoded_imm[27]
.sym 21543 soc.cpu.reg_pc[28]
.sym 21544 soc.cpu.cpuregs_rs1[26]
.sym 21545 soc.cpu.irq_mask[18]
.sym 21546 soc.cpu.alu_out_SB_LUT4_O_12_I2_SB_LUT4_O_I3[2]
.sym 21547 soc.cpu.irq_mask[26]
.sym 21548 soc.cpu.instr_sra_SB_LUT4_I0_O[0]
.sym 21549 soc.cpu.instr_or_SB_LUT4_I2_O[2]
.sym 21550 soc.cpu.latched_store_SB_DFFESS_Q_E
.sym 21556 soc.cpu.decoded_imm[29]
.sym 21559 soc.cpu.decoded_imm[21]
.sym 21561 soc.cpu.reg_pc[30]
.sym 21562 soc.cpu.decoded_imm[25]
.sym 21564 soc.cpu.cpuregs.regs.1.0.0_RDATA_6_SB_LUT4_I0_O[1]
.sym 21568 soc.cpu.instr_sw_SB_LUT4_I1_I3[0]
.sym 21569 soc.cpu.decoded_imm[20]
.sym 21572 soc.cpu.decoded_imm[18]
.sym 21573 soc.cpu.cpuregs_rs1[30]
.sym 21574 soc.cpu.is_sll_srl_sra_SB_LUT4_I1_O_SB_LUT4_I1_I0_SB_LUT4_I2_O[2]
.sym 21577 soc.cpu.is_jalr_addi_slti_sltiu_xori_ori_andi_SB_LUT4_I3_O[1]
.sym 21578 soc.cpu.instr_sw_SB_LUT4_I1_I3[1]
.sym 21579 soc.cpu.cpuregs.regs.1.0.0_RDATA_13_SB_LUT4_I0_O[1]
.sym 21580 soc.cpu.reg_pc[16]
.sym 21581 soc.cpu.is_lui_auipc_jal
.sym 21582 soc.cpu.cpuregs_rs1[16]
.sym 21584 soc.cpu.cpuregs.regs.1.0.0_RDATA_11_SB_LUT4_I0_O[1]
.sym 21585 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 21586 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 21587 soc.cpu.cpuregs.regs.1.0.0_RDATA_10_SB_LUT4_I0_O[1]
.sym 21589 soc.cpu.cpuregs.regs.1.0.0_RDATA_10_SB_LUT4_I0_O[1]
.sym 21590 soc.cpu.decoded_imm[21]
.sym 21592 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 21595 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 21597 soc.cpu.cpuregs.regs.1.0.0_RDATA_11_SB_LUT4_I0_O[1]
.sym 21598 soc.cpu.decoded_imm[20]
.sym 21603 soc.cpu.instr_sw_SB_LUT4_I1_I3[1]
.sym 21604 soc.cpu.instr_sw_SB_LUT4_I1_I3[0]
.sym 21607 soc.cpu.cpuregs_rs1[30]
.sym 21608 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 21609 soc.cpu.reg_pc[30]
.sym 21610 soc.cpu.is_lui_auipc_jal
.sym 21614 soc.cpu.cpuregs.regs.1.0.0_RDATA_13_SB_LUT4_I0_O[1]
.sym 21615 soc.cpu.decoded_imm[18]
.sym 21616 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 21619 soc.cpu.is_jalr_addi_slti_sltiu_xori_ori_andi_SB_LUT4_I3_O[1]
.sym 21620 soc.cpu.decoded_imm[29]
.sym 21621 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 21625 soc.cpu.decoded_imm[25]
.sym 21626 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 21628 soc.cpu.cpuregs.regs.1.0.0_RDATA_6_SB_LUT4_I0_O[1]
.sym 21631 soc.cpu.cpuregs_rs1[16]
.sym 21632 soc.cpu.is_lui_auipc_jal
.sym 21633 soc.cpu.reg_pc[16]
.sym 21634 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 21635 soc.cpu.is_sll_srl_sra_SB_LUT4_I1_O_SB_LUT4_I1_I0_SB_LUT4_I2_O[2]
.sym 21636 clk$SB_IO_IN_$glb_clk
.sym 21638 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_10_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2[3]
.sym 21639 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_13_I1_SB_LUT4_O_1_I2[2]
.sym 21640 soc.cpu.latched_is_lh
.sym 21641 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_13_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2[3]
.sym 21642 soc.cpu.latched_branch_SB_LUT4_I2_I1[1]
.sym 21643 soc.cpu.latched_is_lb
.sym 21644 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_10_I2_SB_LUT4_O_I2[2]
.sym 21645 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_10_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 21648 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 21650 soc.cpu.pcpi_rs1[27]
.sym 21651 soc.cpu.cpu_state[4]
.sym 21652 soc.cpu.reg_pc[24]
.sym 21653 soc.cpu.cpu_state[2]
.sym 21654 soc.cpu.instr_waitirq_SB_LUT4_I2_O[3]
.sym 21655 soc.cpu.latched_branch_SB_LUT4_I2_I1[3]
.sym 21656 soc.cpu.cpuregs.wen
.sym 21657 soc.cpu.cpu_state[2]
.sym 21658 soc.cpu.is_lb_lh_lw_lbu_lhu
.sym 21659 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_16_I2[1]
.sym 21660 soc.cpu.cpuregs.regs.1.0.0_RDATA_6_SB_LUT4_I0_O[1]
.sym 21661 soc.cpu.instr_waitirq
.sym 21662 soc.cpu.instr_maskirq
.sym 21663 soc.cpu.cpuregs.wen
.sym 21664 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_13_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2[2]
.sym 21665 soc.cpu.cpuregs.regs.1.0.0_RDATA_13_SB_LUT4_I0_O[1]
.sym 21666 soc.cpu.cpuregs_rs1[24]
.sym 21667 soc.cpu.is_lui_auipc_jal
.sym 21668 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 21669 soc.cpu.cpuregs.regs.1.0.0_RDATA[1]
.sym 21670 soc.cpu.cpuregs.regs.1.0.0_RDATA_11_SB_LUT4_I0_O[1]
.sym 21671 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 21672 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 21673 soc.cpu.irq_mask[24]
.sym 21681 soc.cpu.decoded_imm[23]
.sym 21685 soc.cpu.decoded_imm[24]
.sym 21690 soc.cpu.is_sll_srl_sra_SB_LUT4_I1_O_SB_LUT4_I1_I0_SB_LUT4_I2_O[2]
.sym 21692 soc.cpu.instr_sll_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_I3_1_O[1]
.sym 21693 soc.cpu.instr_lbu_SB_LUT4_I0_O_SB_LUT4_O_1_I2[2]
.sym 21694 soc.cpu.decoded_imm[26]
.sym 21695 soc.cpu.cpuregs.regs.1.0.0_RDATA_4_SB_LUT4_I0_O[1]
.sym 21696 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I0_O[3]
.sym 21697 soc.cpu.decoded_imm[28]
.sym 21698 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 21701 soc.cpu.cpuregs.regs.1.0.0_RDATA_15_SB_LUT4_I0_O[1]
.sym 21702 soc.cpu.decoded_imm[27]
.sym 21703 soc.cpu.cpuregs.regs.1.0.0_RDATA_7_SB_LUT4_I0_O[1]
.sym 21704 soc.cpu.decoded_imm[16]
.sym 21705 soc.cpu.reg_op2_SB_DFFE_Q_8_D_SB_LUT4_O_I2[1]
.sym 21706 soc.cpu.reg_op2_SB_DFFE_Q_5_D_SB_LUT4_O_I2[1]
.sym 21708 soc.cpu.decoded_imm[30]
.sym 21709 soc.cpu.cpuregs.regs.1.0.0_RDATA_3_SB_LUT4_I0_O[1]
.sym 21710 soc.cpu.cpuregs.regs.1.0.0_RDATA_1_SB_LUT4_I0_O[1]
.sym 21712 soc.cpu.decoded_imm[30]
.sym 21714 soc.cpu.cpuregs.regs.1.0.0_RDATA_1_SB_LUT4_I0_O[1]
.sym 21715 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 21718 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 21719 soc.cpu.decoded_imm[23]
.sym 21720 soc.cpu.reg_op2_SB_DFFE_Q_8_D_SB_LUT4_O_I2[1]
.sym 21724 soc.cpu.cpuregs.regs.1.0.0_RDATA_15_SB_LUT4_I0_O[1]
.sym 21726 soc.cpu.decoded_imm[16]
.sym 21727 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 21730 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 21732 soc.cpu.decoded_imm[27]
.sym 21733 soc.cpu.cpuregs.regs.1.0.0_RDATA_4_SB_LUT4_I0_O[1]
.sym 21737 soc.cpu.cpuregs.regs.1.0.0_RDATA_7_SB_LUT4_I0_O[1]
.sym 21738 soc.cpu.decoded_imm[24]
.sym 21739 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 21742 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 21743 soc.cpu.reg_op2_SB_DFFE_Q_5_D_SB_LUT4_O_I2[1]
.sym 21745 soc.cpu.decoded_imm[26]
.sym 21748 soc.cpu.decoded_imm[28]
.sym 21749 soc.cpu.cpuregs.regs.1.0.0_RDATA_3_SB_LUT4_I0_O[1]
.sym 21751 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 21754 soc.cpu.instr_lbu_SB_LUT4_I0_O_SB_LUT4_O_1_I2[2]
.sym 21756 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I0_O[3]
.sym 21757 soc.cpu.instr_sll_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_I3_1_O[1]
.sym 21758 soc.cpu.is_sll_srl_sra_SB_LUT4_I1_O_SB_LUT4_I1_I0_SB_LUT4_I2_O[2]
.sym 21759 clk$SB_IO_IN_$glb_clk
.sym 21761 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 21762 soc.cpu.cpuregs.wdata_SB_LUT4_O_14_I2_SB_LUT4_O_I2[2]
.sym 21763 soc.cpu.cpuregs.regs.1.0.0_RDATA_11_SB_LUT4_I0_O[1]
.sym 21764 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_16_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2[2]
.sym 21765 soc.cpu.cpuregs_rs1[20]
.sym 21766 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I2_SB_LUT4_O_I2[2]
.sym 21767 soc.cpu.do_waitirq_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_2_I3[1]
.sym 21768 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3[3]
.sym 21770 soc.cpu.latched_is_lb
.sym 21771 soc.cpu.instr_lh_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 21775 soc.cpu.reg_pc[25]
.sym 21776 soc.cpu.alu_out_SB_LUT4_O_5_I2_SB_LUT4_O_I3[1]
.sym 21777 soc.cpu.decoded_imm[23]
.sym 21778 soc.cpu.is_sll_srl_sra_SB_LUT4_I1_O_SB_LUT4_I1_I0_SB_LUT4_I2_O[2]
.sym 21779 soc.cpu.latched_stalu
.sym 21781 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_10_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2[2]
.sym 21782 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_13_I1_SB_LUT4_O_1_I2[2]
.sym 21783 soc.cpu.reg_pc[30]
.sym 21785 soc.cpu.cpuregs.regs.1.0.0_RDATA_14_SB_LUT4_I0_O[1]
.sym 21786 soc.cpu.latched_stalu
.sym 21787 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I0_O[3]
.sym 21788 soc.cpu.cpuregs_rs1[31]
.sym 21789 soc.cpu.instr_addi_SB_LUT4_I1_O[1]
.sym 21790 soc.cpu.decoded_imm[16]
.sym 21791 soc.cpu.decoded_imm[31]
.sym 21792 soc.cpu.cpuregs_rs1[16]
.sym 21793 soc.cpu.cpuregs.regs.1.0.0_RDATA_10[0]
.sym 21795 soc.cpu.decoded_imm[18]
.sym 21796 soc.cpu.cpuregs_waddr[4]
.sym 21806 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 21809 soc.cpu.decoded_imm[31]
.sym 21813 soc.cpu.is_sll_srl_sra_SB_LUT4_I1_O_SB_LUT4_I1_I0_SB_LUT4_I2_O[2]
.sym 21822 soc.cpu.decoded_imm[22]
.sym 21824 UART_RX_SB_LUT4_I1_I0[3]
.sym 21829 soc.cpu.cpuregs.regs.1.0.0_RDATA_SB_LUT4_I0_O[1]
.sym 21830 soc.cpu.cpuregs.regs.1.0.0_RDATA_9_SB_LUT4_I0_O[1]
.sym 21842 UART_RX_SB_LUT4_I1_I0[3]
.sym 21853 soc.cpu.decoded_imm[31]
.sym 21854 soc.cpu.cpuregs.regs.1.0.0_RDATA_SB_LUT4_I0_O[1]
.sym 21856 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 21871 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 21873 soc.cpu.decoded_imm[22]
.sym 21874 soc.cpu.cpuregs.regs.1.0.0_RDATA_9_SB_LUT4_I0_O[1]
.sym 21881 soc.cpu.is_sll_srl_sra_SB_LUT4_I1_O_SB_LUT4_I1_I0_SB_LUT4_I2_O[2]
.sym 21882 clk$SB_IO_IN_$glb_clk
.sym 21884 soc.cpu.cpuregs.regs.1.0.0_RDATA_12_SB_LUT4_I0_O[1]
.sym 21885 soc.cpu.cpuregs.regs.1.0.0_RDATA_13_SB_LUT4_I0_O[1]
.sym 21886 soc.cpu.irq_mask[19]
.sym 21887 soc.cpu.cpuregs.regs.1.0.0_RDATA_SB_LUT4_I0_O[1]
.sym 21888 soc.cpu.cpuregs.regs.1.0.0_RDATA_9_SB_LUT4_I0_O[1]
.sym 21889 soc.cpu.reg_op2_SB_DFFE_Q_5_D_SB_LUT4_O_I2[1]
.sym 21890 soc.cpu.cpuregs.regs.1.0.0_RDATA_14_SB_LUT4_I0_O[1]
.sym 21891 soc.cpu.cpuregs.regs.1.0.0_RDATA_1_SB_LUT4_I0_O[1]
.sym 21896 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O[1]
.sym 21897 soc.cpu.do_waitirq_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_2_I3[1]
.sym 21899 soc.cpu.latched_stalu
.sym 21902 soc.cpu.instr_retirq
.sym 21903 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3[2]
.sym 21904 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3[1]
.sym 21906 soc.cpu.irq_mask[26]
.sym 21908 soc.cpu.decoded_imm[13]
.sym 21909 soc.cpu.cpuregs_rs1[18]
.sym 21910 soc.cpu.cpuregs.regs.1.0.0_RDATA_11[1]
.sym 21911 soc.cpu.cpuregs.regs.1.0.0_RDATA_1[1]
.sym 21912 soc.cpu.latched_stalu
.sym 21913 soc.cpu.cpuregs.regs.1.0.0_RDATA_13[1]
.sym 21914 soc.cpu.cpuregs.regs.1.0.0_RDATA_9[1]
.sym 21915 soc.cpu.cpuregs_rs1[23]
.sym 21917 soc.cpu.is_lui_auipc_jal
.sym 21918 soc.cpu.cpuregs_rs1[16]
.sym 21919 soc.cpu.decoder_pseudo_trigger_SB_LUT4_I2_O[0]
.sym 21925 soc.cpu.cpuregs.regs.1.0.0_RDATA_4[0]
.sym 21927 soc.cpu.latched_stalu_SB_DFFESR_Q_E
.sym 21930 soc.cpu.cpu_state[3]
.sym 21931 soc.cpu.cpuregs.regs.0.0.0_RDATA[3]
.sym 21932 soc.cpu.cpuregs.regs.1.0.0_RDATA_8[0]
.sym 21934 soc.cpu.cpuregs.regs.1.0.0_RDATA_15[0]
.sym 21937 soc.cpu.cpuregs.regs.1.0.0_RDATA_6[0]
.sym 21938 soc.cpu.cpuregs.regs.0.0.0_RDATA[2]
.sym 21939 soc.cpu.cpuregs.regs.0.0.0_RDATA[3]
.sym 21942 soc.cpu.cpuregs.regs.1.0.0_RDATA_15[1]
.sym 21943 soc.cpu.cpuregs.regs.1.0.0_RDATA_8[1]
.sym 21944 soc.cpu.cpuregs.regs.1.0.0_RDATA_7[1]
.sym 21946 soc.cpu.cpuregs.regs.1.0.0_RDATA_2[0]
.sym 21947 soc.cpu.cpuregs.regs.1.0.0_RDATA_7[0]
.sym 21948 soc.cpu.cpuregs.regs.1.0.0_RDATA_4[1]
.sym 21952 soc.cpu.cpuregs.regs.1.0.0_RDATA_6[1]
.sym 21953 soc.cpu.cpuregs.regs.1.0.0_RDATA_10[0]
.sym 21954 soc.cpu.cpuregs.regs.1.0.0_RDATA_10[1]
.sym 21955 soc.cpu.cpuregs.regs.1.0.0_RDATA_2[1]
.sym 21958 soc.cpu.cpuregs.regs.0.0.0_RDATA[2]
.sym 21959 soc.cpu.cpuregs.regs.1.0.0_RDATA_2[0]
.sym 21960 soc.cpu.cpuregs.regs.0.0.0_RDATA[3]
.sym 21961 soc.cpu.cpuregs.regs.1.0.0_RDATA_2[1]
.sym 21964 soc.cpu.cpuregs.regs.1.0.0_RDATA_10[0]
.sym 21965 soc.cpu.cpuregs.regs.1.0.0_RDATA_10[1]
.sym 21966 soc.cpu.cpuregs.regs.0.0.0_RDATA[3]
.sym 21967 soc.cpu.cpuregs.regs.0.0.0_RDATA[2]
.sym 21970 soc.cpu.cpuregs.regs.1.0.0_RDATA_7[0]
.sym 21971 soc.cpu.cpuregs.regs.0.0.0_RDATA[3]
.sym 21972 soc.cpu.cpuregs.regs.0.0.0_RDATA[2]
.sym 21973 soc.cpu.cpuregs.regs.1.0.0_RDATA_7[1]
.sym 21976 soc.cpu.cpuregs.regs.0.0.0_RDATA[3]
.sym 21977 soc.cpu.cpuregs.regs.1.0.0_RDATA_15[0]
.sym 21978 soc.cpu.cpuregs.regs.1.0.0_RDATA_15[1]
.sym 21979 soc.cpu.cpuregs.regs.0.0.0_RDATA[2]
.sym 21982 soc.cpu.cpuregs.regs.1.0.0_RDATA_4[0]
.sym 21983 soc.cpu.cpuregs.regs.0.0.0_RDATA[3]
.sym 21984 soc.cpu.cpuregs.regs.0.0.0_RDATA[2]
.sym 21985 soc.cpu.cpuregs.regs.1.0.0_RDATA_4[1]
.sym 21988 soc.cpu.cpuregs.regs.0.0.0_RDATA[3]
.sym 21989 soc.cpu.cpuregs.regs.0.0.0_RDATA[2]
.sym 21990 soc.cpu.cpuregs.regs.1.0.0_RDATA_8[0]
.sym 21991 soc.cpu.cpuregs.regs.1.0.0_RDATA_8[1]
.sym 21997 soc.cpu.cpu_state[3]
.sym 22000 soc.cpu.cpuregs.regs.1.0.0_RDATA_6[0]
.sym 22001 soc.cpu.cpuregs.regs.0.0.0_RDATA[2]
.sym 22002 soc.cpu.cpuregs.regs.0.0.0_RDATA[3]
.sym 22003 soc.cpu.cpuregs.regs.1.0.0_RDATA_6[1]
.sym 22004 soc.cpu.latched_stalu_SB_DFFESR_Q_E
.sym 22005 clk$SB_IO_IN_$glb_clk
.sym 22006 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 22007 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 22008 soc.cpu.cpuregs.regs.1.0.0_RDATA_15[1]
.sym 22009 soc.cpu.cpuregs_rs1[19]
.sym 22010 soc.cpu.cpuregs_rs1[16]
.sym 22011 soc.cpu.cpuregs_rs1[21]
.sym 22012 soc.cpu.cpuregs.regs.1.0.0_RDATA_10[1]
.sym 22013 soc.cpu.cpuregs.regs.1.0.0_RDATA_12[1]
.sym 22014 soc.cpu.cpuregs.regs.1.0.0_RDATA_11[1]
.sym 22019 soc.cpu.cpuregs.regs.1.0.0_RDATA_4[0]
.sym 22020 soc.cpu.cpuregs.regs.1.0.0_RDATA_3_SB_LUT4_I0_O[1]
.sym 22021 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_9_I2_SB_LUT4_O_I2[2]
.sym 22023 soc.cpu.cpuregs_wrdata[28]
.sym 22025 soc.cpu.cpuregs.regs.1.0.0_RDATA_6[0]
.sym 22026 soc.cpu.cpuregs.regs.0.0.0_RDATA[2]
.sym 22027 soc.cpu.irq_mask_SB_DFFESS_Q_E
.sym 22028 display.second_timer_state_SB_LUT4_O_9_I3_SB_LUT4_I2_O_SB_LUT4_I1_O
.sym 22030 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I0[0]
.sym 22031 soc.cpu.instr_or_SB_LUT4_I2_O[3]
.sym 22032 soc.cpu.instr_sra_SB_LUT4_I0_O[0]
.sym 22033 soc.cpu.instr_or_SB_LUT4_I2_O[2]
.sym 22034 soc.cpu.cpuregs.regs.1.0.0_RDATA_4[1]
.sym 22035 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1[0]
.sym 22036 soc.cpu.cpuregs_rs1[26]
.sym 22037 soc.cpu.irq_mask[18]
.sym 22038 soc.cpu.cpuregs.regs.1.0.0_RDATA_6[1]
.sym 22039 soc.cpu.irq_mask[26]
.sym 22040 soc.cpu.cpuregs.regs.0.0.1_RDATA[2]
.sym 22041 soc.cpu.cpuregs.regs.1.0.0_RDATA_2[1]
.sym 22042 soc.cpu.instr_lh_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O[2]
.sym 22048 soc.cpu.instr_lh_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O[1]
.sym 22049 soc.cpu.instr_lh_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O[2]
.sym 22052 soc.cpu.is_lb_lh_lw_lbu_lhu
.sym 22053 soc.cpu.instr_lh_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 22057 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 22061 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1[0]
.sym 22062 soc.cpu.is_alu_reg_reg_SB_LUT4_I3_O[1]
.sym 22065 soc.cpu.instr_lh_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 22066 soc.cpu.decoder_pseudo_trigger_SB_LUT4_I2_O[0]
.sym 22068 soc.cpu.instr_srai_SB_DFFE_Q_D_SB_LUT4_O_I1[1]
.sym 22069 soc.cpu.instr_srai_SB_DFFE_Q_D_SB_LUT4_O_I1[1]
.sym 22073 soc.cpu.is_alu_reg_reg
.sym 22075 soc.cpu.is_sll_srl_sra_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 22076 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[3]
.sym 22082 soc.cpu.instr_lh_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 22084 soc.cpu.instr_lh_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 22087 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[3]
.sym 22090 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 22095 soc.cpu.is_lb_lh_lw_lbu_lhu
.sym 22096 soc.cpu.is_alu_reg_reg_SB_LUT4_I3_O[1]
.sym 22099 soc.cpu.instr_lh_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 22100 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1[0]
.sym 22101 soc.cpu.instr_lh_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 22102 soc.cpu.instr_srai_SB_DFFE_Q_D_SB_LUT4_O_I1[1]
.sym 22105 soc.cpu.is_alu_reg_reg
.sym 22107 soc.cpu.is_sll_srl_sra_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 22111 soc.cpu.instr_lh_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O[2]
.sym 22112 soc.cpu.instr_lh_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O[1]
.sym 22113 soc.cpu.instr_srai_SB_DFFE_Q_D_SB_LUT4_O_I1[1]
.sym 22114 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1[0]
.sym 22125 soc.cpu.instr_lh_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O[2]
.sym 22126 soc.cpu.is_sll_srl_sra_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 22127 soc.cpu.decoder_pseudo_trigger_SB_LUT4_I2_O[0]
.sym 22128 clk$SB_IO_IN_$glb_clk
.sym 22130 soc.cpu.cpuregs_rs1[18]
.sym 22131 soc.cpu.cpuregs.regs.1.0.0_RDATA_1[1]
.sym 22132 soc.cpu.cpuregs.regs.1.0.0_RDATA_13[1]
.sym 22133 soc.cpu.cpuregs.regs.1.0.0_RDATA_2[1]
.sym 22134 soc.cpu.cpuregs_rs1[30]
.sym 22135 soc.cpu.cpuregs_rs1[22]
.sym 22136 soc.cpu.cpuregs_rs1[29]
.sym 22137 soc.cpu.cpuregs_rs1[25]
.sym 22138 soc.cpu.decoded_imm[22]
.sym 22139 soc.cpu.decoded_imm[11]
.sym 22142 soc.cpu.decoded_imm[30]
.sym 22143 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 22144 soc.cpu.cpuregs.wen
.sym 22145 soc.cpu.cpuregs_rs1[16]
.sym 22147 soc.cpu.cpuregs_wrdata[17]
.sym 22148 soc.cpu.is_lb_lh_lw_lbu_lhu
.sym 22149 soc.cpu.decoded_imm[3]
.sym 22150 soc.cpu.decoded_rs1_SB_DFFE_Q_1_D[2]
.sym 22151 soc.cpu.cpu_state[2]
.sym 22152 soc.cpu.cpuregs.regs.1.0.0_RDATA_8[0]
.sym 22153 soc.cpu.decoded_imm[20]
.sym 22154 soc.cpu.instr_maskirq
.sym 22155 soc.cpu.cpuregs.wen
.sym 22156 soc.cpu.cpuregs.regs.1.0.0_RDATA[1]
.sym 22157 soc.cpu.irq_mask[24]
.sym 22158 soc.cpu.cpuregs_rs1[24]
.sym 22159 soc.cpu.is_alu_reg_reg
.sym 22160 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 22161 soc.cpu.instr_or_SB_LUT4_I2_O[2]
.sym 22162 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[3]
.sym 22163 soc.cpu.is_lui_auipc_jal
.sym 22164 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 22165 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 22175 soc.cpu.is_alu_reg_reg
.sym 22176 soc.cpu.instr_srl
.sym 22179 soc.cpu.instr_lh_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O[1]
.sym 22180 soc.cpu.instr_lh_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 22181 soc.cpu.instr_srli
.sym 22182 soc.cpu.instr_sra
.sym 22184 soc.cpu.instr_srai
.sym 22189 soc.cpu.decoder_pseudo_trigger_SB_LUT4_I2_O[0]
.sym 22192 soc.cpu.instr_lh_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O[0]
.sym 22195 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1[0]
.sym 22196 soc.cpu.instr_srai_SB_DFFE_Q_D_SB_LUT4_O_I1[1]
.sym 22201 soc.cpu.instr_lh_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 22202 soc.cpu.instr_lh_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O[2]
.sym 22211 soc.cpu.is_alu_reg_reg
.sym 22212 soc.cpu.instr_lh_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O[0]
.sym 22216 soc.cpu.instr_lh_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O[2]
.sym 22217 soc.cpu.instr_lh_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O[0]
.sym 22219 soc.cpu.instr_lh_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O[1]
.sym 22228 soc.cpu.instr_lh_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 22229 soc.cpu.instr_lh_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O[0]
.sym 22230 soc.cpu.instr_lh_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O[2]
.sym 22231 soc.cpu.instr_lh_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 22234 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1[0]
.sym 22237 soc.cpu.instr_srai_SB_DFFE_Q_D_SB_LUT4_O_I1[1]
.sym 22240 soc.cpu.instr_sra
.sym 22241 soc.cpu.instr_srl
.sym 22242 soc.cpu.instr_srai
.sym 22243 soc.cpu.instr_srli
.sym 22250 soc.cpu.decoder_pseudo_trigger_SB_LUT4_I2_O[0]
.sym 22251 clk$SB_IO_IN_$glb_clk
.sym 22253 soc.cpu.cpuregs_rs1[24]
.sym 22254 soc.cpu.cpuregs.regs.1.0.0_RDATA_4[1]
.sym 22255 soc.cpu.cpuregs_rs1[26]
.sym 22256 soc.cpu.cpuregs.regs.1.0.0_RDATA_6[1]
.sym 22257 soc.cpu.cpuregs_rs1[27]
.sym 22258 soc.cpu.cpuregs_rs1[31]
.sym 22259 soc.cpu.cpuregs.regs.1.0.0_RDATA_5[1]
.sym 22260 soc.cpu.cpuregs.regs.1.0.0_RDATA[1]
.sym 22262 soc.cpu.cpuregs.regs.0.0.1_RADDR_2
.sym 22266 soc.cpu.cpuregs_rs1[29]
.sym 22267 soc.cpu.latched_stalu
.sym 22269 soc.cpu.is_alu_reg_reg_SB_LUT4_I3_O[0]
.sym 22270 soc.cpu.cpuregs_rs1[25]
.sym 22271 soc.cpu.instr_jalr
.sym 22272 soc.cpu.decoded_rs1_SB_DFFE_Q_D_SB_LUT4_I2_O[3]
.sym 22273 soc.cpu.cpuregs_wrdata[26]
.sym 22274 soc.cpu.cpuregs.regs.1.0.0_RDATA_9[1]
.sym 22275 soc.cpu.is_alu_reg_reg
.sym 22276 soc.cpu.cpuregs.regs.1.0.0_RDATA_8[1]
.sym 22277 soc.cpu.instr_srl_SB_LUT4_I1_1_O[1]
.sym 22280 soc.cpu.cpuregs_rs1[31]
.sym 22283 soc.cpu.irq_mask[24]
.sym 22286 soc.cpu.decoded_imm[18]
.sym 22294 soc.cpu.instr_or
.sym 22296 soc.cpu.instr_srli
.sym 22297 soc.cpu.instr_srl_SB_LUT4_I1_1_O[3]
.sym 22298 soc.cpu.instr_ori
.sym 22301 soc.cpu.instr_andi
.sym 22302 soc.cpu.cpuregs_rs1[18]
.sym 22304 soc.cpu.instr_and
.sym 22305 soc.cpu.irq_mask_SB_DFFESS_Q_E
.sym 22306 soc.cpu.instr_slli
.sym 22307 soc.cpu.instr_srl_SB_LUT4_I1_1_O[0]
.sym 22310 soc.cpu.instr_srl_SB_LUT4_I1_1_O[2]
.sym 22318 soc.cpu.cpuregs_rs1[24]
.sym 22320 soc.cpu.cpuregs_rs1[26]
.sym 22324 soc.cpu.instr_srl_SB_LUT4_I1_1_O[1]
.sym 22328 soc.cpu.instr_and
.sym 22330 soc.cpu.instr_andi
.sym 22334 soc.cpu.instr_or
.sym 22336 soc.cpu.instr_ori
.sym 22345 soc.cpu.cpuregs_rs1[18]
.sym 22352 soc.cpu.cpuregs_rs1[26]
.sym 22357 soc.cpu.instr_srl_SB_LUT4_I1_1_O[1]
.sym 22358 soc.cpu.instr_srl_SB_LUT4_I1_1_O[2]
.sym 22359 soc.cpu.instr_srl_SB_LUT4_I1_1_O[3]
.sym 22360 soc.cpu.instr_srl_SB_LUT4_I1_1_O[0]
.sym 22363 soc.cpu.instr_ori
.sym 22364 soc.cpu.instr_slli
.sym 22365 soc.cpu.instr_srli
.sym 22366 soc.cpu.instr_andi
.sym 22371 soc.cpu.cpuregs_rs1[24]
.sym 22373 soc.cpu.irq_mask_SB_DFFESS_Q_E
.sym 22374 clk$SB_IO_IN_$glb_clk
.sym 22375 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 22377 soc.cpu.cpuregs.regs.1.0.0_RDATA_7[1]
.sym 22380 soc.cpu.is_lui_auipc_jal
.sym 22382 soc.cpu.instr_srl_SB_LUT4_I1_1_O[1]
.sym 22385 soc.cpu.decoded_imm[28]
.sym 22390 soc.cpu.instr_lh_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O[2]
.sym 22393 soc.cpu.decoded_imm[24]
.sym 22394 soc.cpu.cpuregs_wrdata[17]
.sym 22395 soc.cpu.cpuregs_wrdata[23]
.sym 22396 soc.cpu.decoded_imm[26]
.sym 22397 soc.cpu.cpuregs_wrdata[27]
.sym 22398 soc.cpu.irq_mask[26]
.sym 22399 soc.cpu.latched_stalu
.sym 22401 soc.cpu.is_lui_auipc_jal
.sym 22403 soc.cpu.irq_mask[18]
.sym 22418 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[3]
.sym 22419 soc.cpu.is_jalr_addi_slti_sltiu_xori_ori_andi
.sym 22426 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[3]
.sym 22429 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 22435 soc.cpu.instr_lh_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O[2]
.sym 22439 soc.cpu.instr_lh_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 22441 soc.cpu.is_alu_reg_reg_SB_LUT4_I3_O[0]
.sym 22444 soc.cpu.instr_or_SB_DFFESR_Q_E
.sym 22445 soc.cpu.is_lui_auipc_jal
.sym 22450 soc.cpu.instr_lh_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 22451 soc.cpu.is_alu_reg_reg_SB_LUT4_I3_O[0]
.sym 22452 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[3]
.sym 22453 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 22462 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[3]
.sym 22463 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 22464 soc.cpu.instr_lh_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 22465 soc.cpu.is_alu_reg_reg_SB_LUT4_I3_O[0]
.sym 22474 soc.cpu.instr_lh_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 22475 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[3]
.sym 22476 soc.cpu.instr_lh_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O[2]
.sym 22477 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 22482 soc.cpu.is_lui_auipc_jal
.sym 22483 soc.cpu.is_jalr_addi_slti_sltiu_xori_ori_andi
.sym 22492 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 22493 soc.cpu.instr_lh_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O[2]
.sym 22494 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[3]
.sym 22495 soc.cpu.instr_lh_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 22496 soc.cpu.instr_or_SB_DFFESR_Q_E
.sym 22497 clk$SB_IO_IN_$glb_clk
.sym 22498 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 22507 soc.cpu.instr_srl_SB_LUT4_I1_1_O[0]
.sym 22508 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[3]
.sym 22511 soc.cpu.instr_srl_SB_LUT4_I1_1_O[0]
.sym 22512 soc.cpu.instr_rdcycle
.sym 22514 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3[1]
.sym 22516 soc.cpu.latched_rd_SB_DFFESS_Q_E
.sym 22517 soc.cpu.instr_srai_SB_DFFE_Q_D_SB_LUT4_O_I1[1]
.sym 22521 soc.cpu.instr_srai_SB_DFFE_Q_D_SB_LUT4_O_I1[1]
.sym 22530 soc.cpu.instr_or_SB_DFFESR_Q_E
.sym 22533 soc.cpu.instr_lh_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O[2]
.sym 22554 soc.cpu.instr_jalr
.sym 22558 soc.cpu.instr_lh_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 22559 soc.cpu.instr_lh_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O[2]
.sym 22567 soc.cpu.decoder_pseudo_trigger_SB_LUT4_I2_O[0]
.sym 22585 soc.cpu.instr_lh_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 22586 soc.cpu.instr_jalr
.sym 22588 soc.cpu.instr_lh_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O[2]
.sym 22619 soc.cpu.decoder_pseudo_trigger_SB_LUT4_I2_O[0]
.sym 22620 clk$SB_IO_IN_$glb_clk
.sym 22631 display.refresh_timer_state_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O
.sym 22638 soc.cpu.alu_out_q[26]
.sym 22697 SEG[3]$SB_IO_OUT
.sym 22708 SEG[3]$SB_IO_OUT
.sym 22738 soc.cpu.is_lui_auipc_jal
.sym 22740 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 22745 iomem_wdata[4]
.sym 22757 $PACKER_GND_NET
.sym 22861 soc.cpu.cpuregs_raddr2[3]
.sym 22862 soc.spimemio.xfer.flash_io2_di_SB_LUT4_I1_O_SB_LUT4_O_2_I3[2]
.sym 22863 soc.memory.wen[1]
.sym 22864 SEG[3]$SB_IO_OUT
.sym 22867 soc.memory.wen[0]
.sym 22871 display.refresh_tick_SB_DFFSR_C_Q_SB_LUT4_I2_O[2]
.sym 22873 iomem_wdata[10]
.sym 22904 soc.cpu.mem_la_wdata[4]
.sym 22912 soc.cpu.mem_la_wdata[4]
.sym 22914 soc.cpu.mem_la_wdata[3]
.sym 22915 soc.cpu.alu_out_SB_LUT4_O_21_I2_SB_LUT4_O_I3[2]
.sym 22916 iomem_wdata[2]
.sym 23019 soc.cpu.reg_sh_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 23020 soc.cpu.alu_out_SB_LUT4_O_14_I2_SB_LUT4_O_I3[2]
.sym 23022 iomem_wdata[0]
.sym 23025 iomem_addr[7]
.sym 23026 iomem_addr[16]
.sym 23027 iomem_addr[14]
.sym 23030 iomem_addr[16]
.sym 23033 iomem_wdata[27]
.sym 23035 iomem_wdata[19]
.sym 23036 iomem_wdata[12]
.sym 23037 iomem_wdata[18]
.sym 23039 iomem_wdata[21]
.sym 23040 soc.cpu.pcpi_rs2[28]
.sym 23041 iomem_wdata[5]
.sym 23043 iomem_wdata[4]
.sym 23044 soc.cpu.mem_la_wdata[2]
.sym 23051 soc.cpu.mem_la_wdata[2]
.sym 23057 flash_io0_oe_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_LUT4_O_I2[0]
.sym 23063 soc.cpu.instr_sh_SB_LUT4_I1_O[1]
.sym 23068 soc.cpu.trap_SB_LUT4_I2_O
.sym 23069 soc.cpu.mem_la_wdata_SB_LUT4_O_4_I3[1]
.sym 23070 soc.cpu.mem_la_wdata[4]
.sym 23073 soc.cpu.mem_la_wdata[5]
.sym 23075 soc.cpu.mem_la_wdata_SB_LUT4_O_4_I3[1]
.sym 23076 soc.cpu.mem_la_wdata_SB_LUT4_O_4_I3[2]
.sym 23077 soc.cpu.pcpi_rs2[27]
.sym 23079 soc.cpu.mem_la_wdata[3]
.sym 23086 soc.cpu.mem_la_wdata[5]
.sym 23090 soc.cpu.mem_la_wdata[4]
.sym 23095 soc.cpu.instr_sh_SB_LUT4_I1_O[1]
.sym 23096 flash_io0_oe_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_LUT4_O_I2[0]
.sym 23097 soc.cpu.mem_la_wdata[3]
.sym 23098 soc.cpu.mem_la_wdata_SB_LUT4_O_4_I3[1]
.sym 23103 soc.cpu.mem_la_wdata[2]
.sym 23107 soc.cpu.instr_sh_SB_LUT4_I1_O[1]
.sym 23108 flash_io0_oe_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_LUT4_O_I2[0]
.sym 23109 soc.cpu.pcpi_rs2[27]
.sym 23110 soc.cpu.mem_la_wdata_SB_LUT4_O_4_I3[2]
.sym 23116 soc.cpu.mem_la_wdata[3]
.sym 23125 soc.cpu.mem_la_wdata_SB_LUT4_O_4_I3[2]
.sym 23127 flash_io0_oe_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_LUT4_O_I2[0]
.sym 23128 soc.cpu.mem_la_wdata_SB_LUT4_O_4_I3[1]
.sym 23129 soc.cpu.trap_SB_LUT4_I2_O
.sym 23130 clk$SB_IO_IN_$glb_clk
.sym 23140 iomem_wdata[27]
.sym 23144 iomem_wdata[5]
.sym 23146 iomem_wdata[3]
.sym 23147 iomem_addr[4]
.sym 23148 iomem_wdata[4]
.sym 23150 soc.spimemio.xfer.flash_io0_di_SB_LUT4_I1_1_O_SB_LUT4_O_2_I3[2]
.sym 23152 iomem_wdata[2]
.sym 23154 soc.cpu.irq_mask_SB_DFFESS_Q_E
.sym 23157 soc.cpu.pcpi_rs2[18]
.sym 23158 iomem_wdata[13]
.sym 23159 soc.cpu.pcpi_rs2[20]
.sym 23161 iomem_wdata[27]
.sym 23162 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I1[1]
.sym 23163 iomem_wdata[3]
.sym 23164 soc.cpu.alu_out_SB_LUT4_O_10_I2_SB_LUT4_O_I3[2]
.sym 23167 iomem_wdata[11]
.sym 23173 soc.cpu.mem_la_wdata_SB_LUT4_O_5_I3[2]
.sym 23184 soc.cpu.trap_SB_LUT4_I2_O
.sym 23185 soc.cpu.mem_la_wdata_SB_LUT4_O_2_I3[2]
.sym 23186 soc.cpu.alu_out_SB_LUT4_O_21_I2_SB_LUT4_O_I3[2]
.sym 23187 soc.cpu.mem_la_wdata[4]
.sym 23189 flash_io0_oe_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_LUT4_O_I2[0]
.sym 23190 soc.cpu.instr_sh_SB_LUT4_I1_O[1]
.sym 23192 soc.cpu.alu_out_SB_LUT4_O_21_I2_SB_LUT4_O_I3[2]
.sym 23194 soc.cpu.alu_out_SB_LUT4_O_5_I2_SB_LUT4_O_I3[2]
.sym 23195 soc.cpu.mem_la_wdata_SB_LUT4_O_3_I3[2]
.sym 23197 flash_io0_oe_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_LUT4_O_I2[0]
.sym 23199 soc.cpu.mem_la_wdata[5]
.sym 23200 soc.cpu.pcpi_rs2[28]
.sym 23202 soc.cpu.alu_out_SB_LUT4_O_18_I2_SB_LUT4_O_I3[2]
.sym 23203 soc.cpu.mem_la_wdata[2]
.sym 23204 soc.cpu.mem_la_wdata_SB_LUT4_O_3_I3[1]
.sym 23206 flash_io0_oe_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_LUT4_O_I2[0]
.sym 23207 soc.cpu.mem_la_wdata[2]
.sym 23208 soc.cpu.alu_out_SB_LUT4_O_21_I2_SB_LUT4_O_I3[2]
.sym 23209 soc.cpu.instr_sh_SB_LUT4_I1_O[1]
.sym 23212 soc.cpu.instr_sh_SB_LUT4_I1_O[1]
.sym 23213 soc.cpu.mem_la_wdata_SB_LUT4_O_3_I3[2]
.sym 23214 flash_io0_oe_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_LUT4_O_I2[0]
.sym 23215 soc.cpu.pcpi_rs2[28]
.sym 23218 flash_io0_oe_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_LUT4_O_I2[0]
.sym 23219 soc.cpu.alu_out_SB_LUT4_O_21_I2_SB_LUT4_O_I3[2]
.sym 23220 soc.cpu.mem_la_wdata_SB_LUT4_O_5_I3[2]
.sym 23224 soc.cpu.alu_out_SB_LUT4_O_5_I2_SB_LUT4_O_I3[2]
.sym 23225 soc.cpu.mem_la_wdata_SB_LUT4_O_5_I3[2]
.sym 23226 soc.cpu.instr_sh_SB_LUT4_I1_O[1]
.sym 23227 flash_io0_oe_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_LUT4_O_I2[0]
.sym 23230 flash_io0_oe_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_LUT4_O_I2[0]
.sym 23231 soc.cpu.mem_la_wdata[5]
.sym 23232 soc.cpu.alu_out_SB_LUT4_O_18_I2_SB_LUT4_O_I3[2]
.sym 23233 soc.cpu.instr_sh_SB_LUT4_I1_O[1]
.sym 23237 soc.cpu.alu_out_SB_LUT4_O_18_I2_SB_LUT4_O_I3[2]
.sym 23238 soc.cpu.mem_la_wdata_SB_LUT4_O_2_I3[2]
.sym 23239 flash_io0_oe_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_LUT4_O_I2[0]
.sym 23242 flash_io0_oe_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_LUT4_O_I2[0]
.sym 23243 soc.cpu.mem_la_wdata[4]
.sym 23244 soc.cpu.mem_la_wdata_SB_LUT4_O_3_I3[1]
.sym 23245 soc.cpu.instr_sh_SB_LUT4_I1_O[1]
.sym 23249 soc.cpu.mem_la_wdata_SB_LUT4_O_3_I3[2]
.sym 23250 flash_io0_oe_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_LUT4_O_I2[0]
.sym 23251 soc.cpu.mem_la_wdata_SB_LUT4_O_3_I3[1]
.sym 23252 soc.cpu.trap_SB_LUT4_I2_O
.sym 23253 clk$SB_IO_IN_$glb_clk
.sym 23265 soc.cpu.alu_out_SB_LUT4_O_22_I2_SB_LUT4_O_I3[2]
.sym 23266 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2[2]
.sym 23267 iomem_wdata[15]
.sym 23269 iomem_wdata[13]
.sym 23270 flash_clk_SB_LUT4_I1_I2[3]
.sym 23271 iomem_wdata[28]
.sym 23273 iomem_wdata[31]
.sym 23274 iomem_wdata[0]
.sym 23275 iomem_wdata[26]
.sym 23277 soc.cpu.alu_out_SB_LUT4_O_26_I1[2]
.sym 23279 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_26_I1_SB_LUT4_O_I2[3]
.sym 23280 soc.cpu.alu_out_SB_LUT4_O_5_I2_SB_LUT4_O_I3[2]
.sym 23283 soc.cpu.alu_out_SB_LUT4_O_30_I2_SB_LUT4_O_I3[2]
.sym 23288 soc.cpu.alu_out_SB_LUT4_O_16_I2_SB_LUT4_O_I3[2]
.sym 23289 iomem_wdata[19]
.sym 23290 soc.cpu.mem_la_wdata_SB_LUT4_O_3_I3[1]
.sym 23297 soc.cpu.alu_out_SB_LUT4_O_12_I2_SB_LUT4_O_I3[2]
.sym 23298 soc.cpu.trap_SB_LUT4_I2_O
.sym 23299 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_26_I1_SB_LUT4_O_I2[3]
.sym 23300 soc.cpu.mem_la_wdata_SB_LUT4_O_2_I3[2]
.sym 23301 soc.cpu.alu_out_SB_LUT4_O_16_I2_SB_LUT4_O_I3[1]
.sym 23303 soc.cpu.mem_la_wdata[5]
.sym 23308 soc.cpu.pcpi_rs2[29]
.sym 23310 soc.cpu.alu_out_SB_LUT4_O_21_I2_SB_LUT4_O_I3[1]
.sym 23312 soc.cpu.instr_sra_SB_LUT4_I0_O[0]
.sym 23314 soc.cpu.alu_out_SB_LUT4_O_18_I2_SB_LUT4_O_I3[1]
.sym 23315 soc.cpu.mem_la_wdata[2]
.sym 23317 soc.cpu.pcpi_rs2[18]
.sym 23318 flash_io0_oe_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_LUT4_O_I2[0]
.sym 23319 soc.cpu.pcpi_rs2[20]
.sym 23320 soc.cpu.mem_la_wdata[3]
.sym 23321 soc.cpu.pcpi_rs1[12]
.sym 23322 soc.cpu.mem_la_wdata[4]
.sym 23323 soc.cpu.instr_sh_SB_LUT4_I1_O[1]
.sym 23324 soc.cpu.alu_out_SB_LUT4_O_10_I2_SB_LUT4_O_I3[2]
.sym 23326 flash_io0_oe_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_LUT4_O_I2[0]
.sym 23327 soc.cpu.instr_sra_SB_LUT4_I0_O[0]
.sym 23329 soc.cpu.instr_sra_SB_LUT4_I0_O[0]
.sym 23330 soc.cpu.alu_out_SB_LUT4_O_21_I2_SB_LUT4_O_I3[1]
.sym 23331 soc.cpu.pcpi_rs1[12]
.sym 23332 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_26_I1_SB_LUT4_O_I2[3]
.sym 23335 soc.cpu.alu_out_SB_LUT4_O_12_I2_SB_LUT4_O_I3[2]
.sym 23336 flash_io0_oe_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_LUT4_O_I2[0]
.sym 23337 soc.cpu.mem_la_wdata[3]
.sym 23338 soc.cpu.instr_sh_SB_LUT4_I1_O[1]
.sym 23341 soc.cpu.instr_sh_SB_LUT4_I1_O[1]
.sym 23342 soc.cpu.mem_la_wdata[2]
.sym 23343 flash_io0_oe_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_LUT4_O_I2[0]
.sym 23344 soc.cpu.pcpi_rs2[18]
.sym 23347 soc.cpu.alu_out_SB_LUT4_O_10_I2_SB_LUT4_O_I3[2]
.sym 23348 flash_io0_oe_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_LUT4_O_I2[0]
.sym 23349 soc.cpu.mem_la_wdata[5]
.sym 23350 soc.cpu.instr_sh_SB_LUT4_I1_O[1]
.sym 23353 soc.cpu.instr_sh_SB_LUT4_I1_O[1]
.sym 23354 flash_io0_oe_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_LUT4_O_I2[0]
.sym 23355 soc.cpu.mem_la_wdata_SB_LUT4_O_2_I3[2]
.sym 23356 soc.cpu.pcpi_rs2[29]
.sym 23359 soc.cpu.alu_out_SB_LUT4_O_16_I2_SB_LUT4_O_I3[1]
.sym 23360 soc.cpu.alu_out_SB_LUT4_O_18_I2_SB_LUT4_O_I3[1]
.sym 23361 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_26_I1_SB_LUT4_O_I2[3]
.sym 23362 soc.cpu.instr_sra_SB_LUT4_I0_O[0]
.sym 23365 soc.cpu.instr_sh_SB_LUT4_I1_O[1]
.sym 23366 soc.cpu.mem_la_wdata[4]
.sym 23367 flash_io0_oe_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_LUT4_O_I2[0]
.sym 23368 soc.cpu.pcpi_rs2[20]
.sym 23375 soc.cpu.trap_SB_LUT4_I2_O
.sym 23376 clk$SB_IO_IN_$glb_clk
.sym 23387 soc.cpu.alu_out_SB_LUT4_O_12_I2_SB_LUT4_O_I3[2]
.sym 23388 soc.cpu.alu_out_SB_LUT4_O_12_I2_SB_LUT4_O_I3[2]
.sym 23389 soc.cpu.irq_mask[2]
.sym 23390 iomem_wdata[30]
.sym 23394 iomem_wdata[19]
.sym 23395 iomem_addr[9]
.sym 23396 iomem_wdata[18]
.sym 23397 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_22_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 23398 iomem_wdata[17]
.sym 23400 iomem_wdata[29]
.sym 23401 soc.cpu.alu_out_SB_LUT4_O_22_I2_SB_LUT4_O_I3[2]
.sym 23404 soc.cpu.alu_out_SB_LUT4_O_21_I2_SB_LUT4_O_I3[2]
.sym 23405 soc.cpu.alu_out_SB_LUT4_O_16_I2_SB_LUT4_O_I3[2]
.sym 23406 soc.cpu.mem_la_wdata[3]
.sym 23407 iomem_wdata[29]
.sym 23408 soc.cpu.mem_la_wdata[4]
.sym 23409 soc.cpu.instr_sh_SB_LUT4_I1_O[1]
.sym 23410 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1[2]
.sym 23411 iomem_wdata[20]
.sym 23412 soc.cpu.mem_la_wdata[6]
.sym 23413 soc.cpu.mem_la_wdata[4]
.sym 23419 soc.cpu.mem_la_wdata[6]
.sym 23421 soc.cpu.mem_la_wdata_SB_LUT4_O_4_I3[1]
.sym 23422 soc.cpu.alu_out_SB_LUT4_O_21_I2_SB_LUT4_O_I3[2]
.sym 23423 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1[2]
.sym 23424 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D[0]
.sym 23425 soc.cpu.alu_out_SB_LUT4_O_21_I2_SB_LUT4_O_I3[3]
.sym 23426 soc.cpu.instr_or_SB_LUT4_I2_O[3]
.sym 23427 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I0_O[0]
.sym 23428 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_26_I1_SB_LUT4_O_I2[3]
.sym 23429 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_23_I0_SB_LUT4_O_2_I1[1]
.sym 23431 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1[1]
.sym 23434 soc.cpu.instr_or_SB_LUT4_I2_O[2]
.sym 23435 soc.cpu.alu_out_SB_LUT4_O_22_I2_SB_LUT4_O_I3[1]
.sym 23436 soc.cpu.alu_out_SB_LUT4_O_14_I2_SB_LUT4_O_I3[1]
.sym 23437 soc.cpu.pcpi_rs1[11]
.sym 23438 soc.cpu.alu_out_SB_LUT4_O_10_I2_SB_LUT4_O_I3[0]
.sym 23439 soc.cpu.alu_out_SB_LUT4_O_21_I2_SB_LUT4_O_I3[1]
.sym 23440 soc.cpu.instr_sra_SB_LUT4_I0_O[0]
.sym 23441 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D[0]
.sym 23443 soc.cpu.decoded_imm[0]
.sym 23445 soc.cpu.alu_out_SB_LUT4_O_16_I2_SB_LUT4_O_I3[1]
.sym 23446 soc.cpu.cpu_state[4]
.sym 23447 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_23_I0_SB_LUT4_O_2_I1[2]
.sym 23448 soc.cpu.alu_out_SB_LUT4_O_16_I2_SB_LUT4_O_I3[2]
.sym 23449 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_4_I0_SB_LUT4_O_1_I3[0]
.sym 23452 soc.cpu.mem_la_wdata[6]
.sym 23453 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_4_I0_SB_LUT4_O_1_I3[0]
.sym 23454 soc.cpu.alu_out_SB_LUT4_O_16_I2_SB_LUT4_O_I3[2]
.sym 23455 soc.cpu.alu_out_SB_LUT4_O_16_I2_SB_LUT4_O_I3[1]
.sym 23458 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_23_I0_SB_LUT4_O_2_I1[1]
.sym 23459 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D[0]
.sym 23460 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_23_I0_SB_LUT4_O_2_I1[2]
.sym 23461 soc.cpu.cpu_state[4]
.sym 23465 soc.cpu.decoded_imm[0]
.sym 23467 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I0_O[0]
.sym 23471 soc.cpu.mem_la_wdata_SB_LUT4_O_4_I3[1]
.sym 23473 soc.cpu.pcpi_rs1[11]
.sym 23476 soc.cpu.alu_out_SB_LUT4_O_21_I2_SB_LUT4_O_I3[1]
.sym 23477 soc.cpu.alu_out_SB_LUT4_O_10_I2_SB_LUT4_O_I3[0]
.sym 23478 soc.cpu.alu_out_SB_LUT4_O_21_I2_SB_LUT4_O_I3[3]
.sym 23479 soc.cpu.alu_out_SB_LUT4_O_21_I2_SB_LUT4_O_I3[2]
.sym 23482 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1[1]
.sym 23483 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1[2]
.sym 23484 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D[0]
.sym 23485 soc.cpu.cpu_state[4]
.sym 23488 soc.cpu.alu_out_SB_LUT4_O_21_I2_SB_LUT4_O_I3[1]
.sym 23489 soc.cpu.instr_or_SB_LUT4_I2_O[3]
.sym 23490 soc.cpu.instr_or_SB_LUT4_I2_O[2]
.sym 23491 soc.cpu.alu_out_SB_LUT4_O_21_I2_SB_LUT4_O_I3[2]
.sym 23494 soc.cpu.instr_sra_SB_LUT4_I0_O[0]
.sym 23495 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_26_I1_SB_LUT4_O_I2[3]
.sym 23496 soc.cpu.alu_out_SB_LUT4_O_14_I2_SB_LUT4_O_I3[1]
.sym 23497 soc.cpu.alu_out_SB_LUT4_O_22_I2_SB_LUT4_O_I3[1]
.sym 23512 soc.cpu.cpuregs_rs1[15]
.sym 23513 iomem_addr[16]
.sym 23515 soc.cpu.alu_out_SB_LUT4_O_21_I2_SB_LUT4_O_I3[1]
.sym 23516 iomem_addr[7]
.sym 23517 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_23_I0_SB_LUT4_O_2_I1[1]
.sym 23518 soc.cpu.cpu_state[2]
.sym 23519 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1[2]
.sym 23520 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D[0]
.sym 23522 soc.cpu.trap_SB_LUT4_I2_O
.sym 23523 soc.cpu.instr_timer_SB_LUT4_I3_O[1]
.sym 23524 iomem_addr[14]
.sym 23525 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I1_O[1]
.sym 23528 soc.cpu.mem_la_wdata[2]
.sym 23536 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I1_SB_LUT4_O_1_I2[1]
.sym 23542 soc.cpu.instr_sra_SB_LUT4_I0_O[0]
.sym 23543 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I1_SB_LUT4_O_1_I2[1]
.sym 23544 soc.cpu.irq_mask_SB_DFFESS_Q_E
.sym 23545 soc.cpu.alu_out_SB_LUT4_O_20_I1[0]
.sym 23546 soc.cpu.instr_or_SB_LUT4_I2_O[2]
.sym 23547 soc.cpu.pcpi_rs1[11]
.sym 23549 soc.cpu.instr_sra_SB_LUT4_I0_O[0]
.sym 23550 soc.cpu.alu_out_SB_LUT4_O_18_I2_SB_LUT4_O_I3[1]
.sym 23551 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_26_I1_SB_LUT4_O_I2[3]
.sym 23552 soc.cpu.instr_or_SB_LUT4_I2_O[3]
.sym 23553 soc.cpu.pcpi_rs1[8]
.sym 23554 soc.cpu.alu_out_SB_LUT4_O_17_I2_SB_LUT4_O_I3[3]
.sym 23555 soc.cpu.alu_out_SB_LUT4_O_17_I2_SB_LUT4_O_I3[2]
.sym 23558 soc.cpu.alu_out_SB_LUT4_O_12_I2_SB_LUT4_O_I3[1]
.sym 23561 soc.cpu.cpuregs_rs1[2]
.sym 23562 soc.cpu.is_lui_auipc_jal
.sym 23563 soc.cpu.alu_out_SB_LUT4_O_12_I2_SB_LUT4_O_I3[2]
.sym 23564 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 23565 soc.cpu.alu_out_SB_LUT4_O_14_I2_SB_LUT4_O_I3[2]
.sym 23567 soc.cpu.alu_out_SB_LUT4_O_14_I2_SB_LUT4_O_I3[1]
.sym 23568 soc.cpu.alu_out_SB_LUT4_O_18_I2_SB_LUT4_O_I3[1]
.sym 23569 soc.cpu.alu_out_SB_LUT4_O_10_I2_SB_LUT4_O_I3[0]
.sym 23570 soc.cpu.reg_pc[2]
.sym 23571 soc.cpu.alu_out_SB_LUT4_O_20_I1[3]
.sym 23572 soc.cpu.alu_out_SB_LUT4_O_17_I2_SB_LUT4_O_I3[1]
.sym 23573 soc.cpu.alu_out_SB_LUT4_O_18_I2_SB_LUT4_O_I3[2]
.sym 23575 soc.cpu.instr_sra_SB_LUT4_I0_O[0]
.sym 23576 soc.cpu.alu_out_SB_LUT4_O_18_I2_SB_LUT4_O_I3[1]
.sym 23577 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_26_I1_SB_LUT4_O_I2[3]
.sym 23578 soc.cpu.pcpi_rs1[11]
.sym 23581 soc.cpu.cpuregs_rs1[2]
.sym 23582 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 23583 soc.cpu.reg_pc[2]
.sym 23584 soc.cpu.is_lui_auipc_jal
.sym 23590 soc.cpu.cpuregs_rs1[2]
.sym 23593 soc.cpu.alu_out_SB_LUT4_O_17_I2_SB_LUT4_O_I3[1]
.sym 23594 soc.cpu.alu_out_SB_LUT4_O_17_I2_SB_LUT4_O_I3[2]
.sym 23595 soc.cpu.alu_out_SB_LUT4_O_17_I2_SB_LUT4_O_I3[3]
.sym 23596 soc.cpu.alu_out_SB_LUT4_O_10_I2_SB_LUT4_O_I3[0]
.sym 23599 soc.cpu.instr_or_SB_LUT4_I2_O[2]
.sym 23600 soc.cpu.instr_or_SB_LUT4_I2_O[3]
.sym 23601 soc.cpu.alu_out_SB_LUT4_O_17_I2_SB_LUT4_O_I3[2]
.sym 23602 soc.cpu.alu_out_SB_LUT4_O_17_I2_SB_LUT4_O_I3[1]
.sym 23605 soc.cpu.alu_out_SB_LUT4_O_18_I2_SB_LUT4_O_I3[1]
.sym 23606 soc.cpu.alu_out_SB_LUT4_O_18_I2_SB_LUT4_O_I3[2]
.sym 23607 soc.cpu.alu_out_SB_LUT4_O_14_I2_SB_LUT4_O_I3[2]
.sym 23608 soc.cpu.alu_out_SB_LUT4_O_14_I2_SB_LUT4_O_I3[1]
.sym 23611 soc.cpu.pcpi_rs1[8]
.sym 23612 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I1_SB_LUT4_O_1_I2[1]
.sym 23613 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_26_I1_SB_LUT4_O_I2[3]
.sym 23614 soc.cpu.instr_sra_SB_LUT4_I0_O[0]
.sym 23617 soc.cpu.alu_out_SB_LUT4_O_12_I2_SB_LUT4_O_I3[2]
.sym 23618 soc.cpu.alu_out_SB_LUT4_O_12_I2_SB_LUT4_O_I3[1]
.sym 23619 soc.cpu.alu_out_SB_LUT4_O_20_I1[0]
.sym 23620 soc.cpu.alu_out_SB_LUT4_O_20_I1[3]
.sym 23621 soc.cpu.irq_mask_SB_DFFESS_Q_E
.sym 23622 clk$SB_IO_IN_$glb_clk
.sym 23623 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 23632 soc.cpu.cpuregs_rs1[7]
.sym 23634 soc.cpu.cpuregs.regs.0.0.0_RDATA_13_SB_LUT4_I0_O[1]
.sym 23635 soc.cpu.cpuregs_rs1[7]
.sym 23636 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_25_I0_SB_LUT4_O_2_I1[1]
.sym 23637 soc.cpu.reg_next_pc[0]
.sym 23638 soc.cpu.alu_out_SB_LUT4_O_30_I2_SB_LUT4_O_I3[1]
.sym 23641 soc.cpu.count_cycle[0]
.sym 23642 soc.cpu.irq_mask[1]
.sym 23643 soc.cpu.alu_out_SB_LUT4_O_17_I2_SB_LUT4_O_I3[2]
.sym 23644 soc.cpu.alu_out_SB_LUT4_O_17_I2_SB_LUT4_O_I3[1]
.sym 23646 soc.cpu.alu_out_SB_LUT4_O_18_I2_SB_LUT4_O_I3[1]
.sym 23648 soc.cpu.alu_out_SB_LUT4_O_26_I1[2]
.sym 23649 soc.cpu.do_waitirq_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_3_I2[0]
.sym 23651 soc.cpu.alu_out_SB_LUT4_O_17_I2[1]
.sym 23653 soc.cpu.alu_out_SB_LUT4_O_14_I2_SB_LUT4_O_I3[1]
.sym 23654 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I1[1]
.sym 23655 soc.cpu.pcpi_rs2[20]
.sym 23657 soc.cpu.alu_out_q[4]
.sym 23658 soc.cpu.instr_timer_SB_LUT4_I3_O[1]
.sym 23666 soc.cpu.instr_or_SB_LUT4_I2_O[3]
.sym 23667 soc.cpu.alu_out_SB_LUT4_O_22_I2_SB_LUT4_O_I3[2]
.sym 23668 soc.cpu.cpuregs.regs.0.0.0_RDATA_15_SB_LUT4_I0_O[1]
.sym 23670 soc.cpu.decoded_imm[2]
.sym 23671 soc.cpu.instr_or_SB_LUT4_I2_O[2]
.sym 23673 soc.cpu.pcpi_rs1[11]
.sym 23674 soc.cpu.instr_or_SB_LUT4_I2_O[3]
.sym 23678 soc.cpu.alu_out_SB_LUT4_O_10_I2_SB_LUT4_O_I3[0]
.sym 23679 soc.cpu.alu_out_SB_LUT4_O_22_I2_SB_LUT4_O_I3[1]
.sym 23680 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 23681 soc.cpu.pcpi_rs1[3]
.sym 23682 soc.cpu.alu_out_SB_LUT4_O_22_I2_SB_LUT4_O_I3[3]
.sym 23684 soc.cpu.decoded_imm[0]
.sym 23686 soc.cpu.mem_la_wdata[3]
.sym 23687 soc.cpu.alu_out_SB_LUT4_O_16_I2_SB_LUT4_O_I3[3]
.sym 23689 soc.cpu.alu_out_SB_LUT4_O_16_I2_SB_LUT4_O_I3[2]
.sym 23690 soc.cpu.mem_la_wdata_SB_LUT4_O_4_I3[1]
.sym 23691 soc.cpu.alu_out_SB_LUT4_O_16_I2_SB_LUT4_O_I3[1]
.sym 23692 soc.cpu.is_sll_srl_sra_SB_LUT4_I1_O_SB_LUT4_I1_I0_SB_LUT4_I2_O[2]
.sym 23695 soc.cpu.cpuregs.regs.0.0.0_RDATA_13_SB_LUT4_I0_O[1]
.sym 23698 soc.cpu.alu_out_SB_LUT4_O_10_I2_SB_LUT4_O_I3[0]
.sym 23699 soc.cpu.alu_out_SB_LUT4_O_16_I2_SB_LUT4_O_I3[2]
.sym 23700 soc.cpu.alu_out_SB_LUT4_O_16_I2_SB_LUT4_O_I3[3]
.sym 23701 soc.cpu.alu_out_SB_LUT4_O_16_I2_SB_LUT4_O_I3[1]
.sym 23704 soc.cpu.alu_out_SB_LUT4_O_22_I2_SB_LUT4_O_I3[1]
.sym 23705 soc.cpu.alu_out_SB_LUT4_O_22_I2_SB_LUT4_O_I3[2]
.sym 23706 soc.cpu.instr_or_SB_LUT4_I2_O[3]
.sym 23707 soc.cpu.instr_or_SB_LUT4_I2_O[2]
.sym 23710 soc.cpu.instr_or_SB_LUT4_I2_O[2]
.sym 23711 soc.cpu.instr_or_SB_LUT4_I2_O[3]
.sym 23712 soc.cpu.mem_la_wdata_SB_LUT4_O_4_I3[1]
.sym 23713 soc.cpu.pcpi_rs1[11]
.sym 23716 soc.cpu.mem_la_wdata[3]
.sym 23719 soc.cpu.pcpi_rs1[3]
.sym 23723 soc.cpu.cpuregs.regs.0.0.0_RDATA_15_SB_LUT4_I0_O[1]
.sym 23724 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 23725 soc.cpu.decoded_imm[0]
.sym 23728 soc.cpu.alu_out_SB_LUT4_O_22_I2_SB_LUT4_O_I3[3]
.sym 23729 soc.cpu.alu_out_SB_LUT4_O_10_I2_SB_LUT4_O_I3[0]
.sym 23730 soc.cpu.alu_out_SB_LUT4_O_22_I2_SB_LUT4_O_I3[1]
.sym 23731 soc.cpu.alu_out_SB_LUT4_O_22_I2_SB_LUT4_O_I3[2]
.sym 23734 soc.cpu.instr_or_SB_LUT4_I2_O[2]
.sym 23735 soc.cpu.alu_out_SB_LUT4_O_16_I2_SB_LUT4_O_I3[2]
.sym 23736 soc.cpu.instr_or_SB_LUT4_I2_O[3]
.sym 23737 soc.cpu.alu_out_SB_LUT4_O_16_I2_SB_LUT4_O_I3[1]
.sym 23740 soc.cpu.decoded_imm[2]
.sym 23742 soc.cpu.cpuregs.regs.0.0.0_RDATA_13_SB_LUT4_I0_O[1]
.sym 23743 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 23744 soc.cpu.is_sll_srl_sra_SB_LUT4_I1_O_SB_LUT4_I1_I0_SB_LUT4_I2_O[2]
.sym 23745 clk$SB_IO_IN_$glb_clk
.sym 23757 soc.cpu.alu_out_q[9]
.sym 23758 soc.cpu.cpuregs_rs1[13]
.sym 23761 soc.cpu.alu_out_SB_LUT4_O_22_I2_SB_LUT4_O_I3[2]
.sym 23764 soc.cpu.alu_out_q[6]
.sym 23767 soc.cpu.count_cycle[7]
.sym 23769 soc.cpu.alu_out_SB_LUT4_O_26_I1[2]
.sym 23770 iomem_wdata[21]
.sym 23771 soc.cpu.cpuregs_raddr2[0]
.sym 23773 soc.cpu.alu_out_q[14]
.sym 23774 soc.cpu.mem_la_wdata_SB_LUT4_O_3_I3[1]
.sym 23775 soc.cpu.alu_out_SB_LUT4_O_16_I2_SB_LUT4_O_I3[2]
.sym 23776 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 23777 soc.cpu.alu_out_q[15]
.sym 23778 soc.cpu.is_sll_srl_sra_SB_LUT4_I1_O_SB_LUT4_I1_I0_SB_LUT4_I2_O[2]
.sym 23779 soc.cpu.alu_out_SB_LUT4_O_30_I2_SB_LUT4_O_I3[2]
.sym 23788 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I1_O[2]
.sym 23790 soc.cpu.alu_out_SB_LUT4_O_20_I2[3]
.sym 23791 soc.cpu.alu_out_SB_LUT4_O_20_I1[0]
.sym 23793 soc.cpu.alu_out_SB_LUT4_O_21_I2[1]
.sym 23795 soc.cpu.mem_la_wdata[4]
.sym 23796 soc.cpu.alu_out_SB_LUT4_O_16_I2[1]
.sym 23797 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I1_O[1]
.sym 23798 soc.cpu.alu_out_SB_LUT4_O_10_I2_SB_LUT4_O_I3[0]
.sym 23799 soc.cpu.alu_out_SB_LUT4_O_1_I1[2]
.sym 23800 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I1_O[0]
.sym 23801 soc.cpu.alu_out_SB_LUT4_O_22_I2[1]
.sym 23802 soc.cpu.alu_out_SB_LUT4_O_16_I2[0]
.sym 23803 soc.cpu.alu_out_SB_LUT4_O_10_I2_SB_LUT4_O_I3[0]
.sym 23804 soc.cpu.alu_out_SB_LUT4_O_17_I2[0]
.sym 23806 soc.cpu.instr_or_SB_LUT4_I2_O[3]
.sym 23807 soc.cpu.instr_or_SB_LUT4_I2_O[2]
.sym 23808 soc.cpu.alu_out_SB_LUT4_O_20_I2[2]
.sym 23811 soc.cpu.alu_out_SB_LUT4_O_17_I2[1]
.sym 23812 soc.cpu.alu_out_SB_LUT4_O_27_I2[3]
.sym 23813 soc.cpu.pcpi_rs1[4]
.sym 23814 soc.cpu.alu_out_SB_LUT4_O_27_I2[2]
.sym 23816 soc.cpu.alu_out_SB_LUT4_O_21_I2[0]
.sym 23818 soc.cpu.alu_out_SB_LUT4_O_22_I2[0]
.sym 23821 soc.cpu.pcpi_rs1[4]
.sym 23822 soc.cpu.instr_or_SB_LUT4_I2_O[2]
.sym 23823 soc.cpu.instr_or_SB_LUT4_I2_O[3]
.sym 23824 soc.cpu.mem_la_wdata[4]
.sym 23827 soc.cpu.alu_out_SB_LUT4_O_21_I2[0]
.sym 23829 soc.cpu.alu_out_SB_LUT4_O_21_I2[1]
.sym 23833 soc.cpu.alu_out_SB_LUT4_O_1_I1[2]
.sym 23834 soc.cpu.alu_out_SB_LUT4_O_27_I2[3]
.sym 23835 soc.cpu.alu_out_SB_LUT4_O_10_I2_SB_LUT4_O_I3[0]
.sym 23836 soc.cpu.alu_out_SB_LUT4_O_27_I2[2]
.sym 23839 soc.cpu.alu_out_SB_LUT4_O_22_I2[0]
.sym 23840 soc.cpu.alu_out_SB_LUT4_O_22_I2[1]
.sym 23845 soc.cpu.alu_out_SB_LUT4_O_20_I2[3]
.sym 23846 soc.cpu.alu_out_SB_LUT4_O_10_I2_SB_LUT4_O_I3[0]
.sym 23847 soc.cpu.alu_out_SB_LUT4_O_20_I2[2]
.sym 23848 soc.cpu.alu_out_SB_LUT4_O_20_I1[0]
.sym 23851 soc.cpu.alu_out_SB_LUT4_O_17_I2[1]
.sym 23852 soc.cpu.alu_out_SB_LUT4_O_17_I2[0]
.sym 23857 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I1_O[2]
.sym 23858 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I1_O[0]
.sym 23859 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I1_O[1]
.sym 23863 soc.cpu.alu_out_SB_LUT4_O_16_I2[1]
.sym 23865 soc.cpu.alu_out_SB_LUT4_O_16_I2[0]
.sym 23868 clk$SB_IO_IN_$glb_clk
.sym 23880 soc.cpu.decoded_imm[4]
.sym 23881 soc.cpu.is_lui_auipc_jal
.sym 23882 iomem_addr[3]
.sym 23883 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 23884 iomem_addr[6]
.sym 23885 iomem_addr[11]
.sym 23887 soc.cpu.cpuregs_rs1[2]
.sym 23888 iomem_addr[11]
.sym 23892 soc.cpu.alu_out_q[11]
.sym 23894 soc.cpu.cpuregs.regs.0.0.0_RDATA_11_SB_LUT4_I0_O[1]
.sym 23895 soc.cpu.alu_out_SB_LUT4_O_21_I2_SB_LUT4_O_I3[2]
.sym 23896 soc.cpu.instr_timer_SB_LUT4_I3_O[3]
.sym 23897 soc.cpu.mem_la_wdata[3]
.sym 23900 soc.cpu.mem_la_wdata[4]
.sym 23902 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1[2]
.sym 23903 soc.cpu.mem_la_wdata[6]
.sym 23904 soc.cpu.alu_out_SB_LUT4_O_16_I2_SB_LUT4_O_I3[2]
.sym 23912 soc.cpu.cpuregs.regs.0.0.0_RDATA_11_SB_LUT4_I0_O[1]
.sym 23913 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_1_I1[3]
.sym 23917 soc.cpu.do_waitirq_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_3_I2[0]
.sym 23919 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_1_I1[1]
.sym 23922 soc.cpu.is_sll_srl_sra_SB_LUT4_I1_O_SB_LUT4_I1_I0_SB_LUT4_I2_O[2]
.sym 23923 soc.cpu.is_slli_srli_srai
.sym 23925 soc.cpu.cpuregs_raddr2[2]
.sym 23926 soc.cpu.irq_mask[0]
.sym 23929 soc.cpu.cpuregs.regs.0.0.0_RDATA_13_SB_LUT4_I0_O[1]
.sym 23930 soc.cpu.instr_timer_SB_LUT4_I3_O[1]
.sym 23931 soc.cpu.cpuregs_raddr2[0]
.sym 23932 UART_RX_SB_LUT4_I1_I0[3]
.sym 23933 soc.cpu.decoded_imm[4]
.sym 23934 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O[1]
.sym 23938 soc.cpu.cpuregs.regs.0.0.0_RDATA_15_SB_LUT4_I0_O[1]
.sym 23940 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_1_I1[0]
.sym 23942 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 23944 soc.cpu.irq_mask[0]
.sym 23945 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O[1]
.sym 23946 soc.cpu.do_waitirq_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_3_I2[0]
.sym 23947 UART_RX_SB_LUT4_I1_I0[3]
.sym 23962 soc.cpu.cpuregs_raddr2[2]
.sym 23963 soc.cpu.cpuregs.regs.0.0.0_RDATA_13_SB_LUT4_I0_O[1]
.sym 23964 soc.cpu.is_slli_srli_srai
.sym 23968 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_1_I1[3]
.sym 23969 soc.cpu.instr_timer_SB_LUT4_I3_O[1]
.sym 23970 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_1_I1[0]
.sym 23971 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_1_I1[1]
.sym 23975 soc.cpu.cpuregs.regs.0.0.0_RDATA_15_SB_LUT4_I0_O[1]
.sym 23976 soc.cpu.is_slli_srli_srai
.sym 23977 soc.cpu.cpuregs_raddr2[0]
.sym 23987 soc.cpu.decoded_imm[4]
.sym 23988 soc.cpu.cpuregs.regs.0.0.0_RDATA_11_SB_LUT4_I0_O[1]
.sym 23989 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 23990 soc.cpu.is_sll_srl_sra_SB_LUT4_I1_O_SB_LUT4_I1_I0_SB_LUT4_I2_O[2]
.sym 23991 clk$SB_IO_IN_$glb_clk
.sym 24003 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 24004 soc.cpu.decoded_imm[1]
.sym 24005 soc.cpu.alu_out_SB_LUT4_O_16_I2_SB_LUT4_O_I3[1]
.sym 24010 iomem_addr[12]
.sym 24011 soc.cpu.pcpi_rs1[12]
.sym 24013 soc.cpu.cpuregs_rs1[1]
.sym 24016 soc.cpu.cpu_state[2]
.sym 24017 soc.cpu.is_lui_auipc_jal
.sym 24018 UART_RX_SB_LUT4_I1_I0[3]
.sym 24019 soc.cpu.cpuregs.regs.0.0.0_RDATA[3]
.sym 24020 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O[1]
.sym 24021 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I1_O[1]
.sym 24023 soc.cpu.cpuregs.regs.0.0.0_RDATA_5_SB_LUT4_I0_O[1]
.sym 24024 soc.cpu.reg_pc[11]
.sym 24025 soc.cpu.cpuregs.regs.0.0.1_RDATA[2]
.sym 24026 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_1_I1[0]
.sym 24027 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 24028 UART_RX_SB_LUT4_I1_I0[3]
.sym 24036 soc.cpu.decoded_imm[10]
.sym 24037 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2[1]
.sym 24038 soc.cpu.decoded_imm[14]
.sym 24040 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2[3]
.sym 24041 soc.cpu.cpuregs.regs.0.0.0_RDATA_5_SB_LUT4_I0_O[1]
.sym 24042 soc.cpu.cpuregs.regs.0.0.0_RDATA_11_SB_LUT4_I0_O[1]
.sym 24047 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2[0]
.sym 24049 soc.cpu.cpuregs.regs.0.0.0_RDATA_12_SB_LUT4_I0_O[1]
.sym 24051 soc.cpu.decoded_imm[3]
.sym 24052 soc.cpu.cpuregs.regs.0.0.0_RDATA_14_SB_LUT4_I0_O[1]
.sym 24053 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2[2]
.sym 24054 soc.cpu.is_slli_srli_srai
.sym 24057 soc.cpu.cpuregs_raddr2[1]
.sym 24060 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 24061 soc.cpu.is_sll_srl_sra_SB_LUT4_I1_O_SB_LUT4_I1_I0_SB_LUT4_I2_O[2]
.sym 24062 soc.cpu.cpuregs_raddr2[3]
.sym 24063 soc.cpu.cpuregs_raddr2[4]
.sym 24064 soc.cpu.cpuregs.regs.0.0.0_RDATA_1_SB_LUT4_I0_O[1]
.sym 24065 soc.cpu.decoded_imm[1]
.sym 24068 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 24069 soc.cpu.decoded_imm[14]
.sym 24070 soc.cpu.cpuregs.regs.0.0.0_RDATA_1_SB_LUT4_I0_O[1]
.sym 24074 soc.cpu.cpuregs.regs.0.0.0_RDATA_12_SB_LUT4_I0_O[1]
.sym 24075 soc.cpu.cpuregs_raddr2[3]
.sym 24076 soc.cpu.is_slli_srli_srai
.sym 24079 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2[0]
.sym 24080 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2[1]
.sym 24081 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2[3]
.sym 24082 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2[2]
.sym 24085 soc.cpu.cpuregs_raddr2[1]
.sym 24086 soc.cpu.is_slli_srli_srai
.sym 24088 soc.cpu.cpuregs.regs.0.0.0_RDATA_14_SB_LUT4_I0_O[1]
.sym 24091 soc.cpu.cpuregs.regs.0.0.0_RDATA_14_SB_LUT4_I0_O[1]
.sym 24093 soc.cpu.decoded_imm[1]
.sym 24094 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 24098 soc.cpu.is_slli_srli_srai
.sym 24099 soc.cpu.cpuregs.regs.0.0.0_RDATA_11_SB_LUT4_I0_O[1]
.sym 24100 soc.cpu.cpuregs_raddr2[4]
.sym 24103 soc.cpu.decoded_imm[10]
.sym 24104 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 24106 soc.cpu.cpuregs.regs.0.0.0_RDATA_5_SB_LUT4_I0_O[1]
.sym 24109 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 24110 soc.cpu.cpuregs.regs.0.0.0_RDATA_12_SB_LUT4_I0_O[1]
.sym 24111 soc.cpu.decoded_imm[3]
.sym 24113 soc.cpu.is_sll_srl_sra_SB_LUT4_I1_O_SB_LUT4_I1_I0_SB_LUT4_I2_O[2]
.sym 24114 clk$SB_IO_IN_$glb_clk
.sym 24129 soc.cpu.irq_mask_SB_DFFESS_Q_E
.sym 24130 soc.cpu.instr_timer_SB_LUT4_I3_O[0]
.sym 24131 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2[1]
.sym 24132 iomem_addr[2]
.sym 24133 soc.cpu.alu_out_q[2]
.sym 24134 soc.cpu.pcpi_rs1[2]
.sym 24135 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2[0]
.sym 24139 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_26_I1_SB_LUT4_O_I2[1]
.sym 24142 soc.cpu.cpuregs.wdata_SB_LUT4_O_31_I2_SB_LUT4_O_I3[3]
.sym 24143 soc.cpu.cpuregs.regs.0.0.0_RDATA_11[0]
.sym 24144 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 24145 soc.cpu.cpuregs.regs.0.0.0_RDATA_12[0]
.sym 24146 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_10_I2_SB_LUT4_O_I2[1]
.sym 24147 soc.cpu.pcpi_rs2[20]
.sym 24148 soc.cpu.cpuregs_rs1[15]
.sym 24149 soc.cpu.cpuregs_rs1[4]
.sym 24150 soc.cpu.cpuregs.regs.0.0.0_RDATA_1_SB_LUT4_I0_O[1]
.sym 24151 soc.cpu.reg_pc[14]
.sym 24157 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[15]
.sym 24158 soc.cpu.do_waitirq_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_3_I2[0]
.sym 24159 soc.cpu.cpuregs.regs.0.0.0_RDATA_11[1]
.sym 24161 soc.cpu.cpuregs.regs.0.0.0_RDATA_12[1]
.sym 24162 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 24163 soc.cpu.instr_or_SB_LUT4_I2_O[2]
.sym 24164 soc.cpu.instr_timer_SB_LUT4_I3_O[0]
.sym 24166 soc.cpu.instr_or_SB_LUT4_I2_O[3]
.sym 24167 soc.cpu.cpuregs.regs.0.0.0_RDATA_11[0]
.sym 24168 soc.cpu.instr_timer_SB_LUT4_I3_O[3]
.sym 24169 soc.cpu.cpuregs.regs.0.0.0_RDATA_12[0]
.sym 24171 soc.cpu.cpuregs.regs.0.0.0_RDATA[2]
.sym 24173 soc.cpu.irq_mask[0]
.sym 24174 soc.cpu.cpuregs_rs1[15]
.sym 24175 soc.cpu.reg_pc[14]
.sym 24176 soc.cpu.is_lui_auipc_jal
.sym 24177 soc.cpu.cpuregs_rs1[11]
.sym 24178 soc.cpu.pcpi_rs1[29]
.sym 24179 soc.cpu.cpuregs.regs.0.0.0_RDATA[3]
.sym 24180 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O[1]
.sym 24183 soc.cpu.pcpi_rs2[29]
.sym 24184 soc.cpu.reg_pc[11]
.sym 24185 soc.cpu.cpuregs_rs1[14]
.sym 24186 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 24187 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 24188 UART_RX_SB_LUT4_I1_I0[3]
.sym 24190 soc.cpu.cpuregs.regs.0.0.0_RDATA_11[1]
.sym 24191 soc.cpu.cpuregs.regs.0.0.0_RDATA_11[0]
.sym 24192 soc.cpu.cpuregs.regs.0.0.0_RDATA[3]
.sym 24193 soc.cpu.cpuregs.regs.0.0.0_RDATA[2]
.sym 24196 soc.cpu.is_lui_auipc_jal
.sym 24197 soc.cpu.reg_pc[14]
.sym 24198 soc.cpu.cpuregs_rs1[14]
.sym 24199 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 24202 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[15]
.sym 24203 soc.cpu.cpuregs_rs1[15]
.sym 24204 soc.cpu.instr_timer_SB_LUT4_I3_O[3]
.sym 24205 soc.cpu.instr_timer_SB_LUT4_I3_O[0]
.sym 24208 soc.cpu.pcpi_rs1[29]
.sym 24209 soc.cpu.instr_or_SB_LUT4_I2_O[3]
.sym 24210 soc.cpu.pcpi_rs2[29]
.sym 24211 soc.cpu.instr_or_SB_LUT4_I2_O[2]
.sym 24214 soc.cpu.cpuregs_rs1[11]
.sym 24215 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 24216 soc.cpu.reg_pc[11]
.sym 24217 soc.cpu.is_lui_auipc_jal
.sym 24220 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 24221 soc.cpu.irq_mask[0]
.sym 24222 soc.cpu.do_waitirq_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_3_I2[0]
.sym 24228 UART_RX_SB_LUT4_I1_I0[3]
.sym 24229 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O[1]
.sym 24232 soc.cpu.cpuregs.regs.0.0.0_RDATA[2]
.sym 24233 soc.cpu.cpuregs.regs.0.0.0_RDATA[3]
.sym 24234 soc.cpu.cpuregs.regs.0.0.0_RDATA_12[0]
.sym 24235 soc.cpu.cpuregs.regs.0.0.0_RDATA_12[1]
.sym 24237 clk$SB_IO_IN_$glb_clk
.sym 24238 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 24248 iomem_wdata[4]
.sym 24251 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[15]
.sym 24253 soc.cpu.cpuregs.regs.0.0.0_RDATA_11[1]
.sym 24254 soc.cpu.count_instr[39]
.sym 24257 soc.cpu.timer[15]
.sym 24258 soc.cpu.alu_out_q[15]
.sym 24259 soc.cpu.count_cycle[39]
.sym 24260 soc.cpu.instr_timer_SB_LUT4_I3_O[0]
.sym 24262 soc.cpu.do_waitirq_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_3_I2[0]
.sym 24263 soc.cpu.cpuregs_rs1[11]
.sym 24265 soc.cpu.cpuregs.regs.0.0.0_RDATA_15[0]
.sym 24266 soc.cpu.cpuregs.regs.0.0.1_RDATA_1[0]
.sym 24267 soc.cpu.alu_out_SB_LUT4_O_16_I2_SB_LUT4_O_I3[2]
.sym 24268 soc.cpu.cpuregs.regs.0.0.0_RDATA_14[0]
.sym 24269 soc.cpu.cpuregs.regs.0.0.1_RDATA[3]
.sym 24270 soc.cpu.alu_out_q[14]
.sym 24271 soc.cpu.cpuregs_rs1[7]
.sym 24272 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 24273 soc.cpu.mem_la_wdata_SB_LUT4_O_3_I3[1]
.sym 24274 soc.cpu.is_sll_srl_sra_SB_LUT4_I1_O_SB_LUT4_I1_I0_SB_LUT4_I2_O[2]
.sym 24283 soc.cpu.cpuregs.regs.0.0.0_RDATA_15[0]
.sym 24285 soc.cpu.reg_pc[15]
.sym 24286 soc.cpu.cpuregs.regs.0.0.0_RDATA_15[1]
.sym 24287 soc.cpu.cpuregs.regs.0.0.1_RDATA[3]
.sym 24288 soc.cpu.reg_pc[13]
.sym 24289 soc.cpu.is_lui_auipc_jal
.sym 24291 soc.cpu.cpuregs_wrdata[0]
.sym 24292 soc.cpu.cpuregs.regs.0.0.0_RDATA_14[0]
.sym 24293 soc.cpu.cpuregs.regs.0.0.0_RDATA[3]
.sym 24294 soc.cpu.cpuregs.regs.0.0.0_RDATA[2]
.sym 24295 soc.cpu.cpuregs.regs.0.0.1_RDATA[3]
.sym 24297 soc.cpu.cpuregs.regs.0.0.1_RDATA[2]
.sym 24298 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 24299 soc.cpu.cpuregs_rs1[15]
.sym 24300 soc.cpu.cpuregs.regs.0.0.0_RDATA_14[1]
.sym 24303 soc.cpu.cpuregs_rs1[13]
.sym 24306 soc.cpu.cpuregs.regs.0.0.0_RDATA_11[1]
.sym 24307 soc.cpu.cpuregs.regs.0.0.1_RDATA_11[0]
.sym 24309 soc.cpu.cpuregs.regs.0.0.1_RDATA_15[0]
.sym 24311 soc.cpu.cpuregs.regs.0.0.1_RDATA_14[0]
.sym 24313 soc.cpu.is_lui_auipc_jal
.sym 24314 soc.cpu.cpuregs_rs1[15]
.sym 24315 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 24316 soc.cpu.reg_pc[15]
.sym 24319 soc.cpu.cpuregs.regs.0.0.0_RDATA[2]
.sym 24320 soc.cpu.cpuregs.regs.0.0.0_RDATA_14[1]
.sym 24321 soc.cpu.cpuregs.regs.0.0.0_RDATA_14[0]
.sym 24322 soc.cpu.cpuregs.regs.0.0.0_RDATA[3]
.sym 24325 soc.cpu.cpuregs.regs.0.0.1_RDATA[3]
.sym 24326 soc.cpu.cpuregs.regs.0.0.0_RDATA_11[1]
.sym 24327 soc.cpu.cpuregs.regs.0.0.1_RDATA_11[0]
.sym 24328 soc.cpu.cpuregs.regs.0.0.1_RDATA[2]
.sym 24331 soc.cpu.cpuregs.regs.0.0.0_RDATA_15[0]
.sym 24332 soc.cpu.cpuregs.regs.0.0.0_RDATA[3]
.sym 24333 soc.cpu.cpuregs.regs.0.0.0_RDATA[2]
.sym 24334 soc.cpu.cpuregs.regs.0.0.0_RDATA_15[1]
.sym 24337 soc.cpu.cpuregs.regs.0.0.0_RDATA_15[1]
.sym 24338 soc.cpu.cpuregs.regs.0.0.1_RDATA[3]
.sym 24339 soc.cpu.cpuregs.regs.0.0.1_RDATA_15[0]
.sym 24340 soc.cpu.cpuregs.regs.0.0.1_RDATA[2]
.sym 24343 soc.cpu.reg_pc[13]
.sym 24344 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 24345 soc.cpu.cpuregs_rs1[13]
.sym 24346 soc.cpu.is_lui_auipc_jal
.sym 24349 soc.cpu.cpuregs.regs.0.0.0_RDATA_14[1]
.sym 24350 soc.cpu.cpuregs.regs.0.0.1_RDATA[2]
.sym 24351 soc.cpu.cpuregs.regs.0.0.1_RDATA_14[0]
.sym 24352 soc.cpu.cpuregs.regs.0.0.1_RDATA[3]
.sym 24356 soc.cpu.cpuregs_wrdata[0]
.sym 24360 clk$SB_IO_IN_$glb_clk
.sym 24373 soc.cpu.cpuregs_raddr2[3]
.sym 24374 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 24376 soc.cpu.alu_out_q[21]
.sym 24377 iomem_addr[5]
.sym 24380 soc.cpu.count_cycle[46]
.sym 24383 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 24384 soc.cpu.cpuregs_rs1[2]
.sym 24386 soc.cpu.cpuregs.regs.0.0.0_RDATA_14[1]
.sym 24387 soc.cpu.mem_la_wdata[6]
.sym 24388 soc.cpu.reg_next_pc[0]
.sym 24389 soc.cpu.decoded_imm[15]
.sym 24390 soc.cpu.cpuregs.regs.0.0.0_RDATA[2]
.sym 24392 soc.cpu.cpuregs.regs.0.0.0_RDATA_11[1]
.sym 24393 soc.cpu.cpuregs.regs.0.0.1_RDATA_11[0]
.sym 24394 soc.cpu.reg_pc[9]
.sym 24395 soc.cpu.alu_out_SB_LUT4_O_16_I2_SB_LUT4_O_I3[2]
.sym 24396 soc.cpu.cpuregs.regs.0.0.0_RDATA[2]
.sym 24397 soc.cpu.cpuregs.regs.0.0.1_RDATA_14[0]
.sym 24403 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[12]
.sym 24404 soc.cpu.instr_timer_SB_LUT4_I3_O[0]
.sym 24405 soc.cpu.cpuregs_rs1[9]
.sym 24406 soc.cpu.reg_next_pc[0]
.sym 24407 soc.cpu.latched_branch_SB_LUT4_I2_I1[3]
.sym 24408 soc.cpu.cpuregs_rs1[12]
.sym 24411 soc.cpu.latched_compr
.sym 24412 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[0]
.sym 24413 soc.cpu.cpuregs.wdata_SB_LUT4_O_31_I2[2]
.sym 24414 soc.cpu.cpuregs.wdata_SB_LUT4_O_31_I2_SB_LUT4_O_I3[3]
.sym 24415 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[14]
.sym 24416 soc.cpu.cpuregs.wdata_SB_LUT4_O_31_I2[3]
.sym 24417 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[15]
.sym 24418 soc.cpu.instr_timer_SB_LUT4_I3_O[3]
.sym 24420 soc.cpu.reg_pc[9]
.sym 24421 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[13]
.sym 24422 soc.cpu.cpuregs.regs.0.0.0_RDATA[2]
.sym 24423 soc.cpu.cpuregs.regs.0.0.0_RDATA_1[1]
.sym 24424 soc.cpu.cpuregs.regs.0.0.0_RDATA[3]
.sym 24425 soc.cpu.cpuregs.regs.0.0.0_RDATA_1[0]
.sym 24426 soc.cpu.cpuregs.regs.0.0.1_RDATA_1[0]
.sym 24427 soc.cpu.is_lui_auipc_jal
.sym 24428 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 24429 soc.cpu.cpuregs.regs.0.0.1_RDATA[3]
.sym 24430 soc.cpu.cpuregs.regs.0.0.1_RDATA[2]
.sym 24432 soc.cpu.reg_pc[12]
.sym 24436 soc.cpu.instr_timer_SB_LUT4_I3_O[3]
.sym 24437 soc.cpu.instr_timer_SB_LUT4_I3_O[0]
.sym 24438 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[12]
.sym 24439 soc.cpu.cpuregs_rs1[12]
.sym 24442 soc.cpu.cpuregs_rs1[12]
.sym 24443 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 24444 soc.cpu.is_lui_auipc_jal
.sym 24445 soc.cpu.reg_pc[12]
.sym 24448 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[13]
.sym 24449 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[14]
.sym 24450 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[12]
.sym 24451 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[15]
.sym 24454 soc.cpu.cpuregs.wdata_SB_LUT4_O_31_I2[2]
.sym 24455 soc.cpu.latched_branch_SB_LUT4_I2_I1[3]
.sym 24456 soc.cpu.reg_next_pc[0]
.sym 24457 soc.cpu.cpuregs.wdata_SB_LUT4_O_31_I2[3]
.sym 24460 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 24461 soc.cpu.is_lui_auipc_jal
.sym 24462 soc.cpu.cpuregs_rs1[9]
.sym 24463 soc.cpu.reg_pc[9]
.sym 24466 soc.cpu.reg_next_pc[0]
.sym 24467 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[0]
.sym 24468 soc.cpu.latched_compr
.sym 24469 soc.cpu.cpuregs.wdata_SB_LUT4_O_31_I2_SB_LUT4_O_I3[3]
.sym 24472 soc.cpu.cpuregs.regs.0.0.1_RDATA[2]
.sym 24473 soc.cpu.cpuregs.regs.0.0.1_RDATA[3]
.sym 24474 soc.cpu.cpuregs.regs.0.0.0_RDATA_1[1]
.sym 24475 soc.cpu.cpuregs.regs.0.0.1_RDATA_1[0]
.sym 24478 soc.cpu.cpuregs.regs.0.0.0_RDATA[3]
.sym 24479 soc.cpu.cpuregs.regs.0.0.0_RDATA_1[0]
.sym 24480 soc.cpu.cpuregs.regs.0.0.0_RDATA[2]
.sym 24481 soc.cpu.cpuregs.regs.0.0.0_RDATA_1[1]
.sym 24483 clk$SB_IO_IN_$glb_clk
.sym 24484 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 24495 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_10_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2[0]
.sym 24496 soc.cpu.alu_out_SB_LUT4_O_14_I2_SB_LUT4_O_I3[2]
.sym 24497 soc.cpu.reg_pc[15]
.sym 24498 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I0_O[3]
.sym 24500 soc.cpu.latched_stalu
.sym 24503 soc.cpu.decoded_imm[3]
.sym 24505 soc.cpu.pcpi_rs1[18]
.sym 24506 soc.cpu.instr_timer_SB_LUT4_I3_O[3]
.sym 24507 soc.cpu.alu_out_q[20]
.sym 24508 soc.cpu.alu_out_SB_LUT4_O_12_I2_SB_LUT4_O_I3[1]
.sym 24509 soc.cpu.decoded_imm[9]
.sym 24510 soc.cpu.cpuregs.regs.0.0.0_RDATA[3]
.sym 24511 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 24512 soc.cpu.cpuregs_wrdata[0]
.sym 24513 soc.cpu.is_lui_auipc_jal
.sym 24514 soc.cpu.instr_timer_SB_LUT4_I3_O[0]
.sym 24515 soc.cpu.cpuregs.regs.0.0.0_RDATA_5_SB_LUT4_I0_O[1]
.sym 24516 soc.cpu.cpuregs.regs.0.0.1_RDATA[2]
.sym 24517 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I1_O[1]
.sym 24518 soc.cpu.cpuregs.regs.0.0.1_RDATA_8[0]
.sym 24519 soc.cpu.alu_out_SB_LUT4_O_22_I2_SB_LUT4_O_I3[2]
.sym 24520 soc.cpu.cpuregs_wrdata[11]
.sym 24527 soc.cpu.cpuregs.regs.0.0.0_RDATA_3_SB_LUT4_I0_O[1]
.sym 24529 soc.cpu.cpuregs.regs.0.0.1_RDATA_8[0]
.sym 24530 soc.cpu.cpuregs.regs.0.0.0_RDATA_8[1]
.sym 24531 soc.cpu.cpuregs.regs.0.0.0_RDATA_4[1]
.sym 24532 soc.cpu.cpuregs.regs.0.0.1_RDATA[2]
.sym 24534 soc.cpu.cpuregs.regs.0.0.0_RDATA[3]
.sym 24535 soc.cpu.decoded_imm[9]
.sym 24536 soc.cpu.cpuregs.regs.0.0.0_RDATA_3[1]
.sym 24538 soc.cpu.cpuregs.regs.0.0.1_RDATA[3]
.sym 24539 soc.cpu.decoded_imm[6]
.sym 24541 soc.cpu.cpuregs.regs.0.0.1_RDATA[3]
.sym 24542 soc.cpu.cpuregs.regs.0.0.0_RDATA[2]
.sym 24543 soc.cpu.cpuregs.regs.0.0.1_RDATA_4[0]
.sym 24544 soc.cpu.is_sll_srl_sra_SB_LUT4_I1_O_SB_LUT4_I1_I0_SB_LUT4_I2_O[2]
.sym 24546 soc.cpu.cpuregs.regs.0.0.0_RDATA_SB_LUT4_I0_O[1]
.sym 24547 soc.cpu.cpuregs.regs.0.0.0_RDATA_8[0]
.sym 24549 soc.cpu.decoded_imm[15]
.sym 24550 soc.cpu.cpuregs.regs.0.0.0_RDATA_6_SB_LUT4_I0_O[1]
.sym 24552 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 24553 soc.cpu.cpuregs.regs.0.0.1_RDATA_3[1]
.sym 24555 soc.cpu.decoded_imm[12]
.sym 24556 soc.cpu.cpuregs.regs.0.0.0_RDATA_9_SB_LUT4_I0_O[1]
.sym 24559 soc.cpu.cpuregs.regs.0.0.1_RDATA[3]
.sym 24560 soc.cpu.cpuregs.regs.0.0.1_RDATA_4[0]
.sym 24561 soc.cpu.cpuregs.regs.0.0.1_RDATA[2]
.sym 24562 soc.cpu.cpuregs.regs.0.0.0_RDATA_4[1]
.sym 24565 soc.cpu.cpuregs.regs.0.0.0_RDATA_6_SB_LUT4_I0_O[1]
.sym 24566 soc.cpu.decoded_imm[9]
.sym 24567 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 24571 soc.cpu.cpuregs.regs.0.0.0_RDATA_SB_LUT4_I0_O[1]
.sym 24572 soc.cpu.decoded_imm[15]
.sym 24574 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 24577 soc.cpu.cpuregs.regs.0.0.0_RDATA_8[0]
.sym 24578 soc.cpu.cpuregs.regs.0.0.0_RDATA[2]
.sym 24579 soc.cpu.cpuregs.regs.0.0.0_RDATA[3]
.sym 24580 soc.cpu.cpuregs.regs.0.0.0_RDATA_8[1]
.sym 24583 soc.cpu.cpuregs.regs.0.0.0_RDATA_8[1]
.sym 24584 soc.cpu.cpuregs.regs.0.0.1_RDATA_8[0]
.sym 24585 soc.cpu.cpuregs.regs.0.0.1_RDATA[2]
.sym 24586 soc.cpu.cpuregs.regs.0.0.1_RDATA[3]
.sym 24589 soc.cpu.cpuregs.regs.0.0.0_RDATA_3[1]
.sym 24590 soc.cpu.cpuregs.regs.0.0.1_RDATA_3[1]
.sym 24591 soc.cpu.cpuregs.regs.0.0.1_RDATA[3]
.sym 24592 soc.cpu.cpuregs.regs.0.0.1_RDATA[2]
.sym 24595 soc.cpu.decoded_imm[6]
.sym 24596 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 24598 soc.cpu.cpuregs.regs.0.0.0_RDATA_9_SB_LUT4_I0_O[1]
.sym 24601 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 24603 soc.cpu.cpuregs.regs.0.0.0_RDATA_3_SB_LUT4_I0_O[1]
.sym 24604 soc.cpu.decoded_imm[12]
.sym 24605 soc.cpu.is_sll_srl_sra_SB_LUT4_I1_O_SB_LUT4_I1_I0_SB_LUT4_I2_O[2]
.sym 24606 clk$SB_IO_IN_$glb_clk
.sym 24617 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_16_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[1]
.sym 24618 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_16_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[1]
.sym 24619 soc.cpu.cpuregs_rs1[18]
.sym 24621 soc.cpu.alu_out_SB_LUT4_O_10_I2_SB_LUT4_O_I3[1]
.sym 24623 soc.cpu.timer[23]
.sym 24626 soc.cpu.alu_out_q[19]
.sym 24627 soc.cpu.pcpi_rs1[23]
.sym 24629 soc.cpu.cpu_state[2]
.sym 24630 soc.cpu.alu_out_q[30]
.sym 24632 soc.cpu.cpuregs_rs1[15]
.sym 24633 soc.cpu.cpuregs.regs.0.0.0_RDATA_8[0]
.sym 24635 soc.cpu.timer[18]
.sym 24636 soc.cpu.cpuregs_rs1[13]
.sym 24637 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 24638 soc.cpu.cpuregs_rs1[8]
.sym 24639 soc.cpu.cpuregs.regs.0.0.0_RDATA_11[0]
.sym 24640 soc.cpu.cpuregs_wrdata[14]
.sym 24641 soc.cpu.cpuregs.regs.0.0.0_RDATA_12[0]
.sym 24642 soc.cpu.cpuregs_wrdata[14]
.sym 24643 soc.cpu.cpuregs.regs.0.0.0_RDATA_13[0]
.sym 24649 soc.cpu.cpuregs_wrdata[14]
.sym 24650 soc.cpu.cpuregs.regs.0.0.0_RDATA_13[0]
.sym 24651 soc.cpu.cpuregs.regs.0.0.0_RDATA_13[1]
.sym 24654 soc.cpu.cpuregs.regs.0.0.1_RDATA[2]
.sym 24655 soc.cpu.cpuregs_wrdata[7]
.sym 24659 soc.cpu.cpuregs.regs.0.0.0_RDATA_13[1]
.sym 24662 soc.cpu.cpuregs.regs.0.0.0_RDATA[2]
.sym 24665 soc.cpu.cpuregs_wrdata[1]
.sym 24668 soc.cpu.cpuregs_wrdata[12]
.sym 24670 soc.cpu.cpuregs.regs.0.0.0_RDATA[3]
.sym 24674 soc.cpu.cpuregs.regs.0.0.1_RDATA[3]
.sym 24675 soc.cpu.cpuregs.regs.0.0.0_RDATA_3[1]
.sym 24676 soc.cpu.cpuregs.regs.0.0.0_RDATA_3[0]
.sym 24678 soc.cpu.cpuregs.regs.0.0.1_RDATA_13[0]
.sym 24680 soc.cpu.cpuregs_wrdata[11]
.sym 24684 soc.cpu.cpuregs_wrdata[1]
.sym 24688 soc.cpu.cpuregs.regs.0.0.0_RDATA_3[1]
.sym 24689 soc.cpu.cpuregs.regs.0.0.0_RDATA[2]
.sym 24690 soc.cpu.cpuregs.regs.0.0.0_RDATA[3]
.sym 24691 soc.cpu.cpuregs.regs.0.0.0_RDATA_3[0]
.sym 24697 soc.cpu.cpuregs_wrdata[12]
.sym 24700 soc.cpu.cpuregs.regs.0.0.0_RDATA_13[0]
.sym 24701 soc.cpu.cpuregs.regs.0.0.0_RDATA_13[1]
.sym 24702 soc.cpu.cpuregs.regs.0.0.0_RDATA[3]
.sym 24703 soc.cpu.cpuregs.regs.0.0.0_RDATA[2]
.sym 24708 soc.cpu.cpuregs_wrdata[7]
.sym 24715 soc.cpu.cpuregs_wrdata[11]
.sym 24718 soc.cpu.cpuregs_wrdata[14]
.sym 24724 soc.cpu.cpuregs.regs.0.0.1_RDATA[2]
.sym 24725 soc.cpu.cpuregs.regs.0.0.1_RDATA[3]
.sym 24726 soc.cpu.cpuregs.regs.0.0.0_RDATA_13[1]
.sym 24727 soc.cpu.cpuregs.regs.0.0.1_RDATA_13[0]
.sym 24729 clk$SB_IO_IN_$glb_clk
.sym 24731 soc.cpu.cpuregs.regs.0.0.0_RDATA[0]
.sym 24732 soc.cpu.cpuregs.regs.0.0.0_RDATA_1[0]
.sym 24733 soc.cpu.cpuregs.regs.0.0.0_RDATA_2[0]
.sym 24734 soc.cpu.cpuregs.regs.0.0.0_RDATA_3[0]
.sym 24735 soc.cpu.cpuregs.regs.0.0.0_RDATA_4[0]
.sym 24736 soc.cpu.cpuregs.regs.0.0.0_RDATA_5[0]
.sym 24737 soc.cpu.cpuregs.regs.0.0.0_RDATA_6[0]
.sym 24738 soc.cpu.cpuregs.regs.0.0.0_RDATA_7[0]
.sym 24742 soc.cpu.decoded_imm[18]
.sym 24745 soc.cpu.reg_out[13]
.sym 24748 soc.cpu.alu_out_SB_LUT4_O_29_I1[1]
.sym 24749 soc.cpu.latched_branch_SB_LUT4_I2_I1[3]
.sym 24750 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_11_I1_SB_LUT4_O_1_I2[1]
.sym 24751 soc.cpu.alu_out_q[25]
.sym 24753 soc.cpu.latched_store_SB_LUT4_I3_1_O[3]
.sym 24754 soc.cpu.cpuregs_rs1[9]
.sym 24755 soc.cpu.cpuregs.regs.0.0.0_RDATA_14[0]
.sym 24756 soc.cpu.cpuregs_wrdata[13]
.sym 24757 soc.cpu.cpuregs.regs.0.0.0_RDATA_15[0]
.sym 24758 soc.cpu.cpuregs.regs.0.0.1_RDATA_1[0]
.sym 24759 soc.cpu.cpuregs_wrdata[15]
.sym 24760 soc.cpu.cpuregs.regs.0.0.1_RDATA[3]
.sym 24761 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[21]
.sym 24762 soc.cpu.cpuregs.regs.0.0.1_RDATA_3[1]
.sym 24763 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[22]
.sym 24764 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 24765 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[23]
.sym 24766 soc.cpu.cpuregs_wrdata[15]
.sym 24773 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I0[2]
.sym 24774 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[22]
.sym 24775 soc.cpu.cpuregs.regs.0.0.0_RDATA_6[0]
.sym 24776 soc.cpu.cpuregs.regs.0.0.0_RDATA[2]
.sym 24777 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[20]
.sym 24780 soc.cpu.cpuregs.regs.0.0.0_RDATA[3]
.sym 24781 soc.cpu.cpuregs.regs.0.0.0_RDATA[1]
.sym 24782 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I0[3]
.sym 24783 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I0[1]
.sym 24785 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I0[0]
.sym 24787 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[21]
.sym 24789 soc.cpu.cpuregs.regs.0.0.0_RDATA_9[0]
.sym 24790 soc.cpu.cpuregs.regs.0.0.0_RDATA_6[1]
.sym 24791 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[23]
.sym 24794 soc.cpu.cpuregs.regs.0.0.0_RDATA_10[0]
.sym 24795 soc.cpu.cpuregs_wrdata[2]
.sym 24796 soc.cpu.cpuregs.regs.0.0.0_RDATA[0]
.sym 24797 soc.cpu.cpuregs.regs.0.0.0_RDATA_9[1]
.sym 24798 soc.cpu.cpuregs.regs.0.0.0_RDATA_10[1]
.sym 24801 soc.cpu.cpuregs.regs.0.0.0_RDATA_5[0]
.sym 24802 soc.cpu.cpuregs.regs.0.0.0_RDATA_5[1]
.sym 24805 soc.cpu.cpuregs.regs.0.0.0_RDATA_6[1]
.sym 24806 soc.cpu.cpuregs.regs.0.0.0_RDATA[3]
.sym 24807 soc.cpu.cpuregs.regs.0.0.0_RDATA[2]
.sym 24808 soc.cpu.cpuregs.regs.0.0.0_RDATA_6[0]
.sym 24811 soc.cpu.cpuregs.regs.0.0.0_RDATA_10[1]
.sym 24812 soc.cpu.cpuregs.regs.0.0.0_RDATA[2]
.sym 24813 soc.cpu.cpuregs.regs.0.0.0_RDATA[3]
.sym 24814 soc.cpu.cpuregs.regs.0.0.0_RDATA_10[0]
.sym 24820 soc.cpu.cpuregs_wrdata[2]
.sym 24823 soc.cpu.cpuregs.regs.0.0.0_RDATA_5[1]
.sym 24824 soc.cpu.cpuregs.regs.0.0.0_RDATA_5[0]
.sym 24825 soc.cpu.cpuregs.regs.0.0.0_RDATA[3]
.sym 24826 soc.cpu.cpuregs.regs.0.0.0_RDATA[2]
.sym 24829 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I0[1]
.sym 24830 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I0[2]
.sym 24831 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I0[0]
.sym 24832 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I0[3]
.sym 24835 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[23]
.sym 24836 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[22]
.sym 24837 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[20]
.sym 24838 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[21]
.sym 24841 soc.cpu.cpuregs.regs.0.0.0_RDATA[1]
.sym 24842 soc.cpu.cpuregs.regs.0.0.0_RDATA[3]
.sym 24843 soc.cpu.cpuregs.regs.0.0.0_RDATA[2]
.sym 24844 soc.cpu.cpuregs.regs.0.0.0_RDATA[0]
.sym 24847 soc.cpu.cpuregs.regs.0.0.0_RDATA_9[0]
.sym 24848 soc.cpu.cpuregs.regs.0.0.0_RDATA[2]
.sym 24849 soc.cpu.cpuregs.regs.0.0.0_RDATA[3]
.sym 24850 soc.cpu.cpuregs.regs.0.0.0_RDATA_9[1]
.sym 24852 clk$SB_IO_IN_$glb_clk
.sym 24854 soc.cpu.cpuregs.regs.0.0.0_RDATA_8[0]
.sym 24855 soc.cpu.cpuregs.regs.0.0.0_RDATA_9[0]
.sym 24856 soc.cpu.cpuregs.regs.0.0.0_RDATA_10[1]
.sym 24857 soc.cpu.cpuregs.regs.0.0.0_RDATA_11[0]
.sym 24858 soc.cpu.cpuregs.regs.0.0.0_RDATA_12[0]
.sym 24859 soc.cpu.cpuregs.regs.0.0.0_RDATA_13[0]
.sym 24860 soc.cpu.cpuregs.regs.0.0.0_RDATA_14[0]
.sym 24861 soc.cpu.cpuregs.regs.0.0.0_RDATA_15[0]
.sym 24864 soc.cpu.alu_out_SB_LUT4_O_12_I2_SB_LUT4_O_I3[2]
.sym 24865 soc.cpu.cpuregs_waddr[1]
.sym 24867 soc.cpu.decoded_imm[2]
.sym 24868 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I0[3]
.sym 24869 soc.cpu.decoded_imm[19]
.sym 24870 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[26]
.sym 24872 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[0]
.sym 24873 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[20]
.sym 24874 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_13_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2[2]
.sym 24875 soc.cpu.decoded_imm[16]
.sym 24876 soc.cpu.reg_pc[12]
.sym 24877 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I0[2]
.sym 24878 soc.cpu.reg_pc[9]
.sym 24879 soc.cpu.timer[24]
.sym 24881 soc.cpu.cpuregs.regs.0.0.0_RDATA[2]
.sym 24882 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[1]
.sym 24883 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[19]
.sym 24884 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[18]
.sym 24885 soc.cpu.cpuregs.regs.0.0.1_RDATA_11[0]
.sym 24886 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_10_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2[0]
.sym 24887 soc.cpu.cpuregs.regs.0.0.1_RDATA_12[0]
.sym 24888 soc.cpu.cpuregs_wrdata[4]
.sym 24889 soc.cpu.decoded_rs2_SB_DFFE_Q_D_SB_LUT4_I2_O[1]
.sym 24897 soc.cpu.cpuregs.regs.0.0.0_RDATA_2[0]
.sym 24900 soc.cpu.cpuregs.regs.0.0.0_RDATA_7[1]
.sym 24901 soc.cpu.cpuregs_rs1[10]
.sym 24902 soc.cpu.reg_pc[10]
.sym 24905 soc.cpu.cpuregs.regs.0.0.0_RDATA[2]
.sym 24909 soc.cpu.cpuregs.regs.0.0.0_RDATA_2[1]
.sym 24911 soc.cpu.cpuregs.regs.0.0.1_RDATA[0]
.sym 24912 soc.cpu.cpuregs.regs.0.0.0_RDATA[1]
.sym 24913 soc.cpu.cpuregs.regs.0.0.1_RDATA_2[0]
.sym 24916 soc.cpu.cpuregs_wrdata[13]
.sym 24917 soc.cpu.cpuregs.regs.0.0.0_RDATA_2[1]
.sym 24918 soc.cpu.cpuregs.regs.0.0.0_RDATA[3]
.sym 24919 soc.cpu.cpuregs_wrdata[15]
.sym 24920 soc.cpu.cpuregs.regs.0.0.1_RDATA[3]
.sym 24921 soc.cpu.cpuregs_wrdata[8]
.sym 24923 soc.cpu.is_lui_auipc_jal
.sym 24924 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 24925 soc.cpu.cpuregs.regs.0.0.1_RDATA[2]
.sym 24926 soc.cpu.cpuregs.regs.0.0.1_RDATA_7[0]
.sym 24928 soc.cpu.cpuregs.regs.0.0.1_RDATA[0]
.sym 24929 soc.cpu.cpuregs.regs.0.0.1_RDATA[2]
.sym 24930 soc.cpu.cpuregs.regs.0.0.1_RDATA[3]
.sym 24931 soc.cpu.cpuregs.regs.0.0.0_RDATA[1]
.sym 24936 soc.cpu.cpuregs_wrdata[15]
.sym 24940 soc.cpu.cpuregs.regs.0.0.1_RDATA_2[0]
.sym 24941 soc.cpu.cpuregs.regs.0.0.0_RDATA_2[1]
.sym 24942 soc.cpu.cpuregs.regs.0.0.1_RDATA[3]
.sym 24943 soc.cpu.cpuregs.regs.0.0.1_RDATA[2]
.sym 24946 soc.cpu.cpuregs.regs.0.0.1_RDATA[2]
.sym 24947 soc.cpu.cpuregs.regs.0.0.1_RDATA_7[0]
.sym 24948 soc.cpu.cpuregs.regs.0.0.0_RDATA_7[1]
.sym 24949 soc.cpu.cpuregs.regs.0.0.1_RDATA[3]
.sym 24952 soc.cpu.cpuregs.regs.0.0.0_RDATA_2[0]
.sym 24953 soc.cpu.cpuregs.regs.0.0.0_RDATA[2]
.sym 24954 soc.cpu.cpuregs.regs.0.0.0_RDATA_2[1]
.sym 24955 soc.cpu.cpuregs.regs.0.0.0_RDATA[3]
.sym 24960 soc.cpu.cpuregs_wrdata[8]
.sym 24967 soc.cpu.cpuregs_wrdata[13]
.sym 24970 soc.cpu.reg_pc[10]
.sym 24971 soc.cpu.cpuregs_rs1[10]
.sym 24972 soc.cpu.is_lui_auipc_jal
.sym 24973 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 24975 clk$SB_IO_IN_$glb_clk
.sym 24977 soc.cpu.cpuregs.regs.0.0.1_RDATA[0]
.sym 24978 soc.cpu.cpuregs.regs.0.0.1_RDATA_1[0]
.sym 24979 soc.cpu.cpuregs.regs.0.0.1_RDATA_2[0]
.sym 24980 soc.cpu.cpuregs.regs.0.0.1_RDATA_3[1]
.sym 24981 soc.cpu.cpuregs.regs.0.0.1_RDATA_4[0]
.sym 24982 soc.cpu.cpuregs.regs.0.0.1_RDATA_5[0]
.sym 24983 soc.cpu.cpuregs.regs.0.0.1_RDATA_6[0]
.sym 24984 soc.cpu.cpuregs.regs.0.0.1_RDATA_7[0]
.sym 24988 soc.cpu.cpuregs_rs1[21]
.sym 24989 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I0_O[3]
.sym 24990 soc.cpu.decoded_imm[30]
.sym 24991 soc.cpu.latched_store_SB_LUT4_I1_O[0]
.sym 24992 soc.cpu.cpuregs_wrdata[6]
.sym 24993 soc.cpu.latched_compr
.sym 24994 soc.cpu.decoded_imm[12]
.sym 24995 soc.cpu.cpuregs_waddr[4]
.sym 24996 soc.cpu.latched_store_SB_LUT4_I3_1_O[3]
.sym 24997 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_16_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2[3]
.sym 24998 soc.cpu.reg_pc[10]
.sym 24999 soc.cpu.latched_stalu
.sym 25000 soc.cpu.timer[22]
.sym 25001 soc.cpu.latched_store_SB_LUT4_I1_O[0]
.sym 25002 soc.cpu.instr_timer_SB_LUT4_I3_O[0]
.sym 25003 soc.cpu.cpuregs.regs.0.0.1_RDATA_15[0]
.sym 25004 soc.cpu.cpuregs.regs.0.0.0_RDATA[3]
.sym 25005 soc.cpu.cpuregs.regs.0.0.1_RDATA_8[0]
.sym 25006 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[24]
.sym 25007 soc.cpu.cpuregs_wrdata[8]
.sym 25008 soc.cpu.cpuregs.regs.0.0.0_RDATA_7[1]
.sym 25009 soc.cpu.is_lui_auipc_jal
.sym 25010 soc.cpu.cpuregs_waddr[1]
.sym 25011 soc.cpu.cpuregs.regs.0.0.1_RDATA[2]
.sym 25012 soc.cpu.cpuregs_wrdata[0]
.sym 25018 soc.cpu.cpuregs.regs.0.0.1_RDATA[2]
.sym 25019 soc.cpu.reg_out[13]
.sym 25020 soc.cpu.cpuregs_wrdata[10]
.sym 25022 soc.cpu.reg_pc[29]
.sym 25023 soc.cpu.cpuregs_wrdata[9]
.sym 25025 soc.cpu.cpuregs.regs.0.0.0_RDATA_5[1]
.sym 25026 soc.cpu.latched_store_SB_LUT4_I3_O[0]
.sym 25028 soc.cpu.latched_store_SB_LUT4_I3_1_O[3]
.sym 25029 soc.cpu.latched_store
.sym 25032 soc.cpu.cpuregs_rs1[29]
.sym 25033 soc.cpu.alu_out_q[13]
.sym 25034 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 25036 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[0]
.sym 25040 soc.cpu.latched_stalu
.sym 25041 soc.cpu.cpuregs.regs.0.0.1_RDATA[3]
.sym 25042 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[1]
.sym 25043 soc.cpu.cpuregs.regs.0.0.0_RDATA_6[1]
.sym 25046 soc.cpu.is_lui_auipc_jal
.sym 25047 soc.cpu.cpuregs.regs.0.0.1_RDATA_5[0]
.sym 25048 soc.cpu.cpuregs.regs.0.0.1_RDATA_6[0]
.sym 25051 soc.cpu.alu_out_q[13]
.sym 25052 soc.cpu.reg_out[13]
.sym 25053 soc.cpu.latched_stalu
.sym 25054 soc.cpu.latched_store_SB_LUT4_I3_O[0]
.sym 25059 soc.cpu.cpuregs_wrdata[9]
.sym 25063 soc.cpu.cpuregs.regs.0.0.0_RDATA_6[1]
.sym 25064 soc.cpu.cpuregs.regs.0.0.1_RDATA_6[0]
.sym 25065 soc.cpu.cpuregs.regs.0.0.1_RDATA[2]
.sym 25066 soc.cpu.cpuregs.regs.0.0.1_RDATA[3]
.sym 25069 soc.cpu.is_lui_auipc_jal
.sym 25070 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 25071 soc.cpu.cpuregs_rs1[29]
.sym 25072 soc.cpu.reg_pc[29]
.sym 25075 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[0]
.sym 25076 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[1]
.sym 25077 soc.cpu.latched_store
.sym 25081 soc.cpu.reg_out[13]
.sym 25082 soc.cpu.alu_out_q[13]
.sym 25083 soc.cpu.latched_store_SB_LUT4_I3_1_O[3]
.sym 25084 soc.cpu.latched_stalu
.sym 25087 soc.cpu.cpuregs.regs.0.0.1_RDATA[2]
.sym 25088 soc.cpu.cpuregs.regs.0.0.1_RDATA[3]
.sym 25089 soc.cpu.cpuregs.regs.0.0.1_RDATA_5[0]
.sym 25090 soc.cpu.cpuregs.regs.0.0.0_RDATA_5[1]
.sym 25096 soc.cpu.cpuregs_wrdata[10]
.sym 25098 clk$SB_IO_IN_$glb_clk
.sym 25100 soc.cpu.cpuregs.regs.0.0.1_RDATA_8[0]
.sym 25101 soc.cpu.cpuregs.regs.0.0.1_RDATA_9[0]
.sym 25102 soc.cpu.cpuregs.regs.0.0.1_RDATA_10[0]
.sym 25103 soc.cpu.cpuregs.regs.0.0.1_RDATA_11[0]
.sym 25104 soc.cpu.cpuregs.regs.0.0.1_RDATA_12[0]
.sym 25105 soc.cpu.cpuregs.regs.0.0.1_RDATA_13[0]
.sym 25106 soc.cpu.cpuregs.regs.0.0.1_RDATA_14[0]
.sym 25107 soc.cpu.cpuregs.regs.0.0.1_RDATA_15[0]
.sym 25112 soc.cpu.cpuregs.wdata_SB_LUT4_O_20_I2[2]
.sym 25113 soc.cpu.pcpi_rs1[20]
.sym 25114 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_18_I3[2]
.sym 25115 soc.cpu.cpu_state[2]
.sym 25117 soc.cpu.decoded_imm[17]
.sym 25118 soc.cpu.cpuregs.regs.0.0.0_RDATA_9[1]
.sym 25119 soc.cpu.cpuregs_wrdata[11]
.sym 25120 soc.cpu.cpuregs.regs.0.0.1_RADDR_1[0]
.sym 25121 soc.cpu.cpuregs.regs.0.0.1_RADDR_2
.sym 25122 soc.cpu.cpuregs_rs1[6]
.sym 25124 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 25125 soc.cpu.cpuregs_waddr[3]
.sym 25126 soc.cpu.reg_pc[21]
.sym 25127 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O[2]
.sym 25128 soc.cpu.cpu_state[0]
.sym 25129 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 25130 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_16_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[1]
.sym 25131 soc.cpu.cpu_state[3]
.sym 25132 soc.cpu.cpuregs_wrdata[14]
.sym 25133 soc.cpu.timer[24]
.sym 25134 soc.cpu.timer[18]
.sym 25135 soc.cpu.reg_pc[22]
.sym 25142 soc.cpu.instr_timer_SB_LUT4_I3_O[0]
.sym 25146 soc.cpu.cpu_state[0]
.sym 25147 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[20]
.sym 25150 soc.cpu.instr_timer_SB_LUT4_I3_O[0]
.sym 25151 soc.cpu.reg_pc[19]
.sym 25153 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[19]
.sym 25154 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 25156 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[18]
.sym 25159 soc.cpu.reg_pc[22]
.sym 25160 soc.cpu.is_lui_auipc_jal
.sym 25161 soc.cpu.cpuregs_rs1[20]
.sym 25162 soc.cpu.instr_timer_SB_LUT4_I3_O[0]
.sym 25163 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[22]
.sym 25164 soc.cpu.reg_pc[20]
.sym 25166 soc.cpu.cpuregs_rs1[19]
.sym 25167 soc.cpu.instr_timer_SB_LUT4_I3_O[3]
.sym 25169 soc.cpu.is_lui_auipc_jal
.sym 25171 soc.cpu.cpuregs_rs1[22]
.sym 25172 soc.cpu.cpuregs_rs1[18]
.sym 25174 soc.cpu.cpuregs_rs1[19]
.sym 25175 soc.cpu.is_lui_auipc_jal
.sym 25176 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 25177 soc.cpu.reg_pc[19]
.sym 25180 soc.cpu.instr_timer_SB_LUT4_I3_O[0]
.sym 25181 soc.cpu.cpuregs_rs1[18]
.sym 25182 soc.cpu.instr_timer_SB_LUT4_I3_O[3]
.sym 25183 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[18]
.sym 25187 soc.cpu.cpu_state[0]
.sym 25192 soc.cpu.is_lui_auipc_jal
.sym 25193 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 25194 soc.cpu.cpuregs_rs1[22]
.sym 25195 soc.cpu.reg_pc[22]
.sym 25198 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[20]
.sym 25199 soc.cpu.instr_timer_SB_LUT4_I3_O[0]
.sym 25200 soc.cpu.cpuregs_rs1[20]
.sym 25201 soc.cpu.instr_timer_SB_LUT4_I3_O[3]
.sym 25204 soc.cpu.reg_pc[20]
.sym 25205 soc.cpu.cpuregs_rs1[20]
.sym 25206 soc.cpu.is_lui_auipc_jal
.sym 25207 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 25210 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[22]
.sym 25211 soc.cpu.cpuregs_rs1[22]
.sym 25212 soc.cpu.instr_timer_SB_LUT4_I3_O[0]
.sym 25213 soc.cpu.instr_timer_SB_LUT4_I3_O[3]
.sym 25216 soc.cpu.instr_timer_SB_LUT4_I3_O[3]
.sym 25217 soc.cpu.instr_timer_SB_LUT4_I3_O[0]
.sym 25218 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[19]
.sym 25219 soc.cpu.cpuregs_rs1[19]
.sym 25221 clk$SB_IO_IN_$glb_clk
.sym 25222 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 25232 soc.cpu.alu_out_q[9]
.sym 25234 soc.cpu.cpuregs_rs1[27]
.sym 25235 soc.cpu.cpuregs_wrdata[9]
.sym 25236 soc.cpu.latched_store_SB_LUT4_I3_1_O[3]
.sym 25239 soc.cpu.reg_pc[19]
.sym 25240 soc.cpu.cpuregs_wrdata[6]
.sym 25241 soc.cpu.trap
.sym 25242 soc.cpu.decoded_imm[26]
.sym 25244 soc.cpu.reg_pc[18]
.sym 25245 soc.cpu.timer[20]
.sym 25247 soc.cpu.cpuregs.regs.0.0.1_RDATA[3]
.sym 25248 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 25249 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[22]
.sym 25250 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[23]
.sym 25251 soc.cpu.alu_out_SB_LUT4_O_10_I2_SB_LUT4_O_I3[1]
.sym 25252 soc.cpu.cpuregs_rs1[19]
.sym 25253 soc.cpu.cpu_state[4]
.sym 25254 soc.cpu.cpuregs_rs1[28]
.sym 25255 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[1]
.sym 25256 soc.cpu.latched_store_SB_LUT4_I3_O[0]
.sym 25257 soc.cpu.cpuregs_rs1[22]
.sym 25264 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_17_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I2[3]
.sym 25266 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[23]
.sym 25268 soc.cpu.is_lui_auipc_jal
.sym 25270 soc.cpu.cpuregs_rs1[28]
.sym 25271 soc.cpu.cpu_state[4]
.sym 25272 soc.cpu.instr_timer_SB_LUT4_I3_O[0]
.sym 25273 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_17_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I2[2]
.sym 25274 soc.cpu.alu_out_SB_LUT4_O_12_I2_SB_LUT4_O_I3[1]
.sym 25275 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_O_I1[19]
.sym 25276 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[24]
.sym 25277 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[26]
.sym 25278 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 25279 soc.cpu.instr_timer_SB_LUT4_I3_O[3]
.sym 25281 soc.cpu.cpuregs_rs1[26]
.sym 25283 soc.cpu.cpuregs_rs1[21]
.sym 25286 soc.cpu.reg_pc[21]
.sym 25287 soc.cpu.instr_retirq
.sym 25288 soc.cpu.reg_pc[28]
.sym 25289 soc.cpu.cpuregs_rs1[24]
.sym 25290 soc.cpu.reg_pc[27]
.sym 25291 soc.cpu.cpu_state[3]
.sym 25292 soc.cpu.cpuregs_rs1[18]
.sym 25294 soc.cpu.cpuregs_rs1[23]
.sym 25295 soc.cpu.cpuregs_rs1[27]
.sym 25297 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[23]
.sym 25298 soc.cpu.instr_timer_SB_LUT4_I3_O[0]
.sym 25299 soc.cpu.instr_timer_SB_LUT4_I3_O[3]
.sym 25300 soc.cpu.cpuregs_rs1[23]
.sym 25303 soc.cpu.cpuregs_rs1[18]
.sym 25304 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_17_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I2[3]
.sym 25305 soc.cpu.instr_retirq
.sym 25306 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_17_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I2[2]
.sym 25309 soc.cpu.instr_timer_SB_LUT4_I3_O[3]
.sym 25310 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[24]
.sym 25311 soc.cpu.cpuregs_rs1[24]
.sym 25312 soc.cpu.instr_timer_SB_LUT4_I3_O[0]
.sym 25315 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 25316 soc.cpu.reg_pc[21]
.sym 25317 soc.cpu.cpuregs_rs1[21]
.sym 25318 soc.cpu.is_lui_auipc_jal
.sym 25321 soc.cpu.cpu_state[3]
.sym 25322 soc.cpu.alu_out_SB_LUT4_O_12_I2_SB_LUT4_O_I3[1]
.sym 25323 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_O_I1[19]
.sym 25324 soc.cpu.cpu_state[4]
.sym 25327 soc.cpu.cpuregs_rs1[26]
.sym 25328 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[26]
.sym 25329 soc.cpu.instr_timer_SB_LUT4_I3_O[0]
.sym 25330 soc.cpu.instr_timer_SB_LUT4_I3_O[3]
.sym 25333 soc.cpu.cpuregs_rs1[27]
.sym 25334 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 25335 soc.cpu.is_lui_auipc_jal
.sym 25336 soc.cpu.reg_pc[27]
.sym 25339 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 25340 soc.cpu.cpuregs_rs1[28]
.sym 25341 soc.cpu.reg_pc[28]
.sym 25342 soc.cpu.is_lui_auipc_jal
.sym 25344 clk$SB_IO_IN_$glb_clk
.sym 25345 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 25355 soc.cpu.decoded_imm[4]
.sym 25356 soc.cpu.cpuregs_rs1[31]
.sym 25357 soc.cpu.is_lui_auipc_jal
.sym 25358 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 25359 soc.cpu.reg_pc[23]
.sym 25360 soc.cpu.timer[28]
.sym 25361 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_O_I1[19]
.sym 25362 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_17_I3_SB_LUT4_O_I1[1]
.sym 25363 soc.cpu.latched_store_SB_LUT4_I3_O[0]
.sym 25364 soc.cpu.is_lui_auipc_jal
.sym 25365 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[26]
.sym 25366 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 25367 soc.cpu.decoder_pseudo_trigger_SB_LUT4_I2_O[0]
.sym 25368 soc.cpu.timer[27]
.sym 25369 soc.cpu.decoded_imm[7]
.sym 25370 soc.cpu.alu_out_SB_LUT4_O_14_I2_SB_LUT4_O_I3[2]
.sym 25371 soc.cpu.timer[24]
.sym 25372 soc.cpu.do_waitirq_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_2_I3[1]
.sym 25373 soc.cpu.decoded_imm[19]
.sym 25374 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_9_I2_SB_LUT4_O_I2[0]
.sym 25375 soc.cpu.cpuregs_rs1[24]
.sym 25376 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_16_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2[2]
.sym 25377 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_10_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2[0]
.sym 25378 soc.cpu.cpuregs_rs1[20]
.sym 25379 soc.cpu.cpuregs_rs1[26]
.sym 25380 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[1]
.sym 25381 soc.cpu.cpuregs.regs.0.0.0_RDATA[2]
.sym 25387 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[1]
.sym 25388 soc.cpu.cpuregs.regs.1.0.0_RDATA_14_SB_LUT4_I0_O[1]
.sym 25389 soc.cpu.cpuregs_waddr[2]
.sym 25390 soc.cpu.do_waitirq_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_2_I3[1]
.sym 25391 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_16_I2_SB_LUT4_O_I2[3]
.sym 25393 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_16_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2[3]
.sym 25394 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_10_I2_SB_LUT4_O_I2[1]
.sym 25395 soc.cpu.cpu_state[2]
.sym 25397 soc.cpu.decoded_imm[19]
.sym 25398 soc.cpu.is_sll_srl_sra_SB_LUT4_I1_O_SB_LUT4_I1_I0_SB_LUT4_I2_O[2]
.sym 25399 soc.cpu.latched_branch_SB_LUT4_I2_I1[1]
.sym 25401 soc.cpu.latched_branch_SB_LUT4_I2_I1[3]
.sym 25402 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_16_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2[2]
.sym 25403 soc.cpu.reg_pc[31]
.sym 25404 soc.cpu.is_lui_auipc_jal
.sym 25405 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_16_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 25406 soc.cpu.timer[18]
.sym 25407 soc.cpu.instr_timer
.sym 25408 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 25409 soc.cpu.cpuregs_rs1[31]
.sym 25410 soc.cpu.instr_retirq
.sym 25411 soc.cpu.cpuregs_rs1[19]
.sym 25412 soc.cpu.cpuregs.regs.1.0.0_RDATA_12_SB_LUT4_I0_O[1]
.sym 25413 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_16_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[1]
.sym 25414 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_16_I2_SB_LUT4_O_I2[2]
.sym 25415 soc.cpu.instr_maskirq
.sym 25416 soc.cpu.decoded_imm[17]
.sym 25417 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 25418 soc.cpu.irq_mask[18]
.sym 25420 soc.cpu.irq_mask[18]
.sym 25421 soc.cpu.instr_maskirq
.sym 25422 soc.cpu.instr_timer
.sym 25423 soc.cpu.timer[18]
.sym 25426 soc.cpu.do_waitirq_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_2_I3[1]
.sym 25427 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_16_I2_SB_LUT4_O_I2[3]
.sym 25428 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_10_I2_SB_LUT4_O_I2[1]
.sym 25429 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_16_I2_SB_LUT4_O_I2[2]
.sym 25432 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_16_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2[2]
.sym 25433 soc.cpu.instr_retirq
.sym 25434 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_16_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2[3]
.sym 25435 soc.cpu.cpuregs_rs1[19]
.sym 25438 soc.cpu.cpu_state[2]
.sym 25439 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_16_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 25440 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_16_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[1]
.sym 25441 soc.cpu.instr_timer
.sym 25445 soc.cpu.cpuregs.regs.1.0.0_RDATA_14_SB_LUT4_I0_O[1]
.sym 25446 soc.cpu.decoded_imm[17]
.sym 25447 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 25450 soc.cpu.is_lui_auipc_jal
.sym 25451 soc.cpu.cpuregs_rs1[31]
.sym 25452 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 25453 soc.cpu.reg_pc[31]
.sym 25456 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[1]
.sym 25457 soc.cpu.latched_branch_SB_LUT4_I2_I1[1]
.sym 25458 soc.cpu.cpuregs_waddr[2]
.sym 25459 soc.cpu.latched_branch_SB_LUT4_I2_I1[3]
.sym 25462 soc.cpu.decoded_imm[19]
.sym 25463 soc.cpu.cpuregs.regs.1.0.0_RDATA_12_SB_LUT4_I0_O[1]
.sym 25464 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 25466 soc.cpu.is_sll_srl_sra_SB_LUT4_I1_O_SB_LUT4_I1_I0_SB_LUT4_I2_O[2]
.sym 25467 clk$SB_IO_IN_$glb_clk
.sym 25477 soc.cpu.decoded_imm[1]
.sym 25478 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 25481 soc.cpu.latched_store_SB_LUT4_I3_1_O[3]
.sym 25482 soc.cpu.cpuregs.regs.1.0.0_RDATA_14_SB_LUT4_I0_O[1]
.sym 25483 soc.cpu.cpuregs_waddr[2]
.sym 25484 soc.cpu.cpuregs_rs1[16]
.sym 25485 soc.cpu.instr_timer_SB_LUT4_I3_O_SB_LUT4_O_I0[0]
.sym 25486 soc.cpu.is_sll_srl_sra_SB_LUT4_I1_O_SB_LUT4_I1_I0_SB_LUT4_I2_O[2]
.sym 25488 soc.cpu.instr_sh_SB_LUT4_I1_1_O[0]
.sym 25489 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I0_O[3]
.sym 25490 soc.cpu.cpuregs_rs1[31]
.sym 25491 soc.cpu.decoder_pseudo_trigger_SB_LUT4_I2_O[0]
.sym 25492 soc.cpu.instr_waitirq_SB_LUT4_I2_O[3]
.sym 25493 soc.cpu.cpu_state[2]
.sym 25494 soc.cpu.cpuregs_rs1[21]
.sym 25496 soc.cpu.instr_retirq
.sym 25497 soc.cpu.cpuregs_waddr[1]
.sym 25498 soc.cpu.latched_store_SB_LUT4_I1_O[0]
.sym 25499 soc.cpu.cpuregs_rs1[25]
.sym 25500 soc.cpu.pcpi_rs1[31]
.sym 25501 soc.cpu.is_lui_auipc_jal
.sym 25502 soc.cpu.cpuregs.regs.1.0.0_RDATA_5[1]
.sym 25504 soc.cpu.instr_timer
.sym 25510 soc.cpu.cpuregs_waddr[0]
.sym 25511 soc.cpu.instr_timer
.sym 25512 soc.cpu.instr_retirq
.sym 25513 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_13_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2[3]
.sym 25516 soc.cpu.cpuregs_rs1[23]
.sym 25517 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_10_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 25518 soc.cpu.timer[23]
.sym 25519 soc.cpu.cpu_state[2]
.sym 25520 soc.cpu.instr_retirq
.sym 25521 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_10_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2[2]
.sym 25522 soc.cpu.irq_mask[26]
.sym 25526 soc.cpu.instr_addi_SB_LUT4_I1_O[1]
.sym 25527 soc.cpu.instr_maskirq
.sym 25528 soc.cpu.instr_timer
.sym 25529 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_13_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2[2]
.sym 25530 soc.cpu.cpuregs_waddr[1]
.sym 25531 soc.cpu.cpuregs_waddr[3]
.sym 25532 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_10_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2[0]
.sym 25533 soc.cpu.cpuregs_waddr[4]
.sym 25534 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_10_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2[3]
.sym 25535 soc.cpu.irq_mask[23]
.sym 25536 soc.cpu.instr_addi_SB_LUT4_I1_O[0]
.sym 25537 soc.cpu.latched_is_lh_SB_DFFESR_Q_E
.sym 25539 soc.cpu.cpuregs_rs1[26]
.sym 25540 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I0_O[3]
.sym 25544 soc.cpu.irq_mask[26]
.sym 25546 soc.cpu.instr_maskirq
.sym 25549 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_13_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2[2]
.sym 25550 soc.cpu.cpuregs_rs1[23]
.sym 25551 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_13_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2[3]
.sym 25552 soc.cpu.instr_retirq
.sym 25556 soc.cpu.instr_addi_SB_LUT4_I1_O[0]
.sym 25558 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I0_O[3]
.sym 25561 soc.cpu.instr_maskirq
.sym 25562 soc.cpu.irq_mask[23]
.sym 25563 soc.cpu.timer[23]
.sym 25564 soc.cpu.instr_timer
.sym 25567 soc.cpu.cpuregs_waddr[1]
.sym 25568 soc.cpu.cpuregs_waddr[4]
.sym 25569 soc.cpu.cpuregs_waddr[0]
.sym 25570 soc.cpu.cpuregs_waddr[3]
.sym 25573 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I0_O[3]
.sym 25574 soc.cpu.instr_addi_SB_LUT4_I1_O[1]
.sym 25579 soc.cpu.cpu_state[2]
.sym 25580 soc.cpu.instr_retirq
.sym 25581 soc.cpu.cpuregs_rs1[26]
.sym 25582 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_10_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 25585 soc.cpu.instr_timer
.sym 25586 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_10_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2[2]
.sym 25587 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_10_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2[3]
.sym 25588 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_10_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2[0]
.sym 25589 soc.cpu.latched_is_lh_SB_DFFESR_Q_E
.sym 25590 clk$SB_IO_IN_$glb_clk
.sym 25591 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 25605 soc.cpu.latched_stalu
.sym 25606 soc.cpu.decoder_pseudo_trigger_SB_LUT4_I2_O[0]
.sym 25607 soc.cpu.decoded_imm[8]
.sym 25608 soc.cpu.reg_pc[20]
.sym 25609 soc.cpu.reg_out[19]
.sym 25610 soc.cpu.latched_is_lh
.sym 25611 soc.cpu.reg_pc[16]
.sym 25612 soc.cpu.cpuregs_rs1[23]
.sym 25613 soc.cpu.cpu_state[2]
.sym 25615 soc.cpu.decoded_imm[21]
.sym 25616 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 25617 soc.cpu.cpuregs_waddr[3]
.sym 25619 soc.cpu.cpuregs_wrdata[16]
.sym 25620 soc.cpu.cpuregs_rs1[19]
.sym 25621 soc.cpu.cpuregs.regs.1.0.0_RDATA_12_SB_LUT4_I0_O[1]
.sym 25622 soc.cpu.cpuregs_rs1[30]
.sym 25623 soc.cpu.cpuregs.regs.1.0.0_RDATA_11[0]
.sym 25624 soc.cpu.latched_branch_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O
.sym 25626 soc.cpu.decoded_rs2_SB_DFFE_Q_D_SB_LUT4_I2_O[1]
.sym 25627 soc.cpu.reg_pc[22]
.sym 25633 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3[2]
.sym 25634 soc.cpu.instr_retirq
.sym 25635 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 25636 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3[1]
.sym 25637 soc.cpu.do_waitirq_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_2_I3[1]
.sym 25638 soc.cpu.cpuregs.regs.0.0.1_RDATA[2]
.sym 25639 soc.cpu.cpuregs.regs.0.0.0_RDATA[3]
.sym 25640 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3[3]
.sym 25641 soc.cpu.timer[24]
.sym 25643 soc.cpu.irq_mask[19]
.sym 25645 soc.cpu.instr_maskirq
.sym 25647 soc.cpu.cpuregs.regs.1.0.0_RDATA_11[0]
.sym 25648 soc.cpu.irq_mask[24]
.sym 25649 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 25651 soc.cpu.cpuregs.regs.0.0.0_RDATA[2]
.sym 25653 soc.cpu.cpu_state[2]
.sym 25654 soc.cpu.cpuregs.regs.0.0.1_RDATA[3]
.sym 25655 soc.cpu.cpuregs.regs.1.0.0_RDATA_11[1]
.sym 25658 soc.cpu.count_cycle[24]
.sym 25659 soc.cpu.cpuregs_rs1[24]
.sym 25662 soc.cpu.cpuregs.regs.1.0.1_RDATA_11[0]
.sym 25663 soc.cpu.cpuregs.regs.1.0.0_RDATA_11[1]
.sym 25664 soc.cpu.instr_timer
.sym 25666 soc.cpu.count_cycle[24]
.sym 25667 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3[1]
.sym 25668 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3[2]
.sym 25669 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3[3]
.sym 25674 soc.cpu.irq_mask[19]
.sym 25675 soc.cpu.do_waitirq_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_2_I3[1]
.sym 25678 soc.cpu.cpuregs.regs.0.0.0_RDATA[2]
.sym 25679 soc.cpu.cpuregs.regs.1.0.0_RDATA_11[1]
.sym 25680 soc.cpu.cpuregs.regs.0.0.0_RDATA[3]
.sym 25681 soc.cpu.cpuregs.regs.1.0.0_RDATA_11[0]
.sym 25684 soc.cpu.irq_mask[19]
.sym 25686 soc.cpu.instr_maskirq
.sym 25690 soc.cpu.cpuregs.regs.1.0.0_RDATA_11[1]
.sym 25691 soc.cpu.cpuregs.regs.0.0.1_RDATA[2]
.sym 25692 soc.cpu.cpuregs.regs.1.0.1_RDATA_11[0]
.sym 25693 soc.cpu.cpuregs.regs.0.0.1_RDATA[3]
.sym 25696 soc.cpu.cpuregs_rs1[24]
.sym 25697 soc.cpu.cpu_state[2]
.sym 25698 soc.cpu.instr_retirq
.sym 25699 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 25702 soc.cpu.do_waitirq_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_2_I3[1]
.sym 25705 soc.cpu.irq_mask[19]
.sym 25708 soc.cpu.timer[24]
.sym 25709 soc.cpu.irq_mask[24]
.sym 25710 soc.cpu.instr_maskirq
.sym 25711 soc.cpu.instr_timer
.sym 25712 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 25713 clk$SB_IO_IN_$glb_clk
.sym 25714 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 25715 soc.cpu.cpuregs.regs.1.0.0_RDATA[0]
.sym 25716 soc.cpu.cpuregs.regs.1.0.0_RDATA_1[0]
.sym 25717 soc.cpu.cpuregs.regs.1.0.0_RDATA_2[0]
.sym 25718 soc.cpu.cpuregs.regs.1.0.0_RDATA_3[0]
.sym 25719 soc.cpu.cpuregs.regs.1.0.0_RDATA_4[0]
.sym 25720 soc.cpu.cpuregs.regs.1.0.0_RDATA_5[0]
.sym 25721 soc.cpu.cpuregs.regs.1.0.0_RDATA_6[0]
.sym 25722 soc.cpu.cpuregs.regs.1.0.0_RDATA_7[0]
.sym 25724 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_11_I1_SB_LUT4_O_1_I2[2]
.sym 25727 soc.cpu.reg_pc[28]
.sym 25728 soc.cpu.reg_out[21]
.sym 25730 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1[0]
.sym 25731 soc.cpu.cpuregs.wdata_SB_LUT4_O_14_I2_SB_LUT4_O_I2[2]
.sym 25734 soc.cpu.cpuregs.regs.0.0.1_RDATA[2]
.sym 25736 soc.cpu.decoded_imm[29]
.sym 25737 soc.cpu.cpuregs_rs1[20]
.sym 25738 soc.cpu.decoded_imm[27]
.sym 25739 soc.cpu.cpuregs.regs.1.0.0_RDATA_14[1]
.sym 25740 soc.cpu.cpuregs.regs.0.0.1_RDATA[3]
.sym 25741 soc.cpu.reg_op2_SB_DFFE_Q_5_D_SB_LUT4_O_I2[1]
.sym 25742 soc.cpu.cpuregs_wrdata[19]
.sym 25743 soc.cpu.cpuregs.regs.0.0.1_RDATA[3]
.sym 25744 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 25745 soc.cpu.cpuregs.regs.1.0.0_RDATA_1_SB_LUT4_I0_O[1]
.sym 25746 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I2_SB_LUT4_O_I2[2]
.sym 25747 soc.cpu.cpuregs_wrdata[29]
.sym 25748 soc.cpu.cpuregs_rs1[19]
.sym 25749 soc.cpu.cpuregs_rs1[22]
.sym 25750 soc.cpu.cpuregs_rs1[28]
.sym 25756 soc.cpu.cpuregs.regs.0.0.0_RDATA[2]
.sym 25757 soc.cpu.cpuregs.regs.1.0.0_RDATA_14[1]
.sym 25762 soc.cpu.cpuregs.regs.1.0.0_RDATA[1]
.sym 25764 soc.cpu.cpuregs.regs.0.0.0_RDATA[2]
.sym 25766 soc.cpu.cpuregs_rs1[19]
.sym 25767 soc.cpu.irq_mask_SB_DFFESS_Q_E
.sym 25770 soc.cpu.cpuregs.regs.1.0.0_RDATA_12[1]
.sym 25772 soc.cpu.cpuregs.regs.1.0.0_RDATA_5[1]
.sym 25773 soc.cpu.cpuregs.regs.1.0.0_RDATA_9[0]
.sym 25774 soc.cpu.cpuregs.regs.1.0.0_RDATA_1[1]
.sym 25775 soc.cpu.cpuregs.regs.0.0.0_RDATA[3]
.sym 25776 soc.cpu.cpuregs.regs.1.0.0_RDATA_12[0]
.sym 25777 soc.cpu.cpuregs.regs.1.0.0_RDATA_5[0]
.sym 25778 soc.cpu.cpuregs.regs.1.0.0_RDATA_14[0]
.sym 25780 soc.cpu.cpuregs.regs.1.0.0_RDATA[0]
.sym 25781 soc.cpu.cpuregs.regs.1.0.0_RDATA_1[0]
.sym 25784 soc.cpu.cpuregs.regs.1.0.0_RDATA_13[1]
.sym 25785 soc.cpu.cpuregs.regs.1.0.0_RDATA_13[0]
.sym 25787 soc.cpu.cpuregs.regs.1.0.0_RDATA_9[1]
.sym 25789 soc.cpu.cpuregs.regs.1.0.0_RDATA_12[0]
.sym 25790 soc.cpu.cpuregs.regs.1.0.0_RDATA_12[1]
.sym 25791 soc.cpu.cpuregs.regs.0.0.0_RDATA[2]
.sym 25792 soc.cpu.cpuregs.regs.0.0.0_RDATA[3]
.sym 25795 soc.cpu.cpuregs.regs.0.0.0_RDATA[3]
.sym 25796 soc.cpu.cpuregs.regs.0.0.0_RDATA[2]
.sym 25797 soc.cpu.cpuregs.regs.1.0.0_RDATA_13[1]
.sym 25798 soc.cpu.cpuregs.regs.1.0.0_RDATA_13[0]
.sym 25802 soc.cpu.cpuregs_rs1[19]
.sym 25807 soc.cpu.cpuregs.regs.0.0.0_RDATA[3]
.sym 25808 soc.cpu.cpuregs.regs.0.0.0_RDATA[2]
.sym 25809 soc.cpu.cpuregs.regs.1.0.0_RDATA[0]
.sym 25810 soc.cpu.cpuregs.regs.1.0.0_RDATA[1]
.sym 25813 soc.cpu.cpuregs.regs.1.0.0_RDATA_9[1]
.sym 25814 soc.cpu.cpuregs.regs.0.0.0_RDATA[3]
.sym 25815 soc.cpu.cpuregs.regs.0.0.0_RDATA[2]
.sym 25816 soc.cpu.cpuregs.regs.1.0.0_RDATA_9[0]
.sym 25819 soc.cpu.cpuregs.regs.0.0.0_RDATA[3]
.sym 25820 soc.cpu.cpuregs.regs.0.0.0_RDATA[2]
.sym 25821 soc.cpu.cpuregs.regs.1.0.0_RDATA_5[0]
.sym 25822 soc.cpu.cpuregs.regs.1.0.0_RDATA_5[1]
.sym 25825 soc.cpu.cpuregs.regs.0.0.0_RDATA[2]
.sym 25826 soc.cpu.cpuregs.regs.1.0.0_RDATA_14[1]
.sym 25827 soc.cpu.cpuregs.regs.1.0.0_RDATA_14[0]
.sym 25828 soc.cpu.cpuregs.regs.0.0.0_RDATA[3]
.sym 25831 soc.cpu.cpuregs.regs.0.0.0_RDATA[2]
.sym 25832 soc.cpu.cpuregs.regs.1.0.0_RDATA_1[0]
.sym 25833 soc.cpu.cpuregs.regs.0.0.0_RDATA[3]
.sym 25834 soc.cpu.cpuregs.regs.1.0.0_RDATA_1[1]
.sym 25835 soc.cpu.irq_mask_SB_DFFESS_Q_E
.sym 25836 clk$SB_IO_IN_$glb_clk
.sym 25837 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 25838 soc.cpu.cpuregs.regs.1.0.0_RDATA_8[0]
.sym 25839 soc.cpu.cpuregs.regs.1.0.0_RDATA_9[0]
.sym 25840 soc.cpu.cpuregs.regs.1.0.0_RDATA_10[0]
.sym 25841 soc.cpu.cpuregs.regs.1.0.0_RDATA_11[0]
.sym 25842 soc.cpu.cpuregs.regs.1.0.0_RDATA_12[0]
.sym 25843 soc.cpu.cpuregs.regs.1.0.0_RDATA_13[0]
.sym 25844 soc.cpu.cpuregs.regs.1.0.0_RDATA_14[0]
.sym 25845 soc.cpu.cpuregs.regs.1.0.0_RDATA_15[0]
.sym 25846 soc.cpu.cpuregs_raddr2[3]
.sym 25850 soc.cpu.latched_stalu
.sym 25851 soc.cpu.alu_out_q[22]
.sym 25852 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[0]
.sym 25853 soc.cpu.cpuregs.regs.1.0.0_RDATA_3[0]
.sym 25855 soc.cpu.cpuregs.regs.1.0.0_RDATA_7[0]
.sym 25856 soc.cpu.cpuregs_wrdata[31]
.sym 25857 soc.cpu.irq_pending[28]
.sym 25858 soc.cpu.cpuregs.wen
.sym 25859 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 25860 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 25861 soc.cpu.cpuregs.regs.1.0.0_RDATA_2[0]
.sym 25862 soc.cpu.cpuregs_rs1[24]
.sym 25863 soc.cpu.cpuregs_rs1[29]
.sym 25865 soc.cpu.cpuregs_wrdata[25]
.sym 25866 soc.cpu.cpuregs_rs1[26]
.sym 25867 soc.cpu.cpuregs.regs.1.0.1_RDATA_10[0]
.sym 25868 soc.cpu.cpuregs_wrdata[21]
.sym 25869 soc.cpu.cpuregs.regs.1.0.1_RDATA_11[0]
.sym 25870 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 25871 soc.cpu.cpuregs.regs.1.0.1_RDATA_12[0]
.sym 25872 soc.cpu.decoded_imm[19]
.sym 25881 soc.cpu.cpuregs_wrdata[20]
.sym 25882 soc.cpu.cpuregs.regs.1.0.1_RDATA_12[0]
.sym 25885 soc.cpu.cpuregs.regs.1.0.0_RDATA_12[1]
.sym 25886 soc.cpu.cpuregs_wrdata[21]
.sym 25888 soc.cpu.cpuregs.regs.1.0.0_RDATA_15[1]
.sym 25889 soc.cpu.cpuregs_wrdata[16]
.sym 25891 soc.cpu.cpuregs.regs.1.0.1_RDATA_10[0]
.sym 25892 soc.cpu.cpuregs.regs.1.0.0_RDATA_10[1]
.sym 25895 soc.cpu.cpuregs.regs.0.0.1_RDATA[2]
.sym 25896 soc.cpu.cpuregs.regs.1.0.1_RDATA_15[0]
.sym 25900 soc.cpu.cpuregs.wen
.sym 25902 soc.cpu.cpuregs_wrdata[19]
.sym 25903 soc.cpu.cpuregs.regs.0.0.1_RDATA[3]
.sym 25913 soc.cpu.cpuregs.wen
.sym 25918 soc.cpu.cpuregs_wrdata[16]
.sym 25924 soc.cpu.cpuregs.regs.1.0.0_RDATA_12[1]
.sym 25925 soc.cpu.cpuregs.regs.1.0.1_RDATA_12[0]
.sym 25926 soc.cpu.cpuregs.regs.0.0.1_RDATA[2]
.sym 25927 soc.cpu.cpuregs.regs.0.0.1_RDATA[3]
.sym 25930 soc.cpu.cpuregs.regs.0.0.1_RDATA[3]
.sym 25931 soc.cpu.cpuregs.regs.1.0.0_RDATA_15[1]
.sym 25932 soc.cpu.cpuregs.regs.1.0.1_RDATA_15[0]
.sym 25933 soc.cpu.cpuregs.regs.0.0.1_RDATA[2]
.sym 25936 soc.cpu.cpuregs.regs.1.0.0_RDATA_10[1]
.sym 25937 soc.cpu.cpuregs.regs.1.0.1_RDATA_10[0]
.sym 25938 soc.cpu.cpuregs.regs.0.0.1_RDATA[2]
.sym 25939 soc.cpu.cpuregs.regs.0.0.1_RDATA[3]
.sym 25942 soc.cpu.cpuregs_wrdata[21]
.sym 25949 soc.cpu.cpuregs_wrdata[19]
.sym 25957 soc.cpu.cpuregs_wrdata[20]
.sym 25959 clk$SB_IO_IN_$glb_clk
.sym 25961 soc.cpu.cpuregs.regs.1.0.1_RDATA[0]
.sym 25962 soc.cpu.cpuregs.regs.1.0.1_RDATA_1[0]
.sym 25963 soc.cpu.cpuregs.regs.1.0.1_RDATA_2[0]
.sym 25964 soc.cpu.cpuregs.regs.1.0.1_RDATA_3[0]
.sym 25965 soc.cpu.cpuregs.regs.1.0.1_RDATA_4[0]
.sym 25966 soc.cpu.cpuregs.regs.1.0.1_RDATA_5[0]
.sym 25967 soc.cpu.cpuregs.regs.1.0.1_RDATA_6[0]
.sym 25968 soc.cpu.cpuregs.regs.1.0.1_RDATA_7[0]
.sym 25973 soc.cpu.latched_stalu
.sym 25974 soc.cpu.mem_do_rinst
.sym 25975 soc.cpu.cpuregs_wrdata[20]
.sym 25976 soc.cpu.decoded_imm[16]
.sym 25977 soc.cpu.decoded_imm[31]
.sym 25978 soc.cpu.cpuregs_waddr[4]
.sym 25979 COMM[1]$SB_IO_OUT
.sym 25980 soc.cpu.cpuregs_waddr[4]
.sym 25981 soc.cpu.cpuregs_rs1[16]
.sym 25982 soc.cpu.decoder_pseudo_trigger_SB_LUT4_I2_O[0]
.sym 25984 soc.cpu.cpuregs.regs.1.0.0_RDATA_10[0]
.sym 25985 soc.cpu.cpuregs_wrdata[22]
.sym 25986 soc.cpu.cpuregs.regs.1.0.0_RDATA_5[1]
.sym 25987 soc.cpu.cpuregs.regs.1.0.0_RDATA_7[1]
.sym 25988 soc.cpu.instr_timer
.sym 25989 soc.cpu.cpuregs_waddr[1]
.sym 25990 soc.cpu.cpuregs_rs1[21]
.sym 25991 soc.cpu.cpuregs_rs1[25]
.sym 25992 soc.cpu.cpuregs_wrdata[31]
.sym 25993 soc.cpu.is_lui_auipc_jal
.sym 25994 soc.cpu.cpuregs_waddr[2]
.sym 25995 soc.cpu.cpuregs_wrdata[26]
.sym 25996 soc.cpu.cpuregs_waddr[1]
.sym 26003 soc.cpu.cpuregs.regs.1.0.0_RDATA_1[1]
.sym 26006 soc.cpu.cpuregs.regs.0.0.1_RDATA[3]
.sym 26011 soc.cpu.cpuregs_wrdata[30]
.sym 26012 soc.cpu.cpuregs.regs.1.0.0_RDATA_9[1]
.sym 26013 soc.cpu.cpuregs.regs.1.0.0_RDATA_6[1]
.sym 26014 soc.cpu.cpuregs.regs.0.0.1_RDATA[3]
.sym 26015 soc.cpu.cpuregs.regs.0.0.1_RDATA[2]
.sym 26019 soc.cpu.cpuregs.regs.1.0.1_RDATA_9[0]
.sym 26020 soc.cpu.cpuregs.regs.1.0.1_RDATA_2[0]
.sym 26021 soc.cpu.cpuregs.regs.1.0.0_RDATA_2[1]
.sym 26023 soc.cpu.cpuregs_wrdata[29]
.sym 26027 soc.cpu.cpuregs.regs.1.0.1_RDATA_1[0]
.sym 26028 soc.cpu.cpuregs.regs.1.0.0_RDATA_13[1]
.sym 26030 soc.cpu.cpuregs_wrdata[18]
.sym 26031 soc.cpu.cpuregs.regs.1.0.1_RDATA_13[0]
.sym 26032 soc.cpu.cpuregs.regs.1.0.1_RDATA_6[0]
.sym 26035 soc.cpu.cpuregs.regs.1.0.1_RDATA_13[0]
.sym 26036 soc.cpu.cpuregs.regs.1.0.0_RDATA_13[1]
.sym 26037 soc.cpu.cpuregs.regs.0.0.1_RDATA[2]
.sym 26038 soc.cpu.cpuregs.regs.0.0.1_RDATA[3]
.sym 26042 soc.cpu.cpuregs_wrdata[30]
.sym 26050 soc.cpu.cpuregs_wrdata[18]
.sym 26055 soc.cpu.cpuregs_wrdata[29]
.sym 26059 soc.cpu.cpuregs.regs.1.0.1_RDATA_1[0]
.sym 26060 soc.cpu.cpuregs.regs.1.0.0_RDATA_1[1]
.sym 26061 soc.cpu.cpuregs.regs.0.0.1_RDATA[2]
.sym 26062 soc.cpu.cpuregs.regs.0.0.1_RDATA[3]
.sym 26065 soc.cpu.cpuregs.regs.1.0.1_RDATA_9[0]
.sym 26066 soc.cpu.cpuregs.regs.0.0.1_RDATA[2]
.sym 26067 soc.cpu.cpuregs.regs.1.0.0_RDATA_9[1]
.sym 26068 soc.cpu.cpuregs.regs.0.0.1_RDATA[3]
.sym 26071 soc.cpu.cpuregs.regs.0.0.1_RDATA[2]
.sym 26072 soc.cpu.cpuregs.regs.1.0.0_RDATA_2[1]
.sym 26073 soc.cpu.cpuregs.regs.1.0.1_RDATA_2[0]
.sym 26074 soc.cpu.cpuregs.regs.0.0.1_RDATA[3]
.sym 26077 soc.cpu.cpuregs.regs.1.0.1_RDATA_6[0]
.sym 26078 soc.cpu.cpuregs.regs.0.0.1_RDATA[2]
.sym 26079 soc.cpu.cpuregs.regs.0.0.1_RDATA[3]
.sym 26080 soc.cpu.cpuregs.regs.1.0.0_RDATA_6[1]
.sym 26082 clk$SB_IO_IN_$glb_clk
.sym 26084 soc.cpu.cpuregs.regs.1.0.1_RDATA_8[0]
.sym 26085 soc.cpu.cpuregs.regs.1.0.1_RDATA_9[0]
.sym 26086 soc.cpu.cpuregs.regs.1.0.1_RDATA_10[0]
.sym 26087 soc.cpu.cpuregs.regs.1.0.1_RDATA_11[0]
.sym 26088 soc.cpu.cpuregs.regs.1.0.1_RDATA_12[0]
.sym 26089 soc.cpu.cpuregs.regs.1.0.1_RDATA_13[0]
.sym 26090 soc.cpu.cpuregs.regs.1.0.1_RDATA_14[0]
.sym 26091 soc.cpu.cpuregs.regs.1.0.1_RDATA_15[0]
.sym 26092 soc.cpu.cpuregs.regs.0.0.1_RADDR
.sym 26096 soc.cpu.cpuregs_wrdata[28]
.sym 26097 soc.cpu.cpuregs_wrdata[30]
.sym 26098 soc.cpu.cpuregs_rs1[22]
.sym 26100 soc.cpu.cpuregs.regs.1.0.0_RDATA_9[1]
.sym 26101 soc.cpu.cpuregs.wdata_SB_LUT4_O_5_I2[3]
.sym 26102 soc.cpu.cpuregs.regs.0.0.1_RADDR_1[0]
.sym 26104 soc.cpu.cpuregs_rs1[23]
.sym 26105 soc.cpu.irq_mask[18]
.sym 26106 soc.cpu.decoded_imm[13]
.sym 26107 soc.cpu.cpuregs_wrdata[29]
.sym 26109 soc.cpu.latched_branch_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O
.sym 26110 soc.cpu.cpuregs_wrdata[16]
.sym 26111 $PACKER_GND_NET
.sym 26113 soc.cpu.cpuregs_rs1[30]
.sym 26116 soc.cpu.cpuregs_wrdata[18]
.sym 26125 soc.cpu.cpuregs.regs.1.0.1_RDATA[0]
.sym 26127 soc.cpu.cpuregs_wrdata[27]
.sym 26129 soc.cpu.cpuregs.regs.1.0.1_RDATA_4[0]
.sym 26130 soc.cpu.cpuregs.regs.0.0.1_RDATA[2]
.sym 26132 soc.cpu.cpuregs_wrdata[25]
.sym 26134 soc.cpu.cpuregs.regs.1.0.0_RDATA_7[1]
.sym 26138 soc.cpu.cpuregs.regs.1.0.1_RDATA_5[0]
.sym 26140 soc.cpu.cpuregs.regs.1.0.1_RDATA_7[0]
.sym 26146 soc.cpu.cpuregs.regs.0.0.1_RDATA[3]
.sym 26147 soc.cpu.cpuregs.regs.1.0.0_RDATA_5[1]
.sym 26150 soc.cpu.cpuregs.regs.1.0.0_RDATA_4[1]
.sym 26152 soc.cpu.cpuregs_wrdata[31]
.sym 26155 soc.cpu.cpuregs_wrdata[26]
.sym 26156 soc.cpu.cpuregs.regs.1.0.0_RDATA[1]
.sym 26158 soc.cpu.cpuregs.regs.1.0.0_RDATA_7[1]
.sym 26159 soc.cpu.cpuregs.regs.0.0.1_RDATA[2]
.sym 26160 soc.cpu.cpuregs.regs.1.0.1_RDATA_7[0]
.sym 26161 soc.cpu.cpuregs.regs.0.0.1_RDATA[3]
.sym 26165 soc.cpu.cpuregs_wrdata[27]
.sym 26170 soc.cpu.cpuregs.regs.1.0.0_RDATA_5[1]
.sym 26171 soc.cpu.cpuregs.regs.0.0.1_RDATA[2]
.sym 26172 soc.cpu.cpuregs.regs.1.0.1_RDATA_5[0]
.sym 26173 soc.cpu.cpuregs.regs.0.0.1_RDATA[3]
.sym 26176 soc.cpu.cpuregs_wrdata[25]
.sym 26182 soc.cpu.cpuregs.regs.1.0.1_RDATA_4[0]
.sym 26183 soc.cpu.cpuregs.regs.0.0.1_RDATA[2]
.sym 26184 soc.cpu.cpuregs.regs.1.0.0_RDATA_4[1]
.sym 26185 soc.cpu.cpuregs.regs.0.0.1_RDATA[3]
.sym 26188 soc.cpu.cpuregs.regs.0.0.1_RDATA[3]
.sym 26189 soc.cpu.cpuregs.regs.1.0.1_RDATA[0]
.sym 26190 soc.cpu.cpuregs.regs.0.0.1_RDATA[2]
.sym 26191 soc.cpu.cpuregs.regs.1.0.0_RDATA[1]
.sym 26197 soc.cpu.cpuregs_wrdata[26]
.sym 26201 soc.cpu.cpuregs_wrdata[31]
.sym 26205 clk$SB_IO_IN_$glb_clk
.sym 26215 soc.cpu.decoded_imm[18]
.sym 26219 soc.cpu.instr_or_SB_DFFESR_Q_E
.sym 26220 soc.cpu.instr_sll_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_I3_1_O[1]
.sym 26221 soc.cpu.cpuregs_rs1[31]
.sym 26222 soc.cpu.irq_mask[18]
.sym 26223 soc.cpu.cpuregs_wrdata[20]
.sym 26224 soc.cpu.cpuregs.regs.0.0.1_RDATA[2]
.sym 26225 soc.cpu.cpuregs_waddr[4]
.sym 26226 soc.cpu.instr_lh_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O[2]
.sym 26227 soc.cpu.irq_mask[29]
.sym 26228 soc.cpu.cpuregs_wrdata[25]
.sym 26232 soc.cpu.cpuregs.regs.0.0.1_RDATA[3]
.sym 26235 soc.cpu.cpuregs_wrdata[19]
.sym 26249 soc.cpu.cpuregs_wrdata[24]
.sym 26251 soc.cpu.instr_srl_SB_LUT4_I1_1_O[0]
.sym 26254 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3[1]
.sym 26260 soc.cpu.instr_rdcycle
.sym 26289 soc.cpu.cpuregs_wrdata[24]
.sym 26306 soc.cpu.instr_srl_SB_LUT4_I1_1_O[0]
.sym 26317 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3[1]
.sym 26320 soc.cpu.instr_rdcycle
.sym 26328 clk$SB_IO_IN_$glb_clk
.sym 26338 soc.cpu.cpuregs_waddr[1]
.sym 26343 soc.cpu.cpuregs_wrdata[24]
.sym 26344 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 26345 soc.cpu.is_alu_reg_reg
.sym 26346 soc.cpu.irq_mask[24]
.sym 26347 soc.cpu.instr_lh_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 26348 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[3]
.sym 26351 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 26352 soc.cpu.instr_maskirq
.sym 26353 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_5_I3[1]
.sym 26462 soc.cpu.irq_mask[24]
.sym 26471 soc.cpu.decoded_imm[18]
.sym 26527 soc.cpu.resetn_SB_LUT4_I3_O
.sym 26528 $PACKER_GND_NET
.sym 26547 soc.cpu.resetn_SB_LUT4_I3_O
.sym 26552 $PACKER_GND_NET
.sym 26554 SEG[3]$SB_IO_OUT
.sym 26556 SEG[6]$SB_IO_OUT
.sym 26559 SEG[2]$SB_IO_OUT
.sym 26574 soc.cpu.pcpi_rs2[28]
.sym 26671 iomem_wdata[21]
.sym 26672 iomem_wdata[27]
.sym 26675 iomem_wdata[12]
.sym 26676 flash_clk_SB_LUT4_I1_O[0]
.sym 26677 iomem_wdata[4]
.sym 26678 iomem_wdata[18]
.sym 26679 display.refresh_tick_SB_DFFSR_C_Q_SB_LUT4_I2_O[3]
.sym 26681 iomem_wdata[19]
.sym 26682 display.refresh_tick_SB_DFFSR_C_Q_SB_LUT4_I2_O[2]
.sym 26771 iomem_wdata[6]
.sym 26773 iomem_wdata[1]
.sym 26811 iomem_wdata[11]
.sym 26812 iomem_wdata[3]
.sym 26814 iomem_wdata[13]
.sym 26815 soc.spimemio.rd_valid_SB_LUT4_I3_2_O_SB_LUT4_I2_O_SB_LUT4_I0_O[2]
.sym 26820 iomem_wdata[27]
.sym 26821 iomem_wdata[31]
.sym 26822 iomem_wdata[6]
.sym 26823 iomem_wdata[14]
.sym 26826 iomem_wdata[1]
.sym 26827 iomem_wdata[7]
.sym 26870 iomem_wdata[7]
.sym 26872 soc.cpu.mem_la_wdata_SB_LUT4_O_I3[2]
.sym 26873 iomem_wdata[15]
.sym 26875 iomem_wdata[31]
.sym 26876 iomem_wdata[14]
.sym 26912 iomem_wdata[1]
.sym 26916 iomem_addr[10]
.sym 26917 flash_clk_SB_LUT4_I1_I2[3]
.sym 26918 soc.cpu.alu_out_SB_LUT4_O_30_I2_SB_LUT4_O_I3[2]
.sym 26922 soc.cpu.mem_rdata_latched_SB_LUT4_O_2_I0_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1[2]
.sym 26927 soc.cpu.mem_la_wdata[7]
.sym 26930 iomem_wdata[14]
.sym 26931 soc.cpu.alu_out_SB_LUT4_O_14_I2_SB_LUT4_O_I3[2]
.sym 26933 display.refresh_tick_SB_DFFSR_C_Q[3]
.sym 26971 iomem_wdata[9]
.sym 26972 soc.cpu.mem_la_wdata_SB_LUT4_O_6_I3[2]
.sym 26973 soc.cpu.mem_la_wdata_SB_LUT4_O_1_I3[2]
.sym 26975 iomem_wdata[30]
.sym 26976 iomem_wdata[23]
.sym 26977 iomem_wdata[25]
.sym 26978 iomem_wdata[17]
.sym 27013 iomem_wdata[0]
.sym 27015 iomem_wdata[2]
.sym 27016 iomem_wdata[12]
.sym 27017 soc.cpu.alu_out_SB_LUT4_O_16_I2_SB_LUT4_O_I3[2]
.sym 27018 iomem_wdata[14]
.sym 27019 flash_io0_oe_SB_LUT4_I1_O[0]
.sym 27023 soc.cpu.alu_out_SB_LUT4_O_30_I2_SB_LUT4_O_I3[1]
.sym 27027 soc.cpu.alu_out_SB_LUT4_O_30_I2_SB_LUT4_O_I3[2]
.sym 27030 soc.cpu.alu_out_SB_LUT4_O_17_I2_SB_LUT4_O_I3[2]
.sym 27031 soc.cpu.mem_la_wdata[6]
.sym 27032 soc.cpu.instr_timer_SB_LUT4_I3_O[0]
.sym 27073 soc.cpu.instr_timer_SB_LUT4_I3_O[1]
.sym 27076 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_24_I0_SB_LUT4_O_2_I1[1]
.sym 27078 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_23_I0_SB_LUT4_O_2_I1[1]
.sym 27079 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1[1]
.sym 27116 iomem_wdata[25]
.sym 27120 iomem_wdata[17]
.sym 27126 iomem_wdata[5]
.sym 27127 soc.cpu.irq_mask[1]
.sym 27130 soc.cpu.cpuregs_rs1[3]
.sym 27134 soc.cpu.reg_pc[3]
.sym 27137 soc.cpu.irq_mask[0]
.sym 27175 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I2[2]
.sym 27177 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_I0[0]
.sym 27178 soc.cpu.irq_mask[0]
.sym 27179 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_25_I0_SB_LUT4_O_2_I1[1]
.sym 27180 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_26_I1_SB_LUT4_O_1_I1[1]
.sym 27181 soc.cpu.irq_mask[1]
.sym 27182 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_22_I0_SB_LUT4_O_2_I1[1]
.sym 27217 soc.cpu.do_waitirq_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_3_I2[0]
.sym 27218 soc.cpu.alu_out_SB_LUT4_O_22_I2_SB_LUT4_O_I3[1]
.sym 27220 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_24_I0_SB_LUT4_O_2_I1[1]
.sym 27221 soc.cpu.instr_timer_SB_LUT4_I3_O[3]
.sym 27222 soc.cpu.reg_pc[5]
.sym 27223 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_30_I1[2]
.sym 27224 soc.cpu.instr_timer_SB_LUT4_I3_O[1]
.sym 27225 iomem_wdata[3]
.sym 27226 soc.cpu.alu_out_SB_LUT4_O_17_I2_SB_LUT4_O_I3[1]
.sym 27228 soc.cpu.cpu_state[4]
.sym 27229 soc.cpu.pcpi_rs1[5]
.sym 27232 soc.cpu.cpuregs_rs1[0]
.sym 27236 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_4_I0_SB_LUT4_O_1_I3[0]
.sym 27237 soc.cpu.is_lui_auipc_jal
.sym 27238 soc.cpu.count_cycle[32]
.sym 27240 soc.cpu.cpuregs_rs1[1]
.sym 27278 soc.cpu.count_cycle[1]
.sym 27279 soc.cpu.count_cycle[2]
.sym 27280 soc.cpu.count_cycle[3]
.sym 27281 soc.cpu.count_cycle[4]
.sym 27282 soc.cpu.count_cycle[5]
.sym 27283 soc.cpu.count_cycle[6]
.sym 27284 soc.cpu.count_cycle[7]
.sym 27320 soc.cpu.irq_mask[1]
.sym 27322 soc.cpu.instr_retirq_SB_LUT4_I2_O[0]
.sym 27326 iomem_wdata[19]
.sym 27330 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 27335 soc.cpu.mem_la_wdata[7]
.sym 27337 soc.cpu.count_cycle[9]
.sym 27338 soc.cpu.alu_out_SB_LUT4_O_14_I2_SB_LUT4_O_I3[2]
.sym 27339 soc.cpu.irq_mask[1]
.sym 27342 soc.cpu.cpu_state[3]
.sym 27379 soc.cpu.count_cycle[8]
.sym 27380 soc.cpu.count_cycle[9]
.sym 27381 soc.cpu.count_cycle[10]
.sym 27382 soc.cpu.count_cycle[11]
.sym 27383 soc.cpu.count_cycle[12]
.sym 27384 soc.cpu.count_cycle[13]
.sym 27385 soc.cpu.count_cycle[14]
.sym 27386 soc.cpu.count_cycle[15]
.sym 27422 soc.cpu.count_cycle[6]
.sym 27425 iomem_wdata[20]
.sym 27426 soc.cpu.instr_timer_SB_LUT4_I3_O[3]
.sym 27427 iomem_wdata[29]
.sym 27430 soc.cpu.count_cycle[1]
.sym 27431 iomem_wdata[20]
.sym 27433 soc.cpu.count_cycle[22]
.sym 27434 soc.cpu.alu_out_SB_LUT4_O_30_I2_SB_LUT4_O_I3[2]
.sym 27435 soc.cpu.instr_timer_SB_LUT4_I3_O[0]
.sym 27436 soc.cpu.count_cycle[13]
.sym 27438 soc.cpu.reg_pc[2]
.sym 27439 soc.cpu.mem_la_wdata[6]
.sym 27442 soc.cpu.alu_out_SB_LUT4_O_17_I2_SB_LUT4_O_I3[2]
.sym 27443 soc.cpu.cpuregs_rs1[6]
.sym 27481 soc.cpu.count_cycle[16]
.sym 27482 soc.cpu.count_cycle[17]
.sym 27483 soc.cpu.count_cycle[18]
.sym 27484 soc.cpu.count_cycle[19]
.sym 27485 soc.cpu.count_cycle[20]
.sym 27486 soc.cpu.count_cycle[21]
.sym 27487 soc.cpu.count_cycle[22]
.sym 27488 soc.cpu.count_cycle[23]
.sym 27524 soc.cpu.count_cycle[14]
.sym 27527 soc.cpu.count_instr[13]
.sym 27532 soc.cpu.instr_retirq_SB_LUT4_I2_O[0]
.sym 27536 soc.cpu.count_cycle[20]
.sym 27538 soc.cpu.count_cycle[33]
.sym 27539 soc.cpu.count_cycle[24]
.sym 27540 $PACKER_VCC_NET
.sym 27541 soc.cpu.irq_mask[0]
.sym 27542 soc.cpu.cpuregs_rs1[3]
.sym 27543 soc.cpu.irq_mask[1]
.sym 27545 soc.cpu.count_cycle[15]
.sym 27546 soc.cpu.alu_out_q[5]
.sym 27583 soc.cpu.count_cycle[24]
.sym 27584 soc.cpu.count_cycle[25]
.sym 27585 soc.cpu.count_cycle[26]
.sym 27586 soc.cpu.count_cycle[27]
.sym 27587 soc.cpu.count_cycle[28]
.sym 27588 soc.cpu.count_cycle[29]
.sym 27589 soc.cpu.count_cycle[30]
.sym 27590 soc.cpu.count_cycle[31]
.sym 27625 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_10_I2_SB_LUT4_O_I2[1]
.sym 27626 soc.cpu.cpuregs_rs1[4]
.sym 27627 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 27629 soc.cpu.alu_out_q[4]
.sym 27631 soc.cpu.cpu_state[2]
.sym 27632 soc.cpu.cpu_state[4]
.sym 27633 soc.cpu.do_waitirq_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_3_I2[0]
.sym 27635 soc.cpu.cpu_state[2]
.sym 27637 soc.cpu.pcpi_rs1[5]
.sym 27638 soc.cpu.count_cycle[40]
.sym 27639 soc.cpu.alu_out_q[10]
.sym 27640 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_4_I0_SB_LUT4_O_1_I3[0]
.sym 27641 soc.cpu.count_cycle[32]
.sym 27642 soc.cpu.count_cycle[30]
.sym 27644 soc.cpu.cpuregs_rs1[0]
.sym 27645 soc.cpu.is_lui_auipc_jal
.sym 27646 soc.cpu.count_cycle[44]
.sym 27648 soc.cpu.cpuregs_rs1[1]
.sym 27685 soc.cpu.count_cycle[32]
.sym 27686 soc.cpu.count_cycle[33]
.sym 27687 soc.cpu.count_cycle[34]
.sym 27688 soc.cpu.count_cycle[35]
.sym 27689 soc.cpu.count_cycle[36]
.sym 27690 soc.cpu.count_cycle[37]
.sym 27691 soc.cpu.count_cycle[38]
.sym 27692 soc.cpu.count_cycle[39]
.sym 27726 soc.cpu.pcpi_rs2[28]
.sym 27729 soc.cpu.alu_out_q[8]
.sym 27731 soc.cpu.cpuregs_rs1[7]
.sym 27735 soc.cpu.cpuregs_rs1[11]
.sym 27736 soc.cpu.alu_out_q[15]
.sym 27737 soc.cpu.cpuregs_raddr2[0]
.sym 27739 soc.cpu.count_instr[17]
.sym 27741 soc.cpu.count_cycle[9]
.sym 27743 soc.cpu.mem_la_wdata[7]
.sym 27744 soc.cpu.cpu_state[3]
.sym 27748 soc.cpu.count_cycle[17]
.sym 27749 soc.cpu.count_cycle[31]
.sym 27750 soc.cpu.alu_out_SB_LUT4_O_14_I2_SB_LUT4_O_I3[2]
.sym 27787 soc.cpu.count_cycle[40]
.sym 27788 soc.cpu.count_cycle[41]
.sym 27789 soc.cpu.count_cycle[42]
.sym 27790 soc.cpu.count_cycle[43]
.sym 27791 soc.cpu.count_cycle[44]
.sym 27792 soc.cpu.count_cycle[45]
.sym 27793 soc.cpu.count_cycle[46]
.sym 27794 soc.cpu.count_cycle[47]
.sym 27830 soc.cpu.count_cycle[38]
.sym 27832 soc.cpu.cpuregs.regs.0.0.0_RDATA[2]
.sym 27834 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1[2]
.sym 27835 soc.cpu.alu_out_q[28]
.sym 27838 soc.cpu.cpuregs.regs.0.0.0_RDATA_11[1]
.sym 27840 soc.cpu.count_cycle[34]
.sym 27841 soc.cpu.count_cycle[22]
.sym 27842 soc.cpu.count_cycle[56]
.sym 27843 soc.cpu.cpuregs_rs1[6]
.sym 27846 soc.cpu.mem_la_wdata[6]
.sym 27847 display.refresh_tick_SB_DFFSR_C_Q[2]
.sym 27848 soc.cpu.alu_out_q[18]
.sym 27889 soc.cpu.count_cycle[48]
.sym 27890 soc.cpu.count_cycle[49]
.sym 27891 soc.cpu.count_cycle[50]
.sym 27892 soc.cpu.count_cycle[51]
.sym 27893 soc.cpu.count_cycle[52]
.sym 27894 soc.cpu.count_cycle[53]
.sym 27895 soc.cpu.count_cycle[54]
.sym 27896 soc.cpu.count_cycle[55]
.sym 27929 soc.cpu.decoded_rs2_SB_DFFE_Q_1_D_SB_LUT4_I2_O[1]
.sym 27934 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I1_SB_LUT4_O_1_I2[1]
.sym 27936 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_1_I1[0]
.sym 27937 soc.cpu.instr_timer_SB_LUT4_I3_O[0]
.sym 27938 soc.cpu.is_lui_auipc_jal
.sym 27939 soc.cpu.reg_pc[11]
.sym 27942 soc.cpu.count_cycle[42]
.sym 27943 soc.cpu.count_cycle[24]
.sym 27944 $PACKER_VCC_NET
.sym 27945 soc.cpu.count_cycle[20]
.sym 27946 soc.cpu.count_cycle[53]
.sym 27948 soc.cpu.count_cycle[54]
.sym 27949 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_15_I0_SB_LUT4_O_2_I1[2]
.sym 27950 soc.cpu.cpuregs_rs1[3]
.sym 27951 soc.cpu.irq_mask[1]
.sym 27952 soc.cpu.alu_out_q[29]
.sym 27953 soc.cpu.count_cycle[47]
.sym 27954 soc.cpu.cpuregs.regs.0.0.0_RDATA_12[1]
.sym 27991 soc.cpu.count_cycle[56]
.sym 27992 soc.cpu.count_cycle[57]
.sym 27993 soc.cpu.count_cycle[58]
.sym 27994 soc.cpu.count_cycle[59]
.sym 27995 soc.cpu.count_cycle[60]
.sym 27996 soc.cpu.count_cycle[61]
.sym 27997 soc.cpu.count_cycle[62]
.sym 27998 soc.cpu.count_cycle[63]
.sym 28032 soc.cpu.cpuregs.regs.0.0.1_RDATA_14[0]
.sym 28034 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_10_I2_SB_LUT4_O_I2[1]
.sym 28035 soc.cpu.reg_pc[14]
.sym 28038 soc.cpu.cpu_state[2]
.sym 28039 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_10_I2_SB_LUT4_O_I2[1]
.sym 28040 soc.cpu.cpuregs_rs1[13]
.sym 28041 soc.cpu.cpuregs_rs1[15]
.sym 28042 soc.cpu.cpuregs_rs1[8]
.sym 28043 soc.cpu.reg_out[0]
.sym 28045 soc.cpu.count_cycle[50]
.sym 28046 soc.cpu.count_cycle[60]
.sym 28047 soc.cpu.count_cycle[51]
.sym 28048 soc.cpu.alu_out_q[21]
.sym 28049 soc.cpu.count_cycle[52]
.sym 28050 soc.cpu.count_cycle[30]
.sym 28051 soc.cpu.instr_retirq_SB_LUT4_I2_O[0]
.sym 28052 soc.cpu.alu_out_q[10]
.sym 28053 soc.cpu.is_lui_auipc_jal
.sym 28055 soc.cpu.count_cycle[55]
.sym 28056 soc.cpu.alu_out_q[27]
.sym 28093 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_3_I2_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 28094 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_15_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2]
.sym 28095 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_11_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2]
.sym 28096 soc.cpu.cpuregs_rs1[3]
.sym 28097 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_17_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2]
.sym 28098 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_13_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 28099 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_15_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[2]
.sym 28100 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_13_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2]
.sym 28138 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[23]
.sym 28139 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 28140 soc.cpu.cpuregs_rs1[12]
.sym 28142 soc.cpu.cpuregs.regs.0.0.0_RDATA[3]
.sym 28143 soc.cpu.alu_out_q[14]
.sym 28144 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[21]
.sym 28146 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[22]
.sym 28147 soc.cpu.cpu_state[3]
.sym 28148 soc.cpu.cpuregs.regs.0.0.0_RADDR
.sym 28149 soc.cpu.count_instr[50]
.sym 28150 soc.cpu.alu_out_SB_LUT4_O_14_I2_SB_LUT4_O_I3[2]
.sym 28151 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_O_1_I2[0]
.sym 28152 soc.cpu.count_cycle[17]
.sym 28153 soc.cpu.count_cycle[31]
.sym 28154 soc.cpu.cpuregs.regs.0.0.0_RDATA_1[0]
.sym 28155 soc.cpu.count_instr[17]
.sym 28156 soc.cpu.instr_maskirq
.sym 28158 soc.cpu.cpuregs.regs.0.0.0_RADDR_1
.sym 28195 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_16_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 28196 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I0[3]
.sym 28197 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_17_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[2]
.sym 28198 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 28199 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_10_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2[2]
.sym 28200 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2]
.sym 28201 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_15_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 28202 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_13_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2[2]
.sym 28236 soc.cpu.decoded_rs1_SB_DFFE_Q_D_SB_LUT4_I2_O[0]
.sym 28237 soc.cpu.timer[24]
.sym 28238 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[18]
.sym 28239 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[19]
.sym 28240 soc.cpu.cpuregs_rs1[3]
.sym 28241 soc.cpu.decoded_imm[15]
.sym 28244 soc.cpu.cpuregs_wrdata[4]
.sym 28245 soc.cpu.alu_out_q[24]
.sym 28247 soc.cpu.cpuregs.regs.0.0.1_RDATA_12[0]
.sym 28248 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_10_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2[0]
.sym 28249 soc.cpu.cpuregs.regs.0.0.1_RDATA[3]
.sym 28250 soc.cpu.cpuregs_rs1[6]
.sym 28251 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[21]
.sym 28252 soc.cpu.cpuregs_wrdata[13]
.sym 28253 soc.cpu.cpuregs_wrdata[9]
.sym 28254 soc.cpu.count_cycle[22]
.sym 28255 display.refresh_tick_SB_DFFSR_C_Q[2]
.sym 28256 soc.cpu.cpuregs_wrdata[10]
.sym 28257 soc.cpu.cpuregs.regs.0.0.1_RDATA_4[0]
.sym 28258 soc.cpu.count_cycle[56]
.sym 28259 soc.cpu.count_instr[56]
.sym 28260 soc.cpu.timer[21]
.sym 28266 soc.cpu.decoded_rs2_SB_DFFE_Q_D_SB_LUT4_I2_O[2]
.sym 28268 soc.cpu.cpuregs_wrdata[11]
.sym 28269 soc.cpu.cpuregs_wrdata[14]
.sym 28270 soc.cpu.cpuregs_wrdata[9]
.sym 28271 soc.cpu.cpuregs_wrdata[10]
.sym 28274 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 28275 soc.cpu.cpuregs_wrdata[13]
.sym 28280 soc.cpu.cpuregs_wrdata[8]
.sym 28286 soc.cpu.cpuregs.regs.0.0.0_RADDR
.sym 28287 soc.cpu.cpuregs_wrdata[12]
.sym 28288 soc.cpu.decoded_rs2_SB_DFFE_Q_D_SB_LUT4_I2_O[1]
.sym 28289 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 28290 soc.cpu.decoded_rs2_SB_DFFE_Q_1_D_SB_LUT4_I2_O[1]
.sym 28291 soc.cpu.cpuregs_wrdata[15]
.sym 28292 $PACKER_VCC_NET
.sym 28294 $PACKER_VCC_NET
.sym 28296 soc.cpu.cpuregs.regs.0.0.0_RADDR_1
.sym 28297 soc.cpu.cpuregs_wrdata[7]
.sym 28298 soc.cpu.latched_compr_SB_LUT4_I1_O[0]
.sym 28299 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_2_I2_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 28300 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_O_1_I2[2]
.sym 28301 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_17_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I2[2]
.sym 28302 soc.cpu.cpuregs_wrdata[1]
.sym 28303 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3[2]
.sym 28304 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_16_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2[3]
.sym 28305 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 28306 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 28307 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 28308 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 28309 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 28310 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 28311 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 28312 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 28313 soc.cpu.decoded_rs2_SB_DFFE_Q_D_SB_LUT4_I2_O[1]
.sym 28314 soc.cpu.cpuregs.regs.0.0.0_RADDR_1
.sym 28316 soc.cpu.cpuregs.regs.0.0.0_RADDR
.sym 28317 soc.cpu.decoded_rs2_SB_DFFE_Q_1_D_SB_LUT4_I2_O[1]
.sym 28318 soc.cpu.decoded_rs2_SB_DFFE_Q_D_SB_LUT4_I2_O[2]
.sym 28324 clk$SB_IO_IN_$glb_clk
.sym 28325 $PACKER_VCC_NET
.sym 28326 $PACKER_VCC_NET
.sym 28327 soc.cpu.cpuregs_wrdata[10]
.sym 28328 soc.cpu.cpuregs_wrdata[11]
.sym 28329 soc.cpu.cpuregs_wrdata[12]
.sym 28330 soc.cpu.cpuregs_wrdata[13]
.sym 28331 soc.cpu.cpuregs_wrdata[14]
.sym 28332 soc.cpu.cpuregs_wrdata[15]
.sym 28333 soc.cpu.cpuregs_wrdata[8]
.sym 28334 soc.cpu.cpuregs_wrdata[9]
.sym 28337 soc.cpu.cpuregs_waddr[2]
.sym 28339 soc.cpu.cpuregs.regs.0.0.0_RDATA[3]
.sym 28340 soc.cpu.decoded_rs2_SB_DFFE_Q_D_SB_LUT4_I2_O[2]
.sym 28341 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[27]
.sym 28342 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[25]
.sym 28343 soc.cpu.instr_retirq_SB_LUT4_I2_O[0]
.sym 28344 soc.cpu.latched_store_SB_LUT4_I3_1_O[1]
.sym 28345 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[24]
.sym 28346 soc.cpu.cpuregs_wrdata[11]
.sym 28347 soc.cpu.cpuregs.regs.0.0.1_RDATA[2]
.sym 28348 soc.cpu.cpuregs_wrdata[8]
.sym 28349 soc.cpu.decoded_imm[9]
.sym 28350 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 28351 soc.cpu.count_cycle[24]
.sym 28352 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[28]
.sym 28353 soc.cpu.cpuregs_wrdata[12]
.sym 28354 soc.cpu.cpuregs_wrdata[1]
.sym 28355 soc.cpu.latched_branch_SB_LUT4_I2_I1[3]
.sym 28356 $PACKER_VCC_NET
.sym 28357 soc.cpu.count_cycle[54]
.sym 28358 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[31]
.sym 28359 soc.cpu.cpuregs_wrdata[3]
.sym 28360 $PACKER_VCC_NET
.sym 28361 soc.cpu.cpuregs.regs.0.0.1_RDATA_13[0]
.sym 28362 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[25]
.sym 28368 soc.cpu.cpuregs_waddr[4]
.sym 28369 soc.cpu.cpuregs_waddr[3]
.sym 28370 soc.cpu.cpuregs_waddr[0]
.sym 28371 $PACKER_VCC_NET
.sym 28373 soc.cpu.cpuregs_wrdata[6]
.sym 28377 soc.cpu.cpuregs_wrdata[1]
.sym 28379 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 28380 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 28384 soc.cpu.cpuregs_wrdata[3]
.sym 28385 soc.cpu.cpuregs.wen
.sym 28386 soc.cpu.cpuregs_wrdata[5]
.sym 28387 soc.cpu.cpuregs_wrdata[2]
.sym 28391 soc.cpu.cpuregs_wrdata[7]
.sym 28394 soc.cpu.cpuregs_wrdata[4]
.sym 28396 soc.cpu.cpuregs_waddr[1]
.sym 28397 soc.cpu.cpuregs_waddr[2]
.sym 28398 soc.cpu.cpuregs_wrdata[0]
.sym 28399 soc.cpu.cpuregs_rs1[6]
.sym 28400 soc.cpu.cpuregs_wrdata[13]
.sym 28401 soc.cpu.cpuregs_rs1[5]
.sym 28402 soc.cpu.cpuregs_wrdata[10]
.sym 28403 soc.cpu.cpuregs.regs.0.0.0_RDATA_10[0]
.sym 28404 soc.cpu.latched_compr_SB_LUT4_I3_O[1]
.sym 28405 soc.cpu.cpuregs.regs.0.0.0_RDATA_9[1]
.sym 28406 soc.cpu.cpuregs_wrdata[12]
.sym 28407 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 28408 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 28409 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 28410 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 28411 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 28412 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 28413 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 28414 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 28415 soc.cpu.cpuregs_waddr[0]
.sym 28416 soc.cpu.cpuregs_waddr[1]
.sym 28418 soc.cpu.cpuregs_waddr[2]
.sym 28419 soc.cpu.cpuregs_waddr[3]
.sym 28420 soc.cpu.cpuregs_waddr[4]
.sym 28426 clk$SB_IO_IN_$glb_clk
.sym 28427 soc.cpu.cpuregs.wen
.sym 28428 soc.cpu.cpuregs_wrdata[0]
.sym 28429 soc.cpu.cpuregs_wrdata[1]
.sym 28430 soc.cpu.cpuregs_wrdata[2]
.sym 28431 soc.cpu.cpuregs_wrdata[3]
.sym 28432 soc.cpu.cpuregs_wrdata[4]
.sym 28433 soc.cpu.cpuregs_wrdata[5]
.sym 28434 soc.cpu.cpuregs_wrdata[6]
.sym 28435 soc.cpu.cpuregs_wrdata[7]
.sym 28436 $PACKER_VCC_NET
.sym 28439 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[1]
.sym 28441 soc.cpu.pcpi_rs1[31]
.sym 28442 soc.cpu.cpuregs.wdata_SB_LUT4_O_30_I2[3]
.sym 28443 soc.cpu.decoded_imm[31]
.sym 28444 soc.cpu.irq_pending[2]
.sym 28445 soc.cpu.reg_pc[1]
.sym 28446 soc.cpu.cpuregs_waddr[0]
.sym 28447 soc.cpu.reg_pc[7]
.sym 28448 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O[2]
.sym 28449 soc.cpu.cpu_state[3]
.sym 28450 soc.cpu.cpu_state[3]
.sym 28451 soc.cpu.timer[18]
.sym 28452 soc.cpu.cpuregs_wrdata[14]
.sym 28453 soc.cpu.cpuregs_wrdata[2]
.sym 28454 soc.cpu.cpuregs.regs.0.0.0_RDATA_10[0]
.sym 28455 soc.cpu.latched_stalu
.sym 28456 soc.cpu.alu_out_q[10]
.sym 28457 soc.cpu.alu_out_q[21]
.sym 28458 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 28459 soc.cpu.count_cycle[30]
.sym 28460 soc.cpu.alu_out_q[27]
.sym 28461 soc.cpu.is_lui_auipc_jal
.sym 28462 soc.cpu.count_cycle[60]
.sym 28463 soc.cpu.instr_retirq_SB_LUT4_I2_O[0]
.sym 28464 soc.cpu.latched_stalu
.sym 28472 soc.cpu.cpuregs.regs.0.0.1_RADDR
.sym 28473 soc.cpu.decoded_rs1_SB_DFFE_Q_D_SB_LUT4_I2_O[3]
.sym 28474 soc.cpu.cpuregs_wrdata[15]
.sym 28477 soc.cpu.cpuregs_wrdata[11]
.sym 28479 soc.cpu.cpuregs.regs.0.0.1_RADDR_2
.sym 28480 soc.cpu.cpuregs.regs.0.0.1_RADDR_1[0]
.sym 28486 soc.cpu.cpuregs_wrdata[13]
.sym 28487 $PACKER_VCC_NET
.sym 28488 soc.cpu.decoded_rs1_SB_DFFE_Q_D_SB_LUT4_I2_O[0]
.sym 28489 soc.cpu.cpuregs_wrdata[14]
.sym 28490 soc.cpu.cpuregs_wrdata[9]
.sym 28491 soc.cpu.cpuregs_wrdata[12]
.sym 28494 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 28496 soc.cpu.cpuregs_wrdata[10]
.sym 28497 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 28498 $PACKER_VCC_NET
.sym 28500 soc.cpu.cpuregs_wrdata[8]
.sym 28501 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_21_I3[2]
.sym 28502 soc.cpu.cpuregs.wdata_SB_LUT4_O_21_I2[2]
.sym 28503 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_14_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2]
.sym 28504 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_19_I3[2]
.sym 28505 soc.cpu.cpuregs_wrdata[9]
.sym 28506 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_7_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 28507 soc.cpu.cpuregs.wdata_SB_LUT4_O_23_I2[2]
.sym 28508 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_7_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2]
.sym 28509 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 28510 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 28511 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 28512 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 28513 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 28514 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 28515 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 28516 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 28517 soc.cpu.cpuregs.regs.0.0.1_RADDR_2
.sym 28518 soc.cpu.cpuregs.regs.0.0.1_RADDR_1[0]
.sym 28520 soc.cpu.cpuregs.regs.0.0.1_RADDR
.sym 28521 soc.cpu.decoded_rs1_SB_DFFE_Q_D_SB_LUT4_I2_O[3]
.sym 28522 soc.cpu.decoded_rs1_SB_DFFE_Q_D_SB_LUT4_I2_O[0]
.sym 28528 clk$SB_IO_IN_$glb_clk
.sym 28529 $PACKER_VCC_NET
.sym 28530 $PACKER_VCC_NET
.sym 28531 soc.cpu.cpuregs_wrdata[10]
.sym 28532 soc.cpu.cpuregs_wrdata[11]
.sym 28533 soc.cpu.cpuregs_wrdata[12]
.sym 28534 soc.cpu.cpuregs_wrdata[13]
.sym 28535 soc.cpu.cpuregs_wrdata[14]
.sym 28536 soc.cpu.cpuregs_wrdata[15]
.sym 28537 soc.cpu.cpuregs_wrdata[8]
.sym 28538 soc.cpu.cpuregs_wrdata[9]
.sym 28543 soc.cpu.cpuregs_rs1[10]
.sym 28544 soc.cpu.cpuregs_rs1[9]
.sym 28545 soc.cpu.cpu_state[4]
.sym 28546 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_21_I3[1]
.sym 28547 soc.cpu.pcpi_rs1[30]
.sym 28548 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[22]
.sym 28549 soc.cpu.decoded_rs1_SB_DFFE_Q_D_SB_LUT4_I2_O[3]
.sym 28550 soc.cpu.cpuregs_wrdata[15]
.sym 28551 soc.cpu.irq_pending[1]
.sym 28552 soc.cpu.cpuregs_wrdata[13]
.sym 28553 soc.cpu.reg_pc[11]
.sym 28554 soc.cpu.cpuregs_rs1[5]
.sym 28555 soc.cpu.cpuregs.wdata_SB_LUT4_O_20_I2[3]
.sym 28556 soc.cpu.cpuregs_wrdata[9]
.sym 28557 soc.cpu.count_cycle[31]
.sym 28558 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_O_1_I2[0]
.sym 28559 soc.cpu.count_instr[17]
.sym 28560 soc.cpu.cpuregs.regs.0.0.0_RADDR
.sym 28561 soc.cpu.count_cycle[17]
.sym 28562 soc.cpu.alu_out_SB_LUT4_O_14_I2_SB_LUT4_O_I3[2]
.sym 28563 soc.cpu.cpuregs.wen
.sym 28564 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_12_I0_SB_LUT4_O_2_I1[1]
.sym 28565 soc.cpu.decoded_imm[25]
.sym 28566 soc.cpu.decoded_imm[13]
.sym 28573 soc.cpu.cpuregs.wen
.sym 28574 soc.cpu.cpuregs_waddr[4]
.sym 28577 soc.cpu.cpuregs_wrdata[6]
.sym 28578 soc.cpu.cpuregs_waddr[0]
.sym 28581 soc.cpu.cpuregs_waddr[2]
.sym 28582 soc.cpu.cpuregs_wrdata[4]
.sym 28584 soc.cpu.cpuregs_waddr[1]
.sym 28586 soc.cpu.cpuregs_wrdata[0]
.sym 28587 soc.cpu.cpuregs_waddr[3]
.sym 28588 soc.cpu.cpuregs_wrdata[3]
.sym 28591 soc.cpu.cpuregs_wrdata[2]
.sym 28592 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 28594 soc.cpu.cpuregs_wrdata[1]
.sym 28596 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 28597 soc.cpu.cpuregs_wrdata[7]
.sym 28599 soc.cpu.cpuregs_wrdata[5]
.sym 28600 $PACKER_VCC_NET
.sym 28603 soc.cpu.timer[27]
.sym 28604 soc.cpu.timer[28]
.sym 28605 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_18_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2]
.sym 28606 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_7_I1_SB_LUT4_O_I2[2]
.sym 28607 soc.cpu.timer[25]
.sym 28608 soc.cpu.timer[21]
.sym 28609 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_9_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2]
.sym 28610 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_14_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 28611 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 28612 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 28613 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 28614 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 28615 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 28616 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 28617 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 28618 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 28619 soc.cpu.cpuregs_waddr[0]
.sym 28620 soc.cpu.cpuregs_waddr[1]
.sym 28622 soc.cpu.cpuregs_waddr[2]
.sym 28623 soc.cpu.cpuregs_waddr[3]
.sym 28624 soc.cpu.cpuregs_waddr[4]
.sym 28630 clk$SB_IO_IN_$glb_clk
.sym 28631 soc.cpu.cpuregs.wen
.sym 28632 soc.cpu.cpuregs_wrdata[0]
.sym 28633 soc.cpu.cpuregs_wrdata[1]
.sym 28634 soc.cpu.cpuregs_wrdata[2]
.sym 28635 soc.cpu.cpuregs_wrdata[3]
.sym 28636 soc.cpu.cpuregs_wrdata[4]
.sym 28637 soc.cpu.cpuregs_wrdata[5]
.sym 28638 soc.cpu.cpuregs_wrdata[6]
.sym 28639 soc.cpu.cpuregs_wrdata[7]
.sym 28640 $PACKER_VCC_NET
.sym 28645 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_9_I2_SB_LUT4_O_I2[0]
.sym 28646 soc.cpu.reg_pc[9]
.sym 28647 soc.cpu.decoded_rs2_SB_DFFE_Q_D_SB_LUT4_I2_O[1]
.sym 28648 soc.cpu.cpuregs_waddr[4]
.sym 28649 soc.cpu.reg_out[15]
.sym 28651 soc.cpu.reg_out[10]
.sym 28652 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_21_I3[2]
.sym 28653 soc.cpu.reg_out[12]
.sym 28654 soc.cpu.cpuregs_waddr[0]
.sym 28655 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I0_O[3]
.sym 28656 soc.cpu.reg_pc[17]
.sym 28657 soc.cpu.cpuregs.regs.0.0.1_RDATA[3]
.sym 28658 soc.cpu.cpuregs_rs1[28]
.sym 28659 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[21]
.sym 28660 soc.cpu.timer[21]
.sym 28661 soc.cpu.cpuregs_wrdata[9]
.sym 28662 soc.cpu.cpuregs_rs1[17]
.sym 28663 soc.cpu.count_cycle[22]
.sym 28664 soc.cpu.pcpi_rs1[30]
.sym 28665 soc.cpu.latched_store_SB_LUT4_I3_1_O[3]
.sym 28666 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[0]
.sym 28667 display.refresh_tick_SB_DFFSR_C_Q[2]
.sym 28668 soc.cpu.latched_store_SB_LUT4_I3_O[0]
.sym 28705 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_18_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 28706 soc.cpu.instr_timer_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_3_I0[2]
.sym 28707 soc.cpu.timer[31]
.sym 28708 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_9_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 28709 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_12_I0_SB_LUT4_O_2_I1[1]
.sym 28710 soc.cpu.instr_timer_SB_LUT4_I3_O_SB_LUT4_O_I0[0]
.sym 28711 soc.cpu.instr_timer_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_3_I0[1]
.sym 28712 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_11_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 28747 soc.cpu.cpuregs_rs1[21]
.sym 28748 soc.cpu.latched_store_SB_LUT4_I1_O[0]
.sym 28750 soc.cpu.cpuregs.regs.0.0.1_RDATA[2]
.sym 28751 soc.cpu.pcpi_rs1[18]
.sym 28753 soc.cpu.cpu_state[2]
.sym 28754 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O[1]
.sym 28755 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[27]
.sym 28756 soc.cpu.cpuregs_rs1[25]
.sym 28757 soc.cpu.mem_do_prefetch_SB_LUT4_I3_1_O[1]
.sym 28758 soc.cpu.cpuregs.regs.0.0.0_RDATA[3]
.sym 28759 soc.cpu.count_cycle[24]
.sym 28761 soc.cpu.instr_retirq
.sym 28762 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[31]
.sym 28763 soc.cpu.timer[20]
.sym 28764 soc.cpu.timer[22]
.sym 28765 soc.cpu.latched_compr_SB_LUT4_I1_O[20]
.sym 28766 soc.cpu.cpuregs_rs1[20]
.sym 28767 soc.cpu.cpuregs_rs1[27]
.sym 28768 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[28]
.sym 28769 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_14_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 28770 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[25]
.sym 28807 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_3_I2_SB_LUT4_O_I0[3]
.sym 28808 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_14_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2[2]
.sym 28809 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_15_I1_SB_LUT4_O_I2[1]
.sym 28810 soc.cpu.irq_mask[9]
.sym 28811 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_3_I2_SB_LUT4_O_I0[0]
.sym 28812 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_15_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2[3]
.sym 28813 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_3_I2[3]
.sym 28814 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2[2]
.sym 28849 soc.cpu.cpuregs_rs1[30]
.sym 28850 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_16_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[1]
.sym 28851 soc.cpu.latched_compr_SB_LUT4_I1_O[30]
.sym 28852 soc.cpu.instr_waitirq_SB_LUT4_I2_O[3]
.sym 28853 soc.cpu.timer[24]
.sym 28854 soc.cpu.reg_pc[21]
.sym 28856 soc.cpu.timer[18]
.sym 28857 soc.cpu.cpu_state[3]
.sym 28858 soc.cpu.instr_retirq_SB_LUT4_I2_O[0]
.sym 28859 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O[2]
.sym 28860 soc.cpu.timer[31]
.sym 28861 soc.cpu.timer[23]
.sym 28862 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 28863 soc.cpu.count_cycle[30]
.sym 28864 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_10_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2[0]
.sym 28865 soc.cpu.alu_out_q[21]
.sym 28866 soc.cpu.reg_pc[27]
.sym 28867 soc.cpu.latched_stalu
.sym 28868 soc.cpu.alu_out_q[27]
.sym 28869 soc.cpu.is_lui_auipc_jal
.sym 28870 soc.cpu.instr_retirq_SB_LUT4_I2_O[0]
.sym 28871 soc.cpu.instr_retirq_SB_LUT4_I2_O[0]
.sym 28872 soc.cpu.instr_rdinstr
.sym 28909 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 28910 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_3_I2_SB_LUT4_O_I0[1]
.sym 28911 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_14_I1_SB_LUT4_O_I2[2]
.sym 28912 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_14_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2[3]
.sym 28913 soc.cpu.cpuregs.wdata_SB_LUT4_O_12_I2[2]
.sym 28914 soc.cpu.irq_mask[20]
.sym 28915 soc.cpu.cpuregs_wrdata[21]
.sym 28916 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_14_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 28951 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_10_I2_SB_LUT4_O_I2[2]
.sym 28952 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_3_I2[3]
.sym 28953 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_O_1_I2[3]
.sym 28954 soc.cpu.irq_mask[9]
.sym 28955 soc.cpu.cpuregs_wrdata[19]
.sym 28957 soc.cpu.cpu_state[4]
.sym 28958 soc.cpu.alu_out_SB_LUT4_O_10_I2_SB_LUT4_O_I3[1]
.sym 28960 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_O_I1[21]
.sym 28961 soc.cpu.latched_store_SB_LUT4_I3_O[0]
.sym 28962 soc.cpu.cpu_state[4]
.sym 28964 soc.cpu.cpuregs_rs1[21]
.sym 28965 soc.cpu.decoded_imm[25]
.sym 28966 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_O_1_I2[0]
.sym 28967 soc.cpu.cpuregs_wrdata[27]
.sym 28968 soc.cpu.cpuregs.regs.0.0.0_RADDR
.sym 28969 soc.cpu.decoded_imm[13]
.sym 28970 soc.cpu.cpuregs_rs1[21]
.sym 28971 soc.cpu.cpuregs.wen
.sym 28972 soc.cpu.cpuregs.regs.0.0.0_RADDR_1
.sym 28973 soc.cpu.instr_maskirq
.sym 28974 soc.cpu.instr_timer
.sym 29011 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_2_I2[3]
.sym 29012 soc.cpu.irq_mask[21]
.sym 29013 soc.cpu.cpuregs.regs.1.0.0_RDATA_3_SB_LUT4_I0_O[1]
.sym 29014 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_9_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2[2]
.sym 29015 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_2_I2_SB_LUT4_O_I0[0]
.sym 29016 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_2_I2_SB_LUT4_O_I0[3]
.sym 29017 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I0[0]
.sym 29018 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_2_I2_SB_LUT4_O_I0[1]
.sym 29053 soc.cpu.do_waitirq_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_2_I3[1]
.sym 29054 soc.cpu.cpuregs_wrdata[21]
.sym 29057 soc.cpu.instr_sh_SB_LUT4_I1_O[1]
.sym 29058 soc.cpu.alu_out_q[16]
.sym 29059 soc.cpu.cpuregs.wdata_SB_LUT4_O_26_I2_SB_LUT4_O_I2[2]
.sym 29060 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_9_I2_SB_LUT4_O_I2[0]
.sym 29064 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I0_O[3]
.sym 29065 soc.cpu.irq_mask[23]
.sym 29066 soc.cpu.cpuregs_rs1[28]
.sym 29067 display.refresh_tick_SB_DFFSR_C_Q[2]
.sym 29068 soc.cpu.cpuregs_rs1[22]
.sym 29069 soc.cpu.cpuregs.regs.0.0.1_RDATA[3]
.sym 29070 soc.cpu.cpuregs_rs1[17]
.sym 29071 soc.cpu.decoded_rs2_SB_DFFE_Q_2_D[1]
.sym 29072 soc.cpu.cpuregs_rs1[30]
.sym 29073 soc.cpu.cpuregs_wrdata[30]
.sym 29074 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[0]
.sym 29075 soc.cpu.cpuregs_raddr2[2]
.sym 29076 soc.cpu.do_waitirq_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I2[1]
.sym 29082 soc.cpu.cpuregs_wrdata[31]
.sym 29083 soc.cpu.cpuregs_wrdata[30]
.sym 29089 soc.cpu.decoded_rs2_SB_DFFE_Q_D_SB_LUT4_I2_O[2]
.sym 29090 soc.cpu.decoded_rs2_SB_DFFE_Q_1_D_SB_LUT4_I2_O[1]
.sym 29092 soc.cpu.cpuregs_wrdata[26]
.sym 29093 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 29095 soc.cpu.decoded_rs2_SB_DFFE_Q_D_SB_LUT4_I2_O[1]
.sym 29097 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 29098 soc.cpu.cpuregs_wrdata[29]
.sym 29099 soc.cpu.cpuregs_wrdata[28]
.sym 29101 $PACKER_VCC_NET
.sym 29104 soc.cpu.cpuregs_wrdata[25]
.sym 29105 soc.cpu.cpuregs_wrdata[27]
.sym 29107 soc.cpu.cpuregs.regs.0.0.0_RADDR
.sym 29108 $PACKER_VCC_NET
.sym 29110 soc.cpu.cpuregs.regs.0.0.0_RADDR_1
.sym 29112 soc.cpu.cpuregs_wrdata[24]
.sym 29113 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_9_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2[3]
.sym 29114 display.refresh_tick_SB_DFFSR_C_Q[3]
.sym 29115 soc.cpu.cpuregs.regs.0.0.0_RADDR
.sym 29116 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_7_I1[0]
.sym 29117 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_9_I2_SB_LUT4_O_I2[2]
.sym 29118 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_9_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 29119 COMM[1]$SB_IO_OUT
.sym 29120 display.refresh_tick_SB_DFFSR_C_Q[2]
.sym 29121 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 29122 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 29123 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 29124 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 29125 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 29126 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 29127 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 29128 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 29129 soc.cpu.decoded_rs2_SB_DFFE_Q_D_SB_LUT4_I2_O[1]
.sym 29130 soc.cpu.cpuregs.regs.0.0.0_RADDR_1
.sym 29132 soc.cpu.cpuregs.regs.0.0.0_RADDR
.sym 29133 soc.cpu.decoded_rs2_SB_DFFE_Q_1_D_SB_LUT4_I2_O[1]
.sym 29134 soc.cpu.decoded_rs2_SB_DFFE_Q_D_SB_LUT4_I2_O[2]
.sym 29140 clk$SB_IO_IN_$glb_clk
.sym 29141 $PACKER_VCC_NET
.sym 29142 $PACKER_VCC_NET
.sym 29143 soc.cpu.cpuregs_wrdata[26]
.sym 29144 soc.cpu.cpuregs_wrdata[27]
.sym 29145 soc.cpu.cpuregs_wrdata[28]
.sym 29146 soc.cpu.cpuregs_wrdata[29]
.sym 29147 soc.cpu.cpuregs_wrdata[30]
.sym 29148 soc.cpu.cpuregs_wrdata[31]
.sym 29149 soc.cpu.cpuregs_wrdata[24]
.sym 29150 soc.cpu.cpuregs_wrdata[25]
.sym 29152 soc.cpu.decoded_rs2_SB_DFFE_Q_1_D_SB_LUT4_I2_O[1]
.sym 29155 soc.cpu.instr_retirq_SB_LUT4_I2_O[0]
.sym 29156 soc.cpu.cpuregs_wrdata[22]
.sym 29157 soc.cpu.latched_store_SB_LUT4_I1_O[0]
.sym 29158 soc.cpu.cpuregs_wrdata[26]
.sym 29159 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 29160 soc.cpu.instr_lh_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 29161 soc.cpu.instr_timer
.sym 29162 soc.cpu.cpuregs_waddr[1]
.sym 29163 soc.cpu.pcpi_rs1[31]
.sym 29164 soc.cpu.reg_out[20]
.sym 29165 soc.cpu.decoded_rs2_SB_DFFE_Q_D_SB_LUT4_I2_O[2]
.sym 29166 soc.cpu.instr_retirq
.sym 29167 $PACKER_VCC_NET
.sym 29168 soc.cpu.cpuregs_rs1[27]
.sym 29169 soc.cpu.instr_retirq
.sym 29170 soc.cpu.cpuregs.regs.0.0.1_RDATA[2]
.sym 29171 soc.cpu.instr_retirq
.sym 29172 $PACKER_VCC_NET
.sym 29173 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_O_1_I2[3]
.sym 29174 $PACKER_VCC_NET
.sym 29176 soc.cpu.cpuregs_rs1[31]
.sym 29178 soc.cpu.cpu_state[4]
.sym 29183 soc.cpu.cpuregs_waddr[3]
.sym 29187 $PACKER_VCC_NET
.sym 29190 soc.cpu.cpuregs_wrdata[19]
.sym 29191 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 29192 soc.cpu.cpuregs_wrdata[16]
.sym 29193 soc.cpu.cpuregs_waddr[0]
.sym 29194 soc.cpu.cpuregs_wrdata[18]
.sym 29195 soc.cpu.cpuregs_wrdata[23]
.sym 29197 soc.cpu.cpuregs_waddr[4]
.sym 29198 soc.cpu.cpuregs_wrdata[20]
.sym 29201 soc.cpu.cpuregs.wen
.sym 29202 soc.cpu.cpuregs_wrdata[17]
.sym 29203 soc.cpu.cpuregs_wrdata[22]
.sym 29204 soc.cpu.cpuregs_waddr[2]
.sym 29206 soc.cpu.cpuregs_wrdata[21]
.sym 29208 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 29214 soc.cpu.cpuregs_waddr[1]
.sym 29215 soc.cpu.cpuregs_rs1[28]
.sym 29216 COMM[0]$SB_IO_OUT
.sym 29217 soc.cpu.cpuregs_rs1[17]
.sym 29218 soc.cpu.cpuregs.regs.1.0.0_RDATA_14[1]
.sym 29219 soc.cpu.cpuregs.regs.1.0.0_RDATA_3[1]
.sym 29220 soc.cpu.cpuregs.regs.1.0.0_RDATA_9[1]
.sym 29221 soc.cpu.cpuregs.regs.1.0.0_RDATA_8[1]
.sym 29222 soc.cpu.cpuregs_rs1[23]
.sym 29223 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 29224 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 29225 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 29226 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 29227 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 29228 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 29229 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 29230 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 29231 soc.cpu.cpuregs_waddr[0]
.sym 29232 soc.cpu.cpuregs_waddr[1]
.sym 29234 soc.cpu.cpuregs_waddr[2]
.sym 29235 soc.cpu.cpuregs_waddr[3]
.sym 29236 soc.cpu.cpuregs_waddr[4]
.sym 29242 clk$SB_IO_IN_$glb_clk
.sym 29243 soc.cpu.cpuregs.wen
.sym 29244 soc.cpu.cpuregs_wrdata[16]
.sym 29245 soc.cpu.cpuregs_wrdata[17]
.sym 29246 soc.cpu.cpuregs_wrdata[18]
.sym 29247 soc.cpu.cpuregs_wrdata[19]
.sym 29248 soc.cpu.cpuregs_wrdata[20]
.sym 29249 soc.cpu.cpuregs_wrdata[21]
.sym 29250 soc.cpu.cpuregs_wrdata[22]
.sym 29251 soc.cpu.cpuregs_wrdata[23]
.sym 29252 $PACKER_VCC_NET
.sym 29257 soc.cpu.cpuregs_waddr[3]
.sym 29258 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 29259 soc.cpu.reg_pc[22]
.sym 29260 soc.cpu.decoded_rs2_SB_DFFE_Q_D_SB_LUT4_I2_O[1]
.sym 29261 soc.cpu.cpuregs_waddr[0]
.sym 29262 soc.cpu.cpuregs_wrdata[18]
.sym 29263 soc.cpu.cpuregs_rs1[30]
.sym 29266 display.refresh_tick_SB_DFFSR_C_Q[3]
.sym 29267 UART_RX_SB_LUT4_I1_I0[3]
.sym 29268 soc.cpu.cpuregs_wrdata[16]
.sym 29269 $PACKER_VCC_NET
.sym 29270 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 29271 soc.cpu.cpuregs_waddr[3]
.sym 29272 soc.cpu.cpuregs_wrdata[24]
.sym 29275 soc.cpu.irq_mask[27]
.sym 29276 soc.cpu.is_lui_auipc_jal
.sym 29277 soc.cpu.alu_out_q[27]
.sym 29278 soc.cpu.instr_retirq_SB_LUT4_I2_O[0]
.sym 29279 soc.cpu.irq_mask[31]
.sym 29280 soc.cpu.cpuregs.regs.1.0.0_RDATA_15[0]
.sym 29287 soc.cpu.cpuregs_wrdata[24]
.sym 29288 soc.cpu.cpuregs.regs.0.0.1_RADDR
.sym 29289 soc.cpu.cpuregs_wrdata[30]
.sym 29290 soc.cpu.cpuregs.regs.0.0.1_RADDR_2
.sym 29292 soc.cpu.cpuregs_wrdata[25]
.sym 29294 soc.cpu.cpuregs.regs.0.0.1_RADDR_1[0]
.sym 29295 soc.cpu.decoded_rs1_SB_DFFE_Q_D_SB_LUT4_I2_O[0]
.sym 29297 soc.cpu.cpuregs_wrdata[29]
.sym 29298 soc.cpu.cpuregs_wrdata[28]
.sym 29301 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 29305 $PACKER_VCC_NET
.sym 29306 soc.cpu.cpuregs_wrdata[27]
.sym 29307 soc.cpu.cpuregs_wrdata[26]
.sym 29309 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 29312 $PACKER_VCC_NET
.sym 29314 soc.cpu.decoded_rs1_SB_DFFE_Q_D_SB_LUT4_I2_O[3]
.sym 29315 soc.cpu.cpuregs_wrdata[31]
.sym 29317 soc.cpu.cpuregs.wdata_SB_LUT4_O_7_I2[2]
.sym 29318 soc.cpu.irq_mask[27]
.sym 29319 soc.cpu.irq_mask[23]
.sym 29320 soc.cpu.irq_mask[31]
.sym 29321 soc.cpu.irq_mask[28]
.sym 29322 soc.cpu.cpuregs_wrdata[27]
.sym 29323 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_7_I1_SB_LUT4_O_I2[3]
.sym 29324 soc.cpu.irq_mask[29]
.sym 29325 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 29326 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 29327 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 29328 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 29329 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 29330 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 29331 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 29332 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 29333 soc.cpu.cpuregs.regs.0.0.1_RADDR_2
.sym 29334 soc.cpu.cpuregs.regs.0.0.1_RADDR_1[0]
.sym 29336 soc.cpu.cpuregs.regs.0.0.1_RADDR
.sym 29337 soc.cpu.decoded_rs1_SB_DFFE_Q_D_SB_LUT4_I2_O[3]
.sym 29338 soc.cpu.decoded_rs1_SB_DFFE_Q_D_SB_LUT4_I2_O[0]
.sym 29344 clk$SB_IO_IN_$glb_clk
.sym 29345 $PACKER_VCC_NET
.sym 29346 $PACKER_VCC_NET
.sym 29347 soc.cpu.cpuregs_wrdata[26]
.sym 29348 soc.cpu.cpuregs_wrdata[27]
.sym 29349 soc.cpu.cpuregs_wrdata[28]
.sym 29350 soc.cpu.cpuregs_wrdata[29]
.sym 29351 soc.cpu.cpuregs_wrdata[30]
.sym 29352 soc.cpu.cpuregs_wrdata[31]
.sym 29353 soc.cpu.cpuregs_wrdata[24]
.sym 29354 soc.cpu.cpuregs_wrdata[25]
.sym 29359 soc.cpu.cpuregs.regs.0.0.1_RDATA[3]
.sym 29362 soc.cpu.cpuregs.regs.1.0.0_RDATA_14[1]
.sym 29363 soc.cpu.decoded_rs1_SB_DFFE_Q_D_SB_LUT4_I2_O[0]
.sym 29364 soc.cpu.instr_lh_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 29365 soc.cpu.cpuregs_wrdata[29]
.sym 29366 soc.cpu.cpuregs_rs1[28]
.sym 29367 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I2_SB_LUT4_O_I2[2]
.sym 29373 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 29374 soc.cpu.cpuregs_wrdata[27]
.sym 29376 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_7_I1_SB_LUT4_O_I2[3]
.sym 29377 soc.cpu.cpuregs.regs.1.0.1_RDATA_15[0]
.sym 29379 soc.cpu.cpuregs.wen
.sym 29382 soc.cpu.instr_maskirq
.sym 29387 soc.cpu.cpuregs_waddr[1]
.sym 29388 soc.cpu.cpuregs_waddr[4]
.sym 29389 soc.cpu.cpuregs.wen
.sym 29390 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 29392 soc.cpu.cpuregs_waddr[2]
.sym 29394 soc.cpu.cpuregs_wrdata[21]
.sym 29396 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 29399 soc.cpu.cpuregs_waddr[0]
.sym 29400 soc.cpu.cpuregs_wrdata[22]
.sym 29402 soc.cpu.cpuregs_wrdata[20]
.sym 29407 $PACKER_VCC_NET
.sym 29408 soc.cpu.cpuregs_wrdata[23]
.sym 29409 soc.cpu.cpuregs_waddr[3]
.sym 29411 soc.cpu.cpuregs_wrdata[19]
.sym 29412 soc.cpu.cpuregs_wrdata[18]
.sym 29414 soc.cpu.cpuregs_wrdata[16]
.sym 29415 soc.cpu.cpuregs_wrdata[17]
.sym 29419 soc.cpu.cpuregs.wdata_SB_LUT4_O_7_I2[3]
.sym 29420 soc.cpu.do_waitirq_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I2[1]
.sym 29421 soc.cpu.cpuregs.wdata_SB_LUT4_O_7_I2_SB_LUT4_O_I3[2]
.sym 29426 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3[1]
.sym 29427 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 29428 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 29429 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 29430 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 29431 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 29432 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 29433 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 29434 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 29435 soc.cpu.cpuregs_waddr[0]
.sym 29436 soc.cpu.cpuregs_waddr[1]
.sym 29438 soc.cpu.cpuregs_waddr[2]
.sym 29439 soc.cpu.cpuregs_waddr[3]
.sym 29440 soc.cpu.cpuregs_waddr[4]
.sym 29446 clk$SB_IO_IN_$glb_clk
.sym 29447 soc.cpu.cpuregs.wen
.sym 29448 soc.cpu.cpuregs_wrdata[16]
.sym 29449 soc.cpu.cpuregs_wrdata[17]
.sym 29450 soc.cpu.cpuregs_wrdata[18]
.sym 29451 soc.cpu.cpuregs_wrdata[19]
.sym 29452 soc.cpu.cpuregs_wrdata[20]
.sym 29453 soc.cpu.cpuregs_wrdata[21]
.sym 29454 soc.cpu.cpuregs_wrdata[22]
.sym 29455 soc.cpu.cpuregs_wrdata[23]
.sym 29456 $PACKER_VCC_NET
.sym 29457 soc.cpu.decoded_rs1_SB_DFFE_Q_D_SB_LUT4_I2_O[0]
.sym 29461 soc.cpu.cpuregs_rs1[29]
.sym 29462 soc.cpu.instr_lh_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 29464 soc.cpu.decoded_imm[19]
.sym 29465 soc.cpu.cpuregs_wrdata[25]
.sym 29466 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 29467 soc.cpu.cpuregs_waddr[0]
.sym 29468 soc.cpu.cpuregs_wrdata[22]
.sym 29469 soc.cpu.instr_lh_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O[2]
.sym 29471 soc.cpu.cpuregs_rs1[27]
.sym 29473 soc.cpu.irq_mask[23]
.sym 29478 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[0]
.sym 29481 soc.cpu.reg_out[27]
.sym 29483 soc.cpu.irq_mask[29]
.sym 29484 soc.cpu.do_waitirq_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I2[1]
.sym 29522 display.refresh_tick_SB_LUT4_O_I3
.sym 29523 display.refresh_tick
.sym 29560 soc.cpu.cpuregs_waddr[2]
.sym 29564 soc.cpu.cpuregs_wrdata[31]
.sym 29565 soc.cpu.instr_lh_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O[2]
.sym 29567 soc.cpu.instr_timer
.sym 29568 soc.cpu.cpuregs_waddr[2]
.sym 29570 soc.cpu.cpuregs_waddr[1]
.sym 29571 soc.cpu.cpuregs_wrdata[26]
.sym 29572 soc.cpu.reg_out[26]
.sym 29573 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 29581 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_O_1_I2[3]
.sym 29658 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[1]
.sym 29665 soc.cpu.decoder_pseudo_trigger_SB_LUT4_I2_O[0]
.sym 29668 display.refresh_timer_state_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O
.sym 29672 $PACKER_GND_NET
.sym 29686 soc.cpu.latched_branch_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O
.sym 29697 soc.cpu.latched_branch_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O
.sym 29712 soc.cpu.latched_branch_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O
.sym 29728 SEG[6]$SB_IO_OUT
.sym 29731 SEG[2]$SB_IO_OUT
.sym 29748 SEG[6]$SB_IO_OUT
.sym 29751 SEG[2]$SB_IO_OUT
.sym 29756 SEG[4]$SB_IO_OUT
.sym 29765 soc.cpu.cpuregs_rs1[6]
.sym 29798 display.refresh_tick_SB_DFFSR_C_Q_SB_LUT4_I2_O[3]
.sym 29799 display.refresh_tick_SB_DFFSR_C_Q_SB_LUT4_I2_O[2]
.sym 29806 display.refresh_tick_SB_DFFSR_C_Q_SB_LUT4_I2_O[3]
.sym 29807 display.refresh_tick_SB_DFFSR_C_Q_SB_LUT4_I2_O[2]
.sym 29810 display.refresh_tick_SB_DFFSR_C_Q_SB_LUT4_I2_O[0]
.sym 29816 display.refresh_tick_SB_DFFSR_C_Q_SB_LUT4_I2_O[1]
.sym 29826 display.refresh_tick_SB_DFFSR_C_Q_SB_LUT4_I2_O[2]
.sym 29834 display.refresh_tick_SB_DFFSR_C_Q_SB_LUT4_I2_O[3]
.sym 29835 display.refresh_tick_SB_DFFSR_C_Q_SB_LUT4_I2_O[0]
.sym 29836 display.refresh_tick_SB_DFFSR_C_Q_SB_LUT4_I2_O[1]
.sym 29837 display.refresh_tick_SB_DFFSR_C_Q_SB_LUT4_I2_O[2]
.sym 29846 display.refresh_tick_SB_DFFSR_C_Q_SB_LUT4_I2_O[1]
.sym 29847 display.refresh_tick_SB_DFFSR_C_Q_SB_LUT4_I2_O[0]
.sym 29848 display.refresh_tick_SB_DFFSR_C_Q_SB_LUT4_I2_O[2]
.sym 29849 display.refresh_tick_SB_DFFSR_C_Q_SB_LUT4_I2_O[3]
.sym 29864 display.refresh_tick_SB_DFFSR_C_Q_SB_LUT4_I2_O[2]
.sym 29865 display.refresh_tick_SB_DFFSR_C_Q_SB_LUT4_I2_O[3]
.sym 29866 display.refresh_tick_SB_DFFSR_C_Q_SB_LUT4_I2_O[0]
.sym 29867 display.refresh_tick_SB_DFFSR_C_Q_SB_LUT4_I2_O[1]
.sym 29894 iomem_wdata[31]
.sym 29898 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_O_1_I3[2]
.sym 29900 $PACKER_VCC_NET
.sym 29910 display.refresh_tick_SB_DFFSR_C_Q_SB_LUT4_I2_O[1]
.sym 29916 COLHI$SB_IO_OUT
.sym 29936 soc.cpu.instr_sh_SB_LUT4_I1_O[1]
.sym 29941 soc.cpu.instr_sh_SB_LUT4_I1_O[1]
.sym 29943 soc.cpu.trap_SB_LUT4_I2_O
.sym 29946 flash_io0_oe_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_LUT4_O_I2[0]
.sym 29947 soc.cpu.trap_SB_LUT4_I2_O
.sym 29950 display.refresh_tick_SB_DFFSR_C_Q_SB_LUT4_I2_O[0]
.sym 30058 display.refresh_tick_SB_DFFSR_C_Q[3]
.sym 30063 soc.spimemio.xfer.flash_io3_di_SB_LUT4_I1_O_SB_LUT4_O_1_I3[2]
.sym 30064 iomem_wdata[6]
.sym 30068 iomem_wdata[1]
.sym 30071 iomem_wdata[8]
.sym 30072 iomem_wdata[30]
.sym 30074 iomem_wdata[23]
.sym 30081 soc.cpu.alu_out_SB_LUT4_O_30_I2_SB_LUT4_O_I3[2]
.sym 30088 soc.cpu.mem_la_wdata[6]
.sym 30108 soc.cpu.trap_SB_LUT4_I2_O
.sym 30139 soc.cpu.mem_la_wdata[6]
.sym 30150 soc.cpu.alu_out_SB_LUT4_O_30_I2_SB_LUT4_O_I3[2]
.sym 30160 soc.cpu.trap_SB_LUT4_I2_O
.sym 30161 clk$SB_IO_IN_$glb_clk
.sym 30167 iomem_wdata[0]
.sym 30173 display.refresh_tick_SB_DFFSR_C_Q[3]
.sym 30174 soc.cpu.count_cycle[28]
.sym 30176 $PACKER_VCC_NET
.sym 30184 soc.cpu.mem_la_wdata[6]
.sym 30185 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 30188 iomem_wdata[25]
.sym 30191 iomem_wdata[31]
.sym 30192 iomem_wdata[9]
.sym 30194 soc.cpu.trap_SB_LUT4_I2_O
.sym 30197 iomem_wdata[8]
.sym 30198 soc.cpu.trap_SB_LUT4_I2_O
.sym 30208 soc.cpu.pcpi_rs2[31]
.sym 30212 soc.cpu.instr_sh_SB_LUT4_I1_O[1]
.sym 30214 soc.cpu.mem_la_wdata_SB_LUT4_O_1_I3[2]
.sym 30215 flash_io0_oe_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_LUT4_O_I2[0]
.sym 30216 soc.cpu.instr_sh_SB_LUT4_I1_O[1]
.sym 30219 soc.cpu.alu_out_SB_LUT4_O_16_I2_SB_LUT4_O_I3[2]
.sym 30222 soc.cpu.trap_SB_LUT4_I2_O
.sym 30223 flash_io0_oe_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_LUT4_O_I2[0]
.sym 30225 soc.cpu.mem_la_wdata[7]
.sym 30229 soc.cpu.alu_out_SB_LUT4_O_17_I2_SB_LUT4_O_I3[2]
.sym 30231 soc.cpu.mem_la_wdata_SB_LUT4_O_I3[2]
.sym 30245 soc.cpu.mem_la_wdata[7]
.sym 30255 soc.cpu.instr_sh_SB_LUT4_I1_O[1]
.sym 30256 soc.cpu.alu_out_SB_LUT4_O_16_I2_SB_LUT4_O_I3[2]
.sym 30257 soc.cpu.mem_la_wdata[7]
.sym 30258 flash_io0_oe_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_LUT4_O_I2[0]
.sym 30261 soc.cpu.alu_out_SB_LUT4_O_16_I2_SB_LUT4_O_I3[2]
.sym 30262 flash_io0_oe_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_LUT4_O_I2[0]
.sym 30263 soc.cpu.mem_la_wdata_SB_LUT4_O_I3[2]
.sym 30273 soc.cpu.pcpi_rs2[31]
.sym 30274 soc.cpu.instr_sh_SB_LUT4_I1_O[1]
.sym 30275 soc.cpu.mem_la_wdata_SB_LUT4_O_I3[2]
.sym 30276 flash_io0_oe_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_LUT4_O_I2[0]
.sym 30279 flash_io0_oe_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_LUT4_O_I2[0]
.sym 30280 soc.cpu.alu_out_SB_LUT4_O_17_I2_SB_LUT4_O_I3[2]
.sym 30281 soc.cpu.mem_la_wdata_SB_LUT4_O_1_I3[2]
.sym 30283 soc.cpu.trap_SB_LUT4_I2_O
.sym 30284 clk$SB_IO_IN_$glb_clk
.sym 30287 iomem_wdata[22]
.sym 30288 iomem_wdata[16]
.sym 30289 iomem_wdata[8]
.sym 30293 soc.cpu.mem_la_wdata_SB_LUT4_O_7_I3[2]
.sym 30301 flash_io0_oe_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_LUT4_O_I2[0]
.sym 30302 iomem_wdata[7]
.sym 30304 soc.cpu.pcpi_rs2[31]
.sym 30308 iomem_wdata[15]
.sym 30311 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_10_I2_SB_LUT4_O_I2[1]
.sym 30314 iomem_wdata[0]
.sym 30315 soc.cpu.mem_la_wdata[6]
.sym 30316 soc.cpu.reg_next_pc[0]
.sym 30317 soc.cpu.pcpi_rs2[25]
.sym 30318 soc.cpu.irq_mask_SB_DFFESS_Q_E
.sym 30320 soc.cpu.cpuregs_rs1[5]
.sym 30328 soc.cpu.mem_la_wdata_SB_LUT4_O_6_I3[2]
.sym 30335 soc.cpu.mem_la_wdata[7]
.sym 30337 soc.cpu.mem_la_wdata_SB_LUT4_O_1_I3[2]
.sym 30339 soc.cpu.alu_out_SB_LUT4_O_14_I2_SB_LUT4_O_I3[2]
.sym 30341 soc.cpu.pcpi_rs2[25]
.sym 30344 soc.cpu.alu_out_SB_LUT4_O_22_I2_SB_LUT4_O_I3[2]
.sym 30346 soc.cpu.alu_out_SB_LUT4_O_30_I2_SB_LUT4_O_I3[2]
.sym 30347 soc.cpu.instr_sh_SB_LUT4_I1_O[1]
.sym 30348 soc.cpu.pcpi_rs2[30]
.sym 30350 soc.cpu.mem_la_wdata[6]
.sym 30351 soc.cpu.pcpi_rs2[23]
.sym 30354 soc.cpu.trap_SB_LUT4_I2_O
.sym 30355 soc.cpu.alu_out_SB_LUT4_O_17_I2_SB_LUT4_O_I3[2]
.sym 30356 flash_io0_oe_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_LUT4_O_I2[0]
.sym 30361 soc.cpu.mem_la_wdata_SB_LUT4_O_6_I3[2]
.sym 30362 flash_io0_oe_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_LUT4_O_I2[0]
.sym 30363 soc.cpu.alu_out_SB_LUT4_O_22_I2_SB_LUT4_O_I3[2]
.sym 30366 soc.cpu.alu_out_SB_LUT4_O_22_I2_SB_LUT4_O_I3[2]
.sym 30367 flash_io0_oe_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_LUT4_O_I2[0]
.sym 30368 soc.cpu.alu_out_SB_LUT4_O_30_I2_SB_LUT4_O_I3[2]
.sym 30369 soc.cpu.instr_sh_SB_LUT4_I1_O[1]
.sym 30372 flash_io0_oe_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_LUT4_O_I2[0]
.sym 30373 soc.cpu.mem_la_wdata[6]
.sym 30374 soc.cpu.instr_sh_SB_LUT4_I1_O[1]
.sym 30375 soc.cpu.alu_out_SB_LUT4_O_17_I2_SB_LUT4_O_I3[2]
.sym 30384 flash_io0_oe_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_LUT4_O_I2[0]
.sym 30385 soc.cpu.pcpi_rs2[30]
.sym 30386 soc.cpu.instr_sh_SB_LUT4_I1_O[1]
.sym 30387 soc.cpu.mem_la_wdata_SB_LUT4_O_1_I3[2]
.sym 30390 soc.cpu.mem_la_wdata[7]
.sym 30391 soc.cpu.instr_sh_SB_LUT4_I1_O[1]
.sym 30392 soc.cpu.pcpi_rs2[23]
.sym 30393 flash_io0_oe_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_LUT4_O_I2[0]
.sym 30396 soc.cpu.instr_sh_SB_LUT4_I1_O[1]
.sym 30397 soc.cpu.mem_la_wdata_SB_LUT4_O_6_I3[2]
.sym 30398 flash_io0_oe_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_LUT4_O_I2[0]
.sym 30399 soc.cpu.pcpi_rs2[25]
.sym 30402 soc.cpu.alu_out_SB_LUT4_O_14_I2_SB_LUT4_O_I3[2]
.sym 30403 flash_io0_oe_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_LUT4_O_I2[0]
.sym 30404 soc.cpu.alu_out_SB_LUT4_O_30_I2_SB_LUT4_O_I3[2]
.sym 30405 soc.cpu.instr_sh_SB_LUT4_I1_O[1]
.sym 30406 soc.cpu.trap_SB_LUT4_I2_O
.sym 30407 clk$SB_IO_IN_$glb_clk
.sym 30410 iomem_wdata[24]
.sym 30411 soc.cpu.irq_mask_SB_DFFESS_Q_E
.sym 30412 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_I0[3]
.sym 30413 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_I0[1]
.sym 30414 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I3[2]
.sym 30415 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_30_I1[2]
.sym 30416 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_O_I1[0]
.sym 30419 soc.cpu.count_cycle[23]
.sym 30421 iomem_wdata[9]
.sym 30423 soc.cpu.mem_la_wdata_SB_LUT4_O_7_I3[1]
.sym 30427 iomem_wdata[1]
.sym 30428 soc.cpu.pcpi_rs1[11]
.sym 30429 iomem_wdata[6]
.sym 30430 iomem_wdata[22]
.sym 30432 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_4_I0_SB_LUT4_O_1_I3[0]
.sym 30433 soc.cpu.instr_sh_SB_LUT4_I1_O[1]
.sym 30434 soc.cpu.alu_out_SB_LUT4_O_29_I1[2]
.sym 30436 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_O_1_I2[3]
.sym 30437 soc.cpu.count_cycle[36]
.sym 30438 iomem_wdata[30]
.sym 30440 soc.cpu.count_instr[37]
.sym 30441 soc.cpu.instr_sh_SB_LUT4_I1_O[1]
.sym 30442 flash_io0_oe_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_LUT4_O_I2[0]
.sym 30443 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 30456 soc.cpu.reg_pc[5]
.sym 30457 soc.cpu.instr_timer_SB_LUT4_I3_O[3]
.sym 30458 soc.cpu.instr_timer_SB_LUT4_I3_O[1]
.sym 30460 soc.cpu.reg_pc[6]
.sym 30461 soc.cpu.instr_timer_SB_LUT4_I3_O[0]
.sym 30469 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 30470 soc.cpu.is_lui_auipc_jal
.sym 30476 soc.cpu.reg_next_pc[0]
.sym 30477 soc.cpu.cpuregs_rs1[6]
.sym 30480 soc.cpu.cpuregs_rs1[5]
.sym 30481 soc.cpu.cpuregs_rs1[0]
.sym 30483 soc.cpu.cpuregs_rs1[0]
.sym 30484 soc.cpu.instr_timer_SB_LUT4_I3_O[1]
.sym 30485 soc.cpu.instr_timer_SB_LUT4_I3_O[0]
.sym 30486 soc.cpu.instr_timer_SB_LUT4_I3_O[3]
.sym 30501 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 30502 soc.cpu.reg_pc[5]
.sym 30503 soc.cpu.cpuregs_rs1[5]
.sym 30504 soc.cpu.is_lui_auipc_jal
.sym 30513 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 30514 soc.cpu.is_lui_auipc_jal
.sym 30515 soc.cpu.reg_pc[6]
.sym 30516 soc.cpu.cpuregs_rs1[6]
.sym 30519 soc.cpu.is_lui_auipc_jal
.sym 30520 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 30521 soc.cpu.cpuregs_rs1[0]
.sym 30522 soc.cpu.reg_next_pc[0]
.sym 30530 clk$SB_IO_IN_$glb_clk
.sym 30531 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 30532 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_28_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2]
.sym 30533 soc.cpu.count_instr[0]
.sym 30534 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_28_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[2]
.sym 30535 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_28_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 30536 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_29_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2]
.sym 30537 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I3[2]
.sym 30538 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 30539 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_29_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[2]
.sym 30543 soc.cpu.count_cycle[16]
.sym 30544 soc.cpu.decoded_imm[0]
.sym 30545 UART_RX_SB_LUT4_I1_I0[3]
.sym 30546 soc.cpu.reg_pc[6]
.sym 30547 soc.cpu.decoded_imm[0]
.sym 30549 soc.cpu.cpu_state[3]
.sym 30551 soc.cpu.alu_out_SB_LUT4_O_18_I2_SB_LUT4_O_I3[1]
.sym 30552 soc.cpu.instr_maskirq
.sym 30554 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I0_O[0]
.sym 30555 soc.cpu.irq_mask_SB_DFFESS_Q_E
.sym 30556 soc.cpu.irq_mask_SB_DFFESS_Q_E
.sym 30557 soc.cpu.cpuregs_rs1[4]
.sym 30558 soc.cpu.instr_rdcycleh
.sym 30562 soc.cpu.count_cycle[0]
.sym 30563 soc.cpu.count_cycle[0]
.sym 30565 soc.cpu.instr_timer
.sym 30567 soc.cpu.instr_rdinstr
.sym 30573 soc.cpu.cpuregs_rs1[4]
.sym 30575 soc.cpu.irq_mask_SB_DFFESS_Q_E
.sym 30576 soc.cpu.reg_pc[3]
.sym 30583 soc.cpu.reg_pc[4]
.sym 30584 soc.cpu.instr_rdcycleh
.sym 30585 soc.cpu.cpuregs_rs1[7]
.sym 30587 soc.cpu.instr_retirq_SB_LUT4_I2_O[0]
.sym 30588 soc.cpu.cpuregs_rs1[3]
.sym 30589 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I2[2]
.sym 30591 soc.cpu.cpuregs_rs1[1]
.sym 30593 soc.cpu.reg_pc[7]
.sym 30596 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_O_1_I2[3]
.sym 30597 soc.cpu.count_cycle[32]
.sym 30598 soc.cpu.is_lui_auipc_jal
.sym 30599 soc.cpu.cpuregs_rs1[0]
.sym 30600 soc.cpu.count_cycle[0]
.sym 30602 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I3[2]
.sym 30603 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 30606 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I3[2]
.sym 30607 soc.cpu.count_cycle[32]
.sym 30608 soc.cpu.instr_rdcycleh
.sym 30618 soc.cpu.count_cycle[0]
.sym 30619 soc.cpu.instr_retirq_SB_LUT4_I2_O[0]
.sym 30620 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I2[2]
.sym 30621 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_O_1_I2[3]
.sym 30624 soc.cpu.cpuregs_rs1[0]
.sym 30630 soc.cpu.cpuregs_rs1[4]
.sym 30631 soc.cpu.reg_pc[4]
.sym 30632 soc.cpu.is_lui_auipc_jal
.sym 30633 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 30636 soc.cpu.reg_pc[3]
.sym 30637 soc.cpu.is_lui_auipc_jal
.sym 30638 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 30639 soc.cpu.cpuregs_rs1[3]
.sym 30644 soc.cpu.cpuregs_rs1[1]
.sym 30648 soc.cpu.cpuregs_rs1[7]
.sym 30649 soc.cpu.is_lui_auipc_jal
.sym 30650 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 30651 soc.cpu.reg_pc[7]
.sym 30652 soc.cpu.irq_mask_SB_DFFESS_Q_E
.sym 30653 clk$SB_IO_IN_$glb_clk
.sym 30654 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 30656 soc.cpu.count_instr[1]
.sym 30657 soc.cpu.count_instr[2]
.sym 30658 soc.cpu.count_instr[3]
.sym 30659 soc.cpu.count_instr[4]
.sym 30660 soc.cpu.count_instr[5]
.sym 30661 soc.cpu.count_instr[6]
.sym 30662 soc.cpu.count_instr[7]
.sym 30666 soc.cpu.cpuregs_rs1[6]
.sym 30667 soc.cpu.instr_maskirq
.sym 30668 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 30670 soc.cpu.cpuregs_rs1[6]
.sym 30671 soc.cpu.reg_pc[4]
.sym 30674 $PACKER_VCC_NET
.sym 30676 $PACKER_VCC_NET
.sym 30677 soc.cpu.pcpi_rs1[5]
.sym 30679 soc.cpu.reg_pc[7]
.sym 30681 soc.cpu.count_cycle[37]
.sym 30682 soc.cpu.irq_mask[0]
.sym 30684 soc.cpu.instr_timer_SB_LUT4_I3_O[3]
.sym 30687 soc.cpu.pcpi_rs1[4]
.sym 30688 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_26_I1_SB_LUT4_O_I2[1]
.sym 30689 soc.cpu.count_instr[32]
.sym 30690 soc.cpu.trap_SB_LUT4_I2_O
.sym 30707 soc.cpu.count_cycle[3]
.sym 30709 soc.cpu.count_cycle[5]
.sym 30714 soc.cpu.count_cycle[2]
.sym 30716 soc.cpu.count_cycle[4]
.sym 30718 soc.cpu.count_cycle[6]
.sym 30719 soc.cpu.count_cycle[7]
.sym 30721 soc.cpu.count_cycle[1]
.sym 30722 soc.cpu.count_cycle[0]
.sym 30723 soc.cpu.count_cycle[0]
.sym 30728 $nextpnr_ICESTORM_LC_4$O
.sym 30730 soc.cpu.count_cycle[0]
.sym 30734 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[2]
.sym 30736 soc.cpu.count_cycle[1]
.sym 30738 soc.cpu.count_cycle[0]
.sym 30740 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[3]
.sym 30743 soc.cpu.count_cycle[2]
.sym 30744 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[2]
.sym 30746 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[4]
.sym 30748 soc.cpu.count_cycle[3]
.sym 30750 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[3]
.sym 30752 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[5]
.sym 30755 soc.cpu.count_cycle[4]
.sym 30756 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[4]
.sym 30758 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[6]
.sym 30760 soc.cpu.count_cycle[5]
.sym 30762 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[5]
.sym 30764 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[7]
.sym 30767 soc.cpu.count_cycle[6]
.sym 30768 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[6]
.sym 30770 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[8]
.sym 30773 soc.cpu.count_cycle[7]
.sym 30774 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[7]
.sym 30776 clk$SB_IO_IN_$glb_clk
.sym 30777 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 30778 soc.cpu.count_instr[8]
.sym 30779 soc.cpu.count_instr[9]
.sym 30780 soc.cpu.count_instr[10]
.sym 30781 soc.cpu.count_instr[11]
.sym 30782 soc.cpu.count_instr[12]
.sym 30783 soc.cpu.count_instr[13]
.sym 30784 soc.cpu.count_instr[14]
.sym 30785 soc.cpu.count_instr[15]
.sym 30789 soc.cpu.count_cycle[18]
.sym 30791 soc.cpu.reg_pc[3]
.sym 30792 soc.cpu.alu_out_q[3]
.sym 30793 soc.cpu.cpuregs_rs1[3]
.sym 30796 $PACKER_VCC_NET
.sym 30797 soc.cpu.irq_mask[0]
.sym 30798 soc.cpu.count_cycle[3]
.sym 30799 soc.cpu.count_cycle[33]
.sym 30800 soc.cpu.decoded_imm[0]
.sym 30803 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_10_I2_SB_LUT4_O_I2[1]
.sym 30804 soc.cpu.count_cycle[25]
.sym 30805 soc.cpu.cpuregs.wdata_SB_LUT4_O_14_I2_SB_LUT4_O_I2[3]
.sym 30807 soc.cpu.mem_la_wdata[6]
.sym 30808 soc.cpu.reg_next_pc[0]
.sym 30809 soc.cpu.pcpi_rs2[25]
.sym 30810 soc.cpu.irq_mask_SB_DFFESS_Q_E
.sym 30811 soc.cpu.cpuregs_rs1[5]
.sym 30814 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[8]
.sym 30824 soc.cpu.count_cycle[13]
.sym 30827 soc.cpu.count_cycle[8]
.sym 30834 soc.cpu.count_cycle[15]
.sym 30837 soc.cpu.count_cycle[10]
.sym 30839 soc.cpu.count_cycle[12]
.sym 30844 soc.cpu.count_cycle[9]
.sym 30846 soc.cpu.count_cycle[11]
.sym 30849 soc.cpu.count_cycle[14]
.sym 30851 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[9]
.sym 30853 soc.cpu.count_cycle[8]
.sym 30855 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[8]
.sym 30857 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[10]
.sym 30859 soc.cpu.count_cycle[9]
.sym 30861 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[9]
.sym 30863 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[11]
.sym 30866 soc.cpu.count_cycle[10]
.sym 30867 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[10]
.sym 30869 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[12]
.sym 30871 soc.cpu.count_cycle[11]
.sym 30873 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[11]
.sym 30875 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[13]
.sym 30878 soc.cpu.count_cycle[12]
.sym 30879 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[12]
.sym 30881 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[14]
.sym 30884 soc.cpu.count_cycle[13]
.sym 30885 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[13]
.sym 30887 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[15]
.sym 30889 soc.cpu.count_cycle[14]
.sym 30891 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[14]
.sym 30893 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[16]
.sym 30895 soc.cpu.count_cycle[15]
.sym 30897 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[15]
.sym 30899 clk$SB_IO_IN_$glb_clk
.sym 30900 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 30901 soc.cpu.count_instr[16]
.sym 30902 soc.cpu.count_instr[17]
.sym 30903 soc.cpu.count_instr[18]
.sym 30904 soc.cpu.count_instr[19]
.sym 30905 soc.cpu.count_instr[20]
.sym 30906 soc.cpu.count_instr[21]
.sym 30907 soc.cpu.count_instr[22]
.sym 30908 soc.cpu.count_instr[23]
.sym 30911 soc.cpu.count_cycle[19]
.sym 30912 soc.cpu.count_cycle[26]
.sym 30913 soc.cpu.count_cycle[8]
.sym 30914 soc.cpu.count_cycle[44]
.sym 30916 soc.cpu.count_instr[11]
.sym 30918 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 30919 soc.cpu.count_cycle[10]
.sym 30920 soc.cpu.count_cycle[40]
.sym 30921 soc.cpu.count_cycle[11]
.sym 30922 soc.cpu.count_instr[9]
.sym 30923 soc.cpu.count_cycle[12]
.sym 30925 soc.cpu.instr_sh_SB_LUT4_I1_O[1]
.sym 30926 soc.cpu.count_instr[20]
.sym 30927 soc.cpu.count_cycle[21]
.sym 30928 soc.cpu.count_instr[21]
.sym 30929 flash_io0_oe_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_LUT4_O_I2[0]
.sym 30930 soc.cpu.count_instr[22]
.sym 30931 soc.cpu.count_instr[25]
.sym 30932 soc.cpu.count_instr[23]
.sym 30933 soc.cpu.count_cycle[36]
.sym 30934 soc.cpu.count_instr[16]
.sym 30935 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_O_1_I2[3]
.sym 30936 soc.cpu.count_instr[37]
.sym 30937 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[16]
.sym 30944 soc.cpu.count_cycle[18]
.sym 30951 soc.cpu.count_cycle[17]
.sym 30953 soc.cpu.count_cycle[19]
.sym 30954 soc.cpu.count_cycle[20]
.sym 30958 soc.cpu.count_cycle[16]
.sym 30963 soc.cpu.count_cycle[21]
.sym 30964 soc.cpu.count_cycle[22]
.sym 30965 soc.cpu.count_cycle[23]
.sym 30974 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[17]
.sym 30977 soc.cpu.count_cycle[16]
.sym 30978 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[16]
.sym 30980 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[18]
.sym 30982 soc.cpu.count_cycle[17]
.sym 30984 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[17]
.sym 30986 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[19]
.sym 30989 soc.cpu.count_cycle[18]
.sym 30990 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[18]
.sym 30992 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[20]
.sym 30994 soc.cpu.count_cycle[19]
.sym 30996 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[19]
.sym 30998 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[21]
.sym 31000 soc.cpu.count_cycle[20]
.sym 31002 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[20]
.sym 31004 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[22]
.sym 31007 soc.cpu.count_cycle[21]
.sym 31008 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[21]
.sym 31010 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[23]
.sym 31013 soc.cpu.count_cycle[22]
.sym 31014 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[22]
.sym 31016 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[24]
.sym 31019 soc.cpu.count_cycle[23]
.sym 31020 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[23]
.sym 31022 clk$SB_IO_IN_$glb_clk
.sym 31023 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 31024 soc.cpu.count_instr[24]
.sym 31025 soc.cpu.count_instr[25]
.sym 31026 soc.cpu.count_instr[26]
.sym 31027 soc.cpu.count_instr[27]
.sym 31028 soc.cpu.count_instr[28]
.sym 31029 soc.cpu.count_instr[29]
.sym 31030 soc.cpu.count_instr[30]
.sym 31031 soc.cpu.count_instr[31]
.sym 31034 soc.cpu.count_cycle[63]
.sym 31035 soc.cpu.count_cycle[48]
.sym 31040 soc.cpu.count_cycle[17]
.sym 31045 soc.cpu.count_instr[17]
.sym 31047 soc.cpu.cpu_state[3]
.sym 31048 soc.cpu.count_instr[18]
.sym 31049 soc.cpu.instr_rdcycleh
.sym 31050 soc.cpu.instr_rdinstr
.sym 31051 soc.cpu.count_instr[29]
.sym 31052 soc.cpu.instr_timer
.sym 31053 soc.cpu.irq_mask_SB_DFFESS_Q_E
.sym 31054 soc.cpu.instr_rdinstr
.sym 31055 soc.cpu.count_instr[31]
.sym 31056 soc.cpu.cpuregs_rs1[4]
.sym 31057 soc.cpu.pcpi_rs1[3]
.sym 31059 soc.cpu.alu_out_q[2]
.sym 31060 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[24]
.sym 31068 soc.cpu.count_cycle[27]
.sym 31072 soc.cpu.count_cycle[31]
.sym 31075 soc.cpu.count_cycle[26]
.sym 31077 soc.cpu.count_cycle[28]
.sym 31089 soc.cpu.count_cycle[24]
.sym 31090 soc.cpu.count_cycle[25]
.sym 31094 soc.cpu.count_cycle[29]
.sym 31095 soc.cpu.count_cycle[30]
.sym 31097 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[25]
.sym 31099 soc.cpu.count_cycle[24]
.sym 31101 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[24]
.sym 31103 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[26]
.sym 31105 soc.cpu.count_cycle[25]
.sym 31107 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[25]
.sym 31109 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[27]
.sym 31111 soc.cpu.count_cycle[26]
.sym 31113 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[26]
.sym 31115 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[28]
.sym 31118 soc.cpu.count_cycle[27]
.sym 31119 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[27]
.sym 31121 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[29]
.sym 31123 soc.cpu.count_cycle[28]
.sym 31125 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[28]
.sym 31127 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[30]
.sym 31129 soc.cpu.count_cycle[29]
.sym 31131 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[29]
.sym 31133 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[31]
.sym 31135 soc.cpu.count_cycle[30]
.sym 31137 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[30]
.sym 31139 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[32]
.sym 31142 soc.cpu.count_cycle[31]
.sym 31143 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[31]
.sym 31145 clk$SB_IO_IN_$glb_clk
.sym 31146 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 31147 soc.cpu.count_instr[32]
.sym 31148 soc.cpu.count_instr[33]
.sym 31149 soc.cpu.count_instr[34]
.sym 31150 soc.cpu.count_instr[35]
.sym 31151 soc.cpu.count_instr[36]
.sym 31152 soc.cpu.count_instr[37]
.sym 31153 soc.cpu.count_instr[38]
.sym 31154 soc.cpu.count_instr[39]
.sym 31157 soc.cpu.count_cycle[49]
.sym 31158 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_15_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 31161 soc.cpu.instr_timer_SB_LUT4_I3_O[0]
.sym 31162 soc.cpu.reg_pc[2]
.sym 31164 soc.cpu.cpuregs_rs1[6]
.sym 31165 soc.cpu.cpuregs_raddr2[1]
.sym 31168 display.refresh_tick_SB_DFFSR_C_Q[2]
.sym 31169 soc.cpu.count_cycle[13]
.sym 31170 soc.cpu.cpuregs_raddr2[4]
.sym 31171 soc.cpu.count_instr[26]
.sym 31173 soc.cpu.count_cycle[37]
.sym 31174 soc.cpu.count_cycle[27]
.sym 31175 soc.cpu.count_instr[28]
.sym 31176 soc.cpu.instr_timer_SB_LUT4_I3_O[3]
.sym 31177 soc.cpu.cpuregs_rs1[14]
.sym 31178 soc.cpu.count_cycle[29]
.sym 31180 soc.cpu.count_instr[32]
.sym 31182 soc.cpu.reg_pc[7]
.sym 31183 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[32]
.sym 31190 soc.cpu.count_cycle[34]
.sym 31208 soc.cpu.count_cycle[36]
.sym 31210 soc.cpu.count_cycle[38]
.sym 31212 soc.cpu.count_cycle[32]
.sym 31213 soc.cpu.count_cycle[33]
.sym 31215 soc.cpu.count_cycle[35]
.sym 31217 soc.cpu.count_cycle[37]
.sym 31219 soc.cpu.count_cycle[39]
.sym 31220 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[33]
.sym 31222 soc.cpu.count_cycle[32]
.sym 31224 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[32]
.sym 31226 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[34]
.sym 31228 soc.cpu.count_cycle[33]
.sym 31230 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[33]
.sym 31232 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[35]
.sym 31235 soc.cpu.count_cycle[34]
.sym 31236 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[34]
.sym 31238 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[36]
.sym 31240 soc.cpu.count_cycle[35]
.sym 31242 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[35]
.sym 31244 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[37]
.sym 31247 soc.cpu.count_cycle[36]
.sym 31248 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[36]
.sym 31250 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[38]
.sym 31252 soc.cpu.count_cycle[37]
.sym 31254 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[37]
.sym 31256 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[39]
.sym 31259 soc.cpu.count_cycle[38]
.sym 31260 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[38]
.sym 31262 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[40]
.sym 31264 soc.cpu.count_cycle[39]
.sym 31266 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[39]
.sym 31268 clk$SB_IO_IN_$glb_clk
.sym 31269 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 31270 soc.cpu.count_instr[40]
.sym 31271 soc.cpu.count_instr[41]
.sym 31272 soc.cpu.count_instr[42]
.sym 31273 soc.cpu.count_instr[43]
.sym 31274 soc.cpu.count_instr[44]
.sym 31275 soc.cpu.count_instr[45]
.sym 31276 soc.cpu.count_instr[46]
.sym 31277 soc.cpu.count_instr[47]
.sym 31281 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_3_I2_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 31282 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 31284 soc.cpu.alu_out_q[5]
.sym 31285 soc.cpu.count_cycle[47]
.sym 31286 soc.cpu.cpu_state[4]
.sym 31288 soc.cpu.cpuregs.regs.0.0.0_RDATA_12[1]
.sym 31289 soc.cpu.count_cycle[15]
.sym 31291 soc.cpu.cpuregs_wrdata[3]
.sym 31294 soc.cpu.mem_la_wdata[6]
.sym 31295 soc.cpu.count_instr[24]
.sym 31296 soc.cpu.count_cycle[25]
.sym 31298 soc.cpu.cpuregs.wdata_SB_LUT4_O_14_I2_SB_LUT4_O_I2[3]
.sym 31299 soc.cpu.reg_next_pc[0]
.sym 31300 soc.cpu.instr_timer_SB_LUT4_I3_O[0]
.sym 31302 soc.cpu.decoded_imm[14]
.sym 31303 soc.cpu.cpuregs_rs1[5]
.sym 31306 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[40]
.sym 31319 soc.cpu.count_cycle[40]
.sym 31322 soc.cpu.count_cycle[43]
.sym 31323 soc.cpu.count_cycle[44]
.sym 31336 soc.cpu.count_cycle[41]
.sym 31337 soc.cpu.count_cycle[42]
.sym 31340 soc.cpu.count_cycle[45]
.sym 31341 soc.cpu.count_cycle[46]
.sym 31342 soc.cpu.count_cycle[47]
.sym 31343 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[41]
.sym 31345 soc.cpu.count_cycle[40]
.sym 31347 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[40]
.sym 31349 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[42]
.sym 31351 soc.cpu.count_cycle[41]
.sym 31353 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[41]
.sym 31355 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[43]
.sym 31357 soc.cpu.count_cycle[42]
.sym 31359 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[42]
.sym 31361 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[44]
.sym 31363 soc.cpu.count_cycle[43]
.sym 31365 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[43]
.sym 31367 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[45]
.sym 31369 soc.cpu.count_cycle[44]
.sym 31371 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[44]
.sym 31373 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[46]
.sym 31375 soc.cpu.count_cycle[45]
.sym 31377 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[45]
.sym 31379 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[47]
.sym 31381 soc.cpu.count_cycle[46]
.sym 31383 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[46]
.sym 31385 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[48]
.sym 31387 soc.cpu.count_cycle[47]
.sym 31389 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[47]
.sym 31391 clk$SB_IO_IN_$glb_clk
.sym 31392 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 31393 soc.cpu.count_instr[48]
.sym 31394 soc.cpu.count_instr[49]
.sym 31395 soc.cpu.count_instr[50]
.sym 31396 soc.cpu.count_instr[51]
.sym 31397 soc.cpu.count_instr[52]
.sym 31398 soc.cpu.count_instr[53]
.sym 31399 soc.cpu.count_instr[54]
.sym 31400 soc.cpu.count_instr[55]
.sym 31403 soc.cpu.cpuregs.regs.0.0.0_RDATA[3]
.sym 31407 soc.cpu.count_cycle[45]
.sym 31408 soc.cpu.cpuregs.regs.0.0.0_RDATA[2]
.sym 31409 soc.cpu.count_cycle[41]
.sym 31410 soc.cpu.count_instr[47]
.sym 31411 soc.cpu.count_instr[11]
.sym 31412 soc.cpu.count_instr[40]
.sym 31413 soc.cpu.count_cycle[43]
.sym 31414 soc.cpu.pcpi_rs1[5]
.sym 31415 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_4_I0_SB_LUT4_O_1_I3[0]
.sym 31416 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_10_I2_SB_LUT4_O_I2[1]
.sym 31417 soc.cpu.instr_sh_SB_LUT4_I1_O[1]
.sym 31418 soc.cpu.count_instr[22]
.sym 31419 soc.cpu.count_cycle[21]
.sym 31420 flash_io0_oe_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_LUT4_O_I2[0]
.sym 31421 soc.cpu.count_instr[21]
.sym 31422 soc.cpu.count_instr[16]
.sym 31423 soc.cpu.count_instr[25]
.sym 31424 soc.cpu.count_instr[23]
.sym 31426 soc.cpu.count_instr[20]
.sym 31427 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_O_1_I2[3]
.sym 31428 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2[2]
.sym 31429 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[48]
.sym 31434 soc.cpu.count_cycle[48]
.sym 31438 soc.cpu.count_cycle[52]
.sym 31439 soc.cpu.count_cycle[53]
.sym 31440 soc.cpu.count_cycle[54]
.sym 31441 soc.cpu.count_cycle[55]
.sym 31444 soc.cpu.count_cycle[50]
.sym 31453 soc.cpu.count_cycle[51]
.sym 31459 soc.cpu.count_cycle[49]
.sym 31466 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[49]
.sym 31469 soc.cpu.count_cycle[48]
.sym 31470 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[48]
.sym 31472 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[50]
.sym 31474 soc.cpu.count_cycle[49]
.sym 31476 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[49]
.sym 31478 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[51]
.sym 31480 soc.cpu.count_cycle[50]
.sym 31482 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[50]
.sym 31484 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[52]
.sym 31487 soc.cpu.count_cycle[51]
.sym 31488 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[51]
.sym 31490 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[53]
.sym 31493 soc.cpu.count_cycle[52]
.sym 31494 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[52]
.sym 31496 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[54]
.sym 31499 soc.cpu.count_cycle[53]
.sym 31500 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[53]
.sym 31502 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[55]
.sym 31505 soc.cpu.count_cycle[54]
.sym 31506 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[54]
.sym 31508 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[56]
.sym 31511 soc.cpu.count_cycle[55]
.sym 31512 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[55]
.sym 31514 clk$SB_IO_IN_$glb_clk
.sym 31515 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 31516 soc.cpu.count_instr[56]
.sym 31517 soc.cpu.count_instr[57]
.sym 31518 soc.cpu.count_instr[58]
.sym 31519 soc.cpu.count_instr[59]
.sym 31520 soc.cpu.count_instr[60]
.sym 31521 soc.cpu.count_instr[61]
.sym 31522 soc.cpu.count_instr[62]
.sym 31523 soc.cpu.count_instr[63]
.sym 31527 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_11_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2]
.sym 31528 soc.cpu.alu_out_SB_LUT4_O_14_I2_SB_LUT4_O_I3[1]
.sym 31531 soc.cpu.timer[12]
.sym 31532 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[13]
.sym 31533 soc.cpu.count_cycle[9]
.sym 31535 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_O_1_I2[0]
.sym 31536 soc.cpu.cpu_state[3]
.sym 31537 soc.cpu.cpuregs.wdata_SB_LUT4_O_5_I2_SB_LUT4_O_I2[1]
.sym 31539 soc.cpu.count_instr[50]
.sym 31540 soc.cpu.count_instr[18]
.sym 31541 soc.cpu.irq_mask_SB_DFFESS_Q_E
.sym 31542 soc.cpu.count_cycle[61]
.sym 31543 soc.cpu.count_instr[31]
.sym 31544 soc.cpu.count_instr[52]
.sym 31545 soc.cpu.instr_rdcycleh
.sym 31546 soc.cpu.instr_rdinstr
.sym 31547 soc.cpu.alu_out_q[2]
.sym 31548 soc.cpu.count_instr[54]
.sym 31549 soc.cpu.instr_rdinstr
.sym 31550 soc.cpu.count_instr[55]
.sym 31551 soc.cpu.count_instr[29]
.sym 31552 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[56]
.sym 31562 soc.cpu.count_cycle[61]
.sym 31566 soc.cpu.count_cycle[57]
.sym 31573 soc.cpu.count_cycle[56]
.sym 31577 soc.cpu.count_cycle[60]
.sym 31579 soc.cpu.count_cycle[62]
.sym 31583 soc.cpu.count_cycle[58]
.sym 31584 soc.cpu.count_cycle[59]
.sym 31588 soc.cpu.count_cycle[63]
.sym 31589 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[57]
.sym 31592 soc.cpu.count_cycle[56]
.sym 31593 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[56]
.sym 31595 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[58]
.sym 31597 soc.cpu.count_cycle[57]
.sym 31599 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[57]
.sym 31601 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[59]
.sym 31603 soc.cpu.count_cycle[58]
.sym 31605 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[58]
.sym 31607 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[60]
.sym 31609 soc.cpu.count_cycle[59]
.sym 31611 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[59]
.sym 31613 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[61]
.sym 31616 soc.cpu.count_cycle[60]
.sym 31617 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[60]
.sym 31619 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[62]
.sym 31622 soc.cpu.count_cycle[61]
.sym 31623 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[61]
.sym 31625 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[63]
.sym 31628 soc.cpu.count_cycle[62]
.sym 31629 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[62]
.sym 31633 soc.cpu.count_cycle[63]
.sym 31635 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[63]
.sym 31637 clk$SB_IO_IN_$glb_clk
.sym 31638 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 31639 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_3_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2[2]
.sym 31640 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_2_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3[2]
.sym 31641 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_3_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3[2]
.sym 31642 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_16_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2]
.sym 31643 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_10_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 31644 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2[2]
.sym 31645 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_10_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2]
.sym 31646 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3[2]
.sym 31649 display.refresh_tick_SB_DFFSR_C_Q[3]
.sym 31650 soc.cpu.count_cycle[28]
.sym 31651 soc.cpu.alu_out_q[18]
.sym 31654 soc.cpu.latched_store_SB_LUT4_I3_1_O[3]
.sym 31655 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[21]
.sym 31656 soc.cpu.timer[21]
.sym 31657 soc.cpu.decoded_imm[11]
.sym 31658 soc.cpu.count_instr[56]
.sym 31659 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I2_SB_LUT4_O_I2[0]
.sym 31661 soc.cpu.cpuregs.regs.0.0.0_RDATA[2]
.sym 31662 soc.cpu.decoded_imm[4]
.sym 31663 soc.cpu.count_instr[26]
.sym 31664 soc.cpu.count_instr[48]
.sym 31665 soc.cpu.cpuregs_wrdata[5]
.sym 31666 soc.cpu.reg_pc[7]
.sym 31667 soc.cpu.count_instr[60]
.sym 31668 soc.cpu.instr_timer_SB_LUT4_I3_O[3]
.sym 31669 soc.cpu.count_instr[61]
.sym 31670 soc.cpu.count_cycle[29]
.sym 31671 soc.cpu.reg_pc[4]
.sym 31672 soc.cpu.count_instr[28]
.sym 31673 soc.cpu.count_instr[63]
.sym 31674 soc.cpu.count_cycle[27]
.sym 31681 soc.cpu.count_cycle[57]
.sym 31682 soc.cpu.instr_retirq_SB_LUT4_I2_O[0]
.sym 31683 soc.cpu.count_cycle[20]
.sym 31685 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_3_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2[2]
.sym 31686 soc.cpu.count_cycle[55]
.sym 31688 soc.cpu.count_cycle[52]
.sym 31689 soc.cpu.cpuregs.regs.0.0.1_RDATA[2]
.sym 31690 soc.cpu.cpuregs.regs.0.0.0_RDATA_12[1]
.sym 31691 soc.cpu.count_cycle[21]
.sym 31692 soc.cpu.count_cycle[50]
.sym 31693 soc.cpu.cpuregs.regs.0.0.1_RDATA_12[0]
.sym 31694 soc.cpu.count_instr[23]
.sym 31695 soc.cpu.count_instr[25]
.sym 31696 soc.cpu.count_instr[20]
.sym 31697 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_15_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2]
.sym 31698 soc.cpu.count_cycle[23]
.sym 31700 soc.cpu.count_instr[18]
.sym 31703 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_13_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2]
.sym 31704 soc.cpu.instr_maskirq
.sym 31705 soc.cpu.instr_rdcycleh
.sym 31706 soc.cpu.instr_rdinstr
.sym 31708 soc.cpu.cpuregs.regs.0.0.1_RDATA[3]
.sym 31713 soc.cpu.instr_retirq_SB_LUT4_I2_O[0]
.sym 31714 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_3_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2[2]
.sym 31715 soc.cpu.count_cycle[21]
.sym 31716 soc.cpu.instr_maskirq
.sym 31719 soc.cpu.count_cycle[52]
.sym 31720 soc.cpu.instr_rdcycleh
.sym 31721 soc.cpu.instr_rdinstr
.sym 31722 soc.cpu.count_instr[20]
.sym 31725 soc.cpu.instr_rdcycleh
.sym 31726 soc.cpu.count_cycle[57]
.sym 31727 soc.cpu.count_instr[25]
.sym 31728 soc.cpu.instr_rdinstr
.sym 31731 soc.cpu.cpuregs.regs.0.0.0_RDATA_12[1]
.sym 31732 soc.cpu.cpuregs.regs.0.0.1_RDATA[2]
.sym 31733 soc.cpu.cpuregs.regs.0.0.1_RDATA[3]
.sym 31734 soc.cpu.cpuregs.regs.0.0.1_RDATA_12[0]
.sym 31737 soc.cpu.instr_rdcycleh
.sym 31738 soc.cpu.instr_rdinstr
.sym 31739 soc.cpu.count_instr[18]
.sym 31740 soc.cpu.count_cycle[50]
.sym 31744 soc.cpu.instr_retirq_SB_LUT4_I2_O[0]
.sym 31745 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_13_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2]
.sym 31746 soc.cpu.count_cycle[23]
.sym 31749 soc.cpu.instr_retirq_SB_LUT4_I2_O[0]
.sym 31750 soc.cpu.count_cycle[20]
.sym 31752 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_15_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2]
.sym 31755 soc.cpu.instr_rdinstr
.sym 31756 soc.cpu.instr_rdcycleh
.sym 31757 soc.cpu.count_instr[23]
.sym 31758 soc.cpu.count_cycle[55]
.sym 31762 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I0[1]
.sym 31763 soc.cpu.cpuregs_wrdata[2]
.sym 31764 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_2_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2[2]
.sym 31765 soc.cpu.cpuregs.wdata_SB_LUT4_O_29_I2[3]
.sym 31766 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_8_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[1]
.sym 31767 soc.cpu.cpuregs.wdata_SB_LUT4_O_29_I2[2]
.sym 31768 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I0[2]
.sym 31769 soc.cpu.cpuregs_wrdata[5]
.sym 31772 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 31773 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_2_I2_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 31774 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[28]
.sym 31776 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[25]
.sym 31777 $PACKER_VCC_NET
.sym 31778 soc.cpu.count_cycle[53]
.sym 31779 soc.cpu.cpuregs_wrdata[3]
.sym 31780 soc.cpu.cpu_state[4]
.sym 31781 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_3_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2[2]
.sym 31782 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[31]
.sym 31783 soc.cpu.decoded_imm[9]
.sym 31784 soc.cpu.alu_out_q[29]
.sym 31785 soc.cpu.alu_out_SB_LUT4_O_5_I2_SB_LUT4_O_I3[1]
.sym 31786 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_10_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2[2]
.sym 31787 soc.cpu.count_instr[24]
.sym 31788 soc.cpu.cpuregs_rs1[29]
.sym 31789 soc.cpu.decoded_imm[6]
.sym 31790 soc.cpu.cpuregs_rs1[5]
.sym 31791 soc.cpu.latched_stalu
.sym 31792 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[17]
.sym 31793 soc.cpu.latched_store_SB_LUT4_I3_O[0]
.sym 31794 soc.cpu.decoded_imm[14]
.sym 31795 soc.cpu.cpuregs.wdata_SB_LUT4_O_14_I2_SB_LUT4_O_I2[3]
.sym 31796 soc.cpu.count_cycle[25]
.sym 31797 soc.cpu.instr_timer_SB_LUT4_I3_O[0]
.sym 31803 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_O_1_I2[0]
.sym 31804 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[24]
.sym 31806 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_16_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2]
.sym 31807 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_17_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2]
.sym 31809 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[25]
.sym 31810 soc.cpu.instr_retirq_SB_LUT4_I2_O[0]
.sym 31811 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_O_1_I2[0]
.sym 31814 soc.cpu.count_cycle[51]
.sym 31815 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_10_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 31816 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_13_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 31817 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_15_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[2]
.sym 31818 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[27]
.sym 31819 soc.cpu.count_cycle[26]
.sym 31822 soc.cpu.count_cycle[16]
.sym 31824 soc.cpu.count_instr[48]
.sym 31825 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_O_1_I2[3]
.sym 31826 soc.cpu.count_cycle[18]
.sym 31827 soc.cpu.count_instr[52]
.sym 31829 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[26]
.sym 31830 soc.cpu.count_cycle[48]
.sym 31831 soc.cpu.instr_rdcycleh
.sym 31832 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2]
.sym 31833 soc.cpu.count_instr[55]
.sym 31836 soc.cpu.count_cycle[51]
.sym 31837 soc.cpu.instr_rdcycleh
.sym 31839 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_16_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2]
.sym 31842 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[24]
.sym 31843 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[27]
.sym 31844 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[26]
.sym 31845 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[25]
.sym 31849 soc.cpu.instr_retirq_SB_LUT4_I2_O[0]
.sym 31850 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_17_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2]
.sym 31851 soc.cpu.count_cycle[18]
.sym 31854 soc.cpu.instr_retirq_SB_LUT4_I2_O[0]
.sym 31855 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2]
.sym 31856 soc.cpu.count_cycle[16]
.sym 31860 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_O_1_I2[3]
.sym 31861 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_10_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 31862 soc.cpu.count_cycle[26]
.sym 31863 soc.cpu.instr_retirq_SB_LUT4_I2_O[0]
.sym 31866 soc.cpu.instr_rdcycleh
.sym 31867 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_O_1_I2[0]
.sym 31868 soc.cpu.count_instr[48]
.sym 31869 soc.cpu.count_cycle[48]
.sym 31872 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_O_1_I2[0]
.sym 31873 soc.cpu.count_instr[52]
.sym 31874 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_O_1_I2[3]
.sym 31875 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_15_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[2]
.sym 31878 soc.cpu.count_instr[55]
.sym 31879 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_O_1_I2[3]
.sym 31880 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_O_1_I2[0]
.sym 31881 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_13_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 31886 soc.cpu.latched_compr_SB_LUT4_I1_O[1]
.sym 31887 soc.cpu.latched_compr_SB_LUT4_I1_O[2]
.sym 31888 soc.cpu.latched_compr_SB_LUT4_I1_O[3]
.sym 31889 soc.cpu.latched_compr_SB_LUT4_I1_O[4]
.sym 31890 soc.cpu.latched_compr_SB_LUT4_I1_O[5]
.sym 31891 soc.cpu.latched_compr_SB_CARRY_I0_CO[6]
.sym 31896 soc.cpu.timer[27]
.sym 31897 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_10_I2_SB_LUT4_O_I2[1]
.sym 31898 soc.cpu.pcpi_rs1[29]
.sym 31899 soc.cpu.latched_stalu
.sym 31900 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_10_I2_SB_LUT4_O_I2[1]
.sym 31902 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[0]
.sym 31903 UART_RX_SB_LUT4_I1_I0[3]
.sym 31904 soc.cpu.latched_store_SB_LUT4_I1_O[1]
.sym 31905 soc.cpu.cpuregs.wdata_SB_LUT4_O_4_I2_SB_LUT4_O_1_I2[1]
.sym 31906 soc.cpu.cpuregs_wrdata[2]
.sym 31907 soc.cpu.cpuregs.wdata_SB_LUT4_O_26_I2[3]
.sym 31908 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 31909 soc.cpu.instr_sh_SB_LUT4_I1_O[1]
.sym 31910 soc.cpu.count_instr[16]
.sym 31911 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_O_1_I2[3]
.sym 31912 soc.cpu.alu_out_q[12]
.sym 31913 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3[2]
.sym 31914 soc.cpu.timer[25]
.sym 31915 soc.cpu.cpuregs.wdata_SB_LUT4_O_1_I1[1]
.sym 31916 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2[2]
.sym 31917 soc.cpu.cpuregs_wrdata[7]
.sym 31918 soc.cpu.count_instr[22]
.sym 31919 soc.cpu.cpuregs_wrdata[5]
.sym 31920 soc.cpu.cpuregs.wdata_SB_LUT4_O_26_I2[2]
.sym 31926 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_16_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 31927 soc.cpu.latched_compr_SB_CARRY_I0_CO[6]
.sym 31928 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_2_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2[2]
.sym 31929 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_O_1_I2[3]
.sym 31930 soc.cpu.cpuregs.wdata_SB_LUT4_O_30_I2[3]
.sym 31931 soc.cpu.count_cycle[56]
.sym 31932 soc.cpu.cpuregs.wdata_SB_LUT4_O_30_I2[2]
.sym 31933 soc.cpu.reg_pc[1]
.sym 31934 soc.cpu.instr_maskirq
.sym 31935 soc.cpu.reg_pc[7]
.sym 31936 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_17_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[2]
.sym 31937 soc.cpu.count_instr[50]
.sym 31939 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_O_1_I2[0]
.sym 31940 soc.cpu.count_instr[56]
.sym 31941 soc.cpu.cpuregs.wdata_SB_LUT4_O_1_I1[1]
.sym 31943 soc.cpu.latched_compr_SB_LUT4_I1_O[0]
.sym 31944 soc.cpu.count_cycle[27]
.sym 31946 soc.cpu.instr_rdcycleh
.sym 31947 soc.cpu.count_instr[24]
.sym 31948 soc.cpu.count_cycle[19]
.sym 31952 soc.cpu.latched_compr
.sym 31953 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_O_1_I2[2]
.sym 31954 soc.cpu.latched_branch_SB_LUT4_I2_I1[3]
.sym 31955 soc.cpu.instr_rdinstr
.sym 31956 soc.cpu.instr_retirq_SB_LUT4_I2_O[0]
.sym 31959 soc.cpu.cpuregs.wdata_SB_LUT4_O_1_I1[1]
.sym 31960 soc.cpu.latched_compr_SB_CARRY_I0_CO[6]
.sym 31961 soc.cpu.reg_pc[7]
.sym 31962 soc.cpu.latched_branch_SB_LUT4_I2_I1[3]
.sym 31965 soc.cpu.reg_pc[1]
.sym 31967 soc.cpu.latched_compr
.sym 31971 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_2_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2[2]
.sym 31972 soc.cpu.instr_maskirq
.sym 31973 soc.cpu.count_cycle[27]
.sym 31974 soc.cpu.instr_retirq_SB_LUT4_I2_O[0]
.sym 31977 soc.cpu.count_cycle[56]
.sym 31978 soc.cpu.instr_rdinstr
.sym 31979 soc.cpu.count_instr[24]
.sym 31980 soc.cpu.instr_rdcycleh
.sym 31983 soc.cpu.count_instr[50]
.sym 31984 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_O_1_I2[3]
.sym 31985 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_O_1_I2[0]
.sym 31986 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_17_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[2]
.sym 31989 soc.cpu.latched_branch_SB_LUT4_I2_I1[3]
.sym 31990 soc.cpu.cpuregs.wdata_SB_LUT4_O_30_I2[2]
.sym 31991 soc.cpu.latched_compr_SB_LUT4_I1_O[0]
.sym 31992 soc.cpu.cpuregs.wdata_SB_LUT4_O_30_I2[3]
.sym 31995 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_O_1_I2[0]
.sym 31996 soc.cpu.count_instr[56]
.sym 31997 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_O_1_I2[2]
.sym 31998 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_O_1_I2[3]
.sym 32001 soc.cpu.instr_retirq_SB_LUT4_I2_O[0]
.sym 32002 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_16_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 32003 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_O_1_I2[3]
.sym 32004 soc.cpu.count_cycle[19]
.sym 32008 soc.cpu.latched_compr_SB_LUT4_I1_O[7]
.sym 32009 soc.cpu.latched_compr_SB_CARRY_I0_CO[8]
.sym 32011 soc.cpu.latched_compr_SB_LUT4_I1_O[9]
.sym 32012 soc.cpu.latched_compr_SB_LUT4_I1_O[10]
.sym 32013 soc.cpu.latched_compr_SB_LUT4_I1_O[11]
.sym 32014 soc.cpu.latched_compr_SB_LUT4_I1_O[12]
.sym 32015 soc.cpu.latched_compr_SB_LUT4_I1_O[13]
.sym 32017 soc.cpu.reg_pc[2]
.sym 32018 soc.cpu.timer[28]
.sym 32020 soc.cpu.reg_pc[6]
.sym 32021 soc.cpu.latched_compr_SB_CARRY_I0_CO[6]
.sym 32022 soc.cpu.irq_delay_SB_LUT4_I2_O[1]
.sym 32023 soc.cpu.reg_pc[5]
.sym 32025 soc.cpu.cpu_state[3]
.sym 32026 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O[2]
.sym 32027 soc.cpu.cpuregs.regs.0.0.0_RADDR_1
.sym 32029 soc.cpu.cpuregs.wdata_SB_LUT4_O_20_I2[3]
.sym 32030 soc.cpu.instr_maskirq
.sym 32031 soc.cpu.latched_compr_SB_LUT4_I1_O[2]
.sym 32032 soc.cpu.instr_rdcycleh
.sym 32033 soc.cpu.cpuregs.regs.0.0.0_RDATA[2]
.sym 32034 soc.cpu.irq_mask_SB_DFFESS_Q_E
.sym 32035 soc.cpu.cpuregs_wrdata[6]
.sym 32036 soc.cpu.count_instr[31]
.sym 32037 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_17_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I2[2]
.sym 32038 $PACKER_VCC_NET
.sym 32039 soc.cpu.count_cycle[61]
.sym 32040 soc.cpu.count_instr[54]
.sym 32041 soc.cpu.instr_rdinstr
.sym 32042 soc.cpu.instr_rdinstr
.sym 32043 soc.cpu.count_instr[29]
.sym 32050 soc.cpu.cpuregs.wdata_SB_LUT4_O_21_I2[2]
.sym 32051 soc.cpu.cpuregs.wdata_SB_LUT4_O_21_I2[3]
.sym 32052 soc.cpu.cpuregs.regs.0.0.1_RDATA[2]
.sym 32055 soc.cpu.cpuregs.wdata_SB_LUT4_O_23_I2[2]
.sym 32057 soc.cpu.latched_branch_SB_LUT4_I2_I1[3]
.sym 32058 soc.cpu.cpuregs.regs.0.0.1_RDATA[3]
.sym 32059 soc.cpu.cpuregs_wrdata[6]
.sym 32061 soc.cpu.cpuregs.wdata_SB_LUT4_O_23_I2[3]
.sym 32063 soc.cpu.cpuregs.regs.0.0.0_RDATA_9[1]
.sym 32067 soc.cpu.cpuregs.regs.0.0.1_RDATA_10[0]
.sym 32068 soc.cpu.latched_compr
.sym 32069 soc.cpu.cpuregs.wdata_SB_LUT4_O_20_I2[3]
.sym 32071 soc.cpu.latched_compr_SB_LUT4_I1_O[12]
.sym 32073 soc.cpu.cpuregs.wdata_SB_LUT4_O_20_I2[2]
.sym 32074 soc.cpu.cpuregs.regs.0.0.1_RDATA_9[0]
.sym 32076 soc.cpu.latched_compr_SB_LUT4_I1_O[9]
.sym 32077 soc.cpu.cpuregs.regs.0.0.0_RDATA_10[0]
.sym 32078 soc.cpu.latched_compr_SB_LUT4_I1_O[11]
.sym 32079 soc.cpu.cpuregs_wrdata[5]
.sym 32082 soc.cpu.cpuregs.regs.0.0.1_RDATA_9[0]
.sym 32083 soc.cpu.cpuregs.regs.0.0.1_RDATA[2]
.sym 32084 soc.cpu.cpuregs.regs.0.0.1_RDATA[3]
.sym 32085 soc.cpu.cpuregs.regs.0.0.0_RDATA_9[1]
.sym 32088 soc.cpu.cpuregs.wdata_SB_LUT4_O_20_I2[2]
.sym 32089 soc.cpu.cpuregs.wdata_SB_LUT4_O_20_I2[3]
.sym 32090 soc.cpu.latched_branch_SB_LUT4_I2_I1[3]
.sym 32091 soc.cpu.latched_compr_SB_LUT4_I1_O[12]
.sym 32094 soc.cpu.cpuregs.regs.0.0.1_RDATA[3]
.sym 32095 soc.cpu.cpuregs.regs.0.0.0_RDATA_10[0]
.sym 32096 soc.cpu.cpuregs.regs.0.0.1_RDATA_10[0]
.sym 32097 soc.cpu.cpuregs.regs.0.0.1_RDATA[2]
.sym 32100 soc.cpu.latched_branch_SB_LUT4_I2_I1[3]
.sym 32101 soc.cpu.latched_compr_SB_LUT4_I1_O[9]
.sym 32102 soc.cpu.cpuregs.wdata_SB_LUT4_O_23_I2[3]
.sym 32103 soc.cpu.cpuregs.wdata_SB_LUT4_O_23_I2[2]
.sym 32107 soc.cpu.cpuregs_wrdata[5]
.sym 32114 soc.cpu.latched_compr
.sym 32119 soc.cpu.cpuregs_wrdata[6]
.sym 32124 soc.cpu.latched_branch_SB_LUT4_I2_I1[3]
.sym 32125 soc.cpu.latched_compr_SB_LUT4_I1_O[11]
.sym 32126 soc.cpu.cpuregs.wdata_SB_LUT4_O_21_I2[2]
.sym 32127 soc.cpu.cpuregs.wdata_SB_LUT4_O_21_I2[3]
.sym 32129 clk$SB_IO_IN_$glb_clk
.sym 32131 soc.cpu.latched_compr_SB_LUT4_I1_O[14]
.sym 32132 soc.cpu.latched_compr_SB_LUT4_I1_O[15]
.sym 32133 soc.cpu.latched_compr_SB_LUT4_I1_O[16]
.sym 32134 soc.cpu.latched_compr_SB_LUT4_I1_O[17]
.sym 32135 soc.cpu.latched_compr_SB_LUT4_I1_O[18]
.sym 32136 soc.cpu.latched_compr_SB_LUT4_I1_O[19]
.sym 32137 soc.cpu.latched_compr_SB_LUT4_I1_O[20]
.sym 32138 soc.cpu.latched_compr_SB_LUT4_I1_O[21]
.sym 32143 soc.cpu.latched_store_SB_LUT4_I1_O[0]
.sym 32144 soc.cpu.latched_store_SB_LUT4_I3_O[0]
.sym 32146 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[0]
.sym 32147 soc.cpu.cpuregs.wdata_SB_LUT4_O_21_I2[3]
.sym 32148 soc.cpu.cpuregs.regs.0.0.1_RDATA[2]
.sym 32149 soc.cpu.cpuregs.wdata_SB_LUT4_O_23_I2[3]
.sym 32150 soc.cpu.latched_store_SB_LUT4_I3_1_O[3]
.sym 32151 soc.cpu.cpu_state[3]
.sym 32153 soc.cpu.reg_pc[14]
.sym 32154 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[0]
.sym 32155 soc.cpu.cpu_state[4]
.sym 32156 soc.cpu.instr_timer_SB_LUT4_I3_O[3]
.sym 32157 soc.cpu.count_instr[61]
.sym 32158 soc.cpu.latched_compr_SB_LUT4_I1_O[19]
.sym 32159 soc.cpu.alu_out_q[23]
.sym 32160 soc.cpu.instr_timer_SB_LUT4_I3_O[3]
.sym 32161 soc.cpu.count_instr[63]
.sym 32162 soc.cpu.reg_pc[29]
.sym 32163 soc.cpu.count_cycle[29]
.sym 32164 soc.cpu.count_instr[60]
.sym 32165 soc.cpu.count_instr[28]
.sym 32166 soc.cpu.cpuregs.wen
.sym 32173 soc.cpu.reg_out[10]
.sym 32174 soc.cpu.instr_retirq_SB_LUT4_I2_O[0]
.sym 32176 soc.cpu.cpuregs.wdata_SB_LUT4_O_I1[1]
.sym 32177 soc.cpu.latched_branch_SB_LUT4_I2_I1[3]
.sym 32178 soc.cpu.latched_stalu
.sym 32179 soc.cpu.count_cycle[54]
.sym 32181 soc.cpu.latched_compr_SB_CARRY_I0_CO[8]
.sym 32182 soc.cpu.alu_out_q[12]
.sym 32183 soc.cpu.reg_out[12]
.sym 32184 soc.cpu.reg_pc[9]
.sym 32186 soc.cpu.latched_stalu
.sym 32187 soc.cpu.alu_out_q[10]
.sym 32188 soc.cpu.count_instr[22]
.sym 32192 soc.cpu.instr_rdcycleh
.sym 32193 soc.cpu.latched_store_SB_LUT4_I3_O[0]
.sym 32195 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_7_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2]
.sym 32196 soc.cpu.count_instr[31]
.sym 32199 soc.cpu.count_cycle[31]
.sym 32200 soc.cpu.latched_store_SB_LUT4_I3_1_O[3]
.sym 32201 soc.cpu.count_cycle[63]
.sym 32202 soc.cpu.instr_rdinstr
.sym 32203 soc.cpu.latched_store_SB_LUT4_I3_O[0]
.sym 32205 soc.cpu.latched_stalu
.sym 32206 soc.cpu.reg_out[10]
.sym 32207 soc.cpu.alu_out_q[10]
.sym 32208 soc.cpu.latched_store_SB_LUT4_I3_1_O[3]
.sym 32211 soc.cpu.alu_out_q[12]
.sym 32212 soc.cpu.reg_out[12]
.sym 32213 soc.cpu.latched_stalu
.sym 32214 soc.cpu.latched_store_SB_LUT4_I3_O[0]
.sym 32217 soc.cpu.instr_rdcycleh
.sym 32218 soc.cpu.count_cycle[54]
.sym 32219 soc.cpu.count_instr[22]
.sym 32220 soc.cpu.instr_rdinstr
.sym 32223 soc.cpu.alu_out_q[12]
.sym 32224 soc.cpu.latched_stalu
.sym 32225 soc.cpu.latched_store_SB_LUT4_I3_1_O[3]
.sym 32226 soc.cpu.reg_out[12]
.sym 32229 soc.cpu.latched_compr_SB_CARRY_I0_CO[8]
.sym 32230 soc.cpu.latched_branch_SB_LUT4_I2_I1[3]
.sym 32231 soc.cpu.cpuregs.wdata_SB_LUT4_O_I1[1]
.sym 32232 soc.cpu.reg_pc[9]
.sym 32236 soc.cpu.instr_retirq_SB_LUT4_I2_O[0]
.sym 32237 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_7_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2]
.sym 32238 soc.cpu.count_cycle[31]
.sym 32241 soc.cpu.latched_stalu
.sym 32242 soc.cpu.reg_out[10]
.sym 32243 soc.cpu.alu_out_q[10]
.sym 32244 soc.cpu.latched_store_SB_LUT4_I3_O[0]
.sym 32247 soc.cpu.count_instr[31]
.sym 32248 soc.cpu.count_cycle[63]
.sym 32249 soc.cpu.instr_rdinstr
.sym 32250 soc.cpu.instr_rdcycleh
.sym 32254 soc.cpu.latched_compr_SB_LUT4_I1_O[22]
.sym 32255 soc.cpu.latched_compr_SB_LUT4_I1_O[23]
.sym 32256 soc.cpu.latched_compr_SB_LUT4_I1_O[24]
.sym 32257 soc.cpu.latched_compr_SB_CARRY_I0_CO[25]
.sym 32259 soc.cpu.latched_compr_SB_LUT4_I1_O[26]
.sym 32260 soc.cpu.latched_compr_SB_LUT4_I1_O[27]
.sym 32261 soc.cpu.latched_compr_SB_LUT4_I1_O[28]
.sym 32263 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_22_I3[1]
.sym 32264 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_7_I1_SB_LUT4_O_I2[2]
.sym 32265 soc.cpu.timer[31]
.sym 32266 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[12]
.sym 32267 soc.cpu.latched_compr_SB_LUT4_I1_O[20]
.sym 32269 soc.cpu.instr_sh_SB_LUT4_I1_O[1]
.sym 32271 UART_RX_SB_LUT4_I1_I0[3]
.sym 32272 soc.cpu.cpuregs.wdata_SB_LUT4_O_I1[1]
.sym 32273 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_11_I1_SB_LUT4_O_1_I2[1]
.sym 32274 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_19_I3[2]
.sym 32275 UART_RX_SB_LUT4_I1_I0[3]
.sym 32276 $PACKER_VCC_NET
.sym 32278 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_10_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2[2]
.sym 32279 soc.cpu.latched_store_SB_LUT4_I3_O[0]
.sym 32280 soc.cpu.cpuregs_rs1[29]
.sym 32281 soc.cpu.reg_pc[25]
.sym 32282 soc.cpu.latched_compr_SB_LUT4_I1_O[29]
.sym 32283 soc.cpu.cpuregs.wdata_SB_LUT4_O_14_I2_SB_LUT4_O_I2[3]
.sym 32284 soc.cpu.irq_mask[9]
.sym 32285 soc.cpu.instr_timer_SB_LUT4_I3_O[0]
.sym 32286 soc.cpu.cpuregs_rs1[9]
.sym 32287 soc.cpu.reg_pc[30]
.sym 32288 soc.cpu.count_cycle[25]
.sym 32289 soc.cpu.cpuregs_rs1[17]
.sym 32295 soc.cpu.count_instr[17]
.sym 32297 soc.cpu.cpuregs_rs1[25]
.sym 32298 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[27]
.sym 32300 soc.cpu.cpuregs_rs1[21]
.sym 32302 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_O_1_I2[0]
.sym 32303 soc.cpu.count_cycle[60]
.sym 32304 soc.cpu.instr_rdcycleh
.sym 32305 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_14_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2]
.sym 32308 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_7_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 32309 soc.cpu.instr_timer_SB_LUT4_I3_O[0]
.sym 32310 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_O_1_I2[0]
.sym 32312 soc.cpu.count_instr[54]
.sym 32314 soc.cpu.instr_rdinstr
.sym 32315 soc.cpu.cpuregs_rs1[27]
.sym 32316 soc.cpu.count_cycle[49]
.sym 32317 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_O_1_I2[3]
.sym 32318 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[25]
.sym 32319 soc.cpu.cpuregs_rs1[28]
.sym 32320 soc.cpu.instr_timer_SB_LUT4_I3_O[3]
.sym 32321 soc.cpu.count_instr[63]
.sym 32322 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[21]
.sym 32324 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[28]
.sym 32325 soc.cpu.count_instr[28]
.sym 32326 soc.cpu.instr_rdinstr
.sym 32328 soc.cpu.instr_timer_SB_LUT4_I3_O[3]
.sym 32329 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[27]
.sym 32330 soc.cpu.cpuregs_rs1[27]
.sym 32331 soc.cpu.instr_timer_SB_LUT4_I3_O[0]
.sym 32334 soc.cpu.instr_timer_SB_LUT4_I3_O[0]
.sym 32335 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[28]
.sym 32336 soc.cpu.cpuregs_rs1[28]
.sym 32337 soc.cpu.instr_timer_SB_LUT4_I3_O[3]
.sym 32340 soc.cpu.instr_rdcycleh
.sym 32341 soc.cpu.instr_rdinstr
.sym 32342 soc.cpu.count_instr[17]
.sym 32343 soc.cpu.count_cycle[49]
.sym 32346 soc.cpu.count_instr[63]
.sym 32347 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_O_1_I2[3]
.sym 32348 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_O_1_I2[0]
.sym 32349 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_7_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 32352 soc.cpu.instr_timer_SB_LUT4_I3_O[3]
.sym 32353 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[25]
.sym 32354 soc.cpu.cpuregs_rs1[25]
.sym 32355 soc.cpu.instr_timer_SB_LUT4_I3_O[0]
.sym 32358 soc.cpu.cpuregs_rs1[21]
.sym 32359 soc.cpu.instr_timer_SB_LUT4_I3_O[3]
.sym 32360 soc.cpu.instr_timer_SB_LUT4_I3_O[0]
.sym 32361 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[21]
.sym 32364 soc.cpu.instr_rdcycleh
.sym 32365 soc.cpu.count_instr[28]
.sym 32366 soc.cpu.instr_rdinstr
.sym 32367 soc.cpu.count_cycle[60]
.sym 32370 soc.cpu.count_instr[54]
.sym 32371 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_O_1_I2[0]
.sym 32372 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_14_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2]
.sym 32375 clk$SB_IO_IN_$glb_clk
.sym 32376 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 32377 soc.cpu.latched_compr_SB_LUT4_I1_O[29]
.sym 32378 soc.cpu.latched_compr_SB_LUT4_I1_O[30]
.sym 32379 soc.cpu.timer[30]
.sym 32380 soc.cpu.instr_timer_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_3_I0[0]
.sym 32381 soc.cpu.cpuregs.wdata_SB_LUT4_O_I1_SB_LUT4_O_I2[3]
.sym 32382 soc.cpu.instr_timer_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_3_I0[3]
.sym 32383 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_18_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2[1]
.sym 32384 soc.cpu.timer[16]
.sym 32386 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_O_I1[23]
.sym 32389 soc.cpu.alu_out_q[27]
.sym 32390 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_10_I2_SB_LUT4_O_I2[1]
.sym 32392 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_16_I3[1]
.sym 32393 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[9]
.sym 32394 soc.cpu.cpu_state[3]
.sym 32395 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O[1]
.sym 32396 soc.cpu.compressed_instr
.sym 32397 soc.cpu.cpu_state_SB_DFF_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_1_I3[0]
.sym 32398 soc.cpu.decoded_rs1_SB_DFFE_Q_1_D[2]
.sym 32399 UART_RX_SB_LUT4_I1_I0[3]
.sym 32400 soc.cpu.reg_pc[27]
.sym 32402 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 32403 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_O_1_I2[3]
.sym 32404 soc.cpu.irq_mask[26]
.sym 32405 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3[2]
.sym 32406 soc.cpu.timer[25]
.sym 32407 soc.cpu.latched_compr_SB_LUT4_I1_O[26]
.sym 32408 soc.cpu.timer[21]
.sym 32409 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2[2]
.sym 32410 soc.cpu.count_instr[16]
.sym 32411 soc.cpu.cpuregs.wdata_SB_LUT4_O_4_I2_SB_LUT4_O_1_I2[1]
.sym 32412 soc.cpu.timer[22]
.sym 32418 soc.cpu.timer[27]
.sym 32419 soc.cpu.cpuregs_rs1[17]
.sym 32420 soc.cpu.instr_retirq_SB_LUT4_I2_O[0]
.sym 32421 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_O_1_I2[0]
.sym 32422 soc.cpu.timer[25]
.sym 32423 soc.cpu.timer[21]
.sym 32424 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_9_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2]
.sym 32425 soc.cpu.timer[24]
.sym 32426 soc.cpu.instr_timer_SB_LUT4_I3_O[3]
.sym 32428 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_18_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2]
.sym 32431 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 32432 soc.cpu.reg_pc[17]
.sym 32433 soc.cpu.count_cycle[17]
.sym 32434 soc.cpu.count_instr[60]
.sym 32436 soc.cpu.timer[22]
.sym 32437 soc.cpu.instr_timer_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_3_I0[0]
.sym 32438 soc.cpu.is_lui_auipc_jal
.sym 32439 soc.cpu.instr_timer_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_3_I0[3]
.sym 32440 soc.cpu.instr_timer_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_3_I0[1]
.sym 32441 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_10_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2[0]
.sym 32442 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_11_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2]
.sym 32443 soc.cpu.instr_timer_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_3_I0[2]
.sym 32444 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[31]
.sym 32445 soc.cpu.instr_timer_SB_LUT4_I3_O[0]
.sym 32446 soc.cpu.timer[23]
.sym 32447 soc.cpu.timer[20]
.sym 32448 soc.cpu.count_cycle[25]
.sym 32449 soc.cpu.cpuregs_rs1[31]
.sym 32451 soc.cpu.instr_retirq_SB_LUT4_I2_O[0]
.sym 32452 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_18_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2]
.sym 32453 soc.cpu.count_cycle[17]
.sym 32457 soc.cpu.timer[21]
.sym 32458 soc.cpu.timer[22]
.sym 32459 soc.cpu.timer[23]
.sym 32460 soc.cpu.timer[20]
.sym 32463 soc.cpu.instr_timer_SB_LUT4_I3_O[0]
.sym 32464 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[31]
.sym 32465 soc.cpu.cpuregs_rs1[31]
.sym 32466 soc.cpu.instr_timer_SB_LUT4_I3_O[3]
.sym 32470 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_9_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2]
.sym 32471 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_O_1_I2[0]
.sym 32472 soc.cpu.count_instr[60]
.sym 32475 soc.cpu.is_lui_auipc_jal
.sym 32476 soc.cpu.cpuregs_rs1[17]
.sym 32477 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 32478 soc.cpu.reg_pc[17]
.sym 32481 soc.cpu.instr_timer_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_3_I0[0]
.sym 32482 soc.cpu.instr_timer_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_3_I0[2]
.sym 32483 soc.cpu.instr_timer_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_3_I0[3]
.sym 32484 soc.cpu.instr_timer_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_3_I0[1]
.sym 32487 soc.cpu.timer[25]
.sym 32488 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_10_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2[0]
.sym 32489 soc.cpu.timer[27]
.sym 32490 soc.cpu.timer[24]
.sym 32493 soc.cpu.count_cycle[25]
.sym 32495 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_11_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2]
.sym 32496 soc.cpu.instr_retirq_SB_LUT4_I2_O[0]
.sym 32498 clk$SB_IO_IN_$glb_clk
.sym 32499 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 32500 soc.cpu.cpuregs.wdata_SB_LUT4_O_4_I2_SB_LUT4_O_1_I2[3]
.sym 32501 soc.cpu.cpuregs.wdata_SB_LUT4_O_4_I2_SB_LUT4_O_1_I2[2]
.sym 32502 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_11_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2[2]
.sym 32503 soc.cpu.cpuregs.wdata_SB_LUT4_O_14_I2[3]
.sym 32504 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_O_I0[1]
.sym 32505 soc.cpu.cpuregs_wrdata[19]
.sym 32506 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_18_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2[3]
.sym 32507 soc.cpu.cpuregs.wdata_SB_LUT4_O_14_I2[2]
.sym 32513 flash_io0_oe_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_LUT4_O_I2[0]
.sym 32514 soc.cpu.cpu_state_SB_DFF_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_1_I3[0]
.sym 32515 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_O_1_I2[0]
.sym 32516 soc.cpu.cpu_state_SB_DFF_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_1_I3[0]
.sym 32517 soc.cpu.decoded_imm[21]
.sym 32518 soc.cpu.irq_delay_SB_LUT4_I2_O[1]
.sym 32520 soc.cpu.reg_pc[17]
.sym 32521 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[17]
.sym 32522 soc.cpu.reg_pc[31]
.sym 32523 soc.cpu.decoded_imm[17]
.sym 32524 soc.cpu.instr_rdcycleh
.sym 32525 soc.cpu.cpuregs.regs.0.0.0_RDATA[2]
.sym 32526 soc.cpu.irq_mask_SB_DFFESS_Q_E
.sym 32527 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_9_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 32529 soc.cpu.count_cycle[61]
.sym 32530 soc.cpu.reg_pc[26]
.sym 32531 soc.cpu.irq_mask_SB_DFFESS_Q_E
.sym 32533 soc.cpu.instr_rdinstr
.sym 32534 soc.cpu.timer[16]
.sym 32535 soc.cpu.count_instr[29]
.sym 32541 soc.cpu.alu_out_SB_LUT4_O_10_I2_SB_LUT4_O_I3[1]
.sym 32543 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_O_I1[21]
.sym 32544 soc.cpu.cpuregs_rs1[20]
.sym 32546 soc.cpu.irq_mask[20]
.sym 32547 soc.cpu.instr_retirq
.sym 32548 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_O_1_I2[3]
.sym 32549 soc.cpu.timer[20]
.sym 32550 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_3_I2_SB_LUT4_O_I0[1]
.sym 32551 soc.cpu.cpu_state[3]
.sym 32552 soc.cpu.irq_mask_SB_DFFESS_Q_E
.sym 32553 soc.cpu.cpu_state[4]
.sym 32554 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_15_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2[3]
.sym 32555 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_14_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 32556 soc.cpu.count_cycle[22]
.sym 32557 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_3_I2_SB_LUT4_O_I0[3]
.sym 32558 soc.cpu.cpuregs_rs1[9]
.sym 32559 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 32560 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_3_I2_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 32562 soc.cpu.cpuregs_rs1[21]
.sym 32563 soc.cpu.instr_maskirq
.sym 32564 soc.cpu.cpu_state[2]
.sym 32565 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_15_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 32567 soc.cpu.instr_rdinstr
.sym 32568 soc.cpu.instr_retirq_SB_LUT4_I2_O[0]
.sym 32569 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_3_I2_SB_LUT4_O_I0[0]
.sym 32570 soc.cpu.count_instr[16]
.sym 32572 soc.cpu.instr_timer
.sym 32574 soc.cpu.alu_out_SB_LUT4_O_10_I2_SB_LUT4_O_I3[1]
.sym 32575 soc.cpu.cpu_state[3]
.sym 32576 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_O_I1[21]
.sym 32577 soc.cpu.cpu_state[4]
.sym 32580 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_O_1_I2[3]
.sym 32581 soc.cpu.instr_retirq_SB_LUT4_I2_O[0]
.sym 32582 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_14_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 32583 soc.cpu.count_cycle[22]
.sym 32586 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_15_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2[3]
.sym 32587 soc.cpu.cpuregs_rs1[20]
.sym 32588 soc.cpu.instr_retirq
.sym 32589 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_15_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 32594 soc.cpu.cpuregs_rs1[9]
.sym 32598 soc.cpu.instr_timer
.sym 32599 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_3_I2_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 32600 soc.cpu.instr_retirq
.sym 32601 soc.cpu.cpuregs_rs1[21]
.sym 32604 soc.cpu.irq_mask[20]
.sym 32605 soc.cpu.instr_maskirq
.sym 32606 soc.cpu.timer[20]
.sym 32607 soc.cpu.instr_timer
.sym 32610 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_3_I2_SB_LUT4_O_I0[1]
.sym 32611 soc.cpu.cpu_state[2]
.sym 32612 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_3_I2_SB_LUT4_O_I0[3]
.sym 32613 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_3_I2_SB_LUT4_O_I0[0]
.sym 32616 soc.cpu.instr_rdinstr
.sym 32617 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 32618 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_O_1_I2[3]
.sym 32619 soc.cpu.count_instr[16]
.sym 32620 soc.cpu.irq_mask_SB_DFFESS_Q_E
.sym 32621 clk$SB_IO_IN_$glb_clk
.sym 32622 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 32623 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2[3]
.sym 32624 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I1_SB_LUT4_O_1_I2[2]
.sym 32625 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_18_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 32626 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_11_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2[3]
.sym 32627 soc.cpu.irq_mask[22]
.sym 32628 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_8_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2]
.sym 32629 soc.cpu.cpuregs.wdata_SB_LUT4_O_26_I2_SB_LUT4_O_I2[2]
.sym 32630 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_11_I1_SB_LUT4_O_1_I2[2]
.sym 32635 soc.cpu.irq_pending[9]
.sym 32636 soc.cpu.latched_store_SB_LUT4_I3_O[0]
.sym 32637 soc.cpu.cpu_state[3]
.sym 32638 soc.cpu.instr_sll_SB_LUT4_I1_O_SB_LUT4_I0_O[1]
.sym 32640 soc.cpu.latched_store_SB_LUT4_I3_1_O[3]
.sym 32641 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_15_I1_SB_LUT4_O_I2[1]
.sym 32642 soc.cpu.decoder_pseudo_trigger_SB_LUT4_I2_O[0]
.sym 32643 soc.cpu.pcpi_rs1[30]
.sym 32644 UART_RX_SB_LUT4_I1_I0[3]
.sym 32645 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[18]
.sym 32646 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[16]
.sym 32647 soc.cpu.alu_out_q[23]
.sym 32648 soc.cpu.pcpi_rs1[27]
.sym 32649 soc.cpu.irq_pending[20]
.sym 32650 soc.cpu.irq_mask_SB_DFFESS_Q_E
.sym 32651 soc.cpu.irq_pending[21]
.sym 32652 soc.cpu.cpu_state[2]
.sym 32653 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_O_1_I2[0]
.sym 32654 soc.cpu.count_instr[61]
.sym 32655 soc.cpu.count_cycle[29]
.sym 32656 soc.cpu.latched_branch_SB_LUT4_I2_I1[3]
.sym 32657 soc.cpu.cpuregs_rs1[16]
.sym 32658 soc.cpu.latched_compr_SB_LUT4_I1_O[19]
.sym 32665 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_14_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2[2]
.sym 32666 soc.cpu.latched_stalu
.sym 32667 soc.cpu.instr_retirq
.sym 32668 soc.cpu.cpu_state[2]
.sym 32670 soc.cpu.count_cycle[30]
.sym 32672 soc.cpu.alu_out_q[21]
.sym 32673 soc.cpu.irq_mask[21]
.sym 32674 soc.cpu.cpuregs.wdata_SB_LUT4_O_12_I2[3]
.sym 32675 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_14_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2[3]
.sym 32676 soc.cpu.timer[22]
.sym 32677 soc.cpu.instr_retirq_SB_LUT4_I2_O[0]
.sym 32678 soc.cpu.timer[21]
.sym 32679 soc.cpu.latched_compr_SB_LUT4_I1_O[20]
.sym 32680 soc.cpu.latched_branch_SB_LUT4_I2_I1[3]
.sym 32681 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2[2]
.sym 32682 soc.cpu.instr_timer
.sym 32683 soc.cpu.instr_maskirq
.sym 32684 soc.cpu.irq_mask[22]
.sym 32685 soc.cpu.latched_store_SB_LUT4_I3_O[0]
.sym 32687 soc.cpu.cpuregs_rs1[22]
.sym 32688 soc.cpu.cpuregs_rs1[20]
.sym 32689 soc.cpu.reg_out[21]
.sym 32690 soc.cpu.instr_timer
.sym 32691 soc.cpu.irq_mask_SB_DFFESS_Q_E
.sym 32692 soc.cpu.cpuregs.wdata_SB_LUT4_O_12_I2[2]
.sym 32695 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_14_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 32697 soc.cpu.count_cycle[30]
.sym 32698 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2[2]
.sym 32699 soc.cpu.instr_retirq_SB_LUT4_I2_O[0]
.sym 32700 soc.cpu.instr_maskirq
.sym 32703 soc.cpu.timer[21]
.sym 32704 soc.cpu.irq_mask[21]
.sym 32705 soc.cpu.instr_maskirq
.sym 32706 soc.cpu.instr_timer
.sym 32709 soc.cpu.cpu_state[2]
.sym 32710 soc.cpu.instr_retirq
.sym 32711 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_14_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 32712 soc.cpu.cpuregs_rs1[22]
.sym 32715 soc.cpu.instr_timer
.sym 32717 soc.cpu.timer[22]
.sym 32721 soc.cpu.latched_stalu
.sym 32722 soc.cpu.latched_store_SB_LUT4_I3_O[0]
.sym 32723 soc.cpu.reg_out[21]
.sym 32724 soc.cpu.alu_out_q[21]
.sym 32727 soc.cpu.cpuregs_rs1[20]
.sym 32733 soc.cpu.latched_branch_SB_LUT4_I2_I1[3]
.sym 32734 soc.cpu.cpuregs.wdata_SB_LUT4_O_12_I2[2]
.sym 32735 soc.cpu.latched_compr_SB_LUT4_I1_O[20]
.sym 32736 soc.cpu.cpuregs.wdata_SB_LUT4_O_12_I2[3]
.sym 32739 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_14_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2[2]
.sym 32740 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_14_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2[3]
.sym 32741 soc.cpu.instr_maskirq
.sym 32742 soc.cpu.irq_mask[22]
.sym 32743 soc.cpu.irq_mask_SB_DFFESS_Q_E
.sym 32744 clk$SB_IO_IN_$glb_clk
.sym 32745 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 32746 soc.cpu.irq_pending[21]
.sym 32747 soc.cpu.cpuregs.wdata_SB_LUT4_O_13_I2[1]
.sym 32748 soc.cpu.cpuregs.wdata_SB_LUT4_O_13_I2_SB_LUT4_O_I3[3]
.sym 32749 soc.cpu.cpuregs_wrdata[20]
.sym 32750 soc.cpu.cpuregs.wdata_SB_LUT4_O_13_I2[0]
.sym 32751 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_8_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2[3]
.sym 32752 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_8_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 32753 soc.cpu.irq_pending[20]
.sym 32754 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_10_I3[1]
.sym 32759 $PACKER_VCC_NET
.sym 32760 soc.cpu.cpuregs.wdata_SB_LUT4_O_12_I2[3]
.sym 32761 soc.cpu.alu_out_q[17]
.sym 32762 soc.cpu.instr_sh_SB_LUT4_I1_O[1]
.sym 32763 soc.cpu.instr_retirq
.sym 32764 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_14_I1_SB_LUT4_O_I2[2]
.sym 32765 soc.cpu.cpu_state[4]
.sym 32766 $PACKER_VCC_NET
.sym 32767 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1[0]
.sym 32768 soc.cpu.cpu_state[4]
.sym 32770 soc.cpu.cpuregs.wdata_SB_LUT4_O_4_I2_SB_LUT4_O_1_I2[0]
.sym 32771 soc.cpu.latched_store_SB_LUT4_I3_O[0]
.sym 32772 soc.cpu.cpuregs_rs1[25]
.sym 32774 soc.cpu.cpuregs_rs1[17]
.sym 32775 display.refresh_tick
.sym 32776 soc.cpu.cpuregs_rs1[29]
.sym 32777 soc.cpu.latched_store_SB_LUT4_I3_O[0]
.sym 32778 soc.cpu.cpuregs.regs.1.0.0_RDATA_3[1]
.sym 32779 soc.cpu.latched_compr_SB_LUT4_I1_O[29]
.sym 32787 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 32788 soc.cpu.instr_timer
.sym 32789 soc.cpu.cpuregs.regs.1.0.0_RDATA_3[1]
.sym 32790 soc.cpu.cpuregs_rs1[21]
.sym 32791 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_2_I2_SB_LUT4_O_I0[0]
.sym 32792 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_2_I2_SB_LUT4_O_I0[3]
.sym 32793 soc.cpu.instr_maskirq
.sym 32794 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_2_I2_SB_LUT4_O_I0[1]
.sym 32795 soc.cpu.cpuregs.regs.0.0.0_RDATA[2]
.sym 32796 soc.cpu.cpuregs.regs.0.0.0_RDATA[3]
.sym 32797 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_9_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 32798 soc.cpu.irq_mask_SB_DFFESS_Q_E
.sym 32799 soc.cpu.instr_retirq
.sym 32800 soc.cpu.instr_retirq_SB_LUT4_I2_O[0]
.sym 32802 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_10_I2_SB_LUT4_O_I2[1]
.sym 32803 soc.cpu.instr_retirq
.sym 32805 soc.cpu.do_waitirq_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I2[1]
.sym 32806 soc.cpu.cpuregs.regs.1.0.0_RDATA_3[0]
.sym 32807 soc.cpu.count_cycle[28]
.sym 32808 soc.cpu.pcpi_rs1[27]
.sym 32809 soc.cpu.irq_mask[27]
.sym 32810 soc.cpu.cpu_state[4]
.sym 32811 soc.cpu.timer[27]
.sym 32812 soc.cpu.cpu_state[2]
.sym 32813 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_O_1_I2[3]
.sym 32816 soc.cpu.cpuregs_rs1[27]
.sym 32817 soc.cpu.cpuregs_rs1[30]
.sym 32818 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_2_I2_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 32820 soc.cpu.cpu_state[2]
.sym 32821 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_2_I2_SB_LUT4_O_I0[3]
.sym 32822 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_2_I2_SB_LUT4_O_I0[0]
.sym 32823 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_2_I2_SB_LUT4_O_I0[1]
.sym 32826 soc.cpu.cpuregs_rs1[21]
.sym 32832 soc.cpu.cpuregs.regs.1.0.0_RDATA_3[1]
.sym 32833 soc.cpu.cpuregs.regs.1.0.0_RDATA_3[0]
.sym 32834 soc.cpu.cpuregs.regs.0.0.0_RDATA[3]
.sym 32835 soc.cpu.cpuregs.regs.0.0.0_RDATA[2]
.sym 32838 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_O_1_I2[3]
.sym 32839 soc.cpu.instr_retirq_SB_LUT4_I2_O[0]
.sym 32840 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_9_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 32841 soc.cpu.count_cycle[28]
.sym 32844 soc.cpu.cpuregs_rs1[27]
.sym 32845 soc.cpu.instr_timer
.sym 32846 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_2_I2_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 32847 soc.cpu.instr_retirq
.sym 32850 soc.cpu.pcpi_rs1[27]
.sym 32851 soc.cpu.do_waitirq_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I2[1]
.sym 32852 soc.cpu.cpu_state[4]
.sym 32853 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_10_I2_SB_LUT4_O_I2[1]
.sym 32856 soc.cpu.instr_retirq
.sym 32857 soc.cpu.instr_timer
.sym 32858 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 32859 soc.cpu.cpuregs_rs1[30]
.sym 32862 soc.cpu.timer[27]
.sym 32863 soc.cpu.irq_mask[27]
.sym 32864 soc.cpu.instr_timer
.sym 32865 soc.cpu.instr_maskirq
.sym 32866 soc.cpu.irq_mask_SB_DFFESS_Q_E
.sym 32867 clk$SB_IO_IN_$glb_clk
.sym 32868 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 32869 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_8_I3[2]
.sym 32870 soc.cpu.cpuregs.wdata_SB_LUT4_O_10_I2[2]
.sym 32871 soc.cpu.irq_mask[16]
.sym 32872 soc.cpu.irq_mask[30]
.sym 32873 soc.cpu.cpuregs_wrdata[23]
.sym 32874 COMM[3]$SB_IO_OUT
.sym 32875 soc.cpu.cpuregs.wdata_SB_LUT4_O_4_I2_SB_LUT4_O_1_I2[0]
.sym 32876 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_8_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 32878 soc.cpu.cpuregs.regs.0.0.0_RDATA[3]
.sym 32881 soc.cpu.instr_waitirq
.sym 32882 $PACKER_VCC_NET
.sym 32883 soc.cpu.instr_rdinstr
.sym 32884 soc.cpu.reg_pc[27]
.sym 32885 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I2_SB_LUT4_O_I2[0]
.sym 32886 soc.cpu.cpuregs.regs.0.0.0_RDATA[3]
.sym 32887 soc.cpu.cpu_state[3]
.sym 32889 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 32890 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_10_I2_SB_LUT4_O_I2[1]
.sym 32891 soc.cpu.instr_waitirq_SB_LUT4_I2_O[3]
.sym 32892 soc.cpu.pcpi_rs1[29]
.sym 32893 soc.cpu.latched_compr_SB_LUT4_I1_O[26]
.sym 32894 soc.cpu.cpuregs_wrdata[23]
.sym 32895 soc.cpu.irq_mask[27]
.sym 32898 soc.cpu.instr_retirq
.sym 32899 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_O_1_I2[3]
.sym 32900 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3[1]
.sym 32901 soc.cpu.irq_mask[28]
.sym 32902 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 32903 soc.cpu.cpuregs_wrdata[17]
.sym 32910 soc.cpu.cpuregs_rs1[28]
.sym 32911 COMM[0]$SB_IO_OUT
.sym 32912 soc.cpu.irq_mask[28]
.sym 32913 soc.cpu.instr_maskirq
.sym 32914 soc.cpu.instr_retirq
.sym 32915 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_9_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 32916 COMM[1]$SB_IO_OUT
.sym 32917 display.refresh_tick_SB_DFFSR_C_Q[2]
.sym 32919 display.refresh_tick_SB_DFFSR_C_Q[3]
.sym 32920 soc.cpu.decoded_rs2_SB_DFFE_Q_2_D[1]
.sym 32921 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_9_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2[2]
.sym 32922 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_7_I1_SB_LUT4_O_I2[3]
.sym 32923 soc.cpu.instr_timer
.sym 32924 soc.cpu.cpuregs_raddr2[2]
.sym 32926 soc.cpu.cpuregs_rs1[31]
.sym 32927 soc.cpu.timer[28]
.sym 32931 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_7_I1_SB_LUT4_O_I2[2]
.sym 32934 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_9_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2[3]
.sym 32935 display.refresh_tick
.sym 32936 soc.cpu.cpu_state[2]
.sym 32937 soc.cpu.decoded_rs1_SB_DFFE_Q_1_D[2]
.sym 32939 COMM[3]$SB_IO_OUT
.sym 32945 soc.cpu.instr_timer
.sym 32946 soc.cpu.timer[28]
.sym 32950 COMM[1]$SB_IO_OUT
.sym 32956 soc.cpu.cpuregs_raddr2[2]
.sym 32957 soc.cpu.decoded_rs1_SB_DFFE_Q_1_D[2]
.sym 32958 soc.cpu.decoded_rs2_SB_DFFE_Q_2_D[1]
.sym 32961 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_7_I1_SB_LUT4_O_I2[3]
.sym 32962 soc.cpu.instr_retirq
.sym 32963 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_7_I1_SB_LUT4_O_I2[2]
.sym 32964 soc.cpu.cpuregs_rs1[31]
.sym 32967 soc.cpu.cpuregs_rs1[28]
.sym 32968 soc.cpu.cpu_state[2]
.sym 32969 soc.cpu.instr_retirq
.sym 32970 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_9_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 32973 soc.cpu.instr_maskirq
.sym 32974 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_9_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2[2]
.sym 32975 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_9_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2[3]
.sym 32976 soc.cpu.irq_mask[28]
.sym 32980 display.refresh_tick_SB_DFFSR_C_Q[2]
.sym 32981 display.refresh_tick_SB_DFFSR_C_Q[3]
.sym 32985 COMM[0]$SB_IO_OUT
.sym 32990 display.refresh_tick
.sym 32991 COMM[3]$SB_IO_OUT
.sym 32992 soc.cpu.irq_mask[17]
.sym 32993 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_18_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2[2]
.sym 32994 soc.cpu.cpuregs_wrdata[30]
.sym 32995 soc.cpu.cpuregs_wrdata[17]
.sym 32996 soc.cpu.irq_mask[25]
.sym 32997 soc.cpu.cpuregs.wdata_SB_LUT4_O_4_I2[3]
.sym 32998 soc.cpu.cpuregs_wrdata[29]
.sym 32999 soc.cpu.cpuregs.wdata_SB_LUT4_O_16_I2[0]
.sym 33005 soc.cpu.reg_out[23]
.sym 33006 soc.cpu.decoded_imm[25]
.sym 33007 soc.cpu.instr_maskirq
.sym 33008 soc.cpu.decoded_imm[13]
.sym 33009 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[1]
.sym 33010 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_7_I1_SB_LUT4_O_I2[3]
.sym 33011 soc.cpu.instr_timer
.sym 33012 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_7_I1[0]
.sym 33013 soc.cpu.alu_out_q[26]
.sym 33014 soc.cpu.cpuregs.regs.0.0.0_RADDR_1
.sym 33015 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_O_1_I2[0]
.sym 33016 soc.cpu.instr_rdcycleh
.sym 33017 soc.cpu.instr_rdinstr
.sym 33018 soc.cpu.cpuregs_wrdata[22]
.sym 33021 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_9_I2_SB_LUT4_O_I2[2]
.sym 33022 display.second_timer_state_SB_LUT4_O_9_I3_SB_LUT4_I2_O_SB_LUT4_I1_O
.sym 33023 soc.cpu.irq_mask_SB_DFFESS_Q_E
.sym 33024 soc.cpu.cpuregs_wrdata[28]
.sym 33025 COMM[1]$SB_IO_OUT
.sym 33026 soc.cpu.reg_pc[26]
.sym 33027 display.refresh_tick_SB_DFFSR_C_Q[2]
.sym 33036 soc.cpu.cpuregs_wrdata[22]
.sym 33037 soc.cpu.cpuregs_wrdata[23]
.sym 33038 soc.cpu.cpuregs.regs.0.0.1_RDATA[3]
.sym 33040 display.refresh_tick_SB_DFFSR_C_Q[2]
.sym 33042 display.refresh_tick_SB_DFFSR_C_Q[3]
.sym 33044 soc.cpu.cpuregs.regs.1.0.1_RDATA_3[0]
.sym 33045 soc.cpu.cpuregs.regs.1.0.0_RDATA_3[1]
.sym 33047 soc.cpu.cpuregs.regs.1.0.0_RDATA_8[1]
.sym 33048 soc.cpu.cpuregs.regs.0.0.1_RDATA[2]
.sym 33049 soc.cpu.cpuregs.regs.1.0.1_RDATA_8[0]
.sym 33051 soc.cpu.cpuregs_wrdata[28]
.sym 33052 soc.cpu.cpuregs.regs.1.0.0_RDATA_14[1]
.sym 33055 soc.cpu.cpuregs.regs.1.0.1_RDATA_14[0]
.sym 33060 soc.cpu.cpuregs_wrdata[17]
.sym 33066 soc.cpu.cpuregs.regs.0.0.1_RDATA[2]
.sym 33067 soc.cpu.cpuregs.regs.1.0.0_RDATA_3[1]
.sym 33068 soc.cpu.cpuregs.regs.1.0.1_RDATA_3[0]
.sym 33069 soc.cpu.cpuregs.regs.0.0.1_RDATA[3]
.sym 33074 display.refresh_tick_SB_DFFSR_C_Q[2]
.sym 33075 display.refresh_tick_SB_DFFSR_C_Q[3]
.sym 33078 soc.cpu.cpuregs.regs.0.0.1_RDATA[2]
.sym 33079 soc.cpu.cpuregs.regs.0.0.1_RDATA[3]
.sym 33080 soc.cpu.cpuregs.regs.1.0.1_RDATA_14[0]
.sym 33081 soc.cpu.cpuregs.regs.1.0.0_RDATA_14[1]
.sym 33087 soc.cpu.cpuregs_wrdata[17]
.sym 33090 soc.cpu.cpuregs_wrdata[28]
.sym 33096 soc.cpu.cpuregs_wrdata[22]
.sym 33104 soc.cpu.cpuregs_wrdata[23]
.sym 33108 soc.cpu.cpuregs.regs.1.0.0_RDATA_8[1]
.sym 33109 soc.cpu.cpuregs.regs.1.0.1_RDATA_8[0]
.sym 33110 soc.cpu.cpuregs.regs.0.0.1_RDATA[3]
.sym 33111 soc.cpu.cpuregs.regs.0.0.1_RDATA[2]
.sym 33113 clk$SB_IO_IN_$glb_clk
.sym 33115 COLHI_SB_LUT4_O_I2
.sym 33116 gpio_in[0]
.sym 33117 soc.cpu.cpuregs_wrdata[28]
.sym 33118 soc.cpu.cpuregs.wdata_SB_LUT4_O_6_I2[3]
.sym 33119 COLHI$SB_IO_OUT
.sym 33120 soc.cpu.cpuregs_wrdata[25]
.sym 33121 soc.cpu.cpuregs.wdata_SB_LUT4_O_9_I2[1]
.sym 33122 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_8_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2[2]
.sym 33127 soc.cpu.cpuregs.regs.0.0.1_RDATA[3]
.sym 33128 soc.cpu.reg_out[27]
.sym 33129 soc.cpu.decoder_pseudo_trigger_SB_LUT4_I2_O[0]
.sym 33130 soc.cpu.cpuregs_raddr2[2]
.sym 33131 COMM[0]$SB_IO_OUT
.sym 33133 soc.cpu.irq_mask[29]
.sym 33134 soc.cpu.decoded_rs2_SB_DFFE_Q_2_D[1]
.sym 33135 soc.cpu.cpuregs_rs1[25]
.sym 33136 soc.cpu.cpuregs.wdata_SB_LUT4_O_4_I2[2]
.sym 33137 soc.cpu.cpuregs.wdata_SB_LUT4_O_5_I2[2]
.sym 33138 soc.cpu.cpuregs_wrdata[30]
.sym 33141 soc.cpu.cpuregs_wrdata[17]
.sym 33146 soc.cpu.alu_out_q[26]
.sym 33148 soc.cpu.latched_branch_SB_LUT4_I2_I1[3]
.sym 33156 soc.cpu.cpuregs.wdata_SB_LUT4_O_7_I2[3]
.sym 33159 soc.cpu.latched_branch_SB_LUT4_I2_I1[3]
.sym 33160 soc.cpu.alu_out_q[27]
.sym 33161 soc.cpu.cpuregs_rs1[29]
.sym 33164 soc.cpu.cpuregs_rs1[28]
.sym 33165 soc.cpu.latched_compr_SB_LUT4_I1_O[26]
.sym 33167 soc.cpu.instr_timer
.sym 33169 soc.cpu.cpuregs_rs1[27]
.sym 33171 soc.cpu.cpuregs_rs1[23]
.sym 33172 soc.cpu.timer[31]
.sym 33174 soc.cpu.cpuregs_rs1[31]
.sym 33175 soc.cpu.irq_mask[31]
.sym 33176 soc.cpu.latched_stalu
.sym 33177 soc.cpu.latched_store_SB_LUT4_I3_O[0]
.sym 33180 soc.cpu.cpuregs.wdata_SB_LUT4_O_7_I2[2]
.sym 33182 soc.cpu.instr_maskirq
.sym 33183 soc.cpu.irq_mask_SB_DFFESS_Q_E
.sym 33184 soc.cpu.reg_out[27]
.sym 33189 soc.cpu.latched_stalu
.sym 33190 soc.cpu.latched_store_SB_LUT4_I3_O[0]
.sym 33191 soc.cpu.alu_out_q[27]
.sym 33192 soc.cpu.reg_out[27]
.sym 33198 soc.cpu.cpuregs_rs1[27]
.sym 33203 soc.cpu.cpuregs_rs1[23]
.sym 33208 soc.cpu.cpuregs_rs1[31]
.sym 33216 soc.cpu.cpuregs_rs1[28]
.sym 33219 soc.cpu.cpuregs.wdata_SB_LUT4_O_7_I2[2]
.sym 33220 soc.cpu.cpuregs.wdata_SB_LUT4_O_7_I2[3]
.sym 33221 soc.cpu.latched_branch_SB_LUT4_I2_I1[3]
.sym 33222 soc.cpu.latched_compr_SB_LUT4_I1_O[26]
.sym 33225 soc.cpu.instr_timer
.sym 33226 soc.cpu.irq_mask[31]
.sym 33227 soc.cpu.timer[31]
.sym 33228 soc.cpu.instr_maskirq
.sym 33233 soc.cpu.cpuregs_rs1[29]
.sym 33235 soc.cpu.irq_mask_SB_DFFESS_Q_E
.sym 33236 clk$SB_IO_IN_$glb_clk
.sym 33237 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 33238 soc.cpu.irq_pending[26]
.sym 33239 soc.cpu.latched_store_SB_LUT4_I3_O_SB_LUT4_I3_O[2]
.sym 33240 soc.cpu.cpuregs_wrdata[24]
.sym 33241 soc.cpu.cpuregs.wdata_SB_LUT4_O_6_I2_SB_LUT4_O_I2[1]
.sym 33242 soc.cpu.latched_store_SB_LUT4_I3_O_SB_LUT4_I3_O[3]
.sym 33243 soc.cpu.irq_pending[28]
.sym 33244 soc.cpu.cpuregs.wdata_SB_LUT4_O_I0[1]
.sym 33245 soc.cpu.cpuregs_wrdata[26]
.sym 33250 soc.cpu.instr_retirq
.sym 33253 soc.cpu.irq_mask[18]
.sym 33254 soc.cpu.cpuregs.regs.0.0.1_RDATA[2]
.sym 33255 soc.cpu.instr_timer
.sym 33256 soc.cpu.irq_mask[23]
.sym 33259 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_O_1_I2[3]
.sym 33260 soc.cpu.irq_pending[18]
.sym 33261 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[23]
.sym 33263 soc.cpu.latched_store_SB_LUT4_I3_O[0]
.sym 33264 soc.cpu.latched_store_SB_LUT4_I3_O[0]
.sym 33269 soc.cpu.cpuregs_wrdata[26]
.sym 33271 display.refresh_tick
.sym 33272 soc.cpu.do_waitirq_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I2[1]
.sym 33279 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 33280 soc.cpu.irq_mask[27]
.sym 33281 soc.cpu.cpuregs.wdata_SB_LUT4_O_7_I2_SB_LUT4_O_I3[2]
.sym 33288 soc.cpu.do_waitirq_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I2[1]
.sym 33290 soc.cpu.instr_retirq_SB_LUT4_I2_O[0]
.sym 33293 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_4_I3[1]
.sym 33297 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 33305 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_O_1_I2[3]
.sym 33307 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[0]
.sym 33312 soc.cpu.cpuregs.wdata_SB_LUT4_O_7_I2_SB_LUT4_O_I3[2]
.sym 33313 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[0]
.sym 33315 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_4_I3[1]
.sym 33320 soc.cpu.irq_mask[27]
.sym 33321 soc.cpu.do_waitirq_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I2[1]
.sym 33324 soc.cpu.do_waitirq_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I2[1]
.sym 33325 soc.cpu.irq_mask[27]
.sym 33326 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 33354 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_O_1_I2[3]
.sym 33355 soc.cpu.instr_retirq_SB_LUT4_I2_O[0]
.sym 33358 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 33359 clk$SB_IO_IN_$glb_clk
.sym 33360 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 33363 SEG[0]$SB_IO_OUT
.sym 33365 SEG[5]$SB_IO_OUT
.sym 33374 soc.cpu.is_lb_lh_lw_lbu_lhu
.sym 33375 soc.cpu.cpuregs_waddr[3]
.sym 33376 soc.cpu.irq_mask[31]
.sym 33377 soc.cpu.do_waitirq_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I2[1]
.sym 33378 soc.cpu.instr_retirq_SB_LUT4_I2_O[0]
.sym 33380 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[3]
.sym 33381 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_4_I3[1]
.sym 33382 soc.cpu.irq_mask[27]
.sym 33383 soc.cpu.instr_waitirq_SB_LUT4_I2_O[3]
.sym 33384 soc.cpu.cpuregs_wrdata[24]
.sym 33386 display.refresh_tick_SB_DFFSR_C_Q_SB_LUT4_I2_O[2]
.sym 33390 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 33392 display.refresh_tick_SB_DFFSR_C_Q_SB_LUT4_I2_O[2]
.sym 33394 soc.cpu.irq_mask[26]
.sym 33396 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3[1]
.sym 33410 display.refresh_timer_state_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O
.sym 33419 display.refresh_tick_SB_LUT4_O_I3
.sym 33441 display.refresh_timer_state_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O
.sym 33450 display.refresh_tick_SB_LUT4_O_I3
.sym 33482 clk$SB_IO_IN_$glb_clk
.sym 33494 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 33497 soc.cpu.instr_jalr
.sym 33499 soc.cpu.instr_maskirq
.sym 33515 display.refresh_tick_SB_DFFSR_C_Q_SB_LUT4_I2_O[1]
.sym 33559 SEG[4]$SB_IO_OUT
.sym 33579 SEG[4]$SB_IO_OUT
.sym 33599 COLHI$SB_IO_OUT
.sym 33605 soc.cpu.pcpi_rs2[24]
.sym 33619 COLHI$SB_IO_OUT
.sym 33631 display.refresh_tick_SB_DFFSR_C_Q_SB_LUT4_I2_O[1]
.sym 33633 display.refresh_tick_SB_DFFSR_C_Q_SB_LUT4_I2_O[0]
.sym 33635 display.refresh_tick_SB_DFFSR_C_Q_SB_LUT4_I2_O[2]
.sym 33637 display.refresh_tick_SB_DFFSR_C_Q_SB_LUT4_I2_O[3]
.sym 33677 display.refresh_tick_SB_DFFSR_C_Q_SB_LUT4_I2_O[1]
.sym 33678 display.refresh_tick_SB_DFFSR_C_Q_SB_LUT4_I2_O[2]
.sym 33679 display.refresh_tick_SB_DFFSR_C_Q_SB_LUT4_I2_O[0]
.sym 33680 display.refresh_tick_SB_DFFSR_C_Q_SB_LUT4_I2_O[3]
.sym 33721 display.refresh_tick_SB_DFFSR_C_Q_SB_LUT4_I2_O[3]
.sym 33722 display.refresh_tick_SB_DFFSR_C_Q_SB_LUT4_I2_O[3]
.sym 33723 flash_io1_oe_SB_LUT4_I0_O_SB_LUT4_O_1_I3[2]
.sym 33724 flash_csb_SB_LUT4_I1_O_SB_LUT4_O_1_I3[2]
.sym 33727 display.refresh_tick_SB_DFFSR_C_Q_SB_LUT4_I2_O[3]
.sym 33728 iomem_wdata[30]
.sym 33729 gpio_out_SB_DFFESR_Q_E
.sym 33730 iomem_wdata[23]
.sym 33731 iomem_wdata[1]
.sym 33732 iomem_wdata[6]
.sym 33733 display.refresh_tick_SB_DFFSR_C_Q_SB_LUT4_I2_O[0]
.sym 33735 display.refresh_tick_SB_DFFSR_C_Q_SB_LUT4_I2_O[2]
.sym 33772 COMM[3]$SB_IO_OUT
.sym 33884 iomem_addr[4]
.sym 33885 iomem_wdata[31]
.sym 33887 gpio_out_SB_DFFESR_Q_E
.sym 33889 soc.cpu.mem_rdata_latched_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[3]
.sym 33890 iomem_wdata[25]
.sym 33892 display.refresh_tick_SB_DFFSR_C_Q_SB_LUT4_I2_O[1]
.sym 33894 iomem_wdata[9]
.sym 33897 iomem_wdata[22]
.sym 33899 iomem_wdata[16]
.sym 33901 iomem_wdata[8]
.sym 34007 iomem_wdata[5]
.sym 34010 soc.memory.wen[0]
.sym 34014 iomem_wdata[11]
.sym 34018 iomem_wdata[0]
.sym 34020 iomem_wdata[24]
.sym 34027 iomem_addr[7]
.sym 34029 iomem_wdata[8]
.sym 34053 soc.cpu.trap_SB_LUT4_I2_O
.sym 34056 soc.cpu.alu_out_SB_LUT4_O_26_I1[2]
.sym 34093 soc.cpu.alu_out_SB_LUT4_O_26_I1[2]
.sym 34114 soc.cpu.trap_SB_LUT4_I2_O
.sym 34115 clk$SB_IO_IN_$glb_clk
.sym 34128 soc.cpu.irq_mask_SB_DFFESS_Q_E
.sym 34129 iomem_wdata[10]
.sym 34130 soc.cpu.trap_SB_LUT4_I2_O
.sym 34131 soc.cpu.trap_SB_LUT4_I2_O
.sym 34132 soc.cpu.alu_out_SB_LUT4_O_30_I2_SB_LUT4_O_I3[1]
.sym 34133 soc.simpleuart_reg_div_do[13]
.sym 34139 iomem_wdata[0]
.sym 34141 soc.cpu.reg_next_pc[0]
.sym 34149 soc.cpu.timer[2]
.sym 34150 soc.cpu.irq_mask_SB_DFFESS_Q_E
.sym 34158 soc.cpu.pcpi_rs2[16]
.sym 34165 soc.cpu.mem_la_wdata_SB_LUT4_O_7_I3[2]
.sym 34169 soc.cpu.trap_SB_LUT4_I2_O
.sym 34173 soc.cpu.mem_la_wdata_SB_LUT4_O_7_I3[1]
.sym 34178 soc.cpu.mem_la_wdata[6]
.sym 34179 soc.cpu.alu_out_SB_LUT4_O_29_I1[2]
.sym 34181 soc.cpu.alu_out_SB_LUT4_O_26_I1[2]
.sym 34186 soc.cpu.instr_sh_SB_LUT4_I1_O[1]
.sym 34187 flash_io0_oe_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_LUT4_O_I2[0]
.sym 34197 soc.cpu.alu_out_SB_LUT4_O_29_I1[2]
.sym 34198 flash_io0_oe_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_LUT4_O_I2[0]
.sym 34199 soc.cpu.instr_sh_SB_LUT4_I1_O[1]
.sym 34200 soc.cpu.mem_la_wdata[6]
.sym 34203 soc.cpu.pcpi_rs2[16]
.sym 34204 soc.cpu.alu_out_SB_LUT4_O_26_I1[2]
.sym 34205 flash_io0_oe_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_LUT4_O_I2[0]
.sym 34206 soc.cpu.instr_sh_SB_LUT4_I1_O[1]
.sym 34210 soc.cpu.mem_la_wdata_SB_LUT4_O_7_I3[1]
.sym 34211 soc.cpu.mem_la_wdata_SB_LUT4_O_7_I3[2]
.sym 34212 flash_io0_oe_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_LUT4_O_I2[0]
.sym 34233 soc.cpu.instr_sh_SB_LUT4_I1_O[1]
.sym 34234 soc.cpu.mem_la_wdata_SB_LUT4_O_7_I3[1]
.sym 34235 soc.cpu.alu_out_SB_LUT4_O_26_I1[2]
.sym 34236 flash_io0_oe_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_LUT4_O_I2[0]
.sym 34237 soc.cpu.trap_SB_LUT4_I2_O
.sym 34238 clk$SB_IO_IN_$glb_clk
.sym 34244 soc.cpu.irq_mask[5]
.sym 34246 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_28_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2[3]
.sym 34250 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 34251 soc.cpu.count_instr[30]
.sym 34252 $PACKER_VCC_NET
.sym 34253 soc.cpu.pcpi_rs1[8]
.sym 34256 soc.simpleuart.send_divcnt_SB_DFFSR_Q_31_D[11]
.sym 34257 iomem_wdata[23]
.sym 34258 iomem_wdata[16]
.sym 34259 iomem_wdata[1]
.sym 34260 soc.cpu.irq_pending[7]
.sym 34262 soc.cpu.pcpi_rs2[16]
.sym 34263 iomem_wdata[20]
.sym 34264 COMM[3]$SB_IO_OUT
.sym 34265 iomem_wdata[16]
.sym 34267 soc.cpu.alu_out_SB_LUT4_O_26_I1[2]
.sym 34268 soc.cpu.count_instr[36]
.sym 34270 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0[1]
.sym 34271 iomem_wdata[26]
.sym 34274 iomem_wdata[24]
.sym 34281 soc.cpu.instr_timer_SB_LUT4_I3_O[1]
.sym 34283 soc.cpu.trap_SB_LUT4_I2_O
.sym 34284 soc.cpu.instr_maskirq
.sym 34285 UART_RX_SB_LUT4_I1_I0[3]
.sym 34286 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_10_I2_SB_LUT4_O_I2[1]
.sym 34287 soc.cpu.cpu_state[3]
.sym 34289 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I0_O[0]
.sym 34292 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_I0[3]
.sym 34295 soc.cpu.decoded_imm[0]
.sym 34296 soc.cpu.mem_la_wdata_SB_LUT4_O_7_I3[2]
.sym 34297 soc.cpu.do_waitirq_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_3_I2[0]
.sym 34298 soc.cpu.cpu_state[4]
.sym 34300 soc.cpu.pcpi_rs2[24]
.sym 34301 soc.cpu.reg_next_pc[0]
.sym 34302 soc.cpu.instr_timer
.sym 34303 soc.cpu.cpu_state[2]
.sym 34305 flash_io0_oe_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_LUT4_O_I2[0]
.sym 34306 soc.cpu.instr_sh_SB_LUT4_I1_O[1]
.sym 34307 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_I0[0]
.sym 34308 soc.cpu.irq_mask[0]
.sym 34309 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_I0[1]
.sym 34310 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I3[2]
.sym 34311 soc.cpu.cpu_state[2]
.sym 34312 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_O_I1[0]
.sym 34320 soc.cpu.pcpi_rs2[24]
.sym 34321 soc.cpu.mem_la_wdata_SB_LUT4_O_7_I3[2]
.sym 34322 flash_io0_oe_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_LUT4_O_I2[0]
.sym 34323 soc.cpu.instr_sh_SB_LUT4_I1_O[1]
.sym 34326 UART_RX_SB_LUT4_I1_I0[3]
.sym 34327 soc.cpu.cpu_state[2]
.sym 34329 soc.cpu.instr_maskirq
.sym 34333 soc.cpu.do_waitirq_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_3_I2[0]
.sym 34334 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_10_I2_SB_LUT4_O_I2[1]
.sym 34335 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I3[2]
.sym 34338 soc.cpu.irq_mask[0]
.sym 34339 soc.cpu.instr_timer
.sym 34340 soc.cpu.instr_timer_SB_LUT4_I3_O[1]
.sym 34341 soc.cpu.instr_maskirq
.sym 34344 soc.cpu.cpu_state[4]
.sym 34345 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_O_I1[0]
.sym 34346 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I0_O[0]
.sym 34347 soc.cpu.cpu_state[3]
.sym 34350 soc.cpu.cpu_state[2]
.sym 34351 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_I0[0]
.sym 34352 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_I0[3]
.sym 34353 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_I0[1]
.sym 34356 soc.cpu.decoded_imm[0]
.sym 34359 soc.cpu.reg_next_pc[0]
.sym 34360 soc.cpu.trap_SB_LUT4_I2_O
.sym 34361 clk$SB_IO_IN_$glb_clk
.sym 34363 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_6_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[3]
.sym 34364 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_29_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 34365 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_I1[0]
.sym 34366 soc.cpu.timer[1]
.sym 34367 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0[3]
.sym 34368 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_28_I1_SB_LUT4_O_I2[1]
.sym 34369 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[1]
.sym 34370 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I2[2]
.sym 34377 soc.cpu.instr_timer_SB_LUT4_I3_O[3]
.sym 34381 soc.cpu.pcpi_rs1[4]
.sym 34382 iomem_wdata[31]
.sym 34383 iomem_wdata[25]
.sym 34385 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I0_O[0]
.sym 34387 soc.cpu.instr_rdinstr
.sym 34388 soc.cpu.irq_mask_SB_DFFESS_Q_E
.sym 34389 soc.cpu.cpuregs_rs1[2]
.sym 34390 soc.cpu.count_instr[33]
.sym 34391 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_O_1_I2[0]
.sym 34393 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 34395 iomem_addr[9]
.sym 34397 soc.cpu.timer[5]
.sym 34404 soc.cpu.count_cycle[36]
.sym 34405 soc.cpu.count_instr[0]
.sym 34406 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_28_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[2]
.sym 34407 soc.cpu.count_instr[37]
.sym 34408 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_29_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2]
.sym 34409 soc.cpu.count_instr[5]
.sym 34411 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_O_1_I2[3]
.sym 34414 soc.cpu.count_instr[2]
.sym 34417 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_O_1_I2[0]
.sym 34420 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_28_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2]
.sym 34422 soc.cpu.instr_rdinstr
.sym 34423 soc.cpu.instr_rdcycleh
.sym 34425 soc.cpu.count_cycle[5]
.sym 34426 soc.cpu.count_cycle[37]
.sym 34428 soc.cpu.count_instr[36]
.sym 34430 soc.cpu.count_cycle[2]
.sym 34431 soc.cpu.instr_retirq_SB_LUT4_I2_O[0]
.sym 34432 soc.cpu.count_cycle[4]
.sym 34434 soc.cpu.count_instr[32]
.sym 34437 soc.cpu.count_cycle[37]
.sym 34438 soc.cpu.instr_rdcycleh
.sym 34439 soc.cpu.instr_rdinstr
.sym 34440 soc.cpu.count_instr[5]
.sym 34445 soc.cpu.count_instr[0]
.sym 34449 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_28_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2]
.sym 34450 soc.cpu.count_instr[37]
.sym 34451 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_O_1_I2[0]
.sym 34455 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_O_1_I2[3]
.sym 34456 soc.cpu.instr_retirq_SB_LUT4_I2_O[0]
.sym 34457 soc.cpu.count_cycle[5]
.sym 34458 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_28_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[2]
.sym 34461 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_O_1_I2[0]
.sym 34462 soc.cpu.count_instr[36]
.sym 34463 soc.cpu.count_cycle[36]
.sym 34464 soc.cpu.instr_rdcycleh
.sym 34467 soc.cpu.count_instr[32]
.sym 34468 soc.cpu.instr_rdinstr
.sym 34469 soc.cpu.count_instr[0]
.sym 34470 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_O_1_I2[0]
.sym 34473 soc.cpu.instr_rdinstr
.sym 34474 soc.cpu.count_cycle[2]
.sym 34475 soc.cpu.instr_retirq_SB_LUT4_I2_O[0]
.sym 34476 soc.cpu.count_instr[2]
.sym 34480 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_29_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2]
.sym 34481 soc.cpu.count_cycle[4]
.sym 34482 soc.cpu.instr_retirq_SB_LUT4_I2_O[0]
.sym 34483 soc.cpu.latched_branch_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_$glb_ce
.sym 34484 clk$SB_IO_IN_$glb_clk
.sym 34485 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 34486 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_5_I1_SB_LUT4_O_2_I2_SB_LUT4_O_I2[2]
.sym 34487 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_4_I0_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 34488 soc.cpu.instr_rdinstr_SB_LUT4_I0_O[2]
.sym 34489 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_6_I2_SB_LUT4_O_1_I2[1]
.sym 34490 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_6_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[2]
.sym 34491 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_5_I1_SB_LUT4_O_2_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 34492 soc.cpu.instr_retirq_SB_LUT4_I2_O[2]
.sym 34493 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2[3]
.sym 34498 soc.cpu.alu_out_SB_LUT4_O_16_I2_SB_LUT4_O_I3[1]
.sym 34500 soc.cpu.pcpi_rs1[8]
.sym 34501 iomem_wdata[0]
.sym 34502 soc.cpu.cpuregs.wdata_SB_LUT4_O_14_I2_SB_LUT4_O_I2[3]
.sym 34503 soc.cpu.pcpi_rs1[3]
.sym 34505 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_10_I2_SB_LUT4_O_I2[1]
.sym 34508 soc.cpu.cpuregs_rs1[5]
.sym 34509 soc.cpu.irq_mask[2]
.sym 34510 soc.cpu.instr_timer_SB_LUT4_I3_O[3]
.sym 34511 soc.cpu.cpuregs_rs1[1]
.sym 34512 soc.cpu.cpu_state[2]
.sym 34514 iomem_addr[7]
.sym 34516 soc.cpu.instr_timer_SB_LUT4_I3_O[3]
.sym 34517 soc.cpu.cpuregs_rs1[1]
.sym 34518 soc.cpu.timer[7]
.sym 34519 soc.cpu.instr_timer_SB_LUT4_I3_O[1]
.sym 34520 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[7]
.sym 34528 soc.cpu.count_instr[0]
.sym 34529 soc.cpu.count_instr[2]
.sym 34533 soc.cpu.count_instr[6]
.sym 34536 soc.cpu.count_instr[0]
.sym 34540 soc.cpu.count_instr[5]
.sym 34542 soc.cpu.count_instr[7]
.sym 34552 soc.cpu.count_instr[1]
.sym 34554 soc.cpu.count_instr[3]
.sym 34555 soc.cpu.count_instr[4]
.sym 34559 $nextpnr_ICESTORM_LC_5$O
.sym 34561 soc.cpu.count_instr[0]
.sym 34565 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 34567 soc.cpu.count_instr[1]
.sym 34569 soc.cpu.count_instr[0]
.sym 34571 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 34574 soc.cpu.count_instr[2]
.sym 34575 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 34577 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[4]
.sym 34579 soc.cpu.count_instr[3]
.sym 34581 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 34583 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[5]
.sym 34585 soc.cpu.count_instr[4]
.sym 34587 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[4]
.sym 34589 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[6]
.sym 34591 soc.cpu.count_instr[5]
.sym 34593 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[5]
.sym 34595 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[7]
.sym 34598 soc.cpu.count_instr[6]
.sym 34599 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[6]
.sym 34601 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[8]
.sym 34603 soc.cpu.count_instr[7]
.sym 34605 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[7]
.sym 34606 soc.cpu.latched_branch_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_$glb_ce
.sym 34607 clk$SB_IO_IN_$glb_clk
.sym 34608 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 34609 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_27_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 34610 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2]
.sym 34611 soc.cpu.timer[7]
.sym 34612 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_23_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2]
.sym 34613 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_27_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2]
.sym 34614 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 34615 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_25_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_O_I2[2]
.sym 34616 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_21_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 34620 COLHI$SB_IO_OUT
.sym 34627 iomem_wdata[30]
.sym 34633 soc.cpu.cpuregs_rs1[6]
.sym 34634 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[6]
.sym 34636 soc.cpu.instr_timer_SB_LUT4_I3_O[0]
.sym 34637 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[5]
.sym 34638 soc.cpu.irq_mask[1]
.sym 34639 soc.cpu.timer[4]
.sym 34640 soc.cpu.timer[2]
.sym 34642 soc.cpu.irq_mask_SB_DFFESS_Q_E
.sym 34643 soc.cpu.alu_out_SB_LUT4_O_17_I2_SB_LUT4_O_I3[1]
.sym 34644 soc.cpu.alu_out_SB_LUT4_O_30_I2_SB_LUT4_O_I3[1]
.sym 34645 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[8]
.sym 34651 soc.cpu.count_instr[9]
.sym 34653 soc.cpu.count_instr[11]
.sym 34656 soc.cpu.count_instr[14]
.sym 34662 soc.cpu.count_instr[12]
.sym 34666 soc.cpu.count_instr[8]
.sym 34676 soc.cpu.count_instr[10]
.sym 34679 soc.cpu.count_instr[13]
.sym 34681 soc.cpu.count_instr[15]
.sym 34682 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[9]
.sym 34685 soc.cpu.count_instr[8]
.sym 34686 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[8]
.sym 34688 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[10]
.sym 34691 soc.cpu.count_instr[9]
.sym 34692 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[9]
.sym 34694 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[11]
.sym 34696 soc.cpu.count_instr[10]
.sym 34698 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[10]
.sym 34700 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[12]
.sym 34703 soc.cpu.count_instr[11]
.sym 34704 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[11]
.sym 34706 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[13]
.sym 34708 soc.cpu.count_instr[12]
.sym 34710 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[12]
.sym 34712 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[14]
.sym 34714 soc.cpu.count_instr[13]
.sym 34716 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[13]
.sym 34718 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[15]
.sym 34721 soc.cpu.count_instr[14]
.sym 34722 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[14]
.sym 34724 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[16]
.sym 34726 soc.cpu.count_instr[15]
.sym 34728 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[15]
.sym 34729 soc.cpu.latched_branch_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_$glb_ce
.sym 34730 clk$SB_IO_IN_$glb_clk
.sym 34731 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 34732 soc.cpu.instr_timer_SB_LUT4_I3_O_SB_LUT4_O_I0[1]
.sym 34733 soc.cpu.timer[4]
.sym 34734 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_1_I1[1]
.sym 34735 soc.cpu.timer[3]
.sym 34736 soc.cpu.instr_timer_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 34737 soc.cpu.instr_timer_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_2_I2[0]
.sym 34738 soc.cpu.timer[6]
.sym 34739 soc.cpu.timer[5]
.sym 34742 soc.cpu.count_instr[19]
.sym 34744 soc.cpu.instr_rdcycleh
.sym 34751 soc.cpu.instr_rdcycleh
.sym 34752 soc.simpleuart.cfg_divider_SB_DFFESS_Q_E
.sym 34754 soc.cpu.instr_rdinstr
.sym 34757 soc.cpu.count_cycle[39]
.sym 34758 soc.cpu.alu_out_q[6]
.sym 34759 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_25_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3[2]
.sym 34760 COMM[3]$SB_IO_OUT
.sym 34761 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0[1]
.sym 34762 soc.cpu.instr_timer_SB_LUT4_I3_O[0]
.sym 34763 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_5_I1_SB_LUT4_O_2_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2]
.sym 34764 soc.cpu.count_instr[36]
.sym 34766 soc.cpu.count_instr[39]
.sym 34767 soc.cpu.count_instr[15]
.sym 34768 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[16]
.sym 34773 soc.cpu.count_instr[16]
.sym 34776 soc.cpu.count_instr[19]
.sym 34777 soc.cpu.count_instr[20]
.sym 34790 soc.cpu.count_instr[17]
.sym 34799 soc.cpu.count_instr[18]
.sym 34802 soc.cpu.count_instr[21]
.sym 34803 soc.cpu.count_instr[22]
.sym 34804 soc.cpu.count_instr[23]
.sym 34805 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[17]
.sym 34808 soc.cpu.count_instr[16]
.sym 34809 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[16]
.sym 34811 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[18]
.sym 34814 soc.cpu.count_instr[17]
.sym 34815 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[17]
.sym 34817 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[19]
.sym 34819 soc.cpu.count_instr[18]
.sym 34821 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[18]
.sym 34823 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[20]
.sym 34826 soc.cpu.count_instr[19]
.sym 34827 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[19]
.sym 34829 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[21]
.sym 34832 soc.cpu.count_instr[20]
.sym 34833 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[20]
.sym 34835 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[22]
.sym 34837 soc.cpu.count_instr[21]
.sym 34839 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[21]
.sym 34841 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[23]
.sym 34843 soc.cpu.count_instr[22]
.sym 34845 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[22]
.sym 34847 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[24]
.sym 34849 soc.cpu.count_instr[23]
.sym 34851 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[23]
.sym 34852 soc.cpu.latched_branch_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_$glb_ce
.sym 34853 clk$SB_IO_IN_$glb_clk
.sym 34854 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 34855 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_21_I0_SB_LUT4_O_2_I1[1]
.sym 34856 soc.cpu.instr_timer_SB_LUT4_I3_O[0]
.sym 34857 soc.cpu.timer[8]
.sym 34858 soc.cpu.timer[2]
.sym 34859 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_24_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I2[1]
.sym 34860 soc.cpu.instr_timer_SB_LUT4_I3_O_SB_LUT4_O_I0[3]
.sym 34861 soc.cpu.timer[10]
.sym 34862 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2[3]
.sym 34865 soc.cpu.count_instr[27]
.sym 34872 soc.cpu.pcpi_rs1[4]
.sym 34873 soc.cpu.alu_out_q[7]
.sym 34874 soc.cpu.trap_SB_LUT4_I2_O
.sym 34876 soc.cpu.cpuregs_rs1[14]
.sym 34877 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_26_I1_SB_LUT4_O_I2[1]
.sym 34878 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_1_I1[1]
.sym 34879 soc.cpu.instr_rdinstr
.sym 34881 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_21_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2]
.sym 34882 soc.cpu.cpuregs_rs1[2]
.sym 34883 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_O_1_I2[0]
.sym 34884 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[2]
.sym 34886 soc.cpu.count_instr[33]
.sym 34887 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 34888 soc.cpu.alu_out_q[11]
.sym 34889 soc.cpu.timer[5]
.sym 34890 soc.cpu.count_cycle[46]
.sym 34891 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[24]
.sym 34903 soc.cpu.count_instr[31]
.sym 34904 soc.cpu.count_instr[24]
.sym 34905 soc.cpu.count_instr[25]
.sym 34906 soc.cpu.count_instr[26]
.sym 34910 soc.cpu.count_instr[30]
.sym 34917 soc.cpu.count_instr[29]
.sym 34923 soc.cpu.count_instr[27]
.sym 34924 soc.cpu.count_instr[28]
.sym 34928 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[25]
.sym 34930 soc.cpu.count_instr[24]
.sym 34932 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[24]
.sym 34934 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[26]
.sym 34936 soc.cpu.count_instr[25]
.sym 34938 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[25]
.sym 34940 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[27]
.sym 34942 soc.cpu.count_instr[26]
.sym 34944 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[26]
.sym 34946 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[28]
.sym 34948 soc.cpu.count_instr[27]
.sym 34950 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[27]
.sym 34952 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[29]
.sym 34954 soc.cpu.count_instr[28]
.sym 34956 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[28]
.sym 34958 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[30]
.sym 34961 soc.cpu.count_instr[29]
.sym 34962 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[29]
.sym 34964 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[31]
.sym 34966 soc.cpu.count_instr[30]
.sym 34968 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[30]
.sym 34970 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[32]
.sym 34973 soc.cpu.count_instr[31]
.sym 34974 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[31]
.sym 34975 soc.cpu.latched_branch_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_$glb_ce
.sym 34976 clk$SB_IO_IN_$glb_clk
.sym 34977 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 34978 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_4_I0_SB_LUT4_O_I2_SB_LUT4_O_I0[1]
.sym 34979 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_25_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3[2]
.sym 34980 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0[1]
.sym 34981 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_5_I1_SB_LUT4_O_2_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2]
.sym 34982 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2]
.sym 34983 soc.cpu.cpuregs.regs.0.0.0_RDATA_11[1]
.sym 34984 soc.cpu.cpuregs.regs.0.0.0_RDATA_12[1]
.sym 34985 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_21_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2]
.sym 34988 soc.cpu.count_instr[49]
.sym 34989 soc.cpu.pcpi_rs2[24]
.sym 34990 soc.cpu.count_instr[24]
.sym 34991 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_10_I2_SB_LUT4_O_I2[1]
.sym 34993 soc.cpu.reg_pc[8]
.sym 34995 soc.cpu.irq_mask_SB_DFFESS_Q_E
.sym 34996 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_27_I1[0]
.sym 34997 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_21_I0_SB_LUT4_O_2_I1[1]
.sym 34999 soc.cpu.instr_timer_SB_LUT4_I3_O[0]
.sym 35000 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_10_I2_SB_LUT4_O_I2[1]
.sym 35001 soc.cpu.timer[8]
.sym 35002 soc.cpu.timer[8]
.sym 35003 soc.cpu.timer[7]
.sym 35004 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[7]
.sym 35005 soc.cpu.instr_timer_SB_LUT4_I3_O_SB_LUT4_O_I0[0]
.sym 35006 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_24_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I2[1]
.sym 35007 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[10]
.sym 35008 soc.cpu.instr_timer_SB_LUT4_I3_O[3]
.sym 35009 soc.cpu.count_instr[41]
.sym 35010 soc.cpu.instr_timer_SB_LUT4_I3_O[3]
.sym 35011 soc.cpu.timer[9]
.sym 35012 soc.cpu.instr_timer_SB_LUT4_I3_O[1]
.sym 35014 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[32]
.sym 35019 soc.cpu.count_instr[32]
.sym 35032 soc.cpu.count_instr[37]
.sym 35033 soc.cpu.count_instr[38]
.sym 35036 soc.cpu.count_instr[33]
.sym 35038 soc.cpu.count_instr[35]
.sym 35045 soc.cpu.count_instr[34]
.sym 35047 soc.cpu.count_instr[36]
.sym 35050 soc.cpu.count_instr[39]
.sym 35051 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[33]
.sym 35054 soc.cpu.count_instr[32]
.sym 35055 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[32]
.sym 35057 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[34]
.sym 35060 soc.cpu.count_instr[33]
.sym 35061 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[33]
.sym 35063 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[35]
.sym 35065 soc.cpu.count_instr[34]
.sym 35067 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[34]
.sym 35069 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[36]
.sym 35072 soc.cpu.count_instr[35]
.sym 35073 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[35]
.sym 35075 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[37]
.sym 35077 soc.cpu.count_instr[36]
.sym 35079 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[36]
.sym 35081 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[38]
.sym 35083 soc.cpu.count_instr[37]
.sym 35085 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[37]
.sym 35087 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[39]
.sym 35089 soc.cpu.count_instr[38]
.sym 35091 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[38]
.sym 35093 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[40]
.sym 35095 soc.cpu.count_instr[39]
.sym 35097 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[39]
.sym 35098 soc.cpu.latched_branch_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_$glb_ce
.sym 35099 clk$SB_IO_IN_$glb_clk
.sym 35100 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 35103 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[2]
.sym 35104 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_1_I1[0]
.sym 35105 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[4]
.sym 35106 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[5]
.sym 35107 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[6]
.sym 35108 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[7]
.sym 35111 soc.cpu.count_instr[57]
.sym 35112 soc.cpu.latched_compr_SB_LUT4_I1_O[18]
.sym 35114 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O[1]
.sym 35116 soc.cpu.count_cycle[35]
.sym 35118 soc.cpu.cpuregs.regs.0.0.0_RDATA[2]
.sym 35125 soc.cpu.alu_out_SB_LUT4_O_30_I2_SB_LUT4_O_I3[1]
.sym 35127 soc.cpu.timer[4]
.sym 35128 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[5]
.sym 35129 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2[0]
.sym 35130 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[6]
.sym 35131 soc.cpu.irq_mask[1]
.sym 35132 soc.cpu.irq_mask_SB_DFFESS_Q_E
.sym 35133 soc.cpu.pcpi_rs1[2]
.sym 35134 soc.cpu.alu_out_q[2]
.sym 35135 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2[1]
.sym 35136 soc.cpu.cpuregs_rs1[6]
.sym 35137 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[40]
.sym 35143 soc.cpu.count_instr[41]
.sym 35150 soc.cpu.count_instr[40]
.sym 35152 soc.cpu.count_instr[42]
.sym 35155 soc.cpu.count_instr[45]
.sym 35161 soc.cpu.count_instr[43]
.sym 35170 soc.cpu.count_instr[44]
.sym 35172 soc.cpu.count_instr[46]
.sym 35173 soc.cpu.count_instr[47]
.sym 35174 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[41]
.sym 35176 soc.cpu.count_instr[40]
.sym 35178 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[40]
.sym 35180 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[42]
.sym 35183 soc.cpu.count_instr[41]
.sym 35184 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[41]
.sym 35186 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[43]
.sym 35188 soc.cpu.count_instr[42]
.sym 35190 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[42]
.sym 35192 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[44]
.sym 35195 soc.cpu.count_instr[43]
.sym 35196 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[43]
.sym 35198 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[45]
.sym 35200 soc.cpu.count_instr[44]
.sym 35202 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[44]
.sym 35204 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[46]
.sym 35206 soc.cpu.count_instr[45]
.sym 35208 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[45]
.sym 35210 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[47]
.sym 35212 soc.cpu.count_instr[46]
.sym 35214 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[46]
.sym 35216 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[48]
.sym 35218 soc.cpu.count_instr[47]
.sym 35220 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[47]
.sym 35221 soc.cpu.latched_branch_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_$glb_ce
.sym 35222 clk$SB_IO_IN_$glb_clk
.sym 35223 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 35224 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2[0]
.sym 35225 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[9]
.sym 35226 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[10]
.sym 35227 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2[1]
.sym 35228 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[12]
.sym 35229 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[13]
.sym 35230 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[14]
.sym 35231 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[15]
.sym 35232 flash_io1_oe_SB_LUT4_I0_O_SB_LUT4_O_1_I3[2]
.sym 35234 display.refresh_tick_SB_DFFSR_C_Q_SB_LUT4_I2_O[3]
.sym 35236 soc.cpu.instr_rdinstr
.sym 35237 iomem_addr[8]
.sym 35238 soc.cpu.count_instr[45]
.sym 35240 soc.cpu.pcpi_rs1[3]
.sym 35241 soc.cpu.cpuregs.regs.0.0.0_RDATA[2]
.sym 35242 soc.cpu.reg_pc[1]
.sym 35243 soc.cpu.instr_timer
.sym 35244 soc.cpu.count_instr[43]
.sym 35246 soc.cpu.count_instr[44]
.sym 35247 $PACKER_VCC_NET
.sym 35248 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_18_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2[1]
.sym 35250 soc.cpu.count_instr[53]
.sym 35251 COMM[3]$SB_IO_OUT
.sym 35252 soc.cpu.timer[20]
.sym 35253 soc.cpu.timer[15]
.sym 35255 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[15]
.sym 35256 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[18]
.sym 35258 soc.cpu.alu_out_q[6]
.sym 35259 soc.cpu.alu_out_q[15]
.sym 35260 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[48]
.sym 35266 soc.cpu.count_instr[49]
.sym 35268 soc.cpu.count_instr[51]
.sym 35269 soc.cpu.count_instr[52]
.sym 35270 soc.cpu.count_instr[53]
.sym 35271 soc.cpu.count_instr[54]
.sym 35288 soc.cpu.count_instr[55]
.sym 35289 soc.cpu.count_instr[48]
.sym 35291 soc.cpu.count_instr[50]
.sym 35297 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[49]
.sym 35299 soc.cpu.count_instr[48]
.sym 35301 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[48]
.sym 35303 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[50]
.sym 35306 soc.cpu.count_instr[49]
.sym 35307 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[49]
.sym 35309 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[51]
.sym 35311 soc.cpu.count_instr[50]
.sym 35313 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[50]
.sym 35315 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[52]
.sym 35318 soc.cpu.count_instr[51]
.sym 35319 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[51]
.sym 35321 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[53]
.sym 35324 soc.cpu.count_instr[52]
.sym 35325 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[52]
.sym 35327 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[54]
.sym 35330 soc.cpu.count_instr[53]
.sym 35331 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[53]
.sym 35333 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[55]
.sym 35336 soc.cpu.count_instr[54]
.sym 35337 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[54]
.sym 35339 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[56]
.sym 35342 soc.cpu.count_instr[55]
.sym 35343 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[55]
.sym 35344 soc.cpu.latched_branch_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_$glb_ce
.sym 35345 clk$SB_IO_IN_$glb_clk
.sym 35346 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 35347 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[16]
.sym 35348 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[17]
.sym 35349 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[18]
.sym 35350 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[19]
.sym 35351 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[20]
.sym 35352 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[21]
.sym 35353 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[22]
.sym 35354 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[23]
.sym 35359 soc.cpu.count_instr[48]
.sym 35360 soc.cpu.cpuregs_rs1[14]
.sym 35362 soc.cpu.latched_branch_SB_LUT4_I2_I1[3]
.sym 35363 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[14]
.sym 35364 soc.cpu.reg_pc[4]
.sym 35368 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[0]
.sym 35369 soc.cpu.timer[12]
.sym 35370 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[2]
.sym 35371 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_O_1_I2[0]
.sym 35372 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[20]
.sym 35373 soc.cpu.alu_out_q[21]
.sym 35374 soc.cpu.count_instr[51]
.sym 35375 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_O_1_I2[0]
.sym 35376 soc.cpu.timer[28]
.sym 35377 soc.cpu.timer[27]
.sym 35378 $PACKER_VCC_NET
.sym 35379 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[26]
.sym 35380 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[16]
.sym 35381 soc.cpu.alu_out_q[11]
.sym 35382 soc.cpu.instr_rdinstr
.sym 35383 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[56]
.sym 35391 soc.cpu.count_instr[59]
.sym 35394 soc.cpu.count_instr[62]
.sym 35398 soc.cpu.count_instr[58]
.sym 35401 soc.cpu.count_instr[61]
.sym 35404 soc.cpu.count_instr[56]
.sym 35405 soc.cpu.count_instr[57]
.sym 35408 soc.cpu.count_instr[60]
.sym 35411 soc.cpu.count_instr[63]
.sym 35420 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[57]
.sym 35423 soc.cpu.count_instr[56]
.sym 35424 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[56]
.sym 35426 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[58]
.sym 35429 soc.cpu.count_instr[57]
.sym 35430 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[57]
.sym 35432 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[59]
.sym 35434 soc.cpu.count_instr[58]
.sym 35436 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[58]
.sym 35438 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[60]
.sym 35441 soc.cpu.count_instr[59]
.sym 35442 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[59]
.sym 35444 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[61]
.sym 35447 soc.cpu.count_instr[60]
.sym 35448 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[60]
.sym 35450 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[62]
.sym 35452 soc.cpu.count_instr[61]
.sym 35454 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[61]
.sym 35456 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[63]
.sym 35459 soc.cpu.count_instr[62]
.sym 35460 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[62]
.sym 35463 soc.cpu.count_instr[63]
.sym 35466 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[63]
.sym 35467 soc.cpu.latched_branch_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_$glb_ce
.sym 35468 clk$SB_IO_IN_$glb_clk
.sym 35469 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 35470 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[24]
.sym 35471 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[25]
.sym 35472 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[26]
.sym 35473 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[27]
.sym 35474 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[28]
.sym 35475 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[29]
.sym 35476 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[30]
.sym 35477 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[31]
.sym 35481 soc.cpu.latched_compr_SB_LUT4_I1_O[27]
.sym 35482 $PACKER_VCC_NET
.sym 35483 soc.cpu.irq_mask[9]
.sym 35484 soc.cpu.latched_stalu
.sym 35485 soc.cpu.latched_store_SB_LUT4_I3_O[0]
.sym 35486 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_25_I1[3]
.sym 35488 soc.cpu.latched_stalu
.sym 35489 soc.cpu.alu_out_SB_LUT4_O_29_I1[1]
.sym 35490 soc.cpu.pcpi_rs1[20]
.sym 35491 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[17]
.sym 35492 soc.cpu.decoded_imm[1]
.sym 35493 $PACKER_VCC_NET
.sym 35494 soc.cpu.timer[30]
.sym 35495 soc.cpu.instr_timer_SB_LUT4_I3_O[3]
.sym 35496 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[19]
.sym 35497 soc.cpu.instr_timer_SB_LUT4_I3_O_SB_LUT4_O_I0[0]
.sym 35498 soc.cpu.latched_store_SB_LUT4_I3_1_O[3]
.sym 35499 soc.cpu.reg_pc[3]
.sym 35500 soc.cpu.latched_compr_SB_LUT4_I1_O[3]
.sym 35501 soc.cpu.reg_pc[15]
.sym 35502 soc.cpu.timer[22]
.sym 35503 soc.cpu.alu_out_q[20]
.sym 35504 soc.cpu.cpuregs_wrdata[6]
.sym 35512 soc.cpu.instr_rdcycleh
.sym 35513 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_3_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3[2]
.sym 35514 soc.cpu.count_instr[59]
.sym 35516 soc.cpu.count_instr[21]
.sym 35518 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3[2]
.sym 35520 soc.cpu.instr_rdcycleh
.sym 35521 soc.cpu.count_instr[58]
.sym 35522 soc.cpu.count_instr[53]
.sym 35524 soc.cpu.instr_rdinstr
.sym 35525 soc.cpu.count_instr[62]
.sym 35526 soc.cpu.count_cycle[53]
.sym 35528 soc.cpu.count_instr[26]
.sym 35529 soc.cpu.count_cycle[58]
.sym 35530 soc.cpu.count_cycle[59]
.sym 35531 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_O_1_I2[0]
.sym 35533 soc.cpu.count_cycle[62]
.sym 35534 soc.cpu.count_instr[51]
.sym 35535 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_O_1_I2[0]
.sym 35537 soc.cpu.count_instr[19]
.sym 35538 soc.cpu.count_instr[30]
.sym 35541 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_10_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2]
.sym 35544 soc.cpu.count_instr[53]
.sym 35545 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_O_1_I2[0]
.sym 35546 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_3_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3[2]
.sym 35550 soc.cpu.count_cycle[59]
.sym 35551 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_O_1_I2[0]
.sym 35552 soc.cpu.count_instr[59]
.sym 35553 soc.cpu.instr_rdcycleh
.sym 35556 soc.cpu.count_cycle[53]
.sym 35557 soc.cpu.instr_rdcycleh
.sym 35558 soc.cpu.instr_rdinstr
.sym 35559 soc.cpu.count_instr[21]
.sym 35562 soc.cpu.count_instr[19]
.sym 35563 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_O_1_I2[0]
.sym 35564 soc.cpu.count_instr[51]
.sym 35565 soc.cpu.instr_rdinstr
.sym 35569 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_10_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2]
.sym 35570 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_O_1_I2[0]
.sym 35571 soc.cpu.count_instr[58]
.sym 35574 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3[2]
.sym 35575 soc.cpu.count_instr[30]
.sym 35577 soc.cpu.instr_rdinstr
.sym 35580 soc.cpu.instr_rdinstr
.sym 35581 soc.cpu.instr_rdcycleh
.sym 35582 soc.cpu.count_cycle[58]
.sym 35583 soc.cpu.count_instr[26]
.sym 35586 soc.cpu.instr_rdcycleh
.sym 35587 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_O_1_I2[0]
.sym 35588 soc.cpu.count_instr[62]
.sym 35589 soc.cpu.count_cycle[62]
.sym 35593 soc.cpu.cpuregs.wdata_SB_LUT4_O_25_I2[2]
.sym 35594 soc.cpu.do_waitirq_SB_LUT4_I1_O_SB_LUT4_O_I0[3]
.sym 35595 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_25_I3[2]
.sym 35596 soc.cpu.cpuregs_wrdata[6]
.sym 35597 soc.cpu.cpuregs_wrdata[11]
.sym 35598 soc.cpu.cpuregs_wrdata[8]
.sym 35599 soc.cpu.cpuregs.wdata_SB_LUT4_O_25_I2[3]
.sym 35600 soc.cpu.cpuregs.wdata_SB_LUT4_O_22_I2[2]
.sym 35603 soc.cpu.latched_compr_SB_LUT4_I1_O[28]
.sym 35604 soc.cpu.irq_mask_SB_DFFESS_Q_E
.sym 35605 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 35606 soc.cpu.latched_stalu
.sym 35609 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_28_I3[1]
.sym 35610 soc.cpu.decoded_imm[14]
.sym 35611 soc.cpu.cpuregs.wdata_SB_LUT4_O_26_I2[2]
.sym 35612 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_26_I3[1]
.sym 35614 soc.cpu.cpuregs.wdata_SB_LUT4_O_1_I1[1]
.sym 35615 soc.cpu.decoded_imm[10]
.sym 35616 soc.cpu.timer[25]
.sym 35617 soc.cpu.latched_compr_SB_LUT4_I1_O[7]
.sym 35618 soc.cpu.cpuregs_wrdata[11]
.sym 35619 soc.cpu.cpuregs.wdata_SB_LUT4_O_24_I2[2]
.sym 35620 soc.cpu.cpuregs_rs1[6]
.sym 35621 soc.cpu.pcpi_rs1[2]
.sym 35622 soc.cpu.alu_out_q[19]
.sym 35623 soc.cpu.alu_out_SB_LUT4_O_30_I2_SB_LUT4_O_I3[1]
.sym 35624 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[16]
.sym 35625 soc.cpu.latched_compr_SB_LUT4_I1_O[10]
.sym 35626 soc.cpu.alu_out_q[30]
.sym 35627 soc.cpu.alu_out_q[2]
.sym 35628 soc.cpu.irq_mask[1]
.sym 35634 soc.cpu.instr_rdinstr
.sym 35635 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_2_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3[2]
.sym 35637 soc.cpu.cpuregs.wdata_SB_LUT4_O_29_I2[3]
.sym 35638 soc.cpu.latched_compr_SB_LUT4_I1_O[4]
.sym 35639 soc.cpu.cpuregs.wdata_SB_LUT4_O_26_I2[3]
.sym 35640 soc.cpu.alu_out_q[2]
.sym 35643 soc.cpu.latched_compr_SB_LUT4_I1_O[1]
.sym 35644 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_29_I3[1]
.sym 35645 soc.cpu.cpuregs.wdata_SB_LUT4_O_4_I2_SB_LUT4_O_1_I2[1]
.sym 35646 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[28]
.sym 35647 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[29]
.sym 35648 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[30]
.sym 35649 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[31]
.sym 35650 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[16]
.sym 35651 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 35652 soc.cpu.count_instr[27]
.sym 35653 soc.cpu.reg_out[2]
.sym 35654 soc.cpu.latched_stalu
.sym 35655 soc.cpu.instr_timer_SB_LUT4_I3_O[3]
.sym 35656 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[19]
.sym 35657 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[17]
.sym 35658 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[18]
.sym 35659 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[0]
.sym 35660 soc.cpu.instr_timer_SB_LUT4_I3_O[0]
.sym 35661 soc.cpu.cpuregs_rs1[29]
.sym 35662 soc.cpu.latched_branch_SB_LUT4_I2_I1[3]
.sym 35663 soc.cpu.cpuregs.wdata_SB_LUT4_O_29_I2[2]
.sym 35664 soc.cpu.latched_store_SB_LUT4_I3_O[0]
.sym 35665 soc.cpu.cpuregs.wdata_SB_LUT4_O_26_I2[2]
.sym 35667 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[19]
.sym 35668 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[17]
.sym 35669 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[16]
.sym 35670 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[18]
.sym 35673 soc.cpu.cpuregs.wdata_SB_LUT4_O_29_I2[3]
.sym 35674 soc.cpu.latched_compr_SB_LUT4_I1_O[1]
.sym 35675 soc.cpu.latched_branch_SB_LUT4_I2_I1[3]
.sym 35676 soc.cpu.cpuregs.wdata_SB_LUT4_O_29_I2[2]
.sym 35679 soc.cpu.count_instr[27]
.sym 35680 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_2_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3[2]
.sym 35681 soc.cpu.instr_rdinstr
.sym 35685 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_29_I3[1]
.sym 35686 soc.cpu.cpuregs.wdata_SB_LUT4_O_4_I2_SB_LUT4_O_1_I2[1]
.sym 35687 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 35688 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[0]
.sym 35691 soc.cpu.cpuregs_rs1[29]
.sym 35692 soc.cpu.instr_timer_SB_LUT4_I3_O[3]
.sym 35693 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[29]
.sym 35694 soc.cpu.instr_timer_SB_LUT4_I3_O[0]
.sym 35697 soc.cpu.latched_store_SB_LUT4_I3_O[0]
.sym 35698 soc.cpu.alu_out_q[2]
.sym 35699 soc.cpu.reg_out[2]
.sym 35700 soc.cpu.latched_stalu
.sym 35703 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[29]
.sym 35704 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[30]
.sym 35705 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[31]
.sym 35706 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[28]
.sym 35709 soc.cpu.latched_branch_SB_LUT4_I2_I1[3]
.sym 35710 soc.cpu.cpuregs.wdata_SB_LUT4_O_26_I2[2]
.sym 35711 soc.cpu.cpuregs.wdata_SB_LUT4_O_26_I2[3]
.sym 35712 soc.cpu.latched_compr_SB_LUT4_I1_O[4]
.sym 35714 clk$SB_IO_IN_$glb_clk
.sym 35715 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 35716 soc.cpu.cpuregs.wdata_SB_LUT4_O_30_I2_SB_LUT4_O_I2[1]
.sym 35717 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_I1[1]
.sym 35718 soc.cpu.cpuregs.wdata_SB_LUT4_O_30_I2[3]
.sym 35719 soc.cpu.reg_out[2]
.sym 35720 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_29_I3[2]
.sym 35721 soc.cpu.mem_do_wdata_SB_DFFESS_Q_S_SB_LUT4_O_I2_SB_LUT4_O_I3[2]
.sym 35722 soc.cpu.cpuregs_wrdata[14]
.sym 35723 soc.cpu.cpuregs.wdata_SB_LUT4_O_18_I2_SB_LUT4_O_I2[2]
.sym 35726 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 35727 soc.cpu.latched_compr_SB_LUT4_I1_O[22]
.sym 35728 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 35729 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_29_I3[1]
.sym 35730 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[5]
.sym 35731 soc.cpu.cpuregs_wrdata[6]
.sym 35732 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_29_I3[1]
.sym 35733 soc.cpu.decoded_imm[0]
.sym 35734 soc.cpu.latched_store_SB_LUT4_I3_O[0]
.sym 35736 soc.cpu.cpuregs.regs.0.0.0_RDATA[2]
.sym 35737 $PACKER_VCC_NET
.sym 35738 soc.cpu.reg_out[6]
.sym 35740 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_18_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2[1]
.sym 35741 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[4]
.sym 35742 soc.cpu.cpuregs_wrdata[6]
.sym 35743 soc.cpu.timer[20]
.sym 35744 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[18]
.sym 35745 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_8_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[1]
.sym 35746 soc.cpu.alu_out_q[6]
.sym 35747 COMM[3]$SB_IO_OUT
.sym 35748 soc.cpu.latched_branch_SB_LUT4_I2_I1[3]
.sym 35749 soc.cpu.alu_out_SB_LUT4_O_29_I1[1]
.sym 35750 soc.cpu.alu_out_q[25]
.sym 35751 soc.cpu.alu_out_q[15]
.sym 35758 soc.cpu.reg_pc[4]
.sym 35766 soc.cpu.reg_pc[7]
.sym 35767 soc.cpu.reg_pc[2]
.sym 35768 soc.cpu.reg_pc[1]
.sym 35769 soc.cpu.reg_pc[3]
.sym 35770 soc.cpu.reg_pc[6]
.sym 35771 soc.cpu.reg_pc[5]
.sym 35780 soc.cpu.latched_compr
.sym 35783 $PACKER_VCC_NET
.sym 35786 soc.cpu.latched_compr_SB_LUT4_I3_O[1]
.sym 35789 soc.cpu.latched_compr_SB_CARRY_I0_CO[1]
.sym 35791 soc.cpu.latched_compr
.sym 35792 soc.cpu.reg_pc[1]
.sym 35795 soc.cpu.latched_compr_SB_CARRY_I0_CO[2]
.sym 35797 soc.cpu.latched_compr_SB_LUT4_I3_O[1]
.sym 35798 soc.cpu.reg_pc[2]
.sym 35799 soc.cpu.latched_compr_SB_CARRY_I0_CO[1]
.sym 35801 soc.cpu.latched_compr_SB_CARRY_I0_CO[3]
.sym 35803 soc.cpu.reg_pc[3]
.sym 35805 soc.cpu.latched_compr_SB_CARRY_I0_CO[2]
.sym 35807 soc.cpu.latched_compr_SB_CARRY_I0_CO[4]
.sym 35810 soc.cpu.reg_pc[4]
.sym 35811 soc.cpu.latched_compr_SB_CARRY_I0_CO[3]
.sym 35813 soc.cpu.latched_compr_SB_CARRY_I0_CO[5]
.sym 35815 soc.cpu.reg_pc[5]
.sym 35817 soc.cpu.latched_compr_SB_CARRY_I0_CO[4]
.sym 35819 $nextpnr_ICESTORM_LC_6$I3
.sym 35821 soc.cpu.reg_pc[6]
.sym 35823 soc.cpu.latched_compr_SB_CARRY_I0_CO[5]
.sym 35825 $nextpnr_ICESTORM_LC_6$COUT
.sym 35827 $PACKER_VCC_NET
.sym 35829 $nextpnr_ICESTORM_LC_6$I3
.sym 35831 soc.cpu.latched_compr_SB_CARRY_I0_CO[7]
.sym 35833 soc.cpu.reg_pc[7]
.sym 35839 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_6_I2[1]
.sym 35840 soc.cpu.cpuregs.wdata_SB_LUT4_O_18_I2[3]
.sym 35841 soc.cpu.cpuregs.wdata_SB_LUT4_O_18_I2[2]
.sym 35842 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_6_I2_SB_LUT4_O_1_I2[2]
.sym 35843 soc.cpu.cpuregs_wrdata[15]
.sym 35844 soc.cpu.cpuregs.wdata_SB_LUT4_O_21_I2[3]
.sym 35845 soc.cpu.cpuregs.wdata_SB_LUT4_O_23_I2[3]
.sym 35846 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_6_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2]
.sym 35849 soc.cpu.latched_compr_SB_LUT4_I1_O[23]
.sym 35850 soc.cpu.latched_compr_SB_LUT4_I1_O[16]
.sym 35851 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[0]
.sym 35852 soc.cpu.cpu_state[4]
.sym 35853 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[1]
.sym 35854 soc.cpu.reg_out[2]
.sym 35856 soc.cpu.reg_pc[1]
.sym 35858 soc.cpu.cpu_state[2]
.sym 35859 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_I1[2]
.sym 35860 soc.cpu.decoded_imm[5]
.sym 35861 soc.cpu.cpuregs_rs1[15]
.sym 35862 soc.cpu.reg_pc[7]
.sym 35863 soc.cpu.decoded_imm[16]
.sym 35864 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[26]
.sym 35865 soc.cpu.latched_store_SB_LUT4_I3_O[0]
.sym 35866 soc.cpu.reg_pc[12]
.sym 35867 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_O_1_I2[0]
.sym 35868 soc.cpu.timer[28]
.sym 35869 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[11]
.sym 35870 soc.cpu.alu_out_q[21]
.sym 35871 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[0]
.sym 35872 soc.cpu.reg_pc[13]
.sym 35873 soc.cpu.timer[27]
.sym 35874 soc.cpu.instr_rdinstr
.sym 35875 soc.cpu.latched_compr_SB_CARRY_I0_CO[7]
.sym 35880 soc.cpu.reg_pc[8]
.sym 35882 soc.cpu.reg_pc[12]
.sym 35883 soc.cpu.reg_pc[13]
.sym 35885 soc.cpu.reg_pc[14]
.sym 35891 $PACKER_VCC_NET
.sym 35896 soc.cpu.reg_pc[11]
.sym 35898 soc.cpu.reg_pc[9]
.sym 35900 soc.cpu.reg_pc[10]
.sym 35912 $nextpnr_ICESTORM_LC_7$I3
.sym 35915 soc.cpu.reg_pc[8]
.sym 35916 soc.cpu.latched_compr_SB_CARRY_I0_CO[7]
.sym 35918 $nextpnr_ICESTORM_LC_7$COUT
.sym 35920 $PACKER_VCC_NET
.sym 35922 $nextpnr_ICESTORM_LC_7$I3
.sym 35924 soc.cpu.latched_compr_SB_CARRY_I0_CO[9]
.sym 35927 soc.cpu.reg_pc[9]
.sym 35930 soc.cpu.latched_compr_SB_CARRY_I0_CO[10]
.sym 35932 soc.cpu.reg_pc[10]
.sym 35934 soc.cpu.latched_compr_SB_CARRY_I0_CO[9]
.sym 35936 soc.cpu.latched_compr_SB_CARRY_I0_CO[11]
.sym 35939 soc.cpu.reg_pc[11]
.sym 35940 soc.cpu.latched_compr_SB_CARRY_I0_CO[10]
.sym 35942 soc.cpu.latched_compr_SB_CARRY_I0_CO[12]
.sym 35944 soc.cpu.reg_pc[12]
.sym 35946 soc.cpu.latched_compr_SB_CARRY_I0_CO[11]
.sym 35948 soc.cpu.latched_compr_SB_CARRY_I0_CO[13]
.sym 35950 soc.cpu.reg_pc[13]
.sym 35952 soc.cpu.latched_compr_SB_CARRY_I0_CO[12]
.sym 35954 soc.cpu.latched_compr_SB_CARRY_I0_CO[14]
.sym 35957 soc.cpu.reg_pc[14]
.sym 35958 soc.cpu.latched_compr_SB_CARRY_I0_CO[13]
.sym 35962 soc.cpu.cpuregs.wdata_SB_LUT4_O_I1_SB_LUT4_O_I2[2]
.sym 35963 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[11]
.sym 35964 soc.cpu.reg_pc[9]
.sym 35965 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[8]
.sym 35966 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[12]
.sym 35967 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_16_I3[2]
.sym 35968 soc.cpu.cpuregs.wdata_SB_LUT4_O_I1[1]
.sym 35969 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_22_I3[2]
.sym 35973 soc.cpu.latched_compr_SB_LUT4_I1_O[24]
.sym 35974 soc.cpu.latched_stalu
.sym 35975 soc.cpu.reg_pc[29]
.sym 35976 soc.cpu.instr_waitirq_SB_LUT4_I2_O[3]
.sym 35977 $PACKER_VCC_NET
.sym 35978 soc.cpu.decoded_imm[6]
.sym 35979 soc.cpu.latched_store_SB_LUT4_I3_O[0]
.sym 35980 soc.cpu.decoded_imm[14]
.sym 35981 soc.cpu.reg_next_pc[0]
.sym 35982 soc.cpu.decoded_imm[1]
.sym 35983 soc.cpu.irq_mask[9]
.sym 35984 soc.cpu.reg_pc[8]
.sym 35985 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_19_I3[1]
.sym 35986 soc.cpu.reg_pc[10]
.sym 35987 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[30]
.sym 35988 soc.cpu.reg_pc[15]
.sym 35989 soc.cpu.instr_timer_SB_LUT4_I3_O_SB_LUT4_O_I0[0]
.sym 35990 soc.cpu.timer[30]
.sym 35991 soc.cpu.cpuregs_waddr[4]
.sym 35992 soc.cpu.latched_compr_SB_LUT4_I1_O[21]
.sym 35993 soc.cpu.reg_pc[21]
.sym 35994 soc.cpu.cpuregs.wdata_SB_LUT4_O_I1_SB_LUT4_O_I2[3]
.sym 35995 soc.cpu.alu_out_q[20]
.sym 35996 soc.cpu.latched_compr_SB_LUT4_I1_O[15]
.sym 35997 soc.cpu.latched_store_SB_LUT4_I3_1_O[3]
.sym 35998 soc.cpu.latched_compr_SB_CARRY_I0_CO[14]
.sym 36006 soc.cpu.reg_pc[22]
.sym 36017 soc.cpu.reg_pc[21]
.sym 36020 soc.cpu.reg_pc[17]
.sym 36025 soc.cpu.reg_pc[18]
.sym 36026 soc.cpu.reg_pc[15]
.sym 36027 soc.cpu.reg_pc[16]
.sym 36031 soc.cpu.reg_pc[20]
.sym 36034 soc.cpu.reg_pc[19]
.sym 36035 soc.cpu.latched_compr_SB_CARRY_I0_CO[15]
.sym 36037 soc.cpu.reg_pc[15]
.sym 36039 soc.cpu.latched_compr_SB_CARRY_I0_CO[14]
.sym 36041 soc.cpu.latched_compr_SB_CARRY_I0_CO[16]
.sym 36044 soc.cpu.reg_pc[16]
.sym 36045 soc.cpu.latched_compr_SB_CARRY_I0_CO[15]
.sym 36047 soc.cpu.latched_compr_SB_CARRY_I0_CO[17]
.sym 36049 soc.cpu.reg_pc[17]
.sym 36051 soc.cpu.latched_compr_SB_CARRY_I0_CO[16]
.sym 36053 soc.cpu.latched_compr_SB_CARRY_I0_CO[18]
.sym 36055 soc.cpu.reg_pc[18]
.sym 36057 soc.cpu.latched_compr_SB_CARRY_I0_CO[17]
.sym 36059 soc.cpu.latched_compr_SB_CARRY_I0_CO[19]
.sym 36062 soc.cpu.reg_pc[19]
.sym 36063 soc.cpu.latched_compr_SB_CARRY_I0_CO[18]
.sym 36065 soc.cpu.latched_compr_SB_CARRY_I0_CO[20]
.sym 36068 soc.cpu.reg_pc[20]
.sym 36069 soc.cpu.latched_compr_SB_CARRY_I0_CO[19]
.sym 36071 soc.cpu.latched_compr_SB_CARRY_I0_CO[21]
.sym 36073 soc.cpu.reg_pc[21]
.sym 36075 soc.cpu.latched_compr_SB_CARRY_I0_CO[20]
.sym 36077 soc.cpu.latched_compr_SB_CARRY_I0_CO[22]
.sym 36080 soc.cpu.reg_pc[22]
.sym 36081 soc.cpu.latched_compr_SB_CARRY_I0_CO[21]
.sym 36085 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.sym 36086 soc.cpu.reg_pc[12]
.sym 36087 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[14]
.sym 36088 soc.cpu.do_waitirq_SB_LUT4_I1_O[0]
.sym 36089 soc.cpu.reg_pc[13]
.sym 36090 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[9]
.sym 36091 soc.cpu.reg_pc[10]
.sym 36092 soc.cpu.reg_pc[15]
.sym 36093 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_18_I3[1]
.sym 36095 soc.cpu.latched_compr_SB_CARRY_I0_CO[25]
.sym 36096 COLHI$SB_IO_OUT
.sym 36097 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_23_I1_SB_LUT4_O_1_I2[1]
.sym 36099 soc.cpu.mem_do_rinst
.sym 36100 soc.cpu.reg_pc[22]
.sym 36101 soc.cpu.decoded_imm[10]
.sym 36102 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[1]
.sym 36103 soc.cpu.timer[22]
.sym 36104 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O[1]
.sym 36105 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[0]
.sym 36106 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[11]
.sym 36107 soc.cpu.instr_jalr
.sym 36108 soc.cpu.trap
.sym 36109 soc.cpu.pcpi_rs1[20]
.sym 36110 soc.cpu.cpuregs.regs.0.0.1_RADDR_1[0]
.sym 36111 soc.cpu.reg_pc[18]
.sym 36112 soc.cpu.latched_compr_SB_LUT4_I1_O[17]
.sym 36113 soc.cpu.reg_pc[16]
.sym 36114 soc.cpu.alu_out_q[19]
.sym 36115 soc.cpu.latched_stalu
.sym 36116 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[16]
.sym 36117 soc.cpu.reg_pc[20]
.sym 36118 soc.cpu.alu_out_q[30]
.sym 36119 soc.cpu.cpu_state[2]
.sym 36120 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_18_I3[2]
.sym 36121 soc.cpu.latched_compr_SB_CARRY_I0_CO[22]
.sym 36126 soc.cpu.reg_pc[26]
.sym 36129 soc.cpu.reg_pc[29]
.sym 36137 $PACKER_VCC_NET
.sym 36138 soc.cpu.reg_pc[27]
.sym 36147 soc.cpu.reg_pc[28]
.sym 36151 soc.cpu.reg_pc[24]
.sym 36152 soc.cpu.reg_pc[25]
.sym 36155 soc.cpu.reg_pc[23]
.sym 36158 soc.cpu.latched_compr_SB_CARRY_I0_CO[23]
.sym 36161 soc.cpu.reg_pc[23]
.sym 36162 soc.cpu.latched_compr_SB_CARRY_I0_CO[22]
.sym 36164 soc.cpu.latched_compr_SB_CARRY_I0_CO[24]
.sym 36166 soc.cpu.reg_pc[24]
.sym 36168 soc.cpu.latched_compr_SB_CARRY_I0_CO[23]
.sym 36170 $nextpnr_ICESTORM_LC_8$I3
.sym 36172 soc.cpu.reg_pc[25]
.sym 36174 soc.cpu.latched_compr_SB_CARRY_I0_CO[24]
.sym 36176 $nextpnr_ICESTORM_LC_8$COUT
.sym 36178 $PACKER_VCC_NET
.sym 36180 $nextpnr_ICESTORM_LC_8$I3
.sym 36182 soc.cpu.latched_compr_SB_CARRY_I0_CO[26]
.sym 36185 soc.cpu.reg_pc[26]
.sym 36188 soc.cpu.latched_compr_SB_CARRY_I0_CO[27]
.sym 36191 soc.cpu.reg_pc[27]
.sym 36192 soc.cpu.latched_compr_SB_CARRY_I0_CO[26]
.sym 36194 soc.cpu.latched_compr_SB_CARRY_I0_CO[28]
.sym 36196 soc.cpu.reg_pc[28]
.sym 36198 soc.cpu.latched_compr_SB_CARRY_I0_CO[27]
.sym 36200 soc.cpu.latched_compr_SB_CARRY_I0_CO[29]
.sym 36203 soc.cpu.reg_pc[29]
.sym 36204 soc.cpu.latched_compr_SB_CARRY_I0_CO[28]
.sym 36208 soc.cpu.reg_pc[19]
.sym 36209 soc.cpu.reg_pc[24]
.sym 36210 soc.cpu.reg_pc[20]
.sym 36211 soc.cpu.reg_pc[21]
.sym 36212 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_15_I1_SB_LUT4_O_I2_SB_LUT4_O_I3[2]
.sym 36213 soc.cpu.reg_pc[23]
.sym 36214 soc.cpu.irq_delay_SB_LUT4_I2_O[1]
.sym 36215 soc.cpu.reg_pc[18]
.sym 36220 soc.cpu.reg_pc[26]
.sym 36222 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 36223 $PACKER_VCC_NET
.sym 36226 soc.cpu.mem_do_prefetch_SB_LUT4_I3_1_O[1]
.sym 36227 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I0_O[3]
.sym 36230 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O[2]
.sym 36231 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[14]
.sym 36232 soc.cpu.cpuregs.wdata_SB_LUT4_O_18_I2_SB_LUT4_O_I2[3]
.sym 36233 soc.cpu.reg_pc[28]
.sym 36234 COMM[3]$SB_IO_OUT
.sym 36235 soc.cpu.cpuregs.wdata_SB_LUT4_O_14_I2_SB_LUT4_O_I2[2]
.sym 36236 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_18_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2[1]
.sym 36237 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_8_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[1]
.sym 36238 soc.cpu.alu_out_q[25]
.sym 36239 soc.cpu.reg_pc[18]
.sym 36240 soc.cpu.latched_branch_SB_LUT4_I2_I1[3]
.sym 36241 soc.cpu.reg_pc[19]
.sym 36242 soc.cpu.alu_out_SB_LUT4_O_29_I1[1]
.sym 36244 soc.cpu.latched_compr_SB_CARRY_I0_CO[29]
.sym 36249 soc.cpu.instr_timer_SB_LUT4_I3_O[3]
.sym 36251 soc.cpu.timer[31]
.sym 36252 soc.cpu.instr_timer_SB_LUT4_I3_O[0]
.sym 36253 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_8_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[1]
.sym 36254 soc.cpu.reg_pc[31]
.sym 36256 soc.cpu.cpuregs_rs1[17]
.sym 36257 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[30]
.sym 36260 soc.cpu.instr_timer_SB_LUT4_I3_O[0]
.sym 36261 soc.cpu.instr_timer_SB_LUT4_I3_O[3]
.sym 36262 soc.cpu.reg_pc[30]
.sym 36265 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 36266 soc.cpu.timer[28]
.sym 36268 soc.cpu.irq_mask[9]
.sym 36269 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[17]
.sym 36270 soc.cpu.timer[18]
.sym 36271 soc.cpu.cpuregs_rs1[16]
.sym 36273 soc.cpu.cpuregs_rs1[30]
.sym 36274 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_16_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[1]
.sym 36275 soc.cpu.timer[30]
.sym 36276 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[16]
.sym 36277 soc.cpu.irq_pending[9]
.sym 36279 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_18_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2[1]
.sym 36280 soc.cpu.timer[16]
.sym 36281 soc.cpu.latched_compr_SB_CARRY_I0_CO[30]
.sym 36284 soc.cpu.reg_pc[30]
.sym 36285 soc.cpu.latched_compr_SB_CARRY_I0_CO[29]
.sym 36290 soc.cpu.reg_pc[31]
.sym 36291 soc.cpu.latched_compr_SB_CARRY_I0_CO[30]
.sym 36294 soc.cpu.instr_timer_SB_LUT4_I3_O[0]
.sym 36295 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[30]
.sym 36296 soc.cpu.instr_timer_SB_LUT4_I3_O[3]
.sym 36297 soc.cpu.cpuregs_rs1[30]
.sym 36300 soc.cpu.timer[30]
.sym 36301 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_8_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[1]
.sym 36302 soc.cpu.timer[28]
.sym 36303 soc.cpu.timer[31]
.sym 36306 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 36307 soc.cpu.irq_pending[9]
.sym 36309 soc.cpu.irq_mask[9]
.sym 36312 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_18_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2[1]
.sym 36313 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_16_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[1]
.sym 36314 soc.cpu.timer[18]
.sym 36315 soc.cpu.timer[16]
.sym 36318 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[17]
.sym 36319 soc.cpu.instr_timer_SB_LUT4_I3_O[0]
.sym 36320 soc.cpu.instr_timer_SB_LUT4_I3_O[3]
.sym 36321 soc.cpu.cpuregs_rs1[17]
.sym 36324 soc.cpu.instr_timer_SB_LUT4_I3_O[0]
.sym 36325 soc.cpu.cpuregs_rs1[16]
.sym 36326 soc.cpu.instr_timer_SB_LUT4_I3_O[3]
.sym 36327 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[16]
.sym 36329 clk$SB_IO_IN_$glb_clk
.sym 36330 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 36331 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[18]
.sym 36332 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_15_I1[2]
.sym 36333 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_10_I2_SB_LUT4_O_I2[3]
.sym 36334 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_15_I1_SB_LUT4_O_I2[2]
.sym 36335 soc.cpu.irq_pending[9]
.sym 36336 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_13_I1[1]
.sym 36337 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_12_I3[2]
.sym 36338 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_10_I2[1]
.sym 36340 soc.cpu.instr_sh_SB_LUT4_I1_1_O[0]
.sym 36344 soc.cpu.reg_pc[29]
.sym 36345 soc.cpu.is_lb_lh_lw_lbu_lhu
.sym 36347 soc.cpu.instr_waitirq_SB_LUT4_I2_O[3]
.sym 36348 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_16_I2[1]
.sym 36349 soc.cpu.cpu_state[4]
.sym 36350 soc.cpu.irq_pending[21]
.sym 36352 soc.cpu.reg_pc[24]
.sym 36354 soc.cpu.instr_waitirq
.sym 36355 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[17]
.sym 36356 soc.cpu.timer[30]
.sym 36357 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_12_I3[1]
.sym 36358 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[19]
.sym 36359 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[0]
.sym 36360 soc.cpu.instr_maskirq
.sym 36361 soc.cpu.reg_pc[23]
.sym 36362 soc.cpu.alu_out_q[21]
.sym 36363 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_O_1_I2[0]
.sym 36364 soc.cpu.timer[27]
.sym 36366 soc.cpu.instr_rdinstr
.sym 36372 soc.cpu.latched_store_SB_LUT4_I3_O[0]
.sym 36373 soc.cpu.cpuregs.wdata_SB_LUT4_O_4_I2_SB_LUT4_O_1_I2[2]
.sym 36374 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_O_1_I2[0]
.sym 36375 soc.cpu.irq_mask[9]
.sym 36376 soc.cpu.cpuregs.wdata_SB_LUT4_O_14_I2_SB_LUT4_O_I2[3]
.sym 36377 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 36378 soc.cpu.cpuregs.wdata_SB_LUT4_O_4_I2_SB_LUT4_O_1_I2[1]
.sym 36379 soc.cpu.cpuregs.wdata_SB_LUT4_O_14_I2[2]
.sym 36380 soc.cpu.cpuregs.wdata_SB_LUT4_O_4_I2_SB_LUT4_O_1_I2[3]
.sym 36381 soc.cpu.cpuregs.wdata_SB_LUT4_O_4_I2_SB_LUT4_O_1_I2[0]
.sym 36383 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_12_I3[1]
.sym 36384 soc.cpu.alu_out_q[19]
.sym 36385 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[0]
.sym 36386 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_O_1_I2[3]
.sym 36387 soc.cpu.irq_mask[26]
.sym 36388 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_18_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 36389 soc.cpu.count_instr[49]
.sym 36390 soc.cpu.count_instr[57]
.sym 36391 soc.cpu.cpuregs.wdata_SB_LUT4_O_14_I2[3]
.sym 36392 soc.cpu.latched_stalu
.sym 36393 soc.cpu.irq_mask[20]
.sym 36394 soc.cpu.irq_pending[20]
.sym 36395 soc.cpu.cpuregs.wdata_SB_LUT4_O_14_I2_SB_LUT4_O_I2[2]
.sym 36397 soc.cpu.irq_pending[26]
.sym 36398 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_O_1_I2[0]
.sym 36399 soc.cpu.latched_compr_SB_LUT4_I1_O[18]
.sym 36400 soc.cpu.irq_pending[9]
.sym 36401 soc.cpu.latched_branch_SB_LUT4_I2_I1[3]
.sym 36402 soc.cpu.reg_out[19]
.sym 36403 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_11_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 36405 soc.cpu.irq_pending[26]
.sym 36406 soc.cpu.irq_pending[9]
.sym 36407 soc.cpu.irq_mask[26]
.sym 36408 soc.cpu.irq_mask[9]
.sym 36411 soc.cpu.irq_mask[20]
.sym 36412 soc.cpu.cpuregs.wdata_SB_LUT4_O_14_I2_SB_LUT4_O_I2[3]
.sym 36413 soc.cpu.cpuregs.wdata_SB_LUT4_O_14_I2_SB_LUT4_O_I2[2]
.sym 36414 soc.cpu.irq_pending[20]
.sym 36417 soc.cpu.count_instr[57]
.sym 36418 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_O_1_I2[3]
.sym 36419 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_11_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 36420 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_O_1_I2[0]
.sym 36423 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 36424 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_12_I3[1]
.sym 36425 soc.cpu.cpuregs.wdata_SB_LUT4_O_14_I2_SB_LUT4_O_I2[2]
.sym 36426 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[0]
.sym 36429 soc.cpu.cpuregs.wdata_SB_LUT4_O_4_I2_SB_LUT4_O_1_I2[0]
.sym 36430 soc.cpu.cpuregs.wdata_SB_LUT4_O_4_I2_SB_LUT4_O_1_I2[2]
.sym 36431 soc.cpu.cpuregs.wdata_SB_LUT4_O_4_I2_SB_LUT4_O_1_I2[1]
.sym 36432 soc.cpu.cpuregs.wdata_SB_LUT4_O_4_I2_SB_LUT4_O_1_I2[3]
.sym 36435 soc.cpu.cpuregs.wdata_SB_LUT4_O_14_I2[2]
.sym 36436 soc.cpu.latched_compr_SB_LUT4_I1_O[18]
.sym 36437 soc.cpu.cpuregs.wdata_SB_LUT4_O_14_I2[3]
.sym 36438 soc.cpu.latched_branch_SB_LUT4_I2_I1[3]
.sym 36441 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_18_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 36442 soc.cpu.count_instr[49]
.sym 36443 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_O_1_I2[0]
.sym 36444 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_O_1_I2[3]
.sym 36447 soc.cpu.reg_out[19]
.sym 36448 soc.cpu.latched_store_SB_LUT4_I3_O[0]
.sym 36449 soc.cpu.alu_out_q[19]
.sym 36450 soc.cpu.latched_stalu
.sym 36454 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_18_I1_SB_LUT4_O_I2[3]
.sym 36455 soc.cpu.cpuregs.wdata_SB_LUT4_O_12_I2[3]
.sym 36456 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[20]
.sym 36457 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I1[3]
.sym 36458 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_10_I3[2]
.sym 36459 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_18_I1_SB_LUT4_O_I2[2]
.sym 36460 soc.cpu.do_waitirq_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_2_I3[2]
.sym 36461 soc.cpu.do_waitirq_SB_LUT4_I1_O_SB_LUT4_O_I0[1]
.sym 36463 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_13_I1[1]
.sym 36466 soc.cpu.latched_store_SB_LUT4_I3_O[0]
.sym 36467 soc.cpu.cpuregs.wdata_SB_LUT4_O_4_I2_SB_LUT4_O_1_I2[0]
.sym 36468 soc.cpu.decoded_imm_j[10]
.sym 36469 soc.cpu.alu_out_SB_LUT4_O_5_I2_SB_LUT4_O_I3[1]
.sym 36470 soc.cpu.reg_pc[25]
.sym 36471 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_10_I2[1]
.sym 36472 soc.cpu.latched_stalu
.sym 36473 soc.cpu.cpuregs_rs1[17]
.sym 36474 soc.cpu.decoded_imm[23]
.sym 36475 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_13_I1_SB_LUT4_O_1_I2[2]
.sym 36476 soc.cpu.reg_pc[30]
.sym 36477 soc.cpu.compressed_instr_SB_LUT4_I1_O[30]
.sym 36478 soc.cpu.irq_pending[23]
.sym 36479 soc.cpu.latched_store_SB_LUT4_I3_1_O[3]
.sym 36480 soc.cpu.latched_compr_SB_LUT4_I1_O[21]
.sym 36481 soc.cpu.irq_pending[20]
.sym 36482 soc.cpu.latched_store_SB_LUT4_I3_1_O[3]
.sym 36483 soc.cpu.irq_pending[26]
.sym 36484 soc.cpu.latched_compr_SB_LUT4_I1_O[15]
.sym 36486 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_O_I0[3]
.sym 36487 soc.cpu.cpuregs_waddr[4]
.sym 36488 soc.cpu.alu_out_q[20]
.sym 36489 soc.cpu.cpuregs_wrdata[20]
.sym 36495 soc.cpu.irq_pending[21]
.sym 36496 soc.cpu.count_cycle[61]
.sym 36497 soc.cpu.instr_retirq
.sym 36499 soc.cpu.timer[25]
.sym 36500 soc.cpu.instr_retirq
.sym 36501 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_18_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2[3]
.sym 36503 soc.cpu.instr_timer
.sym 36505 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_11_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2[2]
.sym 36506 soc.cpu.irq_mask_SB_DFFESS_Q_E
.sym 36507 soc.cpu.instr_rdcycleh
.sym 36508 soc.cpu.instr_rdinstr
.sym 36509 soc.cpu.timer[16]
.sym 36510 soc.cpu.count_instr[29]
.sym 36511 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2[3]
.sym 36512 soc.cpu.irq_mask[21]
.sym 36514 soc.cpu.cpuregs_rs1[16]
.sym 36517 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_18_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2[2]
.sym 36518 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2[2]
.sym 36519 soc.cpu.cpuregs_rs1[17]
.sym 36520 soc.cpu.instr_maskirq
.sym 36522 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_11_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2[3]
.sym 36523 soc.cpu.irq_mask[25]
.sym 36524 soc.cpu.irq_mask[16]
.sym 36525 soc.cpu.cpuregs_rs1[25]
.sym 36526 soc.cpu.cpuregs_rs1[22]
.sym 36528 soc.cpu.irq_mask[16]
.sym 36529 soc.cpu.timer[16]
.sym 36530 soc.cpu.instr_maskirq
.sym 36531 soc.cpu.instr_timer
.sym 36534 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2[2]
.sym 36535 soc.cpu.instr_retirq
.sym 36536 soc.cpu.cpuregs_rs1[16]
.sym 36537 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2[3]
.sym 36540 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_18_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2[2]
.sym 36541 soc.cpu.cpuregs_rs1[17]
.sym 36542 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_18_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2[3]
.sym 36543 soc.cpu.instr_retirq
.sym 36546 soc.cpu.instr_timer
.sym 36547 soc.cpu.timer[25]
.sym 36548 soc.cpu.irq_mask[25]
.sym 36549 soc.cpu.instr_maskirq
.sym 36554 soc.cpu.cpuregs_rs1[22]
.sym 36558 soc.cpu.count_cycle[61]
.sym 36559 soc.cpu.count_instr[29]
.sym 36560 soc.cpu.instr_rdcycleh
.sym 36561 soc.cpu.instr_rdinstr
.sym 36566 soc.cpu.irq_pending[21]
.sym 36567 soc.cpu.irq_mask[21]
.sym 36570 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_11_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2[2]
.sym 36571 soc.cpu.instr_retirq
.sym 36572 soc.cpu.cpuregs_rs1[25]
.sym 36573 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_11_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2[3]
.sym 36574 soc.cpu.irq_mask_SB_DFFESS_Q_E
.sym 36575 clk$SB_IO_IN_$glb_clk
.sym 36576 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 36577 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_8_I2_SB_LUT4_O_I2[2]
.sym 36578 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[19]
.sym 36579 soc.cpu.cpuregs_wrdata[22]
.sym 36580 soc.cpu.cpuregs.wdata_SB_LUT4_O_11_I2[3]
.sym 36581 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_11_I3[2]
.sym 36582 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I0[1]
.sym 36583 soc.cpu.cpuregs.wdata_SB_LUT4_O_30_I2_SB_LUT4_O_I2[0]
.sym 36584 soc.cpu.irq_pending[22]
.sym 36589 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O[1]
.sym 36590 soc.cpu.latched_compr_SB_LUT4_I1_O[26]
.sym 36591 soc.cpu.instr_retirq
.sym 36592 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I1[3]
.sym 36594 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O[1]
.sym 36595 soc.cpu.reg_out[25]
.sym 36596 soc.cpu.instr_retirq
.sym 36598 soc.cpu.latched_stalu
.sym 36599 soc.cpu.instr_timer
.sym 36600 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[20]
.sym 36601 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_14_I3[1]
.sym 36603 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_18_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2[2]
.sym 36605 soc.cpu.latched_compr_SB_LUT4_I1_O[17]
.sym 36606 soc.cpu.cpuregs.regs.0.0.1_RADDR_1[0]
.sym 36607 soc.cpu.irq_mask[18]
.sym 36608 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_8_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2[2]
.sym 36609 soc.cpu.irq_mask[25]
.sym 36610 soc.cpu.irq_mask[16]
.sym 36611 soc.cpu.alu_out_q[30]
.sym 36612 soc.cpu.cpuregs_rs1[22]
.sym 36619 soc.cpu.irq_mask[21]
.sym 36620 soc.cpu.cpuregs.wdata_SB_LUT4_O_13_I2_SB_LUT4_O_I3[3]
.sym 36621 soc.cpu.count_instr[61]
.sym 36622 soc.cpu.count_cycle[29]
.sym 36623 soc.cpu.latched_branch_SB_LUT4_I2_I1[3]
.sym 36624 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_11_I3[1]
.sym 36625 soc.cpu.irq_pending[20]
.sym 36626 soc.cpu.irq_pending[21]
.sym 36627 soc.cpu.cpuregs.wdata_SB_LUT4_O_13_I2[1]
.sym 36629 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 36631 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_8_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2]
.sym 36632 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_8_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 36633 soc.cpu.latched_compr_SB_LUT4_I1_O[19]
.sym 36634 soc.cpu.instr_retirq_SB_LUT4_I2_O[0]
.sym 36635 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_O_1_I2[0]
.sym 36636 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 36639 soc.cpu.irq_mask[20]
.sym 36641 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[0]
.sym 36642 soc.cpu.latched_store_SB_LUT4_I3_O[0]
.sym 36644 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_O_1_I2[3]
.sym 36646 soc.cpu.cpuregs.wdata_SB_LUT4_O_13_I2[0]
.sym 36647 soc.cpu.latched_stalu
.sym 36648 soc.cpu.alu_out_q[20]
.sym 36649 soc.cpu.reg_out[20]
.sym 36652 soc.cpu.irq_mask[21]
.sym 36654 soc.cpu.irq_pending[21]
.sym 36657 soc.cpu.irq_mask[20]
.sym 36658 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 36659 soc.cpu.irq_pending[20]
.sym 36660 soc.cpu.cpuregs.wdata_SB_LUT4_O_13_I2_SB_LUT4_O_I3[3]
.sym 36663 soc.cpu.reg_out[20]
.sym 36664 soc.cpu.alu_out_q[20]
.sym 36665 soc.cpu.latched_stalu
.sym 36666 soc.cpu.latched_store_SB_LUT4_I3_O[0]
.sym 36671 soc.cpu.cpuregs.wdata_SB_LUT4_O_13_I2[0]
.sym 36672 soc.cpu.cpuregs.wdata_SB_LUT4_O_13_I2[1]
.sym 36675 soc.cpu.latched_compr_SB_LUT4_I1_O[19]
.sym 36676 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[0]
.sym 36677 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_11_I3[1]
.sym 36678 soc.cpu.latched_branch_SB_LUT4_I2_I1[3]
.sym 36681 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_O_1_I2[3]
.sym 36682 soc.cpu.count_cycle[29]
.sym 36683 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_8_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 36684 soc.cpu.instr_retirq_SB_LUT4_I2_O[0]
.sym 36688 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_O_1_I2[0]
.sym 36689 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_8_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2]
.sym 36690 soc.cpu.count_instr[61]
.sym 36693 soc.cpu.irq_mask[20]
.sym 36695 soc.cpu.irq_pending[20]
.sym 36697 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 36698 clk$SB_IO_IN_$glb_clk
.sym 36699 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 36700 soc.cpu.cpuregs.wdata_SB_LUT4_O_15_I2[0]
.sym 36701 soc.cpu.do_waitirq_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_2_I3[0]
.sym 36702 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[22]
.sym 36703 soc.cpu.cpuregs_wrdata[18]
.sym 36704 soc.cpu.cpuregs.wdata_SB_LUT4_O_6_I2_SB_LUT4_O_I2[0]
.sym 36705 soc.cpu.cpuregs.wdata_SB_LUT4_O_15_I2[1]
.sym 36706 soc.cpu.cpuregs_wrdata[16]
.sym 36707 soc.cpu.cpuregs.wdata_SB_LUT4_O_17_I2[3]
.sym 36710 display.refresh_tick_SB_DFFSR_C_Q_SB_LUT4_I2_O[3]
.sym 36713 soc.cpu.instr_timer
.sym 36716 soc.cpu.cpuregs_wrdata[28]
.sym 36717 soc.cpu.cpuregs.wdata_SB_LUT4_O_11_I2[2]
.sym 36719 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I0[0]
.sym 36720 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_9_I2_SB_LUT4_O_I2[2]
.sym 36721 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[19]
.sym 36722 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_9_I2[1]
.sym 36723 soc.cpu.cpuregs_wrdata[22]
.sym 36724 soc.cpu.cpuregs.wdata_SB_LUT4_O_18_I2_SB_LUT4_O_I2[3]
.sym 36725 soc.cpu.cpuregs.wdata_SB_LUT4_O_6_I2_SB_LUT4_O_I2[0]
.sym 36726 COMM[3]$SB_IO_OUT
.sym 36727 soc.cpu.cpuregs_wrdata[20]
.sym 36728 soc.cpu.latched_branch_SB_LUT4_I2_I1[3]
.sym 36729 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_8_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[1]
.sym 36730 soc.cpu.alu_out_q[25]
.sym 36732 soc.cpu.latched_branch_SB_LUT4_I2_I1[3]
.sym 36734 soc.cpu.irq_mask[18]
.sym 36735 soc.cpu.do_waitirq_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_2_I3[0]
.sym 36741 soc.cpu.latched_branch_SB_LUT4_I2_I1[3]
.sym 36742 soc.cpu.alu_out_q[23]
.sym 36743 soc.cpu.irq_mask_SB_DFFESS_Q_E
.sym 36744 soc.cpu.irq_mask[30]
.sym 36745 soc.cpu.reg_out[23]
.sym 36746 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_8_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2[3]
.sym 36748 display.refresh_tick_SB_DFFSR_C_Q[2]
.sym 36750 display.refresh_tick_SB_DFFSR_C_Q[3]
.sym 36751 soc.cpu.cpuregs_rs1[29]
.sym 36752 soc.cpu.latched_store_SB_LUT4_I3_O[0]
.sym 36754 soc.cpu.latched_store_SB_LUT4_I3_1_O[3]
.sym 36757 soc.cpu.irq_pending[30]
.sym 36758 soc.cpu.cpuregs.wdata_SB_LUT4_O_10_I2[2]
.sym 36759 soc.cpu.cpuregs.wdata_SB_LUT4_O_10_I2[3]
.sym 36760 soc.cpu.cpuregs_rs1[16]
.sym 36761 soc.cpu.instr_retirq
.sym 36762 soc.cpu.latched_stalu
.sym 36764 soc.cpu.latched_compr_SB_LUT4_I1_O[22]
.sym 36768 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_8_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2[2]
.sym 36769 soc.cpu.cpuregs_rs1[30]
.sym 36774 soc.cpu.latched_store_SB_LUT4_I3_1_O[3]
.sym 36775 soc.cpu.alu_out_q[23]
.sym 36776 soc.cpu.reg_out[23]
.sym 36777 soc.cpu.latched_stalu
.sym 36780 soc.cpu.alu_out_q[23]
.sym 36781 soc.cpu.reg_out[23]
.sym 36782 soc.cpu.latched_stalu
.sym 36783 soc.cpu.latched_store_SB_LUT4_I3_O[0]
.sym 36789 soc.cpu.cpuregs_rs1[16]
.sym 36794 soc.cpu.cpuregs_rs1[30]
.sym 36798 soc.cpu.cpuregs.wdata_SB_LUT4_O_10_I2[3]
.sym 36799 soc.cpu.cpuregs.wdata_SB_LUT4_O_10_I2[2]
.sym 36800 soc.cpu.latched_branch_SB_LUT4_I2_I1[3]
.sym 36801 soc.cpu.latched_compr_SB_LUT4_I1_O[22]
.sym 36804 display.refresh_tick_SB_DFFSR_C_Q[2]
.sym 36805 display.refresh_tick_SB_DFFSR_C_Q[3]
.sym 36811 soc.cpu.irq_mask[30]
.sym 36812 soc.cpu.irq_pending[30]
.sym 36816 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_8_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2[3]
.sym 36817 soc.cpu.instr_retirq
.sym 36818 soc.cpu.cpuregs_rs1[29]
.sym 36819 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_8_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2[2]
.sym 36820 soc.cpu.irq_mask_SB_DFFESS_Q_E
.sym 36821 clk$SB_IO_IN_$glb_clk
.sym 36822 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 36823 soc.cpu.irq_pending[30]
.sym 36824 soc.cpu.do_waitirq_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I2[3]
.sym 36825 soc.cpu.cpuregs.wdata_SB_LUT4_O_10_I2[3]
.sym 36826 soc.cpu.do_waitirq_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I2[2]
.sym 36827 soc.cpu.do_waitirq_SB_LUT4_I1_O_SB_LUT4_O_I0[2]
.sym 36828 soc.cpu.irq_pending[17]
.sym 36829 soc.cpu.cpuregs.wdata_SB_LUT4_O_18_I2_SB_LUT4_O_I2[3]
.sym 36830 soc.cpu.cpuregs.wdata_SB_LUT4_O_16_I2[1]
.sym 36835 soc.cpu.decoded_imm[30]
.sym 36836 soc.cpu.decoded_imm[20]
.sym 36837 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 36839 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_O_1_I2[0]
.sym 36840 soc.cpu.decoded_rs1_SB_DFFE_Q_1_D[2]
.sym 36841 soc.cpu.is_lb_lh_lw_lbu_lhu
.sym 36842 soc.cpu.decoded_imm[3]
.sym 36843 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[15]
.sym 36844 soc.cpu.cpu_state[2]
.sym 36845 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[17]
.sym 36846 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[22]
.sym 36847 soc.cpu.instr_maskirq
.sym 36848 soc.cpu.latched_stalu
.sym 36850 soc.cpu.instr_rdinstr
.sym 36851 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[0]
.sym 36852 soc.cpu.cpuregs_wrdata[31]
.sym 36853 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 36854 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_O_1_I2[0]
.sym 36856 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[0]
.sym 36857 soc.cpu.irq_pending[28]
.sym 36858 soc.cpu.irq_pending[31]
.sym 36864 soc.cpu.latched_compr_SB_LUT4_I1_O[29]
.sym 36865 soc.cpu.instr_maskirq
.sym 36866 soc.cpu.cpuregs_rs1[17]
.sym 36867 soc.cpu.cpuregs_rs1[25]
.sym 36869 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 36872 soc.cpu.irq_mask[17]
.sym 36873 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_14_I3[1]
.sym 36874 soc.cpu.cpuregs.wdata_SB_LUT4_O_4_I2[2]
.sym 36875 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_1_I3[1]
.sym 36877 soc.cpu.cpuregs.wdata_SB_LUT4_O_5_I2[2]
.sym 36878 soc.cpu.cpuregs.wdata_SB_LUT4_O_4_I2_SB_LUT4_O_1_I2[0]
.sym 36879 soc.cpu.cpuregs.wdata_SB_LUT4_O_16_I2[0]
.sym 36880 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[0]
.sym 36882 soc.cpu.latched_compr_SB_LUT4_I1_O[28]
.sym 36885 soc.cpu.latched_branch_SB_LUT4_I2_I1[3]
.sym 36887 soc.cpu.latched_compr_SB_LUT4_I1_O[16]
.sym 36891 soc.cpu.irq_mask_SB_DFFESS_Q_E
.sym 36893 soc.cpu.cpuregs.wdata_SB_LUT4_O_4_I2[3]
.sym 36894 soc.cpu.cpuregs.wdata_SB_LUT4_O_5_I2[3]
.sym 36895 soc.cpu.cpuregs.wdata_SB_LUT4_O_16_I2[1]
.sym 36899 soc.cpu.cpuregs_rs1[17]
.sym 36903 soc.cpu.irq_mask[17]
.sym 36905 soc.cpu.instr_maskirq
.sym 36909 soc.cpu.cpuregs.wdata_SB_LUT4_O_4_I2[3]
.sym 36910 soc.cpu.cpuregs.wdata_SB_LUT4_O_4_I2[2]
.sym 36911 soc.cpu.latched_compr_SB_LUT4_I1_O[29]
.sym 36912 soc.cpu.latched_branch_SB_LUT4_I2_I1[3]
.sym 36916 soc.cpu.cpuregs.wdata_SB_LUT4_O_16_I2[0]
.sym 36918 soc.cpu.cpuregs.wdata_SB_LUT4_O_16_I2[1]
.sym 36922 soc.cpu.cpuregs_rs1[25]
.sym 36927 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 36928 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_1_I3[1]
.sym 36929 soc.cpu.cpuregs.wdata_SB_LUT4_O_4_I2_SB_LUT4_O_1_I2[0]
.sym 36930 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[0]
.sym 36933 soc.cpu.cpuregs.wdata_SB_LUT4_O_5_I2[2]
.sym 36934 soc.cpu.cpuregs.wdata_SB_LUT4_O_5_I2[3]
.sym 36935 soc.cpu.latched_compr_SB_LUT4_I1_O[28]
.sym 36936 soc.cpu.latched_branch_SB_LUT4_I2_I1[3]
.sym 36939 soc.cpu.latched_compr_SB_LUT4_I1_O[16]
.sym 36940 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_14_I3[1]
.sym 36941 soc.cpu.latched_branch_SB_LUT4_I2_I1[3]
.sym 36942 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[0]
.sym 36943 soc.cpu.irq_mask_SB_DFFESS_Q_E
.sym 36944 clk$SB_IO_IN_$glb_clk
.sym 36945 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 36946 soc.cpu.irq_pending[18]
.sym 36947 soc.cpu.irq_pending[23]
.sym 36948 soc.cpu.cpuregs.wdata_SB_LUT4_O_23_I2_SB_LUT4_O_I2[2]
.sym 36949 soc.cpu.cpuregs.wdata_SB_LUT4_O_8_I2[3]
.sym 36950 soc.cpu.cpuregs.wdata_SB_LUT4_O_6_I2_SB_LUT4_O_I2[2]
.sym 36951 soc.cpu.irq_pending[25]
.sym 36952 soc.cpu.cpuregs.wdata_SB_LUT4_O_23_I2_SB_LUT4_O_I2[0]
.sym 36953 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_O_I0[3]
.sym 36957 soc.cpu.latched_compr_SB_LUT4_I1_O[27]
.sym 36958 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[16]
.sym 36959 soc.cpu.instr_jalr
.sym 36960 soc.cpu.latched_stalu
.sym 36961 soc.cpu.do_waitirq_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I2[1]
.sym 36962 soc.cpu.decoded_rs1_SB_DFFE_Q_D_SB_LUT4_I2_O[3]
.sym 36963 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_1_I3[1]
.sym 36965 soc.cpu.irq_pending[30]
.sym 36966 soc.cpu.latched_stalu
.sym 36968 soc.cpu.is_alu_reg_reg
.sym 36970 soc.cpu.irq_mask[24]
.sym 36974 soc.cpu.latched_stalu
.sym 36975 soc.cpu.irq_pending[26]
.sym 36977 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_O_I0[3]
.sym 36978 COMM[1]$SB_IO_OUT
.sym 36980 gpio_in[0]
.sym 36981 soc.cpu.irq_pending[23]
.sym 36987 soc.cpu.cpuregs.wdata_SB_LUT4_O_8_I2[2]
.sym 36988 soc.cpu.cpuregs.wdata_SB_LUT4_O_6_I2[2]
.sym 36989 display.second_timer_state_SB_LUT4_O_9_I3_SB_LUT4_I2_O_SB_LUT4_I1_O
.sym 36990 soc.cpu.cpuregs.wdata_SB_LUT4_O_6_I2_SB_LUT4_O_I2[1]
.sym 36992 COMM[1]$SB_IO_OUT
.sym 36995 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 36998 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_3_I3[1]
.sym 37000 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_7_I3[1]
.sym 37002 soc.cpu.irq_mask[29]
.sym 37003 soc.cpu.latched_branch_SB_LUT4_I2_I1[3]
.sym 37004 soc.cpu.latched_branch_SB_LUT4_I2_I1[3]
.sym 37006 soc.cpu.cpuregs.wdata_SB_LUT4_O_8_I2[3]
.sym 37007 soc.cpu.instr_maskirq
.sym 37008 soc.cpu.latched_compr_SB_LUT4_I1_O[23]
.sym 37010 soc.cpu.latched_compr_SB_LUT4_I1_O[27]
.sym 37011 COLHI_SB_LUT4_O_I2
.sym 37012 gpio_in[0]
.sym 37014 soc.cpu.cpuregs.wdata_SB_LUT4_O_6_I2[3]
.sym 37016 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[0]
.sym 37018 soc.cpu.latched_compr_SB_LUT4_I1_O[24]
.sym 37022 gpio_in[0]
.sym 37026 COLHI_SB_LUT4_O_I2
.sym 37032 soc.cpu.cpuregs.wdata_SB_LUT4_O_6_I2[3]
.sym 37033 soc.cpu.cpuregs.wdata_SB_LUT4_O_6_I2[2]
.sym 37034 soc.cpu.latched_branch_SB_LUT4_I2_I1[3]
.sym 37035 soc.cpu.latched_compr_SB_LUT4_I1_O[27]
.sym 37038 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 37039 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[0]
.sym 37040 soc.cpu.cpuregs.wdata_SB_LUT4_O_6_I2_SB_LUT4_O_I2[1]
.sym 37041 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_3_I3[1]
.sym 37045 COLHI_SB_LUT4_O_I2
.sym 37047 COMM[1]$SB_IO_OUT
.sym 37050 soc.cpu.cpuregs.wdata_SB_LUT4_O_8_I2[3]
.sym 37051 soc.cpu.cpuregs.wdata_SB_LUT4_O_8_I2[2]
.sym 37052 soc.cpu.latched_branch_SB_LUT4_I2_I1[3]
.sym 37053 soc.cpu.latched_compr_SB_LUT4_I1_O[24]
.sym 37056 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_7_I3[1]
.sym 37057 soc.cpu.latched_compr_SB_LUT4_I1_O[23]
.sym 37058 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[0]
.sym 37059 soc.cpu.latched_branch_SB_LUT4_I2_I1[3]
.sym 37063 soc.cpu.instr_maskirq
.sym 37065 soc.cpu.irq_mask[29]
.sym 37066 display.second_timer_state_SB_LUT4_O_9_I3_SB_LUT4_I2_O_SB_LUT4_I1_O
.sym 37067 clk$SB_IO_IN_$glb_clk
.sym 37069 soc.cpu.cpuregs.wdata_SB_LUT4_O_3_I2[3]
.sym 37070 soc.cpu.cpuregs.wdata_SB_LUT4_O_9_I2[0]
.sym 37071 soc.cpu.cpuregs_wrdata[31]
.sym 37072 soc.cpu.cpuregs.wdata_SB_LUT4_O_23_I2_SB_LUT4_O_I2[3]
.sym 37073 soc.cpu.do_waitirq_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I2[0]
.sym 37074 soc.cpu.irq_pending[31]
.sym 37075 COMM[2]$SB_IO_OUT
.sym 37076 soc.cpu.cpuregs.wdata_SB_LUT4_O_6_I2_SB_LUT4_O_I2[3]
.sym 37081 soc.cpu.cpuregs.wdata_SB_LUT4_O_8_I2[2]
.sym 37082 soc.cpu.cpuregs.wdata_SB_LUT4_O_6_I2[2]
.sym 37083 soc.cpu.decoded_imm[26]
.sym 37084 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_3_I3[1]
.sym 37085 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_O_1_I2[3]
.sym 37086 soc.cpu.decoded_imm[24]
.sym 37087 soc.cpu.instr_retirq
.sym 37088 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_7_I3[1]
.sym 37089 display.refresh_tick_SB_DFFSR_C_Q_SB_LUT4_I2_O[2]
.sym 37090 soc.cpu.instr_lh_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O[2]
.sym 37091 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 37092 soc.cpu.latched_stalu
.sym 37094 soc.cpu.cpuregs_wrdata[28]
.sym 37104 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_8_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2[2]
.sym 37110 soc.cpu.irq_pending[26]
.sym 37111 soc.cpu.latched_store_SB_LUT4_I3_O_SB_LUT4_I3_O[2]
.sym 37116 soc.cpu.cpuregs.wdata_SB_LUT4_O_9_I2[1]
.sym 37121 soc.cpu.alu_out_q[26]
.sym 37122 soc.cpu.latched_store_SB_LUT4_I3_O_SB_LUT4_I3_O[3]
.sym 37123 soc.cpu.latched_branch_SB_LUT4_I2_I1[3]
.sym 37124 soc.cpu.reg_pc[26]
.sym 37126 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[0]
.sym 37127 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 37128 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 37129 soc.cpu.latched_store_SB_LUT4_I3_O[0]
.sym 37130 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_5_I3[1]
.sym 37131 soc.cpu.irq_pending[28]
.sym 37132 soc.cpu.cpuregs.wdata_SB_LUT4_O_I0[1]
.sym 37134 soc.cpu.latched_stalu
.sym 37135 soc.cpu.cpuregs.wdata_SB_LUT4_O_9_I2[0]
.sym 37138 soc.cpu.irq_mask[28]
.sym 37139 soc.cpu.irq_mask[26]
.sym 37140 soc.cpu.latched_compr_SB_CARRY_I0_CO[25]
.sym 37141 soc.cpu.reg_out[26]
.sym 37143 soc.cpu.irq_mask[26]
.sym 37145 soc.cpu.irq_pending[26]
.sym 37149 soc.cpu.latched_store_SB_LUT4_I3_O[0]
.sym 37150 soc.cpu.alu_out_q[26]
.sym 37151 soc.cpu.latched_stalu
.sym 37152 soc.cpu.reg_out[26]
.sym 37155 soc.cpu.cpuregs.wdata_SB_LUT4_O_9_I2[0]
.sym 37157 soc.cpu.cpuregs.wdata_SB_LUT4_O_9_I2[1]
.sym 37161 soc.cpu.irq_mask[28]
.sym 37163 soc.cpu.irq_pending[28]
.sym 37167 soc.cpu.irq_pending[26]
.sym 37169 soc.cpu.irq_mask[26]
.sym 37170 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 37173 soc.cpu.irq_mask[28]
.sym 37175 soc.cpu.irq_pending[28]
.sym 37179 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[0]
.sym 37180 soc.cpu.latched_store_SB_LUT4_I3_O_SB_LUT4_I3_O[2]
.sym 37181 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_5_I3[1]
.sym 37182 soc.cpu.latched_store_SB_LUT4_I3_O_SB_LUT4_I3_O[3]
.sym 37185 soc.cpu.reg_pc[26]
.sym 37186 soc.cpu.cpuregs.wdata_SB_LUT4_O_I0[1]
.sym 37187 soc.cpu.latched_compr_SB_CARRY_I0_CO[25]
.sym 37188 soc.cpu.latched_branch_SB_LUT4_I2_I1[3]
.sym 37189 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 37190 clk$SB_IO_IN_$glb_clk
.sym 37191 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 37201 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 37204 soc.cpu.instr_srl_SB_LUT4_I1_1_O[0]
.sym 37205 soc.cpu.instr_rdcycleh
.sym 37206 display.refresh_tick_SB_DFFSR_C_Q_SB_LUT4_I2_O[1]
.sym 37207 soc.cpu.latched_rd_SB_DFFESS_Q_E
.sym 37210 display.refresh_tick_SB_DFFSR_C_Q[2]
.sym 37211 soc.cpu.instr_rdcycle
.sym 37212 soc.cpu.reg_pc[26]
.sym 37213 soc.cpu.instr_rdinstr
.sym 37214 soc.cpu.instr_srai_SB_DFFE_Q_D_SB_LUT4_O_I1[1]
.sym 37224 COMM[2]$SB_IO_OUT
.sym 37225 soc.cpu.latched_branch_SB_LUT4_I2_I1[3]
.sym 37235 display.refresh_tick_SB_DFFSR_C_Q_SB_LUT4_I2_O[0]
.sym 37243 display.refresh_tick_SB_DFFSR_C_Q_SB_LUT4_I2_O[0]
.sym 37255 display.refresh_tick_SB_DFFSR_C_Q_SB_LUT4_I2_O[2]
.sym 37257 display.refresh_tick_SB_DFFSR_C_Q_SB_LUT4_I2_O[2]
.sym 37263 display.refresh_tick_SB_DFFSR_C_Q_SB_LUT4_I2_O[3]
.sym 37264 display.refresh_tick_SB_DFFSR_C_Q_SB_LUT4_I2_O[1]
.sym 37278 display.refresh_tick_SB_DFFSR_C_Q_SB_LUT4_I2_O[1]
.sym 37279 display.refresh_tick_SB_DFFSR_C_Q_SB_LUT4_I2_O[3]
.sym 37280 display.refresh_tick_SB_DFFSR_C_Q_SB_LUT4_I2_O[2]
.sym 37281 display.refresh_tick_SB_DFFSR_C_Q_SB_LUT4_I2_O[0]
.sym 37290 display.refresh_tick_SB_DFFSR_C_Q_SB_LUT4_I2_O[1]
.sym 37291 display.refresh_tick_SB_DFFSR_C_Q_SB_LUT4_I2_O[3]
.sym 37292 display.refresh_tick_SB_DFFSR_C_Q_SB_LUT4_I2_O[0]
.sym 37293 display.refresh_tick_SB_DFFSR_C_Q_SB_LUT4_I2_O[2]
.sym 37324 display.refresh_timer_state_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O
.sym 37360 SEG[5]$SB_IO_OUT
.sym 37363 SEG[0]$SB_IO_OUT
.sym 37373 SEG[5]$SB_IO_OUT
.sym 37379 SEG[0]$SB_IO_OUT
.sym 37390 COLHI$SB_IO_OUT
.sym 37393 COMM[3]$SB_IO_OUT
.sym 37400 COMM[3]$SB_IO_OUT
.sym 37414 COLHI$SB_IO_OUT
.sym 37416 display.refresh_tick_SB_DFFSR_C_Q_SB_LUT4_I2_1_O[3]
.sym 37417 gpio_out[15]
.sym 37418 display.refresh_tick_SB_DFFSR_C_Q_SB_LUT4_I2_3_O[3]
.sym 37419 gpio_out[11]
.sym 37420 gpio_out[10]
.sym 37422 gpio_out[14]
.sym 37431 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_I1[0]
.sym 37450 $PACKER_GND_NET
.sym 37543 gpio_out[9]
.sym 37544 display.refresh_tick_SB_DFFSR_C_Q_SB_LUT4_I2_5_O[3]
.sym 37548 gpio_out[13]
.sym 37553 soc.cpu.timer[3]
.sym 37554 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[1]
.sym 37555 iomem_wdata[8]
.sym 37556 soc.memory.wen[1]
.sym 37557 gpio_out_SB_DFFESR_Q_9_E
.sym 37560 soc.spimemio.xfer.flash_io2_di_SB_LUT4_I1_O_SB_LUT4_O_2_I3[2]
.sym 37561 display.refresh_tick_SB_DFFSR_C_Q_SB_LUT4_I2_O[2]
.sym 37562 iomem_wdata[16]
.sym 37564 soc.memory.wen[0]
.sym 37565 iomem_wdata[22]
.sym 37566 iomem_wdata[10]
.sym 37576 iomem_wdata[11]
.sym 37599 iomem_wdata[14]
.sym 37712 soc.cpu.timer[2]
.sym 37715 iomem_wdata[0]
.sym 37716 iomem_wdata[8]
.sym 37718 gpio_out_SB_DFFESR_Q_9_E
.sym 37720 iomem_addr[14]
.sym 37723 iomem_addr[16]
.sym 37724 iomem_wdata[24]
.sym 37732 iomem_wdata[25]
.sym 37734 soc.simpleuart_reg_div_do[15]
.sym 37825 soc.simpleuart.send_divcnt_SB_DFFSR_Q_31_D[5]
.sym 37827 soc.simpleuart_reg_div_do[15]
.sym 37830 soc.simpleuart_reg_div_do[13]
.sym 37832 soc.simpleuart_reg_div_do[14]
.sym 37837 soc.spimemio.xfer.flash_io0_di_SB_LUT4_I1_1_O_SB_LUT4_O_2_I3[2]
.sym 37838 iomem_wdata[3]
.sym 37839 iomem_wdata[4]
.sym 37842 iomem_wdata[5]
.sym 37845 iomem_wdata[2]
.sym 37847 iomem_addr[4]
.sym 37852 soc.simpleuart_reg_div_do[13]
.sym 37856 soc.simpleuart_reg_div_do[14]
.sym 37948 soc.simpleuart.send_divcnt_SB_DFFSR_Q_31_D[13]
.sym 37949 soc.simpleuart.send_divcnt_SB_DFFSR_Q_31_D[10]
.sym 37950 soc.simpleuart.send_divcnt_SB_DFFSR_Q_31_D[17]
.sym 37951 soc.cpu.irq_pending[6]
.sym 37952 soc.cpu.irq_pending[5]
.sym 37953 soc.simpleuart.send_divcnt_SB_DFFSR_Q_31_D[11]
.sym 37954 soc.simpleuart.send_divcnt_SB_DFFSR_Q_31_D[9]
.sym 37955 soc.cpu.irq_pending[7]
.sym 37958 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_1_I1[0]
.sym 37961 iomem_wdata[13]
.sym 37966 iomem_wdata[31]
.sym 37967 iomem_wdata[28]
.sym 37968 iomem_wdata[26]
.sym 37970 flash_clk_SB_LUT4_I1_I2[3]
.sym 37971 soc.simpleuart_reg_div_do[15]
.sym 37974 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 37976 soc.simpleuart.send_divcnt_SB_DFFSR_Q_31_D[21]
.sym 37977 soc.cpu.cpuregs_rs1[7]
.sym 37978 soc.cpu.instr_timer_SB_LUT4_I3_O[3]
.sym 37980 soc.simpleuart.send_divcnt_SB_DFFSR_Q_31_D[20]
.sym 37983 soc.cpu.cpuregs_rs1[5]
.sym 38071 soc.simpleuart.send_divcnt_SB_DFFSR_Q_31_D[21]
.sym 38072 soc.cpu.instr_timer_SB_LUT4_I3_O[3]
.sym 38073 soc.simpleuart.send_divcnt_SB_DFFSR_Q_31_D[20]
.sym 38074 soc.cpu.irq_mask[6]
.sym 38075 soc.cpu.irq_mask[4]
.sym 38076 soc.cpu.irq_mask[7]
.sym 38077 soc.cpu.irq_mask[3]
.sym 38078 soc.cpu.cpuregs.wdata_SB_LUT4_O_26_I2_SB_LUT4_O_I2[3]
.sym 38087 iomem_wdata[19]
.sym 38088 iomem_wdata[30]
.sym 38089 iomem_wdata[18]
.sym 38090 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_22_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 38091 iomem_wdata[17]
.sym 38092 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 38093 iomem_wdata[29]
.sym 38094 soc.simpleuart.send_divcnt_SB_DFFSR_Q_31_D[17]
.sym 38095 soc.cpu.alu_out_SB_LUT4_O_30_I2_SB_LUT4_O_I3[1]
.sym 38096 soc.cpu.irq_mask[4]
.sym 38097 soc.cpu.irq_pending[6]
.sym 38100 flash_io0_oe_SB_LUT4_I1_O[0]
.sym 38101 soc.cpu.do_waitirq_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_3_I2[3]
.sym 38103 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_O_1_I2[3]
.sym 38104 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_O_1_I2[3]
.sym 38106 soc.cpu.instr_timer_SB_LUT4_I3_O[3]
.sym 38114 soc.cpu.irq_mask_SB_DFFESS_Q_E
.sym 38124 soc.cpu.irq_mask[5]
.sym 38132 soc.cpu.instr_timer
.sym 38134 soc.cpu.instr_maskirq
.sym 38142 soc.cpu.timer[5]
.sym 38143 soc.cpu.cpuregs_rs1[5]
.sym 38169 soc.cpu.cpuregs_rs1[5]
.sym 38181 soc.cpu.instr_maskirq
.sym 38182 soc.cpu.irq_mask[5]
.sym 38183 soc.cpu.instr_timer
.sym 38184 soc.cpu.timer[5]
.sym 38191 soc.cpu.irq_mask_SB_DFFESS_Q_E
.sym 38192 clk$SB_IO_IN_$glb_clk
.sym 38193 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 38194 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_28_I1[2]
.sym 38195 soc.cpu.do_waitirq_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_3_I2[3]
.sym 38197 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_28_I1_SB_LUT4_O_I2[2]
.sym 38199 soc.cpu.cpuregs.wdata_SB_LUT4_O_14_I2_SB_LUT4_O_I2[3]
.sym 38200 soc.cpu.do_waitirq_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_3_I2[1]
.sym 38201 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_28_I1_SB_LUT4_O_I2_SB_LUT4_O_I3[2]
.sym 38204 soc.cpu.timer[1]
.sym 38207 iomem_addr[14]
.sym 38209 soc.cpu.trap_SB_LUT4_I2_O
.sym 38211 soc.cpu.cpu_state[2]
.sym 38214 soc.cpu.alu_out_SB_LUT4_O_21_I2_SB_LUT4_O_I3[1]
.sym 38215 soc.cpu.instr_timer_SB_LUT4_I3_O[3]
.sym 38216 soc.cpu.irq_mask[5]
.sym 38217 iomem_addr[16]
.sym 38218 soc.cpu.instr_timer
.sym 38219 soc.cpu.instr_retirq
.sym 38220 soc.cpu.irq_mask[6]
.sym 38222 soc.simpleuart_reg_div_do[15]
.sym 38224 soc.cpu.instr_rdcycleh
.sym 38226 soc.cpu.irq_mask[3]
.sym 38227 soc.cpu.instr_retirq
.sym 38229 soc.cpu.instr_timer
.sym 38235 soc.cpu.instr_retirq
.sym 38236 soc.cpu.timer[2]
.sym 38237 soc.cpu.instr_timer_SB_LUT4_I3_O[0]
.sym 38238 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_28_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 38239 soc.cpu.irq_mask[2]
.sym 38240 soc.cpu.cpuregs_rs1[5]
.sym 38241 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_28_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2[3]
.sym 38242 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_29_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[2]
.sym 38243 soc.cpu.instr_retirq
.sym 38244 soc.cpu.instr_timer_SB_LUT4_I3_O[3]
.sym 38245 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0[1]
.sym 38246 soc.cpu.timer[1]
.sym 38247 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0[3]
.sym 38249 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[1]
.sym 38250 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I2[2]
.sym 38252 soc.cpu.instr_rdinstr
.sym 38253 soc.cpu.instr_timer
.sym 38254 soc.cpu.cpuregs_rs1[1]
.sym 38255 soc.cpu.count_instr[4]
.sym 38256 soc.cpu.instr_timer_SB_LUT4_I3_O[1]
.sym 38259 soc.cpu.instr_maskirq
.sym 38260 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 38262 soc.cpu.cpuregs_rs1[2]
.sym 38263 soc.cpu.irq_mask[1]
.sym 38264 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_O_1_I2[3]
.sym 38265 soc.cpu.cpu_state[2]
.sym 38266 $PACKER_VCC_NET
.sym 38268 soc.cpu.instr_timer
.sym 38269 soc.cpu.irq_mask[1]
.sym 38270 soc.cpu.timer[1]
.sym 38271 soc.cpu.instr_maskirq
.sym 38274 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_29_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[2]
.sym 38275 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_O_1_I2[3]
.sym 38276 soc.cpu.instr_rdinstr
.sym 38277 soc.cpu.count_instr[4]
.sym 38280 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I2[2]
.sym 38281 soc.cpu.instr_retirq
.sym 38282 soc.cpu.cpuregs_rs1[2]
.sym 38283 soc.cpu.cpu_state[2]
.sym 38286 soc.cpu.cpuregs_rs1[1]
.sym 38287 soc.cpu.instr_timer_SB_LUT4_I3_O[3]
.sym 38288 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[1]
.sym 38289 soc.cpu.instr_timer_SB_LUT4_I3_O[0]
.sym 38292 soc.cpu.irq_mask[2]
.sym 38293 soc.cpu.timer[2]
.sym 38294 soc.cpu.instr_timer
.sym 38295 soc.cpu.instr_maskirq
.sym 38298 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_28_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 38299 soc.cpu.instr_retirq
.sym 38300 soc.cpu.cpuregs_rs1[5]
.sym 38301 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_28_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2[3]
.sym 38304 soc.cpu.timer[1]
.sym 38305 soc.cpu.instr_timer_SB_LUT4_I3_O[1]
.sym 38306 $PACKER_VCC_NET
.sym 38310 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0[3]
.sym 38311 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_O_1_I2[3]
.sym 38312 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0[1]
.sym 38313 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 38315 clk$SB_IO_IN_$glb_clk
.sym 38316 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 38317 soc.cpu.cpuregs.wdata_SB_LUT4_O_18_I2_SB_LUT4_O_I2[1]
.sym 38318 soc.cpu.cpuregs.wdata_SB_LUT4_O_30_I2_SB_LUT4_O_I2[2]
.sym 38319 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_29_I1_SB_LUT4_O_I2[1]
.sym 38320 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_5_I1_SB_LUT4_O_2_I2[2]
.sym 38321 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 38322 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_29_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2[3]
.sym 38323 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2[2]
.sym 38324 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_5_I1_SB_LUT4_O_2_I2_SB_LUT4_O_I2[3]
.sym 38327 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_6_I2_SB_LUT4_O_1_I2[1]
.sym 38331 soc.simpleuart_reg_div_do[10]
.sym 38332 soc.cpu.alu_out_SB_LUT4_O_18_I2_SB_LUT4_O_I3[1]
.sym 38333 soc.cpu.instr_timer_SB_LUT4_I3_O[0]
.sym 38336 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_28_I1[2]
.sym 38341 soc.cpu.cpuregs_rs1[4]
.sym 38342 soc.cpu.irq_mask[6]
.sym 38343 soc.cpu.timer[4]
.sym 38344 soc.cpu.timer[1]
.sym 38345 soc.cpu.cpu_state[4]
.sym 38346 soc.cpu.cpu_state[2]
.sym 38347 soc.cpu.timer[3]
.sym 38348 iomem_wdata[3]
.sym 38349 soc.cpu.reg_pc[5]
.sym 38350 soc.cpu.cpuregs.wdata_SB_LUT4_O_18_I2_SB_LUT4_O_I2[1]
.sym 38351 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_4_I0_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 38352 soc.cpu.cpuregs.wdata_SB_LUT4_O_30_I2_SB_LUT4_O_I2[2]
.sym 38358 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_6_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[3]
.sym 38360 soc.cpu.count_cycle[7]
.sym 38361 soc.cpu.count_instr[3]
.sym 38362 soc.cpu.instr_rdinstr
.sym 38363 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 38364 soc.cpu.count_instr[6]
.sym 38366 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_O_1_I2[0]
.sym 38367 soc.cpu.count_instr[1]
.sym 38368 soc.cpu.instr_rdinstr_SB_LUT4_I0_O[2]
.sym 38369 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_5_I1_SB_LUT4_O_2_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2]
.sym 38370 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_6_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[2]
.sym 38371 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_5_I1_SB_LUT4_O_2_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 38372 soc.cpu.instr_retirq_SB_LUT4_I2_O[2]
.sym 38373 soc.cpu.count_instr[33]
.sym 38374 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_O_1_I2[3]
.sym 38375 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_O_1_I2[3]
.sym 38376 soc.cpu.count_cycle[1]
.sym 38380 soc.cpu.count_cycle[3]
.sym 38381 soc.cpu.count_cycle[33]
.sym 38382 soc.cpu.cpuregs_rs1[1]
.sym 38384 soc.cpu.instr_rdcycleh
.sym 38386 soc.cpu.count_cycle[6]
.sym 38387 soc.cpu.instr_retirq
.sym 38388 soc.cpu.instr_retirq_SB_LUT4_I2_O[0]
.sym 38391 soc.cpu.instr_rdinstr
.sym 38392 soc.cpu.count_instr[3]
.sym 38393 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_5_I1_SB_LUT4_O_2_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 38394 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_O_1_I2[3]
.sym 38397 soc.cpu.count_cycle[6]
.sym 38398 soc.cpu.count_instr[6]
.sym 38399 soc.cpu.instr_retirq_SB_LUT4_I2_O[0]
.sym 38400 soc.cpu.instr_rdinstr
.sym 38403 soc.cpu.instr_rdinstr
.sym 38404 soc.cpu.instr_rdcycleh
.sym 38405 soc.cpu.count_instr[1]
.sym 38406 soc.cpu.count_cycle[33]
.sym 38409 soc.cpu.cpuregs_rs1[1]
.sym 38410 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_6_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[3]
.sym 38411 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_6_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[2]
.sym 38412 soc.cpu.instr_retirq
.sym 38415 soc.cpu.count_cycle[1]
.sym 38416 soc.cpu.instr_retirq_SB_LUT4_I2_O[0]
.sym 38417 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_O_1_I2[3]
.sym 38418 soc.cpu.instr_retirq_SB_LUT4_I2_O[2]
.sym 38421 soc.cpu.instr_retirq_SB_LUT4_I2_O[0]
.sym 38422 soc.cpu.count_cycle[3]
.sym 38424 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_5_I1_SB_LUT4_O_2_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2]
.sym 38428 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_O_1_I2[0]
.sym 38429 soc.cpu.count_instr[33]
.sym 38430 soc.cpu.instr_rdinstr_SB_LUT4_I0_O[2]
.sym 38433 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 38434 soc.cpu.count_cycle[7]
.sym 38435 soc.cpu.instr_retirq_SB_LUT4_I2_O[0]
.sym 38436 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_O_1_I2[3]
.sym 38440 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_24_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 38441 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_23_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 38442 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_25_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I1[0]
.sym 38443 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_24_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I2[2]
.sym 38444 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_24_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I2[3]
.sym 38445 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_21_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2[2]
.sym 38446 soc.cpu.irq_mask[11]
.sym 38447 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_25_I1_SB_LUT4_O_1_I3[2]
.sym 38450 soc.cpu.instr_timer_SB_LUT4_I3_O[0]
.sym 38452 iomem_wdata[16]
.sym 38455 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_5_I1_SB_LUT4_O_2_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2]
.sym 38456 soc.cpu.count_cycle[7]
.sym 38459 iomem_wdata[24]
.sym 38460 iomem_wdata[26]
.sym 38463 iomem_wdata[21]
.sym 38465 soc.cpu.cpuregs_rs1[11]
.sym 38466 soc.cpu.instr_timer_SB_LUT4_I3_O[0]
.sym 38467 soc.cpu.cpuregs_rs1[5]
.sym 38468 soc.cpu.cpuregs_rs1[10]
.sym 38470 soc.cpu.instr_timer_SB_LUT4_I3_O[3]
.sym 38471 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_25_I1_SB_LUT4_O_1_I3[2]
.sym 38472 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_27_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 38473 soc.cpu.cpuregs_rs1[7]
.sym 38474 soc.cpu.instr_retirq_SB_LUT4_I2_O[0]
.sym 38481 soc.cpu.instr_rdcycleh
.sym 38483 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_O_1_I2[0]
.sym 38484 soc.cpu.cpuregs_rs1[7]
.sym 38485 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_27_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2]
.sym 38486 soc.cpu.instr_rdcycleh
.sym 38487 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[7]
.sym 38489 soc.cpu.count_instr[8]
.sym 38490 soc.cpu.instr_rdinstr
.sym 38491 soc.cpu.count_instr[10]
.sym 38492 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_21_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2]
.sym 38493 soc.cpu.count_instr[12]
.sym 38494 soc.cpu.instr_rdinstr
.sym 38495 soc.cpu.count_instr[14]
.sym 38496 soc.cpu.instr_timer_SB_LUT4_I3_O[3]
.sym 38498 soc.cpu.count_cycle[44]
.sym 38499 soc.cpu.instr_retirq_SB_LUT4_I2_O[0]
.sym 38502 soc.cpu.count_cycle[40]
.sym 38504 soc.cpu.count_instr[7]
.sym 38505 soc.cpu.count_cycle[8]
.sym 38506 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2]
.sym 38507 soc.cpu.instr_timer_SB_LUT4_I3_O[0]
.sym 38510 soc.cpu.count_cycle[39]
.sym 38511 soc.cpu.count_instr[39]
.sym 38512 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_25_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3[2]
.sym 38514 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_27_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2]
.sym 38515 soc.cpu.count_cycle[8]
.sym 38516 soc.cpu.instr_retirq_SB_LUT4_I2_O[0]
.sym 38520 soc.cpu.count_instr[7]
.sym 38521 soc.cpu.count_cycle[39]
.sym 38522 soc.cpu.instr_rdcycleh
.sym 38523 soc.cpu.instr_rdinstr
.sym 38526 soc.cpu.instr_timer_SB_LUT4_I3_O[3]
.sym 38527 soc.cpu.cpuregs_rs1[7]
.sym 38528 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[7]
.sym 38529 soc.cpu.instr_timer_SB_LUT4_I3_O[0]
.sym 38532 soc.cpu.count_instr[12]
.sym 38533 soc.cpu.instr_rdcycleh
.sym 38534 soc.cpu.count_cycle[44]
.sym 38535 soc.cpu.instr_rdinstr
.sym 38538 soc.cpu.instr_rdinstr
.sym 38539 soc.cpu.count_instr[8]
.sym 38540 soc.cpu.instr_rdcycleh
.sym 38541 soc.cpu.count_cycle[40]
.sym 38544 soc.cpu.count_instr[39]
.sym 38545 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_O_1_I2[0]
.sym 38547 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2]
.sym 38550 soc.cpu.instr_rdinstr
.sym 38551 soc.cpu.count_instr[10]
.sym 38552 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_25_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3[2]
.sym 38557 soc.cpu.instr_rdinstr
.sym 38558 soc.cpu.count_instr[14]
.sym 38559 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_21_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2]
.sym 38561 clk$SB_IO_IN_$glb_clk
.sym 38562 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 38563 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_4_I0_SB_LUT4_O_I2[2]
.sym 38564 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_4_I0_SB_LUT4_O_I2_SB_LUT4_O_I0[3]
.sym 38565 soc.cpu.do_waitirq_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1_I3[1]
.sym 38566 soc.cpu.cpuregs.wdata_SB_LUT4_O_30_I2_SB_LUT4_O_I2[3]
.sym 38567 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_25_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I1[1]
.sym 38568 soc.cpu.do_waitirq_SB_LUT4_I1_O_SB_LUT4_O_I0[0]
.sym 38569 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_4_I0[2]
.sym 38570 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_24_I1_SB_LUT4_O_1_I3[2]
.sym 38574 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_I1[0]
.sym 38575 iomem_addr[3]
.sym 38576 soc.cpu.instr_rdinstr
.sym 38577 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_O_1_I2[0]
.sym 38579 iomem_addr[6]
.sym 38580 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_21_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2]
.sym 38581 iomem_addr[9]
.sym 38583 soc.cpu.irq_mask_SB_DFFESS_Q_E
.sym 38585 iomem_addr[11]
.sym 38587 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_4_I0_SB_LUT4_O_I2_SB_LUT4_O_I0[1]
.sym 38588 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_O_1_I2[3]
.sym 38589 soc.cpu.cpuregs_wrdata[4]
.sym 38590 soc.cpu.irq_mask[10]
.sym 38593 soc.cpu.do_waitirq_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_3_I2[3]
.sym 38594 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_O_1_I2[3]
.sym 38597 soc.cpu.cpuregs_rs1[3]
.sym 38604 soc.cpu.instr_timer_SB_LUT4_I3_O[1]
.sym 38605 soc.cpu.instr_timer_SB_LUT4_I3_O[0]
.sym 38606 soc.cpu.timer[7]
.sym 38607 soc.cpu.timer[2]
.sym 38608 soc.cpu.instr_timer_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 38609 soc.cpu.instr_timer_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_2_I2[0]
.sym 38611 soc.cpu.timer[5]
.sym 38612 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[5]
.sym 38613 soc.cpu.instr_timer_SB_LUT4_I3_O[0]
.sym 38614 soc.cpu.timer[1]
.sym 38615 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[7]
.sym 38616 soc.cpu.cpuregs_rs1[6]
.sym 38617 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[6]
.sym 38618 soc.cpu.timer[6]
.sym 38619 soc.cpu.instr_timer_SB_LUT4_I3_O[3]
.sym 38623 soc.cpu.cpuregs_rs1[3]
.sym 38624 soc.cpu.cpuregs_rs1[4]
.sym 38627 soc.cpu.cpuregs_rs1[5]
.sym 38629 soc.cpu.timer[4]
.sym 38630 soc.cpu.instr_timer_SB_LUT4_I3_O[3]
.sym 38631 soc.cpu.timer[3]
.sym 38632 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[4]
.sym 38633 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_1_I1[0]
.sym 38639 soc.cpu.instr_timer_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 38640 soc.cpu.instr_timer_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_2_I2[0]
.sym 38643 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[4]
.sym 38644 soc.cpu.cpuregs_rs1[4]
.sym 38645 soc.cpu.instr_timer_SB_LUT4_I3_O[0]
.sym 38646 soc.cpu.instr_timer_SB_LUT4_I3_O[3]
.sym 38649 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[6]
.sym 38650 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[4]
.sym 38651 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[7]
.sym 38652 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[5]
.sym 38655 soc.cpu.cpuregs_rs1[3]
.sym 38656 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_1_I1[0]
.sym 38657 soc.cpu.instr_timer_SB_LUT4_I3_O[0]
.sym 38658 soc.cpu.instr_timer_SB_LUT4_I3_O[3]
.sym 38661 soc.cpu.timer[3]
.sym 38662 soc.cpu.timer[2]
.sym 38663 soc.cpu.instr_timer_SB_LUT4_I3_O[1]
.sym 38664 soc.cpu.timer[1]
.sym 38667 soc.cpu.timer[5]
.sym 38668 soc.cpu.timer[4]
.sym 38669 soc.cpu.timer[6]
.sym 38670 soc.cpu.timer[7]
.sym 38673 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[6]
.sym 38674 soc.cpu.cpuregs_rs1[6]
.sym 38675 soc.cpu.instr_timer_SB_LUT4_I3_O[0]
.sym 38676 soc.cpu.instr_timer_SB_LUT4_I3_O[3]
.sym 38679 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[5]
.sym 38680 soc.cpu.instr_timer_SB_LUT4_I3_O[0]
.sym 38681 soc.cpu.cpuregs_rs1[5]
.sym 38682 soc.cpu.instr_timer_SB_LUT4_I3_O[3]
.sym 38684 clk$SB_IO_IN_$glb_clk
.sym 38685 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 38686 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_22_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 38687 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_25_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I3[2]
.sym 38688 soc.cpu.irq_mask[8]
.sym 38689 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_22_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2[2]
.sym 38690 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_22_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2[3]
.sym 38691 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_27_I1_SB_LUT4_O_I2[2]
.sym 38692 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_27_I1[0]
.sym 38693 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_27_I1_SB_LUT4_O_I2[3]
.sym 38696 soc.cpu.timer[16]
.sym 38697 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[30]
.sym 38698 soc.cpu.cpu_state[2]
.sym 38703 iomem_addr[12]
.sym 38705 iomem_addr[7]
.sym 38707 soc.cpu.pcpi_rs1[12]
.sym 38708 soc.cpu.alu_out_SB_LUT4_O_16_I2_SB_LUT4_O_I3[1]
.sym 38710 soc.cpu.instr_retirq_SB_LUT4_I2_O[0]
.sym 38711 soc.cpu.instr_retirq
.sym 38712 soc.cpu.count_cycle[42]
.sym 38713 soc.cpu.count_instr[13]
.sym 38714 soc.cpu.is_lui_auipc_jal
.sym 38715 soc.cpu.instr_rdcycleh
.sym 38716 soc.cpu.do_waitirq_SB_LUT4_I1_O_SB_LUT4_O_I0[0]
.sym 38718 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[4]
.sym 38719 soc.cpu.timer[6]
.sym 38720 soc.cpu.instr_timer_SB_LUT4_I3_O[0]
.sym 38721 soc.cpu.instr_timer
.sym 38728 soc.cpu.instr_timer_SB_LUT4_I3_O[0]
.sym 38729 soc.cpu.timer[8]
.sym 38731 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_24_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I2[1]
.sym 38732 soc.cpu.is_lui_auipc_jal
.sym 38733 soc.cpu.reg_pc[8]
.sym 38735 soc.cpu.instr_timer_SB_LUT4_I3_O_SB_LUT4_O_I0[1]
.sym 38736 soc.cpu.instr_timer_SB_LUT4_I3_O[0]
.sym 38737 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2[0]
.sym 38738 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2[1]
.sym 38740 soc.cpu.cpuregs_rs1[10]
.sym 38741 soc.cpu.timer[10]
.sym 38742 soc.cpu.instr_timer_SB_LUT4_I3_O[3]
.sym 38743 soc.cpu.instr_timer_SB_LUT4_I3_O_SB_LUT4_O_I0[2]
.sym 38744 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[10]
.sym 38745 soc.cpu.cpuregs_rs1[2]
.sym 38746 soc.cpu.cpuregs_rs1[11]
.sym 38747 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[1]
.sym 38748 soc.cpu.timer[9]
.sym 38749 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[9]
.sym 38750 soc.cpu.instr_timer_SB_LUT4_I3_O_SB_LUT4_O_I0[0]
.sym 38752 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 38753 soc.cpu.cpuregs_rs1[8]
.sym 38755 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[2]
.sym 38756 soc.cpu.instr_timer_SB_LUT4_I3_O_SB_LUT4_O_I0[3]
.sym 38760 soc.cpu.reg_pc[8]
.sym 38761 soc.cpu.is_lui_auipc_jal
.sym 38762 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 38763 soc.cpu.cpuregs_rs1[8]
.sym 38766 soc.cpu.instr_timer_SB_LUT4_I3_O_SB_LUT4_O_I0[0]
.sym 38767 soc.cpu.instr_timer_SB_LUT4_I3_O_SB_LUT4_O_I0[3]
.sym 38768 soc.cpu.instr_timer_SB_LUT4_I3_O_SB_LUT4_O_I0[1]
.sym 38769 soc.cpu.instr_timer_SB_LUT4_I3_O_SB_LUT4_O_I0[2]
.sym 38772 soc.cpu.instr_timer_SB_LUT4_I3_O[3]
.sym 38773 soc.cpu.cpuregs_rs1[8]
.sym 38774 soc.cpu.instr_timer_SB_LUT4_I3_O[0]
.sym 38775 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2[0]
.sym 38778 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[2]
.sym 38779 soc.cpu.instr_timer_SB_LUT4_I3_O[3]
.sym 38780 soc.cpu.instr_timer_SB_LUT4_I3_O[0]
.sym 38781 soc.cpu.cpuregs_rs1[2]
.sym 38784 soc.cpu.instr_timer_SB_LUT4_I3_O[3]
.sym 38785 soc.cpu.instr_timer_SB_LUT4_I3_O[0]
.sym 38786 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2[1]
.sym 38787 soc.cpu.cpuregs_rs1[11]
.sym 38790 soc.cpu.timer[10]
.sym 38791 soc.cpu.timer[8]
.sym 38792 soc.cpu.timer[9]
.sym 38793 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_24_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I2[1]
.sym 38796 soc.cpu.instr_timer_SB_LUT4_I3_O[3]
.sym 38797 soc.cpu.instr_timer_SB_LUT4_I3_O[0]
.sym 38798 soc.cpu.cpuregs_rs1[10]
.sym 38799 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[10]
.sym 38802 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[10]
.sym 38803 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[9]
.sym 38804 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[2]
.sym 38805 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[1]
.sym 38807 clk$SB_IO_IN_$glb_clk
.sym 38808 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 38809 soc.cpu.instr_timer_SB_LUT4_I3_O_SB_LUT4_O_I0[2]
.sym 38810 soc.cpu.irq_mask[10]
.sym 38811 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[2]
.sym 38812 soc.cpu.irq_mask[15]
.sym 38813 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_O_1_I2[2]
.sym 38814 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_22_I1_SB_LUT4_O_I2[2]
.sym 38815 soc.cpu.cpuregs.wdata_SB_LUT4_O_5_I2_SB_LUT4_O_I2[3]
.sym 38816 soc.cpu.irq_mask[13]
.sym 38819 soc.cpu.alu_out_q[20]
.sym 38821 soc.cpu.pcpi_rs1[2]
.sym 38823 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2[0]
.sym 38824 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2[1]
.sym 38825 soc.cpu.instr_timer_SB_LUT4_I3_O[0]
.sym 38827 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_21_I2[1]
.sym 38828 soc.cpu.alu_out_SB_LUT4_O_17_I2_SB_LUT4_O_I3[1]
.sym 38829 iomem_addr[2]
.sym 38832 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_26_I1_SB_LUT4_O_I2[1]
.sym 38833 soc.cpu.cpuregs_rs1[8]
.sym 38834 soc.cpu.cpuregs_rs1[15]
.sym 38835 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[9]
.sym 38836 soc.cpu.alu_out_q[4]
.sym 38837 soc.cpu.cpuregs_rs1[13]
.sym 38838 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_22_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2[1]
.sym 38839 soc.cpu.cpuregs_rs1[8]
.sym 38840 soc.cpu.cpuregs.wdata_SB_LUT4_O_30_I2_SB_LUT4_O_I2[3]
.sym 38841 soc.cpu.cpu_state[2]
.sym 38842 soc.cpu.timer[10]
.sym 38843 soc.cpu.cpuregs.wdata_SB_LUT4_O_18_I2_SB_LUT4_O_I2[1]
.sym 38844 soc.cpu.cpuregs.wdata_SB_LUT4_O_30_I2_SB_LUT4_O_I2[2]
.sym 38850 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_O_1_I2[0]
.sym 38852 soc.cpu.count_instr[15]
.sym 38853 soc.cpu.count_instr[35]
.sym 38855 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_O_1_I2[0]
.sym 38856 soc.cpu.count_cycle[35]
.sym 38858 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_O_1_I2[0]
.sym 38860 soc.cpu.count_instr[34]
.sym 38861 soc.cpu.cpuregs_wrdata[4]
.sym 38862 soc.cpu.instr_rdinstr
.sym 38864 soc.cpu.count_instr[38]
.sym 38865 soc.cpu.count_cycle[46]
.sym 38869 soc.cpu.count_cycle[47]
.sym 38870 soc.cpu.count_cycle[34]
.sym 38872 soc.cpu.count_cycle[42]
.sym 38873 soc.cpu.cpuregs_wrdata[3]
.sym 38875 soc.cpu.instr_rdcycleh
.sym 38876 soc.cpu.count_instr[42]
.sym 38878 soc.cpu.count_cycle[38]
.sym 38880 soc.cpu.count_instr[46]
.sym 38883 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_O_1_I2[0]
.sym 38884 soc.cpu.count_cycle[38]
.sym 38885 soc.cpu.instr_rdcycleh
.sym 38886 soc.cpu.count_instr[38]
.sym 38889 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_O_1_I2[0]
.sym 38890 soc.cpu.instr_rdcycleh
.sym 38891 soc.cpu.count_instr[42]
.sym 38892 soc.cpu.count_cycle[42]
.sym 38895 soc.cpu.instr_rdcycleh
.sym 38896 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_O_1_I2[0]
.sym 38897 soc.cpu.count_cycle[34]
.sym 38898 soc.cpu.count_instr[34]
.sym 38901 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_O_1_I2[0]
.sym 38902 soc.cpu.instr_rdcycleh
.sym 38903 soc.cpu.count_instr[35]
.sym 38904 soc.cpu.count_cycle[35]
.sym 38907 soc.cpu.count_instr[15]
.sym 38908 soc.cpu.count_cycle[47]
.sym 38909 soc.cpu.instr_rdcycleh
.sym 38910 soc.cpu.instr_rdinstr
.sym 38916 soc.cpu.cpuregs_wrdata[4]
.sym 38922 soc.cpu.cpuregs_wrdata[3]
.sym 38925 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_O_1_I2[0]
.sym 38926 soc.cpu.instr_rdcycleh
.sym 38927 soc.cpu.count_instr[46]
.sym 38928 soc.cpu.count_cycle[46]
.sym 38930 clk$SB_IO_IN_$glb_clk
.sym 38932 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_22_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 38933 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_24_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2]
.sym 38934 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_23_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2[2]
.sym 38935 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_22_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2]
.sym 38936 soc.cpu.irq_pending[10]
.sym 38937 soc.cpu.irq_pending[12]
.sym 38938 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_24_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 38939 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_26_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2]
.sym 38942 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[17]
.sym 38944 soc.cpu.timer[15]
.sym 38946 soc.cpu.cpuregs.regs.0.0.0_RDATA_11[1]
.sym 38947 soc.cpu.irq_mask[15]
.sym 38950 soc.cpu.timer[15]
.sym 38955 soc.cpu.do_waitirq_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_3_I2[0]
.sym 38957 soc.cpu.irq_pending[10]
.sym 38958 soc.cpu.cpuregs_rs1[12]
.sym 38959 soc.cpu.cpuregs_rs1[10]
.sym 38960 soc.cpu.cpuregs_rs1[9]
.sym 38962 soc.cpu.alu_out_q[15]
.sym 38963 soc.cpu.instr_timer_SB_LUT4_I3_O[0]
.sym 38964 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_25_I1_SB_LUT4_O_1_I3[2]
.sym 38965 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_22_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 38966 soc.cpu.cpuregs_rs1[5]
.sym 38967 soc.cpu.alu_out_q[8]
.sym 38977 $PACKER_VCC_NET
.sym 38978 soc.cpu.timer[7]
.sym 38979 soc.cpu.instr_timer_SB_LUT4_I3_O[1]
.sym 38984 soc.cpu.timer[5]
.sym 38985 $PACKER_VCC_NET
.sym 38987 $PACKER_VCC_NET
.sym 38989 soc.cpu.timer[6]
.sym 38991 soc.cpu.timer[1]
.sym 38992 soc.cpu.timer[4]
.sym 38998 soc.cpu.timer[3]
.sym 38999 soc.cpu.timer[2]
.sym 39005 $nextpnr_ICESTORM_LC_46$O
.sym 39008 soc.cpu.instr_timer_SB_LUT4_I3_O[1]
.sym 39011 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 39013 soc.cpu.timer[1]
.sym 39014 $PACKER_VCC_NET
.sym 39017 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 39019 soc.cpu.timer[2]
.sym 39020 $PACKER_VCC_NET
.sym 39021 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 39023 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[4]
.sym 39025 soc.cpu.timer[3]
.sym 39026 $PACKER_VCC_NET
.sym 39027 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 39029 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[5]
.sym 39031 soc.cpu.timer[4]
.sym 39032 $PACKER_VCC_NET
.sym 39033 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[4]
.sym 39035 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[6]
.sym 39037 soc.cpu.timer[5]
.sym 39038 $PACKER_VCC_NET
.sym 39039 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[5]
.sym 39041 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[7]
.sym 39043 $PACKER_VCC_NET
.sym 39044 soc.cpu.timer[6]
.sym 39045 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[6]
.sym 39047 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[8]
.sym 39049 $PACKER_VCC_NET
.sym 39050 soc.cpu.timer[7]
.sym 39051 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[7]
.sym 39055 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_23_I1_SB_LUT4_O_1_I2[2]
.sym 39056 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_26_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 39057 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_22_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2[1]
.sym 39058 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_23_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2[3]
.sym 39059 soc.cpu.cpuregs_wrdata[4]
.sym 39060 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_26_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2[2]
.sym 39061 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_21_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2[0]
.sym 39062 soc.cpu.timer[9]
.sym 39065 soc.cpu.cpuregs.wdata_SB_LUT4_O_18_I2_SB_LUT4_O_I2[2]
.sym 39066 soc.cpu.reg_pc[13]
.sym 39069 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 39070 iomem_addr[5]
.sym 39071 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_22_I1[2]
.sym 39072 soc.cpu.instr_rdinstr
.sym 39075 $PACKER_VCC_NET
.sym 39076 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 39078 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 39079 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_O_I1[6]
.sym 39080 soc.cpu.cpuregs_wrdata[4]
.sym 39081 soc.cpu.irq_mask[12]
.sym 39082 soc.cpu.irq_mask[10]
.sym 39084 soc.cpu.alu_out_q[28]
.sym 39085 soc.cpu.irq_pending[12]
.sym 39086 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_O_1_I2[3]
.sym 39087 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_O_1_I2[3]
.sym 39088 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[18]
.sym 39089 soc.cpu.cpuregs_rs1[3]
.sym 39090 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[19]
.sym 39091 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[8]
.sym 39101 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_24_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I2[1]
.sym 39105 soc.cpu.timer[8]
.sym 39109 soc.cpu.timer[12]
.sym 39112 soc.cpu.timer[10]
.sym 39115 $PACKER_VCC_NET
.sym 39122 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_22_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2[1]
.sym 39123 $PACKER_VCC_NET
.sym 39124 soc.cpu.timer[15]
.sym 39126 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_21_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2[0]
.sym 39127 soc.cpu.timer[9]
.sym 39128 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[9]
.sym 39130 $PACKER_VCC_NET
.sym 39131 soc.cpu.timer[8]
.sym 39132 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[8]
.sym 39134 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[10]
.sym 39136 soc.cpu.timer[9]
.sym 39137 $PACKER_VCC_NET
.sym 39138 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[9]
.sym 39140 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[11]
.sym 39142 $PACKER_VCC_NET
.sym 39143 soc.cpu.timer[10]
.sym 39144 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[10]
.sym 39146 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[12]
.sym 39148 $PACKER_VCC_NET
.sym 39149 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_24_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I2[1]
.sym 39150 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[11]
.sym 39152 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[13]
.sym 39154 $PACKER_VCC_NET
.sym 39155 soc.cpu.timer[12]
.sym 39156 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[12]
.sym 39158 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[14]
.sym 39160 $PACKER_VCC_NET
.sym 39161 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_22_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2[1]
.sym 39162 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[13]
.sym 39164 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[15]
.sym 39166 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_21_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2[0]
.sym 39167 $PACKER_VCC_NET
.sym 39168 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[14]
.sym 39170 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[16]
.sym 39172 $PACKER_VCC_NET
.sym 39173 soc.cpu.timer[15]
.sym 39174 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[15]
.sym 39178 soc.cpu.cpuregs.wdata_SB_LUT4_O_23_I2_SB_LUT4_O_I2[1]
.sym 39179 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_26_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 39180 soc.cpu.cpuregs.wdata_SB_LUT4_O_24_I2[2]
.sym 39181 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_26_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2[3]
.sym 39182 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_4_I0_SB_LUT4_O_1_I3[2]
.sym 39183 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_25_I1[3]
.sym 39184 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_23_I3[2]
.sym 39185 soc.cpu.irq_mask[12]
.sym 39188 soc.cpu.do_waitirq_SB_LUT4_I1_O_SB_LUT4_O_I0[3]
.sym 39189 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[20]
.sym 39190 soc.cpu.count_instr[41]
.sym 39192 soc.cpu.reg_pc[3]
.sym 39193 soc.cpu.latched_stalu
.sym 39194 soc.cpu.latched_stalu
.sym 39195 soc.cpu.timer[9]
.sym 39196 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I0_O[3]
.sym 39197 soc.cpu.latched_store_SB_LUT4_I3_1_O[3]
.sym 39198 soc.cpu.pcpi_rs1[18]
.sym 39199 soc.cpu.latched_compr_SB_LUT4_I1_O[3]
.sym 39200 soc.cpu.decoded_imm[3]
.sym 39201 soc.cpu.alu_out_SB_LUT4_O_12_I2_SB_LUT4_O_I3[1]
.sym 39202 soc.cpu.instr_rdcycleh
.sym 39203 soc.cpu.reg_pc[11]
.sym 39204 soc.cpu.do_waitirq_SB_LUT4_I1_O_SB_LUT4_O_I0[0]
.sym 39205 soc.cpu.irq_pending[10]
.sym 39206 soc.cpu.instr_retirq_SB_LUT4_I2_O[0]
.sym 39207 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[24]
.sym 39208 soc.cpu.instr_timer
.sym 39209 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[25]
.sym 39210 soc.cpu.cpuregs.wdata_SB_LUT4_O_18_I2_SB_LUT4_O_I2[0]
.sym 39211 soc.cpu.cpuregs.wdata_SB_LUT4_O_23_I2_SB_LUT4_O_I2[1]
.sym 39212 soc.cpu.instr_retirq
.sym 39213 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[27]
.sym 39214 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[16]
.sym 39223 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_18_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2[1]
.sym 39224 $PACKER_VCC_NET
.sym 39227 soc.cpu.timer[20]
.sym 39228 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_16_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[1]
.sym 39230 soc.cpu.timer[23]
.sym 39231 $PACKER_VCC_NET
.sym 39232 $PACKER_VCC_NET
.sym 39238 soc.cpu.timer[21]
.sym 39239 soc.cpu.timer[22]
.sym 39241 soc.cpu.timer[16]
.sym 39248 soc.cpu.timer[18]
.sym 39251 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[17]
.sym 39253 $PACKER_VCC_NET
.sym 39254 soc.cpu.timer[16]
.sym 39255 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[16]
.sym 39257 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[18]
.sym 39259 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_18_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2[1]
.sym 39260 $PACKER_VCC_NET
.sym 39261 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[17]
.sym 39263 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[19]
.sym 39265 $PACKER_VCC_NET
.sym 39266 soc.cpu.timer[18]
.sym 39267 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[18]
.sym 39269 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[20]
.sym 39271 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_16_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[1]
.sym 39272 $PACKER_VCC_NET
.sym 39273 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[19]
.sym 39275 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[21]
.sym 39277 soc.cpu.timer[20]
.sym 39278 $PACKER_VCC_NET
.sym 39279 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[20]
.sym 39281 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[22]
.sym 39283 $PACKER_VCC_NET
.sym 39284 soc.cpu.timer[21]
.sym 39285 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[21]
.sym 39287 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[23]
.sym 39289 $PACKER_VCC_NET
.sym 39290 soc.cpu.timer[22]
.sym 39291 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[22]
.sym 39293 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[24]
.sym 39295 soc.cpu.timer[23]
.sym 39296 $PACKER_VCC_NET
.sym 39297 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[23]
.sym 39301 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_26_I3[2]
.sym 39302 soc.cpu.reg_pc[5]
.sym 39303 soc.cpu.cpuregs.wdata_SB_LUT4_O_26_I2[3]
.sym 39304 soc.cpu.cpuregs_wrdata[3]
.sym 39305 soc.cpu.cpuregs.wdata_SB_LUT4_O_21_I2_SB_LUT4_O_I3[2]
.sym 39306 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_26_I2_SB_LUT4_O_I2[2]
.sym 39307 soc.cpu.cpuregs.wdata_SB_LUT4_O_26_I2[2]
.sym 39308 soc.cpu.cpuregs.wdata_SB_LUT4_O_28_I2[3]
.sym 39311 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I1_SB_LUT4_O_1_I2[1]
.sym 39313 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[16]
.sym 39314 soc.cpu.alu_out_SB_LUT4_O_30_I2_SB_LUT4_O_I3[1]
.sym 39316 soc.cpu.timer[23]
.sym 39318 soc.cpu.cpu_state[2]
.sym 39319 soc.cpu.alu_out_SB_LUT4_O_10_I2_SB_LUT4_O_I3[1]
.sym 39320 soc.cpu.pcpi_rs1[23]
.sym 39321 soc.cpu.irq_mask_SB_DFFESS_Q_E
.sym 39322 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_25_I3[1]
.sym 39323 soc.cpu.pcpi_rs1[23]
.sym 39324 soc.cpu.cpuregs.wdata_SB_LUT4_O_24_I2[2]
.sym 39325 soc.cpu.cpu_state[3]
.sym 39326 soc.cpu.timer[31]
.sym 39327 soc.cpu.cpu_state[2]
.sym 39328 soc.cpu.cpuregs.wdata_SB_LUT4_O_30_I2_SB_LUT4_O_I2[3]
.sym 39329 soc.cpu.irq_pending[2]
.sym 39330 soc.cpu.reg_pc[14]
.sym 39331 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[5]
.sym 39332 soc.cpu.cpu_state[3]
.sym 39333 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_10_I2_SB_LUT4_O_I2[1]
.sym 39334 soc.cpu.timer[18]
.sym 39335 soc.cpu.cpuregs.wdata_SB_LUT4_O_18_I2_SB_LUT4_O_I2[1]
.sym 39336 soc.cpu.cpuregs.wdata_SB_LUT4_O_30_I2_SB_LUT4_O_I2[2]
.sym 39337 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[24]
.sym 39344 soc.cpu.timer[27]
.sym 39350 soc.cpu.timer[31]
.sym 39351 soc.cpu.timer[28]
.sym 39354 soc.cpu.timer[25]
.sym 39359 soc.cpu.timer[30]
.sym 39361 $PACKER_VCC_NET
.sym 39362 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_10_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2[0]
.sym 39363 soc.cpu.timer[24]
.sym 39369 $PACKER_VCC_NET
.sym 39370 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_8_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[1]
.sym 39374 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[25]
.sym 39376 soc.cpu.timer[24]
.sym 39377 $PACKER_VCC_NET
.sym 39378 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[24]
.sym 39380 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[26]
.sym 39382 $PACKER_VCC_NET
.sym 39383 soc.cpu.timer[25]
.sym 39384 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[25]
.sym 39386 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[27]
.sym 39388 $PACKER_VCC_NET
.sym 39389 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_10_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2[0]
.sym 39390 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[26]
.sym 39392 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[28]
.sym 39394 soc.cpu.timer[27]
.sym 39395 $PACKER_VCC_NET
.sym 39396 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[27]
.sym 39398 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[29]
.sym 39400 $PACKER_VCC_NET
.sym 39401 soc.cpu.timer[28]
.sym 39402 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[28]
.sym 39404 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[30]
.sym 39406 $PACKER_VCC_NET
.sym 39407 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_8_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[1]
.sym 39408 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[29]
.sym 39410 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[31]
.sym 39412 soc.cpu.timer[30]
.sym 39413 $PACKER_VCC_NET
.sym 39414 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[30]
.sym 39417 soc.cpu.timer[31]
.sym 39419 $PACKER_VCC_NET
.sym 39420 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[31]
.sym 39424 soc.cpu.reg_pc[11]
.sym 39425 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[5]
.sym 39426 soc.cpu.cpuregs.wdata_SB_LUT4_O_5_I2_SB_LUT4_O_I2[2]
.sym 39427 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_26_I2_SB_LUT4_O_I2[3]
.sym 39428 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_O_I0[2]
.sym 39429 soc.cpu.cpuregs.wdata_SB_LUT4_O_22_I2[3]
.sym 39430 soc.cpu.reg_pc[6]
.sym 39431 soc.cpu.latched_store_SB_LUT4_I1_O[2]
.sym 39440 soc.cpu.reg_out[13]
.sym 39442 soc.cpu.latched_store_SB_LUT4_I3_1_O[3]
.sym 39443 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_11_I1_SB_LUT4_O_1_I2[1]
.sym 39444 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[4]
.sym 39445 soc.cpu.latched_branch_SB_LUT4_I2_I1[3]
.sym 39446 soc.cpu.latched_store_SB_LUT4_I3_1_O[3]
.sym 39447 soc.cpu.cpuregs_rs1[9]
.sym 39448 soc.cpu.cpuregs.wdata_SB_LUT4_O_30_I2_SB_LUT4_O_I2[0]
.sym 39449 soc.cpu.irq_pending[1]
.sym 39450 soc.cpu.cpuregs_rs1[5]
.sym 39451 soc.cpu.cpuregs_rs1[9]
.sym 39452 soc.cpu.cpuregs.wdata_SB_LUT4_O_21_I2_SB_LUT4_O_I3[2]
.sym 39453 soc.cpu.reg_pc[6]
.sym 39454 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 39455 soc.cpu.cpuregs_rs1[10]
.sym 39456 soc.cpu.irq_pending[9]
.sym 39457 soc.cpu.reg_pc[11]
.sym 39458 soc.cpu.alu_out_q[14]
.sym 39459 soc.cpu.alu_out_q[15]
.sym 39465 soc.cpu.irq_pending[1]
.sym 39466 soc.cpu.latched_store_SB_LUT4_I3_O[0]
.sym 39467 soc.cpu.irq_pending[9]
.sym 39470 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 39471 soc.cpu.cpuregs.wdata_SB_LUT4_O_24_I2[3]
.sym 39472 soc.cpu.cpuregs.wdata_SB_LUT4_O_22_I2[2]
.sym 39473 soc.cpu.latched_store_SB_LUT4_I3_1_O[3]
.sym 39474 soc.cpu.latched_store_SB_LUT4_I3_O[0]
.sym 39475 soc.cpu.irq_pending[10]
.sym 39476 soc.cpu.alu_out_q[11]
.sym 39478 soc.cpu.reg_out[6]
.sym 39479 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_25_I3[1]
.sym 39481 soc.cpu.cpuregs.wdata_SB_LUT4_O_25_I2[2]
.sym 39482 soc.cpu.latched_compr_SB_LUT4_I1_O[10]
.sym 39483 soc.cpu.alu_out_q[6]
.sym 39484 soc.cpu.cpuregs.wdata_SB_LUT4_O_24_I2[2]
.sym 39485 soc.cpu.latched_branch_SB_LUT4_I2_I1[3]
.sym 39486 soc.cpu.latched_compr_SB_LUT4_I1_O[5]
.sym 39487 soc.cpu.cpuregs.wdata_SB_LUT4_O_25_I2[3]
.sym 39489 soc.cpu.irq_pending[2]
.sym 39490 soc.cpu.latched_compr_SB_LUT4_I1_O[7]
.sym 39491 soc.cpu.latched_stalu
.sym 39492 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[0]
.sym 39493 soc.cpu.latched_branch_SB_LUT4_I2_I1[3]
.sym 39494 soc.cpu.cpuregs.wdata_SB_LUT4_O_22_I2[3]
.sym 39495 soc.cpu.latched_store_SB_LUT4_I3_1_O[1]
.sym 39496 soc.cpu.cpuregs.wdata_SB_LUT4_O_30_I2_SB_LUT4_O_I2[2]
.sym 39498 soc.cpu.reg_out[6]
.sym 39499 soc.cpu.latched_store_SB_LUT4_I3_O[0]
.sym 39500 soc.cpu.alu_out_q[6]
.sym 39501 soc.cpu.latched_stalu
.sym 39504 soc.cpu.irq_pending[2]
.sym 39505 soc.cpu.irq_pending[1]
.sym 39506 soc.cpu.irq_pending[10]
.sym 39507 soc.cpu.irq_pending[9]
.sym 39510 soc.cpu.alu_out_q[6]
.sym 39511 soc.cpu.latched_store_SB_LUT4_I3_1_O[3]
.sym 39512 soc.cpu.reg_out[6]
.sym 39513 soc.cpu.latched_stalu
.sym 39516 soc.cpu.latched_compr_SB_LUT4_I1_O[5]
.sym 39517 soc.cpu.cpuregs.wdata_SB_LUT4_O_25_I2[3]
.sym 39518 soc.cpu.latched_branch_SB_LUT4_I2_I1[3]
.sym 39519 soc.cpu.cpuregs.wdata_SB_LUT4_O_25_I2[2]
.sym 39522 soc.cpu.latched_branch_SB_LUT4_I2_I1[3]
.sym 39523 soc.cpu.cpuregs.wdata_SB_LUT4_O_22_I2[2]
.sym 39524 soc.cpu.cpuregs.wdata_SB_LUT4_O_22_I2[3]
.sym 39525 soc.cpu.latched_compr_SB_LUT4_I1_O[10]
.sym 39528 soc.cpu.cpuregs.wdata_SB_LUT4_O_24_I2[2]
.sym 39529 soc.cpu.cpuregs.wdata_SB_LUT4_O_24_I2[3]
.sym 39530 soc.cpu.latched_branch_SB_LUT4_I2_I1[3]
.sym 39531 soc.cpu.latched_compr_SB_LUT4_I1_O[7]
.sym 39534 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[0]
.sym 39535 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_25_I3[1]
.sym 39536 soc.cpu.cpuregs.wdata_SB_LUT4_O_30_I2_SB_LUT4_O_I2[2]
.sym 39537 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 39540 soc.cpu.latched_stalu
.sym 39541 soc.cpu.alu_out_q[11]
.sym 39542 soc.cpu.latched_store_SB_LUT4_I3_1_O[1]
.sym 39543 soc.cpu.latched_store_SB_LUT4_I3_O[0]
.sym 39547 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_5_I1[1]
.sym 39548 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[1]
.sym 39549 soc.cpu.reg_pc[14]
.sym 39550 soc.cpu.cpuregs.wdata_SB_LUT4_O_19_I2[2]
.sym 39551 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_17_I3[2]
.sym 39552 soc.cpu.cpuregs.wdata_SB_LUT4_O_20_I2[3]
.sym 39553 soc.cpu.cpuregs.wdata_SB_LUT4_O_19_I2[3]
.sym 39554 soc.cpu.reg_pc[2]
.sym 39558 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 39562 soc.cpu.alu_out_q[11]
.sym 39566 soc.cpu.decoded_imm[2]
.sym 39567 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_25_I3[1]
.sym 39568 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[5]
.sym 39569 soc.cpu.decoded_imm[19]
.sym 39571 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_O_I1[6]
.sym 39572 soc.cpu.cpuregs.wdata_SB_LUT4_O_26_I2_SB_LUT4_O_I2[2]
.sym 39573 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_17_I3[1]
.sym 39574 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_O_I1[9]
.sym 39575 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_O_I0[2]
.sym 39576 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_6_I2[1]
.sym 39577 soc.cpu.alu_out_q[28]
.sym 39578 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_O_1_I2[3]
.sym 39579 soc.cpu.reg_out[15]
.sym 39580 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_18_I3[1]
.sym 39581 soc.cpu.alu_out_q[24]
.sym 39582 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_16_I3[1]
.sym 39588 soc.cpu.cpuregs.wdata_SB_LUT4_O_30_I2_SB_LUT4_O_I2[1]
.sym 39589 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_I1[1]
.sym 39592 soc.cpu.cpu_state[4]
.sym 39593 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[0]
.sym 39594 soc.cpu.reg_out[2]
.sym 39595 soc.cpu.irq_mask[1]
.sym 39596 soc.cpu.pcpi_rs1[2]
.sym 39598 soc.cpu.cpuregs.wdata_SB_LUT4_O_30_I2_SB_LUT4_O_I2[3]
.sym 39599 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_I1[2]
.sym 39600 soc.cpu.latched_stalu
.sym 39601 soc.cpu.latched_store_SB_LUT4_I3_1_O[3]
.sym 39602 soc.cpu.alu_out_q[2]
.sym 39603 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_30_I3[1]
.sym 39605 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_10_I2_SB_LUT4_O_I2[1]
.sym 39606 soc.cpu.cpuregs.wdata_SB_LUT4_O_30_I2_SB_LUT4_O_I2[2]
.sym 39607 soc.cpu.cpuregs.wdata_SB_LUT4_O_19_I2[2]
.sym 39608 soc.cpu.cpuregs.wdata_SB_LUT4_O_30_I2_SB_LUT4_O_I2[0]
.sym 39609 soc.cpu.irq_pending[1]
.sym 39610 soc.cpu.irq_pending[2]
.sym 39611 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_I1[0]
.sym 39612 soc.cpu.cpuregs.wdata_SB_LUT4_O_30_I2_SB_LUT4_O_I2[1]
.sym 39613 soc.cpu.latched_branch_SB_LUT4_I2_I1[3]
.sym 39614 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_O_I1[2]
.sym 39615 soc.cpu.cpu_state[3]
.sym 39616 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 39617 soc.cpu.mem_do_wdata_SB_DFFESS_Q_S_SB_LUT4_O_I2_SB_LUT4_O_I3[2]
.sym 39618 soc.cpu.cpuregs.wdata_SB_LUT4_O_19_I2[3]
.sym 39619 soc.cpu.latched_compr_SB_LUT4_I1_O[13]
.sym 39622 soc.cpu.irq_pending[1]
.sym 39624 soc.cpu.irq_mask[1]
.sym 39628 soc.cpu.mem_do_wdata_SB_DFFESS_Q_S_SB_LUT4_O_I2_SB_LUT4_O_I3[2]
.sym 39629 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_10_I2_SB_LUT4_O_I2[1]
.sym 39630 soc.cpu.irq_pending[2]
.sym 39633 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_30_I3[1]
.sym 39634 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 39635 soc.cpu.cpuregs.wdata_SB_LUT4_O_30_I2_SB_LUT4_O_I2[1]
.sym 39636 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[0]
.sym 39639 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_I1[0]
.sym 39641 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_I1[1]
.sym 39642 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_I1[2]
.sym 39645 soc.cpu.reg_out[2]
.sym 39646 soc.cpu.alu_out_q[2]
.sym 39647 soc.cpu.latched_store_SB_LUT4_I3_1_O[3]
.sym 39648 soc.cpu.latched_stalu
.sym 39651 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_O_I1[2]
.sym 39652 soc.cpu.cpu_state[4]
.sym 39653 soc.cpu.pcpi_rs1[2]
.sym 39654 soc.cpu.cpu_state[3]
.sym 39657 soc.cpu.latched_compr_SB_LUT4_I1_O[13]
.sym 39658 soc.cpu.cpuregs.wdata_SB_LUT4_O_19_I2[2]
.sym 39659 soc.cpu.latched_branch_SB_LUT4_I2_I1[3]
.sym 39660 soc.cpu.cpuregs.wdata_SB_LUT4_O_19_I2[3]
.sym 39663 soc.cpu.cpuregs.wdata_SB_LUT4_O_30_I2_SB_LUT4_O_I2[3]
.sym 39664 soc.cpu.cpuregs.wdata_SB_LUT4_O_30_I2_SB_LUT4_O_I2[0]
.sym 39665 soc.cpu.cpuregs.wdata_SB_LUT4_O_30_I2_SB_LUT4_O_I2[1]
.sym 39666 soc.cpu.cpuregs.wdata_SB_LUT4_O_30_I2_SB_LUT4_O_I2[2]
.sym 39668 clk$SB_IO_IN_$glb_clk
.sym 39669 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 39671 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_O_I1[1]
.sym 39672 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_O_I1[2]
.sym 39673 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_5_I1_SB_LUT4_O_2_I2[1]
.sym 39674 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_O_I1[4]
.sym 39675 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_O_I1[5]
.sym 39676 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_O_I1[6]
.sym 39677 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_O_I1[7]
.sym 39682 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I0_O[3]
.sym 39683 soc.cpu.decoded_imm[30]
.sym 39686 soc.cpu.reg_out[1]
.sym 39687 soc.cpu.decoded_imm[12]
.sym 39688 soc.cpu.latched_stalu
.sym 39689 soc.cpu.latched_store_SB_LUT4_I3_1_O[3]
.sym 39690 soc.cpu.latched_store_SB_LUT4_I1_O[0]
.sym 39691 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_30_I3[1]
.sym 39692 soc.cpu.latched_store_SB_LUT4_I3_1_O[3]
.sym 39694 soc.cpu.latched_store_SB_LUT4_I1_O[0]
.sym 39695 soc.cpu.cpuregs.wdata_SB_LUT4_O_18_I2_SB_LUT4_O_I2[0]
.sym 39696 soc.cpu.instr_retirq
.sym 39697 soc.cpu.instr_retirq_SB_LUT4_I2_O[0]
.sym 39698 soc.cpu.instr_rdcycleh
.sym 39700 soc.cpu.instr_timer
.sym 39701 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[27]
.sym 39702 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 39703 soc.cpu.cpuregs.wdata_SB_LUT4_O_23_I2_SB_LUT4_O_I2[1]
.sym 39704 soc.cpu.do_waitirq_SB_LUT4_I1_O_SB_LUT4_O_I0[0]
.sym 39705 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[8]
.sym 39712 soc.cpu.cpuregs.wdata_SB_LUT4_O_18_I2[3]
.sym 39713 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 39714 soc.cpu.cpuregs.wdata_SB_LUT4_O_23_I2_SB_LUT4_O_I2[1]
.sym 39715 soc.cpu.latched_branch_SB_LUT4_I2_I1[3]
.sym 39716 soc.cpu.latched_stalu
.sym 39717 soc.cpu.latched_store_SB_LUT4_I3_O[0]
.sym 39718 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_6_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2]
.sym 39719 soc.cpu.cpuregs.wdata_SB_LUT4_O_18_I2_SB_LUT4_O_I2[0]
.sym 39721 soc.cpu.cpu_state[2]
.sym 39722 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_6_I2_SB_LUT4_O_1_I2[2]
.sym 39723 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_19_I3[1]
.sym 39724 soc.cpu.cpuregs.wdata_SB_LUT4_O_21_I2_SB_LUT4_O_I3[2]
.sym 39726 soc.cpu.alu_out_SB_LUT4_O_30_I2_SB_LUT4_O_I3[1]
.sym 39727 soc.cpu.latched_compr_SB_LUT4_I1_O[14]
.sym 39728 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_6_I2_SB_LUT4_O_1_I2[1]
.sym 39729 soc.cpu.alu_out_q[15]
.sym 39730 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[0]
.sym 39732 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_10_I2_SB_LUT4_O_I2[1]
.sym 39733 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_21_I3[1]
.sym 39734 soc.cpu.cpu_state[4]
.sym 39736 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_O_I1[1]
.sym 39737 soc.cpu.cpuregs.wdata_SB_LUT4_O_18_I2[2]
.sym 39738 soc.cpu.irq_pending[1]
.sym 39739 soc.cpu.reg_out[15]
.sym 39741 soc.cpu.cpu_state[3]
.sym 39742 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_16_I3[1]
.sym 39745 soc.cpu.cpu_state[2]
.sym 39746 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_6_I2_SB_LUT4_O_1_I2[2]
.sym 39747 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_6_I2_SB_LUT4_O_1_I2[1]
.sym 39750 soc.cpu.cpuregs.wdata_SB_LUT4_O_18_I2_SB_LUT4_O_I2[0]
.sym 39751 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 39752 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[0]
.sym 39753 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_16_I3[1]
.sym 39756 soc.cpu.alu_out_q[15]
.sym 39757 soc.cpu.latched_stalu
.sym 39758 soc.cpu.latched_store_SB_LUT4_I3_O[0]
.sym 39759 soc.cpu.reg_out[15]
.sym 39762 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_6_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2]
.sym 39763 soc.cpu.irq_pending[1]
.sym 39764 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_10_I2_SB_LUT4_O_I2[1]
.sym 39768 soc.cpu.latched_branch_SB_LUT4_I2_I1[3]
.sym 39769 soc.cpu.cpuregs.wdata_SB_LUT4_O_18_I2[3]
.sym 39770 soc.cpu.latched_compr_SB_LUT4_I1_O[14]
.sym 39771 soc.cpu.cpuregs.wdata_SB_LUT4_O_18_I2[2]
.sym 39774 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[0]
.sym 39776 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_19_I3[1]
.sym 39777 soc.cpu.cpuregs.wdata_SB_LUT4_O_21_I2_SB_LUT4_O_I3[2]
.sym 39780 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_21_I3[1]
.sym 39781 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[0]
.sym 39782 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 39783 soc.cpu.cpuregs.wdata_SB_LUT4_O_23_I2_SB_LUT4_O_I2[1]
.sym 39786 soc.cpu.cpu_state[4]
.sym 39787 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_O_I1[1]
.sym 39788 soc.cpu.cpu_state[3]
.sym 39789 soc.cpu.alu_out_SB_LUT4_O_30_I2_SB_LUT4_O_I3[1]
.sym 39793 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_O_I1[8]
.sym 39794 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_O_I1[9]
.sym 39795 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_O_I1[10]
.sym 39796 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_O_I1[11]
.sym 39797 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_23_I1_SB_LUT4_O_1_I2[1]
.sym 39798 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_O_I1[13]
.sym 39799 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_21_I2_SB_LUT4_O_I2[0]
.sym 39800 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_O_I1[15]
.sym 39803 soc.cpu.do_waitirq_SB_LUT4_I1_O_SB_LUT4_O_I0[1]
.sym 39809 soc.cpu.cpu_state[2]
.sym 39810 soc.cpu.decoded_imm[17]
.sym 39813 soc.cpu.reg_next_pc_SB_DFFESR_Q_9_D_SB_LUT4_O_I0_SB_LUT4_O_I1[6]
.sym 39814 soc.cpu.cpuregs.regs.0.0.1_RADDR_2
.sym 39817 soc.cpu.decoded_imm[14]
.sym 39818 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_10_I2_SB_LUT4_O_I2[1]
.sym 39823 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[5]
.sym 39824 soc.cpu.decoded_imm[12]
.sym 39825 soc.cpu.timer[31]
.sym 39826 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[22]
.sym 39827 soc.cpu.cpuregs.wdata_SB_LUT4_O_18_I2_SB_LUT4_O_I2[1]
.sym 39835 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_19_I3[1]
.sym 39837 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_18_I3[1]
.sym 39841 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_22_I3[2]
.sym 39842 soc.cpu.reg_out[9]
.sym 39843 soc.cpu.alu_out_q[9]
.sym 39844 soc.cpu.alu_out_q[15]
.sym 39846 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[0]
.sym 39847 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_22_I3[1]
.sym 39848 soc.cpu.latched_store_SB_LUT4_I3_O[0]
.sym 39852 soc.cpu.latched_stalu
.sym 39854 soc.cpu.latched_store_SB_LUT4_I1_O[0]
.sym 39857 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_18_I3[2]
.sym 39858 soc.cpu.cpuregs.wdata_SB_LUT4_O_I1_SB_LUT4_O_I2[2]
.sym 39859 soc.cpu.cpuregs.wdata_SB_LUT4_O_I1_SB_LUT4_O_I2[3]
.sym 39860 soc.cpu.latched_store_SB_LUT4_I3_1_O[3]
.sym 39861 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[8]
.sym 39864 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_19_I3[2]
.sym 39865 soc.cpu.reg_out[15]
.sym 39867 soc.cpu.latched_stalu
.sym 39868 soc.cpu.reg_out[9]
.sym 39869 soc.cpu.alu_out_q[9]
.sym 39870 soc.cpu.latched_store_SB_LUT4_I3_O[0]
.sym 39873 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_19_I3[2]
.sym 39874 soc.cpu.latched_store_SB_LUT4_I1_O[0]
.sym 39875 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_19_I3[1]
.sym 39881 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[8]
.sym 39886 soc.cpu.latched_store_SB_LUT4_I1_O[0]
.sym 39887 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_22_I3[2]
.sym 39888 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_22_I3[1]
.sym 39891 soc.cpu.latched_store_SB_LUT4_I1_O[0]
.sym 39892 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_18_I3[2]
.sym 39894 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_18_I3[1]
.sym 39897 soc.cpu.alu_out_q[15]
.sym 39898 soc.cpu.latched_stalu
.sym 39899 soc.cpu.latched_store_SB_LUT4_I3_1_O[3]
.sym 39900 soc.cpu.reg_out[15]
.sym 39903 soc.cpu.cpuregs.wdata_SB_LUT4_O_I1_SB_LUT4_O_I2[3]
.sym 39904 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[0]
.sym 39905 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_22_I3[1]
.sym 39906 soc.cpu.cpuregs.wdata_SB_LUT4_O_I1_SB_LUT4_O_I2[2]
.sym 39909 soc.cpu.latched_store_SB_LUT4_I3_1_O[3]
.sym 39910 soc.cpu.latched_stalu
.sym 39911 soc.cpu.reg_out[9]
.sym 39912 soc.cpu.alu_out_q[9]
.sym 39913 soc.cpu.instr_sll_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_I3_1_O[1]_$glb_ce
.sym 39914 clk$SB_IO_IN_$glb_clk
.sym 39915 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 39916 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_O_I1[16]
.sym 39917 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_18_I1_SB_LUT4_O_I2[0]
.sym 39918 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_O_I1[18]
.sym 39919 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_O_I1[19]
.sym 39920 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_O_I1[20]
.sym 39921 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_O_I1[21]
.sym 39922 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_O_I1[22]
.sym 39923 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_O_I1[23]
.sym 39924 soc.cpu.reg_out[9]
.sym 39928 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[4]
.sym 39929 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_19_I3[1]
.sym 39931 soc.cpu.reg_pc[18]
.sym 39932 soc.cpu.compressed_instr_SB_LUT4_I1_O[5]
.sym 39933 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[1]
.sym 39934 soc.cpu.latched_store_SB_LUT4_I3_1_O[3]
.sym 39935 soc.cpu.decoded_imm[26]
.sym 39936 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[8]
.sym 39937 soc.cpu.trap
.sym 39938 soc.cpu.decoded_imm[8]
.sym 39939 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_O_I1[10]
.sym 39940 soc.cpu.cpuregs.wdata_SB_LUT4_O_30_I2_SB_LUT4_O_I2[0]
.sym 39941 soc.cpu.decoded_imm[20]
.sym 39942 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[9]
.sym 39943 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_O_I1[21]
.sym 39944 soc.cpu.do_waitirq_SB_LUT4_I1_O_SB_LUT4_O_I0[2]
.sym 39945 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[12]
.sym 39946 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 39947 soc.cpu.decoded_imm[22]
.sym 39948 soc.cpu.irq_pending[9]
.sym 39949 soc.cpu.decoded_imm[13]
.sym 39950 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_21_I3[1]
.sym 39951 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 39957 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_21_I3[1]
.sym 39958 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[11]
.sym 39962 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_16_I3[2]
.sym 39965 soc.cpu.cpuregs.wdata_SB_LUT4_O_18_I2_SB_LUT4_O_I2[0]
.sym 39967 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[14]
.sym 39969 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[12]
.sym 39970 soc.cpu.do_waitirq_SB_LUT4_I1_O_SB_LUT4_O_I0[2]
.sym 39976 soc.cpu.do_waitirq_SB_LUT4_I1_O_SB_LUT4_O_I0[0]
.sym 39977 soc.cpu.cpuregs.wdata_SB_LUT4_O_18_I2_SB_LUT4_O_I2[3]
.sym 39978 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[9]
.sym 39981 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_21_I3[2]
.sym 39982 soc.cpu.cpuregs.wdata_SB_LUT4_O_18_I2_SB_LUT4_O_I2[2]
.sym 39983 soc.cpu.do_waitirq_SB_LUT4_I1_O_SB_LUT4_O_I0[3]
.sym 39984 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_16_I3[1]
.sym 39985 soc.cpu.latched_store_SB_LUT4_I1_O[0]
.sym 39986 soc.cpu.do_waitirq_SB_LUT4_I1_O_SB_LUT4_O_I0[1]
.sym 39987 soc.cpu.cpuregs.wdata_SB_LUT4_O_18_I2_SB_LUT4_O_I2[1]
.sym 39990 soc.cpu.cpuregs.wdata_SB_LUT4_O_18_I2_SB_LUT4_O_I2[3]
.sym 39991 soc.cpu.cpuregs.wdata_SB_LUT4_O_18_I2_SB_LUT4_O_I2[1]
.sym 39992 soc.cpu.cpuregs.wdata_SB_LUT4_O_18_I2_SB_LUT4_O_I2[2]
.sym 39993 soc.cpu.cpuregs.wdata_SB_LUT4_O_18_I2_SB_LUT4_O_I2[0]
.sym 39998 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[11]
.sym 40003 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_16_I3[2]
.sym 40004 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_16_I3[1]
.sym 40005 soc.cpu.latched_store_SB_LUT4_I1_O[0]
.sym 40008 soc.cpu.do_waitirq_SB_LUT4_I1_O_SB_LUT4_O_I0[0]
.sym 40009 soc.cpu.do_waitirq_SB_LUT4_I1_O_SB_LUT4_O_I0[2]
.sym 40010 soc.cpu.do_waitirq_SB_LUT4_I1_O_SB_LUT4_O_I0[3]
.sym 40011 soc.cpu.do_waitirq_SB_LUT4_I1_O_SB_LUT4_O_I0[1]
.sym 40017 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[12]
.sym 40020 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_21_I3[2]
.sym 40021 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_21_I3[1]
.sym 40022 soc.cpu.latched_store_SB_LUT4_I1_O[0]
.sym 40027 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[9]
.sym 40032 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[14]
.sym 40036 soc.cpu.instr_sll_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_I3_1_O[1]_$glb_ce
.sym 40037 clk$SB_IO_IN_$glb_clk
.sym 40038 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 40039 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_O_I1[24]
.sym 40040 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_O_I1[25]
.sym 40041 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_O_I1[26]
.sym 40042 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_2_I2[0]
.sym 40043 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_O_I1[28]
.sym 40044 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_8_I2_SB_LUT4_O_I2[0]
.sym 40045 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_O_I1[30]
.sym 40046 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_7_I1_SB_LUT4_O_1_I2[0]
.sym 40050 soc.cpu.do_waitirq_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I2[0]
.sym 40051 soc.cpu.decoded_imm[17]
.sym 40052 soc.cpu.decoded_imm[7]
.sym 40053 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 40054 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_O_I1[19]
.sym 40055 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_17_I3_SB_LUT4_O_I1[1]
.sym 40056 soc.cpu.decoder_pseudo_trigger_SB_LUT4_I2_O[0]
.sym 40057 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 40058 soc.cpu.decoded_imm[19]
.sym 40059 soc.cpu.decoded_imm_j[6]
.sym 40060 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[11]
.sym 40061 soc.cpu.decoded_imm[16]
.sym 40062 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_O_I1[18]
.sym 40063 soc.cpu.decoded_imm[29]
.sym 40064 soc.cpu.decoded_imm[27]
.sym 40065 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_17_I3[1]
.sym 40066 soc.cpu.decoded_imm[18]
.sym 40067 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_21_I3[2]
.sym 40068 soc.cpu.cpuregs.wdata_SB_LUT4_O_26_I2_SB_LUT4_O_I2[2]
.sym 40069 soc.cpu.alu_out_q[28]
.sym 40070 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_O_1_I2[3]
.sym 40071 soc.cpu.reg_pc[17]
.sym 40072 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_O_I0[2]
.sym 40073 soc.cpu.alu_out_q[24]
.sym 40074 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_O_I1[25]
.sym 40080 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.sym 40082 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_O_I0[3]
.sym 40083 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_O_I0[2]
.sym 40084 soc.cpu.pcpi_rs1[20]
.sym 40088 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[18]
.sym 40089 soc.cpu.cpu_state[4]
.sym 40092 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_O_I1[20]
.sym 40096 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[22]
.sym 40099 soc.cpu.cpu_state[3]
.sym 40103 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[17]
.sym 40104 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[20]
.sym 40105 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[23]
.sym 40108 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_O_I0[1]
.sym 40111 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[19]
.sym 40114 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[18]
.sym 40122 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[23]
.sym 40125 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[19]
.sym 40133 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[20]
.sym 40137 soc.cpu.cpu_state[4]
.sym 40138 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_O_I1[20]
.sym 40139 soc.cpu.pcpi_rs1[20]
.sym 40140 soc.cpu.cpu_state[3]
.sym 40144 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[22]
.sym 40149 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.sym 40150 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_O_I0[1]
.sym 40151 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_O_I0[3]
.sym 40152 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_O_I0[2]
.sym 40157 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[17]
.sym 40159 soc.cpu.instr_sll_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_I3_1_O[1]_$glb_ce
.sym 40160 clk$SB_IO_IN_$glb_clk
.sym 40161 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 40162 soc.cpu.reg_pc[30]
.sym 40163 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I0[3]
.sym 40164 soc.cpu.reg_pc[17]
.sym 40165 soc.cpu.reg_pc[31]
.sym 40166 soc.cpu.reg_next_pc_SB_DFFESR_Q_16_D_SB_LUT4_O_I0[1]
.sym 40167 soc.cpu.reg_pc[25]
.sym 40168 soc.cpu.reg_next_pc_SB_DFFESR_Q_16_D_SB_LUT4_O_I0[0]
.sym 40169 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_17_I3[1]
.sym 40174 soc.cpu.compressed_instr_SB_LUT4_I1_O[20]
.sym 40175 soc.cpu.decoded_imm[26]
.sym 40176 soc.cpu.compressed_instr_SB_LUT4_I1_O[17]
.sym 40177 soc.cpu.decoded_imm[28]
.sym 40178 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_O_I0[3]
.sym 40179 soc.cpu.latched_store_SB_LUT4_I3_1_O[3]
.sym 40180 soc.cpu.decoded_imm[30]
.sym 40181 soc.cpu.instr_sh_SB_LUT4_I1_1_O[0]
.sym 40182 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I0_O[3]
.sym 40183 soc.cpu.cpuregs_waddr[2]
.sym 40184 soc.cpu.decoder_pseudo_trigger_SB_LUT4_I2_O[0]
.sym 40185 soc.cpu.instr_waitirq_SB_LUT4_I2_O[3]
.sym 40186 soc.cpu.latched_store_SB_LUT4_I1_O[0]
.sym 40187 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 40188 soc.cpu.compressed_instr_SB_LUT4_I1_O[10]
.sym 40189 soc.cpu.instr_rdcycleh
.sym 40190 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O[1]
.sym 40191 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[23]
.sym 40192 soc.cpu.instr_timer
.sym 40193 soc.cpu.instr_retirq_SB_LUT4_I2_O[0]
.sym 40194 soc.cpu.cpu_state[2]
.sym 40196 soc.cpu.cpuregs.wdata_SB_LUT4_O_23_I2_SB_LUT4_O_I2[1]
.sym 40197 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I0[3]
.sym 40204 soc.cpu.latched_store_SB_LUT4_I1_O[0]
.sym 40205 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_13_I1_SB_LUT4_O_1_I2[2]
.sym 40206 soc.cpu.cpu_state[2]
.sym 40207 soc.cpu.alu_out_q[19]
.sym 40209 soc.cpu.alu_out_SB_LUT4_O_5_I2_SB_LUT4_O_I3[1]
.sym 40211 soc.cpu.reg_out[19]
.sym 40212 soc.cpu.latched_stalu
.sym 40213 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_O_I1[26]
.sym 40214 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_15_I1_SB_LUT4_O_I2[2]
.sym 40215 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_15_I1_SB_LUT4_O_I2_SB_LUT4_O_I3[2]
.sym 40219 soc.cpu.irq_pending[9]
.sym 40220 soc.cpu.cpu_state[4]
.sym 40221 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 40222 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_12_I3[1]
.sym 40223 soc.cpu.irq_pending[23]
.sym 40224 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_10_I2_SB_LUT4_O_I2[1]
.sym 40225 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_12_I3[2]
.sym 40227 soc.cpu.latched_store_SB_LUT4_I3_1_O[3]
.sym 40228 soc.cpu.irq_pending[26]
.sym 40229 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_10_I2_SB_LUT4_O_I2[3]
.sym 40230 soc.cpu.cpu_state[3]
.sym 40231 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_15_I1_SB_LUT4_O_I2[1]
.sym 40232 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_10_I2_SB_LUT4_O_I2[2]
.sym 40233 soc.cpu.irq_mask[9]
.sym 40234 soc.cpu.irq_pending[20]
.sym 40237 soc.cpu.latched_store_SB_LUT4_I1_O[0]
.sym 40238 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_12_I3[2]
.sym 40239 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_12_I3[1]
.sym 40242 soc.cpu.cpu_state[2]
.sym 40243 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_15_I1_SB_LUT4_O_I2[2]
.sym 40244 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_15_I1_SB_LUT4_O_I2[1]
.sym 40248 soc.cpu.alu_out_SB_LUT4_O_5_I2_SB_LUT4_O_I3[1]
.sym 40249 soc.cpu.cpu_state[4]
.sym 40250 soc.cpu.cpu_state[3]
.sym 40251 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_O_I1[26]
.sym 40254 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_15_I1_SB_LUT4_O_I2_SB_LUT4_O_I3[2]
.sym 40256 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_10_I2_SB_LUT4_O_I2[1]
.sym 40257 soc.cpu.irq_pending[20]
.sym 40262 soc.cpu.irq_pending[9]
.sym 40263 soc.cpu.irq_mask[9]
.sym 40266 soc.cpu.cpu_state[2]
.sym 40267 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_13_I1_SB_LUT4_O_1_I2[2]
.sym 40268 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_10_I2_SB_LUT4_O_I2[1]
.sym 40269 soc.cpu.irq_pending[23]
.sym 40272 soc.cpu.alu_out_q[19]
.sym 40273 soc.cpu.latched_store_SB_LUT4_I3_1_O[3]
.sym 40274 soc.cpu.latched_stalu
.sym 40275 soc.cpu.reg_out[19]
.sym 40278 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_10_I2_SB_LUT4_O_I2[1]
.sym 40279 soc.cpu.irq_pending[26]
.sym 40280 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_10_I2_SB_LUT4_O_I2[3]
.sym 40281 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_10_I2_SB_LUT4_O_I2[2]
.sym 40282 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 40283 clk$SB_IO_IN_$glb_clk
.sym 40284 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 40285 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_11_I1[2]
.sym 40286 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_14_I1[2]
.sym 40287 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_14_I1_SB_LUT4_O_I2[3]
.sym 40288 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I1[2]
.sym 40289 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_18_I1[2]
.sym 40290 soc.cpu.reg_next_pc_SB_DFFESR_Q_19_D_SB_LUT4_O_I0[0]
.sym 40291 soc.cpu.reg_out[25]
.sym 40292 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_11_I1[1]
.sym 40294 soc.cpu.instr_sll_SB_LUT4_I1_O_SB_LUT4_I0_O[1]
.sym 40295 soc.cpu.alu_out_q[20]
.sym 40297 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[18]
.sym 40298 soc.cpu.decoded_imm[21]
.sym 40299 soc.cpu.decoder_pseudo_trigger_SB_LUT4_I2_O[0]
.sym 40300 soc.cpu.decoded_imm[8]
.sym 40301 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_15_I1[2]
.sym 40302 soc.cpu.reg_out[19]
.sym 40303 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_18_I2[0]
.sym 40304 soc.cpu.reg_pc[16]
.sym 40305 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[1]
.sym 40306 soc.cpu.latched_is_lh
.sym 40307 soc.cpu.reg_out[19]
.sym 40309 soc.cpu.decoded_imm[14]
.sym 40310 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_10_I2_SB_LUT4_O_I2[1]
.sym 40311 soc.cpu.reg_pc[27]
.sym 40312 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O[2]
.sym 40313 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[22]
.sym 40314 soc.cpu.instr_waitirq_SB_LUT4_I2_O[3]
.sym 40315 soc.cpu.instr_retirq_SB_LUT4_I2_O[0]
.sym 40316 soc.cpu.cpu_state[3]
.sym 40317 soc.cpu.irq_pending[18]
.sym 40318 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_9_I3[1]
.sym 40319 soc.cpu.reg_pc[26]
.sym 40320 soc.cpu.latched_compr_SB_LUT4_I1_O[30]
.sym 40326 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_10_I2_SB_LUT4_O_I2[1]
.sym 40327 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I1_SB_LUT4_O_1_I2[2]
.sym 40328 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_18_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 40329 soc.cpu.alu_out_q[21]
.sym 40330 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_10_I3[1]
.sym 40331 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_18_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2[1]
.sym 40332 soc.cpu.cpuregs.wdata_SB_LUT4_O_26_I2_SB_LUT4_O_I2[2]
.sym 40333 soc.cpu.alu_out_SB_LUT4_O_14_I2_SB_LUT4_O_I3[1]
.sym 40334 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[0]
.sym 40335 soc.cpu.reg_out[21]
.sym 40336 soc.cpu.latched_stalu
.sym 40337 soc.cpu.do_waitirq_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_2_I3[0]
.sym 40338 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_10_I3[2]
.sym 40339 soc.cpu.instr_timer
.sym 40340 soc.cpu.do_waitirq_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_2_I3[2]
.sym 40341 soc.cpu.irq_pending[22]
.sym 40342 soc.cpu.latched_store_SB_LUT4_I3_1_O[3]
.sym 40343 soc.cpu.irq_pending[23]
.sym 40345 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 40346 soc.cpu.latched_store_SB_LUT4_I1_O[0]
.sym 40347 soc.cpu.do_waitirq_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_2_I3[1]
.sym 40348 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I1_SB_LUT4_O_1_I2[1]
.sym 40350 soc.cpu.irq_pending[21]
.sym 40354 soc.cpu.cpu_state[2]
.sym 40355 soc.cpu.cpu_state[4]
.sym 40356 soc.cpu.irq_pending[17]
.sym 40357 soc.cpu.irq_pending[20]
.sym 40359 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_10_I2_SB_LUT4_O_I2[1]
.sym 40360 soc.cpu.alu_out_SB_LUT4_O_14_I2_SB_LUT4_O_I3[1]
.sym 40361 soc.cpu.cpu_state[4]
.sym 40362 soc.cpu.irq_pending[17]
.sym 40365 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[0]
.sym 40366 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_10_I3[1]
.sym 40367 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 40368 soc.cpu.cpuregs.wdata_SB_LUT4_O_26_I2_SB_LUT4_O_I2[2]
.sym 40371 soc.cpu.latched_store_SB_LUT4_I1_O[0]
.sym 40373 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_10_I3[1]
.sym 40374 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_10_I3[2]
.sym 40377 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I1_SB_LUT4_O_1_I2[2]
.sym 40378 soc.cpu.cpu_state[4]
.sym 40379 soc.cpu.cpu_state[2]
.sym 40380 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I1_SB_LUT4_O_1_I2[1]
.sym 40383 soc.cpu.reg_out[21]
.sym 40384 soc.cpu.latched_stalu
.sym 40385 soc.cpu.latched_store_SB_LUT4_I3_1_O[3]
.sym 40386 soc.cpu.alu_out_q[21]
.sym 40389 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_18_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2[1]
.sym 40390 soc.cpu.instr_timer
.sym 40391 soc.cpu.cpu_state[2]
.sym 40392 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_18_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 40395 soc.cpu.irq_pending[20]
.sym 40396 soc.cpu.irq_pending[21]
.sym 40397 soc.cpu.irq_pending[22]
.sym 40398 soc.cpu.irq_pending[23]
.sym 40401 soc.cpu.do_waitirq_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_2_I3[1]
.sym 40403 soc.cpu.do_waitirq_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_2_I3[2]
.sym 40404 soc.cpu.do_waitirq_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_2_I3[0]
.sym 40408 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_9_I2[1]
.sym 40409 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I2_SB_LUT4_O_I2[3]
.sym 40410 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_8_I2[1]
.sym 40411 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_9_I2_SB_LUT4_O_I2[3]
.sym 40412 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I2[1]
.sym 40413 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_8_I2_SB_LUT4_O_I2[3]
.sym 40414 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_1_I2[3]
.sym 40415 soc.cpu.reg_pc[27]
.sym 40420 soc.cpu.reg_pc[28]
.sym 40421 soc.cpu.reg_out[21]
.sym 40422 soc.cpu.do_waitirq_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_2_I3[0]
.sym 40423 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I1[2]
.sym 40424 soc.cpu.cpuregs.regs.0.0.1_RDATA[2]
.sym 40425 soc.cpu.do_waitirq_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_2_I3[0]
.sym 40426 soc.cpu.decoded_imm[29]
.sym 40427 soc.cpu.alu_out_SB_LUT4_O_29_I1[1]
.sym 40428 soc.cpu.decoded_imm[27]
.sym 40430 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1[0]
.sym 40431 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[1]
.sym 40432 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_8_I3[1]
.sym 40433 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I2_SB_LUT4_O_I2[2]
.sym 40434 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 40435 soc.cpu.cpu_state[4]
.sym 40436 soc.cpu.cpuregs.wdata_SB_LUT4_O_30_I2_SB_LUT4_O_I2[0]
.sym 40437 soc.cpu.do_waitirq_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I2[0]
.sym 40438 soc.cpu.reg_out[31]
.sym 40439 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 40440 soc.cpu.do_waitirq_SB_LUT4_I1_O_SB_LUT4_O_I0[2]
.sym 40441 soc.cpu.latched_store_SB_LUT4_I3_O[0]
.sym 40442 soc.cpu.irq_pending[17]
.sym 40443 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_O_1_I2[3]
.sym 40449 soc.cpu.latched_store_SB_LUT4_I3_1_O[3]
.sym 40452 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_11_I3[1]
.sym 40453 soc.cpu.instr_timer
.sym 40454 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[0]
.sym 40455 soc.cpu.latched_compr_SB_LUT4_I1_O[21]
.sym 40456 soc.cpu.latched_stalu
.sym 40457 soc.cpu.timer[30]
.sym 40458 soc.cpu.latched_store_SB_LUT4_I1_O[0]
.sym 40460 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 40461 soc.cpu.instr_maskirq
.sym 40463 soc.cpu.cpuregs.wdata_SB_LUT4_O_11_I2[2]
.sym 40464 soc.cpu.irq_pending[22]
.sym 40465 soc.cpu.latched_branch_SB_LUT4_I2_I1[3]
.sym 40466 soc.cpu.cpu_state[2]
.sym 40467 soc.cpu.reg_out[20]
.sym 40468 soc.cpu.cpuregs.wdata_SB_LUT4_O_11_I2[3]
.sym 40469 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_11_I3[2]
.sym 40470 soc.cpu.alu_out_q[20]
.sym 40471 soc.cpu.cpuregs.wdata_SB_LUT4_O_30_I2_SB_LUT4_O_I2[0]
.sym 40472 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_8_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 40473 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 40474 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_8_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[1]
.sym 40476 soc.cpu.irq_mask[30]
.sym 40477 soc.cpu.irq_mask[22]
.sym 40478 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_9_I3[1]
.sym 40482 soc.cpu.instr_timer
.sym 40483 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_8_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 40484 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_8_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[1]
.sym 40485 soc.cpu.cpu_state[2]
.sym 40488 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_11_I3[1]
.sym 40489 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_11_I3[2]
.sym 40491 soc.cpu.latched_store_SB_LUT4_I1_O[0]
.sym 40494 soc.cpu.latched_compr_SB_LUT4_I1_O[21]
.sym 40495 soc.cpu.cpuregs.wdata_SB_LUT4_O_11_I2[2]
.sym 40496 soc.cpu.latched_branch_SB_LUT4_I2_I1[3]
.sym 40497 soc.cpu.cpuregs.wdata_SB_LUT4_O_11_I2[3]
.sym 40500 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[0]
.sym 40501 soc.cpu.cpuregs.wdata_SB_LUT4_O_30_I2_SB_LUT4_O_I2[0]
.sym 40502 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 40503 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_9_I3[1]
.sym 40506 soc.cpu.reg_out[20]
.sym 40507 soc.cpu.alu_out_q[20]
.sym 40508 soc.cpu.latched_store_SB_LUT4_I3_1_O[3]
.sym 40509 soc.cpu.latched_stalu
.sym 40512 soc.cpu.instr_maskirq
.sym 40513 soc.cpu.instr_timer
.sym 40514 soc.cpu.timer[30]
.sym 40515 soc.cpu.irq_mask[30]
.sym 40520 soc.cpu.irq_pending[22]
.sym 40521 soc.cpu.irq_mask[22]
.sym 40526 soc.cpu.irq_mask[22]
.sym 40527 soc.cpu.irq_pending[22]
.sym 40528 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 40529 clk$SB_IO_IN_$glb_clk
.sym 40530 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 40531 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[17]
.sym 40532 soc.cpu.reg_out[31]
.sym 40533 soc.cpu.cpuregs.wdata_SB_LUT4_O_15_I2_SB_LUT4_O_1_I3[3]
.sym 40534 soc.cpu.cpuregs.wdata_SB_LUT4_O_17_I2[2]
.sym 40535 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_15_I3[2]
.sym 40537 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_13_I3[2]
.sym 40538 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[15]
.sym 40543 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 40544 soc.cpu.next_pc[26]
.sym 40545 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_12_I3[1]
.sym 40546 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_11_I3[1]
.sym 40547 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[19]
.sym 40548 soc.cpu.irq_pending[31]
.sym 40549 soc.cpu.alu_out_q[22]
.sym 40550 soc.cpu.irq_pending[28]
.sym 40551 soc.cpu.cpuregs.wen
.sym 40555 soc.cpu.decoded_imm[29]
.sym 40556 soc.cpu.cpuregs_wrdata[22]
.sym 40557 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_15_I3[1]
.sym 40558 soc.cpu.alu_out_q[24]
.sym 40559 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_9_I2_SB_LUT4_O_I2[0]
.sym 40560 soc.cpu.irq_pending[29]
.sym 40561 soc.cpu.alu_out_q[28]
.sym 40562 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[15]
.sym 40563 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_15_I3[1]
.sym 40564 soc.cpu.alu_out_q[16]
.sym 40565 soc.cpu.irq_pending[25]
.sym 40566 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_O_1_I2[3]
.sym 40572 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_8_I3[2]
.sym 40574 soc.cpu.irq_mask[18]
.sym 40575 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_15_I3[1]
.sym 40576 soc.cpu.cpuregs.wdata_SB_LUT4_O_6_I2_SB_LUT4_O_I2[0]
.sym 40579 soc.cpu.latched_compr_SB_LUT4_I1_O[15]
.sym 40580 soc.cpu.latched_compr_SB_LUT4_I1_O[17]
.sym 40581 soc.cpu.do_waitirq_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_2_I3[0]
.sym 40582 soc.cpu.irq_mask[16]
.sym 40585 soc.cpu.cpuregs.wdata_SB_LUT4_O_15_I2[1]
.sym 40587 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_13_I3[1]
.sym 40588 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[0]
.sym 40589 soc.cpu.irq_pending[18]
.sym 40590 soc.cpu.cpuregs.wdata_SB_LUT4_O_15_I2_SB_LUT4_O_1_I3[3]
.sym 40591 soc.cpu.cpuregs.wdata_SB_LUT4_O_17_I2[2]
.sym 40592 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_8_I3[1]
.sym 40593 soc.cpu.latched_branch_SB_LUT4_I2_I1[3]
.sym 40595 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 40596 soc.cpu.cpuregs.wdata_SB_LUT4_O_15_I2[0]
.sym 40597 soc.cpu.latched_branch_SB_LUT4_I2_I1[3]
.sym 40599 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 40600 soc.cpu.latched_store_SB_LUT4_I1_O[0]
.sym 40601 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[0]
.sym 40603 soc.cpu.cpuregs.wdata_SB_LUT4_O_17_I2[3]
.sym 40605 soc.cpu.cpuregs.wdata_SB_LUT4_O_15_I2_SB_LUT4_O_1_I3[3]
.sym 40606 soc.cpu.irq_pending[18]
.sym 40607 soc.cpu.irq_mask[18]
.sym 40608 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 40611 soc.cpu.irq_mask[16]
.sym 40612 soc.cpu.do_waitirq_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_2_I3[0]
.sym 40617 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_8_I3[1]
.sym 40618 soc.cpu.latched_store_SB_LUT4_I1_O[0]
.sym 40619 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_8_I3[2]
.sym 40625 soc.cpu.cpuregs.wdata_SB_LUT4_O_15_I2[0]
.sym 40626 soc.cpu.cpuregs.wdata_SB_LUT4_O_15_I2[1]
.sym 40629 soc.cpu.do_waitirq_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_2_I3[0]
.sym 40630 soc.cpu.irq_mask[16]
.sym 40635 soc.cpu.latched_compr_SB_LUT4_I1_O[17]
.sym 40636 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[0]
.sym 40637 soc.cpu.latched_branch_SB_LUT4_I2_I1[3]
.sym 40638 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_13_I3[1]
.sym 40641 soc.cpu.latched_branch_SB_LUT4_I2_I1[3]
.sym 40642 soc.cpu.latched_compr_SB_LUT4_I1_O[15]
.sym 40643 soc.cpu.cpuregs.wdata_SB_LUT4_O_17_I2[3]
.sym 40644 soc.cpu.cpuregs.wdata_SB_LUT4_O_17_I2[2]
.sym 40647 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 40648 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[0]
.sym 40649 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_15_I3[1]
.sym 40650 soc.cpu.cpuregs.wdata_SB_LUT4_O_6_I2_SB_LUT4_O_I2[0]
.sym 40651 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 40652 clk$SB_IO_IN_$glb_clk
.sym 40653 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 40654 soc.cpu.cpuregs.wdata_SB_LUT4_O_16_I2_SB_LUT4_O_I3[3]
.sym 40655 soc.cpu.cpuregs.wdata_SB_LUT4_O_5_I2[3]
.sym 40656 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_14_I3[2]
.sym 40657 soc.cpu.cpuregs.wdata_SB_LUT4_O_5_I2_SB_LUT4_O_I2[0]
.sym 40658 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[16]
.sym 40659 soc.cpu.cpuregs.wdata_SB_LUT4_O_4_I2[2]
.sym 40660 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_1_I3[2]
.sym 40661 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[29]
.sym 40666 soc.cpu.latched_stalu
.sym 40667 soc.cpu.mem_do_rinst
.sym 40668 soc.cpu.decoder_pseudo_trigger_SB_LUT4_I2_O[0]
.sym 40669 gpio_in[0]
.sym 40670 soc.cpu.decoded_imm[31]
.sym 40671 soc.cpu.cpuregs_waddr[4]
.sym 40673 soc.cpu.latched_store_SB_LUT4_I3_1_O[3]
.sym 40674 soc.cpu.latched_store_SB_LUT4_I3_1_O[3]
.sym 40675 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_13_I3[1]
.sym 40676 soc.cpu.decoded_imm[16]
.sym 40677 soc.cpu.cpuregs_waddr[4]
.sym 40678 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[23]
.sym 40679 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 40680 soc.cpu.reg_out[24]
.sym 40681 soc.cpu.instr_rdcycleh
.sym 40682 soc.cpu.cpuregs_waddr[1]
.sym 40683 soc.cpu.instr_timer
.sym 40684 soc.cpu.cpuregs.wdata_SB_LUT4_O_23_I2_SB_LUT4_O_I2[1]
.sym 40685 soc.cpu.instr_retirq_SB_LUT4_I2_O[0]
.sym 40686 soc.cpu.latched_store_SB_LUT4_I1_O[0]
.sym 40687 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O[1]
.sym 40688 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[26]
.sym 40689 soc.cpu.latched_store_SB_LUT4_I1_O[0]
.sym 40695 soc.cpu.irq_mask[17]
.sym 40696 soc.cpu.do_waitirq_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I2[3]
.sym 40698 soc.cpu.do_waitirq_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I2[2]
.sym 40699 soc.cpu.cpuregs.wdata_SB_LUT4_O_6_I2_SB_LUT4_O_I2[2]
.sym 40700 soc.cpu.irq_pending[17]
.sym 40701 soc.cpu.do_waitirq_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I2[1]
.sym 40703 soc.cpu.irq_pending[18]
.sym 40704 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_8_I3[1]
.sym 40706 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 40708 soc.cpu.irq_pending[25]
.sym 40709 soc.cpu.irq_mask[18]
.sym 40711 soc.cpu.cpuregs.wdata_SB_LUT4_O_16_I2_SB_LUT4_O_I3[3]
.sym 40712 soc.cpu.irq_pending[26]
.sym 40713 soc.cpu.irq_pending[31]
.sym 40714 soc.cpu.irq_mask[30]
.sym 40715 soc.cpu.do_waitirq_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I2[0]
.sym 40716 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[0]
.sym 40719 soc.cpu.irq_pending[30]
.sym 40721 soc.cpu.irq_pending[29]
.sym 40722 soc.cpu.irq_pending[28]
.sym 40723 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 40724 soc.cpu.irq_pending[17]
.sym 40729 soc.cpu.irq_mask[30]
.sym 40731 soc.cpu.irq_pending[30]
.sym 40734 soc.cpu.irq_pending[18]
.sym 40735 soc.cpu.irq_pending[17]
.sym 40736 soc.cpu.irq_pending[26]
.sym 40737 soc.cpu.irq_pending[25]
.sym 40740 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_8_I3[1]
.sym 40741 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 40742 soc.cpu.cpuregs.wdata_SB_LUT4_O_6_I2_SB_LUT4_O_I2[2]
.sym 40743 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[0]
.sym 40746 soc.cpu.irq_pending[30]
.sym 40747 soc.cpu.irq_pending[31]
.sym 40748 soc.cpu.irq_pending[29]
.sym 40749 soc.cpu.irq_pending[28]
.sym 40752 soc.cpu.do_waitirq_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I2[1]
.sym 40753 soc.cpu.do_waitirq_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I2[3]
.sym 40754 soc.cpu.do_waitirq_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I2[0]
.sym 40755 soc.cpu.do_waitirq_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I2[2]
.sym 40758 soc.cpu.irq_pending[17]
.sym 40759 soc.cpu.irq_mask[17]
.sym 40764 soc.cpu.irq_mask[17]
.sym 40765 soc.cpu.irq_mask[18]
.sym 40766 soc.cpu.irq_pending[17]
.sym 40767 soc.cpu.irq_pending[18]
.sym 40770 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 40771 soc.cpu.irq_mask[17]
.sym 40772 soc.cpu.irq_pending[17]
.sym 40773 soc.cpu.cpuregs.wdata_SB_LUT4_O_16_I2_SB_LUT4_O_I3[3]
.sym 40774 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 40775 clk$SB_IO_IN_$glb_clk
.sym 40776 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 40777 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_4_I3[2]
.sym 40778 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_6_I3[2]
.sym 40779 soc.cpu.irq_pending[29]
.sym 40780 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[26]
.sym 40781 soc.cpu.cpuregs.wdata_SB_LUT4_O_8_I2[2]
.sym 40782 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_O_1_I2[3]
.sym 40783 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[23]
.sym 40784 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_7_I3[2]
.sym 40790 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_14_I3[1]
.sym 40792 soc.cpu.alu_out_q[30]
.sym 40793 soc.cpu.next_pc[30]
.sym 40795 soc.cpu.cpuregs.regs.0.0.1_RADDR_1[0]
.sym 40798 soc.cpu.cpuregs.wdata_SB_LUT4_O_5_I2[3]
.sym 40799 soc.cpu.decoded_imm[13]
.sym 40803 soc.cpu.reg_pc[26]
.sym 40807 display.refresh_tick_SB_DFFSR_C_Q[3]
.sym 40808 soc.cpu.latched_compr_SB_LUT4_I1_O[30]
.sym 40809 soc.cpu.irq_pending[18]
.sym 40811 soc.cpu.instr_retirq_SB_LUT4_I2_O[0]
.sym 40812 soc.cpu.decoded_imm[14]
.sym 40818 soc.cpu.cpuregs.wdata_SB_LUT4_O_6_I2_SB_LUT4_O_I2[0]
.sym 40819 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_6_I3[1]
.sym 40820 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 40821 soc.cpu.cpuregs.wdata_SB_LUT4_O_23_I2_SB_LUT4_O_I2[3]
.sym 40822 soc.cpu.cpuregs.wdata_SB_LUT4_O_6_I2_SB_LUT4_O_I2[2]
.sym 40825 soc.cpu.cpuregs.wdata_SB_LUT4_O_6_I2_SB_LUT4_O_I2[3]
.sym 40826 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[0]
.sym 40831 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 40836 soc.cpu.cpuregs.wdata_SB_LUT4_O_23_I2_SB_LUT4_O_I2[2]
.sym 40837 soc.cpu.cpuregs.wdata_SB_LUT4_O_6_I2_SB_LUT4_O_I2[1]
.sym 40838 soc.cpu.irq_mask[23]
.sym 40840 soc.cpu.cpuregs.wdata_SB_LUT4_O_23_I2_SB_LUT4_O_I2[0]
.sym 40842 soc.cpu.irq_pending[18]
.sym 40843 soc.cpu.irq_pending[23]
.sym 40844 soc.cpu.cpuregs.wdata_SB_LUT4_O_23_I2_SB_LUT4_O_I2[1]
.sym 40845 soc.cpu.irq_mask[18]
.sym 40846 soc.cpu.irq_mask[25]
.sym 40847 soc.cpu.irq_pending[25]
.sym 40851 soc.cpu.irq_mask[18]
.sym 40854 soc.cpu.irq_pending[18]
.sym 40858 soc.cpu.irq_mask[23]
.sym 40860 soc.cpu.irq_pending[23]
.sym 40863 soc.cpu.cpuregs.wdata_SB_LUT4_O_6_I2_SB_LUT4_O_I2[2]
.sym 40864 soc.cpu.cpuregs.wdata_SB_LUT4_O_6_I2_SB_LUT4_O_I2[1]
.sym 40865 soc.cpu.cpuregs.wdata_SB_LUT4_O_6_I2_SB_LUT4_O_I2[0]
.sym 40866 soc.cpu.cpuregs.wdata_SB_LUT4_O_6_I2_SB_LUT4_O_I2[3]
.sym 40869 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_6_I3[1]
.sym 40870 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 40871 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[0]
.sym 40872 soc.cpu.cpuregs.wdata_SB_LUT4_O_23_I2_SB_LUT4_O_I2[0]
.sym 40875 soc.cpu.irq_mask[23]
.sym 40877 soc.cpu.irq_pending[23]
.sym 40881 soc.cpu.irq_mask[25]
.sym 40882 soc.cpu.irq_pending[25]
.sym 40888 soc.cpu.irq_mask[25]
.sym 40889 soc.cpu.irq_pending[25]
.sym 40893 soc.cpu.cpuregs.wdata_SB_LUT4_O_23_I2_SB_LUT4_O_I2[3]
.sym 40894 soc.cpu.cpuregs.wdata_SB_LUT4_O_23_I2_SB_LUT4_O_I2[2]
.sym 40895 soc.cpu.cpuregs.wdata_SB_LUT4_O_23_I2_SB_LUT4_O_I2[1]
.sym 40896 soc.cpu.cpuregs.wdata_SB_LUT4_O_23_I2_SB_LUT4_O_I2[0]
.sym 40897 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 40898 clk$SB_IO_IN_$glb_clk
.sym 40899 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 40900 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[25]
.sym 40901 soc.cpu.cpuregs.wdata_SB_LUT4_O_3_I2[2]
.sym 40902 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[30]
.sym 40903 soc.cpu.instr_retirq_SB_LUT4_I2_O[0]
.sym 40904 soc.cpu.cpuregs.wdata_SB_LUT4_O_9_I2_SB_LUT4_O_1_I3[3]
.sym 40905 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_5_I3[2]
.sym 40906 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_I3[2]
.sym 40907 soc.cpu.reg_pc[26]
.sym 40912 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_7_I3[1]
.sym 40913 soc.cpu.cpuregs_waddr[4]
.sym 40916 soc.cpu.irq_mask[29]
.sym 40917 soc.cpu.cpuregs.regs.0.0.1_RDATA[2]
.sym 40918 soc.cpu.instr_sll_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_I3_1_O[1]
.sym 40919 soc.cpu.instr_lh_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O[2]
.sym 40921 soc.cpu.alu_out_q[25]
.sym 40922 soc.cpu.decoder_pseudo_trigger_SB_LUT4_I2_O[0]
.sym 40923 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_6_I3[1]
.sym 40924 soc.cpu.do_waitirq_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I2[0]
.sym 40926 soc.cpu.reg_out[31]
.sym 40930 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_O_1_I2[3]
.sym 40931 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 40933 soc.cpu.latched_store_SB_LUT4_I3_O[0]
.sym 40934 soc.cpu.latched_store_SB_LUT4_I3_O[0]
.sym 40942 display.refresh_tick_SB_DFFSR_C_Q[2]
.sym 40945 soc.cpu.irq_mask[24]
.sym 40946 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[0]
.sym 40949 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 40951 soc.cpu.irq_mask[24]
.sym 40952 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 40954 soc.cpu.irq_pending[31]
.sym 40957 soc.cpu.cpuregs.wdata_SB_LUT4_O_3_I2[3]
.sym 40958 soc.cpu.cpuregs.wdata_SB_LUT4_O_3_I2[2]
.sym 40959 soc.cpu.do_waitirq_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I2[1]
.sym 40960 soc.cpu.irq_mask[31]
.sym 40961 soc.cpu.do_waitirq_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I2[0]
.sym 40962 soc.cpu.latched_branch_SB_LUT4_I2_I1[3]
.sym 40964 soc.cpu.irq_mask[27]
.sym 40967 display.refresh_tick_SB_DFFSR_C_Q[3]
.sym 40968 soc.cpu.latched_compr_SB_LUT4_I1_O[30]
.sym 40969 soc.cpu.cpuregs.wdata_SB_LUT4_O_9_I2_SB_LUT4_O_1_I3[3]
.sym 40970 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_I3[1]
.sym 40972 soc.cpu.cpuregs.wdata_SB_LUT4_O_6_I2_SB_LUT4_O_I2[3]
.sym 40974 soc.cpu.cpuregs.wdata_SB_LUT4_O_6_I2_SB_LUT4_O_I2[3]
.sym 40975 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 40976 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_I3[1]
.sym 40977 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[0]
.sym 40980 soc.cpu.cpuregs.wdata_SB_LUT4_O_9_I2_SB_LUT4_O_1_I3[3]
.sym 40981 soc.cpu.irq_mask[24]
.sym 40982 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 40983 soc.cpu.do_waitirq_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I2[0]
.sym 40986 soc.cpu.cpuregs.wdata_SB_LUT4_O_3_I2[3]
.sym 40987 soc.cpu.latched_branch_SB_LUT4_I2_I1[3]
.sym 40988 soc.cpu.latched_compr_SB_LUT4_I1_O[30]
.sym 40989 soc.cpu.cpuregs.wdata_SB_LUT4_O_3_I2[2]
.sym 40992 soc.cpu.irq_mask[27]
.sym 40993 soc.cpu.do_waitirq_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I2[0]
.sym 40994 soc.cpu.irq_mask[24]
.sym 40995 soc.cpu.do_waitirq_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I2[1]
.sym 40999 soc.cpu.irq_mask[24]
.sym 41000 soc.cpu.do_waitirq_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I2[0]
.sym 41004 soc.cpu.irq_mask[31]
.sym 41005 soc.cpu.irq_pending[31]
.sym 41011 display.refresh_tick_SB_DFFSR_C_Q[2]
.sym 41013 display.refresh_tick_SB_DFFSR_C_Q[3]
.sym 41016 soc.cpu.irq_mask[31]
.sym 41017 soc.cpu.irq_pending[31]
.sym 41020 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 41021 clk$SB_IO_IN_$glb_clk
.sym 41022 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 41035 soc.cpu.latched_stalu
.sym 41036 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[3]
.sym 41037 soc.cpu.irq_mask[24]
.sym 41038 soc.cpu.is_alu_reg_reg
.sym 41039 soc.cpu.instr_rdinstr
.sym 41040 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 41042 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[0]
.sym 41043 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_O_1_I2[0]
.sym 41044 soc.cpu.instr_lh_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 41045 soc.cpu.instr_maskirq
.sym 41046 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_5_I3[1]
.sym 41047 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[30]
.sym 41051 soc.cpu.alu_out_q[24]
.sym 41056 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_I3[1]
.sym 41154 soc.cpu.decoded_imm[18]
.sym 41164 SEG[1]$SB_IO_OUT
.sym 41182 COMM[1]$SB_IO_OUT
.sym 41191 COMM[2]$SB_IO_OUT
.sym 41194 COMM[1]$SB_IO_OUT
.sym 41204 COMM[2]$SB_IO_OUT
.sym 41208 COMM[1]$SB_IO_OUT
.sym 41246 gpio_out[4]
.sym 41247 gpio_out[7]
.sym 41248 display.refresh_tick_SB_DFFSR_C_Q_SB_LUT4_I2_7_O[3]
.sym 41249 gpio_out[6]
.sym 41251 display.refresh_tick_SB_DFFSR_C_Q_SB_LUT4_I2_O[0]
.sym 41252 display.refresh_tick_SB_DFFSR_C_Q_SB_LUT4_I2_O[2]
.sym 41253 display.refresh_tick_SB_DFFSR_C_Q_SB_LUT4_I2_O[3]
.sym 41269 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_O_I1[5]
.sym 41288 display.refresh_tick_SB_DFFSR_C_Q[2]
.sym 41292 iomem_wdata[10]
.sym 41297 iomem_wdata[11]
.sym 41298 gpio_out[15]
.sym 41300 gpio_out[11]
.sym 41309 gpio_out[10]
.sym 41310 iomem_wdata[14]
.sym 41311 gpio_out[14]
.sym 41313 display.refresh_tick_SB_DFFSR_C_Q[3]
.sym 41315 gpio_out_SB_DFFESR_Q_E
.sym 41317 iomem_wdata[15]
.sym 41327 gpio_out[14]
.sym 41328 display.refresh_tick_SB_DFFSR_C_Q[2]
.sym 41329 gpio_out[10]
.sym 41330 display.refresh_tick_SB_DFFSR_C_Q[3]
.sym 41333 iomem_wdata[15]
.sym 41339 gpio_out[11]
.sym 41340 display.refresh_tick_SB_DFFSR_C_Q[2]
.sym 41341 gpio_out[15]
.sym 41342 display.refresh_tick_SB_DFFSR_C_Q[3]
.sym 41347 iomem_wdata[11]
.sym 41354 iomem_wdata[10]
.sym 41366 iomem_wdata[14]
.sym 41367 gpio_out_SB_DFFESR_Q_E
.sym 41368 clk$SB_IO_IN_$glb_clk
.sym 41369 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 41379 display.refresh_tick_SB_DFFSR_C_Q_SB_LUT4_I2_O[1]
.sym 41380 gpio_out[5]
.sym 41386 iomem_wdata[4]
.sym 41387 display.refresh_tick_SB_DFFSR_C_Q_SB_LUT4_I2_O[2]
.sym 41389 iomem_wdata[19]
.sym 41390 iomem_wdata[12]
.sym 41391 display.refresh_tick_SB_DFFSR_C_Q_SB_LUT4_I2_O[3]
.sym 41393 iomem_wdata[18]
.sym 41394 flash_clk_SB_LUT4_I1_O[0]
.sym 41395 iomem_wdata[25]
.sym 41396 iomem_wdata[21]
.sym 41397 iomem_wdata[27]
.sym 41407 display.refresh_tick_SB_DFFSR_C_Q[3]
.sym 41413 UART_RX_SB_LUT4_I1_I0[3]
.sym 41427 display.refresh_tick_SB_DFFSR_C_Q[2]
.sym 41431 iomem_wdata[7]
.sym 41438 iomem_wdata[15]
.sym 41440 soc.simpleuart.cfg_divider_SB_DFFESR_Q_E
.sym 41451 gpio_out[9]
.sym 41465 iomem_wdata[13]
.sym 41468 iomem_wdata[9]
.sym 41469 gpio_out_SB_DFFESR_Q_E
.sym 41472 gpio_out[13]
.sym 41476 display.refresh_tick_SB_DFFSR_C_Q[3]
.sym 41481 display.refresh_tick_SB_DFFSR_C_Q[2]
.sym 41485 iomem_wdata[9]
.sym 41490 gpio_out[13]
.sym 41491 gpio_out[9]
.sym 41492 display.refresh_tick_SB_DFFSR_C_Q[2]
.sym 41493 display.refresh_tick_SB_DFFSR_C_Q[3]
.sym 41516 iomem_wdata[13]
.sym 41530 gpio_out_SB_DFFESR_Q_E
.sym 41531 clk$SB_IO_IN_$glb_clk
.sym 41532 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 41535 soc.simpleuart.send_divcnt[2]
.sym 41536 soc.simpleuart.send_divcnt[3]
.sym 41537 soc.simpleuart.send_divcnt[4]
.sym 41538 soc.simpleuart.send_divcnt[5]
.sym 41539 soc.simpleuart.send_divcnt[6]
.sym 41540 soc.simpleuart.send_divcnt[7]
.sym 41545 gpio_out_SB_DFFESR_Q_9_E
.sym 41546 DBG[1]$SB_IO_OUT
.sym 41548 iomem_wdata[3]
.sym 41553 iomem_wdata[13]
.sym 41554 soc.spimemio.rd_valid_SB_LUT4_I3_2_O_SB_LUT4_I2_O_SB_LUT4_I0_O[2]
.sym 41556 iomem_wdata[27]
.sym 41560 soc.simpleuart_reg_div_do[14]
.sym 41562 soc.simpleuart.send_divcnt_SB_DFFSR_Q_31_D[5]
.sym 41656 soc.simpleuart.send_divcnt[8]
.sym 41657 soc.simpleuart.send_divcnt[9]
.sym 41658 soc.simpleuart.send_divcnt[10]
.sym 41659 soc.simpleuart.send_divcnt[11]
.sym 41660 soc.simpleuart.send_divcnt[12]
.sym 41661 soc.simpleuart.send_divcnt[13]
.sym 41662 soc.simpleuart.send_divcnt[14]
.sym 41663 soc.simpleuart.send_divcnt[15]
.sym 41666 soc.cpu.instr_timer_SB_LUT4_I3_O[3]
.sym 41669 iomem_wdata[1]
.sym 41674 flash_clk_SB_LUT4_I1_I2[3]
.sym 41675 soc.cpu.mem_rdata_latched_SB_LUT4_O_2_I0_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1[2]
.sym 41677 iomem_addr[10]
.sym 41681 soc.simpleuart.send_divcnt_SB_DFFSR_Q_31_D[9]
.sym 41682 soc.cpu.irq_mask_SB_DFFESS_Q_E
.sym 41685 soc.simpleuart.send_divcnt_SB_DFFSR_Q_31_D[13]
.sym 41686 soc.simpleuart_reg_div_do[14]
.sym 41687 soc.simpleuart.send_divcnt_SB_DFFSR_Q_31_D[10]
.sym 41700 iomem_wdata[14]
.sym 41709 iomem_wdata[13]
.sym 41710 soc.simpleuart.send_divcnt[5]
.sym 41715 soc.simpleuart.cfg_divider_SB_DFFESR_Q_E
.sym 41726 iomem_wdata[15]
.sym 41732 soc.simpleuart.send_divcnt[5]
.sym 41744 iomem_wdata[15]
.sym 41762 iomem_wdata[13]
.sym 41774 iomem_wdata[14]
.sym 41776 soc.simpleuart.cfg_divider_SB_DFFESR_Q_E
.sym 41777 clk$SB_IO_IN_$glb_clk
.sym 41778 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 41779 soc.simpleuart.send_divcnt[16]
.sym 41780 soc.simpleuart.send_divcnt[17]
.sym 41781 soc.simpleuart.send_divcnt[18]
.sym 41782 soc.simpleuart.send_divcnt[19]
.sym 41783 soc.simpleuart.send_divcnt[20]
.sym 41784 soc.simpleuart.send_divcnt[21]
.sym 41785 soc.simpleuart.send_divcnt[22]
.sym 41786 soc.simpleuart.send_divcnt[23]
.sym 41789 soc.cpu.irq_pending[6]
.sym 41790 soc.cpu.cpuregs.wdata_SB_LUT4_O_18_I2_SB_LUT4_O_I2[1]
.sym 41791 iomem_wdata[0]
.sym 41792 iomem_wdata[2]
.sym 41793 soc.simpleuart_reg_div_do[13]
.sym 41794 iomem_wdata[12]
.sym 41796 iomem_wdata[14]
.sym 41797 soc.simpleuart_reg_div_do[15]
.sym 41803 soc.cpu.irq_pending[5]
.sym 41804 soc.simpleuart_reg_div_do[15]
.sym 41805 display.refresh_tick_SB_DFFSR_C_Q[2]
.sym 41809 soc.cpu.irq_pending[7]
.sym 41810 soc.simpleuart.send_divcnt[23]
.sym 41813 soc.cpu.cpuregs_rs1[6]
.sym 41814 soc.simpleuart_reg_div_do[14]
.sym 41822 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 41823 soc.cpu.irq_mask[6]
.sym 41825 soc.cpu.irq_mask[7]
.sym 41829 soc.simpleuart.send_divcnt[9]
.sym 41830 soc.simpleuart.send_divcnt[10]
.sym 41831 soc.simpleuart.send_divcnt[11]
.sym 41833 soc.simpleuart.send_divcnt[13]
.sym 41837 soc.simpleuart.send_divcnt[17]
.sym 41839 soc.cpu.irq_pending[6]
.sym 41840 soc.cpu.irq_pending[5]
.sym 41843 soc.cpu.irq_pending[7]
.sym 41848 soc.cpu.irq_mask[5]
.sym 41855 soc.simpleuart.send_divcnt[13]
.sym 41859 soc.simpleuart.send_divcnt[10]
.sym 41866 soc.simpleuart.send_divcnt[17]
.sym 41871 soc.cpu.irq_pending[6]
.sym 41873 soc.cpu.irq_mask[6]
.sym 41877 soc.cpu.irq_pending[5]
.sym 41880 soc.cpu.irq_mask[5]
.sym 41886 soc.simpleuart.send_divcnt[11]
.sym 41891 soc.simpleuart.send_divcnt[9]
.sym 41895 soc.cpu.irq_pending[7]
.sym 41897 soc.cpu.irq_mask[7]
.sym 41899 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 41900 clk$SB_IO_IN_$glb_clk
.sym 41901 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 41902 soc.simpleuart.send_divcnt[24]
.sym 41903 soc.simpleuart.send_divcnt[25]
.sym 41904 soc.simpleuart.send_divcnt[26]
.sym 41905 soc.simpleuart.send_divcnt[27]
.sym 41906 soc.simpleuart.send_divcnt[28]
.sym 41907 soc.simpleuart.send_divcnt[29]
.sym 41908 soc.simpleuart.send_divcnt[30]
.sym 41909 soc.simpleuart.send_divcnt[31]
.sym 41912 soc.cpu.reg_pc[5]
.sym 41919 iomem_wdata[17]
.sym 41923 soc.simpleuart_reg_div_do[2]
.sym 41925 iomem_wdata[5]
.sym 41926 soc.simpleuart.send_divcnt[18]
.sym 41928 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 41929 soc.cpu.irq_pending[6]
.sym 41931 soc.simpleuart.send_divcnt[30]
.sym 41932 soc.simpleuart_reg_div_do[10]
.sym 41933 soc.simpleuart.send_divcnt[31]
.sym 41936 soc.cpu.cpuregs_rs1[3]
.sym 41943 soc.cpu.cpuregs_rs1[3]
.sym 41944 soc.cpu.cpuregs_rs1[4]
.sym 41947 soc.simpleuart.send_divcnt[20]
.sym 41948 soc.cpu.irq_mask[5]
.sym 41952 soc.cpu.cpuregs_rs1[7]
.sym 41954 soc.cpu.irq_mask_SB_DFFESS_Q_E
.sym 41955 soc.cpu.irq_pending[5]
.sym 41956 soc.simpleuart.send_divcnt[21]
.sym 41957 soc.cpu.cpu_state[2]
.sym 41971 soc.cpu.instr_timer
.sym 41973 soc.cpu.cpuregs_rs1[6]
.sym 41978 soc.simpleuart.send_divcnt[21]
.sym 41982 soc.cpu.instr_timer
.sym 41984 soc.cpu.cpu_state[2]
.sym 41990 soc.simpleuart.send_divcnt[20]
.sym 41996 soc.cpu.cpuregs_rs1[6]
.sym 42001 soc.cpu.cpuregs_rs1[4]
.sym 42007 soc.cpu.cpuregs_rs1[7]
.sym 42014 soc.cpu.cpuregs_rs1[3]
.sym 42018 soc.cpu.irq_mask[5]
.sym 42020 soc.cpu.irq_pending[5]
.sym 42022 soc.cpu.irq_mask_SB_DFFESS_Q_E
.sym 42023 clk$SB_IO_IN_$glb_clk
.sym 42024 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 42025 soc.simpleuart.send_divcnt_SB_DFFSR_Q_31_D[25]
.sym 42026 soc.simpleuart_reg_div_do[10]
.sym 42027 soc.simpleuart_reg_div_do[9]
.sym 42028 soc.simpleuart.send_divcnt_SB_DFFSR_Q_31_D[18]
.sym 42029 soc.simpleuart.send_divcnt_SB_DFFSR_Q_31_D[16]
.sym 42030 soc.simpleuart.send_divcnt_SB_DFFSR_Q_31_D[19]
.sym 42031 soc.simpleuart.send_divcnt_SB_DFFSR_Q_31_D[23]
.sym 42032 soc.simpleuart.send_divcnt_SB_DFFSR_Q_31_D[22]
.sym 42035 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_23_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 42036 soc.cpu.cpuregs.wdata_SB_LUT4_O_5_I2_SB_LUT4_O_I2[3]
.sym 42037 soc.simpleuart_reg_div_do[14]
.sym 42038 soc.cpu.cpuregs_rs1[4]
.sym 42041 soc.cpu.instr_timer_SB_LUT4_I3_O[3]
.sym 42043 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_30_I1[2]
.sym 42045 soc.cpu.irq_mask[6]
.sym 42046 soc.cpu.alu_out_SB_LUT4_O_17_I2_SB_LUT4_O_I3[1]
.sym 42047 soc.simpleuart_reg_div_do[13]
.sym 42048 soc.cpu.alu_out_SB_LUT4_O_22_I2_SB_LUT4_O_I3[1]
.sym 42049 soc.simpleuart.send_divcnt[26]
.sym 42050 iomem_wdata[9]
.sym 42051 soc.simpleuart.send_divcnt[27]
.sym 42052 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_4_I0_SB_LUT4_O_1_I3[0]
.sym 42053 soc.cpu.pcpi_rs1[11]
.sym 42054 soc.cpu.irq_mask[4]
.sym 42055 soc.simpleuart.send_divcnt[29]
.sym 42056 soc.cpu.irq_mask[7]
.sym 42057 soc.cpu.instr_timer
.sym 42058 soc.cpu.instr_maskirq
.sym 42060 soc.cpu.cpuregs.wdata_SB_LUT4_O_26_I2_SB_LUT4_O_I2[3]
.sym 42069 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_28_I1_SB_LUT4_O_I2[2]
.sym 42071 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_28_I1_SB_LUT4_O_I2[1]
.sym 42072 soc.cpu.do_waitirq_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_3_I2[1]
.sym 42073 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_28_I1_SB_LUT4_O_I2_SB_LUT4_O_I3[2]
.sym 42075 soc.cpu.irq_pending[5]
.sym 42077 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 42078 soc.cpu.irq_mask[4]
.sym 42079 soc.cpu.irq_mask[7]
.sym 42080 soc.cpu.irq_mask[3]
.sym 42081 soc.cpu.irq_pending[7]
.sym 42084 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_O_I1[5]
.sym 42087 soc.cpu.pcpi_rs1[5]
.sym 42088 soc.cpu.cpu_state[3]
.sym 42089 soc.cpu.irq_pending[6]
.sym 42090 soc.cpu.cpu_state[4]
.sym 42091 soc.cpu.cpu_state[2]
.sym 42092 soc.cpu.irq_pending[4]
.sym 42095 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_10_I2_SB_LUT4_O_I2[1]
.sym 42099 soc.cpu.cpu_state[2]
.sym 42100 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_28_I1_SB_LUT4_O_I2[1]
.sym 42102 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_28_I1_SB_LUT4_O_I2[2]
.sym 42105 soc.cpu.irq_pending[6]
.sym 42106 soc.cpu.irq_pending[7]
.sym 42107 soc.cpu.irq_pending[4]
.sym 42108 soc.cpu.irq_pending[5]
.sym 42117 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_28_I1_SB_LUT4_O_I2_SB_LUT4_O_I3[2]
.sym 42118 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_10_I2_SB_LUT4_O_I2[1]
.sym 42120 soc.cpu.irq_pending[5]
.sym 42129 soc.cpu.irq_pending[4]
.sym 42130 soc.cpu.irq_mask[7]
.sym 42131 soc.cpu.irq_mask[4]
.sym 42132 soc.cpu.irq_pending[7]
.sym 42137 soc.cpu.do_waitirq_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_3_I2[1]
.sym 42138 soc.cpu.irq_mask[3]
.sym 42141 soc.cpu.pcpi_rs1[5]
.sym 42142 soc.cpu.cpu_state[3]
.sym 42143 soc.cpu.cpu_state[4]
.sym 42144 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_O_I1[5]
.sym 42145 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 42146 clk$SB_IO_IN_$glb_clk
.sym 42147 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 42148 soc.simpleuart.send_divcnt_SB_DFFSR_Q_31_D[31]
.sym 42149 soc.simpleuart.send_divcnt_SB_DFFSR_Q_31_D[26]
.sym 42150 soc.cpu.irq_pending[4]
.sym 42151 soc.simpleuart.send_divcnt_SB_DFFSR_Q_31_D[24]
.sym 42152 soc.simpleuart.send_divcnt_SB_DFFSR_Q_31_D[29]
.sym 42153 soc.simpleuart.send_divcnt_SB_DFFSR_Q_31_D[27]
.sym 42154 soc.simpleuart.send_divcnt_SB_DFFSR_Q_31_D[28]
.sym 42155 soc.simpleuart.send_divcnt_SB_DFFSR_Q_31_D[30]
.sym 42158 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_5_I1_SB_LUT4_O_2_I2[2]
.sym 42159 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_24_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 42161 iomem_wdata[19]
.sym 42163 soc.simpleuart.send_divcnt_SB_DFFSR_Q_31_D[21]
.sym 42165 soc.simpleuart.send_divcnt_SB_DFFSR_Q_31_D[20]
.sym 42169 soc.simpleuart_reg_div_do[22]
.sym 42171 soc.simpleuart_reg_div_do[9]
.sym 42173 soc.cpu.instr_maskirq
.sym 42174 soc.cpu.cpu_state[3]
.sym 42175 soc.cpu.irq_mask_SB_DFFESS_Q_E
.sym 42177 soc.cpu.reg_pc[6]
.sym 42178 UART_RX_SB_LUT4_I1_I0[3]
.sym 42180 soc.cpu.irq_mask_SB_DFFESS_Q_E
.sym 42181 soc.cpu.do_waitirq_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_3_I2[1]
.sym 42183 soc.cpu.alu_out_SB_LUT4_O_18_I2_SB_LUT4_O_I3[1]
.sym 42189 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_5_I1_SB_LUT4_O_2_I2_SB_LUT4_O_I2[2]
.sym 42192 soc.cpu.irq_pending[6]
.sym 42193 soc.cpu.instr_timer
.sym 42194 soc.cpu.instr_retirq
.sym 42195 soc.cpu.do_waitirq_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_3_I2[1]
.sym 42196 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_5_I1_SB_LUT4_O_2_I2_SB_LUT4_O_I2[3]
.sym 42197 soc.cpu.irq_mask[4]
.sym 42201 soc.cpu.irq_mask[3]
.sym 42202 soc.cpu.instr_retirq
.sym 42203 soc.cpu.irq_mask[6]
.sym 42204 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2[3]
.sym 42206 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_29_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 42207 soc.cpu.timer[7]
.sym 42208 soc.cpu.timer[4]
.sym 42210 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_29_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2[3]
.sym 42211 soc.cpu.cpuregs_rs1[3]
.sym 42212 soc.cpu.timer[3]
.sym 42214 soc.cpu.cpuregs_rs1[4]
.sym 42216 soc.cpu.instr_maskirq
.sym 42217 soc.cpu.instr_timer
.sym 42218 soc.cpu.cpuregs_rs1[7]
.sym 42219 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2[2]
.sym 42222 soc.cpu.do_waitirq_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_3_I2[1]
.sym 42225 soc.cpu.irq_mask[3]
.sym 42228 soc.cpu.irq_pending[6]
.sym 42230 soc.cpu.irq_mask[6]
.sym 42234 soc.cpu.cpuregs_rs1[4]
.sym 42235 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_29_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 42236 soc.cpu.instr_retirq
.sym 42237 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_29_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2[3]
.sym 42240 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_5_I1_SB_LUT4_O_2_I2_SB_LUT4_O_I2[3]
.sym 42241 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_5_I1_SB_LUT4_O_2_I2_SB_LUT4_O_I2[2]
.sym 42242 soc.cpu.instr_retirq
.sym 42243 soc.cpu.cpuregs_rs1[3]
.sym 42246 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2[3]
.sym 42247 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2[2]
.sym 42248 soc.cpu.cpuregs_rs1[7]
.sym 42249 soc.cpu.instr_retirq
.sym 42252 soc.cpu.timer[4]
.sym 42253 soc.cpu.instr_maskirq
.sym 42254 soc.cpu.irq_mask[4]
.sym 42255 soc.cpu.instr_timer
.sym 42258 soc.cpu.timer[7]
.sym 42261 soc.cpu.instr_timer
.sym 42264 soc.cpu.timer[3]
.sym 42265 soc.cpu.instr_maskirq
.sym 42266 soc.cpu.irq_mask[3]
.sym 42267 soc.cpu.instr_timer
.sym 42272 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_I3_SB_LUT4_O_I2[2]
.sym 42275 soc.simpleuart_reg_div_do[0]
.sym 42277 soc.cpu.cpuregs.wdata_SB_LUT4_O_1_I1_SB_LUT4_O_I2[3]
.sym 42278 soc.cpu.cpuregs.wdata_SB_LUT4_O_27_I2_SB_LUT4_O_I3[2]
.sym 42281 soc.cpu.instr_retirq_SB_LUT4_I2_O[0]
.sym 42282 soc.cpu.reg_pc[14]
.sym 42284 soc.cpu.alu_out_SB_LUT4_O_30_I2_SB_LUT4_O_I3[1]
.sym 42285 flash_io0_oe_SB_LUT4_I1_O[0]
.sym 42287 iomem_wdata[20]
.sym 42291 soc.simpleuart_reg_div_do[28]
.sym 42292 iomem_wdata[29]
.sym 42293 iomem_wdata[20]
.sym 42295 soc.cpu.irq_pending[4]
.sym 42296 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_29_I1_SB_LUT4_O_I2[1]
.sym 42297 soc.cpu.cpuregs_rs1[6]
.sym 42298 soc.cpu.reg_pc[4]
.sym 42299 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_O_I1[4]
.sym 42301 display.refresh_tick_SB_DFFSR_C_Q[2]
.sym 42302 soc.cpu.instr_maskirq
.sym 42304 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_21_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2[0]
.sym 42306 soc.cpu.irq_pending[7]
.sym 42315 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_23_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2]
.sym 42316 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_25_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I1[1]
.sym 42318 soc.cpu.instr_retirq_SB_LUT4_I2_O[0]
.sym 42319 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_21_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 42320 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_24_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 42322 soc.cpu.cpu_state[2]
.sym 42323 soc.cpu.irq_mask_SB_DFFESS_Q_E
.sym 42324 soc.cpu.count_cycle[14]
.sym 42325 soc.cpu.instr_retirq
.sym 42326 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_25_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_O_I2[2]
.sym 42328 soc.cpu.instr_maskirq
.sym 42329 soc.cpu.count_cycle[10]
.sym 42330 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_25_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I1[0]
.sym 42331 soc.cpu.count_cycle[11]
.sym 42332 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_24_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I2[3]
.sym 42333 soc.cpu.count_cycle[12]
.sym 42336 soc.cpu.cpuregs_rs1[11]
.sym 42339 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_O_1_I2[3]
.sym 42340 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_24_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 42341 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_O_1_I2[3]
.sym 42342 soc.cpu.irq_mask[11]
.sym 42345 soc.cpu.instr_maskirq
.sym 42346 soc.cpu.irq_mask[11]
.sym 42351 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_23_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2]
.sym 42353 soc.cpu.count_cycle[12]
.sym 42354 soc.cpu.instr_retirq_SB_LUT4_I2_O[0]
.sym 42357 soc.cpu.instr_retirq_SB_LUT4_I2_O[0]
.sym 42358 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_25_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_O_I2[2]
.sym 42359 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_O_1_I2[3]
.sym 42360 soc.cpu.count_cycle[10]
.sym 42363 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_24_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 42364 soc.cpu.instr_retirq
.sym 42365 soc.cpu.cpuregs_rs1[11]
.sym 42366 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_24_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I2[3]
.sym 42369 soc.cpu.instr_retirq_SB_LUT4_I2_O[0]
.sym 42370 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_24_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 42371 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_O_1_I2[3]
.sym 42372 soc.cpu.count_cycle[11]
.sym 42375 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_21_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 42376 soc.cpu.instr_retirq_SB_LUT4_I2_O[0]
.sym 42377 soc.cpu.count_cycle[14]
.sym 42378 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_O_1_I2[3]
.sym 42382 soc.cpu.cpuregs_rs1[11]
.sym 42388 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_25_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I1[1]
.sym 42389 soc.cpu.cpu_state[2]
.sym 42390 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_25_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I1[0]
.sym 42391 soc.cpu.irq_mask_SB_DFFESS_Q_E
.sym 42392 clk$SB_IO_IN_$glb_clk
.sym 42393 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 42394 soc.cpu.irq_mask[14]
.sym 42395 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_29_I1_SB_LUT4_O_I2[2]
.sym 42396 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_29_I1_SB_LUT4_O_I2_SB_LUT4_O_I3[2]
.sym 42397 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_29_I1[2]
.sym 42398 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_21_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2[3]
.sym 42400 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_21_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 42401 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_21_I2_SB_LUT4_O_I2[2]
.sym 42404 soc.cpu.cpuregs.wdata_SB_LUT4_O_30_I2_SB_LUT4_O_I2[3]
.sym 42406 soc.simpleuart_reg_div_do[17]
.sym 42407 soc.simpleuart.cfg_divider_SB_DFFESR_Q_9_E
.sym 42409 soc.simpleuart_reg_div_do[15]
.sym 42410 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_I1_SB_CARRY_CO_I1[20]
.sym 42412 soc.cpu.count_cycle[14]
.sym 42413 soc.cpu.instr_retirq
.sym 42414 soc.cpu.instr_retirq_SB_LUT4_I2_O[0]
.sym 42418 soc.cpu.reg_pc[3]
.sym 42419 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 42420 soc.cpu.alu_out_q[3]
.sym 42421 soc.cpu.cpu_state[4]
.sym 42422 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_4_I0[2]
.sym 42425 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 42426 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_O_1_I2[2]
.sym 42427 soc.cpu.decoded_imm[0]
.sym 42429 soc.cpu.irq_mask[0]
.sym 42437 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 42438 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_24_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I2[2]
.sym 42440 soc.cpu.cpu_state[2]
.sym 42441 soc.cpu.irq_mask[11]
.sym 42443 soc.cpu.irq_mask[6]
.sym 42444 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_25_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I3[2]
.sym 42445 soc.cpu.do_waitirq_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_3_I2[0]
.sym 42446 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_4_I0_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 42448 soc.cpu.cpu_state[2]
.sym 42449 soc.cpu.timer[6]
.sym 42451 soc.cpu.do_waitirq_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_3_I2[1]
.sym 42452 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_4_I0_SB_LUT4_O_I2_SB_LUT4_O_I0[1]
.sym 42453 soc.cpu.do_waitirq_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1_I3[1]
.sym 42455 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_24_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I2[1]
.sym 42456 soc.cpu.instr_retirq
.sym 42457 soc.cpu.cpuregs_rs1[6]
.sym 42458 soc.cpu.do_waitirq_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_3_I2[3]
.sym 42459 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_4_I0_SB_LUT4_O_I2[2]
.sym 42460 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_4_I0_SB_LUT4_O_I2_SB_LUT4_O_I0[3]
.sym 42461 soc.cpu.irq_mask[10]
.sym 42462 soc.cpu.instr_maskirq
.sym 42464 soc.cpu.do_waitirq_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_3_I2[2]
.sym 42465 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_O_1_I2[3]
.sym 42466 soc.cpu.instr_timer
.sym 42468 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_4_I0_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 42469 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_O_1_I2[3]
.sym 42470 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_4_I0_SB_LUT4_O_I2_SB_LUT4_O_I0[3]
.sym 42471 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_4_I0_SB_LUT4_O_I2_SB_LUT4_O_I0[1]
.sym 42474 soc.cpu.timer[6]
.sym 42475 soc.cpu.instr_maskirq
.sym 42476 soc.cpu.irq_mask[6]
.sym 42477 soc.cpu.instr_timer
.sym 42480 soc.cpu.do_waitirq_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1_I3[1]
.sym 42482 soc.cpu.irq_mask[11]
.sym 42487 soc.cpu.do_waitirq_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1_I3[1]
.sym 42489 soc.cpu.irq_mask[11]
.sym 42492 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_25_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I3[2]
.sym 42493 soc.cpu.irq_mask[10]
.sym 42494 soc.cpu.instr_maskirq
.sym 42498 soc.cpu.do_waitirq_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_3_I2[0]
.sym 42499 soc.cpu.do_waitirq_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_3_I2[1]
.sym 42500 soc.cpu.do_waitirq_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_3_I2[3]
.sym 42501 soc.cpu.do_waitirq_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_3_I2[2]
.sym 42504 soc.cpu.cpuregs_rs1[6]
.sym 42505 soc.cpu.instr_retirq
.sym 42506 soc.cpu.cpu_state[2]
.sym 42507 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_4_I0_SB_LUT4_O_I2[2]
.sym 42510 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_24_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I2[2]
.sym 42511 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_24_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I2[1]
.sym 42512 soc.cpu.cpu_state[2]
.sym 42513 soc.cpu.instr_timer
.sym 42514 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 42515 clk$SB_IO_IN_$glb_clk
.sym 42516 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 42517 soc.cpu.do_waitirq_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1_I3[0]
.sym 42518 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_24_I1[3]
.sym 42519 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_21_I2_SB_LUT4_O_I2[3]
.sym 42520 soc.cpu.cpuregs.wdata_SB_LUT4_O_26_I2_SB_LUT4_O_I2[1]
.sym 42521 soc.cpu.irq_pending[14]
.sym 42522 soc.cpu.do_waitirq_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_3_I2[2]
.sym 42523 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_21_I2[1]
.sym 42529 iomem_wdata[3]
.sym 42530 soc.cpu.cpu_state[4]
.sym 42531 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 42532 soc.cpu.cpu_state[2]
.sym 42533 soc.cpu.do_waitirq_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_3_I2[0]
.sym 42534 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_10_I2_SB_LUT4_O_I2[1]
.sym 42535 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_5_I1[2]
.sym 42537 soc.cpu.cpuregs.wdata_SB_LUT4_O_30_I2_SB_LUT4_O_I2[3]
.sym 42541 soc.cpu.cpuregs.wdata_SB_LUT4_O_26_I2_SB_LUT4_O_I2[0]
.sym 42542 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_21_I2_SB_LUT4_O_I2[0]
.sym 42543 soc.cpu.count_instr[47]
.sym 42544 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_4_I0_SB_LUT4_O_1_I3[0]
.sym 42545 soc.cpu.count_instr[40]
.sym 42546 soc.cpu.count_instr[11]
.sym 42547 soc.cpu.count_instr[9]
.sym 42548 soc.cpu.instr_retirq
.sym 42550 soc.cpu.pcpi_rs1[11]
.sym 42551 soc.cpu.cpuregs.regs.0.0.0_RDATA[2]
.sym 42552 soc.cpu.cpuregs.wdata_SB_LUT4_O_26_I2_SB_LUT4_O_I2[3]
.sym 42558 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_22_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 42559 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_27_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 42561 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_22_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2[2]
.sym 42562 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_22_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2[3]
.sym 42563 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_O_1_I2[3]
.sym 42565 soc.cpu.irq_mask[13]
.sym 42568 soc.cpu.irq_mask[8]
.sym 42569 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_O_1_I2[3]
.sym 42571 soc.cpu.count_instr[40]
.sym 42572 soc.cpu.timer[10]
.sym 42573 soc.cpu.cpuregs_rs1[10]
.sym 42574 soc.cpu.cpuregs_rs1[13]
.sym 42575 soc.cpu.timer[8]
.sym 42576 soc.cpu.instr_timer
.sym 42578 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_O_1_I2[0]
.sym 42579 soc.cpu.count_cycle[13]
.sym 42582 soc.cpu.instr_retirq
.sym 42583 soc.cpu.instr_maskirq
.sym 42584 soc.cpu.instr_retirq_SB_LUT4_I2_O[0]
.sym 42585 soc.cpu.irq_mask_SB_DFFESS_Q_E
.sym 42586 soc.cpu.cpuregs_rs1[8]
.sym 42587 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_27_I1_SB_LUT4_O_I2[2]
.sym 42589 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_27_I1_SB_LUT4_O_I2[3]
.sym 42591 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_22_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2[3]
.sym 42592 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_22_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2[2]
.sym 42593 soc.cpu.cpuregs_rs1[13]
.sym 42594 soc.cpu.instr_retirq
.sym 42597 soc.cpu.instr_retirq
.sym 42598 soc.cpu.instr_timer
.sym 42599 soc.cpu.timer[10]
.sym 42600 soc.cpu.cpuregs_rs1[10]
.sym 42606 soc.cpu.cpuregs_rs1[8]
.sym 42611 soc.cpu.irq_mask[13]
.sym 42612 soc.cpu.instr_maskirq
.sym 42615 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_22_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 42616 soc.cpu.instr_retirq_SB_LUT4_I2_O[0]
.sym 42617 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_O_1_I2[3]
.sym 42618 soc.cpu.count_cycle[13]
.sym 42621 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_27_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 42622 soc.cpu.count_instr[40]
.sym 42623 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_O_1_I2[3]
.sym 42624 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_O_1_I2[0]
.sym 42627 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_27_I1_SB_LUT4_O_I2[3]
.sym 42628 soc.cpu.cpuregs_rs1[8]
.sym 42629 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_27_I1_SB_LUT4_O_I2[2]
.sym 42630 soc.cpu.instr_retirq
.sym 42633 soc.cpu.irq_mask[8]
.sym 42634 soc.cpu.instr_timer
.sym 42635 soc.cpu.timer[8]
.sym 42636 soc.cpu.instr_maskirq
.sym 42637 soc.cpu.irq_mask_SB_DFFESS_Q_E
.sym 42638 clk$SB_IO_IN_$glb_clk
.sym 42639 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 42640 soc.cpu.cpuregs.regs.1.0.0_RDATA_8_SB_LUT4_O_I3[2]
.sym 42641 soc.cpu.do_waitirq_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1_I3[2]
.sym 42642 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O[1]
.sym 42643 soc.cpu.cpuregs.regs.0.0.0_RDATA[2]
.sym 42644 soc.cpu.irq_pending[13]
.sym 42645 soc.cpu.cpuregs.wdata_SB_LUT4_O_5_I2_SB_LUT4_O_I2[1]
.sym 42646 soc.cpu.cpuregs.wdata_SB_LUT4_O_26_I2_SB_LUT4_O_I2[0]
.sym 42647 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_O_1_I2[3]
.sym 42652 soc.cpu.cpuregs_raddr2[0]
.sym 42657 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_I1_SB_CARRY_CO_I1[29]
.sym 42661 soc.cpu.cpuregs_rs1[10]
.sym 42662 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_22_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 42664 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_O_1_I2[0]
.sym 42665 soc.cpu.cpu_state[3]
.sym 42666 soc.cpu.cpuregs.wdata_SB_LUT4_O_26_I2_SB_LUT4_O_I2[1]
.sym 42667 soc.cpu.cpuregs.wdata_SB_LUT4_O_5_I2_SB_LUT4_O_I2[1]
.sym 42668 soc.cpu.timer[12]
.sym 42669 soc.cpu.instr_maskirq
.sym 42670 soc.cpu.cpuregs_raddr2[3]
.sym 42672 soc.cpu.irq_mask_SB_DFFESS_Q_E
.sym 42673 soc.cpu.reg_pc[6]
.sym 42674 UART_RX_SB_LUT4_I1_I0[3]
.sym 42675 soc.cpu.alu_out_SB_LUT4_O_18_I2_SB_LUT4_O_I3[1]
.sym 42681 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_O_1_I2[3]
.sym 42682 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_O_1_I2[0]
.sym 42683 soc.cpu.irq_mask_SB_DFFESS_Q_E
.sym 42684 soc.cpu.irq_mask[12]
.sym 42685 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2]
.sym 42686 soc.cpu.timer[12]
.sym 42688 soc.cpu.instr_timer
.sym 42689 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_22_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 42690 soc.cpu.timer[15]
.sym 42693 soc.cpu.do_waitirq_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_3_I2[0]
.sym 42694 soc.cpu.irq_pending[12]
.sym 42697 soc.cpu.count_cycle[15]
.sym 42698 soc.cpu.instr_retirq_SB_LUT4_I2_O[0]
.sym 42699 soc.cpu.irq_mask[0]
.sym 42701 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_22_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2[1]
.sym 42702 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_21_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2[0]
.sym 42703 soc.cpu.count_instr[47]
.sym 42705 soc.cpu.cpuregs_rs1[15]
.sym 42706 soc.cpu.cpu_state[2]
.sym 42707 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[2]
.sym 42710 soc.cpu.cpuregs_rs1[13]
.sym 42712 soc.cpu.cpuregs_rs1[10]
.sym 42714 soc.cpu.timer[15]
.sym 42715 soc.cpu.timer[12]
.sym 42716 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_22_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2[1]
.sym 42717 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_21_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2[0]
.sym 42723 soc.cpu.cpuregs_rs1[10]
.sym 42726 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2]
.sym 42727 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_O_1_I2[0]
.sym 42728 soc.cpu.count_instr[47]
.sym 42734 soc.cpu.cpuregs_rs1[15]
.sym 42738 soc.cpu.count_cycle[15]
.sym 42739 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[2]
.sym 42740 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_O_1_I2[3]
.sym 42741 soc.cpu.instr_retirq_SB_LUT4_I2_O[0]
.sym 42744 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_22_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 42745 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_22_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2[1]
.sym 42746 soc.cpu.instr_timer
.sym 42747 soc.cpu.cpu_state[2]
.sym 42750 soc.cpu.irq_pending[12]
.sym 42751 soc.cpu.irq_mask[12]
.sym 42752 soc.cpu.irq_mask[0]
.sym 42753 soc.cpu.do_waitirq_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_3_I2[0]
.sym 42759 soc.cpu.cpuregs_rs1[13]
.sym 42760 soc.cpu.irq_mask_SB_DFFESS_Q_E
.sym 42761 clk$SB_IO_IN_$glb_clk
.sym 42762 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 42763 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_22_I1_SB_LUT4_O_I2[3]
.sym 42764 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_I3[2]
.sym 42765 soc.cpu.cpuregs.wdata_SB_LUT4_O_18_I2_SB_LUT4_O_I2[0]
.sym 42766 soc.cpu.next_pc[3]
.sym 42767 soc.cpu.irq_pending[15]
.sym 42768 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_22_I1[2]
.sym 42769 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_I3_SB_LUT4_O_I2[3]
.sym 42770 soc.cpu.next_pc[4]
.sym 42773 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_O_I1[5]
.sym 42778 soc.cpu.cpuregs.regs.0.0.0_RDATA[2]
.sym 42779 soc.cpu.irq_mask[10]
.sym 42780 soc.cpu.irq_mask[12]
.sym 42783 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1[2]
.sym 42787 soc.cpu.instr_maskirq
.sym 42788 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_21_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2[0]
.sym 42789 soc.cpu.cpuregs.regs.0.0.0_RDATA[2]
.sym 42790 soc.cpu.latched_store_SB_LUT4_I1_O[0]
.sym 42791 soc.cpu.reg_pc[2]
.sym 42792 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_23_I1_SB_LUT4_O_1_I2[2]
.sym 42793 soc.cpu.latched_store_SB_LUT4_I3_1_O[3]
.sym 42795 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_O_I1[4]
.sym 42797 soc.cpu.reg_pc[4]
.sym 42798 soc.cpu.instr_maskirq
.sym 42805 soc.cpu.irq_mask[10]
.sym 42806 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 42807 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_22_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2]
.sym 42808 soc.cpu.irq_pending[10]
.sym 42813 soc.cpu.instr_rdcycleh
.sym 42814 soc.cpu.count_instr[13]
.sym 42818 soc.cpu.instr_rdinstr
.sym 42819 soc.cpu.count_instr[9]
.sym 42820 soc.cpu.count_instr[44]
.sym 42821 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_24_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2]
.sym 42822 soc.cpu.count_instr[45]
.sym 42823 soc.cpu.count_cycle[43]
.sym 42824 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_O_1_I2[0]
.sym 42826 soc.cpu.irq_mask[12]
.sym 42827 soc.cpu.count_cycle[41]
.sym 42828 soc.cpu.instr_rdinstr
.sym 42829 soc.cpu.count_instr[11]
.sym 42830 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_23_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 42832 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_O_1_I2[3]
.sym 42833 soc.cpu.irq_pending[12]
.sym 42834 soc.cpu.count_instr[43]
.sym 42835 soc.cpu.count_cycle[45]
.sym 42837 soc.cpu.instr_rdcycleh
.sym 42838 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_22_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2]
.sym 42839 soc.cpu.count_cycle[45]
.sym 42843 soc.cpu.instr_rdinstr
.sym 42844 soc.cpu.count_instr[11]
.sym 42845 soc.cpu.count_cycle[43]
.sym 42846 soc.cpu.instr_rdcycleh
.sym 42849 soc.cpu.count_instr[44]
.sym 42850 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_O_1_I2[3]
.sym 42851 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_O_1_I2[0]
.sym 42852 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_23_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 42855 soc.cpu.count_instr[13]
.sym 42856 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_O_1_I2[0]
.sym 42857 soc.cpu.instr_rdinstr
.sym 42858 soc.cpu.count_instr[45]
.sym 42862 soc.cpu.irq_mask[10]
.sym 42863 soc.cpu.irq_pending[10]
.sym 42868 soc.cpu.irq_mask[12]
.sym 42870 soc.cpu.irq_pending[12]
.sym 42873 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_O_1_I2[0]
.sym 42874 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_24_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2]
.sym 42876 soc.cpu.count_instr[43]
.sym 42879 soc.cpu.count_cycle[41]
.sym 42880 soc.cpu.count_instr[9]
.sym 42881 soc.cpu.instr_rdinstr
.sym 42882 soc.cpu.instr_rdcycleh
.sym 42883 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 42884 clk$SB_IO_IN_$glb_clk
.sym 42885 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 42886 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_28_I3[2]
.sym 42887 soc.cpu.reg_pc[3]
.sym 42888 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[3]
.sym 42889 soc.cpu.reg_pc[4]
.sym 42890 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_27_I3[2]
.sym 42891 soc.cpu.cpuregs.wdata_SB_LUT4_O_27_I2[3]
.sym 42892 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[2]
.sym 42893 soc.cpu.cpuregs.wdata_SB_LUT4_O_27_I2[2]
.sym 42897 soc.cpu.reg_pc[11]
.sym 42898 soc.cpu.instr_retirq
.sym 42899 soc.cpu.instr_rdcycleh
.sym 42901 soc.cpu.next_pc[3]
.sym 42903 iomem_addr[3]
.sym 42907 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I1_SB_LUT4_O_1_I2[1]
.sym 42908 soc.cpu.irq_pending[10]
.sym 42909 soc.cpu.cpuregs.wdata_SB_LUT4_O_18_I2_SB_LUT4_O_I2[0]
.sym 42910 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_O_I1[8]
.sym 42911 soc.cpu.decoded_imm[0]
.sym 42912 soc.cpu.alu_out_q[5]
.sym 42913 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_O_I1[7]
.sym 42914 soc.cpu.irq_pending[15]
.sym 42915 soc.cpu.cpu_state[4]
.sym 42916 soc.cpu.cpuregs_wrdata[3]
.sym 42917 soc.cpu.alu_out_q[3]
.sym 42918 soc.cpu.next_pc[6]
.sym 42919 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_4_I0[2]
.sym 42920 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_O_I1[13]
.sym 42921 soc.cpu.reg_pc[3]
.sym 42927 soc.cpu.cpuregs_rs1[13]
.sym 42928 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_26_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 42929 soc.cpu.latched_compr_SB_LUT4_I1_O[3]
.sym 42930 soc.cpu.instr_timer_SB_LUT4_I3_O[0]
.sym 42932 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[13]
.sym 42933 soc.cpu.cpuregs_rs1[12]
.sym 42934 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_26_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2]
.sym 42935 soc.cpu.cpuregs_rs1[9]
.sym 42936 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[9]
.sym 42937 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_23_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2[2]
.sym 42938 soc.cpu.instr_timer_SB_LUT4_I3_O[0]
.sym 42940 soc.cpu.count_instr[41]
.sym 42941 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[14]
.sym 42942 soc.cpu.irq_mask[12]
.sym 42943 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_O_1_I2[0]
.sym 42944 soc.cpu.cpuregs_rs1[14]
.sym 42945 soc.cpu.instr_timer_SB_LUT4_I3_O[3]
.sym 42946 soc.cpu.latched_branch_SB_LUT4_I2_I1[3]
.sym 42948 soc.cpu.instr_retirq_SB_LUT4_I2_O[0]
.sym 42949 soc.cpu.count_cycle[9]
.sym 42950 soc.cpu.cpuregs.wdata_SB_LUT4_O_27_I2[2]
.sym 42951 soc.cpu.timer[12]
.sym 42952 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_O_1_I2[3]
.sym 42953 soc.cpu.instr_timer
.sym 42954 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_23_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2[3]
.sym 42956 soc.cpu.cpuregs.wdata_SB_LUT4_O_27_I2[3]
.sym 42957 soc.cpu.instr_retirq
.sym 42958 soc.cpu.instr_maskirq
.sym 42960 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_23_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2[3]
.sym 42961 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_23_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2[2]
.sym 42962 soc.cpu.cpuregs_rs1[12]
.sym 42963 soc.cpu.instr_retirq
.sym 42966 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_26_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2]
.sym 42967 soc.cpu.count_instr[41]
.sym 42969 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_O_1_I2[0]
.sym 42972 soc.cpu.instr_timer_SB_LUT4_I3_O[3]
.sym 42973 soc.cpu.instr_timer_SB_LUT4_I3_O[0]
.sym 42974 soc.cpu.cpuregs_rs1[13]
.sym 42975 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[13]
.sym 42978 soc.cpu.instr_timer
.sym 42979 soc.cpu.irq_mask[12]
.sym 42980 soc.cpu.timer[12]
.sym 42981 soc.cpu.instr_maskirq
.sym 42984 soc.cpu.cpuregs.wdata_SB_LUT4_O_27_I2[3]
.sym 42985 soc.cpu.cpuregs.wdata_SB_LUT4_O_27_I2[2]
.sym 42986 soc.cpu.latched_compr_SB_LUT4_I1_O[3]
.sym 42987 soc.cpu.latched_branch_SB_LUT4_I2_I1[3]
.sym 42990 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_26_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 42991 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_O_1_I2[3]
.sym 42992 soc.cpu.instr_retirq_SB_LUT4_I2_O[0]
.sym 42993 soc.cpu.count_cycle[9]
.sym 42996 soc.cpu.instr_timer_SB_LUT4_I3_O[0]
.sym 42997 soc.cpu.cpuregs_rs1[14]
.sym 42998 soc.cpu.instr_timer_SB_LUT4_I3_O[3]
.sym 42999 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[14]
.sym 43002 soc.cpu.cpuregs_rs1[9]
.sym 43003 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[9]
.sym 43004 soc.cpu.instr_timer_SB_LUT4_I3_O[0]
.sym 43005 soc.cpu.instr_timer_SB_LUT4_I3_O[3]
.sym 43007 clk$SB_IO_IN_$glb_clk
.sym 43008 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 43009 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_27_I1[2]
.sym 43010 soc.cpu.cpuregs.wdata_SB_LUT4_O_28_I2[2]
.sym 43011 soc.cpu.next_pc[6]
.sym 43012 soc.cpu.next_pc[8]
.sym 43013 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_4_I0[3]
.sym 43014 soc.cpu.reg_out[6]
.sym 43015 soc.cpu.reg_out[8]
.sym 43016 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_27_I1_SB_LUT4_O_1_I2[3]
.sym 43019 soc.cpu.cpuregs.wdata_SB_LUT4_O_5_I2_SB_LUT4_O_I2[0]
.sym 43022 iomem_addr[14]
.sym 43024 iomem_addr[10]
.sym 43025 soc.cpu.alu_out_q[4]
.sym 43028 soc.cpu.reg_out[0]
.sym 43029 soc.cpu.next_pc[16]
.sym 43030 soc.cpu.reg_out[3]
.sym 43031 soc.cpu.cpuregs_rs1[13]
.sym 43032 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_10_I2_SB_LUT4_O_I2[1]
.sym 43033 soc.cpu.cpuregs.wdata_SB_LUT4_O_26_I2_SB_LUT4_O_I2[3]
.sym 43034 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_21_I2_SB_LUT4_O_I2[0]
.sym 43035 soc.cpu.reg_pc[4]
.sym 43036 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_4_I0_SB_LUT4_O_1_I3[0]
.sym 43037 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_10_I2_SB_LUT4_O_I2[1]
.sym 43038 soc.cpu.cpuregs.wdata_SB_LUT4_O_26_I2_SB_LUT4_O_I2[0]
.sym 43039 soc.cpu.next_pc[5]
.sym 43040 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_10_I2_SB_LUT4_O_I2[1]
.sym 43041 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[0]
.sym 43042 soc.cpu.cpuregs.wdata_SB_LUT4_O_26_I2[3]
.sym 43043 soc.cpu.pcpi_rs1[11]
.sym 43044 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_O_I1[15]
.sym 43050 soc.cpu.irq_pending[10]
.sym 43051 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_25_I1_SB_LUT4_O_1_I3[2]
.sym 43052 soc.cpu.alu_out_q[8]
.sym 43053 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_26_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2[3]
.sym 43054 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_O_I1[6]
.sym 43055 soc.cpu.cpuregs_rs1[12]
.sym 43057 soc.cpu.irq_mask[10]
.sym 43059 soc.cpu.instr_maskirq
.sym 43061 soc.cpu.irq_mask_SB_DFFESS_Q_E
.sym 43063 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_26_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2[2]
.sym 43065 soc.cpu.timer[9]
.sym 43067 soc.cpu.irq_mask[9]
.sym 43068 soc.cpu.irq_pending[6]
.sym 43069 soc.cpu.cpu_state[3]
.sym 43072 soc.cpu.latched_store_SB_LUT4_I3_1_O[3]
.sym 43073 soc.cpu.instr_timer
.sym 43076 soc.cpu.latched_stalu
.sym 43077 soc.cpu.latched_store_SB_LUT4_I3_O[0]
.sym 43078 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_10_I2_SB_LUT4_O_I2[1]
.sym 43080 soc.cpu.reg_out[8]
.sym 43083 soc.cpu.irq_pending[10]
.sym 43084 soc.cpu.irq_mask[10]
.sym 43089 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_26_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2[3]
.sym 43090 soc.cpu.instr_maskirq
.sym 43091 soc.cpu.irq_mask[9]
.sym 43092 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_26_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2[2]
.sym 43095 soc.cpu.latched_store_SB_LUT4_I3_O[0]
.sym 43096 soc.cpu.reg_out[8]
.sym 43097 soc.cpu.alu_out_q[8]
.sym 43098 soc.cpu.latched_stalu
.sym 43101 soc.cpu.instr_timer
.sym 43104 soc.cpu.timer[9]
.sym 43107 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_O_I1[6]
.sym 43108 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_10_I2_SB_LUT4_O_I2[1]
.sym 43109 soc.cpu.irq_pending[6]
.sym 43110 soc.cpu.cpu_state[3]
.sym 43113 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_10_I2_SB_LUT4_O_I2[1]
.sym 43114 soc.cpu.irq_pending[10]
.sym 43115 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_25_I1_SB_LUT4_O_1_I3[2]
.sym 43119 soc.cpu.latched_store_SB_LUT4_I3_1_O[3]
.sym 43120 soc.cpu.latched_stalu
.sym 43121 soc.cpu.alu_out_q[8]
.sym 43122 soc.cpu.reg_out[8]
.sym 43125 soc.cpu.cpuregs_rs1[12]
.sym 43129 soc.cpu.irq_mask_SB_DFFESS_Q_E
.sym 43130 clk$SB_IO_IN_$glb_clk
.sym 43131 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 43132 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_20_I3[2]
.sym 43133 soc.cpu.next_pc[5]
.sym 43134 soc.cpu.reg_out[15]
.sym 43135 soc.cpu.cpuregs.wdata_SB_LUT4_O_1_I1_SB_LUT4_O_I2[2]
.sym 43136 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[7]
.sym 43137 soc.cpu.cpuregs.wdata_SB_LUT4_O_1_I1[1]
.sym 43138 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O[3]
.sym 43139 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[4]
.sym 43141 iomem_addr[13]
.sym 43143 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_O_I1[22]
.sym 43146 soc.cpu.reg_out[3]
.sym 43147 soc.cpu.next_pc[8]
.sym 43151 soc.cpu.cpuregs.regs.0.0.0_RDATA[3]
.sym 43152 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[20]
.sym 43155 soc.cpu.next_pc[6]
.sym 43156 soc.cpu.next_pc[15]
.sym 43157 soc.cpu.reg_pc[6]
.sym 43158 soc.cpu.cpuregs.wdata_SB_LUT4_O_26_I2_SB_LUT4_O_I2[1]
.sym 43159 soc.cpu.latched_compr_SB_LUT4_I1_O[2]
.sym 43160 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_O_1_I2[0]
.sym 43161 soc.cpu.instr_maskirq
.sym 43162 soc.cpu.cpuregs.wdata_SB_LUT4_O_5_I2_SB_LUT4_O_I2[1]
.sym 43163 soc.cpu.mem_wstrb_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I2_O
.sym 43164 soc.cpu.cpu_state[3]
.sym 43165 soc.cpu.reg_out[5]
.sym 43166 soc.cpu.reg_pc[5]
.sym 43167 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_O_1_I2[0]
.sym 43174 soc.cpu.cpuregs.wdata_SB_LUT4_O_28_I2[2]
.sym 43175 soc.cpu.latched_compr_SB_LUT4_I1_O[2]
.sym 43176 soc.cpu.reg_out[5]
.sym 43177 soc.cpu.cpuregs_rs1[9]
.sym 43178 soc.cpu.latched_store_SB_LUT4_I3_1_O[3]
.sym 43180 soc.cpu.irq_mask[12]
.sym 43182 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_26_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 43183 soc.cpu.latched_branch_SB_LUT4_I2_I1[3]
.sym 43184 soc.cpu.alu_out_q[5]
.sym 43187 soc.cpu.instr_retirq
.sym 43188 soc.cpu.irq_pending[12]
.sym 43189 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 43191 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_28_I3[1]
.sym 43192 soc.cpu.cpu_state[2]
.sym 43193 soc.cpu.cpuregs.wdata_SB_LUT4_O_26_I2_SB_LUT4_O_I2[3]
.sym 43194 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_26_I3[1]
.sym 43196 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[4]
.sym 43197 soc.cpu.cpuregs.wdata_SB_LUT4_O_18_I2_SB_LUT4_O_I2[1]
.sym 43198 soc.cpu.latched_stalu
.sym 43199 soc.cpu.latched_store_SB_LUT4_I3_O[0]
.sym 43201 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[0]
.sym 43204 soc.cpu.cpuregs.wdata_SB_LUT4_O_28_I2[3]
.sym 43206 soc.cpu.alu_out_q[5]
.sym 43207 soc.cpu.reg_out[5]
.sym 43208 soc.cpu.latched_stalu
.sym 43209 soc.cpu.latched_store_SB_LUT4_I3_1_O[3]
.sym 43212 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[4]
.sym 43218 soc.cpu.cpuregs.wdata_SB_LUT4_O_26_I2_SB_LUT4_O_I2[3]
.sym 43219 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_26_I3[1]
.sym 43220 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 43221 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[0]
.sym 43224 soc.cpu.cpuregs.wdata_SB_LUT4_O_28_I2[2]
.sym 43225 soc.cpu.latched_compr_SB_LUT4_I1_O[2]
.sym 43226 soc.cpu.latched_branch_SB_LUT4_I2_I1[3]
.sym 43227 soc.cpu.cpuregs.wdata_SB_LUT4_O_28_I2[3]
.sym 43230 soc.cpu.irq_pending[12]
.sym 43231 soc.cpu.irq_mask[12]
.sym 43232 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 43236 soc.cpu.instr_retirq
.sym 43237 soc.cpu.cpuregs_rs1[9]
.sym 43238 soc.cpu.cpu_state[2]
.sym 43239 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_26_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 43242 soc.cpu.alu_out_q[5]
.sym 43243 soc.cpu.reg_out[5]
.sym 43244 soc.cpu.latched_stalu
.sym 43245 soc.cpu.latched_store_SB_LUT4_I3_O[0]
.sym 43248 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[0]
.sym 43249 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_28_I3[1]
.sym 43250 soc.cpu.cpuregs.wdata_SB_LUT4_O_18_I2_SB_LUT4_O_I2[1]
.sym 43251 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 43252 soc.cpu.instr_sll_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_I3_1_O[1]_$glb_ce
.sym 43253 clk$SB_IO_IN_$glb_clk
.sym 43254 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 43255 soc.cpu.next_pc[11]
.sym 43256 soc.cpu.latched_store_SB_LUT4_I3_1_O[1]
.sym 43257 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_24_I3[2]
.sym 43258 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_24_I1[2]
.sym 43259 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[10]
.sym 43260 soc.cpu.cpuregs.wdata_SB_LUT4_O_24_I2[3]
.sym 43261 soc.cpu.next_pc[15]
.sym 43262 soc.cpu.next_pc[2]
.sym 43266 soc.cpu.alu_out_q[31]
.sym 43268 soc.cpu.reg_out[7]
.sym 43269 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_26_I2_SB_LUT4_O_I2[2]
.sym 43270 soc.cpu.decoded_imm[15]
.sym 43273 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O[2]
.sym 43275 soc.cpu.mem_wstrb_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I2_O
.sym 43276 soc.cpu.irq_pending[12]
.sym 43277 soc.cpu.pcpi_rs1[27]
.sym 43278 soc.cpu.reg_out[15]
.sym 43279 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_27_I1_SB_LUT4_O_1_I2[2]
.sym 43280 soc.cpu.alu_out_q[18]
.sym 43282 soc.cpu.reg_pc[2]
.sym 43283 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[7]
.sym 43284 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_23_I1_SB_LUT4_O_1_I2[2]
.sym 43285 soc.cpu.latched_store_SB_LUT4_I3_O[0]
.sym 43286 soc.cpu.latched_store_SB_LUT4_I1_O[0]
.sym 43287 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_O_I1[4]
.sym 43288 soc.cpu.reg_pc[14]
.sym 43289 soc.cpu.latched_store_SB_LUT4_I3_1_O[3]
.sym 43290 soc.cpu.instr_maskirq
.sym 43296 soc.cpu.latched_store_SB_LUT4_I3_1_O[3]
.sym 43297 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[5]
.sym 43298 soc.cpu.cpuregs.wdata_SB_LUT4_O_5_I2_SB_LUT4_O_I2[2]
.sym 43300 soc.cpu.cpu_state[3]
.sym 43302 soc.cpu.latched_store_SB_LUT4_I1_O[0]
.sym 43303 soc.cpu.latched_store_SB_LUT4_I3_1_O[1]
.sym 43305 soc.cpu.cpuregs.wdata_SB_LUT4_O_26_I2_SB_LUT4_O_I2[3]
.sym 43306 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_25_I3[2]
.sym 43307 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_25_I3[1]
.sym 43308 soc.cpu.cpuregs.wdata_SB_LUT4_O_26_I2_SB_LUT4_O_I2[0]
.sym 43310 soc.cpu.alu_out_q[11]
.sym 43312 soc.cpu.latched_store_SB_LUT4_I1_O[1]
.sym 43313 soc.cpu.irq_pending[9]
.sym 43314 soc.cpu.cpuregs.wdata_SB_LUT4_O_5_I2_SB_LUT4_O_I2[0]
.sym 43315 soc.cpu.cpuregs.wdata_SB_LUT4_O_5_I2_SB_LUT4_O_I2[3]
.sym 43316 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[10]
.sym 43317 soc.cpu.cpuregs.wdata_SB_LUT4_O_26_I2_SB_LUT4_O_I2[2]
.sym 43318 soc.cpu.cpuregs.wdata_SB_LUT4_O_26_I2_SB_LUT4_O_I2[1]
.sym 43319 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_O_I1[9]
.sym 43321 soc.cpu.cpuregs.wdata_SB_LUT4_O_30_I2_SB_LUT4_O_I2[3]
.sym 43322 soc.cpu.cpuregs.wdata_SB_LUT4_O_5_I2_SB_LUT4_O_I2[1]
.sym 43324 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 43325 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_10_I2_SB_LUT4_O_I2[1]
.sym 43326 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[0]
.sym 43327 soc.cpu.latched_stalu
.sym 43329 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[10]
.sym 43335 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_25_I3[2]
.sym 43336 soc.cpu.latched_store_SB_LUT4_I1_O[0]
.sym 43338 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_25_I3[1]
.sym 43341 soc.cpu.cpuregs.wdata_SB_LUT4_O_26_I2_SB_LUT4_O_I2[3]
.sym 43342 soc.cpu.cpuregs.wdata_SB_LUT4_O_26_I2_SB_LUT4_O_I2[2]
.sym 43343 soc.cpu.cpuregs.wdata_SB_LUT4_O_26_I2_SB_LUT4_O_I2[1]
.sym 43344 soc.cpu.cpuregs.wdata_SB_LUT4_O_26_I2_SB_LUT4_O_I2[0]
.sym 43347 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_O_I1[9]
.sym 43348 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_10_I2_SB_LUT4_O_I2[1]
.sym 43349 soc.cpu.irq_pending[9]
.sym 43350 soc.cpu.cpu_state[3]
.sym 43353 soc.cpu.cpuregs.wdata_SB_LUT4_O_5_I2_SB_LUT4_O_I2[2]
.sym 43354 soc.cpu.cpuregs.wdata_SB_LUT4_O_5_I2_SB_LUT4_O_I2[3]
.sym 43355 soc.cpu.cpuregs.wdata_SB_LUT4_O_5_I2_SB_LUT4_O_I2[0]
.sym 43356 soc.cpu.cpuregs.wdata_SB_LUT4_O_5_I2_SB_LUT4_O_I2[1]
.sym 43359 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[0]
.sym 43360 soc.cpu.latched_store_SB_LUT4_I1_O[1]
.sym 43361 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 43362 soc.cpu.cpuregs.wdata_SB_LUT4_O_30_I2_SB_LUT4_O_I2[3]
.sym 43366 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[5]
.sym 43371 soc.cpu.alu_out_q[11]
.sym 43372 soc.cpu.latched_store_SB_LUT4_I3_1_O[3]
.sym 43373 soc.cpu.latched_store_SB_LUT4_I3_1_O[1]
.sym 43374 soc.cpu.latched_stalu
.sym 43375 soc.cpu.instr_sll_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_I3_1_O[1]_$glb_ce
.sym 43376 clk$SB_IO_IN_$glb_clk
.sym 43377 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 43378 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_30_I3[2]
.sym 43379 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[6]
.sym 43380 soc.cpu.reg_pc[8]
.sym 43381 soc.cpu.reg_pc[1]
.sym 43382 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_27_I3[1]
.sym 43383 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[13]
.sym 43384 soc.cpu.reg_pc[7]
.sym 43385 soc.cpu.cpuregs.wdata_SB_LUT4_O_30_I2[2]
.sym 43389 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_O_I1[16]
.sym 43390 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 43391 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_24_I1[1]
.sym 43395 soc.cpu.cpuregs.regs.0.0.1_RDATA[2]
.sym 43396 soc.cpu.reg_out[7]
.sym 43397 soc.cpu.decoded_rs2_SB_DFFE_Q_D_SB_LUT4_I2_O[2]
.sym 43398 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_26_I2_SB_LUT4_O_I2[3]
.sym 43399 soc.cpu.latched_store_SB_LUT4_I3_1_O[1]
.sym 43400 soc.cpu.decoded_imm[9]
.sym 43401 soc.cpu.cpuregs.regs.0.0.0_RDATA[3]
.sym 43402 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_O_I1[8]
.sym 43403 soc.cpu.decoded_imm[3]
.sym 43404 UART_RX_SB_LUT4_I1_I0[3]
.sym 43405 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_O_I1[7]
.sym 43406 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[10]
.sym 43407 soc.cpu.reg_pc[3]
.sym 43408 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_O_I1[11]
.sym 43410 soc.cpu.decoded_imm[0]
.sym 43411 soc.cpu.alu_out_q[29]
.sym 43412 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_O_I1[13]
.sym 43413 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[6]
.sym 43420 soc.cpu.latched_stalu
.sym 43422 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_5_I1_SB_LUT4_O_2_I2[1]
.sym 43425 soc.cpu.alu_out_q[14]
.sym 43427 soc.cpu.latched_store_SB_LUT4_I3_1_O[3]
.sym 43428 soc.cpu.reg_out[14]
.sym 43430 soc.cpu.cpuregs.wdata_SB_LUT4_O_26_I2_SB_LUT4_O_I2[1]
.sym 43431 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_29_I3[2]
.sym 43434 soc.cpu.cpuregs.wdata_SB_LUT4_O_5_I2_SB_LUT4_O_I2[1]
.sym 43435 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[0]
.sym 43436 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[1]
.sym 43437 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_5_I1_SB_LUT4_O_2_I2[2]
.sym 43438 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_17_I3[1]
.sym 43439 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_29_I3[1]
.sym 43440 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[13]
.sym 43443 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_18_I3[1]
.sym 43445 soc.cpu.latched_store_SB_LUT4_I3_O[0]
.sym 43446 soc.cpu.latched_store_SB_LUT4_I1_O[0]
.sym 43447 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 43448 soc.cpu.cpu_state[2]
.sym 43449 soc.cpu.cpu_state[3]
.sym 43452 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_5_I1_SB_LUT4_O_2_I2[2]
.sym 43453 soc.cpu.cpu_state[3]
.sym 43454 soc.cpu.cpu_state[2]
.sym 43455 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_5_I1_SB_LUT4_O_2_I2[1]
.sym 43458 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_29_I3[2]
.sym 43459 soc.cpu.latched_store_SB_LUT4_I1_O[0]
.sym 43461 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_29_I3[1]
.sym 43465 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[13]
.sym 43470 soc.cpu.latched_store_SB_LUT4_I3_O[0]
.sym 43471 soc.cpu.alu_out_q[14]
.sym 43472 soc.cpu.latched_stalu
.sym 43473 soc.cpu.reg_out[14]
.sym 43476 soc.cpu.reg_out[14]
.sym 43477 soc.cpu.latched_stalu
.sym 43478 soc.cpu.alu_out_q[14]
.sym 43479 soc.cpu.latched_store_SB_LUT4_I3_1_O[3]
.sym 43482 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 43483 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[0]
.sym 43484 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_18_I3[1]
.sym 43485 soc.cpu.cpuregs.wdata_SB_LUT4_O_5_I2_SB_LUT4_O_I2[1]
.sym 43488 soc.cpu.cpuregs.wdata_SB_LUT4_O_26_I2_SB_LUT4_O_I2[1]
.sym 43489 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_17_I3[1]
.sym 43490 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[0]
.sym 43491 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 43496 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[1]
.sym 43498 soc.cpu.instr_sll_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_I3_1_O[1]_$glb_ce
.sym 43499 clk$SB_IO_IN_$glb_clk
.sym 43500 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 43501 soc.cpu.reg_next_pc_SB_DFFESR_Q_26_D_SB_LUT4_O_I0[0]
.sym 43502 soc.cpu.reg_next_pc_SB_DFFESR_Q_22_D_SB_LUT4_O_I0[1]
.sym 43503 soc.cpu.reg_next_pc_SB_DFFESR_Q_28_D_SB_LUT4_O_I0[1]
.sym 43504 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_23_I3[1]
.sym 43505 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_29_I3[1]
.sym 43506 soc.cpu.reg_next_pc_SB_DFFESR_Q_26_D_SB_LUT4_O_I0[1]
.sym 43507 soc.cpu.reg_next_pc_SB_DFFESR_Q_22_D_SB_LUT4_O_I0[0]
.sym 43508 soc.cpu.reg_next_pc_SB_DFFESR_Q_28_D_SB_LUT4_O_I0[0]
.sym 43511 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_18_I1_SB_LUT4_O_I2[0]
.sym 43512 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_O_I1[24]
.sym 43513 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_5_I1[1]
.sym 43514 soc.cpu.reg_pc[7]
.sym 43515 iomem_addr[31]
.sym 43516 soc.cpu.reg_pc[1]
.sym 43517 soc.cpu.decoded_imm[31]
.sym 43518 soc.cpu.cpuregs_waddr[0]
.sym 43520 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O[2]
.sym 43521 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_30_I3[1]
.sym 43523 soc.cpu.pcpi_rs1[31]
.sym 43524 soc.cpu.reg_out[14]
.sym 43525 soc.cpu.reg_pc[8]
.sym 43526 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_21_I2_SB_LUT4_O_I2[0]
.sym 43527 soc.cpu.reg_pc[4]
.sym 43528 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_O_I1[15]
.sym 43529 soc.cpu.decoded_imm[9]
.sym 43530 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O[1]
.sym 43531 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[13]
.sym 43532 soc.cpu.decoded_imm[5]
.sym 43533 soc.cpu.decoded_imm[7]
.sym 43534 soc.cpu.decoded_imm[2]
.sym 43535 soc.cpu.latched_store_SB_LUT4_I1_O[1]
.sym 43544 soc.cpu.decoded_imm[7]
.sym 43545 soc.cpu.reg_pc[1]
.sym 43548 soc.cpu.decoded_imm[5]
.sym 43549 soc.cpu.reg_pc[2]
.sym 43550 soc.cpu.decoded_imm[4]
.sym 43553 soc.cpu.reg_pc[4]
.sym 43554 soc.cpu.reg_pc[6]
.sym 43556 soc.cpu.reg_pc[7]
.sym 43558 soc.cpu.decoded_imm[2]
.sym 43560 soc.cpu.decoded_imm[6]
.sym 43563 soc.cpu.decoded_imm[3]
.sym 43564 soc.cpu.decoded_imm[1]
.sym 43567 soc.cpu.reg_pc[3]
.sym 43570 soc.cpu.decoded_imm[0]
.sym 43571 soc.cpu.reg_next_pc[0]
.sym 43572 soc.cpu.reg_pc[5]
.sym 43574 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_O_I3[1]
.sym 43576 soc.cpu.decoded_imm[0]
.sym 43577 soc.cpu.reg_next_pc[0]
.sym 43580 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 43582 soc.cpu.decoded_imm[1]
.sym 43583 soc.cpu.reg_pc[1]
.sym 43584 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_O_I3[1]
.sym 43586 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 43588 soc.cpu.reg_pc[2]
.sym 43589 soc.cpu.decoded_imm[2]
.sym 43590 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 43592 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_O_I3[4]
.sym 43594 soc.cpu.reg_pc[3]
.sym 43595 soc.cpu.decoded_imm[3]
.sym 43596 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 43598 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_O_I3[5]
.sym 43600 soc.cpu.decoded_imm[4]
.sym 43601 soc.cpu.reg_pc[4]
.sym 43602 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_O_I3[4]
.sym 43604 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_O_I3[6]
.sym 43606 soc.cpu.decoded_imm[5]
.sym 43607 soc.cpu.reg_pc[5]
.sym 43608 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_O_I3[5]
.sym 43610 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_O_I3[7]
.sym 43612 soc.cpu.reg_pc[6]
.sym 43613 soc.cpu.decoded_imm[6]
.sym 43614 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_O_I3[6]
.sym 43616 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_O_I3[8]
.sym 43618 soc.cpu.decoded_imm[7]
.sym 43619 soc.cpu.reg_pc[7]
.sym 43620 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_O_I3[7]
.sym 43625 soc.cpu.compressed_instr_SB_LUT4_I1_O[1]
.sym 43626 soc.cpu.compressed_instr_SB_LUT4_I1_O[2]
.sym 43627 soc.cpu.compressed_instr_SB_LUT4_I1_O[3]
.sym 43628 soc.cpu.compressed_instr_SB_LUT4_I1_O[4]
.sym 43629 soc.cpu.compressed_instr_SB_LUT4_I1_O[5]
.sym 43630 soc.cpu.compressed_instr_SB_LUT4_I1_O[6]
.sym 43631 soc.cpu.compressed_instr_SB_LUT4_I1_O[7]
.sym 43635 soc.cpu.latched_store_SB_LUT4_I3_1_O[3]
.sym 43637 soc.cpu.decoded_rs1_SB_DFFE_Q_D_SB_LUT4_I2_O[3]
.sym 43638 soc.cpu.pcpi_rs1[30]
.sym 43642 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[1]
.sym 43644 soc.cpu.cpu_state[4]
.sym 43646 soc.cpu.decoded_imm[4]
.sym 43647 soc.cpu.cpuregs_rs1[9]
.sym 43648 flash_io0_oe_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_LUT4_O_I2[0]
.sym 43649 soc.cpu.decoded_imm[23]
.sym 43650 soc.cpu.reg_next_pc_SB_DFFESR_Q_9_D_SB_LUT4_O_I0_SB_LUT4_O_I1[7]
.sym 43651 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_O_1_I2[0]
.sym 43652 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[1]
.sym 43653 soc.cpu.irq_delay_SB_LUT4_I2_O[1]
.sym 43654 soc.cpu.compressed_instr
.sym 43655 soc.cpu.decoded_imm[21]
.sym 43656 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O[2]
.sym 43657 soc.cpu.instr_maskirq
.sym 43658 soc.cpu.reg_pc[5]
.sym 43659 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_17_I3[1]
.sym 43660 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_O_I3[8]
.sym 43666 soc.cpu.decoded_imm[15]
.sym 43667 soc.cpu.reg_pc[9]
.sym 43670 soc.cpu.decoded_imm[8]
.sym 43681 soc.cpu.reg_pc[14]
.sym 43682 soc.cpu.decoded_imm[14]
.sym 43685 soc.cpu.reg_pc[8]
.sym 43687 soc.cpu.reg_pc[10]
.sym 43688 soc.cpu.decoded_imm[11]
.sym 43689 soc.cpu.decoded_imm[9]
.sym 43690 soc.cpu.reg_pc[12]
.sym 43691 soc.cpu.decoded_imm[10]
.sym 43692 soc.cpu.reg_pc[11]
.sym 43693 soc.cpu.reg_pc[13]
.sym 43694 soc.cpu.decoded_imm[13]
.sym 43695 soc.cpu.decoded_imm[12]
.sym 43696 soc.cpu.reg_pc[15]
.sym 43697 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_O_I3[9]
.sym 43699 soc.cpu.decoded_imm[8]
.sym 43700 soc.cpu.reg_pc[8]
.sym 43701 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_O_I3[8]
.sym 43703 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_O_I3[10]
.sym 43705 soc.cpu.reg_pc[9]
.sym 43706 soc.cpu.decoded_imm[9]
.sym 43707 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_O_I3[9]
.sym 43709 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_O_I3[11]
.sym 43711 soc.cpu.decoded_imm[10]
.sym 43712 soc.cpu.reg_pc[10]
.sym 43713 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_O_I3[10]
.sym 43715 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_O_I3[12]
.sym 43717 soc.cpu.reg_pc[11]
.sym 43718 soc.cpu.decoded_imm[11]
.sym 43719 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_O_I3[11]
.sym 43721 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_O_I3[13]
.sym 43723 soc.cpu.decoded_imm[12]
.sym 43724 soc.cpu.reg_pc[12]
.sym 43725 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_O_I3[12]
.sym 43727 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_O_I3[14]
.sym 43729 soc.cpu.decoded_imm[13]
.sym 43730 soc.cpu.reg_pc[13]
.sym 43731 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_O_I3[13]
.sym 43733 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_O_I3[15]
.sym 43735 soc.cpu.decoded_imm[14]
.sym 43736 soc.cpu.reg_pc[14]
.sym 43737 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_O_I3[14]
.sym 43739 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_O_I3[16]
.sym 43741 soc.cpu.reg_pc[15]
.sym 43742 soc.cpu.decoded_imm[15]
.sym 43743 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_O_I3[15]
.sym 43747 soc.cpu.compressed_instr_SB_LUT4_I1_O[8]
.sym 43748 soc.cpu.compressed_instr_SB_LUT4_I1_O[9]
.sym 43749 soc.cpu.compressed_instr_SB_LUT4_I1_O[10]
.sym 43750 soc.cpu.compressed_instr_SB_LUT4_I1_O[11]
.sym 43751 soc.cpu.compressed_instr_SB_LUT4_I1_O[12]
.sym 43752 soc.cpu.compressed_instr_SB_LUT4_I1_O[13]
.sym 43753 soc.cpu.compressed_instr_SB_LUT4_I1_O[14]
.sym 43754 soc.cpu.compressed_instr_SB_LUT4_I1_O[15]
.sym 43757 soc.cpu.instr_retirq_SB_LUT4_I2_O[0]
.sym 43759 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_9_I2_SB_LUT4_O_I2[0]
.sym 43760 soc.cpu.reg_out[10]
.sym 43761 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_6_I2[1]
.sym 43762 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I0_O[3]
.sym 43763 soc.cpu.decoded_rs2_SB_DFFE_Q_D_SB_LUT4_I2_O[1]
.sym 43764 soc.cpu.cpuregs_waddr[4]
.sym 43766 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_16_I3[1]
.sym 43767 soc.cpu.reg_out[12]
.sym 43768 soc.cpu.cpuregs_waddr[0]
.sym 43769 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_18_I3[1]
.sym 43770 soc.cpu.decoded_imm[15]
.sym 43771 soc.cpu.latched_store_SB_LUT4_I3_O[0]
.sym 43772 soc.cpu.latched_store_SB_LUT4_I1_O[0]
.sym 43773 soc.cpu.alu_out_q[18]
.sym 43774 soc.cpu.decoded_imm[11]
.sym 43775 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[16]
.sym 43777 soc.cpu.reg_pc[22]
.sym 43778 soc.cpu.compressed_instr_SB_LUT4_I1_O[15]
.sym 43779 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[0]
.sym 43780 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[18]
.sym 43781 soc.cpu.instr_sll_SB_LUT4_I1_O_SB_LUT4_I0_O[1]
.sym 43782 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[15]
.sym 43783 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_O_I3[16]
.sym 43788 soc.cpu.decoded_imm[19]
.sym 43793 soc.cpu.decoded_imm[16]
.sym 43799 soc.cpu.reg_pc[16]
.sym 43801 soc.cpu.decoded_imm[17]
.sym 43803 soc.cpu.reg_pc[22]
.sym 43804 soc.cpu.decoded_imm[20]
.sym 43807 soc.cpu.reg_pc[21]
.sym 43809 soc.cpu.decoded_imm[23]
.sym 43811 soc.cpu.decoded_imm[18]
.sym 43812 soc.cpu.reg_pc[19]
.sym 43814 soc.cpu.reg_pc[20]
.sym 43815 soc.cpu.decoded_imm[21]
.sym 43816 soc.cpu.reg_pc[17]
.sym 43817 soc.cpu.reg_pc[23]
.sym 43818 soc.cpu.decoded_imm[22]
.sym 43819 soc.cpu.reg_pc[18]
.sym 43820 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_O_I3[17]
.sym 43822 soc.cpu.decoded_imm[16]
.sym 43823 soc.cpu.reg_pc[16]
.sym 43824 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_O_I3[16]
.sym 43826 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_O_I3[18]
.sym 43828 soc.cpu.decoded_imm[17]
.sym 43829 soc.cpu.reg_pc[17]
.sym 43830 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_O_I3[17]
.sym 43832 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_O_I3[19]
.sym 43834 soc.cpu.decoded_imm[18]
.sym 43835 soc.cpu.reg_pc[18]
.sym 43836 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_O_I3[18]
.sym 43838 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_O_I3[20]
.sym 43840 soc.cpu.decoded_imm[19]
.sym 43841 soc.cpu.reg_pc[19]
.sym 43842 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_O_I3[19]
.sym 43844 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_O_I3[21]
.sym 43846 soc.cpu.reg_pc[20]
.sym 43847 soc.cpu.decoded_imm[20]
.sym 43848 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_O_I3[20]
.sym 43850 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_O_I3[22]
.sym 43852 soc.cpu.decoded_imm[21]
.sym 43853 soc.cpu.reg_pc[21]
.sym 43854 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_O_I3[21]
.sym 43856 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_O_I3[23]
.sym 43858 soc.cpu.decoded_imm[22]
.sym 43859 soc.cpu.reg_pc[22]
.sym 43860 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_O_I3[22]
.sym 43862 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_O_I3[24]
.sym 43864 soc.cpu.reg_pc[23]
.sym 43865 soc.cpu.decoded_imm[23]
.sym 43866 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_O_I3[23]
.sym 43870 soc.cpu.compressed_instr_SB_LUT4_I1_O[16]
.sym 43871 soc.cpu.compressed_instr_SB_LUT4_I1_O[17]
.sym 43872 soc.cpu.compressed_instr_SB_LUT4_I1_O[18]
.sym 43873 soc.cpu.compressed_instr_SB_LUT4_I1_O[19]
.sym 43874 soc.cpu.compressed_instr_SB_LUT4_I1_O[20]
.sym 43875 soc.cpu.compressed_instr_SB_LUT4_I1_O[21]
.sym 43876 soc.cpu.compressed_instr_SB_LUT4_I1_O[22]
.sym 43877 soc.cpu.compressed_instr_SB_LUT4_I1_O[23]
.sym 43882 soc.cpu.instr_timer_SB_DFFE_Q_D_SB_LUT4_O_I1[0]
.sym 43883 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O[1]
.sym 43884 soc.cpu.instr_retirq
.sym 43885 soc.cpu.reg_pc[16]
.sym 43886 soc.cpu.pcpi_rs1[18]
.sym 43887 soc.cpu.cpuregs.regs.0.0.1_RDATA[2]
.sym 43888 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[8]
.sym 43889 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O[1]
.sym 43890 soc.cpu.cpuregs.regs.0.0.0_RDATA[3]
.sym 43891 soc.cpu.cpu_state[2]
.sym 43892 soc.cpu.mem_do_prefetch_SB_LUT4_I3_1_O[1]
.sym 43893 soc.cpu.compressed_instr_SB_LUT4_I1_O[10]
.sym 43894 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[10]
.sym 43895 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[12]
.sym 43896 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[26]
.sym 43897 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1[0]
.sym 43898 soc.cpu.compressed_instr_SB_LUT4_I1_O[24]
.sym 43899 soc.cpu.alu_out_q[29]
.sym 43900 soc.cpu.compressed_instr_SB_LUT4_I1_O[13]
.sym 43901 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[24]
.sym 43902 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[17]
.sym 43903 soc.cpu.reg_pc[28]
.sym 43904 soc.cpu.decoded_imm[24]
.sym 43905 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_11_I1_SB_LUT4_O_1_I2[1]
.sym 43906 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_O_I3[24]
.sym 43911 soc.cpu.decoded_imm[24]
.sym 43912 soc.cpu.reg_pc[24]
.sym 43914 soc.cpu.reg_pc[31]
.sym 43915 soc.cpu.decoded_imm[26]
.sym 43916 soc.cpu.reg_pc[25]
.sym 43917 soc.cpu.decoded_imm[31]
.sym 43919 soc.cpu.reg_pc[30]
.sym 43920 soc.cpu.decoded_imm[30]
.sym 43922 soc.cpu.reg_pc[27]
.sym 43923 soc.cpu.reg_pc[26]
.sym 43924 soc.cpu.decoded_imm[25]
.sym 43925 soc.cpu.decoded_imm[28]
.sym 43927 soc.cpu.reg_pc[28]
.sym 43928 soc.cpu.reg_pc[29]
.sym 43935 soc.cpu.decoded_imm[27]
.sym 43936 soc.cpu.decoded_imm[29]
.sym 43943 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_O_I3[25]
.sym 43945 soc.cpu.reg_pc[24]
.sym 43946 soc.cpu.decoded_imm[24]
.sym 43947 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_O_I3[24]
.sym 43949 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_O_I3[26]
.sym 43951 soc.cpu.decoded_imm[25]
.sym 43952 soc.cpu.reg_pc[25]
.sym 43953 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_O_I3[25]
.sym 43955 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_O_I3[27]
.sym 43957 soc.cpu.reg_pc[26]
.sym 43958 soc.cpu.decoded_imm[26]
.sym 43959 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_O_I3[26]
.sym 43961 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_O_I3[28]
.sym 43963 soc.cpu.reg_pc[27]
.sym 43964 soc.cpu.decoded_imm[27]
.sym 43965 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_O_I3[27]
.sym 43967 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_O_I3[29]
.sym 43969 soc.cpu.decoded_imm[28]
.sym 43970 soc.cpu.reg_pc[28]
.sym 43971 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_O_I3[28]
.sym 43973 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_O_I3[30]
.sym 43975 soc.cpu.decoded_imm[29]
.sym 43976 soc.cpu.reg_pc[29]
.sym 43977 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_O_I3[29]
.sym 43979 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_O_I3[31]
.sym 43981 soc.cpu.reg_pc[30]
.sym 43982 soc.cpu.decoded_imm[30]
.sym 43983 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_O_I3[30]
.sym 43986 soc.cpu.reg_pc[31]
.sym 43987 soc.cpu.decoded_imm[31]
.sym 43989 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_O_I3[31]
.sym 43993 soc.cpu.compressed_instr_SB_LUT4_I1_O[24]
.sym 43994 soc.cpu.compressed_instr_SB_LUT4_I1_O[25]
.sym 43995 soc.cpu.compressed_instr_SB_LUT4_I1_O[26]
.sym 43996 soc.cpu.compressed_instr_SB_LUT4_I1_O[27]
.sym 43997 soc.cpu.compressed_instr_SB_LUT4_I1_O[28]
.sym 43998 soc.cpu.compressed_instr_SB_LUT4_I1_O[29]
.sym 43999 soc.cpu.compressed_instr_SB_LUT4_I1_O[30]
.sym 44000 soc.cpu.decoded_imm[10]
.sym 44003 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[29]
.sym 44005 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_10_I2_SB_LUT4_O_I2[1]
.sym 44006 soc.cpu.decoded_imm[12]
.sym 44007 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[22]
.sym 44008 soc.cpu.compressed_instr_SB_LUT4_I1_O[19]
.sym 44009 soc.cpu.instr_waitirq_SB_LUT4_I2_O[3]
.sym 44010 soc.cpu.reg_pc[27]
.sym 44011 soc.cpu.reg_pc[26]
.sym 44012 soc.cpu.decoded_imm[25]
.sym 44013 soc.cpu.decoded_imm[31]
.sym 44014 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[5]
.sym 44015 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O[2]
.sym 44016 soc.cpu.compressed_instr_SB_LUT4_I1_O[18]
.sym 44017 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_10_I2_SB_LUT4_O_I2[1]
.sym 44018 soc.cpu.alu_out_q[27]
.sym 44019 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[23]
.sym 44020 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_2_I2[0]
.sym 44021 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_16_I3[1]
.sym 44022 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_O_I1[28]
.sym 44023 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[13]
.sym 44024 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_8_I2_SB_LUT4_O_I2[0]
.sym 44025 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[25]
.sym 44026 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[21]
.sym 44027 soc.cpu.latched_store_SB_LUT4_I1_O[1]
.sym 44028 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_7_I1_SB_LUT4_O_1_I2[0]
.sym 44036 soc.cpu.reg_next_pc_SB_DFFESR_Q_9_D_SB_LUT4_O_I0_SB_LUT4_O_I1[13]
.sym 44038 soc.cpu.reg_next_pc_SB_DFFESR_Q_16_D_SB_LUT4_O_I0[1]
.sym 44040 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_O_I1[30]
.sym 44041 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[13]
.sym 44045 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[1]
.sym 44047 soc.cpu.cpu_state[4]
.sym 44048 soc.cpu.reg_next_pc_SB_DFFESR_Q_16_D_SB_LUT4_O_I0[0]
.sym 44049 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[13]
.sym 44051 soc.cpu.instr_waitirq_SB_LUT4_I2_O[3]
.sym 44053 soc.cpu.pcpi_rs1[30]
.sym 44057 soc.cpu.cpu_state[3]
.sym 44059 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[30]
.sym 44060 soc.cpu.compressed_instr_SB_LUT4_I1_O[13]
.sym 44061 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[24]
.sym 44062 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[16]
.sym 44063 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O[1]
.sym 44064 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[29]
.sym 44065 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O[2]
.sym 44070 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[29]
.sym 44073 soc.cpu.cpu_state[3]
.sym 44074 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_O_I1[30]
.sym 44075 soc.cpu.pcpi_rs1[30]
.sym 44076 soc.cpu.cpu_state[4]
.sym 44082 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[16]
.sym 44086 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[30]
.sym 44091 soc.cpu.reg_next_pc_SB_DFFESR_Q_9_D_SB_LUT4_O_I0_SB_LUT4_O_I1[13]
.sym 44092 soc.cpu.instr_waitirq_SB_LUT4_I2_O[3]
.sym 44093 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[1]
.sym 44094 soc.cpu.compressed_instr_SB_LUT4_I1_O[13]
.sym 44100 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[24]
.sym 44103 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[13]
.sym 44104 soc.cpu.instr_waitirq_SB_LUT4_I2_O[3]
.sym 44105 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O[1]
.sym 44106 soc.cpu.compressed_instr_SB_LUT4_I1_O[13]
.sym 44109 soc.cpu.reg_next_pc_SB_DFFESR_Q_16_D_SB_LUT4_O_I0[0]
.sym 44110 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O[2]
.sym 44111 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[13]
.sym 44112 soc.cpu.reg_next_pc_SB_DFFESR_Q_16_D_SB_LUT4_O_I0[1]
.sym 44113 soc.cpu.instr_sll_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_I3_1_O[1]_$glb_ce
.sym 44114 clk$SB_IO_IN_$glb_clk
.sym 44115 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 44116 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_16_I3[1]
.sym 44117 soc.cpu.reg_next_pc_SB_DFFESR_Q_15_D_SB_LUT4_O_I3[2]
.sym 44118 soc.cpu.reg_next_pc_SB_DFFESR_Q_15_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 44119 soc.cpu.latched_store_SB_LUT4_I1_O[1]
.sym 44120 soc.cpu.reg_pc[28]
.sym 44121 soc.cpu.reg_next_pc_SB_DFFESR_Q_19_D_SB_LUT4_O_I0[1]
.sym 44122 soc.cpu.reg_next_pc_SB_DFFESR_Q_17_D_SB_LUT4_O_I3[2]
.sym 44123 soc.cpu.reg_next_pc_SB_DFFESR_Q_17_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 44128 soc.cpu.cpu_state[4]
.sym 44129 soc.cpu.decoded_imm[22]
.sym 44131 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_21_I3[1]
.sym 44132 soc.cpu.reg_next_pc_SB_DFFESR_Q_9_D_SB_LUT4_O_I0_SB_LUT4_O_I1[13]
.sym 44133 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[9]
.sym 44134 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[12]
.sym 44135 soc.cpu.cpu_state[4]
.sym 44136 soc.cpu.latched_is_lb
.sym 44137 soc.cpu.decoded_imm[20]
.sym 44138 soc.cpu.decoded_imm[13]
.sym 44139 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_3_I2[3]
.sym 44140 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[17]
.sym 44141 soc.cpu.reg_pc[17]
.sym 44142 soc.cpu.decoded_imm[21]
.sym 44143 soc.cpu.reg_pc[31]
.sym 44144 soc.cpu.reg_out[25]
.sym 44145 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[30]
.sym 44146 soc.cpu.compressed_instr_SB_LUT4_I1_O[29]
.sym 44147 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[29]
.sym 44148 soc.cpu.decoded_imm[17]
.sym 44149 soc.cpu.instr_maskirq
.sym 44150 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_O_1_I2[0]
.sym 44151 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_17_I3[1]
.sym 44157 soc.cpu.alu_out_SB_LUT4_O_29_I1[1]
.sym 44159 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_11_I1_SB_LUT4_O_1_I2[2]
.sym 44160 soc.cpu.irq_pending[25]
.sym 44162 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_18_I1_SB_LUT4_O_I2[2]
.sym 44163 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_11_I1[0]
.sym 44164 soc.cpu.do_waitirq_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_2_I3[0]
.sym 44165 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_18_I1_SB_LUT4_O_I2[3]
.sym 44166 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[10]
.sym 44167 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_O_I1[25]
.sym 44169 soc.cpu.cpu_state[2]
.sym 44171 soc.cpu.compressed_instr_SB_LUT4_I1_O[10]
.sym 44172 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_11_I1[1]
.sym 44173 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_10_I2_SB_LUT4_O_I2[1]
.sym 44174 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_14_I1_SB_LUT4_O_I2[2]
.sym 44175 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_11_I1_SB_LUT4_O_1_I2[1]
.sym 44176 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_O_I1[16]
.sym 44178 soc.cpu.cpu_state[4]
.sym 44179 soc.cpu.cpu_state[3]
.sym 44180 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_O_I1[22]
.sym 44181 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_11_I1[2]
.sym 44183 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_14_I1_SB_LUT4_O_I2[3]
.sym 44184 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O[1]
.sym 44185 soc.cpu.instr_waitirq_SB_LUT4_I2_O[3]
.sym 44186 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_18_I1_SB_LUT4_O_I2[0]
.sym 44188 soc.cpu.irq_pending[22]
.sym 44190 soc.cpu.cpu_state[3]
.sym 44191 soc.cpu.irq_pending[25]
.sym 44192 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_10_I2_SB_LUT4_O_I2[1]
.sym 44193 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_O_I1[25]
.sym 44196 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_14_I1_SB_LUT4_O_I2[2]
.sym 44197 soc.cpu.irq_pending[22]
.sym 44198 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_14_I1_SB_LUT4_O_I2[3]
.sym 44199 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_10_I2_SB_LUT4_O_I2[1]
.sym 44202 soc.cpu.cpu_state[3]
.sym 44203 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_O_I1[22]
.sym 44204 soc.cpu.alu_out_SB_LUT4_O_29_I1[1]
.sym 44205 soc.cpu.cpu_state[4]
.sym 44208 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_O_I1[16]
.sym 44209 soc.cpu.cpu_state[3]
.sym 44210 soc.cpu.do_waitirq_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_2_I3[0]
.sym 44211 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_10_I2_SB_LUT4_O_I2[1]
.sym 44214 soc.cpu.cpu_state[3]
.sym 44215 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_18_I1_SB_LUT4_O_I2[3]
.sym 44216 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_18_I1_SB_LUT4_O_I2[0]
.sym 44217 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_18_I1_SB_LUT4_O_I2[2]
.sym 44220 soc.cpu.compressed_instr_SB_LUT4_I1_O[10]
.sym 44221 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O[1]
.sym 44222 soc.cpu.instr_waitirq_SB_LUT4_I2_O[3]
.sym 44223 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[10]
.sym 44226 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_11_I1[0]
.sym 44228 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_11_I1[1]
.sym 44229 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_11_I1[2]
.sym 44232 soc.cpu.cpu_state[2]
.sym 44233 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_11_I1_SB_LUT4_O_1_I2[1]
.sym 44234 soc.cpu.cpu_state[4]
.sym 44235 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_11_I1_SB_LUT4_O_1_I2[2]
.sym 44237 clk$SB_IO_IN_$glb_clk
.sym 44238 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 44239 soc.cpu.reg_out[27]
.sym 44240 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_7_I1_SB_LUT4_O_1_I2[3]
.sym 44241 soc.cpu.reg_out[30]
.sym 44242 soc.cpu.cpuregs.wdata_SB_LUT4_O_11_I2[2]
.sym 44243 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[21]
.sym 44244 soc.cpu.reg_out[18]
.sym 44245 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_9_I3[2]
.sym 44246 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_7_I1[2]
.sym 44247 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_18_I1[2]
.sym 44251 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I0_O[3]
.sym 44253 soc.cpu.instr_sh_SB_LUT4_I1_O[1]
.sym 44254 soc.cpu.irq_pending[25]
.sym 44255 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_14_I1[2]
.sym 44256 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_15_I3[1]
.sym 44258 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_16_I3[1]
.sym 44259 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[15]
.sym 44260 soc.cpu.decoded_imm[27]
.sym 44262 soc.cpu.decoded_imm[18]
.sym 44263 soc.cpu.reg_out[22]
.sym 44264 soc.cpu.latched_store_SB_LUT4_I1_O[0]
.sym 44265 soc.cpu.latched_store_SB_LUT4_I3_1_O[3]
.sym 44266 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[15]
.sym 44267 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[0]
.sym 44268 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[28]
.sym 44269 soc.cpu.reg_pc[22]
.sym 44270 soc.cpu.latched_store_SB_LUT4_I3_O[0]
.sym 44271 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[16]
.sym 44272 soc.cpu.reg_out[27]
.sym 44273 soc.cpu.alu_out_q[18]
.sym 44274 soc.cpu.cpu_state[3]
.sym 44280 soc.cpu.irq_pending[28]
.sym 44281 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I2_SB_LUT4_O_I2[3]
.sym 44283 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_9_I2_SB_LUT4_O_I2[3]
.sym 44285 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_10_I2_SB_LUT4_O_I2[1]
.sym 44288 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_8_I2_SB_LUT4_O_I2[2]
.sym 44289 soc.cpu.cpu_state[2]
.sym 44290 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I0[3]
.sym 44291 soc.cpu.cpu_state[3]
.sym 44292 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_O_I1[28]
.sym 44293 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I0[1]
.sym 44294 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_8_I2_SB_LUT4_O_I2[0]
.sym 44296 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_9_I2_SB_LUT4_O_I2[0]
.sym 44298 soc.cpu.cpu_state[4]
.sym 44299 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_O_I1[24]
.sym 44300 soc.cpu.do_waitirq_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I2[0]
.sym 44301 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I0[0]
.sym 44304 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I2_SB_LUT4_O_I2[2]
.sym 44305 soc.cpu.irq_pending[29]
.sym 44306 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[26]
.sym 44308 soc.cpu.pcpi_rs1[29]
.sym 44309 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_8_I2_SB_LUT4_O_I2[3]
.sym 44310 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_9_I2_SB_LUT4_O_I2[2]
.sym 44311 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I2_SB_LUT4_O_I2[0]
.sym 44313 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_9_I2_SB_LUT4_O_I2[0]
.sym 44314 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_9_I2_SB_LUT4_O_I2[2]
.sym 44315 soc.cpu.cpu_state[4]
.sym 44316 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_9_I2_SB_LUT4_O_I2[3]
.sym 44319 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_10_I2_SB_LUT4_O_I2[1]
.sym 44320 soc.cpu.do_waitirq_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I2[0]
.sym 44321 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_O_I1[24]
.sym 44322 soc.cpu.cpu_state[3]
.sym 44325 soc.cpu.cpu_state[3]
.sym 44326 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_8_I2_SB_LUT4_O_I2[0]
.sym 44327 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_8_I2_SB_LUT4_O_I2[3]
.sym 44328 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_8_I2_SB_LUT4_O_I2[2]
.sym 44331 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_10_I2_SB_LUT4_O_I2[1]
.sym 44332 soc.cpu.irq_pending[28]
.sym 44333 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_O_I1[28]
.sym 44334 soc.cpu.cpu_state[3]
.sym 44337 soc.cpu.cpu_state[4]
.sym 44338 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I2_SB_LUT4_O_I2[3]
.sym 44339 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I2_SB_LUT4_O_I2[0]
.sym 44340 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I2_SB_LUT4_O_I2[2]
.sym 44343 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_10_I2_SB_LUT4_O_I2[1]
.sym 44344 soc.cpu.cpu_state[4]
.sym 44345 soc.cpu.pcpi_rs1[29]
.sym 44346 soc.cpu.irq_pending[29]
.sym 44349 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I0[1]
.sym 44350 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I0[3]
.sym 44351 soc.cpu.cpu_state[2]
.sym 44352 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I0[0]
.sym 44357 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[26]
.sym 44359 soc.cpu.instr_sll_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_I3_1_O[1]_$glb_ce
.sym 44360 clk$SB_IO_IN_$glb_clk
.sym 44361 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 44362 soc.cpu.reg_pc[29]
.sym 44363 soc.cpu.reg_pc[22]
.sym 44364 soc.cpu.reg_next_pc_SB_DFFESR_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 44365 soc.cpu.next_pc[18]
.sym 44366 soc.cpu.reg_next_pc_SB_DFFESR_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 44367 soc.cpu.reg_next_pc_SB_DFFESR_Q_7_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 44368 soc.cpu.reg_next_pc_SB_DFFESR_Q_1_D_SB_LUT4_O_I1[0]
.sym 44369 soc.cpu.reg_next_pc_SB_DFFESR_Q_4_D_SB_LUT4_O_I1[0]
.sym 44374 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_2_I2[2]
.sym 44375 soc.cpu.instr_retirq
.sym 44376 soc.cpu.latched_store_SB_LUT4_I1_O[0]
.sym 44377 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[26]
.sym 44378 soc.cpu.pcpi_rs1[31]
.sym 44379 soc.cpu.instr_lh_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 44380 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_8_I2[1]
.sym 44381 soc.cpu.decoded_rs2_SB_DFFE_Q_D_SB_LUT4_I2_O[2]
.sym 44382 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 44383 soc.cpu.reg_out[20]
.sym 44384 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I2[1]
.sym 44385 soc.cpu.reg_out[24]
.sym 44386 soc.cpu.reg_out[30]
.sym 44387 soc.cpu.alu_out_q[29]
.sym 44388 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[23]
.sym 44389 soc.cpu.irq_pending[18]
.sym 44390 soc.cpu.cpu_state[4]
.sym 44391 soc.cpu.alu_out_q[17]
.sym 44392 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[26]
.sym 44393 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[24]
.sym 44394 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[17]
.sym 44395 soc.cpu.compressed_instr_SB_LUT4_I1_O[24]
.sym 44396 soc.cpu.reg_out[31]
.sym 44397 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_7_I1_SB_LUT4_O_1_I2[2]
.sym 44403 soc.cpu.latched_store_SB_LUT4_I3_1_O[3]
.sym 44405 soc.cpu.reg_out[16]
.sym 44407 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_15_I3[2]
.sym 44408 soc.cpu.latched_stalu
.sym 44409 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_13_I3[2]
.sym 44410 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_7_I1[2]
.sym 44413 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_13_I3[1]
.sym 44416 soc.cpu.reg_out[18]
.sym 44420 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_15_I3[1]
.sym 44422 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_7_I1[0]
.sym 44424 soc.cpu.latched_store_SB_LUT4_I1_O[0]
.sym 44427 soc.cpu.alu_out_q[16]
.sym 44430 soc.cpu.latched_store_SB_LUT4_I3_O[0]
.sym 44433 soc.cpu.alu_out_q[18]
.sym 44434 soc.cpu.cpu_state[2]
.sym 44436 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_13_I3[2]
.sym 44437 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_13_I3[1]
.sym 44439 soc.cpu.latched_store_SB_LUT4_I1_O[0]
.sym 44442 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_7_I1[0]
.sym 44444 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_7_I1[2]
.sym 44445 soc.cpu.cpu_state[2]
.sym 44448 soc.cpu.latched_store_SB_LUT4_I3_O[0]
.sym 44449 soc.cpu.alu_out_q[18]
.sym 44450 soc.cpu.reg_out[18]
.sym 44451 soc.cpu.latched_stalu
.sym 44454 soc.cpu.latched_stalu
.sym 44455 soc.cpu.reg_out[16]
.sym 44456 soc.cpu.alu_out_q[16]
.sym 44457 soc.cpu.latched_store_SB_LUT4_I3_O[0]
.sym 44460 soc.cpu.reg_out[16]
.sym 44461 soc.cpu.latched_stalu
.sym 44462 soc.cpu.latched_store_SB_LUT4_I3_1_O[3]
.sym 44463 soc.cpu.alu_out_q[16]
.sym 44472 soc.cpu.reg_out[18]
.sym 44473 soc.cpu.alu_out_q[18]
.sym 44474 soc.cpu.latched_store_SB_LUT4_I3_1_O[3]
.sym 44475 soc.cpu.latched_stalu
.sym 44478 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_15_I3[1]
.sym 44479 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_15_I3[2]
.sym 44480 soc.cpu.latched_store_SB_LUT4_I1_O[0]
.sym 44483 clk$SB_IO_IN_$glb_clk
.sym 44484 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 44485 soc.cpu.cpuregs.wdata_SB_LUT4_O_5_I2[2]
.sym 44486 soc.cpu.next_pc[27]
.sym 44487 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[28]
.sym 44488 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_1_I3[1]
.sym 44489 soc.cpu.reg_next_pc_SB_DFFESR_Q_7_D_SB_LUT4_O_I3[2]
.sym 44490 soc.cpu.next_pc[30]
.sym 44491 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_2_I3[2]
.sym 44492 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_4_I3[1]
.sym 44494 soc.cpu.instr_lh_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 44495 soc.cpu.cpuregs.wdata_SB_LUT4_O_5_I2_SB_LUT4_O_I2[0]
.sym 44497 soc.cpu.cpuregs_waddr[3]
.sym 44498 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O[2]
.sym 44499 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[1]
.sym 44500 soc.cpu.next_pc[18]
.sym 44501 soc.cpu.reg_out[16]
.sym 44502 soc.cpu.decoded_rs2_SB_DFFE_Q_D_SB_LUT4_I2_O[1]
.sym 44503 UART_RX_SB_LUT4_I1_I0[3]
.sym 44504 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 44505 soc.cpu.cpuregs_waddr[0]
.sym 44506 soc.cpu.reg_pc[22]
.sym 44507 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_9_I3[1]
.sym 44508 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[1]
.sym 44509 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[25]
.sym 44510 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[23]
.sym 44511 soc.cpu.alu_out_q[27]
.sym 44513 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[30]
.sym 44514 soc.cpu.cpu_state[3]
.sym 44515 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[29]
.sym 44516 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_4_I3[1]
.sym 44517 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_2_I3[1]
.sym 44518 soc.cpu.instr_waitirq_SB_LUT4_I2_O[3]
.sym 44520 soc.cpu.instr_rdinstr
.sym 44526 soc.cpu.latched_store_SB_LUT4_I3_O[0]
.sym 44528 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_2_I3[1]
.sym 44529 soc.cpu.cpuregs.wdata_SB_LUT4_O_5_I2_SB_LUT4_O_I2[0]
.sym 44531 soc.cpu.reg_out[17]
.sym 44534 soc.cpu.latched_store_SB_LUT4_I1_O[0]
.sym 44536 soc.cpu.irq_pending[29]
.sym 44537 soc.cpu.latched_store_SB_LUT4_I3_1_O[3]
.sym 44538 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_14_I3[1]
.sym 44539 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[0]
.sym 44540 soc.cpu.alu_out_q[30]
.sym 44543 soc.cpu.irq_mask[29]
.sym 44544 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_14_I3[2]
.sym 44546 soc.cpu.reg_out[30]
.sym 44550 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 44551 soc.cpu.alu_out_q[17]
.sym 44552 soc.cpu.latched_stalu
.sym 44553 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_1_I3[1]
.sym 44556 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_1_I3[2]
.sym 44559 soc.cpu.latched_store_SB_LUT4_I3_O[0]
.sym 44560 soc.cpu.reg_out[17]
.sym 44561 soc.cpu.alu_out_q[17]
.sym 44562 soc.cpu.latched_stalu
.sym 44565 soc.cpu.cpuregs.wdata_SB_LUT4_O_5_I2_SB_LUT4_O_I2[0]
.sym 44566 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[0]
.sym 44567 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 44568 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_2_I3[1]
.sym 44571 soc.cpu.latched_store_SB_LUT4_I3_1_O[3]
.sym 44572 soc.cpu.reg_out[17]
.sym 44573 soc.cpu.alu_out_q[17]
.sym 44574 soc.cpu.latched_stalu
.sym 44577 soc.cpu.irq_mask[29]
.sym 44579 soc.cpu.irq_pending[29]
.sym 44583 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_14_I3[2]
.sym 44584 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_14_I3[1]
.sym 44586 soc.cpu.latched_store_SB_LUT4_I1_O[0]
.sym 44589 soc.cpu.alu_out_q[30]
.sym 44590 soc.cpu.latched_store_SB_LUT4_I3_O[0]
.sym 44591 soc.cpu.latched_stalu
.sym 44592 soc.cpu.reg_out[30]
.sym 44595 soc.cpu.reg_out[30]
.sym 44596 soc.cpu.alu_out_q[30]
.sym 44597 soc.cpu.latched_store_SB_LUT4_I3_1_O[3]
.sym 44598 soc.cpu.latched_stalu
.sym 44601 soc.cpu.latched_store_SB_LUT4_I1_O[0]
.sym 44603 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_1_I3[2]
.sym 44604 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_1_I3[1]
.sym 44608 soc.cpu.reg_next_pc_SB_DFFESR_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 44609 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[27]
.sym 44610 soc.cpu.cpuregs.wdata_SB_LUT4_O_6_I2[2]
.sym 44611 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[24]
.sym 44612 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_7_I3[1]
.sym 44613 soc.cpu.reg_next_pc_SB_DFFESR_Q_3_D_SB_LUT4_O_I1[0]
.sym 44614 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_3_I3[2]
.sym 44615 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_3_I3[1]
.sym 44622 soc.cpu.reg_out[17]
.sym 44623 soc.cpu.decoded_rs1_SB_DFFE_Q_D_SB_LUT4_I2_O[0]
.sym 44624 soc.cpu.reg_out[29]
.sym 44625 soc.cpu.instr_lh_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 44627 soc.cpu.reg_out[17]
.sym 44629 soc.cpu.next_pc[27]
.sym 44630 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_8_I3[1]
.sym 44631 soc.cpu.cpuregs.regs.0.0.1_RDATA[3]
.sym 44632 soc.cpu.reg_out[25]
.sym 44634 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_O_1_I2[0]
.sym 44635 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_6_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_I1_O[0]
.sym 44636 soc.cpu.instr_maskirq
.sym 44638 soc.cpu.alu_out_q[26]
.sym 44641 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[30]
.sym 44642 soc.cpu.instr_timer
.sym 44643 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[29]
.sym 44649 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_4_I3[2]
.sym 44650 soc.cpu.reg_out[25]
.sym 44651 soc.cpu.alu_out_q[25]
.sym 44653 soc.cpu.latched_store_SB_LUT4_I1_O[0]
.sym 44654 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_7_I3[1]
.sym 44655 soc.cpu.reg_out[24]
.sym 44656 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_4_I3[1]
.sym 44659 soc.cpu.alu_out_q[24]
.sym 44664 soc.cpu.irq_mask[29]
.sym 44668 soc.cpu.instr_timer
.sym 44670 soc.cpu.latched_store_SB_LUT4_I3_O[0]
.sym 44671 soc.cpu.alu_out_q[27]
.sym 44672 soc.cpu.latched_store_SB_LUT4_I3_1_O[3]
.sym 44673 soc.cpu.instr_maskirq
.sym 44674 soc.cpu.latched_stalu
.sym 44675 soc.cpu.irq_pending[29]
.sym 44676 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 44678 soc.cpu.instr_retirq
.sym 44679 soc.cpu.reg_out[27]
.sym 44680 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_7_I3[2]
.sym 44682 soc.cpu.alu_out_q[27]
.sym 44683 soc.cpu.latched_store_SB_LUT4_I3_1_O[3]
.sym 44684 soc.cpu.latched_stalu
.sym 44685 soc.cpu.reg_out[27]
.sym 44688 soc.cpu.latched_store_SB_LUT4_I3_1_O[3]
.sym 44689 soc.cpu.alu_out_q[25]
.sym 44690 soc.cpu.reg_out[25]
.sym 44691 soc.cpu.latched_stalu
.sym 44696 soc.cpu.irq_mask[29]
.sym 44697 soc.cpu.irq_pending[29]
.sym 44701 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_4_I3[2]
.sym 44702 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_4_I3[1]
.sym 44703 soc.cpu.latched_store_SB_LUT4_I1_O[0]
.sym 44706 soc.cpu.alu_out_q[25]
.sym 44707 soc.cpu.reg_out[25]
.sym 44708 soc.cpu.latched_stalu
.sym 44709 soc.cpu.latched_store_SB_LUT4_I3_O[0]
.sym 44712 soc.cpu.instr_timer
.sym 44714 soc.cpu.instr_maskirq
.sym 44715 soc.cpu.instr_retirq
.sym 44718 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_7_I3[2]
.sym 44720 soc.cpu.latched_store_SB_LUT4_I1_O[0]
.sym 44721 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_7_I3[1]
.sym 44724 soc.cpu.latched_store_SB_LUT4_I3_1_O[3]
.sym 44725 soc.cpu.reg_out[24]
.sym 44726 soc.cpu.alu_out_q[24]
.sym 44727 soc.cpu.latched_stalu
.sym 44728 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 44729 clk$SB_IO_IN_$glb_clk
.sym 44730 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 44731 soc.cpu.instr_maskirq
.sym 44732 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 44733 soc.cpu.instr_rdcycleh
.sym 44734 soc.cpu.instr_timer
.sym 44735 soc.cpu.instr_rdcycle
.sym 44736 soc.cpu.instr_rdinstr
.sym 44737 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I3[2]
.sym 44738 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_O_1_I2[0]
.sym 44742 soc.cpu.alu_out_q[31]
.sym 44744 soc.cpu.decoded_imm[29]
.sym 44745 soc.cpu.instr_lh_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 44746 soc.cpu.decoded_imm[19]
.sym 44747 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_I3[1]
.sym 44748 soc.cpu.instr_lh_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O[2]
.sym 44751 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[30]
.sym 44752 soc.cpu.alu_out_q[28]
.sym 44753 soc.cpu.cpuregs_waddr[0]
.sym 44755 soc.cpu.instr_timer_SB_DFFE_Q_D_SB_LUT4_O_I1[2]
.sym 44757 soc.cpu.latched_store_SB_LUT4_I1_O[0]
.sym 44758 soc.cpu.latched_store_SB_LUT4_I3_O[0]
.sym 44761 COMM[0]$SB_IO_OUT
.sym 44762 soc.cpu.latched_store_SB_LUT4_I3_1_O[3]
.sym 44765 soc.cpu.reg_out[27]
.sym 44766 soc.cpu.decoder_pseudo_trigger_SB_LUT4_I2_O[0]
.sym 44774 soc.cpu.latched_store_SB_LUT4_I1_O[0]
.sym 44776 soc.cpu.reg_out[26]
.sym 44777 soc.cpu.latched_stalu
.sym 44783 soc.cpu.reg_out[24]
.sym 44784 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_5_I3[1]
.sym 44785 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_5_I3[2]
.sym 44786 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_I3[2]
.sym 44788 soc.cpu.alu_out_q[24]
.sym 44790 soc.cpu.instr_rdcycleh
.sym 44791 soc.cpu.latched_store_SB_LUT4_I3_O[0]
.sym 44792 soc.cpu.latched_store_SB_LUT4_I3_1_O[3]
.sym 44793 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_I3[1]
.sym 44795 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_O_1_I2[0]
.sym 44796 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[25]
.sym 44798 soc.cpu.alu_out_q[26]
.sym 44799 soc.cpu.reg_out[31]
.sym 44801 soc.cpu.instr_rdinstr
.sym 44802 soc.cpu.reg_out[31]
.sym 44803 soc.cpu.alu_out_q[31]
.sym 44805 soc.cpu.latched_store_SB_LUT4_I1_O[0]
.sym 44807 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_5_I3[2]
.sym 44808 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_5_I3[1]
.sym 44811 soc.cpu.latched_store_SB_LUT4_I3_O[0]
.sym 44812 soc.cpu.reg_out[31]
.sym 44813 soc.cpu.latched_stalu
.sym 44814 soc.cpu.alu_out_q[31]
.sym 44818 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_I3[1]
.sym 44819 soc.cpu.latched_store_SB_LUT4_I1_O[0]
.sym 44820 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_I3[2]
.sym 44823 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_O_1_I2[0]
.sym 44824 soc.cpu.instr_rdcycleh
.sym 44826 soc.cpu.instr_rdinstr
.sym 44829 soc.cpu.alu_out_q[24]
.sym 44830 soc.cpu.latched_store_SB_LUT4_I3_O[0]
.sym 44831 soc.cpu.reg_out[24]
.sym 44832 soc.cpu.latched_stalu
.sym 44835 soc.cpu.latched_stalu
.sym 44836 soc.cpu.reg_out[26]
.sym 44837 soc.cpu.alu_out_q[26]
.sym 44838 soc.cpu.latched_store_SB_LUT4_I3_1_O[3]
.sym 44841 soc.cpu.alu_out_q[31]
.sym 44842 soc.cpu.latched_stalu
.sym 44843 soc.cpu.latched_store_SB_LUT4_I3_1_O[3]
.sym 44844 soc.cpu.reg_out[31]
.sym 44847 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[25]
.sym 44851 soc.cpu.instr_sll_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_I3_1_O[1]_$glb_ce
.sym 44852 clk$SB_IO_IN_$glb_clk
.sym 44853 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 44854 SEG[1]$SB_IO_OUT
.sym 44862 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 44866 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 44867 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I3[2]
.sym 44868 soc.cpu.instr_lh_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O[2]
.sym 44869 soc.cpu.instr_timer
.sym 44870 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O[1]
.sym 44871 soc.cpu.cpuregs_waddr[2]
.sym 44872 soc.cpu.reg_out[26]
.sym 44873 soc.cpu.cpuregs_waddr[1]
.sym 44874 soc.cpu.instr_timer_SB_DFFE_Q_D_SB_LUT4_O_I1[0]
.sym 44875 soc.cpu.instr_timer_SB_DFFE_Q_D_SB_LUT4_O_I1[1]
.sym 44876 soc.cpu.instr_timer_SB_DFFE_Q_D_SB_LUT4_O_I1[0]
.sym 44877 soc.cpu.instr_rdcycleh
.sym 44880 soc.cpu.instr_timer
.sym 44888 soc.cpu.reg_out[31]
.sym 44986 $PACKER_GND_NET
.sym 44987 soc.cpu.decoded_imm[14]
.sym 44989 soc.cpu.decoder_pseudo_trigger_SB_LUT4_I2_O[0]
.sym 45078 gpio_out[8]
.sym 45079 soc.memory.wen[1]
.sym 45081 gpio_out[12]
.sym 45082 soc.memory.wen[0]
.sym 45087 display.refresh_tick_SB_DFFSR_C_Q_SB_LUT4_I2_O[0]
.sym 45089 display.refresh_tick_SB_DFFSR_C_Q_SB_LUT4_I2_O[2]
.sym 45090 display.refresh_tick_SB_DFFSR_C_Q_SB_LUT4_I2_O[1]
.sym 45091 display.refresh_tick_SB_DFFSR_C_Q_SB_LUT4_I2_O[3]
.sym 45099 UART_RX_SB_LUT4_I1_I0[3]
.sym 45120 display.refresh_tick_SB_DFFSR_C_Q[3]
.sym 45121 DBG[0]$SB_IO_OUT
.sym 45122 gpio_out[6]
.sym 45127 DBG[2]$SB_IO_OUT
.sym 45128 display.refresh_tick_SB_DFFSR_C_Q_SB_LUT4_I2_1_O[3]
.sym 45129 DBG[3]$SB_IO_OUT
.sym 45130 display.refresh_tick_SB_DFFSR_C_Q_SB_LUT4_I2_3_O[3]
.sym 45132 iomem_wdata[4]
.sym 45136 gpio_out[7]
.sym 45137 gpio_out_SB_DFFESR_Q_9_E
.sym 45138 iomem_wdata[6]
.sym 45143 gpio_out[4]
.sym 45144 gpio_out[8]
.sym 45145 display.refresh_tick_SB_DFFSR_C_Q_SB_LUT4_I2_7_O[3]
.sym 45146 display.refresh_tick_SB_DFFSR_C_Q[2]
.sym 45147 gpio_out[12]
.sym 45150 iomem_wdata[7]
.sym 45152 iomem_wdata[4]
.sym 45159 iomem_wdata[7]
.sym 45164 gpio_out[8]
.sym 45165 display.refresh_tick_SB_DFFSR_C_Q[3]
.sym 45166 display.refresh_tick_SB_DFFSR_C_Q[2]
.sym 45167 gpio_out[12]
.sym 45172 iomem_wdata[6]
.sym 45182 gpio_out[7]
.sym 45183 display.refresh_tick_SB_DFFSR_C_Q_SB_LUT4_I2_3_O[3]
.sym 45184 DBG[3]$SB_IO_OUT
.sym 45185 display.refresh_tick_SB_DFFSR_C_Q[2]
.sym 45188 display.refresh_tick_SB_DFFSR_C_Q_SB_LUT4_I2_1_O[3]
.sym 45189 DBG[2]$SB_IO_OUT
.sym 45190 display.refresh_tick_SB_DFFSR_C_Q[2]
.sym 45191 gpio_out[6]
.sym 45194 gpio_out[4]
.sym 45195 display.refresh_tick_SB_DFFSR_C_Q[2]
.sym 45196 display.refresh_tick_SB_DFFSR_C_Q_SB_LUT4_I2_7_O[3]
.sym 45197 DBG[0]$SB_IO_OUT
.sym 45198 gpio_out_SB_DFFESR_Q_9_E
.sym 45199 clk$SB_IO_IN_$glb_clk
.sym 45200 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 45208 gpio_out_SB_DFFESR_Q_E
.sym 45209 gpio_out_SB_DFFESR_Q_9_E
.sym 45218 iomem_wdata[31]
.sym 45219 DBG[3]$SB_IO_OUT
.sym 45220 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_O_1_I3[2]
.sym 45221 DBG[0]$SB_IO_OUT
.sym 45224 $PACKER_VCC_NET
.sym 45226 soc.spimemio.valid_SB_LUT4_O_I0_SB_LUT4_I3_O[0]
.sym 45227 DBG[2]$SB_IO_OUT
.sym 45233 soc.spimemio.softreset_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 45248 soc.memory.wen[0]
.sym 45249 iomem_wstrb[1]
.sym 45254 iomem_wdata[5]
.sym 45261 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I1_O[1]
.sym 45269 display.refresh_tick_SB_DFFSR_C_Q_SB_LUT4_I2_O[2]
.sym 45286 DBG[1]$SB_IO_OUT
.sym 45291 display.refresh_tick_SB_DFFSR_C_Q_SB_LUT4_I2_5_O[3]
.sym 45296 display.refresh_tick_SB_DFFSR_C_Q[2]
.sym 45300 gpio_out_SB_DFFESR_Q_9_E
.sym 45308 iomem_wdata[5]
.sym 45312 gpio_out[5]
.sym 45345 gpio_out[5]
.sym 45346 display.refresh_tick_SB_DFFSR_C_Q_SB_LUT4_I2_5_O[3]
.sym 45347 display.refresh_tick_SB_DFFSR_C_Q[2]
.sym 45348 DBG[1]$SB_IO_OUT
.sym 45352 iomem_wdata[5]
.sym 45361 gpio_out_SB_DFFESR_Q_9_E
.sym 45362 clk$SB_IO_IN_$glb_clk
.sym 45363 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 45364 soc.simpleuart.send_divcnt_SB_DFFSR_Q_31_D[7]
.sym 45365 soc.simpleuart.send_divcnt[1]
.sym 45366 soc.simpleuart.send_divcnt_SB_DFFSR_Q_31_D[6]
.sym 45367 soc.simpleuart.send_divcnt_SB_DFFSR_Q_31_D[2]
.sym 45368 soc.simpleuart.send_divcnt_SB_DFFSR_Q_31_D[3]
.sym 45369 soc.simpleuart.send_divcnt_SB_DFFSR_Q_31_D[0]
.sym 45370 soc.simpleuart.send_divcnt_SB_DFFSR_Q_31_D[4]
.sym 45371 soc.simpleuart.send_divcnt[0]
.sym 45379 UART_RX_SB_LUT4_I1_I0[3]
.sym 45383 soc.spimemio.xfer.flash_io3_di_SB_LUT4_I1_O_SB_LUT4_O_1_I3[2]
.sym 45390 gpio_out_SB_DFFESR_Q_E
.sym 45391 soc.simpleuart.send_divcnt_SB_DFFSR_Q_31_D[0]
.sym 45395 display.refresh_tick_SB_DFFSR_C_Q_SB_LUT4_I2_O[1]
.sym 45410 soc.simpleuart.send_divcnt[5]
.sym 45417 soc.simpleuart.send_divcnt[4]
.sym 45420 soc.simpleuart.send_divcnt[7]
.sym 45427 soc.simpleuart.send_divcnt[6]
.sym 45430 soc.simpleuart.send_divcnt[1]
.sym 45431 soc.simpleuart.send_divcnt[2]
.sym 45432 soc.simpleuart.send_divcnt[3]
.sym 45436 soc.simpleuart.send_divcnt[0]
.sym 45437 $nextpnr_ICESTORM_LC_50$O
.sym 45440 soc.simpleuart.send_divcnt[0]
.sym 45443 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[2]
.sym 45445 soc.simpleuart.send_divcnt[1]
.sym 45449 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[3]
.sym 45451 soc.simpleuart.send_divcnt[2]
.sym 45453 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[2]
.sym 45455 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[4]
.sym 45457 soc.simpleuart.send_divcnt[3]
.sym 45459 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[3]
.sym 45461 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[5]
.sym 45463 soc.simpleuart.send_divcnt[4]
.sym 45465 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[4]
.sym 45467 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[6]
.sym 45470 soc.simpleuart.send_divcnt[5]
.sym 45471 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[5]
.sym 45473 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[7]
.sym 45476 soc.simpleuart.send_divcnt[6]
.sym 45477 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[6]
.sym 45479 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[8]
.sym 45481 soc.simpleuart.send_divcnt[7]
.sym 45483 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[7]
.sym 45485 clk$SB_IO_IN_$glb_clk
.sym 45486 soc.simpleuart.send_dummy_SB_LUT4_I3_I2_SB_LUT4_I1_O_$glb_sr
.sym 45487 soc.simpleuart.send_divcnt_SB_DFFSR_Q_31_D[8]
.sym 45488 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_I1_SB_CARRY_CO_I1[5]
.sym 45489 soc.simpleuart.send_divcnt_SB_DFFSR_Q_31_D[12]
.sym 45490 soc.simpleuart.send_divcnt_SB_DFFSR_Q_31_D[15]
.sym 45491 soc.simpleuart.send_divcnt_SB_DFFSR_Q_31_D[14]
.sym 45492 UART_RX_SB_LUT4_I1_I2_SB_LUT4_I3_O_SB_LUT4_I0_I3[1]
.sym 45493 soc.simpleuart.send_divcnt_SB_DFFSR_Q_31_D[1]
.sym 45494 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_I1_SB_CARRY_CO_I1[0]
.sym 45495 flash_io1_oe
.sym 45502 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 45504 soc.simpleuart.cfg_divider_SB_DFFESR_Q_E
.sym 45506 $PACKER_VCC_NET
.sym 45511 soc.simpleuart.send_divcnt_SB_DFFSR_Q_31_D[6]
.sym 45513 soc.simpleuart.send_divcnt_SB_DFFSR_Q_31_D[2]
.sym 45517 iomem_addr[4]
.sym 45520 soc.simpleuart.send_divcnt_SB_DFFSR_Q_31_D[8]
.sym 45523 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[8]
.sym 45535 soc.simpleuart.send_divcnt[15]
.sym 45536 soc.simpleuart.send_divcnt[8]
.sym 45537 soc.simpleuart.send_divcnt[9]
.sym 45538 soc.simpleuart.send_divcnt[10]
.sym 45547 soc.simpleuart.send_divcnt[11]
.sym 45549 soc.simpleuart.send_divcnt[13]
.sym 45550 soc.simpleuart.send_divcnt[14]
.sym 45556 soc.simpleuart.send_divcnt[12]
.sym 45560 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[9]
.sym 45562 soc.simpleuart.send_divcnt[8]
.sym 45564 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[8]
.sym 45566 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[10]
.sym 45568 soc.simpleuart.send_divcnt[9]
.sym 45570 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[9]
.sym 45572 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[11]
.sym 45574 soc.simpleuart.send_divcnt[10]
.sym 45576 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[10]
.sym 45578 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[12]
.sym 45581 soc.simpleuart.send_divcnt[11]
.sym 45582 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[11]
.sym 45584 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[13]
.sym 45586 soc.simpleuart.send_divcnt[12]
.sym 45588 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[12]
.sym 45590 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[14]
.sym 45593 soc.simpleuart.send_divcnt[13]
.sym 45594 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[13]
.sym 45596 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[15]
.sym 45599 soc.simpleuart.send_divcnt[14]
.sym 45600 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[14]
.sym 45602 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[16]
.sym 45605 soc.simpleuart.send_divcnt[15]
.sym 45606 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[15]
.sym 45608 clk$SB_IO_IN_$glb_clk
.sym 45609 soc.simpleuart.send_dummy_SB_LUT4_I3_I2_SB_LUT4_I1_O_$glb_sr
.sym 45620 soc.cpu.instr_timer
.sym 45624 soc.simpleuart.cfg_divider_SB_DFFESR_Q_E
.sym 45626 iomem_wdata[7]
.sym 45627 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_I1_SB_CARRY_CO_I1[0]
.sym 45636 soc.simpleuart.send_divcnt_SB_DFFSR_Q_31_D[15]
.sym 45638 soc.simpleuart.send_divcnt_SB_DFFSR_Q_31_D[14]
.sym 45640 iomem_wstrb[1]
.sym 45642 soc.simpleuart.send_divcnt[16]
.sym 45646 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[16]
.sym 45652 soc.simpleuart.send_divcnt[17]
.sym 45655 soc.simpleuart.send_divcnt[20]
.sym 45658 soc.simpleuart.send_divcnt[23]
.sym 45672 soc.simpleuart.send_divcnt[21]
.sym 45673 soc.simpleuart.send_divcnt[22]
.sym 45675 soc.simpleuart.send_divcnt[16]
.sym 45677 soc.simpleuart.send_divcnt[18]
.sym 45678 soc.simpleuart.send_divcnt[19]
.sym 45683 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[17]
.sym 45685 soc.simpleuart.send_divcnt[16]
.sym 45687 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[16]
.sym 45689 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[18]
.sym 45692 soc.simpleuart.send_divcnt[17]
.sym 45693 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[17]
.sym 45695 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[19]
.sym 45697 soc.simpleuart.send_divcnt[18]
.sym 45699 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[18]
.sym 45701 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[20]
.sym 45703 soc.simpleuart.send_divcnt[19]
.sym 45705 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[19]
.sym 45707 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[21]
.sym 45710 soc.simpleuart.send_divcnt[20]
.sym 45711 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[20]
.sym 45713 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[22]
.sym 45716 soc.simpleuart.send_divcnt[21]
.sym 45717 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[21]
.sym 45719 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[23]
.sym 45722 soc.simpleuart.send_divcnt[22]
.sym 45723 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[22]
.sym 45725 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[24]
.sym 45728 soc.simpleuart.send_divcnt[23]
.sym 45729 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[23]
.sym 45731 clk$SB_IO_IN_$glb_clk
.sym 45732 soc.simpleuart.send_dummy_SB_LUT4_I3_I2_SB_LUT4_I1_O_$glb_sr
.sym 45744 soc.cpu.instr_maskirq
.sym 45745 soc.simpleuart_reg_div_do[3]
.sym 45747 soc.simpleuart.send_divcnt_SB_DFFSR_Q_31_D[5]
.sym 45749 iomem_wdata[6]
.sym 45750 iomem_wdata[22]
.sym 45751 iomem_wdata[1]
.sym 45752 soc.simpleuart_reg_div_do[6]
.sym 45755 soc.simpleuart_reg_div_do[14]
.sym 45756 flash_clk_SB_LUT4_I1_I2_SB_LUT4_O_I2[1]
.sym 45757 soc.cpu.trap_SB_LUT4_I2_O
.sym 45758 soc.simpleuart_reg_div_do[21]
.sym 45760 soc.simpleuart.send_divcnt[19]
.sym 45761 iomem_wdata[10]
.sym 45762 soc.cpu.alu_out_SB_LUT4_O_30_I2_SB_LUT4_O_I3[1]
.sym 45763 soc.simpleuart_reg_div_do[0]
.sym 45764 soc.simpleuart.cfg_divider_SB_DFFESR_Q_E
.sym 45765 soc.simpleuart.send_divcnt[24]
.sym 45766 soc.simpleuart.send_divcnt[22]
.sym 45767 display.refresh_tick_SB_DFFSR_C_Q_SB_LUT4_I2_O[2]
.sym 45768 soc.cpu.trap_SB_LUT4_I2_O
.sym 45769 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[24]
.sym 45777 soc.simpleuart.send_divcnt[27]
.sym 45780 soc.simpleuart.send_divcnt[30]
.sym 45783 soc.simpleuart.send_divcnt[25]
.sym 45786 soc.simpleuart.send_divcnt[28]
.sym 45789 soc.simpleuart.send_divcnt[31]
.sym 45790 soc.simpleuart.send_divcnt[24]
.sym 45792 soc.simpleuart.send_divcnt[26]
.sym 45803 soc.simpleuart.send_divcnt[29]
.sym 45806 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[25]
.sym 45809 soc.simpleuart.send_divcnt[24]
.sym 45810 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[24]
.sym 45812 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[26]
.sym 45814 soc.simpleuart.send_divcnt[25]
.sym 45816 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[25]
.sym 45818 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[27]
.sym 45821 soc.simpleuart.send_divcnt[26]
.sym 45822 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[26]
.sym 45824 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[28]
.sym 45827 soc.simpleuart.send_divcnt[27]
.sym 45828 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[27]
.sym 45830 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[29]
.sym 45832 soc.simpleuart.send_divcnt[28]
.sym 45834 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[28]
.sym 45836 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[30]
.sym 45838 soc.simpleuart.send_divcnt[29]
.sym 45840 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[29]
.sym 45842 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[31]
.sym 45845 soc.simpleuart.send_divcnt[30]
.sym 45846 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[30]
.sym 45850 soc.simpleuart.send_divcnt[31]
.sym 45852 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[31]
.sym 45854 clk$SB_IO_IN_$glb_clk
.sym 45855 soc.simpleuart.send_dummy_SB_LUT4_I3_I2_SB_LUT4_I1_O_$glb_sr
.sym 45866 display.refresh_tick_SB_DFFSR_C_Q_SB_LUT4_I2_O[0]
.sym 45868 soc.simpleuart.send_divcnt_SB_DFFSR_Q_31_D[10]
.sym 45869 soc.simpleuart_reg_div_do[14]
.sym 45871 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I0_O[0]
.sym 45872 soc.simpleuart.recv_divcnt[21]
.sym 45873 soc.cpu.decoded_imm[0]
.sym 45874 soc.simpleuart.send_divcnt_SB_DFFSR_Q_31_D[13]
.sym 45876 soc.simpleuart.send_divcnt_SB_DFFSR_Q_31_D[9]
.sym 45879 soc.cpu.decoded_imm[0]
.sym 45880 soc.cpu.pcpi_rs1[8]
.sym 45882 iomem_wdata[23]
.sym 45883 soc.simpleuart.send_divcnt_SB_DFFSR_Q_31_D[11]
.sym 45885 soc.simpleuart.send_divcnt[28]
.sym 45887 display.refresh_tick_SB_DFFSR_C_Q_SB_LUT4_I2_O[1]
.sym 45888 iomem_wdata[16]
.sym 45889 soc.simpleuart_reg_div_do[17]
.sym 45890 soc.cpu.irq_pending[7]
.sym 45891 $PACKER_VCC_NET
.sym 45906 soc.simpleuart.send_divcnt[25]
.sym 45909 soc.simpleuart.send_divcnt[18]
.sym 45911 soc.simpleuart.send_divcnt[23]
.sym 45913 iomem_wdata[9]
.sym 45914 soc.simpleuart.send_divcnt[16]
.sym 45920 soc.simpleuart.send_divcnt[19]
.sym 45921 iomem_wdata[10]
.sym 45924 soc.simpleuart.cfg_divider_SB_DFFESR_Q_E
.sym 45926 soc.simpleuart.send_divcnt[22]
.sym 45930 soc.simpleuart.send_divcnt[25]
.sym 45938 iomem_wdata[10]
.sym 45944 iomem_wdata[9]
.sym 45950 soc.simpleuart.send_divcnt[18]
.sym 45955 soc.simpleuart.send_divcnt[16]
.sym 45962 soc.simpleuart.send_divcnt[19]
.sym 45967 soc.simpleuart.send_divcnt[23]
.sym 45975 soc.simpleuart.send_divcnt[22]
.sym 45976 soc.simpleuart.cfg_divider_SB_DFFESR_Q_E
.sym 45977 clk$SB_IO_IN_$glb_clk
.sym 45978 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 45989 display.refresh_tick_SB_DFFSR_C_Q_SB_LUT4_I2_O[1]
.sym 45990 display.refresh_tick_SB_DFFSR_C_Q_SB_LUT4_I2_O[2]
.sym 45993 soc.simpleuart_reg_div_do[14]
.sym 45994 $PACKER_VCC_NET
.sym 45995 soc.simpleuart_reg_div_do[10]
.sym 45997 soc.simpleuart_reg_div_do[9]
.sym 45998 $PACKER_VCC_NET
.sym 45999 soc.simpleuart_reg_div_do[15]
.sym 46003 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_I1_SB_CARRY_CO_I1[16]
.sym 46005 soc.simpleuart_reg_div_do[23]
.sym 46008 iomem_addr[4]
.sym 46009 soc.simpleuart_reg_div_do[16]
.sym 46011 soc.cpu.pcpi_rs1[4]
.sym 46013 soc.simpleuart_reg_div_do[31]
.sym 46021 soc.cpu.irq_mask[4]
.sym 46022 soc.simpleuart.send_divcnt[29]
.sym 46024 soc.simpleuart.send_divcnt[30]
.sym 46026 soc.simpleuart.send_divcnt[27]
.sym 46031 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 46032 soc.simpleuart.send_divcnt[26]
.sym 46034 soc.simpleuart.send_divcnt[31]
.sym 46037 soc.simpleuart.send_divcnt[24]
.sym 46045 soc.simpleuart.send_divcnt[28]
.sym 46046 soc.cpu.irq_pending[4]
.sym 46054 soc.simpleuart.send_divcnt[31]
.sym 46061 soc.simpleuart.send_divcnt[26]
.sym 46066 soc.cpu.irq_mask[4]
.sym 46068 soc.cpu.irq_pending[4]
.sym 46071 soc.simpleuart.send_divcnt[24]
.sym 46079 soc.simpleuart.send_divcnt[29]
.sym 46084 soc.simpleuart.send_divcnt[27]
.sym 46089 soc.simpleuart.send_divcnt[28]
.sym 46098 soc.simpleuart.send_divcnt[30]
.sym 46099 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 46100 clk$SB_IO_IN_$glb_clk
.sym 46101 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 46102 soc.simpleuart.send_dummy_SB_LUT4_I3_I2_SB_LUT4_I1_I0[31]
.sym 46103 soc.simpleuart_reg_div_do[16]
.sym 46105 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_I1_SB_CARRY_CO_I1[25]
.sym 46106 soc.simpleuart_reg_div_do[17]
.sym 46107 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_I1_SB_CARRY_CO_I1[20]
.sym 46109 soc.simpleuart_reg_div_do[23]
.sym 46112 display.refresh_tick_SB_DFFSR_C_Q_SB_LUT4_I2_O[3]
.sym 46113 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[2]
.sym 46119 soc.simpleuart_reg_div_do[24]
.sym 46120 flash_csb_SB_LUT4_I1_I2_SB_LUT4_O_I2[1]
.sym 46121 soc.simpleuart_reg_div_do[27]
.sym 46122 soc.simpleuart_reg_div_do[26]
.sym 46123 soc.simpleuart_reg_div_do[10]
.sym 46124 $PACKER_VCC_NET
.sym 46126 soc.cpu.do_waitirq_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1_I3[0]
.sym 46128 soc.cpu.pcpi_rs1[3]
.sym 46130 soc.cpu.alu_out_SB_LUT4_O_16_I2_SB_LUT4_O_I3[1]
.sym 46131 iomem_wdata[0]
.sym 46132 soc.cpu.cpuregs.wdata_SB_LUT4_O_27_I2_SB_LUT4_O_I3[2]
.sym 46133 soc.simpleuart_reg_div_do[23]
.sym 46134 soc.simpleuart_reg_div_do[25]
.sym 46135 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_10_I2_SB_LUT4_O_I2[1]
.sym 46136 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_I3_SB_LUT4_O_I2[2]
.sym 46137 soc.cpu.pcpi_rs1[8]
.sym 46145 soc.cpu.irq_pending[4]
.sym 46146 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 46147 iomem_wdata[0]
.sym 46155 soc.cpu.irq_mask[4]
.sym 46156 soc.cpu.cpu_state[2]
.sym 46157 soc.cpu.irq_mask[7]
.sym 46159 soc.cpu.instr_maskirq
.sym 46161 soc.cpu.irq_pending[7]
.sym 46170 soc.simpleuart.cfg_divider_SB_DFFESS_Q_E
.sym 46171 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 46182 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 46183 soc.cpu.cpu_state[2]
.sym 46184 soc.cpu.irq_mask[7]
.sym 46185 soc.cpu.instr_maskirq
.sym 46200 iomem_wdata[0]
.sym 46213 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 46214 soc.cpu.irq_pending[7]
.sym 46215 soc.cpu.irq_mask[7]
.sym 46218 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 46219 soc.cpu.irq_pending[4]
.sym 46220 soc.cpu.irq_mask[4]
.sym 46222 soc.simpleuart.cfg_divider_SB_DFFESS_Q_E
.sym 46223 clk$SB_IO_IN_$glb_clk
.sym 46224 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 46227 iomem_addr[4]
.sym 46231 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_5_I1[2]
.sym 46233 soc.simpleuart.cfg_divider_SB_DFFESR_Q_9_E
.sym 46236 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[10]
.sym 46240 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_I1_SB_CARRY_CO_I1[25]
.sym 46242 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 46244 soc.simpleuart.send_dummy_SB_LUT4_I3_I2_SB_LUT4_I1_I0[31]
.sym 46247 soc.simpleuart_reg_div_do[0]
.sym 46248 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[1]
.sym 46249 soc.cpu.next_pc[2]
.sym 46250 soc.simpleuart_reg_div_do[29]
.sym 46251 soc.cpu.mem_la_firstword_xfer
.sym 46254 soc.simpleuart_reg_div_do[0]
.sym 46255 soc.cpu.alu_out_SB_LUT4_O_30_I2_SB_LUT4_O_I3[1]
.sym 46256 soc.cpu.next_pc[5]
.sym 46257 soc.simpleuart_reg_div_do[21]
.sym 46258 soc.cpu.cpuregs.wdata_SB_LUT4_O_1_I1_SB_LUT4_O_I2[3]
.sym 46259 display.refresh_tick_SB_DFFSR_C_Q_SB_LUT4_I2_O[2]
.sym 46260 soc.cpu.trap_SB_LUT4_I2_O
.sym 46266 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_O_I1[4]
.sym 46267 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_29_I1_SB_LUT4_O_I2[2]
.sym 46268 soc.cpu.irq_mask_SB_DFFESS_Q_E
.sym 46270 soc.cpu.irq_pending[4]
.sym 46271 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_29_I1_SB_LUT4_O_I2[1]
.sym 46272 soc.cpu.cpu_state[2]
.sym 46274 soc.cpu.cpu_state[3]
.sym 46276 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_29_I1_SB_LUT4_O_I2_SB_LUT4_O_I3[2]
.sym 46278 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_21_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2[3]
.sym 46279 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_21_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2[0]
.sym 46280 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_10_I2_SB_LUT4_O_I2[1]
.sym 46282 soc.cpu.irq_mask[14]
.sym 46284 soc.cpu.cpuregs_rs1[14]
.sym 46287 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_21_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2[2]
.sym 46288 soc.cpu.pcpi_rs1[4]
.sym 46289 soc.cpu.instr_maskirq
.sym 46290 soc.cpu.cpu_state[2]
.sym 46292 soc.cpu.cpu_state[4]
.sym 46293 soc.cpu.instr_retirq
.sym 46295 soc.cpu.instr_timer
.sym 46296 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_21_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 46299 soc.cpu.cpuregs_rs1[14]
.sym 46305 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_10_I2_SB_LUT4_O_I2[1]
.sym 46306 soc.cpu.irq_pending[4]
.sym 46307 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_29_I1_SB_LUT4_O_I2_SB_LUT4_O_I3[2]
.sym 46311 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_O_I1[4]
.sym 46312 soc.cpu.cpu_state[4]
.sym 46313 soc.cpu.pcpi_rs1[4]
.sym 46314 soc.cpu.cpu_state[3]
.sym 46317 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_29_I1_SB_LUT4_O_I2[2]
.sym 46319 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_29_I1_SB_LUT4_O_I2[1]
.sym 46320 soc.cpu.cpu_state[2]
.sym 46325 soc.cpu.irq_mask[14]
.sym 46326 soc.cpu.instr_maskirq
.sym 46335 soc.cpu.instr_timer
.sym 46336 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_21_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2[2]
.sym 46337 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_21_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2[0]
.sym 46338 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_21_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2[3]
.sym 46341 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_21_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 46342 soc.cpu.cpuregs_rs1[14]
.sym 46343 soc.cpu.cpu_state[2]
.sym 46344 soc.cpu.instr_retirq
.sym 46345 soc.cpu.irq_mask_SB_DFFESS_Q_E
.sym 46346 clk$SB_IO_IN_$glb_clk
.sym 46347 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 46349 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[1]
.sym 46351 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[2]
.sym 46353 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[3]
.sym 46355 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[4]
.sym 46358 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_23_I3[1]
.sym 46359 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_27_I3[1]
.sym 46360 soc.cpu.cpu_state[3]
.sym 46361 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_I1_SB_CARRY_CO_I1[21]
.sym 46364 soc.cpu.do_waitirq_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_3_I2[1]
.sym 46368 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_29_I1[2]
.sym 46371 iomem_addr[4]
.sym 46372 $PACKER_VCC_NET
.sym 46373 soc.cpu.cpuregs.wdata_SB_LUT4_O_26_I2_SB_LUT4_O_I2[0]
.sym 46374 soc.cpu.mem_do_prefetch_SB_LUT4_I3_1_O[1]
.sym 46375 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[3]
.sym 46377 $PACKER_VCC_NET
.sym 46378 soc.cpu.irq_pending[7]
.sym 46379 display.refresh_tick_SB_DFFSR_C_Q_SB_LUT4_I2_O[1]
.sym 46380 soc.cpu.pcpi_rs1[8]
.sym 46381 soc.cpu.cpuregs_raddr2[4]
.sym 46382 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_24_I1[3]
.sym 46383 soc.cpu.cpuregs.regs.0.0.0_RDATA[2]
.sym 46389 soc.cpu.do_waitirq_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1_I3[0]
.sym 46390 soc.cpu.do_waitirq_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1_I3[2]
.sym 46396 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_21_I2_SB_LUT4_O_I2[2]
.sym 46397 soc.cpu.irq_mask[14]
.sym 46399 soc.cpu.irq_mask[8]
.sym 46400 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 46401 soc.cpu.irq_pending[14]
.sym 46404 soc.cpu.cpu_state[4]
.sym 46405 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_21_I2_SB_LUT4_O_I2[0]
.sym 46407 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_21_I2_SB_LUT4_O_I2[3]
.sym 46409 soc.cpu.irq_pending[14]
.sym 46410 soc.cpu.cpu_state[3]
.sym 46415 soc.cpu.do_waitirq_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1_I3[1]
.sym 46417 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_10_I2_SB_LUT4_O_I2[1]
.sym 46418 soc.cpu.alu_out_SB_LUT4_O_17_I2_SB_LUT4_O_I3[1]
.sym 46420 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_24_I1_SB_LUT4_O_1_I3[2]
.sym 46423 soc.cpu.irq_mask[8]
.sym 46424 soc.cpu.do_waitirq_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1_I3[0]
.sym 46428 soc.cpu.do_waitirq_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1_I3[1]
.sym 46430 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_10_I2_SB_LUT4_O_I2[1]
.sym 46431 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_24_I1_SB_LUT4_O_1_I3[2]
.sym 46434 soc.cpu.cpu_state[4]
.sym 46435 soc.cpu.irq_pending[14]
.sym 46436 soc.cpu.alu_out_SB_LUT4_O_17_I2_SB_LUT4_O_I3[1]
.sym 46437 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_10_I2_SB_LUT4_O_I2[1]
.sym 46440 soc.cpu.irq_mask[14]
.sym 46441 soc.cpu.irq_pending[14]
.sym 46447 soc.cpu.irq_mask[14]
.sym 46449 soc.cpu.irq_pending[14]
.sym 46452 soc.cpu.do_waitirq_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1_I3[1]
.sym 46453 soc.cpu.do_waitirq_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1_I3[0]
.sym 46454 soc.cpu.do_waitirq_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1_I3[2]
.sym 46458 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_21_I2_SB_LUT4_O_I2[3]
.sym 46459 soc.cpu.cpu_state[3]
.sym 46460 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_21_I2_SB_LUT4_O_I2[0]
.sym 46461 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_21_I2_SB_LUT4_O_I2[2]
.sym 46468 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 46469 clk$SB_IO_IN_$glb_clk
.sym 46470 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 46472 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[5]
.sym 46474 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[6]
.sym 46476 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[7]
.sym 46478 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[8]
.sym 46481 UART_RX_SB_LUT4_I1_I0[3]
.sym 46484 soc.cpu.cpuregs_raddr2[4]
.sym 46489 soc.cpu.cpuregs_raddr2[1]
.sym 46491 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_I1[30]
.sym 46492 $PACKER_VCC_NET
.sym 46495 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_26_I1_SB_LUT4_O_I2[1]
.sym 46498 soc.cpu.next_pc[4]
.sym 46499 soc.cpu.cpuregs_rs1[15]
.sym 46500 soc.cpu.reg_out[4]
.sym 46501 soc.cpu.reg_out[3]
.sym 46502 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_I3[2]
.sym 46503 soc.cpu.alu_out_q[7]
.sym 46505 soc.cpu.trap_SB_LUT4_I2_O
.sym 46506 soc.cpu.next_pc[3]
.sym 46513 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_O_1_I2[2]
.sym 46515 soc.cpu.instr_retirq
.sym 46516 soc.cpu.irq_pending[14]
.sym 46517 soc.cpu.cpuregs_raddr2[0]
.sym 46519 soc.cpu.cpuregs_raddr2[2]
.sym 46520 soc.cpu.do_waitirq_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1_I3[0]
.sym 46522 soc.cpu.cpuregs_raddr2[1]
.sym 46523 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 46524 soc.cpu.irq_pending[15]
.sym 46525 soc.cpu.cpuregs_rs1[15]
.sym 46527 soc.cpu.irq_mask[13]
.sym 46528 soc.cpu.cpuregs.regs.1.0.0_RDATA_8_SB_LUT4_O_I3[2]
.sym 46531 soc.cpu.instr_maskirq
.sym 46532 soc.cpu.irq_pending[13]
.sym 46533 soc.cpu.irq_pending[12]
.sym 46535 soc.cpu.cpuregs_raddr2[3]
.sym 46536 soc.cpu.timer[15]
.sym 46537 soc.cpu.instr_timer
.sym 46538 soc.cpu.irq_mask[8]
.sym 46539 soc.cpu.irq_mask[15]
.sym 46541 soc.cpu.cpuregs_raddr2[4]
.sym 46543 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_O_1_I2[3]
.sym 46545 soc.cpu.cpuregs_raddr2[4]
.sym 46546 soc.cpu.cpuregs_raddr2[2]
.sym 46548 soc.cpu.cpuregs_raddr2[3]
.sym 46551 soc.cpu.irq_pending[12]
.sym 46552 soc.cpu.irq_pending[14]
.sym 46553 soc.cpu.irq_pending[15]
.sym 46554 soc.cpu.irq_pending[13]
.sym 46557 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_O_1_I2[3]
.sym 46558 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_O_1_I2[2]
.sym 46559 soc.cpu.cpuregs_rs1[15]
.sym 46560 soc.cpu.instr_retirq
.sym 46563 soc.cpu.cpuregs_raddr2[1]
.sym 46565 soc.cpu.cpuregs_raddr2[0]
.sym 46566 soc.cpu.cpuregs.regs.1.0.0_RDATA_8_SB_LUT4_O_I3[2]
.sym 46569 soc.cpu.irq_pending[13]
.sym 46571 soc.cpu.irq_mask[13]
.sym 46576 soc.cpu.irq_pending[13]
.sym 46578 soc.cpu.irq_mask[13]
.sym 46582 soc.cpu.irq_mask[8]
.sym 46584 soc.cpu.do_waitirq_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1_I3[0]
.sym 46587 soc.cpu.instr_maskirq
.sym 46588 soc.cpu.instr_timer
.sym 46589 soc.cpu.timer[15]
.sym 46590 soc.cpu.irq_mask[15]
.sym 46591 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 46592 clk$SB_IO_IN_$glb_clk
.sym 46593 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 46595 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[9]
.sym 46597 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[10]
.sym 46599 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[11]
.sym 46601 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[12]
.sym 46604 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_O_1_I2[0]
.sym 46605 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_16_I3[1]
.sym 46608 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_21_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 46609 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[6]
.sym 46610 soc.cpu.cpuregs_raddr2[1]
.sym 46611 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 46613 soc.cpu.cpuregs_raddr2[0]
.sym 46615 soc.cpu.cpuregs_raddr2[2]
.sym 46617 soc.cpu.next_pc[6]
.sym 46618 soc.cpu.do_waitirq_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1_I3[0]
.sym 46620 soc.cpu.cpuregs.wdata_SB_LUT4_O_27_I2_SB_LUT4_O_I3[2]
.sym 46621 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_I3_SB_LUT4_O_I2[2]
.sym 46622 soc.cpu.alu_out_SB_LUT4_O_16_I2_SB_LUT4_O_I3[1]
.sym 46623 $PACKER_VCC_NET
.sym 46624 soc.cpu.next_pc[8]
.sym 46625 soc.cpu.latched_store_SB_LUT4_I3_O[0]
.sym 46626 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_27_I1[0]
.sym 46627 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[3]
.sym 46628 soc.cpu.reg_pc[8]
.sym 46629 soc.cpu.pcpi_rs1[8]
.sym 46637 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_I3_SB_LUT4_O_I2[2]
.sym 46640 soc.cpu.cpu_state[3]
.sym 46642 soc.cpu.alu_out_SB_LUT4_O_18_I2_SB_LUT4_O_I3[1]
.sym 46644 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_10_I2_SB_LUT4_O_I2[1]
.sym 46647 soc.cpu.irq_pending[13]
.sym 46648 soc.cpu.cpu_state[3]
.sym 46649 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_I3_SB_LUT4_O_I2[3]
.sym 46650 soc.cpu.irq_pending[7]
.sym 46651 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_22_I1_SB_LUT4_O_I2[3]
.sym 46652 soc.cpu.cpu_state[4]
.sym 46653 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 46654 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_27_I3[1]
.sym 46655 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_26_I1_SB_LUT4_O_I2[1]
.sym 46656 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_22_I1_SB_LUT4_O_I2[2]
.sym 46657 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_O_I1[13]
.sym 46658 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_O_I1[7]
.sym 46660 soc.cpu.reg_out[4]
.sym 46661 soc.cpu.reg_out[3]
.sym 46662 soc.cpu.irq_mask[15]
.sym 46663 soc.cpu.irq_pending[15]
.sym 46664 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_28_I3[1]
.sym 46666 soc.cpu.latched_store_SB_LUT4_I3_1_O[3]
.sym 46668 soc.cpu.cpu_state[3]
.sym 46669 soc.cpu.alu_out_SB_LUT4_O_18_I2_SB_LUT4_O_I3[1]
.sym 46670 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_O_I1[13]
.sym 46671 soc.cpu.cpu_state[4]
.sym 46674 soc.cpu.cpu_state[4]
.sym 46675 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_I3_SB_LUT4_O_I2[2]
.sym 46676 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_I3_SB_LUT4_O_I2[3]
.sym 46677 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_26_I1_SB_LUT4_O_I2[1]
.sym 46680 soc.cpu.irq_mask[15]
.sym 46683 soc.cpu.irq_pending[15]
.sym 46686 soc.cpu.reg_out[3]
.sym 46687 soc.cpu.latched_store_SB_LUT4_I3_1_O[3]
.sym 46689 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_28_I3[1]
.sym 46694 soc.cpu.irq_mask[15]
.sym 46695 soc.cpu.irq_pending[15]
.sym 46698 soc.cpu.irq_pending[13]
.sym 46699 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_10_I2_SB_LUT4_O_I2[1]
.sym 46700 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_22_I1_SB_LUT4_O_I2[2]
.sym 46701 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_22_I1_SB_LUT4_O_I2[3]
.sym 46704 soc.cpu.irq_pending[7]
.sym 46705 soc.cpu.cpu_state[3]
.sym 46706 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_10_I2_SB_LUT4_O_I2[1]
.sym 46707 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_O_I1[7]
.sym 46711 soc.cpu.latched_store_SB_LUT4_I3_1_O[3]
.sym 46712 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_27_I3[1]
.sym 46713 soc.cpu.reg_out[4]
.sym 46714 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 46715 clk$SB_IO_IN_$glb_clk
.sym 46716 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 46718 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[13]
.sym 46720 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[14]
.sym 46722 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[15]
.sym 46724 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[16]
.sym 46725 iomem_addr[16]
.sym 46729 soc.cpu.next_pc[5]
.sym 46730 soc.cpu.instr_retirq
.sym 46733 iomem_addr[9]
.sym 46735 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_4_I0_SB_LUT4_O_1_I3[0]
.sym 46738 soc.cpu.pcpi_rs1[5]
.sym 46739 soc.cpu.pcpi_rs1[11]
.sym 46740 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_10_I2_SB_LUT4_O_I2[1]
.sym 46741 soc.cpu.next_pc[2]
.sym 46743 soc.cpu.next_pc[5]
.sym 46745 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[2]
.sym 46747 display.refresh_tick_SB_DFFSR_C_Q_SB_LUT4_I2_O[2]
.sym 46748 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O[1]
.sym 46749 soc.simpleuart_reg_div_do[29]
.sym 46750 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_28_I3[1]
.sym 46751 soc.cpu.cpuregs.wdata_SB_LUT4_O_1_I1_SB_LUT4_O_I2[3]
.sym 46752 soc.cpu.alu_out_SB_LUT4_O_30_I2_SB_LUT4_O_I3[1]
.sym 46760 soc.cpu.reg_out[3]
.sym 46761 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_28_I3[1]
.sym 46765 soc.cpu.alu_out_q[4]
.sym 46767 soc.cpu.reg_out[4]
.sym 46768 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[3]
.sym 46770 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_27_I3[2]
.sym 46772 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[2]
.sym 46773 soc.cpu.latched_store_SB_LUT4_I1_O[0]
.sym 46774 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_27_I3[1]
.sym 46776 soc.cpu.latched_stalu
.sym 46777 soc.cpu.latched_stalu
.sym 46779 soc.cpu.latched_store_SB_LUT4_I3_1_O[3]
.sym 46780 soc.cpu.cpuregs.wdata_SB_LUT4_O_27_I2_SB_LUT4_O_I3[2]
.sym 46782 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_28_I3[2]
.sym 46784 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[0]
.sym 46785 soc.cpu.latched_store_SB_LUT4_I3_O[0]
.sym 46788 soc.cpu.alu_out_q[3]
.sym 46791 soc.cpu.latched_stalu
.sym 46792 soc.cpu.alu_out_q[3]
.sym 46793 soc.cpu.reg_out[3]
.sym 46794 soc.cpu.latched_store_SB_LUT4_I3_1_O[3]
.sym 46797 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[2]
.sym 46803 soc.cpu.latched_store_SB_LUT4_I1_O[0]
.sym 46805 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_27_I3[1]
.sym 46806 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_27_I3[2]
.sym 46809 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[3]
.sym 46815 soc.cpu.latched_stalu
.sym 46816 soc.cpu.alu_out_q[4]
.sym 46817 soc.cpu.reg_out[4]
.sym 46818 soc.cpu.latched_store_SB_LUT4_I3_1_O[3]
.sym 46821 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[0]
.sym 46822 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_27_I3[1]
.sym 46824 soc.cpu.cpuregs.wdata_SB_LUT4_O_27_I2_SB_LUT4_O_I3[2]
.sym 46827 soc.cpu.latched_store_SB_LUT4_I1_O[0]
.sym 46828 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_28_I3[2]
.sym 46830 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_28_I3[1]
.sym 46833 soc.cpu.alu_out_q[4]
.sym 46834 soc.cpu.latched_store_SB_LUT4_I3_O[0]
.sym 46835 soc.cpu.latched_stalu
.sym 46836 soc.cpu.reg_out[4]
.sym 46837 soc.cpu.instr_sll_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_I3_1_O[1]_$glb_ce
.sym 46838 clk$SB_IO_IN_$glb_clk
.sym 46839 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 46841 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[17]
.sym 46843 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[18]
.sym 46845 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[19]
.sym 46847 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[20]
.sym 46852 soc.cpu.mem_wstrb_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I2_O
.sym 46859 UART_RX_SB_LUT4_I1_I0[3]
.sym 46860 soc.cpu.next_pc[15]
.sym 46861 soc.cpu.cpuregs_raddr2[3]
.sym 46862 soc.cpu.alu_out_SB_LUT4_O_14_I2_SB_LUT4_O_I3[1]
.sym 46863 soc.cpu.reg_out[4]
.sym 46864 soc.cpu.next_pc[11]
.sym 46865 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[3]
.sym 46866 soc.cpu.reg_out[6]
.sym 46867 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_24_I1[3]
.sym 46868 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I0_O[3]
.sym 46869 soc.cpu.mem_do_prefetch_SB_LUT4_I3_1_O[1]
.sym 46870 soc.cpu.mem_do_prefetch_SB_LUT4_I3_1_O[1]
.sym 46871 soc.cpu.cpuregs.regs.0.0.0_RDATA[2]
.sym 46872 display.refresh_tick_SB_DFFSR_C_Q_SB_LUT4_I2_O[1]
.sym 46873 soc.cpu.cpuregs.wdata_SB_LUT4_O_26_I2_SB_LUT4_O_I2[0]
.sym 46874 soc.cpu.instr_timer
.sym 46875 soc.cpu.reg_pc[1]
.sym 46882 soc.cpu.cpu_state[4]
.sym 46884 soc.cpu.alu_out_q[3]
.sym 46885 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_4_I0_SB_LUT4_O_1_I3[2]
.sym 46886 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_4_I0[2]
.sym 46887 soc.cpu.reg_out[8]
.sym 46888 soc.cpu.latched_store_SB_LUT4_I3_1_O[3]
.sym 46890 soc.cpu.do_waitirq_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1_I3[0]
.sym 46892 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_4_I0[0]
.sym 46893 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_O_I1[8]
.sym 46894 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I0_O[3]
.sym 46895 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_27_I1_SB_LUT4_O_1_I2[2]
.sym 46896 soc.cpu.reg_out[3]
.sym 46897 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_27_I1[2]
.sym 46898 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_27_I1[0]
.sym 46899 soc.cpu.pcpi_rs1[8]
.sym 46900 soc.cpu.cpu_state[2]
.sym 46901 soc.cpu.cpu_state[3]
.sym 46902 soc.cpu.reg_out[6]
.sym 46903 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_23_I3[1]
.sym 46904 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_27_I1_SB_LUT4_O_1_I2[3]
.sym 46906 soc.cpu.latched_stalu
.sym 46907 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_4_I0_SB_LUT4_O_1_I3[0]
.sym 46909 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_4_I0[3]
.sym 46910 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_10_I2_SB_LUT4_O_I2[1]
.sym 46911 soc.cpu.latched_store_SB_LUT4_I3_O[0]
.sym 46912 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_25_I3[1]
.sym 46914 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_10_I2_SB_LUT4_O_I2[1]
.sym 46915 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_27_I1_SB_LUT4_O_1_I2[3]
.sym 46916 soc.cpu.do_waitirq_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1_I3[0]
.sym 46917 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_27_I1_SB_LUT4_O_1_I2[2]
.sym 46920 soc.cpu.alu_out_q[3]
.sym 46921 soc.cpu.reg_out[3]
.sym 46922 soc.cpu.latched_store_SB_LUT4_I3_O[0]
.sym 46923 soc.cpu.latched_stalu
.sym 46926 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_25_I3[1]
.sym 46927 soc.cpu.reg_out[6]
.sym 46929 soc.cpu.latched_store_SB_LUT4_I3_1_O[3]
.sym 46933 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_23_I3[1]
.sym 46934 soc.cpu.latched_store_SB_LUT4_I3_1_O[3]
.sym 46935 soc.cpu.reg_out[8]
.sym 46938 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_4_I0_SB_LUT4_O_1_I3[2]
.sym 46939 soc.cpu.cpu_state[4]
.sym 46941 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_4_I0_SB_LUT4_O_1_I3[0]
.sym 46944 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_4_I0[3]
.sym 46945 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I0_O[3]
.sym 46946 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_4_I0[2]
.sym 46947 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_4_I0[0]
.sym 46950 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_27_I1[2]
.sym 46951 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_27_I1[0]
.sym 46953 soc.cpu.cpu_state[2]
.sym 46956 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_O_I1[8]
.sym 46957 soc.cpu.pcpi_rs1[8]
.sym 46958 soc.cpu.cpu_state[4]
.sym 46959 soc.cpu.cpu_state[3]
.sym 46961 clk$SB_IO_IN_$glb_clk
.sym 46962 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 46964 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[21]
.sym 46966 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[22]
.sym 46968 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[23]
.sym 46970 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[24]
.sym 46973 soc.cpu.latched_store_SB_LUT4_I1_O[1]
.sym 46979 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I2_SB_LUT4_O_I2[0]
.sym 46980 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_4_I0[0]
.sym 46983 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_27_I1_SB_LUT4_O_1_I2[2]
.sym 46985 soc.cpu.decoded_imm[11]
.sym 46986 soc.cpu.decoded_imm[4]
.sym 46987 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[7]
.sym 46988 soc.cpu.cpu_state[4]
.sym 46989 soc.cpu.next_pc[18]
.sym 46990 soc.cpu.cpuregs_rs1[15]
.sym 46991 soc.cpu.alu_out_q[7]
.sym 46992 soc.cpu.reg_out[3]
.sym 46993 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[4]
.sym 46994 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_I3[2]
.sym 46995 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[2]
.sym 46996 soc.cpu.trap_SB_LUT4_I2_O
.sym 46997 soc.cpu.reg_out[2]
.sym 46998 soc.cpu.cpu_state[2]
.sym 47004 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_20_I3[2]
.sym 47005 soc.cpu.cpu_state[2]
.sym 47007 soc.cpu.cpuregs.wdata_SB_LUT4_O_1_I1_SB_LUT4_O_I2[2]
.sym 47008 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[0]
.sym 47009 soc.cpu.alu_out_q[7]
.sym 47010 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O[3]
.sym 47011 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_O_I1[15]
.sym 47012 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_26_I3[2]
.sym 47013 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O[2]
.sym 47015 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_10_I2_SB_LUT4_O_I2[1]
.sym 47016 soc.cpu.reg_out[7]
.sym 47017 soc.cpu.irq_pending[15]
.sym 47018 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O[1]
.sym 47019 soc.cpu.cpu_state[4]
.sym 47020 soc.cpu.reg_out[5]
.sym 47021 soc.cpu.cpu_state[3]
.sym 47022 soc.cpu.latched_store_SB_LUT4_I3_O[0]
.sym 47023 soc.cpu.cpuregs.wdata_SB_LUT4_O_1_I1_SB_LUT4_O_I2[3]
.sym 47024 soc.cpu.latched_stalu
.sym 47025 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_26_I3[1]
.sym 47026 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_23_I3[2]
.sym 47028 soc.cpu.alu_out_SB_LUT4_O_16_I2_SB_LUT4_O_I3[1]
.sym 47030 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_23_I3[1]
.sym 47031 soc.cpu.latched_store_SB_LUT4_I1_O[0]
.sym 47032 soc.cpu.latched_store_SB_LUT4_I3_1_O[3]
.sym 47035 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_24_I3[1]
.sym 47037 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O[2]
.sym 47038 soc.cpu.cpu_state[2]
.sym 47039 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O[3]
.sym 47040 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O[1]
.sym 47043 soc.cpu.latched_store_SB_LUT4_I3_1_O[3]
.sym 47044 soc.cpu.reg_out[5]
.sym 47045 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_26_I3[1]
.sym 47049 soc.cpu.cpu_state[4]
.sym 47050 soc.cpu.alu_out_SB_LUT4_O_16_I2_SB_LUT4_O_I3[1]
.sym 47051 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_20_I3[2]
.sym 47055 soc.cpu.reg_out[7]
.sym 47056 soc.cpu.latched_stalu
.sym 47057 soc.cpu.alu_out_q[7]
.sym 47058 soc.cpu.latched_store_SB_LUT4_I3_O[0]
.sym 47061 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_23_I3[2]
.sym 47062 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_23_I3[1]
.sym 47063 soc.cpu.latched_store_SB_LUT4_I1_O[0]
.sym 47067 soc.cpu.cpuregs.wdata_SB_LUT4_O_1_I1_SB_LUT4_O_I2[3]
.sym 47068 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_24_I3[1]
.sym 47069 soc.cpu.cpuregs.wdata_SB_LUT4_O_1_I1_SB_LUT4_O_I2[2]
.sym 47070 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[0]
.sym 47073 soc.cpu.irq_pending[15]
.sym 47074 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_O_I1[15]
.sym 47075 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_10_I2_SB_LUT4_O_I2[1]
.sym 47076 soc.cpu.cpu_state[3]
.sym 47079 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_26_I3[1]
.sym 47081 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_26_I3[2]
.sym 47082 soc.cpu.latched_store_SB_LUT4_I1_O[0]
.sym 47084 clk$SB_IO_IN_$glb_clk
.sym 47085 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 47087 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[25]
.sym 47089 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[26]
.sym 47091 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[27]
.sym 47093 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[28]
.sym 47096 soc.cpu.instr_timer
.sym 47098 soc.cpu.cpu_state[4]
.sym 47100 soc.cpu.reg_pc[3]
.sym 47103 $PACKER_VCC_NET
.sym 47104 soc.cpu.decoded_imm[9]
.sym 47107 soc.cpu.cpu_state[4]
.sym 47108 UART_RX_SB_LUT4_I1_I0[3]
.sym 47109 soc.cpu.alu_out_SB_LUT4_O_5_I2_SB_LUT4_O_I3[1]
.sym 47110 soc.cpu.irq_mask[9]
.sym 47111 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_26_I3[1]
.sym 47112 soc.cpu.latched_store_SB_LUT4_I3_O[0]
.sym 47113 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_25_I1[3]
.sym 47114 soc.cpu.alu_out_SB_LUT4_O_16_I2_SB_LUT4_O_I3[1]
.sym 47115 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[3]
.sym 47116 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_23_I3[1]
.sym 47117 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[6]
.sym 47119 soc.cpu.reg_pc[8]
.sym 47120 soc.cpu.next_pc[27]
.sym 47121 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_24_I3[1]
.sym 47128 soc.cpu.reg_out[7]
.sym 47129 soc.cpu.reg_out[15]
.sym 47130 soc.cpu.pcpi_rs1[11]
.sym 47131 soc.cpu.cpu_state[3]
.sym 47132 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 47133 soc.cpu.latched_stalu
.sym 47134 soc.cpu.latched_store_SB_LUT4_I1_O[2]
.sym 47136 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[0]
.sym 47137 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_24_I1[3]
.sym 47138 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_24_I1[2]
.sym 47139 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_24_I1[1]
.sym 47140 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I0_O[3]
.sym 47143 soc.cpu.cpuregs.wdata_SB_LUT4_O_26_I2_SB_LUT4_O_I2[0]
.sym 47144 soc.cpu.latched_store_SB_LUT4_I3_1_O[1]
.sym 47145 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_O_I1[11]
.sym 47147 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_29_I3[1]
.sym 47148 soc.cpu.cpu_state[4]
.sym 47149 soc.cpu.latched_store_SB_LUT4_I1_O[0]
.sym 47150 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_16_I3[1]
.sym 47151 soc.cpu.alu_out_q[7]
.sym 47153 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_23_I3[1]
.sym 47154 soc.cpu.latched_store_SB_LUT4_I3_1_O[3]
.sym 47156 soc.cpu.latched_store_SB_LUT4_I1_O[1]
.sym 47157 soc.cpu.reg_out[2]
.sym 47160 soc.cpu.latched_store_SB_LUT4_I1_O[1]
.sym 47161 soc.cpu.latched_store_SB_LUT4_I3_1_O[1]
.sym 47162 soc.cpu.latched_store_SB_LUT4_I3_1_O[3]
.sym 47166 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_24_I1[3]
.sym 47167 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_24_I1[2]
.sym 47168 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_24_I1[1]
.sym 47169 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I0_O[3]
.sym 47172 soc.cpu.latched_store_SB_LUT4_I3_1_O[3]
.sym 47173 soc.cpu.reg_out[7]
.sym 47174 soc.cpu.latched_stalu
.sym 47175 soc.cpu.alu_out_q[7]
.sym 47178 soc.cpu.cpu_state[4]
.sym 47179 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_O_I1[11]
.sym 47180 soc.cpu.pcpi_rs1[11]
.sym 47181 soc.cpu.cpu_state[3]
.sym 47184 soc.cpu.latched_store_SB_LUT4_I1_O[0]
.sym 47185 soc.cpu.latched_store_SB_LUT4_I1_O[2]
.sym 47186 soc.cpu.latched_store_SB_LUT4_I1_O[1]
.sym 47190 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_23_I3[1]
.sym 47191 soc.cpu.cpuregs.wdata_SB_LUT4_O_26_I2_SB_LUT4_O_I2[0]
.sym 47192 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 47193 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[0]
.sym 47196 soc.cpu.reg_out[15]
.sym 47197 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_16_I3[1]
.sym 47198 soc.cpu.latched_store_SB_LUT4_I3_1_O[3]
.sym 47202 soc.cpu.reg_out[2]
.sym 47203 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_29_I3[1]
.sym 47205 soc.cpu.latched_store_SB_LUT4_I3_1_O[3]
.sym 47207 clk$SB_IO_IN_$glb_clk
.sym 47208 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 47210 iomem_addr[31]
.sym 47211 soc.cpu.next_pc[13]
.sym 47213 soc.cpu.trap_SB_LUT4_I2_O
.sym 47215 soc.cpu.next_pc[14]
.sym 47216 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[0]
.sym 47219 soc.cpu.compressed_instr_SB_LUT4_I1_O[23]
.sym 47220 soc.cpu.instr_maskirq
.sym 47224 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[0]
.sym 47227 soc.cpu.pcpi_rs1[29]
.sym 47229 soc.cpu.latched_stalu
.sym 47230 UART_RX_SB_LUT4_I1_I0[3]
.sym 47233 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[2]
.sym 47234 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_23_I1_SB_LUT4_O_1_I2[1]
.sym 47235 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[13]
.sym 47236 soc.cpu.decoded_imm[10]
.sym 47237 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_26_I3[1]
.sym 47238 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[10]
.sym 47239 display.refresh_tick_SB_DFFSR_C_Q_SB_LUT4_I2_O[2]
.sym 47240 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[0]
.sym 47241 soc.cpu.decoded_imm[14]
.sym 47242 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_28_I3[1]
.sym 47243 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O[1]
.sym 47244 soc.cpu.next_pc[2]
.sym 47250 soc.cpu.reg_next_pc_SB_DFFESR_Q_26_D_SB_LUT4_O_I0[0]
.sym 47251 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[6]
.sym 47252 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_24_I3[2]
.sym 47253 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_17_I3[1]
.sym 47254 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_17_I3[2]
.sym 47255 soc.cpu.reg_next_pc_SB_DFFESR_Q_26_D_SB_LUT4_O_I0[1]
.sym 47258 soc.cpu.alu_out_q[1]
.sym 47259 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[7]
.sym 47260 soc.cpu.latched_store_SB_LUT4_I3_O[0]
.sym 47261 soc.cpu.latched_store_SB_LUT4_I1_O[0]
.sym 47265 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O[2]
.sym 47268 soc.cpu.reg_out[1]
.sym 47270 soc.cpu.latched_stalu
.sym 47271 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[3]
.sym 47273 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[0]
.sym 47274 soc.cpu.latched_store_SB_LUT4_I3_1_O[3]
.sym 47279 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_24_I3[1]
.sym 47280 soc.cpu.latched_store_SB_LUT4_I1_O[0]
.sym 47283 soc.cpu.reg_out[1]
.sym 47284 soc.cpu.alu_out_q[1]
.sym 47285 soc.cpu.latched_stalu
.sym 47286 soc.cpu.latched_store_SB_LUT4_I3_1_O[3]
.sym 47290 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_24_I3[2]
.sym 47291 soc.cpu.latched_store_SB_LUT4_I1_O[0]
.sym 47292 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_24_I3[1]
.sym 47297 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[7]
.sym 47303 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[0]
.sym 47307 soc.cpu.reg_next_pc_SB_DFFESR_Q_26_D_SB_LUT4_O_I0[0]
.sym 47308 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[3]
.sym 47309 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O[2]
.sym 47310 soc.cpu.reg_next_pc_SB_DFFESR_Q_26_D_SB_LUT4_O_I0[1]
.sym 47314 soc.cpu.latched_store_SB_LUT4_I1_O[0]
.sym 47315 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_17_I3[1]
.sym 47316 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_17_I3[2]
.sym 47320 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[6]
.sym 47325 soc.cpu.latched_store_SB_LUT4_I3_O[0]
.sym 47326 soc.cpu.reg_out[1]
.sym 47327 soc.cpu.alu_out_q[1]
.sym 47328 soc.cpu.latched_stalu
.sym 47329 soc.cpu.instr_sll_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_I3_1_O[1]_$glb_ce
.sym 47330 clk$SB_IO_IN_$glb_clk
.sym 47331 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 47332 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_26_I3[1]
.sym 47333 soc.cpu.reg_next_pc_SB_DFFESR_Q_23_D_SB_LUT4_O_I0[0]
.sym 47334 soc.cpu.next_pc[12]
.sym 47335 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_23_I1[3]
.sym 47336 soc.cpu.reg_next_pc_SB_DFFESR_Q_25_D_SB_LUT4_O_I0[0]
.sym 47337 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_24_I3[1]
.sym 47338 soc.cpu.next_pc[9]
.sym 47339 soc.cpu.reg_next_pc_SB_DFFESR_Q_23_D_SB_LUT4_O_I0[1]
.sym 47342 display.refresh_tick_SB_DFFSR_C_Q_SB_LUT4_I2_O[0]
.sym 47345 flash_io0_oe_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_LUT4_O_I2[0]
.sym 47348 soc.cpu.latched_is_lb_SB_LUT4_I3_I2[0]
.sym 47349 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_17_I3[1]
.sym 47351 soc.cpu.cpuregs.regs.0.0.0_RADDR_1
.sym 47352 soc.cpu.mem_wstrb_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I2_O
.sym 47353 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O[2]
.sym 47354 soc.cpu.reg_out[5]
.sym 47355 soc.cpu.latched_compr_SB_LUT4_I1_O[2]
.sym 47356 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_29_I3[1]
.sym 47357 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[3]
.sym 47358 soc.cpu.reg_next_pc_SB_DFFESR_Q_17_D_SB_LUT4_O_I3[2]
.sym 47359 soc.cpu.reg_pc[1]
.sym 47360 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I0_O[3]
.sym 47361 soc.cpu.mem_do_prefetch_SB_LUT4_I3_1_O[1]
.sym 47363 $PACKER_VCC_NET
.sym 47364 display.refresh_tick_SB_DFFSR_C_Q_SB_LUT4_I2_O[1]
.sym 47365 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O[2]
.sym 47366 soc.cpu.instr_timer
.sym 47367 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[5]
.sym 47375 soc.cpu.reg_next_pc_SB_DFFESR_Q_28_D_SB_LUT4_O_I0[1]
.sym 47376 soc.cpu.compressed_instr_SB_LUT4_I1_O[3]
.sym 47380 soc.cpu.compressed_instr_SB_LUT4_I1_O[7]
.sym 47382 soc.cpu.compressed_instr_SB_LUT4_I1_O[1]
.sym 47385 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[3]
.sym 47386 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[7]
.sym 47387 soc.cpu.reg_next_pc_SB_DFFESR_Q_22_D_SB_LUT4_O_I0[0]
.sym 47388 soc.cpu.reg_next_pc_SB_DFFESR_Q_28_D_SB_LUT4_O_I0[0]
.sym 47390 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[1]
.sym 47393 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O[1]
.sym 47395 soc.cpu.reg_next_pc_SB_DFFESR_Q_9_D_SB_LUT4_O_I0_SB_LUT4_O_I1[7]
.sym 47396 soc.cpu.reg_next_pc_SB_DFFESR_Q_9_D_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 47397 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[1]
.sym 47398 soc.cpu.reg_next_pc_SB_DFFESR_Q_22_D_SB_LUT4_O_I0[1]
.sym 47400 soc.cpu.reg_next_pc_SB_DFFESR_Q_9_D_SB_LUT4_O_I0_SB_LUT4_O_I1[3]
.sym 47401 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O[2]
.sym 47403 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O[1]
.sym 47404 soc.cpu.instr_waitirq_SB_LUT4_I2_O[3]
.sym 47406 soc.cpu.instr_waitirq_SB_LUT4_I2_O[3]
.sym 47407 soc.cpu.compressed_instr_SB_LUT4_I1_O[3]
.sym 47408 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O[1]
.sym 47409 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[3]
.sym 47412 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[1]
.sym 47413 soc.cpu.reg_next_pc_SB_DFFESR_Q_9_D_SB_LUT4_O_I0_SB_LUT4_O_I1[7]
.sym 47414 soc.cpu.compressed_instr_SB_LUT4_I1_O[7]
.sym 47415 soc.cpu.instr_waitirq_SB_LUT4_I2_O[3]
.sym 47418 soc.cpu.instr_waitirq_SB_LUT4_I2_O[3]
.sym 47419 soc.cpu.reg_next_pc_SB_DFFESR_Q_9_D_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 47420 soc.cpu.compressed_instr_SB_LUT4_I1_O[1]
.sym 47421 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[1]
.sym 47424 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O[2]
.sym 47425 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[7]
.sym 47426 soc.cpu.reg_next_pc_SB_DFFESR_Q_22_D_SB_LUT4_O_I0[0]
.sym 47427 soc.cpu.reg_next_pc_SB_DFFESR_Q_22_D_SB_LUT4_O_I0[1]
.sym 47430 soc.cpu.reg_next_pc_SB_DFFESR_Q_28_D_SB_LUT4_O_I0[0]
.sym 47431 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[1]
.sym 47432 soc.cpu.reg_next_pc_SB_DFFESR_Q_28_D_SB_LUT4_O_I0[1]
.sym 47433 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O[2]
.sym 47436 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[1]
.sym 47437 soc.cpu.instr_waitirq_SB_LUT4_I2_O[3]
.sym 47438 soc.cpu.compressed_instr_SB_LUT4_I1_O[3]
.sym 47439 soc.cpu.reg_next_pc_SB_DFFESR_Q_9_D_SB_LUT4_O_I0_SB_LUT4_O_I1[3]
.sym 47442 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[7]
.sym 47443 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O[1]
.sym 47444 soc.cpu.instr_waitirq_SB_LUT4_I2_O[3]
.sym 47445 soc.cpu.compressed_instr_SB_LUT4_I1_O[7]
.sym 47448 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[1]
.sym 47449 soc.cpu.compressed_instr_SB_LUT4_I1_O[1]
.sym 47450 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O[1]
.sym 47451 soc.cpu.instr_waitirq_SB_LUT4_I2_O[3]
.sym 47452 soc.cpu.instr_sll_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_I3_1_O[1]_$glb_ce
.sym 47453 clk$SB_IO_IN_$glb_clk
.sym 47454 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 47455 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_18_I3[1]
.sym 47456 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_22_I3[1]
.sym 47457 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_19_I3[1]
.sym 47458 soc.cpu.compressed_instr_SB_LUT4_I3_O[1]
.sym 47459 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_28_I3[1]
.sym 47460 soc.cpu.reg_next_pc_SB_DFFESR_Q_21_D_SB_LUT4_O_I1[0]
.sym 47461 soc.cpu.reg_next_pc_SB_DFFESR_Q_21_D_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 47462 soc.cpu.reg_next_pc_SB_DFFESR_Q_25_D_SB_LUT4_O_I0[1]
.sym 47465 display.refresh_tick_SB_DFFSR_C_Q_SB_LUT4_I2_O[1]
.sym 47466 display.refresh_tick_SB_DFFSR_C_Q_SB_LUT4_I2_O[2]
.sym 47469 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_23_I1_SB_LUT4_O_1_I2[2]
.sym 47472 soc.cpu.cpuregs.regs.0.0.1_RDATA[2]
.sym 47473 soc.cpu.instr_sll_SB_LUT4_I1_O_SB_LUT4_I0_O[1]
.sym 47474 soc.cpu.latched_store_SB_LUT4_I3_1_O[3]
.sym 47477 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_27_I1_SB_LUT4_O_1_I2[2]
.sym 47478 soc.cpu.cpu_state[3]
.sym 47479 soc.cpu.decoded_imm[5]
.sym 47480 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[2]
.sym 47481 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[1]
.sym 47482 soc.cpu.reg_next_pc_SB_DFFESR_Q_9_D_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 47483 soc.cpu.instr_waitirq_SB_LUT4_I2_O[3]
.sym 47484 soc.cpu.cpu_state[4]
.sym 47485 soc.cpu.next_pc[18]
.sym 47486 soc.cpu.reg_next_pc_SB_DFFESR_Q_9_D_SB_LUT4_O_I0_SB_LUT4_O_I1[3]
.sym 47487 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[7]
.sym 47488 soc.cpu.reg_next_pc_SB_DFFESR_Q_9_D_SB_LUT4_O_I0_SB_LUT4_O_I1[4]
.sym 47489 soc.cpu.compressed_instr_SB_LUT4_I1_O[21]
.sym 47490 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[4]
.sym 47498 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[6]
.sym 47507 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[1]
.sym 47512 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[2]
.sym 47513 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[7]
.sym 47515 soc.cpu.compressed_instr_SB_LUT4_I3_O[1]
.sym 47517 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[3]
.sym 47519 soc.cpu.compressed_instr
.sym 47520 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[4]
.sym 47523 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[0]
.sym 47527 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[5]
.sym 47528 soc.cpu.compressed_instr_SB_CARRY_I0_CO[1]
.sym 47530 soc.cpu.compressed_instr
.sym 47531 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[0]
.sym 47534 soc.cpu.compressed_instr_SB_CARRY_I0_CO[2]
.sym 47536 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[1]
.sym 47537 soc.cpu.compressed_instr_SB_LUT4_I3_O[1]
.sym 47538 soc.cpu.compressed_instr_SB_CARRY_I0_CO[1]
.sym 47540 soc.cpu.compressed_instr_SB_CARRY_I0_CO[3]
.sym 47543 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[2]
.sym 47544 soc.cpu.compressed_instr_SB_CARRY_I0_CO[2]
.sym 47546 soc.cpu.compressed_instr_SB_CARRY_I0_CO[4]
.sym 47549 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[3]
.sym 47550 soc.cpu.compressed_instr_SB_CARRY_I0_CO[3]
.sym 47552 soc.cpu.compressed_instr_SB_CARRY_I0_CO[5]
.sym 47554 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[4]
.sym 47556 soc.cpu.compressed_instr_SB_CARRY_I0_CO[4]
.sym 47558 soc.cpu.compressed_instr_SB_CARRY_I0_CO[6]
.sym 47560 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[5]
.sym 47562 soc.cpu.compressed_instr_SB_CARRY_I0_CO[5]
.sym 47564 soc.cpu.compressed_instr_SB_CARRY_I0_CO[7]
.sym 47567 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[6]
.sym 47568 soc.cpu.compressed_instr_SB_CARRY_I0_CO[6]
.sym 47570 soc.cpu.compressed_instr_SB_CARRY_I0_CO[8]
.sym 47573 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[7]
.sym 47574 soc.cpu.compressed_instr_SB_CARRY_I0_CO[7]
.sym 47578 soc.cpu.decoded_imm[6]
.sym 47579 soc.cpu.reg_next_pc_SB_DFFESR_Q_18_D_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 47580 soc.cpu.decoded_imm[7]
.sym 47581 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_17_I3[2]
.sym 47582 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_17_I3_SB_LUT4_O_I1[3]
.sym 47583 soc.cpu.reg_next_pc_SB_DFFESR_Q_18_D_SB_LUT4_O_I1[0]
.sym 47584 soc.cpu.decoded_imm[5]
.sym 47585 soc.cpu.reg_next_pc_SB_DFFESR_Q_24_D_SB_LUT4_O_I0[1]
.sym 47588 display.refresh_tick_SB_DFFSR_C_Q_SB_LUT4_I2_O[3]
.sym 47590 soc.cpu.decoded_imm[3]
.sym 47592 UART_RX_SB_LUT4_I1_I0[3]
.sym 47593 soc.cpu.instr_sh_SB_LUT4_I1_O[1]
.sym 47594 soc.cpu.instr_sh_SB_LUT4_I1_O[1]
.sym 47595 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[12]
.sym 47596 soc.cpu.compressed_instr_SB_LUT4_I1_O[2]
.sym 47600 $PACKER_VCC_NET
.sym 47601 soc.cpu.decoded_imm[0]
.sym 47602 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_19_I3[1]
.sym 47603 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[3]
.sym 47604 soc.cpu.next_pc[27]
.sym 47605 soc.cpu.decoded_imm_j[7]
.sym 47607 soc.cpu.compressed_instr_SB_LUT4_I1_O[16]
.sym 47608 soc.cpu.reg_pc[29]
.sym 47609 soc.cpu.reg_next_pc_SB_DFFESR_Q_9_D_SB_LUT4_O_I0_SB_LUT4_O_I1[11]
.sym 47610 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[6]
.sym 47611 soc.cpu.decoded_imm[6]
.sym 47612 soc.cpu.compressed_instr_SB_LUT4_I1_O[9]
.sym 47613 soc.cpu.decoded_imm[14]
.sym 47614 soc.cpu.compressed_instr_SB_CARRY_I0_CO[8]
.sym 47620 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[8]
.sym 47626 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[13]
.sym 47629 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[9]
.sym 47637 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[15]
.sym 47642 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[11]
.sym 47643 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[10]
.sym 47647 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[14]
.sym 47648 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[12]
.sym 47651 soc.cpu.compressed_instr_SB_CARRY_I0_CO[9]
.sym 47653 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[8]
.sym 47655 soc.cpu.compressed_instr_SB_CARRY_I0_CO[8]
.sym 47657 soc.cpu.compressed_instr_SB_CARRY_I0_CO[10]
.sym 47660 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[9]
.sym 47661 soc.cpu.compressed_instr_SB_CARRY_I0_CO[9]
.sym 47663 soc.cpu.compressed_instr_SB_CARRY_I0_CO[11]
.sym 47665 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[10]
.sym 47667 soc.cpu.compressed_instr_SB_CARRY_I0_CO[10]
.sym 47669 soc.cpu.compressed_instr_SB_CARRY_I0_CO[12]
.sym 47672 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[11]
.sym 47673 soc.cpu.compressed_instr_SB_CARRY_I0_CO[11]
.sym 47675 soc.cpu.compressed_instr_SB_CARRY_I0_CO[13]
.sym 47678 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[12]
.sym 47679 soc.cpu.compressed_instr_SB_CARRY_I0_CO[12]
.sym 47681 soc.cpu.compressed_instr_SB_CARRY_I0_CO[14]
.sym 47684 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[13]
.sym 47685 soc.cpu.compressed_instr_SB_CARRY_I0_CO[13]
.sym 47687 soc.cpu.compressed_instr_SB_CARRY_I0_CO[15]
.sym 47689 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[14]
.sym 47691 soc.cpu.compressed_instr_SB_CARRY_I0_CO[14]
.sym 47693 soc.cpu.compressed_instr_SB_CARRY_I0_CO[16]
.sym 47695 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[15]
.sym 47697 soc.cpu.compressed_instr_SB_CARRY_I0_CO[15]
.sym 47702 soc.cpu.reg_next_pc_SB_DFFESR_Q_9_D_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 47703 soc.cpu.reg_next_pc_SB_DFFESR_Q_9_D_SB_LUT4_O_I0_SB_LUT4_O_I1[2]
.sym 47704 soc.cpu.reg_next_pc_SB_DFFESR_Q_9_D_SB_LUT4_O_I0_SB_LUT4_O_I1[3]
.sym 47705 soc.cpu.reg_next_pc_SB_DFFESR_Q_9_D_SB_LUT4_O_I0_SB_LUT4_O_I1[4]
.sym 47706 soc.cpu.reg_next_pc_SB_DFFESR_Q_9_D_SB_LUT4_O_I0_SB_LUT4_O_I1[5]
.sym 47707 soc.cpu.reg_next_pc_SB_DFFESR_Q_9_D_SB_LUT4_O_I0_SB_LUT4_O_I1[6]
.sym 47708 soc.cpu.reg_next_pc_SB_DFFESR_Q_9_D_SB_LUT4_O_I0_SB_LUT4_O_I1[7]
.sym 47712 soc.cpu.compressed_instr_SB_LUT4_I1_O[26]
.sym 47714 soc.cpu.decoded_imm[5]
.sym 47715 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[9]
.sym 47716 soc.cpu.cpu_state[3]
.sym 47717 soc.cpu.compressed_instr
.sym 47718 soc.cpu.decoded_imm[2]
.sym 47719 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O[1]
.sym 47720 soc.cpu.decoded_imm[9]
.sym 47721 soc.cpu.cpu_state_SB_DFF_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_1_I3[0]
.sym 47722 soc.cpu.decoded_rs1_SB_DFFE_Q_1_D[2]
.sym 47723 UART_RX_SB_LUT4_I1_I0[3]
.sym 47724 soc.cpu.decoded_imm[7]
.sym 47725 soc.cpu.decoded_imm[14]
.sym 47726 soc.cpu.compressed_instr_SB_LUT4_I1_O[10]
.sym 47727 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[11]
.sym 47728 soc.cpu.decoded_imm[10]
.sym 47729 soc.cpu.compressed_instr_SB_LUT4_I1_O[22]
.sym 47730 soc.cpu.compressed_instr_SB_LUT4_I1_O[12]
.sym 47731 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[10]
.sym 47732 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[13]
.sym 47733 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[20]
.sym 47734 soc.cpu.compressed_instr_SB_LUT4_I1_O[14]
.sym 47735 soc.cpu.reg_pc[22]
.sym 47736 display.refresh_tick_SB_DFFSR_C_Q_SB_LUT4_I2_O[2]
.sym 47737 soc.cpu.compressed_instr_SB_CARRY_I0_CO[16]
.sym 47742 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[16]
.sym 47749 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[22]
.sym 47755 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[18]
.sym 47759 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[20]
.sym 47767 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[17]
.sym 47768 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[19]
.sym 47771 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[21]
.sym 47772 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[23]
.sym 47774 soc.cpu.compressed_instr_SB_CARRY_I0_CO[17]
.sym 47777 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[16]
.sym 47778 soc.cpu.compressed_instr_SB_CARRY_I0_CO[16]
.sym 47780 soc.cpu.compressed_instr_SB_CARRY_I0_CO[18]
.sym 47782 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[17]
.sym 47784 soc.cpu.compressed_instr_SB_CARRY_I0_CO[17]
.sym 47786 soc.cpu.compressed_instr_SB_CARRY_I0_CO[19]
.sym 47789 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[18]
.sym 47790 soc.cpu.compressed_instr_SB_CARRY_I0_CO[18]
.sym 47792 soc.cpu.compressed_instr_SB_CARRY_I0_CO[20]
.sym 47795 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[19]
.sym 47796 soc.cpu.compressed_instr_SB_CARRY_I0_CO[19]
.sym 47798 soc.cpu.compressed_instr_SB_CARRY_I0_CO[21]
.sym 47800 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[20]
.sym 47802 soc.cpu.compressed_instr_SB_CARRY_I0_CO[20]
.sym 47804 soc.cpu.compressed_instr_SB_CARRY_I0_CO[22]
.sym 47806 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[21]
.sym 47808 soc.cpu.compressed_instr_SB_CARRY_I0_CO[21]
.sym 47810 soc.cpu.compressed_instr_SB_CARRY_I0_CO[23]
.sym 47812 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[22]
.sym 47814 soc.cpu.compressed_instr_SB_CARRY_I0_CO[22]
.sym 47816 soc.cpu.compressed_instr_SB_CARRY_I0_CO[24]
.sym 47819 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[23]
.sym 47820 soc.cpu.compressed_instr_SB_CARRY_I0_CO[23]
.sym 47824 soc.cpu.reg_next_pc_SB_DFFESR_Q_9_D_SB_LUT4_O_I0_SB_LUT4_O_I1[8]
.sym 47825 soc.cpu.reg_next_pc_SB_DFFESR_Q_9_D_SB_LUT4_O_I0_SB_LUT4_O_I1[9]
.sym 47826 soc.cpu.reg_next_pc_SB_DFFESR_Q_9_D_SB_LUT4_O_I0_SB_LUT4_O_I1[10]
.sym 47827 soc.cpu.reg_next_pc_SB_DFFESR_Q_9_D_SB_LUT4_O_I0_SB_LUT4_O_I1[11]
.sym 47828 soc.cpu.reg_next_pc_SB_DFFESR_Q_9_D_SB_LUT4_O_I0_SB_LUT4_O_I1[12]
.sym 47829 soc.cpu.reg_next_pc_SB_DFFESR_Q_9_D_SB_LUT4_O_I0_SB_LUT4_O_I1[13]
.sym 47830 soc.cpu.reg_next_pc_SB_DFFESR_Q_9_D_SB_LUT4_O_I0_SB_LUT4_O_I1[14]
.sym 47831 soc.cpu.reg_next_pc_SB_DFFESR_Q_9_D_SB_LUT4_O_I0_SB_LUT4_O_I1[15]
.sym 47834 soc.cpu.compressed_instr_SB_LUT4_I1_O[27]
.sym 47836 soc.cpu.decoded_imm[23]
.sym 47838 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2[2]
.sym 47839 soc.cpu.cpu_state_SB_DFF_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_1_I3[0]
.sym 47840 soc.cpu.cpu_state_SB_DFF_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_1_I3[0]
.sym 47841 soc.cpu.reg_next_pc_SB_DFFESR_Q_9_D_SB_LUT4_O_I0_SB_LUT4_O_I1[7]
.sym 47842 flash_io0_oe_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_LUT4_O_I2[0]
.sym 47843 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[1]
.sym 47845 soc.cpu.compressed_instr
.sym 47848 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O[2]
.sym 47849 soc.cpu.reg_next_pc_SB_DFFESR_Q_17_D_SB_LUT4_O_I3[2]
.sym 47850 soc.cpu.instr_timer
.sym 47851 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[14]
.sym 47852 display.refresh_tick_SB_DFFSR_C_Q_SB_LUT4_I2_O[1]
.sym 47854 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[19]
.sym 47855 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_17_I3[2]
.sym 47856 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[27]
.sym 47857 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I3[1]
.sym 47858 soc.cpu.compressed_instr_SB_LUT4_I1_O[25]
.sym 47859 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[24]
.sym 47860 soc.cpu.compressed_instr_SB_CARRY_I0_CO[24]
.sym 47866 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[24]
.sym 47867 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[27]
.sym 47868 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O[0]
.sym 47872 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1[0]
.sym 47877 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[28]
.sym 47879 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[26]
.sym 47882 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[25]
.sym 47883 soc.cpu.decoder_pseudo_trigger_SB_LUT4_I2_O[0]
.sym 47887 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[1]
.sym 47890 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[30]
.sym 47892 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[29]
.sym 47896 soc.cpu.decoded_imm_j[10]
.sym 47897 soc.cpu.compressed_instr_SB_CARRY_I0_CO[25]
.sym 47899 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[24]
.sym 47901 soc.cpu.compressed_instr_SB_CARRY_I0_CO[24]
.sym 47903 soc.cpu.compressed_instr_SB_CARRY_I0_CO[26]
.sym 47906 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[25]
.sym 47907 soc.cpu.compressed_instr_SB_CARRY_I0_CO[25]
.sym 47909 soc.cpu.compressed_instr_SB_CARRY_I0_CO[27]
.sym 47911 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[26]
.sym 47913 soc.cpu.compressed_instr_SB_CARRY_I0_CO[26]
.sym 47915 soc.cpu.compressed_instr_SB_CARRY_I0_CO[28]
.sym 47917 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[27]
.sym 47919 soc.cpu.compressed_instr_SB_CARRY_I0_CO[27]
.sym 47921 soc.cpu.compressed_instr_SB_CARRY_I0_CO[29]
.sym 47923 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[28]
.sym 47925 soc.cpu.compressed_instr_SB_CARRY_I0_CO[28]
.sym 47927 soc.cpu.compressed_instr_SB_CARRY_I0_CO[30]
.sym 47929 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[29]
.sym 47931 soc.cpu.compressed_instr_SB_CARRY_I0_CO[29]
.sym 47936 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[30]
.sym 47937 soc.cpu.compressed_instr_SB_CARRY_I0_CO[30]
.sym 47940 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1[0]
.sym 47941 soc.cpu.decoded_imm_j[10]
.sym 47942 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O[0]
.sym 47943 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[1]
.sym 47944 soc.cpu.decoder_pseudo_trigger_SB_LUT4_I2_O[0]
.sym 47945 clk$SB_IO_IN_$glb_clk
.sym 47946 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_$glb_sr
.sym 47947 soc.cpu.reg_next_pc_SB_DFFESR_Q_9_D_SB_LUT4_O_I0_SB_LUT4_O_I1[16]
.sym 47948 soc.cpu.reg_next_pc_SB_DFFESR_Q_9_D_SB_LUT4_O_I0_SB_LUT4_O_I1[17]
.sym 47949 soc.cpu.reg_next_pc_SB_DFFESR_Q_9_D_SB_LUT4_O_I0_SB_LUT4_O_I1[18]
.sym 47950 soc.cpu.reg_next_pc_SB_DFFESR_Q_9_D_SB_LUT4_O_I0_SB_LUT4_O_I1[19]
.sym 47951 soc.cpu.reg_next_pc_SB_DFFESR_Q_9_D_SB_LUT4_O_I0_SB_LUT4_O_I1[20]
.sym 47952 soc.cpu.reg_next_pc_SB_DFFESR_Q_9_D_SB_LUT4_O_I0_SB_LUT4_O_I1[21]
.sym 47953 soc.cpu.reg_next_pc_SB_DFFESR_Q_9_D_SB_LUT4_O_I0_SB_LUT4_O_I1[22]
.sym 47954 soc.cpu.reg_next_pc_SB_DFFESR_Q_9_D_SB_LUT4_O_I0_SB_LUT4_O_I1[23]
.sym 47956 UART_RX_SB_LUT4_I1_I0[3]
.sym 47959 soc.cpu.compressed_instr_SB_LUT4_I1_O[15]
.sym 47960 soc.cpu.reg_out[22]
.sym 47961 UART_RX_SB_LUT4_I1_I0[3]
.sym 47962 soc.cpu.instr_sll_SB_LUT4_I1_O_SB_LUT4_I0_O[1]
.sym 47963 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_17_I3[1]
.sym 47964 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O[0]
.sym 47965 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[28]
.sym 47966 soc.cpu.decoder_pseudo_trigger_SB_LUT4_I2_O[0]
.sym 47967 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_15_I3[0]
.sym 47968 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[15]
.sym 47969 soc.cpu.decoded_imm_j[11]
.sym 47970 soc.cpu.decoded_imm[11]
.sym 47971 soc.cpu.reg_pc[29]
.sym 47972 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[15]
.sym 47973 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[1]
.sym 47974 soc.cpu.instr_waitirq_SB_LUT4_I2_O[3]
.sym 47976 soc.cpu.compressed_instr_SB_LUT4_I1_O[28]
.sym 47977 soc.cpu.next_pc[18]
.sym 47978 soc.cpu.reg_next_pc_SB_DFFESR_Q_9_D_SB_LUT4_O_I0_SB_LUT4_O_I1[23]
.sym 47979 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[22]
.sym 47980 soc.cpu.compressed_instr_SB_LUT4_I1_O[30]
.sym 47981 soc.cpu.compressed_instr_SB_LUT4_I1_O[21]
.sym 47982 soc.cpu.reg_next_pc_SB_DFFESR_Q_9_D_SB_LUT4_O_I0_SB_LUT4_O_I1[17]
.sym 47989 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[10]
.sym 47990 soc.cpu.reg_next_pc_SB_DFFESR_Q_9_D_SB_LUT4_O_I0_SB_LUT4_O_I1[10]
.sym 47992 soc.cpu.reg_next_pc_SB_DFFESR_Q_9_D_SB_LUT4_O_I0_SB_LUT4_O_I1[12]
.sym 47994 soc.cpu.reg_next_pc_SB_DFFESR_Q_9_D_SB_LUT4_O_I0_SB_LUT4_O_I1[14]
.sym 47996 soc.cpu.compressed_instr_SB_LUT4_I1_O[10]
.sym 47997 soc.cpu.reg_next_pc_SB_DFFESR_Q_15_D_SB_LUT4_O_I3[2]
.sym 47998 soc.cpu.instr_waitirq_SB_LUT4_I2_O[3]
.sym 47999 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[1]
.sym 48000 soc.cpu.compressed_instr_SB_LUT4_I1_O[12]
.sym 48001 soc.cpu.reg_next_pc_SB_DFFESR_Q_19_D_SB_LUT4_O_I0[0]
.sym 48003 soc.cpu.reg_next_pc_SB_DFFESR_Q_17_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 48004 soc.cpu.compressed_instr_SB_LUT4_I1_O[14]
.sym 48005 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[1]
.sym 48008 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O[2]
.sym 48009 soc.cpu.reg_next_pc_SB_DFFESR_Q_19_D_SB_LUT4_O_I0[1]
.sym 48011 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[14]
.sym 48014 soc.cpu.reg_next_pc_SB_DFFESR_Q_15_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 48016 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[27]
.sym 48017 soc.cpu.reg_next_pc_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[0]
.sym 48018 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O[1]
.sym 48021 soc.cpu.reg_next_pc_SB_DFFESR_Q_15_D_SB_LUT4_O_I3[2]
.sym 48023 soc.cpu.reg_next_pc_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[0]
.sym 48024 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[14]
.sym 48027 soc.cpu.reg_next_pc_SB_DFFESR_Q_15_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 48028 soc.cpu.compressed_instr_SB_LUT4_I1_O[14]
.sym 48029 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O[1]
.sym 48030 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O[2]
.sym 48033 soc.cpu.reg_next_pc_SB_DFFESR_Q_9_D_SB_LUT4_O_I0_SB_LUT4_O_I1[14]
.sym 48034 soc.cpu.instr_waitirq_SB_LUT4_I2_O[3]
.sym 48035 soc.cpu.compressed_instr_SB_LUT4_I1_O[14]
.sym 48036 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[1]
.sym 48039 soc.cpu.reg_next_pc_SB_DFFESR_Q_19_D_SB_LUT4_O_I0[1]
.sym 48040 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O[2]
.sym 48041 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[10]
.sym 48042 soc.cpu.reg_next_pc_SB_DFFESR_Q_19_D_SB_LUT4_O_I0[0]
.sym 48046 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[27]
.sym 48051 soc.cpu.instr_waitirq_SB_LUT4_I2_O[3]
.sym 48052 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[1]
.sym 48053 soc.cpu.compressed_instr_SB_LUT4_I1_O[10]
.sym 48054 soc.cpu.reg_next_pc_SB_DFFESR_Q_9_D_SB_LUT4_O_I0_SB_LUT4_O_I1[10]
.sym 48057 soc.cpu.reg_next_pc_SB_DFFESR_Q_17_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 48058 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O[1]
.sym 48059 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O[2]
.sym 48060 soc.cpu.compressed_instr_SB_LUT4_I1_O[12]
.sym 48063 soc.cpu.compressed_instr_SB_LUT4_I1_O[12]
.sym 48064 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[1]
.sym 48065 soc.cpu.instr_waitirq_SB_LUT4_I2_O[3]
.sym 48066 soc.cpu.reg_next_pc_SB_DFFESR_Q_9_D_SB_LUT4_O_I0_SB_LUT4_O_I1[12]
.sym 48067 soc.cpu.instr_sll_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_I3_1_O[1]_$glb_ce
.sym 48068 clk$SB_IO_IN_$glb_clk
.sym 48069 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 48070 soc.cpu.reg_next_pc_SB_DFFESR_Q_9_D_SB_LUT4_O_I0_SB_LUT4_O_I1[24]
.sym 48071 soc.cpu.reg_next_pc_SB_DFFESR_Q_9_D_SB_LUT4_O_I0_SB_LUT4_O_I1[25]
.sym 48072 soc.cpu.reg_next_pc_SB_DFFESR_Q_9_D_SB_LUT4_O_I0_SB_LUT4_O_I1[26]
.sym 48073 soc.cpu.reg_next_pc_SB_DFFESR_Q_9_D_SB_LUT4_O_I0_SB_LUT4_O_I1[27]
.sym 48074 soc.cpu.reg_next_pc_SB_DFFESR_Q_9_D_SB_LUT4_O_I0_SB_LUT4_O_I1[28]
.sym 48075 soc.cpu.reg_next_pc_SB_DFFESR_Q_9_D_SB_LUT4_O_I0_SB_LUT4_O_I1[29]
.sym 48076 soc.cpu.reg_next_pc_SB_DFFESR_Q_9_D_SB_LUT4_O_I0_SB_LUT4_O_I1[30]
.sym 48077 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_11_I3[1]
.sym 48080 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_O_1_I2[0]
.sym 48083 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_13_I3[0]
.sym 48084 $PACKER_VCC_NET
.sym 48085 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1[0]
.sym 48086 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1[0]
.sym 48087 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[23]
.sym 48088 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_7_I1_SB_LUT4_O_1_I2[2]
.sym 48089 soc.cpu.instr_sh_SB_LUT4_I1_O[1]
.sym 48090 soc.cpu.decoded_imm[24]
.sym 48091 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[0]
.sym 48093 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[17]
.sym 48095 soc.cpu.latched_store_SB_LUT4_I3_O[0]
.sym 48096 soc.cpu.next_pc[27]
.sym 48097 soc.cpu.compressed_instr_SB_LUT4_I1_O[30]
.sym 48098 soc.cpu.irq_pending[30]
.sym 48099 soc.cpu.reg_pc[29]
.sym 48100 soc.cpu.compressed_instr_SB_LUT4_I1_O[16]
.sym 48101 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[16]
.sym 48102 soc.cpu.reg_next_pc_SB_DFFESR_Q_9_D_SB_LUT4_O_I0_SB_LUT4_O_I1[22]
.sym 48103 soc.cpu.reg_next_pc_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[0]
.sym 48105 soc.cpu.decoded_imm[14]
.sym 48111 soc.cpu.latched_store_SB_LUT4_I3_O[0]
.sym 48112 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_1_I2[2]
.sym 48113 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_2_I2[0]
.sym 48114 soc.cpu.latched_stalu
.sym 48116 soc.cpu.irq_pending[30]
.sym 48117 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_1_I2[3]
.sym 48118 soc.cpu.pcpi_rs1[31]
.sym 48119 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_2_I2[3]
.sym 48120 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_10_I2_SB_LUT4_O_I2[1]
.sym 48121 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_7_I1_SB_LUT4_O_1_I2[0]
.sym 48124 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_2_I2[2]
.sym 48125 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_17_I3[2]
.sym 48126 soc.cpu.latched_store_SB_LUT4_I1_O[0]
.sym 48127 soc.cpu.cpu_state[4]
.sym 48128 soc.cpu.reg_out[22]
.sym 48130 soc.cpu.irq_pending[31]
.sym 48131 soc.cpu.alu_out_q[22]
.sym 48134 soc.cpu.irq_pending[18]
.sym 48135 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_9_I3[1]
.sym 48136 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_7_I1_SB_LUT4_O_1_I2[3]
.sym 48137 soc.cpu.cpu_state[3]
.sym 48138 soc.cpu.latched_store_SB_LUT4_I3_1_O[3]
.sym 48141 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_9_I3[2]
.sym 48142 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_7_I1_SB_LUT4_O_1_I2[2]
.sym 48144 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_2_I2[0]
.sym 48145 soc.cpu.cpu_state[3]
.sym 48146 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_2_I2[2]
.sym 48147 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_2_I2[3]
.sym 48150 soc.cpu.irq_pending[31]
.sym 48151 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_10_I2_SB_LUT4_O_I2[1]
.sym 48152 soc.cpu.pcpi_rs1[31]
.sym 48153 soc.cpu.cpu_state[4]
.sym 48156 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_10_I2_SB_LUT4_O_I2[1]
.sym 48157 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_1_I2[2]
.sym 48158 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_1_I2[3]
.sym 48159 soc.cpu.irq_pending[30]
.sym 48162 soc.cpu.reg_out[22]
.sym 48163 soc.cpu.latched_store_SB_LUT4_I3_O[0]
.sym 48164 soc.cpu.latched_stalu
.sym 48165 soc.cpu.alu_out_q[22]
.sym 48168 soc.cpu.latched_store_SB_LUT4_I1_O[0]
.sym 48169 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_9_I3[2]
.sym 48171 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_9_I3[1]
.sym 48174 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_17_I3[2]
.sym 48176 soc.cpu.irq_pending[18]
.sym 48177 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_10_I2_SB_LUT4_O_I2[1]
.sym 48180 soc.cpu.alu_out_q[22]
.sym 48181 soc.cpu.latched_stalu
.sym 48182 soc.cpu.latched_store_SB_LUT4_I3_1_O[3]
.sym 48183 soc.cpu.reg_out[22]
.sym 48186 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_7_I1_SB_LUT4_O_1_I2[0]
.sym 48187 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_7_I1_SB_LUT4_O_1_I2[3]
.sym 48188 soc.cpu.cpu_state[3]
.sym 48189 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_7_I1_SB_LUT4_O_1_I2[2]
.sym 48191 clk$SB_IO_IN_$glb_clk
.sym 48192 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 48193 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_9_I3[1]
.sym 48194 soc.cpu.reg_next_pc_SB_DFFESR_Q_12_D_SB_LUT4_O_I1[0]
.sym 48195 soc.cpu.reg_next_pc_SB_DFFESR_Q_9_D_SB_LUT4_O_I0[1]
.sym 48196 soc.cpu.reg_next_pc_SB_DFFESR_Q_9_D_SB_LUT4_O_I0[0]
.sym 48197 soc.cpu.reg_next_pc_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 48198 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_13_I3[1]
.sym 48199 soc.cpu.reg_next_pc_SB_DFFESR_Q_12_D_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 48200 soc.cpu.next_pc[23]
.sym 48205 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[29]
.sym 48206 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[25]
.sym 48207 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[30]
.sym 48208 soc.cpu.instr_waitirq_SB_LUT4_I2_O[3]
.sym 48210 soc.cpu.cpuregs.regs.0.0.0_RDATA[3]
.sym 48211 soc.cpu.instr_waitirq
.sym 48212 $PACKER_VCC_NET
.sym 48213 soc.cpu.next_pc[22]
.sym 48216 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_1_I2[2]
.sym 48217 soc.cpu.decoded_imm[14]
.sym 48218 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O[1]
.sym 48219 soc.cpu.reg_next_pc_SB_DFFESR_Q_9_D_SB_LUT4_O_I0_SB_LUT4_O_I1[27]
.sym 48220 soc.cpu.instr_timer
.sym 48221 soc.cpu.compressed_instr_SB_LUT4_I1_O[22]
.sym 48222 soc.cpu.instr_retirq
.sym 48223 soc.cpu.reg_next_pc_SB_DFFESR_Q_4_D_SB_LUT4_O_I1[0]
.sym 48224 display.refresh_tick_SB_DFFSR_C_Q_SB_LUT4_I2_O[2]
.sym 48225 soc.cpu.reg_out[25]
.sym 48226 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[28]
.sym 48227 soc.cpu.reg_pc[22]
.sym 48228 soc.cpu.reg_out[29]
.sym 48236 soc.cpu.reg_next_pc_SB_DFFESR_Q_9_D_SB_LUT4_O_I0_SB_LUT4_O_I1[26]
.sym 48238 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[21]
.sym 48239 soc.cpu.reg_out[18]
.sym 48241 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[1]
.sym 48242 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O[1]
.sym 48243 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[28]
.sym 48245 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[1]
.sym 48247 soc.cpu.reg_next_pc_SB_DFFESR_Q_9_D_SB_LUT4_O_I0_SB_LUT4_O_I1[29]
.sym 48248 soc.cpu.reg_next_pc_SB_DFFESR_Q_9_D_SB_LUT4_O_I0_SB_LUT4_O_I1[23]
.sym 48249 soc.cpu.compressed_instr_SB_LUT4_I1_O[29]
.sym 48252 soc.cpu.reg_next_pc_SB_DFFESR_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 48255 soc.cpu.instr_waitirq_SB_LUT4_I2_O[3]
.sym 48256 soc.cpu.compressed_instr_SB_LUT4_I1_O[23]
.sym 48262 soc.cpu.reg_next_pc_SB_DFFESR_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 48263 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_13_I3[1]
.sym 48264 soc.cpu.latched_store_SB_LUT4_I3_1_O[3]
.sym 48265 soc.cpu.compressed_instr_SB_LUT4_I1_O[26]
.sym 48269 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[28]
.sym 48276 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[21]
.sym 48279 soc.cpu.compressed_instr_SB_LUT4_I1_O[26]
.sym 48280 soc.cpu.instr_waitirq_SB_LUT4_I2_O[3]
.sym 48281 soc.cpu.reg_next_pc_SB_DFFESR_Q_9_D_SB_LUT4_O_I0_SB_LUT4_O_I1[26]
.sym 48282 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[1]
.sym 48285 soc.cpu.reg_out[18]
.sym 48286 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_13_I3[1]
.sym 48287 soc.cpu.latched_store_SB_LUT4_I3_1_O[3]
.sym 48291 soc.cpu.compressed_instr_SB_LUT4_I1_O[29]
.sym 48292 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[1]
.sym 48293 soc.cpu.reg_next_pc_SB_DFFESR_Q_9_D_SB_LUT4_O_I0_SB_LUT4_O_I1[29]
.sym 48294 soc.cpu.instr_waitirq_SB_LUT4_I2_O[3]
.sym 48297 soc.cpu.reg_next_pc_SB_DFFESR_Q_9_D_SB_LUT4_O_I0_SB_LUT4_O_I1[23]
.sym 48298 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[1]
.sym 48299 soc.cpu.instr_waitirq_SB_LUT4_I2_O[3]
.sym 48300 soc.cpu.compressed_instr_SB_LUT4_I1_O[23]
.sym 48304 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O[1]
.sym 48305 soc.cpu.compressed_instr_SB_LUT4_I1_O[29]
.sym 48306 soc.cpu.reg_next_pc_SB_DFFESR_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 48310 soc.cpu.compressed_instr_SB_LUT4_I1_O[26]
.sym 48311 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O[1]
.sym 48312 soc.cpu.reg_next_pc_SB_DFFESR_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 48313 soc.cpu.instr_sll_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_I3_1_O[1]_$glb_ce
.sym 48314 clk$SB_IO_IN_$glb_clk
.sym 48315 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 48316 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_8_I3[1]
.sym 48317 soc.cpu.reg_next_pc_SB_DFFESR_Q_8_D_SB_LUT4_O_I3[2]
.sym 48318 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_14_I3[1]
.sym 48319 soc.cpu.next_pc[17]
.sym 48320 soc.cpu.reg_next_pc_SB_DFFESR_Q_D_SB_LUT4_O_I1[0]
.sym 48321 soc.cpu.reg_next_pc_SB_DFFESR_Q_13_D_SB_LUT4_O_I0[0]
.sym 48322 soc.cpu.reg_next_pc_SB_DFFESR_Q_13_D_SB_LUT4_O_I0[1]
.sym 48323 soc.cpu.reg_next_pc_SB_DFFESR_Q_8_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 48328 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[1]
.sym 48329 soc.cpu.reg_out[23]
.sym 48330 soc.cpu.decoded_imm[21]
.sym 48331 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[1]
.sym 48332 soc.cpu.decoded_imm[25]
.sym 48334 soc.cpu.decoded_imm[17]
.sym 48335 soc.cpu.cpuregs.regs.0.0.0_RADDR_1
.sym 48336 soc.cpu.decoded_imm[13]
.sym 48338 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_6_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_I1_O[0]
.sym 48340 soc.cpu.reg_out[28]
.sym 48341 soc.cpu.reg_next_pc_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[0]
.sym 48342 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 48343 soc.cpu.reg_next_pc_SB_DFFESR_Q_9_D_SB_LUT4_O_I0_SB_LUT4_O_I1[28]
.sym 48344 display.refresh_tick_SB_DFFSR_C_Q_SB_LUT4_I2_O[1]
.sym 48345 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_2_I3[1]
.sym 48346 soc.cpu.instr_timer
.sym 48347 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[27]
.sym 48348 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O[2]
.sym 48350 soc.cpu.compressed_instr_SB_LUT4_I1_O[25]
.sym 48351 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[24]
.sym 48357 soc.cpu.reg_out[27]
.sym 48359 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O[2]
.sym 48360 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_1_I3[1]
.sym 48361 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_2_I3[1]
.sym 48362 soc.cpu.reg_next_pc_SB_DFFESR_Q_7_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 48363 soc.cpu.latched_store_SB_LUT4_I1_O[0]
.sym 48364 soc.cpu.reg_out[29]
.sym 48365 soc.cpu.latched_store_SB_LUT4_I3_O[0]
.sym 48368 soc.cpu.latched_store_SB_LUT4_I3_1_O[3]
.sym 48369 soc.cpu.reg_out[30]
.sym 48370 soc.cpu.alu_out_q[29]
.sym 48371 soc.cpu.reg_next_pc_SB_DFFESR_Q_1_D_SB_LUT4_O_I1[0]
.sym 48372 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[29]
.sym 48376 soc.cpu.latched_stalu
.sym 48378 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O[1]
.sym 48380 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_4_I3[1]
.sym 48381 soc.cpu.reg_next_pc_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[0]
.sym 48383 soc.cpu.reg_next_pc_SB_DFFESR_Q_4_D_SB_LUT4_O_I1[0]
.sym 48384 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[26]
.sym 48386 soc.cpu.compressed_instr_SB_LUT4_I1_O[23]
.sym 48387 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_2_I3[2]
.sym 48388 soc.cpu.reg_out[29]
.sym 48390 soc.cpu.reg_out[29]
.sym 48391 soc.cpu.latched_store_SB_LUT4_I3_O[0]
.sym 48392 soc.cpu.alu_out_q[29]
.sym 48393 soc.cpu.latched_stalu
.sym 48397 soc.cpu.reg_out[27]
.sym 48398 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_4_I3[1]
.sym 48399 soc.cpu.latched_store_SB_LUT4_I3_1_O[3]
.sym 48402 soc.cpu.latched_store_SB_LUT4_I1_O[0]
.sym 48404 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_2_I3[1]
.sym 48405 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_2_I3[2]
.sym 48408 soc.cpu.reg_next_pc_SB_DFFESR_Q_1_D_SB_LUT4_O_I1[0]
.sym 48410 soc.cpu.reg_next_pc_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[0]
.sym 48411 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[29]
.sym 48414 soc.cpu.compressed_instr_SB_LUT4_I1_O[23]
.sym 48415 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O[1]
.sym 48416 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O[2]
.sym 48417 soc.cpu.reg_next_pc_SB_DFFESR_Q_7_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 48420 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_1_I3[1]
.sym 48421 soc.cpu.latched_store_SB_LUT4_I3_1_O[3]
.sym 48422 soc.cpu.reg_out[30]
.sym 48426 soc.cpu.alu_out_q[29]
.sym 48427 soc.cpu.latched_stalu
.sym 48428 soc.cpu.latched_store_SB_LUT4_I3_1_O[3]
.sym 48429 soc.cpu.reg_out[29]
.sym 48432 soc.cpu.reg_next_pc_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[0]
.sym 48434 soc.cpu.reg_next_pc_SB_DFFESR_Q_4_D_SB_LUT4_O_I1[0]
.sym 48435 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[26]
.sym 48436 soc.cpu.instr_sll_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_I3_1_O[1]_$glb_ce
.sym 48437 clk$SB_IO_IN_$glb_clk
.sym 48438 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 48439 soc.cpu.next_pc[25]
.sym 48440 soc.cpu.next_pc[24]
.sym 48441 soc.cpu.reg_next_pc_SB_DFFESR_Q_6_D_SB_LUT4_O_I3[2]
.sym 48442 soc.cpu.next_pc[28]
.sym 48443 soc.cpu.reg_next_pc_SB_DFFESR_Q_6_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 48444 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_I3[1]
.sym 48445 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_6_I3[1]
.sym 48446 soc.cpu.next_pc[31]
.sym 48451 soc.cpu.cpuregs.wdata_SB_LUT4_O_5_I2[2]
.sym 48452 soc.cpu.instr_timer_SB_DFFE_Q_D_SB_LUT4_O_I1[2]
.sym 48454 soc.cpu.cpuregs_raddr2[2]
.sym 48455 soc.cpu.decoded_rs2_SB_DFFE_Q_2_D[1]
.sym 48456 soc.cpu.latched_store_SB_LUT4_I3_1_O[3]
.sym 48457 soc.cpu.cpuregs.regs.0.0.1_RDATA[3]
.sym 48459 soc.cpu.latched_store_SB_LUT4_I1_O[0]
.sym 48462 soc.cpu.latched_store_SB_LUT4_I3_1_O[3]
.sym 48464 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[28]
.sym 48465 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[1]
.sym 48466 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_O_1_I2[0]
.sym 48467 soc.cpu.reg_next_pc_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[0]
.sym 48468 soc.cpu.compressed_instr_SB_LUT4_I1_O[28]
.sym 48470 soc.cpu.mem_rdata_q[24]
.sym 48471 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[22]
.sym 48472 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[1]
.sym 48474 soc.cpu.instr_waitirq_SB_LUT4_I2_O[3]
.sym 48480 soc.cpu.reg_next_pc_SB_DFFESR_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 48481 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_6_I3[1]
.sym 48483 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[1]
.sym 48484 soc.cpu.reg_next_pc_SB_DFFESR_Q_7_D_SB_LUT4_O_I3[2]
.sym 48486 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[23]
.sym 48488 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O[1]
.sym 48489 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_6_I3[2]
.sym 48490 soc.cpu.alu_out_q[28]
.sym 48491 soc.cpu.reg_next_pc_SB_DFFESR_Q_9_D_SB_LUT4_O_I0_SB_LUT4_O_I1[27]
.sym 48493 soc.cpu.instr_waitirq_SB_LUT4_I2_O[3]
.sym 48495 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_3_I3[1]
.sym 48497 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[27]
.sym 48500 soc.cpu.reg_out[28]
.sym 48501 soc.cpu.compressed_instr_SB_LUT4_I1_O[27]
.sym 48502 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_3_I3[2]
.sym 48504 soc.cpu.reg_next_pc_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[0]
.sym 48507 soc.cpu.latched_store_SB_LUT4_I3_1_O[3]
.sym 48508 soc.cpu.latched_stalu
.sym 48509 soc.cpu.reg_next_pc_SB_DFFESR_Q_3_D_SB_LUT4_O_I1[0]
.sym 48510 soc.cpu.latched_store_SB_LUT4_I1_O[0]
.sym 48511 soc.cpu.latched_store_SB_LUT4_I3_O[0]
.sym 48513 soc.cpu.instr_waitirq_SB_LUT4_I2_O[3]
.sym 48514 soc.cpu.compressed_instr_SB_LUT4_I1_O[27]
.sym 48515 soc.cpu.reg_next_pc_SB_DFFESR_Q_9_D_SB_LUT4_O_I0_SB_LUT4_O_I1[27]
.sym 48516 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[1]
.sym 48520 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_3_I3[2]
.sym 48521 soc.cpu.latched_store_SB_LUT4_I1_O[0]
.sym 48522 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_3_I3[1]
.sym 48525 soc.cpu.latched_store_SB_LUT4_I3_O[0]
.sym 48526 soc.cpu.alu_out_q[28]
.sym 48527 soc.cpu.reg_out[28]
.sym 48528 soc.cpu.latched_stalu
.sym 48531 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_6_I3[1]
.sym 48532 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_6_I3[2]
.sym 48533 soc.cpu.latched_store_SB_LUT4_I1_O[0]
.sym 48537 soc.cpu.reg_next_pc_SB_DFFESR_Q_7_D_SB_LUT4_O_I3[2]
.sym 48539 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[23]
.sym 48540 soc.cpu.reg_next_pc_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[0]
.sym 48543 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O[1]
.sym 48544 soc.cpu.reg_next_pc_SB_DFFESR_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 48545 soc.cpu.compressed_instr_SB_LUT4_I1_O[27]
.sym 48549 soc.cpu.latched_store_SB_LUT4_I3_1_O[3]
.sym 48550 soc.cpu.alu_out_q[28]
.sym 48551 soc.cpu.reg_out[28]
.sym 48552 soc.cpu.latched_stalu
.sym 48555 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[27]
.sym 48557 soc.cpu.reg_next_pc_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[0]
.sym 48558 soc.cpu.reg_next_pc_SB_DFFESR_Q_3_D_SB_LUT4_O_I1[0]
.sym 48559 soc.cpu.instr_sll_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_I3_1_O[1]_$glb_ce
.sym 48560 clk$SB_IO_IN_$glb_clk
.sym 48561 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 48562 soc.cpu.reg_next_pc_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[0]
.sym 48563 soc.cpu.reg_next_pc_SB_DFFESR_Q_5_D_SB_LUT4_O_I0[1]
.sym 48564 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_2_I3[1]
.sym 48565 soc.cpu.next_pc[26]
.sym 48566 soc.cpu.reg_next_pc_SB_DFFESR_Q_5_D_SB_LUT4_O_I0[0]
.sym 48567 soc.cpu.reg_next_pc_SB_DFFESR_Q_2_D_SB_LUT4_O_I0[1]
.sym 48568 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_5_I3[1]
.sym 48569 soc.cpu.reg_next_pc_SB_DFFESR_Q_2_D_SB_LUT4_O_I0[0]
.sym 48572 soc.cpu.instr_timer
.sym 48575 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_6_I3[1]
.sym 48576 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_22_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_I1_O[0]
.sym 48577 soc.cpu.cpuregs.regs.0.0.1_RDATA[2]
.sym 48578 soc.cpu.compressed_instr_SB_LUT4_I1_O[24]
.sym 48581 soc.cpu.reg_out[31]
.sym 48585 soc.cpu.instr_retirq
.sym 48592 soc.cpu.decoded_imm[14]
.sym 48595 soc.cpu.reg_next_pc_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[0]
.sym 48606 soc.cpu.instr_timer_SB_DFFE_Q_D_SB_LUT4_O_I1[0]
.sym 48608 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O[0]
.sym 48609 soc.cpu.instr_timer_SB_DFFE_Q_D_SB_LUT4_O_I1[3]
.sym 48610 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_6_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_I1_O[0]
.sym 48612 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 48613 soc.cpu.instr_timer_SB_DFFE_Q_D_SB_LUT4_O_I1[1]
.sym 48614 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 48616 soc.cpu.instr_timer_SB_DFFE_Q_D_SB_LUT4_O_I1[0]
.sym 48618 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_6_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_I1_O[0]
.sym 48620 soc.cpu.instr_timer_SB_DFFE_Q_D_SB_LUT4_O_I1[2]
.sym 48621 soc.cpu.decoder_pseudo_trigger_SB_LUT4_I2_O[0]
.sym 48628 soc.cpu.instr_timer_SB_DFFE_Q_D_SB_LUT4_O_I1[2]
.sym 48630 soc.cpu.mem_rdata_q[24]
.sym 48633 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I3[2]
.sym 48636 soc.cpu.instr_timer_SB_DFFE_Q_D_SB_LUT4_O_I1[3]
.sym 48637 soc.cpu.instr_timer_SB_DFFE_Q_D_SB_LUT4_O_I1[2]
.sym 48638 soc.cpu.instr_timer_SB_DFFE_Q_D_SB_LUT4_O_I1[0]
.sym 48639 soc.cpu.instr_timer_SB_DFFE_Q_D_SB_LUT4_O_I1[1]
.sym 48642 soc.cpu.instr_timer_SB_DFFE_Q_D_SB_LUT4_O_I1[0]
.sym 48643 soc.cpu.mem_rdata_q[24]
.sym 48644 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_6_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_I1_O[0]
.sym 48645 soc.cpu.instr_timer_SB_DFFE_Q_D_SB_LUT4_O_I1[2]
.sym 48648 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 48650 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 48654 soc.cpu.instr_timer_SB_DFFE_Q_D_SB_LUT4_O_I1[1]
.sym 48655 soc.cpu.instr_timer_SB_DFFE_Q_D_SB_LUT4_O_I1[3]
.sym 48656 soc.cpu.instr_timer_SB_DFFE_Q_D_SB_LUT4_O_I1[0]
.sym 48657 soc.cpu.instr_timer_SB_DFFE_Q_D_SB_LUT4_O_I1[2]
.sym 48660 soc.cpu.mem_rdata_q[24]
.sym 48661 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I3[2]
.sym 48662 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 48663 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_6_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_I1_O[0]
.sym 48666 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I3[2]
.sym 48667 soc.cpu.mem_rdata_q[24]
.sym 48668 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O[0]
.sym 48669 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_6_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_I1_O[0]
.sym 48672 soc.cpu.instr_timer_SB_DFFE_Q_D_SB_LUT4_O_I1[2]
.sym 48674 soc.cpu.instr_timer_SB_DFFE_Q_D_SB_LUT4_O_I1[0]
.sym 48678 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O[0]
.sym 48681 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 48682 soc.cpu.decoder_pseudo_trigger_SB_LUT4_I2_O[0]
.sym 48683 clk$SB_IO_IN_$glb_clk
.sym 48686 soc.cpu.decoded_imm[14]
.sym 48694 soc.cpu.decoded_rd[2]
.sym 48697 soc.cpu.cpuregs_waddr[1]
.sym 48698 soc.cpu.is_lb_lh_lw_lbu_lhu
.sym 48699 soc.cpu.cpuregs_waddr[3]
.sym 48700 soc.cpu.instr_waitirq_SB_LUT4_I2_O[3]
.sym 48701 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[3]
.sym 48703 soc.cpu.cpu_state[3]
.sym 48704 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O[0]
.sym 48705 soc.cpu.instr_timer_SB_DFFE_Q_D_SB_LUT4_O_I1[3]
.sym 48706 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[25]
.sym 48708 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_2_I3[1]
.sym 48712 soc.cpu.instr_timer
.sym 48720 soc.cpu.decoded_imm[14]
.sym 48745 display.refresh_tick_SB_DFFSR_C_Q_SB_LUT4_I2_O[2]
.sym 48751 display.refresh_tick_SB_DFFSR_C_Q_SB_LUT4_I2_O[0]
.sym 48752 display.refresh_tick_SB_DFFSR_C_Q_SB_LUT4_I2_O[1]
.sym 48755 display.refresh_tick_SB_DFFSR_C_Q_SB_LUT4_I2_O[3]
.sym 48759 display.refresh_tick_SB_DFFSR_C_Q_SB_LUT4_I2_O[3]
.sym 48760 display.refresh_tick_SB_DFFSR_C_Q_SB_LUT4_I2_O[1]
.sym 48761 display.refresh_tick_SB_DFFSR_C_Q_SB_LUT4_I2_O[0]
.sym 48762 display.refresh_tick_SB_DFFSR_C_Q_SB_LUT4_I2_O[2]
.sym 48818 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 48825 soc.cpu.instr_jalr
.sym 48827 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[1]
.sym 48831 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_17_I3[2]
.sym 48879 COMM[0]$SB_IO_OUT
.sym 48882 soc.spimemio.softreset_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 48904 soc.spimemio.softreset_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 48908 DBG[2]$SB_IO_OUT
.sym 48909 DBG[3]$SB_IO_OUT
.sym 48913 DBG[0]$SB_IO_OUT
.sym 48942 UART_RX$SB_IO_IN
.sym 48960 soc.spimemio.valid_SB_LUT4_O_I0_SB_LUT4_I3_O[0]
.sym 48961 gpio_out_SB_DFFESR_Q_E
.sym 48968 iomem_wdata[12]
.sym 48977 iomem_wstrb[1]
.sym 48979 iomem_wdata[8]
.sym 48980 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I1_O[1]
.sym 48990 iomem_wdata[8]
.sym 48996 soc.spimemio.valid_SB_LUT4_O_I0_SB_LUT4_I3_O[0]
.sym 48997 iomem_wstrb[1]
.sym 49009 iomem_wdata[12]
.sym 49013 soc.spimemio.valid_SB_LUT4_O_I0_SB_LUT4_I3_O[0]
.sym 49015 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I1_O[1]
.sym 49029 gpio_out_SB_DFFESR_Q_E
.sym 49030 clk$SB_IO_IN_$glb_clk
.sym 49031 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 49034 UART_RX$SB_IO_IN
.sym 49038 DBG[1]$SB_IO_OUT
.sym 49048 flash_csb_SB_LUT4_I1_O_SB_LUT4_O_1_I3[2]
.sym 49055 iomem_wdata[30]
.sym 49057 iomem_wdata[23]
.sym 49058 iomem_wdata[1]
.sym 49064 iomem_wdata[0]
.sym 49071 $PACKER_GND_NET
.sym 49073 gpio_out_SB_DFFESR_Q_9_E
.sym 49077 iomem_wdata[2]
.sym 49081 UART_RX$SB_IO_IN
.sym 49085 iomem_wdata[3]
.sym 49090 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_I1_SB_CARRY_CO_I1[2]
.sym 49092 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_I1_SB_CARRY_CO_I1[5]
.sym 49097 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I1_O[0]
.sym 49099 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_I1_SB_CARRY_CO_I1[3]
.sym 49100 UART_RX_SB_LUT4_I1_I2_SB_LUT4_I3_O[0]
.sym 49101 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_I1_SB_CARRY_CO_I1[7]
.sym 49102 soc.simpleuart.send_dummy_SB_LUT4_I3_I2_SB_LUT4_I1_O
.sym 49119 UART_RX_SB_LUT4_I1_I0[3]
.sym 49120 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I1_O[0]
.sym 49127 iomem_wstrb[1]
.sym 49132 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I1_O[1]
.sym 49164 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I1_O[0]
.sym 49166 iomem_wstrb[1]
.sym 49167 UART_RX_SB_LUT4_I1_I0[3]
.sym 49170 UART_RX_SB_LUT4_I1_I0[3]
.sym 49171 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I1_O[0]
.sym 49173 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I1_O[1]
.sym 49195 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_I1_SB_CARRY_CO_I1[4]
.sym 49196 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_I1_SB_CARRY_CO_I1[6]
.sym 49197 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_I1_SB_CARRY_CO_I1[3]
.sym 49198 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_I1_SB_CARRY_CO_I1[7]
.sym 49199 soc.simpleuart_reg_div_do[8]
.sym 49200 soc.simpleuart_reg_div_do[12]
.sym 49201 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_I1_SB_CARRY_CO_I1[2]
.sym 49202 soc.simpleuart_reg_div_do[11]
.sym 49209 iomem_wdata[31]
.sym 49214 iomem_wdata[25]
.sym 49215 gpio_out_SB_DFFESR_Q_E
.sym 49216 soc.cpu.mem_rdata_latched_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[3]
.sym 49217 soc.spimemio.softreset_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 49218 iomem_wdata[9]
.sym 49220 soc.simpleuart_reg_div_do[8]
.sym 49223 iomem_wdata[8]
.sym 49224 gpio_out_SB_DFFESR_Q_9_E
.sym 49227 soc.simpleuart.send_divcnt_SB_DFFSR_Q_31_D[7]
.sym 49228 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_I1_SB_CARRY_CO_I1[4]
.sym 49230 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_I1_SB_CARRY_CO_I1[6]
.sym 49239 soc.simpleuart.send_divcnt[3]
.sym 49243 soc.simpleuart.send_divcnt[0]
.sym 49245 soc.simpleuart.send_divcnt[1]
.sym 49246 soc.simpleuart.send_divcnt[2]
.sym 49248 soc.simpleuart.send_divcnt[4]
.sym 49250 soc.simpleuart.send_divcnt[6]
.sym 49251 soc.simpleuart.send_divcnt[7]
.sym 49257 soc.simpleuart.send_divcnt_SB_DFFSR_Q_31_D[0]
.sym 49271 soc.simpleuart.send_divcnt[7]
.sym 49277 soc.simpleuart.send_divcnt[0]
.sym 49278 soc.simpleuart.send_divcnt[1]
.sym 49282 soc.simpleuart.send_divcnt[6]
.sym 49287 soc.simpleuart.send_divcnt[2]
.sym 49296 soc.simpleuart.send_divcnt[3]
.sym 49301 soc.simpleuart.send_divcnt[0]
.sym 49308 soc.simpleuart.send_divcnt[4]
.sym 49313 soc.simpleuart.send_divcnt_SB_DFFSR_Q_31_D[0]
.sym 49316 clk$SB_IO_IN_$glb_clk
.sym 49317 soc.simpleuart.send_dummy_SB_LUT4_I3_I2_SB_LUT4_I1_O_$glb_sr
.sym 49319 soc.simpleuart.recv_divcnt[1]
.sym 49320 soc.simpleuart.recv_divcnt[2]
.sym 49321 soc.simpleuart.recv_divcnt[3]
.sym 49322 soc.simpleuart.recv_divcnt[4]
.sym 49323 soc.simpleuart.recv_divcnt[5]
.sym 49324 soc.simpleuart.recv_divcnt[6]
.sym 49325 soc.simpleuart.recv_divcnt[7]
.sym 49334 soc.simpleuart_reg_div_do[2]
.sym 49338 iomem_wdata[11]
.sym 49342 iomem_addr[16]
.sym 49346 soc.simpleuart_reg_div_do[8]
.sym 49347 soc.simpleuart.send_divcnt_SB_DFFSR_Q_31_D[3]
.sym 49348 soc.simpleuart_reg_div_do[12]
.sym 49351 soc.simpleuart.send_divcnt_SB_DFFSR_Q_31_D[4]
.sym 49352 soc.simpleuart_reg_div_do[11]
.sym 49353 iomem_addr[14]
.sym 49363 soc.simpleuart.send_divcnt[12]
.sym 49364 UART_RX_SB_LUT4_I1_I2_SB_LUT4_I3_O_SB_LUT4_I0_I3[1]
.sym 49367 soc.simpleuart.send_divcnt[8]
.sym 49368 soc.simpleuart.send_divcnt[1]
.sym 49373 soc.simpleuart.send_divcnt[14]
.sym 49374 soc.simpleuart.send_divcnt[15]
.sym 49375 UART_RX_SB_LUT4_I1_I2_SB_LUT4_I3_O[0]
.sym 49380 soc.simpleuart.recv_divcnt[5]
.sym 49393 soc.simpleuart.send_divcnt[8]
.sym 49398 soc.simpleuart.recv_divcnt[5]
.sym 49406 soc.simpleuart.send_divcnt[12]
.sym 49413 soc.simpleuart.send_divcnt[15]
.sym 49417 soc.simpleuart.send_divcnt[14]
.sym 49422 UART_RX_SB_LUT4_I1_I2_SB_LUT4_I3_O_SB_LUT4_I0_I3[1]
.sym 49423 UART_RX_SB_LUT4_I1_I2_SB_LUT4_I3_O[0]
.sym 49430 soc.simpleuart.send_divcnt[1]
.sym 49434 UART_RX_SB_LUT4_I1_I2_SB_LUT4_I3_O_SB_LUT4_I0_I3[1]
.sym 49439 clk$SB_IO_IN_$glb_clk
.sym 49440 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 49441 soc.simpleuart.recv_divcnt[8]
.sym 49442 UART_RX_SB_LUT4_I1_I2_SB_LUT4_I3_O[2]
.sym 49443 soc.simpleuart.recv_divcnt[10]
.sym 49444 soc.simpleuart.recv_divcnt[11]
.sym 49445 soc.simpleuart.recv_divcnt[12]
.sym 49446 soc.simpleuart.recv_divcnt[13]
.sym 49447 soc.simpleuart.recv_divcnt[14]
.sym 49448 soc.simpleuart.recv_divcnt[15]
.sym 49452 soc.cpu.next_pc[25]
.sym 49455 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I1_O[1]
.sym 49456 iomem_wdata[0]
.sym 49457 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_I1_SB_CARRY_CO_I1[5]
.sym 49460 soc.simpleuart_reg_div_do[13]
.sym 49463 iomem_wdata[10]
.sym 49466 soc.simpleuart.send_divcnt_SB_DFFSR_Q_31_D[12]
.sym 49474 iomem_addr[4]
.sym 49475 soc.simpleuart_reg_div_do[7]
.sym 49476 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_I1_SB_CARRY_CO_I1[0]
.sym 49482 soc.simpleuart_reg_div_do[7]
.sym 49486 soc.simpleuart.send_divcnt_SB_DFFSR_Q_31_D[6]
.sym 49487 soc.simpleuart_reg_div_do[3]
.sym 49488 soc.simpleuart.send_divcnt_SB_DFFSR_Q_31_D[2]
.sym 49489 soc.simpleuart.send_divcnt_SB_DFFSR_Q_31_D[5]
.sym 49490 soc.simpleuart_reg_div_do[6]
.sym 49492 soc.simpleuart.send_divcnt_SB_DFFSR_Q_31_D[0]
.sym 49493 flash_csb_SB_LUT4_I1_I2_SB_LUT4_O_I2[1]
.sym 49494 flash_clk_SB_LUT4_I1_I2_SB_LUT4_O_I2[1]
.sym 49495 soc.simpleuart_reg_div_do[1]
.sym 49496 soc.simpleuart.send_divcnt_SB_DFFSR_Q_31_D[1]
.sym 49499 soc.simpleuart.send_divcnt_SB_DFFSR_Q_31_D[7]
.sym 49500 soc.simpleuart_reg_div_do[0]
.sym 49505 soc.simpleuart_reg_div_do[2]
.sym 49507 soc.simpleuart.send_divcnt_SB_DFFSR_Q_31_D[3]
.sym 49511 soc.simpleuart.send_divcnt_SB_DFFSR_Q_31_D[4]
.sym 49514 soc.simpleuart.send_dummy_SB_LUT4_I3_I2_SB_LUT4_I1_I0[0]
.sym 49516 soc.simpleuart.send_divcnt_SB_DFFSR_Q_31_D[0]
.sym 49517 soc.simpleuart_reg_div_do[0]
.sym 49520 soc.simpleuart.send_dummy_SB_LUT4_I3_I2_SB_LUT4_I1_I0[1]
.sym 49522 soc.simpleuart_reg_div_do[1]
.sym 49523 soc.simpleuart.send_divcnt_SB_DFFSR_Q_31_D[1]
.sym 49526 soc.simpleuart.send_dummy_SB_LUT4_I3_I2_SB_LUT4_I1_I0[2]
.sym 49528 soc.simpleuart_reg_div_do[2]
.sym 49529 soc.simpleuart.send_divcnt_SB_DFFSR_Q_31_D[2]
.sym 49532 soc.simpleuart.send_dummy_SB_LUT4_I3_I2_SB_LUT4_I1_I0[3]
.sym 49534 soc.simpleuart.send_divcnt_SB_DFFSR_Q_31_D[3]
.sym 49535 soc.simpleuart_reg_div_do[3]
.sym 49538 soc.simpleuart.send_dummy_SB_LUT4_I3_I2_SB_LUT4_I1_I0[4]
.sym 49540 flash_clk_SB_LUT4_I1_I2_SB_LUT4_O_I2[1]
.sym 49541 soc.simpleuart.send_divcnt_SB_DFFSR_Q_31_D[4]
.sym 49544 soc.simpleuart.send_dummy_SB_LUT4_I3_I2_SB_LUT4_I1_I0[5]
.sym 49546 flash_csb_SB_LUT4_I1_I2_SB_LUT4_O_I2[1]
.sym 49547 soc.simpleuart.send_divcnt_SB_DFFSR_Q_31_D[5]
.sym 49550 soc.simpleuart.send_dummy_SB_LUT4_I3_I2_SB_LUT4_I1_I0[6]
.sym 49552 soc.simpleuart_reg_div_do[6]
.sym 49553 soc.simpleuart.send_divcnt_SB_DFFSR_Q_31_D[6]
.sym 49556 soc.simpleuart.send_dummy_SB_LUT4_I3_I2_SB_LUT4_I1_I0[7]
.sym 49558 soc.simpleuart_reg_div_do[7]
.sym 49559 soc.simpleuart.send_divcnt_SB_DFFSR_Q_31_D[7]
.sym 49564 soc.simpleuart.recv_divcnt[16]
.sym 49565 soc.simpleuart.recv_divcnt[17]
.sym 49566 soc.simpleuart.recv_divcnt[18]
.sym 49567 soc.simpleuart.recv_divcnt[19]
.sym 49568 soc.simpleuart.recv_divcnt[20]
.sym 49569 soc.simpleuart.recv_divcnt[21]
.sym 49570 soc.simpleuart.recv_divcnt[22]
.sym 49571 soc.simpleuart.recv_divcnt[23]
.sym 49574 soc.cpu.next_pc[24]
.sym 49576 iomem_wdata[20]
.sym 49577 soc.simpleuart.recv_divcnt[14]
.sym 49579 flash_csb_SB_LUT4_I1_I2_SB_LUT4_O_I2[1]
.sym 49582 $PACKER_VCC_NET
.sym 49583 soc.simpleuart_reg_div_do[1]
.sym 49585 UART_RX_SB_LUT4_I1_I2_SB_LUT4_I3_O[2]
.sym 49586 iomem_wdata[1]
.sym 49587 soc.simpleuart.recv_divcnt[10]
.sym 49588 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_I1_SB_CARRY_CO_I1[2]
.sym 49589 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_I1_SB_CARRY_CO_I1[3]
.sym 49591 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_I1_SB_CARRY_CO_I1[14]
.sym 49592 iomem_wdata[28]
.sym 49593 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I1_O[0]
.sym 49594 soc.simpleuart.send_dummy_SB_LUT4_I3_I2_SB_LUT4_I1_O
.sym 49595 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_I1_SB_CARRY_CO_I1[5]
.sym 49596 soc.simpleuart_reg_div_do[15]
.sym 49597 UART_RX_SB_LUT4_I1_I2_SB_LUT4_I3_O[0]
.sym 49598 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_I1_SB_CARRY_CO_I1[7]
.sym 49600 soc.simpleuart.send_dummy_SB_LUT4_I3_I2_SB_LUT4_I1_I0[7]
.sym 49605 soc.simpleuart.send_divcnt_SB_DFFSR_Q_31_D[14]
.sym 49608 soc.simpleuart.send_divcnt_SB_DFFSR_Q_31_D[9]
.sym 49610 soc.simpleuart.send_divcnt_SB_DFFSR_Q_31_D[10]
.sym 49611 soc.simpleuart.send_divcnt_SB_DFFSR_Q_31_D[15]
.sym 49613 soc.simpleuart.send_divcnt_SB_DFFSR_Q_31_D[8]
.sym 49614 soc.simpleuart.send_divcnt_SB_DFFSR_Q_31_D[13]
.sym 49617 soc.simpleuart_reg_div_do[14]
.sym 49618 soc.simpleuart_reg_div_do[8]
.sym 49620 soc.simpleuart_reg_div_do[12]
.sym 49622 soc.simpleuart_reg_div_do[15]
.sym 49623 soc.simpleuart_reg_div_do[9]
.sym 49624 soc.simpleuart_reg_div_do[11]
.sym 49626 soc.simpleuart.send_divcnt_SB_DFFSR_Q_31_D[12]
.sym 49629 soc.simpleuart_reg_div_do[13]
.sym 49630 soc.simpleuart_reg_div_do[10]
.sym 49636 soc.simpleuart.send_divcnt_SB_DFFSR_Q_31_D[11]
.sym 49637 soc.simpleuart.send_dummy_SB_LUT4_I3_I2_SB_LUT4_I1_I0[8]
.sym 49639 soc.simpleuart.send_divcnt_SB_DFFSR_Q_31_D[8]
.sym 49640 soc.simpleuart_reg_div_do[8]
.sym 49643 soc.simpleuart.send_dummy_SB_LUT4_I3_I2_SB_LUT4_I1_I0[9]
.sym 49645 soc.simpleuart_reg_div_do[9]
.sym 49646 soc.simpleuart.send_divcnt_SB_DFFSR_Q_31_D[9]
.sym 49649 soc.simpleuart.send_dummy_SB_LUT4_I3_I2_SB_LUT4_I1_I0[10]
.sym 49651 soc.simpleuart.send_divcnt_SB_DFFSR_Q_31_D[10]
.sym 49652 soc.simpleuart_reg_div_do[10]
.sym 49655 soc.simpleuart.send_dummy_SB_LUT4_I3_I2_SB_LUT4_I1_I0[11]
.sym 49657 soc.simpleuart.send_divcnt_SB_DFFSR_Q_31_D[11]
.sym 49658 soc.simpleuart_reg_div_do[11]
.sym 49661 soc.simpleuart.send_dummy_SB_LUT4_I3_I2_SB_LUT4_I1_I0[12]
.sym 49663 soc.simpleuart.send_divcnt_SB_DFFSR_Q_31_D[12]
.sym 49664 soc.simpleuart_reg_div_do[12]
.sym 49667 soc.simpleuart.send_dummy_SB_LUT4_I3_I2_SB_LUT4_I1_I0[13]
.sym 49669 soc.simpleuart.send_divcnt_SB_DFFSR_Q_31_D[13]
.sym 49670 soc.simpleuart_reg_div_do[13]
.sym 49673 soc.simpleuart.send_dummy_SB_LUT4_I3_I2_SB_LUT4_I1_I0[14]
.sym 49675 soc.simpleuart_reg_div_do[14]
.sym 49676 soc.simpleuart.send_divcnt_SB_DFFSR_Q_31_D[14]
.sym 49679 soc.simpleuart.send_dummy_SB_LUT4_I3_I2_SB_LUT4_I1_I0[15]
.sym 49681 soc.simpleuart.send_divcnt_SB_DFFSR_Q_31_D[15]
.sym 49682 soc.simpleuart_reg_div_do[15]
.sym 49687 soc.simpleuart.recv_divcnt[24]
.sym 49688 soc.simpleuart.recv_divcnt[25]
.sym 49689 soc.simpleuart.recv_divcnt[26]
.sym 49690 soc.simpleuart.recv_divcnt[27]
.sym 49691 soc.simpleuart.recv_divcnt[28]
.sym 49692 soc.simpleuart.recv_divcnt[29]
.sym 49693 soc.simpleuart.recv_divcnt[30]
.sym 49694 soc.simpleuart.recv_divcnt[31]
.sym 49699 soc.simpleuart_reg_div_do[16]
.sym 49700 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_I1_SB_CARRY_CO_I1[16]
.sym 49704 soc.simpleuart.recv_divcnt[23]
.sym 49706 soc.simpleuart.recv_divcnt[16]
.sym 49707 iomem_wdata[25]
.sym 49708 soc.simpleuart.recv_divcnt[17]
.sym 49709 iomem_wdata[31]
.sym 49710 soc.simpleuart.recv_divcnt[18]
.sym 49711 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_I1_SB_CARRY_CO_I1[6]
.sym 49712 soc.simpleuart_reg_div_do[8]
.sym 49713 soc.simpleuart_reg_div_do[20]
.sym 49714 soc.simpleuart.send_divcnt_SB_DFFSR_Q_31_D[17]
.sym 49715 soc.simpleuart.recv_divcnt[20]
.sym 49716 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_I1_SB_CARRY_CO_I1[11]
.sym 49717 iomem_wdata[19]
.sym 49718 iomem_wdata[17]
.sym 49719 iomem_wdata[18]
.sym 49720 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_I1_SB_CARRY_CO_I1[10]
.sym 49721 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_I1_SB_CARRY_CO_I1[4]
.sym 49722 soc.simpleuart.recv_divcnt[25]
.sym 49723 soc.simpleuart.send_dummy_SB_LUT4_I3_I2_SB_LUT4_I1_I0[15]
.sym 49731 soc.simpleuart_reg_div_do[20]
.sym 49732 soc.simpleuart.send_divcnt_SB_DFFSR_Q_31_D[16]
.sym 49733 soc.simpleuart.send_divcnt_SB_DFFSR_Q_31_D[19]
.sym 49738 soc.simpleuart.send_divcnt_SB_DFFSR_Q_31_D[17]
.sym 49739 soc.simpleuart.send_divcnt_SB_DFFSR_Q_31_D[18]
.sym 49741 soc.simpleuart_reg_div_do[21]
.sym 49742 soc.simpleuart.send_divcnt_SB_DFFSR_Q_31_D[23]
.sym 49743 soc.simpleuart.send_divcnt_SB_DFFSR_Q_31_D[22]
.sym 49744 soc.simpleuart_reg_div_do[17]
.sym 49747 soc.simpleuart.send_divcnt_SB_DFFSR_Q_31_D[21]
.sym 49749 soc.simpleuart_reg_div_do[18]
.sym 49750 soc.simpleuart_reg_div_do[23]
.sym 49751 soc.simpleuart_reg_div_do[22]
.sym 49754 soc.simpleuart_reg_div_do[16]
.sym 49755 soc.simpleuart.send_divcnt_SB_DFFSR_Q_31_D[20]
.sym 49759 soc.simpleuart_reg_div_do[19]
.sym 49760 soc.simpleuart.send_dummy_SB_LUT4_I3_I2_SB_LUT4_I1_I0[16]
.sym 49762 soc.simpleuart_reg_div_do[16]
.sym 49763 soc.simpleuart.send_divcnt_SB_DFFSR_Q_31_D[16]
.sym 49766 soc.simpleuart.send_dummy_SB_LUT4_I3_I2_SB_LUT4_I1_I0[17]
.sym 49768 soc.simpleuart_reg_div_do[17]
.sym 49769 soc.simpleuart.send_divcnt_SB_DFFSR_Q_31_D[17]
.sym 49772 soc.simpleuart.send_dummy_SB_LUT4_I3_I2_SB_LUT4_I1_I0[18]
.sym 49774 soc.simpleuart_reg_div_do[18]
.sym 49775 soc.simpleuart.send_divcnt_SB_DFFSR_Q_31_D[18]
.sym 49778 soc.simpleuart.send_dummy_SB_LUT4_I3_I2_SB_LUT4_I1_I0[19]
.sym 49780 soc.simpleuart_reg_div_do[19]
.sym 49781 soc.simpleuart.send_divcnt_SB_DFFSR_Q_31_D[19]
.sym 49784 soc.simpleuart.send_dummy_SB_LUT4_I3_I2_SB_LUT4_I1_I0[20]
.sym 49786 soc.simpleuart_reg_div_do[20]
.sym 49787 soc.simpleuart.send_divcnt_SB_DFFSR_Q_31_D[20]
.sym 49790 soc.simpleuart.send_dummy_SB_LUT4_I3_I2_SB_LUT4_I1_I0[21]
.sym 49792 soc.simpleuart_reg_div_do[21]
.sym 49793 soc.simpleuart.send_divcnt_SB_DFFSR_Q_31_D[21]
.sym 49796 soc.simpleuart.send_dummy_SB_LUT4_I3_I2_SB_LUT4_I1_I0[22]
.sym 49798 soc.simpleuart_reg_div_do[22]
.sym 49799 soc.simpleuart.send_divcnt_SB_DFFSR_Q_31_D[22]
.sym 49802 soc.simpleuart.send_dummy_SB_LUT4_I3_I2_SB_LUT4_I1_I0[23]
.sym 49804 soc.simpleuart_reg_div_do[23]
.sym 49805 soc.simpleuart.send_divcnt_SB_DFFSR_Q_31_D[23]
.sym 49818 soc.spimemio.din_ddr_SB_LUT4_I0_I2[0]
.sym 49820 soc.cpu.next_pc[28]
.sym 49827 soc.simpleuart.recv_divcnt[31]
.sym 49830 soc.simpleuart_reg_div_do[25]
.sym 49831 iomem_wstrb[1]
.sym 49834 iomem_addr[16]
.sym 49835 soc.simpleuart_reg_div_do[18]
.sym 49836 soc.simpleuart_reg_div_do[12]
.sym 49837 soc.simpleuart_reg_div_do[23]
.sym 49838 soc.cpu.trap_SB_LUT4_I2_O
.sym 49840 iomem_addr[14]
.sym 49841 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_I1_SB_CARRY_CO_I1[18]
.sym 49842 iomem_addr[16]
.sym 49843 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_I1_SB_CARRY_CO_I1[19]
.sym 49844 soc.cpu.alu_out_SB_LUT4_O_21_I2_SB_LUT4_O_I3[1]
.sym 49845 soc.simpleuart_reg_div_do[19]
.sym 49846 soc.simpleuart.send_dummy_SB_LUT4_I3_I2_SB_LUT4_I1_I0[23]
.sym 49851 soc.simpleuart_reg_div_do[27]
.sym 49853 soc.simpleuart_reg_div_do[30]
.sym 49854 soc.simpleuart_reg_div_do[26]
.sym 49856 soc.simpleuart.send_divcnt_SB_DFFSR_Q_31_D[27]
.sym 49857 soc.simpleuart.send_divcnt_SB_DFFSR_Q_31_D[28]
.sym 49858 soc.simpleuart.send_divcnt_SB_DFFSR_Q_31_D[30]
.sym 49859 soc.simpleuart.send_divcnt_SB_DFFSR_Q_31_D[31]
.sym 49860 soc.simpleuart.send_divcnt_SB_DFFSR_Q_31_D[26]
.sym 49862 soc.simpleuart.send_divcnt_SB_DFFSR_Q_31_D[24]
.sym 49863 soc.simpleuart.send_divcnt_SB_DFFSR_Q_31_D[29]
.sym 49864 soc.simpleuart_reg_div_do[29]
.sym 49865 soc.simpleuart_reg_div_do[24]
.sym 49867 soc.simpleuart.send_divcnt_SB_DFFSR_Q_31_D[25]
.sym 49878 soc.simpleuart_reg_div_do[31]
.sym 49879 soc.simpleuart_reg_div_do[25]
.sym 49881 soc.simpleuart_reg_div_do[28]
.sym 49883 soc.simpleuart.send_dummy_SB_LUT4_I3_I2_SB_LUT4_I1_I0[24]
.sym 49885 soc.simpleuart_reg_div_do[24]
.sym 49886 soc.simpleuart.send_divcnt_SB_DFFSR_Q_31_D[24]
.sym 49889 soc.simpleuart.send_dummy_SB_LUT4_I3_I2_SB_LUT4_I1_I0[25]
.sym 49891 soc.simpleuart.send_divcnt_SB_DFFSR_Q_31_D[25]
.sym 49892 soc.simpleuart_reg_div_do[25]
.sym 49895 soc.simpleuart.send_dummy_SB_LUT4_I3_I2_SB_LUT4_I1_I0[26]
.sym 49897 soc.simpleuart_reg_div_do[26]
.sym 49898 soc.simpleuart.send_divcnt_SB_DFFSR_Q_31_D[26]
.sym 49901 soc.simpleuart.send_dummy_SB_LUT4_I3_I2_SB_LUT4_I1_I0[27]
.sym 49903 soc.simpleuart_reg_div_do[27]
.sym 49904 soc.simpleuart.send_divcnt_SB_DFFSR_Q_31_D[27]
.sym 49907 soc.simpleuart.send_dummy_SB_LUT4_I3_I2_SB_LUT4_I1_I0[28]
.sym 49909 soc.simpleuart_reg_div_do[28]
.sym 49910 soc.simpleuart.send_divcnt_SB_DFFSR_Q_31_D[28]
.sym 49913 soc.simpleuart.send_dummy_SB_LUT4_I3_I2_SB_LUT4_I1_I0[29]
.sym 49915 soc.simpleuart_reg_div_do[29]
.sym 49916 soc.simpleuart.send_divcnt_SB_DFFSR_Q_31_D[29]
.sym 49919 soc.simpleuart.send_dummy_SB_LUT4_I3_I2_SB_LUT4_I1_I0[30]
.sym 49921 soc.simpleuart.send_divcnt_SB_DFFSR_Q_31_D[30]
.sym 49922 soc.simpleuart_reg_div_do[30]
.sym 49925 $nextpnr_ICESTORM_LC_60$I3
.sym 49927 soc.simpleuart_reg_div_do[31]
.sym 49928 soc.simpleuart.send_divcnt_SB_DFFSR_Q_31_D[31]
.sym 49943 soc.cpu.next_pc[26]
.sym 49944 soc.cpu.next_pc[13]
.sym 49945 iomem_wdata[30]
.sym 49946 soc.simpleuart.cfg_divider_SB_DFFESR_Q_E
.sym 49949 soc.simpleuart_reg_div_do[30]
.sym 49952 soc.simpleuart_reg_div_do[29]
.sym 49953 UART_TX_SB_DFFESS_Q_S[1]
.sym 49956 soc.simpleuart_reg_div_do[1]
.sym 49957 soc.simpleuart_reg_div_do[17]
.sym 49959 soc.simpleuart_reg_div_do[10]
.sym 49960 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_I1_SB_CARRY_CO_I1[28]
.sym 49961 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_28_I1[2]
.sym 49962 soc.cpu.alu_out_SB_LUT4_O_18_I2_SB_LUT4_O_I3[1]
.sym 49964 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_I1_SB_CARRY_CO_I1[0]
.sym 49966 iomem_addr[4]
.sym 49967 soc.simpleuart_reg_div_do[16]
.sym 49968 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_I1_SB_CARRY_CO_I1[22]
.sym 49969 $nextpnr_ICESTORM_LC_60$I3
.sym 49975 iomem_wdata[16]
.sym 49977 iomem_wdata[23]
.sym 49985 soc.simpleuart.cfg_divider_SB_DFFESR_Q_9_E
.sym 49987 soc.simpleuart.recv_divcnt[20]
.sym 49988 iomem_wdata[17]
.sym 49992 soc.simpleuart.recv_divcnt[25]
.sym 50010 $nextpnr_ICESTORM_LC_60$I3
.sym 50015 iomem_wdata[16]
.sym 50026 soc.simpleuart.recv_divcnt[25]
.sym 50034 iomem_wdata[17]
.sym 50040 soc.simpleuart.recv_divcnt[20]
.sym 50051 iomem_wdata[23]
.sym 50053 soc.simpleuart.cfg_divider_SB_DFFESR_Q_9_E
.sym 50054 clk$SB_IO_IN_$glb_clk
.sym 50055 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 50066 soc.cpu.next_pc[23]
.sym 50067 soc.cpu.next_pc[12]
.sym 50073 soc.simpleuart.cfg_divider_SB_DFFESS_Q_E
.sym 50074 $PACKER_VCC_NET
.sym 50077 iomem_wstrb[2]
.sym 50078 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_I1_SB_CARRY_CO_I1[15]
.sym 50080 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I1_O[0]
.sym 50082 soc.cpu.mem_wstrb_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I2_O
.sym 50083 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_I1_SB_CARRY_CO_I1[25]
.sym 50084 iomem_wdata[24]
.sym 50085 soc.cpu.next_pc[9]
.sym 50088 iomem_wdata[21]
.sym 50090 iomem_wdata[26]
.sym 50091 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_I1_SB_CARRY_CO_I1[14]
.sym 50100 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[2]
.sym 50103 soc.cpu.pcpi_rs1[3]
.sym 50104 soc.cpu.do_waitirq_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_3_I2[1]
.sym 50106 soc.cpu.pcpi_rs1[4]
.sym 50107 soc.cpu.next_pc[4]
.sym 50108 soc.cpu.mem_wstrb_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I2_O
.sym 50110 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_10_I2_SB_LUT4_O_I2[1]
.sym 50114 soc.cpu.cpu_state[4]
.sym 50119 soc.cpu.mem_do_prefetch_SB_LUT4_I3_1_O[1]
.sym 50142 soc.cpu.pcpi_rs1[4]
.sym 50143 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[2]
.sym 50144 soc.cpu.mem_do_prefetch_SB_LUT4_I3_1_O[1]
.sym 50145 soc.cpu.next_pc[4]
.sym 50166 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_10_I2_SB_LUT4_O_I2[1]
.sym 50167 soc.cpu.cpu_state[4]
.sym 50168 soc.cpu.pcpi_rs1[3]
.sym 50169 soc.cpu.do_waitirq_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_3_I2[1]
.sym 50176 soc.cpu.mem_wstrb_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I2_O
.sym 50177 clk$SB_IO_IN_$glb_clk
.sym 50186 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_I1[30]
.sym 50189 soc.cpu.instr_waitirq_SB_LUT4_I2_O[3]
.sym 50190 soc.cpu.trap_SB_LUT4_I2_O
.sym 50192 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_I1_SB_CARRY_CO_I1[16]
.sym 50195 soc.cpu.next_pc[4]
.sym 50197 iomem_addr[4]
.sym 50199 soc.simpleuart_reg_div_do[31]
.sym 50200 soc.simpleuart.recv_buf_data_SB_DFFESR_Q_E
.sym 50203 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[5]
.sym 50204 iomem_addr[7]
.sym 50205 soc.simpleuart_reg_div_do[20]
.sym 50206 iomem_addr[6]
.sym 50207 iomem_wdata[18]
.sym 50208 soc.cpu.next_pc[7]
.sym 50209 iomem_wdata[19]
.sym 50210 iomem_addr[3]
.sym 50212 iomem_addr[11]
.sym 50213 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[1]
.sym 50214 iomem_addr[9]
.sym 50223 soc.cpu.next_pc[5]
.sym 50226 soc.cpu.mem_la_firstword_xfer
.sym 50230 $PACKER_VCC_NET
.sym 50232 soc.cpu.next_pc[2]
.sym 50243 soc.cpu.next_pc[3]
.sym 50251 soc.cpu.next_pc[4]
.sym 50252 $nextpnr_ICESTORM_LC_11$I3
.sym 50254 soc.cpu.next_pc[2]
.sym 50255 soc.cpu.mem_la_firstword_xfer
.sym 50258 $nextpnr_ICESTORM_LC_11$COUT
.sym 50261 $PACKER_VCC_NET
.sym 50262 $nextpnr_ICESTORM_LC_11$I3
.sym 50264 $nextpnr_ICESTORM_LC_12$I3
.sym 50266 soc.cpu.next_pc[3]
.sym 50270 $nextpnr_ICESTORM_LC_12$COUT
.sym 50273 $PACKER_VCC_NET
.sym 50274 $nextpnr_ICESTORM_LC_12$I3
.sym 50276 $nextpnr_ICESTORM_LC_13$I3
.sym 50279 soc.cpu.next_pc[4]
.sym 50282 $nextpnr_ICESTORM_LC_13$COUT
.sym 50285 $PACKER_VCC_NET
.sym 50286 $nextpnr_ICESTORM_LC_13$I3
.sym 50288 $nextpnr_ICESTORM_LC_14$I3
.sym 50290 soc.cpu.next_pc[5]
.sym 50294 $nextpnr_ICESTORM_LC_14$COUT
.sym 50297 $PACKER_VCC_NET
.sym 50298 $nextpnr_ICESTORM_LC_14$I3
.sym 50304 soc.simpleuart_reg_div_do[21]
.sym 50306 soc.simpleuart_reg_div_do[18]
.sym 50307 soc.simpleuart_reg_div_do[19]
.sym 50308 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[5]
.sym 50309 soc.simpleuart_reg_div_do[20]
.sym 50312 soc.cpu.next_pc[31]
.sym 50313 soc.cpu.reg_next_pc_SB_DFFESR_Q_9_D_SB_LUT4_O_I0_SB_LUT4_O_I1[8]
.sym 50316 $PACKER_VCC_NET
.sym 50322 soc.simpleuart_reg_div_do[23]
.sym 50325 soc.simpleuart_reg_div_do[25]
.sym 50326 iomem_addr[16]
.sym 50327 soc.simpleuart_reg_div_do[18]
.sym 50328 iomem_addr[12]
.sym 50329 soc.simpleuart_reg_div_do[19]
.sym 50330 iomem_addr[7]
.sym 50331 iomem_addr[14]
.sym 50332 soc.cpu.pcpi_rs1[12]
.sym 50333 iomem_addr[17]
.sym 50334 soc.cpu.trap_SB_LUT4_I2_O
.sym 50335 soc.cpu.alu_out_SB_LUT4_O_16_I2_SB_LUT4_O_I3[1]
.sym 50336 soc.cpu.alu_out_SB_LUT4_O_21_I2_SB_LUT4_O_I3[1]
.sym 50337 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[4]
.sym 50338 $nextpnr_ICESTORM_LC_14$COUT
.sym 50344 $PACKER_VCC_NET
.sym 50347 soc.cpu.next_pc[6]
.sym 50355 soc.cpu.next_pc[9]
.sym 50361 soc.cpu.next_pc[8]
.sym 50368 soc.cpu.next_pc[7]
.sym 50375 $nextpnr_ICESTORM_LC_15$I3
.sym 50378 soc.cpu.next_pc[6]
.sym 50381 $nextpnr_ICESTORM_LC_15$COUT
.sym 50384 $PACKER_VCC_NET
.sym 50385 $nextpnr_ICESTORM_LC_15$I3
.sym 50387 $nextpnr_ICESTORM_LC_16$I3
.sym 50390 soc.cpu.next_pc[7]
.sym 50393 $nextpnr_ICESTORM_LC_16$COUT
.sym 50396 $PACKER_VCC_NET
.sym 50397 $nextpnr_ICESTORM_LC_16$I3
.sym 50399 $nextpnr_ICESTORM_LC_17$I3
.sym 50402 soc.cpu.next_pc[8]
.sym 50405 $nextpnr_ICESTORM_LC_17$COUT
.sym 50408 $PACKER_VCC_NET
.sym 50409 $nextpnr_ICESTORM_LC_17$I3
.sym 50411 $nextpnr_ICESTORM_LC_18$I3
.sym 50413 soc.cpu.next_pc[9]
.sym 50417 $nextpnr_ICESTORM_LC_18$COUT
.sym 50420 $PACKER_VCC_NET
.sym 50421 $nextpnr_ICESTORM_LC_18$I3
.sym 50425 iomem_addr[7]
.sym 50426 iomem_addr[6]
.sym 50427 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_I3_O[2]
.sym 50428 iomem_addr[3]
.sym 50429 iomem_addr[11]
.sym 50430 iomem_addr[9]
.sym 50431 iomem_addr[16]
.sym 50432 iomem_addr[12]
.sym 50438 soc.cpu.next_pc[2]
.sym 50439 soc.cpu.mem_la_firstword_xfer
.sym 50442 soc.simpleuart_reg_div_do[20]
.sym 50445 soc.spimemio.valid_SB_LUT4_O_I0_SB_LUT4_I3_O[0]
.sym 50448 soc.simpleuart_reg_div_do[21]
.sym 50449 soc.cpu.next_pc[12]
.sym 50450 soc.cpu.next_pc[14]
.sym 50451 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[11]
.sym 50452 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_26_I1_SB_LUT4_O_I2[1]
.sym 50454 soc.cpu.alu_out_SB_LUT4_O_18_I2_SB_LUT4_O_I3[1]
.sym 50455 soc.cpu.mem_la_firstword_xfer_SB_LUT4_I3_O[3]
.sym 50457 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_21_I2[1]
.sym 50458 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_28_I1[2]
.sym 50459 iomem_addr[17]
.sym 50460 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[8]
.sym 50461 $nextpnr_ICESTORM_LC_18$COUT
.sym 50472 soc.cpu.next_pc[11]
.sym 50475 $PACKER_VCC_NET
.sym 50489 soc.cpu.next_pc[13]
.sym 50490 soc.cpu.next_pc[12]
.sym 50493 soc.cpu.next_pc[10]
.sym 50498 $nextpnr_ICESTORM_LC_19$I3
.sym 50501 soc.cpu.next_pc[10]
.sym 50504 $nextpnr_ICESTORM_LC_19$COUT
.sym 50506 $PACKER_VCC_NET
.sym 50508 $nextpnr_ICESTORM_LC_19$I3
.sym 50510 $nextpnr_ICESTORM_LC_20$I3
.sym 50513 soc.cpu.next_pc[11]
.sym 50516 $nextpnr_ICESTORM_LC_20$COUT
.sym 50518 $PACKER_VCC_NET
.sym 50520 $nextpnr_ICESTORM_LC_20$I3
.sym 50522 $nextpnr_ICESTORM_LC_21$I3
.sym 50524 soc.cpu.next_pc[12]
.sym 50528 $nextpnr_ICESTORM_LC_21$COUT
.sym 50530 $PACKER_VCC_NET
.sym 50532 $nextpnr_ICESTORM_LC_21$I3
.sym 50534 $nextpnr_ICESTORM_LC_22$I3
.sym 50536 soc.cpu.next_pc[13]
.sym 50540 $nextpnr_ICESTORM_LC_22$COUT
.sym 50542 $PACKER_VCC_NET
.sym 50544 $nextpnr_ICESTORM_LC_22$I3
.sym 50548 iomem_addr[15]
.sym 50549 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_I1_I0[0]
.sym 50550 iomem_addr[14]
.sym 50551 iomem_addr[17]
.sym 50552 soc.cpu.mem_wstrb_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I2_O
.sym 50553 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_O_1_I2[0]
.sym 50554 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_I3_O[3]
.sym 50555 iomem_addr[10]
.sym 50557 iomem_addr[9]
.sym 50561 soc.cpu.next_pc[11]
.sym 50562 iomem_addr[8]
.sym 50563 iomem_addr[3]
.sym 50564 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[3]
.sym 50565 iomem_addr[12]
.sym 50566 soc.cpu.mem_do_prefetch_SB_LUT4_I3_1_O[1]
.sym 50567 soc.cpu.pcpi_rs1[3]
.sym 50568 soc.cpu.next_pc[11]
.sym 50569 iomem_addr[6]
.sym 50570 soc.cpu.cpuregs_raddr2[4]
.sym 50571 soc.cpu.pcpi_rs1[8]
.sym 50572 iomem_wdata[24]
.sym 50573 soc.cpu.mem_wstrb_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I2_O
.sym 50574 soc.cpu.next_pc[9]
.sym 50575 iomem_wdata[26]
.sym 50576 soc.cpu.next_pc[25]
.sym 50577 soc.cpu.next_pc[17]
.sym 50578 soc.cpu.next_pc[17]
.sym 50579 soc.cpu.next_pc[10]
.sym 50580 iomem_addr[20]
.sym 50581 soc.cpu.next_pc[9]
.sym 50582 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_11_I1_SB_LUT4_O_1_I2[1]
.sym 50583 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I1_O[0]
.sym 50584 $nextpnr_ICESTORM_LC_22$COUT
.sym 50590 $PACKER_VCC_NET
.sym 50592 soc.cpu.next_pc[15]
.sym 50596 soc.cpu.next_pc[17]
.sym 50610 soc.cpu.next_pc[14]
.sym 50611 soc.cpu.next_pc[16]
.sym 50621 $nextpnr_ICESTORM_LC_23$I3
.sym 50623 soc.cpu.next_pc[14]
.sym 50627 $nextpnr_ICESTORM_LC_23$COUT
.sym 50630 $PACKER_VCC_NET
.sym 50631 $nextpnr_ICESTORM_LC_23$I3
.sym 50633 $nextpnr_ICESTORM_LC_24$I3
.sym 50635 soc.cpu.next_pc[15]
.sym 50639 $nextpnr_ICESTORM_LC_24$COUT
.sym 50642 $PACKER_VCC_NET
.sym 50643 $nextpnr_ICESTORM_LC_24$I3
.sym 50645 $nextpnr_ICESTORM_LC_25$I3
.sym 50648 soc.cpu.next_pc[16]
.sym 50651 $nextpnr_ICESTORM_LC_25$COUT
.sym 50654 $PACKER_VCC_NET
.sym 50655 $nextpnr_ICESTORM_LC_25$I3
.sym 50657 $nextpnr_ICESTORM_LC_26$I3
.sym 50659 soc.cpu.next_pc[17]
.sym 50663 $nextpnr_ICESTORM_LC_26$COUT
.sym 50666 $PACKER_VCC_NET
.sym 50667 $nextpnr_ICESTORM_LC_26$I3
.sym 50671 iomem_addr[19]
.sym 50672 iomem_addr[24]
.sym 50673 iomem_addr[20]
.sym 50674 iomem_addr[21]
.sym 50675 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_O_2_I1[3]
.sym 50676 iomem_addr[18]
.sym 50677 iomem_addr[25]
.sym 50678 iomem_addr[13]
.sym 50686 iomem_addr[17]
.sym 50687 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[14]
.sym 50688 iomem_addr[10]
.sym 50689 soc.cpu.reg_out[4]
.sym 50690 iomem_addr[15]
.sym 50694 iomem_addr[14]
.sym 50695 soc.cpu.next_pc[7]
.sym 50697 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 50698 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_22_I1[2]
.sym 50699 soc.cpu.mem_wstrb_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I2_O
.sym 50701 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_O_1_I2[0]
.sym 50702 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[21]
.sym 50703 soc.cpu.next_pc[26]
.sym 50704 soc.cpu.next_pc[24]
.sym 50705 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_O[0]
.sym 50706 soc.cpu.mem_wstrb_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I2_O
.sym 50707 $nextpnr_ICESTORM_LC_26$COUT
.sym 50718 $PACKER_VCC_NET
.sym 50724 $PACKER_VCC_NET
.sym 50732 soc.cpu.next_pc[21]
.sym 50738 soc.cpu.next_pc[19]
.sym 50741 soc.cpu.next_pc[20]
.sym 50742 soc.cpu.next_pc[18]
.sym 50744 $nextpnr_ICESTORM_LC_27$I3
.sym 50746 soc.cpu.next_pc[18]
.sym 50750 $nextpnr_ICESTORM_LC_27$COUT
.sym 50752 $PACKER_VCC_NET
.sym 50754 $nextpnr_ICESTORM_LC_27$I3
.sym 50756 $nextpnr_ICESTORM_LC_28$I3
.sym 50758 soc.cpu.next_pc[19]
.sym 50762 $nextpnr_ICESTORM_LC_28$COUT
.sym 50765 $PACKER_VCC_NET
.sym 50766 $nextpnr_ICESTORM_LC_28$I3
.sym 50768 $nextpnr_ICESTORM_LC_29$I3
.sym 50771 soc.cpu.next_pc[20]
.sym 50774 $nextpnr_ICESTORM_LC_29$COUT
.sym 50777 $PACKER_VCC_NET
.sym 50778 $nextpnr_ICESTORM_LC_29$I3
.sym 50780 $nextpnr_ICESTORM_LC_30$I3
.sym 50783 soc.cpu.next_pc[21]
.sym 50786 $nextpnr_ICESTORM_LC_30$COUT
.sym 50789 $PACKER_VCC_NET
.sym 50790 $nextpnr_ICESTORM_LC_30$I3
.sym 50794 iomem_addr[26]
.sym 50795 iomem_addr[23]
.sym 50796 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_LUT4_I3_O[0]
.sym 50797 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_O[0]
.sym 50798 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_23_I1[2]
.sym 50799 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I1_O[0]
.sym 50800 soc.cpu.next_pc[7]
.sym 50801 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I2_O[2]
.sym 50806 soc.cpu.decoded_imm[1]
.sym 50807 soc.cpu.alu_out_SB_LUT4_O_29_I1[1]
.sym 50808 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[19]
.sym 50809 iomem_addr[21]
.sym 50810 soc.cpu.pcpi_rs1[20]
.sym 50811 iomem_addr[13]
.sym 50812 $PACKER_VCC_NET
.sym 50813 iomem_addr[19]
.sym 50814 $PACKER_VCC_NET
.sym 50816 iomem_addr[22]
.sym 50817 iomem_addr[20]
.sym 50818 soc.cpu.next_pc[21]
.sym 50820 soc.cpu.pcpi_rs1[12]
.sym 50821 soc.cpu.alu_out_SB_LUT4_O_12_I2_SB_LUT4_O_I3[1]
.sym 50822 soc.cpu.next_pc[13]
.sym 50823 soc.cpu.next_pc[20]
.sym 50824 soc.cpu.next_pc[19]
.sym 50825 soc.cpu.next_pc[22]
.sym 50826 soc.cpu.trap_SB_LUT4_I2_O
.sym 50827 soc.cpu.next_pc[20]
.sym 50828 soc.cpu.pcpi_rs1[18]
.sym 50830 $nextpnr_ICESTORM_LC_30$COUT
.sym 50841 soc.cpu.next_pc[22]
.sym 50849 $PACKER_VCC_NET
.sym 50851 soc.cpu.next_pc[25]
.sym 50853 soc.cpu.next_pc[23]
.sym 50861 soc.cpu.next_pc[24]
.sym 50867 $nextpnr_ICESTORM_LC_31$I3
.sym 50870 soc.cpu.next_pc[22]
.sym 50873 $nextpnr_ICESTORM_LC_31$COUT
.sym 50876 $PACKER_VCC_NET
.sym 50877 $nextpnr_ICESTORM_LC_31$I3
.sym 50879 $nextpnr_ICESTORM_LC_32$I3
.sym 50882 soc.cpu.next_pc[23]
.sym 50885 $nextpnr_ICESTORM_LC_32$COUT
.sym 50888 $PACKER_VCC_NET
.sym 50889 $nextpnr_ICESTORM_LC_32$I3
.sym 50891 $nextpnr_ICESTORM_LC_33$I3
.sym 50893 soc.cpu.next_pc[24]
.sym 50897 $nextpnr_ICESTORM_LC_33$COUT
.sym 50900 $PACKER_VCC_NET
.sym 50901 $nextpnr_ICESTORM_LC_33$I3
.sym 50903 $nextpnr_ICESTORM_LC_34$I3
.sym 50906 soc.cpu.next_pc[25]
.sym 50909 $nextpnr_ICESTORM_LC_34$COUT
.sym 50912 $PACKER_VCC_NET
.sym 50913 $nextpnr_ICESTORM_LC_34$I3
.sym 50918 iomem_addr[27]
.sym 50919 iomem_addr[29]
.sym 50920 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_26_I2[1]
.sym 50922 iomem_addr[30]
.sym 50923 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I2_O[3]
.sym 50924 iomem_addr[28]
.sym 50928 soc.cpu.next_pc[25]
.sym 50929 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_6_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0[1]
.sym 50931 soc.cpu.alu_out_SB_LUT4_O_30_I2_SB_LUT4_O_I3[1]
.sym 50935 soc.simpleuart_reg_div_do[29]
.sym 50938 iomem_addr[23]
.sym 50940 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_LUT4_I3_O[0]
.sym 50941 soc.cpu.next_pc[23]
.sym 50942 soc.cpu.next_pc[14]
.sym 50943 soc.cpu.reg_out[7]
.sym 50944 soc.cpu.next_pc[30]
.sym 50945 soc.cpu.next_pc[12]
.sym 50946 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_28_I1[2]
.sym 50947 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_25_I3[1]
.sym 50948 soc.cpu.mem_wstrb_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2[1]
.sym 50949 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_21_I2[1]
.sym 50950 soc.cpu.pcpi_rs1[23]
.sym 50951 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_24_I3[1]
.sym 50952 soc.cpu.pcpi_rs1[23]
.sym 50953 $nextpnr_ICESTORM_LC_34$COUT
.sym 50958 $PACKER_VCC_NET
.sym 50961 $PACKER_VCC_NET
.sym 50977 soc.cpu.next_pc[27]
.sym 50985 soc.cpu.next_pc[29]
.sym 50987 soc.cpu.next_pc[28]
.sym 50988 soc.cpu.next_pc[26]
.sym 50990 $nextpnr_ICESTORM_LC_35$I3
.sym 50992 soc.cpu.next_pc[26]
.sym 50996 $nextpnr_ICESTORM_LC_35$COUT
.sym 50999 $PACKER_VCC_NET
.sym 51000 $nextpnr_ICESTORM_LC_35$I3
.sym 51002 $nextpnr_ICESTORM_LC_36$I3
.sym 51004 soc.cpu.next_pc[27]
.sym 51008 $nextpnr_ICESTORM_LC_36$COUT
.sym 51011 $PACKER_VCC_NET
.sym 51012 $nextpnr_ICESTORM_LC_36$I3
.sym 51014 $nextpnr_ICESTORM_LC_37$I3
.sym 51017 soc.cpu.next_pc[28]
.sym 51020 $nextpnr_ICESTORM_LC_37$COUT
.sym 51022 $PACKER_VCC_NET
.sym 51024 $nextpnr_ICESTORM_LC_37$I3
.sym 51026 $nextpnr_ICESTORM_LC_38$I3
.sym 51029 soc.cpu.next_pc[29]
.sym 51032 $nextpnr_ICESTORM_LC_38$COUT
.sym 51035 $PACKER_VCC_NET
.sym 51036 $nextpnr_ICESTORM_LC_38$I3
.sym 51040 soc.cpu.reg_out[5]
.sym 51042 soc.cpu.reg_out[0]
.sym 51043 soc.cpu.reg_out[3]
.sym 51045 soc.cpu.reg_out[13]
.sym 51046 soc.cpu.reg_out[14]
.sym 51047 soc.cpu.reg_out[7]
.sym 51050 soc.cpu.next_pc[24]
.sym 51051 soc.cpu.reg_next_pc_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[0]
.sym 51052 $PACKER_VCC_NET
.sym 51055 $PACKER_VCC_NET
.sym 51058 soc.cpu.mem_do_prefetch_SB_LUT4_I3_1_O[1]
.sym 51060 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_29_I3[1]
.sym 51061 soc.cpu.decoded_imm[0]
.sym 51064 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_18_I3[1]
.sym 51065 soc.cpu.next_pc[9]
.sym 51066 soc.cpu.next_pc[10]
.sym 51067 soc.cpu.reg_out[13]
.sym 51068 soc.cpu.next_pc[25]
.sym 51069 soc.cpu.next_pc[17]
.sym 51070 soc.cpu.trap
.sym 51071 soc.cpu.next_pc[29]
.sym 51072 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_O_I1[10]
.sym 51073 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_23_I1[2]
.sym 51074 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[4]
.sym 51075 soc.cpu.next_pc[28]
.sym 51076 $nextpnr_ICESTORM_LC_38$COUT
.sym 51087 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_17_I3[1]
.sym 51088 soc.cpu.trap
.sym 51089 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_30_I3[2]
.sym 51090 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_18_I3[1]
.sym 51092 soc.cpu.mem_wstrb_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I2_O
.sym 51097 soc.cpu.pcpi_rs1[31]
.sym 51098 soc.cpu.mem_do_prefetch_SB_LUT4_I3_1_O[1]
.sym 51100 soc.cpu.latched_store_SB_LUT4_I1_O[0]
.sym 51102 soc.cpu.reg_out[13]
.sym 51103 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_30_I3[1]
.sym 51104 soc.cpu.next_pc[30]
.sym 51105 soc.cpu.latched_store_SB_LUT4_I3_1_O[3]
.sym 51107 soc.cpu.next_pc[31]
.sym 51108 soc.cpu.mem_wstrb_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2[1]
.sym 51111 soc.cpu.reg_out[14]
.sym 51113 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[29]
.sym 51115 soc.cpu.next_pc[30]
.sym 51120 soc.cpu.next_pc[31]
.sym 51121 soc.cpu.pcpi_rs1[31]
.sym 51122 soc.cpu.mem_do_prefetch_SB_LUT4_I3_1_O[1]
.sym 51123 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[29]
.sym 51127 soc.cpu.reg_out[13]
.sym 51128 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_18_I3[1]
.sym 51129 soc.cpu.latched_store_SB_LUT4_I3_1_O[3]
.sym 51140 soc.cpu.mem_wstrb_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2[1]
.sym 51141 soc.cpu.trap
.sym 51150 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_17_I3[1]
.sym 51151 soc.cpu.reg_out[14]
.sym 51153 soc.cpu.latched_store_SB_LUT4_I3_1_O[3]
.sym 51156 soc.cpu.latched_store_SB_LUT4_I1_O[0]
.sym 51157 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_30_I3[1]
.sym 51158 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_30_I3[2]
.sym 51160 soc.cpu.mem_wstrb_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I2_O
.sym 51161 clk$SB_IO_IN_$glb_clk
.sym 51163 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_27_I1_SB_LUT4_O_1_I2[2]
.sym 51164 soc.cpu.reg_out[12]
.sym 51165 soc.cpu.reg_out[10]
.sym 51166 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O[2]
.sym 51167 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_24_I1[1]
.sym 51168 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_25_I1[2]
.sym 51169 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_25_I1[1]
.sym 51170 soc.cpu.next_pc[10]
.sym 51175 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_I3[2]
.sym 51178 soc.cpu.reg_out[3]
.sym 51180 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_30_I1[0]
.sym 51182 soc.cpu.cpu_state[2]
.sym 51183 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_I1[2]
.sym 51184 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_28_I1[0]
.sym 51187 soc.cpu.compressed_instr
.sym 51188 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 51190 soc.cpu.decoded_imm[19]
.sym 51191 soc.cpu.next_pc[24]
.sym 51192 soc.cpu.instr_timer_SB_DFFE_Q_D_SB_LUT4_O_I1[2]
.sym 51193 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[5]
.sym 51194 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_25_I3[1]
.sym 51195 soc.cpu.next_pc[26]
.sym 51196 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_22_I1[2]
.sym 51197 soc.cpu.decoded_imm[2]
.sym 51198 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[0]
.sym 51204 soc.cpu.latched_store_SB_LUT4_I3_1_O[3]
.sym 51205 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_22_I3[1]
.sym 51206 soc.cpu.instr_waitirq_SB_LUT4_I2_O[3]
.sym 51208 soc.cpu.reg_next_pc_SB_DFFESR_Q_25_D_SB_LUT4_O_I0[0]
.sym 51211 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_23_I1_SB_LUT4_O_1_I2[2]
.sym 51213 soc.cpu.reg_next_pc_SB_DFFESR_Q_23_D_SB_LUT4_O_I0[0]
.sym 51214 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_19_I3[1]
.sym 51216 soc.cpu.cpu_state[3]
.sym 51217 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_23_I1_SB_LUT4_O_1_I2[1]
.sym 51218 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O[1]
.sym 51219 soc.cpu.reg_next_pc_SB_DFFESR_Q_25_D_SB_LUT4_O_I0[1]
.sym 51220 soc.cpu.reg_out[9]
.sym 51221 soc.cpu.reg_out[12]
.sym 51223 soc.cpu.reg_next_pc_SB_DFFESR_Q_9_D_SB_LUT4_O_I0_SB_LUT4_O_I1[6]
.sym 51224 soc.cpu.compressed_instr_SB_LUT4_I1_O[4]
.sym 51225 soc.cpu.instr_waitirq_SB_LUT4_I2_O[3]
.sym 51226 soc.cpu.compressed_instr_SB_LUT4_I1_O[6]
.sym 51227 soc.cpu.reg_next_pc_SB_DFFESR_Q_23_D_SB_LUT4_O_I0[1]
.sym 51228 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O[2]
.sym 51229 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[6]
.sym 51232 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[1]
.sym 51234 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[4]
.sym 51235 soc.cpu.cpu_state[2]
.sym 51237 soc.cpu.reg_next_pc_SB_DFFESR_Q_25_D_SB_LUT4_O_I0[0]
.sym 51238 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[4]
.sym 51239 soc.cpu.reg_next_pc_SB_DFFESR_Q_25_D_SB_LUT4_O_I0[1]
.sym 51240 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O[2]
.sym 51243 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O[1]
.sym 51244 soc.cpu.compressed_instr_SB_LUT4_I1_O[6]
.sym 51245 soc.cpu.instr_waitirq_SB_LUT4_I2_O[3]
.sym 51246 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[6]
.sym 51250 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_19_I3[1]
.sym 51251 soc.cpu.latched_store_SB_LUT4_I3_1_O[3]
.sym 51252 soc.cpu.reg_out[12]
.sym 51255 soc.cpu.cpu_state[3]
.sym 51256 soc.cpu.cpu_state[2]
.sym 51257 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_23_I1_SB_LUT4_O_1_I2[2]
.sym 51258 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_23_I1_SB_LUT4_O_1_I2[1]
.sym 51261 soc.cpu.instr_waitirq_SB_LUT4_I2_O[3]
.sym 51262 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[4]
.sym 51263 soc.cpu.compressed_instr_SB_LUT4_I1_O[4]
.sym 51264 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O[1]
.sym 51267 soc.cpu.reg_next_pc_SB_DFFESR_Q_23_D_SB_LUT4_O_I0[1]
.sym 51268 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[6]
.sym 51269 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O[2]
.sym 51270 soc.cpu.reg_next_pc_SB_DFFESR_Q_23_D_SB_LUT4_O_I0[0]
.sym 51273 soc.cpu.latched_store_SB_LUT4_I3_1_O[3]
.sym 51274 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_22_I3[1]
.sym 51275 soc.cpu.reg_out[9]
.sym 51279 soc.cpu.reg_next_pc_SB_DFFESR_Q_9_D_SB_LUT4_O_I0_SB_LUT4_O_I1[6]
.sym 51280 soc.cpu.instr_waitirq_SB_LUT4_I2_O[3]
.sym 51281 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[1]
.sym 51282 soc.cpu.compressed_instr_SB_LUT4_I1_O[6]
.sym 51283 soc.cpu.instr_sll_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_I3_1_O[1]_$glb_ce
.sym 51284 clk$SB_IO_IN_$glb_clk
.sym 51285 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 51286 soc.cpu.reg_out[9]
.sym 51287 soc.cpu.mem_do_prefetch_SB_LUT4_I3_1_O[0]
.sym 51288 soc.cpu.reg_next_pc_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 51289 soc.cpu.reg_next_pc_SB_DFFESS_Q_D_SB_LUT4_O_I3[2]
.sym 51290 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_21_I2_SB_LUT4_O_1_I0[1]
.sym 51291 soc.cpu.reg_out[1]
.sym 51296 soc.cpu.next_pc[28]
.sym 51299 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_19_I3[1]
.sym 51300 soc.cpu.instr_waitirq_SB_LUT4_I2_O[3]
.sym 51301 $PACKER_VCC_NET
.sym 51302 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_25_I1[3]
.sym 51303 soc.cpu.mem_rdata_latched_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 51306 soc.cpu.decoded_imm[1]
.sym 51309 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_21_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I0[1]
.sym 51310 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_30_I3[1]
.sym 51311 soc.cpu.instr_waitirq_SB_LUT4_I2_O[3]
.sym 51313 soc.cpu.reg_out[1]
.sym 51314 soc.cpu.reg_next_pc_SB_DFFESR_Q_9_D_SB_LUT4_O_I0_SB_LUT4_O_I1[2]
.sym 51315 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_6_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_I1_O[0]
.sym 51316 soc.cpu.decoded_imm[30]
.sym 51317 soc.cpu.next_pc[22]
.sym 51318 soc.cpu.decoded_imm[12]
.sym 51319 soc.cpu.next_pc[20]
.sym 51320 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_21_I3[1]
.sym 51321 soc.cpu.next_pc[21]
.sym 51328 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O[1]
.sym 51330 soc.cpu.reg_next_pc_SB_DFFESS_Q_D_SB_LUT4_O_I3[2]
.sym 51331 soc.cpu.compressed_instr_SB_LUT4_I1_O[4]
.sym 51332 soc.cpu.reg_next_pc_SB_DFFESR_Q_18_D_SB_LUT4_O_I1[0]
.sym 51333 soc.cpu.reg_next_pc_SB_DFFESR_Q_17_D_SB_LUT4_O_I3[2]
.sym 51336 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[2]
.sym 51338 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[11]
.sym 51340 soc.cpu.reg_next_pc_SB_DFFESR_Q_21_D_SB_LUT4_O_I1[0]
.sym 51341 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[12]
.sym 51343 soc.cpu.compressed_instr_SB_LUT4_I1_O[8]
.sym 51346 soc.cpu.reg_next_pc_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[0]
.sym 51347 soc.cpu.compressed_instr
.sym 51348 soc.cpu.instr_waitirq_SB_LUT4_I2_O[3]
.sym 51349 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[1]
.sym 51350 soc.cpu.reg_next_pc_SB_DFFESR_Q_9_D_SB_LUT4_O_I0_SB_LUT4_O_I1[8]
.sym 51351 soc.cpu.reg_next_pc_SB_DFFESR_Q_9_D_SB_LUT4_O_I0_SB_LUT4_O_I1[4]
.sym 51354 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[8]
.sym 51357 soc.cpu.reg_next_pc_SB_DFFESR_Q_21_D_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 51361 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[12]
.sym 51362 soc.cpu.reg_next_pc_SB_DFFESR_Q_17_D_SB_LUT4_O_I3[2]
.sym 51363 soc.cpu.reg_next_pc_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[0]
.sym 51366 soc.cpu.reg_next_pc_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[0]
.sym 51367 soc.cpu.reg_next_pc_SB_DFFESR_Q_21_D_SB_LUT4_O_I1[0]
.sym 51369 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[8]
.sym 51373 soc.cpu.reg_next_pc_SB_DFFESR_Q_18_D_SB_LUT4_O_I1[0]
.sym 51374 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[11]
.sym 51375 soc.cpu.reg_next_pc_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[0]
.sym 51381 soc.cpu.compressed_instr
.sym 51384 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[2]
.sym 51385 soc.cpu.reg_next_pc_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[0]
.sym 51387 soc.cpu.reg_next_pc_SB_DFFESS_Q_D_SB_LUT4_O_I3[2]
.sym 51390 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O[1]
.sym 51391 soc.cpu.compressed_instr_SB_LUT4_I1_O[8]
.sym 51392 soc.cpu.reg_next_pc_SB_DFFESR_Q_21_D_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 51396 soc.cpu.compressed_instr_SB_LUT4_I1_O[8]
.sym 51397 soc.cpu.reg_next_pc_SB_DFFESR_Q_9_D_SB_LUT4_O_I0_SB_LUT4_O_I1[8]
.sym 51398 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[1]
.sym 51399 soc.cpu.instr_waitirq_SB_LUT4_I2_O[3]
.sym 51402 soc.cpu.instr_waitirq_SB_LUT4_I2_O[3]
.sym 51403 soc.cpu.compressed_instr_SB_LUT4_I1_O[4]
.sym 51404 soc.cpu.reg_next_pc_SB_DFFESR_Q_9_D_SB_LUT4_O_I0_SB_LUT4_O_I1[4]
.sym 51405 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[1]
.sym 51406 soc.cpu.instr_sll_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_I3_1_O[1]_$glb_ce
.sym 51407 clk$SB_IO_IN_$glb_clk
.sym 51408 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 51411 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_13_I1[2]
.sym 51412 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_25_I3[1]
.sym 51415 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_30_I3[1]
.sym 51416 soc.cpu.reg_next_pc_SB_DFFESR_Q_24_D_SB_LUT4_O_I0[0]
.sym 51419 soc.cpu.next_pc[26]
.sym 51420 soc.cpu.reg_next_pc_SB_DFFESR_Q_9_D_SB_LUT4_O_I0_SB_LUT4_O_I1[16]
.sym 51421 soc.cpu.trap
.sym 51422 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O[1]
.sym 51423 soc.cpu.mem_do_rinst
.sym 51424 soc.cpu.reg_next_pc_SB_DFFESS_Q_D_SB_LUT4_O_I3[2]
.sym 51426 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[11]
.sym 51428 soc.cpu.instr_jalr
.sym 51429 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[1]
.sym 51430 soc.mem_rdata[25]
.sym 51432 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_6_I2[0]
.sym 51433 soc.cpu.cpuregs.regs.0.0.1_RADDR_2
.sym 51434 soc.cpu.reg_next_pc_SB_DFFESR_Q_9_D_SB_LUT4_O_I0_SB_LUT4_O_I1[6]
.sym 51435 soc.cpu.reg_out[19]
.sym 51436 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_15_I1[2]
.sym 51437 soc.cpu.next_pc[23]
.sym 51438 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O[0]
.sym 51439 soc.cpu.latched_is_lh
.sym 51440 soc.cpu.pcpi_rs1[23]
.sym 51441 soc.cpu.decoded_imm[17]
.sym 51442 soc.cpu.decoded_imm_j[4]
.sym 51443 soc.cpu.next_pc[30]
.sym 51444 soc.cpu.decoder_pseudo_trigger_SB_LUT4_I2_O[0]
.sym 51451 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O[1]
.sym 51452 soc.cpu.decoded_imm_j[7]
.sym 51453 soc.cpu.decoded_imm_j[5]
.sym 51454 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O[0]
.sym 51456 soc.cpu.cpu_state[3]
.sym 51458 soc.cpu.instr_waitirq_SB_LUT4_I2_O[3]
.sym 51459 soc.cpu.cpu_state[4]
.sym 51461 soc.cpu.compressed_instr_SB_LUT4_I1_O[11]
.sym 51462 soc.cpu.instr_timer_SB_DFFE_Q_D_SB_LUT4_O_I1[2]
.sym 51463 soc.cpu.reg_next_pc_SB_DFFESR_Q_9_D_SB_LUT4_O_I0_SB_LUT4_O_I1[5]
.sym 51467 soc.cpu.reg_next_pc_SB_DFFESR_Q_18_D_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 51468 soc.cpu.decoder_pseudo_trigger_SB_LUT4_I2_O[0]
.sym 51470 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_17_I3_SB_LUT4_O_I1[3]
.sym 51471 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[1]
.sym 51472 soc.cpu.reg_next_pc_SB_DFFESR_Q_9_D_SB_LUT4_O_I0_SB_LUT4_O_I1[11]
.sym 51473 soc.cpu.cpu_state[2]
.sym 51474 soc.cpu.instr_timer_SB_DFFE_Q_D_SB_LUT4_O_I1[0]
.sym 51475 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_6_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_I1_O[0]
.sym 51476 soc.cpu.pcpi_rs1[18]
.sym 51477 soc.cpu.decoded_imm_j[6]
.sym 51478 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_O_I1[18]
.sym 51479 soc.cpu.compressed_instr_SB_LUT4_I1_O[5]
.sym 51480 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_17_I3_SB_LUT4_O_I1[2]
.sym 51481 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_17_I3_SB_LUT4_O_I1[1]
.sym 51483 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O[0]
.sym 51484 soc.cpu.instr_timer_SB_DFFE_Q_D_SB_LUT4_O_I1[0]
.sym 51485 soc.cpu.decoded_imm_j[6]
.sym 51486 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[1]
.sym 51489 soc.cpu.instr_waitirq_SB_LUT4_I2_O[3]
.sym 51490 soc.cpu.compressed_instr_SB_LUT4_I1_O[11]
.sym 51491 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[1]
.sym 51492 soc.cpu.reg_next_pc_SB_DFFESR_Q_9_D_SB_LUT4_O_I0_SB_LUT4_O_I1[11]
.sym 51495 soc.cpu.decoded_imm_j[7]
.sym 51496 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[1]
.sym 51497 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O[0]
.sym 51498 soc.cpu.instr_timer_SB_DFFE_Q_D_SB_LUT4_O_I1[2]
.sym 51501 soc.cpu.cpu_state[2]
.sym 51502 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_17_I3_SB_LUT4_O_I1[3]
.sym 51503 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_17_I3_SB_LUT4_O_I1[2]
.sym 51504 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_17_I3_SB_LUT4_O_I1[1]
.sym 51507 soc.cpu.cpu_state[3]
.sym 51508 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_O_I1[18]
.sym 51509 soc.cpu.cpu_state[4]
.sym 51510 soc.cpu.pcpi_rs1[18]
.sym 51513 soc.cpu.reg_next_pc_SB_DFFESR_Q_18_D_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 51514 soc.cpu.compressed_instr_SB_LUT4_I1_O[11]
.sym 51515 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O[1]
.sym 51519 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_6_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_I1_O[0]
.sym 51520 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[1]
.sym 51521 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O[0]
.sym 51522 soc.cpu.decoded_imm_j[5]
.sym 51525 soc.cpu.instr_waitirq_SB_LUT4_I2_O[3]
.sym 51526 soc.cpu.compressed_instr_SB_LUT4_I1_O[5]
.sym 51527 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[1]
.sym 51528 soc.cpu.reg_next_pc_SB_DFFESR_Q_9_D_SB_LUT4_O_I0_SB_LUT4_O_I1[5]
.sym 51529 soc.cpu.decoder_pseudo_trigger_SB_LUT4_I2_O[0]
.sym 51530 clk$SB_IO_IN_$glb_clk
.sym 51531 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_$glb_sr
.sym 51532 soc.cpu.reg_out[21]
.sym 51533 soc.cpu.next_pc[19]
.sym 51534 soc.cpu.latched_is_lh_SB_LUT4_I1_O[0]
.sym 51535 soc.cpu.reg_out[20]
.sym 51536 soc.cpu.next_pc[20]
.sym 51537 soc.cpu.next_pc[21]
.sym 51538 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_17_I3_SB_LUT4_O_I1[2]
.sym 51539 soc.cpu.reg_out[19]
.sym 51542 soc.cpu.next_pc[23]
.sym 51543 soc.cpu.reg_next_pc_SB_DFFESR_Q_9_D_SB_LUT4_O_I0_SB_LUT4_O_I1[24]
.sym 51544 soc.cpu.mem_do_prefetch_SB_LUT4_I3_1_O[1]
.sym 51546 soc.cpu.decoded_imm_j[7]
.sym 51549 soc.cpu.decoded_imm_j[5]
.sym 51551 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I0_O[3]
.sym 51552 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_17_I3[2]
.sym 51553 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 51554 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O[2]
.sym 51556 soc.cpu.next_pc[17]
.sym 51557 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[1]
.sym 51558 soc.cpu.decoded_imm_j[8]
.sym 51559 soc.cpu.decoded_imm[8]
.sym 51560 soc.cpu.decoded_imm[26]
.sym 51561 soc.cpu.decoded_imm_j[1]
.sym 51562 soc.cpu.compressed_instr_SB_LUT4_I1_O[5]
.sym 51563 soc.cpu.next_pc[29]
.sym 51564 soc.cpu.next_pc[25]
.sym 51565 soc.cpu.reg_out[21]
.sym 51566 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[8]
.sym 51567 soc.cpu.next_pc[28]
.sym 51576 soc.cpu.decoded_imm_j[8]
.sym 51577 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[6]
.sym 51578 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[3]
.sym 51580 soc.cpu.decoded_imm_j[7]
.sym 51581 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[2]
.sym 51582 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[7]
.sym 51583 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[4]
.sym 51584 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[1]
.sym 51585 soc.cpu.decoded_imm_j[1]
.sym 51586 soc.cpu.decoded_imm_j[5]
.sym 51588 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_1_O[1]
.sym 51595 soc.cpu.decoded_imm_j[6]
.sym 51596 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[5]
.sym 51599 soc.cpu.decoded_imm_j[2]
.sym 51600 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[0]
.sym 51602 soc.cpu.decoded_imm_j[4]
.sym 51605 soc.cpu.decoded_imm_j_SB_CARRY_I1_CO[1]
.sym 51607 soc.cpu.decoded_imm_j[1]
.sym 51608 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[0]
.sym 51611 soc.cpu.decoded_imm_j_SB_CARRY_I1_CO[2]
.sym 51613 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[1]
.sym 51614 soc.cpu.decoded_imm_j[2]
.sym 51615 soc.cpu.decoded_imm_j_SB_CARRY_I1_CO[1]
.sym 51617 soc.cpu.decoded_imm_j_SB_CARRY_I1_CO[3]
.sym 51619 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[2]
.sym 51620 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_1_O[1]
.sym 51621 soc.cpu.decoded_imm_j_SB_CARRY_I1_CO[2]
.sym 51623 soc.cpu.decoded_imm_j_SB_CARRY_I1_CO[4]
.sym 51625 soc.cpu.decoded_imm_j[4]
.sym 51626 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[3]
.sym 51627 soc.cpu.decoded_imm_j_SB_CARRY_I1_CO[3]
.sym 51629 soc.cpu.decoded_imm_j_SB_CARRY_I1_CO[5]
.sym 51631 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[4]
.sym 51632 soc.cpu.decoded_imm_j[5]
.sym 51633 soc.cpu.decoded_imm_j_SB_CARRY_I1_CO[4]
.sym 51635 soc.cpu.decoded_imm_j_SB_CARRY_I1_CO[6]
.sym 51637 soc.cpu.decoded_imm_j[6]
.sym 51638 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[5]
.sym 51639 soc.cpu.decoded_imm_j_SB_CARRY_I1_CO[5]
.sym 51641 soc.cpu.decoded_imm_j_SB_CARRY_I1_CO[7]
.sym 51643 soc.cpu.decoded_imm_j[7]
.sym 51644 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[6]
.sym 51645 soc.cpu.decoded_imm_j_SB_CARRY_I1_CO[6]
.sym 51647 soc.cpu.decoded_imm_j_SB_CARRY_I1_CO[8]
.sym 51649 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[7]
.sym 51650 soc.cpu.decoded_imm_j[8]
.sym 51651 soc.cpu.decoded_imm_j_SB_CARRY_I1_CO[7]
.sym 51655 soc.cpu.reg_next_pc_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[2]
.sym 51656 soc.cpu.reg_pc[16]
.sym 51657 soc.cpu.reg_next_pc_SB_DFFESR_Q_14_D_SB_LUT4_O_I1[0]
.sym 51658 soc.cpu.reg_next_pc_SB_DFFESR_Q_20_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 51659 soc.cpu.reg_next_pc_SB_DFFESR_Q_10_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 51660 soc.cpu.reg_next_pc_SB_DFFESR_Q_20_D_SB_LUT4_O_I3[2]
.sym 51661 soc.cpu.reg_next_pc_SB_DFFESR_Q_14_D_SB_LUT4_O_I1_SB_LUT4_O_I2[2]
.sym 51662 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_21_I3[1]
.sym 51665 soc.cpu.instr_waitirq_SB_LUT4_I2_O[3]
.sym 51668 soc.cpu.instr_waitirq
.sym 51669 soc.cpu.is_lb_lh_lw_lbu_lhu
.sym 51670 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_16_I2[1]
.sym 51671 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_28_I1_SB_LUT4_O_1_I2[0]
.sym 51674 soc.cpu.decoded_imm_j[5]
.sym 51675 soc.cpu.mem_rdata_q[24]
.sym 51676 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_1_O[1]
.sym 51677 soc.cpu.irq_pending[21]
.sym 51678 soc.cpu.latched_is_lh_SB_LUT4_I1_O[0]
.sym 51679 soc.cpu.next_pc[26]
.sym 51680 soc.cpu.decoded_imm[17]
.sym 51681 soc.cpu.decoded_imm_j[6]
.sym 51682 soc.cpu.next_pc[24]
.sym 51683 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_12_I3[1]
.sym 51684 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 51685 soc.cpu.decoded_imm_j[2]
.sym 51686 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[0]
.sym 51687 soc.cpu.reg_next_pc_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[0]
.sym 51688 soc.cpu.decoded_imm[16]
.sym 51689 soc.cpu.decoded_imm[19]
.sym 51690 soc.cpu.compressed_instr
.sym 51691 soc.cpu.decoded_imm_j_SB_CARRY_I1_CO[8]
.sym 51697 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_16_I3[0]
.sym 51698 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[10]
.sym 51699 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[13]
.sym 51701 soc.cpu.decoded_imm_j[11]
.sym 51702 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[11]
.sym 51703 soc.cpu.decoded_imm_j[10]
.sym 51705 soc.cpu.decoded_imm_j[9]
.sym 51707 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_15_I3[0]
.sym 51711 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_17_I3[1]
.sym 51713 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_18_I2[0]
.sym 51714 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[14]
.sym 51716 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[12]
.sym 51717 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[15]
.sym 51720 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I3[1]
.sym 51723 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[9]
.sym 51726 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[8]
.sym 51728 soc.cpu.decoded_imm_j_SB_CARRY_I1_CO[9]
.sym 51730 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[8]
.sym 51731 soc.cpu.decoded_imm_j[9]
.sym 51732 soc.cpu.decoded_imm_j_SB_CARRY_I1_CO[8]
.sym 51734 soc.cpu.decoded_imm_j_SB_CARRY_I1_CO[10]
.sym 51736 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[9]
.sym 51737 soc.cpu.decoded_imm_j[10]
.sym 51738 soc.cpu.decoded_imm_j_SB_CARRY_I1_CO[9]
.sym 51740 soc.cpu.decoded_imm_j_SB_CARRY_I1_CO[11]
.sym 51742 soc.cpu.decoded_imm_j[11]
.sym 51743 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[10]
.sym 51744 soc.cpu.decoded_imm_j_SB_CARRY_I1_CO[10]
.sym 51746 soc.cpu.decoded_imm_j_SB_CARRY_I1_CO[12]
.sym 51748 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[11]
.sym 51749 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I3[1]
.sym 51750 soc.cpu.decoded_imm_j_SB_CARRY_I1_CO[11]
.sym 51752 soc.cpu.decoded_imm_j_SB_CARRY_I1_CO[13]
.sym 51754 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_18_I2[0]
.sym 51755 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[12]
.sym 51756 soc.cpu.decoded_imm_j_SB_CARRY_I1_CO[12]
.sym 51758 soc.cpu.decoded_imm_j_SB_CARRY_I1_CO[14]
.sym 51760 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_17_I3[1]
.sym 51761 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[13]
.sym 51762 soc.cpu.decoded_imm_j_SB_CARRY_I1_CO[13]
.sym 51764 soc.cpu.decoded_imm_j_SB_CARRY_I1_CO[15]
.sym 51766 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_16_I3[0]
.sym 51767 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[14]
.sym 51768 soc.cpu.decoded_imm_j_SB_CARRY_I1_CO[14]
.sym 51770 soc.cpu.decoded_imm_j_SB_CARRY_I1_CO[16]
.sym 51772 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_15_I3[0]
.sym 51773 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[15]
.sym 51774 soc.cpu.decoded_imm_j_SB_CARRY_I1_CO[15]
.sym 51778 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_12_I3[1]
.sym 51779 soc.cpu.reg_next_pc_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[2]
.sym 51780 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_10_I3[1]
.sym 51781 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_15_I3[1]
.sym 51782 soc.cpu.reg_next_pc_SB_DFFESS_Q_D_SB_LUT4_O_I1[0]
.sym 51783 soc.cpu.reg_next_pc_SB_DFFESR_Q_11_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 51784 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_7_I1_SB_LUT4_O_1_I2[2]
.sym 51785 soc.cpu.reg_next_pc_SB_DFFESR_Q_11_D_SB_LUT4_O_I3[2]
.sym 51788 soc.cpu.next_pc[31]
.sym 51791 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_16_I3[0]
.sym 51792 soc.cpu.decoded_imm[23]
.sym 51794 soc.cpu.decoded_imm_j[7]
.sym 51795 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_10_I2[1]
.sym 51797 soc.cpu.compressed_instr_SB_LUT4_I1_O[9]
.sym 51799 soc.cpu.decoded_imm_j[10]
.sym 51801 soc.cpu.decoded_imm_j[9]
.sym 51802 soc.cpu.decoded_imm[26]
.sym 51803 soc.cpu.compressed_instr_SB_LUT4_I1_O[20]
.sym 51804 soc.cpu.next_pc[22]
.sym 51805 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_11_I3[1]
.sym 51806 soc.cpu.decoded_imm[28]
.sym 51807 soc.cpu.decoded_imm[30]
.sym 51808 soc.cpu.cpuregs_waddr[2]
.sym 51809 soc.cpu.decoded_imm[12]
.sym 51810 soc.cpu.instr_waitirq_SB_LUT4_I2_O[3]
.sym 51811 soc.cpu.latched_store_SB_LUT4_I3_1_O[3]
.sym 51812 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_21_I3[1]
.sym 51813 soc.cpu.compressed_instr_SB_LUT4_I1_O[17]
.sym 51814 soc.cpu.decoded_imm_j_SB_CARRY_I1_CO[16]
.sym 51819 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[20]
.sym 51821 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[0]
.sym 51822 soc.cpu.decoded_imm_j[20]
.sym 51823 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[17]
.sym 51825 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[23]
.sym 51829 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[19]
.sym 51830 soc.cpu.decoded_imm_j[20]
.sym 51831 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_13_I3[0]
.sym 51833 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_14_I3[0]
.sym 51836 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[22]
.sym 51839 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[21]
.sym 51840 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[18]
.sym 51846 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[16]
.sym 51851 soc.cpu.decoded_imm_j_SB_CARRY_I1_CO[17]
.sym 51853 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_14_I3[0]
.sym 51854 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[16]
.sym 51855 soc.cpu.decoded_imm_j_SB_CARRY_I1_CO[16]
.sym 51857 soc.cpu.decoded_imm_j_SB_CARRY_I1_CO[18]
.sym 51859 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[17]
.sym 51860 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_13_I3[0]
.sym 51861 soc.cpu.decoded_imm_j_SB_CARRY_I1_CO[17]
.sym 51863 soc.cpu.decoded_imm_j_SB_CARRY_I1_CO[19]
.sym 51865 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[18]
.sym 51866 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[0]
.sym 51867 soc.cpu.decoded_imm_j_SB_CARRY_I1_CO[18]
.sym 51869 soc.cpu.decoded_imm_j_SB_CARRY_I1_CO[20]
.sym 51871 soc.cpu.decoded_imm_j[20]
.sym 51872 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[19]
.sym 51873 soc.cpu.decoded_imm_j_SB_CARRY_I1_CO[19]
.sym 51875 soc.cpu.decoded_imm_j_SB_CARRY_I1_CO[21]
.sym 51877 soc.cpu.decoded_imm_j[20]
.sym 51878 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[20]
.sym 51879 soc.cpu.decoded_imm_j_SB_CARRY_I1_CO[20]
.sym 51881 soc.cpu.decoded_imm_j_SB_CARRY_I1_CO[22]
.sym 51883 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[21]
.sym 51884 soc.cpu.decoded_imm_j[20]
.sym 51885 soc.cpu.decoded_imm_j_SB_CARRY_I1_CO[21]
.sym 51887 soc.cpu.decoded_imm_j_SB_CARRY_I1_CO[23]
.sym 51889 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[22]
.sym 51890 soc.cpu.decoded_imm_j[20]
.sym 51891 soc.cpu.decoded_imm_j_SB_CARRY_I1_CO[22]
.sym 51893 soc.cpu.decoded_imm_j_SB_CARRY_I1_CO[24]
.sym 51895 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[23]
.sym 51896 soc.cpu.decoded_imm_j[20]
.sym 51897 soc.cpu.decoded_imm_j_SB_CARRY_I1_CO[23]
.sym 51901 soc.cpu.reg_next_pc_SB_DFFESR_Q_29_D_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 51902 soc.cpu.reg_out[28]
.sym 51903 soc.cpu.instr_waitirq_SB_LUT4_I2_O[1]
.sym 51904 soc.cpu.next_pc[16]
.sym 51905 soc.cpu.compressed_instr_SB_LUT4_I1_O[0]
.sym 51906 soc.cpu.reg_next_pc_SB_DFFESR_Q_29_D_SB_LUT4_O_I1[0]
.sym 51907 soc.cpu.reg_out[24]
.sym 51908 soc.cpu.next_pc[22]
.sym 51913 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[20]
.sym 51915 soc.mem_rdata[25]
.sym 51916 soc.cpu.decoded_imm_j[20]
.sym 51917 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I1[3]
.sym 51918 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O[1]
.sym 51919 soc.cpu.reg_out[29]
.sym 51921 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_14_I3[0]
.sym 51924 soc.cpu.instr_retirq
.sym 51925 soc.cpu.decoded_imm[17]
.sym 51926 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[18]
.sym 51927 soc.cpu.decoded_imm[13]
.sym 51928 soc.cpu.next_pc[23]
.sym 51929 soc.cpu.decoded_imm[8]
.sym 51930 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_14_I3[0]
.sym 51931 soc.cpu.decoded_imm[21]
.sym 51932 soc.cpu.reg_next_pc_SB_DFFESR_Q_9_D_SB_LUT4_O_I0_SB_LUT4_O_I1[21]
.sym 51933 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I3[2]
.sym 51934 soc.cpu.next_pc[30]
.sym 51935 soc.cpu.reg_next_pc_SB_DFFESR_Q_9_D_SB_LUT4_O_I0_SB_LUT4_O_I1[25]
.sym 51936 soc.cpu.cpuregs.regs.0.0.1_RADDR_2
.sym 51937 soc.cpu.decoded_imm_j_SB_CARRY_I1_CO[24]
.sym 51944 soc.cpu.decoded_imm_j[20]
.sym 51946 soc.cpu.reg_next_pc_SB_DFFESS_Q_D_SB_LUT4_O_I1[0]
.sym 51947 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[29]
.sym 51949 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[30]
.sym 51952 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[24]
.sym 51954 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[25]
.sym 51955 soc.cpu.reg_next_pc_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[0]
.sym 51956 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[27]
.sym 51961 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[26]
.sym 51963 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[28]
.sym 51965 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[19]
.sym 51974 soc.cpu.decoded_imm_j_SB_CARRY_I1_CO[25]
.sym 51976 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[24]
.sym 51977 soc.cpu.decoded_imm_j[20]
.sym 51978 soc.cpu.decoded_imm_j_SB_CARRY_I1_CO[24]
.sym 51980 soc.cpu.decoded_imm_j_SB_CARRY_I1_CO[26]
.sym 51982 soc.cpu.decoded_imm_j[20]
.sym 51983 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[25]
.sym 51984 soc.cpu.decoded_imm_j_SB_CARRY_I1_CO[25]
.sym 51986 soc.cpu.decoded_imm_j_SB_CARRY_I1_CO[27]
.sym 51988 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[26]
.sym 51989 soc.cpu.decoded_imm_j[20]
.sym 51990 soc.cpu.decoded_imm_j_SB_CARRY_I1_CO[26]
.sym 51992 soc.cpu.decoded_imm_j_SB_CARRY_I1_CO[28]
.sym 51994 soc.cpu.decoded_imm_j[20]
.sym 51995 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[27]
.sym 51996 soc.cpu.decoded_imm_j_SB_CARRY_I1_CO[27]
.sym 51998 soc.cpu.decoded_imm_j_SB_CARRY_I1_CO[29]
.sym 52000 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[28]
.sym 52001 soc.cpu.decoded_imm_j[20]
.sym 52002 soc.cpu.decoded_imm_j_SB_CARRY_I1_CO[28]
.sym 52004 soc.cpu.decoded_imm_j_SB_CARRY_I1_CO[30]
.sym 52006 soc.cpu.decoded_imm_j[20]
.sym 52007 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[29]
.sym 52008 soc.cpu.decoded_imm_j_SB_CARRY_I1_CO[29]
.sym 52011 soc.cpu.decoded_imm_j[20]
.sym 52012 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[30]
.sym 52014 soc.cpu.decoded_imm_j_SB_CARRY_I1_CO[30]
.sym 52018 soc.cpu.reg_next_pc_SB_DFFESS_Q_D_SB_LUT4_O_I1[0]
.sym 52019 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[19]
.sym 52020 soc.cpu.reg_next_pc_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[0]
.sym 52021 soc.cpu.instr_sll_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_I3_1_O[1]_$glb_ce
.sym 52022 clk$SB_IO_IN_$glb_clk
.sym 52023 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 52024 soc.cpu.decoded_imm[8]
.sym 52025 soc.cpu.decoded_imm[21]
.sym 52026 soc.cpu.decoded_imm[30]
.sym 52027 soc.cpu.decoded_imm[12]
.sym 52028 soc.cpu.decoded_imm[16]
.sym 52029 soc.cpu.decoded_imm[25]
.sym 52030 soc.cpu.decoded_imm[17]
.sym 52031 soc.cpu.decoded_imm[13]
.sym 52036 soc.cpu.decoded_imm_j_SB_DFFE_Q_9_D_SB_LUT4_O_I3[1]
.sym 52038 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[24]
.sym 52039 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_9_I2[1]
.sym 52040 soc.cpu.decoded_imm_j[20]
.sym 52041 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I3[1]
.sym 52043 soc.cpu.reg_next_pc_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[0]
.sym 52044 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[27]
.sym 52045 soc.cpu.reg_out[28]
.sym 52046 soc.cpu.reg_next_pc_SB_DFFESR_Q_9_D_SB_LUT4_O_I0_SB_LUT4_O_I1[28]
.sym 52048 soc.cpu.next_pc[25]
.sym 52049 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[1]
.sym 52050 soc.cpu.next_pc[29]
.sym 52051 soc.cpu.decoded_imm[26]
.sym 52052 soc.cpu.decoded_imm_j[1]
.sym 52053 soc.cpu.decoded_imm[29]
.sym 52054 soc.cpu.next_pc[28]
.sym 52055 soc.cpu.decoded_imm[27]
.sym 52056 soc.cpu.reg_out[24]
.sym 52057 soc.cpu.cpuregs.regs.0.0.1_RDATA[2]
.sym 52058 soc.cpu.decoded_imm_j[8]
.sym 52059 soc.cpu.next_pc[17]
.sym 52065 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_8_I3[1]
.sym 52067 soc.cpu.reg_next_pc_SB_DFFESR_Q_9_D_SB_LUT4_O_I0_SB_LUT4_O_I1[17]
.sym 52068 soc.cpu.compressed_instr_SB_LUT4_I1_O[21]
.sym 52069 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[17]
.sym 52070 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[1]
.sym 52071 soc.cpu.reg_next_pc_SB_DFFESR_Q_9_D_SB_LUT4_O_I0_SB_LUT4_O_I1[30]
.sym 52073 soc.cpu.compressed_instr_SB_LUT4_I1_O[30]
.sym 52074 soc.cpu.reg_next_pc_SB_DFFESR_Q_12_D_SB_LUT4_O_I1[0]
.sym 52075 soc.cpu.reg_next_pc_SB_DFFESR_Q_9_D_SB_LUT4_O_I0[1]
.sym 52076 soc.cpu.reg_next_pc_SB_DFFESR_Q_9_D_SB_LUT4_O_I0[0]
.sym 52077 soc.cpu.reg_out[23]
.sym 52078 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[1]
.sym 52081 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O[1]
.sym 52082 soc.cpu.instr_waitirq_SB_LUT4_I2_O[3]
.sym 52083 soc.cpu.compressed_instr_SB_LUT4_I1_O[17]
.sym 52085 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[21]
.sym 52086 soc.cpu.reg_next_pc_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[0]
.sym 52089 soc.cpu.latched_store_SB_LUT4_I3_1_O[3]
.sym 52090 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O[2]
.sym 52092 soc.cpu.reg_next_pc_SB_DFFESR_Q_9_D_SB_LUT4_O_I0_SB_LUT4_O_I1[21]
.sym 52093 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[21]
.sym 52095 soc.cpu.reg_next_pc_SB_DFFESR_Q_12_D_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 52098 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O[2]
.sym 52099 soc.cpu.reg_next_pc_SB_DFFESR_Q_9_D_SB_LUT4_O_I0[1]
.sym 52100 soc.cpu.reg_next_pc_SB_DFFESR_Q_9_D_SB_LUT4_O_I0[0]
.sym 52101 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[21]
.sym 52105 soc.cpu.compressed_instr_SB_LUT4_I1_O[17]
.sym 52106 soc.cpu.reg_next_pc_SB_DFFESR_Q_12_D_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 52107 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O[1]
.sym 52110 soc.cpu.reg_next_pc_SB_DFFESR_Q_9_D_SB_LUT4_O_I0_SB_LUT4_O_I1[21]
.sym 52111 soc.cpu.compressed_instr_SB_LUT4_I1_O[21]
.sym 52112 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[1]
.sym 52113 soc.cpu.instr_waitirq_SB_LUT4_I2_O[3]
.sym 52116 soc.cpu.compressed_instr_SB_LUT4_I1_O[21]
.sym 52117 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[21]
.sym 52118 soc.cpu.instr_waitirq_SB_LUT4_I2_O[3]
.sym 52119 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O[1]
.sym 52122 soc.cpu.reg_next_pc_SB_DFFESR_Q_9_D_SB_LUT4_O_I0_SB_LUT4_O_I1[30]
.sym 52123 soc.cpu.compressed_instr_SB_LUT4_I1_O[30]
.sym 52124 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[1]
.sym 52125 soc.cpu.instr_waitirq_SB_LUT4_I2_O[3]
.sym 52128 soc.cpu.reg_next_pc_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[0]
.sym 52129 soc.cpu.reg_next_pc_SB_DFFESR_Q_12_D_SB_LUT4_O_I1[0]
.sym 52131 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[17]
.sym 52134 soc.cpu.reg_next_pc_SB_DFFESR_Q_9_D_SB_LUT4_O_I0_SB_LUT4_O_I1[17]
.sym 52135 soc.cpu.instr_waitirq_SB_LUT4_I2_O[3]
.sym 52136 soc.cpu.compressed_instr_SB_LUT4_I1_O[17]
.sym 52137 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[1]
.sym 52140 soc.cpu.reg_out[23]
.sym 52141 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_8_I3[1]
.sym 52142 soc.cpu.latched_store_SB_LUT4_I3_1_O[3]
.sym 52144 soc.cpu.instr_sll_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_I3_1_O[1]_$glb_ce
.sym 52145 clk$SB_IO_IN_$glb_clk
.sym 52146 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 52147 soc.cpu.decoded_rs1_SB_DFFE_Q_4_D_SB_LUT4_I0_O[2]
.sym 52148 soc.cpu.decoded_rs1_SB_DFFE_Q_4_D_SB_LUT4_I0_O[3]
.sym 52149 soc.cpu.cpuregs.regs.0.0.1_RDATA_15_SB_DFFSR_Q_R
.sym 52150 soc.cpu.decoded_rs1_SB_DFFE_Q_4_D_SB_LUT4_I0_O[0]
.sym 52151 soc.cpu.cpuregs.regs.0.0.1_RADDR
.sym 52152 soc.cpu.cpuregs.regs.0.0.1_RADDR_2
.sym 52153 soc.cpu.cpuregs.regs.0.0.1_RDATA[3]
.sym 52154 soc.cpu.next_pc[29]
.sym 52159 soc.cpu.decoded_rs1_SB_DFFE_Q_1_D[2]
.sym 52160 soc.cpu.is_lb_lh_lw_lbu_lhu
.sym 52161 soc.cpu.decoded_imm[20]
.sym 52163 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_15_I3[0]
.sym 52164 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I3[1]
.sym 52165 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[17]
.sym 52166 soc.cpu.decoded_imm[3]
.sym 52167 soc.cpu.mem_rdata_q[24]
.sym 52168 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 52169 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_18_I2[0]
.sym 52170 soc.cpu.decoded_imm[30]
.sym 52171 soc.cpu.reg_next_pc_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[0]
.sym 52173 soc.cpu.decoded_imm[19]
.sym 52174 soc.cpu.cpuregs_waddr[3]
.sym 52175 soc.cpu.decoded_imm[16]
.sym 52176 soc.cpu.cpuregs_waddr[4]
.sym 52177 soc.cpu.next_pc[26]
.sym 52178 soc.cpu.next_pc[24]
.sym 52179 soc.cpu.decoded_imm[17]
.sym 52180 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[1]
.sym 52181 soc.cpu.cpuregs.wen
.sym 52182 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[3]
.sym 52188 soc.cpu.compressed_instr_SB_LUT4_I1_O[22]
.sym 52189 soc.cpu.reg_next_pc_SB_DFFESR_Q_9_D_SB_LUT4_O_I0_SB_LUT4_O_I1[22]
.sym 52190 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_14_I3[1]
.sym 52192 soc.cpu.reg_next_pc_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 52193 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O[1]
.sym 52194 soc.cpu.reg_next_pc_SB_DFFESR_Q_13_D_SB_LUT4_O_I0[1]
.sym 52196 soc.cpu.compressed_instr_SB_LUT4_I1_O[22]
.sym 52198 soc.cpu.compressed_instr_SB_LUT4_I1_O[30]
.sym 52200 soc.cpu.latched_store_SB_LUT4_I3_1_O[3]
.sym 52201 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O[1]
.sym 52202 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[16]
.sym 52203 soc.cpu.compressed_instr_SB_LUT4_I1_O[16]
.sym 52204 soc.cpu.reg_next_pc_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[0]
.sym 52205 soc.cpu.reg_next_pc_SB_DFFESR_Q_8_D_SB_LUT4_O_I3[2]
.sym 52207 soc.cpu.reg_next_pc_SB_DFFESR_Q_9_D_SB_LUT4_O_I0_SB_LUT4_O_I1[16]
.sym 52209 soc.cpu.reg_next_pc_SB_DFFESR_Q_13_D_SB_LUT4_O_I0[0]
.sym 52213 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O[2]
.sym 52214 soc.cpu.reg_out[17]
.sym 52216 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[22]
.sym 52217 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[1]
.sym 52218 soc.cpu.instr_waitirq_SB_LUT4_I2_O[3]
.sym 52219 soc.cpu.reg_next_pc_SB_DFFESR_Q_8_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 52221 soc.cpu.reg_next_pc_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[0]
.sym 52222 soc.cpu.reg_next_pc_SB_DFFESR_Q_8_D_SB_LUT4_O_I3[2]
.sym 52224 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[22]
.sym 52227 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O[1]
.sym 52228 soc.cpu.reg_next_pc_SB_DFFESR_Q_8_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 52229 soc.cpu.compressed_instr_SB_LUT4_I1_O[22]
.sym 52230 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O[2]
.sym 52233 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O[2]
.sym 52234 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[16]
.sym 52235 soc.cpu.reg_next_pc_SB_DFFESR_Q_13_D_SB_LUT4_O_I0[1]
.sym 52236 soc.cpu.reg_next_pc_SB_DFFESR_Q_13_D_SB_LUT4_O_I0[0]
.sym 52239 soc.cpu.latched_store_SB_LUT4_I3_1_O[3]
.sym 52241 soc.cpu.reg_out[17]
.sym 52242 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_14_I3[1]
.sym 52245 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O[1]
.sym 52246 soc.cpu.compressed_instr_SB_LUT4_I1_O[30]
.sym 52247 soc.cpu.reg_next_pc_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 52251 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[16]
.sym 52252 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O[1]
.sym 52253 soc.cpu.instr_waitirq_SB_LUT4_I2_O[3]
.sym 52254 soc.cpu.compressed_instr_SB_LUT4_I1_O[16]
.sym 52257 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[1]
.sym 52258 soc.cpu.instr_waitirq_SB_LUT4_I2_O[3]
.sym 52259 soc.cpu.compressed_instr_SB_LUT4_I1_O[16]
.sym 52260 soc.cpu.reg_next_pc_SB_DFFESR_Q_9_D_SB_LUT4_O_I0_SB_LUT4_O_I1[16]
.sym 52263 soc.cpu.reg_next_pc_SB_DFFESR_Q_9_D_SB_LUT4_O_I0_SB_LUT4_O_I1[22]
.sym 52264 soc.cpu.compressed_instr_SB_LUT4_I1_O[22]
.sym 52265 soc.cpu.instr_waitirq_SB_LUT4_I2_O[3]
.sym 52266 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[1]
.sym 52267 soc.cpu.instr_sll_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_I3_1_O[1]_$glb_ce
.sym 52268 clk$SB_IO_IN_$glb_clk
.sym 52269 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 52270 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[3]
.sym 52271 soc.cpu.decoded_imm[26]
.sym 52272 soc.cpu.decoded_imm[29]
.sym 52273 soc.cpu.decoded_imm[27]
.sym 52274 soc.cpu.decoded_imm[18]
.sym 52275 soc.cpu.decoded_imm[28]
.sym 52276 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_18_I2[3]
.sym 52277 soc.cpu.decoded_imm[19]
.sym 52282 soc.cpu.is_alu_reg_reg
.sym 52286 soc.cpu.decoded_rs1_SB_DFFE_Q_D_SB_LUT4_I2_O[3]
.sym 52289 soc.cpu.instr_jalr
.sym 52293 soc.cpu.cpuregs.regs.0.0.1_RDATA_15_SB_DFFSR_Q_R
.sym 52295 soc.cpu.decoded_imm[18]
.sym 52296 soc.cpu.decoder_pseudo_trigger_SB_LUT4_I2_O[0]
.sym 52297 soc.cpu.decoded_imm[28]
.sym 52298 soc.cpu.latched_store_SB_LUT4_I3_1_O[3]
.sym 52299 soc.cpu.decoded_rd[3]
.sym 52300 soc.cpu.cpuregs_waddr[3]
.sym 52302 soc.cpu.cpuregs_waddr[4]
.sym 52303 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_2_I3[1]
.sym 52304 soc.cpu.cpuregs_waddr[2]
.sym 52305 soc.cpu.decoded_imm[26]
.sym 52311 soc.cpu.reg_next_pc_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[0]
.sym 52313 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_I3[1]
.sym 52314 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O[2]
.sym 52315 soc.cpu.reg_out[28]
.sym 52316 soc.cpu.latched_store_SB_LUT4_I3_1_O[3]
.sym 52317 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_6_I3[1]
.sym 52318 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_3_I3[1]
.sym 52319 soc.cpu.reg_out[31]
.sym 52320 soc.cpu.reg_out[25]
.sym 52322 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[24]
.sym 52323 soc.cpu.reg_next_pc_SB_DFFESR_Q_D_SB_LUT4_O_I1[0]
.sym 52324 soc.cpu.latched_store_SB_LUT4_I3_1_O[3]
.sym 52325 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O[1]
.sym 52326 soc.cpu.compressed_instr_SB_LUT4_I1_O[24]
.sym 52328 soc.cpu.reg_out[24]
.sym 52330 soc.cpu.reg_next_pc_SB_DFFESR_Q_9_D_SB_LUT4_O_I0_SB_LUT4_O_I1[24]
.sym 52331 soc.cpu.reg_next_pc_SB_DFFESR_Q_6_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 52332 soc.cpu.instr_waitirq_SB_LUT4_I2_O[3]
.sym 52337 soc.cpu.reg_next_pc_SB_DFFESR_Q_6_D_SB_LUT4_O_I3[2]
.sym 52338 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[1]
.sym 52340 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_7_I3[1]
.sym 52341 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[30]
.sym 52344 soc.cpu.reg_out[25]
.sym 52346 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_6_I3[1]
.sym 52347 soc.cpu.latched_store_SB_LUT4_I3_1_O[3]
.sym 52351 soc.cpu.latched_store_SB_LUT4_I3_1_O[3]
.sym 52352 soc.cpu.reg_out[24]
.sym 52353 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_7_I3[1]
.sym 52356 soc.cpu.compressed_instr_SB_LUT4_I1_O[24]
.sym 52357 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O[1]
.sym 52358 soc.cpu.reg_next_pc_SB_DFFESR_Q_6_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 52359 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O[2]
.sym 52362 soc.cpu.latched_store_SB_LUT4_I3_1_O[3]
.sym 52363 soc.cpu.reg_out[28]
.sym 52364 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_3_I3[1]
.sym 52368 soc.cpu.compressed_instr_SB_LUT4_I1_O[24]
.sym 52369 soc.cpu.instr_waitirq_SB_LUT4_I2_O[3]
.sym 52370 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[1]
.sym 52371 soc.cpu.reg_next_pc_SB_DFFESR_Q_9_D_SB_LUT4_O_I0_SB_LUT4_O_I1[24]
.sym 52374 soc.cpu.reg_next_pc_SB_DFFESR_Q_D_SB_LUT4_O_I1[0]
.sym 52375 soc.cpu.reg_next_pc_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[0]
.sym 52376 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[30]
.sym 52380 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[24]
.sym 52382 soc.cpu.reg_next_pc_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[0]
.sym 52383 soc.cpu.reg_next_pc_SB_DFFESR_Q_6_D_SB_LUT4_O_I3[2]
.sym 52386 soc.cpu.latched_store_SB_LUT4_I3_1_O[3]
.sym 52387 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_I3[1]
.sym 52388 soc.cpu.reg_out[31]
.sym 52390 soc.cpu.instr_sll_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_I3_1_O[1]_$glb_ce
.sym 52391 clk$SB_IO_IN_$glb_clk
.sym 52392 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 52393 soc.cpu.instr_srai_SB_DFFE_Q_D_SB_LUT4_O_I1[1]
.sym 52394 soc.cpu.cpuregs_waddr[3]
.sym 52395 soc.cpu.cpuregs_waddr[4]
.sym 52396 soc.cpu.cpuregs_waddr[2]
.sym 52397 soc.cpu.cpuregs_waddr[1]
.sym 52398 soc.cpu.instr_timer_SB_DFFE_Q_D_SB_LUT4_O_I1[1]
.sym 52399 soc.cpu.cpuregs_waddr[0]
.sym 52400 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I3[2]
.sym 52406 soc.cpu.instr_timer_SB_DFFE_Q_D_SB_LUT4_O_I1[0]
.sym 52407 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_I3[1]
.sym 52408 soc.cpu.instr_lh_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O[2]
.sym 52410 soc.cpu.decoded_imm[24]
.sym 52411 soc.cpu.instr_retirq
.sym 52413 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O[1]
.sym 52414 soc.cpu.decoded_imm[26]
.sym 52422 soc.cpu.cpuregs_waddr[0]
.sym 52424 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I3[2]
.sym 52427 soc.cpu.reg_next_pc_SB_DFFESR_Q_9_D_SB_LUT4_O_I0_SB_LUT4_O_I1[25]
.sym 52435 soc.cpu.compressed_instr_SB_LUT4_I1_O[28]
.sym 52436 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[25]
.sym 52439 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[28]
.sym 52440 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[1]
.sym 52441 soc.cpu.reg_next_pc_SB_DFFESR_Q_2_D_SB_LUT4_O_I0[0]
.sym 52443 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O[2]
.sym 52444 soc.cpu.reg_next_pc_SB_DFFESR_Q_9_D_SB_LUT4_O_I0_SB_LUT4_O_I1[28]
.sym 52445 soc.cpu.compressed_instr_SB_LUT4_I1_O[25]
.sym 52447 soc.cpu.reg_next_pc_SB_DFFESR_Q_2_D_SB_LUT4_O_I0[1]
.sym 52448 soc.cpu.instr_waitirq_SB_LUT4_I2_O[3]
.sym 52449 soc.cpu.instr_waitirq_SB_LUT4_I2_O[3]
.sym 52451 soc.cpu.reg_next_pc_SB_DFFESR_Q_5_D_SB_LUT4_O_I0[1]
.sym 52452 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O[1]
.sym 52453 soc.cpu.reg_next_pc_SB_DFFESR_Q_9_D_SB_LUT4_O_I0_SB_LUT4_O_I1[25]
.sym 52454 soc.cpu.reg_out[26]
.sym 52456 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_5_I3[1]
.sym 52458 soc.cpu.latched_store_SB_LUT4_I3_1_O[3]
.sym 52460 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O[1]
.sym 52462 soc.cpu.reg_next_pc_SB_DFFESR_Q_5_D_SB_LUT4_O_I0[0]
.sym 52467 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O[2]
.sym 52468 soc.cpu.instr_waitirq_SB_LUT4_I2_O[3]
.sym 52469 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O[1]
.sym 52473 soc.cpu.instr_waitirq_SB_LUT4_I2_O[3]
.sym 52474 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[1]
.sym 52475 soc.cpu.reg_next_pc_SB_DFFESR_Q_9_D_SB_LUT4_O_I0_SB_LUT4_O_I1[25]
.sym 52476 soc.cpu.compressed_instr_SB_LUT4_I1_O[25]
.sym 52479 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O[2]
.sym 52480 soc.cpu.reg_next_pc_SB_DFFESR_Q_2_D_SB_LUT4_O_I0[0]
.sym 52481 soc.cpu.reg_next_pc_SB_DFFESR_Q_2_D_SB_LUT4_O_I0[1]
.sym 52482 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[28]
.sym 52485 soc.cpu.latched_store_SB_LUT4_I3_1_O[3]
.sym 52486 soc.cpu.reg_out[26]
.sym 52488 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_5_I3[1]
.sym 52491 soc.cpu.compressed_instr_SB_LUT4_I1_O[25]
.sym 52492 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O[1]
.sym 52493 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[25]
.sym 52494 soc.cpu.instr_waitirq_SB_LUT4_I2_O[3]
.sym 52497 soc.cpu.reg_next_pc_SB_DFFESR_Q_9_D_SB_LUT4_O_I0_SB_LUT4_O_I1[28]
.sym 52498 soc.cpu.instr_waitirq_SB_LUT4_I2_O[3]
.sym 52499 soc.cpu.compressed_instr_SB_LUT4_I1_O[28]
.sym 52500 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[1]
.sym 52503 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O[2]
.sym 52504 soc.cpu.reg_next_pc_SB_DFFESR_Q_5_D_SB_LUT4_O_I0[1]
.sym 52505 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[25]
.sym 52506 soc.cpu.reg_next_pc_SB_DFFESR_Q_5_D_SB_LUT4_O_I0[0]
.sym 52509 soc.cpu.compressed_instr_SB_LUT4_I1_O[28]
.sym 52510 soc.cpu.instr_waitirq_SB_LUT4_I2_O[3]
.sym 52511 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[28]
.sym 52512 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O[1]
.sym 52513 soc.cpu.instr_sll_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_I3_1_O[1]_$glb_ce
.sym 52514 clk$SB_IO_IN_$glb_clk
.sym 52515 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 52518 $PACKER_GND_NET
.sym 52530 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 52532 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[2]
.sym 52533 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O[2]
.sym 52534 soc.cpu.instr_srl_SB_LUT4_I1_1_O[0]
.sym 52535 soc.cpu.instr_srai_SB_DFFE_Q_D_SB_LUT4_O_I1[1]
.sym 52536 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[1]
.sym 52537 soc.cpu.latched_rd_SB_DFFESS_Q_E
.sym 52538 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_17_I3[2]
.sym 52539 soc.cpu.decoded_rd[1]
.sym 52540 soc.cpu.cpuregs_waddr[4]
.sym 52548 soc.cpu.instr_sll_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_I3_1_O[1]
.sym 52569 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[1]
.sym 52575 soc.cpu.decoder_pseudo_trigger_SB_LUT4_I2_O[0]
.sym 52584 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_17_I3[1]
.sym 52588 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_17_I3[2]
.sym 52597 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_17_I3[1]
.sym 52598 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[1]
.sym 52599 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_17_I3[2]
.sym 52636 soc.cpu.decoder_pseudo_trigger_SB_LUT4_I2_O[0]
.sym 52637 clk$SB_IO_IN_$glb_clk
.sym 52638 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_$glb_sr
.sym 52652 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[1]
.sym 52666 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_17_I3[1]
.sym 52671 display.refresh_timer_state_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O
.sym 52683 display.refresh_timer_state_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O
.sym 52705 display.refresh_timer_state_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O
.sym 52713 soc.simpleuart.send_dummy_SB_LUT4_I3_I2_SB_LUT4_I1_O
.sym 52730 soc.simpleuart.send_dummy_SB_LUT4_I3_I2_SB_LUT4_I1_O
.sym 52754 $PACKER_GND_NET
.sym 52757 soc.simpleuart_reg_div_do[11]
.sym 52793 iomem_wdata[0]
.sym 52797 iomem_wdata[2]
.sym 52808 gpio_out_SB_DFFESR_Q_9_E
.sym 52812 iomem_wdata[3]
.sym 52816 iomem_wdata[2]
.sym 52823 iomem_wdata[3]
.sym 52846 iomem_wdata[0]
.sym 52860 gpio_out_SB_DFFESR_Q_9_E
.sym 52861 clk$SB_IO_IN_$glb_clk
.sym 52862 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 52882 soc.spimemio.xfer.flash_io2_di_SB_LUT4_I1_O_SB_LUT4_O_2_I3[2]
.sym 52883 DBG[3]$SB_IO_OUT
.sym 52885 iomem_wdata[22]
.sym 52886 iomem_wdata[16]
.sym 52892 DBG[2]$SB_IO_OUT
.sym 52894 DBG[0]$SB_IO_OUT
.sym 52902 gpio_out_SB_DFFESR_Q_9_E
.sym 52909 iomem_wdata[1]
.sym 52926 iomem_wdata[12]
.sym 52932 soc.simpleuart_reg_div_do[7]
.sym 52955 gpio_out_SB_DFFESR_Q_9_E
.sym 52964 iomem_wdata[1]
.sym 52991 iomem_wdata[1]
.sym 53023 gpio_out_SB_DFFESR_Q_9_E
.sym 53024 clk$SB_IO_IN_$glb_clk
.sym 53025 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 53026 flash_clk_SB_LUT4_I1_I2_SB_LUT4_O_I2[1]
.sym 53029 soc.simpleuart_reg_div_do[7]
.sym 53030 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_I1_SB_CARRY_CO_I1[1]
.sym 53031 soc.simpleuart_reg_div_do[2]
.sym 53033 soc.simpleuart_reg_div_do[3]
.sym 53034 iomem_addr[15]
.sym 53037 iomem_addr[15]
.sym 53039 iomem_wdata[8]
.sym 53043 gpio_out_SB_DFFESR_Q_9_E
.sym 53044 DBG[1]$SB_IO_OUT
.sym 53046 iomem_addr[16]
.sym 53048 iomem_wdata[24]
.sym 53050 soc.simpleuart_reg_div_do[8]
.sym 53052 iomem_wdata[17]
.sym 53053 soc.simpleuart_reg_div_do[2]
.sym 53057 flash_clk_SB_LUT4_I1_O[0]
.sym 53059 flash_clk_SB_LUT4_I1_I2_SB_LUT4_O_I2[1]
.sym 53070 iomem_wdata[11]
.sym 53071 soc.simpleuart.recv_divcnt[4]
.sym 53077 soc.simpleuart.recv_divcnt[2]
.sym 53078 soc.simpleuart.recv_divcnt[3]
.sym 53081 soc.simpleuart.recv_divcnt[6]
.sym 53082 soc.simpleuart.recv_divcnt[7]
.sym 53091 iomem_wdata[12]
.sym 53094 soc.simpleuart.cfg_divider_SB_DFFESR_Q_E
.sym 53096 iomem_wdata[8]
.sym 53100 soc.simpleuart.recv_divcnt[4]
.sym 53106 soc.simpleuart.recv_divcnt[6]
.sym 53112 soc.simpleuart.recv_divcnt[3]
.sym 53119 soc.simpleuart.recv_divcnt[7]
.sym 53126 iomem_wdata[8]
.sym 53132 iomem_wdata[12]
.sym 53139 soc.simpleuart.recv_divcnt[2]
.sym 53142 iomem_wdata[11]
.sym 53146 soc.simpleuart.cfg_divider_SB_DFFESR_Q_E
.sym 53147 clk$SB_IO_IN_$glb_clk
.sym 53148 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 53161 soc.spimemio.xfer.flash_io0_di_SB_LUT4_I1_1_O_SB_LUT4_O_2_I3[2]
.sym 53162 iomem_addr[4]
.sym 53163 iomem_wdata[4]
.sym 53164 soc.simpleuart_reg_div_do[7]
.sym 53165 iomem_wdata[2]
.sym 53166 iomem_wdata[5]
.sym 53167 UART_RX$SB_IO_IN
.sym 53168 flash_clk_SB_LUT4_I1_I2_SB_LUT4_O_I2[1]
.sym 53170 soc.spimemio.config_do_SB_DFFESR_Q_E
.sym 53171 soc.simpleuart_reg_div_do[8]
.sym 53172 iomem_wdata[3]
.sym 53176 soc.simpleuart.recv_divcnt[15]
.sym 53177 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_I1_SB_CARRY_CO_I1[1]
.sym 53178 soc.simpleuart.recv_divcnt[8]
.sym 53180 soc.simpleuart_reg_div_do[12]
.sym 53183 soc.simpleuart_reg_div_do[3]
.sym 53184 soc.simpleuart_reg_div_do[11]
.sym 53190 UART_RX_SB_LUT4_I1_I2_SB_LUT4_I3_O[0]
.sym 53194 soc.simpleuart.recv_divcnt[4]
.sym 53196 soc.simpleuart.recv_divcnt[6]
.sym 53197 soc.simpleuart.recv_divcnt[7]
.sym 53198 UART_RX_SB_LUT4_I1_I2_SB_LUT4_I3_O[0]
.sym 53200 soc.simpleuart.recv_divcnt[2]
.sym 53203 UART_RX_SB_LUT4_I1_I2_SB_LUT4_I3_O_SB_LUT4_I0_I3[1]
.sym 53207 soc.simpleuart.recv_divcnt[1]
.sym 53211 soc.simpleuart.recv_divcnt[5]
.sym 53217 soc.simpleuart.recv_divcnt[3]
.sym 53222 $nextpnr_ICESTORM_LC_0$O
.sym 53225 UART_RX_SB_LUT4_I1_I2_SB_LUT4_I3_O_SB_LUT4_I0_I3[1]
.sym 53228 UART_RX_SB_LUT4_I1_I2_SB_LUT4_I3_O_SB_LUT4_I0_I3[2]
.sym 53229 UART_RX_SB_LUT4_I1_I2_SB_LUT4_I3_O[0]
.sym 53231 soc.simpleuart.recv_divcnt[1]
.sym 53232 UART_RX_SB_LUT4_I1_I2_SB_LUT4_I3_O_SB_LUT4_I0_I3[1]
.sym 53234 UART_RX_SB_LUT4_I1_I2_SB_LUT4_I3_O_SB_LUT4_I0_I3[3]
.sym 53235 UART_RX_SB_LUT4_I1_I2_SB_LUT4_I3_O[0]
.sym 53236 soc.simpleuart.recv_divcnt[2]
.sym 53238 UART_RX_SB_LUT4_I1_I2_SB_LUT4_I3_O_SB_LUT4_I0_I3[2]
.sym 53240 UART_RX_SB_LUT4_I1_I2_SB_LUT4_I3_O_SB_LUT4_I0_I3[4]
.sym 53241 UART_RX_SB_LUT4_I1_I2_SB_LUT4_I3_O[0]
.sym 53242 soc.simpleuart.recv_divcnt[3]
.sym 53244 UART_RX_SB_LUT4_I1_I2_SB_LUT4_I3_O_SB_LUT4_I0_I3[3]
.sym 53246 UART_RX_SB_LUT4_I1_I2_SB_LUT4_I3_O_SB_LUT4_I0_I3[5]
.sym 53247 UART_RX_SB_LUT4_I1_I2_SB_LUT4_I3_O[0]
.sym 53249 soc.simpleuart.recv_divcnt[4]
.sym 53250 UART_RX_SB_LUT4_I1_I2_SB_LUT4_I3_O_SB_LUT4_I0_I3[4]
.sym 53252 UART_RX_SB_LUT4_I1_I2_SB_LUT4_I3_O_SB_LUT4_I0_I3[6]
.sym 53253 UART_RX_SB_LUT4_I1_I2_SB_LUT4_I3_O[0]
.sym 53255 soc.simpleuart.recv_divcnt[5]
.sym 53256 UART_RX_SB_LUT4_I1_I2_SB_LUT4_I3_O_SB_LUT4_I0_I3[5]
.sym 53258 UART_RX_SB_LUT4_I1_I2_SB_LUT4_I3_O_SB_LUT4_I0_I3[7]
.sym 53259 UART_RX_SB_LUT4_I1_I2_SB_LUT4_I3_O[0]
.sym 53261 soc.simpleuart.recv_divcnt[6]
.sym 53262 UART_RX_SB_LUT4_I1_I2_SB_LUT4_I3_O_SB_LUT4_I0_I3[6]
.sym 53264 UART_RX_SB_LUT4_I1_I2_SB_LUT4_I3_O_SB_LUT4_I0_I3[8]
.sym 53265 UART_RX_SB_LUT4_I1_I2_SB_LUT4_I3_O[0]
.sym 53267 soc.simpleuart.recv_divcnt[7]
.sym 53268 UART_RX_SB_LUT4_I1_I2_SB_LUT4_I3_O_SB_LUT4_I0_I3[7]
.sym 53270 clk$SB_IO_IN_$glb_clk
.sym 53271 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 53284 flash_clk_SB_LUT4_I1_I2[3]
.sym 53288 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_I1_SB_CARRY_CO_I1[14]
.sym 53290 iomem_wdata[31]
.sym 53291 iomem_wdata[28]
.sym 53294 UART_RX_SB_LUT4_I1_I2_SB_LUT4_I3_O[0]
.sym 53295 iomem_wdata[26]
.sym 53296 iomem_addr[10]
.sym 53297 soc.simpleuart.recv_divcnt[22]
.sym 53298 soc.simpleuart_reg_div_do[9]
.sym 53300 soc.cpu.mem_rdata_latched_SB_LUT4_O_2_I0_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1[2]
.sym 53303 soc.simpleuart_reg_div_do[20]
.sym 53304 soc.simpleuart.recv_divcnt[28]
.sym 53307 flash_clk_SB_LUT4_I1_I2[3]
.sym 53308 UART_RX_SB_LUT4_I1_I2_SB_LUT4_I3_O_SB_LUT4_I0_I3[8]
.sym 53317 soc.simpleuart.recv_divcnt[12]
.sym 53321 soc.simpleuart.recv_divcnt[8]
.sym 53323 soc.simpleuart.recv_divcnt[10]
.sym 53324 soc.simpleuart.recv_divcnt[11]
.sym 53326 soc.simpleuart.recv_divcnt[13]
.sym 53327 soc.simpleuart.recv_divcnt[14]
.sym 53330 UART_RX_SB_LUT4_I1_I2_SB_LUT4_I3_O[2]
.sym 53334 UART_RX_SB_LUT4_I1_I2_SB_LUT4_I3_O[0]
.sym 53342 UART_RX_SB_LUT4_I1_I2_SB_LUT4_I3_O[0]
.sym 53344 soc.simpleuart.recv_divcnt[15]
.sym 53345 UART_RX_SB_LUT4_I1_I2_SB_LUT4_I3_O[3]
.sym 53346 UART_RX_SB_LUT4_I1_I2_SB_LUT4_I3_O[0]
.sym 53347 soc.simpleuart.recv_divcnt[8]
.sym 53349 UART_RX_SB_LUT4_I1_I2_SB_LUT4_I3_O_SB_LUT4_I0_I3[8]
.sym 53351 UART_RX_SB_LUT4_I1_I2_SB_LUT4_I3_O_SB_LUT4_I0_I3[10]
.sym 53352 UART_RX_SB_LUT4_I1_I2_SB_LUT4_I3_O[0]
.sym 53354 UART_RX_SB_LUT4_I1_I2_SB_LUT4_I3_O[2]
.sym 53355 UART_RX_SB_LUT4_I1_I2_SB_LUT4_I3_O[3]
.sym 53357 UART_RX_SB_LUT4_I1_I2_SB_LUT4_I3_O_SB_LUT4_I0_I3[11]
.sym 53358 UART_RX_SB_LUT4_I1_I2_SB_LUT4_I3_O[0]
.sym 53359 soc.simpleuart.recv_divcnt[10]
.sym 53361 UART_RX_SB_LUT4_I1_I2_SB_LUT4_I3_O_SB_LUT4_I0_I3[10]
.sym 53363 UART_RX_SB_LUT4_I1_I2_SB_LUT4_I3_O_SB_LUT4_I0_I3[12]
.sym 53364 UART_RX_SB_LUT4_I1_I2_SB_LUT4_I3_O[0]
.sym 53365 soc.simpleuart.recv_divcnt[11]
.sym 53367 UART_RX_SB_LUT4_I1_I2_SB_LUT4_I3_O_SB_LUT4_I0_I3[11]
.sym 53369 UART_RX_SB_LUT4_I1_I2_SB_LUT4_I3_O_SB_LUT4_I0_I3[13]
.sym 53370 UART_RX_SB_LUT4_I1_I2_SB_LUT4_I3_O[0]
.sym 53372 soc.simpleuart.recv_divcnt[12]
.sym 53373 UART_RX_SB_LUT4_I1_I2_SB_LUT4_I3_O_SB_LUT4_I0_I3[12]
.sym 53375 UART_RX_SB_LUT4_I1_I2_SB_LUT4_I3_O_SB_LUT4_I0_I3[14]
.sym 53376 UART_RX_SB_LUT4_I1_I2_SB_LUT4_I3_O[0]
.sym 53377 soc.simpleuart.recv_divcnt[13]
.sym 53379 UART_RX_SB_LUT4_I1_I2_SB_LUT4_I3_O_SB_LUT4_I0_I3[13]
.sym 53381 UART_RX_SB_LUT4_I1_I2_SB_LUT4_I3_O_SB_LUT4_I0_I3[15]
.sym 53382 UART_RX_SB_LUT4_I1_I2_SB_LUT4_I3_O[0]
.sym 53383 soc.simpleuart.recv_divcnt[14]
.sym 53385 UART_RX_SB_LUT4_I1_I2_SB_LUT4_I3_O_SB_LUT4_I0_I3[14]
.sym 53387 UART_RX_SB_LUT4_I1_I2_SB_LUT4_I3_O_SB_LUT4_I0_I3[16]
.sym 53388 UART_RX_SB_LUT4_I1_I2_SB_LUT4_I3_O[0]
.sym 53389 soc.simpleuart.recv_divcnt[15]
.sym 53391 UART_RX_SB_LUT4_I1_I2_SB_LUT4_I3_O_SB_LUT4_I0_I3[15]
.sym 53393 clk$SB_IO_IN_$glb_clk
.sym 53394 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 53409 soc.simpleuart.recv_divcnt[13]
.sym 53410 iomem_wdata[29]
.sym 53411 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_I1_SB_CARRY_CO_I1[10]
.sym 53412 iomem_wdata[30]
.sym 53413 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_I1_SB_CARRY_CO_I1[11]
.sym 53414 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_22_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 53415 soc.simpleuart.recv_divcnt[11]
.sym 53416 iomem_wdata[18]
.sym 53417 soc.simpleuart.recv_divcnt[12]
.sym 53419 soc.simpleuart_reg_div_do[30]
.sym 53421 soc.simpleuart_reg_div_do[28]
.sym 53422 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_I1_SB_CARRY_CO_I1[8]
.sym 53423 UART_RX_SB_LUT4_I1_I2_SB_LUT4_I3_O[0]
.sym 53424 soc.simpleuart_reg_div_do[15]
.sym 53425 soc.simpleuart_reg_div_do[7]
.sym 53427 soc.simpleuart_reg_div_do[18]
.sym 53428 soc.simpleuart_reg_div_do[21]
.sym 53429 soc.simpleuart_reg_div_do[19]
.sym 53430 soc.simpleuart_reg_div_do[13]
.sym 53431 UART_RX_SB_LUT4_I1_I2_SB_LUT4_I3_O_SB_LUT4_I0_I3[16]
.sym 53443 soc.simpleuart.recv_divcnt[23]
.sym 53444 soc.simpleuart.recv_divcnt[16]
.sym 53445 soc.simpleuart.recv_divcnt[17]
.sym 53448 soc.simpleuart.recv_divcnt[20]
.sym 53450 soc.simpleuart.recv_divcnt[22]
.sym 53452 UART_RX_SB_LUT4_I1_I2_SB_LUT4_I3_O[0]
.sym 53454 soc.simpleuart.recv_divcnt[18]
.sym 53455 soc.simpleuart.recv_divcnt[19]
.sym 53457 soc.simpleuart.recv_divcnt[21]
.sym 53460 UART_RX_SB_LUT4_I1_I2_SB_LUT4_I3_O[0]
.sym 53468 UART_RX_SB_LUT4_I1_I2_SB_LUT4_I3_O_SB_LUT4_I0_I3[17]
.sym 53469 UART_RX_SB_LUT4_I1_I2_SB_LUT4_I3_O[0]
.sym 53470 soc.simpleuart.recv_divcnt[16]
.sym 53472 UART_RX_SB_LUT4_I1_I2_SB_LUT4_I3_O_SB_LUT4_I0_I3[16]
.sym 53474 UART_RX_SB_LUT4_I1_I2_SB_LUT4_I3_O_SB_LUT4_I0_I3[18]
.sym 53475 UART_RX_SB_LUT4_I1_I2_SB_LUT4_I3_O[0]
.sym 53476 soc.simpleuart.recv_divcnt[17]
.sym 53478 UART_RX_SB_LUT4_I1_I2_SB_LUT4_I3_O_SB_LUT4_I0_I3[17]
.sym 53480 UART_RX_SB_LUT4_I1_I2_SB_LUT4_I3_O_SB_LUT4_I0_I3[19]
.sym 53481 UART_RX_SB_LUT4_I1_I2_SB_LUT4_I3_O[0]
.sym 53483 soc.simpleuart.recv_divcnt[18]
.sym 53484 UART_RX_SB_LUT4_I1_I2_SB_LUT4_I3_O_SB_LUT4_I0_I3[18]
.sym 53486 UART_RX_SB_LUT4_I1_I2_SB_LUT4_I3_O_SB_LUT4_I0_I3[20]
.sym 53487 UART_RX_SB_LUT4_I1_I2_SB_LUT4_I3_O[0]
.sym 53489 soc.simpleuart.recv_divcnt[19]
.sym 53490 UART_RX_SB_LUT4_I1_I2_SB_LUT4_I3_O_SB_LUT4_I0_I3[19]
.sym 53492 UART_RX_SB_LUT4_I1_I2_SB_LUT4_I3_O_SB_LUT4_I0_I3[21]
.sym 53493 UART_RX_SB_LUT4_I1_I2_SB_LUT4_I3_O[0]
.sym 53494 soc.simpleuart.recv_divcnt[20]
.sym 53496 UART_RX_SB_LUT4_I1_I2_SB_LUT4_I3_O_SB_LUT4_I0_I3[20]
.sym 53498 UART_RX_SB_LUT4_I1_I2_SB_LUT4_I3_O_SB_LUT4_I0_I3[22]
.sym 53499 UART_RX_SB_LUT4_I1_I2_SB_LUT4_I3_O[0]
.sym 53501 soc.simpleuart.recv_divcnt[21]
.sym 53502 UART_RX_SB_LUT4_I1_I2_SB_LUT4_I3_O_SB_LUT4_I0_I3[21]
.sym 53504 UART_RX_SB_LUT4_I1_I2_SB_LUT4_I3_O_SB_LUT4_I0_I3[23]
.sym 53505 UART_RX_SB_LUT4_I1_I2_SB_LUT4_I3_O[0]
.sym 53506 soc.simpleuart.recv_divcnt[22]
.sym 53508 UART_RX_SB_LUT4_I1_I2_SB_LUT4_I3_O_SB_LUT4_I0_I3[22]
.sym 53510 UART_RX_SB_LUT4_I1_I2_SB_LUT4_I3_O_SB_LUT4_I0_I3[24]
.sym 53511 UART_RX_SB_LUT4_I1_I2_SB_LUT4_I3_O[0]
.sym 53513 soc.simpleuart.recv_divcnt[23]
.sym 53514 UART_RX_SB_LUT4_I1_I2_SB_LUT4_I3_O_SB_LUT4_I0_I3[23]
.sym 53516 clk$SB_IO_IN_$glb_clk
.sym 53517 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 53530 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_I1_SB_CARRY_CO_I1[18]
.sym 53533 soc.spimemio.rd_inc_SB_DFFESR_Q_R[1]
.sym 53534 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_I1_SB_CARRY_CO_I1[19]
.sym 53538 soc.simpleuart.recv_divcnt[19]
.sym 53539 soc.simpleuart_reg_div_do[23]
.sym 53540 soc.spimemio.rd_inc
.sym 53542 soc.simpleuart_reg_div_do[6]
.sym 53543 soc.simpleuart_reg_div_do[17]
.sym 53545 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_I1_SB_CARRY_CO_I1[20]
.sym 53546 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_I1_SB_CARRY_CO_I1[13]
.sym 53547 flash_clk_SB_LUT4_I1_I2_SB_LUT4_O_I2[1]
.sym 53548 soc.simpleuart.cfg_divider_SB_DFFESR_Q_9_E
.sym 53550 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_I1_SB_CARRY_CO_I1[12]
.sym 53551 iomem_wdata[17]
.sym 53552 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_I1_SB_CARRY_CO_I1[9]
.sym 53553 soc.simpleuart_reg_div_do[2]
.sym 53554 UART_RX_SB_LUT4_I1_I2_SB_LUT4_I3_O_SB_LUT4_I0_I3[24]
.sym 53561 soc.simpleuart.recv_divcnt[26]
.sym 53563 soc.simpleuart.recv_divcnt[28]
.sym 53564 UART_RX_SB_LUT4_I1_I2_SB_LUT4_I3_O[0]
.sym 53567 soc.simpleuart.recv_divcnt[24]
.sym 53572 UART_RX_SB_LUT4_I1_I2_SB_LUT4_I3_O[0]
.sym 53573 soc.simpleuart.recv_divcnt[30]
.sym 53576 soc.simpleuart.recv_divcnt[25]
.sym 53578 soc.simpleuart.recv_divcnt[27]
.sym 53582 soc.simpleuart.recv_divcnt[31]
.sym 53583 UART_RX_SB_LUT4_I1_I2_SB_LUT4_I3_O[0]
.sym 53588 soc.simpleuart.recv_divcnt[29]
.sym 53591 UART_RX_SB_LUT4_I1_I2_SB_LUT4_I3_O_SB_LUT4_I0_I3[25]
.sym 53592 UART_RX_SB_LUT4_I1_I2_SB_LUT4_I3_O[0]
.sym 53593 soc.simpleuart.recv_divcnt[24]
.sym 53595 UART_RX_SB_LUT4_I1_I2_SB_LUT4_I3_O_SB_LUT4_I0_I3[24]
.sym 53597 UART_RX_SB_LUT4_I1_I2_SB_LUT4_I3_O_SB_LUT4_I0_I3[26]
.sym 53598 UART_RX_SB_LUT4_I1_I2_SB_LUT4_I3_O[0]
.sym 53600 soc.simpleuart.recv_divcnt[25]
.sym 53601 UART_RX_SB_LUT4_I1_I2_SB_LUT4_I3_O_SB_LUT4_I0_I3[25]
.sym 53603 UART_RX_SB_LUT4_I1_I2_SB_LUT4_I3_O_SB_LUT4_I0_I3[27]
.sym 53604 UART_RX_SB_LUT4_I1_I2_SB_LUT4_I3_O[0]
.sym 53606 soc.simpleuart.recv_divcnt[26]
.sym 53607 UART_RX_SB_LUT4_I1_I2_SB_LUT4_I3_O_SB_LUT4_I0_I3[26]
.sym 53609 UART_RX_SB_LUT4_I1_I2_SB_LUT4_I3_O_SB_LUT4_I0_I3[28]
.sym 53610 UART_RX_SB_LUT4_I1_I2_SB_LUT4_I3_O[0]
.sym 53612 soc.simpleuart.recv_divcnt[27]
.sym 53613 UART_RX_SB_LUT4_I1_I2_SB_LUT4_I3_O_SB_LUT4_I0_I3[27]
.sym 53615 UART_RX_SB_LUT4_I1_I2_SB_LUT4_I3_O_SB_LUT4_I0_I3[29]
.sym 53616 UART_RX_SB_LUT4_I1_I2_SB_LUT4_I3_O[0]
.sym 53618 soc.simpleuart.recv_divcnt[28]
.sym 53619 UART_RX_SB_LUT4_I1_I2_SB_LUT4_I3_O_SB_LUT4_I0_I3[28]
.sym 53621 UART_RX_SB_LUT4_I1_I2_SB_LUT4_I3_O_SB_LUT4_I0_I3[30]
.sym 53622 UART_RX_SB_LUT4_I1_I2_SB_LUT4_I3_O[0]
.sym 53623 soc.simpleuart.recv_divcnt[29]
.sym 53625 UART_RX_SB_LUT4_I1_I2_SB_LUT4_I3_O_SB_LUT4_I0_I3[29]
.sym 53627 UART_RX_SB_LUT4_I1_I2_SB_LUT4_I3_O_SB_LUT4_I0_I3[31]
.sym 53628 UART_RX_SB_LUT4_I1_I2_SB_LUT4_I3_O[0]
.sym 53629 soc.simpleuart.recv_divcnt[30]
.sym 53631 UART_RX_SB_LUT4_I1_I2_SB_LUT4_I3_O_SB_LUT4_I0_I3[30]
.sym 53635 UART_RX_SB_LUT4_I1_I2_SB_LUT4_I3_O[0]
.sym 53636 soc.simpleuart.recv_divcnt[31]
.sym 53637 UART_RX_SB_LUT4_I1_I2_SB_LUT4_I3_O_SB_LUT4_I0_I3[31]
.sym 53639 clk$SB_IO_IN_$glb_clk
.sym 53640 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 53641 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_I2[31]
.sym 53642 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_I1_SB_CARRY_CO_I1[8]
.sym 53643 soc.simpleuart_reg_div_do[22]
.sym 53644 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_I1_SB_CARRY_CO_I1[29]
.sym 53645 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_I1_SB_CARRY_CO_I1[27]
.sym 53646 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_I1_SB_CARRY_CO_I1[26]
.sym 53647 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_I1_SB_CARRY_CO_I1[30]
.sym 53648 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_I1_SB_CARRY_CO_I1[24]
.sym 53655 soc.spimemio.din_data_SB_DFFESS_Q_S
.sym 53659 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_I1_SB_CARRY_CO_I1[22]
.sym 53661 soc.simpleuart_reg_div_do[31]
.sym 53663 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_I1_SB_CARRY_CO_I1[28]
.sym 53665 soc.simpleuart_reg_div_do[13]
.sym 53666 soc.simpleuart.recv_divcnt[8]
.sym 53667 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_I1_SB_CARRY_CO_I1[23]
.sym 53668 soc.simpleuart_reg_div_do[3]
.sym 53669 soc.simpleuart_reg_div_do[14]
.sym 53670 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_30_I1[2]
.sym 53671 soc.cpu.alu_out_SB_LUT4_O_17_I2_SB_LUT4_O_I3[1]
.sym 53672 soc.simpleuart_reg_div_do[12]
.sym 53673 soc.cpu.alu_out_SB_LUT4_O_22_I2_SB_LUT4_O_I3[1]
.sym 53674 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_I1_SB_CARRY_CO_I1[1]
.sym 53675 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_I1_SB_CARRY_CO_I1[17]
.sym 53676 soc.simpleuart_reg_div_do[11]
.sym 53683 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_I1_SB_CARRY_CO_I1[2]
.sym 53684 soc.simpleuart_reg_div_do[3]
.sym 53685 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_I1_SB_CARRY_CO_I1[1]
.sym 53686 soc.simpleuart_reg_div_do[1]
.sym 53687 soc.simpleuart_reg_div_do[8]
.sym 53688 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_I1_SB_CARRY_CO_I1[4]
.sym 53690 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_I1_SB_CARRY_CO_I1[3]
.sym 53693 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_I1_SB_CARRY_CO_I1[7]
.sym 53694 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_I1_SB_CARRY_CO_I1[6]
.sym 53696 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_I1_SB_CARRY_CO_I1[5]
.sym 53697 soc.simpleuart_reg_div_do[7]
.sym 53701 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_I1_SB_CARRY_CO_I1[0]
.sym 53702 soc.simpleuart_reg_div_do[6]
.sym 53707 flash_clk_SB_LUT4_I1_I2_SB_LUT4_O_I2[1]
.sym 53710 flash_csb_SB_LUT4_I1_I2_SB_LUT4_O_I2[1]
.sym 53713 soc.simpleuart_reg_div_do[2]
.sym 53714 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_I1[0]
.sym 53716 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_I1_SB_CARRY_CO_I1[0]
.sym 53717 soc.simpleuart_reg_div_do[1]
.sym 53720 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_I1[1]
.sym 53722 soc.simpleuart_reg_div_do[2]
.sym 53723 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_I1_SB_CARRY_CO_I1[1]
.sym 53726 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_I1[2]
.sym 53728 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_I1_SB_CARRY_CO_I1[2]
.sym 53729 soc.simpleuart_reg_div_do[3]
.sym 53732 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_I1[3]
.sym 53734 flash_clk_SB_LUT4_I1_I2_SB_LUT4_O_I2[1]
.sym 53735 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_I1_SB_CARRY_CO_I1[3]
.sym 53738 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_I1[4]
.sym 53740 flash_csb_SB_LUT4_I1_I2_SB_LUT4_O_I2[1]
.sym 53741 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_I1_SB_CARRY_CO_I1[4]
.sym 53744 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_I1[5]
.sym 53746 soc.simpleuart_reg_div_do[6]
.sym 53747 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_I1_SB_CARRY_CO_I1[5]
.sym 53750 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_I1[6]
.sym 53752 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_I1_SB_CARRY_CO_I1[6]
.sym 53753 soc.simpleuart_reg_div_do[7]
.sym 53756 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_I1[7]
.sym 53758 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_I1_SB_CARRY_CO_I1[7]
.sym 53759 soc.simpleuart_reg_div_do[8]
.sym 53772 $PACKER_GND_NET
.sym 53774 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_26_I2[1]
.sym 53775 $PACKER_GND_NET
.sym 53776 iomem_wdata[16]
.sym 53779 iomem_wdata[28]
.sym 53784 soc.spimemio.din_data_SB_DFFESS_Q_E
.sym 53785 soc.simpleuart.send_dummy_SB_LUT4_I3_I2_SB_LUT4_I1_O
.sym 53788 soc.simpleuart_reg_div_do[22]
.sym 53789 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[12]
.sym 53790 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_I1_SB_CARRY_CO_I1[29]
.sym 53791 soc.simpleuart_reg_div_do[9]
.sym 53792 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_I1_SB_CARRY_CO_I1[27]
.sym 53794 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_I1_SB_CARRY_CO_I1[26]
.sym 53795 soc.simpleuart_reg_div_do[20]
.sym 53796 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_I1_SB_CARRY_CO_I1[30]
.sym 53797 soc.cpu.mem_rdata_latched_SB_LUT4_O_2_I0_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1[2]
.sym 53798 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_I1_SB_CARRY_CO_I1[24]
.sym 53799 iomem_addr[10]
.sym 53800 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_I1[7]
.sym 53805 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_I1_SB_CARRY_CO_I1[10]
.sym 53806 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_I1_SB_CARRY_CO_I1[8]
.sym 53807 soc.simpleuart_reg_div_do[9]
.sym 53810 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_I1_SB_CARRY_CO_I1[15]
.sym 53811 soc.simpleuart_reg_div_do[12]
.sym 53814 soc.simpleuart_reg_div_do[16]
.sym 53817 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_I1_SB_CARRY_CO_I1[11]
.sym 53818 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_I1_SB_CARRY_CO_I1[13]
.sym 53822 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_I1_SB_CARRY_CO_I1[12]
.sym 53824 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_I1_SB_CARRY_CO_I1[9]
.sym 53825 soc.simpleuart_reg_div_do[13]
.sym 53829 soc.simpleuart_reg_div_do[14]
.sym 53831 soc.simpleuart_reg_div_do[11]
.sym 53832 soc.simpleuart_reg_div_do[10]
.sym 53835 soc.simpleuart_reg_div_do[15]
.sym 53836 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_I1_SB_CARRY_CO_I1[14]
.sym 53837 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_I1[8]
.sym 53839 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_I1_SB_CARRY_CO_I1[8]
.sym 53840 soc.simpleuart_reg_div_do[9]
.sym 53843 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_I1[9]
.sym 53845 soc.simpleuart_reg_div_do[10]
.sym 53846 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_I1_SB_CARRY_CO_I1[9]
.sym 53849 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_I1[10]
.sym 53851 soc.simpleuart_reg_div_do[11]
.sym 53852 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_I1_SB_CARRY_CO_I1[10]
.sym 53855 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_I1[11]
.sym 53857 soc.simpleuart_reg_div_do[12]
.sym 53858 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_I1_SB_CARRY_CO_I1[11]
.sym 53861 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_I1[12]
.sym 53863 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_I1_SB_CARRY_CO_I1[12]
.sym 53864 soc.simpleuart_reg_div_do[13]
.sym 53867 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_I1[13]
.sym 53869 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_I1_SB_CARRY_CO_I1[13]
.sym 53870 soc.simpleuart_reg_div_do[14]
.sym 53873 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_I1[14]
.sym 53875 soc.simpleuart_reg_div_do[15]
.sym 53876 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_I1_SB_CARRY_CO_I1[14]
.sym 53879 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_I1[15]
.sym 53881 soc.simpleuart_reg_div_do[16]
.sym 53882 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_I1_SB_CARRY_CO_I1[15]
.sym 53900 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[5]
.sym 53902 iomem_addr[3]
.sym 53904 iomem_addr[9]
.sym 53906 iomem_addr[7]
.sym 53909 iomem_addr[11]
.sym 53911 soc.cpu.alu_out_SB_LUT4_O_30_I2_SB_LUT4_O_I3[1]
.sym 53912 soc.simpleuart_reg_div_do[28]
.sym 53915 soc.simpleuart_reg_div_do[21]
.sym 53917 iomem_wdata[29]
.sym 53918 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[22]
.sym 53919 soc.simpleuart_reg_div_do[18]
.sym 53920 iomem_wdata[20]
.sym 53921 soc.simpleuart_reg_div_do[19]
.sym 53922 soc.simpleuart_reg_div_do[30]
.sym 53923 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_I1[15]
.sym 53928 soc.simpleuart_reg_div_do[19]
.sym 53930 soc.simpleuart_reg_div_do[18]
.sym 53932 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_I1_SB_CARRY_CO_I1[16]
.sym 53933 soc.simpleuart_reg_div_do[21]
.sym 53936 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_I1_SB_CARRY_CO_I1[19]
.sym 53939 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_I1_SB_CARRY_CO_I1[23]
.sym 53942 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_I1_SB_CARRY_CO_I1[18]
.sym 53943 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_I1_SB_CARRY_CO_I1[22]
.sym 53945 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_I1_SB_CARRY_CO_I1[21]
.sym 53947 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_I1_SB_CARRY_CO_I1[17]
.sym 53948 soc.simpleuart_reg_div_do[22]
.sym 53950 soc.simpleuart_reg_div_do[20]
.sym 53951 soc.simpleuart_reg_div_do[23]
.sym 53954 soc.simpleuart_reg_div_do[24]
.sym 53956 soc.simpleuart_reg_div_do[17]
.sym 53957 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_I1_SB_CARRY_CO_I1[20]
.sym 53960 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_I1[16]
.sym 53962 soc.simpleuart_reg_div_do[17]
.sym 53963 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_I1_SB_CARRY_CO_I1[16]
.sym 53966 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_I1[17]
.sym 53968 soc.simpleuart_reg_div_do[18]
.sym 53969 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_I1_SB_CARRY_CO_I1[17]
.sym 53972 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_I1[18]
.sym 53974 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_I1_SB_CARRY_CO_I1[18]
.sym 53975 soc.simpleuart_reg_div_do[19]
.sym 53978 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_I1[19]
.sym 53980 soc.simpleuart_reg_div_do[20]
.sym 53981 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_I1_SB_CARRY_CO_I1[19]
.sym 53984 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_I1[20]
.sym 53986 soc.simpleuart_reg_div_do[21]
.sym 53987 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_I1_SB_CARRY_CO_I1[20]
.sym 53990 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_I1[21]
.sym 53992 soc.simpleuart_reg_div_do[22]
.sym 53993 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_I1_SB_CARRY_CO_I1[21]
.sym 53996 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_I1[22]
.sym 53998 soc.simpleuart_reg_div_do[23]
.sym 53999 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_I1_SB_CARRY_CO_I1[22]
.sym 54002 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_I1[23]
.sym 54004 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_I1_SB_CARRY_CO_I1[23]
.sym 54005 soc.simpleuart_reg_div_do[24]
.sym 54023 iomem_addr[16]
.sym 54025 iomem_addr[17]
.sym 54029 iomem_addr[7]
.sym 54030 iomem_addr[16]
.sym 54032 iomem_addr[12]
.sym 54033 iomem_addr[14]
.sym 54034 soc.simpleuart_reg_div_do[29]
.sym 54035 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[4]
.sym 54036 iomem_addr[6]
.sym 54037 iomem_addr[8]
.sym 54038 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[20]
.sym 54039 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[7]
.sym 54040 soc.simpleuart_reg_div_do[24]
.sym 54041 soc.simpleuart.cfg_divider_SB_DFFESR_Q_9_E
.sym 54042 iomem_addr[23]
.sym 54043 soc.cpu.mem_do_prefetch_SB_LUT4_I3_1_O[1]
.sym 54044 iomem_ready_SB_LUT4_I3_I1[0]
.sym 54046 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_I1[23]
.sym 54053 soc.simpleuart_reg_div_do[31]
.sym 54055 soc.simpleuart_reg_div_do[25]
.sym 54058 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_I1_SB_CARRY_CO_I1[25]
.sym 54059 soc.simpleuart_reg_div_do[27]
.sym 54060 soc.simpleuart_reg_div_do[29]
.sym 54061 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_I1_SB_CARRY_CO_I1[28]
.sym 54064 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_I1_SB_CARRY_CO_I1[27]
.sym 54066 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_I1_SB_CARRY_CO_I1[26]
.sym 54068 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_I1_SB_CARRY_CO_I1[30]
.sym 54070 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_I1_SB_CARRY_CO_I1[24]
.sym 54072 soc.simpleuart_reg_div_do[28]
.sym 54073 soc.simpleuart_reg_div_do[26]
.sym 54081 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_I1_SB_CARRY_CO_I1[29]
.sym 54082 soc.simpleuart_reg_div_do[30]
.sym 54083 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_I1[24]
.sym 54085 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_I1_SB_CARRY_CO_I1[24]
.sym 54086 soc.simpleuart_reg_div_do[25]
.sym 54089 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_I1[25]
.sym 54091 soc.simpleuart_reg_div_do[26]
.sym 54092 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_I1_SB_CARRY_CO_I1[25]
.sym 54095 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_I1[26]
.sym 54097 soc.simpleuart_reg_div_do[27]
.sym 54098 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_I1_SB_CARRY_CO_I1[26]
.sym 54101 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_I1[27]
.sym 54103 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_I1_SB_CARRY_CO_I1[27]
.sym 54104 soc.simpleuart_reg_div_do[28]
.sym 54107 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_I1[28]
.sym 54109 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_I1_SB_CARRY_CO_I1[28]
.sym 54110 soc.simpleuart_reg_div_do[29]
.sym 54113 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_I1[29]
.sym 54115 soc.simpleuart_reg_div_do[30]
.sym 54116 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_I1_SB_CARRY_CO_I1[29]
.sym 54119 $nextpnr_ICESTORM_LC_56$I3
.sym 54121 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_I1_SB_CARRY_CO_I1[30]
.sym 54122 soc.simpleuart_reg_div_do[31]
.sym 54129 $nextpnr_ICESTORM_LC_56$I3
.sym 54139 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_I2_O[0]
.sym 54140 soc.spimemio.valid_SB_LUT4_O_I0_SB_LUT4_I3_O[0]
.sym 54143 soc.cpu.next_pc[19]
.sym 54145 soc.cpu.pcpi_rs1[2]
.sym 54146 soc.simpleuart_reg_div_do[17]
.sym 54147 soc.simpleuart_reg_div_do[31]
.sym 54149 iomem_addr[4]
.sym 54151 iomem_addr[17]
.sym 54152 soc.simpleuart_reg_div_do[16]
.sym 54153 iomem_addr[2]
.sym 54154 soc.spimemio.config_ddr_SB_DFFESR_Q_E
.sym 54155 soc.simpleuart_reg_div_do[27]
.sym 54156 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_21_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 54157 soc.simpleuart_reg_div_do[18]
.sym 54158 soc.cpu.alu_out_SB_LUT4_O_22_I2_SB_LUT4_O_I3[1]
.sym 54159 soc.simpleuart_reg_div_do[26]
.sym 54160 soc.cpu.next_pc[16]
.sym 54163 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_30_I1[2]
.sym 54165 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_5_I1[2]
.sym 54166 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[13]
.sym 54167 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[19]
.sym 54168 soc.cpu.alu_out_SB_LUT4_O_17_I2_SB_LUT4_O_I3[1]
.sym 54174 iomem_wdata[18]
.sym 54176 iomem_wdata[19]
.sym 54182 iomem_addr[7]
.sym 54183 iomem_wdata[21]
.sym 54190 iomem_wdata[20]
.sym 54201 soc.simpleuart.cfg_divider_SB_DFFESR_Q_9_E
.sym 54221 iomem_wdata[21]
.sym 54233 iomem_wdata[18]
.sym 54238 iomem_wdata[19]
.sym 54246 iomem_addr[7]
.sym 54252 iomem_wdata[20]
.sym 54253 soc.simpleuart.cfg_divider_SB_DFFESR_Q_9_E
.sym 54254 clk$SB_IO_IN_$glb_clk
.sym 54255 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 54256 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[4]
.sym 54257 iomem_addr[8]
.sym 54258 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[7]
.sym 54259 iomem_addr[5]
.sym 54260 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[1]
.sym 54261 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_I2_O[1]
.sym 54262 soc.simpleuart.send_dummy_SB_LUT4_I1_O_SB_LUT4_O_2_I3[1]
.sym 54263 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[8]
.sym 54266 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_25_I3[1]
.sym 54267 soc.cpu.latched_is_lh_SB_LUT4_I1_O[0]
.sym 54270 soc.simpleuart_reg_div_do[19]
.sym 54271 soc.mem_valid
.sym 54272 iomem_addr[20]
.sym 54273 iomem_wdata[21]
.sym 54274 soc.simpleuart_reg_div_do[21]
.sym 54275 soc.mem_valid
.sym 54280 soc.cpu.mem_wstrb_SB_DFFE_Q_2_D_SB_LUT4_O_I2[0]
.sym 54281 soc.cpu.cpuregs_raddr2[0]
.sym 54282 soc.cpu.next_pc[6]
.sym 54283 iomem_addr[10]
.sym 54284 soc.cpu.next_pc[8]
.sym 54285 iomem_addr[15]
.sym 54286 iomem_addr[21]
.sym 54287 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[18]
.sym 54288 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[12]
.sym 54289 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[17]
.sym 54290 iomem_addr[18]
.sym 54291 soc.simpleuart_reg_div_do[20]
.sym 54298 soc.cpu.mem_do_prefetch_SB_LUT4_I3_1_O[1]
.sym 54299 soc.cpu.mem_wstrb_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I2_O
.sym 54300 soc.cpu.next_pc[6]
.sym 54301 soc.cpu.next_pc[11]
.sym 54302 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_O_1_I2[0]
.sym 54303 soc.cpu.next_pc[7]
.sym 54305 soc.cpu.pcpi_rs1[3]
.sym 54306 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[9]
.sym 54307 soc.cpu.pcpi_rs1[12]
.sym 54308 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[10]
.sym 54310 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[1]
.sym 54312 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[4]
.sym 54313 soc.cpu.mem_do_prefetch_SB_LUT4_I3_1_O[1]
.sym 54314 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[5]
.sym 54315 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I1_SB_LUT4_O_1_I2[1]
.sym 54317 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_4_I0_SB_LUT4_O_1_I3[0]
.sym 54318 soc.cpu.alu_out_SB_LUT4_O_22_I2_SB_LUT4_O_I3[1]
.sym 54319 soc.cpu.next_pc[9]
.sym 54320 soc.cpu.next_pc[16]
.sym 54321 soc.cpu.pcpi_rs1[11]
.sym 54322 soc.cpu.next_pc[12]
.sym 54323 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_26_I1_SB_LUT4_O_I2[1]
.sym 54324 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[14]
.sym 54326 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[7]
.sym 54327 soc.cpu.next_pc[3]
.sym 54328 iomem_addr[12]
.sym 54330 soc.cpu.next_pc[7]
.sym 54331 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[5]
.sym 54332 soc.cpu.mem_do_prefetch_SB_LUT4_I3_1_O[1]
.sym 54333 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_26_I1_SB_LUT4_O_I2[1]
.sym 54336 soc.cpu.next_pc[6]
.sym 54337 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_4_I0_SB_LUT4_O_1_I3[0]
.sym 54338 soc.cpu.mem_do_prefetch_SB_LUT4_I3_1_O[1]
.sym 54339 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[4]
.sym 54342 iomem_addr[12]
.sym 54345 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_O_1_I2[0]
.sym 54348 soc.cpu.next_pc[3]
.sym 54349 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[1]
.sym 54350 soc.cpu.pcpi_rs1[3]
.sym 54351 soc.cpu.mem_do_prefetch_SB_LUT4_I3_1_O[1]
.sym 54354 soc.cpu.next_pc[11]
.sym 54355 soc.cpu.mem_do_prefetch_SB_LUT4_I3_1_O[1]
.sym 54356 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[9]
.sym 54357 soc.cpu.pcpi_rs1[11]
.sym 54360 soc.cpu.mem_do_prefetch_SB_LUT4_I3_1_O[1]
.sym 54361 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[7]
.sym 54362 soc.cpu.alu_out_SB_LUT4_O_22_I2_SB_LUT4_O_I3[1]
.sym 54363 soc.cpu.next_pc[9]
.sym 54366 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I1_SB_LUT4_O_1_I2[1]
.sym 54367 soc.cpu.mem_do_prefetch_SB_LUT4_I3_1_O[1]
.sym 54368 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[14]
.sym 54369 soc.cpu.next_pc[16]
.sym 54372 soc.cpu.mem_do_prefetch_SB_LUT4_I3_1_O[1]
.sym 54373 soc.cpu.next_pc[12]
.sym 54374 soc.cpu.pcpi_rs1[12]
.sym 54375 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[10]
.sym 54376 soc.cpu.mem_wstrb_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I2_O
.sym 54377 clk$SB_IO_IN_$glb_clk
.sym 54379 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[9]
.sym 54380 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_O_1_I2[1]
.sym 54381 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[12]
.sym 54382 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_LUT4_I3_O[1]
.sym 54383 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[13]
.sym 54384 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[14]
.sym 54385 soc.cpu.reg_out[4]
.sym 54386 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[10]
.sym 54387 iomem_addr[11]
.sym 54388 flash_io3_oe_SB_LUT4_I0_O_SB_LUT4_O_1_I3[2]
.sym 54391 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_O_1_I2[0]
.sym 54392 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[5]
.sym 54393 soc.cpu.mem_wstrb_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I2_O
.sym 54394 iomem_addr[5]
.sym 54395 iomem_addr[6]
.sym 54396 $PACKER_VCC_NET
.sym 54397 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_O[0]
.sym 54398 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[1]
.sym 54399 soc.cpu.next_pc[7]
.sym 54401 iomem_addr[11]
.sym 54403 soc.cpu.mem_wstrb_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I2_O
.sym 54405 iomem_wdata[29]
.sym 54406 iomem_addr[13]
.sym 54407 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_LUT4_I3_O[0]
.sym 54408 soc.cpu.alu_out_SB_LUT4_O_30_I2_SB_LUT4_O_I3[1]
.sym 54409 soc.cpu.mem_wstrb_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I2_O
.sym 54410 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[22]
.sym 54411 iomem_addr[15]
.sym 54412 iomem_addr[16]
.sym 54413 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1[2]
.sym 54414 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[24]
.sym 54420 soc.cpu.alu_out_SB_LUT4_O_16_I2_SB_LUT4_O_I3[1]
.sym 54421 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[13]
.sym 54422 soc.cpu.mem_wstrb_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I2_O
.sym 54424 iomem_addr[11]
.sym 54425 soc.cpu.next_pc[14]
.sym 54426 iomem_addr[16]
.sym 54427 iomem_addr[13]
.sym 54428 iomem_addr[15]
.sym 54429 iomem_addr[24]
.sym 54430 soc.cpu.mem_la_firstword_xfer_SB_LUT4_I3_O[3]
.sym 54431 soc.cpu.alu_out_SB_LUT4_O_21_I2_SB_LUT4_O_I3[1]
.sym 54432 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_O_2_I1[3]
.sym 54433 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[15]
.sym 54434 iomem_addr[25]
.sym 54435 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[8]
.sym 54436 soc.cpu.alu_out_SB_LUT4_O_14_I2_SB_LUT4_O_I3[1]
.sym 54438 soc.cpu.alu_out_SB_LUT4_O_17_I2_SB_LUT4_O_I3[1]
.sym 54440 soc.cpu.mem_wstrb_SB_DFFE_Q_2_D_SB_LUT4_O_I2[0]
.sym 54442 soc.cpu.next_pc[15]
.sym 54443 iomem_addr[10]
.sym 54444 soc.cpu.mem_do_prefetch_SB_LUT4_I3_1_O[1]
.sym 54445 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_I1_I0[0]
.sym 54446 iomem_addr[14]
.sym 54447 iomem_addr[17]
.sym 54448 soc.cpu.next_pc[17]
.sym 54449 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_O_2_I1[1]
.sym 54450 soc.cpu.next_pc[10]
.sym 54451 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[12]
.sym 54453 soc.cpu.alu_out_SB_LUT4_O_16_I2_SB_LUT4_O_I3[1]
.sym 54454 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[13]
.sym 54455 soc.cpu.next_pc[15]
.sym 54456 soc.cpu.mem_do_prefetch_SB_LUT4_I3_1_O[1]
.sym 54459 iomem_addr[25]
.sym 54460 iomem_addr[24]
.sym 54461 iomem_addr[10]
.sym 54462 iomem_addr[11]
.sym 54465 soc.cpu.alu_out_SB_LUT4_O_17_I2_SB_LUT4_O_I3[1]
.sym 54466 soc.cpu.next_pc[14]
.sym 54467 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[12]
.sym 54468 soc.cpu.mem_do_prefetch_SB_LUT4_I3_1_O[1]
.sym 54471 soc.cpu.next_pc[17]
.sym 54472 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[15]
.sym 54473 soc.cpu.mem_do_prefetch_SB_LUT4_I3_1_O[1]
.sym 54474 soc.cpu.alu_out_SB_LUT4_O_14_I2_SB_LUT4_O_I3[1]
.sym 54478 soc.cpu.mem_la_firstword_xfer_SB_LUT4_I3_O[3]
.sym 54479 soc.cpu.mem_wstrb_SB_DFFE_Q_2_D_SB_LUT4_O_I2[0]
.sym 54483 iomem_addr[15]
.sym 54484 iomem_addr[16]
.sym 54485 iomem_addr[14]
.sym 54486 iomem_addr[17]
.sym 54489 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_I1_I0[0]
.sym 54490 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_O_2_I1[3]
.sym 54491 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_O_2_I1[1]
.sym 54492 iomem_addr[13]
.sym 54495 soc.cpu.mem_do_prefetch_SB_LUT4_I3_1_O[1]
.sym 54496 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[8]
.sym 54497 soc.cpu.next_pc[10]
.sym 54498 soc.cpu.alu_out_SB_LUT4_O_21_I2_SB_LUT4_O_I3[1]
.sym 54499 soc.cpu.mem_wstrb_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I2_O
.sym 54500 clk$SB_IO_IN_$glb_clk
.sym 54502 iomem_addr[22]
.sym 54503 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[15]
.sym 54504 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[11]
.sym 54505 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[18]
.sym 54506 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[17]
.sym 54507 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_O_2_I1[1]
.sym 54508 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[16]
.sym 54509 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[19]
.sym 54511 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[14]
.sym 54513 soc.cpu.decoded_imm[8]
.sym 54514 soc.cpu.decoded_imm[3]
.sym 54517 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_LUT4_I3_O[1]
.sym 54518 soc.cpu.mem_wstrb_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I2_O
.sym 54520 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I0_O[3]
.sym 54523 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_O_1_I2[1]
.sym 54524 soc.cpu.mem_wstrb_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I2_O
.sym 54525 soc.simpleuart.cfg_divider_SB_DFFESR_Q_23_E
.sym 54526 soc.simpleuart_reg_div_do[29]
.sym 54527 soc.cpu.instr_retirq
.sym 54528 iomem_ready_SB_LUT4_I3_I1[0]
.sym 54529 soc.cpu.mem_do_prefetch_SB_LUT4_I3_1_O[1]
.sym 54530 soc.cpu.mem_do_prefetch_SB_LUT4_I3_1_O[1]
.sym 54532 soc.simpleuart_reg_div_do[24]
.sym 54533 iomem_addr[23]
.sym 54534 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[20]
.sym 54535 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_LUT4_I3_O[0]
.sym 54537 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_O[0]
.sym 54543 soc.cpu.next_pc[25]
.sym 54544 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[17]
.sym 54546 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[11]
.sym 54547 soc.cpu.alu_out_SB_LUT4_O_18_I2_SB_LUT4_O_I3[1]
.sym 54548 iomem_addr[18]
.sym 54550 soc.cpu.pcpi_rs1[20]
.sym 54551 iomem_addr[19]
.sym 54553 soc.cpu.mem_do_prefetch_SB_LUT4_I3_1_O[1]
.sym 54554 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[18]
.sym 54555 soc.cpu.alu_out_SB_LUT4_O_10_I2_SB_LUT4_O_I3[1]
.sym 54556 soc.cpu.mem_do_prefetch_SB_LUT4_I3_1_O[1]
.sym 54557 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_11_I1_SB_LUT4_O_1_I2[1]
.sym 54558 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[19]
.sym 54559 soc.cpu.next_pc[24]
.sym 54560 soc.cpu.next_pc[20]
.sym 54561 soc.cpu.mem_wstrb_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I2_O
.sym 54562 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[22]
.sym 54563 soc.cpu.next_pc[18]
.sym 54564 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[23]
.sym 54566 soc.cpu.alu_out_SB_LUT4_O_12_I2_SB_LUT4_O_I3[1]
.sym 54567 soc.cpu.next_pc[13]
.sym 54568 soc.cpu.next_pc[19]
.sym 54569 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I2_SB_LUT4_O_I2[0]
.sym 54571 soc.cpu.next_pc[21]
.sym 54573 soc.cpu.pcpi_rs1[18]
.sym 54574 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[16]
.sym 54576 soc.cpu.mem_do_prefetch_SB_LUT4_I3_1_O[1]
.sym 54577 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[17]
.sym 54578 soc.cpu.next_pc[19]
.sym 54579 soc.cpu.alu_out_SB_LUT4_O_12_I2_SB_LUT4_O_I3[1]
.sym 54582 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I2_SB_LUT4_O_I2[0]
.sym 54583 soc.cpu.next_pc[24]
.sym 54584 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[22]
.sym 54585 soc.cpu.mem_do_prefetch_SB_LUT4_I3_1_O[1]
.sym 54588 soc.cpu.mem_do_prefetch_SB_LUT4_I3_1_O[1]
.sym 54589 soc.cpu.next_pc[20]
.sym 54590 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[18]
.sym 54591 soc.cpu.pcpi_rs1[20]
.sym 54594 soc.cpu.alu_out_SB_LUT4_O_10_I2_SB_LUT4_O_I3[1]
.sym 54595 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[19]
.sym 54596 soc.cpu.next_pc[21]
.sym 54597 soc.cpu.mem_do_prefetch_SB_LUT4_I3_1_O[1]
.sym 54601 iomem_addr[18]
.sym 54603 iomem_addr[19]
.sym 54606 soc.cpu.pcpi_rs1[18]
.sym 54607 soc.cpu.next_pc[18]
.sym 54608 soc.cpu.mem_do_prefetch_SB_LUT4_I3_1_O[1]
.sym 54609 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[16]
.sym 54612 soc.cpu.mem_do_prefetch_SB_LUT4_I3_1_O[1]
.sym 54613 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[23]
.sym 54614 soc.cpu.next_pc[25]
.sym 54615 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_11_I1_SB_LUT4_O_1_I2[1]
.sym 54618 soc.cpu.next_pc[13]
.sym 54619 soc.cpu.alu_out_SB_LUT4_O_18_I2_SB_LUT4_O_I3[1]
.sym 54620 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[11]
.sym 54621 soc.cpu.mem_do_prefetch_SB_LUT4_I3_1_O[1]
.sym 54622 soc.cpu.mem_wstrb_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I2_O
.sym 54623 clk$SB_IO_IN_$glb_clk
.sym 54625 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[21]
.sym 54626 soc.simpleuart_reg_div_do[24]
.sym 54627 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[20]
.sym 54628 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[22]
.sym 54629 soc.simpleuart_reg_div_do[26]
.sym 54630 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[24]
.sym 54631 soc.simpleuart_reg_div_do[29]
.sym 54632 iomem_ready_SB_LUT4_I3_I1[0]
.sym 54637 iomem_addr[19]
.sym 54638 UART_TX_SB_DFFESS_Q_S[2]
.sym 54639 iomem_addr[18]
.sym 54640 soc.spimemio_cfgreg_do[21]
.sym 54643 soc.cpu.alu_out_SB_LUT4_O_10_I2_SB_LUT4_O_I3[1]
.sym 54645 iomem_addr[21]
.sym 54646 soc.cpu.mem_la_firstword_xfer_SB_LUT4_I3_O[3]
.sym 54649 soc.cpu.next_pc[18]
.sym 54650 soc.simpleuart_reg_div_do[26]
.sym 54651 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_30_I1[2]
.sym 54652 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_10_I2_SB_LUT4_O_I2[1]
.sym 54653 soc.cpu.reg_out[0]
.sym 54654 iomem_addr[31]
.sym 54655 soc.cpu.reg_out[3]
.sym 54656 soc.cpu.next_pc[16]
.sym 54657 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_5_I1[2]
.sym 54658 soc.cpu.alu_out_SB_LUT4_O_22_I2_SB_LUT4_O_I3[1]
.sym 54659 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[19]
.sym 54660 soc.simpleuart.cfg_divider_SB_DFFESR_Q_23_E
.sym 54666 iomem_addr[26]
.sym 54667 iomem_addr[27]
.sym 54668 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_LUT4_I3_O[0]
.sym 54669 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[21]
.sym 54671 iomem_ready_SB_LUT4_I1_O[2]
.sym 54672 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I2_O[3]
.sym 54673 iomem_addr[28]
.sym 54675 iomem_addr[24]
.sym 54676 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_10_I2_SB_LUT4_O_I2[1]
.sym 54677 soc.cpu.latched_store_SB_LUT4_I3_1_O[3]
.sym 54678 soc.cpu.next_pc[26]
.sym 54680 iomem_addr[25]
.sym 54681 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[24]
.sym 54682 soc.cpu.cpu_state[4]
.sym 54684 soc.cpu.irq_pending[12]
.sym 54685 soc.cpu.pcpi_rs1[12]
.sym 54686 soc.cpu.next_pc[23]
.sym 54688 soc.cpu.reg_out[7]
.sym 54690 soc.cpu.mem_do_prefetch_SB_LUT4_I3_1_O[1]
.sym 54691 soc.cpu.alu_out_SB_LUT4_O_5_I2_SB_LUT4_O_I3[1]
.sym 54693 soc.cpu.mem_wstrb_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I2_O
.sym 54695 soc.cpu.pcpi_rs1[23]
.sym 54696 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_24_I3[1]
.sym 54697 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I2_O[2]
.sym 54699 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[24]
.sym 54700 soc.cpu.mem_do_prefetch_SB_LUT4_I3_1_O[1]
.sym 54701 soc.cpu.alu_out_SB_LUT4_O_5_I2_SB_LUT4_O_I3[1]
.sym 54702 soc.cpu.next_pc[26]
.sym 54705 soc.cpu.mem_do_prefetch_SB_LUT4_I3_1_O[1]
.sym 54706 soc.cpu.next_pc[23]
.sym 54707 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[21]
.sym 54708 soc.cpu.pcpi_rs1[23]
.sym 54711 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I2_O[3]
.sym 54712 iomem_addr[27]
.sym 54713 iomem_addr[26]
.sym 54714 iomem_addr[28]
.sym 54717 iomem_addr[27]
.sym 54718 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I2_O[3]
.sym 54719 iomem_addr[28]
.sym 54720 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I2_O[2]
.sym 54723 soc.cpu.cpu_state[4]
.sym 54724 soc.cpu.pcpi_rs1[12]
.sym 54725 soc.cpu.irq_pending[12]
.sym 54726 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_10_I2_SB_LUT4_O_I2[1]
.sym 54729 iomem_ready_SB_LUT4_I1_O[2]
.sym 54730 iomem_addr[24]
.sym 54731 iomem_addr[25]
.sym 54732 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_LUT4_I3_O[0]
.sym 54735 soc.cpu.latched_store_SB_LUT4_I3_1_O[3]
.sym 54736 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_24_I3[1]
.sym 54737 soc.cpu.reg_out[7]
.sym 54741 iomem_addr[25]
.sym 54742 iomem_addr[26]
.sym 54743 iomem_ready_SB_LUT4_I1_O[2]
.sym 54744 iomem_addr[24]
.sym 54745 soc.cpu.mem_wstrb_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I2_O
.sym 54746 clk$SB_IO_IN_$glb_clk
.sym 54748 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[26]
.sym 54749 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[29]
.sym 54751 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[27]
.sym 54752 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[28]
.sym 54753 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[25]
.sym 54755 iomem_ready
.sym 54761 soc.simpleuart_reg_div_do[29]
.sym 54762 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I1_O[0]
.sym 54763 soc.cpu.latched_store_SB_LUT4_I3_1_O[3]
.sym 54764 iomem_wdata[26]
.sym 54767 iomem_ready_SB_LUT4_I1_O[2]
.sym 54768 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_O[0]
.sym 54769 iomem_wdata[24]
.sym 54770 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_23_I1[2]
.sym 54772 soc.cpu.alu_out_SB_LUT4_O_21_I2_SB_LUT4_O_I3[1]
.sym 54773 soc.cpu.cpu_state[4]
.sym 54775 flash_io3_oe_SB_LUT4_I0_O_SB_LUT4_I0_O[1]
.sym 54776 soc.cpu.mem_wstrb_SB_DFFE_Q_2_D_SB_LUT4_O_I2[0]
.sym 54777 soc.cpu.pcpi_rs1[30]
.sym 54778 soc.cpu.next_pc[27]
.sym 54780 soc.cpu.cpuregs_raddr2[0]
.sym 54781 soc.cpu.mem_wstrb_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2[1]
.sym 54782 soc.cpu.cpuregs.regs.0.0.0_RDATA[3]
.sym 54783 soc.cpu.reg_out[3]
.sym 54790 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[25]
.sym 54791 iomem_addr[29]
.sym 54792 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[26]
.sym 54793 soc.cpu.pcpi_rs1[30]
.sym 54794 iomem_addr[30]
.sym 54796 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[28]
.sym 54797 soc.cpu.cpu_state[4]
.sym 54798 soc.cpu.mem_do_prefetch_SB_LUT4_I3_1_O[1]
.sym 54799 soc.cpu.mem_do_prefetch_SB_LUT4_I3_1_O[1]
.sym 54800 soc.cpu.mem_wstrb_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I2_O
.sym 54802 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[27]
.sym 54804 soc.cpu.next_pc[27]
.sym 54806 iomem_addr[31]
.sym 54807 soc.cpu.next_pc[30]
.sym 54808 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_26_I2_SB_LUT4_O_I2[3]
.sym 54809 soc.cpu.pcpi_rs1[27]
.sym 54810 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_9_I2_SB_LUT4_O_I2[0]
.sym 54811 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_26_I2_SB_LUT4_O_I2[2]
.sym 54816 soc.cpu.next_pc[29]
.sym 54817 soc.cpu.pcpi_rs1[29]
.sym 54818 soc.cpu.alu_out_SB_LUT4_O_22_I2_SB_LUT4_O_I3[1]
.sym 54820 soc.cpu.next_pc[28]
.sym 54828 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[25]
.sym 54829 soc.cpu.pcpi_rs1[27]
.sym 54830 soc.cpu.mem_do_prefetch_SB_LUT4_I3_1_O[1]
.sym 54831 soc.cpu.next_pc[27]
.sym 54834 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[27]
.sym 54835 soc.cpu.mem_do_prefetch_SB_LUT4_I3_1_O[1]
.sym 54836 soc.cpu.next_pc[29]
.sym 54837 soc.cpu.pcpi_rs1[29]
.sym 54840 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_26_I2_SB_LUT4_O_I2[3]
.sym 54841 soc.cpu.alu_out_SB_LUT4_O_22_I2_SB_LUT4_O_I3[1]
.sym 54842 soc.cpu.cpu_state[4]
.sym 54843 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_26_I2_SB_LUT4_O_I2[2]
.sym 54852 soc.cpu.mem_do_prefetch_SB_LUT4_I3_1_O[1]
.sym 54853 soc.cpu.pcpi_rs1[30]
.sym 54854 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[28]
.sym 54855 soc.cpu.next_pc[30]
.sym 54858 iomem_addr[29]
.sym 54859 iomem_addr[30]
.sym 54861 iomem_addr[31]
.sym 54864 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_9_I2_SB_LUT4_O_I2[0]
.sym 54865 soc.cpu.mem_do_prefetch_SB_LUT4_I3_1_O[1]
.sym 54866 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[26]
.sym 54867 soc.cpu.next_pc[28]
.sym 54868 soc.cpu.mem_wstrb_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I2_O
.sym 54869 clk$SB_IO_IN_$glb_clk
.sym 54872 soc.cpu.mem_wstrb_SB_DFFE_Q_D_SB_LUT4_O_I2[2]
.sym 54873 soc.cpu.mem_wstrb_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 54874 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_5_I1[0]
.sym 54876 flash_io3_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I0_O[1]
.sym 54877 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I0_O[1]
.sym 54878 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_I1[2]
.sym 54879 soc.mem_rdata[31]
.sym 54882 soc.mem_rdata[31]
.sym 54886 soc.cpu.mem_wstrb_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I2_O
.sym 54887 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_22_I1[2]
.sym 54888 iomem_ready
.sym 54891 iomem_ready_SB_LUT4_I3_I1[6]
.sym 54895 soc.cpu.pcpi_rs1[27]
.sym 54896 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_9_I2_SB_LUT4_O_I2[0]
.sym 54897 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_26_I2_SB_LUT4_O_I2[2]
.sym 54899 soc.cpu.decoded_imm[15]
.sym 54900 soc.cpu.alu_out_SB_LUT4_O_30_I2_SB_LUT4_O_I3[1]
.sym 54901 soc.cpu.reg_out[7]
.sym 54902 soc.cpu.reg_out[12]
.sym 54903 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O[1]
.sym 54904 soc.cpu.reg_out[10]
.sym 54905 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I0_O[3]
.sym 54906 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O[2]
.sym 54912 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I0_O[3]
.sym 54913 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_28_I1[2]
.sym 54914 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_28_I1[0]
.sym 54915 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I0_O[3]
.sym 54923 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_30_I1[2]
.sym 54924 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_21_I2[1]
.sym 54925 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_I3[2]
.sym 54926 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_30_I1[0]
.sym 54929 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_5_I1[2]
.sym 54930 soc.cpu.latched_is_lb_SB_LUT4_I3_I2[0]
.sym 54931 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_5_I1[0]
.sym 54933 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_22_I1[2]
.sym 54934 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_21_I2[0]
.sym 54940 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_22_I1[0]
.sym 54941 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_5_I1[1]
.sym 54945 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_28_I1[0]
.sym 54946 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_28_I1[2]
.sym 54948 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I0_O[3]
.sym 54957 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_30_I1[2]
.sym 54958 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I0_O[3]
.sym 54960 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_30_I1[0]
.sym 54963 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_5_I1[0]
.sym 54965 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_5_I1[2]
.sym 54966 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_5_I1[1]
.sym 54975 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_22_I1[0]
.sym 54976 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I0_O[3]
.sym 54977 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_22_I1[2]
.sym 54981 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_21_I2[0]
.sym 54984 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_21_I2[1]
.sym 54987 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I0_O[3]
.sym 54988 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_I3[2]
.sym 54990 soc.cpu.latched_is_lb_SB_LUT4_I3_I2[0]
.sym 54992 clk$SB_IO_IN_$glb_clk
.sym 54993 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 54994 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_25_I1_SB_LUT4_O_2_I2[1]
.sym 54995 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_24_I1_SB_LUT4_O_2_I2[1]
.sym 54996 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_23_I1[1]
.sym 54997 soc.cpu.latched_is_lb_SB_LUT4_I3_O[0]
.sym 54998 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_22_I1[0]
.sym 54999 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_23_I1_SB_LUT4_O_2_I2[1]
.sym 55000 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_21_I2[0]
.sym 55001 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_21_I2_SB_LUT4_O_1_I0[0]
.sym 55004 soc.cpu.cpuregs_waddr[3]
.sym 55005 soc.cpu.decoded_imm[29]
.sym 55006 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I0_O[3]
.sym 55009 soc.cpu.mem_rdata_latched_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 55011 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I0_O[3]
.sym 55012 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_6_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_I1_O[0]
.sym 55017 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_O_I0[1]
.sym 55018 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_24_I1[1]
.sym 55020 soc.cpu.cpuregs.regs.0.0.1_RDATA[2]
.sym 55021 soc.cpu.mem_do_prefetch_SB_LUT4_I3_1_O[1]
.sym 55022 soc.cpu.decoded_rs2_SB_DFFE_Q_D_SB_LUT4_I2_O[2]
.sym 55023 soc.cpu.instr_retirq
.sym 55024 soc.mem_rdata[30]
.sym 55026 soc.cpu.cpuregs.regs.0.0.0_RDATA[3]
.sym 55027 soc.cpu.decoded_imm[9]
.sym 55028 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O[1]
.sym 55029 soc.cpu.reg_out[7]
.sym 55039 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_O_I1[10]
.sym 55040 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_25_I1[2]
.sym 55041 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_25_I1[1]
.sym 55044 soc.cpu.alu_out_SB_LUT4_O_21_I2_SB_LUT4_O_I3[1]
.sym 55045 soc.cpu.reg_out[10]
.sym 55046 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_23_I1[3]
.sym 55047 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_21_I2_SB_LUT4_O_1_I0[1]
.sym 55048 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_23_I1[2]
.sym 55050 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_25_I1[3]
.sym 55051 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_21_I2_SB_LUT4_O_1_I0[2]
.sym 55052 soc.cpu.cpu_state[3]
.sym 55053 soc.cpu.latched_is_lh_SB_LUT4_I1_I2[1]
.sym 55054 soc.cpu.cpu_state[4]
.sym 55057 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_21_I3[1]
.sym 55059 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_25_I1_SB_LUT4_O_2_I2[1]
.sym 55060 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_24_I1_SB_LUT4_O_2_I2[1]
.sym 55061 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_23_I1[1]
.sym 55062 soc.cpu.latched_is_lb_SB_LUT4_I3_O[0]
.sym 55064 soc.cpu.latched_store_SB_LUT4_I3_1_O[3]
.sym 55065 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I0_O[3]
.sym 55068 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_21_I2_SB_LUT4_O_1_I0[2]
.sym 55069 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I0_O[3]
.sym 55070 soc.cpu.latched_is_lb_SB_LUT4_I3_O[0]
.sym 55071 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_21_I2_SB_LUT4_O_1_I0[1]
.sym 55074 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I0_O[3]
.sym 55075 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_23_I1[2]
.sym 55076 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_23_I1[1]
.sym 55077 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_23_I1[3]
.sym 55080 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_25_I1[1]
.sym 55081 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I0_O[3]
.sym 55082 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_25_I1[3]
.sym 55083 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_25_I1[2]
.sym 55086 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_21_I2_SB_LUT4_O_1_I0[1]
.sym 55087 soc.cpu.latched_is_lh_SB_LUT4_I1_I2[1]
.sym 55088 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I0_O[3]
.sym 55089 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_21_I2_SB_LUT4_O_1_I0[2]
.sym 55092 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_21_I2_SB_LUT4_O_1_I0[2]
.sym 55094 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_24_I1_SB_LUT4_O_2_I2[1]
.sym 55095 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_21_I2_SB_LUT4_O_1_I0[1]
.sym 55098 soc.cpu.cpu_state[4]
.sym 55099 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_O_I1[10]
.sym 55100 soc.cpu.cpu_state[3]
.sym 55101 soc.cpu.alu_out_SB_LUT4_O_21_I2_SB_LUT4_O_I3[1]
.sym 55104 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_21_I2_SB_LUT4_O_1_I0[2]
.sym 55105 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_21_I2_SB_LUT4_O_1_I0[1]
.sym 55107 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_25_I1_SB_LUT4_O_2_I2[1]
.sym 55110 soc.cpu.reg_out[10]
.sym 55111 soc.cpu.latched_store_SB_LUT4_I3_1_O[3]
.sym 55113 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_21_I3[1]
.sym 55115 clk$SB_IO_IN_$glb_clk
.sym 55116 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 55117 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_21_I2_SB_LUT4_O_1_I0[2]
.sym 55118 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_26_I2[0]
.sym 55119 soc.cpu.latched_is_lh_SB_LUT4_I1_I2[1]
.sym 55120 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_26_I2_SB_LUT4_O_1_I0[0]
.sym 55122 soc.cpu.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I0[0]
.sym 55124 soc.cpu.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I0[3]
.sym 55128 soc.cpu.cpuregs.regs.0.0.1_RADDR
.sym 55130 soc.cpu.mem_wstrb_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2[1]
.sym 55142 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_30_I3[1]
.sym 55143 soc.cpu.cpuregs_waddr[0]
.sym 55144 soc.cpu.decoded_imm[31]
.sym 55145 soc.cpu.next_pc[18]
.sym 55146 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_O_I0[1]
.sym 55148 soc.cpu.next_pc[16]
.sym 55149 soc.mem_rdata[18]
.sym 55150 soc.cpu.instr_waitirq_SB_LUT4_I2_O[3]
.sym 55152 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O[2]
.sym 55162 soc.cpu.latched_store_SB_LUT4_I3_1_O[3]
.sym 55163 soc.cpu.reg_out[1]
.sym 55164 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[1]
.sym 55168 soc.cpu.reg_next_pc_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 55170 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_6_I2[0]
.sym 55172 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_30_I3[1]
.sym 55175 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_26_I2[0]
.sym 55176 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O[2]
.sym 55178 soc.cpu.compressed_instr_SB_LUT4_I1_O[2]
.sym 55179 soc.cpu.reg_next_pc_SB_DFFESR_Q_9_D_SB_LUT4_O_I0_SB_LUT4_O_I1[2]
.sym 55182 soc.cpu.instr_waitirq_SB_LUT4_I2_O[3]
.sym 55183 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_26_I2[1]
.sym 55184 soc.cpu.latched_is_lh
.sym 55185 soc.cpu.latched_is_lb
.sym 55188 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O[1]
.sym 55189 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_6_I2[1]
.sym 55192 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_26_I2[0]
.sym 55193 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_26_I2[1]
.sym 55197 soc.cpu.reg_out[1]
.sym 55199 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_30_I3[1]
.sym 55200 soc.cpu.latched_store_SB_LUT4_I3_1_O[3]
.sym 55203 soc.cpu.compressed_instr_SB_LUT4_I1_O[2]
.sym 55204 soc.cpu.instr_waitirq_SB_LUT4_I2_O[3]
.sym 55205 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[1]
.sym 55206 soc.cpu.reg_next_pc_SB_DFFESR_Q_9_D_SB_LUT4_O_I0_SB_LUT4_O_I1[2]
.sym 55209 soc.cpu.reg_next_pc_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 55210 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O[2]
.sym 55211 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O[1]
.sym 55212 soc.cpu.compressed_instr_SB_LUT4_I1_O[2]
.sym 55215 soc.cpu.latched_is_lb
.sym 55216 soc.cpu.latched_is_lh
.sym 55223 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_6_I2[0]
.sym 55224 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_6_I2[1]
.sym 55238 clk$SB_IO_IN_$glb_clk
.sym 55239 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 55242 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I2[1]
.sym 55243 soc.cpu.decoded_imm[2]
.sym 55244 soc.cpu.decoded_imm[9]
.sym 55245 soc.cpu.decoded_imm[4]
.sym 55246 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_2_O[3]
.sym 55247 soc.cpu.latched_is_lb_SB_LUT4_I3_I2[0]
.sym 55250 soc.cpu.cpuregs_waddr[2]
.sym 55251 $PACKER_GND_NET
.sym 55252 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[1]
.sym 55254 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_22_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0[1]
.sym 55255 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_6_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0[1]
.sym 55256 soc.cpu.mem_do_prefetch_SB_LUT4_I3_1_O[0]
.sym 55258 soc.cpu.latched_store_SB_LUT4_I3_1_O[3]
.sym 55260 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[1]
.sym 55261 soc.cpu.trap
.sym 55262 soc.mem_rdata[17]
.sym 55264 soc.cpu.decoded_rs1_SB_DFFE_Q_D_SB_LUT4_I2_O[3]
.sym 55265 soc.cpu.cpu_state[4]
.sym 55266 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_3_I2[3]
.sym 55267 soc.cpu.decoded_imm[4]
.sym 55268 soc.mem_rdata[21]
.sym 55269 soc.cpu.next_pc[27]
.sym 55270 soc.mem_rdata[19]
.sym 55271 soc.cpu.latched_is_lb
.sym 55272 soc.cpu.cpuregs_raddr2[0]
.sym 55273 soc.cpu.latched_is_lh_SB_LUT4_I1_O[0]
.sym 55274 soc.cpu.reg_next_pc_SB_DFFESR_Q_29_D_SB_LUT4_O_I1[0]
.sym 55275 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[1]
.sym 55281 soc.cpu.reg_next_pc_SB_DFFESR_Q_29_D_SB_LUT4_O_I1[0]
.sym 55282 soc.cpu.reg_next_pc_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[0]
.sym 55286 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O[2]
.sym 55288 soc.cpu.reg_next_pc_SB_DFFESR_Q_24_D_SB_LUT4_O_I0[1]
.sym 55289 soc.cpu.cpu_state[4]
.sym 55291 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[0]
.sym 55294 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_O_I1[23]
.sym 55296 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[5]
.sym 55300 soc.cpu.cpu_state[3]
.sym 55303 soc.cpu.pcpi_rs1[23]
.sym 55305 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O[1]
.sym 55307 soc.cpu.compressed_instr_SB_LUT4_I1_O[5]
.sym 55310 soc.cpu.instr_waitirq_SB_LUT4_I2_O[3]
.sym 55312 soc.cpu.reg_next_pc_SB_DFFESR_Q_24_D_SB_LUT4_O_I0[0]
.sym 55326 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_O_I1[23]
.sym 55327 soc.cpu.cpu_state[4]
.sym 55328 soc.cpu.pcpi_rs1[23]
.sym 55329 soc.cpu.cpu_state[3]
.sym 55332 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O[2]
.sym 55333 soc.cpu.reg_next_pc_SB_DFFESR_Q_24_D_SB_LUT4_O_I0[0]
.sym 55334 soc.cpu.reg_next_pc_SB_DFFESR_Q_24_D_SB_LUT4_O_I0[1]
.sym 55335 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[5]
.sym 55351 soc.cpu.reg_next_pc_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[0]
.sym 55352 soc.cpu.reg_next_pc_SB_DFFESR_Q_29_D_SB_LUT4_O_I1[0]
.sym 55353 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[0]
.sym 55356 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O[1]
.sym 55357 soc.cpu.instr_waitirq_SB_LUT4_I2_O[3]
.sym 55358 soc.cpu.compressed_instr_SB_LUT4_I1_O[5]
.sym 55359 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[5]
.sym 55360 soc.cpu.instr_sll_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_I3_1_O[1]_$glb_ce
.sym 55361 clk$SB_IO_IN_$glb_clk
.sym 55362 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 55363 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_10_I2[0]
.sym 55365 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_3_I2[2]
.sym 55367 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_15_I1[0]
.sym 55368 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O[3]
.sym 55370 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_16_I2[0]
.sym 55375 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I2[2]
.sym 55376 soc.cpu.decoded_imm_j[2]
.sym 55378 soc.cpu.decoded_imm[2]
.sym 55380 soc.cpu.decoded_imm_j[6]
.sym 55381 soc.cpu.instr_timer_SB_DFFE_Q_D_SB_LUT4_O_I1[2]
.sym 55382 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[2]
.sym 55383 soc.cpu.decoder_pseudo_trigger_SB_LUT4_I2_O[0]
.sym 55386 soc.cpu.reg_next_pc_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[0]
.sym 55388 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_13_I1[2]
.sym 55389 soc.cpu.cpuregs_waddr[4]
.sym 55390 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_14_I1[2]
.sym 55391 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_10_I3[1]
.sym 55392 soc.cpu.alu_out_SB_LUT4_O_30_I2_SB_LUT4_O_I3[1]
.sym 55393 soc.cpu.cpuregs_waddr[0]
.sym 55394 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I0_O[3]
.sym 55395 soc.cpu.decoded_imm[15]
.sym 55396 soc.cpu.decoded_rs2_SB_DFFE_Q_D_SB_LUT4_I2_O[1]
.sym 55397 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_16_I3[1]
.sym 55398 soc.cpu.instr_sh_SB_LUT4_I1_O[1]
.sym 55405 soc.cpu.instr_sh_SB_LUT4_I1_O[1]
.sym 55406 soc.cpu.latched_is_lh
.sym 55409 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_10_I3[1]
.sym 55410 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_16_I2[1]
.sym 55411 soc.cpu.reg_out[19]
.sym 55412 soc.cpu.reg_out[21]
.sym 55414 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_11_I3[1]
.sym 55415 soc.cpu.latched_store_SB_LUT4_I3_1_O[3]
.sym 55417 soc.cpu.irq_pending[21]
.sym 55418 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I0_O[3]
.sym 55419 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_15_I1[2]
.sym 55420 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_12_I3[1]
.sym 55421 soc.mem_rdata[18]
.sym 55422 soc.cpu.latched_is_lh_SB_LUT4_I1_O[0]
.sym 55423 soc.cpu.reg_out[20]
.sym 55424 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_15_I1[0]
.sym 55425 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_10_I2_SB_LUT4_O_I2[1]
.sym 55426 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_3_I2[3]
.sym 55427 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_16_I2[0]
.sym 55429 soc.cpu.latched_is_lh_SB_LUT4_I1_O[2]
.sym 55430 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_3_I2[2]
.sym 55431 soc.cpu.latched_is_lb
.sym 55432 flash_io0_oe_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_LUT4_O_I2[0]
.sym 55437 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_3_I2[3]
.sym 55438 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_10_I2_SB_LUT4_O_I2[1]
.sym 55439 soc.cpu.irq_pending[21]
.sym 55440 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_3_I2[2]
.sym 55444 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_12_I3[1]
.sym 55445 soc.cpu.reg_out[19]
.sym 55446 soc.cpu.latched_store_SB_LUT4_I3_1_O[3]
.sym 55449 soc.cpu.latched_is_lh
.sym 55450 soc.cpu.instr_sh_SB_LUT4_I1_O[1]
.sym 55451 soc.cpu.latched_is_lb
.sym 55452 flash_io0_oe_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_LUT4_O_I2[0]
.sym 55455 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I0_O[3]
.sym 55456 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_15_I1[2]
.sym 55458 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_15_I1[0]
.sym 55462 soc.cpu.reg_out[20]
.sym 55463 soc.cpu.latched_store_SB_LUT4_I3_1_O[3]
.sym 55464 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_11_I3[1]
.sym 55467 soc.cpu.reg_out[21]
.sym 55468 soc.cpu.latched_store_SB_LUT4_I3_1_O[3]
.sym 55469 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_10_I3[1]
.sym 55473 soc.cpu.latched_is_lh_SB_LUT4_I1_O[0]
.sym 55474 soc.mem_rdata[18]
.sym 55475 soc.cpu.latched_is_lh_SB_LUT4_I1_O[2]
.sym 55476 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I0_O[3]
.sym 55479 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_16_I2[0]
.sym 55482 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_16_I2[1]
.sym 55484 clk$SB_IO_IN_$glb_clk
.sym 55485 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 55486 soc.cpu.reg_out[26]
.sym 55487 soc.cpu.latched_is_lh_SB_LUT4_I1_O[2]
.sym 55488 soc.cpu.reg_out[22]
.sym 55489 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O[0]
.sym 55492 soc.cpu.reg_out[23]
.sym 55497 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_18_I2[3]
.sym 55498 soc.cpu.instr_waitirq_SB_LUT4_I2_O[3]
.sym 55501 soc.cpu.decoder_pseudo_trigger_SB_LUT4_I2_O[0]
.sym 55502 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_11_I3[1]
.sym 55503 soc.cpu.latched_store_SB_LUT4_I3_1_O[3]
.sym 55504 soc.cpu.latched_is_lh_SB_LUT4_I1_O[0]
.sym 55506 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I0_O[3]
.sym 55508 soc.cpu.instr_sh_SB_LUT4_I1_1_O[0]
.sym 55509 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_O_I2[2]
.sym 55510 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O[1]
.sym 55511 soc.cpu.latched_is_lh_SB_LUT4_I1_O[0]
.sym 55512 soc.cpu.cpuregs.regs.0.0.1_RDATA[2]
.sym 55513 soc.cpu.reg_out[20]
.sym 55514 soc.cpu.cpuregs.regs.1.0.0_RDATA_8_SB_DFFSR_Q_R
.sym 55515 soc.cpu.instr_retirq
.sym 55516 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_2_I2[2]
.sym 55517 soc.cpu.cpuregs.regs.0.0.0_RDATA[3]
.sym 55518 soc.cpu.decoded_rs2_SB_DFFE_Q_D_SB_LUT4_I2_O[2]
.sym 55519 soc.cpu.reg_out[26]
.sym 55520 soc.cpu.reg_pc[16]
.sym 55521 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_8_I2[1]
.sym 55527 soc.cpu.compressed_instr_SB_LUT4_I1_O[9]
.sym 55528 soc.cpu.reg_next_pc_SB_DFFESR_Q_9_D_SB_LUT4_O_I0_SB_LUT4_O_I1[9]
.sym 55530 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[1]
.sym 55532 soc.cpu.reg_next_pc_SB_DFFESR_Q_20_D_SB_LUT4_O_I3[2]
.sym 55535 soc.cpu.compressed_instr_SB_LUT4_I1_O[9]
.sym 55536 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O[1]
.sym 55538 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[1]
.sym 55539 soc.cpu.reg_next_pc_SB_DFFESR_Q_10_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 55541 soc.cpu.reg_next_pc_SB_DFFESR_Q_14_D_SB_LUT4_O_I1_SB_LUT4_O_I2[2]
.sym 55542 soc.cpu.reg_next_pc_SB_DFFESR_Q_9_D_SB_LUT4_O_I0_SB_LUT4_O_I1[15]
.sym 55543 soc.cpu.compressed_instr_SB_LUT4_I1_O[15]
.sym 55544 soc.cpu.reg_next_pc_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[0]
.sym 55546 soc.cpu.reg_next_pc_SB_DFFESR_Q_20_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 55547 soc.cpu.reg_next_pc_SB_DFFESR_Q_9_D_SB_LUT4_O_I0_SB_LUT4_O_I1[20]
.sym 55548 soc.cpu.compressed_instr_SB_LUT4_I1_O[20]
.sym 55549 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[9]
.sym 55550 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[15]
.sym 55555 soc.cpu.instr_waitirq_SB_LUT4_I2_O[3]
.sym 55556 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O[2]
.sym 55560 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O[1]
.sym 55561 soc.cpu.compressed_instr_SB_LUT4_I1_O[20]
.sym 55562 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O[2]
.sym 55563 soc.cpu.reg_next_pc_SB_DFFESR_Q_10_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 55566 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[15]
.sym 55572 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O[1]
.sym 55573 soc.cpu.reg_next_pc_SB_DFFESR_Q_14_D_SB_LUT4_O_I1_SB_LUT4_O_I2[2]
.sym 55574 soc.cpu.compressed_instr_SB_LUT4_I1_O[15]
.sym 55575 soc.cpu.instr_waitirq_SB_LUT4_I2_O[3]
.sym 55578 soc.cpu.instr_waitirq_SB_LUT4_I2_O[3]
.sym 55579 soc.cpu.compressed_instr_SB_LUT4_I1_O[9]
.sym 55580 soc.cpu.reg_next_pc_SB_DFFESR_Q_9_D_SB_LUT4_O_I0_SB_LUT4_O_I1[9]
.sym 55581 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[1]
.sym 55584 soc.cpu.reg_next_pc_SB_DFFESR_Q_9_D_SB_LUT4_O_I0_SB_LUT4_O_I1[20]
.sym 55585 soc.cpu.compressed_instr_SB_LUT4_I1_O[20]
.sym 55586 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[1]
.sym 55587 soc.cpu.instr_waitirq_SB_LUT4_I2_O[3]
.sym 55590 soc.cpu.reg_next_pc_SB_DFFESR_Q_20_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 55591 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O[2]
.sym 55592 soc.cpu.compressed_instr_SB_LUT4_I1_O[9]
.sym 55593 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O[1]
.sym 55596 soc.cpu.reg_next_pc_SB_DFFESR_Q_9_D_SB_LUT4_O_I0_SB_LUT4_O_I1[15]
.sym 55598 soc.cpu.compressed_instr_SB_LUT4_I1_O[15]
.sym 55599 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[1]
.sym 55602 soc.cpu.reg_next_pc_SB_DFFESR_Q_20_D_SB_LUT4_O_I3[2]
.sym 55603 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[9]
.sym 55604 soc.cpu.reg_next_pc_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[0]
.sym 55606 soc.cpu.instr_sll_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_I3_1_O[1]_$glb_ce
.sym 55607 clk$SB_IO_IN_$glb_clk
.sym 55608 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 55609 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_1_I2[2]
.sym 55610 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_2_I2[2]
.sym 55611 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_9_I2[0]
.sym 55612 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I2[0]
.sym 55613 soc.cpu.reg_out[17]
.sym 55614 soc.cpu.reg_out[16]
.sym 55615 soc.cpu.reg_out[29]
.sym 55616 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_11_I1[0]
.sym 55620 soc.cpu.cpuregs_waddr[0]
.sym 55624 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O[0]
.sym 55625 soc.cpu.reg_pc[16]
.sym 55626 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[1]
.sym 55627 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_18_I2[0]
.sym 55630 soc.cpu.latched_is_lh
.sym 55631 soc.cpu.decoded_imm_j[4]
.sym 55633 soc.cpu.reg_out[22]
.sym 55634 soc.cpu.cpuregs_waddr[0]
.sym 55635 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O[0]
.sym 55636 soc.cpu.reg_out[16]
.sym 55637 soc.cpu.next_pc[18]
.sym 55638 soc.cpu.compressed_instr_SB_LUT4_I1_O[19]
.sym 55639 soc.cpu.decoded_imm[12]
.sym 55640 soc.cpu.decoded_imm[31]
.sym 55641 soc.cpu.compressed_instr_SB_LUT4_I1_O[18]
.sym 55642 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O[2]
.sym 55643 soc.cpu.decoded_imm[25]
.sym 55644 soc.cpu.next_pc[16]
.sym 55650 soc.cpu.reg_next_pc_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[2]
.sym 55651 soc.cpu.latched_is_lh_SB_LUT4_I1_O[2]
.sym 55652 soc.cpu.reg_next_pc_SB_DFFESR_Q_9_D_SB_LUT4_O_I0_SB_LUT4_O_I1[18]
.sym 55653 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O[2]
.sym 55654 soc.cpu.reg_next_pc_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[0]
.sym 55655 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[20]
.sym 55656 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O[1]
.sym 55658 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[1]
.sym 55659 soc.cpu.reg_next_pc_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[2]
.sym 55660 soc.cpu.reg_next_pc_SB_DFFESR_Q_14_D_SB_LUT4_O_I1[0]
.sym 55661 soc.cpu.reg_next_pc_SB_DFFESR_Q_9_D_SB_LUT4_O_I0_SB_LUT4_O_I1[19]
.sym 55662 soc.cpu.compressed_instr_SB_LUT4_I1_O[19]
.sym 55663 soc.cpu.reg_next_pc_SB_DFFESR_Q_11_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 55664 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O[1]
.sym 55665 soc.cpu.reg_next_pc_SB_DFFESR_Q_11_D_SB_LUT4_O_I3[2]
.sym 55667 soc.cpu.compressed_instr_SB_LUT4_I1_O[18]
.sym 55669 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[15]
.sym 55671 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[18]
.sym 55674 soc.cpu.latched_is_lh_SB_LUT4_I1_O[0]
.sym 55675 soc.cpu.instr_waitirq_SB_LUT4_I2_O[3]
.sym 55677 soc.mem_rdata[31]
.sym 55679 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I0_O[3]
.sym 55683 soc.cpu.reg_next_pc_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[0]
.sym 55684 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[18]
.sym 55685 soc.cpu.reg_next_pc_SB_DFFESR_Q_11_D_SB_LUT4_O_I3[2]
.sym 55689 soc.cpu.compressed_instr_SB_LUT4_I1_O[19]
.sym 55691 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[1]
.sym 55692 soc.cpu.reg_next_pc_SB_DFFESR_Q_9_D_SB_LUT4_O_I0_SB_LUT4_O_I1[19]
.sym 55695 soc.cpu.reg_next_pc_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[0]
.sym 55696 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[20]
.sym 55697 soc.cpu.reg_next_pc_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[2]
.sym 55701 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[15]
.sym 55703 soc.cpu.reg_next_pc_SB_DFFESR_Q_14_D_SB_LUT4_O_I1[0]
.sym 55704 soc.cpu.reg_next_pc_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[0]
.sym 55707 soc.cpu.reg_next_pc_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[2]
.sym 55708 soc.cpu.compressed_instr_SB_LUT4_I1_O[19]
.sym 55709 soc.cpu.instr_waitirq_SB_LUT4_I2_O[3]
.sym 55710 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O[1]
.sym 55713 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[1]
.sym 55714 soc.cpu.reg_next_pc_SB_DFFESR_Q_9_D_SB_LUT4_O_I0_SB_LUT4_O_I1[18]
.sym 55715 soc.cpu.compressed_instr_SB_LUT4_I1_O[18]
.sym 55716 soc.cpu.instr_waitirq_SB_LUT4_I2_O[3]
.sym 55719 soc.mem_rdata[31]
.sym 55720 soc.cpu.latched_is_lh_SB_LUT4_I1_O[2]
.sym 55721 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I0_O[3]
.sym 55722 soc.cpu.latched_is_lh_SB_LUT4_I1_O[0]
.sym 55725 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O[2]
.sym 55726 soc.cpu.reg_next_pc_SB_DFFESR_Q_11_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 55727 soc.cpu.compressed_instr_SB_LUT4_I1_O[18]
.sym 55728 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O[1]
.sym 55729 soc.cpu.instr_sll_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_I3_1_O[1]_$glb_ce
.sym 55730 clk$SB_IO_IN_$glb_clk
.sym 55731 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 55732 soc.cpu.cpuregs.regs.1.0.0_RDATA_8_SB_DFFSR_Q_R
.sym 55734 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_14_I3[3]
.sym 55735 soc.cpu.cpuregs.regs.0.0.0_RDATA[3]
.sym 55736 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_16_I3[3]
.sym 55738 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_15_I3[3]
.sym 55739 soc.cpu.decoded_rs2_SB_DFFE_Q_1_D_SB_LUT4_I2_O[3]
.sym 55744 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[1]
.sym 55746 soc.cpu.mem_rdata_q[22]
.sym 55747 soc.cpu.decoded_imm_j[1]
.sym 55748 soc.mem_rdata[28]
.sym 55749 soc.cpu.decoded_imm_j[8]
.sym 55750 soc.mem_rdata[17]
.sym 55751 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1[0]
.sym 55752 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[1]
.sym 55753 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I1[2]
.sym 55754 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O[0]
.sym 55755 soc.cpu.instr_lh_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 55756 soc.cpu.decoded_imm[22]
.sym 55758 soc.cpu.reg_next_pc_SB_DFFESR_Q_29_D_SB_LUT4_O_I1[0]
.sym 55759 soc.cpu.decoded_imm[13]
.sym 55760 soc.cpu.reg_out[17]
.sym 55761 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[1]
.sym 55762 soc.cpu.decoded_imm[20]
.sym 55763 soc.cpu.cpuregs_raddr2[0]
.sym 55764 soc.cpu.reg_out[29]
.sym 55765 soc.cpu.next_pc[27]
.sym 55766 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[1]
.sym 55767 soc.cpu.decoded_rs1_SB_DFFE_Q_D_SB_LUT4_I2_O[3]
.sym 55775 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_9_I2[0]
.sym 55776 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I2[0]
.sym 55777 soc.cpu.compressed_instr_SB_LUT4_I1_O[0]
.sym 55778 soc.cpu.latched_store_SB_LUT4_I3_1_O[3]
.sym 55779 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[0]
.sym 55781 soc.cpu.reg_next_pc_SB_DFFESR_Q_29_D_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 55782 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O[1]
.sym 55783 soc.cpu.compressed_instr
.sym 55784 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_15_I3[1]
.sym 55785 soc.cpu.compressed_instr_SB_LUT4_I1_O[0]
.sym 55786 soc.cpu.reg_out[16]
.sym 55787 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_9_I2[1]
.sym 55789 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_9_I3[1]
.sym 55793 soc.cpu.reg_out[22]
.sym 55794 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I2[1]
.sym 55797 soc.cpu.decoded_imm_j[1]
.sym 55799 soc.cpu.instr_waitirq_SB_LUT4_I2_O[1]
.sym 55800 soc.cpu.instr_waitirq_SB_LUT4_I2_O[3]
.sym 55802 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[1]
.sym 55806 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[1]
.sym 55807 soc.cpu.instr_waitirq_SB_LUT4_I2_O[1]
.sym 55808 soc.cpu.instr_waitirq_SB_LUT4_I2_O[3]
.sym 55809 soc.cpu.compressed_instr_SB_LUT4_I1_O[0]
.sym 55813 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_9_I2[0]
.sym 55814 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_9_I2[1]
.sym 55819 soc.cpu.decoded_imm_j[1]
.sym 55820 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[0]
.sym 55824 soc.cpu.latched_store_SB_LUT4_I3_1_O[3]
.sym 55825 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_15_I3[1]
.sym 55827 soc.cpu.reg_out[16]
.sym 55832 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[0]
.sym 55833 soc.cpu.compressed_instr
.sym 55837 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O[1]
.sym 55838 soc.cpu.reg_next_pc_SB_DFFESR_Q_29_D_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 55839 soc.cpu.compressed_instr_SB_LUT4_I1_O[0]
.sym 55843 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I2[0]
.sym 55845 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I2[1]
.sym 55849 soc.cpu.reg_out[22]
.sym 55850 soc.cpu.latched_store_SB_LUT4_I3_1_O[3]
.sym 55851 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_9_I3[1]
.sym 55853 clk$SB_IO_IN_$glb_clk
.sym 55854 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 55855 soc.cpu.decoded_rs2_SB_DFFE_Q_D_SB_LUT4_I2_O[1]
.sym 55856 soc.cpu.decoded_imm[20]
.sym 55857 soc.cpu.decoded_rs2_SB_DFFE_Q_1_D_SB_LUT4_I2_O[2]
.sym 55858 soc.cpu.decoded_imm[31]
.sym 55859 soc.cpu.decoded_rs1_SB_DFFE_Q_1_D[2]
.sym 55860 soc.cpu.decoded_rs2_SB_DFFE_Q_1_D_SB_LUT4_I2_O_SB_LUT4_O_1_I2[1]
.sym 55861 soc.cpu.decoded_imm[22]
.sym 55862 soc.cpu.decoded_imm[15]
.sym 55867 soc.cpu.decoded_imm_j_SB_DFFE_Q_D_SB_LUT4_O_I1[1]
.sym 55868 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_I3[2]
.sym 55869 soc.cpu.compressed_instr
.sym 55870 soc.cpu.decoded_imm_j_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O[1]
.sym 55873 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 55875 soc.cpu.cpuregs.wen
.sym 55876 soc.cpu.cpuregs_waddr[3]
.sym 55878 soc.cpu.cpuregs_waddr[4]
.sym 55880 soc.cpu.decoded_rs1_SB_DFFE_Q_1_D[2]
.sym 55881 soc.cpu.cpuregs_waddr[4]
.sym 55883 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O[0]
.sym 55885 soc.cpu.decoded_imm[27]
.sym 55886 soc.cpu.decoded_imm[15]
.sym 55887 soc.cpu.decoded_imm[18]
.sym 55888 soc.cpu.decoded_rs2_SB_DFFE_Q_D_SB_LUT4_I2_O[1]
.sym 55889 soc.cpu.cpuregs_waddr[0]
.sym 55890 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[3]
.sym 55898 soc.cpu.decoder_pseudo_trigger_SB_LUT4_I2_O[0]
.sym 55899 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_6_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_I1_O[0]
.sym 55900 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I3[2]
.sym 55902 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_15_I3[3]
.sym 55903 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_15_I3[0]
.sym 55905 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_14_I3[0]
.sym 55906 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_14_I3[3]
.sym 55907 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O[0]
.sym 55908 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1[0]
.sym 55909 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_18_I2[0]
.sym 55910 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I3[1]
.sym 55912 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[1]
.sym 55914 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[3]
.sym 55915 soc.cpu.decoded_imm_j[8]
.sym 55916 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[1]
.sym 55917 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 55919 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[1]
.sym 55920 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_18_I2[3]
.sym 55921 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[1]
.sym 55925 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 55926 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[1]
.sym 55927 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[2]
.sym 55929 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 55930 soc.cpu.decoded_imm_j[8]
.sym 55931 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O[0]
.sym 55932 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[1]
.sym 55935 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 55936 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[3]
.sym 55937 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[1]
.sym 55938 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[1]
.sym 55941 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[3]
.sym 55942 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1[0]
.sym 55943 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[1]
.sym 55944 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 55948 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I3[2]
.sym 55949 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I3[1]
.sym 55950 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[1]
.sym 55953 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_15_I3[3]
.sym 55954 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_15_I3[0]
.sym 55955 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[2]
.sym 55956 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[1]
.sym 55959 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_6_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_I1_O[0]
.sym 55960 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[1]
.sym 55961 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 55962 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[3]
.sym 55965 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[2]
.sym 55966 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_14_I3[3]
.sym 55967 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_14_I3[0]
.sym 55968 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[1]
.sym 55971 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[1]
.sym 55972 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_18_I2[0]
.sym 55973 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_18_I2[3]
.sym 55974 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[2]
.sym 55975 soc.cpu.decoder_pseudo_trigger_SB_LUT4_I2_O[0]
.sym 55976 clk$SB_IO_IN_$glb_clk
.sym 55977 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_$glb_sr
.sym 55978 soc.cpu.cpuregs_raddr1[0]
.sym 55979 soc.cpu.decoded_rs1_SB_DFFE_Q_4_D_SB_LUT4_I0_O[1]
.sym 55980 soc.cpu.cpuregs_raddr1[2]
.sym 55981 soc.cpu.cpuregs_raddr2[0]
.sym 55982 soc.cpu.decoded_rs1_SB_DFFE_Q_4_D[1]
.sym 55983 soc.cpu.decoded_rs1_SB_DFFE_Q_D_SB_LUT4_I2_O[3]
.sym 55984 soc.cpu.decoded_rs1_SB_DFFE_Q_2_D[1]
.sym 55985 soc.cpu.cpuregs_raddr2[2]
.sym 55990 soc.cpu.decoded_imm[3]
.sym 55991 soc.cpu.mem_do_rinst
.sym 55992 soc.cpu.decoder_pseudo_trigger_SB_LUT4_I2_O[0]
.sym 55993 soc.cpu.decoded_imm[31]
.sym 55994 gpio_in[0]
.sym 55995 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_6_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_I1_O[0]
.sym 55996 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1[0]
.sym 55998 soc.cpu.decoder_pseudo_trigger_SB_LUT4_I2_O[0]
.sym 56000 soc.cpu.decoded_imm[16]
.sym 56002 soc.cpu.instr_retirq
.sym 56003 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 56004 soc.cpu.cpuregs.regs.0.0.1_RDATA[2]
.sym 56005 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 56006 soc.cpu.decoded_rs1_SB_DFFE_Q_1_D[2]
.sym 56007 soc.cpu.reg_out[26]
.sym 56008 soc.cpu.cpuregs_waddr[2]
.sym 56010 soc.cpu.cpuregs_waddr[1]
.sym 56011 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 56012 soc.cpu.decoded_rs1_SB_DFFE_Q_1_D[2]
.sym 56013 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[2]
.sym 56019 soc.cpu.decoded_rs1_SB_DFFE_Q_4_D_SB_LUT4_I0_O[2]
.sym 56020 soc.cpu.decoded_rs1_SB_DFFE_Q_4_D_SB_LUT4_I0_O[3]
.sym 56022 soc.cpu.decoded_rs1_SB_DFFE_Q_4_D_SB_LUT4_I0_O[0]
.sym 56023 soc.cpu.cpuregs.regs.0.0.1_RDATA_15_SB_DFFSR_Q_R
.sym 56028 soc.cpu.cpuregs_waddr[0]
.sym 56031 soc.cpu.decoded_rs1_SB_DFFE_Q_1_D[2]
.sym 56035 soc.cpu.cpuregs_raddr1[0]
.sym 56036 soc.cpu.reg_out[29]
.sym 56037 soc.cpu.cpuregs_raddr1[2]
.sym 56038 soc.cpu.cpuregs.wen
.sym 56039 soc.cpu.decoded_rs1_SB_DFFE_Q_D_SB_LUT4_I2_O[0]
.sym 56040 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_2_I3[1]
.sym 56041 soc.cpu.cpuregs_waddr[2]
.sym 56043 soc.cpu.decoded_rs1_SB_DFFE_Q_4_D[1]
.sym 56044 soc.cpu.decoded_rs1_SB_DFFE_Q_4_D_SB_LUT4_I0_O[1]
.sym 56045 soc.cpu.cpuregs_waddr[3]
.sym 56046 soc.cpu.latched_store_SB_LUT4_I3_1_O[3]
.sym 56047 soc.cpu.cpuregs_waddr[4]
.sym 56048 soc.cpu.decoded_rs1_SB_DFFE_Q_D_SB_LUT4_I2_O[3]
.sym 56049 soc.cpu.decoded_rs1_SB_DFFE_Q_2_D[1]
.sym 56052 soc.cpu.cpuregs_waddr[2]
.sym 56053 soc.cpu.decoded_rs1_SB_DFFE_Q_2_D[1]
.sym 56054 soc.cpu.cpuregs_raddr1[2]
.sym 56055 soc.cpu.decoded_rs1_SB_DFFE_Q_1_D[2]
.sym 56058 soc.cpu.cpuregs_waddr[3]
.sym 56059 soc.cpu.decoded_rs1_SB_DFFE_Q_D_SB_LUT4_I2_O[3]
.sym 56060 soc.cpu.cpuregs_waddr[4]
.sym 56061 soc.cpu.decoded_rs1_SB_DFFE_Q_D_SB_LUT4_I2_O[0]
.sym 56064 soc.cpu.decoded_rs1_SB_DFFE_Q_4_D_SB_LUT4_I0_O[2]
.sym 56065 soc.cpu.decoded_rs1_SB_DFFE_Q_4_D_SB_LUT4_I0_O[3]
.sym 56066 soc.cpu.decoded_rs1_SB_DFFE_Q_4_D_SB_LUT4_I0_O[1]
.sym 56067 soc.cpu.decoded_rs1_SB_DFFE_Q_4_D_SB_LUT4_I0_O[0]
.sym 56070 soc.cpu.decoded_rs1_SB_DFFE_Q_4_D[1]
.sym 56071 soc.cpu.cpuregs_waddr[0]
.sym 56072 soc.cpu.decoded_rs1_SB_DFFE_Q_1_D[2]
.sym 56073 soc.cpu.cpuregs_raddr1[0]
.sym 56076 soc.cpu.cpuregs_raddr1[2]
.sym 56077 soc.cpu.decoded_rs1_SB_DFFE_Q_2_D[1]
.sym 56079 soc.cpu.decoded_rs1_SB_DFFE_Q_1_D[2]
.sym 56082 soc.cpu.decoded_rs1_SB_DFFE_Q_4_D[1]
.sym 56084 soc.cpu.decoded_rs1_SB_DFFE_Q_1_D[2]
.sym 56085 soc.cpu.cpuregs_raddr1[0]
.sym 56091 soc.cpu.cpuregs.wen
.sym 56094 soc.cpu.reg_out[29]
.sym 56096 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_2_I3[1]
.sym 56097 soc.cpu.latched_store_SB_LUT4_I3_1_O[3]
.sym 56099 clk$SB_IO_IN_$glb_clk
.sym 56100 soc.cpu.cpuregs.regs.0.0.1_RDATA_15_SB_DFFSR_Q_R
.sym 56101 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_13_I3[0]
.sym 56102 soc.cpu.cpuregs.regs.0.0.1_RDATA_15_SB_LUT4_O_I3[2]
.sym 56103 soc.cpu.cpuregs_raddr1[3]
.sym 56104 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[0]
.sym 56105 soc.cpu.decoded_rs1_SB_DFFE_Q_D_SB_LUT4_I2_O[0]
.sym 56106 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[3]
.sym 56107 soc.cpu.instr_retirq
.sym 56108 soc.cpu.cpuregs.regs.0.0.1_RDATA[2]
.sym 56116 soc.cpu.decoded_rs1_SB_DFFE_Q_2_D_SB_LUT4_O_I1[3]
.sym 56119 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_14_I3[0]
.sym 56120 soc.cpu.decoded_rs1_SB_DFFE_Q_4_D_SB_LUT4_O_I1[1]
.sym 56121 soc.cpu.decoded_imm_j_SB_DFFE_Q_1_D_SB_LUT4_O_I2[0]
.sym 56123 soc.cpu.cpuregs.regs.0.0.1_RADDR_1[0]
.sym 56124 soc.cpu.cpuregs_waddr[0]
.sym 56126 soc.cpu.cpuregs_waddr[0]
.sym 56127 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O[0]
.sym 56128 soc.cpu.decoded_rs1_SB_DFFE_Q_1_D[2]
.sym 56129 soc.cpu.decoded_rs1_SB_DFFE_Q_4_D[1]
.sym 56130 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[1]
.sym 56131 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_6_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_I1_O[0]
.sym 56132 soc.cpu.cpuregs_waddr[3]
.sym 56134 soc.cpu.decoded_rd[0]
.sym 56135 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[1]
.sym 56142 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[3]
.sym 56146 soc.cpu.instr_timer_SB_DFFE_Q_D_SB_LUT4_O_I1[0]
.sym 56147 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[1]
.sym 56148 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_13_I3[3]
.sym 56150 soc.cpu.instr_timer_SB_DFFE_Q_D_SB_LUT4_O_I1[2]
.sym 56151 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 56152 soc.cpu.mem_rdata_q[19]
.sym 56154 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[1]
.sym 56155 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[1]
.sym 56157 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[3]
.sym 56160 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_22_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_I1_O[0]
.sym 56161 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[0]
.sym 56163 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[3]
.sym 56165 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 56166 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_13_I3[0]
.sym 56169 soc.cpu.decoder_pseudo_trigger_SB_LUT4_I2_O[0]
.sym 56171 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[2]
.sym 56175 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 56176 soc.cpu.mem_rdata_q[19]
.sym 56177 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[1]
.sym 56181 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[3]
.sym 56182 soc.cpu.instr_timer_SB_DFFE_Q_D_SB_LUT4_O_I1[0]
.sym 56183 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[1]
.sym 56184 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 56187 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 56188 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[3]
.sym 56189 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_22_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_I1_O[0]
.sym 56190 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[1]
.sym 56193 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[3]
.sym 56194 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 56195 soc.cpu.instr_timer_SB_DFFE_Q_D_SB_LUT4_O_I1[2]
.sym 56196 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[1]
.sym 56199 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_13_I3[3]
.sym 56200 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[1]
.sym 56201 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[2]
.sym 56202 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_13_I3[0]
.sym 56205 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[3]
.sym 56206 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[1]
.sym 56207 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 56208 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 56211 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 56213 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[3]
.sym 56214 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[1]
.sym 56217 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[1]
.sym 56218 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[3]
.sym 56219 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[0]
.sym 56220 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[2]
.sym 56221 soc.cpu.decoder_pseudo_trigger_SB_LUT4_I2_O[0]
.sym 56222 clk$SB_IO_IN_$glb_clk
.sym 56223 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_$glb_sr
.sym 56224 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_17_I3[2]
.sym 56225 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 56226 soc.cpu.cpuregs_raddr1[4]
.sym 56227 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 56228 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O[0]
.sym 56229 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[2]
.sym 56230 soc.cpu.instr_srl_SB_LUT4_I1_1_O[0]
.sym 56231 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I3[1]
.sym 56236 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[1]
.sym 56237 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 56238 soc.cpu.mem_rdata_q[19]
.sym 56239 soc.cpu.decoder_pseudo_trigger_SB_LUT4_I2_O[0]
.sym 56240 soc.cpu.instr_lh_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O[2]
.sym 56241 soc.cpu.cpuregs.regs.0.0.1_RDATA[2]
.sym 56244 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_13_I3[3]
.sym 56246 soc.cpu.instr_timer_SB_DFFE_Q_D_SB_LUT4_O_I1[2]
.sym 56247 soc.cpu.decoded_imm_j_SB_DFFE_Q_1_D_SB_LUT4_O_I2[0]
.sym 56249 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[1]
.sym 56252 soc.cpu.decoded_rs1_SB_DFFE_Q_D_SB_LUT4_I2_O[0]
.sym 56265 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[0]
.sym 56266 soc.cpu.decoded_rd[3]
.sym 56267 soc.cpu.latched_rd_SB_DFFESS_Q_E
.sym 56268 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[1]
.sym 56270 soc.cpu.decoded_rd[2]
.sym 56273 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[0]
.sym 56274 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 56277 soc.cpu.decoded_rd[1]
.sym 56278 soc.cpu.decoded_rd[4]
.sym 56279 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O[2]
.sym 56280 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 56281 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 56285 soc.cpu.cpu_state[3]
.sym 56286 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[2]
.sym 56288 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I3[1]
.sym 56291 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_6_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_I1_O[0]
.sym 56293 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I3[2]
.sym 56294 soc.cpu.decoded_rd[0]
.sym 56298 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 56299 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I3[2]
.sym 56301 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I3[1]
.sym 56304 soc.cpu.decoded_rd[3]
.sym 56306 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O[2]
.sym 56307 soc.cpu.cpu_state[3]
.sym 56310 soc.cpu.cpu_state[3]
.sym 56312 soc.cpu.decoded_rd[4]
.sym 56313 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O[2]
.sym 56316 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O[2]
.sym 56317 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[0]
.sym 56318 soc.cpu.decoded_rd[2]
.sym 56319 soc.cpu.cpu_state[3]
.sym 56322 soc.cpu.cpu_state[3]
.sym 56323 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O[2]
.sym 56324 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[0]
.sym 56325 soc.cpu.decoded_rd[1]
.sym 56328 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_6_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_I1_O[0]
.sym 56329 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 56334 soc.cpu.cpu_state[3]
.sym 56335 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[0]
.sym 56336 soc.cpu.decoded_rd[0]
.sym 56337 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O[2]
.sym 56340 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[2]
.sym 56341 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 56342 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[1]
.sym 56343 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 56344 soc.cpu.latched_rd_SB_DFFESS_Q_E
.sym 56345 clk$SB_IO_IN_$glb_clk
.sym 56346 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 56360 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 56361 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[3]
.sym 56362 soc.cpu.is_alu_reg_reg
.sym 56364 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[1]
.sym 56365 soc.cpu.instr_lh_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 56366 soc.cpu.decoded_rd[4]
.sym 56367 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_17_I3[1]
.sym 56369 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[0]
.sym 56370 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1[2]
.sym 56372 soc.cpu.cpuregs_waddr[4]
.sym 56380 soc.cpu.cpuregs_waddr[0]
.sym 56481 soc.cpu.decoded_rd[3]
.sym 56511 SEG[1]$SB_IO_OUT
.sym 56514 soc.cpu.instr_sll_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_I3_1_O[1]
.sym 56515 $PACKER_GND_NET
.sym 56518 SEG[1]$SB_IO_OUT
.sym 56526 $PACKER_GND_NET
.sym 56529 SEG[1]$SB_IO_OUT
.sym 56536 soc.cpu.instr_sll_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_I3_1_O[1]
.sym 56571 soc.simpleuart.recv_state[2]
.sym 56572 soc.simpleuart.recv_state[3]
.sym 56573 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_I3[0]
.sym 56574 soc.simpleuart.recv_state[1]
.sym 56575 UART_RX_SB_LUT4_I1_I2[0]
.sym 56576 soc.simpleuart.recv_state[0]
.sym 56697 soc.simpleuart.recv_pattern[3]
.sym 56698 soc.simpleuart.recv_pattern[2]
.sym 56699 soc.simpleuart.recv_pattern[4]
.sym 56700 soc.simpleuart.recv_pattern[7]
.sym 56701 soc.simpleuart.recv_pattern[0]
.sym 56702 soc.simpleuart.recv_pattern[6]
.sym 56703 soc.simpleuart.recv_pattern[1]
.sym 56704 soc.simpleuart.recv_pattern[5]
.sym 56709 iomem_wdata[4]
.sym 56710 iomem_wdata[18]
.sym 56712 iomem_wdata[21]
.sym 56713 iomem_wdata[19]
.sym 56714 iomem_wdata[25]
.sym 56716 DBG[0]$SB_IO_OUT
.sym 56718 DBG[2]$SB_IO_OUT
.sym 56719 iomem_wdata[17]
.sym 56720 iomem_wdata[27]
.sym 56733 UART_TX$SB_IO_OUT
.sym 56737 soc.simpleuart.recv_pattern[6]
.sym 56738 soc.spimemio.softreset_SB_DFFSS_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O[0]
.sym 56742 UART_RX_SB_LUT4_I1_I2[0]
.sym 56745 soc.simpleuart.recv_state[0]
.sym 56751 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_I2[31]
.sym 56753 soc.simpleuart.recv_pattern_SB_DFFESR_Q_E
.sym 56757 UART_RX_SB_LUT4_I1_I0[3]
.sym 56760 UART_RX_SB_LUT4_I1_I2[0]
.sym 56761 iomem_wdata[7]
.sym 56856 soc.spimemio.softreset_SB_DFFSS_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O[0]
.sym 56857 UART_RX_SB_LUT4_I1_I0[2]
.sym 56859 soc.simpleuart.recv_buf_data[3]
.sym 56860 UART_RX_SB_LUT4_I1_O
.sym 56862 UART_RX_SB_LUT4_I1_I0[0]
.sym 56863 soc.simpleuart.recv_pattern_SB_DFFESR_Q_E
.sym 56865 iomem_addr[8]
.sym 56866 iomem_addr[8]
.sym 56868 iomem_wdata[27]
.sym 56869 soc.spimemio.dout_data[7]
.sym 56871 iomem_wdata[3]
.sym 56872 soc.spimemio.xfer_resetn_SB_LUT4_I3_O[2]
.sym 56877 soc.spimemio.rd_valid_SB_LUT4_I3_2_O_SB_LUT4_I2_O_SB_LUT4_I0_O[2]
.sym 56880 soc.spimemio.valid_SB_LUT4_O_I0_SB_LUT4_I3_O[0]
.sym 56883 soc.simpleuart.cfg_divider_SB_DFFESS_Q_E
.sym 56884 soc.simpleuart.recv_pattern[0]
.sym 56885 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_O_1_I3[2]
.sym 56886 soc.simpleuart_reg_div_do[3]
.sym 56887 soc.spimemio.din_valid_SB_DFFSR_Q_D_SB_LUT4_O_I2[2]
.sym 56888 flash_clk_SB_LUT4_I1_I2_SB_LUT4_O_I2[1]
.sym 56890 soc.simpleuart.recv_buf_data_SB_DFFESR_Q_E
.sym 56891 soc.simpleuart_reg_div_do[0]
.sym 56899 soc.simpleuart.cfg_divider_SB_DFFESS_Q_E
.sym 56901 iomem_wdata[3]
.sym 56904 iomem_wdata[2]
.sym 56912 iomem_wdata[4]
.sym 56922 soc.simpleuart.recv_divcnt[1]
.sym 56926 iomem_wdata[7]
.sym 56930 iomem_wdata[4]
.sym 56949 iomem_wdata[7]
.sym 56956 soc.simpleuart.recv_divcnt[1]
.sym 56962 iomem_wdata[2]
.sym 56973 iomem_wdata[3]
.sym 56976 soc.simpleuart.cfg_divider_SB_DFFESS_Q_E
.sym 56977 clk$SB_IO_IN_$glb_clk
.sym 56978 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 56979 UART_RX_SB_LUT4_I1_I2_SB_LUT4_I3_O[0]
.sym 56980 soc.spimemio.din_valid
.sym 56984 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_I1_SB_CARRY_CO_I1[14]
.sym 56992 iomem_addr[10]
.sym 57004 soc.spimemio.rd_wait_SB_LUT4_I1_O[3]
.sym 57006 soc.simpleuart_reg_div_do[7]
.sym 57007 soc.spimemio.xfer.flash_io3_di_SB_LUT4_I1_O_SB_LUT4_O_1_I3[2]
.sym 57010 soc.simpleuart.recv_pattern[6]
.sym 57020 flash_clk_SB_LUT4_I1_I2_SB_LUT4_O_I2[1]
.sym 57023 soc.simpleuart_reg_div_do[7]
.sym 57025 soc.simpleuart_reg_div_do[2]
.sym 57032 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_I1_SB_CARRY_CO_I1[1]
.sym 57035 soc.simpleuart_reg_div_do[3]
.sym 57037 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_I1_SB_CARRY_CO_I1[6]
.sym 57038 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_I1_SB_CARRY_CO_I1[5]
.sym 57040 soc.simpleuart_reg_div_do[1]
.sym 57042 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_I1_SB_CARRY_CO_I1[2]
.sym 57043 flash_csb_SB_LUT4_I1_I2_SB_LUT4_O_I2[1]
.sym 57044 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_I1_SB_CARRY_CO_I1[4]
.sym 57045 soc.simpleuart_reg_div_do[6]
.sym 57046 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_I1_SB_CARRY_CO_I1[3]
.sym 57047 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_I1_SB_CARRY_CO_I1[7]
.sym 57050 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_I1_SB_CARRY_CO_I1[0]
.sym 57051 soc.simpleuart_reg_div_do[0]
.sym 57052 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_I2[0]
.sym 57054 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_I1_SB_CARRY_CO_I1[0]
.sym 57055 soc.simpleuart_reg_div_do[0]
.sym 57058 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_I2[1]
.sym 57060 soc.simpleuart_reg_div_do[1]
.sym 57061 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_I1_SB_CARRY_CO_I1[1]
.sym 57064 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_I2[2]
.sym 57066 soc.simpleuart_reg_div_do[2]
.sym 57067 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_I1_SB_CARRY_CO_I1[2]
.sym 57070 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_I2[3]
.sym 57072 soc.simpleuart_reg_div_do[3]
.sym 57073 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_I1_SB_CARRY_CO_I1[3]
.sym 57076 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_I2[4]
.sym 57078 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_I1_SB_CARRY_CO_I1[4]
.sym 57079 flash_clk_SB_LUT4_I1_I2_SB_LUT4_O_I2[1]
.sym 57082 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_I2[5]
.sym 57084 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_I1_SB_CARRY_CO_I1[5]
.sym 57085 flash_csb_SB_LUT4_I1_I2_SB_LUT4_O_I2[1]
.sym 57088 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_I2[6]
.sym 57090 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_I1_SB_CARRY_CO_I1[6]
.sym 57091 soc.simpleuart_reg_div_do[6]
.sym 57094 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_I2[7]
.sym 57096 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_I1_SB_CARRY_CO_I1[7]
.sym 57097 soc.simpleuart_reg_div_do[7]
.sym 57102 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_I1_SB_CARRY_CO_I1[13]
.sym 57103 soc.simpleuart_reg_div_do[6]
.sym 57104 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_I1_SB_CARRY_CO_I1[12]
.sym 57105 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_I1_SB_CARRY_CO_I1[9]
.sym 57106 soc.simpleuart_reg_div_do[1]
.sym 57107 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_I1_SB_CARRY_CO_I1[10]
.sym 57108 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_I1_SB_CARRY_CO_I1[11]
.sym 57109 flash_csb_SB_LUT4_I1_I2_SB_LUT4_O_I2[1]
.sym 57113 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[21]
.sym 57114 soc.spimemio.config_qspi_SB_LUT4_I0_O[1]
.sym 57116 soc.spimemio.config_cont_SB_LUT4_I1_O[1]
.sym 57119 iomem_wdata[0]
.sym 57120 iomem_wdata[2]
.sym 57121 UART_RX_SB_LUT4_I1_I2_SB_LUT4_I3_O[0]
.sym 57125 iomem_wdata[2]
.sym 57127 soc.simpleuart.recv_buf_data[3]
.sym 57128 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_I1[30]
.sym 57129 soc.simpleuart_reg_div_do[10]
.sym 57130 $PACKER_VCC_NET
.sym 57133 soc.spimemio.din_ddr_SB_LUT4_I0_I3[0]
.sym 57134 soc.simpleuart.cfg_divider_SB_DFFESR_Q_E
.sym 57135 soc.spimemio.rd_wait_SB_DFFESR_Q_E
.sym 57136 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 57138 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_I2[7]
.sym 57144 soc.simpleuart_reg_div_do[8]
.sym 57145 soc.simpleuart_reg_div_do[10]
.sym 57146 soc.simpleuart_reg_div_do[12]
.sym 57148 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_I1_SB_CARRY_CO_I1[14]
.sym 57150 soc.simpleuart_reg_div_do[11]
.sym 57152 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_I1_SB_CARRY_CO_I1[11]
.sym 57159 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_I1_SB_CARRY_CO_I1[13]
.sym 57160 soc.simpleuart_reg_div_do[15]
.sym 57161 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_I1_SB_CARRY_CO_I1[12]
.sym 57162 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_I1_SB_CARRY_CO_I1[9]
.sym 57164 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_I1_SB_CARRY_CO_I1[10]
.sym 57165 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_I1_SB_CARRY_CO_I1[15]
.sym 57166 soc.simpleuart_reg_div_do[13]
.sym 57170 soc.simpleuart_reg_div_do[9]
.sym 57172 soc.simpleuart_reg_div_do[14]
.sym 57174 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_I1_SB_CARRY_CO_I1[8]
.sym 57175 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_I2[8]
.sym 57177 soc.simpleuart_reg_div_do[8]
.sym 57178 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_I1_SB_CARRY_CO_I1[8]
.sym 57181 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_I2[9]
.sym 57183 soc.simpleuart_reg_div_do[9]
.sym 57184 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_I1_SB_CARRY_CO_I1[9]
.sym 57187 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_I2[10]
.sym 57189 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_I1_SB_CARRY_CO_I1[10]
.sym 57190 soc.simpleuart_reg_div_do[10]
.sym 57193 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_I2[11]
.sym 57195 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_I1_SB_CARRY_CO_I1[11]
.sym 57196 soc.simpleuart_reg_div_do[11]
.sym 57199 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_I2[12]
.sym 57201 soc.simpleuart_reg_div_do[12]
.sym 57202 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_I1_SB_CARRY_CO_I1[12]
.sym 57205 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_I2[13]
.sym 57207 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_I1_SB_CARRY_CO_I1[13]
.sym 57208 soc.simpleuart_reg_div_do[13]
.sym 57211 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_I2[14]
.sym 57213 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_I1_SB_CARRY_CO_I1[14]
.sym 57214 soc.simpleuart_reg_div_do[14]
.sym 57217 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_I2[15]
.sym 57219 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_I1_SB_CARRY_CO_I1[15]
.sym 57220 soc.simpleuart_reg_div_do[15]
.sym 57225 soc.spimemio.rd_inc
.sym 57226 soc.spimemio.rd_inc_SB_DFFESR_Q_E
.sym 57227 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_I1_SB_CARRY_CO_I1[16]
.sym 57228 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_I1_SB_CARRY_CO_I1[17]
.sym 57229 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_I1_SB_CARRY_CO_I1[18]
.sym 57230 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_I1_SB_CARRY_CO_I1[19]
.sym 57231 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_I1_SB_CARRY_CO_I1[15]
.sym 57232 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_I1_SB_CARRY_CO_I1[23]
.sym 57235 soc.simpleuart_reg_div_do[24]
.sym 57236 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[26]
.sym 57237 iomem_wdata[5]
.sym 57240 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_I1_SB_CARRY_CO_I1[9]
.sym 57242 soc.spimemio.config_qspi_SB_LUT4_I0_O[2]
.sym 57244 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_I1_SB_CARRY_CO_I1[13]
.sym 57245 flash_clk_SB_LUT4_I1_O[0]
.sym 57246 soc.simpleuart_reg_div_do[6]
.sym 57248 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_I1_SB_CARRY_CO_I1[12]
.sym 57249 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_I2[31]
.sym 57250 UART_RX_SB_LUT4_I1_I2[0]
.sym 57252 iomem_wdata[7]
.sym 57253 soc.simpleuart_reg_div_do[22]
.sym 57254 soc.simpleuart.cfg_divider_SB_DFFESR_Q_E
.sym 57255 soc.simpleuart_reg_div_do[27]
.sym 57256 soc.spimemio.rd_inc_SB_DFFESR_Q_R[1]
.sym 57257 soc.simpleuart_reg_div_do[26]
.sym 57258 UART_RX_SB_LUT4_I1_I0[3]
.sym 57259 flash_csb_SB_LUT4_I1_I2_SB_LUT4_O_I2[1]
.sym 57261 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_I2[15]
.sym 57269 soc.simpleuart_reg_div_do[20]
.sym 57271 soc.simpleuart_reg_div_do[22]
.sym 57276 soc.simpleuart_reg_div_do[23]
.sym 57277 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_I1_SB_CARRY_CO_I1[23]
.sym 57282 soc.simpleuart_reg_div_do[16]
.sym 57284 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_I1_SB_CARRY_CO_I1[21]
.sym 57285 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_I1_SB_CARRY_CO_I1[17]
.sym 57287 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_I1_SB_CARRY_CO_I1[19]
.sym 57288 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_I1_SB_CARRY_CO_I1[22]
.sym 57290 soc.simpleuart_reg_div_do[21]
.sym 57291 soc.simpleuart_reg_div_do[18]
.sym 57292 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_I1_SB_CARRY_CO_I1[16]
.sym 57293 soc.simpleuart_reg_div_do[19]
.sym 57294 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_I1_SB_CARRY_CO_I1[18]
.sym 57295 soc.simpleuart_reg_div_do[17]
.sym 57297 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_I1_SB_CARRY_CO_I1[20]
.sym 57298 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_I2[16]
.sym 57300 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_I1_SB_CARRY_CO_I1[16]
.sym 57301 soc.simpleuart_reg_div_do[16]
.sym 57304 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_I2[17]
.sym 57306 soc.simpleuart_reg_div_do[17]
.sym 57307 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_I1_SB_CARRY_CO_I1[17]
.sym 57310 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_I2[18]
.sym 57312 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_I1_SB_CARRY_CO_I1[18]
.sym 57313 soc.simpleuart_reg_div_do[18]
.sym 57316 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_I2[19]
.sym 57318 soc.simpleuart_reg_div_do[19]
.sym 57319 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_I1_SB_CARRY_CO_I1[19]
.sym 57322 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_I2[20]
.sym 57324 soc.simpleuart_reg_div_do[20]
.sym 57325 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_I1_SB_CARRY_CO_I1[20]
.sym 57328 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_I2[21]
.sym 57330 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_I1_SB_CARRY_CO_I1[21]
.sym 57331 soc.simpleuart_reg_div_do[21]
.sym 57334 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_I2[22]
.sym 57336 soc.simpleuart_reg_div_do[22]
.sym 57337 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_I1_SB_CARRY_CO_I1[22]
.sym 57340 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_I2[23]
.sym 57342 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_I1_SB_CARRY_CO_I1[23]
.sym 57343 soc.simpleuart_reg_div_do[23]
.sym 57348 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_I1_SB_CARRY_CO_I1[28]
.sym 57349 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_I1_SB_CARRY_CO_I1[31]
.sym 57350 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_I1_SB_CARRY_CO_I1[21]
.sym 57351 soc.spimemio.rd_wait
.sym 57352 soc.spimemio.rd_wait_SB_DFFESR_Q_E
.sym 57353 soc.spimemio.xfer.flash_io3_di_SB_LUT4_I1_I2_SB_LUT4_O_I2[2]
.sym 57354 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_I1_SB_CARRY_CO_I1[22]
.sym 57355 flash_csb_SB_LUT4_I1_I2_SB_LUT4_O_I2[2]
.sym 57358 soc.cpu.alu_out_SB_LUT4_O_21_I2_SB_LUT4_O_I3[1]
.sym 57363 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_I1_SB_CARRY_CO_I1[17]
.sym 57365 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_I1_SB_CARRY_CO_I1[23]
.sym 57367 soc.spimemio.rd_inc
.sym 57370 soc.simpleuart.recv_divcnt[15]
.sym 57372 soc.simpleuart.recv_pattern[0]
.sym 57374 soc.simpleuart.recv_buf_data_SB_DFFESR_Q_E
.sym 57375 soc.simpleuart_reg_div_do[0]
.sym 57376 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_I1_SB_CARRY_CO_I1[25]
.sym 57377 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_O_1_I3[2]
.sym 57378 soc.simpleuart_reg_div_do[3]
.sym 57379 soc.simpleuart.cfg_divider_SB_DFFESS_Q_E
.sym 57380 UART_RX_SB_LUT4_I1_I0[3]
.sym 57381 iomem_wdata[22]
.sym 57382 soc.simpleuart_reg_div_do[29]
.sym 57383 soc.spimemio.valid_SB_LUT4_O_I0_SB_LUT4_I3_O[0]
.sym 57384 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_I2[23]
.sym 57389 soc.simpleuart_reg_div_do[29]
.sym 57392 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_I1_SB_CARRY_CO_I1[29]
.sym 57393 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_I1_SB_CARRY_CO_I1[27]
.sym 57394 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_I1_SB_CARRY_CO_I1[25]
.sym 57395 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_I1_SB_CARRY_CO_I1[30]
.sym 57400 soc.simpleuart_reg_div_do[31]
.sym 57401 soc.simpleuart_reg_div_do[30]
.sym 57402 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_I1_SB_CARRY_CO_I1[26]
.sym 57403 soc.simpleuart_reg_div_do[28]
.sym 57404 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_I1_SB_CARRY_CO_I1[24]
.sym 57405 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_I1_SB_CARRY_CO_I1[28]
.sym 57406 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_I1_SB_CARRY_CO_I1[31]
.sym 57410 soc.simpleuart_reg_div_do[24]
.sym 57411 soc.simpleuart_reg_div_do[25]
.sym 57415 soc.simpleuart_reg_div_do[27]
.sym 57417 soc.simpleuart_reg_div_do[26]
.sym 57421 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_I2[24]
.sym 57423 soc.simpleuart_reg_div_do[24]
.sym 57424 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_I1_SB_CARRY_CO_I1[24]
.sym 57427 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_I2[25]
.sym 57429 soc.simpleuart_reg_div_do[25]
.sym 57430 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_I1_SB_CARRY_CO_I1[25]
.sym 57433 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_I2[26]
.sym 57435 soc.simpleuart_reg_div_do[26]
.sym 57436 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_I1_SB_CARRY_CO_I1[26]
.sym 57439 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_I2[27]
.sym 57441 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_I1_SB_CARRY_CO_I1[27]
.sym 57442 soc.simpleuart_reg_div_do[27]
.sym 57445 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_I2[28]
.sym 57447 soc.simpleuart_reg_div_do[28]
.sym 57448 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_I1_SB_CARRY_CO_I1[28]
.sym 57451 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_I2[29]
.sym 57453 soc.simpleuart_reg_div_do[29]
.sym 57454 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_I1_SB_CARRY_CO_I1[29]
.sym 57457 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_I2[30]
.sym 57459 soc.simpleuart_reg_div_do[30]
.sym 57460 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_I1_SB_CARRY_CO_I1[30]
.sym 57463 $nextpnr_ICESTORM_LC_57$I3
.sym 57465 soc.simpleuart_reg_div_do[31]
.sym 57466 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_I1_SB_CARRY_CO_I1[31]
.sym 57471 flash_csb_SB_LUT4_I1_I2[2]
.sym 57473 soc.simpleuart.cfg_divider_SB_DFFESR_Q_E
.sym 57474 soc.spimemio.xfer.flash_io3_di_SB_LUT4_I1_I2[2]
.sym 57475 soc.spimemio.softreset_SB_DFFSS_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O[2]
.sym 57476 soc.spimemio.xfer.flash_io2_di_SB_LUT4_I1_I2_SB_LUT4_O_I2[2]
.sym 57477 flash_csb_SB_LUT4_I1_I2_SB_LUT4_O_I3[0]
.sym 57478 soc.simpleuart.recv_buf_data_SB_DFFESR_Q_E
.sym 57481 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[14]
.sym 57483 soc.spimemio.config_qspi_SB_LUT4_I2_1_O[2]
.sym 57484 iomem_wdata[19]
.sym 57485 flash_clk_SB_LUT4_I1_I2[3]
.sym 57488 soc.simpleuart.recv_divcnt[28]
.sym 57491 soc.simpleuart.recv_divcnt[22]
.sym 57493 flash_csb_SB_LUT4_I1_O_SB_LUT4_O_1_I3[1]
.sym 57495 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_I1_SB_CARRY_CO_I1[21]
.sym 57497 soc.cpu.decoded_imm[0]
.sym 57498 soc.simpleuart_reg_div_do[7]
.sym 57499 soc.spimemio.xfer.flash_io3_di_SB_LUT4_I1_O_SB_LUT4_O_1_I3[2]
.sym 57500 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I0_O[0]
.sym 57501 soc.simpleuart.recv_divcnt[21]
.sym 57502 soc.simpleuart.recv_pattern[6]
.sym 57503 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[9]
.sym 57506 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[8]
.sym 57507 $nextpnr_ICESTORM_LC_57$I3
.sym 57514 soc.simpleuart.cfg_divider_SB_DFFESR_Q_9_E
.sym 57528 soc.simpleuart.recv_divcnt[8]
.sym 57533 soc.simpleuart.recv_divcnt[29]
.sym 57534 soc.simpleuart.recv_divcnt[30]
.sym 57536 soc.simpleuart.recv_divcnt[24]
.sym 57538 soc.simpleuart.recv_divcnt[26]
.sym 57539 soc.simpleuart.recv_divcnt[27]
.sym 57541 iomem_wdata[22]
.sym 57548 $nextpnr_ICESTORM_LC_57$I3
.sym 57554 soc.simpleuart.recv_divcnt[8]
.sym 57557 iomem_wdata[22]
.sym 57563 soc.simpleuart.recv_divcnt[29]
.sym 57569 soc.simpleuart.recv_divcnt[27]
.sym 57577 soc.simpleuart.recv_divcnt[26]
.sym 57583 soc.simpleuart.recv_divcnt[30]
.sym 57587 soc.simpleuart.recv_divcnt[24]
.sym 57591 soc.simpleuart.cfg_divider_SB_DFFESR_Q_9_E
.sym 57592 clk$SB_IO_IN_$glb_clk
.sym 57593 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 57594 soc.simpleuart.cfg_divider_SB_DFFESR_Q_9_E
.sym 57597 soc.simpleuart.cfg_divider_SB_DFFESS_Q_E
.sym 57598 soc.spimemio.xfer.flash_io0_di_SB_LUT4_I1_1_I2[2]
.sym 57599 soc.spimemio.xfer.flash_io0_di_SB_LUT4_I1_1_I2_SB_LUT4_O_I2[2]
.sym 57600 soc.simpleuart.recv_buf_data[0]
.sym 57604 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[27]
.sym 57607 flash_io0_oe_SB_LUT4_I1_O[0]
.sym 57608 iomem_wdata[20]
.sym 57611 $PACKER_GND_NET
.sym 57618 soc.simpleuart.cfg_divider_SB_DFFESR_Q_E
.sym 57619 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_I1[30]
.sym 57620 soc.simpleuart_reg_div_do[14]
.sym 57621 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 57622 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[11]
.sym 57623 iomem_addr[22]
.sym 57625 soc.simpleuart_reg_div_do[15]
.sym 57626 soc.simpleuart_reg_div_do[9]
.sym 57627 $PACKER_VCC_NET
.sym 57628 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[15]
.sym 57629 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[10]
.sym 57639 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[5]
.sym 57643 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[4]
.sym 57647 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[7]
.sym 57652 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[2]
.sym 57654 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3[0]
.sym 57655 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[1]
.sym 57662 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[6]
.sym 57666 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[3]
.sym 57667 $nextpnr_ICESTORM_LC_53$O
.sym 57669 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3[0]
.sym 57673 soc.memory.cs_0_SB_CARRY_I1_CO[2]
.sym 57675 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[1]
.sym 57679 soc.memory.cs_0_SB_CARRY_I1_CO[3]
.sym 57681 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[2]
.sym 57685 soc.memory.cs_0_SB_CARRY_I1_CO[4]
.sym 57687 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[3]
.sym 57691 soc.memory.cs_0_SB_CARRY_I1_CO[5]
.sym 57693 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[4]
.sym 57697 soc.memory.cs_0_SB_CARRY_I1_CO[6]
.sym 57699 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[5]
.sym 57703 soc.memory.cs_0_SB_CARRY_I1_CO[7]
.sym 57706 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[6]
.sym 57709 soc.memory.cs_0_SB_CARRY_I1_CO[8]
.sym 57712 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[7]
.sym 57717 soc.simpleuart.recv_buf_data[6]
.sym 57718 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[2]
.sym 57720 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3[0]
.sym 57723 soc.cpu.mem_rdata_latched_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0[0]
.sym 57724 soc.simpleuart.recv_buf_data[7]
.sym 57729 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[4]
.sym 57733 soc.spimemio_cfgreg_do[22]
.sym 57734 iomem_addr[6]
.sym 57735 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[7]
.sym 57736 soc.simpleuart.cfg_divider_SB_DFFESR_Q_9_E
.sym 57738 iomem_addr[8]
.sym 57739 iomem_wdata[17]
.sym 57740 iomem_addr[23]
.sym 57741 $PACKER_VCC_NET
.sym 57742 soc.simpleuart_reg_div_do[26]
.sym 57743 soc.simpleuart_reg_div_do[24]
.sym 57744 iomem_wdata[7]
.sym 57745 UART_RX_SB_LUT4_I1_I0[3]
.sym 57746 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_21_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 57747 soc.simpleuart_reg_div_do[10]
.sym 57748 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[6]
.sym 57749 soc.simpleuart_reg_div_do[26]
.sym 57750 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[16]
.sym 57751 soc.simpleuart_reg_div_do[27]
.sym 57752 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[3]
.sym 57753 soc.memory.cs_0_SB_CARRY_I1_CO[8]
.sym 57759 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[13]
.sym 57771 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[12]
.sym 57775 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[9]
.sym 57776 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[8]
.sym 57782 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[11]
.sym 57784 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[14]
.sym 57787 $PACKER_VCC_NET
.sym 57788 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[15]
.sym 57789 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[10]
.sym 57790 soc.memory.cs_0_SB_CARRY_I1_CO[9]
.sym 57793 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[8]
.sym 57796 soc.memory.cs_0_SB_CARRY_I1_CO[10]
.sym 57799 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[9]
.sym 57802 soc.memory.cs_0_SB_CARRY_I1_CO[11]
.sym 57805 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[10]
.sym 57808 soc.memory.cs_0_SB_CARRY_I1_CO[12]
.sym 57810 $PACKER_VCC_NET
.sym 57811 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[11]
.sym 57814 soc.memory.cs_0_SB_CARRY_I1_CO[13]
.sym 57817 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[12]
.sym 57820 soc.memory.cs_0_SB_CARRY_I1_CO[14]
.sym 57823 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[13]
.sym 57826 soc.memory.cs_0_SB_CARRY_I1_CO[15]
.sym 57828 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[14]
.sym 57832 soc.memory.cs_0_SB_CARRY_I1_CO[16]
.sym 57835 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[15]
.sym 57840 soc.cpu.mem_rdata_SB_LUT4_O_15_I0_SB_LUT4_O_1_I2[2]
.sym 57841 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 57842 flash_io2_oe_SB_LUT4_I0_I3[2]
.sym 57843 soc.cpu.mem_rdata_latched_SB_LUT4_O_2_I0_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 57844 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 57845 soc.cpu.mem_rdata_latched_SB_LUT4_O_2_I0_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 57846 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_21_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 57847 iomem_addr[2]
.sym 57850 soc.cpu.cpuregs_raddr2[2]
.sym 57852 soc.simpleuart_reg_div_do[12]
.sym 57853 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[13]
.sym 57855 flash_csb_SB_LUT4_I1_O_SB_LUT4_O_1_I3[1]
.sym 57858 soc.simpleuart_reg_div_do[11]
.sym 57859 flash_csb_SB_LUT4_I1_O_SB_LUT4_O_1_I3[1]
.sym 57862 iomem_wdata[3]
.sym 57864 UART_RX_SB_LUT4_I1_I0[3]
.sym 57866 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[29]
.sym 57867 soc.spimemio.valid_SB_LUT4_O_I0_SB_LUT4_I3_O[0]
.sym 57868 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[28]
.sym 57869 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_O_1_I3[2]
.sym 57870 iomem_addr[5]
.sym 57872 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[1]
.sym 57873 soc.simpleuart_reg_div_do[29]
.sym 57874 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[25]
.sym 57875 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 57876 soc.memory.cs_0_SB_CARRY_I1_CO[16]
.sym 57890 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[17]
.sym 57892 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[22]
.sym 57895 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[18]
.sym 57900 iomem_ready_SB_LUT4_I3_I1[0]
.sym 57902 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[20]
.sym 57908 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[21]
.sym 57910 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[16]
.sym 57911 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[19]
.sym 57913 soc.memory.cs_0_SB_CARRY_I1_CO[17]
.sym 57916 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[16]
.sym 57919 soc.memory.cs_0_SB_CARRY_I1_CO[18]
.sym 57921 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[17]
.sym 57925 soc.memory.cs_0_SB_CARRY_I1_CO[19]
.sym 57927 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[18]
.sym 57931 soc.memory.cs_0_SB_CARRY_I1_CO[20]
.sym 57934 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[19]
.sym 57937 soc.memory.cs_0_SB_CARRY_I1_CO[21]
.sym 57939 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[20]
.sym 57943 soc.memory.cs_0_SB_CARRY_I1_CO[22]
.sym 57945 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[21]
.sym 57949 soc.memory.cs_0_SB_CARRY_I1_CO[23]
.sym 57952 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[22]
.sym 57955 soc.memory.cs_0_SB_CARRY_I1_CO[24]
.sym 57958 iomem_ready_SB_LUT4_I3_I1[0]
.sym 57963 soc.spimemio.config_qspi_SB_LUT4_I2_3_O_SB_LUT4_O_I2_SB_LUT4_O_I2[3]
.sym 57964 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_LUT4_I3_O[3]
.sym 57965 soc.simpleuart.send_dummy_SB_LUT4_I1_O_SB_LUT4_O_2_I3[3]
.sym 57966 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[6]
.sym 57967 soc.simpleuart.send_dummy_SB_LUT4_I1_O_SB_LUT4_O_2_I0[1]
.sym 57968 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[3]
.sym 57969 soc.spimemio.config_qspi_SB_LUT4_I2_3_O_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 57970 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_I3_O[0]
.sym 57975 iomem_addr[21]
.sym 57976 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[17]
.sym 57977 soc.cpu.mem_rdata_SB_LUT4_O_15_I0[0]
.sym 57978 iomem_addr[18]
.sym 57979 iomem_addr[10]
.sym 57980 iomem_addr[2]
.sym 57981 iomem_addr[18]
.sym 57983 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[18]
.sym 57984 soc.simpleuart_reg_div_do[22]
.sym 57985 soc.cpu.mem_rdata_latched_SB_LUT4_O_2_I0_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1[2]
.sym 57986 iomem_addr[15]
.sym 57987 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[9]
.sym 57988 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I0_O[0]
.sym 57989 soc.spimemio.xfer.flash_io3_di_SB_LUT4_I1_O_SB_LUT4_I0_O[1]
.sym 57990 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[8]
.sym 57991 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_I2_O[0]
.sym 57992 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_29_I1[0]
.sym 57993 soc.cpu.decoded_imm[0]
.sym 57994 soc.cpu.mem_wstrb_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I2_O
.sym 57995 iomem_addr[4]
.sym 57996 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[2]
.sym 57997 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_29_I1[2]
.sym 57998 soc.simpleuart_reg_div_do[7]
.sym 57999 soc.memory.cs_0_SB_CARRY_I1_CO[24]
.sym 58009 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_I2_O[1]
.sym 58013 $PACKER_VCC_NET
.sym 58015 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[24]
.sym 58021 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[27]
.sym 58025 soc.cpu.last_mem_valid_SB_DFFSR_Q_D[1]
.sym 58026 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[29]
.sym 58028 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[28]
.sym 58031 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[26]
.sym 58034 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[25]
.sym 58036 soc.memory.cs_0_SB_CARRY_I1_CO[25]
.sym 58039 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[24]
.sym 58042 soc.memory.cs_0_SB_CARRY_I1_CO[26]
.sym 58045 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[25]
.sym 58048 soc.memory.cs_0_SB_CARRY_I1_CO[27]
.sym 58051 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[26]
.sym 58054 soc.memory.cs_0_SB_CARRY_I1_CO[28]
.sym 58057 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[27]
.sym 58060 soc.memory.cs_0_SB_CARRY_I1_CO[29]
.sym 58062 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[28]
.sym 58066 $nextpnr_ICESTORM_LC_54$I3
.sym 58068 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[29]
.sym 58072 $nextpnr_ICESTORM_LC_54$COUT
.sym 58075 $PACKER_VCC_NET
.sym 58076 $nextpnr_ICESTORM_LC_54$I3
.sym 58079 soc.cpu.last_mem_valid_SB_DFFSR_Q_D[1]
.sym 58081 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_I2_O[1]
.sym 58082 $nextpnr_ICESTORM_LC_54$COUT
.sym 58098 soc.simpleuart_reg_div_do[28]
.sym 58099 iomem_addr[16]
.sym 58100 soc.simpleuart_reg_div_do[30]
.sym 58102 iomem_addr[13]
.sym 58103 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[24]
.sym 58105 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_LUT4_I3_O[0]
.sym 58107 iomem_addr[13]
.sym 58109 iomem_addr[15]
.sym 58110 iomem_addr[22]
.sym 58111 soc.cpu.last_mem_valid_SB_DFFSR_Q_D[1]
.sym 58112 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[15]
.sym 58113 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[10]
.sym 58114 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[11]
.sym 58115 soc.cpu.cpuregs_raddr2[1]
.sym 58116 soc.cpu.cpuregs_raddr2[4]
.sym 58120 iomem_addr[8]
.sym 58127 iomem_addr[7]
.sym 58128 iomem_addr[6]
.sym 58132 iomem_addr[9]
.sym 58137 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_I3_O[2]
.sym 58138 iomem_addr[3]
.sym 58142 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_I3_O[0]
.sym 58144 soc.cpu.pcpi_rs1[8]
.sym 58145 soc.cpu.pcpi_rs1[5]
.sym 58147 soc.cpu.mem_do_prefetch_SB_LUT4_I3_1_O[1]
.sym 58148 soc.cpu.next_pc[5]
.sym 58149 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_I3_O[3]
.sym 58151 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_LUT4_I3_O[0]
.sym 58152 iomem_addr[8]
.sym 58153 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[3]
.sym 58154 soc.cpu.mem_wstrb_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I2_O
.sym 58156 soc.cpu.next_pc[8]
.sym 58157 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[6]
.sym 58158 iomem_addr[10]
.sym 58161 iomem_addr[6]
.sym 58166 soc.cpu.pcpi_rs1[8]
.sym 58167 soc.cpu.next_pc[8]
.sym 58168 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[6]
.sym 58169 soc.cpu.mem_do_prefetch_SB_LUT4_I3_1_O[1]
.sym 58175 iomem_addr[9]
.sym 58178 soc.cpu.next_pc[5]
.sym 58179 soc.cpu.pcpi_rs1[5]
.sym 58180 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[3]
.sym 58181 soc.cpu.mem_do_prefetch_SB_LUT4_I3_1_O[1]
.sym 58184 iomem_addr[3]
.sym 58190 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_I3_O[2]
.sym 58191 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_I3_O[3]
.sym 58192 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_LUT4_I3_O[0]
.sym 58193 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_I3_O[0]
.sym 58196 iomem_addr[8]
.sym 58197 iomem_addr[6]
.sym 58198 iomem_addr[7]
.sym 58199 iomem_addr[9]
.sym 58203 iomem_addr[10]
.sym 58206 soc.cpu.mem_wstrb_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I2_O
.sym 58207 clk$SB_IO_IN_$glb_clk
.sym 58223 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_I2_O[1]
.sym 58224 iomem_addr[3]
.sym 58225 iomem_addr[8]
.sym 58229 iomem_addr[5]
.sym 58231 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_LUT4_I3_O[0]
.sym 58233 soc.cpu.cpuregs_raddr2[2]
.sym 58234 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[16]
.sym 58235 soc.simpleuart_reg_div_do[24]
.sym 58236 UART_RX_SB_LUT4_I1_I0[3]
.sym 58237 soc.cpu.cpuregs_raddr2[0]
.sym 58238 iomem_addr[22]
.sym 58241 soc.simpleuart_reg_div_do[26]
.sym 58242 soc.cpu.cpuregs_raddr2[1]
.sym 58243 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[6]
.sym 58250 iomem_addr[15]
.sym 58252 iomem_addr[14]
.sym 58255 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_O_2_I1[1]
.sym 58259 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I0_O[3]
.sym 58262 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_29_I1[0]
.sym 58265 iomem_addr[10]
.sym 58269 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_29_I1[2]
.sym 58270 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_O_2_I1[3]
.sym 58272 iomem_addr[16]
.sym 58273 iomem_addr[12]
.sym 58275 iomem_addr[24]
.sym 58278 iomem_addr[11]
.sym 58280 iomem_addr[25]
.sym 58281 iomem_addr[13]
.sym 58286 iomem_addr[11]
.sym 58289 iomem_addr[12]
.sym 58290 iomem_addr[10]
.sym 58291 iomem_addr[11]
.sym 58292 iomem_addr[13]
.sym 58295 iomem_addr[14]
.sym 58301 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_O_2_I1[1]
.sym 58302 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_O_2_I1[3]
.sym 58303 iomem_addr[25]
.sym 58304 iomem_addr[24]
.sym 58307 iomem_addr[15]
.sym 58314 iomem_addr[16]
.sym 58320 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_29_I1[2]
.sym 58321 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I0_O[3]
.sym 58322 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_29_I1[0]
.sym 58325 iomem_addr[12]
.sym 58330 clk$SB_IO_IN_$glb_clk
.sym 58331 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 58347 iomem_addr[10]
.sym 58350 soc.simpleuart.cfg_divider_SB_DFFESR_Q_23_E
.sym 58352 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_LUT4_I3_O[1]
.sym 58353 soc.simpleuart_reg_div_do[18]
.sym 58355 iomem_addr[14]
.sym 58356 UART_RX_SB_LUT4_I1_I0[3]
.sym 58357 soc.simpleuart_reg_div_do[29]
.sym 58358 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[29]
.sym 58359 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_LUT4_I3_O[1]
.sym 58360 soc.mem_rdata[22]
.sym 58362 soc.cpu.instr_retirq
.sym 58363 soc.cpu.next_pc[22]
.sym 58364 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[28]
.sym 58366 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[25]
.sym 58367 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 58375 soc.cpu.mem_wstrb_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I2_O
.sym 58376 iomem_addr[21]
.sym 58378 iomem_addr[18]
.sym 58379 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[20]
.sym 58380 iomem_addr[13]
.sym 58381 iomem_addr[19]
.sym 58383 iomem_addr[20]
.sym 58384 iomem_addr[21]
.sym 58387 soc.cpu.next_pc[22]
.sym 58389 iomem_addr[22]
.sym 58390 iomem_addr[23]
.sym 58394 soc.cpu.mem_do_prefetch_SB_LUT4_I3_1_O[1]
.sym 58398 soc.cpu.alu_out_SB_LUT4_O_29_I1[1]
.sym 58400 iomem_addr[17]
.sym 58406 soc.cpu.alu_out_SB_LUT4_O_29_I1[1]
.sym 58407 soc.cpu.mem_do_prefetch_SB_LUT4_I3_1_O[1]
.sym 58408 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[20]
.sym 58409 soc.cpu.next_pc[22]
.sym 58413 iomem_addr[17]
.sym 58421 iomem_addr[13]
.sym 58424 iomem_addr[20]
.sym 58433 iomem_addr[19]
.sym 58436 iomem_addr[23]
.sym 58437 iomem_addr[22]
.sym 58438 iomem_addr[20]
.sym 58439 iomem_addr[21]
.sym 58445 iomem_addr[18]
.sym 58448 iomem_addr[21]
.sym 58452 soc.cpu.mem_wstrb_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I2_O
.sym 58453 clk$SB_IO_IN_$glb_clk
.sym 58461 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_I2_O[3]
.sym 58462 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0[0]
.sym 58471 flash_io3_oe_SB_LUT4_I0_O_SB_LUT4_I0_O[1]
.sym 58475 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[20]
.sym 58479 soc.cpu.cpuregs_raddr2[3]
.sym 58480 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I0_O[0]
.sym 58481 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I0_O[0]
.sym 58485 soc.cpu.decoded_imm[0]
.sym 58486 flash_io0_oe_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O[1]
.sym 58487 soc.mem_rdata[20]
.sym 58488 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_29_I1[0]
.sym 58489 soc.spimemio.xfer.flash_io3_di_SB_LUT4_I1_O_SB_LUT4_I0_O[1]
.sym 58496 iomem_addr[26]
.sym 58503 iomem_wdata[26]
.sym 58504 iomem_addr[22]
.sym 58505 iomem_addr[23]
.sym 58506 iomem_wdata[24]
.sym 58507 iomem_wdata[29]
.sym 58514 soc.simpleuart.cfg_divider_SB_DFFESR_Q_23_E
.sym 58518 iomem_addr[25]
.sym 58521 iomem_addr[24]
.sym 58529 iomem_addr[23]
.sym 58535 iomem_wdata[24]
.sym 58544 iomem_addr[22]
.sym 58548 iomem_addr[24]
.sym 58554 iomem_wdata[26]
.sym 58560 iomem_addr[26]
.sym 58567 iomem_wdata[29]
.sym 58572 iomem_addr[25]
.sym 58575 soc.simpleuart.cfg_divider_SB_DFFESR_Q_23_E
.sym 58576 clk$SB_IO_IN_$glb_clk
.sym 58577 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 58585 iomem_ready_SB_LUT4_I3_I1[6]
.sym 58588 soc.cpu.cpuregs.regs.0.0.0_RDATA[3]
.sym 58589 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_21_I2_SB_LUT4_O_1_I0[2]
.sym 58594 soc.simpleuart_reg_div_do[24]
.sym 58595 soc.spimemio.buffer[7]
.sym 58597 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1[2]
.sym 58599 soc.cpu.mem_wstrb_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I2_O
.sym 58600 soc.simpleuart_reg_div_do[26]
.sym 58601 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O[1]
.sym 58604 soc.cpu.decoded_imm[4]
.sym 58605 soc.cpu.decoded_imm[11]
.sym 58606 soc.mem_rdata[16]
.sym 58607 soc.cpu.cpuregs_raddr2[1]
.sym 58610 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_4_I0[0]
.sym 58611 soc.cpu.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I0[2]
.sym 58612 soc.cpu.cpuregs_raddr2[4]
.sym 58620 iomem_addr[27]
.sym 58623 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_O[0]
.sym 58624 iomem_addr[30]
.sym 58628 iomem_addr[31]
.sym 58629 iomem_addr[29]
.sym 58634 iomem_addr[28]
.sym 58637 UART_RX_SB_LUT4_I1_I0[3]
.sym 58648 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I1_O[0]
.sym 58652 iomem_addr[28]
.sym 58661 iomem_addr[31]
.sym 58672 iomem_addr[29]
.sym 58679 iomem_addr[30]
.sym 58684 iomem_addr[27]
.sym 58695 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I1_O[0]
.sym 58698 UART_RX_SB_LUT4_I1_I0[3]
.sym 58699 clk$SB_IO_IN_$glb_clk
.sym 58700 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_O[0]
.sym 58701 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I0_O[2]
.sym 58702 flash_io3_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I0_O[2]
.sym 58703 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_4_I0[0]
.sym 58704 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_30_I1[0]
.sym 58705 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_29_I1[0]
.sym 58706 soc.cpu.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I1_O[1]
.sym 58707 soc.cpu.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I1_O[2]
.sym 58708 soc.cpu.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I2_O[2]
.sym 58713 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 58719 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_O[0]
.sym 58722 soc.mem_rdata[30]
.sym 58724 soc.mem_rdata[21]
.sym 58725 soc.cpu.cpuregs_raddr2[2]
.sym 58726 soc.cpu.cpuregs_raddr2[1]
.sym 58730 soc.cpu.decoded_imm[9]
.sym 58732 soc.mem_rdata[24]
.sym 58733 soc.cpu.cpuregs_raddr2[0]
.sym 58734 soc.cpu.instr_sh_SB_LUT4_I1_O[1]
.sym 58735 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_4_I0_SB_LUT4_O_2_I3[2]
.sym 58736 iomem_ready
.sym 58745 soc.mem_rdata[27]
.sym 58747 soc.cpu.mem_wstrb_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2[1]
.sym 58748 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I0_O[3]
.sym 58750 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I0_O[0]
.sym 58751 soc.mem_rdata[26]
.sym 58753 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I0_O[0]
.sym 58757 flash_io3_oe_SB_LUT4_I0_O_SB_LUT4_I0_O[1]
.sym 58758 soc.cpu.instr_sh_SB_LUT4_I1_O[1]
.sym 58759 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O[1]
.sym 58762 flash_io0_oe_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_LUT4_O_I2[0]
.sym 58763 flash_io3_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I0_O[1]
.sym 58766 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I0_O[2]
.sym 58767 flash_io3_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I0_O[2]
.sym 58768 soc.cpu.mem_wstrb_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 58770 soc.cpu.alu_out_SB_LUT4_O_30_I2_SB_LUT4_O_I3[1]
.sym 58772 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I0_O[1]
.sym 58781 soc.cpu.mem_wstrb_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2[1]
.sym 58783 soc.cpu.mem_wstrb_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 58787 flash_io0_oe_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_LUT4_O_I2[0]
.sym 58788 soc.cpu.alu_out_SB_LUT4_O_30_I2_SB_LUT4_O_I3[1]
.sym 58789 soc.cpu.instr_sh_SB_LUT4_I1_O[1]
.sym 58790 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I0_O[0]
.sym 58793 flash_io3_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I0_O[1]
.sym 58794 flash_io3_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I0_O[2]
.sym 58795 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I0_O[0]
.sym 58796 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I0_O[3]
.sym 58805 soc.cpu.alu_out_SB_LUT4_O_30_I2_SB_LUT4_O_I3[1]
.sym 58806 flash_io3_oe_SB_LUT4_I0_O_SB_LUT4_I0_O[1]
.sym 58807 soc.mem_rdata[27]
.sym 58808 flash_io0_oe_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_LUT4_O_I2[0]
.sym 58811 flash_io0_oe_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_LUT4_O_I2[0]
.sym 58812 soc.cpu.alu_out_SB_LUT4_O_30_I2_SB_LUT4_O_I3[1]
.sym 58813 soc.mem_rdata[26]
.sym 58814 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O[1]
.sym 58817 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I0_O[1]
.sym 58818 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I0_O[0]
.sym 58819 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I0_O[2]
.sym 58820 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I0_O[3]
.sym 58824 soc.cpu.mem_wstrb_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2[0]
.sym 58825 flash_io0_oe_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_LUT4_O_I2[1]
.sym 58826 flash_io0_oe_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_I2_I3[2]
.sym 58827 iomem_wstrb[1]
.sym 58828 soc.cpu.mem_wstrb_SB_DFFE_Q_2_D_SB_LUT4_O_I2[2]
.sym 58829 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_22_I1_SB_LUT4_O_1_I2[1]
.sym 58830 flash_io0_oe_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_LUT4_O_I2[2]
.sym 58835 soc.cpu.decoded_rs1_SB_DFFE_Q_1_D[2]
.sym 58837 soc.mem_rdata[24]
.sym 58838 soc.mem_rdata[16]
.sym 58839 soc.mem_rdata[27]
.sym 58840 soc.cpu.mem_wstrb_SB_DFFE_Q_D_SB_LUT4_O_I2[2]
.sym 58841 soc.mem_rdata[18]
.sym 58842 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_O_I0[1]
.sym 58843 soc.spimemio.xfer.flash_io2_di_SB_LUT4_I1_O_SB_LUT4_I0_O[1]
.sym 58847 soc.mem_rdata[26]
.sym 58848 soc.mem_rdata[26]
.sym 58849 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 58850 soc.mem_rdata[27]
.sym 58851 soc.mem_rdata[30]
.sym 58852 soc.mem_rdata[22]
.sym 58853 soc.cpu.instr_retirq
.sym 58855 soc.cpu.next_pc[22]
.sym 58857 soc.mem_rdata[31]
.sym 58858 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I3[1]
.sym 58865 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_21_I2_SB_LUT4_O_1_I0[2]
.sym 58867 flash_io3_oe_SB_LUT4_I0_O_SB_LUT4_I0_O[1]
.sym 58869 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O[1]
.sym 58870 soc.cpu.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I0[0]
.sym 58871 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I0_O[3]
.sym 58872 soc.cpu.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I0[3]
.sym 58874 soc.mem_rdata[26]
.sym 58876 soc.mem_rdata[27]
.sym 58878 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_23_I1_SB_LUT4_O_2_I2[1]
.sym 58880 soc.cpu.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I0[3]
.sym 58881 soc.cpu.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I0[2]
.sym 58884 soc.cpu.mem_rdata_latched_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 58886 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_22_I1_SB_LUT4_O_1_I2[1]
.sym 58888 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_21_I2_SB_LUT4_O_1_I0[0]
.sym 58890 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_21_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I0[1]
.sym 58892 soc.mem_rdata[24]
.sym 58893 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_21_I2_SB_LUT4_O_1_I0[1]
.sym 58894 soc.mem_rdata[28]
.sym 58896 soc.mem_rdata[30]
.sym 58898 soc.mem_rdata[26]
.sym 58899 soc.cpu.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I0[3]
.sym 58900 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O[1]
.sym 58901 soc.cpu.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I0[0]
.sym 58904 soc.cpu.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I0[0]
.sym 58905 flash_io3_oe_SB_LUT4_I0_O_SB_LUT4_I0_O[1]
.sym 58906 soc.cpu.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I0[3]
.sym 58907 soc.mem_rdata[27]
.sym 58910 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_21_I2_SB_LUT4_O_1_I0[2]
.sym 58912 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_23_I1_SB_LUT4_O_2_I2[1]
.sym 58913 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_21_I2_SB_LUT4_O_1_I0[1]
.sym 58916 soc.cpu.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I0[3]
.sym 58917 soc.mem_rdata[24]
.sym 58918 soc.cpu.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I0[0]
.sym 58919 soc.cpu.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I0[2]
.sym 58922 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_21_I2_SB_LUT4_O_1_I0[2]
.sym 58923 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_22_I1_SB_LUT4_O_1_I2[1]
.sym 58925 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_21_I2_SB_LUT4_O_1_I0[1]
.sym 58928 soc.cpu.mem_rdata_latched_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 58929 soc.mem_rdata[28]
.sym 58930 soc.cpu.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I0[0]
.sym 58931 soc.cpu.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I0[3]
.sym 58934 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I0_O[3]
.sym 58935 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_21_I2_SB_LUT4_O_1_I0[1]
.sym 58936 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_21_I2_SB_LUT4_O_1_I0[2]
.sym 58937 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_21_I2_SB_LUT4_O_1_I0[0]
.sym 58940 soc.cpu.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I0[3]
.sym 58941 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_21_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I0[1]
.sym 58942 soc.cpu.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I0[0]
.sym 58943 soc.mem_rdata[30]
.sym 58947 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_28_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I2[1]
.sym 58948 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_28_I1_SB_LUT4_O_1_I3[2]
.sym 58949 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_6_I2_SB_LUT4_O_I1[1]
.sym 58950 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_28_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I2[2]
.sym 58951 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_28_I1[0]
.sym 58952 flash_io0_oe_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_I2_I3[0]
.sym 58953 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_6_I2[0]
.sym 58954 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_6_I2_SB_LUT4_O_I1[2]
.sym 58959 soc.cpu.mem_wstrb_SB_DFFE_Q_2_D_SB_LUT4_O_I2[0]
.sym 58964 soc.cpu.mem_state_SB_DFFESR_Q_D_SB_LUT4_O_I1[2]
.sym 58965 soc.mem_rdata[20]
.sym 58966 soc.mem_rdata[21]
.sym 58967 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_22_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0[1]
.sym 58968 soc.mem_rdata[19]
.sym 58969 soc.cpu.mem_wstrb_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2[1]
.sym 58971 soc.cpu.cpuregs_raddr2[3]
.sym 58972 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 58973 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I0_O[0]
.sym 58974 soc.cpu.latched_is_lb_SB_LUT4_I3_I2[0]
.sym 58975 soc.cpu.cpuregs.regs.0.0.0_RADDR_1
.sym 58976 flash_io0_oe_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_LUT4_O_I2[0]
.sym 58977 soc.mem_rdata[22]
.sym 58978 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2[2]
.sym 58979 soc.mem_rdata[20]
.sym 58980 soc.mem_rdata[28]
.sym 58981 soc.cpu.decoded_imm[0]
.sym 58982 flash_io0_oe_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_LUT4_O_I2[0]
.sym 58989 flash_io0_oe_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_LUT4_O_I2[0]
.sym 58992 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_21_I2_SB_LUT4_O_1_I0[1]
.sym 58993 soc.cpu.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I0[0]
.sym 58994 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_6_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0[1]
.sym 58995 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I0_O[3]
.sym 58999 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_26_I2_SB_LUT4_O_1_I0[0]
.sym 59000 soc.cpu.alu_out_SB_LUT4_O_30_I2_SB_LUT4_O_I3[1]
.sym 59003 soc.cpu.latched_is_lb_SB_LUT4_I3_I2[0]
.sym 59007 soc.cpu.latched_is_lb
.sym 59010 soc.cpu.instr_sh_SB_LUT4_I1_O[1]
.sym 59011 soc.mem_rdata[25]
.sym 59012 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_21_I2_SB_LUT4_O_1_I0[2]
.sym 59016 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_O_I0[1]
.sym 59017 soc.mem_rdata[31]
.sym 59019 soc.cpu.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I0[3]
.sym 59023 soc.cpu.latched_is_lb_SB_LUT4_I3_I2[0]
.sym 59024 soc.cpu.latched_is_lb
.sym 59027 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I0_O[3]
.sym 59028 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_26_I2_SB_LUT4_O_1_I0[0]
.sym 59029 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_21_I2_SB_LUT4_O_1_I0[2]
.sym 59030 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_21_I2_SB_LUT4_O_1_I0[1]
.sym 59033 soc.mem_rdata[31]
.sym 59034 soc.cpu.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I0[0]
.sym 59035 soc.cpu.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I0[3]
.sym 59036 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_O_I0[1]
.sym 59039 soc.mem_rdata[25]
.sym 59040 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_6_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0[1]
.sym 59041 soc.cpu.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I0[0]
.sym 59042 soc.cpu.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I0[3]
.sym 59051 soc.cpu.alu_out_SB_LUT4_O_30_I2_SB_LUT4_O_I3[1]
.sym 59054 soc.cpu.instr_sh_SB_LUT4_I1_O[1]
.sym 59063 soc.cpu.alu_out_SB_LUT4_O_30_I2_SB_LUT4_O_I3[1]
.sym 59064 soc.cpu.instr_sh_SB_LUT4_I1_O[1]
.sym 59065 flash_io0_oe_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_LUT4_O_I2[0]
.sym 59070 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 59071 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_4_I0_SB_LUT4_O_2_I3_SB_LUT4_O_I2[2]
.sym 59072 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_4_I0_SB_LUT4_O_2_I3_SB_LUT4_O_I2[1]
.sym 59073 soc.cpu.decoded_imm[0]
.sym 59074 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I2[2]
.sym 59077 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_4_I0_SB_LUT4_O_2_I3[2]
.sym 59088 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_O_I2[2]
.sym 59091 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I0_O[3]
.sym 59092 soc.mem_rdata[21]
.sym 59093 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_6_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 59094 soc.mem_rdata[16]
.sym 59095 soc.cpu.latched_is_lh_SB_LUT4_I1_I2[1]
.sym 59096 soc.cpu.decoded_imm[4]
.sym 59098 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I1[2]
.sym 59099 soc.cpu.cpuregs_raddr2[1]
.sym 59100 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O[0]
.sym 59101 soc.cpu.decoded_imm[11]
.sym 59102 soc.cpu.cpuregs.regs.0.0.1_RDATA[2]
.sym 59103 soc.cpu.cpuregs_raddr2[4]
.sym 59104 soc.cpu.decoder_pseudo_trigger_SB_LUT4_I2_O[0]
.sym 59105 UART_RX_SB_LUT4_I1_I0[3]
.sym 59111 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 59112 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_O_I0[1]
.sym 59114 flash_io3_oe_SB_LUT4_I0_O_SB_LUT4_I0_O[0]
.sym 59116 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I2[2]
.sym 59117 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_22_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_I1_O[0]
.sym 59118 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O[0]
.sym 59122 soc.cpu.decoder_pseudo_trigger_SB_LUT4_I2_O[0]
.sym 59123 soc.cpu.decoded_imm_j[2]
.sym 59124 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O[3]
.sym 59125 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_2_O[3]
.sym 59126 soc.cpu.mem_rdata_q[22]
.sym 59127 soc.mem_rdata[31]
.sym 59128 soc.cpu.alu_out_SB_LUT4_O_30_I2_SB_LUT4_O_I3[1]
.sym 59129 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I2[1]
.sym 59131 soc.cpu.decoded_imm_j[9]
.sym 59132 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 59133 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I0_O[0]
.sym 59137 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[1]
.sym 59138 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2[2]
.sym 59140 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_2_O[2]
.sym 59142 flash_io0_oe_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_LUT4_O_I2[0]
.sym 59156 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I0_O[0]
.sym 59157 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_O_I0[1]
.sym 59158 soc.mem_rdata[31]
.sym 59159 soc.cpu.alu_out_SB_LUT4_O_30_I2_SB_LUT4_O_I3[1]
.sym 59162 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_2_O[3]
.sym 59163 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 59164 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 59165 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_2_O[2]
.sym 59168 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_22_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_I1_O[0]
.sym 59169 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O[0]
.sym 59170 soc.cpu.decoded_imm_j[9]
.sym 59171 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[1]
.sym 59174 flash_io3_oe_SB_LUT4_I0_O_SB_LUT4_I0_O[0]
.sym 59175 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 59176 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 59177 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O[3]
.sym 59180 soc.cpu.mem_rdata_q[22]
.sym 59181 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[1]
.sym 59182 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2[2]
.sym 59183 soc.cpu.decoded_imm_j[2]
.sym 59187 flash_io0_oe_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_LUT4_O_I2[0]
.sym 59188 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I2[2]
.sym 59189 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I2[1]
.sym 59190 soc.cpu.decoder_pseudo_trigger_SB_LUT4_I2_O[0]
.sym 59191 clk$SB_IO_IN_$glb_clk
.sym 59192 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_$glb_sr
.sym 59193 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_3_O[3]
.sym 59195 soc.cpu.instr_timer_SB_DFFE_Q_D_SB_LUT4_O_I1[3]
.sym 59196 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I1[0]
.sym 59197 soc.cpu.instr_timer_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0[1]
.sym 59199 soc.cpu.decoded_imm[1]
.sym 59200 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_14_I1[0]
.sym 59205 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 59206 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_21_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_I1_1_O[2]
.sym 59207 soc.cpu.decoded_rs1_SB_DFFE_Q_2_D_SB_LUT4_O_I1[3]
.sym 59209 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 59210 flash_io3_oe_SB_LUT4_I0_O_SB_LUT4_I0_O[0]
.sym 59211 soc.cpu.decoded_rs1_SB_DFFE_Q_4_D_SB_LUT4_O_I1[1]
.sym 59213 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_22_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_I1_O[0]
.sym 59214 soc.cpu.mem_rdata_q[22]
.sym 59216 soc.cpu.instr_timer_SB_DFFE_Q_D_SB_LUT4_O_I1[0]
.sym 59217 soc.cpu.decoded_imm_j[9]
.sym 59218 soc.cpu.decoded_imm[3]
.sym 59219 soc.cpu.decoded_imm[0]
.sym 59220 soc.mem_rdata[27]
.sym 59221 soc.cpu.instr_sh_SB_LUT4_I1_O[1]
.sym 59222 soc.cpu.decoded_imm[9]
.sym 59224 soc.cpu.cpuregs_raddr2[0]
.sym 59225 soc.cpu.cpuregs_raddr2[1]
.sym 59226 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_2_O[2]
.sym 59227 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_4_I0_SB_LUT4_O_2_I3[2]
.sym 59228 soc.cpu.cpuregs_raddr2[2]
.sym 59234 soc.mem_rdata[21]
.sym 59236 soc.mem_rdata[19]
.sym 59237 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I0_O[3]
.sym 59241 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[1]
.sym 59243 soc.cpu.latched_is_lh_SB_LUT4_I1_O[2]
.sym 59244 soc.cpu.latched_is_lh_SB_LUT4_I1_O[0]
.sym 59247 soc.mem_rdata[26]
.sym 59250 soc.cpu.decoded_imm_j[4]
.sym 59251 soc.mem_rdata[20]
.sym 59264 soc.cpu.mem_rdata_q[24]
.sym 59265 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2[2]
.sym 59267 soc.cpu.latched_is_lh_SB_LUT4_I1_O[2]
.sym 59268 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I0_O[3]
.sym 59269 soc.mem_rdata[26]
.sym 59270 soc.cpu.latched_is_lh_SB_LUT4_I1_O[0]
.sym 59279 soc.mem_rdata[21]
.sym 59280 soc.cpu.latched_is_lh_SB_LUT4_I1_O[0]
.sym 59281 soc.cpu.latched_is_lh_SB_LUT4_I1_O[2]
.sym 59282 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I0_O[3]
.sym 59292 soc.cpu.latched_is_lh_SB_LUT4_I1_O[0]
.sym 59293 soc.cpu.latched_is_lh_SB_LUT4_I1_O[2]
.sym 59294 soc.mem_rdata[20]
.sym 59297 soc.cpu.mem_rdata_q[24]
.sym 59298 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2[2]
.sym 59299 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[1]
.sym 59300 soc.cpu.decoded_imm_j[4]
.sym 59309 soc.cpu.latched_is_lh_SB_LUT4_I1_O[0]
.sym 59310 soc.cpu.latched_is_lh_SB_LUT4_I1_O[2]
.sym 59311 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I0_O[3]
.sym 59312 soc.mem_rdata[19]
.sym 59316 soc.cpu.decoded_imm_j[4]
.sym 59317 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I1[1]
.sym 59318 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_13_I1[0]
.sym 59320 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_8_I2[0]
.sym 59321 soc.cpu.decoded_imm_j[10]
.sym 59322 soc.cpu.decoded_imm_j[9]
.sym 59323 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0[0]
.sym 59326 soc.cpu.cpuregs_raddr2[2]
.sym 59329 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_I3[2]
.sym 59330 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I1[1]
.sym 59332 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_O_I0[0]
.sym 59333 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1[0]
.sym 59335 soc.mem_rdata[26]
.sym 59338 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 59340 soc.cpu.instr_timer_SB_DFFE_Q_D_SB_LUT4_O_I1[3]
.sym 59341 soc.cpu.mem_rdata_q[19]
.sym 59343 soc.cpu.compressed_instr
.sym 59344 soc.mem_rdata[30]
.sym 59345 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_1_I2[2]
.sym 59346 soc.cpu.decoded_rs1_SB_DFFE_Q_1_D[2]
.sym 59347 soc.cpu.next_pc[22]
.sym 59348 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[3]
.sym 59349 soc.cpu.instr_retirq
.sym 59350 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[1]
.sym 59357 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_10_I2[0]
.sym 59359 soc.cpu.latched_is_lh
.sym 59360 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I0_O[3]
.sym 59362 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_13_I1[2]
.sym 59364 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_14_I1[2]
.sym 59365 soc.cpu.latched_is_lh_SB_LUT4_I1_I2[1]
.sym 59370 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_13_I1[1]
.sym 59372 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_14_I1[0]
.sym 59376 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_10_I2[1]
.sym 59378 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 59379 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 59383 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_13_I1[0]
.sym 59384 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_21_I2_SB_LUT4_O_1_I0[2]
.sym 59388 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2[2]
.sym 59392 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_10_I2[0]
.sym 59393 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_10_I2[1]
.sym 59397 soc.cpu.latched_is_lh
.sym 59398 soc.cpu.latched_is_lh_SB_LUT4_I1_I2[1]
.sym 59399 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_21_I2_SB_LUT4_O_1_I0[2]
.sym 59402 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_14_I1[0]
.sym 59403 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I0_O[3]
.sym 59405 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_14_I1[2]
.sym 59408 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 59409 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2[2]
.sym 59411 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 59426 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_13_I1[1]
.sym 59427 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_13_I1[0]
.sym 59429 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_13_I1[2]
.sym 59437 clk$SB_IO_IN_$glb_clk
.sym 59438 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 59439 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_18_I1[0]
.sym 59440 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[2]
.sym 59442 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0[2]
.sym 59444 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0[1]
.sym 59445 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[2]
.sym 59446 soc.cpu.decoded_imm_j[20]
.sym 59448 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I1[1]
.sym 59451 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I1[2]
.sym 59453 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[1]
.sym 59454 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[3]
.sym 59455 soc.cpu.latched_is_lh_SB_LUT4_I1_O[0]
.sym 59456 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I0_O[3]
.sym 59458 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[1]
.sym 59459 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_O_I2[2]
.sym 59463 soc.cpu.cpuregs_raddr2[3]
.sym 59464 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 59465 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 59466 soc.cpu.cpuregs.regs.0.0.0_RADDR_1
.sym 59467 soc.cpu.cpu_state_SB_DFF_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_1_I3[0]
.sym 59468 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[2]
.sym 59469 soc.cpu.compressed_instr
.sym 59470 soc.cpu.decoded_imm[23]
.sym 59471 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_O_I0[0]
.sym 59472 soc.cpu.reg_out[23]
.sym 59473 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[1]
.sym 59474 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2[2]
.sym 59480 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_18_I1[2]
.sym 59481 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I1[1]
.sym 59482 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I1[2]
.sym 59485 soc.cpu.latched_is_lh_SB_LUT4_I1_O[0]
.sym 59487 soc.mem_rdata[28]
.sym 59488 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I0_O[3]
.sym 59489 soc.cpu.latched_is_lh_SB_LUT4_I1_O[2]
.sym 59490 soc.mem_rdata[27]
.sym 59491 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I0_O[3]
.sym 59492 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_8_I2[0]
.sym 59493 soc.cpu.latched_is_lh_SB_LUT4_I1_O[0]
.sym 59494 soc.mem_rdata[24]
.sym 59495 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_8_I2[1]
.sym 59496 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_18_I1[0]
.sym 59498 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I1[3]
.sym 59504 soc.mem_rdata[30]
.sym 59506 soc.mem_rdata[25]
.sym 59513 soc.cpu.latched_is_lh_SB_LUT4_I1_O[0]
.sym 59514 soc.mem_rdata[30]
.sym 59515 soc.cpu.latched_is_lh_SB_LUT4_I1_O[2]
.sym 59516 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I0_O[3]
.sym 59519 soc.mem_rdata[27]
.sym 59520 soc.cpu.latched_is_lh_SB_LUT4_I1_O[0]
.sym 59521 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I0_O[3]
.sym 59522 soc.cpu.latched_is_lh_SB_LUT4_I1_O[2]
.sym 59525 soc.cpu.latched_is_lh_SB_LUT4_I1_O[2]
.sym 59526 soc.cpu.latched_is_lh_SB_LUT4_I1_O[0]
.sym 59527 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I0_O[3]
.sym 59528 soc.mem_rdata[28]
.sym 59531 soc.mem_rdata[24]
.sym 59532 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I0_O[3]
.sym 59533 soc.cpu.latched_is_lh_SB_LUT4_I1_O[0]
.sym 59534 soc.cpu.latched_is_lh_SB_LUT4_I1_O[2]
.sym 59537 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_18_I1[0]
.sym 59539 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_18_I1[2]
.sym 59540 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I0_O[3]
.sym 59543 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I1[1]
.sym 59544 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I1[2]
.sym 59545 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I0_O[3]
.sym 59546 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I1[3]
.sym 59550 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_8_I2[0]
.sym 59551 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_8_I2[1]
.sym 59555 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I0_O[3]
.sym 59556 soc.cpu.latched_is_lh_SB_LUT4_I1_O[0]
.sym 59557 soc.mem_rdata[25]
.sym 59558 soc.cpu.latched_is_lh_SB_LUT4_I1_O[2]
.sym 59560 clk$SB_IO_IN_$glb_clk
.sym 59561 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 59562 soc.cpu.decoded_imm_j[11]
.sym 59563 soc.cpu.compressed_instr
.sym 59564 soc.cpu.decoded_rs2_SB_DFFE_Q_D_SB_LUT4_I2_O[2]
.sym 59565 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I3[1]
.sym 59566 soc.cpu.cpuregs_raddr2[4]
.sym 59567 soc.cpu.decoded_rs2_SB_DFFE_Q_1_D_SB_LUT4_I2_O[1]
.sym 59568 soc.cpu.cpuregs_raddr2[3]
.sym 59569 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_16_I3[0]
.sym 59570 soc.cpu.mem_rdata_q[16]
.sym 59572 soc.cpu.cpuregs.regs.0.0.0_RDATA[3]
.sym 59574 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I0_O[3]
.sym 59576 soc.cpu.decoded_imm_j_SB_DFFE_Q_13_D_SB_LUT4_O_I1[1]
.sym 59579 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I0_O[3]
.sym 59580 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1[2]
.sym 59581 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O[0]
.sym 59582 soc.mem_rdata[24]
.sym 59586 soc.cpu.cpuregs.regs.0.0.1_RDATA[2]
.sym 59587 soc.cpu.cpuregs_raddr2[4]
.sym 59588 soc.cpu.decoded_imm[11]
.sym 59589 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_17_I3[1]
.sym 59590 soc.cpu.decoded_imm_j_SB_DFFE_Q_D_SB_LUT4_O_I1[1]
.sym 59591 soc.cpu.cpuregs_raddr2[1]
.sym 59592 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[2]
.sym 59593 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_15_I3[0]
.sym 59595 soc.cpu.decoded_imm_j[11]
.sym 59596 soc.cpu.decoded_imm_j[20]
.sym 59603 soc.cpu.decoded_rs2_SB_DFFE_Q_D_SB_LUT4_I2_O[1]
.sym 59604 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 59605 soc.cpu.cpuregs_waddr[3]
.sym 59608 soc.cpu.mem_rdata_q[16]
.sym 59612 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 59613 soc.cpu.decoded_rs2_SB_DFFE_Q_1_D_SB_LUT4_I2_O[2]
.sym 59614 soc.cpu.cpuregs.wen
.sym 59615 soc.cpu.cpuregs_waddr[4]
.sym 59616 soc.cpu.cpuregs.regs.1.0.0_RDATA_8_SB_DFFSR_Q_R
.sym 59619 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O[0]
.sym 59621 soc.cpu.decoded_rs2_SB_DFFE_Q_D_SB_LUT4_I2_O[2]
.sym 59622 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[1]
.sym 59626 soc.cpu.decoded_rs2_SB_DFFE_Q_1_D_SB_LUT4_I2_O[3]
.sym 59631 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_O_I0[0]
.sym 59632 soc.cpu.decoded_rs2_SB_DFFE_Q_1_D_SB_LUT4_I2_O[1]
.sym 59633 soc.cpu.cpuregs_waddr[0]
.sym 59636 soc.cpu.decoded_rs2_SB_DFFE_Q_1_D_SB_LUT4_I2_O[1]
.sym 59637 soc.cpu.decoded_rs2_SB_DFFE_Q_1_D_SB_LUT4_I2_O[3]
.sym 59638 soc.cpu.cpuregs_waddr[3]
.sym 59639 soc.cpu.decoded_rs2_SB_DFFE_Q_1_D_SB_LUT4_I2_O[2]
.sym 59648 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O[0]
.sym 59649 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 59651 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[1]
.sym 59655 soc.cpu.cpuregs.wen
.sym 59660 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 59661 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_O_I0[0]
.sym 59663 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[1]
.sym 59672 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 59673 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[1]
.sym 59675 soc.cpu.mem_rdata_q[16]
.sym 59678 soc.cpu.cpuregs_waddr[0]
.sym 59679 soc.cpu.decoded_rs2_SB_DFFE_Q_D_SB_LUT4_I2_O[1]
.sym 59680 soc.cpu.cpuregs_waddr[4]
.sym 59681 soc.cpu.decoded_rs2_SB_DFFE_Q_D_SB_LUT4_I2_O[2]
.sym 59683 clk$SB_IO_IN_$glb_clk
.sym 59684 soc.cpu.cpuregs.regs.1.0.0_RDATA_8_SB_DFFSR_Q_R
.sym 59685 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_1_O[2]
.sym 59686 soc.cpu.cpuregs.regs.0.0.0_RADDR_1
.sym 59687 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_I3[3]
.sym 59688 soc.cpu.decoded_imm[23]
.sym 59689 soc.cpu.decoded_imm[3]
.sym 59690 soc.cpu.decoded_rs2_SB_DFFE_Q_1_D_SB_LUT4_I2_O_SB_LUT4_O_1_I2[0]
.sym 59691 soc.cpu.decoded_rs1_SB_DFFE_Q_4_D_SB_LUT4_O_I1[2]
.sym 59692 soc.cpu.decoded_imm[11]
.sym 59697 soc.cpu.cpuregs.regs.1.0.0_RDATA_8_SB_DFFSR_Q_R
.sym 59699 soc.cpu.decoded_rs1_SB_DFFE_Q_1_D[2]
.sym 59701 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 59704 soc.cpu.mem_rdata_q[16]
.sym 59705 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 59706 soc.cpu.instr_lh_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 59708 soc.cpu.decoded_rs2_SB_DFFE_Q_D_SB_LUT4_I2_O[2]
.sym 59709 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_13_I3[0]
.sym 59710 soc.cpu.decoded_imm[3]
.sym 59711 soc.cpu.decoded_rs1_SB_DFFE_Q_2_D_SB_LUT4_O_I1[1]
.sym 59712 soc.cpu.cpuregs_raddr2[2]
.sym 59713 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_1_I3[0]
.sym 59714 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I0_O[0]
.sym 59715 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[0]
.sym 59716 soc.cpu.decoded_imm[24]
.sym 59717 soc.cpu.cpuregs_raddr2[1]
.sym 59719 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[3]
.sym 59720 soc.cpu.cpuregs_raddr2[0]
.sym 59726 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[3]
.sym 59729 soc.cpu.cpuregs_raddr2[0]
.sym 59730 soc.cpu.mem_do_rinst
.sym 59731 soc.cpu.decoded_rs2_SB_DFFE_Q_1_D_SB_LUT4_I2_O_SB_LUT4_O_1_I2[1]
.sym 59732 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_I3[2]
.sym 59733 soc.cpu.cpuregs_raddr2[2]
.sym 59735 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[1]
.sym 59736 soc.cpu.mem_rdata_q[22]
.sym 59737 soc.cpu.decoder_pseudo_trigger_SB_LUT4_I2_O[0]
.sym 59738 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_16_I3[3]
.sym 59739 soc.cpu.cpu_state_SB_DFF_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_1_I3[0]
.sym 59741 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_16_I3[0]
.sym 59743 soc.cpu.decoded_rs2_SB_DFFE_Q_2_D[1]
.sym 59744 soc.cpu.cpuregs_waddr[2]
.sym 59745 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[1]
.sym 59746 soc.cpu.decoded_rs1_SB_DFFE_Q_1_D[2]
.sym 59747 soc.cpu.decoded_rs2_SB_DFFE_Q_1_D_SB_LUT4_I2_O_SB_LUT4_O_1_I2[0]
.sym 59749 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 59752 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[2]
.sym 59754 soc.cpu.decoded_rs1_SB_DFFE_Q_1_D[2]
.sym 59755 soc.cpu.decoded_rs2_SB_DFFE_Q_4_D[1]
.sym 59756 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[1]
.sym 59757 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[2]
.sym 59759 soc.cpu.decoded_rs2_SB_DFFE_Q_4_D[1]
.sym 59760 soc.cpu.decoded_rs1_SB_DFFE_Q_1_D[2]
.sym 59762 soc.cpu.cpuregs_raddr2[0]
.sym 59765 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[2]
.sym 59766 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[3]
.sym 59767 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 59768 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[1]
.sym 59772 soc.cpu.decoded_rs2_SB_DFFE_Q_1_D_SB_LUT4_I2_O_SB_LUT4_O_1_I2[0]
.sym 59774 soc.cpu.decoded_rs2_SB_DFFE_Q_1_D_SB_LUT4_I2_O_SB_LUT4_O_1_I2[1]
.sym 59777 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 59778 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[3]
.sym 59779 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[1]
.sym 59780 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_I3[2]
.sym 59783 soc.cpu.cpu_state_SB_DFF_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_1_I3[0]
.sym 59785 soc.cpu.mem_do_rinst
.sym 59789 soc.cpu.decoded_rs2_SB_DFFE_Q_2_D[1]
.sym 59790 soc.cpu.decoded_rs1_SB_DFFE_Q_1_D[2]
.sym 59791 soc.cpu.cpuregs_raddr2[2]
.sym 59792 soc.cpu.cpuregs_waddr[2]
.sym 59795 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[1]
.sym 59796 soc.cpu.mem_rdata_q[22]
.sym 59797 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[3]
.sym 59798 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 59801 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[1]
.sym 59802 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[2]
.sym 59803 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_16_I3[3]
.sym 59804 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_16_I3[0]
.sym 59805 soc.cpu.decoder_pseudo_trigger_SB_LUT4_I2_O[0]
.sym 59806 clk$SB_IO_IN_$glb_clk
.sym 59807 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_$glb_sr
.sym 59808 soc.cpu.cpuregs.regs.0.0.1_RADDR_1[0]
.sym 59809 soc.cpu.decoded_rs2_SB_DFFE_Q_2_D[1]
.sym 59810 soc.cpu.cpuregs_raddr2[1]
.sym 59811 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_15_I3[0]
.sym 59812 soc.cpu.decoded_imm_j_SB_DFFE_Q_2_D_SB_LUT4_O_I2[0]
.sym 59813 soc.cpu.decoded_rs2_SB_DFFE_Q_4_D[1]
.sym 59814 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_14_I3[0]
.sym 59815 soc.cpu.cpuregs_raddr1[1]
.sym 59820 soc.cpu.decoded_rs2_SB_DFFE_Q_D_SB_LUT4_I2_O[1]
.sym 59821 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_6_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_I1_O[0]
.sym 59822 soc.cpu.mem_rdata_q[22]
.sym 59823 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[1]
.sym 59825 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_1_I3[2]
.sym 59826 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 59827 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 59828 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_I3[2]
.sym 59829 UART_RX_SB_LUT4_I1_I0[3]
.sym 59830 soc.cpu.decoded_rs1_SB_DFFE_Q_1_D[2]
.sym 59831 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[1]
.sym 59832 soc.cpu.instr_timer_SB_DFFE_Q_D_SB_LUT4_O_I1[3]
.sym 59833 soc.cpu.instr_retirq
.sym 59834 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_22_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_I1_O[0]
.sym 59835 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 59837 soc.cpu.decoded_rs1_SB_DFFE_Q_1_D[2]
.sym 59838 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 59839 soc.cpu.cpuregs_waddr[1]
.sym 59840 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_I3[2]
.sym 59841 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1[1]
.sym 59842 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[1]
.sym 59843 soc.cpu.decoded_rs1_SB_DFFE_Q_1_D[2]
.sym 59853 soc.cpu.decoded_rs1_SB_DFFE_Q_1_D[2]
.sym 59855 soc.cpu.decoded_rs1_SB_DFFE_Q_4_D_SB_LUT4_O_I1[2]
.sym 59857 soc.cpu.decoded_rs1_SB_DFFE_Q_4_D_SB_LUT4_O_I1[1]
.sym 59859 soc.cpu.cpuregs_raddr1[3]
.sym 59860 soc.cpu.decoded_imm_j_SB_DFFE_Q_1_D_SB_LUT4_O_I2[0]
.sym 59861 soc.cpu.decoded_rs1_SB_DFFE_Q_4_D[1]
.sym 59863 soc.cpu.decoded_rs1_SB_DFFE_Q_2_D_SB_LUT4_O_I1[3]
.sym 59866 soc.cpu.decoded_rs2_SB_DFFE_Q_2_D[1]
.sym 59869 soc.cpu.decoded_rs1_SB_DFFE_Q_1_D[1]
.sym 59870 soc.cpu.decoded_rs2_SB_DFFE_Q_4_D[1]
.sym 59871 soc.cpu.decoded_rs1_SB_DFFE_Q_2_D_SB_LUT4_O_I1[1]
.sym 59873 soc.cpu.cpuregs.regs.0.0.1_RADDR_1[0]
.sym 59874 soc.cpu.cpuregs_waddr[1]
.sym 59875 soc.cpu.decoded_rs1_SB_DFFE_Q_2_D_SB_LUT4_O_I1[2]
.sym 59876 soc.cpu.decoded_rs1_SB_DFFE_Q_1_D[2]
.sym 59879 soc.cpu.decoded_rs1_SB_DFFE_Q_2_D[1]
.sym 59883 soc.cpu.decoded_rs1_SB_DFFE_Q_4_D[1]
.sym 59890 soc.cpu.cpuregs.regs.0.0.1_RADDR_1[0]
.sym 59891 soc.cpu.cpuregs_waddr[1]
.sym 59895 soc.cpu.decoded_rs1_SB_DFFE_Q_2_D[1]
.sym 59902 soc.cpu.decoded_rs2_SB_DFFE_Q_4_D[1]
.sym 59906 soc.cpu.decoded_rs1_SB_DFFE_Q_4_D_SB_LUT4_O_I1[2]
.sym 59907 soc.cpu.decoded_rs1_SB_DFFE_Q_4_D_SB_LUT4_O_I1[1]
.sym 59909 soc.cpu.decoded_rs1_SB_DFFE_Q_2_D_SB_LUT4_O_I1[2]
.sym 59913 soc.cpu.decoded_rs1_SB_DFFE_Q_1_D[2]
.sym 59914 soc.cpu.cpuregs_raddr1[3]
.sym 59915 soc.cpu.decoded_rs1_SB_DFFE_Q_1_D[1]
.sym 59918 soc.cpu.decoded_rs1_SB_DFFE_Q_2_D_SB_LUT4_O_I1[1]
.sym 59919 soc.cpu.decoded_rs1_SB_DFFE_Q_2_D_SB_LUT4_O_I1[3]
.sym 59920 soc.cpu.decoded_imm_j_SB_DFFE_Q_1_D_SB_LUT4_O_I2[0]
.sym 59921 soc.cpu.decoded_rs1_SB_DFFE_Q_2_D_SB_LUT4_O_I1[2]
.sym 59924 soc.cpu.decoded_rs2_SB_DFFE_Q_2_D[1]
.sym 59928 soc.cpu.decoded_rs1_SB_DFFE_Q_1_D[2]
.sym 59929 clk$SB_IO_IN_$glb_clk
.sym 59931 soc.cpu.decoded_rs1_SB_DFFE_Q_1_D_SB_LUT4_O_I2[3]
.sym 59932 soc.cpu.decoded_rs1_SB_DFFE_Q_3_D_SB_LUT4_O_I2[0]
.sym 59933 soc.cpu.decoded_rs1_SB_DFFE_Q_2_D_SB_LUT4_O_I1[2]
.sym 59934 soc.cpu.decoded_imm[24]
.sym 59935 soc.cpu.decoded_rs1_SB_DFFE_Q_1_D[1]
.sym 59936 soc.cpu.decoded_imm_j_SB_DFFE_Q_1_D_SB_LUT4_O_I2[1]
.sym 59937 soc.cpu.decoded_imm_j_SB_DFFE_Q_9_D_SB_LUT4_O_I3[1]
.sym 59938 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_13_I3[3]
.sym 59948 soc.cpu.next_pc[27]
.sym 59950 soc.cpu.decoded_imm_j_SB_DFFE_Q_D_SB_LUT4_O_I1[1]
.sym 59951 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[1]
.sym 59952 soc.cpu.instr_lh_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 59953 soc.cpu.decoded_rd_SB_DFFE_Q_2_D_SB_LUT4_O_I3[1]
.sym 59956 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 59959 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_6_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_I1_O[0]
.sym 59960 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[2]
.sym 59961 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2[2]
.sym 59962 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[1]
.sym 59965 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[1]
.sym 59966 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 59972 soc.cpu.decoded_rs1_SB_DFFE_Q_1_D[2]
.sym 59974 soc.cpu.cpuregs_raddr1[2]
.sym 59976 soc.cpu.decoded_imm_j_SB_DFFE_Q_2_D_SB_LUT4_O_I2[0]
.sym 59980 soc.cpu.cpuregs_raddr1[0]
.sym 59982 soc.cpu.cpuregs_raddr1[4]
.sym 59984 soc.cpu.decoded_imm_j_SB_DFFE_Q_1_D_SB_LUT4_O_I2[0]
.sym 59985 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[2]
.sym 59987 soc.cpu.cpuregs_raddr1[1]
.sym 59990 soc.cpu.decoded_rs1_SB_DFFE_Q_1_D[2]
.sym 59992 soc.cpu.decoded_rs1_SB_DFFE_Q_D[1]
.sym 59994 soc.cpu.decoded_imm_j_SB_DFFE_Q_9_D_SB_LUT4_O_I3[1]
.sym 59997 soc.cpu.cpuregs.regs.0.0.1_RDATA_15_SB_LUT4_O_I3[2]
.sym 59998 soc.cpu.cpuregs_raddr1[3]
.sym 59999 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[1]
.sym 60000 soc.cpu.decoded_rs1_SB_DFFE_Q_1_D[1]
.sym 60001 soc.cpu.decoded_imm_j_SB_DFFE_Q_1_D_SB_LUT4_O_I2[1]
.sym 60002 soc.cpu.decoded_imm_j[20]
.sym 60005 soc.cpu.decoded_imm_j_SB_DFFE_Q_2_D_SB_LUT4_O_I2[0]
.sym 60007 soc.cpu.decoded_imm_j_SB_DFFE_Q_9_D_SB_LUT4_O_I3[1]
.sym 60011 soc.cpu.cpuregs_raddr1[3]
.sym 60013 soc.cpu.cpuregs_raddr1[4]
.sym 60014 soc.cpu.cpuregs_raddr1[2]
.sym 60020 soc.cpu.decoded_rs1_SB_DFFE_Q_1_D[1]
.sym 60024 soc.cpu.decoded_imm_j_SB_DFFE_Q_1_D_SB_LUT4_O_I2[1]
.sym 60026 soc.cpu.decoded_imm_j_SB_DFFE_Q_9_D_SB_LUT4_O_I3[1]
.sym 60029 soc.cpu.decoded_rs1_SB_DFFE_Q_D[1]
.sym 60031 soc.cpu.decoded_rs1_SB_DFFE_Q_1_D[2]
.sym 60032 soc.cpu.cpuregs_raddr1[4]
.sym 60036 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[1]
.sym 60037 soc.cpu.decoded_imm_j[20]
.sym 60038 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[2]
.sym 60042 soc.cpu.decoded_imm_j_SB_DFFE_Q_1_D_SB_LUT4_O_I2[0]
.sym 60047 soc.cpu.cpuregs_raddr1[0]
.sym 60048 soc.cpu.cpuregs_raddr1[1]
.sym 60050 soc.cpu.cpuregs.regs.0.0.1_RDATA_15_SB_LUT4_O_I3[2]
.sym 60051 soc.cpu.decoded_rs1_SB_DFFE_Q_1_D[2]
.sym 60052 clk$SB_IO_IN_$glb_clk
.sym 60055 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2[2]
.sym 60058 soc.cpu.decoded_rs1_SB_DFFE_Q_D[1]
.sym 60060 soc.cpu.decoded_imm_j_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_I3_O[3]
.sym 60061 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_17_I3[1]
.sym 60068 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[3]
.sym 60071 soc.cpu.instr_lh_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O[2]
.sym 60072 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1[2]
.sym 60074 soc.cpu.decoded_rs1_SB_DFFE_Q_1_D[2]
.sym 60075 soc.cpu.instr_lh_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 60079 soc.cpu.decoded_imm_j_SB_DFFE_Q_D_SB_LUT4_O_I1[1]
.sym 60085 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_17_I3[1]
.sym 60088 soc.cpu.decoded_imm_j[20]
.sym 60089 soc.cpu.cpuregs.regs.0.0.1_RDATA[2]
.sym 60098 soc.cpu.instr_lh_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 60100 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[2]
.sym 60101 soc.cpu.instr_srl_SB_LUT4_I1_1_O[0]
.sym 60102 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 60104 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[1]
.sym 60106 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_22_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_I1_O[0]
.sym 60109 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O[0]
.sym 60110 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 60111 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[1]
.sym 60112 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_I3[2]
.sym 60117 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[1]
.sym 60119 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_6_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_I1_O[0]
.sym 60120 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[2]
.sym 60121 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[2]
.sym 60122 soc.cpu.decoded_rs1_SB_DFFE_Q_1_D[2]
.sym 60123 soc.cpu.decoded_rs1_SB_DFFE_Q_D[1]
.sym 60128 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[1]
.sym 60129 soc.cpu.instr_lh_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 60130 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 60131 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[2]
.sym 60135 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[1]
.sym 60137 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[2]
.sym 60141 soc.cpu.decoded_rs1_SB_DFFE_Q_D[1]
.sym 60146 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O[0]
.sym 60149 soc.cpu.instr_srl_SB_LUT4_I1_1_O[0]
.sym 60152 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[1]
.sym 60154 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[2]
.sym 60155 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[2]
.sym 60158 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_I3[2]
.sym 60160 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O[0]
.sym 60164 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[1]
.sym 60165 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 60166 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[1]
.sym 60170 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_I3[2]
.sym 60172 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_6_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_I1_O[0]
.sym 60173 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_22_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_I1_O[0]
.sym 60174 soc.cpu.decoded_rs1_SB_DFFE_Q_1_D[2]
.sym 60175 clk$SB_IO_IN_$glb_clk
.sym 60189 soc.cpu.instr_timer_SB_DFFE_Q_D_SB_LUT4_O_I1[0]
.sym 60191 soc.cpu.instr_lh_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O[2]
.sym 60192 soc.cpu.decoded_rs1_SB_DFFE_Q_1_D[2]
.sym 60194 soc.cpu.instr_lh_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 60195 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 60197 soc.cpu.instr_timer_SB_DFFE_Q_D_SB_LUT4_O_I1[0]
.sym 60198 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 60311 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[1]
.sym 60318 soc.cpu.decoded_rd[0]
.sym 60374 UART_TX$SB_IO_OUT
.sym 60385 UART_TX$SB_IO_OUT
.sym 60432 $PACKER_VCC_NET
.sym 60443 UART_RX_SB_LUT4_I1_O
.sym 60444 soc.simpleuart.recv_state[3]
.sym 60451 soc.simpleuart.recv_state[2]
.sym 60453 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_I3[0]
.sym 60457 soc.spimemio.softreset_SB_DFFSS_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O[0]
.sym 60463 UART_RX_SB_LUT4_I1_I2[0]
.sym 60464 soc.simpleuart.recv_state[0]
.sym 60468 soc.simpleuart.recv_state[3]
.sym 60470 soc.simpleuart.recv_state[1]
.sym 60473 $nextpnr_ICESTORM_LC_47$O
.sym 60475 soc.simpleuart.recv_state[0]
.sym 60479 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 60481 soc.simpleuart.recv_state[1]
.sym 60485 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 60486 soc.spimemio.softreset_SB_DFFSS_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O[0]
.sym 60487 soc.simpleuart.recv_state[2]
.sym 60489 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 60493 soc.spimemio.softreset_SB_DFFSS_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O[0]
.sym 60494 soc.simpleuart.recv_state[3]
.sym 60495 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 60498 soc.simpleuart.recv_state[1]
.sym 60500 soc.simpleuart.recv_state[3]
.sym 60501 soc.simpleuart.recv_state[2]
.sym 60504 soc.simpleuart.recv_state[0]
.sym 60505 soc.simpleuart.recv_state[1]
.sym 60506 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_I3[0]
.sym 60507 UART_RX_SB_LUT4_I1_I2[0]
.sym 60510 soc.simpleuart.recv_state[3]
.sym 60511 soc.simpleuart.recv_state[0]
.sym 60512 soc.simpleuart.recv_state[1]
.sym 60513 soc.simpleuart.recv_state[2]
.sym 60516 soc.simpleuart.recv_state[0]
.sym 60517 soc.simpleuart.recv_state[1]
.sym 60518 soc.simpleuart.recv_state[2]
.sym 60519 soc.simpleuart.recv_state[3]
.sym 60520 UART_RX_SB_LUT4_I1_O
.sym 60521 clk$SB_IO_IN_$glb_clk
.sym 60522 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 60527 flash_io2_oe_SB_LUT4_O_I1[2]
.sym 60528 soc.spimemio.config_oe[0]
.sym 60529 soc.spimemio.config_oe[3]
.sym 60530 soc.spimemio.config_oe[1]
.sym 60534 soc.spimemio.config_oe_SB_DFFESR_Q_E
.sym 60537 soc.simpleuart.recv_pattern[7]
.sym 60540 iomem_wdata[31]
.sym 60541 soc.spimemio.dout_data[3]
.sym 60543 $PACKER_VCC_NET
.sym 60544 flash_io1_do
.sym 60548 flash_io1_di
.sym 60550 UART_TX$SB_IO_OUT
.sym 60556 UART_RX$SB_IO_IN
.sym 60557 soc.simpleuart.recv_pattern[2]
.sym 60570 soc.simpleuart.recv_pattern[5]
.sym 60573 flash_io2_oe_SB_LUT4_O_I1[2]
.sym 60575 iomem_wdata[11]
.sym 60577 soc.simpleuart.recv_pattern[4]
.sym 60578 UART_RX_SB_LUT4_I1_O
.sym 60579 iomem_wstrb[1]
.sym 60586 soc.simpleuart.recv_pattern[1]
.sym 60587 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_I3[0]
.sym 60591 iomem_wdata[10]
.sym 60607 soc.simpleuart.recv_pattern[7]
.sym 60610 soc.simpleuart.recv_pattern[1]
.sym 60611 soc.simpleuart.recv_pattern[5]
.sym 60612 UART_RX$SB_IO_IN
.sym 60613 soc.simpleuart.recv_pattern[2]
.sym 60620 soc.simpleuart.recv_pattern[3]
.sym 60625 soc.simpleuart.recv_pattern[6]
.sym 60630 soc.simpleuart.recv_pattern[4]
.sym 60631 soc.simpleuart.recv_pattern_SB_DFFESR_Q_E
.sym 60640 soc.simpleuart.recv_pattern[4]
.sym 60646 soc.simpleuart.recv_pattern[3]
.sym 60652 soc.simpleuart.recv_pattern[5]
.sym 60657 UART_RX$SB_IO_IN
.sym 60663 soc.simpleuart.recv_pattern[1]
.sym 60669 soc.simpleuart.recv_pattern[7]
.sym 60673 soc.simpleuart.recv_pattern[2]
.sym 60681 soc.simpleuart.recv_pattern[6]
.sym 60683 soc.simpleuart.recv_pattern_SB_DFFESR_Q_E
.sym 60684 clk$SB_IO_IN_$glb_clk
.sym 60685 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 60692 soc.spimemio.dout_tag[1]
.sym 60696 soc.simpleuart_reg_div_do[6]
.sym 60698 flash_io1_di
.sym 60699 flash_io0_di
.sym 60700 soc.spimemio.config_do_SB_DFFESR_Q_E
.sym 60702 UART_RX_SB_LUT4_I1_I0[3]
.sym 60703 soc.spimemio.config_oe_SB_DFFESR_Q_E
.sym 60706 soc.spimemio.config_oe_SB_DFFESR_Q_E
.sym 60710 soc.simpleuart.recv_divcnt[14]
.sym 60711 flash_csb_SB_LUT4_I1_O_SB_LUT4_O_1_I3[2]
.sym 60716 soc.spimemio.dout_data[1]
.sym 60727 soc.spimemio.softreset_SB_DFFSS_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O[0]
.sym 60728 UART_RX_SB_LUT4_I1_I0[3]
.sym 60730 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_I1[30]
.sym 60731 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_I2[31]
.sym 60735 soc.simpleuart.recv_pattern[3]
.sym 60736 UART_RX_SB_LUT4_I1_I0[2]
.sym 60739 UART_RX_SB_LUT4_I1_I2[0]
.sym 60741 soc.simpleuart.recv_state[0]
.sym 60747 UART_RX$SB_IO_IN
.sym 60752 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_I3[0]
.sym 60754 soc.simpleuart.recv_buf_data_SB_DFFESR_Q_E
.sym 60757 UART_RX_SB_LUT4_I1_I0[0]
.sym 60761 UART_RX_SB_LUT4_I1_I2[0]
.sym 60762 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_I3[0]
.sym 60766 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_I1[30]
.sym 60767 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_I2[31]
.sym 60768 soc.simpleuart.recv_state[0]
.sym 60769 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_I3[0]
.sym 60778 soc.simpleuart.recv_pattern[3]
.sym 60784 UART_RX$SB_IO_IN
.sym 60785 UART_RX_SB_LUT4_I1_I0[3]
.sym 60786 UART_RX_SB_LUT4_I1_I0[2]
.sym 60787 UART_RX_SB_LUT4_I1_I0[0]
.sym 60796 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_I3[0]
.sym 60797 soc.simpleuart.recv_state[0]
.sym 60802 UART_RX_SB_LUT4_I1_I0[3]
.sym 60803 soc.spimemio.softreset_SB_DFFSS_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O[0]
.sym 60805 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_I2[31]
.sym 60806 soc.simpleuart.recv_buf_data_SB_DFFESR_Q_E
.sym 60807 clk$SB_IO_IN_$glb_clk
.sym 60808 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 60810 soc.spimemio.config_cont_SB_LUT4_I1_O[1]
.sym 60811 soc.spimemio.dout_tag[0]
.sym 60813 soc.spimemio.dout_tag[2]
.sym 60814 soc.spimemio.softreset_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 60825 flash_io0_oe
.sym 60826 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_I1[30]
.sym 60829 soc.simpleuart.recv_buf_data[3]
.sym 60832 $PACKER_VCC_NET
.sym 60833 soc.spimemio.rd_inc
.sym 60834 soc.cpu.mem_rdata_latched_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[3]
.sym 60835 soc.simpleuart.recv_buf_data_SB_DFFESR_Q_E
.sym 60836 soc.spimemio.softreset_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 60839 iomem_addr[4]
.sym 60840 soc.simpleuart.recv_pattern[2]
.sym 60841 soc.spimemio.dout_data[6]
.sym 60842 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I1_O[1]
.sym 60844 soc.spimemio.config_cont_SB_LUT4_I1_O[1]
.sym 60851 UART_RX_SB_LUT4_I1_I2[0]
.sym 60853 soc.spimemio.din_valid_SB_DFFSR_Q_D_SB_LUT4_O_I2[2]
.sym 60855 soc.spimemio.config_qspi_SB_LUT4_I0_O[1]
.sym 60859 UART_RX_SB_LUT4_I1_I0[2]
.sym 60866 soc.spimemio.rd_wait_SB_LUT4_I1_O[3]
.sym 60870 soc.simpleuart.recv_divcnt[14]
.sym 60877 soc.spimemio.din_ddr_SB_LUT4_I0_I3[0]
.sym 60879 soc.spimemio.din_valid_SB_DFFSR_Q_R
.sym 60883 UART_RX_SB_LUT4_I1_I0[2]
.sym 60884 UART_RX_SB_LUT4_I1_I2[0]
.sym 60889 soc.spimemio.config_qspi_SB_LUT4_I0_O[1]
.sym 60890 soc.spimemio.din_ddr_SB_LUT4_I0_I3[0]
.sym 60891 soc.spimemio.din_valid_SB_DFFSR_Q_D_SB_LUT4_O_I2[2]
.sym 60892 soc.spimemio.rd_wait_SB_LUT4_I1_O[3]
.sym 60914 soc.simpleuart.recv_divcnt[14]
.sym 60930 clk$SB_IO_IN_$glb_clk
.sym 60931 soc.spimemio.din_valid_SB_DFFSR_Q_R
.sym 60932 soc.spimemio.din_valid_SB_DFFSR_Q_R
.sym 60933 soc.spimemio.din_data[7]
.sym 60935 soc.spimemio.din_data[4]
.sym 60938 soc.spimemio.config_qspi_SB_LUT4_I0_O_SB_LUT4_I3_O[1]
.sym 60948 soc.spimemio.din_valid
.sym 60949 soc.spimemio.xfer.xfer_tag[0]
.sym 60952 soc.spimemio.rd_inc_SB_DFFESR_Q_R[1]
.sym 60953 soc.spimemio.xfer.xfer_tag[2]
.sym 60956 soc.spimemio.config_qspi_SB_LUT4_I0_I3[2]
.sym 60957 soc.spimemio.config_qspi_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_O_I3[3]
.sym 60958 soc.spimemio.state_SB_DFF_Q_3_D_SB_LUT4_O_I2[1]
.sym 60959 flash_clk_SB_LUT4_I1_I2[3]
.sym 60960 soc.simpleuart.recv_pattern[5]
.sym 60961 soc.spimemio.rd_inc
.sym 60962 soc.simpleuart_reg_div_do[2]
.sym 60964 soc.spimemio.din_ddr_SB_LUT4_I0_I2[0]
.sym 60965 soc.spimemio.din_valid_SB_DFFSR_Q_R
.sym 60966 soc.simpleuart.recv_pattern[4]
.sym 60967 iomem_wstrb[1]
.sym 60975 iomem_wdata[6]
.sym 60978 iomem_wdata[5]
.sym 60984 soc.simpleuart.cfg_divider_SB_DFFESS_Q_E
.sym 60989 soc.simpleuart.recv_divcnt[12]
.sym 60991 UART_RX_SB_LUT4_I1_I2_SB_LUT4_I3_O[2]
.sym 60993 soc.simpleuart.recv_divcnt[10]
.sym 60994 iomem_wdata[1]
.sym 60999 soc.simpleuart.recv_divcnt[13]
.sym 61003 soc.simpleuart.recv_divcnt[11]
.sym 61007 soc.simpleuart.recv_divcnt[13]
.sym 61015 iomem_wdata[6]
.sym 61018 soc.simpleuart.recv_divcnt[12]
.sym 61027 UART_RX_SB_LUT4_I1_I2_SB_LUT4_I3_O[2]
.sym 61031 iomem_wdata[1]
.sym 61037 soc.simpleuart.recv_divcnt[10]
.sym 61043 soc.simpleuart.recv_divcnt[11]
.sym 61048 iomem_wdata[5]
.sym 61052 soc.simpleuart.cfg_divider_SB_DFFESS_Q_E
.sym 61053 clk$SB_IO_IN_$glb_clk
.sym 61054 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 61055 soc.simpleuart.recv_buf_data[4]
.sym 61056 soc.spimemio.config_qspi_SB_LUT4_I0_O[3]
.sym 61057 soc.spimemio.config_cont_SB_LUT4_I1_O[2]
.sym 61058 soc.simpleuart.recv_buf_data[1]
.sym 61059 soc.simpleuart.recv_buf_data[5]
.sym 61060 soc.spimemio.rd_inc_SB_DFFESR_Q_R[0]
.sym 61061 soc.simpleuart.recv_buf_data[2]
.sym 61062 soc.spimemio.state_SB_DFF_Q_3_D_SB_LUT4_O_I2[1]
.sym 61063 $PACKER_VCC_NET
.sym 61066 $PACKER_VCC_NET
.sym 61069 iomem_wdata[6]
.sym 61070 soc.simpleuart.cfg_divider_SB_DFFESS_Q_E
.sym 61071 soc.simpleuart_reg_div_do[6]
.sym 61072 soc.spimemio.valid_SB_LUT4_O_I0_SB_LUT4_I3_O[0]
.sym 61073 soc.spimemio.din_tag_SB_DFFESR_Q_E
.sym 61075 soc.spimemio.din_valid_SB_DFFSR_Q_D_SB_LUT4_O_I2[2]
.sym 61076 iomem_wdata[1]
.sym 61077 soc.spimemio.config_qspi_SB_LUT4_I0_O[2]
.sym 61079 soc.simpleuart.recv_pattern[1]
.sym 61081 UART_TX_SB_DFFESS_Q_S[1]
.sym 61082 soc.spimemio.config_cont_SB_LUT4_I1_O[1]
.sym 61083 soc.simpleuart_reg_div_do[13]
.sym 61084 soc.simpleuart_reg_div_do[1]
.sym 61085 flash_clk_SB_LUT4_I1_I2_SB_LUT4_O_I2[3]
.sym 61086 soc.spimemio_cfgreg_do[21]
.sym 61087 soc.spimemio.valid_SB_LUT4_O_I0_SB_LUT4_I3_O[0]
.sym 61088 UART_TX_SB_DFFESS_Q_S[1]
.sym 61089 soc.cpu.mem_rdata_SB_LUT4_O_3_I0_SB_LUT4_O_I3[3]
.sym 61090 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I1_O[1]
.sym 61096 $PACKER_VCC_NET
.sym 61098 soc.spimemio.rd_inc_SB_DFFESR_Q_E
.sym 61109 soc.simpleuart.recv_divcnt[15]
.sym 61114 soc.simpleuart.recv_divcnt[17]
.sym 61116 soc.simpleuart.recv_divcnt[18]
.sym 61117 soc.spimemio.rd_inc_SB_DFFESR_Q_R[0]
.sym 61118 soc.simpleuart.recv_divcnt[23]
.sym 61120 soc.simpleuart.recv_divcnt[16]
.sym 61123 soc.spimemio.rd_inc_SB_DFFESR_Q_R[1]
.sym 61124 soc.spimemio.din_ddr_SB_LUT4_I0_I2[0]
.sym 61125 soc.spimemio.rd_inc_SB_DFFESR_Q_R[0]
.sym 61126 soc.simpleuart.recv_divcnt[19]
.sym 61129 $PACKER_VCC_NET
.sym 61135 soc.spimemio.din_ddr_SB_LUT4_I0_I2[0]
.sym 61136 soc.spimemio.rd_inc_SB_DFFESR_Q_R[1]
.sym 61137 soc.spimemio.rd_inc_SB_DFFESR_Q_R[0]
.sym 61142 soc.simpleuart.recv_divcnt[16]
.sym 61148 soc.simpleuart.recv_divcnt[17]
.sym 61153 soc.simpleuart.recv_divcnt[18]
.sym 61159 soc.simpleuart.recv_divcnt[19]
.sym 61165 soc.simpleuart.recv_divcnt[15]
.sym 61174 soc.simpleuart.recv_divcnt[23]
.sym 61175 soc.spimemio.rd_inc_SB_DFFESR_Q_E
.sym 61176 clk$SB_IO_IN_$glb_clk
.sym 61177 soc.spimemio.rd_inc_SB_DFFESR_Q_R[0]
.sym 61178 soc.spimemio.config_qspi_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_O_I3[3]
.sym 61179 flash_clk_SB_LUT4_I1_I2[3]
.sym 61180 flash_clk_SB_LUT4_I1_I2_SB_LUT4_O_I2[2]
.sym 61181 soc.spimemio.config_cont_SB_LUT4_I1_O[3]
.sym 61182 soc.spimemio.config_qspi_SB_LUT4_I2_1_O[2]
.sym 61183 soc.simpleuart.send_dummy_SB_LUT4_I1_O_SB_LUT4_O_2_I0_SB_LUT4_I0_O_SB_LUT4_O_I2[2]
.sym 61184 soc.spimemio.config_qspi_SB_LUT4_I1_O[1]
.sym 61185 soc.spimemio.config_qspi_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3[3]
.sym 61190 soc.spimemio.rd_wait_SB_LUT4_I1_O[3]
.sym 61194 soc.spimemio.rd_inc_SB_DFFESR_Q_E
.sym 61197 soc.spimemio.config_qspi_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_O_4_I2_SB_LUT4_O_1_I2[0]
.sym 61202 soc.spimemio.din_data[6]
.sym 61203 flash_csb_SB_LUT4_I1_O_SB_LUT4_O_1_I3[2]
.sym 61204 soc.spimemio.dout_data[1]
.sym 61206 soc.spimemio.din_data[1]
.sym 61207 soc.spimemio.config_qspi_SB_LUT4_I1_O[1]
.sym 61208 soc.spimemio.rd_valid_SB_LUT4_I3_O[0]
.sym 61209 soc.spimemio.config_qspi_SB_LUT4_I0_I3[3]
.sym 61210 soc.simpleuart.recv_buf_data[2]
.sym 61211 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_I1_SB_CARRY_CO_I1[15]
.sym 61212 UART_TX_SB_DFFESS_Q_S[0]
.sym 61213 soc.spimemio_cfgreg_do[22]
.sym 61219 soc.spimemio.rd_inc
.sym 61221 soc.spimemio.rd_wait_SB_DFFESR_Q_E
.sym 61222 soc.simpleuart.recv_divcnt[22]
.sym 61223 soc.simpleuart.recv_buf_data[5]
.sym 61225 flash_csb_SB_LUT4_I1_I2_SB_LUT4_O_I3[0]
.sym 61226 soc.spimemio.din_ddr_SB_LUT4_I0_I2[0]
.sym 61227 soc.simpleuart.recv_buf_data[3]
.sym 61230 soc.spimemio.rd_inc_SB_DFFESR_Q_R[1]
.sym 61232 flash_csb_SB_LUT4_I1_O_SB_LUT4_O_1_I3[1]
.sym 61233 soc.simpleuart.recv_divcnt[28]
.sym 61237 soc.simpleuart.recv_divcnt[21]
.sym 61241 soc.simpleuart.recv_divcnt[31]
.sym 61253 soc.simpleuart.recv_divcnt[28]
.sym 61259 soc.simpleuart.recv_divcnt[31]
.sym 61266 soc.simpleuart.recv_divcnt[21]
.sym 61271 soc.spimemio.rd_inc
.sym 61276 flash_csb_SB_LUT4_I1_O_SB_LUT4_O_1_I3[1]
.sym 61277 soc.spimemio.din_ddr_SB_LUT4_I0_I2[0]
.sym 61278 soc.spimemio.rd_inc_SB_DFFESR_Q_R[1]
.sym 61282 soc.simpleuart.recv_buf_data[3]
.sym 61283 flash_csb_SB_LUT4_I1_I2_SB_LUT4_O_I3[0]
.sym 61291 soc.simpleuart.recv_divcnt[22]
.sym 61295 soc.simpleuart.recv_buf_data[5]
.sym 61297 flash_csb_SB_LUT4_I1_I2_SB_LUT4_O_I3[0]
.sym 61298 soc.spimemio.rd_wait_SB_DFFESR_Q_E
.sym 61299 clk$SB_IO_IN_$glb_clk
.sym 61300 flash_csb_SB_LUT4_I1_O_SB_LUT4_O_1_I3[1]
.sym 61301 soc.spimemio.din_data[1]
.sym 61302 soc.spimemio.config_qspi_SB_LUT4_I2_1_O[3]
.sym 61304 soc.spimemio.din_data[0]
.sym 61305 soc.spimemio.xfer.flash_io2_di_SB_LUT4_I1_I2[2]
.sym 61306 soc.spimemio.config_cont_SB_LUT4_I1_1_O[3]
.sym 61307 soc.spimemio.din_data[6]
.sym 61308 soc.simpleuart.send_dummy_SB_LUT4_I1_O_SB_LUT4_O_2_I0_SB_LUT4_I0_O[2]
.sym 61313 soc.spimemio.din_ddr_SB_LUT4_I0_I2[1]
.sym 61314 soc.spimemio.config_qspi_SB_LUT4_I1_O[1]
.sym 61317 soc.spimemio.rd_wait_SB_DFFESR_Q_E
.sym 61319 iomem_addr[22]
.sym 61320 $PACKER_VCC_NET
.sym 61321 soc.spimemio.din_ddr_SB_LUT4_I0_I3[0]
.sym 61322 flash_clk_SB_LUT4_I1_I2[3]
.sym 61323 $PACKER_VCC_NET
.sym 61325 iomem_wdata[31]
.sym 61326 soc.spimemio.config_qspi_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_O_4_I2_SB_LUT4_O_1_I2[0]
.sym 61327 soc.cpu.mem_rdata_latched_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[3]
.sym 61328 soc.spimemio.rd_wait
.sym 61329 iomem_addr[15]
.sym 61330 iomem_addr[4]
.sym 61331 soc.simpleuart.recv_buf_data_SB_DFFESR_Q_E
.sym 61332 iomem_wdata[25]
.sym 61333 soc.spimemio.dout_data[6]
.sym 61334 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I1_O[1]
.sym 61335 iomem_addr[14]
.sym 61336 soc.spimemio.config_cont_SB_LUT4_I1_O[1]
.sym 61342 UART_RX_SB_LUT4_I1_I2[0]
.sym 61344 soc.simpleuart_reg_div_do[3]
.sym 61346 soc.spimemio.softreset_SB_DFFSS_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O[2]
.sym 61347 soc.spimemio.xfer.flash_io3_di_SB_LUT4_I1_I2_SB_LUT4_O_I2[2]
.sym 61349 flash_csb_SB_LUT4_I1_I2_SB_LUT4_O_I2[2]
.sym 61350 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_I2[31]
.sym 61353 flash_csb_SB_LUT4_I1_I2_SB_LUT4_O_I2[1]
.sym 61354 UART_RX_SB_LUT4_I1_I0[3]
.sym 61357 flash_clk_SB_LUT4_I1_I2_SB_LUT4_O_I2[3]
.sym 61358 UART_TX_SB_DFFESS_Q_S[1]
.sym 61361 UART_TX_SB_DFFESS_Q_S[1]
.sym 61364 flash_csb_SB_LUT4_I1_I2_SB_LUT4_O_I3[0]
.sym 61368 iomem_wstrb[1]
.sym 61370 soc.simpleuart.recv_buf_data[2]
.sym 61372 UART_TX_SB_DFFESS_Q_S[0]
.sym 61375 flash_clk_SB_LUT4_I1_I2_SB_LUT4_O_I2[3]
.sym 61376 UART_TX_SB_DFFESS_Q_S[1]
.sym 61377 flash_csb_SB_LUT4_I1_I2_SB_LUT4_O_I2[1]
.sym 61378 flash_csb_SB_LUT4_I1_I2_SB_LUT4_O_I2[2]
.sym 61387 UART_TX_SB_DFFESS_Q_S[1]
.sym 61388 iomem_wstrb[1]
.sym 61390 UART_RX_SB_LUT4_I1_I0[3]
.sym 61393 UART_TX_SB_DFFESS_Q_S[1]
.sym 61394 flash_clk_SB_LUT4_I1_I2_SB_LUT4_O_I2[3]
.sym 61395 soc.spimemio.xfer.flash_io3_di_SB_LUT4_I1_I2_SB_LUT4_O_I2[2]
.sym 61396 soc.simpleuart_reg_div_do[3]
.sym 61399 flash_csb_SB_LUT4_I1_I2_SB_LUT4_O_I3[0]
.sym 61400 UART_TX_SB_DFFESS_Q_S[0]
.sym 61401 flash_clk_SB_LUT4_I1_I2_SB_LUT4_O_I2[3]
.sym 61405 soc.simpleuart.recv_buf_data[2]
.sym 61408 flash_csb_SB_LUT4_I1_I2_SB_LUT4_O_I3[0]
.sym 61411 UART_RX_SB_LUT4_I1_I2[0]
.sym 61413 soc.spimemio.softreset_SB_DFFSS_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O[2]
.sym 61414 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_I2[31]
.sym 61417 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_I2[31]
.sym 61418 UART_RX_SB_LUT4_I1_I2[0]
.sym 61419 UART_RX_SB_LUT4_I1_I0[3]
.sym 61422 clk$SB_IO_IN_$glb_clk
.sym 61423 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 61424 soc.spimemio.config_cont_SB_LUT4_I1_1_O[2]
.sym 61425 soc.spimemio.xfer.flash_io0_di_SB_LUT4_I1_1_O[0]
.sym 61426 flash_csb_SB_LUT4_I1_O[0]
.sym 61427 soc.spimemio.config_qspi_SB_LUT4_I0_I3[3]
.sym 61428 soc.spimemio.config_qspi_SB_LUT4_I2_1_O_SB_LUT4_O_I3[1]
.sym 61429 soc.spimemio_cfgreg_do[22]
.sym 61430 flash_io2_oe_SB_LUT4_I0_I3[0]
.sym 61431 soc.spimemio.xfer.flash_io3_di_SB_LUT4_I1_O[0]
.sym 61437 $PACKER_VCC_NET
.sym 61438 soc.spimemio.config_qspi_SB_LUT4_I0_O[2]
.sym 61439 soc.spimemio.din_data[0]
.sym 61443 soc.spimemio.config_cont_SB_LUT4_I1_1_O[1]
.sym 61444 soc.spimemio.config_qspi_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_O_4_I2_SB_LUT4_O_1_I2[0]
.sym 61446 $PACKER_VCC_NET
.sym 61448 soc.spimemio.din_data_SB_DFFESS_Q_S
.sym 61449 soc.cpu.mem_rdata_latched_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0[0]
.sym 61450 soc.simpleuart_reg_div_do[2]
.sym 61451 soc.spimemio_cfgreg_do[22]
.sym 61452 iomem_addr[20]
.sym 61453 flash_io2_oe_SB_LUT4_I0_I3[0]
.sym 61454 iomem_wstrb[1]
.sym 61455 soc.simpleuart_reg_div_do[25]
.sym 61457 flash_csb_SB_LUT4_I1_I2_SB_LUT4_O_I3[0]
.sym 61458 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_21_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 61459 soc.spimemio_cfgreg_do[16]
.sym 61471 flash_csb_SB_LUT4_I1_I2_SB_LUT4_O_I3[0]
.sym 61474 soc.simpleuart.recv_pattern[0]
.sym 61476 soc.simpleuart.recv_buf_data_SB_DFFESR_Q_E
.sym 61477 soc.simpleuart_reg_div_do[0]
.sym 61478 soc.spimemio.xfer.flash_io0_di_SB_LUT4_I1_1_I2_SB_LUT4_O_I2[2]
.sym 61483 iomem_wstrb[2]
.sym 61486 UART_TX_SB_DFFESS_Q_S[1]
.sym 61487 soc.simpleuart.recv_buf_data[0]
.sym 61489 UART_RX_SB_LUT4_I1_I0[3]
.sym 61490 flash_clk_SB_LUT4_I1_I2_SB_LUT4_O_I2[3]
.sym 61494 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I1_O[1]
.sym 61498 iomem_wstrb[2]
.sym 61499 UART_RX_SB_LUT4_I1_I0[3]
.sym 61501 UART_TX_SB_DFFESS_Q_S[1]
.sym 61516 UART_RX_SB_LUT4_I1_I0[3]
.sym 61517 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I1_O[1]
.sym 61518 UART_TX_SB_DFFESS_Q_S[1]
.sym 61522 soc.spimemio.xfer.flash_io0_di_SB_LUT4_I1_1_I2_SB_LUT4_O_I2[2]
.sym 61523 soc.simpleuart_reg_div_do[0]
.sym 61524 flash_clk_SB_LUT4_I1_I2_SB_LUT4_O_I2[3]
.sym 61525 UART_TX_SB_DFFESS_Q_S[1]
.sym 61529 soc.simpleuart.recv_buf_data[0]
.sym 61531 flash_csb_SB_LUT4_I1_I2_SB_LUT4_O_I3[0]
.sym 61536 soc.simpleuart.recv_pattern[0]
.sym 61544 soc.simpleuart.recv_buf_data_SB_DFFESR_Q_E
.sym 61545 clk$SB_IO_IN_$glb_clk
.sym 61546 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 61548 soc.spimemio.xfer.flash_io3_di_SB_LUT4_I1_O[1]
.sym 61549 soc.spimemio.xfer.flash_io3_di_SB_LUT4_I1_O_SB_LUT4_I0_O[1]
.sym 61550 flash_io3_oe_SB_LUT4_I0_I2[2]
.sym 61552 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_28_I1_SB_LUT4_O_1_I2[1]
.sym 61553 soc.spimemio.buffer[14]
.sym 61554 flash_io0_oe_SB_LUT4_I1_I2[2]
.sym 61559 iomem_addr[5]
.sym 61562 flash_io3_di
.sym 61563 iomem_wdata[22]
.sym 61565 soc.simpleuart_reg_div_do[0]
.sym 61566 soc.simpleuart.send_dummy_SB_LUT4_I3_I2_SB_LUT4_I1_I0[31]
.sym 61567 UART_RX_SB_LUT4_I1_I0[3]
.sym 61569 flash_io0_di
.sym 61571 soc.simpleuart_reg_div_do[13]
.sym 61572 UART_TX_SB_DFFESS_Q_S[1]
.sym 61573 soc.spimemio_cfgreg_do[21]
.sym 61574 soc.simpleuart_reg_div_do[30]
.sym 61575 iomem_wdata[30]
.sym 61576 flash_clk_SB_LUT4_I1_I2_SB_LUT4_O_I2[3]
.sym 61577 soc.cpu.next_pc[2]
.sym 61578 soc.spimemio.valid_SB_LUT4_O_I0_SB_LUT4_I3_O[0]
.sym 61579 soc.cpu.mem_la_firstword_xfer
.sym 61581 soc.cpu.mem_rdata_SB_LUT4_O_3_I0_SB_LUT4_O_I3[3]
.sym 61582 flash_clk_SB_LUT4_I1_I2[0]
.sym 61594 soc.simpleuart.recv_pattern[6]
.sym 61595 iomem_addr[2]
.sym 61596 UART_TX_SB_DFFESS_Q_S[1]
.sym 61599 soc.cpu.mem_rdata_latched_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[3]
.sym 61601 soc.simpleuart_reg_div_do[12]
.sym 61606 soc.simpleuart.recv_buf_data_SB_DFFESR_Q_E
.sym 61610 soc.simpleuart.recv_pattern[7]
.sym 61613 iomem_addr[4]
.sym 61618 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_21_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 61623 soc.simpleuart.recv_pattern[6]
.sym 61628 iomem_addr[4]
.sym 61641 iomem_addr[2]
.sym 61657 soc.cpu.mem_rdata_latched_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[3]
.sym 61658 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_21_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 61659 soc.simpleuart_reg_div_do[12]
.sym 61660 UART_TX_SB_DFFESS_Q_S[1]
.sym 61664 soc.simpleuart.recv_pattern[7]
.sym 61667 soc.simpleuart.recv_buf_data_SB_DFFESR_Q_E
.sym 61668 clk$SB_IO_IN_$glb_clk
.sym 61669 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 61670 flash_io1_oe_SB_LUT4_I0_I2[3]
.sym 61671 soc.cpu.mem_rdata_SB_LUT4_O_15_I0[0]
.sym 61672 flash_clk_SB_LUT4_I1_I2[2]
.sym 61673 flash_io1_oe_SB_LUT4_I0_O[0]
.sym 61674 soc.cpu.mem_rdata_SB_LUT4_O_14_I0[0]
.sym 61675 soc.spimemio_cfgreg_do[16]
.sym 61676 flash_csb_SB_LUT4_I1_O[1]
.sym 61677 flash_io1_oe_SB_LUT4_I0_I2[2]
.sym 61682 iomem_addr[4]
.sym 61685 soc.spimemio.xfer.flash_io3_di_SB_LUT4_I1_O_SB_LUT4_O_1_I3[2]
.sym 61686 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[2]
.sym 61693 soc.spimemio.xfer.flash_io3_di_SB_LUT4_I1_O_SB_LUT4_I0_O[1]
.sym 61694 iomem_wstrb[2]
.sym 61695 flash_csb_SB_LUT4_I1_O_SB_LUT4_O_1_I3[2]
.sym 61696 iomem_addr[12]
.sym 61697 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3[0]
.sym 61698 iomem_addr[3]
.sym 61699 soc.cpu.mem_do_prefetch_SB_LUT4_I3_1_O[1]
.sym 61700 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_28_I1_SB_LUT4_O_1_I2[1]
.sym 61701 soc.spimemio.dout_data[1]
.sym 61702 soc.spimemio.buffer[14]
.sym 61703 UART_TX_SB_DFFESS_Q_S[0]
.sym 61711 soc.simpleuart.recv_buf_data[6]
.sym 61712 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_21_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 61715 soc.cpu.mem_do_prefetch_SB_LUT4_I3_1_O[1]
.sym 61716 soc.cpu.mem_rdata_latched_SB_LUT4_O_2_I0_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 61717 soc.simpleuart_reg_div_do[15]
.sym 61718 soc.simpleuart.recv_buf_data[7]
.sym 61721 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 61722 soc.simpleuart_reg_div_do[14]
.sym 61724 soc.cpu.mem_rdata_latched_SB_LUT4_O_2_I0_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1[2]
.sym 61727 soc.cpu.pcpi_rs1[2]
.sym 61728 soc.simpleuart_reg_div_do[17]
.sym 61729 flash_clk_SB_LUT4_I1_I2_SB_LUT4_O_I2[3]
.sym 61735 UART_TX_SB_DFFESS_Q_S[1]
.sym 61736 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_21_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 61737 soc.cpu.next_pc[2]
.sym 61738 soc.cpu.mem_wstrb_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I2_O
.sym 61739 soc.cpu.mem_la_firstword_xfer
.sym 61740 soc.simpleuart_reg_div_do[16]
.sym 61741 soc.simpleuart_reg_div_do[6]
.sym 61742 soc.simpleuart_reg_div_do[7]
.sym 61744 soc.simpleuart_reg_div_do[16]
.sym 61747 UART_TX_SB_DFFESS_Q_S[1]
.sym 61750 soc.simpleuart.recv_buf_data[7]
.sym 61751 soc.simpleuart_reg_div_do[7]
.sym 61752 UART_TX_SB_DFFESS_Q_S[1]
.sym 61753 flash_clk_SB_LUT4_I1_I2_SB_LUT4_O_I2[3]
.sym 61757 UART_TX_SB_DFFESS_Q_S[1]
.sym 61759 soc.simpleuart_reg_div_do[17]
.sym 61763 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_21_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 61764 soc.cpu.mem_rdata_latched_SB_LUT4_O_2_I0_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 61765 soc.cpu.mem_rdata_latched_SB_LUT4_O_2_I0_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1[2]
.sym 61768 soc.simpleuart_reg_div_do[15]
.sym 61769 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 61770 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_21_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 61771 UART_TX_SB_DFFESS_Q_S[1]
.sym 61774 UART_TX_SB_DFFESS_Q_S[1]
.sym 61775 soc.simpleuart.recv_buf_data[6]
.sym 61776 soc.simpleuart_reg_div_do[6]
.sym 61777 flash_clk_SB_LUT4_I1_I2_SB_LUT4_O_I2[3]
.sym 61780 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_21_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 61781 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_21_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 61782 soc.simpleuart_reg_div_do[14]
.sym 61783 UART_TX_SB_DFFESS_Q_S[1]
.sym 61786 soc.cpu.next_pc[2]
.sym 61787 soc.cpu.mem_do_prefetch_SB_LUT4_I3_1_O[1]
.sym 61788 soc.cpu.mem_la_firstword_xfer
.sym 61789 soc.cpu.pcpi_rs1[2]
.sym 61790 soc.cpu.mem_wstrb_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I2_O
.sym 61791 clk$SB_IO_IN_$glb_clk
.sym 61793 UART_TX_SB_DFFESS_Q_S[1]
.sym 61794 soc.simpleuart_reg_div_do[30]
.sym 61795 flash_clk_SB_LUT4_I1_I2_SB_LUT4_O_I2[3]
.sym 61796 soc.simpleuart_reg_div_do[27]
.sym 61797 soc.simpleuart_reg_div_do[28]
.sym 61798 flash_clk_SB_LUT4_I1_I2[0]
.sym 61799 soc.spimemio.config_cont_SB_LUT4_I0_I2[2]
.sym 61800 soc.simpleuart.send_dummy_SB_LUT4_I1_O[1]
.sym 61806 iomem_addr[22]
.sym 61808 iomem_addr[8]
.sym 61810 soc.simpleuart_reg_div_do[9]
.sym 61811 $PACKER_VCC_NET
.sym 61817 iomem_wdata[31]
.sym 61818 soc.simpleuart_reg_div_do[31]
.sym 61819 iomem_addr[14]
.sym 61820 soc.cpu.mem_rdata_latched_SB_LUT4_O_2_I0_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 61821 iomem_addr[15]
.sym 61822 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 61824 iomem_wdata[25]
.sym 61825 soc.spimemio.config_qspi_SB_LUT4_I2_3_O_SB_LUT4_O_I2_SB_LUT4_O_I2[3]
.sym 61826 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_21_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 61827 soc.cpu.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I2_O[1]
.sym 61828 iomem_addr[2]
.sym 61841 iomem_addr[2]
.sym 61849 iomem_addr[2]
.sym 61850 soc.simpleuart.send_dummy_SB_LUT4_I1_O_SB_LUT4_O_2_I0[3]
.sym 61851 iomem_addr[8]
.sym 61855 soc.mem_valid
.sym 61856 soc.simpleuart.send_dummy_SB_LUT4_I1_O_SB_LUT4_O_2_I3[1]
.sym 61858 iomem_addr[3]
.sym 61859 iomem_addr[4]
.sym 61860 soc.simpleuart.send_dummy_SB_LUT4_I1_O_SB_LUT4_O_2_I3[3]
.sym 61861 iomem_addr[5]
.sym 61864 soc.spimemio.config_qspi_SB_LUT4_I2_3_O_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 61867 soc.simpleuart.send_dummy_SB_LUT4_I1_O_SB_LUT4_O_2_I3[1]
.sym 61868 soc.spimemio.config_qspi_SB_LUT4_I2_3_O_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 61869 iomem_addr[2]
.sym 61870 soc.simpleuart.send_dummy_SB_LUT4_I1_O_SB_LUT4_O_2_I3[3]
.sym 61873 iomem_addr[2]
.sym 61874 soc.simpleuart.send_dummy_SB_LUT4_I1_O_SB_LUT4_O_2_I3[1]
.sym 61875 soc.simpleuart.send_dummy_SB_LUT4_I1_O_SB_LUT4_O_2_I3[3]
.sym 61876 soc.simpleuart.send_dummy_SB_LUT4_I1_O_SB_LUT4_O_2_I0[3]
.sym 61879 iomem_addr[4]
.sym 61881 iomem_addr[5]
.sym 61885 iomem_addr[8]
.sym 61891 soc.simpleuart.send_dummy_SB_LUT4_I1_O_SB_LUT4_O_2_I3[1]
.sym 61892 soc.simpleuart.send_dummy_SB_LUT4_I1_O_SB_LUT4_O_2_I3[3]
.sym 61893 iomem_addr[2]
.sym 61900 iomem_addr[5]
.sym 61904 iomem_addr[3]
.sym 61906 soc.mem_valid
.sym 61909 iomem_addr[3]
.sym 61910 soc.simpleuart.send_dummy_SB_LUT4_I1_O_SB_LUT4_O_2_I3[1]
.sym 61911 soc.simpleuart.send_dummy_SB_LUT4_I1_O_SB_LUT4_O_2_I3[3]
.sym 61912 iomem_addr[2]
.sym 61916 soc.simpleuart.send_dummy_SB_LUT4_I1_O_SB_LUT4_O_2_I0[3]
.sym 61917 soc.simpleuart.send_dummy_SB_LUT4_I1_O_SB_LUT4_O_2_I0[0]
.sym 61918 flash_io3_oe_SB_LUT4_I0_O[2]
.sym 61919 iomem_rdata_SB_DFFESR_Q_E
.sym 61920 flash_io1_oe_SB_LUT4_I0_O[2]
.sym 61921 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_6_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0[1]
.sym 61922 flash_io2_oe_SB_LUT4_I0_O[2]
.sym 61923 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_LUT4_I3_O[2]
.sym 61929 soc.spimemio.config_cont_SB_LUT4_I0_I2[2]
.sym 61931 soc.simpleuart_reg_div_do[27]
.sym 61933 soc.simpleuart.send_dummy_SB_LUT4_I1_O[1]
.sym 61934 iomem_addr[22]
.sym 61935 UART_TX_SB_DFFESS_Q_S[1]
.sym 61937 soc.simpleuart_reg_div_do[10]
.sym 61938 iomem_wdata[7]
.sym 61940 flash_clk_SB_LUT4_I1_I2_SB_LUT4_O_I2[3]
.sym 61941 soc.cpu.mem_rdata_latched_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0[0]
.sym 61942 soc.simpleuart_reg_div_do[25]
.sym 61945 flash_csb_SB_LUT4_I1_I2_SB_LUT4_O_I3[0]
.sym 61946 iomem_wstrb[1]
.sym 61947 soc.simpleuart_reg_div_do[23]
.sym 61948 iomem_addr[20]
.sym 61949 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_21_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 61951 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_I3_O[0]
.sym 61957 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[4]
.sym 61959 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[7]
.sym 61961 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[1]
.sym 61962 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[3]
.sym 61967 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3[0]
.sym 61968 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[6]
.sym 61970 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[2]
.sym 61982 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[5]
.sym 61989 $nextpnr_ICESTORM_LC_3$O
.sym 61991 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3[0]
.sym 61995 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3[1]
.sym 61997 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[1]
.sym 62001 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3[2]
.sym 62004 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[2]
.sym 62007 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3[3]
.sym 62010 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[3]
.sym 62013 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3[4]
.sym 62016 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[4]
.sym 62019 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3[5]
.sym 62021 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[5]
.sym 62025 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3[6]
.sym 62028 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[6]
.sym 62031 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3[7]
.sym 62033 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[7]
.sym 62039 soc.simpleuart_reg_div_do[31]
.sym 62041 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_I2_O[2]
.sym 62042 soc.cpu.mem_rdata_SB_LUT4_O_9_I0_SB_LUT4_O_2_I1[2]
.sym 62043 UART_TX_SB_DFFESS_Q_S[0]
.sym 62044 soc.spimemio.config_qspi_SB_LUT4_I2_3_O_SB_LUT4_O_I2[0]
.sym 62045 soc.simpleuart.cfg_divider_SB_DFFESR_Q_23_E
.sym 62046 soc.simpleuart_reg_div_do[25]
.sym 62052 UART_RX_SB_LUT4_I1_I0[3]
.sym 62053 UP_DWN$SB_IO_IN
.sym 62054 soc.mem_rdata[22]
.sym 62055 iomem_addr[9]
.sym 62057 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_O_1_I3[2]
.sym 62060 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_LUT4_I3_O[1]
.sym 62063 soc.cpu.mem_la_firstword_xfer
.sym 62064 UART_TX_SB_DFFESS_Q_S[0]
.sym 62065 soc.spimemio_cfgreg_do[21]
.sym 62068 soc.simpleuart_reg_div_do[13]
.sym 62069 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_6_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0[1]
.sym 62070 UART_TX_SB_DFFESS_Q_S[1]
.sym 62071 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_LUT4_I3_O[0]
.sym 62072 UART_TX_SB_DFFESS_Q_S[1]
.sym 62073 soc.cpu.mem_rdata_SB_LUT4_O_3_I0_SB_LUT4_O_I3[3]
.sym 62075 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3[7]
.sym 62082 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[12]
.sym 62084 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[13]
.sym 62085 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[14]
.sym 62088 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[9]
.sym 62095 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[10]
.sym 62105 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[15]
.sym 62106 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[11]
.sym 62111 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[8]
.sym 62112 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3[8]
.sym 62115 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[8]
.sym 62118 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3[9]
.sym 62121 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[9]
.sym 62124 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3[10]
.sym 62127 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[10]
.sym 62130 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3[11]
.sym 62133 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[11]
.sym 62136 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3[12]
.sym 62139 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[12]
.sym 62142 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3[13]
.sym 62144 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[13]
.sym 62148 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3[14]
.sym 62150 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[14]
.sym 62154 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3[15]
.sym 62156 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[15]
.sym 62162 soc.cpu.mem_rdata_SB_LUT4_O_11_I0_SB_LUT4_O_2_I1[2]
.sym 62163 soc.cpu.mem_rdata_SB_LUT4_O_3_I0[0]
.sym 62164 soc.cpu.mem_rdata_SB_LUT4_O_9_I0_SB_LUT4_O_2_I0[2]
.sym 62165 soc.cpu.mem_rdata_SB_LUT4_O_11_I0_SB_LUT4_O_2_I1[0]
.sym 62166 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_21_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 62167 soc.spimemio.config_qspi_SB_LUT4_I2_3_O[1]
.sym 62168 soc.spimemio.config_qspi_SB_LUT4_I2_3_O[2]
.sym 62169 soc.spimemio_cfgreg_do[21]
.sym 62174 flash_io0_oe_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O[1]
.sym 62175 UART_RX_SB_LUT4_I1_I0[3]
.sym 62179 soc.mem_rdata[20]
.sym 62181 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_I2_O[0]
.sym 62186 iomem_wstrb[2]
.sym 62187 soc.spimemio.buffer[14]
.sym 62189 soc.spimemio.config_qspi_SB_LUT4_I2_3_O_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O[3]
.sym 62190 UART_TX_SB_DFFESS_Q_S[0]
.sym 62192 soc.mem_rdata[23]
.sym 62193 soc.spimemio.dout_data[1]
.sym 62194 soc.mem_valid
.sym 62195 soc.cpu.cpuregs_raddr2[4]
.sym 62196 soc.simpleuart_reg_div_do[25]
.sym 62197 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_28_I1_SB_LUT4_O_1_I2[1]
.sym 62198 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3[15]
.sym 62206 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[18]
.sym 62209 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[16]
.sym 62215 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[17]
.sym 62218 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[19]
.sym 62219 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[21]
.sym 62221 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[20]
.sym 62223 $PACKER_VCC_NET
.sym 62226 iomem_ready_SB_LUT4_I3_I1[0]
.sym 62230 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[22]
.sym 62235 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3[16]
.sym 62238 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[16]
.sym 62241 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3[17]
.sym 62244 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[17]
.sym 62247 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3[18]
.sym 62249 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[18]
.sym 62253 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3[19]
.sym 62255 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[19]
.sym 62259 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3[20]
.sym 62262 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[20]
.sym 62265 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3[21]
.sym 62267 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[21]
.sym 62271 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3[22]
.sym 62274 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[22]
.sym 62277 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3[23]
.sym 62279 $PACKER_VCC_NET
.sym 62280 iomem_ready_SB_LUT4_I3_I1[0]
.sym 62285 soc.cpu.mem_rdata_SB_LUT4_O_I0[0]
.sym 62286 soc.mem_rdata[23]
.sym 62287 soc.spimem_rdata[7]
.sym 62288 iomem_ready_SB_LUT4_I3_O[0]
.sym 62289 iomem_ready_SB_LUT4_I1_O[2]
.sym 62290 soc.cpu.mem_rdata_SB_LUT4_O_13_I0[1]
.sym 62291 soc.spimem_rdata[23]
.sym 62292 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_22_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 62297 soc.cpu.last_mem_valid_SB_DFFSR_Q_D[1]
.sym 62302 soc.spimemio_cfgreg_do[21]
.sym 62304 soc.mem_rdata[16]
.sym 62307 soc.cpu.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I0[2]
.sym 62310 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 62312 soc.cpu.mem_rdata_latched_SB_LUT4_O_2_I0_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 62313 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_I2_O[3]
.sym 62315 soc.cpu.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I2_O[1]
.sym 62319 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_21_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 62320 iomem_wstrb[3]
.sym 62321 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3[23]
.sym 62330 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_21_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 62333 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 62334 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1[2]
.sym 62339 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[24]
.sym 62345 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[27]
.sym 62346 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[28]
.sym 62350 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[26]
.sym 62351 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[29]
.sym 62354 soc.mem_valid
.sym 62355 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[25]
.sym 62358 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3[24]
.sym 62361 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[24]
.sym 62364 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3[25]
.sym 62366 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[25]
.sym 62370 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3[26]
.sym 62372 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[26]
.sym 62376 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3[27]
.sym 62379 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[27]
.sym 62382 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3[28]
.sym 62385 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[28]
.sym 62388 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3[29]
.sym 62390 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[29]
.sym 62396 soc.mem_valid
.sym 62398 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3[29]
.sym 62401 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1[2]
.sym 62403 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 62404 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_21_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 62408 iomem_ready_SB_LUT4_I3_O[1]
.sym 62409 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_4_I0_SB_LUT4_O_2_I3[1]
.sym 62410 soc.spimem_rdata[25]
.sym 62411 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I3[1]
.sym 62412 soc.spimem_rdata[14]
.sym 62413 soc.mem_rdata[25]
.sym 62414 soc.mem_rdata[29]
.sym 62422 iomem_ready
.sym 62427 soc.cpu.mem_rdata_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 62428 soc.mem_rdata[24]
.sym 62429 $PACKER_VCC_NET
.sym 62432 soc.mem_rdata[17]
.sym 62433 soc.cpu.decoded_imm[1]
.sym 62434 soc.cpu.mem_rdata_latched_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 62438 iomem_wstrb[1]
.sym 62439 soc.cpu.mem_la_firstword_xfer_SB_LUT4_I3_O[3]
.sym 62440 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_21_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I0[1]
.sym 62441 soc.cpu.mem_rdata_latched_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0[0]
.sym 62449 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[26]
.sym 62452 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[27]
.sym 62453 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[28]
.sym 62458 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[29]
.sym 62462 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[25]
.sym 62470 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[24]
.sym 62480 iomem_ready_SB_LUT4_I3_I1[0]
.sym 62481 $nextpnr_ICESTORM_LC_58$O
.sym 62484 iomem_ready_SB_LUT4_I3_I1[0]
.sym 62487 iomem_ready_SB_LUT4_I3_I1[1]
.sym 62490 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[24]
.sym 62493 iomem_ready_SB_LUT4_I3_I1[2]
.sym 62496 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[25]
.sym 62499 iomem_ready_SB_LUT4_I3_I1[3]
.sym 62501 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[26]
.sym 62505 iomem_ready_SB_LUT4_I3_I1[4]
.sym 62507 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[27]
.sym 62511 iomem_ready_SB_LUT4_I3_I1[5]
.sym 62513 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[28]
.sym 62517 $nextpnr_ICESTORM_LC_59$I3
.sym 62520 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[29]
.sym 62527 $nextpnr_ICESTORM_LC_59$I3
.sym 62531 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I1_O[1]
.sym 62532 soc.cpu.mem_wstrb_SB_DFFE_Q_3_D_SB_LUT4_O_I2[2]
.sym 62533 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_21_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I0[1]
.sym 62534 soc.cpu.mem_wstrb_SB_DFFE_Q_D_SB_LUT4_O_I0[2]
.sym 62535 iomem_wstrb[2]
.sym 62536 iomem_wstrb[3]
.sym 62537 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_O_I0[1]
.sym 62538 soc.cpu.mem_rdata_latched_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 62541 soc.cpu.decoded_imm[23]
.sym 62542 $PACKER_VCC_NET
.sym 62544 soc.mem_rdata[26]
.sym 62546 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I3[1]
.sym 62547 soc.mem_rdata[30]
.sym 62548 soc.mem_rdata[27]
.sym 62552 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[0]
.sym 62553 soc.mem_rdata[31]
.sym 62556 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_6_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0[1]
.sym 62558 soc.cpu.mem_rdata_latched_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_I3_O[0]
.sym 62559 soc.mem_rdata[19]
.sym 62561 soc.mem_rdata[25]
.sym 62563 soc.mem_rdata[29]
.sym 62564 soc.mem_rdata[23]
.sym 62565 flash_io0_oe_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_I2_I3[0]
.sym 62566 soc.cpu.alu_out_SB_LUT4_O_30_I2_SB_LUT4_O_I3[1]
.sym 62572 flash_io0_oe_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_I2_I3[0]
.sym 62573 flash_io0_oe_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_LUT4_O_I2[0]
.sym 62575 soc.spimemio.xfer.flash_io3_di_SB_LUT4_I1_O_SB_LUT4_I0_O[1]
.sym 62577 soc.cpu.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I0[2]
.sym 62578 flash_io0_oe_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O[1]
.sym 62579 soc.mem_rdata[16]
.sym 62580 soc.spimemio.xfer.flash_io2_di_SB_LUT4_I1_O_SB_LUT4_I0_O[1]
.sym 62581 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_4_I0_SB_LUT4_O_2_I3[1]
.sym 62582 flash_io0_oe_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_I2_I3[2]
.sym 62583 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I0_O[0]
.sym 62584 soc.mem_rdata[24]
.sym 62585 soc.mem_rdata[19]
.sym 62586 soc.mem_rdata[18]
.sym 62587 soc.cpu.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I2_O[1]
.sym 62590 soc.cpu.alu_out_SB_LUT4_O_30_I2_SB_LUT4_O_I3[1]
.sym 62591 flash_io0_oe_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_I2_I3[0]
.sym 62593 soc.cpu.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I1_O[1]
.sym 62594 soc.cpu.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I1_O[2]
.sym 62599 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_4_I0_SB_LUT4_O_2_I3[2]
.sym 62601 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 62603 soc.cpu.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I2_O[2]
.sym 62605 flash_io0_oe_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_I2_I3[0]
.sym 62606 soc.spimemio.xfer.flash_io2_di_SB_LUT4_I1_O_SB_LUT4_I0_O[1]
.sym 62607 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 62608 soc.mem_rdata[18]
.sym 62611 soc.spimemio.xfer.flash_io3_di_SB_LUT4_I1_O_SB_LUT4_I0_O[1]
.sym 62612 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 62613 flash_io0_oe_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_I2_I3[0]
.sym 62614 soc.mem_rdata[19]
.sym 62617 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_4_I0_SB_LUT4_O_2_I3[2]
.sym 62618 flash_io0_oe_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_I2_I3[0]
.sym 62619 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_4_I0_SB_LUT4_O_2_I3[1]
.sym 62623 flash_io0_oe_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_I2_I3[0]
.sym 62624 soc.cpu.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I2_O[2]
.sym 62626 soc.cpu.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I2_O[1]
.sym 62629 flash_io0_oe_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O[1]
.sym 62630 flash_io0_oe_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_I2_I3[2]
.sym 62632 flash_io0_oe_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_I2_I3[0]
.sym 62635 soc.cpu.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I0[2]
.sym 62636 soc.cpu.alu_out_SB_LUT4_O_30_I2_SB_LUT4_O_I3[1]
.sym 62637 soc.mem_rdata[24]
.sym 62638 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I0_O[0]
.sym 62643 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 62644 soc.mem_rdata[16]
.sym 62647 soc.cpu.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I1_O[1]
.sym 62648 soc.cpu.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I1_O[2]
.sym 62649 flash_io0_oe_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_LUT4_O_I2[0]
.sym 62654 soc.cpu.mem_wstrb_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2[1]
.sym 62656 soc.cpu.mem_rdata_latched_SB_LUT4_O_2_I0_SB_LUT4_O_I1[0]
.sym 62657 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0[3]
.sym 62658 soc.cpu.mem_wstrb_SB_DFFE_Q_2_D_SB_LUT4_O_I2[0]
.sym 62660 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_28_I1_SB_LUT4_O_1_I2[0]
.sym 62661 soc.cpu.instr_timer_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0[0]
.sym 62664 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2[2]
.sym 62670 soc.mem_rdata[28]
.sym 62673 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I1_O[1]
.sym 62675 soc.mem_rdata[22]
.sym 62677 flash_io0_oe_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_LUT4_O_I2[0]
.sym 62678 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_21_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I0[1]
.sym 62679 soc.cpu.cpuregs_raddr2[4]
.sym 62680 soc.mem_rdata[23]
.sym 62682 iomem_wstrb[2]
.sym 62684 soc.cpu.decoded_imm[0]
.sym 62685 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_28_I1_SB_LUT4_O_1_I2[1]
.sym 62688 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I0_O[3]
.sym 62689 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_28_I1_SB_LUT4_O_1_I2[1]
.sym 62696 soc.mem_rdata[20]
.sym 62697 soc.cpu.mem_la_firstword_xfer_SB_LUT4_I3_O[3]
.sym 62698 iomem_wstrb[1]
.sym 62699 soc.cpu.mem_wstrb_SB_DFFE_Q_2_D_SB_LUT4_O_I2[2]
.sym 62700 soc.cpu.instr_sh_SB_LUT4_I1_O[1]
.sym 62701 flash_io0_oe_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_LUT4_O_I2[2]
.sym 62703 soc.cpu.mem_wstrb_SB_DFFE_Q_2_D_SB_LUT4_O_I2[3]
.sym 62704 flash_io0_oe_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_LUT4_O_I2[1]
.sym 62706 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_22_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0[1]
.sym 62710 soc.cpu.mem_rdata_latched_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 62711 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 62712 flash_io0_oe_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_LUT4_O_I2[0]
.sym 62715 soc.cpu.mem_wstrb_SB_DFFE_Q_2_D_SB_LUT4_O_I2[0]
.sym 62716 soc.mem_rdata[28]
.sym 62717 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I0_O[0]
.sym 62718 soc.cpu.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I0[3]
.sym 62719 soc.cpu.mem_wstrb_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2[1]
.sym 62723 soc.mem_rdata[29]
.sym 62724 soc.cpu.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I0[0]
.sym 62725 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I0_O[0]
.sym 62726 soc.cpu.alu_out_SB_LUT4_O_30_I2_SB_LUT4_O_I3[1]
.sym 62728 soc.cpu.alu_out_SB_LUT4_O_30_I2_SB_LUT4_O_I3[1]
.sym 62729 soc.cpu.instr_sh_SB_LUT4_I1_O[1]
.sym 62730 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I0_O[0]
.sym 62731 flash_io0_oe_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_LUT4_O_I2[0]
.sym 62734 soc.mem_rdata[28]
.sym 62735 soc.cpu.alu_out_SB_LUT4_O_30_I2_SB_LUT4_O_I3[1]
.sym 62736 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I0_O[0]
.sym 62737 soc.cpu.mem_rdata_latched_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 62740 flash_io0_oe_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_LUT4_O_I2[2]
.sym 62741 flash_io0_oe_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_LUT4_O_I2[0]
.sym 62742 flash_io0_oe_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_LUT4_O_I2[1]
.sym 62746 iomem_wstrb[1]
.sym 62747 soc.cpu.mem_wstrb_SB_DFFE_Q_2_D_SB_LUT4_O_I2[2]
.sym 62748 soc.cpu.mem_wstrb_SB_DFFE_Q_2_D_SB_LUT4_O_I2[3]
.sym 62749 soc.cpu.mem_wstrb_SB_DFFE_Q_2_D_SB_LUT4_O_I2[0]
.sym 62752 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I0_O[0]
.sym 62753 soc.cpu.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I0[3]
.sym 62754 soc.cpu.alu_out_SB_LUT4_O_30_I2_SB_LUT4_O_I3[1]
.sym 62755 soc.cpu.mem_wstrb_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2[1]
.sym 62758 soc.cpu.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I0[3]
.sym 62759 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_22_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0[1]
.sym 62760 soc.mem_rdata[29]
.sym 62761 soc.cpu.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I0[0]
.sym 62764 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 62765 soc.mem_rdata[20]
.sym 62774 soc.cpu.mem_la_firstword_xfer_SB_LUT4_I3_O[3]
.sym 62775 clk$SB_IO_IN_$glb_clk
.sym 62777 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_I0[0]
.sym 62778 soc.cpu.mem_rdata_latched_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_I3_O[0]
.sym 62779 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_6_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_I1_O[3]
.sym 62780 soc.cpu.mem_rdata_latched_SB_LUT4_O_3_I0[1]
.sym 62781 soc.cpu.mem_rdata_q_SB_DFF_Q_12_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1[0]
.sym 62782 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_I0[1]
.sym 62783 soc.cpu.decoded_imm_j_SB_DFFE_Q_19_D_SB_LUT4_O_I1_SB_LUT4_O_I1[1]
.sym 62784 soc.cpu.mem_rdata_q_SB_DFF_Q_12_D_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 62789 soc.cpu.mem_wstrb_SB_DFFE_Q_2_D_SB_LUT4_O_I2[3]
.sym 62791 soc.cpu.mem_la_firstword_xfer_SB_LUT4_I3_O[3]
.sym 62793 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_6_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O[2]
.sym 62794 UART_RX_SB_LUT4_I1_I0[3]
.sym 62798 soc.cpu.instr_sll_SB_LUT4_I1_O_SB_LUT4_I0_O[1]
.sym 62801 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_28_I1[0]
.sym 62802 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 62803 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0[3]
.sym 62805 soc.cpu.decoded_imm_j[5]
.sym 62806 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_21_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I0[1]
.sym 62807 soc.cpu.mem_rdata_q[3]
.sym 62808 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 62809 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_28_I1_SB_LUT4_O_1_I2[0]
.sym 62811 soc.cpu.instr_timer_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0[0]
.sym 62818 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 62820 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_6_I2_SB_LUT4_O_I1[1]
.sym 62822 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_6_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 62823 soc.mem_rdata[21]
.sym 62825 soc.cpu.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I0[3]
.sym 62826 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_6_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0[1]
.sym 62827 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_28_I1_SB_LUT4_O_1_I3[2]
.sym 62833 soc.mem_rdata[25]
.sym 62834 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_28_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I2[1]
.sym 62835 soc.mem_rdata[29]
.sym 62836 soc.cpu.alu_out_SB_LUT4_O_30_I2_SB_LUT4_O_I3[1]
.sym 62837 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_28_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I2[2]
.sym 62839 flash_io0_oe_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_I2_I3[0]
.sym 62841 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_6_I2_SB_LUT4_O_I1[2]
.sym 62842 soc.mem_rdata[17]
.sym 62844 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_22_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0[1]
.sym 62845 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I0_O[0]
.sym 62846 flash_io0_oe_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_LUT4_O_I2[0]
.sym 62848 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I0_O[3]
.sym 62849 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_28_I1_SB_LUT4_O_1_I2[1]
.sym 62851 soc.cpu.alu_out_SB_LUT4_O_30_I2_SB_LUT4_O_I3[1]
.sym 62852 soc.mem_rdata[29]
.sym 62853 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I0_O[0]
.sym 62854 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_22_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0[1]
.sym 62857 flash_io0_oe_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_LUT4_O_I2[0]
.sym 62858 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_28_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I2[1]
.sym 62859 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_28_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I2[2]
.sym 62863 soc.mem_rdata[25]
.sym 62864 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_6_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0[1]
.sym 62865 soc.cpu.alu_out_SB_LUT4_O_30_I2_SB_LUT4_O_I3[1]
.sym 62866 flash_io0_oe_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_LUT4_O_I2[0]
.sym 62870 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 62871 soc.mem_rdata[21]
.sym 62875 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_28_I1_SB_LUT4_O_1_I2[1]
.sym 62876 flash_io0_oe_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_I2_I3[0]
.sym 62877 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_28_I1_SB_LUT4_O_1_I3[2]
.sym 62881 soc.cpu.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I0[3]
.sym 62882 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I0_O[0]
.sym 62884 soc.cpu.alu_out_SB_LUT4_O_30_I2_SB_LUT4_O_I3[1]
.sym 62887 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_6_I2_SB_LUT4_O_I1[1]
.sym 62888 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_6_I2_SB_LUT4_O_I1[2]
.sym 62889 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I0_O[0]
.sym 62890 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I0_O[3]
.sym 62893 flash_io0_oe_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_I2_I3[0]
.sym 62894 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 62895 soc.mem_rdata[17]
.sym 62896 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_6_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 62900 soc.cpu.decoded_imm_j[5]
.sym 62901 soc.cpu.decoded_rs1_SB_DFFE_Q_2_D_SB_LUT4_O_I1[3]
.sym 62902 soc.cpu.decoded_imm_j[2]
.sym 62903 soc.cpu.decoded_imm_j[6]
.sym 62904 soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 62905 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O[0]
.sym 62906 soc.cpu.decoded_rs1_SB_DFFE_Q_4_D_SB_LUT4_O_I1[1]
.sym 62907 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O[1]
.sym 62915 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_2_O[2]
.sym 62916 soc.mem_rdata[27]
.sym 62919 $PACKER_VCC_NET
.sym 62920 UART_RX_SB_LUT4_I1_I0[3]
.sym 62921 soc.cpu.mem_rdata_latched_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_I3_O[0]
.sym 62923 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_2_O[2]
.sym 62924 soc.mem_rdata[17]
.sym 62925 soc.cpu.decoded_imm[1]
.sym 62926 soc.cpu.mem_rdata_latched[5]
.sym 62929 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1[0]
.sym 62932 soc.cpu.mem_rdata_q_SB_DFF_Q_13_D_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 62933 soc.cpu.mem_rdata_q[3]
.sym 62934 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_3_O[2]
.sym 62935 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[1]
.sym 62943 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_4_I0_SB_LUT4_O_2_I3_SB_LUT4_O_I2[1]
.sym 62944 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I3[1]
.sym 62946 flash_io0_oe_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_I2_I3[0]
.sym 62947 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I0_O[0]
.sym 62948 flash_io0_oe_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_LUT4_O_I2[0]
.sym 62950 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_21_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I0[1]
.sym 62951 soc.mem_rdata[30]
.sym 62952 soc.mem_rdata[23]
.sym 62954 soc.mem_rdata[22]
.sym 62955 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I0_O[0]
.sym 62956 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 62957 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 62961 soc.cpu.alu_out_SB_LUT4_O_30_I2_SB_LUT4_O_I3[1]
.sym 62962 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 62965 soc.cpu.instr_sh_SB_LUT4_I1_O[1]
.sym 62966 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_4_I0_SB_LUT4_O_2_I3_SB_LUT4_O_I2[2]
.sym 62967 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2[2]
.sym 62968 soc.cpu.decoder_pseudo_trigger_SB_LUT4_I2_O[0]
.sym 62970 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[2]
.sym 62974 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I0_O[0]
.sym 62975 flash_io0_oe_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_LUT4_O_I2[0]
.sym 62976 soc.cpu.alu_out_SB_LUT4_O_30_I2_SB_LUT4_O_I3[1]
.sym 62977 soc.cpu.instr_sh_SB_LUT4_I1_O[1]
.sym 62981 soc.mem_rdata[22]
.sym 62983 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 62986 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_21_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I0[1]
.sym 62987 soc.mem_rdata[30]
.sym 62988 soc.cpu.alu_out_SB_LUT4_O_30_I2_SB_LUT4_O_I3[1]
.sym 62989 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I0_O[0]
.sym 62992 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2[2]
.sym 62993 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 62994 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 62995 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[2]
.sym 62998 soc.mem_rdata[23]
.sym 62999 flash_io0_oe_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_I2_I3[0]
.sym 63000 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 63001 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I3[1]
.sym 63017 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_4_I0_SB_LUT4_O_2_I3_SB_LUT4_O_I2[1]
.sym 63018 flash_io0_oe_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_LUT4_O_I2[0]
.sym 63019 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_4_I0_SB_LUT4_O_2_I3_SB_LUT4_O_I2[2]
.sym 63020 soc.cpu.decoder_pseudo_trigger_SB_LUT4_I2_O[0]
.sym 63021 clk$SB_IO_IN_$glb_clk
.sym 63023 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_O_I0_SB_LUT4_I1_O[2]
.sym 63024 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_O_I0_SB_LUT4_I1_1_O[0]
.sym 63025 soc.cpu.mem_rdata_latched_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I1_O[3]
.sym 63026 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_O_I0_SB_LUT4_I1_1_O[1]
.sym 63027 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_O_I0_SB_LUT4_I1_O[1]
.sym 63028 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_O_I0_SB_LUT4_I1_O[0]
.sym 63029 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_22_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_I1_O[3]
.sym 63030 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_O_I0_SB_LUT4_I1_O[3]
.sym 63037 soc.cpu.cpu_state_SB_DFF_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_1_I3[0]
.sym 63038 UART_RX_SB_LUT4_I1_I0[3]
.sym 63040 soc.cpu.decoded_rd_SB_DFFE_Q_2_D_SB_LUT4_O_I3[1]
.sym 63042 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I3[1]
.sym 63044 soc.cpu.decoded_rs1_SB_DFFE_Q_1_D[2]
.sym 63047 soc.cpu.alu_out_SB_LUT4_O_30_I2_SB_LUT4_O_I3[1]
.sym 63048 soc.mem_rdata[29]
.sym 63049 soc.cpu.decoded_rs2_SB_DFFE_Q_4_D_SB_LUT4_O_I3[2]
.sym 63050 soc.cpu.mem_rdata_latched_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_I3_O[0]
.sym 63051 soc.cpu.mem_rdata_latched_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_I3_O[1]
.sym 63052 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 63053 soc.cpu.decoded_imm_j_SB_DFFE_Q_19_D_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 63054 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1[0]
.sym 63055 soc.cpu.decoded_rs1_SB_DFFE_Q_4_D_SB_LUT4_O_I1[1]
.sym 63056 soc.mem_rdata[23]
.sym 63057 soc.cpu.instr_jalr
.sym 63058 soc.mem_rdata[25]
.sym 63064 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 63068 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_I3[2]
.sym 63069 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 63071 soc.mem_rdata[22]
.sym 63072 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I1[2]
.sym 63074 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_22_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_I1_O[0]
.sym 63076 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[1]
.sym 63078 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1[0]
.sym 63079 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I1[1]
.sym 63080 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_3_O[3]
.sym 63081 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2[2]
.sym 63083 soc.cpu.instr_timer_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0[0]
.sym 63084 soc.cpu.instr_timer_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0[1]
.sym 63086 soc.cpu.decoded_imm_j[1]
.sym 63087 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_28_I1_SB_LUT4_O_1_I2[0]
.sym 63089 soc.cpu.latched_is_lh_SB_LUT4_I1_O[2]
.sym 63091 soc.cpu.decoder_pseudo_trigger_SB_LUT4_I2_O[0]
.sym 63092 soc.cpu.latched_is_lh_SB_LUT4_I1_O[0]
.sym 63093 soc.cpu.mem_rdata_q[3]
.sym 63094 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_3_O[2]
.sym 63095 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[1]
.sym 63097 soc.cpu.decoded_imm_j[1]
.sym 63098 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[1]
.sym 63099 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[1]
.sym 63100 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2[2]
.sym 63109 soc.cpu.instr_timer_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0[1]
.sym 63110 soc.cpu.instr_timer_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0[0]
.sym 63111 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I1[1]
.sym 63112 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I1[2]
.sym 63115 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_28_I1_SB_LUT4_O_1_I2[0]
.sym 63116 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_I3[2]
.sym 63117 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1[0]
.sym 63118 soc.cpu.mem_rdata_q[3]
.sym 63121 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_I3[2]
.sym 63122 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_22_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_I1_O[0]
.sym 63123 soc.cpu.mem_rdata_q[3]
.sym 63124 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1[0]
.sym 63133 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_3_O[3]
.sym 63134 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_3_O[2]
.sym 63135 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 63136 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 63139 soc.mem_rdata[22]
.sym 63140 soc.cpu.latched_is_lh_SB_LUT4_I1_O[2]
.sym 63141 soc.cpu.latched_is_lh_SB_LUT4_I1_O[0]
.sym 63143 soc.cpu.decoder_pseudo_trigger_SB_LUT4_I2_O[0]
.sym 63144 clk$SB_IO_IN_$glb_clk
.sym 63145 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_$glb_sr
.sym 63146 soc.cpu.mem_rdata_latched_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_I3_O[1]
.sym 63147 soc.cpu.decoded_imm_j[7]
.sym 63148 soc.cpu.mem_rdata_latched_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_I3_O[3]
.sym 63149 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1[1]
.sym 63150 soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1[1]
.sym 63151 soc.cpu.decoded_imm_j_SB_DFFE_Q_D_SB_LUT4_O_I1[0]
.sym 63152 soc.cpu.mem_rdata_latched_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_I3_O[2]
.sym 63153 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I1[0]
.sym 63158 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_I3[2]
.sym 63160 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_22_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_I1_O[0]
.sym 63161 soc.cpu.cpu_state_SB_DFF_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_1_I3[0]
.sym 63163 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_O_I0[0]
.sym 63164 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[1]
.sym 63165 soc.cpu.instr_lh_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 63169 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_1_I0[2]
.sym 63170 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 63171 soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1[1]
.sym 63172 soc.cpu.decoded_imm_j[1]
.sym 63173 soc.cpu.decoded_imm_j[20]
.sym 63174 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I0_O[3]
.sym 63175 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I0_O[3]
.sym 63176 flash_io0_oe_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O[3]
.sym 63177 soc.cpu.decoded_rs1_SB_DFFE_Q_1_D_SB_LUT4_O_I2[0]
.sym 63178 soc.cpu.cpuregs_raddr2[4]
.sym 63179 soc.cpu.decoded_rs1_SB_DFFE_Q_2_D_SB_LUT4_O_I1[3]
.sym 63180 soc.cpu.mem_rdata_q[18]
.sym 63181 soc.cpu.decoded_imm_j[7]
.sym 63187 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1[2]
.sym 63188 soc.cpu.latched_is_lh_SB_LUT4_I1_O[2]
.sym 63189 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I1[1]
.sym 63192 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I1[2]
.sym 63193 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I0_O[3]
.sym 63194 soc.cpu.latched_is_lh_SB_LUT4_I1_O[0]
.sym 63195 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1[2]
.sym 63196 soc.mem_rdata[16]
.sym 63197 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1[1]
.sym 63198 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I1[0]
.sym 63199 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1[0]
.sym 63200 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I0_O[3]
.sym 63201 soc.cpu.decoded_rs1_SB_DFFE_Q_1_D_SB_LUT4_O_I2[0]
.sym 63202 soc.cpu.latched_is_lh_SB_LUT4_I1_O[0]
.sym 63203 soc.cpu.mem_rdata_latched_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_I3_O[1]
.sym 63206 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1[1]
.sym 63208 soc.mem_rdata[29]
.sym 63214 soc.cpu.decoded_rs1_SB_DFFE_Q_1_D[2]
.sym 63216 soc.mem_rdata[23]
.sym 63220 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1[2]
.sym 63221 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1[0]
.sym 63223 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1[1]
.sym 63226 soc.cpu.latched_is_lh_SB_LUT4_I1_O[2]
.sym 63227 soc.cpu.latched_is_lh_SB_LUT4_I1_O[0]
.sym 63229 soc.mem_rdata[16]
.sym 63232 soc.mem_rdata[23]
.sym 63233 soc.cpu.latched_is_lh_SB_LUT4_I1_O[2]
.sym 63234 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I0_O[3]
.sym 63235 soc.cpu.latched_is_lh_SB_LUT4_I1_O[0]
.sym 63244 soc.cpu.latched_is_lh_SB_LUT4_I1_O[0]
.sym 63245 soc.cpu.latched_is_lh_SB_LUT4_I1_O[2]
.sym 63246 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I0_O[3]
.sym 63247 soc.mem_rdata[29]
.sym 63250 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1[1]
.sym 63252 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1[2]
.sym 63253 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I0_O[3]
.sym 63256 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1[2]
.sym 63258 soc.cpu.mem_rdata_latched_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_I3_O[1]
.sym 63259 soc.cpu.decoded_rs1_SB_DFFE_Q_1_D_SB_LUT4_O_I2[0]
.sym 63262 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I1[2]
.sym 63263 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I1[0]
.sym 63265 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I1[1]
.sym 63266 soc.cpu.decoded_rs1_SB_DFFE_Q_1_D[2]
.sym 63267 clk$SB_IO_IN_$glb_clk
.sym 63269 soc.cpu.instr_waitirq_SB_DFFE_Q_D_SB_LUT4_O_I3[2]
.sym 63270 soc.cpu.instr_waitirq_SB_DFFE_Q_D_SB_LUT4_O_I1[0]
.sym 63271 soc.cpu.decoded_rs1_SB_DFFE_Q_2_D_SB_LUT4_O_I1[1]
.sym 63272 soc.cpu.decoded_imm_j[8]
.sym 63273 soc.cpu.decoded_imm_j_SB_DFFE_Q_19_D_SB_LUT4_O_I1_SB_LUT4_I3_O[3]
.sym 63274 soc.cpu.decoded_rs2_SB_DFFE_Q_D_SB_LUT4_O_I0[3]
.sym 63275 soc.cpu.decoded_imm_j_SB_DFFE_Q_9_D_SB_LUT4_O_I3[0]
.sym 63276 soc.cpu.decoded_imm_j[1]
.sym 63281 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I1[2]
.sym 63283 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1[1]
.sym 63284 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1[1]
.sym 63285 soc.cpu.instr_sll_SB_LUT4_I1_O_SB_LUT4_I0_O[1]
.sym 63289 soc.cpu.decoded_imm_j_SB_DFFE_Q_13_D_SB_LUT4_O_I1[1]
.sym 63290 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[2]
.sym 63291 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1[2]
.sym 63293 soc.cpu.instr_waitirq
.sym 63294 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 63295 soc.cpu.decoded_rs1_SB_DFFE_Q_1_D[2]
.sym 63296 soc.cpu.latched_is_lh_SB_LUT4_I1_O[0]
.sym 63297 soc.cpu.decoded_rs2_SB_DFFE_Q_1_D_SB_LUT4_O_I0[2]
.sym 63298 soc.cpu.is_lb_lh_lw_lbu_lhu
.sym 63299 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_1_O[1]
.sym 63300 soc.cpu.decoded_rs1_SB_DFFE_Q_1_D[2]
.sym 63301 soc.cpu.instr_waitirq_SB_DFFE_Q_D_SB_LUT4_O_I3[3]
.sym 63303 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0[3]
.sym 63304 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I3[1]
.sym 63310 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_1_I3[0]
.sym 63311 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[2]
.sym 63312 soc.cpu.decoded_rs1_SB_DFFE_Q_1_D[2]
.sym 63313 soc.cpu.mem_rdata_q[16]
.sym 63314 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[3]
.sym 63315 soc.cpu.decoded_imm_j_SB_DFFE_Q_D_SB_LUT4_O_I1[0]
.sym 63317 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0[0]
.sym 63318 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 63319 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1[2]
.sym 63320 soc.cpu.latched_is_lh_SB_LUT4_I1_O[0]
.sym 63321 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0[2]
.sym 63322 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 63323 soc.cpu.mem_rdata_q[19]
.sym 63325 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_O_I0[0]
.sym 63326 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O[0]
.sym 63327 soc.cpu.latched_is_lh_SB_LUT4_I1_O[2]
.sym 63329 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0[3]
.sym 63330 soc.mem_rdata[17]
.sym 63334 soc.cpu.decoded_imm_j_SB_DFFE_Q_D_SB_LUT4_O_I1[1]
.sym 63335 soc.cpu.instr_lh_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 63336 soc.cpu.mem_rdata_q[22]
.sym 63339 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0[1]
.sym 63340 soc.cpu.mem_rdata_q[18]
.sym 63343 soc.mem_rdata[17]
.sym 63344 soc.cpu.latched_is_lh_SB_LUT4_I1_O[0]
.sym 63346 soc.cpu.latched_is_lh_SB_LUT4_I1_O[2]
.sym 63349 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 63350 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_1_I3[0]
.sym 63351 soc.cpu.mem_rdata_q[22]
.sym 63352 soc.cpu.mem_rdata_q[19]
.sym 63361 soc.cpu.mem_rdata_q[18]
.sym 63362 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_O_I0[0]
.sym 63363 soc.cpu.mem_rdata_q[16]
.sym 63364 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O[0]
.sym 63373 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 63374 soc.cpu.instr_lh_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 63375 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[2]
.sym 63376 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[3]
.sym 63379 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0[1]
.sym 63380 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0[0]
.sym 63381 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0[2]
.sym 63382 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0[3]
.sym 63385 soc.cpu.decoded_imm_j_SB_DFFE_Q_D_SB_LUT4_O_I1[0]
.sym 63387 soc.cpu.decoded_imm_j_SB_DFFE_Q_D_SB_LUT4_O_I1[1]
.sym 63388 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1[2]
.sym 63389 soc.cpu.decoded_rs1_SB_DFFE_Q_1_D[2]
.sym 63390 clk$SB_IO_IN_$glb_clk
.sym 63392 soc.cpu.decoded_rs2_SB_DFFE_Q_1_D_SB_LUT4_O_I0[2]
.sym 63393 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_1_O[1]
.sym 63394 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I2[0]
.sym 63395 soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_I3_O[3]
.sym 63396 soc.cpu.decoded_imm_j_SB_DFFE_Q_1_D_SB_LUT4_O_I2[0]
.sym 63398 soc.cpu.instr_waitirq
.sym 63399 soc.cpu.decoded_imm_j_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O[1]
.sym 63404 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1[0]
.sym 63405 soc.cpu.decoded_imm_j_SB_DFFE_Q_13_D_SB_LUT4_O_I1[0]
.sym 63407 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1[0]
.sym 63408 $PACKER_VCC_NET
.sym 63409 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_2_O[2]
.sym 63410 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I0_O[0]
.sym 63411 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_1_I3[0]
.sym 63412 soc.cpu.decoded_rs2_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I3[1]
.sym 63413 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_O_I0[0]
.sym 63414 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_1_I3[0]
.sym 63415 soc.cpu.decoded_rs1_SB_DFFE_Q_2_D_SB_LUT4_O_I1[1]
.sym 63416 soc.cpu.decoded_rs1_SB_DFFE_Q_2_D_SB_LUT4_O_I1[1]
.sym 63417 soc.cpu.mem_rdata_q_SB_DFF_Q_13_D_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 63418 soc.cpu.mem_rdata_latched[5]
.sym 63420 soc.cpu.decoded_imm_j_SB_DFFE_Q_19_D_SB_LUT4_O_I1_SB_LUT4_I3_O[3]
.sym 63422 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_16_I3[0]
.sym 63424 soc.cpu.decoded_imm_j_SB_DFFE_Q_9_D_SB_LUT4_O_I3[0]
.sym 63425 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I2[2]
.sym 63426 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1[2]
.sym 63427 soc.cpu.decoded_imm[23]
.sym 63433 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1[2]
.sym 63436 soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_I3_O[3]
.sym 63437 soc.cpu.cpuregs_raddr2[4]
.sym 63439 soc.cpu.decoded_imm_j_SB_DFFE_Q_9_D_SB_LUT4_O_I3[0]
.sym 63449 soc.cpu.decoded_imm_j_SB_DFFE_Q_D_SB_LUT4_O_I1[1]
.sym 63452 soc.cpu.decoded_rs2_SB_DFFE_Q_1_D[1]
.sym 63453 soc.cpu.decoded_rs1_SB_DFFE_Q_1_D[2]
.sym 63454 soc.cpu.decoded_rs2_SB_DFFE_Q_D[1]
.sym 63455 soc.cpu.cpuregs_raddr2[3]
.sym 63457 soc.cpu.decoded_imm_j_SB_DFFE_Q_D_SB_LUT4_O_I1[1]
.sym 63460 soc.cpu.decoded_rs1_SB_DFFE_Q_1_D[2]
.sym 63462 soc.cpu.decoded_imm_j_SB_DFFE_Q_9_D_SB_LUT4_O_I3[1]
.sym 63466 soc.cpu.decoded_imm_j_SB_DFFE_Q_9_D_SB_LUT4_O_I3[0]
.sym 63468 soc.cpu.decoded_imm_j_SB_DFFE_Q_9_D_SB_LUT4_O_I3[1]
.sym 63473 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1[2]
.sym 63478 soc.cpu.decoded_rs1_SB_DFFE_Q_1_D[2]
.sym 63480 soc.cpu.cpuregs_raddr2[4]
.sym 63481 soc.cpu.decoded_rs2_SB_DFFE_Q_D[1]
.sym 63484 soc.cpu.decoded_imm_j_SB_DFFE_Q_D_SB_LUT4_O_I1[1]
.sym 63493 soc.cpu.decoded_rs2_SB_DFFE_Q_D[1]
.sym 63497 soc.cpu.decoded_rs1_SB_DFFE_Q_1_D[2]
.sym 63498 soc.cpu.decoded_rs2_SB_DFFE_Q_1_D[1]
.sym 63499 soc.cpu.cpuregs_raddr2[3]
.sym 63503 soc.cpu.decoded_rs2_SB_DFFE_Q_1_D[1]
.sym 63508 soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_I3_O[3]
.sym 63509 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1[2]
.sym 63511 soc.cpu.decoded_imm_j_SB_DFFE_Q_D_SB_LUT4_O_I1[1]
.sym 63512 soc.cpu.decoded_rs1_SB_DFFE_Q_1_D[2]
.sym 63513 clk$SB_IO_IN_$glb_clk
.sym 63515 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_18_I2[0]
.sym 63516 soc.cpu.is_sb_sh_sw_SB_DFFE_Q_D_SB_LUT4_O_I3[1]
.sym 63517 soc.cpu.decoded_rs2_SB_DFFE_Q_2_D_SB_LUT4_O_I3[3]
.sym 63518 soc.cpu.decoded_rs2_SB_DFFE_Q_1_D[1]
.sym 63519 soc.cpu.instr_waitirq_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I1_O[3]
.sym 63520 soc.cpu.decoded_rs2_SB_DFFE_Q_D[1]
.sym 63521 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I2[2]
.sym 63527 soc.cpu.mem_rdata_q[19]
.sym 63528 soc.cpu.instr_waitirq
.sym 63530 soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_I3_O[3]
.sym 63531 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1[1]
.sym 63532 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_22_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_I1_O[0]
.sym 63533 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[3]
.sym 63534 $PACKER_VCC_NET
.sym 63537 soc.cpu.decoded_imm_j_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I0[2]
.sym 63538 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_I3[2]
.sym 63539 soc.cpu.mem_rdata_q_SB_DFF_Q_12_D_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 63540 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_14_I3[0]
.sym 63543 soc.cpu.decoded_imm_j_SB_DFFE_Q_1_D_SB_LUT4_O_I2[0]
.sym 63545 soc.cpu.decoded_imm_j_SB_DFFE_Q_19_D_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 63546 soc.cpu.decoded_rs2_SB_DFFE_Q_4_D_SB_LUT4_O_I3[2]
.sym 63550 soc.cpu.decoded_rs2_SB_DFFE_Q_D_SB_LUT4_O_I0[3]
.sym 63557 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 63559 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[1]
.sym 63560 soc.cpu.decoded_rs1_SB_DFFE_Q_1_D[2]
.sym 63562 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[1]
.sym 63564 soc.cpu.decoded_imm_j[11]
.sym 63565 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_1_O[1]
.sym 63566 soc.cpu.cpuregs_raddr2[1]
.sym 63567 soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_I3_O[3]
.sym 63568 soc.cpu.decoded_imm_j_SB_DFFE_Q_1_D_SB_LUT4_O_I2[0]
.sym 63569 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 63570 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_1_I3[2]
.sym 63571 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2[2]
.sym 63572 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_1_O[2]
.sym 63574 soc.cpu.decoder_pseudo_trigger_SB_LUT4_I2_O[0]
.sym 63575 soc.cpu.cpuregs_waddr[1]
.sym 63576 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 63577 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_1_I3[0]
.sym 63578 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[1]
.sym 63579 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 63582 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_I3[3]
.sym 63583 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[3]
.sym 63584 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_I3[2]
.sym 63585 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_1_I3[0]
.sym 63586 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1[2]
.sym 63587 soc.cpu.decoded_rs2_SB_DFFE_Q_3_D[1]
.sym 63589 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2[2]
.sym 63590 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_1_I3[2]
.sym 63591 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_1_I3[0]
.sym 63596 soc.cpu.decoded_rs1_SB_DFFE_Q_1_D[2]
.sym 63597 soc.cpu.cpuregs_raddr2[1]
.sym 63598 soc.cpu.decoded_rs2_SB_DFFE_Q_3_D[1]
.sym 63601 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[1]
.sym 63602 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 63603 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 63604 soc.cpu.decoded_imm_j[11]
.sym 63607 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_1_I3[0]
.sym 63608 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[3]
.sym 63609 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 63610 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[1]
.sym 63613 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_1_O[1]
.sym 63614 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[1]
.sym 63615 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_1_O[2]
.sym 63619 soc.cpu.cpuregs_raddr2[1]
.sym 63620 soc.cpu.decoded_rs2_SB_DFFE_Q_3_D[1]
.sym 63621 soc.cpu.cpuregs_waddr[1]
.sym 63622 soc.cpu.decoded_rs1_SB_DFFE_Q_1_D[2]
.sym 63626 soc.cpu.decoded_imm_j_SB_DFFE_Q_1_D_SB_LUT4_O_I2[0]
.sym 63627 soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_I3_O[3]
.sym 63628 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1[2]
.sym 63631 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_I3[3]
.sym 63632 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2[2]
.sym 63633 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_I3[2]
.sym 63634 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 63635 soc.cpu.decoder_pseudo_trigger_SB_LUT4_I2_O[0]
.sym 63636 clk$SB_IO_IN_$glb_clk
.sym 63637 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_$glb_sr
.sym 63638 soc.cpu.decoded_rs2_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 63639 soc.cpu.decoded_imm_j_SB_DFFE_Q_19_D_SB_LUT4_O_I1_SB_LUT4_I3_O[0]
.sym 63640 soc.cpu.decoded_rs2_SB_DFFE_Q_D_SB_LUT4_O_I0[1]
.sym 63641 soc.cpu.decoded_rs1_SB_DFFE_Q_1_D_SB_LUT4_O_I2[2]
.sym 63642 soc.cpu.decoded_rs2_SB_DFFE_Q_1_D_SB_LUT4_O_I0[0]
.sym 63643 soc.cpu.decoded_rs1_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O[0]
.sym 63644 soc.cpu.decoded_rs1_SB_DFFE_Q_3_D_SB_LUT4_O_I2[1]
.sym 63645 soc.cpu.decoded_rs2_SB_DFFE_Q_3_D[1]
.sym 63651 soc.cpu.decoded_rs2_SB_DFFE_Q_1_D_SB_LUT4_O_I3[3]
.sym 63652 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 63653 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_6_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_I1_O[0]
.sym 63654 soc.cpu.cpuregs.regs.0.0.0_RADDR_1
.sym 63657 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 63659 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2[2]
.sym 63660 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_6_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_I1_O[0]
.sym 63662 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 63663 soc.cpu.decoded_imm_j_SB_DFFE_Q_9_D_SB_LUT4_O_I3[1]
.sym 63665 soc.cpu.decoded_imm_j_SB_DFFE_Q_1_D_SB_LUT4_O_I2[0]
.sym 63666 soc.cpu.mem_rdata_q[18]
.sym 63667 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I0_O[3]
.sym 63669 soc.cpu.decoded_rs1_SB_DFFE_Q_1_D_SB_LUT4_O_I2[0]
.sym 63670 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O[1]
.sym 63672 soc.cpu.decoded_imm_j_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I0[2]
.sym 63680 soc.cpu.decoded_rs1_SB_DFFE_Q_3_D_SB_LUT4_O_I2[0]
.sym 63681 soc.cpu.decoded_rs2_SB_DFFE_Q_2_D_SB_LUT4_O_I3[3]
.sym 63684 soc.cpu.decoded_rd_SB_DFFE_Q_2_D_SB_LUT4_O_I3[1]
.sym 63685 soc.cpu.decoded_imm_j_SB_DFFE_Q_9_D_SB_LUT4_O_I3[1]
.sym 63686 soc.cpu.cpuregs_raddr1[1]
.sym 63687 soc.cpu.mem_rdata_q_SB_DFF_Q_13_D_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 63688 soc.cpu.decoded_rs1_SB_DFFE_Q_2_D_SB_LUT4_O_I1[1]
.sym 63695 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I2[2]
.sym 63696 soc.cpu.decoded_imm_j_SB_DFFE_Q_9_D_SB_LUT4_O_I3[0]
.sym 63697 soc.cpu.decoded_rs1_SB_DFFE_Q_1_D[2]
.sym 63698 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1[2]
.sym 63699 soc.cpu.decoded_rs1_SB_DFFE_Q_1_D[2]
.sym 63700 soc.cpu.decoded_imm_j_SB_DFFE_Q_19_D_SB_LUT4_O_I1_SB_LUT4_I3_O[1]
.sym 63701 soc.cpu.decoded_rs1_SB_DFFE_Q_3_D_SB_LUT4_O_I2[1]
.sym 63702 soc.cpu.decoded_rs2_SB_DFFE_Q_3_D[1]
.sym 63704 soc.cpu.decoded_imm_j_SB_DFFE_Q_19_D_SB_LUT4_O_I1_SB_LUT4_I3_O[0]
.sym 63706 soc.cpu.decoded_rs2_SB_DFFE_Q_4_D_SB_LUT4_O_I3[2]
.sym 63712 soc.cpu.decoded_rs1_SB_DFFE_Q_3_D_SB_LUT4_O_I2[1]
.sym 63713 soc.cpu.decoded_rs1_SB_DFFE_Q_3_D_SB_LUT4_O_I2[0]
.sym 63714 soc.cpu.decoded_rs1_SB_DFFE_Q_1_D[2]
.sym 63715 soc.cpu.cpuregs_raddr1[1]
.sym 63718 soc.cpu.decoded_imm_j_SB_DFFE_Q_19_D_SB_LUT4_O_I1_SB_LUT4_I3_O[1]
.sym 63719 soc.cpu.decoded_imm_j_SB_DFFE_Q_19_D_SB_LUT4_O_I1_SB_LUT4_I3_O[0]
.sym 63720 soc.cpu.decoded_rd_SB_DFFE_Q_2_D_SB_LUT4_O_I3[1]
.sym 63721 soc.cpu.decoded_rs2_SB_DFFE_Q_2_D_SB_LUT4_O_I3[3]
.sym 63727 soc.cpu.decoded_rs2_SB_DFFE_Q_3_D[1]
.sym 63731 soc.cpu.decoded_imm_j_SB_DFFE_Q_9_D_SB_LUT4_O_I3[1]
.sym 63733 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I2[2]
.sym 63737 soc.cpu.mem_rdata_q_SB_DFF_Q_13_D_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 63739 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1[2]
.sym 63742 soc.cpu.decoded_imm_j_SB_DFFE_Q_9_D_SB_LUT4_O_I3[0]
.sym 63743 soc.cpu.decoded_imm_j_SB_DFFE_Q_19_D_SB_LUT4_O_I1_SB_LUT4_I3_O[0]
.sym 63744 soc.cpu.decoded_imm_j_SB_DFFE_Q_19_D_SB_LUT4_O_I1_SB_LUT4_I3_O[1]
.sym 63745 soc.cpu.decoded_rs2_SB_DFFE_Q_4_D_SB_LUT4_O_I3[2]
.sym 63748 soc.cpu.decoded_rs1_SB_DFFE_Q_2_D_SB_LUT4_O_I1[1]
.sym 63750 soc.cpu.decoded_imm_j_SB_DFFE_Q_9_D_SB_LUT4_O_I3[1]
.sym 63754 soc.cpu.decoded_rs1_SB_DFFE_Q_3_D_SB_LUT4_O_I2[0]
.sym 63757 soc.cpu.decoded_rs1_SB_DFFE_Q_3_D_SB_LUT4_O_I2[1]
.sym 63758 soc.cpu.decoded_rs1_SB_DFFE_Q_1_D[2]
.sym 63759 clk$SB_IO_IN_$glb_clk
.sym 63761 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_1_O[3]
.sym 63762 soc.cpu.instr_waitirq_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I1_O[1]
.sym 63763 soc.cpu.decoded_rs1_SB_DFFE_Q_1_D_SB_LUT4_O_I2[1]
.sym 63764 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_1_O[2]
.sym 63765 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 63766 soc.cpu.decoded_imm_j_SB_DFFE_Q_19_D_SB_LUT4_O_I1_SB_LUT4_I3_O[1]
.sym 63767 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_1_O[1]
.sym 63768 soc.cpu.is_lb_lh_lw_lbu_lhu_SB_DFFE_Q_D_SB_LUT4_O_I3[2]
.sym 63773 soc.cpu.decoded_imm_j_SB_DFFE_Q_D_SB_LUT4_O_I1[1]
.sym 63774 soc.cpu.instr_timer_SB_DFFE_Q_D_SB_LUT4_O_I1[2]
.sym 63775 soc.cpu.decoded_rs1_SB_DFFE_Q_1_D_SB_LUT4_O_I2[0]
.sym 63777 soc.cpu.decoded_rs2_SB_DFFE_Q_2_D[1]
.sym 63781 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1[1]
.sym 63785 soc.cpu.is_lb_lh_lw_lbu_lhu
.sym 63786 soc.cpu.decoded_rs1_SB_DFFE_Q_1_D[2]
.sym 63788 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_15_I3[0]
.sym 63789 soc.cpu.decoded_rs1_SB_DFFE_Q_1_D[2]
.sym 63795 soc.cpu.is_lb_lh_lw_lbu_lhu_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1[1]
.sym 63803 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1[2]
.sym 63806 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I0_O[0]
.sym 63807 soc.cpu.decoded_rs1_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O[0]
.sym 63808 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[1]
.sym 63809 soc.cpu.mem_rdata_q[24]
.sym 63811 soc.cpu.mem_rdata_q_SB_DFF_Q_12_D_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 63812 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 63813 soc.cpu.decoded_rs1_SB_DFFE_Q_1_D_SB_LUT4_O_I2[2]
.sym 63814 soc.cpu.decoded_imm_j_SB_DFFE_Q_2_D_SB_LUT4_O_I2[0]
.sym 63815 soc.cpu.decoded_imm_j_SB_DFFE_Q_1_D_SB_LUT4_O_I2[0]
.sym 63816 soc.cpu.decoded_rs1_SB_DFFE_Q_1_D_SB_LUT4_O_I2[0]
.sym 63817 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[3]
.sym 63818 soc.cpu.decoded_rs1_SB_DFFE_Q_1_D_SB_LUT4_O_I2[3]
.sym 63823 soc.cpu.decoded_imm_j_SB_DFFE_Q_D_SB_LUT4_O_I1[1]
.sym 63826 soc.cpu.mem_rdata_q[18]
.sym 63827 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I0_O[3]
.sym 63828 soc.cpu.decoded_rs1_SB_DFFE_Q_1_D_SB_LUT4_O_I2[1]
.sym 63829 soc.cpu.decoder_pseudo_trigger_SB_LUT4_I2_O[0]
.sym 63835 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I0_O[0]
.sym 63837 soc.cpu.decoded_imm_j_SB_DFFE_Q_1_D_SB_LUT4_O_I2[0]
.sym 63838 soc.cpu.decoded_imm_j_SB_DFFE_Q_2_D_SB_LUT4_O_I2[0]
.sym 63841 soc.cpu.decoded_rs1_SB_DFFE_Q_1_D_SB_LUT4_O_I2[1]
.sym 63842 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I0_O[3]
.sym 63843 soc.cpu.decoded_rs1_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O[0]
.sym 63847 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I0_O[0]
.sym 63848 soc.cpu.decoded_rs1_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O[0]
.sym 63850 soc.cpu.decoded_rs1_SB_DFFE_Q_1_D_SB_LUT4_O_I2[1]
.sym 63853 soc.cpu.mem_rdata_q[24]
.sym 63854 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[3]
.sym 63855 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 63856 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[1]
.sym 63859 soc.cpu.decoded_rs1_SB_DFFE_Q_1_D_SB_LUT4_O_I2[3]
.sym 63860 soc.cpu.decoded_rs1_SB_DFFE_Q_1_D_SB_LUT4_O_I2[1]
.sym 63861 soc.cpu.decoded_rs1_SB_DFFE_Q_1_D_SB_LUT4_O_I2[2]
.sym 63862 soc.cpu.decoded_rs1_SB_DFFE_Q_1_D_SB_LUT4_O_I2[0]
.sym 63867 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1[2]
.sym 63868 soc.cpu.mem_rdata_q_SB_DFF_Q_12_D_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 63872 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1[2]
.sym 63874 soc.cpu.decoded_imm_j_SB_DFFE_Q_D_SB_LUT4_O_I1[1]
.sym 63877 soc.cpu.mem_rdata_q[18]
.sym 63878 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[1]
.sym 63879 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 63881 soc.cpu.decoder_pseudo_trigger_SB_LUT4_I2_O[0]
.sym 63882 clk$SB_IO_IN_$glb_clk
.sym 63883 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_$glb_sr
.sym 63884 soc.cpu.decoded_imm_j_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_I3_O[1]
.sym 63885 soc.cpu.decoded_rd[2]
.sym 63886 soc.cpu.decoded_rd_SB_DFFE_Q_2_D_SB_LUT4_O_I3[2]
.sym 63887 soc.cpu.decoded_imm_j_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_I3_O[0]
.sym 63888 soc.cpu.decoded_rd[4]
.sym 63889 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I3[1]
.sym 63890 soc.cpu.is_lb_lh_lw_lbu_lhu
.sym 63891 soc.cpu.is_alu_reg_reg
.sym 63896 soc.cpu.decoded_imm_j_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I0[3]
.sym 63900 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_22_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_I1_O[0]
.sym 63904 soc.cpu.decoded_rs1_SB_DFFE_Q_1_D_SB_LUT4_O_I2[0]
.sym 63905 soc.cpu.mem_rdata_q[24]
.sym 63912 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 63915 soc.cpu.is_alu_reg_reg
.sym 63918 soc.cpu.instr_jalr
.sym 63925 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1[1]
.sym 63927 soc.cpu.decoded_rs1_SB_DFFE_Q_1_D[2]
.sym 63930 soc.cpu.decoded_imm_j_SB_DFFE_Q_1_D_SB_LUT4_O_I2[1]
.sym 63932 soc.cpu.instr_lh_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O[2]
.sym 63935 soc.cpu.decoded_imm_j_SB_DFFE_Q_1_D_SB_LUT4_O_I2[0]
.sym 63941 soc.cpu.decoded_imm_j_SB_DFFE_Q_D_SB_LUT4_O_I1[1]
.sym 63942 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O[1]
.sym 63944 soc.cpu.decoded_imm_j_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_I3_O[0]
.sym 63947 soc.cpu.decoded_imm_j_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_I3_O[3]
.sym 63949 soc.cpu.decoded_imm_j_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_I3_O[1]
.sym 63950 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1[2]
.sym 63952 soc.cpu.instr_jalr
.sym 63955 soc.cpu.is_lb_lh_lw_lbu_lhu
.sym 63964 soc.cpu.instr_lh_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O[2]
.sym 63965 soc.cpu.instr_jalr
.sym 63966 soc.cpu.is_lb_lh_lw_lbu_lhu
.sym 63982 soc.cpu.decoded_imm_j_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_I3_O[3]
.sym 63983 soc.cpu.decoded_imm_j_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_I3_O[0]
.sym 63984 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1[1]
.sym 63985 soc.cpu.decoded_imm_j_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_I3_O[1]
.sym 63995 soc.cpu.decoded_imm_j_SB_DFFE_Q_1_D_SB_LUT4_O_I2[0]
.sym 63997 soc.cpu.decoded_imm_j_SB_DFFE_Q_1_D_SB_LUT4_O_I2[1]
.sym 64001 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1[2]
.sym 64002 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O[1]
.sym 64003 soc.cpu.decoded_imm_j_SB_DFFE_Q_D_SB_LUT4_O_I1[1]
.sym 64004 soc.cpu.decoded_rs1_SB_DFFE_Q_1_D[2]
.sym 64005 clk$SB_IO_IN_$glb_clk
.sym 64007 soc.cpu.decoded_rd[0]
.sym 64010 soc.cpu.instr_jalr
.sym 64011 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I0_O[3]
.sym 64012 soc.cpu.decoded_rd_SB_DFFE_Q_3_D_SB_LUT4_O_I3[2]
.sym 64013 soc.cpu.decoded_rd[1]
.sym 64014 soc.cpu.decoded_rd[3]
.sym 64020 soc.cpu.is_lb_lh_lw_lbu_lhu
.sym 64021 soc.cpu.decoded_rs1_SB_DFFE_Q_1_D[2]
.sym 64022 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[1]
.sym 64023 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 64027 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[3]
.sym 64030 soc.cpu.decoded_rd_SB_DFFE_Q_2_D_SB_LUT4_O_I3[1]
.sym 64141 soc.cpu.instr_jalr
.sym 64144 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 64146 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[1]
.sym 64147 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 64153 soc.cpu.decoded_rs1_SB_DFFE_Q_1_D_SB_LUT4_O_I2[0]
.sym 64156 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I0_O[3]
.sym 64158 soc.cpu.decoded_rd[1]
.sym 64201 COMM[0]$SB_IO_OUT
.sym 64230 soc.spimemio.dout_data[2]
.sym 64231 soc.spimemio.dout_data[3]
.sym 64232 soc.spimemio.xfer.flash_io2_di_SB_LUT4_I2_I3[2]
.sym 64234 soc.spimemio.dout_data[4]
.sym 64235 soc.spimemio.xfer.flash_io3_di_SB_LUT4_I2_O[2]
.sym 64236 soc.spimemio.dout_data[1]
.sym 64237 soc.spimemio.xfer.flash_io0_di_SB_LUT4_I1_O_SB_LUT4_O_3_I3[2]
.sym 64358 soc.spimemio.dout_data[5]
.sym 64359 soc.spimemio.config_do_SB_DFFESR_Q_E
.sym 64360 soc.spimemio.dout_data[7]
.sym 64361 soc.spimemio.dout_data[0]
.sym 64362 soc.spimemio.xfer.flash_io0_di_SB_LUT4_I1_O_SB_LUT4_O_2_I3[2]
.sym 64363 soc.spimemio.xfer.flash_io0_di_SB_LUT4_I1_O_SB_LUT4_O_I3[2]
.sym 64364 soc.spimemio.xfer.flash_io0_di_SB_LUT4_I1_O_SB_LUT4_O_1_I3[2]
.sym 64365 soc.spimemio.dout_data[6]
.sym 64371 soc.spimemio.dout_data[1]
.sym 64372 iomem_wdata[23]
.sym 64373 iomem_wdata[1]
.sym 64379 soc.spimemio.xfer.ibuffer_SB_DFFE_Q_E
.sym 64380 iomem_wdata[30]
.sym 64383 flash_io3_di
.sym 64394 soc.spimemio.dout_data[3]
.sym 64399 soc.spimemio.dout_data[4]
.sym 64403 flash_io1_oe
.sym 64407 soc.spimemio.config_do_SB_DFFESR_Q_E
.sym 64408 soc.spimemio.config_oe[3]
.sym 64410 soc.spimemio.dout_data[3]
.sym 64411 soc.spimemio.dout_data[0]
.sym 64418 flash_io0_do_SB_LUT4_O_I2[2]
.sym 64422 soc.spimemio.dout_data[5]
.sym 64423 soc.simpleuart.send_dummy_SB_LUT4_I1_O[2]
.sym 64428 DBG[3]$SB_IO_OUT
.sym 64435 soc.simpleuart.send_dummy_SB_LUT4_I1_O[2]
.sym 64438 iomem_wdata[11]
.sym 64442 iomem_wstrb[1]
.sym 64444 iomem_wdata[9]
.sym 64446 soc.spimemio.config_oe_SB_DFFESR_Q_E
.sym 64450 UART_RX_SB_LUT4_I1_I0[3]
.sym 64451 iomem_wdata[10]
.sym 64455 iomem_wdata[8]
.sym 64470 iomem_wdata[10]
.sym 64475 iomem_wdata[8]
.sym 64481 iomem_wdata[11]
.sym 64489 iomem_wdata[9]
.sym 64510 iomem_wstrb[1]
.sym 64511 soc.simpleuart.send_dummy_SB_LUT4_I1_O[2]
.sym 64513 UART_RX_SB_LUT4_I1_I0[3]
.sym 64514 soc.spimemio.config_oe_SB_DFFESR_Q_E
.sym 64515 clk$SB_IO_IN_$glb_clk
.sym 64516 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 64519 flash_io1_oe
.sym 64520 soc.spimemio.config_csb
.sym 64522 flash_io0_oe
.sym 64523 flash_csb$SB_IO_OUT
.sym 64530 iomem_wdata[31]
.sym 64534 soc.spimemio.dout_data[6]
.sym 64535 flash_io0_do_SB_LUT4_O_I2[2]
.sym 64536 iomem_wdata[25]
.sym 64537 flash_clk$SB_IO_OUT
.sym 64538 soc.spimemio.xfer_clk
.sym 64539 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I1_O[1]
.sym 64540 iomem_wdata[9]
.sym 64541 soc.cpu.mem_rdata_SB_LUT4_O_1_I0_SB_LUT4_O_I3[3]
.sym 64545 soc.spimemio.buffer[3]
.sym 64547 soc.spimemio.din_data[4]
.sym 64548 soc.spimemio.config_cont_SB_LUT4_I1_O[1]
.sym 64551 soc.spimemio.xfer.flash_io2_di_SB_LUT4_I1_O_SB_LUT4_O_2_I3[2]
.sym 64552 soc.spimemio.dout_data[3]
.sym 64566 soc.spimemio.xfer.xfer_tag[1]
.sym 64628 soc.spimemio.xfer.xfer_tag[1]
.sym 64638 clk$SB_IO_IN_$glb_clk
.sym 64640 soc.spimemio.buffer[3]
.sym 64641 soc.spimemio.softreset_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I2_I3_SB_LUT4_I2_O
.sym 64642 soc.spimemio.softreset_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I2_I3[1]
.sym 64643 soc.spimemio.softreset_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 64644 soc.spimemio.softreset_SB_LUT4_I2_O_SB_LUT4_O_I3[2]
.sym 64645 soc.spimemio.buffer_SB_DFFE_Q_9_E
.sym 64646 soc.spimemio.xfer.last_fetch_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_I3[2]
.sym 64647 soc.spimemio.rd_inc_SB_DFFESR_Q_R[1]
.sym 64653 flash_csb$SB_IO_OUT
.sym 64656 flash_clk_SB_LUT4_I1_I2[3]
.sym 64659 flash_io2_oe_SB_LUT4_O_I1[2]
.sym 64660 soc.spimemio.xfer.obuffer[6]
.sym 64662 soc.spimemio.xfer.xfer_tag[1]
.sym 64665 soc.spimemio.dout_data[5]
.sym 64670 flash_io0_oe
.sym 64671 soc.spimemio.rd_inc_SB_DFFESR_Q_R[1]
.sym 64672 flash_csb$SB_IO_OUT
.sym 64673 iomem_addr[7]
.sym 64674 soc.spimemio.config_cont_SB_LUT4_I1_O[1]
.sym 64675 soc.spimemio.softreset_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I2_I3_SB_LUT4_I2_O
.sym 64683 soc.spimemio.xfer.xfer_tag[2]
.sym 64687 soc.spimemio.xfer.xfer_tag[0]
.sym 64701 soc.spimemio.state_SB_DFF_Q_3_D_SB_LUT4_O_I2[0]
.sym 64703 soc.spimemio.state_SB_DFF_Q_3_D_SB_LUT4_O_I2[1]
.sym 64704 soc.spimemio.rd_inc_SB_DFFESR_Q_R[1]
.sym 64712 soc.spimemio.din_ddr_SB_LUT4_I0_I2[0]
.sym 64721 soc.spimemio.state_SB_DFF_Q_3_D_SB_LUT4_O_I2[0]
.sym 64723 soc.spimemio.state_SB_DFF_Q_3_D_SB_LUT4_O_I2[1]
.sym 64726 soc.spimemio.xfer.xfer_tag[0]
.sym 64738 soc.spimemio.xfer.xfer_tag[2]
.sym 64746 soc.spimemio.rd_inc_SB_DFFESR_Q_R[1]
.sym 64747 soc.spimemio.din_ddr_SB_LUT4_I0_I2[0]
.sym 64761 clk$SB_IO_IN_$glb_clk
.sym 64763 soc.spimemio.din_data[3]
.sym 64765 soc.spimemio.din_data_SB_DFFESS_Q_E
.sym 64766 soc.spimemio.din_valid_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O[1]
.sym 64767 soc.spimemio.din_tag_SB_DFFESR_Q_E_SB_LUT4_O_I0[1]
.sym 64768 soc.spimemio.config_qspi_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_O_4_I2[2]
.sym 64769 soc.spimemio.din_tag_SB_DFFESR_Q_E
.sym 64770 soc.spimemio.din_valid_SB_DFFSR_Q_D_SB_LUT4_O_I2[2]
.sym 64773 flash_clk_SB_LUT4_I1_I2[3]
.sym 64775 soc.spimemio.xfer.count_SB_DFFESR_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2[2]
.sym 64778 iomem_wdata[0]
.sym 64779 soc.spimemio.config_cont_SB_LUT4_I1_O[1]
.sym 64781 soc.spimemio.softreset_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I2_I3[0]
.sym 64782 soc.cpu.mem_rdata_SB_LUT4_O_3_I0_SB_LUT4_O_I3[3]
.sym 64783 flash_io0_do_SB_LUT4_O_I2[2]
.sym 64784 soc.spimemio.softreset_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I2_I3_SB_LUT4_I2_O
.sym 64785 soc.spimemio.xfer_io1_do_SB_LUT4_O_I2[0]
.sym 64787 soc.spimemio.state_SB_DFF_Q_3_D_SB_LUT4_O_I2[0]
.sym 64788 soc.spimemio.xfer.flash_io0_di_SB_LUT4_I1_1_O_SB_LUT4_O_2_I3[2]
.sym 64789 soc.spimemio.softreset_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 64791 flash_clk_SB_LUT4_I1_I2_SB_LUT4_O_I2[1]
.sym 64792 soc.spimemio.din_data_SB_DFFESS_Q_S
.sym 64793 flash_io1_oe
.sym 64795 flash_io3_oe
.sym 64796 soc.simpleuart_reg_div_do[8]
.sym 64797 soc.spimemio_cfgreg_do[21]
.sym 64798 soc.spimemio.din_ddr_SB_LUT4_I0_I2[0]
.sym 64805 soc.spimemio.din_ddr_SB_LUT4_I0_I2[0]
.sym 64806 iomem_addr[4]
.sym 64808 soc.spimemio.din_data_SB_DFFESS_Q_S
.sym 64809 soc.spimemio.config_qspi_SB_LUT4_I0_O[2]
.sym 64810 soc.spimemio.config_qspi_SB_LUT4_I0_O_SB_LUT4_I3_O[1]
.sym 64813 soc.spimemio.config_qspi_SB_LUT4_I0_O[3]
.sym 64814 soc.spimemio.config_cont_SB_LUT4_I1_O[2]
.sym 64820 soc.spimemio.config_qspi_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_O_I3[3]
.sym 64822 soc.spimemio.din_data_SB_DFFESS_Q_E
.sym 64823 soc.spimemio.config_qspi_SB_LUT4_I0_O[2]
.sym 64824 soc.spimemio.din_tag_SB_DFFESR_Q_E_SB_LUT4_O_I0[1]
.sym 64828 soc.spimemio.config_qspi_SB_LUT4_I0_O[1]
.sym 64833 iomem_addr[7]
.sym 64834 soc.spimemio.config_qspi_SB_LUT4_I0_O[1]
.sym 64838 soc.spimemio.din_ddr_SB_LUT4_I0_I2[0]
.sym 64839 soc.spimemio.din_tag_SB_DFFESR_Q_E_SB_LUT4_O_I0[1]
.sym 64843 soc.spimemio.config_qspi_SB_LUT4_I0_O[2]
.sym 64844 soc.spimemio.config_qspi_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_O_I3[3]
.sym 64845 soc.spimemio.config_qspi_SB_LUT4_I0_O[1]
.sym 64846 iomem_addr[7]
.sym 64855 soc.spimemio.config_cont_SB_LUT4_I1_O[2]
.sym 64856 soc.spimemio.config_qspi_SB_LUT4_I0_O_SB_LUT4_I3_O[1]
.sym 64873 soc.spimemio.config_qspi_SB_LUT4_I0_O[3]
.sym 64874 soc.spimemio.config_qspi_SB_LUT4_I0_O[2]
.sym 64875 iomem_addr[4]
.sym 64876 soc.spimemio.config_qspi_SB_LUT4_I0_O[1]
.sym 64883 soc.spimemio.din_data_SB_DFFESS_Q_E
.sym 64884 clk$SB_IO_IN_$glb_clk
.sym 64885 soc.spimemio.din_data_SB_DFFESS_Q_S
.sym 64886 soc.spimemio.din_valid_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O[2]
.sym 64887 soc.spimemio.rd_wait_SB_LUT4_I3_O[0]
.sym 64888 soc.spimemio.rd_wait_SB_LUT4_I1_O_SB_LUT4_I3_O[1]
.sym 64889 soc.spimemio.state_SB_DFF_Q_4_D_SB_LUT4_O_I3[2]
.sym 64890 soc.spimemio.rd_wait_SB_LUT4_I1_O[3]
.sym 64891 soc.spimemio.rd_valid
.sym 64892 soc.spimemio.state_SB_DFF_Q_3_D_SB_LUT4_O_I2[0]
.sym 64893 soc.spimemio.rd_valid_SB_DFFESR_Q_E
.sym 64897 flash_clk_SB_LUT4_I1_I2_SB_LUT4_O_I2[2]
.sym 64898 iomem_wdata[20]
.sym 64899 soc.spimemio.din_data[6]
.sym 64900 soc.spimemio.din_data[1]
.sym 64902 soc.spimemio.din_data[7]
.sym 64903 soc.spimemio_cfgreg_do[22]
.sym 64904 soc.spimemio.config_qspi_SB_LUT4_I1_O[1]
.sym 64906 soc.spimemio.din_ddr_SB_LUT4_I0_I2[0]
.sym 64908 $PACKER_VCC_NET
.sym 64910 soc.spimemio.din_data_SB_DFFESS_Q_E
.sym 64911 soc.spimemio.config_qspi_SB_LUT4_I1_O[1]
.sym 64912 soc.simpleuart.send_dummy_SB_LUT4_I1_O[2]
.sym 64913 soc.spimemio.rd_valid
.sym 64914 soc.spimemio.config_qspi_SB_LUT4_I0_O[1]
.sym 64915 soc.spimemio.dout_data[5]
.sym 64917 flash_clk_SB_LUT4_I1_I2[3]
.sym 64918 soc.spimemio_cfgreg_do[22]
.sym 64920 soc.spimemio.config_qspi_SB_LUT4_I0_O[1]
.sym 64921 soc.spimemio_cfgreg_do[20]
.sym 64927 soc.simpleuart.recv_pattern[5]
.sym 64931 soc.spimemio.config_qspi_SB_LUT4_I0_I3[2]
.sym 64932 soc.spimemio.config_qspi_SB_LUT4_I0_O[1]
.sym 64933 soc.simpleuart.recv_pattern[2]
.sym 64935 soc.spimemio.config_qspi_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_O_4_I2_SB_LUT4_O_1_I2[0]
.sym 64938 soc.simpleuart.recv_buf_data_SB_DFFESR_Q_E
.sym 64939 soc.spimemio.config_qspi_SB_LUT4_I0_I3[2]
.sym 64940 soc.spimemio.config_qspi_SB_LUT4_I0_O[1]
.sym 64941 soc.simpleuart.recv_pattern[4]
.sym 64944 soc.simpleuart.recv_pattern[1]
.sym 64945 soc.spimemio_cfgreg_do[20]
.sym 64946 soc.spimemio.config_qspi_SB_LUT4_I0_I3[3]
.sym 64949 soc.spimemio_cfgreg_do[21]
.sym 64950 soc.spimemio_cfgreg_do[22]
.sym 64951 soc.spimemio.din_ddr_SB_LUT4_I0_I3[2]
.sym 64953 soc.spimemio.rd_valid_SB_LUT4_I3_O[0]
.sym 64958 soc.spimemio.din_ddr_SB_LUT4_I0_I3[0]
.sym 64961 soc.simpleuart.recv_pattern[4]
.sym 64966 soc.spimemio.config_qspi_SB_LUT4_I0_I3[3]
.sym 64967 soc.spimemio.config_qspi_SB_LUT4_I0_I3[2]
.sym 64968 soc.spimemio_cfgreg_do[22]
.sym 64969 soc.spimemio_cfgreg_do[21]
.sym 64972 soc.spimemio_cfgreg_do[20]
.sym 64973 soc.spimemio.config_qspi_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_O_4_I2_SB_LUT4_O_1_I2[0]
.sym 64975 soc.spimemio.config_qspi_SB_LUT4_I0_O[1]
.sym 64978 soc.simpleuart.recv_pattern[1]
.sym 64986 soc.simpleuart.recv_pattern[5]
.sym 64990 soc.spimemio.rd_valid_SB_LUT4_I3_O[0]
.sym 64991 soc.spimemio.config_qspi_SB_LUT4_I0_I3[2]
.sym 64996 soc.simpleuart.recv_pattern[2]
.sym 65002 soc.spimemio.config_qspi_SB_LUT4_I0_I3[2]
.sym 65003 soc.spimemio.config_qspi_SB_LUT4_I0_O[1]
.sym 65004 soc.spimemio.din_ddr_SB_LUT4_I0_I3[2]
.sym 65005 soc.spimemio.din_ddr_SB_LUT4_I0_I3[0]
.sym 65006 soc.simpleuart.recv_buf_data_SB_DFFESR_Q_E
.sym 65007 clk$SB_IO_IN_$glb_clk
.sym 65008 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 65009 soc.spimemio.din_ddr_SB_LUT4_I0_I3[2]
.sym 65010 soc.spimemio.din_data_SB_DFFESS_Q_S
.sym 65011 soc.spimemio.din_qspi
.sym 65012 soc.spimemio.din_ddr
.sym 65013 soc.spimemio.din_ddr_SB_LUT4_I0_I2[1]
.sym 65014 soc.spimemio.config_qspi_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_O_4_I2[1]
.sym 65015 soc.spimemio.config_qspi_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_O_4_I2_SB_LUT4_O_1_I2[2]
.sym 65016 soc.spimemio.din_ddr_SB_LUT4_I0_I3[0]
.sym 65020 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I1_O[1]
.sym 65021 soc.spimemio.config_qspi_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_O_4_I2_SB_LUT4_O_1_I2[0]
.sym 65022 soc.spimemio.rd_inc
.sym 65026 soc.spimemio.rd_valid_SB_DFFESR_Q_E
.sym 65028 soc.spimemio.config_qspi_SB_LUT4_I0_O[1]
.sym 65029 soc.spimemio.rd_valid_SB_DFFESR_Q_E
.sym 65030 soc.spimemio.rd_wait
.sym 65033 soc.spimemio.buffer[3]
.sym 65034 iomem_wdata[18]
.sym 65035 $PACKER_VCC_NET
.sym 65036 soc.spimemio.config_cont_SB_LUT4_I1_O[1]
.sym 65037 iomem_addr[3]
.sym 65038 iomem_addr[6]
.sym 65039 soc.spimemio.xfer.flash_io2_di_SB_LUT4_I1_O_SB_LUT4_O_2_I3[2]
.sym 65040 soc.spimemio.rd_valid_SB_LUT4_I3_I0[2]
.sym 65041 soc.cpu.mem_rdata_SB_LUT4_O_1_I0_SB_LUT4_O_I3[3]
.sym 65042 iomem_addr[11]
.sym 65043 flash_clk_SB_LUT4_I1_I2[3]
.sym 65044 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_22_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 65050 soc.simpleuart.recv_buf_data[4]
.sym 65051 soc.spimemio.config_qspi_SB_LUT4_I2_1_O[3]
.sym 65053 soc.spimemio_cfgreg_do[21]
.sym 65054 soc.spimemio.config_qspi_SB_LUT4_I2_1_O[2]
.sym 65056 soc.spimemio.config_qspi_SB_LUT4_I1_O[1]
.sym 65058 soc.spimemio.config_qspi_SB_LUT4_I0_I3[2]
.sym 65059 iomem_addr[22]
.sym 65060 soc.spimemio.config_cont_SB_LUT4_I1_O[2]
.sym 65061 soc.simpleuart.recv_buf_data[1]
.sym 65062 soc.spimemio.valid_SB_LUT4_O_I0_SB_LUT4_I3_O[0]
.sym 65064 soc.spimemio.config_qspi_SB_LUT4_I1_O[1]
.sym 65065 soc.spimemio.config_cont_SB_LUT4_I1_O[1]
.sym 65066 soc.spimemio.din_ddr_SB_LUT4_I0_I3[2]
.sym 65068 soc.spimemio_cfgreg_do[22]
.sym 65069 soc.spimemio.config_cont_SB_LUT4_I1_O[3]
.sym 65072 iomem_addr[14]
.sym 65074 soc.spimemio.config_qspi_SB_LUT4_I0_O[1]
.sym 65079 soc.spimemio.config_qspi_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_O_4_I2_SB_LUT4_O_1_I2[0]
.sym 65080 flash_csb_SB_LUT4_I1_I2_SB_LUT4_O_I3[0]
.sym 65081 soc.spimemio.din_ddr_SB_LUT4_I0_I3[0]
.sym 65083 soc.spimemio.config_qspi_SB_LUT4_I2_1_O[2]
.sym 65084 soc.spimemio.config_qspi_SB_LUT4_I2_1_O[3]
.sym 65085 soc.spimemio.config_qspi_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_O_4_I2_SB_LUT4_O_1_I2[0]
.sym 65086 soc.spimemio.config_qspi_SB_LUT4_I0_O[1]
.sym 65089 soc.spimemio.valid_SB_LUT4_O_I0_SB_LUT4_I3_O[0]
.sym 65097 soc.simpleuart.recv_buf_data[4]
.sym 65098 flash_csb_SB_LUT4_I1_I2_SB_LUT4_O_I3[0]
.sym 65101 soc.spimemio_cfgreg_do[21]
.sym 65102 iomem_addr[14]
.sym 65103 soc.spimemio.config_qspi_SB_LUT4_I0_I3[2]
.sym 65104 soc.spimemio.config_qspi_SB_LUT4_I1_O[1]
.sym 65107 soc.spimemio_cfgreg_do[22]
.sym 65108 soc.spimemio.config_qspi_SB_LUT4_I0_I3[2]
.sym 65110 soc.spimemio_cfgreg_do[21]
.sym 65113 flash_csb_SB_LUT4_I1_I2_SB_LUT4_O_I3[0]
.sym 65114 soc.simpleuart.recv_buf_data[1]
.sym 65119 soc.spimemio.din_ddr_SB_LUT4_I0_I3[0]
.sym 65120 soc.spimemio.config_qspi_SB_LUT4_I1_O[1]
.sym 65121 soc.spimemio.din_ddr_SB_LUT4_I0_I3[2]
.sym 65122 soc.spimemio.config_qspi_SB_LUT4_I0_O[1]
.sym 65125 soc.spimemio.config_cont_SB_LUT4_I1_O[2]
.sym 65126 iomem_addr[22]
.sym 65127 soc.spimemio.config_cont_SB_LUT4_I1_O[3]
.sym 65128 soc.spimemio.config_cont_SB_LUT4_I1_O[1]
.sym 65130 clk$SB_IO_IN_$glb_clk
.sym 65132 soc.spimemio.config_qspi_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_O_4_I2_SB_LUT4_O_I3[2]
.sym 65133 soc.spimemio.xfer.flash_io1_di_SB_LUT4_I1_O[0]
.sym 65134 soc.spimemio.xfer.flash_io2_di_SB_LUT4_I1_O[0]
.sym 65135 soc.spimemio.config_qspi_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_O_6_I3_SB_LUT4_O_I3[2]
.sym 65137 soc.spimemio.config_cont_SB_LUT4_I1_1_O[0]
.sym 65138 soc.spimem_rdata[3]
.sym 65139 soc.spimemio.config_qspi_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_O_6_I3[3]
.sym 65146 soc.spimemio.rd_inc
.sym 65148 soc.spimemio_cfgreg_do[22]
.sym 65150 soc.spimemio.din_ddr_SB_LUT4_I0_I2[0]
.sym 65151 soc.spimemio.din_ddr_SB_LUT4_I0_I3[2]
.sym 65152 soc.spimemio.state[0]
.sym 65153 soc.spimemio.din_data_SB_DFFESS_Q_S
.sym 65154 soc.spimemio.config_qspi_SB_LUT4_I0_I3[2]
.sym 65157 soc.spimemio.dout_data[5]
.sym 65158 flash_io0_oe
.sym 65160 iomem_addr[7]
.sym 65161 flash_csb_SB_LUT4_I1_O_SB_LUT4_O_1_I3[1]
.sym 65162 iomem_addr[16]
.sym 65164 flash_csb$SB_IO_OUT
.sym 65166 iomem_addr[17]
.sym 65173 soc.spimemio.config_cont_SB_LUT4_I1_1_O[2]
.sym 65174 flash_clk_SB_LUT4_I1_I2_SB_LUT4_O_I2[3]
.sym 65176 soc.spimemio.config_qspi_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_O_4_I2_SB_LUT4_O_1_I2[0]
.sym 65177 soc.simpleuart_reg_div_do[1]
.sym 65178 soc.simpleuart.send_dummy_SB_LUT4_I1_O_SB_LUT4_O_2_I0_SB_LUT4_I0_O_SB_LUT4_O_I2[2]
.sym 65179 flash_io2_oe_SB_LUT4_I0_I3[0]
.sym 65180 soc.spimemio.config_qspi_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3[3]
.sym 65181 soc.spimemio.config_cont_SB_LUT4_I1_1_O[1]
.sym 65184 UART_TX_SB_DFFESS_Q_S[1]
.sym 65185 soc.spimemio.config_qspi_SB_LUT4_I2_1_O_SB_LUT4_O_I3[1]
.sym 65186 soc.spimemio.xfer.flash_io2_di_SB_LUT4_I1_I2_SB_LUT4_O_I2[2]
.sym 65188 soc.spimemio.config_qspi_SB_LUT4_I0_O[2]
.sym 65189 soc.spimemio.config_qspi_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_O_4_I2_SB_LUT4_O_1_I2[0]
.sym 65191 soc.spimemio_cfgreg_do[20]
.sym 65192 soc.spimemio.config_qspi_SB_LUT4_I0_O[1]
.sym 65193 soc.spimemio.din_data_SB_DFFESS_Q_S
.sym 65194 soc.spimemio.config_cont_SB_LUT4_I1_1_O[3]
.sym 65196 soc.spimemio.config_qspi_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_O_6_I3[3]
.sym 65198 iomem_addr[6]
.sym 65200 soc.spimemio.din_data_SB_DFFESS_Q_E
.sym 65202 soc.spimemio.config_cont_SB_LUT4_I1_1_O[0]
.sym 65203 soc.simpleuart_reg_div_do[2]
.sym 65204 soc.spimemio_cfgreg_do[16]
.sym 65206 soc.spimemio.config_cont_SB_LUT4_I1_1_O[0]
.sym 65207 soc.spimemio.config_cont_SB_LUT4_I1_1_O[1]
.sym 65208 soc.spimemio.config_cont_SB_LUT4_I1_1_O[2]
.sym 65209 soc.spimemio.config_cont_SB_LUT4_I1_1_O[3]
.sym 65212 soc.spimemio.config_qspi_SB_LUT4_I2_1_O_SB_LUT4_O_I3[1]
.sym 65214 soc.spimemio.config_cont_SB_LUT4_I1_1_O[1]
.sym 65224 soc.spimemio.config_qspi_SB_LUT4_I0_O[1]
.sym 65225 soc.spimemio_cfgreg_do[16]
.sym 65226 soc.spimemio.config_qspi_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_O_6_I3[3]
.sym 65227 soc.spimemio.config_qspi_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_O_4_I2_SB_LUT4_O_1_I2[0]
.sym 65230 soc.spimemio.xfer.flash_io2_di_SB_LUT4_I1_I2_SB_LUT4_O_I2[2]
.sym 65231 flash_clk_SB_LUT4_I1_I2_SB_LUT4_O_I2[3]
.sym 65232 UART_TX_SB_DFFESS_Q_S[1]
.sym 65233 soc.simpleuart_reg_div_do[2]
.sym 65236 soc.spimemio.config_qspi_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_O_4_I2_SB_LUT4_O_1_I2[0]
.sym 65237 flash_io2_oe_SB_LUT4_I0_I3[0]
.sym 65238 soc.spimemio.config_qspi_SB_LUT4_I0_O[1]
.sym 65239 soc.spimemio_cfgreg_do[20]
.sym 65242 iomem_addr[6]
.sym 65243 soc.spimemio.config_qspi_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3[3]
.sym 65244 soc.spimemio.config_qspi_SB_LUT4_I0_O[2]
.sym 65245 soc.spimemio.config_qspi_SB_LUT4_I0_O[1]
.sym 65248 soc.simpleuart.send_dummy_SB_LUT4_I1_O_SB_LUT4_O_2_I0_SB_LUT4_I0_O_SB_LUT4_O_I2[2]
.sym 65249 UART_TX_SB_DFFESS_Q_S[1]
.sym 65250 flash_clk_SB_LUT4_I1_I2_SB_LUT4_O_I2[3]
.sym 65251 soc.simpleuart_reg_div_do[1]
.sym 65252 soc.spimemio.din_data_SB_DFFESS_Q_E
.sym 65253 clk$SB_IO_IN_$glb_clk
.sym 65254 soc.spimemio.din_data_SB_DFFESS_Q_S
.sym 65256 soc.spimemio.buffer[0]
.sym 65257 soc.spimemio.xfer.flash_io2_di_SB_LUT4_I1_O_SB_LUT4_I0_O[1]
.sym 65258 soc.spimemio.rd_valid_SB_LUT4_I3_I0[2]
.sym 65259 soc.spimemio.xfer.flash_io2_di_SB_LUT4_I1_O[1]
.sym 65260 soc.spimemio.config_ddr_SB_DFFESR_Q_E
.sym 65261 soc.spimemio.buffer[5]
.sym 65262 soc.spimemio.xfer.flash_io3_di_SB_LUT4_I1_O[2]
.sym 65266 soc.spimemio.xfer.flash_io3_di_SB_LUT4_I1_O_SB_LUT4_I0_O[1]
.sym 65272 soc.spimemio_cfgreg_do[21]
.sym 65275 soc.spimemio.config_qspi_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_O_2_I2[3]
.sym 65277 flash_io1_di
.sym 65278 flash_clk_SB_LUT4_I1_I2_SB_LUT4_O_I2[3]
.sym 65279 flash_clk_SB_LUT4_I1_I2_SB_LUT4_O_I2[1]
.sym 65280 soc.simpleuart_reg_div_do[31]
.sym 65281 soc.spimemio.xfer.flash_io0_di_SB_LUT4_I1_1_O_SB_LUT4_O_2_I3[2]
.sym 65282 soc.spimemio.config_ddr_SB_DFFESR_Q_E
.sym 65283 flash_io3_oe
.sym 65284 soc.simpleuart_reg_div_do[8]
.sym 65285 flash_io1_oe
.sym 65286 soc.spimemio.softreset_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 65287 soc.cpu.mem_rdata_SB_LUT4_O_14_I0[0]
.sym 65288 iomem_addr[19]
.sym 65289 soc.spimemio_cfgreg_do[21]
.sym 65296 iomem_addr[12]
.sym 65298 soc.spimemio.config_ddr_SB_DFFESR_Q_E
.sym 65300 soc.spimemio.xfer.flash_io0_di_SB_LUT4_I1_1_I2[2]
.sym 65301 flash_io0_di
.sym 65303 iomem_wdata[22]
.sym 65304 iomem_addr[15]
.sym 65308 soc.spimemio.config_qspi_SB_LUT4_I1_O[1]
.sym 65310 flash_io3_di
.sym 65311 soc.spimemio.config_cont_SB_LUT4_I1_O[1]
.sym 65312 flash_csb_SB_LUT4_I1_I2[2]
.sym 65315 flash_clk_SB_LUT4_I1_I2[3]
.sym 65317 iomem_addr[20]
.sym 65318 iomem_addr[9]
.sym 65320 iomem_wdata[17]
.sym 65321 iomem_addr[23]
.sym 65323 soc.spimemio.xfer.flash_io3_di_SB_LUT4_I1_I2[2]
.sym 65324 flash_csb$SB_IO_OUT
.sym 65326 iomem_addr[17]
.sym 65327 flash_clk_SB_LUT4_I1_I2[0]
.sym 65329 soc.spimemio.config_cont_SB_LUT4_I1_O[1]
.sym 65330 iomem_addr[17]
.sym 65331 iomem_addr[9]
.sym 65332 soc.spimemio.config_qspi_SB_LUT4_I1_O[1]
.sym 65335 flash_clk_SB_LUT4_I1_I2[3]
.sym 65336 soc.spimemio.xfer.flash_io0_di_SB_LUT4_I1_1_I2[2]
.sym 65337 flash_io0_di
.sym 65338 flash_clk_SB_LUT4_I1_I2[0]
.sym 65341 flash_clk_SB_LUT4_I1_I2[0]
.sym 65342 flash_clk_SB_LUT4_I1_I2[3]
.sym 65343 flash_csb_SB_LUT4_I1_I2[2]
.sym 65344 flash_csb$SB_IO_OUT
.sym 65347 soc.spimemio.config_qspi_SB_LUT4_I1_O[1]
.sym 65348 iomem_addr[12]
.sym 65349 iomem_addr[20]
.sym 65350 soc.spimemio.config_cont_SB_LUT4_I1_O[1]
.sym 65353 iomem_addr[23]
.sym 65354 soc.spimemio.config_qspi_SB_LUT4_I1_O[1]
.sym 65355 soc.spimemio.config_cont_SB_LUT4_I1_O[1]
.sym 65356 iomem_addr[15]
.sym 65359 iomem_wdata[22]
.sym 65368 iomem_wdata[17]
.sym 65371 flash_clk_SB_LUT4_I1_I2[3]
.sym 65372 flash_clk_SB_LUT4_I1_I2[0]
.sym 65373 flash_io3_di
.sym 65374 soc.spimemio.xfer.flash_io3_di_SB_LUT4_I1_I2[2]
.sym 65375 soc.spimemio.config_ddr_SB_DFFESR_Q_E
.sym 65376 clk$SB_IO_IN_$glb_clk
.sym 65377 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 65378 soc.spimem_rdata[0]
.sym 65379 flash_io0_oe_SB_LUT4_I1_O[1]
.sym 65380 soc.spimemio.xfer.flash_io2_di_SB_LUT4_I1_O[2]
.sym 65381 soc.cpu.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I2_O[1]
.sym 65382 soc.spimemio.xfer.flash_io2_di_SB_LUT4_I1_O[3]
.sym 65383 soc.spimem_rdata[5]
.sym 65384 flash_csb_SB_LUT4_I1_O[2]
.sym 65385 soc.spimemio.xfer.flash_io0_di_SB_LUT4_I1_1_O[3]
.sym 65391 iomem_wstrb[2]
.sym 65392 iomem_addr[3]
.sym 65394 soc.spimemio.rd_valid_SB_LUT4_I3_O[0]
.sym 65396 $PACKER_VCC_NET
.sym 65400 iomem_addr[12]
.sym 65402 soc.simpleuart.send_dummy_SB_LUT4_I3_I2_SB_LUT4_I1_O
.sym 65403 iomem_wdata[16]
.sym 65404 soc.simpleuart.send_dummy_SB_LUT4_I1_O[2]
.sym 65405 flash_clk_SB_LUT4_I1_I2[3]
.sym 65406 flash_csb_SB_LUT4_I1_O[3]
.sym 65407 iomem_wdata[28]
.sym 65408 soc.spimemio_cfgreg_do[20]
.sym 65409 soc.spimemio_cfgreg_do[22]
.sym 65411 flash_csb_SB_LUT4_I1_O_SB_LUT4_O_1_I3[0]
.sym 65412 flash_clk_SB_LUT4_I1_I2[0]
.sym 65413 flash_csb_SB_LUT4_I1_O[3]
.sym 65419 flash_io1_oe_SB_LUT4_I0_I2[3]
.sym 65420 soc.spimemio.dout_data[6]
.sym 65424 flash_csb_SB_LUT4_I1_O[3]
.sym 65425 flash_csb_SB_LUT4_I1_O[1]
.sym 65426 soc.spimemio.xfer.flash_io3_di_SB_LUT4_I1_O[2]
.sym 65428 soc.spimemio.xfer.flash_io3_di_SB_LUT4_I1_O[1]
.sym 65429 flash_csb_SB_LUT4_I1_O[0]
.sym 65433 soc.spimemio.xfer.flash_io3_di_SB_LUT4_I1_O_SB_LUT4_O_1_I3[2]
.sym 65434 soc.spimemio.xfer.flash_io3_di_SB_LUT4_I1_O[0]
.sym 65435 flash_csb_SB_LUT4_I1_O_SB_LUT4_O_1_I3[0]
.sym 65437 flash_csb_SB_LUT4_I1_O[3]
.sym 65443 UART_TX_SB_DFFESS_Q_S[1]
.sym 65444 soc.simpleuart_reg_div_do[8]
.sym 65446 soc.spimemio.softreset_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 65447 soc.simpleuart_reg_div_do[11]
.sym 65448 flash_csb_SB_LUT4_I1_O_SB_LUT4_O_1_I3[1]
.sym 65449 flash_csb_SB_LUT4_I1_O[2]
.sym 65459 flash_csb_SB_LUT4_I1_O_SB_LUT4_O_1_I3[0]
.sym 65460 soc.spimemio.xfer.flash_io3_di_SB_LUT4_I1_O_SB_LUT4_O_1_I3[2]
.sym 65461 flash_csb_SB_LUT4_I1_O_SB_LUT4_O_1_I3[1]
.sym 65464 soc.spimemio.xfer.flash_io3_di_SB_LUT4_I1_O[0]
.sym 65465 soc.spimemio.xfer.flash_io3_di_SB_LUT4_I1_O[2]
.sym 65466 soc.spimemio.xfer.flash_io3_di_SB_LUT4_I1_O[1]
.sym 65467 flash_csb_SB_LUT4_I1_O[3]
.sym 65470 soc.simpleuart_reg_div_do[11]
.sym 65472 UART_TX_SB_DFFESS_Q_S[1]
.sym 65482 flash_csb_SB_LUT4_I1_O[2]
.sym 65483 flash_csb_SB_LUT4_I1_O[3]
.sym 65484 flash_csb_SB_LUT4_I1_O[0]
.sym 65485 flash_csb_SB_LUT4_I1_O[1]
.sym 65489 soc.spimemio.dout_data[6]
.sym 65494 UART_TX_SB_DFFESS_Q_S[1]
.sym 65495 flash_io1_oe_SB_LUT4_I0_I2[3]
.sym 65497 soc.simpleuart_reg_div_do[8]
.sym 65498 soc.spimemio.softreset_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 65499 clk$SB_IO_IN_$glb_clk
.sym 65501 soc.spimemio.xfer.flash_io0_di_SB_LUT4_I1_1_O[2]
.sym 65502 soc.spimemio_cfgreg_do[20]
.sym 65503 soc.cpu.mem_rdata_SB_LUT4_O_10_I0_SB_LUT4_O_1_I2[2]
.sym 65504 flash_clk_SB_LUT4_I1_O[1]
.sym 65505 soc.spimemio.xfer.flash_io0_di_SB_LUT4_I1_1_O[1]
.sym 65506 soc.spimemio_cfgreg_do[18]
.sym 65507 flash_io3_oe_SB_LUT4_I0_O[0]
.sym 65508 soc.spimemio.rd_valid_SB_LUT4_I3_1_O_SB_LUT4_I2_O[3]
.sym 65509 soc.spimemio.rd_addr[12]
.sym 65515 iomem_addr[15]
.sym 65516 soc.cpu.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I2_O[1]
.sym 65517 soc.spimemio.rd_addr[13]
.sym 65518 iomem_addr[2]
.sym 65519 iomem_addr[4]
.sym 65525 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_22_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 65526 iomem_wdata[18]
.sym 65527 $PACKER_VCC_NET
.sym 65528 iomem_wdata[27]
.sym 65529 soc.cpu.mem_rdata_SB_LUT4_O_1_I0_SB_LUT4_O_I3[3]
.sym 65530 iomem_rdata[2]
.sym 65532 soc.cpu.mem_rdata_SB_LUT4_O_6_I0[0]
.sym 65533 soc.simpleuart.send_dummy_SB_LUT4_I3_I2[1]
.sym 65534 iomem_addr[6]
.sym 65535 flash_clk_SB_LUT4_I1_I2[3]
.sym 65536 iomem_rdata[0]
.sym 65542 flash_csb_SB_LUT4_I1_I2_SB_LUT4_O_I3[0]
.sym 65544 flash_io2_oe_SB_LUT4_I0_I3[2]
.sym 65547 UART_TX_SB_DFFESS_Q_S[1]
.sym 65549 flash_io1_oe_SB_LUT4_I0_I2[2]
.sym 65550 soc.cpu.mem_rdata_SB_LUT4_O_15_I0_SB_LUT4_O_1_I2[2]
.sym 65551 flash_clk_SB_LUT4_I1_I2_SB_LUT4_O_I2[1]
.sym 65552 flash_clk_SB_LUT4_I1_I2_SB_LUT4_O_I2[3]
.sym 65554 flash_io2_oe_SB_LUT4_I0_I3[0]
.sym 65555 flash_clk_SB_LUT4_I1_I2[0]
.sym 65556 soc.simpleuart_reg_div_do[9]
.sym 65557 flash_io1_oe
.sym 65558 flash_csb_SB_LUT4_I1_O_SB_LUT4_O_1_I3[2]
.sym 65560 soc.spimemio.config_ddr_SB_DFFESR_Q_E
.sym 65562 flash_clk_SB_LUT4_I1_I2_SB_LUT4_O_I2[2]
.sym 65563 iomem_wdata[16]
.sym 65566 flash_io1_oe_SB_LUT4_I0_I2[3]
.sym 65567 flash_csb_SB_LUT4_I1_O_SB_LUT4_O_1_I3[1]
.sym 65570 flash_csb_SB_LUT4_I1_O_SB_LUT4_O_1_I3[0]
.sym 65571 soc.spimemio_cfgreg_do[16]
.sym 65575 flash_csb_SB_LUT4_I1_I2_SB_LUT4_O_I3[0]
.sym 65576 flash_clk_SB_LUT4_I1_I2_SB_LUT4_O_I2[3]
.sym 65581 flash_io1_oe_SB_LUT4_I0_I2[3]
.sym 65582 soc.spimemio_cfgreg_do[16]
.sym 65583 soc.cpu.mem_rdata_SB_LUT4_O_15_I0_SB_LUT4_O_1_I2[2]
.sym 65584 flash_clk_SB_LUT4_I1_I2[0]
.sym 65587 flash_clk_SB_LUT4_I1_I2_SB_LUT4_O_I2[2]
.sym 65588 flash_clk_SB_LUT4_I1_I2_SB_LUT4_O_I2[3]
.sym 65589 flash_clk_SB_LUT4_I1_I2_SB_LUT4_O_I2[1]
.sym 65590 UART_TX_SB_DFFESS_Q_S[1]
.sym 65593 flash_io1_oe_SB_LUT4_I0_I2[3]
.sym 65594 flash_io1_oe
.sym 65595 flash_io1_oe_SB_LUT4_I0_I2[2]
.sym 65596 flash_clk_SB_LUT4_I1_I2[0]
.sym 65599 flash_io2_oe_SB_LUT4_I0_I3[2]
.sym 65600 flash_io1_oe_SB_LUT4_I0_I2[3]
.sym 65601 flash_clk_SB_LUT4_I1_I2[0]
.sym 65602 flash_io2_oe_SB_LUT4_I0_I3[0]
.sym 65607 iomem_wdata[16]
.sym 65611 flash_csb_SB_LUT4_I1_O_SB_LUT4_O_1_I3[1]
.sym 65613 flash_csb_SB_LUT4_I1_O_SB_LUT4_O_1_I3[2]
.sym 65614 flash_csb_SB_LUT4_I1_O_SB_LUT4_O_1_I3[0]
.sym 65617 soc.simpleuart_reg_div_do[9]
.sym 65619 UART_TX_SB_DFFESS_Q_S[1]
.sym 65621 soc.spimemio.config_ddr_SB_DFFESR_Q_E
.sym 65622 clk$SB_IO_IN_$glb_clk
.sym 65623 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 65624 soc.cpu.mem_rdata_SB_LUT4_O_8_I0[0]
.sym 65625 soc.cpu.mem_rdata_SB_LUT4_O_10_I0[0]
.sym 65626 flash_io2_oe_SB_LUT4_I0_I2[2]
.sym 65627 flash_io3_oe_SB_LUT4_I0_O_SB_LUT4_I0_O[1]
.sym 65628 flash_csb_SB_LUT4_I1_O_SB_LUT4_O_1_I3[0]
.sym 65629 soc.cpu.mem_rdata_SB_LUT4_O_12_I0[0]
.sym 65630 soc.simpleuart.send_pattern[8]
.sym 65631 flash_io2_oe_SB_LUT4_I0_O[0]
.sym 65635 soc.mem_rdata[29]
.sym 65645 $PACKER_VCC_NET
.sym 65648 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I1_O[1]
.sym 65649 soc.cpu.mem_rdata_SB_LUT4_O_13_I0[0]
.sym 65650 soc.simpleuart.cfg_divider_SB_DFFESR_Q_23_E
.sym 65651 flash_io1_oe_SB_LUT4_I0_O[0]
.sym 65652 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_LUT4_I3_O[1]
.sym 65653 flash_csb_SB_LUT4_I1_O_SB_LUT4_O_1_I3[1]
.sym 65654 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_O_1_I2[1]
.sym 65656 UART_TX_SB_DFFESS_Q_S[1]
.sym 65657 soc.spimemio.dout_data[5]
.sym 65658 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_LUT4_I3_O[1]
.sym 65659 gpio_in[0]
.sym 65665 soc.simpleuart.send_dummy_SB_LUT4_I1_O_SB_LUT4_O_2_I0[3]
.sym 65666 soc.simpleuart.send_dummy_SB_LUT4_I1_O_SB_LUT4_O_2_I0[0]
.sym 65669 soc.simpleuart.send_dummy_SB_LUT4_I1_O_SB_LUT4_O_2_I0[1]
.sym 65670 iomem_wdata[30]
.sym 65672 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_LUT4_I3_O[2]
.sym 65673 soc.spimemio.config_qspi_SB_LUT4_I2_3_O_SB_LUT4_O_I2_SB_LUT4_O_I2[3]
.sym 65674 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_LUT4_I3_O[3]
.sym 65676 soc.simpleuart.cfg_divider_SB_DFFESR_Q_23_E
.sym 65677 iomem_wdata[28]
.sym 65678 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_LUT4_I3_O[1]
.sym 65679 soc.simpleuart_reg_div_do[20]
.sym 65680 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_I3_O[0]
.sym 65681 UART_TX_SB_DFFESS_Q_S[1]
.sym 65684 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_LUT4_I3_O[1]
.sym 65687 soc.mem_valid
.sym 65688 iomem_wdata[27]
.sym 65694 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_LUT4_I3_O[0]
.sym 65698 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_LUT4_I3_O[0]
.sym 65699 soc.spimemio.config_qspi_SB_LUT4_I2_3_O_SB_LUT4_O_I2_SB_LUT4_O_I2[3]
.sym 65700 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_LUT4_I3_O[1]
.sym 65701 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_LUT4_I3_O[2]
.sym 65704 iomem_wdata[30]
.sym 65710 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_LUT4_I3_O[3]
.sym 65711 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_LUT4_I3_O[1]
.sym 65712 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_LUT4_I3_O[0]
.sym 65713 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_LUT4_I3_O[2]
.sym 65718 iomem_wdata[27]
.sym 65725 iomem_wdata[28]
.sym 65728 soc.simpleuart.send_dummy_SB_LUT4_I1_O_SB_LUT4_O_2_I0[0]
.sym 65729 soc.mem_valid
.sym 65730 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_LUT4_I3_O[2]
.sym 65731 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_I3_O[0]
.sym 65734 UART_TX_SB_DFFESS_Q_S[1]
.sym 65735 soc.simpleuart_reg_div_do[20]
.sym 65740 soc.simpleuart.send_dummy_SB_LUT4_I1_O_SB_LUT4_O_2_I0[0]
.sym 65741 soc.simpleuart.send_dummy_SB_LUT4_I1_O_SB_LUT4_O_2_I0[3]
.sym 65742 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_LUT4_I3_O[2]
.sym 65743 soc.simpleuart.send_dummy_SB_LUT4_I1_O_SB_LUT4_O_2_I0[1]
.sym 65744 soc.simpleuart.cfg_divider_SB_DFFESR_Q_23_E
.sym 65745 clk$SB_IO_IN_$glb_clk
.sym 65746 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 65747 flash_io1_oe_SB_LUT4_I0_O[3]
.sym 65748 iomem_rdata[1]
.sym 65749 iomem_rdata[2]
.sym 65750 soc.cpu.mem_rdata_SB_LUT4_O_6_I0[0]
.sym 65751 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O[1]
.sym 65752 iomem_rdata[0]
.sym 65753 soc.spimemio.xfer.flash_io1_di_SB_LUT4_I1_O[2]
.sym 65754 flash_io3_oe_SB_LUT4_I0_O[3]
.sym 65755 soc.simpleuart.send_dummy_SB_LUT4_I3_I2_SB_LUT4_I1_O
.sym 65759 UART_TX_SB_DFFESS_Q_S[1]
.sym 65760 soc.simpleuart.send_pattern[8]
.sym 65761 soc.cpu.mem_la_firstword_xfer
.sym 65765 flash_clk_SB_LUT4_I1_I2_SB_LUT4_O_I2[3]
.sym 65766 soc.spimemio.rd_addr[4]
.sym 65767 soc.simpleuart_reg_div_do[20]
.sym 65771 UART_TX_SB_DFFESS_Q_S[2]
.sym 65772 iomem_addr[19]
.sym 65774 soc.simpleuart_reg_div_do[27]
.sym 65775 soc.cpu.mem_rdata_SB_LUT4_O_14_I0[0]
.sym 65776 soc.simpleuart_reg_div_do[31]
.sym 65778 soc.spimemio.softreset_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 65779 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_21_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 65780 soc.cpu.mem_rdata_SB_LUT4_O_14_I0_SB_LUT4_O_2_I3[2]
.sym 65781 soc.spimemio_cfgreg_do[21]
.sym 65782 soc.spimemio.config_ddr_SB_DFFESR_Q_E
.sym 65789 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_O_1_I3[2]
.sym 65790 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_LUT4_I3_O[1]
.sym 65792 flash_csb_SB_LUT4_I1_O_SB_LUT4_O_1_I3[0]
.sym 65796 flash_io1_oe_SB_LUT4_I0_O_SB_LUT4_O_1_I3[2]
.sym 65797 soc.mem_valid
.sym 65798 iomem_addr[3]
.sym 65800 UART_RX_SB_LUT4_I1_I0[3]
.sym 65802 flash_io3_oe_SB_LUT4_I0_O_SB_LUT4_O_1_I3[2]
.sym 65804 flash_io1_oe_SB_LUT4_I0_O[3]
.sym 65805 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_O[0]
.sym 65806 flash_csb_SB_LUT4_I1_O_SB_LUT4_O_1_I3[1]
.sym 65808 flash_io1_oe_SB_LUT4_I0_O[2]
.sym 65811 flash_io1_oe_SB_LUT4_I0_O[0]
.sym 65812 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_LUT4_I3_O[0]
.sym 65813 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I1_O[0]
.sym 65814 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_O_1_I2[1]
.sym 65817 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_O_1_I2[0]
.sym 65818 flash_clk_SB_LUT4_I1_I2[3]
.sym 65823 soc.mem_valid
.sym 65824 iomem_addr[3]
.sym 65827 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_LUT4_I3_O[0]
.sym 65830 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_LUT4_I3_O[1]
.sym 65833 flash_csb_SB_LUT4_I1_O_SB_LUT4_O_1_I3[1]
.sym 65835 flash_csb_SB_LUT4_I1_O_SB_LUT4_O_1_I3[0]
.sym 65836 flash_io3_oe_SB_LUT4_I0_O_SB_LUT4_O_1_I3[2]
.sym 65839 UART_RX_SB_LUT4_I1_I0[3]
.sym 65841 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_O[0]
.sym 65842 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I1_O[0]
.sym 65845 flash_csb_SB_LUT4_I1_O_SB_LUT4_O_1_I3[0]
.sym 65847 flash_csb_SB_LUT4_I1_O_SB_LUT4_O_1_I3[1]
.sym 65848 flash_io1_oe_SB_LUT4_I0_O_SB_LUT4_O_1_I3[2]
.sym 65851 flash_clk_SB_LUT4_I1_I2[3]
.sym 65852 flash_io1_oe_SB_LUT4_I0_O[3]
.sym 65853 flash_io1_oe_SB_LUT4_I0_O[0]
.sym 65854 flash_io1_oe_SB_LUT4_I0_O[2]
.sym 65857 flash_csb_SB_LUT4_I1_O_SB_LUT4_O_1_I3[1]
.sym 65858 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_O_1_I3[2]
.sym 65859 flash_csb_SB_LUT4_I1_O_SB_LUT4_O_1_I3[0]
.sym 65864 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_O_1_I2[0]
.sym 65865 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_O_1_I2[1]
.sym 65870 soc.spimemio_cfgreg_do[19]
.sym 65871 soc.cpu.mem_rdata_SB_LUT4_O_9_I0_SB_LUT4_O_2_I1[1]
.sym 65872 flash_csb_SB_LUT4_I1_O_SB_LUT4_O_1_I3[1]
.sym 65873 soc.spimemio.xfer.flash_io1_di_SB_LUT4_I1_O[1]
.sym 65874 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_6_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 65875 flash_io2_oe_SB_LUT4_I0_O[3]
.sym 65876 soc.cpu.mem_rdata_SB_LUT4_O_14_I0[2]
.sym 65877 soc.spimemio.xfer.flash_io1_di_SB_LUT4_I1_O[3]
.sym 65880 soc.mem_rdata[23]
.sym 65883 soc.cpu.mem_rdata_SB_LUT4_O_6_I0_SB_LUT4_O_I3[3]
.sym 65884 iomem_addr[8]
.sym 65886 iomem_addr[3]
.sym 65887 iomem_addr[12]
.sym 65890 iomem_addr[8]
.sym 65891 iomem_addr[6]
.sym 65892 soc.spimemio.config_qspi_SB_LUT4_I2_3_O_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O[3]
.sym 65893 soc.mem_valid
.sym 65894 soc.spimem_rdata[11]
.sym 65895 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_O[0]
.sym 65896 soc.simpleuart.send_dummy_SB_LUT4_I1_O[2]
.sym 65897 flash_csb_SB_LUT4_I1_O[3]
.sym 65898 flash_clk_SB_LUT4_I1_I2[3]
.sym 65899 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I1_O[0]
.sym 65900 soc.mem_rdata[17]
.sym 65901 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_6_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0[1]
.sym 65902 soc.simpleuart_reg_div_do[21]
.sym 65903 iomem_wdata[21]
.sym 65904 soc.mem_valid
.sym 65905 soc.simpleuart_reg_div_do[19]
.sym 65912 iomem_wdata[31]
.sym 65913 iomem_wstrb[3]
.sym 65916 soc.spimemio.config_qspi_SB_LUT4_I2_3_O_SB_LUT4_O_I2[0]
.sym 65917 iomem_wdata[25]
.sym 65918 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_LUT4_I3_O[2]
.sym 65920 soc.spimemio.config_qspi_SB_LUT4_I2_3_O_SB_LUT4_O_I2_SB_LUT4_O_I2[3]
.sym 65921 iomem_wstrb[1]
.sym 65922 soc.simpleuart.cfg_divider_SB_DFFESR_Q_23_E
.sym 65923 UART_RX_SB_LUT4_I1_I0[3]
.sym 65926 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_I3_O[0]
.sym 65928 UART_TX_SB_DFFESS_Q_S[1]
.sym 65931 iomem_wstrb[2]
.sym 65935 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I1_O[1]
.sym 65936 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_LUT4_I3_O[0]
.sym 65941 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_LUT4_I3_O[1]
.sym 65942 soc.simpleuart_reg_div_do[18]
.sym 65945 iomem_wdata[31]
.sym 65956 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_LUT4_I3_O[0]
.sym 65957 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_LUT4_I3_O[2]
.sym 65958 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_I3_O[0]
.sym 65959 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_LUT4_I3_O[1]
.sym 65964 soc.spimemio.config_qspi_SB_LUT4_I2_3_O_SB_LUT4_O_I2[0]
.sym 65965 soc.simpleuart_reg_div_do[18]
.sym 65968 iomem_wstrb[3]
.sym 65969 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I1_O[1]
.sym 65970 iomem_wstrb[2]
.sym 65971 iomem_wstrb[1]
.sym 65974 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_LUT4_I3_O[1]
.sym 65975 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_LUT4_I3_O[0]
.sym 65976 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_LUT4_I3_O[2]
.sym 65977 soc.spimemio.config_qspi_SB_LUT4_I2_3_O_SB_LUT4_O_I2_SB_LUT4_O_I2[3]
.sym 65981 UART_RX_SB_LUT4_I1_I0[3]
.sym 65982 iomem_wstrb[3]
.sym 65983 UART_TX_SB_DFFESS_Q_S[1]
.sym 65987 iomem_wdata[25]
.sym 65990 soc.simpleuart.cfg_divider_SB_DFFESR_Q_23_E
.sym 65991 clk$SB_IO_IN_$glb_clk
.sym 65992 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 65993 soc.cpu.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I0[2]
.sym 65994 soc.mem_rdata[17]
.sym 65995 soc.cpu.mem_rdata_SB_LUT4_O_11_I0_SB_LUT4_O_2_I1[1]
.sym 65996 soc.cpu.mem_rdata_SB_LUT4_O_9_I0[1]
.sym 65997 soc.cpu.mem_rdata_SB_LUT4_O_9_I0_SB_LUT4_O_2_I0[1]
.sym 65998 soc.cpu.mem_rdata_SB_LUT4_O_11_I0[3]
.sym 65999 soc.spimem_rdata[11]
.sym 66000 soc.simpleuart.send_dummy_SB_LUT4_I1_O[2]
.sym 66006 iomem_addr[15]
.sym 66007 iomem_wstrb[3]
.sym 66008 iomem_addr[17]
.sym 66010 iomem_wstrb[3]
.sym 66012 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_I2_O[3]
.sym 66013 iomem_addr[10]
.sym 66015 UART_TX_SB_DFFESS_Q_S[0]
.sym 66016 iomem_addr[14]
.sym 66017 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_22_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 66020 soc.cpu.mem_rdata_SB_LUT4_O_6_I0[0]
.sym 66021 soc.cpu.mem_rdata_SB_LUT4_O_1_I0_SB_LUT4_O_I3[3]
.sym 66023 soc.mem_valid
.sym 66024 iomem_ready_SB_LUT4_I3_I1[6]
.sym 66025 iomem_ready
.sym 66027 soc.mem_rdata[25]
.sym 66034 soc.simpleuart_reg_div_do[31]
.sym 66038 flash_csb_SB_LUT4_I1_I2_SB_LUT4_O_I3[0]
.sym 66039 soc.spimemio.config_qspi_SB_LUT4_I2_3_O_SB_LUT4_O_I2[0]
.sym 66040 soc.simpleuart_reg_div_do[23]
.sym 66043 flash_clk_SB_LUT4_I1_I2_SB_LUT4_O_I2[3]
.sym 66044 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_I2_O[2]
.sym 66045 UART_TX_SB_DFFESS_Q_S[1]
.sym 66046 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_21_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 66048 soc.cpu.mem_rdata_SB_LUT4_O_3_I0_SB_LUT4_O_I3[3]
.sym 66049 soc.spimemio_cfgreg_do[21]
.sym 66052 soc.spimemio.config_ddr_SB_DFFESR_Q_E
.sym 66060 flash_clk_SB_LUT4_I1_I2[3]
.sym 66062 soc.simpleuart_reg_div_do[21]
.sym 66063 iomem_wdata[21]
.sym 66064 soc.mem_valid
.sym 66065 soc.simpleuart_reg_div_do[19]
.sym 66069 soc.simpleuart_reg_div_do[19]
.sym 66070 soc.spimemio.config_qspi_SB_LUT4_I2_3_O_SB_LUT4_O_I2[0]
.sym 66073 soc.cpu.mem_rdata_SB_LUT4_O_3_I0_SB_LUT4_O_I3[3]
.sym 66074 UART_TX_SB_DFFESS_Q_S[1]
.sym 66075 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_21_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 66076 soc.simpleuart_reg_div_do[23]
.sym 66079 soc.simpleuart_reg_div_do[31]
.sym 66082 soc.spimemio.config_qspi_SB_LUT4_I2_3_O_SB_LUT4_O_I2[0]
.sym 66086 flash_csb_SB_LUT4_I1_I2_SB_LUT4_O_I3[0]
.sym 66088 flash_clk_SB_LUT4_I1_I2_SB_LUT4_O_I2[3]
.sym 66091 flash_clk_SB_LUT4_I1_I2_SB_LUT4_O_I2[3]
.sym 66092 flash_clk_SB_LUT4_I1_I2[3]
.sym 66093 flash_csb_SB_LUT4_I1_I2_SB_LUT4_O_I3[0]
.sym 66097 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_I2_O[2]
.sym 66099 soc.mem_valid
.sym 66100 soc.spimemio_cfgreg_do[21]
.sym 66104 soc.simpleuart_reg_div_do[21]
.sym 66106 soc.spimemio.config_qspi_SB_LUT4_I2_3_O_SB_LUT4_O_I2[0]
.sym 66110 iomem_wdata[21]
.sym 66113 soc.spimemio.config_ddr_SB_DFFESR_Q_E
.sym 66114 clk$SB_IO_IN_$glb_clk
.sym 66115 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 66116 soc.cpu.mem_rdata_SB_LUT4_O_2_I0[0]
.sym 66117 flash_csb_SB_LUT4_I1_O[3]
.sym 66118 soc.cpu.mem_rdata_SB_LUT4_O_11_I0[1]
.sym 66119 soc.mem_rdata[19]
.sym 66120 soc.cpu.mem_rdata_SB_LUT4_O_7_I0[1]
.sym 66121 soc.cpu.mem_rdata_SB_LUT4_O_1_I0[0]
.sym 66122 soc.cpu.mem_rdata_SB_LUT4_O_4_I0[0]
.sym 66123 soc.spimemio.buffer[11]
.sym 66126 soc.cpu.mem_rdata_q_SB_DFF_Q_12_D_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 66128 soc.cpu.mem_la_firstword_xfer_SB_LUT4_I3_O[3]
.sym 66129 $PACKER_VCC_NET
.sym 66130 $PACKER_VCC_NET
.sym 66131 iomem_addr[21]
.sym 66133 iomem_addr[13]
.sym 66135 iomem_addr[19]
.sym 66136 soc.spimemio.buffer[19]
.sym 66137 soc.mem_rdata[17]
.sym 66138 iomem_addr[22]
.sym 66139 iomem_addr[20]
.sym 66140 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I1_O[1]
.sym 66141 soc.cpu.mem_rdata_SB_LUT4_O_13_I0[0]
.sym 66142 soc.cpu.mem_rdata_SB_LUT4_O_9_I0[1]
.sym 66144 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_21_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I0[1]
.sym 66146 gpio_in[0]
.sym 66147 soc.cpu.decoded_imm[3]
.sym 66149 soc.spimemio.dout_data[5]
.sym 66151 flash_csb_SB_LUT4_I1_O[3]
.sym 66157 soc.cpu.mem_rdata_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 66160 soc.cpu.mem_rdata_SB_LUT4_O_11_I0_SB_LUT4_O_2_I1[0]
.sym 66161 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_21_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 66162 soc.spimemio.config_qspi_SB_LUT4_I2_3_O[1]
.sym 66163 soc.spimemio.config_qspi_SB_LUT4_I2_3_O[2]
.sym 66164 iomem_ready
.sym 66165 UART_TX_SB_DFFESS_Q_S[1]
.sym 66166 soc.cpu.mem_rdata_SB_LUT4_O_3_I0[0]
.sym 66169 soc.simpleuart_reg_div_do[13]
.sym 66171 soc.simpleuart_reg_div_do[25]
.sym 66172 soc.spimemio.config_qspi_SB_LUT4_I2_3_O_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O[3]
.sym 66174 flash_csb_SB_LUT4_I1_O[3]
.sym 66176 soc.mem_valid
.sym 66177 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_22_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 66179 soc.spimem_rdata[23]
.sym 66180 flash_io0_oe_SB_LUT4_I1_O[2]
.sym 66182 flash_clk_SB_LUT4_I1_I2[3]
.sym 66183 soc.spimemio.buffer[23]
.sym 66184 soc.spimemio.buffer[7]
.sym 66185 soc.simpleuart_reg_div_do[29]
.sym 66188 iomem_ready_SB_LUT4_I3_I1[6]
.sym 66190 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_21_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 66191 soc.simpleuart_reg_div_do[25]
.sym 66192 soc.cpu.mem_rdata_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 66193 UART_TX_SB_DFFESS_Q_S[1]
.sym 66196 flash_csb_SB_LUT4_I1_O[3]
.sym 66197 soc.cpu.mem_rdata_SB_LUT4_O_3_I0[0]
.sym 66198 flash_io0_oe_SB_LUT4_I1_O[2]
.sym 66199 soc.spimem_rdata[23]
.sym 66202 soc.spimemio.buffer[7]
.sym 66208 soc.simpleuart_reg_div_do[29]
.sym 66209 soc.spimemio.config_qspi_SB_LUT4_I2_3_O_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O[3]
.sym 66210 UART_TX_SB_DFFESS_Q_S[1]
.sym 66211 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_21_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 66214 iomem_ready_SB_LUT4_I3_I1[6]
.sym 66215 iomem_ready
.sym 66217 soc.mem_valid
.sym 66220 soc.cpu.mem_rdata_SB_LUT4_O_11_I0_SB_LUT4_O_2_I1[0]
.sym 66221 flash_clk_SB_LUT4_I1_I2[3]
.sym 66222 soc.spimemio.config_qspi_SB_LUT4_I2_3_O[1]
.sym 66223 soc.spimemio.config_qspi_SB_LUT4_I2_3_O[2]
.sym 66229 soc.spimemio.buffer[23]
.sym 66232 UART_TX_SB_DFFESS_Q_S[1]
.sym 66233 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_22_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 66234 soc.simpleuart_reg_div_do[13]
.sym 66235 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_21_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 66236 soc.spimemio.softreset_SB_LUT4_I2_O_SB_LUT4_I2_O_$glb_ce
.sym 66237 clk$SB_IO_IN_$glb_clk
.sym 66239 soc.mem_rdata[31]
.sym 66240 soc.cpu.mem_rdata_SB_LUT4_O_7_I0[3]
.sym 66241 soc.spimem_rdata[30]
.sym 66242 soc.cpu.mem_rdata_SB_LUT4_O_9_I0[3]
.sym 66243 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_22_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0[1]
.sym 66244 soc.mem_rdata[30]
.sym 66245 soc.mem_rdata[21]
.sym 66246 flash_io0_oe_SB_LUT4_I1_O[2]
.sym 66251 UART_TX_SB_DFFESS_Q_S[0]
.sym 66252 soc.cpu.mem_la_firstword_xfer
.sym 66253 soc.cpu.mem_rdata_SB_LUT4_O_2_I0_SB_LUT4_O_I3[3]
.sym 66254 soc.mem_rdata[19]
.sym 66255 soc.mem_rdata[23]
.sym 66256 soc.cpu.mem_rdata_SB_LUT4_O_11_I0[0]
.sym 66258 soc.cpu.mem_rdata_SB_LUT4_O_4_I0_SB_LUT4_O_I3[3]
.sym 66259 UART_TX_SB_DFFESS_Q_S[1]
.sym 66260 iomem_addr[23]
.sym 66263 soc.cpu.mem_wstrb_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2[1]
.sym 66264 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_22_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0[1]
.sym 66266 soc.simpleuart_reg_div_do[27]
.sym 66269 soc.spimemio.buffer[23]
.sym 66270 soc.spimemio.softreset_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 66272 soc.mem_rdata[31]
.sym 66274 flash_io0_oe_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O[3]
.sym 66280 soc.cpu.mem_rdata_SB_LUT4_O_I0[0]
.sym 66281 flash_csb_SB_LUT4_I1_O[3]
.sym 66282 soc.spimem_rdata[6]
.sym 66286 soc.spimemio.dout_data[1]
.sym 66288 soc.spimemio.buffer[14]
.sym 66289 flash_csb_SB_LUT4_I1_O[3]
.sym 66290 soc.spimem_rdata[7]
.sym 66291 iomem_ready_SB_LUT4_I3_O[0]
.sym 66295 soc.cpu.mem_rdata_latched_SB_LUT4_O_2_I0_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 66303 flash_io0_oe_SB_LUT4_I1_O[2]
.sym 66304 iomem_ready_SB_LUT4_I3_O[1]
.sym 66306 soc.spimem_rdata[25]
.sym 66309 soc.spimemio.dout_data[5]
.sym 66311 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0[0]
.sym 66313 soc.spimemio.dout_data[5]
.sym 66319 flash_io0_oe_SB_LUT4_I1_O[2]
.sym 66320 soc.spimem_rdata[6]
.sym 66321 flash_csb_SB_LUT4_I1_O[3]
.sym 66322 soc.cpu.mem_rdata_latched_SB_LUT4_O_2_I0_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 66325 soc.spimemio.dout_data[1]
.sym 66331 flash_io0_oe_SB_LUT4_I1_O[2]
.sym 66332 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0[0]
.sym 66333 soc.spimem_rdata[7]
.sym 66334 flash_csb_SB_LUT4_I1_O[3]
.sym 66340 soc.spimemio.buffer[14]
.sym 66343 flash_io0_oe_SB_LUT4_I1_O[2]
.sym 66344 soc.cpu.mem_rdata_SB_LUT4_O_I0[0]
.sym 66345 soc.spimem_rdata[25]
.sym 66346 flash_csb_SB_LUT4_I1_O[3]
.sym 66349 iomem_ready_SB_LUT4_I3_O[0]
.sym 66350 flash_io0_oe_SB_LUT4_I1_O[2]
.sym 66351 flash_csb_SB_LUT4_I1_O[3]
.sym 66352 iomem_ready_SB_LUT4_I3_O[1]
.sym 66359 soc.spimemio.softreset_SB_LUT4_I2_O_SB_LUT4_I2_O_$glb_ce
.sym 66360 clk$SB_IO_IN_$glb_clk
.sym 66362 soc.cpu.decoded_imm_j_SB_DFFE_Q_19_D_SB_LUT4_O_I1_SB_LUT4_O_I1[0]
.sym 66363 soc.cpu.decoded_imm_j_SB_DFFE_Q_18_D_SB_LUT4_O_I1_SB_LUT4_O_I1[1]
.sym 66364 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_28_I1_SB_LUT4_O_1_I2_SB_LUT4_I1_O[0]
.sym 66365 soc.mem_rdata[18]
.sym 66366 soc.spimem_rdata[12]
.sym 66367 soc.mem_rdata[28]
.sym 66368 soc.spimem_rdata[15]
.sym 66369 soc.spimem_rdata[28]
.sym 66377 $PACKER_VCC_NET
.sym 66378 soc.spimem_rdata[6]
.sym 66379 soc.cpu.mem_rdata_SB_LUT4_O_7_I0[0]
.sym 66380 $PACKER_VCC_NET
.sym 66382 soc.spimem_rdata[18]
.sym 66385 soc.mem_valid
.sym 66387 soc.mem_rdata[19]
.sym 66388 soc.mem_rdata[17]
.sym 66389 soc.mem_rdata[28]
.sym 66390 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_22_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0[1]
.sym 66392 soc.mem_rdata[30]
.sym 66393 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_6_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0[1]
.sym 66394 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_6_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0[1]
.sym 66395 soc.mem_rdata[29]
.sym 66396 soc.mem_valid
.sym 66403 soc.cpu.mem_wstrb_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2[1]
.sym 66404 soc.cpu.mem_wstrb_SB_DFFE_Q_2_D_SB_LUT4_O_I2[3]
.sym 66406 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_21_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 66407 soc.spimem_rdata[14]
.sym 66410 flash_io0_oe_SB_LUT4_I1_O[2]
.sym 66411 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 66412 soc.cpu.mem_wstrb_SB_DFFE_Q_2_D_SB_LUT4_O_I2[3]
.sym 66414 soc.cpu.mem_la_firstword_xfer_SB_LUT4_I3_O[3]
.sym 66415 soc.cpu.mem_wstrb_SB_DFFE_Q_2_D_SB_LUT4_O_I2[0]
.sym 66416 soc.cpu.mem_rdata_latched_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0[0]
.sym 66419 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I1_O[1]
.sym 66420 soc.cpu.mem_wstrb_SB_DFFE_Q_3_D_SB_LUT4_O_I2[2]
.sym 66421 flash_csb_SB_LUT4_I1_O[3]
.sym 66422 flash_io0_oe_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_I2_I3[0]
.sym 66423 iomem_wstrb[2]
.sym 66425 soc.spimem_rdata[15]
.sym 66427 soc.cpu.mem_wstrb_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2[0]
.sym 66429 soc.cpu.mem_wstrb_SB_DFFE_Q_D_SB_LUT4_O_I2[2]
.sym 66430 soc.cpu.mem_wstrb_SB_DFFE_Q_D_SB_LUT4_O_I0[2]
.sym 66431 soc.spimem_rdata[12]
.sym 66432 iomem_wstrb[3]
.sym 66436 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I1_O[1]
.sym 66437 soc.cpu.mem_wstrb_SB_DFFE_Q_3_D_SB_LUT4_O_I2[2]
.sym 66438 soc.cpu.mem_wstrb_SB_DFFE_Q_2_D_SB_LUT4_O_I2[3]
.sym 66439 soc.cpu.mem_wstrb_SB_DFFE_Q_2_D_SB_LUT4_O_I2[0]
.sym 66443 soc.cpu.mem_wstrb_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2[1]
.sym 66444 flash_io0_oe_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_I2_I3[0]
.sym 66448 flash_csb_SB_LUT4_I1_O[3]
.sym 66449 flash_io0_oe_SB_LUT4_I1_O[2]
.sym 66450 soc.spimem_rdata[14]
.sym 66451 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_21_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 66455 soc.cpu.mem_wstrb_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2[1]
.sym 66456 soc.cpu.mem_wstrb_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2[0]
.sym 66460 soc.cpu.mem_wstrb_SB_DFFE_Q_D_SB_LUT4_O_I0[2]
.sym 66461 soc.cpu.mem_wstrb_SB_DFFE_Q_2_D_SB_LUT4_O_I2[3]
.sym 66462 iomem_wstrb[2]
.sym 66463 soc.cpu.mem_wstrb_SB_DFFE_Q_2_D_SB_LUT4_O_I2[0]
.sym 66466 soc.cpu.mem_wstrb_SB_DFFE_Q_2_D_SB_LUT4_O_I2[0]
.sym 66467 soc.cpu.mem_wstrb_SB_DFFE_Q_2_D_SB_LUT4_O_I2[3]
.sym 66468 soc.cpu.mem_wstrb_SB_DFFE_Q_D_SB_LUT4_O_I2[2]
.sym 66469 iomem_wstrb[3]
.sym 66472 flash_csb_SB_LUT4_I1_O[3]
.sym 66473 flash_io0_oe_SB_LUT4_I1_O[2]
.sym 66474 soc.spimem_rdata[15]
.sym 66475 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 66478 soc.spimem_rdata[12]
.sym 66479 soc.cpu.mem_rdata_latched_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0[0]
.sym 66480 flash_io0_oe_SB_LUT4_I1_O[2]
.sym 66481 flash_csb_SB_LUT4_I1_O[3]
.sym 66482 soc.cpu.mem_la_firstword_xfer_SB_LUT4_I3_O[3]
.sym 66483 clk$SB_IO_IN_$glb_clk
.sym 66485 soc.cpu.decoded_imm_j_SB_DFFE_Q_19_D_SB_LUT4_O_I1[1]
.sym 66486 soc.cpu.decoded_imm_j_SB_DFFE_Q_18_D_SB_LUT4_O_I1_SB_LUT4_O_I1[0]
.sym 66487 soc.cpu.mem_rdata_q_SB_DFF_Q_13_D_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 66488 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 66489 soc.cpu.mem_rdata_q_SB_DFF_Q_13_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1[0]
.sym 66490 soc.cpu.decoded_imm_j_SB_DFFE_Q_18_D_SB_LUT4_O_I1[1]
.sym 66491 soc.cpu.mem_rdata_latched_SB_LUT4_O_1_I0[0]
.sym 66492 soc.cpu.mem_rdata_latched[5]
.sym 66495 soc.cpu.decoded_rs1_SB_DFFE_Q_2_D_SB_LUT4_O_I1[3]
.sym 66497 soc.mem_valid
.sym 66498 soc.cpu.mem_wstrb_SB_DFFE_Q_2_D_SB_LUT4_O_I2[3]
.sym 66503 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_21_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I0[1]
.sym 66504 soc.cpu.mem_rdata_SB_LUT4_O_9_I0[0]
.sym 66506 soc.cpu.mem_rdata_q[3]
.sym 66507 soc.spimemio.buffer[15]
.sym 66511 soc.cpu.decoded_rs2_SB_DFFE_Q_4_D_SB_LUT4_O_I3[2]
.sym 66512 soc.cpu.mem_rdata_q_SB_DFF_Q_12_D_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 66514 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_22_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_I1_O[0]
.sym 66516 soc.cpu.mem_rdata_latched[5]
.sym 66517 flash_io0_oe_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_I1_O[3]
.sym 66518 soc.cpu.decoded_imm_j_SB_DFFE_Q_19_D_SB_LUT4_O_I1[1]
.sym 66519 soc.mem_rdata[25]
.sym 66520 soc.mem_rdata[30]
.sym 66526 soc.cpu.mem_wstrb_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2[1]
.sym 66528 soc.cpu.mem_rdata_latched_SB_LUT4_O_2_I0_SB_LUT4_O_I1[0]
.sym 66530 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_22_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_I1_O[0]
.sym 66532 soc.cpu.decoded_rs2_SB_DFFE_Q_1_D_SB_LUT4_O_I3[3]
.sym 66533 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_6_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O[2]
.sym 66534 flash_io0_oe_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O[0]
.sym 66536 soc.cpu.mem_rdata_q[2]
.sym 66540 UART_RX_SB_LUT4_I1_I0[3]
.sym 66544 flash_io0_oe_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O[3]
.sym 66548 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_28_I1_SB_LUT4_O_1_I2[0]
.sym 66549 soc.cpu.instr_sh_SB_LUT4_I1_1_O[0]
.sym 66553 soc.cpu.mem_state_SB_DFFESR_Q_D_SB_LUT4_O_I1[2]
.sym 66557 soc.cpu.mem_rdata_latched[5]
.sym 66560 UART_RX_SB_LUT4_I1_I0[3]
.sym 66561 soc.cpu.mem_state_SB_DFFESR_Q_D_SB_LUT4_O_I1[2]
.sym 66562 soc.cpu.instr_sh_SB_LUT4_I1_1_O[0]
.sym 66571 soc.cpu.decoded_rs2_SB_DFFE_Q_1_D_SB_LUT4_O_I3[3]
.sym 66577 flash_io0_oe_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O[0]
.sym 66578 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_22_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_I1_O[0]
.sym 66579 soc.cpu.mem_rdata_q[2]
.sym 66580 soc.cpu.mem_rdata_latched_SB_LUT4_O_2_I0_SB_LUT4_O_I1[0]
.sym 66583 soc.cpu.mem_wstrb_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2[1]
.sym 66586 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_6_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O[2]
.sym 66595 soc.cpu.mem_rdata_latched[5]
.sym 66601 flash_io0_oe_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O[0]
.sym 66602 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_28_I1_SB_LUT4_O_1_I2[0]
.sym 66603 soc.cpu.mem_rdata_q[2]
.sym 66604 soc.cpu.mem_rdata_latched_SB_LUT4_O_2_I0_SB_LUT4_O_I1[0]
.sym 66605 flash_io0_oe_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O[3]
.sym 66606 clk$SB_IO_IN_$glb_clk
.sym 66608 soc.cpu.mem_rdata_latched_SB_LUT4_O_3_I0[0]
.sym 66609 soc.cpu.decoded_imm_j_SB_DFFE_Q_19_D_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 66610 flash_io0_oe_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_I1_O[3]
.sym 66611 soc.cpu.prefetched_high_word_SB_LUT4_I3_O_SB_LUT4_I2_O[1]
.sym 66612 soc.cpu.mem_rdata_latched_SB_LUT4_O_1_I0[1]
.sym 66613 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_2_I0[1]
.sym 66614 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O[1]
.sym 66615 soc.cpu.decoded_rs2_SB_DFFE_Q_4_D_SB_LUT4_O_I3[2]
.sym 66618 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_O_I0_SB_LUT4_I1_1_O[0]
.sym 66620 flash_io0_oe_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O[0]
.sym 66623 $PACKER_VCC_NET
.sym 66624 soc.cpu.mem_rdata_q[2]
.sym 66625 soc.cpu.mem_rdata_latched[5]
.sym 66626 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1[0]
.sym 66628 soc.cpu.decoded_rs2_SB_DFFE_Q_1_D_SB_LUT4_O_I3[3]
.sym 66630 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[2]
.sym 66631 soc.cpu.mem_rdata_q_SB_DFF_Q_13_D_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 66632 soc.cpu.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I2_O[1]
.sym 66634 soc.cpu.decoded_imm[3]
.sym 66635 soc.cpu.instr_sh_SB_LUT4_I1_1_O[0]
.sym 66636 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_6_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_I1_O[0]
.sym 66637 soc.cpu.mem_rdata_latched_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 66638 soc.cpu.decoded_imm_j_SB_DFFE_Q_18_D_SB_LUT4_O_I1[1]
.sym 66639 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_6_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I1_O
.sym 66640 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_O_I0[1]
.sym 66641 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_21_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I0[1]
.sym 66642 gpio_in[0]
.sym 66643 soc.cpu.decoded_imm_j_SB_DFFE_Q_19_D_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 66651 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_6_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_I1_O[3]
.sym 66652 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_28_I1_SB_LUT4_O_1_I2[1]
.sym 66654 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_6_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_I1_O[0]
.sym 66655 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_2_O[2]
.sym 66656 soc.mem_rdata[25]
.sym 66657 soc.mem_rdata[19]
.sym 66661 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_2_O[2]
.sym 66663 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_28_I1_SB_LUT4_O_1_I2[0]
.sym 66664 soc.mem_rdata[25]
.sym 66666 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_6_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0[1]
.sym 66669 soc.cpu.mem_rdata_q_SB_DFF_Q_12_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1[0]
.sym 66671 flash_io0_oe_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O[2]
.sym 66672 soc.cpu.mem_rdata_q[3]
.sym 66673 soc.spimemio.xfer.flash_io3_di_SB_LUT4_I1_O_SB_LUT4_I0_O[1]
.sym 66674 flash_io0_oe_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O[3]
.sym 66676 soc.cpu.mem_rdata_latched_SB_LUT4_O_3_I0[1]
.sym 66677 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_O_I2[2]
.sym 66678 soc.cpu.mem_rdata_q[19]
.sym 66682 flash_io0_oe_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O[3]
.sym 66683 soc.mem_rdata[25]
.sym 66684 flash_io0_oe_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O[2]
.sym 66685 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_6_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_I1_O[0]
.sym 66688 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_6_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_I1_O[0]
.sym 66689 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_6_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_I1_O[3]
.sym 66690 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_O_I2[2]
.sym 66691 soc.mem_rdata[25]
.sym 66694 flash_io0_oe_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O[3]
.sym 66695 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_6_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0[1]
.sym 66696 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_2_O[2]
.sym 66697 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_O_I2[2]
.sym 66700 soc.spimemio.xfer.flash_io3_di_SB_LUT4_I1_O_SB_LUT4_I0_O[1]
.sym 66701 flash_io0_oe_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O[2]
.sym 66702 soc.cpu.mem_rdata_q[3]
.sym 66703 flash_io0_oe_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O[3]
.sym 66706 soc.cpu.mem_rdata_q[19]
.sym 66707 soc.mem_rdata[19]
.sym 66708 flash_io0_oe_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O[3]
.sym 66712 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_6_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0[1]
.sym 66713 flash_io0_oe_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O[3]
.sym 66714 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_2_O[2]
.sym 66715 flash_io0_oe_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O[2]
.sym 66718 flash_io0_oe_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O[2]
.sym 66719 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_28_I1_SB_LUT4_O_1_I2[1]
.sym 66720 flash_io0_oe_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O[3]
.sym 66721 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_28_I1_SB_LUT4_O_1_I2[0]
.sym 66724 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_O_I2[2]
.sym 66725 soc.cpu.mem_rdata_q_SB_DFF_Q_12_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1[0]
.sym 66727 soc.cpu.mem_rdata_latched_SB_LUT4_O_3_I0[1]
.sym 66731 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O[2]
.sym 66732 flash_io0_oe_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O[3]
.sym 66733 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_21_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_I1_1_O[2]
.sym 66734 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_I0[2]
.sym 66735 soc.cpu.mem_16bit_buffer[2]
.sym 66736 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_28_I1_SB_LUT4_O_1_I2_SB_LUT4_I1_O[2]
.sym 66737 flash_io0_oe_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O[2]
.sym 66738 soc.cpu.mem_16bit_buffer[3]
.sym 66743 soc.cpu.trap
.sym 66744 soc.cpu.mem_do_rinst
.sym 66746 soc.cpu.mem_valid_SB_DFFESR_Q_E
.sym 66748 soc.cpu.decoded_rs2_SB_DFFE_Q_4_D_SB_LUT4_O_I3[2]
.sym 66750 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_3_O[2]
.sym 66751 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[1]
.sym 66752 soc.cpu.decoded_imm_j_SB_DFFE_Q_19_D_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 66753 soc.cpu.mem_rdata_q[24]
.sym 66754 soc.cpu.mem_la_firstword_xfer_SB_LUT4_I3_O[0]
.sym 66755 flash_io0_oe_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_I1_O[3]
.sym 66756 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_22_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0[1]
.sym 66757 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_O_I2[2]
.sym 66759 soc.cpu.decoded_rs1_SB_DFFE_Q_4_D_SB_LUT4_O_I1[1]
.sym 66760 soc.mem_rdata[31]
.sym 66761 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_O_I2[2]
.sym 66762 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I1[1]
.sym 66763 soc.cpu.decoded_rs2_SB_DFFE_Q_1_D_SB_LUT4_O_I3[3]
.sym 66764 soc.cpu.mem_rdata_q[19]
.sym 66765 soc.cpu.decoded_rs1_SB_DFFE_Q_2_D_SB_LUT4_O_I1[3]
.sym 66766 flash_io0_oe_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O[3]
.sym 66772 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_I0[0]
.sym 66774 soc.cpu.decoded_rs1_SB_DFFE_Q_1_D[2]
.sym 66775 soc.mem_rdata[23]
.sym 66776 soc.cpu.decoded_imm_j_SB_DFFE_Q_13_D_SB_LUT4_O_I1[0]
.sym 66777 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_I0[1]
.sym 66778 soc.cpu.decoded_rd_SB_DFFE_Q_2_D_SB_LUT4_O_I3[1]
.sym 66779 soc.cpu.decoded_rs2_SB_DFFE_Q_4_D_SB_LUT4_O_I3[2]
.sym 66780 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I3[1]
.sym 66781 soc.cpu.mem_rdata_latched_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_I3_O[0]
.sym 66782 flash_io0_oe_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_I1_O[3]
.sym 66783 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 66785 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_1_I3[0]
.sym 66787 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_O_I2[2]
.sym 66788 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O[2]
.sym 66789 flash_io0_oe_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O[3]
.sym 66793 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O[0]
.sym 66794 flash_io0_oe_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O[2]
.sym 66796 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1[2]
.sym 66798 soc.cpu.decoded_imm_j_SB_DFFE_Q_18_D_SB_LUT4_O_I1[1]
.sym 66799 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_I0[2]
.sym 66802 soc.cpu.decoded_rs1_SB_DFFE_Q_4_D_SB_LUT4_O_I1[1]
.sym 66803 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O[1]
.sym 66806 soc.cpu.decoded_rs2_SB_DFFE_Q_4_D_SB_LUT4_O_I3[2]
.sym 66807 soc.cpu.mem_rdata_latched_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_I3_O[0]
.sym 66808 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1[2]
.sym 66811 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_I0[1]
.sym 66812 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_I0[0]
.sym 66813 flash_io0_oe_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_I1_O[3]
.sym 66814 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_I0[2]
.sym 66817 soc.cpu.decoded_rd_SB_DFFE_Q_2_D_SB_LUT4_O_I3[1]
.sym 66818 soc.cpu.decoded_imm_j_SB_DFFE_Q_18_D_SB_LUT4_O_I1[1]
.sym 66820 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1[2]
.sym 66823 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1[2]
.sym 66825 soc.cpu.decoded_rs1_SB_DFFE_Q_4_D_SB_LUT4_O_I1[1]
.sym 66826 soc.cpu.decoded_imm_j_SB_DFFE_Q_13_D_SB_LUT4_O_I1[0]
.sym 66829 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 66830 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I3[1]
.sym 66831 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_O_I2[2]
.sym 66832 flash_io0_oe_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O[3]
.sym 66835 flash_io0_oe_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O[3]
.sym 66836 flash_io0_oe_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O[2]
.sym 66837 soc.mem_rdata[23]
.sym 66838 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_1_I3[0]
.sym 66841 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O[2]
.sym 66842 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O[0]
.sym 66843 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O[1]
.sym 66844 flash_io0_oe_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_I1_O[3]
.sym 66847 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I3[1]
.sym 66848 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 66849 flash_io0_oe_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O[3]
.sym 66850 flash_io0_oe_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O[2]
.sym 66851 soc.cpu.decoded_rs1_SB_DFFE_Q_1_D[2]
.sym 66852 clk$SB_IO_IN_$glb_clk
.sym 66854 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_6_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_O[0]
.sym 66855 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I1[1]
.sym 66856 soc.cpu.instr_waitirq_SB_DFFE_Q_D_SB_LUT4_O_I3[3]
.sym 66857 soc.cpu.prefetched_high_word_SB_LUT4_I3_O_SB_LUT4_I2_O[0]
.sym 66858 soc.cpu.mem_rdata_latched_SB_LUT4_O_I2_SB_LUT4_O_I0[3]
.sym 66859 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_21_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_I1_1_O[0]
.sym 66860 soc.cpu.mem_rdata_latched_SB_LUT4_O_I2[1]
.sym 66861 soc.cpu.mem_rdata_latched_SB_LUT4_O_7_I0[1]
.sym 66864 soc.cpu.instr_jalr
.sym 66866 soc.cpu.decoded_imm_j[5]
.sym 66867 flash_io0_oe_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O[2]
.sym 66868 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I0_O[3]
.sym 66870 soc.cpu.decoded_rs1_SB_DFFE_Q_2_D_SB_LUT4_O_I1[3]
.sym 66871 soc.cpu.mem_do_prefetch_SB_LUT4_I3_1_O[1]
.sym 66872 soc.cpu.decoded_imm_j_SB_DFFE_Q_13_D_SB_LUT4_O_I1[0]
.sym 66873 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_1_I3[0]
.sym 66874 soc.cpu.decoded_rs1_SB_DFFE_Q_1_D_SB_LUT4_O_I2[0]
.sym 66875 flash_io0_oe_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O[3]
.sym 66876 soc.mem_valid
.sym 66877 soc.mem_rdata[23]
.sym 66878 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_1_I3[0]
.sym 66880 soc.mem_rdata[30]
.sym 66881 soc.mem_rdata[28]
.sym 66882 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1[2]
.sym 66883 soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 66884 soc.cpu.mem_do_prefetch_SB_LUT4_I3_1_O[0]
.sym 66885 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[1]
.sym 66887 soc.mem_rdata[29]
.sym 66888 soc.mem_rdata[17]
.sym 66896 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 66898 soc.mem_rdata[30]
.sym 66899 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_21_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I0[1]
.sym 66900 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_I3[2]
.sym 66903 soc.cpu.instr_lh_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 66904 flash_io0_oe_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O[3]
.sym 66907 soc.cpu.mem_rdata_latched_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 66909 flash_io0_oe_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O[2]
.sym 66912 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_O_I0[1]
.sym 66913 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_O_I0[0]
.sym 66915 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[3]
.sym 66916 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_22_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0[1]
.sym 66917 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_O_I2[2]
.sym 66920 soc.mem_rdata[31]
.sym 66921 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_O_I0[0]
.sym 66922 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1[0]
.sym 66923 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_O_I2[2]
.sym 66928 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1[0]
.sym 66929 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_O_I2[2]
.sym 66930 flash_io0_oe_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O[3]
.sym 66931 soc.mem_rdata[30]
.sym 66934 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_O_I0[1]
.sym 66935 flash_io0_oe_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O[3]
.sym 66936 flash_io0_oe_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O[2]
.sym 66937 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_O_I0[0]
.sym 66940 flash_io0_oe_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O[3]
.sym 66941 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 66942 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_O_I2[2]
.sym 66943 soc.cpu.mem_rdata_latched_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 66946 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_I3[2]
.sym 66947 soc.mem_rdata[31]
.sym 66948 flash_io0_oe_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O[2]
.sym 66949 flash_io0_oe_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O[3]
.sym 66952 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_O_I2[2]
.sym 66953 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_O_I0[0]
.sym 66954 flash_io0_oe_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O[3]
.sym 66955 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_O_I0[1]
.sym 66958 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_O_I2[2]
.sym 66959 flash_io0_oe_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O[3]
.sym 66960 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_I3[2]
.sym 66961 soc.mem_rdata[31]
.sym 66964 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[3]
.sym 66965 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_22_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0[1]
.sym 66966 flash_io0_oe_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O[3]
.sym 66967 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_O_I2[2]
.sym 66970 soc.cpu.instr_lh_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 66971 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_21_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I0[1]
.sym 66972 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_O_I2[2]
.sym 66973 flash_io0_oe_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O[3]
.sym 66977 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1[2]
.sym 66978 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[2]
.sym 66979 soc.cpu.mem_16bit_buffer[13]
.sym 66980 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O[1]
.sym 66981 soc.cpu.mem_16bit_buffer[12]
.sym 66982 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_O_I0_SB_LUT4_I1_1_O[2]
.sym 66983 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_6_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_O[2]
.sym 66984 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[3]
.sym 66989 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 66990 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 66991 soc.cpu.mem_rdata_q[24]
.sym 66993 soc.cpu.mem_rdata_latched_SB_LUT4_O_7_I0_SB_LUT4_O_1_I1_SB_LUT4_I2_O[1]
.sym 66994 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_6_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O[2]
.sym 66995 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_6_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I1_O
.sym 66997 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 66998 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 67000 soc.cpu.instr_waitirq_SB_DFFE_Q_D_SB_LUT4_O_I3[3]
.sym 67001 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[3]
.sym 67002 flash_io0_oe_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_I1_O[3]
.sym 67003 soc.cpu.decoded_rs2_SB_DFFE_Q_4_D_SB_LUT4_O_I3[2]
.sym 67004 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_O_I0_SB_LUT4_I1_1_O[1]
.sym 67005 flash_io0_oe_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_I1_O[3]
.sym 67006 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_22_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_I1_O[0]
.sym 67007 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_21_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_I1_1_O[0]
.sym 67008 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[3]
.sym 67009 soc.cpu.mem_rdata_latched[5]
.sym 67010 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1[2]
.sym 67011 soc.cpu.decoded_imm_j_SB_DFFE_Q_19_D_SB_LUT4_O_I1[1]
.sym 67012 soc.cpu.mem_rdata_q_SB_DFF_Q_12_D_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 67018 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 67019 soc.mem_rdata[17]
.sym 67020 soc.cpu.mem_rdata_latched_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I1_O[3]
.sym 67022 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_22_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_I1_O[0]
.sym 67023 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_O_I0_SB_LUT4_I1_O[0]
.sym 67026 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_O_I0_SB_LUT4_I1_O[2]
.sym 67029 soc.cpu.decoded_imm_j_SB_DFFE_Q_13_D_SB_LUT4_O_I1[1]
.sym 67030 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_O_I0_SB_LUT4_I1_O[1]
.sym 67031 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_O_I0_SB_LUT4_I1_O[0]
.sym 67032 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_22_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_I1_O[3]
.sym 67033 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_O_I0_SB_LUT4_I1_O[3]
.sym 67034 soc.mem_rdata[29]
.sym 67035 soc.cpu.decoded_rs2_SB_DFFE_Q_1_D_SB_LUT4_O_I3[3]
.sym 67036 flash_io0_oe_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O[3]
.sym 67038 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_1_I3[0]
.sym 67039 soc.mem_rdata[23]
.sym 67041 soc.mem_rdata[28]
.sym 67042 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1[2]
.sym 67043 soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 67045 soc.cpu.decoded_rs1_SB_DFFE_Q_1_D[2]
.sym 67046 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O[0]
.sym 67048 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_O_I2[2]
.sym 67051 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_22_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_I1_O[0]
.sym 67052 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_22_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_I1_O[3]
.sym 67053 soc.mem_rdata[29]
.sym 67054 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_O_I2[2]
.sym 67057 soc.cpu.decoded_rs2_SB_DFFE_Q_1_D_SB_LUT4_O_I3[3]
.sym 67058 soc.cpu.decoded_imm_j_SB_DFFE_Q_13_D_SB_LUT4_O_I1[1]
.sym 67059 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1[2]
.sym 67063 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_O_I0_SB_LUT4_I1_O[0]
.sym 67064 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_O_I0_SB_LUT4_I1_O[1]
.sym 67065 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_O_I0_SB_LUT4_I1_O[3]
.sym 67066 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_O_I0_SB_LUT4_I1_O[2]
.sym 67069 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_O_I0_SB_LUT4_I1_O[2]
.sym 67070 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_O_I0_SB_LUT4_I1_O[3]
.sym 67075 soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 67076 soc.mem_rdata[23]
.sym 67077 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_1_I3[0]
.sym 67078 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_O_I2[2]
.sym 67081 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_O_I0_SB_LUT4_I1_O[1]
.sym 67083 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_O_I0_SB_LUT4_I1_O[0]
.sym 67087 soc.cpu.mem_rdata_latched_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I1_O[3]
.sym 67088 soc.mem_rdata[28]
.sym 67089 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 67090 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_O_I2[2]
.sym 67093 soc.mem_rdata[17]
.sym 67094 flash_io0_oe_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O[3]
.sym 67095 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O[0]
.sym 67097 soc.cpu.decoded_rs1_SB_DFFE_Q_1_D[2]
.sym 67098 clk$SB_IO_IN_$glb_clk
.sym 67100 soc.cpu.mem_rdata_q_SB_DFF_Q_3_D_SB_LUT4_O_I2[1]
.sym 67101 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I0_O[1]
.sym 67102 soc.cpu.mem_rdata_q_SB_DFF_Q_8_D_SB_LUT4_O_I0[0]
.sym 67103 soc.cpu.instr_waitirq_SB_DFFE_Q_D_SB_LUT4_O_I1[2]
.sym 67104 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O[0]
.sym 67105 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_21_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_I1_1_O[1]
.sym 67106 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I0_O[0]
.sym 67107 soc.cpu.mem_rdata_q_SB_DFF_Q_8_D_SB_LUT4_O_I3[0]
.sym 67112 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 67114 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[1]
.sym 67116 soc.cpu.decoded_imm_j[7]
.sym 67117 soc.cpu.mem_rdata_q[3]
.sym 67119 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1[2]
.sym 67120 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_3_O[2]
.sym 67121 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[2]
.sym 67122 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I2[2]
.sym 67124 soc.cpu.decoded_imm_j_SB_DFFE_Q_19_D_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 67125 soc.cpu.decoded_imm[3]
.sym 67128 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1[1]
.sym 67130 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_O_I0_SB_LUT4_I1_1_O[2]
.sym 67131 soc.cpu.decoded_imm_j_SB_DFFE_Q_D_SB_LUT4_O_I1[0]
.sym 67133 gpio_in[0]
.sym 67134 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[3]
.sym 67135 soc.cpu.decoded_imm_j_SB_DFFE_Q_18_D_SB_LUT4_O_I1[1]
.sym 67141 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1[2]
.sym 67143 soc.cpu.mem_rdata_latched_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_I3_O[0]
.sym 67144 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O[1]
.sym 67145 soc.cpu.decoded_imm_j_SB_DFFE_Q_13_D_SB_LUT4_O_I1[0]
.sym 67146 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1[0]
.sym 67147 soc.cpu.mem_rdata_latched_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_I3_O[2]
.sym 67148 soc.cpu.decoded_imm_j_SB_DFFE_Q_19_D_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 67149 soc.cpu.mem_rdata_latched_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_I3_O[1]
.sym 67151 soc.cpu.mem_rdata_latched_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_I3_O[3]
.sym 67152 soc.cpu.decoded_rs2_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I3[1]
.sym 67154 soc.cpu.decoded_rs1_SB_DFFE_Q_2_D_SB_LUT4_O_I1[3]
.sym 67155 soc.cpu.mem_rdata_latched_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_I3_O[2]
.sym 67165 soc.cpu.instr_waitirq_SB_DFFE_Q_D_SB_LUT4_O_I3[2]
.sym 67167 soc.cpu.decoded_imm_j_SB_DFFE_Q_13_D_SB_LUT4_O_I1[1]
.sym 67168 soc.cpu.decoded_rs1_SB_DFFE_Q_1_D[2]
.sym 67171 soc.cpu.decoded_imm_j_SB_DFFE_Q_19_D_SB_LUT4_O_I1[1]
.sym 67174 soc.cpu.mem_rdata_latched_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_I3_O[0]
.sym 67175 soc.cpu.mem_rdata_latched_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_I3_O[3]
.sym 67176 soc.cpu.mem_rdata_latched_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_I3_O[2]
.sym 67177 soc.cpu.mem_rdata_latched_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_I3_O[1]
.sym 67180 soc.cpu.instr_waitirq_SB_DFFE_Q_D_SB_LUT4_O_I3[2]
.sym 67182 soc.cpu.decoded_imm_j_SB_DFFE_Q_13_D_SB_LUT4_O_I1[1]
.sym 67183 soc.cpu.decoded_imm_j_SB_DFFE_Q_13_D_SB_LUT4_O_I1[0]
.sym 67186 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1[2]
.sym 67189 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O[1]
.sym 67192 soc.cpu.mem_rdata_latched_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_I3_O[2]
.sym 67193 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1[2]
.sym 67195 soc.cpu.decoded_rs1_SB_DFFE_Q_2_D_SB_LUT4_O_I1[3]
.sym 67198 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1[2]
.sym 67201 soc.cpu.decoded_imm_j_SB_DFFE_Q_19_D_SB_LUT4_O_I1[1]
.sym 67204 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1[0]
.sym 67205 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1[2]
.sym 67210 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1[2]
.sym 67212 soc.cpu.decoded_rs2_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I3[1]
.sym 67216 soc.cpu.decoded_imm_j_SB_DFFE_Q_19_D_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 67217 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1[2]
.sym 67218 soc.cpu.decoded_imm_j_SB_DFFE_Q_19_D_SB_LUT4_O_I1[1]
.sym 67220 soc.cpu.decoded_rs1_SB_DFFE_Q_1_D[2]
.sym 67221 clk$SB_IO_IN_$glb_clk
.sym 67223 soc.cpu.decoded_imm_j_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I0[2]
.sym 67224 soc.cpu.mem_rdata_q_SB_DFF_Q_13_D_SB_LUT4_O_I2[0]
.sym 67225 soc.cpu.mem_rdata_q_SB_DFF_Q_12_D_SB_LUT4_O_I2[0]
.sym 67226 soc.cpu.mem_rdata_q[18]
.sym 67227 soc.cpu.mem_rdata_q[19]
.sym 67228 soc.cpu.mem_rdata_q_SB_DFF_Q_1_D_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_O_I2[2]
.sym 67229 soc.cpu.decoded_rs2_SB_DFFE_Q_1_D_SB_LUT4_O_I0[3]
.sym 67230 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O[1]
.sym 67235 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_1_I3[0]
.sym 67236 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1[0]
.sym 67237 soc.cpu.decoded_rs2_SB_DFFE_Q_D_SB_LUT4_O_I0[3]
.sym 67238 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 67240 soc.cpu.decoded_rs1_SB_DFFE_Q_4_D_SB_LUT4_O_I1[1]
.sym 67242 soc.cpu.mem_rdata_latched_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_I3_O[1]
.sym 67245 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1[0]
.sym 67247 soc.cpu.decoded_imm_j_SB_DFFE_Q_1_D_SB_LUT4_O_I2[0]
.sym 67248 soc.cpu.mem_rdata_q[19]
.sym 67249 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[1]
.sym 67251 soc.cpu.decoded_rs1_SB_DFFE_Q_4_D_SB_LUT4_O_I1[1]
.sym 67252 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_18_I2[0]
.sym 67253 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I0_O[2]
.sym 67255 flash_io0_oe_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_I1_O[3]
.sym 67256 soc.cpu.decoded_rs1_SB_DFFE_Q_4_D_SB_LUT4_O_I1[1]
.sym 67257 soc.cpu.decoded_rs1_SB_DFFE_Q_2_D_SB_LUT4_O_I1[3]
.sym 67264 soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1[1]
.sym 67265 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I0_O[1]
.sym 67267 soc.cpu.instr_waitirq_SB_DFFE_Q_D_SB_LUT4_O_I1[2]
.sym 67268 soc.cpu.instr_waitirq_SB_DFFE_Q_D_SB_LUT4_O_I3[3]
.sym 67270 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I0_O[0]
.sym 67272 soc.cpu.instr_waitirq_SB_DFFE_Q_D_SB_LUT4_O_I3[2]
.sym 67273 soc.cpu.instr_waitirq_SB_DFFE_Q_D_SB_LUT4_O_I1[0]
.sym 67274 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_O_I0_SB_LUT4_I1_1_O[1]
.sym 67276 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I0_O[3]
.sym 67277 flash_io0_oe_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_I1_O[3]
.sym 67279 flash_io0_oe_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O[3]
.sym 67280 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1[2]
.sym 67281 soc.cpu.mem_rdata_latched[5]
.sym 67282 soc.cpu.decoded_rs1_SB_DFFE_Q_1_D[2]
.sym 67289 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I0_O[2]
.sym 67290 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_O_I0_SB_LUT4_I1_1_O[2]
.sym 67291 soc.cpu.decoded_imm_j_SB_DFFE_Q_D_SB_LUT4_O_I1[0]
.sym 67292 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_I3[2]
.sym 67293 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_O_I0_SB_LUT4_I1_1_O[0]
.sym 67295 soc.cpu.instr_waitirq_SB_DFFE_Q_D_SB_LUT4_O_I1[1]
.sym 67297 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1[2]
.sym 67299 soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1[1]
.sym 67304 soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1[1]
.sym 67305 soc.cpu.mem_rdata_latched[5]
.sym 67306 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1[2]
.sym 67309 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I0_O[0]
.sym 67310 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I0_O[1]
.sym 67311 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I0_O[2]
.sym 67312 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I0_O[3]
.sym 67315 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_O_I0_SB_LUT4_I1_1_O[1]
.sym 67316 flash_io0_oe_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_I1_O[3]
.sym 67317 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_O_I0_SB_LUT4_I1_1_O[2]
.sym 67318 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_O_I0_SB_LUT4_I1_1_O[0]
.sym 67321 soc.cpu.instr_waitirq_SB_DFFE_Q_D_SB_LUT4_O_I1[1]
.sym 67322 soc.cpu.instr_waitirq_SB_DFFE_Q_D_SB_LUT4_O_I3[2]
.sym 67323 soc.cpu.instr_waitirq_SB_DFFE_Q_D_SB_LUT4_O_I3[3]
.sym 67324 soc.cpu.instr_waitirq_SB_DFFE_Q_D_SB_LUT4_O_I1[2]
.sym 67333 soc.cpu.instr_waitirq_SB_DFFE_Q_D_SB_LUT4_O_I1[0]
.sym 67334 soc.cpu.instr_waitirq_SB_DFFE_Q_D_SB_LUT4_O_I1[2]
.sym 67335 soc.cpu.instr_waitirq_SB_DFFE_Q_D_SB_LUT4_O_I1[1]
.sym 67340 soc.cpu.decoded_imm_j_SB_DFFE_Q_D_SB_LUT4_O_I1[0]
.sym 67341 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_I3[2]
.sym 67342 flash_io0_oe_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O[3]
.sym 67343 soc.cpu.decoded_rs1_SB_DFFE_Q_1_D[2]
.sym 67344 clk$SB_IO_IN_$glb_clk
.sym 67346 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 67347 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I0_O[2]
.sym 67348 soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_I2[0]
.sym 67349 soc.cpu.is_lb_lh_lw_lbu_lhu_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1[1]
.sym 67350 soc.cpu.decoded_rs2_SB_DFFE_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I3[1]
.sym 67351 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_I3[0]
.sym 67352 soc.cpu.is_sb_sh_sw_SB_DFFE_Q_D_SB_LUT4_O_I1[3]
.sym 67353 soc.cpu.instr_waitirq_SB_DFFE_Q_D_SB_LUT4_O_I1[1]
.sym 67358 soc.cpu.decoded_imm_j_SB_DFFE_Q_19_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I2[2]
.sym 67361 soc.cpu.mem_rdata_q[18]
.sym 67363 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O[1]
.sym 67365 soc.cpu.decoded_imm_j_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I0[2]
.sym 67366 soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_I3_O[3]
.sym 67368 soc.cpu.decoded_imm_j_SB_DFFE_Q_1_D_SB_LUT4_O_I2[0]
.sym 67370 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1[2]
.sym 67372 soc.cpu.instr_waitirq_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I1_O[1]
.sym 67373 soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_I3_O[3]
.sym 67374 soc.cpu.mem_rdata_q[19]
.sym 67375 soc.cpu.decoded_imm_j_SB_DFFE_Q_1_D_SB_LUT4_O_I2[0]
.sym 67376 soc.cpu.mem_rdata_q_SB_DFF_Q_1_D_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_O_I2[2]
.sym 67377 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[1]
.sym 67378 soc.cpu.decoded_rs2_SB_DFFE_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I2[1]
.sym 67379 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I0_O[1]
.sym 67380 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O[1]
.sym 67381 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I0_O[2]
.sym 67387 soc.cpu.decoded_imm_j_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I0[2]
.sym 67389 soc.cpu.decoded_rs2_SB_DFFE_Q_D_SB_LUT4_O_I0[1]
.sym 67390 soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_I3_O[3]
.sym 67391 soc.cpu.decoded_rs2_SB_DFFE_Q_1_D_SB_LUT4_O_I3[3]
.sym 67392 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I2[2]
.sym 67395 soc.cpu.decoded_rs2_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 67396 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1[2]
.sym 67397 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I2[0]
.sym 67398 soc.cpu.decoded_rs1_SB_DFFE_Q_1_D[2]
.sym 67399 soc.cpu.decoded_rs2_SB_DFFE_Q_1_D_SB_LUT4_O_I0[0]
.sym 67400 soc.cpu.decoded_rs2_SB_DFFE_Q_1_D_SB_LUT4_O_I0[2]
.sym 67401 soc.cpu.decoded_rs2_SB_DFFE_Q_1_D_SB_LUT4_O_I0[3]
.sym 67403 soc.cpu.decoded_rs2_SB_DFFE_Q_1_D_SB_LUT4_O_I0[1]
.sym 67405 soc.cpu.decoded_imm_j_SB_DFFE_Q_18_D_SB_LUT4_O_I1[1]
.sym 67407 soc.cpu.decoded_imm_j_SB_DFFE_Q_D_SB_LUT4_O_I1[1]
.sym 67408 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_I3[0]
.sym 67413 soc.cpu.decoded_rs2_SB_DFFE_Q_D_SB_LUT4_O_I0[3]
.sym 67415 soc.cpu.decoded_imm_j_SB_DFFE_Q_D_SB_LUT4_O_I1[1]
.sym 67416 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I2[1]
.sym 67420 soc.cpu.decoded_imm_j_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I0[2]
.sym 67422 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1[2]
.sym 67423 soc.cpu.decoded_imm_j_SB_DFFE_Q_D_SB_LUT4_O_I1[1]
.sym 67426 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_I3[0]
.sym 67429 soc.cpu.decoded_imm_j_SB_DFFE_Q_D_SB_LUT4_O_I1[1]
.sym 67432 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1[2]
.sym 67434 soc.cpu.decoded_imm_j_SB_DFFE_Q_18_D_SB_LUT4_O_I1[1]
.sym 67438 soc.cpu.decoded_rs2_SB_DFFE_Q_1_D_SB_LUT4_O_I0[3]
.sym 67439 soc.cpu.decoded_rs2_SB_DFFE_Q_1_D_SB_LUT4_O_I0[2]
.sym 67440 soc.cpu.decoded_rs2_SB_DFFE_Q_1_D_SB_LUT4_O_I0[0]
.sym 67441 soc.cpu.decoded_rs2_SB_DFFE_Q_1_D_SB_LUT4_O_I0[1]
.sym 67444 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I2[1]
.sym 67445 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I2[0]
.sym 67447 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I2[2]
.sym 67450 soc.cpu.decoded_rs2_SB_DFFE_Q_D_SB_LUT4_O_I0[3]
.sym 67451 soc.cpu.decoded_rs2_SB_DFFE_Q_1_D_SB_LUT4_O_I3[3]
.sym 67452 soc.cpu.decoded_rs2_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 67453 soc.cpu.decoded_rs2_SB_DFFE_Q_D_SB_LUT4_O_I0[1]
.sym 67456 soc.cpu.decoded_imm_j_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I0[2]
.sym 67457 soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_I3_O[3]
.sym 67466 soc.cpu.decoded_rs1_SB_DFFE_Q_1_D[2]
.sym 67467 clk$SB_IO_IN_$glb_clk
.sym 67469 soc.cpu.decoded_rs2_SB_DFFE_Q_1_D_SB_LUT4_O_I0[1]
.sym 67470 soc.cpu.is_sb_sh_sw_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 67471 soc.cpu.decoded_imm_j_SB_DFFE_Q_19_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I2[1]
.sym 67472 soc.cpu.is_lb_lh_lw_lbu_lhu_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I3_O[1]
.sym 67473 soc.cpu.decoded_imm_j_SB_DFFE_Q_D_SB_LUT4_O_I1[1]
.sym 67474 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I2[1]
.sym 67475 soc.cpu.decoded_rs1_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 67476 soc.cpu.decoded_imm_j_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I0[1]
.sym 67481 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_18_I2[0]
.sym 67482 soc.cpu.is_sb_sh_sw_SB_DFFE_Q_D_SB_LUT4_O_I1[3]
.sym 67483 soc.cpu.mem_rdata_q[24]
.sym 67484 soc.cpu.is_lb_lh_lw_lbu_lhu_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1[1]
.sym 67486 soc.cpu.decoded_rs1_SB_DFFE_Q_1_D[2]
.sym 67488 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O[3]
.sym 67490 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 67494 soc.cpu.decoded_imm_j_SB_DFFE_Q_D_SB_LUT4_O_I1[1]
.sym 67496 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[3]
.sym 67498 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1[2]
.sym 67499 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_I3[0]
.sym 67500 soc.cpu.decoded_rs2_SB_DFFE_Q_4_D_SB_LUT4_O_I3[2]
.sym 67501 soc.cpu.mem_rdata_latched[5]
.sym 67502 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I2[2]
.sym 67503 soc.cpu.instr_waitirq_SB_DFFE_Q_D_SB_LUT4_O_I1[1]
.sym 67504 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 67510 soc.cpu.decoded_imm_j_SB_DFFE_Q_1_D_SB_LUT4_O_I2[0]
.sym 67511 soc.cpu.is_sb_sh_sw_SB_DFFE_Q_D_SB_LUT4_O_I3[1]
.sym 67512 soc.cpu.decoded_imm_j_SB_DFFE_Q_19_D_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 67513 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1[1]
.sym 67514 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 67515 soc.cpu.decoded_imm_j_SB_DFFE_Q_19_D_SB_LUT4_O_I1_SB_LUT4_I3_O[1]
.sym 67516 soc.cpu.is_sb_sh_sw_SB_DFFE_Q_D_SB_LUT4_O_I1[3]
.sym 67519 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I0_O[2]
.sym 67521 soc.cpu.mem_rdata_latched[5]
.sym 67522 soc.cpu.instr_waitirq_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I1_O[3]
.sym 67523 soc.cpu.decoded_imm_j_SB_DFFE_Q_19_D_SB_LUT4_O_I1_SB_LUT4_I3_O[3]
.sym 67524 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I2[2]
.sym 67525 soc.cpu.decoded_rs1_SB_DFFE_Q_1_D_SB_LUT4_O_I2[0]
.sym 67527 soc.cpu.decoded_imm_j_SB_DFFE_Q_19_D_SB_LUT4_O_I1_SB_LUT4_I3_O[0]
.sym 67528 soc.cpu.decoded_rs2_SB_DFFE_Q_D_SB_LUT4_O_I0[1]
.sym 67530 soc.cpu.decoded_imm_j_SB_DFFE_Q_D_SB_LUT4_O_I1[1]
.sym 67531 soc.cpu.decoded_rs1_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 67532 soc.cpu.instr_waitirq_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I1_O[1]
.sym 67534 soc.cpu.instr_waitirq_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I1_O[0]
.sym 67535 soc.cpu.is_sb_sh_sw_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 67536 soc.cpu.decoded_imm_j_SB_DFFE_Q_19_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I2[1]
.sym 67538 soc.cpu.decoded_imm_j_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I0[3]
.sym 67540 soc.cpu.decoded_rs1_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 67544 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I2[2]
.sym 67545 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 67546 soc.cpu.decoded_imm_j_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I0[3]
.sym 67549 soc.cpu.decoded_imm_j_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I0[3]
.sym 67550 soc.cpu.is_sb_sh_sw_SB_DFFE_Q_D_SB_LUT4_O_I1[3]
.sym 67551 soc.cpu.is_sb_sh_sw_SB_DFFE_Q_D_SB_LUT4_O_I3[1]
.sym 67552 soc.cpu.is_sb_sh_sw_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 67555 soc.cpu.decoded_imm_j_SB_DFFE_Q_D_SB_LUT4_O_I1[1]
.sym 67556 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1[1]
.sym 67558 soc.cpu.decoded_imm_j_SB_DFFE_Q_19_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I2[1]
.sym 67561 soc.cpu.decoded_rs1_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 67562 soc.cpu.decoded_rs1_SB_DFFE_Q_1_D_SB_LUT4_O_I2[0]
.sym 67563 soc.cpu.decoded_rs1_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 67564 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I0_O[2]
.sym 67567 soc.cpu.decoded_rs2_SB_DFFE_Q_D_SB_LUT4_O_I0[1]
.sym 67568 soc.cpu.decoded_imm_j_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I0[3]
.sym 67569 soc.cpu.mem_rdata_latched[5]
.sym 67570 soc.cpu.decoded_imm_j_SB_DFFE_Q_19_D_SB_LUT4_O_I1_SB_LUT4_I3_O[1]
.sym 67573 soc.cpu.decoded_rs1_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 67575 soc.cpu.decoded_rs1_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 67576 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I0_O[2]
.sym 67579 soc.cpu.decoded_imm_j_SB_DFFE_Q_1_D_SB_LUT4_O_I2[0]
.sym 67580 soc.cpu.instr_waitirq_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I1_O[3]
.sym 67581 soc.cpu.instr_waitirq_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I1_O[1]
.sym 67582 soc.cpu.instr_waitirq_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I1_O[0]
.sym 67585 soc.cpu.decoded_imm_j_SB_DFFE_Q_19_D_SB_LUT4_O_I1_SB_LUT4_I3_O[1]
.sym 67586 soc.cpu.decoded_imm_j_SB_DFFE_Q_19_D_SB_LUT4_O_I1_SB_LUT4_I3_O[3]
.sym 67587 soc.cpu.decoded_imm_j_SB_DFFE_Q_19_D_SB_LUT4_O_I1_SB_LUT4_I3_O[0]
.sym 67588 soc.cpu.decoded_imm_j_SB_DFFE_Q_19_D_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 67592 soc.cpu.instr_waitirq_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I1_O[0]
.sym 67593 soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I1[3]
.sym 67594 soc.cpu.is_lb_lh_lw_lbu_lhu_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I3_O[0]
.sym 67595 soc.cpu.instr_lh_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O[2]
.sym 67596 soc.cpu.decoded_imm_j_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I0[3]
.sym 67597 soc.cpu.decoded_rs1_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 67598 soc.cpu.instr_waitirq_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 67599 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_I3[2]
.sym 67606 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O[2]
.sym 67607 soc.cpu.is_lb_lh_lw_lbu_lhu_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I3_O[1]
.sym 67614 soc.cpu.decoded_rs2_SB_DFFE_Q_1_D_SB_LUT4_O_I3[1]
.sym 67615 soc.cpu.decoded_imm_j_SB_DFFE_Q_19_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I2[1]
.sym 67616 soc.cpu.decoded_imm_j_SB_DFFE_Q_19_D_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 67617 soc.cpu.decoded_rs2_SB_DFFE_Q_D_SB_LUT4_O_I0[1]
.sym 67619 soc.cpu.decoded_rs1_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 67620 soc.cpu.decoded_imm_j_SB_DFFE_Q_D_SB_LUT4_O_I1[1]
.sym 67621 soc.cpu.decoded_imm_j_SB_DFFE_Q_19_D_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 67622 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[3]
.sym 67625 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1[1]
.sym 67633 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_1_O[3]
.sym 67634 soc.cpu.is_lb_lh_lw_lbu_lhu_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I3_O[0]
.sym 67636 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_1_O[2]
.sym 67637 soc.cpu.decoded_imm_j_SB_DFFE_Q_D_SB_LUT4_O_I1[1]
.sym 67639 soc.cpu.decoded_imm_j_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I0[2]
.sym 67642 soc.cpu.instr_waitirq_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I1_O[1]
.sym 67644 soc.cpu.is_lb_lh_lw_lbu_lhu_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I3_O[1]
.sym 67645 soc.cpu.decoded_imm_j_SB_DFFE_Q_D_SB_LUT4_O_I1[1]
.sym 67647 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_1_O[1]
.sym 67648 soc.cpu.decoded_imm_j_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I0[1]
.sym 67649 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 67650 soc.cpu.decoded_rs2_SB_DFFE_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I2[1]
.sym 67651 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I0_O[2]
.sym 67652 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O[1]
.sym 67653 soc.cpu.decoded_imm_j_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I0[3]
.sym 67655 soc.cpu.instr_waitirq_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 67659 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_I3[0]
.sym 67660 soc.cpu.is_lb_lh_lw_lbu_lhu_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1[1]
.sym 67661 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 67662 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I2[2]
.sym 67663 soc.cpu.instr_waitirq_SB_DFFE_Q_D_SB_LUT4_O_I1[1]
.sym 67666 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I0_O[2]
.sym 67668 soc.cpu.decoded_imm_j_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I0[3]
.sym 67669 soc.cpu.decoded_imm_j_SB_DFFE_Q_D_SB_LUT4_O_I1[1]
.sym 67672 soc.cpu.is_lb_lh_lw_lbu_lhu_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I3_O[0]
.sym 67675 soc.cpu.is_lb_lh_lw_lbu_lhu_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I3_O[1]
.sym 67678 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_1_O[3]
.sym 67679 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_1_O[2]
.sym 67680 soc.cpu.decoded_imm_j_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I0[1]
.sym 67681 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_1_O[1]
.sym 67685 soc.cpu.decoded_imm_j_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I0[3]
.sym 67686 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_I3[0]
.sym 67690 soc.cpu.decoded_imm_j_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I0[2]
.sym 67691 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O[1]
.sym 67692 soc.cpu.decoded_imm_j_SB_DFFE_Q_D_SB_LUT4_O_I1[1]
.sym 67697 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I2[2]
.sym 67698 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 67699 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 67702 soc.cpu.decoded_imm_j_SB_DFFE_Q_D_SB_LUT4_O_I1[1]
.sym 67704 soc.cpu.instr_waitirq_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 67705 soc.cpu.instr_waitirq_SB_DFFE_Q_D_SB_LUT4_O_I1[1]
.sym 67709 soc.cpu.is_lb_lh_lw_lbu_lhu_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1[1]
.sym 67710 soc.cpu.decoded_rs2_SB_DFFE_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I2[1]
.sym 67711 soc.cpu.instr_waitirq_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I1_O[1]
.sym 67715 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 67716 soc.cpu.instr_jal_SB_DFFE_Q_D_SB_LUT4_O_I1[1]
.sym 67717 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I0_O[1]
.sym 67718 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[0]
.sym 67719 soc.cpu.is_alu_reg_reg_SB_DFFE_Q_D_SB_LUT4_O_I3[2]
.sym 67720 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 67721 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I0_O[0]
.sym 67722 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I3[1]
.sym 67728 soc.cpu.instr_timer_SB_DFFE_Q_D_SB_LUT4_O_I1[0]
.sym 67730 soc.cpu.instr_lh_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O[2]
.sym 67738 soc.cpu.is_lb_lh_lw_lbu_lhu_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I3_O[0]
.sym 67741 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[1]
.sym 67744 soc.cpu.decoded_rs1_SB_DFFE_Q_4_D_SB_LUT4_O_I1[1]
.sym 67745 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I0_O[2]
.sym 67756 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_1_O[3]
.sym 67758 soc.cpu.is_lb_lh_lw_lbu_lhu_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I3_O[0]
.sym 67759 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_1_O[2]
.sym 67760 soc.cpu.decoded_rd_SB_DFFE_Q_2_D_SB_LUT4_O_I3[1]
.sym 67762 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_1_O[1]
.sym 67763 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I0_O[2]
.sym 67766 soc.cpu.decoded_rd_SB_DFFE_Q_2_D_SB_LUT4_O_I3[2]
.sym 67768 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1[2]
.sym 67769 soc.cpu.decoded_rs1_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 67771 soc.cpu.is_lb_lh_lw_lbu_lhu_SB_DFFE_Q_D_SB_LUT4_O_I3[2]
.sym 67774 soc.cpu.decoded_rs1_SB_DFFE_Q_2_D_SB_LUT4_O_I1[3]
.sym 67776 soc.cpu.is_alu_reg_reg_SB_DFFE_Q_D_SB_LUT4_O_I3[2]
.sym 67780 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 67781 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I0_O[1]
.sym 67782 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I0_O[1]
.sym 67783 soc.cpu.decoded_rs1_SB_DFFE_Q_1_D[2]
.sym 67785 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1[1]
.sym 67786 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I0_O[0]
.sym 67789 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_1_O[3]
.sym 67791 soc.cpu.decoded_rs1_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 67792 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I0_O[2]
.sym 67796 soc.cpu.decoded_rd_SB_DFFE_Q_2_D_SB_LUT4_O_I3[1]
.sym 67797 soc.cpu.decoded_rd_SB_DFFE_Q_2_D_SB_LUT4_O_I3[2]
.sym 67798 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I0_O[1]
.sym 67801 soc.cpu.decoded_rs1_SB_DFFE_Q_2_D_SB_LUT4_O_I1[3]
.sym 67802 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I0_O[0]
.sym 67804 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I0_O[1]
.sym 67807 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_1_O[2]
.sym 67810 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_1_O[1]
.sym 67813 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1[1]
.sym 67816 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I0_O[1]
.sym 67819 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 67821 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_1_O[2]
.sym 67822 soc.cpu.is_lb_lh_lw_lbu_lhu_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I3_O[0]
.sym 67826 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 67827 soc.cpu.is_lb_lh_lw_lbu_lhu_SB_DFFE_Q_D_SB_LUT4_O_I3[2]
.sym 67828 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1[2]
.sym 67831 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 67832 soc.cpu.is_alu_reg_reg_SB_DFFE_Q_D_SB_LUT4_O_I3[2]
.sym 67833 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_1_O[2]
.sym 67835 soc.cpu.decoded_rs1_SB_DFFE_Q_1_D[2]
.sym 67836 clk$SB_IO_IN_$glb_clk
.sym 67839 soc.cpu.instr_jal_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 67841 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I3[2]
.sym 67842 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I1[0]
.sym 67845 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[1]
.sym 67847 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[3]
.sym 67853 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[2]
.sym 67858 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[1]
.sym 67860 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 67866 soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_I3_O[2]
.sym 67867 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I0_O[1]
.sym 67868 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 67869 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[1]
.sym 67872 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I0_O[1]
.sym 67873 soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_I3_O[3]
.sym 67879 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I0_O[1]
.sym 67881 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I0_O[1]
.sym 67884 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I3[1]
.sym 67885 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I0_O[0]
.sym 67887 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 67890 soc.cpu.decoded_rs1_SB_DFFE_Q_1_D[2]
.sym 67891 soc.cpu.decoded_imm_j_SB_DFFE_Q_19_D_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 67892 soc.cpu.decoded_imm_j_SB_DFFE_Q_D_SB_LUT4_O_I1[1]
.sym 67893 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I0_O[0]
.sym 67898 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I3[2]
.sym 67899 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I1[0]
.sym 67901 soc.cpu.instr_jal_SB_DFFE_Q_D_SB_LUT4_O_I1[0]
.sym 67902 soc.cpu.decoded_rs1_SB_DFFE_Q_1_D_SB_LUT4_O_I2[0]
.sym 67904 soc.cpu.decoded_rs1_SB_DFFE_Q_4_D_SB_LUT4_O_I1[1]
.sym 67905 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I0_O[3]
.sym 67907 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I0_O[3]
.sym 67908 soc.cpu.decoded_rd_SB_DFFE_Q_3_D_SB_LUT4_O_I3[2]
.sym 67912 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I0_O[1]
.sym 67913 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I0_O[0]
.sym 67914 soc.cpu.decoded_rs1_SB_DFFE_Q_4_D_SB_LUT4_O_I1[1]
.sym 67915 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I0_O[3]
.sym 67930 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I3[1]
.sym 67931 soc.cpu.instr_jal_SB_DFFE_Q_D_SB_LUT4_O_I1[0]
.sym 67932 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 67933 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I1[0]
.sym 67936 soc.cpu.decoded_imm_j_SB_DFFE_Q_D_SB_LUT4_O_I1[1]
.sym 67937 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I3[1]
.sym 67939 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I3[2]
.sym 67943 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I0_O[0]
.sym 67944 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I0_O[3]
.sym 67945 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I0_O[1]
.sym 67948 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I0_O[1]
.sym 67950 soc.cpu.decoded_rd_SB_DFFE_Q_3_D_SB_LUT4_O_I3[2]
.sym 67951 soc.cpu.decoded_imm_j_SB_DFFE_Q_19_D_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 67954 soc.cpu.decoded_rs1_SB_DFFE_Q_1_D_SB_LUT4_O_I2[0]
.sym 67955 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I0_O[1]
.sym 67956 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I0_O[0]
.sym 67957 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I0_O[1]
.sym 67958 soc.cpu.decoded_rs1_SB_DFFE_Q_1_D[2]
.sym 67959 clk$SB_IO_IN_$glb_clk
.sym 67972 soc.cpu.decoded_rs1_SB_DFFE_Q_1_D[2]
.sym 67974 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[1]
.sym 67977 soc.cpu.decoded_rs1_SB_DFFE_Q_1_D[2]
.sym 67983 soc.cpu.instr_jal_SB_DFFE_Q_D_SB_LUT4_O_I1[0]
.sym 68036 DBG[3]$SB_IO_OUT
.sym 68045 DBG[3]$SB_IO_OUT
.sym 68061 flash_io2_do_SB_LUT4_O_I2[0]
.sym 68062 soc.spimemio.config_clk
.sym 68063 flash_io2_do
.sym 68064 flash_io1_do
.sym 68065 flash_io3_do
.sym 68066 flash_io3_do_SB_LUT4_O_I2[0]
.sym 68067 flash_io0_do_SB_LUT4_O_I2[0]
.sym 68068 flash_io1_do_SB_LUT4_O_I2[0]
.sym 68076 soc.spimemio.config_qspi_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_O_4_I2_SB_LUT4_O_I3[2]
.sym 68079 soc.spimemio.dout_data[3]
.sym 68080 soc.spimemio.dout_data[5]
.sym 68084 soc.spimemio_cfgreg_do[20]
.sym 68093 flash_io3_di
.sym 68105 soc.spimemio.xfer.ibuffer_SB_DFFE_Q_E
.sym 68107 flash_io2_di
.sym 68110 soc.spimemio.xfer.flash_io0_di_SB_LUT4_I1_O_SB_LUT4_O_3_I3[2]
.sym 68112 flash_io3_di
.sym 68113 soc.spimemio.xfer_io0_do_SB_LUT4_O_I2[0]
.sym 68114 soc.spimemio.dout_data[0]
.sym 68116 soc.spimemio.xfer.flash_io3_di_SB_LUT4_I2_O[2]
.sym 68119 soc.spimemio.dout_data[2]
.sym 68124 soc.spimemio.xfer_io1_do_SB_LUT4_O_I2[0]
.sym 68125 soc.spimemio.dout_data[1]
.sym 68128 soc.spimemio.dout_data[3]
.sym 68129 soc.spimemio.xfer.flash_io2_di_SB_LUT4_I2_I3[2]
.sym 68134 flash_io1_di
.sym 68136 flash_io2_di
.sym 68137 soc.spimemio.xfer_io1_do_SB_LUT4_O_I2[0]
.sym 68139 soc.spimemio.xfer.flash_io2_di_SB_LUT4_I2_I3[2]
.sym 68143 soc.spimemio.dout_data[2]
.sym 68144 soc.spimemio.xfer_io0_do_SB_LUT4_O_I2[0]
.sym 68145 soc.spimemio.xfer.flash_io3_di_SB_LUT4_I2_O[2]
.sym 68148 soc.spimemio.dout_data[0]
.sym 68149 soc.spimemio.xfer_io1_do_SB_LUT4_O_I2[0]
.sym 68150 soc.spimemio.dout_data[1]
.sym 68151 soc.spimemio.xfer_io0_do_SB_LUT4_O_I2[0]
.sym 68161 soc.spimemio.xfer_io1_do_SB_LUT4_O_I2[0]
.sym 68162 soc.spimemio.dout_data[0]
.sym 68163 soc.spimemio.xfer.flash_io0_di_SB_LUT4_I1_O_SB_LUT4_O_3_I3[2]
.sym 68166 soc.spimemio.xfer_io0_do_SB_LUT4_O_I2[0]
.sym 68167 flash_io3_di
.sym 68168 soc.spimemio.xfer_io1_do_SB_LUT4_O_I2[0]
.sym 68169 soc.spimemio.dout_data[1]
.sym 68172 soc.spimemio.dout_data[0]
.sym 68174 flash_io1_di
.sym 68175 soc.spimemio.xfer_io0_do_SB_LUT4_O_I2[0]
.sym 68178 soc.spimemio.xfer_io0_do_SB_LUT4_O_I2[0]
.sym 68179 soc.spimemio.dout_data[3]
.sym 68180 soc.spimemio.xfer_io1_do_SB_LUT4_O_I2[0]
.sym 68181 soc.spimemio.dout_data[2]
.sym 68182 soc.spimemio.xfer.ibuffer_SB_DFFE_Q_E
.sym 68183 clk$SB_IO_IN_$glb_clk
.sym 68185 flash_io2_di
.sym 68190 soc.spimemio.xfer_io3_do
.sym 68191 soc.spimemio.xfer_io3_90
.sym 68192 flash_io2_do_SB_LUT4_O_I2[1]
.sym 68193 flash_io3_do_SB_LUT4_O_I2[1]
.sym 68194 soc.spimemio.xfer_io2_90
.sym 68196 flash_clk$SB_IO_OUT
.sym 68199 soc.spimemio.dout_data[0]
.sym 68201 soc.spimemio.dout_data[2]
.sym 68202 flash_io0_do_SB_LUT4_O_I2[0]
.sym 68206 flash_io1_do_SB_LUT4_O_I2[1]
.sym 68207 iomem_wdata[22]
.sym 68208 iomem_wdata[16]
.sym 68210 soc.cpu.mem_rdata_SB_LUT4_O_1_I0_SB_LUT4_O_I3[3]
.sym 68214 soc.spimemio.dout_data[2]
.sym 68216 DBG[0]$SB_IO_OUT
.sym 68221 iomem_wdata[3]
.sym 68231 soc.spimemio.dout_data[4]
.sym 68232 soc.spimemio.xfer_io0_do_SB_LUT4_O_I2[0]
.sym 68233 flash_clk$SB_IO_OUT
.sym 68239 flash_io2_oe
.sym 68240 soc.spimemio.dout_data[2]
.sym 68244 soc.spimemio.xfer_io1_do_SB_LUT4_O_I2[0]
.sym 68245 iomem_wdata[0]
.sym 68248 flash_io2_di
.sym 68249 iomem_wdata[2]
.sym 68252 $PACKER_GND_NET
.sym 68253 soc.spimemio.dout_data[1]
.sym 68255 soc.spimemio.xfer_io0_do_SB_LUT4_O_I2[3]
.sym 68266 soc.spimemio.dout_data[2]
.sym 68268 soc.spimemio.xfer.ibuffer_SB_DFFE_Q_E
.sym 68270 soc.spimemio.dout_data[4]
.sym 68271 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I1_O[1]
.sym 68272 soc.spimemio.dout_data[1]
.sym 68274 soc.spimemio.xfer_io1_do_SB_LUT4_O_I2[0]
.sym 68275 soc.spimemio.dout_data[3]
.sym 68278 soc.spimemio.xfer.flash_io0_di_SB_LUT4_I1_O_SB_LUT4_O_2_I3[2]
.sym 68279 soc.spimemio.xfer.flash_io0_di_SB_LUT4_I1_O_SB_LUT4_O_I3[2]
.sym 68280 soc.spimemio.xfer.flash_io0_di_SB_LUT4_I1_O_SB_LUT4_O_1_I3[2]
.sym 68282 soc.spimemio.dout_data[5]
.sym 68283 soc.spimemio.xfer_io0_do_SB_LUT4_O_I2[0]
.sym 68284 UART_RX_SB_LUT4_I1_I0[3]
.sym 68290 flash_io1_di
.sym 68291 flash_io0_di
.sym 68293 soc.simpleuart.send_dummy_SB_LUT4_I1_O[2]
.sym 68297 soc.spimemio.dout_data[6]
.sym 68300 soc.spimemio.xfer.flash_io0_di_SB_LUT4_I1_O_SB_LUT4_O_2_I3[2]
.sym 68301 soc.spimemio.dout_data[1]
.sym 68302 soc.spimemio.xfer_io1_do_SB_LUT4_O_I2[0]
.sym 68305 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I1_O[1]
.sym 68306 UART_RX_SB_LUT4_I1_I0[3]
.sym 68308 soc.simpleuart.send_dummy_SB_LUT4_I1_O[2]
.sym 68311 soc.spimemio.xfer.flash_io0_di_SB_LUT4_I1_O_SB_LUT4_O_I3[2]
.sym 68312 soc.spimemio.xfer_io0_do_SB_LUT4_O_I2[0]
.sym 68313 soc.spimemio.dout_data[6]
.sym 68317 flash_io1_di
.sym 68318 flash_io0_di
.sym 68319 soc.spimemio.xfer_io0_do_SB_LUT4_O_I2[0]
.sym 68323 soc.spimemio.dout_data[4]
.sym 68324 soc.spimemio.xfer_io0_do_SB_LUT4_O_I2[0]
.sym 68325 soc.spimemio.dout_data[3]
.sym 68326 soc.spimemio.xfer_io1_do_SB_LUT4_O_I2[0]
.sym 68329 soc.spimemio.xfer_io1_do_SB_LUT4_O_I2[0]
.sym 68330 soc.spimemio.dout_data[5]
.sym 68331 soc.spimemio.xfer_io0_do_SB_LUT4_O_I2[0]
.sym 68332 soc.spimemio.dout_data[3]
.sym 68335 soc.spimemio.dout_data[2]
.sym 68336 soc.spimemio.xfer_io1_do_SB_LUT4_O_I2[0]
.sym 68337 soc.spimemio.dout_data[4]
.sym 68338 soc.spimemio.xfer_io0_do_SB_LUT4_O_I2[0]
.sym 68341 soc.spimemio.xfer_io0_do_SB_LUT4_O_I2[0]
.sym 68342 soc.spimemio.dout_data[5]
.sym 68343 soc.spimemio.xfer.flash_io0_di_SB_LUT4_I1_O_SB_LUT4_O_1_I3[2]
.sym 68345 soc.spimemio.xfer.ibuffer_SB_DFFE_Q_E
.sym 68346 clk$SB_IO_IN_$glb_clk
.sym 68348 soc.spimemio.xfer.xfer_tag[1]
.sym 68349 soc.spimemio.xfer_io0_do_SB_LUT4_O_I2[0]
.sym 68350 soc.spimemio.xfer_io2_do
.sym 68351 soc.spimemio.xfer_csb
.sym 68352 flash_io2_oe
.sym 68353 flash_io2_oe_SB_LUT4_O_I1[1]
.sym 68354 soc.spimemio.xfer.xfer_rd_SB_LUT4_I2_O_SB_LUT4_I3_O[1]
.sym 68355 flash_io3_oe
.sym 68357 soc.cpu.mem_rdata_SB_LUT4_O_8_I0_SB_LUT4_O_I3[3]
.sym 68358 soc.cpu.mem_rdata_SB_LUT4_O_8_I0_SB_LUT4_O_I3[3]
.sym 68359 soc.spimemio_cfgreg_do[19]
.sym 68360 soc.spimemio.dout_data[5]
.sym 68362 soc.spimemio.xfer.ibuffer_SB_DFFE_Q_E
.sym 68366 soc.spimemio.dout_data[7]
.sym 68369 DBG[1]$SB_IO_OUT
.sym 68370 iomem_wdata[24]
.sym 68371 iomem_addr[16]
.sym 68373 flash_io2_oe
.sym 68375 soc.spimemio.dout_data[0]
.sym 68376 soc.spimemio.xfer_io1_do_SB_LUT4_O_I2[0]
.sym 68377 soc.spimemio.dout_data[2]
.sym 68382 soc.spimemio_cfgreg_do[22]
.sym 68383 soc.spimemio.dout_data[6]
.sym 68390 flash_io0_do_SB_LUT4_O_I2[2]
.sym 68391 soc.spimemio.config_do_SB_DFFESR_Q_E
.sym 68392 soc.spimemio.config_csb
.sym 68398 flash_io0_do_SB_LUT4_O_I2[2]
.sym 68400 iomem_wdata[5]
.sym 68406 soc.spimemio.config_oe[0]
.sym 68407 soc.spimemio.xfer.xfer_rd_SB_LUT4_I2_O_SB_LUT4_I3_O[2]
.sym 68408 soc.spimemio.config_oe[1]
.sym 68411 soc.spimemio.xfer.xfer_rd_SB_LUT4_I2_O_SB_LUT4_I3_O[1]
.sym 68416 soc.spimemio.xfer_csb
.sym 68435 flash_io0_do_SB_LUT4_O_I2[2]
.sym 68436 soc.spimemio.xfer.xfer_rd_SB_LUT4_I2_O_SB_LUT4_I3_O[2]
.sym 68437 soc.spimemio.config_oe[1]
.sym 68443 iomem_wdata[5]
.sym 68452 soc.spimemio.config_oe[0]
.sym 68453 soc.spimemio.xfer.xfer_rd_SB_LUT4_I2_O_SB_LUT4_I3_O[2]
.sym 68454 flash_io0_do_SB_LUT4_O_I2[2]
.sym 68455 soc.spimemio.xfer.xfer_rd_SB_LUT4_I2_O_SB_LUT4_I3_O[1]
.sym 68458 soc.spimemio.xfer_csb
.sym 68460 flash_io0_do_SB_LUT4_O_I2[2]
.sym 68461 soc.spimemio.config_csb
.sym 68468 soc.spimemio.config_do_SB_DFFESR_Q_E
.sym 68469 clk$SB_IO_IN_$glb_clk
.sym 68470 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 68471 soc.spimemio.xfer_io1_do_SB_LUT4_O_I2[0]
.sym 68472 flash_io2_oe_SB_LUT4_O_I1[0]
.sym 68473 soc.spimemio.xfer.xfer_rd_SB_LUT4_I2_O_SB_LUT4_I3_O[2]
.sym 68474 soc.spimemio.xfer.xfer_tag[0]
.sym 68475 soc.spimemio.xfer.count_SB_DFFESR_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2[2]
.sym 68476 soc.spimemio.xfer.xfer_tag[2]
.sym 68477 soc.spimemio.xfer.xfer_ddr
.sym 68478 soc.spimemio.xfer.xfer_rd_SB_LUT4_I2_O[1]
.sym 68482 iomem_wdata[27]
.sym 68483 soc.spimemio.xfer_resetn_SB_LUT4_I3_1_O
.sym 68485 soc.spimemio.config_do_SB_DFFESR_Q_E
.sym 68486 iomem_wdata[5]
.sym 68487 soc.spimemio.config_oe[3]
.sym 68488 flash_io3_oe
.sym 68489 soc.spimemio.dout_data[3]
.sym 68490 soc.spimemio.dout_data[0]
.sym 68491 soc.spimemio.dout_data[4]
.sym 68492 soc.spimemio.xfer_io0_do_SB_LUT4_O_I2[0]
.sym 68494 iomem_addr[4]
.sym 68496 soc.spimemio.rd_valid_SB_LUT4_I3_2_O_SB_LUT4_I2_O_SB_LUT4_I0_O[2]
.sym 68497 soc.spimemio.buffer_SB_DFFE_Q_9_E
.sym 68498 soc.spimemio.xfer_resetn_SB_LUT4_I3_O[2]
.sym 68500 soc.spimemio.xfer_resetn_SB_LUT4_I3_1_O
.sym 68501 soc.spimemio.xfer_resetn_SB_LUT4_I3_O[2]
.sym 68502 soc.spimemio.dout_data[7]
.sym 68514 soc.spimemio.buffer_SB_DFFE_Q_9_E
.sym 68519 soc.spimemio.dout_data[3]
.sym 68521 soc.spimemio.softreset_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I2_I3[0]
.sym 68522 soc.spimemio.dout_tag[0]
.sym 68524 soc.spimemio.dout_tag[2]
.sym 68530 soc.spimemio.softreset_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I2_I3[1]
.sym 68534 soc.spimemio.dout_tag[1]
.sym 68540 soc.spimemio.softreset_SB_LUT4_I2_O_SB_LUT4_O_I3[2]
.sym 68542 soc.spimemio.xfer.last_fetch_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_I3[2]
.sym 68543 soc.spimemio.din_ddr_SB_LUT4_I0_I2[0]
.sym 68546 soc.spimemio.dout_data[3]
.sym 68552 soc.spimemio.softreset_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I2_I3[1]
.sym 68553 soc.spimemio.dout_tag[0]
.sym 68554 soc.spimemio.softreset_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I2_I3[0]
.sym 68557 soc.spimemio.dout_tag[1]
.sym 68558 soc.spimemio.dout_tag[2]
.sym 68559 soc.spimemio.din_ddr_SB_LUT4_I0_I2[0]
.sym 68563 soc.spimemio.softreset_SB_LUT4_I2_O_SB_LUT4_O_I3[2]
.sym 68564 soc.spimemio.softreset_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I2_I3[1]
.sym 68569 soc.spimemio.softreset_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I2_I3[0]
.sym 68570 soc.spimemio.dout_tag[0]
.sym 68575 soc.spimemio.xfer.last_fetch_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_I3[2]
.sym 68576 soc.spimemio.softreset_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I2_I3[0]
.sym 68578 soc.spimemio.din_ddr_SB_LUT4_I0_I2[0]
.sym 68582 soc.spimemio.dout_tag[0]
.sym 68583 soc.spimemio.dout_tag[1]
.sym 68584 soc.spimemio.dout_tag[2]
.sym 68587 soc.spimemio.softreset_SB_LUT4_I2_O_SB_LUT4_O_I3[2]
.sym 68588 soc.spimemio.dout_tag[1]
.sym 68589 soc.spimemio.dout_tag[2]
.sym 68591 soc.spimemio.buffer_SB_DFFE_Q_9_E
.sym 68592 clk$SB_IO_IN_$glb_clk
.sym 68594 soc.spimemio.din_tag[2]
.sym 68596 soc.spimemio.state_SB_DFF_Q_9_D_SB_LUT4_O_I3[1]
.sym 68598 soc.spimemio.din_tag[0]
.sym 68599 soc.spimemio.din_tag_SB_DFFESR_Q_2_D[0]
.sym 68600 soc.spimemio.din_valid_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[1]
.sym 68601 soc.spimemio.din_tag[1]
.sym 68606 iomem_wdata[26]
.sym 68607 soc.spimemio.xfer.xfer_ddr
.sym 68608 soc.spimemio.buffer_SB_DFFE_Q_9_E
.sym 68609 soc.spimemio.din_rd
.sym 68612 flash_io0_do_SB_LUT4_O_I2[2]
.sym 68613 soc.spimemio.config_qspi_SB_LUT4_I0_O[1]
.sym 68614 soc.spimemio.softreset_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 68615 iomem_wdata[31]
.sym 68616 iomem_wdata[28]
.sym 68618 soc.spimemio.din_ddr_SB_LUT4_I0_I3[2]
.sym 68620 flash_clk$SB_IO_OUT
.sym 68621 soc.spimemio.din_valid_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O[0]
.sym 68622 soc.spimemio.din_ddr_SB_LUT4_I0_I2[0]
.sym 68623 soc.spimemio.dout_data[4]
.sym 68624 soc.spimemio.din_ddr
.sym 68625 soc.spimemio.buffer_SB_DFFE_Q_9_E
.sym 68626 soc.spimemio.dout_data[2]
.sym 68628 soc.spimemio.config_qspi_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_O_4_I2[1]
.sym 68635 soc.spimemio.config_qspi_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_O_4_I2[1]
.sym 68636 iomem_addr[11]
.sym 68637 soc.spimemio.din_valid_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O[0]
.sym 68638 soc.spimemio.din_ddr_SB_LUT4_I0_I2[0]
.sym 68639 soc.spimemio.din_tag_SB_DFFESR_Q_E_SB_LUT4_O_I0[1]
.sym 68642 soc.spimemio.din_valid_SB_DFFSR_Q_D_SB_LUT4_O_I2[2]
.sym 68643 soc.spimemio.din_valid_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O[2]
.sym 68644 soc.spimemio.rd_wait_SB_LUT4_I3_O[0]
.sym 68645 soc.spimemio.din_valid_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O[0]
.sym 68646 soc.spimemio.din_valid_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O[1]
.sym 68648 soc.spimemio.config_qspi_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_O_4_I2[2]
.sym 68652 soc.spimemio.config_cont_SB_LUT4_I1_O[1]
.sym 68653 soc.spimemio.din_data_SB_DFFESS_Q_E
.sym 68655 soc.spimemio.din_data_SB_DFFESS_Q_S
.sym 68656 soc.spimemio.config_qspi_SB_LUT4_I1_O[1]
.sym 68657 soc.spimemio.din_valid_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[1]
.sym 68661 soc.spimemio.config_cont_SB_LUT4_I1_O[2]
.sym 68662 soc.spimemio.din_tag_SB_DFFESR_Q_2_D[2]
.sym 68664 soc.spimemio.din_tag_SB_DFFESR_Q_2_D[0]
.sym 68666 soc.spimemio.config_qspi_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_O_4_I2_SB_LUT4_O_I3[2]
.sym 68668 soc.spimemio.config_qspi_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_O_4_I2[2]
.sym 68669 soc.spimemio.config_cont_SB_LUT4_I1_O[2]
.sym 68670 soc.spimemio.config_qspi_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_O_4_I2[1]
.sym 68680 soc.spimemio.din_valid_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O[1]
.sym 68681 soc.spimemio.din_valid_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O[2]
.sym 68682 soc.spimemio.din_valid_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O[0]
.sym 68683 soc.spimemio.din_ddr_SB_LUT4_I0_I2[0]
.sym 68686 soc.spimemio.config_cont_SB_LUT4_I1_O[1]
.sym 68689 soc.spimemio.din_valid_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[1]
.sym 68692 soc.spimemio.din_tag_SB_DFFESR_Q_2_D[2]
.sym 68693 soc.spimemio.config_cont_SB_LUT4_I1_O[1]
.sym 68695 soc.spimemio.din_valid_SB_DFFSR_Q_D_SB_LUT4_O_I2[2]
.sym 68698 iomem_addr[11]
.sym 68699 soc.spimemio.config_qspi_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_O_4_I2_SB_LUT4_O_I3[2]
.sym 68700 soc.spimemio.config_qspi_SB_LUT4_I1_O[1]
.sym 68704 soc.spimemio.din_tag_SB_DFFESR_Q_E_SB_LUT4_O_I0[1]
.sym 68705 soc.spimemio.din_valid_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O[2]
.sym 68706 soc.spimemio.rd_wait_SB_LUT4_I3_O[0]
.sym 68707 soc.spimemio.din_ddr_SB_LUT4_I0_I2[0]
.sym 68711 soc.spimemio.din_valid_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[1]
.sym 68712 soc.spimemio.din_valid_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O[0]
.sym 68713 soc.spimemio.din_tag_SB_DFFESR_Q_2_D[0]
.sym 68714 soc.spimemio.din_data_SB_DFFESS_Q_E
.sym 68715 clk$SB_IO_IN_$glb_clk
.sym 68716 soc.spimemio.din_data_SB_DFFESS_Q_S
.sym 68717 soc.spimemio.state_SB_DFF_Q_10_D_SB_LUT4_O_I3[0]
.sym 68718 soc.spimemio.state[8]
.sym 68719 soc.spimemio.state[5]
.sym 68720 soc.spimemio.din_tag_SB_DFFESR_Q_2_D[2]
.sym 68721 soc.spimemio.config_qspi_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_O_4_I2_SB_LUT4_O_1_I2[0]
.sym 68722 soc.spimemio.state_SB_DFF_Q_11_D_SB_LUT4_O_I3[2]
.sym 68723 soc.spimemio.config_qspi_SB_LUT4_I0_O[2]
.sym 68724 soc.spimemio.rd_wait_SB_LUT4_I3_O[1]
.sym 68727 flash_csb_SB_LUT4_I1_O[3]
.sym 68729 soc.spimemio.din_data[3]
.sym 68730 iomem_addr[11]
.sym 68731 iomem_addr[3]
.sym 68732 iomem_wdata[30]
.sym 68733 iomem_wdata[29]
.sym 68734 $PACKER_VCC_NET
.sym 68735 soc.spimemio.din_data_SB_DFFESS_Q_E
.sym 68738 soc.spimemio.din_data[4]
.sym 68741 flash_io2_di
.sym 68742 soc.spimemio.config_qspi_SB_LUT4_I0_O[1]
.sym 68743 soc.spimemio.config_cont_SB_LUT4_I1_O[1]
.sym 68744 soc.spimemio.din_valid_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O[1]
.sym 68746 soc.spimemio.config_qspi_SB_LUT4_I0_O[2]
.sym 68748 soc.spimemio.din_data_SB_DFFESS_Q_S
.sym 68749 $PACKER_GND_NET
.sym 68750 soc.spimemio.din_qspi
.sym 68751 soc.spimemio.dout_data[1]
.sym 68752 soc.spimemio.config_cont_SB_LUT4_I1_O[1]
.sym 68760 soc.spimemio.rd_wait_SB_LUT4_I1_O_SB_LUT4_I3_O[1]
.sym 68761 soc.spimemio.config_cont_SB_LUT4_I1_O[1]
.sym 68762 flash_csb_SB_LUT4_I1_O_SB_LUT4_O_1_I3[1]
.sym 68764 soc.spimemio.rd_inc_SB_DFFESR_Q_R[1]
.sym 68766 soc.spimemio.din_ddr_SB_LUT4_I0_I3[2]
.sym 68768 soc.spimemio.rd_wait
.sym 68769 soc.spimemio.rd_valid_SB_DFFESR_Q_E
.sym 68770 soc.spimemio.rd_wait_SB_LUT4_I1_O[3]
.sym 68772 soc.spimemio_cfgreg_do[21]
.sym 68773 soc.spimemio.din_ddr_SB_LUT4_I0_I2[0]
.sym 68776 soc.spimemio.rd_wait_SB_LUT4_I1_O_SB_LUT4_I3_O[2]
.sym 68777 soc.spimemio.rd_valid_SB_LUT4_I3_I0[2]
.sym 68778 soc.spimemio.din_ddr_SB_LUT4_I0_I3[2]
.sym 68780 soc.spimemio.config_qspi_SB_LUT4_I0_O[2]
.sym 68782 soc.spimemio.din_valid_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O[2]
.sym 68783 soc.spimemio_cfgreg_do[22]
.sym 68784 soc.spimemio_cfgreg_do[20]
.sym 68785 soc.spimemio.din_tag_SB_DFFESR_Q_2_D[2]
.sym 68786 soc.spimemio.config_qspi_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_O_4_I2_SB_LUT4_O_1_I2[0]
.sym 68788 $PACKER_VCC_NET
.sym 68789 soc.spimemio.rd_valid_SB_LUT4_I3_O[0]
.sym 68792 soc.spimemio.config_cont_SB_LUT4_I1_O[1]
.sym 68794 soc.spimemio.rd_valid_SB_LUT4_I3_I0[2]
.sym 68797 soc.spimemio.rd_wait
.sym 68798 flash_csb_SB_LUT4_I1_O_SB_LUT4_O_1_I3[1]
.sym 68800 soc.spimemio.din_tag_SB_DFFESR_Q_2_D[2]
.sym 68803 soc.spimemio_cfgreg_do[22]
.sym 68804 soc.spimemio.rd_wait_SB_LUT4_I1_O[3]
.sym 68805 soc.spimemio.config_qspi_SB_LUT4_I0_O[2]
.sym 68806 soc.spimemio_cfgreg_do[21]
.sym 68809 soc.spimemio.config_qspi_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_O_4_I2_SB_LUT4_O_1_I2[0]
.sym 68810 soc.spimemio.rd_wait_SB_LUT4_I1_O_SB_LUT4_I3_O[1]
.sym 68812 soc.spimemio.rd_wait_SB_LUT4_I1_O_SB_LUT4_I3_O[2]
.sym 68815 soc.spimemio.din_tag_SB_DFFESR_Q_2_D[2]
.sym 68817 flash_csb_SB_LUT4_I1_O_SB_LUT4_O_1_I3[1]
.sym 68818 soc.spimemio.rd_wait
.sym 68821 $PACKER_VCC_NET
.sym 68827 soc.spimemio.rd_valid_SB_LUT4_I3_O[0]
.sym 68828 soc.spimemio_cfgreg_do[20]
.sym 68829 soc.spimemio.din_ddr_SB_LUT4_I0_I2[0]
.sym 68830 soc.spimemio.din_valid_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O[2]
.sym 68835 soc.spimemio.din_ddr_SB_LUT4_I0_I3[2]
.sym 68836 soc.spimemio.rd_inc_SB_DFFESR_Q_R[1]
.sym 68837 soc.spimemio.rd_valid_SB_DFFESR_Q_E
.sym 68838 clk$SB_IO_IN_$glb_clk
.sym 68839 soc.spimemio.din_ddr_SB_LUT4_I0_I3[2]
.sym 68840 soc.spimemio.config_qspi_SB_LUT4_I0_I3[2]
.sym 68841 soc.spimemio.din_valid_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O[0]
.sym 68842 soc.spimemio.rd_wait_SB_LUT4_I1_O_SB_LUT4_I3_O[2]
.sym 68843 soc.spimemio.din_ddr_SB_LUT4_I0_I2[3]
.sym 68844 soc.spimemio.state_SB_DFF_Q_10_D_SB_LUT4_O_I3[2]
.sym 68845 soc.spimemio.din_ddr_SB_LUT4_I0_I2[2]
.sym 68846 soc.spimemio.config_cont_SB_LUT4_I1_1_O[1]
.sym 68847 soc.spimemio.state[0]
.sym 68853 soc.spimemio.xfer_resetn
.sym 68854 soc.spimemio.softreset_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I2_I3_SB_LUT4_I2_O
.sym 68858 flash_csb_SB_LUT4_I1_O_SB_LUT4_O_1_I3[1]
.sym 68860 soc.spimemio.config_qspi_SB_LUT4_I0_O[1]
.sym 68862 soc.spimemio.rd_inc
.sym 68864 soc.spimemio.dout_data[6]
.sym 68865 flash_io2_oe
.sym 68868 soc.spimemio.dout_data[0]
.sym 68869 soc.spimemio.dout_data[2]
.sym 68870 iomem_addr[8]
.sym 68871 soc.spimemio.rd_valid
.sym 68872 soc.spimemio.config_qspi_SB_LUT4_I0_O[2]
.sym 68873 soc.spimemio_cfgreg_do[22]
.sym 68874 flash_clk_SB_LUT4_I1_O[0]
.sym 68875 soc.spimemio.rd_valid_SB_LUT4_I3_O[0]
.sym 68882 soc.spimemio.rd_valid_SB_LUT4_I3_O[0]
.sym 68883 soc.spimemio.din_qspi
.sym 68884 soc.spimemio_cfgreg_do[21]
.sym 68885 soc.spimemio.config_qspi_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_O_4_I2_SB_LUT4_O_1_I2[0]
.sym 68887 soc.spimemio.config_qspi_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_O_4_I2_SB_LUT4_O_1_I2[2]
.sym 68888 soc.spimemio.din_ddr_SB_LUT4_I0_I3[0]
.sym 68889 soc.spimemio.config_qspi_SB_LUT4_I0_O[1]
.sym 68893 soc.spimemio.config_qspi_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_O_4_I2_SB_LUT4_O_1_I2[0]
.sym 68894 soc.spimemio.din_ddr_SB_LUT4_I0_I2[0]
.sym 68895 soc.spimemio.config_qspi_SB_LUT4_I0_O[2]
.sym 68896 soc.spimemio_cfgreg_do[22]
.sym 68897 soc.spimemio.config_qspi_SB_LUT4_I0_I3[2]
.sym 68899 soc.spimemio.config_cont_SB_LUT4_I1_O[1]
.sym 68900 soc.spimemio.din_ddr
.sym 68901 soc.spimemio.din_ddr_SB_LUT4_I0_I2[1]
.sym 68903 soc.spimemio.rd_valid_SB_LUT4_I3_I0[2]
.sym 68904 soc.spimemio.din_valid_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O[1]
.sym 68907 soc.spimemio_cfgreg_do[20]
.sym 68910 iomem_addr[3]
.sym 68911 soc.spimemio.config_cont_SB_LUT4_I1_1_O[1]
.sym 68912 soc.spimemio_cfgreg_do[19]
.sym 68914 soc.spimemio.din_ddr_SB_LUT4_I0_I2[0]
.sym 68915 soc.spimemio.rd_valid_SB_LUT4_I3_O[0]
.sym 68920 soc.spimemio.din_valid_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O[1]
.sym 68921 soc.spimemio.config_qspi_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_O_4_I2_SB_LUT4_O_1_I2[0]
.sym 68922 soc.spimemio.config_cont_SB_LUT4_I1_1_O[1]
.sym 68923 soc.spimemio.config_qspi_SB_LUT4_I0_I3[2]
.sym 68926 soc.spimemio.din_qspi
.sym 68927 soc.spimemio_cfgreg_do[21]
.sym 68928 soc.spimemio.din_ddr_SB_LUT4_I0_I2[1]
.sym 68929 soc.spimemio.din_ddr_SB_LUT4_I0_I3[0]
.sym 68932 soc.spimemio.din_ddr_SB_LUT4_I0_I3[0]
.sym 68933 soc.spimemio.din_ddr_SB_LUT4_I0_I2[1]
.sym 68934 soc.spimemio.din_ddr
.sym 68935 soc.spimemio_cfgreg_do[22]
.sym 68939 soc.spimemio.rd_valid_SB_LUT4_I3_O[0]
.sym 68941 soc.spimemio_cfgreg_do[20]
.sym 68944 soc.spimemio.config_qspi_SB_LUT4_I0_O[1]
.sym 68945 soc.spimemio_cfgreg_do[19]
.sym 68946 soc.spimemio.config_qspi_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_O_4_I2_SB_LUT4_O_1_I2[0]
.sym 68947 soc.spimemio.config_qspi_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_O_4_I2_SB_LUT4_O_1_I2[2]
.sym 68950 iomem_addr[3]
.sym 68951 soc.spimemio.config_qspi_SB_LUT4_I0_O[2]
.sym 68957 soc.spimemio.config_cont_SB_LUT4_I1_O[1]
.sym 68959 soc.spimemio.rd_valid_SB_LUT4_I3_I0[2]
.sym 68961 clk$SB_IO_IN_$glb_clk
.sym 68962 soc.spimemio.din_ddr_SB_LUT4_I0_I2[0]
.sym 68969 soc.spimemio.config_qspi_SB_LUT4_I1_O[3]
.sym 68970 soc.spimemio.config_qspi_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_O_2_I2[3]
.sym 68973 flash_io0_oe_SB_LUT4_I1_O[1]
.sym 68975 soc.spimemio.din_ddr_SB_LUT4_I0_I3[2]
.sym 68978 soc.spimemio.softreset_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I2_I3[0]
.sym 68979 soc.spimemio.din_data_SB_DFFESS_Q_S
.sym 68980 soc.spimemio.state[7]
.sym 68981 soc.spimemio.config_qspi_SB_LUT4_I0_O[1]
.sym 68982 soc.spimemio.din_ddr_SB_LUT4_I0_I2[0]
.sym 68986 soc.spimemio.rd_wait_SB_LUT4_I1_O_SB_LUT4_I3_O[2]
.sym 68987 flash_csb_SB_LUT4_I1_O_SB_LUT4_O_1_I3[1]
.sym 68988 soc.spimemio.rd_valid_SB_LUT4_I3_I0[1]
.sym 68989 soc.spimemio.rd_valid_SB_LUT4_I3_2_O_SB_LUT4_I2_O_SB_LUT4_I0_O[2]
.sym 68990 soc.spimemio.dout_data[7]
.sym 68991 soc.spimemio.rd_inc
.sym 68994 soc.spimemio.buffer_SB_DFFE_Q_9_E
.sym 68996 soc.spimemio.xfer.flash_io2_di_SB_LUT4_I1_O_SB_LUT4_I0_O[1]
.sym 68997 soc.spimemio.xfer.flash_io1_di_SB_LUT4_I1_O[0]
.sym 68998 soc.spimemio.rd_inc
.sym 69004 soc.spimemio.config_qspi_SB_LUT4_I0_I3[2]
.sym 69008 soc.spimemio.buffer[3]
.sym 69010 soc.spimemio_cfgreg_do[21]
.sym 69011 soc.simpleuart.send_dummy_SB_LUT4_I1_O_SB_LUT4_O_2_I0_SB_LUT4_I0_O[2]
.sym 69012 soc.spimemio.config_qspi_SB_LUT4_I0_I3[2]
.sym 69013 flash_io2_di
.sym 69015 flash_clk_SB_LUT4_I1_I2[0]
.sym 69016 soc.spimemio.xfer.flash_io2_di_SB_LUT4_I1_I2[2]
.sym 69017 flash_io1_di
.sym 69018 soc.spimemio.config_cont_SB_LUT4_I1_1_O[1]
.sym 69021 flash_clk_SB_LUT4_I1_I2[3]
.sym 69022 soc.spimemio.config_cont_SB_LUT4_I1_O[1]
.sym 69023 soc.spimemio.config_qspi_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_O_6_I3_SB_LUT4_O_I3[2]
.sym 69024 soc.spimemio.config_qspi_SB_LUT4_I2_1_O[2]
.sym 69025 iomem_addr[19]
.sym 69030 iomem_addr[8]
.sym 69033 soc.spimemio_cfgreg_do[22]
.sym 69034 soc.spimemio.config_qspi_SB_LUT4_I1_O[1]
.sym 69035 iomem_addr[16]
.sym 69037 soc.spimemio.config_cont_SB_LUT4_I1_O[1]
.sym 69038 soc.spimemio.config_cont_SB_LUT4_I1_1_O[1]
.sym 69039 soc.spimemio.config_qspi_SB_LUT4_I2_1_O[2]
.sym 69040 iomem_addr[19]
.sym 69043 soc.simpleuart.send_dummy_SB_LUT4_I1_O_SB_LUT4_O_2_I0_SB_LUT4_I0_O[2]
.sym 69044 flash_clk_SB_LUT4_I1_I2[0]
.sym 69045 flash_clk_SB_LUT4_I1_I2[3]
.sym 69046 flash_io1_di
.sym 69049 flash_io2_di
.sym 69050 flash_clk_SB_LUT4_I1_I2[3]
.sym 69051 flash_clk_SB_LUT4_I1_I2[0]
.sym 69052 soc.spimemio.xfer.flash_io2_di_SB_LUT4_I1_I2[2]
.sym 69055 soc.spimemio.config_qspi_SB_LUT4_I1_O[1]
.sym 69056 soc.spimemio.config_cont_SB_LUT4_I1_O[1]
.sym 69057 iomem_addr[8]
.sym 69058 iomem_addr[16]
.sym 69067 soc.spimemio.config_qspi_SB_LUT4_I0_I3[2]
.sym 69068 soc.spimemio_cfgreg_do[21]
.sym 69070 soc.spimemio_cfgreg_do[22]
.sym 69075 soc.spimemio.buffer[3]
.sym 69079 soc.spimemio.config_cont_SB_LUT4_I1_1_O[1]
.sym 69080 soc.spimemio.config_qspi_SB_LUT4_I0_I3[2]
.sym 69081 soc.spimemio.config_qspi_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_O_6_I3_SB_LUT4_O_I3[2]
.sym 69083 soc.spimemio.softreset_SB_LUT4_I2_O_SB_LUT4_I2_O_$glb_ce
.sym 69084 clk$SB_IO_IN_$glb_clk
.sym 69086 soc.spimemio.rd_addr[7]
.sym 69091 soc.spimemio.rd_valid_SB_LUT4_I3_O[0]
.sym 69092 soc.spimemio.config_qspi_SB_LUT4_I1_I3[3]
.sym 69097 soc.cpu.mem_rdata_SB_LUT4_O_8_I0[0]
.sym 69099 soc.spimemio.config_qspi_SB_LUT4_I1_O[3]
.sym 69101 flash_clk_SB_LUT4_I1_I2[0]
.sym 69102 soc.spimemio.rd_valid
.sym 69104 soc.spimemio.dout_data[5]
.sym 69106 soc.spimemio.config_qspi_SB_LUT4_I1_O[1]
.sym 69108 soc.simpleuart.send_dummy_SB_LUT4_I1_O[2]
.sym 69110 iomem_wdata[19]
.sym 69111 soc.spimemio.config_qspi_SB_LUT4_I2_1_O[2]
.sym 69112 flash_clk$SB_IO_OUT
.sym 69113 soc.spimemio.buffer_SB_DFFE_Q_9_E
.sym 69114 iomem_addr[18]
.sym 69115 soc.spimemio.dout_data[4]
.sym 69117 iomem_addr[21]
.sym 69118 soc.spimemio.dout_data[2]
.sym 69119 flash_csb_SB_LUT4_I1_O_SB_LUT4_O_1_I3[1]
.sym 69120 soc.spimemio_cfgreg_do[18]
.sym 69121 flash_clk_SB_LUT4_I1_I2[3]
.sym 69128 flash_csb_SB_LUT4_I1_O_SB_LUT4_O_1_I3[1]
.sym 69129 soc.spimemio.xfer.flash_io2_di_SB_LUT4_I1_O[0]
.sym 69130 flash_csb_SB_LUT4_I1_O_SB_LUT4_O_1_I3[1]
.sym 69131 soc.spimemio.xfer.flash_io2_di_SB_LUT4_I1_O[3]
.sym 69134 soc.spimemio.xfer.flash_io2_di_SB_LUT4_I1_O_SB_LUT4_O_2_I3[2]
.sym 69137 soc.spimemio.xfer.flash_io2_di_SB_LUT4_I1_O[2]
.sym 69139 iomem_wstrb[2]
.sym 69140 soc.spimemio.dout_data[0]
.sym 69141 soc.spimem_rdata[3]
.sym 69146 soc.spimemio.dout_data[5]
.sym 69147 flash_csb_SB_LUT4_I1_O_SB_LUT4_O_1_I3[1]
.sym 69149 soc.simpleuart.send_dummy_SB_LUT4_I1_O[2]
.sym 69154 soc.spimemio.buffer_SB_DFFE_Q_9_E
.sym 69155 soc.spimemio.xfer.flash_io2_di_SB_LUT4_I1_O[1]
.sym 69156 flash_csb_SB_LUT4_I1_O_SB_LUT4_O_1_I3[0]
.sym 69157 UART_RX_SB_LUT4_I1_I0[3]
.sym 69167 soc.spimemio.dout_data[0]
.sym 69172 soc.spimemio.xfer.flash_io2_di_SB_LUT4_I1_O[3]
.sym 69173 soc.spimemio.xfer.flash_io2_di_SB_LUT4_I1_O[1]
.sym 69174 soc.spimemio.xfer.flash_io2_di_SB_LUT4_I1_O[0]
.sym 69175 soc.spimemio.xfer.flash_io2_di_SB_LUT4_I1_O[2]
.sym 69180 flash_csb_SB_LUT4_I1_O_SB_LUT4_O_1_I3[1]
.sym 69181 flash_csb_SB_LUT4_I1_O_SB_LUT4_O_1_I3[0]
.sym 69184 flash_csb_SB_LUT4_I1_O_SB_LUT4_O_1_I3[1]
.sym 69185 soc.spimemio.xfer.flash_io2_di_SB_LUT4_I1_O_SB_LUT4_O_2_I3[2]
.sym 69186 flash_csb_SB_LUT4_I1_O_SB_LUT4_O_1_I3[0]
.sym 69190 iomem_wstrb[2]
.sym 69192 UART_RX_SB_LUT4_I1_I0[3]
.sym 69193 soc.simpleuart.send_dummy_SB_LUT4_I1_O[2]
.sym 69199 soc.spimemio.dout_data[5]
.sym 69202 soc.spimem_rdata[3]
.sym 69203 flash_csb_SB_LUT4_I1_O_SB_LUT4_O_1_I3[0]
.sym 69204 flash_csb_SB_LUT4_I1_O_SB_LUT4_O_1_I3[1]
.sym 69206 soc.spimemio.buffer_SB_DFFE_Q_9_E
.sym 69207 clk$SB_IO_IN_$glb_clk
.sym 69209 soc.spimemio.rd_addr[15]
.sym 69210 soc.spimemio.rd_valid_SB_LUT4_I3_2_O_SB_LUT4_I2_O_SB_LUT4_O_I2[2]
.sym 69211 soc.spimem_rdata[2]
.sym 69212 soc.spimemio.rd_addr[2]
.sym 69213 soc.spimemio.rd_valid_SB_LUT4_I3_2_O_SB_LUT4_I2_O_SB_LUT4_O_I2[3]
.sym 69214 soc.spimemio.rd_addr[13]
.sym 69215 soc.spimemio.rd_addr[12]
.sym 69216 soc.spimemio.rd_addr[5]
.sym 69219 soc.cpu.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I2_O[1]
.sym 69225 iomem_addr[3]
.sym 69228 iomem_addr[7]
.sym 69229 iomem_addr[9]
.sym 69233 flash_io0_oe_SB_LUT4_I1_O[0]
.sym 69234 soc.spimemio.xfer.flash_io2_di_SB_LUT4_I1_O_SB_LUT4_I0_O[1]
.sym 69235 soc.spimemio.config_cont_SB_LUT4_I1_O[1]
.sym 69236 iomem_addr[13]
.sym 69238 soc.spimemio.rd_addr[12]
.sym 69239 iomem_addr[13]
.sym 69240 soc.spimemio.config_ddr_SB_DFFESR_Q_E
.sym 69241 flash_csb_SB_LUT4_I1_O_SB_LUT4_O_1_I3[0]
.sym 69242 soc.simpleuart.send_dummy_SB_LUT4_I3_O[0]
.sym 69243 soc.spimemio.dout_data[1]
.sym 69244 iomem_wdata[20]
.sym 69251 soc.spimemio.buffer[0]
.sym 69257 flash_io0_oe_SB_LUT4_I1_I2[2]
.sym 69258 soc.spimemio.xfer.flash_io0_di_SB_LUT4_I1_1_O[2]
.sym 69259 flash_csb_SB_LUT4_I1_O_SB_LUT4_O_1_I3[1]
.sym 69261 flash_io0_oe
.sym 69262 soc.spimemio.xfer.flash_io0_di_SB_LUT4_I1_1_O[1]
.sym 69263 soc.spimem_rdata[5]
.sym 69264 soc.spimemio.buffer[5]
.sym 69265 soc.spimemio.xfer.flash_io0_di_SB_LUT4_I1_1_O[3]
.sym 69267 iomem_rdata[2]
.sym 69268 soc.spimem_rdata[2]
.sym 69269 flash_clk_SB_LUT4_I1_I2[0]
.sym 69272 flash_csb_SB_LUT4_I1_O[3]
.sym 69273 iomem_rdata[0]
.sym 69274 flash_csb_SB_LUT4_I1_O_SB_LUT4_O_1_I3[0]
.sym 69275 soc.spimemio.xfer.flash_io0_di_SB_LUT4_I1_1_O[0]
.sym 69276 flash_csb_SB_LUT4_I1_O[3]
.sym 69280 flash_csb_SB_LUT4_I1_O_SB_LUT4_O_1_I3[1]
.sym 69281 flash_clk_SB_LUT4_I1_I2[3]
.sym 69284 soc.spimemio.buffer[0]
.sym 69289 flash_clk_SB_LUT4_I1_I2[0]
.sym 69290 flash_clk_SB_LUT4_I1_I2[3]
.sym 69291 flash_io0_oe_SB_LUT4_I1_I2[2]
.sym 69292 flash_io0_oe
.sym 69295 flash_csb_SB_LUT4_I1_O[3]
.sym 69296 flash_csb_SB_LUT4_I1_O_SB_LUT4_O_1_I3[1]
.sym 69297 soc.spimem_rdata[2]
.sym 69298 flash_csb_SB_LUT4_I1_O_SB_LUT4_O_1_I3[0]
.sym 69301 soc.spimemio.xfer.flash_io0_di_SB_LUT4_I1_1_O[1]
.sym 69302 soc.spimemio.xfer.flash_io0_di_SB_LUT4_I1_1_O[0]
.sym 69303 soc.spimemio.xfer.flash_io0_di_SB_LUT4_I1_1_O[2]
.sym 69304 soc.spimemio.xfer.flash_io0_di_SB_LUT4_I1_1_O[3]
.sym 69308 iomem_rdata[2]
.sym 69310 flash_csb_SB_LUT4_I1_O[3]
.sym 69315 soc.spimemio.buffer[5]
.sym 69319 soc.spimem_rdata[5]
.sym 69321 flash_csb_SB_LUT4_I1_O_SB_LUT4_O_1_I3[1]
.sym 69322 flash_csb_SB_LUT4_I1_O_SB_LUT4_O_1_I3[0]
.sym 69325 iomem_rdata[0]
.sym 69327 flash_csb_SB_LUT4_I1_O[3]
.sym 69329 soc.spimemio.softreset_SB_LUT4_I2_O_SB_LUT4_I2_O_$glb_ce
.sym 69330 clk$SB_IO_IN_$glb_clk
.sym 69332 soc.spimemio.rd_valid_SB_LUT4_I3_2_O_SB_LUT4_I2_O[3]
.sym 69333 soc.spimemio.rd_valid_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2[3]
.sym 69334 soc.spimemio.buffer[2]
.sym 69335 soc.spimemio.rd_valid_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2[3]
.sym 69336 soc.spimemio.rd_valid_SB_LUT4_I3_2_O_SB_LUT4_I2_O_SB_LUT4_O_I3[3]
.sym 69337 soc.spimemio.rd_valid_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2[2]
.sym 69338 soc.spimemio.buffer[4]
.sym 69339 soc.spimemio.buffer[1]
.sym 69342 soc.spimemio.dout_data[3]
.sym 69344 iomem_addr[14]
.sym 69345 iomem_addr[7]
.sym 69347 iomem_addr[12]
.sym 69348 iomem_addr[16]
.sym 69349 soc.spimemio.rd_addr[5]
.sym 69350 iomem_addr[12]
.sym 69351 soc.spimemio.rd_addr[15]
.sym 69352 soc.cpu.mem_rdata_SB_LUT4_O_13_I0[0]
.sym 69353 soc.spimemio.rd_valid_SB_LUT4_I3_2_O_SB_LUT4_I2_O_SB_LUT4_O_I2[2]
.sym 69355 iomem_addr[14]
.sym 69356 soc.spimemio.dout_data[0]
.sym 69357 iomem_addr[5]
.sym 69358 flash_io2_oe
.sym 69359 soc.cpu.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I2_O[1]
.sym 69360 iomem_addr[3]
.sym 69361 soc.spimemio.dout_data[2]
.sym 69362 flash_clk_SB_LUT4_I1_O[0]
.sym 69364 soc.spimemio.dout_data[6]
.sym 69365 iomem_addr[8]
.sym 69366 soc.spimemio.rd_addr[5]
.sym 69367 flash_io3_oe_SB_LUT4_I0_O_SB_LUT4_I0_O[1]
.sym 69373 soc.spimem_rdata[0]
.sym 69374 soc.spimemio.rd_addr[18]
.sym 69375 soc.spimemio.config_ddr_SB_DFFESR_Q_E
.sym 69376 soc.spimemio.xfer.flash_io0_di_SB_LUT4_I1_1_O_SB_LUT4_O_2_I3[2]
.sym 69380 flash_csb_SB_LUT4_I1_O[3]
.sym 69381 flash_io1_oe_SB_LUT4_I0_I2[3]
.sym 69383 flash_clk_SB_LUT4_I1_I2[2]
.sym 69384 flash_clk$SB_IO_OUT
.sym 69385 flash_csb_SB_LUT4_I1_O_SB_LUT4_O_1_I3[0]
.sym 69386 flash_io3_oe
.sym 69389 iomem_wdata[18]
.sym 69390 soc.spimemio.rd_valid_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2[3]
.sym 69391 flash_clk_SB_LUT4_I1_I2[3]
.sym 69394 flash_clk_SB_LUT4_I1_I2[0]
.sym 69395 iomem_addr[18]
.sym 69397 UART_TX_SB_DFFESS_Q_S[1]
.sym 69398 flash_csb_SB_LUT4_I1_O_SB_LUT4_O_1_I3[1]
.sym 69399 soc.simpleuart_reg_div_do[22]
.sym 69400 flash_io3_oe_SB_LUT4_I0_I2[2]
.sym 69402 soc.spimemio.rd_valid_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2[2]
.sym 69404 iomem_wdata[20]
.sym 69406 soc.spimem_rdata[0]
.sym 69407 flash_csb_SB_LUT4_I1_O[3]
.sym 69408 flash_csb_SB_LUT4_I1_O_SB_LUT4_O_1_I3[1]
.sym 69409 flash_csb_SB_LUT4_I1_O_SB_LUT4_O_1_I3[0]
.sym 69415 iomem_wdata[20]
.sym 69419 UART_TX_SB_DFFESS_Q_S[1]
.sym 69421 soc.simpleuart_reg_div_do[22]
.sym 69424 flash_clk_SB_LUT4_I1_I2[0]
.sym 69425 flash_clk$SB_IO_OUT
.sym 69426 flash_clk_SB_LUT4_I1_I2[2]
.sym 69427 flash_clk_SB_LUT4_I1_I2[3]
.sym 69430 flash_csb_SB_LUT4_I1_O_SB_LUT4_O_1_I3[1]
.sym 69431 flash_csb_SB_LUT4_I1_O_SB_LUT4_O_1_I3[0]
.sym 69433 soc.spimemio.xfer.flash_io0_di_SB_LUT4_I1_1_O_SB_LUT4_O_2_I3[2]
.sym 69439 iomem_wdata[18]
.sym 69442 flash_io3_oe_SB_LUT4_I0_I2[2]
.sym 69443 flash_clk_SB_LUT4_I1_I2[0]
.sym 69444 flash_io3_oe
.sym 69445 flash_io1_oe_SB_LUT4_I0_I2[3]
.sym 69448 soc.spimemio.rd_valid_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2[3]
.sym 69449 soc.spimemio.rd_valid_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2[2]
.sym 69450 soc.spimemio.rd_addr[18]
.sym 69451 iomem_addr[18]
.sym 69452 soc.spimemio.config_ddr_SB_DFFESR_Q_E
.sym 69453 clk$SB_IO_IN_$glb_clk
.sym 69454 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 69455 soc.spimemio.rd_valid_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2[2]
.sym 69456 soc.spimemio.buffer[6]
.sym 69457 soc.spimemio.buffer[7]
.sym 69458 soc.spimemio.rd_valid_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[2]
.sym 69459 soc.simpleuart.send_dummy_SB_LUT4_I3_O[0]
.sym 69460 soc.spimemio.rd_valid_SB_LUT4_I3_1_O_SB_LUT4_I2_O[2]
.sym 69461 soc.simpleuart.send_dummy_SB_LUT4_I3_I2_SB_LUT4_I1_O
.sym 69462 flash_io0_oe_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O[1]
.sym 69465 soc.mem_rdata[28]
.sym 69466 soc.cpu.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I0[2]
.sym 69469 iomem_addr[4]
.sym 69471 iomem_addr[2]
.sym 69475 soc.spimemio.softreset_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 69476 iomem_addr[17]
.sym 69477 soc.cpu.mem_rdata_SB_LUT4_O_14_I0_SB_LUT4_O_2_I3[2]
.sym 69478 soc.spimemio.rd_addr[18]
.sym 69479 flash_csb_SB_LUT4_I1_O_SB_LUT4_O_1_I3[0]
.sym 69480 soc.simpleuart.send_dummy_SB_LUT4_I3_O[0]
.sym 69481 soc.spimemio.rd_valid_SB_LUT4_I3_2_O_SB_LUT4_I2_O_SB_LUT4_I0_O[2]
.sym 69482 soc.spimemio.buffer_SB_DFFE_Q_9_E
.sym 69483 flash_csb_SB_LUT4_I1_O_SB_LUT4_O_1_I3[1]
.sym 69484 soc.spimemio.xfer.flash_io2_di_SB_LUT4_I1_O_SB_LUT4_I0_O[1]
.sym 69485 soc.spimemio.xfer.flash_io1_di_SB_LUT4_I1_O[0]
.sym 69486 soc.spimemio_cfgreg_do[18]
.sym 69487 iomem_addr[14]
.sym 69489 iomem_addr[10]
.sym 69490 soc.spimemio.dout_data[7]
.sym 69496 soc.spimemio.rd_valid_SB_LUT4_I3_1_O_SB_LUT4_I2_O[1]
.sym 69497 soc.spimemio_cfgreg_do[20]
.sym 69498 soc.cpu.mem_rdata_SB_LUT4_O_10_I0_SB_LUT4_O_1_I2[2]
.sym 69499 soc.spimemio.rd_valid_SB_LUT4_I3_1_O_SB_LUT4_I2_O[0]
.sym 69500 soc.simpleuart_reg_div_do[28]
.sym 69501 flash_clk_SB_LUT4_I1_I2[0]
.sym 69502 flash_io3_oe_SB_LUT4_I0_O[0]
.sym 69503 flash_io3_oe_SB_LUT4_I0_O[3]
.sym 69504 UART_TX_SB_DFFESS_Q_S[1]
.sym 69505 flash_clk_SB_LUT4_I1_I2_SB_LUT4_O_I2[3]
.sym 69506 flash_clk_SB_LUT4_I1_I2[3]
.sym 69507 soc.simpleuart.send_dummy_SB_LUT4_I3_I2_SB_LUT4_I1_O
.sym 69508 soc.simpleuart.send_dummy_SB_LUT4_I3_I2[1]
.sym 69509 flash_clk_SB_LUT4_I1_I2[0]
.sym 69510 soc.spimemio_cfgreg_do[22]
.sym 69511 soc.spimemio.rd_valid_SB_LUT4_I3_1_O_SB_LUT4_I2_O[3]
.sym 69512 flash_io1_oe_SB_LUT4_I0_I2[3]
.sym 69513 soc.spimemio.config_cont_SB_LUT4_I0_I2[2]
.sym 69514 flash_io3_oe_SB_LUT4_I0_O[2]
.sym 69516 UART_TX_SB_DFFESS_Q_S[2]
.sym 69517 soc.spimemio.rd_valid_SB_LUT4_I3_1_O_SB_LUT4_I2_O[2]
.sym 69518 flash_io2_oe
.sym 69520 iomem_wdata[7]
.sym 69521 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I1_O[1]
.sym 69522 flash_io2_oe_SB_LUT4_I0_I2[2]
.sym 69524 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_21_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 69525 soc.cpu.mem_rdata_SB_LUT4_O_8_I0_SB_LUT4_O_I3[3]
.sym 69527 soc.simpleuart_reg_div_do[10]
.sym 69529 soc.cpu.mem_rdata_SB_LUT4_O_8_I0_SB_LUT4_O_I3[3]
.sym 69530 UART_TX_SB_DFFESS_Q_S[1]
.sym 69531 soc.simpleuart_reg_div_do[28]
.sym 69532 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_21_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 69535 soc.spimemio_cfgreg_do[22]
.sym 69536 soc.cpu.mem_rdata_SB_LUT4_O_10_I0_SB_LUT4_O_1_I2[2]
.sym 69537 flash_clk_SB_LUT4_I1_I2[0]
.sym 69538 flash_io1_oe_SB_LUT4_I0_I2[3]
.sym 69543 soc.simpleuart_reg_div_do[10]
.sym 69544 UART_TX_SB_DFFESS_Q_S[1]
.sym 69547 flash_io3_oe_SB_LUT4_I0_O[3]
.sym 69548 flash_io3_oe_SB_LUT4_I0_O[0]
.sym 69549 flash_clk_SB_LUT4_I1_I2[3]
.sym 69550 flash_io3_oe_SB_LUT4_I0_O[2]
.sym 69553 soc.spimemio.rd_valid_SB_LUT4_I3_1_O_SB_LUT4_I2_O[1]
.sym 69554 soc.spimemio.rd_valid_SB_LUT4_I3_1_O_SB_LUT4_I2_O[2]
.sym 69555 soc.spimemio.rd_valid_SB_LUT4_I3_1_O_SB_LUT4_I2_O[3]
.sym 69556 soc.spimemio.rd_valid_SB_LUT4_I3_1_O_SB_LUT4_I2_O[0]
.sym 69559 soc.spimemio.config_cont_SB_LUT4_I0_I2[2]
.sym 69560 flash_clk_SB_LUT4_I1_I2[0]
.sym 69561 soc.spimemio_cfgreg_do[20]
.sym 69562 flash_io1_oe_SB_LUT4_I0_I2[3]
.sym 69565 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I1_O[1]
.sym 69566 soc.simpleuart.send_dummy_SB_LUT4_I3_I2[1]
.sym 69567 flash_clk_SB_LUT4_I1_I2_SB_LUT4_O_I2[3]
.sym 69568 iomem_wdata[7]
.sym 69571 flash_clk_SB_LUT4_I1_I2[0]
.sym 69572 flash_io2_oe
.sym 69573 flash_io2_oe_SB_LUT4_I0_I2[2]
.sym 69574 flash_io1_oe_SB_LUT4_I0_I2[3]
.sym 69575 soc.simpleuart.send_dummy_SB_LUT4_I3_I2_SB_LUT4_I1_O
.sym 69576 clk$SB_IO_IN_$glb_clk
.sym 69577 UART_TX_SB_DFFESS_Q_S[2]
.sym 69578 soc.spimem_rdata[1]
.sym 69579 soc.spimem_rdata[4]
.sym 69580 flash_clk_SB_LUT4_I1_O[2]
.sym 69581 soc.cpu.mem_rdata_SB_LUT4_O_10_I0[2]
.sym 69582 soc.spimem_rdata[9]
.sym 69583 soc.cpu.mem_rdata_SB_LUT4_O_12_I0[2]
.sym 69584 flash_clk_SB_LUT4_I1_O[3]
.sym 69585 soc.mem_rdata[22]
.sym 69587 iomem_wdata[4]
.sym 69588 soc.mem_rdata[17]
.sym 69591 soc.simpleuart.send_dummy_SB_LUT4_I3_I2_SB_LUT4_I1_O
.sym 69594 soc.spimemio.rd_addr[14]
.sym 69595 soc.spimemio.rd_valid_SB_LUT4_I3_1_O_SB_LUT4_I2_O[0]
.sym 69596 soc.spimemio.rd_addr[3]
.sym 69597 iomem_addr[20]
.sym 69600 soc.spimemio.rd_valid_SB_LUT4_I3_1_O_SB_LUT4_I2_O[1]
.sym 69602 iomem_wdata[19]
.sym 69603 UART_TX_SB_DFFESS_Q_S[2]
.sym 69604 soc.cpu.mem_rdata_SB_LUT4_O_15_I0[0]
.sym 69605 flash_io3_oe_SB_LUT4_I0_O_SB_LUT4_I0_O[1]
.sym 69607 flash_csb_SB_LUT4_I1_O_SB_LUT4_O_1_I3[0]
.sym 69608 soc.spimemio.dout_data[4]
.sym 69609 soc.cpu.mem_rdata_SB_LUT4_O_12_I0[0]
.sym 69611 flash_csb_SB_LUT4_I1_O_SB_LUT4_O_1_I3[1]
.sym 69612 soc.mem_rdata[20]
.sym 69613 RESET$SB_IO_IN
.sym 69620 RESET$SB_IO_IN
.sym 69621 flash_csb_SB_LUT4_I1_O_SB_LUT4_O_1_I3[1]
.sym 69622 flash_clk_SB_LUT4_I1_I2[3]
.sym 69623 soc.cpu.mem_rdata_SB_LUT4_O_6_I0_SB_LUT4_O_I3[3]
.sym 69624 flash_io2_oe_SB_LUT4_I0_O[3]
.sym 69625 flash_io2_oe_SB_LUT4_I0_O[2]
.sym 69626 gpio_in[0]
.sym 69629 flash_csb_SB_LUT4_I1_O_SB_LUT4_O_1_I3[1]
.sym 69630 iomem_rdata_SB_DFFESR_Q_E
.sym 69631 flash_csb_SB_LUT4_I1_O_SB_LUT4_O_1_I3[0]
.sym 69634 flash_io2_oe_SB_LUT4_I0_O[0]
.sym 69635 soc.spimem_rdata[1]
.sym 69636 soc.simpleuart_reg_div_do[30]
.sym 69639 soc.spimem_rdata[9]
.sym 69643 UART_TX_SB_DFFESS_Q_S[1]
.sym 69644 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_21_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 69645 UP_DWN$SB_IO_IN
.sym 69647 soc.spimem_rdata[11]
.sym 69648 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_O[0]
.sym 69649 soc.spimemio.rd_valid_SB_LUT4_I3_2_O_SB_LUT4_I2_O_SB_LUT4_I0_O[0]
.sym 69650 flash_csb_SB_LUT4_I1_O[3]
.sym 69652 soc.spimem_rdata[9]
.sym 69653 flash_csb_SB_LUT4_I1_O_SB_LUT4_O_1_I3[1]
.sym 69654 flash_csb_SB_LUT4_I1_O[3]
.sym 69655 soc.spimemio.rd_valid_SB_LUT4_I3_2_O_SB_LUT4_I2_O_SB_LUT4_I0_O[0]
.sym 69660 UP_DWN$SB_IO_IN
.sym 69665 RESET$SB_IO_IN
.sym 69670 UART_TX_SB_DFFESS_Q_S[1]
.sym 69671 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_21_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 69672 soc.simpleuart_reg_div_do[30]
.sym 69673 soc.cpu.mem_rdata_SB_LUT4_O_6_I0_SB_LUT4_O_I3[3]
.sym 69676 flash_io2_oe_SB_LUT4_I0_O[0]
.sym 69677 flash_clk_SB_LUT4_I1_I2[3]
.sym 69678 flash_io2_oe_SB_LUT4_I0_O[2]
.sym 69679 flash_io2_oe_SB_LUT4_I0_O[3]
.sym 69682 gpio_in[0]
.sym 69688 flash_csb_SB_LUT4_I1_O[3]
.sym 69689 flash_csb_SB_LUT4_I1_O_SB_LUT4_O_1_I3[0]
.sym 69690 soc.spimem_rdata[1]
.sym 69691 flash_csb_SB_LUT4_I1_O_SB_LUT4_O_1_I3[1]
.sym 69694 soc.spimem_rdata[11]
.sym 69695 flash_csb_SB_LUT4_I1_O[3]
.sym 69696 soc.spimemio.rd_valid_SB_LUT4_I3_2_O_SB_LUT4_I2_O_SB_LUT4_I0_O[0]
.sym 69697 flash_csb_SB_LUT4_I1_O_SB_LUT4_O_1_I3[1]
.sym 69698 iomem_rdata_SB_DFFESR_Q_E
.sym 69699 clk$SB_IO_IN_$glb_clk
.sym 69700 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_O[0]
.sym 69701 soc.spimem_rdata[10]
.sym 69702 soc.cpu.mem_rdata_SB_LUT4_O_15_I0[2]
.sym 69703 flash_io0_oe_SB_LUT4_I1_O[3]
.sym 69704 soc.mem_rdata[20]
.sym 69705 soc.spimem_rdata[22]
.sym 69707 soc.spimemio.rd_valid_SB_LUT4_I3_2_O_SB_LUT4_I2_O_SB_LUT4_I0_O[0]
.sym 69708 soc.cpu.mem_rdata_SB_LUT4_O_10_I0[3]
.sym 69710 soc.spimemio.dout_data[0]
.sym 69713 soc.cpu.mem_rdata_SB_LUT4_O_10_I0_SB_LUT4_O_2_I3[2]
.sym 69715 iomem_addr[6]
.sym 69716 iomem_addr[5]
.sym 69719 iomem_addr[11]
.sym 69720 iomem_addr[6]
.sym 69722 soc.cpu.mem_rdata_SB_LUT4_O_12_I0_SB_LUT4_O_1_I3[2]
.sym 69723 iomem_addr[11]
.sym 69724 soc.simpleuart.send_dummy_SB_LUT4_I3_I2[1]
.sym 69725 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_6_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 69726 flash_csb_SB_LUT4_I1_O_SB_LUT4_O_1_I3[0]
.sym 69727 soc.spimemio.xfer.flash_io2_di_SB_LUT4_I1_O_SB_LUT4_I0_O[1]
.sym 69728 soc.spimemio.config_ddr_SB_DFFESR_Q_E
.sym 69730 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O[1]
.sym 69733 flash_io0_oe_SB_LUT4_I1_O[0]
.sym 69734 flash_io0_do_SB_LUT4_O_I2[2]
.sym 69735 soc.mem_rdata[22]
.sym 69736 soc.spimemio.buffer[7]
.sym 69744 soc.spimemio.config_ddr_SB_DFFESR_Q_E
.sym 69747 soc.cpu.mem_rdata_SB_LUT4_O_14_I0_SB_LUT4_O_2_I3[2]
.sym 69748 soc.spimemio.xfer.flash_io1_di_SB_LUT4_I1_O[2]
.sym 69749 soc.spimemio.xfer.flash_io1_di_SB_LUT4_I1_O[3]
.sym 69750 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_I2_O[3]
.sym 69751 iomem_rdata[1]
.sym 69752 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_I2_O[2]
.sym 69753 soc.spimemio.rd_valid_SB_LUT4_I3_2_O_SB_LUT4_I2_O_SB_LUT4_I0_O[2]
.sym 69756 soc.spimemio_cfgreg_do[18]
.sym 69757 soc.spimemio.xfer.flash_io1_di_SB_LUT4_I1_O[0]
.sym 69758 soc.spimem_rdata[10]
.sym 69760 flash_csb_SB_LUT4_I1_O_SB_LUT4_O_1_I3[1]
.sym 69761 soc.spimemio.xfer.flash_io1_di_SB_LUT4_I1_O[1]
.sym 69762 iomem_wdata[19]
.sym 69764 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_I2_O[1]
.sym 69767 flash_csb_SB_LUT4_I1_O_SB_LUT4_O_1_I3[0]
.sym 69768 flash_csb_SB_LUT4_I1_O[3]
.sym 69769 soc.mem_valid
.sym 69771 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_I2_O[0]
.sym 69772 soc.spimemio.rd_valid_SB_LUT4_I3_2_O_SB_LUT4_I2_O_SB_LUT4_I0_O[0]
.sym 69775 iomem_wdata[19]
.sym 69781 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_I2_O[2]
.sym 69782 soc.mem_valid
.sym 69783 soc.spimemio_cfgreg_do[18]
.sym 69787 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_I2_O[0]
.sym 69788 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_I2_O[3]
.sym 69789 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_I2_O[1]
.sym 69790 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_I2_O[2]
.sym 69793 soc.spimemio.rd_valid_SB_LUT4_I3_2_O_SB_LUT4_I2_O_SB_LUT4_I0_O[0]
.sym 69794 flash_csb_SB_LUT4_I1_O_SB_LUT4_O_1_I3[1]
.sym 69796 soc.spimemio.rd_valid_SB_LUT4_I3_2_O_SB_LUT4_I2_O_SB_LUT4_I0_O[2]
.sym 69799 soc.spimemio.xfer.flash_io1_di_SB_LUT4_I1_O[0]
.sym 69800 soc.spimemio.xfer.flash_io1_di_SB_LUT4_I1_O[3]
.sym 69801 soc.spimemio.xfer.flash_io1_di_SB_LUT4_I1_O[2]
.sym 69802 soc.spimemio.xfer.flash_io1_di_SB_LUT4_I1_O[1]
.sym 69805 flash_csb_SB_LUT4_I1_O[3]
.sym 69806 soc.spimem_rdata[10]
.sym 69807 soc.spimemio.rd_valid_SB_LUT4_I3_2_O_SB_LUT4_I2_O_SB_LUT4_I0_O[0]
.sym 69808 flash_csb_SB_LUT4_I1_O_SB_LUT4_O_1_I3[1]
.sym 69811 flash_csb_SB_LUT4_I1_O_SB_LUT4_O_1_I3[0]
.sym 69813 flash_csb_SB_LUT4_I1_O_SB_LUT4_O_1_I3[1]
.sym 69814 soc.cpu.mem_rdata_SB_LUT4_O_14_I0_SB_LUT4_O_2_I3[2]
.sym 69818 iomem_rdata[1]
.sym 69819 flash_csb_SB_LUT4_I1_O[3]
.sym 69821 soc.spimemio.config_ddr_SB_DFFESR_Q_E
.sym 69822 clk$SB_IO_IN_$glb_clk
.sym 69823 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 69824 soc.cpu.mem_rdata_SB_LUT4_O_14_I0[3]
.sym 69825 soc.spimem_rdata[16]
.sym 69826 soc.spimem_rdata[19]
.sym 69827 soc.spimem_rdata[20]
.sym 69828 soc.mem_rdata[16]
.sym 69829 soc.spimem_rdata[17]
.sym 69830 soc.cpu.mem_rdata_SB_LUT4_O_12_I0[3]
.sym 69831 soc.cpu.mem_rdata_SB_LUT4_O_15_I0[3]
.sym 69834 soc.cpu.mem_rdata_latched[5]
.sym 69837 soc.spimemio.rd_valid_SB_LUT4_I3_2_O_SB_LUT4_I2_O[2]
.sym 69839 soc.cpu.mem_wstrb_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I2_O
.sym 69847 soc.spimemio.rd_valid_SB_LUT4_I3_2_O_SB_LUT4_I2_O[0]
.sym 69848 flash_io3_oe_SB_LUT4_I0_O_SB_LUT4_I0_O[1]
.sym 69849 flash_csb_SB_LUT4_I1_O_SB_LUT4_O_1_I3[1]
.sym 69850 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_I2_O[1]
.sym 69851 soc.cpu.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I2_O[1]
.sym 69852 soc.spimemio.dout_data[6]
.sym 69853 soc.spimemio.dout_data[2]
.sym 69854 soc.simpleuart.send_dummy_SB_LUT4_I1_O[2]
.sym 69855 flash_csb_SB_LUT4_I1_O[3]
.sym 69856 soc.spimemio.dout_data[0]
.sym 69858 soc.simpleuart.send_dummy_SB_DFFESS_Q_E
.sym 69865 flash_clk_SB_LUT4_I1_I2[3]
.sym 69866 soc.cpu.mem_rdata_SB_LUT4_O_9_I0_SB_LUT4_O_2_I1[1]
.sym 69867 flash_io0_oe_SB_LUT4_I1_O[3]
.sym 69868 soc.cpu.mem_rdata_SB_LUT4_O_11_I0_SB_LUT4_O_2_I1[0]
.sym 69871 soc.mem_valid
.sym 69873 soc.spimemio_cfgreg_do[19]
.sym 69874 flash_csb_SB_LUT4_I1_O[3]
.sym 69875 flash_csb_SB_LUT4_I1_O_SB_LUT4_O_1_I3[1]
.sym 69877 flash_csb_SB_LUT4_I1_O_SB_LUT4_O_1_I3[0]
.sym 69878 soc.cpu.mem_rdata_SB_LUT4_O_14_I0[0]
.sym 69879 soc.cpu.mem_rdata_SB_LUT4_O_14_I0[2]
.sym 69880 soc.spimemio.buffer[11]
.sym 69883 soc.spimem_rdata[19]
.sym 69888 flash_io0_oe_SB_LUT4_I1_O[2]
.sym 69889 soc.cpu.mem_rdata_SB_LUT4_O_14_I0[3]
.sym 69890 flash_io0_oe_SB_LUT4_I1_O[1]
.sym 69891 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_I2_O[2]
.sym 69892 soc.cpu.mem_rdata_SB_LUT4_O_9_I0_SB_LUT4_O_2_I1[2]
.sym 69893 flash_io0_oe_SB_LUT4_I1_O[0]
.sym 69894 flash_io0_do_SB_LUT4_O_I2[2]
.sym 69898 flash_io0_oe_SB_LUT4_I1_O[3]
.sym 69899 flash_io0_oe_SB_LUT4_I1_O[0]
.sym 69900 flash_io0_oe_SB_LUT4_I1_O[1]
.sym 69901 flash_io0_oe_SB_LUT4_I1_O[2]
.sym 69904 soc.cpu.mem_rdata_SB_LUT4_O_14_I0[2]
.sym 69905 flash_clk_SB_LUT4_I1_I2[3]
.sym 69906 soc.cpu.mem_rdata_SB_LUT4_O_14_I0[3]
.sym 69907 soc.cpu.mem_rdata_SB_LUT4_O_14_I0[0]
.sym 69911 soc.spimemio_cfgreg_do[19]
.sym 69912 soc.mem_valid
.sym 69913 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_I2_O[2]
.sym 69916 soc.cpu.mem_rdata_SB_LUT4_O_11_I0_SB_LUT4_O_2_I1[0]
.sym 69917 flash_clk_SB_LUT4_I1_I2[3]
.sym 69918 soc.cpu.mem_rdata_SB_LUT4_O_9_I0_SB_LUT4_O_2_I1[1]
.sym 69919 soc.cpu.mem_rdata_SB_LUT4_O_9_I0_SB_LUT4_O_2_I1[2]
.sym 69922 soc.mem_valid
.sym 69923 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_I2_O[2]
.sym 69924 flash_io0_do_SB_LUT4_O_I2[2]
.sym 69928 flash_csb_SB_LUT4_I1_O_SB_LUT4_O_1_I3[1]
.sym 69929 soc.spimem_rdata[19]
.sym 69930 flash_csb_SB_LUT4_I1_O_SB_LUT4_O_1_I3[0]
.sym 69931 flash_csb_SB_LUT4_I1_O[3]
.sym 69934 soc.spimemio.buffer[11]
.sym 69940 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_I2_O[2]
.sym 69943 soc.mem_valid
.sym 69944 soc.spimemio.softreset_SB_LUT4_I2_O_SB_LUT4_I2_O_$glb_ce
.sym 69945 clk$SB_IO_IN_$glb_clk
.sym 69947 soc.mem_rdata[24]
.sym 69948 soc.cpu.mem_xfer_SB_LUT4_O_I1[1]
.sym 69949 soc.spimem_rdata[24]
.sym 69950 soc.simpleuart.send_dummy_SB_DFFESS_Q_E
.sym 69951 soc.simpleuart.send_dummy_SB_LUT4_I1_O[0]
.sym 69952 soc.simpleuart.send_dummy_SB_LUT4_I1_O[3]
.sym 69953 soc.spimem_rdata[27]
.sym 69954 soc.cpu.mem_rdata_SB_LUT4_O_13_I0[3]
.sym 69957 soc.mem_rdata[19]
.sym 69958 soc.cpu.mem_16bit_buffer[12]
.sym 69960 soc.spimemio.buffer[23]
.sym 69963 iomem_addr[21]
.sym 69966 UART_TX_SB_DFFESS_Q_S[2]
.sym 69967 iomem_addr[18]
.sym 69968 soc.cpu.mem_la_firstword_xfer_SB_LUT4_I3_O[3]
.sym 69969 iomem_addr[19]
.sym 69971 flash_csb_SB_LUT4_I1_O_SB_LUT4_O_1_I3[0]
.sym 69972 soc.spimemio.xfer.flash_io2_di_SB_LUT4_I1_O_SB_LUT4_I0_O[1]
.sym 69974 flash_io0_oe_SB_LUT4_I1_O[2]
.sym 69975 soc.mem_rdata[16]
.sym 69978 soc.spimemio.dout_data[7]
.sym 69979 soc.mem_rdata[26]
.sym 69980 soc.mem_rdata[24]
.sym 69981 soc.mem_rdata[27]
.sym 69982 soc.cpu.mem_xfer_SB_LUT4_O_I1[1]
.sym 69988 soc.cpu.mem_rdata_SB_LUT4_O_4_I0_SB_LUT4_O_I3[3]
.sym 69990 soc.cpu.mem_rdata_SB_LUT4_O_11_I0_SB_LUT4_O_2_I1[1]
.sym 69991 UART_TX_SB_DFFESS_Q_S[1]
.sym 69992 iomem_ready
.sym 69993 soc.cpu.mem_rdata_SB_LUT4_O_11_I0[3]
.sym 69994 soc.cpu.mem_rdata_SB_LUT4_O_11_I0[0]
.sym 69995 soc.cpu.mem_rdata_SB_LUT4_O_2_I0_SB_LUT4_O_I3[3]
.sym 69996 soc.cpu.mem_rdata_SB_LUT4_O_1_I0_SB_LUT4_O_I3[3]
.sym 69998 soc.mem_valid
.sym 69999 iomem_ready_SB_LUT4_I3_I1[6]
.sym 70000 soc.cpu.mem_rdata_SB_LUT4_O_9_I0_SB_LUT4_O_2_I0[1]
.sym 70001 flash_clk_SB_LUT4_I1_I2[3]
.sym 70003 flash_io0_oe_SB_LUT4_I1_O[2]
.sym 70006 soc.cpu.mem_rdata_SB_LUT4_O_9_I0_SB_LUT4_O_2_I0[2]
.sym 70007 soc.cpu.mem_rdata_SB_LUT4_O_11_I0_SB_LUT4_O_2_I1[0]
.sym 70008 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_21_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 70009 soc.spimemio.dout_data[3]
.sym 70011 soc.simpleuart_reg_div_do[24]
.sym 70012 soc.cpu.mem_rdata_SB_LUT4_O_11_I0_SB_LUT4_O_2_I1[2]
.sym 70014 soc.cpu.mem_rdata_SB_LUT4_O_11_I0[1]
.sym 70015 soc.spimemio.softreset_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 70017 soc.simpleuart_reg_div_do[26]
.sym 70019 soc.simpleuart_reg_div_do[27]
.sym 70021 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_21_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 70022 UART_TX_SB_DFFESS_Q_S[1]
.sym 70023 soc.simpleuart_reg_div_do[26]
.sym 70024 soc.cpu.mem_rdata_SB_LUT4_O_2_I0_SB_LUT4_O_I3[3]
.sym 70027 soc.mem_valid
.sym 70028 iomem_ready_SB_LUT4_I3_I1[6]
.sym 70030 iomem_ready
.sym 70033 flash_clk_SB_LUT4_I1_I2[3]
.sym 70034 soc.cpu.mem_rdata_SB_LUT4_O_11_I0_SB_LUT4_O_2_I1[0]
.sym 70035 soc.cpu.mem_rdata_SB_LUT4_O_11_I0_SB_LUT4_O_2_I1[1]
.sym 70036 soc.cpu.mem_rdata_SB_LUT4_O_11_I0_SB_LUT4_O_2_I1[2]
.sym 70039 soc.cpu.mem_rdata_SB_LUT4_O_11_I0[3]
.sym 70040 flash_io0_oe_SB_LUT4_I1_O[2]
.sym 70041 soc.cpu.mem_rdata_SB_LUT4_O_11_I0[1]
.sym 70042 soc.cpu.mem_rdata_SB_LUT4_O_11_I0[0]
.sym 70045 flash_clk_SB_LUT4_I1_I2[3]
.sym 70046 soc.cpu.mem_rdata_SB_LUT4_O_11_I0_SB_LUT4_O_2_I1[0]
.sym 70047 soc.cpu.mem_rdata_SB_LUT4_O_9_I0_SB_LUT4_O_2_I0[2]
.sym 70048 soc.cpu.mem_rdata_SB_LUT4_O_9_I0_SB_LUT4_O_2_I0[1]
.sym 70051 UART_TX_SB_DFFESS_Q_S[1]
.sym 70052 soc.simpleuart_reg_div_do[27]
.sym 70053 soc.cpu.mem_rdata_SB_LUT4_O_1_I0_SB_LUT4_O_I3[3]
.sym 70054 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_21_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 70057 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_21_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 70058 soc.simpleuart_reg_div_do[24]
.sym 70059 soc.cpu.mem_rdata_SB_LUT4_O_4_I0_SB_LUT4_O_I3[3]
.sym 70060 UART_TX_SB_DFFESS_Q_S[1]
.sym 70065 soc.spimemio.dout_data[3]
.sym 70067 soc.spimemio.softreset_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 70068 clk$SB_IO_IN_$glb_clk
.sym 70072 soc.mem_rdata[26]
.sym 70073 soc.mem_rdata[27]
.sym 70074 soc.spimem_rdata[26]
.sym 70075 soc.spimem_rdata[6]
.sym 70077 soc.spimem_rdata[31]
.sym 70080 soc.cpu.mem_rdata_q[18]
.sym 70081 soc.cpu.mem_rdata_latched_SB_LUT4_O_I2[1]
.sym 70089 flash_clk_SB_LUT4_I1_I2[3]
.sym 70090 soc.mem_rdata[19]
.sym 70094 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_22_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0[1]
.sym 70095 UART_TX_SB_DFFESS_Q_S[2]
.sym 70096 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[1]
.sym 70097 soc.mem_rdata[19]
.sym 70098 soc.mem_rdata[21]
.sym 70100 soc.mem_rdata[20]
.sym 70101 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_O_I2[2]
.sym 70103 flash_io0_oe_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O[2]
.sym 70104 soc.mem_rdata[20]
.sym 70105 soc.spimemio.dout_data[4]
.sym 70112 flash_csb_SB_LUT4_I1_O[3]
.sym 70113 soc.cpu.mem_rdata_SB_LUT4_O_6_I0[0]
.sym 70114 soc.spimem_rdata[31]
.sym 70115 soc.cpu.mem_rdata_SB_LUT4_O_7_I0[1]
.sym 70116 soc.cpu.mem_rdata_SB_LUT4_O_13_I0[0]
.sym 70118 flash_io0_oe_SB_LUT4_I1_O[2]
.sym 70119 flash_csb_SB_LUT4_I1_O_SB_LUT4_O_1_I3[1]
.sym 70120 flash_csb_SB_LUT4_I1_O[3]
.sym 70122 soc.spimem_rdata[18]
.sym 70124 soc.spimemio.dout_data[6]
.sym 70125 soc.cpu.mem_rdata_SB_LUT4_O_7_I0[0]
.sym 70126 soc.cpu.mem_rdata_SB_LUT4_O_13_I0[3]
.sym 70129 soc.spimem_rdata[30]
.sym 70131 flash_csb_SB_LUT4_I1_O_SB_LUT4_O_1_I3[0]
.sym 70134 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_22_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 70136 soc.cpu.mem_rdata_SB_LUT4_O_7_I0[3]
.sym 70140 soc.cpu.mem_rdata_SB_LUT4_O_13_I0[1]
.sym 70142 soc.spimem_rdata[13]
.sym 70144 soc.cpu.mem_rdata_SB_LUT4_O_7_I0[1]
.sym 70145 soc.cpu.mem_rdata_SB_LUT4_O_7_I0[0]
.sym 70146 soc.cpu.mem_rdata_SB_LUT4_O_7_I0[3]
.sym 70147 flash_io0_oe_SB_LUT4_I1_O[2]
.sym 70150 soc.spimem_rdata[31]
.sym 70151 flash_csb_SB_LUT4_I1_O[3]
.sym 70152 flash_csb_SB_LUT4_I1_O_SB_LUT4_O_1_I3[1]
.sym 70153 flash_csb_SB_LUT4_I1_O_SB_LUT4_O_1_I3[0]
.sym 70156 soc.spimemio.dout_data[6]
.sym 70162 flash_csb_SB_LUT4_I1_O_SB_LUT4_O_1_I3[1]
.sym 70163 flash_csb_SB_LUT4_I1_O_SB_LUT4_O_1_I3[0]
.sym 70164 flash_csb_SB_LUT4_I1_O[3]
.sym 70165 soc.spimem_rdata[18]
.sym 70168 soc.spimem_rdata[13]
.sym 70169 flash_io0_oe_SB_LUT4_I1_O[2]
.sym 70170 flash_csb_SB_LUT4_I1_O[3]
.sym 70171 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_22_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 70174 flash_io0_oe_SB_LUT4_I1_O[2]
.sym 70175 soc.spimem_rdata[30]
.sym 70176 flash_csb_SB_LUT4_I1_O[3]
.sym 70177 soc.cpu.mem_rdata_SB_LUT4_O_6_I0[0]
.sym 70180 soc.cpu.mem_rdata_SB_LUT4_O_13_I0[3]
.sym 70181 soc.cpu.mem_rdata_SB_LUT4_O_13_I0[0]
.sym 70182 soc.cpu.mem_rdata_SB_LUT4_O_13_I0[1]
.sym 70183 flash_io0_oe_SB_LUT4_I1_O[2]
.sym 70186 flash_csb_SB_LUT4_I1_O_SB_LUT4_O_1_I3[1]
.sym 70189 flash_csb_SB_LUT4_I1_O_SB_LUT4_O_1_I3[0]
.sym 70190 soc.spimemio.softreset_SB_LUT4_I2_O_SB_LUT4_I2_O_$glb_ce
.sym 70191 clk$SB_IO_IN_$glb_clk
.sym 70194 soc.cpu.last_mem_valid_SB_DFFSR_Q_D[1]
.sym 70196 soc.cpu.mem_valid_SB_DFFESR_Q_E_SB_LUT4_O_I0[1]
.sym 70200 soc.spimem_rdata[13]
.sym 70203 soc.cpu.decoded_imm_j_SB_DFFE_Q_19_D_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 70204 soc.cpu.mem_rdata_q_SB_DFF_Q_13_D_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 70207 soc.mem_rdata[30]
.sym 70209 soc.mem_valid
.sym 70210 soc.spimem_rdata[31]
.sym 70217 soc.mem_rdata[26]
.sym 70218 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O[1]
.sym 70219 soc.cpu.decoded_rs2_SB_DFFE_Q_1_D_SB_LUT4_O_I3[3]
.sym 70220 soc.mem_rdata[22]
.sym 70224 soc.mem_rdata[24]
.sym 70225 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_6_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 70226 soc.mem_rdata[21]
.sym 70227 soc.spimemio.xfer.flash_io2_di_SB_LUT4_I1_O_SB_LUT4_I0_O[1]
.sym 70228 soc.cpu.mem_rdata_q[22]
.sym 70235 soc.spimemio.buffer[12]
.sym 70237 soc.cpu.mem_rdata_SB_LUT4_O_9_I0[1]
.sym 70239 soc.spimemio.buffer[15]
.sym 70241 flash_io0_oe_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O[3]
.sym 70242 soc.cpu.mem_rdata_SB_LUT4_O_9_I0[0]
.sym 70244 flash_csb_SB_LUT4_I1_O[3]
.sym 70245 soc.cpu.mem_rdata_SB_LUT4_O_9_I0[3]
.sym 70248 soc.mem_rdata[21]
.sym 70249 flash_io0_oe_SB_LUT4_I1_O[2]
.sym 70254 soc.cpu.mem_rdata_SB_LUT4_O_8_I0[0]
.sym 70256 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[1]
.sym 70257 soc.spimem_rdata[28]
.sym 70259 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_4_I0_SB_LUT4_O_2_I3[1]
.sym 70260 soc.cpu.mem_rdata_latched_SB_LUT4_O_2_I0_SB_LUT4_O_I1[0]
.sym 70263 flash_io0_oe_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O[2]
.sym 70265 soc.spimemio.dout_data[4]
.sym 70268 flash_io0_oe_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O[3]
.sym 70269 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[1]
.sym 70270 soc.mem_rdata[21]
.sym 70273 soc.cpu.mem_rdata_latched_SB_LUT4_O_2_I0_SB_LUT4_O_I1[0]
.sym 70274 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_4_I0_SB_LUT4_O_2_I3[1]
.sym 70275 flash_io0_oe_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O[3]
.sym 70276 flash_io0_oe_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O[2]
.sym 70279 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[1]
.sym 70280 flash_io0_oe_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O[3]
.sym 70281 flash_io0_oe_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O[2]
.sym 70282 soc.mem_rdata[21]
.sym 70285 soc.cpu.mem_rdata_SB_LUT4_O_9_I0[1]
.sym 70286 flash_io0_oe_SB_LUT4_I1_O[2]
.sym 70287 soc.cpu.mem_rdata_SB_LUT4_O_9_I0[0]
.sym 70288 soc.cpu.mem_rdata_SB_LUT4_O_9_I0[3]
.sym 70292 soc.spimemio.buffer[12]
.sym 70297 soc.spimem_rdata[28]
.sym 70298 flash_io0_oe_SB_LUT4_I1_O[2]
.sym 70299 flash_csb_SB_LUT4_I1_O[3]
.sym 70300 soc.cpu.mem_rdata_SB_LUT4_O_8_I0[0]
.sym 70304 soc.spimemio.buffer[15]
.sym 70310 soc.spimemio.dout_data[4]
.sym 70313 soc.spimemio.softreset_SB_LUT4_I2_O_SB_LUT4_I2_O_$glb_ce
.sym 70314 clk$SB_IO_IN_$glb_clk
.sym 70316 soc.cpu.decoded_rs2_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1[0]
.sym 70318 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_6_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O[1]
.sym 70319 soc.cpu.decoded_rs2_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I3[1]
.sym 70320 flash_io0_oe_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O[0]
.sym 70321 soc.cpu.mem_rdata_q[2]
.sym 70322 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1[0]
.sym 70323 soc.cpu.decoded_rs2_SB_DFFE_Q_1_D_SB_LUT4_O_I3[3]
.sym 70326 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[3]
.sym 70331 soc.cpu.mem_valid_SB_DFFESR_Q_E_SB_LUT4_O_I0[1]
.sym 70338 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_6_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_I1_O[0]
.sym 70339 soc.spimemio.buffer[12]
.sym 70340 flash_io3_oe_SB_LUT4_I0_O_SB_LUT4_I0_O[1]
.sym 70341 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 70342 soc.cpu.decoded_imm_j_SB_DFFE_Q_18_D_SB_LUT4_O_I1[1]
.sym 70343 soc.mem_rdata[18]
.sym 70344 soc.cpu.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I2_O[1]
.sym 70345 soc.cpu.mem_16bit_buffer[6]
.sym 70346 soc.cpu.mem_rdata_latched[5]
.sym 70347 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_22_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_I1_O[0]
.sym 70348 soc.mem_rdata[21]
.sym 70350 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_28_I1_SB_LUT4_O_1_I2_SB_LUT4_I1_O[2]
.sym 70357 soc.cpu.decoded_imm_j_SB_DFFE_Q_19_D_SB_LUT4_O_I1_SB_LUT4_O_I1[0]
.sym 70358 soc.cpu.decoded_imm_j_SB_DFFE_Q_18_D_SB_LUT4_O_I1_SB_LUT4_O_I1[1]
.sym 70359 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_28_I1_SB_LUT4_O_1_I2_SB_LUT4_I1_O[0]
.sym 70361 soc.cpu.mem_rdata_latched_SB_LUT4_O_1_I0[1]
.sym 70366 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_3_O[2]
.sym 70367 flash_io0_oe_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_I1_O[3]
.sym 70368 soc.mem_rdata[18]
.sym 70369 soc.cpu.mem_rdata_q_SB_DFF_Q_13_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1[0]
.sym 70371 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_O_I2[2]
.sym 70372 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_O_I2[2]
.sym 70374 soc.cpu.decoded_imm_j_SB_DFFE_Q_18_D_SB_LUT4_O_I1_SB_LUT4_O_I1[0]
.sym 70376 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_28_I1_SB_LUT4_O_1_I2_SB_LUT4_I1_O[2]
.sym 70378 flash_io0_oe_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O[2]
.sym 70379 soc.cpu.decoded_imm_j_SB_DFFE_Q_19_D_SB_LUT4_O_I1_SB_LUT4_O_I1[1]
.sym 70380 soc.mem_rdata[22]
.sym 70381 soc.cpu.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I0[2]
.sym 70383 soc.cpu.mem_rdata_q[18]
.sym 70384 flash_io0_oe_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O[3]
.sym 70388 soc.cpu.mem_rdata_q[22]
.sym 70390 soc.cpu.decoded_imm_j_SB_DFFE_Q_19_D_SB_LUT4_O_I1_SB_LUT4_O_I1[1]
.sym 70392 soc.cpu.decoded_imm_j_SB_DFFE_Q_19_D_SB_LUT4_O_I1_SB_LUT4_O_I1[0]
.sym 70393 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_O_I2[2]
.sym 70396 soc.mem_rdata[22]
.sym 70397 soc.cpu.mem_rdata_q[22]
.sym 70399 flash_io0_oe_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O[3]
.sym 70402 soc.cpu.mem_rdata_latched_SB_LUT4_O_1_I0[1]
.sym 70403 soc.cpu.mem_rdata_q_SB_DFF_Q_13_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1[0]
.sym 70405 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_O_I2[2]
.sym 70408 soc.cpu.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I0[2]
.sym 70409 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_3_O[2]
.sym 70411 flash_io0_oe_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O[3]
.sym 70414 flash_io0_oe_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O[3]
.sym 70415 soc.cpu.mem_rdata_q[18]
.sym 70416 soc.mem_rdata[18]
.sym 70420 soc.cpu.decoded_imm_j_SB_DFFE_Q_18_D_SB_LUT4_O_I1_SB_LUT4_O_I1[0]
.sym 70421 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_O_I2[2]
.sym 70422 soc.cpu.decoded_imm_j_SB_DFFE_Q_18_D_SB_LUT4_O_I1_SB_LUT4_O_I1[1]
.sym 70426 soc.mem_rdata[18]
.sym 70427 flash_io0_oe_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O[2]
.sym 70428 flash_io0_oe_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O[3]
.sym 70429 soc.cpu.mem_rdata_q[18]
.sym 70432 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_28_I1_SB_LUT4_O_1_I2_SB_LUT4_I1_O[2]
.sym 70433 soc.cpu.decoded_imm_j_SB_DFFE_Q_19_D_SB_LUT4_O_I1_SB_LUT4_O_I1[1]
.sym 70434 flash_io0_oe_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_I1_O[3]
.sym 70435 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_28_I1_SB_LUT4_O_1_I2_SB_LUT4_I1_O[0]
.sym 70439 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_2_I0[0]
.sym 70440 flash_io0_oe_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_I1_O[0]
.sym 70441 flash_io0_oe_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_I1_O[1]
.sym 70442 soc.cpu.decoded_rd_SB_DFFE_Q_2_D_SB_LUT4_O_I3[1]
.sym 70443 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_O_I1[0]
.sym 70444 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 70445 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_2_I0_SB_LUT4_I2_I1[0]
.sym 70446 soc.cpu.mem_rdata_latched_SB_LUT4_O_2_I0[1]
.sym 70449 soc.cpu.prefetched_high_word_SB_LUT4_I3_O_SB_LUT4_I2_O[1]
.sym 70450 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1[2]
.sym 70451 soc.cpu.decoded_imm_j_SB_DFFE_Q_19_D_SB_LUT4_O_I1[1]
.sym 70452 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_3_O[2]
.sym 70454 soc.cpu.decoded_rs2_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I3[1]
.sym 70456 soc.cpu.decoded_rs2_SB_DFFE_Q_1_D_SB_LUT4_O_I3[3]
.sym 70460 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_O_I2[2]
.sym 70462 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_O_I2[2]
.sym 70463 soc.cpu.mem_xfer_SB_LUT4_O_I1[1]
.sym 70464 flash_io0_oe_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O[2]
.sym 70465 soc.cpu.decoded_rs1_SB_DFFE_Q_1_D_SB_LUT4_O_I2[0]
.sym 70466 soc.mem_rdata[27]
.sym 70467 soc.mem_rdata[26]
.sym 70469 soc.cpu.decoded_rs2_SB_DFFE_Q_4_D_SB_LUT4_O_I3[2]
.sym 70470 flash_io0_oe_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O[3]
.sym 70472 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O[0]
.sym 70473 soc.cpu.decoded_rs2_SB_DFFE_Q_1_D_SB_LUT4_O_I3[3]
.sym 70474 flash_io0_oe_SB_LUT4_I1_O[2]
.sym 70480 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_3_O[2]
.sym 70482 flash_io0_oe_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_I1_O[3]
.sym 70483 soc.cpu.mem_rdata_latched_SB_LUT4_O_3_I0[1]
.sym 70484 soc.cpu.mem_la_firstword_xfer_SB_LUT4_I3_O[0]
.sym 70486 soc.cpu.mem_rdata_latched_SB_LUT4_O_1_I0[0]
.sym 70488 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O[1]
.sym 70489 flash_io0_oe_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O[3]
.sym 70490 soc.mem_rdata[29]
.sym 70492 soc.cpu.mem_16bit_buffer[2]
.sym 70493 soc.cpu.mem_rdata_q[2]
.sym 70494 flash_io0_oe_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O[2]
.sym 70495 soc.cpu.mem_16bit_buffer[3]
.sym 70496 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O[0]
.sym 70499 soc.spimemio.xfer.flash_io2_di_SB_LUT4_I1_O_SB_LUT4_I0_O[1]
.sym 70500 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_O_I2[2]
.sym 70503 soc.cpu.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I0[2]
.sym 70504 soc.cpu.mem_rdata_latched_SB_LUT4_O_3_I0[0]
.sym 70507 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_22_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_I1_O[0]
.sym 70508 soc.cpu.mem_rdata_latched_SB_LUT4_O_1_I0[1]
.sym 70509 soc.cpu.mem_rdata_q[19]
.sym 70510 soc.mem_rdata[19]
.sym 70513 flash_io0_oe_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O[3]
.sym 70514 soc.mem_rdata[19]
.sym 70515 soc.cpu.mem_rdata_q[19]
.sym 70516 flash_io0_oe_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O[2]
.sym 70519 soc.cpu.mem_rdata_latched_SB_LUT4_O_3_I0[1]
.sym 70520 soc.cpu.mem_16bit_buffer[3]
.sym 70521 soc.cpu.mem_rdata_latched_SB_LUT4_O_3_I0[0]
.sym 70522 flash_io0_oe_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_I1_O[3]
.sym 70525 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_O_I2[2]
.sym 70527 soc.cpu.mem_la_firstword_xfer_SB_LUT4_I3_O[0]
.sym 70531 soc.mem_rdata[29]
.sym 70532 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_22_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_I1_O[0]
.sym 70533 flash_io0_oe_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O[2]
.sym 70534 flash_io0_oe_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O[3]
.sym 70537 soc.cpu.mem_rdata_q[2]
.sym 70538 flash_io0_oe_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O[2]
.sym 70539 flash_io0_oe_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O[3]
.sym 70540 soc.spimemio.xfer.flash_io2_di_SB_LUT4_I1_O_SB_LUT4_I0_O[1]
.sym 70543 flash_io0_oe_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O[2]
.sym 70544 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O[0]
.sym 70545 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O[1]
.sym 70546 flash_io0_oe_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O[3]
.sym 70549 flash_io0_oe_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O[3]
.sym 70550 flash_io0_oe_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O[2]
.sym 70551 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_3_O[2]
.sym 70552 soc.cpu.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I0[2]
.sym 70555 soc.cpu.mem_rdata_latched_SB_LUT4_O_1_I0[1]
.sym 70556 soc.cpu.mem_rdata_latched_SB_LUT4_O_1_I0[0]
.sym 70557 soc.cpu.mem_16bit_buffer[2]
.sym 70558 flash_io0_oe_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_I1_O[3]
.sym 70562 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_1_I0[0]
.sym 70563 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I0_O[3]
.sym 70564 soc.cpu.mem_16bit_buffer[6]
.sym 70565 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_1_I0[1]
.sym 70566 flash_io0_oe_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_I1_O[2]
.sym 70567 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_2_I0[2]
.sym 70568 soc.cpu.decoded_imm_j_SB_DFFE_Q_13_D_SB_LUT4_O_I1[0]
.sym 70569 soc.cpu.decoded_rs1_SB_DFFE_Q_1_D_SB_LUT4_O_I2[0]
.sym 70572 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[2]
.sym 70575 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_1_I3[0]
.sym 70577 soc.mem_valid
.sym 70578 soc.mem_rdata[29]
.sym 70582 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[2]
.sym 70583 soc.cpu.trap
.sym 70584 soc.cpu.instr_timer_SB_DFFE_Q_D_SB_LUT4_O_I1[0]
.sym 70586 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_O_I2[2]
.sym 70587 flash_io0_oe_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_I1_O[3]
.sym 70588 soc.cpu.decoded_rd_SB_DFFE_Q_2_D_SB_LUT4_O_I3[1]
.sym 70589 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I1[2]
.sym 70590 flash_io0_oe_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O[2]
.sym 70592 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[1]
.sym 70593 soc.cpu.decoded_rs1_SB_DFFE_Q_1_D_SB_LUT4_O_I2[0]
.sym 70595 soc.cpu.instr_timer_SB_DFFE_Q_D_SB_LUT4_O_I1[2]
.sym 70596 flash_io0_oe_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O[3]
.sym 70597 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I0_O[3]
.sym 70604 soc.cpu.mem_xfer_SB_LUT4_O_I1[3]
.sym 70605 soc.mem_rdata[30]
.sym 70606 soc.mem_rdata[25]
.sym 70608 soc.mem_valid
.sym 70609 soc.cpu.mem_do_prefetch_SB_LUT4_I3_1_O[1]
.sym 70612 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_O_I2[2]
.sym 70613 soc.mem_rdata[18]
.sym 70614 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_6_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I1_O
.sym 70615 soc.mem_rdata[23]
.sym 70620 soc.mem_rdata[21]
.sym 70623 soc.cpu.mem_xfer_SB_LUT4_O_I1[1]
.sym 70629 soc.cpu.mem_do_prefetch_SB_LUT4_I3_1_O[0]
.sym 70632 soc.mem_rdata[19]
.sym 70634 flash_io0_oe_SB_LUT4_I1_O[2]
.sym 70639 soc.mem_rdata[23]
.sym 70642 soc.cpu.mem_xfer_SB_LUT4_O_I1[3]
.sym 70643 flash_io0_oe_SB_LUT4_I1_O[2]
.sym 70644 soc.mem_valid
.sym 70645 soc.cpu.mem_xfer_SB_LUT4_O_I1[1]
.sym 70650 soc.mem_rdata[30]
.sym 70656 soc.mem_rdata[25]
.sym 70663 soc.mem_rdata[18]
.sym 70666 soc.mem_rdata[21]
.sym 70672 soc.cpu.mem_do_prefetch_SB_LUT4_I3_1_O[1]
.sym 70673 soc.cpu.mem_do_prefetch_SB_LUT4_I3_1_O[0]
.sym 70674 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_O_I2[2]
.sym 70679 soc.mem_rdata[19]
.sym 70682 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_6_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I1_O
.sym 70683 clk$SB_IO_IN_$glb_clk
.sym 70685 soc.cpu.mem_rdata_latched_SB_LUT4_O_7_I0_SB_LUT4_O_1_I1_SB_LUT4_I2_O[0]
.sym 70686 soc.cpu.decoded_imm_j_SB_DFFE_Q_13_D_SB_LUT4_O_I1[1]
.sym 70687 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_I2_I1[0]
.sym 70688 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1[1]
.sym 70689 soc.cpu.mem_rdata_latched_SB_LUT4_O_7_I0[0]
.sym 70690 soc.cpu.mem_rdata_latched_SB_LUT4_O_7_I0_SB_LUT4_O_1_I1_SB_LUT4_I2_O[1]
.sym 70691 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_6_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I1_O
.sym 70692 soc.cpu.cpu_state_SB_DFF_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_1_I3[0]
.sym 70695 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I0_O[1]
.sym 70698 soc.cpu.mem_xfer_SB_LUT4_O_I1[3]
.sym 70701 flash_io0_oe_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O[3]
.sym 70702 soc.cpu.decoded_rs1_SB_DFFE_Q_1_D_SB_LUT4_O_I2[0]
.sym 70703 soc.cpu.instr_timer_SB_DFFE_Q_D_SB_LUT4_O_I1[2]
.sym 70704 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[2]
.sym 70706 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I0_O[3]
.sym 70710 soc.cpu.mem_rdata_q[16]
.sym 70712 soc.cpu.mem_rdata_q[22]
.sym 70713 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_6_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 70714 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1[2]
.sym 70715 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O[2]
.sym 70716 soc.mem_rdata[24]
.sym 70717 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O[0]
.sym 70718 flash_io0_oe_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O[2]
.sym 70719 soc.cpu.decoded_rs2_SB_DFFE_Q_1_D_SB_LUT4_O_I3[3]
.sym 70720 soc.cpu.decoded_imm_j_SB_DFFE_Q_13_D_SB_LUT4_O_I1[1]
.sym 70726 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_21_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I0[1]
.sym 70727 flash_io0_oe_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O[3]
.sym 70728 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 70729 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I1[1]
.sym 70730 soc.cpu.mem_rdata_latched_SB_LUT4_O_I2_SB_LUT4_O_I0[3]
.sym 70731 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_22_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0[1]
.sym 70732 flash_io0_oe_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O[2]
.sym 70735 soc.cpu.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I2_O[1]
.sym 70736 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 70738 soc.cpu.mem_rdata_latched_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 70739 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_6_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 70740 soc.cpu.decoded_imm_j_SB_DFFE_Q_13_D_SB_LUT4_O_I1[0]
.sym 70743 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O[0]
.sym 70744 soc.mem_rdata[28]
.sym 70746 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[3]
.sym 70747 soc.cpu.instr_lh_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 70749 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I1[2]
.sym 70751 soc.cpu.decoded_imm_j_SB_DFFE_Q_13_D_SB_LUT4_O_I1[1]
.sym 70755 soc.mem_rdata[17]
.sym 70759 soc.mem_rdata[17]
.sym 70760 flash_io0_oe_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O[3]
.sym 70761 flash_io0_oe_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O[2]
.sym 70762 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O[0]
.sym 70765 flash_io0_oe_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O[3]
.sym 70766 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_6_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 70767 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I1[1]
.sym 70768 flash_io0_oe_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O[2]
.sym 70772 soc.cpu.decoded_imm_j_SB_DFFE_Q_13_D_SB_LUT4_O_I1[0]
.sym 70773 soc.cpu.decoded_imm_j_SB_DFFE_Q_13_D_SB_LUT4_O_I1[1]
.sym 70777 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_22_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0[1]
.sym 70778 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[3]
.sym 70779 flash_io0_oe_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O[3]
.sym 70780 flash_io0_oe_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O[2]
.sym 70783 flash_io0_oe_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O[2]
.sym 70784 flash_io0_oe_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O[3]
.sym 70785 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 70786 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 70789 flash_io0_oe_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O[3]
.sym 70790 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_21_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I0[1]
.sym 70791 soc.cpu.instr_lh_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 70792 flash_io0_oe_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O[2]
.sym 70795 soc.cpu.mem_rdata_latched_SB_LUT4_O_I2_SB_LUT4_O_I0[3]
.sym 70796 flash_io0_oe_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O[3]
.sym 70797 soc.mem_rdata[28]
.sym 70798 soc.cpu.mem_rdata_latched_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 70801 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I1[2]
.sym 70802 soc.cpu.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I2_O[1]
.sym 70803 flash_io0_oe_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O[3]
.sym 70804 flash_io0_oe_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O[2]
.sym 70808 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I2[2]
.sym 70809 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O[2]
.sym 70811 soc.cpu.mem_rdata_q_SB_DFF_Q_15_D_SB_LUT4_O_I1[0]
.sym 70813 soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2[1]
.sym 70815 soc.cpu.mem_16bit_buffer[0]
.sym 70818 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 70820 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_6_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_I1_O[0]
.sym 70821 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_6_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I1_O
.sym 70823 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1[1]
.sym 70824 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 70826 soc.cpu.instr_sh_SB_LUT4_I1_1_O[0]
.sym 70828 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_O_I2[2]
.sym 70829 soc.cpu.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I2_O[1]
.sym 70830 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_6_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O[3]
.sym 70832 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_21_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_I1_1_O[2]
.sym 70833 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 70834 soc.cpu.decoded_rs1_SB_DFFE_Q_2_D_SB_LUT4_O_I1[3]
.sym 70835 soc.cpu.prefetched_high_word_SB_LUT4_I3_O_SB_LUT4_I2_O[0]
.sym 70836 soc.cpu.mem_rdata_q[16]
.sym 70837 soc.cpu.decoded_rs1_SB_DFFE_Q_4_D_SB_LUT4_O_I1[1]
.sym 70838 soc.cpu.mem_rdata_q[22]
.sym 70839 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_22_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_I1_O[0]
.sym 70840 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_6_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I1_O
.sym 70841 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 70842 soc.cpu.decoded_imm_j_SB_DFFE_Q_18_D_SB_LUT4_O_I1[1]
.sym 70843 soc.cpu.mem_rdata_latched[5]
.sym 70849 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_6_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_O[0]
.sym 70850 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I1[1]
.sym 70851 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_6_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I1_O
.sym 70853 soc.mem_rdata[31]
.sym 70854 soc.mem_rdata[29]
.sym 70856 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I1[0]
.sym 70857 flash_io0_oe_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_I1_O[3]
.sym 70858 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_O_I2[2]
.sym 70861 soc.cpu.mem_rdata_latched_SB_LUT4_O_7_I0[0]
.sym 70864 soc.cpu.mem_rdata_latched_SB_LUT4_O_7_I0[1]
.sym 70866 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[2]
.sym 70871 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_6_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_O[2]
.sym 70872 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[3]
.sym 70874 soc.mem_rdata[28]
.sym 70875 soc.mem_rdata[17]
.sym 70880 soc.cpu.mem_16bit_buffer[0]
.sym 70883 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[2]
.sym 70885 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[3]
.sym 70888 flash_io0_oe_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_I1_O[3]
.sym 70889 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_6_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_O[0]
.sym 70890 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I1[1]
.sym 70891 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_6_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_O[2]
.sym 70897 soc.mem_rdata[29]
.sym 70900 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I1[1]
.sym 70902 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I1[0]
.sym 70903 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_O_I2[2]
.sym 70908 soc.mem_rdata[28]
.sym 70913 soc.mem_rdata[31]
.sym 70921 soc.mem_rdata[17]
.sym 70924 soc.cpu.mem_rdata_latched_SB_LUT4_O_7_I0[0]
.sym 70925 soc.cpu.mem_16bit_buffer[0]
.sym 70926 flash_io0_oe_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_I1_O[3]
.sym 70927 soc.cpu.mem_rdata_latched_SB_LUT4_O_7_I0[1]
.sym 70928 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_6_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I1_O
.sym 70929 clk$SB_IO_IN_$glb_clk
.sym 70931 soc.cpu.mem_rdata_q[16]
.sym 70932 soc.cpu.mem_rdata_q[22]
.sym 70933 soc.cpu.mem_rdata_q_SB_DFF_Q_2_D_SB_LUT4_O_I0[0]
.sym 70934 soc.cpu.mem_rdata_q_SB_DFF_Q_9_D_SB_LUT4_O_I2[1]
.sym 70935 soc.cpu.mem_rdata_q_SB_DFF_Q_16_D_SB_LUT4_O_I1[0]
.sym 70936 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_O_I0[0]
.sym 70937 soc.cpu.mem_rdata_q_SB_DFF_Q_5_D_SB_LUT4_O_I2[1]
.sym 70938 soc.cpu.decoded_rs2_SB_DFFE_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I2[1]
.sym 70943 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1[2]
.sym 70945 flash_io0_oe_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O[3]
.sym 70947 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[2]
.sym 70949 flash_io0_oe_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O[3]
.sym 70951 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I1[1]
.sym 70953 soc.cpu.instr_sll_SB_LUT4_I1_O_SB_LUT4_I0_O[1]
.sym 70954 soc.cpu.mem_rdata_q_SB_DFF_Q_15_D_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 70955 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_I3[2]
.sym 70956 soc.cpu.mem_16bit_buffer[13]
.sym 70957 soc.cpu.decoded_rs2_SB_DFFE_Q_4_D_SB_LUT4_O_I3[2]
.sym 70958 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_O_I0[0]
.sym 70959 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I0_O[0]
.sym 70961 soc.cpu.decoded_rs2_SB_DFFE_Q_1_D_SB_LUT4_O_I3[3]
.sym 70962 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1[1]
.sym 70963 flash_io0_oe_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O[3]
.sym 70964 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 70965 soc.cpu.decoded_rs1_SB_DFFE_Q_1_D_SB_LUT4_O_I2[0]
.sym 70966 soc.cpu.mem_rdata_q[22]
.sym 70975 soc.mem_rdata[30]
.sym 70977 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_1_I3[0]
.sym 70978 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 70979 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[3]
.sym 70980 soc.cpu.decoded_imm_j_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I0[2]
.sym 70981 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[2]
.sym 70983 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O[1]
.sym 70985 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1[0]
.sym 70986 soc.cpu.decoded_rs2_SB_DFFE_Q_4_D_SB_LUT4_O_I3[2]
.sym 70987 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O[1]
.sym 70988 flash_io0_oe_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O[2]
.sym 70989 flash_io0_oe_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O[3]
.sym 70990 soc.cpu.decoded_imm_j_SB_DFFE_Q_19_D_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 70992 soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1[1]
.sym 70994 soc.cpu.mem_rdata_latched_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_I3_O[2]
.sym 70995 soc.cpu.mem_rdata_q_SB_DFF_Q_12_D_SB_LUT4_O_I2[1]
.sym 70997 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O[2]
.sym 70999 soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_I3_O[3]
.sym 71000 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O[0]
.sym 71003 soc.cpu.mem_rdata_q_SB_DFF_Q_8_D_SB_LUT4_O_I3[0]
.sym 71005 soc.cpu.mem_rdata_latched_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_I3_O[2]
.sym 71006 flash_io0_oe_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O[3]
.sym 71007 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 71011 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[3]
.sym 71012 soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_I3_O[3]
.sym 71013 soc.cpu.decoded_imm_j_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I0[2]
.sym 71014 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[2]
.sym 71018 flash_io0_oe_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O[3]
.sym 71019 soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1[1]
.sym 71020 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_1_I3[0]
.sym 71023 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[3]
.sym 71024 soc.cpu.decoded_imm_j_SB_DFFE_Q_19_D_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 71025 soc.cpu.decoded_rs2_SB_DFFE_Q_4_D_SB_LUT4_O_I3[2]
.sym 71026 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[2]
.sym 71030 soc.cpu.mem_rdata_q_SB_DFF_Q_12_D_SB_LUT4_O_I2[1]
.sym 71031 soc.cpu.mem_rdata_q_SB_DFF_Q_8_D_SB_LUT4_O_I3[0]
.sym 71035 soc.mem_rdata[30]
.sym 71036 flash_io0_oe_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O[2]
.sym 71037 flash_io0_oe_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O[3]
.sym 71038 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1[0]
.sym 71041 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O[1]
.sym 71042 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[3]
.sym 71043 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[2]
.sym 71044 soc.cpu.decoded_imm_j_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I0[2]
.sym 71047 flash_io0_oe_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O[3]
.sym 71048 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O[1]
.sym 71049 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O[0]
.sym 71050 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O[2]
.sym 71052 clk$SB_IO_IN_$glb_clk
.sym 71054 soc.cpu.mem_rdata_q_SB_DFF_Q_9_D_SB_LUT4_O_I2[2]
.sym 71055 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O[2]
.sym 71056 soc.cpu.mem_rdata_q_SB_DFF_Q_2_D_SB_LUT4_O_I0[2]
.sym 71057 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_22_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_I1_O[0]
.sym 71058 soc.cpu.decoded_imm_j_SB_DFFE_Q_19_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I2[2]
.sym 71059 soc.cpu.mem_rdata_q_SB_DFF_Q_9_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0[1]
.sym 71060 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_I3[2]
.sym 71061 soc.cpu.mem_rdata_q_SB_DFF_Q_12_D_SB_LUT4_O_I2[1]
.sym 71066 soc.cpu.mem_rdata_q_SB_DFF_Q_3_D_SB_LUT4_O_I2[1]
.sym 71067 soc.cpu.mem_rdata_q_SB_DFF_Q_5_D_SB_LUT4_O_I2[1]
.sym 71068 soc.cpu.instr_timer_SB_DFFE_Q_D_SB_LUT4_O_I1[0]
.sym 71070 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I0_O[1]
.sym 71071 soc.cpu.decoded_rs2_SB_DFFE_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I2[1]
.sym 71072 soc.cpu.mem_rdata_q_SB_DFF_Q_8_D_SB_LUT4_O_I0[0]
.sym 71073 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1[0]
.sym 71074 soc.cpu.instr_lh_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 71075 soc.cpu.mem_rdata_q[22]
.sym 71076 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O[0]
.sym 71077 soc.cpu.decoded_imm_j_SB_DFFE_Q_19_D_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 71080 soc.cpu.decoded_rd_SB_DFFE_Q_2_D_SB_LUT4_O_I3[1]
.sym 71081 flash_io0_oe_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O[3]
.sym 71082 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[1]
.sym 71083 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[3]
.sym 71084 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O[1]
.sym 71085 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I0_O[3]
.sym 71086 soc.cpu.decoded_rs1_SB_DFFE_Q_1_D_SB_LUT4_O_I2[0]
.sym 71088 soc.cpu.decoded_rd_SB_DFFE_Q_2_D_SB_LUT4_O_I3[1]
.sym 71095 flash_io0_oe_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_I1_O[3]
.sym 71097 soc.cpu.mem_rdata_q_SB_DFF_Q_12_D_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 71098 soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_I3_O[3]
.sym 71102 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_21_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_I1_1_O[0]
.sym 71103 flash_io0_oe_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_I1_O[3]
.sym 71104 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_21_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_I1_1_O[2]
.sym 71105 soc.cpu.prefetched_high_word_SB_LUT4_I3_O_SB_LUT4_I2_O[0]
.sym 71107 soc.cpu.decoded_rs2_SB_DFFE_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I3[1]
.sym 71108 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_21_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_I1_1_O[1]
.sym 71110 soc.cpu.decoded_rs2_SB_DFFE_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I2[1]
.sym 71111 soc.cpu.mem_rdata_q_SB_DFF_Q_13_D_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 71112 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O[2]
.sym 71115 soc.cpu.mem_rdata_q[19]
.sym 71116 soc.cpu.mem_16bit_buffer[13]
.sym 71119 soc.cpu.decoded_imm_j_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I0[2]
.sym 71120 soc.cpu.mem_rdata_q_SB_DFF_Q_13_D_SB_LUT4_O_I2[0]
.sym 71121 soc.cpu.mem_rdata_q_SB_DFF_Q_12_D_SB_LUT4_O_I2[0]
.sym 71122 soc.cpu.mem_rdata_q[18]
.sym 71123 flash_io0_oe_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O[3]
.sym 71124 soc.cpu.prefetched_high_word_SB_LUT4_I3_O_SB_LUT4_I2_O[1]
.sym 71126 soc.cpu.mem_rdata_q_SB_DFF_Q_12_D_SB_LUT4_O_I2[1]
.sym 71128 flash_io0_oe_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_I1_O[3]
.sym 71129 soc.cpu.mem_16bit_buffer[13]
.sym 71130 soc.cpu.prefetched_high_word_SB_LUT4_I3_O_SB_LUT4_I2_O[1]
.sym 71131 soc.cpu.prefetched_high_word_SB_LUT4_I3_O_SB_LUT4_I2_O[0]
.sym 71134 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O[2]
.sym 71135 soc.cpu.mem_rdata_q[18]
.sym 71136 flash_io0_oe_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O[3]
.sym 71137 soc.cpu.mem_rdata_q_SB_DFF_Q_13_D_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 71140 soc.cpu.mem_rdata_q_SB_DFF_Q_12_D_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 71141 flash_io0_oe_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O[3]
.sym 71142 soc.cpu.mem_rdata_q[19]
.sym 71143 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O[2]
.sym 71147 soc.cpu.mem_rdata_q_SB_DFF_Q_13_D_SB_LUT4_O_I2[0]
.sym 71149 soc.cpu.mem_rdata_q_SB_DFF_Q_12_D_SB_LUT4_O_I2[1]
.sym 71152 soc.cpu.mem_rdata_q_SB_DFF_Q_12_D_SB_LUT4_O_I2[1]
.sym 71153 soc.cpu.mem_rdata_q_SB_DFF_Q_12_D_SB_LUT4_O_I2[0]
.sym 71158 soc.cpu.decoded_imm_j_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I0[2]
.sym 71160 soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_I3_O[3]
.sym 71165 soc.cpu.decoded_rs2_SB_DFFE_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I3[1]
.sym 71166 soc.cpu.decoded_rs2_SB_DFFE_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I2[1]
.sym 71170 flash_io0_oe_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_I1_O[3]
.sym 71171 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_21_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_I1_1_O[2]
.sym 71172 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_21_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_I1_1_O[0]
.sym 71173 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_21_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_I1_1_O[1]
.sym 71175 clk$SB_IO_IN_$glb_clk
.sym 71177 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_1_I3[2]
.sym 71178 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O[0]
.sym 71179 soc.cpu.decoded_imm_j_SB_DFFE_Q_19_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I2[0]
.sym 71180 soc.cpu.decoded_rs2_SB_DFFE_Q_1_D_SB_LUT4_O_I3_SB_LUT4_I2_O[2]
.sym 71181 soc.cpu.mem_rdata_q_SB_DFF_Q_9_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0[0]
.sym 71182 soc.cpu.decoded_imm_j_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O[2]
.sym 71183 soc.cpu.mem_rdata_q_SB_DFF_Q_3_D_SB_LUT4_O_I2[3]
.sym 71184 soc.cpu.mem_rdata_q_SB_DFF_Q_1_D_SB_LUT4_O_I3_SB_LUT4_I0_O[3]
.sym 71189 soc.cpu.decoded_imm_j_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I0[2]
.sym 71190 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_I3[2]
.sym 71191 soc.cpu.mem_rdata_q_SB_DFF_Q_1_D_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_O_I2[2]
.sym 71192 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_22_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_I1_O[0]
.sym 71193 soc.cpu.decoded_imm_j_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O[1]
.sym 71194 soc.cpu.mem_rdata_q_SB_DFF_Q_12_D_SB_LUT4_O_I2[1]
.sym 71195 soc.cpu.decoded_imm_j_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 71196 soc.cpu.decoded_imm_j_SB_DFFE_Q_D_SB_LUT4_O_I1[1]
.sym 71198 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O[2]
.sym 71199 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[3]
.sym 71200 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O[2]
.sym 71202 soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I3_O[1]
.sym 71203 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_I3[0]
.sym 71204 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2[0]
.sym 71205 soc.cpu.decoded_rs2_SB_DFFE_Q_1_D_SB_LUT4_O_I3[1]
.sym 71206 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1[2]
.sym 71208 soc.cpu.mem_rdata_q_SB_DFF_Q_1_D_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_O_I2[2]
.sym 71209 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 71210 soc.cpu.decoded_imm_j_SB_DFFE_Q_19_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I2[1]
.sym 71211 soc.cpu.decoded_rs2_SB_DFFE_Q_1_D_SB_LUT4_O_I3[3]
.sym 71218 soc.cpu.decoded_imm_j_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I0[2]
.sym 71221 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[3]
.sym 71225 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O[1]
.sym 71233 soc.cpu.decoded_rs2_SB_DFFE_Q_1_D_SB_LUT4_O_I3[3]
.sym 71235 soc.cpu.mem_rdata_latched[5]
.sym 71237 soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_I3_O[3]
.sym 71246 soc.cpu.decoded_rs2_SB_DFFE_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I3[1]
.sym 71248 soc.cpu.decoded_rd_SB_DFFE_Q_2_D_SB_LUT4_O_I3[1]
.sym 71252 soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_I3_O[3]
.sym 71253 soc.cpu.decoded_imm_j_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I0[2]
.sym 71254 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O[1]
.sym 71257 soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_I3_O[3]
.sym 71258 soc.cpu.decoded_imm_j_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I0[2]
.sym 71259 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O[1]
.sym 71264 soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_I3_O[3]
.sym 71266 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O[1]
.sym 71269 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O[1]
.sym 71270 soc.cpu.decoded_imm_j_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I0[2]
.sym 71271 soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_I3_O[3]
.sym 71276 soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_I3_O[3]
.sym 71277 soc.cpu.decoded_imm_j_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I0[2]
.sym 71278 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O[1]
.sym 71281 soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_I3_O[3]
.sym 71282 soc.cpu.decoded_imm_j_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I0[2]
.sym 71283 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O[1]
.sym 71288 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[3]
.sym 71290 soc.cpu.decoded_rs2_SB_DFFE_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I3[1]
.sym 71293 soc.cpu.decoded_rd_SB_DFFE_Q_2_D_SB_LUT4_O_I3[1]
.sym 71295 soc.cpu.mem_rdata_latched[5]
.sym 71296 soc.cpu.decoded_rs2_SB_DFFE_Q_1_D_SB_LUT4_O_I3[3]
.sym 71300 soc.cpu.decoded_rs2_SB_DFFE_Q_1_D_SB_LUT4_O_I3[1]
.sym 71301 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O[2]
.sym 71302 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3[1]
.sym 71303 soc.cpu.mem_rdata_q_SB_DFF_Q_7_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[2]
.sym 71304 soc.cpu.decoded_imm_j_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.sym 71305 soc.cpu.mem_rdata_q_SB_DFF_Q_22_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0[0]
.sym 71306 soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O[3]
.sym 71307 soc.cpu.mem_rdata_q_SB_DFF_Q_22_D_SB_LUT4_O_I1[0]
.sym 71312 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_6_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_I1_O[0]
.sym 71313 soc.cpu.mem_rdata_q_SB_DFF_Q_3_D_SB_LUT4_O_I2[3]
.sym 71314 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_I3[0]
.sym 71316 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I0_O[2]
.sym 71317 soc.cpu.mem_rdata_q_SB_DFF_Q_1_D_SB_LUT4_O_I3_SB_LUT4_I0_O[3]
.sym 71318 soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_I2[0]
.sym 71321 soc.cpu.decoded_rs1_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 71322 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1[0]
.sym 71323 soc.cpu.decoded_imm_j_SB_DFFE_Q_19_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I2[0]
.sym 71324 soc.cpu.decoded_imm_j_SB_DFFE_Q_19_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I2[0]
.sym 71325 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 71326 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I0_O[3]
.sym 71327 soc.cpu.is_lb_lh_lw_lbu_lhu_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1[1]
.sym 71329 soc.cpu.decoded_rs1_SB_DFFE_Q_4_D_SB_LUT4_O_I1[1]
.sym 71331 soc.cpu.mem_rdata_latched[5]
.sym 71332 soc.cpu.decoded_rs2_SB_DFFE_Q_1_D_SB_LUT4_O_I0[1]
.sym 71333 soc.cpu.is_sb_sh_sw_SB_DFFE_Q_D_SB_LUT4_O_I1[3]
.sym 71334 soc.cpu.decoded_rs1_SB_DFFE_Q_2_D_SB_LUT4_O_I1[3]
.sym 71335 soc.cpu.instr_lh_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O[2]
.sym 71343 soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_I2[0]
.sym 71344 soc.cpu.is_lb_lh_lw_lbu_lhu_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1[1]
.sym 71345 soc.cpu.decoded_rs2_SB_DFFE_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I3[1]
.sym 71346 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_I3[0]
.sym 71347 soc.cpu.instr_waitirq_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 71350 flash_io0_oe_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_I1_O[3]
.sym 71351 soc.cpu.decoded_imm_j_SB_DFFE_Q_19_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I2[0]
.sym 71353 soc.cpu.decoded_imm_j_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I0[3]
.sym 71354 soc.cpu.decoded_rs1_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 71355 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I0_O[3]
.sym 71356 soc.cpu.instr_waitirq_SB_DFFE_Q_D_SB_LUT4_O_I1[1]
.sym 71359 soc.cpu.decoded_imm_j_SB_DFFE_Q_19_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I2[1]
.sym 71361 soc.cpu.decoded_imm_j_SB_DFFE_Q_D_SB_LUT4_O_I1[1]
.sym 71362 soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I3_O[1]
.sym 71365 soc.cpu.mem_16bit_buffer[12]
.sym 71367 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3[1]
.sym 71368 soc.cpu.mem_rdata_latched_SB_LUT4_O_I2[1]
.sym 71374 soc.cpu.decoded_imm_j_SB_DFFE_Q_19_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I2[1]
.sym 71375 soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I3_O[1]
.sym 71380 soc.cpu.decoded_imm_j_SB_DFFE_Q_19_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I2[0]
.sym 71381 soc.cpu.decoded_rs1_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 71388 soc.cpu.decoded_rs1_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 71389 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_I3[0]
.sym 71392 soc.cpu.decoded_imm_j_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I0[3]
.sym 71394 soc.cpu.is_lb_lh_lw_lbu_lhu_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1[1]
.sym 71398 flash_io0_oe_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_I1_O[3]
.sym 71400 soc.cpu.mem_rdata_latched_SB_LUT4_O_I2[1]
.sym 71401 soc.cpu.mem_16bit_buffer[12]
.sym 71404 soc.cpu.decoded_imm_j_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I0[3]
.sym 71405 soc.cpu.decoded_rs2_SB_DFFE_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I3[1]
.sym 71410 soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_I2[0]
.sym 71411 soc.cpu.decoded_imm_j_SB_DFFE_Q_19_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I2[0]
.sym 71412 soc.cpu.decoded_imm_j_SB_DFFE_Q_D_SB_LUT4_O_I1[1]
.sym 71413 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_I3[0]
.sym 71416 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I0_O[3]
.sym 71417 soc.cpu.instr_waitirq_SB_DFFE_Q_D_SB_LUT4_O_I1[1]
.sym 71418 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3[1]
.sym 71419 soc.cpu.instr_waitirq_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 71423 soc.cpu.mem_rdata_q_SB_DFF_Q_23_D_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 71424 soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[0]
.sym 71425 soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I1[1]
.sym 71426 soc.cpu.mem_rdata_q_SB_DFF_Q_22_D_SB_LUT4_O_I1[2]
.sym 71427 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_2_O[2]
.sym 71428 soc.cpu.mem_rdata_q_SB_DFF_Q_23_D_SB_LUT4_O_I2[0]
.sym 71429 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[1]
.sym 71430 soc.cpu.mem_rdata_q_SB_DFF_Q_22_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3[3]
.sym 71437 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I2[1]
.sym 71438 soc.cpu.mem_rdata_q_SB_DFF_Q_7_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[2]
.sym 71442 soc.cpu.decoded_rs1_SB_DFFE_Q_2_D_SB_LUT4_O_I1[3]
.sym 71445 soc.cpu.decoded_imm_j_SB_DFFE_Q_D_SB_LUT4_O_I1[1]
.sym 71447 soc.cpu.decoded_rs1_SB_DFFE_Q_1_D[2]
.sym 71448 UART_RX_SB_LUT4_I1_I0[3]
.sym 71449 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[1]
.sym 71450 soc.cpu.mem_rdata_q_SB_DFF_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I1[2]
.sym 71451 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 71452 soc.cpu.decoded_imm_j_SB_DFFE_Q_D_SB_LUT4_O_I1[1]
.sym 71453 soc.cpu.decoded_rs2_SB_DFFE_Q_1_D_SB_LUT4_O_I3[3]
.sym 71457 soc.cpu.decoded_rs2_SB_DFFE_Q_4_D_SB_LUT4_O_I3[2]
.sym 71458 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 71464 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 71465 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O[2]
.sym 71466 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3[1]
.sym 71467 soc.cpu.decoded_rs2_SB_DFFE_Q_4_D_SB_LUT4_O_I3[2]
.sym 71468 soc.cpu.decoded_imm_j_SB_DFFE_Q_D_SB_LUT4_O_I1[1]
.sym 71469 soc.cpu.decoded_rs1_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 71472 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_1_O[3]
.sym 71473 soc.cpu.instr_jal_SB_DFFE_Q_D_SB_LUT4_O_I1[1]
.sym 71476 soc.cpu.decoded_imm_j_SB_DFFE_Q_D_SB_LUT4_O_I1[1]
.sym 71478 soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O[3]
.sym 71479 soc.cpu.mem_rdata_q_SB_DFF_Q_1_D_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_O_I2[2]
.sym 71480 soc.cpu.instr_waitirq_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I1_O[0]
.sym 71481 soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I1[3]
.sym 71482 soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I1[1]
.sym 71485 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[3]
.sym 71486 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I0_O[3]
.sym 71487 soc.cpu.is_lb_lh_lw_lbu_lhu_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1[1]
.sym 71488 soc.cpu.decoded_rs2_SB_DFFE_Q_D_SB_LUT4_O_I0[1]
.sym 71489 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[2]
.sym 71490 soc.cpu.decoded_imm_j_SB_DFFE_Q_19_D_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 71491 soc.cpu.decoded_rs1_SB_DFFE_Q_1_D[2]
.sym 71493 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I1[1]
.sym 71497 soc.cpu.decoded_imm_j_SB_DFFE_Q_D_SB_LUT4_O_I1[1]
.sym 71498 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O[2]
.sym 71499 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 71500 soc.cpu.decoded_rs1_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 71503 soc.cpu.decoded_rs2_SB_DFFE_Q_D_SB_LUT4_O_I0[1]
.sym 71504 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I1[1]
.sym 71505 soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O[3]
.sym 71506 soc.cpu.instr_jal_SB_DFFE_Q_D_SB_LUT4_O_I1[1]
.sym 71509 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3[1]
.sym 71511 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I0_O[3]
.sym 71515 soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I1[3]
.sym 71516 soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I1[1]
.sym 71517 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_1_O[3]
.sym 71518 soc.cpu.instr_waitirq_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I1_O[0]
.sym 71522 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[3]
.sym 71523 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[2]
.sym 71529 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[3]
.sym 71530 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[2]
.sym 71534 soc.cpu.decoded_imm_j_SB_DFFE_Q_19_D_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 71536 soc.cpu.decoded_rs2_SB_DFFE_Q_4_D_SB_LUT4_O_I3[2]
.sym 71539 soc.cpu.is_lb_lh_lw_lbu_lhu_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1[1]
.sym 71541 soc.cpu.decoded_imm_j_SB_DFFE_Q_D_SB_LUT4_O_I1[1]
.sym 71542 soc.cpu.mem_rdata_q_SB_DFF_Q_1_D_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_O_I2[2]
.sym 71543 soc.cpu.decoded_rs1_SB_DFFE_Q_1_D[2]
.sym 71544 clk$SB_IO_IN_$glb_clk
.sym 71546 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 71547 soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 71548 soc.cpu.instr_jal_SB_DFFE_Q_D_SB_LUT4_O_I1[0]
.sym 71549 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I3[2]
.sym 71550 soc.cpu.is_sb_sh_sw_SB_DFFE_Q_D_SB_LUT4_O_I1[1]
.sym 71551 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I1[1]
.sym 71552 soc.cpu.is_beq_bne_blt_bge_bltu_bgeu_SB_DFFESR_Q_E
.sym 71553 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[1]
.sym 71558 soc.cpu.instr_timer_SB_DFFE_Q_D_SB_LUT4_O_I1[2]
.sym 71560 soc.cpu.decoded_rs1_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 71561 soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_I3_O[2]
.sym 71566 soc.cpu.instr_lh_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O[2]
.sym 71567 soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[0]
.sym 71571 soc.cpu.decoded_rs2_SB_DFFE_Q_1_D_SB_LUT4_O_I3[1]
.sym 71572 soc.cpu.decoded_rd_SB_DFFE_Q_2_D_SB_LUT4_O_I3[1]
.sym 71573 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[1]
.sym 71574 flash_io0_oe_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O[3]
.sym 71577 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[1]
.sym 71587 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 71588 soc.cpu.mem_rdata_latched[5]
.sym 71589 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[3]
.sym 71590 soc.cpu.instr_waitirq_SB_DFFE_Q_D_SB_LUT4_O_I1[1]
.sym 71591 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I1[0]
.sym 71593 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[1]
.sym 71594 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_I3[0]
.sym 71595 soc.cpu.decoded_imm_j_SB_DFFE_Q_D_SB_LUT4_O_I1[1]
.sym 71596 soc.cpu.decoded_imm_j_SB_DFFE_Q_19_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I2[0]
.sym 71598 soc.cpu.decoded_rd_SB_DFFE_Q_2_D_SB_LUT4_O_I3[1]
.sym 71600 soc.cpu.decoded_rs1_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 71601 soc.cpu.instr_waitirq_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 71602 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_I3[2]
.sym 71604 soc.cpu.decoded_rs2_SB_DFFE_Q_1_D_SB_LUT4_O_I0[1]
.sym 71605 soc.cpu.decoded_rs1_SB_DFFE_Q_1_D[2]
.sym 71606 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[0]
.sym 71610 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I3[1]
.sym 71612 soc.cpu.instr_jal_SB_DFFE_Q_D_SB_LUT4_O_I1[1]
.sym 71613 soc.cpu.decoded_rs2_SB_DFFE_Q_1_D_SB_LUT4_O_I3[3]
.sym 71614 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I3[2]
.sym 71615 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1[2]
.sym 71617 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[2]
.sym 71618 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I3[1]
.sym 71621 soc.cpu.instr_waitirq_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 71623 soc.cpu.instr_waitirq_SB_DFFE_Q_D_SB_LUT4_O_I1[1]
.sym 71626 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1[2]
.sym 71628 soc.cpu.instr_waitirq_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 71632 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[1]
.sym 71633 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[0]
.sym 71634 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[3]
.sym 71635 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[2]
.sym 71639 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 71640 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_I3[0]
.sym 71641 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_I3[2]
.sym 71644 soc.cpu.instr_jal_SB_DFFE_Q_D_SB_LUT4_O_I1[1]
.sym 71646 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I3[1]
.sym 71647 soc.cpu.decoded_rs2_SB_DFFE_Q_1_D_SB_LUT4_O_I0[1]
.sym 71650 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I3[1]
.sym 71651 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I3[2]
.sym 71653 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I1[0]
.sym 71656 soc.cpu.decoded_imm_j_SB_DFFE_Q_19_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I2[0]
.sym 71657 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_I3[0]
.sym 71658 soc.cpu.decoded_rs1_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 71659 soc.cpu.decoded_imm_j_SB_DFFE_Q_D_SB_LUT4_O_I1[1]
.sym 71662 soc.cpu.decoded_rs2_SB_DFFE_Q_1_D_SB_LUT4_O_I3[3]
.sym 71663 soc.cpu.decoded_rd_SB_DFFE_Q_2_D_SB_LUT4_O_I3[1]
.sym 71664 soc.cpu.mem_rdata_latched[5]
.sym 71666 soc.cpu.decoded_rs1_SB_DFFE_Q_1_D[2]
.sym 71667 clk$SB_IO_IN_$glb_clk
.sym 71674 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 71678 soc.cpu.decoded_imm_j_SB_DFFE_Q_19_D_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 71683 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 71685 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[3]
.sym 71686 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[1]
.sym 71687 soc.cpu.instr_lh_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 71691 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[3]
.sym 71692 soc.cpu.instr_jal_SB_DFFE_Q_D_SB_LUT4_O_I1[0]
.sym 71712 soc.cpu.instr_jal_SB_DFFE_Q_D_SB_LUT4_O_I1[0]
.sym 71719 soc.cpu.decoded_imm_j_SB_DFFE_Q_19_D_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 71721 soc.cpu.decoded_rs1_SB_DFFE_Q_1_D[2]
.sym 71722 soc.cpu.decoded_imm_j_SB_DFFE_Q_19_D_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 71727 soc.cpu.instr_jal_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 71728 soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_I3_O[3]
.sym 71729 soc.cpu.decoded_rs2_SB_DFFE_Q_4_D_SB_LUT4_O_I3[2]
.sym 71737 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1[2]
.sym 71739 soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_I3_O[2]
.sym 71740 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I0_O[1]
.sym 71749 soc.cpu.decoded_rs2_SB_DFFE_Q_4_D_SB_LUT4_O_I3[2]
.sym 71752 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1[2]
.sym 71761 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I0_O[1]
.sym 71762 soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_I3_O[3]
.sym 71763 soc.cpu.decoded_rs2_SB_DFFE_Q_4_D_SB_LUT4_O_I3[2]
.sym 71764 soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_I3_O[2]
.sym 71769 soc.cpu.decoded_imm_j_SB_DFFE_Q_19_D_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 71770 soc.cpu.instr_jal_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 71785 soc.cpu.instr_jal_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 71786 soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_I3_O[2]
.sym 71787 soc.cpu.decoded_imm_j_SB_DFFE_Q_19_D_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 71788 soc.cpu.instr_jal_SB_DFFE_Q_D_SB_LUT4_O_I1[0]
.sym 71789 soc.cpu.decoded_rs1_SB_DFFE_Q_1_D[2]
.sym 71790 clk$SB_IO_IN_$glb_clk
.sym 71794 RESET$SB_IO_IN
.sym 71837 COMM[0]$SB_IO_OUT
.sym 71855 COMM[0]$SB_IO_OUT
.sym 71867 flash_io2_do
.sym 71869 flash_io2_oe
.sym 71870 DBG[0]$SB_IO_OUT
.sym 71873 $PACKER_VCC_NET
.sym 71878 flash_io2_do
.sym 71879 DBG[0]$SB_IO_OUT
.sym 71881 $PACKER_VCC_NET
.sym 71884 flash_io2_oe
.sym 71937 flash_io2_do_SB_LUT4_O_I2[1]
.sym 71938 flash_io3_do_SB_LUT4_O_I2[1]
.sym 71940 flash_io1_do_SB_LUT4_O_I2[1]
.sym 71942 iomem_wdata[3]
.sym 71945 iomem_wdata[4]
.sym 71950 flash_io2_do_SB_LUT4_O_I2[0]
.sym 71953 iomem_wdata[1]
.sym 71956 iomem_wdata[0]
.sym 71957 flash_io1_do_SB_LUT4_O_I2[0]
.sym 71959 iomem_wdata[2]
.sym 71961 soc.spimemio.config_do_SB_DFFESR_Q_E
.sym 71963 flash_io3_do_SB_LUT4_O_I2[0]
.sym 71964 flash_io0_do_SB_LUT4_O_I2[2]
.sym 71967 iomem_wdata[2]
.sym 71976 iomem_wdata[4]
.sym 71979 flash_io2_do_SB_LUT4_O_I2[0]
.sym 71980 flash_io2_do_SB_LUT4_O_I2[1]
.sym 71982 flash_io0_do_SB_LUT4_O_I2[2]
.sym 71985 flash_io1_do_SB_LUT4_O_I2[0]
.sym 71986 flash_io1_do_SB_LUT4_O_I2[1]
.sym 71987 flash_io0_do_SB_LUT4_O_I2[2]
.sym 71991 flash_io3_do_SB_LUT4_O_I2[1]
.sym 71992 flash_io0_do_SB_LUT4_O_I2[2]
.sym 71993 flash_io3_do_SB_LUT4_O_I2[0]
.sym 71997 iomem_wdata[3]
.sym 72003 iomem_wdata[0]
.sym 72011 iomem_wdata[1]
.sym 72013 soc.spimemio.config_do_SB_DFFESR_Q_E
.sym 72014 clk$SB_IO_IN_$glb_clk
.sym 72015 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 72016 flash_io3_di
.sym 72018 clk$SB_IO_IN
.sym 72032 iomem_wdata[27]
.sym 72034 iomem_wdata[19]
.sym 72036 iomem_wdata[21]
.sym 72037 iomem_wdata[4]
.sym 72039 soc.spimemio.xfer_io1_do_SB_LUT4_O_I2[0]
.sym 72040 iomem_wdata[25]
.sym 72041 DBG[2]$SB_IO_OUT
.sym 72042 iomem_wdata[17]
.sym 72043 iomem_wdata[18]
.sym 72055 soc.spimemio.config_do_SB_DFFESR_Q_E
.sym 72056 $PACKER_VCC_NET
.sym 72074 soc.spimemio.xfer_io1_do_SB_LUT4_O_I2[0]
.sym 72077 flash_io3_oe
.sym 72078 clk$SB_IO_IN
.sym 72082 soc.spimemio.xfer_io0_do_SB_LUT4_O_I2[0]
.sym 72083 soc.spimemio.xfer_io0_do_SB_LUT4_O_I2[1]
.sym 72085 flash_io0_do_SB_LUT4_O_I2[2]
.sym 72089 $PACKER_VCC_NET
.sym 72090 flash_io3_di
.sym 72098 soc.spimemio.xfer_io3_do
.sym 72099 soc.spimemio.xfer_io0_do_SB_LUT4_O_I2[1]
.sym 72102 flash_io2_oe_SB_LUT4_O_I1[1]
.sym 72106 soc.spimemio.config_clk
.sym 72107 soc.spimemio.xfer_io2_do
.sym 72110 soc.spimemio.xfer_io2_90
.sym 72115 soc.spimemio.xfer_io3_90
.sym 72119 soc.spimemio_cfgreg_do[22]
.sym 72120 soc.spimemio.xfer_clk
.sym 72125 flash_io0_do_SB_LUT4_O_I2[2]
.sym 72136 flash_io2_oe_SB_LUT4_O_I1[1]
.sym 72137 soc.spimemio.xfer_io0_do_SB_LUT4_O_I2[1]
.sym 72143 soc.spimemio.xfer_io3_do
.sym 72148 soc.spimemio.xfer_io2_do
.sym 72149 soc.spimemio_cfgreg_do[22]
.sym 72151 soc.spimemio.xfer_io2_90
.sym 72154 soc.spimemio.xfer_io3_90
.sym 72155 soc.spimemio.xfer_io3_do
.sym 72156 soc.spimemio_cfgreg_do[22]
.sym 72160 soc.spimemio.xfer_io2_do
.sym 72172 soc.spimemio.xfer_clk
.sym 72173 soc.spimemio.config_clk
.sym 72174 flash_io0_do_SB_LUT4_O_I2[2]
.sym 72177 clk$SB_IO_IN_$glb_clk
.sym 72195 soc.spimemio.xfer_resetn_SB_LUT4_I3_O[2]
.sym 72196 iomem_wdata[27]
.sym 72204 soc.spimemio.xfer.xfer_ddr
.sym 72205 soc.spimemio.dout_data[3]
.sym 72208 soc.spimemio.xfer_io1_do_SB_LUT4_O_I2[0]
.sym 72212 flash_io3_di
.sym 72213 soc.spimemio.xfer_io0_do_SB_LUT4_O_I2[0]
.sym 72214 soc.spimemio.din_tag_SB_DFFESR_Q_E
.sym 72224 $PACKER_GND_NET
.sym 72225 flash_io2_oe_SB_LUT4_O_I1[1]
.sym 72226 soc.spimemio.xfer.xfer_ddr
.sym 72227 soc.spimemio.xfer_io0_do_SB_LUT4_O_I2[3]
.sym 72228 soc.spimemio.xfer_io1_do_SB_LUT4_O_I2[0]
.sym 72229 flash_io2_oe_SB_LUT4_O_I1[0]
.sym 72232 soc.spimemio.xfer.count_SB_DFFESR_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2[2]
.sym 72233 soc.spimemio.xfer_resetn_SB_LUT4_I3_1_O
.sym 72235 soc.spimemio.config_oe[3]
.sym 72237 soc.spimemio.xfer_io0_do_SB_LUT4_O_I2[0]
.sym 72238 soc.spimemio.xfer_resetn_SB_LUT4_I3_O[2]
.sym 72242 soc.spimemio.xfer.obuffer[6]
.sym 72243 soc.spimemio.din_tag[1]
.sym 72249 flash_io2_oe_SB_LUT4_O_I1[2]
.sym 72250 flash_io0_do_SB_LUT4_O_I2[2]
.sym 72254 soc.spimemio.din_tag[1]
.sym 72259 soc.spimemio.xfer.count_SB_DFFESR_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2[2]
.sym 72260 soc.spimemio.xfer.xfer_ddr
.sym 72261 soc.spimemio.xfer_io1_do_SB_LUT4_O_I2[0]
.sym 72266 flash_io2_oe_SB_LUT4_O_I1[1]
.sym 72267 soc.spimemio.xfer.obuffer[6]
.sym 72272 $PACKER_GND_NET
.sym 72277 flash_io2_oe_SB_LUT4_O_I1[2]
.sym 72278 flash_io2_oe_SB_LUT4_O_I1[1]
.sym 72279 flash_io2_oe_SB_LUT4_O_I1[0]
.sym 72280 flash_io0_do_SB_LUT4_O_I2[2]
.sym 72283 soc.spimemio.xfer_io1_do_SB_LUT4_O_I2[0]
.sym 72285 soc.spimemio.xfer_io0_do_SB_LUT4_O_I2[3]
.sym 72290 soc.spimemio.xfer_io0_do_SB_LUT4_O_I2[3]
.sym 72292 soc.spimemio.xfer_io0_do_SB_LUT4_O_I2[0]
.sym 72295 flash_io0_do_SB_LUT4_O_I2[2]
.sym 72296 soc.spimemio.config_oe[3]
.sym 72297 flash_io2_oe_SB_LUT4_O_I1[1]
.sym 72298 flash_io2_oe_SB_LUT4_O_I1[0]
.sym 72299 soc.spimemio.xfer_resetn_SB_LUT4_I3_O[2]
.sym 72300 clk$SB_IO_IN_$glb_clk
.sym 72301 soc.spimemio.xfer_resetn_SB_LUT4_I3_1_O
.sym 72315 iomem_addr[10]
.sym 72318 soc.spimemio.xfer_clk
.sym 72322 soc.spimemio.xfer_csb
.sym 72326 soc.spimemio.xfer.count_SB_DFFESR_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2[2]
.sym 72329 soc.spimemio.din_tag[1]
.sym 72330 soc.spimemio.xfer.xfer_ddr
.sym 72343 soc.spimemio.din_tag[2]
.sym 72344 soc.spimemio.din_qspi
.sym 72350 soc.spimemio.xfer.xfer_rd_SB_LUT4_I2_O[1]
.sym 72351 soc.spimemio.xfer_io1_do_SB_LUT4_O_I2[0]
.sym 72355 soc.spimemio.din_tag[0]
.sym 72356 soc.spimemio.xfer_io0_do_SB_LUT4_O_I2[3]
.sym 72357 soc.spimemio.din_rd
.sym 72361 soc.spimemio.xfer_resetn_SB_LUT4_I3_O[2]
.sym 72363 soc.spimemio.xfer_resetn_SB_LUT4_I3_1_O
.sym 72365 flash_io0_do_SB_LUT4_O_I2[2]
.sym 72368 flash_io2_oe_SB_LUT4_O_I1[0]
.sym 72369 soc.spimemio.din_ddr
.sym 72371 soc.spimemio.xfer.count_SB_DFFESR_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2[2]
.sym 72377 soc.spimemio.din_qspi
.sym 72382 soc.spimemio.din_rd
.sym 72390 soc.spimemio.xfer_io0_do_SB_LUT4_O_I2[3]
.sym 72391 soc.spimemio.xfer.xfer_rd_SB_LUT4_I2_O[1]
.sym 72394 soc.spimemio.din_tag[0]
.sym 72401 soc.spimemio.din_qspi
.sym 72403 soc.spimemio.din_ddr
.sym 72407 soc.spimemio.din_tag[2]
.sym 72413 soc.spimemio.din_qspi
.sym 72415 soc.spimemio.din_ddr
.sym 72418 soc.spimemio.xfer_io1_do_SB_LUT4_O_I2[0]
.sym 72419 flash_io2_oe_SB_LUT4_O_I1[0]
.sym 72420 soc.spimemio.xfer.count_SB_DFFESR_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2[2]
.sym 72421 flash_io0_do_SB_LUT4_O_I2[2]
.sym 72422 soc.spimemio.xfer_resetn_SB_LUT4_I3_O[2]
.sym 72423 clk$SB_IO_IN_$glb_clk
.sym 72424 soc.spimemio.xfer_resetn_SB_LUT4_I3_1_O
.sym 72437 soc.spimemio.config_qspi_SB_LUT4_I0_O[1]
.sym 72438 soc.spimemio.din_qspi
.sym 72444 soc.spimemio.xfer_io0_do_SB_LUT4_O_I2[3]
.sym 72446 soc.spimemio.xfer.dummy_count_SB_DFFESR_Q_E[0]
.sym 72447 soc.spimemio.xfer.count_SB_DFFESR_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2[2]
.sym 72448 iomem_wdata[2]
.sym 72449 soc.spimemio.config_qspi_SB_LUT4_I1_O[1]
.sym 72453 iomem_addr[8]
.sym 72454 soc.spimemio.xfer.count_SB_DFFESR_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2[2]
.sym 72456 soc.spimemio_cfgreg_do[21]
.sym 72458 soc.spimemio.xfer.xfer_ddr
.sym 72468 soc.spimemio.state[5]
.sym 72471 soc.spimemio.din_tag_SB_DFFESR_Q_2_D[0]
.sym 72472 soc.spimemio.config_qspi_SB_LUT4_I0_O[2]
.sym 72475 soc.spimemio.state[8]
.sym 72477 soc.spimemio.din_tag_SB_DFFESR_Q_2_D[2]
.sym 72481 soc.spimemio.rd_wait_SB_LUT4_I3_O[1]
.sym 72483 soc.spimemio.rd_wait_SB_LUT4_I3_O[0]
.sym 72484 soc.spimemio.din_tag_SB_DFFESR_Q_E
.sym 72487 soc.spimemio.config_qspi_SB_LUT4_I0_O[1]
.sym 72494 soc.spimemio.config_qspi_SB_LUT4_I1_O[1]
.sym 72495 soc.spimemio.din_ddr_SB_LUT4_I0_I2[0]
.sym 72501 soc.spimemio.din_tag_SB_DFFESR_Q_2_D[2]
.sym 72511 soc.spimemio.din_tag_SB_DFFESR_Q_2_D[2]
.sym 72512 soc.spimemio.config_qspi_SB_LUT4_I0_O[1]
.sym 72513 soc.spimemio.rd_wait_SB_LUT4_I3_O[1]
.sym 72514 soc.spimemio.rd_wait_SB_LUT4_I3_O[0]
.sym 72526 soc.spimemio.din_tag_SB_DFFESR_Q_2_D[0]
.sym 72530 soc.spimemio.rd_wait_SB_LUT4_I3_O[1]
.sym 72532 soc.spimemio.state[8]
.sym 72535 soc.spimemio.state[5]
.sym 72536 soc.spimemio.config_qspi_SB_LUT4_I1_O[1]
.sym 72537 soc.spimemio.config_qspi_SB_LUT4_I0_O[2]
.sym 72542 soc.spimemio.rd_wait_SB_LUT4_I3_O[1]
.sym 72544 soc.spimemio.state[5]
.sym 72545 soc.spimemio.din_tag_SB_DFFESR_Q_E
.sym 72546 clk$SB_IO_IN_$glb_clk
.sym 72547 soc.spimemio.din_ddr_SB_LUT4_I0_I2[0]
.sym 72563 soc.spimemio.xfer.obuffer_SB_DFFE_Q_E
.sym 72567 soc.spimemio.xfer_io1_do_SB_LUT4_O_I2[0]
.sym 72568 soc.spimemio.xfer.obuffer_SB_DFFE_Q_E
.sym 72570 iomem_wdata[5]
.sym 72572 soc.spimemio.config_qspi_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_O_4_I2_SB_LUT4_O_1_I2[0]
.sym 72573 soc.spimemio.config_cont_SB_LUT4_I1_1_O[1]
.sym 72576 soc.spimemio.config_qspi_SB_LUT4_I0_O[2]
.sym 72581 flash_io0_do_SB_LUT4_O_I2[2]
.sym 72582 soc.spimemio.din_data[0]
.sym 72591 soc.spimemio.state_SB_DFF_Q_9_D_SB_LUT4_O_I3[1]
.sym 72592 soc.spimemio.state_SB_DFF_Q_4_D_SB_LUT4_O_I3[2]
.sym 72593 soc.spimemio.config_qspi_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_O_4_I2_SB_LUT4_O_1_I2[0]
.sym 72594 soc.spimemio.state_SB_DFF_Q_11_D_SB_LUT4_O_I3[2]
.sym 72598 soc.spimemio.state[8]
.sym 72599 soc.spimemio.rd_wait_SB_LUT4_I1_O_SB_LUT4_I3_O[2]
.sym 72600 soc.spimemio.config_qspi_SB_LUT4_I0_O[1]
.sym 72603 soc.spimemio.config_qspi_SB_LUT4_I0_O[2]
.sym 72605 soc.spimemio.state_SB_DFF_Q_10_D_SB_LUT4_O_I3[0]
.sym 72607 soc.spimemio.state[5]
.sym 72609 soc.spimemio.config_qspi_SB_LUT4_I1_O[1]
.sym 72612 soc.spimemio.rd_wait_SB_LUT4_I3_O[1]
.sym 72613 soc.spimemio.din_ddr_SB_LUT4_I0_I3[2]
.sym 72615 soc.spimemio.state[5]
.sym 72616 soc.spimemio_cfgreg_do[21]
.sym 72618 soc.spimemio_cfgreg_do[22]
.sym 72624 soc.spimemio.config_qspi_SB_LUT4_I0_O[1]
.sym 72625 soc.spimemio.din_ddr_SB_LUT4_I0_I3[2]
.sym 72629 soc.spimemio.state[8]
.sym 72630 soc.spimemio.state_SB_DFF_Q_4_D_SB_LUT4_O_I3[2]
.sym 72631 soc.spimemio.state_SB_DFF_Q_10_D_SB_LUT4_O_I3[0]
.sym 72634 soc.spimemio.config_qspi_SB_LUT4_I0_O[1]
.sym 72635 soc.spimemio.din_ddr_SB_LUT4_I0_I3[2]
.sym 72636 soc.spimemio.state[8]
.sym 72637 soc.spimemio.state[5]
.sym 72641 soc.spimemio.state_SB_DFF_Q_9_D_SB_LUT4_O_I3[1]
.sym 72642 soc.spimemio.din_ddr_SB_LUT4_I0_I3[2]
.sym 72646 soc.spimemio.config_qspi_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_O_4_I2_SB_LUT4_O_1_I2[0]
.sym 72648 soc.spimemio.state_SB_DFF_Q_10_D_SB_LUT4_O_I3[0]
.sym 72649 soc.spimemio.state_SB_DFF_Q_11_D_SB_LUT4_O_I3[2]
.sym 72652 soc.spimemio.config_qspi_SB_LUT4_I0_O[2]
.sym 72653 soc.spimemio_cfgreg_do[21]
.sym 72654 soc.spimemio.rd_wait_SB_LUT4_I1_O_SB_LUT4_I3_O[2]
.sym 72655 soc.spimemio_cfgreg_do[22]
.sym 72658 soc.spimemio.config_qspi_SB_LUT4_I1_O[1]
.sym 72659 soc.spimemio.din_ddr_SB_LUT4_I0_I3[2]
.sym 72660 soc.spimemio.config_qspi_SB_LUT4_I0_O[1]
.sym 72661 soc.spimemio.config_qspi_SB_LUT4_I0_O[2]
.sym 72664 soc.spimemio.din_ddr_SB_LUT4_I0_I3[2]
.sym 72665 soc.spimemio.state[5]
.sym 72666 soc.spimemio.rd_wait_SB_LUT4_I3_O[1]
.sym 72667 soc.spimemio.config_qspi_SB_LUT4_I0_O[1]
.sym 72669 clk$SB_IO_IN_$glb_clk
.sym 72683 soc.spimemio.xfer.last_fetch_SB_DFFSS_Q_S
.sym 72689 soc.spimemio.xfer_resetn_SB_LUT4_I3_1_O
.sym 72693 soc.spimemio.config_qspi_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_O_4_I2_SB_LUT4_O_1_I2[0]
.sym 72697 soc.spimemio.dout_data[3]
.sym 72700 soc.spimemio.config_qspi_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_O_4_I2_SB_LUT4_O_1_I2[0]
.sym 72704 soc.spimemio.config_qspi_SB_LUT4_I0_O[2]
.sym 72705 flash_io3_di
.sym 72712 soc.spimemio.din_ddr_SB_LUT4_I0_I2[0]
.sym 72713 soc.spimemio.din_ddr_SB_LUT4_I0_I3[2]
.sym 72714 soc.spimemio.rd_wait_SB_LUT4_I1_O_SB_LUT4_I3_O[2]
.sym 72716 soc.spimemio.config_qspi_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_O_4_I2_SB_LUT4_O_1_I2[0]
.sym 72717 soc.spimemio.din_ddr_SB_LUT4_I0_I2[2]
.sym 72718 soc.spimemio.state[7]
.sym 72720 soc.spimemio.state_SB_DFF_Q_10_D_SB_LUT4_O_I3[0]
.sym 72721 soc.spimemio.config_qspi_SB_LUT4_I0_O[1]
.sym 72723 soc.spimemio.din_ddr_SB_LUT4_I0_I2[3]
.sym 72724 soc.spimemio.state_SB_DFF_Q_5_D_SB_LUT4_O_I1[2]
.sym 72726 soc.spimemio.softreset_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I2_I3[0]
.sym 72728 soc.spimemio.config_qspi_SB_LUT4_I0_I3[2]
.sym 72731 soc.spimemio.din_ddr_SB_LUT4_I0_I2[3]
.sym 72734 soc.spimemio.config_cont_SB_LUT4_I1_1_O[1]
.sym 72736 soc.spimemio.config_qspi_SB_LUT4_I0_I3[2]
.sym 72740 soc.spimemio.state_SB_DFF_Q_10_D_SB_LUT4_O_I3[2]
.sym 72741 soc.spimemio.din_ddr_SB_LUT4_I0_I2[1]
.sym 72742 soc.spimemio.config_cont_SB_LUT4_I1_1_O[1]
.sym 72743 soc.spimemio.state[0]
.sym 72746 soc.spimemio.state_SB_DFF_Q_10_D_SB_LUT4_O_I3[2]
.sym 72747 soc.spimemio.config_qspi_SB_LUT4_I0_I3[2]
.sym 72748 soc.spimemio.state_SB_DFF_Q_10_D_SB_LUT4_O_I3[0]
.sym 72751 soc.spimemio.config_qspi_SB_LUT4_I0_I3[2]
.sym 72752 soc.spimemio.state[0]
.sym 72753 soc.spimemio.config_cont_SB_LUT4_I1_1_O[1]
.sym 72754 soc.spimemio.config_qspi_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_O_4_I2_SB_LUT4_O_1_I2[0]
.sym 72758 soc.spimemio.din_ddr_SB_LUT4_I0_I3[2]
.sym 72759 soc.spimemio.config_qspi_SB_LUT4_I0_O[1]
.sym 72763 soc.spimemio.config_cont_SB_LUT4_I1_1_O[1]
.sym 72764 soc.spimemio.din_ddr_SB_LUT4_I0_I2[3]
.sym 72765 soc.spimemio.state_SB_DFF_Q_5_D_SB_LUT4_O_I1[2]
.sym 72766 soc.spimemio.rd_wait_SB_LUT4_I1_O_SB_LUT4_I3_O[2]
.sym 72769 soc.spimemio.din_ddr_SB_LUT4_I0_I2[1]
.sym 72770 soc.spimemio.din_ddr_SB_LUT4_I0_I2[2]
.sym 72771 soc.spimemio.din_ddr_SB_LUT4_I0_I2[0]
.sym 72772 soc.spimemio.din_ddr_SB_LUT4_I0_I2[3]
.sym 72775 soc.spimemio.din_ddr_SB_LUT4_I0_I3[2]
.sym 72777 soc.spimemio.softreset_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I2_I3[0]
.sym 72781 soc.spimemio.config_cont_SB_LUT4_I1_1_O[1]
.sym 72782 soc.spimemio.state_SB_DFF_Q_10_D_SB_LUT4_O_I3[0]
.sym 72783 soc.spimemio.state[7]
.sym 72784 soc.spimemio.din_ddr_SB_LUT4_I0_I2[2]
.sym 72787 soc.spimemio.state_SB_DFF_Q_10_D_SB_LUT4_O_I3[0]
.sym 72788 soc.spimemio.din_ddr_SB_LUT4_I0_I2[0]
.sym 72790 soc.spimemio.state[0]
.sym 72792 clk$SB_IO_IN_$glb_clk
.sym 72806 soc.spimemio.din_ddr_SB_LUT4_I0_I2[0]
.sym 72812 soc.spimemio.state_SB_DFF_Q_5_D_SB_LUT4_O_I1[2]
.sym 72821 soc.spimemio.din_ddr_SB_LUT4_I0_I2[3]
.sym 72840 soc.spimemio_cfgreg_do[22]
.sym 72841 soc.spimemio.config_qspi_SB_LUT4_I1_I3[3]
.sym 72843 soc.spimemio.config_qspi_SB_LUT4_I0_I3[2]
.sym 72846 soc.spimemio.config_cont_SB_LUT4_I1_O[1]
.sym 72849 soc.spimemio.config_cont_SB_LUT4_I1_1_O[1]
.sym 72854 iomem_addr[21]
.sym 72862 soc.spimemio_cfgreg_do[21]
.sym 72864 soc.spimemio.config_qspi_SB_LUT4_I2_1_O[2]
.sym 72904 soc.spimemio.config_qspi_SB_LUT4_I1_I3[3]
.sym 72905 soc.spimemio_cfgreg_do[22]
.sym 72906 soc.spimemio_cfgreg_do[21]
.sym 72907 soc.spimemio.config_qspi_SB_LUT4_I0_I3[2]
.sym 72910 soc.spimemio.config_cont_SB_LUT4_I1_1_O[1]
.sym 72911 soc.spimemio.config_cont_SB_LUT4_I1_O[1]
.sym 72912 iomem_addr[21]
.sym 72913 soc.spimemio.config_qspi_SB_LUT4_I2_1_O[2]
.sym 72927 soc.mem_rdata[22]
.sym 72929 soc.spimemio.din_data_SB_DFFESS_Q_S
.sym 72935 soc.spimemio.config_qspi_SB_LUT4_I0_O[2]
.sym 72938 iomem_addr[13]
.sym 72941 soc.spimemio.rd_valid_SB_LUT4_I3_2_O_SB_LUT4_I2_O[3]
.sym 72942 soc.spimemio.rd_addr[12]
.sym 72943 soc.spimemio_cfgreg_do[21]
.sym 72944 UART_RX_SB_LUT4_I1_I0[3]
.sym 72945 iomem_addr[8]
.sym 72947 flash_clk_SB_LUT4_I1_I2[3]
.sym 72951 $PACKER_VCC_NET
.sym 72952 soc.spimemio.rd_addr[2]
.sym 72958 soc.spimemio.rd_valid_SB_LUT4_I3_I0[0]
.sym 72963 soc.spimemio.rd_valid_SB_LUT4_I3_I0[1]
.sym 72965 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[5]
.sym 72966 iomem_addr[7]
.sym 72969 soc.spimemio.rd_valid_SB_LUT4_I3_I0[2]
.sym 72970 soc.spimemio.config_qspi_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_O_4_I2_SB_LUT4_O_1_I2[0]
.sym 72972 soc.spimemio.rd_valid
.sym 72973 soc.spimemio.rd_inc
.sym 72977 soc.spimemio_cfgreg_do[18]
.sym 72980 soc.spimemio.config_cont_SB_LUT4_I1_O[1]
.sym 72987 iomem_addr[18]
.sym 72991 soc.spimemio.rd_inc
.sym 72992 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[5]
.sym 72994 iomem_addr[7]
.sym 73021 soc.spimemio.rd_valid
.sym 73022 soc.spimemio.rd_valid_SB_LUT4_I3_I0[0]
.sym 73023 soc.spimemio.rd_valid_SB_LUT4_I3_I0[1]
.sym 73024 soc.spimemio.rd_valid_SB_LUT4_I3_I0[2]
.sym 73027 soc.spimemio.config_cont_SB_LUT4_I1_O[1]
.sym 73028 soc.spimemio_cfgreg_do[18]
.sym 73029 iomem_addr[18]
.sym 73030 soc.spimemio.config_qspi_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_O_4_I2_SB_LUT4_O_1_I2[0]
.sym 73037 soc.spimemio.softreset_SB_LUT4_I2_O_SB_LUT4_I2_O_$glb_ce
.sym 73038 clk$SB_IO_IN_$glb_clk
.sym 73052 soc.spimemio.rd_addr[7]
.sym 73059 iomem_addr[5]
.sym 73060 iomem_addr[6]
.sym 73061 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[5]
.sym 73062 soc.spimemio.rd_valid_SB_LUT4_I3_I0[0]
.sym 73068 flash_io0_do_SB_LUT4_O_I2[2]
.sym 73071 soc.spimemio.rd_addr[8]
.sym 73072 soc.simpleuart.send_dummy_SB_LUT4_I3_I2[1]
.sym 73081 soc.spimemio.rd_addr[7]
.sym 73082 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[10]
.sym 73083 soc.spimemio.buffer[2]
.sym 73086 soc.spimemio.rd_inc
.sym 73087 iomem_addr[12]
.sym 73088 iomem_addr[16]
.sym 73090 soc.spimemio.rd_addr[16]
.sym 73091 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[3]
.sym 73092 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[11]
.sym 73093 iomem_addr[7]
.sym 73094 soc.spimemio.rd_inc
.sym 73096 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[13]
.sym 73099 iomem_addr[13]
.sym 73100 iomem_addr[2]
.sym 73107 iomem_addr[15]
.sym 73108 soc.spimemio.rd_addr[2]
.sym 73110 iomem_addr[5]
.sym 73114 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[13]
.sym 73115 iomem_addr[15]
.sym 73116 soc.spimemio.rd_inc
.sym 73121 soc.spimemio.rd_addr[2]
.sym 73122 iomem_addr[2]
.sym 73126 soc.spimemio.buffer[2]
.sym 73133 soc.spimemio.rd_inc
.sym 73134 iomem_addr[2]
.sym 73135 soc.spimemio.rd_addr[2]
.sym 73138 soc.spimemio.rd_addr[16]
.sym 73139 iomem_addr[7]
.sym 73140 soc.spimemio.rd_addr[7]
.sym 73141 iomem_addr[16]
.sym 73144 soc.spimemio.rd_inc
.sym 73145 iomem_addr[13]
.sym 73147 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[11]
.sym 73150 iomem_addr[12]
.sym 73151 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[10]
.sym 73152 soc.spimemio.rd_inc
.sym 73156 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[3]
.sym 73157 iomem_addr[5]
.sym 73158 soc.spimemio.rd_inc
.sym 73160 soc.spimemio.softreset_SB_LUT4_I2_O_SB_LUT4_I2_O_$glb_ce
.sym 73161 clk$SB_IO_IN_$glb_clk
.sym 73175 soc.spimemio.rd_valid_SB_LUT4_I3_I0[1]
.sym 73176 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[10]
.sym 73177 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[3]
.sym 73180 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[11]
.sym 73182 soc.spimemio.rd_inc
.sym 73183 soc.spimemio.rd_addr[2]
.sym 73184 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[13]
.sym 73185 iomem_wdata[3]
.sym 73186 soc.spimemio.rd_addr[16]
.sym 73187 soc.spimemio.buffer[9]
.sym 73188 soc.simpleuart.send_dummy_SB_LUT4_I3_I2_SB_LUT4_I1_O
.sym 73189 soc.spimemio.dout_data[3]
.sym 73191 soc.simpleuart.send_dummy_SB_LUT4_I3_I2_SB_LUT4_I1_I0[31]
.sym 73196 iomem_addr[9]
.sym 73204 soc.spimemio.rd_addr[10]
.sym 73205 soc.spimemio.dout_data[2]
.sym 73206 soc.spimemio.buffer_SB_DFFE_Q_9_E
.sym 73208 soc.spimemio.rd_valid_SB_LUT4_I3_2_O_SB_LUT4_I2_O_SB_LUT4_O_I2[3]
.sym 73209 iomem_addr[15]
.sym 73210 soc.spimemio.dout_data[1]
.sym 73211 soc.spimemio.rd_addr[5]
.sym 73212 soc.spimemio.rd_addr[15]
.sym 73213 soc.spimemio.rd_valid_SB_LUT4_I3_2_O_SB_LUT4_I2_O_SB_LUT4_O_I2[2]
.sym 73214 iomem_addr[13]
.sym 73216 soc.spimemio.dout_data[4]
.sym 73217 soc.spimemio.rd_addr[13]
.sym 73219 iomem_addr[13]
.sym 73220 iomem_addr[8]
.sym 73226 iomem_addr[10]
.sym 73228 iomem_addr[5]
.sym 73231 soc.spimemio.rd_addr[8]
.sym 73232 soc.spimemio.rd_valid_SB_LUT4_I3_2_O_SB_LUT4_I2_O_SB_LUT4_O_I3[3]
.sym 73237 soc.spimemio.rd_valid_SB_LUT4_I3_2_O_SB_LUT4_I2_O_SB_LUT4_O_I2[3]
.sym 73238 soc.spimemio.rd_valid_SB_LUT4_I3_2_O_SB_LUT4_I2_O_SB_LUT4_O_I3[3]
.sym 73239 soc.spimemio.rd_addr[13]
.sym 73240 iomem_addr[13]
.sym 73243 iomem_addr[15]
.sym 73244 soc.spimemio.rd_addr[10]
.sym 73245 soc.spimemio.rd_addr[15]
.sym 73246 iomem_addr[10]
.sym 73250 soc.spimemio.dout_data[2]
.sym 73255 soc.spimemio.rd_addr[15]
.sym 73256 soc.spimemio.rd_addr[13]
.sym 73257 iomem_addr[15]
.sym 73258 iomem_addr[13]
.sym 73261 iomem_addr[8]
.sym 73262 iomem_addr[15]
.sym 73263 soc.spimemio.rd_addr[8]
.sym 73264 soc.spimemio.rd_addr[15]
.sym 73267 iomem_addr[5]
.sym 73268 soc.spimemio.rd_valid_SB_LUT4_I3_2_O_SB_LUT4_I2_O_SB_LUT4_O_I2[2]
.sym 73269 soc.spimemio.rd_addr[5]
.sym 73270 soc.spimemio.rd_valid_SB_LUT4_I3_2_O_SB_LUT4_I2_O_SB_LUT4_O_I2[3]
.sym 73276 soc.spimemio.dout_data[4]
.sym 73280 soc.spimemio.dout_data[1]
.sym 73283 soc.spimemio.buffer_SB_DFFE_Q_9_E
.sym 73284 clk$SB_IO_IN_$glb_clk
.sym 73300 iomem_addr[10]
.sym 73304 iomem_addr[18]
.sym 73305 iomem_addr[15]
.sym 73306 iomem_addr[2]
.sym 73308 soc.spimemio.rd_addr[10]
.sym 73309 iomem_addr[15]
.sym 73310 soc.cpu.mem_rdata_SB_LUT4_O_15_I0_SB_LUT4_O_2_I3[2]
.sym 73311 iomem_addr[4]
.sym 73313 soc.mem_rdata[22]
.sym 73314 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I1_O[1]
.sym 73316 flash_io0_oe_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O[1]
.sym 73319 soc.spimemio.buffer[4]
.sym 73320 soc.spimemio.buffer[6]
.sym 73321 soc.spimemio.buffer[1]
.sym 73327 iomem_addr[4]
.sym 73329 flash_clk_SB_LUT4_I1_O[0]
.sym 73330 soc.spimemio.rd_valid_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2[3]
.sym 73332 iomem_addr[8]
.sym 73333 soc.spimemio.rd_valid_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[3]
.sym 73334 soc.spimemio.rd_addr[14]
.sym 73335 iomem_addr[3]
.sym 73336 soc.spimemio.rd_addr[3]
.sym 73337 flash_clk_SB_LUT4_I1_O[2]
.sym 73338 soc.spimemio.rd_addr[8]
.sym 73339 soc.spimemio.dout_data[6]
.sym 73340 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I1_O[1]
.sym 73341 flash_clk_SB_LUT4_I1_O[3]
.sym 73343 soc.spimemio.rd_valid_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2[2]
.sym 73344 soc.simpleuart.send_dummy_SB_LUT4_I3_I2[1]
.sym 73345 soc.spimemio.buffer_SB_DFFE_Q_9_E
.sym 73346 soc.spimemio.rd_valid_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[2]
.sym 73347 soc.simpleuart.send_dummy_SB_LUT4_I3_O[0]
.sym 73348 soc.spimemio.rd_addr[4]
.sym 73349 soc.simpleuart.send_dummy_SB_LUT4_I1_O[1]
.sym 73351 soc.simpleuart.send_dummy_SB_LUT4_I3_I2_SB_LUT4_I1_I0[31]
.sym 73352 iomem_addr[14]
.sym 73353 soc.spimemio.dout_data[7]
.sym 73354 flash_clk_SB_LUT4_I1_O[1]
.sym 73356 UART_TX_SB_DFFESS_Q_S[2]
.sym 73360 soc.spimemio.rd_valid_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[3]
.sym 73361 soc.spimemio.rd_addr[14]
.sym 73362 iomem_addr[14]
.sym 73363 soc.spimemio.rd_valid_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[2]
.sym 73366 soc.spimemio.dout_data[6]
.sym 73375 soc.spimemio.dout_data[7]
.sym 73378 soc.spimemio.rd_addr[4]
.sym 73379 iomem_addr[4]
.sym 73380 iomem_addr[8]
.sym 73381 soc.spimemio.rd_addr[8]
.sym 73384 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I1_O[1]
.sym 73385 soc.simpleuart.send_dummy_SB_LUT4_I3_I2[1]
.sym 73386 soc.simpleuart.send_dummy_SB_LUT4_I1_O[1]
.sym 73390 iomem_addr[3]
.sym 73391 soc.spimemio.rd_addr[3]
.sym 73392 soc.spimemio.rd_valid_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2[3]
.sym 73393 soc.spimemio.rd_valid_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2[2]
.sym 73396 soc.simpleuart.send_dummy_SB_LUT4_I3_O[0]
.sym 73397 soc.simpleuart.send_dummy_SB_LUT4_I3_I2[1]
.sym 73398 UART_TX_SB_DFFESS_Q_S[2]
.sym 73399 soc.simpleuart.send_dummy_SB_LUT4_I3_I2_SB_LUT4_I1_I0[31]
.sym 73402 flash_clk_SB_LUT4_I1_O[3]
.sym 73403 flash_clk_SB_LUT4_I1_O[0]
.sym 73404 flash_clk_SB_LUT4_I1_O[2]
.sym 73405 flash_clk_SB_LUT4_I1_O[1]
.sym 73406 soc.spimemio.buffer_SB_DFFE_Q_9_E
.sym 73407 clk$SB_IO_IN_$glb_clk
.sym 73417 soc.simpleuart.send_dummy_SB_LUT4_I3_O[0]
.sym 73420 soc.mem_rdata[24]
.sym 73423 soc.spimemio.rd_addr[12]
.sym 73424 soc.spimemio.rd_addr[8]
.sym 73425 soc.simpleuart.send_dummy_SB_LUT4_I3_O[0]
.sym 73427 soc.spimemio.buffer[7]
.sym 73428 iomem_addr[15]
.sym 73429 soc.spimemio.rd_valid_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[3]
.sym 73431 flash_io0_do_SB_LUT4_O_I2[2]
.sym 73432 iomem_addr[16]
.sym 73433 soc.spimemio.rd_valid_SB_LUT4_I3_2_O_SB_LUT4_I2_O[3]
.sym 73435 soc.spimemio_cfgreg_do[21]
.sym 73438 soc.simpleuart.send_dummy_SB_LUT4_I3_O[0]
.sym 73439 flash_clk_SB_LUT4_I1_I2[3]
.sym 73441 soc.mem_rdata[16]
.sym 73442 soc.simpleuart.send_dummy_SB_LUT4_I3_I2_SB_LUT4_I1_O
.sym 73443 UART_RX_SB_LUT4_I1_I0[3]
.sym 73444 flash_clk_SB_LUT4_I1_I2[3]
.sym 73455 soc.cpu.mem_rdata_SB_LUT4_O_10_I0_SB_LUT4_O_2_I3[2]
.sym 73456 soc.spimemio.rd_valid_SB_LUT4_I3_2_O_SB_LUT4_I2_O_SB_LUT4_I0_O[0]
.sym 73457 flash_clk_SB_LUT4_I1_I2[3]
.sym 73459 soc.spimemio.buffer[9]
.sym 73460 soc.cpu.mem_rdata_SB_LUT4_O_12_I0_SB_LUT4_O_1_I3[2]
.sym 73464 flash_csb_SB_LUT4_I1_O[3]
.sym 73465 soc.cpu.mem_rdata_SB_LUT4_O_10_I0[3]
.sym 73467 soc.cpu.mem_rdata_SB_LUT4_O_10_I0[0]
.sym 73468 flash_csb_SB_LUT4_I1_O_SB_LUT4_O_1_I3[1]
.sym 73475 soc.spimem_rdata[4]
.sym 73477 soc.cpu.mem_rdata_SB_LUT4_O_10_I0[2]
.sym 73478 flash_csb_SB_LUT4_I1_O_SB_LUT4_O_1_I3[0]
.sym 73479 soc.spimemio.buffer[4]
.sym 73481 soc.spimemio.buffer[1]
.sym 73485 soc.spimemio.buffer[1]
.sym 73490 soc.spimemio.buffer[4]
.sym 73495 soc.spimemio.rd_valid_SB_LUT4_I3_2_O_SB_LUT4_I2_O_SB_LUT4_I0_O[0]
.sym 73497 flash_csb_SB_LUT4_I1_O_SB_LUT4_O_1_I3[1]
.sym 73501 flash_csb_SB_LUT4_I1_O_SB_LUT4_O_1_I3[0]
.sym 73503 soc.cpu.mem_rdata_SB_LUT4_O_10_I0_SB_LUT4_O_2_I3[2]
.sym 73504 flash_csb_SB_LUT4_I1_O_SB_LUT4_O_1_I3[1]
.sym 73507 soc.spimemio.buffer[9]
.sym 73513 soc.cpu.mem_rdata_SB_LUT4_O_12_I0_SB_LUT4_O_1_I3[2]
.sym 73514 flash_csb_SB_LUT4_I1_O_SB_LUT4_O_1_I3[1]
.sym 73515 flash_csb_SB_LUT4_I1_O_SB_LUT4_O_1_I3[0]
.sym 73519 flash_csb_SB_LUT4_I1_O_SB_LUT4_O_1_I3[1]
.sym 73520 flash_csb_SB_LUT4_I1_O_SB_LUT4_O_1_I3[0]
.sym 73521 soc.spimem_rdata[4]
.sym 73522 flash_csb_SB_LUT4_I1_O[3]
.sym 73525 flash_clk_SB_LUT4_I1_I2[3]
.sym 73526 soc.cpu.mem_rdata_SB_LUT4_O_10_I0[3]
.sym 73527 soc.cpu.mem_rdata_SB_LUT4_O_10_I0[0]
.sym 73528 soc.cpu.mem_rdata_SB_LUT4_O_10_I0[2]
.sym 73529 soc.spimemio.softreset_SB_LUT4_I2_O_SB_LUT4_I2_O_$glb_ce
.sym 73530 clk$SB_IO_IN_$glb_clk
.sym 73542 soc.cpu.mem_rdata_q[22]
.sym 73543 RESET$SB_IO_IN
.sym 73544 soc.simpleuart.send_dummy_SB_LUT4_I1_O[2]
.sym 73547 soc.spimemio.rd_addr[5]
.sym 73551 iomem_addr[8]
.sym 73552 flash_csb_SB_LUT4_I1_O[3]
.sym 73556 soc.mem_rdata[24]
.sym 73558 soc.simpleuart.send_dummy_SB_LUT4_I1_O[1]
.sym 73559 $PACKER_VCC_NET
.sym 73560 soc.spimemio.rd_valid_SB_LUT4_I3_2_O_SB_LUT4_I2_O[1]
.sym 73563 soc.simpleuart.send_dummy_SB_LUT4_I3_I2[1]
.sym 73565 $PACKER_VCC_NET
.sym 73567 UART_TX_SB_DFFESS_Q_S[1]
.sym 73574 flash_csb_SB_LUT4_I1_O_SB_LUT4_O_1_I3[0]
.sym 73575 flash_csb_SB_LUT4_I1_O_SB_LUT4_O_1_I3[1]
.sym 73576 soc.cpu.mem_rdata_SB_LUT4_O_12_I0[0]
.sym 73577 soc.spimemio.rd_valid_SB_LUT4_I3_2_O_SB_LUT4_I2_O[2]
.sym 73578 soc.spimemio.rd_valid_SB_LUT4_I3_2_O_SB_LUT4_I2_O[1]
.sym 73579 soc.cpu.mem_rdata_SB_LUT4_O_12_I0[3]
.sym 73581 soc.spimemio.buffer[22]
.sym 73582 soc.cpu.mem_rdata_SB_LUT4_O_15_I0_SB_LUT4_O_2_I3[2]
.sym 73583 flash_clk_SB_LUT4_I1_O[2]
.sym 73584 flash_io0_oe_SB_LUT4_I1_O_SB_LUT4_O_1_I2[0]
.sym 73585 soc.spimemio.rd_valid_SB_LUT4_I3_2_O_SB_LUT4_I2_O[0]
.sym 73586 soc.cpu.mem_rdata_SB_LUT4_O_12_I0[2]
.sym 73592 flash_csb_SB_LUT4_I1_O[3]
.sym 73593 soc.spimemio.rd_valid_SB_LUT4_I3_2_O_SB_LUT4_I2_O[3]
.sym 73595 soc.spimemio.rd_valid_SB_LUT4_I3_2_O_SB_LUT4_I2_O_SB_LUT4_I0_O[0]
.sym 73599 flash_clk_SB_LUT4_I1_I2[3]
.sym 73601 soc.spimem_rdata[22]
.sym 73602 soc.spimemio.buffer[10]
.sym 73608 soc.spimemio.buffer[10]
.sym 73613 soc.cpu.mem_rdata_SB_LUT4_O_15_I0_SB_LUT4_O_2_I3[2]
.sym 73614 flash_csb_SB_LUT4_I1_O_SB_LUT4_O_1_I3[0]
.sym 73615 flash_csb_SB_LUT4_I1_O_SB_LUT4_O_1_I3[1]
.sym 73619 flash_csb_SB_LUT4_I1_O[3]
.sym 73620 flash_io0_oe_SB_LUT4_I1_O_SB_LUT4_O_1_I2[0]
.sym 73621 flash_clk_SB_LUT4_I1_O[2]
.sym 73624 flash_clk_SB_LUT4_I1_I2[3]
.sym 73625 soc.cpu.mem_rdata_SB_LUT4_O_12_I0[2]
.sym 73626 soc.cpu.mem_rdata_SB_LUT4_O_12_I0[0]
.sym 73627 soc.cpu.mem_rdata_SB_LUT4_O_12_I0[3]
.sym 73633 soc.spimemio.buffer[22]
.sym 73642 soc.spimemio.rd_valid_SB_LUT4_I3_2_O_SB_LUT4_I2_O[2]
.sym 73643 soc.spimemio.rd_valid_SB_LUT4_I3_2_O_SB_LUT4_I2_O[0]
.sym 73644 soc.spimemio.rd_valid_SB_LUT4_I3_2_O_SB_LUT4_I2_O[3]
.sym 73645 soc.spimemio.rd_valid_SB_LUT4_I3_2_O_SB_LUT4_I2_O[1]
.sym 73648 flash_csb_SB_LUT4_I1_O[3]
.sym 73649 flash_csb_SB_LUT4_I1_O_SB_LUT4_O_1_I3[1]
.sym 73650 soc.spimem_rdata[22]
.sym 73651 soc.spimemio.rd_valid_SB_LUT4_I3_2_O_SB_LUT4_I2_O_SB_LUT4_I0_O[0]
.sym 73652 soc.spimemio.softreset_SB_LUT4_I2_O_SB_LUT4_I2_O_$glb_ce
.sym 73653 clk$SB_IO_IN_$glb_clk
.sym 73665 soc.cpu.decoded_rs2_SB_DFFE_Q_1_D_SB_LUT4_O_I3[3]
.sym 73667 soc.simpleuart.send_dummy_SB_LUT4_I3_O[0]
.sym 73672 flash_io0_oe_SB_LUT4_I1_O_SB_LUT4_O_1_I2[0]
.sym 73677 soc.spimemio.buffer[22]
.sym 73679 $PACKER_VCC_NET
.sym 73682 soc.mem_rdata[20]
.sym 73684 UP_DWN$SB_IO_IN
.sym 73685 soc.simpleuart.send_dummy
.sym 73688 soc.spimemio.buffer[10]
.sym 73689 soc.spimemio.dout_data[3]
.sym 73696 soc.spimemio.buffer[20]
.sym 73697 soc.cpu.mem_rdata_SB_LUT4_O_15_I0[2]
.sym 73702 soc.spimemio.buffer[17]
.sym 73703 soc.cpu.mem_rdata_SB_LUT4_O_15_I0[3]
.sym 73705 soc.spimem_rdata[16]
.sym 73706 soc.spimemio.buffer[16]
.sym 73707 soc.cpu.mem_rdata_SB_LUT4_O_15_I0[0]
.sym 73710 soc.spimemio.rd_valid_SB_LUT4_I3_2_O_SB_LUT4_I2_O_SB_LUT4_I0_O[0]
.sym 73714 flash_clk_SB_LUT4_I1_I2[3]
.sym 73718 soc.spimemio.buffer[19]
.sym 73721 flash_csb_SB_LUT4_I1_O[3]
.sym 73722 flash_csb_SB_LUT4_I1_O_SB_LUT4_O_1_I3[1]
.sym 73723 soc.spimem_rdata[20]
.sym 73725 soc.spimem_rdata[17]
.sym 73729 soc.spimem_rdata[17]
.sym 73730 soc.spimemio.rd_valid_SB_LUT4_I3_2_O_SB_LUT4_I2_O_SB_LUT4_I0_O[0]
.sym 73731 flash_csb_SB_LUT4_I1_O[3]
.sym 73732 flash_csb_SB_LUT4_I1_O_SB_LUT4_O_1_I3[1]
.sym 73735 soc.spimemio.buffer[16]
.sym 73743 soc.spimemio.buffer[19]
.sym 73748 soc.spimemio.buffer[20]
.sym 73753 soc.cpu.mem_rdata_SB_LUT4_O_15_I0[0]
.sym 73754 soc.cpu.mem_rdata_SB_LUT4_O_15_I0[2]
.sym 73755 flash_clk_SB_LUT4_I1_I2[3]
.sym 73756 soc.cpu.mem_rdata_SB_LUT4_O_15_I0[3]
.sym 73762 soc.spimemio.buffer[17]
.sym 73765 soc.spimem_rdata[20]
.sym 73766 soc.spimemio.rd_valid_SB_LUT4_I3_2_O_SB_LUT4_I2_O_SB_LUT4_I0_O[0]
.sym 73767 flash_csb_SB_LUT4_I1_O[3]
.sym 73768 flash_csb_SB_LUT4_I1_O_SB_LUT4_O_1_I3[1]
.sym 73771 flash_csb_SB_LUT4_I1_O_SB_LUT4_O_1_I3[1]
.sym 73772 flash_csb_SB_LUT4_I1_O[3]
.sym 73773 soc.spimemio.rd_valid_SB_LUT4_I3_2_O_SB_LUT4_I2_O_SB_LUT4_I0_O[0]
.sym 73774 soc.spimem_rdata[16]
.sym 73775 soc.spimemio.softreset_SB_LUT4_I2_O_SB_LUT4_I2_O_$glb_ce
.sym 73776 clk$SB_IO_IN_$glb_clk
.sym 73790 UART_TX_SB_DFFESS_Q_S[2]
.sym 73794 soc.spimemio.buffer[16]
.sym 73798 soc.spimemio.buffer[17]
.sym 73800 soc.spimemio.buffer[20]
.sym 73804 flash_io0_oe_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O[1]
.sym 73805 soc.mem_rdata[22]
.sym 73806 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I1_O[1]
.sym 73807 soc.mem_rdata[16]
.sym 73812 soc.spimemio.buffer[6]
.sym 73813 soc.mem_rdata[27]
.sym 73819 flash_csb_SB_LUT4_I1_O_SB_LUT4_O_1_I3[0]
.sym 73820 flash_csb_SB_LUT4_I1_O[3]
.sym 73821 soc.spimem_rdata[21]
.sym 73822 soc.simpleuart.send_dummy_SB_LUT4_I3_I2[1]
.sym 73823 soc.spimemio.dout_data[0]
.sym 73824 flash_csb_SB_LUT4_I1_O_SB_LUT4_O_1_I3[1]
.sym 73827 flash_clk_SB_LUT4_I1_I2[3]
.sym 73828 flash_csb_SB_LUT4_I1_O[3]
.sym 73829 soc.spimem_rdata[24]
.sym 73830 soc.simpleuart.send_dummy_SB_LUT4_I1_O[1]
.sym 73832 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I1_O[1]
.sym 73833 soc.cpu.mem_rdata_SB_LUT4_O_4_I0[0]
.sym 73835 UART_TX_SB_DFFESS_Q_S[0]
.sym 73837 UART_TX_SB_DFFESS_Q_S[1]
.sym 73840 UART_TX_SB_DFFESS_Q_S[2]
.sym 73842 soc.simpleuart.send_dummy_SB_LUT4_I1_O[2]
.sym 73845 soc.simpleuart.send_dummy
.sym 73847 soc.simpleuart.send_dummy_SB_LUT4_I1_O[0]
.sym 73848 soc.simpleuart.send_dummy_SB_LUT4_I1_O[3]
.sym 73849 soc.spimemio.dout_data[3]
.sym 73850 flash_io0_oe_SB_LUT4_I1_O[2]
.sym 73852 flash_csb_SB_LUT4_I1_O[3]
.sym 73853 soc.cpu.mem_rdata_SB_LUT4_O_4_I0[0]
.sym 73854 flash_io0_oe_SB_LUT4_I1_O[2]
.sym 73855 soc.spimem_rdata[24]
.sym 73858 soc.simpleuart.send_dummy_SB_LUT4_I1_O[0]
.sym 73859 soc.simpleuart.send_dummy_SB_LUT4_I1_O[1]
.sym 73860 soc.simpleuart.send_dummy_SB_LUT4_I1_O[2]
.sym 73861 soc.simpleuart.send_dummy_SB_LUT4_I1_O[3]
.sym 73864 soc.spimemio.dout_data[0]
.sym 73871 UART_TX_SB_DFFESS_Q_S[0]
.sym 73872 UART_TX_SB_DFFESS_Q_S[2]
.sym 73873 UART_TX_SB_DFFESS_Q_S[1]
.sym 73877 soc.simpleuart.send_dummy
.sym 73878 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I1_O[1]
.sym 73879 soc.simpleuart.send_dummy_SB_LUT4_I3_I2[1]
.sym 73883 UART_TX_SB_DFFESS_Q_S[1]
.sym 73884 flash_clk_SB_LUT4_I1_I2[3]
.sym 73885 flash_csb_SB_LUT4_I1_O[3]
.sym 73889 soc.spimemio.dout_data[3]
.sym 73894 flash_csb_SB_LUT4_I1_O[3]
.sym 73895 flash_csb_SB_LUT4_I1_O_SB_LUT4_O_1_I3[0]
.sym 73896 flash_csb_SB_LUT4_I1_O_SB_LUT4_O_1_I3[1]
.sym 73897 soc.spimem_rdata[21]
.sym 73898 soc.spimemio.softreset_SB_LUT4_I2_O_SB_LUT4_I2_O_$glb_ce
.sym 73899 clk$SB_IO_IN_$glb_clk
.sym 73911 soc.cpu.decoded_rs1_SB_DFFE_Q_1_D_SB_LUT4_O_I2[0]
.sym 73912 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_6_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I1_O
.sym 73913 soc.mem_rdata[24]
.sym 73915 soc.spimem_rdata[21]
.sym 73916 soc.simpleuart.send_dummy_SB_LUT4_I3_I2[1]
.sym 73927 UART_RX_SB_LUT4_I1_I0[3]
.sym 73929 soc.cpu.mem_la_firstword_xfer_SB_LUT4_I3_O[3]
.sym 73932 soc.cpu.last_mem_valid_SB_DFFSR_Q_D[1]
.sym 73933 soc.mem_rdata[16]
.sym 73945 soc.spimemio.dout_data[7]
.sym 73946 soc.spimemio.dout_data[2]
.sym 73948 soc.spimem_rdata[27]
.sym 73949 flash_io0_oe_SB_LUT4_I1_O[2]
.sym 73962 soc.spimem_rdata[26]
.sym 73963 soc.cpu.mem_rdata_SB_LUT4_O_1_I0[0]
.sym 73966 soc.cpu.mem_rdata_SB_LUT4_O_2_I0[0]
.sym 73967 flash_csb_SB_LUT4_I1_O[3]
.sym 73972 soc.spimemio.buffer[6]
.sym 73987 soc.spimem_rdata[26]
.sym 73988 soc.cpu.mem_rdata_SB_LUT4_O_2_I0[0]
.sym 73989 flash_csb_SB_LUT4_I1_O[3]
.sym 73990 flash_io0_oe_SB_LUT4_I1_O[2]
.sym 73993 flash_io0_oe_SB_LUT4_I1_O[2]
.sym 73994 flash_csb_SB_LUT4_I1_O[3]
.sym 73995 soc.cpu.mem_rdata_SB_LUT4_O_1_I0[0]
.sym 73996 soc.spimem_rdata[27]
.sym 74001 soc.spimemio.dout_data[2]
.sym 74007 soc.spimemio.buffer[6]
.sym 74019 soc.spimemio.dout_data[7]
.sym 74021 soc.spimemio.softreset_SB_LUT4_I2_O_SB_LUT4_I2_O_$glb_ce
.sym 74022 clk$SB_IO_IN_$glb_clk
.sym 74039 soc.simpleuart.send_dummy_SB_DFFESS_Q_E
.sym 74049 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1[0]
.sym 74051 soc.mem_rdata[27]
.sym 74052 $PACKER_VCC_NET
.sym 74057 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_6_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O[1]
.sym 74058 $PACKER_VCC_NET
.sym 74059 soc.cpu.decoded_rs2_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I3[1]
.sym 74067 soc.spimemio.buffer[13]
.sym 74075 soc.cpu.mem_xfer_SB_LUT4_O_I1[1]
.sym 74076 soc.cpu.mem_valid_SB_DFFESR_Q_E_SB_LUT4_O_I0[1]
.sym 74081 soc.mem_valid
.sym 74088 flash_io0_oe_SB_LUT4_I1_O[2]
.sym 74105 soc.mem_valid
.sym 74107 soc.cpu.mem_valid_SB_DFFESR_Q_E_SB_LUT4_O_I0[1]
.sym 74116 flash_io0_oe_SB_LUT4_I1_O[2]
.sym 74118 soc.cpu.mem_xfer_SB_LUT4_O_I1[1]
.sym 74141 soc.spimemio.buffer[13]
.sym 74144 soc.spimemio.softreset_SB_LUT4_I2_O_SB_LUT4_I2_O_$glb_ce
.sym 74145 clk$SB_IO_IN_$glb_clk
.sym 74157 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I0_O[3]
.sym 74161 soc.spimemio.buffer[13]
.sym 74172 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[0]
.sym 74174 soc.mem_rdata[20]
.sym 74175 soc.mem_rdata[20]
.sym 74177 soc.cpu.decoded_rs2_SB_DFFE_Q_1_D_SB_LUT4_O_I3[3]
.sym 74179 $PACKER_VCC_NET
.sym 74182 soc.cpu.decoded_rd_SB_DFFE_Q_2_D_SB_LUT4_O_I3[1]
.sym 74189 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_O_I2[2]
.sym 74191 soc.cpu.decoded_rd_SB_DFFE_Q_2_D_SB_LUT4_O_I3[1]
.sym 74192 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_6_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 74195 soc.cpu.mem_rdata_latched_SB_LUT4_O_2_I0[1]
.sym 74197 flash_io0_oe_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_I1_O[0]
.sym 74199 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 74200 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_O_I1[0]
.sym 74203 soc.mem_rdata[20]
.sym 74204 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[2]
.sym 74207 flash_io0_oe_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O[3]
.sym 74208 soc.cpu.mem_16bit_buffer[6]
.sym 74209 soc.cpu.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I2_O[1]
.sym 74211 soc.cpu.decoded_rs2_SB_DFFE_Q_4_D_SB_LUT4_O_I3[2]
.sym 74212 soc.cpu.decoded_rs2_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1[0]
.sym 74213 soc.cpu.decoded_imm_j_SB_DFFE_Q_18_D_SB_LUT4_O_I1_SB_LUT4_O_I1[1]
.sym 74214 flash_io0_oe_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_I1_O[3]
.sym 74215 flash_io0_oe_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O[3]
.sym 74221 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[2]
.sym 74222 flash_io0_oe_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O[3]
.sym 74223 soc.mem_rdata[20]
.sym 74234 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_O_I2[2]
.sym 74235 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_6_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 74236 soc.cpu.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I2_O[1]
.sym 74239 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_O_I2[2]
.sym 74241 soc.cpu.decoded_rs2_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1[0]
.sym 74242 flash_io0_oe_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_I1_O[0]
.sym 74248 soc.cpu.decoded_rd_SB_DFFE_Q_2_D_SB_LUT4_O_I3[1]
.sym 74251 soc.cpu.decoded_rs2_SB_DFFE_Q_4_D_SB_LUT4_O_I3[2]
.sym 74257 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 74258 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_O_I2[2]
.sym 74260 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_O_I1[0]
.sym 74263 soc.cpu.mem_rdata_latched_SB_LUT4_O_2_I0[1]
.sym 74264 soc.cpu.decoded_imm_j_SB_DFFE_Q_18_D_SB_LUT4_O_I1_SB_LUT4_O_I1[1]
.sym 74265 flash_io0_oe_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_I1_O[3]
.sym 74266 soc.cpu.mem_16bit_buffer[6]
.sym 74267 flash_io0_oe_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O[3]
.sym 74268 clk$SB_IO_IN_$glb_clk
.sym 74280 soc.cpu.decoded_rd_SB_DFFE_Q_2_D_SB_LUT4_O_I3[1]
.sym 74283 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_O_I2[2]
.sym 74285 flash_io0_oe_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O[3]
.sym 74291 soc.cpu.mem_state_SB_DFFESR_Q_D_SB_LUT4_O_I1[2]
.sym 74295 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_6_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O[1]
.sym 74296 flash_io0_oe_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O[1]
.sym 74297 soc.mem_rdata[22]
.sym 74300 soc.mem_rdata[16]
.sym 74301 soc.mem_rdata[27]
.sym 74305 soc.cpu.decoded_rs2_SB_DFFE_Q_1_D_SB_LUT4_O_I3[3]
.sym 74312 soc.mem_rdata[26]
.sym 74313 flash_io0_oe_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_I1_O[3]
.sym 74314 flash_io0_oe_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O[1]
.sym 74315 flash_io0_oe_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O[0]
.sym 74320 flash_io0_oe_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_I1_O[0]
.sym 74321 flash_io0_oe_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_I1_O[1]
.sym 74322 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[2]
.sym 74323 flash_io0_oe_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_I1_O[2]
.sym 74324 soc.cpu.instr_timer_SB_DFFE_Q_D_SB_LUT4_O_I1[0]
.sym 74325 soc.mem_rdata[24]
.sym 74327 soc.cpu.mem_rdata_q[24]
.sym 74328 soc.mem_rdata[22]
.sym 74329 soc.cpu.mem_rdata_q[22]
.sym 74335 soc.mem_rdata[20]
.sym 74336 flash_io0_oe_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O[3]
.sym 74339 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_O_I1[0]
.sym 74341 flash_io0_oe_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O[2]
.sym 74344 soc.cpu.instr_timer_SB_DFFE_Q_D_SB_LUT4_O_I1[0]
.sym 74345 soc.mem_rdata[26]
.sym 74346 flash_io0_oe_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O[3]
.sym 74347 flash_io0_oe_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O[2]
.sym 74350 flash_io0_oe_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O[2]
.sym 74351 flash_io0_oe_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O[3]
.sym 74352 flash_io0_oe_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O[1]
.sym 74353 flash_io0_oe_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O[0]
.sym 74356 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[2]
.sym 74357 flash_io0_oe_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O[2]
.sym 74358 flash_io0_oe_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O[3]
.sym 74359 soc.mem_rdata[20]
.sym 74362 flash_io0_oe_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_I1_O[2]
.sym 74363 flash_io0_oe_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_I1_O[0]
.sym 74364 flash_io0_oe_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_I1_O[1]
.sym 74365 flash_io0_oe_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_I1_O[3]
.sym 74368 soc.cpu.mem_rdata_q[24]
.sym 74369 soc.mem_rdata[24]
.sym 74370 flash_io0_oe_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O[3]
.sym 74374 flash_io0_oe_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O[2]
.sym 74376 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_O_I1[0]
.sym 74380 flash_io0_oe_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O[3]
.sym 74381 soc.mem_rdata[26]
.sym 74382 soc.cpu.instr_timer_SB_DFFE_Q_D_SB_LUT4_O_I1[0]
.sym 74386 flash_io0_oe_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O[2]
.sym 74387 flash_io0_oe_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O[3]
.sym 74388 soc.mem_rdata[22]
.sym 74389 soc.cpu.mem_rdata_q[22]
.sym 74413 soc.cpu.decoded_rd_SB_DFFE_Q_2_D_SB_LUT4_O_I3[1]
.sym 74415 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_O_I2[2]
.sym 74416 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1[2]
.sym 74419 soc.cpu.instr_timer_SB_DFFE_Q_D_SB_LUT4_O_I1[2]
.sym 74420 soc.cpu.decoded_rd_SB_DFFE_Q_2_D_SB_LUT4_O_I3[1]
.sym 74421 soc.mem_rdata[16]
.sym 74422 soc.cpu.mem_rdata_latched_SB_LUT4_O_7_I0_SB_LUT4_O_1_I1_SB_LUT4_I2_O[0]
.sym 74423 soc.cpu.decoded_rs1_SB_DFFE_Q_1_D_SB_LUT4_O_I2[0]
.sym 74424 soc.cpu.decoded_imm_j_SB_DFFE_Q_13_D_SB_LUT4_O_I1[1]
.sym 74426 soc.cpu.instr_sll_SB_LUT4_I1_O_SB_LUT4_I0_O[1]
.sym 74427 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I0_O[3]
.sym 74428 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1[1]
.sym 74434 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_2_I0[0]
.sym 74435 flash_io0_oe_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O[3]
.sym 74436 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_6_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I1_O
.sym 74439 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_2_I0[2]
.sym 74440 flash_io0_oe_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O[2]
.sym 74441 flash_io3_oe_SB_LUT4_I0_O_SB_LUT4_I0_O[0]
.sym 74442 soc.mem_rdata[26]
.sym 74443 flash_io3_oe_SB_LUT4_I0_O_SB_LUT4_I0_O[1]
.sym 74444 soc.mem_rdata[20]
.sym 74447 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 74448 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_2_I0_SB_LUT4_I2_I1[0]
.sym 74449 soc.mem_rdata[27]
.sym 74452 flash_io0_oe_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_I1_O[3]
.sym 74455 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_2_I0[1]
.sym 74457 soc.mem_rdata[22]
.sym 74458 soc.cpu.instr_timer_SB_DFFE_Q_D_SB_LUT4_O_I1[2]
.sym 74459 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_O_I2[2]
.sym 74460 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O[2]
.sym 74464 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O[1]
.sym 74467 flash_io0_oe_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O[2]
.sym 74468 flash_io0_oe_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O[3]
.sym 74469 flash_io3_oe_SB_LUT4_I0_O_SB_LUT4_I0_O[1]
.sym 74470 flash_io3_oe_SB_LUT4_I0_O_SB_LUT4_I0_O[0]
.sym 74473 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O[1]
.sym 74474 flash_io0_oe_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_I1_O[3]
.sym 74475 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O[2]
.sym 74476 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 74480 soc.mem_rdata[22]
.sym 74485 soc.cpu.instr_timer_SB_DFFE_Q_D_SB_LUT4_O_I1[2]
.sym 74486 flash_io0_oe_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O[2]
.sym 74487 flash_io0_oe_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O[3]
.sym 74488 soc.mem_rdata[27]
.sym 74494 soc.mem_rdata[20]
.sym 74497 soc.mem_rdata[26]
.sym 74504 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_2_I0[1]
.sym 74505 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_O_I2[2]
.sym 74506 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_2_I0_SB_LUT4_I2_I1[0]
.sym 74509 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_2_I0[1]
.sym 74510 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_2_I0[0]
.sym 74511 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_2_I0[2]
.sym 74512 flash_io0_oe_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_I1_O[3]
.sym 74513 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_6_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I1_O
.sym 74514 clk$SB_IO_IN_$glb_clk
.sym 74528 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 74532 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_6_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I1_O
.sym 74536 soc.cpu.instr_timer_SB_DFFE_Q_D_SB_LUT4_O_I1[0]
.sym 74537 flash_io3_oe_SB_LUT4_I0_O_SB_LUT4_I0_O[0]
.sym 74540 soc.cpu.decoded_rs2_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I3[1]
.sym 74541 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1[0]
.sym 74542 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1[0]
.sym 74543 $PACKER_VCC_NET
.sym 74544 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_2_O[2]
.sym 74546 soc.cpu.mem_rdata_latched_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_I3_O[0]
.sym 74548 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_2_O[2]
.sym 74549 soc.cpu.decoded_imm_j_SB_DFFE_Q_13_D_SB_LUT4_O_I1[0]
.sym 74551 soc.cpu.decoded_rs1_SB_DFFE_Q_1_D_SB_LUT4_O_I2[0]
.sym 74557 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_1_I0[0]
.sym 74559 soc.cpu.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I2_O[1]
.sym 74560 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_O_I2[2]
.sym 74561 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3[3]
.sym 74562 flash_io0_oe_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_I1_O[3]
.sym 74564 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I1[2]
.sym 74565 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_6_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O[1]
.sym 74567 soc.mem_rdata[27]
.sym 74568 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_1_I0[1]
.sym 74570 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_6_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O[3]
.sym 74572 soc.mem_rdata[16]
.sym 74573 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1[2]
.sym 74574 flash_io0_oe_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O[3]
.sym 74576 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_6_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O[2]
.sym 74579 soc.cpu.instr_timer_SB_DFFE_Q_D_SB_LUT4_O_I1[2]
.sym 74581 soc.cpu.mem_rdata_q[16]
.sym 74582 flash_io0_oe_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O[3]
.sym 74583 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_I2_I1[0]
.sym 74585 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_1_I0[2]
.sym 74586 soc.cpu.instr_sll_SB_LUT4_I1_O_SB_LUT4_I0_O[1]
.sym 74587 flash_io0_oe_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O[2]
.sym 74590 flash_io0_oe_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O[3]
.sym 74592 soc.mem_rdata[16]
.sym 74593 soc.cpu.mem_rdata_q[16]
.sym 74596 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_O_I2[2]
.sym 74597 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_1_I0[0]
.sym 74598 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_I2_I1[0]
.sym 74602 soc.cpu.instr_timer_SB_DFFE_Q_D_SB_LUT4_O_I1[2]
.sym 74604 flash_io0_oe_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O[3]
.sym 74605 soc.mem_rdata[27]
.sym 74608 flash_io0_oe_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_I1_O[3]
.sym 74609 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_1_I0[0]
.sym 74610 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_1_I0[2]
.sym 74611 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_1_I0[1]
.sym 74614 flash_io0_oe_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O[3]
.sym 74615 flash_io0_oe_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O[2]
.sym 74616 soc.mem_rdata[16]
.sym 74617 soc.cpu.mem_rdata_q[16]
.sym 74620 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I1[2]
.sym 74621 flash_io0_oe_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O[3]
.sym 74623 soc.cpu.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I2_O[1]
.sym 74626 soc.cpu.instr_sll_SB_LUT4_I1_O_SB_LUT4_I0_O[1]
.sym 74627 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_6_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O[2]
.sym 74628 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_6_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O[3]
.sym 74629 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_6_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O[1]
.sym 74632 flash_io0_oe_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O[3]
.sym 74633 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1[2]
.sym 74634 flash_io0_oe_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O[2]
.sym 74635 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3[3]
.sym 74652 soc.cpu.decoded_rs2_SB_DFFE_Q_4_D_SB_LUT4_O_I3[2]
.sym 74653 soc.cpu.instr_sh_SB_LUT4_I1_1_O[0]
.sym 74655 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I1[1]
.sym 74656 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1[0]
.sym 74657 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3[3]
.sym 74659 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1[1]
.sym 74661 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O[0]
.sym 74663 soc.cpu.decoded_rd_SB_DFFE_Q_2_D_SB_LUT4_O_I3[1]
.sym 74664 $PACKER_VCC_NET
.sym 74665 soc.cpu.decoded_rs2_SB_DFFE_Q_1_D_SB_LUT4_O_I3[3]
.sym 74666 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1[1]
.sym 74667 soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_I3_O[3]
.sym 74674 soc.cpu.cpu_state_SB_DFF_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_1_I3[0]
.sym 74680 soc.cpu.mem_rdata_latched_SB_LUT4_O_7_I0_SB_LUT4_O_1_I1_SB_LUT4_I2_O[0]
.sym 74681 soc.cpu.decoded_imm_j_SB_DFFE_Q_13_D_SB_LUT4_O_I1[1]
.sym 74683 soc.cpu.instr_timer_SB_DFFE_Q_D_SB_LUT4_O_I1[2]
.sym 74685 soc.cpu.mem_rdata_latched_SB_LUT4_O_7_I0_SB_LUT4_O_1_I1_SB_LUT4_I2_O[1]
.sym 74688 soc.cpu.mem_rdata_q[16]
.sym 74689 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_O_I2[2]
.sym 74691 flash_io0_oe_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O[3]
.sym 74692 soc.cpu.mem_rdata_q_SB_DFF_Q_15_D_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 74693 soc.mem_rdata[16]
.sym 74699 soc.mem_rdata[24]
.sym 74701 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1[2]
.sym 74707 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_6_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I1_O
.sym 74713 soc.cpu.mem_rdata_latched_SB_LUT4_O_7_I0_SB_LUT4_O_1_I1_SB_LUT4_I2_O[0]
.sym 74714 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1[2]
.sym 74715 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_O_I2[2]
.sym 74716 soc.cpu.mem_rdata_latched_SB_LUT4_O_7_I0_SB_LUT4_O_1_I1_SB_LUT4_I2_O[1]
.sym 74721 soc.mem_rdata[24]
.sym 74731 soc.cpu.mem_rdata_q_SB_DFF_Q_15_D_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 74733 soc.cpu.mem_rdata_q[16]
.sym 74734 flash_io0_oe_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O[3]
.sym 74743 soc.cpu.decoded_imm_j_SB_DFFE_Q_13_D_SB_LUT4_O_I1[1]
.sym 74745 soc.cpu.instr_timer_SB_DFFE_Q_D_SB_LUT4_O_I1[2]
.sym 74746 flash_io0_oe_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O[3]
.sym 74756 soc.mem_rdata[16]
.sym 74759 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_6_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I1_O
.sym 74760 clk$SB_IO_IN_$glb_clk
.sym 74773 soc.cpu.is_beq_bne_blt_bge_bltu_bgeu_SB_DFFESR_Q_E
.sym 74776 soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2[1]
.sym 74777 flash_io0_oe_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O[3]
.sym 74778 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[1]
.sym 74779 soc.cpu.instr_timer_SB_DFFE_Q_D_SB_LUT4_O_I1[2]
.sym 74783 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[3]
.sym 74785 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I1[2]
.sym 74786 soc.cpu.decoded_rs2_SB_DFFE_Q_1_D_SB_LUT4_O_I3[3]
.sym 74787 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_I3[2]
.sym 74788 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_O_I0[0]
.sym 74791 soc.cpu.cpu_state_SB_DFF_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_1_I3[0]
.sym 74792 soc.cpu.decoded_rs2_SB_DFFE_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I2[1]
.sym 74793 soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2[1]
.sym 74794 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O[0]
.sym 74796 soc.cpu.instr_lh_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 74797 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_22_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_I1_O[0]
.sym 74806 soc.cpu.mem_rdata_q_SB_DFF_Q_15_D_SB_LUT4_O_I1[0]
.sym 74809 soc.cpu.decoded_imm_j_SB_DFFE_Q_18_D_SB_LUT4_O_I1[1]
.sym 74810 soc.cpu.mem_rdata_latched[5]
.sym 74811 soc.cpu.mem_rdata_q_SB_DFF_Q_9_D_SB_LUT4_O_I2[2]
.sym 74812 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O[2]
.sym 74814 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_22_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_I1_O[0]
.sym 74815 soc.cpu.decoded_imm_j_SB_DFFE_Q_19_D_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 74816 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_O_I0[0]
.sym 74818 soc.cpu.instr_timer_SB_DFFE_Q_D_SB_LUT4_O_I1[0]
.sym 74819 soc.cpu.decoded_imm_j_SB_DFFE_Q_13_D_SB_LUT4_O_I1[0]
.sym 74820 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[2]
.sym 74824 soc.cpu.decoded_rs2_SB_DFFE_Q_1_D_SB_LUT4_O_I3[3]
.sym 74826 flash_io0_oe_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O[3]
.sym 74827 soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_I3_O[3]
.sym 74828 soc.cpu.mem_rdata_q[22]
.sym 74830 soc.cpu.mem_rdata_q_SB_DFF_Q_9_D_SB_LUT4_O_I2[1]
.sym 74831 soc.cpu.mem_rdata_q_SB_DFF_Q_16_D_SB_LUT4_O_I1[0]
.sym 74832 soc.cpu.mem_rdata_latched_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_I3_O[1]
.sym 74834 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[3]
.sym 74837 soc.cpu.mem_rdata_q_SB_DFF_Q_15_D_SB_LUT4_O_I1[0]
.sym 74838 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O[2]
.sym 74839 soc.cpu.decoded_rs2_SB_DFFE_Q_1_D_SB_LUT4_O_I3[3]
.sym 74842 soc.cpu.mem_rdata_q_SB_DFF_Q_9_D_SB_LUT4_O_I2[2]
.sym 74844 soc.cpu.decoded_imm_j_SB_DFFE_Q_19_D_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 74845 soc.cpu.mem_rdata_q_SB_DFF_Q_9_D_SB_LUT4_O_I2[1]
.sym 74848 soc.cpu.mem_rdata_latched_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_I3_O[1]
.sym 74849 flash_io0_oe_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O[3]
.sym 74850 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_22_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_I1_O[0]
.sym 74855 soc.cpu.decoded_imm_j_SB_DFFE_Q_18_D_SB_LUT4_O_I1[1]
.sym 74856 flash_io0_oe_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O[3]
.sym 74857 soc.cpu.mem_rdata_q[22]
.sym 74860 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_O_I0[0]
.sym 74861 soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_I3_O[3]
.sym 74863 flash_io0_oe_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O[3]
.sym 74866 soc.cpu.mem_rdata_latched[5]
.sym 74868 soc.cpu.mem_rdata_q_SB_DFF_Q_16_D_SB_LUT4_O_I1[0]
.sym 74869 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O[2]
.sym 74872 soc.cpu.decoded_imm_j_SB_DFFE_Q_13_D_SB_LUT4_O_I1[0]
.sym 74874 soc.cpu.instr_timer_SB_DFFE_Q_D_SB_LUT4_O_I1[0]
.sym 74875 flash_io0_oe_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O[3]
.sym 74880 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[2]
.sym 74881 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[3]
.sym 74883 clk$SB_IO_IN_$glb_clk
.sym 74907 soc.cpu.decoded_imm_j_SB_DFFE_Q_19_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I2[1]
.sym 74909 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1[1]
.sym 74911 soc.cpu.instr_timer_SB_DFFE_Q_D_SB_LUT4_O_I1[2]
.sym 74912 soc.cpu.decoded_rd_SB_DFFE_Q_2_D_SB_LUT4_O_I3[1]
.sym 74915 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I0_O[3]
.sym 74916 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1[1]
.sym 74920 soc.cpu.decoded_rs1_SB_DFFE_Q_1_D_SB_LUT4_O_I2[0]
.sym 74927 soc.cpu.decoded_imm_j_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 74928 soc.cpu.mem_rdata_q_SB_DFF_Q_2_D_SB_LUT4_O_I0[0]
.sym 74930 soc.cpu.mem_rdata_q_SB_DFF_Q_9_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0[0]
.sym 74931 soc.cpu.mem_rdata_q_SB_DFF_Q_1_D_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_O_I2[2]
.sym 74932 soc.cpu.decoded_rs1_SB_DFFE_Q_1_D_SB_LUT4_O_I2[0]
.sym 74933 soc.cpu.decoded_rs2_SB_DFFE_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I2[1]
.sym 74934 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O[3]
.sym 74938 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O[2]
.sym 74939 soc.cpu.decoded_imm_j_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O[2]
.sym 74941 soc.cpu.decoded_imm_j_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O[1]
.sym 74943 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I0_O[1]
.sym 74944 soc.cpu.decoded_rs2_SB_DFFE_Q_1_D_SB_LUT4_O_I3[3]
.sym 74949 soc.cpu.mem_rdata_q_SB_DFF_Q_12_D_SB_LUT4_O_I2[1]
.sym 74951 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I0_O[2]
.sym 74952 soc.cpu.mem_rdata_q_SB_DFF_Q_2_D_SB_LUT4_O_I0[2]
.sym 74954 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O[0]
.sym 74955 soc.cpu.mem_rdata_q_SB_DFF_Q_9_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0[1]
.sym 74957 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2[0]
.sym 74959 soc.cpu.mem_rdata_q_SB_DFF_Q_9_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0[0]
.sym 74960 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O[0]
.sym 74961 soc.cpu.mem_rdata_q_SB_DFF_Q_9_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0[1]
.sym 74962 soc.cpu.mem_rdata_q_SB_DFF_Q_12_D_SB_LUT4_O_I2[1]
.sym 74965 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O[3]
.sym 74966 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2[0]
.sym 74971 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I0_O[2]
.sym 74972 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O[0]
.sym 74973 soc.cpu.decoded_rs1_SB_DFFE_Q_1_D_SB_LUT4_O_I2[0]
.sym 74974 soc.cpu.decoded_rs2_SB_DFFE_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I2[1]
.sym 74977 soc.cpu.mem_rdata_q_SB_DFF_Q_2_D_SB_LUT4_O_I0[2]
.sym 74978 soc.cpu.decoded_imm_j_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O[2]
.sym 74979 soc.cpu.decoded_imm_j_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 74980 soc.cpu.mem_rdata_q_SB_DFF_Q_2_D_SB_LUT4_O_I0[0]
.sym 74984 soc.cpu.decoded_rs2_SB_DFFE_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I2[1]
.sym 74986 soc.cpu.mem_rdata_q_SB_DFF_Q_1_D_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_O_I2[2]
.sym 74989 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I0_O[1]
.sym 74992 soc.cpu.decoded_rs2_SB_DFFE_Q_1_D_SB_LUT4_O_I3[3]
.sym 74995 soc.cpu.decoded_imm_j_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O[2]
.sym 74996 soc.cpu.decoded_imm_j_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 74997 soc.cpu.decoded_imm_j_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O[1]
.sym 75001 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O[2]
.sym 75003 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O[3]
.sym 75006 clk$SB_IO_IN_$glb_clk
.sym 75019 RESET$SB_IO_IN
.sym 75021 soc.cpu.decoded_imm_j_SB_DFFE_Q_19_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I2[0]
.sym 75024 soc.cpu.mem_rdata_q_SB_DFF_Q_19_D_SB_LUT4_O_I2[0]
.sym 75026 soc.cpu.instr_lh_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 75028 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 75030 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O[3]
.sym 75032 soc.cpu.decoded_rs1_SB_DFFE_Q_1_D_SB_LUT4_O_I2[0]
.sym 75035 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_22_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_I1_O[0]
.sym 75037 soc.cpu.decoded_imm_j_SB_DFFE_Q_19_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I2[2]
.sym 75038 soc.cpu.mem_rdata_q[24]
.sym 75040 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_2_O[2]
.sym 75041 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3[1]
.sym 75042 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O[0]
.sym 75049 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 75051 soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_I2[0]
.sym 75052 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 75053 soc.cpu.decoded_imm_j_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.sym 75054 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O[0]
.sym 75055 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1[1]
.sym 75057 soc.cpu.decoded_rs2_SB_DFFE_Q_1_D_SB_LUT4_O_I3[1]
.sym 75058 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O[2]
.sym 75059 soc.cpu.decoded_imm_j_SB_DFFE_Q_19_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I2[0]
.sym 75061 soc.cpu.decoded_rs1_SB_DFFE_Q_1_D_SB_LUT4_O_I2[0]
.sym 75062 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_I3[0]
.sym 75063 soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O[3]
.sym 75064 soc.cpu.mem_rdata_q_SB_DFF_Q_1_D_SB_LUT4_O_I3_SB_LUT4_I0_O[3]
.sym 75070 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O[3]
.sym 75071 soc.cpu.decoded_rs2_SB_DFFE_Q_1_D_SB_LUT4_O_I0[3]
.sym 75072 soc.cpu.decoded_rd_SB_DFFE_Q_2_D_SB_LUT4_O_I3[1]
.sym 75074 soc.cpu.decoded_rs2_SB_DFFE_Q_1_D_SB_LUT4_O_I3[3]
.sym 75076 soc.cpu.is_lb_lh_lw_lbu_lhu_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I3_O[1]
.sym 75077 soc.cpu.decoded_imm_j_SB_DFFE_Q_D_SB_LUT4_O_I1[1]
.sym 75078 soc.cpu.mem_rdata_q_SB_DFF_Q_1_D_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_O_I2[2]
.sym 75080 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O[1]
.sym 75083 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 75084 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 75085 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O[0]
.sym 75089 soc.cpu.mem_rdata_q_SB_DFF_Q_1_D_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_O_I2[2]
.sym 75090 soc.cpu.decoded_imm_j_SB_DFFE_Q_19_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I2[0]
.sym 75091 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_I3[0]
.sym 75096 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1[1]
.sym 75097 soc.cpu.decoded_rs1_SB_DFFE_Q_1_D_SB_LUT4_O_I2[0]
.sym 75100 soc.cpu.decoded_rs2_SB_DFFE_Q_1_D_SB_LUT4_O_I3[1]
.sym 75101 soc.cpu.decoded_rs2_SB_DFFE_Q_1_D_SB_LUT4_O_I3[3]
.sym 75102 soc.cpu.decoded_rd_SB_DFFE_Q_2_D_SB_LUT4_O_I3[1]
.sym 75103 soc.cpu.decoded_rs2_SB_DFFE_Q_1_D_SB_LUT4_O_I0[3]
.sym 75106 soc.cpu.is_lb_lh_lw_lbu_lhu_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I3_O[1]
.sym 75107 soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O[3]
.sym 75109 soc.cpu.decoded_rd_SB_DFFE_Q_2_D_SB_LUT4_O_I3[1]
.sym 75112 soc.cpu.decoded_imm_j_SB_DFFE_Q_19_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I2[0]
.sym 75113 soc.cpu.mem_rdata_q_SB_DFF_Q_1_D_SB_LUT4_O_I3_SB_LUT4_I0_O[3]
.sym 75114 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O[3]
.sym 75115 soc.cpu.decoded_imm_j_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.sym 75118 soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_I2[0]
.sym 75119 soc.cpu.decoded_imm_j_SB_DFFE_Q_D_SB_LUT4_O_I1[1]
.sym 75120 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O[2]
.sym 75121 soc.cpu.decoded_rd_SB_DFFE_Q_2_D_SB_LUT4_O_I3[1]
.sym 75124 soc.cpu.decoded_imm_j_SB_DFFE_Q_D_SB_LUT4_O_I1[1]
.sym 75125 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O[1]
.sym 75127 soc.cpu.mem_rdata_q_SB_DFF_Q_1_D_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_O_I2[2]
.sym 75143 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_1_I3[2]
.sym 75144 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_6_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_I1_O[0]
.sym 75146 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I0_O[0]
.sym 75147 soc.cpu.mem_rdata_q_SB_DFF_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I1[2]
.sym 75148 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 75150 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O[0]
.sym 75153 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 75155 soc.cpu.decoded_imm_j_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.sym 75156 soc.cpu.decoded_imm_j_SB_DFFE_Q_19_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I2[0]
.sym 75159 soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O[3]
.sym 75162 soc.cpu.decoded_rs2_SB_DFFE_Q_1_D_SB_LUT4_O_I3[3]
.sym 75163 soc.cpu.decoded_rd_SB_DFFE_Q_2_D_SB_LUT4_O_I3[1]
.sym 75164 soc.cpu.decoded_imm_j_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I0[2]
.sym 75166 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[3]
.sym 75173 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O[0]
.sym 75174 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3[1]
.sym 75176 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[3]
.sym 75178 soc.cpu.decoded_rs2_SB_DFFE_Q_1_D_SB_LUT4_O_I3[3]
.sym 75180 soc.cpu.decoded_rs1_SB_DFFE_Q_2_D_SB_LUT4_O_I1[3]
.sym 75181 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1[1]
.sym 75183 soc.cpu.decoded_rs2_SB_DFFE_Q_1_D_SB_LUT4_O_I3_SB_LUT4_I2_O[2]
.sym 75184 soc.cpu.decoded_imm_j_SB_DFFE_Q_D_SB_LUT4_O_I1[1]
.sym 75185 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I2[1]
.sym 75186 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I0_O[3]
.sym 75190 soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_I2[0]
.sym 75192 soc.cpu.decoded_rs1_SB_DFFE_Q_4_D_SB_LUT4_O_I1[1]
.sym 75193 soc.cpu.decoded_rs1_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 75196 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 75197 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O[2]
.sym 75198 soc.cpu.decoded_rs1_SB_DFFE_Q_1_D_SB_LUT4_O_I2[0]
.sym 75200 soc.cpu.decoded_rs2_SB_DFFE_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I3[1]
.sym 75201 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_I3[0]
.sym 75205 soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_I2[0]
.sym 75208 soc.cpu.decoded_rs1_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 75211 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 75212 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3[1]
.sym 75213 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I0_O[3]
.sym 75217 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1[1]
.sym 75218 soc.cpu.decoded_rs1_SB_DFFE_Q_2_D_SB_LUT4_O_I1[3]
.sym 75219 soc.cpu.decoded_rs1_SB_DFFE_Q_4_D_SB_LUT4_O_I1[1]
.sym 75220 soc.cpu.decoded_rs1_SB_DFFE_Q_1_D_SB_LUT4_O_I2[0]
.sym 75223 soc.cpu.decoded_rs1_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 75224 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O[2]
.sym 75225 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O[0]
.sym 75226 soc.cpu.decoded_rs2_SB_DFFE_Q_1_D_SB_LUT4_O_I3[3]
.sym 75231 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_I3[0]
.sym 75232 soc.cpu.decoded_imm_j_SB_DFFE_Q_D_SB_LUT4_O_I1[1]
.sym 75235 soc.cpu.decoded_rs2_SB_DFFE_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I3[1]
.sym 75236 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[3]
.sym 75237 soc.cpu.decoded_rs1_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 75238 soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_I2[0]
.sym 75242 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O[0]
.sym 75244 soc.cpu.decoded_rs1_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 75248 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I2[1]
.sym 75249 soc.cpu.decoded_rs1_SB_DFFE_Q_2_D_SB_LUT4_O_I1[3]
.sym 75250 soc.cpu.decoded_rs2_SB_DFFE_Q_1_D_SB_LUT4_O_I3_SB_LUT4_I2_O[2]
.sym 75266 soc.cpu.decoded_rs2_SB_DFFE_Q_1_D_SB_LUT4_O_I3[1]
.sym 75267 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O[1]
.sym 75268 soc.cpu.mem_rdata_q_SB_DFF_Q_22_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0[0]
.sym 75270 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O[2]
.sym 75275 soc.cpu.instr_lh_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 75276 soc.cpu.decoded_imm_j_SB_DFFE_Q_D_SB_LUT4_O_I1[1]
.sym 75280 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O[0]
.sym 75283 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 75288 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 75295 soc.cpu.mem_rdata_q_SB_DFF_Q_23_D_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 75296 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 75298 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_I3[0]
.sym 75299 soc.cpu.decoded_imm_j_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.sym 75300 soc.cpu.mem_rdata_q_SB_DFF_Q_22_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0[0]
.sym 75301 soc.cpu.decoded_rs1_SB_DFFE_Q_2_D_SB_LUT4_O_I1[3]
.sym 75302 soc.cpu.mem_rdata_q_SB_DFF_Q_22_D_SB_LUT4_O_I1[0]
.sym 75304 soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 75305 soc.cpu.is_lb_lh_lw_lbu_lhu_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I3_O[0]
.sym 75306 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O[0]
.sym 75307 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1[2]
.sym 75309 soc.cpu.mem_rdata_q_SB_DFF_Q_1_D_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_O_I2[2]
.sym 75310 soc.cpu.is_lb_lh_lw_lbu_lhu_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1[1]
.sym 75311 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 75315 soc.cpu.decoded_imm_j_SB_DFFE_Q_D_SB_LUT4_O_I1[1]
.sym 75316 soc.cpu.decoded_imm_j_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I0[3]
.sym 75318 soc.cpu.decoded_imm_j_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I0[1]
.sym 75319 flash_io0_oe_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O[3]
.sym 75321 soc.cpu.mem_rdata_q_SB_DFF_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I1[2]
.sym 75322 soc.cpu.mem_rdata_q_SB_DFF_Q_22_D_SB_LUT4_O_I1[2]
.sym 75323 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_2_O[2]
.sym 75324 soc.cpu.decoded_imm_j_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I0[2]
.sym 75326 soc.cpu.mem_rdata_q_SB_DFF_Q_22_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3[3]
.sym 75328 soc.cpu.is_lb_lh_lw_lbu_lhu_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1[1]
.sym 75330 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 75331 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_I3[0]
.sym 75334 soc.cpu.decoded_imm_j_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I0[3]
.sym 75335 soc.cpu.decoded_imm_j_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.sym 75336 soc.cpu.decoded_imm_j_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I0[1]
.sym 75337 soc.cpu.decoded_imm_j_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I0[2]
.sym 75340 soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 75341 soc.cpu.mem_rdata_q_SB_DFF_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I1[2]
.sym 75342 soc.cpu.decoded_imm_j_SB_DFFE_Q_D_SB_LUT4_O_I1[1]
.sym 75343 soc.cpu.is_lb_lh_lw_lbu_lhu_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I3_O[0]
.sym 75346 soc.cpu.mem_rdata_q_SB_DFF_Q_22_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0[0]
.sym 75347 soc.cpu.mem_rdata_q_SB_DFF_Q_22_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3[3]
.sym 75348 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1[2]
.sym 75349 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O[0]
.sym 75352 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O[0]
.sym 75354 soc.cpu.mem_rdata_q_SB_DFF_Q_22_D_SB_LUT4_O_I1[2]
.sym 75355 soc.cpu.mem_rdata_q_SB_DFF_Q_22_D_SB_LUT4_O_I1[0]
.sym 75358 soc.cpu.decoded_imm_j_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I0[3]
.sym 75359 soc.cpu.mem_rdata_q_SB_DFF_Q_23_D_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 75360 soc.cpu.is_lb_lh_lw_lbu_lhu_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I3_O[0]
.sym 75361 soc.cpu.decoded_imm_j_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.sym 75364 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 75365 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 75366 soc.cpu.decoded_imm_j_SB_DFFE_Q_D_SB_LUT4_O_I1[1]
.sym 75367 soc.cpu.mem_rdata_q_SB_DFF_Q_1_D_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_O_I2[2]
.sym 75370 flash_io0_oe_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O[3]
.sym 75372 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_2_O[2]
.sym 75373 soc.cpu.decoded_rs1_SB_DFFE_Q_2_D_SB_LUT4_O_I1[3]
.sym 75375 clk$SB_IO_IN_$glb_clk
.sym 75389 soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I3_O[1]
.sym 75391 soc.cpu.mem_rdata_q_SB_DFF_Q_23_D_SB_LUT4_O_I2[0]
.sym 75392 soc.cpu.decoded_rs2_SB_DFFE_Q_1_D_SB_LUT4_O_I3[1]
.sym 75393 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2[0]
.sym 75394 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 75398 soc.cpu.instr_lh_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 75411 soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 75418 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 75419 soc.cpu.decoded_imm_j_SB_DFFE_Q_D_SB_LUT4_O_I1[1]
.sym 75420 soc.cpu.is_sb_sh_sw_SB_DFFE_Q_D_SB_LUT4_O_I1[3]
.sym 75422 soc.cpu.is_sb_sh_sw_SB_DFFE_Q_D_SB_LUT4_O_I1[1]
.sym 75423 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I1[1]
.sym 75424 soc.cpu.mem_rdata_latched[5]
.sym 75426 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3[2]
.sym 75427 soc.cpu.instr_jal_SB_DFFE_Q_D_SB_LUT4_O_I1[1]
.sym 75428 soc.cpu.decoded_rs2_SB_DFFE_Q_1_D_SB_LUT4_O_I3[3]
.sym 75429 soc.cpu.decoded_rs1_SB_DFFE_Q_1_D[2]
.sym 75430 soc.cpu.decoded_rs1_SB_DFFE_Q_1_D[2]
.sym 75431 UART_RX_SB_LUT4_I1_I0[3]
.sym 75438 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I1[0]
.sym 75439 soc.cpu.decoded_rd_SB_DFFE_Q_2_D_SB_LUT4_O_I3[1]
.sym 75443 soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 75446 soc.cpu.is_sb_sh_sw_SB_DFFE_Q_D_SB_LUT4_O_I1[1]
.sym 75451 soc.cpu.is_sb_sh_sw_SB_DFFE_Q_D_SB_LUT4_O_I1[3]
.sym 75452 soc.cpu.decoded_rs2_SB_DFFE_Q_1_D_SB_LUT4_O_I3[3]
.sym 75453 soc.cpu.instr_jal_SB_DFFE_Q_D_SB_LUT4_O_I1[1]
.sym 75454 soc.cpu.is_sb_sh_sw_SB_DFFE_Q_D_SB_LUT4_O_I1[1]
.sym 75459 soc.cpu.decoded_rs2_SB_DFFE_Q_1_D_SB_LUT4_O_I3[3]
.sym 75460 soc.cpu.mem_rdata_latched[5]
.sym 75464 soc.cpu.decoded_rs2_SB_DFFE_Q_1_D_SB_LUT4_O_I3[3]
.sym 75465 soc.cpu.is_sb_sh_sw_SB_DFFE_Q_D_SB_LUT4_O_I1[1]
.sym 75469 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3[2]
.sym 75470 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 75471 soc.cpu.decoded_imm_j_SB_DFFE_Q_D_SB_LUT4_O_I1[1]
.sym 75475 soc.cpu.mem_rdata_latched[5]
.sym 75478 soc.cpu.decoded_rd_SB_DFFE_Q_2_D_SB_LUT4_O_I3[1]
.sym 75481 soc.cpu.decoded_rd_SB_DFFE_Q_2_D_SB_LUT4_O_I3[1]
.sym 75482 soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 75488 soc.cpu.decoded_rs1_SB_DFFE_Q_1_D[2]
.sym 75489 UART_RX_SB_LUT4_I1_I0[3]
.sym 75494 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I1[0]
.sym 75495 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I1[1]
.sym 75497 soc.cpu.decoded_rs1_SB_DFFE_Q_1_D[2]
.sym 75498 clk$SB_IO_IN_$glb_clk
.sym 75515 soc.cpu.decoded_rs1_SB_DFFE_Q_1_D[2]
.sym 75516 soc.cpu.is_sb_sh_sw_SB_DFFE_Q_D_SB_LUT4_O_I1[3]
.sym 75517 soc.cpu.instr_lh_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 75518 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 75520 soc.cpu.instr_timer_SB_DFFE_Q_D_SB_LUT4_O_I1[0]
.sym 75522 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3[2]
.sym 75523 soc.cpu.instr_timer_SB_DFFE_Q_D_SB_LUT4_O_I1[0]
.sym 75551 soc.cpu.instr_jal_SB_DFFE_Q_D_SB_LUT4_O_I1[0]
.sym 75554 soc.cpu.decoded_rs2_SB_DFFE_Q_1_D_SB_LUT4_O_I3[1]
.sym 75558 soc.cpu.instr_jal_SB_DFFE_Q_D_SB_LUT4_O_I1[1]
.sym 75568 soc.cpu.is_beq_bne_blt_bge_bltu_bgeu_SB_DFFESR_Q_E
.sym 75604 soc.cpu.instr_jal_SB_DFFE_Q_D_SB_LUT4_O_I1[1]
.sym 75605 soc.cpu.decoded_rs2_SB_DFFE_Q_1_D_SB_LUT4_O_I3[1]
.sym 75606 soc.cpu.instr_jal_SB_DFFE_Q_D_SB_LUT4_O_I1[0]
.sym 75620 soc.cpu.is_beq_bne_blt_bge_bltu_bgeu_SB_DFFESR_Q_E
.sym 75621 clk$SB_IO_IN_$glb_clk
.sym 75622 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 75625 UP_DWN$SB_IO_IN
.sym 75697 clk$SB_IO_IN
.sym 75698 flash_io3_do
.sym 75700 flash_io3_oe
.sym 75704 $PACKER_VCC_NET
.sym 75711 flash_io3_do
.sym 75714 flash_io3_oe
.sym 75717 $PACKER_VCC_NET
.sym 75719 clk$SB_IO_IN
.sym 75724 flash_io0_do
.sym 75726 flash_io1_do_SB_LUT4_O_I2[1]
.sym 75727 soc.spimemio.xfer_io1_90
.sym 75728 flash_io0_do_SB_LUT4_O_I2[1]
.sym 75730 soc.spimemio.xfer_io0_90
.sym 75799 soc.spimemio.xfer.count[0]
.sym 75800 soc.spimemio.xfer.flash_clk_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O[1]
.sym 75801 soc.spimemio.xfer.ibuffer_SB_DFFE_Q_E
.sym 75802 soc.spimemio.xfer_resetn_SB_LUT4_I3_O[1]
.sym 75803 soc.spimemio.xfer.count_SB_DFFESR_Q_3_E
.sym 75804 soc.spimemio.xfer_resetn_SB_LUT4_I3_O[2]
.sym 75805 soc.spimemio.xfer.count_SB_DFFESR_Q_E_SB_LUT4_O_I3[0]
.sym 75806 soc.spimemio.xfer.xfer_dspi_SB_LUT4_I2_O[1]
.sym 75838 soc.cpu.mem_rdata_SB_LUT4_O_15_I0_SB_LUT4_O_2_I3[2]
.sym 75839 soc.cpu.mem_rdata_SB_LUT4_O_15_I0_SB_LUT4_O_2_I3[2]
.sym 75841 soc.spimemio.xfer.xfer_ddr
.sym 75844 flash_io1_do
.sym 75845 $PACKER_VCC_NET
.sym 75847 flash_io1_di
.sym 75849 UART_TX$SB_IO_OUT
.sym 75850 flash_io0_do
.sym 75852 iomem_wdata[31]
.sym 75867 soc.spimemio.xfer.count_SB_DFFESR_Q_3_E
.sym 75870 soc.spimemio.xfer_io0_do
.sym 75874 soc.spimemio.xfer_io1_do
.sym 75875 soc.spimemio.xfer_resetn
.sym 75884 flash_io1_di
.sym 75885 flash_io0_do_SB_LUT4_O_I2[2]
.sym 75886 soc.spimemio.xfer_io1_do_SB_LUT4_O_I2[0]
.sym 75891 soc.spimemio.xfer.count_SB_DFFESR_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2[2]
.sym 75893 soc.spimemio.xfer_io1_do_SB_LUT4_O_I2[0]
.sym 75937 soc.spimemio.xfer_io0_do
.sym 75938 soc.spimemio.xfer.count_SB_DFFESR_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O[0]
.sym 75939 soc.spimemio.xfer_io1_do
.sym 75940 soc.spimemio.xfer.count_SB_DFFESR_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O[1]
.sym 75941 soc.spimemio.xfer.next_fetch_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 75942 soc.spimemio.xfer_clk
.sym 75943 soc.spimemio.xfer_io1_do_SB_LUT4_O_I2[2]
.sym 75944 soc.spimemio.xfer.count_SB_DFFESR_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 75980 soc.spimemio.config_do_SB_DFFESR_Q_E
.sym 75981 soc.spimemio.xfer.xfer_ddr
.sym 75984 soc.spimemio.config_oe_SB_DFFESR_Q_E
.sym 75986 flash_io0_di
.sym 75987 soc.spimemio.xfer.count_SB_DFFESR_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2[2]
.sym 75990 flash_io1_di
.sym 75991 soc.spimemio.xfer.ibuffer_SB_DFFE_Q_E
.sym 75994 soc.spimemio.din_data[7]
.sym 75995 soc.cpu.mem_rdata_SB_LUT4_O_6_I0_SB_LUT4_O_I3[3]
.sym 75996 iomem_wstrb[2]
.sym 75997 soc.cpu.mem_rdata_SB_LUT4_O_7_I0[0]
.sym 75998 soc.spimemio.dout_data[1]
.sym 75999 soc.spimemio_cfgreg_do[22]
.sym 76002 $PACKER_VCC_NET
.sym 76039 soc.spimemio.xfer.flash_clk_SB_DFFESR_Q_E
.sym 76040 soc.spimemio.xfer_io0_do_SB_LUT4_O_I2[2]
.sym 76041 soc.spimemio.xfer_io0_do_SB_LUT4_O_I2[1]
.sym 76042 soc.spimemio.din_valid_SB_LUT4_I3_O[0]
.sym 76043 soc.spimemio.config_qspi_SB_LUT4_I0_O[1]
.sym 76044 soc.spimemio.xfer.obuffer_SB_DFFE_Q_2_D_SB_LUT4_O_I0[0]
.sym 76045 soc.spimemio.xfer.next_fetch_SB_LUT4_O_I2[0]
.sym 76046 soc.spimemio.din_valid_SB_LUT4_I3_O[1]
.sym 76082 soc.spimemio.xfer.xfer_ddr
.sym 76083 flash_io0_oe
.sym 76088 iomem_addr[8]
.sym 76089 $PACKER_VCC_NET
.sym 76092 soc.spimemio.xfer.count_SB_DFFESR_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2[2]
.sym 76093 soc.spimemio.din_valid_SB_LUT4_I3_O_SB_LUT4_O_1_I2[1]
.sym 76094 soc.spimemio.config_qspi_SB_LUT4_I0_O[1]
.sym 76095 soc.spimemio.dout_data[6]
.sym 76098 flash_io0_do_SB_LUT4_O_I2[2]
.sym 76099 soc.spimemio.xfer_clk
.sym 76100 iomem_wstrb[3]
.sym 76104 iomem_addr[4]
.sym 76142 soc.spimemio.xfer.obuffer_SB_DFFE_Q_1_D_SB_LUT4_O_I2[1]
.sym 76143 soc.spimemio.xfer.obuffer_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3[2]
.sym 76144 soc.spimemio.xfer.obuffer[4]
.sym 76145 soc.spimemio.xfer.obuffer_SB_DFFE_Q_2_D_SB_LUT4_O_I0[1]
.sym 76147 soc.spimemio.din_valid_SB_LUT4_I3_O_SB_LUT4_O_1_I2[1]
.sym 76148 soc.spimemio.xfer.obuffer[6]
.sym 76183 soc.spimemio.xfer_io0_do_SB_LUT4_O_I2[0]
.sym 76189 soc.spimemio.din_data[0]
.sym 76190 soc.spimemio.din_valid
.sym 76192 soc.spimemio.xfer_io1_do_SB_LUT4_O_I2[0]
.sym 76194 soc.spimemio.xfer_io0_do_SB_LUT4_O_I2[1]
.sym 76195 soc.spimemio.xfer_resetn_SB_LUT4_I3_1_O
.sym 76199 iomem_addr[13]
.sym 76202 soc.spimemio.xfer.obuffer[6]
.sym 76203 soc.spimemio.xfer_resetn
.sym 76244 soc.spimemio.softreset_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I2_I3[0]
.sym 76245 soc.spimemio.xfer_resetn
.sym 76249 soc.spimemio.xfer_resetn_SB_LUT4_I3_1_O
.sym 76287 soc.spimemio.xfer_io1_do_SB_LUT4_O_I2[0]
.sym 76288 soc.spimemio.xfer_io0_do_SB_LUT4_O_I2[0]
.sym 76290 soc.spimemio.valid_SB_LUT4_O_I0_SB_LUT4_I3_O[0]
.sym 76293 iomem_wdata[6]
.sym 76294 iomem_wdata[1]
.sym 76297 soc.spimemio.xfer_io1_do_SB_LUT4_O_I2[0]
.sym 76298 flash_io0_do_SB_LUT4_O_I2[2]
.sym 76299 flash_io1_di
.sym 76303 soc.spimemio.softreset_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I2_I3_SB_LUT4_I2_O
.sym 76307 iomem_wdata[0]
.sym 76308 soc.spimemio.softreset_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I2_I3[0]
.sym 76348 soc.spimemio.state[7]
.sym 76349 soc.spimemio.din_ddr_SB_LUT4_I0_I2[0]
.sym 76351 soc.spimemio.state_SB_DFF_Q_5_D_SB_LUT4_O_I1[2]
.sym 76388 soc.spimemio.xfer_resetn_SB_LUT4_I3_1_O
.sym 76391 soc.spimemio.din_ddr_SB_LUT4_I0_I2[3]
.sym 76399 iomem_wstrb[2]
.sym 76400 soc.spimemio.din_ddr_SB_LUT4_I0_I2[0]
.sym 76402 soc.spimemio.dout_data[1]
.sym 76403 soc.cpu.mem_rdata_SB_LUT4_O_6_I0_SB_LUT4_O_I3[3]
.sym 76409 $PACKER_VCC_NET
.sym 76410 soc.cpu.mem_rdata_SB_LUT4_O_7_I0[0]
.sym 76448 soc.spimemio.softreset
.sym 76496 $PACKER_VCC_NET
.sym 76498 UART_RX_SB_LUT4_I1_I0[3]
.sym 76499 soc.spimemio.xfer.xfer_ddr
.sym 76501 soc.spimemio.rd_inc
.sym 76503 soc.spimemio.dout_data[6]
.sym 76504 UART_TX_SB_DFFESS_Q_S[0]
.sym 76505 iomem_addr[17]
.sym 76506 iomem_addr[15]
.sym 76508 iomem_wstrb[3]
.sym 76510 flash_io0_do_SB_LUT4_O_I2[2]
.sym 76512 iomem_addr[4]
.sym 76549 soc.spimemio.rd_valid_SB_LUT4_I3_I0[0]
.sym 76550 soc.spimemio.rd_valid_SB_LUT4_I3_I0_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 76551 soc.spimemio.rd_valid_SB_LUT4_I3_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0[3]
.sym 76552 soc.spimemio.rd_valid_SB_LUT4_I3_I0_SB_LUT4_O_1_I2[3]
.sym 76553 soc.spimemio.rd_addr[3]
.sym 76554 soc.spimemio.rd_valid_SB_LUT4_I3_I0_SB_LUT4_O_1_I2[2]
.sym 76555 soc.spimemio.rd_valid_SB_LUT4_I3_I0_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3[3]
.sym 76556 soc.spimemio.rd_addr[9]
.sym 76592 soc.spimemio.config_qspi_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_O_4_I2_SB_LUT4_O_1_I2[0]
.sym 76598 $PACKER_VCC_NET
.sym 76610 iomem_addr[20]
.sym 76611 iomem_addr[13]
.sym 76612 iomem_addr[21]
.sym 76614 soc.spimemio.rd_inc
.sym 76651 soc.spimemio.rd_valid_SB_LUT4_I3_I0_SB_LUT4_O_I1_SB_LUT4_O_I0[2]
.sym 76652 soc.spimemio.rd_valid_SB_LUT4_I3_I0_SB_LUT4_O_I1_SB_LUT4_O_I0[3]
.sym 76653 soc.spimemio.rd_valid_SB_LUT4_I3_I0_SB_LUT4_O_I1_SB_LUT4_O_I0[1]
.sym 76654 soc.spimemio.rd_valid_SB_LUT4_I3_I0_SB_LUT4_O_I1[3]
.sym 76655 soc.spimemio.rd_valid_SB_LUT4_I3_I0[1]
.sym 76656 soc.spimemio.rd_addr[17]
.sym 76657 soc.spimemio.rd_valid_SB_LUT4_I3_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0[0]
.sym 76658 soc.spimemio.rd_valid_SB_LUT4_I3_I0_SB_LUT4_O_I1[2]
.sym 76692 UP_DWN$SB_IO_IN
.sym 76693 flash_io0_di
.sym 76698 iomem_addr[5]
.sym 76703 iomem_addr[9]
.sym 76706 flash_io0_do_SB_LUT4_O_I2[2]
.sym 76708 iomem_wdata[0]
.sym 76710 iomem_addr[23]
.sym 76711 soc.cpu.mem_rdata_SB_LUT4_O_2_I0_SB_LUT4_O_I3[3]
.sym 76716 soc.spimemio.softreset_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I2_I3_SB_LUT4_I2_O
.sym 76753 soc.spimemio.rd_addr[10]
.sym 76754 soc.spimemio.rd_valid_SB_LUT4_I3_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0[1]
.sym 76755 soc.spimemio.rd_valid_SB_LUT4_I3_1_O[0]
.sym 76756 soc.spimemio.rd_valid_SB_LUT4_I3_2_I2[2]
.sym 76757 soc.spimemio.rd_valid_SB_LUT4_I3_2_I0[0]
.sym 76758 soc.spimemio.rd_valid_SB_LUT4_I3_2_O[3]
.sym 76759 soc.spimemio.rd_addr[18]
.sym 76760 soc.spimemio.rd_addr[14]
.sym 76800 soc.spimemio.rd_valid_SB_LUT4_I3_I0_SB_LUT4_O_I1[1]
.sym 76807 iomem_addr[6]
.sym 76809 iomem_addr[12]
.sym 76810 iomem_addr[3]
.sym 76811 soc.spimemio.dout_data[1]
.sym 76812 iomem_addr[8]
.sym 76813 iomem_addr[6]
.sym 76814 iomem_addr[8]
.sym 76815 iomem_addr[12]
.sym 76816 soc.cpu.mem_rdata_SB_LUT4_O_6_I0_SB_LUT4_O_I3[3]
.sym 76817 $PACKER_VCC_NET
.sym 76818 soc.cpu.mem_rdata_SB_LUT4_O_7_I0[0]
.sym 76855 flash_io0_do_SB_LUT4_O_I2[2]
.sym 76856 soc.spimemio.rd_valid_SB_LUT4_I3_1_O_SB_LUT4_I2_O[0]
.sym 76857 soc.spimemio.rd_valid_SB_LUT4_I3_2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2[2]
.sym 76858 soc.spimemio.rd_valid_SB_LUT4_I3_2_O_SB_LUT4_I2_O[1]
.sym 76859 soc.spimemio.rd_valid_SB_LUT4_I3_2_O_SB_LUT4_I2_O_SB_LUT4_O_2_I2_SB_LUT4_O_I2[2]
.sym 76860 soc.spimemio.rd_valid_SB_LUT4_I3_2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2[3]
.sym 76861 soc.spimemio.rd_valid_SB_LUT4_I3_2_I1[1]
.sym 76862 soc.spimemio.rd_valid_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[3]
.sym 76897 soc.spimemio.rd_addr[12]
.sym 76903 soc.spimemio.rd_addr[2]
.sym 76908 iomem_addr[22]
.sym 76909 iomem_addr[15]
.sym 76910 iomem_addr[10]
.sym 76911 iomem_wstrb[3]
.sym 76912 UART_TX_SB_DFFESS_Q_S[0]
.sym 76913 iomem_addr[17]
.sym 76914 iomem_addr[4]
.sym 76916 soc.spimemio.dout_data[6]
.sym 76917 iomem_addr[14]
.sym 76918 flash_io0_do_SB_LUT4_O_I2[2]
.sym 76920 iomem_wstrb[3]
.sym 76957 soc.spimemio.rd_valid_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_2_I2[3]
.sym 76958 soc.spimemio.rd_valid_SB_LUT4_I3_2_O_SB_LUT4_I2_O_SB_LUT4_O_2_I2[2]
.sym 76959 soc.spimemio.rd_valid_SB_LUT4_I3_2_O_SB_LUT4_I2_O[2]
.sym 76960 soc.spimemio.rd_valid_SB_LUT4_I3_1_O_SB_LUT4_I2_O[1]
.sym 76961 soc.spimemio.rd_valid_SB_LUT4_I3_2_O_SB_LUT4_I2_O_SB_LUT4_O_2_I2[3]
.sym 76962 soc.spimemio.rd_addr[23]
.sym 76963 soc.spimemio.config_en_SB_DFFESS_Q_E
.sym 76964 soc.spimemio.rd_valid_SB_LUT4_I3_2_O_SB_LUT4_I2_O_SB_LUT4_O_2_I2_SB_LUT4_O_1_I3[3]
.sym 77002 soc.spimemio.rd_valid_SB_LUT4_I3_2_O_SB_LUT4_I2_O[1]
.sym 77006 flash_io0_do_SB_LUT4_O_I2[2]
.sym 77007 soc.spimemio.rd_addr[8]
.sym 77008 iomem_addr[22]
.sym 77009 $PACKER_VCC_NET
.sym 77013 iomem_addr[20]
.sym 77015 iomem_addr[21]
.sym 77018 soc.spimemio.rd_addr[22]
.sym 77019 iomem_addr[13]
.sym 77020 iomem_addr[22]
.sym 77021 iomem_addr[19]
.sym 77059 soc.spimemio.buffer[22]
.sym 77060 soc.spimemio.rd_valid_SB_LUT4_I3_2_O_SB_LUT4_I2_O_SB_LUT4_O_2_I2_SB_LUT4_O_I3[2]
.sym 77061 soc.spimemio.rd_valid_SB_LUT4_I3_2_O_SB_LUT4_I2_O_SB_LUT4_O_2_I2_SB_LUT4_O_I2[3]
.sym 77063 soc.spimemio.rd_valid_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_2_I2[2]
.sym 77065 soc.spimemio.rd_valid_SB_LUT4_I3_2_O_SB_LUT4_I2_O[0]
.sym 77102 $PACKER_VCC_NET
.sym 77105 soc.spimemio.buffer[10]
.sym 77107 UART_RX_SB_LUT4_I1_I0[3]
.sym 77109 soc.simpleuart.send_dummy_SB_LUT4_I3_I2_SB_LUT4_I1_O
.sym 77111 soc.spimemio.buffer[9]
.sym 77113 iomem_addr[23]
.sym 77114 soc.cpu.mem_rdata_SB_LUT4_O_4_I0_SB_LUT4_O_I3[3]
.sym 77115 soc.cpu.mem_rdata_SB_LUT4_O_11_I0[0]
.sym 77118 soc.cpu.mem_la_firstword_xfer
.sym 77119 iomem_addr[23]
.sym 77120 soc.spimemio.softreset_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I2_I3_SB_LUT4_I2_O
.sym 77121 soc.spimemio.config_en_SB_DFFESS_Q_E
.sym 77124 soc.cpu.mem_rdata_SB_LUT4_O_2_I0_SB_LUT4_O_I3[3]
.sym 77161 soc.spimemio.buffer[20]
.sym 77162 soc.spimemio.buffer[21]
.sym 77163 soc.spimemio.buffer[23]
.sym 77164 soc.spimemio.buffer[19]
.sym 77165 UART_TX_SB_DFFESS_Q_S[2]
.sym 77166 soc.spimemio.buffer[16]
.sym 77167 soc.spimemio.buffer[18]
.sym 77168 soc.spimemio.buffer[17]
.sym 77215 soc.spimem_rdata[18]
.sym 77217 soc.mem_valid
.sym 77219 soc.spimemio.dout_data[1]
.sym 77225 $PACKER_VCC_NET
.sym 77226 soc.cpu.mem_rdata_SB_LUT4_O_7_I0[0]
.sym 77264 soc.spimem_rdata[21]
.sym 77266 soc.simpleuart.send_dummy_SB_LUT4_I3_O[2]
.sym 77269 soc.spimem_rdata[18]
.sym 77309 soc.simpleuart.send_dummy_SB_LUT4_I3_I2_SB_LUT4_I1_O
.sym 77310 UART_RX_SB_LUT4_I1_I0[3]
.sym 77311 soc.simpleuart.send_dummy_SB_LUT4_I3_O[0]
.sym 77366 soc.simpleuart.send_dummy
.sym 77415 soc.simpleuart.send_dummy_SB_LUT4_I3_I2[1]
.sym 77418 soc.cpu.mem_rdata_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 77420 soc.cpu.mem_la_firstword_xfer_SB_LUT4_I3_O[3]
.sym 77467 soc.spimemio.buffer[15]
.sym 77468 soc.spimemio.buffer[13]
.sym 77473 soc.spimemio.buffer[12]
.sym 77518 soc.simpleuart.send_dummy
.sym 77521 soc.cpu.mem_la_firstword_xfer
.sym 77527 soc.cpu.mem_do_rinst
.sym 77528 soc.cpu.trap
.sym 77569 soc.cpu.mem_la_firstword_xfer_SB_LUT4_I3_O[3]
.sym 77570 soc.cpu.mem_la_firstword_reg_SB_DFFSR_Q_D[1]
.sym 77571 soc.cpu.mem_wstrb_SB_DFFE_Q_2_D_SB_LUT4_O_I2[3]
.sym 77572 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_6_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O[2]
.sym 77574 soc.cpu.mem_la_firstword_reg
.sym 77575 soc.cpu.mem_la_firstword_xfer
.sym 77576 soc.cpu.last_mem_valid
.sym 77625 soc.mem_valid
.sym 77629 flash_io0_oe_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O[2]
.sym 77631 soc.cpu.mem_do_prefetch_SB_LUT4_I3_1_O[1]
.sym 77671 soc.cpu.mem_la_read_SB_LUT4_O_I2[0]
.sym 77672 soc.cpu.mem_la_firstword_xfer_SB_LUT4_I3_O[1]
.sym 77673 soc.cpu.mem_state_SB_DFFESR_Q_E_SB_LUT4_O_I3[3]
.sym 77674 soc.cpu.mem_valid_SB_DFFESR_Q_D_SB_LUT4_O_I1[1]
.sym 77675 soc.cpu.mem_valid_SB_DFFESR_Q_E
.sym 77676 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_6_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O[3]
.sym 77677 soc.cpu.mem_valid_SB_DFFESR_Q_E_SB_LUT4_O_I0[0]
.sym 77678 soc.mem_valid
.sym 77715 soc.cpu.instr_sll_SB_LUT4_I1_O_SB_LUT4_I0_O[1]
.sym 77716 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_6_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O[2]
.sym 77718 UART_RX_SB_LUT4_I1_I0[3]
.sym 77720 soc.cpu.mem_la_firstword_xfer_SB_LUT4_I3_O[3]
.sym 77721 soc.cpu.last_mem_valid_SB_DFFSR_Q_D[1]
.sym 77724 soc.cpu.mem_wstrb_SB_DFFE_Q_2_D_SB_LUT4_O_I2[3]
.sym 77725 soc.cpu.mem_wstrb_SB_DFFE_Q_2_D_SB_LUT4_O_I2[3]
.sym 77727 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_6_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O[2]
.sym 77731 soc.cpu.mem_rdata_q[3]
.sym 77732 soc.mem_valid
.sym 77736 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_6_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I1_O
.sym 77773 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[3]
.sym 77774 soc.cpu.mem_rdata_q[3]
.sym 77775 soc.cpu.mem_xfer_SB_LUT4_O_I1[3]
.sym 77776 soc.cpu.mem_state_SB_DFFESR_Q_D_SB_LUT4_O_I1[1]
.sym 77777 soc.cpu.mem_do_rinst_SB_LUT4_I0_O[0]
.sym 77778 soc.cpu.clear_prefetched_high_word
.sym 77779 soc.cpu.mem_la_firstword_xfer_SB_LUT4_I3_O[0]
.sym 77780 soc.cpu.mem_do_rinst_SB_LUT4_I0_I3[3]
.sym 77819 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_6_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O[1]
.sym 77826 UART_RX_SB_LUT4_I1_I0[3]
.sym 77830 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[2]
.sym 77836 soc.cpu.mem_rdata_latched[5]
.sym 77838 soc.cpu.mem_rdata_q[3]
.sym 77877 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_1_I0[2]
.sym 77881 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3[3]
.sym 77916 UP_DWN$SB_IO_IN
.sym 77921 UART_RX_SB_LUT4_I1_I0[3]
.sym 77922 soc.cpu.mem_do_rdata_SB_LUT4_I0_O[2]
.sym 77925 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[0]
.sym 77929 soc.cpu.mem_do_rinst
.sym 77930 soc.cpu.decoded_imm_j_SB_DFFE_Q_19_D_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 77932 soc.cpu.mem_rdata_q[24]
.sym 77933 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_3_O[2]
.sym 77935 soc.cpu.decoded_imm_j_SB_DFFE_Q_19_D_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 77936 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[1]
.sym 77937 soc.cpu.mem_la_firstword_xfer_SB_LUT4_I3_O[0]
.sym 77938 soc.cpu.decoded_rs2_SB_DFFE_Q_4_D_SB_LUT4_O_I3[2]
.sym 77978 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[2]
.sym 77980 soc.cpu.mem_rdata_q_SB_DFF_Q_11_D_SB_LUT4_O_I2[1]
.sym 77981 soc.cpu.mem_rdata_q_SB_DFF_Q_15_D_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 77982 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[1]
.sym 77983 soc.cpu.decoded_imm_j_SB_DFFE_Q_19_D_SB_LUT4_O_I1_SB_LUT4_I2_O[1]
.sym 77984 soc.cpu.mem_rdata_q_SB_DFF_Q_1_D_SB_LUT4_O_I3[0]
.sym 78027 soc.mem_rdata[27]
.sym 78030 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_1_I0[2]
.sym 78032 soc.cpu.decoded_imm_j_SB_DFFE_Q_19_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I2[2]
.sym 78033 soc.cpu.mem_do_prefetch_SB_LUT4_I3_1_O[1]
.sym 78034 soc.cpu.decoded_rs1_SB_DFFE_Q_2_D_SB_LUT4_O_I1[3]
.sym 78035 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_1_I3[0]
.sym 78037 flash_io0_oe_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O[3]
.sym 78042 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[2]
.sym 78079 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_1_I3[0]
.sym 78080 soc.cpu.mem_rdata_q[24]
.sym 78081 soc.cpu.mem_rdata_q_SB_DFF_Q_11_D_SB_LUT4_O_I2[2]
.sym 78082 soc.cpu.mem_rdata_q_SB_DFF_Q_7_D_SB_LUT4_O_I0[3]
.sym 78083 soc.cpu.decoded_imm_j_SB_DFFE_Q_19_D_SB_LUT4_O_I1_SB_LUT4_I2_O[2]
.sym 78084 soc.cpu.mem_rdata_q_SB_DFF_Q_8_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[0]
.sym 78085 soc.cpu.decoded_imm_j_SB_DFFE_Q_19_D_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 78086 soc.cpu.mem_rdata_q_SB_DFF_Q_8_D_SB_LUT4_O_I0[2]
.sym 78123 soc.cpu.mem_rdata_latched_SB_LUT4_O_7_I0_SB_LUT4_O_1_I1_SB_LUT4_I2_O[0]
.sym 78125 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1[1]
.sym 78127 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I1[2]
.sym 78130 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[2]
.sym 78133 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 78134 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 78137 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O[3]
.sym 78138 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O[0]
.sym 78139 soc.cpu.mem_rdata_latched_SB_LUT4_O_7_I0_SB_LUT4_O_1_I1_SB_LUT4_I2_O[1]
.sym 78143 soc.cpu.is_lb_lh_lw_lbu_lhu_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1[1]
.sym 78144 soc.cpu.mem_rdata_q[24]
.sym 78181 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O[3]
.sym 78182 soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I2[1]
.sym 78183 soc.cpu.mem_rdata_q_SB_DFF_Q_7_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[3]
.sym 78184 soc.cpu.mem_rdata_q_SB_DFF_Q_8_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[1]
.sym 78185 soc.cpu.mem_rdata_q_SB_DFF_Q_3_D_SB_LUT4_O_I3[2]
.sym 78186 soc.cpu.mem_rdata_q_SB_DFF_Q_7_D_SB_LUT4_O_I0[0]
.sym 78187 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O[2]
.sym 78188 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 78224 soc.cpu.mem_rdata_latched_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_I3_O[0]
.sym 78225 soc.cpu.decoded_rs1_SB_DFFE_Q_1_D_SB_LUT4_O_I2[0]
.sym 78226 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O[0]
.sym 78229 soc.cpu.decoded_rs1_SB_DFFE_Q_1_D_SB_LUT4_O_I2[0]
.sym 78230 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_1_I3[0]
.sym 78232 soc.cpu.mem_rdata_q[24]
.sym 78233 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1[0]
.sym 78234 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1[0]
.sym 78236 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_3_O[2]
.sym 78240 soc.cpu.mem_rdata_latched[5]
.sym 78241 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[2]
.sym 78242 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 78244 soc.cpu.mem_rdata_latched[5]
.sym 78245 soc.cpu.is_lb_lh_lw_lbu_lhu_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I3_O[1]
.sym 78246 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O[2]
.sym 78283 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 78284 soc.cpu.mem_rdata_q_SB_DFF_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I1[3]
.sym 78285 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O[0]
.sym 78286 soc.cpu.mem_rdata_q_SB_DFF_Q_24_D_SB_LUT4_O_I3[3]
.sym 78287 soc.cpu.mem_rdata_q_SB_DFF_Q_6_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 78288 soc.cpu.mem_rdata_q_SB_DFF_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I1[2]
.sym 78289 soc.cpu.mem_rdata_q_SB_DFF_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I1[1]
.sym 78290 soc.cpu.mem_rdata_q_SB_DFF_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0[2]
.sym 78327 soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O[3]
.sym 78329 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1[1]
.sym 78330 soc.cpu.decoded_rs2_SB_DFFE_Q_1_D_SB_LUT4_O_I3[3]
.sym 78333 soc.cpu.decoded_imm_j_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.sym 78337 soc.cpu.instr_timer_SB_DFFE_Q_D_SB_LUT4_O_I1[0]
.sym 78339 soc.cpu.decoded_imm_j_SB_DFFE_Q_19_D_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 78340 soc.cpu.decoded_imm_j_SB_DFFE_Q_19_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I2[3]
.sym 78341 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_3_O[2]
.sym 78342 soc.cpu.decoded_rs2_SB_DFFE_Q_4_D_SB_LUT4_O_I3[2]
.sym 78346 soc.cpu.decoded_rs1_SB_DFFE_Q_4_D_SB_LUT4_O_I1[1]
.sym 78347 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 78348 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2[0]
.sym 78385 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_3_O[2]
.sym 78386 soc.cpu.mem_rdata_q_SB_DFF_Q_22_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0[1]
.sym 78387 soc.cpu.mem_rdata_q_SB_DFF_Q_24_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 78388 soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I3[2]
.sym 78389 soc.cpu.mem_rdata_q_SB_DFF_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I1[2]
.sym 78390 soc.cpu.mem_rdata_q_SB_DFF_Q_23_D_SB_LUT4_O_I3[3]
.sym 78391 soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O[0]
.sym 78392 soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 78427 soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2[1]
.sym 78429 soc.cpu.cpu_state_SB_DFF_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_1_I3[0]
.sym 78435 soc.cpu.instr_lh_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 78436 soc.cpu.decoded_rs2_SB_DFFE_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I2[1]
.sym 78437 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_6_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_I1_O[0]
.sym 78438 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O[0]
.sym 78439 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O[0]
.sym 78441 soc.cpu.mem_do_prefetch_SB_LUT4_I3_1_O[1]
.sym 78442 soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I2[1]
.sym 78445 flash_io0_oe_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O[3]
.sym 78446 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[2]
.sym 78448 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O[1]
.sym 78449 soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_I3_O[3]
.sym 78487 soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I2_O[0]
.sym 78488 soc.cpu.decoded_imm_j_SB_DFFE_Q_19_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I2[3]
.sym 78489 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 78490 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O[0]
.sym 78491 soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I3_O[1]
.sym 78492 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2[0]
.sym 78493 soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I2[1]
.sym 78494 soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_I3_O[2]
.sym 78530 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I0_O[3]
.sym 78531 soc.cpu.instr_timer_SB_DFFE_Q_D_SB_LUT4_O_I1[2]
.sym 78532 soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 78534 soc.cpu.decoded_imm_j_SB_DFFE_Q_D_SB_LUT4_O_I1[1]
.sym 78538 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1[1]
.sym 78541 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 78548 soc.cpu.is_sb_sh_sw_SB_DFFE_Q_D_SB_LUT4_O_I1[3]
.sym 78589 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3[2]
.sym 78590 soc.cpu.mem_rdata_q_SB_DFF_Q_19_D_SB_LUT4_O_I2[2]
.sym 78591 soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1[2]
.sym 78592 soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 78593 soc.cpu.mem_rdata_q_SB_DFF_Q_19_D_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 78594 soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I0_O[2]
.sym 78595 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 78596 soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I0_O[3]
.sym 78632 soc.cpu.decoded_rs1_SB_DFFE_Q_1_D_SB_LUT4_O_I2[0]
.sym 78633 soc.cpu.decoded_imm_j_SB_DFFE_Q_19_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I2[2]
.sym 78636 soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_I3_O[2]
.sym 78641 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3[1]
.sym 78645 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[2]
.sym 78648 soc.cpu.is_lb_lh_lw_lbu_lhu_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I3_O[1]
.sym 78651 soc.cpu.decoded_imm_j_SB_DFFE_Q_19_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I2[1]
.sym 78652 soc.cpu.decoded_rs2_SB_DFFE_Q_1_D_SB_LUT4_O_I3[1]
.sym 78653 soc.cpu.mem_rdata_latched[5]
.sym 78695 soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I0_O[0]
.sym 78696 soc.cpu.mem_rdata_q_SB_DFF_Q_20_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3[1]
.sym 78733 soc.cpu.decoded_imm_j_SB_DFFE_Q_19_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I2[0]
.sym 78735 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[3]
.sym 78741 soc.cpu.decoded_rs2_SB_DFFE_Q_1_D_SB_LUT4_O_I3[3]
.sym 78742 soc.cpu.decoded_imm_j_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.sym 78845 flash_io0_oe_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O[3]
.sym 78860 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 78867 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 78878 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 78923 soc.spimemio.xfer.count_SB_DFFESR_Q_E
.sym 78925 soc.spimemio.xfer.count_SB_DFFESR_Q_D_SB_LUT4_O_I2[2]
.sym 78926 soc.spimemio.xfer.count[1]
.sym 78927 soc.spimemio.xfer.count_SB_DFFESR_Q_D_SB_LUT4_O_I2[1]
.sym 78929 soc.spimemio.xfer.count_SB_DFFESR_Q_D_SB_LUT4_O_1_I3[3]
.sym 78930 soc.spimemio.xfer.count[2]
.sym 78952 soc.spimemio.xfer.flash_clk_SB_DFFESR_Q_E
.sym 78957 flash_io1_di
.sym 78975 soc.spimemio_cfgreg_do[22]
.sym 78977 soc.spimemio.xfer_io1_90
.sym 78978 flash_io0_do_SB_LUT4_O_I2[1]
.sym 78981 soc.spimemio.xfer_io0_do
.sym 78985 soc.spimemio.xfer_io1_do
.sym 78987 flash_io0_do_SB_LUT4_O_I2[2]
.sym 78993 flash_io0_do_SB_LUT4_O_I2[0]
.sym 78996 soc.spimemio.xfer_io0_90
.sym 79004 flash_io0_do_SB_LUT4_O_I2[0]
.sym 79005 flash_io0_do_SB_LUT4_O_I2[2]
.sym 79007 flash_io0_do_SB_LUT4_O_I2[1]
.sym 79016 soc.spimemio.xfer_io1_90
.sym 79018 soc.spimemio_cfgreg_do[22]
.sym 79019 soc.spimemio.xfer_io1_do
.sym 79022 soc.spimemio.xfer_io1_do
.sym 79029 soc.spimemio.xfer_io0_90
.sym 79030 soc.spimemio_cfgreg_do[22]
.sym 79031 soc.spimemio.xfer_io0_do
.sym 79041 soc.spimemio.xfer_io0_do
.sym 79045 clk$SB_IO_IN_$glb_clk
.sym 79052 soc.spimemio.xfer.flash_clk_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_CARRY_I1_CO[1]
.sym 79054 soc.spimemio.xfer.flash_clk_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O[3]
.sym 79055 soc.spimemio.xfer.flash_clk_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O[2]
.sym 79056 soc.spimemio.xfer.count_SB_DFFESR_Q_D_SB_LUT4_O_1_I3[2]
.sym 79057 soc.spimemio.xfer.count_SB_DFFESR_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O[3]
.sym 79058 soc.spimemio.xfer.dummy_count_SB_DFFESR_Q_E[1]
.sym 79064 soc.cpu.mem_rdata_SB_LUT4_O_7_I0[0]
.sym 79065 iomem_wdata[23]
.sym 79066 soc.cpu.mem_rdata_SB_LUT4_O_6_I0_SB_LUT4_O_I3[3]
.sym 79067 soc.spimemio_cfgreg_do[22]
.sym 79069 iomem_wstrb[2]
.sym 79073 iomem_wdata[30]
.sym 79083 soc.spimemio.xfer.ibuffer_SB_DFFE_Q_E
.sym 79085 DBG[1]$SB_IO_OUT
.sym 79088 soc.spimemio.xfer_clk
.sym 79093 soc.spimemio.xfer_io0_do_SB_LUT4_O_I2[0]
.sym 79094 soc.spimemio.xfer.count_SB_DFFESR_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O[2]
.sym 79095 soc.spimemio.xfer.count_SB_DFFESR_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O[0]
.sym 79101 soc.spimemio.xfer.count_SB_DFFESR_Q_E
.sym 79103 soc.spimemio.xfer.count_SB_DFFESR_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 79105 soc.spimemio.xfer.xfer_ddr
.sym 79107 soc.spimemio.xfer.count[1]
.sym 79112 soc.spimemio.xfer.xfer_ddr
.sym 79113 soc.spimemio.xfer.dummy_count_SB_DFFESR_Q_E[1]
.sym 79114 soc.spimemio.config_qspi_SB_LUT4_I0_O[1]
.sym 79115 soc.spimemio.xfer_io0_do_SB_LUT4_O_I2[3]
.sym 79128 soc.spimemio.xfer_resetn
.sym 79129 soc.spimemio.xfer.xfer_ddr
.sym 79130 soc.spimemio.xfer.count_SB_DFFESR_Q_3_E
.sym 79131 soc.spimemio.xfer_resetn_SB_LUT4_I3_O[1]
.sym 79133 soc.spimemio.xfer_resetn_SB_LUT4_I3_O[2]
.sym 79135 soc.spimemio.xfer.xfer_dspi_SB_LUT4_I2_O[1]
.sym 79136 soc.spimemio.xfer.count[0]
.sym 79137 soc.spimemio.xfer.flash_clk_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O[1]
.sym 79139 soc.spimemio.xfer.count_SB_DFFESR_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2[2]
.sym 79141 soc.spimemio.xfer_clk
.sym 79142 soc.spimemio.xfer.count_SB_DFFESR_Q_E_SB_LUT4_O_I3[0]
.sym 79143 soc.spimemio.xfer.xfer_ddr
.sym 79144 soc.spimemio.xfer_io0_do_SB_LUT4_O_I2[3]
.sym 79145 soc.spimemio.config_qspi_SB_LUT4_I0_O[1]
.sym 79146 soc.spimemio.xfer_io1_do_SB_LUT4_O_I2[0]
.sym 79148 soc.spimemio.xfer_io0_do_SB_LUT4_O_I2[0]
.sym 79150 soc.spimemio.din_valid_SB_LUT4_I3_O_SB_LUT4_O_1_I2[0]
.sym 79151 $PACKER_VCC_NET
.sym 79152 soc.spimemio.xfer_io1_do_SB_LUT4_O_I2[0]
.sym 79157 soc.spimemio.xfer_resetn_SB_LUT4_I3_O[2]
.sym 79158 soc.spimemio.xfer.count_SB_DFFESR_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2[2]
.sym 79159 soc.spimemio.xfer.dummy_count_SB_DFFESR_Q_E[1]
.sym 79161 soc.spimemio.xfer_io0_do_SB_LUT4_O_I2[0]
.sym 79162 soc.spimemio.xfer.count[0]
.sym 79163 soc.spimemio.xfer.flash_clk_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O[1]
.sym 79164 soc.spimemio.xfer_io1_do_SB_LUT4_O_I2[0]
.sym 79167 soc.spimemio.xfer.count[0]
.sym 79168 soc.spimemio.xfer.dummy_count_SB_DFFESR_Q_E[1]
.sym 79169 $PACKER_VCC_NET
.sym 79170 soc.spimemio.xfer_clk
.sym 79174 soc.spimemio.xfer.count_SB_DFFESR_Q_E_SB_LUT4_O_I3[0]
.sym 79175 soc.spimemio.xfer_resetn
.sym 79176 soc.spimemio.xfer_resetn_SB_LUT4_I3_O[1]
.sym 79179 soc.spimemio.xfer.xfer_dspi_SB_LUT4_I2_O[1]
.sym 79180 soc.spimemio.xfer_io0_do_SB_LUT4_O_I2[3]
.sym 79182 soc.spimemio.xfer.dummy_count_SB_DFFESR_Q_E[1]
.sym 79185 soc.spimemio.din_valid_SB_LUT4_I3_O_SB_LUT4_O_1_I2[0]
.sym 79186 soc.spimemio.xfer_resetn_SB_LUT4_I3_O[1]
.sym 79188 soc.spimemio.xfer_resetn_SB_LUT4_I3_O[2]
.sym 79191 soc.spimemio.config_qspi_SB_LUT4_I0_O[1]
.sym 79192 soc.spimemio.xfer_resetn
.sym 79197 soc.spimemio.xfer_clk
.sym 79198 soc.spimemio.xfer.xfer_ddr
.sym 79199 soc.spimemio.xfer.count_SB_DFFESR_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2[2]
.sym 79200 soc.spimemio.xfer_io1_do_SB_LUT4_O_I2[0]
.sym 79204 soc.spimemio.xfer_io1_do_SB_LUT4_O_I2[0]
.sym 79205 soc.spimemio.xfer.count_SB_DFFESR_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2[2]
.sym 79206 soc.spimemio.xfer.xfer_ddr
.sym 79207 soc.spimemio.xfer.count_SB_DFFESR_Q_3_E
.sym 79208 clk$SB_IO_IN_$glb_clk
.sym 79209 soc.spimemio.xfer_resetn_SB_LUT4_I3_O[2]
.sym 79211 soc.spimemio.xfer.count_SB_DFFESR_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O[2]
.sym 79212 soc.spimemio.xfer.count_SB_DFFESR_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2[3]
.sym 79213 soc.spimemio.xfer.count[3]
.sym 79214 soc.spimemio.xfer.next_fetch_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 79215 soc.spimemio.xfer.count_SB_DFFESR_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 79216 soc.spimemio.xfer.count_SB_DFFESR_Q_2_D_SB_LUT4_O_I1[0]
.sym 79217 soc.spimemio.xfer.count_SB_DFFESR_Q_2_D_SB_LUT4_O_I1[1]
.sym 79225 iomem_wstrb[3]
.sym 79226 soc.spimemio.xfer.count_SB_DFFESR_Q_3_E
.sym 79227 iomem_addr[4]
.sym 79228 iomem_wdata[31]
.sym 79229 iomem_wdata[25]
.sym 79230 flash_clk$SB_IO_OUT
.sym 79235 soc.spimemio.dout_data[2]
.sym 79236 soc.spimemio.din_valid_SB_LUT4_I3_O_SB_LUT4_O_1_I2[0]
.sym 79238 $PACKER_VCC_NET
.sym 79242 soc.cpu.mem_rdata_SB_LUT4_O_10_I0_SB_LUT4_O_2_I3[2]
.sym 79244 soc.cpu.mem_rdata_SB_LUT4_O_12_I0_SB_LUT4_O_1_I3[2]
.sym 79251 soc.spimemio.xfer.count[0]
.sym 79252 soc.spimemio.xfer_io0_do_SB_LUT4_O_I2[2]
.sym 79253 soc.spimemio.xfer_io0_do_SB_LUT4_O_I2[1]
.sym 79254 soc.spimemio.xfer.count_SB_DFFESR_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O[1]
.sym 79255 soc.spimemio.xfer.count_SB_DFFESR_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2[2]
.sym 79256 soc.spimemio.xfer_io1_do_SB_LUT4_O_I2[0]
.sym 79257 soc.spimemio.xfer.count_SB_DFFESR_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O[3]
.sym 79258 soc.spimemio.xfer.dummy_count_SB_DFFESR_Q_E[1]
.sym 79261 soc.spimemio.xfer_io0_do_SB_LUT4_O_I2[1]
.sym 79262 $PACKER_VCC_NET
.sym 79263 soc.spimemio.xfer.xfer_ddr
.sym 79264 soc.spimemio.xfer_resetn_SB_LUT4_I3_O[2]
.sym 79265 soc.spimemio.xfer_io1_do_SB_LUT4_O_I2[2]
.sym 79266 soc.spimemio.xfer_io1_do_SB_LUT4_O_I2[0]
.sym 79268 soc.spimemio.xfer.count_SB_DFFESR_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O[0]
.sym 79269 soc.spimemio.xfer_io0_do_SB_LUT4_O_I2[0]
.sym 79271 soc.spimemio.din_valid_SB_LUT4_I3_O_SB_LUT4_O_1_I2[1]
.sym 79272 soc.spimemio.xfer_clk
.sym 79273 soc.spimemio.xfer.count[1]
.sym 79276 soc.spimemio.xfer.count_SB_DFFESR_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O[2]
.sym 79277 soc.spimemio.xfer.count_SB_DFFESR_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2[3]
.sym 79278 soc.spimemio.xfer.flash_clk_SB_DFFESR_Q_E
.sym 79279 soc.spimemio.xfer_io0_do_SB_LUT4_O_I2[3]
.sym 79281 soc.spimemio.xfer_csb
.sym 79284 soc.spimemio.xfer_io0_do_SB_LUT4_O_I2[1]
.sym 79285 soc.spimemio.xfer_io0_do_SB_LUT4_O_I2[2]
.sym 79286 soc.spimemio.xfer_io0_do_SB_LUT4_O_I2[0]
.sym 79287 soc.spimemio.xfer_io0_do_SB_LUT4_O_I2[3]
.sym 79290 soc.spimemio.xfer.dummy_count_SB_DFFESR_Q_E[1]
.sym 79291 $PACKER_VCC_NET
.sym 79292 soc.spimemio.xfer_clk
.sym 79293 soc.spimemio.xfer.count[1]
.sym 79296 soc.spimemio.din_valid_SB_LUT4_I3_O_SB_LUT4_O_1_I2[1]
.sym 79297 soc.spimemio.xfer_io0_do_SB_LUT4_O_I2[3]
.sym 79298 soc.spimemio.xfer_io1_do_SB_LUT4_O_I2[0]
.sym 79299 soc.spimemio.xfer_io1_do_SB_LUT4_O_I2[2]
.sym 79302 soc.spimemio.xfer_io1_do_SB_LUT4_O_I2[0]
.sym 79303 soc.spimemio.xfer.count[0]
.sym 79304 soc.spimemio.xfer.count_SB_DFFESR_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2[3]
.sym 79305 soc.spimemio.xfer.count_SB_DFFESR_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2[2]
.sym 79308 soc.spimemio.xfer.count_SB_DFFESR_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O[3]
.sym 79309 soc.spimemio.xfer.count_SB_DFFESR_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O[1]
.sym 79310 soc.spimemio.xfer.count_SB_DFFESR_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O[2]
.sym 79311 soc.spimemio.xfer.count_SB_DFFESR_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O[0]
.sym 79314 soc.spimemio.xfer_csb
.sym 79316 soc.spimemio.xfer_clk
.sym 79320 soc.spimemio.xfer.count_SB_DFFESR_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2[2]
.sym 79322 soc.spimemio.xfer_io1_do_SB_LUT4_O_I2[0]
.sym 79323 soc.spimemio.xfer_io0_do_SB_LUT4_O_I2[1]
.sym 79326 soc.spimemio.xfer.xfer_ddr
.sym 79328 soc.spimemio.xfer_clk
.sym 79329 soc.spimemio.xfer_io1_do_SB_LUT4_O_I2[0]
.sym 79330 soc.spimemio.xfer.flash_clk_SB_DFFESR_Q_E
.sym 79331 clk$SB_IO_IN_$glb_clk
.sym 79332 soc.spimemio.xfer_resetn_SB_LUT4_I3_O[2]
.sym 79334 soc.spimemio.xfer.obuffer_SB_DFFE_Q_E
.sym 79335 soc.spimemio.xfer_resetn_SB_LUT4_I3_3_O[1]
.sym 79336 soc.spimemio.xfer_resetn_SB_LUT4_I3_3_O[0]
.sym 79337 soc.spimemio.xfer_io0_do_SB_LUT4_O_I2[3]
.sym 79338 soc.spimemio.xfer.dummy_count_SB_DFFESR_Q_E[0]
.sym 79339 soc.spimemio.xfer.obuffer[0]
.sym 79340 soc.spimemio.din_valid_SB_LUT4_I3_O_SB_LUT4_O_1_I2[0]
.sym 79346 soc.spimemio.xfer_resetn_SB_LUT4_I3_1_O
.sym 79347 iomem_addr[13]
.sym 79349 flash_clk_SB_LUT4_I1_I2[3]
.sym 79351 flash_csb$SB_IO_OUT
.sym 79352 flash_clk_SB_LUT4_I1_I2[3]
.sym 79357 soc.spimemio.config_qspi_SB_LUT4_I0_O[1]
.sym 79358 soc.spimemio.dout_data[5]
.sym 79359 soc.cpu.mem_rdata_SB_LUT4_O_13_I0[0]
.sym 79361 soc.spimemio.xfer_resetn
.sym 79362 soc.spimemio.dout_data[7]
.sym 79363 soc.spimemio.xfer_resetn
.sym 79364 soc.spimemio.xfer_clk
.sym 79368 soc.spimemio.xfer.obuffer_SB_DFFE_Q_E
.sym 79374 soc.spimemio.config_qspi_SB_LUT4_I0_O[1]
.sym 79377 soc.spimemio.xfer.obuffer[4]
.sym 79378 soc.spimemio.xfer.next_fetch_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 79379 soc.spimemio.xfer_resetn
.sym 79380 soc.spimemio.din_valid_SB_LUT4_I3_O_SB_LUT4_O_1_I2[1]
.sym 79381 soc.spimemio.din_data[7]
.sym 79382 soc.spimemio.din_valid
.sym 79384 soc.spimemio.xfer_io1_do_SB_LUT4_O_I2[0]
.sym 79385 soc.spimemio.xfer_io1_do_SB_LUT4_O_I2[0]
.sym 79386 soc.spimemio.xfer.next_fetch_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 79387 soc.spimemio.xfer_io0_do_SB_LUT4_O_I2[0]
.sym 79388 soc.spimemio.xfer.dummy_count_SB_DFFESR_Q_E[1]
.sym 79389 soc.spimemio.xfer.obuffer[6]
.sym 79390 soc.spimemio.xfer.count_SB_DFFESR_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2[2]
.sym 79392 soc.spimemio.xfer.obuffer_SB_DFFE_Q_E
.sym 79394 soc.spimemio.xfer_io0_do_SB_LUT4_O_I2[3]
.sym 79396 soc.spimemio.xfer.next_fetch_SB_LUT4_O_I2[0]
.sym 79397 soc.spimemio.din_valid_SB_LUT4_I3_O[1]
.sym 79401 soc.spimemio.din_valid_SB_LUT4_I3_O[0]
.sym 79402 soc.spimemio.xfer.obuffer[3]
.sym 79403 soc.spimemio.xfer.dummy_count_SB_DFFESR_Q_E[0]
.sym 79405 soc.spimemio.din_valid_SB_LUT4_I3_O_SB_LUT4_O_1_I2[0]
.sym 79407 soc.spimemio.xfer.dummy_count_SB_DFFESR_Q_E[0]
.sym 79410 soc.spimemio.xfer.dummy_count_SB_DFFESR_Q_E[1]
.sym 79413 soc.spimemio.xfer.obuffer[4]
.sym 79414 soc.spimemio.xfer.count_SB_DFFESR_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2[2]
.sym 79415 soc.spimemio.xfer_io1_do_SB_LUT4_O_I2[0]
.sym 79416 soc.spimemio.xfer.obuffer[6]
.sym 79419 soc.spimemio.din_valid_SB_LUT4_I3_O[0]
.sym 79420 soc.spimemio.din_data[7]
.sym 79421 soc.spimemio.config_qspi_SB_LUT4_I0_O[1]
.sym 79422 soc.spimemio.din_valid_SB_LUT4_I3_O[1]
.sym 79426 soc.spimemio.din_valid_SB_LUT4_I3_O_SB_LUT4_O_1_I2[1]
.sym 79428 soc.spimemio.din_valid_SB_LUT4_I3_O_SB_LUT4_O_1_I2[0]
.sym 79431 soc.spimemio.xfer_io0_do_SB_LUT4_O_I2[3]
.sym 79432 soc.spimemio.din_valid
.sym 79433 soc.spimemio.xfer.next_fetch_SB_LUT4_O_I2[0]
.sym 79434 soc.spimemio.xfer_resetn
.sym 79437 soc.spimemio.xfer.obuffer[3]
.sym 79440 soc.spimemio.din_valid_SB_LUT4_I3_O_SB_LUT4_O_1_I2[0]
.sym 79443 soc.spimemio.xfer_io1_do_SB_LUT4_O_I2[0]
.sym 79444 soc.spimemio.xfer.next_fetch_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 79445 soc.spimemio.xfer.next_fetch_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 79449 soc.spimemio.xfer.obuffer[3]
.sym 79450 soc.spimemio.xfer_io0_do_SB_LUT4_O_I2[0]
.sym 79451 soc.spimemio.xfer_io1_do_SB_LUT4_O_I2[0]
.sym 79452 soc.spimemio.xfer.obuffer[6]
.sym 79453 soc.spimemio.xfer.obuffer_SB_DFFE_Q_E
.sym 79454 clk$SB_IO_IN_$glb_clk
.sym 79456 soc.spimemio.xfer.obuffer_SB_DFFE_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I3[2]
.sym 79457 soc.spimemio.xfer.obuffer[2]
.sym 79458 soc.spimemio.xfer.obuffer_SB_DFFE_Q_4_D_SB_LUT4_O_I2[1]
.sym 79459 soc.spimemio.xfer.next_fetch
.sym 79460 soc.spimemio.xfer.obuffer[3]
.sym 79461 soc.spimemio.xfer.obuffer[1]
.sym 79462 soc.spimemio.xfer.obuffer_SB_DFFE_Q_3_D_SB_LUT4_O_I2[1]
.sym 79463 soc.spimemio.xfer.obuffer_SB_DFFE_Q_5_D_SB_LUT4_O_I2[1]
.sym 79471 soc.spimemio.xfer_io1_do_SB_LUT4_O_I2[0]
.sym 79478 soc.spimemio.config_qspi_SB_LUT4_I0_O[1]
.sym 79479 soc.cpu.mem_rdata_SB_LUT4_O_3_I0_SB_LUT4_O_I3[3]
.sym 79481 soc.spimemio.xfer_resetn_SB_LUT4_I3_1_O
.sym 79484 soc.spimemio.dout_data[0]
.sym 79485 soc.spimemio.config_qspi_SB_LUT4_I0_O[1]
.sym 79486 soc.spimemio.xfer_io0_do_SB_LUT4_O_I2[0]
.sym 79487 soc.spimemio.softreset_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I2_I3[0]
.sym 79488 soc.spimemio.dout_data[3]
.sym 79489 soc.spimemio.din_ddr_SB_LUT4_I0_I3[2]
.sym 79490 soc.spimemio.dout_data[4]
.sym 79502 soc.spimemio.xfer.obuffer_SB_DFFE_Q_2_D_SB_LUT4_O_I0[0]
.sym 79503 soc.spimemio.xfer_io0_do_SB_LUT4_O_I2[0]
.sym 79506 soc.spimemio.din_data[6]
.sym 79507 soc.spimemio.xfer.obuffer_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3[2]
.sym 79508 soc.spimemio.xfer.obuffer[4]
.sym 79509 soc.spimemio.config_qspi_SB_LUT4_I0_O[1]
.sym 79511 soc.spimemio.din_valid_SB_LUT4_I3_O_SB_LUT4_O_1_I2[1]
.sym 79512 soc.spimemio.xfer_io1_do_SB_LUT4_O_I2[0]
.sym 79514 soc.spimemio.xfer.obuffer[2]
.sym 79517 soc.spimemio.xfer.obuffer_SB_DFFE_Q_2_D_SB_LUT4_O_I0[1]
.sym 79518 soc.spimemio.xfer.obuffer[1]
.sym 79519 soc.spimemio.xfer.obuffer_SB_DFFE_Q_3_D_SB_LUT4_O_I2[1]
.sym 79522 soc.spimemio.xfer.obuffer_SB_DFFE_Q_1_D_SB_LUT4_O_I2[1]
.sym 79523 soc.spimemio.din_data[4]
.sym 79524 soc.spimemio.xfer.obuffer_SB_DFFE_Q_E
.sym 79525 soc.spimemio.xfer_io1_do_SB_LUT4_O_I2[0]
.sym 79526 soc.spimemio.din_data[5]
.sym 79536 soc.spimemio.xfer.obuffer_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3[2]
.sym 79537 soc.spimemio.xfer_io1_do_SB_LUT4_O_I2[0]
.sym 79538 soc.spimemio.xfer.obuffer[2]
.sym 79542 soc.spimemio.xfer_io0_do_SB_LUT4_O_I2[0]
.sym 79543 soc.spimemio.din_valid_SB_LUT4_I3_O_SB_LUT4_O_1_I2[1]
.sym 79544 soc.spimemio.xfer.obuffer[4]
.sym 79545 soc.spimemio.xfer_io1_do_SB_LUT4_O_I2[0]
.sym 79548 soc.spimemio.config_qspi_SB_LUT4_I0_O[1]
.sym 79549 soc.spimemio.xfer.obuffer_SB_DFFE_Q_3_D_SB_LUT4_O_I2[1]
.sym 79550 soc.spimemio.din_data[4]
.sym 79554 soc.spimemio.xfer.obuffer[4]
.sym 79555 soc.spimemio.xfer.obuffer[1]
.sym 79556 soc.spimemio.xfer_io0_do_SB_LUT4_O_I2[0]
.sym 79557 soc.spimemio.xfer_io1_do_SB_LUT4_O_I2[0]
.sym 79566 soc.spimemio.din_data[5]
.sym 79567 soc.spimemio.xfer.obuffer_SB_DFFE_Q_2_D_SB_LUT4_O_I0[0]
.sym 79568 soc.spimemio.xfer.obuffer_SB_DFFE_Q_2_D_SB_LUT4_O_I0[1]
.sym 79569 soc.spimemio.config_qspi_SB_LUT4_I0_O[1]
.sym 79572 soc.spimemio.config_qspi_SB_LUT4_I0_O[1]
.sym 79573 soc.spimemio.din_data[6]
.sym 79575 soc.spimemio.xfer.obuffer_SB_DFFE_Q_1_D_SB_LUT4_O_I2[1]
.sym 79576 soc.spimemio.xfer.obuffer_SB_DFFE_Q_E
.sym 79577 clk$SB_IO_IN_$glb_clk
.sym 79582 soc.spimemio.xfer.last_fetch_SB_DFFSS_Q_S
.sym 79584 soc.spimemio.xfer.last_fetch
.sym 79585 soc.spimemio.xfer.last_fetch_SB_LUT4_I0_O[0]
.sym 79591 iomem_wdata[20]
.sym 79592 soc.spimemio.din_data[1]
.sym 79593 soc.spimemio.din_data[1]
.sym 79598 $PACKER_VCC_NET
.sym 79602 soc.spimemio.din_data[6]
.sym 79603 soc.spimemio.xfer.xfer_ddr
.sym 79604 iomem_wdata[31]
.sym 79606 soc.spimemio.din_data[2]
.sym 79607 soc.spimemio.din_rd
.sym 79608 flash_io0_do_SB_LUT4_O_I2[2]
.sym 79611 soc.spimemio.config_qspi_SB_LUT4_I0_O[1]
.sym 79612 soc.spimemio.din_data[5]
.sym 79613 soc.spimemio.softreset_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 79627 soc.spimemio.din_ddr_SB_LUT4_I0_I2[3]
.sym 79631 soc.spimemio.state[7]
.sym 79637 soc.spimemio.softreset_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I2_I3[0]
.sym 79638 soc.spimemio.xfer_resetn
.sym 79642 soc.spimemio.xfer.last_fetch_SB_LUT4_I0_O[0]
.sym 79649 soc.spimemio.din_ddr_SB_LUT4_I0_I3[2]
.sym 79660 soc.spimemio.xfer.last_fetch_SB_LUT4_I0_O[0]
.sym 79662 soc.spimemio.xfer_resetn
.sym 79665 soc.spimemio.state[7]
.sym 79666 soc.spimemio.din_ddr_SB_LUT4_I0_I2[3]
.sym 79668 soc.spimemio.softreset_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I2_I3[0]
.sym 79691 soc.spimemio.xfer_resetn
.sym 79700 clk$SB_IO_IN_$glb_clk
.sym 79701 soc.spimemio.din_ddr_SB_LUT4_I0_I3[2]
.sym 79702 soc.spimemio.din_rd
.sym 79707 soc.spimemio.din_rd_SB_DFFESR_Q_E
.sym 79718 soc.spimemio.xfer.fetch
.sym 79722 soc.spimemio.rd_valid_SB_DFFESR_Q_E
.sym 79727 soc.cpu.mem_rdata_SB_LUT4_O_10_I0_SB_LUT4_O_2_I3[2]
.sym 79732 soc.spimemio.din_data_SB_DFFESS_Q_E
.sym 79733 $PACKER_VCC_NET
.sym 79735 soc.spimemio.dout_data[2]
.sym 79736 soc.cpu.mem_rdata_SB_LUT4_O_12_I0_SB_LUT4_O_1_I3[2]
.sym 79744 soc.spimemio.softreset
.sym 79745 UART_RX_SB_LUT4_I1_I0[3]
.sym 79746 soc.spimemio.state[7]
.sym 79749 soc.spimemio.state_SB_DFF_Q_5_D_SB_LUT4_O_I1[2]
.sym 79752 soc.spimemio.softreset_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I2_I3[0]
.sym 79753 soc.spimemio.state[0]
.sym 79763 soc.spimemio.rd_wait_SB_LUT4_I1_O_SB_LUT4_I3_O[2]
.sym 79764 soc.spimemio.din_ddr_SB_LUT4_I0_I3[2]
.sym 79794 soc.spimemio.state[7]
.sym 79795 soc.spimemio.state_SB_DFF_Q_5_D_SB_LUT4_O_I1[2]
.sym 79796 soc.spimemio.state[0]
.sym 79797 soc.spimemio.rd_wait_SB_LUT4_I1_O_SB_LUT4_I3_O[2]
.sym 79801 soc.spimemio.softreset
.sym 79802 UART_RX_SB_LUT4_I1_I0[3]
.sym 79813 soc.spimemio.din_ddr_SB_LUT4_I0_I3[2]
.sym 79814 soc.spimemio.softreset_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I2_I3[0]
.sym 79823 clk$SB_IO_IN_$glb_clk
.sym 79825 soc.spimemio.config_qspi_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_O_2_I2[2]
.sym 79826 soc.spimemio.din_data[2]
.sym 79829 soc.spimemio.din_data[5]
.sym 79830 soc.spimemio.config_qspi_SB_LUT4_I1_O[2]
.sym 79838 soc.spimemio.din_ddr_SB_LUT4_I0_I3[2]
.sym 79841 soc.spimemio.state[0]
.sym 79845 $PACKER_VCC_NET
.sym 79847 soc.spimemio.din_ddr_SB_LUT4_I0_I2[0]
.sym 79849 soc.spimemio.rd_valid_SB_LUT4_I3_2_O_SB_LUT4_I2_O_SB_LUT4_O_I2[2]
.sym 79850 soc.spimemio.dout_data[5]
.sym 79851 soc.spimemio.softreset_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I2_I3_SB_LUT4_I2_O
.sym 79852 soc.spimemio.rd_addr[9]
.sym 79854 soc.spimemio.dout_data[7]
.sym 79856 soc.cpu.mem_rdata_SB_LUT4_O_13_I0[0]
.sym 79857 soc.spimemio.rd_addr[5]
.sym 79858 soc.spimemio.rd_inc
.sym 79879 flash_io0_do_SB_LUT4_O_I2[2]
.sym 79884 UART_TX_SB_DFFESS_Q_S[0]
.sym 79887 soc.simpleuart.send_dummy_SB_LUT4_I1_O[2]
.sym 79906 UART_TX_SB_DFFESS_Q_S[0]
.sym 79907 soc.simpleuart.send_dummy_SB_LUT4_I1_O[2]
.sym 79908 flash_io0_do_SB_LUT4_O_I2[2]
.sym 79946 clk$SB_IO_IN_$glb_clk
.sym 79947 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 79949 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[1]
.sym 79950 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[2]
.sym 79951 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[3]
.sym 79952 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[4]
.sym 79953 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[5]
.sym 79954 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[6]
.sym 79955 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[7]
.sym 79964 soc.spimemio.config_qspi_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_O_2_I2[3]
.sym 79967 flash_io0_do_SB_LUT4_O_I2[2]
.sym 79969 soc.cpu.mem_rdata_SB_LUT4_O_2_I0_SB_LUT4_O_I3[3]
.sym 79975 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[17]
.sym 79976 soc.spimemio.dout_data[3]
.sym 79978 soc.spimemio.rd_addr[11]
.sym 79979 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[19]
.sym 79981 soc.spimemio.dout_data[0]
.sym 79982 soc.spimemio.dout_data[4]
.sym 79983 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[21]
.sym 79990 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[21]
.sym 79991 iomem_addr[12]
.sym 79993 soc.spimemio.rd_inc
.sym 79994 iomem_addr[9]
.sym 79995 iomem_addr[5]
.sym 79996 iomem_addr[4]
.sym 79998 iomem_addr[15]
.sym 79999 iomem_addr[3]
.sym 80000 soc.spimemio.rd_valid_SB_LUT4_I3_I0_SB_LUT4_O_1_I2[3]
.sym 80001 soc.spimemio.rd_inc
.sym 80002 soc.spimemio.rd_valid_SB_LUT4_I3_I0_SB_LUT4_O_1_I2[2]
.sym 80003 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[19]
.sym 80005 iomem_addr[21]
.sym 80006 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[1]
.sym 80007 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[2]
.sym 80008 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[3]
.sym 80009 soc.spimemio.rd_valid_SB_LUT4_I3_2_O_SB_LUT4_I2_O_SB_LUT4_O_I2[2]
.sym 80010 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[13]
.sym 80011 iomem_addr[6]
.sym 80012 iomem_addr[3]
.sym 80013 iomem_addr[7]
.sym 80014 iomem_addr[23]
.sym 80015 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[10]
.sym 80016 iomem_addr[9]
.sym 80017 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[4]
.sym 80018 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[5]
.sym 80019 soc.spimemio.rd_valid_SB_LUT4_I3_I0_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3[3]
.sym 80020 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[7]
.sym 80022 soc.spimemio.rd_valid_SB_LUT4_I3_I0_SB_LUT4_O_1_I2[3]
.sym 80023 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[1]
.sym 80024 soc.spimemio.rd_valid_SB_LUT4_I3_I0_SB_LUT4_O_1_I2[2]
.sym 80025 iomem_addr[3]
.sym 80028 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[10]
.sym 80029 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[2]
.sym 80030 iomem_addr[4]
.sym 80031 iomem_addr[12]
.sym 80034 iomem_addr[6]
.sym 80035 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[4]
.sym 80036 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[5]
.sym 80037 iomem_addr[7]
.sym 80040 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[13]
.sym 80041 iomem_addr[23]
.sym 80042 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[21]
.sym 80043 iomem_addr[15]
.sym 80047 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[1]
.sym 80048 soc.spimemio.rd_inc
.sym 80049 iomem_addr[3]
.sym 80052 iomem_addr[9]
.sym 80053 soc.spimemio.rd_valid_SB_LUT4_I3_2_O_SB_LUT4_I2_O_SB_LUT4_O_I2[2]
.sym 80054 soc.spimemio.rd_valid_SB_LUT4_I3_I0_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3[3]
.sym 80055 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[7]
.sym 80058 iomem_addr[5]
.sym 80059 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[19]
.sym 80060 iomem_addr[21]
.sym 80061 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[3]
.sym 80064 soc.spimemio.rd_inc
.sym 80065 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[7]
.sym 80067 iomem_addr[9]
.sym 80068 soc.spimemio.softreset_SB_LUT4_I2_O_SB_LUT4_I2_O_$glb_ce
.sym 80069 clk$SB_IO_IN_$glb_clk
.sym 80071 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[8]
.sym 80072 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[9]
.sym 80073 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[10]
.sym 80074 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[11]
.sym 80075 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[12]
.sym 80076 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[13]
.sym 80077 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[14]
.sym 80078 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[15]
.sym 80085 iomem_addr[3]
.sym 80087 iomem_addr[12]
.sym 80095 flash_io0_do_SB_LUT4_O_I2[2]
.sym 80096 iomem_wdata[31]
.sym 80097 soc.spimemio.rd_valid_SB_LUT4_I3_1_O_SB_LUT4_I2_O[0]
.sym 80098 soc.spimemio.rd_addr[14]
.sym 80100 soc.spimemio.rd_addr[3]
.sym 80101 soc.spimemio.rd_valid
.sym 80103 soc.spimemio.dout_data[5]
.sym 80105 soc.spimemio.softreset_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 80106 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[9]
.sym 80113 soc.spimemio.rd_valid_SB_LUT4_I3_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0[1]
.sym 80114 soc.spimemio.rd_valid_SB_LUT4_I3_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0[3]
.sym 80115 iomem_addr[20]
.sym 80117 iomem_addr[10]
.sym 80118 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[6]
.sym 80120 soc.spimemio.rd_valid_SB_LUT4_I3_I0_SB_LUT4_O_I1_SB_LUT4_O_I0[2]
.sym 80121 soc.spimemio.rd_valid_SB_LUT4_I3_I0_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 80122 iomem_addr[17]
.sym 80123 soc.spimemio.rd_valid_SB_LUT4_I3_I0_SB_LUT4_O_I1[3]
.sym 80124 iomem_addr[13]
.sym 80125 iomem_addr[17]
.sym 80126 soc.spimemio.rd_valid_SB_LUT4_I3_I0_SB_LUT4_O_I1[1]
.sym 80127 soc.spimemio.rd_valid_SB_LUT4_I3_I0_SB_LUT4_O_I1[2]
.sym 80128 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[8]
.sym 80129 soc.spimemio.rd_valid_SB_LUT4_I3_I0_SB_LUT4_O_I1_SB_LUT4_O_I0[3]
.sym 80130 soc.spimemio.rd_valid_SB_LUT4_I3_I0_SB_LUT4_O_I1_SB_LUT4_O_I0[1]
.sym 80131 iomem_addr[8]
.sym 80132 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[12]
.sym 80133 soc.spimemio.rd_inc
.sym 80134 soc.spimemio.rd_valid_SB_LUT4_I3_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0[0]
.sym 80135 soc.spimemio.rd_valid_SB_LUT4_I3_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0[2]
.sym 80138 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[18]
.sym 80139 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[11]
.sym 80140 iomem_addr[14]
.sym 80141 iomem_addr[14]
.sym 80142 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[22]
.sym 80143 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[15]
.sym 80145 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[12]
.sym 80146 iomem_addr[13]
.sym 80147 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[11]
.sym 80148 iomem_addr[14]
.sym 80151 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[18]
.sym 80152 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[15]
.sym 80153 iomem_addr[20]
.sym 80154 iomem_addr[17]
.sym 80157 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[8]
.sym 80158 iomem_addr[10]
.sym 80159 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[6]
.sym 80160 iomem_addr[8]
.sym 80163 soc.spimemio.rd_valid_SB_LUT4_I3_I0_SB_LUT4_O_I1_SB_LUT4_O_I0[2]
.sym 80164 soc.spimemio.rd_valid_SB_LUT4_I3_I0_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 80165 soc.spimemio.rd_valid_SB_LUT4_I3_I0_SB_LUT4_O_I1_SB_LUT4_O_I0[3]
.sym 80166 soc.spimemio.rd_valid_SB_LUT4_I3_I0_SB_LUT4_O_I1_SB_LUT4_O_I0[1]
.sym 80169 soc.spimemio.rd_valid_SB_LUT4_I3_I0_SB_LUT4_O_I1[2]
.sym 80170 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[22]
.sym 80171 soc.spimemio.rd_valid_SB_LUT4_I3_I0_SB_LUT4_O_I1[3]
.sym 80172 soc.spimemio.rd_valid_SB_LUT4_I3_I0_SB_LUT4_O_I1[1]
.sym 80175 soc.spimemio.rd_inc
.sym 80176 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[15]
.sym 80177 iomem_addr[17]
.sym 80181 iomem_addr[14]
.sym 80182 iomem_addr[20]
.sym 80183 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[12]
.sym 80184 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[18]
.sym 80187 soc.spimemio.rd_valid_SB_LUT4_I3_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0[2]
.sym 80188 soc.spimemio.rd_valid_SB_LUT4_I3_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0[0]
.sym 80189 soc.spimemio.rd_valid_SB_LUT4_I3_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0[1]
.sym 80190 soc.spimemio.rd_valid_SB_LUT4_I3_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0[3]
.sym 80191 soc.spimemio.softreset_SB_LUT4_I2_O_SB_LUT4_I2_O_$glb_ce
.sym 80192 clk$SB_IO_IN_$glb_clk
.sym 80194 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[16]
.sym 80195 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[17]
.sym 80196 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[18]
.sym 80197 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[19]
.sym 80198 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[20]
.sym 80199 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[21]
.sym 80200 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[22]
.sym 80201 soc.spimemio.rd_valid_SB_LUT4_I3_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0[2]
.sym 80204 soc.cpu.instr_sh_SB_LUT4_I1_1_O[0]
.sym 80208 iomem_addr[17]
.sym 80210 soc.spimemio.rd_addr[13]
.sym 80213 iomem_addr[10]
.sym 80219 soc.cpu.mem_rdata_SB_LUT4_O_10_I0_SB_LUT4_O_2_I3[2]
.sym 80220 soc.spimemio.rd_addr[8]
.sym 80221 soc.cpu.mem_rdata_SB_LUT4_O_12_I0_SB_LUT4_O_1_I3[2]
.sym 80222 iomem_addr[6]
.sym 80223 soc.spimemio.dout_data[2]
.sym 80224 soc.spimemio.rd_addr[6]
.sym 80225 soc.spimemio.rd_addr[17]
.sym 80226 $PACKER_VCC_NET
.sym 80227 iomem_addr[11]
.sym 80228 soc.spimemio.rd_addr[23]
.sym 80229 iomem_addr[6]
.sym 80235 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[8]
.sym 80236 soc.spimemio.rd_addr[2]
.sym 80237 soc.spimemio.rd_inc
.sym 80238 iomem_addr[11]
.sym 80239 soc.spimemio.rd_valid_SB_LUT4_I3_2_I0[0]
.sym 80240 soc.spimemio.rd_addr[17]
.sym 80244 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[9]
.sym 80245 soc.spimemio.rd_inc
.sym 80247 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[12]
.sym 80248 soc.spimemio.rd_addr[12]
.sym 80251 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[16]
.sym 80252 iomem_addr[12]
.sym 80253 iomem_addr[17]
.sym 80254 soc.spimemio.rd_valid_SB_LUT4_I3_2_I2[2]
.sym 80255 iomem_addr[14]
.sym 80257 iomem_addr[2]
.sym 80258 iomem_addr[6]
.sym 80260 soc.spimemio.rd_addr[6]
.sym 80261 soc.spimemio.rd_valid
.sym 80262 soc.spimemio.rd_valid_SB_LUT4_I3_2_I1[2]
.sym 80263 iomem_addr[18]
.sym 80264 iomem_addr[10]
.sym 80268 iomem_addr[10]
.sym 80270 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[8]
.sym 80271 soc.spimemio.rd_inc
.sym 80274 iomem_addr[18]
.sym 80275 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[9]
.sym 80276 iomem_addr[11]
.sym 80277 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[16]
.sym 80280 soc.spimemio.rd_addr[6]
.sym 80281 soc.spimemio.rd_valid
.sym 80282 soc.spimemio.rd_valid_SB_LUT4_I3_2_I0[0]
.sym 80283 iomem_addr[6]
.sym 80286 soc.spimemio.rd_addr[17]
.sym 80287 iomem_addr[17]
.sym 80288 soc.spimemio.rd_addr[2]
.sym 80289 iomem_addr[2]
.sym 80292 soc.spimemio.rd_addr[12]
.sym 80295 iomem_addr[12]
.sym 80298 soc.spimemio.rd_valid_SB_LUT4_I3_2_I2[2]
.sym 80299 soc.spimemio.rd_valid_SB_LUT4_I3_2_I1[2]
.sym 80300 soc.spimemio.rd_valid
.sym 80301 soc.spimemio.rd_valid_SB_LUT4_I3_2_I0[0]
.sym 80304 soc.spimemio.rd_inc
.sym 80305 iomem_addr[18]
.sym 80306 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[16]
.sym 80310 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[12]
.sym 80311 iomem_addr[14]
.sym 80313 soc.spimemio.rd_inc
.sym 80314 soc.spimemio.softreset_SB_LUT4_I2_O_SB_LUT4_I2_O_$glb_ce
.sym 80315 clk$SB_IO_IN_$glb_clk
.sym 80317 soc.spimemio.rd_addr[4]
.sym 80318 soc.spimemio.rd_addr[6]
.sym 80319 soc.spimemio.rd_valid_SB_LUT4_I3_2_I1[3]
.sym 80320 soc.spimemio.rd_valid_SB_LUT4_I3_2_I1[2]
.sym 80321 soc.spimemio.rd_valid_SB_LUT4_I3_1_O[1]
.sym 80322 soc.spimemio.rd_addr[11]
.sym 80323 soc.spimemio.rd_valid_SB_LUT4_I3_2_O[2]
.sym 80324 soc.spimemio.rd_addr[8]
.sym 80334 iomem_addr[20]
.sym 80335 $PACKER_VCC_NET
.sym 80337 soc.spimemio.rd_addr[22]
.sym 80342 soc.spimemio.dout_data[5]
.sym 80343 soc.spimemio.softreset_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I2_I3_SB_LUT4_I2_O
.sym 80344 soc.spimemio.rd_addr[21]
.sym 80345 soc.spimemio.rd_addr[9]
.sym 80346 soc.spimemio.dout_data[7]
.sym 80347 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[21]
.sym 80350 soc.spimemio.rd_valid_SB_LUT4_I3_2_O_SB_LUT4_I2_O[2]
.sym 80351 soc.spimemio.rd_inc
.sym 80352 soc.spimemio.rd_addr[15]
.sym 80358 soc.spimemio.rd_addr[10]
.sym 80359 iomem_addr[8]
.sym 80360 soc.spimemio.config_en_SB_DFFESS_Q_E
.sym 80362 iomem_addr[6]
.sym 80363 soc.spimemio.rd_valid_SB_LUT4_I3_2_O[3]
.sym 80364 iomem_addr[12]
.sym 80365 soc.spimemio.rd_addr[14]
.sym 80366 iomem_wdata[31]
.sym 80368 soc.spimemio.rd_valid_SB_LUT4_I3_1_O[0]
.sym 80370 soc.spimemio.rd_addr[3]
.sym 80372 soc.spimemio.rd_addr[18]
.sym 80373 iomem_addr[3]
.sym 80374 soc.spimemio.rd_addr[4]
.sym 80375 soc.spimemio.rd_addr[6]
.sym 80376 soc.spimemio.rd_addr[15]
.sym 80378 soc.spimemio.rd_valid_SB_LUT4_I3_1_O[1]
.sym 80379 iomem_addr[18]
.sym 80380 soc.spimemio.rd_valid_SB_LUT4_I3_2_O[2]
.sym 80382 iomem_addr[10]
.sym 80383 iomem_addr[14]
.sym 80384 soc.spimemio.rd_addr[12]
.sym 80386 iomem_addr[4]
.sym 80387 iomem_addr[15]
.sym 80389 soc.spimemio.rd_addr[8]
.sym 80392 iomem_wdata[31]
.sym 80397 soc.spimemio.rd_valid_SB_LUT4_I3_1_O[0]
.sym 80400 soc.spimemio.rd_valid_SB_LUT4_I3_1_O[1]
.sym 80403 iomem_addr[3]
.sym 80404 iomem_addr[10]
.sym 80405 soc.spimemio.rd_addr[10]
.sym 80406 soc.spimemio.rd_addr[3]
.sym 80409 soc.spimemio.rd_valid_SB_LUT4_I3_2_O[3]
.sym 80410 iomem_addr[14]
.sym 80411 soc.spimemio.rd_addr[14]
.sym 80412 soc.spimemio.rd_valid_SB_LUT4_I3_2_O[2]
.sym 80415 iomem_addr[6]
.sym 80416 soc.spimemio.rd_addr[6]
.sym 80417 soc.spimemio.rd_addr[4]
.sym 80418 iomem_addr[4]
.sym 80421 iomem_addr[18]
.sym 80422 soc.spimemio.rd_addr[15]
.sym 80423 soc.spimemio.rd_addr[18]
.sym 80424 iomem_addr[15]
.sym 80427 soc.spimemio.rd_addr[4]
.sym 80428 iomem_addr[8]
.sym 80429 soc.spimemio.rd_addr[8]
.sym 80430 iomem_addr[4]
.sym 80433 soc.spimemio.rd_addr[12]
.sym 80434 soc.spimemio.rd_addr[4]
.sym 80435 iomem_addr[4]
.sym 80436 iomem_addr[12]
.sym 80437 soc.spimemio.config_en_SB_DFFESS_Q_E
.sym 80438 clk$SB_IO_IN_$glb_clk
.sym 80439 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 80440 soc.spimemio.buffer[9]
.sym 80442 soc.spimemio.buffer[8]
.sym 80445 soc.spimemio.buffer[10]
.sym 80452 soc.cpu.mem_rdata_SB_LUT4_O_4_I0_SB_LUT4_O_I3[3]
.sym 80456 soc.spimemio.config_en_SB_DFFESS_Q_E
.sym 80458 soc.simpleuart.send_pattern[8]
.sym 80459 soc.spimemio.rd_addr[4]
.sym 80462 iomem_wdata[0]
.sym 80463 soc.cpu.mem_rdata_SB_LUT4_O_11_I0[0]
.sym 80464 soc.spimemio.dout_data[3]
.sym 80465 iomem_addr[18]
.sym 80467 iomem_addr[19]
.sym 80468 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[17]
.sym 80469 soc.spimemio.dout_data[0]
.sym 80470 soc.spimemio.rd_addr[11]
.sym 80471 soc.spimemio.softreset_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 80473 iomem_addr[21]
.sym 80474 soc.spimemio.dout_data[4]
.sym 80475 iomem_addr[4]
.sym 80481 soc.spimemio.rd_valid_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_2_I2[3]
.sym 80482 UART_RX_SB_LUT4_I1_I0[3]
.sym 80483 soc.spimemio.rd_valid_SB_LUT4_I3_2_O_SB_LUT4_I2_O_SB_LUT4_O_2_I2_SB_LUT4_O_I2[3]
.sym 80485 soc.spimemio.rd_valid_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_2_I2[2]
.sym 80486 soc.spimemio.rd_valid_SB_LUT4_I3_2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2[3]
.sym 80487 iomem_wstrb[3]
.sym 80488 soc.spimemio.rd_valid_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[3]
.sym 80489 iomem_addr[17]
.sym 80490 iomem_addr[9]
.sym 80491 soc.spimemio.rd_valid_SB_LUT4_I3_2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2[2]
.sym 80493 soc.spimemio.rd_valid_SB_LUT4_I3_2_O_SB_LUT4_I2_O_SB_LUT4_O_2_I2_SB_LUT4_O_I2[2]
.sym 80494 soc.spimemio.rd_addr[11]
.sym 80495 soc.spimemio.rd_addr[17]
.sym 80496 soc.spimemio.rd_addr[8]
.sym 80497 soc.simpleuart.send_dummy_SB_LUT4_I1_O[2]
.sym 80498 iomem_addr[11]
.sym 80500 iomem_addr[19]
.sym 80501 iomem_addr[23]
.sym 80502 iomem_addr[8]
.sym 80503 iomem_addr[5]
.sym 80504 soc.spimemio.rd_valid_SB_LUT4_I3_2_O_SB_LUT4_I2_O_SB_LUT4_O_2_I2_SB_LUT4_O_1_I3[3]
.sym 80505 soc.spimemio.rd_addr[9]
.sym 80506 iomem_addr[11]
.sym 80507 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[21]
.sym 80508 soc.spimemio.rd_addr[5]
.sym 80510 soc.spimemio.rd_addr[19]
.sym 80511 soc.spimemio.rd_inc
.sym 80514 iomem_addr[9]
.sym 80515 soc.spimemio.rd_addr[9]
.sym 80516 soc.spimemio.rd_addr[11]
.sym 80517 iomem_addr[11]
.sym 80520 soc.spimemio.rd_valid_SB_LUT4_I3_2_O_SB_LUT4_I2_O_SB_LUT4_O_2_I2_SB_LUT4_O_1_I3[3]
.sym 80521 soc.spimemio.rd_addr[11]
.sym 80522 soc.spimemio.rd_valid_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[3]
.sym 80523 iomem_addr[11]
.sym 80526 iomem_addr[5]
.sym 80527 soc.spimemio.rd_valid_SB_LUT4_I3_2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2[3]
.sym 80528 soc.spimemio.rd_addr[5]
.sym 80529 soc.spimemio.rd_valid_SB_LUT4_I3_2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2[2]
.sym 80532 iomem_addr[17]
.sym 80533 soc.spimemio.rd_valid_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_2_I2[3]
.sym 80534 soc.spimemio.rd_addr[17]
.sym 80535 soc.spimemio.rd_valid_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_2_I2[2]
.sym 80538 soc.spimemio.rd_valid_SB_LUT4_I3_2_O_SB_LUT4_I2_O_SB_LUT4_O_2_I2_SB_LUT4_O_I2[3]
.sym 80539 iomem_addr[8]
.sym 80540 soc.spimemio.rd_addr[8]
.sym 80541 soc.spimemio.rd_valid_SB_LUT4_I3_2_O_SB_LUT4_I2_O_SB_LUT4_O_2_I2_SB_LUT4_O_I2[2]
.sym 80544 soc.spimemio.rd_inc
.sym 80545 iomem_addr[23]
.sym 80546 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[21]
.sym 80550 soc.simpleuart.send_dummy_SB_LUT4_I1_O[2]
.sym 80551 UART_RX_SB_LUT4_I1_I0[3]
.sym 80552 iomem_wstrb[3]
.sym 80556 soc.spimemio.rd_addr[9]
.sym 80557 iomem_addr[9]
.sym 80558 iomem_addr[19]
.sym 80559 soc.spimemio.rd_addr[19]
.sym 80560 soc.spimemio.softreset_SB_LUT4_I2_O_SB_LUT4_I2_O_$glb_ce
.sym 80561 clk$SB_IO_IN_$glb_clk
.sym 80564 soc.spimemio.rd_addr[21]
.sym 80566 flash_io0_oe_SB_LUT4_I1_O_SB_LUT4_O_1_I2[0]
.sym 80568 soc.spimemio.rd_addr[19]
.sym 80582 soc.spimemio.dout_data[1]
.sym 80585 soc.spimemio.config_qspi_SB_LUT4_I2_3_O_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O[3]
.sym 80588 soc.spimemio.dout_data[5]
.sym 80590 soc.spimemio.rd_valid_SB_LUT4_I3_1_O_SB_LUT4_I2_O[1]
.sym 80593 soc.spimemio.softreset_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 80594 soc.simpleuart.send_dummy_SB_LUT4_I3_I2_SB_LUT4_I1_O
.sym 80598 soc.simpleuart.send_dummy_SB_LUT4_I3_I2_SB_LUT4_I1_O
.sym 80605 soc.spimemio.rd_valid_SB_LUT4_I3_2_O_SB_LUT4_I2_O_SB_LUT4_O_2_I2[2]
.sym 80607 soc.spimemio.rd_addr[22]
.sym 80608 soc.spimemio.rd_valid_SB_LUT4_I3_2_O_SB_LUT4_I2_O_SB_LUT4_O_2_I2[3]
.sym 80609 soc.spimemio.rd_addr[23]
.sym 80610 soc.spimemio.dout_data[6]
.sym 80613 soc.spimemio.rd_valid_SB_LUT4_I3_2_O_SB_LUT4_I2_O_SB_LUT4_O_2_I2_SB_LUT4_O_I3[2]
.sym 80614 soc.spimemio.rd_valid_SB_LUT4_I3_2_O_SB_LUT4_I2_O_SB_LUT4_O_2_I2_SB_LUT4_O_I2[3]
.sym 80615 soc.spimemio.softreset_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I2_I3_SB_LUT4_I2_O
.sym 80617 iomem_addr[22]
.sym 80621 soc.spimemio.rd_addr[21]
.sym 80625 soc.spimemio.rd_addr[19]
.sym 80627 iomem_addr[19]
.sym 80629 soc.spimemio.rd_addr[21]
.sym 80633 iomem_addr[21]
.sym 80635 iomem_addr[23]
.sym 80637 soc.spimemio.dout_data[6]
.sym 80643 soc.spimemio.rd_addr[19]
.sym 80644 iomem_addr[21]
.sym 80645 iomem_addr[19]
.sym 80646 soc.spimemio.rd_addr[21]
.sym 80649 iomem_addr[21]
.sym 80650 soc.spimemio.rd_addr[23]
.sym 80651 iomem_addr[23]
.sym 80652 soc.spimemio.rd_addr[21]
.sym 80661 iomem_addr[22]
.sym 80662 soc.spimemio.rd_addr[22]
.sym 80663 soc.spimemio.rd_valid_SB_LUT4_I3_2_O_SB_LUT4_I2_O_SB_LUT4_O_2_I2_SB_LUT4_O_I3[2]
.sym 80664 soc.spimemio.rd_valid_SB_LUT4_I3_2_O_SB_LUT4_I2_O_SB_LUT4_O_2_I2_SB_LUT4_O_I2[3]
.sym 80673 soc.spimemio.rd_valid_SB_LUT4_I3_2_O_SB_LUT4_I2_O_SB_LUT4_O_2_I2[3]
.sym 80674 soc.spimemio.rd_valid_SB_LUT4_I3_2_O_SB_LUT4_I2_O_SB_LUT4_O_2_I2[2]
.sym 80675 iomem_addr[22]
.sym 80676 soc.spimemio.rd_addr[22]
.sym 80683 soc.spimemio.softreset_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I2_I3_SB_LUT4_I2_O
.sym 80684 clk$SB_IO_IN_$glb_clk
.sym 80693 soc.simpleuart.send_bitcnt[0]
.sym 80710 UART_TX_SB_DFFESS_Q_S[2]
.sym 80712 soc.simpleuart.send_dummy_SB_LUT4_I3_I2[1]
.sym 80714 $PACKER_VCC_NET
.sym 80715 soc.spimemio.dout_data[2]
.sym 80718 $PACKER_VCC_NET
.sym 80730 soc.simpleuart.send_dummy_SB_LUT4_I3_O[2]
.sym 80731 soc.spimemio.dout_data[2]
.sym 80733 UART_RX_SB_LUT4_I1_I0[3]
.sym 80736 soc.spimemio.dout_data[3]
.sym 80738 soc.spimemio.softreset_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I2_I3_SB_LUT4_I2_O
.sym 80739 soc.spimemio.dout_data[0]
.sym 80746 soc.spimemio.dout_data[4]
.sym 80748 soc.spimemio.dout_data[5]
.sym 80753 soc.spimemio.dout_data[7]
.sym 80756 soc.spimemio.dout_data[1]
.sym 80763 soc.spimemio.dout_data[4]
.sym 80768 soc.spimemio.dout_data[5]
.sym 80773 soc.spimemio.dout_data[7]
.sym 80781 soc.spimemio.dout_data[3]
.sym 80784 UART_RX_SB_LUT4_I1_I0[3]
.sym 80785 soc.simpleuart.send_dummy_SB_LUT4_I3_O[2]
.sym 80792 soc.spimemio.dout_data[0]
.sym 80796 soc.spimemio.dout_data[2]
.sym 80803 soc.spimemio.dout_data[1]
.sym 80806 soc.spimemio.softreset_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I2_I3_SB_LUT4_I2_O
.sym 80807 clk$SB_IO_IN_$glb_clk
.sym 80811 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 80813 soc.simpleuart.send_bitcnt[3]
.sym 80814 soc.simpleuart.send_bitcnt[2]
.sym 80815 soc.simpleuart.send_bitcnt[1]
.sym 80816 soc.simpleuart.send_dummy_SB_LUT4_I3_I2[1]
.sym 80828 $PACKER_VCC_NET
.sym 80829 soc.spimemio.buffer[19]
.sym 80830 $PACKER_VCC_NET
.sym 80839 soc.spimemio.dout_data[7]
.sym 80842 soc.spimemio.dout_data[5]
.sym 80851 soc.spimemio.buffer[21]
.sym 80856 soc.spimemio.buffer[18]
.sym 80859 soc.simpleuart.send_dummy
.sym 80873 soc.simpleuart.send_dummy_SB_LUT4_I3_I2[1]
.sym 80891 soc.spimemio.buffer[21]
.sym 80903 soc.simpleuart.send_dummy_SB_LUT4_I3_I2[1]
.sym 80904 soc.simpleuart.send_dummy
.sym 80921 soc.spimemio.buffer[18]
.sym 80929 soc.spimemio.softreset_SB_LUT4_I2_O_SB_LUT4_I2_O_$glb_ce
.sym 80930 clk$SB_IO_IN_$glb_clk
.sym 80956 soc.cpu.mem_la_firstword_xfer_SB_LUT4_I3_O[3]
.sym 80959 soc.cpu.mem_state_SB_DFFESR_Q_D_SB_LUT4_O_I1[2]
.sym 80961 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_O_I2[2]
.sym 80962 soc.spimemio.dout_data[4]
.sym 80963 soc.spimemio.softreset_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 80976 soc.simpleuart.send_dummy_SB_LUT4_I3_O[2]
.sym 81000 soc.simpleuart.send_dummy_SB_DFFESS_Q_E
.sym 81012 soc.simpleuart.send_dummy_SB_LUT4_I3_O[2]
.sym 81052 soc.simpleuart.send_dummy_SB_DFFESS_Q_E
.sym 81053 clk$SB_IO_IN_$glb_clk
.sym 81054 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 81111 soc.spimemio.dout_data[7]
.sym 81112 soc.spimemio.dout_data[5]
.sym 81122 soc.spimemio.dout_data[4]
.sym 81123 soc.spimemio.softreset_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 81131 soc.spimemio.dout_data[7]
.sym 81138 soc.spimemio.dout_data[5]
.sym 81166 soc.spimemio.dout_data[4]
.sym 81175 soc.spimemio.softreset_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 81176 clk$SB_IO_IN_$glb_clk
.sym 81179 soc.cpu.mem_la_secondword_SB_DFFESR_Q_E
.sym 81180 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_O_I2[2]
.sym 81190 soc.spimemio.buffer[15]
.sym 81197 soc.cpu.mem_rdata_SB_LUT4_O_9_I0[0]
.sym 81205 soc.mem_valid
.sym 81208 soc.cpu.mem_state_SB_DFFESR_Q_E
.sym 81211 flash_io0_oe_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O[3]
.sym 81212 soc.cpu.mem_do_rdata_SB_LUT4_I0_O[2]
.sym 81213 soc.cpu.mem_do_rdata_SB_LUT4_I0_O[1]
.sym 81219 soc.cpu.mem_la_read_SB_LUT4_O_I2[0]
.sym 81222 soc.cpu.last_mem_valid_SB_DFFSR_Q_D[1]
.sym 81229 soc.cpu.mem_state_SB_DFFESR_Q_D_SB_LUT4_O_I1[2]
.sym 81230 soc.cpu.trap
.sym 81232 soc.cpu.mem_la_firstword_reg
.sym 81233 UART_RX_SB_LUT4_I1_I0[3]
.sym 81234 soc.cpu.instr_sll_SB_LUT4_I1_O_SB_LUT4_I0_O[1]
.sym 81236 soc.cpu.mem_do_prefetch_SB_LUT4_I3_1_O[1]
.sym 81242 soc.cpu.last_mem_valid
.sym 81244 soc.cpu.mem_la_firstword_reg_SB_DFFSR_Q_D[1]
.sym 81246 flash_io0_oe_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O[3]
.sym 81250 flash_io0_oe_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O[2]
.sym 81252 soc.cpu.trap
.sym 81253 UART_RX_SB_LUT4_I1_I0[3]
.sym 81258 soc.cpu.last_mem_valid
.sym 81259 soc.cpu.mem_la_firstword_reg
.sym 81261 flash_io0_oe_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O[2]
.sym 81265 soc.cpu.mem_do_prefetch_SB_LUT4_I3_1_O[1]
.sym 81266 soc.cpu.instr_sll_SB_LUT4_I1_O_SB_LUT4_I0_O[1]
.sym 81267 soc.cpu.mem_state_SB_DFFESR_Q_D_SB_LUT4_O_I1[2]
.sym 81271 soc.cpu.mem_la_read_SB_LUT4_O_I2[0]
.sym 81272 UART_RX_SB_LUT4_I1_I0[3]
.sym 81285 soc.cpu.mem_la_firstword_reg_SB_DFFSR_Q_D[1]
.sym 81288 soc.cpu.mem_la_firstword_reg_SB_DFFSR_Q_D[1]
.sym 81290 flash_io0_oe_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O[3]
.sym 81294 soc.cpu.last_mem_valid_SB_DFFSR_Q_D[1]
.sym 81299 clk$SB_IO_IN_$glb_clk
.sym 81300 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 81301 soc.cpu.mem_state_SB_DFFESR_Q_R
.sym 81302 soc.cpu.mem_state_SB_DFFESR_Q_E
.sym 81303 soc.cpu.mem_valid_SB_DFFESR_Q_E_SB_LUT4_O_I0[2]
.sym 81304 soc.cpu.prefetched_high_word_SB_DFFESR_Q_E
.sym 81305 soc.cpu.last_mem_valid_SB_LUT4_I3_I2[2]
.sym 81306 soc.cpu.mem_la_firstword_xfer_SB_LUT4_I3_O[2]
.sym 81307 soc.cpu.prefetched_high_word_SB_DFFESR_Q_R[3]
.sym 81308 soc.cpu.mem_valid_SB_DFFESR_Q_E_SB_LUT4_O_I0[3]
.sym 81323 $PACKER_VCC_NET
.sym 81325 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_O_I2[2]
.sym 81327 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_6_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O[3]
.sym 81330 soc.cpu.instr_sh_SB_LUT4_I1_1_O[0]
.sym 81334 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_6_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_I1_O[0]
.sym 81335 soc.cpu.mem_valid_SB_DFFESR_Q_E_SB_LUT4_O_I0[1]
.sym 81342 soc.cpu.mem_valid_SB_DFFESR_Q_E_SB_LUT4_O_I0[1]
.sym 81344 soc.cpu.mem_wstrb_SB_DFFE_Q_2_D_SB_LUT4_O_I2[3]
.sym 81345 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_6_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O[2]
.sym 81346 UART_RX_SB_LUT4_I1_I0[3]
.sym 81348 soc.cpu.mem_la_firstword_xfer
.sym 81350 soc.cpu.mem_la_firstword_xfer_SB_LUT4_I3_O[3]
.sym 81351 soc.cpu.mem_la_firstword_xfer_SB_LUT4_I3_O[1]
.sym 81352 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_O_I2[2]
.sym 81353 soc.cpu.mem_valid_SB_DFFESR_Q_E
.sym 81354 soc.cpu.instr_sh_SB_LUT4_I1_1_O[0]
.sym 81355 soc.cpu.mem_state_SB_DFFESR_Q_R
.sym 81356 soc.cpu.mem_la_firstword_xfer_SB_LUT4_I3_O[0]
.sym 81357 soc.cpu.mem_do_rinst
.sym 81360 soc.cpu.trap
.sym 81364 soc.cpu.mem_valid_SB_DFFESR_Q_E_SB_LUT4_O_I0[0]
.sym 81365 soc.cpu.mem_valid_SB_DFFESR_Q_E_SB_LUT4_O_I0[3]
.sym 81367 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1[2]
.sym 81368 soc.cpu.mem_valid_SB_DFFESR_Q_E_SB_LUT4_O_I0[2]
.sym 81369 soc.cpu.mem_valid_SB_DFFESR_Q_D_SB_LUT4_O_I1[1]
.sym 81371 soc.cpu.mem_la_firstword_xfer_SB_LUT4_I3_O[2]
.sym 81372 soc.cpu.mem_do_rdata_SB_LUT4_I0_O[2]
.sym 81373 soc.cpu.mem_do_rdata_SB_LUT4_I0_O[1]
.sym 81375 soc.cpu.mem_wstrb_SB_DFFE_Q_2_D_SB_LUT4_O_I2[3]
.sym 81376 soc.cpu.mem_la_firstword_xfer_SB_LUT4_I3_O[0]
.sym 81377 soc.cpu.mem_la_firstword_xfer_SB_LUT4_I3_O[1]
.sym 81382 soc.cpu.mem_la_firstword_xfer
.sym 81383 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_O_I2[2]
.sym 81384 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1[2]
.sym 81387 soc.cpu.mem_valid_SB_DFFESR_Q_E_SB_LUT4_O_I0[0]
.sym 81388 soc.cpu.mem_valid_SB_DFFESR_Q_E_SB_LUT4_O_I0[2]
.sym 81389 soc.cpu.mem_do_rinst
.sym 81390 soc.cpu.mem_valid_SB_DFFESR_Q_E_SB_LUT4_O_I0[3]
.sym 81393 soc.cpu.instr_sh_SB_LUT4_I1_1_O[0]
.sym 81395 soc.cpu.mem_la_firstword_xfer_SB_LUT4_I3_O[0]
.sym 81399 soc.cpu.mem_valid_SB_DFFESR_Q_E_SB_LUT4_O_I0[0]
.sym 81400 soc.cpu.mem_valid_SB_DFFESR_Q_E_SB_LUT4_O_I0[2]
.sym 81401 soc.cpu.mem_valid_SB_DFFESR_Q_E_SB_LUT4_O_I0[1]
.sym 81402 soc.cpu.mem_valid_SB_DFFESR_Q_E_SB_LUT4_O_I0[3]
.sym 81405 soc.cpu.mem_la_firstword_xfer_SB_LUT4_I3_O[0]
.sym 81406 soc.cpu.mem_la_firstword_xfer_SB_LUT4_I3_O[1]
.sym 81407 soc.cpu.mem_la_firstword_xfer_SB_LUT4_I3_O[3]
.sym 81408 soc.cpu.mem_la_firstword_xfer_SB_LUT4_I3_O[2]
.sym 81411 UART_RX_SB_LUT4_I1_I0[3]
.sym 81413 soc.cpu.trap
.sym 81417 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_6_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O[2]
.sym 81418 soc.cpu.mem_valid_SB_DFFESR_Q_D_SB_LUT4_O_I1[1]
.sym 81419 soc.cpu.mem_do_rdata_SB_LUT4_I0_O[2]
.sym 81420 soc.cpu.mem_do_rdata_SB_LUT4_I0_O[1]
.sym 81421 soc.cpu.mem_valid_SB_DFFESR_Q_E
.sym 81422 clk$SB_IO_IN_$glb_clk
.sym 81423 soc.cpu.mem_state_SB_DFFESR_Q_R
.sym 81426 soc.cpu.mem_valid_SB_DFFESR_Q_E_SB_LUT4_O_I0_SB_LUT4_O_1_I2[0]
.sym 81428 soc.cpu.mem_do_rdata_SB_LUT4_I0_O[3]
.sym 81429 soc.cpu.clear_prefetched_high_word_q
.sym 81431 soc.cpu.mem_state_SB_DFFESR_Q_D_SB_LUT4_O_I1[2]
.sym 81436 soc.cpu.trap
.sym 81437 soc.cpu.prefetched_high_word_SB_DFFESR_Q_R[3]
.sym 81439 soc.cpu.mem_valid_SB_DFFESR_Q_E
.sym 81443 soc.cpu.mem_state_SB_DFFESR_Q_R
.sym 81446 soc.cpu.mem_valid_SB_DFFESR_Q_E
.sym 81448 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_3_O[2]
.sym 81449 soc.cpu.decoded_imm_j_SB_DFFE_Q_19_D_SB_LUT4_O_I1[1]
.sym 81450 UART_RX_SB_LUT4_I1_I0[3]
.sym 81451 soc.cpu.instr_sll_SB_LUT4_I1_O_SB_LUT4_I0_O[1]
.sym 81455 soc.cpu.mem_state_SB_DFFESR_Q_D_SB_LUT4_O_I1[2]
.sym 81456 soc.cpu.mem_rdata_q_SB_DFF_Q_15_D_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 81457 soc.cpu.decoded_rs2_SB_DFFE_Q_1_D_SB_LUT4_O_I3[3]
.sym 81458 soc.cpu.decoded_rs2_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I3[1]
.sym 81459 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_O_I2[2]
.sym 81466 flash_io0_oe_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O[2]
.sym 81467 flash_io0_oe_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O[3]
.sym 81469 soc.cpu.last_mem_valid_SB_LUT4_I3_I2[2]
.sym 81471 soc.cpu.mem_do_rdata_SB_LUT4_I0_O[2]
.sym 81472 soc.cpu.mem_do_rinst_SB_LUT4_I0_I3[3]
.sym 81473 soc.cpu.mem_do_rdata_SB_LUT4_I0_O[1]
.sym 81475 soc.cpu.instr_sll_SB_LUT4_I1_O_SB_LUT4_I0_O[1]
.sym 81476 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[0]
.sym 81477 soc.cpu.last_mem_valid_SB_LUT4_I3_I2[2]
.sym 81478 soc.cpu.clear_prefetched_high_word
.sym 81479 soc.cpu.mem_la_firstword_xfer_SB_LUT4_I3_O[0]
.sym 81480 UART_RX_SB_LUT4_I1_I0[3]
.sym 81481 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 81484 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[1]
.sym 81485 soc.cpu.mem_do_rinst
.sym 81486 soc.cpu.clear_prefetched_high_word_q
.sym 81488 flash_io0_oe_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O[3]
.sym 81489 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[3]
.sym 81491 soc.cpu.instr_sh_SB_LUT4_I1_1_O[0]
.sym 81492 soc.cpu.mem_state_SB_DFFESR_Q_D_SB_LUT4_O_I1[1]
.sym 81494 soc.cpu.decoded_imm_j_SB_DFFE_Q_19_D_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 81496 soc.cpu.mem_state_SB_DFFESR_Q_D_SB_LUT4_O_I1[2]
.sym 81499 soc.cpu.last_mem_valid_SB_LUT4_I3_I2[2]
.sym 81500 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 81501 soc.cpu.clear_prefetched_high_word_q
.sym 81505 soc.cpu.decoded_imm_j_SB_DFFE_Q_19_D_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 81512 soc.cpu.mem_do_rinst
.sym 81513 soc.cpu.mem_la_firstword_xfer_SB_LUT4_I3_O[0]
.sym 81516 soc.cpu.instr_sll_SB_LUT4_I1_O_SB_LUT4_I0_O[1]
.sym 81519 soc.cpu.mem_do_rinst
.sym 81522 soc.cpu.mem_do_rdata_SB_LUT4_I0_O[2]
.sym 81523 soc.cpu.mem_do_rinst_SB_LUT4_I0_I3[3]
.sym 81524 soc.cpu.mem_do_rinst
.sym 81525 soc.cpu.mem_do_rdata_SB_LUT4_I0_O[1]
.sym 81528 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[1]
.sym 81529 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[0]
.sym 81530 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[3]
.sym 81531 UART_RX_SB_LUT4_I1_I0[3]
.sym 81534 soc.cpu.last_mem_valid_SB_LUT4_I3_I2[2]
.sym 81535 flash_io0_oe_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O[2]
.sym 81536 soc.cpu.clear_prefetched_high_word
.sym 81540 flash_io0_oe_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O[3]
.sym 81541 soc.cpu.mem_state_SB_DFFESR_Q_D_SB_LUT4_O_I1[1]
.sym 81542 soc.cpu.instr_sh_SB_LUT4_I1_1_O[0]
.sym 81543 soc.cpu.mem_state_SB_DFFESR_Q_D_SB_LUT4_O_I1[2]
.sym 81544 flash_io0_oe_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O[3]
.sym 81545 clk$SB_IO_IN_$glb_clk
.sym 81561 flash_io0_oe_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O[3]
.sym 81562 soc.cpu.mem_do_prefetch_SB_LUT4_I3_1_O[1]
.sym 81567 soc.cpu.mem_state_SB_DFFESR_Q_D_SB_LUT4_O_I1[1]
.sym 81569 soc.cpu.mem_do_rdata_SB_LUT4_I0_O[1]
.sym 81570 flash_io0_oe_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O[2]
.sym 81571 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_1_I3[0]
.sym 81572 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1[0]
.sym 81574 soc.cpu.instr_timer_SB_DFFE_Q_D_SB_LUT4_O_I1[0]
.sym 81578 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[2]
.sym 81590 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_6_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I1_O
.sym 81599 soc.mem_rdata[27]
.sym 81600 soc.cpu.mem_do_rinst_SB_LUT4_I0_O[0]
.sym 81610 UART_RX_SB_LUT4_I1_I0[3]
.sym 81635 soc.mem_rdata[27]
.sym 81658 soc.cpu.mem_do_rinst_SB_LUT4_I0_O[0]
.sym 81659 UART_RX_SB_LUT4_I1_I0[3]
.sym 81667 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_6_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I1_O
.sym 81668 clk$SB_IO_IN_$glb_clk
.sym 81673 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I1[1]
.sym 81676 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I1[2]
.sym 81697 flash_io0_oe_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O[3]
.sym 81700 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I0_O[3]
.sym 81702 soc.cpu.mem_rdata_q_SB_DFF_Q_12_D_SB_LUT4_O_I2[1]
.sym 81703 soc.cpu.decoded_rs1_SB_DFFE_Q_1_D_SB_LUT4_O_I2[0]
.sym 81704 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[2]
.sym 81705 soc.cpu.instr_timer_SB_DFFE_Q_D_SB_LUT4_O_I1[2]
.sym 81713 soc.cpu.mem_rdata_q_SB_DFF_Q_11_D_SB_LUT4_O_I2[2]
.sym 81715 soc.cpu.decoded_imm_j_SB_DFFE_Q_19_D_SB_LUT4_O_I1_SB_LUT4_I2_O[2]
.sym 81718 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1[1]
.sym 81719 soc.cpu.decoded_imm_j_SB_DFFE_Q_19_D_SB_LUT4_O_I1[1]
.sym 81722 soc.cpu.mem_rdata_q_SB_DFF_Q_11_D_SB_LUT4_O_I2[1]
.sym 81725 soc.cpu.decoded_imm_j_SB_DFFE_Q_19_D_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 81726 soc.cpu.mem_rdata_latched_SB_LUT4_O_7_I0_SB_LUT4_O_1_I1_SB_LUT4_I2_O[0]
.sym 81728 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[2]
.sym 81729 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_O_I2[2]
.sym 81730 soc.cpu.decoded_rs2_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I3[1]
.sym 81733 soc.cpu.decoded_imm_j_SB_DFFE_Q_19_D_SB_LUT4_O_I1_SB_LUT4_I2_O[1]
.sym 81735 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1[0]
.sym 81737 soc.cpu.mem_rdata_latched_SB_LUT4_O_7_I0_SB_LUT4_O_1_I1_SB_LUT4_I2_O[1]
.sym 81738 flash_io0_oe_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O[3]
.sym 81740 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[1]
.sym 81751 soc.cpu.mem_rdata_q_SB_DFF_Q_11_D_SB_LUT4_O_I2[2]
.sym 81752 soc.cpu.decoded_imm_j_SB_DFFE_Q_19_D_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 81753 soc.cpu.mem_rdata_q_SB_DFF_Q_11_D_SB_LUT4_O_I2[1]
.sym 81762 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[2]
.sym 81764 soc.cpu.decoded_rs2_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I3[1]
.sym 81765 flash_io0_oe_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O[3]
.sym 81768 soc.cpu.mem_rdata_latched_SB_LUT4_O_7_I0_SB_LUT4_O_1_I1_SB_LUT4_I2_O[0]
.sym 81770 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_O_I2[2]
.sym 81771 soc.cpu.mem_rdata_latched_SB_LUT4_O_7_I0_SB_LUT4_O_1_I1_SB_LUT4_I2_O[1]
.sym 81774 soc.cpu.decoded_imm_j_SB_DFFE_Q_19_D_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 81775 soc.cpu.decoded_imm_j_SB_DFFE_Q_19_D_SB_LUT4_O_I1_SB_LUT4_I2_O[1]
.sym 81777 soc.cpu.decoded_imm_j_SB_DFFE_Q_19_D_SB_LUT4_O_I1_SB_LUT4_I2_O[2]
.sym 81780 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[1]
.sym 81781 soc.cpu.decoded_imm_j_SB_DFFE_Q_19_D_SB_LUT4_O_I1[1]
.sym 81782 flash_io0_oe_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O[3]
.sym 81786 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1[1]
.sym 81787 flash_io0_oe_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O[3]
.sym 81788 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1[0]
.sym 81791 clk$SB_IO_IN_$glb_clk
.sym 81793 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1[0]
.sym 81794 soc.cpu.instr_timer_SB_DFFE_Q_D_SB_LUT4_O_I1[0]
.sym 81795 soc.cpu.mem_rdata_q_SB_DFF_Q_6_D_SB_LUT4_O_I0_SB_LUT4_O_I1[2]
.sym 81798 soc.cpu.mem_rdata_q_SB_DFF_Q_1_D_SB_LUT4_O_I3_SB_LUT4_I0_O[1]
.sym 81807 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[1]
.sym 81818 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_6_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_I1_O[0]
.sym 81819 soc.cpu.decoded_imm_j_SB_DFFE_Q_19_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I2[0]
.sym 81820 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 81821 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O[0]
.sym 81822 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_I3[0]
.sym 81823 soc.cpu.mem_rdata_q_SB_DFF_Q_3_D_SB_LUT4_O_I2[3]
.sym 81824 soc.cpu.mem_rdata_q_SB_DFF_Q_19_D_SB_LUT4_O_I2[0]
.sym 81825 soc.cpu.mem_rdata_q_SB_DFF_Q_1_D_SB_LUT4_O_I3_SB_LUT4_I0_O[3]
.sym 81826 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1[0]
.sym 81827 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1[1]
.sym 81834 soc.cpu.decoded_rs2_SB_DFFE_Q_4_D_SB_LUT4_O_I3[2]
.sym 81836 soc.cpu.decoded_imm_j_SB_DFFE_Q_19_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I2[3]
.sym 81837 soc.cpu.decoded_imm_j_SB_DFFE_Q_19_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I2[0]
.sym 81839 soc.cpu.mem_rdata_q_SB_DFF_Q_7_D_SB_LUT4_O_I0[0]
.sym 81840 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O[2]
.sym 81842 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O[3]
.sym 81843 soc.cpu.decoded_rs1_SB_DFFE_Q_1_D_SB_LUT4_O_I2[0]
.sym 81845 soc.cpu.mem_rdata_q_SB_DFF_Q_8_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[1]
.sym 81846 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1[0]
.sym 81847 soc.cpu.decoded_imm_j_SB_DFFE_Q_19_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I2[2]
.sym 81848 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O[0]
.sym 81849 soc.cpu.decoded_imm_j_SB_DFFE_Q_19_D_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 81851 soc.cpu.mem_rdata_q_SB_DFF_Q_8_D_SB_LUT4_O_I0[0]
.sym 81853 soc.cpu.mem_rdata_q_SB_DFF_Q_7_D_SB_LUT4_O_I0[3]
.sym 81854 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O[0]
.sym 81855 soc.cpu.mem_rdata_q_SB_DFF_Q_8_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[0]
.sym 81856 soc.cpu.decoded_imm_j_SB_DFFE_Q_19_D_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 81857 flash_io0_oe_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O[3]
.sym 81858 soc.cpu.decoded_imm_j_SB_DFFE_Q_19_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I2[1]
.sym 81859 soc.cpu.mem_rdata_q[24]
.sym 81861 soc.cpu.is_lb_lh_lw_lbu_lhu_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1[1]
.sym 81862 soc.cpu.mem_rdata_q_SB_DFF_Q_12_D_SB_LUT4_O_I2[1]
.sym 81864 soc.cpu.decoded_rs2_SB_DFFE_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I2[1]
.sym 81865 soc.cpu.mem_rdata_q_SB_DFF_Q_8_D_SB_LUT4_O_I0[2]
.sym 81867 soc.cpu.decoded_imm_j_SB_DFFE_Q_19_D_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 81868 soc.cpu.mem_rdata_q_SB_DFF_Q_12_D_SB_LUT4_O_I2[1]
.sym 81869 soc.cpu.mem_rdata_q_SB_DFF_Q_8_D_SB_LUT4_O_I0[2]
.sym 81870 soc.cpu.mem_rdata_q_SB_DFF_Q_8_D_SB_LUT4_O_I0[0]
.sym 81873 soc.cpu.mem_rdata_q_SB_DFF_Q_7_D_SB_LUT4_O_I0[3]
.sym 81874 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O[0]
.sym 81875 soc.cpu.mem_rdata_q_SB_DFF_Q_7_D_SB_LUT4_O_I0[0]
.sym 81876 soc.cpu.decoded_imm_j_SB_DFFE_Q_19_D_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 81879 soc.cpu.decoded_rs2_SB_DFFE_Q_4_D_SB_LUT4_O_I3[2]
.sym 81880 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O[0]
.sym 81881 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O[2]
.sym 81882 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O[3]
.sym 81885 flash_io0_oe_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O[3]
.sym 81886 soc.cpu.mem_rdata_q[24]
.sym 81887 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1[0]
.sym 81891 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O[2]
.sym 81892 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O[3]
.sym 81893 soc.cpu.decoded_imm_j_SB_DFFE_Q_19_D_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 81894 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O[0]
.sym 81897 soc.cpu.decoded_rs2_SB_DFFE_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I2[1]
.sym 81898 soc.cpu.is_lb_lh_lw_lbu_lhu_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1[1]
.sym 81900 soc.cpu.decoded_rs1_SB_DFFE_Q_1_D_SB_LUT4_O_I2[0]
.sym 81903 soc.cpu.decoded_imm_j_SB_DFFE_Q_19_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I2[2]
.sym 81904 soc.cpu.decoded_imm_j_SB_DFFE_Q_19_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I2[1]
.sym 81905 soc.cpu.decoded_imm_j_SB_DFFE_Q_19_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I2[3]
.sym 81906 soc.cpu.decoded_imm_j_SB_DFFE_Q_19_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I2[0]
.sym 81910 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O[0]
.sym 81911 soc.cpu.mem_rdata_q_SB_DFF_Q_8_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[0]
.sym 81912 soc.cpu.mem_rdata_q_SB_DFF_Q_8_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[1]
.sym 81914 clk$SB_IO_IN_$glb_clk
.sym 81916 soc.cpu.mem_rdata_q_SB_DFF_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 81917 soc.cpu.mem_rdata_q_SB_DFF_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I3[3]
.sym 81918 soc.cpu.mem_rdata_q_SB_DFF_Q_6_D_SB_LUT4_O_I0[0]
.sym 81919 soc.cpu.mem_rdata_q_SB_DFF_Q_3_D_SB_LUT4_O_I1[0]
.sym 81920 soc.cpu.decoded_imm_j_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 81921 soc.cpu.mem_rdata_q_SB_DFF_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0[0]
.sym 81922 soc.cpu.mem_rdata_q_SB_DFF_Q_5_D_SB_LUT4_O_I2[2]
.sym 81923 soc.cpu.mem_rdata_q_SB_DFF_Q_6_D_SB_LUT4_O_I0_SB_LUT4_O_I2[3]
.sym 81928 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_1_I3[0]
.sym 81932 soc.cpu.decoded_imm_j_SB_DFFE_Q_19_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I2[3]
.sym 81935 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1[0]
.sym 81937 soc.cpu.instr_timer_SB_DFFE_Q_D_SB_LUT4_O_I1[0]
.sym 81940 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_3_O[2]
.sym 81941 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1[2]
.sym 81942 flash_io0_oe_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O[3]
.sym 81945 soc.cpu.decoded_rs2_SB_DFFE_Q_1_D_SB_LUT4_O_I3[3]
.sym 81948 flash_io0_oe_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O[3]
.sym 81949 soc.cpu.decoded_imm_j_SB_DFFE_Q_D_SB_LUT4_O_I1[1]
.sym 81950 soc.cpu.mem_rdata_q_SB_DFF_Q_7_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[2]
.sym 81957 soc.cpu.mem_rdata_q_SB_DFF_Q_7_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[2]
.sym 81959 soc.cpu.decoded_rs1_SB_DFFE_Q_2_D_SB_LUT4_O_I1[3]
.sym 81960 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O[1]
.sym 81964 soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O[3]
.sym 81967 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O[0]
.sym 81969 soc.cpu.mem_rdata_q_SB_DFF_Q_3_D_SB_LUT4_O_I3[2]
.sym 81970 soc.cpu.mem_rdata_q_SB_DFF_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I1[2]
.sym 81971 soc.cpu.decoded_rs2_SB_DFFE_Q_1_D_SB_LUT4_O_I3[3]
.sym 81972 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1[1]
.sym 81973 soc.cpu.decoded_imm_j_SB_DFFE_Q_D_SB_LUT4_O_I1[1]
.sym 81974 soc.cpu.mem_rdata_q_SB_DFF_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I3[3]
.sym 81975 soc.cpu.mem_rdata_q_SB_DFF_Q_19_D_SB_LUT4_O_I2[0]
.sym 81980 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I0_O[1]
.sym 81981 soc.cpu.mem_rdata_q_SB_DFF_Q_3_D_SB_LUT4_O_I2[1]
.sym 81982 soc.cpu.decoded_rs1_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 81983 soc.cpu.mem_rdata_q_SB_DFF_Q_7_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[3]
.sym 81984 soc.cpu.is_lb_lh_lw_lbu_lhu_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I3_O[1]
.sym 81985 soc.cpu.mem_rdata_latched[5]
.sym 81986 soc.cpu.decoded_imm_j_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I0[2]
.sym 81987 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O[2]
.sym 81988 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2[0]
.sym 81991 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O[0]
.sym 81992 soc.cpu.decoded_rs1_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 81997 soc.cpu.decoded_imm_j_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I0[2]
.sym 81998 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O[1]
.sym 82002 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1[1]
.sym 82003 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I0_O[1]
.sym 82004 soc.cpu.is_lb_lh_lw_lbu_lhu_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I3_O[1]
.sym 82005 soc.cpu.decoded_rs2_SB_DFFE_Q_1_D_SB_LUT4_O_I3[3]
.sym 82008 soc.cpu.mem_rdata_latched[5]
.sym 82009 soc.cpu.mem_rdata_q_SB_DFF_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I1[2]
.sym 82010 soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O[3]
.sym 82011 soc.cpu.is_lb_lh_lw_lbu_lhu_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I3_O[1]
.sym 82014 soc.cpu.mem_rdata_q_SB_DFF_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I1[2]
.sym 82015 soc.cpu.mem_rdata_q_SB_DFF_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I3[3]
.sym 82016 soc.cpu.decoded_rs1_SB_DFFE_Q_2_D_SB_LUT4_O_I1[3]
.sym 82017 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O[0]
.sym 82020 soc.cpu.mem_rdata_q_SB_DFF_Q_7_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[3]
.sym 82021 soc.cpu.mem_rdata_q_SB_DFF_Q_7_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[2]
.sym 82022 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O[2]
.sym 82023 soc.cpu.decoded_rs1_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 82026 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2[0]
.sym 82028 soc.cpu.decoded_imm_j_SB_DFFE_Q_D_SB_LUT4_O_I1[1]
.sym 82032 soc.cpu.mem_rdata_q_SB_DFF_Q_3_D_SB_LUT4_O_I3[2]
.sym 82033 soc.cpu.mem_rdata_q_SB_DFF_Q_19_D_SB_LUT4_O_I2[0]
.sym 82034 soc.cpu.mem_rdata_q_SB_DFF_Q_3_D_SB_LUT4_O_I2[1]
.sym 82037 clk$SB_IO_IN_$glb_clk
.sym 82039 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_6_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_I1_O[0]
.sym 82040 soc.cpu.mem_rdata_q_SB_DFF_Q_17_D_SB_LUT4_O_I2_SB_LUT4_O_I3[1]
.sym 82041 soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O[2]
.sym 82042 soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_I2[2]
.sym 82043 soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 82044 soc.cpu.mem_rdata_q_SB_DFF_Q_17_D_SB_LUT4_O_I2[2]
.sym 82045 soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_I2_I3_SB_LUT4_I2_O[2]
.sym 82046 soc.cpu.instr_lh_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 82054 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O[1]
.sym 82055 soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I2[1]
.sym 82064 soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O[0]
.sym 82065 soc.cpu.decoded_rs2_SB_DFFE_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I2[1]
.sym 82066 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I0_O[1]
.sym 82067 soc.cpu.mem_rdata_q_SB_DFF_Q_3_D_SB_LUT4_O_I2[1]
.sym 82068 soc.cpu.decoded_rs1_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 82069 soc.cpu.instr_timer_SB_DFFE_Q_D_SB_LUT4_O_I1[2]
.sym 82070 soc.cpu.instr_lh_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 82080 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O[3]
.sym 82081 soc.cpu.mem_rdata_latched[5]
.sym 82082 soc.cpu.mem_rdata_q_SB_DFF_Q_24_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 82083 soc.cpu.mem_rdata_q_SB_DFF_Q_24_D_SB_LUT4_O_I3[3]
.sym 82084 soc.cpu.mem_rdata_q_SB_DFF_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I1[2]
.sym 82086 soc.cpu.is_lb_lh_lw_lbu_lhu_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I3_O[1]
.sym 82087 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O[2]
.sym 82088 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 82090 soc.cpu.decoded_rs2_SB_DFFE_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I2[1]
.sym 82094 soc.cpu.mem_rdata_q_SB_DFF_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I1[1]
.sym 82095 soc.cpu.cpu_state_SB_DFF_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_1_I3[0]
.sym 82097 soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_I2[0]
.sym 82100 soc.cpu.decoded_rs2_SB_DFFE_Q_4_D_SB_LUT4_O_I3[2]
.sym 82102 flash_io0_oe_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O[3]
.sym 82104 soc.cpu.decoded_rs1_SB_DFFE_Q_4_D_SB_LUT4_O_I1[1]
.sym 82105 soc.cpu.mem_rdata_q_SB_DFF_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I1[3]
.sym 82106 soc.cpu.decoded_rs1_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 82107 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I0_O[0]
.sym 82108 soc.cpu.mem_rdata_q_SB_DFF_Q_6_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 82109 soc.cpu.decoded_imm_j_SB_DFFE_Q_D_SB_LUT4_O_I1[1]
.sym 82110 soc.cpu.mem_do_prefetch_SB_LUT4_I3_1_O[1]
.sym 82111 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I0_O[2]
.sym 82113 soc.cpu.decoded_imm_j_SB_DFFE_Q_D_SB_LUT4_O_I1[1]
.sym 82114 soc.cpu.mem_rdata_q_SB_DFF_Q_24_D_SB_LUT4_O_I3[3]
.sym 82115 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O[3]
.sym 82116 soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_I2[0]
.sym 82120 soc.cpu.decoded_rs2_SB_DFFE_Q_4_D_SB_LUT4_O_I3[2]
.sym 82122 soc.cpu.is_lb_lh_lw_lbu_lhu_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I3_O[1]
.sym 82125 soc.cpu.cpu_state_SB_DFF_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_1_I3[0]
.sym 82126 soc.cpu.mem_do_prefetch_SB_LUT4_I3_1_O[1]
.sym 82131 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 82132 flash_io0_oe_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O[3]
.sym 82133 soc.cpu.decoded_rs1_SB_DFFE_Q_4_D_SB_LUT4_O_I1[1]
.sym 82134 soc.cpu.mem_rdata_q_SB_DFF_Q_24_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 82138 soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_I2[0]
.sym 82140 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O[2]
.sym 82145 soc.cpu.decoded_rs2_SB_DFFE_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I2[1]
.sym 82146 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I0_O[2]
.sym 82150 soc.cpu.decoded_rs1_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 82151 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I0_O[0]
.sym 82152 soc.cpu.mem_rdata_q_SB_DFF_Q_6_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 82155 soc.cpu.mem_rdata_latched[5]
.sym 82156 soc.cpu.mem_rdata_q_SB_DFF_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I1[2]
.sym 82157 soc.cpu.mem_rdata_q_SB_DFF_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I1[1]
.sym 82158 soc.cpu.mem_rdata_q_SB_DFF_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I1[3]
.sym 82160 clk$SB_IO_IN_$glb_clk
.sym 82162 soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I2_O[2]
.sym 82163 soc.cpu.instr_timer_SB_DFFE_Q_D_SB_LUT4_O_I1[2]
.sym 82164 soc.cpu.mem_rdata_q_SB_DFF_Q_17_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0[3]
.sym 82165 soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O[3]
.sym 82166 soc.cpu.mem_rdata_q_SB_DFF_Q_17_D_SB_LUT4_O_I2[3]
.sym 82167 soc.cpu.mem_rdata_q_SB_DFF_Q_6_D_SB_LUT4_O_I0[2]
.sym 82168 soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I2_O[1]
.sym 82169 soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3[1]
.sym 82187 soc.cpu.decoded_imm_j_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I0[2]
.sym 82188 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I0_O[3]
.sym 82189 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[3]
.sym 82190 flash_io0_oe_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O[3]
.sym 82192 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O[2]
.sym 82193 soc.cpu.decoded_imm_j_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I0[2]
.sym 82195 soc.cpu.decoded_rs1_SB_DFFE_Q_1_D_SB_LUT4_O_I2[0]
.sym 82196 soc.cpu.instr_lh_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 82197 soc.cpu.instr_timer_SB_DFFE_Q_D_SB_LUT4_O_I1[2]
.sym 82205 soc.cpu.mem_rdata_q_SB_DFF_Q_24_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 82207 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I0_O[3]
.sym 82208 soc.cpu.mem_rdata_q_SB_DFF_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I1[2]
.sym 82209 soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 82211 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1[2]
.sym 82213 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O[0]
.sym 82215 soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I3_O[1]
.sym 82216 soc.cpu.decoded_rs1_SB_DFFE_Q_4_D_SB_LUT4_O_I1[1]
.sym 82217 soc.cpu.decoded_imm_j_SB_DFFE_Q_19_D_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 82219 soc.cpu.decoded_rs2_SB_DFFE_Q_1_D_SB_LUT4_O_I3[1]
.sym 82220 flash_io0_oe_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O[3]
.sym 82221 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O[2]
.sym 82226 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I2[1]
.sym 82227 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_3_O[2]
.sym 82228 soc.cpu.mem_rdata_q_SB_DFF_Q_22_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0[1]
.sym 82229 soc.cpu.mem_rdata_q_SB_DFF_Q_22_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0[0]
.sym 82232 soc.cpu.mem_rdata_q_SB_DFF_Q_23_D_SB_LUT4_O_I3[3]
.sym 82236 soc.cpu.mem_rdata_q_SB_DFF_Q_23_D_SB_LUT4_O_I3[3]
.sym 82237 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O[0]
.sym 82238 soc.cpu.decoded_rs2_SB_DFFE_Q_1_D_SB_LUT4_O_I3[1]
.sym 82239 soc.cpu.decoded_imm_j_SB_DFFE_Q_19_D_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 82242 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1[2]
.sym 82244 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O[0]
.sym 82248 soc.cpu.mem_rdata_q_SB_DFF_Q_22_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0[1]
.sym 82251 soc.cpu.mem_rdata_q_SB_DFF_Q_22_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0[0]
.sym 82254 soc.cpu.mem_rdata_q_SB_DFF_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I1[2]
.sym 82255 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I0_O[3]
.sym 82256 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I2[1]
.sym 82260 soc.cpu.decoded_rs1_SB_DFFE_Q_4_D_SB_LUT4_O_I1[1]
.sym 82261 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I2[1]
.sym 82263 soc.cpu.mem_rdata_q_SB_DFF_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I1[2]
.sym 82266 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_3_O[2]
.sym 82267 soc.cpu.mem_rdata_q_SB_DFF_Q_24_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 82268 flash_io0_oe_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O[3]
.sym 82269 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I0_O[3]
.sym 82272 soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 82273 soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I3_O[1]
.sym 82279 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O[2]
.sym 82280 soc.cpu.decoded_imm_j_SB_DFFE_Q_19_D_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 82283 clk$SB_IO_IN_$glb_clk
.sym 82285 soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3[0]
.sym 82286 soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1[1]
.sym 82287 soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I1[2]
.sym 82288 soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2[2]
.sym 82289 soc.cpu.mem_rdata_q_SB_DFF_Q_6_D_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 82290 soc.cpu.mem_rdata_q_SB_DFF_Q_17_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0[0]
.sym 82291 soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2[0]
.sym 82292 soc.cpu.mem_rdata_q_SB_DFF_Q_19_D_SB_LUT4_O_I2[0]
.sym 82312 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I0_O[2]
.sym 82314 soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_I2[0]
.sym 82315 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1[1]
.sym 82316 soc.cpu.mem_rdata_q_SB_DFF_Q_19_D_SB_LUT4_O_I2[0]
.sym 82318 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O[0]
.sym 82320 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_I3[0]
.sym 82329 soc.cpu.decoded_imm_j_SB_DFFE_Q_19_D_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 82330 soc.cpu.decoded_rs1_SB_DFFE_Q_1_D_SB_LUT4_O_I2[0]
.sym 82331 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3[1]
.sym 82332 soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_I3_O[3]
.sym 82333 soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I2[1]
.sym 82335 soc.cpu.mem_rdata_q_SB_DFF_Q_22_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0[1]
.sym 82337 soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I3[2]
.sym 82338 soc.cpu.decoded_rs2_SB_DFFE_Q_4_D_SB_LUT4_O_I3[2]
.sym 82340 soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I2[1]
.sym 82341 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1[1]
.sym 82344 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 82345 soc.cpu.decoded_rs2_SB_DFFE_Q_1_D_SB_LUT4_O_I3[1]
.sym 82348 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I0_O[3]
.sym 82349 soc.cpu.decoded_rs1_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 82351 soc.cpu.is_lb_lh_lw_lbu_lhu_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I3_O[1]
.sym 82352 soc.cpu.mem_rdata_q_SB_DFF_Q_23_D_SB_LUT4_O_I2[0]
.sym 82353 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 82355 soc.cpu.decoded_imm_j_SB_DFFE_Q_D_SB_LUT4_O_I1[1]
.sym 82357 soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_I3_O[2]
.sym 82359 soc.cpu.is_lb_lh_lw_lbu_lhu_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I3_O[1]
.sym 82360 soc.cpu.decoded_imm_j_SB_DFFE_Q_19_D_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 82361 soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I3[2]
.sym 82365 soc.cpu.decoded_rs2_SB_DFFE_Q_1_D_SB_LUT4_O_I3[1]
.sym 82366 soc.cpu.mem_rdata_q_SB_DFF_Q_22_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0[1]
.sym 82367 soc.cpu.mem_rdata_q_SB_DFF_Q_23_D_SB_LUT4_O_I2[0]
.sym 82368 soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_I3_O[2]
.sym 82371 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I0_O[3]
.sym 82372 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3[1]
.sym 82378 soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_I3_O[3]
.sym 82379 soc.cpu.decoded_rs2_SB_DFFE_Q_4_D_SB_LUT4_O_I3[2]
.sym 82380 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 82383 soc.cpu.decoded_imm_j_SB_DFFE_Q_D_SB_LUT4_O_I1[1]
.sym 82386 soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I2[1]
.sym 82390 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 82392 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 82395 soc.cpu.decoded_rs1_SB_DFFE_Q_1_D_SB_LUT4_O_I2[0]
.sym 82397 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1[1]
.sym 82401 soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I2[1]
.sym 82403 soc.cpu.decoded_rs1_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 82408 flash_io3_oe_SB_LUT4_I0_O_SB_LUT4_I0_O[0]
.sym 82409 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[3]
.sym 82410 soc.cpu.mem_rdata_q_SB_DFF_Q_20_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3[2]
.sym 82411 soc.cpu.mem_rdata_q_SB_DFF_Q_20_D_SB_LUT4_O_I1[1]
.sym 82412 soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I1[0]
.sym 82413 soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 82414 soc.cpu.mem_rdata_q_SB_DFF_Q_20_D_SB_LUT4_O_I1[3]
.sym 82415 soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 82433 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1[2]
.sym 82434 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1[2]
.sym 82441 soc.cpu.decoded_imm_j_SB_DFFE_Q_D_SB_LUT4_O_I1[1]
.sym 82449 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O[1]
.sym 82450 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O[0]
.sym 82452 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O[0]
.sym 82453 soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I0_O[0]
.sym 82454 soc.cpu.decoded_imm_j_SB_DFFE_Q_19_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I2[0]
.sym 82456 soc.cpu.mem_rdata_q_SB_DFF_Q_19_D_SB_LUT4_O_I2[0]
.sym 82457 soc.cpu.decoded_imm_j_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I0[2]
.sym 82458 soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1[1]
.sym 82459 soc.cpu.decoded_imm_j_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.sym 82460 soc.cpu.decoded_rs2_SB_DFFE_Q_1_D_SB_LUT4_O_I3[3]
.sym 82461 soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I3_O[1]
.sym 82462 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2[0]
.sym 82463 soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I2[1]
.sym 82464 soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I0_O[3]
.sym 82466 soc.cpu.decoded_imm_j_SB_DFFE_Q_19_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I2[1]
.sym 82467 soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1[2]
.sym 82468 soc.cpu.mem_rdata_latched[5]
.sym 82470 soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I0_O[2]
.sym 82471 soc.cpu.decoded_rs1_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 82472 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I0_O[2]
.sym 82474 soc.cpu.mem_rdata_q_SB_DFF_Q_19_D_SB_LUT4_O_I2[2]
.sym 82476 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[2]
.sym 82477 soc.cpu.mem_rdata_q_SB_DFF_Q_19_D_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 82478 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[3]
.sym 82480 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_I3[0]
.sym 82482 soc.cpu.decoded_rs1_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 82484 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2[0]
.sym 82488 soc.cpu.mem_rdata_q_SB_DFF_Q_19_D_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 82489 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[3]
.sym 82490 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I0_O[2]
.sym 82491 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[2]
.sym 82495 soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I3_O[1]
.sym 82496 soc.cpu.decoded_rs2_SB_DFFE_Q_1_D_SB_LUT4_O_I3[3]
.sym 82500 soc.cpu.decoded_imm_j_SB_DFFE_Q_19_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I2[0]
.sym 82501 soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1[1]
.sym 82502 soc.cpu.decoded_imm_j_SB_DFFE_Q_19_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I2[1]
.sym 82503 soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1[2]
.sym 82506 soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I0_O[0]
.sym 82507 soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I0_O[2]
.sym 82508 soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I0_O[3]
.sym 82509 soc.cpu.decoded_imm_j_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.sym 82512 soc.cpu.mem_rdata_latched[5]
.sym 82513 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_I3[0]
.sym 82514 soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I2[1]
.sym 82515 soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1[2]
.sym 82518 soc.cpu.mem_rdata_q_SB_DFF_Q_19_D_SB_LUT4_O_I2[2]
.sym 82519 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O[0]
.sym 82520 soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I0_O[0]
.sym 82521 soc.cpu.mem_rdata_q_SB_DFF_Q_19_D_SB_LUT4_O_I2[0]
.sym 82524 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O[0]
.sym 82525 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O[1]
.sym 82526 soc.cpu.decoded_imm_j_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I0[2]
.sym 82529 clk$SB_IO_IN_$glb_clk
.sym 82533 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O[0]
.sym 82534 soc.cpu.mem_rdata_q_SB_DFF_Q_21_D_SB_LUT4_O_I1[3]
.sym 82535 soc.cpu.mem_rdata_q_SB_DFF_Q_21_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2[2]
.sym 82538 soc.cpu.mem_rdata_q_SB_DFF_Q_21_D_SB_LUT4_O_I1[1]
.sym 82547 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O[1]
.sym 82552 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O[0]
.sym 82557 soc.cpu.decoded_rs1_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 82578 soc.cpu.is_sb_sh_sw_SB_DFFE_Q_D_SB_LUT4_O_I1[3]
.sym 82585 soc.cpu.decoded_rs2_SB_DFFE_Q_1_D_SB_LUT4_O_I3[1]
.sym 82586 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 82592 flash_io0_oe_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O[3]
.sym 82593 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1[2]
.sym 82601 soc.cpu.decoded_imm_j_SB_DFFE_Q_D_SB_LUT4_O_I1[1]
.sym 82602 flash_io0_oe_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O[3]
.sym 82629 flash_io0_oe_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O[3]
.sym 82631 soc.cpu.decoded_imm_j_SB_DFFE_Q_D_SB_LUT4_O_I1[1]
.sym 82632 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 82635 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1[2]
.sym 82636 soc.cpu.decoded_rs2_SB_DFFE_Q_1_D_SB_LUT4_O_I3[1]
.sym 82637 flash_io0_oe_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O[3]
.sym 82638 soc.cpu.is_sb_sh_sw_SB_DFFE_Q_D_SB_LUT4_O_I1[3]
.sym 82674 flash_io0_oe_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O[3]
.sym 82683 soc.cpu.decoded_rs1_SB_DFFE_Q_1_D_SB_LUT4_O_I2[0]
.sym 82732 DBG[1]$SB_IO_OUT
.sym 82748 DBG[1]$SB_IO_OUT
.sym 82786 iomem_wdata[26]
.sym 82787 soc.memory.rdata_0[28]
.sym 82788 soc.memory.rdata_1[23]
.sym 82789 soc.memory.rdata_0[29]
.sym 82798 soc.spimemio.xfer.count_SB_DFFESR_Q_E
.sym 82799 soc.spimemio.xfer.count[1]
.sym 82800 soc.spimemio.xfer_clk
.sym 82801 soc.spimemio.xfer.count_SB_DFFESR_Q_D_SB_LUT4_O_1_I3[2]
.sym 82803 soc.spimemio.xfer.count[2]
.sym 82806 soc.spimemio.xfer.count_SB_DFFESR_Q_D_SB_LUT4_O_I2[2]
.sym 82807 soc.spimemio.xfer.flash_clk_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O[3]
.sym 82812 soc.spimemio.xfer_io1_do_SB_LUT4_O_I2[0]
.sym 82813 soc.spimemio.xfer_io0_do_SB_LUT4_O_I2[0]
.sym 82814 soc.spimemio.xfer.count_SB_DFFESR_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 82815 soc.spimemio.xfer.count_SB_DFFESR_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O[0]
.sym 82817 soc.spimemio.xfer_resetn_SB_LUT4_I3_O[2]
.sym 82818 soc.spimemio.xfer.count_SB_DFFESR_Q_D_SB_LUT4_O_1_I3[3]
.sym 82820 soc.spimemio.xfer.xfer_ddr
.sym 82822 soc.spimemio.xfer.count_SB_DFFESR_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O[2]
.sym 82823 soc.spimemio.xfer_resetn_SB_LUT4_I3_O[1]
.sym 82824 soc.spimemio.xfer.count_SB_DFFESR_Q_D_SB_LUT4_O_I2[1]
.sym 82825 soc.spimemio.xfer_resetn_SB_LUT4_I3_O[2]
.sym 82831 soc.spimemio.xfer_resetn_SB_LUT4_I3_O[1]
.sym 82832 soc.spimemio.xfer_resetn_SB_LUT4_I3_O[2]
.sym 82841 soc.spimemio.xfer_io1_do_SB_LUT4_O_I2[0]
.sym 82842 soc.spimemio.xfer.count_SB_DFFESR_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O[2]
.sym 82843 soc.spimemio.xfer.flash_clk_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O[3]
.sym 82844 soc.spimemio.xfer_io0_do_SB_LUT4_O_I2[0]
.sym 82847 soc.spimemio.xfer.count_SB_DFFESR_Q_D_SB_LUT4_O_1_I3[2]
.sym 82848 soc.spimemio.xfer.count_SB_DFFESR_Q_D_SB_LUT4_O_1_I3[3]
.sym 82849 soc.spimemio.xfer.count[1]
.sym 82850 soc.spimemio.xfer_io1_do_SB_LUT4_O_I2[0]
.sym 82853 soc.spimemio.xfer_clk
.sym 82854 soc.spimemio.xfer.xfer_ddr
.sym 82855 soc.spimemio.xfer.count_SB_DFFESR_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 82856 soc.spimemio.xfer.count[2]
.sym 82866 soc.spimemio.xfer.count_SB_DFFESR_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O[0]
.sym 82867 soc.spimemio.xfer_io1_do_SB_LUT4_O_I2[0]
.sym 82868 soc.spimemio.xfer_io0_do_SB_LUT4_O_I2[0]
.sym 82871 soc.spimemio.xfer.count_SB_DFFESR_Q_D_SB_LUT4_O_I2[2]
.sym 82872 soc.spimemio.xfer_io1_do_SB_LUT4_O_I2[0]
.sym 82873 soc.spimemio.xfer.count_SB_DFFESR_Q_D_SB_LUT4_O_I2[1]
.sym 82875 soc.spimemio.xfer.count_SB_DFFESR_Q_E
.sym 82876 clk$SB_IO_IN_$glb_clk
.sym 82877 soc.spimemio.xfer_resetn_SB_LUT4_I3_O[2]
.sym 82894 iomem_wdata[22]
.sym 82897 soc.cpu.mem_rdata_SB_LUT4_O_1_I0_SB_LUT4_O_I3[3]
.sym 82899 soc.cpu.mem_rdata_SB_LUT4_O_10_I0_SB_LUT4_O_2_I3[2]
.sym 82901 soc.cpu.mem_rdata_SB_LUT4_O_12_I0_SB_LUT4_O_1_I3[2]
.sym 82903 soc.memory.rdata_0[30]
.sym 82904 iomem_wdata[16]
.sym 82905 soc.memory.rdata_0[31]
.sym 82933 soc.spimemio.xfer.count_SB_DFFESR_Q_E
.sym 82939 soc.spimemio.xfer.count_SB_DFFESR_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2[2]
.sym 82943 soc.spimemio.xfer.dummy_count_SB_DFFESR_Q_E[1]
.sym 82947 soc.spimemio.xfer.dummy_count_SB_DFFESR_Q_E[0]
.sym 82948 soc.spimemio.xfer.count[2]
.sym 82951 DBG[2]$SB_IO_OUT
.sym 82959 soc.spimemio.xfer.count[0]
.sym 82962 soc.spimemio.xfer.count[1]
.sym 82963 soc.spimemio.xfer_io0_do_SB_LUT4_O_I2[0]
.sym 82964 soc.spimemio.xfer.count_SB_DFFESR_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 82968 soc.spimemio.xfer.flash_clk_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O[1]
.sym 82970 soc.spimemio.xfer.count[3]
.sym 82971 soc.spimemio.xfer.flash_clk_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O[2]
.sym 82972 soc.spimemio.xfer.count_SB_DFFESR_Q_D_SB_LUT4_O_1_I3[2]
.sym 82974 soc.spimemio.xfer.count[2]
.sym 82975 $PACKER_VCC_NET
.sym 82978 soc.spimemio.xfer.flash_clk_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O[3]
.sym 82980 soc.spimemio.xfer_clk
.sym 82982 soc.spimemio.xfer.dummy_count_SB_DFFESR_Q_E[1]
.sym 82983 $PACKER_VCC_NET
.sym 82984 soc.spimemio.xfer.flash_clk_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_CARRY_I1_CO[1]
.sym 82988 soc.spimemio.xfer_clk
.sym 82991 $nextpnr_ICESTORM_LC_55$I3
.sym 82993 soc.spimemio.xfer.dummy_count_SB_DFFESR_Q_E[1]
.sym 82994 soc.spimemio.xfer.count[0]
.sym 82997 $nextpnr_ICESTORM_LC_55$COUT
.sym 83000 $PACKER_VCC_NET
.sym 83001 $nextpnr_ICESTORM_LC_55$I3
.sym 83003 soc.spimemio.xfer.flash_clk_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_CARRY_I1_CO[2]
.sym 83005 soc.spimemio.xfer.count[1]
.sym 83006 $PACKER_VCC_NET
.sym 83009 soc.spimemio.xfer.flash_clk_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_CARRY_I1_CO[3]
.sym 83010 soc.spimemio.xfer_clk
.sym 83011 soc.spimemio.xfer.count[2]
.sym 83012 $PACKER_VCC_NET
.sym 83013 soc.spimemio.xfer.flash_clk_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_CARRY_I1_CO[2]
.sym 83016 soc.spimemio.xfer_clk
.sym 83017 $PACKER_VCC_NET
.sym 83018 soc.spimemio.xfer.count[3]
.sym 83019 soc.spimemio.xfer.flash_clk_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_CARRY_I1_CO[3]
.sym 83022 soc.spimemio.xfer_clk
.sym 83023 soc.spimemio.xfer.flash_clk_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_CARRY_I1_CO[1]
.sym 83024 soc.spimemio.xfer.count[1]
.sym 83025 soc.spimemio.xfer_io0_do_SB_LUT4_O_I2[0]
.sym 83028 soc.spimemio.xfer.flash_clk_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O[1]
.sym 83029 soc.spimemio.xfer.flash_clk_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O[2]
.sym 83030 soc.spimemio.xfer.count_SB_DFFESR_Q_D_SB_LUT4_O_1_I3[2]
.sym 83031 soc.spimemio.xfer.flash_clk_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O[3]
.sym 83034 soc.spimemio.xfer.count_SB_DFFESR_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 83035 soc.spimemio.xfer.count[2]
.sym 83053 iomem_addr[16]
.sym 83059 iomem_wdata[24]
.sym 83060 iomem_addr[16]
.sym 83064 soc.cpu.mem_rdata_SB_LUT4_O_13_I0[0]
.sym 83072 soc.spimemio.xfer.obuffer_SB_DFFE_Q_E
.sym 83084 soc.spimemio.xfer.count_SB_DFFESR_Q_E
.sym 83086 soc.spimemio.xfer_resetn_SB_LUT4_I3_1_O
.sym 83087 soc.spimemio.xfer_clk
.sym 83088 soc.spimemio.xfer.count[1]
.sym 83089 soc.spimemio.xfer.count_SB_DFFESR_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 83092 soc.spimemio.xfer.xfer_ddr
.sym 83093 soc.spimemio.xfer.dummy_count_SB_DFFESR_Q_E[1]
.sym 83094 soc.spimemio.xfer.flash_clk_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O[2]
.sym 83095 soc.spimemio.xfer_clk
.sym 83096 soc.spimemio.xfer.count[1]
.sym 83097 soc.spimemio.din_valid_SB_LUT4_I3_O_SB_LUT4_O_1_I2[0]
.sym 83100 soc.spimemio.xfer.count_SB_DFFESR_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2[3]
.sym 83101 soc.spimemio.xfer.count[3]
.sym 83102 soc.spimemio.config_qspi_SB_LUT4_I0_O[1]
.sym 83103 $PACKER_VCC_NET
.sym 83105 soc.spimemio.xfer.count_SB_DFFESR_Q_2_D_SB_LUT4_O_I1[1]
.sym 83106 soc.spimemio.xfer.count[0]
.sym 83109 soc.spimemio.xfer.count[3]
.sym 83111 soc.spimemio.xfer.count_SB_DFFESR_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 83112 soc.spimemio.xfer.count_SB_DFFESR_Q_2_D_SB_LUT4_O_I1[0]
.sym 83113 soc.spimemio.xfer.count[2]
.sym 83114 soc.spimemio.xfer.count_SB_DFFESR_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I3[1]
.sym 83116 soc.spimemio.xfer.count[1]
.sym 83117 soc.spimemio.xfer.dummy_count_SB_DFFESR_Q_E[1]
.sym 83120 soc.spimemio.xfer.count_SB_DFFESR_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2]
.sym 83121 soc.spimemio.xfer_clk
.sym 83122 soc.spimemio.xfer.count[2]
.sym 83123 $PACKER_VCC_NET
.sym 83124 soc.spimemio.xfer.count_SB_DFFESR_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I3[1]
.sym 83127 soc.spimemio.xfer_clk
.sym 83128 $PACKER_VCC_NET
.sym 83129 soc.spimemio.xfer.count[3]
.sym 83130 soc.spimemio.xfer.count_SB_DFFESR_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2]
.sym 83133 soc.spimemio.xfer.count_SB_DFFESR_Q_2_D_SB_LUT4_O_I1[0]
.sym 83134 soc.spimemio.config_qspi_SB_LUT4_I0_O[1]
.sym 83135 soc.spimemio.xfer.count_SB_DFFESR_Q_2_D_SB_LUT4_O_I1[1]
.sym 83139 soc.spimemio.xfer.count[2]
.sym 83140 soc.spimemio.xfer.xfer_ddr
.sym 83141 soc.spimemio.xfer.count_SB_DFFESR_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 83142 soc.spimemio.xfer_clk
.sym 83145 soc.spimemio.xfer.count[0]
.sym 83146 soc.spimemio.xfer.count[1]
.sym 83148 soc.spimemio.xfer.count[3]
.sym 83151 soc.spimemio.xfer.count[2]
.sym 83152 soc.spimemio.xfer.count[3]
.sym 83153 soc.spimemio.xfer.count_SB_DFFESR_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 83154 soc.spimemio.xfer.count_SB_DFFESR_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 83157 soc.spimemio.xfer.flash_clk_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O[2]
.sym 83158 soc.spimemio.din_valid_SB_LUT4_I3_O_SB_LUT4_O_1_I2[0]
.sym 83159 soc.spimemio.xfer.count_SB_DFFESR_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 83160 soc.spimemio.xfer.count_SB_DFFESR_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2[3]
.sym 83161 soc.spimemio.xfer.count_SB_DFFESR_Q_E
.sym 83162 clk$SB_IO_IN_$glb_clk
.sym 83163 soc.spimemio.xfer_resetn_SB_LUT4_I3_1_O
.sym 83167 soc.spimemio.xfer.dummy_count_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_3_I2[0]
.sym 83168 soc.spimemio.xfer.dummy_count_SB_DFFESR_Q_D_SB_LUT4_O_I2[0]
.sym 83169 soc.spimemio.xfer.dummy_count[0]
.sym 83176 iomem_addr[4]
.sym 83180 soc.spimemio.xfer.count_SB_DFFESR_Q_E
.sym 83193 soc.spimemio.xfer_resetn_SB_LUT4_I3_1_O
.sym 83194 soc.spimemio.xfer.last_fetch_SB_DFFSS_Q_S
.sym 83198 iomem_addr[13]
.sym 83207 soc.spimemio.xfer.obuffer_SB_DFFE_Q_E
.sym 83209 soc.spimemio.config_qspi_SB_LUT4_I0_O[1]
.sym 83211 soc.spimemio.xfer_io1_do_SB_LUT4_O_I2[0]
.sym 83214 soc.spimemio.xfer.xfer_ddr
.sym 83215 soc.spimemio.xfer.count_SB_DFFESR_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2[2]
.sym 83217 soc.spimemio.xfer_io0_do_SB_LUT4_O_I2[3]
.sym 83220 soc.spimemio.xfer.dummy_count_SB_DFFESR_Q_E[1]
.sym 83224 soc.spimemio.xfer_resetn_SB_LUT4_I3_3_O[0]
.sym 83225 soc.spimemio.din_data[0]
.sym 83226 soc.spimemio.xfer_clk
.sym 83227 soc.spimemio.xfer.dummy_count[3]
.sym 83228 soc.spimemio.xfer.dummy_count[2]
.sym 83229 soc.spimemio.xfer_io0_do_SB_LUT4_O_I2[0]
.sym 83231 soc.spimemio.xfer_resetn_SB_LUT4_I3_3_O[1]
.sym 83233 soc.spimemio.xfer.dummy_count[1]
.sym 83234 soc.spimemio.xfer.dummy_count[0]
.sym 83236 soc.spimemio.xfer_resetn
.sym 83244 soc.spimemio.xfer_resetn_SB_LUT4_I3_3_O[1]
.sym 83245 soc.spimemio.config_qspi_SB_LUT4_I0_O[1]
.sym 83246 soc.spimemio.xfer_resetn_SB_LUT4_I3_3_O[0]
.sym 83250 soc.spimemio.xfer.dummy_count_SB_DFFESR_Q_E[1]
.sym 83251 soc.spimemio.xfer_io0_do_SB_LUT4_O_I2[3]
.sym 83252 soc.spimemio.xfer_resetn
.sym 83256 soc.spimemio.xfer.count_SB_DFFESR_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2[2]
.sym 83257 soc.spimemio.xfer.xfer_ddr
.sym 83258 soc.spimemio.xfer_clk
.sym 83259 soc.spimemio.xfer_io1_do_SB_LUT4_O_I2[0]
.sym 83262 soc.spimemio.xfer.dummy_count[0]
.sym 83263 soc.spimemio.xfer.dummy_count[2]
.sym 83264 soc.spimemio.xfer.dummy_count[3]
.sym 83265 soc.spimemio.xfer.dummy_count[1]
.sym 83268 soc.spimemio.xfer_io0_do_SB_LUT4_O_I2[3]
.sym 83269 soc.spimemio.config_qspi_SB_LUT4_I0_O[1]
.sym 83271 soc.spimemio.xfer_resetn
.sym 83274 soc.spimemio.din_data[0]
.sym 83282 soc.spimemio.xfer_io0_do_SB_LUT4_O_I2[0]
.sym 83283 soc.spimemio.xfer_io1_do_SB_LUT4_O_I2[0]
.sym 83284 soc.spimemio.xfer.obuffer_SB_DFFE_Q_E
.sym 83285 clk$SB_IO_IN_$glb_clk
.sym 83286 soc.spimemio.config_qspi_SB_LUT4_I0_O[1]
.sym 83288 soc.spimemio.xfer.dummy_count_SB_DFFESR_Q_D_SB_LUT4_O_I2[1]
.sym 83289 soc.spimemio.xfer.dummy_count_SB_DFFESR_Q_D_SB_LUT4_O_I2[2]
.sym 83290 soc.spimemio.xfer.dummy_count_SB_DFFESR_Q_D_SB_LUT4_O_I2[3]
.sym 83291 soc.spimemio.xfer.dummy_count[1]
.sym 83293 soc.spimemio.xfer.dummy_count[3]
.sym 83294 soc.spimemio.xfer.dummy_count[2]
.sym 83302 iomem_wdata[28]
.sym 83303 soc.spimemio.xfer.obuffer_SB_DFFE_Q_E
.sym 83304 iomem_wdata[26]
.sym 83309 iomem_wdata[26]
.sym 83310 soc.spimemio.xfer.xfer_ddr
.sym 83311 soc.spimemio.din_rd
.sym 83313 iomem_addr[15]
.sym 83314 soc.spimemio.xfer_clk
.sym 83332 soc.spimemio.din_data[1]
.sym 83334 soc.spimemio.xfer.obuffer[0]
.sym 83339 soc.spimemio.din_data[3]
.sym 83340 soc.spimemio.xfer_io0_do_SB_LUT4_O_I2[3]
.sym 83341 soc.spimemio.xfer.obuffer[1]
.sym 83342 soc.spimemio.xfer.obuffer[0]
.sym 83343 soc.spimemio.xfer.obuffer_SB_DFFE_Q_5_D_SB_LUT4_O_I2[1]
.sym 83344 soc.spimemio.xfer.obuffer_SB_DFFE_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I3[2]
.sym 83347 soc.spimemio.xfer_io0_do_SB_LUT4_O_I2[0]
.sym 83348 soc.spimemio.config_qspi_SB_LUT4_I0_O[1]
.sym 83350 soc.spimemio.xfer.next_fetch_SB_LUT4_O_I2[0]
.sym 83351 soc.spimemio.din_data[2]
.sym 83352 soc.spimemio.xfer_io1_do_SB_LUT4_O_I2[0]
.sym 83353 soc.spimemio.xfer.obuffer[2]
.sym 83354 soc.spimemio.xfer.obuffer_SB_DFFE_Q_4_D_SB_LUT4_O_I2[1]
.sym 83355 soc.spimemio.xfer.obuffer_SB_DFFE_Q_E
.sym 83356 soc.spimemio.xfer.obuffer[3]
.sym 83359 soc.spimemio.xfer_io0_do_SB_LUT4_O_I2[0]
.sym 83361 soc.spimemio.xfer.obuffer[2]
.sym 83362 soc.spimemio.xfer.obuffer[3]
.sym 83363 soc.spimemio.xfer_io0_do_SB_LUT4_O_I2[0]
.sym 83364 soc.spimemio.xfer_io1_do_SB_LUT4_O_I2[0]
.sym 83367 soc.spimemio.din_data[2]
.sym 83368 soc.spimemio.xfer.obuffer_SB_DFFE_Q_5_D_SB_LUT4_O_I2[1]
.sym 83370 soc.spimemio.config_qspi_SB_LUT4_I0_O[1]
.sym 83373 soc.spimemio.xfer.obuffer[1]
.sym 83374 soc.spimemio.xfer_io0_do_SB_LUT4_O_I2[0]
.sym 83375 soc.spimemio.xfer.obuffer[2]
.sym 83376 soc.spimemio.xfer_io1_do_SB_LUT4_O_I2[0]
.sym 83380 soc.spimemio.xfer.next_fetch_SB_LUT4_O_I2[0]
.sym 83381 soc.spimemio.xfer_io0_do_SB_LUT4_O_I2[3]
.sym 83385 soc.spimemio.config_qspi_SB_LUT4_I0_O[1]
.sym 83387 soc.spimemio.din_data[3]
.sym 83388 soc.spimemio.xfer.obuffer_SB_DFFE_Q_4_D_SB_LUT4_O_I2[1]
.sym 83391 soc.spimemio.xfer_io0_do_SB_LUT4_O_I2[0]
.sym 83392 soc.spimemio.config_qspi_SB_LUT4_I0_O[1]
.sym 83393 soc.spimemio.xfer.obuffer[0]
.sym 83394 soc.spimemio.din_data[1]
.sym 83397 soc.spimemio.xfer.obuffer[0]
.sym 83398 soc.spimemio.xfer_io1_do_SB_LUT4_O_I2[0]
.sym 83399 soc.spimemio.xfer.obuffer_SB_DFFE_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I3[2]
.sym 83403 soc.spimemio.xfer_io0_do_SB_LUT4_O_I2[0]
.sym 83404 soc.spimemio.xfer.obuffer[1]
.sym 83405 soc.spimemio.xfer_io1_do_SB_LUT4_O_I2[0]
.sym 83406 soc.spimemio.xfer.obuffer[0]
.sym 83407 soc.spimemio.xfer.obuffer_SB_DFFE_Q_E
.sym 83408 clk$SB_IO_IN_$glb_clk
.sym 83415 soc.spimemio.xfer.fetch
.sym 83422 $PACKER_VCC_NET
.sym 83425 iomem_wdata[30]
.sym 83426 iomem_wdata[29]
.sym 83427 soc.spimemio.din_data[3]
.sym 83430 iomem_addr[3]
.sym 83431 soc.spimemio.din_data_SB_DFFESS_Q_E
.sym 83435 soc.spimemio.config_qspi_SB_LUT4_I0_O[1]
.sym 83436 soc.spimemio.din_data[2]
.sym 83440 soc.spimemio.xfer.dummy_count_SB_DFFESR_Q_E[0]
.sym 83442 iomem_wdata[2]
.sym 83454 soc.spimemio.xfer.next_fetch
.sym 83461 soc.spimemio.xfer_resetn
.sym 83464 soc.spimemio.xfer.last_fetch
.sym 83466 soc.spimemio.xfer.fetch
.sym 83472 soc.spimemio.xfer.xfer_ddr_q
.sym 83476 soc.spimemio.xfer.xfer_ddr
.sym 83480 soc.spimemio.xfer.last_fetch_SB_DFFSS_Q_S
.sym 83502 soc.spimemio.xfer_resetn
.sym 83505 soc.spimemio.xfer.xfer_ddr
.sym 83517 soc.spimemio.xfer.fetch
.sym 83520 soc.spimemio.xfer.fetch
.sym 83521 soc.spimemio.xfer.next_fetch
.sym 83522 soc.spimemio.xfer.last_fetch
.sym 83523 soc.spimemio.xfer.xfer_ddr_q
.sym 83531 clk$SB_IO_IN_$glb_clk
.sym 83532 soc.spimemio.xfer.last_fetch_SB_DFFSS_Q_S
.sym 83538 soc.spimemio.xfer.xfer_ddr_q
.sym 83557 iomem_wdata[5]
.sym 83567 iomem_addr[5]
.sym 83576 soc.spimemio.din_rd_SB_DFFESR_Q_E
.sym 83577 $PACKER_VCC_NET
.sym 83578 soc.spimemio.din_ddr_SB_LUT4_I0_I3[2]
.sym 83585 soc.spimemio.din_ddr_SB_LUT4_I0_I3[2]
.sym 83586 soc.spimemio.config_qspi_SB_LUT4_I0_O[1]
.sym 83594 soc.spimemio.config_qspi_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_O_4_I2_SB_LUT4_O_1_I2[0]
.sym 83608 $PACKER_VCC_NET
.sym 83638 soc.spimemio.din_ddr_SB_LUT4_I0_I3[2]
.sym 83639 soc.spimemio.config_qspi_SB_LUT4_I0_O[1]
.sym 83640 soc.spimemio.config_qspi_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_O_4_I2_SB_LUT4_O_1_I2[0]
.sym 83653 soc.spimemio.din_rd_SB_DFFESR_Q_E
.sym 83654 clk$SB_IO_IN_$glb_clk
.sym 83655 soc.spimemio.din_ddr_SB_LUT4_I0_I3[2]
.sym 83670 soc.spimemio.din_rd_SB_DFFESR_Q_E
.sym 83673 soc.spimemio.din_ddr_SB_LUT4_I0_I3[2]
.sym 83680 soc.spimemio.config_qspi_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_O_4_I2_SB_LUT4_O_1_I2[0]
.sym 83681 soc.spimemio.rd_addr[2]
.sym 83687 soc.spimemio.rd_addr[2]
.sym 83691 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[3]
.sym 83698 soc.spimemio.config_qspi_SB_LUT4_I0_O[1]
.sym 83699 soc.spimemio.din_data_SB_DFFESS_Q_E
.sym 83703 soc.spimemio.config_qspi_SB_LUT4_I1_O[1]
.sym 83706 soc.spimemio.config_qspi_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_O_4_I2_SB_LUT4_O_1_I2[0]
.sym 83709 soc.spimemio.config_qspi_SB_LUT4_I1_O[3]
.sym 83711 soc.spimemio.config_qspi_SB_LUT4_I1_O[1]
.sym 83712 soc.spimemio.config_qspi_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_O_2_I2[3]
.sym 83714 soc.spimemio.config_qspi_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_O_4_I2_SB_LUT4_O_1_I2[0]
.sym 83715 iomem_addr[13]
.sym 83718 soc.spimemio.config_qspi_SB_LUT4_I1_O[2]
.sym 83721 soc.spimemio.config_qspi_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_O_2_I2[2]
.sym 83722 soc.spimemio.config_qspi_SB_LUT4_I0_O[2]
.sym 83724 iomem_addr[2]
.sym 83726 soc.spimemio.din_data_SB_DFFESS_Q_S
.sym 83727 iomem_addr[5]
.sym 83728 iomem_addr[10]
.sym 83730 soc.spimemio.config_qspi_SB_LUT4_I0_O[2]
.sym 83731 soc.spimemio.config_qspi_SB_LUT4_I0_O[1]
.sym 83732 soc.spimemio.config_qspi_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_O_4_I2_SB_LUT4_O_1_I2[0]
.sym 83733 iomem_addr[5]
.sym 83736 soc.spimemio.config_qspi_SB_LUT4_I1_O[3]
.sym 83737 iomem_addr[10]
.sym 83738 soc.spimemio.config_qspi_SB_LUT4_I1_O[2]
.sym 83739 soc.spimemio.config_qspi_SB_LUT4_I1_O[1]
.sym 83754 iomem_addr[13]
.sym 83755 soc.spimemio.config_qspi_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_O_2_I2[2]
.sym 83756 soc.spimemio.config_qspi_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_O_2_I2[3]
.sym 83757 soc.spimemio.config_qspi_SB_LUT4_I1_O[1]
.sym 83760 soc.spimemio.config_qspi_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_O_4_I2_SB_LUT4_O_1_I2[0]
.sym 83761 iomem_addr[2]
.sym 83762 soc.spimemio.config_qspi_SB_LUT4_I0_O[1]
.sym 83763 soc.spimemio.config_qspi_SB_LUT4_I0_O[2]
.sym 83776 soc.spimemio.din_data_SB_DFFESS_Q_E
.sym 83777 clk$SB_IO_IN_$glb_clk
.sym 83778 soc.spimemio.din_data_SB_DFFESS_Q_S
.sym 83797 soc.spimemio.config_qspi_SB_LUT4_I1_O[3]
.sym 83799 soc.spimemio.config_qspi_SB_LUT4_I1_O[1]
.sym 83805 iomem_addr[15]
.sym 83810 iomem_addr[2]
.sym 83814 iomem_addr[10]
.sym 83824 soc.spimemio.rd_addr[3]
.sym 83827 soc.spimemio.rd_addr[6]
.sym 83828 soc.spimemio.rd_addr[8]
.sym 83832 soc.spimemio.rd_addr[5]
.sym 83835 soc.spimemio.rd_addr[9]
.sym 83840 soc.spimemio.rd_addr[4]
.sym 83841 soc.spimemio.rd_addr[2]
.sym 83847 soc.spimemio.rd_addr[2]
.sym 83849 soc.spimemio.rd_addr[7]
.sym 83852 $nextpnr_ICESTORM_LC_51$O
.sym 83854 soc.spimemio.rd_addr[2]
.sym 83858 soc.spimemio.rd_valid_SB_LUT4_I3_I0_SB_LUT4_O_I0[2]
.sym 83860 soc.spimemio.rd_addr[3]
.sym 83862 soc.spimemio.rd_addr[2]
.sym 83864 soc.spimemio.rd_valid_SB_LUT4_I3_I0_SB_LUT4_O_I0[3]
.sym 83867 soc.spimemio.rd_addr[4]
.sym 83868 soc.spimemio.rd_valid_SB_LUT4_I3_I0_SB_LUT4_O_I0[2]
.sym 83870 soc.spimemio.rd_valid_SB_LUT4_I3_I0_SB_LUT4_O_I0[4]
.sym 83873 soc.spimemio.rd_addr[5]
.sym 83874 soc.spimemio.rd_valid_SB_LUT4_I3_I0_SB_LUT4_O_I0[3]
.sym 83876 soc.spimemio.rd_valid_SB_LUT4_I3_I0_SB_LUT4_O_I0[5]
.sym 83878 soc.spimemio.rd_addr[6]
.sym 83880 soc.spimemio.rd_valid_SB_LUT4_I3_I0_SB_LUT4_O_I0[4]
.sym 83882 soc.spimemio.rd_valid_SB_LUT4_I3_I0_SB_LUT4_O_I0[6]
.sym 83884 soc.spimemio.rd_addr[7]
.sym 83886 soc.spimemio.rd_valid_SB_LUT4_I3_I0_SB_LUT4_O_I0[5]
.sym 83888 soc.spimemio.rd_valid_SB_LUT4_I3_I0_SB_LUT4_O_I0[7]
.sym 83890 soc.spimemio.rd_addr[8]
.sym 83892 soc.spimemio.rd_valid_SB_LUT4_I3_I0_SB_LUT4_O_I0[6]
.sym 83894 soc.spimemio.rd_valid_SB_LUT4_I3_I0_SB_LUT4_O_I0[8]
.sym 83896 soc.spimemio.rd_addr[9]
.sym 83898 soc.spimemio.rd_valid_SB_LUT4_I3_I0_SB_LUT4_O_I0[7]
.sym 83905 soc.spimemio.rd_valid_SB_LUT4_I3_I0_SB_LUT4_O_I1[1]
.sym 83915 iomem_addr[7]
.sym 83916 iomem_addr[6]
.sym 83922 iomem_addr[9]
.sym 83923 soc.spimemio.rd_addr[6]
.sym 83924 soc.spimemio.rd_addr[8]
.sym 83925 iomem_addr[9]
.sym 83926 soc.spimemio.rd_addr[4]
.sym 83927 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[2]
.sym 83928 iomem_addr[16]
.sym 83931 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[4]
.sym 83934 iomem_wdata[2]
.sym 83935 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[6]
.sym 83938 soc.spimemio.rd_valid_SB_LUT4_I3_I0_SB_LUT4_O_I0[8]
.sym 83944 soc.spimemio.rd_addr[15]
.sym 83946 soc.spimemio.rd_addr[12]
.sym 83948 soc.spimemio.rd_addr[17]
.sym 83950 soc.spimemio.rd_addr[13]
.sym 83953 soc.spimemio.rd_addr[11]
.sym 83959 soc.spimemio.rd_addr[10]
.sym 83965 soc.spimemio.rd_addr[16]
.sym 83974 soc.spimemio.rd_addr[14]
.sym 83975 soc.spimemio.rd_valid_SB_LUT4_I3_I0_SB_LUT4_O_I0[9]
.sym 83978 soc.spimemio.rd_addr[10]
.sym 83979 soc.spimemio.rd_valid_SB_LUT4_I3_I0_SB_LUT4_O_I0[8]
.sym 83981 soc.spimemio.rd_valid_SB_LUT4_I3_I0_SB_LUT4_O_I0[10]
.sym 83984 soc.spimemio.rd_addr[11]
.sym 83985 soc.spimemio.rd_valid_SB_LUT4_I3_I0_SB_LUT4_O_I0[9]
.sym 83987 soc.spimemio.rd_valid_SB_LUT4_I3_I0_SB_LUT4_O_I0[11]
.sym 83989 soc.spimemio.rd_addr[12]
.sym 83991 soc.spimemio.rd_valid_SB_LUT4_I3_I0_SB_LUT4_O_I0[10]
.sym 83993 soc.spimemio.rd_valid_SB_LUT4_I3_I0_SB_LUT4_O_I0[12]
.sym 83996 soc.spimemio.rd_addr[13]
.sym 83997 soc.spimemio.rd_valid_SB_LUT4_I3_I0_SB_LUT4_O_I0[11]
.sym 83999 soc.spimemio.rd_valid_SB_LUT4_I3_I0_SB_LUT4_O_I0[13]
.sym 84002 soc.spimemio.rd_addr[14]
.sym 84003 soc.spimemio.rd_valid_SB_LUT4_I3_I0_SB_LUT4_O_I0[12]
.sym 84005 soc.spimemio.rd_valid_SB_LUT4_I3_I0_SB_LUT4_O_I0[14]
.sym 84008 soc.spimemio.rd_addr[15]
.sym 84009 soc.spimemio.rd_valid_SB_LUT4_I3_I0_SB_LUT4_O_I0[13]
.sym 84011 soc.spimemio.rd_valid_SB_LUT4_I3_I0_SB_LUT4_O_I0[15]
.sym 84014 soc.spimemio.rd_addr[16]
.sym 84015 soc.spimemio.rd_valid_SB_LUT4_I3_I0_SB_LUT4_O_I0[14]
.sym 84017 soc.spimemio.rd_valid_SB_LUT4_I3_I0_SB_LUT4_O_I0[16]
.sym 84020 soc.spimemio.rd_addr[17]
.sym 84021 soc.spimemio.rd_valid_SB_LUT4_I3_I0_SB_LUT4_O_I0[15]
.sym 84030 soc.spimemio.rd_addr[20]
.sym 84031 soc.spimemio.rd_addr[16]
.sym 84032 soc.spimemio.rd_addr[22]
.sym 84038 soc.spimemio.rd_addr[15]
.sym 84041 iomem_addr[16]
.sym 84042 iomem_addr[14]
.sym 84043 iomem_addr[12]
.sym 84054 iomem_wdata[5]
.sym 84059 iomem_addr[8]
.sym 84061 soc.spimemio.rd_valid_SB_LUT4_I3_I0_SB_LUT4_O_I0[16]
.sym 84067 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[17]
.sym 84078 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[20]
.sym 84080 soc.spimemio.rd_addr[18]
.sym 84081 iomem_addr[19]
.sym 84089 soc.spimemio.rd_addr[21]
.sym 84091 iomem_addr[22]
.sym 84093 soc.spimemio.rd_addr[23]
.sym 84095 soc.spimemio.rd_addr[20]
.sym 84096 soc.spimemio.rd_addr[19]
.sym 84097 soc.spimemio.rd_addr[22]
.sym 84098 soc.spimemio.rd_valid_SB_LUT4_I3_I0_SB_LUT4_O_I0[17]
.sym 84100 soc.spimemio.rd_addr[18]
.sym 84102 soc.spimemio.rd_valid_SB_LUT4_I3_I0_SB_LUT4_O_I0[16]
.sym 84104 soc.spimemio.rd_valid_SB_LUT4_I3_I0_SB_LUT4_O_I0[18]
.sym 84107 soc.spimemio.rd_addr[19]
.sym 84108 soc.spimemio.rd_valid_SB_LUT4_I3_I0_SB_LUT4_O_I0[17]
.sym 84110 soc.spimemio.rd_valid_SB_LUT4_I3_I0_SB_LUT4_O_I0[19]
.sym 84113 soc.spimemio.rd_addr[20]
.sym 84114 soc.spimemio.rd_valid_SB_LUT4_I3_I0_SB_LUT4_O_I0[18]
.sym 84116 soc.spimemio.rd_valid_SB_LUT4_I3_I0_SB_LUT4_O_I0[20]
.sym 84119 soc.spimemio.rd_addr[21]
.sym 84120 soc.spimemio.rd_valid_SB_LUT4_I3_I0_SB_LUT4_O_I0[19]
.sym 84122 soc.spimemio.rd_valid_SB_LUT4_I3_I0_SB_LUT4_O_I0[21]
.sym 84125 soc.spimemio.rd_addr[22]
.sym 84126 soc.spimemio.rd_valid_SB_LUT4_I3_I0_SB_LUT4_O_I0[20]
.sym 84128 $nextpnr_ICESTORM_LC_52$I3
.sym 84130 soc.spimemio.rd_addr[23]
.sym 84132 soc.spimemio.rd_valid_SB_LUT4_I3_I0_SB_LUT4_O_I0[21]
.sym 84138 $nextpnr_ICESTORM_LC_52$I3
.sym 84141 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[20]
.sym 84142 iomem_addr[19]
.sym 84143 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[17]
.sym 84144 iomem_addr[22]
.sym 84148 soc.simpleuart.send_pattern[6]
.sym 84149 soc.simpleuart.send_pattern[4]
.sym 84150 soc.simpleuart.send_pattern[7]
.sym 84151 soc.spimemio.rd_valid_SB_LUT4_I3_2_I1[0]
.sym 84152 soc.simpleuart.send_pattern[2]
.sym 84153 soc.simpleuart.send_pattern[3]
.sym 84154 soc.simpleuart.send_pattern[1]
.sym 84155 soc.simpleuart.send_pattern[5]
.sym 84158 soc.cpu.instr_sll_SB_LUT4_I1_O_SB_LUT4_I0_O[1]
.sym 84167 iomem_addr[2]
.sym 84169 iomem_addr[19]
.sym 84170 soc.cpu.mem_rdata_SB_LUT4_O_14_I0_SB_LUT4_O_2_I3[2]
.sym 84175 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[19]
.sym 84179 soc.simpleuart.send_dummy_SB_LUT4_I3_O[0]
.sym 84180 soc.spimemio.rd_addr[16]
.sym 84181 iomem_wdata[3]
.sym 84182 soc.spimemio.rd_addr[19]
.sym 84183 soc.spimemio.rd_inc
.sym 84189 iomem_addr[6]
.sym 84190 soc.spimemio.rd_inc
.sym 84191 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[9]
.sym 84192 soc.spimemio.rd_valid_SB_LUT4_I3_2_I1[2]
.sym 84194 soc.spimemio.rd_addr[20]
.sym 84195 soc.spimemio.rd_valid_SB_LUT4_I3_2_I1[1]
.sym 84196 iomem_addr[6]
.sym 84197 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[2]
.sym 84198 iomem_addr[20]
.sym 84201 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[4]
.sym 84202 iomem_addr[11]
.sym 84203 soc.spimemio.rd_addr[16]
.sym 84204 soc.spimemio.rd_addr[22]
.sym 84205 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[6]
.sym 84207 soc.spimemio.rd_valid_SB_LUT4_I3_2_I1[3]
.sym 84208 soc.spimemio.rd_valid_SB_LUT4_I3_2_I1[0]
.sym 84211 soc.spimemio.rd_addr[18]
.sym 84212 iomem_addr[22]
.sym 84214 soc.spimemio.rd_addr[6]
.sym 84217 iomem_addr[16]
.sym 84218 iomem_addr[18]
.sym 84219 iomem_addr[8]
.sym 84220 iomem_addr[4]
.sym 84222 iomem_addr[4]
.sym 84223 soc.spimemio.rd_inc
.sym 84225 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[2]
.sym 84228 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[4]
.sym 84229 iomem_addr[6]
.sym 84230 soc.spimemio.rd_inc
.sym 84234 soc.spimemio.rd_addr[18]
.sym 84235 iomem_addr[16]
.sym 84236 iomem_addr[18]
.sym 84237 soc.spimemio.rd_addr[16]
.sym 84240 iomem_addr[22]
.sym 84241 iomem_addr[20]
.sym 84242 soc.spimemio.rd_addr[20]
.sym 84243 soc.spimemio.rd_addr[22]
.sym 84246 soc.spimemio.rd_valid_SB_LUT4_I3_2_I1[3]
.sym 84247 soc.spimemio.rd_valid_SB_LUT4_I3_2_I1[2]
.sym 84248 soc.spimemio.rd_valid_SB_LUT4_I3_2_I1[1]
.sym 84249 soc.spimemio.rd_valid_SB_LUT4_I3_2_I1[0]
.sym 84253 iomem_addr[11]
.sym 84254 soc.spimemio.rd_inc
.sym 84255 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[9]
.sym 84258 soc.spimemio.rd_addr[6]
.sym 84259 soc.spimemio.rd_valid_SB_LUT4_I3_2_I1[0]
.sym 84260 soc.spimemio.rd_valid_SB_LUT4_I3_2_I1[3]
.sym 84261 iomem_addr[6]
.sym 84264 soc.spimemio.rd_inc
.sym 84266 iomem_addr[8]
.sym 84267 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[6]
.sym 84268 soc.spimemio.softreset_SB_LUT4_I2_O_SB_LUT4_I2_O_$glb_ce
.sym 84269 clk$SB_IO_IN_$glb_clk
.sym 84271 UART_TX$SB_IO_OUT
.sym 84284 iomem_addr[20]
.sym 84289 soc.simpleuart.send_dummy_SB_LUT4_I3_I2_SB_LUT4_I1_O
.sym 84291 soc.simpleuart.send_dummy_SB_LUT4_I3_I2_SB_LUT4_I1_O
.sym 84296 UART_TX_SB_DFFESS_Q_S[2]
.sym 84320 soc.spimemio.dout_data[1]
.sym 84321 soc.spimemio.dout_data[0]
.sym 84324 soc.spimemio.dout_data[2]
.sym 84330 soc.spimemio.softreset_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 84348 soc.spimemio.dout_data[1]
.sym 84357 soc.spimemio.dout_data[0]
.sym 84375 soc.spimemio.dout_data[2]
.sym 84391 soc.spimemio.softreset_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 84392 clk$SB_IO_IN_$glb_clk
.sym 84407 UART_TX_SB_DFFESS_Q_S[2]
.sym 84415 iomem_addr[5]
.sym 84421 soc.simpleuart.send_dummy_SB_LUT4_I3_O[0]
.sym 84435 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[17]
.sym 84437 soc.spimemio.buffer[8]
.sym 84440 iomem_addr[21]
.sym 84442 iomem_addr[19]
.sym 84445 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[19]
.sym 84453 soc.spimemio.rd_inc
.sym 84474 iomem_addr[21]
.sym 84475 soc.spimemio.rd_inc
.sym 84476 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[19]
.sym 84487 soc.spimemio.buffer[8]
.sym 84499 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[17]
.sym 84500 iomem_addr[19]
.sym 84501 soc.spimemio.rd_inc
.sym 84514 soc.spimemio.softreset_SB_LUT4_I2_O_SB_LUT4_I2_O_$glb_ce
.sym 84515 clk$SB_IO_IN_$glb_clk
.sym 84576 soc.simpleuart.send_dummy_SB_LUT4_I3_I2_SB_LUT4_I1_O
.sym 84581 soc.simpleuart.send_bitcnt[0]
.sym 84585 soc.simpleuart.send_dummy_SB_LUT4_I3_O[2]
.sym 84586 soc.simpleuart.send_dummy_SB_LUT4_I3_O[0]
.sym 84633 soc.simpleuart.send_dummy_SB_LUT4_I3_O[0]
.sym 84635 soc.simpleuart.send_bitcnt[0]
.sym 84636 soc.simpleuart.send_dummy_SB_LUT4_I3_O[2]
.sym 84637 soc.simpleuart.send_dummy_SB_LUT4_I3_I2_SB_LUT4_I1_O
.sym 84638 clk$SB_IO_IN_$glb_clk
.sym 84639 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 84681 $PACKER_VCC_NET
.sym 84683 soc.simpleuart.send_dummy_SB_LUT4_I3_I2_SB_LUT4_I1_O
.sym 84685 soc.simpleuart.send_bitcnt[3]
.sym 84686 soc.simpleuart.send_bitcnt[2]
.sym 84687 soc.simpleuart.send_bitcnt[1]
.sym 84688 soc.simpleuart.send_bitcnt[0]
.sym 84691 soc.simpleuart.send_dummy_SB_LUT4_I3_O[0]
.sym 84692 soc.simpleuart.send_dummy_SB_LUT4_I3_O[2]
.sym 84693 $PACKER_VCC_NET
.sym 84699 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 84713 $nextpnr_ICESTORM_LC_48$O
.sym 84715 soc.simpleuart.send_bitcnt[0]
.sym 84719 $nextpnr_ICESTORM_LC_49$I3
.sym 84721 soc.simpleuart.send_bitcnt[1]
.sym 84722 $PACKER_VCC_NET
.sym 84725 $nextpnr_ICESTORM_LC_49$COUT
.sym 84727 $PACKER_VCC_NET
.sym 84729 $nextpnr_ICESTORM_LC_49$I3
.sym 84731 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 84733 $PACKER_VCC_NET
.sym 84734 soc.simpleuart.send_bitcnt[2]
.sym 84738 soc.simpleuart.send_bitcnt[3]
.sym 84739 soc.simpleuart.send_dummy_SB_LUT4_I3_O[0]
.sym 84740 soc.simpleuart.send_dummy_SB_LUT4_I3_O[2]
.sym 84741 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 84744 soc.simpleuart.send_bitcnt[2]
.sym 84745 soc.simpleuart.send_dummy_SB_LUT4_I3_O[2]
.sym 84746 soc.simpleuart.send_dummy_SB_LUT4_I3_O[0]
.sym 84747 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 84750 soc.simpleuart.send_bitcnt[1]
.sym 84751 soc.simpleuart.send_dummy_SB_LUT4_I3_O[0]
.sym 84752 soc.simpleuart.send_dummy_SB_LUT4_I3_O[2]
.sym 84753 soc.simpleuart.send_bitcnt[0]
.sym 84756 soc.simpleuart.send_bitcnt[2]
.sym 84757 soc.simpleuart.send_bitcnt[3]
.sym 84758 soc.simpleuart.send_bitcnt[0]
.sym 84759 soc.simpleuart.send_bitcnt[1]
.sym 84760 soc.simpleuart.send_dummy_SB_LUT4_I3_I2_SB_LUT4_I1_O
.sym 84761 clk$SB_IO_IN_$glb_clk
.sym 84762 soc.cpu.resetn_SB_LUT4_I3_O_$glb_sr
.sym 84910 soc.cpu.mem_state_SB_DFFESR_Q_R
.sym 84919 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_O_I2[2]
.sym 85038 soc.cpu.mem_state_SB_DFFESR_Q_R
.sym 85052 soc.cpu.mem_la_secondword_SB_DFFESR_Q_E
.sym 85053 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_6_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O[2]
.sym 85058 soc.cpu.mem_la_firstword_xfer_SB_LUT4_I3_O[3]
.sym 85063 soc.cpu.mem_la_firstword_xfer_SB_LUT4_I3_O[2]
.sym 85070 soc.cpu.mem_state_SB_DFFESR_Q_R
.sym 85090 soc.cpu.mem_la_firstword_xfer_SB_LUT4_I3_O[2]
.sym 85091 soc.cpu.mem_la_firstword_xfer_SB_LUT4_I3_O[3]
.sym 85098 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_6_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O[2]
.sym 85129 soc.cpu.mem_la_secondword_SB_DFFESR_Q_E
.sym 85130 clk$SB_IO_IN_$glb_clk
.sym 85131 soc.cpu.mem_state_SB_DFFESR_Q_R
.sym 85148 soc.cpu.mem_la_secondword_SB_DFFESR_Q_E
.sym 85150 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_O_I2[2]
.sym 85161 soc.cpu.instr_sh_SB_LUT4_I1_1_O[0]
.sym 85173 soc.cpu.mem_la_read_SB_LUT4_O_I2[0]
.sym 85175 soc.cpu.mem_state_SB_DFFESR_Q_E_SB_LUT4_O_I3[3]
.sym 85177 soc.cpu.prefetched_high_word_SB_DFFESR_Q_R[3]
.sym 85178 soc.cpu.trap
.sym 85183 soc.cpu.mem_valid_SB_DFFESR_Q_E_SB_LUT4_O_I0_SB_LUT4_O_1_I2[0]
.sym 85184 soc.cpu.prefetched_high_word_SB_DFFESR_Q_E
.sym 85186 flash_io0_oe_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O[3]
.sym 85187 soc.cpu.prefetched_high_word_SB_DFFESR_Q_R[3]
.sym 85189 soc.cpu.mem_do_rdata_SB_LUT4_I0_O[1]
.sym 85192 soc.cpu.mem_do_rdata_SB_LUT4_I0_O[2]
.sym 85194 soc.cpu.mem_la_firstword_xfer_SB_LUT4_I3_O[2]
.sym 85195 soc.cpu.instr_sll_SB_LUT4_I1_O_SB_LUT4_I0_O[1]
.sym 85197 soc.cpu.mem_la_firstword_xfer_SB_LUT4_I3_O[3]
.sym 85199 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_6_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O[1]
.sym 85200 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_6_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O[2]
.sym 85202 soc.cpu.clear_prefetched_high_word
.sym 85207 soc.cpu.mem_la_firstword_xfer_SB_LUT4_I3_O[3]
.sym 85212 soc.cpu.mem_la_firstword_xfer_SB_LUT4_I3_O[2]
.sym 85213 soc.cpu.mem_la_read_SB_LUT4_O_I2[0]
.sym 85214 soc.cpu.mem_la_firstword_xfer_SB_LUT4_I3_O[3]
.sym 85215 soc.cpu.mem_state_SB_DFFESR_Q_E_SB_LUT4_O_I3[3]
.sym 85218 soc.cpu.mem_do_rdata_SB_LUT4_I0_O[1]
.sym 85219 soc.cpu.mem_do_rdata_SB_LUT4_I0_O[2]
.sym 85221 soc.cpu.mem_la_firstword_xfer_SB_LUT4_I3_O[3]
.sym 85224 soc.cpu.mem_la_firstword_xfer_SB_LUT4_I3_O[2]
.sym 85225 soc.cpu.instr_sll_SB_LUT4_I1_O_SB_LUT4_I0_O[1]
.sym 85226 soc.cpu.prefetched_high_word_SB_DFFESR_Q_R[3]
.sym 85227 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_6_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O[2]
.sym 85233 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_6_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O[1]
.sym 85237 soc.cpu.mem_do_rdata_SB_LUT4_I0_O[1]
.sym 85238 soc.cpu.mem_do_rdata_SB_LUT4_I0_O[2]
.sym 85239 flash_io0_oe_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O[3]
.sym 85244 soc.cpu.clear_prefetched_high_word
.sym 85245 soc.cpu.trap
.sym 85248 soc.cpu.mem_la_firstword_xfer_SB_LUT4_I3_O[3]
.sym 85250 soc.cpu.mem_valid_SB_DFFESR_Q_E_SB_LUT4_O_I0_SB_LUT4_O_1_I2[0]
.sym 85252 soc.cpu.prefetched_high_word_SB_DFFESR_Q_E
.sym 85253 clk$SB_IO_IN_$glb_clk
.sym 85254 soc.cpu.prefetched_high_word_SB_DFFESR_Q_R[3]
.sym 85255 soc.cpu.mem_do_rdata_SB_LUT4_I0_O[1]
.sym 85258 soc.cpu.mem_do_rdata_SB_LUT4_I0_O[2]
.sym 85285 soc.cpu.mem_state_SB_DFFESR_Q_D_SB_LUT4_O_I1[2]
.sym 85298 flash_io0_oe_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O[3]
.sym 85302 soc.cpu.mem_do_prefetch_SB_LUT4_I3_1_O[1]
.sym 85303 soc.cpu.mem_state_SB_DFFESR_Q_D_SB_LUT4_O_I1[2]
.sym 85308 soc.cpu.mem_do_rdata_SB_LUT4_I0_O[3]
.sym 85309 soc.cpu.clear_prefetched_high_word
.sym 85315 soc.cpu.mem_do_rdata_SB_LUT4_I0_O[2]
.sym 85317 soc.cpu.instr_sll_SB_LUT4_I1_O_SB_LUT4_I0_O[1]
.sym 85320 soc.cpu.mem_do_rdata_SB_LUT4_I0_O[1]
.sym 85321 soc.cpu.instr_sh_SB_LUT4_I1_1_O[0]
.sym 85323 soc.cpu.mem_do_rdata_SB_LUT4_I0_O[2]
.sym 85341 soc.cpu.mem_do_rdata_SB_LUT4_I0_O[2]
.sym 85342 soc.cpu.mem_do_rdata_SB_LUT4_I0_O[3]
.sym 85343 flash_io0_oe_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O[3]
.sym 85344 soc.cpu.mem_do_rdata_SB_LUT4_I0_O[1]
.sym 85353 soc.cpu.mem_do_prefetch_SB_LUT4_I3_1_O[1]
.sym 85354 soc.cpu.mem_state_SB_DFFESR_Q_D_SB_LUT4_O_I1[2]
.sym 85355 soc.cpu.instr_sh_SB_LUT4_I1_1_O[0]
.sym 85356 soc.cpu.instr_sll_SB_LUT4_I1_O_SB_LUT4_I0_O[1]
.sym 85360 soc.cpu.clear_prefetched_high_word
.sym 85371 soc.cpu.mem_do_rdata_SB_LUT4_I0_O[1]
.sym 85373 soc.cpu.mem_do_rdata_SB_LUT4_I0_O[2]
.sym 85376 clk$SB_IO_IN_$glb_clk
.sym 85393 soc.cpu.mem_do_rdata_SB_LUT4_I0_O[2]
.sym 85394 flash_io0_oe_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O[3]
.sym 85397 soc.cpu.mem_do_rdata_SB_LUT4_I0_O[1]
.sym 85399 soc.cpu.mem_state_SB_DFFESR_Q_E
.sym 85412 soc.cpu.decoded_rd_SB_DFFE_Q_2_D_SB_LUT4_O_I3[1]
.sym 85525 flash_io3_oe_SB_LUT4_I0_O_SB_LUT4_I0_O[0]
.sym 85529 soc.cpu.mem_rdata_q_SB_DFF_Q_19_D_SB_LUT4_O_I2[0]
.sym 85532 soc.cpu.instr_timer_SB_DFFE_Q_D_SB_LUT4_O_I1[0]
.sym 85555 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[2]
.sym 85560 flash_io0_oe_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O[3]
.sym 85568 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[3]
.sym 85596 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[2]
.sym 85612 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[3]
.sym 85621 flash_io0_oe_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O[3]
.sym 85622 clk$SB_IO_IN_$glb_clk
.sym 85638 UART_RX_SB_LUT4_I1_I0[3]
.sym 85643 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[2]
.sym 85644 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I1[1]
.sym 85648 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_6_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_I1_O[0]
.sym 85651 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I1[1]
.sym 85655 soc.cpu.decoded_rs2_SB_DFFE_Q_4_D_SB_LUT4_O_I3[2]
.sym 85656 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1[0]
.sym 85657 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O[0]
.sym 85658 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1[1]
.sym 85666 soc.cpu.mem_rdata_q_SB_DFF_Q_5_D_SB_LUT4_O_I2[1]
.sym 85668 soc.cpu.mem_rdata_q_SB_DFF_Q_3_D_SB_LUT4_O_I1[0]
.sym 85669 soc.cpu.decoded_imm_j_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 85672 flash_io0_oe_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O[3]
.sym 85674 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_6_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_I1_O[0]
.sym 85679 soc.cpu.mem_rdata_q_SB_DFF_Q_5_D_SB_LUT4_O_I2[2]
.sym 85681 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O[3]
.sym 85683 soc.cpu.decoded_rs1_SB_DFFE_Q_1_D_SB_LUT4_O_I2[0]
.sym 85686 soc.cpu.decoded_imm_j_SB_DFFE_Q_D_SB_LUT4_O_I1[1]
.sym 85688 soc.cpu.mem_rdata_q_SB_DFF_Q_1_D_SB_LUT4_O_I3[0]
.sym 85689 soc.cpu.mem_rdata_q_SB_DFF_Q_19_D_SB_LUT4_O_I2[0]
.sym 85690 soc.cpu.mem_rdata_latched_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_I3_O[0]
.sym 85692 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1[1]
.sym 85696 soc.cpu.mem_rdata_q_SB_DFF_Q_1_D_SB_LUT4_O_I3[0]
.sym 85698 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O[3]
.sym 85699 soc.cpu.mem_rdata_q_SB_DFF_Q_19_D_SB_LUT4_O_I2[0]
.sym 85700 soc.cpu.mem_rdata_q_SB_DFF_Q_1_D_SB_LUT4_O_I3[0]
.sym 85701 soc.cpu.mem_rdata_q_SB_DFF_Q_3_D_SB_LUT4_O_I1[0]
.sym 85704 soc.cpu.mem_rdata_q_SB_DFF_Q_5_D_SB_LUT4_O_I2[2]
.sym 85706 soc.cpu.mem_rdata_q_SB_DFF_Q_5_D_SB_LUT4_O_I2[1]
.sym 85707 soc.cpu.decoded_imm_j_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 85710 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_6_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_I1_O[0]
.sym 85711 flash_io0_oe_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O[3]
.sym 85712 soc.cpu.mem_rdata_latched_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_I3_O[0]
.sym 85728 soc.cpu.decoded_imm_j_SB_DFFE_Q_D_SB_LUT4_O_I1[1]
.sym 85729 soc.cpu.decoded_rs1_SB_DFFE_Q_1_D_SB_LUT4_O_I2[0]
.sym 85730 soc.cpu.mem_rdata_q_SB_DFF_Q_1_D_SB_LUT4_O_I3[0]
.sym 85731 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1[1]
.sym 85745 clk$SB_IO_IN_$glb_clk
.sym 85754 soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I1[3]
.sym 85763 soc.cpu.instr_timer_SB_DFFE_Q_D_SB_LUT4_O_I1[0]
.sym 85770 soc.cpu.mem_rdata_q_SB_DFF_Q_5_D_SB_LUT4_O_I2[1]
.sym 85772 soc.cpu.mem_rdata_q_SB_DFF_Q_6_D_SB_LUT4_O_I0_SB_LUT4_O_I1[2]
.sym 85773 soc.cpu.instr_timer_SB_DFFE_Q_D_SB_LUT4_O_I1[2]
.sym 85774 soc.cpu.instr_lh_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 85776 flash_io0_oe_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O[3]
.sym 85780 soc.cpu.decoded_imm_j_SB_DFFE_Q_D_SB_LUT4_O_I1[1]
.sym 85782 soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2[1]
.sym 85788 soc.cpu.decoded_rs1_SB_DFFE_Q_1_D_SB_LUT4_O_I2[0]
.sym 85789 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_I3[0]
.sym 85790 soc.cpu.mem_rdata_q_SB_DFF_Q_3_D_SB_LUT4_O_I2[3]
.sym 85792 soc.cpu.mem_rdata_q_SB_DFF_Q_1_D_SB_LUT4_O_I3_SB_LUT4_I0_O[3]
.sym 85794 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O[2]
.sym 85796 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O[3]
.sym 85798 soc.cpu.mem_rdata_q_SB_DFF_Q_6_D_SB_LUT4_O_I0_SB_LUT4_O_I1[2]
.sym 85799 soc.cpu.mem_rdata_q_SB_DFF_Q_19_D_SB_LUT4_O_I2[0]
.sym 85801 soc.cpu.mem_rdata_q_SB_DFF_Q_1_D_SB_LUT4_O_I3_SB_LUT4_I0_O[1]
.sym 85802 soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_I2_I3_SB_LUT4_I2_O[2]
.sym 85803 soc.cpu.mem_rdata_q_SB_DFF_Q_6_D_SB_LUT4_O_I0_SB_LUT4_O_I2[3]
.sym 85804 soc.cpu.mem_rdata_q_SB_DFF_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 85805 soc.cpu.decoded_rs1_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 85808 soc.cpu.decoded_imm_j_SB_DFFE_Q_19_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I2[0]
.sym 85809 soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O[0]
.sym 85811 soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I1[3]
.sym 85812 soc.cpu.mem_rdata_q_SB_DFF_Q_3_D_SB_LUT4_O_I2[1]
.sym 85814 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O[0]
.sym 85815 soc.cpu.decoded_rs2_SB_DFFE_Q_4_D_SB_LUT4_O_I3[2]
.sym 85816 soc.cpu.mem_rdata_q_SB_DFF_Q_6_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 85817 soc.cpu.mem_rdata_q_SB_DFF_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0[0]
.sym 85818 soc.cpu.decoded_imm_j_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.sym 85819 soc.cpu.mem_rdata_q_SB_DFF_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0[2]
.sym 85821 soc.cpu.decoded_rs1_SB_DFFE_Q_1_D_SB_LUT4_O_I2[0]
.sym 85822 soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_I2_I3_SB_LUT4_I2_O[2]
.sym 85823 soc.cpu.mem_rdata_q_SB_DFF_Q_3_D_SB_LUT4_O_I2[3]
.sym 85824 soc.cpu.mem_rdata_q_SB_DFF_Q_3_D_SB_LUT4_O_I2[1]
.sym 85827 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O[3]
.sym 85828 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O[2]
.sym 85829 soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I1[3]
.sym 85830 soc.cpu.mem_rdata_q_SB_DFF_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 85833 soc.cpu.decoded_rs1_SB_DFFE_Q_1_D_SB_LUT4_O_I2[0]
.sym 85834 soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_I2_I3_SB_LUT4_I2_O[2]
.sym 85835 soc.cpu.mem_rdata_q_SB_DFF_Q_6_D_SB_LUT4_O_I0_SB_LUT4_O_I2[3]
.sym 85836 soc.cpu.mem_rdata_q_SB_DFF_Q_6_D_SB_LUT4_O_I0_SB_LUT4_O_I1[2]
.sym 85839 soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O[0]
.sym 85840 soc.cpu.mem_rdata_q_SB_DFF_Q_1_D_SB_LUT4_O_I3_SB_LUT4_I0_O[3]
.sym 85841 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_I3[0]
.sym 85842 soc.cpu.mem_rdata_q_SB_DFF_Q_1_D_SB_LUT4_O_I3_SB_LUT4_I0_O[1]
.sym 85846 soc.cpu.decoded_rs1_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 85847 soc.cpu.mem_rdata_q_SB_DFF_Q_19_D_SB_LUT4_O_I2[0]
.sym 85848 soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_I2_I3_SB_LUT4_I2_O[2]
.sym 85851 soc.cpu.decoded_imm_j_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.sym 85852 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O[2]
.sym 85853 soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I1[3]
.sym 85854 soc.cpu.decoded_imm_j_SB_DFFE_Q_19_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I2[0]
.sym 85857 soc.cpu.mem_rdata_q_SB_DFF_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0[2]
.sym 85858 soc.cpu.decoded_rs1_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 85859 soc.cpu.mem_rdata_q_SB_DFF_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0[0]
.sym 85860 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O[0]
.sym 85863 soc.cpu.mem_rdata_q_SB_DFF_Q_6_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 85864 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O[2]
.sym 85865 soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I1[3]
.sym 85866 soc.cpu.decoded_rs2_SB_DFFE_Q_4_D_SB_LUT4_O_I3[2]
.sym 85882 soc.cpu.decoded_imm_j_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I0[2]
.sym 85883 soc.cpu.mem_rdata_q_SB_DFF_Q_1_D_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_O_I2[2]
.sym 85892 soc.cpu.decoded_imm_j_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 85900 soc.cpu.instr_lh_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 85904 soc.cpu.decoded_rd_SB_DFFE_Q_2_D_SB_LUT4_O_I3[1]
.sym 85912 soc.cpu.mem_rdata_q_SB_DFF_Q_17_D_SB_LUT4_O_I2_SB_LUT4_O_I3[1]
.sym 85913 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O[0]
.sym 85914 soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O[3]
.sym 85915 soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 85916 soc.cpu.mem_rdata_q_SB_DFF_Q_6_D_SB_LUT4_O_I0[2]
.sym 85917 soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_I2_I3_SB_LUT4_I2_O[2]
.sym 85918 soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3[1]
.sym 85920 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_I3[0]
.sym 85921 soc.cpu.mem_rdata_q_SB_DFF_Q_6_D_SB_LUT4_O_I0[0]
.sym 85923 soc.cpu.mem_rdata_q_SB_DFF_Q_17_D_SB_LUT4_O_I2[3]
.sym 85926 soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I1[3]
.sym 85927 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O[3]
.sym 85928 soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I2[1]
.sym 85929 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O[2]
.sym 85930 soc.cpu.decoded_rd_SB_DFFE_Q_2_D_SB_LUT4_O_I3[1]
.sym 85931 soc.cpu.decoded_rs1_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 85932 soc.cpu.decoded_rs1_SB_DFFE_Q_1_D_SB_LUT4_O_I2[0]
.sym 85933 soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O[0]
.sym 85934 soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 85935 soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2[1]
.sym 85936 flash_io0_oe_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O[3]
.sym 85937 soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O[2]
.sym 85940 soc.cpu.mem_rdata_q_SB_DFF_Q_17_D_SB_LUT4_O_I2[2]
.sym 85941 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O[2]
.sym 85942 soc.cpu.instr_lh_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 85944 soc.cpu.decoded_rs1_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 85945 soc.cpu.mem_rdata_q_SB_DFF_Q_6_D_SB_LUT4_O_I0[0]
.sym 85946 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O[0]
.sym 85947 soc.cpu.mem_rdata_q_SB_DFF_Q_6_D_SB_LUT4_O_I0[2]
.sym 85950 soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O[2]
.sym 85951 soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O[0]
.sym 85952 soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O[3]
.sym 85953 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_I3[0]
.sym 85956 flash_io0_oe_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O[3]
.sym 85957 soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I2[1]
.sym 85958 soc.cpu.instr_lh_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 85962 soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 85963 soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 85964 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O[2]
.sym 85965 soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I1[3]
.sym 85968 soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_I2_I3_SB_LUT4_I2_O[2]
.sym 85969 soc.cpu.decoded_rs1_SB_DFFE_Q_1_D_SB_LUT4_O_I2[0]
.sym 85971 soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2[1]
.sym 85974 soc.cpu.mem_rdata_q_SB_DFF_Q_17_D_SB_LUT4_O_I2_SB_LUT4_O_I3[1]
.sym 85975 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O[3]
.sym 85980 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_I3[0]
.sym 85981 soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3[1]
.sym 85986 soc.cpu.decoded_rd_SB_DFFE_Q_2_D_SB_LUT4_O_I3[1]
.sym 85987 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O[2]
.sym 85988 soc.cpu.mem_rdata_q_SB_DFF_Q_17_D_SB_LUT4_O_I2[3]
.sym 85989 soc.cpu.mem_rdata_q_SB_DFF_Q_17_D_SB_LUT4_O_I2[2]
.sym 85991 clk$SB_IO_IN_$glb_clk
.sym 86005 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_6_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_I1_O[0]
.sym 86006 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_I3[0]
.sym 86017 flash_io3_oe_SB_LUT4_I0_O_SB_LUT4_I0_O[0]
.sym 86020 soc.cpu.mem_rdata_q_SB_DFF_Q_19_D_SB_LUT4_O_I2[0]
.sym 86024 soc.cpu.instr_timer_SB_DFFE_Q_D_SB_LUT4_O_I1[0]
.sym 86025 soc.cpu.instr_timer_SB_DFFE_Q_D_SB_LUT4_O_I1[0]
.sym 86028 soc.cpu.instr_lh_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 86034 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1[2]
.sym 86036 soc.cpu.mem_rdata_q_SB_DFF_Q_17_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0[3]
.sym 86037 soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_I2[2]
.sym 86038 soc.cpu.mem_rdata_q_SB_DFF_Q_6_D_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 86040 soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I2_O[1]
.sym 86041 soc.cpu.instr_lh_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 86042 soc.cpu.mem_rdata_q_SB_DFF_Q_6_D_SB_LUT4_O_I0_SB_LUT4_O_I1[2]
.sym 86043 soc.cpu.decoded_rs1_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 86044 soc.cpu.mem_rdata_q_SB_DFF_Q_17_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0[3]
.sym 86045 soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2[2]
.sym 86046 soc.cpu.decoded_rs2_SB_DFFE_Q_1_D_SB_LUT4_O_I3[3]
.sym 86047 soc.cpu.mem_rdata_q_SB_DFF_Q_17_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0[0]
.sym 86048 soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2[0]
.sym 86049 soc.cpu.mem_rdata_q_SB_DFF_Q_19_D_SB_LUT4_O_I2[0]
.sym 86050 soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I2_O[0]
.sym 86052 soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2[1]
.sym 86053 soc.cpu.decoded_imm_j_SB_DFFE_Q_D_SB_LUT4_O_I1[1]
.sym 86056 soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I2[1]
.sym 86058 soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I2_O[2]
.sym 86059 soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_I2[0]
.sym 86060 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O[0]
.sym 86061 soc.cpu.decoded_imm_j_SB_DFFE_Q_D_SB_LUT4_O_I1[1]
.sym 86062 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O[1]
.sym 86063 flash_io0_oe_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O[3]
.sym 86065 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1[1]
.sym 86067 soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2[1]
.sym 86068 soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2[0]
.sym 86069 soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2[2]
.sym 86070 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O[0]
.sym 86073 soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I2_O[2]
.sym 86074 soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I2_O[1]
.sym 86075 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O[0]
.sym 86076 soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I2_O[0]
.sym 86080 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O[1]
.sym 86081 flash_io0_oe_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O[3]
.sym 86082 soc.cpu.instr_lh_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 86086 soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I2[1]
.sym 86087 soc.cpu.decoded_imm_j_SB_DFFE_Q_D_SB_LUT4_O_I1[1]
.sym 86088 soc.cpu.mem_rdata_q_SB_DFF_Q_17_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0[3]
.sym 86091 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1[2]
.sym 86092 soc.cpu.mem_rdata_q_SB_DFF_Q_17_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0[3]
.sym 86093 soc.cpu.mem_rdata_q_SB_DFF_Q_17_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0[0]
.sym 86094 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O[0]
.sym 86097 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O[0]
.sym 86098 soc.cpu.mem_rdata_q_SB_DFF_Q_6_D_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 86099 soc.cpu.mem_rdata_q_SB_DFF_Q_6_D_SB_LUT4_O_I0_SB_LUT4_O_I1[2]
.sym 86100 soc.cpu.mem_rdata_q_SB_DFF_Q_19_D_SB_LUT4_O_I2[0]
.sym 86103 soc.cpu.decoded_rs1_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 86104 soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_I2[2]
.sym 86105 soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_I2[0]
.sym 86106 soc.cpu.decoded_rs2_SB_DFFE_Q_1_D_SB_LUT4_O_I3[3]
.sym 86110 soc.cpu.decoded_imm_j_SB_DFFE_Q_D_SB_LUT4_O_I1[1]
.sym 86112 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1[1]
.sym 86114 clk$SB_IO_IN_$glb_clk
.sym 86144 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O[0]
.sym 86146 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1[1]
.sym 86157 flash_io0_oe_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O[3]
.sym 86159 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I0_O[1]
.sym 86160 soc.cpu.decoded_rs2_SB_DFFE_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I2[1]
.sym 86162 soc.cpu.decoded_imm_j_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I0[2]
.sym 86164 soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3[1]
.sym 86166 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[3]
.sym 86167 soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[0]
.sym 86168 soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2[2]
.sym 86170 soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 86171 soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2[0]
.sym 86172 soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 86173 soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3[0]
.sym 86175 soc.cpu.decoded_imm_j_SB_DFFE_Q_19_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I2[2]
.sym 86176 soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_I3_O[2]
.sym 86178 soc.cpu.decoded_imm_j_SB_DFFE_Q_D_SB_LUT4_O_I1[1]
.sym 86182 soc.cpu.mem_rdata_q_SB_DFF_Q_22_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0[1]
.sym 86183 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I0_O[2]
.sym 86186 soc.cpu.mem_rdata_q_SB_DFF_Q_17_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0[0]
.sym 86190 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[3]
.sym 86192 flash_io0_oe_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O[3]
.sym 86193 soc.cpu.decoded_imm_j_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I0[2]
.sym 86196 soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3[1]
.sym 86199 soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3[0]
.sym 86202 soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3[0]
.sym 86203 soc.cpu.decoded_rs2_SB_DFFE_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I2[1]
.sym 86204 soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2[2]
.sym 86205 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I0_O[2]
.sym 86208 soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_I3_O[2]
.sym 86209 soc.cpu.mem_rdata_q_SB_DFF_Q_22_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0[1]
.sym 86210 soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[0]
.sym 86214 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I0_O[1]
.sym 86216 soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 86217 soc.cpu.decoded_imm_j_SB_DFFE_Q_D_SB_LUT4_O_I1[1]
.sym 86220 soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2[0]
.sym 86222 soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[0]
.sym 86226 soc.cpu.decoded_imm_j_SB_DFFE_Q_19_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I2[2]
.sym 86228 soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 86233 soc.cpu.mem_rdata_q_SB_DFF_Q_22_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0[1]
.sym 86234 soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_I3_O[2]
.sym 86235 soc.cpu.mem_rdata_q_SB_DFF_Q_17_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0[0]
.sym 86253 soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[0]
.sym 86265 soc.cpu.mem_rdata_q_SB_DFF_Q_22_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0[0]
.sym 86280 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3[2]
.sym 86281 soc.cpu.decoded_imm_j_SB_DFFE_Q_19_D_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 86282 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O[0]
.sym 86283 soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 86285 flash_io0_oe_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O[3]
.sym 86290 soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I1[2]
.sym 86291 soc.cpu.mem_rdata_q_SB_DFF_Q_22_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0[0]
.sym 86292 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[3]
.sym 86293 soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 86294 soc.cpu.decoded_imm_j_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I0[2]
.sym 86295 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O[1]
.sym 86296 flash_io3_oe_SB_LUT4_I0_O_SB_LUT4_I0_O[0]
.sym 86298 soc.cpu.mem_rdata_q_SB_DFF_Q_20_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3[2]
.sym 86299 soc.cpu.mem_rdata_q_SB_DFF_Q_20_D_SB_LUT4_O_I1[1]
.sym 86300 soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I1[0]
.sym 86303 soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 86304 flash_io3_oe_SB_LUT4_I0_O_SB_LUT4_I0_O[0]
.sym 86306 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1[1]
.sym 86307 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1[2]
.sym 86309 soc.cpu.mem_rdata_q_SB_DFF_Q_20_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3[1]
.sym 86310 soc.cpu.mem_rdata_q_SB_DFF_Q_20_D_SB_LUT4_O_I1[3]
.sym 86313 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1[2]
.sym 86314 soc.cpu.mem_rdata_q_SB_DFF_Q_20_D_SB_LUT4_O_I1[3]
.sym 86315 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O[0]
.sym 86316 soc.cpu.mem_rdata_q_SB_DFF_Q_20_D_SB_LUT4_O_I1[1]
.sym 86319 soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I1[2]
.sym 86320 soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I1[0]
.sym 86322 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O[0]
.sym 86325 soc.cpu.mem_rdata_q_SB_DFF_Q_22_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0[0]
.sym 86326 flash_io0_oe_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O[3]
.sym 86328 flash_io3_oe_SB_LUT4_I0_O_SB_LUT4_I0_O[0]
.sym 86331 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1[1]
.sym 86332 soc.cpu.mem_rdata_q_SB_DFF_Q_20_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3[2]
.sym 86334 soc.cpu.mem_rdata_q_SB_DFF_Q_20_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3[1]
.sym 86337 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3[2]
.sym 86338 soc.cpu.decoded_imm_j_SB_DFFE_Q_19_D_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 86339 soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 86340 soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 86343 soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 86345 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[3]
.sym 86349 flash_io3_oe_SB_LUT4_I0_O_SB_LUT4_I0_O[0]
.sym 86350 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1[1]
.sym 86352 flash_io0_oe_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O[3]
.sym 86355 soc.cpu.decoded_imm_j_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I0[2]
.sym 86356 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O[1]
.sym 86360 clk$SB_IO_IN_$glb_clk
.sym 86378 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[3]
.sym 86380 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[3]
.sym 86403 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O[0]
.sym 86408 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1[2]
.sym 86413 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O[0]
.sym 86414 soc.cpu.mem_rdata_q_SB_DFF_Q_21_D_SB_LUT4_O_I1[3]
.sym 86415 soc.cpu.mem_rdata_q_SB_DFF_Q_21_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2[2]
.sym 86416 soc.cpu.mem_rdata_q_SB_DFF_Q_20_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3[1]
.sym 86423 flash_io0_oe_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O[3]
.sym 86424 soc.cpu.decoded_rs1_SB_DFFE_Q_1_D_SB_LUT4_O_I2[0]
.sym 86425 soc.cpu.mem_rdata_q_SB_DFF_Q_22_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0[0]
.sym 86426 soc.cpu.mem_rdata_q_SB_DFF_Q_21_D_SB_LUT4_O_I1[1]
.sym 86448 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O[0]
.sym 86449 soc.cpu.mem_rdata_q_SB_DFF_Q_21_D_SB_LUT4_O_I1[1]
.sym 86450 soc.cpu.mem_rdata_q_SB_DFF_Q_21_D_SB_LUT4_O_I1[3]
.sym 86451 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1[2]
.sym 86454 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O[0]
.sym 86456 soc.cpu.decoded_rs1_SB_DFFE_Q_1_D_SB_LUT4_O_I2[0]
.sym 86457 flash_io0_oe_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O[3]
.sym 86460 soc.cpu.mem_rdata_q_SB_DFF_Q_22_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0[0]
.sym 86462 flash_io0_oe_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O[3]
.sym 86463 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O[0]
.sym 86478 soc.cpu.decoded_rs1_SB_DFFE_Q_1_D_SB_LUT4_O_I2[0]
.sym 86480 soc.cpu.mem_rdata_q_SB_DFF_Q_21_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2[2]
.sym 86481 soc.cpu.mem_rdata_q_SB_DFF_Q_20_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3[1]
.sym 86483 clk$SB_IO_IN_$glb_clk
.sym 86563 DBG[2]$SB_IO_OUT
.sym 86576 DBG[2]$SB_IO_OUT
.sym 86585 soc.memory.wen[2]
.sym 86587 soc.cpu.mem_rdata_SB_LUT4_O_7_I0[0]
.sym 86588 soc.cpu.mem_rdata_SB_LUT4_O_9_I0[0]
.sym 86590 soc.cpu.mem_rdata_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 86591 soc.memory.wen[3]
.sym 86592 soc.cpu.mem_rdata_SB_LUT4_O_6_I0_SB_LUT4_O_I3[3]
.sym 86617 iomem_wdata[28]
.sym 86618 soc.memory.rdata_0[26]
.sym 86619 soc.memory.rdata_1[21]
.sym 86620 soc.memory.rdata_0[27]
.sym 86709 flash_io0_di
.sym 86711 flash_io1_di
.sym 86725 iomem_wdata[18]
.sym 86726 soc.memory.rdata_1[18]
.sym 86728 iomem_wdata[17]
.sym 86729 iomem_wdata[21]
.sym 86730 iomem_wdata[27]
.sym 86731 iomem_wdata[17]
.sym 86733 iomem_wdata[19]
.sym 86736 iomem_wdata[25]
.sym 86740 flash_io1_do
.sym 86745 flash_io0_di
.sym 86746 soc.memory.rdata_1[30]
.sym 86750 flash_io1_di
.sym 86752 soc.memory.rdata_1[31]
.sym 86753 soc.memory.rdata_1[25]
.sym 86758 flash_io0_oe
.sym 86765 iomem_addr[16]
.sym 86769 soc.memory.rdata_0[25]
.sym 86771 flash_io1_di
.sym 86774 soc.cpu.mem_rdata_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 86777 $PACKER_VCC_NET
.sym 86782 flash_io0_do
.sym 86783 flash_io0_di
.sym 86887 iomem_addr[13]
.sym 86892 iomem_wdata[27]
.sym 86897 UART_TX$SB_IO_OUT
.sym 86898 soc.spimemio.valid_SB_LUT4_O_I0_SB_LUT4_I3_O[0]
.sym 86901 flash_io0_di
.sym 86905 $PACKER_VCC_NET
.sym 87005 iomem_addr[13]
.sym 87008 iomem_addr[10]
.sym 87017 iomem_addr[15]
.sym 87019 soc.spimemio.xfer_resetn_SB_LUT4_I3_1_O
.sym 87040 soc.spimemio.xfer.dummy_count_SB_DFFESR_Q_D_SB_LUT4_O_I2[0]
.sym 87041 soc.spimemio.xfer.dummy_count[0]
.sym 87047 soc.spimemio.xfer.dummy_count_SB_DFFESR_Q_E[0]
.sym 87052 soc.spimemio.config_qspi_SB_LUT4_I0_O[1]
.sym 87053 soc.spimemio.din_data[0]
.sym 87056 soc.spimemio.xfer_resetn_SB_LUT4_I3_1_O
.sym 87059 soc.spimemio.xfer_clk
.sym 87063 soc.spimemio.xfer.dummy_count_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_3_I2[0]
.sym 87064 soc.spimemio.din_rd
.sym 87065 $PACKER_VCC_NET
.sym 87087 soc.spimemio.xfer_clk
.sym 87093 $PACKER_VCC_NET
.sym 87095 soc.spimemio.xfer.dummy_count_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_3_I2[0]
.sym 87096 soc.spimemio.xfer.dummy_count[0]
.sym 87099 soc.spimemio.din_rd
.sym 87100 soc.spimemio.xfer.dummy_count_SB_DFFESR_Q_D_SB_LUT4_O_I2[0]
.sym 87101 soc.spimemio.din_data[0]
.sym 87102 soc.spimemio.config_qspi_SB_LUT4_I0_O[1]
.sym 87115 soc.spimemio.xfer.dummy_count_SB_DFFESR_Q_E[0]
.sym 87116 clk$SB_IO_IN_$glb_clk
.sym 87117 soc.spimemio.xfer_resetn_SB_LUT4_I3_1_O
.sym 87122 $PACKER_VCC_NET
.sym 87143 $PACKER_VCC_NET
.sym 87160 soc.spimemio.xfer.dummy_count_SB_DFFESR_Q_D_SB_LUT4_O_I2[1]
.sym 87162 soc.spimemio.xfer.dummy_count_SB_DFFESR_Q_D_SB_LUT4_O_I2[3]
.sym 87163 soc.spimemio.xfer.dummy_count[1]
.sym 87164 soc.spimemio.xfer.dummy_count[0]
.sym 87169 soc.spimemio.xfer.dummy_count_SB_DFFESR_Q_D_SB_LUT4_O_I2[2]
.sym 87170 soc.spimemio.xfer.dummy_count_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_3_I2[0]
.sym 87173 soc.spimemio.din_data[3]
.sym 87176 soc.spimemio.din_rd
.sym 87177 soc.spimemio.xfer.dummy_count_SB_DFFESR_Q_E[0]
.sym 87179 soc.spimemio.xfer_resetn_SB_LUT4_I3_1_O
.sym 87181 soc.spimemio.din_data[2]
.sym 87184 soc.spimemio.din_rd
.sym 87185 soc.spimemio.din_data[1]
.sym 87187 $PACKER_VCC_NET
.sym 87188 soc.spimemio.config_qspi_SB_LUT4_I0_O[1]
.sym 87189 soc.spimemio.xfer.dummy_count[3]
.sym 87190 soc.spimemio.xfer.dummy_count[2]
.sym 87191 soc.spimemio.xfer.dummy_count_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_3_I2_SB_CARRY_I1_CO[1]
.sym 87193 soc.spimemio.xfer.dummy_count[0]
.sym 87194 soc.spimemio.xfer.dummy_count_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_3_I2[0]
.sym 87197 soc.spimemio.xfer.dummy_count_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_3_I2_SB_CARRY_I1_CO[2]
.sym 87199 soc.spimemio.xfer.dummy_count[1]
.sym 87200 $PACKER_VCC_NET
.sym 87201 soc.spimemio.xfer.dummy_count_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_3_I2_SB_CARRY_I1_CO[1]
.sym 87203 soc.spimemio.xfer.dummy_count_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_3_I2_SB_CARRY_I1_CO[3]
.sym 87205 $PACKER_VCC_NET
.sym 87206 soc.spimemio.xfer.dummy_count[2]
.sym 87207 soc.spimemio.xfer.dummy_count_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_3_I2_SB_CARRY_I1_CO[2]
.sym 87210 soc.spimemio.xfer.dummy_count[3]
.sym 87212 $PACKER_VCC_NET
.sym 87213 soc.spimemio.xfer.dummy_count_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_3_I2_SB_CARRY_I1_CO[3]
.sym 87216 soc.spimemio.din_rd
.sym 87217 soc.spimemio.xfer.dummy_count_SB_DFFESR_Q_D_SB_LUT4_O_I2[1]
.sym 87218 soc.spimemio.config_qspi_SB_LUT4_I0_O[1]
.sym 87219 soc.spimemio.din_data[1]
.sym 87228 soc.spimemio.din_rd
.sym 87229 soc.spimemio.din_data[3]
.sym 87230 soc.spimemio.config_qspi_SB_LUT4_I0_O[1]
.sym 87231 soc.spimemio.xfer.dummy_count_SB_DFFESR_Q_D_SB_LUT4_O_I2[3]
.sym 87234 soc.spimemio.xfer.dummy_count_SB_DFFESR_Q_D_SB_LUT4_O_I2[2]
.sym 87235 soc.spimemio.config_qspi_SB_LUT4_I0_O[1]
.sym 87236 soc.spimemio.din_rd
.sym 87237 soc.spimemio.din_data[2]
.sym 87238 soc.spimemio.xfer.dummy_count_SB_DFFESR_Q_E[0]
.sym 87239 clk$SB_IO_IN_$glb_clk
.sym 87240 soc.spimemio.xfer_resetn_SB_LUT4_I3_1_O
.sym 87269 $PACKER_VCC_NET
.sym 87276 soc.cpu.mem_rdata_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 87302 soc.spimemio.xfer_resetn_SB_LUT4_I3_1_O
.sym 87309 soc.spimemio.xfer.next_fetch
.sym 87348 soc.spimemio.xfer.next_fetch
.sym 87362 clk$SB_IO_IN_$glb_clk
.sym 87363 soc.spimemio.xfer_resetn_SB_LUT4_I3_1_O
.sym 87389 flash_io0_di
.sym 87393 UART_TX$SB_IO_OUT
.sym 87394 iomem_wdata[1]
.sym 87395 iomem_wdata[6]
.sym 87397 $PACKER_VCC_NET
.sym 87426 soc.spimemio.xfer.xfer_ddr
.sym 87468 soc.spimemio.xfer.xfer_ddr
.sym 87485 clk$SB_IO_IN_$glb_clk
.sym 87636 iomem_addr[22]
.sym 87757 soc.cpu.mem_rdata_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 87766 $PACKER_VCC_NET
.sym 87781 iomem_addr[16]
.sym 87788 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[14]
.sym 87794 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[20]
.sym 87796 iomem_addr[22]
.sym 87825 iomem_addr[16]
.sym 87826 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[20]
.sym 87827 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[14]
.sym 87828 iomem_addr[22]
.sym 87880 UART_TX$SB_IO_OUT
.sym 87886 iomem_wdata[1]
.sym 87887 iomem_wdata[6]
.sym 87889 $PACKER_VCC_NET
.sym 87899 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[18]
.sym 87909 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[20]
.sym 87911 iomem_addr[16]
.sym 87916 iomem_addr[20]
.sym 87919 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[14]
.sym 87925 iomem_addr[22]
.sym 87928 soc.spimemio.rd_inc
.sym 87960 iomem_addr[20]
.sym 87961 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[18]
.sym 87963 soc.spimemio.rd_inc
.sym 87966 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[14]
.sym 87968 soc.spimemio.rd_inc
.sym 87969 iomem_addr[16]
.sym 87972 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[20]
.sym 87974 iomem_addr[22]
.sym 87975 soc.spimemio.rd_inc
.sym 87976 soc.spimemio.softreset_SB_LUT4_I2_O_SB_LUT4_I2_O_$glb_ce
.sym 87977 clk$SB_IO_IN_$glb_clk
.sym 88020 soc.simpleuart.send_pattern[6]
.sym 88021 iomem_wdata[2]
.sym 88022 soc.simpleuart.send_pattern[7]
.sym 88024 iomem_addr[20]
.sym 88025 soc.spimemio.rd_addr[20]
.sym 88027 soc.simpleuart.send_pattern[5]
.sym 88028 soc.simpleuart.send_dummy_SB_LUT4_I3_O[0]
.sym 88029 iomem_wdata[5]
.sym 88030 iomem_wdata[4]
.sym 88031 soc.simpleuart.send_dummy_SB_LUT4_I3_I2_SB_LUT4_I1_O
.sym 88033 soc.simpleuart.send_pattern[3]
.sym 88036 iomem_wdata[3]
.sym 88040 soc.simpleuart.send_pattern[2]
.sym 88044 iomem_wdata[0]
.sym 88045 soc.simpleuart.send_pattern[4]
.sym 88046 iomem_wdata[1]
.sym 88047 iomem_wdata[6]
.sym 88048 soc.simpleuart.send_pattern[8]
.sym 88049 UART_TX_SB_DFFESS_Q_S[2]
.sym 88053 soc.simpleuart.send_pattern[7]
.sym 88055 iomem_wdata[5]
.sym 88056 soc.simpleuart.send_dummy_SB_LUT4_I3_O[0]
.sym 88059 soc.simpleuart.send_pattern[5]
.sym 88060 iomem_wdata[3]
.sym 88061 soc.simpleuart.send_dummy_SB_LUT4_I3_O[0]
.sym 88065 iomem_wdata[6]
.sym 88066 soc.simpleuart.send_dummy_SB_LUT4_I3_O[0]
.sym 88068 soc.simpleuart.send_pattern[8]
.sym 88073 soc.spimemio.rd_addr[20]
.sym 88074 iomem_addr[20]
.sym 88077 soc.simpleuart.send_pattern[3]
.sym 88078 soc.simpleuart.send_dummy_SB_LUT4_I3_O[0]
.sym 88080 iomem_wdata[1]
.sym 88083 iomem_wdata[2]
.sym 88084 soc.simpleuart.send_pattern[4]
.sym 88085 soc.simpleuart.send_dummy_SB_LUT4_I3_O[0]
.sym 88090 soc.simpleuart.send_dummy_SB_LUT4_I3_O[0]
.sym 88091 soc.simpleuart.send_pattern[2]
.sym 88092 iomem_wdata[0]
.sym 88095 soc.simpleuart.send_dummy_SB_LUT4_I3_O[0]
.sym 88096 soc.simpleuart.send_pattern[6]
.sym 88097 iomem_wdata[4]
.sym 88099 soc.simpleuart.send_dummy_SB_LUT4_I3_I2_SB_LUT4_I1_O
.sym 88100 clk$SB_IO_IN_$glb_clk
.sym 88101 UART_TX_SB_DFFESS_Q_S[2]
.sym 88146 soc.simpleuart.send_dummy_SB_LUT4_I3_O[0]
.sym 88147 UART_TX_SB_DFFESS_Q_S[2]
.sym 88149 soc.simpleuart.send_pattern[1]
.sym 88170 soc.simpleuart.send_dummy_SB_LUT4_I3_I2_SB_LUT4_I1_O
.sym 88176 soc.simpleuart.send_pattern[1]
.sym 88177 soc.simpleuart.send_dummy_SB_LUT4_I3_O[0]
.sym 88222 soc.simpleuart.send_dummy_SB_LUT4_I3_I2_SB_LUT4_I1_O
.sym 88223 clk$SB_IO_IN_$glb_clk
.sym 88224 UART_TX_SB_DFFESS_Q_S[2]
.sym 88254 soc.cpu.mem_rdata_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 89129 soc.cpu.mem_state_SB_DFFESR_Q_E
.sym 89130 soc.cpu.mem_do_rdata_SB_LUT4_I0_O[2]
.sym 89131 soc.cpu.mem_state_SB_DFFESR_Q_R
.sym 89136 soc.cpu.instr_sh_SB_LUT4_I1_1_O[0]
.sym 89143 soc.cpu.mem_do_rdata_SB_LUT4_I0_O[1]
.sym 89157 soc.cpu.mem_state_SB_DFFESR_Q_D_SB_LUT4_O_I1[1]
.sym 89160 soc.cpu.mem_do_rdata_SB_LUT4_I0_O[1]
.sym 89161 soc.cpu.mem_state_SB_DFFESR_Q_D_SB_LUT4_O_I1[1]
.sym 89162 soc.cpu.instr_sh_SB_LUT4_I1_1_O[0]
.sym 89163 soc.cpu.mem_do_rdata_SB_LUT4_I0_O[2]
.sym 89178 soc.cpu.mem_state_SB_DFFESR_Q_D_SB_LUT4_O_I1[1]
.sym 89179 soc.cpu.instr_sh_SB_LUT4_I1_1_O[0]
.sym 89180 soc.cpu.mem_do_rdata_SB_LUT4_I0_O[2]
.sym 89181 soc.cpu.mem_do_rdata_SB_LUT4_I0_O[1]
.sym 89206 soc.cpu.mem_state_SB_DFFESR_Q_E
.sym 89207 clk$SB_IO_IN_$glb_clk
.sym 89208 soc.cpu.mem_state_SB_DFFESR_Q_R
.sym 89631 soc.cpu.mem_rdata_q_SB_DFF_Q_1_D_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_O_I2[2]
.sym 89635 soc.cpu.decoded_imm_j_SB_DFFE_Q_D_SB_LUT4_O_I1[1]
.sym 89694 soc.cpu.mem_rdata_q_SB_DFF_Q_1_D_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_O_I2[2]
.sym 89697 soc.cpu.decoded_imm_j_SB_DFFE_Q_D_SB_LUT4_O_I1[1]
.sym 90391 flash_io0_do
.sym 90393 flash_io0_oe
.sym 90394 flash_io1_do
.sym 90396 flash_io1_oe
.sym 90397 $PACKER_VCC_NET
.sym 90403 flash_io1_do
.sym 90404 flash_io1_oe
.sym 90405 $PACKER_VCC_NET
.sym 90412 flash_io0_oe
.sym 90415 flash_io0_do
.sym 90416 soc.memory.ram01_WREN
.sym 90417 soc.cpu.mem_rdata_SB_LUT4_O_15_I0_SB_LUT4_O_2_I3[2]
.sym 90418 soc.cpu.mem_rdata_SB_LUT4_O_4_I0_SB_LUT4_O_I3[3]
.sym 90419 soc.cpu.mem_rdata_SB_LUT4_O_10_I0_SB_LUT4_O_2_I3[2]
.sym 90420 soc.cpu.mem_rdata_SB_LUT4_O_12_I0_SB_LUT4_O_1_I3[2]
.sym 90421 soc.cpu.mem_rdata_SB_LUT4_O_14_I0_SB_LUT4_O_2_I3[2]
.sym 90422 soc.cpu.mem_rdata_SB_LUT4_O_3_I0_SB_LUT4_O_I3[3]
.sym 90423 soc.cpu.mem_rdata_SB_LUT4_O_1_I0_SB_LUT4_O_I3[3]
.sym 90442 flash_io1_oe
.sym 90448 soc.memory.rdata_0[22]
.sym 90449 soc.memory.rdata_0[24]
.sym 90450 soc.memory.rdata_0[23]
.sym 90451 iomem_wdata[26]
.sym 90459 soc.memory.rdata_1[30]
.sym 90461 soc.spimemio.valid_SB_LUT4_O_I0_SB_LUT4_I3_O[0]
.sym 90465 soc.memory.rdata_1[25]
.sym 90468 soc.memory.rdata_0[18]
.sym 90470 soc.memory.rdata_1[18]
.sym 90472 soc.memory.rdata_1[31]
.sym 90474 flash_clk_SB_LUT4_I1_I2[3]
.sym 90475 soc.memory.rdata_0[31]
.sym 90476 iomem_addr[16]
.sym 90481 soc.memory.rdata_0[30]
.sym 90482 iomem_wstrb[3]
.sym 90483 iomem_wstrb[2]
.sym 90488 soc.memory.rdata_0[25]
.sym 90492 soc.spimemio.valid_SB_LUT4_O_I0_SB_LUT4_I3_O[0]
.sym 90493 iomem_wstrb[2]
.sym 90503 flash_clk_SB_LUT4_I1_I2[3]
.sym 90504 soc.memory.rdata_1[31]
.sym 90505 iomem_addr[16]
.sym 90506 soc.memory.rdata_0[31]
.sym 90509 soc.memory.rdata_1[18]
.sym 90510 iomem_addr[16]
.sym 90511 soc.memory.rdata_0[18]
.sym 90512 flash_clk_SB_LUT4_I1_I2[3]
.sym 90521 soc.memory.rdata_0[25]
.sym 90522 iomem_addr[16]
.sym 90523 soc.memory.rdata_1[25]
.sym 90524 flash_clk_SB_LUT4_I1_I2[3]
.sym 90528 soc.spimemio.valid_SB_LUT4_O_I0_SB_LUT4_I3_O[0]
.sym 90530 iomem_wstrb[3]
.sym 90533 soc.memory.rdata_1[30]
.sym 90534 flash_clk_SB_LUT4_I1_I2[3]
.sym 90535 soc.memory.rdata_0[30]
.sym 90536 iomem_addr[16]
.sym 90547 soc.cpu.mem_rdata_SB_LUT4_O_8_I0_SB_LUT4_O_I3[3]
.sym 90548 soc.spimemio.config_qspi_SB_LUT4_I2_3_O_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O[3]
.sym 90549 soc.cpu.mem_rdata_SB_LUT4_O_2_I0_SB_LUT4_O_I3[3]
.sym 90550 soc.cpu.mem_rdata_SB_LUT4_O_13_I0[0]
.sym 90551 soc.cpu.mem_rdata_SB_LUT4_O_11_I0[0]
.sym 90552 iomem_addr[16]
.sym 90555 iomem_addr[16]
.sym 90556 iomem_wdata[31]
.sym 90558 soc.memory.rdata_1[17]
.sym 90561 soc.spimemio.valid_SB_LUT4_O_I0_SB_LUT4_I3_O[0]
.sym 90562 soc.memory.rdata_1[22]
.sym 90566 soc.memory.rdata_1[16]
.sym 90576 iomem_wstrb[3]
.sym 90579 flash_clk$SB_IO_OUT
.sym 90584 soc.cpu.mem_rdata_SB_LUT4_O_9_I0[0]
.sym 90587 soc.memory.rdata_0[18]
.sym 90589 flash_csb$SB_IO_OUT
.sym 90590 soc.memory.wen[3]
.sym 90594 flash_clk_SB_LUT4_I1_I2[3]
.sym 90595 soc.memory.wen[2]
.sym 90597 flash_clk_SB_LUT4_I1_I2[3]
.sym 90598 soc.cpu.mem_rdata_SB_LUT4_O_4_I0_SB_LUT4_O_I3[3]
.sym 90601 soc.cpu.mem_rdata_SB_LUT4_O_2_I0_SB_LUT4_O_I3[3]
.sym 90606 soc.cpu.mem_rdata_SB_LUT4_O_11_I0[0]
.sym 90607 soc.cpu.mem_rdata_SB_LUT4_O_3_I0_SB_LUT4_O_I3[3]
.sym 90715 soc.memory.rdata_1[28]
.sym 90717 soc.memory.rdata_1[25]
.sym 90721 soc.memory.rdata_1[30]
.sym 90723 soc.memory.rdata_1[31]
.sym 90728 iomem_wdata[20]
.sym 90731 soc.spimemio.config_qspi_SB_LUT4_I2_3_O_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O[3]
.sym 90734 iomem_wdata[20]
.sym 90839 iomem_addr[8]
.sym 90850 soc.cpu.mem_rdata_SB_LUT4_O_9_I0[0]
.sym 90854 iomem_addr[10]
.sym 90963 soc.memory.rdata_0[25]
.sym 90968 $PACKER_VCC_NET
.sym 90973 $PACKER_VCC_NET
.sym 91094 $PACKER_VCC_NET
.sym 91099 soc.cpu.mem_rdata_SB_LUT4_O_2_I0_SB_LUT4_O_I3[3]
.sym 91101 soc.cpu.mem_rdata_SB_LUT4_O_4_I0_SB_LUT4_O_I3[3]
.sym 91104 soc.cpu.mem_rdata_SB_LUT4_O_11_I0[0]
.sym 91223 soc.spimemio.config_qspi_SB_LUT4_I2_3_O_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O[3]
.sym 91342 soc.cpu.mem_rdata_SB_LUT4_O_9_I0[0]
.sym 91346 iomem_addr[10]
.sym 91470 $PACKER_VCC_NET
.sym 91589 soc.cpu.mem_rdata_SB_LUT4_O_4_I0_SB_LUT4_O_I3[3]
.sym 91596 soc.cpu.mem_rdata_SB_LUT4_O_11_I0[0]
.sym 91720 soc.spimemio.config_qspi_SB_LUT4_I2_3_O_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O[3]
.sym 91842 soc.cpu.mem_rdata_SB_LUT4_O_9_I0[0]
.sym 91958 $PACKER_VCC_NET
.sym 91963 $PACKER_VCC_NET
.sym 92327 soc.cpu.mem_rdata_SB_LUT4_O_9_I0[0]
.sym 92451 $PACKER_VCC_NET
.sym 94222 flash_clk$SB_IO_OUT
.sym 94225 flash_csb$SB_IO_OUT
.sym 94242 flash_clk$SB_IO_OUT
.sym 94243 flash_csb$SB_IO_OUT
.sym 94271 soc.memory.rdata_0[20]
.sym 94272 soc.memory.ram01_WREN
.sym 94273 soc.memory.rdata_0[21]
.sym 94274 soc.memory.rdata_1[27]
.sym 94281 soc.memory.rdata_0[16]
.sym 94282 soc.memory.rdata_1[22]
.sym 94283 soc.memory.rdata_0[17]
.sym 94284 soc.memory.rdata_0[20]
.sym 94286 soc.memory.rdata_1[16]
.sym 94287 soc.memory.wen[3]
.sym 94288 soc.memory.rdata_1[17]
.sym 94289 soc.memory.wen[2]
.sym 94292 iomem_addr[16]
.sym 94294 soc.memory.rdata_1[24]
.sym 94297 soc.memory.rdata_1[20]
.sym 94300 soc.memory.rdata_1[27]
.sym 94301 soc.memory.rdata_0[22]
.sym 94302 soc.memory.rdata_0[24]
.sym 94303 soc.memory.rdata_0[23]
.sym 94305 flash_clk_SB_LUT4_I1_I2[3]
.sym 94308 soc.memory.rdata_0[27]
.sym 94311 soc.memory.rdata_1[23]
.sym 94314 soc.memory.wen[3]
.sym 94317 soc.memory.wen[2]
.sym 94320 soc.memory.rdata_1[16]
.sym 94321 soc.memory.rdata_0[16]
.sym 94322 flash_clk_SB_LUT4_I1_I2[3]
.sym 94323 iomem_addr[16]
.sym 94326 iomem_addr[16]
.sym 94327 soc.memory.rdata_0[24]
.sym 94328 soc.memory.rdata_1[24]
.sym 94329 flash_clk_SB_LUT4_I1_I2[3]
.sym 94332 soc.memory.rdata_1[22]
.sym 94333 iomem_addr[16]
.sym 94334 flash_clk_SB_LUT4_I1_I2[3]
.sym 94335 soc.memory.rdata_0[22]
.sym 94338 soc.memory.rdata_1[20]
.sym 94339 flash_clk_SB_LUT4_I1_I2[3]
.sym 94340 iomem_addr[16]
.sym 94341 soc.memory.rdata_0[20]
.sym 94344 flash_clk_SB_LUT4_I1_I2[3]
.sym 94345 iomem_addr[16]
.sym 94346 soc.memory.rdata_1[17]
.sym 94347 soc.memory.rdata_0[17]
.sym 94350 iomem_addr[16]
.sym 94351 soc.memory.rdata_1[23]
.sym 94352 soc.memory.rdata_0[23]
.sym 94353 flash_clk_SB_LUT4_I1_I2[3]
.sym 94356 soc.memory.rdata_1[27]
.sym 94357 iomem_addr[16]
.sym 94358 flash_clk_SB_LUT4_I1_I2[3]
.sym 94359 soc.memory.rdata_0[27]
.sym 94391 iomem_wdata[20]
.sym 94392 iomem_wdata[23]
.sym 94394 iomem_wdata[20]
.sym 94401 iomem_wdata[30]
.sym 94412 iomem_wdata[24]
.sym 94418 soc.memory.rdata_1[19]
.sym 94419 soc.memory.rdata_1[29]
.sym 94420 soc.memory.rdata_0[16]
.sym 94421 iomem_addr[2]
.sym 94422 soc.memory.rdata_0[17]
.sym 94423 soc.cpu.mem_rdata_SB_LUT4_O_14_I0_SB_LUT4_O_2_I3[2]
.sym 94424 iomem_addr[2]
.sym 94425 soc.memory.rdata_1[24]
.sym 94427 soc.memory.rdata_0[19]
.sym 94433 soc.memory.rdata_1[20]
.sym 94441 soc.memory.rdata_0[29]
.sym 94444 soc.memory.rdata_0[26]
.sym 94445 flash_clk_SB_LUT4_I1_I2[3]
.sym 94446 flash_clk_SB_LUT4_I1_I2[3]
.sym 94449 soc.memory.rdata_1[26]
.sym 94453 soc.memory.rdata_1[28]
.sym 94455 soc.memory.rdata_1[21]
.sym 94456 soc.memory.rdata_0[28]
.sym 94458 soc.memory.rdata_1[29]
.sym 94459 soc.memory.rdata_1[19]
.sym 94464 iomem_addr[16]
.sym 94467 soc.memory.rdata_0[19]
.sym 94469 iomem_addr[16]
.sym 94471 soc.memory.rdata_0[21]
.sym 94491 flash_clk_SB_LUT4_I1_I2[3]
.sym 94492 soc.memory.rdata_0[28]
.sym 94493 iomem_addr[16]
.sym 94494 soc.memory.rdata_1[28]
.sym 94497 iomem_addr[16]
.sym 94498 soc.memory.rdata_0[29]
.sym 94499 soc.memory.rdata_1[29]
.sym 94500 flash_clk_SB_LUT4_I1_I2[3]
.sym 94503 flash_clk_SB_LUT4_I1_I2[3]
.sym 94504 soc.memory.rdata_1[26]
.sym 94505 iomem_addr[16]
.sym 94506 soc.memory.rdata_0[26]
.sym 94509 soc.memory.rdata_1[21]
.sym 94510 flash_clk_SB_LUT4_I1_I2[3]
.sym 94511 soc.memory.rdata_0[21]
.sym 94512 iomem_addr[16]
.sym 94515 soc.memory.rdata_1[19]
.sym 94516 soc.memory.rdata_0[19]
.sym 94517 iomem_addr[16]
.sym 94518 flash_clk_SB_LUT4_I1_I2[3]
.sym 94556 iomem_wdata[31]
.sym 94557 iomem_addr[10]
.sym 94558 iomem_addr[4]
.sym 94560 iomem_wdata[25]
.sym 94561 soc.memory.rdata_1[26]
.sym 94562 soc.memory.rdata_0[30]
.sym 94563 iomem_addr[3]
.sym 94564 soc.memory.rdata_0[31]
.sym 94565 iomem_wdata[29]
.sym 94566 iomem_wdata[30]
.sym 94567 iomem_addr[6]
.sym 94568 iomem_addr[7]
.sym 94569 iomem_addr[3]
.sym 94570 iomem_addr[5]
.sym 94571 iomem_addr[9]
.sym 94572 iomem_addr[9]
.sym 94573 iomem_addr[6]
.sym 94691 iomem_addr[13]
.sym 94694 soc.memory.wen[2]
.sym 94696 soc.memory.wen[3]
.sym 94700 soc.memory.rdata_0[18]
.sym 94701 iomem_addr[12]
.sym 94703 iomem_addr[14]
.sym 94704 iomem_addr[16]
.sym 94708 iomem_addr[12]
.sym 94840 iomem_addr[2]
.sym 94842 soc.cpu.mem_rdata_SB_LUT4_O_14_I0_SB_LUT4_O_2_I3[2]
.sym 94849 iomem_addr[2]
.sym 95119 iomem_addr[9]
.sym 95120 iomem_addr[9]
.sym 95123 iomem_addr[6]
.sym 95124 iomem_addr[7]
.sym 95126 iomem_addr[5]
.sym 95129 iomem_addr[6]
.sym 95259 iomem_addr[14]
.sym 95260 iomem_addr[16]
.sym 95268 iomem_addr[12]
.sym 95398 soc.cpu.mem_rdata_SB_LUT4_O_14_I0_SB_LUT4_O_2_I3[2]
.sym 95400 iomem_addr[2]
.sym 95674 iomem_addr[5]
.sym 98492 clk$SB_IO_IN_$glb_clk
.sym 98497 iomem_wdata[16]
.sym 98498 iomem_wdata[24]
.sym 98499 iomem_wdata[29]
.sym 98500 iomem_wdata[22]
.sym 98501 iomem_wdata[23]
.sym 98502 iomem_wdata[30]
.sym 98505 iomem_wdata[16]
.sym 98508 iomem_wdata[22]
.sym 98509 iomem_wdata[23]
.sym 98510 iomem_wdata[20]
.sym 98511 iomem_wdata[20]
.sym 98513 iomem_wdata[31]
.sym 98516 iomem_wdata[19]
.sym 98517 iomem_wdata[25]
.sym 98518 iomem_wdata[18]
.sym 98519 iomem_wdata[27]
.sym 98520 iomem_wdata[21]
.sym 98521 iomem_wdata[28]
.sym 98522 iomem_wdata[17]
.sym 98524 iomem_wdata[19]
.sym 98525 iomem_wdata[26]
.sym 98526 iomem_wdata[18]
.sym 98527 iomem_wdata[17]
.sym 98528 iomem_wdata[21]
.sym 98529 iomem_wdata[16]
.sym 98530 iomem_wdata[24]
.sym 98531 iomem_wdata[16]
.sym 98532 iomem_wdata[17]
.sym 98533 iomem_wdata[25]
.sym 98534 iomem_wdata[17]
.sym 98535 iomem_wdata[18]
.sym 98536 iomem_wdata[26]
.sym 98537 iomem_wdata[18]
.sym 98538 iomem_wdata[19]
.sym 98539 iomem_wdata[27]
.sym 98540 iomem_wdata[19]
.sym 98541 iomem_wdata[20]
.sym 98542 iomem_wdata[28]
.sym 98543 iomem_wdata[20]
.sym 98544 iomem_wdata[21]
.sym 98545 iomem_wdata[29]
.sym 98546 iomem_wdata[21]
.sym 98547 iomem_wdata[22]
.sym 98548 iomem_wdata[30]
.sym 98549 iomem_wdata[22]
.sym 98550 iomem_wdata[23]
.sym 98551 iomem_wdata[31]
.sym 98552 iomem_wdata[23]
.sym 98600 soc.memory.rdata_1[16]
.sym 98601 soc.memory.rdata_1[17]
.sym 98602 soc.memory.rdata_1[18]
.sym 98603 soc.memory.rdata_1[19]
.sym 98604 soc.memory.rdata_1[20]
.sym 98605 soc.memory.rdata_1[21]
.sym 98606 soc.memory.rdata_1[22]
.sym 98607 soc.memory.rdata_1[23]
.sym 98617 $PACKER_GND_NET
.sym 98635 iomem_addr[11]
.sym 98640 iomem_wdata[29]
.sym 98641 iomem_wdata[22]
.sym 98646 iomem_wdata[16]
.sym 98696 clk$SB_IO_IN_$glb_clk
.sym 98701 iomem_addr[10]
.sym 98702 iomem_addr[2]
.sym 98704 iomem_addr[4]
.sym 98705 iomem_addr[2]
.sym 98707 iomem_addr[12]
.sym 98709 iomem_addr[15]
.sym 98710 iomem_wdata[31]
.sym 98712 iomem_addr[14]
.sym 98713 iomem_wdata[24]
.sym 98714 iomem_wdata[25]
.sym 98715 iomem_addr[8]
.sym 98718 iomem_addr[6]
.sym 98719 iomem_addr[7]
.sym 98720 iomem_addr[3]
.sym 98721 iomem_addr[5]
.sym 98722 iomem_wdata[28]
.sym 98723 iomem_addr[9]
.sym 98724 iomem_addr[11]
.sym 98725 iomem_wdata[30]
.sym 98727 iomem_wdata[26]
.sym 98728 iomem_wdata[27]
.sym 98730 iomem_addr[3]
.sym 98731 iomem_addr[13]
.sym 98732 iomem_wdata[29]
.sym 98733 iomem_addr[10]
.sym 98734 iomem_addr[2]
.sym 98735 iomem_wdata[24]
.sym 98736 iomem_addr[11]
.sym 98737 iomem_addr[3]
.sym 98738 iomem_wdata[25]
.sym 98739 iomem_addr[12]
.sym 98740 iomem_addr[4]
.sym 98741 iomem_wdata[26]
.sym 98742 iomem_addr[13]
.sym 98743 iomem_addr[5]
.sym 98744 iomem_wdata[27]
.sym 98745 iomem_addr[14]
.sym 98746 iomem_addr[6]
.sym 98747 iomem_wdata[28]
.sym 98748 iomem_addr[15]
.sym 98749 iomem_addr[7]
.sym 98750 iomem_wdata[29]
.sym 98751 iomem_addr[2]
.sym 98752 iomem_addr[8]
.sym 98753 iomem_wdata[30]
.sym 98754 iomem_addr[3]
.sym 98755 iomem_addr[9]
.sym 98756 iomem_wdata[31]
.sym 98796 soc.memory.rdata_1[24]
.sym 98797 soc.memory.rdata_1[25]
.sym 98798 soc.memory.rdata_1[26]
.sym 98799 soc.memory.rdata_1[27]
.sym 98800 soc.memory.rdata_1[28]
.sym 98801 soc.memory.rdata_1[29]
.sym 98802 soc.memory.rdata_1[30]
.sym 98803 soc.memory.rdata_1[31]
.sym 98804 iomem_addr[15]
.sym 98806 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[14]
.sym 98813 iomem_addr[14]
.sym 98814 iomem_wdata[24]
.sym 98816 iomem_addr[12]
.sym 98873 soc.memory.wen[3]
.sym 98874 soc.memory.ram01_WREN
.sym 98876 iomem_addr[4]
.sym 98879 soc.memory.wen[2]
.sym 98881 soc.memory.wen[3]
.sym 98882 soc.memory.ram01_WREN
.sym 98887 soc.memory.wen[2]
.sym 98888 iomem_addr[13]
.sym 98889 iomem_addr[9]
.sym 98890 iomem_addr[8]
.sym 98892 iomem_addr[12]
.sym 98893 iomem_addr[11]
.sym 98895 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[14]
.sym 98896 iomem_addr[16]
.sym 98898 iomem_addr[5]
.sym 98899 iomem_addr[6]
.sym 98901 iomem_addr[10]
.sym 98902 iomem_addr[15]
.sym 98903 iomem_addr[14]
.sym 98904 iomem_addr[7]
.sym 98905 soc.memory.wen[2]
.sym 98906 iomem_addr[12]
.sym 98907 iomem_addr[4]
.sym 98908 soc.memory.wen[2]
.sym 98909 iomem_addr[13]
.sym 98910 iomem_addr[5]
.sym 98911 soc.memory.wen[3]
.sym 98912 iomem_addr[14]
.sym 98913 iomem_addr[6]
.sym 98914 soc.memory.wen[3]
.sym 98915 iomem_addr[15]
.sym 98916 iomem_addr[7]
.sym 98917 soc.memory.wen[2]
.sym 98918 soc.memory.ram01_WREN
.sym 98919 iomem_addr[8]
.sym 98920 soc.memory.wen[2]
.sym 98921 soc.memory.ram01_WREN
.sym 98922 iomem_addr[9]
.sym 98923 soc.memory.wen[3]
.sym 98924 iomem_addr[16]
.sym 98925 iomem_addr[10]
.sym 98926 soc.memory.wen[3]
.sym 98927 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[14]
.sym 98928 iomem_addr[11]
.sym 98968 soc.memory.rdata_0[16]
.sym 98969 soc.memory.rdata_0[17]
.sym 98970 soc.memory.rdata_0[18]
.sym 98971 soc.memory.rdata_0[19]
.sym 98972 soc.memory.rdata_0[20]
.sym 98973 soc.memory.rdata_0[21]
.sym 98974 soc.memory.rdata_0[22]
.sym 98975 soc.memory.rdata_0[23]
.sym 98985 iomem_addr[4]
.sym 99061 $PACKER_GND_NET
.sym 99066 $PACKER_VCC_NET
.sym 99069 $PACKER_GND_NET
.sym 99074 $PACKER_VCC_NET
.sym 99079 $PACKER_GND_NET
.sym 99082 $PACKER_GND_NET
.sym 99085 $PACKER_GND_NET
.sym 99088 $PACKER_GND_NET
.sym 99091 $PACKER_VCC_NET
.sym 99094 $PACKER_VCC_NET
.sym 99140 soc.memory.rdata_0[24]
.sym 99141 soc.memory.rdata_0[25]
.sym 99142 soc.memory.rdata_0[26]
.sym 99143 soc.memory.rdata_0[27]
.sym 99144 soc.memory.rdata_0[28]
.sym 99145 soc.memory.rdata_0[29]
.sym 99146 soc.memory.rdata_0[30]
.sym 99147 soc.memory.rdata_0[31]
.sym 103393 soc.memory.rdata_0[13]
.sym 103394 soc.memory.rdata_1[13]
.sym 103395 iomem_addr[16]
.sym 103396 flash_clk_SB_LUT4_I1_I2[3]
.sym 103397 soc.memory.rdata_0[0]
.sym 103398 soc.memory.rdata_1[0]
.sym 103399 iomem_addr[16]
.sym 103400 flash_clk_SB_LUT4_I1_I2[3]
.sym 103401 soc.memory.rdata_0[2]
.sym 103402 soc.memory.rdata_1[2]
.sym 103403 iomem_addr[16]
.sym 103404 flash_clk_SB_LUT4_I1_I2[3]
.sym 103405 soc.memory.rdata_0[14]
.sym 103406 soc.memory.rdata_1[14]
.sym 103407 iomem_addr[16]
.sym 103408 flash_clk_SB_LUT4_I1_I2[3]
.sym 103411 soc.memory.wen[0]
.sym 103412 soc.memory.wen[1]
.sym 103413 soc.memory.rdata_0[6]
.sym 103414 soc.memory.rdata_1[6]
.sym 103415 iomem_addr[16]
.sym 103416 flash_clk_SB_LUT4_I1_I2[3]
.sym 103417 soc.memory.rdata_0[5]
.sym 103418 soc.memory.rdata_1[5]
.sym 103419 iomem_addr[16]
.sym 103420 flash_clk_SB_LUT4_I1_I2[3]
.sym 103421 soc.memory.rdata_0[1]
.sym 103422 soc.memory.rdata_1[1]
.sym 103423 iomem_addr[16]
.sym 103424 flash_clk_SB_LUT4_I1_I2[3]
.sym 103425 soc.memory.rdata_0[12]
.sym 103426 soc.memory.rdata_1[12]
.sym 103427 iomem_addr[16]
.sym 103428 flash_clk_SB_LUT4_I1_I2[3]
.sym 103432 soc.cpu.pcpi_rs1[5]
.sym 103436 soc.cpu.pcpi_rs1[4]
.sym 103437 soc.memory.rdata_0[11]
.sym 103438 soc.memory.rdata_1[11]
.sym 103439 iomem_addr[16]
.sym 103440 flash_clk_SB_LUT4_I1_I2[3]
.sym 103444 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_26_I1_SB_LUT4_O_I2[1]
.sym 103445 soc.memory.rdata_0[7]
.sym 103446 soc.memory.rdata_1[7]
.sym 103447 iomem_addr[16]
.sym 103448 flash_clk_SB_LUT4_I1_I2[3]
.sym 103452 soc.cpu.pcpi_rs1[2]
.sym 103458 soc.cpu.alu_out_SB_LUT4_O_26_I1[2]
.sym 103459 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[0]
.sym 103462 soc.cpu.alu_out_SB_LUT4_O_30_I2_SB_LUT4_O_I3[2]
.sym 103463 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[1]
.sym 103466 soc.cpu.mem_la_wdata[2]
.sym 103467 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[2]
.sym 103470 soc.cpu.mem_la_wdata[3]
.sym 103471 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[3]
.sym 103474 soc.cpu.mem_la_wdata[4]
.sym 103475 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[4]
.sym 103478 soc.cpu.mem_la_wdata[5]
.sym 103479 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[5]
.sym 103482 soc.cpu.mem_la_wdata[6]
.sym 103483 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[6]
.sym 103486 soc.cpu.mem_la_wdata[7]
.sym 103487 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[7]
.sym 103490 soc.cpu.mem_la_wdata_SB_LUT4_O_7_I3[1]
.sym 103491 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[8]
.sym 103494 soc.cpu.alu_out_SB_LUT4_O_22_I2_SB_LUT4_O_I3[2]
.sym 103495 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[9]
.sym 103498 soc.cpu.alu_out_SB_LUT4_O_21_I2_SB_LUT4_O_I3[2]
.sym 103499 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[10]
.sym 103502 soc.cpu.mem_la_wdata_SB_LUT4_O_4_I3[1]
.sym 103503 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[11]
.sym 103506 soc.cpu.mem_la_wdata_SB_LUT4_O_3_I3[1]
.sym 103507 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[12]
.sym 103510 soc.cpu.alu_out_SB_LUT4_O_18_I2_SB_LUT4_O_I3[2]
.sym 103511 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[13]
.sym 103514 soc.cpu.alu_out_SB_LUT4_O_17_I2_SB_LUT4_O_I3[2]
.sym 103515 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[14]
.sym 103518 soc.cpu.alu_out_SB_LUT4_O_16_I2_SB_LUT4_O_I3[2]
.sym 103519 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[15]
.sym 103522 soc.cpu.pcpi_rs2[16]
.sym 103523 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[16]
.sym 103526 soc.cpu.alu_out_SB_LUT4_O_14_I2_SB_LUT4_O_I3[2]
.sym 103527 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[17]
.sym 103530 soc.cpu.pcpi_rs2[18]
.sym 103531 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[18]
.sym 103534 soc.cpu.alu_out_SB_LUT4_O_12_I2_SB_LUT4_O_I3[2]
.sym 103535 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[19]
.sym 103538 soc.cpu.pcpi_rs2[20]
.sym 103539 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[20]
.sym 103542 soc.cpu.alu_out_SB_LUT4_O_10_I2_SB_LUT4_O_I3[2]
.sym 103543 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[21]
.sym 103546 soc.cpu.alu_out_SB_LUT4_O_29_I1[2]
.sym 103547 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[22]
.sym 103550 soc.cpu.pcpi_rs2[23]
.sym 103551 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[23]
.sym 103554 soc.cpu.pcpi_rs2[24]
.sym 103555 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[24]
.sym 103558 soc.cpu.pcpi_rs2[25]
.sym 103559 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[25]
.sym 103562 soc.cpu.alu_out_SB_LUT4_O_5_I2_SB_LUT4_O_I3[2]
.sym 103563 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[26]
.sym 103566 soc.cpu.pcpi_rs2[27]
.sym 103567 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[27]
.sym 103570 soc.cpu.pcpi_rs2[28]
.sym 103571 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[28]
.sym 103574 soc.cpu.pcpi_rs2[29]
.sym 103575 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[29]
.sym 103578 soc.cpu.pcpi_rs2[30]
.sym 103579 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[30]
.sym 103582 soc.cpu.pcpi_rs2[31]
.sym 103583 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[31]
.sym 103585 soc.cpu.instr_bgeu
.sym 103586 soc.cpu.is_sltiu_bltu_sltu
.sym 103587 soc.cpu.instr_bne
.sym 103588 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3[31]
.sym 103592 soc.cpu.pcpi_rs1[31]
.sym 103596 soc.cpu.pcpi_rs1[30]
.sym 103600 soc.cpu.mem_la_wdata_SB_LUT4_O_4_I3[1]
.sym 103604 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_9_I2_SB_LUT4_O_I2[0]
.sym 103608 soc.cpu.alu_out_SB_LUT4_O_22_I2_SB_LUT4_O_I3[2]
.sym 103612 soc.cpu.alu_out_SB_LUT4_O_5_I2_SB_LUT4_O_I3[1]
.sym 103616 soc.cpu.alu_out_SB_LUT4_O_16_I2_SB_LUT4_O_I3[2]
.sym 103620 soc.cpu.mem_la_wdata[4]
.sym 103624 soc.cpu.mem_la_wdata[6]
.sym 103628 soc.cpu.mem_la_wdata[2]
.sym 103629 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[3]
.sym 103630 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[3]
.sym 103631 soc.cpu.instr_sub
.sym 103632 soc.cpu.is_compare_SB_LUT4_I0_O[3]
.sym 103636 soc.cpu.mem_la_wdata[3]
.sym 103640 soc.cpu.mem_la_wdata[5]
.sym 103644 soc.cpu.alu_out_SB_LUT4_O_26_I1[2]
.sym 103648 soc.cpu.alu_out_SB_LUT4_O_30_I2_SB_LUT4_O_I3[2]
.sym 103650 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I0_O[0]
.sym 103651 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[0]
.sym 103654 soc.cpu.alu_out_SB_LUT4_O_30_I2_SB_LUT4_O_I3[1]
.sym 103655 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[1]
.sym 103656 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[1]
.sym 103658 soc.cpu.pcpi_rs1[2]
.sym 103659 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[2]
.sym 103660 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[2]
.sym 103662 soc.cpu.pcpi_rs1[3]
.sym 103663 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[3]
.sym 103664 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[3]
.sym 103666 soc.cpu.pcpi_rs1[4]
.sym 103667 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[4]
.sym 103668 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[4]
.sym 103670 soc.cpu.pcpi_rs1[5]
.sym 103671 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[5]
.sym 103672 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[5]
.sym 103674 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_4_I0_SB_LUT4_O_1_I3[0]
.sym 103675 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[6]
.sym 103676 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[6]
.sym 103678 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_26_I1_SB_LUT4_O_I2[1]
.sym 103679 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[7]
.sym 103680 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[7]
.sym 103682 soc.cpu.pcpi_rs1[8]
.sym 103683 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[8]
.sym 103684 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[8]
.sym 103686 soc.cpu.alu_out_SB_LUT4_O_22_I2_SB_LUT4_O_I3[1]
.sym 103687 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[9]
.sym 103688 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[9]
.sym 103690 soc.cpu.alu_out_SB_LUT4_O_21_I2_SB_LUT4_O_I3[1]
.sym 103691 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[10]
.sym 103692 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[10]
.sym 103694 soc.cpu.pcpi_rs1[11]
.sym 103695 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[11]
.sym 103696 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[11]
.sym 103698 soc.cpu.pcpi_rs1[12]
.sym 103699 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[12]
.sym 103700 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[12]
.sym 103702 soc.cpu.alu_out_SB_LUT4_O_18_I2_SB_LUT4_O_I3[1]
.sym 103703 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[13]
.sym 103704 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[13]
.sym 103706 soc.cpu.alu_out_SB_LUT4_O_17_I2_SB_LUT4_O_I3[1]
.sym 103707 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[14]
.sym 103708 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[14]
.sym 103710 soc.cpu.alu_out_SB_LUT4_O_16_I2_SB_LUT4_O_I3[1]
.sym 103711 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[15]
.sym 103712 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[15]
.sym 103714 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I1_SB_LUT4_O_1_I2[1]
.sym 103715 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[16]
.sym 103716 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[16]
.sym 103718 soc.cpu.alu_out_SB_LUT4_O_14_I2_SB_LUT4_O_I3[1]
.sym 103719 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[17]
.sym 103720 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[17]
.sym 103722 soc.cpu.pcpi_rs1[18]
.sym 103723 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[18]
.sym 103724 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[18]
.sym 103726 soc.cpu.alu_out_SB_LUT4_O_12_I2_SB_LUT4_O_I3[1]
.sym 103727 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[19]
.sym 103728 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[19]
.sym 103730 soc.cpu.pcpi_rs1[20]
.sym 103731 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[20]
.sym 103732 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[20]
.sym 103734 soc.cpu.alu_out_SB_LUT4_O_10_I2_SB_LUT4_O_I3[1]
.sym 103735 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[21]
.sym 103736 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[21]
.sym 103738 soc.cpu.alu_out_SB_LUT4_O_29_I1[1]
.sym 103739 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[22]
.sym 103740 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[22]
.sym 103742 soc.cpu.pcpi_rs1[23]
.sym 103743 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[23]
.sym 103744 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[23]
.sym 103746 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I2_SB_LUT4_O_I2[0]
.sym 103747 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[24]
.sym 103748 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[24]
.sym 103750 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_11_I1_SB_LUT4_O_1_I2[1]
.sym 103751 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[25]
.sym 103752 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[25]
.sym 103754 soc.cpu.alu_out_SB_LUT4_O_5_I2_SB_LUT4_O_I3[1]
.sym 103755 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[26]
.sym 103756 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[26]
.sym 103758 soc.cpu.pcpi_rs1[27]
.sym 103759 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[27]
.sym 103760 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[27]
.sym 103762 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_9_I2_SB_LUT4_O_I2[0]
.sym 103763 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[28]
.sym 103764 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[28]
.sym 103766 soc.cpu.pcpi_rs1[29]
.sym 103767 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[29]
.sym 103768 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[29]
.sym 103770 soc.cpu.pcpi_rs1[30]
.sym 103771 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[30]
.sym 103772 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[30]
.sym 103773 soc.cpu.pcpi_rs2[31]
.sym 103774 soc.cpu.pcpi_rs1[31]
.sym 103776 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[31]
.sym 103777 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[19]
.sym 103778 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[19]
.sym 103779 soc.cpu.instr_sub
.sym 103780 soc.cpu.is_compare_SB_LUT4_I0_O[3]
.sym 103784 soc.cpu.pcpi_rs2[30]
.sym 103788 soc.cpu.alu_out_SB_LUT4_O_29_I1[2]
.sym 103792 soc.cpu.pcpi_rs2[24]
.sym 103796 soc.cpu.pcpi_rs2[27]
.sym 103800 soc.cpu.pcpi_rs2[16]
.sym 103804 soc.cpu.mem_la_wdata[7]
.sym 103808 soc.cpu.pcpi_rs2[28]
.sym 103816 soc.cpu.alu_out_SB_LUT4_O_5_I2_SB_LUT4_O_I3[2]
.sym 103820 soc.cpu.pcpi_rs2[25]
.sym 103824 soc.cpu.mem_la_wdata_SB_LUT4_O_7_I3[1]
.sym 103832 soc.cpu.alu_out_SB_LUT4_O_12_I2_SB_LUT4_O_I3[2]
.sym 103851 soc.cpu.alu_out_SB_LUT4_O_12_I2[0]
.sym 103852 soc.cpu.alu_out_SB_LUT4_O_12_I2[1]
.sym 103853 soc.cpu.alu_out_SB_LUT4_O_10_I2_SB_LUT4_O_I3[0]
.sym 103854 soc.cpu.alu_out_SB_LUT4_O_12_I2_SB_LUT4_O_I3[1]
.sym 103855 soc.cpu.alu_out_SB_LUT4_O_12_I2_SB_LUT4_O_I3[2]
.sym 103856 soc.cpu.alu_out_SB_LUT4_O_12_I2_SB_LUT4_O_I3[3]
.sym 103861 soc.cpu.instr_or_SB_LUT4_I2_O[3]
.sym 103862 soc.cpu.instr_or_SB_LUT4_I2_O[2]
.sym 103863 soc.cpu.alu_out_SB_LUT4_O_12_I2_SB_LUT4_O_I3[1]
.sym 103864 soc.cpu.alu_out_SB_LUT4_O_12_I2_SB_LUT4_O_I3[2]
.sym 103890 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 103891 UART_RX_SB_LUT4_I1_I0[3]
.sym 103892 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3[0]
.sym 103899 soc.cpu.irq_mask[1]
.sym 103900 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3[0]
.sym 103902 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O[0]
.sym 103903 soc.cpu.irq_pending[1]
.sym 103904 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O[2]
.sym 103909 soc.cpu.alu_out_SB_LUT4_O_10_I2_SB_LUT4_O_I3[0]
.sym 103910 soc.cpu.alu_out_SB_LUT4_O_14_I2_SB_LUT4_O_I3[1]
.sym 103911 soc.cpu.alu_out_SB_LUT4_O_14_I2_SB_LUT4_O_I3[2]
.sym 103912 soc.cpu.alu_out_SB_LUT4_O_14_I2_SB_LUT4_O_I3[3]
.sym 103920 soc.cpu.cpu_state[2]
.sym 103923 soc.cpu.irq_active
.sym 103924 soc.cpu.irq_mask[2]
.sym 103933 soc.cpu.instr_or_SB_LUT4_I2_O[3]
.sym 103934 soc.cpu.instr_or_SB_LUT4_I2_O[2]
.sym 103935 soc.cpu.alu_out_SB_LUT4_O_14_I2_SB_LUT4_O_I3[1]
.sym 103936 soc.cpu.alu_out_SB_LUT4_O_14_I2_SB_LUT4_O_I3[2]
.sym 103937 soc.cpu.mem_do_rinst_SB_LUT4_I2_O[0]
.sym 103938 soc.cpu.mem_do_rinst_SB_LUT4_I2_O[1]
.sym 103939 soc.cpu.mem_do_rinst_SB_LUT4_I2_O[2]
.sym 103940 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I1_1_O[1]
.sym 103945 soc.cpu.cpu_state_SB_DFF_Q_4_D[0]
.sym 103946 soc.cpu.cpu_state_SB_DFF_Q_4_D[1]
.sym 103947 soc.cpu.cpu_state[1]
.sym 103948 soc.cpu.cpu_state_SB_DFF_Q_4_D[3]
.sym 103949 soc.cpu.cpu_state_SB_DFF_Q_4_D[1]
.sym 103953 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D_SB_LUT4_I1_O[0]
.sym 103954 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D_SB_LUT4_I1_O[1]
.sym 103955 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D_SB_LUT4_I1_O[2]
.sym 103956 UART_RX_SB_LUT4_I1_I0[3]
.sym 103958 soc.cpu.cpu_state[2]
.sym 103959 soc.cpu.instr_sll_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_I3_1_O[1]
.sym 103960 soc.cpu.irq_active_SB_DFFESR_Q_E_SB_LUT4_O_I3[2]
.sym 103961 soc.cpu.irq_active
.sym 103962 soc.cpu.irq_mask[1]
.sym 103963 soc.cpu.is_sll_srl_sra_SB_LUT4_I1_O[0]
.sym 103964 soc.cpu.cpu_state[2]
.sym 103970 soc.cpu.latched_store
.sym 103971 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[1]
.sym 103972 soc.cpu.reg_next_pc[0]
.sym 103979 UART_RX_SB_LUT4_I1_I0[3]
.sym 103980 soc.cpu.cpu_state[2]
.sym 103981 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I3[0]
.sym 103982 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O[2]
.sym 103983 soc.cpu.instr_sll_SB_LUT4_I1_O[2]
.sym 103984 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I3[3]
.sym 103985 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[0]
.sym 103986 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[1]
.sym 103987 soc.cpu.cpu_state[1]
.sym 103988 UART_RX_SB_LUT4_I1_I0[3]
.sym 103998 UART_RX_SB_LUT4_I1_I0[3]
.sym 103999 soc.cpu.mem_do_rinst
.sym 104000 soc.cpu.reg_next_pc[0]
.sym 104001 soc.cpu.mem_do_rinst_SB_LUT4_I2_O[0]
.sym 104002 soc.cpu.mem_do_rinst_SB_LUT4_I2_O[1]
.sym 104003 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I1_1_O[1]
.sym 104004 soc.cpu.mem_do_rinst_SB_LUT4_I2_O[2]
.sym 104005 soc.cpu.do_waitirq_SB_LUT4_I0_O_SB_LUT4_I1_O[0]
.sym 104006 soc.cpu.cpu_state[2]
.sym 104007 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I2[0]
.sym 104008 soc.cpu.do_waitirq_SB_LUT4_I0_O_SB_LUT4_I1_O[3]
.sym 104017 soc.cpu.is_sll_srl_sra_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I2_O[0]
.sym 104018 soc.cpu.is_sll_srl_sra_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I2_O[1]
.sym 104019 soc.cpu.is_sll_srl_sra_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I2_O[2]
.sym 104020 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I2[0]
.sym 104023 soc.cpu.instr_srl_SB_LUT4_I1_1_O[1]
.sym 104024 soc.cpu.cpu_state[2]
.sym 104026 soc.cpu.alu_out_SB_LUT4_O_31_I2[1]
.sym 104027 soc.cpu.instr_sll_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_I3_1_O[1]
.sym 104028 soc.cpu.instr_sll_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_I3_1_O[2]
.sym 104035 soc.cpu.is_sll_srl_sra_SB_LUT4_I1_O[0]
.sym 104036 soc.cpu.is_lb_lh_lw_lbu_lhu
.sym 104037 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D[1]
.sym 104038 soc.cpu.decoder_trigger_SB_DFF_Q_D_SB_LUT4_O_I1[1]
.sym 104039 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D[0]
.sym 104040 soc.cpu.decoded_rs1_SB_DFFE_Q_1_D[2]
.sym 104041 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I0_O[3]
.sym 104042 soc.cpu.cpu_state_SB_DFF_Q_1_D_SB_LUT4_O_I3[0]
.sym 104043 soc.cpu.cpu_state_SB_DFF_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I1_O[2]
.sym 104044 soc.cpu.cpu_state_SB_DFF_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I1_O[3]
.sym 104047 soc.cpu.alu_out_SB_LUT4_O_31_I2[1]
.sym 104048 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I1[0]
.sym 104050 soc.cpu.cpu_state_SB_DFF_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I2[0]
.sym 104051 soc.cpu.cpu_state_SB_DFF_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I2[1]
.sym 104052 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I0_O[3]
.sym 104054 soc.cpu.cpu_state_SB_DFF_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_1_I3[1]
.sym 104055 soc.cpu.is_sll_srl_sra_SB_LUT4_I1_O_SB_LUT4_I1_I0_SB_LUT4_I2_O[1]
.sym 104056 soc.cpu.is_sll_srl_sra_SB_LUT4_I1_O_SB_LUT4_I1_I0_SB_LUT4_I2_O[2]
.sym 104058 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 104059 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 104060 soc.cpu.is_sll_srl_sra_SB_LUT4_I1_O_SB_LUT4_I1_I0_SB_LUT4_I2_O[1]
.sym 104061 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D[0]
.sym 104062 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D[1]
.sym 104063 soc.cpu.cpu_state_SB_DFF_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_1_I3[0]
.sym 104064 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I1[0]
.sym 104067 soc.cpu.instr_srl_SB_LUT4_I1_1_O[1]
.sym 104068 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 104069 $PACKER_GND_NET
.sym 104073 soc.cpu.is_slli_srli_srai
.sym 104074 soc.cpu.is_lb_lh_lw_lbu_lhu
.sym 104075 soc.cpu.is_sll_srl_sra_SB_LUT4_I0_O[1]
.sym 104076 soc.cpu.cpu_state[2]
.sym 104077 soc.cpu.is_sll_srl_sra
.sym 104078 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 104079 soc.cpu.is_slli_srli_srai
.sym 104080 soc.cpu.is_lb_lh_lw_lbu_lhu
.sym 104081 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 104082 UART_RX_SB_LUT4_I1_I0[3]
.sym 104083 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 104084 soc.cpu.cpu_state[2]
.sym 104086 soc.cpu.is_sll_srl_sra_SB_LUT4_I0_O[0]
.sym 104087 soc.cpu.is_sll_srl_sra_SB_LUT4_I0_O[1]
.sym 104088 soc.cpu.is_sll_srl_sra_SB_LUT4_I0_O[2]
.sym 104090 soc.cpu.cpu_state_SB_DFF_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_1_I3[1]
.sym 104091 soc.cpu.is_sll_srl_sra_SB_LUT4_I0_O[0]
.sym 104092 soc.cpu.is_sll_srl_sra_SB_LUT4_I2_I3_SB_LUT4_O_I3[2]
.sym 104095 soc.cpu.mem_do_wdata_SB_DFFESS_Q_S[0]
.sym 104096 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I2[0]
.sym 104101 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D[1]
.sym 104110 soc.cpu.cpu_state_SB_DFF_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I2[1]
.sym 104111 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D[0]
.sym 104112 UART_RX_SB_LUT4_I1_I0[3]
.sym 104119 soc.cpu.decoder_pseudo_trigger
.sym 104120 soc.cpu.cpu_state_SB_DFF_Q_4_D[0]
.sym 104123 soc.cpu.is_sll_srl_sra_SB_LUT4_I1_O[0]
.sym 104124 UART_RX_SB_LUT4_I1_I0[3]
.sym 104127 soc.cpu.cpu_state[1]
.sym 104128 UART_RX_SB_LUT4_I1_I0[3]
.sym 104132 display.second_timer_state_SB_LUT4_O_10_I3
.sym 104136 display.second_timer_state_SB_LUT4_O_11_I3
.sym 104144 display.second_timer_state_SB_LUT4_O_9_I3
.sym 104152 display.second_timer_state_SB_LUT4_O_8_I3
.sym 104157 display.second_timer_state_SB_LUT4_O_11_I3
.sym 104158 display.second_timer_state_SB_LUT4_O_10_I3
.sym 104159 display.second_timer_state_SB_LUT4_O_9_I3
.sym 104160 display.second_timer_state_SB_LUT4_O_8_I3
.sym 104162 display.second_timer_state[0]
.sym 104166 display.second_timer_state[1]
.sym 104167 $PACKER_VCC_NET
.sym 104168 display.second_timer_state[0]
.sym 104170 display.second_timer_state[2]
.sym 104171 $PACKER_VCC_NET
.sym 104172 display.second_timer_state_SB_DFFSR_Q_D_SB_LUT4_O_I3[2]
.sym 104174 display.second_timer_state[3]
.sym 104175 $PACKER_VCC_NET
.sym 104176 display.second_timer_state_SB_DFFSR_Q_D_SB_LUT4_O_I3[3]
.sym 104178 display.second_timer_state[4]
.sym 104179 $PACKER_VCC_NET
.sym 104180 display.second_timer_state_SB_DFFSR_Q_D_SB_LUT4_O_I3[4]
.sym 104182 display.second_timer_state[5]
.sym 104183 $PACKER_VCC_NET
.sym 104184 display.second_timer_state_SB_DFFSR_Q_D_SB_LUT4_O_I3[5]
.sym 104186 display.second_timer_state[6]
.sym 104187 $PACKER_VCC_NET
.sym 104188 display.second_timer_state_SB_DFFSR_Q_D_SB_LUT4_O_I3[6]
.sym 104190 display.second_timer_state[7]
.sym 104191 $PACKER_VCC_NET
.sym 104192 display.second_timer_state_SB_DFFSR_Q_D_SB_LUT4_O_I3[7]
.sym 104194 display.second_timer_state[8]
.sym 104195 $PACKER_VCC_NET
.sym 104196 display.second_timer_state_SB_DFFSR_Q_D_SB_LUT4_O_I3[8]
.sym 104198 display.second_timer_state[9]
.sym 104199 $PACKER_VCC_NET
.sym 104200 display.second_timer_state_SB_DFFSR_Q_D_SB_LUT4_O_I3[9]
.sym 104202 display.second_timer_state[10]
.sym 104203 $PACKER_VCC_NET
.sym 104204 display.second_timer_state_SB_DFFSR_Q_D_SB_LUT4_O_I3[10]
.sym 104206 display.second_timer_state[11]
.sym 104207 $PACKER_VCC_NET
.sym 104208 display.second_timer_state_SB_DFFSR_Q_D_SB_LUT4_O_I3[11]
.sym 104210 display.second_timer_state[12]
.sym 104211 $PACKER_VCC_NET
.sym 104212 display.second_timer_state_SB_DFFSR_Q_D_SB_LUT4_O_I3[12]
.sym 104214 display.second_timer_state[13]
.sym 104215 $PACKER_VCC_NET
.sym 104216 display.second_timer_state_SB_DFFSR_Q_D_SB_LUT4_O_I3[13]
.sym 104218 display.second_timer_state[14]
.sym 104219 $PACKER_VCC_NET
.sym 104220 display.second_timer_state_SB_DFFSR_Q_D_SB_LUT4_O_I3[14]
.sym 104222 display.second_timer_state[15]
.sym 104223 $PACKER_VCC_NET
.sym 104224 display.second_timer_state_SB_DFFSR_Q_D_SB_LUT4_O_I3[15]
.sym 104226 display.second_timer_state[16]
.sym 104227 $PACKER_VCC_NET
.sym 104228 display.second_timer_state_SB_DFFSR_Q_D_SB_LUT4_O_I3[16]
.sym 104230 display.second_timer_state[17]
.sym 104231 $PACKER_VCC_NET
.sym 104232 display.second_timer_state_SB_DFFSR_Q_D_SB_LUT4_O_I3[17]
.sym 104234 display.second_timer_state[18]
.sym 104235 $PACKER_VCC_NET
.sym 104236 display.second_timer_state_SB_DFFSR_Q_D_SB_LUT4_O_I3[18]
.sym 104238 display.second_timer_state[19]
.sym 104239 $PACKER_VCC_NET
.sym 104240 display.second_timer_state_SB_DFFSR_Q_D_SB_LUT4_O_I3[19]
.sym 104242 display.second_timer_state[20]
.sym 104243 $PACKER_VCC_NET
.sym 104244 display.second_timer_state_SB_DFFSR_Q_D_SB_LUT4_O_I3[20]
.sym 104246 display.second_timer_state[21]
.sym 104247 $PACKER_VCC_NET
.sym 104248 display.second_timer_state_SB_DFFSR_Q_D_SB_LUT4_O_I3[21]
.sym 104250 display.second_timer_state[22]
.sym 104251 $PACKER_VCC_NET
.sym 104252 display.second_timer_state_SB_DFFSR_Q_D_SB_LUT4_O_I3[22]
.sym 104253 display.second_timer_state_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I3[0]
.sym 104255 $PACKER_VCC_NET
.sym 104256 display.second_timer_state_SB_DFFSR_Q_D_SB_LUT4_O_I3[23]
.sym 104258 display.refresh_timer_state[0]
.sym 104262 display.refresh_timer_state[1]
.sym 104263 $PACKER_VCC_NET
.sym 104264 display.refresh_timer_state[0]
.sym 104266 display.refresh_timer_state[2]
.sym 104267 $PACKER_VCC_NET
.sym 104268 display.refresh_timer_state_SB_DFFSR_Q_D_SB_LUT4_O_I3[2]
.sym 104270 display.refresh_timer_state[3]
.sym 104271 $PACKER_VCC_NET
.sym 104272 display.refresh_timer_state_SB_DFFSR_Q_D_SB_LUT4_O_I3[3]
.sym 104274 display.refresh_timer_state[4]
.sym 104275 $PACKER_VCC_NET
.sym 104276 display.refresh_timer_state_SB_DFFSR_Q_D_SB_LUT4_O_I3[4]
.sym 104278 display.refresh_timer_state[5]
.sym 104279 $PACKER_VCC_NET
.sym 104280 display.refresh_timer_state_SB_DFFSR_Q_D_SB_LUT4_O_I3[5]
.sym 104282 display.refresh_timer_state[6]
.sym 104283 $PACKER_VCC_NET
.sym 104284 display.refresh_timer_state_SB_DFFSR_Q_D_SB_LUT4_O_I3[6]
.sym 104286 display.refresh_timer_state[7]
.sym 104287 $PACKER_VCC_NET
.sym 104288 display.refresh_timer_state_SB_DFFSR_Q_D_SB_LUT4_O_I3[7]
.sym 104290 display.refresh_timer_state[8]
.sym 104291 $PACKER_VCC_NET
.sym 104292 display.refresh_timer_state_SB_DFFSR_Q_D_SB_LUT4_O_I3[8]
.sym 104294 display.refresh_timer_state[9]
.sym 104295 $PACKER_VCC_NET
.sym 104296 display.refresh_timer_state_SB_DFFSR_Q_D_SB_LUT4_O_I3[9]
.sym 104298 display.refresh_timer_state[10]
.sym 104299 $PACKER_VCC_NET
.sym 104300 display.refresh_timer_state_SB_DFFSR_Q_D_SB_LUT4_O_I3[10]
.sym 104302 display.refresh_timer_state[11]
.sym 104303 $PACKER_VCC_NET
.sym 104304 display.refresh_timer_state_SB_DFFSR_Q_D_SB_LUT4_O_I3[11]
.sym 104306 display.refresh_timer_state[12]
.sym 104307 $PACKER_VCC_NET
.sym 104308 display.refresh_timer_state_SB_DFFSR_Q_D_SB_LUT4_O_I3[12]
.sym 104310 display.refresh_timer_state[13]
.sym 104311 $PACKER_VCC_NET
.sym 104312 display.refresh_timer_state_SB_DFFSR_Q_D_SB_LUT4_O_I3[13]
.sym 104314 display.refresh_timer_state[14]
.sym 104315 $PACKER_VCC_NET
.sym 104316 display.refresh_timer_state_SB_DFFSR_Q_D_SB_LUT4_O_I3[14]
.sym 104318 display.refresh_timer_state[15]
.sym 104319 $PACKER_VCC_NET
.sym 104320 display.refresh_timer_state_SB_DFFSR_Q_D_SB_LUT4_O_I3[15]
.sym 104322 display.refresh_timer_state[16]
.sym 104323 $PACKER_VCC_NET
.sym 104324 display.refresh_timer_state_SB_DFFSR_Q_D_SB_LUT4_O_I3[16]
.sym 104326 display.refresh_timer_state[17]
.sym 104327 $PACKER_VCC_NET
.sym 104328 display.refresh_timer_state_SB_DFFSR_Q_D_SB_LUT4_O_I3[17]
.sym 104330 display.refresh_timer_state[18]
.sym 104331 $PACKER_VCC_NET
.sym 104332 display.refresh_timer_state_SB_DFFSR_Q_D_SB_LUT4_O_I3[18]
.sym 104334 display.refresh_timer_state[19]
.sym 104335 $PACKER_VCC_NET
.sym 104336 display.refresh_timer_state_SB_DFFSR_Q_D_SB_LUT4_O_I3[19]
.sym 104338 display.refresh_timer_state[20]
.sym 104339 $PACKER_VCC_NET
.sym 104340 display.refresh_timer_state_SB_DFFSR_Q_D_SB_LUT4_O_I3[20]
.sym 104342 display.refresh_timer_state[21]
.sym 104343 $PACKER_VCC_NET
.sym 104344 display.refresh_timer_state_SB_DFFSR_Q_D_SB_LUT4_O_I3[21]
.sym 104346 display.refresh_timer_state[22]
.sym 104347 $PACKER_VCC_NET
.sym 104348 display.refresh_timer_state_SB_DFFSR_Q_D_SB_LUT4_O_I3[22]
.sym 104350 display.refresh_timer_state[23]
.sym 104351 $PACKER_VCC_NET
.sym 104352 display.refresh_timer_state_SB_DFFSR_Q_D_SB_LUT4_O_I3[23]
.sym 104353 soc.memory.rdata_0[4]
.sym 104354 soc.memory.rdata_1[4]
.sym 104355 iomem_addr[16]
.sym 104356 flash_clk_SB_LUT4_I1_I2[3]
.sym 104357 soc.memory.rdata_0[15]
.sym 104358 soc.memory.rdata_1[15]
.sym 104359 iomem_addr[16]
.sym 104360 flash_clk_SB_LUT4_I1_I2[3]
.sym 104361 soc.memory.rdata_0[9]
.sym 104362 soc.memory.rdata_1[9]
.sym 104363 iomem_addr[16]
.sym 104364 flash_clk_SB_LUT4_I1_I2[3]
.sym 104368 soc.cpu.reg_sh[1]
.sym 104372 soc.cpu.instr_sll_SB_LUT4_I1_O_SB_LUT4_O_2_I3[0]
.sym 104373 soc.memory.rdata_0[8]
.sym 104374 soc.memory.rdata_1[8]
.sym 104375 iomem_addr[16]
.sym 104376 flash_clk_SB_LUT4_I1_I2[3]
.sym 104377 soc.memory.rdata_0[3]
.sym 104378 soc.memory.rdata_1[3]
.sym 104379 iomem_addr[16]
.sym 104380 flash_clk_SB_LUT4_I1_I2[3]
.sym 104384 soc.cpu.reg_sh[3]
.sym 104386 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 104391 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_CO_I1[1]
.sym 104394 $PACKER_VCC_NET
.sym 104395 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_CO_I1[2]
.sym 104399 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_CO_I1[3]
.sym 104403 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_CO_I1[4]
.sym 104406 $PACKER_VCC_NET
.sym 104408 $nextpnr_ICESTORM_LC_44$I3
.sym 104410 soc.cpu.instr_sll_SB_LUT4_I1_O_SB_LUT4_O_2_I3[0]
.sym 104411 soc.cpu.instr_sll_SB_LUT4_I1_O_SB_LUT4_O_2_I3[1]
.sym 104412 $nextpnr_ICESTORM_LC_44$COUT
.sym 104416 soc.cpu.reg_sh[4]
.sym 104418 soc.cpu.alu_out_SB_LUT4_O_26_I1[2]
.sym 104419 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[0]
.sym 104422 soc.cpu.alu_out_SB_LUT4_O_30_I2_SB_LUT4_O_I3[2]
.sym 104423 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[1]
.sym 104426 soc.cpu.mem_la_wdata[2]
.sym 104427 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[2]
.sym 104430 soc.cpu.mem_la_wdata[3]
.sym 104431 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[3]
.sym 104434 soc.cpu.mem_la_wdata[4]
.sym 104435 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[4]
.sym 104438 soc.cpu.mem_la_wdata[5]
.sym 104439 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[5]
.sym 104442 soc.cpu.mem_la_wdata[6]
.sym 104443 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[6]
.sym 104446 soc.cpu.mem_la_wdata[7]
.sym 104447 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[7]
.sym 104450 soc.cpu.mem_la_wdata_SB_LUT4_O_7_I3[1]
.sym 104451 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[8]
.sym 104454 soc.cpu.alu_out_SB_LUT4_O_22_I2_SB_LUT4_O_I3[2]
.sym 104455 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[9]
.sym 104458 soc.cpu.alu_out_SB_LUT4_O_21_I2_SB_LUT4_O_I3[2]
.sym 104459 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[10]
.sym 104462 soc.cpu.mem_la_wdata_SB_LUT4_O_4_I3[1]
.sym 104463 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[11]
.sym 104466 soc.cpu.mem_la_wdata_SB_LUT4_O_3_I3[1]
.sym 104467 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[12]
.sym 104470 soc.cpu.alu_out_SB_LUT4_O_18_I2_SB_LUT4_O_I3[2]
.sym 104471 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[13]
.sym 104474 soc.cpu.alu_out_SB_LUT4_O_17_I2_SB_LUT4_O_I3[2]
.sym 104475 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[14]
.sym 104478 soc.cpu.alu_out_SB_LUT4_O_16_I2_SB_LUT4_O_I3[2]
.sym 104479 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[15]
.sym 104482 soc.cpu.pcpi_rs2[16]
.sym 104483 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[16]
.sym 104486 soc.cpu.alu_out_SB_LUT4_O_14_I2_SB_LUT4_O_I3[2]
.sym 104487 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[17]
.sym 104490 soc.cpu.pcpi_rs2[18]
.sym 104491 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[18]
.sym 104494 soc.cpu.alu_out_SB_LUT4_O_12_I2_SB_LUT4_O_I3[2]
.sym 104495 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[19]
.sym 104498 soc.cpu.pcpi_rs2[20]
.sym 104499 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[20]
.sym 104502 soc.cpu.alu_out_SB_LUT4_O_10_I2_SB_LUT4_O_I3[2]
.sym 104503 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[21]
.sym 104506 soc.cpu.alu_out_SB_LUT4_O_29_I1[2]
.sym 104507 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[22]
.sym 104510 soc.cpu.pcpi_rs2[23]
.sym 104511 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[23]
.sym 104514 soc.cpu.pcpi_rs2[24]
.sym 104515 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[24]
.sym 104518 soc.cpu.pcpi_rs2[25]
.sym 104519 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[25]
.sym 104522 soc.cpu.alu_out_SB_LUT4_O_5_I2_SB_LUT4_O_I3[2]
.sym 104523 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[26]
.sym 104526 soc.cpu.pcpi_rs2[27]
.sym 104527 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[27]
.sym 104530 soc.cpu.pcpi_rs2[28]
.sym 104531 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[28]
.sym 104534 soc.cpu.pcpi_rs2[29]
.sym 104535 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[29]
.sym 104538 soc.cpu.pcpi_rs2[30]
.sym 104539 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[30]
.sym 104542 $PACKER_VCC_NET
.sym 104544 $nextpnr_ICESTORM_LC_9$I3
.sym 104546 soc.cpu.pcpi_rs2[31]
.sym 104547 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I1_I3_SB_CARRY_CO_I1[31]
.sym 104548 $nextpnr_ICESTORM_LC_9$COUT
.sym 104552 $nextpnr_ICESTORM_LC_10$I3
.sym 104553 soc.cpu.is_slti_blt_slt_SB_LUT4_I1_O[3]
.sym 104554 soc.cpu.instr_bgeu_SB_LUT4_I1_O_SB_LUT4_O_I1[31]
.sym 104555 soc.cpu.instr_bgeu_SB_LUT4_I1_O_SB_LUT4_O_I1[30]
.sym 104556 soc.cpu.instr_bgeu_SB_LUT4_I1_O_SB_LUT4_O_I3[31]
.sym 104560 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I2_SB_LUT4_O_I2[0]
.sym 104564 soc.cpu.alu_out_SB_LUT4_O_29_I1[1]
.sym 104568 soc.cpu.pcpi_rs1[23]
.sym 104572 soc.cpu.pcpi_rs1[29]
.sym 104576 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_11_I1_SB_LUT4_O_1_I2[1]
.sym 104578 soc.cpu.alu_out_SB_LUT4_O_26_I1[2]
.sym 104579 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I0_O[0]
.sym 104582 soc.cpu.alu_out_SB_LUT4_O_30_I2_SB_LUT4_O_I3[2]
.sym 104583 soc.cpu.alu_out_SB_LUT4_O_30_I2_SB_LUT4_O_I3[1]
.sym 104584 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I3[1]
.sym 104586 soc.cpu.mem_la_wdata[2]
.sym 104587 soc.cpu.pcpi_rs1[2]
.sym 104588 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I3[2]
.sym 104590 soc.cpu.mem_la_wdata[3]
.sym 104591 soc.cpu.pcpi_rs1[3]
.sym 104592 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I3[3]
.sym 104594 soc.cpu.mem_la_wdata[4]
.sym 104595 soc.cpu.pcpi_rs1[4]
.sym 104596 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I3[4]
.sym 104598 soc.cpu.mem_la_wdata[5]
.sym 104599 soc.cpu.pcpi_rs1[5]
.sym 104600 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I3[5]
.sym 104602 soc.cpu.mem_la_wdata[6]
.sym 104603 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_4_I0_SB_LUT4_O_1_I3[0]
.sym 104604 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I3[6]
.sym 104606 soc.cpu.mem_la_wdata[7]
.sym 104607 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_26_I1_SB_LUT4_O_I2[1]
.sym 104608 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I3[7]
.sym 104610 soc.cpu.mem_la_wdata_SB_LUT4_O_7_I3[1]
.sym 104611 soc.cpu.pcpi_rs1[8]
.sym 104612 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I3[8]
.sym 104614 soc.cpu.alu_out_SB_LUT4_O_22_I2_SB_LUT4_O_I3[2]
.sym 104615 soc.cpu.alu_out_SB_LUT4_O_22_I2_SB_LUT4_O_I3[1]
.sym 104616 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I3[9]
.sym 104618 soc.cpu.alu_out_SB_LUT4_O_21_I2_SB_LUT4_O_I3[2]
.sym 104619 soc.cpu.alu_out_SB_LUT4_O_21_I2_SB_LUT4_O_I3[1]
.sym 104620 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I3[10]
.sym 104622 soc.cpu.mem_la_wdata_SB_LUT4_O_4_I3[1]
.sym 104623 soc.cpu.pcpi_rs1[11]
.sym 104624 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I3[11]
.sym 104626 soc.cpu.mem_la_wdata_SB_LUT4_O_3_I3[1]
.sym 104627 soc.cpu.pcpi_rs1[12]
.sym 104628 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I3[12]
.sym 104630 soc.cpu.alu_out_SB_LUT4_O_18_I2_SB_LUT4_O_I3[2]
.sym 104631 soc.cpu.alu_out_SB_LUT4_O_18_I2_SB_LUT4_O_I3[1]
.sym 104632 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I3[13]
.sym 104634 soc.cpu.alu_out_SB_LUT4_O_17_I2_SB_LUT4_O_I3[2]
.sym 104635 soc.cpu.alu_out_SB_LUT4_O_17_I2_SB_LUT4_O_I3[1]
.sym 104636 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I3[14]
.sym 104638 soc.cpu.alu_out_SB_LUT4_O_16_I2_SB_LUT4_O_I3[2]
.sym 104639 soc.cpu.alu_out_SB_LUT4_O_16_I2_SB_LUT4_O_I3[1]
.sym 104640 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I3[15]
.sym 104642 soc.cpu.pcpi_rs2[16]
.sym 104643 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I1_SB_LUT4_O_1_I2[1]
.sym 104644 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I3[16]
.sym 104646 soc.cpu.alu_out_SB_LUT4_O_14_I2_SB_LUT4_O_I3[2]
.sym 104647 soc.cpu.alu_out_SB_LUT4_O_14_I2_SB_LUT4_O_I3[1]
.sym 104648 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I3[17]
.sym 104650 soc.cpu.pcpi_rs2[18]
.sym 104651 soc.cpu.pcpi_rs1[18]
.sym 104652 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I3[18]
.sym 104654 soc.cpu.alu_out_SB_LUT4_O_12_I2_SB_LUT4_O_I3[2]
.sym 104655 soc.cpu.alu_out_SB_LUT4_O_12_I2_SB_LUT4_O_I3[1]
.sym 104656 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I3[19]
.sym 104658 soc.cpu.pcpi_rs2[20]
.sym 104659 soc.cpu.pcpi_rs1[20]
.sym 104660 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I3[20]
.sym 104662 soc.cpu.alu_out_SB_LUT4_O_10_I2_SB_LUT4_O_I3[2]
.sym 104663 soc.cpu.alu_out_SB_LUT4_O_10_I2_SB_LUT4_O_I3[1]
.sym 104664 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I3[21]
.sym 104666 soc.cpu.alu_out_SB_LUT4_O_29_I1[2]
.sym 104667 soc.cpu.alu_out_SB_LUT4_O_29_I1[1]
.sym 104668 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I3[22]
.sym 104670 soc.cpu.pcpi_rs2[23]
.sym 104671 soc.cpu.pcpi_rs1[23]
.sym 104672 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I3[23]
.sym 104674 soc.cpu.pcpi_rs2[24]
.sym 104675 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I2_SB_LUT4_O_I2[0]
.sym 104676 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I3[24]
.sym 104678 soc.cpu.pcpi_rs2[25]
.sym 104679 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_11_I1_SB_LUT4_O_1_I2[1]
.sym 104680 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I3[25]
.sym 104682 soc.cpu.alu_out_SB_LUT4_O_5_I2_SB_LUT4_O_I3[2]
.sym 104683 soc.cpu.alu_out_SB_LUT4_O_5_I2_SB_LUT4_O_I3[1]
.sym 104684 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I3[26]
.sym 104686 soc.cpu.pcpi_rs2[27]
.sym 104687 soc.cpu.pcpi_rs1[27]
.sym 104688 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I3[27]
.sym 104690 soc.cpu.pcpi_rs2[28]
.sym 104691 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_9_I2_SB_LUT4_O_I2[0]
.sym 104692 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I3[28]
.sym 104694 soc.cpu.pcpi_rs2[29]
.sym 104695 soc.cpu.pcpi_rs1[29]
.sym 104696 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I3[29]
.sym 104698 soc.cpu.pcpi_rs2[30]
.sym 104699 soc.cpu.pcpi_rs1[30]
.sym 104700 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I3[30]
.sym 104702 soc.cpu.pcpi_rs2[31]
.sym 104703 soc.cpu.pcpi_rs1[31]
.sym 104704 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I3[31]
.sym 104705 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[22]
.sym 104706 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[22]
.sym 104707 soc.cpu.instr_sub
.sym 104708 soc.cpu.is_compare_SB_LUT4_I0_O[3]
.sym 104709 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[17]
.sym 104710 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[17]
.sym 104711 soc.cpu.instr_sub
.sym 104712 soc.cpu.is_compare_SB_LUT4_I0_O[3]
.sym 104713 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[26]
.sym 104714 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[26]
.sym 104715 soc.cpu.instr_sub
.sym 104716 soc.cpu.is_compare_SB_LUT4_I0_O[3]
.sym 104717 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[31]
.sym 104718 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[31]
.sym 104719 soc.cpu.instr_sub
.sym 104720 soc.cpu.is_compare_SB_LUT4_I0_O[3]
.sym 104721 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[27]
.sym 104722 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[27]
.sym 104723 soc.cpu.instr_sub
.sym 104724 soc.cpu.is_compare_SB_LUT4_I0_O[3]
.sym 104725 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[21]
.sym 104726 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[21]
.sym 104727 soc.cpu.instr_sub
.sym 104728 soc.cpu.is_compare_SB_LUT4_I0_O[3]
.sym 104729 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[16]
.sym 104730 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[16]
.sym 104731 soc.cpu.instr_sub
.sym 104732 soc.cpu.is_compare_SB_LUT4_I0_O[3]
.sym 104733 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[28]
.sym 104734 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[28]
.sym 104735 soc.cpu.instr_sub
.sym 104736 soc.cpu.is_compare_SB_LUT4_I0_O[3]
.sym 104737 soc.cpu.instr_or_SB_LUT4_I2_O[3]
.sym 104738 soc.cpu.instr_or_SB_LUT4_I2_O[2]
.sym 104739 soc.cpu.alu_out_SB_LUT4_O_29_I1[1]
.sym 104740 soc.cpu.alu_out_SB_LUT4_O_29_I1[2]
.sym 104742 soc.cpu.alu_out_SB_LUT4_O_10_I2_SB_LUT4_O_I3[0]
.sym 104743 soc.cpu.alu_out_SB_LUT4_O_29_I1[1]
.sym 104744 soc.cpu.alu_out_SB_LUT4_O_29_I1[2]
.sym 104745 soc.cpu.is_sltiu_bltu_sltu
.sym 104746 soc.cpu.instr_bgeu_SB_LUT4_I1_O[1]
.sym 104747 soc.cpu.instr_bge
.sym 104748 soc.cpu.instr_bne
.sym 104749 soc.cpu.is_slti_blt_slt_SB_LUT4_I1_O[0]
.sym 104750 soc.cpu.instr_bgeu
.sym 104751 soc.cpu.is_slti_blt_slt_SB_LUT4_I1_O[2]
.sym 104752 soc.cpu.is_slti_blt_slt_SB_LUT4_I1_O[3]
.sym 104753 soc.cpu.instr_bge
.sym 104754 soc.cpu.instr_bgeu_SB_LUT4_I1_O[1]
.sym 104755 soc.cpu.instr_bgeu_SB_LUT4_I1_O[2]
.sym 104756 soc.cpu.instr_bgeu_SB_LUT4_I1_O[3]
.sym 104757 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[12]
.sym 104758 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[12]
.sym 104759 soc.cpu.instr_sub
.sym 104760 soc.cpu.is_compare_SB_LUT4_I0_O[3]
.sym 104762 soc.cpu.alu_out_SB_LUT4_O_9_I1[0]
.sym 104763 soc.cpu.alu_out_SB_LUT4_O_9_I1[1]
.sym 104764 soc.cpu.alu_out_SB_LUT4_O_9_I1[2]
.sym 104765 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[24]
.sym 104766 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[24]
.sym 104767 soc.cpu.instr_sub
.sym 104768 soc.cpu.is_compare_SB_LUT4_I0_O[3]
.sym 104769 soc.cpu.pcpi_rs1[18]
.sym 104770 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I1_SB_LUT4_O_1_I2[1]
.sym 104771 soc.cpu.instr_sra_SB_LUT4_I0_O[0]
.sym 104772 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_26_I1_SB_LUT4_O_I2[3]
.sym 104773 soc.cpu.alu_out_SB_LUT4_O_10_I2_SB_LUT4_O_I3[1]
.sym 104774 soc.cpu.alu_out_SB_LUT4_O_18_I2_SB_LUT4_O_I3[1]
.sym 104775 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_26_I1_SB_LUT4_O_I2[3]
.sym 104776 soc.cpu.instr_sra_SB_LUT4_I0_O[0]
.sym 104777 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_12_I0[0]
.sym 104778 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_12_I0[1]
.sym 104779 soc.cpu.cpu_state[4]
.sym 104780 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_12_I0[3]
.sym 104781 soc.cpu.alu_out_SB_LUT4_O_29_I1[1]
.sym 104782 soc.cpu.alu_out_SB_LUT4_O_17_I2_SB_LUT4_O_I3[1]
.sym 104783 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_26_I1_SB_LUT4_O_I2[3]
.sym 104784 soc.cpu.instr_sra_SB_LUT4_I0_O[0]
.sym 104793 soc.cpu.alu_out_SB_LUT4_O_12_I2_SB_LUT4_O_I3[1]
.sym 104794 soc.cpu.alu_out_SB_LUT4_O_14_I2_SB_LUT4_O_I3[1]
.sym 104795 soc.cpu.instr_sra_SB_LUT4_I0_O[0]
.sym 104796 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_26_I1_SB_LUT4_O_I2[3]
.sym 104797 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_11_I0[0]
.sym 104798 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_11_I0[1]
.sym 104799 soc.cpu.cpu_state[4]
.sym 104800 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_11_I0[3]
.sym 104801 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_6_I0[0]
.sym 104802 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_6_I0[1]
.sym 104803 soc.cpu.cpu_state[4]
.sym 104804 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_6_I0[3]
.sym 104805 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_13_I0[0]
.sym 104806 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_13_I0[1]
.sym 104807 soc.cpu.cpu_state[4]
.sym 104808 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_13_I0[3]
.sym 104809 soc.cpu.alu_out_SB_LUT4_O_14_I2_SB_LUT4_O_I3[1]
.sym 104810 soc.cpu.alu_out_SB_LUT4_O_16_I2_SB_LUT4_O_I3[1]
.sym 104811 soc.cpu.instr_sra_SB_LUT4_I0_O[0]
.sym 104812 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_26_I1_SB_LUT4_O_I2[3]
.sym 104815 soc.cpu.pcpi_rs1[12]
.sym 104816 soc.cpu.mem_la_wdata_SB_LUT4_O_3_I3[1]
.sym 104817 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I2_SB_LUT4_O_I2[0]
.sym 104818 soc.cpu.alu_out_SB_LUT4_O_29_I1[1]
.sym 104819 soc.cpu.instr_sra_SB_LUT4_I0_O[0]
.sym 104820 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_26_I1_SB_LUT4_O_I2[3]
.sym 104821 soc.cpu.alu_out_SB_LUT4_O_19_I2[1]
.sym 104822 soc.cpu.alu_out_SB_LUT4_O_4_I2[1]
.sym 104823 soc.cpu.alu_out_SB_LUT4_O_7_I2[1]
.sym 104824 soc.cpu.alu_out_SB_LUT4_O_I1[3]
.sym 104825 soc.cpu.pcpi_rs1[20]
.sym 104826 soc.cpu.pcpi_rs1[12]
.sym 104827 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_26_I1_SB_LUT4_O_I2[3]
.sym 104828 soc.cpu.instr_sra_SB_LUT4_I0_O[0]
.sym 104829 soc.cpu.pcpi_rs1[27]
.sym 104830 soc.cpu.alu_out_SB_LUT4_O_12_I2_SB_LUT4_O_I3[1]
.sym 104831 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_26_I1_SB_LUT4_O_I2[3]
.sym 104832 soc.cpu.instr_sra_SB_LUT4_I0_O[0]
.sym 104833 soc.cpu.alu_out_SB_LUT4_O_10_I2_SB_LUT4_O_I3[0]
.sym 104834 soc.cpu.alu_out_SB_LUT4_O_I1[3]
.sym 104835 soc.cpu.alu_out_SB_LUT4_O_I2[2]
.sym 104836 soc.cpu.alu_out_SB_LUT4_O_I2[3]
.sym 104839 soc.cpu.pcpi_rs1[31]
.sym 104840 soc.cpu.pcpi_rs2[31]
.sym 104841 soc.cpu.instr_or_SB_LUT4_I2_O[3]
.sym 104842 soc.cpu.instr_or_SB_LUT4_I2_O[2]
.sym 104843 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I2_SB_LUT4_O_I2[0]
.sym 104844 soc.cpu.pcpi_rs2[24]
.sym 104845 soc.cpu.alu_out_SB_LUT4_O_10_I2_SB_LUT4_O_I3[0]
.sym 104846 soc.cpu.alu_out_SB_LUT4_O_7_I2[1]
.sym 104847 soc.cpu.alu_out_SB_LUT4_O_7_I2[2]
.sym 104848 soc.cpu.alu_out_SB_LUT4_O_7_I2[3]
.sym 104851 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I2_SB_LUT4_O_I2[0]
.sym 104852 soc.cpu.pcpi_rs2[24]
.sym 104853 soc.cpu.instr_or_SB_LUT4_I2_O[3]
.sym 104854 soc.cpu.instr_or_SB_LUT4_I2_O[2]
.sym 104855 soc.cpu.pcpi_rs1[31]
.sym 104856 soc.cpu.pcpi_rs2[31]
.sym 104857 soc.cpu.instr_or_SB_LUT4_I2_O[3]
.sym 104858 soc.cpu.instr_or_SB_LUT4_I2_O[2]
.sym 104859 soc.cpu.pcpi_rs1[12]
.sym 104860 soc.cpu.mem_la_wdata_SB_LUT4_O_3_I3[1]
.sym 104861 soc.cpu.alu_out_SB_LUT4_O_10_I2_SB_LUT4_O_I3[0]
.sym 104862 soc.cpu.alu_out_SB_LUT4_O_19_I2[1]
.sym 104863 soc.cpu.alu_out_SB_LUT4_O_19_I2[2]
.sym 104864 soc.cpu.alu_out_SB_LUT4_O_19_I2[3]
.sym 104865 soc.cpu.irq_mask[2]
.sym 104866 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O[1]
.sym 104867 soc.cpu.irq_pending[2]
.sym 104868 UART_RX_SB_LUT4_I1_I0[3]
.sym 104871 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3[0]
.sym 104872 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 104874 soc.cpu.alu_out_SB_LUT4_O_15_I1[0]
.sym 104875 soc.cpu.alu_out_SB_LUT4_O_15_I1[1]
.sym 104876 soc.cpu.alu_out_SB_LUT4_O_15_I1[2]
.sym 104877 soc.cpu.cpu_state[4]
.sym 104878 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_11_I0_SB_LUT4_O_2_I1[1]
.sym 104879 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_11_I0_SB_LUT4_O_2_I1[2]
.sym 104880 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D[0]
.sym 104882 soc.cpu.alu_out_SB_LUT4_O_10_I2_SB_LUT4_O_I3[0]
.sym 104883 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I1_SB_LUT4_O_1_I2[1]
.sym 104884 soc.cpu.pcpi_rs2[16]
.sym 104885 soc.cpu.instr_or_SB_LUT4_I2_O[3]
.sym 104886 soc.cpu.instr_or_SB_LUT4_I2_O[2]
.sym 104887 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I1_SB_LUT4_O_1_I2[1]
.sym 104888 soc.cpu.pcpi_rs2[16]
.sym 104891 soc.cpu.alu_out_SB_LUT4_O_14_I2[0]
.sym 104892 soc.cpu.alu_out_SB_LUT4_O_14_I2[1]
.sym 104893 soc.cpu.cpu_state[4]
.sym 104894 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_13_I0_SB_LUT4_O_2_I1[1]
.sym 104895 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_13_I0_SB_LUT4_O_2_I1[2]
.sym 104896 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D[0]
.sym 104897 soc.cpu.cpu_state[0]
.sym 104898 UART_RX_SB_LUT4_I1_I0[3]
.sym 104899 soc.cpu.cpu_state_SB_DFF_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_1_I3[1]
.sym 104900 soc.cpu.cpu_state_SB_DFF_Q_6_D_SB_LUT4_O_I3[3]
.sym 104901 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[0]
.sym 104902 soc.cpu.instr_sw_SB_LUT4_I1_I3[0]
.sym 104903 soc.cpu.instr_retirq
.sym 104904 soc.cpu.is_sll_srl_sra_SB_LUT4_I1_O_SB_LUT4_I1_I0_SB_LUT4_I2_O[2]
.sym 104905 soc.cpu.irq_mask[1]
.sym 104906 soc.cpu.irq_active
.sym 104907 soc.cpu.is_sll_srl_sra_SB_LUT4_I1_O[0]
.sym 104908 soc.cpu.is_sll_srl_sra_SB_LUT4_I1_O_SB_LUT4_I1_I0_SB_LUT4_I2_O[2]
.sym 104910 soc.cpu.irq_active
.sym 104911 soc.cpu.irq_delay
.sym 104912 soc.cpu.cpu_state_SB_DFF_Q_4_D[0]
.sym 104914 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I1_1_O[0]
.sym 104915 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I1_1_O[1]
.sym 104916 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I1_1_O[2]
.sym 104919 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I1_1_O[0]
.sym 104920 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I1_1_O[1]
.sym 104922 soc.cpu.mem_do_rinst_SB_LUT4_I2_O[0]
.sym 104923 soc.cpu.mem_do_rinst_SB_LUT4_I2_O[1]
.sym 104924 soc.cpu.mem_do_rinst_SB_LUT4_I2_O[2]
.sym 104926 soc.cpu.cpu_state[3]
.sym 104927 soc.cpu.cpu_state[0]
.sym 104928 soc.cpu.instr_sll_SB_LUT4_I1_O_SB_LUT4_O_I2[2]
.sym 104929 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_11_I1_SB_LUT4_O_1_I2[1]
.sym 104930 soc.cpu.alu_out_SB_LUT4_O_14_I2_SB_LUT4_O_I3[1]
.sym 104931 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_26_I1_SB_LUT4_O_I2[3]
.sym 104932 soc.cpu.instr_sra_SB_LUT4_I0_O[0]
.sym 104933 soc.cpu.cpu_state_SB_DFF_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_1_I3[1]
.sym 104934 soc.cpu.decoder_trigger_SB_LUT4_I2_O[0]
.sym 104935 soc.cpu.decoder_trigger_SB_LUT4_I2_O[1]
.sym 104936 soc.cpu.decoder_trigger_SB_LUT4_I2_O[2]
.sym 104938 soc.cpu.cpu_state[2]
.sym 104939 soc.cpu.cpu_state[4]
.sym 104940 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D[0]
.sym 104941 soc.cpu.alu_out_SB_LUT4_O_10_I2_SB_LUT4_O_I3[1]
.sym 104942 soc.cpu.alu_out_SB_LUT4_O_12_I2_SB_LUT4_O_I3[1]
.sym 104943 soc.cpu.instr_sra_SB_LUT4_I0_O[0]
.sym 104944 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_26_I1_SB_LUT4_O_I2[3]
.sym 104946 soc.cpu.instr_sh_SB_LUT4_I1_1_O[0]
.sym 104947 soc.cpu.instr_sll_SB_LUT4_I1_O_SB_LUT4_I0_O[1]
.sym 104948 UART_RX_SB_LUT4_I1_I0[3]
.sym 104950 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[1]
.sym 104951 soc.cpu.cpu_state_SB_DFF_Q_4_D[0]
.sym 104952 soc.cpu.cpu_state[1]
.sym 104953 soc.cpu.irq_active
.sym 104957 soc.cpu.pcpi_rs1[31]
.sym 104958 soc.cpu.pcpi_rs1[29]
.sym 104959 soc.cpu.instr_sra_SB_LUT4_I0_O[0]
.sym 104960 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_26_I1_SB_LUT4_O_I2[3]
.sym 104961 soc.cpu.instr_srl_SB_LUT4_I1_1_O[1]
.sym 104962 soc.cpu.cpu_state[2]
.sym 104963 soc.cpu.mem_do_wdata_SB_DFFESS_Q_S_SB_LUT4_O_I2[2]
.sym 104964 UART_RX_SB_LUT4_I1_I0[3]
.sym 104965 soc.cpu.cpu_state[4]
.sym 104966 soc.cpu.instr_sll_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_I3_1_O[1]
.sym 104967 soc.cpu.is_sll_srl_sra_SB_LUT4_I1_O_SB_LUT4_I1_O[2]
.sym 104968 soc.cpu.cpu_state[2]
.sym 104969 soc.cpu.decoder_trigger_SB_LUT4_I2_O[0]
.sym 104970 soc.cpu.decoder_trigger_SB_LUT4_I2_O[1]
.sym 104971 soc.cpu.decoder_trigger_SB_LUT4_I2_O[2]
.sym 104972 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I2[0]
.sym 104975 soc.cpu.cpu_state[1]
.sym 104976 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_10_I2_SB_LUT4_O_I2[1]
.sym 104977 UART_RX_SB_LUT4_I1_I0[3]
.sym 104978 soc.cpu.is_sll_srl_sra_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I2_O[0]
.sym 104979 soc.cpu.is_slli_srli_srai
.sym 104980 soc.cpu.is_sll_srl_sra_SB_LUT4_I1_O_SB_LUT4_I1_I0_SB_LUT4_I2_O[2]
.sym 104983 soc.cpu.instr_jalr
.sym 104984 soc.cpu.instr_retirq
.sym 104986 soc.cpu.cpu_state[0]
.sym 104987 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 104988 soc.cpu.instr_sll_SB_LUT4_I1_O_SB_LUT4_O_I2[2]
.sym 104989 soc.cpu.instr_sh_SB_LUT4_I1_1_O[0]
.sym 104990 soc.cpu.cpu_state[5]
.sym 104991 soc.cpu.instr_sll_SB_LUT4_I1_O_SB_LUT4_O_I2[2]
.sym 104992 UART_RX_SB_LUT4_I1_I0[3]
.sym 104995 soc.cpu.mem_do_rinst
.sym 104996 soc.cpu.cpu_state_SB_DFF_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_1_I3[2]
.sym 104997 soc.cpu.cpu_state[4]
.sym 104998 soc.cpu.do_waitirq_SB_LUT4_I0_O[1]
.sym 104999 soc.cpu.cpu_state[2]
.sym 105000 soc.cpu.cpu_state_SB_DFF_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_1_I3[2]
.sym 105001 soc.cpu.mem_do_rinst_SB_LUT4_I2_O[2]
.sym 105002 soc.cpu.mem_do_rinst_SB_LUT4_I2_O[1]
.sym 105003 soc.cpu.cpu_state_SB_DFF_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I2[1]
.sym 105004 UART_RX_SB_LUT4_I1_I0[3]
.sym 105006 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I1[0]
.sym 105007 soc.cpu.cpu_state[4]
.sym 105008 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I1[2]
.sym 105011 soc.cpu.cpu_state_SB_DFF_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_1_I3[0]
.sym 105012 UART_RX_SB_LUT4_I1_I0[3]
.sym 105013 soc.cpu.pcpi_rs1[30]
.sym 105014 soc.cpu.pcpi_rs1[27]
.sym 105015 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_26_I1_SB_LUT4_O_I2[3]
.sym 105016 soc.cpu.instr_sra_SB_LUT4_I0_O[0]
.sym 105019 soc.cpu.cpu_state_SB_DFF_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I2[1]
.sym 105020 soc.cpu.cpu_state[5]
.sym 105021 soc.cpu.cpu_state_SB_DFF_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_1_I3[0]
.sym 105022 soc.cpu.cpu_state_SB_DFF_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_1_I3[1]
.sym 105023 soc.cpu.cpu_state_SB_DFF_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_1_I3[2]
.sym 105024 soc.cpu.cpu_state_SB_DFF_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_1_I3[3]
.sym 105027 soc.cpu.cpu_state_SB_DFF_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_1_I3[2]
.sym 105028 soc.cpu.cpu_state_SB_DFF_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_1_I3[0]
.sym 105029 soc.cpu.cpu_state_SB_DFF_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_1_I3[1]
.sym 105030 soc.cpu.is_sll_srl_sra_SB_LUT4_I2_I1[1]
.sym 105031 soc.cpu.is_sll_srl_sra
.sym 105032 soc.cpu.is_sll_srl_sra_SB_LUT4_I2_I1[3]
.sym 105035 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I0_O[3]
.sym 105036 soc.cpu.cpu_state[5]
.sym 105037 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I2[0]
.sym 105038 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I1[0]
.sym 105039 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I2[2]
.sym 105040 soc.cpu.cpu_state_SB_DFF_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_1_I3[1]
.sym 105041 soc.cpu.cpu_state_SB_DFF_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I2[1]
.sym 105042 soc.cpu.cpu_state[0]
.sym 105043 soc.cpu.mem_do_wdata_SB_DFFESS_Q_S_SB_LUT4_O_I2[2]
.sym 105044 soc.cpu.instr_lbu_SB_LUT4_I2_O_SB_LUT4_O_I2[1]
.sym 105045 soc.cpu.is_sll_srl_sra_SB_LUT4_I2_I1[3]
.sym 105046 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 105047 soc.cpu.cpu_state_SB_DFF_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I2[0]
.sym 105048 soc.cpu.instr_sll_SB_LUT4_I1_O[0]
.sym 105050 soc.cpu.cpu_state_SB_DFF_Q_1_D_SB_LUT4_O_I3[0]
.sym 105051 soc.cpu.cpu_state[5]
.sym 105052 soc.cpu.cpu_state_SB_DFF_Q_1_D_SB_LUT4_O_I3[2]
.sym 105055 soc.cpu.cpu_state_SB_DFF_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_1_I3[0]
.sym 105056 soc.cpu.cpu_state_SB_DFF_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_1_I3[2]
.sym 105058 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 105059 UART_RX_SB_LUT4_I1_I0[3]
.sym 105060 soc.cpu.cpu_state[3]
.sym 105061 $PACKER_GND_NET
.sym 105067 soc.cpu.instr_lw_SB_LUT4_I1_1_O[2]
.sym 105068 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I2[0]
.sym 105069 soc.cpu.is_sll_srl_sra_SB_LUT4_I1_O[0]
.sym 105070 soc.cpu.is_sll_srl_sra_SB_LUT4_I1_O[1]
.sym 105071 soc.cpu.instr_srl_SB_LUT4_I1_1_O[1]
.sym 105072 UART_RX_SB_LUT4_I1_I0[3]
.sym 105073 soc.cpu.is_lb_lh_lw_lbu_lhu
.sym 105074 soc.cpu.is_sll_srl_sra
.sym 105075 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 105076 soc.cpu.is_slli_srli_srai
.sym 105078 soc.cpu.cpu_state_SB_DFF_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I2[1]
.sym 105079 soc.cpu.instr_lbu_SB_LUT4_I2_O_SB_LUT4_O_I2[1]
.sym 105080 soc.cpu.cpu_state[5]
.sym 105083 soc.cpu.instr_sh_SB_LUT4_I1_1_O[0]
.sym 105084 UART_RX_SB_LUT4_I1_I0[3]
.sym 105086 soc.cpu.resetn_SB_LUT4_O_I1[0]
.sym 105087 reset_cnt[0]
.sym 105088 reset_cnt[1]
.sym 105090 soc.cpu.resetn_SB_LUT4_I3_O
.sym 105091 reset_cnt[0]
.sym 105095 reset_cnt[1]
.sym 105096 reset_cnt_SB_DFF_Q_D_SB_LUT4_O_I3[1]
.sym 105099 reset_cnt[2]
.sym 105100 reset_cnt_SB_DFF_Q_D_SB_LUT4_O_I3[2]
.sym 105103 reset_cnt[3]
.sym 105104 reset_cnt_SB_DFF_Q_D_SB_LUT4_O_I3[3]
.sym 105107 reset_cnt[4]
.sym 105108 reset_cnt_SB_DFF_Q_D_SB_LUT4_O_I3[4]
.sym 105111 reset_cnt[5]
.sym 105112 reset_cnt_SB_DFF_Q_D_SB_LUT4_O_I3[5]
.sym 105113 soc.cpu.cpu_state_SB_DFF_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I2[1]
.sym 105114 soc.cpu.instr_sll_SB_LUT4_I1_O_SB_LUT4_I0_O[1]
.sym 105115 UART_RX_SB_LUT4_I1_I0[3]
.sym 105116 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I0_O[3]
.sym 105117 reset_cnt[2]
.sym 105118 reset_cnt[3]
.sym 105119 reset_cnt[4]
.sym 105120 reset_cnt[5]
.sym 105124 display.second_timer_state_SB_LUT4_O_12_I3
.sym 105128 display.second_timer_state_SB_LUT4_O_14_I3
.sym 105132 display.second_timer_state_SB_LUT4_O_13_I3
.sym 105133 display.second_timer_state_SB_DFFSR_Q_D[0]
.sym 105134 display.second_timer_state_SB_LUT4_O_14_I3
.sym 105135 display.second_timer_state_SB_LUT4_O_13_I3
.sym 105136 display.second_timer_state_SB_LUT4_O_12_I3
.sym 105140 display.second_timer_state_SB_DFFSR_Q_D[0]
.sym 105143 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 105144 soc.cpu.cpu_state[3]
.sym 105146 display.second_timer_state_SB_LUT4_O_9_I3_SB_LUT4_I2_O[0]
.sym 105147 display.second_timer_state_SB_LUT4_O_9_I3_SB_LUT4_I2_O[1]
.sym 105148 display.second_timer_state_SB_LUT4_O_9_I3_SB_LUT4_I2_O[2]
.sym 105149 display.second_timer_state[0]
.sym 105153 display.second_timer_state_SB_LUT4_O_7_I3
.sym 105154 display.second_timer_state_SB_LUT4_O_6_I3
.sym 105155 display.second_timer_state_SB_LUT4_O_5_I3
.sym 105156 display.second_timer_state_SB_LUT4_O_4_I3
.sym 105161 display.second_timer_state[14]
.sym 105162 display.second_timer_state[15]
.sym 105163 display.second_timer_state[19]
.sym 105164 display.second_timer_state[22]
.sym 105165 display.second_timer_state_SB_LUT4_O_I3_SB_LUT4_I3_O[0]
.sym 105166 display.second_timer_state_SB_LUT4_O_I3_SB_LUT4_I3_O[1]
.sym 105167 display.second_timer_state_SB_LUT4_O_I3_SB_LUT4_I3_O[2]
.sym 105168 display.second_timer_state_SB_LUT4_O_I3_SB_LUT4_I3_O[3]
.sym 105169 display.second_timer_state[8]
.sym 105170 display.second_timer_state[10]
.sym 105171 display.second_timer_state[13]
.sym 105172 display.second_timer_state_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I3[0]
.sym 105176 display.second_timer_state_SB_LUT4_O_6_I3
.sym 105180 display.second_timer_state_SB_LUT4_O_5_I3
.sym 105184 display.second_timer_state_SB_LUT4_O_7_I3
.sym 105188 display.second_timer_state_SB_LUT4_O_I3
.sym 105189 soc.cpu.instr_slt
.sym 105190 soc.cpu.instr_slti_SB_LUT4_I2_O[2]
.sym 105191 soc.cpu.instr_bge
.sym 105192 soc.cpu.instr_bne
.sym 105193 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 105194 soc.cpu.instr_slt
.sym 105195 soc.cpu.instr_slti_SB_LUT4_I2_O[2]
.sym 105196 soc.cpu.instr_or_SB_LUT4_I3_O[0]
.sym 105197 display.second_timer_state_SB_LUT4_O_3_I3
.sym 105198 display.second_timer_state_SB_LUT4_O_2_I3
.sym 105199 display.second_timer_state_SB_LUT4_O_1_I3
.sym 105200 display.second_timer_state_SB_LUT4_O_I3
.sym 105204 display.second_timer_state_SB_LUT4_O_1_I3
.sym 105208 display.second_timer_state_SB_LUT4_O_4_I3
.sym 105212 display.second_timer_state_SB_LUT4_O_3_I3
.sym 105216 display.second_timer_state_SB_LUT4_O_2_I3
.sym 105221 display.refresh_timer_state[0]
.sym 105222 display.refresh_timer_state[1]
.sym 105223 display.refresh_timer_state[2]
.sym 105224 display.refresh_timer_state[3]
.sym 105227 soc.cpu.decoder_pseudo_trigger_SB_LUT4_I2_O[0]
.sym 105228 UART_RX_SB_LUT4_I1_I0[3]
.sym 105230 soc.cpu.instr_bltu
.sym 105231 soc.cpu.instr_sltiu
.sym 105232 soc.cpu.instr_slti_SB_LUT4_I2_O[2]
.sym 105235 soc.cpu.instr_slti
.sym 105236 soc.cpu.instr_sltiu
.sym 105238 soc.cpu.instr_blt
.sym 105239 soc.cpu.instr_slti
.sym 105240 soc.cpu.instr_slt
.sym 105241 display.refresh_timer_state[4]
.sym 105242 display.refresh_timer_state[5]
.sym 105243 display.refresh_timer_state[6]
.sym 105244 display.refresh_timer_state[7]
.sym 105245 soc.cpu.instr_or_SB_LUT4_I3_O[0]
.sym 105246 soc.cpu.instr_or_SB_LUT4_I3_O[1]
.sym 105247 soc.cpu.instr_or_SB_LUT4_I3_O[2]
.sym 105248 soc.cpu.instr_or_SB_LUT4_I3_O[3]
.sym 105252 display.refresh_timer_state_SB_LUT4_O_2_I3
.sym 105253 soc.cpu.instr_lh_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 105254 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 105255 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[3]
.sym 105256 soc.cpu.instr_lh_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O[2]
.sym 105260 display.refresh_timer_state_SB_LUT4_O_1_I3
.sym 105264 display.refresh_timer_state_SB_LUT4_O_3_I3
.sym 105268 display.refresh_timer_state_SB_LUT4_O_I3
.sym 105269 display.refresh_timer_state[12]
.sym 105270 display.refresh_timer_state[13]
.sym 105271 display.refresh_timer_state[14]
.sym 105272 display.refresh_timer_state[15]
.sym 105273 soc.cpu.instr_lh_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 105274 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 105275 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[3]
.sym 105276 soc.cpu.instr_lh_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O[2]
.sym 105277 display.refresh_timer_state_SB_LUT4_O_3_I3
.sym 105278 display.refresh_timer_state_SB_LUT4_O_2_I3
.sym 105279 display.refresh_timer_state_SB_LUT4_O_1_I3
.sym 105280 display.refresh_timer_state_SB_LUT4_O_I3
.sym 105286 display.refresh_timer_state_SB_LUT4_O_I3_SB_LUT4_I3_O[0]
.sym 105287 display.refresh_timer_state_SB_LUT4_O_I3_SB_LUT4_I3_O[1]
.sym 105288 display.refresh_timer_state_SB_LUT4_O_I3_SB_LUT4_I3_O[2]
.sym 105293 display.refresh_timer_state[20]
.sym 105294 display.refresh_timer_state[21]
.sym 105295 display.refresh_timer_state[22]
.sym 105296 display.refresh_timer_state[23]
.sym 105301 display.refresh_timer_state[16]
.sym 105302 display.refresh_timer_state[17]
.sym 105303 display.refresh_timer_state[18]
.sym 105304 display.refresh_timer_state[19]
.sym 105308 display.refresh_timer_state[0]
.sym 105309 display.refresh_timer_state_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_1_I0[0]
.sym 105310 display.refresh_timer_state_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_1_I0[1]
.sym 105311 display.refresh_timer_state_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_1_I0[2]
.sym 105312 display.refresh_timer_state_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_1_I0[3]
.sym 105314 soc.cpu.reg_sh[0]
.sym 105318 soc.cpu.reg_sh[1]
.sym 105319 $PACKER_VCC_NET
.sym 105322 $PACKER_VCC_NET
.sym 105324 $nextpnr_ICESTORM_LC_40$I3
.sym 105326 soc.cpu.instr_sll_SB_LUT4_I1_O_SB_LUT4_O_2_I3[0]
.sym 105327 $PACKER_VCC_NET
.sym 105330 $PACKER_VCC_NET
.sym 105332 $nextpnr_ICESTORM_LC_41$I3
.sym 105334 soc.cpu.reg_sh[3]
.sym 105335 $PACKER_VCC_NET
.sym 105340 $nextpnr_ICESTORM_LC_42$I3
.sym 105341 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_26_I1_SB_LUT4_O_I2[3]
.sym 105342 soc.cpu.reg_sh[3]
.sym 105343 soc.cpu.reg_sh_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[3]
.sym 105344 soc.cpu.instr_sll_SB_LUT4_I1_O_SB_LUT4_O_2_I3[0]
.sym 105346 soc.cpu.instr_sll_SB_LUT4_I1_O_SB_LUT4_O_2_I3[0]
.sym 105350 soc.cpu.reg_sh[3]
.sym 105351 $PACKER_VCC_NET
.sym 105353 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_26_I1_SB_LUT4_O_I2[3]
.sym 105354 soc.cpu.reg_sh[4]
.sym 105355 soc.cpu.reg_sh_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[4]
.sym 105356 soc.cpu.reg_sh_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 105358 soc.cpu.reg_sh_SB_DFF_Q_1_D_SB_LUT4_O_I1[0]
.sym 105359 soc.cpu.reg_sh_SB_DFF_Q_1_D_SB_LUT4_O_I1[1]
.sym 105360 soc.cpu.cpu_state[4]
.sym 105362 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I1[0]
.sym 105363 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I1[1]
.sym 105364 soc.cpu.cpu_state[4]
.sym 105365 soc.cpu.reg_sh[1]
.sym 105366 soc.cpu.reg_sh[4]
.sym 105367 soc.cpu.reg_sh[0]
.sym 105368 soc.cpu.reg_sh[3]
.sym 105370 soc.cpu.reg_sh_SB_DFF_Q_D_SB_LUT4_O_I1[0]
.sym 105371 soc.cpu.reg_sh_SB_DFF_Q_D_SB_LUT4_O_I1[1]
.sym 105372 soc.cpu.cpu_state[4]
.sym 105373 soc.cpu.instr_sll_SB_LUT4_I1_O_SB_LUT4_O_2_I3[1]
.sym 105374 soc.cpu.instr_sll_SB_LUT4_I1_O_SB_LUT4_O_2_I3[0]
.sym 105375 soc.cpu.instr_sll_SB_LUT4_I1_O_SB_LUT4_O_2_I3[2]
.sym 105376 soc.cpu.reg_sh_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[2]
.sym 105380 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_4_I0_SB_LUT4_O_1_I3[0]
.sym 105384 soc.cpu.pcpi_rs1[3]
.sym 105388 soc.cpu.alu_out_SB_LUT4_O_30_I2_SB_LUT4_O_I3[1]
.sym 105389 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_4_I0_SB_LUT4_O_1_I3[0]
.sym 105390 soc.cpu.pcpi_rs1[4]
.sym 105391 soc.cpu.instr_sra_SB_LUT4_I0_O[0]
.sym 105392 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_26_I1_SB_LUT4_O_I2[3]
.sym 105393 soc.cpu.pcpi_rs1[5]
.sym 105394 soc.cpu.pcpi_rs1[3]
.sym 105395 soc.cpu.instr_sra_SB_LUT4_I0_O[0]
.sym 105396 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_26_I1_SB_LUT4_O_I2[3]
.sym 105397 soc.cpu.pcpi_rs1[8]
.sym 105398 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I0_O[0]
.sym 105399 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_26_I1_SB_LUT4_O_I2[3]
.sym 105400 soc.cpu.instr_sra_SB_LUT4_I0_O[0]
.sym 105404 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I0_O[0]
.sym 105405 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_25_I0[0]
.sym 105406 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_25_I0[1]
.sym 105407 soc.cpu.cpu_state[4]
.sym 105408 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_25_I0[3]
.sym 105412 soc.cpu.pcpi_rs1[12]
.sym 105416 soc.cpu.pcpi_rs1[11]
.sym 105420 soc.cpu.alu_out_SB_LUT4_O_17_I2_SB_LUT4_O_I3[1]
.sym 105424 soc.cpu.alu_out_SB_LUT4_O_21_I2_SB_LUT4_O_I3[1]
.sym 105428 soc.cpu.alu_out_SB_LUT4_O_22_I2_SB_LUT4_O_I3[1]
.sym 105432 soc.cpu.alu_out_SB_LUT4_O_18_I2_SB_LUT4_O_I3[1]
.sym 105436 soc.cpu.alu_out_SB_LUT4_O_16_I2_SB_LUT4_O_I3[1]
.sym 105440 soc.cpu.pcpi_rs1[8]
.sym 105441 soc.cpu.alu_out_SB_LUT4_O_22_I2_SB_LUT4_O_I3[1]
.sym 105442 soc.cpu.alu_out_SB_LUT4_O_30_I2_SB_LUT4_O_I3[1]
.sym 105443 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_26_I1_SB_LUT4_O_I2[3]
.sym 105444 soc.cpu.instr_sra_SB_LUT4_I0_O[0]
.sym 105448 soc.cpu.pcpi_rs1[18]
.sym 105452 soc.cpu.alu_out_SB_LUT4_O_12_I2_SB_LUT4_O_I3[1]
.sym 105456 soc.cpu.pcpi_rs1[20]
.sym 105457 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_24_I0[0]
.sym 105458 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_24_I0[1]
.sym 105459 soc.cpu.cpu_state[4]
.sym 105460 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_24_I0[3]
.sym 105464 soc.cpu.alu_out_SB_LUT4_O_10_I2_SB_LUT4_O_I3[1]
.sym 105465 soc.cpu.alu_out_SB_LUT4_O_17_I2_SB_LUT4_O_I3[1]
.sym 105466 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_4_I0_SB_LUT4_O_1_I3[0]
.sym 105467 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_26_I1_SB_LUT4_O_I2[3]
.sym 105468 soc.cpu.instr_sra_SB_LUT4_I0_O[0]
.sym 105472 soc.cpu.alu_out_SB_LUT4_O_14_I2_SB_LUT4_O_I3[1]
.sym 105473 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_20_I0[0]
.sym 105474 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_20_I0[1]
.sym 105475 soc.cpu.cpu_state[4]
.sym 105476 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_20_I0[3]
.sym 105480 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I1_SB_LUT4_O_1_I2[1]
.sym 105481 soc.cpu.alu_out_SB_LUT4_O_18_I2_SB_LUT4_O_I3[1]
.sym 105482 soc.cpu.pcpi_rs1[5]
.sym 105483 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_26_I1_SB_LUT4_O_I2[3]
.sym 105484 soc.cpu.instr_sra_SB_LUT4_I0_O[0]
.sym 105485 soc.cpu.alu_out_SB_LUT4_O_21_I2_SB_LUT4_O_I3[1]
.sym 105486 soc.cpu.pcpi_rs1[8]
.sym 105487 soc.cpu.instr_sra_SB_LUT4_I0_O[0]
.sym 105488 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_26_I1_SB_LUT4_O_I2[3]
.sym 105489 soc.cpu.alu_out_SB_LUT4_O_10_I2_SB_LUT4_O_I3[0]
.sym 105490 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I0_O[0]
.sym 105491 soc.cpu.alu_out_SB_LUT4_O_26_I1[2]
.sym 105492 soc.cpu.alu_out_SB_LUT4_O_31_I2_SB_LUT4_O_I3[3]
.sym 105493 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_19_I0[0]
.sym 105494 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_19_I0[1]
.sym 105495 soc.cpu.cpu_state[4]
.sym 105496 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_19_I0[3]
.sym 105497 soc.cpu.instr_or_SB_LUT4_I2_O[3]
.sym 105498 soc.cpu.instr_or_SB_LUT4_I2_O[2]
.sym 105499 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I0_O[0]
.sym 105500 soc.cpu.alu_out_SB_LUT4_O_26_I1[2]
.sym 105501 soc.cpu.pcpi_rs1[11]
.sym 105502 soc.cpu.alu_out_SB_LUT4_O_22_I2_SB_LUT4_O_I3[1]
.sym 105503 soc.cpu.instr_sra_SB_LUT4_I0_O[0]
.sym 105504 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_26_I1_SB_LUT4_O_I2[3]
.sym 105505 soc.cpu.alu_out_SB_LUT4_O_10_I2_SB_LUT4_O_I3[0]
.sym 105506 soc.cpu.alu_out_SB_LUT4_O_30_I2_SB_LUT4_O_I3[1]
.sym 105507 soc.cpu.alu_out_SB_LUT4_O_30_I2_SB_LUT4_O_I3[2]
.sym 105508 soc.cpu.alu_out_SB_LUT4_O_30_I2_SB_LUT4_O_I3[3]
.sym 105509 soc.cpu.cpu_state[4]
.sym 105510 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_25_I0_SB_LUT4_O_2_I1[1]
.sym 105511 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_25_I0_SB_LUT4_O_2_I1[2]
.sym 105512 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D[0]
.sym 105513 soc.cpu.instr_or_SB_LUT4_I2_O[3]
.sym 105514 soc.cpu.instr_or_SB_LUT4_I2_O[2]
.sym 105515 soc.cpu.alu_out_SB_LUT4_O_18_I2_SB_LUT4_O_I3[1]
.sym 105516 soc.cpu.alu_out_SB_LUT4_O_18_I2_SB_LUT4_O_I3[2]
.sym 105517 soc.cpu.instr_or_SB_LUT4_I2_O[3]
.sym 105518 soc.cpu.instr_or_SB_LUT4_I2_O[2]
.sym 105519 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_4_I0_SB_LUT4_O_1_I3[0]
.sym 105520 soc.cpu.mem_la_wdata[6]
.sym 105524 soc.cpu.count_cycle[0]
.sym 105525 soc.cpu.alu_out_SB_LUT4_O_10_I2_SB_LUT4_O_I3[0]
.sym 105526 soc.cpu.alu_out_SB_LUT4_O_18_I2_SB_LUT4_O_I3[1]
.sym 105527 soc.cpu.alu_out_SB_LUT4_O_18_I2_SB_LUT4_O_I3[2]
.sym 105528 soc.cpu.alu_out_SB_LUT4_O_18_I2_SB_LUT4_O_I3[3]
.sym 105529 soc.cpu.instr_or_SB_LUT4_I2_O[3]
.sym 105530 soc.cpu.instr_or_SB_LUT4_I2_O[2]
.sym 105531 soc.cpu.alu_out_SB_LUT4_O_30_I2_SB_LUT4_O_I3[1]
.sym 105532 soc.cpu.alu_out_SB_LUT4_O_30_I2_SB_LUT4_O_I3[2]
.sym 105534 soc.cpu.alu_out_SB_LUT4_O_26_I1[2]
.sym 105535 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I0_O[0]
.sym 105538 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I0_O[0]
.sym 105539 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[0]
.sym 105540 $PACKER_VCC_NET
.sym 105541 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[5]
.sym 105542 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[5]
.sym 105543 soc.cpu.instr_sub
.sym 105544 soc.cpu.is_compare_SB_LUT4_I0_O[3]
.sym 105547 soc.cpu.alu_out_SB_LUT4_O_30_I2[0]
.sym 105548 soc.cpu.alu_out_SB_LUT4_O_30_I2[1]
.sym 105550 soc.cpu.alu_out_SB_LUT4_O_10_I2_SB_LUT4_O_I3[0]
.sym 105551 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_4_I0_SB_LUT4_O_1_I3[0]
.sym 105552 soc.cpu.mem_la_wdata[6]
.sym 105554 soc.cpu.alu_out_SB_LUT4_O_25_I1[0]
.sym 105555 soc.cpu.alu_out_SB_LUT4_O_25_I1[1]
.sym 105556 soc.cpu.alu_out_SB_LUT4_O_25_I1[2]
.sym 105557 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[1]
.sym 105558 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[1]
.sym 105559 soc.cpu.instr_sub
.sym 105560 soc.cpu.is_compare_SB_LUT4_I0_O[3]
.sym 105561 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[6]
.sym 105562 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[6]
.sym 105563 soc.cpu.instr_sub
.sym 105564 soc.cpu.is_compare_SB_LUT4_I0_O[3]
.sym 105565 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[0]
.sym 105566 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[0]
.sym 105567 soc.cpu.instr_sub
.sym 105568 soc.cpu.is_compare_SB_LUT4_I0_O[3]
.sym 105569 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[14]
.sym 105570 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[14]
.sym 105571 soc.cpu.instr_sub
.sym 105572 soc.cpu.is_compare_SB_LUT4_I0_O[3]
.sym 105573 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[7]
.sym 105574 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[7]
.sym 105575 soc.cpu.instr_sub
.sym 105576 soc.cpu.is_compare_SB_LUT4_I0_O[3]
.sym 105577 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[11]
.sym 105578 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[11]
.sym 105579 soc.cpu.instr_sub
.sym 105580 soc.cpu.is_compare_SB_LUT4_I0_O[3]
.sym 105581 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[9]
.sym 105582 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[9]
.sym 105583 soc.cpu.instr_sub
.sym 105584 soc.cpu.is_compare_SB_LUT4_I0_O[3]
.sym 105585 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[4]
.sym 105586 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[4]
.sym 105587 soc.cpu.instr_sub
.sym 105588 soc.cpu.is_compare_SB_LUT4_I0_O[3]
.sym 105589 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[15]
.sym 105590 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[15]
.sym 105591 soc.cpu.instr_sub
.sym 105592 soc.cpu.is_compare_SB_LUT4_I0_O[3]
.sym 105593 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[10]
.sym 105594 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[10]
.sym 105595 soc.cpu.instr_sub
.sym 105596 soc.cpu.is_compare_SB_LUT4_I0_O[3]
.sym 105597 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[2]
.sym 105598 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[2]
.sym 105599 soc.cpu.instr_sub
.sym 105600 soc.cpu.is_compare_SB_LUT4_I0_O[3]
.sym 105608 soc.cpu.alu_out_SB_LUT4_O_17_I2_SB_LUT4_O_I3[2]
.sym 105612 soc.cpu.alu_out_SB_LUT4_O_21_I2_SB_LUT4_O_I3[2]
.sym 105613 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[13]
.sym 105614 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[13]
.sym 105615 soc.cpu.instr_sub
.sym 105616 soc.cpu.is_compare_SB_LUT4_I0_O[3]
.sym 105620 soc.cpu.alu_out_SB_LUT4_O_18_I2_SB_LUT4_O_I3[2]
.sym 105624 soc.cpu.mem_la_wdata_SB_LUT4_O_3_I3[1]
.sym 105625 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[8]
.sym 105626 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[8]
.sym 105627 soc.cpu.instr_sub
.sym 105628 soc.cpu.is_compare_SB_LUT4_I0_O[3]
.sym 105631 soc.cpu.alu_out_SB_LUT4_O_18_I2[0]
.sym 105632 soc.cpu.alu_out_SB_LUT4_O_18_I2[1]
.sym 105636 soc.cpu.pcpi_rs2[23]
.sym 105637 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[18]
.sym 105638 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[18]
.sym 105639 soc.cpu.instr_sub
.sym 105640 soc.cpu.is_compare_SB_LUT4_I0_O[3]
.sym 105644 soc.cpu.pcpi_rs2[18]
.sym 105645 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[23]
.sym 105646 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[23]
.sym 105647 soc.cpu.instr_sub
.sym 105648 soc.cpu.is_compare_SB_LUT4_I0_O[3]
.sym 105649 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[20]
.sym 105650 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[20]
.sym 105651 soc.cpu.instr_sub
.sym 105652 soc.cpu.is_compare_SB_LUT4_I0_O[3]
.sym 105656 soc.cpu.pcpi_rs2[20]
.sym 105660 soc.cpu.pcpi_rs1[27]
.sym 105664 soc.cpu.alu_out_SB_LUT4_O_10_I2_SB_LUT4_O_I3[2]
.sym 105668 soc.cpu.pcpi_rs2[29]
.sym 105669 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[29]
.sym 105670 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[29]
.sym 105671 soc.cpu.instr_sub
.sym 105672 soc.cpu.is_compare_SB_LUT4_I0_O[3]
.sym 105676 soc.cpu.alu_out_SB_LUT4_O_14_I2_SB_LUT4_O_I3[2]
.sym 105677 soc.cpu.instr_or_SB_LUT4_I2_O[3]
.sym 105678 soc.cpu.instr_or_SB_LUT4_I2_O[2]
.sym 105679 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_9_I2_SB_LUT4_O_I2[0]
.sym 105680 soc.cpu.pcpi_rs2[28]
.sym 105685 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[25]
.sym 105686 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[25]
.sym 105687 soc.cpu.instr_sub
.sym 105688 soc.cpu.is_compare_SB_LUT4_I0_O[3]
.sym 105689 soc.cpu.alu_out_SB_LUT4_O_10_I2_SB_LUT4_O_I3[0]
.sym 105690 soc.cpu.alu_out_SB_LUT4_O_3_I2[1]
.sym 105691 soc.cpu.alu_out_SB_LUT4_O_3_I2[2]
.sym 105692 soc.cpu.alu_out_SB_LUT4_O_3_I2[3]
.sym 105693 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I0[30]
.sym 105694 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_O_1_I1[30]
.sym 105695 soc.cpu.instr_sub
.sym 105696 soc.cpu.is_compare_SB_LUT4_I0_O[3]
.sym 105697 soc.cpu.alu_out_SB_LUT4_O_10_I2_SB_LUT4_O_I3[0]
.sym 105698 soc.cpu.alu_out_SB_LUT4_O_10_I2_SB_LUT4_O_I3[1]
.sym 105699 soc.cpu.alu_out_SB_LUT4_O_10_I2_SB_LUT4_O_I3[2]
.sym 105700 soc.cpu.alu_out_SB_LUT4_O_10_I2_SB_LUT4_O_I3[3]
.sym 105703 soc.cpu.alu_out_SB_LUT4_O_10_I2[0]
.sym 105704 soc.cpu.alu_out_SB_LUT4_O_10_I2[1]
.sym 105705 soc.cpu.alu_out_SB_LUT4_O_31_I2[0]
.sym 105706 soc.cpu.alu_out_SB_LUT4_O_31_I2[1]
.sym 105707 soc.cpu.alu_out_SB_LUT4_O_31_I2[2]
.sym 105708 soc.cpu.alu_out_SB_LUT4_O_31_I2[3]
.sym 105709 soc.cpu.instr_or_SB_LUT4_I2_O[3]
.sym 105710 soc.cpu.instr_or_SB_LUT4_I2_O[2]
.sym 105711 soc.cpu.alu_out_SB_LUT4_O_10_I2_SB_LUT4_O_I3[1]
.sym 105712 soc.cpu.alu_out_SB_LUT4_O_10_I2_SB_LUT4_O_I3[2]
.sym 105717 soc.cpu.alu_out_SB_LUT4_O_10_I2_SB_LUT4_O_I3[0]
.sym 105718 soc.cpu.alu_out_SB_LUT4_O_4_I2[1]
.sym 105719 soc.cpu.alu_out_SB_LUT4_O_4_I2[2]
.sym 105720 soc.cpu.alu_out_SB_LUT4_O_4_I2[3]
.sym 105721 soc.cpu.alu_out_SB_LUT4_O_31_I2[0]
.sym 105722 soc.cpu.alu_out_SB_LUT4_O_10_I2_SB_LUT4_O_I3[0]
.sym 105723 soc.cpu.instr_or_SB_LUT4_I2_O[2]
.sym 105724 soc.cpu.instr_or_SB_LUT4_I2_O[3]
.sym 105725 soc.cpu.instr_or_SB_LUT4_I2_O[3]
.sym 105726 soc.cpu.instr_or_SB_LUT4_I2_O[2]
.sym 105727 soc.cpu.pcpi_rs1[27]
.sym 105728 soc.cpu.pcpi_rs2[27]
.sym 105733 soc.cpu.pcpi_rs1[23]
.sym 105734 soc.cpu.alu_out_SB_LUT4_O_16_I2_SB_LUT4_O_I3[1]
.sym 105735 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_26_I1_SB_LUT4_O_I2[3]
.sym 105736 soc.cpu.instr_sra_SB_LUT4_I0_O[0]
.sym 105738 soc.cpu.instr_sll_SB_LUT4_I1_O_SB_LUT4_O_2_I3[0]
.sym 105739 soc.cpu.instr_sll_SB_LUT4_I1_O_SB_LUT4_O_2_I3[1]
.sym 105740 soc.cpu.cpu_state[4]
.sym 105742 soc.cpu.instr_sll_SB_LUT4_I1_O_SB_LUT4_O_2_I3[0]
.sym 105743 soc.cpu.cpu_state[4]
.sym 105744 soc.cpu.instr_sll_SB_LUT4_I1_O_SB_LUT4_O_2_I3[1]
.sym 105747 soc.cpu.is_sll_srl_sra_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I2_O[0]
.sym 105748 soc.cpu.reg_sh_SB_DFFE_Q_E[1]
.sym 105749 soc.cpu.pcpi_rs1[20]
.sym 105750 soc.cpu.pcpi_rs1[18]
.sym 105751 soc.cpu.instr_sra_SB_LUT4_I0_O[0]
.sym 105752 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_26_I1_SB_LUT4_O_I2[3]
.sym 105753 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I0_O[3]
.sym 105754 soc.cpu.cpu_state[2]
.sym 105755 soc.cpu.cpu_state[3]
.sym 105756 soc.cpu.cpu_state[4]
.sym 105757 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_10_I0[0]
.sym 105758 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_10_I0[1]
.sym 105759 soc.cpu.cpu_state[4]
.sym 105760 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_10_I0[3]
.sym 105762 soc.cpu.decoded_imm[8]
.sym 105763 soc.cpu.cpuregs.regs.0.0.0_RDATA_7_SB_LUT4_I0_O[1]
.sym 105764 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 105765 soc.cpu.pcpi_rs1[30]
.sym 105766 soc.cpu.alu_out_SB_LUT4_O_29_I1[1]
.sym 105767 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_26_I1_SB_LUT4_O_I2[3]
.sym 105768 soc.cpu.instr_sra_SB_LUT4_I0_O[0]
.sym 105769 soc.cpu.cpuregs.regs.0.0.0_RDATA_4[0]
.sym 105770 soc.cpu.cpuregs.regs.0.0.0_RDATA_4[1]
.sym 105771 soc.cpu.cpuregs.regs.0.0.0_RDATA[2]
.sym 105772 soc.cpu.cpuregs.regs.0.0.0_RDATA[3]
.sym 105773 soc.cpu.cpu_state_SB_DFF_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I2[1]
.sym 105774 soc.cpu.instr_sll_SB_LUT4_I1_O_SB_LUT4_I0_O[1]
.sym 105775 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I0_O[3]
.sym 105776 soc.cpu.instr_sll_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 105779 soc.cpu.pcpi_rs1[27]
.sym 105780 soc.cpu.pcpi_rs2[27]
.sym 105782 soc.cpu.decoded_imm[11]
.sym 105783 soc.cpu.cpuregs.regs.0.0.0_RDATA_4_SB_LUT4_I0_O[1]
.sym 105784 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 105785 soc.cpu.pcpi_rs1[31]
.sym 105786 soc.cpu.pcpi_rs1[23]
.sym 105787 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_26_I1_SB_LUT4_O_I2[3]
.sym 105788 soc.cpu.instr_sra_SB_LUT4_I0_O[0]
.sym 105789 soc.cpu.alu_out_SB_LUT4_O_5_I2_SB_LUT4_O_I3[1]
.sym 105790 soc.cpu.pcpi_rs1[18]
.sym 105791 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_26_I1_SB_LUT4_O_I2[3]
.sym 105792 soc.cpu.instr_sra_SB_LUT4_I0_O[0]
.sym 105795 soc.cpu.latched_store_SB_LUT4_I3_O[0]
.sym 105796 soc.cpu.irq_delay_SB_LUT4_I2_O[2]
.sym 105797 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_9_I2_SB_LUT4_O_I2[0]
.sym 105798 soc.cpu.alu_out_SB_LUT4_O_5_I2_SB_LUT4_O_I3[1]
.sym 105799 soc.cpu.instr_sra_SB_LUT4_I0_O[0]
.sym 105800 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_26_I1_SB_LUT4_O_I2[3]
.sym 105801 soc.cpu.pcpi_rs1[27]
.sym 105802 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_11_I1_SB_LUT4_O_1_I2[1]
.sym 105803 soc.cpu.instr_sra_SB_LUT4_I0_O[0]
.sym 105804 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_26_I1_SB_LUT4_O_I2[3]
.sym 105805 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_3_I0[0]
.sym 105806 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_3_I0[1]
.sym 105807 soc.cpu.cpu_state[4]
.sym 105808 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_3_I0[3]
.sym 105809 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_7_I0[0]
.sym 105810 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_7_I0[1]
.sym 105811 soc.cpu.cpu_state[4]
.sym 105812 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_7_I0[3]
.sym 105813 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I0[0]
.sym 105814 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I0[1]
.sym 105815 soc.cpu.cpu_state[4]
.sym 105816 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I0[3]
.sym 105819 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 105820 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[0]
.sym 105821 soc.cpu.pcpi_rs1[23]
.sym 105822 soc.cpu.alu_out_SB_LUT4_O_10_I2_SB_LUT4_O_I3[1]
.sym 105823 soc.cpu.instr_sra_SB_LUT4_I0_O[0]
.sym 105824 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_26_I1_SB_LUT4_O_I2[3]
.sym 105825 soc.cpu.irq_delay_SB_LUT4_I2_O[2]
.sym 105829 soc.cpu.cpuregs.regs.0.0.0_RDATA_7[0]
.sym 105830 soc.cpu.cpuregs.regs.0.0.0_RDATA_7[1]
.sym 105831 soc.cpu.cpuregs.regs.0.0.0_RDATA[2]
.sym 105832 soc.cpu.cpuregs.regs.0.0.0_RDATA[3]
.sym 105835 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 105836 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[0]
.sym 105837 soc.cpu.cpu_state[4]
.sym 105838 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_7_I0_SB_LUT4_O_2_I1[1]
.sym 105839 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_7_I0_SB_LUT4_O_2_I1[2]
.sym 105840 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D[0]
.sym 105841 soc.cpu.cpu_state[4]
.sym 105842 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_10_I0_SB_LUT4_O_2_I1[1]
.sym 105843 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_10_I0_SB_LUT4_O_2_I1[2]
.sym 105844 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D[0]
.sym 105847 soc.cpu.irq_mask[2]
.sym 105848 soc.cpu.irq_pending[2]
.sym 105849 soc.cpu.cpu_state[4]
.sym 105850 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_12_I0_SB_LUT4_O_2_I1[1]
.sym 105851 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_12_I0_SB_LUT4_O_2_I1[2]
.sym 105852 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D[0]
.sym 105853 soc.cpu.cpu_state[4]
.sym 105854 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_6_I0_SB_LUT4_O_2_I1[1]
.sym 105855 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_6_I0_SB_LUT4_O_2_I1[2]
.sym 105856 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D[0]
.sym 105857 soc.cpu.cpu_state[4]
.sym 105858 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_3_I0_SB_LUT4_O_2_I1[1]
.sym 105859 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_3_I0_SB_LUT4_O_2_I1[2]
.sym 105860 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D[0]
.sym 105863 soc.cpu.decoder_trigger_SB_LUT4_I2_O[1]
.sym 105864 soc.cpu.instr_sll_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_I3_1_O[1]
.sym 105866 soc.cpu.irq_delay_SB_LUT4_I2_O[0]
.sym 105867 soc.cpu.irq_delay_SB_LUT4_I2_O[1]
.sym 105868 soc.cpu.irq_delay_SB_LUT4_I2_O[2]
.sym 105869 soc.cpu.cpu_state[4]
.sym 105870 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I0_SB_LUT4_O_2_I1[1]
.sym 105871 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I0_SB_LUT4_O_2_I1[2]
.sym 105872 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D[0]
.sym 105874 soc.cpu.decoded_imm[13]
.sym 105875 soc.cpu.cpuregs.regs.0.0.0_RDATA_2_SB_LUT4_I0_O[1]
.sym 105876 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 105879 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O[2]
.sym 105880 UART_RX_SB_LUT4_I1_I0[3]
.sym 105881 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_11_I1_SB_LUT4_O_1_I2[1]
.sym 105882 soc.cpu.pcpi_rs1[23]
.sym 105883 soc.cpu.instr_sra_SB_LUT4_I0_O[0]
.sym 105884 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_26_I1_SB_LUT4_O_I2[3]
.sym 105885 soc.cpu.pcpi_rs1[30]
.sym 105886 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_9_I2_SB_LUT4_O_I2[0]
.sym 105887 soc.cpu.instr_sra_SB_LUT4_I0_O[0]
.sym 105888 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_26_I1_SB_LUT4_O_I2[3]
.sym 105889 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_8_I0[0]
.sym 105890 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_8_I0[1]
.sym 105891 soc.cpu.cpu_state[4]
.sym 105892 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_8_I0[3]
.sym 105893 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_9_I0[0]
.sym 105894 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_9_I0[1]
.sym 105895 soc.cpu.cpu_state[4]
.sym 105896 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_9_I0[3]
.sym 105897 soc.cpu.alu_out_SB_LUT4_O_29_I1[1]
.sym 105898 soc.cpu.pcpi_rs1[20]
.sym 105899 soc.cpu.instr_sra_SB_LUT4_I0_O[0]
.sym 105900 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_26_I1_SB_LUT4_O_I2[3]
.sym 105902 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O[0]
.sym 105903 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O[1]
.sym 105904 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O[2]
.sym 105906 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_1_O[0]
.sym 105907 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_1_O[1]
.sym 105908 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_1_O[2]
.sym 105909 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_5_I0[0]
.sym 105910 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_5_I0[1]
.sym 105911 soc.cpu.cpu_state[4]
.sym 105912 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_5_I0[3]
.sym 105913 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I2_SB_LUT4_O_I2[0]
.sym 105914 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I1_SB_LUT4_O_1_I2[1]
.sym 105915 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_26_I1_SB_LUT4_O_I2[3]
.sym 105916 soc.cpu.instr_sra_SB_LUT4_I0_O[0]
.sym 105917 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_9_I2_SB_LUT4_O_I2[0]
.sym 105918 soc.cpu.pcpi_rs1[20]
.sym 105919 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_26_I1_SB_LUT4_O_I2[3]
.sym 105920 soc.cpu.instr_sra_SB_LUT4_I0_O[0]
.sym 105921 soc.cpu.instr_sll_SB_LUT4_I1_O[0]
.sym 105922 soc.cpu.instr_sll_SB_LUT4_I1_O[1]
.sym 105923 soc.cpu.instr_sll_SB_LUT4_I1_O[2]
.sym 105924 soc.cpu.instr_sll_SB_LUT4_I1_O[3]
.sym 105926 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 105927 soc.cpu.alu_out_SB_LUT4_O_31_I2[1]
.sym 105928 soc.cpu.cpu_state[3]
.sym 105929 soc.cpu.instr_sra_SB_LUT4_I0_O[0]
.sym 105930 soc.cpu.alu_out_SB_LUT4_O_5_I2_SB_LUT4_O_I3[1]
.sym 105931 soc.cpu.instr_sra_SB_LUT4_I0_O[2]
.sym 105932 soc.cpu.cpu_state[4]
.sym 105935 soc.cpu.latched_branch_SB_DFFESR_Q_D_SB_LUT4_O_I2[0]
.sym 105936 soc.cpu.latched_branch_SB_DFFESR_Q_D_SB_LUT4_O_I2[1]
.sym 105937 soc.cpu.instr_sra_SB_LUT4_I0_O[0]
.sym 105938 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_11_I1_SB_LUT4_O_1_I2[1]
.sym 105939 soc.cpu.instr_sra_SB_LUT4_I0_O[2]
.sym 105940 soc.cpu.cpu_state[4]
.sym 105941 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I0[0]
.sym 105942 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I0_O[3]
.sym 105943 soc.cpu.cpu_state[2]
.sym 105944 soc.cpu.cpu_state[4]
.sym 105945 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 105946 soc.cpu.instr_jalr
.sym 105947 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I0[0]
.sym 105948 soc.cpu.cpu_state[2]
.sym 105949 soc.cpu.instr_sh_SB_LUT4_I1_O[1]
.sym 105950 soc.cpu.alu_out_SB_LUT4_O_30_I2_SB_LUT4_O_I3[1]
.sym 105951 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I0_O[0]
.sym 105952 soc.cpu.instr_lw_SB_LUT4_I1_O[1]
.sym 105953 soc.cpu.instr_sra
.sym 105954 soc.cpu.instr_srai
.sym 105955 soc.cpu.instr_srl_SB_LUT4_I1_O[0]
.sym 105956 soc.cpu.mem_do_rdata_SB_LUT4_I1_O[3]
.sym 105957 soc.cpu.do_waitirq_SB_LUT4_I1_O[0]
.sym 105963 soc.cpu.do_waitirq_SB_LUT4_I1_O[0]
.sym 105964 soc.cpu.decoder_trigger_SB_LUT4_I2_O[0]
.sym 105965 soc.cpu.cpu_state[3]
.sym 105966 soc.cpu.cpu_state_SB_DFF_Q_4_D[0]
.sym 105967 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[1]
.sym 105968 soc.cpu.latched_branch_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[3]
.sym 105971 soc.cpu.latched_compr_SB_DFFE_Q_E[0]
.sym 105972 soc.cpu.decoder_trigger_SB_LUT4_I2_O[0]
.sym 105975 soc.cpu.decoder_trigger_SB_LUT4_I2_O[0]
.sym 105976 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O[2]
.sym 105979 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O[2]
.sym 105980 soc.cpu.instr_sw_SB_LUT4_I1_I3[0]
.sym 105981 soc.cpu.instr_srl_SB_LUT4_I1_O[0]
.sym 105982 soc.cpu.instr_sll
.sym 105983 soc.cpu.instr_slli
.sym 105984 soc.cpu.instr_sra_SB_LUT4_I0_O[0]
.sym 105987 soc.cpu.instr_sll_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_I3_1_O[1]
.sym 105988 soc.cpu.cpu_state[3]
.sym 105989 soc.cpu.instr_waitirq_SB_LUT4_I2_O[3]
.sym 105990 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[1]
.sym 105991 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O[1]
.sym 105992 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O[2]
.sym 105993 soc.cpu.cpu_state_SB_DFF_Q_4_D[0]
.sym 105994 soc.cpu.latched_branch_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[3]
.sym 105995 soc.cpu.cpu_state[1]
.sym 105996 UART_RX_SB_LUT4_I1_I0[3]
.sym 105998 soc.cpu.do_waitirq
.sym 105999 soc.cpu.cpu_state_SB_DFF_Q_4_D[0]
.sym 106000 soc.cpu.instr_waitirq
.sym 106003 UART_RX_SB_LUT4_I1_I0[3]
.sym 106004 soc.cpu.cpu_state[1]
.sym 106005 soc.cpu.instr_retirq
.sym 106006 UART_RX_SB_LUT4_I1_I0[3]
.sym 106007 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I1[2]
.sym 106008 soc.cpu.cpu_state[2]
.sym 106009 soc.cpu.do_waitirq
.sym 106010 soc.cpu.cpu_state_SB_DFF_Q_4_D[0]
.sym 106011 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[0]
.sym 106012 soc.cpu.do_waitirq_SB_LUT4_I0_I3[3]
.sym 106015 soc.cpu.instr_waitirq
.sym 106016 soc.cpu.cpu_state_SB_DFF_Q_4_D[0]
.sym 106017 soc.cpu.instr_or_SB_LUT4_I2_O[3]
.sym 106018 soc.cpu.instr_or_SB_LUT4_I2_O[2]
.sym 106019 soc.cpu.alu_out_SB_LUT4_O_5_I2_SB_LUT4_O_I3[1]
.sym 106020 soc.cpu.alu_out_SB_LUT4_O_5_I2_SB_LUT4_O_I3[2]
.sym 106021 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D[0]
.sym 106022 soc.cpu.cpu_state[1]
.sym 106023 soc.cpu.instr_lbu_SB_LUT4_I0_O_SB_LUT4_O_1_I2[2]
.sym 106024 UART_RX_SB_LUT4_I1_I0[3]
.sym 106026 soc.cpu.resetn_SB_LUT4_I3_O
.sym 106027 reset_cnt[0]
.sym 106029 soc.cpu.alu_out_SB_LUT4_O_10_I2_SB_LUT4_O_I3[0]
.sym 106030 soc.cpu.alu_out_SB_LUT4_O_5_I2_SB_LUT4_O_I3[1]
.sym 106031 soc.cpu.alu_out_SB_LUT4_O_5_I2_SB_LUT4_O_I3[2]
.sym 106032 soc.cpu.alu_out_SB_LUT4_O_5_I2_SB_LUT4_O_I3[3]
.sym 106035 soc.cpu.alu_out_SB_LUT4_O_5_I2[0]
.sym 106036 soc.cpu.alu_out_SB_LUT4_O_5_I2[1]
.sym 106037 soc.cpu.instr_sh_SB_LUT4_I1_1_O[0]
.sym 106038 soc.cpu.instr_sh_SB_LUT4_I1_1_O[1]
.sym 106039 soc.cpu.cpu_state_SB_DFF_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I2[1]
.sym 106040 soc.cpu.cpu_state[5]
.sym 106041 soc.cpu.instr_sll_SB_LUT4_I1_O_SB_LUT4_I0_O[1]
.sym 106042 soc.cpu.cpu_state_SB_DFF_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I2[1]
.sym 106043 UART_RX_SB_LUT4_I1_I0[3]
.sym 106044 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I0_O[3]
.sym 106047 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I1[2]
.sym 106048 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I3[0]
.sym 106050 soc.cpu.instr_lw_SB_LUT4_I1_O[0]
.sym 106051 flash_io0_oe_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_LUT4_O_I2[0]
.sym 106052 soc.cpu.instr_sb_SB_LUT4_I1_O[2]
.sym 106054 soc.cpu.instr_lhu_SB_LUT4_I2_O[0]
.sym 106055 soc.cpu.instr_lbu_SB_LUT4_I2_O[1]
.sym 106056 soc.cpu.instr_lhu_SB_LUT4_I2_O[2]
.sym 106058 soc.cpu.instr_sw
.sym 106059 soc.cpu.instr_lbu_SB_LUT4_I2_O[1]
.sym 106060 soc.cpu.instr_sw_SB_LUT4_I1_I3[0]
.sym 106062 soc.cpu.instr_lw_SB_LUT4_I1_O[0]
.sym 106063 soc.cpu.instr_sh_SB_LUT4_I1_O[1]
.sym 106064 soc.cpu.instr_sh_SB_LUT4_I1_O[2]
.sym 106066 soc.cpu.instr_lbu_SB_LUT4_I0_O[0]
.sym 106067 soc.cpu.instr_lbu_SB_LUT4_I0_O[1]
.sym 106068 soc.cpu.instr_lbu_SB_LUT4_I0_O[2]
.sym 106070 soc.cpu.instr_lbu_SB_LUT4_I2_O[0]
.sym 106071 soc.cpu.instr_lbu_SB_LUT4_I2_O[1]
.sym 106072 soc.cpu.instr_lbu_SB_LUT4_I2_O[2]
.sym 106074 soc.cpu.instr_lw
.sym 106075 soc.cpu.instr_lw_SB_LUT4_I1_1_O[2]
.sym 106076 soc.cpu.instr_sw_SB_LUT4_I1_O[2]
.sym 106078 soc.cpu.instr_lw_SB_LUT4_I1_O[0]
.sym 106079 soc.cpu.instr_lw_SB_LUT4_I1_O[1]
.sym 106080 soc.cpu.instr_lw_SB_LUT4_I1_O[2]
.sym 106083 soc.cpu.is_alu_reg_reg_SB_LUT4_I3_O[1]
.sym 106084 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 106086 soc.cpu.instr_addi_SB_LUT4_I1_O[0]
.sym 106087 soc.cpu.instr_lhu
.sym 106088 soc.cpu.instr_lw_SB_LUT4_I1_1_O[2]
.sym 106090 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I1[0]
.sym 106091 UART_RX_SB_LUT4_I1_I0[3]
.sym 106092 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I1[2]
.sym 106093 soc.cpu.instr_lbu
.sym 106094 soc.cpu.instr_addi_SB_LUT4_I1_O[1]
.sym 106095 soc.cpu.instr_lw_SB_LUT4_I1_1_O[2]
.sym 106096 soc.cpu.instr_lw_SB_LUT4_I1_1_O[3]
.sym 106098 soc.cpu.instr_lw
.sym 106099 soc.cpu.instr_lhu
.sym 106100 soc.cpu.instr_addi_SB_LUT4_I1_O[0]
.sym 106102 soc.cpu.instr_lhu_SB_LUT4_I2_O[0]
.sym 106103 soc.cpu.instr_lbu_SB_LUT4_I2_O[0]
.sym 106104 soc.cpu.instr_sw
.sym 106105 soc.cpu.instr_lh_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 106106 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 106107 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[3]
.sym 106108 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 106110 soc.cpu.instr_addi_SB_LUT4_I1_O[1]
.sym 106111 soc.cpu.instr_lbu
.sym 106112 soc.cpu.instr_lw_SB_LUT4_I1_1_O[2]
.sym 106113 soc.cpu.instr_xori
.sym 106114 soc.cpu.instr_addi
.sym 106115 soc.cpu.instr_lhu
.sym 106116 soc.cpu.instr_lbu
.sym 106118 soc.cpu.instr_lh_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 106119 soc.cpu.instr_lh_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 106120 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 106122 soc.cpu.instr_lh_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 106123 soc.cpu.instr_lh_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 106124 soc.cpu.is_lb_lh_lw_lbu_lhu
.sym 106127 soc.cpu.instr_lh_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O[1]
.sym 106128 soc.cpu.is_lb_lh_lw_lbu_lhu
.sym 106129 soc.cpu.instr_addi_SB_LUT4_I1_O[0]
.sym 106130 soc.cpu.instr_addi_SB_LUT4_I1_O[1]
.sym 106131 soc.cpu.instr_addi_SB_LUT4_I1_O[2]
.sym 106132 soc.cpu.instr_addi_SB_LUT4_I1_O[3]
.sym 106133 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 106134 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[3]
.sym 106135 soc.cpu.instr_lh_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 106136 soc.cpu.is_lb_lh_lw_lbu_lhu
.sym 106138 soc.cpu.instr_lh_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 106139 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 106140 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[3]
.sym 106141 soc.cpu.instr_lh_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 106142 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 106143 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[3]
.sym 106144 soc.cpu.is_lb_lh_lw_lbu_lhu
.sym 106145 soc.cpu.instr_sra
.sym 106146 soc.cpu.instr_srl
.sym 106147 soc.cpu.instr_srai
.sym 106148 soc.cpu.instr_sh_SB_LUT4_I1_1_O[1]
.sym 106151 soc.cpu.is_alu_reg_reg_SB_LUT4_I3_O[1]
.sym 106152 soc.cpu.instr_lh_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O[2]
.sym 106153 soc.cpu.instr_srai_SB_DFFE_Q_D_SB_LUT4_O_I1[1]
.sym 106154 soc.cpu.is_alu_reg_reg_SB_LUT4_I3_O[1]
.sym 106155 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1[0]
.sym 106156 soc.cpu.is_alu_reg_reg
.sym 106157 soc.cpu.instr_lh_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O[1]
.sym 106158 soc.cpu.instr_srai_SB_DFFE_Q_D_SB_LUT4_O_I1[1]
.sym 106159 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1[0]
.sym 106160 soc.cpu.is_alu_reg_reg
.sym 106163 soc.cpu.instr_lh_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O[1]
.sym 106164 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 106167 soc.cpu.is_alu_reg_reg_SB_LUT4_I3_O[0]
.sym 106168 soc.cpu.instr_lh_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O[1]
.sym 106170 soc.cpu.instr_lh_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 106171 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 106172 soc.cpu.instr_lh_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 106175 soc.cpu.is_alu_reg_reg_SB_LUT4_I3_O[1]
.sym 106176 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 106177 soc.cpu.instr_lh_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 106178 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 106179 soc.cpu.is_alu_reg_reg_SB_LUT4_I3_O[0]
.sym 106180 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[3]
.sym 106182 soc.cpu.instr_lh_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 106183 soc.cpu.instr_lh_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 106184 soc.cpu.is_alu_reg_reg_SB_LUT4_I3_O[0]
.sym 106185 soc.cpu.instr_bgeu
.sym 106186 soc.cpu.instr_waitirq
.sym 106187 soc.cpu.instr_and
.sym 106188 soc.cpu.instr_or
.sym 106189 soc.cpu.instr_beq_SB_LUT4_I2_O[0]
.sym 106190 soc.cpu.instr_beq_SB_LUT4_I2_O[1]
.sym 106191 soc.cpu.instr_beq_SB_LUT4_I2_O[2]
.sym 106192 soc.cpu.instr_beq_SB_LUT4_I2_O[3]
.sym 106193 soc.cpu.instr_lw
.sym 106194 soc.cpu.instr_blt
.sym 106195 soc.cpu.instr_bltu
.sym 106196 soc.cpu.instr_jalr
.sym 106197 soc.cpu.instr_lh_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 106198 soc.cpu.is_alu_reg_reg_SB_LUT4_I3_O[0]
.sym 106199 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 106200 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[3]
.sym 106201 soc.cpu.instr_xor
.sym 106202 soc.cpu.instr_sll
.sym 106203 soc.cpu.instr_sub
.sym 106204 soc.cpu.instr_add
.sym 106207 soc.cpu.is_alu_reg_reg_SB_LUT4_I3_O[0]
.sym 106208 soc.cpu.is_alu_reg_reg_SB_LUT4_I3_O[1]
.sym 106209 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 106210 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[3]
.sym 106211 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 106212 soc.cpu.instr_lh_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 106213 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 106214 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[3]
.sym 106215 soc.cpu.is_alu_reg_reg_SB_LUT4_I3_O[0]
.sym 106216 soc.cpu.instr_lh_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 106217 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 106218 soc.cpu.instr_lh_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 106219 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 106220 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[3]
.sym 106223 soc.cpu.instr_xor
.sym 106224 soc.cpu.instr_xori
.sym 106233 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 106234 soc.cpu.instr_lh_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 106235 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 106236 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[3]
.sym 106237 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 106238 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[3]
.sym 106239 soc.cpu.instr_lh_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 106240 soc.cpu.instr_lh_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O[2]
.sym 106301 soc.memory.rdata_0[10]
.sym 106302 soc.memory.rdata_1[10]
.sym 106303 iomem_addr[16]
.sym 106304 flash_clk_SB_LUT4_I1_I2[3]
.sym 106309 soc.cpu.reg_sh_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 106310 soc.cpu.reg_sh[1]
.sym 106311 soc.cpu.cpu_state[4]
.sym 106312 soc.cpu.reg_sh[0]
.sym 106324 soc.cpu.reg_sh[0]
.sym 106341 soc.cpu.instr_sra_SB_LUT4_I0_O[0]
.sym 106342 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_26_I1_SB_LUT4_O_I2[1]
.sym 106343 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_26_I1_SB_LUT4_O_I2[2]
.sym 106344 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_26_I1_SB_LUT4_O_I2[3]
.sym 106351 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_26_I1_SB_LUT4_O_I2[3]
.sym 106352 soc.cpu.cpu_state[4]
.sym 106354 soc.cpu.reg_sh[0]
.sym 106355 soc.cpu.reg_sh_SB_DFFE_Q_1_D_SB_LUT4_O_I2[1]
.sym 106356 soc.cpu.cpu_state[4]
.sym 106357 soc.cpu.pcpi_rs1[3]
.sym 106358 soc.cpu.alu_out_SB_LUT4_O_30_I2_SB_LUT4_O_I3[1]
.sym 106359 soc.cpu.instr_sra_SB_LUT4_I0_O[0]
.sym 106360 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_26_I1_SB_LUT4_O_I2[3]
.sym 106362 soc.cpu.pcpi_rs1[4]
.sym 106363 soc.cpu.pcpi_rs1[2]
.sym 106364 soc.cpu.instr_sra_SB_LUT4_I0_O[0]
.sym 106365 soc.cpu.pcpi_rs1[2]
.sym 106366 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I0_O[0]
.sym 106367 soc.cpu.instr_sra_SB_LUT4_I0_O[0]
.sym 106368 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_26_I1_SB_LUT4_O_I2[3]
.sym 106369 soc.cpu.pcpi_rs1[8]
.sym 106370 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_4_I0_SB_LUT4_O_1_I3[0]
.sym 106371 soc.cpu.instr_sra_SB_LUT4_I0_O[0]
.sym 106372 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_26_I1_SB_LUT4_O_I2[3]
.sym 106373 soc.cpu.instr_sra_SB_LUT4_I0_O[0]
.sym 106374 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_4_I0_SB_LUT4_O_1_I3[0]
.sym 106375 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_26_I1_SB_LUT4_O_I2[3]
.sym 106376 soc.cpu.cpu_state[4]
.sym 106377 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_26_I1_SB_LUT4_O_I2[1]
.sym 106378 soc.cpu.pcpi_rs1[5]
.sym 106379 soc.cpu.instr_sra_SB_LUT4_I0_O[0]
.sym 106380 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_26_I1_SB_LUT4_O_I2[3]
.sym 106381 soc.cpu.instr_sra_SB_LUT4_I0_O[0]
.sym 106382 soc.cpu.pcpi_rs1[5]
.sym 106383 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_26_I1_SB_LUT4_O_I2[3]
.sym 106384 soc.cpu.cpu_state[4]
.sym 106386 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_28_I1[0]
.sym 106387 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_28_I1[1]
.sym 106388 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_28_I1[2]
.sym 106389 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_22_I0[0]
.sym 106390 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_22_I0[1]
.sym 106391 soc.cpu.cpu_state[4]
.sym 106392 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_22_I0[3]
.sym 106393 soc.cpu.pcpi_rs1[11]
.sym 106394 soc.cpu.pcpi_rs1[3]
.sym 106395 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_26_I1_SB_LUT4_O_I2[3]
.sym 106396 soc.cpu.instr_sra_SB_LUT4_I0_O[0]
.sym 106398 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_27_I1[0]
.sym 106399 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_27_I1[1]
.sym 106400 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_27_I1[2]
.sym 106401 soc.cpu.alu_out_SB_LUT4_O_16_I2_SB_LUT4_O_I3[1]
.sym 106402 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_26_I1_SB_LUT4_O_I2[1]
.sym 106403 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_26_I1_SB_LUT4_O_I2[3]
.sym 106404 soc.cpu.instr_sra_SB_LUT4_I0_O[0]
.sym 106405 soc.cpu.alu_out_SB_LUT4_O_21_I2_SB_LUT4_O_I3[1]
.sym 106406 soc.cpu.pcpi_rs1[2]
.sym 106407 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_26_I1_SB_LUT4_O_I2[3]
.sym 106408 soc.cpu.instr_sra_SB_LUT4_I0_O[0]
.sym 106409 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_18_I0[0]
.sym 106410 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_18_I0[1]
.sym 106411 soc.cpu.cpu_state[4]
.sym 106412 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_18_I0[3]
.sym 106415 soc.cpu.pcpi_rs1[5]
.sym 106416 soc.cpu.mem_la_wdata[5]
.sym 106417 soc.cpu.alu_out_SB_LUT4_O_22_I2_SB_LUT4_O_I3[1]
.sym 106418 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_26_I1_SB_LUT4_O_I2[1]
.sym 106419 soc.cpu.instr_sra_SB_LUT4_I0_O[0]
.sym 106420 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_26_I1_SB_LUT4_O_I2[3]
.sym 106421 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_21_I0[0]
.sym 106422 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_21_I0[1]
.sym 106423 soc.cpu.cpu_state[4]
.sym 106424 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_21_I0[3]
.sym 106425 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_23_I0[0]
.sym 106426 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_23_I0[1]
.sym 106427 soc.cpu.cpu_state[4]
.sym 106428 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_23_I0[3]
.sym 106429 soc.cpu.pcpi_rs1[12]
.sym 106430 soc.cpu.pcpi_rs1[4]
.sym 106431 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_26_I1_SB_LUT4_O_I2[3]
.sym 106432 soc.cpu.instr_sra_SB_LUT4_I0_O[0]
.sym 106434 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_1_I1[0]
.sym 106435 soc.cpu.cpu_state[4]
.sym 106436 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_1_I1[2]
.sym 106437 soc.cpu.pcpi_rs1[18]
.sym 106438 soc.cpu.alu_out_SB_LUT4_O_21_I2_SB_LUT4_O_I3[1]
.sym 106439 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_26_I1_SB_LUT4_O_I2[3]
.sym 106440 soc.cpu.instr_sra_SB_LUT4_I0_O[0]
.sym 106441 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_16_I0[0]
.sym 106442 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_16_I0[1]
.sym 106443 soc.cpu.cpu_state[4]
.sym 106444 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_16_I0[3]
.sym 106445 soc.cpu.alu_out_SB_LUT4_O_26_I1[0]
.sym 106446 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I0_O[0]
.sym 106447 soc.cpu.alu_out_SB_LUT4_O_26_I1[2]
.sym 106448 soc.cpu.alu_out_SB_LUT4_O_26_I1[3]
.sym 106449 soc.cpu.pcpi_rs1[4]
.sym 106450 soc.cpu.alu_out_SB_LUT4_O_30_I2_SB_LUT4_O_I3[1]
.sym 106451 soc.cpu.instr_sra_SB_LUT4_I0_O[0]
.sym 106452 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_26_I1_SB_LUT4_O_I2[3]
.sym 106453 soc.cpu.alu_out_SB_LUT4_O_17_I2_SB_LUT4_O_I3[1]
.sym 106454 soc.cpu.pcpi_rs1[12]
.sym 106455 soc.cpu.instr_sra_SB_LUT4_I0_O[0]
.sym 106456 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_26_I1_SB_LUT4_O_I2[3]
.sym 106457 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_15_I0[0]
.sym 106458 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_15_I0[1]
.sym 106459 soc.cpu.cpu_state[4]
.sym 106460 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_15_I0[3]
.sym 106461 soc.cpu.cpu_state[4]
.sym 106462 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_24_I0_SB_LUT4_O_2_I1[1]
.sym 106463 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_24_I0_SB_LUT4_O_2_I1[2]
.sym 106464 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D[0]
.sym 106466 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_26_I1[0]
.sym 106467 soc.cpu.cpu_state[4]
.sym 106468 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_26_I1[2]
.sym 106469 soc.cpu.cpu_state[4]
.sym 106470 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_26_I1_SB_LUT4_O_1_I1[1]
.sym 106471 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_26_I1_SB_LUT4_O_1_I1[2]
.sym 106472 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D[0]
.sym 106473 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_14_I0[0]
.sym 106474 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_14_I0[1]
.sym 106475 soc.cpu.cpu_state[4]
.sym 106476 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_14_I0[3]
.sym 106477 soc.cpu.alu_out_SB_LUT4_O_12_I2_SB_LUT4_O_I3[1]
.sym 106478 soc.cpu.pcpi_rs1[11]
.sym 106479 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_26_I1_SB_LUT4_O_I2[3]
.sym 106480 soc.cpu.instr_sra_SB_LUT4_I0_O[0]
.sym 106481 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_17_I0[0]
.sym 106482 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_17_I0[1]
.sym 106483 soc.cpu.cpu_state[4]
.sym 106484 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_17_I0[3]
.sym 106485 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I1_SB_LUT4_O_1_I2[1]
.sym 106486 soc.cpu.alu_out_SB_LUT4_O_17_I2_SB_LUT4_O_I3[1]
.sym 106487 soc.cpu.instr_sra_SB_LUT4_I0_O[0]
.sym 106488 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_26_I1_SB_LUT4_O_I2[3]
.sym 106489 soc.cpu.cpu_state[4]
.sym 106490 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_22_I0_SB_LUT4_O_2_I1[1]
.sym 106491 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_22_I0_SB_LUT4_O_2_I1[2]
.sym 106492 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D[0]
.sym 106493 soc.cpu.cpu_state[4]
.sym 106494 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_27_I1_SB_LUT4_O_2_I1[1]
.sym 106495 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_27_I1_SB_LUT4_O_2_I1[2]
.sym 106496 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D[0]
.sym 106497 soc.cpu.alu_out_SB_LUT4_O_10_I2_SB_LUT4_O_I3[0]
.sym 106498 soc.cpu.alu_out_SB_LUT4_O_26_I1[0]
.sym 106499 soc.cpu.alu_out_SB_LUT4_O_26_I2[2]
.sym 106500 soc.cpu.alu_out_SB_LUT4_O_26_I2[3]
.sym 106501 soc.cpu.alu_out_SB_LUT4_O_10_I2_SB_LUT4_O_I3[0]
.sym 106502 soc.cpu.alu_out_SB_LUT4_O_1_I1[0]
.sym 106503 soc.cpu.alu_out_SB_LUT4_O_28_I2[2]
.sym 106504 soc.cpu.alu_out_SB_LUT4_O_28_I2[3]
.sym 106505 soc.cpu.is_slti_blt_slt_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_2_I0[0]
.sym 106506 soc.cpu.is_slti_blt_slt_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_2_I0[1]
.sym 106507 soc.cpu.is_slti_blt_slt_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_2_I0[2]
.sym 106508 soc.cpu.is_slti_blt_slt_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_2_I0[3]
.sym 106509 soc.cpu.instr_or_SB_LUT4_I2_O[3]
.sym 106510 soc.cpu.instr_or_SB_LUT4_I2_O[2]
.sym 106511 soc.cpu.pcpi_rs1[3]
.sym 106512 soc.cpu.mem_la_wdata[3]
.sym 106515 soc.cpu.pcpi_rs1[30]
.sym 106516 soc.cpu.pcpi_rs2[30]
.sym 106519 soc.cpu.pcpi_rs1[20]
.sym 106520 soc.cpu.pcpi_rs2[20]
.sym 106521 soc.cpu.alu_out_SB_LUT4_O_1_I1[0]
.sym 106522 soc.cpu.alu_out_SB_LUT4_O_1_I1[1]
.sym 106523 soc.cpu.alu_out_SB_LUT4_O_1_I1[2]
.sym 106524 soc.cpu.alu_out_SB_LUT4_O_11_I2[1]
.sym 106525 soc.cpu.instr_or_SB_LUT4_I2_O[3]
.sym 106526 soc.cpu.instr_or_SB_LUT4_I2_O[2]
.sym 106527 soc.cpu.pcpi_rs1[5]
.sym 106528 soc.cpu.mem_la_wdata[5]
.sym 106529 soc.cpu.alu_out_SB_LUT4_O_29_I1[0]
.sym 106530 soc.cpu.alu_out_SB_LUT4_O_29_I1[1]
.sym 106531 soc.cpu.alu_out_SB_LUT4_O_29_I1[2]
.sym 106532 soc.cpu.alu_out_SB_LUT4_O_29_I1[3]
.sym 106535 soc.cpu.pcpi_rs1[2]
.sym 106536 soc.cpu.mem_la_wdata[2]
.sym 106537 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I1_SB_LUT4_O_1_I2[1]
.sym 106538 soc.cpu.pcpi_rs2[16]
.sym 106539 soc.cpu.alu_out_SB_LUT4_O_5_I2_SB_LUT4_O_I3[1]
.sym 106540 soc.cpu.alu_out_SB_LUT4_O_5_I2_SB_LUT4_O_I3[2]
.sym 106543 soc.cpu.pcpi_rs1[4]
.sym 106544 soc.cpu.mem_la_wdata[4]
.sym 106545 soc.cpu.instr_or_SB_LUT4_I2_O[3]
.sym 106546 soc.cpu.instr_or_SB_LUT4_I2_O[2]
.sym 106547 soc.cpu.pcpi_rs1[2]
.sym 106548 soc.cpu.mem_la_wdata[2]
.sym 106549 soc.cpu.alu_out_SB_LUT4_O_10_I2_SB_LUT4_O_I3[0]
.sym 106550 soc.cpu.alu_out_SB_LUT4_O_29_I1[0]
.sym 106551 soc.cpu.alu_out_SB_LUT4_O_29_I2[2]
.sym 106552 soc.cpu.alu_out_SB_LUT4_O_29_I2[3]
.sym 106555 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_26_I1_SB_LUT4_O_I2[1]
.sym 106556 soc.cpu.mem_la_wdata[7]
.sym 106557 soc.cpu.is_slti_blt_slt_SB_LUT4_I1_O_SB_LUT4_O_I0[0]
.sym 106558 soc.cpu.is_slti_blt_slt_SB_LUT4_I1_O_SB_LUT4_O_I0[1]
.sym 106559 soc.cpu.is_slti_blt_slt_SB_LUT4_I1_O_SB_LUT4_O_I0[2]
.sym 106560 soc.cpu.is_slti_blt_slt_SB_LUT4_I1_O_SB_LUT4_O_I0[3]
.sym 106561 soc.cpu.alu_out_SB_LUT4_O_30_I2_SB_LUT4_O_I3[1]
.sym 106562 soc.cpu.alu_out_SB_LUT4_O_30_I2_SB_LUT4_O_I3[2]
.sym 106563 soc.cpu.alu_out_SB_LUT4_O_17_I2_SB_LUT4_O_I3[2]
.sym 106564 soc.cpu.alu_out_SB_LUT4_O_17_I2_SB_LUT4_O_I3[1]
.sym 106565 soc.cpu.alu_out_SB_LUT4_O_2_I1[0]
.sym 106566 soc.cpu.alu_out_SB_LUT4_O_10_I2_SB_LUT4_O_I3[1]
.sym 106567 soc.cpu.alu_out_SB_LUT4_O_10_I2_SB_LUT4_O_I3[2]
.sym 106568 soc.cpu.alu_out_SB_LUT4_O_2_I1[3]
.sym 106569 soc.cpu.alu_out_SB_LUT4_O_10_I2_SB_LUT4_O_I3[0]
.sym 106570 soc.cpu.alu_out_SB_LUT4_O_24_I2[1]
.sym 106571 soc.cpu.alu_out_SB_LUT4_O_24_I2[2]
.sym 106572 soc.cpu.alu_out_SB_LUT4_O_24_I2[3]
.sym 106575 soc.cpu.pcpi_rs1[23]
.sym 106576 soc.cpu.pcpi_rs2[23]
.sym 106577 soc.cpu.instr_or_SB_LUT4_I2_O[3]
.sym 106578 soc.cpu.instr_or_SB_LUT4_I2_O[2]
.sym 106579 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_26_I1_SB_LUT4_O_I2[1]
.sym 106580 soc.cpu.mem_la_wdata[7]
.sym 106583 soc.cpu.pcpi_rs1[29]
.sym 106584 soc.cpu.pcpi_rs2[29]
.sym 106585 soc.cpu.alu_out_SB_LUT4_O_22_I2_SB_LUT4_O_I3[1]
.sym 106586 soc.cpu.alu_out_SB_LUT4_O_22_I2_SB_LUT4_O_I3[2]
.sym 106587 soc.cpu.alu_out_SB_LUT4_O_21_I2_SB_LUT4_O_I3[1]
.sym 106588 soc.cpu.alu_out_SB_LUT4_O_21_I2_SB_LUT4_O_I3[2]
.sym 106589 soc.cpu.alu_out_SB_LUT4_O_24_I2[1]
.sym 106590 soc.cpu.alu_out_SB_LUT4_O_8_I1[1]
.sym 106591 soc.cpu.alu_out_SB_LUT4_O_8_I1[2]
.sym 106592 soc.cpu.alu_out_SB_LUT4_O_8_I1[3]
.sym 106593 soc.cpu.cpu_state[4]
.sym 106594 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_21_I0_SB_LUT4_O_2_I1[1]
.sym 106595 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_21_I0_SB_LUT4_O_2_I1[2]
.sym 106596 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D[0]
.sym 106599 soc.cpu.pcpi_rs1[8]
.sym 106600 soc.cpu.mem_la_wdata_SB_LUT4_O_7_I3[1]
.sym 106601 soc.cpu.instr_or_SB_LUT4_I2_O[3]
.sym 106602 soc.cpu.instr_or_SB_LUT4_I2_O[2]
.sym 106603 soc.cpu.pcpi_rs1[18]
.sym 106604 soc.cpu.pcpi_rs2[18]
.sym 106605 soc.cpu.alu_out_SB_LUT4_O_10_I2_SB_LUT4_O_I3[0]
.sym 106606 soc.cpu.alu_out_SB_LUT4_O_11_I2[1]
.sym 106607 soc.cpu.alu_out_SB_LUT4_O_11_I2[2]
.sym 106608 soc.cpu.alu_out_SB_LUT4_O_11_I2[3]
.sym 106609 soc.cpu.instr_or_SB_LUT4_I2_O[3]
.sym 106610 soc.cpu.instr_or_SB_LUT4_I2_O[2]
.sym 106611 soc.cpu.pcpi_rs1[8]
.sym 106612 soc.cpu.mem_la_wdata_SB_LUT4_O_7_I3[1]
.sym 106613 soc.cpu.alu_out_SB_LUT4_O_10_I2_SB_LUT4_O_I3[0]
.sym 106614 soc.cpu.alu_out_SB_LUT4_O_23_I2[1]
.sym 106615 soc.cpu.alu_out_SB_LUT4_O_23_I2[2]
.sym 106616 soc.cpu.alu_out_SB_LUT4_O_23_I2[3]
.sym 106617 soc.cpu.alu_out_SB_LUT4_O_10_I2_SB_LUT4_O_I3[0]
.sym 106618 soc.cpu.alu_out_SB_LUT4_O_13_I2[1]
.sym 106619 soc.cpu.alu_out_SB_LUT4_O_13_I2[2]
.sym 106620 soc.cpu.alu_out_SB_LUT4_O_13_I2[3]
.sym 106621 soc.cpu.instr_or_SB_LUT4_I2_O[3]
.sym 106622 soc.cpu.instr_or_SB_LUT4_I2_O[2]
.sym 106623 soc.cpu.pcpi_rs1[20]
.sym 106624 soc.cpu.pcpi_rs2[20]
.sym 106625 soc.cpu.cpu_state[4]
.sym 106626 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_15_I0_SB_LUT4_O_2_I1[1]
.sym 106627 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_15_I0_SB_LUT4_O_2_I1[2]
.sym 106628 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D[0]
.sym 106629 soc.cpu.alu_out_SB_LUT4_O_23_I2[1]
.sym 106630 soc.cpu.alu_out_SB_LUT4_O_6_I1[1]
.sym 106631 soc.cpu.alu_out_SB_LUT4_O_13_I2[1]
.sym 106632 soc.cpu.alu_out_SB_LUT4_O_3_I2[1]
.sym 106635 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_9_I2_SB_LUT4_O_I2[0]
.sym 106636 soc.cpu.pcpi_rs2[28]
.sym 106637 soc.cpu.alu_out_SB_LUT4_O_10_I2_SB_LUT4_O_I3[0]
.sym 106638 soc.cpu.alu_out_SB_LUT4_O_1_I1[1]
.sym 106639 soc.cpu.alu_out_SB_LUT4_O_1_I2[2]
.sym 106640 soc.cpu.alu_out_SB_LUT4_O_1_I2[3]
.sym 106643 soc.cpu.pcpi_rs1[18]
.sym 106644 soc.cpu.pcpi_rs2[18]
.sym 106645 soc.cpu.instr_or_SB_LUT4_I2_O[3]
.sym 106646 soc.cpu.instr_or_SB_LUT4_I2_O[2]
.sym 106647 soc.cpu.pcpi_rs1[30]
.sym 106648 soc.cpu.pcpi_rs2[30]
.sym 106649 soc.cpu.cpu_state[4]
.sym 106650 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_18_I0_SB_LUT4_O_2_I1[1]
.sym 106651 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_18_I0_SB_LUT4_O_2_I1[2]
.sym 106652 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D[0]
.sym 106653 soc.cpu.alu_out_SB_LUT4_O_10_I2_SB_LUT4_O_I3[0]
.sym 106654 soc.cpu.alu_out_SB_LUT4_O_2_I1[0]
.sym 106655 soc.cpu.alu_out_SB_LUT4_O_2_I2[2]
.sym 106656 soc.cpu.alu_out_SB_LUT4_O_2_I2[3]
.sym 106657 soc.cpu.instr_or_SB_LUT4_I2_O[3]
.sym 106658 soc.cpu.instr_or_SB_LUT4_I2_O[2]
.sym 106659 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_11_I1_SB_LUT4_O_1_I2[1]
.sym 106660 soc.cpu.pcpi_rs2[25]
.sym 106663 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_11_I1_SB_LUT4_O_1_I2[1]
.sym 106664 soc.cpu.pcpi_rs2[25]
.sym 106665 soc.cpu.cpu_state[4]
.sym 106666 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_14_I0_SB_LUT4_O_2_I1[1]
.sym 106667 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_14_I0_SB_LUT4_O_2_I1[2]
.sym 106668 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D[0]
.sym 106669 soc.cpu.cpu_state[4]
.sym 106670 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_28_I1_SB_LUT4_O_2_I1[1]
.sym 106671 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_28_I1_SB_LUT4_O_2_I1[2]
.sym 106672 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D[0]
.sym 106673 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 106674 soc.cpu.reg_pc[1]
.sym 106675 soc.cpu.cpuregs_rs1[1]
.sym 106676 soc.cpu.is_lui_auipc_jal
.sym 106677 soc.cpu.alu_out_SB_LUT4_O_10_I2_SB_LUT4_O_I3[0]
.sym 106678 soc.cpu.alu_out_SB_LUT4_O_6_I1[1]
.sym 106679 soc.cpu.alu_out_SB_LUT4_O_6_I2[2]
.sym 106680 soc.cpu.alu_out_SB_LUT4_O_6_I2[3]
.sym 106681 soc.cpu.cpu_state[4]
.sym 106682 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_16_I0_SB_LUT4_O_2_I1[1]
.sym 106683 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_16_I0_SB_LUT4_O_2_I1[2]
.sym 106684 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D[0]
.sym 106685 soc.cpu.alu_out_SB_LUT4_O_10_I2_SB_LUT4_O_I3[0]
.sym 106686 soc.cpu.alu_out_SB_LUT4_O_8_I1[1]
.sym 106687 soc.cpu.alu_out_SB_LUT4_O_8_I2[2]
.sym 106688 soc.cpu.alu_out_SB_LUT4_O_8_I2[3]
.sym 106690 soc.cpu.decoded_imm[7]
.sym 106691 soc.cpu.cpuregs.regs.0.0.0_RDATA_8_SB_LUT4_I0_O[1]
.sym 106692 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 106693 soc.cpu.cpu_state[4]
.sym 106694 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_17_I0_SB_LUT4_O_2_I1[1]
.sym 106695 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_17_I0_SB_LUT4_O_2_I1[2]
.sym 106696 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D[0]
.sym 106697 soc.cpu.alu_out_q[0]
.sym 106698 soc.cpu.reg_out[0]
.sym 106699 soc.cpu.latched_stalu
.sym 106700 soc.cpu.latched_store_SB_LUT4_I3_O[0]
.sym 106701 soc.cpu.cpu_state[4]
.sym 106702 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_19_I0_SB_LUT4_O_2_I1[1]
.sym 106703 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_19_I0_SB_LUT4_O_2_I1[2]
.sym 106704 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D[0]
.sym 106710 soc.cpu.decoded_imm[5]
.sym 106711 soc.cpu.cpuregs.regs.0.0.0_RDATA_10_SB_LUT4_I1_O[1]
.sym 106712 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 106713 soc.cpu.instr_or_SB_LUT4_I2_O[3]
.sym 106714 soc.cpu.instr_or_SB_LUT4_I2_O[2]
.sym 106715 soc.cpu.pcpi_rs1[23]
.sym 106716 soc.cpu.pcpi_rs2[23]
.sym 106717 soc.cpu.cpu_state[4]
.sym 106718 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_20_I0_SB_LUT4_O_2_I1[1]
.sym 106719 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_20_I0_SB_LUT4_O_2_I1[2]
.sym 106720 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D[0]
.sym 106722 soc.cpu.decoded_imm[0]
.sym 106723 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I0_O[0]
.sym 106726 soc.cpu.decoded_imm[1]
.sym 106727 soc.cpu.alu_out_SB_LUT4_O_30_I2_SB_LUT4_O_I3[1]
.sym 106728 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3[1]
.sym 106730 soc.cpu.decoded_imm[2]
.sym 106731 soc.cpu.pcpi_rs1[2]
.sym 106732 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2]
.sym 106734 soc.cpu.decoded_imm[3]
.sym 106735 soc.cpu.pcpi_rs1[3]
.sym 106736 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3[3]
.sym 106738 soc.cpu.decoded_imm[4]
.sym 106739 soc.cpu.pcpi_rs1[4]
.sym 106740 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3[4]
.sym 106742 soc.cpu.decoded_imm[5]
.sym 106743 soc.cpu.pcpi_rs1[5]
.sym 106744 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3[5]
.sym 106746 soc.cpu.decoded_imm[6]
.sym 106747 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_4_I0_SB_LUT4_O_1_I3[0]
.sym 106748 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3[6]
.sym 106750 soc.cpu.decoded_imm[7]
.sym 106751 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_26_I1_SB_LUT4_O_I2[1]
.sym 106752 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3[7]
.sym 106754 soc.cpu.decoded_imm[8]
.sym 106755 soc.cpu.pcpi_rs1[8]
.sym 106756 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3[8]
.sym 106758 soc.cpu.decoded_imm[9]
.sym 106759 soc.cpu.alu_out_SB_LUT4_O_22_I2_SB_LUT4_O_I3[1]
.sym 106760 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3[9]
.sym 106762 soc.cpu.decoded_imm[10]
.sym 106763 soc.cpu.alu_out_SB_LUT4_O_21_I2_SB_LUT4_O_I3[1]
.sym 106764 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3[10]
.sym 106766 soc.cpu.decoded_imm[11]
.sym 106767 soc.cpu.pcpi_rs1[11]
.sym 106768 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3[11]
.sym 106770 soc.cpu.decoded_imm[12]
.sym 106771 soc.cpu.pcpi_rs1[12]
.sym 106772 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3[12]
.sym 106774 soc.cpu.decoded_imm[13]
.sym 106775 soc.cpu.alu_out_SB_LUT4_O_18_I2_SB_LUT4_O_I3[1]
.sym 106776 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3[13]
.sym 106778 soc.cpu.decoded_imm[14]
.sym 106779 soc.cpu.alu_out_SB_LUT4_O_17_I2_SB_LUT4_O_I3[1]
.sym 106780 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3[14]
.sym 106782 soc.cpu.decoded_imm[15]
.sym 106783 soc.cpu.alu_out_SB_LUT4_O_16_I2_SB_LUT4_O_I3[1]
.sym 106784 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3[15]
.sym 106786 soc.cpu.decoded_imm[16]
.sym 106787 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I1_SB_LUT4_O_1_I2[1]
.sym 106788 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3[16]
.sym 106790 soc.cpu.decoded_imm[17]
.sym 106791 soc.cpu.alu_out_SB_LUT4_O_14_I2_SB_LUT4_O_I3[1]
.sym 106792 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3[17]
.sym 106794 soc.cpu.decoded_imm[18]
.sym 106795 soc.cpu.pcpi_rs1[18]
.sym 106796 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3[18]
.sym 106798 soc.cpu.decoded_imm[19]
.sym 106799 soc.cpu.alu_out_SB_LUT4_O_12_I2_SB_LUT4_O_I3[1]
.sym 106800 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3[19]
.sym 106802 soc.cpu.decoded_imm[20]
.sym 106803 soc.cpu.pcpi_rs1[20]
.sym 106804 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3[20]
.sym 106806 soc.cpu.decoded_imm[21]
.sym 106807 soc.cpu.alu_out_SB_LUT4_O_10_I2_SB_LUT4_O_I3[1]
.sym 106808 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3[21]
.sym 106810 soc.cpu.decoded_imm[22]
.sym 106811 soc.cpu.alu_out_SB_LUT4_O_29_I1[1]
.sym 106812 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3[22]
.sym 106814 soc.cpu.decoded_imm[23]
.sym 106815 soc.cpu.pcpi_rs1[23]
.sym 106816 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3[23]
.sym 106818 soc.cpu.decoded_imm[24]
.sym 106819 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I2_SB_LUT4_O_I2[0]
.sym 106820 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3[24]
.sym 106822 soc.cpu.decoded_imm[25]
.sym 106823 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_11_I1_SB_LUT4_O_1_I2[1]
.sym 106824 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3[25]
.sym 106826 soc.cpu.decoded_imm[26]
.sym 106827 soc.cpu.alu_out_SB_LUT4_O_5_I2_SB_LUT4_O_I3[1]
.sym 106828 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3[26]
.sym 106830 soc.cpu.decoded_imm[27]
.sym 106831 soc.cpu.pcpi_rs1[27]
.sym 106832 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3[27]
.sym 106834 soc.cpu.decoded_imm[28]
.sym 106835 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_9_I2_SB_LUT4_O_I2[0]
.sym 106836 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3[28]
.sym 106838 soc.cpu.decoded_imm[29]
.sym 106839 soc.cpu.pcpi_rs1[29]
.sym 106840 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3[29]
.sym 106842 soc.cpu.decoded_imm[30]
.sym 106843 soc.cpu.pcpi_rs1[30]
.sym 106844 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3[30]
.sym 106846 soc.cpu.decoded_imm[31]
.sym 106847 soc.cpu.pcpi_rs1[31]
.sym 106848 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3[31]
.sym 106851 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[1]
.sym 106852 soc.cpu.latched_store
.sym 106853 soc.cpu.cpu_state[4]
.sym 106854 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_1_O_SB_LUT4_O_1_I1[1]
.sym 106855 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_1_O_SB_LUT4_O_1_I1[2]
.sym 106856 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D[0]
.sym 106859 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[1]
.sym 106860 soc.cpu.latched_store
.sym 106861 soc.cpu.cpu_state[3]
.sym 106862 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O[1]
.sym 106863 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O[2]
.sym 106864 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O[3]
.sym 106865 soc.cpu.cpu_state[4]
.sym 106866 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I1[1]
.sym 106867 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I1[2]
.sym 106868 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D[0]
.sym 106869 soc.cpu.cpu_state[4]
.sym 106870 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_8_I0_SB_LUT4_O_2_I1[1]
.sym 106871 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_8_I0_SB_LUT4_O_2_I1[2]
.sym 106872 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D[0]
.sym 106873 soc.cpu.cpu_state[4]
.sym 106874 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_5_I0_SB_LUT4_O_2_I1[1]
.sym 106875 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_5_I0_SB_LUT4_O_2_I1[2]
.sym 106876 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D[0]
.sym 106877 soc.cpu.cpu_state[4]
.sym 106878 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_9_I0_SB_LUT4_O_2_I1[1]
.sym 106879 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_9_I0_SB_LUT4_O_2_I1[2]
.sym 106880 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D[0]
.sym 106881 soc.cpu.instr_sra_SB_LUT4_I0_O[0]
.sym 106882 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I2_SB_LUT4_O_I2[0]
.sym 106883 soc.cpu.instr_sra_SB_LUT4_I0_O[2]
.sym 106884 soc.cpu.cpu_state[4]
.sym 106885 soc.cpu.pcpi_rs1[29]
.sym 106886 soc.cpu.alu_out_SB_LUT4_O_10_I2_SB_LUT4_O_I3[1]
.sym 106887 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_26_I1_SB_LUT4_O_I2[3]
.sym 106888 soc.cpu.instr_sra_SB_LUT4_I0_O[0]
.sym 106889 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_4_I0[0]
.sym 106890 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_4_I0[1]
.sym 106891 soc.cpu.cpu_state[4]
.sym 106892 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_4_I0[3]
.sym 106893 soc.cpu.pcpi_rs1[29]
.sym 106894 soc.cpu.pcpi_rs1[27]
.sym 106895 soc.cpu.instr_sra_SB_LUT4_I0_O[0]
.sym 106896 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_26_I1_SB_LUT4_O_I2[3]
.sym 106898 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_2_O[0]
.sym 106899 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_2_O[1]
.sym 106900 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_2_O[2]
.sym 106901 soc.cpu.cpu_state[4]
.sym 106902 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_2_O_SB_LUT4_O_1_I1[1]
.sym 106903 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_2_O_SB_LUT4_O_1_I1[2]
.sym 106904 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D[0]
.sym 106905 soc.cpu.alu_out_SB_LUT4_O_5_I2_SB_LUT4_O_I3[1]
.sym 106906 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I2_SB_LUT4_O_I2[0]
.sym 106907 soc.cpu.instr_sra_SB_LUT4_I0_O[0]
.sym 106908 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_26_I1_SB_LUT4_O_I2[3]
.sym 106909 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 106910 soc.cpu.reg_pc[18]
.sym 106911 soc.cpu.cpuregs_rs1[18]
.sym 106912 soc.cpu.is_lui_auipc_jal
.sym 106913 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 106914 soc.cpu.reg_pc[23]
.sym 106915 soc.cpu.cpuregs_rs1[23]
.sym 106916 soc.cpu.is_lui_auipc_jal
.sym 106917 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 106918 soc.cpu.reg_pc[26]
.sym 106919 soc.cpu.cpuregs_rs1[26]
.sym 106920 soc.cpu.is_lui_auipc_jal
.sym 106921 soc.cpu.cpu_state[4]
.sym 106922 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_1_I1[1]
.sym 106923 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_1_I1[2]
.sym 106924 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D[0]
.sym 106925 soc.cpu.cpu_state[4]
.sym 106926 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_4_I0_SB_LUT4_O_2_I1[1]
.sym 106927 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_4_I0_SB_LUT4_O_2_I1[2]
.sym 106928 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D[0]
.sym 106929 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 106930 soc.cpu.reg_pc[25]
.sym 106931 soc.cpu.cpuregs_rs1[25]
.sym 106932 soc.cpu.is_lui_auipc_jal
.sym 106933 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 106934 soc.cpu.reg_pc[24]
.sym 106935 soc.cpu.cpuregs_rs1[24]
.sym 106936 soc.cpu.is_lui_auipc_jal
.sym 106937 soc.cpu.instr_sra
.sym 106938 soc.cpu.instr_srai
.sym 106939 soc.cpu.pcpi_rs1[31]
.sym 106940 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_26_I1_SB_LUT4_O_I2[3]
.sym 106941 soc.cpu.compressed_instr
.sym 106946 soc.cpu.decoded_imm[21]
.sym 106947 soc.cpu.cpuregs.regs.1.0.0_RDATA_10_SB_LUT4_I0_O[1]
.sym 106948 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 106950 soc.cpu.decoded_imm[20]
.sym 106951 soc.cpu.cpuregs.regs.1.0.0_RDATA_11_SB_LUT4_I0_O[1]
.sym 106952 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 106955 soc.cpu.instr_sw_SB_LUT4_I1_I3[0]
.sym 106956 soc.cpu.instr_sw_SB_LUT4_I1_I3[1]
.sym 106957 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 106958 soc.cpu.reg_pc[30]
.sym 106959 soc.cpu.cpuregs_rs1[30]
.sym 106960 soc.cpu.is_lui_auipc_jal
.sym 106962 soc.cpu.decoded_imm[18]
.sym 106963 soc.cpu.cpuregs.regs.1.0.0_RDATA_13_SB_LUT4_I0_O[1]
.sym 106964 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 106966 soc.cpu.decoded_imm[29]
.sym 106967 soc.cpu.is_jalr_addi_slti_sltiu_xori_ori_andi_SB_LUT4_I3_O[1]
.sym 106968 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 106970 soc.cpu.decoded_imm[25]
.sym 106971 soc.cpu.cpuregs.regs.1.0.0_RDATA_6_SB_LUT4_I0_O[1]
.sym 106972 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 106973 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 106974 soc.cpu.reg_pc[16]
.sym 106975 soc.cpu.cpuregs_rs1[16]
.sym 106976 soc.cpu.is_lui_auipc_jal
.sym 106978 soc.cpu.decoded_imm[30]
.sym 106979 soc.cpu.cpuregs.regs.1.0.0_RDATA_1_SB_LUT4_I0_O[1]
.sym 106980 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 106982 soc.cpu.decoded_imm[23]
.sym 106983 soc.cpu.reg_op2_SB_DFFE_Q_8_D_SB_LUT4_O_I2[1]
.sym 106984 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 106986 soc.cpu.decoded_imm[16]
.sym 106987 soc.cpu.cpuregs.regs.1.0.0_RDATA_15_SB_LUT4_I0_O[1]
.sym 106988 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 106990 soc.cpu.decoded_imm[27]
.sym 106991 soc.cpu.cpuregs.regs.1.0.0_RDATA_4_SB_LUT4_I0_O[1]
.sym 106992 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 106994 soc.cpu.decoded_imm[24]
.sym 106995 soc.cpu.cpuregs.regs.1.0.0_RDATA_7_SB_LUT4_I0_O[1]
.sym 106996 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 106998 soc.cpu.decoded_imm[26]
.sym 106999 soc.cpu.reg_op2_SB_DFFE_Q_5_D_SB_LUT4_O_I2[1]
.sym 107000 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 107002 soc.cpu.decoded_imm[28]
.sym 107003 soc.cpu.cpuregs.regs.1.0.0_RDATA_3_SB_LUT4_I0_O[1]
.sym 107004 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 107006 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I0_O[3]
.sym 107007 soc.cpu.instr_sll_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_I3_1_O[1]
.sym 107008 soc.cpu.instr_lbu_SB_LUT4_I0_O_SB_LUT4_O_1_I2[2]
.sym 107016 UART_RX_SB_LUT4_I1_I0[3]
.sym 107022 soc.cpu.decoded_imm[31]
.sym 107023 soc.cpu.cpuregs.regs.1.0.0_RDATA_SB_LUT4_I0_O[1]
.sym 107024 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 107034 soc.cpu.decoded_imm[22]
.sym 107035 soc.cpu.cpuregs.regs.1.0.0_RDATA_9_SB_LUT4_I0_O[1]
.sym 107036 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 107041 soc.cpu.cpuregs.regs.1.0.0_RDATA_2[0]
.sym 107042 soc.cpu.cpuregs.regs.1.0.0_RDATA_2[1]
.sym 107043 soc.cpu.cpuregs.regs.0.0.0_RDATA[2]
.sym 107044 soc.cpu.cpuregs.regs.0.0.0_RDATA[3]
.sym 107045 soc.cpu.cpuregs.regs.1.0.0_RDATA_10[0]
.sym 107046 soc.cpu.cpuregs.regs.1.0.0_RDATA_10[1]
.sym 107047 soc.cpu.cpuregs.regs.0.0.0_RDATA[2]
.sym 107048 soc.cpu.cpuregs.regs.0.0.0_RDATA[3]
.sym 107049 soc.cpu.cpuregs.regs.1.0.0_RDATA_7[0]
.sym 107050 soc.cpu.cpuregs.regs.1.0.0_RDATA_7[1]
.sym 107051 soc.cpu.cpuregs.regs.0.0.0_RDATA[2]
.sym 107052 soc.cpu.cpuregs.regs.0.0.0_RDATA[3]
.sym 107053 soc.cpu.cpuregs.regs.1.0.0_RDATA_15[0]
.sym 107054 soc.cpu.cpuregs.regs.1.0.0_RDATA_15[1]
.sym 107055 soc.cpu.cpuregs.regs.0.0.0_RDATA[2]
.sym 107056 soc.cpu.cpuregs.regs.0.0.0_RDATA[3]
.sym 107057 soc.cpu.cpuregs.regs.1.0.0_RDATA_4[0]
.sym 107058 soc.cpu.cpuregs.regs.1.0.0_RDATA_4[1]
.sym 107059 soc.cpu.cpuregs.regs.0.0.0_RDATA[2]
.sym 107060 soc.cpu.cpuregs.regs.0.0.0_RDATA[3]
.sym 107061 soc.cpu.cpuregs.regs.1.0.0_RDATA_8[0]
.sym 107062 soc.cpu.cpuregs.regs.1.0.0_RDATA_8[1]
.sym 107063 soc.cpu.cpuregs.regs.0.0.0_RDATA[2]
.sym 107064 soc.cpu.cpuregs.regs.0.0.0_RDATA[3]
.sym 107065 soc.cpu.cpu_state[3]
.sym 107069 soc.cpu.cpuregs.regs.1.0.0_RDATA_6[0]
.sym 107070 soc.cpu.cpuregs.regs.1.0.0_RDATA_6[1]
.sym 107071 soc.cpu.cpuregs.regs.0.0.0_RDATA[2]
.sym 107072 soc.cpu.cpuregs.regs.0.0.0_RDATA[3]
.sym 107075 soc.cpu.instr_lh_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 107076 soc.cpu.instr_lh_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 107079 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[3]
.sym 107080 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 107083 soc.cpu.is_alu_reg_reg_SB_LUT4_I3_O[1]
.sym 107084 soc.cpu.is_lb_lh_lw_lbu_lhu
.sym 107085 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1[0]
.sym 107086 soc.cpu.instr_lh_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 107087 soc.cpu.instr_srai_SB_DFFE_Q_D_SB_LUT4_O_I1[1]
.sym 107088 soc.cpu.instr_lh_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 107091 soc.cpu.is_sll_srl_sra_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 107092 soc.cpu.is_alu_reg_reg
.sym 107093 soc.cpu.instr_lh_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O[1]
.sym 107094 soc.cpu.instr_srai_SB_DFFE_Q_D_SB_LUT4_O_I1[1]
.sym 107095 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1[0]
.sym 107096 soc.cpu.instr_lh_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O[2]
.sym 107103 soc.cpu.is_sll_srl_sra_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 107104 soc.cpu.instr_lh_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O[2]
.sym 107111 soc.cpu.instr_lh_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O[0]
.sym 107112 soc.cpu.is_alu_reg_reg
.sym 107114 soc.cpu.instr_lh_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O[0]
.sym 107115 soc.cpu.instr_lh_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O[1]
.sym 107116 soc.cpu.instr_lh_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O[2]
.sym 107121 soc.cpu.instr_lh_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 107122 soc.cpu.instr_lh_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 107123 soc.cpu.instr_lh_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O[0]
.sym 107124 soc.cpu.instr_lh_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O[2]
.sym 107127 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1[0]
.sym 107128 soc.cpu.instr_srai_SB_DFFE_Q_D_SB_LUT4_O_I1[1]
.sym 107129 soc.cpu.instr_sra
.sym 107130 soc.cpu.instr_srl
.sym 107131 soc.cpu.instr_srai
.sym 107132 soc.cpu.instr_srli
.sym 107139 soc.cpu.instr_and
.sym 107140 soc.cpu.instr_andi
.sym 107143 soc.cpu.instr_or
.sym 107144 soc.cpu.instr_ori
.sym 107149 soc.cpu.cpuregs_rs1[18]
.sym 107153 soc.cpu.cpuregs_rs1[26]
.sym 107157 soc.cpu.instr_srl_SB_LUT4_I1_1_O[0]
.sym 107158 soc.cpu.instr_srl_SB_LUT4_I1_1_O[1]
.sym 107159 soc.cpu.instr_srl_SB_LUT4_I1_1_O[2]
.sym 107160 soc.cpu.instr_srl_SB_LUT4_I1_1_O[3]
.sym 107161 soc.cpu.instr_srli
.sym 107162 soc.cpu.instr_slli
.sym 107163 soc.cpu.instr_andi
.sym 107164 soc.cpu.instr_ori
.sym 107165 soc.cpu.cpuregs_rs1[24]
.sym 107169 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 107170 soc.cpu.instr_lh_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 107171 soc.cpu.is_alu_reg_reg_SB_LUT4_I3_O[0]
.sym 107172 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[3]
.sym 107177 soc.cpu.is_alu_reg_reg_SB_LUT4_I3_O[0]
.sym 107178 soc.cpu.instr_lh_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 107179 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 107180 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[3]
.sym 107185 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 107186 soc.cpu.instr_lh_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 107187 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[3]
.sym 107188 soc.cpu.instr_lh_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O[2]
.sym 107191 soc.cpu.is_lui_auipc_jal
.sym 107192 soc.cpu.is_jalr_addi_slti_sltiu_xori_ori_andi
.sym 107197 soc.cpu.instr_lh_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 107198 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 107199 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[3]
.sym 107200 soc.cpu.instr_lh_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O[2]
.sym 107210 soc.cpu.instr_lh_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 107211 soc.cpu.instr_lh_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O[2]
.sym 107212 soc.cpu.instr_jalr
.sym 107297 soc.cpu.mem_la_wdata[5]
.sym 107301 soc.cpu.mem_la_wdata[4]
.sym 107305 soc.cpu.mem_la_wdata_SB_LUT4_O_4_I3[1]
.sym 107306 soc.cpu.instr_sh_SB_LUT4_I1_O[1]
.sym 107307 flash_io0_oe_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_LUT4_O_I2[0]
.sym 107308 soc.cpu.mem_la_wdata[3]
.sym 107309 soc.cpu.mem_la_wdata[2]
.sym 107313 flash_io0_oe_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_LUT4_O_I2[0]
.sym 107314 soc.cpu.instr_sh_SB_LUT4_I1_O[1]
.sym 107315 soc.cpu.pcpi_rs2[27]
.sym 107316 soc.cpu.mem_la_wdata_SB_LUT4_O_4_I3[2]
.sym 107317 soc.cpu.mem_la_wdata[3]
.sym 107326 flash_io0_oe_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_LUT4_O_I2[0]
.sym 107327 soc.cpu.mem_la_wdata_SB_LUT4_O_4_I3[1]
.sym 107328 soc.cpu.mem_la_wdata_SB_LUT4_O_4_I3[2]
.sym 107329 soc.cpu.alu_out_SB_LUT4_O_21_I2_SB_LUT4_O_I3[2]
.sym 107330 soc.cpu.instr_sh_SB_LUT4_I1_O[1]
.sym 107331 flash_io0_oe_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_LUT4_O_I2[0]
.sym 107332 soc.cpu.mem_la_wdata[2]
.sym 107333 flash_io0_oe_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_LUT4_O_I2[0]
.sym 107334 soc.cpu.instr_sh_SB_LUT4_I1_O[1]
.sym 107335 soc.cpu.pcpi_rs2[28]
.sym 107336 soc.cpu.mem_la_wdata_SB_LUT4_O_3_I3[2]
.sym 107338 flash_io0_oe_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_LUT4_O_I2[0]
.sym 107339 soc.cpu.alu_out_SB_LUT4_O_21_I2_SB_LUT4_O_I3[2]
.sym 107340 soc.cpu.mem_la_wdata_SB_LUT4_O_5_I3[2]
.sym 107341 flash_io0_oe_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_LUT4_O_I2[0]
.sym 107342 soc.cpu.instr_sh_SB_LUT4_I1_O[1]
.sym 107343 soc.cpu.alu_out_SB_LUT4_O_5_I2_SB_LUT4_O_I3[2]
.sym 107344 soc.cpu.mem_la_wdata_SB_LUT4_O_5_I3[2]
.sym 107345 soc.cpu.alu_out_SB_LUT4_O_18_I2_SB_LUT4_O_I3[2]
.sym 107346 soc.cpu.instr_sh_SB_LUT4_I1_O[1]
.sym 107347 flash_io0_oe_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_LUT4_O_I2[0]
.sym 107348 soc.cpu.mem_la_wdata[5]
.sym 107350 flash_io0_oe_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_LUT4_O_I2[0]
.sym 107351 soc.cpu.alu_out_SB_LUT4_O_18_I2_SB_LUT4_O_I3[2]
.sym 107352 soc.cpu.mem_la_wdata_SB_LUT4_O_2_I3[2]
.sym 107353 soc.cpu.mem_la_wdata_SB_LUT4_O_3_I3[1]
.sym 107354 soc.cpu.instr_sh_SB_LUT4_I1_O[1]
.sym 107355 flash_io0_oe_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_LUT4_O_I2[0]
.sym 107356 soc.cpu.mem_la_wdata[4]
.sym 107358 flash_io0_oe_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_LUT4_O_I2[0]
.sym 107359 soc.cpu.mem_la_wdata_SB_LUT4_O_3_I3[1]
.sym 107360 soc.cpu.mem_la_wdata_SB_LUT4_O_3_I3[2]
.sym 107361 soc.cpu.pcpi_rs1[12]
.sym 107362 soc.cpu.alu_out_SB_LUT4_O_21_I2_SB_LUT4_O_I3[1]
.sym 107363 soc.cpu.instr_sra_SB_LUT4_I0_O[0]
.sym 107364 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_26_I1_SB_LUT4_O_I2[3]
.sym 107365 soc.cpu.alu_out_SB_LUT4_O_12_I2_SB_LUT4_O_I3[2]
.sym 107366 soc.cpu.mem_la_wdata[3]
.sym 107367 flash_io0_oe_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_LUT4_O_I2[0]
.sym 107368 soc.cpu.instr_sh_SB_LUT4_I1_O[1]
.sym 107369 soc.cpu.pcpi_rs2[18]
.sym 107370 soc.cpu.mem_la_wdata[2]
.sym 107371 flash_io0_oe_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_LUT4_O_I2[0]
.sym 107372 soc.cpu.instr_sh_SB_LUT4_I1_O[1]
.sym 107373 soc.cpu.alu_out_SB_LUT4_O_10_I2_SB_LUT4_O_I3[2]
.sym 107374 soc.cpu.mem_la_wdata[5]
.sym 107375 flash_io0_oe_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_LUT4_O_I2[0]
.sym 107376 soc.cpu.instr_sh_SB_LUT4_I1_O[1]
.sym 107377 flash_io0_oe_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_LUT4_O_I2[0]
.sym 107378 soc.cpu.instr_sh_SB_LUT4_I1_O[1]
.sym 107379 soc.cpu.pcpi_rs2[29]
.sym 107380 soc.cpu.mem_la_wdata_SB_LUT4_O_2_I3[2]
.sym 107381 soc.cpu.alu_out_SB_LUT4_O_16_I2_SB_LUT4_O_I3[1]
.sym 107382 soc.cpu.alu_out_SB_LUT4_O_18_I2_SB_LUT4_O_I3[1]
.sym 107383 soc.cpu.instr_sra_SB_LUT4_I0_O[0]
.sym 107384 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_26_I1_SB_LUT4_O_I2[3]
.sym 107385 soc.cpu.pcpi_rs2[20]
.sym 107386 soc.cpu.mem_la_wdata[4]
.sym 107387 flash_io0_oe_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_LUT4_O_I2[0]
.sym 107388 soc.cpu.instr_sh_SB_LUT4_I1_O[1]
.sym 107393 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_4_I0_SB_LUT4_O_1_I3[0]
.sym 107394 soc.cpu.mem_la_wdata[6]
.sym 107395 soc.cpu.alu_out_SB_LUT4_O_16_I2_SB_LUT4_O_I3[2]
.sym 107396 soc.cpu.alu_out_SB_LUT4_O_16_I2_SB_LUT4_O_I3[1]
.sym 107397 soc.cpu.cpu_state[4]
.sym 107398 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_23_I0_SB_LUT4_O_2_I1[1]
.sym 107399 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_23_I0_SB_LUT4_O_2_I1[2]
.sym 107400 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D[0]
.sym 107402 soc.cpu.decoded_imm[0]
.sym 107403 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I0_O[0]
.sym 107407 soc.cpu.pcpi_rs1[11]
.sym 107408 soc.cpu.mem_la_wdata_SB_LUT4_O_4_I3[1]
.sym 107409 soc.cpu.alu_out_SB_LUT4_O_10_I2_SB_LUT4_O_I3[0]
.sym 107410 soc.cpu.alu_out_SB_LUT4_O_21_I2_SB_LUT4_O_I3[1]
.sym 107411 soc.cpu.alu_out_SB_LUT4_O_21_I2_SB_LUT4_O_I3[2]
.sym 107412 soc.cpu.alu_out_SB_LUT4_O_21_I2_SB_LUT4_O_I3[3]
.sym 107413 soc.cpu.cpu_state[4]
.sym 107414 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1[1]
.sym 107415 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1[2]
.sym 107416 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D[0]
.sym 107417 soc.cpu.instr_or_SB_LUT4_I2_O[3]
.sym 107418 soc.cpu.instr_or_SB_LUT4_I2_O[2]
.sym 107419 soc.cpu.alu_out_SB_LUT4_O_21_I2_SB_LUT4_O_I3[1]
.sym 107420 soc.cpu.alu_out_SB_LUT4_O_21_I2_SB_LUT4_O_I3[2]
.sym 107421 soc.cpu.alu_out_SB_LUT4_O_14_I2_SB_LUT4_O_I3[1]
.sym 107422 soc.cpu.alu_out_SB_LUT4_O_22_I2_SB_LUT4_O_I3[1]
.sym 107423 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_26_I1_SB_LUT4_O_I2[3]
.sym 107424 soc.cpu.instr_sra_SB_LUT4_I0_O[0]
.sym 107425 soc.cpu.alu_out_SB_LUT4_O_18_I2_SB_LUT4_O_I3[1]
.sym 107426 soc.cpu.pcpi_rs1[11]
.sym 107427 soc.cpu.instr_sra_SB_LUT4_I0_O[0]
.sym 107428 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_26_I1_SB_LUT4_O_I2[3]
.sym 107429 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 107430 soc.cpu.reg_pc[2]
.sym 107431 soc.cpu.cpuregs_rs1[2]
.sym 107432 soc.cpu.is_lui_auipc_jal
.sym 107433 soc.cpu.cpuregs_rs1[2]
.sym 107437 soc.cpu.alu_out_SB_LUT4_O_10_I2_SB_LUT4_O_I3[0]
.sym 107438 soc.cpu.alu_out_SB_LUT4_O_17_I2_SB_LUT4_O_I3[1]
.sym 107439 soc.cpu.alu_out_SB_LUT4_O_17_I2_SB_LUT4_O_I3[2]
.sym 107440 soc.cpu.alu_out_SB_LUT4_O_17_I2_SB_LUT4_O_I3[3]
.sym 107441 soc.cpu.instr_or_SB_LUT4_I2_O[3]
.sym 107442 soc.cpu.instr_or_SB_LUT4_I2_O[2]
.sym 107443 soc.cpu.alu_out_SB_LUT4_O_17_I2_SB_LUT4_O_I3[1]
.sym 107444 soc.cpu.alu_out_SB_LUT4_O_17_I2_SB_LUT4_O_I3[2]
.sym 107445 soc.cpu.alu_out_SB_LUT4_O_18_I2_SB_LUT4_O_I3[1]
.sym 107446 soc.cpu.alu_out_SB_LUT4_O_18_I2_SB_LUT4_O_I3[2]
.sym 107447 soc.cpu.alu_out_SB_LUT4_O_14_I2_SB_LUT4_O_I3[1]
.sym 107448 soc.cpu.alu_out_SB_LUT4_O_14_I2_SB_LUT4_O_I3[2]
.sym 107449 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I1_SB_LUT4_O_1_I2[1]
.sym 107450 soc.cpu.pcpi_rs1[8]
.sym 107451 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_26_I1_SB_LUT4_O_I2[3]
.sym 107452 soc.cpu.instr_sra_SB_LUT4_I0_O[0]
.sym 107453 soc.cpu.alu_out_SB_LUT4_O_20_I1[0]
.sym 107454 soc.cpu.alu_out_SB_LUT4_O_12_I2_SB_LUT4_O_I3[1]
.sym 107455 soc.cpu.alu_out_SB_LUT4_O_12_I2_SB_LUT4_O_I3[2]
.sym 107456 soc.cpu.alu_out_SB_LUT4_O_20_I1[3]
.sym 107457 soc.cpu.alu_out_SB_LUT4_O_10_I2_SB_LUT4_O_I3[0]
.sym 107458 soc.cpu.alu_out_SB_LUT4_O_16_I2_SB_LUT4_O_I3[1]
.sym 107459 soc.cpu.alu_out_SB_LUT4_O_16_I2_SB_LUT4_O_I3[2]
.sym 107460 soc.cpu.alu_out_SB_LUT4_O_16_I2_SB_LUT4_O_I3[3]
.sym 107461 soc.cpu.instr_or_SB_LUT4_I2_O[3]
.sym 107462 soc.cpu.instr_or_SB_LUT4_I2_O[2]
.sym 107463 soc.cpu.alu_out_SB_LUT4_O_22_I2_SB_LUT4_O_I3[1]
.sym 107464 soc.cpu.alu_out_SB_LUT4_O_22_I2_SB_LUT4_O_I3[2]
.sym 107465 soc.cpu.instr_or_SB_LUT4_I2_O[3]
.sym 107466 soc.cpu.instr_or_SB_LUT4_I2_O[2]
.sym 107467 soc.cpu.pcpi_rs1[11]
.sym 107468 soc.cpu.mem_la_wdata_SB_LUT4_O_4_I3[1]
.sym 107471 soc.cpu.pcpi_rs1[3]
.sym 107472 soc.cpu.mem_la_wdata[3]
.sym 107474 soc.cpu.decoded_imm[0]
.sym 107475 soc.cpu.cpuregs.regs.0.0.0_RDATA_15_SB_LUT4_I0_O[1]
.sym 107476 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 107477 soc.cpu.alu_out_SB_LUT4_O_10_I2_SB_LUT4_O_I3[0]
.sym 107478 soc.cpu.alu_out_SB_LUT4_O_22_I2_SB_LUT4_O_I3[1]
.sym 107479 soc.cpu.alu_out_SB_LUT4_O_22_I2_SB_LUT4_O_I3[2]
.sym 107480 soc.cpu.alu_out_SB_LUT4_O_22_I2_SB_LUT4_O_I3[3]
.sym 107481 soc.cpu.instr_or_SB_LUT4_I2_O[3]
.sym 107482 soc.cpu.instr_or_SB_LUT4_I2_O[2]
.sym 107483 soc.cpu.alu_out_SB_LUT4_O_16_I2_SB_LUT4_O_I3[1]
.sym 107484 soc.cpu.alu_out_SB_LUT4_O_16_I2_SB_LUT4_O_I3[2]
.sym 107486 soc.cpu.decoded_imm[2]
.sym 107487 soc.cpu.cpuregs.regs.0.0.0_RDATA_13_SB_LUT4_I0_O[1]
.sym 107488 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 107489 soc.cpu.instr_or_SB_LUT4_I2_O[3]
.sym 107490 soc.cpu.instr_or_SB_LUT4_I2_O[2]
.sym 107491 soc.cpu.pcpi_rs1[4]
.sym 107492 soc.cpu.mem_la_wdata[4]
.sym 107495 soc.cpu.alu_out_SB_LUT4_O_21_I2[0]
.sym 107496 soc.cpu.alu_out_SB_LUT4_O_21_I2[1]
.sym 107497 soc.cpu.alu_out_SB_LUT4_O_10_I2_SB_LUT4_O_I3[0]
.sym 107498 soc.cpu.alu_out_SB_LUT4_O_1_I1[2]
.sym 107499 soc.cpu.alu_out_SB_LUT4_O_27_I2[2]
.sym 107500 soc.cpu.alu_out_SB_LUT4_O_27_I2[3]
.sym 107503 soc.cpu.alu_out_SB_LUT4_O_22_I2[0]
.sym 107504 soc.cpu.alu_out_SB_LUT4_O_22_I2[1]
.sym 107505 soc.cpu.alu_out_SB_LUT4_O_10_I2_SB_LUT4_O_I3[0]
.sym 107506 soc.cpu.alu_out_SB_LUT4_O_20_I1[0]
.sym 107507 soc.cpu.alu_out_SB_LUT4_O_20_I2[2]
.sym 107508 soc.cpu.alu_out_SB_LUT4_O_20_I2[3]
.sym 107511 soc.cpu.alu_out_SB_LUT4_O_17_I2[0]
.sym 107512 soc.cpu.alu_out_SB_LUT4_O_17_I2[1]
.sym 107514 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I1_O[0]
.sym 107515 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I1_O[1]
.sym 107516 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I1_O[2]
.sym 107519 soc.cpu.alu_out_SB_LUT4_O_16_I2[0]
.sym 107520 soc.cpu.alu_out_SB_LUT4_O_16_I2[1]
.sym 107521 soc.cpu.irq_mask[0]
.sym 107522 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O[1]
.sym 107523 soc.cpu.do_waitirq_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_3_I2[0]
.sym 107524 UART_RX_SB_LUT4_I1_I0[3]
.sym 107534 soc.cpu.cpuregs_raddr2[2]
.sym 107535 soc.cpu.cpuregs.regs.0.0.0_RDATA_13_SB_LUT4_I0_O[1]
.sym 107536 soc.cpu.is_slli_srli_srai
.sym 107537 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_1_I1[0]
.sym 107538 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_1_I1[1]
.sym 107539 soc.cpu.instr_timer_SB_LUT4_I3_O[1]
.sym 107540 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_1_I1[3]
.sym 107542 soc.cpu.cpuregs_raddr2[0]
.sym 107543 soc.cpu.cpuregs.regs.0.0.0_RDATA_15_SB_LUT4_I0_O[1]
.sym 107544 soc.cpu.is_slli_srli_srai
.sym 107550 soc.cpu.decoded_imm[4]
.sym 107551 soc.cpu.cpuregs.regs.0.0.0_RDATA_11_SB_LUT4_I0_O[1]
.sym 107552 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 107554 soc.cpu.decoded_imm[14]
.sym 107555 soc.cpu.cpuregs.regs.0.0.0_RDATA_1_SB_LUT4_I0_O[1]
.sym 107556 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 107558 soc.cpu.cpuregs_raddr2[3]
.sym 107559 soc.cpu.cpuregs.regs.0.0.0_RDATA_12_SB_LUT4_I0_O[1]
.sym 107560 soc.cpu.is_slli_srli_srai
.sym 107561 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2[0]
.sym 107562 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2[1]
.sym 107563 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2[2]
.sym 107564 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2[3]
.sym 107566 soc.cpu.cpuregs_raddr2[1]
.sym 107567 soc.cpu.cpuregs.regs.0.0.0_RDATA_14_SB_LUT4_I0_O[1]
.sym 107568 soc.cpu.is_slli_srli_srai
.sym 107570 soc.cpu.decoded_imm[1]
.sym 107571 soc.cpu.cpuregs.regs.0.0.0_RDATA_14_SB_LUT4_I0_O[1]
.sym 107572 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 107574 soc.cpu.cpuregs_raddr2[4]
.sym 107575 soc.cpu.cpuregs.regs.0.0.0_RDATA_11_SB_LUT4_I0_O[1]
.sym 107576 soc.cpu.is_slli_srli_srai
.sym 107578 soc.cpu.decoded_imm[10]
.sym 107579 soc.cpu.cpuregs.regs.0.0.0_RDATA_5_SB_LUT4_I0_O[1]
.sym 107580 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 107582 soc.cpu.decoded_imm[3]
.sym 107583 soc.cpu.cpuregs.regs.0.0.0_RDATA_12_SB_LUT4_I0_O[1]
.sym 107584 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 107585 soc.cpu.cpuregs.regs.0.0.0_RDATA_11[0]
.sym 107586 soc.cpu.cpuregs.regs.0.0.0_RDATA_11[1]
.sym 107587 soc.cpu.cpuregs.regs.0.0.0_RDATA[2]
.sym 107588 soc.cpu.cpuregs.regs.0.0.0_RDATA[3]
.sym 107589 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 107590 soc.cpu.reg_pc[14]
.sym 107591 soc.cpu.cpuregs_rs1[14]
.sym 107592 soc.cpu.is_lui_auipc_jal
.sym 107593 soc.cpu.instr_timer_SB_LUT4_I3_O[0]
.sym 107594 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[15]
.sym 107595 soc.cpu.cpuregs_rs1[15]
.sym 107596 soc.cpu.instr_timer_SB_LUT4_I3_O[3]
.sym 107597 soc.cpu.instr_or_SB_LUT4_I2_O[3]
.sym 107598 soc.cpu.instr_or_SB_LUT4_I2_O[2]
.sym 107599 soc.cpu.pcpi_rs1[29]
.sym 107600 soc.cpu.pcpi_rs2[29]
.sym 107601 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 107602 soc.cpu.reg_pc[11]
.sym 107603 soc.cpu.cpuregs_rs1[11]
.sym 107604 soc.cpu.is_lui_auipc_jal
.sym 107606 soc.cpu.irq_mask[0]
.sym 107607 soc.cpu.do_waitirq_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_3_I2[0]
.sym 107608 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 107611 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O[1]
.sym 107612 UART_RX_SB_LUT4_I1_I0[3]
.sym 107613 soc.cpu.cpuregs.regs.0.0.0_RDATA_12[0]
.sym 107614 soc.cpu.cpuregs.regs.0.0.0_RDATA_12[1]
.sym 107615 soc.cpu.cpuregs.regs.0.0.0_RDATA[2]
.sym 107616 soc.cpu.cpuregs.regs.0.0.0_RDATA[3]
.sym 107617 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 107618 soc.cpu.reg_pc[15]
.sym 107619 soc.cpu.cpuregs_rs1[15]
.sym 107620 soc.cpu.is_lui_auipc_jal
.sym 107621 soc.cpu.cpuregs.regs.0.0.0_RDATA_14[0]
.sym 107622 soc.cpu.cpuregs.regs.0.0.0_RDATA_14[1]
.sym 107623 soc.cpu.cpuregs.regs.0.0.0_RDATA[2]
.sym 107624 soc.cpu.cpuregs.regs.0.0.0_RDATA[3]
.sym 107625 soc.cpu.cpuregs.regs.0.0.1_RDATA_11[0]
.sym 107626 soc.cpu.cpuregs.regs.0.0.0_RDATA_11[1]
.sym 107627 soc.cpu.cpuregs.regs.0.0.1_RDATA[2]
.sym 107628 soc.cpu.cpuregs.regs.0.0.1_RDATA[3]
.sym 107629 soc.cpu.cpuregs.regs.0.0.0_RDATA_15[0]
.sym 107630 soc.cpu.cpuregs.regs.0.0.0_RDATA_15[1]
.sym 107631 soc.cpu.cpuregs.regs.0.0.0_RDATA[2]
.sym 107632 soc.cpu.cpuregs.regs.0.0.0_RDATA[3]
.sym 107633 soc.cpu.cpuregs.regs.0.0.1_RDATA_15[0]
.sym 107634 soc.cpu.cpuregs.regs.0.0.0_RDATA_15[1]
.sym 107635 soc.cpu.cpuregs.regs.0.0.1_RDATA[2]
.sym 107636 soc.cpu.cpuregs.regs.0.0.1_RDATA[3]
.sym 107637 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 107638 soc.cpu.reg_pc[13]
.sym 107639 soc.cpu.cpuregs_rs1[13]
.sym 107640 soc.cpu.is_lui_auipc_jal
.sym 107641 soc.cpu.cpuregs.regs.0.0.1_RDATA_14[0]
.sym 107642 soc.cpu.cpuregs.regs.0.0.0_RDATA_14[1]
.sym 107643 soc.cpu.cpuregs.regs.0.0.1_RDATA[2]
.sym 107644 soc.cpu.cpuregs.regs.0.0.1_RDATA[3]
.sym 107645 soc.cpu.cpuregs_wrdata[0]
.sym 107649 soc.cpu.instr_timer_SB_LUT4_I3_O[0]
.sym 107650 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[12]
.sym 107651 soc.cpu.cpuregs_rs1[12]
.sym 107652 soc.cpu.instr_timer_SB_LUT4_I3_O[3]
.sym 107653 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 107654 soc.cpu.reg_pc[12]
.sym 107655 soc.cpu.cpuregs_rs1[12]
.sym 107656 soc.cpu.is_lui_auipc_jal
.sym 107657 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[12]
.sym 107658 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[13]
.sym 107659 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[14]
.sym 107660 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[15]
.sym 107661 soc.cpu.reg_next_pc[0]
.sym 107662 soc.cpu.latched_branch_SB_LUT4_I2_I1[3]
.sym 107663 soc.cpu.cpuregs.wdata_SB_LUT4_O_31_I2[2]
.sym 107664 soc.cpu.cpuregs.wdata_SB_LUT4_O_31_I2[3]
.sym 107665 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 107666 soc.cpu.reg_pc[9]
.sym 107667 soc.cpu.cpuregs_rs1[9]
.sym 107668 soc.cpu.is_lui_auipc_jal
.sym 107669 soc.cpu.reg_next_pc[0]
.sym 107670 soc.cpu.latched_compr
.sym 107671 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[0]
.sym 107672 soc.cpu.cpuregs.wdata_SB_LUT4_O_31_I2_SB_LUT4_O_I3[3]
.sym 107673 soc.cpu.cpuregs.regs.0.0.1_RDATA_1[0]
.sym 107674 soc.cpu.cpuregs.regs.0.0.0_RDATA_1[1]
.sym 107675 soc.cpu.cpuregs.regs.0.0.1_RDATA[2]
.sym 107676 soc.cpu.cpuregs.regs.0.0.1_RDATA[3]
.sym 107677 soc.cpu.cpuregs.regs.0.0.0_RDATA_1[0]
.sym 107678 soc.cpu.cpuregs.regs.0.0.0_RDATA_1[1]
.sym 107679 soc.cpu.cpuregs.regs.0.0.0_RDATA[2]
.sym 107680 soc.cpu.cpuregs.regs.0.0.0_RDATA[3]
.sym 107681 soc.cpu.cpuregs.regs.0.0.1_RDATA_4[0]
.sym 107682 soc.cpu.cpuregs.regs.0.0.0_RDATA_4[1]
.sym 107683 soc.cpu.cpuregs.regs.0.0.1_RDATA[2]
.sym 107684 soc.cpu.cpuregs.regs.0.0.1_RDATA[3]
.sym 107686 soc.cpu.decoded_imm[9]
.sym 107687 soc.cpu.cpuregs.regs.0.0.0_RDATA_6_SB_LUT4_I0_O[1]
.sym 107688 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 107690 soc.cpu.decoded_imm[15]
.sym 107691 soc.cpu.cpuregs.regs.0.0.0_RDATA_SB_LUT4_I0_O[1]
.sym 107692 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 107693 soc.cpu.cpuregs.regs.0.0.0_RDATA_8[0]
.sym 107694 soc.cpu.cpuregs.regs.0.0.0_RDATA_8[1]
.sym 107695 soc.cpu.cpuregs.regs.0.0.0_RDATA[2]
.sym 107696 soc.cpu.cpuregs.regs.0.0.0_RDATA[3]
.sym 107697 soc.cpu.cpuregs.regs.0.0.1_RDATA_8[0]
.sym 107698 soc.cpu.cpuregs.regs.0.0.0_RDATA_8[1]
.sym 107699 soc.cpu.cpuregs.regs.0.0.1_RDATA[2]
.sym 107700 soc.cpu.cpuregs.regs.0.0.1_RDATA[3]
.sym 107701 soc.cpu.cpuregs.regs.0.0.0_RDATA_3[1]
.sym 107702 soc.cpu.cpuregs.regs.0.0.1_RDATA_3[1]
.sym 107703 soc.cpu.cpuregs.regs.0.0.1_RDATA[2]
.sym 107704 soc.cpu.cpuregs.regs.0.0.1_RDATA[3]
.sym 107706 soc.cpu.decoded_imm[6]
.sym 107707 soc.cpu.cpuregs.regs.0.0.0_RDATA_9_SB_LUT4_I0_O[1]
.sym 107708 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 107710 soc.cpu.decoded_imm[12]
.sym 107711 soc.cpu.cpuregs.regs.0.0.0_RDATA_3_SB_LUT4_I0_O[1]
.sym 107712 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 107713 soc.cpu.cpuregs_wrdata[1]
.sym 107717 soc.cpu.cpuregs.regs.0.0.0_RDATA_3[0]
.sym 107718 soc.cpu.cpuregs.regs.0.0.0_RDATA_3[1]
.sym 107719 soc.cpu.cpuregs.regs.0.0.0_RDATA[2]
.sym 107720 soc.cpu.cpuregs.regs.0.0.0_RDATA[3]
.sym 107721 soc.cpu.cpuregs_wrdata[12]
.sym 107725 soc.cpu.cpuregs.regs.0.0.0_RDATA_13[0]
.sym 107726 soc.cpu.cpuregs.regs.0.0.0_RDATA_13[1]
.sym 107727 soc.cpu.cpuregs.regs.0.0.0_RDATA[2]
.sym 107728 soc.cpu.cpuregs.regs.0.0.0_RDATA[3]
.sym 107729 soc.cpu.cpuregs_wrdata[7]
.sym 107733 soc.cpu.cpuregs_wrdata[11]
.sym 107737 soc.cpu.cpuregs_wrdata[14]
.sym 107741 soc.cpu.cpuregs.regs.0.0.1_RDATA_13[0]
.sym 107742 soc.cpu.cpuregs.regs.0.0.0_RDATA_13[1]
.sym 107743 soc.cpu.cpuregs.regs.0.0.1_RDATA[2]
.sym 107744 soc.cpu.cpuregs.regs.0.0.1_RDATA[3]
.sym 107745 soc.cpu.cpuregs.regs.0.0.0_RDATA_6[0]
.sym 107746 soc.cpu.cpuregs.regs.0.0.0_RDATA_6[1]
.sym 107747 soc.cpu.cpuregs.regs.0.0.0_RDATA[2]
.sym 107748 soc.cpu.cpuregs.regs.0.0.0_RDATA[3]
.sym 107749 soc.cpu.cpuregs.regs.0.0.0_RDATA_10[0]
.sym 107750 soc.cpu.cpuregs.regs.0.0.0_RDATA_10[1]
.sym 107751 soc.cpu.cpuregs.regs.0.0.0_RDATA[2]
.sym 107752 soc.cpu.cpuregs.regs.0.0.0_RDATA[3]
.sym 107753 soc.cpu.cpuregs_wrdata[2]
.sym 107757 soc.cpu.cpuregs.regs.0.0.0_RDATA_5[0]
.sym 107758 soc.cpu.cpuregs.regs.0.0.0_RDATA_5[1]
.sym 107759 soc.cpu.cpuregs.regs.0.0.0_RDATA[2]
.sym 107760 soc.cpu.cpuregs.regs.0.0.0_RDATA[3]
.sym 107761 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I0[0]
.sym 107762 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I0[1]
.sym 107763 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I0[2]
.sym 107764 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I0[3]
.sym 107765 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[20]
.sym 107766 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[21]
.sym 107767 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[22]
.sym 107768 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[23]
.sym 107769 soc.cpu.cpuregs.regs.0.0.0_RDATA[0]
.sym 107770 soc.cpu.cpuregs.regs.0.0.0_RDATA[1]
.sym 107771 soc.cpu.cpuregs.regs.0.0.0_RDATA[2]
.sym 107772 soc.cpu.cpuregs.regs.0.0.0_RDATA[3]
.sym 107773 soc.cpu.cpuregs.regs.0.0.0_RDATA_9[0]
.sym 107774 soc.cpu.cpuregs.regs.0.0.0_RDATA_9[1]
.sym 107775 soc.cpu.cpuregs.regs.0.0.0_RDATA[2]
.sym 107776 soc.cpu.cpuregs.regs.0.0.0_RDATA[3]
.sym 107777 soc.cpu.cpuregs.regs.0.0.1_RDATA[0]
.sym 107778 soc.cpu.cpuregs.regs.0.0.0_RDATA[1]
.sym 107779 soc.cpu.cpuregs.regs.0.0.1_RDATA[2]
.sym 107780 soc.cpu.cpuregs.regs.0.0.1_RDATA[3]
.sym 107781 soc.cpu.cpuregs_wrdata[15]
.sym 107785 soc.cpu.cpuregs.regs.0.0.1_RDATA_2[0]
.sym 107786 soc.cpu.cpuregs.regs.0.0.0_RDATA_2[1]
.sym 107787 soc.cpu.cpuregs.regs.0.0.1_RDATA[2]
.sym 107788 soc.cpu.cpuregs.regs.0.0.1_RDATA[3]
.sym 107789 soc.cpu.cpuregs.regs.0.0.1_RDATA_7[0]
.sym 107790 soc.cpu.cpuregs.regs.0.0.0_RDATA_7[1]
.sym 107791 soc.cpu.cpuregs.regs.0.0.1_RDATA[2]
.sym 107792 soc.cpu.cpuregs.regs.0.0.1_RDATA[3]
.sym 107793 soc.cpu.cpuregs.regs.0.0.0_RDATA_2[0]
.sym 107794 soc.cpu.cpuregs.regs.0.0.0_RDATA_2[1]
.sym 107795 soc.cpu.cpuregs.regs.0.0.0_RDATA[2]
.sym 107796 soc.cpu.cpuregs.regs.0.0.0_RDATA[3]
.sym 107797 soc.cpu.cpuregs_wrdata[8]
.sym 107801 soc.cpu.cpuregs_wrdata[13]
.sym 107805 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 107806 soc.cpu.reg_pc[10]
.sym 107807 soc.cpu.cpuregs_rs1[10]
.sym 107808 soc.cpu.is_lui_auipc_jal
.sym 107809 soc.cpu.alu_out_q[13]
.sym 107810 soc.cpu.reg_out[13]
.sym 107811 soc.cpu.latched_stalu
.sym 107812 soc.cpu.latched_store_SB_LUT4_I3_O[0]
.sym 107813 soc.cpu.cpuregs_wrdata[9]
.sym 107817 soc.cpu.cpuregs.regs.0.0.1_RDATA_6[0]
.sym 107818 soc.cpu.cpuregs.regs.0.0.0_RDATA_6[1]
.sym 107819 soc.cpu.cpuregs.regs.0.0.1_RDATA[2]
.sym 107820 soc.cpu.cpuregs.regs.0.0.1_RDATA[3]
.sym 107821 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 107822 soc.cpu.reg_pc[29]
.sym 107823 soc.cpu.cpuregs_rs1[29]
.sym 107824 soc.cpu.is_lui_auipc_jal
.sym 107826 soc.cpu.latched_store
.sym 107827 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[0]
.sym 107828 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[1]
.sym 107829 soc.cpu.alu_out_q[13]
.sym 107830 soc.cpu.reg_out[13]
.sym 107831 soc.cpu.latched_stalu
.sym 107832 soc.cpu.latched_store_SB_LUT4_I3_1_O[3]
.sym 107833 soc.cpu.cpuregs.regs.0.0.1_RDATA_5[0]
.sym 107834 soc.cpu.cpuregs.regs.0.0.0_RDATA_5[1]
.sym 107835 soc.cpu.cpuregs.regs.0.0.1_RDATA[2]
.sym 107836 soc.cpu.cpuregs.regs.0.0.1_RDATA[3]
.sym 107837 soc.cpu.cpuregs_wrdata[10]
.sym 107841 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 107842 soc.cpu.reg_pc[19]
.sym 107843 soc.cpu.cpuregs_rs1[19]
.sym 107844 soc.cpu.is_lui_auipc_jal
.sym 107845 soc.cpu.instr_timer_SB_LUT4_I3_O[0]
.sym 107846 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[18]
.sym 107847 soc.cpu.cpuregs_rs1[18]
.sym 107848 soc.cpu.instr_timer_SB_LUT4_I3_O[3]
.sym 107849 soc.cpu.cpu_state[0]
.sym 107853 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 107854 soc.cpu.reg_pc[22]
.sym 107855 soc.cpu.cpuregs_rs1[22]
.sym 107856 soc.cpu.is_lui_auipc_jal
.sym 107857 soc.cpu.instr_timer_SB_LUT4_I3_O[0]
.sym 107858 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[20]
.sym 107859 soc.cpu.cpuregs_rs1[20]
.sym 107860 soc.cpu.instr_timer_SB_LUT4_I3_O[3]
.sym 107861 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 107862 soc.cpu.reg_pc[20]
.sym 107863 soc.cpu.cpuregs_rs1[20]
.sym 107864 soc.cpu.is_lui_auipc_jal
.sym 107865 soc.cpu.instr_timer_SB_LUT4_I3_O[0]
.sym 107866 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[22]
.sym 107867 soc.cpu.cpuregs_rs1[22]
.sym 107868 soc.cpu.instr_timer_SB_LUT4_I3_O[3]
.sym 107869 soc.cpu.instr_timer_SB_LUT4_I3_O[0]
.sym 107870 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[19]
.sym 107871 soc.cpu.cpuregs_rs1[19]
.sym 107872 soc.cpu.instr_timer_SB_LUT4_I3_O[3]
.sym 107873 soc.cpu.instr_timer_SB_LUT4_I3_O[0]
.sym 107874 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[23]
.sym 107875 soc.cpu.cpuregs_rs1[23]
.sym 107876 soc.cpu.instr_timer_SB_LUT4_I3_O[3]
.sym 107877 soc.cpu.instr_retirq
.sym 107878 soc.cpu.cpuregs_rs1[18]
.sym 107879 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_17_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I2[2]
.sym 107880 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_17_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I2[3]
.sym 107881 soc.cpu.instr_timer_SB_LUT4_I3_O[0]
.sym 107882 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[24]
.sym 107883 soc.cpu.cpuregs_rs1[24]
.sym 107884 soc.cpu.instr_timer_SB_LUT4_I3_O[3]
.sym 107885 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 107886 soc.cpu.reg_pc[21]
.sym 107887 soc.cpu.cpuregs_rs1[21]
.sym 107888 soc.cpu.is_lui_auipc_jal
.sym 107889 soc.cpu.alu_out_SB_LUT4_O_12_I2_SB_LUT4_O_I3[1]
.sym 107890 soc.cpu.cpu_state[4]
.sym 107891 soc.cpu.cpu_state[3]
.sym 107892 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_O_I1[19]
.sym 107893 soc.cpu.instr_timer_SB_LUT4_I3_O[0]
.sym 107894 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[26]
.sym 107895 soc.cpu.cpuregs_rs1[26]
.sym 107896 soc.cpu.instr_timer_SB_LUT4_I3_O[3]
.sym 107897 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 107898 soc.cpu.reg_pc[27]
.sym 107899 soc.cpu.cpuregs_rs1[27]
.sym 107900 soc.cpu.is_lui_auipc_jal
.sym 107901 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 107902 soc.cpu.reg_pc[28]
.sym 107903 soc.cpu.cpuregs_rs1[28]
.sym 107904 soc.cpu.is_lui_auipc_jal
.sym 107905 soc.cpu.instr_maskirq
.sym 107906 soc.cpu.irq_mask[18]
.sym 107907 soc.cpu.instr_timer
.sym 107908 soc.cpu.timer[18]
.sym 107909 soc.cpu.do_waitirq_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_2_I3[1]
.sym 107910 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_10_I2_SB_LUT4_O_I2[1]
.sym 107911 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_16_I2_SB_LUT4_O_I2[2]
.sym 107912 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_16_I2_SB_LUT4_O_I2[3]
.sym 107913 soc.cpu.instr_retirq
.sym 107914 soc.cpu.cpuregs_rs1[19]
.sym 107915 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_16_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2[2]
.sym 107916 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_16_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2[3]
.sym 107917 soc.cpu.instr_timer
.sym 107918 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_16_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[1]
.sym 107919 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_16_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 107920 soc.cpu.cpu_state[2]
.sym 107922 soc.cpu.decoded_imm[17]
.sym 107923 soc.cpu.cpuregs.regs.1.0.0_RDATA_14_SB_LUT4_I0_O[1]
.sym 107924 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 107925 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 107926 soc.cpu.reg_pc[31]
.sym 107927 soc.cpu.cpuregs_rs1[31]
.sym 107928 soc.cpu.is_lui_auipc_jal
.sym 107929 soc.cpu.cpuregs_waddr[2]
.sym 107930 soc.cpu.latched_branch_SB_LUT4_I2_I1[1]
.sym 107931 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[1]
.sym 107932 soc.cpu.latched_branch_SB_LUT4_I2_I1[3]
.sym 107934 soc.cpu.decoded_imm[19]
.sym 107935 soc.cpu.cpuregs.regs.1.0.0_RDATA_12_SB_LUT4_I0_O[1]
.sym 107936 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 107939 soc.cpu.instr_maskirq
.sym 107940 soc.cpu.irq_mask[26]
.sym 107941 soc.cpu.instr_retirq
.sym 107942 soc.cpu.cpuregs_rs1[23]
.sym 107943 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_13_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2[2]
.sym 107944 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_13_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2[3]
.sym 107947 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I0_O[3]
.sym 107948 soc.cpu.instr_addi_SB_LUT4_I1_O[0]
.sym 107949 soc.cpu.instr_maskirq
.sym 107950 soc.cpu.irq_mask[23]
.sym 107951 soc.cpu.instr_timer
.sym 107952 soc.cpu.timer[23]
.sym 107953 soc.cpu.cpuregs_waddr[0]
.sym 107954 soc.cpu.cpuregs_waddr[1]
.sym 107955 soc.cpu.cpuregs_waddr[3]
.sym 107956 soc.cpu.cpuregs_waddr[4]
.sym 107959 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I0_O[3]
.sym 107960 soc.cpu.instr_addi_SB_LUT4_I1_O[1]
.sym 107961 soc.cpu.cpuregs_rs1[26]
.sym 107962 soc.cpu.instr_retirq
.sym 107963 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_10_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 107964 soc.cpu.cpu_state[2]
.sym 107965 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_10_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2[0]
.sym 107966 soc.cpu.instr_timer
.sym 107967 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_10_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2[2]
.sym 107968 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_10_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2[3]
.sym 107969 soc.cpu.count_cycle[24]
.sym 107970 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3[1]
.sym 107971 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3[2]
.sym 107972 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3[3]
.sym 107975 soc.cpu.irq_mask[19]
.sym 107976 soc.cpu.do_waitirq_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_2_I3[1]
.sym 107977 soc.cpu.cpuregs.regs.1.0.0_RDATA_11[0]
.sym 107978 soc.cpu.cpuregs.regs.1.0.0_RDATA_11[1]
.sym 107979 soc.cpu.cpuregs.regs.0.0.0_RDATA[2]
.sym 107980 soc.cpu.cpuregs.regs.0.0.0_RDATA[3]
.sym 107983 soc.cpu.instr_maskirq
.sym 107984 soc.cpu.irq_mask[19]
.sym 107985 soc.cpu.cpuregs.regs.1.0.1_RDATA_11[0]
.sym 107986 soc.cpu.cpuregs.regs.1.0.0_RDATA_11[1]
.sym 107987 soc.cpu.cpuregs.regs.0.0.1_RDATA[2]
.sym 107988 soc.cpu.cpuregs.regs.0.0.1_RDATA[3]
.sym 107989 soc.cpu.cpuregs_rs1[24]
.sym 107990 soc.cpu.instr_retirq
.sym 107991 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 107992 soc.cpu.cpu_state[2]
.sym 107995 soc.cpu.do_waitirq_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_2_I3[1]
.sym 107996 soc.cpu.irq_mask[19]
.sym 107997 soc.cpu.instr_maskirq
.sym 107998 soc.cpu.irq_mask[24]
.sym 107999 soc.cpu.instr_timer
.sym 108000 soc.cpu.timer[24]
.sym 108001 soc.cpu.cpuregs.regs.1.0.0_RDATA_12[0]
.sym 108002 soc.cpu.cpuregs.regs.1.0.0_RDATA_12[1]
.sym 108003 soc.cpu.cpuregs.regs.0.0.0_RDATA[2]
.sym 108004 soc.cpu.cpuregs.regs.0.0.0_RDATA[3]
.sym 108005 soc.cpu.cpuregs.regs.1.0.0_RDATA_13[0]
.sym 108006 soc.cpu.cpuregs.regs.1.0.0_RDATA_13[1]
.sym 108007 soc.cpu.cpuregs.regs.0.0.0_RDATA[2]
.sym 108008 soc.cpu.cpuregs.regs.0.0.0_RDATA[3]
.sym 108009 soc.cpu.cpuregs_rs1[19]
.sym 108013 soc.cpu.cpuregs.regs.1.0.0_RDATA[0]
.sym 108014 soc.cpu.cpuregs.regs.1.0.0_RDATA[1]
.sym 108015 soc.cpu.cpuregs.regs.0.0.0_RDATA[2]
.sym 108016 soc.cpu.cpuregs.regs.0.0.0_RDATA[3]
.sym 108017 soc.cpu.cpuregs.regs.1.0.0_RDATA_9[0]
.sym 108018 soc.cpu.cpuregs.regs.1.0.0_RDATA_9[1]
.sym 108019 soc.cpu.cpuregs.regs.0.0.0_RDATA[2]
.sym 108020 soc.cpu.cpuregs.regs.0.0.0_RDATA[3]
.sym 108021 soc.cpu.cpuregs.regs.1.0.0_RDATA_5[0]
.sym 108022 soc.cpu.cpuregs.regs.1.0.0_RDATA_5[1]
.sym 108023 soc.cpu.cpuregs.regs.0.0.0_RDATA[2]
.sym 108024 soc.cpu.cpuregs.regs.0.0.0_RDATA[3]
.sym 108025 soc.cpu.cpuregs.regs.1.0.0_RDATA_14[0]
.sym 108026 soc.cpu.cpuregs.regs.1.0.0_RDATA_14[1]
.sym 108027 soc.cpu.cpuregs.regs.0.0.0_RDATA[2]
.sym 108028 soc.cpu.cpuregs.regs.0.0.0_RDATA[3]
.sym 108029 soc.cpu.cpuregs.regs.1.0.0_RDATA_1[0]
.sym 108030 soc.cpu.cpuregs.regs.1.0.0_RDATA_1[1]
.sym 108031 soc.cpu.cpuregs.regs.0.0.0_RDATA[2]
.sym 108032 soc.cpu.cpuregs.regs.0.0.0_RDATA[3]
.sym 108036 soc.cpu.cpuregs.wen
.sym 108037 soc.cpu.cpuregs_wrdata[16]
.sym 108041 soc.cpu.cpuregs.regs.1.0.1_RDATA_12[0]
.sym 108042 soc.cpu.cpuregs.regs.1.0.0_RDATA_12[1]
.sym 108043 soc.cpu.cpuregs.regs.0.0.1_RDATA[2]
.sym 108044 soc.cpu.cpuregs.regs.0.0.1_RDATA[3]
.sym 108045 soc.cpu.cpuregs.regs.1.0.1_RDATA_15[0]
.sym 108046 soc.cpu.cpuregs.regs.1.0.0_RDATA_15[1]
.sym 108047 soc.cpu.cpuregs.regs.0.0.1_RDATA[2]
.sym 108048 soc.cpu.cpuregs.regs.0.0.1_RDATA[3]
.sym 108049 soc.cpu.cpuregs.regs.1.0.1_RDATA_10[0]
.sym 108050 soc.cpu.cpuregs.regs.1.0.0_RDATA_10[1]
.sym 108051 soc.cpu.cpuregs.regs.0.0.1_RDATA[2]
.sym 108052 soc.cpu.cpuregs.regs.0.0.1_RDATA[3]
.sym 108053 soc.cpu.cpuregs_wrdata[21]
.sym 108057 soc.cpu.cpuregs_wrdata[19]
.sym 108061 soc.cpu.cpuregs_wrdata[20]
.sym 108065 soc.cpu.cpuregs.regs.1.0.1_RDATA_13[0]
.sym 108066 soc.cpu.cpuregs.regs.1.0.0_RDATA_13[1]
.sym 108067 soc.cpu.cpuregs.regs.0.0.1_RDATA[2]
.sym 108068 soc.cpu.cpuregs.regs.0.0.1_RDATA[3]
.sym 108069 soc.cpu.cpuregs_wrdata[30]
.sym 108073 soc.cpu.cpuregs_wrdata[18]
.sym 108077 soc.cpu.cpuregs_wrdata[29]
.sym 108081 soc.cpu.cpuregs.regs.1.0.1_RDATA_1[0]
.sym 108082 soc.cpu.cpuregs.regs.1.0.0_RDATA_1[1]
.sym 108083 soc.cpu.cpuregs.regs.0.0.1_RDATA[2]
.sym 108084 soc.cpu.cpuregs.regs.0.0.1_RDATA[3]
.sym 108085 soc.cpu.cpuregs.regs.1.0.1_RDATA_9[0]
.sym 108086 soc.cpu.cpuregs.regs.1.0.0_RDATA_9[1]
.sym 108087 soc.cpu.cpuregs.regs.0.0.1_RDATA[2]
.sym 108088 soc.cpu.cpuregs.regs.0.0.1_RDATA[3]
.sym 108089 soc.cpu.cpuregs.regs.1.0.1_RDATA_2[0]
.sym 108090 soc.cpu.cpuregs.regs.1.0.0_RDATA_2[1]
.sym 108091 soc.cpu.cpuregs.regs.0.0.1_RDATA[2]
.sym 108092 soc.cpu.cpuregs.regs.0.0.1_RDATA[3]
.sym 108093 soc.cpu.cpuregs.regs.1.0.1_RDATA_6[0]
.sym 108094 soc.cpu.cpuregs.regs.1.0.0_RDATA_6[1]
.sym 108095 soc.cpu.cpuregs.regs.0.0.1_RDATA[2]
.sym 108096 soc.cpu.cpuregs.regs.0.0.1_RDATA[3]
.sym 108097 soc.cpu.cpuregs.regs.1.0.1_RDATA_7[0]
.sym 108098 soc.cpu.cpuregs.regs.1.0.0_RDATA_7[1]
.sym 108099 soc.cpu.cpuregs.regs.0.0.1_RDATA[2]
.sym 108100 soc.cpu.cpuregs.regs.0.0.1_RDATA[3]
.sym 108101 soc.cpu.cpuregs_wrdata[27]
.sym 108105 soc.cpu.cpuregs.regs.1.0.1_RDATA_5[0]
.sym 108106 soc.cpu.cpuregs.regs.1.0.0_RDATA_5[1]
.sym 108107 soc.cpu.cpuregs.regs.0.0.1_RDATA[2]
.sym 108108 soc.cpu.cpuregs.regs.0.0.1_RDATA[3]
.sym 108109 soc.cpu.cpuregs_wrdata[25]
.sym 108113 soc.cpu.cpuregs.regs.1.0.1_RDATA_4[0]
.sym 108114 soc.cpu.cpuregs.regs.1.0.0_RDATA_4[1]
.sym 108115 soc.cpu.cpuregs.regs.0.0.1_RDATA[2]
.sym 108116 soc.cpu.cpuregs.regs.0.0.1_RDATA[3]
.sym 108117 soc.cpu.cpuregs.regs.1.0.1_RDATA[0]
.sym 108118 soc.cpu.cpuregs.regs.1.0.0_RDATA[1]
.sym 108119 soc.cpu.cpuregs.regs.0.0.1_RDATA[2]
.sym 108120 soc.cpu.cpuregs.regs.0.0.1_RDATA[3]
.sym 108121 soc.cpu.cpuregs_wrdata[26]
.sym 108125 soc.cpu.cpuregs_wrdata[31]
.sym 108133 soc.cpu.cpuregs_wrdata[24]
.sym 108145 soc.cpu.instr_srl_SB_LUT4_I1_1_O[0]
.sym 108155 soc.cpu.instr_rdcycle
.sym 108156 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3[1]
.sym 108197 display.refresh_tick_SB_DFFSR_C_Q_SB_LUT4_I2_O[3]
.sym 108198 display.refresh_tick_SB_DFFSR_C_Q_SB_LUT4_I2_O[0]
.sym 108199 display.refresh_tick_SB_DFFSR_C_Q_SB_LUT4_I2_O[1]
.sym 108200 display.refresh_tick_SB_DFFSR_C_Q_SB_LUT4_I2_O[2]
.sym 108205 display.refresh_tick_SB_DFFSR_C_Q_SB_LUT4_I2_O[3]
.sym 108206 display.refresh_tick_SB_DFFSR_C_Q_SB_LUT4_I2_O[2]
.sym 108207 display.refresh_tick_SB_DFFSR_C_Q_SB_LUT4_I2_O[1]
.sym 108208 display.refresh_tick_SB_DFFSR_C_Q_SB_LUT4_I2_O[0]
.sym 108217 display.refresh_tick_SB_DFFSR_C_Q_SB_LUT4_I2_O[3]
.sym 108218 display.refresh_tick_SB_DFFSR_C_Q_SB_LUT4_I2_O[2]
.sym 108219 display.refresh_tick_SB_DFFSR_C_Q_SB_LUT4_I2_O[1]
.sym 108220 display.refresh_tick_SB_DFFSR_C_Q_SB_LUT4_I2_O[0]
.sym 108273 soc.cpu.mem_la_wdata[6]
.sym 108281 soc.cpu.alu_out_SB_LUT4_O_30_I2_SB_LUT4_O_I3[2]
.sym 108293 soc.cpu.mem_la_wdata[7]
.sym 108301 soc.cpu.alu_out_SB_LUT4_O_16_I2_SB_LUT4_O_I3[2]
.sym 108302 soc.cpu.instr_sh_SB_LUT4_I1_O[1]
.sym 108303 flash_io0_oe_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_LUT4_O_I2[0]
.sym 108304 soc.cpu.mem_la_wdata[7]
.sym 108306 flash_io0_oe_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_LUT4_O_I2[0]
.sym 108307 soc.cpu.alu_out_SB_LUT4_O_16_I2_SB_LUT4_O_I3[2]
.sym 108308 soc.cpu.mem_la_wdata_SB_LUT4_O_I3[2]
.sym 108313 flash_io0_oe_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_LUT4_O_I2[0]
.sym 108314 soc.cpu.instr_sh_SB_LUT4_I1_O[1]
.sym 108315 soc.cpu.pcpi_rs2[31]
.sym 108316 soc.cpu.mem_la_wdata_SB_LUT4_O_I3[2]
.sym 108318 flash_io0_oe_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_LUT4_O_I2[0]
.sym 108319 soc.cpu.alu_out_SB_LUT4_O_17_I2_SB_LUT4_O_I3[2]
.sym 108320 soc.cpu.mem_la_wdata_SB_LUT4_O_1_I3[2]
.sym 108322 flash_io0_oe_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_LUT4_O_I2[0]
.sym 108323 soc.cpu.alu_out_SB_LUT4_O_22_I2_SB_LUT4_O_I3[2]
.sym 108324 soc.cpu.mem_la_wdata_SB_LUT4_O_6_I3[2]
.sym 108325 soc.cpu.alu_out_SB_LUT4_O_22_I2_SB_LUT4_O_I3[2]
.sym 108326 soc.cpu.instr_sh_SB_LUT4_I1_O[1]
.sym 108327 flash_io0_oe_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_LUT4_O_I2[0]
.sym 108328 soc.cpu.alu_out_SB_LUT4_O_30_I2_SB_LUT4_O_I3[2]
.sym 108329 soc.cpu.alu_out_SB_LUT4_O_17_I2_SB_LUT4_O_I3[2]
.sym 108330 soc.cpu.instr_sh_SB_LUT4_I1_O[1]
.sym 108331 flash_io0_oe_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_LUT4_O_I2[0]
.sym 108332 soc.cpu.mem_la_wdata[6]
.sym 108337 flash_io0_oe_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_LUT4_O_I2[0]
.sym 108338 soc.cpu.instr_sh_SB_LUT4_I1_O[1]
.sym 108339 soc.cpu.pcpi_rs2[30]
.sym 108340 soc.cpu.mem_la_wdata_SB_LUT4_O_1_I3[2]
.sym 108341 soc.cpu.pcpi_rs2[23]
.sym 108342 soc.cpu.mem_la_wdata[7]
.sym 108343 flash_io0_oe_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_LUT4_O_I2[0]
.sym 108344 soc.cpu.instr_sh_SB_LUT4_I1_O[1]
.sym 108345 flash_io0_oe_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_LUT4_O_I2[0]
.sym 108346 soc.cpu.instr_sh_SB_LUT4_I1_O[1]
.sym 108347 soc.cpu.pcpi_rs2[25]
.sym 108348 soc.cpu.mem_la_wdata_SB_LUT4_O_6_I3[2]
.sym 108349 soc.cpu.alu_out_SB_LUT4_O_14_I2_SB_LUT4_O_I3[2]
.sym 108350 soc.cpu.alu_out_SB_LUT4_O_30_I2_SB_LUT4_O_I3[2]
.sym 108351 flash_io0_oe_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_LUT4_O_I2[0]
.sym 108352 soc.cpu.instr_sh_SB_LUT4_I1_O[1]
.sym 108353 soc.cpu.instr_timer_SB_LUT4_I3_O[0]
.sym 108354 soc.cpu.instr_timer_SB_LUT4_I3_O[1]
.sym 108355 soc.cpu.cpuregs_rs1[0]
.sym 108356 soc.cpu.instr_timer_SB_LUT4_I3_O[3]
.sym 108365 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 108366 soc.cpu.reg_pc[5]
.sym 108367 soc.cpu.cpuregs_rs1[5]
.sym 108368 soc.cpu.is_lui_auipc_jal
.sym 108373 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 108374 soc.cpu.reg_pc[6]
.sym 108375 soc.cpu.cpuregs_rs1[6]
.sym 108376 soc.cpu.is_lui_auipc_jal
.sym 108377 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 108378 soc.cpu.reg_next_pc[0]
.sym 108379 soc.cpu.cpuregs_rs1[0]
.sym 108380 soc.cpu.is_lui_auipc_jal
.sym 108386 soc.cpu.count_cycle[32]
.sym 108387 soc.cpu.instr_rdcycleh
.sym 108388 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I3[2]
.sym 108393 soc.cpu.instr_retirq_SB_LUT4_I2_O[0]
.sym 108394 soc.cpu.count_cycle[0]
.sym 108395 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I2[2]
.sym 108396 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_O_1_I2[3]
.sym 108397 soc.cpu.cpuregs_rs1[0]
.sym 108401 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 108402 soc.cpu.reg_pc[4]
.sym 108403 soc.cpu.cpuregs_rs1[4]
.sym 108404 soc.cpu.is_lui_auipc_jal
.sym 108405 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 108406 soc.cpu.reg_pc[3]
.sym 108407 soc.cpu.cpuregs_rs1[3]
.sym 108408 soc.cpu.is_lui_auipc_jal
.sym 108409 soc.cpu.cpuregs_rs1[1]
.sym 108413 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 108414 soc.cpu.reg_pc[7]
.sym 108415 soc.cpu.cpuregs_rs1[7]
.sym 108416 soc.cpu.is_lui_auipc_jal
.sym 108418 soc.cpu.count_cycle[0]
.sym 108423 soc.cpu.count_cycle[1]
.sym 108424 soc.cpu.count_cycle[0]
.sym 108427 soc.cpu.count_cycle[2]
.sym 108428 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[2]
.sym 108431 soc.cpu.count_cycle[3]
.sym 108432 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[3]
.sym 108435 soc.cpu.count_cycle[4]
.sym 108436 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[4]
.sym 108439 soc.cpu.count_cycle[5]
.sym 108440 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[5]
.sym 108443 soc.cpu.count_cycle[6]
.sym 108444 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[6]
.sym 108447 soc.cpu.count_cycle[7]
.sym 108448 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[7]
.sym 108451 soc.cpu.count_cycle[8]
.sym 108452 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[8]
.sym 108455 soc.cpu.count_cycle[9]
.sym 108456 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[9]
.sym 108459 soc.cpu.count_cycle[10]
.sym 108460 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[10]
.sym 108463 soc.cpu.count_cycle[11]
.sym 108464 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[11]
.sym 108467 soc.cpu.count_cycle[12]
.sym 108468 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[12]
.sym 108471 soc.cpu.count_cycle[13]
.sym 108472 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[13]
.sym 108475 soc.cpu.count_cycle[14]
.sym 108476 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[14]
.sym 108479 soc.cpu.count_cycle[15]
.sym 108480 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[15]
.sym 108483 soc.cpu.count_cycle[16]
.sym 108484 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[16]
.sym 108487 soc.cpu.count_cycle[17]
.sym 108488 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[17]
.sym 108491 soc.cpu.count_cycle[18]
.sym 108492 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[18]
.sym 108495 soc.cpu.count_cycle[19]
.sym 108496 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[19]
.sym 108499 soc.cpu.count_cycle[20]
.sym 108500 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[20]
.sym 108503 soc.cpu.count_cycle[21]
.sym 108504 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[21]
.sym 108507 soc.cpu.count_cycle[22]
.sym 108508 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[22]
.sym 108511 soc.cpu.count_cycle[23]
.sym 108512 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[23]
.sym 108515 soc.cpu.count_cycle[24]
.sym 108516 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[24]
.sym 108519 soc.cpu.count_cycle[25]
.sym 108520 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[25]
.sym 108523 soc.cpu.count_cycle[26]
.sym 108524 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[26]
.sym 108527 soc.cpu.count_cycle[27]
.sym 108528 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[27]
.sym 108531 soc.cpu.count_cycle[28]
.sym 108532 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[28]
.sym 108535 soc.cpu.count_cycle[29]
.sym 108536 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[29]
.sym 108539 soc.cpu.count_cycle[30]
.sym 108540 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[30]
.sym 108543 soc.cpu.count_cycle[31]
.sym 108544 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[31]
.sym 108547 soc.cpu.count_cycle[32]
.sym 108548 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[32]
.sym 108551 soc.cpu.count_cycle[33]
.sym 108552 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[33]
.sym 108555 soc.cpu.count_cycle[34]
.sym 108556 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[34]
.sym 108559 soc.cpu.count_cycle[35]
.sym 108560 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[35]
.sym 108563 soc.cpu.count_cycle[36]
.sym 108564 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[36]
.sym 108567 soc.cpu.count_cycle[37]
.sym 108568 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[37]
.sym 108571 soc.cpu.count_cycle[38]
.sym 108572 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[38]
.sym 108575 soc.cpu.count_cycle[39]
.sym 108576 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[39]
.sym 108579 soc.cpu.count_cycle[40]
.sym 108580 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[40]
.sym 108583 soc.cpu.count_cycle[41]
.sym 108584 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[41]
.sym 108587 soc.cpu.count_cycle[42]
.sym 108588 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[42]
.sym 108591 soc.cpu.count_cycle[43]
.sym 108592 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[43]
.sym 108595 soc.cpu.count_cycle[44]
.sym 108596 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[44]
.sym 108599 soc.cpu.count_cycle[45]
.sym 108600 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[45]
.sym 108603 soc.cpu.count_cycle[46]
.sym 108604 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[46]
.sym 108607 soc.cpu.count_cycle[47]
.sym 108608 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[47]
.sym 108611 soc.cpu.count_cycle[48]
.sym 108612 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[48]
.sym 108615 soc.cpu.count_cycle[49]
.sym 108616 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[49]
.sym 108619 soc.cpu.count_cycle[50]
.sym 108620 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[50]
.sym 108623 soc.cpu.count_cycle[51]
.sym 108624 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[51]
.sym 108627 soc.cpu.count_cycle[52]
.sym 108628 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[52]
.sym 108631 soc.cpu.count_cycle[53]
.sym 108632 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[53]
.sym 108635 soc.cpu.count_cycle[54]
.sym 108636 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[54]
.sym 108639 soc.cpu.count_cycle[55]
.sym 108640 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[55]
.sym 108643 soc.cpu.count_cycle[56]
.sym 108644 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[56]
.sym 108647 soc.cpu.count_cycle[57]
.sym 108648 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[57]
.sym 108651 soc.cpu.count_cycle[58]
.sym 108652 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[58]
.sym 108655 soc.cpu.count_cycle[59]
.sym 108656 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[59]
.sym 108659 soc.cpu.count_cycle[60]
.sym 108660 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[60]
.sym 108663 soc.cpu.count_cycle[61]
.sym 108664 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[61]
.sym 108667 soc.cpu.count_cycle[62]
.sym 108668 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[62]
.sym 108671 soc.cpu.count_cycle[63]
.sym 108672 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[63]
.sym 108673 soc.cpu.count_cycle[21]
.sym 108674 soc.cpu.instr_retirq_SB_LUT4_I2_O[0]
.sym 108675 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_3_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2[2]
.sym 108676 soc.cpu.instr_maskirq
.sym 108677 soc.cpu.instr_rdinstr
.sym 108678 soc.cpu.count_instr[20]
.sym 108679 soc.cpu.instr_rdcycleh
.sym 108680 soc.cpu.count_cycle[52]
.sym 108681 soc.cpu.instr_rdinstr
.sym 108682 soc.cpu.count_instr[25]
.sym 108683 soc.cpu.instr_rdcycleh
.sym 108684 soc.cpu.count_cycle[57]
.sym 108685 soc.cpu.cpuregs.regs.0.0.1_RDATA_12[0]
.sym 108686 soc.cpu.cpuregs.regs.0.0.0_RDATA_12[1]
.sym 108687 soc.cpu.cpuregs.regs.0.0.1_RDATA[2]
.sym 108688 soc.cpu.cpuregs.regs.0.0.1_RDATA[3]
.sym 108689 soc.cpu.instr_rdinstr
.sym 108690 soc.cpu.count_instr[18]
.sym 108691 soc.cpu.instr_rdcycleh
.sym 108692 soc.cpu.count_cycle[50]
.sym 108694 soc.cpu.count_cycle[23]
.sym 108695 soc.cpu.instr_retirq_SB_LUT4_I2_O[0]
.sym 108696 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_13_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2]
.sym 108698 soc.cpu.count_cycle[20]
.sym 108699 soc.cpu.instr_retirq_SB_LUT4_I2_O[0]
.sym 108700 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_15_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2]
.sym 108701 soc.cpu.instr_rdinstr
.sym 108702 soc.cpu.count_instr[23]
.sym 108703 soc.cpu.instr_rdcycleh
.sym 108704 soc.cpu.count_cycle[55]
.sym 108706 soc.cpu.count_cycle[51]
.sym 108707 soc.cpu.instr_rdcycleh
.sym 108708 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_16_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2]
.sym 108709 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[24]
.sym 108710 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[25]
.sym 108711 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[26]
.sym 108712 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[27]
.sym 108714 soc.cpu.count_cycle[18]
.sym 108715 soc.cpu.instr_retirq_SB_LUT4_I2_O[0]
.sym 108716 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_17_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2]
.sym 108718 soc.cpu.count_cycle[16]
.sym 108719 soc.cpu.instr_retirq_SB_LUT4_I2_O[0]
.sym 108720 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2]
.sym 108721 soc.cpu.instr_retirq_SB_LUT4_I2_O[0]
.sym 108722 soc.cpu.count_cycle[26]
.sym 108723 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_10_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 108724 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_O_1_I2[3]
.sym 108725 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_O_1_I2[0]
.sym 108726 soc.cpu.count_instr[48]
.sym 108727 soc.cpu.instr_rdcycleh
.sym 108728 soc.cpu.count_cycle[48]
.sym 108729 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_O_1_I2[0]
.sym 108730 soc.cpu.count_instr[52]
.sym 108731 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_15_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[2]
.sym 108732 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_O_1_I2[3]
.sym 108733 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_O_1_I2[0]
.sym 108734 soc.cpu.count_instr[55]
.sym 108735 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_13_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 108736 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_O_1_I2[3]
.sym 108737 soc.cpu.latched_branch_SB_LUT4_I2_I1[3]
.sym 108738 soc.cpu.cpuregs.wdata_SB_LUT4_O_1_I1[1]
.sym 108739 soc.cpu.reg_pc[7]
.sym 108740 soc.cpu.latched_compr_SB_CARRY_I0_CO[6]
.sym 108742 soc.cpu.latched_compr
.sym 108743 soc.cpu.reg_pc[1]
.sym 108745 soc.cpu.count_cycle[27]
.sym 108746 soc.cpu.instr_retirq_SB_LUT4_I2_O[0]
.sym 108747 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_2_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2[2]
.sym 108748 soc.cpu.instr_maskirq
.sym 108749 soc.cpu.instr_rdinstr
.sym 108750 soc.cpu.count_instr[24]
.sym 108751 soc.cpu.instr_rdcycleh
.sym 108752 soc.cpu.count_cycle[56]
.sym 108753 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_O_1_I2[0]
.sym 108754 soc.cpu.count_instr[50]
.sym 108755 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_17_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[2]
.sym 108756 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_O_1_I2[3]
.sym 108757 soc.cpu.latched_compr_SB_LUT4_I1_O[0]
.sym 108758 soc.cpu.latched_branch_SB_LUT4_I2_I1[3]
.sym 108759 soc.cpu.cpuregs.wdata_SB_LUT4_O_30_I2[2]
.sym 108760 soc.cpu.cpuregs.wdata_SB_LUT4_O_30_I2[3]
.sym 108761 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_O_1_I2[0]
.sym 108762 soc.cpu.count_instr[56]
.sym 108763 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_O_1_I2[2]
.sym 108764 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_O_1_I2[3]
.sym 108765 soc.cpu.instr_retirq_SB_LUT4_I2_O[0]
.sym 108766 soc.cpu.count_cycle[19]
.sym 108767 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_16_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 108768 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_O_1_I2[3]
.sym 108769 soc.cpu.cpuregs.regs.0.0.1_RDATA_9[0]
.sym 108770 soc.cpu.cpuregs.regs.0.0.0_RDATA_9[1]
.sym 108771 soc.cpu.cpuregs.regs.0.0.1_RDATA[2]
.sym 108772 soc.cpu.cpuregs.regs.0.0.1_RDATA[3]
.sym 108773 soc.cpu.latched_compr_SB_LUT4_I1_O[12]
.sym 108774 soc.cpu.latched_branch_SB_LUT4_I2_I1[3]
.sym 108775 soc.cpu.cpuregs.wdata_SB_LUT4_O_20_I2[2]
.sym 108776 soc.cpu.cpuregs.wdata_SB_LUT4_O_20_I2[3]
.sym 108777 soc.cpu.cpuregs.regs.0.0.1_RDATA_10[0]
.sym 108778 soc.cpu.cpuregs.regs.0.0.0_RDATA_10[0]
.sym 108779 soc.cpu.cpuregs.regs.0.0.1_RDATA[2]
.sym 108780 soc.cpu.cpuregs.regs.0.0.1_RDATA[3]
.sym 108781 soc.cpu.latched_compr_SB_LUT4_I1_O[9]
.sym 108782 soc.cpu.latched_branch_SB_LUT4_I2_I1[3]
.sym 108783 soc.cpu.cpuregs.wdata_SB_LUT4_O_23_I2[2]
.sym 108784 soc.cpu.cpuregs.wdata_SB_LUT4_O_23_I2[3]
.sym 108785 soc.cpu.cpuregs_wrdata[5]
.sym 108792 soc.cpu.latched_compr
.sym 108793 soc.cpu.cpuregs_wrdata[6]
.sym 108797 soc.cpu.latched_compr_SB_LUT4_I1_O[11]
.sym 108798 soc.cpu.latched_branch_SB_LUT4_I2_I1[3]
.sym 108799 soc.cpu.cpuregs.wdata_SB_LUT4_O_21_I2[2]
.sym 108800 soc.cpu.cpuregs.wdata_SB_LUT4_O_21_I2[3]
.sym 108801 soc.cpu.alu_out_q[10]
.sym 108802 soc.cpu.reg_out[10]
.sym 108803 soc.cpu.latched_stalu
.sym 108804 soc.cpu.latched_store_SB_LUT4_I3_1_O[3]
.sym 108805 soc.cpu.alu_out_q[12]
.sym 108806 soc.cpu.reg_out[12]
.sym 108807 soc.cpu.latched_stalu
.sym 108808 soc.cpu.latched_store_SB_LUT4_I3_O[0]
.sym 108809 soc.cpu.instr_rdinstr
.sym 108810 soc.cpu.count_instr[22]
.sym 108811 soc.cpu.instr_rdcycleh
.sym 108812 soc.cpu.count_cycle[54]
.sym 108813 soc.cpu.alu_out_q[12]
.sym 108814 soc.cpu.reg_out[12]
.sym 108815 soc.cpu.latched_stalu
.sym 108816 soc.cpu.latched_store_SB_LUT4_I3_1_O[3]
.sym 108817 soc.cpu.latched_branch_SB_LUT4_I2_I1[3]
.sym 108818 soc.cpu.cpuregs.wdata_SB_LUT4_O_I1[1]
.sym 108819 soc.cpu.reg_pc[9]
.sym 108820 soc.cpu.latched_compr_SB_CARRY_I0_CO[8]
.sym 108822 soc.cpu.count_cycle[31]
.sym 108823 soc.cpu.instr_retirq_SB_LUT4_I2_O[0]
.sym 108824 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_7_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2]
.sym 108825 soc.cpu.alu_out_q[10]
.sym 108826 soc.cpu.reg_out[10]
.sym 108827 soc.cpu.latched_stalu
.sym 108828 soc.cpu.latched_store_SB_LUT4_I3_O[0]
.sym 108829 soc.cpu.instr_rdinstr
.sym 108830 soc.cpu.count_instr[31]
.sym 108831 soc.cpu.instr_rdcycleh
.sym 108832 soc.cpu.count_cycle[63]
.sym 108833 soc.cpu.instr_timer_SB_LUT4_I3_O[0]
.sym 108834 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[27]
.sym 108835 soc.cpu.cpuregs_rs1[27]
.sym 108836 soc.cpu.instr_timer_SB_LUT4_I3_O[3]
.sym 108837 soc.cpu.instr_timer_SB_LUT4_I3_O[0]
.sym 108838 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[28]
.sym 108839 soc.cpu.cpuregs_rs1[28]
.sym 108840 soc.cpu.instr_timer_SB_LUT4_I3_O[3]
.sym 108841 soc.cpu.instr_rdinstr
.sym 108842 soc.cpu.count_instr[17]
.sym 108843 soc.cpu.instr_rdcycleh
.sym 108844 soc.cpu.count_cycle[49]
.sym 108845 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_O_1_I2[0]
.sym 108846 soc.cpu.count_instr[63]
.sym 108847 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_7_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 108848 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_O_1_I2[3]
.sym 108849 soc.cpu.instr_timer_SB_LUT4_I3_O[0]
.sym 108850 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[25]
.sym 108851 soc.cpu.cpuregs_rs1[25]
.sym 108852 soc.cpu.instr_timer_SB_LUT4_I3_O[3]
.sym 108853 soc.cpu.instr_timer_SB_LUT4_I3_O[0]
.sym 108854 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[21]
.sym 108855 soc.cpu.cpuregs_rs1[21]
.sym 108856 soc.cpu.instr_timer_SB_LUT4_I3_O[3]
.sym 108857 soc.cpu.instr_rdinstr
.sym 108858 soc.cpu.count_instr[28]
.sym 108859 soc.cpu.instr_rdcycleh
.sym 108860 soc.cpu.count_cycle[60]
.sym 108862 soc.cpu.count_instr[54]
.sym 108863 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_O_1_I2[0]
.sym 108864 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_14_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2]
.sym 108866 soc.cpu.count_cycle[17]
.sym 108867 soc.cpu.instr_retirq_SB_LUT4_I2_O[0]
.sym 108868 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_18_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2]
.sym 108869 soc.cpu.timer[20]
.sym 108870 soc.cpu.timer[21]
.sym 108871 soc.cpu.timer[22]
.sym 108872 soc.cpu.timer[23]
.sym 108873 soc.cpu.instr_timer_SB_LUT4_I3_O[0]
.sym 108874 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[31]
.sym 108875 soc.cpu.cpuregs_rs1[31]
.sym 108876 soc.cpu.instr_timer_SB_LUT4_I3_O[3]
.sym 108878 soc.cpu.count_instr[60]
.sym 108879 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_O_1_I2[0]
.sym 108880 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_9_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2]
.sym 108881 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 108882 soc.cpu.reg_pc[17]
.sym 108883 soc.cpu.cpuregs_rs1[17]
.sym 108884 soc.cpu.is_lui_auipc_jal
.sym 108885 soc.cpu.instr_timer_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_3_I0[0]
.sym 108886 soc.cpu.instr_timer_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_3_I0[1]
.sym 108887 soc.cpu.instr_timer_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_3_I0[2]
.sym 108888 soc.cpu.instr_timer_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_3_I0[3]
.sym 108889 soc.cpu.timer[24]
.sym 108890 soc.cpu.timer[25]
.sym 108891 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_10_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2[0]
.sym 108892 soc.cpu.timer[27]
.sym 108894 soc.cpu.count_cycle[25]
.sym 108895 soc.cpu.instr_retirq_SB_LUT4_I2_O[0]
.sym 108896 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_11_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2]
.sym 108897 soc.cpu.alu_out_SB_LUT4_O_10_I2_SB_LUT4_O_I3[1]
.sym 108898 soc.cpu.cpu_state[4]
.sym 108899 soc.cpu.cpu_state[3]
.sym 108900 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_O_I1[21]
.sym 108901 soc.cpu.instr_retirq_SB_LUT4_I2_O[0]
.sym 108902 soc.cpu.count_cycle[22]
.sym 108903 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_14_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 108904 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_O_1_I2[3]
.sym 108905 soc.cpu.instr_retirq
.sym 108906 soc.cpu.cpuregs_rs1[20]
.sym 108907 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_15_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 108908 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_15_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2[3]
.sym 108909 soc.cpu.cpuregs_rs1[9]
.sym 108913 soc.cpu.instr_timer
.sym 108914 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_3_I2_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 108915 soc.cpu.cpuregs_rs1[21]
.sym 108916 soc.cpu.instr_retirq
.sym 108917 soc.cpu.instr_maskirq
.sym 108918 soc.cpu.irq_mask[20]
.sym 108919 soc.cpu.instr_timer
.sym 108920 soc.cpu.timer[20]
.sym 108921 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_3_I2_SB_LUT4_O_I0[0]
.sym 108922 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_3_I2_SB_LUT4_O_I0[1]
.sym 108923 soc.cpu.cpu_state[2]
.sym 108924 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_3_I2_SB_LUT4_O_I0[3]
.sym 108925 soc.cpu.instr_rdinstr
.sym 108926 soc.cpu.count_instr[16]
.sym 108927 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 108928 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_O_1_I2[3]
.sym 108929 soc.cpu.count_cycle[30]
.sym 108930 soc.cpu.instr_retirq_SB_LUT4_I2_O[0]
.sym 108931 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2[2]
.sym 108932 soc.cpu.instr_maskirq
.sym 108933 soc.cpu.instr_maskirq
.sym 108934 soc.cpu.irq_mask[21]
.sym 108935 soc.cpu.instr_timer
.sym 108936 soc.cpu.timer[21]
.sym 108937 soc.cpu.cpuregs_rs1[22]
.sym 108938 soc.cpu.instr_retirq
.sym 108939 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_14_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 108940 soc.cpu.cpu_state[2]
.sym 108943 soc.cpu.instr_timer
.sym 108944 soc.cpu.timer[22]
.sym 108945 soc.cpu.alu_out_q[21]
.sym 108946 soc.cpu.reg_out[21]
.sym 108947 soc.cpu.latched_stalu
.sym 108948 soc.cpu.latched_store_SB_LUT4_I3_O[0]
.sym 108949 soc.cpu.cpuregs_rs1[20]
.sym 108953 soc.cpu.latched_compr_SB_LUT4_I1_O[20]
.sym 108954 soc.cpu.latched_branch_SB_LUT4_I2_I1[3]
.sym 108955 soc.cpu.cpuregs.wdata_SB_LUT4_O_12_I2[2]
.sym 108956 soc.cpu.cpuregs.wdata_SB_LUT4_O_12_I2[3]
.sym 108957 soc.cpu.irq_mask[22]
.sym 108958 soc.cpu.instr_maskirq
.sym 108959 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_14_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2[2]
.sym 108960 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_14_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2[3]
.sym 108961 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_2_I2_SB_LUT4_O_I0[0]
.sym 108962 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_2_I2_SB_LUT4_O_I0[1]
.sym 108963 soc.cpu.cpu_state[2]
.sym 108964 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_2_I2_SB_LUT4_O_I0[3]
.sym 108965 soc.cpu.cpuregs_rs1[21]
.sym 108969 soc.cpu.cpuregs.regs.1.0.0_RDATA_3[0]
.sym 108970 soc.cpu.cpuregs.regs.1.0.0_RDATA_3[1]
.sym 108971 soc.cpu.cpuregs.regs.0.0.0_RDATA[2]
.sym 108972 soc.cpu.cpuregs.regs.0.0.0_RDATA[3]
.sym 108973 soc.cpu.instr_retirq_SB_LUT4_I2_O[0]
.sym 108974 soc.cpu.count_cycle[28]
.sym 108975 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_9_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 108976 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_O_1_I2[3]
.sym 108977 soc.cpu.instr_timer
.sym 108978 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_2_I2_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 108979 soc.cpu.cpuregs_rs1[27]
.sym 108980 soc.cpu.instr_retirq
.sym 108981 soc.cpu.cpu_state[4]
.sym 108982 soc.cpu.pcpi_rs1[27]
.sym 108983 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_10_I2_SB_LUT4_O_I2[1]
.sym 108984 soc.cpu.do_waitirq_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I2[1]
.sym 108985 soc.cpu.instr_timer
.sym 108986 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 108987 soc.cpu.cpuregs_rs1[30]
.sym 108988 soc.cpu.instr_retirq
.sym 108989 soc.cpu.instr_maskirq
.sym 108990 soc.cpu.irq_mask[27]
.sym 108991 soc.cpu.instr_timer
.sym 108992 soc.cpu.timer[27]
.sym 108995 soc.cpu.instr_timer
.sym 108996 soc.cpu.timer[28]
.sym 109000 COMM[1]$SB_IO_OUT
.sym 109002 soc.cpu.cpuregs_raddr2[2]
.sym 109003 soc.cpu.decoded_rs2_SB_DFFE_Q_2_D[1]
.sym 109004 soc.cpu.decoded_rs1_SB_DFFE_Q_1_D[2]
.sym 109005 soc.cpu.instr_retirq
.sym 109006 soc.cpu.cpuregs_rs1[31]
.sym 109007 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_7_I1_SB_LUT4_O_I2[2]
.sym 109008 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_7_I1_SB_LUT4_O_I2[3]
.sym 109009 soc.cpu.cpuregs_rs1[28]
.sym 109010 soc.cpu.instr_retirq
.sym 109011 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_9_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 109012 soc.cpu.cpu_state[2]
.sym 109013 soc.cpu.irq_mask[28]
.sym 109014 soc.cpu.instr_maskirq
.sym 109015 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_9_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2[2]
.sym 109016 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_9_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2[3]
.sym 109019 display.refresh_tick_SB_DFFSR_C_Q[2]
.sym 109020 display.refresh_tick_SB_DFFSR_C_Q[3]
.sym 109024 COMM[0]$SB_IO_OUT
.sym 109025 soc.cpu.cpuregs.regs.1.0.1_RDATA_3[0]
.sym 109026 soc.cpu.cpuregs.regs.1.0.0_RDATA_3[1]
.sym 109027 soc.cpu.cpuregs.regs.0.0.1_RDATA[2]
.sym 109028 soc.cpu.cpuregs.regs.0.0.1_RDATA[3]
.sym 109031 display.refresh_tick_SB_DFFSR_C_Q[2]
.sym 109032 display.refresh_tick_SB_DFFSR_C_Q[3]
.sym 109033 soc.cpu.cpuregs.regs.1.0.1_RDATA_14[0]
.sym 109034 soc.cpu.cpuregs.regs.1.0.0_RDATA_14[1]
.sym 109035 soc.cpu.cpuregs.regs.0.0.1_RDATA[2]
.sym 109036 soc.cpu.cpuregs.regs.0.0.1_RDATA[3]
.sym 109037 soc.cpu.cpuregs_wrdata[17]
.sym 109041 soc.cpu.cpuregs_wrdata[28]
.sym 109045 soc.cpu.cpuregs_wrdata[22]
.sym 109049 soc.cpu.cpuregs_wrdata[23]
.sym 109053 soc.cpu.cpuregs.regs.1.0.1_RDATA_8[0]
.sym 109054 soc.cpu.cpuregs.regs.1.0.0_RDATA_8[1]
.sym 109055 soc.cpu.cpuregs.regs.0.0.1_RDATA[2]
.sym 109056 soc.cpu.cpuregs.regs.0.0.1_RDATA[3]
.sym 109057 soc.cpu.alu_out_q[27]
.sym 109058 soc.cpu.reg_out[27]
.sym 109059 soc.cpu.latched_stalu
.sym 109060 soc.cpu.latched_store_SB_LUT4_I3_O[0]
.sym 109061 soc.cpu.cpuregs_rs1[27]
.sym 109065 soc.cpu.cpuregs_rs1[23]
.sym 109069 soc.cpu.cpuregs_rs1[31]
.sym 109073 soc.cpu.cpuregs_rs1[28]
.sym 109077 soc.cpu.latched_compr_SB_LUT4_I1_O[26]
.sym 109078 soc.cpu.latched_branch_SB_LUT4_I2_I1[3]
.sym 109079 soc.cpu.cpuregs.wdata_SB_LUT4_O_7_I2[2]
.sym 109080 soc.cpu.cpuregs.wdata_SB_LUT4_O_7_I2[3]
.sym 109081 soc.cpu.instr_maskirq
.sym 109082 soc.cpu.irq_mask[31]
.sym 109083 soc.cpu.instr_timer
.sym 109084 soc.cpu.timer[31]
.sym 109085 soc.cpu.cpuregs_rs1[29]
.sym 109090 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_4_I3[1]
.sym 109091 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[0]
.sym 109092 soc.cpu.cpuregs.wdata_SB_LUT4_O_7_I2_SB_LUT4_O_I3[2]
.sym 109095 soc.cpu.do_waitirq_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I2[1]
.sym 109096 soc.cpu.irq_mask[27]
.sym 109098 soc.cpu.irq_mask[27]
.sym 109099 soc.cpu.do_waitirq_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I2[1]
.sym 109100 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 109119 soc.cpu.instr_retirq_SB_LUT4_I2_O[0]
.sym 109120 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_O_1_I2[3]
.sym 109128 display.refresh_timer_state_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O
.sym 109132 display.refresh_tick_SB_LUT4_O_I3
.sym 109165 display.refresh_tick_SB_DFFSR_C_Q_SB_LUT4_I2_O[2]
.sym 109166 display.refresh_tick_SB_DFFSR_C_Q_SB_LUT4_I2_O[1]
.sym 109167 display.refresh_tick_SB_DFFSR_C_Q_SB_LUT4_I2_O[0]
.sym 109168 display.refresh_tick_SB_DFFSR_C_Q_SB_LUT4_I2_O[3]
.sym 109265 soc.cpu.alu_out_SB_LUT4_O_26_I1[2]
.sym 109285 soc.cpu.alu_out_SB_LUT4_O_29_I1[2]
.sym 109286 soc.cpu.mem_la_wdata[6]
.sym 109287 flash_io0_oe_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_LUT4_O_I2[0]
.sym 109288 soc.cpu.instr_sh_SB_LUT4_I1_O[1]
.sym 109289 soc.cpu.pcpi_rs2[16]
.sym 109290 soc.cpu.alu_out_SB_LUT4_O_26_I1[2]
.sym 109291 flash_io0_oe_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_LUT4_O_I2[0]
.sym 109292 soc.cpu.instr_sh_SB_LUT4_I1_O[1]
.sym 109294 flash_io0_oe_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_LUT4_O_I2[0]
.sym 109295 soc.cpu.mem_la_wdata_SB_LUT4_O_7_I3[1]
.sym 109296 soc.cpu.mem_la_wdata_SB_LUT4_O_7_I3[2]
.sym 109309 soc.cpu.mem_la_wdata_SB_LUT4_O_7_I3[1]
.sym 109310 soc.cpu.instr_sh_SB_LUT4_I1_O[1]
.sym 109311 flash_io0_oe_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_LUT4_O_I2[0]
.sym 109312 soc.cpu.alu_out_SB_LUT4_O_26_I1[2]
.sym 109317 flash_io0_oe_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_LUT4_O_I2[0]
.sym 109318 soc.cpu.instr_sh_SB_LUT4_I1_O[1]
.sym 109319 soc.cpu.pcpi_rs2[24]
.sym 109320 soc.cpu.mem_la_wdata_SB_LUT4_O_7_I3[2]
.sym 109322 soc.cpu.cpu_state[2]
.sym 109323 soc.cpu.instr_maskirq
.sym 109324 UART_RX_SB_LUT4_I1_I0[3]
.sym 109326 soc.cpu.do_waitirq_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_3_I2[0]
.sym 109327 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_10_I2_SB_LUT4_O_I2[1]
.sym 109328 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I3[2]
.sym 109329 soc.cpu.instr_maskirq
.sym 109330 soc.cpu.irq_mask[0]
.sym 109331 soc.cpu.instr_timer
.sym 109332 soc.cpu.instr_timer_SB_LUT4_I3_O[1]
.sym 109333 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I0_O[0]
.sym 109334 soc.cpu.cpu_state[4]
.sym 109335 soc.cpu.cpu_state[3]
.sym 109336 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_O_I1[0]
.sym 109337 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_I0[0]
.sym 109338 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_I0[1]
.sym 109339 soc.cpu.cpu_state[2]
.sym 109340 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_30_I1_SB_LUT4_O_I0[3]
.sym 109342 soc.cpu.decoded_imm[0]
.sym 109343 soc.cpu.reg_next_pc[0]
.sym 109345 soc.cpu.instr_rdinstr
.sym 109346 soc.cpu.count_instr[5]
.sym 109347 soc.cpu.instr_rdcycleh
.sym 109348 soc.cpu.count_cycle[37]
.sym 109352 soc.cpu.count_instr[0]
.sym 109354 soc.cpu.count_instr[37]
.sym 109355 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_O_1_I2[0]
.sym 109356 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_28_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2]
.sym 109357 soc.cpu.instr_retirq_SB_LUT4_I2_O[0]
.sym 109358 soc.cpu.count_cycle[5]
.sym 109359 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_28_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[2]
.sym 109360 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_O_1_I2[3]
.sym 109361 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_O_1_I2[0]
.sym 109362 soc.cpu.count_instr[36]
.sym 109363 soc.cpu.instr_rdcycleh
.sym 109364 soc.cpu.count_cycle[36]
.sym 109365 soc.cpu.count_instr[0]
.sym 109366 soc.cpu.instr_rdinstr
.sym 109367 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_O_1_I2[0]
.sym 109368 soc.cpu.count_instr[32]
.sym 109369 soc.cpu.count_cycle[2]
.sym 109370 soc.cpu.instr_retirq_SB_LUT4_I2_O[0]
.sym 109371 soc.cpu.instr_rdinstr
.sym 109372 soc.cpu.count_instr[2]
.sym 109374 soc.cpu.count_cycle[4]
.sym 109375 soc.cpu.instr_retirq_SB_LUT4_I2_O[0]
.sym 109376 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_29_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2]
.sym 109378 soc.cpu.count_instr[0]
.sym 109383 soc.cpu.count_instr[1]
.sym 109384 soc.cpu.count_instr[0]
.sym 109387 soc.cpu.count_instr[2]
.sym 109388 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 109391 soc.cpu.count_instr[3]
.sym 109392 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 109395 soc.cpu.count_instr[4]
.sym 109396 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[4]
.sym 109399 soc.cpu.count_instr[5]
.sym 109400 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[5]
.sym 109403 soc.cpu.count_instr[6]
.sym 109404 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[6]
.sym 109407 soc.cpu.count_instr[7]
.sym 109408 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[7]
.sym 109411 soc.cpu.count_instr[8]
.sym 109412 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[8]
.sym 109415 soc.cpu.count_instr[9]
.sym 109416 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[9]
.sym 109419 soc.cpu.count_instr[10]
.sym 109420 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[10]
.sym 109423 soc.cpu.count_instr[11]
.sym 109424 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[11]
.sym 109427 soc.cpu.count_instr[12]
.sym 109428 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[12]
.sym 109431 soc.cpu.count_instr[13]
.sym 109432 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[13]
.sym 109435 soc.cpu.count_instr[14]
.sym 109436 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[14]
.sym 109439 soc.cpu.count_instr[15]
.sym 109440 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[15]
.sym 109443 soc.cpu.count_instr[16]
.sym 109444 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[16]
.sym 109447 soc.cpu.count_instr[17]
.sym 109448 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[17]
.sym 109451 soc.cpu.count_instr[18]
.sym 109452 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[18]
.sym 109455 soc.cpu.count_instr[19]
.sym 109456 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[19]
.sym 109459 soc.cpu.count_instr[20]
.sym 109460 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[20]
.sym 109463 soc.cpu.count_instr[21]
.sym 109464 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[21]
.sym 109467 soc.cpu.count_instr[22]
.sym 109468 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[22]
.sym 109471 soc.cpu.count_instr[23]
.sym 109472 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[23]
.sym 109475 soc.cpu.count_instr[24]
.sym 109476 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[24]
.sym 109479 soc.cpu.count_instr[25]
.sym 109480 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[25]
.sym 109483 soc.cpu.count_instr[26]
.sym 109484 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[26]
.sym 109487 soc.cpu.count_instr[27]
.sym 109488 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[27]
.sym 109491 soc.cpu.count_instr[28]
.sym 109492 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[28]
.sym 109495 soc.cpu.count_instr[29]
.sym 109496 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[29]
.sym 109499 soc.cpu.count_instr[30]
.sym 109500 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[30]
.sym 109503 soc.cpu.count_instr[31]
.sym 109504 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[31]
.sym 109507 soc.cpu.count_instr[32]
.sym 109508 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[32]
.sym 109511 soc.cpu.count_instr[33]
.sym 109512 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[33]
.sym 109515 soc.cpu.count_instr[34]
.sym 109516 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[34]
.sym 109519 soc.cpu.count_instr[35]
.sym 109520 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[35]
.sym 109523 soc.cpu.count_instr[36]
.sym 109524 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[36]
.sym 109527 soc.cpu.count_instr[37]
.sym 109528 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[37]
.sym 109531 soc.cpu.count_instr[38]
.sym 109532 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[38]
.sym 109535 soc.cpu.count_instr[39]
.sym 109536 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[39]
.sym 109539 soc.cpu.count_instr[40]
.sym 109540 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[40]
.sym 109543 soc.cpu.count_instr[41]
.sym 109544 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[41]
.sym 109547 soc.cpu.count_instr[42]
.sym 109548 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[42]
.sym 109551 soc.cpu.count_instr[43]
.sym 109552 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[43]
.sym 109555 soc.cpu.count_instr[44]
.sym 109556 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[44]
.sym 109559 soc.cpu.count_instr[45]
.sym 109560 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[45]
.sym 109563 soc.cpu.count_instr[46]
.sym 109564 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[46]
.sym 109567 soc.cpu.count_instr[47]
.sym 109568 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[47]
.sym 109571 soc.cpu.count_instr[48]
.sym 109572 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[48]
.sym 109575 soc.cpu.count_instr[49]
.sym 109576 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[49]
.sym 109579 soc.cpu.count_instr[50]
.sym 109580 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[50]
.sym 109583 soc.cpu.count_instr[51]
.sym 109584 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[51]
.sym 109587 soc.cpu.count_instr[52]
.sym 109588 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[52]
.sym 109591 soc.cpu.count_instr[53]
.sym 109592 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[53]
.sym 109595 soc.cpu.count_instr[54]
.sym 109596 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[54]
.sym 109599 soc.cpu.count_instr[55]
.sym 109600 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[55]
.sym 109603 soc.cpu.count_instr[56]
.sym 109604 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[56]
.sym 109607 soc.cpu.count_instr[57]
.sym 109608 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[57]
.sym 109611 soc.cpu.count_instr[58]
.sym 109612 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[58]
.sym 109615 soc.cpu.count_instr[59]
.sym 109616 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[59]
.sym 109619 soc.cpu.count_instr[60]
.sym 109620 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[60]
.sym 109623 soc.cpu.count_instr[61]
.sym 109624 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[61]
.sym 109627 soc.cpu.count_instr[62]
.sym 109628 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[62]
.sym 109631 soc.cpu.count_instr[63]
.sym 109632 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[63]
.sym 109634 soc.cpu.count_instr[53]
.sym 109635 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_O_1_I2[0]
.sym 109636 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_3_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3[2]
.sym 109637 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_O_1_I2[0]
.sym 109638 soc.cpu.count_instr[59]
.sym 109639 soc.cpu.instr_rdcycleh
.sym 109640 soc.cpu.count_cycle[59]
.sym 109641 soc.cpu.instr_rdinstr
.sym 109642 soc.cpu.count_instr[21]
.sym 109643 soc.cpu.instr_rdcycleh
.sym 109644 soc.cpu.count_cycle[53]
.sym 109645 soc.cpu.count_instr[19]
.sym 109646 soc.cpu.instr_rdinstr
.sym 109647 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_O_1_I2[0]
.sym 109648 soc.cpu.count_instr[51]
.sym 109650 soc.cpu.count_instr[58]
.sym 109651 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_O_1_I2[0]
.sym 109652 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_10_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2]
.sym 109654 soc.cpu.count_instr[30]
.sym 109655 soc.cpu.instr_rdinstr
.sym 109656 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3[2]
.sym 109657 soc.cpu.instr_rdinstr
.sym 109658 soc.cpu.count_instr[26]
.sym 109659 soc.cpu.instr_rdcycleh
.sym 109660 soc.cpu.count_cycle[58]
.sym 109661 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_O_1_I2[0]
.sym 109662 soc.cpu.count_instr[62]
.sym 109663 soc.cpu.instr_rdcycleh
.sym 109664 soc.cpu.count_cycle[62]
.sym 109665 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[16]
.sym 109666 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[17]
.sym 109667 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[18]
.sym 109668 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[19]
.sym 109669 soc.cpu.latched_compr_SB_LUT4_I1_O[1]
.sym 109670 soc.cpu.latched_branch_SB_LUT4_I2_I1[3]
.sym 109671 soc.cpu.cpuregs.wdata_SB_LUT4_O_29_I2[2]
.sym 109672 soc.cpu.cpuregs.wdata_SB_LUT4_O_29_I2[3]
.sym 109674 soc.cpu.count_instr[27]
.sym 109675 soc.cpu.instr_rdinstr
.sym 109676 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_2_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3[2]
.sym 109677 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[0]
.sym 109678 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_29_I3[1]
.sym 109679 soc.cpu.cpuregs.wdata_SB_LUT4_O_4_I2_SB_LUT4_O_1_I2[1]
.sym 109680 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 109681 soc.cpu.instr_timer_SB_LUT4_I3_O[0]
.sym 109682 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[29]
.sym 109683 soc.cpu.cpuregs_rs1[29]
.sym 109684 soc.cpu.instr_timer_SB_LUT4_I3_O[3]
.sym 109685 soc.cpu.alu_out_q[2]
.sym 109686 soc.cpu.reg_out[2]
.sym 109687 soc.cpu.latched_stalu
.sym 109688 soc.cpu.latched_store_SB_LUT4_I3_O[0]
.sym 109689 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[28]
.sym 109690 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[29]
.sym 109691 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[30]
.sym 109692 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[31]
.sym 109693 soc.cpu.latched_compr_SB_LUT4_I1_O[4]
.sym 109694 soc.cpu.latched_branch_SB_LUT4_I2_I1[3]
.sym 109695 soc.cpu.cpuregs.wdata_SB_LUT4_O_26_I2[2]
.sym 109696 soc.cpu.cpuregs.wdata_SB_LUT4_O_26_I2[3]
.sym 109698 soc.cpu.latched_compr
.sym 109699 soc.cpu.reg_pc[1]
.sym 109702 soc.cpu.latched_compr_SB_LUT4_I3_O[1]
.sym 109703 soc.cpu.reg_pc[2]
.sym 109704 soc.cpu.latched_compr_SB_CARRY_I0_CO[1]
.sym 109707 soc.cpu.reg_pc[3]
.sym 109708 soc.cpu.latched_compr_SB_CARRY_I0_CO[2]
.sym 109711 soc.cpu.reg_pc[4]
.sym 109712 soc.cpu.latched_compr_SB_CARRY_I0_CO[3]
.sym 109715 soc.cpu.reg_pc[5]
.sym 109716 soc.cpu.latched_compr_SB_CARRY_I0_CO[4]
.sym 109719 soc.cpu.reg_pc[6]
.sym 109720 soc.cpu.latched_compr_SB_CARRY_I0_CO[5]
.sym 109722 $PACKER_VCC_NET
.sym 109724 $nextpnr_ICESTORM_LC_6$I3
.sym 109727 soc.cpu.reg_pc[7]
.sym 109731 soc.cpu.reg_pc[8]
.sym 109732 soc.cpu.latched_compr_SB_CARRY_I0_CO[7]
.sym 109734 $PACKER_VCC_NET
.sym 109736 $nextpnr_ICESTORM_LC_7$I3
.sym 109739 soc.cpu.reg_pc[9]
.sym 109743 soc.cpu.reg_pc[10]
.sym 109744 soc.cpu.latched_compr_SB_CARRY_I0_CO[9]
.sym 109747 soc.cpu.reg_pc[11]
.sym 109748 soc.cpu.latched_compr_SB_CARRY_I0_CO[10]
.sym 109751 soc.cpu.reg_pc[12]
.sym 109752 soc.cpu.latched_compr_SB_CARRY_I0_CO[11]
.sym 109755 soc.cpu.reg_pc[13]
.sym 109756 soc.cpu.latched_compr_SB_CARRY_I0_CO[12]
.sym 109759 soc.cpu.reg_pc[14]
.sym 109760 soc.cpu.latched_compr_SB_CARRY_I0_CO[13]
.sym 109763 soc.cpu.reg_pc[15]
.sym 109764 soc.cpu.latched_compr_SB_CARRY_I0_CO[14]
.sym 109767 soc.cpu.reg_pc[16]
.sym 109768 soc.cpu.latched_compr_SB_CARRY_I0_CO[15]
.sym 109771 soc.cpu.reg_pc[17]
.sym 109772 soc.cpu.latched_compr_SB_CARRY_I0_CO[16]
.sym 109775 soc.cpu.reg_pc[18]
.sym 109776 soc.cpu.latched_compr_SB_CARRY_I0_CO[17]
.sym 109779 soc.cpu.reg_pc[19]
.sym 109780 soc.cpu.latched_compr_SB_CARRY_I0_CO[18]
.sym 109783 soc.cpu.reg_pc[20]
.sym 109784 soc.cpu.latched_compr_SB_CARRY_I0_CO[19]
.sym 109787 soc.cpu.reg_pc[21]
.sym 109788 soc.cpu.latched_compr_SB_CARRY_I0_CO[20]
.sym 109791 soc.cpu.reg_pc[22]
.sym 109792 soc.cpu.latched_compr_SB_CARRY_I0_CO[21]
.sym 109795 soc.cpu.reg_pc[23]
.sym 109796 soc.cpu.latched_compr_SB_CARRY_I0_CO[22]
.sym 109799 soc.cpu.reg_pc[24]
.sym 109800 soc.cpu.latched_compr_SB_CARRY_I0_CO[23]
.sym 109803 soc.cpu.reg_pc[25]
.sym 109804 soc.cpu.latched_compr_SB_CARRY_I0_CO[24]
.sym 109806 $PACKER_VCC_NET
.sym 109808 $nextpnr_ICESTORM_LC_8$I3
.sym 109811 soc.cpu.reg_pc[26]
.sym 109815 soc.cpu.reg_pc[27]
.sym 109816 soc.cpu.latched_compr_SB_CARRY_I0_CO[26]
.sym 109819 soc.cpu.reg_pc[28]
.sym 109820 soc.cpu.latched_compr_SB_CARRY_I0_CO[27]
.sym 109823 soc.cpu.reg_pc[29]
.sym 109824 soc.cpu.latched_compr_SB_CARRY_I0_CO[28]
.sym 109827 soc.cpu.reg_pc[30]
.sym 109828 soc.cpu.latched_compr_SB_CARRY_I0_CO[29]
.sym 109831 soc.cpu.reg_pc[31]
.sym 109832 soc.cpu.latched_compr_SB_CARRY_I0_CO[30]
.sym 109833 soc.cpu.instr_timer_SB_LUT4_I3_O[0]
.sym 109834 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[30]
.sym 109835 soc.cpu.cpuregs_rs1[30]
.sym 109836 soc.cpu.instr_timer_SB_LUT4_I3_O[3]
.sym 109837 soc.cpu.timer[28]
.sym 109838 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_8_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[1]
.sym 109839 soc.cpu.timer[30]
.sym 109840 soc.cpu.timer[31]
.sym 109842 soc.cpu.irq_mask[9]
.sym 109843 soc.cpu.irq_pending[9]
.sym 109844 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 109845 soc.cpu.timer[16]
.sym 109846 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_18_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2[1]
.sym 109847 soc.cpu.timer[18]
.sym 109848 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_16_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[1]
.sym 109849 soc.cpu.instr_timer_SB_LUT4_I3_O[0]
.sym 109850 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[17]
.sym 109851 soc.cpu.cpuregs_rs1[17]
.sym 109852 soc.cpu.instr_timer_SB_LUT4_I3_O[3]
.sym 109853 soc.cpu.instr_timer_SB_LUT4_I3_O[0]
.sym 109854 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[16]
.sym 109855 soc.cpu.cpuregs_rs1[16]
.sym 109856 soc.cpu.instr_timer_SB_LUT4_I3_O[3]
.sym 109857 soc.cpu.irq_mask[26]
.sym 109858 soc.cpu.irq_pending[26]
.sym 109859 soc.cpu.irq_mask[9]
.sym 109860 soc.cpu.irq_pending[9]
.sym 109861 soc.cpu.irq_mask[20]
.sym 109862 soc.cpu.irq_pending[20]
.sym 109863 soc.cpu.cpuregs.wdata_SB_LUT4_O_14_I2_SB_LUT4_O_I2[2]
.sym 109864 soc.cpu.cpuregs.wdata_SB_LUT4_O_14_I2_SB_LUT4_O_I2[3]
.sym 109865 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_O_1_I2[0]
.sym 109866 soc.cpu.count_instr[57]
.sym 109867 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_11_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 109868 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_O_1_I2[3]
.sym 109869 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[0]
.sym 109870 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_12_I3[1]
.sym 109871 soc.cpu.cpuregs.wdata_SB_LUT4_O_14_I2_SB_LUT4_O_I2[2]
.sym 109872 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 109873 soc.cpu.cpuregs.wdata_SB_LUT4_O_4_I2_SB_LUT4_O_1_I2[0]
.sym 109874 soc.cpu.cpuregs.wdata_SB_LUT4_O_4_I2_SB_LUT4_O_1_I2[1]
.sym 109875 soc.cpu.cpuregs.wdata_SB_LUT4_O_4_I2_SB_LUT4_O_1_I2[2]
.sym 109876 soc.cpu.cpuregs.wdata_SB_LUT4_O_4_I2_SB_LUT4_O_1_I2[3]
.sym 109877 soc.cpu.latched_compr_SB_LUT4_I1_O[18]
.sym 109878 soc.cpu.latched_branch_SB_LUT4_I2_I1[3]
.sym 109879 soc.cpu.cpuregs.wdata_SB_LUT4_O_14_I2[2]
.sym 109880 soc.cpu.cpuregs.wdata_SB_LUT4_O_14_I2[3]
.sym 109881 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_O_1_I2[0]
.sym 109882 soc.cpu.count_instr[49]
.sym 109883 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_18_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 109884 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_O_1_I2[3]
.sym 109885 soc.cpu.alu_out_q[19]
.sym 109886 soc.cpu.reg_out[19]
.sym 109887 soc.cpu.latched_stalu
.sym 109888 soc.cpu.latched_store_SB_LUT4_I3_O[0]
.sym 109889 soc.cpu.instr_maskirq
.sym 109890 soc.cpu.irq_mask[16]
.sym 109891 soc.cpu.instr_timer
.sym 109892 soc.cpu.timer[16]
.sym 109893 soc.cpu.instr_retirq
.sym 109894 soc.cpu.cpuregs_rs1[16]
.sym 109895 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2[2]
.sym 109896 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2[3]
.sym 109897 soc.cpu.instr_retirq
.sym 109898 soc.cpu.cpuregs_rs1[17]
.sym 109899 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_18_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2[2]
.sym 109900 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_18_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2[3]
.sym 109901 soc.cpu.instr_maskirq
.sym 109902 soc.cpu.irq_mask[25]
.sym 109903 soc.cpu.instr_timer
.sym 109904 soc.cpu.timer[25]
.sym 109905 soc.cpu.cpuregs_rs1[22]
.sym 109909 soc.cpu.instr_rdinstr
.sym 109910 soc.cpu.count_instr[29]
.sym 109911 soc.cpu.instr_rdcycleh
.sym 109912 soc.cpu.count_cycle[61]
.sym 109915 soc.cpu.irq_mask[21]
.sym 109916 soc.cpu.irq_pending[21]
.sym 109917 soc.cpu.instr_retirq
.sym 109918 soc.cpu.cpuregs_rs1[25]
.sym 109919 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_11_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2[2]
.sym 109920 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_11_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2[3]
.sym 109923 soc.cpu.irq_pending[21]
.sym 109924 soc.cpu.irq_mask[21]
.sym 109925 soc.cpu.irq_mask[20]
.sym 109926 soc.cpu.irq_pending[20]
.sym 109927 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 109928 soc.cpu.cpuregs.wdata_SB_LUT4_O_13_I2_SB_LUT4_O_I3[3]
.sym 109929 soc.cpu.alu_out_q[20]
.sym 109930 soc.cpu.reg_out[20]
.sym 109931 soc.cpu.latched_stalu
.sym 109932 soc.cpu.latched_store_SB_LUT4_I3_O[0]
.sym 109935 soc.cpu.cpuregs.wdata_SB_LUT4_O_13_I2[0]
.sym 109936 soc.cpu.cpuregs.wdata_SB_LUT4_O_13_I2[1]
.sym 109937 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_11_I3[1]
.sym 109938 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[0]
.sym 109939 soc.cpu.latched_branch_SB_LUT4_I2_I1[3]
.sym 109940 soc.cpu.latched_compr_SB_LUT4_I1_O[19]
.sym 109941 soc.cpu.instr_retirq_SB_LUT4_I2_O[0]
.sym 109942 soc.cpu.count_cycle[29]
.sym 109943 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_8_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 109944 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_O_1_I2[3]
.sym 109946 soc.cpu.count_instr[61]
.sym 109947 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_O_1_I2[0]
.sym 109948 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_8_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2]
.sym 109951 soc.cpu.irq_pending[20]
.sym 109952 soc.cpu.irq_mask[20]
.sym 109953 soc.cpu.alu_out_q[23]
.sym 109954 soc.cpu.reg_out[23]
.sym 109955 soc.cpu.latched_stalu
.sym 109956 soc.cpu.latched_store_SB_LUT4_I3_1_O[3]
.sym 109957 soc.cpu.alu_out_q[23]
.sym 109958 soc.cpu.reg_out[23]
.sym 109959 soc.cpu.latched_stalu
.sym 109960 soc.cpu.latched_store_SB_LUT4_I3_O[0]
.sym 109961 soc.cpu.cpuregs_rs1[16]
.sym 109965 soc.cpu.cpuregs_rs1[30]
.sym 109969 soc.cpu.latched_compr_SB_LUT4_I1_O[22]
.sym 109970 soc.cpu.latched_branch_SB_LUT4_I2_I1[3]
.sym 109971 soc.cpu.cpuregs.wdata_SB_LUT4_O_10_I2[2]
.sym 109972 soc.cpu.cpuregs.wdata_SB_LUT4_O_10_I2[3]
.sym 109975 display.refresh_tick_SB_DFFSR_C_Q[2]
.sym 109976 display.refresh_tick_SB_DFFSR_C_Q[3]
.sym 109979 soc.cpu.irq_mask[30]
.sym 109980 soc.cpu.irq_pending[30]
.sym 109981 soc.cpu.instr_retirq
.sym 109982 soc.cpu.cpuregs_rs1[29]
.sym 109983 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_8_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2[2]
.sym 109984 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_8_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2[3]
.sym 109985 soc.cpu.cpuregs_rs1[17]
.sym 109991 soc.cpu.instr_maskirq
.sym 109992 soc.cpu.irq_mask[17]
.sym 109993 soc.cpu.latched_compr_SB_LUT4_I1_O[29]
.sym 109994 soc.cpu.latched_branch_SB_LUT4_I2_I1[3]
.sym 109995 soc.cpu.cpuregs.wdata_SB_LUT4_O_4_I2[2]
.sym 109996 soc.cpu.cpuregs.wdata_SB_LUT4_O_4_I2[3]
.sym 109999 soc.cpu.cpuregs.wdata_SB_LUT4_O_16_I2[0]
.sym 110000 soc.cpu.cpuregs.wdata_SB_LUT4_O_16_I2[1]
.sym 110001 soc.cpu.cpuregs_rs1[25]
.sym 110005 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[0]
.sym 110006 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_1_I3[1]
.sym 110007 soc.cpu.cpuregs.wdata_SB_LUT4_O_4_I2_SB_LUT4_O_1_I2[0]
.sym 110008 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 110009 soc.cpu.latched_compr_SB_LUT4_I1_O[28]
.sym 110010 soc.cpu.latched_branch_SB_LUT4_I2_I1[3]
.sym 110011 soc.cpu.cpuregs.wdata_SB_LUT4_O_5_I2[2]
.sym 110012 soc.cpu.cpuregs.wdata_SB_LUT4_O_5_I2[3]
.sym 110013 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_14_I3[1]
.sym 110014 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[0]
.sym 110015 soc.cpu.latched_branch_SB_LUT4_I2_I1[3]
.sym 110016 soc.cpu.latched_compr_SB_LUT4_I1_O[16]
.sym 110017 gpio_in[0]
.sym 110024 COLHI_SB_LUT4_O_I2
.sym 110025 soc.cpu.latched_compr_SB_LUT4_I1_O[27]
.sym 110026 soc.cpu.latched_branch_SB_LUT4_I2_I1[3]
.sym 110027 soc.cpu.cpuregs.wdata_SB_LUT4_O_6_I2[2]
.sym 110028 soc.cpu.cpuregs.wdata_SB_LUT4_O_6_I2[3]
.sym 110029 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[0]
.sym 110030 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_3_I3[1]
.sym 110031 soc.cpu.cpuregs.wdata_SB_LUT4_O_6_I2_SB_LUT4_O_I2[1]
.sym 110032 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 110035 COLHI_SB_LUT4_O_I2
.sym 110036 COMM[1]$SB_IO_OUT
.sym 110037 soc.cpu.latched_compr_SB_LUT4_I1_O[24]
.sym 110038 soc.cpu.latched_branch_SB_LUT4_I2_I1[3]
.sym 110039 soc.cpu.cpuregs.wdata_SB_LUT4_O_8_I2[2]
.sym 110040 soc.cpu.cpuregs.wdata_SB_LUT4_O_8_I2[3]
.sym 110041 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_7_I3[1]
.sym 110042 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[0]
.sym 110043 soc.cpu.latched_branch_SB_LUT4_I2_I1[3]
.sym 110044 soc.cpu.latched_compr_SB_LUT4_I1_O[23]
.sym 110047 soc.cpu.instr_maskirq
.sym 110048 soc.cpu.irq_mask[29]
.sym 110051 soc.cpu.irq_pending[26]
.sym 110052 soc.cpu.irq_mask[26]
.sym 110053 soc.cpu.alu_out_q[26]
.sym 110054 soc.cpu.reg_out[26]
.sym 110055 soc.cpu.latched_stalu
.sym 110056 soc.cpu.latched_store_SB_LUT4_I3_O[0]
.sym 110059 soc.cpu.cpuregs.wdata_SB_LUT4_O_9_I2[0]
.sym 110060 soc.cpu.cpuregs.wdata_SB_LUT4_O_9_I2[1]
.sym 110063 soc.cpu.irq_mask[28]
.sym 110064 soc.cpu.irq_pending[28]
.sym 110066 soc.cpu.irq_mask[26]
.sym 110067 soc.cpu.irq_pending[26]
.sym 110068 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 110071 soc.cpu.irq_pending[28]
.sym 110072 soc.cpu.irq_mask[28]
.sym 110073 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_5_I3[1]
.sym 110074 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[0]
.sym 110075 soc.cpu.latched_store_SB_LUT4_I3_O_SB_LUT4_I3_O[2]
.sym 110076 soc.cpu.latched_store_SB_LUT4_I3_O_SB_LUT4_I3_O[3]
.sym 110077 soc.cpu.latched_branch_SB_LUT4_I2_I1[3]
.sym 110078 soc.cpu.cpuregs.wdata_SB_LUT4_O_I0[1]
.sym 110079 soc.cpu.reg_pc[26]
.sym 110080 soc.cpu.latched_compr_SB_CARRY_I0_CO[25]
.sym 110089 display.refresh_tick_SB_DFFSR_C_Q_SB_LUT4_I2_O[0]
.sym 110090 display.refresh_tick_SB_DFFSR_C_Q_SB_LUT4_I2_O[1]
.sym 110091 display.refresh_tick_SB_DFFSR_C_Q_SB_LUT4_I2_O[2]
.sym 110092 display.refresh_tick_SB_DFFSR_C_Q_SB_LUT4_I2_O[3]
.sym 110097 display.refresh_tick_SB_DFFSR_C_Q_SB_LUT4_I2_O[1]
.sym 110098 display.refresh_tick_SB_DFFSR_C_Q_SB_LUT4_I2_O[3]
.sym 110099 display.refresh_tick_SB_DFFSR_C_Q_SB_LUT4_I2_O[0]
.sym 110100 display.refresh_tick_SB_DFFSR_C_Q_SB_LUT4_I2_O[2]
.sym 110289 soc.cpu.cpuregs_rs1[5]
.sym 110297 soc.cpu.instr_maskirq
.sym 110298 soc.cpu.irq_mask[5]
.sym 110299 soc.cpu.instr_timer
.sym 110300 soc.cpu.timer[5]
.sym 110305 soc.cpu.instr_maskirq
.sym 110306 soc.cpu.irq_mask[1]
.sym 110307 soc.cpu.instr_timer
.sym 110308 soc.cpu.timer[1]
.sym 110309 soc.cpu.instr_rdinstr
.sym 110310 soc.cpu.count_instr[4]
.sym 110311 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_29_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[2]
.sym 110312 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_O_1_I2[3]
.sym 110313 soc.cpu.instr_retirq
.sym 110314 soc.cpu.cpuregs_rs1[2]
.sym 110315 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I2[2]
.sym 110316 soc.cpu.cpu_state[2]
.sym 110317 soc.cpu.instr_timer_SB_LUT4_I3_O[0]
.sym 110318 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[1]
.sym 110319 soc.cpu.cpuregs_rs1[1]
.sym 110320 soc.cpu.instr_timer_SB_LUT4_I3_O[3]
.sym 110321 soc.cpu.instr_maskirq
.sym 110322 soc.cpu.irq_mask[2]
.sym 110323 soc.cpu.instr_timer
.sym 110324 soc.cpu.timer[2]
.sym 110325 soc.cpu.instr_retirq
.sym 110326 soc.cpu.cpuregs_rs1[5]
.sym 110327 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_28_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 110328 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_28_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2[3]
.sym 110330 soc.cpu.timer[1]
.sym 110331 $PACKER_VCC_NET
.sym 110332 soc.cpu.instr_timer_SB_LUT4_I3_O[1]
.sym 110333 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 110334 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0[1]
.sym 110335 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_O_1_I2[3]
.sym 110336 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0[3]
.sym 110337 soc.cpu.instr_rdinstr
.sym 110338 soc.cpu.count_instr[3]
.sym 110339 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_5_I1_SB_LUT4_O_2_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 110340 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_O_1_I2[3]
.sym 110341 soc.cpu.count_cycle[6]
.sym 110342 soc.cpu.instr_retirq_SB_LUT4_I2_O[0]
.sym 110343 soc.cpu.instr_rdinstr
.sym 110344 soc.cpu.count_instr[6]
.sym 110345 soc.cpu.instr_rdinstr
.sym 110346 soc.cpu.count_instr[1]
.sym 110347 soc.cpu.instr_rdcycleh
.sym 110348 soc.cpu.count_cycle[33]
.sym 110349 soc.cpu.instr_retirq
.sym 110350 soc.cpu.cpuregs_rs1[1]
.sym 110351 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_6_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[2]
.sym 110352 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_6_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[3]
.sym 110353 soc.cpu.instr_retirq_SB_LUT4_I2_O[0]
.sym 110354 soc.cpu.count_cycle[1]
.sym 110355 soc.cpu.instr_retirq_SB_LUT4_I2_O[2]
.sym 110356 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_O_1_I2[3]
.sym 110358 soc.cpu.count_cycle[3]
.sym 110359 soc.cpu.instr_retirq_SB_LUT4_I2_O[0]
.sym 110360 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_5_I1_SB_LUT4_O_2_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2]
.sym 110362 soc.cpu.count_instr[33]
.sym 110363 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_O_1_I2[0]
.sym 110364 soc.cpu.instr_rdinstr_SB_LUT4_I0_O[2]
.sym 110365 soc.cpu.instr_retirq_SB_LUT4_I2_O[0]
.sym 110366 soc.cpu.count_cycle[7]
.sym 110367 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 110368 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_O_1_I2[3]
.sym 110370 soc.cpu.count_cycle[8]
.sym 110371 soc.cpu.instr_retirq_SB_LUT4_I2_O[0]
.sym 110372 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_27_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2]
.sym 110373 soc.cpu.instr_rdinstr
.sym 110374 soc.cpu.count_instr[7]
.sym 110375 soc.cpu.instr_rdcycleh
.sym 110376 soc.cpu.count_cycle[39]
.sym 110377 soc.cpu.instr_timer_SB_LUT4_I3_O[0]
.sym 110378 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[7]
.sym 110379 soc.cpu.cpuregs_rs1[7]
.sym 110380 soc.cpu.instr_timer_SB_LUT4_I3_O[3]
.sym 110381 soc.cpu.instr_rdinstr
.sym 110382 soc.cpu.count_instr[12]
.sym 110383 soc.cpu.instr_rdcycleh
.sym 110384 soc.cpu.count_cycle[44]
.sym 110385 soc.cpu.instr_rdinstr
.sym 110386 soc.cpu.count_instr[8]
.sym 110387 soc.cpu.instr_rdcycleh
.sym 110388 soc.cpu.count_cycle[40]
.sym 110390 soc.cpu.count_instr[39]
.sym 110391 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_O_1_I2[0]
.sym 110392 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2]
.sym 110394 soc.cpu.count_instr[10]
.sym 110395 soc.cpu.instr_rdinstr
.sym 110396 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_25_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3[2]
.sym 110398 soc.cpu.count_instr[14]
.sym 110399 soc.cpu.instr_rdinstr
.sym 110400 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_21_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2]
.sym 110403 soc.cpu.instr_timer_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_2_I2[0]
.sym 110404 soc.cpu.instr_timer_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 110405 soc.cpu.instr_timer_SB_LUT4_I3_O[0]
.sym 110406 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[4]
.sym 110407 soc.cpu.cpuregs_rs1[4]
.sym 110408 soc.cpu.instr_timer_SB_LUT4_I3_O[3]
.sym 110409 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[4]
.sym 110410 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[5]
.sym 110411 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[6]
.sym 110412 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[7]
.sym 110413 soc.cpu.instr_timer_SB_LUT4_I3_O[0]
.sym 110414 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_1_I1[0]
.sym 110415 soc.cpu.cpuregs_rs1[3]
.sym 110416 soc.cpu.instr_timer_SB_LUT4_I3_O[3]
.sym 110417 soc.cpu.instr_timer_SB_LUT4_I3_O[1]
.sym 110418 soc.cpu.timer[1]
.sym 110419 soc.cpu.timer[2]
.sym 110420 soc.cpu.timer[3]
.sym 110421 soc.cpu.timer[4]
.sym 110422 soc.cpu.timer[5]
.sym 110423 soc.cpu.timer[6]
.sym 110424 soc.cpu.timer[7]
.sym 110425 soc.cpu.instr_timer_SB_LUT4_I3_O[0]
.sym 110426 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[6]
.sym 110427 soc.cpu.cpuregs_rs1[6]
.sym 110428 soc.cpu.instr_timer_SB_LUT4_I3_O[3]
.sym 110429 soc.cpu.instr_timer_SB_LUT4_I3_O[0]
.sym 110430 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[5]
.sym 110431 soc.cpu.cpuregs_rs1[5]
.sym 110432 soc.cpu.instr_timer_SB_LUT4_I3_O[3]
.sym 110433 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 110434 soc.cpu.reg_pc[8]
.sym 110435 soc.cpu.cpuregs_rs1[8]
.sym 110436 soc.cpu.is_lui_auipc_jal
.sym 110437 soc.cpu.instr_timer_SB_LUT4_I3_O_SB_LUT4_O_I0[0]
.sym 110438 soc.cpu.instr_timer_SB_LUT4_I3_O_SB_LUT4_O_I0[1]
.sym 110439 soc.cpu.instr_timer_SB_LUT4_I3_O_SB_LUT4_O_I0[2]
.sym 110440 soc.cpu.instr_timer_SB_LUT4_I3_O_SB_LUT4_O_I0[3]
.sym 110441 soc.cpu.instr_timer_SB_LUT4_I3_O[0]
.sym 110442 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2[0]
.sym 110443 soc.cpu.cpuregs_rs1[8]
.sym 110444 soc.cpu.instr_timer_SB_LUT4_I3_O[3]
.sym 110445 soc.cpu.instr_timer_SB_LUT4_I3_O[0]
.sym 110446 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[2]
.sym 110447 soc.cpu.cpuregs_rs1[2]
.sym 110448 soc.cpu.instr_timer_SB_LUT4_I3_O[3]
.sym 110449 soc.cpu.instr_timer_SB_LUT4_I3_O[0]
.sym 110450 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2[1]
.sym 110451 soc.cpu.cpuregs_rs1[11]
.sym 110452 soc.cpu.instr_timer_SB_LUT4_I3_O[3]
.sym 110453 soc.cpu.timer[8]
.sym 110454 soc.cpu.timer[9]
.sym 110455 soc.cpu.timer[10]
.sym 110456 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_24_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I2[1]
.sym 110457 soc.cpu.instr_timer_SB_LUT4_I3_O[0]
.sym 110458 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[10]
.sym 110459 soc.cpu.cpuregs_rs1[10]
.sym 110460 soc.cpu.instr_timer_SB_LUT4_I3_O[3]
.sym 110461 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[1]
.sym 110462 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[2]
.sym 110463 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[9]
.sym 110464 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[10]
.sym 110465 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_O_1_I2[0]
.sym 110466 soc.cpu.count_instr[38]
.sym 110467 soc.cpu.instr_rdcycleh
.sym 110468 soc.cpu.count_cycle[38]
.sym 110469 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_O_1_I2[0]
.sym 110470 soc.cpu.count_instr[42]
.sym 110471 soc.cpu.instr_rdcycleh
.sym 110472 soc.cpu.count_cycle[42]
.sym 110473 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_O_1_I2[0]
.sym 110474 soc.cpu.count_instr[34]
.sym 110475 soc.cpu.instr_rdcycleh
.sym 110476 soc.cpu.count_cycle[34]
.sym 110477 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_O_1_I2[0]
.sym 110478 soc.cpu.count_instr[35]
.sym 110479 soc.cpu.instr_rdcycleh
.sym 110480 soc.cpu.count_cycle[35]
.sym 110481 soc.cpu.instr_rdinstr
.sym 110482 soc.cpu.count_instr[15]
.sym 110483 soc.cpu.instr_rdcycleh
.sym 110484 soc.cpu.count_cycle[47]
.sym 110485 soc.cpu.cpuregs_wrdata[4]
.sym 110489 soc.cpu.cpuregs_wrdata[3]
.sym 110493 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_O_1_I2[0]
.sym 110494 soc.cpu.count_instr[46]
.sym 110495 soc.cpu.instr_rdcycleh
.sym 110496 soc.cpu.count_cycle[46]
.sym 110498 soc.cpu.instr_timer_SB_LUT4_I3_O[1]
.sym 110502 soc.cpu.timer[1]
.sym 110503 $PACKER_VCC_NET
.sym 110506 soc.cpu.timer[2]
.sym 110507 $PACKER_VCC_NET
.sym 110508 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 110510 soc.cpu.timer[3]
.sym 110511 $PACKER_VCC_NET
.sym 110512 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 110514 soc.cpu.timer[4]
.sym 110515 $PACKER_VCC_NET
.sym 110516 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[4]
.sym 110518 soc.cpu.timer[5]
.sym 110519 $PACKER_VCC_NET
.sym 110520 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[5]
.sym 110522 soc.cpu.timer[6]
.sym 110523 $PACKER_VCC_NET
.sym 110524 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[6]
.sym 110526 soc.cpu.timer[7]
.sym 110527 $PACKER_VCC_NET
.sym 110528 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[7]
.sym 110530 soc.cpu.timer[8]
.sym 110531 $PACKER_VCC_NET
.sym 110532 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[8]
.sym 110534 soc.cpu.timer[9]
.sym 110535 $PACKER_VCC_NET
.sym 110536 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[9]
.sym 110538 soc.cpu.timer[10]
.sym 110539 $PACKER_VCC_NET
.sym 110540 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[10]
.sym 110542 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_24_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I2[1]
.sym 110543 $PACKER_VCC_NET
.sym 110544 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[11]
.sym 110546 soc.cpu.timer[12]
.sym 110547 $PACKER_VCC_NET
.sym 110548 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[12]
.sym 110550 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_22_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2[1]
.sym 110551 $PACKER_VCC_NET
.sym 110552 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[13]
.sym 110554 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_21_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2[0]
.sym 110555 $PACKER_VCC_NET
.sym 110556 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[14]
.sym 110558 soc.cpu.timer[15]
.sym 110559 $PACKER_VCC_NET
.sym 110560 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[15]
.sym 110562 soc.cpu.timer[16]
.sym 110563 $PACKER_VCC_NET
.sym 110564 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[16]
.sym 110566 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_18_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2[1]
.sym 110567 $PACKER_VCC_NET
.sym 110568 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[17]
.sym 110570 soc.cpu.timer[18]
.sym 110571 $PACKER_VCC_NET
.sym 110572 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[18]
.sym 110574 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_16_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[1]
.sym 110575 $PACKER_VCC_NET
.sym 110576 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[19]
.sym 110578 soc.cpu.timer[20]
.sym 110579 $PACKER_VCC_NET
.sym 110580 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[20]
.sym 110582 soc.cpu.timer[21]
.sym 110583 $PACKER_VCC_NET
.sym 110584 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[21]
.sym 110586 soc.cpu.timer[22]
.sym 110587 $PACKER_VCC_NET
.sym 110588 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[22]
.sym 110590 soc.cpu.timer[23]
.sym 110591 $PACKER_VCC_NET
.sym 110592 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[23]
.sym 110594 soc.cpu.timer[24]
.sym 110595 $PACKER_VCC_NET
.sym 110596 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[24]
.sym 110598 soc.cpu.timer[25]
.sym 110599 $PACKER_VCC_NET
.sym 110600 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[25]
.sym 110602 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_10_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2[0]
.sym 110603 $PACKER_VCC_NET
.sym 110604 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[26]
.sym 110606 soc.cpu.timer[27]
.sym 110607 $PACKER_VCC_NET
.sym 110608 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[27]
.sym 110610 soc.cpu.timer[28]
.sym 110611 $PACKER_VCC_NET
.sym 110612 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[28]
.sym 110614 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_8_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[1]
.sym 110615 $PACKER_VCC_NET
.sym 110616 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[29]
.sym 110618 soc.cpu.timer[30]
.sym 110619 $PACKER_VCC_NET
.sym 110620 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[30]
.sym 110622 soc.cpu.timer[31]
.sym 110623 $PACKER_VCC_NET
.sym 110624 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[31]
.sym 110625 soc.cpu.alu_out_q[6]
.sym 110626 soc.cpu.reg_out[6]
.sym 110627 soc.cpu.latched_stalu
.sym 110628 soc.cpu.latched_store_SB_LUT4_I3_O[0]
.sym 110629 soc.cpu.irq_pending[1]
.sym 110630 soc.cpu.irq_pending[2]
.sym 110631 soc.cpu.irq_pending[9]
.sym 110632 soc.cpu.irq_pending[10]
.sym 110633 soc.cpu.alu_out_q[6]
.sym 110634 soc.cpu.reg_out[6]
.sym 110635 soc.cpu.latched_stalu
.sym 110636 soc.cpu.latched_store_SB_LUT4_I3_1_O[3]
.sym 110637 soc.cpu.latched_compr_SB_LUT4_I1_O[5]
.sym 110638 soc.cpu.latched_branch_SB_LUT4_I2_I1[3]
.sym 110639 soc.cpu.cpuregs.wdata_SB_LUT4_O_25_I2[2]
.sym 110640 soc.cpu.cpuregs.wdata_SB_LUT4_O_25_I2[3]
.sym 110641 soc.cpu.latched_compr_SB_LUT4_I1_O[10]
.sym 110642 soc.cpu.latched_branch_SB_LUT4_I2_I1[3]
.sym 110643 soc.cpu.cpuregs.wdata_SB_LUT4_O_22_I2[2]
.sym 110644 soc.cpu.cpuregs.wdata_SB_LUT4_O_22_I2[3]
.sym 110645 soc.cpu.latched_compr_SB_LUT4_I1_O[7]
.sym 110646 soc.cpu.latched_branch_SB_LUT4_I2_I1[3]
.sym 110647 soc.cpu.cpuregs.wdata_SB_LUT4_O_24_I2[2]
.sym 110648 soc.cpu.cpuregs.wdata_SB_LUT4_O_24_I2[3]
.sym 110649 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[0]
.sym 110650 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_25_I3[1]
.sym 110651 soc.cpu.cpuregs.wdata_SB_LUT4_O_30_I2_SB_LUT4_O_I2[2]
.sym 110652 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 110653 soc.cpu.alu_out_q[11]
.sym 110654 soc.cpu.latched_store_SB_LUT4_I3_1_O[1]
.sym 110655 soc.cpu.latched_stalu
.sym 110656 soc.cpu.latched_store_SB_LUT4_I3_O[0]
.sym 110659 soc.cpu.irq_mask[1]
.sym 110660 soc.cpu.irq_pending[1]
.sym 110662 soc.cpu.irq_pending[2]
.sym 110663 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_10_I2_SB_LUT4_O_I2[1]
.sym 110664 soc.cpu.mem_do_wdata_SB_DFFESS_Q_S_SB_LUT4_O_I2_SB_LUT4_O_I3[2]
.sym 110665 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[0]
.sym 110666 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_30_I3[1]
.sym 110667 soc.cpu.cpuregs.wdata_SB_LUT4_O_30_I2_SB_LUT4_O_I2[1]
.sym 110668 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 110670 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_I1[0]
.sym 110671 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_I1[1]
.sym 110672 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_I1[2]
.sym 110673 soc.cpu.alu_out_q[2]
.sym 110674 soc.cpu.reg_out[2]
.sym 110675 soc.cpu.latched_stalu
.sym 110676 soc.cpu.latched_store_SB_LUT4_I3_1_O[3]
.sym 110677 soc.cpu.pcpi_rs1[2]
.sym 110678 soc.cpu.cpu_state[4]
.sym 110679 soc.cpu.cpu_state[3]
.sym 110680 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_O_I1[2]
.sym 110681 soc.cpu.latched_compr_SB_LUT4_I1_O[13]
.sym 110682 soc.cpu.latched_branch_SB_LUT4_I2_I1[3]
.sym 110683 soc.cpu.cpuregs.wdata_SB_LUT4_O_19_I2[2]
.sym 110684 soc.cpu.cpuregs.wdata_SB_LUT4_O_19_I2[3]
.sym 110685 soc.cpu.cpuregs.wdata_SB_LUT4_O_30_I2_SB_LUT4_O_I2[0]
.sym 110686 soc.cpu.cpuregs.wdata_SB_LUT4_O_30_I2_SB_LUT4_O_I2[1]
.sym 110687 soc.cpu.cpuregs.wdata_SB_LUT4_O_30_I2_SB_LUT4_O_I2[2]
.sym 110688 soc.cpu.cpuregs.wdata_SB_LUT4_O_30_I2_SB_LUT4_O_I2[3]
.sym 110690 soc.cpu.cpu_state[2]
.sym 110691 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_6_I2_SB_LUT4_O_1_I2[1]
.sym 110692 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_6_I2_SB_LUT4_O_1_I2[2]
.sym 110693 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[0]
.sym 110694 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_16_I3[1]
.sym 110695 soc.cpu.cpuregs.wdata_SB_LUT4_O_18_I2_SB_LUT4_O_I2[0]
.sym 110696 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 110697 soc.cpu.alu_out_q[15]
.sym 110698 soc.cpu.reg_out[15]
.sym 110699 soc.cpu.latched_stalu
.sym 110700 soc.cpu.latched_store_SB_LUT4_I3_O[0]
.sym 110702 soc.cpu.irq_pending[1]
.sym 110703 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_10_I2_SB_LUT4_O_I2[1]
.sym 110704 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_6_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2]
.sym 110705 soc.cpu.latched_compr_SB_LUT4_I1_O[14]
.sym 110706 soc.cpu.latched_branch_SB_LUT4_I2_I1[3]
.sym 110707 soc.cpu.cpuregs.wdata_SB_LUT4_O_18_I2[2]
.sym 110708 soc.cpu.cpuregs.wdata_SB_LUT4_O_18_I2[3]
.sym 110710 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_19_I3[1]
.sym 110711 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[0]
.sym 110712 soc.cpu.cpuregs.wdata_SB_LUT4_O_21_I2_SB_LUT4_O_I3[2]
.sym 110713 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[0]
.sym 110714 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_21_I3[1]
.sym 110715 soc.cpu.cpuregs.wdata_SB_LUT4_O_23_I2_SB_LUT4_O_I2[1]
.sym 110716 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 110717 soc.cpu.alu_out_SB_LUT4_O_30_I2_SB_LUT4_O_I3[1]
.sym 110718 soc.cpu.cpu_state[4]
.sym 110719 soc.cpu.cpu_state[3]
.sym 110720 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_O_I1[1]
.sym 110721 soc.cpu.alu_out_q[9]
.sym 110722 soc.cpu.reg_out[9]
.sym 110723 soc.cpu.latched_stalu
.sym 110724 soc.cpu.latched_store_SB_LUT4_I3_O[0]
.sym 110726 soc.cpu.latched_store_SB_LUT4_I1_O[0]
.sym 110727 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_19_I3[1]
.sym 110728 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_19_I3[2]
.sym 110729 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[8]
.sym 110734 soc.cpu.latched_store_SB_LUT4_I1_O[0]
.sym 110735 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_22_I3[1]
.sym 110736 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_22_I3[2]
.sym 110738 soc.cpu.latched_store_SB_LUT4_I1_O[0]
.sym 110739 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_18_I3[1]
.sym 110740 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_18_I3[2]
.sym 110741 soc.cpu.alu_out_q[15]
.sym 110742 soc.cpu.reg_out[15]
.sym 110743 soc.cpu.latched_stalu
.sym 110744 soc.cpu.latched_store_SB_LUT4_I3_1_O[3]
.sym 110745 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_22_I3[1]
.sym 110746 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[0]
.sym 110747 soc.cpu.cpuregs.wdata_SB_LUT4_O_I1_SB_LUT4_O_I2[2]
.sym 110748 soc.cpu.cpuregs.wdata_SB_LUT4_O_I1_SB_LUT4_O_I2[3]
.sym 110749 soc.cpu.alu_out_q[9]
.sym 110750 soc.cpu.reg_out[9]
.sym 110751 soc.cpu.latched_stalu
.sym 110752 soc.cpu.latched_store_SB_LUT4_I3_1_O[3]
.sym 110753 soc.cpu.cpuregs.wdata_SB_LUT4_O_18_I2_SB_LUT4_O_I2[0]
.sym 110754 soc.cpu.cpuregs.wdata_SB_LUT4_O_18_I2_SB_LUT4_O_I2[1]
.sym 110755 soc.cpu.cpuregs.wdata_SB_LUT4_O_18_I2_SB_LUT4_O_I2[2]
.sym 110756 soc.cpu.cpuregs.wdata_SB_LUT4_O_18_I2_SB_LUT4_O_I2[3]
.sym 110757 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[11]
.sym 110762 soc.cpu.latched_store_SB_LUT4_I1_O[0]
.sym 110763 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_16_I3[1]
.sym 110764 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_16_I3[2]
.sym 110765 soc.cpu.do_waitirq_SB_LUT4_I1_O_SB_LUT4_O_I0[0]
.sym 110766 soc.cpu.do_waitirq_SB_LUT4_I1_O_SB_LUT4_O_I0[1]
.sym 110767 soc.cpu.do_waitirq_SB_LUT4_I1_O_SB_LUT4_O_I0[2]
.sym 110768 soc.cpu.do_waitirq_SB_LUT4_I1_O_SB_LUT4_O_I0[3]
.sym 110769 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[12]
.sym 110774 soc.cpu.latched_store_SB_LUT4_I1_O[0]
.sym 110775 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_21_I3[1]
.sym 110776 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_21_I3[2]
.sym 110777 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[9]
.sym 110781 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[14]
.sym 110785 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[18]
.sym 110789 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[23]
.sym 110793 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[19]
.sym 110797 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[20]
.sym 110801 soc.cpu.pcpi_rs1[20]
.sym 110802 soc.cpu.cpu_state[4]
.sym 110803 soc.cpu.cpu_state[3]
.sym 110804 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_O_I1[20]
.sym 110805 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[22]
.sym 110809 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.sym 110810 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_O_I0[1]
.sym 110811 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_O_I0[2]
.sym 110812 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_O_I0[3]
.sym 110813 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[17]
.sym 110818 soc.cpu.latched_store_SB_LUT4_I1_O[0]
.sym 110819 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_12_I3[1]
.sym 110820 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_12_I3[2]
.sym 110822 soc.cpu.cpu_state[2]
.sym 110823 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_15_I1_SB_LUT4_O_I2[1]
.sym 110824 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_15_I1_SB_LUT4_O_I2[2]
.sym 110825 soc.cpu.alu_out_SB_LUT4_O_5_I2_SB_LUT4_O_I3[1]
.sym 110826 soc.cpu.cpu_state[4]
.sym 110827 soc.cpu.cpu_state[3]
.sym 110828 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_O_I1[26]
.sym 110830 soc.cpu.irq_pending[20]
.sym 110831 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_10_I2_SB_LUT4_O_I2[1]
.sym 110832 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_15_I1_SB_LUT4_O_I2_SB_LUT4_O_I3[2]
.sym 110835 soc.cpu.irq_pending[9]
.sym 110836 soc.cpu.irq_mask[9]
.sym 110837 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_10_I2_SB_LUT4_O_I2[1]
.sym 110838 soc.cpu.irq_pending[23]
.sym 110839 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_13_I1_SB_LUT4_O_1_I2[2]
.sym 110840 soc.cpu.cpu_state[2]
.sym 110841 soc.cpu.alu_out_q[19]
.sym 110842 soc.cpu.reg_out[19]
.sym 110843 soc.cpu.latched_stalu
.sym 110844 soc.cpu.latched_store_SB_LUT4_I3_1_O[3]
.sym 110845 soc.cpu.irq_pending[26]
.sym 110846 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_10_I2_SB_LUT4_O_I2[1]
.sym 110847 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_10_I2_SB_LUT4_O_I2[2]
.sym 110848 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_10_I2_SB_LUT4_O_I2[3]
.sym 110849 soc.cpu.cpu_state[4]
.sym 110850 soc.cpu.alu_out_SB_LUT4_O_14_I2_SB_LUT4_O_I3[1]
.sym 110851 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_10_I2_SB_LUT4_O_I2[1]
.sym 110852 soc.cpu.irq_pending[17]
.sym 110853 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[0]
.sym 110854 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_10_I3[1]
.sym 110855 soc.cpu.cpuregs.wdata_SB_LUT4_O_26_I2_SB_LUT4_O_I2[2]
.sym 110856 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 110858 soc.cpu.latched_store_SB_LUT4_I1_O[0]
.sym 110859 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_10_I3[1]
.sym 110860 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_10_I3[2]
.sym 110861 soc.cpu.cpu_state[4]
.sym 110862 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I1_SB_LUT4_O_1_I2[1]
.sym 110863 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I1_SB_LUT4_O_1_I2[2]
.sym 110864 soc.cpu.cpu_state[2]
.sym 110865 soc.cpu.alu_out_q[21]
.sym 110866 soc.cpu.reg_out[21]
.sym 110867 soc.cpu.latched_stalu
.sym 110868 soc.cpu.latched_store_SB_LUT4_I3_1_O[3]
.sym 110869 soc.cpu.instr_timer
.sym 110870 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_18_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2[1]
.sym 110871 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_18_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 110872 soc.cpu.cpu_state[2]
.sym 110873 soc.cpu.irq_pending[20]
.sym 110874 soc.cpu.irq_pending[21]
.sym 110875 soc.cpu.irq_pending[22]
.sym 110876 soc.cpu.irq_pending[23]
.sym 110878 soc.cpu.do_waitirq_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_2_I3[0]
.sym 110879 soc.cpu.do_waitirq_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_2_I3[1]
.sym 110880 soc.cpu.do_waitirq_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_2_I3[2]
.sym 110881 soc.cpu.instr_timer
.sym 110882 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_8_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[1]
.sym 110883 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_8_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 110884 soc.cpu.cpu_state[2]
.sym 110886 soc.cpu.latched_store_SB_LUT4_I1_O[0]
.sym 110887 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_11_I3[1]
.sym 110888 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_11_I3[2]
.sym 110889 soc.cpu.latched_compr_SB_LUT4_I1_O[21]
.sym 110890 soc.cpu.latched_branch_SB_LUT4_I2_I1[3]
.sym 110891 soc.cpu.cpuregs.wdata_SB_LUT4_O_11_I2[2]
.sym 110892 soc.cpu.cpuregs.wdata_SB_LUT4_O_11_I2[3]
.sym 110893 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[0]
.sym 110894 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_9_I3[1]
.sym 110895 soc.cpu.cpuregs.wdata_SB_LUT4_O_30_I2_SB_LUT4_O_I2[0]
.sym 110896 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 110897 soc.cpu.alu_out_q[20]
.sym 110898 soc.cpu.reg_out[20]
.sym 110899 soc.cpu.latched_stalu
.sym 110900 soc.cpu.latched_store_SB_LUT4_I3_1_O[3]
.sym 110901 soc.cpu.instr_maskirq
.sym 110902 soc.cpu.irq_mask[30]
.sym 110903 soc.cpu.instr_timer
.sym 110904 soc.cpu.timer[30]
.sym 110907 soc.cpu.irq_mask[22]
.sym 110908 soc.cpu.irq_pending[22]
.sym 110911 soc.cpu.irq_pending[22]
.sym 110912 soc.cpu.irq_mask[22]
.sym 110913 soc.cpu.irq_mask[18]
.sym 110914 soc.cpu.irq_pending[18]
.sym 110915 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 110916 soc.cpu.cpuregs.wdata_SB_LUT4_O_15_I2_SB_LUT4_O_1_I3[3]
.sym 110919 soc.cpu.do_waitirq_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_2_I3[0]
.sym 110920 soc.cpu.irq_mask[16]
.sym 110922 soc.cpu.latched_store_SB_LUT4_I1_O[0]
.sym 110923 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_8_I3[1]
.sym 110924 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_8_I3[2]
.sym 110927 soc.cpu.cpuregs.wdata_SB_LUT4_O_15_I2[0]
.sym 110928 soc.cpu.cpuregs.wdata_SB_LUT4_O_15_I2[1]
.sym 110931 soc.cpu.irq_mask[16]
.sym 110932 soc.cpu.do_waitirq_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_2_I3[0]
.sym 110933 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_13_I3[1]
.sym 110934 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[0]
.sym 110935 soc.cpu.latched_branch_SB_LUT4_I2_I1[3]
.sym 110936 soc.cpu.latched_compr_SB_LUT4_I1_O[17]
.sym 110937 soc.cpu.latched_compr_SB_LUT4_I1_O[15]
.sym 110938 soc.cpu.latched_branch_SB_LUT4_I2_I1[3]
.sym 110939 soc.cpu.cpuregs.wdata_SB_LUT4_O_17_I2[2]
.sym 110940 soc.cpu.cpuregs.wdata_SB_LUT4_O_17_I2[3]
.sym 110941 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[0]
.sym 110942 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_15_I3[1]
.sym 110943 soc.cpu.cpuregs.wdata_SB_LUT4_O_6_I2_SB_LUT4_O_I2[0]
.sym 110944 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 110947 soc.cpu.irq_pending[30]
.sym 110948 soc.cpu.irq_mask[30]
.sym 110949 soc.cpu.irq_pending[17]
.sym 110950 soc.cpu.irq_pending[18]
.sym 110951 soc.cpu.irq_pending[25]
.sym 110952 soc.cpu.irq_pending[26]
.sym 110953 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[0]
.sym 110954 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_8_I3[1]
.sym 110955 soc.cpu.cpuregs.wdata_SB_LUT4_O_6_I2_SB_LUT4_O_I2[2]
.sym 110956 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 110957 soc.cpu.irq_pending[28]
.sym 110958 soc.cpu.irq_pending[29]
.sym 110959 soc.cpu.irq_pending[30]
.sym 110960 soc.cpu.irq_pending[31]
.sym 110961 soc.cpu.do_waitirq_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I2[0]
.sym 110962 soc.cpu.do_waitirq_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I2[1]
.sym 110963 soc.cpu.do_waitirq_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I2[2]
.sym 110964 soc.cpu.do_waitirq_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I2[3]
.sym 110967 soc.cpu.irq_pending[17]
.sym 110968 soc.cpu.irq_mask[17]
.sym 110969 soc.cpu.irq_mask[18]
.sym 110970 soc.cpu.irq_pending[18]
.sym 110971 soc.cpu.irq_mask[17]
.sym 110972 soc.cpu.irq_pending[17]
.sym 110973 soc.cpu.irq_mask[17]
.sym 110974 soc.cpu.irq_pending[17]
.sym 110975 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 110976 soc.cpu.cpuregs.wdata_SB_LUT4_O_16_I2_SB_LUT4_O_I3[3]
.sym 110979 soc.cpu.irq_pending[18]
.sym 110980 soc.cpu.irq_mask[18]
.sym 110983 soc.cpu.irq_pending[23]
.sym 110984 soc.cpu.irq_mask[23]
.sym 110985 soc.cpu.cpuregs.wdata_SB_LUT4_O_6_I2_SB_LUT4_O_I2[0]
.sym 110986 soc.cpu.cpuregs.wdata_SB_LUT4_O_6_I2_SB_LUT4_O_I2[1]
.sym 110987 soc.cpu.cpuregs.wdata_SB_LUT4_O_6_I2_SB_LUT4_O_I2[2]
.sym 110988 soc.cpu.cpuregs.wdata_SB_LUT4_O_6_I2_SB_LUT4_O_I2[3]
.sym 110989 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[0]
.sym 110990 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_6_I3[1]
.sym 110991 soc.cpu.cpuregs.wdata_SB_LUT4_O_23_I2_SB_LUT4_O_I2[0]
.sym 110992 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 110995 soc.cpu.irq_mask[23]
.sym 110996 soc.cpu.irq_pending[23]
.sym 110999 soc.cpu.irq_pending[25]
.sym 111000 soc.cpu.irq_mask[25]
.sym 111003 soc.cpu.irq_mask[25]
.sym 111004 soc.cpu.irq_pending[25]
.sym 111005 soc.cpu.cpuregs.wdata_SB_LUT4_O_23_I2_SB_LUT4_O_I2[0]
.sym 111006 soc.cpu.cpuregs.wdata_SB_LUT4_O_23_I2_SB_LUT4_O_I2[1]
.sym 111007 soc.cpu.cpuregs.wdata_SB_LUT4_O_23_I2_SB_LUT4_O_I2[2]
.sym 111008 soc.cpu.cpuregs.wdata_SB_LUT4_O_23_I2_SB_LUT4_O_I2[3]
.sym 111009 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[0]
.sym 111010 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_I3[1]
.sym 111011 soc.cpu.cpuregs.wdata_SB_LUT4_O_6_I2_SB_LUT4_O_I2[3]
.sym 111012 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 111013 soc.cpu.irq_mask[24]
.sym 111014 soc.cpu.do_waitirq_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I2[0]
.sym 111015 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 111016 soc.cpu.cpuregs.wdata_SB_LUT4_O_9_I2_SB_LUT4_O_1_I3[3]
.sym 111017 soc.cpu.latched_compr_SB_LUT4_I1_O[30]
.sym 111018 soc.cpu.latched_branch_SB_LUT4_I2_I1[3]
.sym 111019 soc.cpu.cpuregs.wdata_SB_LUT4_O_3_I2[2]
.sym 111020 soc.cpu.cpuregs.wdata_SB_LUT4_O_3_I2[3]
.sym 111021 soc.cpu.irq_mask[27]
.sym 111022 soc.cpu.do_waitirq_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I2[1]
.sym 111023 soc.cpu.irq_mask[24]
.sym 111024 soc.cpu.do_waitirq_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I2[0]
.sym 111027 soc.cpu.do_waitirq_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I2[0]
.sym 111028 soc.cpu.irq_mask[24]
.sym 111031 soc.cpu.irq_pending[31]
.sym 111032 soc.cpu.irq_mask[31]
.sym 111035 display.refresh_tick_SB_DFFSR_C_Q[3]
.sym 111036 display.refresh_tick_SB_DFFSR_C_Q[2]
.sym 111039 soc.cpu.irq_mask[31]
.sym 111040 soc.cpu.irq_pending[31]
.sym 111077 gpio_out[10]
.sym 111078 gpio_out[14]
.sym 111079 display.refresh_tick_SB_DFFSR_C_Q[2]
.sym 111080 display.refresh_tick_SB_DFFSR_C_Q[3]
.sym 111081 iomem_wdata[15]
.sym 111085 gpio_out[11]
.sym 111086 gpio_out[15]
.sym 111087 display.refresh_tick_SB_DFFSR_C_Q[2]
.sym 111088 display.refresh_tick_SB_DFFSR_C_Q[3]
.sym 111089 iomem_wdata[11]
.sym 111093 iomem_wdata[10]
.sym 111101 iomem_wdata[14]
.sym 111105 iomem_wdata[9]
.sym 111109 gpio_out[9]
.sym 111110 gpio_out[13]
.sym 111111 display.refresh_tick_SB_DFFSR_C_Q[2]
.sym 111112 display.refresh_tick_SB_DFFSR_C_Q[3]
.sym 111125 iomem_wdata[13]
.sym 111172 soc.simpleuart.send_divcnt[5]
.sym 111177 iomem_wdata[15]
.sym 111189 iomem_wdata[13]
.sym 111197 iomem_wdata[14]
.sym 111204 soc.simpleuart.send_divcnt[13]
.sym 111208 soc.simpleuart.send_divcnt[10]
.sym 111212 soc.simpleuart.send_divcnt[17]
.sym 111215 soc.cpu.irq_pending[6]
.sym 111216 soc.cpu.irq_mask[6]
.sym 111219 soc.cpu.irq_pending[5]
.sym 111220 soc.cpu.irq_mask[5]
.sym 111224 soc.simpleuart.send_divcnt[11]
.sym 111228 soc.simpleuart.send_divcnt[9]
.sym 111231 soc.cpu.irq_pending[7]
.sym 111232 soc.cpu.irq_mask[7]
.sym 111236 soc.simpleuart.send_divcnt[21]
.sym 111239 soc.cpu.cpu_state[2]
.sym 111240 soc.cpu.instr_timer
.sym 111244 soc.simpleuart.send_divcnt[20]
.sym 111245 soc.cpu.cpuregs_rs1[6]
.sym 111249 soc.cpu.cpuregs_rs1[4]
.sym 111253 soc.cpu.cpuregs_rs1[7]
.sym 111257 soc.cpu.cpuregs_rs1[3]
.sym 111263 soc.cpu.irq_mask[5]
.sym 111264 soc.cpu.irq_pending[5]
.sym 111266 soc.cpu.cpu_state[2]
.sym 111267 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_28_I1_SB_LUT4_O_I2[1]
.sym 111268 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_28_I1_SB_LUT4_O_I2[2]
.sym 111269 soc.cpu.irq_pending[4]
.sym 111270 soc.cpu.irq_pending[5]
.sym 111271 soc.cpu.irq_pending[6]
.sym 111272 soc.cpu.irq_pending[7]
.sym 111278 soc.cpu.irq_pending[5]
.sym 111279 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_10_I2_SB_LUT4_O_I2[1]
.sym 111280 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_28_I1_SB_LUT4_O_I2_SB_LUT4_O_I3[2]
.sym 111285 soc.cpu.irq_mask[7]
.sym 111286 soc.cpu.irq_pending[7]
.sym 111287 soc.cpu.irq_mask[4]
.sym 111288 soc.cpu.irq_pending[4]
.sym 111291 soc.cpu.do_waitirq_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_3_I2[1]
.sym 111292 soc.cpu.irq_mask[3]
.sym 111293 soc.cpu.pcpi_rs1[5]
.sym 111294 soc.cpu.cpu_state[4]
.sym 111295 soc.cpu.cpu_state[3]
.sym 111296 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_O_I1[5]
.sym 111299 soc.cpu.irq_mask[3]
.sym 111300 soc.cpu.do_waitirq_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_3_I2[1]
.sym 111303 soc.cpu.irq_mask[6]
.sym 111304 soc.cpu.irq_pending[6]
.sym 111305 soc.cpu.instr_retirq
.sym 111306 soc.cpu.cpuregs_rs1[4]
.sym 111307 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_29_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 111308 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_29_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2[3]
.sym 111309 soc.cpu.instr_retirq
.sym 111310 soc.cpu.cpuregs_rs1[3]
.sym 111311 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_5_I1_SB_LUT4_O_2_I2_SB_LUT4_O_I2[2]
.sym 111312 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_5_I1_SB_LUT4_O_2_I2_SB_LUT4_O_I2[3]
.sym 111313 soc.cpu.instr_retirq
.sym 111314 soc.cpu.cpuregs_rs1[7]
.sym 111315 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2[2]
.sym 111316 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2[3]
.sym 111317 soc.cpu.instr_maskirq
.sym 111318 soc.cpu.irq_mask[4]
.sym 111319 soc.cpu.instr_timer
.sym 111320 soc.cpu.timer[4]
.sym 111323 soc.cpu.instr_timer
.sym 111324 soc.cpu.timer[7]
.sym 111325 soc.cpu.instr_maskirq
.sym 111326 soc.cpu.irq_mask[3]
.sym 111327 soc.cpu.instr_timer
.sym 111328 soc.cpu.timer[3]
.sym 111331 soc.cpu.instr_maskirq
.sym 111332 soc.cpu.irq_mask[11]
.sym 111334 soc.cpu.count_cycle[12]
.sym 111335 soc.cpu.instr_retirq_SB_LUT4_I2_O[0]
.sym 111336 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_23_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2]
.sym 111337 soc.cpu.instr_retirq_SB_LUT4_I2_O[0]
.sym 111338 soc.cpu.count_cycle[10]
.sym 111339 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_25_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_O_I2[2]
.sym 111340 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_O_1_I2[3]
.sym 111341 soc.cpu.instr_retirq
.sym 111342 soc.cpu.cpuregs_rs1[11]
.sym 111343 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_24_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 111344 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_24_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I2[3]
.sym 111345 soc.cpu.instr_retirq_SB_LUT4_I2_O[0]
.sym 111346 soc.cpu.count_cycle[11]
.sym 111347 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_24_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 111348 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_O_1_I2[3]
.sym 111349 soc.cpu.instr_retirq_SB_LUT4_I2_O[0]
.sym 111350 soc.cpu.count_cycle[14]
.sym 111351 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_21_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 111352 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_O_1_I2[3]
.sym 111353 soc.cpu.cpuregs_rs1[11]
.sym 111358 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_25_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I1[0]
.sym 111359 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_25_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I1[1]
.sym 111360 soc.cpu.cpu_state[2]
.sym 111361 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_4_I0_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 111362 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_4_I0_SB_LUT4_O_I2_SB_LUT4_O_I0[1]
.sym 111363 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_O_1_I2[3]
.sym 111364 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_4_I0_SB_LUT4_O_I2_SB_LUT4_O_I0[3]
.sym 111365 soc.cpu.instr_maskirq
.sym 111366 soc.cpu.irq_mask[6]
.sym 111367 soc.cpu.instr_timer
.sym 111368 soc.cpu.timer[6]
.sym 111371 soc.cpu.do_waitirq_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1_I3[1]
.sym 111372 soc.cpu.irq_mask[11]
.sym 111375 soc.cpu.irq_mask[11]
.sym 111376 soc.cpu.do_waitirq_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1_I3[1]
.sym 111378 soc.cpu.irq_mask[10]
.sym 111379 soc.cpu.instr_maskirq
.sym 111380 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_25_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I3[2]
.sym 111381 soc.cpu.do_waitirq_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_3_I2[0]
.sym 111382 soc.cpu.do_waitirq_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_3_I2[1]
.sym 111383 soc.cpu.do_waitirq_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_3_I2[2]
.sym 111384 soc.cpu.do_waitirq_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_3_I2[3]
.sym 111385 soc.cpu.instr_retirq
.sym 111386 soc.cpu.cpuregs_rs1[6]
.sym 111387 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_4_I0_SB_LUT4_O_I2[2]
.sym 111388 soc.cpu.cpu_state[2]
.sym 111389 soc.cpu.instr_timer
.sym 111390 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_24_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I2[1]
.sym 111391 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_24_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I2[2]
.sym 111392 soc.cpu.cpu_state[2]
.sym 111393 soc.cpu.instr_retirq
.sym 111394 soc.cpu.cpuregs_rs1[13]
.sym 111395 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_22_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2[2]
.sym 111396 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_22_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2[3]
.sym 111397 soc.cpu.instr_timer
.sym 111398 soc.cpu.timer[10]
.sym 111399 soc.cpu.cpuregs_rs1[10]
.sym 111400 soc.cpu.instr_retirq
.sym 111401 soc.cpu.cpuregs_rs1[8]
.sym 111407 soc.cpu.instr_maskirq
.sym 111408 soc.cpu.irq_mask[13]
.sym 111409 soc.cpu.instr_retirq_SB_LUT4_I2_O[0]
.sym 111410 soc.cpu.count_cycle[13]
.sym 111411 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_22_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 111412 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_O_1_I2[3]
.sym 111413 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_O_1_I2[0]
.sym 111414 soc.cpu.count_instr[40]
.sym 111415 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_27_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 111416 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_O_1_I2[3]
.sym 111417 soc.cpu.instr_retirq
.sym 111418 soc.cpu.cpuregs_rs1[8]
.sym 111419 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_27_I1_SB_LUT4_O_I2[2]
.sym 111420 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_27_I1_SB_LUT4_O_I2[3]
.sym 111421 soc.cpu.instr_maskirq
.sym 111422 soc.cpu.irq_mask[8]
.sym 111423 soc.cpu.instr_timer
.sym 111424 soc.cpu.timer[8]
.sym 111425 soc.cpu.timer[12]
.sym 111426 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_22_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2[1]
.sym 111427 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_21_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2[0]
.sym 111428 soc.cpu.timer[15]
.sym 111429 soc.cpu.cpuregs_rs1[10]
.sym 111434 soc.cpu.count_instr[47]
.sym 111435 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_O_1_I2[0]
.sym 111436 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2]
.sym 111437 soc.cpu.cpuregs_rs1[15]
.sym 111441 soc.cpu.instr_retirq_SB_LUT4_I2_O[0]
.sym 111442 soc.cpu.count_cycle[15]
.sym 111443 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[2]
.sym 111444 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_O_1_I2[3]
.sym 111445 soc.cpu.instr_timer
.sym 111446 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_22_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2[1]
.sym 111447 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_22_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 111448 soc.cpu.cpu_state[2]
.sym 111449 soc.cpu.irq_mask[12]
.sym 111450 soc.cpu.irq_pending[12]
.sym 111451 soc.cpu.irq_mask[0]
.sym 111452 soc.cpu.do_waitirq_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_3_I2[0]
.sym 111453 soc.cpu.cpuregs_rs1[13]
.sym 111458 soc.cpu.count_cycle[45]
.sym 111459 soc.cpu.instr_rdcycleh
.sym 111460 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_22_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2]
.sym 111461 soc.cpu.instr_rdinstr
.sym 111462 soc.cpu.count_instr[11]
.sym 111463 soc.cpu.instr_rdcycleh
.sym 111464 soc.cpu.count_cycle[43]
.sym 111465 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_O_1_I2[0]
.sym 111466 soc.cpu.count_instr[44]
.sym 111467 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_23_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 111468 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_O_1_I2[3]
.sym 111469 soc.cpu.count_instr[13]
.sym 111470 soc.cpu.instr_rdinstr
.sym 111471 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_O_1_I2[0]
.sym 111472 soc.cpu.count_instr[45]
.sym 111475 soc.cpu.irq_pending[10]
.sym 111476 soc.cpu.irq_mask[10]
.sym 111479 soc.cpu.irq_pending[12]
.sym 111480 soc.cpu.irq_mask[12]
.sym 111482 soc.cpu.count_instr[43]
.sym 111483 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_O_1_I2[0]
.sym 111484 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_24_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2]
.sym 111485 soc.cpu.instr_rdinstr
.sym 111486 soc.cpu.count_instr[9]
.sym 111487 soc.cpu.instr_rdcycleh
.sym 111488 soc.cpu.count_cycle[41]
.sym 111489 soc.cpu.instr_retirq
.sym 111490 soc.cpu.cpuregs_rs1[12]
.sym 111491 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_23_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2[2]
.sym 111492 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_23_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2[3]
.sym 111494 soc.cpu.count_instr[41]
.sym 111495 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_O_1_I2[0]
.sym 111496 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_26_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2]
.sym 111497 soc.cpu.instr_timer_SB_LUT4_I3_O[0]
.sym 111498 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[13]
.sym 111499 soc.cpu.cpuregs_rs1[13]
.sym 111500 soc.cpu.instr_timer_SB_LUT4_I3_O[3]
.sym 111501 soc.cpu.instr_maskirq
.sym 111502 soc.cpu.irq_mask[12]
.sym 111503 soc.cpu.instr_timer
.sym 111504 soc.cpu.timer[12]
.sym 111505 soc.cpu.latched_compr_SB_LUT4_I1_O[3]
.sym 111506 soc.cpu.latched_branch_SB_LUT4_I2_I1[3]
.sym 111507 soc.cpu.cpuregs.wdata_SB_LUT4_O_27_I2[2]
.sym 111508 soc.cpu.cpuregs.wdata_SB_LUT4_O_27_I2[3]
.sym 111509 soc.cpu.instr_retirq_SB_LUT4_I2_O[0]
.sym 111510 soc.cpu.count_cycle[9]
.sym 111511 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_26_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 111512 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_O_1_I2[3]
.sym 111513 soc.cpu.instr_timer_SB_LUT4_I3_O[0]
.sym 111514 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[14]
.sym 111515 soc.cpu.cpuregs_rs1[14]
.sym 111516 soc.cpu.instr_timer_SB_LUT4_I3_O[3]
.sym 111517 soc.cpu.instr_timer_SB_LUT4_I3_O[0]
.sym 111518 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I1[9]
.sym 111519 soc.cpu.cpuregs_rs1[9]
.sym 111520 soc.cpu.instr_timer_SB_LUT4_I3_O[3]
.sym 111523 soc.cpu.irq_mask[10]
.sym 111524 soc.cpu.irq_pending[10]
.sym 111525 soc.cpu.irq_mask[9]
.sym 111526 soc.cpu.instr_maskirq
.sym 111527 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_26_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2[2]
.sym 111528 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_26_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2[3]
.sym 111529 soc.cpu.alu_out_q[8]
.sym 111530 soc.cpu.reg_out[8]
.sym 111531 soc.cpu.latched_stalu
.sym 111532 soc.cpu.latched_store_SB_LUT4_I3_O[0]
.sym 111535 soc.cpu.instr_timer
.sym 111536 soc.cpu.timer[9]
.sym 111537 soc.cpu.cpu_state[3]
.sym 111538 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_O_I1[6]
.sym 111539 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_10_I2_SB_LUT4_O_I2[1]
.sym 111540 soc.cpu.irq_pending[6]
.sym 111542 soc.cpu.irq_pending[10]
.sym 111543 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_10_I2_SB_LUT4_O_I2[1]
.sym 111544 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_25_I1_SB_LUT4_O_1_I3[2]
.sym 111545 soc.cpu.alu_out_q[8]
.sym 111546 soc.cpu.reg_out[8]
.sym 111547 soc.cpu.latched_stalu
.sym 111548 soc.cpu.latched_store_SB_LUT4_I3_1_O[3]
.sym 111549 soc.cpu.cpuregs_rs1[12]
.sym 111553 soc.cpu.alu_out_q[5]
.sym 111554 soc.cpu.reg_out[5]
.sym 111555 soc.cpu.latched_stalu
.sym 111556 soc.cpu.latched_store_SB_LUT4_I3_1_O[3]
.sym 111557 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[4]
.sym 111561 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[0]
.sym 111562 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_26_I3[1]
.sym 111563 soc.cpu.cpuregs.wdata_SB_LUT4_O_26_I2_SB_LUT4_O_I2[3]
.sym 111564 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 111565 soc.cpu.latched_compr_SB_LUT4_I1_O[2]
.sym 111566 soc.cpu.latched_branch_SB_LUT4_I2_I1[3]
.sym 111567 soc.cpu.cpuregs.wdata_SB_LUT4_O_28_I2[2]
.sym 111568 soc.cpu.cpuregs.wdata_SB_LUT4_O_28_I2[3]
.sym 111570 soc.cpu.irq_mask[12]
.sym 111571 soc.cpu.irq_pending[12]
.sym 111572 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 111573 soc.cpu.cpuregs_rs1[9]
.sym 111574 soc.cpu.instr_retirq
.sym 111575 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_26_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 111576 soc.cpu.cpu_state[2]
.sym 111577 soc.cpu.alu_out_q[5]
.sym 111578 soc.cpu.reg_out[5]
.sym 111579 soc.cpu.latched_stalu
.sym 111580 soc.cpu.latched_store_SB_LUT4_I3_O[0]
.sym 111581 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[0]
.sym 111582 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_28_I3[1]
.sym 111583 soc.cpu.cpuregs.wdata_SB_LUT4_O_18_I2_SB_LUT4_O_I2[1]
.sym 111584 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 111585 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[10]
.sym 111590 soc.cpu.latched_store_SB_LUT4_I1_O[0]
.sym 111591 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_25_I3[1]
.sym 111592 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_25_I3[2]
.sym 111593 soc.cpu.cpuregs.wdata_SB_LUT4_O_26_I2_SB_LUT4_O_I2[0]
.sym 111594 soc.cpu.cpuregs.wdata_SB_LUT4_O_26_I2_SB_LUT4_O_I2[1]
.sym 111595 soc.cpu.cpuregs.wdata_SB_LUT4_O_26_I2_SB_LUT4_O_I2[2]
.sym 111596 soc.cpu.cpuregs.wdata_SB_LUT4_O_26_I2_SB_LUT4_O_I2[3]
.sym 111597 soc.cpu.cpu_state[3]
.sym 111598 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_O_I1[9]
.sym 111599 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_10_I2_SB_LUT4_O_I2[1]
.sym 111600 soc.cpu.irq_pending[9]
.sym 111601 soc.cpu.cpuregs.wdata_SB_LUT4_O_5_I2_SB_LUT4_O_I2[0]
.sym 111602 soc.cpu.cpuregs.wdata_SB_LUT4_O_5_I2_SB_LUT4_O_I2[1]
.sym 111603 soc.cpu.cpuregs.wdata_SB_LUT4_O_5_I2_SB_LUT4_O_I2[2]
.sym 111604 soc.cpu.cpuregs.wdata_SB_LUT4_O_5_I2_SB_LUT4_O_I2[3]
.sym 111605 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[0]
.sym 111606 soc.cpu.latched_store_SB_LUT4_I1_O[1]
.sym 111607 soc.cpu.cpuregs.wdata_SB_LUT4_O_30_I2_SB_LUT4_O_I2[3]
.sym 111608 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 111609 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[5]
.sym 111613 soc.cpu.alu_out_q[11]
.sym 111614 soc.cpu.latched_store_SB_LUT4_I3_1_O[1]
.sym 111615 soc.cpu.latched_stalu
.sym 111616 soc.cpu.latched_store_SB_LUT4_I3_1_O[3]
.sym 111617 soc.cpu.cpu_state[3]
.sym 111618 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_5_I1_SB_LUT4_O_2_I2[1]
.sym 111619 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_5_I1_SB_LUT4_O_2_I2[2]
.sym 111620 soc.cpu.cpu_state[2]
.sym 111622 soc.cpu.latched_store_SB_LUT4_I1_O[0]
.sym 111623 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_29_I3[1]
.sym 111624 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_29_I3[2]
.sym 111625 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[13]
.sym 111629 soc.cpu.alu_out_q[14]
.sym 111630 soc.cpu.reg_out[14]
.sym 111631 soc.cpu.latched_stalu
.sym 111632 soc.cpu.latched_store_SB_LUT4_I3_O[0]
.sym 111633 soc.cpu.alu_out_q[14]
.sym 111634 soc.cpu.reg_out[14]
.sym 111635 soc.cpu.latched_stalu
.sym 111636 soc.cpu.latched_store_SB_LUT4_I3_1_O[3]
.sym 111637 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[0]
.sym 111638 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_18_I3[1]
.sym 111639 soc.cpu.cpuregs.wdata_SB_LUT4_O_5_I2_SB_LUT4_O_I2[1]
.sym 111640 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 111641 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[0]
.sym 111642 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_17_I3[1]
.sym 111643 soc.cpu.cpuregs.wdata_SB_LUT4_O_26_I2_SB_LUT4_O_I2[1]
.sym 111644 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 111645 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[1]
.sym 111650 soc.cpu.decoded_imm[0]
.sym 111651 soc.cpu.reg_next_pc[0]
.sym 111654 soc.cpu.decoded_imm[1]
.sym 111655 soc.cpu.reg_pc[1]
.sym 111656 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_O_I3[1]
.sym 111658 soc.cpu.decoded_imm[2]
.sym 111659 soc.cpu.reg_pc[2]
.sym 111660 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 111662 soc.cpu.decoded_imm[3]
.sym 111663 soc.cpu.reg_pc[3]
.sym 111664 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 111666 soc.cpu.decoded_imm[4]
.sym 111667 soc.cpu.reg_pc[4]
.sym 111668 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_O_I3[4]
.sym 111670 soc.cpu.decoded_imm[5]
.sym 111671 soc.cpu.reg_pc[5]
.sym 111672 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_O_I3[5]
.sym 111674 soc.cpu.decoded_imm[6]
.sym 111675 soc.cpu.reg_pc[6]
.sym 111676 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_O_I3[6]
.sym 111678 soc.cpu.decoded_imm[7]
.sym 111679 soc.cpu.reg_pc[7]
.sym 111680 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_O_I3[7]
.sym 111682 soc.cpu.decoded_imm[8]
.sym 111683 soc.cpu.reg_pc[8]
.sym 111684 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_O_I3[8]
.sym 111686 soc.cpu.decoded_imm[9]
.sym 111687 soc.cpu.reg_pc[9]
.sym 111688 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_O_I3[9]
.sym 111690 soc.cpu.decoded_imm[10]
.sym 111691 soc.cpu.reg_pc[10]
.sym 111692 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_O_I3[10]
.sym 111694 soc.cpu.decoded_imm[11]
.sym 111695 soc.cpu.reg_pc[11]
.sym 111696 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_O_I3[11]
.sym 111698 soc.cpu.decoded_imm[12]
.sym 111699 soc.cpu.reg_pc[12]
.sym 111700 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_O_I3[12]
.sym 111702 soc.cpu.decoded_imm[13]
.sym 111703 soc.cpu.reg_pc[13]
.sym 111704 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_O_I3[13]
.sym 111706 soc.cpu.decoded_imm[14]
.sym 111707 soc.cpu.reg_pc[14]
.sym 111708 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_O_I3[14]
.sym 111710 soc.cpu.decoded_imm[15]
.sym 111711 soc.cpu.reg_pc[15]
.sym 111712 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_O_I3[15]
.sym 111714 soc.cpu.decoded_imm[16]
.sym 111715 soc.cpu.reg_pc[16]
.sym 111716 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_O_I3[16]
.sym 111718 soc.cpu.decoded_imm[17]
.sym 111719 soc.cpu.reg_pc[17]
.sym 111720 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_O_I3[17]
.sym 111722 soc.cpu.decoded_imm[18]
.sym 111723 soc.cpu.reg_pc[18]
.sym 111724 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_O_I3[18]
.sym 111726 soc.cpu.decoded_imm[19]
.sym 111727 soc.cpu.reg_pc[19]
.sym 111728 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_O_I3[19]
.sym 111730 soc.cpu.decoded_imm[20]
.sym 111731 soc.cpu.reg_pc[20]
.sym 111732 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_O_I3[20]
.sym 111734 soc.cpu.decoded_imm[21]
.sym 111735 soc.cpu.reg_pc[21]
.sym 111736 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_O_I3[21]
.sym 111738 soc.cpu.decoded_imm[22]
.sym 111739 soc.cpu.reg_pc[22]
.sym 111740 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_O_I3[22]
.sym 111742 soc.cpu.decoded_imm[23]
.sym 111743 soc.cpu.reg_pc[23]
.sym 111744 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_O_I3[23]
.sym 111746 soc.cpu.decoded_imm[24]
.sym 111747 soc.cpu.reg_pc[24]
.sym 111748 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_O_I3[24]
.sym 111750 soc.cpu.decoded_imm[25]
.sym 111751 soc.cpu.reg_pc[25]
.sym 111752 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_O_I3[25]
.sym 111754 soc.cpu.decoded_imm[26]
.sym 111755 soc.cpu.reg_pc[26]
.sym 111756 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_O_I3[26]
.sym 111758 soc.cpu.decoded_imm[27]
.sym 111759 soc.cpu.reg_pc[27]
.sym 111760 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_O_I3[27]
.sym 111762 soc.cpu.decoded_imm[28]
.sym 111763 soc.cpu.reg_pc[28]
.sym 111764 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_O_I3[28]
.sym 111766 soc.cpu.decoded_imm[29]
.sym 111767 soc.cpu.reg_pc[29]
.sym 111768 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_O_I3[29]
.sym 111770 soc.cpu.decoded_imm[30]
.sym 111771 soc.cpu.reg_pc[30]
.sym 111772 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_O_I3[30]
.sym 111774 soc.cpu.decoded_imm[31]
.sym 111775 soc.cpu.reg_pc[31]
.sym 111776 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_O_I3[31]
.sym 111777 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[29]
.sym 111781 soc.cpu.pcpi_rs1[30]
.sym 111782 soc.cpu.cpu_state[4]
.sym 111783 soc.cpu.cpu_state[3]
.sym 111784 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_O_I1[30]
.sym 111785 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[16]
.sym 111789 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[30]
.sym 111793 soc.cpu.compressed_instr_SB_LUT4_I1_O[13]
.sym 111794 soc.cpu.reg_next_pc_SB_DFFESR_Q_9_D_SB_LUT4_O_I0_SB_LUT4_O_I1[13]
.sym 111795 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[1]
.sym 111796 soc.cpu.instr_waitirq_SB_LUT4_I2_O[3]
.sym 111797 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[24]
.sym 111801 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[13]
.sym 111802 soc.cpu.compressed_instr_SB_LUT4_I1_O[13]
.sym 111803 soc.cpu.instr_waitirq_SB_LUT4_I2_O[3]
.sym 111804 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O[1]
.sym 111805 soc.cpu.reg_next_pc_SB_DFFESR_Q_16_D_SB_LUT4_O_I0[0]
.sym 111806 soc.cpu.reg_next_pc_SB_DFFESR_Q_16_D_SB_LUT4_O_I0[1]
.sym 111807 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[13]
.sym 111808 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O[2]
.sym 111809 soc.cpu.cpu_state[3]
.sym 111810 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_O_I1[25]
.sym 111811 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_10_I2_SB_LUT4_O_I2[1]
.sym 111812 soc.cpu.irq_pending[25]
.sym 111813 soc.cpu.irq_pending[22]
.sym 111814 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_10_I2_SB_LUT4_O_I2[1]
.sym 111815 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_14_I1_SB_LUT4_O_I2[2]
.sym 111816 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_14_I1_SB_LUT4_O_I2[3]
.sym 111817 soc.cpu.alu_out_SB_LUT4_O_29_I1[1]
.sym 111818 soc.cpu.cpu_state[4]
.sym 111819 soc.cpu.cpu_state[3]
.sym 111820 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_O_I1[22]
.sym 111821 soc.cpu.cpu_state[3]
.sym 111822 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_O_I1[16]
.sym 111823 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_10_I2_SB_LUT4_O_I2[1]
.sym 111824 soc.cpu.do_waitirq_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_2_I3[0]
.sym 111825 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_18_I1_SB_LUT4_O_I2[0]
.sym 111826 soc.cpu.cpu_state[3]
.sym 111827 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_18_I1_SB_LUT4_O_I2[2]
.sym 111828 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_18_I1_SB_LUT4_O_I2[3]
.sym 111829 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[10]
.sym 111830 soc.cpu.compressed_instr_SB_LUT4_I1_O[10]
.sym 111831 soc.cpu.instr_waitirq_SB_LUT4_I2_O[3]
.sym 111832 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O[1]
.sym 111834 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_11_I1[0]
.sym 111835 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_11_I1[1]
.sym 111836 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_11_I1[2]
.sym 111837 soc.cpu.cpu_state[4]
.sym 111838 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_11_I1_SB_LUT4_O_1_I2[1]
.sym 111839 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_11_I1_SB_LUT4_O_1_I2[2]
.sym 111840 soc.cpu.cpu_state[2]
.sym 111841 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_9_I2_SB_LUT4_O_I2[0]
.sym 111842 soc.cpu.cpu_state[4]
.sym 111843 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_9_I2_SB_LUT4_O_I2[2]
.sym 111844 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_9_I2_SB_LUT4_O_I2[3]
.sym 111845 soc.cpu.cpu_state[3]
.sym 111846 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_O_I1[24]
.sym 111847 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_10_I2_SB_LUT4_O_I2[1]
.sym 111848 soc.cpu.do_waitirq_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I2[0]
.sym 111849 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_8_I2_SB_LUT4_O_I2[0]
.sym 111850 soc.cpu.cpu_state[3]
.sym 111851 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_8_I2_SB_LUT4_O_I2[2]
.sym 111852 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_8_I2_SB_LUT4_O_I2[3]
.sym 111853 soc.cpu.cpu_state[3]
.sym 111854 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_O_I1[28]
.sym 111855 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_10_I2_SB_LUT4_O_I2[1]
.sym 111856 soc.cpu.irq_pending[28]
.sym 111857 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I2_SB_LUT4_O_I2[0]
.sym 111858 soc.cpu.cpu_state[4]
.sym 111859 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I2_SB_LUT4_O_I2[2]
.sym 111860 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I2_SB_LUT4_O_I2[3]
.sym 111861 soc.cpu.cpu_state[4]
.sym 111862 soc.cpu.pcpi_rs1[29]
.sym 111863 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_10_I2_SB_LUT4_O_I2[1]
.sym 111864 soc.cpu.irq_pending[29]
.sym 111865 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I0[0]
.sym 111866 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I0[1]
.sym 111867 soc.cpu.cpu_state[2]
.sym 111868 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I0[3]
.sym 111869 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[26]
.sym 111874 soc.cpu.latched_store_SB_LUT4_I1_O[0]
.sym 111875 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_13_I3[1]
.sym 111876 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_13_I3[2]
.sym 111878 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_7_I1[0]
.sym 111879 soc.cpu.cpu_state[2]
.sym 111880 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_7_I1[2]
.sym 111881 soc.cpu.alu_out_q[18]
.sym 111882 soc.cpu.reg_out[18]
.sym 111883 soc.cpu.latched_stalu
.sym 111884 soc.cpu.latched_store_SB_LUT4_I3_O[0]
.sym 111885 soc.cpu.alu_out_q[16]
.sym 111886 soc.cpu.reg_out[16]
.sym 111887 soc.cpu.latched_stalu
.sym 111888 soc.cpu.latched_store_SB_LUT4_I3_O[0]
.sym 111889 soc.cpu.alu_out_q[16]
.sym 111890 soc.cpu.reg_out[16]
.sym 111891 soc.cpu.latched_stalu
.sym 111892 soc.cpu.latched_store_SB_LUT4_I3_1_O[3]
.sym 111897 soc.cpu.alu_out_q[18]
.sym 111898 soc.cpu.reg_out[18]
.sym 111899 soc.cpu.latched_stalu
.sym 111900 soc.cpu.latched_store_SB_LUT4_I3_1_O[3]
.sym 111902 soc.cpu.latched_store_SB_LUT4_I1_O[0]
.sym 111903 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_15_I3[1]
.sym 111904 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_15_I3[2]
.sym 111905 soc.cpu.alu_out_q[17]
.sym 111906 soc.cpu.reg_out[17]
.sym 111907 soc.cpu.latched_stalu
.sym 111908 soc.cpu.latched_store_SB_LUT4_I3_O[0]
.sym 111909 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[0]
.sym 111910 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_2_I3[1]
.sym 111911 soc.cpu.cpuregs.wdata_SB_LUT4_O_5_I2_SB_LUT4_O_I2[0]
.sym 111912 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 111913 soc.cpu.alu_out_q[17]
.sym 111914 soc.cpu.reg_out[17]
.sym 111915 soc.cpu.latched_stalu
.sym 111916 soc.cpu.latched_store_SB_LUT4_I3_1_O[3]
.sym 111919 soc.cpu.irq_mask[29]
.sym 111920 soc.cpu.irq_pending[29]
.sym 111922 soc.cpu.latched_store_SB_LUT4_I1_O[0]
.sym 111923 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_14_I3[1]
.sym 111924 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_14_I3[2]
.sym 111925 soc.cpu.alu_out_q[30]
.sym 111926 soc.cpu.reg_out[30]
.sym 111927 soc.cpu.latched_stalu
.sym 111928 soc.cpu.latched_store_SB_LUT4_I3_O[0]
.sym 111929 soc.cpu.alu_out_q[30]
.sym 111930 soc.cpu.reg_out[30]
.sym 111931 soc.cpu.latched_stalu
.sym 111932 soc.cpu.latched_store_SB_LUT4_I3_1_O[3]
.sym 111934 soc.cpu.latched_store_SB_LUT4_I1_O[0]
.sym 111935 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_1_I3[1]
.sym 111936 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_1_I3[2]
.sym 111937 soc.cpu.alu_out_q[27]
.sym 111938 soc.cpu.reg_out[27]
.sym 111939 soc.cpu.latched_stalu
.sym 111940 soc.cpu.latched_store_SB_LUT4_I3_1_O[3]
.sym 111941 soc.cpu.alu_out_q[25]
.sym 111942 soc.cpu.reg_out[25]
.sym 111943 soc.cpu.latched_stalu
.sym 111944 soc.cpu.latched_store_SB_LUT4_I3_1_O[3]
.sym 111947 soc.cpu.irq_pending[29]
.sym 111948 soc.cpu.irq_mask[29]
.sym 111950 soc.cpu.latched_store_SB_LUT4_I1_O[0]
.sym 111951 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_4_I3[1]
.sym 111952 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_4_I3[2]
.sym 111953 soc.cpu.alu_out_q[25]
.sym 111954 soc.cpu.reg_out[25]
.sym 111955 soc.cpu.latched_stalu
.sym 111956 soc.cpu.latched_store_SB_LUT4_I3_O[0]
.sym 111958 soc.cpu.instr_timer
.sym 111959 soc.cpu.instr_retirq
.sym 111960 soc.cpu.instr_maskirq
.sym 111962 soc.cpu.latched_store_SB_LUT4_I1_O[0]
.sym 111963 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_7_I3[1]
.sym 111964 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_7_I3[2]
.sym 111965 soc.cpu.alu_out_q[24]
.sym 111966 soc.cpu.reg_out[24]
.sym 111967 soc.cpu.latched_stalu
.sym 111968 soc.cpu.latched_store_SB_LUT4_I3_1_O[3]
.sym 111970 soc.cpu.latched_store_SB_LUT4_I1_O[0]
.sym 111971 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_5_I3[1]
.sym 111972 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_5_I3[2]
.sym 111973 soc.cpu.alu_out_q[31]
.sym 111974 soc.cpu.reg_out[31]
.sym 111975 soc.cpu.latched_stalu
.sym 111976 soc.cpu.latched_store_SB_LUT4_I3_O[0]
.sym 111978 soc.cpu.latched_store_SB_LUT4_I1_O[0]
.sym 111979 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_I3[1]
.sym 111980 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_I3[2]
.sym 111982 soc.cpu.instr_rdcycleh
.sym 111983 soc.cpu.instr_rdcycle_SB_LUT4_I2_I3_SB_LUT4_O_1_I2[0]
.sym 111984 soc.cpu.instr_rdinstr
.sym 111985 soc.cpu.alu_out_q[24]
.sym 111986 soc.cpu.reg_out[24]
.sym 111987 soc.cpu.latched_stalu
.sym 111988 soc.cpu.latched_store_SB_LUT4_I3_O[0]
.sym 111989 soc.cpu.alu_out_q[26]
.sym 111990 soc.cpu.reg_out[26]
.sym 111991 soc.cpu.latched_stalu
.sym 111992 soc.cpu.latched_store_SB_LUT4_I3_1_O[3]
.sym 111993 soc.cpu.alu_out_q[31]
.sym 111994 soc.cpu.reg_out[31]
.sym 111995 soc.cpu.latched_stalu
.sym 111996 soc.cpu.latched_store_SB_LUT4_I3_1_O[3]
.sym 111997 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[25]
.sym 112033 iomem_wdata[4]
.sym 112037 iomem_wdata[7]
.sym 112041 gpio_out[8]
.sym 112042 gpio_out[12]
.sym 112043 display.refresh_tick_SB_DFFSR_C_Q[2]
.sym 112044 display.refresh_tick_SB_DFFSR_C_Q[3]
.sym 112045 iomem_wdata[6]
.sym 112053 DBG[3]$SB_IO_OUT
.sym 112054 gpio_out[7]
.sym 112055 display.refresh_tick_SB_DFFSR_C_Q[2]
.sym 112056 display.refresh_tick_SB_DFFSR_C_Q_SB_LUT4_I2_3_O[3]
.sym 112057 DBG[2]$SB_IO_OUT
.sym 112058 gpio_out[6]
.sym 112059 display.refresh_tick_SB_DFFSR_C_Q[2]
.sym 112060 display.refresh_tick_SB_DFFSR_C_Q_SB_LUT4_I2_1_O[3]
.sym 112061 DBG[0]$SB_IO_OUT
.sym 112062 gpio_out[4]
.sym 112063 display.refresh_tick_SB_DFFSR_C_Q[2]
.sym 112064 display.refresh_tick_SB_DFFSR_C_Q_SB_LUT4_I2_7_O[3]
.sym 112085 DBG[1]$SB_IO_OUT
.sym 112086 gpio_out[5]
.sym 112087 display.refresh_tick_SB_DFFSR_C_Q[2]
.sym 112088 display.refresh_tick_SB_DFFSR_C_Q_SB_LUT4_I2_5_O[3]
.sym 112089 iomem_wdata[5]
.sym 112098 soc.simpleuart.send_divcnt[0]
.sym 112103 soc.simpleuart.send_divcnt[1]
.sym 112107 soc.simpleuart.send_divcnt[2]
.sym 112108 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[2]
.sym 112111 soc.simpleuart.send_divcnt[3]
.sym 112112 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[3]
.sym 112115 soc.simpleuart.send_divcnt[4]
.sym 112116 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[4]
.sym 112119 soc.simpleuart.send_divcnt[5]
.sym 112120 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[5]
.sym 112123 soc.simpleuart.send_divcnt[6]
.sym 112124 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[6]
.sym 112127 soc.simpleuart.send_divcnt[7]
.sym 112128 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[7]
.sym 112131 soc.simpleuart.send_divcnt[8]
.sym 112132 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[8]
.sym 112135 soc.simpleuart.send_divcnt[9]
.sym 112136 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[9]
.sym 112139 soc.simpleuart.send_divcnt[10]
.sym 112140 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[10]
.sym 112143 soc.simpleuart.send_divcnt[11]
.sym 112144 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[11]
.sym 112147 soc.simpleuart.send_divcnt[12]
.sym 112148 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[12]
.sym 112151 soc.simpleuart.send_divcnt[13]
.sym 112152 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[13]
.sym 112155 soc.simpleuart.send_divcnt[14]
.sym 112156 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[14]
.sym 112159 soc.simpleuart.send_divcnt[15]
.sym 112160 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[15]
.sym 112163 soc.simpleuart.send_divcnt[16]
.sym 112164 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[16]
.sym 112167 soc.simpleuart.send_divcnt[17]
.sym 112168 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[17]
.sym 112171 soc.simpleuart.send_divcnt[18]
.sym 112172 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[18]
.sym 112175 soc.simpleuart.send_divcnt[19]
.sym 112176 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[19]
.sym 112179 soc.simpleuart.send_divcnt[20]
.sym 112180 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[20]
.sym 112183 soc.simpleuart.send_divcnt[21]
.sym 112184 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[21]
.sym 112187 soc.simpleuart.send_divcnt[22]
.sym 112188 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[22]
.sym 112191 soc.simpleuart.send_divcnt[23]
.sym 112192 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[23]
.sym 112195 soc.simpleuart.send_divcnt[24]
.sym 112196 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[24]
.sym 112199 soc.simpleuart.send_divcnt[25]
.sym 112200 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[25]
.sym 112203 soc.simpleuart.send_divcnt[26]
.sym 112204 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[26]
.sym 112207 soc.simpleuart.send_divcnt[27]
.sym 112208 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[27]
.sym 112211 soc.simpleuart.send_divcnt[28]
.sym 112212 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[28]
.sym 112215 soc.simpleuart.send_divcnt[29]
.sym 112216 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[29]
.sym 112219 soc.simpleuart.send_divcnt[30]
.sym 112220 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[30]
.sym 112223 soc.simpleuart.send_divcnt[31]
.sym 112224 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[31]
.sym 112228 soc.simpleuart.send_divcnt[25]
.sym 112229 iomem_wdata[10]
.sym 112233 iomem_wdata[9]
.sym 112240 soc.simpleuart.send_divcnt[18]
.sym 112244 soc.simpleuart.send_divcnt[16]
.sym 112248 soc.simpleuart.send_divcnt[19]
.sym 112252 soc.simpleuart.send_divcnt[23]
.sym 112256 soc.simpleuart.send_divcnt[22]
.sym 112260 soc.simpleuart.send_divcnt[31]
.sym 112264 soc.simpleuart.send_divcnt[26]
.sym 112267 soc.cpu.irq_pending[4]
.sym 112268 soc.cpu.irq_mask[4]
.sym 112272 soc.simpleuart.send_divcnt[24]
.sym 112276 soc.simpleuart.send_divcnt[29]
.sym 112280 soc.simpleuart.send_divcnt[27]
.sym 112284 soc.simpleuart.send_divcnt[28]
.sym 112288 soc.simpleuart.send_divcnt[30]
.sym 112293 soc.cpu.instr_maskirq
.sym 112294 soc.cpu.irq_mask[7]
.sym 112295 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 112296 soc.cpu.cpu_state[2]
.sym 112305 iomem_wdata[0]
.sym 112314 soc.cpu.irq_mask[7]
.sym 112315 soc.cpu.irq_pending[7]
.sym 112316 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 112318 soc.cpu.irq_mask[4]
.sym 112319 soc.cpu.irq_pending[4]
.sym 112320 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 112321 soc.cpu.cpuregs_rs1[14]
.sym 112326 soc.cpu.irq_pending[4]
.sym 112327 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_10_I2_SB_LUT4_O_I2[1]
.sym 112328 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_29_I1_SB_LUT4_O_I2_SB_LUT4_O_I3[2]
.sym 112329 soc.cpu.pcpi_rs1[4]
.sym 112330 soc.cpu.cpu_state[4]
.sym 112331 soc.cpu.cpu_state[3]
.sym 112332 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_O_I1[4]
.sym 112334 soc.cpu.cpu_state[2]
.sym 112335 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_29_I1_SB_LUT4_O_I2[1]
.sym 112336 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_29_I1_SB_LUT4_O_I2[2]
.sym 112339 soc.cpu.instr_maskirq
.sym 112340 soc.cpu.irq_mask[14]
.sym 112345 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_21_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2[0]
.sym 112346 soc.cpu.instr_timer
.sym 112347 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_21_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2[2]
.sym 112348 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_21_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2[3]
.sym 112349 soc.cpu.cpuregs_rs1[14]
.sym 112350 soc.cpu.instr_retirq
.sym 112351 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_21_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 112352 soc.cpu.cpu_state[2]
.sym 112355 soc.cpu.do_waitirq_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1_I3[0]
.sym 112356 soc.cpu.irq_mask[8]
.sym 112358 soc.cpu.do_waitirq_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1_I3[1]
.sym 112359 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_10_I2_SB_LUT4_O_I2[1]
.sym 112360 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_24_I1_SB_LUT4_O_1_I3[2]
.sym 112361 soc.cpu.cpu_state[4]
.sym 112362 soc.cpu.alu_out_SB_LUT4_O_17_I2_SB_LUT4_O_I3[1]
.sym 112363 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_10_I2_SB_LUT4_O_I2[1]
.sym 112364 soc.cpu.irq_pending[14]
.sym 112367 soc.cpu.irq_mask[14]
.sym 112368 soc.cpu.irq_pending[14]
.sym 112371 soc.cpu.irq_pending[14]
.sym 112372 soc.cpu.irq_mask[14]
.sym 112374 soc.cpu.do_waitirq_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1_I3[0]
.sym 112375 soc.cpu.do_waitirq_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1_I3[1]
.sym 112376 soc.cpu.do_waitirq_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1_I3[2]
.sym 112377 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_21_I2_SB_LUT4_O_I2[0]
.sym 112378 soc.cpu.cpu_state[3]
.sym 112379 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_21_I2_SB_LUT4_O_I2[2]
.sym 112380 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_21_I2_SB_LUT4_O_I2[3]
.sym 112386 soc.cpu.cpuregs_raddr2[2]
.sym 112387 soc.cpu.cpuregs_raddr2[3]
.sym 112388 soc.cpu.cpuregs_raddr2[4]
.sym 112389 soc.cpu.irq_pending[12]
.sym 112390 soc.cpu.irq_pending[13]
.sym 112391 soc.cpu.irq_pending[14]
.sym 112392 soc.cpu.irq_pending[15]
.sym 112393 soc.cpu.instr_retirq
.sym 112394 soc.cpu.cpuregs_rs1[15]
.sym 112395 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_O_1_I2[2]
.sym 112396 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_O_1_I2[3]
.sym 112398 soc.cpu.cpuregs_raddr2[0]
.sym 112399 soc.cpu.cpuregs_raddr2[1]
.sym 112400 soc.cpu.cpuregs.regs.1.0.0_RDATA_8_SB_LUT4_O_I3[2]
.sym 112403 soc.cpu.irq_pending[13]
.sym 112404 soc.cpu.irq_mask[13]
.sym 112407 soc.cpu.irq_mask[13]
.sym 112408 soc.cpu.irq_pending[13]
.sym 112411 soc.cpu.irq_mask[8]
.sym 112412 soc.cpu.do_waitirq_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1_I3[0]
.sym 112413 soc.cpu.instr_maskirq
.sym 112414 soc.cpu.irq_mask[15]
.sym 112415 soc.cpu.instr_timer
.sym 112416 soc.cpu.timer[15]
.sym 112417 soc.cpu.alu_out_SB_LUT4_O_18_I2_SB_LUT4_O_I3[1]
.sym 112418 soc.cpu.cpu_state[4]
.sym 112419 soc.cpu.cpu_state[3]
.sym 112420 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_O_I1[13]
.sym 112421 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_26_I1_SB_LUT4_O_I2[1]
.sym 112422 soc.cpu.cpu_state[4]
.sym 112423 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_I3_SB_LUT4_O_I2[2]
.sym 112424 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_I3_SB_LUT4_O_I2[3]
.sym 112427 soc.cpu.irq_mask[15]
.sym 112428 soc.cpu.irq_pending[15]
.sym 112430 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_28_I3[1]
.sym 112431 soc.cpu.reg_out[3]
.sym 112432 soc.cpu.latched_store_SB_LUT4_I3_1_O[3]
.sym 112435 soc.cpu.irq_pending[15]
.sym 112436 soc.cpu.irq_mask[15]
.sym 112437 soc.cpu.irq_pending[13]
.sym 112438 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_10_I2_SB_LUT4_O_I2[1]
.sym 112439 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_22_I1_SB_LUT4_O_I2[2]
.sym 112440 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_22_I1_SB_LUT4_O_I2[3]
.sym 112441 soc.cpu.cpu_state[3]
.sym 112442 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_O_I1[7]
.sym 112443 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_10_I2_SB_LUT4_O_I2[1]
.sym 112444 soc.cpu.irq_pending[7]
.sym 112446 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_27_I3[1]
.sym 112447 soc.cpu.reg_out[4]
.sym 112448 soc.cpu.latched_store_SB_LUT4_I3_1_O[3]
.sym 112449 soc.cpu.alu_out_q[3]
.sym 112450 soc.cpu.reg_out[3]
.sym 112451 soc.cpu.latched_stalu
.sym 112452 soc.cpu.latched_store_SB_LUT4_I3_1_O[3]
.sym 112453 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[2]
.sym 112458 soc.cpu.latched_store_SB_LUT4_I1_O[0]
.sym 112459 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_27_I3[1]
.sym 112460 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_27_I3[2]
.sym 112461 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[3]
.sym 112465 soc.cpu.alu_out_q[4]
.sym 112466 soc.cpu.reg_out[4]
.sym 112467 soc.cpu.latched_stalu
.sym 112468 soc.cpu.latched_store_SB_LUT4_I3_1_O[3]
.sym 112470 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_27_I3[1]
.sym 112471 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[0]
.sym 112472 soc.cpu.cpuregs.wdata_SB_LUT4_O_27_I2_SB_LUT4_O_I3[2]
.sym 112474 soc.cpu.latched_store_SB_LUT4_I1_O[0]
.sym 112475 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_28_I3[1]
.sym 112476 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_28_I3[2]
.sym 112477 soc.cpu.alu_out_q[4]
.sym 112478 soc.cpu.reg_out[4]
.sym 112479 soc.cpu.latched_stalu
.sym 112480 soc.cpu.latched_store_SB_LUT4_I3_O[0]
.sym 112481 soc.cpu.do_waitirq_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1_I3[0]
.sym 112482 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_10_I2_SB_LUT4_O_I2[1]
.sym 112483 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_27_I1_SB_LUT4_O_1_I2[2]
.sym 112484 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_27_I1_SB_LUT4_O_1_I2[3]
.sym 112485 soc.cpu.alu_out_q[3]
.sym 112486 soc.cpu.reg_out[3]
.sym 112487 soc.cpu.latched_stalu
.sym 112488 soc.cpu.latched_store_SB_LUT4_I3_O[0]
.sym 112490 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_25_I3[1]
.sym 112491 soc.cpu.reg_out[6]
.sym 112492 soc.cpu.latched_store_SB_LUT4_I3_1_O[3]
.sym 112494 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_23_I3[1]
.sym 112495 soc.cpu.reg_out[8]
.sym 112496 soc.cpu.latched_store_SB_LUT4_I3_1_O[3]
.sym 112498 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_4_I0_SB_LUT4_O_1_I3[0]
.sym 112499 soc.cpu.cpu_state[4]
.sym 112500 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_4_I0_SB_LUT4_O_1_I3[2]
.sym 112501 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_4_I0[0]
.sym 112502 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I0_O[3]
.sym 112503 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_4_I0[2]
.sym 112504 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_4_I0[3]
.sym 112506 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_27_I1[0]
.sym 112507 soc.cpu.cpu_state[2]
.sym 112508 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_27_I1[2]
.sym 112509 soc.cpu.pcpi_rs1[8]
.sym 112510 soc.cpu.cpu_state[4]
.sym 112511 soc.cpu.cpu_state[3]
.sym 112512 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_O_I1[8]
.sym 112513 soc.cpu.cpu_state[2]
.sym 112514 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O[1]
.sym 112515 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O[2]
.sym 112516 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O[3]
.sym 112518 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_26_I3[1]
.sym 112519 soc.cpu.reg_out[5]
.sym 112520 soc.cpu.latched_store_SB_LUT4_I3_1_O[3]
.sym 112522 soc.cpu.cpu_state[4]
.sym 112523 soc.cpu.alu_out_SB_LUT4_O_16_I2_SB_LUT4_O_I3[1]
.sym 112524 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_20_I3[2]
.sym 112525 soc.cpu.alu_out_q[7]
.sym 112526 soc.cpu.reg_out[7]
.sym 112527 soc.cpu.latched_stalu
.sym 112528 soc.cpu.latched_store_SB_LUT4_I3_O[0]
.sym 112530 soc.cpu.latched_store_SB_LUT4_I1_O[0]
.sym 112531 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_23_I3[1]
.sym 112532 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_23_I3[2]
.sym 112533 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_24_I3[1]
.sym 112534 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[0]
.sym 112535 soc.cpu.cpuregs.wdata_SB_LUT4_O_1_I1_SB_LUT4_O_I2[2]
.sym 112536 soc.cpu.cpuregs.wdata_SB_LUT4_O_1_I1_SB_LUT4_O_I2[3]
.sym 112537 soc.cpu.cpu_state[3]
.sym 112538 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_O_I1[15]
.sym 112539 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_10_I2_SB_LUT4_O_I2[1]
.sym 112540 soc.cpu.irq_pending[15]
.sym 112542 soc.cpu.latched_store_SB_LUT4_I1_O[0]
.sym 112543 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_26_I3[1]
.sym 112544 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_26_I3[2]
.sym 112546 soc.cpu.latched_store_SB_LUT4_I1_O[1]
.sym 112547 soc.cpu.latched_store_SB_LUT4_I3_1_O[1]
.sym 112548 soc.cpu.latched_store_SB_LUT4_I3_1_O[3]
.sym 112549 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I0_O[3]
.sym 112550 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_24_I1[1]
.sym 112551 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_24_I1[2]
.sym 112552 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_24_I1[3]
.sym 112553 soc.cpu.alu_out_q[7]
.sym 112554 soc.cpu.reg_out[7]
.sym 112555 soc.cpu.latched_stalu
.sym 112556 soc.cpu.latched_store_SB_LUT4_I3_1_O[3]
.sym 112557 soc.cpu.pcpi_rs1[11]
.sym 112558 soc.cpu.cpu_state[4]
.sym 112559 soc.cpu.cpu_state[3]
.sym 112560 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_O_I1[11]
.sym 112562 soc.cpu.latched_store_SB_LUT4_I1_O[0]
.sym 112563 soc.cpu.latched_store_SB_LUT4_I1_O[1]
.sym 112564 soc.cpu.latched_store_SB_LUT4_I1_O[2]
.sym 112565 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[0]
.sym 112566 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_23_I3[1]
.sym 112567 soc.cpu.cpuregs.wdata_SB_LUT4_O_26_I2_SB_LUT4_O_I2[0]
.sym 112568 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 112570 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_16_I3[1]
.sym 112571 soc.cpu.reg_out[15]
.sym 112572 soc.cpu.latched_store_SB_LUT4_I3_1_O[3]
.sym 112574 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_29_I3[1]
.sym 112575 soc.cpu.reg_out[2]
.sym 112576 soc.cpu.latched_store_SB_LUT4_I3_1_O[3]
.sym 112577 soc.cpu.alu_out_q[1]
.sym 112578 soc.cpu.reg_out[1]
.sym 112579 soc.cpu.latched_stalu
.sym 112580 soc.cpu.latched_store_SB_LUT4_I3_1_O[3]
.sym 112582 soc.cpu.latched_store_SB_LUT4_I1_O[0]
.sym 112583 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_24_I3[1]
.sym 112584 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_24_I3[2]
.sym 112585 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[7]
.sym 112589 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[0]
.sym 112593 soc.cpu.reg_next_pc_SB_DFFESR_Q_26_D_SB_LUT4_O_I0[0]
.sym 112594 soc.cpu.reg_next_pc_SB_DFFESR_Q_26_D_SB_LUT4_O_I0[1]
.sym 112595 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[3]
.sym 112596 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O[2]
.sym 112598 soc.cpu.latched_store_SB_LUT4_I1_O[0]
.sym 112599 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_17_I3[1]
.sym 112600 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_17_I3[2]
.sym 112601 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[6]
.sym 112605 soc.cpu.alu_out_q[1]
.sym 112606 soc.cpu.reg_out[1]
.sym 112607 soc.cpu.latched_stalu
.sym 112608 soc.cpu.latched_store_SB_LUT4_I3_O[0]
.sym 112609 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[3]
.sym 112610 soc.cpu.compressed_instr_SB_LUT4_I1_O[3]
.sym 112611 soc.cpu.instr_waitirq_SB_LUT4_I2_O[3]
.sym 112612 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O[1]
.sym 112613 soc.cpu.compressed_instr_SB_LUT4_I1_O[7]
.sym 112614 soc.cpu.reg_next_pc_SB_DFFESR_Q_9_D_SB_LUT4_O_I0_SB_LUT4_O_I1[7]
.sym 112615 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[1]
.sym 112616 soc.cpu.instr_waitirq_SB_LUT4_I2_O[3]
.sym 112617 soc.cpu.compressed_instr_SB_LUT4_I1_O[1]
.sym 112618 soc.cpu.reg_next_pc_SB_DFFESR_Q_9_D_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 112619 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[1]
.sym 112620 soc.cpu.instr_waitirq_SB_LUT4_I2_O[3]
.sym 112621 soc.cpu.reg_next_pc_SB_DFFESR_Q_22_D_SB_LUT4_O_I0[0]
.sym 112622 soc.cpu.reg_next_pc_SB_DFFESR_Q_22_D_SB_LUT4_O_I0[1]
.sym 112623 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[7]
.sym 112624 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O[2]
.sym 112625 soc.cpu.reg_next_pc_SB_DFFESR_Q_28_D_SB_LUT4_O_I0[0]
.sym 112626 soc.cpu.reg_next_pc_SB_DFFESR_Q_28_D_SB_LUT4_O_I0[1]
.sym 112627 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[1]
.sym 112628 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O[2]
.sym 112629 soc.cpu.compressed_instr_SB_LUT4_I1_O[3]
.sym 112630 soc.cpu.reg_next_pc_SB_DFFESR_Q_9_D_SB_LUT4_O_I0_SB_LUT4_O_I1[3]
.sym 112631 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[1]
.sym 112632 soc.cpu.instr_waitirq_SB_LUT4_I2_O[3]
.sym 112633 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[7]
.sym 112634 soc.cpu.compressed_instr_SB_LUT4_I1_O[7]
.sym 112635 soc.cpu.instr_waitirq_SB_LUT4_I2_O[3]
.sym 112636 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O[1]
.sym 112637 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[1]
.sym 112638 soc.cpu.compressed_instr_SB_LUT4_I1_O[1]
.sym 112639 soc.cpu.instr_waitirq_SB_LUT4_I2_O[3]
.sym 112640 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O[1]
.sym 112642 soc.cpu.compressed_instr
.sym 112643 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[0]
.sym 112646 soc.cpu.compressed_instr_SB_LUT4_I3_O[1]
.sym 112647 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[1]
.sym 112648 soc.cpu.compressed_instr_SB_CARRY_I0_CO[1]
.sym 112651 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[2]
.sym 112652 soc.cpu.compressed_instr_SB_CARRY_I0_CO[2]
.sym 112655 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[3]
.sym 112656 soc.cpu.compressed_instr_SB_CARRY_I0_CO[3]
.sym 112659 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[4]
.sym 112660 soc.cpu.compressed_instr_SB_CARRY_I0_CO[4]
.sym 112663 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[5]
.sym 112664 soc.cpu.compressed_instr_SB_CARRY_I0_CO[5]
.sym 112667 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[6]
.sym 112668 soc.cpu.compressed_instr_SB_CARRY_I0_CO[6]
.sym 112671 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[7]
.sym 112672 soc.cpu.compressed_instr_SB_CARRY_I0_CO[7]
.sym 112675 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[8]
.sym 112676 soc.cpu.compressed_instr_SB_CARRY_I0_CO[8]
.sym 112679 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[9]
.sym 112680 soc.cpu.compressed_instr_SB_CARRY_I0_CO[9]
.sym 112683 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[10]
.sym 112684 soc.cpu.compressed_instr_SB_CARRY_I0_CO[10]
.sym 112687 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[11]
.sym 112688 soc.cpu.compressed_instr_SB_CARRY_I0_CO[11]
.sym 112691 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[12]
.sym 112692 soc.cpu.compressed_instr_SB_CARRY_I0_CO[12]
.sym 112695 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[13]
.sym 112696 soc.cpu.compressed_instr_SB_CARRY_I0_CO[13]
.sym 112699 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[14]
.sym 112700 soc.cpu.compressed_instr_SB_CARRY_I0_CO[14]
.sym 112703 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[15]
.sym 112704 soc.cpu.compressed_instr_SB_CARRY_I0_CO[15]
.sym 112707 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[16]
.sym 112708 soc.cpu.compressed_instr_SB_CARRY_I0_CO[16]
.sym 112711 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[17]
.sym 112712 soc.cpu.compressed_instr_SB_CARRY_I0_CO[17]
.sym 112715 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[18]
.sym 112716 soc.cpu.compressed_instr_SB_CARRY_I0_CO[18]
.sym 112719 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[19]
.sym 112720 soc.cpu.compressed_instr_SB_CARRY_I0_CO[19]
.sym 112723 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[20]
.sym 112724 soc.cpu.compressed_instr_SB_CARRY_I0_CO[20]
.sym 112727 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[21]
.sym 112728 soc.cpu.compressed_instr_SB_CARRY_I0_CO[21]
.sym 112731 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[22]
.sym 112732 soc.cpu.compressed_instr_SB_CARRY_I0_CO[22]
.sym 112735 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[23]
.sym 112736 soc.cpu.compressed_instr_SB_CARRY_I0_CO[23]
.sym 112739 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[24]
.sym 112740 soc.cpu.compressed_instr_SB_CARRY_I0_CO[24]
.sym 112743 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[25]
.sym 112744 soc.cpu.compressed_instr_SB_CARRY_I0_CO[25]
.sym 112747 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[26]
.sym 112748 soc.cpu.compressed_instr_SB_CARRY_I0_CO[26]
.sym 112751 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[27]
.sym 112752 soc.cpu.compressed_instr_SB_CARRY_I0_CO[27]
.sym 112755 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[28]
.sym 112756 soc.cpu.compressed_instr_SB_CARRY_I0_CO[28]
.sym 112759 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[29]
.sym 112760 soc.cpu.compressed_instr_SB_CARRY_I0_CO[29]
.sym 112763 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[30]
.sym 112764 soc.cpu.compressed_instr_SB_CARRY_I0_CO[30]
.sym 112765 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[1]
.sym 112766 soc.cpu.decoded_imm_j[10]
.sym 112767 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O[0]
.sym 112768 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1[0]
.sym 112770 soc.cpu.reg_next_pc_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[0]
.sym 112771 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[14]
.sym 112772 soc.cpu.reg_next_pc_SB_DFFESR_Q_15_D_SB_LUT4_O_I3[2]
.sym 112773 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O[1]
.sym 112774 soc.cpu.compressed_instr_SB_LUT4_I1_O[14]
.sym 112775 soc.cpu.reg_next_pc_SB_DFFESR_Q_15_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 112776 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O[2]
.sym 112777 soc.cpu.compressed_instr_SB_LUT4_I1_O[14]
.sym 112778 soc.cpu.reg_next_pc_SB_DFFESR_Q_9_D_SB_LUT4_O_I0_SB_LUT4_O_I1[14]
.sym 112779 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[1]
.sym 112780 soc.cpu.instr_waitirq_SB_LUT4_I2_O[3]
.sym 112781 soc.cpu.reg_next_pc_SB_DFFESR_Q_19_D_SB_LUT4_O_I0[0]
.sym 112782 soc.cpu.reg_next_pc_SB_DFFESR_Q_19_D_SB_LUT4_O_I0[1]
.sym 112783 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[10]
.sym 112784 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O[2]
.sym 112785 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[27]
.sym 112789 soc.cpu.compressed_instr_SB_LUT4_I1_O[10]
.sym 112790 soc.cpu.reg_next_pc_SB_DFFESR_Q_9_D_SB_LUT4_O_I0_SB_LUT4_O_I1[10]
.sym 112791 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[1]
.sym 112792 soc.cpu.instr_waitirq_SB_LUT4_I2_O[3]
.sym 112793 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O[1]
.sym 112794 soc.cpu.compressed_instr_SB_LUT4_I1_O[12]
.sym 112795 soc.cpu.reg_next_pc_SB_DFFESR_Q_17_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 112796 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O[2]
.sym 112797 soc.cpu.compressed_instr_SB_LUT4_I1_O[12]
.sym 112798 soc.cpu.reg_next_pc_SB_DFFESR_Q_9_D_SB_LUT4_O_I0_SB_LUT4_O_I1[12]
.sym 112799 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[1]
.sym 112800 soc.cpu.instr_waitirq_SB_LUT4_I2_O[3]
.sym 112801 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_2_I2[0]
.sym 112802 soc.cpu.cpu_state[3]
.sym 112803 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_2_I2[2]
.sym 112804 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_2_I2[3]
.sym 112805 soc.cpu.cpu_state[4]
.sym 112806 soc.cpu.pcpi_rs1[31]
.sym 112807 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_10_I2_SB_LUT4_O_I2[1]
.sym 112808 soc.cpu.irq_pending[31]
.sym 112809 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_10_I2_SB_LUT4_O_I2[1]
.sym 112810 soc.cpu.irq_pending[30]
.sym 112811 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_1_I2[2]
.sym 112812 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_1_I2[3]
.sym 112813 soc.cpu.alu_out_q[22]
.sym 112814 soc.cpu.reg_out[22]
.sym 112815 soc.cpu.latched_stalu
.sym 112816 soc.cpu.latched_store_SB_LUT4_I3_O[0]
.sym 112818 soc.cpu.latched_store_SB_LUT4_I1_O[0]
.sym 112819 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_9_I3[1]
.sym 112820 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_9_I3[2]
.sym 112822 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_10_I2_SB_LUT4_O_I2[1]
.sym 112823 soc.cpu.irq_pending[18]
.sym 112824 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_17_I3[2]
.sym 112825 soc.cpu.alu_out_q[22]
.sym 112826 soc.cpu.reg_out[22]
.sym 112827 soc.cpu.latched_stalu
.sym 112828 soc.cpu.latched_store_SB_LUT4_I3_1_O[3]
.sym 112829 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_7_I1_SB_LUT4_O_1_I2[0]
.sym 112830 soc.cpu.cpu_state[3]
.sym 112831 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_7_I1_SB_LUT4_O_1_I2[2]
.sym 112832 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_7_I1_SB_LUT4_O_1_I2[3]
.sym 112833 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[28]
.sym 112837 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[21]
.sym 112841 soc.cpu.compressed_instr_SB_LUT4_I1_O[26]
.sym 112842 soc.cpu.reg_next_pc_SB_DFFESR_Q_9_D_SB_LUT4_O_I0_SB_LUT4_O_I1[26]
.sym 112843 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[1]
.sym 112844 soc.cpu.instr_waitirq_SB_LUT4_I2_O[3]
.sym 112846 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_13_I3[1]
.sym 112847 soc.cpu.reg_out[18]
.sym 112848 soc.cpu.latched_store_SB_LUT4_I3_1_O[3]
.sym 112849 soc.cpu.compressed_instr_SB_LUT4_I1_O[29]
.sym 112850 soc.cpu.reg_next_pc_SB_DFFESR_Q_9_D_SB_LUT4_O_I0_SB_LUT4_O_I1[29]
.sym 112851 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[1]
.sym 112852 soc.cpu.instr_waitirq_SB_LUT4_I2_O[3]
.sym 112853 soc.cpu.compressed_instr_SB_LUT4_I1_O[23]
.sym 112854 soc.cpu.reg_next_pc_SB_DFFESR_Q_9_D_SB_LUT4_O_I0_SB_LUT4_O_I1[23]
.sym 112855 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[1]
.sym 112856 soc.cpu.instr_waitirq_SB_LUT4_I2_O[3]
.sym 112858 soc.cpu.compressed_instr_SB_LUT4_I1_O[29]
.sym 112859 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O[1]
.sym 112860 soc.cpu.reg_next_pc_SB_DFFESR_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 112862 soc.cpu.compressed_instr_SB_LUT4_I1_O[26]
.sym 112863 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O[1]
.sym 112864 soc.cpu.reg_next_pc_SB_DFFESR_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 112865 soc.cpu.alu_out_q[29]
.sym 112866 soc.cpu.reg_out[29]
.sym 112867 soc.cpu.latched_stalu
.sym 112868 soc.cpu.latched_store_SB_LUT4_I3_O[0]
.sym 112870 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_4_I3[1]
.sym 112871 soc.cpu.reg_out[27]
.sym 112872 soc.cpu.latched_store_SB_LUT4_I3_1_O[3]
.sym 112874 soc.cpu.latched_store_SB_LUT4_I1_O[0]
.sym 112875 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_2_I3[1]
.sym 112876 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_2_I3[2]
.sym 112878 soc.cpu.reg_next_pc_SB_DFFESR_Q_1_D_SB_LUT4_O_I1[0]
.sym 112879 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[29]
.sym 112880 soc.cpu.reg_next_pc_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[0]
.sym 112881 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O[1]
.sym 112882 soc.cpu.compressed_instr_SB_LUT4_I1_O[23]
.sym 112883 soc.cpu.reg_next_pc_SB_DFFESR_Q_7_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 112884 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O[2]
.sym 112886 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_1_I3[1]
.sym 112887 soc.cpu.reg_out[30]
.sym 112888 soc.cpu.latched_store_SB_LUT4_I3_1_O[3]
.sym 112889 soc.cpu.alu_out_q[29]
.sym 112890 soc.cpu.reg_out[29]
.sym 112891 soc.cpu.latched_stalu
.sym 112892 soc.cpu.latched_store_SB_LUT4_I3_1_O[3]
.sym 112894 soc.cpu.reg_next_pc_SB_DFFESR_Q_4_D_SB_LUT4_O_I1[0]
.sym 112895 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[26]
.sym 112896 soc.cpu.reg_next_pc_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[0]
.sym 112897 soc.cpu.compressed_instr_SB_LUT4_I1_O[27]
.sym 112898 soc.cpu.reg_next_pc_SB_DFFESR_Q_9_D_SB_LUT4_O_I0_SB_LUT4_O_I1[27]
.sym 112899 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[1]
.sym 112900 soc.cpu.instr_waitirq_SB_LUT4_I2_O[3]
.sym 112902 soc.cpu.latched_store_SB_LUT4_I1_O[0]
.sym 112903 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_3_I3[1]
.sym 112904 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_3_I3[2]
.sym 112905 soc.cpu.alu_out_q[28]
.sym 112906 soc.cpu.reg_out[28]
.sym 112907 soc.cpu.latched_stalu
.sym 112908 soc.cpu.latched_store_SB_LUT4_I3_O[0]
.sym 112910 soc.cpu.latched_store_SB_LUT4_I1_O[0]
.sym 112911 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_6_I3[1]
.sym 112912 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_6_I3[2]
.sym 112914 soc.cpu.reg_next_pc_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[0]
.sym 112915 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[23]
.sym 112916 soc.cpu.reg_next_pc_SB_DFFESR_Q_7_D_SB_LUT4_O_I3[2]
.sym 112918 soc.cpu.compressed_instr_SB_LUT4_I1_O[27]
.sym 112919 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O[1]
.sym 112920 soc.cpu.reg_next_pc_SB_DFFESR_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 112921 soc.cpu.alu_out_q[28]
.sym 112922 soc.cpu.reg_out[28]
.sym 112923 soc.cpu.latched_stalu
.sym 112924 soc.cpu.latched_store_SB_LUT4_I3_1_O[3]
.sym 112926 soc.cpu.reg_next_pc_SB_DFFESR_Q_3_D_SB_LUT4_O_I1[0]
.sym 112927 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[27]
.sym 112928 soc.cpu.reg_next_pc_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[0]
.sym 112929 soc.cpu.instr_timer_SB_DFFE_Q_D_SB_LUT4_O_I1[2]
.sym 112930 soc.cpu.instr_timer_SB_DFFE_Q_D_SB_LUT4_O_I1[1]
.sym 112931 soc.cpu.instr_timer_SB_DFFE_Q_D_SB_LUT4_O_I1[3]
.sym 112932 soc.cpu.instr_timer_SB_DFFE_Q_D_SB_LUT4_O_I1[0]
.sym 112933 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_6_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_I1_O[0]
.sym 112934 soc.cpu.instr_timer_SB_DFFE_Q_D_SB_LUT4_O_I1[0]
.sym 112935 soc.cpu.mem_rdata_q[24]
.sym 112936 soc.cpu.instr_timer_SB_DFFE_Q_D_SB_LUT4_O_I1[2]
.sym 112939 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 112940 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 112941 soc.cpu.instr_timer_SB_DFFE_Q_D_SB_LUT4_O_I1[0]
.sym 112942 soc.cpu.instr_timer_SB_DFFE_Q_D_SB_LUT4_O_I1[1]
.sym 112943 soc.cpu.instr_timer_SB_DFFE_Q_D_SB_LUT4_O_I1[2]
.sym 112944 soc.cpu.instr_timer_SB_DFFE_Q_D_SB_LUT4_O_I1[3]
.sym 112945 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_6_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_I1_O[0]
.sym 112946 soc.cpu.mem_rdata_q[24]
.sym 112947 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 112948 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I3[2]
.sym 112949 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_6_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_I1_O[0]
.sym 112950 soc.cpu.mem_rdata_q[24]
.sym 112951 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O[0]
.sym 112952 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I3[2]
.sym 112955 soc.cpu.instr_timer_SB_DFFE_Q_D_SB_LUT4_O_I1[2]
.sym 112956 soc.cpu.instr_timer_SB_DFFE_Q_D_SB_LUT4_O_I1[0]
.sym 112959 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O[0]
.sym 112960 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 112961 display.refresh_tick_SB_DFFSR_C_Q_SB_LUT4_I2_O[3]
.sym 112962 display.refresh_tick_SB_DFFSR_C_Q_SB_LUT4_I2_O[2]
.sym 112963 display.refresh_tick_SB_DFFSR_C_Q_SB_LUT4_I2_O[0]
.sym 112964 display.refresh_tick_SB_DFFSR_C_Q_SB_LUT4_I2_O[1]
.sym 112997 iomem_wdata[8]
.sym 113003 soc.spimemio.valid_SB_LUT4_O_I0_SB_LUT4_I3_O[0]
.sym 113004 iomem_wstrb[1]
.sym 113009 iomem_wdata[12]
.sym 113015 soc.spimemio.valid_SB_LUT4_O_I0_SB_LUT4_I3_O[0]
.sym 113016 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I1_O[1]
.sym 113038 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I1_O[0]
.sym 113039 iomem_wstrb[1]
.sym 113040 UART_RX_SB_LUT4_I1_I0[3]
.sym 113042 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I1_O[0]
.sym 113043 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I1_O[1]
.sym 113044 UART_RX_SB_LUT4_I1_I0[3]
.sym 113060 soc.simpleuart.send_divcnt[7]
.sym 113063 soc.simpleuart.send_divcnt[1]
.sym 113064 soc.simpleuart.send_divcnt[0]
.sym 113068 soc.simpleuart.send_divcnt[6]
.sym 113072 soc.simpleuart.send_divcnt[2]
.sym 113076 soc.simpleuart.send_divcnt[3]
.sym 113080 soc.simpleuart.send_divcnt[0]
.sym 113084 soc.simpleuart.send_divcnt[4]
.sym 113085 soc.simpleuart.send_divcnt_SB_DFFSR_Q_31_D[0]
.sym 113092 soc.simpleuart.send_divcnt[8]
.sym 113096 soc.simpleuart.recv_divcnt[5]
.sym 113100 soc.simpleuart.send_divcnt[12]
.sym 113104 soc.simpleuart.send_divcnt[15]
.sym 113108 soc.simpleuart.send_divcnt[14]
.sym 113111 UART_RX_SB_LUT4_I1_I2_SB_LUT4_I3_O[0]
.sym 113112 UART_RX_SB_LUT4_I1_I2_SB_LUT4_I3_O_SB_LUT4_I0_I3[1]
.sym 113116 soc.simpleuart.send_divcnt[1]
.sym 113120 UART_RX_SB_LUT4_I1_I2_SB_LUT4_I3_O_SB_LUT4_I0_I3[1]
.sym 113122 soc.simpleuart_reg_div_do[0]
.sym 113123 soc.simpleuart.send_divcnt_SB_DFFSR_Q_31_D[0]
.sym 113126 soc.simpleuart_reg_div_do[1]
.sym 113127 soc.simpleuart.send_divcnt_SB_DFFSR_Q_31_D[1]
.sym 113130 soc.simpleuart_reg_div_do[2]
.sym 113131 soc.simpleuart.send_divcnt_SB_DFFSR_Q_31_D[2]
.sym 113134 soc.simpleuart_reg_div_do[3]
.sym 113135 soc.simpleuart.send_divcnt_SB_DFFSR_Q_31_D[3]
.sym 113138 flash_clk_SB_LUT4_I1_I2_SB_LUT4_O_I2[1]
.sym 113139 soc.simpleuart.send_divcnt_SB_DFFSR_Q_31_D[4]
.sym 113142 flash_csb_SB_LUT4_I1_I2_SB_LUT4_O_I2[1]
.sym 113143 soc.simpleuart.send_divcnt_SB_DFFSR_Q_31_D[5]
.sym 113146 soc.simpleuart_reg_div_do[6]
.sym 113147 soc.simpleuart.send_divcnt_SB_DFFSR_Q_31_D[6]
.sym 113150 soc.simpleuart_reg_div_do[7]
.sym 113151 soc.simpleuart.send_divcnt_SB_DFFSR_Q_31_D[7]
.sym 113154 soc.simpleuart_reg_div_do[8]
.sym 113155 soc.simpleuart.send_divcnt_SB_DFFSR_Q_31_D[8]
.sym 113158 soc.simpleuart_reg_div_do[9]
.sym 113159 soc.simpleuart.send_divcnt_SB_DFFSR_Q_31_D[9]
.sym 113162 soc.simpleuart_reg_div_do[10]
.sym 113163 soc.simpleuart.send_divcnt_SB_DFFSR_Q_31_D[10]
.sym 113166 soc.simpleuart_reg_div_do[11]
.sym 113167 soc.simpleuart.send_divcnt_SB_DFFSR_Q_31_D[11]
.sym 113170 soc.simpleuart_reg_div_do[12]
.sym 113171 soc.simpleuart.send_divcnt_SB_DFFSR_Q_31_D[12]
.sym 113174 soc.simpleuart_reg_div_do[13]
.sym 113175 soc.simpleuart.send_divcnt_SB_DFFSR_Q_31_D[13]
.sym 113178 soc.simpleuart_reg_div_do[14]
.sym 113179 soc.simpleuart.send_divcnt_SB_DFFSR_Q_31_D[14]
.sym 113182 soc.simpleuart_reg_div_do[15]
.sym 113183 soc.simpleuart.send_divcnt_SB_DFFSR_Q_31_D[15]
.sym 113186 soc.simpleuart_reg_div_do[16]
.sym 113187 soc.simpleuart.send_divcnt_SB_DFFSR_Q_31_D[16]
.sym 113190 soc.simpleuart_reg_div_do[17]
.sym 113191 soc.simpleuart.send_divcnt_SB_DFFSR_Q_31_D[17]
.sym 113194 soc.simpleuart_reg_div_do[18]
.sym 113195 soc.simpleuart.send_divcnt_SB_DFFSR_Q_31_D[18]
.sym 113198 soc.simpleuart_reg_div_do[19]
.sym 113199 soc.simpleuart.send_divcnt_SB_DFFSR_Q_31_D[19]
.sym 113202 soc.simpleuart_reg_div_do[20]
.sym 113203 soc.simpleuart.send_divcnt_SB_DFFSR_Q_31_D[20]
.sym 113206 soc.simpleuart_reg_div_do[21]
.sym 113207 soc.simpleuart.send_divcnt_SB_DFFSR_Q_31_D[21]
.sym 113210 soc.simpleuart_reg_div_do[22]
.sym 113211 soc.simpleuart.send_divcnt_SB_DFFSR_Q_31_D[22]
.sym 113214 soc.simpleuart_reg_div_do[23]
.sym 113215 soc.simpleuart.send_divcnt_SB_DFFSR_Q_31_D[23]
.sym 113218 soc.simpleuart_reg_div_do[24]
.sym 113219 soc.simpleuart.send_divcnt_SB_DFFSR_Q_31_D[24]
.sym 113222 soc.simpleuart_reg_div_do[25]
.sym 113223 soc.simpleuart.send_divcnt_SB_DFFSR_Q_31_D[25]
.sym 113226 soc.simpleuart_reg_div_do[26]
.sym 113227 soc.simpleuart.send_divcnt_SB_DFFSR_Q_31_D[26]
.sym 113230 soc.simpleuart_reg_div_do[27]
.sym 113231 soc.simpleuart.send_divcnt_SB_DFFSR_Q_31_D[27]
.sym 113234 soc.simpleuart_reg_div_do[28]
.sym 113235 soc.simpleuart.send_divcnt_SB_DFFSR_Q_31_D[28]
.sym 113238 soc.simpleuart_reg_div_do[29]
.sym 113239 soc.simpleuart.send_divcnt_SB_DFFSR_Q_31_D[29]
.sym 113242 soc.simpleuart_reg_div_do[30]
.sym 113243 soc.simpleuart.send_divcnt_SB_DFFSR_Q_31_D[30]
.sym 113246 soc.simpleuart_reg_div_do[31]
.sym 113247 soc.simpleuart.send_divcnt_SB_DFFSR_Q_31_D[31]
.sym 113252 $nextpnr_ICESTORM_LC_60$I3
.sym 113253 iomem_wdata[16]
.sym 113264 soc.simpleuart.recv_divcnt[25]
.sym 113265 iomem_wdata[17]
.sym 113272 soc.simpleuart.recv_divcnt[20]
.sym 113277 iomem_wdata[23]
.sym 113289 soc.cpu.pcpi_rs1[4]
.sym 113290 soc.cpu.mem_do_prefetch_SB_LUT4_I3_1_O[1]
.sym 113291 soc.cpu.next_pc[4]
.sym 113292 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[2]
.sym 113305 soc.cpu.cpu_state[4]
.sym 113306 soc.cpu.pcpi_rs1[3]
.sym 113307 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_10_I2_SB_LUT4_O_I2[1]
.sym 113308 soc.cpu.do_waitirq_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_3_I2[1]
.sym 113314 soc.cpu.mem_la_firstword_xfer
.sym 113315 soc.cpu.next_pc[2]
.sym 113318 $PACKER_VCC_NET
.sym 113320 $nextpnr_ICESTORM_LC_11$I3
.sym 113323 soc.cpu.next_pc[3]
.sym 113326 $PACKER_VCC_NET
.sym 113328 $nextpnr_ICESTORM_LC_12$I3
.sym 113331 soc.cpu.next_pc[4]
.sym 113334 $PACKER_VCC_NET
.sym 113336 $nextpnr_ICESTORM_LC_13$I3
.sym 113339 soc.cpu.next_pc[5]
.sym 113342 $PACKER_VCC_NET
.sym 113344 $nextpnr_ICESTORM_LC_14$I3
.sym 113347 soc.cpu.next_pc[6]
.sym 113350 $PACKER_VCC_NET
.sym 113352 $nextpnr_ICESTORM_LC_15$I3
.sym 113355 soc.cpu.next_pc[7]
.sym 113358 $PACKER_VCC_NET
.sym 113360 $nextpnr_ICESTORM_LC_16$I3
.sym 113363 soc.cpu.next_pc[8]
.sym 113366 $PACKER_VCC_NET
.sym 113368 $nextpnr_ICESTORM_LC_17$I3
.sym 113371 soc.cpu.next_pc[9]
.sym 113374 $PACKER_VCC_NET
.sym 113376 $nextpnr_ICESTORM_LC_18$I3
.sym 113379 soc.cpu.next_pc[10]
.sym 113382 $PACKER_VCC_NET
.sym 113384 $nextpnr_ICESTORM_LC_19$I3
.sym 113387 soc.cpu.next_pc[11]
.sym 113390 $PACKER_VCC_NET
.sym 113392 $nextpnr_ICESTORM_LC_20$I3
.sym 113395 soc.cpu.next_pc[12]
.sym 113398 $PACKER_VCC_NET
.sym 113400 $nextpnr_ICESTORM_LC_21$I3
.sym 113403 soc.cpu.next_pc[13]
.sym 113406 $PACKER_VCC_NET
.sym 113408 $nextpnr_ICESTORM_LC_22$I3
.sym 113411 soc.cpu.next_pc[14]
.sym 113414 $PACKER_VCC_NET
.sym 113416 $nextpnr_ICESTORM_LC_23$I3
.sym 113419 soc.cpu.next_pc[15]
.sym 113422 $PACKER_VCC_NET
.sym 113424 $nextpnr_ICESTORM_LC_24$I3
.sym 113427 soc.cpu.next_pc[16]
.sym 113430 $PACKER_VCC_NET
.sym 113432 $nextpnr_ICESTORM_LC_25$I3
.sym 113435 soc.cpu.next_pc[17]
.sym 113438 $PACKER_VCC_NET
.sym 113440 $nextpnr_ICESTORM_LC_26$I3
.sym 113443 soc.cpu.next_pc[18]
.sym 113446 $PACKER_VCC_NET
.sym 113448 $nextpnr_ICESTORM_LC_27$I3
.sym 113451 soc.cpu.next_pc[19]
.sym 113454 $PACKER_VCC_NET
.sym 113456 $nextpnr_ICESTORM_LC_28$I3
.sym 113459 soc.cpu.next_pc[20]
.sym 113462 $PACKER_VCC_NET
.sym 113464 $nextpnr_ICESTORM_LC_29$I3
.sym 113467 soc.cpu.next_pc[21]
.sym 113470 $PACKER_VCC_NET
.sym 113472 $nextpnr_ICESTORM_LC_30$I3
.sym 113475 soc.cpu.next_pc[22]
.sym 113478 $PACKER_VCC_NET
.sym 113480 $nextpnr_ICESTORM_LC_31$I3
.sym 113483 soc.cpu.next_pc[23]
.sym 113486 $PACKER_VCC_NET
.sym 113488 $nextpnr_ICESTORM_LC_32$I3
.sym 113491 soc.cpu.next_pc[24]
.sym 113494 $PACKER_VCC_NET
.sym 113496 $nextpnr_ICESTORM_LC_33$I3
.sym 113499 soc.cpu.next_pc[25]
.sym 113502 $PACKER_VCC_NET
.sym 113504 $nextpnr_ICESTORM_LC_34$I3
.sym 113507 soc.cpu.next_pc[26]
.sym 113510 $PACKER_VCC_NET
.sym 113512 $nextpnr_ICESTORM_LC_35$I3
.sym 113515 soc.cpu.next_pc[27]
.sym 113518 $PACKER_VCC_NET
.sym 113520 $nextpnr_ICESTORM_LC_36$I3
.sym 113523 soc.cpu.next_pc[28]
.sym 113526 $PACKER_VCC_NET
.sym 113528 $nextpnr_ICESTORM_LC_37$I3
.sym 113531 soc.cpu.next_pc[29]
.sym 113534 $PACKER_VCC_NET
.sym 113536 $nextpnr_ICESTORM_LC_38$I3
.sym 113539 soc.cpu.next_pc[30]
.sym 113541 soc.cpu.pcpi_rs1[31]
.sym 113542 soc.cpu.mem_do_prefetch_SB_LUT4_I3_1_O[1]
.sym 113543 soc.cpu.next_pc[31]
.sym 113544 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[29]
.sym 113546 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_18_I3[1]
.sym 113547 soc.cpu.reg_out[13]
.sym 113548 soc.cpu.latched_store_SB_LUT4_I3_1_O[3]
.sym 113555 soc.cpu.trap
.sym 113556 soc.cpu.mem_wstrb_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2[1]
.sym 113562 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_17_I3[1]
.sym 113563 soc.cpu.reg_out[14]
.sym 113564 soc.cpu.latched_store_SB_LUT4_I3_1_O[3]
.sym 113566 soc.cpu.latched_store_SB_LUT4_I1_O[0]
.sym 113567 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_30_I3[1]
.sym 113568 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_30_I3[2]
.sym 113569 soc.cpu.reg_next_pc_SB_DFFESR_Q_25_D_SB_LUT4_O_I0[0]
.sym 113570 soc.cpu.reg_next_pc_SB_DFFESR_Q_25_D_SB_LUT4_O_I0[1]
.sym 113571 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[4]
.sym 113572 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O[2]
.sym 113573 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[6]
.sym 113574 soc.cpu.compressed_instr_SB_LUT4_I1_O[6]
.sym 113575 soc.cpu.instr_waitirq_SB_LUT4_I2_O[3]
.sym 113576 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O[1]
.sym 113578 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_19_I3[1]
.sym 113579 soc.cpu.reg_out[12]
.sym 113580 soc.cpu.latched_store_SB_LUT4_I3_1_O[3]
.sym 113581 soc.cpu.cpu_state[3]
.sym 113582 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_23_I1_SB_LUT4_O_1_I2[1]
.sym 113583 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_23_I1_SB_LUT4_O_1_I2[2]
.sym 113584 soc.cpu.cpu_state[2]
.sym 113585 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[4]
.sym 113586 soc.cpu.compressed_instr_SB_LUT4_I1_O[4]
.sym 113587 soc.cpu.instr_waitirq_SB_LUT4_I2_O[3]
.sym 113588 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O[1]
.sym 113589 soc.cpu.reg_next_pc_SB_DFFESR_Q_23_D_SB_LUT4_O_I0[0]
.sym 113590 soc.cpu.reg_next_pc_SB_DFFESR_Q_23_D_SB_LUT4_O_I0[1]
.sym 113591 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[6]
.sym 113592 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O[2]
.sym 113594 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_22_I3[1]
.sym 113595 soc.cpu.reg_out[9]
.sym 113596 soc.cpu.latched_store_SB_LUT4_I3_1_O[3]
.sym 113597 soc.cpu.compressed_instr_SB_LUT4_I1_O[6]
.sym 113598 soc.cpu.reg_next_pc_SB_DFFESR_Q_9_D_SB_LUT4_O_I0_SB_LUT4_O_I1[6]
.sym 113599 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[1]
.sym 113600 soc.cpu.instr_waitirq_SB_LUT4_I2_O[3]
.sym 113602 soc.cpu.reg_next_pc_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[0]
.sym 113603 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[12]
.sym 113604 soc.cpu.reg_next_pc_SB_DFFESR_Q_17_D_SB_LUT4_O_I3[2]
.sym 113606 soc.cpu.reg_next_pc_SB_DFFESR_Q_21_D_SB_LUT4_O_I1[0]
.sym 113607 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[8]
.sym 113608 soc.cpu.reg_next_pc_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[0]
.sym 113610 soc.cpu.reg_next_pc_SB_DFFESR_Q_18_D_SB_LUT4_O_I1[0]
.sym 113611 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[11]
.sym 113612 soc.cpu.reg_next_pc_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[0]
.sym 113616 soc.cpu.compressed_instr
.sym 113618 soc.cpu.reg_next_pc_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[0]
.sym 113619 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[2]
.sym 113620 soc.cpu.reg_next_pc_SB_DFFESS_Q_D_SB_LUT4_O_I3[2]
.sym 113622 soc.cpu.compressed_instr_SB_LUT4_I1_O[8]
.sym 113623 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O[1]
.sym 113624 soc.cpu.reg_next_pc_SB_DFFESR_Q_21_D_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 113625 soc.cpu.compressed_instr_SB_LUT4_I1_O[8]
.sym 113626 soc.cpu.reg_next_pc_SB_DFFESR_Q_9_D_SB_LUT4_O_I0_SB_LUT4_O_I1[8]
.sym 113627 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[1]
.sym 113628 soc.cpu.instr_waitirq_SB_LUT4_I2_O[3]
.sym 113629 soc.cpu.compressed_instr_SB_LUT4_I1_O[4]
.sym 113630 soc.cpu.reg_next_pc_SB_DFFESR_Q_9_D_SB_LUT4_O_I0_SB_LUT4_O_I1[4]
.sym 113631 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[1]
.sym 113632 soc.cpu.instr_waitirq_SB_LUT4_I2_O[3]
.sym 113633 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[1]
.sym 113634 soc.cpu.decoded_imm_j[6]
.sym 113635 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O[0]
.sym 113636 soc.cpu.instr_timer_SB_DFFE_Q_D_SB_LUT4_O_I1[0]
.sym 113637 soc.cpu.compressed_instr_SB_LUT4_I1_O[11]
.sym 113638 soc.cpu.reg_next_pc_SB_DFFESR_Q_9_D_SB_LUT4_O_I0_SB_LUT4_O_I1[11]
.sym 113639 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[1]
.sym 113640 soc.cpu.instr_waitirq_SB_LUT4_I2_O[3]
.sym 113641 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[1]
.sym 113642 soc.cpu.decoded_imm_j[7]
.sym 113643 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O[0]
.sym 113644 soc.cpu.instr_timer_SB_DFFE_Q_D_SB_LUT4_O_I1[2]
.sym 113645 soc.cpu.cpu_state[2]
.sym 113646 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_17_I3_SB_LUT4_O_I1[1]
.sym 113647 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_17_I3_SB_LUT4_O_I1[2]
.sym 113648 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_17_I3_SB_LUT4_O_I1[3]
.sym 113649 soc.cpu.pcpi_rs1[18]
.sym 113650 soc.cpu.cpu_state[4]
.sym 113651 soc.cpu.cpu_state[3]
.sym 113652 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_O_I1[18]
.sym 113654 soc.cpu.compressed_instr_SB_LUT4_I1_O[11]
.sym 113655 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O[1]
.sym 113656 soc.cpu.reg_next_pc_SB_DFFESR_Q_18_D_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 113657 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[1]
.sym 113658 soc.cpu.decoded_imm_j[5]
.sym 113659 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O[0]
.sym 113660 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_6_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_I1_O[0]
.sym 113661 soc.cpu.compressed_instr_SB_LUT4_I1_O[5]
.sym 113662 soc.cpu.reg_next_pc_SB_DFFESR_Q_9_D_SB_LUT4_O_I0_SB_LUT4_O_I1[5]
.sym 113663 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[1]
.sym 113664 soc.cpu.instr_waitirq_SB_LUT4_I2_O[3]
.sym 113666 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[0]
.sym 113667 soc.cpu.decoded_imm_j[1]
.sym 113670 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[1]
.sym 113671 soc.cpu.decoded_imm_j[2]
.sym 113672 soc.cpu.decoded_imm_j_SB_CARRY_I1_CO[1]
.sym 113674 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[2]
.sym 113675 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_1_O[1]
.sym 113676 soc.cpu.decoded_imm_j_SB_CARRY_I1_CO[2]
.sym 113678 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[3]
.sym 113679 soc.cpu.decoded_imm_j[4]
.sym 113680 soc.cpu.decoded_imm_j_SB_CARRY_I1_CO[3]
.sym 113682 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[4]
.sym 113683 soc.cpu.decoded_imm_j[5]
.sym 113684 soc.cpu.decoded_imm_j_SB_CARRY_I1_CO[4]
.sym 113686 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[5]
.sym 113687 soc.cpu.decoded_imm_j[6]
.sym 113688 soc.cpu.decoded_imm_j_SB_CARRY_I1_CO[5]
.sym 113690 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[6]
.sym 113691 soc.cpu.decoded_imm_j[7]
.sym 113692 soc.cpu.decoded_imm_j_SB_CARRY_I1_CO[6]
.sym 113694 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[7]
.sym 113695 soc.cpu.decoded_imm_j[8]
.sym 113696 soc.cpu.decoded_imm_j_SB_CARRY_I1_CO[7]
.sym 113698 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[8]
.sym 113699 soc.cpu.decoded_imm_j[9]
.sym 113700 soc.cpu.decoded_imm_j_SB_CARRY_I1_CO[8]
.sym 113702 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[9]
.sym 113703 soc.cpu.decoded_imm_j[10]
.sym 113704 soc.cpu.decoded_imm_j_SB_CARRY_I1_CO[9]
.sym 113706 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[10]
.sym 113707 soc.cpu.decoded_imm_j[11]
.sym 113708 soc.cpu.decoded_imm_j_SB_CARRY_I1_CO[10]
.sym 113710 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[11]
.sym 113711 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I3[1]
.sym 113712 soc.cpu.decoded_imm_j_SB_CARRY_I1_CO[11]
.sym 113714 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[12]
.sym 113715 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_18_I2[0]
.sym 113716 soc.cpu.decoded_imm_j_SB_CARRY_I1_CO[12]
.sym 113718 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[13]
.sym 113719 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_17_I3[1]
.sym 113720 soc.cpu.decoded_imm_j_SB_CARRY_I1_CO[13]
.sym 113722 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[14]
.sym 113723 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_16_I3[0]
.sym 113724 soc.cpu.decoded_imm_j_SB_CARRY_I1_CO[14]
.sym 113726 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[15]
.sym 113727 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_15_I3[0]
.sym 113728 soc.cpu.decoded_imm_j_SB_CARRY_I1_CO[15]
.sym 113730 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[16]
.sym 113731 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_14_I3[0]
.sym 113732 soc.cpu.decoded_imm_j_SB_CARRY_I1_CO[16]
.sym 113734 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[17]
.sym 113735 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_13_I3[0]
.sym 113736 soc.cpu.decoded_imm_j_SB_CARRY_I1_CO[17]
.sym 113738 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[18]
.sym 113739 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[0]
.sym 113740 soc.cpu.decoded_imm_j_SB_CARRY_I1_CO[18]
.sym 113742 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[19]
.sym 113743 soc.cpu.decoded_imm_j[20]
.sym 113744 soc.cpu.decoded_imm_j_SB_CARRY_I1_CO[19]
.sym 113746 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[20]
.sym 113747 soc.cpu.decoded_imm_j[20]
.sym 113748 soc.cpu.decoded_imm_j_SB_CARRY_I1_CO[20]
.sym 113750 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[21]
.sym 113751 soc.cpu.decoded_imm_j[20]
.sym 113752 soc.cpu.decoded_imm_j_SB_CARRY_I1_CO[21]
.sym 113754 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[22]
.sym 113755 soc.cpu.decoded_imm_j[20]
.sym 113756 soc.cpu.decoded_imm_j_SB_CARRY_I1_CO[22]
.sym 113758 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[23]
.sym 113759 soc.cpu.decoded_imm_j[20]
.sym 113760 soc.cpu.decoded_imm_j_SB_CARRY_I1_CO[23]
.sym 113762 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[24]
.sym 113763 soc.cpu.decoded_imm_j[20]
.sym 113764 soc.cpu.decoded_imm_j_SB_CARRY_I1_CO[24]
.sym 113766 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[25]
.sym 113767 soc.cpu.decoded_imm_j[20]
.sym 113768 soc.cpu.decoded_imm_j_SB_CARRY_I1_CO[25]
.sym 113770 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[26]
.sym 113771 soc.cpu.decoded_imm_j[20]
.sym 113772 soc.cpu.decoded_imm_j_SB_CARRY_I1_CO[26]
.sym 113774 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[27]
.sym 113775 soc.cpu.decoded_imm_j[20]
.sym 113776 soc.cpu.decoded_imm_j_SB_CARRY_I1_CO[27]
.sym 113778 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[28]
.sym 113779 soc.cpu.decoded_imm_j[20]
.sym 113780 soc.cpu.decoded_imm_j_SB_CARRY_I1_CO[28]
.sym 113782 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[29]
.sym 113783 soc.cpu.decoded_imm_j[20]
.sym 113784 soc.cpu.decoded_imm_j_SB_CARRY_I1_CO[29]
.sym 113786 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[30]
.sym 113787 soc.cpu.decoded_imm_j[20]
.sym 113788 soc.cpu.decoded_imm_j_SB_CARRY_I1_CO[30]
.sym 113790 soc.cpu.reg_next_pc_SB_DFFESS_Q_D_SB_LUT4_O_I1[0]
.sym 113791 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[19]
.sym 113792 soc.cpu.reg_next_pc_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[0]
.sym 113793 soc.cpu.reg_next_pc_SB_DFFESR_Q_9_D_SB_LUT4_O_I0[0]
.sym 113794 soc.cpu.reg_next_pc_SB_DFFESR_Q_9_D_SB_LUT4_O_I0[1]
.sym 113795 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[21]
.sym 113796 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O[2]
.sym 113798 soc.cpu.compressed_instr_SB_LUT4_I1_O[17]
.sym 113799 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O[1]
.sym 113800 soc.cpu.reg_next_pc_SB_DFFESR_Q_12_D_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 113801 soc.cpu.compressed_instr_SB_LUT4_I1_O[21]
.sym 113802 soc.cpu.reg_next_pc_SB_DFFESR_Q_9_D_SB_LUT4_O_I0_SB_LUT4_O_I1[21]
.sym 113803 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[1]
.sym 113804 soc.cpu.instr_waitirq_SB_LUT4_I2_O[3]
.sym 113805 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[21]
.sym 113806 soc.cpu.compressed_instr_SB_LUT4_I1_O[21]
.sym 113807 soc.cpu.instr_waitirq_SB_LUT4_I2_O[3]
.sym 113808 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O[1]
.sym 113809 soc.cpu.compressed_instr_SB_LUT4_I1_O[30]
.sym 113810 soc.cpu.reg_next_pc_SB_DFFESR_Q_9_D_SB_LUT4_O_I0_SB_LUT4_O_I1[30]
.sym 113811 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[1]
.sym 113812 soc.cpu.instr_waitirq_SB_LUT4_I2_O[3]
.sym 113814 soc.cpu.reg_next_pc_SB_DFFESR_Q_12_D_SB_LUT4_O_I1[0]
.sym 113815 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[17]
.sym 113816 soc.cpu.reg_next_pc_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[0]
.sym 113817 soc.cpu.compressed_instr_SB_LUT4_I1_O[17]
.sym 113818 soc.cpu.reg_next_pc_SB_DFFESR_Q_9_D_SB_LUT4_O_I0_SB_LUT4_O_I1[17]
.sym 113819 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[1]
.sym 113820 soc.cpu.instr_waitirq_SB_LUT4_I2_O[3]
.sym 113822 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_8_I3[1]
.sym 113823 soc.cpu.reg_out[23]
.sym 113824 soc.cpu.latched_store_SB_LUT4_I3_1_O[3]
.sym 113826 soc.cpu.reg_next_pc_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[0]
.sym 113827 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[22]
.sym 113828 soc.cpu.reg_next_pc_SB_DFFESR_Q_8_D_SB_LUT4_O_I3[2]
.sym 113829 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O[1]
.sym 113830 soc.cpu.compressed_instr_SB_LUT4_I1_O[22]
.sym 113831 soc.cpu.reg_next_pc_SB_DFFESR_Q_8_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 113832 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O[2]
.sym 113833 soc.cpu.reg_next_pc_SB_DFFESR_Q_13_D_SB_LUT4_O_I0[0]
.sym 113834 soc.cpu.reg_next_pc_SB_DFFESR_Q_13_D_SB_LUT4_O_I0[1]
.sym 113835 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[16]
.sym 113836 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O[2]
.sym 113838 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_14_I3[1]
.sym 113839 soc.cpu.reg_out[17]
.sym 113840 soc.cpu.latched_store_SB_LUT4_I3_1_O[3]
.sym 113842 soc.cpu.compressed_instr_SB_LUT4_I1_O[30]
.sym 113843 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O[1]
.sym 113844 soc.cpu.reg_next_pc_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 113845 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[16]
.sym 113846 soc.cpu.compressed_instr_SB_LUT4_I1_O[16]
.sym 113847 soc.cpu.instr_waitirq_SB_LUT4_I2_O[3]
.sym 113848 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O[1]
.sym 113849 soc.cpu.compressed_instr_SB_LUT4_I1_O[16]
.sym 113850 soc.cpu.reg_next_pc_SB_DFFESR_Q_9_D_SB_LUT4_O_I0_SB_LUT4_O_I1[16]
.sym 113851 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[1]
.sym 113852 soc.cpu.instr_waitirq_SB_LUT4_I2_O[3]
.sym 113853 soc.cpu.compressed_instr_SB_LUT4_I1_O[22]
.sym 113854 soc.cpu.reg_next_pc_SB_DFFESR_Q_9_D_SB_LUT4_O_I0_SB_LUT4_O_I1[22]
.sym 113855 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[1]
.sym 113856 soc.cpu.instr_waitirq_SB_LUT4_I2_O[3]
.sym 113858 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_6_I3[1]
.sym 113859 soc.cpu.reg_out[25]
.sym 113860 soc.cpu.latched_store_SB_LUT4_I3_1_O[3]
.sym 113862 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_7_I3[1]
.sym 113863 soc.cpu.reg_out[24]
.sym 113864 soc.cpu.latched_store_SB_LUT4_I3_1_O[3]
.sym 113865 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O[1]
.sym 113866 soc.cpu.compressed_instr_SB_LUT4_I1_O[24]
.sym 113867 soc.cpu.reg_next_pc_SB_DFFESR_Q_6_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 113868 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O[2]
.sym 113870 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_3_I3[1]
.sym 113871 soc.cpu.reg_out[28]
.sym 113872 soc.cpu.latched_store_SB_LUT4_I3_1_O[3]
.sym 113873 soc.cpu.compressed_instr_SB_LUT4_I1_O[24]
.sym 113874 soc.cpu.reg_next_pc_SB_DFFESR_Q_9_D_SB_LUT4_O_I0_SB_LUT4_O_I1[24]
.sym 113875 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[1]
.sym 113876 soc.cpu.instr_waitirq_SB_LUT4_I2_O[3]
.sym 113878 soc.cpu.reg_next_pc_SB_DFFESR_Q_D_SB_LUT4_O_I1[0]
.sym 113879 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[30]
.sym 113880 soc.cpu.reg_next_pc_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[0]
.sym 113882 soc.cpu.reg_next_pc_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[0]
.sym 113883 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[24]
.sym 113884 soc.cpu.reg_next_pc_SB_DFFESR_Q_6_D_SB_LUT4_O_I3[2]
.sym 113886 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_I3[1]
.sym 113887 soc.cpu.reg_out[31]
.sym 113888 soc.cpu.latched_store_SB_LUT4_I3_1_O[3]
.sym 113890 soc.cpu.instr_waitirq_SB_LUT4_I2_O[3]
.sym 113891 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O[1]
.sym 113892 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O[2]
.sym 113893 soc.cpu.compressed_instr_SB_LUT4_I1_O[25]
.sym 113894 soc.cpu.reg_next_pc_SB_DFFESR_Q_9_D_SB_LUT4_O_I0_SB_LUT4_O_I1[25]
.sym 113895 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[1]
.sym 113896 soc.cpu.instr_waitirq_SB_LUT4_I2_O[3]
.sym 113897 soc.cpu.reg_next_pc_SB_DFFESR_Q_2_D_SB_LUT4_O_I0[0]
.sym 113898 soc.cpu.reg_next_pc_SB_DFFESR_Q_2_D_SB_LUT4_O_I0[1]
.sym 113899 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[28]
.sym 113900 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O[2]
.sym 113902 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_5_I3[1]
.sym 113903 soc.cpu.reg_out[26]
.sym 113904 soc.cpu.latched_store_SB_LUT4_I3_1_O[3]
.sym 113905 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[25]
.sym 113906 soc.cpu.compressed_instr_SB_LUT4_I1_O[25]
.sym 113907 soc.cpu.instr_waitirq_SB_LUT4_I2_O[3]
.sym 113908 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O[1]
.sym 113909 soc.cpu.compressed_instr_SB_LUT4_I1_O[28]
.sym 113910 soc.cpu.reg_next_pc_SB_DFFESR_Q_9_D_SB_LUT4_O_I0_SB_LUT4_O_I1[28]
.sym 113911 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[1]
.sym 113912 soc.cpu.instr_waitirq_SB_LUT4_I2_O[3]
.sym 113913 soc.cpu.reg_next_pc_SB_DFFESR_Q_5_D_SB_LUT4_O_I0[0]
.sym 113914 soc.cpu.reg_next_pc_SB_DFFESR_Q_5_D_SB_LUT4_O_I0[1]
.sym 113915 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[25]
.sym 113916 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O[2]
.sym 113917 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[28]
.sym 113918 soc.cpu.compressed_instr_SB_LUT4_I1_O[28]
.sym 113919 soc.cpu.instr_waitirq_SB_LUT4_I2_O[3]
.sym 113920 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O[1]
.sym 113926 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[1]
.sym 113927 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_17_I3[1]
.sym 113928 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_17_I3[2]
.sym 113953 iomem_wdata[2]
.sym 113957 iomem_wdata[3]
.sym 113973 iomem_wdata[0]
.sym 113993 iomem_wdata[1]
.sym 114020 soc.simpleuart.recv_divcnt[4]
.sym 114024 soc.simpleuart.recv_divcnt[6]
.sym 114028 soc.simpleuart.recv_divcnt[3]
.sym 114032 soc.simpleuart.recv_divcnt[7]
.sym 114033 iomem_wdata[8]
.sym 114037 iomem_wdata[12]
.sym 114044 soc.simpleuart.recv_divcnt[2]
.sym 114045 iomem_wdata[11]
.sym 114050 UART_RX_SB_LUT4_I1_I2_SB_LUT4_I3_O_SB_LUT4_I0_I3[1]
.sym 114053 UART_RX_SB_LUT4_I1_I2_SB_LUT4_I3_O[0]
.sym 114055 soc.simpleuart.recv_divcnt[1]
.sym 114056 UART_RX_SB_LUT4_I1_I2_SB_LUT4_I3_O_SB_LUT4_I0_I3[1]
.sym 114057 UART_RX_SB_LUT4_I1_I2_SB_LUT4_I3_O[0]
.sym 114059 soc.simpleuart.recv_divcnt[2]
.sym 114060 UART_RX_SB_LUT4_I1_I2_SB_LUT4_I3_O_SB_LUT4_I0_I3[2]
.sym 114061 UART_RX_SB_LUT4_I1_I2_SB_LUT4_I3_O[0]
.sym 114063 soc.simpleuart.recv_divcnt[3]
.sym 114064 UART_RX_SB_LUT4_I1_I2_SB_LUT4_I3_O_SB_LUT4_I0_I3[3]
.sym 114065 UART_RX_SB_LUT4_I1_I2_SB_LUT4_I3_O[0]
.sym 114067 soc.simpleuart.recv_divcnt[4]
.sym 114068 UART_RX_SB_LUT4_I1_I2_SB_LUT4_I3_O_SB_LUT4_I0_I3[4]
.sym 114069 UART_RX_SB_LUT4_I1_I2_SB_LUT4_I3_O[0]
.sym 114071 soc.simpleuart.recv_divcnt[5]
.sym 114072 UART_RX_SB_LUT4_I1_I2_SB_LUT4_I3_O_SB_LUT4_I0_I3[5]
.sym 114073 UART_RX_SB_LUT4_I1_I2_SB_LUT4_I3_O[0]
.sym 114075 soc.simpleuart.recv_divcnt[6]
.sym 114076 UART_RX_SB_LUT4_I1_I2_SB_LUT4_I3_O_SB_LUT4_I0_I3[6]
.sym 114077 UART_RX_SB_LUT4_I1_I2_SB_LUT4_I3_O[0]
.sym 114079 soc.simpleuart.recv_divcnt[7]
.sym 114080 UART_RX_SB_LUT4_I1_I2_SB_LUT4_I3_O_SB_LUT4_I0_I3[7]
.sym 114081 UART_RX_SB_LUT4_I1_I2_SB_LUT4_I3_O[0]
.sym 114083 soc.simpleuart.recv_divcnt[8]
.sym 114084 UART_RX_SB_LUT4_I1_I2_SB_LUT4_I3_O_SB_LUT4_I0_I3[8]
.sym 114085 UART_RX_SB_LUT4_I1_I2_SB_LUT4_I3_O[0]
.sym 114087 UART_RX_SB_LUT4_I1_I2_SB_LUT4_I3_O[2]
.sym 114088 UART_RX_SB_LUT4_I1_I2_SB_LUT4_I3_O[3]
.sym 114089 UART_RX_SB_LUT4_I1_I2_SB_LUT4_I3_O[0]
.sym 114091 soc.simpleuart.recv_divcnt[10]
.sym 114092 UART_RX_SB_LUT4_I1_I2_SB_LUT4_I3_O_SB_LUT4_I0_I3[10]
.sym 114093 UART_RX_SB_LUT4_I1_I2_SB_LUT4_I3_O[0]
.sym 114095 soc.simpleuart.recv_divcnt[11]
.sym 114096 UART_RX_SB_LUT4_I1_I2_SB_LUT4_I3_O_SB_LUT4_I0_I3[11]
.sym 114097 UART_RX_SB_LUT4_I1_I2_SB_LUT4_I3_O[0]
.sym 114099 soc.simpleuart.recv_divcnt[12]
.sym 114100 UART_RX_SB_LUT4_I1_I2_SB_LUT4_I3_O_SB_LUT4_I0_I3[12]
.sym 114101 UART_RX_SB_LUT4_I1_I2_SB_LUT4_I3_O[0]
.sym 114103 soc.simpleuart.recv_divcnt[13]
.sym 114104 UART_RX_SB_LUT4_I1_I2_SB_LUT4_I3_O_SB_LUT4_I0_I3[13]
.sym 114105 UART_RX_SB_LUT4_I1_I2_SB_LUT4_I3_O[0]
.sym 114107 soc.simpleuart.recv_divcnt[14]
.sym 114108 UART_RX_SB_LUT4_I1_I2_SB_LUT4_I3_O_SB_LUT4_I0_I3[14]
.sym 114109 UART_RX_SB_LUT4_I1_I2_SB_LUT4_I3_O[0]
.sym 114111 soc.simpleuart.recv_divcnt[15]
.sym 114112 UART_RX_SB_LUT4_I1_I2_SB_LUT4_I3_O_SB_LUT4_I0_I3[15]
.sym 114113 UART_RX_SB_LUT4_I1_I2_SB_LUT4_I3_O[0]
.sym 114115 soc.simpleuart.recv_divcnt[16]
.sym 114116 UART_RX_SB_LUT4_I1_I2_SB_LUT4_I3_O_SB_LUT4_I0_I3[16]
.sym 114117 UART_RX_SB_LUT4_I1_I2_SB_LUT4_I3_O[0]
.sym 114119 soc.simpleuart.recv_divcnt[17]
.sym 114120 UART_RX_SB_LUT4_I1_I2_SB_LUT4_I3_O_SB_LUT4_I0_I3[17]
.sym 114121 UART_RX_SB_LUT4_I1_I2_SB_LUT4_I3_O[0]
.sym 114123 soc.simpleuart.recv_divcnt[18]
.sym 114124 UART_RX_SB_LUT4_I1_I2_SB_LUT4_I3_O_SB_LUT4_I0_I3[18]
.sym 114125 UART_RX_SB_LUT4_I1_I2_SB_LUT4_I3_O[0]
.sym 114127 soc.simpleuart.recv_divcnt[19]
.sym 114128 UART_RX_SB_LUT4_I1_I2_SB_LUT4_I3_O_SB_LUT4_I0_I3[19]
.sym 114129 UART_RX_SB_LUT4_I1_I2_SB_LUT4_I3_O[0]
.sym 114131 soc.simpleuart.recv_divcnt[20]
.sym 114132 UART_RX_SB_LUT4_I1_I2_SB_LUT4_I3_O_SB_LUT4_I0_I3[20]
.sym 114133 UART_RX_SB_LUT4_I1_I2_SB_LUT4_I3_O[0]
.sym 114135 soc.simpleuart.recv_divcnt[21]
.sym 114136 UART_RX_SB_LUT4_I1_I2_SB_LUT4_I3_O_SB_LUT4_I0_I3[21]
.sym 114137 UART_RX_SB_LUT4_I1_I2_SB_LUT4_I3_O[0]
.sym 114139 soc.simpleuart.recv_divcnt[22]
.sym 114140 UART_RX_SB_LUT4_I1_I2_SB_LUT4_I3_O_SB_LUT4_I0_I3[22]
.sym 114141 UART_RX_SB_LUT4_I1_I2_SB_LUT4_I3_O[0]
.sym 114143 soc.simpleuart.recv_divcnt[23]
.sym 114144 UART_RX_SB_LUT4_I1_I2_SB_LUT4_I3_O_SB_LUT4_I0_I3[23]
.sym 114145 UART_RX_SB_LUT4_I1_I2_SB_LUT4_I3_O[0]
.sym 114147 soc.simpleuart.recv_divcnt[24]
.sym 114148 UART_RX_SB_LUT4_I1_I2_SB_LUT4_I3_O_SB_LUT4_I0_I3[24]
.sym 114149 UART_RX_SB_LUT4_I1_I2_SB_LUT4_I3_O[0]
.sym 114151 soc.simpleuart.recv_divcnt[25]
.sym 114152 UART_RX_SB_LUT4_I1_I2_SB_LUT4_I3_O_SB_LUT4_I0_I3[25]
.sym 114153 UART_RX_SB_LUT4_I1_I2_SB_LUT4_I3_O[0]
.sym 114155 soc.simpleuart.recv_divcnt[26]
.sym 114156 UART_RX_SB_LUT4_I1_I2_SB_LUT4_I3_O_SB_LUT4_I0_I3[26]
.sym 114157 UART_RX_SB_LUT4_I1_I2_SB_LUT4_I3_O[0]
.sym 114159 soc.simpleuart.recv_divcnt[27]
.sym 114160 UART_RX_SB_LUT4_I1_I2_SB_LUT4_I3_O_SB_LUT4_I0_I3[27]
.sym 114161 UART_RX_SB_LUT4_I1_I2_SB_LUT4_I3_O[0]
.sym 114163 soc.simpleuart.recv_divcnt[28]
.sym 114164 UART_RX_SB_LUT4_I1_I2_SB_LUT4_I3_O_SB_LUT4_I0_I3[28]
.sym 114165 UART_RX_SB_LUT4_I1_I2_SB_LUT4_I3_O[0]
.sym 114167 soc.simpleuart.recv_divcnt[29]
.sym 114168 UART_RX_SB_LUT4_I1_I2_SB_LUT4_I3_O_SB_LUT4_I0_I3[29]
.sym 114169 UART_RX_SB_LUT4_I1_I2_SB_LUT4_I3_O[0]
.sym 114171 soc.simpleuart.recv_divcnt[30]
.sym 114172 UART_RX_SB_LUT4_I1_I2_SB_LUT4_I3_O_SB_LUT4_I0_I3[30]
.sym 114173 UART_RX_SB_LUT4_I1_I2_SB_LUT4_I3_O[0]
.sym 114175 soc.simpleuart.recv_divcnt[31]
.sym 114176 UART_RX_SB_LUT4_I1_I2_SB_LUT4_I3_O_SB_LUT4_I0_I3[31]
.sym 114178 soc.simpleuart_reg_div_do[1]
.sym 114179 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_I1_SB_CARRY_CO_I1[0]
.sym 114182 soc.simpleuart_reg_div_do[2]
.sym 114183 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_I1_SB_CARRY_CO_I1[1]
.sym 114186 soc.simpleuart_reg_div_do[3]
.sym 114187 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_I1_SB_CARRY_CO_I1[2]
.sym 114190 flash_clk_SB_LUT4_I1_I2_SB_LUT4_O_I2[1]
.sym 114191 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_I1_SB_CARRY_CO_I1[3]
.sym 114194 flash_csb_SB_LUT4_I1_I2_SB_LUT4_O_I2[1]
.sym 114195 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_I1_SB_CARRY_CO_I1[4]
.sym 114198 soc.simpleuart_reg_div_do[6]
.sym 114199 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_I1_SB_CARRY_CO_I1[5]
.sym 114202 soc.simpleuart_reg_div_do[7]
.sym 114203 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_I1_SB_CARRY_CO_I1[6]
.sym 114206 soc.simpleuart_reg_div_do[8]
.sym 114207 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_I1_SB_CARRY_CO_I1[7]
.sym 114210 soc.simpleuart_reg_div_do[9]
.sym 114211 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_I1_SB_CARRY_CO_I1[8]
.sym 114214 soc.simpleuart_reg_div_do[10]
.sym 114215 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_I1_SB_CARRY_CO_I1[9]
.sym 114218 soc.simpleuart_reg_div_do[11]
.sym 114219 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_I1_SB_CARRY_CO_I1[10]
.sym 114222 soc.simpleuart_reg_div_do[12]
.sym 114223 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_I1_SB_CARRY_CO_I1[11]
.sym 114226 soc.simpleuart_reg_div_do[13]
.sym 114227 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_I1_SB_CARRY_CO_I1[12]
.sym 114230 soc.simpleuart_reg_div_do[14]
.sym 114231 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_I1_SB_CARRY_CO_I1[13]
.sym 114234 soc.simpleuart_reg_div_do[15]
.sym 114235 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_I1_SB_CARRY_CO_I1[14]
.sym 114238 soc.simpleuart_reg_div_do[16]
.sym 114239 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_I1_SB_CARRY_CO_I1[15]
.sym 114242 soc.simpleuart_reg_div_do[17]
.sym 114243 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_I1_SB_CARRY_CO_I1[16]
.sym 114246 soc.simpleuart_reg_div_do[18]
.sym 114247 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_I1_SB_CARRY_CO_I1[17]
.sym 114250 soc.simpleuart_reg_div_do[19]
.sym 114251 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_I1_SB_CARRY_CO_I1[18]
.sym 114254 soc.simpleuart_reg_div_do[20]
.sym 114255 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_I1_SB_CARRY_CO_I1[19]
.sym 114258 soc.simpleuart_reg_div_do[21]
.sym 114259 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_I1_SB_CARRY_CO_I1[20]
.sym 114262 soc.simpleuart_reg_div_do[22]
.sym 114263 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_I1_SB_CARRY_CO_I1[21]
.sym 114266 soc.simpleuart_reg_div_do[23]
.sym 114267 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_I1_SB_CARRY_CO_I1[22]
.sym 114270 soc.simpleuart_reg_div_do[24]
.sym 114271 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_I1_SB_CARRY_CO_I1[23]
.sym 114274 soc.simpleuart_reg_div_do[25]
.sym 114275 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_I1_SB_CARRY_CO_I1[24]
.sym 114278 soc.simpleuart_reg_div_do[26]
.sym 114279 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_I1_SB_CARRY_CO_I1[25]
.sym 114282 soc.simpleuart_reg_div_do[27]
.sym 114283 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_I1_SB_CARRY_CO_I1[26]
.sym 114286 soc.simpleuart_reg_div_do[28]
.sym 114287 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_I1_SB_CARRY_CO_I1[27]
.sym 114290 soc.simpleuart_reg_div_do[29]
.sym 114291 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_I1_SB_CARRY_CO_I1[28]
.sym 114294 soc.simpleuart_reg_div_do[30]
.sym 114295 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_I1_SB_CARRY_CO_I1[29]
.sym 114298 soc.simpleuart_reg_div_do[31]
.sym 114299 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_I1_SB_CARRY_CO_I1[30]
.sym 114304 $nextpnr_ICESTORM_LC_56$I3
.sym 114313 iomem_wdata[21]
.sym 114321 iomem_wdata[18]
.sym 114325 iomem_wdata[19]
.sym 114332 iomem_addr[7]
.sym 114333 iomem_wdata[20]
.sym 114337 soc.cpu.instr_sra_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_26_I1_SB_LUT4_O_I2[1]
.sym 114338 soc.cpu.mem_do_prefetch_SB_LUT4_I3_1_O[1]
.sym 114339 soc.cpu.next_pc[7]
.sym 114340 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[5]
.sym 114341 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_4_I0_SB_LUT4_O_1_I3[0]
.sym 114342 soc.cpu.mem_do_prefetch_SB_LUT4_I3_1_O[1]
.sym 114343 soc.cpu.next_pc[6]
.sym 114344 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[4]
.sym 114347 iomem_addr[12]
.sym 114348 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_O_1_I2[0]
.sym 114349 soc.cpu.pcpi_rs1[3]
.sym 114350 soc.cpu.mem_do_prefetch_SB_LUT4_I3_1_O[1]
.sym 114351 soc.cpu.next_pc[3]
.sym 114352 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[1]
.sym 114353 soc.cpu.pcpi_rs1[11]
.sym 114354 soc.cpu.mem_do_prefetch_SB_LUT4_I3_1_O[1]
.sym 114355 soc.cpu.next_pc[11]
.sym 114356 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[9]
.sym 114357 soc.cpu.alu_out_SB_LUT4_O_22_I2_SB_LUT4_O_I3[1]
.sym 114358 soc.cpu.mem_do_prefetch_SB_LUT4_I3_1_O[1]
.sym 114359 soc.cpu.next_pc[9]
.sym 114360 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[7]
.sym 114361 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I1_SB_LUT4_O_1_I2[1]
.sym 114362 soc.cpu.mem_do_prefetch_SB_LUT4_I3_1_O[1]
.sym 114363 soc.cpu.next_pc[16]
.sym 114364 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[14]
.sym 114365 soc.cpu.pcpi_rs1[12]
.sym 114366 soc.cpu.mem_do_prefetch_SB_LUT4_I3_1_O[1]
.sym 114367 soc.cpu.next_pc[12]
.sym 114368 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[10]
.sym 114369 soc.cpu.alu_out_SB_LUT4_O_16_I2_SB_LUT4_O_I3[1]
.sym 114370 soc.cpu.mem_do_prefetch_SB_LUT4_I3_1_O[1]
.sym 114371 soc.cpu.next_pc[15]
.sym 114372 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[13]
.sym 114373 iomem_addr[25]
.sym 114374 iomem_addr[10]
.sym 114375 iomem_addr[11]
.sym 114376 iomem_addr[24]
.sym 114377 soc.cpu.alu_out_SB_LUT4_O_17_I2_SB_LUT4_O_I3[1]
.sym 114378 soc.cpu.mem_do_prefetch_SB_LUT4_I3_1_O[1]
.sym 114379 soc.cpu.next_pc[14]
.sym 114380 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[12]
.sym 114381 soc.cpu.alu_out_SB_LUT4_O_14_I2_SB_LUT4_O_I3[1]
.sym 114382 soc.cpu.mem_do_prefetch_SB_LUT4_I3_1_O[1]
.sym 114383 soc.cpu.next_pc[17]
.sym 114384 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[15]
.sym 114387 soc.cpu.mem_wstrb_SB_DFFE_Q_2_D_SB_LUT4_O_I2[0]
.sym 114388 soc.cpu.mem_la_firstword_xfer_SB_LUT4_I3_O[3]
.sym 114389 iomem_addr[14]
.sym 114390 iomem_addr[15]
.sym 114391 iomem_addr[16]
.sym 114392 iomem_addr[17]
.sym 114393 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_I1_I0[0]
.sym 114394 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_O_2_I1[3]
.sym 114395 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_O_2_I1[1]
.sym 114396 iomem_addr[13]
.sym 114397 soc.cpu.alu_out_SB_LUT4_O_21_I2_SB_LUT4_O_I3[1]
.sym 114398 soc.cpu.mem_do_prefetch_SB_LUT4_I3_1_O[1]
.sym 114399 soc.cpu.next_pc[10]
.sym 114400 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[8]
.sym 114401 soc.cpu.alu_out_SB_LUT4_O_12_I2_SB_LUT4_O_I3[1]
.sym 114402 soc.cpu.mem_do_prefetch_SB_LUT4_I3_1_O[1]
.sym 114403 soc.cpu.next_pc[19]
.sym 114404 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[17]
.sym 114405 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I2_SB_LUT4_O_I2[0]
.sym 114406 soc.cpu.mem_do_prefetch_SB_LUT4_I3_1_O[1]
.sym 114407 soc.cpu.next_pc[24]
.sym 114408 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[22]
.sym 114409 soc.cpu.pcpi_rs1[20]
.sym 114410 soc.cpu.mem_do_prefetch_SB_LUT4_I3_1_O[1]
.sym 114411 soc.cpu.next_pc[20]
.sym 114412 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[18]
.sym 114413 soc.cpu.alu_out_SB_LUT4_O_10_I2_SB_LUT4_O_I3[1]
.sym 114414 soc.cpu.mem_do_prefetch_SB_LUT4_I3_1_O[1]
.sym 114415 soc.cpu.next_pc[21]
.sym 114416 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[19]
.sym 114419 iomem_addr[18]
.sym 114420 iomem_addr[19]
.sym 114421 soc.cpu.pcpi_rs1[18]
.sym 114422 soc.cpu.mem_do_prefetch_SB_LUT4_I3_1_O[1]
.sym 114423 soc.cpu.next_pc[18]
.sym 114424 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[16]
.sym 114425 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_11_I1_SB_LUT4_O_1_I2[1]
.sym 114426 soc.cpu.mem_do_prefetch_SB_LUT4_I3_1_O[1]
.sym 114427 soc.cpu.next_pc[25]
.sym 114428 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[23]
.sym 114429 soc.cpu.alu_out_SB_LUT4_O_18_I2_SB_LUT4_O_I3[1]
.sym 114430 soc.cpu.mem_do_prefetch_SB_LUT4_I3_1_O[1]
.sym 114431 soc.cpu.next_pc[13]
.sym 114432 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[11]
.sym 114433 soc.cpu.alu_out_SB_LUT4_O_5_I2_SB_LUT4_O_I3[1]
.sym 114434 soc.cpu.mem_do_prefetch_SB_LUT4_I3_1_O[1]
.sym 114435 soc.cpu.next_pc[26]
.sym 114436 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[24]
.sym 114437 soc.cpu.pcpi_rs1[23]
.sym 114438 soc.cpu.mem_do_prefetch_SB_LUT4_I3_1_O[1]
.sym 114439 soc.cpu.next_pc[23]
.sym 114440 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[21]
.sym 114441 iomem_addr[26]
.sym 114442 iomem_addr[27]
.sym 114443 iomem_addr[28]
.sym 114444 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I2_O[3]
.sym 114445 iomem_addr[27]
.sym 114446 iomem_addr[28]
.sym 114447 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I2_O[2]
.sym 114448 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I2_O[3]
.sym 114449 soc.cpu.cpu_state[4]
.sym 114450 soc.cpu.pcpi_rs1[12]
.sym 114451 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_10_I2_SB_LUT4_O_I2[1]
.sym 114452 soc.cpu.irq_pending[12]
.sym 114453 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_LUT4_I3_O[0]
.sym 114454 iomem_ready_SB_LUT4_I1_O[2]
.sym 114455 iomem_addr[25]
.sym 114456 iomem_addr[24]
.sym 114458 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_24_I3[1]
.sym 114459 soc.cpu.reg_out[7]
.sym 114460 soc.cpu.latched_store_SB_LUT4_I3_1_O[3]
.sym 114461 iomem_addr[25]
.sym 114462 iomem_addr[24]
.sym 114463 iomem_ready_SB_LUT4_I1_O[2]
.sym 114464 iomem_addr[26]
.sym 114469 soc.cpu.pcpi_rs1[27]
.sym 114470 soc.cpu.mem_do_prefetch_SB_LUT4_I3_1_O[1]
.sym 114471 soc.cpu.next_pc[27]
.sym 114472 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[25]
.sym 114473 soc.cpu.pcpi_rs1[29]
.sym 114474 soc.cpu.mem_do_prefetch_SB_LUT4_I3_1_O[1]
.sym 114475 soc.cpu.next_pc[29]
.sym 114476 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[27]
.sym 114477 soc.cpu.alu_out_SB_LUT4_O_22_I2_SB_LUT4_O_I3[1]
.sym 114478 soc.cpu.cpu_state[4]
.sym 114479 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_26_I2_SB_LUT4_O_I2[2]
.sym 114480 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_26_I2_SB_LUT4_O_I2[3]
.sym 114485 soc.cpu.pcpi_rs1[30]
.sym 114486 soc.cpu.mem_do_prefetch_SB_LUT4_I3_1_O[1]
.sym 114487 soc.cpu.next_pc[30]
.sym 114488 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[28]
.sym 114490 iomem_addr[29]
.sym 114491 iomem_addr[30]
.sym 114492 iomem_addr[31]
.sym 114493 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_9_I2_SB_LUT4_O_I2[0]
.sym 114494 soc.cpu.mem_do_prefetch_SB_LUT4_I3_1_O[1]
.sym 114495 soc.cpu.next_pc[28]
.sym 114496 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[26]
.sym 114498 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_28_I1[0]
.sym 114499 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I0_O[3]
.sym 114500 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_28_I1[2]
.sym 114506 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_30_I1[0]
.sym 114507 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I0_O[3]
.sym 114508 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_30_I1[2]
.sym 114510 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_5_I1[0]
.sym 114511 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_5_I1[1]
.sym 114512 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_5_I1[2]
.sym 114518 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_22_I1[0]
.sym 114519 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I0_O[3]
.sym 114520 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_22_I1[2]
.sym 114523 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_21_I2[0]
.sym 114524 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_21_I2[1]
.sym 114526 soc.cpu.latched_is_lb_SB_LUT4_I3_I2[0]
.sym 114527 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I0_O[3]
.sym 114528 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_I3[2]
.sym 114529 soc.cpu.latched_is_lb_SB_LUT4_I3_O[0]
.sym 114530 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_21_I2_SB_LUT4_O_1_I0[1]
.sym 114531 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_21_I2_SB_LUT4_O_1_I0[2]
.sym 114532 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I0_O[3]
.sym 114533 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I0_O[3]
.sym 114534 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_23_I1[1]
.sym 114535 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_23_I1[2]
.sym 114536 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_23_I1[3]
.sym 114537 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I0_O[3]
.sym 114538 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_25_I1[1]
.sym 114539 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_25_I1[2]
.sym 114540 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_25_I1[3]
.sym 114541 soc.cpu.latched_is_lh_SB_LUT4_I1_I2[1]
.sym 114542 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_21_I2_SB_LUT4_O_1_I0[1]
.sym 114543 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_21_I2_SB_LUT4_O_1_I0[2]
.sym 114544 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I0_O[3]
.sym 114546 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_21_I2_SB_LUT4_O_1_I0[1]
.sym 114547 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_24_I1_SB_LUT4_O_2_I2[1]
.sym 114548 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_21_I2_SB_LUT4_O_1_I0[2]
.sym 114549 soc.cpu.alu_out_SB_LUT4_O_21_I2_SB_LUT4_O_I3[1]
.sym 114550 soc.cpu.cpu_state[4]
.sym 114551 soc.cpu.cpu_state[3]
.sym 114552 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_O_I1[10]
.sym 114554 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_21_I2_SB_LUT4_O_1_I0[1]
.sym 114555 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_25_I1_SB_LUT4_O_2_I2[1]
.sym 114556 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_21_I2_SB_LUT4_O_1_I0[2]
.sym 114558 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_21_I3[1]
.sym 114559 soc.cpu.reg_out[10]
.sym 114560 soc.cpu.latched_store_SB_LUT4_I3_1_O[3]
.sym 114563 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_26_I2[0]
.sym 114564 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_26_I2[1]
.sym 114566 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_30_I3[1]
.sym 114567 soc.cpu.reg_out[1]
.sym 114568 soc.cpu.latched_store_SB_LUT4_I3_1_O[3]
.sym 114569 soc.cpu.compressed_instr_SB_LUT4_I1_O[2]
.sym 114570 soc.cpu.reg_next_pc_SB_DFFESR_Q_9_D_SB_LUT4_O_I0_SB_LUT4_O_I1[2]
.sym 114571 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[1]
.sym 114572 soc.cpu.instr_waitirq_SB_LUT4_I2_O[3]
.sym 114573 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O[1]
.sym 114574 soc.cpu.compressed_instr_SB_LUT4_I1_O[2]
.sym 114575 soc.cpu.reg_next_pc_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 114576 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O[2]
.sym 114579 soc.cpu.latched_is_lh
.sym 114580 soc.cpu.latched_is_lb
.sym 114583 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_6_I2[0]
.sym 114584 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_6_I2[1]
.sym 114601 soc.cpu.pcpi_rs1[23]
.sym 114602 soc.cpu.cpu_state[4]
.sym 114603 soc.cpu.cpu_state[3]
.sym 114604 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_I0_O_SB_LUT4_O_I1[23]
.sym 114605 soc.cpu.reg_next_pc_SB_DFFESR_Q_24_D_SB_LUT4_O_I0[0]
.sym 114606 soc.cpu.reg_next_pc_SB_DFFESR_Q_24_D_SB_LUT4_O_I0[1]
.sym 114607 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[5]
.sym 114608 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O[2]
.sym 114618 soc.cpu.reg_next_pc_SB_DFFESR_Q_29_D_SB_LUT4_O_I1[0]
.sym 114619 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[0]
.sym 114620 soc.cpu.reg_next_pc_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[0]
.sym 114621 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[5]
.sym 114622 soc.cpu.compressed_instr_SB_LUT4_I1_O[5]
.sym 114623 soc.cpu.instr_waitirq_SB_LUT4_I2_O[3]
.sym 114624 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O[1]
.sym 114625 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_10_I2_SB_LUT4_O_I2[1]
.sym 114626 soc.cpu.irq_pending[21]
.sym 114627 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_3_I2[2]
.sym 114628 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_3_I2[3]
.sym 114630 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_12_I3[1]
.sym 114631 soc.cpu.reg_out[19]
.sym 114632 soc.cpu.latched_store_SB_LUT4_I3_1_O[3]
.sym 114633 soc.cpu.latched_is_lb
.sym 114634 soc.cpu.latched_is_lh
.sym 114635 flash_io0_oe_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_LUT4_O_I2[0]
.sym 114636 soc.cpu.instr_sh_SB_LUT4_I1_O[1]
.sym 114638 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_15_I1[0]
.sym 114639 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I0_O[3]
.sym 114640 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_15_I1[2]
.sym 114642 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_11_I3[1]
.sym 114643 soc.cpu.reg_out[20]
.sym 114644 soc.cpu.latched_store_SB_LUT4_I3_1_O[3]
.sym 114646 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_10_I3[1]
.sym 114647 soc.cpu.reg_out[21]
.sym 114648 soc.cpu.latched_store_SB_LUT4_I3_1_O[3]
.sym 114649 soc.mem_rdata[18]
.sym 114650 soc.cpu.latched_is_lh_SB_LUT4_I1_O[0]
.sym 114651 soc.cpu.latched_is_lh_SB_LUT4_I1_O[2]
.sym 114652 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I0_O[3]
.sym 114655 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_16_I2[0]
.sym 114656 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_16_I2[1]
.sym 114657 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O[1]
.sym 114658 soc.cpu.compressed_instr_SB_LUT4_I1_O[20]
.sym 114659 soc.cpu.reg_next_pc_SB_DFFESR_Q_10_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 114660 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O[2]
.sym 114661 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[15]
.sym 114665 soc.cpu.compressed_instr_SB_LUT4_I1_O[15]
.sym 114666 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O[1]
.sym 114667 soc.cpu.reg_next_pc_SB_DFFESR_Q_14_D_SB_LUT4_O_I1_SB_LUT4_O_I2[2]
.sym 114668 soc.cpu.instr_waitirq_SB_LUT4_I2_O[3]
.sym 114669 soc.cpu.compressed_instr_SB_LUT4_I1_O[9]
.sym 114670 soc.cpu.reg_next_pc_SB_DFFESR_Q_9_D_SB_LUT4_O_I0_SB_LUT4_O_I1[9]
.sym 114671 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[1]
.sym 114672 soc.cpu.instr_waitirq_SB_LUT4_I2_O[3]
.sym 114673 soc.cpu.compressed_instr_SB_LUT4_I1_O[20]
.sym 114674 soc.cpu.reg_next_pc_SB_DFFESR_Q_9_D_SB_LUT4_O_I0_SB_LUT4_O_I1[20]
.sym 114675 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[1]
.sym 114676 soc.cpu.instr_waitirq_SB_LUT4_I2_O[3]
.sym 114677 soc.cpu.compressed_instr_SB_LUT4_I1_O[9]
.sym 114678 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O[1]
.sym 114679 soc.cpu.reg_next_pc_SB_DFFESR_Q_20_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 114680 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O[2]
.sym 114682 soc.cpu.compressed_instr_SB_LUT4_I1_O[15]
.sym 114683 soc.cpu.reg_next_pc_SB_DFFESR_Q_9_D_SB_LUT4_O_I0_SB_LUT4_O_I1[15]
.sym 114684 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[1]
.sym 114686 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[9]
.sym 114687 soc.cpu.reg_next_pc_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[0]
.sym 114688 soc.cpu.reg_next_pc_SB_DFFESR_Q_20_D_SB_LUT4_O_I3[2]
.sym 114690 soc.cpu.reg_next_pc_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[0]
.sym 114691 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[18]
.sym 114692 soc.cpu.reg_next_pc_SB_DFFESR_Q_11_D_SB_LUT4_O_I3[2]
.sym 114694 soc.cpu.compressed_instr_SB_LUT4_I1_O[19]
.sym 114695 soc.cpu.reg_next_pc_SB_DFFESR_Q_9_D_SB_LUT4_O_I0_SB_LUT4_O_I1[19]
.sym 114696 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[1]
.sym 114698 soc.cpu.reg_next_pc_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[0]
.sym 114699 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[20]
.sym 114700 soc.cpu.reg_next_pc_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[2]
.sym 114702 soc.cpu.reg_next_pc_SB_DFFESR_Q_14_D_SB_LUT4_O_I1[0]
.sym 114703 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[15]
.sym 114704 soc.cpu.reg_next_pc_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[0]
.sym 114705 soc.cpu.compressed_instr_SB_LUT4_I1_O[19]
.sym 114706 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O[1]
.sym 114707 soc.cpu.reg_next_pc_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[2]
.sym 114708 soc.cpu.instr_waitirq_SB_LUT4_I2_O[3]
.sym 114709 soc.cpu.compressed_instr_SB_LUT4_I1_O[18]
.sym 114710 soc.cpu.reg_next_pc_SB_DFFESR_Q_9_D_SB_LUT4_O_I0_SB_LUT4_O_I1[18]
.sym 114711 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[1]
.sym 114712 soc.cpu.instr_waitirq_SB_LUT4_I2_O[3]
.sym 114713 soc.mem_rdata[31]
.sym 114714 soc.cpu.latched_is_lh_SB_LUT4_I1_O[0]
.sym 114715 soc.cpu.latched_is_lh_SB_LUT4_I1_O[2]
.sym 114716 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I0_O[3]
.sym 114717 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O[1]
.sym 114718 soc.cpu.compressed_instr_SB_LUT4_I1_O[18]
.sym 114719 soc.cpu.reg_next_pc_SB_DFFESR_Q_11_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 114720 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O[2]
.sym 114721 soc.cpu.compressed_instr_SB_LUT4_I1_O[0]
.sym 114722 soc.cpu.instr_waitirq_SB_LUT4_I2_O[1]
.sym 114723 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[1]
.sym 114724 soc.cpu.instr_waitirq_SB_LUT4_I2_O[3]
.sym 114727 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_9_I2[0]
.sym 114728 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_9_I2[1]
.sym 114730 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[0]
.sym 114731 soc.cpu.decoded_imm_j[1]
.sym 114734 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_15_I3[1]
.sym 114735 soc.cpu.reg_out[16]
.sym 114736 soc.cpu.latched_store_SB_LUT4_I3_1_O[3]
.sym 114738 soc.cpu.compressed_instr
.sym 114739 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_O[0]
.sym 114742 soc.cpu.compressed_instr_SB_LUT4_I1_O[0]
.sym 114743 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O[1]
.sym 114744 soc.cpu.reg_next_pc_SB_DFFESR_Q_29_D_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 114747 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I2[0]
.sym 114748 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I2[1]
.sym 114750 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_9_I3[1]
.sym 114751 soc.cpu.reg_out[22]
.sym 114752 soc.cpu.latched_store_SB_LUT4_I3_1_O[3]
.sym 114753 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[1]
.sym 114754 soc.cpu.decoded_imm_j[8]
.sym 114755 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O[0]
.sym 114756 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 114757 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 114758 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[1]
.sym 114759 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[1]
.sym 114760 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[3]
.sym 114761 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 114762 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[1]
.sym 114763 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1[0]
.sym 114764 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[3]
.sym 114766 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[1]
.sym 114767 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I3[1]
.sym 114768 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I3[2]
.sym 114769 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_15_I3[0]
.sym 114770 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[1]
.sym 114771 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[2]
.sym 114772 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_15_I3[3]
.sym 114773 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 114774 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[1]
.sym 114775 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_6_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_I1_O[0]
.sym 114776 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[3]
.sym 114777 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_14_I3[0]
.sym 114778 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[1]
.sym 114779 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[2]
.sym 114780 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_14_I3[3]
.sym 114781 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_18_I2[0]
.sym 114782 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[1]
.sym 114783 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[2]
.sym 114784 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_18_I2[3]
.sym 114785 soc.cpu.decoded_rs1_SB_DFFE_Q_2_D[1]
.sym 114786 soc.cpu.cpuregs_raddr1[2]
.sym 114787 soc.cpu.decoded_rs1_SB_DFFE_Q_1_D[2]
.sym 114788 soc.cpu.cpuregs_waddr[2]
.sym 114789 soc.cpu.decoded_rs1_SB_DFFE_Q_D_SB_LUT4_I2_O[0]
.sym 114790 soc.cpu.cpuregs_waddr[4]
.sym 114791 soc.cpu.cpuregs_waddr[3]
.sym 114792 soc.cpu.decoded_rs1_SB_DFFE_Q_D_SB_LUT4_I2_O[3]
.sym 114793 soc.cpu.decoded_rs1_SB_DFFE_Q_4_D_SB_LUT4_I0_O[0]
.sym 114794 soc.cpu.decoded_rs1_SB_DFFE_Q_4_D_SB_LUT4_I0_O[1]
.sym 114795 soc.cpu.decoded_rs1_SB_DFFE_Q_4_D_SB_LUT4_I0_O[2]
.sym 114796 soc.cpu.decoded_rs1_SB_DFFE_Q_4_D_SB_LUT4_I0_O[3]
.sym 114797 soc.cpu.decoded_rs1_SB_DFFE_Q_4_D[1]
.sym 114798 soc.cpu.cpuregs_raddr1[0]
.sym 114799 soc.cpu.decoded_rs1_SB_DFFE_Q_1_D[2]
.sym 114800 soc.cpu.cpuregs_waddr[0]
.sym 114802 soc.cpu.cpuregs_raddr1[2]
.sym 114803 soc.cpu.decoded_rs1_SB_DFFE_Q_2_D[1]
.sym 114804 soc.cpu.decoded_rs1_SB_DFFE_Q_1_D[2]
.sym 114806 soc.cpu.cpuregs_raddr1[0]
.sym 114807 soc.cpu.decoded_rs1_SB_DFFE_Q_4_D[1]
.sym 114808 soc.cpu.decoded_rs1_SB_DFFE_Q_1_D[2]
.sym 114809 soc.cpu.cpuregs.wen
.sym 114814 soc.cpu.latched_store_SB_LUT4_I1_O_SB_LUT4_I1_2_I3[1]
.sym 114815 soc.cpu.reg_out[29]
.sym 114816 soc.cpu.latched_store_SB_LUT4_I3_1_O[3]
.sym 114818 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[1]
.sym 114819 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 114820 soc.cpu.mem_rdata_q[19]
.sym 114821 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 114822 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[1]
.sym 114823 soc.cpu.instr_timer_SB_DFFE_Q_D_SB_LUT4_O_I1[0]
.sym 114824 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[3]
.sym 114825 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 114826 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[1]
.sym 114827 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_22_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_I1_O[0]
.sym 114828 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[3]
.sym 114829 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 114830 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[1]
.sym 114831 soc.cpu.instr_timer_SB_DFFE_Q_D_SB_LUT4_O_I1[2]
.sym 114832 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[3]
.sym 114833 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_13_I3[0]
.sym 114834 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[1]
.sym 114835 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[2]
.sym 114836 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_13_I3[3]
.sym 114837 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 114838 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[1]
.sym 114839 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 114840 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[3]
.sym 114842 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[1]
.sym 114843 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 114844 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[3]
.sym 114845 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[0]
.sym 114846 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[1]
.sym 114847 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[2]
.sym 114848 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[3]
.sym 114850 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 114851 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I3[1]
.sym 114852 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I3[2]
.sym 114854 soc.cpu.cpu_state[3]
.sym 114855 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O[2]
.sym 114856 soc.cpu.decoded_rd[3]
.sym 114858 soc.cpu.cpu_state[3]
.sym 114859 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O[2]
.sym 114860 soc.cpu.decoded_rd[4]
.sym 114861 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O[2]
.sym 114862 soc.cpu.decoded_rd[2]
.sym 114863 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[0]
.sym 114864 soc.cpu.cpu_state[3]
.sym 114865 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[0]
.sym 114866 soc.cpu.decoded_rd[1]
.sym 114867 soc.cpu.cpu_state[3]
.sym 114868 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O[2]
.sym 114871 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 114872 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_6_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_I1_O[0]
.sym 114873 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[0]
.sym 114874 soc.cpu.decoded_rd[0]
.sym 114875 soc.cpu.cpu_state[3]
.sym 114876 soc.cpu.irq_delay_SB_LUT4_I2_O_SB_LUT4_I1_O[2]
.sym 114877 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 114878 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[1]
.sym 114879 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 114880 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[2]
.sym 114977 iomem_wdata[4]
.sym 114989 iomem_wdata[7]
.sym 114996 soc.simpleuart.recv_divcnt[1]
.sym 114997 iomem_wdata[2]
.sym 115005 iomem_wdata[3]
.sym 115010 soc.simpleuart_reg_div_do[0]
.sym 115011 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_I1_SB_CARRY_CO_I1[0]
.sym 115014 soc.simpleuart_reg_div_do[1]
.sym 115015 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_I1_SB_CARRY_CO_I1[1]
.sym 115018 soc.simpleuart_reg_div_do[2]
.sym 115019 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_I1_SB_CARRY_CO_I1[2]
.sym 115022 soc.simpleuart_reg_div_do[3]
.sym 115023 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_I1_SB_CARRY_CO_I1[3]
.sym 115026 flash_clk_SB_LUT4_I1_I2_SB_LUT4_O_I2[1]
.sym 115027 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_I1_SB_CARRY_CO_I1[4]
.sym 115030 flash_csb_SB_LUT4_I1_I2_SB_LUT4_O_I2[1]
.sym 115031 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_I1_SB_CARRY_CO_I1[5]
.sym 115034 soc.simpleuart_reg_div_do[6]
.sym 115035 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_I1_SB_CARRY_CO_I1[6]
.sym 115038 soc.simpleuart_reg_div_do[7]
.sym 115039 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_I1_SB_CARRY_CO_I1[7]
.sym 115042 soc.simpleuart_reg_div_do[8]
.sym 115043 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_I1_SB_CARRY_CO_I1[8]
.sym 115046 soc.simpleuart_reg_div_do[9]
.sym 115047 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_I1_SB_CARRY_CO_I1[9]
.sym 115050 soc.simpleuart_reg_div_do[10]
.sym 115051 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_I1_SB_CARRY_CO_I1[10]
.sym 115054 soc.simpleuart_reg_div_do[11]
.sym 115055 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_I1_SB_CARRY_CO_I1[11]
.sym 115058 soc.simpleuart_reg_div_do[12]
.sym 115059 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_I1_SB_CARRY_CO_I1[12]
.sym 115062 soc.simpleuart_reg_div_do[13]
.sym 115063 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_I1_SB_CARRY_CO_I1[13]
.sym 115066 soc.simpleuart_reg_div_do[14]
.sym 115067 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_I1_SB_CARRY_CO_I1[14]
.sym 115070 soc.simpleuart_reg_div_do[15]
.sym 115071 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_I1_SB_CARRY_CO_I1[15]
.sym 115074 soc.simpleuart_reg_div_do[16]
.sym 115075 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_I1_SB_CARRY_CO_I1[16]
.sym 115078 soc.simpleuart_reg_div_do[17]
.sym 115079 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_I1_SB_CARRY_CO_I1[17]
.sym 115082 soc.simpleuart_reg_div_do[18]
.sym 115083 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_I1_SB_CARRY_CO_I1[18]
.sym 115086 soc.simpleuart_reg_div_do[19]
.sym 115087 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_I1_SB_CARRY_CO_I1[19]
.sym 115090 soc.simpleuart_reg_div_do[20]
.sym 115091 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_I1_SB_CARRY_CO_I1[20]
.sym 115094 soc.simpleuart_reg_div_do[21]
.sym 115095 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_I1_SB_CARRY_CO_I1[21]
.sym 115098 soc.simpleuart_reg_div_do[22]
.sym 115099 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_I1_SB_CARRY_CO_I1[22]
.sym 115102 soc.simpleuart_reg_div_do[23]
.sym 115103 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_I1_SB_CARRY_CO_I1[23]
.sym 115106 soc.simpleuart_reg_div_do[24]
.sym 115107 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_I1_SB_CARRY_CO_I1[24]
.sym 115110 soc.simpleuart_reg_div_do[25]
.sym 115111 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_I1_SB_CARRY_CO_I1[25]
.sym 115114 soc.simpleuart_reg_div_do[26]
.sym 115115 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_I1_SB_CARRY_CO_I1[26]
.sym 115118 soc.simpleuart_reg_div_do[27]
.sym 115119 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_I1_SB_CARRY_CO_I1[27]
.sym 115122 soc.simpleuart_reg_div_do[28]
.sym 115123 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_I1_SB_CARRY_CO_I1[28]
.sym 115126 soc.simpleuart_reg_div_do[29]
.sym 115127 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_I1_SB_CARRY_CO_I1[29]
.sym 115130 soc.simpleuart_reg_div_do[30]
.sym 115131 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_I1_SB_CARRY_CO_I1[30]
.sym 115134 soc.simpleuart_reg_div_do[31]
.sym 115135 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_I1_SB_CARRY_CO_I1[31]
.sym 115140 $nextpnr_ICESTORM_LC_57$I3
.sym 115144 soc.simpleuart.recv_divcnt[8]
.sym 115145 iomem_wdata[22]
.sym 115152 soc.simpleuart.recv_divcnt[29]
.sym 115156 soc.simpleuart.recv_divcnt[27]
.sym 115160 soc.simpleuart.recv_divcnt[26]
.sym 115164 soc.simpleuart.recv_divcnt[30]
.sym 115168 soc.simpleuart.recv_divcnt[24]
.sym 115170 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3[0]
.sym 115175 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[1]
.sym 115179 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[2]
.sym 115183 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[3]
.sym 115187 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[4]
.sym 115191 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[5]
.sym 115195 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[6]
.sym 115199 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[7]
.sym 115203 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[8]
.sym 115207 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[9]
.sym 115211 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[10]
.sym 115214 $PACKER_VCC_NET
.sym 115215 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[11]
.sym 115219 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[12]
.sym 115223 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[13]
.sym 115227 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[14]
.sym 115231 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[15]
.sym 115235 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[16]
.sym 115239 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[17]
.sym 115243 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[18]
.sym 115247 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[19]
.sym 115251 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[20]
.sym 115255 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[21]
.sym 115259 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[22]
.sym 115263 iomem_ready_SB_LUT4_I3_I1[0]
.sym 115267 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[24]
.sym 115271 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[25]
.sym 115275 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[26]
.sym 115279 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[27]
.sym 115283 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[28]
.sym 115287 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[29]
.sym 115290 $PACKER_VCC_NET
.sym 115292 $nextpnr_ICESTORM_LC_54$I3
.sym 115294 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_I2_O[1]
.sym 115295 soc.cpu.last_mem_valid_SB_DFFSR_Q_D[1]
.sym 115296 $nextpnr_ICESTORM_LC_54$COUT
.sym 115300 iomem_addr[6]
.sym 115301 soc.cpu.pcpi_rs1[8]
.sym 115302 soc.cpu.mem_do_prefetch_SB_LUT4_I3_1_O[1]
.sym 115303 soc.cpu.next_pc[8]
.sym 115304 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[6]
.sym 115308 iomem_addr[9]
.sym 115309 soc.cpu.pcpi_rs1[5]
.sym 115310 soc.cpu.mem_do_prefetch_SB_LUT4_I3_1_O[1]
.sym 115311 soc.cpu.next_pc[5]
.sym 115312 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[3]
.sym 115316 iomem_addr[3]
.sym 115317 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_I3_O[0]
.sym 115318 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_LUT4_I3_O[0]
.sym 115319 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_I3_O[2]
.sym 115320 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_I3_O[3]
.sym 115321 iomem_addr[6]
.sym 115322 iomem_addr[7]
.sym 115323 iomem_addr[8]
.sym 115324 iomem_addr[9]
.sym 115328 iomem_addr[10]
.sym 115332 iomem_addr[11]
.sym 115333 iomem_addr[13]
.sym 115334 iomem_addr[10]
.sym 115335 iomem_addr[11]
.sym 115336 iomem_addr[12]
.sym 115340 iomem_addr[14]
.sym 115341 iomem_addr[24]
.sym 115342 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_O_2_I1[1]
.sym 115343 iomem_addr[25]
.sym 115344 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_O_2_I1[3]
.sym 115348 iomem_addr[15]
.sym 115352 iomem_addr[16]
.sym 115354 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_29_I1[0]
.sym 115355 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I0_O[3]
.sym 115356 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_29_I1[2]
.sym 115360 iomem_addr[12]
.sym 115361 soc.cpu.alu_out_SB_LUT4_O_29_I1[1]
.sym 115362 soc.cpu.mem_do_prefetch_SB_LUT4_I3_1_O[1]
.sym 115363 soc.cpu.next_pc[22]
.sym 115364 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[20]
.sym 115368 iomem_addr[17]
.sym 115372 iomem_addr[13]
.sym 115376 iomem_addr[20]
.sym 115380 iomem_addr[19]
.sym 115381 iomem_addr[20]
.sym 115382 iomem_addr[21]
.sym 115383 iomem_addr[22]
.sym 115384 iomem_addr[23]
.sym 115388 iomem_addr[18]
.sym 115392 iomem_addr[21]
.sym 115396 iomem_addr[23]
.sym 115397 iomem_wdata[24]
.sym 115404 iomem_addr[22]
.sym 115408 iomem_addr[24]
.sym 115409 iomem_wdata[26]
.sym 115416 iomem_addr[26]
.sym 115417 iomem_wdata[29]
.sym 115424 iomem_addr[25]
.sym 115428 iomem_addr[28]
.sym 115432 iomem_addr[31]
.sym 115440 iomem_addr[29]
.sym 115444 iomem_addr[30]
.sym 115448 iomem_addr[27]
.sym 115453 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I1_O[0]
.sym 115463 soc.cpu.mem_wstrb_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 115464 soc.cpu.mem_wstrb_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2[1]
.sym 115465 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I0_O[0]
.sym 115466 soc.cpu.alu_out_SB_LUT4_O_30_I2_SB_LUT4_O_I3[1]
.sym 115467 soc.cpu.instr_sh_SB_LUT4_I1_O[1]
.sym 115468 flash_io0_oe_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_LUT4_O_I2[0]
.sym 115469 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I0_O[0]
.sym 115470 flash_io3_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I0_O[1]
.sym 115471 flash_io3_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I0_O[2]
.sym 115472 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I0_O[3]
.sym 115477 flash_io3_oe_SB_LUT4_I0_O_SB_LUT4_I0_O[1]
.sym 115478 soc.mem_rdata[27]
.sym 115479 soc.cpu.alu_out_SB_LUT4_O_30_I2_SB_LUT4_O_I3[1]
.sym 115480 flash_io0_oe_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_LUT4_O_I2[0]
.sym 115481 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O[1]
.sym 115482 soc.mem_rdata[26]
.sym 115483 soc.cpu.alu_out_SB_LUT4_O_30_I2_SB_LUT4_O_I3[1]
.sym 115484 flash_io0_oe_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_LUT4_O_I2[0]
.sym 115485 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I0_O[0]
.sym 115486 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I0_O[1]
.sym 115487 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I0_O[2]
.sym 115488 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I0_O[3]
.sym 115489 soc.cpu.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I0[0]
.sym 115490 soc.mem_rdata[26]
.sym 115491 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O[1]
.sym 115492 soc.cpu.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I0[3]
.sym 115493 flash_io3_oe_SB_LUT4_I0_O_SB_LUT4_I0_O[1]
.sym 115494 soc.cpu.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I0[3]
.sym 115495 soc.mem_rdata[27]
.sym 115496 soc.cpu.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I0[0]
.sym 115498 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_21_I2_SB_LUT4_O_1_I0[1]
.sym 115499 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_23_I1_SB_LUT4_O_2_I2[1]
.sym 115500 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_21_I2_SB_LUT4_O_1_I0[2]
.sym 115501 soc.cpu.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I0[0]
.sym 115502 soc.mem_rdata[24]
.sym 115503 soc.cpu.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I0[2]
.sym 115504 soc.cpu.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I0[3]
.sym 115506 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_21_I2_SB_LUT4_O_1_I0[1]
.sym 115507 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_22_I1_SB_LUT4_O_1_I2[1]
.sym 115508 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_21_I2_SB_LUT4_O_1_I0[2]
.sym 115509 soc.cpu.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I0[0]
.sym 115510 soc.mem_rdata[28]
.sym 115511 soc.cpu.mem_rdata_latched_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 115512 soc.cpu.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I0[3]
.sym 115513 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_21_I2_SB_LUT4_O_1_I0[0]
.sym 115514 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_21_I2_SB_LUT4_O_1_I0[1]
.sym 115515 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_21_I2_SB_LUT4_O_1_I0[2]
.sym 115516 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I0_O[3]
.sym 115517 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_21_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I0[1]
.sym 115518 soc.cpu.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I0[3]
.sym 115519 soc.mem_rdata[30]
.sym 115520 soc.cpu.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I0[0]
.sym 115523 soc.cpu.latched_is_lb_SB_LUT4_I3_I2[0]
.sym 115524 soc.cpu.latched_is_lb
.sym 115525 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_26_I2_SB_LUT4_O_1_I0[0]
.sym 115526 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_21_I2_SB_LUT4_O_1_I0[1]
.sym 115527 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_21_I2_SB_LUT4_O_1_I0[2]
.sym 115528 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I0_O[3]
.sym 115529 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_O_I0[1]
.sym 115530 soc.cpu.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I0[3]
.sym 115531 soc.mem_rdata[31]
.sym 115532 soc.cpu.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I0[0]
.sym 115533 soc.cpu.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I0[0]
.sym 115534 soc.mem_rdata[25]
.sym 115535 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_6_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0[1]
.sym 115536 soc.cpu.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I0[3]
.sym 115543 soc.cpu.alu_out_SB_LUT4_O_30_I2_SB_LUT4_O_I3[1]
.sym 115544 soc.cpu.instr_sh_SB_LUT4_I1_O[1]
.sym 115550 flash_io0_oe_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_LUT4_O_I2[0]
.sym 115551 soc.cpu.alu_out_SB_LUT4_O_30_I2_SB_LUT4_O_I3[1]
.sym 115552 soc.cpu.instr_sh_SB_LUT4_I1_O[1]
.sym 115561 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_O_I0[1]
.sym 115562 soc.mem_rdata[31]
.sym 115563 soc.cpu.alu_out_SB_LUT4_O_30_I2_SB_LUT4_O_I3[1]
.sym 115564 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I0_O[0]
.sym 115565 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 115566 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 115567 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_2_O[2]
.sym 115568 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_2_O[3]
.sym 115569 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[1]
.sym 115570 soc.cpu.decoded_imm_j[9]
.sym 115571 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O[0]
.sym 115572 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_22_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_I1_O[0]
.sym 115573 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 115574 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 115575 flash_io3_oe_SB_LUT4_I0_O_SB_LUT4_I0_O[0]
.sym 115576 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O[3]
.sym 115577 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[1]
.sym 115578 soc.cpu.decoded_imm_j[2]
.sym 115579 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2[2]
.sym 115580 soc.cpu.mem_rdata_q[22]
.sym 115582 flash_io0_oe_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_LUT4_O_I2[0]
.sym 115583 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I2[1]
.sym 115584 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I2[2]
.sym 115585 soc.mem_rdata[26]
.sym 115586 soc.cpu.latched_is_lh_SB_LUT4_I1_O[0]
.sym 115587 soc.cpu.latched_is_lh_SB_LUT4_I1_O[2]
.sym 115588 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I0_O[3]
.sym 115593 soc.mem_rdata[21]
.sym 115594 soc.cpu.latched_is_lh_SB_LUT4_I1_O[0]
.sym 115595 soc.cpu.latched_is_lh_SB_LUT4_I1_O[2]
.sym 115596 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I0_O[3]
.sym 115602 soc.cpu.latched_is_lh_SB_LUT4_I1_O[0]
.sym 115603 soc.mem_rdata[20]
.sym 115604 soc.cpu.latched_is_lh_SB_LUT4_I1_O[2]
.sym 115605 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[1]
.sym 115606 soc.cpu.decoded_imm_j[4]
.sym 115607 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2[2]
.sym 115608 soc.cpu.mem_rdata_q[24]
.sym 115613 soc.mem_rdata[19]
.sym 115614 soc.cpu.latched_is_lh_SB_LUT4_I1_O[0]
.sym 115615 soc.cpu.latched_is_lh_SB_LUT4_I1_O[2]
.sym 115616 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I0_O[3]
.sym 115619 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_10_I2[0]
.sym 115620 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_10_I2[1]
.sym 115622 soc.cpu.latched_is_lh
.sym 115623 soc.cpu.latched_is_lh_SB_LUT4_I1_I2[1]
.sym 115624 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_21_I2_SB_LUT4_O_1_I0[2]
.sym 115626 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_14_I1[0]
.sym 115627 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I0_O[3]
.sym 115628 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_14_I1[2]
.sym 115630 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 115631 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 115632 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2[2]
.sym 115642 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_13_I1[0]
.sym 115643 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_13_I1[1]
.sym 115644 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_13_I1[2]
.sym 115649 soc.mem_rdata[30]
.sym 115650 soc.cpu.latched_is_lh_SB_LUT4_I1_O[0]
.sym 115651 soc.cpu.latched_is_lh_SB_LUT4_I1_O[2]
.sym 115652 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I0_O[3]
.sym 115653 soc.mem_rdata[27]
.sym 115654 soc.cpu.latched_is_lh_SB_LUT4_I1_O[0]
.sym 115655 soc.cpu.latched_is_lh_SB_LUT4_I1_O[2]
.sym 115656 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I0_O[3]
.sym 115657 soc.mem_rdata[28]
.sym 115658 soc.cpu.latched_is_lh_SB_LUT4_I1_O[0]
.sym 115659 soc.cpu.latched_is_lh_SB_LUT4_I1_O[2]
.sym 115660 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I0_O[3]
.sym 115661 soc.mem_rdata[24]
.sym 115662 soc.cpu.latched_is_lh_SB_LUT4_I1_O[0]
.sym 115663 soc.cpu.latched_is_lh_SB_LUT4_I1_O[2]
.sym 115664 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I0_O[3]
.sym 115666 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_18_I1[0]
.sym 115667 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I0_O[3]
.sym 115668 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_18_I1[2]
.sym 115669 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I0_O[3]
.sym 115670 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I1[1]
.sym 115671 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I1[2]
.sym 115672 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_19_I1[3]
.sym 115675 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_8_I2[0]
.sym 115676 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_8_I2[1]
.sym 115677 soc.mem_rdata[25]
.sym 115678 soc.cpu.latched_is_lh_SB_LUT4_I1_O[0]
.sym 115679 soc.cpu.latched_is_lh_SB_LUT4_I1_O[2]
.sym 115680 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I0_O[3]
.sym 115681 soc.cpu.cpuregs_waddr[3]
.sym 115682 soc.cpu.decoded_rs2_SB_DFFE_Q_1_D_SB_LUT4_I2_O[1]
.sym 115683 soc.cpu.decoded_rs2_SB_DFFE_Q_1_D_SB_LUT4_I2_O[2]
.sym 115684 soc.cpu.decoded_rs2_SB_DFFE_Q_1_D_SB_LUT4_I2_O[3]
.sym 115690 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[1]
.sym 115691 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 115692 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O[0]
.sym 115693 soc.cpu.cpuregs.wen
.sym 115698 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[1]
.sym 115699 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 115700 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_O_I0[0]
.sym 115706 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[1]
.sym 115707 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 115708 soc.cpu.mem_rdata_q[16]
.sym 115709 soc.cpu.cpuregs_waddr[0]
.sym 115710 soc.cpu.decoded_rs2_SB_DFFE_Q_D_SB_LUT4_I2_O[1]
.sym 115711 soc.cpu.decoded_rs2_SB_DFFE_Q_D_SB_LUT4_I2_O[2]
.sym 115712 soc.cpu.cpuregs_waddr[4]
.sym 115714 soc.cpu.cpuregs_raddr2[0]
.sym 115715 soc.cpu.decoded_rs2_SB_DFFE_Q_4_D[1]
.sym 115716 soc.cpu.decoded_rs1_SB_DFFE_Q_1_D[2]
.sym 115717 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 115718 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[1]
.sym 115719 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[2]
.sym 115720 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[3]
.sym 115723 soc.cpu.decoded_rs2_SB_DFFE_Q_1_D_SB_LUT4_I2_O_SB_LUT4_O_1_I2[0]
.sym 115724 soc.cpu.decoded_rs2_SB_DFFE_Q_1_D_SB_LUT4_I2_O_SB_LUT4_O_1_I2[1]
.sym 115725 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 115726 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[1]
.sym 115727 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_I3[2]
.sym 115728 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[3]
.sym 115731 soc.cpu.cpu_state_SB_DFF_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_1_I3[0]
.sym 115732 soc.cpu.mem_do_rinst
.sym 115733 soc.cpu.cpuregs_raddr2[2]
.sym 115734 soc.cpu.decoded_rs2_SB_DFFE_Q_2_D[1]
.sym 115735 soc.cpu.cpuregs_waddr[2]
.sym 115736 soc.cpu.decoded_rs1_SB_DFFE_Q_1_D[2]
.sym 115737 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 115738 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[1]
.sym 115739 soc.cpu.mem_rdata_q[22]
.sym 115740 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[3]
.sym 115741 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_16_I3[0]
.sym 115742 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[1]
.sym 115743 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[2]
.sym 115744 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_16_I3[3]
.sym 115745 soc.cpu.decoded_rs1_SB_DFFE_Q_4_D[1]
.sym 115751 soc.cpu.cpuregs.regs.0.0.1_RADDR_1[0]
.sym 115752 soc.cpu.cpuregs_waddr[1]
.sym 115753 soc.cpu.decoded_rs1_SB_DFFE_Q_2_D[1]
.sym 115757 soc.cpu.decoded_rs2_SB_DFFE_Q_4_D[1]
.sym 115762 soc.cpu.decoded_rs1_SB_DFFE_Q_2_D_SB_LUT4_O_I1[2]
.sym 115763 soc.cpu.decoded_rs1_SB_DFFE_Q_4_D_SB_LUT4_O_I1[1]
.sym 115764 soc.cpu.decoded_rs1_SB_DFFE_Q_4_D_SB_LUT4_O_I1[2]
.sym 115766 soc.cpu.cpuregs_raddr1[3]
.sym 115767 soc.cpu.decoded_rs1_SB_DFFE_Q_1_D[1]
.sym 115768 soc.cpu.decoded_rs1_SB_DFFE_Q_1_D[2]
.sym 115769 soc.cpu.decoded_imm_j_SB_DFFE_Q_1_D_SB_LUT4_O_I2[0]
.sym 115770 soc.cpu.decoded_rs1_SB_DFFE_Q_2_D_SB_LUT4_O_I1[1]
.sym 115771 soc.cpu.decoded_rs1_SB_DFFE_Q_2_D_SB_LUT4_O_I1[2]
.sym 115772 soc.cpu.decoded_rs1_SB_DFFE_Q_2_D_SB_LUT4_O_I1[3]
.sym 115773 soc.cpu.decoded_rs2_SB_DFFE_Q_2_D[1]
.sym 115779 soc.cpu.decoded_imm_j_SB_DFFE_Q_2_D_SB_LUT4_O_I2[0]
.sym 115780 soc.cpu.decoded_imm_j_SB_DFFE_Q_9_D_SB_LUT4_O_I3[1]
.sym 115782 soc.cpu.cpuregs_raddr1[2]
.sym 115783 soc.cpu.cpuregs_raddr1[3]
.sym 115784 soc.cpu.cpuregs_raddr1[4]
.sym 115785 soc.cpu.decoded_rs1_SB_DFFE_Q_1_D[1]
.sym 115791 soc.cpu.decoded_imm_j_SB_DFFE_Q_1_D_SB_LUT4_O_I2[1]
.sym 115792 soc.cpu.decoded_imm_j_SB_DFFE_Q_9_D_SB_LUT4_O_I3[1]
.sym 115794 soc.cpu.cpuregs_raddr1[4]
.sym 115795 soc.cpu.decoded_rs1_SB_DFFE_Q_D[1]
.sym 115796 soc.cpu.decoded_rs1_SB_DFFE_Q_1_D[2]
.sym 115798 soc.cpu.decoded_imm_j[20]
.sym 115799 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[1]
.sym 115800 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[2]
.sym 115801 soc.cpu.decoded_imm_j_SB_DFFE_Q_1_D_SB_LUT4_O_I2[0]
.sym 115806 soc.cpu.cpuregs_raddr1[0]
.sym 115807 soc.cpu.cpuregs_raddr1[1]
.sym 115808 soc.cpu.cpuregs.regs.0.0.1_RDATA_15_SB_LUT4_O_I3[2]
.sym 115809 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 115810 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[1]
.sym 115811 soc.cpu.instr_lh_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 115812 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[2]
.sym 115815 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[1]
.sym 115816 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[2]
.sym 115817 soc.cpu.decoded_rs1_SB_DFFE_Q_D[1]
.sym 115823 soc.cpu.instr_srl_SB_LUT4_I1_1_O[0]
.sym 115824 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O[0]
.sym 115826 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[2]
.sym 115827 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[1]
.sym 115828 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[2]
.sym 115831 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O[0]
.sym 115832 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_I3[2]
.sym 115834 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[1]
.sym 115835 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 115836 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[1]
.sym 115838 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_6_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_I1_O[0]
.sym 115839 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_I3[2]
.sym 115840 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_22_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_I1_O[0]
.sym 115874 soc.simpleuart.recv_state[0]
.sym 115879 soc.simpleuart.recv_state[1]
.sym 115881 soc.spimemio.softreset_SB_DFFSS_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O[0]
.sym 115883 soc.simpleuart.recv_state[2]
.sym 115884 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 115885 soc.spimemio.softreset_SB_DFFSS_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O[0]
.sym 115887 soc.simpleuart.recv_state[3]
.sym 115888 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 115890 soc.simpleuart.recv_state[3]
.sym 115891 soc.simpleuart.recv_state[2]
.sym 115892 soc.simpleuart.recv_state[1]
.sym 115893 UART_RX_SB_LUT4_I1_I2[0]
.sym 115894 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_I3[0]
.sym 115895 soc.simpleuart.recv_state[1]
.sym 115896 soc.simpleuart.recv_state[0]
.sym 115897 soc.simpleuart.recv_state[0]
.sym 115898 soc.simpleuart.recv_state[2]
.sym 115899 soc.simpleuart.recv_state[3]
.sym 115900 soc.simpleuart.recv_state[1]
.sym 115901 soc.simpleuart.recv_state[2]
.sym 115902 soc.simpleuart.recv_state[3]
.sym 115903 soc.simpleuart.recv_state[1]
.sym 115904 soc.simpleuart.recv_state[0]
.sym 115905 soc.simpleuart.recv_pattern[4]
.sym 115909 soc.simpleuart.recv_pattern[3]
.sym 115913 soc.simpleuart.recv_pattern[5]
.sym 115917 UART_RX$SB_IO_IN
.sym 115921 soc.simpleuart.recv_pattern[1]
.sym 115925 soc.simpleuart.recv_pattern[7]
.sym 115929 soc.simpleuart.recv_pattern[2]
.sym 115933 soc.simpleuart.recv_pattern[6]
.sym 115939 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_I3[0]
.sym 115940 UART_RX_SB_LUT4_I1_I2[0]
.sym 115941 soc.simpleuart.recv_state[0]
.sym 115942 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_I1[30]
.sym 115943 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_I2[31]
.sym 115944 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_I3[0]
.sym 115949 soc.simpleuart.recv_pattern[3]
.sym 115953 UART_RX_SB_LUT4_I1_I0[0]
.sym 115954 UART_RX$SB_IO_IN
.sym 115955 UART_RX_SB_LUT4_I1_I0[2]
.sym 115956 UART_RX_SB_LUT4_I1_I0[3]
.sym 115963 soc.simpleuart.recv_state[0]
.sym 115964 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_I3[0]
.sym 115966 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_I2[31]
.sym 115967 soc.spimemio.softreset_SB_DFFSS_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O[0]
.sym 115968 UART_RX_SB_LUT4_I1_I0[3]
.sym 115971 UART_RX_SB_LUT4_I1_I2[0]
.sym 115972 UART_RX_SB_LUT4_I1_I0[2]
.sym 115973 soc.spimemio.din_ddr_SB_LUT4_I0_I3[0]
.sym 115974 soc.spimemio.rd_wait_SB_LUT4_I1_O[3]
.sym 115975 soc.spimemio.din_valid_SB_DFFSR_Q_D_SB_LUT4_O_I2[2]
.sym 115976 soc.spimemio.config_qspi_SB_LUT4_I0_O[1]
.sym 115992 soc.simpleuart.recv_divcnt[14]
.sym 116004 soc.simpleuart.recv_divcnt[13]
.sym 116005 iomem_wdata[6]
.sym 116012 soc.simpleuart.recv_divcnt[12]
.sym 116016 UART_RX_SB_LUT4_I1_I2_SB_LUT4_I3_O[2]
.sym 116017 iomem_wdata[1]
.sym 116024 soc.simpleuart.recv_divcnt[10]
.sym 116028 soc.simpleuart.recv_divcnt[11]
.sym 116029 iomem_wdata[5]
.sym 116033 $PACKER_VCC_NET
.sym 116038 soc.spimemio.rd_inc_SB_DFFESR_Q_R[0]
.sym 116039 soc.spimemio.rd_inc_SB_DFFESR_Q_R[1]
.sym 116040 soc.spimemio.din_ddr_SB_LUT4_I0_I2[0]
.sym 116044 soc.simpleuart.recv_divcnt[16]
.sym 116048 soc.simpleuart.recv_divcnt[17]
.sym 116052 soc.simpleuart.recv_divcnt[18]
.sym 116056 soc.simpleuart.recv_divcnt[19]
.sym 116060 soc.simpleuart.recv_divcnt[15]
.sym 116064 soc.simpleuart.recv_divcnt[23]
.sym 116068 soc.simpleuart.recv_divcnt[28]
.sym 116072 soc.simpleuart.recv_divcnt[31]
.sym 116076 soc.simpleuart.recv_divcnt[21]
.sym 116077 soc.spimemio.rd_inc
.sym 116082 flash_csb_SB_LUT4_I1_O_SB_LUT4_O_1_I3[1]
.sym 116083 soc.spimemio.rd_inc_SB_DFFESR_Q_R[1]
.sym 116084 soc.spimemio.din_ddr_SB_LUT4_I0_I2[0]
.sym 116087 soc.simpleuart.recv_buf_data[3]
.sym 116088 flash_csb_SB_LUT4_I1_I2_SB_LUT4_O_I3[0]
.sym 116092 soc.simpleuart.recv_divcnt[22]
.sym 116095 soc.simpleuart.recv_buf_data[5]
.sym 116096 flash_csb_SB_LUT4_I1_I2_SB_LUT4_O_I3[0]
.sym 116097 UART_TX_SB_DFFESS_Q_S[1]
.sym 116098 flash_csb_SB_LUT4_I1_I2_SB_LUT4_O_I2[1]
.sym 116099 flash_csb_SB_LUT4_I1_I2_SB_LUT4_O_I2[2]
.sym 116100 flash_clk_SB_LUT4_I1_I2_SB_LUT4_O_I2[3]
.sym 116106 UART_TX_SB_DFFESS_Q_S[1]
.sym 116107 iomem_wstrb[1]
.sym 116108 UART_RX_SB_LUT4_I1_I0[3]
.sym 116109 UART_TX_SB_DFFESS_Q_S[1]
.sym 116110 soc.simpleuart_reg_div_do[3]
.sym 116111 soc.spimemio.xfer.flash_io3_di_SB_LUT4_I1_I2_SB_LUT4_O_I2[2]
.sym 116112 flash_clk_SB_LUT4_I1_I2_SB_LUT4_O_I2[3]
.sym 116114 UART_TX_SB_DFFESS_Q_S[0]
.sym 116115 flash_clk_SB_LUT4_I1_I2_SB_LUT4_O_I2[3]
.sym 116116 flash_csb_SB_LUT4_I1_I2_SB_LUT4_O_I3[0]
.sym 116119 soc.simpleuart.recv_buf_data[2]
.sym 116120 flash_csb_SB_LUT4_I1_I2_SB_LUT4_O_I3[0]
.sym 116122 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_I2[31]
.sym 116123 UART_RX_SB_LUT4_I1_I2[0]
.sym 116124 soc.spimemio.softreset_SB_DFFSS_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O[2]
.sym 116126 UART_RX_SB_LUT4_I1_I2_SB_LUT4_O_I2[31]
.sym 116127 UART_RX_SB_LUT4_I1_I2[0]
.sym 116128 UART_RX_SB_LUT4_I1_I0[3]
.sym 116130 UART_TX_SB_DFFESS_Q_S[1]
.sym 116131 iomem_wstrb[2]
.sym 116132 UART_RX_SB_LUT4_I1_I0[3]
.sym 116142 UART_TX_SB_DFFESS_Q_S[1]
.sym 116143 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I1_O[1]
.sym 116144 UART_RX_SB_LUT4_I1_I0[3]
.sym 116145 UART_TX_SB_DFFESS_Q_S[1]
.sym 116146 soc.simpleuart_reg_div_do[0]
.sym 116147 soc.spimemio.xfer.flash_io0_di_SB_LUT4_I1_1_I2_SB_LUT4_O_I2[2]
.sym 116148 flash_clk_SB_LUT4_I1_I2_SB_LUT4_O_I2[3]
.sym 116151 soc.simpleuart.recv_buf_data[0]
.sym 116152 flash_csb_SB_LUT4_I1_I2_SB_LUT4_O_I3[0]
.sym 116153 soc.simpleuart.recv_pattern[0]
.sym 116161 soc.simpleuart.recv_pattern[6]
.sym 116168 iomem_addr[4]
.sym 116176 iomem_addr[2]
.sym 116185 UART_TX_SB_DFFESS_Q_S[1]
.sym 116186 soc.simpleuart_reg_div_do[12]
.sym 116187 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_21_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 116188 soc.cpu.mem_rdata_latched_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[3]
.sym 116189 soc.simpleuart.recv_pattern[7]
.sym 116195 UART_TX_SB_DFFESS_Q_S[1]
.sym 116196 soc.simpleuart_reg_div_do[16]
.sym 116197 UART_TX_SB_DFFESS_Q_S[1]
.sym 116198 soc.simpleuart_reg_div_do[7]
.sym 116199 flash_clk_SB_LUT4_I1_I2_SB_LUT4_O_I2[3]
.sym 116200 soc.simpleuart.recv_buf_data[7]
.sym 116203 UART_TX_SB_DFFESS_Q_S[1]
.sym 116204 soc.simpleuart_reg_div_do[17]
.sym 116206 soc.cpu.mem_rdata_latched_SB_LUT4_O_2_I0_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 116207 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_21_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 116208 soc.cpu.mem_rdata_latched_SB_LUT4_O_2_I0_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1[2]
.sym 116209 UART_TX_SB_DFFESS_Q_S[1]
.sym 116210 soc.simpleuart_reg_div_do[15]
.sym 116211 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_21_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 116212 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 116213 UART_TX_SB_DFFESS_Q_S[1]
.sym 116214 soc.simpleuart_reg_div_do[6]
.sym 116215 flash_clk_SB_LUT4_I1_I2_SB_LUT4_O_I2[3]
.sym 116216 soc.simpleuart.recv_buf_data[6]
.sym 116217 UART_TX_SB_DFFESS_Q_S[1]
.sym 116218 soc.simpleuart_reg_div_do[14]
.sym 116219 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_21_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 116220 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_21_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 116221 soc.cpu.pcpi_rs1[2]
.sym 116222 soc.cpu.mem_la_firstword_xfer
.sym 116223 soc.cpu.next_pc[2]
.sym 116224 soc.cpu.mem_do_prefetch_SB_LUT4_I3_1_O[1]
.sym 116225 soc.simpleuart.send_dummy_SB_LUT4_I1_O_SB_LUT4_O_2_I3[3]
.sym 116226 soc.simpleuart.send_dummy_SB_LUT4_I1_O_SB_LUT4_O_2_I3[1]
.sym 116227 soc.spimemio.config_qspi_SB_LUT4_I2_3_O_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 116228 iomem_addr[2]
.sym 116229 iomem_addr[2]
.sym 116230 soc.simpleuart.send_dummy_SB_LUT4_I1_O_SB_LUT4_O_2_I3[1]
.sym 116231 soc.simpleuart.send_dummy_SB_LUT4_I1_O_SB_LUT4_O_2_I0[3]
.sym 116232 soc.simpleuart.send_dummy_SB_LUT4_I1_O_SB_LUT4_O_2_I3[3]
.sym 116235 iomem_addr[4]
.sym 116236 iomem_addr[5]
.sym 116240 iomem_addr[8]
.sym 116242 iomem_addr[2]
.sym 116243 soc.simpleuart.send_dummy_SB_LUT4_I1_O_SB_LUT4_O_2_I3[1]
.sym 116244 soc.simpleuart.send_dummy_SB_LUT4_I1_O_SB_LUT4_O_2_I3[3]
.sym 116248 iomem_addr[5]
.sym 116251 iomem_addr[3]
.sym 116252 soc.mem_valid
.sym 116253 iomem_addr[2]
.sym 116254 iomem_addr[3]
.sym 116255 soc.simpleuart.send_dummy_SB_LUT4_I1_O_SB_LUT4_O_2_I3[3]
.sym 116256 soc.simpleuart.send_dummy_SB_LUT4_I1_O_SB_LUT4_O_2_I3[1]
.sym 116258 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3[0]
.sym 116263 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[1]
.sym 116267 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[2]
.sym 116271 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[3]
.sym 116275 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[4]
.sym 116279 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[5]
.sym 116283 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[6]
.sym 116287 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[7]
.sym 116291 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[8]
.sym 116295 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[9]
.sym 116299 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[10]
.sym 116303 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[11]
.sym 116307 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[12]
.sym 116311 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[13]
.sym 116315 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[14]
.sym 116319 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[15]
.sym 116323 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[16]
.sym 116327 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[17]
.sym 116331 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[18]
.sym 116335 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[19]
.sym 116339 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[20]
.sym 116343 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[21]
.sym 116347 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[22]
.sym 116350 $PACKER_VCC_NET
.sym 116351 iomem_ready_SB_LUT4_I3_I1[0]
.sym 116355 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[24]
.sym 116359 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[25]
.sym 116363 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[26]
.sym 116367 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[27]
.sym 116371 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[28]
.sym 116375 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[29]
.sym 116379 soc.mem_valid
.sym 116380 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3[29]
.sym 116382 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 116383 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_21_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 116384 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1[2]
.sym 116386 iomem_ready_SB_LUT4_I3_I1[0]
.sym 116391 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[24]
.sym 116395 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[25]
.sym 116399 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[26]
.sym 116403 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[27]
.sym 116407 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[28]
.sym 116411 iomem_ready_SB_LUT4_I3_I1_SB_CARRY_CO_I1[29]
.sym 116416 $nextpnr_ICESTORM_LC_59$I3
.sym 116417 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 116418 soc.mem_rdata[18]
.sym 116419 soc.spimemio.xfer.flash_io2_di_SB_LUT4_I1_O_SB_LUT4_I0_O[1]
.sym 116420 flash_io0_oe_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_I2_I3[0]
.sym 116421 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 116422 soc.mem_rdata[19]
.sym 116423 flash_io0_oe_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_I2_I3[0]
.sym 116424 soc.spimemio.xfer.flash_io3_di_SB_LUT4_I1_O_SB_LUT4_I0_O[1]
.sym 116426 flash_io0_oe_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_I2_I3[0]
.sym 116427 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_4_I0_SB_LUT4_O_2_I3[1]
.sym 116428 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_4_I0_SB_LUT4_O_2_I3[2]
.sym 116430 flash_io0_oe_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_I2_I3[0]
.sym 116431 soc.cpu.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I2_O[1]
.sym 116432 soc.cpu.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I2_O[2]
.sym 116434 flash_io0_oe_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_I2_I3[0]
.sym 116435 flash_io0_oe_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O[1]
.sym 116436 flash_io0_oe_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_I2_I3[2]
.sym 116437 soc.mem_rdata[24]
.sym 116438 soc.cpu.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I0[2]
.sym 116439 soc.cpu.alu_out_SB_LUT4_O_30_I2_SB_LUT4_O_I3[1]
.sym 116440 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I0_O[0]
.sym 116443 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 116444 soc.mem_rdata[16]
.sym 116446 flash_io0_oe_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_LUT4_O_I2[0]
.sym 116447 soc.cpu.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I1_O[1]
.sym 116448 soc.cpu.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I1_O[2]
.sym 116449 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I0_O[0]
.sym 116450 soc.cpu.alu_out_SB_LUT4_O_30_I2_SB_LUT4_O_I3[1]
.sym 116451 soc.cpu.instr_sh_SB_LUT4_I1_O[1]
.sym 116452 flash_io0_oe_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_LUT4_O_I2[0]
.sym 116453 soc.mem_rdata[28]
.sym 116454 soc.cpu.mem_rdata_latched_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 116455 soc.cpu.alu_out_SB_LUT4_O_30_I2_SB_LUT4_O_I3[1]
.sym 116456 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I0_O[0]
.sym 116458 flash_io0_oe_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_LUT4_O_I2[0]
.sym 116459 flash_io0_oe_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_LUT4_O_I2[1]
.sym 116460 flash_io0_oe_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_LUT4_O_I2[2]
.sym 116461 soc.cpu.mem_wstrb_SB_DFFE_Q_2_D_SB_LUT4_O_I2[0]
.sym 116462 iomem_wstrb[1]
.sym 116463 soc.cpu.mem_wstrb_SB_DFFE_Q_2_D_SB_LUT4_O_I2[2]
.sym 116464 soc.cpu.mem_wstrb_SB_DFFE_Q_2_D_SB_LUT4_O_I2[3]
.sym 116465 soc.cpu.alu_out_SB_LUT4_O_30_I2_SB_LUT4_O_I3[1]
.sym 116466 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I0_O[0]
.sym 116467 soc.cpu.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I0[3]
.sym 116468 soc.cpu.mem_wstrb_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2[1]
.sym 116469 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_22_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0[1]
.sym 116470 soc.cpu.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I0[3]
.sym 116471 soc.mem_rdata[29]
.sym 116472 soc.cpu.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I0[0]
.sym 116475 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 116476 soc.mem_rdata[20]
.sym 116481 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_22_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0[1]
.sym 116482 soc.mem_rdata[29]
.sym 116483 soc.cpu.alu_out_SB_LUT4_O_30_I2_SB_LUT4_O_I3[1]
.sym 116484 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I0_O[0]
.sym 116486 flash_io0_oe_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_LUT4_O_I2[0]
.sym 116487 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_28_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I2[1]
.sym 116488 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_28_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I2[2]
.sym 116489 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_6_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0[1]
.sym 116490 soc.mem_rdata[25]
.sym 116491 soc.cpu.alu_out_SB_LUT4_O_30_I2_SB_LUT4_O_I3[1]
.sym 116492 flash_io0_oe_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_LUT4_O_I2[0]
.sym 116495 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 116496 soc.mem_rdata[21]
.sym 116498 flash_io0_oe_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_I2_I3[0]
.sym 116499 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_28_I1_SB_LUT4_O_1_I2[1]
.sym 116500 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_28_I1_SB_LUT4_O_1_I3[2]
.sym 116502 soc.cpu.alu_out_SB_LUT4_O_30_I2_SB_LUT4_O_I3[1]
.sym 116503 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I0_O[0]
.sym 116504 soc.cpu.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I0[3]
.sym 116505 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I0_O[0]
.sym 116506 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_6_I2_SB_LUT4_O_I1[1]
.sym 116507 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_6_I2_SB_LUT4_O_I1[2]
.sym 116508 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I0_O[3]
.sym 116509 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 116510 soc.mem_rdata[17]
.sym 116511 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_6_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 116512 flash_io0_oe_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_I2_I3[0]
.sym 116513 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I0_O[0]
.sym 116514 flash_io0_oe_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_LUT4_O_I2[0]
.sym 116515 soc.cpu.instr_sh_SB_LUT4_I1_O[1]
.sym 116516 soc.cpu.alu_out_SB_LUT4_O_30_I2_SB_LUT4_O_I3[1]
.sym 116519 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 116520 soc.mem_rdata[22]
.sym 116521 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_21_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I0[1]
.sym 116522 soc.mem_rdata[30]
.sym 116523 soc.cpu.alu_out_SB_LUT4_O_30_I2_SB_LUT4_O_I3[1]
.sym 116524 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I0_O[0]
.sym 116525 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 116526 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 116527 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2[2]
.sym 116528 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[2]
.sym 116529 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 116530 soc.mem_rdata[23]
.sym 116531 flash_io0_oe_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_I2_I3[0]
.sym 116532 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I3[1]
.sym 116542 flash_io0_oe_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_LUT4_O_I2[0]
.sym 116543 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_4_I0_SB_LUT4_O_2_I3_SB_LUT4_O_I2[1]
.sym 116544 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_4_I0_SB_LUT4_O_2_I3_SB_LUT4_O_I2[2]
.sym 116545 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[1]
.sym 116546 soc.cpu.decoded_imm_j[1]
.sym 116547 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2[2]
.sym 116548 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[1]
.sym 116553 soc.cpu.instr_timer_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0[0]
.sym 116554 soc.cpu.instr_timer_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0[1]
.sym 116555 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I1[1]
.sym 116556 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I1[2]
.sym 116557 soc.cpu.mem_rdata_q[3]
.sym 116558 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_I3[2]
.sym 116559 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1[0]
.sym 116560 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_28_I1_SB_LUT4_O_1_I2[0]
.sym 116561 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_I3[2]
.sym 116562 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1[0]
.sym 116563 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_22_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_I1_O[0]
.sym 116564 soc.cpu.mem_rdata_q[3]
.sym 116569 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 116570 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 116571 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_3_O[2]
.sym 116572 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_3_O[3]
.sym 116574 soc.cpu.latched_is_lh_SB_LUT4_I1_O[0]
.sym 116575 soc.mem_rdata[22]
.sym 116576 soc.cpu.latched_is_lh_SB_LUT4_I1_O[2]
.sym 116578 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1[0]
.sym 116579 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1[1]
.sym 116580 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1[2]
.sym 116582 soc.cpu.latched_is_lh_SB_LUT4_I1_O[0]
.sym 116583 soc.mem_rdata[16]
.sym 116584 soc.cpu.latched_is_lh_SB_LUT4_I1_O[2]
.sym 116585 soc.mem_rdata[23]
.sym 116586 soc.cpu.latched_is_lh_SB_LUT4_I1_O[0]
.sym 116587 soc.cpu.latched_is_lh_SB_LUT4_I1_O[2]
.sym 116588 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I0_O[3]
.sym 116593 soc.mem_rdata[29]
.sym 116594 soc.cpu.latched_is_lh_SB_LUT4_I1_O[0]
.sym 116595 soc.cpu.latched_is_lh_SB_LUT4_I1_O[2]
.sym 116596 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I0_O[3]
.sym 116598 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1[1]
.sym 116599 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I0_O[3]
.sym 116600 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1[2]
.sym 116602 soc.cpu.mem_rdata_latched_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_I3_O[1]
.sym 116603 soc.cpu.decoded_rs1_SB_DFFE_Q_1_D_SB_LUT4_O_I2[0]
.sym 116604 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1[2]
.sym 116606 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I1[0]
.sym 116607 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I1[1]
.sym 116608 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I1[2]
.sym 116610 soc.cpu.latched_is_lh_SB_LUT4_I1_O[0]
.sym 116611 soc.mem_rdata[17]
.sym 116612 soc.cpu.latched_is_lh_SB_LUT4_I1_O[2]
.sym 116613 soc.cpu.mem_rdata_q[19]
.sym 116614 soc.cpu.mem_rdata_q[22]
.sym 116615 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_1_I3[0]
.sym 116616 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 116621 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_O_I0[0]
.sym 116622 soc.cpu.mem_rdata_q[16]
.sym 116623 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O[0]
.sym 116624 soc.cpu.mem_rdata_q[18]
.sym 116629 soc.cpu.instr_lh_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 116630 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 116631 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[2]
.sym 116632 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[3]
.sym 116633 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0[0]
.sym 116634 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0[1]
.sym 116635 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0[2]
.sym 116636 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0[3]
.sym 116638 soc.cpu.decoded_imm_j_SB_DFFE_Q_D_SB_LUT4_O_I1[0]
.sym 116639 soc.cpu.decoded_imm_j_SB_DFFE_Q_D_SB_LUT4_O_I1[1]
.sym 116640 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1[2]
.sym 116643 soc.cpu.decoded_imm_j_SB_DFFE_Q_9_D_SB_LUT4_O_I3[0]
.sym 116644 soc.cpu.decoded_imm_j_SB_DFFE_Q_9_D_SB_LUT4_O_I3[1]
.sym 116645 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1[2]
.sym 116650 soc.cpu.cpuregs_raddr2[4]
.sym 116651 soc.cpu.decoded_rs2_SB_DFFE_Q_D[1]
.sym 116652 soc.cpu.decoded_rs1_SB_DFFE_Q_1_D[2]
.sym 116653 soc.cpu.decoded_imm_j_SB_DFFE_Q_D_SB_LUT4_O_I1[1]
.sym 116657 soc.cpu.decoded_rs2_SB_DFFE_Q_D[1]
.sym 116662 soc.cpu.cpuregs_raddr2[3]
.sym 116663 soc.cpu.decoded_rs2_SB_DFFE_Q_1_D[1]
.sym 116664 soc.cpu.decoded_rs1_SB_DFFE_Q_1_D[2]
.sym 116665 soc.cpu.decoded_rs2_SB_DFFE_Q_1_D[1]
.sym 116670 soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_I3_O[3]
.sym 116671 soc.cpu.decoded_imm_j_SB_DFFE_Q_D_SB_LUT4_O_I1[1]
.sym 116672 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1[2]
.sym 116674 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_1_I3[0]
.sym 116675 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2[2]
.sym 116676 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_1_I3[2]
.sym 116678 soc.cpu.cpuregs_raddr2[1]
.sym 116679 soc.cpu.decoded_rs2_SB_DFFE_Q_3_D[1]
.sym 116680 soc.cpu.decoded_rs1_SB_DFFE_Q_1_D[2]
.sym 116681 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[1]
.sym 116682 soc.cpu.decoded_imm_j[11]
.sym 116683 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 116684 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 116685 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 116686 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[1]
.sym 116687 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_1_I3[0]
.sym 116688 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[3]
.sym 116690 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_12_I3[1]
.sym 116691 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_1_O[1]
.sym 116692 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_1_O[2]
.sym 116693 soc.cpu.cpuregs_raddr2[1]
.sym 116694 soc.cpu.decoded_rs2_SB_DFFE_Q_3_D[1]
.sym 116695 soc.cpu.cpuregs_waddr[1]
.sym 116696 soc.cpu.decoded_rs1_SB_DFFE_Q_1_D[2]
.sym 116698 soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_I3_O[3]
.sym 116699 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1[2]
.sym 116700 soc.cpu.decoded_imm_j_SB_DFFE_Q_1_D_SB_LUT4_O_I2[0]
.sym 116701 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 116702 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2[2]
.sym 116703 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_I3[2]
.sym 116704 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_I3[3]
.sym 116705 soc.cpu.decoded_rs1_SB_DFFE_Q_3_D_SB_LUT4_O_I2[0]
.sym 116706 soc.cpu.decoded_rs1_SB_DFFE_Q_3_D_SB_LUT4_O_I2[1]
.sym 116707 soc.cpu.cpuregs_raddr1[1]
.sym 116708 soc.cpu.decoded_rs1_SB_DFFE_Q_1_D[2]
.sym 116709 soc.cpu.decoded_imm_j_SB_DFFE_Q_19_D_SB_LUT4_O_I1_SB_LUT4_I3_O[0]
.sym 116710 soc.cpu.decoded_imm_j_SB_DFFE_Q_19_D_SB_LUT4_O_I1_SB_LUT4_I3_O[1]
.sym 116711 soc.cpu.decoded_rd_SB_DFFE_Q_2_D_SB_LUT4_O_I3[1]
.sym 116712 soc.cpu.decoded_rs2_SB_DFFE_Q_2_D_SB_LUT4_O_I3[3]
.sym 116713 soc.cpu.decoded_rs2_SB_DFFE_Q_3_D[1]
.sym 116719 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I2[2]
.sym 116720 soc.cpu.decoded_imm_j_SB_DFFE_Q_9_D_SB_LUT4_O_I3[1]
.sym 116723 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1[2]
.sym 116724 soc.cpu.mem_rdata_q_SB_DFF_Q_13_D_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 116725 soc.cpu.decoded_imm_j_SB_DFFE_Q_19_D_SB_LUT4_O_I1_SB_LUT4_I3_O[0]
.sym 116726 soc.cpu.decoded_imm_j_SB_DFFE_Q_19_D_SB_LUT4_O_I1_SB_LUT4_I3_O[1]
.sym 116727 soc.cpu.decoded_rs2_SB_DFFE_Q_4_D_SB_LUT4_O_I3[2]
.sym 116728 soc.cpu.decoded_imm_j_SB_DFFE_Q_9_D_SB_LUT4_O_I3[0]
.sym 116731 soc.cpu.decoded_rs1_SB_DFFE_Q_2_D_SB_LUT4_O_I1[1]
.sym 116732 soc.cpu.decoded_imm_j_SB_DFFE_Q_9_D_SB_LUT4_O_I3[1]
.sym 116735 soc.cpu.decoded_rs1_SB_DFFE_Q_3_D_SB_LUT4_O_I2[0]
.sym 116736 soc.cpu.decoded_rs1_SB_DFFE_Q_3_D_SB_LUT4_O_I2[1]
.sym 116738 soc.cpu.decoded_imm_j_SB_DFFE_Q_2_D_SB_LUT4_O_I2[0]
.sym 116739 soc.cpu.decoded_imm_j_SB_DFFE_Q_1_D_SB_LUT4_O_I2[0]
.sym 116740 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I0_O[0]
.sym 116742 soc.cpu.decoded_rs1_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O[0]
.sym 116743 soc.cpu.decoded_rs1_SB_DFFE_Q_1_D_SB_LUT4_O_I2[1]
.sym 116744 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I0_O[3]
.sym 116746 soc.cpu.decoded_rs1_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O[0]
.sym 116747 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I0_O[0]
.sym 116748 soc.cpu.decoded_rs1_SB_DFFE_Q_1_D_SB_LUT4_O_I2[1]
.sym 116749 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 116750 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[1]
.sym 116751 soc.cpu.mem_rdata_q[24]
.sym 116752 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[3]
.sym 116753 soc.cpu.decoded_rs1_SB_DFFE_Q_1_D_SB_LUT4_O_I2[0]
.sym 116754 soc.cpu.decoded_rs1_SB_DFFE_Q_1_D_SB_LUT4_O_I2[1]
.sym 116755 soc.cpu.decoded_rs1_SB_DFFE_Q_1_D_SB_LUT4_O_I2[2]
.sym 116756 soc.cpu.decoded_rs1_SB_DFFE_Q_1_D_SB_LUT4_O_I2[3]
.sym 116759 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1[2]
.sym 116760 soc.cpu.mem_rdata_q_SB_DFF_Q_12_D_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 116763 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1[2]
.sym 116764 soc.cpu.decoded_imm_j_SB_DFFE_Q_D_SB_LUT4_O_I1[1]
.sym 116766 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[1]
.sym 116767 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 116768 soc.cpu.mem_rdata_q[18]
.sym 116774 soc.cpu.instr_jalr
.sym 116775 soc.cpu.is_lb_lh_lw_lbu_lhu
.sym 116776 soc.cpu.instr_lh_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O[2]
.sym 116785 soc.cpu.decoded_imm_j_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_I3_O[0]
.sym 116786 soc.cpu.decoded_imm_j_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_I3_O[1]
.sym 116787 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1[1]
.sym 116788 soc.cpu.decoded_imm_j_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_I3_O[3]
.sym 116795 soc.cpu.decoded_imm_j_SB_DFFE_Q_1_D_SB_LUT4_O_I2[0]
.sym 116796 soc.cpu.decoded_imm_j_SB_DFFE_Q_1_D_SB_LUT4_O_I2[1]
.sym 116798 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O[1]
.sym 116799 soc.cpu.decoded_imm_j_SB_DFFE_Q_D_SB_LUT4_O_I1[1]
.sym 116800 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1[2]
.sym 116865 iomem_wdata[10]
.sym 116869 iomem_wdata[8]
.sym 116873 iomem_wdata[11]
.sym 116877 iomem_wdata[9]
.sym 116894 soc.simpleuart.send_dummy_SB_LUT4_I1_O[2]
.sym 116895 iomem_wstrb[1]
.sym 116896 UART_RX_SB_LUT4_I1_I0[3]
.sym 116921 soc.spimemio.xfer.xfer_tag[1]
.sym 116935 soc.spimemio.state_SB_DFF_Q_3_D_SB_LUT4_O_I2[0]
.sym 116936 soc.spimemio.state_SB_DFF_Q_3_D_SB_LUT4_O_I2[1]
.sym 116937 soc.spimemio.xfer.xfer_tag[0]
.sym 116945 soc.spimemio.xfer.xfer_tag[2]
.sym 116951 soc.spimemio.din_ddr_SB_LUT4_I0_I2[0]
.sym 116952 soc.spimemio.rd_inc_SB_DFFESR_Q_R[1]
.sym 116963 soc.spimemio.din_ddr_SB_LUT4_I0_I2[0]
.sym 116964 soc.spimemio.din_tag_SB_DFFESR_Q_E_SB_LUT4_O_I0[1]
.sym 116965 iomem_addr[7]
.sym 116966 soc.spimemio.config_qspi_SB_LUT4_I0_O[1]
.sym 116967 soc.spimemio.config_qspi_SB_LUT4_I0_O[2]
.sym 116968 soc.spimemio.config_qspi_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_O_I3[3]
.sym 116975 soc.spimemio.config_cont_SB_LUT4_I1_O[2]
.sym 116976 soc.spimemio.config_qspi_SB_LUT4_I0_O_SB_LUT4_I3_O[1]
.sym 116985 iomem_addr[4]
.sym 116986 soc.spimemio.config_qspi_SB_LUT4_I0_O[1]
.sym 116987 soc.spimemio.config_qspi_SB_LUT4_I0_O[2]
.sym 116988 soc.spimemio.config_qspi_SB_LUT4_I0_O[3]
.sym 116993 soc.simpleuart.recv_pattern[4]
.sym 116997 soc.spimemio_cfgreg_do[21]
.sym 116998 soc.spimemio_cfgreg_do[22]
.sym 116999 soc.spimemio.config_qspi_SB_LUT4_I0_I3[2]
.sym 117000 soc.spimemio.config_qspi_SB_LUT4_I0_I3[3]
.sym 117002 soc.spimemio_cfgreg_do[20]
.sym 117003 soc.spimemio.config_qspi_SB_LUT4_I0_O[1]
.sym 117004 soc.spimemio.config_qspi_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_O_4_I2_SB_LUT4_O_1_I2[0]
.sym 117005 soc.simpleuart.recv_pattern[1]
.sym 117009 soc.simpleuart.recv_pattern[5]
.sym 117015 soc.spimemio.rd_valid_SB_LUT4_I3_O[0]
.sym 117016 soc.spimemio.config_qspi_SB_LUT4_I0_I3[2]
.sym 117017 soc.simpleuart.recv_pattern[2]
.sym 117021 soc.spimemio.config_qspi_SB_LUT4_I0_I3[2]
.sym 117022 soc.spimemio.din_ddr_SB_LUT4_I0_I3[0]
.sym 117023 soc.spimemio.din_ddr_SB_LUT4_I0_I3[2]
.sym 117024 soc.spimemio.config_qspi_SB_LUT4_I0_O[1]
.sym 117025 soc.spimemio.config_qspi_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_O_4_I2_SB_LUT4_O_1_I2[0]
.sym 117026 soc.spimemio.config_qspi_SB_LUT4_I0_O[1]
.sym 117027 soc.spimemio.config_qspi_SB_LUT4_I2_1_O[2]
.sym 117028 soc.spimemio.config_qspi_SB_LUT4_I2_1_O[3]
.sym 117029 soc.spimemio.valid_SB_LUT4_O_I0_SB_LUT4_I3_O[0]
.sym 117035 soc.simpleuart.recv_buf_data[4]
.sym 117036 flash_csb_SB_LUT4_I1_I2_SB_LUT4_O_I3[0]
.sym 117037 soc.spimemio.config_qspi_SB_LUT4_I1_O[1]
.sym 117038 iomem_addr[14]
.sym 117039 soc.spimemio_cfgreg_do[21]
.sym 117040 soc.spimemio.config_qspi_SB_LUT4_I0_I3[2]
.sym 117042 soc.spimemio_cfgreg_do[22]
.sym 117043 soc.spimemio_cfgreg_do[21]
.sym 117044 soc.spimemio.config_qspi_SB_LUT4_I0_I3[2]
.sym 117047 soc.simpleuart.recv_buf_data[1]
.sym 117048 flash_csb_SB_LUT4_I1_I2_SB_LUT4_O_I3[0]
.sym 117049 soc.spimemio.din_ddr_SB_LUT4_I0_I3[0]
.sym 117050 soc.spimemio.config_qspi_SB_LUT4_I1_O[1]
.sym 117051 soc.spimemio.din_ddr_SB_LUT4_I0_I3[2]
.sym 117052 soc.spimemio.config_qspi_SB_LUT4_I0_O[1]
.sym 117053 iomem_addr[22]
.sym 117054 soc.spimemio.config_cont_SB_LUT4_I1_O[1]
.sym 117055 soc.spimemio.config_cont_SB_LUT4_I1_O[2]
.sym 117056 soc.spimemio.config_cont_SB_LUT4_I1_O[3]
.sym 117057 soc.spimemio.config_cont_SB_LUT4_I1_1_O[0]
.sym 117058 soc.spimemio.config_cont_SB_LUT4_I1_1_O[1]
.sym 117059 soc.spimemio.config_cont_SB_LUT4_I1_1_O[2]
.sym 117060 soc.spimemio.config_cont_SB_LUT4_I1_1_O[3]
.sym 117063 soc.spimemio.config_cont_SB_LUT4_I1_1_O[1]
.sym 117064 soc.spimemio.config_qspi_SB_LUT4_I2_1_O_SB_LUT4_O_I3[1]
.sym 117069 soc.spimemio.config_qspi_SB_LUT4_I0_O[1]
.sym 117070 soc.spimemio_cfgreg_do[16]
.sym 117071 soc.spimemio.config_qspi_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_O_4_I2_SB_LUT4_O_1_I2[0]
.sym 117072 soc.spimemio.config_qspi_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_O_6_I3[3]
.sym 117073 UART_TX_SB_DFFESS_Q_S[1]
.sym 117074 soc.simpleuart_reg_div_do[2]
.sym 117075 soc.spimemio.xfer.flash_io2_di_SB_LUT4_I1_I2_SB_LUT4_O_I2[2]
.sym 117076 flash_clk_SB_LUT4_I1_I2_SB_LUT4_O_I2[3]
.sym 117077 flash_io2_oe_SB_LUT4_I0_I3[0]
.sym 117078 soc.spimemio_cfgreg_do[20]
.sym 117079 soc.spimemio.config_qspi_SB_LUT4_I0_O[1]
.sym 117080 soc.spimemio.config_qspi_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_O_4_I2_SB_LUT4_O_1_I2[0]
.sym 117081 iomem_addr[6]
.sym 117082 soc.spimemio.config_qspi_SB_LUT4_I0_O[1]
.sym 117083 soc.spimemio.config_qspi_SB_LUT4_I0_O[2]
.sym 117084 soc.spimemio.config_qspi_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3[3]
.sym 117085 UART_TX_SB_DFFESS_Q_S[1]
.sym 117086 soc.simpleuart_reg_div_do[1]
.sym 117087 soc.simpleuart.send_dummy_SB_LUT4_I1_O_SB_LUT4_O_2_I0_SB_LUT4_I0_O_SB_LUT4_O_I2[2]
.sym 117088 flash_clk_SB_LUT4_I1_I2_SB_LUT4_O_I2[3]
.sym 117089 iomem_addr[9]
.sym 117090 soc.spimemio.config_qspi_SB_LUT4_I1_O[1]
.sym 117091 soc.spimemio.config_cont_SB_LUT4_I1_O[1]
.sym 117092 iomem_addr[17]
.sym 117093 flash_clk_SB_LUT4_I1_I2[0]
.sym 117094 flash_io0_di
.sym 117095 soc.spimemio.xfer.flash_io0_di_SB_LUT4_I1_1_I2[2]
.sym 117096 flash_clk_SB_LUT4_I1_I2[3]
.sym 117097 flash_clk_SB_LUT4_I1_I2[0]
.sym 117098 flash_csb$SB_IO_OUT
.sym 117099 flash_csb_SB_LUT4_I1_I2[2]
.sym 117100 flash_clk_SB_LUT4_I1_I2[3]
.sym 117101 iomem_addr[12]
.sym 117102 soc.spimemio.config_qspi_SB_LUT4_I1_O[1]
.sym 117103 soc.spimemio.config_cont_SB_LUT4_I1_O[1]
.sym 117104 iomem_addr[20]
.sym 117105 iomem_addr[15]
.sym 117106 soc.spimemio.config_qspi_SB_LUT4_I1_O[1]
.sym 117107 soc.spimemio.config_cont_SB_LUT4_I1_O[1]
.sym 117108 iomem_addr[23]
.sym 117109 iomem_wdata[22]
.sym 117113 iomem_wdata[17]
.sym 117117 flash_clk_SB_LUT4_I1_I2[0]
.sym 117118 flash_io3_di
.sym 117119 soc.spimemio.xfer.flash_io3_di_SB_LUT4_I1_I2[2]
.sym 117120 flash_clk_SB_LUT4_I1_I2[3]
.sym 117126 flash_csb_SB_LUT4_I1_O_SB_LUT4_O_1_I3[0]
.sym 117127 flash_csb_SB_LUT4_I1_O_SB_LUT4_O_1_I3[1]
.sym 117128 soc.spimemio.xfer.flash_io3_di_SB_LUT4_I1_O_SB_LUT4_O_1_I3[2]
.sym 117129 soc.spimemio.xfer.flash_io3_di_SB_LUT4_I1_O[0]
.sym 117130 soc.spimemio.xfer.flash_io3_di_SB_LUT4_I1_O[1]
.sym 117131 soc.spimemio.xfer.flash_io3_di_SB_LUT4_I1_O[2]
.sym 117132 flash_csb_SB_LUT4_I1_O[3]
.sym 117135 UART_TX_SB_DFFESS_Q_S[1]
.sym 117136 soc.simpleuart_reg_div_do[11]
.sym 117141 flash_csb_SB_LUT4_I1_O[0]
.sym 117142 flash_csb_SB_LUT4_I1_O[1]
.sym 117143 flash_csb_SB_LUT4_I1_O[2]
.sym 117144 flash_csb_SB_LUT4_I1_O[3]
.sym 117145 soc.spimemio.dout_data[6]
.sym 117150 soc.simpleuart_reg_div_do[8]
.sym 117151 UART_TX_SB_DFFESS_Q_S[1]
.sym 117152 flash_io1_oe_SB_LUT4_I0_I2[3]
.sym 117155 flash_csb_SB_LUT4_I1_I2_SB_LUT4_O_I3[0]
.sym 117156 flash_clk_SB_LUT4_I1_I2_SB_LUT4_O_I2[3]
.sym 117157 soc.spimemio_cfgreg_do[16]
.sym 117158 flash_clk_SB_LUT4_I1_I2[0]
.sym 117159 soc.cpu.mem_rdata_SB_LUT4_O_15_I0_SB_LUT4_O_1_I2[2]
.sym 117160 flash_io1_oe_SB_LUT4_I0_I2[3]
.sym 117161 UART_TX_SB_DFFESS_Q_S[1]
.sym 117162 flash_clk_SB_LUT4_I1_I2_SB_LUT4_O_I2[1]
.sym 117163 flash_clk_SB_LUT4_I1_I2_SB_LUT4_O_I2[2]
.sym 117164 flash_clk_SB_LUT4_I1_I2_SB_LUT4_O_I2[3]
.sym 117165 flash_io1_oe
.sym 117166 flash_clk_SB_LUT4_I1_I2[0]
.sym 117167 flash_io1_oe_SB_LUT4_I0_I2[2]
.sym 117168 flash_io1_oe_SB_LUT4_I0_I2[3]
.sym 117169 flash_io2_oe_SB_LUT4_I0_I3[0]
.sym 117170 flash_clk_SB_LUT4_I1_I2[0]
.sym 117171 flash_io2_oe_SB_LUT4_I0_I3[2]
.sym 117172 flash_io1_oe_SB_LUT4_I0_I2[3]
.sym 117173 iomem_wdata[16]
.sym 117178 flash_csb_SB_LUT4_I1_O_SB_LUT4_O_1_I3[0]
.sym 117179 flash_csb_SB_LUT4_I1_O_SB_LUT4_O_1_I3[1]
.sym 117180 flash_csb_SB_LUT4_I1_O_SB_LUT4_O_1_I3[2]
.sym 117183 UART_TX_SB_DFFESS_Q_S[1]
.sym 117184 soc.simpleuart_reg_div_do[9]
.sym 117185 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_LUT4_I3_O[0]
.sym 117186 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_LUT4_I3_O[1]
.sym 117187 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_LUT4_I3_O[2]
.sym 117188 soc.spimemio.config_qspi_SB_LUT4_I2_3_O_SB_LUT4_O_I2_SB_LUT4_O_I2[3]
.sym 117189 iomem_wdata[30]
.sym 117193 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_LUT4_I3_O[0]
.sym 117194 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_LUT4_I3_O[1]
.sym 117195 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_LUT4_I3_O[2]
.sym 117196 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_LUT4_I3_O[3]
.sym 117197 iomem_wdata[27]
.sym 117201 iomem_wdata[28]
.sym 117205 soc.simpleuart.send_dummy_SB_LUT4_I1_O_SB_LUT4_O_2_I0[0]
.sym 117206 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_I3_O[0]
.sym 117207 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_LUT4_I3_O[2]
.sym 117208 soc.mem_valid
.sym 117211 UART_TX_SB_DFFESS_Q_S[1]
.sym 117212 soc.simpleuart_reg_div_do[20]
.sym 117213 soc.simpleuart.send_dummy_SB_LUT4_I1_O_SB_LUT4_O_2_I0[0]
.sym 117214 soc.simpleuart.send_dummy_SB_LUT4_I1_O_SB_LUT4_O_2_I0[1]
.sym 117215 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_LUT4_I3_O[2]
.sym 117216 soc.simpleuart.send_dummy_SB_LUT4_I1_O_SB_LUT4_O_2_I0[3]
.sym 117219 iomem_addr[3]
.sym 117220 soc.mem_valid
.sym 117223 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_LUT4_I3_O[0]
.sym 117224 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_LUT4_I3_O[1]
.sym 117226 flash_csb_SB_LUT4_I1_O_SB_LUT4_O_1_I3[0]
.sym 117227 flash_csb_SB_LUT4_I1_O_SB_LUT4_O_1_I3[1]
.sym 117228 flash_io3_oe_SB_LUT4_I0_O_SB_LUT4_O_1_I3[2]
.sym 117230 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_O[0]
.sym 117231 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I1_O[0]
.sym 117232 UART_RX_SB_LUT4_I1_I0[3]
.sym 117234 flash_csb_SB_LUT4_I1_O_SB_LUT4_O_1_I3[0]
.sym 117235 flash_csb_SB_LUT4_I1_O_SB_LUT4_O_1_I3[1]
.sym 117236 flash_io1_oe_SB_LUT4_I0_O_SB_LUT4_O_1_I3[2]
.sym 117237 flash_io1_oe_SB_LUT4_I0_O[0]
.sym 117238 flash_clk_SB_LUT4_I1_I2[3]
.sym 117239 flash_io1_oe_SB_LUT4_I0_O[2]
.sym 117240 flash_io1_oe_SB_LUT4_I0_O[3]
.sym 117242 flash_csb_SB_LUT4_I1_O_SB_LUT4_O_1_I3[0]
.sym 117243 flash_csb_SB_LUT4_I1_O_SB_LUT4_O_1_I3[1]
.sym 117244 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_O_1_I3[2]
.sym 117247 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_O_1_I2[0]
.sym 117248 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_O_1_I2[1]
.sym 117249 iomem_wdata[31]
.sym 117257 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_I3_O[0]
.sym 117258 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_LUT4_I3_O[0]
.sym 117259 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_LUT4_I3_O[1]
.sym 117260 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_LUT4_I3_O[2]
.sym 117263 soc.spimemio.config_qspi_SB_LUT4_I2_3_O_SB_LUT4_O_I2[0]
.sym 117264 soc.simpleuart_reg_div_do[18]
.sym 117265 iomem_wstrb[1]
.sym 117266 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I1_O[1]
.sym 117267 iomem_wstrb[2]
.sym 117268 iomem_wstrb[3]
.sym 117269 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_LUT4_I3_O[0]
.sym 117270 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_LUT4_I3_O[1]
.sym 117271 soc.spimemio.config_qspi_SB_LUT4_I2_3_O_SB_LUT4_O_I2_SB_LUT4_O_I2[3]
.sym 117272 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_LUT4_I3_O[2]
.sym 117274 UART_TX_SB_DFFESS_Q_S[1]
.sym 117275 iomem_wstrb[3]
.sym 117276 UART_RX_SB_LUT4_I1_I0[3]
.sym 117277 iomem_wdata[25]
.sym 117283 soc.spimemio.config_qspi_SB_LUT4_I2_3_O_SB_LUT4_O_I2[0]
.sym 117284 soc.simpleuart_reg_div_do[19]
.sym 117285 UART_TX_SB_DFFESS_Q_S[1]
.sym 117286 soc.simpleuart_reg_div_do[23]
.sym 117287 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_21_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 117288 soc.cpu.mem_rdata_SB_LUT4_O_3_I0_SB_LUT4_O_I3[3]
.sym 117291 soc.spimemio.config_qspi_SB_LUT4_I2_3_O_SB_LUT4_O_I2[0]
.sym 117292 soc.simpleuart_reg_div_do[31]
.sym 117295 flash_csb_SB_LUT4_I1_I2_SB_LUT4_O_I3[0]
.sym 117296 flash_clk_SB_LUT4_I1_I2_SB_LUT4_O_I2[3]
.sym 117298 flash_csb_SB_LUT4_I1_I2_SB_LUT4_O_I3[0]
.sym 117299 flash_clk_SB_LUT4_I1_I2_SB_LUT4_O_I2[3]
.sym 117300 flash_clk_SB_LUT4_I1_I2[3]
.sym 117302 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_I2_O[2]
.sym 117303 soc.spimemio_cfgreg_do[21]
.sym 117304 soc.mem_valid
.sym 117307 soc.spimemio.config_qspi_SB_LUT4_I2_3_O_SB_LUT4_O_I2[0]
.sym 117308 soc.simpleuart_reg_div_do[21]
.sym 117309 iomem_wdata[21]
.sym 117313 UART_TX_SB_DFFESS_Q_S[1]
.sym 117314 soc.simpleuart_reg_div_do[25]
.sym 117315 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_21_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 117316 soc.cpu.mem_rdata_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 117317 soc.cpu.mem_rdata_SB_LUT4_O_3_I0[0]
.sym 117318 soc.spimem_rdata[23]
.sym 117319 flash_csb_SB_LUT4_I1_O[3]
.sym 117320 flash_io0_oe_SB_LUT4_I1_O[2]
.sym 117321 soc.spimemio.buffer[7]
.sym 117325 UART_TX_SB_DFFESS_Q_S[1]
.sym 117326 soc.simpleuart_reg_div_do[29]
.sym 117327 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_21_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 117328 soc.spimemio.config_qspi_SB_LUT4_I2_3_O_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O[3]
.sym 117330 iomem_ready
.sym 117331 iomem_ready_SB_LUT4_I3_I1[6]
.sym 117332 soc.mem_valid
.sym 117333 soc.cpu.mem_rdata_SB_LUT4_O_11_I0_SB_LUT4_O_2_I1[0]
.sym 117334 soc.spimemio.config_qspi_SB_LUT4_I2_3_O[1]
.sym 117335 soc.spimemio.config_qspi_SB_LUT4_I2_3_O[2]
.sym 117336 flash_clk_SB_LUT4_I1_I2[3]
.sym 117337 soc.spimemio.buffer[23]
.sym 117341 UART_TX_SB_DFFESS_Q_S[1]
.sym 117342 soc.simpleuart_reg_div_do[13]
.sym 117343 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_21_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 117344 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_22_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 117345 soc.spimemio.dout_data[5]
.sym 117349 soc.cpu.mem_rdata_latched_SB_LUT4_O_2_I0_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 117350 soc.spimem_rdata[6]
.sym 117351 flash_csb_SB_LUT4_I1_O[3]
.sym 117352 flash_io0_oe_SB_LUT4_I1_O[2]
.sym 117353 soc.spimemio.dout_data[1]
.sym 117357 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0[0]
.sym 117358 soc.spimem_rdata[7]
.sym 117359 flash_csb_SB_LUT4_I1_O[3]
.sym 117360 flash_io0_oe_SB_LUT4_I1_O[2]
.sym 117361 soc.spimemio.buffer[14]
.sym 117365 soc.cpu.mem_rdata_SB_LUT4_O_I0[0]
.sym 117366 soc.spimem_rdata[25]
.sym 117367 flash_csb_SB_LUT4_I1_O[3]
.sym 117368 flash_io0_oe_SB_LUT4_I1_O[2]
.sym 117369 iomem_ready_SB_LUT4_I3_O[0]
.sym 117370 iomem_ready_SB_LUT4_I3_O[1]
.sym 117371 flash_csb_SB_LUT4_I1_O[3]
.sym 117372 flash_io0_oe_SB_LUT4_I1_O[2]
.sym 117377 soc.cpu.mem_wstrb_SB_DFFE_Q_2_D_SB_LUT4_O_I2[0]
.sym 117378 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I1_O[1]
.sym 117379 soc.cpu.mem_wstrb_SB_DFFE_Q_3_D_SB_LUT4_O_I2[2]
.sym 117380 soc.cpu.mem_wstrb_SB_DFFE_Q_2_D_SB_LUT4_O_I2[3]
.sym 117383 flash_io0_oe_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_I2_I3[0]
.sym 117384 soc.cpu.mem_wstrb_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2[1]
.sym 117385 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_21_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 117386 soc.spimem_rdata[14]
.sym 117387 flash_csb_SB_LUT4_I1_O[3]
.sym 117388 flash_io0_oe_SB_LUT4_I1_O[2]
.sym 117391 soc.cpu.mem_wstrb_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2[0]
.sym 117392 soc.cpu.mem_wstrb_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2[1]
.sym 117393 soc.cpu.mem_wstrb_SB_DFFE_Q_2_D_SB_LUT4_O_I2[0]
.sym 117394 iomem_wstrb[2]
.sym 117395 soc.cpu.mem_wstrb_SB_DFFE_Q_D_SB_LUT4_O_I0[2]
.sym 117396 soc.cpu.mem_wstrb_SB_DFFE_Q_2_D_SB_LUT4_O_I2[3]
.sym 117397 soc.cpu.mem_wstrb_SB_DFFE_Q_2_D_SB_LUT4_O_I2[0]
.sym 117398 iomem_wstrb[3]
.sym 117399 soc.cpu.mem_wstrb_SB_DFFE_Q_D_SB_LUT4_O_I2[2]
.sym 117400 soc.cpu.mem_wstrb_SB_DFFE_Q_2_D_SB_LUT4_O_I2[3]
.sym 117401 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 117402 soc.spimem_rdata[15]
.sym 117403 flash_csb_SB_LUT4_I1_O[3]
.sym 117404 flash_io0_oe_SB_LUT4_I1_O[2]
.sym 117405 soc.cpu.mem_rdata_latched_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0[0]
.sym 117406 soc.spimem_rdata[12]
.sym 117407 flash_csb_SB_LUT4_I1_O[3]
.sym 117408 flash_io0_oe_SB_LUT4_I1_O[2]
.sym 117410 UART_RX_SB_LUT4_I1_I0[3]
.sym 117411 soc.cpu.mem_state_SB_DFFESR_Q_D_SB_LUT4_O_I1[2]
.sym 117412 soc.cpu.instr_sh_SB_LUT4_I1_1_O[0]
.sym 117417 soc.cpu.decoded_rs2_SB_DFFE_Q_1_D_SB_LUT4_O_I3[3]
.sym 117421 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_22_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_I1_O[0]
.sym 117422 soc.cpu.mem_rdata_q[2]
.sym 117423 flash_io0_oe_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O[0]
.sym 117424 soc.cpu.mem_rdata_latched_SB_LUT4_O_2_I0_SB_LUT4_O_I1[0]
.sym 117427 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_6_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O[2]
.sym 117428 soc.cpu.mem_wstrb_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2[1]
.sym 117433 soc.cpu.mem_rdata_latched[5]
.sym 117437 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_28_I1_SB_LUT4_O_1_I2[0]
.sym 117438 flash_io0_oe_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O[0]
.sym 117439 soc.cpu.mem_rdata_latched_SB_LUT4_O_2_I0_SB_LUT4_O_I1[0]
.sym 117440 soc.cpu.mem_rdata_q[2]
.sym 117441 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_6_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_I1_O[0]
.sym 117442 soc.mem_rdata[25]
.sym 117443 flash_io0_oe_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O[3]
.sym 117444 flash_io0_oe_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O[2]
.sym 117445 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_6_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_I1_O[0]
.sym 117446 soc.mem_rdata[25]
.sym 117447 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_O_I2[2]
.sym 117448 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_6_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_I1_O[3]
.sym 117449 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_2_O[2]
.sym 117450 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_6_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0[1]
.sym 117451 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_O_I2[2]
.sym 117452 flash_io0_oe_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O[3]
.sym 117453 soc.cpu.mem_rdata_q[3]
.sym 117454 soc.spimemio.xfer.flash_io3_di_SB_LUT4_I1_O_SB_LUT4_I0_O[1]
.sym 117455 flash_io0_oe_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O[2]
.sym 117456 flash_io0_oe_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O[3]
.sym 117458 soc.cpu.mem_rdata_q[19]
.sym 117459 soc.mem_rdata[19]
.sym 117460 flash_io0_oe_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O[3]
.sym 117461 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_2_O[2]
.sym 117462 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_6_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0[1]
.sym 117463 flash_io0_oe_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O[2]
.sym 117464 flash_io0_oe_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O[3]
.sym 117465 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_28_I1_SB_LUT4_O_1_I2[0]
.sym 117466 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_28_I1_SB_LUT4_O_1_I2[1]
.sym 117467 flash_io0_oe_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O[2]
.sym 117468 flash_io0_oe_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O[3]
.sym 117470 soc.cpu.mem_rdata_q_SB_DFF_Q_12_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1[0]
.sym 117471 soc.cpu.mem_rdata_latched_SB_LUT4_O_3_I0[1]
.sym 117472 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_O_I2[2]
.sym 117474 soc.cpu.mem_rdata_latched_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_I3_O[0]
.sym 117475 soc.cpu.decoded_rs2_SB_DFFE_Q_4_D_SB_LUT4_O_I3[2]
.sym 117476 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1[2]
.sym 117477 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_I0[0]
.sym 117478 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_I0[1]
.sym 117479 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_I0[2]
.sym 117480 flash_io0_oe_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_I1_O[3]
.sym 117482 soc.cpu.decoded_imm_j_SB_DFFE_Q_18_D_SB_LUT4_O_I1[1]
.sym 117483 soc.cpu.decoded_rd_SB_DFFE_Q_2_D_SB_LUT4_O_I3[1]
.sym 117484 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1[2]
.sym 117486 soc.cpu.decoded_imm_j_SB_DFFE_Q_13_D_SB_LUT4_O_I1[0]
.sym 117487 soc.cpu.decoded_rs1_SB_DFFE_Q_4_D_SB_LUT4_O_I1[1]
.sym 117488 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1[2]
.sym 117489 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 117490 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I3[1]
.sym 117491 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_O_I2[2]
.sym 117492 flash_io0_oe_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O[3]
.sym 117493 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_1_I3[0]
.sym 117494 soc.mem_rdata[23]
.sym 117495 flash_io0_oe_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O[3]
.sym 117496 flash_io0_oe_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O[2]
.sym 117497 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O[0]
.sym 117498 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O[1]
.sym 117499 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O[2]
.sym 117500 flash_io0_oe_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_I1_O[3]
.sym 117501 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 117502 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I3[1]
.sym 117503 flash_io0_oe_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O[2]
.sym 117504 flash_io0_oe_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O[3]
.sym 117505 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1[0]
.sym 117506 soc.mem_rdata[30]
.sym 117507 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_O_I2[2]
.sym 117508 flash_io0_oe_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O[3]
.sym 117509 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_O_I0[0]
.sym 117510 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_O_I0[1]
.sym 117511 flash_io0_oe_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O[2]
.sym 117512 flash_io0_oe_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O[3]
.sym 117513 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 117514 soc.cpu.mem_rdata_latched_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 117515 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_O_I2[2]
.sym 117516 flash_io0_oe_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O[3]
.sym 117517 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_I3[2]
.sym 117518 soc.mem_rdata[31]
.sym 117519 flash_io0_oe_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O[3]
.sym 117520 flash_io0_oe_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O[2]
.sym 117521 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_O_I0[0]
.sym 117522 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_O_I0[1]
.sym 117523 flash_io0_oe_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O[3]
.sym 117524 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_O_I2[2]
.sym 117525 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_I3[2]
.sym 117526 soc.mem_rdata[31]
.sym 117527 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_O_I2[2]
.sym 117528 flash_io0_oe_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O[3]
.sym 117529 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[3]
.sym 117530 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_22_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0[1]
.sym 117531 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_O_I2[2]
.sym 117532 flash_io0_oe_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O[3]
.sym 117533 soc.cpu.instr_lh_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 117534 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_21_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I0[1]
.sym 117535 flash_io0_oe_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O[3]
.sym 117536 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_O_I2[2]
.sym 117537 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_22_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_I1_O[0]
.sym 117538 soc.mem_rdata[29]
.sym 117539 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_O_I2[2]
.sym 117540 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_22_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_I1_O[3]
.sym 117542 soc.cpu.decoded_imm_j_SB_DFFE_Q_13_D_SB_LUT4_O_I1[1]
.sym 117543 soc.cpu.decoded_rs2_SB_DFFE_Q_1_D_SB_LUT4_O_I3[3]
.sym 117544 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1[2]
.sym 117545 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_O_I0_SB_LUT4_I1_O[0]
.sym 117546 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_O_I0_SB_LUT4_I1_O[1]
.sym 117547 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_O_I0_SB_LUT4_I1_O[2]
.sym 117548 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_O_I0_SB_LUT4_I1_O[3]
.sym 117551 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_O_I0_SB_LUT4_I1_O[2]
.sym 117552 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_O_I0_SB_LUT4_I1_O[3]
.sym 117553 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_1_I3[0]
.sym 117554 soc.mem_rdata[23]
.sym 117555 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_O_I2[2]
.sym 117556 soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 117559 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_O_I0_SB_LUT4_I1_O[0]
.sym 117560 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_O_I0_SB_LUT4_I1_O[1]
.sym 117561 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 117562 soc.mem_rdata[28]
.sym 117563 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_O_I2[2]
.sym 117564 soc.cpu.mem_rdata_latched_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I1_O[3]
.sym 117566 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O[0]
.sym 117567 soc.mem_rdata[17]
.sym 117568 flash_io0_oe_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O[3]
.sym 117569 soc.cpu.mem_rdata_latched_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_I3_O[0]
.sym 117570 soc.cpu.mem_rdata_latched_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_I3_O[1]
.sym 117571 soc.cpu.mem_rdata_latched_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_I3_O[2]
.sym 117572 soc.cpu.mem_rdata_latched_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_I3_O[3]
.sym 117574 soc.cpu.decoded_imm_j_SB_DFFE_Q_13_D_SB_LUT4_O_I1[1]
.sym 117575 soc.cpu.instr_waitirq_SB_DFFE_Q_D_SB_LUT4_O_I3[2]
.sym 117576 soc.cpu.decoded_imm_j_SB_DFFE_Q_13_D_SB_LUT4_O_I1[0]
.sym 117579 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1[2]
.sym 117580 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O[1]
.sym 117582 soc.cpu.mem_rdata_latched_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_I3_O[2]
.sym 117583 soc.cpu.decoded_rs1_SB_DFFE_Q_2_D_SB_LUT4_O_I1[3]
.sym 117584 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1[2]
.sym 117587 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1[2]
.sym 117588 soc.cpu.decoded_imm_j_SB_DFFE_Q_19_D_SB_LUT4_O_I1[1]
.sym 117591 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1[2]
.sym 117592 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1[0]
.sym 117595 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1[2]
.sym 117596 soc.cpu.decoded_rs2_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I3[1]
.sym 117598 soc.cpu.decoded_imm_j_SB_DFFE_Q_19_D_SB_LUT4_O_I1[1]
.sym 117599 soc.cpu.decoded_imm_j_SB_DFFE_Q_19_D_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 117600 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1[2]
.sym 117603 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1[2]
.sym 117604 soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1[1]
.sym 117606 soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1[1]
.sym 117607 soc.cpu.mem_rdata_latched[5]
.sym 117608 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1[2]
.sym 117609 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I0_O[0]
.sym 117610 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I0_O[1]
.sym 117611 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I0_O[2]
.sym 117612 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I0_O[3]
.sym 117613 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_O_I0_SB_LUT4_I1_1_O[0]
.sym 117614 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_O_I0_SB_LUT4_I1_1_O[1]
.sym 117615 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_O_I0_SB_LUT4_I1_1_O[2]
.sym 117616 flash_io0_oe_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_I1_O[3]
.sym 117617 soc.cpu.instr_waitirq_SB_DFFE_Q_D_SB_LUT4_O_I1[1]
.sym 117618 soc.cpu.instr_waitirq_SB_DFFE_Q_D_SB_LUT4_O_I1[2]
.sym 117619 soc.cpu.instr_waitirq_SB_DFFE_Q_D_SB_LUT4_O_I3[2]
.sym 117620 soc.cpu.instr_waitirq_SB_DFFE_Q_D_SB_LUT4_O_I3[3]
.sym 117626 soc.cpu.instr_waitirq_SB_DFFE_Q_D_SB_LUT4_O_I1[0]
.sym 117627 soc.cpu.instr_waitirq_SB_DFFE_Q_D_SB_LUT4_O_I1[1]
.sym 117628 soc.cpu.instr_waitirq_SB_DFFE_Q_D_SB_LUT4_O_I1[2]
.sym 117630 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_I3[2]
.sym 117631 soc.cpu.decoded_imm_j_SB_DFFE_Q_D_SB_LUT4_O_I1[0]
.sym 117632 flash_io0_oe_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O[3]
.sym 117634 soc.cpu.decoded_imm_j_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I0[2]
.sym 117635 soc.cpu.decoded_imm_j_SB_DFFE_Q_D_SB_LUT4_O_I1[1]
.sym 117636 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1[2]
.sym 117639 soc.cpu.decoded_imm_j_SB_DFFE_Q_D_SB_LUT4_O_I1[1]
.sym 117640 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_I3[0]
.sym 117643 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1[2]
.sym 117644 soc.cpu.decoded_imm_j_SB_DFFE_Q_18_D_SB_LUT4_O_I1[1]
.sym 117645 soc.cpu.decoded_rs2_SB_DFFE_Q_1_D_SB_LUT4_O_I0[0]
.sym 117646 soc.cpu.decoded_rs2_SB_DFFE_Q_1_D_SB_LUT4_O_I0[1]
.sym 117647 soc.cpu.decoded_rs2_SB_DFFE_Q_1_D_SB_LUT4_O_I0[2]
.sym 117648 soc.cpu.decoded_rs2_SB_DFFE_Q_1_D_SB_LUT4_O_I0[3]
.sym 117650 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I2[0]
.sym 117651 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I2[1]
.sym 117652 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I2[2]
.sym 117653 soc.cpu.decoded_rs2_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 117654 soc.cpu.decoded_rs2_SB_DFFE_Q_D_SB_LUT4_O_I0[1]
.sym 117655 soc.cpu.decoded_rs2_SB_DFFE_Q_1_D_SB_LUT4_O_I3[3]
.sym 117656 soc.cpu.decoded_rs2_SB_DFFE_Q_D_SB_LUT4_O_I0[3]
.sym 117659 soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_I3_O[3]
.sym 117660 soc.cpu.decoded_imm_j_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I0[2]
.sym 117666 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I2[2]
.sym 117667 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 117668 soc.cpu.decoded_imm_j_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I0[3]
.sym 117669 soc.cpu.is_sb_sh_sw_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 117670 soc.cpu.is_sb_sh_sw_SB_DFFE_Q_D_SB_LUT4_O_I3[1]
.sym 117671 soc.cpu.is_sb_sh_sw_SB_DFFE_Q_D_SB_LUT4_O_I1[3]
.sym 117672 soc.cpu.decoded_imm_j_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I0[3]
.sym 117674 soc.cpu.decoded_imm_j_SB_DFFE_Q_D_SB_LUT4_O_I1[1]
.sym 117675 soc.cpu.decoded_imm_j_SB_DFFE_Q_19_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I2[1]
.sym 117676 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1[1]
.sym 117677 soc.cpu.decoded_rs1_SB_DFFE_Q_1_D_SB_LUT4_O_I2[0]
.sym 117678 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I0_O[2]
.sym 117679 soc.cpu.decoded_rs1_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 117680 soc.cpu.decoded_rs1_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 117681 soc.cpu.decoded_imm_j_SB_DFFE_Q_19_D_SB_LUT4_O_I1_SB_LUT4_I3_O[1]
.sym 117682 soc.cpu.decoded_imm_j_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I0[3]
.sym 117683 soc.cpu.decoded_rs2_SB_DFFE_Q_D_SB_LUT4_O_I0[1]
.sym 117684 soc.cpu.mem_rdata_latched[5]
.sym 117686 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I0_O[2]
.sym 117687 soc.cpu.decoded_rs1_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 117688 soc.cpu.decoded_rs1_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 117689 soc.cpu.instr_waitirq_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I1_O[0]
.sym 117690 soc.cpu.instr_waitirq_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I1_O[1]
.sym 117691 soc.cpu.decoded_imm_j_SB_DFFE_Q_1_D_SB_LUT4_O_I2[0]
.sym 117692 soc.cpu.instr_waitirq_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I1_O[3]
.sym 117693 soc.cpu.decoded_imm_j_SB_DFFE_Q_19_D_SB_LUT4_O_I1_SB_LUT4_I3_O[0]
.sym 117694 soc.cpu.decoded_imm_j_SB_DFFE_Q_19_D_SB_LUT4_O_I1_SB_LUT4_I3_O[1]
.sym 117695 soc.cpu.decoded_imm_j_SB_DFFE_Q_19_D_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 117696 soc.cpu.decoded_imm_j_SB_DFFE_Q_19_D_SB_LUT4_O_I1_SB_LUT4_I3_O[3]
.sym 117698 soc.cpu.decoded_imm_j_SB_DFFE_Q_D_SB_LUT4_O_I1[1]
.sym 117699 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I0_O[2]
.sym 117700 soc.cpu.decoded_imm_j_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I0[3]
.sym 117703 soc.cpu.is_lb_lh_lw_lbu_lhu_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I3_O[0]
.sym 117704 soc.cpu.is_lb_lh_lw_lbu_lhu_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I3_O[1]
.sym 117705 soc.cpu.decoded_imm_j_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I0[1]
.sym 117706 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_1_O[1]
.sym 117707 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_1_O[2]
.sym 117708 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_1_O[3]
.sym 117711 soc.cpu.decoded_imm_j_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I0[3]
.sym 117712 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_I3[0]
.sym 117714 soc.cpu.decoded_imm_j_SB_DFFE_Q_D_SB_LUT4_O_I1[1]
.sym 117715 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O[1]
.sym 117716 soc.cpu.decoded_imm_j_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I0[2]
.sym 117718 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 117719 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 117720 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I2[2]
.sym 117722 soc.cpu.instr_waitirq_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 117723 soc.cpu.instr_waitirq_SB_DFFE_Q_D_SB_LUT4_O_I1[1]
.sym 117724 soc.cpu.decoded_imm_j_SB_DFFE_Q_D_SB_LUT4_O_I1[1]
.sym 117726 soc.cpu.is_lb_lh_lw_lbu_lhu_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1[1]
.sym 117727 soc.cpu.decoded_rs2_SB_DFFE_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I2[1]
.sym 117728 soc.cpu.instr_waitirq_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I1_O[1]
.sym 117730 soc.cpu.decoded_rs1_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 117731 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I0_O[2]
.sym 117732 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_1_O[3]
.sym 117734 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I0_O[1]
.sym 117735 soc.cpu.decoded_rd_SB_DFFE_Q_2_D_SB_LUT4_O_I3[1]
.sym 117736 soc.cpu.decoded_rd_SB_DFFE_Q_2_D_SB_LUT4_O_I3[2]
.sym 117738 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I0_O[0]
.sym 117739 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I0_O[1]
.sym 117740 soc.cpu.decoded_rs1_SB_DFFE_Q_2_D_SB_LUT4_O_I1[3]
.sym 117743 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_1_O[1]
.sym 117744 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_1_O[2]
.sym 117747 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I0_O[1]
.sym 117748 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1[1]
.sym 117750 soc.cpu.is_lb_lh_lw_lbu_lhu_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I3_O[0]
.sym 117751 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 117752 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_1_O[2]
.sym 117754 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1[2]
.sym 117755 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 117756 soc.cpu.is_lb_lh_lw_lbu_lhu_SB_DFFE_Q_D_SB_LUT4_O_I3[2]
.sym 117758 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 117759 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_1_O[2]
.sym 117760 soc.cpu.is_alu_reg_reg_SB_DFFE_Q_D_SB_LUT4_O_I3[2]
.sym 117761 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I0_O[0]
.sym 117762 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I0_O[1]
.sym 117763 soc.cpu.decoded_rs1_SB_DFFE_Q_4_D_SB_LUT4_O_I1[1]
.sym 117764 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I0_O[3]
.sym 117773 soc.cpu.instr_jal_SB_DFFE_Q_D_SB_LUT4_O_I1[0]
.sym 117774 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I1[0]
.sym 117775 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 117776 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I3[1]
.sym 117778 soc.cpu.decoded_imm_j_SB_DFFE_Q_D_SB_LUT4_O_I1[1]
.sym 117779 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I3[1]
.sym 117780 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I3[2]
.sym 117782 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I0_O[0]
.sym 117783 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I0_O[1]
.sym 117784 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I0_O[3]
.sym 117786 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I0_O[1]
.sym 117787 soc.cpu.decoded_imm_j_SB_DFFE_Q_19_D_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 117788 soc.cpu.decoded_rd_SB_DFFE_Q_3_D_SB_LUT4_O_I3[2]
.sym 117789 soc.cpu.decoded_rs1_SB_DFFE_Q_1_D_SB_LUT4_O_I2[0]
.sym 117790 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I0_O[1]
.sym 117791 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I0_O[1]
.sym 117792 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I0_O[0]
.sym 117794 soc.spimemio.xfer_io1_do_SB_LUT4_O_I2[0]
.sym 117795 flash_io2_di
.sym 117796 soc.spimemio.xfer.flash_io2_di_SB_LUT4_I2_I3[2]
.sym 117798 soc.spimemio.xfer_io0_do_SB_LUT4_O_I2[0]
.sym 117799 soc.spimemio.dout_data[2]
.sym 117800 soc.spimemio.xfer.flash_io3_di_SB_LUT4_I2_O[2]
.sym 117801 soc.spimemio.xfer_io1_do_SB_LUT4_O_I2[0]
.sym 117802 soc.spimemio.dout_data[0]
.sym 117803 soc.spimemio.dout_data[1]
.sym 117804 soc.spimemio.xfer_io0_do_SB_LUT4_O_I2[0]
.sym 117810 soc.spimemio.xfer_io1_do_SB_LUT4_O_I2[0]
.sym 117811 soc.spimemio.dout_data[0]
.sym 117812 soc.spimemio.xfer.flash_io0_di_SB_LUT4_I1_O_SB_LUT4_O_3_I3[2]
.sym 117813 soc.spimemio.xfer_io0_do_SB_LUT4_O_I2[0]
.sym 117814 soc.spimemio.dout_data[1]
.sym 117815 flash_io3_di
.sym 117816 soc.spimemio.xfer_io1_do_SB_LUT4_O_I2[0]
.sym 117818 flash_io1_di
.sym 117819 soc.spimemio.dout_data[0]
.sym 117820 soc.spimemio.xfer_io0_do_SB_LUT4_O_I2[0]
.sym 117821 soc.spimemio.xfer_io1_do_SB_LUT4_O_I2[0]
.sym 117822 soc.spimemio.dout_data[2]
.sym 117823 soc.spimemio.dout_data[3]
.sym 117824 soc.spimemio.xfer_io0_do_SB_LUT4_O_I2[0]
.sym 117826 soc.spimemio.xfer_io1_do_SB_LUT4_O_I2[0]
.sym 117827 soc.spimemio.dout_data[1]
.sym 117828 soc.spimemio.xfer.flash_io0_di_SB_LUT4_I1_O_SB_LUT4_O_2_I3[2]
.sym 117830 soc.simpleuart.send_dummy_SB_LUT4_I1_O[2]
.sym 117831 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I1_O[1]
.sym 117832 UART_RX_SB_LUT4_I1_I0[3]
.sym 117834 soc.spimemio.xfer_io0_do_SB_LUT4_O_I2[0]
.sym 117835 soc.spimemio.dout_data[6]
.sym 117836 soc.spimemio.xfer.flash_io0_di_SB_LUT4_I1_O_SB_LUT4_O_I3[2]
.sym 117838 flash_io0_di
.sym 117839 flash_io1_di
.sym 117840 soc.spimemio.xfer_io0_do_SB_LUT4_O_I2[0]
.sym 117841 soc.spimemio.xfer_io1_do_SB_LUT4_O_I2[0]
.sym 117842 soc.spimemio.dout_data[3]
.sym 117843 soc.spimemio.dout_data[4]
.sym 117844 soc.spimemio.xfer_io0_do_SB_LUT4_O_I2[0]
.sym 117845 soc.spimemio.xfer_io0_do_SB_LUT4_O_I2[0]
.sym 117846 soc.spimemio.dout_data[5]
.sym 117847 soc.spimemio.dout_data[3]
.sym 117848 soc.spimemio.xfer_io1_do_SB_LUT4_O_I2[0]
.sym 117849 soc.spimemio.xfer_io0_do_SB_LUT4_O_I2[0]
.sym 117850 soc.spimemio.dout_data[4]
.sym 117851 soc.spimemio.dout_data[2]
.sym 117852 soc.spimemio.xfer_io1_do_SB_LUT4_O_I2[0]
.sym 117854 soc.spimemio.xfer_io0_do_SB_LUT4_O_I2[0]
.sym 117855 soc.spimemio.dout_data[5]
.sym 117856 soc.spimemio.xfer.flash_io0_di_SB_LUT4_I1_O_SB_LUT4_O_1_I3[2]
.sym 117866 flash_io0_do_SB_LUT4_O_I2[2]
.sym 117867 soc.spimemio.config_oe[1]
.sym 117868 soc.spimemio.xfer.xfer_rd_SB_LUT4_I2_O_SB_LUT4_I3_O[2]
.sym 117869 iomem_wdata[5]
.sym 117877 soc.spimemio.config_oe[0]
.sym 117878 soc.spimemio.xfer.xfer_rd_SB_LUT4_I2_O_SB_LUT4_I3_O[1]
.sym 117879 soc.spimemio.xfer.xfer_rd_SB_LUT4_I2_O_SB_LUT4_I3_O[2]
.sym 117880 flash_io0_do_SB_LUT4_O_I2[2]
.sym 117882 soc.spimemio.config_csb
.sym 117883 soc.spimemio.xfer_csb
.sym 117884 flash_io0_do_SB_LUT4_O_I2[2]
.sym 117889 soc.spimemio.dout_data[3]
.sym 117894 soc.spimemio.softreset_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I2_I3[0]
.sym 117895 soc.spimemio.softreset_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I2_I3[1]
.sym 117896 soc.spimemio.dout_tag[0]
.sym 117898 soc.spimemio.din_ddr_SB_LUT4_I0_I2[0]
.sym 117899 soc.spimemio.dout_tag[2]
.sym 117900 soc.spimemio.dout_tag[1]
.sym 117903 soc.spimemio.softreset_SB_LUT4_I2_O_SB_LUT4_O_I3[2]
.sym 117904 soc.spimemio.softreset_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I2_I3[1]
.sym 117907 soc.spimemio.dout_tag[0]
.sym 117908 soc.spimemio.softreset_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I2_I3[0]
.sym 117910 soc.spimemio.din_ddr_SB_LUT4_I0_I2[0]
.sym 117911 soc.spimemio.softreset_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I2_I3[0]
.sym 117912 soc.spimemio.xfer.last_fetch_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_I3[2]
.sym 117914 soc.spimemio.dout_tag[2]
.sym 117915 soc.spimemio.dout_tag[1]
.sym 117916 soc.spimemio.dout_tag[0]
.sym 117918 soc.spimemio.dout_tag[1]
.sym 117919 soc.spimemio.dout_tag[2]
.sym 117920 soc.spimemio.softreset_SB_LUT4_I2_O_SB_LUT4_O_I3[2]
.sym 117922 soc.spimemio.config_cont_SB_LUT4_I1_O[2]
.sym 117923 soc.spimemio.config_qspi_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_O_4_I2[1]
.sym 117924 soc.spimemio.config_qspi_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_O_4_I2[2]
.sym 117929 soc.spimemio.din_valid_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O[0]
.sym 117930 soc.spimemio.din_valid_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O[1]
.sym 117931 soc.spimemio.din_valid_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O[2]
.sym 117932 soc.spimemio.din_ddr_SB_LUT4_I0_I2[0]
.sym 117935 soc.spimemio.config_cont_SB_LUT4_I1_O[1]
.sym 117936 soc.spimemio.din_valid_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[1]
.sym 117938 soc.spimemio.config_cont_SB_LUT4_I1_O[1]
.sym 117939 soc.spimemio.din_tag_SB_DFFESR_Q_2_D[2]
.sym 117940 soc.spimemio.din_valid_SB_DFFSR_Q_D_SB_LUT4_O_I2[2]
.sym 117942 iomem_addr[11]
.sym 117943 soc.spimemio.config_qspi_SB_LUT4_I1_O[1]
.sym 117944 soc.spimemio.config_qspi_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_O_4_I2_SB_LUT4_O_I3[2]
.sym 117945 soc.spimemio.din_tag_SB_DFFESR_Q_E_SB_LUT4_O_I0[1]
.sym 117946 soc.spimemio.rd_wait_SB_LUT4_I3_O[0]
.sym 117947 soc.spimemio.din_valid_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O[2]
.sym 117948 soc.spimemio.din_ddr_SB_LUT4_I0_I2[0]
.sym 117950 soc.spimemio.din_tag_SB_DFFESR_Q_2_D[0]
.sym 117951 soc.spimemio.din_valid_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O[0]
.sym 117952 soc.spimemio.din_valid_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[1]
.sym 117955 soc.spimemio.rd_valid_SB_LUT4_I3_I0[2]
.sym 117956 soc.spimemio.config_cont_SB_LUT4_I1_O[1]
.sym 117958 flash_csb_SB_LUT4_I1_O_SB_LUT4_O_1_I3[1]
.sym 117959 soc.spimemio.din_tag_SB_DFFESR_Q_2_D[2]
.sym 117960 soc.spimemio.rd_wait
.sym 117961 soc.spimemio_cfgreg_do[21]
.sym 117962 soc.spimemio_cfgreg_do[22]
.sym 117963 soc.spimemio.config_qspi_SB_LUT4_I0_O[2]
.sym 117964 soc.spimemio.rd_wait_SB_LUT4_I1_O[3]
.sym 117966 soc.spimemio.config_qspi_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_O_4_I2_SB_LUT4_O_1_I2[0]
.sym 117967 soc.spimemio.rd_wait_SB_LUT4_I1_O_SB_LUT4_I3_O[1]
.sym 117968 soc.spimemio.rd_wait_SB_LUT4_I1_O_SB_LUT4_I3_O[2]
.sym 117970 soc.spimemio.rd_wait
.sym 117971 flash_csb_SB_LUT4_I1_O_SB_LUT4_O_1_I3[1]
.sym 117972 soc.spimemio.din_tag_SB_DFFESR_Q_2_D[2]
.sym 117973 $PACKER_VCC_NET
.sym 117977 soc.spimemio.rd_valid_SB_LUT4_I3_O[0]
.sym 117978 soc.spimemio_cfgreg_do[20]
.sym 117979 soc.spimemio.din_valid_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O[2]
.sym 117980 soc.spimemio.din_ddr_SB_LUT4_I0_I2[0]
.sym 117983 soc.spimemio.rd_inc_SB_DFFESR_Q_R[1]
.sym 117984 soc.spimemio.din_ddr_SB_LUT4_I0_I3[2]
.sym 117987 soc.spimemio.rd_valid_SB_LUT4_I3_O[0]
.sym 117988 soc.spimemio.din_ddr_SB_LUT4_I0_I2[0]
.sym 117989 soc.spimemio.config_qspi_SB_LUT4_I0_I3[2]
.sym 117990 soc.spimemio.config_qspi_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_O_4_I2_SB_LUT4_O_1_I2[0]
.sym 117991 soc.spimemio.config_cont_SB_LUT4_I1_1_O[1]
.sym 117992 soc.spimemio.din_valid_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O[1]
.sym 117993 soc.spimemio.din_qspi
.sym 117994 soc.spimemio_cfgreg_do[21]
.sym 117995 soc.spimemio.din_ddr_SB_LUT4_I0_I2[1]
.sym 117996 soc.spimemio.din_ddr_SB_LUT4_I0_I3[0]
.sym 117997 soc.spimemio.din_ddr
.sym 117998 soc.spimemio_cfgreg_do[22]
.sym 117999 soc.spimemio.din_ddr_SB_LUT4_I0_I2[1]
.sym 118000 soc.spimemio.din_ddr_SB_LUT4_I0_I3[0]
.sym 118003 soc.spimemio_cfgreg_do[20]
.sym 118004 soc.spimemio.rd_valid_SB_LUT4_I3_O[0]
.sym 118005 soc.spimemio.config_qspi_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_O_4_I2_SB_LUT4_O_1_I2[0]
.sym 118006 soc.spimemio_cfgreg_do[19]
.sym 118007 soc.spimemio.config_qspi_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_O_4_I2_SB_LUT4_O_1_I2[2]
.sym 118008 soc.spimemio.config_qspi_SB_LUT4_I0_O[1]
.sym 118011 soc.spimemio.config_qspi_SB_LUT4_I0_O[2]
.sym 118012 iomem_addr[3]
.sym 118015 soc.spimemio.rd_valid_SB_LUT4_I3_I0[2]
.sym 118016 soc.spimemio.config_cont_SB_LUT4_I1_O[1]
.sym 118017 iomem_addr[19]
.sym 118018 soc.spimemio.config_cont_SB_LUT4_I1_O[1]
.sym 118019 soc.spimemio.config_cont_SB_LUT4_I1_1_O[1]
.sym 118020 soc.spimemio.config_qspi_SB_LUT4_I2_1_O[2]
.sym 118021 flash_clk_SB_LUT4_I1_I2[0]
.sym 118022 flash_io1_di
.sym 118023 soc.simpleuart.send_dummy_SB_LUT4_I1_O_SB_LUT4_O_2_I0_SB_LUT4_I0_O[2]
.sym 118024 flash_clk_SB_LUT4_I1_I2[3]
.sym 118025 flash_clk_SB_LUT4_I1_I2[0]
.sym 118026 flash_io2_di
.sym 118027 soc.spimemio.xfer.flash_io2_di_SB_LUT4_I1_I2[2]
.sym 118028 flash_clk_SB_LUT4_I1_I2[3]
.sym 118029 iomem_addr[8]
.sym 118030 soc.spimemio.config_qspi_SB_LUT4_I1_O[1]
.sym 118031 soc.spimemio.config_cont_SB_LUT4_I1_O[1]
.sym 118032 iomem_addr[16]
.sym 118038 soc.spimemio_cfgreg_do[22]
.sym 118039 soc.spimemio_cfgreg_do[21]
.sym 118040 soc.spimemio.config_qspi_SB_LUT4_I0_I3[2]
.sym 118041 soc.spimemio.buffer[3]
.sym 118046 soc.spimemio.config_qspi_SB_LUT4_I0_I3[2]
.sym 118047 soc.spimemio.config_cont_SB_LUT4_I1_1_O[1]
.sym 118048 soc.spimemio.config_qspi_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_O_6_I3_SB_LUT4_O_I3[2]
.sym 118053 soc.spimemio.dout_data[0]
.sym 118057 soc.spimemio.xfer.flash_io2_di_SB_LUT4_I1_O[0]
.sym 118058 soc.spimemio.xfer.flash_io2_di_SB_LUT4_I1_O[1]
.sym 118059 soc.spimemio.xfer.flash_io2_di_SB_LUT4_I1_O[2]
.sym 118060 soc.spimemio.xfer.flash_io2_di_SB_LUT4_I1_O[3]
.sym 118063 flash_csb_SB_LUT4_I1_O_SB_LUT4_O_1_I3[0]
.sym 118064 flash_csb_SB_LUT4_I1_O_SB_LUT4_O_1_I3[1]
.sym 118066 flash_csb_SB_LUT4_I1_O_SB_LUT4_O_1_I3[0]
.sym 118067 flash_csb_SB_LUT4_I1_O_SB_LUT4_O_1_I3[1]
.sym 118068 soc.spimemio.xfer.flash_io2_di_SB_LUT4_I1_O_SB_LUT4_O_2_I3[2]
.sym 118070 soc.simpleuart.send_dummy_SB_LUT4_I1_O[2]
.sym 118071 iomem_wstrb[2]
.sym 118072 UART_RX_SB_LUT4_I1_I0[3]
.sym 118073 soc.spimemio.dout_data[5]
.sym 118078 soc.spimem_rdata[3]
.sym 118079 flash_csb_SB_LUT4_I1_O_SB_LUT4_O_1_I3[0]
.sym 118080 flash_csb_SB_LUT4_I1_O_SB_LUT4_O_1_I3[1]
.sym 118081 soc.spimemio.buffer[0]
.sym 118085 flash_clk_SB_LUT4_I1_I2[0]
.sym 118086 flash_io0_oe
.sym 118087 flash_io0_oe_SB_LUT4_I1_I2[2]
.sym 118088 flash_clk_SB_LUT4_I1_I2[3]
.sym 118089 soc.spimem_rdata[2]
.sym 118090 flash_csb_SB_LUT4_I1_O_SB_LUT4_O_1_I3[1]
.sym 118091 flash_csb_SB_LUT4_I1_O_SB_LUT4_O_1_I3[0]
.sym 118092 flash_csb_SB_LUT4_I1_O[3]
.sym 118093 soc.spimemio.xfer.flash_io0_di_SB_LUT4_I1_1_O[0]
.sym 118094 soc.spimemio.xfer.flash_io0_di_SB_LUT4_I1_1_O[1]
.sym 118095 soc.spimemio.xfer.flash_io0_di_SB_LUT4_I1_1_O[2]
.sym 118096 soc.spimemio.xfer.flash_io0_di_SB_LUT4_I1_1_O[3]
.sym 118099 flash_csb_SB_LUT4_I1_O[3]
.sym 118100 iomem_rdata[2]
.sym 118101 soc.spimemio.buffer[5]
.sym 118106 soc.spimem_rdata[5]
.sym 118107 flash_csb_SB_LUT4_I1_O_SB_LUT4_O_1_I3[0]
.sym 118108 flash_csb_SB_LUT4_I1_O_SB_LUT4_O_1_I3[1]
.sym 118111 flash_csb_SB_LUT4_I1_O[3]
.sym 118112 iomem_rdata[0]
.sym 118113 soc.spimem_rdata[0]
.sym 118114 flash_csb_SB_LUT4_I1_O_SB_LUT4_O_1_I3[1]
.sym 118115 flash_csb_SB_LUT4_I1_O_SB_LUT4_O_1_I3[0]
.sym 118116 flash_csb_SB_LUT4_I1_O[3]
.sym 118117 iomem_wdata[20]
.sym 118123 UART_TX_SB_DFFESS_Q_S[1]
.sym 118124 soc.simpleuart_reg_div_do[22]
.sym 118125 flash_clk_SB_LUT4_I1_I2[0]
.sym 118126 flash_clk$SB_IO_OUT
.sym 118127 flash_clk_SB_LUT4_I1_I2[2]
.sym 118128 flash_clk_SB_LUT4_I1_I2[3]
.sym 118130 flash_csb_SB_LUT4_I1_O_SB_LUT4_O_1_I3[0]
.sym 118131 flash_csb_SB_LUT4_I1_O_SB_LUT4_O_1_I3[1]
.sym 118132 soc.spimemio.xfer.flash_io0_di_SB_LUT4_I1_1_O_SB_LUT4_O_2_I3[2]
.sym 118133 iomem_wdata[18]
.sym 118137 flash_io3_oe
.sym 118138 flash_clk_SB_LUT4_I1_I2[0]
.sym 118139 flash_io3_oe_SB_LUT4_I0_I2[2]
.sym 118140 flash_io1_oe_SB_LUT4_I0_I2[3]
.sym 118141 soc.spimemio.rd_addr[18]
.sym 118142 iomem_addr[18]
.sym 118143 soc.spimemio.rd_valid_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2[2]
.sym 118144 soc.spimemio.rd_valid_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2[3]
.sym 118145 UART_TX_SB_DFFESS_Q_S[1]
.sym 118146 soc.simpleuart_reg_div_do[28]
.sym 118147 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_21_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 118148 soc.cpu.mem_rdata_SB_LUT4_O_8_I0_SB_LUT4_O_I3[3]
.sym 118149 soc.spimemio_cfgreg_do[22]
.sym 118150 flash_clk_SB_LUT4_I1_I2[0]
.sym 118151 soc.cpu.mem_rdata_SB_LUT4_O_10_I0_SB_LUT4_O_1_I2[2]
.sym 118152 flash_io1_oe_SB_LUT4_I0_I2[3]
.sym 118155 UART_TX_SB_DFFESS_Q_S[1]
.sym 118156 soc.simpleuart_reg_div_do[10]
.sym 118157 flash_io3_oe_SB_LUT4_I0_O[0]
.sym 118158 flash_clk_SB_LUT4_I1_I2[3]
.sym 118159 flash_io3_oe_SB_LUT4_I0_O[2]
.sym 118160 flash_io3_oe_SB_LUT4_I0_O[3]
.sym 118161 soc.spimemio.rd_valid_SB_LUT4_I3_1_O_SB_LUT4_I2_O[0]
.sym 118162 soc.spimemio.rd_valid_SB_LUT4_I3_1_O_SB_LUT4_I2_O[1]
.sym 118163 soc.spimemio.rd_valid_SB_LUT4_I3_1_O_SB_LUT4_I2_O[2]
.sym 118164 soc.spimemio.rd_valid_SB_LUT4_I3_1_O_SB_LUT4_I2_O[3]
.sym 118165 soc.spimemio_cfgreg_do[20]
.sym 118166 flash_clk_SB_LUT4_I1_I2[0]
.sym 118167 soc.spimemio.config_cont_SB_LUT4_I0_I2[2]
.sym 118168 flash_io1_oe_SB_LUT4_I0_I2[3]
.sym 118169 iomem_wdata[7]
.sym 118170 soc.simpleuart.send_dummy_SB_LUT4_I3_I2[1]
.sym 118171 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I1_O[1]
.sym 118172 flash_clk_SB_LUT4_I1_I2_SB_LUT4_O_I2[3]
.sym 118173 flash_io2_oe
.sym 118174 flash_clk_SB_LUT4_I1_I2[0]
.sym 118175 flash_io2_oe_SB_LUT4_I0_I2[2]
.sym 118176 flash_io1_oe_SB_LUT4_I0_I2[3]
.sym 118177 soc.spimem_rdata[9]
.sym 118178 flash_csb_SB_LUT4_I1_O_SB_LUT4_O_1_I3[1]
.sym 118179 soc.spimemio.rd_valid_SB_LUT4_I3_2_O_SB_LUT4_I2_O_SB_LUT4_I0_O[0]
.sym 118180 flash_csb_SB_LUT4_I1_O[3]
.sym 118181 UP_DWN$SB_IO_IN
.sym 118185 RESET$SB_IO_IN
.sym 118189 UART_TX_SB_DFFESS_Q_S[1]
.sym 118190 soc.simpleuart_reg_div_do[30]
.sym 118191 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_21_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 118192 soc.cpu.mem_rdata_SB_LUT4_O_6_I0_SB_LUT4_O_I3[3]
.sym 118193 flash_io2_oe_SB_LUT4_I0_O[0]
.sym 118194 flash_clk_SB_LUT4_I1_I2[3]
.sym 118195 flash_io2_oe_SB_LUT4_I0_O[2]
.sym 118196 flash_io2_oe_SB_LUT4_I0_O[3]
.sym 118197 gpio_in[0]
.sym 118201 soc.spimem_rdata[1]
.sym 118202 flash_csb_SB_LUT4_I1_O_SB_LUT4_O_1_I3[1]
.sym 118203 flash_csb_SB_LUT4_I1_O_SB_LUT4_O_1_I3[0]
.sym 118204 flash_csb_SB_LUT4_I1_O[3]
.sym 118205 soc.spimem_rdata[11]
.sym 118206 flash_csb_SB_LUT4_I1_O_SB_LUT4_O_1_I3[1]
.sym 118207 soc.spimemio.rd_valid_SB_LUT4_I3_2_O_SB_LUT4_I2_O_SB_LUT4_I0_O[0]
.sym 118208 flash_csb_SB_LUT4_I1_O[3]
.sym 118209 iomem_wdata[19]
.sym 118214 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_I2_O[2]
.sym 118215 soc.mem_valid
.sym 118216 soc.spimemio_cfgreg_do[18]
.sym 118217 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_I2_O[0]
.sym 118218 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_I2_O[1]
.sym 118219 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_I2_O[2]
.sym 118220 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_I2_O[3]
.sym 118222 soc.spimemio.rd_valid_SB_LUT4_I3_2_O_SB_LUT4_I2_O_SB_LUT4_I0_O[0]
.sym 118223 flash_csb_SB_LUT4_I1_O_SB_LUT4_O_1_I3[1]
.sym 118224 soc.spimemio.rd_valid_SB_LUT4_I3_2_O_SB_LUT4_I2_O_SB_LUT4_I0_O[2]
.sym 118225 soc.spimemio.xfer.flash_io1_di_SB_LUT4_I1_O[0]
.sym 118226 soc.spimemio.xfer.flash_io1_di_SB_LUT4_I1_O[1]
.sym 118227 soc.spimemio.xfer.flash_io1_di_SB_LUT4_I1_O[2]
.sym 118228 soc.spimemio.xfer.flash_io1_di_SB_LUT4_I1_O[3]
.sym 118229 soc.spimem_rdata[10]
.sym 118230 flash_csb_SB_LUT4_I1_O_SB_LUT4_O_1_I3[1]
.sym 118231 soc.spimemio.rd_valid_SB_LUT4_I3_2_O_SB_LUT4_I2_O_SB_LUT4_I0_O[0]
.sym 118232 flash_csb_SB_LUT4_I1_O[3]
.sym 118234 flash_csb_SB_LUT4_I1_O_SB_LUT4_O_1_I3[0]
.sym 118235 flash_csb_SB_LUT4_I1_O_SB_LUT4_O_1_I3[1]
.sym 118236 soc.cpu.mem_rdata_SB_LUT4_O_14_I0_SB_LUT4_O_2_I3[2]
.sym 118239 flash_csb_SB_LUT4_I1_O[3]
.sym 118240 iomem_rdata[1]
.sym 118241 flash_io0_oe_SB_LUT4_I1_O[0]
.sym 118242 flash_io0_oe_SB_LUT4_I1_O[1]
.sym 118243 flash_io0_oe_SB_LUT4_I1_O[2]
.sym 118244 flash_io0_oe_SB_LUT4_I1_O[3]
.sym 118245 soc.cpu.mem_rdata_SB_LUT4_O_14_I0[0]
.sym 118246 flash_clk_SB_LUT4_I1_I2[3]
.sym 118247 soc.cpu.mem_rdata_SB_LUT4_O_14_I0[2]
.sym 118248 soc.cpu.mem_rdata_SB_LUT4_O_14_I0[3]
.sym 118250 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_I2_O[2]
.sym 118251 soc.mem_valid
.sym 118252 soc.spimemio_cfgreg_do[19]
.sym 118253 soc.cpu.mem_rdata_SB_LUT4_O_11_I0_SB_LUT4_O_2_I1[0]
.sym 118254 soc.cpu.mem_rdata_SB_LUT4_O_9_I0_SB_LUT4_O_2_I1[1]
.sym 118255 soc.cpu.mem_rdata_SB_LUT4_O_9_I0_SB_LUT4_O_2_I1[2]
.sym 118256 flash_clk_SB_LUT4_I1_I2[3]
.sym 118258 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_I2_O[2]
.sym 118259 flash_io0_do_SB_LUT4_O_I2[2]
.sym 118260 soc.mem_valid
.sym 118261 soc.spimem_rdata[19]
.sym 118262 flash_csb_SB_LUT4_I1_O_SB_LUT4_O_1_I3[1]
.sym 118263 flash_csb_SB_LUT4_I1_O_SB_LUT4_O_1_I3[0]
.sym 118264 flash_csb_SB_LUT4_I1_O[3]
.sym 118265 soc.spimemio.buffer[11]
.sym 118271 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_I2_O[2]
.sym 118272 soc.mem_valid
.sym 118273 UART_TX_SB_DFFESS_Q_S[1]
.sym 118274 soc.simpleuart_reg_div_do[26]
.sym 118275 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_21_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 118276 soc.cpu.mem_rdata_SB_LUT4_O_2_I0_SB_LUT4_O_I3[3]
.sym 118278 iomem_ready_SB_LUT4_I3_I1[6]
.sym 118279 soc.mem_valid
.sym 118280 iomem_ready
.sym 118281 soc.cpu.mem_rdata_SB_LUT4_O_11_I0_SB_LUT4_O_2_I1[0]
.sym 118282 soc.cpu.mem_rdata_SB_LUT4_O_11_I0_SB_LUT4_O_2_I1[1]
.sym 118283 soc.cpu.mem_rdata_SB_LUT4_O_11_I0_SB_LUT4_O_2_I1[2]
.sym 118284 flash_clk_SB_LUT4_I1_I2[3]
.sym 118285 soc.cpu.mem_rdata_SB_LUT4_O_11_I0[0]
.sym 118286 soc.cpu.mem_rdata_SB_LUT4_O_11_I0[1]
.sym 118287 flash_io0_oe_SB_LUT4_I1_O[2]
.sym 118288 soc.cpu.mem_rdata_SB_LUT4_O_11_I0[3]
.sym 118289 soc.cpu.mem_rdata_SB_LUT4_O_11_I0_SB_LUT4_O_2_I1[0]
.sym 118290 soc.cpu.mem_rdata_SB_LUT4_O_9_I0_SB_LUT4_O_2_I0[1]
.sym 118291 soc.cpu.mem_rdata_SB_LUT4_O_9_I0_SB_LUT4_O_2_I0[2]
.sym 118292 flash_clk_SB_LUT4_I1_I2[3]
.sym 118293 UART_TX_SB_DFFESS_Q_S[1]
.sym 118294 soc.simpleuart_reg_div_do[27]
.sym 118295 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_21_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 118296 soc.cpu.mem_rdata_SB_LUT4_O_1_I0_SB_LUT4_O_I3[3]
.sym 118297 UART_TX_SB_DFFESS_Q_S[1]
.sym 118298 soc.simpleuart_reg_div_do[24]
.sym 118299 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_21_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 118300 soc.cpu.mem_rdata_SB_LUT4_O_4_I0_SB_LUT4_O_I3[3]
.sym 118301 soc.spimemio.dout_data[3]
.sym 118305 soc.cpu.mem_rdata_SB_LUT4_O_7_I0[0]
.sym 118306 soc.cpu.mem_rdata_SB_LUT4_O_7_I0[1]
.sym 118307 flash_io0_oe_SB_LUT4_I1_O[2]
.sym 118308 soc.cpu.mem_rdata_SB_LUT4_O_7_I0[3]
.sym 118309 soc.spimem_rdata[31]
.sym 118310 flash_csb_SB_LUT4_I1_O_SB_LUT4_O_1_I3[1]
.sym 118311 flash_csb_SB_LUT4_I1_O_SB_LUT4_O_1_I3[0]
.sym 118312 flash_csb_SB_LUT4_I1_O[3]
.sym 118313 soc.spimemio.dout_data[6]
.sym 118317 soc.spimem_rdata[18]
.sym 118318 flash_csb_SB_LUT4_I1_O_SB_LUT4_O_1_I3[1]
.sym 118319 flash_csb_SB_LUT4_I1_O_SB_LUT4_O_1_I3[0]
.sym 118320 flash_csb_SB_LUT4_I1_O[3]
.sym 118321 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_22_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 118322 soc.spimem_rdata[13]
.sym 118323 flash_csb_SB_LUT4_I1_O[3]
.sym 118324 flash_io0_oe_SB_LUT4_I1_O[2]
.sym 118325 soc.cpu.mem_rdata_SB_LUT4_O_6_I0[0]
.sym 118326 soc.spimem_rdata[30]
.sym 118327 flash_csb_SB_LUT4_I1_O[3]
.sym 118328 flash_io0_oe_SB_LUT4_I1_O[2]
.sym 118329 soc.cpu.mem_rdata_SB_LUT4_O_13_I0[0]
.sym 118330 soc.cpu.mem_rdata_SB_LUT4_O_13_I0[1]
.sym 118331 flash_io0_oe_SB_LUT4_I1_O[2]
.sym 118332 soc.cpu.mem_rdata_SB_LUT4_O_13_I0[3]
.sym 118335 flash_csb_SB_LUT4_I1_O_SB_LUT4_O_1_I3[1]
.sym 118336 flash_csb_SB_LUT4_I1_O_SB_LUT4_O_1_I3[0]
.sym 118338 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[1]
.sym 118339 soc.mem_rdata[21]
.sym 118340 flash_io0_oe_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O[3]
.sym 118341 soc.cpu.mem_rdata_latched_SB_LUT4_O_2_I0_SB_LUT4_O_I1[0]
.sym 118342 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_4_I0_SB_LUT4_O_2_I3[1]
.sym 118343 flash_io0_oe_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O[2]
.sym 118344 flash_io0_oe_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O[3]
.sym 118345 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[1]
.sym 118346 soc.mem_rdata[21]
.sym 118347 flash_io0_oe_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O[3]
.sym 118348 flash_io0_oe_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O[2]
.sym 118349 soc.cpu.mem_rdata_SB_LUT4_O_9_I0[0]
.sym 118350 soc.cpu.mem_rdata_SB_LUT4_O_9_I0[1]
.sym 118351 flash_io0_oe_SB_LUT4_I1_O[2]
.sym 118352 soc.cpu.mem_rdata_SB_LUT4_O_9_I0[3]
.sym 118353 soc.spimemio.buffer[12]
.sym 118357 soc.cpu.mem_rdata_SB_LUT4_O_8_I0[0]
.sym 118358 soc.spimem_rdata[28]
.sym 118359 flash_csb_SB_LUT4_I1_O[3]
.sym 118360 flash_io0_oe_SB_LUT4_I1_O[2]
.sym 118361 soc.spimemio.buffer[15]
.sym 118365 soc.spimemio.dout_data[4]
.sym 118370 soc.cpu.decoded_imm_j_SB_DFFE_Q_19_D_SB_LUT4_O_I1_SB_LUT4_O_I1[0]
.sym 118371 soc.cpu.decoded_imm_j_SB_DFFE_Q_19_D_SB_LUT4_O_I1_SB_LUT4_O_I1[1]
.sym 118372 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_O_I2[2]
.sym 118374 soc.cpu.mem_rdata_q[22]
.sym 118375 soc.mem_rdata[22]
.sym 118376 flash_io0_oe_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O[3]
.sym 118378 soc.cpu.mem_rdata_q_SB_DFF_Q_13_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1[0]
.sym 118379 soc.cpu.mem_rdata_latched_SB_LUT4_O_1_I0[1]
.sym 118380 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_O_I2[2]
.sym 118382 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_3_O[2]
.sym 118383 soc.cpu.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I0[2]
.sym 118384 flash_io0_oe_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O[3]
.sym 118386 soc.cpu.mem_rdata_q[18]
.sym 118387 soc.mem_rdata[18]
.sym 118388 flash_io0_oe_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O[3]
.sym 118390 soc.cpu.decoded_imm_j_SB_DFFE_Q_18_D_SB_LUT4_O_I1_SB_LUT4_O_I1[0]
.sym 118391 soc.cpu.decoded_imm_j_SB_DFFE_Q_18_D_SB_LUT4_O_I1_SB_LUT4_O_I1[1]
.sym 118392 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_O_I2[2]
.sym 118393 soc.cpu.mem_rdata_q[18]
.sym 118394 soc.mem_rdata[18]
.sym 118395 flash_io0_oe_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O[3]
.sym 118396 flash_io0_oe_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O[2]
.sym 118397 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_28_I1_SB_LUT4_O_1_I2_SB_LUT4_I1_O[0]
.sym 118398 soc.cpu.decoded_imm_j_SB_DFFE_Q_19_D_SB_LUT4_O_I1_SB_LUT4_O_I1[1]
.sym 118399 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_28_I1_SB_LUT4_O_1_I2_SB_LUT4_I1_O[2]
.sym 118400 flash_io0_oe_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_I1_O[3]
.sym 118401 soc.cpu.mem_rdata_q[19]
.sym 118402 soc.mem_rdata[19]
.sym 118403 flash_io0_oe_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O[3]
.sym 118404 flash_io0_oe_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O[2]
.sym 118405 soc.cpu.mem_rdata_latched_SB_LUT4_O_3_I0[0]
.sym 118406 soc.cpu.mem_rdata_latched_SB_LUT4_O_3_I0[1]
.sym 118407 soc.cpu.mem_16bit_buffer[3]
.sym 118408 flash_io0_oe_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_I1_O[3]
.sym 118411 soc.cpu.mem_la_firstword_xfer_SB_LUT4_I3_O[0]
.sym 118412 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_O_I2[2]
.sym 118413 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_22_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_I1_O[0]
.sym 118414 soc.mem_rdata[29]
.sym 118415 flash_io0_oe_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O[3]
.sym 118416 flash_io0_oe_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O[2]
.sym 118417 soc.cpu.mem_rdata_q[2]
.sym 118418 soc.spimemio.xfer.flash_io2_di_SB_LUT4_I1_O_SB_LUT4_I0_O[1]
.sym 118419 flash_io0_oe_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O[2]
.sym 118420 flash_io0_oe_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O[3]
.sym 118421 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O[0]
.sym 118422 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O[1]
.sym 118423 flash_io0_oe_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O[2]
.sym 118424 flash_io0_oe_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O[3]
.sym 118425 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_3_O[2]
.sym 118426 soc.cpu.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I0[2]
.sym 118427 flash_io0_oe_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O[2]
.sym 118428 flash_io0_oe_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O[3]
.sym 118429 soc.cpu.mem_rdata_latched_SB_LUT4_O_1_I0[0]
.sym 118430 soc.cpu.mem_rdata_latched_SB_LUT4_O_1_I0[1]
.sym 118431 soc.cpu.mem_16bit_buffer[2]
.sym 118432 flash_io0_oe_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_I1_O[3]
.sym 118433 soc.mem_rdata[23]
.sym 118437 flash_io0_oe_SB_LUT4_I1_O[2]
.sym 118438 soc.cpu.mem_xfer_SB_LUT4_O_I1[1]
.sym 118439 soc.mem_valid
.sym 118440 soc.cpu.mem_xfer_SB_LUT4_O_I1[3]
.sym 118441 soc.mem_rdata[30]
.sym 118445 soc.mem_rdata[25]
.sym 118449 soc.mem_rdata[18]
.sym 118453 soc.mem_rdata[21]
.sym 118458 soc.cpu.mem_do_prefetch_SB_LUT4_I3_1_O[0]
.sym 118459 soc.cpu.mem_do_prefetch_SB_LUT4_I3_1_O[1]
.sym 118460 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_O_I2[2]
.sym 118461 soc.mem_rdata[19]
.sym 118465 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O[0]
.sym 118466 soc.mem_rdata[17]
.sym 118467 flash_io0_oe_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O[3]
.sym 118468 flash_io0_oe_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O[2]
.sym 118469 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I1[1]
.sym 118470 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_6_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 118471 flash_io0_oe_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O[2]
.sym 118472 flash_io0_oe_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O[3]
.sym 118475 soc.cpu.decoded_imm_j_SB_DFFE_Q_13_D_SB_LUT4_O_I1[0]
.sym 118476 soc.cpu.decoded_imm_j_SB_DFFE_Q_13_D_SB_LUT4_O_I1[1]
.sym 118477 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[3]
.sym 118478 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_22_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0[1]
.sym 118479 flash_io0_oe_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O[2]
.sym 118480 flash_io0_oe_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O[3]
.sym 118481 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 118482 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 118483 flash_io0_oe_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O[3]
.sym 118484 flash_io0_oe_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O[2]
.sym 118485 soc.cpu.instr_lh_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 118486 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_21_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I0[1]
.sym 118487 flash_io0_oe_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O[2]
.sym 118488 flash_io0_oe_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O[3]
.sym 118489 soc.cpu.mem_rdata_latched_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 118490 soc.mem_rdata[28]
.sym 118491 flash_io0_oe_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O[3]
.sym 118492 soc.cpu.mem_rdata_latched_SB_LUT4_O_I2_SB_LUT4_O_I0[3]
.sym 118493 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I1[2]
.sym 118494 soc.cpu.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I2_O[1]
.sym 118495 flash_io0_oe_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O[2]
.sym 118496 flash_io0_oe_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O[3]
.sym 118499 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[3]
.sym 118500 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[2]
.sym 118501 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_6_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_O[0]
.sym 118502 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I1[1]
.sym 118503 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_6_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_O[2]
.sym 118504 flash_io0_oe_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_I1_O[3]
.sym 118505 soc.mem_rdata[29]
.sym 118510 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I1[0]
.sym 118511 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I1[1]
.sym 118512 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_O_I2[2]
.sym 118513 soc.mem_rdata[28]
.sym 118517 soc.mem_rdata[31]
.sym 118521 soc.mem_rdata[17]
.sym 118525 soc.cpu.mem_rdata_latched_SB_LUT4_O_7_I0[0]
.sym 118526 soc.cpu.mem_rdata_latched_SB_LUT4_O_7_I0[1]
.sym 118527 soc.cpu.mem_16bit_buffer[0]
.sym 118528 flash_io0_oe_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_I1_O[3]
.sym 118530 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 118531 soc.cpu.mem_rdata_latched_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_I3_O[2]
.sym 118532 flash_io0_oe_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O[3]
.sym 118533 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[3]
.sym 118534 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[2]
.sym 118535 soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_I3_O[3]
.sym 118536 soc.cpu.decoded_imm_j_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I0[2]
.sym 118538 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_1_I3[0]
.sym 118539 soc.cpu.decoded_imm_j_SB_DFFE_Q_17_D_SB_LUT4_O_I1[1]
.sym 118540 flash_io0_oe_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O[3]
.sym 118541 soc.cpu.decoded_rs2_SB_DFFE_Q_4_D_SB_LUT4_O_I3[2]
.sym 118542 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[2]
.sym 118543 soc.cpu.decoded_imm_j_SB_DFFE_Q_19_D_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 118544 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[3]
.sym 118547 soc.cpu.mem_rdata_q_SB_DFF_Q_8_D_SB_LUT4_O_I3[0]
.sym 118548 soc.cpu.mem_rdata_q_SB_DFF_Q_12_D_SB_LUT4_O_I2[1]
.sym 118549 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1[0]
.sym 118550 soc.mem_rdata[30]
.sym 118551 flash_io0_oe_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O[3]
.sym 118552 flash_io0_oe_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O[2]
.sym 118553 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[3]
.sym 118554 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[2]
.sym 118555 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O[1]
.sym 118556 soc.cpu.decoded_imm_j_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I0[2]
.sym 118557 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O[0]
.sym 118558 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O[1]
.sym 118559 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O[2]
.sym 118560 flash_io0_oe_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O[3]
.sym 118561 soc.cpu.prefetched_high_word_SB_LUT4_I3_O_SB_LUT4_I2_O[0]
.sym 118562 soc.cpu.prefetched_high_word_SB_LUT4_I3_O_SB_LUT4_I2_O[1]
.sym 118563 soc.cpu.mem_16bit_buffer[13]
.sym 118564 flash_io0_oe_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_I1_O[3]
.sym 118565 soc.cpu.mem_rdata_q[18]
.sym 118566 soc.cpu.mem_rdata_q_SB_DFF_Q_13_D_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 118567 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O[2]
.sym 118568 flash_io0_oe_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O[3]
.sym 118569 soc.cpu.mem_rdata_q[19]
.sym 118570 soc.cpu.mem_rdata_q_SB_DFF_Q_12_D_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 118571 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O[2]
.sym 118572 flash_io0_oe_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O[3]
.sym 118575 soc.cpu.mem_rdata_q_SB_DFF_Q_13_D_SB_LUT4_O_I2[0]
.sym 118576 soc.cpu.mem_rdata_q_SB_DFF_Q_12_D_SB_LUT4_O_I2[1]
.sym 118579 soc.cpu.mem_rdata_q_SB_DFF_Q_12_D_SB_LUT4_O_I2[0]
.sym 118580 soc.cpu.mem_rdata_q_SB_DFF_Q_12_D_SB_LUT4_O_I2[1]
.sym 118583 soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_I3_O[3]
.sym 118584 soc.cpu.decoded_imm_j_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I0[2]
.sym 118587 soc.cpu.decoded_rs2_SB_DFFE_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I2[1]
.sym 118588 soc.cpu.decoded_rs2_SB_DFFE_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I3[1]
.sym 118589 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_21_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_I1_1_O[0]
.sym 118590 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_21_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_I1_1_O[1]
.sym 118591 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_21_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_I1_1_O[2]
.sym 118592 flash_io0_oe_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_I1_O[3]
.sym 118594 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O[1]
.sym 118595 soc.cpu.decoded_imm_j_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I0[2]
.sym 118596 soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_I3_O[3]
.sym 118598 soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_I3_O[3]
.sym 118599 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O[1]
.sym 118600 soc.cpu.decoded_imm_j_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I0[2]
.sym 118603 soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_I3_O[3]
.sym 118604 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O[1]
.sym 118606 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O[1]
.sym 118607 soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_I3_O[3]
.sym 118608 soc.cpu.decoded_imm_j_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I0[2]
.sym 118610 soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_I3_O[3]
.sym 118611 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O[1]
.sym 118612 soc.cpu.decoded_imm_j_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I0[2]
.sym 118614 soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_I3_O[3]
.sym 118615 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O[1]
.sym 118616 soc.cpu.decoded_imm_j_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I0[2]
.sym 118619 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[3]
.sym 118620 soc.cpu.decoded_rs2_SB_DFFE_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I3[1]
.sym 118622 soc.cpu.mem_rdata_latched[5]
.sym 118623 soc.cpu.decoded_rd_SB_DFFE_Q_2_D_SB_LUT4_O_I3[1]
.sym 118624 soc.cpu.decoded_rs2_SB_DFFE_Q_1_D_SB_LUT4_O_I3[3]
.sym 118627 soc.cpu.decoded_imm_j_SB_DFFE_Q_19_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I2[1]
.sym 118628 soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I3_O[1]
.sym 118631 soc.cpu.decoded_imm_j_SB_DFFE_Q_19_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I2[0]
.sym 118632 soc.cpu.decoded_rs1_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 118635 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_I3[0]
.sym 118636 soc.cpu.decoded_rs1_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 118639 soc.cpu.decoded_imm_j_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I0[3]
.sym 118640 soc.cpu.is_lb_lh_lw_lbu_lhu_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1[1]
.sym 118642 soc.cpu.mem_16bit_buffer[12]
.sym 118643 soc.cpu.mem_rdata_latched_SB_LUT4_O_I2[1]
.sym 118644 flash_io0_oe_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_I1_O[3]
.sym 118647 soc.cpu.decoded_imm_j_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I0[3]
.sym 118648 soc.cpu.decoded_rs2_SB_DFFE_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I3[1]
.sym 118649 soc.cpu.decoded_imm_j_SB_DFFE_Q_19_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I2[0]
.sym 118650 soc.cpu.decoded_imm_j_SB_DFFE_Q_D_SB_LUT4_O_I1[1]
.sym 118651 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_I3[0]
.sym 118652 soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_I2[0]
.sym 118653 soc.cpu.instr_waitirq_SB_DFFE_Q_D_SB_LUT4_O_I1[1]
.sym 118654 soc.cpu.instr_waitirq_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 118655 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I0_O[3]
.sym 118656 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3[1]
.sym 118657 soc.cpu.decoded_imm_j_SB_DFFE_Q_D_SB_LUT4_O_I1[1]
.sym 118658 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 118659 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O[2]
.sym 118660 soc.cpu.decoded_rs1_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 118661 soc.cpu.instr_jal_SB_DFFE_Q_D_SB_LUT4_O_I1[1]
.sym 118662 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I1[1]
.sym 118663 soc.cpu.decoded_rs2_SB_DFFE_Q_D_SB_LUT4_O_I0[1]
.sym 118664 soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O[3]
.sym 118667 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I0_O[3]
.sym 118668 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3[1]
.sym 118669 soc.cpu.instr_waitirq_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I1_O[0]
.sym 118670 soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I1[1]
.sym 118671 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_1_O[3]
.sym 118672 soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I1[3]
.sym 118675 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[3]
.sym 118676 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[2]
.sym 118679 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[2]
.sym 118680 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[3]
.sym 118683 soc.cpu.decoded_imm_j_SB_DFFE_Q_19_D_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 118684 soc.cpu.decoded_rs2_SB_DFFE_Q_4_D_SB_LUT4_O_I3[2]
.sym 118686 soc.cpu.mem_rdata_q_SB_DFF_Q_1_D_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_O_I2[2]
.sym 118687 soc.cpu.decoded_imm_j_SB_DFFE_Q_D_SB_LUT4_O_I1[1]
.sym 118688 soc.cpu.is_lb_lh_lw_lbu_lhu_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1[1]
.sym 118691 soc.cpu.instr_waitirq_SB_DFFE_Q_D_SB_LUT4_O_I1[1]
.sym 118692 soc.cpu.instr_waitirq_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 118695 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1[2]
.sym 118696 soc.cpu.instr_waitirq_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 118697 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[0]
.sym 118698 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[1]
.sym 118699 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[2]
.sym 118700 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[3]
.sym 118702 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_I3[0]
.sym 118703 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 118704 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_I3[2]
.sym 118706 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I3[1]
.sym 118707 soc.cpu.instr_jal_SB_DFFE_Q_D_SB_LUT4_O_I1[1]
.sym 118708 soc.cpu.decoded_rs2_SB_DFFE_Q_1_D_SB_LUT4_O_I0[1]
.sym 118710 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I1[0]
.sym 118711 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I3[1]
.sym 118712 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I3[2]
.sym 118713 soc.cpu.decoded_imm_j_SB_DFFE_Q_19_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I2[0]
.sym 118714 soc.cpu.decoded_imm_j_SB_DFFE_Q_D_SB_LUT4_O_I1[1]
.sym 118715 soc.cpu.decoded_rs1_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 118716 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_I3[0]
.sym 118718 soc.cpu.decoded_rs2_SB_DFFE_Q_1_D_SB_LUT4_O_I3[3]
.sym 118719 soc.cpu.decoded_rd_SB_DFFE_Q_2_D_SB_LUT4_O_I3[1]
.sym 118720 soc.cpu.mem_rdata_latched[5]
.sym 118727 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1[2]
.sym 118728 soc.cpu.decoded_rs2_SB_DFFE_Q_4_D_SB_LUT4_O_I3[2]
.sym 118733 soc.cpu.decoded_rs2_SB_DFFE_Q_4_D_SB_LUT4_O_I3[2]
.sym 118734 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I0_O[1]
.sym 118735 soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_I3_O[2]
.sym 118736 soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_I3_O[3]
.sym 118739 soc.cpu.decoded_imm_j_SB_DFFE_Q_19_D_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 118740 soc.cpu.instr_jal_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 118749 soc.cpu.decoded_imm_j_SB_DFFE_Q_19_D_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 118750 soc.cpu.instr_jal_SB_DFFE_Q_D_SB_LUT4_O_I1[0]
.sym 118751 soc.cpu.instr_jal_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 118752 soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_I3_O[2]
.sym 118753 iomem_wdata[2]
.sym 118757 iomem_wdata[4]
.sym 118762 flash_io2_do_SB_LUT4_O_I2[0]
.sym 118763 flash_io2_do_SB_LUT4_O_I2[1]
.sym 118764 flash_io0_do_SB_LUT4_O_I2[2]
.sym 118766 flash_io1_do_SB_LUT4_O_I2[0]
.sym 118767 flash_io1_do_SB_LUT4_O_I2[1]
.sym 118768 flash_io0_do_SB_LUT4_O_I2[2]
.sym 118770 flash_io3_do_SB_LUT4_O_I2[0]
.sym 118771 flash_io3_do_SB_LUT4_O_I2[1]
.sym 118772 flash_io0_do_SB_LUT4_O_I2[2]
.sym 118773 iomem_wdata[3]
.sym 118777 iomem_wdata[0]
.sym 118781 iomem_wdata[1]
.sym 118791 flash_io2_oe_SB_LUT4_O_I1[1]
.sym 118792 soc.spimemio.xfer_io0_do_SB_LUT4_O_I2[1]
.sym 118793 soc.spimemio.xfer_io3_do
.sym 118798 soc.spimemio.xfer_io2_90
.sym 118799 soc.spimemio.xfer_io2_do
.sym 118800 soc.spimemio_cfgreg_do[22]
.sym 118802 soc.spimemio.xfer_io3_90
.sym 118803 soc.spimemio.xfer_io3_do
.sym 118804 soc.spimemio_cfgreg_do[22]
.sym 118805 soc.spimemio.xfer_io2_do
.sym 118814 soc.spimemio.config_clk
.sym 118815 soc.spimemio.xfer_clk
.sym 118816 flash_io0_do_SB_LUT4_O_I2[2]
.sym 118817 soc.spimemio.din_tag[1]
.sym 118822 soc.spimemio.xfer.xfer_ddr
.sym 118823 soc.spimemio.xfer_io1_do_SB_LUT4_O_I2[0]
.sym 118824 soc.spimemio.xfer.count_SB_DFFESR_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2[2]
.sym 118827 flash_io2_oe_SB_LUT4_O_I1[1]
.sym 118828 soc.spimemio.xfer.obuffer[6]
.sym 118829 $PACKER_GND_NET
.sym 118833 flash_io2_oe_SB_LUT4_O_I1[0]
.sym 118834 flash_io2_oe_SB_LUT4_O_I1[1]
.sym 118835 flash_io2_oe_SB_LUT4_O_I1[2]
.sym 118836 flash_io0_do_SB_LUT4_O_I2[2]
.sym 118839 soc.spimemio.xfer_io0_do_SB_LUT4_O_I2[3]
.sym 118840 soc.spimemio.xfer_io1_do_SB_LUT4_O_I2[0]
.sym 118843 soc.spimemio.xfer_io0_do_SB_LUT4_O_I2[3]
.sym 118844 soc.spimemio.xfer_io0_do_SB_LUT4_O_I2[0]
.sym 118845 flash_io2_oe_SB_LUT4_O_I1[0]
.sym 118846 flash_io2_oe_SB_LUT4_O_I1[1]
.sym 118847 soc.spimemio.config_oe[3]
.sym 118848 flash_io0_do_SB_LUT4_O_I2[2]
.sym 118849 soc.spimemio.din_qspi
.sym 118853 soc.spimemio.din_rd
.sym 118859 soc.spimemio.xfer_io0_do_SB_LUT4_O_I2[3]
.sym 118860 soc.spimemio.xfer.xfer_rd_SB_LUT4_I2_O[1]
.sym 118861 soc.spimemio.din_tag[0]
.sym 118867 soc.spimemio.din_qspi
.sym 118868 soc.spimemio.din_ddr
.sym 118869 soc.spimemio.din_tag[2]
.sym 118875 soc.spimemio.din_qspi
.sym 118876 soc.spimemio.din_ddr
.sym 118877 soc.spimemio.xfer.count_SB_DFFESR_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2[2]
.sym 118878 soc.spimemio.xfer_io1_do_SB_LUT4_O_I2[0]
.sym 118879 flash_io2_oe_SB_LUT4_O_I1[0]
.sym 118880 flash_io0_do_SB_LUT4_O_I2[2]
.sym 118881 soc.spimemio.din_tag_SB_DFFESR_Q_2_D[2]
.sym 118889 soc.spimemio.rd_wait_SB_LUT4_I3_O[0]
.sym 118890 soc.spimemio.rd_wait_SB_LUT4_I3_O[1]
.sym 118891 soc.spimemio.din_tag_SB_DFFESR_Q_2_D[2]
.sym 118892 soc.spimemio.config_qspi_SB_LUT4_I0_O[1]
.sym 118897 soc.spimemio.din_tag_SB_DFFESR_Q_2_D[0]
.sym 118903 soc.spimemio.state[8]
.sym 118904 soc.spimemio.rd_wait_SB_LUT4_I3_O[1]
.sym 118906 soc.spimemio.config_qspi_SB_LUT4_I0_O[2]
.sym 118907 soc.spimemio.state[5]
.sym 118908 soc.spimemio.config_qspi_SB_LUT4_I1_O[1]
.sym 118911 soc.spimemio.state[5]
.sym 118912 soc.spimemio.rd_wait_SB_LUT4_I3_O[1]
.sym 118915 soc.spimemio.din_ddr_SB_LUT4_I0_I3[2]
.sym 118916 soc.spimemio.config_qspi_SB_LUT4_I0_O[1]
.sym 118918 soc.spimemio.state_SB_DFF_Q_10_D_SB_LUT4_O_I3[0]
.sym 118919 soc.spimemio.state[8]
.sym 118920 soc.spimemio.state_SB_DFF_Q_4_D_SB_LUT4_O_I3[2]
.sym 118921 soc.spimemio.state[8]
.sym 118922 soc.spimemio.state[5]
.sym 118923 soc.spimemio.din_ddr_SB_LUT4_I0_I3[2]
.sym 118924 soc.spimemio.config_qspi_SB_LUT4_I0_O[1]
.sym 118927 soc.spimemio.din_ddr_SB_LUT4_I0_I3[2]
.sym 118928 soc.spimemio.state_SB_DFF_Q_9_D_SB_LUT4_O_I3[1]
.sym 118930 soc.spimemio.state_SB_DFF_Q_10_D_SB_LUT4_O_I3[0]
.sym 118931 soc.spimemio.config_qspi_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_O_4_I2_SB_LUT4_O_1_I2[0]
.sym 118932 soc.spimemio.state_SB_DFF_Q_11_D_SB_LUT4_O_I3[2]
.sym 118933 soc.spimemio_cfgreg_do[22]
.sym 118934 soc.spimemio_cfgreg_do[21]
.sym 118935 soc.spimemio.rd_wait_SB_LUT4_I1_O_SB_LUT4_I3_O[2]
.sym 118936 soc.spimemio.config_qspi_SB_LUT4_I0_O[2]
.sym 118937 soc.spimemio.config_qspi_SB_LUT4_I1_O[1]
.sym 118938 soc.spimemio.config_qspi_SB_LUT4_I0_O[2]
.sym 118939 soc.spimemio.din_ddr_SB_LUT4_I0_I3[2]
.sym 118940 soc.spimemio.config_qspi_SB_LUT4_I0_O[1]
.sym 118941 soc.spimemio.state[5]
.sym 118942 soc.spimemio.rd_wait_SB_LUT4_I3_O[1]
.sym 118943 soc.spimemio.din_ddr_SB_LUT4_I0_I3[2]
.sym 118944 soc.spimemio.config_qspi_SB_LUT4_I0_O[1]
.sym 118946 soc.spimemio.state_SB_DFF_Q_10_D_SB_LUT4_O_I3[0]
.sym 118947 soc.spimemio.config_qspi_SB_LUT4_I0_I3[2]
.sym 118948 soc.spimemio.state_SB_DFF_Q_10_D_SB_LUT4_O_I3[2]
.sym 118949 soc.spimemio.config_qspi_SB_LUT4_I0_I3[2]
.sym 118950 soc.spimemio.state[0]
.sym 118951 soc.spimemio.config_qspi_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_O_4_I2_SB_LUT4_O_1_I2[0]
.sym 118952 soc.spimemio.config_cont_SB_LUT4_I1_1_O[1]
.sym 118955 soc.spimemio.din_ddr_SB_LUT4_I0_I3[2]
.sym 118956 soc.spimemio.config_qspi_SB_LUT4_I0_O[1]
.sym 118957 soc.spimemio.config_cont_SB_LUT4_I1_1_O[1]
.sym 118958 soc.spimemio.rd_wait_SB_LUT4_I1_O_SB_LUT4_I3_O[2]
.sym 118959 soc.spimemio.state_SB_DFF_Q_5_D_SB_LUT4_O_I1[2]
.sym 118960 soc.spimemio.din_ddr_SB_LUT4_I0_I2[3]
.sym 118961 soc.spimemio.din_ddr_SB_LUT4_I0_I2[0]
.sym 118962 soc.spimemio.din_ddr_SB_LUT4_I0_I2[1]
.sym 118963 soc.spimemio.din_ddr_SB_LUT4_I0_I2[2]
.sym 118964 soc.spimemio.din_ddr_SB_LUT4_I0_I2[3]
.sym 118967 soc.spimemio.din_ddr_SB_LUT4_I0_I3[2]
.sym 118968 soc.spimemio.softreset_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I2_I3[0]
.sym 118969 soc.spimemio.config_cont_SB_LUT4_I1_1_O[1]
.sym 118970 soc.spimemio.state_SB_DFF_Q_10_D_SB_LUT4_O_I3[0]
.sym 118971 soc.spimemio.din_ddr_SB_LUT4_I0_I2[2]
.sym 118972 soc.spimemio.state[7]
.sym 118974 soc.spimemio.state_SB_DFF_Q_10_D_SB_LUT4_O_I3[0]
.sym 118975 soc.spimemio.state[0]
.sym 118976 soc.spimemio.din_ddr_SB_LUT4_I0_I2[0]
.sym 119001 soc.spimemio.config_qspi_SB_LUT4_I0_I3[2]
.sym 119002 soc.spimemio_cfgreg_do[21]
.sym 119003 soc.spimemio_cfgreg_do[22]
.sym 119004 soc.spimemio.config_qspi_SB_LUT4_I1_I3[3]
.sym 119005 iomem_addr[21]
.sym 119006 soc.spimemio.config_cont_SB_LUT4_I1_O[1]
.sym 119007 soc.spimemio.config_cont_SB_LUT4_I1_1_O[1]
.sym 119008 soc.spimemio.config_qspi_SB_LUT4_I2_1_O[2]
.sym 119010 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[5]
.sym 119011 iomem_addr[7]
.sym 119012 soc.spimemio.rd_inc
.sym 119029 soc.spimemio.rd_valid_SB_LUT4_I3_I0[0]
.sym 119030 soc.spimemio.rd_valid_SB_LUT4_I3_I0[1]
.sym 119031 soc.spimemio.rd_valid_SB_LUT4_I3_I0[2]
.sym 119032 soc.spimemio.rd_valid
.sym 119033 soc.spimemio.config_qspi_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_O_4_I2_SB_LUT4_O_1_I2[0]
.sym 119034 soc.spimemio_cfgreg_do[18]
.sym 119035 soc.spimemio.config_cont_SB_LUT4_I1_O[1]
.sym 119036 iomem_addr[18]
.sym 119042 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[13]
.sym 119043 iomem_addr[15]
.sym 119044 soc.spimemio.rd_inc
.sym 119047 iomem_addr[2]
.sym 119048 soc.spimemio.rd_addr[2]
.sym 119049 soc.spimemio.buffer[2]
.sym 119054 soc.spimemio.rd_addr[2]
.sym 119055 iomem_addr[2]
.sym 119056 soc.spimemio.rd_inc
.sym 119057 iomem_addr[16]
.sym 119058 soc.spimemio.rd_addr[16]
.sym 119059 iomem_addr[7]
.sym 119060 soc.spimemio.rd_addr[7]
.sym 119062 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[11]
.sym 119063 iomem_addr[13]
.sym 119064 soc.spimemio.rd_inc
.sym 119066 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[10]
.sym 119067 iomem_addr[12]
.sym 119068 soc.spimemio.rd_inc
.sym 119070 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[3]
.sym 119071 iomem_addr[5]
.sym 119072 soc.spimemio.rd_inc
.sym 119073 iomem_addr[13]
.sym 119074 soc.spimemio.rd_addr[13]
.sym 119075 soc.spimemio.rd_valid_SB_LUT4_I3_2_O_SB_LUT4_I2_O_SB_LUT4_O_I2[3]
.sym 119076 soc.spimemio.rd_valid_SB_LUT4_I3_2_O_SB_LUT4_I2_O_SB_LUT4_O_I3[3]
.sym 119077 soc.spimemio.rd_addr[15]
.sym 119078 iomem_addr[15]
.sym 119079 iomem_addr[10]
.sym 119080 soc.spimemio.rd_addr[10]
.sym 119081 soc.spimemio.dout_data[2]
.sym 119085 iomem_addr[15]
.sym 119086 soc.spimemio.rd_addr[15]
.sym 119087 iomem_addr[13]
.sym 119088 soc.spimemio.rd_addr[13]
.sym 119089 iomem_addr[15]
.sym 119090 soc.spimemio.rd_addr[15]
.sym 119091 soc.spimemio.rd_addr[8]
.sym 119092 iomem_addr[8]
.sym 119093 iomem_addr[5]
.sym 119094 soc.spimemio.rd_addr[5]
.sym 119095 soc.spimemio.rd_valid_SB_LUT4_I3_2_O_SB_LUT4_I2_O_SB_LUT4_O_I2[2]
.sym 119096 soc.spimemio.rd_valid_SB_LUT4_I3_2_O_SB_LUT4_I2_O_SB_LUT4_O_I2[3]
.sym 119097 soc.spimemio.dout_data[4]
.sym 119101 soc.spimemio.dout_data[1]
.sym 119105 iomem_addr[14]
.sym 119106 soc.spimemio.rd_addr[14]
.sym 119107 soc.spimemio.rd_valid_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[2]
.sym 119108 soc.spimemio.rd_valid_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[3]
.sym 119109 soc.spimemio.dout_data[6]
.sym 119113 soc.spimemio.dout_data[7]
.sym 119117 soc.spimemio.rd_addr[8]
.sym 119118 iomem_addr[8]
.sym 119119 soc.spimemio.rd_addr[4]
.sym 119120 iomem_addr[4]
.sym 119122 soc.simpleuart.send_dummy_SB_LUT4_I1_O[1]
.sym 119123 soc.simpleuart.send_dummy_SB_LUT4_I3_I2[1]
.sym 119124 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I1_O[1]
.sym 119125 iomem_addr[3]
.sym 119126 soc.spimemio.rd_addr[3]
.sym 119127 soc.spimemio.rd_valid_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2[2]
.sym 119128 soc.spimemio.rd_valid_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2[3]
.sym 119129 soc.simpleuart.send_dummy_SB_LUT4_I3_I2_SB_LUT4_I1_I0[31]
.sym 119130 soc.simpleuart.send_dummy_SB_LUT4_I3_I2[1]
.sym 119131 soc.simpleuart.send_dummy_SB_LUT4_I3_O[0]
.sym 119132 UART_TX_SB_DFFESS_Q_S[2]
.sym 119133 flash_clk_SB_LUT4_I1_O[0]
.sym 119134 flash_clk_SB_LUT4_I1_O[1]
.sym 119135 flash_clk_SB_LUT4_I1_O[2]
.sym 119136 flash_clk_SB_LUT4_I1_O[3]
.sym 119137 soc.spimemio.buffer[1]
.sym 119141 soc.spimemio.buffer[4]
.sym 119147 flash_csb_SB_LUT4_I1_O_SB_LUT4_O_1_I3[1]
.sym 119148 soc.spimemio.rd_valid_SB_LUT4_I3_2_O_SB_LUT4_I2_O_SB_LUT4_I0_O[0]
.sym 119150 flash_csb_SB_LUT4_I1_O_SB_LUT4_O_1_I3[0]
.sym 119151 flash_csb_SB_LUT4_I1_O_SB_LUT4_O_1_I3[1]
.sym 119152 soc.cpu.mem_rdata_SB_LUT4_O_10_I0_SB_LUT4_O_2_I3[2]
.sym 119153 soc.spimemio.buffer[9]
.sym 119158 flash_csb_SB_LUT4_I1_O_SB_LUT4_O_1_I3[0]
.sym 119159 flash_csb_SB_LUT4_I1_O_SB_LUT4_O_1_I3[1]
.sym 119160 soc.cpu.mem_rdata_SB_LUT4_O_12_I0_SB_LUT4_O_1_I3[2]
.sym 119161 soc.spimem_rdata[4]
.sym 119162 flash_csb_SB_LUT4_I1_O_SB_LUT4_O_1_I3[1]
.sym 119163 flash_csb_SB_LUT4_I1_O_SB_LUT4_O_1_I3[0]
.sym 119164 flash_csb_SB_LUT4_I1_O[3]
.sym 119165 soc.cpu.mem_rdata_SB_LUT4_O_10_I0[0]
.sym 119166 flash_clk_SB_LUT4_I1_I2[3]
.sym 119167 soc.cpu.mem_rdata_SB_LUT4_O_10_I0[2]
.sym 119168 soc.cpu.mem_rdata_SB_LUT4_O_10_I0[3]
.sym 119169 soc.spimemio.buffer[10]
.sym 119174 flash_csb_SB_LUT4_I1_O_SB_LUT4_O_1_I3[0]
.sym 119175 flash_csb_SB_LUT4_I1_O_SB_LUT4_O_1_I3[1]
.sym 119176 soc.cpu.mem_rdata_SB_LUT4_O_15_I0_SB_LUT4_O_2_I3[2]
.sym 119178 flash_io0_oe_SB_LUT4_I1_O_SB_LUT4_O_1_I2[0]
.sym 119179 flash_clk_SB_LUT4_I1_O[2]
.sym 119180 flash_csb_SB_LUT4_I1_O[3]
.sym 119181 soc.cpu.mem_rdata_SB_LUT4_O_12_I0[0]
.sym 119182 flash_clk_SB_LUT4_I1_I2[3]
.sym 119183 soc.cpu.mem_rdata_SB_LUT4_O_12_I0[2]
.sym 119184 soc.cpu.mem_rdata_SB_LUT4_O_12_I0[3]
.sym 119185 soc.spimemio.buffer[22]
.sym 119193 soc.spimemio.rd_valid_SB_LUT4_I3_2_O_SB_LUT4_I2_O[0]
.sym 119194 soc.spimemio.rd_valid_SB_LUT4_I3_2_O_SB_LUT4_I2_O[1]
.sym 119195 soc.spimemio.rd_valid_SB_LUT4_I3_2_O_SB_LUT4_I2_O[2]
.sym 119196 soc.spimemio.rd_valid_SB_LUT4_I3_2_O_SB_LUT4_I2_O[3]
.sym 119197 soc.spimem_rdata[22]
.sym 119198 flash_csb_SB_LUT4_I1_O_SB_LUT4_O_1_I3[1]
.sym 119199 soc.spimemio.rd_valid_SB_LUT4_I3_2_O_SB_LUT4_I2_O_SB_LUT4_I0_O[0]
.sym 119200 flash_csb_SB_LUT4_I1_O[3]
.sym 119201 soc.spimem_rdata[17]
.sym 119202 flash_csb_SB_LUT4_I1_O_SB_LUT4_O_1_I3[1]
.sym 119203 soc.spimemio.rd_valid_SB_LUT4_I3_2_O_SB_LUT4_I2_O_SB_LUT4_I0_O[0]
.sym 119204 flash_csb_SB_LUT4_I1_O[3]
.sym 119205 soc.spimemio.buffer[16]
.sym 119209 soc.spimemio.buffer[19]
.sym 119213 soc.spimemio.buffer[20]
.sym 119217 soc.cpu.mem_rdata_SB_LUT4_O_15_I0[0]
.sym 119218 flash_clk_SB_LUT4_I1_I2[3]
.sym 119219 soc.cpu.mem_rdata_SB_LUT4_O_15_I0[2]
.sym 119220 soc.cpu.mem_rdata_SB_LUT4_O_15_I0[3]
.sym 119221 soc.spimemio.buffer[17]
.sym 119225 soc.spimem_rdata[20]
.sym 119226 flash_csb_SB_LUT4_I1_O_SB_LUT4_O_1_I3[1]
.sym 119227 soc.spimemio.rd_valid_SB_LUT4_I3_2_O_SB_LUT4_I2_O_SB_LUT4_I0_O[0]
.sym 119228 flash_csb_SB_LUT4_I1_O[3]
.sym 119229 soc.spimem_rdata[16]
.sym 119230 flash_csb_SB_LUT4_I1_O_SB_LUT4_O_1_I3[1]
.sym 119231 soc.spimemio.rd_valid_SB_LUT4_I3_2_O_SB_LUT4_I2_O_SB_LUT4_I0_O[0]
.sym 119232 flash_csb_SB_LUT4_I1_O[3]
.sym 119233 soc.cpu.mem_rdata_SB_LUT4_O_4_I0[0]
.sym 119234 soc.spimem_rdata[24]
.sym 119235 flash_csb_SB_LUT4_I1_O[3]
.sym 119236 flash_io0_oe_SB_LUT4_I1_O[2]
.sym 119237 soc.simpleuart.send_dummy_SB_LUT4_I1_O[0]
.sym 119238 soc.simpleuart.send_dummy_SB_LUT4_I1_O[1]
.sym 119239 soc.simpleuart.send_dummy_SB_LUT4_I1_O[2]
.sym 119240 soc.simpleuart.send_dummy_SB_LUT4_I1_O[3]
.sym 119241 soc.spimemio.dout_data[0]
.sym 119246 UART_TX_SB_DFFESS_Q_S[0]
.sym 119247 UART_TX_SB_DFFESS_Q_S[1]
.sym 119248 UART_TX_SB_DFFESS_Q_S[2]
.sym 119250 soc.simpleuart.send_dummy
.sym 119251 soc.simpleuart.send_dummy_SB_LUT4_I3_I2[1]
.sym 119252 iomem_ready_SB_LUT4_I1_O_SB_LUT4_I1_O[1]
.sym 119254 UART_TX_SB_DFFESS_Q_S[1]
.sym 119255 flash_csb_SB_LUT4_I1_O[3]
.sym 119256 flash_clk_SB_LUT4_I1_I2[3]
.sym 119257 soc.spimemio.dout_data[3]
.sym 119261 soc.spimem_rdata[21]
.sym 119262 flash_csb_SB_LUT4_I1_O_SB_LUT4_O_1_I3[1]
.sym 119263 flash_csb_SB_LUT4_I1_O_SB_LUT4_O_1_I3[0]
.sym 119264 flash_csb_SB_LUT4_I1_O[3]
.sym 119273 soc.cpu.mem_rdata_SB_LUT4_O_2_I0[0]
.sym 119274 soc.spimem_rdata[26]
.sym 119275 flash_csb_SB_LUT4_I1_O[3]
.sym 119276 flash_io0_oe_SB_LUT4_I1_O[2]
.sym 119277 soc.cpu.mem_rdata_SB_LUT4_O_1_I0[0]
.sym 119278 soc.spimem_rdata[27]
.sym 119279 flash_csb_SB_LUT4_I1_O[3]
.sym 119280 flash_io0_oe_SB_LUT4_I1_O[2]
.sym 119281 soc.spimemio.dout_data[2]
.sym 119285 soc.spimemio.buffer[6]
.sym 119293 soc.spimemio.dout_data[7]
.sym 119303 soc.cpu.mem_valid_SB_DFFESR_Q_E_SB_LUT4_O_I0[1]
.sym 119304 soc.mem_valid
.sym 119311 flash_io0_oe_SB_LUT4_I1_O[2]
.sym 119312 soc.cpu.mem_xfer_SB_LUT4_O_I1[1]
.sym 119325 soc.spimemio.buffer[13]
.sym 119330 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[2]
.sym 119331 soc.mem_rdata[20]
.sym 119332 flash_io0_oe_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O[3]
.sym 119338 soc.cpu.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I2_O[1]
.sym 119339 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_6_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 119340 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_O_I2[2]
.sym 119342 soc.cpu.decoded_rs2_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1[0]
.sym 119343 flash_io0_oe_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_I1_O[0]
.sym 119344 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_O_I2[2]
.sym 119345 soc.cpu.decoded_rd_SB_DFFE_Q_2_D_SB_LUT4_O_I3[1]
.sym 119349 soc.cpu.decoded_rs2_SB_DFFE_Q_4_D_SB_LUT4_O_I3[2]
.sym 119354 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_O_I1[0]
.sym 119355 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 119356 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_O_I2[2]
.sym 119357 soc.cpu.decoded_imm_j_SB_DFFE_Q_18_D_SB_LUT4_O_I1_SB_LUT4_O_I1[1]
.sym 119358 soc.cpu.mem_rdata_latched_SB_LUT4_O_2_I0[1]
.sym 119359 soc.cpu.mem_16bit_buffer[6]
.sym 119360 flash_io0_oe_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_I1_O[3]
.sym 119361 soc.cpu.instr_timer_SB_DFFE_Q_D_SB_LUT4_O_I1[0]
.sym 119362 soc.mem_rdata[26]
.sym 119363 flash_io0_oe_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O[3]
.sym 119364 flash_io0_oe_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O[2]
.sym 119365 flash_io0_oe_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O[0]
.sym 119366 flash_io0_oe_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O[1]
.sym 119367 flash_io0_oe_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O[2]
.sym 119368 flash_io0_oe_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O[3]
.sym 119369 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[2]
.sym 119370 soc.mem_rdata[20]
.sym 119371 flash_io0_oe_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O[3]
.sym 119372 flash_io0_oe_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O[2]
.sym 119373 flash_io0_oe_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_I1_O[0]
.sym 119374 flash_io0_oe_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_I1_O[1]
.sym 119375 flash_io0_oe_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_I1_O[2]
.sym 119376 flash_io0_oe_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_I1_O[3]
.sym 119378 soc.cpu.mem_rdata_q[24]
.sym 119379 soc.mem_rdata[24]
.sym 119380 flash_io0_oe_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O[3]
.sym 119383 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_O_I1[0]
.sym 119384 flash_io0_oe_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O[2]
.sym 119386 soc.cpu.instr_timer_SB_DFFE_Q_D_SB_LUT4_O_I1[0]
.sym 119387 soc.mem_rdata[26]
.sym 119388 flash_io0_oe_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O[3]
.sym 119389 soc.cpu.mem_rdata_q[22]
.sym 119390 soc.mem_rdata[22]
.sym 119391 flash_io0_oe_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O[3]
.sym 119392 flash_io0_oe_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O[2]
.sym 119393 flash_io3_oe_SB_LUT4_I0_O_SB_LUT4_I0_O[0]
.sym 119394 flash_io3_oe_SB_LUT4_I0_O_SB_LUT4_I0_O[1]
.sym 119395 flash_io0_oe_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O[2]
.sym 119396 flash_io0_oe_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O[3]
.sym 119397 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 119398 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O[1]
.sym 119399 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O[2]
.sym 119400 flash_io0_oe_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_I1_O[3]
.sym 119401 soc.mem_rdata[22]
.sym 119405 soc.cpu.instr_timer_SB_DFFE_Q_D_SB_LUT4_O_I1[2]
.sym 119406 soc.mem_rdata[27]
.sym 119407 flash_io0_oe_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O[3]
.sym 119408 flash_io0_oe_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O[2]
.sym 119409 soc.mem_rdata[20]
.sym 119413 soc.mem_rdata[26]
.sym 119418 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_2_I0_SB_LUT4_I2_I1[0]
.sym 119419 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_2_I0[1]
.sym 119420 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_O_I2[2]
.sym 119421 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_2_I0[0]
.sym 119422 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_2_I0[1]
.sym 119423 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_2_I0[2]
.sym 119424 flash_io0_oe_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_I1_O[3]
.sym 119426 soc.cpu.mem_rdata_q[16]
.sym 119427 soc.mem_rdata[16]
.sym 119428 flash_io0_oe_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O[3]
.sym 119430 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_I2_I1[0]
.sym 119431 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_1_I0[0]
.sym 119432 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_O_I2[2]
.sym 119434 soc.cpu.instr_timer_SB_DFFE_Q_D_SB_LUT4_O_I1[2]
.sym 119435 soc.mem_rdata[27]
.sym 119436 flash_io0_oe_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O[3]
.sym 119437 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_1_I0[0]
.sym 119438 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_1_I0[1]
.sym 119439 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_1_I0[2]
.sym 119440 flash_io0_oe_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_I1_O[3]
.sym 119441 soc.cpu.mem_rdata_q[16]
.sym 119442 soc.mem_rdata[16]
.sym 119443 flash_io0_oe_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O[3]
.sym 119444 flash_io0_oe_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O[2]
.sym 119446 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I1[2]
.sym 119447 soc.cpu.latched_is_lb_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I2_O[1]
.sym 119448 flash_io0_oe_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O[3]
.sym 119449 soc.cpu.instr_sll_SB_LUT4_I1_O_SB_LUT4_I0_O[1]
.sym 119450 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_6_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O[1]
.sym 119451 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_6_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O[2]
.sym 119452 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_6_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O[3]
.sym 119453 flash_io0_oe_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O[3]
.sym 119454 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1[2]
.sym 119455 flash_io0_oe_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O[2]
.sym 119456 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3[3]
.sym 119457 soc.cpu.mem_rdata_latched_SB_LUT4_O_7_I0_SB_LUT4_O_1_I1_SB_LUT4_I2_O[0]
.sym 119458 soc.cpu.mem_rdata_latched_SB_LUT4_O_7_I0_SB_LUT4_O_1_I1_SB_LUT4_I2_O[1]
.sym 119459 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1[2]
.sym 119460 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_O_I2[2]
.sym 119461 soc.mem_rdata[24]
.sym 119470 soc.cpu.mem_rdata_q[16]
.sym 119471 soc.cpu.mem_rdata_q_SB_DFF_Q_15_D_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 119472 flash_io0_oe_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O[3]
.sym 119478 soc.cpu.instr_timer_SB_DFFE_Q_D_SB_LUT4_O_I1[2]
.sym 119479 soc.cpu.decoded_imm_j_SB_DFFE_Q_13_D_SB_LUT4_O_I1[1]
.sym 119480 flash_io0_oe_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O[3]
.sym 119485 soc.mem_rdata[16]
.sym 119490 soc.cpu.mem_rdata_q_SB_DFF_Q_15_D_SB_LUT4_O_I1[0]
.sym 119491 soc.cpu.decoded_rs2_SB_DFFE_Q_1_D_SB_LUT4_O_I3[3]
.sym 119492 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O[2]
.sym 119494 soc.cpu.decoded_imm_j_SB_DFFE_Q_19_D_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 119495 soc.cpu.mem_rdata_q_SB_DFF_Q_9_D_SB_LUT4_O_I2[1]
.sym 119496 soc.cpu.mem_rdata_q_SB_DFF_Q_9_D_SB_LUT4_O_I2[2]
.sym 119498 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_22_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_I1_O[0]
.sym 119499 soc.cpu.mem_rdata_latched_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_I3_O[1]
.sym 119500 flash_io0_oe_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O[3]
.sym 119502 soc.cpu.mem_rdata_q[22]
.sym 119503 soc.cpu.decoded_imm_j_SB_DFFE_Q_18_D_SB_LUT4_O_I1[1]
.sym 119504 flash_io0_oe_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O[3]
.sym 119506 soc.cpu.latched_is_lh_SB_LUT4_I1_I2_SB_LUT4_O_I0[0]
.sym 119507 soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_I3_O[3]
.sym 119508 flash_io0_oe_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O[3]
.sym 119510 soc.cpu.mem_rdata_q_SB_DFF_Q_16_D_SB_LUT4_O_I1[0]
.sym 119511 soc.cpu.mem_rdata_latched[5]
.sym 119512 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O[2]
.sym 119514 soc.cpu.instr_timer_SB_DFFE_Q_D_SB_LUT4_O_I1[0]
.sym 119515 soc.cpu.decoded_imm_j_SB_DFFE_Q_13_D_SB_LUT4_O_I1[0]
.sym 119516 flash_io0_oe_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O[3]
.sym 119519 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[3]
.sym 119520 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[2]
.sym 119521 soc.cpu.mem_rdata_q_SB_DFF_Q_9_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0[0]
.sym 119522 soc.cpu.mem_rdata_q_SB_DFF_Q_9_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0[1]
.sym 119523 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O[0]
.sym 119524 soc.cpu.mem_rdata_q_SB_DFF_Q_12_D_SB_LUT4_O_I2[1]
.sym 119527 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O[3]
.sym 119528 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2[0]
.sym 119529 soc.cpu.decoded_rs1_SB_DFFE_Q_1_D_SB_LUT4_O_I2[0]
.sym 119530 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I0_O[2]
.sym 119531 soc.cpu.decoded_rs2_SB_DFFE_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I2[1]
.sym 119532 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O[0]
.sym 119533 soc.cpu.mem_rdata_q_SB_DFF_Q_2_D_SB_LUT4_O_I0[0]
.sym 119534 soc.cpu.decoded_imm_j_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 119535 soc.cpu.mem_rdata_q_SB_DFF_Q_2_D_SB_LUT4_O_I0[2]
.sym 119536 soc.cpu.decoded_imm_j_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O[2]
.sym 119539 soc.cpu.mem_rdata_q_SB_DFF_Q_1_D_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_O_I2[2]
.sym 119540 soc.cpu.decoded_rs2_SB_DFFE_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I2[1]
.sym 119543 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I0_O[1]
.sym 119544 soc.cpu.decoded_rs2_SB_DFFE_Q_1_D_SB_LUT4_O_I3[3]
.sym 119546 soc.cpu.decoded_imm_j_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 119547 soc.cpu.decoded_imm_j_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O[1]
.sym 119548 soc.cpu.decoded_imm_j_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O[2]
.sym 119551 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O[3]
.sym 119552 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O[2]
.sym 119554 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 119555 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 119556 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O[0]
.sym 119558 soc.cpu.decoded_imm_j_SB_DFFE_Q_19_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I2[0]
.sym 119559 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_I3[0]
.sym 119560 soc.cpu.mem_rdata_q_SB_DFF_Q_1_D_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_O_I2[2]
.sym 119563 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1[1]
.sym 119564 soc.cpu.decoded_rs1_SB_DFFE_Q_1_D_SB_LUT4_O_I2[0]
.sym 119565 soc.cpu.decoded_rd_SB_DFFE_Q_2_D_SB_LUT4_O_I3[1]
.sym 119566 soc.cpu.decoded_rs2_SB_DFFE_Q_1_D_SB_LUT4_O_I3[1]
.sym 119567 soc.cpu.decoded_rs2_SB_DFFE_Q_1_D_SB_LUT4_O_I0[3]
.sym 119568 soc.cpu.decoded_rs2_SB_DFFE_Q_1_D_SB_LUT4_O_I3[3]
.sym 119570 soc.cpu.is_lb_lh_lw_lbu_lhu_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I3_O[1]
.sym 119571 soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O[3]
.sym 119572 soc.cpu.decoded_rd_SB_DFFE_Q_2_D_SB_LUT4_O_I3[1]
.sym 119573 soc.cpu.decoded_imm_j_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.sym 119574 soc.cpu.decoded_imm_j_SB_DFFE_Q_19_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I2[0]
.sym 119575 soc.cpu.mem_rdata_q_SB_DFF_Q_1_D_SB_LUT4_O_I3_SB_LUT4_I0_O[3]
.sym 119576 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O[3]
.sym 119577 soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_I2[0]
.sym 119578 soc.cpu.decoded_imm_j_SB_DFFE_Q_D_SB_LUT4_O_I1[1]
.sym 119579 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O[2]
.sym 119580 soc.cpu.decoded_rd_SB_DFFE_Q_2_D_SB_LUT4_O_I3[1]
.sym 119582 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O[1]
.sym 119583 soc.cpu.mem_rdata_q_SB_DFF_Q_1_D_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_O_I2[2]
.sym 119584 soc.cpu.decoded_imm_j_SB_DFFE_Q_D_SB_LUT4_O_I1[1]
.sym 119587 soc.cpu.decoded_rs1_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 119588 soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_I2[0]
.sym 119590 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I0_O[3]
.sym 119591 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3[1]
.sym 119592 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 119593 soc.cpu.decoded_rs1_SB_DFFE_Q_4_D_SB_LUT4_O_I1[1]
.sym 119594 soc.cpu.decoded_rs1_SB_DFFE_Q_1_D_SB_LUT4_O_I2[0]
.sym 119595 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1[1]
.sym 119596 soc.cpu.decoded_rs1_SB_DFFE_Q_2_D_SB_LUT4_O_I1[3]
.sym 119597 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O[0]
.sym 119598 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O[2]
.sym 119599 soc.cpu.decoded_rs1_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 119600 soc.cpu.decoded_rs2_SB_DFFE_Q_1_D_SB_LUT4_O_I3[3]
.sym 119603 soc.cpu.decoded_imm_j_SB_DFFE_Q_D_SB_LUT4_O_I1[1]
.sym 119604 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_I3[0]
.sym 119605 soc.cpu.decoded_rs2_SB_DFFE_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I3[1]
.sym 119606 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[3]
.sym 119607 soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_I2[0]
.sym 119608 soc.cpu.decoded_rs1_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 119611 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O[0]
.sym 119612 soc.cpu.decoded_rs1_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 119614 soc.cpu.decoded_rs1_SB_DFFE_Q_2_D_SB_LUT4_O_I1[3]
.sym 119615 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I2[1]
.sym 119616 soc.cpu.decoded_rs2_SB_DFFE_Q_1_D_SB_LUT4_O_I3_SB_LUT4_I2_O[2]
.sym 119618 soc.cpu.is_lb_lh_lw_lbu_lhu_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1[1]
.sym 119619 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 119620 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_I3[0]
.sym 119621 soc.cpu.decoded_imm_j_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.sym 119622 soc.cpu.decoded_imm_j_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I0[1]
.sym 119623 soc.cpu.decoded_imm_j_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I0[2]
.sym 119624 soc.cpu.decoded_imm_j_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I0[3]
.sym 119625 soc.cpu.decoded_imm_j_SB_DFFE_Q_D_SB_LUT4_O_I1[1]
.sym 119626 soc.cpu.is_lb_lh_lw_lbu_lhu_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I3_O[0]
.sym 119627 soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 119628 soc.cpu.mem_rdata_q_SB_DFF_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I1[2]
.sym 119629 soc.cpu.mem_rdata_q_SB_DFF_Q_22_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0[0]
.sym 119630 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1[2]
.sym 119631 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O[0]
.sym 119632 soc.cpu.mem_rdata_q_SB_DFF_Q_22_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3[3]
.sym 119634 soc.cpu.mem_rdata_q_SB_DFF_Q_22_D_SB_LUT4_O_I1[0]
.sym 119635 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O[0]
.sym 119636 soc.cpu.mem_rdata_q_SB_DFF_Q_22_D_SB_LUT4_O_I1[2]
.sym 119637 soc.cpu.is_lb_lh_lw_lbu_lhu_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I3_O[0]
.sym 119638 soc.cpu.decoded_imm_j_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.sym 119639 soc.cpu.mem_rdata_q_SB_DFF_Q_23_D_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 119640 soc.cpu.decoded_imm_j_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I0[3]
.sym 119641 soc.cpu.decoded_imm_j_SB_DFFE_Q_D_SB_LUT4_O_I1[1]
.sym 119642 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 119643 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 119644 soc.cpu.mem_rdata_q_SB_DFF_Q_1_D_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_O_I2[2]
.sym 119646 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_2_O[2]
.sym 119647 soc.cpu.decoded_rs1_SB_DFFE_Q_2_D_SB_LUT4_O_I1[3]
.sym 119648 flash_io0_oe_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O[3]
.sym 119649 soc.cpu.decoded_rs2_SB_DFFE_Q_1_D_SB_LUT4_O_I3[3]
.sym 119650 soc.cpu.is_sb_sh_sw_SB_DFFE_Q_D_SB_LUT4_O_I1[1]
.sym 119651 soc.cpu.instr_jal_SB_DFFE_Q_D_SB_LUT4_O_I1[1]
.sym 119652 soc.cpu.is_sb_sh_sw_SB_DFFE_Q_D_SB_LUT4_O_I1[3]
.sym 119655 soc.cpu.mem_rdata_latched[5]
.sym 119656 soc.cpu.decoded_rs2_SB_DFFE_Q_1_D_SB_LUT4_O_I3[3]
.sym 119659 soc.cpu.is_sb_sh_sw_SB_DFFE_Q_D_SB_LUT4_O_I1[1]
.sym 119660 soc.cpu.decoded_rs2_SB_DFFE_Q_1_D_SB_LUT4_O_I3[3]
.sym 119662 soc.cpu.decoded_imm_j_SB_DFFE_Q_D_SB_LUT4_O_I1[1]
.sym 119663 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 119664 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3[2]
.sym 119667 soc.cpu.decoded_rd_SB_DFFE_Q_2_D_SB_LUT4_O_I3[1]
.sym 119668 soc.cpu.mem_rdata_latched[5]
.sym 119671 soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 119672 soc.cpu.decoded_rd_SB_DFFE_Q_2_D_SB_LUT4_O_I3[1]
.sym 119675 soc.cpu.decoded_rs1_SB_DFFE_Q_1_D[2]
.sym 119676 UART_RX_SB_LUT4_I1_I0[3]
.sym 119679 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I1[0]
.sym 119680 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I1[1]
.sym 119702 soc.cpu.instr_jal_SB_DFFE_Q_D_SB_LUT4_O_I1[0]
.sym 119703 soc.cpu.instr_jal_SB_DFFE_Q_D_SB_LUT4_O_I1[1]
.sym 119704 soc.cpu.decoded_rs2_SB_DFFE_Q_1_D_SB_LUT4_O_I3[1]
.sym 119718 flash_io0_do_SB_LUT4_O_I2[0]
.sym 119719 flash_io0_do_SB_LUT4_O_I2[1]
.sym 119720 flash_io0_do_SB_LUT4_O_I2[2]
.sym 119726 soc.spimemio.xfer_io1_90
.sym 119727 soc.spimemio.xfer_io1_do
.sym 119728 soc.spimemio_cfgreg_do[22]
.sym 119729 soc.spimemio.xfer_io1_do
.sym 119734 soc.spimemio.xfer_io0_90
.sym 119735 soc.spimemio.xfer_io0_do
.sym 119736 soc.spimemio_cfgreg_do[22]
.sym 119741 soc.spimemio.xfer_io0_do
.sym 119745 soc.spimemio.xfer_io1_do_SB_LUT4_O_I2[0]
.sym 119746 soc.spimemio.xfer.count[0]
.sym 119747 soc.spimemio.xfer.flash_clk_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O[1]
.sym 119748 soc.spimemio.xfer_io0_do_SB_LUT4_O_I2[0]
.sym 119749 soc.spimemio.xfer_clk
.sym 119750 soc.spimemio.xfer.count[0]
.sym 119751 soc.spimemio.xfer.dummy_count_SB_DFFESR_Q_E[1]
.sym 119752 $PACKER_VCC_NET
.sym 119754 soc.spimemio.xfer.count_SB_DFFESR_Q_E_SB_LUT4_O_I3[0]
.sym 119755 soc.spimemio.xfer_resetn_SB_LUT4_I3_O[1]
.sym 119756 soc.spimemio.xfer_resetn
.sym 119758 soc.spimemio.xfer.dummy_count_SB_DFFESR_Q_E[1]
.sym 119759 soc.spimemio.xfer.xfer_dspi_SB_LUT4_I2_O[1]
.sym 119760 soc.spimemio.xfer_io0_do_SB_LUT4_O_I2[3]
.sym 119762 soc.spimemio.din_valid_SB_LUT4_I3_O_SB_LUT4_O_1_I2[0]
.sym 119763 soc.spimemio.xfer_resetn_SB_LUT4_I3_O[1]
.sym 119764 soc.spimemio.xfer_resetn_SB_LUT4_I3_O[2]
.sym 119767 soc.spimemio.config_qspi_SB_LUT4_I0_O[1]
.sym 119768 soc.spimemio.xfer_resetn
.sym 119769 soc.spimemio.xfer_io1_do_SB_LUT4_O_I2[0]
.sym 119770 soc.spimemio.xfer.count_SB_DFFESR_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2[2]
.sym 119771 soc.spimemio.xfer.xfer_ddr
.sym 119772 soc.spimemio.xfer_clk
.sym 119774 soc.spimemio.xfer_io1_do_SB_LUT4_O_I2[0]
.sym 119775 soc.spimemio.xfer.count_SB_DFFESR_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2[2]
.sym 119776 soc.spimemio.xfer.xfer_ddr
.sym 119777 soc.spimemio.xfer_io0_do_SB_LUT4_O_I2[0]
.sym 119778 soc.spimemio.xfer_io0_do_SB_LUT4_O_I2[1]
.sym 119779 soc.spimemio.xfer_io0_do_SB_LUT4_O_I2[2]
.sym 119780 soc.spimemio.xfer_io0_do_SB_LUT4_O_I2[3]
.sym 119781 soc.spimemio.xfer_clk
.sym 119782 soc.spimemio.xfer.count[1]
.sym 119783 soc.spimemio.xfer.dummy_count_SB_DFFESR_Q_E[1]
.sym 119784 $PACKER_VCC_NET
.sym 119785 soc.spimemio.xfer_io1_do_SB_LUT4_O_I2[0]
.sym 119786 soc.spimemio.din_valid_SB_LUT4_I3_O_SB_LUT4_O_1_I2[1]
.sym 119787 soc.spimemio.xfer_io1_do_SB_LUT4_O_I2[2]
.sym 119788 soc.spimemio.xfer_io0_do_SB_LUT4_O_I2[3]
.sym 119789 soc.spimemio.xfer_io1_do_SB_LUT4_O_I2[0]
.sym 119790 soc.spimemio.xfer.count[0]
.sym 119791 soc.spimemio.xfer.count_SB_DFFESR_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2[2]
.sym 119792 soc.spimemio.xfer.count_SB_DFFESR_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2[3]
.sym 119793 soc.spimemio.xfer.count_SB_DFFESR_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O[0]
.sym 119794 soc.spimemio.xfer.count_SB_DFFESR_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O[1]
.sym 119795 soc.spimemio.xfer.count_SB_DFFESR_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O[2]
.sym 119796 soc.spimemio.xfer.count_SB_DFFESR_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O[3]
.sym 119799 soc.spimemio.xfer_clk
.sym 119800 soc.spimemio.xfer_csb
.sym 119802 soc.spimemio.xfer_io1_do_SB_LUT4_O_I2[0]
.sym 119803 soc.spimemio.xfer.count_SB_DFFESR_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2[2]
.sym 119804 soc.spimemio.xfer_io0_do_SB_LUT4_O_I2[1]
.sym 119806 soc.spimemio.xfer_clk
.sym 119807 soc.spimemio.xfer.xfer_ddr
.sym 119808 soc.spimemio.xfer_io1_do_SB_LUT4_O_I2[0]
.sym 119811 soc.spimemio.xfer.dummy_count_SB_DFFESR_Q_E[0]
.sym 119812 soc.spimemio.xfer.dummy_count_SB_DFFESR_Q_E[1]
.sym 119813 soc.spimemio.xfer.count_SB_DFFESR_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2[2]
.sym 119814 soc.spimemio.xfer.obuffer[6]
.sym 119815 soc.spimemio.xfer.obuffer[4]
.sym 119816 soc.spimemio.xfer_io1_do_SB_LUT4_O_I2[0]
.sym 119817 soc.spimemio.din_valid_SB_LUT4_I3_O[0]
.sym 119818 soc.spimemio.din_valid_SB_LUT4_I3_O[1]
.sym 119819 soc.spimemio.din_data[7]
.sym 119820 soc.spimemio.config_qspi_SB_LUT4_I0_O[1]
.sym 119823 soc.spimemio.din_valid_SB_LUT4_I3_O_SB_LUT4_O_1_I2[0]
.sym 119824 soc.spimemio.din_valid_SB_LUT4_I3_O_SB_LUT4_O_1_I2[1]
.sym 119825 soc.spimemio.xfer.next_fetch_SB_LUT4_O_I2[0]
.sym 119826 soc.spimemio.xfer_io0_do_SB_LUT4_O_I2[3]
.sym 119827 soc.spimemio.xfer_resetn
.sym 119828 soc.spimemio.din_valid
.sym 119831 soc.spimemio.din_valid_SB_LUT4_I3_O_SB_LUT4_O_1_I2[0]
.sym 119832 soc.spimemio.xfer.obuffer[3]
.sym 119834 soc.spimemio.xfer_io1_do_SB_LUT4_O_I2[0]
.sym 119835 soc.spimemio.xfer.next_fetch_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 119836 soc.spimemio.xfer.next_fetch_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 119837 soc.spimemio.xfer_io1_do_SB_LUT4_O_I2[0]
.sym 119838 soc.spimemio.xfer.obuffer[3]
.sym 119839 soc.spimemio.xfer_io0_do_SB_LUT4_O_I2[0]
.sym 119840 soc.spimemio.xfer.obuffer[6]
.sym 119846 soc.spimemio.xfer.obuffer[2]
.sym 119847 soc.spimemio.xfer_io1_do_SB_LUT4_O_I2[0]
.sym 119848 soc.spimemio.xfer.obuffer_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3[2]
.sym 119849 soc.spimemio.xfer_io1_do_SB_LUT4_O_I2[0]
.sym 119850 soc.spimemio.xfer.obuffer[4]
.sym 119851 soc.spimemio.din_valid_SB_LUT4_I3_O_SB_LUT4_O_1_I2[1]
.sym 119852 soc.spimemio.xfer_io0_do_SB_LUT4_O_I2[0]
.sym 119854 soc.spimemio.din_data[4]
.sym 119855 soc.spimemio.xfer.obuffer_SB_DFFE_Q_3_D_SB_LUT4_O_I2[1]
.sym 119856 soc.spimemio.config_qspi_SB_LUT4_I0_O[1]
.sym 119857 soc.spimemio.xfer.obuffer[1]
.sym 119858 soc.spimemio.xfer_io1_do_SB_LUT4_O_I2[0]
.sym 119859 soc.spimemio.xfer_io0_do_SB_LUT4_O_I2[0]
.sym 119860 soc.spimemio.xfer.obuffer[4]
.sym 119865 soc.spimemio.xfer.obuffer_SB_DFFE_Q_2_D_SB_LUT4_O_I0[0]
.sym 119866 soc.spimemio.xfer.obuffer_SB_DFFE_Q_2_D_SB_LUT4_O_I0[1]
.sym 119867 soc.spimemio.din_data[5]
.sym 119868 soc.spimemio.config_qspi_SB_LUT4_I0_O[1]
.sym 119870 soc.spimemio.din_data[6]
.sym 119871 soc.spimemio.xfer.obuffer_SB_DFFE_Q_1_D_SB_LUT4_O_I2[1]
.sym 119872 soc.spimemio.config_qspi_SB_LUT4_I0_O[1]
.sym 119879 soc.spimemio.xfer.last_fetch_SB_LUT4_I0_O[0]
.sym 119880 soc.spimemio.xfer_resetn
.sym 119882 soc.spimemio.state[7]
.sym 119883 soc.spimemio.din_ddr_SB_LUT4_I0_I2[3]
.sym 119884 soc.spimemio.softreset_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I2_I3[0]
.sym 119900 soc.spimemio.xfer_resetn
.sym 119917 soc.spimemio.state[0]
.sym 119918 soc.spimemio.rd_wait_SB_LUT4_I1_O_SB_LUT4_I3_O[2]
.sym 119919 soc.spimemio.state_SB_DFF_Q_5_D_SB_LUT4_O_I1[2]
.sym 119920 soc.spimemio.state[7]
.sym 119923 soc.spimemio.softreset
.sym 119924 UART_RX_SB_LUT4_I1_I0[3]
.sym 119931 soc.spimemio.softreset_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I2_I3[0]
.sym 119932 soc.spimemio.din_ddr_SB_LUT4_I0_I3[2]
.sym 119942 UART_TX_SB_DFFESS_Q_S[0]
.sym 119943 soc.simpleuart.send_dummy_SB_LUT4_I1_O[2]
.sym 119944 flash_io0_do_SB_LUT4_O_I2[2]
.sym 119969 iomem_addr[3]
.sym 119970 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[1]
.sym 119971 soc.spimemio.rd_valid_SB_LUT4_I3_I0_SB_LUT4_O_1_I2[2]
.sym 119972 soc.spimemio.rd_valid_SB_LUT4_I3_I0_SB_LUT4_O_1_I2[3]
.sym 119973 iomem_addr[4]
.sym 119974 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[2]
.sym 119975 iomem_addr[12]
.sym 119976 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[10]
.sym 119977 iomem_addr[6]
.sym 119978 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[4]
.sym 119979 iomem_addr[7]
.sym 119980 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[5]
.sym 119981 iomem_addr[15]
.sym 119982 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[13]
.sym 119983 iomem_addr[23]
.sym 119984 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[21]
.sym 119986 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[1]
.sym 119987 iomem_addr[3]
.sym 119988 soc.spimemio.rd_inc
.sym 119989 soc.spimemio.rd_valid_SB_LUT4_I3_2_O_SB_LUT4_I2_O_SB_LUT4_O_I2[2]
.sym 119990 iomem_addr[9]
.sym 119991 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[7]
.sym 119992 soc.spimemio.rd_valid_SB_LUT4_I3_I0_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3[3]
.sym 119993 iomem_addr[5]
.sym 119994 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[3]
.sym 119995 iomem_addr[21]
.sym 119996 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[19]
.sym 119998 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[7]
.sym 119999 iomem_addr[9]
.sym 120000 soc.spimemio.rd_inc
.sym 120001 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[12]
.sym 120002 iomem_addr[14]
.sym 120003 iomem_addr[13]
.sym 120004 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[11]
.sym 120005 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[18]
.sym 120006 iomem_addr[20]
.sym 120007 iomem_addr[17]
.sym 120008 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[15]
.sym 120009 iomem_addr[8]
.sym 120010 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[6]
.sym 120011 iomem_addr[10]
.sym 120012 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[8]
.sym 120013 soc.spimemio.rd_valid_SB_LUT4_I3_I0_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 120014 soc.spimemio.rd_valid_SB_LUT4_I3_I0_SB_LUT4_O_I1_SB_LUT4_O_I0[1]
.sym 120015 soc.spimemio.rd_valid_SB_LUT4_I3_I0_SB_LUT4_O_I1_SB_LUT4_O_I0[2]
.sym 120016 soc.spimemio.rd_valid_SB_LUT4_I3_I0_SB_LUT4_O_I1_SB_LUT4_O_I0[3]
.sym 120017 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[22]
.sym 120018 soc.spimemio.rd_valid_SB_LUT4_I3_I0_SB_LUT4_O_I1[1]
.sym 120019 soc.spimemio.rd_valid_SB_LUT4_I3_I0_SB_LUT4_O_I1[2]
.sym 120020 soc.spimemio.rd_valid_SB_LUT4_I3_I0_SB_LUT4_O_I1[3]
.sym 120022 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[15]
.sym 120023 iomem_addr[17]
.sym 120024 soc.spimemio.rd_inc
.sym 120025 iomem_addr[20]
.sym 120026 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[18]
.sym 120027 iomem_addr[14]
.sym 120028 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[12]
.sym 120029 soc.spimemio.rd_valid_SB_LUT4_I3_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0[0]
.sym 120030 soc.spimemio.rd_valid_SB_LUT4_I3_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0[1]
.sym 120031 soc.spimemio.rd_valid_SB_LUT4_I3_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0[2]
.sym 120032 soc.spimemio.rd_valid_SB_LUT4_I3_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0[3]
.sym 120034 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[8]
.sym 120035 iomem_addr[10]
.sym 120036 soc.spimemio.rd_inc
.sym 120037 iomem_addr[11]
.sym 120038 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[9]
.sym 120039 iomem_addr[18]
.sym 120040 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[16]
.sym 120041 soc.spimemio.rd_valid_SB_LUT4_I3_2_I0[0]
.sym 120042 soc.spimemio.rd_addr[6]
.sym 120043 iomem_addr[6]
.sym 120044 soc.spimemio.rd_valid
.sym 120045 iomem_addr[2]
.sym 120046 soc.spimemio.rd_addr[2]
.sym 120047 iomem_addr[17]
.sym 120048 soc.spimemio.rd_addr[17]
.sym 120051 soc.spimemio.rd_addr[12]
.sym 120052 iomem_addr[12]
.sym 120053 soc.spimemio.rd_valid_SB_LUT4_I3_2_I0[0]
.sym 120054 soc.spimemio.rd_valid_SB_LUT4_I3_2_I1[2]
.sym 120055 soc.spimemio.rd_valid_SB_LUT4_I3_2_I2[2]
.sym 120056 soc.spimemio.rd_valid
.sym 120058 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[16]
.sym 120059 iomem_addr[18]
.sym 120060 soc.spimemio.rd_inc
.sym 120062 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[12]
.sym 120063 iomem_addr[14]
.sym 120064 soc.spimemio.rd_inc
.sym 120065 iomem_wdata[31]
.sym 120071 soc.spimemio.rd_valid_SB_LUT4_I3_1_O[0]
.sym 120072 soc.spimemio.rd_valid_SB_LUT4_I3_1_O[1]
.sym 120073 iomem_addr[3]
.sym 120074 soc.spimemio.rd_addr[3]
.sym 120075 iomem_addr[10]
.sym 120076 soc.spimemio.rd_addr[10]
.sym 120077 iomem_addr[14]
.sym 120078 soc.spimemio.rd_addr[14]
.sym 120079 soc.spimemio.rd_valid_SB_LUT4_I3_2_O[2]
.sym 120080 soc.spimemio.rd_valid_SB_LUT4_I3_2_O[3]
.sym 120081 soc.spimemio.rd_addr[6]
.sym 120082 iomem_addr[6]
.sym 120083 iomem_addr[4]
.sym 120084 soc.spimemio.rd_addr[4]
.sym 120085 iomem_addr[18]
.sym 120086 soc.spimemio.rd_addr[18]
.sym 120087 soc.spimemio.rd_addr[15]
.sym 120088 iomem_addr[15]
.sym 120089 iomem_addr[8]
.sym 120090 soc.spimemio.rd_addr[8]
.sym 120091 iomem_addr[4]
.sym 120092 soc.spimemio.rd_addr[4]
.sym 120093 iomem_addr[12]
.sym 120094 soc.spimemio.rd_addr[12]
.sym 120095 soc.spimemio.rd_addr[4]
.sym 120096 iomem_addr[4]
.sym 120097 iomem_addr[9]
.sym 120098 soc.spimemio.rd_addr[9]
.sym 120099 iomem_addr[11]
.sym 120100 soc.spimemio.rd_addr[11]
.sym 120101 iomem_addr[11]
.sym 120102 soc.spimemio.rd_addr[11]
.sym 120103 soc.spimemio.rd_valid_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[3]
.sym 120104 soc.spimemio.rd_valid_SB_LUT4_I3_2_O_SB_LUT4_I2_O_SB_LUT4_O_2_I2_SB_LUT4_O_1_I3[3]
.sym 120105 iomem_addr[5]
.sym 120106 soc.spimemio.rd_addr[5]
.sym 120107 soc.spimemio.rd_valid_SB_LUT4_I3_2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2[2]
.sym 120108 soc.spimemio.rd_valid_SB_LUT4_I3_2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2[3]
.sym 120109 iomem_addr[17]
.sym 120110 soc.spimemio.rd_addr[17]
.sym 120111 soc.spimemio.rd_valid_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_2_I2[2]
.sym 120112 soc.spimemio.rd_valid_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_2_I2[3]
.sym 120113 soc.spimemio.rd_addr[8]
.sym 120114 iomem_addr[8]
.sym 120115 soc.spimemio.rd_valid_SB_LUT4_I3_2_O_SB_LUT4_I2_O_SB_LUT4_O_2_I2_SB_LUT4_O_I2[2]
.sym 120116 soc.spimemio.rd_valid_SB_LUT4_I3_2_O_SB_LUT4_I2_O_SB_LUT4_O_2_I2_SB_LUT4_O_I2[3]
.sym 120118 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[21]
.sym 120119 iomem_addr[23]
.sym 120120 soc.spimemio.rd_inc
.sym 120122 soc.simpleuart.send_dummy_SB_LUT4_I1_O[2]
.sym 120123 iomem_wstrb[3]
.sym 120124 UART_RX_SB_LUT4_I1_I0[3]
.sym 120125 iomem_addr[9]
.sym 120126 soc.spimemio.rd_addr[9]
.sym 120127 iomem_addr[19]
.sym 120128 soc.spimemio.rd_addr[19]
.sym 120129 soc.spimemio.dout_data[6]
.sym 120133 iomem_addr[19]
.sym 120134 soc.spimemio.rd_addr[19]
.sym 120135 iomem_addr[21]
.sym 120136 soc.spimemio.rd_addr[21]
.sym 120137 iomem_addr[21]
.sym 120138 soc.spimemio.rd_addr[21]
.sym 120139 iomem_addr[23]
.sym 120140 soc.spimemio.rd_addr[23]
.sym 120145 soc.spimemio.rd_addr[22]
.sym 120146 iomem_addr[22]
.sym 120147 soc.spimemio.rd_valid_SB_LUT4_I3_2_O_SB_LUT4_I2_O_SB_LUT4_O_2_I2_SB_LUT4_O_I3[2]
.sym 120148 soc.spimemio.rd_valid_SB_LUT4_I3_2_O_SB_LUT4_I2_O_SB_LUT4_O_2_I2_SB_LUT4_O_I2[3]
.sym 120153 soc.spimemio.rd_addr[22]
.sym 120154 iomem_addr[22]
.sym 120155 soc.spimemio.rd_valid_SB_LUT4_I3_2_O_SB_LUT4_I2_O_SB_LUT4_O_2_I2[2]
.sym 120156 soc.spimemio.rd_valid_SB_LUT4_I3_2_O_SB_LUT4_I2_O_SB_LUT4_O_2_I2[3]
.sym 120161 soc.spimemio.dout_data[4]
.sym 120165 soc.spimemio.dout_data[5]
.sym 120169 soc.spimemio.dout_data[7]
.sym 120173 soc.spimemio.dout_data[3]
.sym 120179 UART_RX_SB_LUT4_I1_I0[3]
.sym 120180 soc.simpleuart.send_dummy_SB_LUT4_I3_O[2]
.sym 120181 soc.spimemio.dout_data[0]
.sym 120185 soc.spimemio.dout_data[2]
.sym 120189 soc.spimemio.dout_data[1]
.sym 120197 soc.spimemio.buffer[21]
.sym 120207 soc.simpleuart.send_dummy_SB_LUT4_I3_I2[1]
.sym 120208 soc.simpleuart.send_dummy
.sym 120217 soc.spimemio.buffer[18]
.sym 120229 soc.simpleuart.send_dummy_SB_LUT4_I3_O[2]
.sym 120257 soc.spimemio.dout_data[7]
.sym 120261 soc.spimemio.dout_data[5]
.sym 120281 soc.spimemio.dout_data[4]
.sym 120291 soc.cpu.trap
.sym 120292 UART_RX_SB_LUT4_I1_I0[3]
.sym 120294 soc.cpu.mem_la_firstword_reg
.sym 120295 flash_io0_oe_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O[2]
.sym 120296 soc.cpu.last_mem_valid
.sym 120298 soc.cpu.instr_sll_SB_LUT4_I1_O_SB_LUT4_I0_O[1]
.sym 120299 soc.cpu.mem_do_prefetch_SB_LUT4_I3_1_O[1]
.sym 120300 soc.cpu.mem_state_SB_DFFESR_Q_D_SB_LUT4_O_I1[2]
.sym 120303 soc.cpu.mem_la_read_SB_LUT4_O_I2[0]
.sym 120304 UART_RX_SB_LUT4_I1_I0[3]
.sym 120309 soc.cpu.mem_la_firstword_reg_SB_DFFSR_Q_D[1]
.sym 120315 flash_io0_oe_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O[3]
.sym 120316 soc.cpu.mem_la_firstword_reg_SB_DFFSR_Q_D[1]
.sym 120317 soc.cpu.last_mem_valid_SB_DFFSR_Q_D[1]
.sym 120322 soc.cpu.mem_wstrb_SB_DFFE_Q_2_D_SB_LUT4_O_I2[3]
.sym 120323 soc.cpu.mem_la_firstword_xfer_SB_LUT4_I3_O[0]
.sym 120324 soc.cpu.mem_la_firstword_xfer_SB_LUT4_I3_O[1]
.sym 120326 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1[2]
.sym 120327 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_O_I2[2]
.sym 120328 soc.cpu.mem_la_firstword_xfer
.sym 120329 soc.cpu.mem_do_rinst
.sym 120330 soc.cpu.mem_valid_SB_DFFESR_Q_E_SB_LUT4_O_I0[2]
.sym 120331 soc.cpu.mem_valid_SB_DFFESR_Q_E_SB_LUT4_O_I0[0]
.sym 120332 soc.cpu.mem_valid_SB_DFFESR_Q_E_SB_LUT4_O_I0[3]
.sym 120335 soc.cpu.instr_sh_SB_LUT4_I1_1_O[0]
.sym 120336 soc.cpu.mem_la_firstword_xfer_SB_LUT4_I3_O[0]
.sym 120337 soc.cpu.mem_valid_SB_DFFESR_Q_E_SB_LUT4_O_I0[0]
.sym 120338 soc.cpu.mem_valid_SB_DFFESR_Q_E_SB_LUT4_O_I0[1]
.sym 120339 soc.cpu.mem_valid_SB_DFFESR_Q_E_SB_LUT4_O_I0[2]
.sym 120340 soc.cpu.mem_valid_SB_DFFESR_Q_E_SB_LUT4_O_I0[3]
.sym 120341 soc.cpu.mem_la_firstword_xfer_SB_LUT4_I3_O[0]
.sym 120342 soc.cpu.mem_la_firstword_xfer_SB_LUT4_I3_O[1]
.sym 120343 soc.cpu.mem_la_firstword_xfer_SB_LUT4_I3_O[2]
.sym 120344 soc.cpu.mem_la_firstword_xfer_SB_LUT4_I3_O[3]
.sym 120347 UART_RX_SB_LUT4_I1_I0[3]
.sym 120348 soc.cpu.trap
.sym 120349 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_6_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O[2]
.sym 120350 soc.cpu.mem_valid_SB_DFFESR_Q_D_SB_LUT4_O_I1[1]
.sym 120351 soc.cpu.mem_do_rdata_SB_LUT4_I0_O[2]
.sym 120352 soc.cpu.mem_do_rdata_SB_LUT4_I0_O[1]
.sym 120354 soc.cpu.clear_prefetched_high_word_q
.sym 120355 soc.cpu.last_mem_valid_SB_LUT4_I3_I2[2]
.sym 120356 soc.cpu.irq_pending_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 120357 soc.cpu.decoded_imm_j_SB_DFFE_Q_19_D_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 120363 soc.cpu.mem_la_firstword_xfer_SB_LUT4_I3_O[0]
.sym 120364 soc.cpu.mem_do_rinst
.sym 120367 soc.cpu.instr_sll_SB_LUT4_I1_O_SB_LUT4_I0_O[1]
.sym 120368 soc.cpu.mem_do_rinst
.sym 120369 soc.cpu.mem_do_rinst
.sym 120370 soc.cpu.mem_do_rdata_SB_LUT4_I0_O[1]
.sym 120371 soc.cpu.mem_do_rdata_SB_LUT4_I0_O[2]
.sym 120372 soc.cpu.mem_do_rinst_SB_LUT4_I0_I3[3]
.sym 120373 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[0]
.sym 120374 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[1]
.sym 120375 UART_RX_SB_LUT4_I1_I0[3]
.sym 120376 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3[3]
.sym 120378 soc.cpu.clear_prefetched_high_word
.sym 120379 flash_io0_oe_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O[2]
.sym 120380 soc.cpu.last_mem_valid_SB_LUT4_I3_I2[2]
.sym 120381 soc.cpu.instr_sh_SB_LUT4_I1_1_O[0]
.sym 120382 soc.cpu.mem_state_SB_DFFESR_Q_D_SB_LUT4_O_I1[1]
.sym 120383 soc.cpu.mem_state_SB_DFFESR_Q_D_SB_LUT4_O_I1[2]
.sym 120384 flash_io0_oe_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O[3]
.sym 120393 soc.mem_rdata[27]
.sym 120411 soc.cpu.mem_do_rinst_SB_LUT4_I0_O[0]
.sym 120412 UART_RX_SB_LUT4_I1_I0[3]
.sym 120422 soc.cpu.decoded_imm_j_SB_DFFE_Q_19_D_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 120423 soc.cpu.mem_rdata_q_SB_DFF_Q_11_D_SB_LUT4_O_I2[1]
.sym 120424 soc.cpu.mem_rdata_q_SB_DFF_Q_11_D_SB_LUT4_O_I2[2]
.sym 120430 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[2]
.sym 120431 soc.cpu.decoded_rs2_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I3[1]
.sym 120432 flash_io0_oe_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O[3]
.sym 120434 soc.cpu.mem_rdata_latched_SB_LUT4_O_7_I0_SB_LUT4_O_1_I1_SB_LUT4_I2_O[0]
.sym 120435 soc.cpu.mem_rdata_latched_SB_LUT4_O_7_I0_SB_LUT4_O_1_I1_SB_LUT4_I2_O[1]
.sym 120436 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_O_I2[2]
.sym 120438 soc.cpu.decoded_imm_j_SB_DFFE_Q_19_D_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 120439 soc.cpu.decoded_imm_j_SB_DFFE_Q_19_D_SB_LUT4_O_I1_SB_LUT4_I2_O[1]
.sym 120440 soc.cpu.decoded_imm_j_SB_DFFE_Q_19_D_SB_LUT4_O_I1_SB_LUT4_I2_O[2]
.sym 120442 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[1]
.sym 120443 soc.cpu.decoded_imm_j_SB_DFFE_Q_19_D_SB_LUT4_O_I1[1]
.sym 120444 flash_io0_oe_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O[3]
.sym 120446 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1[0]
.sym 120447 soc.cpu.decoded_imm_j_SB_DFFE_Q_10_D_SB_LUT4_O_I1[1]
.sym 120448 flash_io0_oe_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O[3]
.sym 120449 soc.cpu.mem_rdata_q_SB_DFF_Q_8_D_SB_LUT4_O_I0[0]
.sym 120450 soc.cpu.decoded_imm_j_SB_DFFE_Q_19_D_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 120451 soc.cpu.mem_rdata_q_SB_DFF_Q_8_D_SB_LUT4_O_I0[2]
.sym 120452 soc.cpu.mem_rdata_q_SB_DFF_Q_12_D_SB_LUT4_O_I2[1]
.sym 120453 soc.cpu.mem_rdata_q_SB_DFF_Q_7_D_SB_LUT4_O_I0[0]
.sym 120454 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O[0]
.sym 120455 soc.cpu.decoded_imm_j_SB_DFFE_Q_19_D_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 120456 soc.cpu.mem_rdata_q_SB_DFF_Q_7_D_SB_LUT4_O_I0[3]
.sym 120457 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O[0]
.sym 120458 soc.cpu.decoded_rs2_SB_DFFE_Q_4_D_SB_LUT4_O_I3[2]
.sym 120459 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O[2]
.sym 120460 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O[3]
.sym 120462 soc.cpu.mem_rdata_q[24]
.sym 120463 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1[0]
.sym 120464 flash_io0_oe_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O[3]
.sym 120465 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O[0]
.sym 120466 soc.cpu.decoded_imm_j_SB_DFFE_Q_19_D_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 120467 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O[2]
.sym 120468 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O[3]
.sym 120470 soc.cpu.decoded_rs1_SB_DFFE_Q_1_D_SB_LUT4_O_I2[0]
.sym 120471 soc.cpu.is_lb_lh_lw_lbu_lhu_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1[1]
.sym 120472 soc.cpu.decoded_rs2_SB_DFFE_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I2[1]
.sym 120473 soc.cpu.decoded_imm_j_SB_DFFE_Q_19_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I2[0]
.sym 120474 soc.cpu.decoded_imm_j_SB_DFFE_Q_19_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I2[1]
.sym 120475 soc.cpu.decoded_imm_j_SB_DFFE_Q_19_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I2[2]
.sym 120476 soc.cpu.decoded_imm_j_SB_DFFE_Q_19_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I2[3]
.sym 120478 soc.cpu.mem_rdata_q_SB_DFF_Q_8_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[0]
.sym 120479 soc.cpu.mem_rdata_q_SB_DFF_Q_8_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[1]
.sym 120480 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O[0]
.sym 120483 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O[0]
.sym 120484 soc.cpu.decoded_rs1_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 120487 soc.cpu.decoded_imm_j_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I0[2]
.sym 120488 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O[1]
.sym 120489 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1[1]
.sym 120490 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I0_O[1]
.sym 120491 soc.cpu.is_lb_lh_lw_lbu_lhu_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I3_O[1]
.sym 120492 soc.cpu.decoded_rs2_SB_DFFE_Q_1_D_SB_LUT4_O_I3[3]
.sym 120493 soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O[3]
.sym 120494 soc.cpu.is_lb_lh_lw_lbu_lhu_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I3_O[1]
.sym 120495 soc.cpu.mem_rdata_q_SB_DFF_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I1[2]
.sym 120496 soc.cpu.mem_rdata_latched[5]
.sym 120497 soc.cpu.decoded_rs1_SB_DFFE_Q_2_D_SB_LUT4_O_I1[3]
.sym 120498 soc.cpu.mem_rdata_q_SB_DFF_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I1[2]
.sym 120499 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O[0]
.sym 120500 soc.cpu.mem_rdata_q_SB_DFF_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I3[3]
.sym 120501 soc.cpu.decoded_rs1_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 120502 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O[2]
.sym 120503 soc.cpu.mem_rdata_q_SB_DFF_Q_7_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[2]
.sym 120504 soc.cpu.mem_rdata_q_SB_DFF_Q_7_D_SB_LUT4_O_I0_SB_LUT4_O_1_I2[3]
.sym 120507 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2[0]
.sym 120508 soc.cpu.decoded_imm_j_SB_DFFE_Q_D_SB_LUT4_O_I1[1]
.sym 120510 soc.cpu.mem_rdata_q_SB_DFF_Q_19_D_SB_LUT4_O_I2[0]
.sym 120511 soc.cpu.mem_rdata_q_SB_DFF_Q_3_D_SB_LUT4_O_I2[1]
.sym 120512 soc.cpu.mem_rdata_q_SB_DFF_Q_3_D_SB_LUT4_O_I3[2]
.sym 120513 soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_I2[0]
.sym 120514 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O[3]
.sym 120515 soc.cpu.decoded_imm_j_SB_DFFE_Q_D_SB_LUT4_O_I1[1]
.sym 120516 soc.cpu.mem_rdata_q_SB_DFF_Q_24_D_SB_LUT4_O_I3[3]
.sym 120519 soc.cpu.is_lb_lh_lw_lbu_lhu_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I3_O[1]
.sym 120520 soc.cpu.decoded_rs2_SB_DFFE_Q_4_D_SB_LUT4_O_I3[2]
.sym 120523 soc.cpu.mem_do_prefetch_SB_LUT4_I3_1_O[1]
.sym 120524 soc.cpu.cpu_state_SB_DFF_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_1_I3[0]
.sym 120525 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 120526 soc.cpu.decoded_rs1_SB_DFFE_Q_4_D_SB_LUT4_O_I1[1]
.sym 120527 soc.cpu.mem_rdata_q_SB_DFF_Q_24_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 120528 flash_io0_oe_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O[3]
.sym 120531 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O[2]
.sym 120532 soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_I2[0]
.sym 120535 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I0_O[2]
.sym 120536 soc.cpu.decoded_rs2_SB_DFFE_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I2[1]
.sym 120538 soc.cpu.decoded_rs1_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 120539 soc.cpu.mem_rdata_q_SB_DFF_Q_6_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 120540 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I0_O[0]
.sym 120541 soc.cpu.mem_rdata_latched[5]
.sym 120542 soc.cpu.mem_rdata_q_SB_DFF_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I1[1]
.sym 120543 soc.cpu.mem_rdata_q_SB_DFF_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I1[2]
.sym 120544 soc.cpu.mem_rdata_q_SB_DFF_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I1[3]
.sym 120545 soc.cpu.decoded_imm_j_SB_DFFE_Q_19_D_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 120546 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O[0]
.sym 120547 soc.cpu.decoded_rs2_SB_DFFE_Q_1_D_SB_LUT4_O_I3[1]
.sym 120548 soc.cpu.mem_rdata_q_SB_DFF_Q_23_D_SB_LUT4_O_I3[3]
.sym 120551 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O[0]
.sym 120552 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1[2]
.sym 120555 soc.cpu.mem_rdata_q_SB_DFF_Q_22_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0[0]
.sym 120556 soc.cpu.mem_rdata_q_SB_DFF_Q_22_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0[1]
.sym 120558 soc.cpu.mem_rdata_q_SB_DFF_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I1[2]
.sym 120559 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I2[1]
.sym 120560 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I0_O[3]
.sym 120562 soc.cpu.mem_rdata_q_SB_DFF_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I1[2]
.sym 120563 soc.cpu.decoded_imm_j_SB_DFFE_Q_4_D_SB_LUT4_O_I2[1]
.sym 120564 soc.cpu.decoded_rs1_SB_DFFE_Q_4_D_SB_LUT4_O_I1[1]
.sym 120565 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_3_O[2]
.sym 120566 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I0_O[3]
.sym 120567 soc.cpu.mem_rdata_q_SB_DFF_Q_24_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 120568 flash_io0_oe_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O[3]
.sym 120571 soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I3_O[1]
.sym 120572 soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 120575 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O[2]
.sym 120576 soc.cpu.decoded_imm_j_SB_DFFE_Q_19_D_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 120578 soc.cpu.is_lb_lh_lw_lbu_lhu_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I3_O[1]
.sym 120579 soc.cpu.decoded_imm_j_SB_DFFE_Q_19_D_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 120580 soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I3[2]
.sym 120581 soc.cpu.mem_rdata_q_SB_DFF_Q_23_D_SB_LUT4_O_I2[0]
.sym 120582 soc.cpu.decoded_rs2_SB_DFFE_Q_1_D_SB_LUT4_O_I3[1]
.sym 120583 soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_I3_O[2]
.sym 120584 soc.cpu.mem_rdata_q_SB_DFF_Q_22_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0[1]
.sym 120587 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I0_O[3]
.sym 120588 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3[1]
.sym 120590 soc.cpu.decoded_rs2_SB_DFFE_Q_4_D_SB_LUT4_O_I3[2]
.sym 120591 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 120592 soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_I3_O[3]
.sym 120595 soc.cpu.decoded_imm_j_SB_DFFE_Q_D_SB_LUT4_O_I1[1]
.sym 120596 soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I2[1]
.sym 120599 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 120600 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 120603 soc.cpu.decoded_rs1_SB_DFFE_Q_1_D_SB_LUT4_O_I2[0]
.sym 120604 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1[1]
.sym 120607 soc.cpu.decoded_rs1_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 120608 soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I2[1]
.sym 120611 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2[0]
.sym 120612 soc.cpu.decoded_rs1_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 120613 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I0_O[2]
.sym 120614 soc.cpu.mem_rdata_q_SB_DFF_Q_19_D_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 120615 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[3]
.sym 120616 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[2]
.sym 120619 soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I3_O[1]
.sym 120620 soc.cpu.decoded_rs2_SB_DFFE_Q_1_D_SB_LUT4_O_I3[3]
.sym 120621 soc.cpu.decoded_imm_j_SB_DFFE_Q_19_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I2[0]
.sym 120622 soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1[1]
.sym 120623 soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1[2]
.sym 120624 soc.cpu.decoded_imm_j_SB_DFFE_Q_19_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I2[1]
.sym 120625 soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I0_O[0]
.sym 120626 soc.cpu.decoded_imm_j_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.sym 120627 soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I0_O[2]
.sym 120628 soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I0_O[3]
.sym 120629 soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1[2]
.sym 120630 soc.cpu.mem_rdata_latched[5]
.sym 120631 soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I2[1]
.sym 120632 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_I3[0]
.sym 120633 soc.cpu.mem_rdata_q_SB_DFF_Q_19_D_SB_LUT4_O_I2[0]
.sym 120634 soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I0_O[0]
.sym 120635 soc.cpu.mem_rdata_q_SB_DFF_Q_19_D_SB_LUT4_O_I2[2]
.sym 120636 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O[0]
.sym 120638 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O[0]
.sym 120639 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O[1]
.sym 120640 soc.cpu.decoded_imm_j_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I0[2]
.sym 120658 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 120659 soc.cpu.decoded_imm_j_SB_DFFE_Q_D_SB_LUT4_O_I1[1]
.sym 120660 flash_io0_oe_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O[3]
.sym 120661 flash_io0_oe_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O[3]
.sym 120662 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1[2]
.sym 120663 soc.cpu.is_sb_sh_sw_SB_DFFE_Q_D_SB_LUT4_O_I1[3]
.sym 120664 soc.cpu.decoded_rs2_SB_DFFE_Q_1_D_SB_LUT4_O_I3[1]
.sym 120675 soc.spimemio.xfer_resetn_SB_LUT4_I3_O[2]
.sym 120676 soc.spimemio.xfer_resetn_SB_LUT4_I3_O[1]
.sym 120681 soc.spimemio.xfer.count_SB_DFFESR_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O[2]
.sym 120682 soc.spimemio.xfer_io1_do_SB_LUT4_O_I2[0]
.sym 120683 soc.spimemio.xfer.flash_clk_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O[3]
.sym 120684 soc.spimemio.xfer_io0_do_SB_LUT4_O_I2[0]
.sym 120685 soc.spimemio.xfer_io1_do_SB_LUT4_O_I2[0]
.sym 120686 soc.spimemio.xfer.count[1]
.sym 120687 soc.spimemio.xfer.count_SB_DFFESR_Q_D_SB_LUT4_O_1_I3[2]
.sym 120688 soc.spimemio.xfer.count_SB_DFFESR_Q_D_SB_LUT4_O_1_I3[3]
.sym 120689 soc.spimemio.xfer.xfer_ddr
.sym 120690 soc.spimemio.xfer.count_SB_DFFESR_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 120691 soc.spimemio.xfer_clk
.sym 120692 soc.spimemio.xfer.count[2]
.sym 120698 soc.spimemio.xfer_io1_do_SB_LUT4_O_I2[0]
.sym 120699 soc.spimemio.xfer.count_SB_DFFESR_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O[0]
.sym 120700 soc.spimemio.xfer_io0_do_SB_LUT4_O_I2[0]
.sym 120702 soc.spimemio.xfer_io1_do_SB_LUT4_O_I2[0]
.sym 120703 soc.spimemio.xfer.count_SB_DFFESR_Q_D_SB_LUT4_O_I2[1]
.sym 120704 soc.spimemio.xfer.count_SB_DFFESR_Q_D_SB_LUT4_O_I2[2]
.sym 120706 soc.spimemio.xfer.count[0]
.sym 120707 soc.spimemio.xfer.dummy_count_SB_DFFESR_Q_E[1]
.sym 120710 $PACKER_VCC_NET
.sym 120712 $nextpnr_ICESTORM_LC_55$I3
.sym 120714 soc.spimemio.xfer.count[1]
.sym 120715 $PACKER_VCC_NET
.sym 120717 soc.spimemio.xfer_clk
.sym 120718 soc.spimemio.xfer.count[2]
.sym 120719 $PACKER_VCC_NET
.sym 120720 soc.spimemio.xfer.flash_clk_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_CARRY_I1_CO[2]
.sym 120721 soc.spimemio.xfer_clk
.sym 120722 soc.spimemio.xfer.count[3]
.sym 120723 $PACKER_VCC_NET
.sym 120724 soc.spimemio.xfer.flash_clk_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_CARRY_I1_CO[3]
.sym 120725 soc.spimemio.xfer_clk
.sym 120726 soc.spimemio.xfer.count[1]
.sym 120727 soc.spimemio.xfer_io0_do_SB_LUT4_O_I2[0]
.sym 120728 soc.spimemio.xfer.flash_clk_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_CARRY_I1_CO[1]
.sym 120729 soc.spimemio.xfer.count_SB_DFFESR_Q_D_SB_LUT4_O_1_I3[2]
.sym 120730 soc.spimemio.xfer.flash_clk_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O[1]
.sym 120731 soc.spimemio.xfer.flash_clk_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O[2]
.sym 120732 soc.spimemio.xfer.flash_clk_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O[3]
.sym 120735 soc.spimemio.xfer.count[2]
.sym 120736 soc.spimemio.xfer.count_SB_DFFESR_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 120738 soc.spimemio.xfer.count[1]
.sym 120739 soc.spimemio.xfer.dummy_count_SB_DFFESR_Q_E[1]
.sym 120741 soc.spimemio.xfer_clk
.sym 120742 soc.spimemio.xfer.count[2]
.sym 120743 $PACKER_VCC_NET
.sym 120744 soc.spimemio.xfer.count_SB_DFFESR_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I3[1]
.sym 120745 soc.spimemio.xfer_clk
.sym 120746 soc.spimemio.xfer.count[3]
.sym 120747 $PACKER_VCC_NET
.sym 120748 soc.spimemio.xfer.count_SB_DFFESR_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2]
.sym 120750 soc.spimemio.xfer.count_SB_DFFESR_Q_2_D_SB_LUT4_O_I1[0]
.sym 120751 soc.spimemio.xfer.count_SB_DFFESR_Q_2_D_SB_LUT4_O_I1[1]
.sym 120752 soc.spimemio.config_qspi_SB_LUT4_I0_O[1]
.sym 120753 soc.spimemio.xfer.xfer_ddr
.sym 120754 soc.spimemio.xfer_clk
.sym 120755 soc.spimemio.xfer.count[2]
.sym 120756 soc.spimemio.xfer.count_SB_DFFESR_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 120758 soc.spimemio.xfer.count[3]
.sym 120759 soc.spimemio.xfer.count[0]
.sym 120760 soc.spimemio.xfer.count[1]
.sym 120761 soc.spimemio.xfer.count_SB_DFFESR_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 120762 soc.spimemio.xfer.count[3]
.sym 120763 soc.spimemio.xfer.count[2]
.sym 120764 soc.spimemio.xfer.count_SB_DFFESR_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 120765 soc.spimemio.xfer.count_SB_DFFESR_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 120766 soc.spimemio.xfer.flash_clk_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O[2]
.sym 120767 soc.spimemio.xfer.count_SB_DFFESR_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2[3]
.sym 120768 soc.spimemio.din_valid_SB_LUT4_I3_O_SB_LUT4_O_1_I2[0]
.sym 120774 soc.spimemio.xfer_resetn_SB_LUT4_I3_3_O[0]
.sym 120775 soc.spimemio.xfer_resetn_SB_LUT4_I3_3_O[1]
.sym 120776 soc.spimemio.config_qspi_SB_LUT4_I0_O[1]
.sym 120778 soc.spimemio.xfer.dummy_count_SB_DFFESR_Q_E[1]
.sym 120779 soc.spimemio.xfer_io0_do_SB_LUT4_O_I2[3]
.sym 120780 soc.spimemio.xfer_resetn
.sym 120781 soc.spimemio.xfer.count_SB_DFFESR_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2[2]
.sym 120782 soc.spimemio.xfer_io1_do_SB_LUT4_O_I2[0]
.sym 120783 soc.spimemio.xfer.xfer_ddr
.sym 120784 soc.spimemio.xfer_clk
.sym 120785 soc.spimemio.xfer.dummy_count[0]
.sym 120786 soc.spimemio.xfer.dummy_count[1]
.sym 120787 soc.spimemio.xfer.dummy_count[2]
.sym 120788 soc.spimemio.xfer.dummy_count[3]
.sym 120790 soc.spimemio.config_qspi_SB_LUT4_I0_O[1]
.sym 120791 soc.spimemio.xfer_io0_do_SB_LUT4_O_I2[3]
.sym 120792 soc.spimemio.xfer_resetn
.sym 120793 soc.spimemio.din_data[0]
.sym 120799 soc.spimemio.xfer_io0_do_SB_LUT4_O_I2[0]
.sym 120800 soc.spimemio.xfer_io1_do_SB_LUT4_O_I2[0]
.sym 120801 soc.spimemio.xfer_io1_do_SB_LUT4_O_I2[0]
.sym 120802 soc.spimemio.xfer.obuffer[2]
.sym 120803 soc.spimemio.xfer.obuffer[3]
.sym 120804 soc.spimemio.xfer_io0_do_SB_LUT4_O_I2[0]
.sym 120806 soc.spimemio.din_data[2]
.sym 120807 soc.spimemio.xfer.obuffer_SB_DFFE_Q_5_D_SB_LUT4_O_I2[1]
.sym 120808 soc.spimemio.config_qspi_SB_LUT4_I0_O[1]
.sym 120809 soc.spimemio.xfer_io1_do_SB_LUT4_O_I2[0]
.sym 120810 soc.spimemio.xfer.obuffer[1]
.sym 120811 soc.spimemio.xfer.obuffer[2]
.sym 120812 soc.spimemio.xfer_io0_do_SB_LUT4_O_I2[0]
.sym 120815 soc.spimemio.xfer.next_fetch_SB_LUT4_O_I2[0]
.sym 120816 soc.spimemio.xfer_io0_do_SB_LUT4_O_I2[3]
.sym 120818 soc.spimemio.din_data[3]
.sym 120819 soc.spimemio.xfer.obuffer_SB_DFFE_Q_4_D_SB_LUT4_O_I2[1]
.sym 120820 soc.spimemio.config_qspi_SB_LUT4_I0_O[1]
.sym 120821 soc.spimemio.xfer_io0_do_SB_LUT4_O_I2[0]
.sym 120822 soc.spimemio.xfer.obuffer[0]
.sym 120823 soc.spimemio.din_data[1]
.sym 120824 soc.spimemio.config_qspi_SB_LUT4_I0_O[1]
.sym 120826 soc.spimemio.xfer.obuffer[0]
.sym 120827 soc.spimemio.xfer_io1_do_SB_LUT4_O_I2[0]
.sym 120828 soc.spimemio.xfer.obuffer_SB_DFFE_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I3[2]
.sym 120829 soc.spimemio.xfer_io1_do_SB_LUT4_O_I2[0]
.sym 120830 soc.spimemio.xfer.obuffer[0]
.sym 120831 soc.spimemio.xfer.obuffer[1]
.sym 120832 soc.spimemio.xfer_io0_do_SB_LUT4_O_I2[0]
.sym 120847 soc.spimemio.xfer_resetn
.sym 120848 soc.spimemio.xfer.xfer_ddr
.sym 120853 soc.spimemio.xfer.fetch
.sym 120857 soc.spimemio.xfer.last_fetch
.sym 120858 soc.spimemio.xfer.next_fetch
.sym 120859 soc.spimemio.xfer.fetch
.sym 120860 soc.spimemio.xfer.xfer_ddr_q
.sym 120865 $PACKER_VCC_NET
.sym 120886 soc.spimemio.config_qspi_SB_LUT4_I0_O[1]
.sym 120887 soc.spimemio.config_qspi_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_O_4_I2_SB_LUT4_O_1_I2[0]
.sym 120888 soc.spimemio.din_ddr_SB_LUT4_I0_I3[2]
.sym 120897 soc.spimemio.config_qspi_SB_LUT4_I0_O[2]
.sym 120898 iomem_addr[5]
.sym 120899 soc.spimemio.config_qspi_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_O_4_I2_SB_LUT4_O_1_I2[0]
.sym 120900 soc.spimemio.config_qspi_SB_LUT4_I0_O[1]
.sym 120901 iomem_addr[10]
.sym 120902 soc.spimemio.config_qspi_SB_LUT4_I1_O[1]
.sym 120903 soc.spimemio.config_qspi_SB_LUT4_I1_O[2]
.sym 120904 soc.spimemio.config_qspi_SB_LUT4_I1_O[3]
.sym 120913 soc.spimemio.config_qspi_SB_LUT4_I1_O[1]
.sym 120914 iomem_addr[13]
.sym 120915 soc.spimemio.config_qspi_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_O_2_I2[2]
.sym 120916 soc.spimemio.config_qspi_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_O_2_I2[3]
.sym 120917 soc.spimemio.config_qspi_SB_LUT4_I0_O[2]
.sym 120918 iomem_addr[2]
.sym 120919 soc.spimemio.config_qspi_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_O_4_I2_SB_LUT4_O_1_I2[0]
.sym 120920 soc.spimemio.config_qspi_SB_LUT4_I0_O[1]
.sym 120930 soc.spimemio.rd_addr[2]
.sym 120935 soc.spimemio.rd_addr[3]
.sym 120936 soc.spimemio.rd_addr[2]
.sym 120939 soc.spimemio.rd_addr[4]
.sym 120940 soc.spimemio.rd_valid_SB_LUT4_I3_I0_SB_LUT4_O_I0[2]
.sym 120943 soc.spimemio.rd_addr[5]
.sym 120944 soc.spimemio.rd_valid_SB_LUT4_I3_I0_SB_LUT4_O_I0[3]
.sym 120947 soc.spimemio.rd_addr[6]
.sym 120948 soc.spimemio.rd_valid_SB_LUT4_I3_I0_SB_LUT4_O_I0[4]
.sym 120951 soc.spimemio.rd_addr[7]
.sym 120952 soc.spimemio.rd_valid_SB_LUT4_I3_I0_SB_LUT4_O_I0[5]
.sym 120955 soc.spimemio.rd_addr[8]
.sym 120956 soc.spimemio.rd_valid_SB_LUT4_I3_I0_SB_LUT4_O_I0[6]
.sym 120959 soc.spimemio.rd_addr[9]
.sym 120960 soc.spimemio.rd_valid_SB_LUT4_I3_I0_SB_LUT4_O_I0[7]
.sym 120963 soc.spimemio.rd_addr[10]
.sym 120964 soc.spimemio.rd_valid_SB_LUT4_I3_I0_SB_LUT4_O_I0[8]
.sym 120967 soc.spimemio.rd_addr[11]
.sym 120968 soc.spimemio.rd_valid_SB_LUT4_I3_I0_SB_LUT4_O_I0[9]
.sym 120971 soc.spimemio.rd_addr[12]
.sym 120972 soc.spimemio.rd_valid_SB_LUT4_I3_I0_SB_LUT4_O_I0[10]
.sym 120975 soc.spimemio.rd_addr[13]
.sym 120976 soc.spimemio.rd_valid_SB_LUT4_I3_I0_SB_LUT4_O_I0[11]
.sym 120979 soc.spimemio.rd_addr[14]
.sym 120980 soc.spimemio.rd_valid_SB_LUT4_I3_I0_SB_LUT4_O_I0[12]
.sym 120983 soc.spimemio.rd_addr[15]
.sym 120984 soc.spimemio.rd_valid_SB_LUT4_I3_I0_SB_LUT4_O_I0[13]
.sym 120987 soc.spimemio.rd_addr[16]
.sym 120988 soc.spimemio.rd_valid_SB_LUT4_I3_I0_SB_LUT4_O_I0[14]
.sym 120991 soc.spimemio.rd_addr[17]
.sym 120992 soc.spimemio.rd_valid_SB_LUT4_I3_I0_SB_LUT4_O_I0[15]
.sym 120995 soc.spimemio.rd_addr[18]
.sym 120996 soc.spimemio.rd_valid_SB_LUT4_I3_I0_SB_LUT4_O_I0[16]
.sym 120999 soc.spimemio.rd_addr[19]
.sym 121000 soc.spimemio.rd_valid_SB_LUT4_I3_I0_SB_LUT4_O_I0[17]
.sym 121003 soc.spimemio.rd_addr[20]
.sym 121004 soc.spimemio.rd_valid_SB_LUT4_I3_I0_SB_LUT4_O_I0[18]
.sym 121007 soc.spimemio.rd_addr[21]
.sym 121008 soc.spimemio.rd_valid_SB_LUT4_I3_I0_SB_LUT4_O_I0[19]
.sym 121011 soc.spimemio.rd_addr[22]
.sym 121012 soc.spimemio.rd_valid_SB_LUT4_I3_I0_SB_LUT4_O_I0[20]
.sym 121015 soc.spimemio.rd_addr[23]
.sym 121016 soc.spimemio.rd_valid_SB_LUT4_I3_I0_SB_LUT4_O_I0[21]
.sym 121020 $nextpnr_ICESTORM_LC_52$I3
.sym 121021 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[20]
.sym 121022 iomem_addr[22]
.sym 121023 iomem_addr[19]
.sym 121024 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[17]
.sym 121026 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[2]
.sym 121027 iomem_addr[4]
.sym 121028 soc.spimemio.rd_inc
.sym 121030 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[4]
.sym 121031 iomem_addr[6]
.sym 121032 soc.spimemio.rd_inc
.sym 121033 soc.spimemio.rd_addr[18]
.sym 121034 iomem_addr[18]
.sym 121035 soc.spimemio.rd_addr[16]
.sym 121036 iomem_addr[16]
.sym 121037 iomem_addr[22]
.sym 121038 soc.spimemio.rd_addr[22]
.sym 121039 soc.spimemio.rd_addr[20]
.sym 121040 iomem_addr[20]
.sym 121041 soc.spimemio.rd_valid_SB_LUT4_I3_2_I1[0]
.sym 121042 soc.spimemio.rd_valid_SB_LUT4_I3_2_I1[1]
.sym 121043 soc.spimemio.rd_valid_SB_LUT4_I3_2_I1[2]
.sym 121044 soc.spimemio.rd_valid_SB_LUT4_I3_2_I1[3]
.sym 121046 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[9]
.sym 121047 iomem_addr[11]
.sym 121048 soc.spimemio.rd_inc
.sym 121049 soc.spimemio.rd_addr[6]
.sym 121050 iomem_addr[6]
.sym 121051 soc.spimemio.rd_valid_SB_LUT4_I3_2_I1[0]
.sym 121052 soc.spimemio.rd_valid_SB_LUT4_I3_2_I1[3]
.sym 121054 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[6]
.sym 121055 iomem_addr[8]
.sym 121056 soc.spimemio.rd_inc
.sym 121057 soc.spimemio.dout_data[1]
.sym 121065 soc.spimemio.dout_data[0]
.sym 121077 soc.spimemio.dout_data[2]
.sym 121094 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[19]
.sym 121095 iomem_addr[21]
.sym 121096 soc.spimemio.rd_inc
.sym 121101 soc.spimemio.buffer[8]
.sym 121110 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[17]
.sym 121111 iomem_addr[19]
.sym 121112 soc.spimemio.rd_inc
.sym 121150 soc.simpleuart.send_dummy_SB_LUT4_I3_O[0]
.sym 121151 soc.simpleuart.send_bitcnt[0]
.sym 121152 soc.simpleuart.send_dummy_SB_LUT4_I3_O[2]
.sym 121154 soc.simpleuart.send_bitcnt[0]
.sym 121158 soc.simpleuart.send_bitcnt[1]
.sym 121159 $PACKER_VCC_NET
.sym 121162 $PACKER_VCC_NET
.sym 121164 $nextpnr_ICESTORM_LC_49$I3
.sym 121166 soc.simpleuart.send_bitcnt[2]
.sym 121167 $PACKER_VCC_NET
.sym 121169 soc.simpleuart.send_dummy_SB_LUT4_I3_O[0]
.sym 121170 soc.simpleuart.send_bitcnt[3]
.sym 121171 soc.simpleuart.send_dummy_SB_LUT4_I3_O[2]
.sym 121172 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 121173 soc.simpleuart.send_dummy_SB_LUT4_I3_O[0]
.sym 121174 soc.simpleuart.send_bitcnt[2]
.sym 121175 soc.simpleuart.send_dummy_SB_LUT4_I3_O[2]
.sym 121176 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 121177 soc.simpleuart.send_dummy_SB_LUT4_I3_O[0]
.sym 121178 soc.simpleuart.send_bitcnt[1]
.sym 121179 soc.simpleuart.send_dummy_SB_LUT4_I3_O[2]
.sym 121180 soc.simpleuart.send_bitcnt[0]
.sym 121181 soc.simpleuart.send_bitcnt[0]
.sym 121182 soc.simpleuart.send_bitcnt[1]
.sym 121183 soc.simpleuart.send_bitcnt[2]
.sym 121184 soc.simpleuart.send_bitcnt[3]
.sym 121255 soc.cpu.mem_la_firstword_xfer_SB_LUT4_I3_O[2]
.sym 121256 soc.cpu.mem_la_firstword_xfer_SB_LUT4_I3_O[3]
.sym 121257 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_6_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O[2]
.sym 121284 soc.cpu.mem_la_firstword_xfer_SB_LUT4_I3_O[3]
.sym 121285 soc.cpu.mem_la_read_SB_LUT4_O_I2[0]
.sym 121286 soc.cpu.mem_la_firstword_xfer_SB_LUT4_I3_O[2]
.sym 121287 soc.cpu.mem_la_firstword_xfer_SB_LUT4_I3_O[3]
.sym 121288 soc.cpu.mem_state_SB_DFFESR_Q_E_SB_LUT4_O_I3[3]
.sym 121290 soc.cpu.mem_la_firstword_xfer_SB_LUT4_I3_O[3]
.sym 121291 soc.cpu.mem_do_rdata_SB_LUT4_I0_O[1]
.sym 121292 soc.cpu.mem_do_rdata_SB_LUT4_I0_O[2]
.sym 121293 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_6_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O[2]
.sym 121294 soc.cpu.instr_sll_SB_LUT4_I1_O_SB_LUT4_I0_O[1]
.sym 121295 soc.cpu.mem_la_firstword_xfer_SB_LUT4_I3_O[2]
.sym 121296 soc.cpu.prefetched_high_word_SB_DFFESR_Q_R[3]
.sym 121297 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_6_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O[1]
.sym 121302 soc.cpu.mem_do_rdata_SB_LUT4_I0_O[2]
.sym 121303 soc.cpu.mem_do_rdata_SB_LUT4_I0_O[1]
.sym 121304 flash_io0_oe_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O[3]
.sym 121307 soc.cpu.clear_prefetched_high_word
.sym 121308 soc.cpu.trap
.sym 121311 soc.cpu.mem_valid_SB_DFFESR_Q_E_SB_LUT4_O_I0_SB_LUT4_O_1_I2[0]
.sym 121312 soc.cpu.mem_la_firstword_xfer_SB_LUT4_I3_O[3]
.sym 121321 flash_io0_oe_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O[3]
.sym 121322 soc.cpu.mem_do_rdata_SB_LUT4_I0_O[1]
.sym 121323 soc.cpu.mem_do_rdata_SB_LUT4_I0_O[2]
.sym 121324 soc.cpu.mem_do_rdata_SB_LUT4_I0_O[3]
.sym 121329 soc.cpu.instr_sll_SB_LUT4_I1_O_SB_LUT4_I0_O[1]
.sym 121330 soc.cpu.instr_sh_SB_LUT4_I1_1_O[0]
.sym 121331 soc.cpu.mem_state_SB_DFFESR_Q_D_SB_LUT4_O_I1[2]
.sym 121332 soc.cpu.mem_do_prefetch_SB_LUT4_I3_1_O[1]
.sym 121333 soc.cpu.clear_prefetched_high_word
.sym 121343 soc.cpu.mem_do_rdata_SB_LUT4_I0_O[1]
.sym 121344 soc.cpu.mem_do_rdata_SB_LUT4_I0_O[2]
.sym 121389 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[2]
.sym 121401 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[3]
.sym 121409 soc.cpu.mem_rdata_q_SB_DFF_Q_3_D_SB_LUT4_O_I1[0]
.sym 121410 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O[3]
.sym 121411 soc.cpu.mem_rdata_q_SB_DFF_Q_19_D_SB_LUT4_O_I2[0]
.sym 121412 soc.cpu.mem_rdata_q_SB_DFF_Q_1_D_SB_LUT4_O_I3[0]
.sym 121414 soc.cpu.decoded_imm_j_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 121415 soc.cpu.mem_rdata_q_SB_DFF_Q_5_D_SB_LUT4_O_I2[1]
.sym 121416 soc.cpu.mem_rdata_q_SB_DFF_Q_5_D_SB_LUT4_O_I2[2]
.sym 121418 soc.cpu.latched_is_lb_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_6_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_I1_O[0]
.sym 121419 soc.cpu.mem_rdata_latched_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_I3_O[0]
.sym 121420 flash_io0_oe_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O[3]
.sym 121429 soc.cpu.mem_rdata_q_SB_DFF_Q_1_D_SB_LUT4_O_I3[0]
.sym 121430 soc.cpu.decoded_imm_j_SB_DFFE_Q_D_SB_LUT4_O_I1[1]
.sym 121431 soc.cpu.decoded_rs1_SB_DFFE_Q_1_D_SB_LUT4_O_I2[0]
.sym 121432 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1[1]
.sym 121441 soc.cpu.decoded_rs1_SB_DFFE_Q_1_D_SB_LUT4_O_I2[0]
.sym 121442 soc.cpu.mem_rdata_q_SB_DFF_Q_3_D_SB_LUT4_O_I2[1]
.sym 121443 soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_I2_I3_SB_LUT4_I2_O[2]
.sym 121444 soc.cpu.mem_rdata_q_SB_DFF_Q_3_D_SB_LUT4_O_I2[3]
.sym 121445 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O[2]
.sym 121446 soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I1[3]
.sym 121447 soc.cpu.mem_rdata_q_SB_DFF_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 121448 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O[3]
.sym 121449 soc.cpu.decoded_rs1_SB_DFFE_Q_1_D_SB_LUT4_O_I2[0]
.sym 121450 soc.cpu.mem_rdata_q_SB_DFF_Q_6_D_SB_LUT4_O_I0_SB_LUT4_O_I1[2]
.sym 121451 soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_I2_I3_SB_LUT4_I2_O[2]
.sym 121452 soc.cpu.mem_rdata_q_SB_DFF_Q_6_D_SB_LUT4_O_I0_SB_LUT4_O_I2[3]
.sym 121453 soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O[0]
.sym 121454 soc.cpu.mem_rdata_q_SB_DFF_Q_1_D_SB_LUT4_O_I3_SB_LUT4_I0_O[1]
.sym 121455 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_I3[0]
.sym 121456 soc.cpu.mem_rdata_q_SB_DFF_Q_1_D_SB_LUT4_O_I3_SB_LUT4_I0_O[3]
.sym 121458 soc.cpu.decoded_rs1_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 121459 soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_I2_I3_SB_LUT4_I2_O[2]
.sym 121460 soc.cpu.mem_rdata_q_SB_DFF_Q_19_D_SB_LUT4_O_I2[0]
.sym 121461 soc.cpu.decoded_imm_j_SB_DFFE_Q_19_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I2[0]
.sym 121462 soc.cpu.decoded_imm_j_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.sym 121463 soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I1[3]
.sym 121464 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O[2]
.sym 121465 soc.cpu.mem_rdata_q_SB_DFF_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0[0]
.sym 121466 soc.cpu.decoded_rs1_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 121467 soc.cpu.mem_rdata_q_SB_DFF_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0[2]
.sym 121468 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O[0]
.sym 121469 soc.cpu.mem_rdata_q_SB_DFF_Q_6_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 121470 soc.cpu.decoded_rs2_SB_DFFE_Q_4_D_SB_LUT4_O_I3[2]
.sym 121471 soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I1[3]
.sym 121472 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O[2]
.sym 121473 soc.cpu.mem_rdata_q_SB_DFF_Q_6_D_SB_LUT4_O_I0[0]
.sym 121474 soc.cpu.decoded_rs1_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 121475 soc.cpu.mem_rdata_q_SB_DFF_Q_6_D_SB_LUT4_O_I0[2]
.sym 121476 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O[0]
.sym 121477 soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O[0]
.sym 121478 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_I3[0]
.sym 121479 soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O[2]
.sym 121480 soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O[3]
.sym 121482 flash_io0_oe_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O[3]
.sym 121483 soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I2[1]
.sym 121484 soc.cpu.instr_lh_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 121485 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O[2]
.sym 121486 soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 121487 soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 121488 soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I1[3]
.sym 121490 soc.cpu.decoded_rs1_SB_DFFE_Q_1_D_SB_LUT4_O_I2[0]
.sym 121491 soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2[1]
.sym 121492 soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_I2_I3_SB_LUT4_I2_O[2]
.sym 121495 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O[3]
.sym 121496 soc.cpu.mem_rdata_q_SB_DFF_Q_17_D_SB_LUT4_O_I2_SB_LUT4_O_I3[1]
.sym 121499 soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3[1]
.sym 121500 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_I3[0]
.sym 121501 soc.cpu.decoded_rd_SB_DFFE_Q_2_D_SB_LUT4_O_I3[1]
.sym 121502 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O[2]
.sym 121503 soc.cpu.mem_rdata_q_SB_DFF_Q_17_D_SB_LUT4_O_I2[2]
.sym 121504 soc.cpu.mem_rdata_q_SB_DFF_Q_17_D_SB_LUT4_O_I2[3]
.sym 121505 soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2[0]
.sym 121506 soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2[1]
.sym 121507 soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2[2]
.sym 121508 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O[0]
.sym 121509 soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I2_O[0]
.sym 121510 soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I2_O[1]
.sym 121511 soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I2_O[2]
.sym 121512 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O[0]
.sym 121514 soc.cpu.instr_lh_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 121515 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O[1]
.sym 121516 flash_io0_oe_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O[3]
.sym 121518 soc.cpu.decoded_imm_j_SB_DFFE_Q_D_SB_LUT4_O_I1[1]
.sym 121519 soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I2[1]
.sym 121520 soc.cpu.mem_rdata_q_SB_DFF_Q_17_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0[3]
.sym 121521 soc.cpu.mem_rdata_q_SB_DFF_Q_17_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0[0]
.sym 121522 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O[0]
.sym 121523 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1[2]
.sym 121524 soc.cpu.mem_rdata_q_SB_DFF_Q_17_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0[3]
.sym 121525 soc.cpu.mem_rdata_q_SB_DFF_Q_19_D_SB_LUT4_O_I2[0]
.sym 121526 soc.cpu.mem_rdata_q_SB_DFF_Q_6_D_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 121527 soc.cpu.mem_rdata_q_SB_DFF_Q_6_D_SB_LUT4_O_I0_SB_LUT4_O_I1[2]
.sym 121528 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O[0]
.sym 121529 soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_I2[0]
.sym 121530 soc.cpu.decoded_rs2_SB_DFFE_Q_1_D_SB_LUT4_O_I3[3]
.sym 121531 soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_I2[2]
.sym 121532 soc.cpu.decoded_rs1_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 121535 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1[1]
.sym 121536 soc.cpu.decoded_imm_j_SB_DFFE_Q_D_SB_LUT4_O_I1[1]
.sym 121538 soc.cpu.instr_rdcycle_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I2[3]
.sym 121539 soc.cpu.decoded_imm_j_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I0[2]
.sym 121540 flash_io0_oe_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O[3]
.sym 121543 soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3[0]
.sym 121544 soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3[1]
.sym 121545 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I0_O[2]
.sym 121546 soc.cpu.decoded_rs2_SB_DFFE_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I2[1]
.sym 121547 soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2[2]
.sym 121548 soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3[0]
.sym 121550 soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[0]
.sym 121551 soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_I3_O[2]
.sym 121552 soc.cpu.mem_rdata_q_SB_DFF_Q_22_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0[1]
.sym 121554 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I0_O[1]
.sym 121555 soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 121556 soc.cpu.decoded_imm_j_SB_DFFE_Q_D_SB_LUT4_O_I1[1]
.sym 121559 soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[0]
.sym 121560 soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2[0]
.sym 121563 soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 121564 soc.cpu.decoded_imm_j_SB_DFFE_Q_19_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I2[2]
.sym 121566 soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_I3_O[2]
.sym 121567 soc.cpu.mem_rdata_q_SB_DFF_Q_22_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0[1]
.sym 121568 soc.cpu.mem_rdata_q_SB_DFF_Q_17_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0[0]
.sym 121569 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1[2]
.sym 121570 soc.cpu.mem_rdata_q_SB_DFF_Q_20_D_SB_LUT4_O_I1[1]
.sym 121571 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O[0]
.sym 121572 soc.cpu.mem_rdata_q_SB_DFF_Q_20_D_SB_LUT4_O_I1[3]
.sym 121574 soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I1[0]
.sym 121575 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O[0]
.sym 121576 soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I1[2]
.sym 121578 flash_io0_oe_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O[3]
.sym 121579 soc.cpu.mem_rdata_q_SB_DFF_Q_22_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0[0]
.sym 121580 flash_io3_oe_SB_LUT4_I0_O_SB_LUT4_I0_O[0]
.sym 121582 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1[1]
.sym 121583 soc.cpu.mem_rdata_q_SB_DFF_Q_20_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3[1]
.sym 121584 soc.cpu.mem_rdata_q_SB_DFF_Q_20_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3[2]
.sym 121585 soc.cpu.decoded_imm_j_SB_DFFE_Q_19_D_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 121586 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3[2]
.sym 121587 soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 121588 soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 121591 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[3]
.sym 121592 soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 121594 flash_io3_oe_SB_LUT4_I0_O_SB_LUT4_I0_O[0]
.sym 121595 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1[1]
.sym 121596 flash_io0_oe_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O[3]
.sym 121599 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O[1]
.sym 121600 soc.cpu.decoded_imm_j_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I0[2]
.sym 121609 soc.cpu.decoded_imm_j_SB_DFFE_Q_16_D_SB_LUT4_O_I1[2]
.sym 121610 soc.cpu.mem_rdata_q_SB_DFF_Q_21_D_SB_LUT4_O_I1[1]
.sym 121611 soc.cpu.decoder_pseudo_trigger_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O[0]
.sym 121612 soc.cpu.mem_rdata_q_SB_DFF_Q_21_D_SB_LUT4_O_I1[3]
.sym 121614 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O[0]
.sym 121615 soc.cpu.decoded_rs1_SB_DFFE_Q_1_D_SB_LUT4_O_I2[0]
.sym 121616 flash_io0_oe_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O[3]
.sym 121618 flash_io0_oe_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O[3]
.sym 121619 soc.cpu.mem_rdata_q_SB_DFF_Q_22_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0[0]
.sym 121620 flash_io2_oe_SB_LUT4_I0_O_SB_LUT4_I0_O[0]
.sym 121630 soc.cpu.decoded_rs1_SB_DFFE_Q_1_D_SB_LUT4_O_I2[0]
.sym 121631 soc.cpu.mem_rdata_q_SB_DFF_Q_20_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3[1]
.sym 121632 soc.cpu.mem_rdata_q_SB_DFF_Q_21_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2[2]
.sym 121744 soc.spimemio.xfer_clk
.sym 121746 soc.spimemio.xfer.dummy_count[0]
.sym 121747 soc.spimemio.xfer.dummy_count_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_3_I2[0]
.sym 121748 $PACKER_VCC_NET
.sym 121749 soc.spimemio.din_rd
.sym 121750 soc.spimemio.din_data[0]
.sym 121751 soc.spimemio.xfer.dummy_count_SB_DFFESR_Q_D_SB_LUT4_O_I2[0]
.sym 121752 soc.spimemio.config_qspi_SB_LUT4_I0_O[1]
.sym 121762 soc.spimemio.xfer.dummy_count[0]
.sym 121763 soc.spimemio.xfer.dummy_count_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_3_I2[0]
.sym 121766 soc.spimemio.xfer.dummy_count[1]
.sym 121767 $PACKER_VCC_NET
.sym 121768 soc.spimemio.xfer.dummy_count_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_3_I2_SB_CARRY_I1_CO[1]
.sym 121770 soc.spimemio.xfer.dummy_count[2]
.sym 121771 $PACKER_VCC_NET
.sym 121772 soc.spimemio.xfer.dummy_count_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_3_I2_SB_CARRY_I1_CO[2]
.sym 121774 soc.spimemio.xfer.dummy_count[3]
.sym 121775 $PACKER_VCC_NET
.sym 121776 soc.spimemio.xfer.dummy_count_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_3_I2_SB_CARRY_I1_CO[3]
.sym 121777 soc.spimemio.din_data[1]
.sym 121778 soc.spimemio.din_rd
.sym 121779 soc.spimemio.xfer.dummy_count_SB_DFFESR_Q_D_SB_LUT4_O_I2[1]
.sym 121780 soc.spimemio.config_qspi_SB_LUT4_I0_O[1]
.sym 121785 soc.spimemio.din_data[3]
.sym 121786 soc.spimemio.din_rd
.sym 121787 soc.spimemio.xfer.dummy_count_SB_DFFESR_Q_D_SB_LUT4_O_I2[3]
.sym 121788 soc.spimemio.config_qspi_SB_LUT4_I0_O[1]
.sym 121789 soc.spimemio.din_data[2]
.sym 121790 soc.spimemio.din_rd
.sym 121791 soc.spimemio.xfer.dummy_count_SB_DFFESR_Q_D_SB_LUT4_O_I2[2]
.sym 121792 soc.spimemio.config_qspi_SB_LUT4_I0_O[1]
.sym 121813 soc.spimemio.xfer.next_fetch
.sym 121845 soc.spimemio.xfer.xfer_ddr
.sym 121933 iomem_addr[22]
.sym 121934 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[20]
.sym 121935 iomem_addr[16]
.sym 121936 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[14]
.sym 121974 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[18]
.sym 121975 iomem_addr[20]
.sym 121976 soc.spimemio.rd_inc
.sym 121978 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[14]
.sym 121979 iomem_addr[16]
.sym 121980 soc.spimemio.rd_inc
.sym 121982 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I1[20]
.sym 121983 iomem_addr[22]
.sym 121984 soc.spimemio.rd_inc
.sym 121986 soc.simpleuart.send_pattern[7]
.sym 121987 iomem_wdata[5]
.sym 121988 soc.simpleuart.send_dummy_SB_LUT4_I3_O[0]
.sym 121990 soc.simpleuart.send_pattern[5]
.sym 121991 iomem_wdata[3]
.sym 121992 soc.simpleuart.send_dummy_SB_LUT4_I3_O[0]
.sym 121994 soc.simpleuart.send_pattern[8]
.sym 121995 iomem_wdata[6]
.sym 121996 soc.simpleuart.send_dummy_SB_LUT4_I3_O[0]
.sym 121999 iomem_addr[20]
.sym 122000 soc.spimemio.rd_addr[20]
.sym 122002 soc.simpleuart.send_pattern[3]
.sym 122003 iomem_wdata[1]
.sym 122004 soc.simpleuart.send_dummy_SB_LUT4_I3_O[0]
.sym 122006 soc.simpleuart.send_pattern[4]
.sym 122007 iomem_wdata[2]
.sym 122008 soc.simpleuart.send_dummy_SB_LUT4_I3_O[0]
.sym 122010 soc.simpleuart.send_pattern[2]
.sym 122011 iomem_wdata[0]
.sym 122012 soc.simpleuart.send_dummy_SB_LUT4_I3_O[0]
.sym 122014 soc.simpleuart.send_pattern[6]
.sym 122015 iomem_wdata[4]
.sym 122016 soc.simpleuart.send_dummy_SB_LUT4_I3_O[0]
.sym 122019 soc.simpleuart.send_dummy_SB_LUT4_I3_O[0]
.sym 122020 soc.simpleuart.send_pattern[1]
.sym 122273 soc.cpu.instr_sh_SB_LUT4_I1_1_O[0]
.sym 122274 soc.cpu.mem_state_SB_DFFESR_Q_D_SB_LUT4_O_I1[1]
.sym 122275 soc.cpu.mem_do_rdata_SB_LUT4_I0_O[2]
.sym 122276 soc.cpu.mem_do_rdata_SB_LUT4_I0_O[1]
.sym 122285 soc.cpu.instr_sh_SB_LUT4_I1_1_O[0]
.sym 122286 soc.cpu.mem_state_SB_DFFESR_Q_D_SB_LUT4_O_I1[1]
.sym 122287 soc.cpu.mem_do_rdata_SB_LUT4_I0_O[2]
.sym 122288 soc.cpu.mem_do_rdata_SB_LUT4_I0_O[1]
.sym 122431 soc.cpu.decoded_imm_j_SB_DFFE_Q_D_SB_LUT4_O_I1[1]
.sym 122432 soc.cpu.mem_rdata_q_SB_DFF_Q_1_D_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_O_I2[2]
.sym 122595 soc.spimemio.valid_SB_LUT4_O_I0_SB_LUT4_I3_O[0]
.sym 122596 iomem_wstrb[2]
.sym 122601 soc.memory.rdata_0[31]
.sym 122602 soc.memory.rdata_1[31]
.sym 122603 iomem_addr[16]
.sym 122604 flash_clk_SB_LUT4_I1_I2[3]
.sym 122605 soc.memory.rdata_0[18]
.sym 122606 soc.memory.rdata_1[18]
.sym 122607 iomem_addr[16]
.sym 122608 flash_clk_SB_LUT4_I1_I2[3]
.sym 122613 soc.memory.rdata_0[25]
.sym 122614 soc.memory.rdata_1[25]
.sym 122615 iomem_addr[16]
.sym 122616 flash_clk_SB_LUT4_I1_I2[3]
.sym 122619 soc.spimemio.valid_SB_LUT4_O_I0_SB_LUT4_I3_O[0]
.sym 122620 iomem_wstrb[3]
.sym 122621 soc.memory.rdata_0[30]
.sym 122622 soc.memory.rdata_1[30]
.sym 122623 iomem_addr[16]
.sym 122624 flash_clk_SB_LUT4_I1_I2[3]
.sym 123555 soc.memory.wen[2]
.sym 123556 soc.memory.wen[3]
.sym 123557 soc.memory.rdata_0[16]
.sym 123558 soc.memory.rdata_1[16]
.sym 123559 iomem_addr[16]
.sym 123560 flash_clk_SB_LUT4_I1_I2[3]
.sym 123561 soc.memory.rdata_0[24]
.sym 123562 soc.memory.rdata_1[24]
.sym 123563 iomem_addr[16]
.sym 123564 flash_clk_SB_LUT4_I1_I2[3]
.sym 123565 soc.memory.rdata_0[22]
.sym 123566 soc.memory.rdata_1[22]
.sym 123567 iomem_addr[16]
.sym 123568 flash_clk_SB_LUT4_I1_I2[3]
.sym 123569 soc.memory.rdata_0[20]
.sym 123570 soc.memory.rdata_1[20]
.sym 123571 iomem_addr[16]
.sym 123572 flash_clk_SB_LUT4_I1_I2[3]
.sym 123573 soc.memory.rdata_0[17]
.sym 123574 soc.memory.rdata_1[17]
.sym 123575 iomem_addr[16]
.sym 123576 flash_clk_SB_LUT4_I1_I2[3]
.sym 123577 soc.memory.rdata_0[23]
.sym 123578 soc.memory.rdata_1[23]
.sym 123579 iomem_addr[16]
.sym 123580 flash_clk_SB_LUT4_I1_I2[3]
.sym 123581 soc.memory.rdata_0[27]
.sym 123582 soc.memory.rdata_1[27]
.sym 123583 iomem_addr[16]
.sym 123584 flash_clk_SB_LUT4_I1_I2[3]
.sym 123597 soc.memory.rdata_0[28]
.sym 123598 soc.memory.rdata_1[28]
.sym 123599 iomem_addr[16]
.sym 123600 flash_clk_SB_LUT4_I1_I2[3]
.sym 123601 soc.memory.rdata_0[29]
.sym 123602 soc.memory.rdata_1[29]
.sym 123603 iomem_addr[16]
.sym 123604 flash_clk_SB_LUT4_I1_I2[3]
.sym 123605 soc.memory.rdata_0[26]
.sym 123606 soc.memory.rdata_1[26]
.sym 123607 iomem_addr[16]
.sym 123608 flash_clk_SB_LUT4_I1_I2[3]
.sym 123609 soc.memory.rdata_0[21]
.sym 123610 soc.memory.rdata_1[21]
.sym 123611 iomem_addr[16]
.sym 123612 flash_clk_SB_LUT4_I1_I2[3]
.sym 123613 soc.memory.rdata_0[19]
.sym 123614 soc.memory.rdata_1[19]
.sym 123615 iomem_addr[16]
.sym 123616 flash_clk_SB_LUT4_I1_I2[3]
