Analysis & Synthesis report for ProjetoHARD
Fri Oct 26 01:58:02 2018
Quartus II Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. State Machine - |Div|estado
  9. Registers Removed During Synthesis
 10. General Register Statistics
 11. Multiplexer Restructuring Statistics (Restructuring Performed)
 12. Parameter Settings for User Entity Instance: Top-level Entity: |Div
 13. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                 ;
+-------------------------------+----------------------------------------------+
; Analysis & Synthesis Status   ; Successful - Fri Oct 26 01:58:02 2018        ;
; Quartus II Version            ; 9.1 Build 350 03/24/2010 SP 2 SJ Web Edition ;
; Revision Name                 ; ProjetoHARD                                  ;
; Top-level Entity Name         ; Div                                          ;
; Family                        ; Stratix II                                   ;
; Logic utilization             ; N/A                                          ;
;     Combinational ALUTs       ; 570                                          ;
;     Dedicated logic registers ; 170                                          ;
; Total registers               ; 170                                          ;
; Total pins                    ; 132                                          ;
; Total virtual pins            ; 0                                            ;
; Total block memory bits       ; 0                                            ;
; DSP block 9-bit elements      ; 0                                            ;
; Total PLLs                    ; 0                                            ;
; Total DLLs                    ; 0                                            ;
+-------------------------------+----------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Top-level entity name                                                      ; Div                ; ProjetoHARD        ;
; Family name                                                                ; Stratix II         ; Stratix II         ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; Off                ; Off                ;
; Show Parameter Settings Tables in Synthesis Report                         ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
+----------------------------------------------------------------------------+--------------------+--------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                   ;
+----------------------------------+-----------------+------------------------+----------------------------------------------------------------------------+
; File Name with User-Entered Path ; Used in Netlist ; File Type              ; File Name with Absolute Path                                               ;
+----------------------------------+-----------------+------------------------+----------------------------------------------------------------------------+
; Div.v                            ; yes             ; User Verilog HDL File  ; D:/Downloads/AlteraQuartus91sp2Portable/quartus/bin/GitProjeto/MIPS2/Div.v ;
+----------------------------------+-----------------+------------------------+----------------------------------------------------------------------------+


+--------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                  ;
+-----------------------------------------------+--------------+
; Resource                                      ; Usage        ;
+-----------------------------------------------+--------------+
; Estimated ALUTs Used                          ; 570          ;
; Dedicated logic registers                     ; 170          ;
;                                               ;              ;
; Estimated ALUTs Unavailable                   ; 67           ;
;                                               ;              ;
; Total combinational functions                 ; 570          ;
; Combinational ALUT usage by number of inputs  ;              ;
;     -- 7 input functions                      ; 0            ;
;     -- 6 input functions                      ; 67           ;
;     -- 5 input functions                      ; 130          ;
;     -- 4 input functions                      ; 203          ;
;     -- <=3 input functions                    ; 170          ;
;                                               ;              ;
; Combinational ALUTs by mode                   ;              ;
;     -- normal mode                            ; 303          ;
;     -- extended LUT mode                      ; 0            ;
;     -- arithmetic mode                        ; 267          ;
;     -- shared arithmetic mode                 ; 0            ;
;                                               ;              ;
; Estimated ALUT/register pairs used            ; 637          ;
;                                               ;              ;
; Total registers                               ; 170          ;
;     -- Dedicated logic registers              ; 170          ;
;     -- I/O registers                          ; 0            ;
;                                               ;              ;
; Estimated ALMs:  partially or completely used ; 319          ;
;                                               ;              ;
; I/O pins                                      ; 132          ;
; Maximum fan-out node                          ; estado.WHILE ;
; Maximum fan-out                               ; 255          ;
; Total fan-out                                 ; 3090         ;
; Average fan-out                               ; 3.54         ;
+-----------------------------------------------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                           ;
+----------------------------+-------------------+--------------+-------------------+--------------+---------+-----------+-----------+------+--------------+---------------------+--------------+
; Compilation Hierarchy Node ; LC Combinationals ; LC Registers ; Block Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; DSP 36x36 ; Pins ; Virtual Pins ; Full Hierarchy Name ; Library Name ;
+----------------------------+-------------------+--------------+-------------------+--------------+---------+-----------+-----------+------+--------------+---------------------+--------------+
; |Div                       ; 570 (570)         ; 170 (170)    ; 0                 ; 0            ; 0       ; 0         ; 0         ; 132  ; 0            ; |Div                ; work         ;
+----------------------------+-------------------+--------------+-------------------+--------------+---------+-----------+-----------+------+--------------+---------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------+
; State Machine - |Div|estado                                                 ;
+----------------+------------+---------------+----------------+--------------+
; Name           ; estado.END ; estado.REPEAT ; estado.INITIAL ; estado.WHILE ;
+----------------+------------+---------------+----------------+--------------+
; estado.WHILE   ; 0          ; 0             ; 0              ; 0            ;
; estado.INITIAL ; 0          ; 0             ; 1              ; 1            ;
; estado.REPEAT  ; 0          ; 1             ; 0              ; 1            ;
; estado.END     ; 1          ; 0             ; 0              ; 1            ;
+----------------+------------+---------------+----------------+--------------+


+---------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                              ;
+----------------------------------------+----------------------------------------+
; Register name                          ; Reason for Removal                     ;
+----------------------------------------+----------------------------------------+
; A[6..7,14,17,26,29..31]                ; Merged with A[28]                      ;
; A[0..5,8..13,15..16,18..25]            ; Merged with A[27]                      ;
; A[27]                                  ; Merged with A[28]                      ;
; A[28]                                  ; Stuck at GND due to stuck port data_in ;
; estado.INITIAL                         ; Lost fanout                            ;
; estado~5                               ; Lost fanout                            ;
; estado~6                               ; Lost fanout                            ;
; Total Number of Removed Registers = 35 ;                                        ;
+----------------------------------------+----------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 170   ;
; Number of registers using Synchronous Clear  ; 64    ;
; Number of registers using Synchronous Load   ; 33    ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 68    ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                           ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------+
; 3:1                ; 4 bits    ; 8 ALUTs       ; 8 ALUTs              ; 0 ALUTs                ; Yes        ; |Div|contador[2]           ;
; 5:1                ; 64 bits   ; 192 ALUTs     ; 0 ALUTs              ; 192 ALUTs              ; Yes        ; |Div|DivHiFio[1]~reg0      ;
; 4:1                ; 32 bits   ; 64 ALUTs      ; 64 ALUTs             ; 0 ALUTs                ; Yes        ; |Div|P[44]                 ;
; 5:1                ; 31 bits   ; 93 ALUTs      ; 62 ALUTs             ; 31 ALUTs               ; Yes        ; |Div|P[7]                  ;
; 3:1                ; 2 bits    ; 4 ALUTs       ; 4 ALUTs              ; 0 ALUTs                ; No         ; |Div|estado                ;
; 3:1                ; 102 bits  ; 204 ALUTs     ; 102 ALUTs            ; 102 ALUTs              ; No         ; |Div|A                     ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------+


+---------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Top-level Entity: |Div ;
+----------------+-------+--------------------------------------------+
; Parameter Name ; Value ; Type                                       ;
+----------------+-------+--------------------------------------------+
; WHILE          ; 00    ; Unsigned Binary                            ;
; INITIAL        ; 01    ; Unsigned Binary                            ;
; REPEAT         ; 10    ; Unsigned Binary                            ;
; END            ; 11    ; Unsigned Binary                            ;
+----------------+-------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II Analysis & Synthesis
    Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition
    Info: Processing started: Fri Oct 26 01:57:57 2018
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off ProjetoHARD -c ProjetoHARD
Warning (10229): Verilog HDL Expression warning at Controle.v(2610): truncated literal to match 3 bits
Warning (10229): Verilog HDL Expression warning at Controle.v(2646): truncated literal to match 3 bits
Info: Found 1 design units, including 1 entities, in source file controle.v
    Info: Found entity 1: Controle
Info: Found 1 design units, including 1 entities, in source file j5b.v
    Info: Found entity 1: J5B
Info: Found 1 design units, including 1 entities, in source file quantidadedebits.v
    Info: Found entity 1: QuantidadeDeBits
Info: Found 1 design units, including 1 entities, in source file aluout.v
    Info: Found entity 1: ALUOut
Info: Found 1 design units, including 1 entities, in source file muxregdesl.v
    Info: Found entity 1: MuxRegDesl
Info: Found 1 design units, including 1 entities, in source file caixalui.v
    Info: Found entity 1: CaixaLui
Info: Found 1 design units, including 1 entities, in source file div.v
    Info: Found entity 1: Div
Info: Found 1 design units, including 1 entities, in source file epc.v
    Info: Found entity 1: EPC
Info: Found 1 design units, including 1 entities, in source file extensorbits1.v
    Info: Found entity 1: ExtensorBits1
Info: Found 1 design units, including 1 entities, in source file extensorsinal16.v
    Info: Found entity 1: ExtensorSinal16
Info: Found 1 design units, including 1 entities, in source file extensorsinal26.v
    Info: Found entity 1: ExtensorSinal26
Info: Found 1 design units, including 1 entities, in source file muxula1.v
    Info: Found entity 1: MuxULA1
Info: Found 1 design units, including 1 entities, in source file j20b.v
    Info: Found entity 1: J20B
Info: Found 1 design units, including 1 entities, in source file j26b.v
    Info: Found entity 1: J26B
Info: Found 1 design units, including 1 entities, in source file juncao.v
    Info: Found entity 1: Juncao
Info: Found 1 design units, including 1 entities, in source file muxwriter.v
    Info: Found entity 1: MuxWriteR
Info: Found 1 design units, including 1 entities, in source file mult.v
    Info: Found entity 1: Mult
Info: Found 1 design units, including 1 entities, in source file muxhi.v
    Info: Found entity 1: MuxHi
Info: Found 1 design units, including 1 entities, in source file muxhilo.v
    Info: Found entity 1: MuxHiLo
Info: Found 1 design units, including 1 entities, in source file muxlo.v
    Info: Found entity 1: MuxLo
Info: Found 1 design units, including 1 entities, in source file muxmdr.v
    Info: Found entity 1: MuxMDR
Info: Found 1 design units, including 1 entities, in source file muxmemoriaendereco.v
    Info: Found entity 1: MuxMemoriaEndereco
Info: Found 2 design units, including 1 entities, in source file banco_reg.vhd
    Info: Found design unit 1: Banco_reg-behavioral_arch
    Info: Found entity 1: Banco_reg
Info: Found 1 design units, including 1 entities, in source file muxpc.v
    Info: Found entity 1: MuxPC
Info: Found 1 design units, including 1 entities, in source file muxpcwritecond.v
    Info: Found entity 1: MuxPCWriteCond
Info: Found 2 design units, including 1 entities, in source file instr_reg.vhd
    Info: Found design unit 1: Instr_Reg-behavioral_arch
    Info: Found entity 1: Instr_Reg
Info: Found 3 design units, including 1 entities, in source file memoria.vhd
    Info: Found design unit 1: ram_constants
    Info: Found design unit 2: Memoria-behavioral_arch
    Info: Found entity 1: Memoria
Warning: Can't analyze file -- file MuxMemoriaEndereço.v is missing
Info: Found 1 design units, including 1 entities, in source file muxwritedata.v
    Info: Found entity 1: MUXWriteData
Info: Found 1 design units, including 1 entities, in source file muxxmemoriadado.v
    Info: Found entity 1: MuxxMemoriaDado
Info: Found 2 design units, including 1 entities, in source file regdesloc.vhd
    Info: Found design unit 1: RegDesloc-behavioral_arch
    Info: Found entity 1: RegDesloc
Info: Found 1 design units, including 1 entities, in source file pc.v
    Info: Found entity 1: PC
Info: Found 1 design units, including 1 entities, in source file pccond.v
    Info: Found entity 1: PCCond
Info: Found 2 design units, including 1 entities, in source file registrador.vhd
    Info: Found design unit 1: Registrador-behavioral_arch
    Info: Found entity 1: Registrador
Info: Found 2 design units, including 1 entities, in source file ula32.vhd
    Info: Found design unit 1: Ula32-behavioral
    Info: Found entity 1: Ula32
Info: Found 1 design units, including 1 entities, in source file shiftleft28.v
    Info: Found entity 1: ShiftLeft28
Info: Found 1 design units, including 1 entities, in source file shiftleft32.v
    Info: Found entity 1: ShiftLeft32
Warning (10229): Verilog HDL Expression warning at MuxULA2.v(14): truncated literal to match 3 bits
Info: Found 1 design units, including 1 entities, in source file muxula2.v
    Info: Found entity 1: MuxULA2
Info: Found 1 design units, including 1 entities, in source file cpu.bdf
    Info: Found entity 1: CPU
Warning: Can't analyze file -- file booth.v is missing
Info: Elaborating entity "Div" for the top level hierarchy
Warning (10230): Verilog HDL assignment warning at Div.v(68): truncated value with size 32 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at Div.v(82): truncated value with size 32 to match size of target (5)
Info (10264): Verilog HDL Case Statement information at Div.v(43): all case item expressions in this case statement are onehot
Info: 3 registers lost all their fanouts during netlist optimizations. The first 3 are displayed below.
    Info: Register "estado.INITIAL" lost all its fanouts during netlist optimizations.
    Info: Register "estado~5" lost all its fanouts during netlist optimizations.
    Info: Register "estado~6" lost all its fanouts during netlist optimizations.
Info: Implemented 797 device resources after synthesis - the final resource count might be different
    Info: Implemented 67 input pins
    Info: Implemented 65 output pins
    Info: Implemented 665 logic cells
Info: Quartus II Analysis & Synthesis was successful. 0 errors, 7 warnings
    Info: Peak virtual memory: 278 megabytes
    Info: Processing ended: Fri Oct 26 01:58:02 2018
    Info: Elapsed time: 00:00:05
    Info: Total CPU time (on all processors): 00:00:06


