INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Software/Vivado/projects/prjct_ComputerArchitecture/exp1/exp1.srcs/sources_1/ip/inst_ram/sim/inst_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Software/Vivado/projects/prjct_ComputerArchitecture/exp1/exp1.srcs/sources_1/ip/data_ram/sim/data_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Software/Vivado/projects/prjct_ComputerArchitecture/exp1/exp1.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Software/Vivado/projects/prjct_ComputerArchitecture/exp1/exp1.srcs/sources_1/new/aludec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aludec
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Software/Vivado/projects/prjct_ComputerArchitecture/exp1/exp1.srcs/sources_1/global_pred/branch_predict_global.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch_predict_global
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Software/Vivado/projects/prjct_ComputerArchitecture/exp1/exp1.srcs/sources_1/local_pred/branch_predict_local.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch_predict_local
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Software/Vivado/projects/prjct_ComputerArchitecture/exp1/exp1.srcs/sources_1/new/controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Software/Vivado/projects/prjct_ComputerArchitecture/exp1/exp1.srcs/sources_1/global_pred/datapath_global_predict.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath_global_pred
WARNING: [VRFC 10-3676] redeclaration of ansi port 'pcBranchE' is not allowed [D:/Software/Vivado/projects/prjct_ComputerArchitecture/exp1/exp1.srcs/sources_1/global_pred/datapath_global_predict.v:52]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'pcPlus4M' is not allowed [D:/Software/Vivado/projects/prjct_ComputerArchitecture/exp1/exp1.srcs/sources_1/global_pred/datapath_global_predict.v:58]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'branchM' is not allowed [D:/Software/Vivado/projects/prjct_ComputerArchitecture/exp1/exp1.srcs/sources_1/global_pred/datapath_global_predict.v:62]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'pred_takeD' is not allowed [D:/Software/Vivado/projects/prjct_ComputerArchitecture/exp1/exp1.srcs/sources_1/global_pred/datapath_global_predict.v:72]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'pred_takeM' is not allowed [D:/Software/Vivado/projects/prjct_ComputerArchitecture/exp1/exp1.srcs/sources_1/global_pred/datapath_global_predict.v:73]
INFO: [VRFC 10-2458] undeclared symbol pred_takeE, assumed default net type wire [D:/Software/Vivado/projects/prjct_ComputerArchitecture/exp1/exp1.srcs/sources_1/global_pred/datapath_global_predict.v:249]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Software/Vivado/projects/prjct_ComputerArchitecture/exp1/exp1.srcs/sources_1/local_pred/datapath_local_predict.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath_local_pred
WARNING: [VRFC 10-3676] redeclaration of ansi port 'pcBranchE' is not allowed [D:/Software/Vivado/projects/prjct_ComputerArchitecture/exp1/exp1.srcs/sources_1/local_pred/datapath_local_predict.v:52]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'pcPlus4M' is not allowed [D:/Software/Vivado/projects/prjct_ComputerArchitecture/exp1/exp1.srcs/sources_1/local_pred/datapath_local_predict.v:58]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'branchM' is not allowed [D:/Software/Vivado/projects/prjct_ComputerArchitecture/exp1/exp1.srcs/sources_1/local_pred/datapath_local_predict.v:62]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'pred_takeD' is not allowed [D:/Software/Vivado/projects/prjct_ComputerArchitecture/exp1/exp1.srcs/sources_1/local_pred/datapath_local_predict.v:72]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'pred_takeM' is not allowed [D:/Software/Vivado/projects/prjct_ComputerArchitecture/exp1/exp1.srcs/sources_1/local_pred/datapath_local_predict.v:73]
INFO: [VRFC 10-2458] undeclared symbol pred_takeE, assumed default net type wire [D:/Software/Vivado/projects/prjct_ComputerArchitecture/exp1/exp1.srcs/sources_1/local_pred/datapath_local_predict.v:268]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Software/Vivado/projects/prjct_ComputerArchitecture/exp1/exp1.srcs/sources_1/new/flopenr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopenr
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Software/Vivado/projects/prjct_ComputerArchitecture/exp1/exp1.srcs/sources_1/new/flopenrc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopenrc
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Software/Vivado/projects/prjct_ComputerArchitecture/exp1/exp1.srcs/sources_1/new/floprc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module floprc
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Software/Vivado/projects/prjct_ComputerArchitecture/exp1/exp1.srcs/sources_1/new/hazard.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazard
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Software/Vivado/projects/prjct_ComputerArchitecture/exp1/exp1.srcs/sources_1/new/maindec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module main_decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Software/Vivado/projects/prjct_ComputerArchitecture/exp1/exp1.srcs/sources_1/local_pred/mips_local_pred.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_local_pred
WARNING: [VRFC 10-3676] redeclaration of ansi port 'jumpD' is not allowed [D:/Software/Vivado/projects/prjct_ComputerArchitecture/exp1/exp1.srcs/sources_1/local_pred/mips_local_pred.v:29]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Software/Vivado/projects/prjct_ComputerArchitecture/exp1/exp1.srcs/sources_1/new/mux2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Software/Vivado/projects/prjct_ComputerArchitecture/exp1/exp1.srcs/sources_1/new/mux3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux3
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Software/Vivado/projects/prjct_ComputerArchitecture/exp1/exp1.srcs/sources_1/new/pc_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Software/Vivado/projects/prjct_ComputerArchitecture/exp1/exp1.srcs/sources_1/new/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Software/Vivado/projects/prjct_ComputerArchitecture/exp1/exp1.srcs/sources_1/new/signext.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Software/Vivado/projects/prjct_ComputerArchitecture/exp1/exp1.srcs/sources_1/new/sl2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sl2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Software/Vivado/projects/prjct_ComputerArchitecture/exp1/exp1.srcs/sources_1/local_pred/top_local_pred.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_local_pred
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Software/Vivado/projects/prjct_ComputerArchitecture/exp1/exp1.srcs/sources_1/global_pred/mips_global_pred.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_global_pred
WARNING: [VRFC 10-3676] redeclaration of ansi port 'jumpD' is not allowed [D:/Software/Vivado/projects/prjct_ComputerArchitecture/exp1/exp1.srcs/sources_1/global_pred/mips_global_pred.v:29]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Software/Vivado/projects/prjct_ComputerArchitecture/exp1/exp1.srcs/sources_1/global_pred/top_global_pred.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_global_pred
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Software/Vivado/projects/prjct_ComputerArchitecture/exp1/exp1.srcs/sources_1/tour_pred/top_tour_pred.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_tour_pred
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Software/Vivado/projects/prjct_ComputerArchitecture/exp1/exp1.srcs/sources_1/tour_pred/branch_predict_tour.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch_predict_tour
WARNING: [VRFC 10-3676] redeclaration of ansi port 'pred_takeD_loc' is not allowed [D:/Software/Vivado/projects/prjct_ComputerArchitecture/exp1/exp1.srcs/sources_1/tour_pred/branch_predict_tour.v:135]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'pred_takeD_glo' is not allowed [D:/Software/Vivado/projects/prjct_ComputerArchitecture/exp1/exp1.srcs/sources_1/tour_pred/branch_predict_tour.v:247]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Software/Vivado/projects/prjct_ComputerArchitecture/exp1/exp1.srcs/sources_1/tour_pred/mips_tour_pred.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_tour_pred
WARNING: [VRFC 10-3676] redeclaration of ansi port 'jumpD' is not allowed [D:/Software/Vivado/projects/prjct_ComputerArchitecture/exp1/exp1.srcs/sources_1/tour_pred/mips_tour_pred.v:31]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Software/Vivado/projects/prjct_ComputerArchitecture/exp1/exp1.srcs/sources_1/tour_pred/datapath_tour_predict.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath_tour_pred
WARNING: [VRFC 10-3676] redeclaration of ansi port 'pcBranchE' is not allowed [D:/Software/Vivado/projects/prjct_ComputerArchitecture/exp1/exp1.srcs/sources_1/tour_pred/datapath_tour_predict.v:54]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'pcPlus4M' is not allowed [D:/Software/Vivado/projects/prjct_ComputerArchitecture/exp1/exp1.srcs/sources_1/tour_pred/datapath_tour_predict.v:60]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'branchM' is not allowed [D:/Software/Vivado/projects/prjct_ComputerArchitecture/exp1/exp1.srcs/sources_1/tour_pred/datapath_tour_predict.v:64]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'pred_takeD' is not allowed [D:/Software/Vivado/projects/prjct_ComputerArchitecture/exp1/exp1.srcs/sources_1/tour_pred/datapath_tour_predict.v:74]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'pred_takeM' is not allowed [D:/Software/Vivado/projects/prjct_ComputerArchitecture/exp1/exp1.srcs/sources_1/tour_pred/datapath_tour_predict.v:75]
INFO: [VRFC 10-2458] undeclared symbol pred_takeE, assumed default net type wire [D:/Software/Vivado/projects/prjct_ComputerArchitecture/exp1/exp1.srcs/sources_1/tour_pred/datapath_tour_predict.v:270]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Software/Vivado/projects/prjct_ComputerArchitecture/exp1/exp1.srcs/sim_1/imports/sim_1/testbench_global_pred.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench_global_pred
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Software/Vivado/projects/prjct_ComputerArchitecture/exp1/exp1.srcs/sim_1/imports/sim_1/testbench_local_pred.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench_local_pred
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Software/Vivado/projects/prjct_ComputerArchitecture/exp1/exp1.srcs/sim_1/imports/sim_1/testbench_tour_pred.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench_tour_pred
