# compile verilog/system verilog design source files
verilog xil_defaultlib  --include "../../../../../class_hdmi.srcs/sources_1/ip/sys_clk" \
"tb_src_func_synth.v" \
"../../../../../class_hdmi.srcs/sim_1/new/tb_src.v" \

# Do not sort compile order
nosort
