

================================================================
== Vivado HLS Report for 'sha_transform'
================================================================
* Date:           Sat Apr 23 16:59:15 2022

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        Raise_dse
* Solution:       solution1
* Product family: virtexuplus
* Target device:  xcvu9p-flgb2104-1-e


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   8.00|     6.985|        1.00|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |   44|   44|   44|   44|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 45
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.73>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%W = alloca [80 x i32], align 16" [benchmarks/sha/sha.c:99]   --->   Operation 46 'alloca' 'W' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5> <RAM>
ST_1 : Operation 47 [2/2] (0.73ns)   --->   "%sha_info_data_load = load i32* getelementptr inbounds ([16 x i32]* @sha_info_data, i64 0, i64 0), align 16" [benchmarks/sha/sha.c:103]   --->   Operation 47 'load' 'sha_info_data_load' <Predicate = true> <Delay = 0.73> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5> <RAM>
ST_1 : Operation 48 [2/2] (0.73ns)   --->   "%sha_info_data_load_1 = load i32* getelementptr inbounds ([16 x i32]* @sha_info_data, i64 0, i64 1), align 4" [benchmarks/sha/sha.c:103]   --->   Operation 48 'load' 'sha_info_data_load_1' <Predicate = true> <Delay = 0.73> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5> <RAM>

State 2 <SV = 1> <Delay = 0.73>
ST_2 : Operation 49 [1/2] (0.73ns)   --->   "%sha_info_data_load = load i32* getelementptr inbounds ([16 x i32]* @sha_info_data, i64 0, i64 0), align 16" [benchmarks/sha/sha.c:103]   --->   Operation 49 'load' 'sha_info_data_load' <Predicate = true> <Delay = 0.73> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5> <RAM>
ST_2 : Operation 50 [1/2] (0.73ns)   --->   "%sha_info_data_load_1 = load i32* getelementptr inbounds ([16 x i32]* @sha_info_data, i64 0, i64 1), align 4" [benchmarks/sha/sha.c:103]   --->   Operation 50 'load' 'sha_info_data_load_1' <Predicate = true> <Delay = 0.73> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5> <RAM>
ST_2 : Operation 51 [2/2] (0.73ns)   --->   "%sha_info_data_load_2 = load i32* getelementptr inbounds ([16 x i32]* @sha_info_data, i64 0, i64 2), align 8" [benchmarks/sha/sha.c:103]   --->   Operation 51 'load' 'sha_info_data_load_2' <Predicate = true> <Delay = 0.73> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5> <RAM>
ST_2 : Operation 52 [2/2] (0.73ns)   --->   "%sha_info_data_load_3 = load i32* getelementptr inbounds ([16 x i32]* @sha_info_data, i64 0, i64 3), align 4" [benchmarks/sha/sha.c:103]   --->   Operation 52 'load' 'sha_info_data_load_3' <Predicate = true> <Delay = 0.73> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5> <RAM>

State 3 <SV = 2> <Delay = 1.29>
ST_3 : Operation 53 [1/1] (0.00ns)   --->   "%W_addr = getelementptr inbounds [80 x i32]* %W, i64 0, i64 0" [benchmarks/sha/sha.c:103]   --->   Operation 53 'getelementptr' 'W_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 54 [1/1] (1.29ns)   --->   "store i32 %sha_info_data_load, i32* %W_addr, align 16" [benchmarks/sha/sha.c:103]   --->   Operation 54 'store' <Predicate = true> <Delay = 1.29> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5> <RAM>
ST_3 : Operation 55 [1/1] (0.00ns)   --->   "%W_addr_1 = getelementptr inbounds [80 x i32]* %W, i64 0, i64 1" [benchmarks/sha/sha.c:103]   --->   Operation 55 'getelementptr' 'W_addr_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 56 [1/1] (1.29ns)   --->   "store i32 %sha_info_data_load_1, i32* %W_addr_1, align 4" [benchmarks/sha/sha.c:103]   --->   Operation 56 'store' <Predicate = true> <Delay = 1.29> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5> <RAM>
ST_3 : Operation 57 [1/2] (0.73ns)   --->   "%sha_info_data_load_2 = load i32* getelementptr inbounds ([16 x i32]* @sha_info_data, i64 0, i64 2), align 8" [benchmarks/sha/sha.c:103]   --->   Operation 57 'load' 'sha_info_data_load_2' <Predicate = true> <Delay = 0.73> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5> <RAM>
ST_3 : Operation 58 [1/2] (0.73ns)   --->   "%sha_info_data_load_3 = load i32* getelementptr inbounds ([16 x i32]* @sha_info_data, i64 0, i64 3), align 4" [benchmarks/sha/sha.c:103]   --->   Operation 58 'load' 'sha_info_data_load_3' <Predicate = true> <Delay = 0.73> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5> <RAM>
ST_3 : Operation 59 [2/2] (0.73ns)   --->   "%sha_info_data_load_4 = load i32* getelementptr inbounds ([16 x i32]* @sha_info_data, i64 0, i64 4), align 16" [benchmarks/sha/sha.c:103]   --->   Operation 59 'load' 'sha_info_data_load_4' <Predicate = true> <Delay = 0.73> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5> <RAM>
ST_3 : Operation 60 [2/2] (0.73ns)   --->   "%sha_info_data_load_5 = load i32* getelementptr inbounds ([16 x i32]* @sha_info_data, i64 0, i64 5), align 4" [benchmarks/sha/sha.c:103]   --->   Operation 60 'load' 'sha_info_data_load_5' <Predicate = true> <Delay = 0.73> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5> <RAM>

State 4 <SV = 3> <Delay = 1.29>
ST_4 : Operation 61 [1/1] (0.00ns)   --->   "%W_addr_2 = getelementptr inbounds [80 x i32]* %W, i64 0, i64 2" [benchmarks/sha/sha.c:103]   --->   Operation 61 'getelementptr' 'W_addr_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 62 [1/1] (1.29ns)   --->   "store i32 %sha_info_data_load_2, i32* %W_addr_2, align 8" [benchmarks/sha/sha.c:103]   --->   Operation 62 'store' <Predicate = true> <Delay = 1.29> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5> <RAM>
ST_4 : Operation 63 [1/1] (0.00ns)   --->   "%W_addr_3 = getelementptr inbounds [80 x i32]* %W, i64 0, i64 3" [benchmarks/sha/sha.c:103]   --->   Operation 63 'getelementptr' 'W_addr_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 64 [1/1] (1.29ns)   --->   "store i32 %sha_info_data_load_3, i32* %W_addr_3, align 4" [benchmarks/sha/sha.c:103]   --->   Operation 64 'store' <Predicate = true> <Delay = 1.29> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5> <RAM>
ST_4 : Operation 65 [1/2] (0.73ns)   --->   "%sha_info_data_load_4 = load i32* getelementptr inbounds ([16 x i32]* @sha_info_data, i64 0, i64 4), align 16" [benchmarks/sha/sha.c:103]   --->   Operation 65 'load' 'sha_info_data_load_4' <Predicate = true> <Delay = 0.73> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5> <RAM>
ST_4 : Operation 66 [1/2] (0.73ns)   --->   "%sha_info_data_load_5 = load i32* getelementptr inbounds ([16 x i32]* @sha_info_data, i64 0, i64 5), align 4" [benchmarks/sha/sha.c:103]   --->   Operation 66 'load' 'sha_info_data_load_5' <Predicate = true> <Delay = 0.73> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5> <RAM>
ST_4 : Operation 67 [2/2] (0.73ns)   --->   "%sha_info_data_load_6 = load i32* getelementptr inbounds ([16 x i32]* @sha_info_data, i64 0, i64 6), align 8" [benchmarks/sha/sha.c:103]   --->   Operation 67 'load' 'sha_info_data_load_6' <Predicate = true> <Delay = 0.73> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5> <RAM>
ST_4 : Operation 68 [2/2] (0.73ns)   --->   "%sha_info_data_load_7 = load i32* getelementptr inbounds ([16 x i32]* @sha_info_data, i64 0, i64 7), align 4" [benchmarks/sha/sha.c:103]   --->   Operation 68 'load' 'sha_info_data_load_7' <Predicate = true> <Delay = 0.73> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5> <RAM>
ST_4 : Operation 69 [2/2] (0.73ns)   --->   "%A = load i32* getelementptr inbounds ([5 x i32]* @sha_info_digest, i64 0, i64 0), align 16" [benchmarks/sha/sha.c:109]   --->   Operation 69 'load' 'A' <Predicate = true> <Delay = 0.73> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5> <RAM>
ST_4 : Operation 70 [2/2] (0.73ns)   --->   "%B = load i32* getelementptr inbounds ([5 x i32]* @sha_info_digest, i64 0, i64 1), align 4" [benchmarks/sha/sha.c:110]   --->   Operation 70 'load' 'B' <Predicate = true> <Delay = 0.73> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5> <RAM>

State 5 <SV = 4> <Delay = 1.29>
ST_5 : Operation 71 [1/1] (0.00ns)   --->   "%W_addr_4 = getelementptr inbounds [80 x i32]* %W, i64 0, i64 4" [benchmarks/sha/sha.c:103]   --->   Operation 71 'getelementptr' 'W_addr_4' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 72 [1/1] (1.29ns)   --->   "store i32 %sha_info_data_load_4, i32* %W_addr_4, align 16" [benchmarks/sha/sha.c:103]   --->   Operation 72 'store' <Predicate = true> <Delay = 1.29> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5> <RAM>
ST_5 : Operation 73 [1/1] (0.00ns)   --->   "%W_addr_5 = getelementptr inbounds [80 x i32]* %W, i64 0, i64 5" [benchmarks/sha/sha.c:103]   --->   Operation 73 'getelementptr' 'W_addr_5' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 74 [1/1] (1.29ns)   --->   "store i32 %sha_info_data_load_5, i32* %W_addr_5, align 4" [benchmarks/sha/sha.c:103]   --->   Operation 74 'store' <Predicate = true> <Delay = 1.29> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5> <RAM>
ST_5 : Operation 75 [1/2] (0.73ns)   --->   "%sha_info_data_load_6 = load i32* getelementptr inbounds ([16 x i32]* @sha_info_data, i64 0, i64 6), align 8" [benchmarks/sha/sha.c:103]   --->   Operation 75 'load' 'sha_info_data_load_6' <Predicate = true> <Delay = 0.73> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5> <RAM>
ST_5 : Operation 76 [1/2] (0.73ns)   --->   "%sha_info_data_load_7 = load i32* getelementptr inbounds ([16 x i32]* @sha_info_data, i64 0, i64 7), align 4" [benchmarks/sha/sha.c:103]   --->   Operation 76 'load' 'sha_info_data_load_7' <Predicate = true> <Delay = 0.73> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5> <RAM>
ST_5 : Operation 77 [2/2] (0.73ns)   --->   "%sha_info_data_load_8 = load i32* getelementptr inbounds ([16 x i32]* @sha_info_data, i64 0, i64 8), align 16" [benchmarks/sha/sha.c:103]   --->   Operation 77 'load' 'sha_info_data_load_8' <Predicate = true> <Delay = 0.73> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5> <RAM>
ST_5 : Operation 78 [2/2] (0.73ns)   --->   "%sha_info_data_load_9 = load i32* getelementptr inbounds ([16 x i32]* @sha_info_data, i64 0, i64 9), align 4" [benchmarks/sha/sha.c:103]   --->   Operation 78 'load' 'sha_info_data_load_9' <Predicate = true> <Delay = 0.73> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5> <RAM>
ST_5 : Operation 79 [1/2] (0.73ns)   --->   "%A = load i32* getelementptr inbounds ([5 x i32]* @sha_info_digest, i64 0, i64 0), align 16" [benchmarks/sha/sha.c:109]   --->   Operation 79 'load' 'A' <Predicate = true> <Delay = 0.73> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5> <RAM>
ST_5 : Operation 80 [1/2] (0.73ns)   --->   "%B = load i32* getelementptr inbounds ([5 x i32]* @sha_info_digest, i64 0, i64 1), align 4" [benchmarks/sha/sha.c:110]   --->   Operation 80 'load' 'B' <Predicate = true> <Delay = 0.73> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5> <RAM>
ST_5 : Operation 81 [2/2] (0.73ns)   --->   "%C = load i32* getelementptr inbounds ([5 x i32]* @sha_info_digest, i64 0, i64 2), align 8" [benchmarks/sha/sha.c:111]   --->   Operation 81 'load' 'C' <Predicate = true> <Delay = 0.73> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5> <RAM>
ST_5 : Operation 82 [2/2] (0.73ns)   --->   "%D = load i32* getelementptr inbounds ([5 x i32]* @sha_info_digest, i64 0, i64 3), align 4" [benchmarks/sha/sha.c:112]   --->   Operation 82 'load' 'D' <Predicate = true> <Delay = 0.73> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5> <RAM>
ST_5 : Operation 83 [1/1] (0.00ns)   --->   "%trunc_ln117 = trunc i32 %A to i27" [benchmarks/sha/sha.c:117]   --->   Operation 83 'trunc' 'trunc_ln117' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 84 [1/1] (0.00ns)   --->   "%lshr_ln = call i5 @_ssdm_op_PartSelect.i5.i32.i32.i32(i32 %A, i32 27, i32 31)" [benchmarks/sha/sha.c:117]   --->   Operation 84 'partselect' 'lshr_ln' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 85 [1/1] (0.00ns)   --->   "%trunc_ln117_1 = trunc i32 %B to i2" [benchmarks/sha/sha.c:117]   --->   Operation 85 'trunc' 'trunc_ln117_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 86 [1/1] (0.00ns)   --->   "%lshr_ln117_1 = call i30 @_ssdm_op_PartSelect.i30.i32.i32.i32(i32 %B, i32 2, i32 31)" [benchmarks/sha/sha.c:117]   --->   Operation 86 'partselect' 'lshr_ln117_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 87 [1/1] (0.00ns)   --->   "%trunc_ln117_3 = trunc i32 %A to i2" [benchmarks/sha/sha.c:117]   --->   Operation 87 'trunc' 'trunc_ln117_3' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 88 [1/1] (0.00ns)   --->   "%lshr_ln117_20 = call i30 @_ssdm_op_PartSelect.i30.i32.i32.i32(i32 %A, i32 2, i32 31)" [benchmarks/sha/sha.c:117]   --->   Operation 88 'partselect' 'lshr_ln117_20' <Predicate = true> <Delay = 0.00>

State 6 <SV = 5> <Delay = 1.29>
ST_6 : Operation 89 [1/1] (0.00ns)   --->   "%W_addr_6 = getelementptr inbounds [80 x i32]* %W, i64 0, i64 6" [benchmarks/sha/sha.c:103]   --->   Operation 89 'getelementptr' 'W_addr_6' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 90 [1/1] (1.29ns)   --->   "store i32 %sha_info_data_load_6, i32* %W_addr_6, align 8" [benchmarks/sha/sha.c:103]   --->   Operation 90 'store' <Predicate = true> <Delay = 1.29> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5> <RAM>
ST_6 : Operation 91 [1/1] (0.00ns)   --->   "%W_addr_7 = getelementptr inbounds [80 x i32]* %W, i64 0, i64 7" [benchmarks/sha/sha.c:103]   --->   Operation 91 'getelementptr' 'W_addr_7' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 92 [1/1] (1.29ns)   --->   "store i32 %sha_info_data_load_7, i32* %W_addr_7, align 4" [benchmarks/sha/sha.c:103]   --->   Operation 92 'store' <Predicate = true> <Delay = 1.29> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5> <RAM>
ST_6 : Operation 93 [1/2] (0.73ns)   --->   "%sha_info_data_load_8 = load i32* getelementptr inbounds ([16 x i32]* @sha_info_data, i64 0, i64 8), align 16" [benchmarks/sha/sha.c:103]   --->   Operation 93 'load' 'sha_info_data_load_8' <Predicate = true> <Delay = 0.73> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5> <RAM>
ST_6 : Operation 94 [1/2] (0.73ns)   --->   "%sha_info_data_load_9 = load i32* getelementptr inbounds ([16 x i32]* @sha_info_data, i64 0, i64 9), align 4" [benchmarks/sha/sha.c:103]   --->   Operation 94 'load' 'sha_info_data_load_9' <Predicate = true> <Delay = 0.73> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5> <RAM>
ST_6 : Operation 95 [2/2] (0.73ns)   --->   "%sha_info_data_load_10 = load i32* getelementptr inbounds ([16 x i32]* @sha_info_data, i64 0, i64 10), align 8" [benchmarks/sha/sha.c:103]   --->   Operation 95 'load' 'sha_info_data_load_10' <Predicate = true> <Delay = 0.73> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5> <RAM>
ST_6 : Operation 96 [2/2] (0.73ns)   --->   "%sha_info_data_load_11 = load i32* getelementptr inbounds ([16 x i32]* @sha_info_data, i64 0, i64 11), align 4" [benchmarks/sha/sha.c:103]   --->   Operation 96 'load' 'sha_info_data_load_11' <Predicate = true> <Delay = 0.73> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5> <RAM>
ST_6 : Operation 97 [1/2] (0.73ns)   --->   "%C = load i32* getelementptr inbounds ([5 x i32]* @sha_info_digest, i64 0, i64 2), align 8" [benchmarks/sha/sha.c:111]   --->   Operation 97 'load' 'C' <Predicate = true> <Delay = 0.73> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5> <RAM>
ST_6 : Operation 98 [1/2] (0.73ns)   --->   "%D = load i32* getelementptr inbounds ([5 x i32]* @sha_info_digest, i64 0, i64 3), align 4" [benchmarks/sha/sha.c:112]   --->   Operation 98 'load' 'D' <Predicate = true> <Delay = 0.73> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5> <RAM>
ST_6 : Operation 99 [2/2] (0.73ns)   --->   "%E = load i32* getelementptr inbounds ([5 x i32]* @sha_info_digest, i64 0, i64 4), align 16" [benchmarks/sha/sha.c:113]   --->   Operation 99 'load' 'E' <Predicate = true> <Delay = 0.73> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5> <RAM>

State 7 <SV = 6> <Delay = 6.92>
ST_7 : Operation 100 [1/1] (0.00ns)   --->   "%W_addr_8 = getelementptr inbounds [80 x i32]* %W, i64 0, i64 8" [benchmarks/sha/sha.c:103]   --->   Operation 100 'getelementptr' 'W_addr_8' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 101 [1/1] (1.29ns)   --->   "store i32 %sha_info_data_load_8, i32* %W_addr_8, align 16" [benchmarks/sha/sha.c:103]   --->   Operation 101 'store' <Predicate = true> <Delay = 1.29> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5> <RAM>
ST_7 : Operation 102 [1/1] (0.00ns)   --->   "%W_addr_9 = getelementptr inbounds [80 x i32]* %W, i64 0, i64 9" [benchmarks/sha/sha.c:103]   --->   Operation 102 'getelementptr' 'W_addr_9' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 103 [1/1] (1.29ns)   --->   "store i32 %sha_info_data_load_9, i32* %W_addr_9, align 4" [benchmarks/sha/sha.c:103]   --->   Operation 103 'store' <Predicate = true> <Delay = 1.29> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5> <RAM>
ST_7 : Operation 104 [1/2] (0.73ns)   --->   "%sha_info_data_load_10 = load i32* getelementptr inbounds ([16 x i32]* @sha_info_data, i64 0, i64 10), align 8" [benchmarks/sha/sha.c:103]   --->   Operation 104 'load' 'sha_info_data_load_10' <Predicate = true> <Delay = 0.73> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5> <RAM>
ST_7 : Operation 105 [1/2] (0.73ns)   --->   "%sha_info_data_load_11 = load i32* getelementptr inbounds ([16 x i32]* @sha_info_data, i64 0, i64 11), align 4" [benchmarks/sha/sha.c:103]   --->   Operation 105 'load' 'sha_info_data_load_11' <Predicate = true> <Delay = 0.73> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5> <RAM>
ST_7 : Operation 106 [2/2] (0.73ns)   --->   "%sha_info_data_load_12 = load i32* getelementptr inbounds ([16 x i32]* @sha_info_data, i64 0, i64 12), align 16" [benchmarks/sha/sha.c:103]   --->   Operation 106 'load' 'sha_info_data_load_12' <Predicate = true> <Delay = 0.73> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5> <RAM>
ST_7 : Operation 107 [2/2] (0.73ns)   --->   "%sha_info_data_load_13 = load i32* getelementptr inbounds ([16 x i32]* @sha_info_data, i64 0, i64 13), align 4" [benchmarks/sha/sha.c:103]   --->   Operation 107 'load' 'sha_info_data_load_13' <Predicate = true> <Delay = 0.73> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5> <RAM>
ST_7 : Operation 108 [1/2] (0.73ns)   --->   "%E = load i32* getelementptr inbounds ([5 x i32]* @sha_info_digest, i64 0, i64 4), align 16" [benchmarks/sha/sha.c:113]   --->   Operation 108 'load' 'E' <Predicate = true> <Delay = 0.73> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5> <RAM>
ST_7 : Operation 109 [1/1] (0.00ns)   --->   "%or_ln = call i32 @_ssdm_op_BitConcatenate.i32.i27.i5(i27 %trunc_ln117, i5 %lshr_ln)" [benchmarks/sha/sha.c:117]   --->   Operation 109 'bitconcatenate' 'or_ln' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 110 [1/1] (0.00ns) (grouped into LUT with out node or_ln117)   --->   "%and_ln117 = and i32 %B, %C" [benchmarks/sha/sha.c:117]   --->   Operation 110 'and' 'and_ln117' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 111 [1/1] (0.00ns) (grouped into LUT with out node or_ln117)   --->   "%xor_ln117 = xor i32 %B, -1" [benchmarks/sha/sha.c:117]   --->   Operation 111 'xor' 'xor_ln117' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 112 [1/1] (0.00ns) (grouped into LUT with out node or_ln117)   --->   "%and_ln117_1 = and i32 %D, %xor_ln117" [benchmarks/sha/sha.c:117]   --->   Operation 112 'and' 'and_ln117_1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 113 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln117 = or i32 %and_ln117, %and_ln117_1" [benchmarks/sha/sha.c:117]   --->   Operation 113 'or' 'or_ln117' <Predicate = true> <Delay = 0.28> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 114 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln117 = add i32 %E, %sha_info_data_load" [benchmarks/sha/sha.c:117]   --->   Operation 114 'add' 'add_ln117' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.45> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 115 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln117_1 = add i32 1518500249, %or_ln117" [benchmarks/sha/sha.c:117]   --->   Operation 115 'add' 'add_ln117_1' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.45> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 116 [1/1] (0.90ns) (root node of TernaryAdder)   --->   "%add_ln117_2 = add i32 %add_ln117_1, %or_ln" [benchmarks/sha/sha.c:117]   --->   Operation 116 'add' 'add_ln117_2' <Predicate = true> <Delay = 0.90> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.45> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 117 [1/1] (0.90ns) (root node of TernaryAdder)   --->   "%add_ln117_3 = add i32 %add_ln117_2, %add_ln117" [benchmarks/sha/sha.c:117]   --->   Operation 117 'add' 'add_ln117_3' <Predicate = true> <Delay = 0.90> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.45> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 118 [1/1] (0.00ns)   --->   "%or_ln117_s = call i32 @_ssdm_op_BitConcatenate.i32.i2.i30(i2 %trunc_ln117_1, i30 %lshr_ln117_1)" [benchmarks/sha/sha.c:117]   --->   Operation 118 'bitconcatenate' 'or_ln117_s' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 119 [1/1] (0.00ns)   --->   "%trunc_ln117_2 = trunc i32 %add_ln117_3 to i27" [benchmarks/sha/sha.c:117]   --->   Operation 119 'trunc' 'trunc_ln117_2' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 120 [1/1] (0.00ns)   --->   "%lshr_ln117_s = call i5 @_ssdm_op_PartSelect.i5.i32.i32.i32(i32 %add_ln117_3, i32 27, i32 31)" [benchmarks/sha/sha.c:117]   --->   Operation 120 'partselect' 'lshr_ln117_s' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 121 [1/1] (0.00ns)   --->   "%or_ln117_1 = call i32 @_ssdm_op_BitConcatenate.i32.i27.i5(i27 %trunc_ln117_2, i5 %lshr_ln117_s)" [benchmarks/sha/sha.c:117]   --->   Operation 121 'bitconcatenate' 'or_ln117_1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 122 [1/1] (0.00ns) (grouped into LUT with out node or_ln117_20)   --->   "%and_ln117_20 = and i32 %A, %or_ln117_s" [benchmarks/sha/sha.c:117]   --->   Operation 122 'and' 'and_ln117_20' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 123 [1/1] (0.00ns) (grouped into LUT with out node or_ln117_20)   --->   "%xor_ln117_1 = xor i32 %A, -1" [benchmarks/sha/sha.c:117]   --->   Operation 123 'xor' 'xor_ln117_1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 124 [1/1] (0.00ns) (grouped into LUT with out node or_ln117_20)   --->   "%and_ln117_21 = and i32 %C, %xor_ln117_1" [benchmarks/sha/sha.c:117]   --->   Operation 124 'and' 'and_ln117_21' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 125 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln117_20 = or i32 %and_ln117_20, %and_ln117_21" [benchmarks/sha/sha.c:117]   --->   Operation 125 'or' 'or_ln117_20' <Predicate = true> <Delay = 0.28> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 126 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln117_4 = add i32 %D, %sha_info_data_load_1" [benchmarks/sha/sha.c:117]   --->   Operation 126 'add' 'add_ln117_4' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.45> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 127 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln117_5 = add i32 1518500249, %or_ln117_20" [benchmarks/sha/sha.c:117]   --->   Operation 127 'add' 'add_ln117_5' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.45> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 128 [1/1] (0.90ns) (root node of TernaryAdder)   --->   "%add_ln117_6 = add i32 %add_ln117_5, %or_ln117_1" [benchmarks/sha/sha.c:117]   --->   Operation 128 'add' 'add_ln117_6' <Predicate = true> <Delay = 0.90> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.45> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 129 [1/1] (0.90ns) (root node of TernaryAdder)   --->   "%add_ln117_7 = add i32 %add_ln117_6, %add_ln117_4" [benchmarks/sha/sha.c:117]   --->   Operation 129 'add' 'add_ln117_7' <Predicate = true> <Delay = 0.90> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.45> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 130 [1/1] (0.00ns)   --->   "%or_ln117_21 = call i32 @_ssdm_op_BitConcatenate.i32.i2.i30(i2 %trunc_ln117_3, i30 %lshr_ln117_20)" [benchmarks/sha/sha.c:117]   --->   Operation 130 'bitconcatenate' 'or_ln117_21' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 131 [1/1] (0.00ns)   --->   "%trunc_ln117_4 = trunc i32 %add_ln117_7 to i27" [benchmarks/sha/sha.c:117]   --->   Operation 131 'trunc' 'trunc_ln117_4' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 132 [1/1] (0.00ns)   --->   "%lshr_ln117_2 = call i5 @_ssdm_op_PartSelect.i5.i32.i32.i32(i32 %add_ln117_7, i32 27, i32 31)" [benchmarks/sha/sha.c:117]   --->   Operation 132 'partselect' 'lshr_ln117_2' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 133 [1/1] (0.00ns)   --->   "%or_ln117_2 = call i32 @_ssdm_op_BitConcatenate.i32.i27.i5(i27 %trunc_ln117_4, i5 %lshr_ln117_2)" [benchmarks/sha/sha.c:117]   --->   Operation 133 'bitconcatenate' 'or_ln117_2' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 134 [1/1] (0.00ns) (grouped into LUT with out node or_ln117_22)   --->   "%and_ln117_2 = and i32 %add_ln117_3, %or_ln117_21" [benchmarks/sha/sha.c:117]   --->   Operation 134 'and' 'and_ln117_2' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 135 [1/1] (0.00ns) (grouped into LUT with out node or_ln117_22)   --->   "%xor_ln117_2 = xor i32 %add_ln117_3, -1" [benchmarks/sha/sha.c:117]   --->   Operation 135 'xor' 'xor_ln117_2' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 136 [1/1] (0.00ns) (grouped into LUT with out node or_ln117_22)   --->   "%and_ln117_22 = and i32 %or_ln117_s, %xor_ln117_2" [benchmarks/sha/sha.c:117]   --->   Operation 136 'and' 'and_ln117_22' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 137 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln117_22 = or i32 %and_ln117_2, %and_ln117_22" [benchmarks/sha/sha.c:117]   --->   Operation 137 'or' 'or_ln117_22' <Predicate = true> <Delay = 0.28> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 138 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln117_8 = add i32 %C, %sha_info_data_load_2" [benchmarks/sha/sha.c:117]   --->   Operation 138 'add' 'add_ln117_8' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.45> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 139 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln117_9 = add i32 1518500249, %or_ln117_22" [benchmarks/sha/sha.c:117]   --->   Operation 139 'add' 'add_ln117_9' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.45> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 140 [1/1] (0.90ns) (root node of TernaryAdder)   --->   "%add_ln117_10 = add i32 %add_ln117_9, %or_ln117_2" [benchmarks/sha/sha.c:117]   --->   Operation 140 'add' 'add_ln117_10' <Predicate = true> <Delay = 0.90> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.45> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 141 [1/1] (0.90ns) (root node of TernaryAdder)   --->   "%add_ln117_11 = add i32 %add_ln117_10, %add_ln117_8" [benchmarks/sha/sha.c:117]   --->   Operation 141 'add' 'add_ln117_11' <Predicate = true> <Delay = 0.90> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.45> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 142 [1/1] (0.00ns)   --->   "%trunc_ln117_5 = trunc i32 %add_ln117_3 to i2" [benchmarks/sha/sha.c:117]   --->   Operation 142 'trunc' 'trunc_ln117_5' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 143 [1/1] (0.00ns)   --->   "%lshr_ln117_21 = call i30 @_ssdm_op_PartSelect.i30.i32.i32.i32(i32 %add_ln117_3, i32 2, i32 31)" [benchmarks/sha/sha.c:117]   --->   Operation 143 'partselect' 'lshr_ln117_21' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 144 [1/1] (0.00ns)   --->   "%or_ln117_23 = call i32 @_ssdm_op_BitConcatenate.i32.i2.i30(i2 %trunc_ln117_5, i30 %lshr_ln117_21)" [benchmarks/sha/sha.c:117]   --->   Operation 144 'bitconcatenate' 'or_ln117_23' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 145 [1/1] (0.00ns)   --->   "%trunc_ln117_6 = trunc i32 %add_ln117_11 to i27" [benchmarks/sha/sha.c:117]   --->   Operation 145 'trunc' 'trunc_ln117_6' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 146 [1/1] (0.00ns)   --->   "%lshr_ln117_3 = call i5 @_ssdm_op_PartSelect.i5.i32.i32.i32(i32 %add_ln117_11, i32 27, i32 31)" [benchmarks/sha/sha.c:117]   --->   Operation 146 'partselect' 'lshr_ln117_3' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 147 [1/1] (0.00ns)   --->   "%or_ln117_3 = call i32 @_ssdm_op_BitConcatenate.i32.i27.i5(i27 %trunc_ln117_6, i5 %lshr_ln117_3)" [benchmarks/sha/sha.c:117]   --->   Operation 147 'bitconcatenate' 'or_ln117_3' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 148 [1/1] (0.00ns) (grouped into LUT with out node or_ln117_24)   --->   "%and_ln117_3 = and i32 %add_ln117_7, %or_ln117_23" [benchmarks/sha/sha.c:117]   --->   Operation 148 'and' 'and_ln117_3' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 149 [1/1] (0.00ns) (grouped into LUT with out node or_ln117_24)   --->   "%xor_ln117_3 = xor i32 %add_ln117_7, -1" [benchmarks/sha/sha.c:117]   --->   Operation 149 'xor' 'xor_ln117_3' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 150 [1/1] (0.00ns) (grouped into LUT with out node or_ln117_24)   --->   "%and_ln117_23 = and i32 %or_ln117_21, %xor_ln117_3" [benchmarks/sha/sha.c:117]   --->   Operation 150 'and' 'and_ln117_23' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 151 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln117_24 = or i32 %and_ln117_3, %and_ln117_23" [benchmarks/sha/sha.c:117]   --->   Operation 151 'or' 'or_ln117_24' <Predicate = true> <Delay = 0.28> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 152 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln117_12 = add i32 %sha_info_data_load_3, %or_ln117_3" [benchmarks/sha/sha.c:117]   --->   Operation 152 'add' 'add_ln117_12' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.45> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 153 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln117_13 = add i32 1518500249, %or_ln117_s" [benchmarks/sha/sha.c:117]   --->   Operation 153 'add' 'add_ln117_13' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.45> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 154 [1/1] (0.90ns) (root node of TernaryAdder)   --->   "%add_ln117_14 = add i32 %add_ln117_13, %or_ln117_24" [benchmarks/sha/sha.c:117]   --->   Operation 154 'add' 'add_ln117_14' <Predicate = true> <Delay = 0.90> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.45> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 155 [1/1] (0.90ns) (root node of TernaryAdder)   --->   "%add_ln117_15 = add i32 %add_ln117_14, %add_ln117_12" [benchmarks/sha/sha.c:117]   --->   Operation 155 'add' 'add_ln117_15' <Predicate = true> <Delay = 0.90> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.45> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 156 [1/1] (0.00ns)   --->   "%trunc_ln117_7 = trunc i32 %add_ln117_7 to i2" [benchmarks/sha/sha.c:117]   --->   Operation 156 'trunc' 'trunc_ln117_7' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 157 [1/1] (0.00ns)   --->   "%lshr_ln117_22 = call i30 @_ssdm_op_PartSelect.i30.i32.i32.i32(i32 %add_ln117_7, i32 2, i32 31)" [benchmarks/sha/sha.c:117]   --->   Operation 157 'partselect' 'lshr_ln117_22' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 158 [1/1] (0.00ns)   --->   "%or_ln117_25 = call i32 @_ssdm_op_BitConcatenate.i32.i2.i30(i2 %trunc_ln117_7, i30 %lshr_ln117_22)" [benchmarks/sha/sha.c:117]   --->   Operation 158 'bitconcatenate' 'or_ln117_25' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 159 [1/1] (0.00ns)   --->   "%trunc_ln117_8 = trunc i32 %add_ln117_15 to i27" [benchmarks/sha/sha.c:117]   --->   Operation 159 'trunc' 'trunc_ln117_8' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 160 [1/1] (0.00ns)   --->   "%lshr_ln117_4 = call i5 @_ssdm_op_PartSelect.i5.i32.i32.i32(i32 %add_ln117_15, i32 27, i32 31)" [benchmarks/sha/sha.c:117]   --->   Operation 160 'partselect' 'lshr_ln117_4' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 161 [1/1] (0.00ns) (grouped into LUT with out node or_ln117_26)   --->   "%and_ln117_4 = and i32 %add_ln117_11, %or_ln117_25" [benchmarks/sha/sha.c:117]   --->   Operation 161 'and' 'and_ln117_4' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 162 [1/1] (0.00ns) (grouped into LUT with out node or_ln117_26)   --->   "%xor_ln117_4 = xor i32 %add_ln117_11, -1" [benchmarks/sha/sha.c:117]   --->   Operation 162 'xor' 'xor_ln117_4' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 163 [1/1] (0.00ns) (grouped into LUT with out node or_ln117_26)   --->   "%and_ln117_24 = and i32 %or_ln117_23, %xor_ln117_4" [benchmarks/sha/sha.c:117]   --->   Operation 163 'and' 'and_ln117_24' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 164 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln117_26 = or i32 %and_ln117_4, %and_ln117_24" [benchmarks/sha/sha.c:117]   --->   Operation 164 'or' 'or_ln117_26' <Predicate = true> <Delay = 0.28> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 165 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln117_17 = add i32 1518500249, %or_ln117_21" [benchmarks/sha/sha.c:117]   --->   Operation 165 'add' 'add_ln117_17' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.45> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 166 [1/1] (0.90ns) (root node of TernaryAdder)   --->   "%add_ln117_18 = add i32 %add_ln117_17, %or_ln117_26" [benchmarks/sha/sha.c:117]   --->   Operation 166 'add' 'add_ln117_18' <Predicate = true> <Delay = 0.90> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.45> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 167 [1/1] (0.00ns)   --->   "%trunc_ln117_9 = trunc i32 %add_ln117_11 to i2" [benchmarks/sha/sha.c:117]   --->   Operation 167 'trunc' 'trunc_ln117_9' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 168 [1/1] (0.00ns)   --->   "%lshr_ln117_23 = call i30 @_ssdm_op_PartSelect.i30.i32.i32.i32(i32 %add_ln117_11, i32 2, i32 31)" [benchmarks/sha/sha.c:117]   --->   Operation 168 'partselect' 'lshr_ln117_23' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 169 [1/1] (0.00ns)   --->   "%trunc_ln117_11 = trunc i32 %add_ln117_15 to i2" [benchmarks/sha/sha.c:117]   --->   Operation 169 'trunc' 'trunc_ln117_11' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 170 [1/1] (0.00ns)   --->   "%lshr_ln117_24 = call i30 @_ssdm_op_PartSelect.i30.i32.i32.i32(i32 %add_ln117_15, i32 2, i32 31)" [benchmarks/sha/sha.c:117]   --->   Operation 170 'partselect' 'lshr_ln117_24' <Predicate = true> <Delay = 0.00>

State 8 <SV = 7> <Delay = 6.59>
ST_8 : Operation 171 [1/1] (0.00ns)   --->   "%W_addr_10 = getelementptr inbounds [80 x i32]* %W, i64 0, i64 10" [benchmarks/sha/sha.c:103]   --->   Operation 171 'getelementptr' 'W_addr_10' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 172 [1/1] (1.29ns)   --->   "store i32 %sha_info_data_load_10, i32* %W_addr_10, align 8" [benchmarks/sha/sha.c:103]   --->   Operation 172 'store' <Predicate = true> <Delay = 1.29> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5> <RAM>
ST_8 : Operation 173 [1/1] (0.00ns)   --->   "%W_addr_11 = getelementptr inbounds [80 x i32]* %W, i64 0, i64 11" [benchmarks/sha/sha.c:103]   --->   Operation 173 'getelementptr' 'W_addr_11' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 174 [1/1] (1.29ns)   --->   "store i32 %sha_info_data_load_11, i32* %W_addr_11, align 4" [benchmarks/sha/sha.c:103]   --->   Operation 174 'store' <Predicate = true> <Delay = 1.29> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5> <RAM>
ST_8 : Operation 175 [1/2] (0.73ns)   --->   "%sha_info_data_load_12 = load i32* getelementptr inbounds ([16 x i32]* @sha_info_data, i64 0, i64 12), align 16" [benchmarks/sha/sha.c:103]   --->   Operation 175 'load' 'sha_info_data_load_12' <Predicate = true> <Delay = 0.73> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5> <RAM>
ST_8 : Operation 176 [1/2] (0.73ns)   --->   "%sha_info_data_load_13 = load i32* getelementptr inbounds ([16 x i32]* @sha_info_data, i64 0, i64 13), align 4" [benchmarks/sha/sha.c:103]   --->   Operation 176 'load' 'sha_info_data_load_13' <Predicate = true> <Delay = 0.73> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5> <RAM>
ST_8 : Operation 177 [2/2] (0.73ns)   --->   "%sha_info_data_load_14 = load i32* getelementptr inbounds ([16 x i32]* @sha_info_data, i64 0, i64 14), align 8" [benchmarks/sha/sha.c:103]   --->   Operation 177 'load' 'sha_info_data_load_14' <Predicate = true> <Delay = 0.73> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5> <RAM>
ST_8 : Operation 178 [2/2] (0.73ns)   --->   "%sha_info_data_load_15 = load i32* getelementptr inbounds ([16 x i32]* @sha_info_data, i64 0, i64 15), align 4" [benchmarks/sha/sha.c:103]   --->   Operation 178 'load' 'sha_info_data_load_15' <Predicate = true> <Delay = 0.73> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5> <RAM>
ST_8 : Operation 179 [1/1] (0.00ns)   --->   "%or_ln117_4 = call i32 @_ssdm_op_BitConcatenate.i32.i27.i5(i27 %trunc_ln117_8, i5 %lshr_ln117_4)" [benchmarks/sha/sha.c:117]   --->   Operation 179 'bitconcatenate' 'or_ln117_4' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 180 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln117_16 = add i32 %sha_info_data_load_4, %or_ln117_4" [benchmarks/sha/sha.c:117]   --->   Operation 180 'add' 'add_ln117_16' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.45> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 181 [1/1] (0.90ns) (root node of TernaryAdder)   --->   "%add_ln117_19 = add i32 %add_ln117_18, %add_ln117_16" [benchmarks/sha/sha.c:117]   --->   Operation 181 'add' 'add_ln117_19' <Predicate = true> <Delay = 0.90> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.45> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 182 [1/1] (0.00ns)   --->   "%or_ln117_27 = call i32 @_ssdm_op_BitConcatenate.i32.i2.i30(i2 %trunc_ln117_9, i30 %lshr_ln117_23)" [benchmarks/sha/sha.c:117]   --->   Operation 182 'bitconcatenate' 'or_ln117_27' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 183 [1/1] (0.00ns)   --->   "%trunc_ln117_10 = trunc i32 %add_ln117_19 to i27" [benchmarks/sha/sha.c:117]   --->   Operation 183 'trunc' 'trunc_ln117_10' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 184 [1/1] (0.00ns)   --->   "%lshr_ln117_5 = call i5 @_ssdm_op_PartSelect.i5.i32.i32.i32(i32 %add_ln117_19, i32 27, i32 31)" [benchmarks/sha/sha.c:117]   --->   Operation 184 'partselect' 'lshr_ln117_5' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 185 [1/1] (0.00ns)   --->   "%or_ln117_5 = call i32 @_ssdm_op_BitConcatenate.i32.i27.i5(i27 %trunc_ln117_10, i5 %lshr_ln117_5)" [benchmarks/sha/sha.c:117]   --->   Operation 185 'bitconcatenate' 'or_ln117_5' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 186 [1/1] (0.00ns) (grouped into LUT with out node or_ln117_28)   --->   "%and_ln117_5 = and i32 %add_ln117_15, %or_ln117_27" [benchmarks/sha/sha.c:117]   --->   Operation 186 'and' 'and_ln117_5' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 187 [1/1] (0.00ns) (grouped into LUT with out node or_ln117_28)   --->   "%xor_ln117_5 = xor i32 %add_ln117_15, -1" [benchmarks/sha/sha.c:117]   --->   Operation 187 'xor' 'xor_ln117_5' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 188 [1/1] (0.00ns) (grouped into LUT with out node or_ln117_28)   --->   "%and_ln117_25 = and i32 %or_ln117_25, %xor_ln117_5" [benchmarks/sha/sha.c:117]   --->   Operation 188 'and' 'and_ln117_25' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 189 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln117_28 = or i32 %and_ln117_5, %and_ln117_25" [benchmarks/sha/sha.c:117]   --->   Operation 189 'or' 'or_ln117_28' <Predicate = true> <Delay = 0.28> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 190 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln117_20 = add i32 %sha_info_data_load_5, %or_ln117_5" [benchmarks/sha/sha.c:117]   --->   Operation 190 'add' 'add_ln117_20' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.45> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 191 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln117_21 = add i32 1518500249, %or_ln117_23" [benchmarks/sha/sha.c:117]   --->   Operation 191 'add' 'add_ln117_21' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.45> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 192 [1/1] (0.90ns) (root node of TernaryAdder)   --->   "%add_ln117_22 = add i32 %add_ln117_21, %or_ln117_28" [benchmarks/sha/sha.c:117]   --->   Operation 192 'add' 'add_ln117_22' <Predicate = true> <Delay = 0.90> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.45> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 193 [1/1] (0.90ns) (root node of TernaryAdder)   --->   "%add_ln117_23 = add i32 %add_ln117_22, %add_ln117_20" [benchmarks/sha/sha.c:117]   --->   Operation 193 'add' 'add_ln117_23' <Predicate = true> <Delay = 0.90> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.45> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 194 [1/1] (0.00ns)   --->   "%or_ln117_29 = call i32 @_ssdm_op_BitConcatenate.i32.i2.i30(i2 %trunc_ln117_11, i30 %lshr_ln117_24)" [benchmarks/sha/sha.c:117]   --->   Operation 194 'bitconcatenate' 'or_ln117_29' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 195 [1/1] (0.00ns)   --->   "%trunc_ln117_12 = trunc i32 %add_ln117_23 to i27" [benchmarks/sha/sha.c:117]   --->   Operation 195 'trunc' 'trunc_ln117_12' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 196 [1/1] (0.00ns)   --->   "%lshr_ln117_6 = call i5 @_ssdm_op_PartSelect.i5.i32.i32.i32(i32 %add_ln117_23, i32 27, i32 31)" [benchmarks/sha/sha.c:117]   --->   Operation 196 'partselect' 'lshr_ln117_6' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 197 [1/1] (0.00ns)   --->   "%or_ln117_6 = call i32 @_ssdm_op_BitConcatenate.i32.i27.i5(i27 %trunc_ln117_12, i5 %lshr_ln117_6)" [benchmarks/sha/sha.c:117]   --->   Operation 197 'bitconcatenate' 'or_ln117_6' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 198 [1/1] (0.00ns) (grouped into LUT with out node or_ln117_30)   --->   "%and_ln117_6 = and i32 %add_ln117_19, %or_ln117_29" [benchmarks/sha/sha.c:117]   --->   Operation 198 'and' 'and_ln117_6' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 199 [1/1] (0.00ns) (grouped into LUT with out node or_ln117_30)   --->   "%xor_ln117_6 = xor i32 %add_ln117_19, -1" [benchmarks/sha/sha.c:117]   --->   Operation 199 'xor' 'xor_ln117_6' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 200 [1/1] (0.00ns) (grouped into LUT with out node or_ln117_30)   --->   "%and_ln117_26 = and i32 %or_ln117_27, %xor_ln117_6" [benchmarks/sha/sha.c:117]   --->   Operation 200 'and' 'and_ln117_26' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 201 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln117_30 = or i32 %and_ln117_6, %and_ln117_26" [benchmarks/sha/sha.c:117]   --->   Operation 201 'or' 'or_ln117_30' <Predicate = true> <Delay = 0.28> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 202 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln117_24 = add i32 %sha_info_data_load_6, %or_ln117_6" [benchmarks/sha/sha.c:117]   --->   Operation 202 'add' 'add_ln117_24' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.45> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 203 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln117_25 = add i32 1518500249, %or_ln117_25" [benchmarks/sha/sha.c:117]   --->   Operation 203 'add' 'add_ln117_25' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.45> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 204 [1/1] (0.90ns) (root node of TernaryAdder)   --->   "%add_ln117_26 = add i32 %add_ln117_25, %or_ln117_30" [benchmarks/sha/sha.c:117]   --->   Operation 204 'add' 'add_ln117_26' <Predicate = true> <Delay = 0.90> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.45> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 205 [1/1] (0.90ns) (root node of TernaryAdder)   --->   "%add_ln117_27 = add i32 %add_ln117_26, %add_ln117_24" [benchmarks/sha/sha.c:117]   --->   Operation 205 'add' 'add_ln117_27' <Predicate = true> <Delay = 0.90> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.45> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 206 [1/1] (0.00ns)   --->   "%trunc_ln117_13 = trunc i32 %add_ln117_19 to i2" [benchmarks/sha/sha.c:117]   --->   Operation 206 'trunc' 'trunc_ln117_13' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 207 [1/1] (0.00ns)   --->   "%lshr_ln117_25 = call i30 @_ssdm_op_PartSelect.i30.i32.i32.i32(i32 %add_ln117_19, i32 2, i32 31)" [benchmarks/sha/sha.c:117]   --->   Operation 207 'partselect' 'lshr_ln117_25' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 208 [1/1] (0.00ns)   --->   "%or_ln117_31 = call i32 @_ssdm_op_BitConcatenate.i32.i2.i30(i2 %trunc_ln117_13, i30 %lshr_ln117_25)" [benchmarks/sha/sha.c:117]   --->   Operation 208 'bitconcatenate' 'or_ln117_31' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 209 [1/1] (0.00ns)   --->   "%trunc_ln117_14 = trunc i32 %add_ln117_27 to i27" [benchmarks/sha/sha.c:117]   --->   Operation 209 'trunc' 'trunc_ln117_14' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 210 [1/1] (0.00ns)   --->   "%lshr_ln117_7 = call i5 @_ssdm_op_PartSelect.i5.i32.i32.i32(i32 %add_ln117_27, i32 27, i32 31)" [benchmarks/sha/sha.c:117]   --->   Operation 210 'partselect' 'lshr_ln117_7' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 211 [1/1] (0.00ns)   --->   "%or_ln117_7 = call i32 @_ssdm_op_BitConcatenate.i32.i27.i5(i27 %trunc_ln117_14, i5 %lshr_ln117_7)" [benchmarks/sha/sha.c:117]   --->   Operation 211 'bitconcatenate' 'or_ln117_7' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 212 [1/1] (0.00ns) (grouped into LUT with out node or_ln117_32)   --->   "%and_ln117_7 = and i32 %add_ln117_23, %or_ln117_31" [benchmarks/sha/sha.c:117]   --->   Operation 212 'and' 'and_ln117_7' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 213 [1/1] (0.00ns) (grouped into LUT with out node or_ln117_32)   --->   "%xor_ln117_7 = xor i32 %add_ln117_23, -1" [benchmarks/sha/sha.c:117]   --->   Operation 213 'xor' 'xor_ln117_7' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 214 [1/1] (0.00ns) (grouped into LUT with out node or_ln117_32)   --->   "%and_ln117_27 = and i32 %or_ln117_29, %xor_ln117_7" [benchmarks/sha/sha.c:117]   --->   Operation 214 'and' 'and_ln117_27' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 215 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln117_32 = or i32 %and_ln117_7, %and_ln117_27" [benchmarks/sha/sha.c:117]   --->   Operation 215 'or' 'or_ln117_32' <Predicate = true> <Delay = 0.28> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 216 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln117_28 = add i32 %sha_info_data_load_7, %or_ln117_7" [benchmarks/sha/sha.c:117]   --->   Operation 216 'add' 'add_ln117_28' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.45> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 217 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln117_29 = add i32 1518500249, %or_ln117_27" [benchmarks/sha/sha.c:117]   --->   Operation 217 'add' 'add_ln117_29' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.45> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 218 [1/1] (0.90ns) (root node of TernaryAdder)   --->   "%add_ln117_30 = add i32 %add_ln117_29, %or_ln117_32" [benchmarks/sha/sha.c:117]   --->   Operation 218 'add' 'add_ln117_30' <Predicate = true> <Delay = 0.90> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.45> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 219 [1/1] (0.90ns) (root node of TernaryAdder)   --->   "%add_ln117_31 = add i32 %add_ln117_30, %add_ln117_28" [benchmarks/sha/sha.c:117]   --->   Operation 219 'add' 'add_ln117_31' <Predicate = true> <Delay = 0.90> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.45> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 220 [1/1] (0.00ns)   --->   "%trunc_ln117_15 = trunc i32 %add_ln117_23 to i2" [benchmarks/sha/sha.c:117]   --->   Operation 220 'trunc' 'trunc_ln117_15' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 221 [1/1] (0.00ns)   --->   "%lshr_ln117_26 = call i30 @_ssdm_op_PartSelect.i30.i32.i32.i32(i32 %add_ln117_23, i32 2, i32 31)" [benchmarks/sha/sha.c:117]   --->   Operation 221 'partselect' 'lshr_ln117_26' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 222 [1/1] (0.00ns)   --->   "%or_ln117_33 = call i32 @_ssdm_op_BitConcatenate.i32.i2.i30(i2 %trunc_ln117_15, i30 %lshr_ln117_26)" [benchmarks/sha/sha.c:117]   --->   Operation 222 'bitconcatenate' 'or_ln117_33' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 223 [1/1] (0.00ns)   --->   "%trunc_ln117_16 = trunc i32 %add_ln117_31 to i27" [benchmarks/sha/sha.c:117]   --->   Operation 223 'trunc' 'trunc_ln117_16' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 224 [1/1] (0.00ns)   --->   "%lshr_ln117_8 = call i5 @_ssdm_op_PartSelect.i5.i32.i32.i32(i32 %add_ln117_31, i32 27, i32 31)" [benchmarks/sha/sha.c:117]   --->   Operation 224 'partselect' 'lshr_ln117_8' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 225 [1/1] (0.00ns)   --->   "%or_ln117_8 = call i32 @_ssdm_op_BitConcatenate.i32.i27.i5(i27 %trunc_ln117_16, i5 %lshr_ln117_8)" [benchmarks/sha/sha.c:117]   --->   Operation 225 'bitconcatenate' 'or_ln117_8' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 226 [1/1] (0.00ns) (grouped into LUT with out node or_ln117_34)   --->   "%and_ln117_8 = and i32 %add_ln117_27, %or_ln117_33" [benchmarks/sha/sha.c:117]   --->   Operation 226 'and' 'and_ln117_8' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 227 [1/1] (0.00ns) (grouped into LUT with out node or_ln117_34)   --->   "%xor_ln117_8 = xor i32 %add_ln117_27, -1" [benchmarks/sha/sha.c:117]   --->   Operation 227 'xor' 'xor_ln117_8' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 228 [1/1] (0.00ns) (grouped into LUT with out node or_ln117_34)   --->   "%and_ln117_28 = and i32 %or_ln117_31, %xor_ln117_8" [benchmarks/sha/sha.c:117]   --->   Operation 228 'and' 'and_ln117_28' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 229 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln117_34 = or i32 %and_ln117_8, %and_ln117_28" [benchmarks/sha/sha.c:117]   --->   Operation 229 'or' 'or_ln117_34' <Predicate = true> <Delay = 0.28> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 230 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln117_32 = add i32 %sha_info_data_load_8, %or_ln117_8" [benchmarks/sha/sha.c:117]   --->   Operation 230 'add' 'add_ln117_32' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.45> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 231 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln117_33 = add i32 1518500249, %or_ln117_29" [benchmarks/sha/sha.c:117]   --->   Operation 231 'add' 'add_ln117_33' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.45> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 232 [1/1] (0.90ns) (root node of TernaryAdder)   --->   "%add_ln117_34 = add i32 %add_ln117_33, %or_ln117_34" [benchmarks/sha/sha.c:117]   --->   Operation 232 'add' 'add_ln117_34' <Predicate = true> <Delay = 0.90> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.45> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 233 [1/1] (0.90ns) (root node of TernaryAdder)   --->   "%add_ln117_35 = add i32 %add_ln117_34, %add_ln117_32" [benchmarks/sha/sha.c:117]   --->   Operation 233 'add' 'add_ln117_35' <Predicate = true> <Delay = 0.90> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.45> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 234 [1/1] (0.00ns)   --->   "%trunc_ln117_17 = trunc i32 %add_ln117_27 to i2" [benchmarks/sha/sha.c:117]   --->   Operation 234 'trunc' 'trunc_ln117_17' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 235 [1/1] (0.00ns)   --->   "%lshr_ln117_27 = call i30 @_ssdm_op_PartSelect.i30.i32.i32.i32(i32 %add_ln117_27, i32 2, i32 31)" [benchmarks/sha/sha.c:117]   --->   Operation 235 'partselect' 'lshr_ln117_27' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 236 [1/1] (0.00ns)   --->   "%or_ln117_35 = call i32 @_ssdm_op_BitConcatenate.i32.i2.i30(i2 %trunc_ln117_17, i30 %lshr_ln117_27)" [benchmarks/sha/sha.c:117]   --->   Operation 236 'bitconcatenate' 'or_ln117_35' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 237 [1/1] (0.00ns)   --->   "%trunc_ln117_18 = trunc i32 %add_ln117_35 to i27" [benchmarks/sha/sha.c:117]   --->   Operation 237 'trunc' 'trunc_ln117_18' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 238 [1/1] (0.00ns)   --->   "%lshr_ln117_9 = call i5 @_ssdm_op_PartSelect.i5.i32.i32.i32(i32 %add_ln117_35, i32 27, i32 31)" [benchmarks/sha/sha.c:117]   --->   Operation 238 'partselect' 'lshr_ln117_9' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 239 [1/1] (0.00ns)   --->   "%or_ln117_9 = call i32 @_ssdm_op_BitConcatenate.i32.i27.i5(i27 %trunc_ln117_18, i5 %lshr_ln117_9)" [benchmarks/sha/sha.c:117]   --->   Operation 239 'bitconcatenate' 'or_ln117_9' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 240 [1/1] (0.00ns) (grouped into LUT with out node or_ln117_36)   --->   "%and_ln117_9 = and i32 %add_ln117_31, %or_ln117_35" [benchmarks/sha/sha.c:117]   --->   Operation 240 'and' 'and_ln117_9' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 241 [1/1] (0.00ns) (grouped into LUT with out node or_ln117_36)   --->   "%xor_ln117_9 = xor i32 %add_ln117_31, -1" [benchmarks/sha/sha.c:117]   --->   Operation 241 'xor' 'xor_ln117_9' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 242 [1/1] (0.00ns) (grouped into LUT with out node or_ln117_36)   --->   "%and_ln117_29 = and i32 %or_ln117_33, %xor_ln117_9" [benchmarks/sha/sha.c:117]   --->   Operation 242 'and' 'and_ln117_29' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 243 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln117_36 = or i32 %and_ln117_9, %and_ln117_29" [benchmarks/sha/sha.c:117]   --->   Operation 243 'or' 'or_ln117_36' <Predicate = true> <Delay = 0.28> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 244 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln117_36 = add i32 %sha_info_data_load_9, %or_ln117_9" [benchmarks/sha/sha.c:117]   --->   Operation 244 'add' 'add_ln117_36' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.45> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 245 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln117_37 = add i32 1518500249, %or_ln117_31" [benchmarks/sha/sha.c:117]   --->   Operation 245 'add' 'add_ln117_37' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.45> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 246 [1/1] (0.90ns) (root node of TernaryAdder)   --->   "%add_ln117_38 = add i32 %add_ln117_37, %or_ln117_36" [benchmarks/sha/sha.c:117]   --->   Operation 246 'add' 'add_ln117_38' <Predicate = true> <Delay = 0.90> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.45> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 247 [1/1] (0.90ns) (root node of TernaryAdder)   --->   "%add_ln117_39 = add i32 %add_ln117_38, %add_ln117_36" [benchmarks/sha/sha.c:117]   --->   Operation 247 'add' 'add_ln117_39' <Predicate = true> <Delay = 0.90> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.45> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 248 [1/1] (0.00ns)   --->   "%trunc_ln117_19 = trunc i32 %add_ln117_31 to i2" [benchmarks/sha/sha.c:117]   --->   Operation 248 'trunc' 'trunc_ln117_19' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 249 [1/1] (0.00ns)   --->   "%lshr_ln117_28 = call i30 @_ssdm_op_PartSelect.i30.i32.i32.i32(i32 %add_ln117_31, i32 2, i32 31)" [benchmarks/sha/sha.c:117]   --->   Operation 249 'partselect' 'lshr_ln117_28' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 250 [1/1] (0.00ns)   --->   "%or_ln117_37 = call i32 @_ssdm_op_BitConcatenate.i32.i2.i30(i2 %trunc_ln117_19, i30 %lshr_ln117_28)" [benchmarks/sha/sha.c:117]   --->   Operation 250 'bitconcatenate' 'or_ln117_37' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 251 [1/1] (0.00ns)   --->   "%trunc_ln117_20 = trunc i32 %add_ln117_39 to i27" [benchmarks/sha/sha.c:117]   --->   Operation 251 'trunc' 'trunc_ln117_20' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 252 [1/1] (0.00ns)   --->   "%lshr_ln117_10 = call i5 @_ssdm_op_PartSelect.i5.i32.i32.i32(i32 %add_ln117_39, i32 27, i32 31)" [benchmarks/sha/sha.c:117]   --->   Operation 252 'partselect' 'lshr_ln117_10' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 253 [1/1] (0.00ns) (grouped into LUT with out node or_ln117_38)   --->   "%and_ln117_10 = and i32 %add_ln117_35, %or_ln117_37" [benchmarks/sha/sha.c:117]   --->   Operation 253 'and' 'and_ln117_10' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 254 [1/1] (0.00ns) (grouped into LUT with out node or_ln117_38)   --->   "%xor_ln117_10 = xor i32 %add_ln117_35, -1" [benchmarks/sha/sha.c:117]   --->   Operation 254 'xor' 'xor_ln117_10' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 255 [1/1] (0.00ns) (grouped into LUT with out node or_ln117_38)   --->   "%and_ln117_30 = and i32 %or_ln117_35, %xor_ln117_10" [benchmarks/sha/sha.c:117]   --->   Operation 255 'and' 'and_ln117_30' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 256 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln117_38 = or i32 %and_ln117_10, %and_ln117_30" [benchmarks/sha/sha.c:117]   --->   Operation 256 'or' 'or_ln117_38' <Predicate = true> <Delay = 0.28> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 257 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln117_41 = add i32 1518500249, %or_ln117_33" [benchmarks/sha/sha.c:117]   --->   Operation 257 'add' 'add_ln117_41' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.45> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 258 [1/1] (0.90ns) (root node of TernaryAdder)   --->   "%add_ln117_42 = add i32 %add_ln117_41, %or_ln117_38" [benchmarks/sha/sha.c:117]   --->   Operation 258 'add' 'add_ln117_42' <Predicate = true> <Delay = 0.90> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.45> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 259 [1/1] (0.00ns)   --->   "%trunc_ln117_21 = trunc i32 %add_ln117_35 to i2" [benchmarks/sha/sha.c:117]   --->   Operation 259 'trunc' 'trunc_ln117_21' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 260 [1/1] (0.00ns)   --->   "%lshr_ln117_29 = call i30 @_ssdm_op_PartSelect.i30.i32.i32.i32(i32 %add_ln117_35, i32 2, i32 31)" [benchmarks/sha/sha.c:117]   --->   Operation 260 'partselect' 'lshr_ln117_29' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 261 [1/1] (0.00ns)   --->   "%or_ln117_39 = call i32 @_ssdm_op_BitConcatenate.i32.i2.i30(i2 %trunc_ln117_21, i30 %lshr_ln117_29)" [benchmarks/sha/sha.c:117]   --->   Operation 261 'bitconcatenate' 'or_ln117_39' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 262 [1/1] (0.00ns) (grouped into LUT with out node or_ln117_40)   --->   "%and_ln117_11 = and i32 %add_ln117_39, %or_ln117_39" [benchmarks/sha/sha.c:117]   --->   Operation 262 'and' 'and_ln117_11' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 263 [1/1] (0.00ns) (grouped into LUT with out node or_ln117_40)   --->   "%xor_ln117_11 = xor i32 %add_ln117_39, -1" [benchmarks/sha/sha.c:117]   --->   Operation 263 'xor' 'xor_ln117_11' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 264 [1/1] (0.00ns) (grouped into LUT with out node or_ln117_40)   --->   "%and_ln117_31 = and i32 %or_ln117_37, %xor_ln117_11" [benchmarks/sha/sha.c:117]   --->   Operation 264 'and' 'and_ln117_31' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 265 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln117_40 = or i32 %and_ln117_11, %and_ln117_31" [benchmarks/sha/sha.c:117]   --->   Operation 265 'or' 'or_ln117_40' <Predicate = true> <Delay = 0.28> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 266 [1/1] (0.00ns)   --->   "%trunc_ln117_23 = trunc i32 %add_ln117_39 to i2" [benchmarks/sha/sha.c:117]   --->   Operation 266 'trunc' 'trunc_ln117_23' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 267 [1/1] (0.00ns)   --->   "%lshr_ln117_30 = call i30 @_ssdm_op_PartSelect.i30.i32.i32.i32(i32 %add_ln117_39, i32 2, i32 31)" [benchmarks/sha/sha.c:117]   --->   Operation 267 'partselect' 'lshr_ln117_30' <Predicate = true> <Delay = 0.00>

State 9 <SV = 8> <Delay = 6.92>
ST_9 : Operation 268 [1/1] (0.00ns)   --->   "%W_addr_12 = getelementptr inbounds [80 x i32]* %W, i64 0, i64 12" [benchmarks/sha/sha.c:103]   --->   Operation 268 'getelementptr' 'W_addr_12' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 269 [1/1] (1.29ns)   --->   "store i32 %sha_info_data_load_12, i32* %W_addr_12, align 16" [benchmarks/sha/sha.c:103]   --->   Operation 269 'store' <Predicate = true> <Delay = 1.29> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5> <RAM>
ST_9 : Operation 270 [1/1] (0.00ns)   --->   "%W_addr_13 = getelementptr inbounds [80 x i32]* %W, i64 0, i64 13" [benchmarks/sha/sha.c:103]   --->   Operation 270 'getelementptr' 'W_addr_13' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 271 [1/1] (1.29ns)   --->   "store i32 %sha_info_data_load_13, i32* %W_addr_13, align 4" [benchmarks/sha/sha.c:103]   --->   Operation 271 'store' <Predicate = true> <Delay = 1.29> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5> <RAM>
ST_9 : Operation 272 [1/2] (0.73ns)   --->   "%sha_info_data_load_14 = load i32* getelementptr inbounds ([16 x i32]* @sha_info_data, i64 0, i64 14), align 8" [benchmarks/sha/sha.c:103]   --->   Operation 272 'load' 'sha_info_data_load_14' <Predicate = true> <Delay = 0.73> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5> <RAM>
ST_9 : Operation 273 [1/2] (0.73ns)   --->   "%sha_info_data_load_15 = load i32* getelementptr inbounds ([16 x i32]* @sha_info_data, i64 0, i64 15), align 4" [benchmarks/sha/sha.c:103]   --->   Operation 273 'load' 'sha_info_data_load_15' <Predicate = true> <Delay = 0.73> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5> <RAM>
ST_9 : Operation 274 [1/1] (0.00ns) (grouped into LUT with out node xor_ln107_2)   --->   "%xor_ln107 = xor i32 %sha_info_data_load_13, %sha_info_data_load_2" [benchmarks/sha/sha.c:107]   --->   Operation 274 'xor' 'xor_ln107' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 275 [1/1] (0.00ns) (grouped into LUT with out node xor_ln107_2)   --->   "%xor_ln107_1 = xor i32 %sha_info_data_load_8, %sha_info_data_load" [benchmarks/sha/sha.c:107]   --->   Operation 275 'xor' 'xor_ln107_1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 276 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln107_2 = xor i32 %xor_ln107_1, %xor_ln107" [benchmarks/sha/sha.c:107]   --->   Operation 276 'xor' 'xor_ln107_2' <Predicate = true> <Delay = 0.28> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 277 [1/1] (0.00ns) (grouped into LUT with out node xor_ln107_5)   --->   "%xor_ln107_3 = xor i32 %sha_info_data_load_14, %sha_info_data_load_3" [benchmarks/sha/sha.c:107]   --->   Operation 277 'xor' 'xor_ln107_3' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 278 [1/1] (0.00ns) (grouped into LUT with out node xor_ln107_5)   --->   "%xor_ln107_4 = xor i32 %sha_info_data_load_9, %sha_info_data_load_1" [benchmarks/sha/sha.c:107]   --->   Operation 278 'xor' 'xor_ln107_4' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 279 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln107_5 = xor i32 %xor_ln107_4, %xor_ln107_3" [benchmarks/sha/sha.c:107]   --->   Operation 279 'xor' 'xor_ln107_5' <Predicate = true> <Delay = 0.28> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 280 [1/1] (0.00ns) (grouped into LUT with out node xor_ln107_8)   --->   "%xor_ln107_6 = xor i32 %sha_info_data_load_15, %sha_info_data_load_4" [benchmarks/sha/sha.c:107]   --->   Operation 280 'xor' 'xor_ln107_6' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 281 [1/1] (0.00ns) (grouped into LUT with out node xor_ln107_8)   --->   "%xor_ln107_7 = xor i32 %sha_info_data_load_10, %sha_info_data_load_2" [benchmarks/sha/sha.c:107]   --->   Operation 281 'xor' 'xor_ln107_7' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 282 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln107_8 = xor i32 %xor_ln107_7, %xor_ln107_6" [benchmarks/sha/sha.c:107]   --->   Operation 282 'xor' 'xor_ln107_8' <Predicate = true> <Delay = 0.28> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 283 [1/1] (0.00ns) (grouped into LUT with out node xor_ln107_11)   --->   "%xor_ln107_9 = xor i32 %sha_info_data_load_5, %sha_info_data_load_11" [benchmarks/sha/sha.c:107]   --->   Operation 283 'xor' 'xor_ln107_9' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 284 [1/1] (0.00ns) (grouped into LUT with out node xor_ln107_11)   --->   "%xor_ln107_10 = xor i32 %sha_info_data_load_3, %xor_ln107_2" [benchmarks/sha/sha.c:107]   --->   Operation 284 'xor' 'xor_ln107_10' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 285 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln107_11 = xor i32 %xor_ln107_10, %xor_ln107_9" [benchmarks/sha/sha.c:107]   --->   Operation 285 'xor' 'xor_ln107_11' <Predicate = true> <Delay = 0.28> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 286 [1/1] (0.00ns) (grouped into LUT with out node xor_ln107_14)   --->   "%xor_ln107_12 = xor i32 %sha_info_data_load_6, %sha_info_data_load_12" [benchmarks/sha/sha.c:107]   --->   Operation 286 'xor' 'xor_ln107_12' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 287 [1/1] (0.00ns) (grouped into LUT with out node xor_ln107_14)   --->   "%xor_ln107_13 = xor i32 %sha_info_data_load_4, %xor_ln107_5" [benchmarks/sha/sha.c:107]   --->   Operation 287 'xor' 'xor_ln107_13' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 288 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln107_14 = xor i32 %xor_ln107_13, %xor_ln107_12" [benchmarks/sha/sha.c:107]   --->   Operation 288 'xor' 'xor_ln107_14' <Predicate = true> <Delay = 0.28> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 289 [1/1] (0.00ns) (grouped into LUT with out node xor_ln107_17)   --->   "%xor_ln107_15 = xor i32 %sha_info_data_load_7, %sha_info_data_load_13" [benchmarks/sha/sha.c:107]   --->   Operation 289 'xor' 'xor_ln107_15' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 290 [1/1] (0.00ns) (grouped into LUT with out node xor_ln107_17)   --->   "%xor_ln107_16 = xor i32 %sha_info_data_load_5, %xor_ln107_8" [benchmarks/sha/sha.c:107]   --->   Operation 290 'xor' 'xor_ln107_16' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 291 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln107_17 = xor i32 %xor_ln107_16, %xor_ln107_15" [benchmarks/sha/sha.c:107]   --->   Operation 291 'xor' 'xor_ln107_17' <Predicate = true> <Delay = 0.28> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 292 [1/1] (0.00ns) (grouped into LUT with out node xor_ln107_20)   --->   "%xor_ln107_18 = xor i32 %sha_info_data_load_8, %sha_info_data_load_14" [benchmarks/sha/sha.c:107]   --->   Operation 292 'xor' 'xor_ln107_18' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 293 [1/1] (0.00ns) (grouped into LUT with out node xor_ln107_20)   --->   "%xor_ln107_19 = xor i32 %sha_info_data_load_6, %xor_ln107_11" [benchmarks/sha/sha.c:107]   --->   Operation 293 'xor' 'xor_ln107_19' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 294 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln107_20 = xor i32 %xor_ln107_19, %xor_ln107_18" [benchmarks/sha/sha.c:107]   --->   Operation 294 'xor' 'xor_ln107_20' <Predicate = true> <Delay = 0.28> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 295 [1/1] (0.00ns) (grouped into LUT with out node xor_ln107_23)   --->   "%xor_ln107_21 = xor i32 %sha_info_data_load_9, %sha_info_data_load_15" [benchmarks/sha/sha.c:107]   --->   Operation 295 'xor' 'xor_ln107_21' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 296 [1/1] (0.00ns) (grouped into LUT with out node xor_ln107_23)   --->   "%xor_ln107_22 = xor i32 %sha_info_data_load_7, %xor_ln107_14" [benchmarks/sha/sha.c:107]   --->   Operation 296 'xor' 'xor_ln107_22' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 297 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln107_23 = xor i32 %xor_ln107_22, %xor_ln107_21" [benchmarks/sha/sha.c:107]   --->   Operation 297 'xor' 'xor_ln107_23' <Predicate = true> <Delay = 0.28> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 298 [1/1] (0.28ns)   --->   "%xor_ln107_24 = xor i32 %sha_info_data_load_10, %sha_info_data_load_8" [benchmarks/sha/sha.c:107]   --->   Operation 298 'xor' 'xor_ln107_24' <Predicate = true> <Delay = 0.28> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 299 [1/1] (0.00ns) (grouped into LUT with out node xor_ln107_26)   --->   "%xor_ln107_25 = xor i32 %xor_ln107_2, %xor_ln107_17" [benchmarks/sha/sha.c:107]   --->   Operation 299 'xor' 'xor_ln107_25' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 300 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln107_26 = xor i32 %xor_ln107_25, %xor_ln107_24" [benchmarks/sha/sha.c:107]   --->   Operation 300 'xor' 'xor_ln107_26' <Predicate = true> <Delay = 0.28> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 301 [1/1] (0.28ns)   --->   "%xor_ln107_27 = xor i32 %sha_info_data_load_11, %sha_info_data_load_9" [benchmarks/sha/sha.c:107]   --->   Operation 301 'xor' 'xor_ln107_27' <Predicate = true> <Delay = 0.28> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 302 [1/1] (0.00ns) (grouped into LUT with out node xor_ln107_29)   --->   "%xor_ln107_28 = xor i32 %xor_ln107_5, %xor_ln107_20" [benchmarks/sha/sha.c:107]   --->   Operation 302 'xor' 'xor_ln107_28' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 303 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln107_29 = xor i32 %xor_ln107_28, %xor_ln107_27" [benchmarks/sha/sha.c:107]   --->   Operation 303 'xor' 'xor_ln107_29' <Predicate = true> <Delay = 0.28> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 304 [1/1] (0.28ns)   --->   "%xor_ln107_30 = xor i32 %sha_info_data_load_12, %sha_info_data_load_10" [benchmarks/sha/sha.c:107]   --->   Operation 304 'xor' 'xor_ln107_30' <Predicate = true> <Delay = 0.28> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 305 [1/1] (0.00ns) (grouped into LUT with out node xor_ln107_32)   --->   "%xor_ln107_31 = xor i32 %xor_ln107_8, %xor_ln107_23" [benchmarks/sha/sha.c:107]   --->   Operation 305 'xor' 'xor_ln107_31' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 306 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln107_32 = xor i32 %xor_ln107_31, %xor_ln107_30" [benchmarks/sha/sha.c:107]   --->   Operation 306 'xor' 'xor_ln107_32' <Predicate = true> <Delay = 0.28> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 307 [1/1] (0.28ns)   --->   "%xor_ln107_33 = xor i32 %sha_info_data_load_13, %sha_info_data_load_11" [benchmarks/sha/sha.c:107]   --->   Operation 307 'xor' 'xor_ln107_33' <Predicate = true> <Delay = 0.28> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 308 [1/1] (0.00ns) (grouped into LUT with out node xor_ln107_35)   --->   "%xor_ln107_34 = xor i32 %xor_ln107_11, %xor_ln107_26" [benchmarks/sha/sha.c:107]   --->   Operation 308 'xor' 'xor_ln107_34' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 309 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln107_35 = xor i32 %xor_ln107_34, %xor_ln107_33" [benchmarks/sha/sha.c:107]   --->   Operation 309 'xor' 'xor_ln107_35' <Predicate = true> <Delay = 0.28> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 310 [1/1] (0.28ns)   --->   "%xor_ln107_36 = xor i32 %sha_info_data_load_14, %sha_info_data_load_12" [benchmarks/sha/sha.c:107]   --->   Operation 310 'xor' 'xor_ln107_36' <Predicate = true> <Delay = 0.28> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 311 [1/1] (0.00ns) (grouped into LUT with out node xor_ln107_38)   --->   "%xor_ln107_37 = xor i32 %xor_ln107_14, %xor_ln107_29" [benchmarks/sha/sha.c:107]   --->   Operation 311 'xor' 'xor_ln107_37' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 312 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln107_38 = xor i32 %xor_ln107_37, %xor_ln107_36" [benchmarks/sha/sha.c:107]   --->   Operation 312 'xor' 'xor_ln107_38' <Predicate = true> <Delay = 0.28> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 313 [1/1] (0.28ns)   --->   "%xor_ln107_39 = xor i32 %sha_info_data_load_15, %sha_info_data_load_13" [benchmarks/sha/sha.c:107]   --->   Operation 313 'xor' 'xor_ln107_39' <Predicate = true> <Delay = 0.28> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 314 [1/1] (0.00ns) (grouped into LUT with out node xor_ln107_41)   --->   "%xor_ln107_40 = xor i32 %xor_ln107_17, %xor_ln107_32" [benchmarks/sha/sha.c:107]   --->   Operation 314 'xor' 'xor_ln107_40' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 315 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln107_41 = xor i32 %xor_ln107_40, %xor_ln107_39" [benchmarks/sha/sha.c:107]   --->   Operation 315 'xor' 'xor_ln107_41' <Predicate = true> <Delay = 0.28> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 316 [1/1] (0.28ns)   --->   "%xor_ln107_42 = xor i32 %sha_info_data_load_14, %xor_ln107_35" [benchmarks/sha/sha.c:107]   --->   Operation 316 'xor' 'xor_ln107_42' <Predicate = true> <Delay = 0.28> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 317 [1/1] (0.00ns) (grouped into LUT with out node xor_ln107_44)   --->   "%xor_ln107_43 = xor i32 %xor_ln107_2, %xor_ln107_20" [benchmarks/sha/sha.c:107]   --->   Operation 317 'xor' 'xor_ln107_43' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 318 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln107_44 = xor i32 %xor_ln107_43, %xor_ln107_42" [benchmarks/sha/sha.c:107]   --->   Operation 318 'xor' 'xor_ln107_44' <Predicate = true> <Delay = 0.28> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 319 [1/1] (0.28ns)   --->   "%xor_ln107_45 = xor i32 %sha_info_data_load_15, %xor_ln107_38" [benchmarks/sha/sha.c:107]   --->   Operation 319 'xor' 'xor_ln107_45' <Predicate = true> <Delay = 0.28> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 320 [1/1] (0.00ns) (grouped into LUT with out node xor_ln107_47)   --->   "%xor_ln107_46 = xor i32 %xor_ln107_5, %xor_ln107_23" [benchmarks/sha/sha.c:107]   --->   Operation 320 'xor' 'xor_ln107_46' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 321 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln107_47 = xor i32 %xor_ln107_46, %xor_ln107_45" [benchmarks/sha/sha.c:107]   --->   Operation 321 'xor' 'xor_ln107_47' <Predicate = true> <Delay = 0.28> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 322 [1/1] (0.28ns)   --->   "%xor_ln107_48 = xor i32 %xor_ln107_41, %xor_ln107_8" [benchmarks/sha/sha.c:107]   --->   Operation 322 'xor' 'xor_ln107_48' <Predicate = true> <Delay = 0.28> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 323 [1/1] (0.28ns)   --->   "%xor_ln107_51 = xor i32 %xor_ln107_44, %xor_ln107_11" [benchmarks/sha/sha.c:107]   --->   Operation 323 'xor' 'xor_ln107_51' <Predicate = true> <Delay = 0.28> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 324 [1/1] (0.28ns)   --->   "%xor_ln107_57 = xor i32 %xor_ln107_24, %xor_ln107_48" [benchmarks/sha/sha.c:107]   --->   Operation 324 'xor' 'xor_ln107_57' <Predicate = true> <Delay = 0.28> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 325 [1/1] (0.28ns)   --->   "%xor_ln107_60 = xor i32 %xor_ln107_27, %xor_ln107_51" [benchmarks/sha/sha.c:107]   --->   Operation 325 'xor' 'xor_ln107_60' <Predicate = true> <Delay = 0.28> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 326 [1/1] (0.28ns)   --->   "%xor_ln107_69 = xor i32 %xor_ln107_36, %xor_ln107_60" [benchmarks/sha/sha.c:107]   --->   Operation 326 'xor' 'xor_ln107_69' <Predicate = true> <Delay = 0.28> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 327 [1/1] (0.00ns)   --->   "%or_ln117_10 = call i32 @_ssdm_op_BitConcatenate.i32.i27.i5(i27 %trunc_ln117_20, i5 %lshr_ln117_10)" [benchmarks/sha/sha.c:117]   --->   Operation 327 'bitconcatenate' 'or_ln117_10' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 328 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln117_40 = add i32 %sha_info_data_load_10, %or_ln117_10" [benchmarks/sha/sha.c:117]   --->   Operation 328 'add' 'add_ln117_40' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.45> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 329 [1/1] (0.90ns) (root node of TernaryAdder)   --->   "%add_ln117_43 = add i32 %add_ln117_42, %add_ln117_40" [benchmarks/sha/sha.c:117]   --->   Operation 329 'add' 'add_ln117_43' <Predicate = true> <Delay = 0.90> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.45> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 330 [1/1] (0.00ns)   --->   "%trunc_ln117_22 = trunc i32 %add_ln117_43 to i27" [benchmarks/sha/sha.c:117]   --->   Operation 330 'trunc' 'trunc_ln117_22' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 331 [1/1] (0.00ns)   --->   "%lshr_ln117_11 = call i5 @_ssdm_op_PartSelect.i5.i32.i32.i32(i32 %add_ln117_43, i32 27, i32 31)" [benchmarks/sha/sha.c:117]   --->   Operation 331 'partselect' 'lshr_ln117_11' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 332 [1/1] (0.00ns)   --->   "%or_ln117_11 = call i32 @_ssdm_op_BitConcatenate.i32.i27.i5(i27 %trunc_ln117_22, i5 %lshr_ln117_11)" [benchmarks/sha/sha.c:117]   --->   Operation 332 'bitconcatenate' 'or_ln117_11' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 333 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln117_44 = add i32 %sha_info_data_load_11, %or_ln117_11" [benchmarks/sha/sha.c:117]   --->   Operation 333 'add' 'add_ln117_44' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.45> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 334 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln117_45 = add i32 1518500249, %or_ln117_35" [benchmarks/sha/sha.c:117]   --->   Operation 334 'add' 'add_ln117_45' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.45> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 335 [1/1] (0.90ns) (root node of TernaryAdder)   --->   "%add_ln117_46 = add i32 %add_ln117_45, %or_ln117_40" [benchmarks/sha/sha.c:117]   --->   Operation 335 'add' 'add_ln117_46' <Predicate = true> <Delay = 0.90> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.45> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 336 [1/1] (0.90ns) (root node of TernaryAdder)   --->   "%add_ln117_47 = add i32 %add_ln117_46, %add_ln117_44" [benchmarks/sha/sha.c:117]   --->   Operation 336 'add' 'add_ln117_47' <Predicate = true> <Delay = 0.90> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.45> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 337 [1/1] (0.00ns)   --->   "%or_ln117_41 = call i32 @_ssdm_op_BitConcatenate.i32.i2.i30(i2 %trunc_ln117_23, i30 %lshr_ln117_30)" [benchmarks/sha/sha.c:117]   --->   Operation 337 'bitconcatenate' 'or_ln117_41' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 338 [1/1] (0.00ns)   --->   "%trunc_ln117_24 = trunc i32 %add_ln117_47 to i27" [benchmarks/sha/sha.c:117]   --->   Operation 338 'trunc' 'trunc_ln117_24' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 339 [1/1] (0.00ns)   --->   "%lshr_ln117_12 = call i5 @_ssdm_op_PartSelect.i5.i32.i32.i32(i32 %add_ln117_47, i32 27, i32 31)" [benchmarks/sha/sha.c:117]   --->   Operation 339 'partselect' 'lshr_ln117_12' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 340 [1/1] (0.00ns)   --->   "%or_ln117_12 = call i32 @_ssdm_op_BitConcatenate.i32.i27.i5(i27 %trunc_ln117_24, i5 %lshr_ln117_12)" [benchmarks/sha/sha.c:117]   --->   Operation 340 'bitconcatenate' 'or_ln117_12' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 341 [1/1] (0.00ns) (grouped into LUT with out node or_ln117_42)   --->   "%and_ln117_12 = and i32 %add_ln117_43, %or_ln117_41" [benchmarks/sha/sha.c:117]   --->   Operation 341 'and' 'and_ln117_12' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 342 [1/1] (0.00ns) (grouped into LUT with out node or_ln117_42)   --->   "%xor_ln117_12 = xor i32 %add_ln117_43, -1" [benchmarks/sha/sha.c:117]   --->   Operation 342 'xor' 'xor_ln117_12' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 343 [1/1] (0.00ns) (grouped into LUT with out node or_ln117_42)   --->   "%and_ln117_32 = and i32 %or_ln117_39, %xor_ln117_12" [benchmarks/sha/sha.c:117]   --->   Operation 343 'and' 'and_ln117_32' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 344 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln117_42 = or i32 %and_ln117_12, %and_ln117_32" [benchmarks/sha/sha.c:117]   --->   Operation 344 'or' 'or_ln117_42' <Predicate = true> <Delay = 0.28> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 345 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln117_48 = add i32 %sha_info_data_load_12, %or_ln117_12" [benchmarks/sha/sha.c:117]   --->   Operation 345 'add' 'add_ln117_48' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.45> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 346 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln117_49 = add i32 1518500249, %or_ln117_37" [benchmarks/sha/sha.c:117]   --->   Operation 346 'add' 'add_ln117_49' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.45> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 347 [1/1] (0.90ns) (root node of TernaryAdder)   --->   "%add_ln117_50 = add i32 %add_ln117_49, %or_ln117_42" [benchmarks/sha/sha.c:117]   --->   Operation 347 'add' 'add_ln117_50' <Predicate = true> <Delay = 0.90> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.45> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 348 [1/1] (0.90ns) (root node of TernaryAdder)   --->   "%add_ln117_51 = add i32 %add_ln117_50, %add_ln117_48" [benchmarks/sha/sha.c:117]   --->   Operation 348 'add' 'add_ln117_51' <Predicate = true> <Delay = 0.90> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.45> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 349 [1/1] (0.00ns)   --->   "%trunc_ln117_25 = trunc i32 %add_ln117_43 to i2" [benchmarks/sha/sha.c:117]   --->   Operation 349 'trunc' 'trunc_ln117_25' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 350 [1/1] (0.00ns)   --->   "%lshr_ln117_31 = call i30 @_ssdm_op_PartSelect.i30.i32.i32.i32(i32 %add_ln117_43, i32 2, i32 31)" [benchmarks/sha/sha.c:117]   --->   Operation 350 'partselect' 'lshr_ln117_31' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 351 [1/1] (0.00ns)   --->   "%or_ln117_43 = call i32 @_ssdm_op_BitConcatenate.i32.i2.i30(i2 %trunc_ln117_25, i30 %lshr_ln117_31)" [benchmarks/sha/sha.c:117]   --->   Operation 351 'bitconcatenate' 'or_ln117_43' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 352 [1/1] (0.00ns)   --->   "%trunc_ln117_26 = trunc i32 %add_ln117_51 to i27" [benchmarks/sha/sha.c:117]   --->   Operation 352 'trunc' 'trunc_ln117_26' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 353 [1/1] (0.00ns)   --->   "%lshr_ln117_13 = call i5 @_ssdm_op_PartSelect.i5.i32.i32.i32(i32 %add_ln117_51, i32 27, i32 31)" [benchmarks/sha/sha.c:117]   --->   Operation 353 'partselect' 'lshr_ln117_13' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 354 [1/1] (0.00ns)   --->   "%or_ln117_13 = call i32 @_ssdm_op_BitConcatenate.i32.i27.i5(i27 %trunc_ln117_26, i5 %lshr_ln117_13)" [benchmarks/sha/sha.c:117]   --->   Operation 354 'bitconcatenate' 'or_ln117_13' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 355 [1/1] (0.00ns) (grouped into LUT with out node or_ln117_44)   --->   "%and_ln117_13 = and i32 %add_ln117_47, %or_ln117_43" [benchmarks/sha/sha.c:117]   --->   Operation 355 'and' 'and_ln117_13' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 356 [1/1] (0.00ns) (grouped into LUT with out node or_ln117_44)   --->   "%xor_ln117_13 = xor i32 %add_ln117_47, -1" [benchmarks/sha/sha.c:117]   --->   Operation 356 'xor' 'xor_ln117_13' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 357 [1/1] (0.00ns) (grouped into LUT with out node or_ln117_44)   --->   "%and_ln117_33 = and i32 %or_ln117_41, %xor_ln117_13" [benchmarks/sha/sha.c:117]   --->   Operation 357 'and' 'and_ln117_33' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 358 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln117_44 = or i32 %and_ln117_13, %and_ln117_33" [benchmarks/sha/sha.c:117]   --->   Operation 358 'or' 'or_ln117_44' <Predicate = true> <Delay = 0.28> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 359 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln117_52 = add i32 %sha_info_data_load_13, %or_ln117_13" [benchmarks/sha/sha.c:117]   --->   Operation 359 'add' 'add_ln117_52' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.45> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 360 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln117_53 = add i32 1518500249, %or_ln117_39" [benchmarks/sha/sha.c:117]   --->   Operation 360 'add' 'add_ln117_53' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.45> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 361 [1/1] (0.90ns) (root node of TernaryAdder)   --->   "%add_ln117_54 = add i32 %add_ln117_53, %or_ln117_44" [benchmarks/sha/sha.c:117]   --->   Operation 361 'add' 'add_ln117_54' <Predicate = true> <Delay = 0.90> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.45> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 362 [1/1] (0.90ns) (root node of TernaryAdder)   --->   "%add_ln117_55 = add i32 %add_ln117_54, %add_ln117_52" [benchmarks/sha/sha.c:117]   --->   Operation 362 'add' 'add_ln117_55' <Predicate = true> <Delay = 0.90> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.45> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 363 [1/1] (0.00ns)   --->   "%trunc_ln117_27 = trunc i32 %add_ln117_47 to i2" [benchmarks/sha/sha.c:117]   --->   Operation 363 'trunc' 'trunc_ln117_27' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 364 [1/1] (0.00ns)   --->   "%lshr_ln117_32 = call i30 @_ssdm_op_PartSelect.i30.i32.i32.i32(i32 %add_ln117_47, i32 2, i32 31)" [benchmarks/sha/sha.c:117]   --->   Operation 364 'partselect' 'lshr_ln117_32' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 365 [1/1] (0.00ns)   --->   "%or_ln117_45 = call i32 @_ssdm_op_BitConcatenate.i32.i2.i30(i2 %trunc_ln117_27, i30 %lshr_ln117_32)" [benchmarks/sha/sha.c:117]   --->   Operation 365 'bitconcatenate' 'or_ln117_45' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 366 [1/1] (0.00ns)   --->   "%trunc_ln117_28 = trunc i32 %add_ln117_55 to i27" [benchmarks/sha/sha.c:117]   --->   Operation 366 'trunc' 'trunc_ln117_28' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 367 [1/1] (0.00ns)   --->   "%lshr_ln117_14 = call i5 @_ssdm_op_PartSelect.i5.i32.i32.i32(i32 %add_ln117_55, i32 27, i32 31)" [benchmarks/sha/sha.c:117]   --->   Operation 367 'partselect' 'lshr_ln117_14' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 368 [1/1] (0.00ns)   --->   "%or_ln117_14 = call i32 @_ssdm_op_BitConcatenate.i32.i27.i5(i27 %trunc_ln117_28, i5 %lshr_ln117_14)" [benchmarks/sha/sha.c:117]   --->   Operation 368 'bitconcatenate' 'or_ln117_14' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 369 [1/1] (0.00ns) (grouped into LUT with out node or_ln117_46)   --->   "%and_ln117_14 = and i32 %add_ln117_51, %or_ln117_45" [benchmarks/sha/sha.c:117]   --->   Operation 369 'and' 'and_ln117_14' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 370 [1/1] (0.00ns) (grouped into LUT with out node or_ln117_46)   --->   "%xor_ln117_14 = xor i32 %add_ln117_51, -1" [benchmarks/sha/sha.c:117]   --->   Operation 370 'xor' 'xor_ln117_14' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 371 [1/1] (0.00ns) (grouped into LUT with out node or_ln117_46)   --->   "%and_ln117_34 = and i32 %or_ln117_43, %xor_ln117_14" [benchmarks/sha/sha.c:117]   --->   Operation 371 'and' 'and_ln117_34' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 372 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln117_46 = or i32 %and_ln117_14, %and_ln117_34" [benchmarks/sha/sha.c:117]   --->   Operation 372 'or' 'or_ln117_46' <Predicate = true> <Delay = 0.28> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 373 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln117_56 = add i32 %sha_info_data_load_14, %or_ln117_14" [benchmarks/sha/sha.c:117]   --->   Operation 373 'add' 'add_ln117_56' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.45> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 374 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln117_57 = add i32 1518500249, %or_ln117_41" [benchmarks/sha/sha.c:117]   --->   Operation 374 'add' 'add_ln117_57' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.45> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 375 [1/1] (0.90ns) (root node of TernaryAdder)   --->   "%add_ln117_58 = add i32 %add_ln117_57, %or_ln117_46" [benchmarks/sha/sha.c:117]   --->   Operation 375 'add' 'add_ln117_58' <Predicate = true> <Delay = 0.90> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.45> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 376 [1/1] (0.90ns) (root node of TernaryAdder)   --->   "%add_ln117_59 = add i32 %add_ln117_58, %add_ln117_56" [benchmarks/sha/sha.c:117]   --->   Operation 376 'add' 'add_ln117_59' <Predicate = true> <Delay = 0.90> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.45> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 377 [1/1] (0.00ns)   --->   "%trunc_ln117_29 = trunc i32 %add_ln117_51 to i2" [benchmarks/sha/sha.c:117]   --->   Operation 377 'trunc' 'trunc_ln117_29' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 378 [1/1] (0.00ns)   --->   "%lshr_ln117_33 = call i30 @_ssdm_op_PartSelect.i30.i32.i32.i32(i32 %add_ln117_51, i32 2, i32 31)" [benchmarks/sha/sha.c:117]   --->   Operation 378 'partselect' 'lshr_ln117_33' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 379 [1/1] (0.00ns)   --->   "%or_ln117_47 = call i32 @_ssdm_op_BitConcatenate.i32.i2.i30(i2 %trunc_ln117_29, i30 %lshr_ln117_33)" [benchmarks/sha/sha.c:117]   --->   Operation 379 'bitconcatenate' 'or_ln117_47' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 380 [1/1] (0.00ns)   --->   "%trunc_ln117_30 = trunc i32 %add_ln117_59 to i27" [benchmarks/sha/sha.c:117]   --->   Operation 380 'trunc' 'trunc_ln117_30' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 381 [1/1] (0.00ns)   --->   "%lshr_ln117_15 = call i5 @_ssdm_op_PartSelect.i5.i32.i32.i32(i32 %add_ln117_59, i32 27, i32 31)" [benchmarks/sha/sha.c:117]   --->   Operation 381 'partselect' 'lshr_ln117_15' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 382 [1/1] (0.00ns)   --->   "%or_ln117_15 = call i32 @_ssdm_op_BitConcatenate.i32.i27.i5(i27 %trunc_ln117_30, i5 %lshr_ln117_15)" [benchmarks/sha/sha.c:117]   --->   Operation 382 'bitconcatenate' 'or_ln117_15' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 383 [1/1] (0.00ns) (grouped into LUT with out node or_ln117_48)   --->   "%and_ln117_15 = and i32 %add_ln117_55, %or_ln117_47" [benchmarks/sha/sha.c:117]   --->   Operation 383 'and' 'and_ln117_15' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 384 [1/1] (0.00ns) (grouped into LUT with out node or_ln117_48)   --->   "%xor_ln117_15 = xor i32 %add_ln117_55, -1" [benchmarks/sha/sha.c:117]   --->   Operation 384 'xor' 'xor_ln117_15' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 385 [1/1] (0.00ns) (grouped into LUT with out node or_ln117_48)   --->   "%and_ln117_35 = and i32 %or_ln117_45, %xor_ln117_15" [benchmarks/sha/sha.c:117]   --->   Operation 385 'and' 'and_ln117_35' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 386 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln117_48 = or i32 %and_ln117_15, %and_ln117_35" [benchmarks/sha/sha.c:117]   --->   Operation 386 'or' 'or_ln117_48' <Predicate = true> <Delay = 0.28> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 387 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln117_60 = add i32 %sha_info_data_load_15, %or_ln117_15" [benchmarks/sha/sha.c:117]   --->   Operation 387 'add' 'add_ln117_60' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.45> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 388 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln117_61 = add i32 1518500249, %or_ln117_43" [benchmarks/sha/sha.c:117]   --->   Operation 388 'add' 'add_ln117_61' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.45> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 389 [1/1] (0.90ns) (root node of TernaryAdder)   --->   "%add_ln117_62 = add i32 %add_ln117_61, %or_ln117_48" [benchmarks/sha/sha.c:117]   --->   Operation 389 'add' 'add_ln117_62' <Predicate = true> <Delay = 0.90> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.45> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 390 [1/1] (0.90ns) (root node of TernaryAdder)   --->   "%add_ln117_63 = add i32 %add_ln117_62, %add_ln117_60" [benchmarks/sha/sha.c:117]   --->   Operation 390 'add' 'add_ln117_63' <Predicate = true> <Delay = 0.90> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.45> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 391 [1/1] (0.00ns)   --->   "%trunc_ln117_31 = trunc i32 %add_ln117_55 to i2" [benchmarks/sha/sha.c:117]   --->   Operation 391 'trunc' 'trunc_ln117_31' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 392 [1/1] (0.00ns)   --->   "%lshr_ln117_34 = call i30 @_ssdm_op_PartSelect.i30.i32.i32.i32(i32 %add_ln117_55, i32 2, i32 31)" [benchmarks/sha/sha.c:117]   --->   Operation 392 'partselect' 'lshr_ln117_34' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 393 [1/1] (0.00ns)   --->   "%or_ln117_49 = call i32 @_ssdm_op_BitConcatenate.i32.i2.i30(i2 %trunc_ln117_31, i30 %lshr_ln117_34)" [benchmarks/sha/sha.c:117]   --->   Operation 393 'bitconcatenate' 'or_ln117_49' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 394 [1/1] (0.00ns)   --->   "%trunc_ln117_32 = trunc i32 %add_ln117_63 to i27" [benchmarks/sha/sha.c:117]   --->   Operation 394 'trunc' 'trunc_ln117_32' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 395 [1/1] (0.00ns)   --->   "%lshr_ln117_16 = call i5 @_ssdm_op_PartSelect.i5.i32.i32.i32(i32 %add_ln117_63, i32 27, i32 31)" [benchmarks/sha/sha.c:117]   --->   Operation 395 'partselect' 'lshr_ln117_16' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 396 [1/1] (0.00ns)   --->   "%or_ln117_16 = call i32 @_ssdm_op_BitConcatenate.i32.i27.i5(i27 %trunc_ln117_32, i5 %lshr_ln117_16)" [benchmarks/sha/sha.c:117]   --->   Operation 396 'bitconcatenate' 'or_ln117_16' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 397 [1/1] (0.00ns) (grouped into LUT with out node or_ln117_50)   --->   "%and_ln117_16 = and i32 %add_ln117_59, %or_ln117_49" [benchmarks/sha/sha.c:117]   --->   Operation 397 'and' 'and_ln117_16' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 398 [1/1] (0.00ns) (grouped into LUT with out node or_ln117_50)   --->   "%xor_ln117_16 = xor i32 %add_ln117_59, -1" [benchmarks/sha/sha.c:117]   --->   Operation 398 'xor' 'xor_ln117_16' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 399 [1/1] (0.00ns) (grouped into LUT with out node or_ln117_50)   --->   "%and_ln117_36 = and i32 %or_ln117_47, %xor_ln117_16" [benchmarks/sha/sha.c:117]   --->   Operation 399 'and' 'and_ln117_36' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 400 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln117_50 = or i32 %and_ln117_16, %and_ln117_36" [benchmarks/sha/sha.c:117]   --->   Operation 400 'or' 'or_ln117_50' <Predicate = true> <Delay = 0.28> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 401 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln117_64 = add i32 %or_ln117_16, %or_ln117_50" [benchmarks/sha/sha.c:117]   --->   Operation 401 'add' 'add_ln117_64' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.45> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 402 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln117_65 = add i32 1518500249, %xor_ln107_2" [benchmarks/sha/sha.c:117]   --->   Operation 402 'add' 'add_ln117_65' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.45> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 403 [1/1] (0.90ns) (root node of TernaryAdder)   --->   "%add_ln117_66 = add i32 %add_ln117_65, %or_ln117_45" [benchmarks/sha/sha.c:117]   --->   Operation 403 'add' 'add_ln117_66' <Predicate = true> <Delay = 0.90> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.45> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 404 [1/1] (0.90ns) (root node of TernaryAdder)   --->   "%add_ln117_67 = add i32 %add_ln117_66, %add_ln117_64" [benchmarks/sha/sha.c:117]   --->   Operation 404 'add' 'add_ln117_67' <Predicate = true> <Delay = 0.90> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.45> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 405 [1/1] (0.00ns)   --->   "%trunc_ln117_33 = trunc i32 %add_ln117_59 to i2" [benchmarks/sha/sha.c:117]   --->   Operation 405 'trunc' 'trunc_ln117_33' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 406 [1/1] (0.00ns)   --->   "%lshr_ln117_35 = call i30 @_ssdm_op_PartSelect.i30.i32.i32.i32(i32 %add_ln117_59, i32 2, i32 31)" [benchmarks/sha/sha.c:117]   --->   Operation 406 'partselect' 'lshr_ln117_35' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 407 [1/1] (0.00ns)   --->   "%trunc_ln117_34 = trunc i32 %add_ln117_67 to i27" [benchmarks/sha/sha.c:117]   --->   Operation 407 'trunc' 'trunc_ln117_34' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 408 [1/1] (0.00ns)   --->   "%lshr_ln117_17 = call i5 @_ssdm_op_PartSelect.i5.i32.i32.i32(i32 %add_ln117_67, i32 27, i32 31)" [benchmarks/sha/sha.c:117]   --->   Operation 408 'partselect' 'lshr_ln117_17' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 409 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln117_69 = add i32 1518500249, %xor_ln107_5" [benchmarks/sha/sha.c:117]   --->   Operation 409 'add' 'add_ln117_69' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.45> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 410 [1/1] (0.90ns) (root node of TernaryAdder)   --->   "%add_ln117_70 = add i32 %add_ln117_69, %or_ln117_47" [benchmarks/sha/sha.c:117]   --->   Operation 410 'add' 'add_ln117_70' <Predicate = true> <Delay = 0.90> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.45> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 411 [1/1] (0.00ns)   --->   "%trunc_ln117_35 = trunc i32 %add_ln117_63 to i2" [benchmarks/sha/sha.c:117]   --->   Operation 411 'trunc' 'trunc_ln117_35' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 412 [1/1] (0.00ns)   --->   "%lshr_ln117_36 = call i30 @_ssdm_op_PartSelect.i30.i32.i32.i32(i32 %add_ln117_63, i32 2, i32 31)" [benchmarks/sha/sha.c:117]   --->   Operation 412 'partselect' 'lshr_ln117_36' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 413 [1/1] (0.00ns)   --->   "%trunc_ln117_37 = trunc i32 %add_ln117_67 to i2" [benchmarks/sha/sha.c:117]   --->   Operation 413 'trunc' 'trunc_ln117_37' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 414 [1/1] (0.00ns)   --->   "%lshr_ln117_37 = call i30 @_ssdm_op_PartSelect.i30.i32.i32.i32(i32 %add_ln117_67, i32 2, i32 31)" [benchmarks/sha/sha.c:117]   --->   Operation 414 'partselect' 'lshr_ln117_37' <Predicate = true> <Delay = 0.00>

State 10 <SV = 9> <Delay = 6.78>
ST_10 : Operation 415 [1/1] (0.00ns) (grouped into LUT with out node xor_ln107_50)   --->   "%xor_ln107_49 = xor i32 %xor_ln107_17, %xor_ln107_24" [benchmarks/sha/sha.c:107]   --->   Operation 415 'xor' 'xor_ln107_49' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 416 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln107_50 = xor i32 %xor_ln107_49, %xor_ln107_48" [benchmarks/sha/sha.c:107]   --->   Operation 416 'xor' 'xor_ln107_50' <Predicate = true> <Delay = 0.28> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 417 [1/1] (0.00ns) (grouped into LUT with out node xor_ln107_53)   --->   "%xor_ln107_52 = xor i32 %xor_ln107_20, %xor_ln107_27" [benchmarks/sha/sha.c:107]   --->   Operation 417 'xor' 'xor_ln107_52' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 418 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln107_53 = xor i32 %xor_ln107_52, %xor_ln107_51" [benchmarks/sha/sha.c:107]   --->   Operation 418 'xor' 'xor_ln107_53' <Predicate = true> <Delay = 0.28> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 419 [1/1] (0.28ns)   --->   "%xor_ln107_54 = xor i32 %xor_ln107_47, %xor_ln107_14" [benchmarks/sha/sha.c:107]   --->   Operation 419 'xor' 'xor_ln107_54' <Predicate = true> <Delay = 0.28> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 420 [1/1] (0.00ns) (grouped into LUT with out node xor_ln107_56)   --->   "%xor_ln107_55 = xor i32 %xor_ln107_23, %xor_ln107_30" [benchmarks/sha/sha.c:107]   --->   Operation 420 'xor' 'xor_ln107_55' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 421 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln107_56 = xor i32 %xor_ln107_55, %xor_ln107_54" [benchmarks/sha/sha.c:107]   --->   Operation 421 'xor' 'xor_ln107_56' <Predicate = true> <Delay = 0.28> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 422 [1/1] (0.00ns) (grouped into LUT with out node xor_ln107_59)   --->   "%xor_ln107_58 = xor i32 %xor_ln107_26, %xor_ln107_33" [benchmarks/sha/sha.c:107]   --->   Operation 422 'xor' 'xor_ln107_58' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 423 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln107_59 = xor i32 %xor_ln107_58, %xor_ln107_57" [benchmarks/sha/sha.c:107]   --->   Operation 423 'xor' 'xor_ln107_59' <Predicate = true> <Delay = 0.28> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 424 [1/1] (0.00ns) (grouped into LUT with out node xor_ln107_62)   --->   "%xor_ln107_61 = xor i32 %xor_ln107_29, %xor_ln107_36" [benchmarks/sha/sha.c:107]   --->   Operation 424 'xor' 'xor_ln107_61' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 425 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln107_62 = xor i32 %xor_ln107_61, %xor_ln107_60" [benchmarks/sha/sha.c:107]   --->   Operation 425 'xor' 'xor_ln107_62' <Predicate = true> <Delay = 0.28> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 426 [1/1] (0.28ns)   --->   "%xor_ln107_63 = xor i32 %xor_ln107_30, %xor_ln107_54" [benchmarks/sha/sha.c:107]   --->   Operation 426 'xor' 'xor_ln107_63' <Predicate = true> <Delay = 0.28> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 427 [1/1] (0.00ns) (grouped into LUT with out node xor_ln107_65)   --->   "%xor_ln107_64 = xor i32 %xor_ln107_32, %xor_ln107_39" [benchmarks/sha/sha.c:107]   --->   Operation 427 'xor' 'xor_ln107_64' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 428 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln107_65 = xor i32 %xor_ln107_64, %xor_ln107_63" [benchmarks/sha/sha.c:107]   --->   Operation 428 'xor' 'xor_ln107_65' <Predicate = true> <Delay = 0.28> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 429 [1/1] (0.28ns)   --->   "%xor_ln107_66 = xor i32 %xor_ln107_33, %xor_ln107_57" [benchmarks/sha/sha.c:107]   --->   Operation 429 'xor' 'xor_ln107_66' <Predicate = true> <Delay = 0.28> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 430 [1/1] (0.00ns) (grouped into LUT with out node xor_ln107_68)   --->   "%xor_ln107_67 = xor i32 %xor_ln107_2, %xor_ln107_42" [benchmarks/sha/sha.c:107]   --->   Operation 430 'xor' 'xor_ln107_67' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 431 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln107_68 = xor i32 %xor_ln107_67, %xor_ln107_66" [benchmarks/sha/sha.c:107]   --->   Operation 431 'xor' 'xor_ln107_68' <Predicate = true> <Delay = 0.28> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 432 [1/1] (0.00ns) (grouped into LUT with out node xor_ln107_71)   --->   "%xor_ln107_70 = xor i32 %xor_ln107_5, %xor_ln107_45" [benchmarks/sha/sha.c:107]   --->   Operation 432 'xor' 'xor_ln107_70' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 433 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln107_71 = xor i32 %xor_ln107_70, %xor_ln107_69" [benchmarks/sha/sha.c:107]   --->   Operation 433 'xor' 'xor_ln107_71' <Predicate = true> <Delay = 0.28> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 434 [1/1] (0.00ns) (grouped into LUT with out node xor_ln107_74)   --->   "%xor_ln107_72 = xor i32 %xor_ln107_39, %xor_ln107_63" [benchmarks/sha/sha.c:107]   --->   Operation 434 'xor' 'xor_ln107_72' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 435 [1/1] (0.00ns) (grouped into LUT with out node xor_ln107_74)   --->   "%xor_ln107_73 = xor i32 %xor_ln107_2, %xor_ln107_48" [benchmarks/sha/sha.c:107]   --->   Operation 435 'xor' 'xor_ln107_73' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 436 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln107_74 = xor i32 %xor_ln107_73, %xor_ln107_72" [benchmarks/sha/sha.c:107]   --->   Operation 436 'xor' 'xor_ln107_74' <Predicate = true> <Delay = 0.28> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 437 [1/1] (0.00ns) (grouped into LUT with out node xor_ln107_77)   --->   "%xor_ln107_75 = xor i32 %xor_ln107_68, %xor_ln107_35" [benchmarks/sha/sha.c:107]   --->   Operation 437 'xor' 'xor_ln107_75' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 438 [1/1] (0.00ns) (grouped into LUT with out node xor_ln107_77)   --->   "%xor_ln107_76 = xor i32 %xor_ln107_5, %xor_ln107_51" [benchmarks/sha/sha.c:107]   --->   Operation 438 'xor' 'xor_ln107_76' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 439 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln107_77 = xor i32 %xor_ln107_76, %xor_ln107_75" [benchmarks/sha/sha.c:107]   --->   Operation 439 'xor' 'xor_ln107_77' <Predicate = true> <Delay = 0.28> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 440 [1/1] (0.00ns) (grouped into LUT with out node xor_ln107_80)   --->   "%xor_ln107_78 = xor i32 %xor_ln107_71, %xor_ln107_38" [benchmarks/sha/sha.c:107]   --->   Operation 440 'xor' 'xor_ln107_78' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 441 [1/1] (0.00ns) (grouped into LUT with out node xor_ln107_80)   --->   "%xor_ln107_79 = xor i32 %xor_ln107_8, %xor_ln107_54" [benchmarks/sha/sha.c:107]   --->   Operation 441 'xor' 'xor_ln107_79' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 442 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln107_80 = xor i32 %xor_ln107_79, %xor_ln107_78" [benchmarks/sha/sha.c:107]   --->   Operation 442 'xor' 'xor_ln107_80' <Predicate = true> <Delay = 0.28> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 443 [1/1] (0.00ns) (grouped into LUT with out node xor_ln107_83)   --->   "%xor_ln107_81 = xor i32 %xor_ln107_74, %xor_ln107_41" [benchmarks/sha/sha.c:107]   --->   Operation 443 'xor' 'xor_ln107_81' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 444 [1/1] (0.00ns) (grouped into LUT with out node xor_ln107_83)   --->   "%xor_ln107_82 = xor i32 %xor_ln107_11, %xor_ln107_57" [benchmarks/sha/sha.c:107]   --->   Operation 444 'xor' 'xor_ln107_82' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 445 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln107_83 = xor i32 %xor_ln107_82, %xor_ln107_81" [benchmarks/sha/sha.c:107]   --->   Operation 445 'xor' 'xor_ln107_83' <Predicate = true> <Delay = 0.28> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 446 [1/1] (0.00ns) (grouped into LUT with out node xor_ln107_86)   --->   "%xor_ln107_84 = xor i32 %xor_ln107_77, %xor_ln107_44" [benchmarks/sha/sha.c:107]   --->   Operation 446 'xor' 'xor_ln107_84' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 447 [1/1] (0.00ns) (grouped into LUT with out node xor_ln107_86)   --->   "%xor_ln107_85 = xor i32 %xor_ln107_14, %xor_ln107_60" [benchmarks/sha/sha.c:107]   --->   Operation 447 'xor' 'xor_ln107_85' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 448 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln107_86 = xor i32 %xor_ln107_85, %xor_ln107_84" [benchmarks/sha/sha.c:107]   --->   Operation 448 'xor' 'xor_ln107_86' <Predicate = true> <Delay = 0.28> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 449 [1/1] (0.00ns) (grouped into LUT with out node xor_ln107_89)   --->   "%xor_ln107_87 = xor i32 %xor_ln107_80, %xor_ln107_47" [benchmarks/sha/sha.c:107]   --->   Operation 449 'xor' 'xor_ln107_87' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 450 [1/1] (0.00ns) (grouped into LUT with out node xor_ln107_89)   --->   "%xor_ln107_88 = xor i32 %xor_ln107_17, %xor_ln107_63" [benchmarks/sha/sha.c:107]   --->   Operation 450 'xor' 'xor_ln107_88' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 451 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln107_89 = xor i32 %xor_ln107_88, %xor_ln107_87" [benchmarks/sha/sha.c:107]   --->   Operation 451 'xor' 'xor_ln107_89' <Predicate = true> <Delay = 0.28> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 452 [1/1] (0.00ns) (grouped into LUT with out node xor_ln107_92)   --->   "%xor_ln107_90 = xor i32 %xor_ln107_83, %xor_ln107_50" [benchmarks/sha/sha.c:107]   --->   Operation 452 'xor' 'xor_ln107_90' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 453 [1/1] (0.00ns) (grouped into LUT with out node xor_ln107_92)   --->   "%xor_ln107_91 = xor i32 %xor_ln107_20, %xor_ln107_66" [benchmarks/sha/sha.c:107]   --->   Operation 453 'xor' 'xor_ln107_91' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 454 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln107_92 = xor i32 %xor_ln107_91, %xor_ln107_90" [benchmarks/sha/sha.c:107]   --->   Operation 454 'xor' 'xor_ln107_92' <Predicate = true> <Delay = 0.28> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 455 [1/1] (0.00ns) (grouped into LUT with out node xor_ln107_95)   --->   "%xor_ln107_93 = xor i32 %xor_ln107_86, %xor_ln107_53" [benchmarks/sha/sha.c:107]   --->   Operation 455 'xor' 'xor_ln107_93' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 456 [1/1] (0.00ns) (grouped into LUT with out node xor_ln107_95)   --->   "%xor_ln107_94 = xor i32 %xor_ln107_23, %xor_ln107_69" [benchmarks/sha/sha.c:107]   --->   Operation 456 'xor' 'xor_ln107_94' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 457 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln107_95 = xor i32 %xor_ln107_94, %xor_ln107_93" [benchmarks/sha/sha.c:107]   --->   Operation 457 'xor' 'xor_ln107_95' <Predicate = true> <Delay = 0.28> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 458 [1/1] (0.28ns)   --->   "%xor_ln107_96 = xor i32 %xor_ln107_89, %xor_ln107_56" [benchmarks/sha/sha.c:107]   --->   Operation 458 'xor' 'xor_ln107_96' <Predicate = true> <Delay = 0.28> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 459 [1/1] (0.00ns) (grouped into LUT with out node xor_ln107_98)   --->   "%xor_ln107_97 = xor i32 %xor_ln107_74, %xor_ln107_50" [benchmarks/sha/sha.c:107]   --->   Operation 459 'xor' 'xor_ln107_97' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 460 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln107_98 = xor i32 %xor_ln107_97, %xor_ln107_96" [benchmarks/sha/sha.c:107]   --->   Operation 460 'xor' 'xor_ln107_98' <Predicate = true> <Delay = 0.28> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 461 [1/1] (0.28ns)   --->   "%xor_ln107_99 = xor i32 %xor_ln107_92, %xor_ln107_59" [benchmarks/sha/sha.c:107]   --->   Operation 461 'xor' 'xor_ln107_99' <Predicate = true> <Delay = 0.28> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 462 [1/1] (0.00ns) (grouped into LUT with out node xor_ln107_101)   --->   "%xor_ln107_100 = xor i32 %xor_ln107_77, %xor_ln107_53" [benchmarks/sha/sha.c:107]   --->   Operation 462 'xor' 'xor_ln107_100' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 463 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln107_101 = xor i32 %xor_ln107_100, %xor_ln107_99" [benchmarks/sha/sha.c:107]   --->   Operation 463 'xor' 'xor_ln107_101' <Predicate = true> <Delay = 0.28> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 464 [1/1] (0.28ns)   --->   "%xor_ln107_102 = xor i32 %xor_ln107_95, %xor_ln107_62" [benchmarks/sha/sha.c:107]   --->   Operation 464 'xor' 'xor_ln107_102' <Predicate = true> <Delay = 0.28> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 465 [1/1] (0.00ns) (grouped into LUT with out node xor_ln107_104)   --->   "%xor_ln107_103 = xor i32 %xor_ln107_80, %xor_ln107_56" [benchmarks/sha/sha.c:107]   --->   Operation 465 'xor' 'xor_ln107_103' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 466 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln107_104 = xor i32 %xor_ln107_103, %xor_ln107_102" [benchmarks/sha/sha.c:107]   --->   Operation 466 'xor' 'xor_ln107_104' <Predicate = true> <Delay = 0.28> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 467 [1/1] (0.28ns)   --->   "%xor_ln107_105 = xor i32 %xor_ln107_98, %xor_ln107_65" [benchmarks/sha/sha.c:107]   --->   Operation 467 'xor' 'xor_ln107_105' <Predicate = true> <Delay = 0.28> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 468 [1/1] (0.00ns) (grouped into LUT with out node xor_ln107_107)   --->   "%xor_ln107_106 = xor i32 %xor_ln107_83, %xor_ln107_59" [benchmarks/sha/sha.c:107]   --->   Operation 468 'xor' 'xor_ln107_106' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 469 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln107_107 = xor i32 %xor_ln107_106, %xor_ln107_105" [benchmarks/sha/sha.c:107]   --->   Operation 469 'xor' 'xor_ln107_107' <Predicate = true> <Delay = 0.28> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 470 [1/1] (0.28ns)   --->   "%xor_ln107_108 = xor i32 %xor_ln107_101, %xor_ln107_68" [benchmarks/sha/sha.c:107]   --->   Operation 470 'xor' 'xor_ln107_108' <Predicate = true> <Delay = 0.28> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 471 [1/1] (0.00ns) (grouped into LUT with out node xor_ln107_110)   --->   "%xor_ln107_109 = xor i32 %xor_ln107_86, %xor_ln107_62" [benchmarks/sha/sha.c:107]   --->   Operation 471 'xor' 'xor_ln107_109' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 472 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln107_110 = xor i32 %xor_ln107_109, %xor_ln107_108" [benchmarks/sha/sha.c:107]   --->   Operation 472 'xor' 'xor_ln107_110' <Predicate = true> <Delay = 0.28> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 473 [1/1] (0.28ns)   --->   "%xor_ln107_111 = xor i32 %xor_ln107_104, %xor_ln107_71" [benchmarks/sha/sha.c:107]   --->   Operation 473 'xor' 'xor_ln107_111' <Predicate = true> <Delay = 0.28> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 474 [1/1] (0.00ns) (grouped into LUT with out node xor_ln107_113)   --->   "%xor_ln107_112 = xor i32 %xor_ln107_89, %xor_ln107_65" [benchmarks/sha/sha.c:107]   --->   Operation 474 'xor' 'xor_ln107_112' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 475 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln107_113 = xor i32 %xor_ln107_112, %xor_ln107_111" [benchmarks/sha/sha.c:107]   --->   Operation 475 'xor' 'xor_ln107_113' <Predicate = true> <Delay = 0.28> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 476 [1/1] (0.28ns)   --->   "%xor_ln107_114 = xor i32 %xor_ln107_107, %xor_ln107_74" [benchmarks/sha/sha.c:107]   --->   Operation 476 'xor' 'xor_ln107_114' <Predicate = true> <Delay = 0.28> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 477 [1/1] (0.00ns) (grouped into LUT with out node xor_ln107_116)   --->   "%xor_ln107_115 = xor i32 %xor_ln107_92, %xor_ln107_68" [benchmarks/sha/sha.c:107]   --->   Operation 477 'xor' 'xor_ln107_115' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 478 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln107_116 = xor i32 %xor_ln107_115, %xor_ln107_114" [benchmarks/sha/sha.c:107]   --->   Operation 478 'xor' 'xor_ln107_116' <Predicate = true> <Delay = 0.28> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 479 [1/1] (0.28ns)   --->   "%xor_ln107_117 = xor i32 %xor_ln107_110, %xor_ln107_77" [benchmarks/sha/sha.c:107]   --->   Operation 479 'xor' 'xor_ln107_117' <Predicate = true> <Delay = 0.28> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 480 [1/1] (0.00ns) (grouped into LUT with out node xor_ln107_119)   --->   "%xor_ln107_118 = xor i32 %xor_ln107_95, %xor_ln107_71" [benchmarks/sha/sha.c:107]   --->   Operation 480 'xor' 'xor_ln107_118' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 481 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln107_119 = xor i32 %xor_ln107_118, %xor_ln107_117" [benchmarks/sha/sha.c:107]   --->   Operation 481 'xor' 'xor_ln107_119' <Predicate = true> <Delay = 0.28> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 482 [1/1] (0.28ns)   --->   "%xor_ln107_120 = xor i32 %xor_ln107_113, %xor_ln107_80" [benchmarks/sha/sha.c:107]   --->   Operation 482 'xor' 'xor_ln107_120' <Predicate = true> <Delay = 0.28> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 483 [1/1] (0.00ns) (grouped into LUT with out node xor_ln107_122)   --->   "%xor_ln107_121 = xor i32 %xor_ln107_50, %xor_ln107_96" [benchmarks/sha/sha.c:107]   --->   Operation 483 'xor' 'xor_ln107_121' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 484 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln107_122 = xor i32 %xor_ln107_121, %xor_ln107_120" [benchmarks/sha/sha.c:107]   --->   Operation 484 'xor' 'xor_ln107_122' <Predicate = true> <Delay = 0.28> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 485 [1/1] (0.28ns)   --->   "%xor_ln107_123 = xor i32 %xor_ln107_116, %xor_ln107_83" [benchmarks/sha/sha.c:107]   --->   Operation 485 'xor' 'xor_ln107_123' <Predicate = true> <Delay = 0.28> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 486 [1/1] (0.00ns) (grouped into LUT with out node xor_ln107_125)   --->   "%xor_ln107_124 = xor i32 %xor_ln107_53, %xor_ln107_99" [benchmarks/sha/sha.c:107]   --->   Operation 486 'xor' 'xor_ln107_124' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 487 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln107_125 = xor i32 %xor_ln107_124, %xor_ln107_123" [benchmarks/sha/sha.c:107]   --->   Operation 487 'xor' 'xor_ln107_125' <Predicate = true> <Delay = 0.28> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 488 [1/1] (0.28ns)   --->   "%xor_ln107_126 = xor i32 %xor_ln107_119, %xor_ln107_86" [benchmarks/sha/sha.c:107]   --->   Operation 488 'xor' 'xor_ln107_126' <Predicate = true> <Delay = 0.28> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 489 [1/1] (0.00ns) (grouped into LUT with out node xor_ln107_128)   --->   "%xor_ln107_127 = xor i32 %xor_ln107_56, %xor_ln107_102" [benchmarks/sha/sha.c:107]   --->   Operation 489 'xor' 'xor_ln107_127' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 490 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln107_128 = xor i32 %xor_ln107_127, %xor_ln107_126" [benchmarks/sha/sha.c:107]   --->   Operation 490 'xor' 'xor_ln107_128' <Predicate = true> <Delay = 0.28> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 491 [1/1] (0.28ns)   --->   "%xor_ln107_129 = xor i32 %xor_ln107_122, %xor_ln107_89" [benchmarks/sha/sha.c:107]   --->   Operation 491 'xor' 'xor_ln107_129' <Predicate = true> <Delay = 0.28> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 492 [1/1] (0.00ns) (grouped into LUT with out node xor_ln107_131)   --->   "%xor_ln107_130 = xor i32 %xor_ln107_59, %xor_ln107_105" [benchmarks/sha/sha.c:107]   --->   Operation 492 'xor' 'xor_ln107_130' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 493 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln107_131 = xor i32 %xor_ln107_130, %xor_ln107_129" [benchmarks/sha/sha.c:107]   --->   Operation 493 'xor' 'xor_ln107_131' <Predicate = true> <Delay = 0.28> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 494 [1/1] (0.28ns)   --->   "%xor_ln107_132 = xor i32 %xor_ln107_125, %xor_ln107_92" [benchmarks/sha/sha.c:107]   --->   Operation 494 'xor' 'xor_ln107_132' <Predicate = true> <Delay = 0.28> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 495 [1/1] (0.00ns) (grouped into LUT with out node xor_ln107_134)   --->   "%xor_ln107_133 = xor i32 %xor_ln107_62, %xor_ln107_108" [benchmarks/sha/sha.c:107]   --->   Operation 495 'xor' 'xor_ln107_133' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 496 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln107_134 = xor i32 %xor_ln107_133, %xor_ln107_132" [benchmarks/sha/sha.c:107]   --->   Operation 496 'xor' 'xor_ln107_134' <Predicate = true> <Delay = 0.28> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 497 [1/1] (0.28ns)   --->   "%xor_ln107_135 = xor i32 %xor_ln107_128, %xor_ln107_95" [benchmarks/sha/sha.c:107]   --->   Operation 497 'xor' 'xor_ln107_135' <Predicate = true> <Delay = 0.28> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 498 [1/1] (0.00ns) (grouped into LUT with out node xor_ln107_137)   --->   "%xor_ln107_136 = xor i32 %xor_ln107_65, %xor_ln107_111" [benchmarks/sha/sha.c:107]   --->   Operation 498 'xor' 'xor_ln107_136' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 499 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln107_137 = xor i32 %xor_ln107_136, %xor_ln107_135" [benchmarks/sha/sha.c:107]   --->   Operation 499 'xor' 'xor_ln107_137' <Predicate = true> <Delay = 0.28> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 500 [1/1] (0.28ns)   --->   "%xor_ln107_138 = xor i32 %xor_ln107_131, %xor_ln107_98" [benchmarks/sha/sha.c:107]   --->   Operation 500 'xor' 'xor_ln107_138' <Predicate = true> <Delay = 0.28> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 501 [1/1] (0.00ns) (grouped into LUT with out node xor_ln107_140)   --->   "%xor_ln107_139 = xor i32 %xor_ln107_68, %xor_ln107_114" [benchmarks/sha/sha.c:107]   --->   Operation 501 'xor' 'xor_ln107_139' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 502 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln107_140 = xor i32 %xor_ln107_139, %xor_ln107_138" [benchmarks/sha/sha.c:107]   --->   Operation 502 'xor' 'xor_ln107_140' <Predicate = true> <Delay = 0.28> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 503 [1/1] (0.28ns)   --->   "%xor_ln107_141 = xor i32 %xor_ln107_134, %xor_ln107_101" [benchmarks/sha/sha.c:107]   --->   Operation 503 'xor' 'xor_ln107_141' <Predicate = true> <Delay = 0.28> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 504 [1/1] (0.00ns) (grouped into LUT with out node xor_ln107_143)   --->   "%xor_ln107_142 = xor i32 %xor_ln107_71, %xor_ln107_117" [benchmarks/sha/sha.c:107]   --->   Operation 504 'xor' 'xor_ln107_142' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 505 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln107_143 = xor i32 %xor_ln107_142, %xor_ln107_141" [benchmarks/sha/sha.c:107]   --->   Operation 505 'xor' 'xor_ln107_143' <Predicate = true> <Delay = 0.28> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 506 [1/1] (0.00ns) (grouped into LUT with out node xor_ln107_146)   --->   "%xor_ln107_144 = xor i32 %xor_ln107_137, %xor_ln107_104" [benchmarks/sha/sha.c:107]   --->   Operation 506 'xor' 'xor_ln107_144' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 507 [1/1] (0.00ns) (grouped into LUT with out node xor_ln107_146)   --->   "%xor_ln107_145 = xor i32 %xor_ln107_74, %xor_ln107_120" [benchmarks/sha/sha.c:107]   --->   Operation 507 'xor' 'xor_ln107_145' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 508 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln107_146 = xor i32 %xor_ln107_145, %xor_ln107_144" [benchmarks/sha/sha.c:107]   --->   Operation 508 'xor' 'xor_ln107_146' <Predicate = true> <Delay = 0.28> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 509 [1/1] (0.00ns) (grouped into LUT with out node xor_ln107_149)   --->   "%xor_ln107_147 = xor i32 %xor_ln107_140, %xor_ln107_107" [benchmarks/sha/sha.c:107]   --->   Operation 509 'xor' 'xor_ln107_147' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 510 [1/1] (0.00ns) (grouped into LUT with out node xor_ln107_149)   --->   "%xor_ln107_148 = xor i32 %xor_ln107_77, %xor_ln107_123" [benchmarks/sha/sha.c:107]   --->   Operation 510 'xor' 'xor_ln107_148' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 511 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln107_149 = xor i32 %xor_ln107_148, %xor_ln107_147" [benchmarks/sha/sha.c:107]   --->   Operation 511 'xor' 'xor_ln107_149' <Predicate = true> <Delay = 0.28> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 512 [1/1] (0.00ns) (grouped into LUT with out node xor_ln107_152)   --->   "%xor_ln107_150 = xor i32 %xor_ln107_143, %xor_ln107_110" [benchmarks/sha/sha.c:107]   --->   Operation 512 'xor' 'xor_ln107_150' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 513 [1/1] (0.00ns) (grouped into LUT with out node xor_ln107_152)   --->   "%xor_ln107_151 = xor i32 %xor_ln107_80, %xor_ln107_126" [benchmarks/sha/sha.c:107]   --->   Operation 513 'xor' 'xor_ln107_151' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 514 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln107_152 = xor i32 %xor_ln107_151, %xor_ln107_150" [benchmarks/sha/sha.c:107]   --->   Operation 514 'xor' 'xor_ln107_152' <Predicate = true> <Delay = 0.28> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 515 [1/1] (0.00ns) (grouped into LUT with out node xor_ln107_155)   --->   "%xor_ln107_153 = xor i32 %xor_ln107_146, %xor_ln107_113" [benchmarks/sha/sha.c:107]   --->   Operation 515 'xor' 'xor_ln107_153' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 516 [1/1] (0.00ns) (grouped into LUT with out node xor_ln107_155)   --->   "%xor_ln107_154 = xor i32 %xor_ln107_83, %xor_ln107_129" [benchmarks/sha/sha.c:107]   --->   Operation 516 'xor' 'xor_ln107_154' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 517 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln107_155 = xor i32 %xor_ln107_154, %xor_ln107_153" [benchmarks/sha/sha.c:107]   --->   Operation 517 'xor' 'xor_ln107_155' <Predicate = true> <Delay = 0.28> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 518 [1/1] (0.00ns) (grouped into LUT with out node xor_ln107_158)   --->   "%xor_ln107_156 = xor i32 %xor_ln107_149, %xor_ln107_116" [benchmarks/sha/sha.c:107]   --->   Operation 518 'xor' 'xor_ln107_156' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 519 [1/1] (0.00ns) (grouped into LUT with out node xor_ln107_158)   --->   "%xor_ln107_157 = xor i32 %xor_ln107_86, %xor_ln107_132" [benchmarks/sha/sha.c:107]   --->   Operation 519 'xor' 'xor_ln107_157' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 520 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln107_158 = xor i32 %xor_ln107_157, %xor_ln107_156" [benchmarks/sha/sha.c:107]   --->   Operation 520 'xor' 'xor_ln107_158' <Predicate = true> <Delay = 0.28> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 521 [1/1] (0.00ns) (grouped into LUT with out node xor_ln107_161)   --->   "%xor_ln107_159 = xor i32 %xor_ln107_152, %xor_ln107_119" [benchmarks/sha/sha.c:107]   --->   Operation 521 'xor' 'xor_ln107_159' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 522 [1/1] (0.00ns) (grouped into LUT with out node xor_ln107_161)   --->   "%xor_ln107_160 = xor i32 %xor_ln107_89, %xor_ln107_135" [benchmarks/sha/sha.c:107]   --->   Operation 522 'xor' 'xor_ln107_160' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 523 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln107_161 = xor i32 %xor_ln107_160, %xor_ln107_159" [benchmarks/sha/sha.c:107]   --->   Operation 523 'xor' 'xor_ln107_161' <Predicate = true> <Delay = 0.28> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 524 [1/1] (0.00ns) (grouped into LUT with out node xor_ln107_167)   --->   "%xor_ln107_165 = xor i32 %xor_ln107_158, %xor_ln107_125" [benchmarks/sha/sha.c:107]   --->   Operation 524 'xor' 'xor_ln107_165' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 525 [1/1] (0.00ns) (grouped into LUT with out node xor_ln107_167)   --->   "%xor_ln107_166 = xor i32 %xor_ln107_95, %xor_ln107_141" [benchmarks/sha/sha.c:107]   --->   Operation 525 'xor' 'xor_ln107_166' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 526 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln107_167 = xor i32 %xor_ln107_166, %xor_ln107_165" [benchmarks/sha/sha.c:107]   --->   Operation 526 'xor' 'xor_ln107_167' <Predicate = true> <Delay = 0.28> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 527 [1/1] (0.00ns) (grouped into LUT with out node xor_ln107_170)   --->   "%xor_ln107_168 = xor i32 %xor_ln107_161, %xor_ln107_128" [benchmarks/sha/sha.c:107]   --->   Operation 527 'xor' 'xor_ln107_168' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 528 [1/1] (0.00ns) (grouped into LUT with out node xor_ln107_170)   --->   "%xor_ln107_169 = xor i32 %xor_ln107_146, %xor_ln107_122" [benchmarks/sha/sha.c:107]   --->   Operation 528 'xor' 'xor_ln107_169' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 529 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln107_170 = xor i32 %xor_ln107_169, %xor_ln107_168" [benchmarks/sha/sha.c:107]   --->   Operation 529 'xor' 'xor_ln107_170' <Predicate = true> <Delay = 0.28> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 530 [1/1] (0.00ns) (grouped into LUT with out node xor_ln107_176)   --->   "%xor_ln107_174 = xor i32 %xor_ln107_167, %xor_ln107_134" [benchmarks/sha/sha.c:107]   --->   Operation 530 'xor' 'xor_ln107_174' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 531 [1/1] (0.00ns) (grouped into LUT with out node xor_ln107_176)   --->   "%xor_ln107_175 = xor i32 %xor_ln107_152, %xor_ln107_128" [benchmarks/sha/sha.c:107]   --->   Operation 531 'xor' 'xor_ln107_175' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 532 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln107_176 = xor i32 %xor_ln107_175, %xor_ln107_174" [benchmarks/sha/sha.c:107]   --->   Operation 532 'xor' 'xor_ln107_176' <Predicate = true> <Delay = 0.28> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 533 [1/1] (0.00ns)   --->   "%W_addr_74 = getelementptr inbounds [80 x i32]* %W, i64 0, i64 74" [benchmarks/sha/sha.c:107]   --->   Operation 533 'getelementptr' 'W_addr_74' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 534 [1/1] (1.29ns)   --->   "store i32 %xor_ln107_176, i32* %W_addr_74, align 8" [benchmarks/sha/sha.c:107]   --->   Operation 534 'store' <Predicate = true> <Delay = 1.29> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5> <RAM>
ST_10 : Operation 535 [1/1] (0.00ns) (grouped into LUT with out node xor_ln107_179)   --->   "%xor_ln107_177 = xor i32 %xor_ln107_170, %xor_ln107_137" [benchmarks/sha/sha.c:107]   --->   Operation 535 'xor' 'xor_ln107_177' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 536 [1/1] (0.00ns) (grouped into LUT with out node xor_ln107_179)   --->   "%xor_ln107_178 = xor i32 %xor_ln107_155, %xor_ln107_131" [benchmarks/sha/sha.c:107]   --->   Operation 536 'xor' 'xor_ln107_178' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 537 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln107_179 = xor i32 %xor_ln107_178, %xor_ln107_177" [benchmarks/sha/sha.c:107]   --->   Operation 537 'xor' 'xor_ln107_179' <Predicate = true> <Delay = 0.28> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 538 [1/1] (0.00ns)   --->   "%W_addr_75 = getelementptr inbounds [80 x i32]* %W, i64 0, i64 75" [benchmarks/sha/sha.c:107]   --->   Operation 538 'getelementptr' 'W_addr_75' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 539 [1/1] (1.29ns)   --->   "store i32 %xor_ln107_179, i32* %W_addr_75, align 4" [benchmarks/sha/sha.c:107]   --->   Operation 539 'store' <Predicate = true> <Delay = 1.29> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5> <RAM>
ST_10 : Operation 540 [1/1] (0.00ns)   --->   "%or_ln117_51 = call i32 @_ssdm_op_BitConcatenate.i32.i2.i30(i2 %trunc_ln117_33, i30 %lshr_ln117_35)" [benchmarks/sha/sha.c:117]   --->   Operation 540 'bitconcatenate' 'or_ln117_51' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 541 [1/1] (0.00ns)   --->   "%or_ln117_17 = call i32 @_ssdm_op_BitConcatenate.i32.i27.i5(i27 %trunc_ln117_34, i5 %lshr_ln117_17)" [benchmarks/sha/sha.c:117]   --->   Operation 541 'bitconcatenate' 'or_ln117_17' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 542 [1/1] (0.00ns) (grouped into LUT with out node or_ln117_52)   --->   "%and_ln117_17 = and i32 %add_ln117_63, %or_ln117_51" [benchmarks/sha/sha.c:117]   --->   Operation 542 'and' 'and_ln117_17' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 543 [1/1] (0.00ns) (grouped into LUT with out node or_ln117_52)   --->   "%xor_ln117_17 = xor i32 %add_ln117_63, -1" [benchmarks/sha/sha.c:117]   --->   Operation 543 'xor' 'xor_ln117_17' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 544 [1/1] (0.00ns) (grouped into LUT with out node or_ln117_52)   --->   "%and_ln117_37 = and i32 %or_ln117_49, %xor_ln117_17" [benchmarks/sha/sha.c:117]   --->   Operation 544 'and' 'and_ln117_37' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 545 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln117_52 = or i32 %and_ln117_17, %and_ln117_37" [benchmarks/sha/sha.c:117]   --->   Operation 545 'or' 'or_ln117_52' <Predicate = true> <Delay = 0.28> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 546 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln117_68 = add i32 %or_ln117_17, %or_ln117_52" [benchmarks/sha/sha.c:117]   --->   Operation 546 'add' 'add_ln117_68' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.45> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 547 [1/1] (0.90ns) (root node of TernaryAdder)   --->   "%add_ln117_71 = add i32 %add_ln117_70, %add_ln117_68" [benchmarks/sha/sha.c:117]   --->   Operation 547 'add' 'add_ln117_71' <Predicate = true> <Delay = 0.90> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.45> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 548 [1/1] (0.00ns)   --->   "%or_ln117_53 = call i32 @_ssdm_op_BitConcatenate.i32.i2.i30(i2 %trunc_ln117_35, i30 %lshr_ln117_36)" [benchmarks/sha/sha.c:117]   --->   Operation 548 'bitconcatenate' 'or_ln117_53' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 549 [1/1] (0.00ns)   --->   "%trunc_ln117_36 = trunc i32 %add_ln117_71 to i27" [benchmarks/sha/sha.c:117]   --->   Operation 549 'trunc' 'trunc_ln117_36' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 550 [1/1] (0.00ns)   --->   "%lshr_ln117_18 = call i5 @_ssdm_op_PartSelect.i5.i32.i32.i32(i32 %add_ln117_71, i32 27, i32 31)" [benchmarks/sha/sha.c:117]   --->   Operation 550 'partselect' 'lshr_ln117_18' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 551 [1/1] (0.00ns)   --->   "%or_ln117_18 = call i32 @_ssdm_op_BitConcatenate.i32.i27.i5(i27 %trunc_ln117_36, i5 %lshr_ln117_18)" [benchmarks/sha/sha.c:117]   --->   Operation 551 'bitconcatenate' 'or_ln117_18' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 552 [1/1] (0.00ns) (grouped into LUT with out node or_ln117_54)   --->   "%and_ln117_18 = and i32 %add_ln117_67, %or_ln117_53" [benchmarks/sha/sha.c:117]   --->   Operation 552 'and' 'and_ln117_18' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 553 [1/1] (0.00ns) (grouped into LUT with out node or_ln117_54)   --->   "%xor_ln117_18 = xor i32 %add_ln117_67, -1" [benchmarks/sha/sha.c:117]   --->   Operation 553 'xor' 'xor_ln117_18' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 554 [1/1] (0.00ns) (grouped into LUT with out node or_ln117_54)   --->   "%and_ln117_38 = and i32 %or_ln117_51, %xor_ln117_18" [benchmarks/sha/sha.c:117]   --->   Operation 554 'and' 'and_ln117_38' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 555 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln117_54 = or i32 %and_ln117_18, %and_ln117_38" [benchmarks/sha/sha.c:117]   --->   Operation 555 'or' 'or_ln117_54' <Predicate = true> <Delay = 0.28> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 556 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln117_72 = add i32 %or_ln117_18, %or_ln117_54" [benchmarks/sha/sha.c:117]   --->   Operation 556 'add' 'add_ln117_72' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.45> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 557 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln117_73 = add i32 1518500249, %xor_ln107_8" [benchmarks/sha/sha.c:117]   --->   Operation 557 'add' 'add_ln117_73' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.45> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 558 [1/1] (0.90ns) (root node of TernaryAdder)   --->   "%add_ln117_74 = add i32 %add_ln117_73, %or_ln117_49" [benchmarks/sha/sha.c:117]   --->   Operation 558 'add' 'add_ln117_74' <Predicate = true> <Delay = 0.90> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.45> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 559 [1/1] (0.90ns) (root node of TernaryAdder)   --->   "%add_ln117_75 = add i32 %add_ln117_74, %add_ln117_72" [benchmarks/sha/sha.c:117]   --->   Operation 559 'add' 'add_ln117_75' <Predicate = true> <Delay = 0.90> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.45> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 560 [1/1] (0.00ns)   --->   "%or_ln117_55 = call i32 @_ssdm_op_BitConcatenate.i32.i2.i30(i2 %trunc_ln117_37, i30 %lshr_ln117_37)" [benchmarks/sha/sha.c:117]   --->   Operation 560 'bitconcatenate' 'or_ln117_55' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 561 [1/1] (0.00ns)   --->   "%trunc_ln117_38 = trunc i32 %add_ln117_75 to i27" [benchmarks/sha/sha.c:117]   --->   Operation 561 'trunc' 'trunc_ln117_38' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 562 [1/1] (0.00ns)   --->   "%lshr_ln117_19 = call i5 @_ssdm_op_PartSelect.i5.i32.i32.i32(i32 %add_ln117_75, i32 27, i32 31)" [benchmarks/sha/sha.c:117]   --->   Operation 562 'partselect' 'lshr_ln117_19' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 563 [1/1] (0.00ns)   --->   "%or_ln117_19 = call i32 @_ssdm_op_BitConcatenate.i32.i27.i5(i27 %trunc_ln117_38, i5 %lshr_ln117_19)" [benchmarks/sha/sha.c:117]   --->   Operation 563 'bitconcatenate' 'or_ln117_19' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 564 [1/1] (0.00ns) (grouped into LUT with out node or_ln117_56)   --->   "%and_ln117_19 = and i32 %add_ln117_71, %or_ln117_55" [benchmarks/sha/sha.c:117]   --->   Operation 564 'and' 'and_ln117_19' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 565 [1/1] (0.00ns) (grouped into LUT with out node or_ln117_56)   --->   "%xor_ln117_19 = xor i32 %add_ln117_71, -1" [benchmarks/sha/sha.c:117]   --->   Operation 565 'xor' 'xor_ln117_19' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 566 [1/1] (0.00ns) (grouped into LUT with out node or_ln117_56)   --->   "%and_ln117_39 = and i32 %or_ln117_53, %xor_ln117_19" [benchmarks/sha/sha.c:117]   --->   Operation 566 'and' 'and_ln117_39' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 567 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln117_56 = or i32 %and_ln117_19, %and_ln117_39" [benchmarks/sha/sha.c:117]   --->   Operation 567 'or' 'or_ln117_56' <Predicate = true> <Delay = 0.28> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 568 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln117_76 = add i32 %or_ln117_19, %or_ln117_56" [benchmarks/sha/sha.c:117]   --->   Operation 568 'add' 'add_ln117_76' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.45> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 569 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln117_77 = add i32 1518500249, %xor_ln107_11" [benchmarks/sha/sha.c:117]   --->   Operation 569 'add' 'add_ln117_77' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.45> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 570 [1/1] (0.90ns) (root node of TernaryAdder)   --->   "%add_ln117_78 = add i32 %add_ln117_77, %or_ln117_51" [benchmarks/sha/sha.c:117]   --->   Operation 570 'add' 'add_ln117_78' <Predicate = true> <Delay = 0.90> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.45> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 571 [1/1] (0.90ns) (root node of TernaryAdder)   --->   "%add_ln117_79 = add i32 %add_ln117_78, %add_ln117_76" [benchmarks/sha/sha.c:117]   --->   Operation 571 'add' 'add_ln117_79' <Predicate = true> <Delay = 0.90> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.45> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 572 [1/1] (0.00ns)   --->   "%trunc_ln117_39 = trunc i32 %add_ln117_71 to i2" [benchmarks/sha/sha.c:117]   --->   Operation 572 'trunc' 'trunc_ln117_39' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 573 [1/1] (0.00ns)   --->   "%lshr_ln117_38 = call i30 @_ssdm_op_PartSelect.i30.i32.i32.i32(i32 %add_ln117_71, i32 2, i32 31)" [benchmarks/sha/sha.c:117]   --->   Operation 573 'partselect' 'lshr_ln117_38' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 574 [1/1] (0.00ns)   --->   "%or_ln117_57 = call i32 @_ssdm_op_BitConcatenate.i32.i2.i30(i2 %trunc_ln117_39, i30 %lshr_ln117_38)" [benchmarks/sha/sha.c:117]   --->   Operation 574 'bitconcatenate' 'or_ln117_57' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 575 [1/1] (0.00ns)   --->   "%trunc_ln121 = trunc i32 %add_ln117_79 to i27" [benchmarks/sha/sha.c:121]   --->   Operation 575 'trunc' 'trunc_ln121' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 576 [1/1] (0.00ns)   --->   "%lshr_ln1 = call i5 @_ssdm_op_PartSelect.i5.i32.i32.i32(i32 %add_ln117_79, i32 27, i32 31)" [benchmarks/sha/sha.c:121]   --->   Operation 576 'partselect' 'lshr_ln1' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 577 [1/1] (0.00ns)   --->   "%or_ln1 = call i32 @_ssdm_op_BitConcatenate.i32.i27.i5(i27 %trunc_ln121, i5 %lshr_ln1)" [benchmarks/sha/sha.c:121]   --->   Operation 577 'bitconcatenate' 'or_ln1' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 578 [1/1] (0.00ns) (grouped into LUT with out node xor_ln121_1)   --->   "%xor_ln121 = xor i32 %or_ln117_55, %add_ln117_75" [benchmarks/sha/sha.c:121]   --->   Operation 578 'xor' 'xor_ln121' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 579 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln121_1 = xor i32 %xor_ln121, %or_ln117_57" [benchmarks/sha/sha.c:121]   --->   Operation 579 'xor' 'xor_ln121_1' <Predicate = true> <Delay = 0.28> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 580 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln121 = add i32 %or_ln1, %xor_ln121_1" [benchmarks/sha/sha.c:121]   --->   Operation 580 'add' 'add_ln121' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.45> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 581 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln121_1 = add i32 1859775393, %xor_ln107_14" [benchmarks/sha/sha.c:121]   --->   Operation 581 'add' 'add_ln121_1' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.45> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 582 [1/1] (0.90ns) (root node of TernaryAdder)   --->   "%add_ln121_2 = add i32 %add_ln121_1, %or_ln117_53" [benchmarks/sha/sha.c:121]   --->   Operation 582 'add' 'add_ln121_2' <Predicate = true> <Delay = 0.90> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.45> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 583 [1/1] (0.90ns) (root node of TernaryAdder)   --->   "%add_ln121_3 = add i32 %add_ln121_2, %add_ln121" [benchmarks/sha/sha.c:121]   --->   Operation 583 'add' 'add_ln121_3' <Predicate = true> <Delay = 0.90> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.45> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 584 [1/1] (0.00ns)   --->   "%trunc_ln121_1 = trunc i32 %add_ln117_75 to i2" [benchmarks/sha/sha.c:121]   --->   Operation 584 'trunc' 'trunc_ln121_1' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 585 [1/1] (0.00ns)   --->   "%lshr_ln121_1 = call i30 @_ssdm_op_PartSelect.i30.i32.i32.i32(i32 %add_ln117_75, i32 2, i32 31)" [benchmarks/sha/sha.c:121]   --->   Operation 585 'partselect' 'lshr_ln121_1' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 586 [1/1] (0.00ns)   --->   "%or_ln121_s = call i32 @_ssdm_op_BitConcatenate.i32.i2.i30(i2 %trunc_ln121_1, i30 %lshr_ln121_1)" [benchmarks/sha/sha.c:121]   --->   Operation 586 'bitconcatenate' 'or_ln121_s' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 587 [1/1] (0.00ns)   --->   "%trunc_ln121_2 = trunc i32 %add_ln121_3 to i27" [benchmarks/sha/sha.c:121]   --->   Operation 587 'trunc' 'trunc_ln121_2' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 588 [1/1] (0.00ns)   --->   "%lshr_ln121_s = call i5 @_ssdm_op_PartSelect.i5.i32.i32.i32(i32 %add_ln121_3, i32 27, i32 31)" [benchmarks/sha/sha.c:121]   --->   Operation 588 'partselect' 'lshr_ln121_s' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 589 [1/1] (0.00ns)   --->   "%or_ln121_1 = call i32 @_ssdm_op_BitConcatenate.i32.i27.i5(i27 %trunc_ln121_2, i5 %lshr_ln121_s)" [benchmarks/sha/sha.c:121]   --->   Operation 589 'bitconcatenate' 'or_ln121_1' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 590 [1/1] (0.00ns) (grouped into LUT with out node xor_ln121_3)   --->   "%xor_ln121_2 = xor i32 %or_ln117_57, %add_ln117_79" [benchmarks/sha/sha.c:121]   --->   Operation 590 'xor' 'xor_ln121_2' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 591 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln121_3 = xor i32 %xor_ln121_2, %or_ln121_s" [benchmarks/sha/sha.c:121]   --->   Operation 591 'xor' 'xor_ln121_3' <Predicate = true> <Delay = 0.28> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 592 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln121_4 = add i32 %or_ln121_1, %xor_ln121_3" [benchmarks/sha/sha.c:121]   --->   Operation 592 'add' 'add_ln121_4' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.45> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 593 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln121_5 = add i32 1859775393, %xor_ln107_17" [benchmarks/sha/sha.c:121]   --->   Operation 593 'add' 'add_ln121_5' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.45> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 594 [1/1] (0.90ns) (root node of TernaryAdder)   --->   "%add_ln121_6 = add i32 %add_ln121_5, %or_ln117_55" [benchmarks/sha/sha.c:121]   --->   Operation 594 'add' 'add_ln121_6' <Predicate = true> <Delay = 0.90> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.45> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 595 [1/1] (0.90ns) (root node of TernaryAdder)   --->   "%add_ln121_7 = add i32 %add_ln121_6, %add_ln121_4" [benchmarks/sha/sha.c:121]   --->   Operation 595 'add' 'add_ln121_7' <Predicate = true> <Delay = 0.90> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.45> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 596 [1/1] (0.00ns)   --->   "%trunc_ln121_3 = trunc i32 %add_ln117_79 to i2" [benchmarks/sha/sha.c:121]   --->   Operation 596 'trunc' 'trunc_ln121_3' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 597 [1/1] (0.00ns)   --->   "%lshr_ln121_20 = call i30 @_ssdm_op_PartSelect.i30.i32.i32.i32(i32 %add_ln117_79, i32 2, i32 31)" [benchmarks/sha/sha.c:121]   --->   Operation 597 'partselect' 'lshr_ln121_20' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 598 [1/1] (0.00ns)   --->   "%or_ln121_20 = call i32 @_ssdm_op_BitConcatenate.i32.i2.i30(i2 %trunc_ln121_3, i30 %lshr_ln121_20)" [benchmarks/sha/sha.c:121]   --->   Operation 598 'bitconcatenate' 'or_ln121_20' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 599 [1/1] (0.00ns)   --->   "%trunc_ln121_4 = trunc i32 %add_ln121_7 to i27" [benchmarks/sha/sha.c:121]   --->   Operation 599 'trunc' 'trunc_ln121_4' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 600 [1/1] (0.00ns)   --->   "%lshr_ln121_2 = call i5 @_ssdm_op_PartSelect.i5.i32.i32.i32(i32 %add_ln121_7, i32 27, i32 31)" [benchmarks/sha/sha.c:121]   --->   Operation 600 'partselect' 'lshr_ln121_2' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 601 [1/1] (0.00ns)   --->   "%or_ln121_2 = call i32 @_ssdm_op_BitConcatenate.i32.i27.i5(i27 %trunc_ln121_4, i5 %lshr_ln121_2)" [benchmarks/sha/sha.c:121]   --->   Operation 601 'bitconcatenate' 'or_ln121_2' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 602 [1/1] (0.00ns) (grouped into LUT with out node xor_ln121_5)   --->   "%xor_ln121_4 = xor i32 %or_ln121_s, %add_ln121_3" [benchmarks/sha/sha.c:121]   --->   Operation 602 'xor' 'xor_ln121_4' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 603 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln121_5 = xor i32 %xor_ln121_4, %or_ln121_20" [benchmarks/sha/sha.c:121]   --->   Operation 603 'xor' 'xor_ln121_5' <Predicate = true> <Delay = 0.28> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 604 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln121_8 = add i32 %or_ln121_2, %xor_ln121_5" [benchmarks/sha/sha.c:121]   --->   Operation 604 'add' 'add_ln121_8' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.45> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 605 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln121_9 = add i32 1859775393, %xor_ln107_20" [benchmarks/sha/sha.c:121]   --->   Operation 605 'add' 'add_ln121_9' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.45> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 606 [1/1] (0.90ns) (root node of TernaryAdder)   --->   "%add_ln121_10 = add i32 %add_ln121_9, %or_ln117_57" [benchmarks/sha/sha.c:121]   --->   Operation 606 'add' 'add_ln121_10' <Predicate = true> <Delay = 0.90> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.45> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 607 [1/1] (0.90ns) (root node of TernaryAdder)   --->   "%add_ln121_11 = add i32 %add_ln121_10, %add_ln121_8" [benchmarks/sha/sha.c:121]   --->   Operation 607 'add' 'add_ln121_11' <Predicate = true> <Delay = 0.90> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.45> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 608 [1/1] (0.00ns)   --->   "%trunc_ln121_5 = trunc i32 %add_ln121_3 to i2" [benchmarks/sha/sha.c:121]   --->   Operation 608 'trunc' 'trunc_ln121_5' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 609 [1/1] (0.00ns)   --->   "%lshr_ln121_21 = call i30 @_ssdm_op_PartSelect.i30.i32.i32.i32(i32 %add_ln121_3, i32 2, i32 31)" [benchmarks/sha/sha.c:121]   --->   Operation 609 'partselect' 'lshr_ln121_21' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 610 [1/1] (0.00ns)   --->   "%or_ln121_21 = call i32 @_ssdm_op_BitConcatenate.i32.i2.i30(i2 %trunc_ln121_5, i30 %lshr_ln121_21)" [benchmarks/sha/sha.c:121]   --->   Operation 610 'bitconcatenate' 'or_ln121_21' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 611 [1/1] (0.00ns)   --->   "%trunc_ln121_6 = trunc i32 %add_ln121_11 to i27" [benchmarks/sha/sha.c:121]   --->   Operation 611 'trunc' 'trunc_ln121_6' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 612 [1/1] (0.00ns)   --->   "%lshr_ln121_3 = call i5 @_ssdm_op_PartSelect.i5.i32.i32.i32(i32 %add_ln121_11, i32 27, i32 31)" [benchmarks/sha/sha.c:121]   --->   Operation 612 'partselect' 'lshr_ln121_3' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 613 [1/1] (0.00ns)   --->   "%or_ln121_3 = call i32 @_ssdm_op_BitConcatenate.i32.i27.i5(i27 %trunc_ln121_6, i5 %lshr_ln121_3)" [benchmarks/sha/sha.c:121]   --->   Operation 613 'bitconcatenate' 'or_ln121_3' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 614 [1/1] (0.00ns) (grouped into LUT with out node xor_ln121_7)   --->   "%xor_ln121_6 = xor i32 %or_ln121_20, %add_ln121_7" [benchmarks/sha/sha.c:121]   --->   Operation 614 'xor' 'xor_ln121_6' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 615 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln121_7 = xor i32 %xor_ln121_6, %or_ln121_21" [benchmarks/sha/sha.c:121]   --->   Operation 615 'xor' 'xor_ln121_7' <Predicate = true> <Delay = 0.28> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 616 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln121_12 = add i32 %or_ln121_3, %xor_ln121_7" [benchmarks/sha/sha.c:121]   --->   Operation 616 'add' 'add_ln121_12' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.45> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 617 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln121_13 = add i32 1859775393, %xor_ln107_23" [benchmarks/sha/sha.c:121]   --->   Operation 617 'add' 'add_ln121_13' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.45> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 618 [1/1] (0.90ns) (root node of TernaryAdder)   --->   "%add_ln121_14 = add i32 %add_ln121_13, %or_ln121_s" [benchmarks/sha/sha.c:121]   --->   Operation 618 'add' 'add_ln121_14' <Predicate = true> <Delay = 0.90> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.45> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 619 [1/1] (0.90ns) (root node of TernaryAdder)   --->   "%add_ln121_15 = add i32 %add_ln121_14, %add_ln121_12" [benchmarks/sha/sha.c:121]   --->   Operation 619 'add' 'add_ln121_15' <Predicate = true> <Delay = 0.90> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.45> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 620 [1/1] (0.00ns)   --->   "%trunc_ln121_7 = trunc i32 %add_ln121_7 to i2" [benchmarks/sha/sha.c:121]   --->   Operation 620 'trunc' 'trunc_ln121_7' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 621 [1/1] (0.00ns)   --->   "%lshr_ln121_22 = call i30 @_ssdm_op_PartSelect.i30.i32.i32.i32(i32 %add_ln121_7, i32 2, i32 31)" [benchmarks/sha/sha.c:121]   --->   Operation 621 'partselect' 'lshr_ln121_22' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 622 [1/1] (0.00ns)   --->   "%trunc_ln121_8 = trunc i32 %add_ln121_15 to i27" [benchmarks/sha/sha.c:121]   --->   Operation 622 'trunc' 'trunc_ln121_8' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 623 [1/1] (0.00ns)   --->   "%lshr_ln121_4 = call i5 @_ssdm_op_PartSelect.i5.i32.i32.i32(i32 %add_ln121_15, i32 27, i32 31)" [benchmarks/sha/sha.c:121]   --->   Operation 623 'partselect' 'lshr_ln121_4' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 624 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln121_17 = add i32 1859775393, %xor_ln107_26" [benchmarks/sha/sha.c:121]   --->   Operation 624 'add' 'add_ln121_17' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.45> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 625 [1/1] (0.90ns) (root node of TernaryAdder)   --->   "%add_ln121_18 = add i32 %add_ln121_17, %or_ln121_20" [benchmarks/sha/sha.c:121]   --->   Operation 625 'add' 'add_ln121_18' <Predicate = true> <Delay = 0.90> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.45> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 626 [1/1] (0.00ns)   --->   "%trunc_ln121_9 = trunc i32 %add_ln121_11 to i2" [benchmarks/sha/sha.c:121]   --->   Operation 626 'trunc' 'trunc_ln121_9' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 627 [1/1] (0.00ns)   --->   "%lshr_ln121_23 = call i30 @_ssdm_op_PartSelect.i30.i32.i32.i32(i32 %add_ln121_11, i32 2, i32 31)" [benchmarks/sha/sha.c:121]   --->   Operation 627 'partselect' 'lshr_ln121_23' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 628 [1/1] (0.00ns)   --->   "%trunc_ln121_11 = trunc i32 %add_ln121_15 to i2" [benchmarks/sha/sha.c:121]   --->   Operation 628 'trunc' 'trunc_ln121_11' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 629 [1/1] (0.00ns)   --->   "%lshr_ln121_24 = call i30 @_ssdm_op_PartSelect.i30.i32.i32.i32(i32 %add_ln121_15, i32 2, i32 31)" [benchmarks/sha/sha.c:121]   --->   Operation 629 'partselect' 'lshr_ln121_24' <Predicate = true> <Delay = 0.00>

State 11 <SV = 10> <Delay = 6.63>
ST_11 : Operation 630 [1/1] (0.00ns) (grouped into LUT with out node xor_ln107_164)   --->   "%xor_ln107_162 = xor i32 %xor_ln107_155, %xor_ln107_122" [benchmarks/sha/sha.c:107]   --->   Operation 630 'xor' 'xor_ln107_162' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 631 [1/1] (0.00ns) (grouped into LUT with out node xor_ln107_164)   --->   "%xor_ln107_163 = xor i32 %xor_ln107_92, %xor_ln107_138" [benchmarks/sha/sha.c:107]   --->   Operation 631 'xor' 'xor_ln107_163' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 632 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln107_164 = xor i32 %xor_ln107_163, %xor_ln107_162" [benchmarks/sha/sha.c:107]   --->   Operation 632 'xor' 'xor_ln107_164' <Predicate = true> <Delay = 0.28> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 633 [1/1] (0.00ns) (grouped into LUT with out node xor_ln107_173)   --->   "%xor_ln107_171 = xor i32 %xor_ln107_164, %xor_ln107_131" [benchmarks/sha/sha.c:107]   --->   Operation 633 'xor' 'xor_ln107_171' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 634 [1/1] (0.00ns) (grouped into LUT with out node xor_ln107_173)   --->   "%xor_ln107_172 = xor i32 %xor_ln107_149, %xor_ln107_125" [benchmarks/sha/sha.c:107]   --->   Operation 634 'xor' 'xor_ln107_172' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 635 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln107_173 = xor i32 %xor_ln107_172, %xor_ln107_171" [benchmarks/sha/sha.c:107]   --->   Operation 635 'xor' 'xor_ln107_173' <Predicate = true> <Delay = 0.28> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 636 [1/1] (0.00ns) (grouped into LUT with out node xor_ln107_182)   --->   "%xor_ln107_180 = xor i32 %xor_ln107_173, %xor_ln107_140" [benchmarks/sha/sha.c:107]   --->   Operation 636 'xor' 'xor_ln107_180' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 637 [1/1] (0.00ns) (grouped into LUT with out node xor_ln107_182)   --->   "%xor_ln107_181 = xor i32 %xor_ln107_158, %xor_ln107_134" [benchmarks/sha/sha.c:107]   --->   Operation 637 'xor' 'xor_ln107_181' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 638 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln107_182 = xor i32 %xor_ln107_181, %xor_ln107_180" [benchmarks/sha/sha.c:107]   --->   Operation 638 'xor' 'xor_ln107_182' <Predicate = true> <Delay = 0.28> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 639 [1/1] (0.00ns)   --->   "%W_addr_76 = getelementptr inbounds [80 x i32]* %W, i64 0, i64 76" [benchmarks/sha/sha.c:107]   --->   Operation 639 'getelementptr' 'W_addr_76' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 640 [1/1] (1.29ns)   --->   "store i32 %xor_ln107_182, i32* %W_addr_76, align 16" [benchmarks/sha/sha.c:107]   --->   Operation 640 'store' <Predicate = true> <Delay = 1.29> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5> <RAM>
ST_11 : Operation 641 [1/1] (0.00ns) (grouped into LUT with out node xor_ln107_185)   --->   "%xor_ln107_183 = xor i32 %xor_ln107_161, %xor_ln107_176" [benchmarks/sha/sha.c:107]   --->   Operation 641 'xor' 'xor_ln107_183' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 642 [1/1] (0.00ns) (grouped into LUT with out node xor_ln107_185)   --->   "%xor_ln107_184 = xor i32 %xor_ln107_143, %xor_ln107_137" [benchmarks/sha/sha.c:107]   --->   Operation 642 'xor' 'xor_ln107_184' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 643 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln107_185 = xor i32 %xor_ln107_184, %xor_ln107_183" [benchmarks/sha/sha.c:107]   --->   Operation 643 'xor' 'xor_ln107_185' <Predicate = true> <Delay = 0.28> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 644 [1/1] (0.00ns)   --->   "%W_addr_77 = getelementptr inbounds [80 x i32]* %W, i64 0, i64 77" [benchmarks/sha/sha.c:107]   --->   Operation 644 'getelementptr' 'W_addr_77' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 645 [1/1] (1.29ns)   --->   "store i32 %xor_ln107_185, i32* %W_addr_77, align 4" [benchmarks/sha/sha.c:107]   --->   Operation 645 'store' <Predicate = true> <Delay = 1.29> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5> <RAM>
ST_11 : Operation 646 [1/1] (0.00ns)   --->   "%or_ln121_22 = call i32 @_ssdm_op_BitConcatenate.i32.i2.i30(i2 %trunc_ln121_7, i30 %lshr_ln121_22)" [benchmarks/sha/sha.c:121]   --->   Operation 646 'bitconcatenate' 'or_ln121_22' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 647 [1/1] (0.00ns)   --->   "%or_ln121_4 = call i32 @_ssdm_op_BitConcatenate.i32.i27.i5(i27 %trunc_ln121_8, i5 %lshr_ln121_4)" [benchmarks/sha/sha.c:121]   --->   Operation 647 'bitconcatenate' 'or_ln121_4' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 648 [1/1] (0.00ns) (grouped into LUT with out node xor_ln121_9)   --->   "%xor_ln121_8 = xor i32 %or_ln121_21, %add_ln121_11" [benchmarks/sha/sha.c:121]   --->   Operation 648 'xor' 'xor_ln121_8' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 649 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln121_9 = xor i32 %xor_ln121_8, %or_ln121_22" [benchmarks/sha/sha.c:121]   --->   Operation 649 'xor' 'xor_ln121_9' <Predicate = true> <Delay = 0.28> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 650 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln121_16 = add i32 %or_ln121_4, %xor_ln121_9" [benchmarks/sha/sha.c:121]   --->   Operation 650 'add' 'add_ln121_16' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.45> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 651 [1/1] (0.90ns) (root node of TernaryAdder)   --->   "%add_ln121_19 = add i32 %add_ln121_18, %add_ln121_16" [benchmarks/sha/sha.c:121]   --->   Operation 651 'add' 'add_ln121_19' <Predicate = true> <Delay = 0.90> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.45> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 652 [1/1] (0.00ns)   --->   "%or_ln121_23 = call i32 @_ssdm_op_BitConcatenate.i32.i2.i30(i2 %trunc_ln121_9, i30 %lshr_ln121_23)" [benchmarks/sha/sha.c:121]   --->   Operation 652 'bitconcatenate' 'or_ln121_23' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 653 [1/1] (0.00ns)   --->   "%trunc_ln121_10 = trunc i32 %add_ln121_19 to i27" [benchmarks/sha/sha.c:121]   --->   Operation 653 'trunc' 'trunc_ln121_10' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 654 [1/1] (0.00ns)   --->   "%lshr_ln121_5 = call i5 @_ssdm_op_PartSelect.i5.i32.i32.i32(i32 %add_ln121_19, i32 27, i32 31)" [benchmarks/sha/sha.c:121]   --->   Operation 654 'partselect' 'lshr_ln121_5' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 655 [1/1] (0.00ns)   --->   "%or_ln121_5 = call i32 @_ssdm_op_BitConcatenate.i32.i27.i5(i27 %trunc_ln121_10, i5 %lshr_ln121_5)" [benchmarks/sha/sha.c:121]   --->   Operation 655 'bitconcatenate' 'or_ln121_5' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 656 [1/1] (0.00ns) (grouped into LUT with out node xor_ln121_11)   --->   "%xor_ln121_10 = xor i32 %or_ln121_22, %add_ln121_15" [benchmarks/sha/sha.c:121]   --->   Operation 656 'xor' 'xor_ln121_10' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 657 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln121_11 = xor i32 %xor_ln121_10, %or_ln121_23" [benchmarks/sha/sha.c:121]   --->   Operation 657 'xor' 'xor_ln121_11' <Predicate = true> <Delay = 0.28> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 658 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln121_20 = add i32 %or_ln121_5, %xor_ln121_11" [benchmarks/sha/sha.c:121]   --->   Operation 658 'add' 'add_ln121_20' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.45> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 659 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln121_21 = add i32 1859775393, %xor_ln107_29" [benchmarks/sha/sha.c:121]   --->   Operation 659 'add' 'add_ln121_21' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.45> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 660 [1/1] (0.90ns) (root node of TernaryAdder)   --->   "%add_ln121_22 = add i32 %add_ln121_21, %or_ln121_21" [benchmarks/sha/sha.c:121]   --->   Operation 660 'add' 'add_ln121_22' <Predicate = true> <Delay = 0.90> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.45> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 661 [1/1] (0.90ns) (root node of TernaryAdder)   --->   "%add_ln121_23 = add i32 %add_ln121_22, %add_ln121_20" [benchmarks/sha/sha.c:121]   --->   Operation 661 'add' 'add_ln121_23' <Predicate = true> <Delay = 0.90> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.45> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 662 [1/1] (0.00ns)   --->   "%or_ln121_24 = call i32 @_ssdm_op_BitConcatenate.i32.i2.i30(i2 %trunc_ln121_11, i30 %lshr_ln121_24)" [benchmarks/sha/sha.c:121]   --->   Operation 662 'bitconcatenate' 'or_ln121_24' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 663 [1/1] (0.00ns)   --->   "%trunc_ln121_12 = trunc i32 %add_ln121_23 to i27" [benchmarks/sha/sha.c:121]   --->   Operation 663 'trunc' 'trunc_ln121_12' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 664 [1/1] (0.00ns)   --->   "%lshr_ln121_6 = call i5 @_ssdm_op_PartSelect.i5.i32.i32.i32(i32 %add_ln121_23, i32 27, i32 31)" [benchmarks/sha/sha.c:121]   --->   Operation 664 'partselect' 'lshr_ln121_6' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 665 [1/1] (0.00ns)   --->   "%or_ln121_6 = call i32 @_ssdm_op_BitConcatenate.i32.i27.i5(i27 %trunc_ln121_12, i5 %lshr_ln121_6)" [benchmarks/sha/sha.c:121]   --->   Operation 665 'bitconcatenate' 'or_ln121_6' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 666 [1/1] (0.00ns) (grouped into LUT with out node xor_ln121_13)   --->   "%xor_ln121_12 = xor i32 %or_ln121_23, %add_ln121_19" [benchmarks/sha/sha.c:121]   --->   Operation 666 'xor' 'xor_ln121_12' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 667 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln121_13 = xor i32 %xor_ln121_12, %or_ln121_24" [benchmarks/sha/sha.c:121]   --->   Operation 667 'xor' 'xor_ln121_13' <Predicate = true> <Delay = 0.28> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 668 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln121_24 = add i32 %or_ln121_6, %xor_ln121_13" [benchmarks/sha/sha.c:121]   --->   Operation 668 'add' 'add_ln121_24' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.45> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 669 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln121_25 = add i32 1859775393, %xor_ln107_32" [benchmarks/sha/sha.c:121]   --->   Operation 669 'add' 'add_ln121_25' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.45> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 670 [1/1] (0.90ns) (root node of TernaryAdder)   --->   "%add_ln121_26 = add i32 %add_ln121_25, %or_ln121_22" [benchmarks/sha/sha.c:121]   --->   Operation 670 'add' 'add_ln121_26' <Predicate = true> <Delay = 0.90> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.45> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 671 [1/1] (0.90ns) (root node of TernaryAdder)   --->   "%add_ln121_27 = add i32 %add_ln121_26, %add_ln121_24" [benchmarks/sha/sha.c:121]   --->   Operation 671 'add' 'add_ln121_27' <Predicate = true> <Delay = 0.90> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.45> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 672 [1/1] (0.00ns)   --->   "%trunc_ln121_13 = trunc i32 %add_ln121_19 to i2" [benchmarks/sha/sha.c:121]   --->   Operation 672 'trunc' 'trunc_ln121_13' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 673 [1/1] (0.00ns)   --->   "%lshr_ln121_25 = call i30 @_ssdm_op_PartSelect.i30.i32.i32.i32(i32 %add_ln121_19, i32 2, i32 31)" [benchmarks/sha/sha.c:121]   --->   Operation 673 'partselect' 'lshr_ln121_25' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 674 [1/1] (0.00ns)   --->   "%or_ln121_25 = call i32 @_ssdm_op_BitConcatenate.i32.i2.i30(i2 %trunc_ln121_13, i30 %lshr_ln121_25)" [benchmarks/sha/sha.c:121]   --->   Operation 674 'bitconcatenate' 'or_ln121_25' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 675 [1/1] (0.00ns)   --->   "%trunc_ln121_14 = trunc i32 %add_ln121_27 to i27" [benchmarks/sha/sha.c:121]   --->   Operation 675 'trunc' 'trunc_ln121_14' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 676 [1/1] (0.00ns)   --->   "%lshr_ln121_7 = call i5 @_ssdm_op_PartSelect.i5.i32.i32.i32(i32 %add_ln121_27, i32 27, i32 31)" [benchmarks/sha/sha.c:121]   --->   Operation 676 'partselect' 'lshr_ln121_7' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 677 [1/1] (0.00ns)   --->   "%or_ln121_7 = call i32 @_ssdm_op_BitConcatenate.i32.i27.i5(i27 %trunc_ln121_14, i5 %lshr_ln121_7)" [benchmarks/sha/sha.c:121]   --->   Operation 677 'bitconcatenate' 'or_ln121_7' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 678 [1/1] (0.00ns) (grouped into LUT with out node xor_ln121_15)   --->   "%xor_ln121_14 = xor i32 %or_ln121_24, %add_ln121_23" [benchmarks/sha/sha.c:121]   --->   Operation 678 'xor' 'xor_ln121_14' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 679 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln121_15 = xor i32 %xor_ln121_14, %or_ln121_25" [benchmarks/sha/sha.c:121]   --->   Operation 679 'xor' 'xor_ln121_15' <Predicate = true> <Delay = 0.28> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 680 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln121_28 = add i32 %or_ln121_7, %xor_ln121_15" [benchmarks/sha/sha.c:121]   --->   Operation 680 'add' 'add_ln121_28' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.45> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 681 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln121_29 = add i32 1859775393, %xor_ln107_35" [benchmarks/sha/sha.c:121]   --->   Operation 681 'add' 'add_ln121_29' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.45> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 682 [1/1] (0.90ns) (root node of TernaryAdder)   --->   "%add_ln121_30 = add i32 %add_ln121_29, %or_ln121_23" [benchmarks/sha/sha.c:121]   --->   Operation 682 'add' 'add_ln121_30' <Predicate = true> <Delay = 0.90> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.45> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 683 [1/1] (0.90ns) (root node of TernaryAdder)   --->   "%add_ln121_31 = add i32 %add_ln121_30, %add_ln121_28" [benchmarks/sha/sha.c:121]   --->   Operation 683 'add' 'add_ln121_31' <Predicate = true> <Delay = 0.90> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.45> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 684 [1/1] (0.00ns)   --->   "%trunc_ln121_15 = trunc i32 %add_ln121_23 to i2" [benchmarks/sha/sha.c:121]   --->   Operation 684 'trunc' 'trunc_ln121_15' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 685 [1/1] (0.00ns)   --->   "%lshr_ln121_26 = call i30 @_ssdm_op_PartSelect.i30.i32.i32.i32(i32 %add_ln121_23, i32 2, i32 31)" [benchmarks/sha/sha.c:121]   --->   Operation 685 'partselect' 'lshr_ln121_26' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 686 [1/1] (0.00ns)   --->   "%or_ln121_26 = call i32 @_ssdm_op_BitConcatenate.i32.i2.i30(i2 %trunc_ln121_15, i30 %lshr_ln121_26)" [benchmarks/sha/sha.c:121]   --->   Operation 686 'bitconcatenate' 'or_ln121_26' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 687 [1/1] (0.00ns)   --->   "%trunc_ln121_16 = trunc i32 %add_ln121_31 to i27" [benchmarks/sha/sha.c:121]   --->   Operation 687 'trunc' 'trunc_ln121_16' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 688 [1/1] (0.00ns)   --->   "%lshr_ln121_8 = call i5 @_ssdm_op_PartSelect.i5.i32.i32.i32(i32 %add_ln121_31, i32 27, i32 31)" [benchmarks/sha/sha.c:121]   --->   Operation 688 'partselect' 'lshr_ln121_8' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 689 [1/1] (0.00ns)   --->   "%or_ln121_8 = call i32 @_ssdm_op_BitConcatenate.i32.i27.i5(i27 %trunc_ln121_16, i5 %lshr_ln121_8)" [benchmarks/sha/sha.c:121]   --->   Operation 689 'bitconcatenate' 'or_ln121_8' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 690 [1/1] (0.00ns) (grouped into LUT with out node xor_ln121_17)   --->   "%xor_ln121_16 = xor i32 %or_ln121_25, %add_ln121_27" [benchmarks/sha/sha.c:121]   --->   Operation 690 'xor' 'xor_ln121_16' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 691 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln121_17 = xor i32 %xor_ln121_16, %or_ln121_26" [benchmarks/sha/sha.c:121]   --->   Operation 691 'xor' 'xor_ln121_17' <Predicate = true> <Delay = 0.28> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 692 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln121_32 = add i32 %or_ln121_8, %xor_ln121_17" [benchmarks/sha/sha.c:121]   --->   Operation 692 'add' 'add_ln121_32' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.45> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 693 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln121_33 = add i32 1859775393, %xor_ln107_38" [benchmarks/sha/sha.c:121]   --->   Operation 693 'add' 'add_ln121_33' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.45> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 694 [1/1] (0.90ns) (root node of TernaryAdder)   --->   "%add_ln121_34 = add i32 %add_ln121_33, %or_ln121_24" [benchmarks/sha/sha.c:121]   --->   Operation 694 'add' 'add_ln121_34' <Predicate = true> <Delay = 0.90> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.45> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 695 [1/1] (0.90ns) (root node of TernaryAdder)   --->   "%add_ln121_35 = add i32 %add_ln121_34, %add_ln121_32" [benchmarks/sha/sha.c:121]   --->   Operation 695 'add' 'add_ln121_35' <Predicate = true> <Delay = 0.90> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.45> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 696 [1/1] (0.00ns)   --->   "%trunc_ln121_17 = trunc i32 %add_ln121_27 to i2" [benchmarks/sha/sha.c:121]   --->   Operation 696 'trunc' 'trunc_ln121_17' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 697 [1/1] (0.00ns)   --->   "%lshr_ln121_27 = call i30 @_ssdm_op_PartSelect.i30.i32.i32.i32(i32 %add_ln121_27, i32 2, i32 31)" [benchmarks/sha/sha.c:121]   --->   Operation 697 'partselect' 'lshr_ln121_27' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 698 [1/1] (0.00ns)   --->   "%or_ln121_27 = call i32 @_ssdm_op_BitConcatenate.i32.i2.i30(i2 %trunc_ln121_17, i30 %lshr_ln121_27)" [benchmarks/sha/sha.c:121]   --->   Operation 698 'bitconcatenate' 'or_ln121_27' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 699 [1/1] (0.00ns)   --->   "%trunc_ln121_18 = trunc i32 %add_ln121_35 to i27" [benchmarks/sha/sha.c:121]   --->   Operation 699 'trunc' 'trunc_ln121_18' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 700 [1/1] (0.00ns)   --->   "%lshr_ln121_9 = call i5 @_ssdm_op_PartSelect.i5.i32.i32.i32(i32 %add_ln121_35, i32 27, i32 31)" [benchmarks/sha/sha.c:121]   --->   Operation 700 'partselect' 'lshr_ln121_9' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 701 [1/1] (0.00ns)   --->   "%or_ln121_9 = call i32 @_ssdm_op_BitConcatenate.i32.i27.i5(i27 %trunc_ln121_18, i5 %lshr_ln121_9)" [benchmarks/sha/sha.c:121]   --->   Operation 701 'bitconcatenate' 'or_ln121_9' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 702 [1/1] (0.00ns) (grouped into LUT with out node xor_ln121_19)   --->   "%xor_ln121_18 = xor i32 %or_ln121_26, %add_ln121_31" [benchmarks/sha/sha.c:121]   --->   Operation 702 'xor' 'xor_ln121_18' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 703 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln121_19 = xor i32 %xor_ln121_18, %or_ln121_27" [benchmarks/sha/sha.c:121]   --->   Operation 703 'xor' 'xor_ln121_19' <Predicate = true> <Delay = 0.28> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 704 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln121_36 = add i32 %or_ln121_9, %xor_ln121_19" [benchmarks/sha/sha.c:121]   --->   Operation 704 'add' 'add_ln121_36' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.45> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 705 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln121_37 = add i32 1859775393, %xor_ln107_41" [benchmarks/sha/sha.c:121]   --->   Operation 705 'add' 'add_ln121_37' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.45> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 706 [1/1] (0.90ns) (root node of TernaryAdder)   --->   "%add_ln121_38 = add i32 %add_ln121_37, %or_ln121_25" [benchmarks/sha/sha.c:121]   --->   Operation 706 'add' 'add_ln121_38' <Predicate = true> <Delay = 0.90> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.45> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 707 [1/1] (0.90ns) (root node of TernaryAdder)   --->   "%add_ln121_39 = add i32 %add_ln121_38, %add_ln121_36" [benchmarks/sha/sha.c:121]   --->   Operation 707 'add' 'add_ln121_39' <Predicate = true> <Delay = 0.90> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.45> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 708 [1/1] (0.00ns)   --->   "%trunc_ln121_19 = trunc i32 %add_ln121_31 to i2" [benchmarks/sha/sha.c:121]   --->   Operation 708 'trunc' 'trunc_ln121_19' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 709 [1/1] (0.00ns)   --->   "%lshr_ln121_28 = call i30 @_ssdm_op_PartSelect.i30.i32.i32.i32(i32 %add_ln121_31, i32 2, i32 31)" [benchmarks/sha/sha.c:121]   --->   Operation 709 'partselect' 'lshr_ln121_28' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 710 [1/1] (0.00ns)   --->   "%or_ln121_28 = call i32 @_ssdm_op_BitConcatenate.i32.i2.i30(i2 %trunc_ln121_19, i30 %lshr_ln121_28)" [benchmarks/sha/sha.c:121]   --->   Operation 710 'bitconcatenate' 'or_ln121_28' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 711 [1/1] (0.00ns)   --->   "%trunc_ln121_20 = trunc i32 %add_ln121_39 to i27" [benchmarks/sha/sha.c:121]   --->   Operation 711 'trunc' 'trunc_ln121_20' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 712 [1/1] (0.00ns)   --->   "%lshr_ln121_10 = call i5 @_ssdm_op_PartSelect.i5.i32.i32.i32(i32 %add_ln121_39, i32 27, i32 31)" [benchmarks/sha/sha.c:121]   --->   Operation 712 'partselect' 'lshr_ln121_10' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 713 [1/1] (0.00ns)   --->   "%or_ln121_10 = call i32 @_ssdm_op_BitConcatenate.i32.i27.i5(i27 %trunc_ln121_20, i5 %lshr_ln121_10)" [benchmarks/sha/sha.c:121]   --->   Operation 713 'bitconcatenate' 'or_ln121_10' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 714 [1/1] (0.00ns) (grouped into LUT with out node xor_ln121_21)   --->   "%xor_ln121_20 = xor i32 %or_ln121_27, %add_ln121_35" [benchmarks/sha/sha.c:121]   --->   Operation 714 'xor' 'xor_ln121_20' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 715 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln121_21 = xor i32 %xor_ln121_20, %or_ln121_28" [benchmarks/sha/sha.c:121]   --->   Operation 715 'xor' 'xor_ln121_21' <Predicate = true> <Delay = 0.28> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 716 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln121_40 = add i32 %or_ln121_10, %xor_ln121_21" [benchmarks/sha/sha.c:121]   --->   Operation 716 'add' 'add_ln121_40' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.45> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 717 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln121_41 = add i32 1859775393, %xor_ln107_44" [benchmarks/sha/sha.c:121]   --->   Operation 717 'add' 'add_ln121_41' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.45> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 718 [1/1] (0.90ns) (root node of TernaryAdder)   --->   "%add_ln121_42 = add i32 %add_ln121_41, %or_ln121_26" [benchmarks/sha/sha.c:121]   --->   Operation 718 'add' 'add_ln121_42' <Predicate = true> <Delay = 0.90> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.45> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 719 [1/1] (0.90ns) (root node of TernaryAdder)   --->   "%add_ln121_43 = add i32 %add_ln121_42, %add_ln121_40" [benchmarks/sha/sha.c:121]   --->   Operation 719 'add' 'add_ln121_43' <Predicate = true> <Delay = 0.90> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.45> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 720 [1/1] (0.00ns)   --->   "%trunc_ln121_21 = trunc i32 %add_ln121_35 to i2" [benchmarks/sha/sha.c:121]   --->   Operation 720 'trunc' 'trunc_ln121_21' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 721 [1/1] (0.00ns)   --->   "%lshr_ln121_29 = call i30 @_ssdm_op_PartSelect.i30.i32.i32.i32(i32 %add_ln121_35, i32 2, i32 31)" [benchmarks/sha/sha.c:121]   --->   Operation 721 'partselect' 'lshr_ln121_29' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 722 [1/1] (0.00ns)   --->   "%trunc_ln121_22 = trunc i32 %add_ln121_43 to i27" [benchmarks/sha/sha.c:121]   --->   Operation 722 'trunc' 'trunc_ln121_22' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 723 [1/1] (0.00ns)   --->   "%lshr_ln121_11 = call i5 @_ssdm_op_PartSelect.i5.i32.i32.i32(i32 %add_ln121_43, i32 27, i32 31)" [benchmarks/sha/sha.c:121]   --->   Operation 723 'partselect' 'lshr_ln121_11' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 724 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln121_45 = add i32 1859775393, %xor_ln107_47" [benchmarks/sha/sha.c:121]   --->   Operation 724 'add' 'add_ln121_45' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.45> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 725 [1/1] (0.90ns) (root node of TernaryAdder)   --->   "%add_ln121_46 = add i32 %add_ln121_45, %or_ln121_27" [benchmarks/sha/sha.c:121]   --->   Operation 725 'add' 'add_ln121_46' <Predicate = true> <Delay = 0.90> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.45> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 726 [1/1] (0.00ns)   --->   "%trunc_ln121_23 = trunc i32 %add_ln121_39 to i2" [benchmarks/sha/sha.c:121]   --->   Operation 726 'trunc' 'trunc_ln121_23' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 727 [1/1] (0.00ns)   --->   "%lshr_ln121_30 = call i30 @_ssdm_op_PartSelect.i30.i32.i32.i32(i32 %add_ln121_39, i32 2, i32 31)" [benchmarks/sha/sha.c:121]   --->   Operation 727 'partselect' 'lshr_ln121_30' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 728 [1/1] (0.00ns)   --->   "%trunc_ln121_25 = trunc i32 %add_ln121_43 to i2" [benchmarks/sha/sha.c:121]   --->   Operation 728 'trunc' 'trunc_ln121_25' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 729 [1/1] (0.00ns)   --->   "%lshr_ln121_31 = call i30 @_ssdm_op_PartSelect.i30.i32.i32.i32(i32 %add_ln121_43, i32 2, i32 31)" [benchmarks/sha/sha.c:121]   --->   Operation 729 'partselect' 'lshr_ln121_31' <Predicate = true> <Delay = 0.00>

State 12 <SV = 11> <Delay = 6.63>
ST_12 : Operation 730 [1/1] (0.00ns) (grouped into LUT with out node xor_ln107_188)   --->   "%xor_ln107_186 = xor i32 %xor_ln107_164, %xor_ln107_179" [benchmarks/sha/sha.c:107]   --->   Operation 730 'xor' 'xor_ln107_186' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 731 [1/1] (0.00ns) (grouped into LUT with out node xor_ln107_188)   --->   "%xor_ln107_187 = xor i32 %xor_ln107_146, %xor_ln107_140" [benchmarks/sha/sha.c:107]   --->   Operation 731 'xor' 'xor_ln107_187' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 732 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln107_188 = xor i32 %xor_ln107_187, %xor_ln107_186" [benchmarks/sha/sha.c:107]   --->   Operation 732 'xor' 'xor_ln107_188' <Predicate = true> <Delay = 0.28> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 733 [1/1] (0.00ns)   --->   "%W_addr_78 = getelementptr inbounds [80 x i32]* %W, i64 0, i64 78" [benchmarks/sha/sha.c:107]   --->   Operation 733 'getelementptr' 'W_addr_78' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 734 [1/1] (1.29ns)   --->   "store i32 %xor_ln107_188, i32* %W_addr_78, align 8" [benchmarks/sha/sha.c:107]   --->   Operation 734 'store' <Predicate = true> <Delay = 1.29> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5> <RAM>
ST_12 : Operation 735 [1/1] (0.00ns) (grouped into LUT with out node xor_ln107_191)   --->   "%xor_ln107_189 = xor i32 %xor_ln107_167, %xor_ln107_182" [benchmarks/sha/sha.c:107]   --->   Operation 735 'xor' 'xor_ln107_189' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 736 [1/1] (0.00ns) (grouped into LUT with out node xor_ln107_191)   --->   "%xor_ln107_190 = xor i32 %xor_ln107_149, %xor_ln107_143" [benchmarks/sha/sha.c:107]   --->   Operation 736 'xor' 'xor_ln107_190' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 737 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln107_191 = xor i32 %xor_ln107_190, %xor_ln107_189" [benchmarks/sha/sha.c:107]   --->   Operation 737 'xor' 'xor_ln107_191' <Predicate = true> <Delay = 0.28> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 738 [1/1] (0.00ns)   --->   "%W_addr_79 = getelementptr inbounds [80 x i32]* %W, i64 0, i64 79" [benchmarks/sha/sha.c:107]   --->   Operation 738 'getelementptr' 'W_addr_79' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 739 [1/1] (1.29ns)   --->   "store i32 %xor_ln107_191, i32* %W_addr_79, align 4" [benchmarks/sha/sha.c:107]   --->   Operation 739 'store' <Predicate = true> <Delay = 1.29> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5> <RAM>
ST_12 : Operation 740 [1/1] (0.00ns)   --->   "%or_ln121_29 = call i32 @_ssdm_op_BitConcatenate.i32.i2.i30(i2 %trunc_ln121_21, i30 %lshr_ln121_29)" [benchmarks/sha/sha.c:121]   --->   Operation 740 'bitconcatenate' 'or_ln121_29' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 741 [1/1] (0.00ns)   --->   "%or_ln121_11 = call i32 @_ssdm_op_BitConcatenate.i32.i27.i5(i27 %trunc_ln121_22, i5 %lshr_ln121_11)" [benchmarks/sha/sha.c:121]   --->   Operation 741 'bitconcatenate' 'or_ln121_11' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 742 [1/1] (0.00ns) (grouped into LUT with out node xor_ln121_23)   --->   "%xor_ln121_22 = xor i32 %or_ln121_28, %add_ln121_39" [benchmarks/sha/sha.c:121]   --->   Operation 742 'xor' 'xor_ln121_22' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 743 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln121_23 = xor i32 %xor_ln121_22, %or_ln121_29" [benchmarks/sha/sha.c:121]   --->   Operation 743 'xor' 'xor_ln121_23' <Predicate = true> <Delay = 0.28> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 744 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln121_44 = add i32 %or_ln121_11, %xor_ln121_23" [benchmarks/sha/sha.c:121]   --->   Operation 744 'add' 'add_ln121_44' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.45> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 745 [1/1] (0.90ns) (root node of TernaryAdder)   --->   "%add_ln121_47 = add i32 %add_ln121_46, %add_ln121_44" [benchmarks/sha/sha.c:121]   --->   Operation 745 'add' 'add_ln121_47' <Predicate = true> <Delay = 0.90> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.45> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 746 [1/1] (0.00ns)   --->   "%or_ln121_30 = call i32 @_ssdm_op_BitConcatenate.i32.i2.i30(i2 %trunc_ln121_23, i30 %lshr_ln121_30)" [benchmarks/sha/sha.c:121]   --->   Operation 746 'bitconcatenate' 'or_ln121_30' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 747 [1/1] (0.00ns)   --->   "%trunc_ln121_24 = trunc i32 %add_ln121_47 to i27" [benchmarks/sha/sha.c:121]   --->   Operation 747 'trunc' 'trunc_ln121_24' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 748 [1/1] (0.00ns)   --->   "%lshr_ln121_12 = call i5 @_ssdm_op_PartSelect.i5.i32.i32.i32(i32 %add_ln121_47, i32 27, i32 31)" [benchmarks/sha/sha.c:121]   --->   Operation 748 'partselect' 'lshr_ln121_12' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 749 [1/1] (0.00ns)   --->   "%or_ln121_12 = call i32 @_ssdm_op_BitConcatenate.i32.i27.i5(i27 %trunc_ln121_24, i5 %lshr_ln121_12)" [benchmarks/sha/sha.c:121]   --->   Operation 749 'bitconcatenate' 'or_ln121_12' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 750 [1/1] (0.00ns) (grouped into LUT with out node xor_ln121_25)   --->   "%xor_ln121_24 = xor i32 %or_ln121_29, %add_ln121_43" [benchmarks/sha/sha.c:121]   --->   Operation 750 'xor' 'xor_ln121_24' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 751 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln121_25 = xor i32 %xor_ln121_24, %or_ln121_30" [benchmarks/sha/sha.c:121]   --->   Operation 751 'xor' 'xor_ln121_25' <Predicate = true> <Delay = 0.28> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 752 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln121_48 = add i32 %or_ln121_12, %xor_ln121_25" [benchmarks/sha/sha.c:121]   --->   Operation 752 'add' 'add_ln121_48' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.45> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 753 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln121_49 = add i32 1859775393, %xor_ln107_50" [benchmarks/sha/sha.c:121]   --->   Operation 753 'add' 'add_ln121_49' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.45> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 754 [1/1] (0.90ns) (root node of TernaryAdder)   --->   "%add_ln121_50 = add i32 %add_ln121_49, %or_ln121_28" [benchmarks/sha/sha.c:121]   --->   Operation 754 'add' 'add_ln121_50' <Predicate = true> <Delay = 0.90> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.45> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 755 [1/1] (0.90ns) (root node of TernaryAdder)   --->   "%add_ln121_51 = add i32 %add_ln121_50, %add_ln121_48" [benchmarks/sha/sha.c:121]   --->   Operation 755 'add' 'add_ln121_51' <Predicate = true> <Delay = 0.90> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.45> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 756 [1/1] (0.00ns)   --->   "%or_ln121_31 = call i32 @_ssdm_op_BitConcatenate.i32.i2.i30(i2 %trunc_ln121_25, i30 %lshr_ln121_31)" [benchmarks/sha/sha.c:121]   --->   Operation 756 'bitconcatenate' 'or_ln121_31' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 757 [1/1] (0.00ns)   --->   "%trunc_ln121_26 = trunc i32 %add_ln121_51 to i27" [benchmarks/sha/sha.c:121]   --->   Operation 757 'trunc' 'trunc_ln121_26' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 758 [1/1] (0.00ns)   --->   "%lshr_ln121_13 = call i5 @_ssdm_op_PartSelect.i5.i32.i32.i32(i32 %add_ln121_51, i32 27, i32 31)" [benchmarks/sha/sha.c:121]   --->   Operation 758 'partselect' 'lshr_ln121_13' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 759 [1/1] (0.00ns)   --->   "%or_ln121_13 = call i32 @_ssdm_op_BitConcatenate.i32.i27.i5(i27 %trunc_ln121_26, i5 %lshr_ln121_13)" [benchmarks/sha/sha.c:121]   --->   Operation 759 'bitconcatenate' 'or_ln121_13' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 760 [1/1] (0.00ns) (grouped into LUT with out node xor_ln121_27)   --->   "%xor_ln121_26 = xor i32 %or_ln121_30, %add_ln121_47" [benchmarks/sha/sha.c:121]   --->   Operation 760 'xor' 'xor_ln121_26' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 761 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln121_27 = xor i32 %xor_ln121_26, %or_ln121_31" [benchmarks/sha/sha.c:121]   --->   Operation 761 'xor' 'xor_ln121_27' <Predicate = true> <Delay = 0.28> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 762 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln121_52 = add i32 %or_ln121_13, %xor_ln121_27" [benchmarks/sha/sha.c:121]   --->   Operation 762 'add' 'add_ln121_52' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.45> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 763 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln121_53 = add i32 1859775393, %xor_ln107_53" [benchmarks/sha/sha.c:121]   --->   Operation 763 'add' 'add_ln121_53' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.45> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 764 [1/1] (0.90ns) (root node of TernaryAdder)   --->   "%add_ln121_54 = add i32 %add_ln121_53, %or_ln121_29" [benchmarks/sha/sha.c:121]   --->   Operation 764 'add' 'add_ln121_54' <Predicate = true> <Delay = 0.90> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.45> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 765 [1/1] (0.90ns) (root node of TernaryAdder)   --->   "%add_ln121_55 = add i32 %add_ln121_54, %add_ln121_52" [benchmarks/sha/sha.c:121]   --->   Operation 765 'add' 'add_ln121_55' <Predicate = true> <Delay = 0.90> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.45> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 766 [1/1] (0.00ns)   --->   "%trunc_ln121_27 = trunc i32 %add_ln121_47 to i2" [benchmarks/sha/sha.c:121]   --->   Operation 766 'trunc' 'trunc_ln121_27' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 767 [1/1] (0.00ns)   --->   "%lshr_ln121_32 = call i30 @_ssdm_op_PartSelect.i30.i32.i32.i32(i32 %add_ln121_47, i32 2, i32 31)" [benchmarks/sha/sha.c:121]   --->   Operation 767 'partselect' 'lshr_ln121_32' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 768 [1/1] (0.00ns)   --->   "%or_ln121_32 = call i32 @_ssdm_op_BitConcatenate.i32.i2.i30(i2 %trunc_ln121_27, i30 %lshr_ln121_32)" [benchmarks/sha/sha.c:121]   --->   Operation 768 'bitconcatenate' 'or_ln121_32' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 769 [1/1] (0.00ns)   --->   "%trunc_ln121_28 = trunc i32 %add_ln121_55 to i27" [benchmarks/sha/sha.c:121]   --->   Operation 769 'trunc' 'trunc_ln121_28' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 770 [1/1] (0.00ns)   --->   "%lshr_ln121_14 = call i5 @_ssdm_op_PartSelect.i5.i32.i32.i32(i32 %add_ln121_55, i32 27, i32 31)" [benchmarks/sha/sha.c:121]   --->   Operation 770 'partselect' 'lshr_ln121_14' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 771 [1/1] (0.00ns)   --->   "%or_ln121_14 = call i32 @_ssdm_op_BitConcatenate.i32.i27.i5(i27 %trunc_ln121_28, i5 %lshr_ln121_14)" [benchmarks/sha/sha.c:121]   --->   Operation 771 'bitconcatenate' 'or_ln121_14' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 772 [1/1] (0.00ns) (grouped into LUT with out node xor_ln121_29)   --->   "%xor_ln121_28 = xor i32 %or_ln121_31, %add_ln121_51" [benchmarks/sha/sha.c:121]   --->   Operation 772 'xor' 'xor_ln121_28' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 773 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln121_29 = xor i32 %xor_ln121_28, %or_ln121_32" [benchmarks/sha/sha.c:121]   --->   Operation 773 'xor' 'xor_ln121_29' <Predicate = true> <Delay = 0.28> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 774 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln121_56 = add i32 %or_ln121_14, %xor_ln121_29" [benchmarks/sha/sha.c:121]   --->   Operation 774 'add' 'add_ln121_56' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.45> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 775 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln121_57 = add i32 1859775393, %xor_ln107_56" [benchmarks/sha/sha.c:121]   --->   Operation 775 'add' 'add_ln121_57' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.45> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 776 [1/1] (0.90ns) (root node of TernaryAdder)   --->   "%add_ln121_58 = add i32 %add_ln121_57, %or_ln121_30" [benchmarks/sha/sha.c:121]   --->   Operation 776 'add' 'add_ln121_58' <Predicate = true> <Delay = 0.90> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.45> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 777 [1/1] (0.90ns) (root node of TernaryAdder)   --->   "%add_ln121_59 = add i32 %add_ln121_58, %add_ln121_56" [benchmarks/sha/sha.c:121]   --->   Operation 777 'add' 'add_ln121_59' <Predicate = true> <Delay = 0.90> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.45> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 778 [1/1] (0.00ns)   --->   "%trunc_ln121_29 = trunc i32 %add_ln121_51 to i2" [benchmarks/sha/sha.c:121]   --->   Operation 778 'trunc' 'trunc_ln121_29' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 779 [1/1] (0.00ns)   --->   "%lshr_ln121_33 = call i30 @_ssdm_op_PartSelect.i30.i32.i32.i32(i32 %add_ln121_51, i32 2, i32 31)" [benchmarks/sha/sha.c:121]   --->   Operation 779 'partselect' 'lshr_ln121_33' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 780 [1/1] (0.00ns)   --->   "%or_ln121_33 = call i32 @_ssdm_op_BitConcatenate.i32.i2.i30(i2 %trunc_ln121_29, i30 %lshr_ln121_33)" [benchmarks/sha/sha.c:121]   --->   Operation 780 'bitconcatenate' 'or_ln121_33' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 781 [1/1] (0.00ns)   --->   "%trunc_ln121_30 = trunc i32 %add_ln121_59 to i27" [benchmarks/sha/sha.c:121]   --->   Operation 781 'trunc' 'trunc_ln121_30' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 782 [1/1] (0.00ns)   --->   "%lshr_ln121_15 = call i5 @_ssdm_op_PartSelect.i5.i32.i32.i32(i32 %add_ln121_59, i32 27, i32 31)" [benchmarks/sha/sha.c:121]   --->   Operation 782 'partselect' 'lshr_ln121_15' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 783 [1/1] (0.00ns)   --->   "%or_ln121_15 = call i32 @_ssdm_op_BitConcatenate.i32.i27.i5(i27 %trunc_ln121_30, i5 %lshr_ln121_15)" [benchmarks/sha/sha.c:121]   --->   Operation 783 'bitconcatenate' 'or_ln121_15' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 784 [1/1] (0.00ns) (grouped into LUT with out node xor_ln121_31)   --->   "%xor_ln121_30 = xor i32 %or_ln121_32, %add_ln121_55" [benchmarks/sha/sha.c:121]   --->   Operation 784 'xor' 'xor_ln121_30' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 785 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln121_31 = xor i32 %xor_ln121_30, %or_ln121_33" [benchmarks/sha/sha.c:121]   --->   Operation 785 'xor' 'xor_ln121_31' <Predicate = true> <Delay = 0.28> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 786 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln121_60 = add i32 %or_ln121_15, %xor_ln121_31" [benchmarks/sha/sha.c:121]   --->   Operation 786 'add' 'add_ln121_60' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.45> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 787 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln121_61 = add i32 1859775393, %xor_ln107_59" [benchmarks/sha/sha.c:121]   --->   Operation 787 'add' 'add_ln121_61' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.45> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 788 [1/1] (0.90ns) (root node of TernaryAdder)   --->   "%add_ln121_62 = add i32 %add_ln121_61, %or_ln121_31" [benchmarks/sha/sha.c:121]   --->   Operation 788 'add' 'add_ln121_62' <Predicate = true> <Delay = 0.90> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.45> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 789 [1/1] (0.90ns) (root node of TernaryAdder)   --->   "%add_ln121_63 = add i32 %add_ln121_62, %add_ln121_60" [benchmarks/sha/sha.c:121]   --->   Operation 789 'add' 'add_ln121_63' <Predicate = true> <Delay = 0.90> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.45> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 790 [1/1] (0.00ns)   --->   "%trunc_ln121_31 = trunc i32 %add_ln121_55 to i2" [benchmarks/sha/sha.c:121]   --->   Operation 790 'trunc' 'trunc_ln121_31' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 791 [1/1] (0.00ns)   --->   "%lshr_ln121_34 = call i30 @_ssdm_op_PartSelect.i30.i32.i32.i32(i32 %add_ln121_55, i32 2, i32 31)" [benchmarks/sha/sha.c:121]   --->   Operation 791 'partselect' 'lshr_ln121_34' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 792 [1/1] (0.00ns)   --->   "%or_ln121_34 = call i32 @_ssdm_op_BitConcatenate.i32.i2.i30(i2 %trunc_ln121_31, i30 %lshr_ln121_34)" [benchmarks/sha/sha.c:121]   --->   Operation 792 'bitconcatenate' 'or_ln121_34' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 793 [1/1] (0.00ns)   --->   "%trunc_ln121_32 = trunc i32 %add_ln121_63 to i27" [benchmarks/sha/sha.c:121]   --->   Operation 793 'trunc' 'trunc_ln121_32' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 794 [1/1] (0.00ns)   --->   "%lshr_ln121_16 = call i5 @_ssdm_op_PartSelect.i5.i32.i32.i32(i32 %add_ln121_63, i32 27, i32 31)" [benchmarks/sha/sha.c:121]   --->   Operation 794 'partselect' 'lshr_ln121_16' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 795 [1/1] (0.00ns)   --->   "%or_ln121_16 = call i32 @_ssdm_op_BitConcatenate.i32.i27.i5(i27 %trunc_ln121_32, i5 %lshr_ln121_16)" [benchmarks/sha/sha.c:121]   --->   Operation 795 'bitconcatenate' 'or_ln121_16' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 796 [1/1] (0.00ns) (grouped into LUT with out node xor_ln121_33)   --->   "%xor_ln121_32 = xor i32 %or_ln121_33, %add_ln121_59" [benchmarks/sha/sha.c:121]   --->   Operation 796 'xor' 'xor_ln121_32' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 797 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln121_33 = xor i32 %xor_ln121_32, %or_ln121_34" [benchmarks/sha/sha.c:121]   --->   Operation 797 'xor' 'xor_ln121_33' <Predicate = true> <Delay = 0.28> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 798 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln121_64 = add i32 %or_ln121_16, %xor_ln121_33" [benchmarks/sha/sha.c:121]   --->   Operation 798 'add' 'add_ln121_64' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.45> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 799 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln121_65 = add i32 1859775393, %xor_ln107_62" [benchmarks/sha/sha.c:121]   --->   Operation 799 'add' 'add_ln121_65' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.45> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 800 [1/1] (0.90ns) (root node of TernaryAdder)   --->   "%add_ln121_66 = add i32 %add_ln121_65, %or_ln121_32" [benchmarks/sha/sha.c:121]   --->   Operation 800 'add' 'add_ln121_66' <Predicate = true> <Delay = 0.90> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.45> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 801 [1/1] (0.90ns) (root node of TernaryAdder)   --->   "%add_ln121_67 = add i32 %add_ln121_66, %add_ln121_64" [benchmarks/sha/sha.c:121]   --->   Operation 801 'add' 'add_ln121_67' <Predicate = true> <Delay = 0.90> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.45> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 802 [1/1] (0.00ns)   --->   "%trunc_ln121_33 = trunc i32 %add_ln121_59 to i2" [benchmarks/sha/sha.c:121]   --->   Operation 802 'trunc' 'trunc_ln121_33' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 803 [1/1] (0.00ns)   --->   "%lshr_ln121_35 = call i30 @_ssdm_op_PartSelect.i30.i32.i32.i32(i32 %add_ln121_59, i32 2, i32 31)" [benchmarks/sha/sha.c:121]   --->   Operation 803 'partselect' 'lshr_ln121_35' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 804 [1/1] (0.00ns)   --->   "%or_ln121_35 = call i32 @_ssdm_op_BitConcatenate.i32.i2.i30(i2 %trunc_ln121_33, i30 %lshr_ln121_35)" [benchmarks/sha/sha.c:121]   --->   Operation 804 'bitconcatenate' 'or_ln121_35' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 805 [1/1] (0.00ns)   --->   "%trunc_ln121_34 = trunc i32 %add_ln121_67 to i27" [benchmarks/sha/sha.c:121]   --->   Operation 805 'trunc' 'trunc_ln121_34' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 806 [1/1] (0.00ns)   --->   "%lshr_ln121_17 = call i5 @_ssdm_op_PartSelect.i5.i32.i32.i32(i32 %add_ln121_67, i32 27, i32 31)" [benchmarks/sha/sha.c:121]   --->   Operation 806 'partselect' 'lshr_ln121_17' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 807 [1/1] (0.00ns)   --->   "%or_ln121_17 = call i32 @_ssdm_op_BitConcatenate.i32.i27.i5(i27 %trunc_ln121_34, i5 %lshr_ln121_17)" [benchmarks/sha/sha.c:121]   --->   Operation 807 'bitconcatenate' 'or_ln121_17' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 808 [1/1] (0.00ns) (grouped into LUT with out node xor_ln121_35)   --->   "%xor_ln121_34 = xor i32 %or_ln121_34, %add_ln121_63" [benchmarks/sha/sha.c:121]   --->   Operation 808 'xor' 'xor_ln121_34' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 809 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln121_35 = xor i32 %xor_ln121_34, %or_ln121_35" [benchmarks/sha/sha.c:121]   --->   Operation 809 'xor' 'xor_ln121_35' <Predicate = true> <Delay = 0.28> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 810 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln121_68 = add i32 %or_ln121_17, %xor_ln121_35" [benchmarks/sha/sha.c:121]   --->   Operation 810 'add' 'add_ln121_68' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.45> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 811 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln121_69 = add i32 1859775393, %xor_ln107_65" [benchmarks/sha/sha.c:121]   --->   Operation 811 'add' 'add_ln121_69' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.45> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 812 [1/1] (0.90ns) (root node of TernaryAdder)   --->   "%add_ln121_70 = add i32 %add_ln121_69, %or_ln121_33" [benchmarks/sha/sha.c:121]   --->   Operation 812 'add' 'add_ln121_70' <Predicate = true> <Delay = 0.90> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.45> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 813 [1/1] (0.90ns) (root node of TernaryAdder)   --->   "%add_ln121_71 = add i32 %add_ln121_70, %add_ln121_68" [benchmarks/sha/sha.c:121]   --->   Operation 813 'add' 'add_ln121_71' <Predicate = true> <Delay = 0.90> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.45> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 814 [1/1] (0.00ns)   --->   "%trunc_ln121_35 = trunc i32 %add_ln121_63 to i2" [benchmarks/sha/sha.c:121]   --->   Operation 814 'trunc' 'trunc_ln121_35' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 815 [1/1] (0.00ns)   --->   "%lshr_ln121_36 = call i30 @_ssdm_op_PartSelect.i30.i32.i32.i32(i32 %add_ln121_63, i32 2, i32 31)" [benchmarks/sha/sha.c:121]   --->   Operation 815 'partselect' 'lshr_ln121_36' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 816 [1/1] (0.00ns)   --->   "%trunc_ln121_36 = trunc i32 %add_ln121_71 to i27" [benchmarks/sha/sha.c:121]   --->   Operation 816 'trunc' 'trunc_ln121_36' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 817 [1/1] (0.00ns)   --->   "%lshr_ln121_18 = call i5 @_ssdm_op_PartSelect.i5.i32.i32.i32(i32 %add_ln121_71, i32 27, i32 31)" [benchmarks/sha/sha.c:121]   --->   Operation 817 'partselect' 'lshr_ln121_18' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 818 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln121_73 = add i32 1859775393, %xor_ln107_68" [benchmarks/sha/sha.c:121]   --->   Operation 818 'add' 'add_ln121_73' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.45> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 819 [1/1] (0.90ns) (root node of TernaryAdder)   --->   "%add_ln121_74 = add i32 %add_ln121_73, %or_ln121_34" [benchmarks/sha/sha.c:121]   --->   Operation 819 'add' 'add_ln121_74' <Predicate = true> <Delay = 0.90> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.45> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 820 [1/1] (0.00ns)   --->   "%trunc_ln121_37 = trunc i32 %add_ln121_67 to i2" [benchmarks/sha/sha.c:121]   --->   Operation 820 'trunc' 'trunc_ln121_37' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 821 [1/1] (0.00ns)   --->   "%lshr_ln121_37 = call i30 @_ssdm_op_PartSelect.i30.i32.i32.i32(i32 %add_ln121_67, i32 2, i32 31)" [benchmarks/sha/sha.c:121]   --->   Operation 821 'partselect' 'lshr_ln121_37' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 822 [1/1] (0.00ns)   --->   "%trunc_ln121_39 = trunc i32 %add_ln121_71 to i2" [benchmarks/sha/sha.c:121]   --->   Operation 822 'trunc' 'trunc_ln121_39' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 823 [1/1] (0.00ns)   --->   "%lshr_ln121_38 = call i30 @_ssdm_op_PartSelect.i30.i32.i32.i32(i32 %add_ln121_71, i32 2, i32 31)" [benchmarks/sha/sha.c:121]   --->   Operation 823 'partselect' 'lshr_ln121_38' <Predicate = true> <Delay = 0.00>

State 13 <SV = 12> <Delay = 6.63>
ST_13 : Operation 824 [1/1] (0.00ns)   --->   "%or_ln121_36 = call i32 @_ssdm_op_BitConcatenate.i32.i2.i30(i2 %trunc_ln121_35, i30 %lshr_ln121_36)" [benchmarks/sha/sha.c:121]   --->   Operation 824 'bitconcatenate' 'or_ln121_36' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 825 [1/1] (0.00ns)   --->   "%or_ln121_18 = call i32 @_ssdm_op_BitConcatenate.i32.i27.i5(i27 %trunc_ln121_36, i5 %lshr_ln121_18)" [benchmarks/sha/sha.c:121]   --->   Operation 825 'bitconcatenate' 'or_ln121_18' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 826 [1/1] (0.00ns) (grouped into LUT with out node xor_ln121_37)   --->   "%xor_ln121_36 = xor i32 %or_ln121_35, %add_ln121_67" [benchmarks/sha/sha.c:121]   --->   Operation 826 'xor' 'xor_ln121_36' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 827 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln121_37 = xor i32 %xor_ln121_36, %or_ln121_36" [benchmarks/sha/sha.c:121]   --->   Operation 827 'xor' 'xor_ln121_37' <Predicate = true> <Delay = 0.28> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 828 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln121_72 = add i32 %or_ln121_18, %xor_ln121_37" [benchmarks/sha/sha.c:121]   --->   Operation 828 'add' 'add_ln121_72' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.45> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 829 [1/1] (0.90ns) (root node of TernaryAdder)   --->   "%add_ln121_75 = add i32 %add_ln121_74, %add_ln121_72" [benchmarks/sha/sha.c:121]   --->   Operation 829 'add' 'add_ln121_75' <Predicate = true> <Delay = 0.90> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.45> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 830 [1/1] (0.00ns)   --->   "%or_ln121_37 = call i32 @_ssdm_op_BitConcatenate.i32.i2.i30(i2 %trunc_ln121_37, i30 %lshr_ln121_37)" [benchmarks/sha/sha.c:121]   --->   Operation 830 'bitconcatenate' 'or_ln121_37' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 831 [1/1] (0.00ns)   --->   "%trunc_ln121_38 = trunc i32 %add_ln121_75 to i27" [benchmarks/sha/sha.c:121]   --->   Operation 831 'trunc' 'trunc_ln121_38' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 832 [1/1] (0.00ns)   --->   "%lshr_ln121_19 = call i5 @_ssdm_op_PartSelect.i5.i32.i32.i32(i32 %add_ln121_75, i32 27, i32 31)" [benchmarks/sha/sha.c:121]   --->   Operation 832 'partselect' 'lshr_ln121_19' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 833 [1/1] (0.00ns)   --->   "%or_ln121_19 = call i32 @_ssdm_op_BitConcatenate.i32.i27.i5(i27 %trunc_ln121_38, i5 %lshr_ln121_19)" [benchmarks/sha/sha.c:121]   --->   Operation 833 'bitconcatenate' 'or_ln121_19' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 834 [1/1] (0.00ns) (grouped into LUT with out node xor_ln121_39)   --->   "%xor_ln121_38 = xor i32 %or_ln121_36, %add_ln121_71" [benchmarks/sha/sha.c:121]   --->   Operation 834 'xor' 'xor_ln121_38' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 835 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln121_39 = xor i32 %xor_ln121_38, %or_ln121_37" [benchmarks/sha/sha.c:121]   --->   Operation 835 'xor' 'xor_ln121_39' <Predicate = true> <Delay = 0.28> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 836 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln121_76 = add i32 %or_ln121_19, %xor_ln121_39" [benchmarks/sha/sha.c:121]   --->   Operation 836 'add' 'add_ln121_76' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.45> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 837 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln121_77 = add i32 1859775393, %xor_ln107_71" [benchmarks/sha/sha.c:121]   --->   Operation 837 'add' 'add_ln121_77' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.45> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 838 [1/1] (0.90ns) (root node of TernaryAdder)   --->   "%add_ln121_78 = add i32 %add_ln121_77, %or_ln121_35" [benchmarks/sha/sha.c:121]   --->   Operation 838 'add' 'add_ln121_78' <Predicate = true> <Delay = 0.90> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.45> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 839 [1/1] (0.90ns) (root node of TernaryAdder)   --->   "%add_ln121_79 = add i32 %add_ln121_78, %add_ln121_76" [benchmarks/sha/sha.c:121]   --->   Operation 839 'add' 'add_ln121_79' <Predicate = true> <Delay = 0.90> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.45> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 840 [1/1] (0.00ns)   --->   "%or_ln121_38 = call i32 @_ssdm_op_BitConcatenate.i32.i2.i30(i2 %trunc_ln121_39, i30 %lshr_ln121_38)" [benchmarks/sha/sha.c:121]   --->   Operation 840 'bitconcatenate' 'or_ln121_38' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 841 [1/1] (0.00ns)   --->   "%trunc_ln125 = trunc i32 %add_ln121_79 to i27" [benchmarks/sha/sha.c:125]   --->   Operation 841 'trunc' 'trunc_ln125' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 842 [1/1] (0.00ns)   --->   "%lshr_ln2 = call i5 @_ssdm_op_PartSelect.i5.i32.i32.i32(i32 %add_ln121_79, i32 27, i32 31)" [benchmarks/sha/sha.c:125]   --->   Operation 842 'partselect' 'lshr_ln2' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 843 [1/1] (0.00ns)   --->   "%or_ln2 = call i32 @_ssdm_op_BitConcatenate.i32.i27.i5(i27 %trunc_ln125, i5 %lshr_ln2)" [benchmarks/sha/sha.c:125]   --->   Operation 843 'bitconcatenate' 'or_ln2' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 844 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_1)   --->   "%or_ln125 = or i32 %or_ln121_38, %or_ln121_37" [benchmarks/sha/sha.c:125]   --->   Operation 844 'or' 'or_ln125' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 845 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_1)   --->   "%and_ln125 = and i32 %add_ln121_75, %or_ln125" [benchmarks/sha/sha.c:125]   --->   Operation 845 'and' 'and_ln125' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 846 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_1)   --->   "%and_ln125_1 = and i32 %or_ln121_38, %or_ln121_37" [benchmarks/sha/sha.c:125]   --->   Operation 846 'and' 'and_ln125_1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 847 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln125_1 = or i32 %and_ln125, %and_ln125_1" [benchmarks/sha/sha.c:125]   --->   Operation 847 'or' 'or_ln125_1' <Predicate = true> <Delay = 0.28> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 848 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln125 = add i32 %or_ln125_1, %or_ln2" [benchmarks/sha/sha.c:125]   --->   Operation 848 'add' 'add_ln125' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.45> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 849 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln125_1 = add i32 %or_ln121_36, %xor_ln107_74" [benchmarks/sha/sha.c:125]   --->   Operation 849 'add' 'add_ln125_1' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.45> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 850 [1/1] (0.90ns) (root node of TernaryAdder)   --->   "%add_ln125_2 = add i32 -1894007588, %add_ln125_1" [benchmarks/sha/sha.c:125]   --->   Operation 850 'add' 'add_ln125_2' <Predicate = true> <Delay = 0.90> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.45> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 851 [1/1] (0.90ns) (root node of TernaryAdder)   --->   "%add_ln125_3 = add i32 %add_ln125_2, %add_ln125" [benchmarks/sha/sha.c:125]   --->   Operation 851 'add' 'add_ln125_3' <Predicate = true> <Delay = 0.90> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.45> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 852 [1/1] (0.00ns)   --->   "%trunc_ln125_1 = trunc i32 %add_ln121_75 to i2" [benchmarks/sha/sha.c:125]   --->   Operation 852 'trunc' 'trunc_ln125_1' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 853 [1/1] (0.00ns)   --->   "%lshr_ln125_1 = call i30 @_ssdm_op_PartSelect.i30.i32.i32.i32(i32 %add_ln121_75, i32 2, i32 31)" [benchmarks/sha/sha.c:125]   --->   Operation 853 'partselect' 'lshr_ln125_1' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 854 [1/1] (0.00ns)   --->   "%or_ln125_s = call i32 @_ssdm_op_BitConcatenate.i32.i2.i30(i2 %trunc_ln125_1, i30 %lshr_ln125_1)" [benchmarks/sha/sha.c:125]   --->   Operation 854 'bitconcatenate' 'or_ln125_s' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 855 [1/1] (0.00ns)   --->   "%trunc_ln125_2 = trunc i32 %add_ln125_3 to i27" [benchmarks/sha/sha.c:125]   --->   Operation 855 'trunc' 'trunc_ln125_2' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 856 [1/1] (0.00ns)   --->   "%lshr_ln125_s = call i5 @_ssdm_op_PartSelect.i5.i32.i32.i32(i32 %add_ln125_3, i32 27, i32 31)" [benchmarks/sha/sha.c:125]   --->   Operation 856 'partselect' 'lshr_ln125_s' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 857 [1/1] (0.00ns)   --->   "%or_ln125_2 = call i32 @_ssdm_op_BitConcatenate.i32.i27.i5(i27 %trunc_ln125_2, i5 %lshr_ln125_s)" [benchmarks/sha/sha.c:125]   --->   Operation 857 'bitconcatenate' 'or_ln125_2' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 858 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_21)   --->   "%or_ln125_20 = or i32 %or_ln125_s, %or_ln121_38" [benchmarks/sha/sha.c:125]   --->   Operation 858 'or' 'or_ln125_20' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 859 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_21)   --->   "%and_ln125_20 = and i32 %add_ln121_79, %or_ln125_20" [benchmarks/sha/sha.c:125]   --->   Operation 859 'and' 'and_ln125_20' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 860 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_21)   --->   "%and_ln125_21 = and i32 %or_ln125_s, %or_ln121_38" [benchmarks/sha/sha.c:125]   --->   Operation 860 'and' 'and_ln125_21' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 861 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln125_21 = or i32 %and_ln125_20, %and_ln125_21" [benchmarks/sha/sha.c:125]   --->   Operation 861 'or' 'or_ln125_21' <Predicate = true> <Delay = 0.28> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 862 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln125_4 = add i32 %or_ln125_21, %or_ln125_2" [benchmarks/sha/sha.c:125]   --->   Operation 862 'add' 'add_ln125_4' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.45> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 863 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln125_5 = add i32 %or_ln121_37, %xor_ln107_77" [benchmarks/sha/sha.c:125]   --->   Operation 863 'add' 'add_ln125_5' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.45> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 864 [1/1] (0.90ns) (root node of TernaryAdder)   --->   "%add_ln125_6 = add i32 -1894007588, %add_ln125_5" [benchmarks/sha/sha.c:125]   --->   Operation 864 'add' 'add_ln125_6' <Predicate = true> <Delay = 0.90> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.45> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 865 [1/1] (0.90ns) (root node of TernaryAdder)   --->   "%add_ln125_7 = add i32 %add_ln125_6, %add_ln125_4" [benchmarks/sha/sha.c:125]   --->   Operation 865 'add' 'add_ln125_7' <Predicate = true> <Delay = 0.90> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.45> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 866 [1/1] (0.00ns)   --->   "%trunc_ln125_3 = trunc i32 %add_ln121_79 to i2" [benchmarks/sha/sha.c:125]   --->   Operation 866 'trunc' 'trunc_ln125_3' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 867 [1/1] (0.00ns)   --->   "%lshr_ln125_20 = call i30 @_ssdm_op_PartSelect.i30.i32.i32.i32(i32 %add_ln121_79, i32 2, i32 31)" [benchmarks/sha/sha.c:125]   --->   Operation 867 'partselect' 'lshr_ln125_20' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 868 [1/1] (0.00ns)   --->   "%or_ln125_22 = call i32 @_ssdm_op_BitConcatenate.i32.i2.i30(i2 %trunc_ln125_3, i30 %lshr_ln125_20)" [benchmarks/sha/sha.c:125]   --->   Operation 868 'bitconcatenate' 'or_ln125_22' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 869 [1/1] (0.00ns)   --->   "%trunc_ln125_4 = trunc i32 %add_ln125_7 to i27" [benchmarks/sha/sha.c:125]   --->   Operation 869 'trunc' 'trunc_ln125_4' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 870 [1/1] (0.00ns)   --->   "%lshr_ln125_2 = call i5 @_ssdm_op_PartSelect.i5.i32.i32.i32(i32 %add_ln125_7, i32 27, i32 31)" [benchmarks/sha/sha.c:125]   --->   Operation 870 'partselect' 'lshr_ln125_2' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 871 [1/1] (0.00ns)   --->   "%or_ln125_23 = call i32 @_ssdm_op_BitConcatenate.i32.i27.i5(i27 %trunc_ln125_4, i5 %lshr_ln125_2)" [benchmarks/sha/sha.c:125]   --->   Operation 871 'bitconcatenate' 'or_ln125_23' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 872 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_25)   --->   "%or_ln125_24 = or i32 %or_ln125_22, %or_ln125_s" [benchmarks/sha/sha.c:125]   --->   Operation 872 'or' 'or_ln125_24' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 873 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_25)   --->   "%and_ln125_2 = and i32 %add_ln125_3, %or_ln125_24" [benchmarks/sha/sha.c:125]   --->   Operation 873 'and' 'and_ln125_2' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 874 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_25)   --->   "%and_ln125_22 = and i32 %or_ln125_22, %or_ln125_s" [benchmarks/sha/sha.c:125]   --->   Operation 874 'and' 'and_ln125_22' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 875 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln125_25 = or i32 %and_ln125_2, %and_ln125_22" [benchmarks/sha/sha.c:125]   --->   Operation 875 'or' 'or_ln125_25' <Predicate = true> <Delay = 0.28> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 876 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln125_8 = add i32 %or_ln125_25, %or_ln125_23" [benchmarks/sha/sha.c:125]   --->   Operation 876 'add' 'add_ln125_8' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.45> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 877 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln125_9 = add i32 %or_ln121_38, %xor_ln107_80" [benchmarks/sha/sha.c:125]   --->   Operation 877 'add' 'add_ln125_9' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.45> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 878 [1/1] (0.90ns) (root node of TernaryAdder)   --->   "%add_ln125_10 = add i32 -1894007588, %add_ln125_9" [benchmarks/sha/sha.c:125]   --->   Operation 878 'add' 'add_ln125_10' <Predicate = true> <Delay = 0.90> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.45> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 879 [1/1] (0.90ns) (root node of TernaryAdder)   --->   "%add_ln125_11 = add i32 %add_ln125_10, %add_ln125_8" [benchmarks/sha/sha.c:125]   --->   Operation 879 'add' 'add_ln125_11' <Predicate = true> <Delay = 0.90> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.45> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 880 [1/1] (0.00ns)   --->   "%trunc_ln125_5 = trunc i32 %add_ln125_3 to i2" [benchmarks/sha/sha.c:125]   --->   Operation 880 'trunc' 'trunc_ln125_5' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 881 [1/1] (0.00ns)   --->   "%lshr_ln125_21 = call i30 @_ssdm_op_PartSelect.i30.i32.i32.i32(i32 %add_ln125_3, i32 2, i32 31)" [benchmarks/sha/sha.c:125]   --->   Operation 881 'partselect' 'lshr_ln125_21' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 882 [1/1] (0.00ns)   --->   "%or_ln125_26 = call i32 @_ssdm_op_BitConcatenate.i32.i2.i30(i2 %trunc_ln125_5, i30 %lshr_ln125_21)" [benchmarks/sha/sha.c:125]   --->   Operation 882 'bitconcatenate' 'or_ln125_26' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 883 [1/1] (0.00ns)   --->   "%trunc_ln125_6 = trunc i32 %add_ln125_11 to i27" [benchmarks/sha/sha.c:125]   --->   Operation 883 'trunc' 'trunc_ln125_6' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 884 [1/1] (0.00ns)   --->   "%lshr_ln125_3 = call i5 @_ssdm_op_PartSelect.i5.i32.i32.i32(i32 %add_ln125_11, i32 27, i32 31)" [benchmarks/sha/sha.c:125]   --->   Operation 884 'partselect' 'lshr_ln125_3' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 885 [1/1] (0.00ns)   --->   "%or_ln125_3 = call i32 @_ssdm_op_BitConcatenate.i32.i27.i5(i27 %trunc_ln125_6, i5 %lshr_ln125_3)" [benchmarks/sha/sha.c:125]   --->   Operation 885 'bitconcatenate' 'or_ln125_3' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 886 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_28)   --->   "%or_ln125_27 = or i32 %or_ln125_26, %or_ln125_22" [benchmarks/sha/sha.c:125]   --->   Operation 886 'or' 'or_ln125_27' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 887 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_28)   --->   "%and_ln125_3 = and i32 %add_ln125_7, %or_ln125_27" [benchmarks/sha/sha.c:125]   --->   Operation 887 'and' 'and_ln125_3' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 888 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_28)   --->   "%and_ln125_23 = and i32 %or_ln125_26, %or_ln125_22" [benchmarks/sha/sha.c:125]   --->   Operation 888 'and' 'and_ln125_23' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 889 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln125_28 = or i32 %and_ln125_3, %and_ln125_23" [benchmarks/sha/sha.c:125]   --->   Operation 889 'or' 'or_ln125_28' <Predicate = true> <Delay = 0.28> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 890 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln125_12 = add i32 %or_ln125_28, %or_ln125_3" [benchmarks/sha/sha.c:125]   --->   Operation 890 'add' 'add_ln125_12' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.45> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 891 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln125_13 = add i32 %or_ln125_s, %xor_ln107_83" [benchmarks/sha/sha.c:125]   --->   Operation 891 'add' 'add_ln125_13' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.45> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 892 [1/1] (0.90ns) (root node of TernaryAdder)   --->   "%add_ln125_14 = add i32 -1894007588, %add_ln125_13" [benchmarks/sha/sha.c:125]   --->   Operation 892 'add' 'add_ln125_14' <Predicate = true> <Delay = 0.90> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.45> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 893 [1/1] (0.90ns) (root node of TernaryAdder)   --->   "%add_ln125_15 = add i32 %add_ln125_14, %add_ln125_12" [benchmarks/sha/sha.c:125]   --->   Operation 893 'add' 'add_ln125_15' <Predicate = true> <Delay = 0.90> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.45> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 894 [1/1] (0.00ns)   --->   "%trunc_ln125_7 = trunc i32 %add_ln125_7 to i2" [benchmarks/sha/sha.c:125]   --->   Operation 894 'trunc' 'trunc_ln125_7' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 895 [1/1] (0.00ns)   --->   "%lshr_ln125_22 = call i30 @_ssdm_op_PartSelect.i30.i32.i32.i32(i32 %add_ln125_7, i32 2, i32 31)" [benchmarks/sha/sha.c:125]   --->   Operation 895 'partselect' 'lshr_ln125_22' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 896 [1/1] (0.00ns)   --->   "%or_ln125_29 = call i32 @_ssdm_op_BitConcatenate.i32.i2.i30(i2 %trunc_ln125_7, i30 %lshr_ln125_22)" [benchmarks/sha/sha.c:125]   --->   Operation 896 'bitconcatenate' 'or_ln125_29' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 897 [1/1] (0.00ns)   --->   "%trunc_ln125_8 = trunc i32 %add_ln125_15 to i27" [benchmarks/sha/sha.c:125]   --->   Operation 897 'trunc' 'trunc_ln125_8' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 898 [1/1] (0.00ns)   --->   "%lshr_ln125_4 = call i5 @_ssdm_op_PartSelect.i5.i32.i32.i32(i32 %add_ln125_15, i32 27, i32 31)" [benchmarks/sha/sha.c:125]   --->   Operation 898 'partselect' 'lshr_ln125_4' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 899 [1/1] (0.00ns)   --->   "%or_ln125_4 = call i32 @_ssdm_op_BitConcatenate.i32.i27.i5(i27 %trunc_ln125_8, i5 %lshr_ln125_4)" [benchmarks/sha/sha.c:125]   --->   Operation 899 'bitconcatenate' 'or_ln125_4' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 900 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_31)   --->   "%or_ln125_30 = or i32 %or_ln125_29, %or_ln125_26" [benchmarks/sha/sha.c:125]   --->   Operation 900 'or' 'or_ln125_30' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 901 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_31)   --->   "%and_ln125_4 = and i32 %add_ln125_11, %or_ln125_30" [benchmarks/sha/sha.c:125]   --->   Operation 901 'and' 'and_ln125_4' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 902 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_31)   --->   "%and_ln125_24 = and i32 %or_ln125_29, %or_ln125_26" [benchmarks/sha/sha.c:125]   --->   Operation 902 'and' 'and_ln125_24' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 903 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln125_31 = or i32 %and_ln125_4, %and_ln125_24" [benchmarks/sha/sha.c:125]   --->   Operation 903 'or' 'or_ln125_31' <Predicate = true> <Delay = 0.28> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 904 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln125_16 = add i32 %or_ln125_31, %or_ln125_4" [benchmarks/sha/sha.c:125]   --->   Operation 904 'add' 'add_ln125_16' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.45> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 905 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln125_17 = add i32 %or_ln125_22, %xor_ln107_86" [benchmarks/sha/sha.c:125]   --->   Operation 905 'add' 'add_ln125_17' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.45> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 906 [1/1] (0.90ns) (root node of TernaryAdder)   --->   "%add_ln125_18 = add i32 -1894007588, %add_ln125_17" [benchmarks/sha/sha.c:125]   --->   Operation 906 'add' 'add_ln125_18' <Predicate = true> <Delay = 0.90> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.45> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 907 [1/1] (0.90ns) (root node of TernaryAdder)   --->   "%add_ln125_19 = add i32 %add_ln125_18, %add_ln125_16" [benchmarks/sha/sha.c:125]   --->   Operation 907 'add' 'add_ln125_19' <Predicate = true> <Delay = 0.90> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.45> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 908 [1/1] (0.00ns)   --->   "%trunc_ln125_9 = trunc i32 %add_ln125_11 to i2" [benchmarks/sha/sha.c:125]   --->   Operation 908 'trunc' 'trunc_ln125_9' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 909 [1/1] (0.00ns)   --->   "%lshr_ln125_23 = call i30 @_ssdm_op_PartSelect.i30.i32.i32.i32(i32 %add_ln125_11, i32 2, i32 31)" [benchmarks/sha/sha.c:125]   --->   Operation 909 'partselect' 'lshr_ln125_23' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 910 [1/1] (0.00ns)   --->   "%trunc_ln125_10 = trunc i32 %add_ln125_19 to i27" [benchmarks/sha/sha.c:125]   --->   Operation 910 'trunc' 'trunc_ln125_10' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 911 [1/1] (0.00ns)   --->   "%lshr_ln125_5 = call i5 @_ssdm_op_PartSelect.i5.i32.i32.i32(i32 %add_ln125_19, i32 27, i32 31)" [benchmarks/sha/sha.c:125]   --->   Operation 911 'partselect' 'lshr_ln125_5' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 912 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln125_21 = add i32 %or_ln125_26, %xor_ln107_89" [benchmarks/sha/sha.c:125]   --->   Operation 912 'add' 'add_ln125_21' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.45> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 913 [1/1] (0.90ns) (root node of TernaryAdder)   --->   "%add_ln125_22 = add i32 -1894007588, %add_ln125_21" [benchmarks/sha/sha.c:125]   --->   Operation 913 'add' 'add_ln125_22' <Predicate = true> <Delay = 0.90> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.45> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 914 [1/1] (0.00ns)   --->   "%trunc_ln125_11 = trunc i32 %add_ln125_15 to i2" [benchmarks/sha/sha.c:125]   --->   Operation 914 'trunc' 'trunc_ln125_11' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 915 [1/1] (0.00ns)   --->   "%lshr_ln125_24 = call i30 @_ssdm_op_PartSelect.i30.i32.i32.i32(i32 %add_ln125_15, i32 2, i32 31)" [benchmarks/sha/sha.c:125]   --->   Operation 915 'partselect' 'lshr_ln125_24' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 916 [1/1] (0.00ns)   --->   "%trunc_ln125_13 = trunc i32 %add_ln125_19 to i2" [benchmarks/sha/sha.c:125]   --->   Operation 916 'trunc' 'trunc_ln125_13' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 917 [1/1] (0.00ns)   --->   "%lshr_ln125_25 = call i30 @_ssdm_op_PartSelect.i30.i32.i32.i32(i32 %add_ln125_19, i32 2, i32 31)" [benchmarks/sha/sha.c:125]   --->   Operation 917 'partselect' 'lshr_ln125_25' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 918 [2/2] (1.29ns)   --->   "%W_load = load i32* %W_addr_74, align 8" [benchmarks/sha/sha.c:129]   --->   Operation 918 'load' 'W_load' <Predicate = true> <Delay = 1.29> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5> <RAM>
ST_13 : Operation 919 [2/2] (1.29ns)   --->   "%W_load_1 = load i32* %W_addr_75, align 4" [benchmarks/sha/sha.c:129]   --->   Operation 919 'load' 'W_load_1' <Predicate = true> <Delay = 1.29> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5> <RAM>

State 14 <SV = 13> <Delay = 6.63>
ST_14 : Operation 920 [1/1] (0.00ns)   --->   "%or_ln125_32 = call i32 @_ssdm_op_BitConcatenate.i32.i2.i30(i2 %trunc_ln125_9, i30 %lshr_ln125_23)" [benchmarks/sha/sha.c:125]   --->   Operation 920 'bitconcatenate' 'or_ln125_32' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 921 [1/1] (0.00ns)   --->   "%or_ln125_5 = call i32 @_ssdm_op_BitConcatenate.i32.i27.i5(i27 %trunc_ln125_10, i5 %lshr_ln125_5)" [benchmarks/sha/sha.c:125]   --->   Operation 921 'bitconcatenate' 'or_ln125_5' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 922 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_34)   --->   "%or_ln125_33 = or i32 %or_ln125_32, %or_ln125_29" [benchmarks/sha/sha.c:125]   --->   Operation 922 'or' 'or_ln125_33' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 923 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_34)   --->   "%and_ln125_5 = and i32 %add_ln125_15, %or_ln125_33" [benchmarks/sha/sha.c:125]   --->   Operation 923 'and' 'and_ln125_5' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 924 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_34)   --->   "%and_ln125_25 = and i32 %or_ln125_32, %or_ln125_29" [benchmarks/sha/sha.c:125]   --->   Operation 924 'and' 'and_ln125_25' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 925 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln125_34 = or i32 %and_ln125_5, %and_ln125_25" [benchmarks/sha/sha.c:125]   --->   Operation 925 'or' 'or_ln125_34' <Predicate = true> <Delay = 0.28> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 926 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln125_20 = add i32 %or_ln125_34, %or_ln125_5" [benchmarks/sha/sha.c:125]   --->   Operation 926 'add' 'add_ln125_20' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.45> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 927 [1/1] (0.90ns) (root node of TernaryAdder)   --->   "%add_ln125_23 = add i32 %add_ln125_22, %add_ln125_20" [benchmarks/sha/sha.c:125]   --->   Operation 927 'add' 'add_ln125_23' <Predicate = true> <Delay = 0.90> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.45> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 928 [1/1] (0.00ns)   --->   "%or_ln125_35 = call i32 @_ssdm_op_BitConcatenate.i32.i2.i30(i2 %trunc_ln125_11, i30 %lshr_ln125_24)" [benchmarks/sha/sha.c:125]   --->   Operation 928 'bitconcatenate' 'or_ln125_35' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 929 [1/1] (0.00ns)   --->   "%trunc_ln125_12 = trunc i32 %add_ln125_23 to i27" [benchmarks/sha/sha.c:125]   --->   Operation 929 'trunc' 'trunc_ln125_12' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 930 [1/1] (0.00ns)   --->   "%lshr_ln125_6 = call i5 @_ssdm_op_PartSelect.i5.i32.i32.i32(i32 %add_ln125_23, i32 27, i32 31)" [benchmarks/sha/sha.c:125]   --->   Operation 930 'partselect' 'lshr_ln125_6' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 931 [1/1] (0.00ns)   --->   "%or_ln125_6 = call i32 @_ssdm_op_BitConcatenate.i32.i27.i5(i27 %trunc_ln125_12, i5 %lshr_ln125_6)" [benchmarks/sha/sha.c:125]   --->   Operation 931 'bitconcatenate' 'or_ln125_6' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 932 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_37)   --->   "%or_ln125_36 = or i32 %or_ln125_35, %or_ln125_32" [benchmarks/sha/sha.c:125]   --->   Operation 932 'or' 'or_ln125_36' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 933 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_37)   --->   "%and_ln125_6 = and i32 %add_ln125_19, %or_ln125_36" [benchmarks/sha/sha.c:125]   --->   Operation 933 'and' 'and_ln125_6' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 934 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_37)   --->   "%and_ln125_26 = and i32 %or_ln125_35, %or_ln125_32" [benchmarks/sha/sha.c:125]   --->   Operation 934 'and' 'and_ln125_26' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 935 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln125_37 = or i32 %and_ln125_6, %and_ln125_26" [benchmarks/sha/sha.c:125]   --->   Operation 935 'or' 'or_ln125_37' <Predicate = true> <Delay = 0.28> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 936 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln125_24 = add i32 %or_ln125_37, %or_ln125_6" [benchmarks/sha/sha.c:125]   --->   Operation 936 'add' 'add_ln125_24' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.45> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 937 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln125_25 = add i32 %or_ln125_29, %xor_ln107_92" [benchmarks/sha/sha.c:125]   --->   Operation 937 'add' 'add_ln125_25' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.45> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 938 [1/1] (0.90ns) (root node of TernaryAdder)   --->   "%add_ln125_26 = add i32 -1894007588, %add_ln125_25" [benchmarks/sha/sha.c:125]   --->   Operation 938 'add' 'add_ln125_26' <Predicate = true> <Delay = 0.90> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.45> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 939 [1/1] (0.90ns) (root node of TernaryAdder)   --->   "%add_ln125_27 = add i32 %add_ln125_26, %add_ln125_24" [benchmarks/sha/sha.c:125]   --->   Operation 939 'add' 'add_ln125_27' <Predicate = true> <Delay = 0.90> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.45> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 940 [1/1] (0.00ns)   --->   "%or_ln125_38 = call i32 @_ssdm_op_BitConcatenate.i32.i2.i30(i2 %trunc_ln125_13, i30 %lshr_ln125_25)" [benchmarks/sha/sha.c:125]   --->   Operation 940 'bitconcatenate' 'or_ln125_38' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 941 [1/1] (0.00ns)   --->   "%trunc_ln125_14 = trunc i32 %add_ln125_27 to i27" [benchmarks/sha/sha.c:125]   --->   Operation 941 'trunc' 'trunc_ln125_14' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 942 [1/1] (0.00ns)   --->   "%lshr_ln125_7 = call i5 @_ssdm_op_PartSelect.i5.i32.i32.i32(i32 %add_ln125_27, i32 27, i32 31)" [benchmarks/sha/sha.c:125]   --->   Operation 942 'partselect' 'lshr_ln125_7' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 943 [1/1] (0.00ns)   --->   "%or_ln125_7 = call i32 @_ssdm_op_BitConcatenate.i32.i27.i5(i27 %trunc_ln125_14, i5 %lshr_ln125_7)" [benchmarks/sha/sha.c:125]   --->   Operation 943 'bitconcatenate' 'or_ln125_7' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 944 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_40)   --->   "%or_ln125_39 = or i32 %or_ln125_38, %or_ln125_35" [benchmarks/sha/sha.c:125]   --->   Operation 944 'or' 'or_ln125_39' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 945 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_40)   --->   "%and_ln125_7 = and i32 %add_ln125_23, %or_ln125_39" [benchmarks/sha/sha.c:125]   --->   Operation 945 'and' 'and_ln125_7' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 946 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_40)   --->   "%and_ln125_27 = and i32 %or_ln125_38, %or_ln125_35" [benchmarks/sha/sha.c:125]   --->   Operation 946 'and' 'and_ln125_27' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 947 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln125_40 = or i32 %and_ln125_7, %and_ln125_27" [benchmarks/sha/sha.c:125]   --->   Operation 947 'or' 'or_ln125_40' <Predicate = true> <Delay = 0.28> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 948 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln125_28 = add i32 %or_ln125_40, %or_ln125_7" [benchmarks/sha/sha.c:125]   --->   Operation 948 'add' 'add_ln125_28' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.45> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 949 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln125_29 = add i32 %or_ln125_32, %xor_ln107_95" [benchmarks/sha/sha.c:125]   --->   Operation 949 'add' 'add_ln125_29' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.45> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 950 [1/1] (0.90ns) (root node of TernaryAdder)   --->   "%add_ln125_30 = add i32 -1894007588, %add_ln125_29" [benchmarks/sha/sha.c:125]   --->   Operation 950 'add' 'add_ln125_30' <Predicate = true> <Delay = 0.90> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.45> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 951 [1/1] (0.90ns) (root node of TernaryAdder)   --->   "%add_ln125_31 = add i32 %add_ln125_30, %add_ln125_28" [benchmarks/sha/sha.c:125]   --->   Operation 951 'add' 'add_ln125_31' <Predicate = true> <Delay = 0.90> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.45> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 952 [1/1] (0.00ns)   --->   "%trunc_ln125_15 = trunc i32 %add_ln125_23 to i2" [benchmarks/sha/sha.c:125]   --->   Operation 952 'trunc' 'trunc_ln125_15' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 953 [1/1] (0.00ns)   --->   "%lshr_ln125_26 = call i30 @_ssdm_op_PartSelect.i30.i32.i32.i32(i32 %add_ln125_23, i32 2, i32 31)" [benchmarks/sha/sha.c:125]   --->   Operation 953 'partselect' 'lshr_ln125_26' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 954 [1/1] (0.00ns)   --->   "%or_ln125_41 = call i32 @_ssdm_op_BitConcatenate.i32.i2.i30(i2 %trunc_ln125_15, i30 %lshr_ln125_26)" [benchmarks/sha/sha.c:125]   --->   Operation 954 'bitconcatenate' 'or_ln125_41' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 955 [1/1] (0.00ns)   --->   "%trunc_ln125_16 = trunc i32 %add_ln125_31 to i27" [benchmarks/sha/sha.c:125]   --->   Operation 955 'trunc' 'trunc_ln125_16' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 956 [1/1] (0.00ns)   --->   "%lshr_ln125_8 = call i5 @_ssdm_op_PartSelect.i5.i32.i32.i32(i32 %add_ln125_31, i32 27, i32 31)" [benchmarks/sha/sha.c:125]   --->   Operation 956 'partselect' 'lshr_ln125_8' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 957 [1/1] (0.00ns)   --->   "%or_ln125_8 = call i32 @_ssdm_op_BitConcatenate.i32.i27.i5(i27 %trunc_ln125_16, i5 %lshr_ln125_8)" [benchmarks/sha/sha.c:125]   --->   Operation 957 'bitconcatenate' 'or_ln125_8' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 958 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_43)   --->   "%or_ln125_42 = or i32 %or_ln125_41, %or_ln125_38" [benchmarks/sha/sha.c:125]   --->   Operation 958 'or' 'or_ln125_42' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 959 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_43)   --->   "%and_ln125_8 = and i32 %add_ln125_27, %or_ln125_42" [benchmarks/sha/sha.c:125]   --->   Operation 959 'and' 'and_ln125_8' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 960 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_43)   --->   "%and_ln125_28 = and i32 %or_ln125_41, %or_ln125_38" [benchmarks/sha/sha.c:125]   --->   Operation 960 'and' 'and_ln125_28' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 961 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln125_43 = or i32 %and_ln125_8, %and_ln125_28" [benchmarks/sha/sha.c:125]   --->   Operation 961 'or' 'or_ln125_43' <Predicate = true> <Delay = 0.28> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 962 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln125_32 = add i32 %or_ln125_43, %or_ln125_8" [benchmarks/sha/sha.c:125]   --->   Operation 962 'add' 'add_ln125_32' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.45> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 963 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln125_33 = add i32 %or_ln125_35, %xor_ln107_98" [benchmarks/sha/sha.c:125]   --->   Operation 963 'add' 'add_ln125_33' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.45> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 964 [1/1] (0.90ns) (root node of TernaryAdder)   --->   "%add_ln125_34 = add i32 -1894007588, %add_ln125_33" [benchmarks/sha/sha.c:125]   --->   Operation 964 'add' 'add_ln125_34' <Predicate = true> <Delay = 0.90> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.45> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 965 [1/1] (0.90ns) (root node of TernaryAdder)   --->   "%add_ln125_35 = add i32 %add_ln125_34, %add_ln125_32" [benchmarks/sha/sha.c:125]   --->   Operation 965 'add' 'add_ln125_35' <Predicate = true> <Delay = 0.90> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.45> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 966 [1/1] (0.00ns)   --->   "%trunc_ln125_17 = trunc i32 %add_ln125_27 to i2" [benchmarks/sha/sha.c:125]   --->   Operation 966 'trunc' 'trunc_ln125_17' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 967 [1/1] (0.00ns)   --->   "%lshr_ln125_27 = call i30 @_ssdm_op_PartSelect.i30.i32.i32.i32(i32 %add_ln125_27, i32 2, i32 31)" [benchmarks/sha/sha.c:125]   --->   Operation 967 'partselect' 'lshr_ln125_27' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 968 [1/1] (0.00ns)   --->   "%or_ln125_44 = call i32 @_ssdm_op_BitConcatenate.i32.i2.i30(i2 %trunc_ln125_17, i30 %lshr_ln125_27)" [benchmarks/sha/sha.c:125]   --->   Operation 968 'bitconcatenate' 'or_ln125_44' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 969 [1/1] (0.00ns)   --->   "%trunc_ln125_18 = trunc i32 %add_ln125_35 to i27" [benchmarks/sha/sha.c:125]   --->   Operation 969 'trunc' 'trunc_ln125_18' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 970 [1/1] (0.00ns)   --->   "%lshr_ln125_9 = call i5 @_ssdm_op_PartSelect.i5.i32.i32.i32(i32 %add_ln125_35, i32 27, i32 31)" [benchmarks/sha/sha.c:125]   --->   Operation 970 'partselect' 'lshr_ln125_9' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 971 [1/1] (0.00ns)   --->   "%or_ln125_9 = call i32 @_ssdm_op_BitConcatenate.i32.i27.i5(i27 %trunc_ln125_18, i5 %lshr_ln125_9)" [benchmarks/sha/sha.c:125]   --->   Operation 971 'bitconcatenate' 'or_ln125_9' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 972 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_46)   --->   "%or_ln125_45 = or i32 %or_ln125_44, %or_ln125_41" [benchmarks/sha/sha.c:125]   --->   Operation 972 'or' 'or_ln125_45' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 973 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_46)   --->   "%and_ln125_9 = and i32 %add_ln125_31, %or_ln125_45" [benchmarks/sha/sha.c:125]   --->   Operation 973 'and' 'and_ln125_9' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 974 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_46)   --->   "%and_ln125_29 = and i32 %or_ln125_44, %or_ln125_41" [benchmarks/sha/sha.c:125]   --->   Operation 974 'and' 'and_ln125_29' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 975 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln125_46 = or i32 %and_ln125_9, %and_ln125_29" [benchmarks/sha/sha.c:125]   --->   Operation 975 'or' 'or_ln125_46' <Predicate = true> <Delay = 0.28> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 976 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln125_36 = add i32 %or_ln125_46, %or_ln125_9" [benchmarks/sha/sha.c:125]   --->   Operation 976 'add' 'add_ln125_36' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.45> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 977 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln125_37 = add i32 %or_ln125_38, %xor_ln107_101" [benchmarks/sha/sha.c:125]   --->   Operation 977 'add' 'add_ln125_37' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.45> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 978 [1/1] (0.90ns) (root node of TernaryAdder)   --->   "%add_ln125_38 = add i32 -1894007588, %add_ln125_37" [benchmarks/sha/sha.c:125]   --->   Operation 978 'add' 'add_ln125_38' <Predicate = true> <Delay = 0.90> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.45> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 979 [1/1] (0.90ns) (root node of TernaryAdder)   --->   "%add_ln125_39 = add i32 %add_ln125_38, %add_ln125_36" [benchmarks/sha/sha.c:125]   --->   Operation 979 'add' 'add_ln125_39' <Predicate = true> <Delay = 0.90> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.45> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 980 [1/1] (0.00ns)   --->   "%trunc_ln125_19 = trunc i32 %add_ln125_31 to i2" [benchmarks/sha/sha.c:125]   --->   Operation 980 'trunc' 'trunc_ln125_19' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 981 [1/1] (0.00ns)   --->   "%lshr_ln125_28 = call i30 @_ssdm_op_PartSelect.i30.i32.i32.i32(i32 %add_ln125_31, i32 2, i32 31)" [benchmarks/sha/sha.c:125]   --->   Operation 981 'partselect' 'lshr_ln125_28' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 982 [1/1] (0.00ns)   --->   "%or_ln125_47 = call i32 @_ssdm_op_BitConcatenate.i32.i2.i30(i2 %trunc_ln125_19, i30 %lshr_ln125_28)" [benchmarks/sha/sha.c:125]   --->   Operation 982 'bitconcatenate' 'or_ln125_47' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 983 [1/1] (0.00ns)   --->   "%trunc_ln125_20 = trunc i32 %add_ln125_39 to i27" [benchmarks/sha/sha.c:125]   --->   Operation 983 'trunc' 'trunc_ln125_20' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 984 [1/1] (0.00ns)   --->   "%lshr_ln125_10 = call i5 @_ssdm_op_PartSelect.i5.i32.i32.i32(i32 %add_ln125_39, i32 27, i32 31)" [benchmarks/sha/sha.c:125]   --->   Operation 984 'partselect' 'lshr_ln125_10' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 985 [1/1] (0.00ns)   --->   "%or_ln125_10 = call i32 @_ssdm_op_BitConcatenate.i32.i27.i5(i27 %trunc_ln125_20, i5 %lshr_ln125_10)" [benchmarks/sha/sha.c:125]   --->   Operation 985 'bitconcatenate' 'or_ln125_10' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 986 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_49)   --->   "%or_ln125_48 = or i32 %or_ln125_47, %or_ln125_44" [benchmarks/sha/sha.c:125]   --->   Operation 986 'or' 'or_ln125_48' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 987 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_49)   --->   "%and_ln125_10 = and i32 %add_ln125_35, %or_ln125_48" [benchmarks/sha/sha.c:125]   --->   Operation 987 'and' 'and_ln125_10' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 988 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_49)   --->   "%and_ln125_30 = and i32 %or_ln125_47, %or_ln125_44" [benchmarks/sha/sha.c:125]   --->   Operation 988 'and' 'and_ln125_30' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 989 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln125_49 = or i32 %and_ln125_10, %and_ln125_30" [benchmarks/sha/sha.c:125]   --->   Operation 989 'or' 'or_ln125_49' <Predicate = true> <Delay = 0.28> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 990 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln125_40 = add i32 %or_ln125_49, %or_ln125_10" [benchmarks/sha/sha.c:125]   --->   Operation 990 'add' 'add_ln125_40' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.45> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 991 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln125_41 = add i32 %or_ln125_41, %xor_ln107_104" [benchmarks/sha/sha.c:125]   --->   Operation 991 'add' 'add_ln125_41' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.45> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 992 [1/1] (0.90ns) (root node of TernaryAdder)   --->   "%add_ln125_42 = add i32 -1894007588, %add_ln125_41" [benchmarks/sha/sha.c:125]   --->   Operation 992 'add' 'add_ln125_42' <Predicate = true> <Delay = 0.90> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.45> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 993 [1/1] (0.90ns) (root node of TernaryAdder)   --->   "%add_ln125_43 = add i32 %add_ln125_42, %add_ln125_40" [benchmarks/sha/sha.c:125]   --->   Operation 993 'add' 'add_ln125_43' <Predicate = true> <Delay = 0.90> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.45> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 994 [1/1] (0.00ns)   --->   "%trunc_ln125_21 = trunc i32 %add_ln125_35 to i2" [benchmarks/sha/sha.c:125]   --->   Operation 994 'trunc' 'trunc_ln125_21' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 995 [1/1] (0.00ns)   --->   "%lshr_ln125_29 = call i30 @_ssdm_op_PartSelect.i30.i32.i32.i32(i32 %add_ln125_35, i32 2, i32 31)" [benchmarks/sha/sha.c:125]   --->   Operation 995 'partselect' 'lshr_ln125_29' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 996 [1/1] (0.00ns)   --->   "%or_ln125_50 = call i32 @_ssdm_op_BitConcatenate.i32.i2.i30(i2 %trunc_ln125_21, i30 %lshr_ln125_29)" [benchmarks/sha/sha.c:125]   --->   Operation 996 'bitconcatenate' 'or_ln125_50' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 997 [1/1] (0.00ns)   --->   "%trunc_ln125_22 = trunc i32 %add_ln125_43 to i27" [benchmarks/sha/sha.c:125]   --->   Operation 997 'trunc' 'trunc_ln125_22' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 998 [1/1] (0.00ns)   --->   "%lshr_ln125_11 = call i5 @_ssdm_op_PartSelect.i5.i32.i32.i32(i32 %add_ln125_43, i32 27, i32 31)" [benchmarks/sha/sha.c:125]   --->   Operation 998 'partselect' 'lshr_ln125_11' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 999 [1/1] (0.00ns)   --->   "%or_ln125_11 = call i32 @_ssdm_op_BitConcatenate.i32.i27.i5(i27 %trunc_ln125_22, i5 %lshr_ln125_11)" [benchmarks/sha/sha.c:125]   --->   Operation 999 'bitconcatenate' 'or_ln125_11' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1000 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_52)   --->   "%or_ln125_51 = or i32 %or_ln125_50, %or_ln125_47" [benchmarks/sha/sha.c:125]   --->   Operation 1000 'or' 'or_ln125_51' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1001 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_52)   --->   "%and_ln125_11 = and i32 %add_ln125_39, %or_ln125_51" [benchmarks/sha/sha.c:125]   --->   Operation 1001 'and' 'and_ln125_11' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1002 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_52)   --->   "%and_ln125_31 = and i32 %or_ln125_50, %or_ln125_47" [benchmarks/sha/sha.c:125]   --->   Operation 1002 'and' 'and_ln125_31' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1003 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln125_52 = or i32 %and_ln125_11, %and_ln125_31" [benchmarks/sha/sha.c:125]   --->   Operation 1003 'or' 'or_ln125_52' <Predicate = true> <Delay = 0.28> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1004 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln125_44 = add i32 %or_ln125_52, %or_ln125_11" [benchmarks/sha/sha.c:125]   --->   Operation 1004 'add' 'add_ln125_44' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.45> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 1005 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln125_45 = add i32 %or_ln125_44, %xor_ln107_107" [benchmarks/sha/sha.c:125]   --->   Operation 1005 'add' 'add_ln125_45' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.45> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 1006 [1/1] (0.90ns) (root node of TernaryAdder)   --->   "%add_ln125_46 = add i32 -1894007588, %add_ln125_45" [benchmarks/sha/sha.c:125]   --->   Operation 1006 'add' 'add_ln125_46' <Predicate = true> <Delay = 0.90> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.45> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 1007 [1/1] (0.90ns) (root node of TernaryAdder)   --->   "%add_ln125_47 = add i32 %add_ln125_46, %add_ln125_44" [benchmarks/sha/sha.c:125]   --->   Operation 1007 'add' 'add_ln125_47' <Predicate = true> <Delay = 0.90> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.45> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 1008 [1/1] (0.00ns)   --->   "%trunc_ln125_23 = trunc i32 %add_ln125_39 to i2" [benchmarks/sha/sha.c:125]   --->   Operation 1008 'trunc' 'trunc_ln125_23' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1009 [1/1] (0.00ns)   --->   "%lshr_ln125_30 = call i30 @_ssdm_op_PartSelect.i30.i32.i32.i32(i32 %add_ln125_39, i32 2, i32 31)" [benchmarks/sha/sha.c:125]   --->   Operation 1009 'partselect' 'lshr_ln125_30' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1010 [1/1] (0.00ns)   --->   "%trunc_ln125_24 = trunc i32 %add_ln125_47 to i27" [benchmarks/sha/sha.c:125]   --->   Operation 1010 'trunc' 'trunc_ln125_24' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1011 [1/1] (0.00ns)   --->   "%lshr_ln125_12 = call i5 @_ssdm_op_PartSelect.i5.i32.i32.i32(i32 %add_ln125_47, i32 27, i32 31)" [benchmarks/sha/sha.c:125]   --->   Operation 1011 'partselect' 'lshr_ln125_12' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1012 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln125_49 = add i32 %or_ln125_47, %xor_ln107_110" [benchmarks/sha/sha.c:125]   --->   Operation 1012 'add' 'add_ln125_49' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.45> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 1013 [1/1] (0.90ns) (root node of TernaryAdder)   --->   "%add_ln125_50 = add i32 -1894007588, %add_ln125_49" [benchmarks/sha/sha.c:125]   --->   Operation 1013 'add' 'add_ln125_50' <Predicate = true> <Delay = 0.90> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.45> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 1014 [1/1] (0.00ns)   --->   "%trunc_ln125_25 = trunc i32 %add_ln125_43 to i2" [benchmarks/sha/sha.c:125]   --->   Operation 1014 'trunc' 'trunc_ln125_25' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1015 [1/1] (0.00ns)   --->   "%lshr_ln125_31 = call i30 @_ssdm_op_PartSelect.i30.i32.i32.i32(i32 %add_ln125_43, i32 2, i32 31)" [benchmarks/sha/sha.c:125]   --->   Operation 1015 'partselect' 'lshr_ln125_31' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1016 [1/1] (0.00ns)   --->   "%trunc_ln125_27 = trunc i32 %add_ln125_47 to i2" [benchmarks/sha/sha.c:125]   --->   Operation 1016 'trunc' 'trunc_ln125_27' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1017 [1/1] (0.00ns)   --->   "%lshr_ln125_32 = call i30 @_ssdm_op_PartSelect.i30.i32.i32.i32(i32 %add_ln125_47, i32 2, i32 31)" [benchmarks/sha/sha.c:125]   --->   Operation 1017 'partselect' 'lshr_ln125_32' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1018 [1/2] (1.29ns)   --->   "%W_load = load i32* %W_addr_74, align 8" [benchmarks/sha/sha.c:129]   --->   Operation 1018 'load' 'W_load' <Predicate = true> <Delay = 1.29> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5> <RAM>
ST_14 : Operation 1019 [1/2] (1.29ns)   --->   "%W_load_1 = load i32* %W_addr_75, align 4" [benchmarks/sha/sha.c:129]   --->   Operation 1019 'load' 'W_load_1' <Predicate = true> <Delay = 1.29> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5> <RAM>
ST_14 : Operation 1020 [2/2] (1.29ns)   --->   "%W_load_2 = load i32* %W_addr_76, align 16" [benchmarks/sha/sha.c:129]   --->   Operation 1020 'load' 'W_load_2' <Predicate = true> <Delay = 1.29> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5> <RAM>
ST_14 : Operation 1021 [2/2] (1.29ns)   --->   "%W_load_3 = load i32* %W_addr_77, align 4" [benchmarks/sha/sha.c:129]   --->   Operation 1021 'load' 'W_load_3' <Predicate = true> <Delay = 1.29> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5> <RAM>

State 15 <SV = 14> <Delay = 6.63>
ST_15 : Operation 1022 [1/1] (0.00ns)   --->   "%or_ln125_53 = call i32 @_ssdm_op_BitConcatenate.i32.i2.i30(i2 %trunc_ln125_23, i30 %lshr_ln125_30)" [benchmarks/sha/sha.c:125]   --->   Operation 1022 'bitconcatenate' 'or_ln125_53' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 1023 [1/1] (0.00ns)   --->   "%or_ln125_12 = call i32 @_ssdm_op_BitConcatenate.i32.i27.i5(i27 %trunc_ln125_24, i5 %lshr_ln125_12)" [benchmarks/sha/sha.c:125]   --->   Operation 1023 'bitconcatenate' 'or_ln125_12' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 1024 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_55)   --->   "%or_ln125_54 = or i32 %or_ln125_53, %or_ln125_50" [benchmarks/sha/sha.c:125]   --->   Operation 1024 'or' 'or_ln125_54' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1025 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_55)   --->   "%and_ln125_12 = and i32 %add_ln125_43, %or_ln125_54" [benchmarks/sha/sha.c:125]   --->   Operation 1025 'and' 'and_ln125_12' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1026 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_55)   --->   "%and_ln125_32 = and i32 %or_ln125_53, %or_ln125_50" [benchmarks/sha/sha.c:125]   --->   Operation 1026 'and' 'and_ln125_32' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1027 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln125_55 = or i32 %and_ln125_12, %and_ln125_32" [benchmarks/sha/sha.c:125]   --->   Operation 1027 'or' 'or_ln125_55' <Predicate = true> <Delay = 0.28> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1028 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln125_48 = add i32 %or_ln125_55, %or_ln125_12" [benchmarks/sha/sha.c:125]   --->   Operation 1028 'add' 'add_ln125_48' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.45> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 1029 [1/1] (0.90ns) (root node of TernaryAdder)   --->   "%add_ln125_51 = add i32 %add_ln125_50, %add_ln125_48" [benchmarks/sha/sha.c:125]   --->   Operation 1029 'add' 'add_ln125_51' <Predicate = true> <Delay = 0.90> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.45> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 1030 [1/1] (0.00ns)   --->   "%or_ln125_56 = call i32 @_ssdm_op_BitConcatenate.i32.i2.i30(i2 %trunc_ln125_25, i30 %lshr_ln125_31)" [benchmarks/sha/sha.c:125]   --->   Operation 1030 'bitconcatenate' 'or_ln125_56' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 1031 [1/1] (0.00ns)   --->   "%trunc_ln125_26 = trunc i32 %add_ln125_51 to i27" [benchmarks/sha/sha.c:125]   --->   Operation 1031 'trunc' 'trunc_ln125_26' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 1032 [1/1] (0.00ns)   --->   "%lshr_ln125_13 = call i5 @_ssdm_op_PartSelect.i5.i32.i32.i32(i32 %add_ln125_51, i32 27, i32 31)" [benchmarks/sha/sha.c:125]   --->   Operation 1032 'partselect' 'lshr_ln125_13' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 1033 [1/1] (0.00ns)   --->   "%or_ln125_13 = call i32 @_ssdm_op_BitConcatenate.i32.i27.i5(i27 %trunc_ln125_26, i5 %lshr_ln125_13)" [benchmarks/sha/sha.c:125]   --->   Operation 1033 'bitconcatenate' 'or_ln125_13' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 1034 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_58)   --->   "%or_ln125_57 = or i32 %or_ln125_56, %or_ln125_53" [benchmarks/sha/sha.c:125]   --->   Operation 1034 'or' 'or_ln125_57' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1035 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_58)   --->   "%and_ln125_13 = and i32 %add_ln125_47, %or_ln125_57" [benchmarks/sha/sha.c:125]   --->   Operation 1035 'and' 'and_ln125_13' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1036 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_58)   --->   "%and_ln125_33 = and i32 %or_ln125_56, %or_ln125_53" [benchmarks/sha/sha.c:125]   --->   Operation 1036 'and' 'and_ln125_33' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1037 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln125_58 = or i32 %and_ln125_13, %and_ln125_33" [benchmarks/sha/sha.c:125]   --->   Operation 1037 'or' 'or_ln125_58' <Predicate = true> <Delay = 0.28> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1038 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln125_52 = add i32 %or_ln125_58, %or_ln125_13" [benchmarks/sha/sha.c:125]   --->   Operation 1038 'add' 'add_ln125_52' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.45> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 1039 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln125_53 = add i32 %or_ln125_50, %xor_ln107_113" [benchmarks/sha/sha.c:125]   --->   Operation 1039 'add' 'add_ln125_53' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.45> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 1040 [1/1] (0.90ns) (root node of TernaryAdder)   --->   "%add_ln125_54 = add i32 -1894007588, %add_ln125_53" [benchmarks/sha/sha.c:125]   --->   Operation 1040 'add' 'add_ln125_54' <Predicate = true> <Delay = 0.90> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.45> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 1041 [1/1] (0.90ns) (root node of TernaryAdder)   --->   "%add_ln125_55 = add i32 %add_ln125_54, %add_ln125_52" [benchmarks/sha/sha.c:125]   --->   Operation 1041 'add' 'add_ln125_55' <Predicate = true> <Delay = 0.90> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.45> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 1042 [1/1] (0.00ns)   --->   "%or_ln125_59 = call i32 @_ssdm_op_BitConcatenate.i32.i2.i30(i2 %trunc_ln125_27, i30 %lshr_ln125_32)" [benchmarks/sha/sha.c:125]   --->   Operation 1042 'bitconcatenate' 'or_ln125_59' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 1043 [1/1] (0.00ns)   --->   "%trunc_ln125_28 = trunc i32 %add_ln125_55 to i27" [benchmarks/sha/sha.c:125]   --->   Operation 1043 'trunc' 'trunc_ln125_28' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 1044 [1/1] (0.00ns)   --->   "%lshr_ln125_14 = call i5 @_ssdm_op_PartSelect.i5.i32.i32.i32(i32 %add_ln125_55, i32 27, i32 31)" [benchmarks/sha/sha.c:125]   --->   Operation 1044 'partselect' 'lshr_ln125_14' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 1045 [1/1] (0.00ns)   --->   "%or_ln125_14 = call i32 @_ssdm_op_BitConcatenate.i32.i27.i5(i27 %trunc_ln125_28, i5 %lshr_ln125_14)" [benchmarks/sha/sha.c:125]   --->   Operation 1045 'bitconcatenate' 'or_ln125_14' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 1046 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_61)   --->   "%or_ln125_60 = or i32 %or_ln125_59, %or_ln125_56" [benchmarks/sha/sha.c:125]   --->   Operation 1046 'or' 'or_ln125_60' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1047 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_61)   --->   "%and_ln125_14 = and i32 %add_ln125_51, %or_ln125_60" [benchmarks/sha/sha.c:125]   --->   Operation 1047 'and' 'and_ln125_14' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1048 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_61)   --->   "%and_ln125_34 = and i32 %or_ln125_59, %or_ln125_56" [benchmarks/sha/sha.c:125]   --->   Operation 1048 'and' 'and_ln125_34' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1049 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln125_61 = or i32 %and_ln125_14, %and_ln125_34" [benchmarks/sha/sha.c:125]   --->   Operation 1049 'or' 'or_ln125_61' <Predicate = true> <Delay = 0.28> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1050 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln125_56 = add i32 %or_ln125_61, %or_ln125_14" [benchmarks/sha/sha.c:125]   --->   Operation 1050 'add' 'add_ln125_56' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.45> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 1051 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln125_57 = add i32 %or_ln125_53, %xor_ln107_116" [benchmarks/sha/sha.c:125]   --->   Operation 1051 'add' 'add_ln125_57' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.45> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 1052 [1/1] (0.90ns) (root node of TernaryAdder)   --->   "%add_ln125_58 = add i32 -1894007588, %add_ln125_57" [benchmarks/sha/sha.c:125]   --->   Operation 1052 'add' 'add_ln125_58' <Predicate = true> <Delay = 0.90> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.45> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 1053 [1/1] (0.90ns) (root node of TernaryAdder)   --->   "%add_ln125_59 = add i32 %add_ln125_58, %add_ln125_56" [benchmarks/sha/sha.c:125]   --->   Operation 1053 'add' 'add_ln125_59' <Predicate = true> <Delay = 0.90> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.45> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 1054 [1/1] (0.00ns)   --->   "%trunc_ln125_29 = trunc i32 %add_ln125_51 to i2" [benchmarks/sha/sha.c:125]   --->   Operation 1054 'trunc' 'trunc_ln125_29' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 1055 [1/1] (0.00ns)   --->   "%lshr_ln125_33 = call i30 @_ssdm_op_PartSelect.i30.i32.i32.i32(i32 %add_ln125_51, i32 2, i32 31)" [benchmarks/sha/sha.c:125]   --->   Operation 1055 'partselect' 'lshr_ln125_33' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 1056 [1/1] (0.00ns)   --->   "%or_ln125_62 = call i32 @_ssdm_op_BitConcatenate.i32.i2.i30(i2 %trunc_ln125_29, i30 %lshr_ln125_33)" [benchmarks/sha/sha.c:125]   --->   Operation 1056 'bitconcatenate' 'or_ln125_62' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 1057 [1/1] (0.00ns)   --->   "%trunc_ln125_30 = trunc i32 %add_ln125_59 to i27" [benchmarks/sha/sha.c:125]   --->   Operation 1057 'trunc' 'trunc_ln125_30' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 1058 [1/1] (0.00ns)   --->   "%lshr_ln125_15 = call i5 @_ssdm_op_PartSelect.i5.i32.i32.i32(i32 %add_ln125_59, i32 27, i32 31)" [benchmarks/sha/sha.c:125]   --->   Operation 1058 'partselect' 'lshr_ln125_15' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 1059 [1/1] (0.00ns)   --->   "%or_ln125_15 = call i32 @_ssdm_op_BitConcatenate.i32.i27.i5(i27 %trunc_ln125_30, i5 %lshr_ln125_15)" [benchmarks/sha/sha.c:125]   --->   Operation 1059 'bitconcatenate' 'or_ln125_15' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 1060 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_64)   --->   "%or_ln125_63 = or i32 %or_ln125_62, %or_ln125_59" [benchmarks/sha/sha.c:125]   --->   Operation 1060 'or' 'or_ln125_63' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1061 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_64)   --->   "%and_ln125_15 = and i32 %add_ln125_55, %or_ln125_63" [benchmarks/sha/sha.c:125]   --->   Operation 1061 'and' 'and_ln125_15' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1062 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_64)   --->   "%and_ln125_35 = and i32 %or_ln125_62, %or_ln125_59" [benchmarks/sha/sha.c:125]   --->   Operation 1062 'and' 'and_ln125_35' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1063 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln125_64 = or i32 %and_ln125_15, %and_ln125_35" [benchmarks/sha/sha.c:125]   --->   Operation 1063 'or' 'or_ln125_64' <Predicate = true> <Delay = 0.28> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1064 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln125_60 = add i32 %or_ln125_64, %or_ln125_15" [benchmarks/sha/sha.c:125]   --->   Operation 1064 'add' 'add_ln125_60' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.45> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 1065 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln125_61 = add i32 %or_ln125_56, %xor_ln107_119" [benchmarks/sha/sha.c:125]   --->   Operation 1065 'add' 'add_ln125_61' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.45> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 1066 [1/1] (0.90ns) (root node of TernaryAdder)   --->   "%add_ln125_62 = add i32 -1894007588, %add_ln125_61" [benchmarks/sha/sha.c:125]   --->   Operation 1066 'add' 'add_ln125_62' <Predicate = true> <Delay = 0.90> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.45> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 1067 [1/1] (0.90ns) (root node of TernaryAdder)   --->   "%add_ln125_63 = add i32 %add_ln125_62, %add_ln125_60" [benchmarks/sha/sha.c:125]   --->   Operation 1067 'add' 'add_ln125_63' <Predicate = true> <Delay = 0.90> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.45> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 1068 [1/1] (0.00ns)   --->   "%trunc_ln125_31 = trunc i32 %add_ln125_55 to i2" [benchmarks/sha/sha.c:125]   --->   Operation 1068 'trunc' 'trunc_ln125_31' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 1069 [1/1] (0.00ns)   --->   "%lshr_ln125_34 = call i30 @_ssdm_op_PartSelect.i30.i32.i32.i32(i32 %add_ln125_55, i32 2, i32 31)" [benchmarks/sha/sha.c:125]   --->   Operation 1069 'partselect' 'lshr_ln125_34' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 1070 [1/1] (0.00ns)   --->   "%or_ln125_65 = call i32 @_ssdm_op_BitConcatenate.i32.i2.i30(i2 %trunc_ln125_31, i30 %lshr_ln125_34)" [benchmarks/sha/sha.c:125]   --->   Operation 1070 'bitconcatenate' 'or_ln125_65' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 1071 [1/1] (0.00ns)   --->   "%trunc_ln125_32 = trunc i32 %add_ln125_63 to i27" [benchmarks/sha/sha.c:125]   --->   Operation 1071 'trunc' 'trunc_ln125_32' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 1072 [1/1] (0.00ns)   --->   "%lshr_ln125_16 = call i5 @_ssdm_op_PartSelect.i5.i32.i32.i32(i32 %add_ln125_63, i32 27, i32 31)" [benchmarks/sha/sha.c:125]   --->   Operation 1072 'partselect' 'lshr_ln125_16' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 1073 [1/1] (0.00ns)   --->   "%or_ln125_16 = call i32 @_ssdm_op_BitConcatenate.i32.i27.i5(i27 %trunc_ln125_32, i5 %lshr_ln125_16)" [benchmarks/sha/sha.c:125]   --->   Operation 1073 'bitconcatenate' 'or_ln125_16' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 1074 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_67)   --->   "%or_ln125_66 = or i32 %or_ln125_65, %or_ln125_62" [benchmarks/sha/sha.c:125]   --->   Operation 1074 'or' 'or_ln125_66' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1075 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_67)   --->   "%and_ln125_16 = and i32 %add_ln125_59, %or_ln125_66" [benchmarks/sha/sha.c:125]   --->   Operation 1075 'and' 'and_ln125_16' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1076 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_67)   --->   "%and_ln125_36 = and i32 %or_ln125_65, %or_ln125_62" [benchmarks/sha/sha.c:125]   --->   Operation 1076 'and' 'and_ln125_36' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1077 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln125_67 = or i32 %and_ln125_16, %and_ln125_36" [benchmarks/sha/sha.c:125]   --->   Operation 1077 'or' 'or_ln125_67' <Predicate = true> <Delay = 0.28> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1078 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln125_64 = add i32 %or_ln125_67, %or_ln125_16" [benchmarks/sha/sha.c:125]   --->   Operation 1078 'add' 'add_ln125_64' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.45> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 1079 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln125_65 = add i32 %or_ln125_59, %xor_ln107_122" [benchmarks/sha/sha.c:125]   --->   Operation 1079 'add' 'add_ln125_65' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.45> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 1080 [1/1] (0.90ns) (root node of TernaryAdder)   --->   "%add_ln125_66 = add i32 -1894007588, %add_ln125_65" [benchmarks/sha/sha.c:125]   --->   Operation 1080 'add' 'add_ln125_66' <Predicate = true> <Delay = 0.90> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.45> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 1081 [1/1] (0.90ns) (root node of TernaryAdder)   --->   "%add_ln125_67 = add i32 %add_ln125_66, %add_ln125_64" [benchmarks/sha/sha.c:125]   --->   Operation 1081 'add' 'add_ln125_67' <Predicate = true> <Delay = 0.90> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.45> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 1082 [1/1] (0.00ns)   --->   "%trunc_ln125_33 = trunc i32 %add_ln125_59 to i2" [benchmarks/sha/sha.c:125]   --->   Operation 1082 'trunc' 'trunc_ln125_33' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 1083 [1/1] (0.00ns)   --->   "%lshr_ln125_35 = call i30 @_ssdm_op_PartSelect.i30.i32.i32.i32(i32 %add_ln125_59, i32 2, i32 31)" [benchmarks/sha/sha.c:125]   --->   Operation 1083 'partselect' 'lshr_ln125_35' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 1084 [1/1] (0.00ns)   --->   "%or_ln125_68 = call i32 @_ssdm_op_BitConcatenate.i32.i2.i30(i2 %trunc_ln125_33, i30 %lshr_ln125_35)" [benchmarks/sha/sha.c:125]   --->   Operation 1084 'bitconcatenate' 'or_ln125_68' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 1085 [1/1] (0.00ns)   --->   "%trunc_ln125_34 = trunc i32 %add_ln125_67 to i27" [benchmarks/sha/sha.c:125]   --->   Operation 1085 'trunc' 'trunc_ln125_34' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 1086 [1/1] (0.00ns)   --->   "%lshr_ln125_17 = call i5 @_ssdm_op_PartSelect.i5.i32.i32.i32(i32 %add_ln125_67, i32 27, i32 31)" [benchmarks/sha/sha.c:125]   --->   Operation 1086 'partselect' 'lshr_ln125_17' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 1087 [1/1] (0.00ns)   --->   "%or_ln125_17 = call i32 @_ssdm_op_BitConcatenate.i32.i27.i5(i27 %trunc_ln125_34, i5 %lshr_ln125_17)" [benchmarks/sha/sha.c:125]   --->   Operation 1087 'bitconcatenate' 'or_ln125_17' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 1088 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_70)   --->   "%or_ln125_69 = or i32 %or_ln125_68, %or_ln125_65" [benchmarks/sha/sha.c:125]   --->   Operation 1088 'or' 'or_ln125_69' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1089 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_70)   --->   "%and_ln125_17 = and i32 %add_ln125_63, %or_ln125_69" [benchmarks/sha/sha.c:125]   --->   Operation 1089 'and' 'and_ln125_17' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1090 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_70)   --->   "%and_ln125_37 = and i32 %or_ln125_68, %or_ln125_65" [benchmarks/sha/sha.c:125]   --->   Operation 1090 'and' 'and_ln125_37' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1091 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln125_70 = or i32 %and_ln125_17, %and_ln125_37" [benchmarks/sha/sha.c:125]   --->   Operation 1091 'or' 'or_ln125_70' <Predicate = true> <Delay = 0.28> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1092 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln125_68 = add i32 %or_ln125_70, %or_ln125_17" [benchmarks/sha/sha.c:125]   --->   Operation 1092 'add' 'add_ln125_68' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.45> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 1093 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln125_69 = add i32 %or_ln125_62, %xor_ln107_125" [benchmarks/sha/sha.c:125]   --->   Operation 1093 'add' 'add_ln125_69' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.45> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 1094 [1/1] (0.90ns) (root node of TernaryAdder)   --->   "%add_ln125_70 = add i32 -1894007588, %add_ln125_69" [benchmarks/sha/sha.c:125]   --->   Operation 1094 'add' 'add_ln125_70' <Predicate = true> <Delay = 0.90> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.45> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 1095 [1/1] (0.90ns) (root node of TernaryAdder)   --->   "%add_ln125_71 = add i32 %add_ln125_70, %add_ln125_68" [benchmarks/sha/sha.c:125]   --->   Operation 1095 'add' 'add_ln125_71' <Predicate = true> <Delay = 0.90> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.45> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 1096 [1/1] (0.00ns)   --->   "%trunc_ln125_35 = trunc i32 %add_ln125_63 to i2" [benchmarks/sha/sha.c:125]   --->   Operation 1096 'trunc' 'trunc_ln125_35' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 1097 [1/1] (0.00ns)   --->   "%lshr_ln125_36 = call i30 @_ssdm_op_PartSelect.i30.i32.i32.i32(i32 %add_ln125_63, i32 2, i32 31)" [benchmarks/sha/sha.c:125]   --->   Operation 1097 'partselect' 'lshr_ln125_36' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 1098 [1/1] (0.00ns)   --->   "%or_ln125_71 = call i32 @_ssdm_op_BitConcatenate.i32.i2.i30(i2 %trunc_ln125_35, i30 %lshr_ln125_36)" [benchmarks/sha/sha.c:125]   --->   Operation 1098 'bitconcatenate' 'or_ln125_71' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 1099 [1/1] (0.00ns)   --->   "%trunc_ln125_36 = trunc i32 %add_ln125_71 to i27" [benchmarks/sha/sha.c:125]   --->   Operation 1099 'trunc' 'trunc_ln125_36' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 1100 [1/1] (0.00ns)   --->   "%lshr_ln125_18 = call i5 @_ssdm_op_PartSelect.i5.i32.i32.i32(i32 %add_ln125_71, i32 27, i32 31)" [benchmarks/sha/sha.c:125]   --->   Operation 1100 'partselect' 'lshr_ln125_18' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 1101 [1/1] (0.00ns)   --->   "%or_ln125_18 = call i32 @_ssdm_op_BitConcatenate.i32.i27.i5(i27 %trunc_ln125_36, i5 %lshr_ln125_18)" [benchmarks/sha/sha.c:125]   --->   Operation 1101 'bitconcatenate' 'or_ln125_18' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 1102 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_73)   --->   "%or_ln125_72 = or i32 %or_ln125_71, %or_ln125_68" [benchmarks/sha/sha.c:125]   --->   Operation 1102 'or' 'or_ln125_72' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1103 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_73)   --->   "%and_ln125_18 = and i32 %add_ln125_67, %or_ln125_72" [benchmarks/sha/sha.c:125]   --->   Operation 1103 'and' 'and_ln125_18' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1104 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_73)   --->   "%and_ln125_38 = and i32 %or_ln125_71, %or_ln125_68" [benchmarks/sha/sha.c:125]   --->   Operation 1104 'and' 'and_ln125_38' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1105 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln125_73 = or i32 %and_ln125_18, %and_ln125_38" [benchmarks/sha/sha.c:125]   --->   Operation 1105 'or' 'or_ln125_73' <Predicate = true> <Delay = 0.28> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1106 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln125_72 = add i32 %or_ln125_73, %or_ln125_18" [benchmarks/sha/sha.c:125]   --->   Operation 1106 'add' 'add_ln125_72' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.45> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 1107 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln125_73 = add i32 %or_ln125_65, %xor_ln107_128" [benchmarks/sha/sha.c:125]   --->   Operation 1107 'add' 'add_ln125_73' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.45> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 1108 [1/1] (0.90ns) (root node of TernaryAdder)   --->   "%add_ln125_74 = add i32 -1894007588, %add_ln125_73" [benchmarks/sha/sha.c:125]   --->   Operation 1108 'add' 'add_ln125_74' <Predicate = true> <Delay = 0.90> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.45> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 1109 [1/1] (0.90ns) (root node of TernaryAdder)   --->   "%add_ln125_75 = add i32 %add_ln125_74, %add_ln125_72" [benchmarks/sha/sha.c:125]   --->   Operation 1109 'add' 'add_ln125_75' <Predicate = true> <Delay = 0.90> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.45> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 1110 [1/1] (0.00ns)   --->   "%trunc_ln125_37 = trunc i32 %add_ln125_67 to i2" [benchmarks/sha/sha.c:125]   --->   Operation 1110 'trunc' 'trunc_ln125_37' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 1111 [1/1] (0.00ns)   --->   "%lshr_ln125_37 = call i30 @_ssdm_op_PartSelect.i30.i32.i32.i32(i32 %add_ln125_67, i32 2, i32 31)" [benchmarks/sha/sha.c:125]   --->   Operation 1111 'partselect' 'lshr_ln125_37' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 1112 [1/1] (0.00ns)   --->   "%trunc_ln125_38 = trunc i32 %add_ln125_75 to i27" [benchmarks/sha/sha.c:125]   --->   Operation 1112 'trunc' 'trunc_ln125_38' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 1113 [1/1] (0.00ns)   --->   "%lshr_ln125_19 = call i5 @_ssdm_op_PartSelect.i5.i32.i32.i32(i32 %add_ln125_75, i32 27, i32 31)" [benchmarks/sha/sha.c:125]   --->   Operation 1113 'partselect' 'lshr_ln125_19' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 1114 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln125_77 = add i32 %or_ln125_68, %xor_ln107_131" [benchmarks/sha/sha.c:125]   --->   Operation 1114 'add' 'add_ln125_77' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.45> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 1115 [1/1] (0.90ns) (root node of TernaryAdder)   --->   "%add_ln125_78 = add i32 -1894007588, %add_ln125_77" [benchmarks/sha/sha.c:125]   --->   Operation 1115 'add' 'add_ln125_78' <Predicate = true> <Delay = 0.90> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.45> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 1116 [1/1] (0.00ns)   --->   "%trunc_ln125_39 = trunc i32 %add_ln125_71 to i2" [benchmarks/sha/sha.c:125]   --->   Operation 1116 'trunc' 'trunc_ln125_39' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 1117 [1/1] (0.00ns)   --->   "%lshr_ln125_38 = call i30 @_ssdm_op_PartSelect.i30.i32.i32.i32(i32 %add_ln125_71, i32 2, i32 31)" [benchmarks/sha/sha.c:125]   --->   Operation 1117 'partselect' 'lshr_ln125_38' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 1118 [1/1] (0.00ns)   --->   "%trunc_ln129_1 = trunc i32 %add_ln125_75 to i2" [benchmarks/sha/sha.c:129]   --->   Operation 1118 'trunc' 'trunc_ln129_1' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 1119 [1/1] (0.00ns)   --->   "%lshr_ln129_1 = call i30 @_ssdm_op_PartSelect.i30.i32.i32.i32(i32 %add_ln125_75, i32 2, i32 31)" [benchmarks/sha/sha.c:129]   --->   Operation 1119 'partselect' 'lshr_ln129_1' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 1120 [1/2] (1.29ns)   --->   "%W_load_2 = load i32* %W_addr_76, align 16" [benchmarks/sha/sha.c:129]   --->   Operation 1120 'load' 'W_load_2' <Predicate = true> <Delay = 1.29> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5> <RAM>
ST_15 : Operation 1121 [1/2] (1.29ns)   --->   "%W_load_3 = load i32* %W_addr_77, align 4" [benchmarks/sha/sha.c:129]   --->   Operation 1121 'load' 'W_load_3' <Predicate = true> <Delay = 1.29> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5> <RAM>
ST_15 : Operation 1122 [2/2] (1.29ns)   --->   "%W_load_4 = load i32* %W_addr_78, align 8" [benchmarks/sha/sha.c:129]   --->   Operation 1122 'load' 'W_load_4' <Predicate = true> <Delay = 1.29> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5> <RAM>
ST_15 : Operation 1123 [2/2] (1.29ns)   --->   "%W_load_5 = load i32* %W_addr_79, align 4" [benchmarks/sha/sha.c:129]   --->   Operation 1123 'load' 'W_load_5' <Predicate = true> <Delay = 1.29> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5> <RAM>

State 16 <SV = 15> <Delay = 6.63>
ST_16 : Operation 1124 [1/1] (0.00ns)   --->   "%W_addr_14 = getelementptr inbounds [80 x i32]* %W, i64 0, i64 14" [benchmarks/sha/sha.c:103]   --->   Operation 1124 'getelementptr' 'W_addr_14' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 1125 [1/1] (1.29ns)   --->   "store i32 %sha_info_data_load_14, i32* %W_addr_14, align 8" [benchmarks/sha/sha.c:103]   --->   Operation 1125 'store' <Predicate = true> <Delay = 1.29> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5> <RAM>
ST_16 : Operation 1126 [1/1] (0.00ns)   --->   "%W_addr_15 = getelementptr inbounds [80 x i32]* %W, i64 0, i64 15" [benchmarks/sha/sha.c:103]   --->   Operation 1126 'getelementptr' 'W_addr_15' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 1127 [1/1] (1.29ns)   --->   "store i32 %sha_info_data_load_15, i32* %W_addr_15, align 4" [benchmarks/sha/sha.c:103]   --->   Operation 1127 'store' <Predicate = true> <Delay = 1.29> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5> <RAM>
ST_16 : Operation 1128 [1/1] (0.00ns)   --->   "%or_ln125_74 = call i32 @_ssdm_op_BitConcatenate.i32.i2.i30(i2 %trunc_ln125_37, i30 %lshr_ln125_37)" [benchmarks/sha/sha.c:125]   --->   Operation 1128 'bitconcatenate' 'or_ln125_74' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 1129 [1/1] (0.00ns)   --->   "%or_ln125_19 = call i32 @_ssdm_op_BitConcatenate.i32.i27.i5(i27 %trunc_ln125_38, i5 %lshr_ln125_19)" [benchmarks/sha/sha.c:125]   --->   Operation 1129 'bitconcatenate' 'or_ln125_19' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 1130 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_76)   --->   "%or_ln125_75 = or i32 %or_ln125_74, %or_ln125_71" [benchmarks/sha/sha.c:125]   --->   Operation 1130 'or' 'or_ln125_75' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1131 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_76)   --->   "%and_ln125_19 = and i32 %add_ln125_71, %or_ln125_75" [benchmarks/sha/sha.c:125]   --->   Operation 1131 'and' 'and_ln125_19' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1132 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_76)   --->   "%and_ln125_39 = and i32 %or_ln125_74, %or_ln125_71" [benchmarks/sha/sha.c:125]   --->   Operation 1132 'and' 'and_ln125_39' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1133 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln125_76 = or i32 %and_ln125_19, %and_ln125_39" [benchmarks/sha/sha.c:125]   --->   Operation 1133 'or' 'or_ln125_76' <Predicate = true> <Delay = 0.28> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1134 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln125_76 = add i32 %or_ln125_76, %or_ln125_19" [benchmarks/sha/sha.c:125]   --->   Operation 1134 'add' 'add_ln125_76' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.45> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 1135 [1/1] (0.90ns) (root node of TernaryAdder)   --->   "%add_ln125_79 = add i32 %add_ln125_78, %add_ln125_76" [benchmarks/sha/sha.c:125]   --->   Operation 1135 'add' 'add_ln125_79' <Predicate = true> <Delay = 0.90> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.45> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 1136 [1/1] (0.00ns)   --->   "%or_ln125_77 = call i32 @_ssdm_op_BitConcatenate.i32.i2.i30(i2 %trunc_ln125_39, i30 %lshr_ln125_38)" [benchmarks/sha/sha.c:125]   --->   Operation 1136 'bitconcatenate' 'or_ln125_77' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 1137 [1/1] (0.00ns)   --->   "%trunc_ln129 = trunc i32 %add_ln125_79 to i27" [benchmarks/sha/sha.c:129]   --->   Operation 1137 'trunc' 'trunc_ln129' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 1138 [1/1] (0.00ns)   --->   "%lshr_ln3 = call i5 @_ssdm_op_PartSelect.i5.i32.i32.i32(i32 %add_ln125_79, i32 27, i32 31)" [benchmarks/sha/sha.c:129]   --->   Operation 1138 'partselect' 'lshr_ln3' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 1139 [1/1] (0.00ns)   --->   "%or_ln3 = call i32 @_ssdm_op_BitConcatenate.i32.i27.i5(i27 %trunc_ln129, i5 %lshr_ln3)" [benchmarks/sha/sha.c:129]   --->   Operation 1139 'bitconcatenate' 'or_ln3' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 1140 [1/1] (0.00ns) (grouped into LUT with out node xor_ln129_1)   --->   "%xor_ln129 = xor i32 %or_ln125_74, %add_ln125_75" [benchmarks/sha/sha.c:129]   --->   Operation 1140 'xor' 'xor_ln129' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1141 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln129_1 = xor i32 %xor_ln129, %or_ln125_77" [benchmarks/sha/sha.c:129]   --->   Operation 1141 'xor' 'xor_ln129_1' <Predicate = true> <Delay = 0.28> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1142 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln129 = add i32 %or_ln3, %xor_ln129_1" [benchmarks/sha/sha.c:129]   --->   Operation 1142 'add' 'add_ln129' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.45> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 1143 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln129_1 = add i32 -899497514, %xor_ln107_134" [benchmarks/sha/sha.c:129]   --->   Operation 1143 'add' 'add_ln129_1' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.45> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 1144 [1/1] (0.90ns) (root node of TernaryAdder)   --->   "%add_ln129_2 = add i32 %add_ln129_1, %or_ln125_71" [benchmarks/sha/sha.c:129]   --->   Operation 1144 'add' 'add_ln129_2' <Predicate = true> <Delay = 0.90> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.45> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 1145 [1/1] (0.90ns) (root node of TernaryAdder)   --->   "%add_ln129_3 = add i32 %add_ln129_2, %add_ln129" [benchmarks/sha/sha.c:129]   --->   Operation 1145 'add' 'add_ln129_3' <Predicate = true> <Delay = 0.90> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.45> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 1146 [1/1] (0.00ns)   --->   "%or_ln129_s = call i32 @_ssdm_op_BitConcatenate.i32.i2.i30(i2 %trunc_ln129_1, i30 %lshr_ln129_1)" [benchmarks/sha/sha.c:129]   --->   Operation 1146 'bitconcatenate' 'or_ln129_s' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 1147 [1/1] (0.00ns)   --->   "%trunc_ln129_2 = trunc i32 %add_ln129_3 to i27" [benchmarks/sha/sha.c:129]   --->   Operation 1147 'trunc' 'trunc_ln129_2' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 1148 [1/1] (0.00ns)   --->   "%lshr_ln129_s = call i5 @_ssdm_op_PartSelect.i5.i32.i32.i32(i32 %add_ln129_3, i32 27, i32 31)" [benchmarks/sha/sha.c:129]   --->   Operation 1148 'partselect' 'lshr_ln129_s' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 1149 [1/1] (0.00ns)   --->   "%or_ln129_1 = call i32 @_ssdm_op_BitConcatenate.i32.i27.i5(i27 %trunc_ln129_2, i5 %lshr_ln129_s)" [benchmarks/sha/sha.c:129]   --->   Operation 1149 'bitconcatenate' 'or_ln129_1' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 1150 [1/1] (0.00ns) (grouped into LUT with out node xor_ln129_3)   --->   "%xor_ln129_2 = xor i32 %or_ln125_77, %add_ln125_79" [benchmarks/sha/sha.c:129]   --->   Operation 1150 'xor' 'xor_ln129_2' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1151 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln129_3 = xor i32 %xor_ln129_2, %or_ln129_s" [benchmarks/sha/sha.c:129]   --->   Operation 1151 'xor' 'xor_ln129_3' <Predicate = true> <Delay = 0.28> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1152 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln129_4 = add i32 %or_ln129_1, %xor_ln129_3" [benchmarks/sha/sha.c:129]   --->   Operation 1152 'add' 'add_ln129_4' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.45> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 1153 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln129_5 = add i32 -899497514, %xor_ln107_137" [benchmarks/sha/sha.c:129]   --->   Operation 1153 'add' 'add_ln129_5' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.45> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 1154 [1/1] (0.90ns) (root node of TernaryAdder)   --->   "%add_ln129_6 = add i32 %add_ln129_5, %or_ln125_74" [benchmarks/sha/sha.c:129]   --->   Operation 1154 'add' 'add_ln129_6' <Predicate = true> <Delay = 0.90> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.45> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 1155 [1/1] (0.90ns) (root node of TernaryAdder)   --->   "%add_ln129_7 = add i32 %add_ln129_6, %add_ln129_4" [benchmarks/sha/sha.c:129]   --->   Operation 1155 'add' 'add_ln129_7' <Predicate = true> <Delay = 0.90> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.45> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 1156 [1/1] (0.00ns)   --->   "%trunc_ln129_3 = trunc i32 %add_ln125_79 to i2" [benchmarks/sha/sha.c:129]   --->   Operation 1156 'trunc' 'trunc_ln129_3' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 1157 [1/1] (0.00ns)   --->   "%lshr_ln129_20 = call i30 @_ssdm_op_PartSelect.i30.i32.i32.i32(i32 %add_ln125_79, i32 2, i32 31)" [benchmarks/sha/sha.c:129]   --->   Operation 1157 'partselect' 'lshr_ln129_20' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 1158 [1/1] (0.00ns)   --->   "%or_ln129_20 = call i32 @_ssdm_op_BitConcatenate.i32.i2.i30(i2 %trunc_ln129_3, i30 %lshr_ln129_20)" [benchmarks/sha/sha.c:129]   --->   Operation 1158 'bitconcatenate' 'or_ln129_20' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 1159 [1/1] (0.00ns)   --->   "%trunc_ln129_4 = trunc i32 %add_ln129_7 to i27" [benchmarks/sha/sha.c:129]   --->   Operation 1159 'trunc' 'trunc_ln129_4' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 1160 [1/1] (0.00ns)   --->   "%lshr_ln129_2 = call i5 @_ssdm_op_PartSelect.i5.i32.i32.i32(i32 %add_ln129_7, i32 27, i32 31)" [benchmarks/sha/sha.c:129]   --->   Operation 1160 'partselect' 'lshr_ln129_2' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 1161 [1/1] (0.00ns)   --->   "%or_ln129_2 = call i32 @_ssdm_op_BitConcatenate.i32.i27.i5(i27 %trunc_ln129_4, i5 %lshr_ln129_2)" [benchmarks/sha/sha.c:129]   --->   Operation 1161 'bitconcatenate' 'or_ln129_2' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 1162 [1/1] (0.00ns) (grouped into LUT with out node xor_ln129_5)   --->   "%xor_ln129_4 = xor i32 %or_ln129_s, %add_ln129_3" [benchmarks/sha/sha.c:129]   --->   Operation 1162 'xor' 'xor_ln129_4' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1163 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln129_5 = xor i32 %xor_ln129_4, %or_ln129_20" [benchmarks/sha/sha.c:129]   --->   Operation 1163 'xor' 'xor_ln129_5' <Predicate = true> <Delay = 0.28> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1164 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln129_8 = add i32 %or_ln129_2, %xor_ln129_5" [benchmarks/sha/sha.c:129]   --->   Operation 1164 'add' 'add_ln129_8' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.45> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 1165 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln129_9 = add i32 -899497514, %xor_ln107_140" [benchmarks/sha/sha.c:129]   --->   Operation 1165 'add' 'add_ln129_9' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.45> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 1166 [1/1] (0.90ns) (root node of TernaryAdder)   --->   "%add_ln129_10 = add i32 %add_ln129_9, %or_ln125_77" [benchmarks/sha/sha.c:129]   --->   Operation 1166 'add' 'add_ln129_10' <Predicate = true> <Delay = 0.90> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.45> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 1167 [1/1] (0.90ns) (root node of TernaryAdder)   --->   "%add_ln129_11 = add i32 %add_ln129_10, %add_ln129_8" [benchmarks/sha/sha.c:129]   --->   Operation 1167 'add' 'add_ln129_11' <Predicate = true> <Delay = 0.90> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.45> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 1168 [1/1] (0.00ns)   --->   "%trunc_ln129_5 = trunc i32 %add_ln129_3 to i2" [benchmarks/sha/sha.c:129]   --->   Operation 1168 'trunc' 'trunc_ln129_5' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 1169 [1/1] (0.00ns)   --->   "%lshr_ln129_21 = call i30 @_ssdm_op_PartSelect.i30.i32.i32.i32(i32 %add_ln129_3, i32 2, i32 31)" [benchmarks/sha/sha.c:129]   --->   Operation 1169 'partselect' 'lshr_ln129_21' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 1170 [1/1] (0.00ns)   --->   "%or_ln129_21 = call i32 @_ssdm_op_BitConcatenate.i32.i2.i30(i2 %trunc_ln129_5, i30 %lshr_ln129_21)" [benchmarks/sha/sha.c:129]   --->   Operation 1170 'bitconcatenate' 'or_ln129_21' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 1171 [1/1] (0.00ns)   --->   "%trunc_ln129_6 = trunc i32 %add_ln129_11 to i27" [benchmarks/sha/sha.c:129]   --->   Operation 1171 'trunc' 'trunc_ln129_6' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 1172 [1/1] (0.00ns)   --->   "%lshr_ln129_3 = call i5 @_ssdm_op_PartSelect.i5.i32.i32.i32(i32 %add_ln129_11, i32 27, i32 31)" [benchmarks/sha/sha.c:129]   --->   Operation 1172 'partselect' 'lshr_ln129_3' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 1173 [1/1] (0.00ns)   --->   "%or_ln129_3 = call i32 @_ssdm_op_BitConcatenate.i32.i27.i5(i27 %trunc_ln129_6, i5 %lshr_ln129_3)" [benchmarks/sha/sha.c:129]   --->   Operation 1173 'bitconcatenate' 'or_ln129_3' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 1174 [1/1] (0.00ns) (grouped into LUT with out node xor_ln129_7)   --->   "%xor_ln129_6 = xor i32 %or_ln129_20, %add_ln129_7" [benchmarks/sha/sha.c:129]   --->   Operation 1174 'xor' 'xor_ln129_6' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1175 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln129_7 = xor i32 %xor_ln129_6, %or_ln129_21" [benchmarks/sha/sha.c:129]   --->   Operation 1175 'xor' 'xor_ln129_7' <Predicate = true> <Delay = 0.28> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1176 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln129_12 = add i32 %or_ln129_3, %xor_ln129_7" [benchmarks/sha/sha.c:129]   --->   Operation 1176 'add' 'add_ln129_12' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.45> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 1177 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln129_13 = add i32 -899497514, %xor_ln107_143" [benchmarks/sha/sha.c:129]   --->   Operation 1177 'add' 'add_ln129_13' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.45> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 1178 [1/1] (0.90ns) (root node of TernaryAdder)   --->   "%add_ln129_14 = add i32 %add_ln129_13, %or_ln129_s" [benchmarks/sha/sha.c:129]   --->   Operation 1178 'add' 'add_ln129_14' <Predicate = true> <Delay = 0.90> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.45> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 1179 [1/1] (0.90ns) (root node of TernaryAdder)   --->   "%add_ln129_15 = add i32 %add_ln129_14, %add_ln129_12" [benchmarks/sha/sha.c:129]   --->   Operation 1179 'add' 'add_ln129_15' <Predicate = true> <Delay = 0.90> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.45> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 1180 [1/1] (0.00ns)   --->   "%trunc_ln129_7 = trunc i32 %add_ln129_7 to i2" [benchmarks/sha/sha.c:129]   --->   Operation 1180 'trunc' 'trunc_ln129_7' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 1181 [1/1] (0.00ns)   --->   "%lshr_ln129_22 = call i30 @_ssdm_op_PartSelect.i30.i32.i32.i32(i32 %add_ln129_7, i32 2, i32 31)" [benchmarks/sha/sha.c:129]   --->   Operation 1181 'partselect' 'lshr_ln129_22' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 1182 [1/1] (0.00ns)   --->   "%or_ln129_22 = call i32 @_ssdm_op_BitConcatenate.i32.i2.i30(i2 %trunc_ln129_7, i30 %lshr_ln129_22)" [benchmarks/sha/sha.c:129]   --->   Operation 1182 'bitconcatenate' 'or_ln129_22' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 1183 [1/1] (0.00ns)   --->   "%trunc_ln129_8 = trunc i32 %add_ln129_15 to i27" [benchmarks/sha/sha.c:129]   --->   Operation 1183 'trunc' 'trunc_ln129_8' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 1184 [1/1] (0.00ns)   --->   "%lshr_ln129_4 = call i5 @_ssdm_op_PartSelect.i5.i32.i32.i32(i32 %add_ln129_15, i32 27, i32 31)" [benchmarks/sha/sha.c:129]   --->   Operation 1184 'partselect' 'lshr_ln129_4' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 1185 [1/1] (0.00ns)   --->   "%or_ln129_4 = call i32 @_ssdm_op_BitConcatenate.i32.i27.i5(i27 %trunc_ln129_8, i5 %lshr_ln129_4)" [benchmarks/sha/sha.c:129]   --->   Operation 1185 'bitconcatenate' 'or_ln129_4' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 1186 [1/1] (0.00ns) (grouped into LUT with out node xor_ln129_9)   --->   "%xor_ln129_8 = xor i32 %or_ln129_21, %add_ln129_11" [benchmarks/sha/sha.c:129]   --->   Operation 1186 'xor' 'xor_ln129_8' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1187 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln129_9 = xor i32 %xor_ln129_8, %or_ln129_22" [benchmarks/sha/sha.c:129]   --->   Operation 1187 'xor' 'xor_ln129_9' <Predicate = true> <Delay = 0.28> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1188 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln129_16 = add i32 %or_ln129_4, %xor_ln129_9" [benchmarks/sha/sha.c:129]   --->   Operation 1188 'add' 'add_ln129_16' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.45> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 1189 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln129_17 = add i32 -899497514, %xor_ln107_146" [benchmarks/sha/sha.c:129]   --->   Operation 1189 'add' 'add_ln129_17' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.45> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 1190 [1/1] (0.90ns) (root node of TernaryAdder)   --->   "%add_ln129_18 = add i32 %add_ln129_17, %or_ln129_20" [benchmarks/sha/sha.c:129]   --->   Operation 1190 'add' 'add_ln129_18' <Predicate = true> <Delay = 0.90> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.45> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 1191 [1/1] (0.90ns) (root node of TernaryAdder)   --->   "%add_ln129_19 = add i32 %add_ln129_18, %add_ln129_16" [benchmarks/sha/sha.c:129]   --->   Operation 1191 'add' 'add_ln129_19' <Predicate = true> <Delay = 0.90> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.45> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 1192 [1/1] (0.00ns)   --->   "%trunc_ln129_9 = trunc i32 %add_ln129_11 to i2" [benchmarks/sha/sha.c:129]   --->   Operation 1192 'trunc' 'trunc_ln129_9' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 1193 [1/1] (0.00ns)   --->   "%lshr_ln129_23 = call i30 @_ssdm_op_PartSelect.i30.i32.i32.i32(i32 %add_ln129_11, i32 2, i32 31)" [benchmarks/sha/sha.c:129]   --->   Operation 1193 'partselect' 'lshr_ln129_23' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 1194 [1/1] (0.00ns)   --->   "%or_ln129_23 = call i32 @_ssdm_op_BitConcatenate.i32.i2.i30(i2 %trunc_ln129_9, i30 %lshr_ln129_23)" [benchmarks/sha/sha.c:129]   --->   Operation 1194 'bitconcatenate' 'or_ln129_23' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 1195 [1/1] (0.00ns)   --->   "%trunc_ln129_10 = trunc i32 %add_ln129_19 to i27" [benchmarks/sha/sha.c:129]   --->   Operation 1195 'trunc' 'trunc_ln129_10' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 1196 [1/1] (0.00ns)   --->   "%lshr_ln129_5 = call i5 @_ssdm_op_PartSelect.i5.i32.i32.i32(i32 %add_ln129_19, i32 27, i32 31)" [benchmarks/sha/sha.c:129]   --->   Operation 1196 'partselect' 'lshr_ln129_5' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 1197 [1/1] (0.00ns)   --->   "%or_ln129_5 = call i32 @_ssdm_op_BitConcatenate.i32.i27.i5(i27 %trunc_ln129_10, i5 %lshr_ln129_5)" [benchmarks/sha/sha.c:129]   --->   Operation 1197 'bitconcatenate' 'or_ln129_5' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 1198 [1/1] (0.00ns) (grouped into LUT with out node xor_ln129_11)   --->   "%xor_ln129_10 = xor i32 %or_ln129_22, %add_ln129_15" [benchmarks/sha/sha.c:129]   --->   Operation 1198 'xor' 'xor_ln129_10' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1199 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln129_11 = xor i32 %xor_ln129_10, %or_ln129_23" [benchmarks/sha/sha.c:129]   --->   Operation 1199 'xor' 'xor_ln129_11' <Predicate = true> <Delay = 0.28> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1200 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln129_20 = add i32 %or_ln129_5, %xor_ln129_11" [benchmarks/sha/sha.c:129]   --->   Operation 1200 'add' 'add_ln129_20' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.45> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 1201 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln129_21 = add i32 -899497514, %xor_ln107_149" [benchmarks/sha/sha.c:129]   --->   Operation 1201 'add' 'add_ln129_21' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.45> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 1202 [1/1] (0.90ns) (root node of TernaryAdder)   --->   "%add_ln129_22 = add i32 %add_ln129_21, %or_ln129_21" [benchmarks/sha/sha.c:129]   --->   Operation 1202 'add' 'add_ln129_22' <Predicate = true> <Delay = 0.90> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.45> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 1203 [1/1] (0.90ns) (root node of TernaryAdder)   --->   "%add_ln129_23 = add i32 %add_ln129_22, %add_ln129_20" [benchmarks/sha/sha.c:129]   --->   Operation 1203 'add' 'add_ln129_23' <Predicate = true> <Delay = 0.90> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.45> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 1204 [1/1] (0.00ns)   --->   "%trunc_ln129_11 = trunc i32 %add_ln129_15 to i2" [benchmarks/sha/sha.c:129]   --->   Operation 1204 'trunc' 'trunc_ln129_11' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 1205 [1/1] (0.00ns)   --->   "%lshr_ln129_24 = call i30 @_ssdm_op_PartSelect.i30.i32.i32.i32(i32 %add_ln129_15, i32 2, i32 31)" [benchmarks/sha/sha.c:129]   --->   Operation 1205 'partselect' 'lshr_ln129_24' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 1206 [1/1] (0.00ns)   --->   "%trunc_ln129_12 = trunc i32 %add_ln129_23 to i27" [benchmarks/sha/sha.c:129]   --->   Operation 1206 'trunc' 'trunc_ln129_12' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 1207 [1/1] (0.00ns)   --->   "%lshr_ln129_6 = call i5 @_ssdm_op_PartSelect.i5.i32.i32.i32(i32 %add_ln129_23, i32 27, i32 31)" [benchmarks/sha/sha.c:129]   --->   Operation 1207 'partselect' 'lshr_ln129_6' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 1208 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln129_25 = add i32 -899497514, %xor_ln107_152" [benchmarks/sha/sha.c:129]   --->   Operation 1208 'add' 'add_ln129_25' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.45> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 1209 [1/1] (0.90ns) (root node of TernaryAdder)   --->   "%add_ln129_26 = add i32 %add_ln129_25, %or_ln129_22" [benchmarks/sha/sha.c:129]   --->   Operation 1209 'add' 'add_ln129_26' <Predicate = true> <Delay = 0.90> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.45> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 1210 [1/1] (0.00ns)   --->   "%trunc_ln129_13 = trunc i32 %add_ln129_19 to i2" [benchmarks/sha/sha.c:129]   --->   Operation 1210 'trunc' 'trunc_ln129_13' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 1211 [1/1] (0.00ns)   --->   "%lshr_ln129_25 = call i30 @_ssdm_op_PartSelect.i30.i32.i32.i32(i32 %add_ln129_19, i32 2, i32 31)" [benchmarks/sha/sha.c:129]   --->   Operation 1211 'partselect' 'lshr_ln129_25' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 1212 [1/1] (0.00ns)   --->   "%trunc_ln129_15 = trunc i32 %add_ln129_23 to i2" [benchmarks/sha/sha.c:129]   --->   Operation 1212 'trunc' 'trunc_ln129_15' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 1213 [1/1] (0.00ns)   --->   "%lshr_ln129_26 = call i30 @_ssdm_op_PartSelect.i30.i32.i32.i32(i32 %add_ln129_23, i32 2, i32 31)" [benchmarks/sha/sha.c:129]   --->   Operation 1213 'partselect' 'lshr_ln129_26' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 1214 [1/2] (1.29ns)   --->   "%W_load_4 = load i32* %W_addr_78, align 8" [benchmarks/sha/sha.c:129]   --->   Operation 1214 'load' 'W_load_4' <Predicate = true> <Delay = 1.29> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5> <RAM>
ST_16 : Operation 1215 [1/2] (1.29ns)   --->   "%W_load_5 = load i32* %W_addr_79, align 4" [benchmarks/sha/sha.c:129]   --->   Operation 1215 'load' 'W_load_5' <Predicate = true> <Delay = 1.29> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5> <RAM>

State 17 <SV = 16> <Delay = 6.92>
ST_17 : Operation 1216 [1/1] (0.00ns)   --->   "%W_addr_16 = getelementptr inbounds [80 x i32]* %W, i64 0, i64 16" [benchmarks/sha/sha.c:107]   --->   Operation 1216 'getelementptr' 'W_addr_16' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 1217 [1/1] (1.29ns)   --->   "store i32 %xor_ln107_2, i32* %W_addr_16, align 16" [benchmarks/sha/sha.c:107]   --->   Operation 1217 'store' <Predicate = true> <Delay = 1.29> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5> <RAM>
ST_17 : Operation 1218 [1/1] (0.00ns)   --->   "%W_addr_17 = getelementptr inbounds [80 x i32]* %W, i64 0, i64 17" [benchmarks/sha/sha.c:107]   --->   Operation 1218 'getelementptr' 'W_addr_17' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 1219 [1/1] (1.29ns)   --->   "store i32 %xor_ln107_5, i32* %W_addr_17, align 4" [benchmarks/sha/sha.c:107]   --->   Operation 1219 'store' <Predicate = true> <Delay = 1.29> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5> <RAM>
ST_17 : Operation 1220 [1/1] (0.00ns)   --->   "%or_ln129_24 = call i32 @_ssdm_op_BitConcatenate.i32.i2.i30(i2 %trunc_ln129_11, i30 %lshr_ln129_24)" [benchmarks/sha/sha.c:129]   --->   Operation 1220 'bitconcatenate' 'or_ln129_24' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 1221 [1/1] (0.00ns)   --->   "%or_ln129_6 = call i32 @_ssdm_op_BitConcatenate.i32.i27.i5(i27 %trunc_ln129_12, i5 %lshr_ln129_6)" [benchmarks/sha/sha.c:129]   --->   Operation 1221 'bitconcatenate' 'or_ln129_6' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 1222 [1/1] (0.00ns) (grouped into LUT with out node xor_ln129_13)   --->   "%xor_ln129_12 = xor i32 %or_ln129_23, %add_ln129_19" [benchmarks/sha/sha.c:129]   --->   Operation 1222 'xor' 'xor_ln129_12' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1223 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln129_13 = xor i32 %xor_ln129_12, %or_ln129_24" [benchmarks/sha/sha.c:129]   --->   Operation 1223 'xor' 'xor_ln129_13' <Predicate = true> <Delay = 0.28> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1224 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln129_24 = add i32 %or_ln129_6, %xor_ln129_13" [benchmarks/sha/sha.c:129]   --->   Operation 1224 'add' 'add_ln129_24' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.45> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 1225 [1/1] (0.90ns) (root node of TernaryAdder)   --->   "%add_ln129_27 = add i32 %add_ln129_26, %add_ln129_24" [benchmarks/sha/sha.c:129]   --->   Operation 1225 'add' 'add_ln129_27' <Predicate = true> <Delay = 0.90> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.45> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 1226 [1/1] (0.00ns)   --->   "%or_ln129_25 = call i32 @_ssdm_op_BitConcatenate.i32.i2.i30(i2 %trunc_ln129_13, i30 %lshr_ln129_25)" [benchmarks/sha/sha.c:129]   --->   Operation 1226 'bitconcatenate' 'or_ln129_25' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 1227 [1/1] (0.00ns)   --->   "%trunc_ln129_14 = trunc i32 %add_ln129_27 to i27" [benchmarks/sha/sha.c:129]   --->   Operation 1227 'trunc' 'trunc_ln129_14' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 1228 [1/1] (0.00ns)   --->   "%lshr_ln129_7 = call i5 @_ssdm_op_PartSelect.i5.i32.i32.i32(i32 %add_ln129_27, i32 27, i32 31)" [benchmarks/sha/sha.c:129]   --->   Operation 1228 'partselect' 'lshr_ln129_7' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 1229 [1/1] (0.00ns)   --->   "%or_ln129_7 = call i32 @_ssdm_op_BitConcatenate.i32.i27.i5(i27 %trunc_ln129_14, i5 %lshr_ln129_7)" [benchmarks/sha/sha.c:129]   --->   Operation 1229 'bitconcatenate' 'or_ln129_7' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 1230 [1/1] (0.00ns) (grouped into LUT with out node xor_ln129_15)   --->   "%xor_ln129_14 = xor i32 %or_ln129_24, %add_ln129_23" [benchmarks/sha/sha.c:129]   --->   Operation 1230 'xor' 'xor_ln129_14' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1231 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln129_15 = xor i32 %xor_ln129_14, %or_ln129_25" [benchmarks/sha/sha.c:129]   --->   Operation 1231 'xor' 'xor_ln129_15' <Predicate = true> <Delay = 0.28> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1232 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln129_28 = add i32 %or_ln129_7, %xor_ln129_15" [benchmarks/sha/sha.c:129]   --->   Operation 1232 'add' 'add_ln129_28' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.45> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 1233 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln129_29 = add i32 -899497514, %xor_ln107_155" [benchmarks/sha/sha.c:129]   --->   Operation 1233 'add' 'add_ln129_29' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.45> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 1234 [1/1] (0.90ns) (root node of TernaryAdder)   --->   "%add_ln129_30 = add i32 %add_ln129_29, %or_ln129_23" [benchmarks/sha/sha.c:129]   --->   Operation 1234 'add' 'add_ln129_30' <Predicate = true> <Delay = 0.90> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.45> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 1235 [1/1] (0.90ns) (root node of TernaryAdder)   --->   "%add_ln129_31 = add i32 %add_ln129_30, %add_ln129_28" [benchmarks/sha/sha.c:129]   --->   Operation 1235 'add' 'add_ln129_31' <Predicate = true> <Delay = 0.90> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.45> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 1236 [1/1] (0.00ns)   --->   "%or_ln129_26 = call i32 @_ssdm_op_BitConcatenate.i32.i2.i30(i2 %trunc_ln129_15, i30 %lshr_ln129_26)" [benchmarks/sha/sha.c:129]   --->   Operation 1236 'bitconcatenate' 'or_ln129_26' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 1237 [1/1] (0.00ns)   --->   "%trunc_ln129_16 = trunc i32 %add_ln129_31 to i27" [benchmarks/sha/sha.c:129]   --->   Operation 1237 'trunc' 'trunc_ln129_16' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 1238 [1/1] (0.00ns)   --->   "%lshr_ln129_8 = call i5 @_ssdm_op_PartSelect.i5.i32.i32.i32(i32 %add_ln129_31, i32 27, i32 31)" [benchmarks/sha/sha.c:129]   --->   Operation 1238 'partselect' 'lshr_ln129_8' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 1239 [1/1] (0.00ns)   --->   "%or_ln129_8 = call i32 @_ssdm_op_BitConcatenate.i32.i27.i5(i27 %trunc_ln129_16, i5 %lshr_ln129_8)" [benchmarks/sha/sha.c:129]   --->   Operation 1239 'bitconcatenate' 'or_ln129_8' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 1240 [1/1] (0.00ns) (grouped into LUT with out node xor_ln129_17)   --->   "%xor_ln129_16 = xor i32 %or_ln129_25, %add_ln129_27" [benchmarks/sha/sha.c:129]   --->   Operation 1240 'xor' 'xor_ln129_16' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1241 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln129_17 = xor i32 %xor_ln129_16, %or_ln129_26" [benchmarks/sha/sha.c:129]   --->   Operation 1241 'xor' 'xor_ln129_17' <Predicate = true> <Delay = 0.28> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1242 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln129_32 = add i32 %or_ln129_8, %xor_ln129_17" [benchmarks/sha/sha.c:129]   --->   Operation 1242 'add' 'add_ln129_32' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.45> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 1243 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln129_33 = add i32 -899497514, %xor_ln107_158" [benchmarks/sha/sha.c:129]   --->   Operation 1243 'add' 'add_ln129_33' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.45> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 1244 [1/1] (0.90ns) (root node of TernaryAdder)   --->   "%add_ln129_34 = add i32 %add_ln129_33, %or_ln129_24" [benchmarks/sha/sha.c:129]   --->   Operation 1244 'add' 'add_ln129_34' <Predicate = true> <Delay = 0.90> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.45> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 1245 [1/1] (0.90ns) (root node of TernaryAdder)   --->   "%add_ln129_35 = add i32 %add_ln129_34, %add_ln129_32" [benchmarks/sha/sha.c:129]   --->   Operation 1245 'add' 'add_ln129_35' <Predicate = true> <Delay = 0.90> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.45> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 1246 [1/1] (0.00ns)   --->   "%trunc_ln129_17 = trunc i32 %add_ln129_27 to i2" [benchmarks/sha/sha.c:129]   --->   Operation 1246 'trunc' 'trunc_ln129_17' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 1247 [1/1] (0.00ns)   --->   "%lshr_ln129_27 = call i30 @_ssdm_op_PartSelect.i30.i32.i32.i32(i32 %add_ln129_27, i32 2, i32 31)" [benchmarks/sha/sha.c:129]   --->   Operation 1247 'partselect' 'lshr_ln129_27' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 1248 [1/1] (0.00ns)   --->   "%or_ln129_27 = call i32 @_ssdm_op_BitConcatenate.i32.i2.i30(i2 %trunc_ln129_17, i30 %lshr_ln129_27)" [benchmarks/sha/sha.c:129]   --->   Operation 1248 'bitconcatenate' 'or_ln129_27' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 1249 [1/1] (0.00ns)   --->   "%trunc_ln129_18 = trunc i32 %add_ln129_35 to i27" [benchmarks/sha/sha.c:129]   --->   Operation 1249 'trunc' 'trunc_ln129_18' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 1250 [1/1] (0.00ns)   --->   "%lshr_ln129_9 = call i5 @_ssdm_op_PartSelect.i5.i32.i32.i32(i32 %add_ln129_35, i32 27, i32 31)" [benchmarks/sha/sha.c:129]   --->   Operation 1250 'partselect' 'lshr_ln129_9' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 1251 [1/1] (0.00ns)   --->   "%or_ln129_9 = call i32 @_ssdm_op_BitConcatenate.i32.i27.i5(i27 %trunc_ln129_18, i5 %lshr_ln129_9)" [benchmarks/sha/sha.c:129]   --->   Operation 1251 'bitconcatenate' 'or_ln129_9' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 1252 [1/1] (0.00ns) (grouped into LUT with out node xor_ln129_19)   --->   "%xor_ln129_18 = xor i32 %or_ln129_26, %add_ln129_31" [benchmarks/sha/sha.c:129]   --->   Operation 1252 'xor' 'xor_ln129_18' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1253 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln129_19 = xor i32 %xor_ln129_18, %or_ln129_27" [benchmarks/sha/sha.c:129]   --->   Operation 1253 'xor' 'xor_ln129_19' <Predicate = true> <Delay = 0.28> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1254 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln129_36 = add i32 %or_ln129_9, %xor_ln129_19" [benchmarks/sha/sha.c:129]   --->   Operation 1254 'add' 'add_ln129_36' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.45> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 1255 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln129_37 = add i32 -899497514, %xor_ln107_161" [benchmarks/sha/sha.c:129]   --->   Operation 1255 'add' 'add_ln129_37' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.45> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 1256 [1/1] (0.90ns) (root node of TernaryAdder)   --->   "%add_ln129_38 = add i32 %add_ln129_37, %or_ln129_25" [benchmarks/sha/sha.c:129]   --->   Operation 1256 'add' 'add_ln129_38' <Predicate = true> <Delay = 0.90> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.45> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 1257 [1/1] (0.90ns) (root node of TernaryAdder)   --->   "%add_ln129_39 = add i32 %add_ln129_38, %add_ln129_36" [benchmarks/sha/sha.c:129]   --->   Operation 1257 'add' 'add_ln129_39' <Predicate = true> <Delay = 0.90> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.45> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 1258 [1/1] (0.00ns)   --->   "%trunc_ln129_19 = trunc i32 %add_ln129_31 to i2" [benchmarks/sha/sha.c:129]   --->   Operation 1258 'trunc' 'trunc_ln129_19' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 1259 [1/1] (0.00ns)   --->   "%lshr_ln129_28 = call i30 @_ssdm_op_PartSelect.i30.i32.i32.i32(i32 %add_ln129_31, i32 2, i32 31)" [benchmarks/sha/sha.c:129]   --->   Operation 1259 'partselect' 'lshr_ln129_28' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 1260 [1/1] (0.00ns)   --->   "%or_ln129_28 = call i32 @_ssdm_op_BitConcatenate.i32.i2.i30(i2 %trunc_ln129_19, i30 %lshr_ln129_28)" [benchmarks/sha/sha.c:129]   --->   Operation 1260 'bitconcatenate' 'or_ln129_28' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 1261 [1/1] (0.00ns)   --->   "%trunc_ln129_20 = trunc i32 %add_ln129_39 to i27" [benchmarks/sha/sha.c:129]   --->   Operation 1261 'trunc' 'trunc_ln129_20' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 1262 [1/1] (0.00ns)   --->   "%lshr_ln129_10 = call i5 @_ssdm_op_PartSelect.i5.i32.i32.i32(i32 %add_ln129_39, i32 27, i32 31)" [benchmarks/sha/sha.c:129]   --->   Operation 1262 'partselect' 'lshr_ln129_10' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 1263 [1/1] (0.00ns)   --->   "%or_ln129_10 = call i32 @_ssdm_op_BitConcatenate.i32.i27.i5(i27 %trunc_ln129_20, i5 %lshr_ln129_10)" [benchmarks/sha/sha.c:129]   --->   Operation 1263 'bitconcatenate' 'or_ln129_10' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 1264 [1/1] (0.00ns) (grouped into LUT with out node xor_ln129_21)   --->   "%xor_ln129_20 = xor i32 %or_ln129_27, %add_ln129_35" [benchmarks/sha/sha.c:129]   --->   Operation 1264 'xor' 'xor_ln129_20' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1265 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln129_21 = xor i32 %xor_ln129_20, %or_ln129_28" [benchmarks/sha/sha.c:129]   --->   Operation 1265 'xor' 'xor_ln129_21' <Predicate = true> <Delay = 0.28> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1266 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln129_40 = add i32 %or_ln129_10, %xor_ln129_21" [benchmarks/sha/sha.c:129]   --->   Operation 1266 'add' 'add_ln129_40' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.45> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 1267 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln129_41 = add i32 -899497514, %xor_ln107_164" [benchmarks/sha/sha.c:129]   --->   Operation 1267 'add' 'add_ln129_41' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.45> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 1268 [1/1] (0.90ns) (root node of TernaryAdder)   --->   "%add_ln129_42 = add i32 %add_ln129_41, %or_ln129_26" [benchmarks/sha/sha.c:129]   --->   Operation 1268 'add' 'add_ln129_42' <Predicate = true> <Delay = 0.90> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.45> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 1269 [1/1] (0.90ns) (root node of TernaryAdder)   --->   "%add_ln129_43 = add i32 %add_ln129_42, %add_ln129_40" [benchmarks/sha/sha.c:129]   --->   Operation 1269 'add' 'add_ln129_43' <Predicate = true> <Delay = 0.90> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.45> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 1270 [1/1] (0.00ns)   --->   "%trunc_ln129_21 = trunc i32 %add_ln129_35 to i2" [benchmarks/sha/sha.c:129]   --->   Operation 1270 'trunc' 'trunc_ln129_21' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 1271 [1/1] (0.00ns)   --->   "%lshr_ln129_29 = call i30 @_ssdm_op_PartSelect.i30.i32.i32.i32(i32 %add_ln129_35, i32 2, i32 31)" [benchmarks/sha/sha.c:129]   --->   Operation 1271 'partselect' 'lshr_ln129_29' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 1272 [1/1] (0.00ns)   --->   "%or_ln129_29 = call i32 @_ssdm_op_BitConcatenate.i32.i2.i30(i2 %trunc_ln129_21, i30 %lshr_ln129_29)" [benchmarks/sha/sha.c:129]   --->   Operation 1272 'bitconcatenate' 'or_ln129_29' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 1273 [1/1] (0.00ns)   --->   "%trunc_ln129_22 = trunc i32 %add_ln129_43 to i27" [benchmarks/sha/sha.c:129]   --->   Operation 1273 'trunc' 'trunc_ln129_22' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 1274 [1/1] (0.00ns)   --->   "%lshr_ln129_11 = call i5 @_ssdm_op_PartSelect.i5.i32.i32.i32(i32 %add_ln129_43, i32 27, i32 31)" [benchmarks/sha/sha.c:129]   --->   Operation 1274 'partselect' 'lshr_ln129_11' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 1275 [1/1] (0.00ns)   --->   "%or_ln129_11 = call i32 @_ssdm_op_BitConcatenate.i32.i27.i5(i27 %trunc_ln129_22, i5 %lshr_ln129_11)" [benchmarks/sha/sha.c:129]   --->   Operation 1275 'bitconcatenate' 'or_ln129_11' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 1276 [1/1] (0.00ns) (grouped into LUT with out node xor_ln129_23)   --->   "%xor_ln129_22 = xor i32 %or_ln129_28, %add_ln129_39" [benchmarks/sha/sha.c:129]   --->   Operation 1276 'xor' 'xor_ln129_22' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1277 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln129_23 = xor i32 %xor_ln129_22, %or_ln129_29" [benchmarks/sha/sha.c:129]   --->   Operation 1277 'xor' 'xor_ln129_23' <Predicate = true> <Delay = 0.28> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1278 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln129_44 = add i32 %or_ln129_11, %xor_ln129_23" [benchmarks/sha/sha.c:129]   --->   Operation 1278 'add' 'add_ln129_44' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.45> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 1279 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln129_45 = add i32 -899497514, %xor_ln107_167" [benchmarks/sha/sha.c:129]   --->   Operation 1279 'add' 'add_ln129_45' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.45> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 1280 [1/1] (0.90ns) (root node of TernaryAdder)   --->   "%add_ln129_46 = add i32 %add_ln129_45, %or_ln129_27" [benchmarks/sha/sha.c:129]   --->   Operation 1280 'add' 'add_ln129_46' <Predicate = true> <Delay = 0.90> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.45> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 1281 [1/1] (0.90ns) (root node of TernaryAdder)   --->   "%add_ln129_47 = add i32 %add_ln129_46, %add_ln129_44" [benchmarks/sha/sha.c:129]   --->   Operation 1281 'add' 'add_ln129_47' <Predicate = true> <Delay = 0.90> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.45> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 1282 [1/1] (0.00ns)   --->   "%trunc_ln129_23 = trunc i32 %add_ln129_39 to i2" [benchmarks/sha/sha.c:129]   --->   Operation 1282 'trunc' 'trunc_ln129_23' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 1283 [1/1] (0.00ns)   --->   "%lshr_ln129_30 = call i30 @_ssdm_op_PartSelect.i30.i32.i32.i32(i32 %add_ln129_39, i32 2, i32 31)" [benchmarks/sha/sha.c:129]   --->   Operation 1283 'partselect' 'lshr_ln129_30' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 1284 [1/1] (0.00ns)   --->   "%or_ln129_30 = call i32 @_ssdm_op_BitConcatenate.i32.i2.i30(i2 %trunc_ln129_23, i30 %lshr_ln129_30)" [benchmarks/sha/sha.c:129]   --->   Operation 1284 'bitconcatenate' 'or_ln129_30' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 1285 [1/1] (0.00ns)   --->   "%trunc_ln129_24 = trunc i32 %add_ln129_47 to i27" [benchmarks/sha/sha.c:129]   --->   Operation 1285 'trunc' 'trunc_ln129_24' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 1286 [1/1] (0.00ns)   --->   "%lshr_ln129_12 = call i5 @_ssdm_op_PartSelect.i5.i32.i32.i32(i32 %add_ln129_47, i32 27, i32 31)" [benchmarks/sha/sha.c:129]   --->   Operation 1286 'partselect' 'lshr_ln129_12' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 1287 [1/1] (0.00ns)   --->   "%or_ln129_12 = call i32 @_ssdm_op_BitConcatenate.i32.i27.i5(i27 %trunc_ln129_24, i5 %lshr_ln129_12)" [benchmarks/sha/sha.c:129]   --->   Operation 1287 'bitconcatenate' 'or_ln129_12' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 1288 [1/1] (0.00ns) (grouped into LUT with out node xor_ln129_25)   --->   "%xor_ln129_24 = xor i32 %or_ln129_29, %add_ln129_43" [benchmarks/sha/sha.c:129]   --->   Operation 1288 'xor' 'xor_ln129_24' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1289 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln129_25 = xor i32 %xor_ln129_24, %or_ln129_30" [benchmarks/sha/sha.c:129]   --->   Operation 1289 'xor' 'xor_ln129_25' <Predicate = true> <Delay = 0.28> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1290 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln129_48 = add i32 %or_ln129_12, %xor_ln129_25" [benchmarks/sha/sha.c:129]   --->   Operation 1290 'add' 'add_ln129_48' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.45> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 1291 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln129_49 = add i32 -899497514, %xor_ln107_170" [benchmarks/sha/sha.c:129]   --->   Operation 1291 'add' 'add_ln129_49' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.45> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 1292 [1/1] (0.90ns) (root node of TernaryAdder)   --->   "%add_ln129_50 = add i32 %add_ln129_49, %or_ln129_28" [benchmarks/sha/sha.c:129]   --->   Operation 1292 'add' 'add_ln129_50' <Predicate = true> <Delay = 0.90> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.45> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 1293 [1/1] (0.90ns) (root node of TernaryAdder)   --->   "%add_ln129_51 = add i32 %add_ln129_50, %add_ln129_48" [benchmarks/sha/sha.c:129]   --->   Operation 1293 'add' 'add_ln129_51' <Predicate = true> <Delay = 0.90> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.45> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 1294 [1/1] (0.00ns)   --->   "%trunc_ln129_25 = trunc i32 %add_ln129_43 to i2" [benchmarks/sha/sha.c:129]   --->   Operation 1294 'trunc' 'trunc_ln129_25' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 1295 [1/1] (0.00ns)   --->   "%lshr_ln129_31 = call i30 @_ssdm_op_PartSelect.i30.i32.i32.i32(i32 %add_ln129_43, i32 2, i32 31)" [benchmarks/sha/sha.c:129]   --->   Operation 1295 'partselect' 'lshr_ln129_31' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 1296 [1/1] (0.00ns)   --->   "%or_ln129_31 = call i32 @_ssdm_op_BitConcatenate.i32.i2.i30(i2 %trunc_ln129_25, i30 %lshr_ln129_31)" [benchmarks/sha/sha.c:129]   --->   Operation 1296 'bitconcatenate' 'or_ln129_31' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 1297 [1/1] (0.00ns)   --->   "%trunc_ln129_26 = trunc i32 %add_ln129_51 to i27" [benchmarks/sha/sha.c:129]   --->   Operation 1297 'trunc' 'trunc_ln129_26' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 1298 [1/1] (0.00ns)   --->   "%lshr_ln129_13 = call i5 @_ssdm_op_PartSelect.i5.i32.i32.i32(i32 %add_ln129_51, i32 27, i32 31)" [benchmarks/sha/sha.c:129]   --->   Operation 1298 'partselect' 'lshr_ln129_13' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 1299 [1/1] (0.00ns) (grouped into LUT with out node xor_ln129_27)   --->   "%xor_ln129_26 = xor i32 %or_ln129_30, %add_ln129_47" [benchmarks/sha/sha.c:129]   --->   Operation 1299 'xor' 'xor_ln129_26' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1300 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln129_27 = xor i32 %xor_ln129_26, %or_ln129_31" [benchmarks/sha/sha.c:129]   --->   Operation 1300 'xor' 'xor_ln129_27' <Predicate = true> <Delay = 0.28> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1301 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln129_53 = add i32 -899497514, %xor_ln107_173" [benchmarks/sha/sha.c:129]   --->   Operation 1301 'add' 'add_ln129_53' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.45> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 1302 [1/1] (0.90ns) (root node of TernaryAdder)   --->   "%add_ln129_54 = add i32 %add_ln129_53, %or_ln129_29" [benchmarks/sha/sha.c:129]   --->   Operation 1302 'add' 'add_ln129_54' <Predicate = true> <Delay = 0.90> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.45> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 1303 [1/1] (0.00ns)   --->   "%trunc_ln129_27 = trunc i32 %add_ln129_47 to i2" [benchmarks/sha/sha.c:129]   --->   Operation 1303 'trunc' 'trunc_ln129_27' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 1304 [1/1] (0.00ns)   --->   "%lshr_ln129_32 = call i30 @_ssdm_op_PartSelect.i30.i32.i32.i32(i32 %add_ln129_47, i32 2, i32 31)" [benchmarks/sha/sha.c:129]   --->   Operation 1304 'partselect' 'lshr_ln129_32' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 1305 [1/1] (0.00ns)   --->   "%or_ln129_32 = call i32 @_ssdm_op_BitConcatenate.i32.i2.i30(i2 %trunc_ln129_27, i30 %lshr_ln129_32)" [benchmarks/sha/sha.c:129]   --->   Operation 1305 'bitconcatenate' 'or_ln129_32' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 1306 [1/1] (0.00ns) (grouped into LUT with out node xor_ln129_29)   --->   "%xor_ln129_28 = xor i32 %or_ln129_31, %add_ln129_51" [benchmarks/sha/sha.c:129]   --->   Operation 1306 'xor' 'xor_ln129_28' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1307 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln129_29 = xor i32 %xor_ln129_28, %or_ln129_32" [benchmarks/sha/sha.c:129]   --->   Operation 1307 'xor' 'xor_ln129_29' <Predicate = true> <Delay = 0.28> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1308 [1/1] (0.00ns)   --->   "%trunc_ln129_29 = trunc i32 %add_ln129_51 to i2" [benchmarks/sha/sha.c:129]   --->   Operation 1308 'trunc' 'trunc_ln129_29' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 1309 [1/1] (0.00ns)   --->   "%lshr_ln129_33 = call i30 @_ssdm_op_PartSelect.i30.i32.i32.i32(i32 %add_ln129_51, i32 2, i32 31)" [benchmarks/sha/sha.c:129]   --->   Operation 1309 'partselect' 'lshr_ln129_33' <Predicate = true> <Delay = 0.00>

State 18 <SV = 17> <Delay = 6.98>
ST_18 : Operation 1310 [1/1] (0.00ns)   --->   "%W_addr_18 = getelementptr inbounds [80 x i32]* %W, i64 0, i64 18" [benchmarks/sha/sha.c:107]   --->   Operation 1310 'getelementptr' 'W_addr_18' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 1311 [1/1] (1.29ns)   --->   "store i32 %xor_ln107_8, i32* %W_addr_18, align 8" [benchmarks/sha/sha.c:107]   --->   Operation 1311 'store' <Predicate = true> <Delay = 1.29> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5> <RAM>
ST_18 : Operation 1312 [1/1] (0.00ns)   --->   "%W_addr_19 = getelementptr inbounds [80 x i32]* %W, i64 0, i64 19" [benchmarks/sha/sha.c:107]   --->   Operation 1312 'getelementptr' 'W_addr_19' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 1313 [1/1] (1.29ns)   --->   "store i32 %xor_ln107_11, i32* %W_addr_19, align 4" [benchmarks/sha/sha.c:107]   --->   Operation 1313 'store' <Predicate = true> <Delay = 1.29> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5> <RAM>
ST_18 : Operation 1314 [1/1] (0.00ns)   --->   "%or_ln129_13 = call i32 @_ssdm_op_BitConcatenate.i32.i27.i5(i27 %trunc_ln129_26, i5 %lshr_ln129_13)" [benchmarks/sha/sha.c:129]   --->   Operation 1314 'bitconcatenate' 'or_ln129_13' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 1315 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln129_52 = add i32 %or_ln129_13, %xor_ln129_27" [benchmarks/sha/sha.c:129]   --->   Operation 1315 'add' 'add_ln129_52' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.45> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 1316 [1/1] (0.90ns) (root node of TernaryAdder)   --->   "%add_ln129_55 = add i32 %add_ln129_54, %add_ln129_52" [benchmarks/sha/sha.c:129]   --->   Operation 1316 'add' 'add_ln129_55' <Predicate = true> <Delay = 0.90> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.45> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 1317 [1/1] (0.00ns)   --->   "%trunc_ln129_28 = trunc i32 %add_ln129_55 to i27" [benchmarks/sha/sha.c:129]   --->   Operation 1317 'trunc' 'trunc_ln129_28' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 1318 [1/1] (0.00ns)   --->   "%lshr_ln129_14 = call i5 @_ssdm_op_PartSelect.i5.i32.i32.i32(i32 %add_ln129_55, i32 27, i32 31)" [benchmarks/sha/sha.c:129]   --->   Operation 1318 'partselect' 'lshr_ln129_14' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 1319 [1/1] (0.00ns)   --->   "%or_ln129_14 = call i32 @_ssdm_op_BitConcatenate.i32.i27.i5(i27 %trunc_ln129_28, i5 %lshr_ln129_14)" [benchmarks/sha/sha.c:129]   --->   Operation 1319 'bitconcatenate' 'or_ln129_14' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 1320 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln129_56 = add i32 %W_load, %or_ln129_14" [benchmarks/sha/sha.c:129]   --->   Operation 1320 'add' 'add_ln129_56' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.45> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 1321 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln129_57 = add i32 -899497514, %or_ln129_30" [benchmarks/sha/sha.c:129]   --->   Operation 1321 'add' 'add_ln129_57' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.45> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 1322 [1/1] (0.90ns) (root node of TernaryAdder)   --->   "%add_ln129_58 = add i32 %add_ln129_57, %xor_ln129_29" [benchmarks/sha/sha.c:129]   --->   Operation 1322 'add' 'add_ln129_58' <Predicate = true> <Delay = 0.90> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.45> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 1323 [1/1] (0.90ns) (root node of TernaryAdder)   --->   "%add_ln129_59 = add i32 %add_ln129_58, %add_ln129_56" [benchmarks/sha/sha.c:129]   --->   Operation 1323 'add' 'add_ln129_59' <Predicate = true> <Delay = 0.90> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.45> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 1324 [1/1] (0.00ns)   --->   "%or_ln129_33 = call i32 @_ssdm_op_BitConcatenate.i32.i2.i30(i2 %trunc_ln129_29, i30 %lshr_ln129_33)" [benchmarks/sha/sha.c:129]   --->   Operation 1324 'bitconcatenate' 'or_ln129_33' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 1325 [1/1] (0.00ns)   --->   "%trunc_ln129_30 = trunc i32 %add_ln129_59 to i27" [benchmarks/sha/sha.c:129]   --->   Operation 1325 'trunc' 'trunc_ln129_30' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 1326 [1/1] (0.00ns)   --->   "%lshr_ln129_15 = call i5 @_ssdm_op_PartSelect.i5.i32.i32.i32(i32 %add_ln129_59, i32 27, i32 31)" [benchmarks/sha/sha.c:129]   --->   Operation 1326 'partselect' 'lshr_ln129_15' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 1327 [1/1] (0.00ns)   --->   "%or_ln129_15 = call i32 @_ssdm_op_BitConcatenate.i32.i27.i5(i27 %trunc_ln129_30, i5 %lshr_ln129_15)" [benchmarks/sha/sha.c:129]   --->   Operation 1327 'bitconcatenate' 'or_ln129_15' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 1328 [1/1] (0.00ns) (grouped into LUT with out node xor_ln129_31)   --->   "%xor_ln129_30 = xor i32 %or_ln129_32, %add_ln129_55" [benchmarks/sha/sha.c:129]   --->   Operation 1328 'xor' 'xor_ln129_30' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 1329 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln129_31 = xor i32 %xor_ln129_30, %or_ln129_33" [benchmarks/sha/sha.c:129]   --->   Operation 1329 'xor' 'xor_ln129_31' <Predicate = true> <Delay = 0.28> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 1330 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln129_60 = add i32 %W_load_1, %or_ln129_15" [benchmarks/sha/sha.c:129]   --->   Operation 1330 'add' 'add_ln129_60' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.45> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 1331 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln129_61 = add i32 -899497514, %or_ln129_31" [benchmarks/sha/sha.c:129]   --->   Operation 1331 'add' 'add_ln129_61' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.45> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 1332 [1/1] (0.90ns) (root node of TernaryAdder)   --->   "%add_ln129_62 = add i32 %add_ln129_61, %xor_ln129_31" [benchmarks/sha/sha.c:129]   --->   Operation 1332 'add' 'add_ln129_62' <Predicate = true> <Delay = 0.90> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.45> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 1333 [1/1] (0.90ns) (root node of TernaryAdder)   --->   "%add_ln129_63 = add i32 %add_ln129_62, %add_ln129_60" [benchmarks/sha/sha.c:129]   --->   Operation 1333 'add' 'add_ln129_63' <Predicate = true> <Delay = 0.90> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.45> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 1334 [1/1] (0.00ns)   --->   "%trunc_ln129_31 = trunc i32 %add_ln129_55 to i2" [benchmarks/sha/sha.c:129]   --->   Operation 1334 'trunc' 'trunc_ln129_31' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 1335 [1/1] (0.00ns)   --->   "%lshr_ln129_34 = call i30 @_ssdm_op_PartSelect.i30.i32.i32.i32(i32 %add_ln129_55, i32 2, i32 31)" [benchmarks/sha/sha.c:129]   --->   Operation 1335 'partselect' 'lshr_ln129_34' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 1336 [1/1] (0.00ns)   --->   "%or_ln129_34 = call i32 @_ssdm_op_BitConcatenate.i32.i2.i30(i2 %trunc_ln129_31, i30 %lshr_ln129_34)" [benchmarks/sha/sha.c:129]   --->   Operation 1336 'bitconcatenate' 'or_ln129_34' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 1337 [1/1] (0.00ns)   --->   "%trunc_ln129_32 = trunc i32 %add_ln129_63 to i27" [benchmarks/sha/sha.c:129]   --->   Operation 1337 'trunc' 'trunc_ln129_32' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 1338 [1/1] (0.00ns)   --->   "%lshr_ln129_16 = call i5 @_ssdm_op_PartSelect.i5.i32.i32.i32(i32 %add_ln129_63, i32 27, i32 31)" [benchmarks/sha/sha.c:129]   --->   Operation 1338 'partselect' 'lshr_ln129_16' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 1339 [1/1] (0.00ns)   --->   "%or_ln129_16 = call i32 @_ssdm_op_BitConcatenate.i32.i27.i5(i27 %trunc_ln129_32, i5 %lshr_ln129_16)" [benchmarks/sha/sha.c:129]   --->   Operation 1339 'bitconcatenate' 'or_ln129_16' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 1340 [1/1] (0.00ns) (grouped into LUT with out node xor_ln129_33)   --->   "%xor_ln129_32 = xor i32 %or_ln129_33, %add_ln129_59" [benchmarks/sha/sha.c:129]   --->   Operation 1340 'xor' 'xor_ln129_32' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 1341 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln129_33 = xor i32 %xor_ln129_32, %or_ln129_34" [benchmarks/sha/sha.c:129]   --->   Operation 1341 'xor' 'xor_ln129_33' <Predicate = true> <Delay = 0.28> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 1342 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln129_64 = add i32 %W_load_2, %or_ln129_16" [benchmarks/sha/sha.c:129]   --->   Operation 1342 'add' 'add_ln129_64' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.45> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 1343 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln129_65 = add i32 -899497514, %or_ln129_32" [benchmarks/sha/sha.c:129]   --->   Operation 1343 'add' 'add_ln129_65' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.45> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 1344 [1/1] (0.90ns) (root node of TernaryAdder)   --->   "%add_ln129_66 = add i32 %add_ln129_65, %xor_ln129_33" [benchmarks/sha/sha.c:129]   --->   Operation 1344 'add' 'add_ln129_66' <Predicate = true> <Delay = 0.90> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.45> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 1345 [1/1] (0.90ns) (root node of TernaryAdder)   --->   "%add_ln129_67 = add i32 %add_ln129_66, %add_ln129_64" [benchmarks/sha/sha.c:129]   --->   Operation 1345 'add' 'add_ln129_67' <Predicate = true> <Delay = 0.90> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.45> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 1346 [1/1] (0.00ns)   --->   "%trunc_ln129_33 = trunc i32 %add_ln129_59 to i2" [benchmarks/sha/sha.c:129]   --->   Operation 1346 'trunc' 'trunc_ln129_33' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 1347 [1/1] (0.00ns)   --->   "%lshr_ln129_35 = call i30 @_ssdm_op_PartSelect.i30.i32.i32.i32(i32 %add_ln129_59, i32 2, i32 31)" [benchmarks/sha/sha.c:129]   --->   Operation 1347 'partselect' 'lshr_ln129_35' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 1348 [1/1] (0.00ns)   --->   "%or_ln129_35 = call i32 @_ssdm_op_BitConcatenate.i32.i2.i30(i2 %trunc_ln129_33, i30 %lshr_ln129_35)" [benchmarks/sha/sha.c:129]   --->   Operation 1348 'bitconcatenate' 'or_ln129_35' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 1349 [1/1] (0.00ns)   --->   "%trunc_ln129_34 = trunc i32 %add_ln129_67 to i27" [benchmarks/sha/sha.c:129]   --->   Operation 1349 'trunc' 'trunc_ln129_34' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 1350 [1/1] (0.00ns)   --->   "%lshr_ln129_17 = call i5 @_ssdm_op_PartSelect.i5.i32.i32.i32(i32 %add_ln129_67, i32 27, i32 31)" [benchmarks/sha/sha.c:129]   --->   Operation 1350 'partselect' 'lshr_ln129_17' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 1351 [1/1] (0.00ns)   --->   "%or_ln129_17 = call i32 @_ssdm_op_BitConcatenate.i32.i27.i5(i27 %trunc_ln129_34, i5 %lshr_ln129_17)" [benchmarks/sha/sha.c:129]   --->   Operation 1351 'bitconcatenate' 'or_ln129_17' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 1352 [1/1] (0.00ns) (grouped into LUT with out node xor_ln129_35)   --->   "%xor_ln129_34 = xor i32 %or_ln129_34, %add_ln129_63" [benchmarks/sha/sha.c:129]   --->   Operation 1352 'xor' 'xor_ln129_34' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 1353 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln129_35 = xor i32 %xor_ln129_34, %or_ln129_35" [benchmarks/sha/sha.c:129]   --->   Operation 1353 'xor' 'xor_ln129_35' <Predicate = true> <Delay = 0.28> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 1354 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln129_68 = add i32 %W_load_3, %or_ln129_17" [benchmarks/sha/sha.c:129]   --->   Operation 1354 'add' 'add_ln129_68' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.45> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 1355 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln129_69 = add i32 -899497514, %or_ln129_33" [benchmarks/sha/sha.c:129]   --->   Operation 1355 'add' 'add_ln129_69' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.45> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 1356 [1/1] (0.90ns) (root node of TernaryAdder)   --->   "%add_ln129_70 = add i32 %add_ln129_69, %xor_ln129_35" [benchmarks/sha/sha.c:129]   --->   Operation 1356 'add' 'add_ln129_70' <Predicate = true> <Delay = 0.90> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.45> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 1357 [1/1] (0.90ns) (root node of TernaryAdder)   --->   "%add_ln129_71 = add i32 %add_ln129_70, %add_ln129_68" [benchmarks/sha/sha.c:129]   --->   Operation 1357 'add' 'add_ln129_71' <Predicate = true> <Delay = 0.90> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.45> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 1358 [1/1] (0.00ns)   --->   "%trunc_ln129_35 = trunc i32 %add_ln129_63 to i2" [benchmarks/sha/sha.c:129]   --->   Operation 1358 'trunc' 'trunc_ln129_35' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 1359 [1/1] (0.00ns)   --->   "%lshr_ln129_36 = call i30 @_ssdm_op_PartSelect.i30.i32.i32.i32(i32 %add_ln129_63, i32 2, i32 31)" [benchmarks/sha/sha.c:129]   --->   Operation 1359 'partselect' 'lshr_ln129_36' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 1360 [1/1] (0.00ns)   --->   "%or_ln129_36 = call i32 @_ssdm_op_BitConcatenate.i32.i2.i30(i2 %trunc_ln129_35, i30 %lshr_ln129_36)" [benchmarks/sha/sha.c:129]   --->   Operation 1360 'bitconcatenate' 'or_ln129_36' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 1361 [1/1] (0.00ns)   --->   "%trunc_ln129_36 = trunc i32 %add_ln129_71 to i27" [benchmarks/sha/sha.c:129]   --->   Operation 1361 'trunc' 'trunc_ln129_36' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 1362 [1/1] (0.00ns)   --->   "%lshr_ln129_18 = call i5 @_ssdm_op_PartSelect.i5.i32.i32.i32(i32 %add_ln129_71, i32 27, i32 31)" [benchmarks/sha/sha.c:129]   --->   Operation 1362 'partselect' 'lshr_ln129_18' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 1363 [1/1] (0.00ns)   --->   "%or_ln129_18 = call i32 @_ssdm_op_BitConcatenate.i32.i27.i5(i27 %trunc_ln129_36, i5 %lshr_ln129_18)" [benchmarks/sha/sha.c:129]   --->   Operation 1363 'bitconcatenate' 'or_ln129_18' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 1364 [1/1] (0.00ns) (grouped into LUT with out node xor_ln129_37)   --->   "%xor_ln129_36 = xor i32 %or_ln129_35, %add_ln129_67" [benchmarks/sha/sha.c:129]   --->   Operation 1364 'xor' 'xor_ln129_36' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 1365 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln129_37 = xor i32 %xor_ln129_36, %or_ln129_36" [benchmarks/sha/sha.c:129]   --->   Operation 1365 'xor' 'xor_ln129_37' <Predicate = true> <Delay = 0.28> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 1366 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln129_72 = add i32 %W_load_4, %or_ln129_18" [benchmarks/sha/sha.c:129]   --->   Operation 1366 'add' 'add_ln129_72' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.45> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 1367 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln129_73 = add i32 -899497514, %or_ln129_34" [benchmarks/sha/sha.c:129]   --->   Operation 1367 'add' 'add_ln129_73' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.45> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 1368 [1/1] (0.90ns) (root node of TernaryAdder)   --->   "%add_ln129_74 = add i32 %add_ln129_73, %xor_ln129_37" [benchmarks/sha/sha.c:129]   --->   Operation 1368 'add' 'add_ln129_74' <Predicate = true> <Delay = 0.90> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.45> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 1369 [1/1] (0.90ns) (root node of TernaryAdder)   --->   "%add_ln129_75 = add i32 %add_ln129_74, %add_ln129_72" [benchmarks/sha/sha.c:129]   --->   Operation 1369 'add' 'add_ln129_75' <Predicate = true> <Delay = 0.90> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.45> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 1370 [1/1] (0.00ns)   --->   "%trunc_ln129_37 = trunc i32 %add_ln129_67 to i2" [benchmarks/sha/sha.c:129]   --->   Operation 1370 'trunc' 'trunc_ln129_37' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 1371 [1/1] (0.00ns)   --->   "%lshr_ln129_37 = call i30 @_ssdm_op_PartSelect.i30.i32.i32.i32(i32 %add_ln129_67, i32 2, i32 31)" [benchmarks/sha/sha.c:129]   --->   Operation 1371 'partselect' 'lshr_ln129_37' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 1372 [1/1] (0.00ns)   --->   "%or_ln129_37 = call i32 @_ssdm_op_BitConcatenate.i32.i2.i30(i2 %trunc_ln129_37, i30 %lshr_ln129_37)" [benchmarks/sha/sha.c:129]   --->   Operation 1372 'bitconcatenate' 'or_ln129_37' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 1373 [1/1] (0.00ns)   --->   "%trunc_ln129_38 = trunc i32 %add_ln129_75 to i27" [benchmarks/sha/sha.c:129]   --->   Operation 1373 'trunc' 'trunc_ln129_38' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 1374 [1/1] (0.00ns)   --->   "%lshr_ln129_19 = call i5 @_ssdm_op_PartSelect.i5.i32.i32.i32(i32 %add_ln129_75, i32 27, i32 31)" [benchmarks/sha/sha.c:129]   --->   Operation 1374 'partselect' 'lshr_ln129_19' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 1375 [1/1] (0.00ns)   --->   "%or_ln129_19 = call i32 @_ssdm_op_BitConcatenate.i32.i27.i5(i27 %trunc_ln129_38, i5 %lshr_ln129_19)" [benchmarks/sha/sha.c:129]   --->   Operation 1375 'bitconcatenate' 'or_ln129_19' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 1376 [1/1] (0.00ns) (grouped into LUT with out node xor_ln129_39)   --->   "%xor_ln129_38 = xor i32 %or_ln129_36, %add_ln129_71" [benchmarks/sha/sha.c:129]   --->   Operation 1376 'xor' 'xor_ln129_38' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 1377 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln129_39 = xor i32 %xor_ln129_38, %or_ln129_37" [benchmarks/sha/sha.c:129]   --->   Operation 1377 'xor' 'xor_ln129_39' <Predicate = true> <Delay = 0.28> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 1378 [1/1] (0.00ns)   --->   "%trunc_ln129_39 = trunc i32 %add_ln129_71 to i2" [benchmarks/sha/sha.c:129]   --->   Operation 1378 'trunc' 'trunc_ln129_39' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 1379 [1/1] (0.00ns)   --->   "%lshr_ln129_38 = call i30 @_ssdm_op_PartSelect.i30.i32.i32.i32(i32 %add_ln129_71, i32 2, i32 31)" [benchmarks/sha/sha.c:129]   --->   Operation 1379 'partselect' 'lshr_ln129_38' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 1380 [1/1] (0.00ns)   --->   "%or_ln129_38 = call i32 @_ssdm_op_BitConcatenate.i32.i2.i30(i2 %trunc_ln129_39, i30 %lshr_ln129_38)" [benchmarks/sha/sha.c:129]   --->   Operation 1380 'bitconcatenate' 'or_ln129_38' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 1381 [1/1] (1.14ns)   --->   "%add_ln132_1 = add i32 %A, %or_ln129_35" [benchmarks/sha/sha.c:132]   --->   Operation 1381 'add' 'add_ln132_1' <Predicate = true> <Delay = 1.14> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 1382 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln132_3 = add i32 -899497514, %or_ln129_19" [benchmarks/sha/sha.c:132]   --->   Operation 1382 'add' 'add_ln132_3' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.45> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 1383 [1/1] (0.90ns) (root node of TernaryAdder)   --->   "%add_ln132_4 = add i32 %add_ln132_3, %xor_ln129_39" [benchmarks/sha/sha.c:132]   --->   Operation 1383 'add' 'add_ln132_4' <Predicate = true> <Delay = 0.90> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.45> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 1384 [1/1] (1.14ns)   --->   "%add_ln134 = add i32 %C, %or_ln129_38" [benchmarks/sha/sha.c:134]   --->   Operation 1384 'add' 'add_ln134' <Predicate = true> <Delay = 1.14> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 1385 [1/1] (0.73ns)   --->   "store i32 %add_ln134, i32* getelementptr inbounds ([5 x i32]* @sha_info_digest, i64 0, i64 2), align 8" [benchmarks/sha/sha.c:134]   --->   Operation 1385 'store' <Predicate = true> <Delay = 0.73> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5> <RAM>
ST_18 : Operation 1386 [1/1] (1.14ns)   --->   "%add_ln135 = add i32 %D, %or_ln129_37" [benchmarks/sha/sha.c:135]   --->   Operation 1386 'add' 'add_ln135' <Predicate = true> <Delay = 1.14> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 1387 [1/1] (1.14ns)   --->   "%add_ln136 = add i32 %E, %or_ln129_36" [benchmarks/sha/sha.c:136]   --->   Operation 1387 'add' 'add_ln136' <Predicate = true> <Delay = 1.14> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 1388 [1/1] (0.73ns)   --->   "store i32 %add_ln136, i32* getelementptr inbounds ([5 x i32]* @sha_info_digest, i64 0, i64 4), align 16" [benchmarks/sha/sha.c:136]   --->   Operation 1388 'store' <Predicate = true> <Delay = 0.73> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5> <RAM>

State 19 <SV = 18> <Delay = 1.63>
ST_19 : Operation 1389 [1/1] (0.00ns)   --->   "%W_addr_20 = getelementptr inbounds [80 x i32]* %W, i64 0, i64 20" [benchmarks/sha/sha.c:107]   --->   Operation 1389 'getelementptr' 'W_addr_20' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 1390 [1/1] (1.29ns)   --->   "store i32 %xor_ln107_14, i32* %W_addr_20, align 16" [benchmarks/sha/sha.c:107]   --->   Operation 1390 'store' <Predicate = true> <Delay = 1.29> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5> <RAM>
ST_19 : Operation 1391 [1/1] (0.00ns)   --->   "%W_addr_21 = getelementptr inbounds [80 x i32]* %W, i64 0, i64 21" [benchmarks/sha/sha.c:107]   --->   Operation 1391 'getelementptr' 'W_addr_21' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 1392 [1/1] (1.29ns)   --->   "store i32 %xor_ln107_17, i32* %W_addr_21, align 4" [benchmarks/sha/sha.c:107]   --->   Operation 1392 'store' <Predicate = true> <Delay = 1.29> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5> <RAM>
ST_19 : Operation 1393 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln132_2 = add i32 %add_ln132_1, %W_load_5" [benchmarks/sha/sha.c:132]   --->   Operation 1393 'add' 'add_ln132_2' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.45> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 1394 [1/1] (0.90ns) (root node of TernaryAdder)   --->   "%add_ln132 = add i32 %add_ln132_4, %add_ln132_2" [benchmarks/sha/sha.c:132]   --->   Operation 1394 'add' 'add_ln132' <Predicate = true> <Delay = 0.90> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.45> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 1395 [1/1] (0.73ns)   --->   "store i32 %add_ln132, i32* getelementptr inbounds ([5 x i32]* @sha_info_digest, i64 0, i64 0), align 16" [benchmarks/sha/sha.c:132]   --->   Operation 1395 'store' <Predicate = true> <Delay = 0.73> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5> <RAM>
ST_19 : Operation 1396 [1/1] (1.14ns)   --->   "%add_ln133 = add i32 %B, %add_ln129_75" [benchmarks/sha/sha.c:133]   --->   Operation 1396 'add' 'add_ln133' <Predicate = true> <Delay = 1.14> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 1397 [1/1] (0.73ns)   --->   "store i32 %add_ln135, i32* getelementptr inbounds ([5 x i32]* @sha_info_digest, i64 0, i64 3), align 4" [benchmarks/sha/sha.c:135]   --->   Operation 1397 'store' <Predicate = true> <Delay = 0.73> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5> <RAM>

State 20 <SV = 19> <Delay = 1.29>
ST_20 : Operation 1398 [1/1] (0.00ns)   --->   "%W_addr_22 = getelementptr inbounds [80 x i32]* %W, i64 0, i64 22" [benchmarks/sha/sha.c:107]   --->   Operation 1398 'getelementptr' 'W_addr_22' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 1399 [1/1] (1.29ns)   --->   "store i32 %xor_ln107_20, i32* %W_addr_22, align 8" [benchmarks/sha/sha.c:107]   --->   Operation 1399 'store' <Predicate = true> <Delay = 1.29> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5> <RAM>
ST_20 : Operation 1400 [1/1] (0.00ns)   --->   "%W_addr_23 = getelementptr inbounds [80 x i32]* %W, i64 0, i64 23" [benchmarks/sha/sha.c:107]   --->   Operation 1400 'getelementptr' 'W_addr_23' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 1401 [1/1] (1.29ns)   --->   "store i32 %xor_ln107_23, i32* %W_addr_23, align 4" [benchmarks/sha/sha.c:107]   --->   Operation 1401 'store' <Predicate = true> <Delay = 1.29> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5> <RAM>
ST_20 : Operation 1402 [1/1] (0.73ns)   --->   "store i32 %add_ln133, i32* getelementptr inbounds ([5 x i32]* @sha_info_digest, i64 0, i64 1), align 4" [benchmarks/sha/sha.c:133]   --->   Operation 1402 'store' <Predicate = true> <Delay = 0.73> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5> <RAM>

State 21 <SV = 20> <Delay = 1.29>
ST_21 : Operation 1403 [1/1] (0.00ns)   --->   "%W_addr_24 = getelementptr inbounds [80 x i32]* %W, i64 0, i64 24" [benchmarks/sha/sha.c:107]   --->   Operation 1403 'getelementptr' 'W_addr_24' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1404 [1/1] (1.29ns)   --->   "store i32 %xor_ln107_26, i32* %W_addr_24, align 16" [benchmarks/sha/sha.c:107]   --->   Operation 1404 'store' <Predicate = true> <Delay = 1.29> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5> <RAM>
ST_21 : Operation 1405 [1/1] (0.00ns)   --->   "%W_addr_25 = getelementptr inbounds [80 x i32]* %W, i64 0, i64 25" [benchmarks/sha/sha.c:107]   --->   Operation 1405 'getelementptr' 'W_addr_25' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1406 [1/1] (1.29ns)   --->   "store i32 %xor_ln107_29, i32* %W_addr_25, align 4" [benchmarks/sha/sha.c:107]   --->   Operation 1406 'store' <Predicate = true> <Delay = 1.29> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5> <RAM>

State 22 <SV = 21> <Delay = 1.29>
ST_22 : Operation 1407 [1/1] (0.00ns)   --->   "%W_addr_26 = getelementptr inbounds [80 x i32]* %W, i64 0, i64 26" [benchmarks/sha/sha.c:107]   --->   Operation 1407 'getelementptr' 'W_addr_26' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 1408 [1/1] (1.29ns)   --->   "store i32 %xor_ln107_32, i32* %W_addr_26, align 8" [benchmarks/sha/sha.c:107]   --->   Operation 1408 'store' <Predicate = true> <Delay = 1.29> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5> <RAM>
ST_22 : Operation 1409 [1/1] (0.00ns)   --->   "%W_addr_27 = getelementptr inbounds [80 x i32]* %W, i64 0, i64 27" [benchmarks/sha/sha.c:107]   --->   Operation 1409 'getelementptr' 'W_addr_27' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 1410 [1/1] (1.29ns)   --->   "store i32 %xor_ln107_35, i32* %W_addr_27, align 4" [benchmarks/sha/sha.c:107]   --->   Operation 1410 'store' <Predicate = true> <Delay = 1.29> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5> <RAM>

State 23 <SV = 22> <Delay = 1.29>
ST_23 : Operation 1411 [1/1] (0.00ns)   --->   "%W_addr_28 = getelementptr inbounds [80 x i32]* %W, i64 0, i64 28" [benchmarks/sha/sha.c:107]   --->   Operation 1411 'getelementptr' 'W_addr_28' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 1412 [1/1] (1.29ns)   --->   "store i32 %xor_ln107_38, i32* %W_addr_28, align 16" [benchmarks/sha/sha.c:107]   --->   Operation 1412 'store' <Predicate = true> <Delay = 1.29> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5> <RAM>
ST_23 : Operation 1413 [1/1] (0.00ns)   --->   "%W_addr_29 = getelementptr inbounds [80 x i32]* %W, i64 0, i64 29" [benchmarks/sha/sha.c:107]   --->   Operation 1413 'getelementptr' 'W_addr_29' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 1414 [1/1] (1.29ns)   --->   "store i32 %xor_ln107_41, i32* %W_addr_29, align 4" [benchmarks/sha/sha.c:107]   --->   Operation 1414 'store' <Predicate = true> <Delay = 1.29> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5> <RAM>

State 24 <SV = 23> <Delay = 1.29>
ST_24 : Operation 1415 [1/1] (0.00ns)   --->   "%W_addr_30 = getelementptr inbounds [80 x i32]* %W, i64 0, i64 30" [benchmarks/sha/sha.c:107]   --->   Operation 1415 'getelementptr' 'W_addr_30' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 1416 [1/1] (1.29ns)   --->   "store i32 %xor_ln107_44, i32* %W_addr_30, align 8" [benchmarks/sha/sha.c:107]   --->   Operation 1416 'store' <Predicate = true> <Delay = 1.29> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5> <RAM>
ST_24 : Operation 1417 [1/1] (0.00ns)   --->   "%W_addr_31 = getelementptr inbounds [80 x i32]* %W, i64 0, i64 31" [benchmarks/sha/sha.c:107]   --->   Operation 1417 'getelementptr' 'W_addr_31' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 1418 [1/1] (1.29ns)   --->   "store i32 %xor_ln107_47, i32* %W_addr_31, align 4" [benchmarks/sha/sha.c:107]   --->   Operation 1418 'store' <Predicate = true> <Delay = 1.29> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5> <RAM>

State 25 <SV = 24> <Delay = 1.29>
ST_25 : Operation 1419 [1/1] (0.00ns)   --->   "%W_addr_32 = getelementptr inbounds [80 x i32]* %W, i64 0, i64 32" [benchmarks/sha/sha.c:107]   --->   Operation 1419 'getelementptr' 'W_addr_32' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 1420 [1/1] (1.29ns)   --->   "store i32 %xor_ln107_50, i32* %W_addr_32, align 16" [benchmarks/sha/sha.c:107]   --->   Operation 1420 'store' <Predicate = true> <Delay = 1.29> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5> <RAM>
ST_25 : Operation 1421 [1/1] (0.00ns)   --->   "%W_addr_33 = getelementptr inbounds [80 x i32]* %W, i64 0, i64 33" [benchmarks/sha/sha.c:107]   --->   Operation 1421 'getelementptr' 'W_addr_33' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 1422 [1/1] (1.29ns)   --->   "store i32 %xor_ln107_53, i32* %W_addr_33, align 4" [benchmarks/sha/sha.c:107]   --->   Operation 1422 'store' <Predicate = true> <Delay = 1.29> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5> <RAM>

State 26 <SV = 25> <Delay = 1.29>
ST_26 : Operation 1423 [1/1] (0.00ns)   --->   "%W_addr_34 = getelementptr inbounds [80 x i32]* %W, i64 0, i64 34" [benchmarks/sha/sha.c:107]   --->   Operation 1423 'getelementptr' 'W_addr_34' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 1424 [1/1] (1.29ns)   --->   "store i32 %xor_ln107_56, i32* %W_addr_34, align 8" [benchmarks/sha/sha.c:107]   --->   Operation 1424 'store' <Predicate = true> <Delay = 1.29> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5> <RAM>
ST_26 : Operation 1425 [1/1] (0.00ns)   --->   "%W_addr_35 = getelementptr inbounds [80 x i32]* %W, i64 0, i64 35" [benchmarks/sha/sha.c:107]   --->   Operation 1425 'getelementptr' 'W_addr_35' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 1426 [1/1] (1.29ns)   --->   "store i32 %xor_ln107_59, i32* %W_addr_35, align 4" [benchmarks/sha/sha.c:107]   --->   Operation 1426 'store' <Predicate = true> <Delay = 1.29> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5> <RAM>

State 27 <SV = 26> <Delay = 1.29>
ST_27 : Operation 1427 [1/1] (0.00ns)   --->   "%W_addr_36 = getelementptr inbounds [80 x i32]* %W, i64 0, i64 36" [benchmarks/sha/sha.c:107]   --->   Operation 1427 'getelementptr' 'W_addr_36' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 1428 [1/1] (1.29ns)   --->   "store i32 %xor_ln107_62, i32* %W_addr_36, align 16" [benchmarks/sha/sha.c:107]   --->   Operation 1428 'store' <Predicate = true> <Delay = 1.29> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5> <RAM>
ST_27 : Operation 1429 [1/1] (0.00ns)   --->   "%W_addr_37 = getelementptr inbounds [80 x i32]* %W, i64 0, i64 37" [benchmarks/sha/sha.c:107]   --->   Operation 1429 'getelementptr' 'W_addr_37' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 1430 [1/1] (1.29ns)   --->   "store i32 %xor_ln107_65, i32* %W_addr_37, align 4" [benchmarks/sha/sha.c:107]   --->   Operation 1430 'store' <Predicate = true> <Delay = 1.29> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5> <RAM>

State 28 <SV = 27> <Delay = 1.29>
ST_28 : Operation 1431 [1/1] (0.00ns)   --->   "%W_addr_38 = getelementptr inbounds [80 x i32]* %W, i64 0, i64 38" [benchmarks/sha/sha.c:107]   --->   Operation 1431 'getelementptr' 'W_addr_38' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 1432 [1/1] (1.29ns)   --->   "store i32 %xor_ln107_68, i32* %W_addr_38, align 8" [benchmarks/sha/sha.c:107]   --->   Operation 1432 'store' <Predicate = true> <Delay = 1.29> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5> <RAM>
ST_28 : Operation 1433 [1/1] (0.00ns)   --->   "%W_addr_39 = getelementptr inbounds [80 x i32]* %W, i64 0, i64 39" [benchmarks/sha/sha.c:107]   --->   Operation 1433 'getelementptr' 'W_addr_39' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 1434 [1/1] (1.29ns)   --->   "store i32 %xor_ln107_71, i32* %W_addr_39, align 4" [benchmarks/sha/sha.c:107]   --->   Operation 1434 'store' <Predicate = true> <Delay = 1.29> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5> <RAM>

State 29 <SV = 28> <Delay = 1.29>
ST_29 : Operation 1435 [1/1] (0.00ns)   --->   "%W_addr_40 = getelementptr inbounds [80 x i32]* %W, i64 0, i64 40" [benchmarks/sha/sha.c:107]   --->   Operation 1435 'getelementptr' 'W_addr_40' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 1436 [1/1] (1.29ns)   --->   "store i32 %xor_ln107_74, i32* %W_addr_40, align 16" [benchmarks/sha/sha.c:107]   --->   Operation 1436 'store' <Predicate = true> <Delay = 1.29> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5> <RAM>
ST_29 : Operation 1437 [1/1] (0.00ns)   --->   "%W_addr_41 = getelementptr inbounds [80 x i32]* %W, i64 0, i64 41" [benchmarks/sha/sha.c:107]   --->   Operation 1437 'getelementptr' 'W_addr_41' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 1438 [1/1] (1.29ns)   --->   "store i32 %xor_ln107_77, i32* %W_addr_41, align 4" [benchmarks/sha/sha.c:107]   --->   Operation 1438 'store' <Predicate = true> <Delay = 1.29> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5> <RAM>

State 30 <SV = 29> <Delay = 1.29>
ST_30 : Operation 1439 [1/1] (0.00ns)   --->   "%W_addr_42 = getelementptr inbounds [80 x i32]* %W, i64 0, i64 42" [benchmarks/sha/sha.c:107]   --->   Operation 1439 'getelementptr' 'W_addr_42' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 1440 [1/1] (1.29ns)   --->   "store i32 %xor_ln107_80, i32* %W_addr_42, align 8" [benchmarks/sha/sha.c:107]   --->   Operation 1440 'store' <Predicate = true> <Delay = 1.29> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5> <RAM>
ST_30 : Operation 1441 [1/1] (0.00ns)   --->   "%W_addr_43 = getelementptr inbounds [80 x i32]* %W, i64 0, i64 43" [benchmarks/sha/sha.c:107]   --->   Operation 1441 'getelementptr' 'W_addr_43' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 1442 [1/1] (1.29ns)   --->   "store i32 %xor_ln107_83, i32* %W_addr_43, align 4" [benchmarks/sha/sha.c:107]   --->   Operation 1442 'store' <Predicate = true> <Delay = 1.29> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5> <RAM>

State 31 <SV = 30> <Delay = 1.29>
ST_31 : Operation 1443 [1/1] (0.00ns)   --->   "%W_addr_44 = getelementptr inbounds [80 x i32]* %W, i64 0, i64 44" [benchmarks/sha/sha.c:107]   --->   Operation 1443 'getelementptr' 'W_addr_44' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 1444 [1/1] (1.29ns)   --->   "store i32 %xor_ln107_86, i32* %W_addr_44, align 16" [benchmarks/sha/sha.c:107]   --->   Operation 1444 'store' <Predicate = true> <Delay = 1.29> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5> <RAM>
ST_31 : Operation 1445 [1/1] (0.00ns)   --->   "%W_addr_45 = getelementptr inbounds [80 x i32]* %W, i64 0, i64 45" [benchmarks/sha/sha.c:107]   --->   Operation 1445 'getelementptr' 'W_addr_45' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 1446 [1/1] (1.29ns)   --->   "store i32 %xor_ln107_89, i32* %W_addr_45, align 4" [benchmarks/sha/sha.c:107]   --->   Operation 1446 'store' <Predicate = true> <Delay = 1.29> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5> <RAM>

State 32 <SV = 31> <Delay = 1.29>
ST_32 : Operation 1447 [1/1] (0.00ns)   --->   "%W_addr_46 = getelementptr inbounds [80 x i32]* %W, i64 0, i64 46" [benchmarks/sha/sha.c:107]   --->   Operation 1447 'getelementptr' 'W_addr_46' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 1448 [1/1] (1.29ns)   --->   "store i32 %xor_ln107_92, i32* %W_addr_46, align 8" [benchmarks/sha/sha.c:107]   --->   Operation 1448 'store' <Predicate = true> <Delay = 1.29> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5> <RAM>
ST_32 : Operation 1449 [1/1] (0.00ns)   --->   "%W_addr_47 = getelementptr inbounds [80 x i32]* %W, i64 0, i64 47" [benchmarks/sha/sha.c:107]   --->   Operation 1449 'getelementptr' 'W_addr_47' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 1450 [1/1] (1.29ns)   --->   "store i32 %xor_ln107_95, i32* %W_addr_47, align 4" [benchmarks/sha/sha.c:107]   --->   Operation 1450 'store' <Predicate = true> <Delay = 1.29> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5> <RAM>

State 33 <SV = 32> <Delay = 1.29>
ST_33 : Operation 1451 [1/1] (0.00ns)   --->   "%W_addr_48 = getelementptr inbounds [80 x i32]* %W, i64 0, i64 48" [benchmarks/sha/sha.c:107]   --->   Operation 1451 'getelementptr' 'W_addr_48' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 1452 [1/1] (1.29ns)   --->   "store i32 %xor_ln107_98, i32* %W_addr_48, align 16" [benchmarks/sha/sha.c:107]   --->   Operation 1452 'store' <Predicate = true> <Delay = 1.29> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5> <RAM>
ST_33 : Operation 1453 [1/1] (0.00ns)   --->   "%W_addr_49 = getelementptr inbounds [80 x i32]* %W, i64 0, i64 49" [benchmarks/sha/sha.c:107]   --->   Operation 1453 'getelementptr' 'W_addr_49' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 1454 [1/1] (1.29ns)   --->   "store i32 %xor_ln107_101, i32* %W_addr_49, align 4" [benchmarks/sha/sha.c:107]   --->   Operation 1454 'store' <Predicate = true> <Delay = 1.29> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5> <RAM>

State 34 <SV = 33> <Delay = 1.29>
ST_34 : Operation 1455 [1/1] (0.00ns)   --->   "%W_addr_50 = getelementptr inbounds [80 x i32]* %W, i64 0, i64 50" [benchmarks/sha/sha.c:107]   --->   Operation 1455 'getelementptr' 'W_addr_50' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 1456 [1/1] (1.29ns)   --->   "store i32 %xor_ln107_104, i32* %W_addr_50, align 8" [benchmarks/sha/sha.c:107]   --->   Operation 1456 'store' <Predicate = true> <Delay = 1.29> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5> <RAM>
ST_34 : Operation 1457 [1/1] (0.00ns)   --->   "%W_addr_51 = getelementptr inbounds [80 x i32]* %W, i64 0, i64 51" [benchmarks/sha/sha.c:107]   --->   Operation 1457 'getelementptr' 'W_addr_51' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 1458 [1/1] (1.29ns)   --->   "store i32 %xor_ln107_107, i32* %W_addr_51, align 4" [benchmarks/sha/sha.c:107]   --->   Operation 1458 'store' <Predicate = true> <Delay = 1.29> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5> <RAM>

State 35 <SV = 34> <Delay = 1.29>
ST_35 : Operation 1459 [1/1] (0.00ns)   --->   "%W_addr_52 = getelementptr inbounds [80 x i32]* %W, i64 0, i64 52" [benchmarks/sha/sha.c:107]   --->   Operation 1459 'getelementptr' 'W_addr_52' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 1460 [1/1] (1.29ns)   --->   "store i32 %xor_ln107_110, i32* %W_addr_52, align 16" [benchmarks/sha/sha.c:107]   --->   Operation 1460 'store' <Predicate = true> <Delay = 1.29> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5> <RAM>
ST_35 : Operation 1461 [1/1] (0.00ns)   --->   "%W_addr_53 = getelementptr inbounds [80 x i32]* %W, i64 0, i64 53" [benchmarks/sha/sha.c:107]   --->   Operation 1461 'getelementptr' 'W_addr_53' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 1462 [1/1] (1.29ns)   --->   "store i32 %xor_ln107_113, i32* %W_addr_53, align 4" [benchmarks/sha/sha.c:107]   --->   Operation 1462 'store' <Predicate = true> <Delay = 1.29> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5> <RAM>

State 36 <SV = 35> <Delay = 1.29>
ST_36 : Operation 1463 [1/1] (0.00ns)   --->   "%W_addr_54 = getelementptr inbounds [80 x i32]* %W, i64 0, i64 54" [benchmarks/sha/sha.c:107]   --->   Operation 1463 'getelementptr' 'W_addr_54' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 1464 [1/1] (1.29ns)   --->   "store i32 %xor_ln107_116, i32* %W_addr_54, align 8" [benchmarks/sha/sha.c:107]   --->   Operation 1464 'store' <Predicate = true> <Delay = 1.29> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5> <RAM>
ST_36 : Operation 1465 [1/1] (0.00ns)   --->   "%W_addr_55 = getelementptr inbounds [80 x i32]* %W, i64 0, i64 55" [benchmarks/sha/sha.c:107]   --->   Operation 1465 'getelementptr' 'W_addr_55' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 1466 [1/1] (1.29ns)   --->   "store i32 %xor_ln107_119, i32* %W_addr_55, align 4" [benchmarks/sha/sha.c:107]   --->   Operation 1466 'store' <Predicate = true> <Delay = 1.29> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5> <RAM>

State 37 <SV = 36> <Delay = 1.29>
ST_37 : Operation 1467 [1/1] (0.00ns)   --->   "%W_addr_56 = getelementptr inbounds [80 x i32]* %W, i64 0, i64 56" [benchmarks/sha/sha.c:107]   --->   Operation 1467 'getelementptr' 'W_addr_56' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 1468 [1/1] (1.29ns)   --->   "store i32 %xor_ln107_122, i32* %W_addr_56, align 16" [benchmarks/sha/sha.c:107]   --->   Operation 1468 'store' <Predicate = true> <Delay = 1.29> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5> <RAM>
ST_37 : Operation 1469 [1/1] (0.00ns)   --->   "%W_addr_57 = getelementptr inbounds [80 x i32]* %W, i64 0, i64 57" [benchmarks/sha/sha.c:107]   --->   Operation 1469 'getelementptr' 'W_addr_57' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 1470 [1/1] (1.29ns)   --->   "store i32 %xor_ln107_125, i32* %W_addr_57, align 4" [benchmarks/sha/sha.c:107]   --->   Operation 1470 'store' <Predicate = true> <Delay = 1.29> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5> <RAM>

State 38 <SV = 37> <Delay = 1.29>
ST_38 : Operation 1471 [1/1] (0.00ns)   --->   "%W_addr_58 = getelementptr inbounds [80 x i32]* %W, i64 0, i64 58" [benchmarks/sha/sha.c:107]   --->   Operation 1471 'getelementptr' 'W_addr_58' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 1472 [1/1] (1.29ns)   --->   "store i32 %xor_ln107_128, i32* %W_addr_58, align 8" [benchmarks/sha/sha.c:107]   --->   Operation 1472 'store' <Predicate = true> <Delay = 1.29> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5> <RAM>
ST_38 : Operation 1473 [1/1] (0.00ns)   --->   "%W_addr_59 = getelementptr inbounds [80 x i32]* %W, i64 0, i64 59" [benchmarks/sha/sha.c:107]   --->   Operation 1473 'getelementptr' 'W_addr_59' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 1474 [1/1] (1.29ns)   --->   "store i32 %xor_ln107_131, i32* %W_addr_59, align 4" [benchmarks/sha/sha.c:107]   --->   Operation 1474 'store' <Predicate = true> <Delay = 1.29> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5> <RAM>

State 39 <SV = 38> <Delay = 1.29>
ST_39 : Operation 1475 [1/1] (0.00ns)   --->   "%W_addr_60 = getelementptr inbounds [80 x i32]* %W, i64 0, i64 60" [benchmarks/sha/sha.c:107]   --->   Operation 1475 'getelementptr' 'W_addr_60' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 1476 [1/1] (1.29ns)   --->   "store i32 %xor_ln107_134, i32* %W_addr_60, align 16" [benchmarks/sha/sha.c:107]   --->   Operation 1476 'store' <Predicate = true> <Delay = 1.29> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5> <RAM>
ST_39 : Operation 1477 [1/1] (0.00ns)   --->   "%W_addr_61 = getelementptr inbounds [80 x i32]* %W, i64 0, i64 61" [benchmarks/sha/sha.c:107]   --->   Operation 1477 'getelementptr' 'W_addr_61' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 1478 [1/1] (1.29ns)   --->   "store i32 %xor_ln107_137, i32* %W_addr_61, align 4" [benchmarks/sha/sha.c:107]   --->   Operation 1478 'store' <Predicate = true> <Delay = 1.29> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5> <RAM>

State 40 <SV = 39> <Delay = 1.29>
ST_40 : Operation 1479 [1/1] (0.00ns)   --->   "%W_addr_62 = getelementptr inbounds [80 x i32]* %W, i64 0, i64 62" [benchmarks/sha/sha.c:107]   --->   Operation 1479 'getelementptr' 'W_addr_62' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 1480 [1/1] (1.29ns)   --->   "store i32 %xor_ln107_140, i32* %W_addr_62, align 8" [benchmarks/sha/sha.c:107]   --->   Operation 1480 'store' <Predicate = true> <Delay = 1.29> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5> <RAM>
ST_40 : Operation 1481 [1/1] (0.00ns)   --->   "%W_addr_63 = getelementptr inbounds [80 x i32]* %W, i64 0, i64 63" [benchmarks/sha/sha.c:107]   --->   Operation 1481 'getelementptr' 'W_addr_63' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 1482 [1/1] (1.29ns)   --->   "store i32 %xor_ln107_143, i32* %W_addr_63, align 4" [benchmarks/sha/sha.c:107]   --->   Operation 1482 'store' <Predicate = true> <Delay = 1.29> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5> <RAM>

State 41 <SV = 40> <Delay = 1.29>
ST_41 : Operation 1483 [1/1] (0.00ns)   --->   "%W_addr_64 = getelementptr inbounds [80 x i32]* %W, i64 0, i64 64" [benchmarks/sha/sha.c:107]   --->   Operation 1483 'getelementptr' 'W_addr_64' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 1484 [1/1] (1.29ns)   --->   "store i32 %xor_ln107_146, i32* %W_addr_64, align 16" [benchmarks/sha/sha.c:107]   --->   Operation 1484 'store' <Predicate = true> <Delay = 1.29> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5> <RAM>
ST_41 : Operation 1485 [1/1] (0.00ns)   --->   "%W_addr_65 = getelementptr inbounds [80 x i32]* %W, i64 0, i64 65" [benchmarks/sha/sha.c:107]   --->   Operation 1485 'getelementptr' 'W_addr_65' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 1486 [1/1] (1.29ns)   --->   "store i32 %xor_ln107_149, i32* %W_addr_65, align 4" [benchmarks/sha/sha.c:107]   --->   Operation 1486 'store' <Predicate = true> <Delay = 1.29> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5> <RAM>

State 42 <SV = 41> <Delay = 1.29>
ST_42 : Operation 1487 [1/1] (0.00ns)   --->   "%W_addr_66 = getelementptr inbounds [80 x i32]* %W, i64 0, i64 66" [benchmarks/sha/sha.c:107]   --->   Operation 1487 'getelementptr' 'W_addr_66' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 1488 [1/1] (1.29ns)   --->   "store i32 %xor_ln107_152, i32* %W_addr_66, align 8" [benchmarks/sha/sha.c:107]   --->   Operation 1488 'store' <Predicate = true> <Delay = 1.29> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5> <RAM>
ST_42 : Operation 1489 [1/1] (0.00ns)   --->   "%W_addr_67 = getelementptr inbounds [80 x i32]* %W, i64 0, i64 67" [benchmarks/sha/sha.c:107]   --->   Operation 1489 'getelementptr' 'W_addr_67' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 1490 [1/1] (1.29ns)   --->   "store i32 %xor_ln107_155, i32* %W_addr_67, align 4" [benchmarks/sha/sha.c:107]   --->   Operation 1490 'store' <Predicate = true> <Delay = 1.29> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5> <RAM>

State 43 <SV = 42> <Delay = 1.29>
ST_43 : Operation 1491 [1/1] (0.00ns)   --->   "%W_addr_68 = getelementptr inbounds [80 x i32]* %W, i64 0, i64 68" [benchmarks/sha/sha.c:107]   --->   Operation 1491 'getelementptr' 'W_addr_68' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 1492 [1/1] (1.29ns)   --->   "store i32 %xor_ln107_158, i32* %W_addr_68, align 16" [benchmarks/sha/sha.c:107]   --->   Operation 1492 'store' <Predicate = true> <Delay = 1.29> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5> <RAM>
ST_43 : Operation 1493 [1/1] (0.00ns)   --->   "%W_addr_69 = getelementptr inbounds [80 x i32]* %W, i64 0, i64 69" [benchmarks/sha/sha.c:107]   --->   Operation 1493 'getelementptr' 'W_addr_69' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 1494 [1/1] (1.29ns)   --->   "store i32 %xor_ln107_161, i32* %W_addr_69, align 4" [benchmarks/sha/sha.c:107]   --->   Operation 1494 'store' <Predicate = true> <Delay = 1.29> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5> <RAM>

State 44 <SV = 43> <Delay = 1.29>
ST_44 : Operation 1495 [1/1] (0.00ns)   --->   "%W_addr_70 = getelementptr inbounds [80 x i32]* %W, i64 0, i64 70" [benchmarks/sha/sha.c:107]   --->   Operation 1495 'getelementptr' 'W_addr_70' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 1496 [1/1] (1.29ns)   --->   "store i32 %xor_ln107_164, i32* %W_addr_70, align 8" [benchmarks/sha/sha.c:107]   --->   Operation 1496 'store' <Predicate = true> <Delay = 1.29> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5> <RAM>
ST_44 : Operation 1497 [1/1] (0.00ns)   --->   "%W_addr_71 = getelementptr inbounds [80 x i32]* %W, i64 0, i64 71" [benchmarks/sha/sha.c:107]   --->   Operation 1497 'getelementptr' 'W_addr_71' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 1498 [1/1] (1.29ns)   --->   "store i32 %xor_ln107_167, i32* %W_addr_71, align 4" [benchmarks/sha/sha.c:107]   --->   Operation 1498 'store' <Predicate = true> <Delay = 1.29> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5> <RAM>

State 45 <SV = 44> <Delay = 1.29>
ST_45 : Operation 1499 [1/1] (0.00ns)   --->   "%W_addr_72 = getelementptr inbounds [80 x i32]* %W, i64 0, i64 72" [benchmarks/sha/sha.c:107]   --->   Operation 1499 'getelementptr' 'W_addr_72' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 1500 [1/1] (1.29ns)   --->   "store i32 %xor_ln107_170, i32* %W_addr_72, align 16" [benchmarks/sha/sha.c:107]   --->   Operation 1500 'store' <Predicate = true> <Delay = 1.29> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5> <RAM>
ST_45 : Operation 1501 [1/1] (0.00ns)   --->   "%W_addr_73 = getelementptr inbounds [80 x i32]* %W, i64 0, i64 73" [benchmarks/sha/sha.c:107]   --->   Operation 1501 'getelementptr' 'W_addr_73' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 1502 [1/1] (1.29ns)   --->   "store i32 %xor_ln107_173, i32* %W_addr_73, align 4" [benchmarks/sha/sha.c:107]   --->   Operation 1502 'store' <Predicate = true> <Delay = 1.29> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5> <RAM>
ST_45 : Operation 1503 [1/1] (0.00ns)   --->   "ret void" [benchmarks/sha/sha.c:137]   --->   Operation 1503 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 8ns, clock uncertainty: 1ns.

 <State 1>: 0.73ns
The critical path consists of the following:
	'load' operation ('sha_info_data_load', benchmarks/sha/sha.c:103) on array 'sha_info_data' [2]  (0.73 ns)

 <State 2>: 0.73ns
The critical path consists of the following:
	'load' operation ('sha_info_data_load', benchmarks/sha/sha.c:103) on array 'sha_info_data' [2]  (0.73 ns)

 <State 3>: 1.3ns
The critical path consists of the following:
	'getelementptr' operation ('W_addr', benchmarks/sha/sha.c:103) [3]  (0 ns)
	'store' operation ('store_ln103', benchmarks/sha/sha.c:103) of variable 'sha_info_data_load', benchmarks/sha/sha.c:103 on array 'W', benchmarks/sha/sha.c:99 [4]  (1.3 ns)

 <State 4>: 1.3ns
The critical path consists of the following:
	'getelementptr' operation ('W_addr_2', benchmarks/sha/sha.c:103) [9]  (0 ns)
	'store' operation ('store_ln103', benchmarks/sha/sha.c:103) of variable 'sha_info_data_load_2', benchmarks/sha/sha.c:103 on array 'W', benchmarks/sha/sha.c:99 [10]  (1.3 ns)

 <State 5>: 1.3ns
The critical path consists of the following:
	'getelementptr' operation ('W_addr_4', benchmarks/sha/sha.c:103) [15]  (0 ns)
	'store' operation ('store_ln103', benchmarks/sha/sha.c:103) of variable 'sha_info_data_load_4', benchmarks/sha/sha.c:103 on array 'W', benchmarks/sha/sha.c:99 [16]  (1.3 ns)

 <State 6>: 1.3ns
The critical path consists of the following:
	'getelementptr' operation ('W_addr_6', benchmarks/sha/sha.c:103) [21]  (0 ns)
	'store' operation ('store_ln103', benchmarks/sha/sha.c:103) of variable 'sha_info_data_load_6', benchmarks/sha/sha.c:103 on array 'W', benchmarks/sha/sha.c:99 [22]  (1.3 ns)

 <State 7>: 6.93ns
The critical path consists of the following:
	'and' operation ('and_ln117', benchmarks/sha/sha.c:117) [378]  (0 ns)
	'or' operation ('or_ln117', benchmarks/sha/sha.c:117) [381]  (0.289 ns)
	'add' operation ('add_ln117_1', benchmarks/sha/sha.c:117) [383]  (0 ns)
	'add' operation ('add_ln117_2', benchmarks/sha/sha.c:117) [384]  (0.907 ns)
	'add' operation ('add_ln117_3', benchmarks/sha/sha.c:117) [385]  (0.907 ns)
	'add' operation ('add_ln117_6', benchmarks/sha/sha.c:117) [398]  (0.907 ns)
	'add' operation ('add_ln117_7', benchmarks/sha/sha.c:117) [399]  (0.907 ns)
	'add' operation ('add_ln117_10', benchmarks/sha/sha.c:117) [412]  (0.907 ns)
	'add' operation ('add_ln117_11', benchmarks/sha/sha.c:117) [413]  (0.907 ns)
	'and' operation ('and_ln117_4', benchmarks/sha/sha.c:117) [434]  (0 ns)
	'or' operation ('or_ln117_26', benchmarks/sha/sha.c:117) [437]  (0.289 ns)
	'add' operation ('add_ln117_18', benchmarks/sha/sha.c:117) [440]  (0.907 ns)

 <State 8>: 6.6ns
The critical path consists of the following:
	'and' operation ('and_ln117_5', benchmarks/sha/sha.c:117) [448]  (0 ns)
	'or' operation ('or_ln117_28', benchmarks/sha/sha.c:117) [451]  (0.289 ns)
	'add' operation ('add_ln117_22', benchmarks/sha/sha.c:117) [454]  (0.907 ns)
	'add' operation ('add_ln117_23', benchmarks/sha/sha.c:117) [455]  (0.907 ns)
	'and' operation ('and_ln117_7', benchmarks/sha/sha.c:117) [476]  (0 ns)
	'or' operation ('or_ln117_32', benchmarks/sha/sha.c:117) [479]  (0.289 ns)
	'add' operation ('add_ln117_30', benchmarks/sha/sha.c:117) [482]  (0.907 ns)
	'add' operation ('add_ln117_31', benchmarks/sha/sha.c:117) [483]  (0.907 ns)
	'and' operation ('and_ln117_9', benchmarks/sha/sha.c:117) [504]  (0 ns)
	'or' operation ('or_ln117_36', benchmarks/sha/sha.c:117) [507]  (0.289 ns)
	'add' operation ('add_ln117_38', benchmarks/sha/sha.c:117) [510]  (0.907 ns)
	'add' operation ('add_ln117_39', benchmarks/sha/sha.c:117) [511]  (0.907 ns)
	'and' operation ('and_ln117_11', benchmarks/sha/sha.c:117) [532]  (0 ns)
	'or' operation ('or_ln117_40', benchmarks/sha/sha.c:117) [535]  (0.289 ns)

 <State 9>: 6.93ns
The critical path consists of the following:
	'add' operation ('add_ln117_40', benchmarks/sha/sha.c:117) [522]  (0 ns)
	'add' operation ('add_ln117_43', benchmarks/sha/sha.c:117) [525]  (0.907 ns)
	'add' operation ('add_ln117_44', benchmarks/sha/sha.c:117) [536]  (0 ns)
	'add' operation ('add_ln117_47', benchmarks/sha/sha.c:117) [539]  (0.907 ns)
	'xor' operation ('xor_ln117_13', benchmarks/sha/sha.c:117) [561]  (0 ns)
	'and' operation ('and_ln117_33', benchmarks/sha/sha.c:117) [562]  (0 ns)
	'or' operation ('or_ln117_44', benchmarks/sha/sha.c:117) [563]  (0.289 ns)
	'add' operation ('add_ln117_54', benchmarks/sha/sha.c:117) [566]  (0.907 ns)
	'add' operation ('add_ln117_55', benchmarks/sha/sha.c:117) [567]  (0.907 ns)
	'and' operation ('and_ln117_15', benchmarks/sha/sha.c:117) [588]  (0 ns)
	'or' operation ('or_ln117_48', benchmarks/sha/sha.c:117) [591]  (0.289 ns)
	'add' operation ('add_ln117_62', benchmarks/sha/sha.c:117) [594]  (0.907 ns)
	'add' operation ('add_ln117_63', benchmarks/sha/sha.c:117) [595]  (0.907 ns)
	'add' operation ('add_ln117_64', benchmarks/sha/sha.c:117) [606]  (0 ns)
	'add' operation ('add_ln117_67', benchmarks/sha/sha.c:117) [609]  (0.907 ns)

 <State 10>: 6.79ns
The critical path consists of the following:
	'xor' operation ('xor_ln107_54', benchmarks/sha/sha.c:107) [140]  (0.289 ns)
	'xor' operation ('xor_ln107_63', benchmarks/sha/sha.c:107) [155]  (0.289 ns)
	'xor' operation ('xor_ln107_88', benchmarks/sha/sha.c:107) [196]  (0 ns)
	'xor' operation ('xor_ln107_89', benchmarks/sha/sha.c:107) [197]  (0.289 ns)
	'xor' operation ('xor_ln107_96', benchmarks/sha/sha.c:107) [210]  (0.289 ns)
	'xor' operation ('xor_ln107_98', benchmarks/sha/sha.c:107) [212]  (0.289 ns)
	'xor' operation ('xor_ln107_105', benchmarks/sha/sha.c:107) [225]  (0.289 ns)
	'xor' operation ('xor_ln107_107', benchmarks/sha/sha.c:107) [227]  (0.289 ns)
	'xor' operation ('xor_ln107_114', benchmarks/sha/sha.c:107) [240]  (0.289 ns)
	'xor' operation ('xor_ln107_116', benchmarks/sha/sha.c:107) [242]  (0.289 ns)
	'xor' operation ('xor_ln107_123', benchmarks/sha/sha.c:107) [255]  (0.289 ns)
	'xor' operation ('xor_ln107_125', benchmarks/sha/sha.c:107) [257]  (0.289 ns)
	'xor' operation ('xor_ln107_132', benchmarks/sha/sha.c:107) [270]  (0.289 ns)
	'xor' operation ('xor_ln107_134', benchmarks/sha/sha.c:107) [272]  (0.289 ns)
	'xor' operation ('xor_ln107_141', benchmarks/sha/sha.c:107) [285]  (0.289 ns)
	'xor' operation ('xor_ln107_143', benchmarks/sha/sha.c:107) [287]  (0.289 ns)
	'xor' operation ('xor_ln107_150', benchmarks/sha/sha.c:107) [300]  (0 ns)
	'xor' operation ('xor_ln107_152', benchmarks/sha/sha.c:107) [302]  (0.289 ns)
	'xor' operation ('xor_ln107_159', benchmarks/sha/sha.c:107) [315]  (0 ns)
	'xor' operation ('xor_ln107_161', benchmarks/sha/sha.c:107) [317]  (0.289 ns)
	'xor' operation ('xor_ln107_168', benchmarks/sha/sha.c:107) [330]  (0 ns)
	'xor' operation ('xor_ln107_170', benchmarks/sha/sha.c:107) [332]  (0.289 ns)
	'xor' operation ('xor_ln107_177', benchmarks/sha/sha.c:107) [345]  (0 ns)
	'xor' operation ('xor_ln107_179', benchmarks/sha/sha.c:107) [347]  (0.289 ns)
	'store' operation ('store_ln107', benchmarks/sha/sha.c:107) of variable 'xor_ln107_179', benchmarks/sha/sha.c:107 on array 'W', benchmarks/sha/sha.c:99 [349]  (1.3 ns)

 <State 11>: 6.64ns
The critical path consists of the following:
	'xor' operation ('xor_ln121_9', benchmarks/sha/sha.c:121) [707]  (0.289 ns)
	'add' operation ('add_ln121_16', benchmarks/sha/sha.c:121) [708]  (0 ns)
	'add' operation ('add_ln121_19', benchmarks/sha/sha.c:121) [711]  (0.907 ns)
	'add' operation ('add_ln121_20', benchmarks/sha/sha.c:121) [720]  (0 ns)
	'add' operation ('add_ln121_23', benchmarks/sha/sha.c:121) [723]  (0.907 ns)
	'add' operation ('add_ln121_24', benchmarks/sha/sha.c:121) [732]  (0 ns)
	'add' operation ('add_ln121_27', benchmarks/sha/sha.c:121) [735]  (0.907 ns)
	'add' operation ('add_ln121_28', benchmarks/sha/sha.c:121) [744]  (0 ns)
	'add' operation ('add_ln121_31', benchmarks/sha/sha.c:121) [747]  (0.907 ns)
	'add' operation ('add_ln121_32', benchmarks/sha/sha.c:121) [756]  (0 ns)
	'add' operation ('add_ln121_35', benchmarks/sha/sha.c:121) [759]  (0.907 ns)
	'add' operation ('add_ln121_36', benchmarks/sha/sha.c:121) [768]  (0 ns)
	'add' operation ('add_ln121_39', benchmarks/sha/sha.c:121) [771]  (0.907 ns)
	'add' operation ('add_ln121_40', benchmarks/sha/sha.c:121) [780]  (0 ns)
	'add' operation ('add_ln121_43', benchmarks/sha/sha.c:121) [783]  (0.907 ns)

 <State 12>: 6.64ns
The critical path consists of the following:
	'xor' operation ('xor_ln121_23', benchmarks/sha/sha.c:121) [791]  (0.289 ns)
	'add' operation ('add_ln121_44', benchmarks/sha/sha.c:121) [792]  (0 ns)
	'add' operation ('add_ln121_47', benchmarks/sha/sha.c:121) [795]  (0.907 ns)
	'add' operation ('add_ln121_48', benchmarks/sha/sha.c:121) [804]  (0 ns)
	'add' operation ('add_ln121_51', benchmarks/sha/sha.c:121) [807]  (0.907 ns)
	'add' operation ('add_ln121_52', benchmarks/sha/sha.c:121) [816]  (0 ns)
	'add' operation ('add_ln121_55', benchmarks/sha/sha.c:121) [819]  (0.907 ns)
	'add' operation ('add_ln121_56', benchmarks/sha/sha.c:121) [828]  (0 ns)
	'add' operation ('add_ln121_59', benchmarks/sha/sha.c:121) [831]  (0.907 ns)
	'add' operation ('add_ln121_60', benchmarks/sha/sha.c:121) [840]  (0 ns)
	'add' operation ('add_ln121_63', benchmarks/sha/sha.c:121) [843]  (0.907 ns)
	'add' operation ('add_ln121_64', benchmarks/sha/sha.c:121) [852]  (0 ns)
	'add' operation ('add_ln121_67', benchmarks/sha/sha.c:121) [855]  (0.907 ns)
	'add' operation ('add_ln121_68', benchmarks/sha/sha.c:121) [864]  (0 ns)
	'add' operation ('add_ln121_71', benchmarks/sha/sha.c:121) [867]  (0.907 ns)

 <State 13>: 6.64ns
The critical path consists of the following:
	'xor' operation ('xor_ln121_37', benchmarks/sha/sha.c:121) [875]  (0.289 ns)
	'add' operation ('add_ln121_72', benchmarks/sha/sha.c:121) [876]  (0 ns)
	'add' operation ('add_ln121_75', benchmarks/sha/sha.c:121) [879]  (0.907 ns)
	'add' operation ('add_ln121_76', benchmarks/sha/sha.c:121) [888]  (0 ns)
	'add' operation ('add_ln121_79', benchmarks/sha/sha.c:121) [891]  (0.907 ns)
	'add' operation ('add_ln125', benchmarks/sha/sha.c:125) [902]  (0 ns)
	'add' operation ('add_ln125_3', benchmarks/sha/sha.c:125) [905]  (0.907 ns)
	'add' operation ('add_ln125_4', benchmarks/sha/sha.c:125) [916]  (0 ns)
	'add' operation ('add_ln125_7', benchmarks/sha/sha.c:125) [919]  (0.907 ns)
	'add' operation ('add_ln125_8', benchmarks/sha/sha.c:125) [930]  (0 ns)
	'add' operation ('add_ln125_11', benchmarks/sha/sha.c:125) [933]  (0.907 ns)
	'add' operation ('add_ln125_12', benchmarks/sha/sha.c:125) [944]  (0 ns)
	'add' operation ('add_ln125_15', benchmarks/sha/sha.c:125) [947]  (0.907 ns)
	'add' operation ('add_ln125_16', benchmarks/sha/sha.c:125) [958]  (0 ns)
	'add' operation ('add_ln125_19', benchmarks/sha/sha.c:125) [961]  (0.907 ns)

 <State 14>: 6.64ns
The critical path consists of the following:
	'and' operation ('and_ln125_25', benchmarks/sha/sha.c:125) [970]  (0 ns)
	'or' operation ('or_ln125_34', benchmarks/sha/sha.c:125) [971]  (0.289 ns)
	'add' operation ('add_ln125_20', benchmarks/sha/sha.c:125) [972]  (0 ns)
	'add' operation ('add_ln125_23', benchmarks/sha/sha.c:125) [975]  (0.907 ns)
	'add' operation ('add_ln125_24', benchmarks/sha/sha.c:125) [986]  (0 ns)
	'add' operation ('add_ln125_27', benchmarks/sha/sha.c:125) [989]  (0.907 ns)
	'add' operation ('add_ln125_28', benchmarks/sha/sha.c:125) [1000]  (0 ns)
	'add' operation ('add_ln125_31', benchmarks/sha/sha.c:125) [1003]  (0.907 ns)
	'add' operation ('add_ln125_32', benchmarks/sha/sha.c:125) [1014]  (0 ns)
	'add' operation ('add_ln125_35', benchmarks/sha/sha.c:125) [1017]  (0.907 ns)
	'add' operation ('add_ln125_36', benchmarks/sha/sha.c:125) [1028]  (0 ns)
	'add' operation ('add_ln125_39', benchmarks/sha/sha.c:125) [1031]  (0.907 ns)
	'add' operation ('add_ln125_40', benchmarks/sha/sha.c:125) [1042]  (0 ns)
	'add' operation ('add_ln125_43', benchmarks/sha/sha.c:125) [1045]  (0.907 ns)
	'add' operation ('add_ln125_44', benchmarks/sha/sha.c:125) [1056]  (0 ns)
	'add' operation ('add_ln125_47', benchmarks/sha/sha.c:125) [1059]  (0.907 ns)

 <State 15>: 6.64ns
The critical path consists of the following:
	'and' operation ('and_ln125_32', benchmarks/sha/sha.c:125) [1068]  (0 ns)
	'or' operation ('or_ln125_55', benchmarks/sha/sha.c:125) [1069]  (0.289 ns)
	'add' operation ('add_ln125_48', benchmarks/sha/sha.c:125) [1070]  (0 ns)
	'add' operation ('add_ln125_51', benchmarks/sha/sha.c:125) [1073]  (0.907 ns)
	'add' operation ('add_ln125_52', benchmarks/sha/sha.c:125) [1084]  (0 ns)
	'add' operation ('add_ln125_55', benchmarks/sha/sha.c:125) [1087]  (0.907 ns)
	'add' operation ('add_ln125_56', benchmarks/sha/sha.c:125) [1098]  (0 ns)
	'add' operation ('add_ln125_59', benchmarks/sha/sha.c:125) [1101]  (0.907 ns)
	'add' operation ('add_ln125_60', benchmarks/sha/sha.c:125) [1112]  (0 ns)
	'add' operation ('add_ln125_63', benchmarks/sha/sha.c:125) [1115]  (0.907 ns)
	'add' operation ('add_ln125_64', benchmarks/sha/sha.c:125) [1126]  (0 ns)
	'add' operation ('add_ln125_67', benchmarks/sha/sha.c:125) [1129]  (0.907 ns)
	'add' operation ('add_ln125_68', benchmarks/sha/sha.c:125) [1140]  (0 ns)
	'add' operation ('add_ln125_71', benchmarks/sha/sha.c:125) [1143]  (0.907 ns)
	'add' operation ('add_ln125_72', benchmarks/sha/sha.c:125) [1154]  (0 ns)
	'add' operation ('add_ln125_75', benchmarks/sha/sha.c:125) [1157]  (0.907 ns)

 <State 16>: 6.64ns
The critical path consists of the following:
	'and' operation ('and_ln125_39', benchmarks/sha/sha.c:125) [1166]  (0 ns)
	'or' operation ('or_ln125_76', benchmarks/sha/sha.c:125) [1167]  (0.289 ns)
	'add' operation ('add_ln125_76', benchmarks/sha/sha.c:125) [1168]  (0 ns)
	'add' operation ('add_ln125_79', benchmarks/sha/sha.c:125) [1171]  (0.907 ns)
	'add' operation ('add_ln129', benchmarks/sha/sha.c:129) [1180]  (0 ns)
	'add' operation ('add_ln129_3', benchmarks/sha/sha.c:129) [1183]  (0.907 ns)
	'add' operation ('add_ln129_4', benchmarks/sha/sha.c:129) [1192]  (0 ns)
	'add' operation ('add_ln129_7', benchmarks/sha/sha.c:129) [1195]  (0.907 ns)
	'add' operation ('add_ln129_8', benchmarks/sha/sha.c:129) [1204]  (0 ns)
	'add' operation ('add_ln129_11', benchmarks/sha/sha.c:129) [1207]  (0.907 ns)
	'add' operation ('add_ln129_12', benchmarks/sha/sha.c:129) [1216]  (0 ns)
	'add' operation ('add_ln129_15', benchmarks/sha/sha.c:129) [1219]  (0.907 ns)
	'add' operation ('add_ln129_16', benchmarks/sha/sha.c:129) [1228]  (0 ns)
	'add' operation ('add_ln129_19', benchmarks/sha/sha.c:129) [1231]  (0.907 ns)
	'add' operation ('add_ln129_20', benchmarks/sha/sha.c:129) [1240]  (0 ns)
	'add' operation ('add_ln129_23', benchmarks/sha/sha.c:129) [1243]  (0.907 ns)

 <State 17>: 6.93ns
The critical path consists of the following:
	'xor' operation ('xor_ln129_13', benchmarks/sha/sha.c:129) [1251]  (0.289 ns)
	'add' operation ('add_ln129_24', benchmarks/sha/sha.c:129) [1252]  (0 ns)
	'add' operation ('add_ln129_27', benchmarks/sha/sha.c:129) [1255]  (0.907 ns)
	'add' operation ('add_ln129_28', benchmarks/sha/sha.c:129) [1264]  (0 ns)
	'add' operation ('add_ln129_31', benchmarks/sha/sha.c:129) [1267]  (0.907 ns)
	'add' operation ('add_ln129_32', benchmarks/sha/sha.c:129) [1276]  (0 ns)
	'add' operation ('add_ln129_35', benchmarks/sha/sha.c:129) [1279]  (0.907 ns)
	'add' operation ('add_ln129_36', benchmarks/sha/sha.c:129) [1288]  (0 ns)
	'add' operation ('add_ln129_39', benchmarks/sha/sha.c:129) [1291]  (0.907 ns)
	'add' operation ('add_ln129_40', benchmarks/sha/sha.c:129) [1300]  (0 ns)
	'add' operation ('add_ln129_43', benchmarks/sha/sha.c:129) [1303]  (0.907 ns)
	'add' operation ('add_ln129_44', benchmarks/sha/sha.c:129) [1312]  (0 ns)
	'add' operation ('add_ln129_47', benchmarks/sha/sha.c:129) [1315]  (0.907 ns)
	'add' operation ('add_ln129_48', benchmarks/sha/sha.c:129) [1324]  (0 ns)
	'add' operation ('add_ln129_51', benchmarks/sha/sha.c:129) [1327]  (0.907 ns)
	'xor' operation ('xor_ln129_28', benchmarks/sha/sha.c:129) [1346]  (0 ns)
	'xor' operation ('xor_ln129_29', benchmarks/sha/sha.c:129) [1347]  (0.289 ns)

 <State 18>: 6.98ns
The critical path consists of the following:
	'add' operation ('add_ln129_52', benchmarks/sha/sha.c:129) [1336]  (0 ns)
	'add' operation ('add_ln129_55', benchmarks/sha/sha.c:129) [1339]  (0.907 ns)
	'xor' operation ('xor_ln129_30', benchmarks/sha/sha.c:129) [1359]  (0 ns)
	'xor' operation ('xor_ln129_31', benchmarks/sha/sha.c:129) [1360]  (0.289 ns)
	'add' operation ('add_ln129_62', benchmarks/sha/sha.c:129) [1364]  (0.907 ns)
	'add' operation ('add_ln129_63', benchmarks/sha/sha.c:129) [1365]  (0.907 ns)
	'xor' operation ('xor_ln129_34', benchmarks/sha/sha.c:129) [1385]  (0 ns)
	'xor' operation ('xor_ln129_35', benchmarks/sha/sha.c:129) [1386]  (0.289 ns)
	'add' operation ('add_ln129_70', benchmarks/sha/sha.c:129) [1390]  (0.907 ns)
	'add' operation ('add_ln129_71', benchmarks/sha/sha.c:129) [1391]  (0.907 ns)
	'add' operation ('add_ln134', benchmarks/sha/sha.c:134) [1425]  (1.14 ns)
	'store' operation ('store_ln134', benchmarks/sha/sha.c:134) of variable 'add_ln134', benchmarks/sha/sha.c:134 on array 'sha_info_digest' [1426]  (0.73 ns)

 <State 19>: 1.64ns
The critical path consists of the following:
	'add' operation ('add_ln132_2', benchmarks/sha/sha.c:132) [1418]  (0 ns)
	'add' operation ('add_ln132', benchmarks/sha/sha.c:132) [1421]  (0.907 ns)
	'store' operation ('store_ln132', benchmarks/sha/sha.c:132) of variable 'add_ln132', benchmarks/sha/sha.c:132 on array 'sha_info_digest' [1422]  (0.73 ns)

 <State 20>: 1.3ns
The critical path consists of the following:
	'getelementptr' operation ('W_addr_22', benchmarks/sha/sha.c:107) [83]  (0 ns)
	'store' operation ('store_ln107', benchmarks/sha/sha.c:107) of variable 'xor_ln107_20', benchmarks/sha/sha.c:107 on array 'W', benchmarks/sha/sha.c:99 [84]  (1.3 ns)

 <State 21>: 1.3ns
The critical path consists of the following:
	'getelementptr' operation ('W_addr_24', benchmarks/sha/sha.c:107) [93]  (0 ns)
	'store' operation ('store_ln107', benchmarks/sha/sha.c:107) of variable 'xor_ln107_26', benchmarks/sha/sha.c:107 on array 'W', benchmarks/sha/sha.c:99 [94]  (1.3 ns)

 <State 22>: 1.3ns
The critical path consists of the following:
	'getelementptr' operation ('W_addr_26', benchmarks/sha/sha.c:107) [103]  (0 ns)
	'store' operation ('store_ln107', benchmarks/sha/sha.c:107) of variable 'xor_ln107_32', benchmarks/sha/sha.c:107 on array 'W', benchmarks/sha/sha.c:99 [104]  (1.3 ns)

 <State 23>: 1.3ns
The critical path consists of the following:
	'getelementptr' operation ('W_addr_28', benchmarks/sha/sha.c:107) [113]  (0 ns)
	'store' operation ('store_ln107', benchmarks/sha/sha.c:107) of variable 'xor_ln107_38', benchmarks/sha/sha.c:107 on array 'W', benchmarks/sha/sha.c:99 [114]  (1.3 ns)

 <State 24>: 1.3ns
The critical path consists of the following:
	'getelementptr' operation ('W_addr_30', benchmarks/sha/sha.c:107) [123]  (0 ns)
	'store' operation ('store_ln107', benchmarks/sha/sha.c:107) of variable 'xor_ln107_44', benchmarks/sha/sha.c:107 on array 'W', benchmarks/sha/sha.c:99 [124]  (1.3 ns)

 <State 25>: 1.3ns
The critical path consists of the following:
	'getelementptr' operation ('W_addr_32', benchmarks/sha/sha.c:107) [133]  (0 ns)
	'store' operation ('store_ln107', benchmarks/sha/sha.c:107) of variable 'xor_ln107_50', benchmarks/sha/sha.c:107 on array 'W', benchmarks/sha/sha.c:99 [134]  (1.3 ns)

 <State 26>: 1.3ns
The critical path consists of the following:
	'getelementptr' operation ('W_addr_34', benchmarks/sha/sha.c:107) [143]  (0 ns)
	'store' operation ('store_ln107', benchmarks/sha/sha.c:107) of variable 'xor_ln107_56', benchmarks/sha/sha.c:107 on array 'W', benchmarks/sha/sha.c:99 [144]  (1.3 ns)

 <State 27>: 1.3ns
The critical path consists of the following:
	'getelementptr' operation ('W_addr_36', benchmarks/sha/sha.c:107) [153]  (0 ns)
	'store' operation ('store_ln107', benchmarks/sha/sha.c:107) of variable 'xor_ln107_62', benchmarks/sha/sha.c:107 on array 'W', benchmarks/sha/sha.c:99 [154]  (1.3 ns)

 <State 28>: 1.3ns
The critical path consists of the following:
	'getelementptr' operation ('W_addr_38', benchmarks/sha/sha.c:107) [163]  (0 ns)
	'store' operation ('store_ln107', benchmarks/sha/sha.c:107) of variable 'xor_ln107_68', benchmarks/sha/sha.c:107 on array 'W', benchmarks/sha/sha.c:99 [164]  (1.3 ns)

 <State 29>: 1.3ns
The critical path consists of the following:
	'getelementptr' operation ('W_addr_40', benchmarks/sha/sha.c:107) [173]  (0 ns)
	'store' operation ('store_ln107', benchmarks/sha/sha.c:107) of variable 'xor_ln107_74', benchmarks/sha/sha.c:107 on array 'W', benchmarks/sha/sha.c:99 [174]  (1.3 ns)

 <State 30>: 1.3ns
The critical path consists of the following:
	'getelementptr' operation ('W_addr_42', benchmarks/sha/sha.c:107) [183]  (0 ns)
	'store' operation ('store_ln107', benchmarks/sha/sha.c:107) of variable 'xor_ln107_80', benchmarks/sha/sha.c:107 on array 'W', benchmarks/sha/sha.c:99 [184]  (1.3 ns)

 <State 31>: 1.3ns
The critical path consists of the following:
	'getelementptr' operation ('W_addr_44', benchmarks/sha/sha.c:107) [193]  (0 ns)
	'store' operation ('store_ln107', benchmarks/sha/sha.c:107) of variable 'xor_ln107_86', benchmarks/sha/sha.c:107 on array 'W', benchmarks/sha/sha.c:99 [194]  (1.3 ns)

 <State 32>: 1.3ns
The critical path consists of the following:
	'getelementptr' operation ('W_addr_46', benchmarks/sha/sha.c:107) [203]  (0 ns)
	'store' operation ('store_ln107', benchmarks/sha/sha.c:107) of variable 'xor_ln107_92', benchmarks/sha/sha.c:107 on array 'W', benchmarks/sha/sha.c:99 [204]  (1.3 ns)

 <State 33>: 1.3ns
The critical path consists of the following:
	'getelementptr' operation ('W_addr_48', benchmarks/sha/sha.c:107) [213]  (0 ns)
	'store' operation ('store_ln107', benchmarks/sha/sha.c:107) of variable 'xor_ln107_98', benchmarks/sha/sha.c:107 on array 'W', benchmarks/sha/sha.c:99 [214]  (1.3 ns)

 <State 34>: 1.3ns
The critical path consists of the following:
	'getelementptr' operation ('W_addr_50', benchmarks/sha/sha.c:107) [223]  (0 ns)
	'store' operation ('store_ln107', benchmarks/sha/sha.c:107) of variable 'xor_ln107_104', benchmarks/sha/sha.c:107 on array 'W', benchmarks/sha/sha.c:99 [224]  (1.3 ns)

 <State 35>: 1.3ns
The critical path consists of the following:
	'getelementptr' operation ('W_addr_52', benchmarks/sha/sha.c:107) [233]  (0 ns)
	'store' operation ('store_ln107', benchmarks/sha/sha.c:107) of variable 'xor_ln107_110', benchmarks/sha/sha.c:107 on array 'W', benchmarks/sha/sha.c:99 [234]  (1.3 ns)

 <State 36>: 1.3ns
The critical path consists of the following:
	'getelementptr' operation ('W_addr_54', benchmarks/sha/sha.c:107) [243]  (0 ns)
	'store' operation ('store_ln107', benchmarks/sha/sha.c:107) of variable 'xor_ln107_116', benchmarks/sha/sha.c:107 on array 'W', benchmarks/sha/sha.c:99 [244]  (1.3 ns)

 <State 37>: 1.3ns
The critical path consists of the following:
	'getelementptr' operation ('W_addr_56', benchmarks/sha/sha.c:107) [253]  (0 ns)
	'store' operation ('store_ln107', benchmarks/sha/sha.c:107) of variable 'xor_ln107_122', benchmarks/sha/sha.c:107 on array 'W', benchmarks/sha/sha.c:99 [254]  (1.3 ns)

 <State 38>: 1.3ns
The critical path consists of the following:
	'getelementptr' operation ('W_addr_58', benchmarks/sha/sha.c:107) [263]  (0 ns)
	'store' operation ('store_ln107', benchmarks/sha/sha.c:107) of variable 'xor_ln107_128', benchmarks/sha/sha.c:107 on array 'W', benchmarks/sha/sha.c:99 [264]  (1.3 ns)

 <State 39>: 1.3ns
The critical path consists of the following:
	'getelementptr' operation ('W_addr_60', benchmarks/sha/sha.c:107) [273]  (0 ns)
	'store' operation ('store_ln107', benchmarks/sha/sha.c:107) of variable 'xor_ln107_134', benchmarks/sha/sha.c:107 on array 'W', benchmarks/sha/sha.c:99 [274]  (1.3 ns)

 <State 40>: 1.3ns
The critical path consists of the following:
	'getelementptr' operation ('W_addr_62', benchmarks/sha/sha.c:107) [283]  (0 ns)
	'store' operation ('store_ln107', benchmarks/sha/sha.c:107) of variable 'xor_ln107_140', benchmarks/sha/sha.c:107 on array 'W', benchmarks/sha/sha.c:99 [284]  (1.3 ns)

 <State 41>: 1.3ns
The critical path consists of the following:
	'getelementptr' operation ('W_addr_64', benchmarks/sha/sha.c:107) [293]  (0 ns)
	'store' operation ('store_ln107', benchmarks/sha/sha.c:107) of variable 'xor_ln107_146', benchmarks/sha/sha.c:107 on array 'W', benchmarks/sha/sha.c:99 [294]  (1.3 ns)

 <State 42>: 1.3ns
The critical path consists of the following:
	'getelementptr' operation ('W_addr_66', benchmarks/sha/sha.c:107) [303]  (0 ns)
	'store' operation ('store_ln107', benchmarks/sha/sha.c:107) of variable 'xor_ln107_152', benchmarks/sha/sha.c:107 on array 'W', benchmarks/sha/sha.c:99 [304]  (1.3 ns)

 <State 43>: 1.3ns
The critical path consists of the following:
	'getelementptr' operation ('W_addr_68', benchmarks/sha/sha.c:107) [313]  (0 ns)
	'store' operation ('store_ln107', benchmarks/sha/sha.c:107) of variable 'xor_ln107_158', benchmarks/sha/sha.c:107 on array 'W', benchmarks/sha/sha.c:99 [314]  (1.3 ns)

 <State 44>: 1.3ns
The critical path consists of the following:
	'getelementptr' operation ('W_addr_70', benchmarks/sha/sha.c:107) [323]  (0 ns)
	'store' operation ('store_ln107', benchmarks/sha/sha.c:107) of variable 'xor_ln107_164', benchmarks/sha/sha.c:107 on array 'W', benchmarks/sha/sha.c:99 [324]  (1.3 ns)

 <State 45>: 1.3ns
The critical path consists of the following:
	'getelementptr' operation ('W_addr_72', benchmarks/sha/sha.c:107) [333]  (0 ns)
	'store' operation ('store_ln107', benchmarks/sha/sha.c:107) of variable 'xor_ln107_170', benchmarks/sha/sha.c:107 on array 'W', benchmarks/sha/sha.c:99 [334]  (1.3 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
