# Digital-Design
ðŸ“–Samir Palnitkar, 'Verilog HDL: A Guide to Digital Design and Synthesis', 2nd edition, Pearson

Ch.1 Overview & Ch.2 Hierarchical Modeling Concept			
Ch.3 Basic Concepts			
Ch.4 Modules and Ports			
Ch.5 Gate-Level Modeling			
Ch.6 Dataflow Modeling			
Ch.7 Behavioral Modeling			
Ch.8 Tasks and Function			
Ch.9 Useful Modeling Techniques			
Ch.10 Timing and Delays			
Ch.12 User-Defined Primitives			
Ch.14 Logic Synthesis with Verilog HDL			
