##################################################
##
## Configuration file for FMake
##   Generated by FICE(FMake) ver 1.7.724-trunk
##   time : 2011-11-07 10:18:07 +0900
##
##################################################

# < Executed Command Line >
# --startup test002.list --top_module TOP --product test002 --dev_ver 001


#
# !!NOTICE!!
#  Please modify following information to suit your product environment.
#

# Product Name
PRODUCT: 1734
# Product Version
PRODUCT_VER: 001
# ICE Version
ICE_VER: 

# Circuit Information
TOP_MODULE: TOP

# Verilog List File
VERILOG_LIST: ./tp/1734.list
# Verilog List Old File ( only need check-mode )
VERILOG_LIST_OLD: 

# Add Modify Instance List
ADD_MODIFY_INST: 

# Verilog Define ( affect on Add/Replace Macro )
VERILOG_DEFINE: 

# Environment Setting (Initial Setting)

SET ICE_MACRO_VER=SS3rd_V1_1_3	# Latest version on 2011-11-07 10:18:07 +0900
SET ICE_MACRO_PATH=/home/product/div-micom-ice/data/proj/RL78/Common/ICEMacroSuite/ICEMacro/tags/${ICE_MACRO_VER}

SET REPLACE_MACRO_VER=1.1.7	# Latest version on 2011-11-07 10:18:07 +0900
SET REPLACE_MACRO_PATH=/home/product/div-micom-ice/data/proj/RL78/Common/ReplaceMacro/tags/${REPLACE_MACRO_VER}

#
# <<< INF Inf Description Format >>>
# - KeepKeep : N0-Need add Information
#
# - KeepChange
# INS: <Instance Name> <Module Name> KeepChange
#   MOD_CON: <MOD_CON File Path>
# END_INS:
#
# - Replace
# INS: <Instance Name> <Module Name> Replace
#   MODULE_NAME: <Replace Module Name>
#   VERILOG_FILE: <Replace Verilog-DHL Path>
#   MOD_CON: <MOD_CON File Path>
# END_INS:
#
# - Add
# INS: <Instance Name> <Module Name> Add
#   VERILOG_FILE: <Add Verilog-DHL Path>
#   MOD_CON: <MOD_CON File Path>
# END_INS:
#
# - Remove
# INS: <Instance Name> <Module Name> Remove
# END_INS:
#

# --------------------------------------------
# Circuit Information
# --------------------------------------------
INS:    cspf.bus BUS TYPE KeepKeep END_INS:

INS:    ice_top ICE_TOP TYPE KeepChange
 INST_CON: ./tp/1767_ICE_TOP.con
END_INS:

INS:    add_ff add_ff TYPE Add
 VERILOG_FILE: ./tp/1767_ff.v
 INST_CON: ./tp/1767_ff.con
END_INS:

INS:    cspf.mc200.add_ff2 add_ff2 TYPE Add
 VERILOG_FILE: ./tp/1767_ff2.v
 INST_CON: ./tp/1767_cspf_ff.con
END_INS:

#INS:    ice_top_wrapper ICE_TOP_wrapper TYPE    Add
#  VERILOG_FILE: ./tp/ice_top_SS3rd_wrapper.v
#  INST_CON: ./tp/ice_top_SS3rd_wrapper.con
#END_INS:


################################
# END OF CONF FILE
################################

