{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1572541939764 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1572541939780 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Oct 31 13:12:19 2019 " "Processing started: Thu Oct 31 13:12:19 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1572541939780 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572541939780 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lab6part3 -c lab6part3 " "Command: quartus_map --read_settings_files=on --write_settings_files=off lab6part3 -c lab6part3" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572541939780 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1572541941245 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1572541941245 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "lab6part3.v(34) " "Verilog HDL information at lab6part3.v(34): always construct contains both blocking and non-blocking assignments" {  } { { "lab6part3.v" "" { Text "//SRVD/Homes\$/chaud496/Desktop/ECE253/Lab 6/Part 3/lab6part3.v" 34 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1572541950433 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab6part3.v 1 1 " "Found 1 design units, including 1 entities, in source file lab6part3.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab6part3 " "Found entity 1: lab6part3" {  } { { "lab6part3.v" "" { Text "//SRVD/Homes\$/chaud496/Desktop/ECE253/Lab 6/Part 3/lab6part3.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572541950495 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572541950495 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "lab6part3 " "Elaborating entity \"lab6part3\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1572541950589 ""}
{ "Error" "EVRFX_VERI_IF_CONDITION_DOES_NOT_MATCH_SENSITIVITY_LIST_EDGE" "lab6part3.v(36) " "Verilog HDL Conditional Statement error at lab6part3.v(36): cannot match operand(s) in the condition to the corresponding edges in the enclosing event control of the always construct" {  } { { "lab6part3.v" "" { Text "//SRVD/Homes\$/chaud496/Desktop/ECE253/Lab 6/Part 3/lab6part3.v" 36 0 0 } }  } 0 10200 "Verilog HDL Conditional Statement error at %1!s!: cannot match operand(s) in the condition to the corresponding edges in the enclosing event control of the always construct" 0 0 "Analysis & Synthesis" 0 -1 1572541950589 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 26 lab6part3.v(82) " "Verilog HDL assignment warning at lab6part3.v(82): truncated value with size 32 to match size of target (26)" {  } { { "lab6part3.v" "" { Text "//SRVD/Homes\$/chaud496/Desktop/ECE253/Lab 6/Part 3/lab6part3.v" 82 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1572541950589 "|lab6part3"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "code lab6part3.v(34) " "Verilog HDL Always Construct warning at lab6part3.v(34): inferring latch(es) for variable \"code\", which holds its previous value in one or more paths through the always construct" {  } { { "lab6part3.v" "" { Text "//SRVD/Homes\$/chaud496/Desktop/ECE253/Lab 6/Part 3/lab6part3.v" 34 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1572541950589 "|lab6part3"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Q lab6part3.v(34) " "Verilog HDL Always Construct warning at lab6part3.v(34): inferring latch(es) for variable \"Q\", which holds its previous value in one or more paths through the always construct" {  } { { "lab6part3.v" "" { Text "//SRVD/Homes\$/chaud496/Desktop/ECE253/Lab 6/Part 3/lab6part3.v" 34 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1572541950589 "|lab6part3"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "length lab6part3.v(34) " "Verilog HDL Always Construct warning at lab6part3.v(34): inferring latch(es) for variable \"length\", which holds its previous value in one or more paths through the always construct" {  } { { "lab6part3.v" "" { Text "//SRVD/Homes\$/chaud496/Desktop/ECE253/Lab 6/Part 3/lab6part3.v" 34 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1572541950589 "|lab6part3"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "timer lab6part3.v(34) " "Verilog HDL Always Construct warning at lab6part3.v(34): inferring latch(es) for variable \"timer\", which holds its previous value in one or more paths through the always construct" {  } { { "lab6part3.v" "" { Text "//SRVD/Homes\$/chaud496/Desktop/ECE253/Lab 6/Part 3/lab6part3.v" 34 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1572541950589 "|lab6part3"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Qout lab6part3.v(34) " "Verilog HDL Always Construct warning at lab6part3.v(34): inferring latch(es) for variable \"Qout\", which holds its previous value in one or more paths through the always construct" {  } { { "lab6part3.v" "" { Text "//SRVD/Homes\$/chaud496/Desktop/ECE253/Lab 6/Part 3/lab6part3.v" 34 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1572541950589 "|lab6part3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Qout lab6part3.v(34) " "Inferred latch for \"Qout\" at lab6part3.v(34)" {  } { { "lab6part3.v" "" { Text "//SRVD/Homes\$/chaud496/Desktop/ECE253/Lab 6/Part 3/lab6part3.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572541950589 "|lab6part3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "timer\[0\] lab6part3.v(34) " "Inferred latch for \"timer\[0\]\" at lab6part3.v(34)" {  } { { "lab6part3.v" "" { Text "//SRVD/Homes\$/chaud496/Desktop/ECE253/Lab 6/Part 3/lab6part3.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572541950589 "|lab6part3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "timer\[1\] lab6part3.v(34) " "Inferred latch for \"timer\[1\]\" at lab6part3.v(34)" {  } { { "lab6part3.v" "" { Text "//SRVD/Homes\$/chaud496/Desktop/ECE253/Lab 6/Part 3/lab6part3.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572541950589 "|lab6part3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "timer\[2\] lab6part3.v(34) " "Inferred latch for \"timer\[2\]\" at lab6part3.v(34)" {  } { { "lab6part3.v" "" { Text "//SRVD/Homes\$/chaud496/Desktop/ECE253/Lab 6/Part 3/lab6part3.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572541950589 "|lab6part3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "timer\[3\] lab6part3.v(34) " "Inferred latch for \"timer\[3\]\" at lab6part3.v(34)" {  } { { "lab6part3.v" "" { Text "//SRVD/Homes\$/chaud496/Desktop/ECE253/Lab 6/Part 3/lab6part3.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572541950589 "|lab6part3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "timer\[4\] lab6part3.v(34) " "Inferred latch for \"timer\[4\]\" at lab6part3.v(34)" {  } { { "lab6part3.v" "" { Text "//SRVD/Homes\$/chaud496/Desktop/ECE253/Lab 6/Part 3/lab6part3.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572541950589 "|lab6part3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "timer\[5\] lab6part3.v(34) " "Inferred latch for \"timer\[5\]\" at lab6part3.v(34)" {  } { { "lab6part3.v" "" { Text "//SRVD/Homes\$/chaud496/Desktop/ECE253/Lab 6/Part 3/lab6part3.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572541950589 "|lab6part3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "timer\[6\] lab6part3.v(34) " "Inferred latch for \"timer\[6\]\" at lab6part3.v(34)" {  } { { "lab6part3.v" "" { Text "//SRVD/Homes\$/chaud496/Desktop/ECE253/Lab 6/Part 3/lab6part3.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572541950589 "|lab6part3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "timer\[7\] lab6part3.v(34) " "Inferred latch for \"timer\[7\]\" at lab6part3.v(34)" {  } { { "lab6part3.v" "" { Text "//SRVD/Homes\$/chaud496/Desktop/ECE253/Lab 6/Part 3/lab6part3.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572541950589 "|lab6part3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "timer\[8\] lab6part3.v(34) " "Inferred latch for \"timer\[8\]\" at lab6part3.v(34)" {  } { { "lab6part3.v" "" { Text "//SRVD/Homes\$/chaud496/Desktop/ECE253/Lab 6/Part 3/lab6part3.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572541950589 "|lab6part3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "timer\[9\] lab6part3.v(34) " "Inferred latch for \"timer\[9\]\" at lab6part3.v(34)" {  } { { "lab6part3.v" "" { Text "//SRVD/Homes\$/chaud496/Desktop/ECE253/Lab 6/Part 3/lab6part3.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572541950589 "|lab6part3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "timer\[10\] lab6part3.v(34) " "Inferred latch for \"timer\[10\]\" at lab6part3.v(34)" {  } { { "lab6part3.v" "" { Text "//SRVD/Homes\$/chaud496/Desktop/ECE253/Lab 6/Part 3/lab6part3.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572541950589 "|lab6part3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "timer\[11\] lab6part3.v(34) " "Inferred latch for \"timer\[11\]\" at lab6part3.v(34)" {  } { { "lab6part3.v" "" { Text "//SRVD/Homes\$/chaud496/Desktop/ECE253/Lab 6/Part 3/lab6part3.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572541950589 "|lab6part3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "timer\[12\] lab6part3.v(34) " "Inferred latch for \"timer\[12\]\" at lab6part3.v(34)" {  } { { "lab6part3.v" "" { Text "//SRVD/Homes\$/chaud496/Desktop/ECE253/Lab 6/Part 3/lab6part3.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572541950589 "|lab6part3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "timer\[13\] lab6part3.v(34) " "Inferred latch for \"timer\[13\]\" at lab6part3.v(34)" {  } { { "lab6part3.v" "" { Text "//SRVD/Homes\$/chaud496/Desktop/ECE253/Lab 6/Part 3/lab6part3.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572541950589 "|lab6part3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "timer\[14\] lab6part3.v(34) " "Inferred latch for \"timer\[14\]\" at lab6part3.v(34)" {  } { { "lab6part3.v" "" { Text "//SRVD/Homes\$/chaud496/Desktop/ECE253/Lab 6/Part 3/lab6part3.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572541950605 "|lab6part3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "timer\[15\] lab6part3.v(34) " "Inferred latch for \"timer\[15\]\" at lab6part3.v(34)" {  } { { "lab6part3.v" "" { Text "//SRVD/Homes\$/chaud496/Desktop/ECE253/Lab 6/Part 3/lab6part3.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572541950605 "|lab6part3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "timer\[16\] lab6part3.v(34) " "Inferred latch for \"timer\[16\]\" at lab6part3.v(34)" {  } { { "lab6part3.v" "" { Text "//SRVD/Homes\$/chaud496/Desktop/ECE253/Lab 6/Part 3/lab6part3.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572541950605 "|lab6part3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "timer\[17\] lab6part3.v(34) " "Inferred latch for \"timer\[17\]\" at lab6part3.v(34)" {  } { { "lab6part3.v" "" { Text "//SRVD/Homes\$/chaud496/Desktop/ECE253/Lab 6/Part 3/lab6part3.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572541950605 "|lab6part3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "timer\[18\] lab6part3.v(34) " "Inferred latch for \"timer\[18\]\" at lab6part3.v(34)" {  } { { "lab6part3.v" "" { Text "//SRVD/Homes\$/chaud496/Desktop/ECE253/Lab 6/Part 3/lab6part3.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572541950605 "|lab6part3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "timer\[19\] lab6part3.v(34) " "Inferred latch for \"timer\[19\]\" at lab6part3.v(34)" {  } { { "lab6part3.v" "" { Text "//SRVD/Homes\$/chaud496/Desktop/ECE253/Lab 6/Part 3/lab6part3.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572541950605 "|lab6part3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "timer\[20\] lab6part3.v(34) " "Inferred latch for \"timer\[20\]\" at lab6part3.v(34)" {  } { { "lab6part3.v" "" { Text "//SRVD/Homes\$/chaud496/Desktop/ECE253/Lab 6/Part 3/lab6part3.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572541950605 "|lab6part3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "timer\[21\] lab6part3.v(34) " "Inferred latch for \"timer\[21\]\" at lab6part3.v(34)" {  } { { "lab6part3.v" "" { Text "//SRVD/Homes\$/chaud496/Desktop/ECE253/Lab 6/Part 3/lab6part3.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572541950605 "|lab6part3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "timer\[22\] lab6part3.v(34) " "Inferred latch for \"timer\[22\]\" at lab6part3.v(34)" {  } { { "lab6part3.v" "" { Text "//SRVD/Homes\$/chaud496/Desktop/ECE253/Lab 6/Part 3/lab6part3.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572541950605 "|lab6part3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "timer\[23\] lab6part3.v(34) " "Inferred latch for \"timer\[23\]\" at lab6part3.v(34)" {  } { { "lab6part3.v" "" { Text "//SRVD/Homes\$/chaud496/Desktop/ECE253/Lab 6/Part 3/lab6part3.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572541950605 "|lab6part3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "timer\[24\] lab6part3.v(34) " "Inferred latch for \"timer\[24\]\" at lab6part3.v(34)" {  } { { "lab6part3.v" "" { Text "//SRVD/Homes\$/chaud496/Desktop/ECE253/Lab 6/Part 3/lab6part3.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572541950605 "|lab6part3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "timer\[25\] lab6part3.v(34) " "Inferred latch for \"timer\[25\]\" at lab6part3.v(34)" {  } { { "lab6part3.v" "" { Text "//SRVD/Homes\$/chaud496/Desktop/ECE253/Lab 6/Part 3/lab6part3.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572541950605 "|lab6part3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "length\[0\] lab6part3.v(34) " "Inferred latch for \"length\[0\]\" at lab6part3.v(34)" {  } { { "lab6part3.v" "" { Text "//SRVD/Homes\$/chaud496/Desktop/ECE253/Lab 6/Part 3/lab6part3.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572541950605 "|lab6part3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "length\[1\] lab6part3.v(34) " "Inferred latch for \"length\[1\]\" at lab6part3.v(34)" {  } { { "lab6part3.v" "" { Text "//SRVD/Homes\$/chaud496/Desktop/ECE253/Lab 6/Part 3/lab6part3.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572541950605 "|lab6part3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "length\[2\] lab6part3.v(34) " "Inferred latch for \"length\[2\]\" at lab6part3.v(34)" {  } { { "lab6part3.v" "" { Text "//SRVD/Homes\$/chaud496/Desktop/ECE253/Lab 6/Part 3/lab6part3.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572541950605 "|lab6part3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "length\[3\] lab6part3.v(34) " "Inferred latch for \"length\[3\]\" at lab6part3.v(34)" {  } { { "lab6part3.v" "" { Text "//SRVD/Homes\$/chaud496/Desktop/ECE253/Lab 6/Part 3/lab6part3.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572541950605 "|lab6part3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[0\] lab6part3.v(34) " "Inferred latch for \"Q\[0\]\" at lab6part3.v(34)" {  } { { "lab6part3.v" "" { Text "//SRVD/Homes\$/chaud496/Desktop/ECE253/Lab 6/Part 3/lab6part3.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572541950605 "|lab6part3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[1\] lab6part3.v(34) " "Inferred latch for \"Q\[1\]\" at lab6part3.v(34)" {  } { { "lab6part3.v" "" { Text "//SRVD/Homes\$/chaud496/Desktop/ECE253/Lab 6/Part 3/lab6part3.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572541950605 "|lab6part3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[2\] lab6part3.v(34) " "Inferred latch for \"Q\[2\]\" at lab6part3.v(34)" {  } { { "lab6part3.v" "" { Text "//SRVD/Homes\$/chaud496/Desktop/ECE253/Lab 6/Part 3/lab6part3.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572541950605 "|lab6part3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[3\] lab6part3.v(34) " "Inferred latch for \"Q\[3\]\" at lab6part3.v(34)" {  } { { "lab6part3.v" "" { Text "//SRVD/Homes\$/chaud496/Desktop/ECE253/Lab 6/Part 3/lab6part3.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572541950605 "|lab6part3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[4\] lab6part3.v(34) " "Inferred latch for \"Q\[4\]\" at lab6part3.v(34)" {  } { { "lab6part3.v" "" { Text "//SRVD/Homes\$/chaud496/Desktop/ECE253/Lab 6/Part 3/lab6part3.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572541950605 "|lab6part3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[5\] lab6part3.v(34) " "Inferred latch for \"Q\[5\]\" at lab6part3.v(34)" {  } { { "lab6part3.v" "" { Text "//SRVD/Homes\$/chaud496/Desktop/ECE253/Lab 6/Part 3/lab6part3.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572541950605 "|lab6part3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[6\] lab6part3.v(34) " "Inferred latch for \"Q\[6\]\" at lab6part3.v(34)" {  } { { "lab6part3.v" "" { Text "//SRVD/Homes\$/chaud496/Desktop/ECE253/Lab 6/Part 3/lab6part3.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572541950605 "|lab6part3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[7\] lab6part3.v(34) " "Inferred latch for \"Q\[7\]\" at lab6part3.v(34)" {  } { { "lab6part3.v" "" { Text "//SRVD/Homes\$/chaud496/Desktop/ECE253/Lab 6/Part 3/lab6part3.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572541950605 "|lab6part3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[8\] lab6part3.v(34) " "Inferred latch for \"Q\[8\]\" at lab6part3.v(34)" {  } { { "lab6part3.v" "" { Text "//SRVD/Homes\$/chaud496/Desktop/ECE253/Lab 6/Part 3/lab6part3.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572541950605 "|lab6part3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[9\] lab6part3.v(34) " "Inferred latch for \"Q\[9\]\" at lab6part3.v(34)" {  } { { "lab6part3.v" "" { Text "//SRVD/Homes\$/chaud496/Desktop/ECE253/Lab 6/Part 3/lab6part3.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572541950605 "|lab6part3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[10\] lab6part3.v(34) " "Inferred latch for \"Q\[10\]\" at lab6part3.v(34)" {  } { { "lab6part3.v" "" { Text "//SRVD/Homes\$/chaud496/Desktop/ECE253/Lab 6/Part 3/lab6part3.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572541950605 "|lab6part3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[11\] lab6part3.v(34) " "Inferred latch for \"Q\[11\]\" at lab6part3.v(34)" {  } { { "lab6part3.v" "" { Text "//SRVD/Homes\$/chaud496/Desktop/ECE253/Lab 6/Part 3/lab6part3.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572541950605 "|lab6part3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[12\] lab6part3.v(34) " "Inferred latch for \"Q\[12\]\" at lab6part3.v(34)" {  } { { "lab6part3.v" "" { Text "//SRVD/Homes\$/chaud496/Desktop/ECE253/Lab 6/Part 3/lab6part3.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572541950605 "|lab6part3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "code\[0\] lab6part3.v(34) " "Inferred latch for \"code\[0\]\" at lab6part3.v(34)" {  } { { "lab6part3.v" "" { Text "//SRVD/Homes\$/chaud496/Desktop/ECE253/Lab 6/Part 3/lab6part3.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572541950605 "|lab6part3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "code\[1\] lab6part3.v(34) " "Inferred latch for \"code\[1\]\" at lab6part3.v(34)" {  } { { "lab6part3.v" "" { Text "//SRVD/Homes\$/chaud496/Desktop/ECE253/Lab 6/Part 3/lab6part3.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572541950605 "|lab6part3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "code\[2\] lab6part3.v(34) " "Inferred latch for \"code\[2\]\" at lab6part3.v(34)" {  } { { "lab6part3.v" "" { Text "//SRVD/Homes\$/chaud496/Desktop/ECE253/Lab 6/Part 3/lab6part3.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572541950605 "|lab6part3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "code\[3\] lab6part3.v(34) " "Inferred latch for \"code\[3\]\" at lab6part3.v(34)" {  } { { "lab6part3.v" "" { Text "//SRVD/Homes\$/chaud496/Desktop/ECE253/Lab 6/Part 3/lab6part3.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572541950605 "|lab6part3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "code\[4\] lab6part3.v(34) " "Inferred latch for \"code\[4\]\" at lab6part3.v(34)" {  } { { "lab6part3.v" "" { Text "//SRVD/Homes\$/chaud496/Desktop/ECE253/Lab 6/Part 3/lab6part3.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572541950605 "|lab6part3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "code\[5\] lab6part3.v(34) " "Inferred latch for \"code\[5\]\" at lab6part3.v(34)" {  } { { "lab6part3.v" "" { Text "//SRVD/Homes\$/chaud496/Desktop/ECE253/Lab 6/Part 3/lab6part3.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572541950605 "|lab6part3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "code\[6\] lab6part3.v(34) " "Inferred latch for \"code\[6\]\" at lab6part3.v(34)" {  } { { "lab6part3.v" "" { Text "//SRVD/Homes\$/chaud496/Desktop/ECE253/Lab 6/Part 3/lab6part3.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572541950605 "|lab6part3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "code\[7\] lab6part3.v(34) " "Inferred latch for \"code\[7\]\" at lab6part3.v(34)" {  } { { "lab6part3.v" "" { Text "//SRVD/Homes\$/chaud496/Desktop/ECE253/Lab 6/Part 3/lab6part3.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572541950605 "|lab6part3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "code\[8\] lab6part3.v(34) " "Inferred latch for \"code\[8\]\" at lab6part3.v(34)" {  } { { "lab6part3.v" "" { Text "//SRVD/Homes\$/chaud496/Desktop/ECE253/Lab 6/Part 3/lab6part3.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572541950605 "|lab6part3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "code\[9\] lab6part3.v(34) " "Inferred latch for \"code\[9\]\" at lab6part3.v(34)" {  } { { "lab6part3.v" "" { Text "//SRVD/Homes\$/chaud496/Desktop/ECE253/Lab 6/Part 3/lab6part3.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572541950605 "|lab6part3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "code\[10\] lab6part3.v(34) " "Inferred latch for \"code\[10\]\" at lab6part3.v(34)" {  } { { "lab6part3.v" "" { Text "//SRVD/Homes\$/chaud496/Desktop/ECE253/Lab 6/Part 3/lab6part3.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572541950605 "|lab6part3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "code\[11\] lab6part3.v(34) " "Inferred latch for \"code\[11\]\" at lab6part3.v(34)" {  } { { "lab6part3.v" "" { Text "//SRVD/Homes\$/chaud496/Desktop/ECE253/Lab 6/Part 3/lab6part3.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572541950605 "|lab6part3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "code\[12\] lab6part3.v(34) " "Inferred latch for \"code\[12\]\" at lab6part3.v(34)" {  } { { "lab6part3.v" "" { Text "//SRVD/Homes\$/chaud496/Desktop/ECE253/Lab 6/Part 3/lab6part3.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572541950605 "|lab6part3"}
{ "Error" "ESGN_TOP_HIER_ELABORATION_FAILURE" "" "Can't elaborate top-level user hierarchy" {  } {  } 0 12153 "Can't elaborate top-level user hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1572541950605 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "//SRVD/Homes\$/chaud496/Desktop/ECE253/Lab 6/Part 3/output_files/lab6part3.map.smsg " "Generated suppressed messages file //SRVD/Homes\$/chaud496/Desktop/ECE253/Lab 6/Part 3/output_files/lab6part3.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572541950714 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 7 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 7 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "664 " "Peak virtual memory: 664 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1572541951058 ""} { "Error" "EQEXE_END_BANNER_TIME" "Thu Oct 31 13:12:31 2019 " "Processing ended: Thu Oct 31 13:12:31 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1572541951058 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1572541951058 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:22 " "Total CPU time (on all processors): 00:00:22" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1572541951058 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1572541951058 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 4 s 7 s " "Quartus Prime Full Compilation was unsuccessful. 4 errors, 7 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1572541952261 ""}
