# This is a makefile that compiles and links multiple source files
# to create an executable program. It also has a clean function to
# remove all object files and the executable.

# Set compiler options and flags
CC = gcc
CFLAGS = -Wall -g
LFLAGS = -lm

# Define source and object files
SRC = main.c func1.c func2.c
OBJ = $(SRC:.c=.o)

# Define targets and dependencies
all: program

program: $(OBJ)
	$(CC) $(CFLAGS) -o $@ $^ $(LFLAGS)

# Pattern rule for compiling object files
%.o: %.c
	$(CC) $(CFLAGS) -c $<

clean:
	rm -f $(OBJ) program