module four_bit_adder(A,B,C0,S,C4);
input[3:0] A,B;
input C0;
output[3:0] S;
output C4;
wire C1,C2,C3;

Full_Adder f1 (A[0],B[0],C0,S[0],C1);
Full_Adder f2 (A[1],B[1],C1,S[1],C2);
Full_Adder f3 (A[2],B[2],C2,S[2],C3);
Full_Adder f4 (A[3],B[3],C3,S[3],C4);


endmodule
