// Seed: 1804776655
module module_0 ();
  function id_2;
    reg id_3 = 1, id_4;
    if (1)
      if (id_2#(1))
        if (1) begin
          id_4 <= 1;
        end else id_3 = id_1 > 1;
      else id_1 <= 1'b0;
  endfunction
endmodule
module module_1 (
    input wor id_0,
    output wire id_1,
    output tri0 id_2,
    output supply0 id_3,
    output wor id_4,
    output wor id_5,
    output supply0 id_6,
    input tri1 id_7,
    input wor id_8,
    output wand id_9,
    output wor id_10,
    output tri0 module_1,
    input tri0 id_12,
    output tri0 id_13,
    output wand id_14,
    output uwire id_15
);
  assign id_10 = id_12;
  module_0();
endmodule
