
MRSUBG_BasicGeneric_Tx.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .intvec       000000c0  10040000  10040000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00005320  100400c0  100400c0  000010c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .init         00000004  100453e0  100453e0  000063e0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  3 .fini         00000004  100453e4  100453e4  000063e4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  4 .ARM.exidx    00000008  100453e8  100453e8  000063e8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .data         00000098  2000024c  100453f0  0000724c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .ram_preamble 0000002c  20000004  100453f0  00007004  2**2
                  ALLOC
  7 .bss          00000218  20000034  20000034  00008034  2**2
                  ALLOC
  8 .noinit       00000000  200002e4  10045488  00000000  2**0
                  ALLOC
  9 .heap         00000000  200002e4  200002e4  000072e4  2**0
                  CONTENTS
 10 CSTACK        00000c00  20007400  20007400  00007400  2**0
                  ALLOC
 11 .rom_info     00000000  10000000  10000000  000072e4  2**0
                  CONTENTS
 12 .ARM.attributes 00000028  00000000  00000000  000072e4  2**0
                  CONTENTS, READONLY
 13 .debug_line   0000e2c3  00000000  00000000  0000730c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_line_str 000000b2  00000000  00000000  000155cf  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_info   0000ceec  00000000  00000000  00015681  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_abbrev 000020e4  00000000  00000000  0002256d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_aranges 00000cd0  00000000  00000000  00024658  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000d2902  00000000  00000000  00025328  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_rnglists 000009c0  00000000  00000000  000f7c2a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_macro  0001e47b  00000000  00000000  000f85ea  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .comment      00000043  00000000  00000000  00116a65  2**0
                  CONTENTS, READONLY
 22 .debug_frame  000034d8  00000000  00000000  00116aa8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

100400c0 <__gnu_thumb1_case_shi>:
100400c0:	b403      	push	{r0, r1}
100400c2:	4671      	mov	r1, lr
100400c4:	0849      	lsrs	r1, r1, #1
100400c6:	0040      	lsls	r0, r0, #1
100400c8:	0049      	lsls	r1, r1, #1
100400ca:	5e09      	ldrsh	r1, [r1, r0]
100400cc:	0049      	lsls	r1, r1, #1
100400ce:	448e      	add	lr, r1
100400d0:	bc03      	pop	{r0, r1}
100400d2:	4770      	bx	lr

100400d4 <__udivsi3>:
100400d4:	2200      	movs	r2, #0
100400d6:	0843      	lsrs	r3, r0, #1
100400d8:	428b      	cmp	r3, r1
100400da:	d374      	bcc.n	100401c6 <__udivsi3+0xf2>
100400dc:	0903      	lsrs	r3, r0, #4
100400de:	428b      	cmp	r3, r1
100400e0:	d35f      	bcc.n	100401a2 <__udivsi3+0xce>
100400e2:	0a03      	lsrs	r3, r0, #8
100400e4:	428b      	cmp	r3, r1
100400e6:	d344      	bcc.n	10040172 <__udivsi3+0x9e>
100400e8:	0b03      	lsrs	r3, r0, #12
100400ea:	428b      	cmp	r3, r1
100400ec:	d328      	bcc.n	10040140 <__udivsi3+0x6c>
100400ee:	0c03      	lsrs	r3, r0, #16
100400f0:	428b      	cmp	r3, r1
100400f2:	d30d      	bcc.n	10040110 <__udivsi3+0x3c>
100400f4:	22ff      	movs	r2, #255	@ 0xff
100400f6:	0209      	lsls	r1, r1, #8
100400f8:	ba12      	rev	r2, r2
100400fa:	0c03      	lsrs	r3, r0, #16
100400fc:	428b      	cmp	r3, r1
100400fe:	d302      	bcc.n	10040106 <__udivsi3+0x32>
10040100:	1212      	asrs	r2, r2, #8
10040102:	0209      	lsls	r1, r1, #8
10040104:	d065      	beq.n	100401d2 <__udivsi3+0xfe>
10040106:	0b03      	lsrs	r3, r0, #12
10040108:	428b      	cmp	r3, r1
1004010a:	d319      	bcc.n	10040140 <__udivsi3+0x6c>
1004010c:	e000      	b.n	10040110 <__udivsi3+0x3c>
1004010e:	0a09      	lsrs	r1, r1, #8
10040110:	0bc3      	lsrs	r3, r0, #15
10040112:	428b      	cmp	r3, r1
10040114:	d301      	bcc.n	1004011a <__udivsi3+0x46>
10040116:	03cb      	lsls	r3, r1, #15
10040118:	1ac0      	subs	r0, r0, r3
1004011a:	4152      	adcs	r2, r2
1004011c:	0b83      	lsrs	r3, r0, #14
1004011e:	428b      	cmp	r3, r1
10040120:	d301      	bcc.n	10040126 <__udivsi3+0x52>
10040122:	038b      	lsls	r3, r1, #14
10040124:	1ac0      	subs	r0, r0, r3
10040126:	4152      	adcs	r2, r2
10040128:	0b43      	lsrs	r3, r0, #13
1004012a:	428b      	cmp	r3, r1
1004012c:	d301      	bcc.n	10040132 <__udivsi3+0x5e>
1004012e:	034b      	lsls	r3, r1, #13
10040130:	1ac0      	subs	r0, r0, r3
10040132:	4152      	adcs	r2, r2
10040134:	0b03      	lsrs	r3, r0, #12
10040136:	428b      	cmp	r3, r1
10040138:	d301      	bcc.n	1004013e <__udivsi3+0x6a>
1004013a:	030b      	lsls	r3, r1, #12
1004013c:	1ac0      	subs	r0, r0, r3
1004013e:	4152      	adcs	r2, r2
10040140:	0ac3      	lsrs	r3, r0, #11
10040142:	428b      	cmp	r3, r1
10040144:	d301      	bcc.n	1004014a <__udivsi3+0x76>
10040146:	02cb      	lsls	r3, r1, #11
10040148:	1ac0      	subs	r0, r0, r3
1004014a:	4152      	adcs	r2, r2
1004014c:	0a83      	lsrs	r3, r0, #10
1004014e:	428b      	cmp	r3, r1
10040150:	d301      	bcc.n	10040156 <__udivsi3+0x82>
10040152:	028b      	lsls	r3, r1, #10
10040154:	1ac0      	subs	r0, r0, r3
10040156:	4152      	adcs	r2, r2
10040158:	0a43      	lsrs	r3, r0, #9
1004015a:	428b      	cmp	r3, r1
1004015c:	d301      	bcc.n	10040162 <__udivsi3+0x8e>
1004015e:	024b      	lsls	r3, r1, #9
10040160:	1ac0      	subs	r0, r0, r3
10040162:	4152      	adcs	r2, r2
10040164:	0a03      	lsrs	r3, r0, #8
10040166:	428b      	cmp	r3, r1
10040168:	d301      	bcc.n	1004016e <__udivsi3+0x9a>
1004016a:	020b      	lsls	r3, r1, #8
1004016c:	1ac0      	subs	r0, r0, r3
1004016e:	4152      	adcs	r2, r2
10040170:	d2cd      	bcs.n	1004010e <__udivsi3+0x3a>
10040172:	09c3      	lsrs	r3, r0, #7
10040174:	428b      	cmp	r3, r1
10040176:	d301      	bcc.n	1004017c <__udivsi3+0xa8>
10040178:	01cb      	lsls	r3, r1, #7
1004017a:	1ac0      	subs	r0, r0, r3
1004017c:	4152      	adcs	r2, r2
1004017e:	0983      	lsrs	r3, r0, #6
10040180:	428b      	cmp	r3, r1
10040182:	d301      	bcc.n	10040188 <__udivsi3+0xb4>
10040184:	018b      	lsls	r3, r1, #6
10040186:	1ac0      	subs	r0, r0, r3
10040188:	4152      	adcs	r2, r2
1004018a:	0943      	lsrs	r3, r0, #5
1004018c:	428b      	cmp	r3, r1
1004018e:	d301      	bcc.n	10040194 <__udivsi3+0xc0>
10040190:	014b      	lsls	r3, r1, #5
10040192:	1ac0      	subs	r0, r0, r3
10040194:	4152      	adcs	r2, r2
10040196:	0903      	lsrs	r3, r0, #4
10040198:	428b      	cmp	r3, r1
1004019a:	d301      	bcc.n	100401a0 <__udivsi3+0xcc>
1004019c:	010b      	lsls	r3, r1, #4
1004019e:	1ac0      	subs	r0, r0, r3
100401a0:	4152      	adcs	r2, r2
100401a2:	08c3      	lsrs	r3, r0, #3
100401a4:	428b      	cmp	r3, r1
100401a6:	d301      	bcc.n	100401ac <__udivsi3+0xd8>
100401a8:	00cb      	lsls	r3, r1, #3
100401aa:	1ac0      	subs	r0, r0, r3
100401ac:	4152      	adcs	r2, r2
100401ae:	0883      	lsrs	r3, r0, #2
100401b0:	428b      	cmp	r3, r1
100401b2:	d301      	bcc.n	100401b8 <__udivsi3+0xe4>
100401b4:	008b      	lsls	r3, r1, #2
100401b6:	1ac0      	subs	r0, r0, r3
100401b8:	4152      	adcs	r2, r2
100401ba:	0843      	lsrs	r3, r0, #1
100401bc:	428b      	cmp	r3, r1
100401be:	d301      	bcc.n	100401c4 <__udivsi3+0xf0>
100401c0:	004b      	lsls	r3, r1, #1
100401c2:	1ac0      	subs	r0, r0, r3
100401c4:	4152      	adcs	r2, r2
100401c6:	1a41      	subs	r1, r0, r1
100401c8:	d200      	bcs.n	100401cc <__udivsi3+0xf8>
100401ca:	4601      	mov	r1, r0
100401cc:	4152      	adcs	r2, r2
100401ce:	4610      	mov	r0, r2
100401d0:	4770      	bx	lr
100401d2:	e7ff      	b.n	100401d4 <__udivsi3+0x100>
100401d4:	b501      	push	{r0, lr}
100401d6:	2000      	movs	r0, #0
100401d8:	f000 f8f0 	bl	100403bc <__aeabi_idiv0>
100401dc:	bd02      	pop	{r1, pc}
100401de:	46c0      	nop			@ (mov r8, r8)

100401e0 <__aeabi_uidivmod>:
100401e0:	2900      	cmp	r1, #0
100401e2:	d0f7      	beq.n	100401d4 <__udivsi3+0x100>
100401e4:	e776      	b.n	100400d4 <__udivsi3>
100401e6:	4770      	bx	lr

100401e8 <__divsi3>:
100401e8:	4603      	mov	r3, r0
100401ea:	430b      	orrs	r3, r1
100401ec:	d47f      	bmi.n	100402ee <__divsi3+0x106>
100401ee:	2200      	movs	r2, #0
100401f0:	0843      	lsrs	r3, r0, #1
100401f2:	428b      	cmp	r3, r1
100401f4:	d374      	bcc.n	100402e0 <__divsi3+0xf8>
100401f6:	0903      	lsrs	r3, r0, #4
100401f8:	428b      	cmp	r3, r1
100401fa:	d35f      	bcc.n	100402bc <__divsi3+0xd4>
100401fc:	0a03      	lsrs	r3, r0, #8
100401fe:	428b      	cmp	r3, r1
10040200:	d344      	bcc.n	1004028c <__divsi3+0xa4>
10040202:	0b03      	lsrs	r3, r0, #12
10040204:	428b      	cmp	r3, r1
10040206:	d328      	bcc.n	1004025a <__divsi3+0x72>
10040208:	0c03      	lsrs	r3, r0, #16
1004020a:	428b      	cmp	r3, r1
1004020c:	d30d      	bcc.n	1004022a <__divsi3+0x42>
1004020e:	22ff      	movs	r2, #255	@ 0xff
10040210:	0209      	lsls	r1, r1, #8
10040212:	ba12      	rev	r2, r2
10040214:	0c03      	lsrs	r3, r0, #16
10040216:	428b      	cmp	r3, r1
10040218:	d302      	bcc.n	10040220 <__divsi3+0x38>
1004021a:	1212      	asrs	r2, r2, #8
1004021c:	0209      	lsls	r1, r1, #8
1004021e:	d065      	beq.n	100402ec <__divsi3+0x104>
10040220:	0b03      	lsrs	r3, r0, #12
10040222:	428b      	cmp	r3, r1
10040224:	d319      	bcc.n	1004025a <__divsi3+0x72>
10040226:	e000      	b.n	1004022a <__divsi3+0x42>
10040228:	0a09      	lsrs	r1, r1, #8
1004022a:	0bc3      	lsrs	r3, r0, #15
1004022c:	428b      	cmp	r3, r1
1004022e:	d301      	bcc.n	10040234 <__divsi3+0x4c>
10040230:	03cb      	lsls	r3, r1, #15
10040232:	1ac0      	subs	r0, r0, r3
10040234:	4152      	adcs	r2, r2
10040236:	0b83      	lsrs	r3, r0, #14
10040238:	428b      	cmp	r3, r1
1004023a:	d301      	bcc.n	10040240 <__divsi3+0x58>
1004023c:	038b      	lsls	r3, r1, #14
1004023e:	1ac0      	subs	r0, r0, r3
10040240:	4152      	adcs	r2, r2
10040242:	0b43      	lsrs	r3, r0, #13
10040244:	428b      	cmp	r3, r1
10040246:	d301      	bcc.n	1004024c <__divsi3+0x64>
10040248:	034b      	lsls	r3, r1, #13
1004024a:	1ac0      	subs	r0, r0, r3
1004024c:	4152      	adcs	r2, r2
1004024e:	0b03      	lsrs	r3, r0, #12
10040250:	428b      	cmp	r3, r1
10040252:	d301      	bcc.n	10040258 <__divsi3+0x70>
10040254:	030b      	lsls	r3, r1, #12
10040256:	1ac0      	subs	r0, r0, r3
10040258:	4152      	adcs	r2, r2
1004025a:	0ac3      	lsrs	r3, r0, #11
1004025c:	428b      	cmp	r3, r1
1004025e:	d301      	bcc.n	10040264 <__divsi3+0x7c>
10040260:	02cb      	lsls	r3, r1, #11
10040262:	1ac0      	subs	r0, r0, r3
10040264:	4152      	adcs	r2, r2
10040266:	0a83      	lsrs	r3, r0, #10
10040268:	428b      	cmp	r3, r1
1004026a:	d301      	bcc.n	10040270 <__divsi3+0x88>
1004026c:	028b      	lsls	r3, r1, #10
1004026e:	1ac0      	subs	r0, r0, r3
10040270:	4152      	adcs	r2, r2
10040272:	0a43      	lsrs	r3, r0, #9
10040274:	428b      	cmp	r3, r1
10040276:	d301      	bcc.n	1004027c <__divsi3+0x94>
10040278:	024b      	lsls	r3, r1, #9
1004027a:	1ac0      	subs	r0, r0, r3
1004027c:	4152      	adcs	r2, r2
1004027e:	0a03      	lsrs	r3, r0, #8
10040280:	428b      	cmp	r3, r1
10040282:	d301      	bcc.n	10040288 <__divsi3+0xa0>
10040284:	020b      	lsls	r3, r1, #8
10040286:	1ac0      	subs	r0, r0, r3
10040288:	4152      	adcs	r2, r2
1004028a:	d2cd      	bcs.n	10040228 <__divsi3+0x40>
1004028c:	09c3      	lsrs	r3, r0, #7
1004028e:	428b      	cmp	r3, r1
10040290:	d301      	bcc.n	10040296 <__divsi3+0xae>
10040292:	01cb      	lsls	r3, r1, #7
10040294:	1ac0      	subs	r0, r0, r3
10040296:	4152      	adcs	r2, r2
10040298:	0983      	lsrs	r3, r0, #6
1004029a:	428b      	cmp	r3, r1
1004029c:	d301      	bcc.n	100402a2 <__divsi3+0xba>
1004029e:	018b      	lsls	r3, r1, #6
100402a0:	1ac0      	subs	r0, r0, r3
100402a2:	4152      	adcs	r2, r2
100402a4:	0943      	lsrs	r3, r0, #5
100402a6:	428b      	cmp	r3, r1
100402a8:	d301      	bcc.n	100402ae <__divsi3+0xc6>
100402aa:	014b      	lsls	r3, r1, #5
100402ac:	1ac0      	subs	r0, r0, r3
100402ae:	4152      	adcs	r2, r2
100402b0:	0903      	lsrs	r3, r0, #4
100402b2:	428b      	cmp	r3, r1
100402b4:	d301      	bcc.n	100402ba <__divsi3+0xd2>
100402b6:	010b      	lsls	r3, r1, #4
100402b8:	1ac0      	subs	r0, r0, r3
100402ba:	4152      	adcs	r2, r2
100402bc:	08c3      	lsrs	r3, r0, #3
100402be:	428b      	cmp	r3, r1
100402c0:	d301      	bcc.n	100402c6 <__divsi3+0xde>
100402c2:	00cb      	lsls	r3, r1, #3
100402c4:	1ac0      	subs	r0, r0, r3
100402c6:	4152      	adcs	r2, r2
100402c8:	0883      	lsrs	r3, r0, #2
100402ca:	428b      	cmp	r3, r1
100402cc:	d301      	bcc.n	100402d2 <__divsi3+0xea>
100402ce:	008b      	lsls	r3, r1, #2
100402d0:	1ac0      	subs	r0, r0, r3
100402d2:	4152      	adcs	r2, r2
100402d4:	0843      	lsrs	r3, r0, #1
100402d6:	428b      	cmp	r3, r1
100402d8:	d301      	bcc.n	100402de <__divsi3+0xf6>
100402da:	004b      	lsls	r3, r1, #1
100402dc:	1ac0      	subs	r0, r0, r3
100402de:	4152      	adcs	r2, r2
100402e0:	1a41      	subs	r1, r0, r1
100402e2:	d200      	bcs.n	100402e6 <__divsi3+0xfe>
100402e4:	4601      	mov	r1, r0
100402e6:	4152      	adcs	r2, r2
100402e8:	4610      	mov	r0, r2
100402ea:	4770      	bx	lr
100402ec:	e05d      	b.n	100403aa <__divsi3+0x1c2>
100402ee:	0fca      	lsrs	r2, r1, #31
100402f0:	d000      	beq.n	100402f4 <__divsi3+0x10c>
100402f2:	4249      	negs	r1, r1
100402f4:	1003      	asrs	r3, r0, #32
100402f6:	d300      	bcc.n	100402fa <__divsi3+0x112>
100402f8:	4240      	negs	r0, r0
100402fa:	4053      	eors	r3, r2
100402fc:	2200      	movs	r2, #0
100402fe:	469c      	mov	ip, r3
10040300:	0903      	lsrs	r3, r0, #4
10040302:	428b      	cmp	r3, r1
10040304:	d32d      	bcc.n	10040362 <__divsi3+0x17a>
10040306:	0a03      	lsrs	r3, r0, #8
10040308:	428b      	cmp	r3, r1
1004030a:	d312      	bcc.n	10040332 <__divsi3+0x14a>
1004030c:	22fc      	movs	r2, #252	@ 0xfc
1004030e:	0189      	lsls	r1, r1, #6
10040310:	ba12      	rev	r2, r2
10040312:	0a03      	lsrs	r3, r0, #8
10040314:	428b      	cmp	r3, r1
10040316:	d30c      	bcc.n	10040332 <__divsi3+0x14a>
10040318:	0189      	lsls	r1, r1, #6
1004031a:	1192      	asrs	r2, r2, #6
1004031c:	428b      	cmp	r3, r1
1004031e:	d308      	bcc.n	10040332 <__divsi3+0x14a>
10040320:	0189      	lsls	r1, r1, #6
10040322:	1192      	asrs	r2, r2, #6
10040324:	428b      	cmp	r3, r1
10040326:	d304      	bcc.n	10040332 <__divsi3+0x14a>
10040328:	0189      	lsls	r1, r1, #6
1004032a:	d03a      	beq.n	100403a2 <__divsi3+0x1ba>
1004032c:	1192      	asrs	r2, r2, #6
1004032e:	e000      	b.n	10040332 <__divsi3+0x14a>
10040330:	0989      	lsrs	r1, r1, #6
10040332:	09c3      	lsrs	r3, r0, #7
10040334:	428b      	cmp	r3, r1
10040336:	d301      	bcc.n	1004033c <__divsi3+0x154>
10040338:	01cb      	lsls	r3, r1, #7
1004033a:	1ac0      	subs	r0, r0, r3
1004033c:	4152      	adcs	r2, r2
1004033e:	0983      	lsrs	r3, r0, #6
10040340:	428b      	cmp	r3, r1
10040342:	d301      	bcc.n	10040348 <__divsi3+0x160>
10040344:	018b      	lsls	r3, r1, #6
10040346:	1ac0      	subs	r0, r0, r3
10040348:	4152      	adcs	r2, r2
1004034a:	0943      	lsrs	r3, r0, #5
1004034c:	428b      	cmp	r3, r1
1004034e:	d301      	bcc.n	10040354 <__divsi3+0x16c>
10040350:	014b      	lsls	r3, r1, #5
10040352:	1ac0      	subs	r0, r0, r3
10040354:	4152      	adcs	r2, r2
10040356:	0903      	lsrs	r3, r0, #4
10040358:	428b      	cmp	r3, r1
1004035a:	d301      	bcc.n	10040360 <__divsi3+0x178>
1004035c:	010b      	lsls	r3, r1, #4
1004035e:	1ac0      	subs	r0, r0, r3
10040360:	4152      	adcs	r2, r2
10040362:	08c3      	lsrs	r3, r0, #3
10040364:	428b      	cmp	r3, r1
10040366:	d301      	bcc.n	1004036c <__divsi3+0x184>
10040368:	00cb      	lsls	r3, r1, #3
1004036a:	1ac0      	subs	r0, r0, r3
1004036c:	4152      	adcs	r2, r2
1004036e:	0883      	lsrs	r3, r0, #2
10040370:	428b      	cmp	r3, r1
10040372:	d301      	bcc.n	10040378 <__divsi3+0x190>
10040374:	008b      	lsls	r3, r1, #2
10040376:	1ac0      	subs	r0, r0, r3
10040378:	4152      	adcs	r2, r2
1004037a:	d2d9      	bcs.n	10040330 <__divsi3+0x148>
1004037c:	0843      	lsrs	r3, r0, #1
1004037e:	428b      	cmp	r3, r1
10040380:	d301      	bcc.n	10040386 <__divsi3+0x19e>
10040382:	004b      	lsls	r3, r1, #1
10040384:	1ac0      	subs	r0, r0, r3
10040386:	4152      	adcs	r2, r2
10040388:	1a41      	subs	r1, r0, r1
1004038a:	d200      	bcs.n	1004038e <__divsi3+0x1a6>
1004038c:	4601      	mov	r1, r0
1004038e:	4663      	mov	r3, ip
10040390:	4152      	adcs	r2, r2
10040392:	105b      	asrs	r3, r3, #1
10040394:	4610      	mov	r0, r2
10040396:	d301      	bcc.n	1004039c <__divsi3+0x1b4>
10040398:	4240      	negs	r0, r0
1004039a:	2b00      	cmp	r3, #0
1004039c:	d500      	bpl.n	100403a0 <__divsi3+0x1b8>
1004039e:	4249      	negs	r1, r1
100403a0:	4770      	bx	lr
100403a2:	4663      	mov	r3, ip
100403a4:	105b      	asrs	r3, r3, #1
100403a6:	d300      	bcc.n	100403aa <__divsi3+0x1c2>
100403a8:	4240      	negs	r0, r0
100403aa:	b501      	push	{r0, lr}
100403ac:	2000      	movs	r0, #0
100403ae:	f000 f805 	bl	100403bc <__aeabi_idiv0>
100403b2:	bd02      	pop	{r1, pc}

100403b4 <__aeabi_idivmod>:
100403b4:	2900      	cmp	r1, #0
100403b6:	d0f8      	beq.n	100403aa <__divsi3+0x1c2>
100403b8:	e716      	b.n	100401e8 <__divsi3>
100403ba:	4770      	bx	lr

100403bc <__aeabi_idiv0>:
100403bc:	4770      	bx	lr
100403be:	46c0      	nop			@ (mov r8, r8)

100403c0 <__aeabi_uldivmod>:
100403c0:	2b00      	cmp	r3, #0
100403c2:	d111      	bne.n	100403e8 <__aeabi_uldivmod+0x28>
100403c4:	2a00      	cmp	r2, #0
100403c6:	d10f      	bne.n	100403e8 <__aeabi_uldivmod+0x28>
100403c8:	2900      	cmp	r1, #0
100403ca:	d100      	bne.n	100403ce <__aeabi_uldivmod+0xe>
100403cc:	2800      	cmp	r0, #0
100403ce:	d002      	beq.n	100403d6 <__aeabi_uldivmod+0x16>
100403d0:	2100      	movs	r1, #0
100403d2:	43c9      	mvns	r1, r1
100403d4:	0008      	movs	r0, r1
100403d6:	b407      	push	{r0, r1, r2}
100403d8:	4802      	ldr	r0, [pc, #8]	@ (100403e4 <__aeabi_uldivmod+0x24>)
100403da:	a102      	add	r1, pc, #8	@ (adr r1, 100403e4 <__aeabi_uldivmod+0x24>)
100403dc:	1840      	adds	r0, r0, r1
100403de:	9002      	str	r0, [sp, #8]
100403e0:	bd03      	pop	{r0, r1, pc}
100403e2:	46c0      	nop			@ (mov r8, r8)
100403e4:	ffffffd9 	.word	0xffffffd9
100403e8:	b403      	push	{r0, r1}
100403ea:	4668      	mov	r0, sp
100403ec:	b501      	push	{r0, lr}
100403ee:	9802      	ldr	r0, [sp, #8]
100403f0:	f000 f834 	bl	1004045c <__udivmoddi4>
100403f4:	9b01      	ldr	r3, [sp, #4]
100403f6:	469e      	mov	lr, r3
100403f8:	b002      	add	sp, #8
100403fa:	bc0c      	pop	{r2, r3}
100403fc:	4770      	bx	lr
100403fe:	46c0      	nop			@ (mov r8, r8)

10040400 <__aeabi_lmul>:
10040400:	b5f0      	push	{r4, r5, r6, r7, lr}
10040402:	46ce      	mov	lr, r9
10040404:	4699      	mov	r9, r3
10040406:	0c03      	lsrs	r3, r0, #16
10040408:	469c      	mov	ip, r3
1004040a:	0413      	lsls	r3, r2, #16
1004040c:	4647      	mov	r7, r8
1004040e:	0c1b      	lsrs	r3, r3, #16
10040410:	001d      	movs	r5, r3
10040412:	000e      	movs	r6, r1
10040414:	4661      	mov	r1, ip
10040416:	0404      	lsls	r4, r0, #16
10040418:	0c24      	lsrs	r4, r4, #16
1004041a:	b580      	push	{r7, lr}
1004041c:	0007      	movs	r7, r0
1004041e:	0c10      	lsrs	r0, r2, #16
10040420:	434b      	muls	r3, r1
10040422:	4365      	muls	r5, r4
10040424:	4341      	muls	r1, r0
10040426:	4360      	muls	r0, r4
10040428:	0c2c      	lsrs	r4, r5, #16
1004042a:	18c0      	adds	r0, r0, r3
1004042c:	1824      	adds	r4, r4, r0
1004042e:	468c      	mov	ip, r1
10040430:	42a3      	cmp	r3, r4
10040432:	d903      	bls.n	1004043c <__aeabi_lmul+0x3c>
10040434:	2380      	movs	r3, #128	@ 0x80
10040436:	025b      	lsls	r3, r3, #9
10040438:	4698      	mov	r8, r3
1004043a:	44c4      	add	ip, r8
1004043c:	4649      	mov	r1, r9
1004043e:	4379      	muls	r1, r7
10040440:	4356      	muls	r6, r2
10040442:	0c23      	lsrs	r3, r4, #16
10040444:	042d      	lsls	r5, r5, #16
10040446:	0c2d      	lsrs	r5, r5, #16
10040448:	1989      	adds	r1, r1, r6
1004044a:	4463      	add	r3, ip
1004044c:	0424      	lsls	r4, r4, #16
1004044e:	1960      	adds	r0, r4, r5
10040450:	18c9      	adds	r1, r1, r3
10040452:	bcc0      	pop	{r6, r7}
10040454:	46b9      	mov	r9, r7
10040456:	46b0      	mov	r8, r6
10040458:	bdf0      	pop	{r4, r5, r6, r7, pc}
1004045a:	46c0      	nop			@ (mov r8, r8)

1004045c <__udivmoddi4>:
1004045c:	b5f0      	push	{r4, r5, r6, r7, lr}
1004045e:	4657      	mov	r7, sl
10040460:	464e      	mov	r6, r9
10040462:	4645      	mov	r5, r8
10040464:	46de      	mov	lr, fp
10040466:	b5e0      	push	{r5, r6, r7, lr}
10040468:	0004      	movs	r4, r0
1004046a:	000d      	movs	r5, r1
1004046c:	4692      	mov	sl, r2
1004046e:	4699      	mov	r9, r3
10040470:	b083      	sub	sp, #12
10040472:	428b      	cmp	r3, r1
10040474:	d830      	bhi.n	100404d8 <__udivmoddi4+0x7c>
10040476:	d02d      	beq.n	100404d4 <__udivmoddi4+0x78>
10040478:	4649      	mov	r1, r9
1004047a:	4650      	mov	r0, sl
1004047c:	f000 f8ba 	bl	100405f4 <__clzdi2>
10040480:	0029      	movs	r1, r5
10040482:	0006      	movs	r6, r0
10040484:	0020      	movs	r0, r4
10040486:	f000 f8b5 	bl	100405f4 <__clzdi2>
1004048a:	1a33      	subs	r3, r6, r0
1004048c:	4698      	mov	r8, r3
1004048e:	3b20      	subs	r3, #32
10040490:	d434      	bmi.n	100404fc <__udivmoddi4+0xa0>
10040492:	469b      	mov	fp, r3
10040494:	4653      	mov	r3, sl
10040496:	465a      	mov	r2, fp
10040498:	4093      	lsls	r3, r2
1004049a:	4642      	mov	r2, r8
1004049c:	001f      	movs	r7, r3
1004049e:	4653      	mov	r3, sl
100404a0:	4093      	lsls	r3, r2
100404a2:	001e      	movs	r6, r3
100404a4:	42af      	cmp	r7, r5
100404a6:	d83b      	bhi.n	10040520 <__udivmoddi4+0xc4>
100404a8:	42af      	cmp	r7, r5
100404aa:	d100      	bne.n	100404ae <__udivmoddi4+0x52>
100404ac:	e079      	b.n	100405a2 <__udivmoddi4+0x146>
100404ae:	465b      	mov	r3, fp
100404b0:	1ba4      	subs	r4, r4, r6
100404b2:	41bd      	sbcs	r5, r7
100404b4:	2b00      	cmp	r3, #0
100404b6:	da00      	bge.n	100404ba <__udivmoddi4+0x5e>
100404b8:	e076      	b.n	100405a8 <__udivmoddi4+0x14c>
100404ba:	2200      	movs	r2, #0
100404bc:	2300      	movs	r3, #0
100404be:	9200      	str	r2, [sp, #0]
100404c0:	9301      	str	r3, [sp, #4]
100404c2:	2301      	movs	r3, #1
100404c4:	465a      	mov	r2, fp
100404c6:	4093      	lsls	r3, r2
100404c8:	9301      	str	r3, [sp, #4]
100404ca:	2301      	movs	r3, #1
100404cc:	4642      	mov	r2, r8
100404ce:	4093      	lsls	r3, r2
100404d0:	9300      	str	r3, [sp, #0]
100404d2:	e029      	b.n	10040528 <__udivmoddi4+0xcc>
100404d4:	4282      	cmp	r2, r0
100404d6:	d9cf      	bls.n	10040478 <__udivmoddi4+0x1c>
100404d8:	2200      	movs	r2, #0
100404da:	2300      	movs	r3, #0
100404dc:	9200      	str	r2, [sp, #0]
100404de:	9301      	str	r3, [sp, #4]
100404e0:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
100404e2:	2b00      	cmp	r3, #0
100404e4:	d001      	beq.n	100404ea <__udivmoddi4+0x8e>
100404e6:	601c      	str	r4, [r3, #0]
100404e8:	605d      	str	r5, [r3, #4]
100404ea:	9800      	ldr	r0, [sp, #0]
100404ec:	9901      	ldr	r1, [sp, #4]
100404ee:	b003      	add	sp, #12
100404f0:	bcf0      	pop	{r4, r5, r6, r7}
100404f2:	46bb      	mov	fp, r7
100404f4:	46b2      	mov	sl, r6
100404f6:	46a9      	mov	r9, r5
100404f8:	46a0      	mov	r8, r4
100404fa:	bdf0      	pop	{r4, r5, r6, r7, pc}
100404fc:	4642      	mov	r2, r8
100404fe:	469b      	mov	fp, r3
10040500:	2320      	movs	r3, #32
10040502:	1a9b      	subs	r3, r3, r2
10040504:	4652      	mov	r2, sl
10040506:	40da      	lsrs	r2, r3
10040508:	4641      	mov	r1, r8
1004050a:	0013      	movs	r3, r2
1004050c:	464a      	mov	r2, r9
1004050e:	408a      	lsls	r2, r1
10040510:	0017      	movs	r7, r2
10040512:	4642      	mov	r2, r8
10040514:	431f      	orrs	r7, r3
10040516:	4653      	mov	r3, sl
10040518:	4093      	lsls	r3, r2
1004051a:	001e      	movs	r6, r3
1004051c:	42af      	cmp	r7, r5
1004051e:	d9c3      	bls.n	100404a8 <__udivmoddi4+0x4c>
10040520:	2200      	movs	r2, #0
10040522:	2300      	movs	r3, #0
10040524:	9200      	str	r2, [sp, #0]
10040526:	9301      	str	r3, [sp, #4]
10040528:	4643      	mov	r3, r8
1004052a:	2b00      	cmp	r3, #0
1004052c:	d0d8      	beq.n	100404e0 <__udivmoddi4+0x84>
1004052e:	07fb      	lsls	r3, r7, #31
10040530:	0872      	lsrs	r2, r6, #1
10040532:	431a      	orrs	r2, r3
10040534:	4646      	mov	r6, r8
10040536:	087b      	lsrs	r3, r7, #1
10040538:	e00e      	b.n	10040558 <__udivmoddi4+0xfc>
1004053a:	42ab      	cmp	r3, r5
1004053c:	d101      	bne.n	10040542 <__udivmoddi4+0xe6>
1004053e:	42a2      	cmp	r2, r4
10040540:	d80c      	bhi.n	1004055c <__udivmoddi4+0x100>
10040542:	1aa4      	subs	r4, r4, r2
10040544:	419d      	sbcs	r5, r3
10040546:	2001      	movs	r0, #1
10040548:	1924      	adds	r4, r4, r4
1004054a:	416d      	adcs	r5, r5
1004054c:	2100      	movs	r1, #0
1004054e:	3e01      	subs	r6, #1
10040550:	1824      	adds	r4, r4, r0
10040552:	414d      	adcs	r5, r1
10040554:	2e00      	cmp	r6, #0
10040556:	d006      	beq.n	10040566 <__udivmoddi4+0x10a>
10040558:	42ab      	cmp	r3, r5
1004055a:	d9ee      	bls.n	1004053a <__udivmoddi4+0xde>
1004055c:	3e01      	subs	r6, #1
1004055e:	1924      	adds	r4, r4, r4
10040560:	416d      	adcs	r5, r5
10040562:	2e00      	cmp	r6, #0
10040564:	d1f8      	bne.n	10040558 <__udivmoddi4+0xfc>
10040566:	9800      	ldr	r0, [sp, #0]
10040568:	9901      	ldr	r1, [sp, #4]
1004056a:	465b      	mov	r3, fp
1004056c:	1900      	adds	r0, r0, r4
1004056e:	4169      	adcs	r1, r5
10040570:	2b00      	cmp	r3, #0
10040572:	db24      	blt.n	100405be <__udivmoddi4+0x162>
10040574:	002b      	movs	r3, r5
10040576:	465a      	mov	r2, fp
10040578:	4644      	mov	r4, r8
1004057a:	40d3      	lsrs	r3, r2
1004057c:	002a      	movs	r2, r5
1004057e:	40e2      	lsrs	r2, r4
10040580:	001c      	movs	r4, r3
10040582:	465b      	mov	r3, fp
10040584:	0015      	movs	r5, r2
10040586:	2b00      	cmp	r3, #0
10040588:	db2a      	blt.n	100405e0 <__udivmoddi4+0x184>
1004058a:	0026      	movs	r6, r4
1004058c:	409e      	lsls	r6, r3
1004058e:	0033      	movs	r3, r6
10040590:	0026      	movs	r6, r4
10040592:	4647      	mov	r7, r8
10040594:	40be      	lsls	r6, r7
10040596:	0032      	movs	r2, r6
10040598:	1a80      	subs	r0, r0, r2
1004059a:	4199      	sbcs	r1, r3
1004059c:	9000      	str	r0, [sp, #0]
1004059e:	9101      	str	r1, [sp, #4]
100405a0:	e79e      	b.n	100404e0 <__udivmoddi4+0x84>
100405a2:	42a3      	cmp	r3, r4
100405a4:	d8bc      	bhi.n	10040520 <__udivmoddi4+0xc4>
100405a6:	e782      	b.n	100404ae <__udivmoddi4+0x52>
100405a8:	4642      	mov	r2, r8
100405aa:	2320      	movs	r3, #32
100405ac:	2100      	movs	r1, #0
100405ae:	1a9b      	subs	r3, r3, r2
100405b0:	2200      	movs	r2, #0
100405b2:	9100      	str	r1, [sp, #0]
100405b4:	9201      	str	r2, [sp, #4]
100405b6:	2201      	movs	r2, #1
100405b8:	40da      	lsrs	r2, r3
100405ba:	9201      	str	r2, [sp, #4]
100405bc:	e785      	b.n	100404ca <__udivmoddi4+0x6e>
100405be:	4642      	mov	r2, r8
100405c0:	2320      	movs	r3, #32
100405c2:	1a9b      	subs	r3, r3, r2
100405c4:	002a      	movs	r2, r5
100405c6:	4646      	mov	r6, r8
100405c8:	409a      	lsls	r2, r3
100405ca:	0023      	movs	r3, r4
100405cc:	40f3      	lsrs	r3, r6
100405ce:	4644      	mov	r4, r8
100405d0:	4313      	orrs	r3, r2
100405d2:	002a      	movs	r2, r5
100405d4:	40e2      	lsrs	r2, r4
100405d6:	001c      	movs	r4, r3
100405d8:	465b      	mov	r3, fp
100405da:	0015      	movs	r5, r2
100405dc:	2b00      	cmp	r3, #0
100405de:	dad4      	bge.n	1004058a <__udivmoddi4+0x12e>
100405e0:	4642      	mov	r2, r8
100405e2:	002f      	movs	r7, r5
100405e4:	2320      	movs	r3, #32
100405e6:	0026      	movs	r6, r4
100405e8:	4097      	lsls	r7, r2
100405ea:	1a9b      	subs	r3, r3, r2
100405ec:	40de      	lsrs	r6, r3
100405ee:	003b      	movs	r3, r7
100405f0:	4333      	orrs	r3, r6
100405f2:	e7cd      	b.n	10040590 <__udivmoddi4+0x134>

100405f4 <__clzdi2>:
100405f4:	b510      	push	{r4, lr}
100405f6:	2900      	cmp	r1, #0
100405f8:	d103      	bne.n	10040602 <__clzdi2+0xe>
100405fa:	f000 f807 	bl	1004060c <__clzsi2>
100405fe:	3020      	adds	r0, #32
10040600:	e002      	b.n	10040608 <__clzdi2+0x14>
10040602:	0008      	movs	r0, r1
10040604:	f000 f802 	bl	1004060c <__clzsi2>
10040608:	bd10      	pop	{r4, pc}
1004060a:	46c0      	nop			@ (mov r8, r8)

1004060c <__clzsi2>:
1004060c:	211c      	movs	r1, #28
1004060e:	2301      	movs	r3, #1
10040610:	041b      	lsls	r3, r3, #16
10040612:	4298      	cmp	r0, r3
10040614:	d301      	bcc.n	1004061a <__clzsi2+0xe>
10040616:	0c00      	lsrs	r0, r0, #16
10040618:	3910      	subs	r1, #16
1004061a:	0a1b      	lsrs	r3, r3, #8
1004061c:	4298      	cmp	r0, r3
1004061e:	d301      	bcc.n	10040624 <__clzsi2+0x18>
10040620:	0a00      	lsrs	r0, r0, #8
10040622:	3908      	subs	r1, #8
10040624:	091b      	lsrs	r3, r3, #4
10040626:	4298      	cmp	r0, r3
10040628:	d301      	bcc.n	1004062e <__clzsi2+0x22>
1004062a:	0900      	lsrs	r0, r0, #4
1004062c:	3904      	subs	r1, #4
1004062e:	a202      	add	r2, pc, #8	@ (adr r2, 10040638 <__clzsi2+0x2c>)
10040630:	5c10      	ldrb	r0, [r2, r0]
10040632:	1840      	adds	r0, r0, r1
10040634:	4770      	bx	lr
10040636:	46c0      	nop			@ (mov r8, r8)
10040638:	02020304 	.word	0x02020304
1004063c:	01010101 	.word	0x01010101
	...

10040648 <Reset_Handler>:

	.section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
   ldr   r0, =_estack
10040648:	480c      	ldr	r0, [pc, #48]	@ (1004067c <LoopForever+0x2>)
   mov   sp, r0          /* set stack pointer */
1004064a:	4685      	mov	sp, r0
/* Call the clock system initialization function.*/
  bl  SystemInit
1004064c:	f000 fd52 	bl	100410f4 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  movs  r1, #0
10040650:	2100      	movs	r1, #0
  b  LoopCopyDataInit
10040652:	e003      	b.n	1004065c <LoopCopyDataInit>

10040654 <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
10040654:	4b0a      	ldr	r3, [pc, #40]	@ (10040680 <LoopForever+0x6>)
  ldr  r3, [r3, r1]
10040656:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
10040658:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
1004065a:	3104      	adds	r1, #4

1004065c <LoopCopyDataInit>:

LoopCopyDataInit:
  ldr  r0, =_sdata
1004065c:	4809      	ldr	r0, [pc, #36]	@ (10040684 <LoopForever+0xa>)
  ldr  r3, =_edata
1004065e:	4b0a      	ldr	r3, [pc, #40]	@ (10040688 <LoopForever+0xe>)
  adds  r2, r0, r1
10040660:	1842      	adds	r2, r0, r1
  cmp  r2, r3
10040662:	429a      	cmp	r2, r3
  bcc  CopyDataInit
10040664:	d3f6      	bcc.n	10040654 <CopyDataInit>
  ldr  r2, =_sbss
10040666:	4a09      	ldr	r2, [pc, #36]	@ (1004068c <LoopForever+0x12>)
  b  LoopFillZerobss
10040668:	e002      	b.n	10040670 <LoopFillZerobss>

1004066a <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
  movs  r3, #0
1004066a:	2300      	movs	r3, #0
  str  r3, [r2]
1004066c:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
1004066e:	3204      	adds	r2, #4

10040670 <LoopFillZerobss>:


LoopFillZerobss:
  ldr  r3, = _ebss
10040670:	4b07      	ldr	r3, [pc, #28]	@ (10040690 <LoopForever+0x16>)
  cmp  r2, r3
10040672:	429a      	cmp	r2, r3
  bcc  FillZerobss
10040674:	d3f9      	bcc.n	1004066a <FillZerobss>

/* Call the application's entry point.*/
  bl  main
10040676:	f000 f859 	bl	1004072c <main>

1004067a <LoopForever>:

LoopForever:
    b LoopForever
1004067a:	e7fe      	b.n	1004067a <LoopForever>
   ldr   r0, =_estack
1004067c:	20008000 	.word	0x20008000
  ldr  r3, =_sidata
10040680:	100453f0 	.word	0x100453f0
  ldr  r0, =_sdata
10040684:	2000024c 	.word	0x2000024c
  ldr  r3, =_edata
10040688:	200002e4 	.word	0x200002e4
  ldr  r2, =_sbss
1004068c:	20000034 	.word	0x20000034
  ldr  r3, = _ebss
10040690:	2000024c 	.word	0x2000024c

10040694 <ADC_IRQHandler>:
 * @retval : None
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
10040694:	e7fe      	b.n	10040694 <ADC_IRQHandler>
	...

10040698 <LL_AHB1_GRP1_EnableClock>:
  * @arg LL_AHB1_GRP1_PERIPH_RNG
  * @arg LL_AHB1_GRP1_PERIPH_AES
  * @retval None
  */
__STATIC_INLINE void LL_AHB1_GRP1_EnableClock(uint32_t Periphs)
{
10040698:	b580      	push	{r7, lr}
1004069a:	b084      	sub	sp, #16
1004069c:	af00      	add	r7, sp, #0
1004069e:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->AHBENR, Periphs);
100406a0:	4b07      	ldr	r3, [pc, #28]	@ (100406c0 <LL_AHB1_GRP1_EnableClock+0x28>)
100406a2:	6d19      	ldr	r1, [r3, #80]	@ 0x50
100406a4:	4b06      	ldr	r3, [pc, #24]	@ (100406c0 <LL_AHB1_GRP1_EnableClock+0x28>)
100406a6:	687a      	ldr	r2, [r7, #4]
100406a8:	430a      	orrs	r2, r1
100406aa:	651a      	str	r2, [r3, #80]	@ 0x50
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->AHBENR, Periphs);
100406ac:	4b04      	ldr	r3, [pc, #16]	@ (100406c0 <LL_AHB1_GRP1_EnableClock+0x28>)
100406ae:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
100406b0:	687a      	ldr	r2, [r7, #4]
100406b2:	4013      	ands	r3, r2
100406b4:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
100406b6:	68fb      	ldr	r3, [r7, #12]
}
100406b8:	46c0      	nop			@ (mov r8, r8)
100406ba:	46bd      	mov	sp, r7
100406bc:	b004      	add	sp, #16
100406be:	bd80      	pop	{r7, pc}
100406c0:	48400000 	.word	0x48400000

100406c4 <LL_MRSubG_StrobeCommand>:
  * @param  xCommandCode code of the command to send.
           This parameter can be any value of @ref MRSubGCmd.
  * @retval None.
  */
__STATIC_INLINE void LL_MRSubG_StrobeCommand(MRSubGCmd xCommandCode)
{
100406c4:	b580      	push	{r7, lr}
100406c6:	b082      	sub	sp, #8
100406c8:	af00      	add	r7, sp, #0
100406ca:	0002      	movs	r2, r0
100406cc:	1dfb      	adds	r3, r7, #7
100406ce:	701a      	strb	r2, [r3, #0]
  MODIFY_REG_FIELD(MR_SUBG_GLOB_DYNAMIC->COMMAND, MR_SUBG_GLOB_DYNAMIC_COMMAND_COMMAND_ID, xCommandCode);
100406d0:	4b07      	ldr	r3, [pc, #28]	@ (100406f0 <LL_MRSubG_StrobeCommand+0x2c>)
100406d2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
100406d4:	220f      	movs	r2, #15
100406d6:	4393      	bics	r3, r2
100406d8:	0019      	movs	r1, r3
100406da:	1dfb      	adds	r3, r7, #7
100406dc:	781b      	ldrb	r3, [r3, #0]
100406de:	220f      	movs	r2, #15
100406e0:	401a      	ands	r2, r3
100406e2:	4b03      	ldr	r3, [pc, #12]	@ (100406f0 <LL_MRSubG_StrobeCommand+0x2c>)
100406e4:	430a      	orrs	r2, r1
100406e6:	629a      	str	r2, [r3, #40]	@ 0x28
}
100406e8:	46c0      	nop			@ (mov r8, r8)
100406ea:	46bd      	mov	sp, r7
100406ec:	b002      	add	sp, #8
100406ee:	bd80      	pop	{r7, pc}
100406f0:	49000500 	.word	0x49000500

100406f4 <LL_MRSubG_SetTXMode>:
  * @param  txMode The TX Mode.
  *      This parameter can be any value of @ref MRSubGTXMode.
  * @retval None.
  */
__STATIC_INLINE void LL_MRSubG_SetTXMode(MRSubGTXMode txMode)
{
100406f4:	b580      	push	{r7, lr}
100406f6:	b082      	sub	sp, #8
100406f8:	af00      	add	r7, sp, #0
100406fa:	0002      	movs	r2, r0
100406fc:	1dfb      	adds	r3, r7, #7
100406fe:	701a      	strb	r2, [r3, #0]
  MODIFY_REG_FIELD(MR_SUBG_GLOB_STATIC->PCKT_CTRL, MR_SUBG_GLOB_STATIC_PCKT_CTRL_TX_MODE, txMode);
10040700:	4b08      	ldr	r3, [pc, #32]	@ (10040724 <LL_MRSubG_SetTXMode+0x30>)
10040702:	691b      	ldr	r3, [r3, #16]
10040704:	4a08      	ldr	r2, [pc, #32]	@ (10040728 <LL_MRSubG_SetTXMode+0x34>)
10040706:	4013      	ands	r3, r2
10040708:	0019      	movs	r1, r3
1004070a:	1dfb      	adds	r3, r7, #7
1004070c:	781b      	ldrb	r3, [r3, #0]
1004070e:	01da      	lsls	r2, r3, #7
10040710:	23c0      	movs	r3, #192	@ 0xc0
10040712:	005b      	lsls	r3, r3, #1
10040714:	401a      	ands	r2, r3
10040716:	4b03      	ldr	r3, [pc, #12]	@ (10040724 <LL_MRSubG_SetTXMode+0x30>)
10040718:	430a      	orrs	r2, r1
1004071a:	611a      	str	r2, [r3, #16]
}
1004071c:	46c0      	nop			@ (mov r8, r8)
1004071e:	46bd      	mov	sp, r7
10040720:	b002      	add	sp, #8
10040722:	bd80      	pop	{r7, pc}
10040724:	49000400 	.word	0x49000400
10040728:	fffffe7f 	.word	0xfffffe7f

1004072c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
1004072c:	b590      	push	{r4, r7, lr}
1004072e:	b087      	sub	sp, #28
10040730:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
10040732:	f000 fe06 	bl	10041342 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
10040736:	f000 f87b 	bl	10040830 <SystemClock_Config>

  /* Configure the peripherals common clocks */
  PeriphCommonClock_Config();
1004073a:	f000 f8b0 	bl	1004089e <PeriphCommonClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
1004073e:	f000 f925 	bl	1004098c <MX_GPIO_Init>
  MX_MRSUBG_Init();
10040742:	f000 f8cd 	bl	100408e0 <MX_MRSUBG_Init>
  /* USER CODE BEGIN 2 */
  BSP_LED_Init(LD2);
10040746:	2001      	movs	r0, #1
10040748:	f000 fad0 	bl	10040cec <BSP_LED_Init>

  COM_InitTypeDef COM_Init = {0};
1004074c:	1d3b      	adds	r3, r7, #4
1004074e:	0018      	movs	r0, r3
10040750:	2310      	movs	r3, #16
10040752:	001a      	movs	r2, r3
10040754:	2100      	movs	r1, #0
10040756:	f003 ff29 	bl	100445ac <memset>
  
  COM_Init.BaudRate= 115200;
1004075a:	1d3b      	adds	r3, r7, #4
1004075c:	22e1      	movs	r2, #225	@ 0xe1
1004075e:	0252      	lsls	r2, r2, #9
10040760:	601a      	str	r2, [r3, #0]
  COM_Init.HwFlowCtl = COM_HWCONTROL_NONE;
10040762:	1d3b      	adds	r3, r7, #4
10040764:	2200      	movs	r2, #0
10040766:	819a      	strh	r2, [r3, #12]
  COM_Init.WordLength = COM_WORDLENGTH_8B;
10040768:	1d3b      	adds	r3, r7, #4
1004076a:	2200      	movs	r2, #0
1004076c:	605a      	str	r2, [r3, #4]
  COM_Init.Parity = COM_PARITY_NONE;
1004076e:	1d3b      	adds	r3, r7, #4
10040770:	2200      	movs	r2, #0
10040772:	815a      	strh	r2, [r3, #10]
  COM_Init.StopBits = COM_STOPBITS_1;
10040774:	1d3b      	adds	r3, r7, #4
10040776:	2200      	movs	r2, #0
10040778:	811a      	strh	r2, [r3, #8]
  BSP_COM_Init(COM1, &COM_Init);
1004077a:	1d3b      	adds	r3, r7, #4
1004077c:	0019      	movs	r1, r3
1004077e:	2000      	movs	r0, #0
10040780:	f000 fb66 	bl	10040e50 <BSP_COM_Init>
  
  /* Payload length config */
  HAL_MRSubG_PktBasicSetPayloadLength(MSG_SIZE);
10040784:	2014      	movs	r0, #20
10040786:	f002 fb2b 	bl	10042de0 <HAL_MRSubG_PktBasicSetPayloadLength>

  /* Set TX Mode to Normal Mode*/
  __HAL_MRSUBG_SET_TX_MODE(TX_NORMAL);
1004078a:	2000      	movs	r0, #0
1004078c:	f7ff ffb2 	bl	100406f4 <LL_MRSubG_SetTXMode>
  
  /* Set the pointer to the data buffer */
  __HAL_MRSUBG_SET_DATABUFFER0_POINTER((uint32_t)&vectcTxBuff);
10040790:	4b21      	ldr	r3, [pc, #132]	@ (10040818 <main+0xec>)
10040792:	4a22      	ldr	r2, [pc, #136]	@ (1004081c <main+0xf0>)
10040794:	615a      	str	r2, [r3, #20]
  while (1)
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
    BSP_LED_On(LD2);
10040796:	2001      	movs	r0, #1
10040798:	f000 fb1e 	bl	10040dd8 <BSP_LED_On>
    
    printf("TX - Data to transmit: [ ");
1004079c:	4b20      	ldr	r3, [pc, #128]	@ (10040820 <main+0xf4>)
1004079e:	0018      	movs	r0, r3
100407a0:	f003 fea8 	bl	100444f4 <iprintf>
    
    for(uint8_t i=0 ; i<MSG_SIZE ; i++)
100407a4:	2317      	movs	r3, #23
100407a6:	18fb      	adds	r3, r7, r3
100407a8:	2200      	movs	r2, #0
100407aa:	701a      	strb	r2, [r3, #0]
100407ac:	e00f      	b.n	100407ce <main+0xa2>
      printf("%d ", vectcTxBuff[i]);
100407ae:	2417      	movs	r4, #23
100407b0:	193b      	adds	r3, r7, r4
100407b2:	781b      	ldrb	r3, [r3, #0]
100407b4:	4a19      	ldr	r2, [pc, #100]	@ (1004081c <main+0xf0>)
100407b6:	5cd3      	ldrb	r3, [r2, r3]
100407b8:	001a      	movs	r2, r3
100407ba:	4b1a      	ldr	r3, [pc, #104]	@ (10040824 <main+0xf8>)
100407bc:	0011      	movs	r1, r2
100407be:	0018      	movs	r0, r3
100407c0:	f003 fe98 	bl	100444f4 <iprintf>
    for(uint8_t i=0 ; i<MSG_SIZE ; i++)
100407c4:	193b      	adds	r3, r7, r4
100407c6:	781a      	ldrb	r2, [r3, #0]
100407c8:	193b      	adds	r3, r7, r4
100407ca:	3201      	adds	r2, #1
100407cc:	701a      	strb	r2, [r3, #0]
100407ce:	2317      	movs	r3, #23
100407d0:	18fb      	adds	r3, r7, r3
100407d2:	781b      	ldrb	r3, [r3, #0]
100407d4:	2b13      	cmp	r3, #19
100407d6:	d9ea      	bls.n	100407ae <main+0x82>
    printf("]\n\r");
100407d8:	4b13      	ldr	r3, [pc, #76]	@ (10040828 <main+0xfc>)
100407da:	0018      	movs	r0, r3
100407dc:	f003 fe8a 	bl	100444f4 <iprintf>
    
    /* Send the TX command */
    __HAL_MRSUBG_STROBE_CMD(CMD_TX);    
100407e0:	2001      	movs	r0, #1
100407e2:	f7ff ff6f 	bl	100406c4 <LL_MRSubG_StrobeCommand>
    
    /* Wait for TX done */
    while((__HAL_MRSUBG_GET_RFSEQ_IRQ_STATUS() & MR_SUBG_GLOB_STATUS_RFSEQ_IRQ_STATUS_TX_DONE_F) == 0) {};
100407e6:	46c0      	nop			@ (mov r8, r8)
100407e8:	4b10      	ldr	r3, [pc, #64]	@ (1004082c <main+0x100>)
100407ea:	681b      	ldr	r3, [r3, #0]
100407ec:	2201      	movs	r2, #1
100407ee:	4013      	ands	r3, r2
100407f0:	d0fa      	beq.n	100407e8 <main+0xbc>
    
    /* Clear the IRQ flag */
    __HAL_MRSUBG_CLEAR_RFSEQ_IRQ_FLAG(MR_SUBG_GLOB_STATUS_RFSEQ_IRQ_STATUS_TX_DONE_F);
100407f2:	4b0e      	ldr	r3, [pc, #56]	@ (1004082c <main+0x100>)
100407f4:	2201      	movs	r2, #1
100407f6:	601a      	str	r2, [r3, #0]
   
    /* Increment last byte */
    vectcTxBuff[MSG_SIZE-1]++;
100407f8:	4b08      	ldr	r3, [pc, #32]	@ (1004081c <main+0xf0>)
100407fa:	7cdb      	ldrb	r3, [r3, #19]
100407fc:	3301      	adds	r3, #1
100407fe:	b2da      	uxtb	r2, r3
10040800:	4b06      	ldr	r3, [pc, #24]	@ (1004081c <main+0xf0>)
10040802:	74da      	strb	r2, [r3, #19]
    
    BSP_LED_Off(LD2);
10040804:	2001      	movs	r0, #1
10040806:	f000 fb05 	bl	10040e14 <BSP_LED_Off>
    
    /* Pause between transmissions */
    HAL_Delay(500);
1004080a:	23fa      	movs	r3, #250	@ 0xfa
1004080c:	005b      	lsls	r3, r3, #1
1004080e:	0018      	movs	r0, r3
10040810:	f000 fe1c 	bl	1004144c <HAL_Delay>
    BSP_LED_On(LD2);
10040814:	e7bf      	b.n	10040796 <main+0x6a>
10040816:	46c0      	nop			@ (mov r8, r8)
10040818:	49000400 	.word	0x49000400
1004081c:	2000024c 	.word	0x2000024c
10040820:	100451e4 	.word	0x100451e4
10040824:	10045200 	.word	0x10045200
10040828:	10045204 	.word	0x10045204
1004082c:	49000600 	.word	0x49000600

10040830 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
10040830:	b590      	push	{r4, r7, lr}
10040832:	b089      	sub	sp, #36	@ 0x24
10040834:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
10040836:	2408      	movs	r4, #8
10040838:	193b      	adds	r3, r7, r4
1004083a:	0018      	movs	r0, r3
1004083c:	2318      	movs	r3, #24
1004083e:	001a      	movs	r2, r3
10040840:	2100      	movs	r1, #0
10040842:	f003 feb3 	bl	100445ac <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
10040846:	003b      	movs	r3, r7
10040848:	0018      	movs	r0, r3
1004084a:	2308      	movs	r3, #8
1004084c:	001a      	movs	r2, r3
1004084e:	2100      	movs	r1, #0
10040850:	f003 feac 	bl	100445ac <memset>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE|RCC_OSCILLATORTYPE_LSE;
10040854:	193b      	adds	r3, r7, r4
10040856:	2203      	movs	r2, #3
10040858:	601a      	str	r2, [r3, #0]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
1004085a:	193b      	adds	r3, r7, r4
1004085c:	2280      	movs	r2, #128	@ 0x80
1004085e:	0252      	lsls	r2, r2, #9
10040860:	605a      	str	r2, [r3, #4]
  RCC_OscInitStruct.LSEState = RCC_LSE_ON;
10040862:	193b      	adds	r3, r7, r4
10040864:	2210      	movs	r2, #16
10040866:	60da      	str	r2, [r3, #12]
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
10040868:	193b      	adds	r3, r7, r4
1004086a:	0018      	movs	r0, r3
1004086c:	f002 fd3a 	bl	100432e4 <HAL_RCC_OscConfig>
10040870:	1e03      	subs	r3, r0, #0
10040872:	d001      	beq.n	10040878 <SystemClock_Config+0x48>
  {
    Error_Handler();
10040874:	f000 f895 	bl	100409a2 <Error_Handler>
  }

  /** Configure the SYSCLKSource and SYSCLKDivider
  */
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_RC64MPLL;
10040878:	003b      	movs	r3, r7
1004087a:	2200      	movs	r2, #0
1004087c:	601a      	str	r2, [r3, #0]
  RCC_ClkInitStruct.SYSCLKDivider = RCC_RC64MPLL_DIV1;
1004087e:	003b      	movs	r3, r7
10040880:	2200      	movs	r2, #0
10040882:	605a      	str	r2, [r3, #4]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_WAIT_STATES_1) != HAL_OK)
10040884:	003b      	movs	r3, r7
10040886:	2110      	movs	r1, #16
10040888:	0018      	movs	r0, r3
1004088a:	f002 fe81 	bl	10043590 <HAL_RCC_ClockConfig>
1004088e:	1e03      	subs	r3, r0, #0
10040890:	d001      	beq.n	10040896 <SystemClock_Config+0x66>
  {
    Error_Handler();
10040892:	f000 f886 	bl	100409a2 <Error_Handler>
  }
}
10040896:	46c0      	nop			@ (mov r8, r8)
10040898:	46bd      	mov	sp, r7
1004089a:	b009      	add	sp, #36	@ 0x24
1004089c:	bd90      	pop	{r4, r7, pc}

1004089e <PeriphCommonClock_Config>:
/**
  * @brief Peripherals Common Clock Configuration
  * @retval None
  */
void PeriphCommonClock_Config(void)
{
1004089e:	b580      	push	{r7, lr}
100408a0:	b086      	sub	sp, #24
100408a2:	af00      	add	r7, sp, #0
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
100408a4:	003b      	movs	r3, r7
100408a6:	0018      	movs	r0, r3
100408a8:	2318      	movs	r3, #24
100408aa:	001a      	movs	r2, r3
100408ac:	2100      	movs	r1, #0
100408ae:	f003 fe7d 	bl	100445ac <memset>

  /** Initializes the peripherals clock
  */
  PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_SMPS;
100408b2:	003b      	movs	r3, r7
100408b4:	2202      	movs	r2, #2
100408b6:	601a      	str	r2, [r3, #0]
  PeriphClkInitStruct.SmpsDivSelection = RCC_SMPSCLK_DIV4;
100408b8:	003b      	movs	r3, r7
100408ba:	2280      	movs	r2, #128	@ 0x80
100408bc:	0152      	lsls	r2, r2, #5
100408be:	611a      	str	r2, [r3, #16]
  PeriphClkInitStruct.KRMRateMultiplier = 4;
100408c0:	003b      	movs	r3, r7
100408c2:	2204      	movs	r2, #4
100408c4:	615a      	str	r2, [r3, #20]

  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
100408c6:	003b      	movs	r3, r7
100408c8:	0018      	movs	r0, r3
100408ca:	f002 ffcb 	bl	10043864 <HAL_RCCEx_PeriphCLKConfig>
100408ce:	1e03      	subs	r3, r0, #0
100408d0:	d001      	beq.n	100408d6 <PeriphCommonClock_Config+0x38>
  {
    Error_Handler();
100408d2:	f000 f866 	bl	100409a2 <Error_Handler>
  }
}
100408d6:	46c0      	nop			@ (mov r8, r8)
100408d8:	46bd      	mov	sp, r7
100408da:	b006      	add	sp, #24
100408dc:	bd80      	pop	{r7, pc}
	...

100408e0 <MX_MRSUBG_Init>:
  * @brief MRSUBG Initialization Function
  * @param None
  * @retval None
  */
static void MX_MRSUBG_Init(void)
{
100408e0:	b580      	push	{r7, lr}
100408e2:	af00      	add	r7, sp, #0

  /* USER CODE END MRSUBG_Init 1 */

  /** Configures the radio parameters
  */
  MRSUBG_RadioInitStruct.lFrequencyBase = 868000000;
100408e4:	4b23      	ldr	r3, [pc, #140]	@ (10040974 <MX_MRSUBG_Init+0x94>)
100408e6:	4a24      	ldr	r2, [pc, #144]	@ (10040978 <MX_MRSUBG_Init+0x98>)
100408e8:	601a      	str	r2, [r3, #0]
  MRSUBG_RadioInitStruct.xModulationSelect = MOD_2FSK;
100408ea:	4b22      	ldr	r3, [pc, #136]	@ (10040974 <MX_MRSUBG_Init+0x94>)
100408ec:	2200      	movs	r2, #0
100408ee:	711a      	strb	r2, [r3, #4]
  MRSUBG_RadioInitStruct.lDatarate = 38400;
100408f0:	4b20      	ldr	r3, [pc, #128]	@ (10040974 <MX_MRSUBG_Init+0x94>)
100408f2:	2296      	movs	r2, #150	@ 0x96
100408f4:	0212      	lsls	r2, r2, #8
100408f6:	609a      	str	r2, [r3, #8]
  MRSUBG_RadioInitStruct.lFreqDev = 20000;
100408f8:	4b1e      	ldr	r3, [pc, #120]	@ (10040974 <MX_MRSUBG_Init+0x94>)
100408fa:	4a20      	ldr	r2, [pc, #128]	@ (1004097c <MX_MRSUBG_Init+0x9c>)
100408fc:	60da      	str	r2, [r3, #12]
  MRSUBG_RadioInitStruct.lBandwidth = 100000;
100408fe:	4b1d      	ldr	r3, [pc, #116]	@ (10040974 <MX_MRSUBG_Init+0x94>)
10040900:	4a1f      	ldr	r2, [pc, #124]	@ (10040980 <MX_MRSUBG_Init+0xa0>)
10040902:	611a      	str	r2, [r3, #16]
  MRSUBG_RadioInitStruct.dsssExp = 0;
10040904:	4b1b      	ldr	r3, [pc, #108]	@ (10040974 <MX_MRSUBG_Init+0x94>)
10040906:	2200      	movs	r2, #0
10040908:	751a      	strb	r2, [r3, #20]
  MRSUBG_RadioInitStruct.outputPower = 14;
1004090a:	4b1a      	ldr	r3, [pc, #104]	@ (10040974 <MX_MRSUBG_Init+0x94>)
1004090c:	220e      	movs	r2, #14
1004090e:	755a      	strb	r2, [r3, #21]
  MRSUBG_RadioInitStruct.PADrvMode = PA_DRV_TX_HP;
10040910:	4b18      	ldr	r3, [pc, #96]	@ (10040974 <MX_MRSUBG_Init+0x94>)
10040912:	2202      	movs	r2, #2
10040914:	759a      	strb	r2, [r3, #22]
  HAL_MRSubG_Init(&MRSUBG_RadioInitStruct);
10040916:	4b17      	ldr	r3, [pc, #92]	@ (10040974 <MX_MRSUBG_Init+0x94>)
10040918:	0018      	movs	r0, r3
1004091a:	f001 ff51 	bl	100427c0 <HAL_MRSubG_Init>

  /** Configures the packet parameters
  */
  MRSUBG_PacketSettingsStruct.PreambleLength = 16;
1004091e:	4b19      	ldr	r3, [pc, #100]	@ (10040984 <MX_MRSUBG_Init+0xa4>)
10040920:	2210      	movs	r2, #16
10040922:	801a      	strh	r2, [r3, #0]
  MRSUBG_PacketSettingsStruct.PostambleLength = 0;
10040924:	4b17      	ldr	r3, [pc, #92]	@ (10040984 <MX_MRSUBG_Init+0xa4>)
10040926:	2200      	movs	r2, #0
10040928:	805a      	strh	r2, [r3, #2]
  MRSUBG_PacketSettingsStruct.SyncLength = 31;
1004092a:	4b16      	ldr	r3, [pc, #88]	@ (10040984 <MX_MRSUBG_Init+0xa4>)
1004092c:	221f      	movs	r2, #31
1004092e:	711a      	strb	r2, [r3, #4]
  MRSUBG_PacketSettingsStruct.SyncWord = 0x88888888;
10040930:	4b14      	ldr	r3, [pc, #80]	@ (10040984 <MX_MRSUBG_Init+0xa4>)
10040932:	4a15      	ldr	r2, [pc, #84]	@ (10040988 <MX_MRSUBG_Init+0xa8>)
10040934:	609a      	str	r2, [r3, #8]
  MRSUBG_PacketSettingsStruct.FixVarLength = VARIABLE;
10040936:	4b13      	ldr	r3, [pc, #76]	@ (10040984 <MX_MRSUBG_Init+0xa4>)
10040938:	2201      	movs	r2, #1
1004093a:	731a      	strb	r2, [r3, #12]
  MRSUBG_PacketSettingsStruct.PreambleSequence = PRE_SEQ_0101;
1004093c:	4b11      	ldr	r3, [pc, #68]	@ (10040984 <MX_MRSUBG_Init+0xa4>)
1004093e:	2200      	movs	r2, #0
10040940:	735a      	strb	r2, [r3, #13]
  MRSUBG_PacketSettingsStruct.PostambleSequence = POST_SEQ_0101;
10040942:	4b10      	ldr	r3, [pc, #64]	@ (10040984 <MX_MRSUBG_Init+0xa4>)
10040944:	2200      	movs	r2, #0
10040946:	739a      	strb	r2, [r3, #14]
  MRSUBG_PacketSettingsStruct.CrcMode = PKT_CRC_MODE_8BITS;
10040948:	4b0e      	ldr	r3, [pc, #56]	@ (10040984 <MX_MRSUBG_Init+0xa4>)
1004094a:	2201      	movs	r2, #1
1004094c:	73da      	strb	r2, [r3, #15]
  MRSUBG_PacketSettingsStruct.Coding = CODING_NONE;
1004094e:	4b0d      	ldr	r3, [pc, #52]	@ (10040984 <MX_MRSUBG_Init+0xa4>)
10040950:	2200      	movs	r2, #0
10040952:	741a      	strb	r2, [r3, #16]
  MRSUBG_PacketSettingsStruct.DataWhitening = ENABLE;
10040954:	4b0b      	ldr	r3, [pc, #44]	@ (10040984 <MX_MRSUBG_Init+0xa4>)
10040956:	2201      	movs	r2, #1
10040958:	745a      	strb	r2, [r3, #17]
  MRSUBG_PacketSettingsStruct.LengthWidth = BYTE_LEN_1;
1004095a:	4b0a      	ldr	r3, [pc, #40]	@ (10040984 <MX_MRSUBG_Init+0xa4>)
1004095c:	2200      	movs	r2, #0
1004095e:	749a      	strb	r2, [r3, #18]
  MRSUBG_PacketSettingsStruct.SyncPresent = ENABLE;
10040960:	4b08      	ldr	r3, [pc, #32]	@ (10040984 <MX_MRSUBG_Init+0xa4>)
10040962:	2201      	movs	r2, #1
10040964:	74da      	strb	r2, [r3, #19]
  HAL_MRSubG_PacketBasicInit(&MRSUBG_PacketSettingsStruct);
10040966:	4b07      	ldr	r3, [pc, #28]	@ (10040984 <MX_MRSUBG_Init+0xa4>)
10040968:	0018      	movs	r0, r3
1004096a:	f002 fa53 	bl	10042e14 <HAL_MRSubG_PacketBasicInit>
  /* USER CODE BEGIN MRSUBG_Init 2 */

  /* USER CODE END MRSUBG_Init 2 */

}
1004096e:	46c0      	nop			@ (mov r8, r8)
10040970:	46bd      	mov	sp, r7
10040972:	bd80      	pop	{r7, pc}
10040974:	20000034 	.word	0x20000034
10040978:	33bca100 	.word	0x33bca100
1004097c:	00004e20 	.word	0x00004e20
10040980:	000186a0 	.word	0x000186a0
10040984:	2000004c 	.word	0x2000004c
10040988:	88888888 	.word	0x88888888

1004098c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
1004098c:	b580      	push	{r7, lr}
1004098e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MX_GPIO_Init_1 */
  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
10040990:	2004      	movs	r0, #4
10040992:	f7ff fe81 	bl	10040698 <LL_AHB1_GRP1_EnableClock>
  __HAL_RCC_GPIOB_CLK_ENABLE();
10040996:	2008      	movs	r0, #8
10040998:	f7ff fe7e 	bl	10040698 <LL_AHB1_GRP1_EnableClock>

  /* USER CODE BEGIN MX_GPIO_Init_2 */
  /* USER CODE END MX_GPIO_Init_2 */
}
1004099c:	46c0      	nop			@ (mov r8, r8)
1004099e:	46bd      	mov	sp, r7
100409a0:	bd80      	pop	{r7, pc}

100409a2 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
100409a2:	b580      	push	{r7, lr}
100409a4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  while(1)
100409a6:	46c0      	nop			@ (mov r8, r8)
100409a8:	e7fd      	b.n	100409a6 <Error_Handler+0x4>
	...

100409ac <LL_APB0_GRP1_EnableClock>:
  * @arg LL_APB0_GRP1_PERIPH_WDG
  * @arg LL_APB0_GRP1_PERIPH_DBGMCU
  * @retval None
  */
__STATIC_INLINE void LL_APB0_GRP1_EnableClock(uint32_t Periphs)
{
100409ac:	b580      	push	{r7, lr}
100409ae:	b084      	sub	sp, #16
100409b0:	af00      	add	r7, sp, #0
100409b2:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->APB0ENR, Periphs);
100409b4:	4b07      	ldr	r3, [pc, #28]	@ (100409d4 <LL_APB0_GRP1_EnableClock+0x28>)
100409b6:	6d59      	ldr	r1, [r3, #84]	@ 0x54
100409b8:	4b06      	ldr	r3, [pc, #24]	@ (100409d4 <LL_APB0_GRP1_EnableClock+0x28>)
100409ba:	687a      	ldr	r2, [r7, #4]
100409bc:	430a      	orrs	r2, r1
100409be:	655a      	str	r2, [r3, #84]	@ 0x54
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->APB0ENR, Periphs);
100409c0:	4b04      	ldr	r3, [pc, #16]	@ (100409d4 <LL_APB0_GRP1_EnableClock+0x28>)
100409c2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
100409c4:	687a      	ldr	r2, [r7, #4]
100409c6:	4013      	ands	r3, r2
100409c8:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
100409ca:	68fb      	ldr	r3, [r7, #12]
}
100409cc:	46c0      	nop			@ (mov r8, r8)
100409ce:	46bd      	mov	sp, r7
100409d0:	b004      	add	sp, #16
100409d2:	bd80      	pop	{r7, pc}
100409d4:	48400000 	.word	0x48400000

100409d8 <LL_APB2_GRP1_EnableClock>:
  * @arg LL_APB2_GRP1_PERIPH_MRSUBG
  * @arg LL_APB2_GRP1_PERIPH_LPAWUR
  * @retval None
  */
__STATIC_INLINE void LL_APB2_GRP1_EnableClock(uint32_t Periphs)
{
100409d8:	b580      	push	{r7, lr}
100409da:	b084      	sub	sp, #16
100409dc:	af00      	add	r7, sp, #0
100409de:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->APB2ENR, Periphs);
100409e0:	4b07      	ldr	r3, [pc, #28]	@ (10040a00 <LL_APB2_GRP1_EnableClock+0x28>)
100409e2:	6e19      	ldr	r1, [r3, #96]	@ 0x60
100409e4:	4b06      	ldr	r3, [pc, #24]	@ (10040a00 <LL_APB2_GRP1_EnableClock+0x28>)
100409e6:	687a      	ldr	r2, [r7, #4]
100409e8:	430a      	orrs	r2, r1
100409ea:	661a      	str	r2, [r3, #96]	@ 0x60
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->APB2ENR, Periphs);
100409ec:	4b04      	ldr	r3, [pc, #16]	@ (10040a00 <LL_APB2_GRP1_EnableClock+0x28>)
100409ee:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
100409f0:	687a      	ldr	r2, [r7, #4]
100409f2:	4013      	ands	r3, r2
100409f4:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
100409f6:	68fb      	ldr	r3, [r7, #12]
}
100409f8:	46c0      	nop			@ (mov r8, r8)
100409fa:	46bd      	mov	sp, r7
100409fc:	b004      	add	sp, #16
100409fe:	bd80      	pop	{r7, pc}
10040a00:	48400000 	.word	0x48400000

10040a04 <LL_APB2_GRP1_IsEnabledClock>:
  * @arg LL_APB2_GRP1_PERIPH_MRSUBG
  * @arg LL_APB2_GRP1_PERIPH_LPAWUR
  * @retval uint32_t
  */
__STATIC_INLINE uint32_t LL_APB2_GRP1_IsEnabledClock(uint32_t Periphs)
{
10040a04:	b580      	push	{r7, lr}
10040a06:	b082      	sub	sp, #8
10040a08:	af00      	add	r7, sp, #0
10040a0a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(RCC->APB2ENR, Periphs) == (Periphs)) ? 1UL : 0UL);
10040a0c:	4b06      	ldr	r3, [pc, #24]	@ (10040a28 <LL_APB2_GRP1_IsEnabledClock+0x24>)
10040a0e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
10040a10:	687a      	ldr	r2, [r7, #4]
10040a12:	4013      	ands	r3, r2
10040a14:	687a      	ldr	r2, [r7, #4]
10040a16:	429a      	cmp	r2, r3
10040a18:	d101      	bne.n	10040a1e <LL_APB2_GRP1_IsEnabledClock+0x1a>
10040a1a:	2301      	movs	r3, #1
10040a1c:	e000      	b.n	10040a20 <LL_APB2_GRP1_IsEnabledClock+0x1c>
10040a1e:	2300      	movs	r3, #0
}
10040a20:	0018      	movs	r0, r3
10040a22:	46bd      	mov	sp, r7
10040a24:	b002      	add	sp, #8
10040a26:	bd80      	pop	{r7, pc}
10040a28:	48400000 	.word	0x48400000

10040a2c <LL_APB2_GRP1_ForceReset>:
  * @arg LL_APB2_GRP1_PERIPH_MRSUBG
  * @arg LL_APB2_GRP1_PERIPH_LPAWUR
  * @retval None
  */
__STATIC_INLINE void LL_APB2_GRP1_ForceReset(uint32_t Periphs)
{
10040a2c:	b580      	push	{r7, lr}
10040a2e:	b082      	sub	sp, #8
10040a30:	af00      	add	r7, sp, #0
10040a32:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->APB2RSTR, Periphs);
10040a34:	4b04      	ldr	r3, [pc, #16]	@ (10040a48 <LL_APB2_GRP1_ForceReset+0x1c>)
10040a36:	6c19      	ldr	r1, [r3, #64]	@ 0x40
10040a38:	4b03      	ldr	r3, [pc, #12]	@ (10040a48 <LL_APB2_GRP1_ForceReset+0x1c>)
10040a3a:	687a      	ldr	r2, [r7, #4]
10040a3c:	430a      	orrs	r2, r1
10040a3e:	641a      	str	r2, [r3, #64]	@ 0x40
}
10040a40:	46c0      	nop			@ (mov r8, r8)
10040a42:	46bd      	mov	sp, r7
10040a44:	b002      	add	sp, #8
10040a46:	bd80      	pop	{r7, pc}
10040a48:	48400000 	.word	0x48400000

10040a4c <LL_APB2_GRP1_ReleaseReset>:
  * @arg LL_APB2_GRP1_PERIPH_MRSUBG
  * @arg LL_APB2_GRP1_PERIPH_LPAWUR
  * @retval None
  */
__STATIC_INLINE void LL_APB2_GRP1_ReleaseReset(uint32_t Periphs)
{
10040a4c:	b580      	push	{r7, lr}
10040a4e:	b082      	sub	sp, #8
10040a50:	af00      	add	r7, sp, #0
10040a52:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(RCC->APB2RSTR, Periphs);
10040a54:	4b05      	ldr	r3, [pc, #20]	@ (10040a6c <LL_APB2_GRP1_ReleaseReset+0x20>)
10040a56:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
10040a58:	687b      	ldr	r3, [r7, #4]
10040a5a:	43d9      	mvns	r1, r3
10040a5c:	4b03      	ldr	r3, [pc, #12]	@ (10040a6c <LL_APB2_GRP1_ReleaseReset+0x20>)
10040a5e:	400a      	ands	r2, r1
10040a60:	641a      	str	r2, [r3, #64]	@ 0x40
}
10040a62:	46c0      	nop			@ (mov r8, r8)
10040a64:	46bd      	mov	sp, r7
10040a66:	b002      	add	sp, #8
10040a68:	bd80      	pop	{r7, pc}
10040a6a:	46c0      	nop			@ (mov r8, r8)
10040a6c:	48400000 	.word	0x48400000

10040a70 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
10040a70:	b580      	push	{r7, lr}
10040a72:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
10040a74:	2380      	movs	r3, #128	@ 0x80
10040a76:	005b      	lsls	r3, r3, #1
10040a78:	0018      	movs	r0, r3
10040a7a:	f7ff ff97 	bl	100409ac <LL_APB0_GRP1_EnableClock>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
10040a7e:	46c0      	nop			@ (mov r8, r8)
10040a80:	46bd      	mov	sp, r7
10040a82:	bd80      	pop	{r7, pc}

10040a84 <HAL_MRSubG_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hmrsubg: MRSubG handle pointer
  * @retval None
  */
void HAL_MRSubG_MspInit(void)
{
10040a84:	b580      	push	{r7, lr}
10040a86:	b086      	sub	sp, #24
10040a88:	af00      	add	r7, sp, #0
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
10040a8a:	003b      	movs	r3, r7
10040a8c:	0018      	movs	r0, r3
10040a8e:	2318      	movs	r3, #24
10040a90:	001a      	movs	r2, r3
10040a92:	2100      	movs	r1, #0
10040a94:	f003 fd8a 	bl	100445ac <memset>

    /* USER CODE END MRSubG_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_RTC_WDG_SUBG_LPAWUR_LCD_LCSC;
10040a98:	003b      	movs	r3, r7
10040a9a:	2220      	movs	r2, #32
10040a9c:	601a      	str	r2, [r3, #0]
    PeriphClkInitStruct.RTCWDGSUBGLPAWURLCDLCSCClockSelection = RCC_RTC_WDG_SUBG_LPAWUR_LCD_LCSC_CLKSOURCE_LSE;
10040a9e:	003b      	movs	r3, r7
10040aa0:	2280      	movs	r2, #128	@ 0x80
10040aa2:	0212      	lsls	r2, r2, #8
10040aa4:	609a      	str	r2, [r3, #8]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
10040aa6:	003b      	movs	r3, r7
10040aa8:	0018      	movs	r0, r3
10040aaa:	f002 fedb 	bl	10043864 <HAL_RCCEx_PeriphCLKConfig>
10040aae:	1e03      	subs	r3, r0, #0
10040ab0:	d001      	beq.n	10040ab6 <HAL_MRSubG_MspInit+0x32>
    {
      Error_Handler();
10040ab2:	f7ff ff76 	bl	100409a2 <Error_Handler>
    }

    /* Peripheral clock enable */
    if (__HAL_RCC_MRSUBG_IS_CLK_DISABLED())
10040ab6:	2001      	movs	r0, #1
10040ab8:	f7ff ffa4 	bl	10040a04 <LL_APB2_GRP1_IsEnabledClock>
10040abc:	1e03      	subs	r3, r0, #0
10040abe:	d108      	bne.n	10040ad2 <HAL_MRSubG_MspInit+0x4e>
    {
      /* MRSUBG Peripheral reset */
      __HAL_RCC_MRSUBG_FORCE_RESET();
10040ac0:	2001      	movs	r0, #1
10040ac2:	f7ff ffb3 	bl	10040a2c <LL_APB2_GRP1_ForceReset>
      __HAL_RCC_MRSUBG_RELEASE_RESET();
10040ac6:	2001      	movs	r0, #1
10040ac8:	f7ff ffc0 	bl	10040a4c <LL_APB2_GRP1_ReleaseReset>

      /* Enable MRSUBG peripheral clock */
      __HAL_RCC_MRSUBG_CLK_ENABLE();
10040acc:	2001      	movs	r0, #1
10040ace:	f7ff ff83 	bl	100409d8 <LL_APB2_GRP1_EnableClock>

    /* USER CODE BEGIN MRSubG_MspInit 1 */

    /* USER CODE END MRSubG_MspInit 1 */

}
10040ad2:	46c0      	nop			@ (mov r8, r8)
10040ad4:	46bd      	mov	sp, r7
10040ad6:	b006      	add	sp, #24
10040ad8:	bd80      	pop	{r7, pc}

10040ada <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
10040ada:	b580      	push	{r7, lr}
10040adc:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
10040ade:	46c0      	nop			@ (mov r8, r8)
10040ae0:	46bd      	mov	sp, r7
10040ae2:	bd80      	pop	{r7, pc}

10040ae4 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
10040ae4:	b580      	push	{r7, lr}
10040ae6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
10040ae8:	46c0      	nop			@ (mov r8, r8)
10040aea:	e7fd      	b.n	10040ae8 <HardFault_Handler+0x4>

10040aec <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
10040aec:	b580      	push	{r7, lr}
10040aee:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
10040af0:	46c0      	nop			@ (mov r8, r8)
10040af2:	46bd      	mov	sp, r7
10040af4:	bd80      	pop	{r7, pc}

10040af6 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
10040af6:	b580      	push	{r7, lr}
10040af8:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
10040afa:	46c0      	nop			@ (mov r8, r8)
10040afc:	46bd      	mov	sp, r7
10040afe:	bd80      	pop	{r7, pc}

10040b00 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
10040b00:	b580      	push	{r7, lr}
10040b02:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
10040b04:	f000 fc7c 	bl	10041400 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
10040b08:	46c0      	nop			@ (mov r8, r8)
10040b0a:	46bd      	mov	sp, r7
10040b0c:	bd80      	pop	{r7, pc}

10040b0e <_read>:
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
10040b0e:	b580      	push	{r7, lr}
10040b10:	b086      	sub	sp, #24
10040b12:	af00      	add	r7, sp, #0
10040b14:	60f8      	str	r0, [r7, #12]
10040b16:	60b9      	str	r1, [r7, #8]
10040b18:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
10040b1a:	2300      	movs	r3, #0
10040b1c:	617b      	str	r3, [r7, #20]
10040b1e:	e00a      	b.n	10040b36 <_read+0x28>
  {
    *ptr++ = __io_getchar();
10040b20:	e000      	b.n	10040b24 <_read+0x16>
10040b22:	bf00      	nop
10040b24:	0001      	movs	r1, r0
10040b26:	68bb      	ldr	r3, [r7, #8]
10040b28:	1c5a      	adds	r2, r3, #1
10040b2a:	60ba      	str	r2, [r7, #8]
10040b2c:	b2ca      	uxtb	r2, r1
10040b2e:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
10040b30:	697b      	ldr	r3, [r7, #20]
10040b32:	3301      	adds	r3, #1
10040b34:	617b      	str	r3, [r7, #20]
10040b36:	697a      	ldr	r2, [r7, #20]
10040b38:	687b      	ldr	r3, [r7, #4]
10040b3a:	429a      	cmp	r2, r3
10040b3c:	dbf0      	blt.n	10040b20 <_read+0x12>
  }

  return len;
10040b3e:	687b      	ldr	r3, [r7, #4]
}
10040b40:	0018      	movs	r0, r3
10040b42:	46bd      	mov	sp, r7
10040b44:	b006      	add	sp, #24
10040b46:	bd80      	pop	{r7, pc}

10040b48 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
10040b48:	b580      	push	{r7, lr}
10040b4a:	b086      	sub	sp, #24
10040b4c:	af00      	add	r7, sp, #0
10040b4e:	60f8      	str	r0, [r7, #12]
10040b50:	60b9      	str	r1, [r7, #8]
10040b52:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
10040b54:	2300      	movs	r3, #0
10040b56:	617b      	str	r3, [r7, #20]
10040b58:	e009      	b.n	10040b6e <_write+0x26>
  {
    __io_putchar(*ptr++);
10040b5a:	68bb      	ldr	r3, [r7, #8]
10040b5c:	1c5a      	adds	r2, r3, #1
10040b5e:	60ba      	str	r2, [r7, #8]
10040b60:	781b      	ldrb	r3, [r3, #0]
10040b62:	0018      	movs	r0, r3
10040b64:	f000 f9b4 	bl	10040ed0 <__io_putchar>
  for (DataIdx = 0; DataIdx < len; DataIdx++)
10040b68:	697b      	ldr	r3, [r7, #20]
10040b6a:	3301      	adds	r3, #1
10040b6c:	617b      	str	r3, [r7, #20]
10040b6e:	697a      	ldr	r2, [r7, #20]
10040b70:	687b      	ldr	r3, [r7, #4]
10040b72:	429a      	cmp	r2, r3
10040b74:	dbf1      	blt.n	10040b5a <_write+0x12>
  }
  return len;
10040b76:	687b      	ldr	r3, [r7, #4]
}
10040b78:	0018      	movs	r0, r3
10040b7a:	46bd      	mov	sp, r7
10040b7c:	b006      	add	sp, #24
10040b7e:	bd80      	pop	{r7, pc}

10040b80 <_close>:

int _close(int file)
{
10040b80:	b580      	push	{r7, lr}
10040b82:	b082      	sub	sp, #8
10040b84:	af00      	add	r7, sp, #0
10040b86:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
10040b88:	2301      	movs	r3, #1
10040b8a:	425b      	negs	r3, r3
}
10040b8c:	0018      	movs	r0, r3
10040b8e:	46bd      	mov	sp, r7
10040b90:	b002      	add	sp, #8
10040b92:	bd80      	pop	{r7, pc}

10040b94 <_fstat>:


int _fstat(int file, struct stat *st)
{
10040b94:	b580      	push	{r7, lr}
10040b96:	b082      	sub	sp, #8
10040b98:	af00      	add	r7, sp, #0
10040b9a:	6078      	str	r0, [r7, #4]
10040b9c:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
10040b9e:	683b      	ldr	r3, [r7, #0]
10040ba0:	2280      	movs	r2, #128	@ 0x80
10040ba2:	0192      	lsls	r2, r2, #6
10040ba4:	605a      	str	r2, [r3, #4]
  return 0;
10040ba6:	2300      	movs	r3, #0
}
10040ba8:	0018      	movs	r0, r3
10040baa:	46bd      	mov	sp, r7
10040bac:	b002      	add	sp, #8
10040bae:	bd80      	pop	{r7, pc}

10040bb0 <_isatty>:

int _isatty(int file)
{
10040bb0:	b580      	push	{r7, lr}
10040bb2:	b082      	sub	sp, #8
10040bb4:	af00      	add	r7, sp, #0
10040bb6:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
10040bb8:	2301      	movs	r3, #1
}
10040bba:	0018      	movs	r0, r3
10040bbc:	46bd      	mov	sp, r7
10040bbe:	b002      	add	sp, #8
10040bc0:	bd80      	pop	{r7, pc}

10040bc2 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
10040bc2:	b580      	push	{r7, lr}
10040bc4:	b084      	sub	sp, #16
10040bc6:	af00      	add	r7, sp, #0
10040bc8:	60f8      	str	r0, [r7, #12]
10040bca:	60b9      	str	r1, [r7, #8]
10040bcc:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
10040bce:	2300      	movs	r3, #0
}
10040bd0:	0018      	movs	r0, r3
10040bd2:	46bd      	mov	sp, r7
10040bd4:	b004      	add	sp, #16
10040bd6:	bd80      	pop	{r7, pc}

10040bd8 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
10040bd8:	b580      	push	{r7, lr}
10040bda:	b086      	sub	sp, #24
10040bdc:	af00      	add	r7, sp, #0
10040bde:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
10040be0:	4a14      	ldr	r2, [pc, #80]	@ (10040c34 <_sbrk+0x5c>)
10040be2:	4b15      	ldr	r3, [pc, #84]	@ (10040c38 <_sbrk+0x60>)
10040be4:	1ad3      	subs	r3, r2, r3
10040be6:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
10040be8:	697b      	ldr	r3, [r7, #20]
10040bea:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
10040bec:	4b13      	ldr	r3, [pc, #76]	@ (10040c3c <_sbrk+0x64>)
10040bee:	681b      	ldr	r3, [r3, #0]
10040bf0:	2b00      	cmp	r3, #0
10040bf2:	d102      	bne.n	10040bfa <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
10040bf4:	4b11      	ldr	r3, [pc, #68]	@ (10040c3c <_sbrk+0x64>)
10040bf6:	4a12      	ldr	r2, [pc, #72]	@ (10040c40 <_sbrk+0x68>)
10040bf8:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
10040bfa:	4b10      	ldr	r3, [pc, #64]	@ (10040c3c <_sbrk+0x64>)
10040bfc:	681a      	ldr	r2, [r3, #0]
10040bfe:	687b      	ldr	r3, [r7, #4]
10040c00:	18d3      	adds	r3, r2, r3
10040c02:	693a      	ldr	r2, [r7, #16]
10040c04:	429a      	cmp	r2, r3
10040c06:	d207      	bcs.n	10040c18 <_sbrk+0x40>
  {
    errno = ENOMEM;
10040c08:	f003 fd26 	bl	10044658 <__errno>
10040c0c:	0003      	movs	r3, r0
10040c0e:	220c      	movs	r2, #12
10040c10:	601a      	str	r2, [r3, #0]
    return (void *)-1;
10040c12:	2301      	movs	r3, #1
10040c14:	425b      	negs	r3, r3
10040c16:	e009      	b.n	10040c2c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
10040c18:	4b08      	ldr	r3, [pc, #32]	@ (10040c3c <_sbrk+0x64>)
10040c1a:	681b      	ldr	r3, [r3, #0]
10040c1c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
10040c1e:	4b07      	ldr	r3, [pc, #28]	@ (10040c3c <_sbrk+0x64>)
10040c20:	681a      	ldr	r2, [r3, #0]
10040c22:	687b      	ldr	r3, [r7, #4]
10040c24:	18d2      	adds	r2, r2, r3
10040c26:	4b05      	ldr	r3, [pc, #20]	@ (10040c3c <_sbrk+0x64>)
10040c28:	601a      	str	r2, [r3, #0]

  return (void *)prev_heap_end;
10040c2a:	68fb      	ldr	r3, [r7, #12]
}
10040c2c:	0018      	movs	r0, r3
10040c2e:	46bd      	mov	sp, r7
10040c30:	b006      	add	sp, #24
10040c32:	bd80      	pop	{r7, pc}
10040c34:	20008000 	.word	0x20008000
10040c38:	00000c00 	.word	0x00000c00
10040c3c:	20000060 	.word	0x20000060
10040c40:	200002e4 	.word	0x200002e4

10040c44 <LL_PWR_IsEnabledPUPDCfg>:
  * @brief  Check if pull-up and pull-down configuration is enabled
  * @rmtoll CR1          APC           LL_PWR_IsEnabledPUPDCfg
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_PWR_IsEnabledPUPDCfg(void)
{
10040c44:	b580      	push	{r7, lr}
10040c46:	af00      	add	r7, sp, #0
  return ((READ_BIT(PWR->CR1, PWR_CR1_APC) == (PWR_CR1_APC)) ? 1UL : 0UL);
10040c48:	4b05      	ldr	r3, [pc, #20]	@ (10040c60 <LL_PWR_IsEnabledPUPDCfg+0x1c>)
10040c4a:	681b      	ldr	r3, [r3, #0]
10040c4c:	2210      	movs	r2, #16
10040c4e:	4013      	ands	r3, r2
10040c50:	2b10      	cmp	r3, #16
10040c52:	d101      	bne.n	10040c58 <LL_PWR_IsEnabledPUPDCfg+0x14>
10040c54:	2301      	movs	r3, #1
10040c56:	e000      	b.n	10040c5a <LL_PWR_IsEnabledPUPDCfg+0x16>
10040c58:	2300      	movs	r3, #0
}
10040c5a:	0018      	movs	r0, r3
10040c5c:	46bd      	mov	sp, r7
10040c5e:	bd80      	pop	{r7, pc}
10040c60:	48500000 	.word	0x48500000

10040c64 <LL_PWR_EnableGPIOPullUp>:
  * @retval None
  * @note   Please refer the user manual to know which IOs are able for this
  *         feature.
  */
__STATIC_INLINE void LL_PWR_EnableGPIOPullUp(uint32_t GPIO, uint32_t GPIONumber)
{
10040c64:	b580      	push	{r7, lr}
10040c66:	b082      	sub	sp, #8
10040c68:	af00      	add	r7, sp, #0
10040c6a:	6078      	str	r0, [r7, #4]
10040c6c:	6039      	str	r1, [r7, #0]
  CLEAR_BIT(*((__IO uint32_t *)(GPIO + 4UL)), GPIONumber);
10040c6e:	687b      	ldr	r3, [r7, #4]
10040c70:	3304      	adds	r3, #4
10040c72:	681a      	ldr	r2, [r3, #0]
10040c74:	683b      	ldr	r3, [r7, #0]
10040c76:	43d9      	mvns	r1, r3
10040c78:	687b      	ldr	r3, [r7, #4]
10040c7a:	3304      	adds	r3, #4
10040c7c:	400a      	ands	r2, r1
10040c7e:	601a      	str	r2, [r3, #0]
  SET_BIT(*((__IO uint32_t *)GPIO), GPIONumber);
10040c80:	687b      	ldr	r3, [r7, #4]
10040c82:	6819      	ldr	r1, [r3, #0]
10040c84:	687b      	ldr	r3, [r7, #4]
10040c86:	683a      	ldr	r2, [r7, #0]
10040c88:	430a      	orrs	r2, r1
10040c8a:	601a      	str	r2, [r3, #0]
}
10040c8c:	46c0      	nop			@ (mov r8, r8)
10040c8e:	46bd      	mov	sp, r7
10040c90:	b002      	add	sp, #8
10040c92:	bd80      	pop	{r7, pc}

10040c94 <LL_AHB1_GRP1_EnableClock>:
{
10040c94:	b580      	push	{r7, lr}
10040c96:	b084      	sub	sp, #16
10040c98:	af00      	add	r7, sp, #0
10040c9a:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHBENR, Periphs);
10040c9c:	4b07      	ldr	r3, [pc, #28]	@ (10040cbc <LL_AHB1_GRP1_EnableClock+0x28>)
10040c9e:	6d19      	ldr	r1, [r3, #80]	@ 0x50
10040ca0:	4b06      	ldr	r3, [pc, #24]	@ (10040cbc <LL_AHB1_GRP1_EnableClock+0x28>)
10040ca2:	687a      	ldr	r2, [r7, #4]
10040ca4:	430a      	orrs	r2, r1
10040ca6:	651a      	str	r2, [r3, #80]	@ 0x50
  tmpreg = READ_BIT(RCC->AHBENR, Periphs);
10040ca8:	4b04      	ldr	r3, [pc, #16]	@ (10040cbc <LL_AHB1_GRP1_EnableClock+0x28>)
10040caa:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
10040cac:	687a      	ldr	r2, [r7, #4]
10040cae:	4013      	ands	r3, r2
10040cb0:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
10040cb2:	68fb      	ldr	r3, [r7, #12]
}
10040cb4:	46c0      	nop			@ (mov r8, r8)
10040cb6:	46bd      	mov	sp, r7
10040cb8:	b004      	add	sp, #16
10040cba:	bd80      	pop	{r7, pc}
10040cbc:	48400000 	.word	0x48400000

10040cc0 <LL_APB1_GRP1_EnableClock>:
{
10040cc0:	b580      	push	{r7, lr}
10040cc2:	b084      	sub	sp, #16
10040cc4:	af00      	add	r7, sp, #0
10040cc6:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->APB1ENR, Periphs);
10040cc8:	4b07      	ldr	r3, [pc, #28]	@ (10040ce8 <LL_APB1_GRP1_EnableClock+0x28>)
10040cca:	6d99      	ldr	r1, [r3, #88]	@ 0x58
10040ccc:	4b06      	ldr	r3, [pc, #24]	@ (10040ce8 <LL_APB1_GRP1_EnableClock+0x28>)
10040cce:	687a      	ldr	r2, [r7, #4]
10040cd0:	430a      	orrs	r2, r1
10040cd2:	659a      	str	r2, [r3, #88]	@ 0x58
  tmpreg = READ_BIT(RCC->APB1ENR, Periphs);
10040cd4:	4b04      	ldr	r3, [pc, #16]	@ (10040ce8 <LL_APB1_GRP1_EnableClock+0x28>)
10040cd6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
10040cd8:	687a      	ldr	r2, [r7, #4]
10040cda:	4013      	ands	r3, r2
10040cdc:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
10040cde:	68fb      	ldr	r3, [r7, #12]
}
10040ce0:	46c0      	nop			@ (mov r8, r8)
10040ce2:	46bd      	mov	sp, r7
10040ce4:	b004      	add	sp, #16
10040ce6:	bd80      	pop	{r7, pc}
10040ce8:	48400000 	.word	0x48400000

10040cec <BSP_LED_Init>:
  *     @arg  LD2
  *     @arg  LD3
  * @retval BSP error code.
  */
int32_t BSP_LED_Init(Led_TypeDef Led)
{
10040cec:	b590      	push	{r4, r7, lr}
10040cee:	b089      	sub	sp, #36	@ 0x24
10040cf0:	af00      	add	r7, sp, #0
10040cf2:	0002      	movs	r2, r0
10040cf4:	1dfb      	adds	r3, r7, #7
10040cf6:	701a      	strb	r2, [r3, #0]
  GPIO_InitTypeDef GPIO_Init;

  /* Enable the GPIO_LED Clock */
  if (Led == LD1)
10040cf8:	1dfb      	adds	r3, r7, #7
10040cfa:	781b      	ldrb	r3, [r3, #0]
10040cfc:	2b00      	cmp	r3, #0
10040cfe:	d103      	bne.n	10040d08 <BSP_LED_Init+0x1c>
  {
    LD1_GPIO_CLK_ENABLE();
10040d00:	2004      	movs	r0, #4
10040d02:	f7ff ffc7 	bl	10040c94 <LL_AHB1_GRP1_EnableClock>
10040d06:	e00a      	b.n	10040d1e <BSP_LED_Init+0x32>
  }
  else if (Led == LD2)
10040d08:	1dfb      	adds	r3, r7, #7
10040d0a:	781b      	ldrb	r3, [r3, #0]
10040d0c:	2b01      	cmp	r3, #1
10040d0e:	d103      	bne.n	10040d18 <BSP_LED_Init+0x2c>
  {
    LD2_GPIO_CLK_ENABLE();
10040d10:	2008      	movs	r0, #8
10040d12:	f7ff ffbf 	bl	10040c94 <LL_AHB1_GRP1_EnableClock>
10040d16:	e002      	b.n	10040d1e <BSP_LED_Init+0x32>
  }
  else /* Led = LD3 */
  {
    LD3_GPIO_CLK_ENABLE();
10040d18:	2008      	movs	r0, #8
10040d1a:	f7ff ffbb 	bl	10040c94 <LL_AHB1_GRP1_EnableClock>
  }

  /* configure the GPIO_LED pin */
  GPIO_Init.Pin   = LED_PIN[Led];
10040d1e:	1dfb      	adds	r3, r7, #7
10040d20:	781a      	ldrb	r2, [r3, #0]
10040d22:	4b28      	ldr	r3, [pc, #160]	@ (10040dc4 <BSP_LED_Init+0xd8>)
10040d24:	0052      	lsls	r2, r2, #1
10040d26:	5ad3      	ldrh	r3, [r2, r3]
10040d28:	001a      	movs	r2, r3
10040d2a:	240c      	movs	r4, #12
10040d2c:	193b      	adds	r3, r7, r4
10040d2e:	601a      	str	r2, [r3, #0]
  GPIO_Init.Mode  = GPIO_MODE_OUTPUT_PP;
10040d30:	193b      	adds	r3, r7, r4
10040d32:	2201      	movs	r2, #1
10040d34:	605a      	str	r2, [r3, #4]
  GPIO_Init.Pull  = GPIO_PULLUP;
10040d36:	193b      	adds	r3, r7, r4
10040d38:	2201      	movs	r2, #1
10040d3a:	609a      	str	r2, [r3, #8]
  GPIO_Init.Speed = GPIO_SPEED_FREQ_HIGH;
10040d3c:	193b      	adds	r3, r7, r4
10040d3e:	2202      	movs	r2, #2
10040d40:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(LED_PORT[Led], &GPIO_Init);
10040d42:	1dfb      	adds	r3, r7, #7
10040d44:	781a      	ldrb	r2, [r3, #0]
10040d46:	4b20      	ldr	r3, [pc, #128]	@ (10040dc8 <BSP_LED_Init+0xdc>)
10040d48:	0092      	lsls	r2, r2, #2
10040d4a:	58d3      	ldr	r3, [r2, r3]
10040d4c:	193a      	adds	r2, r7, r4
10040d4e:	0011      	movs	r1, r2
10040d50:	0018      	movs	r0, r3
10040d52:	f000 fc53 	bl	100415fc <HAL_GPIO_Init>

  if( LL_PWR_IsEnabledPUPDCfg() != 0)
10040d56:	f7ff ff75 	bl	10040c44 <LL_PWR_IsEnabledPUPDCfg>
10040d5a:	1e03      	subs	r3, r0, #0
10040d5c:	d01f      	beq.n	10040d9e <BSP_LED_Init+0xb2>
  {
    if (LED_PORT[Led] == GPIOA)
10040d5e:	1dfb      	adds	r3, r7, #7
10040d60:	781a      	ldrb	r2, [r3, #0]
10040d62:	4b19      	ldr	r3, [pc, #100]	@ (10040dc8 <BSP_LED_Init+0xdc>)
10040d64:	0092      	lsls	r2, r2, #2
10040d66:	58d2      	ldr	r2, [r2, r3]
10040d68:	2390      	movs	r3, #144	@ 0x90
10040d6a:	05db      	lsls	r3, r3, #23
10040d6c:	429a      	cmp	r2, r3
10040d6e:	d106      	bne.n	10040d7e <BSP_LED_Init+0x92>
    {
      LL_PWR_EnableGPIOPullUp( LL_PWR_GPIO_A, GPIO_Init.Pin);
10040d70:	193b      	adds	r3, r7, r4
10040d72:	681b      	ldr	r3, [r3, #0]
10040d74:	4a15      	ldr	r2, [pc, #84]	@ (10040dcc <BSP_LED_Init+0xe0>)
10040d76:	0019      	movs	r1, r3
10040d78:	0010      	movs	r0, r2
10040d7a:	f7ff ff73 	bl	10040c64 <LL_PWR_EnableGPIOPullUp>
    }
     if (LED_PORT[Led] == GPIOB)
10040d7e:	1dfb      	adds	r3, r7, #7
10040d80:	781a      	ldrb	r2, [r3, #0]
10040d82:	4b11      	ldr	r3, [pc, #68]	@ (10040dc8 <BSP_LED_Init+0xdc>)
10040d84:	0092      	lsls	r2, r2, #2
10040d86:	58d3      	ldr	r3, [r2, r3]
10040d88:	4a11      	ldr	r2, [pc, #68]	@ (10040dd0 <BSP_LED_Init+0xe4>)
10040d8a:	4293      	cmp	r3, r2
10040d8c:	d107      	bne.n	10040d9e <BSP_LED_Init+0xb2>
    {
      LL_PWR_EnableGPIOPullUp( LL_PWR_GPIO_B, GPIO_Init.Pin);
10040d8e:	230c      	movs	r3, #12
10040d90:	18fb      	adds	r3, r7, r3
10040d92:	681b      	ldr	r3, [r3, #0]
10040d94:	4a0f      	ldr	r2, [pc, #60]	@ (10040dd4 <BSP_LED_Init+0xe8>)
10040d96:	0019      	movs	r1, r3
10040d98:	0010      	movs	r0, r2
10040d9a:	f7ff ff63 	bl	10040c64 <LL_PWR_EnableGPIOPullUp>
    }
  }

  HAL_GPIO_WritePin(LED_PORT[Led], LED_PIN[Led], GPIO_PIN_SET);
10040d9e:	1dfb      	adds	r3, r7, #7
10040da0:	781a      	ldrb	r2, [r3, #0]
10040da2:	4b09      	ldr	r3, [pc, #36]	@ (10040dc8 <BSP_LED_Init+0xdc>)
10040da4:	0092      	lsls	r2, r2, #2
10040da6:	58d0      	ldr	r0, [r2, r3]
10040da8:	1dfb      	adds	r3, r7, #7
10040daa:	781a      	ldrb	r2, [r3, #0]
10040dac:	4b05      	ldr	r3, [pc, #20]	@ (10040dc4 <BSP_LED_Init+0xd8>)
10040dae:	0052      	lsls	r2, r2, #1
10040db0:	5ad3      	ldrh	r3, [r2, r3]
10040db2:	2201      	movs	r2, #1
10040db4:	0019      	movs	r1, r3
10040db6:	f000 fdd6 	bl	10041966 <HAL_GPIO_WritePin>

  return BSP_ERROR_NONE;
10040dba:	2300      	movs	r3, #0
}
10040dbc:	0018      	movs	r0, r3
10040dbe:	46bd      	mov	sp, r7
10040dc0:	b009      	add	sp, #36	@ 0x24
10040dc2:	bd90      	pop	{r4, r7, pc}
10040dc4:	20000260 	.word	0x20000260
10040dc8:	20000268 	.word	0x20000268
10040dcc:	48500020 	.word	0x48500020
10040dd0:	48100000 	.word	0x48100000
10040dd4:	48500028 	.word	0x48500028

10040dd8 <BSP_LED_On>:
  *     @arg  LD2
  *     @arg  LD3
  * @retval BSP error code.
  */
int32_t BSP_LED_On(Led_TypeDef Led)
{
10040dd8:	b580      	push	{r7, lr}
10040dda:	b082      	sub	sp, #8
10040ddc:	af00      	add	r7, sp, #0
10040dde:	0002      	movs	r2, r0
10040de0:	1dfb      	adds	r3, r7, #7
10040de2:	701a      	strb	r2, [r3, #0]
  HAL_GPIO_WritePin(LED_PORT[Led], LED_PIN[Led], GPIO_PIN_RESET);
10040de4:	1dfb      	adds	r3, r7, #7
10040de6:	781a      	ldrb	r2, [r3, #0]
10040de8:	4b08      	ldr	r3, [pc, #32]	@ (10040e0c <BSP_LED_On+0x34>)
10040dea:	0092      	lsls	r2, r2, #2
10040dec:	58d0      	ldr	r0, [r2, r3]
10040dee:	1dfb      	adds	r3, r7, #7
10040df0:	781a      	ldrb	r2, [r3, #0]
10040df2:	4b07      	ldr	r3, [pc, #28]	@ (10040e10 <BSP_LED_On+0x38>)
10040df4:	0052      	lsls	r2, r2, #1
10040df6:	5ad3      	ldrh	r3, [r2, r3]
10040df8:	2200      	movs	r2, #0
10040dfa:	0019      	movs	r1, r3
10040dfc:	f000 fdb3 	bl	10041966 <HAL_GPIO_WritePin>

  return BSP_ERROR_NONE;
10040e00:	2300      	movs	r3, #0
}
10040e02:	0018      	movs	r0, r3
10040e04:	46bd      	mov	sp, r7
10040e06:	b002      	add	sp, #8
10040e08:	bd80      	pop	{r7, pc}
10040e0a:	46c0      	nop			@ (mov r8, r8)
10040e0c:	20000268 	.word	0x20000268
10040e10:	20000260 	.word	0x20000260

10040e14 <BSP_LED_Off>:
  *     @arg  LD2
  *     @arg  LD3
  * @retval BSP error code.
  */
int32_t BSP_LED_Off(Led_TypeDef Led)
{
10040e14:	b580      	push	{r7, lr}
10040e16:	b082      	sub	sp, #8
10040e18:	af00      	add	r7, sp, #0
10040e1a:	0002      	movs	r2, r0
10040e1c:	1dfb      	adds	r3, r7, #7
10040e1e:	701a      	strb	r2, [r3, #0]
  HAL_GPIO_WritePin(LED_PORT[Led], LED_PIN[Led], GPIO_PIN_SET);
10040e20:	1dfb      	adds	r3, r7, #7
10040e22:	781a      	ldrb	r2, [r3, #0]
10040e24:	4b08      	ldr	r3, [pc, #32]	@ (10040e48 <BSP_LED_Off+0x34>)
10040e26:	0092      	lsls	r2, r2, #2
10040e28:	58d0      	ldr	r0, [r2, r3]
10040e2a:	1dfb      	adds	r3, r7, #7
10040e2c:	781a      	ldrb	r2, [r3, #0]
10040e2e:	4b07      	ldr	r3, [pc, #28]	@ (10040e4c <BSP_LED_Off+0x38>)
10040e30:	0052      	lsls	r2, r2, #1
10040e32:	5ad3      	ldrh	r3, [r2, r3]
10040e34:	2201      	movs	r2, #1
10040e36:	0019      	movs	r1, r3
10040e38:	f000 fd95 	bl	10041966 <HAL_GPIO_WritePin>

  return BSP_ERROR_NONE;
10040e3c:	2300      	movs	r3, #0
}
10040e3e:	0018      	movs	r0, r3
10040e40:	46bd      	mov	sp, r7
10040e42:	b002      	add	sp, #8
10040e44:	bd80      	pop	{r7, pc}
10040e46:	46c0      	nop			@ (mov r8, r8)
10040e48:	20000268 	.word	0x20000268
10040e4c:	20000260 	.word	0x20000260

10040e50 <BSP_COM_Init>:
  * @param  COM_Init Pointer to a COM_InitTypeDef structure that contains the
  *                  configuration information for the specified COM peripheral.
  * @retval BSP error code.
  */
int32_t BSP_COM_Init(COM_TypeDef COM, COM_InitTypeDef *COM_Init)
{
10040e50:	b580      	push	{r7, lr}
10040e52:	b084      	sub	sp, #16
10040e54:	af00      	add	r7, sp, #0
10040e56:	0002      	movs	r2, r0
10040e58:	6039      	str	r1, [r7, #0]
10040e5a:	1dfb      	adds	r3, r7, #7
10040e5c:	701a      	strb	r2, [r3, #0]
  int32_t status = BSP_ERROR_NONE;
10040e5e:	2300      	movs	r3, #0
10040e60:	60fb      	str	r3, [r7, #12]

  if (COM_Init == NULL)
10040e62:	683b      	ldr	r3, [r7, #0]
10040e64:	2b00      	cmp	r3, #0
10040e66:	d103      	bne.n	10040e70 <BSP_COM_Init+0x20>
  {
    status = BSP_ERROR_WRONG_PARAM;
10040e68:	2302      	movs	r3, #2
10040e6a:	425b      	negs	r3, r3
10040e6c:	60fb      	str	r3, [r7, #12]
10040e6e:	e026      	b.n	10040ebe <BSP_COM_Init+0x6e>
  }
  else
  {
    /* Initialize COM instance */
    hcom_uart[COM].Instance = COM_UART[COM];
10040e70:	1dfb      	adds	r3, r7, #7
10040e72:	7819      	ldrb	r1, [r3, #0]
10040e74:	1dfb      	adds	r3, r7, #7
10040e76:	781a      	ldrb	r2, [r3, #0]
10040e78:	4b13      	ldr	r3, [pc, #76]	@ (10040ec8 <BSP_COM_Init+0x78>)
10040e7a:	0089      	lsls	r1, r1, #2
10040e7c:	58c9      	ldr	r1, [r1, r3]
10040e7e:	4b13      	ldr	r3, [pc, #76]	@ (10040ecc <BSP_COM_Init+0x7c>)
10040e80:	2094      	movs	r0, #148	@ 0x94
10040e82:	4342      	muls	r2, r0
10040e84:	50d1      	str	r1, [r2, r3]

#if (USE_HAL_UART_REGISTER_CALLBACKS == 0)
    UART_MspInit(&hcom_uart[COM]);
10040e86:	1dfb      	adds	r3, r7, #7
10040e88:	781b      	ldrb	r3, [r3, #0]
10040e8a:	2294      	movs	r2, #148	@ 0x94
10040e8c:	435a      	muls	r2, r3
10040e8e:	4b0f      	ldr	r3, [pc, #60]	@ (10040ecc <BSP_COM_Init+0x7c>)
10040e90:	18d3      	adds	r3, r2, r3
10040e92:	0018      	movs	r0, r3
10040e94:	f000 f868 	bl	10040f68 <UART_MspInit>
        status = BSP_ERROR_MSP_FAILURE;
      }
    }
#endif

    if (status == BSP_ERROR_NONE)
10040e98:	68fb      	ldr	r3, [r7, #12]
10040e9a:	2b00      	cmp	r3, #0
10040e9c:	d10f      	bne.n	10040ebe <BSP_COM_Init+0x6e>
    {
      if (MX_USART1_Init(&hcom_uart[COM], COM_Init) != HAL_OK)
10040e9e:	1dfb      	adds	r3, r7, #7
10040ea0:	781b      	ldrb	r3, [r3, #0]
10040ea2:	2294      	movs	r2, #148	@ 0x94
10040ea4:	435a      	muls	r2, r3
10040ea6:	4b09      	ldr	r3, [pc, #36]	@ (10040ecc <BSP_COM_Init+0x7c>)
10040ea8:	18d3      	adds	r3, r2, r3
10040eaa:	683a      	ldr	r2, [r7, #0]
10040eac:	0011      	movs	r1, r2
10040eae:	0018      	movs	r0, r3
10040eb0:	f000 f828 	bl	10040f04 <MX_USART1_Init>
10040eb4:	1e03      	subs	r3, r0, #0
10040eb6:	d002      	beq.n	10040ebe <BSP_COM_Init+0x6e>
      {
        status = BSP_ERROR_PERIPH_FAILURE;
10040eb8:	2304      	movs	r3, #4
10040eba:	425b      	negs	r3, r3
10040ebc:	60fb      	str	r3, [r7, #12]
      }
    }
  }

  return status;
10040ebe:	68fb      	ldr	r3, [r7, #12]
}
10040ec0:	0018      	movs	r0, r3
10040ec2:	46bd      	mov	sp, r7
10040ec4:	b004      	add	sp, #16
10040ec6:	bd80      	pop	{r7, pc}
10040ec8:	20000274 	.word	0x20000274
10040ecc:	20000064 	.word	0x20000064

10040ed0 <__io_putchar>:
  return 1;
}

#elif __GNUC__
int __io_putchar(int ch)
{
10040ed0:	b580      	push	{r7, lr}
10040ed2:	b082      	sub	sp, #8
10040ed4:	af00      	add	r7, sp, #0
10040ed6:	6078      	str	r0, [r7, #4]
  (void) HAL_UART_Transmit(&hcom_uart[COM_ActiveLogPort], (uint8_t *) &ch, 1, COM_POLL_TIMEOUT);
10040ed8:	4b08      	ldr	r3, [pc, #32]	@ (10040efc <__io_putchar+0x2c>)
10040eda:	781b      	ldrb	r3, [r3, #0]
10040edc:	001a      	movs	r2, r3
10040ede:	2394      	movs	r3, #148	@ 0x94
10040ee0:	435a      	muls	r2, r3
10040ee2:	4b07      	ldr	r3, [pc, #28]	@ (10040f00 <__io_putchar+0x30>)
10040ee4:	18d0      	adds	r0, r2, r3
10040ee6:	23fa      	movs	r3, #250	@ 0xfa
10040ee8:	009b      	lsls	r3, r3, #2
10040eea:	1d39      	adds	r1, r7, #4
10040eec:	2201      	movs	r2, #1
10040eee:	f002 fde9 	bl	10043ac4 <HAL_UART_Transmit>
  return ch;
10040ef2:	687b      	ldr	r3, [r7, #4]
}
10040ef4:	0018      	movs	r0, r3
10040ef6:	46bd      	mov	sp, r7
10040ef8:	b002      	add	sp, #8
10040efa:	bd80      	pop	{r7, pc}
10040efc:	200000f8 	.word	0x200000f8
10040f00:	20000064 	.word	0x20000064

10040f04 <MX_USART1_Init>:
  * @param  huart UART handle.
  * @param  MXInit UART initialization structure.
  * @retval HAL status.
  */
__weak HAL_StatusTypeDef MX_USART1_Init(UART_HandleTypeDef* huart, MX_UART_InitTypeDef *MXInit)
{
10040f04:	b580      	push	{r7, lr}
10040f06:	b082      	sub	sp, #8
10040f08:	af00      	add	r7, sp, #0
10040f0a:	6078      	str	r0, [r7, #4]
10040f0c:	6039      	str	r1, [r7, #0]
  /* UART configuration */
  huart->Init.BaudRate       = MXInit->BaudRate;
10040f0e:	683b      	ldr	r3, [r7, #0]
10040f10:	681a      	ldr	r2, [r3, #0]
10040f12:	687b      	ldr	r3, [r7, #4]
10040f14:	605a      	str	r2, [r3, #4]
  huart->Init.WordLength     = (uint32_t) MXInit->WordLength;
10040f16:	683b      	ldr	r3, [r7, #0]
10040f18:	685a      	ldr	r2, [r3, #4]
10040f1a:	687b      	ldr	r3, [r7, #4]
10040f1c:	609a      	str	r2, [r3, #8]
  huart->Init.StopBits       = (uint32_t) MXInit->StopBits;
10040f1e:	683b      	ldr	r3, [r7, #0]
10040f20:	891b      	ldrh	r3, [r3, #8]
10040f22:	001a      	movs	r2, r3
10040f24:	687b      	ldr	r3, [r7, #4]
10040f26:	60da      	str	r2, [r3, #12]
  huart->Init.Parity         = (uint32_t) MXInit->Parity;
10040f28:	683b      	ldr	r3, [r7, #0]
10040f2a:	895b      	ldrh	r3, [r3, #10]
10040f2c:	001a      	movs	r2, r3
10040f2e:	687b      	ldr	r3, [r7, #4]
10040f30:	611a      	str	r2, [r3, #16]
  huart->Init.Mode           = UART_MODE_TX_RX;
10040f32:	687b      	ldr	r3, [r7, #4]
10040f34:	220c      	movs	r2, #12
10040f36:	615a      	str	r2, [r3, #20]
  huart->Init.HwFlowCtl      = (uint32_t) MXInit->HwFlowCtl;
10040f38:	683b      	ldr	r3, [r7, #0]
10040f3a:	899b      	ldrh	r3, [r3, #12]
10040f3c:	001a      	movs	r2, r3
10040f3e:	687b      	ldr	r3, [r7, #4]
10040f40:	619a      	str	r2, [r3, #24]
  huart->Init.OverSampling   = UART_OVERSAMPLING_8;
10040f42:	687b      	ldr	r3, [r7, #4]
10040f44:	2280      	movs	r2, #128	@ 0x80
10040f46:	0212      	lsls	r2, r2, #8
10040f48:	61da      	str	r2, [r3, #28]
  huart->Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
10040f4a:	687b      	ldr	r3, [r7, #4]
10040f4c:	2200      	movs	r2, #0
10040f4e:	621a      	str	r2, [r3, #32]
  huart->Init.ClockPrescaler = UART_PRESCALER_DIV1;
10040f50:	687b      	ldr	r3, [r7, #4]
10040f52:	2200      	movs	r2, #0
10040f54:	625a      	str	r2, [r3, #36]	@ 0x24

  return HAL_UART_Init(huart);
10040f56:	687b      	ldr	r3, [r7, #4]
10040f58:	0018      	movs	r0, r3
10040f5a:	f002 fd55 	bl	10043a08 <HAL_UART_Init>
10040f5e:	0003      	movs	r3, r0
}
10040f60:	0018      	movs	r0, r3
10040f62:	46bd      	mov	sp, r7
10040f64:	b002      	add	sp, #8
10040f66:	bd80      	pop	{r7, pc}

10040f68 <UART_MspInit>:
  * @brief  Initialize UART MSP.
  * @param  huart UART handle.
  * @retval None.
  */
static void UART_MspInit(UART_HandleTypeDef *huart)
{
10040f68:	b590      	push	{r4, r7, lr}
10040f6a:	b089      	sub	sp, #36	@ 0x24
10040f6c:	af00      	add	r7, sp, #0
10040f6e:	6078      	str	r0, [r7, #4]

  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);

  /* Enable COM and GPIO clocks */
  COM1_TX_GPIO_CLK_ENABLE();
10040f70:	2004      	movs	r0, #4
10040f72:	f7ff fe8f 	bl	10040c94 <LL_AHB1_GRP1_EnableClock>
  COM1_RX_GPIO_CLK_ENABLE();
10040f76:	2004      	movs	r0, #4
10040f78:	f7ff fe8c 	bl	10040c94 <LL_AHB1_GRP1_EnableClock>
  COM1_CLK_ENABLE();
10040f7c:	2380      	movs	r3, #128	@ 0x80
10040f7e:	00db      	lsls	r3, r3, #3
10040f80:	0018      	movs	r0, r3
10040f82:	f7ff fe9d 	bl	10040cc0 <LL_APB1_GRP1_EnableClock>

  /* Configure COM Tx as alternate function */
  GPIO_Init.Pin       = COM1_TX_PIN;
10040f86:	240c      	movs	r4, #12
10040f88:	193b      	adds	r3, r7, r4
10040f8a:	2202      	movs	r2, #2
10040f8c:	601a      	str	r2, [r3, #0]
  GPIO_Init.Mode      = GPIO_MODE_AF_PP;
10040f8e:	193b      	adds	r3, r7, r4
10040f90:	2202      	movs	r2, #2
10040f92:	605a      	str	r2, [r3, #4]
  GPIO_Init.Speed     = GPIO_SPEED_FREQ_HIGH;
10040f94:	193b      	adds	r3, r7, r4
10040f96:	2202      	movs	r2, #2
10040f98:	60da      	str	r2, [r3, #12]
  GPIO_Init.Pull      = GPIO_PULLUP;
10040f9a:	193b      	adds	r3, r7, r4
10040f9c:	2201      	movs	r2, #1
10040f9e:	609a      	str	r2, [r3, #8]
  GPIO_Init.Alternate = COM1_TX_AF;
10040fa0:	193b      	adds	r3, r7, r4
10040fa2:	2201      	movs	r2, #1
10040fa4:	611a      	str	r2, [r3, #16]
  HAL_GPIO_Init(COM1_TX_GPIO_PORT, &GPIO_Init);
10040fa6:	193a      	adds	r2, r7, r4
10040fa8:	2390      	movs	r3, #144	@ 0x90
10040faa:	05db      	lsls	r3, r3, #23
10040fac:	0011      	movs	r1, r2
10040fae:	0018      	movs	r0, r3
10040fb0:	f000 fb24 	bl	100415fc <HAL_GPIO_Init>
  if( LL_PWR_IsEnabledPUPDCfg() != 0)
10040fb4:	f7ff fe46 	bl	10040c44 <LL_PWR_IsEnabledPUPDCfg>
10040fb8:	1e03      	subs	r3, r0, #0
10040fba:	d006      	beq.n	10040fca <UART_MspInit+0x62>
  {
    LL_PWR_EnableGPIOPullUp( LL_PWR_GPIO_A, GPIO_Init.Pin);
10040fbc:	193b      	adds	r3, r7, r4
10040fbe:	681b      	ldr	r3, [r3, #0]
10040fc0:	4a0b      	ldr	r2, [pc, #44]	@ (10040ff0 <UART_MspInit+0x88>)
10040fc2:	0019      	movs	r1, r3
10040fc4:	0010      	movs	r0, r2
10040fc6:	f7ff fe4d 	bl	10040c64 <LL_PWR_EnableGPIOPullUp>
  }
  /* Configure COM Rx as alternate function */
  GPIO_Init.Pin       = COM1_RX_PIN;
10040fca:	210c      	movs	r1, #12
10040fcc:	187b      	adds	r3, r7, r1
10040fce:	2280      	movs	r2, #128	@ 0x80
10040fd0:	0212      	lsls	r2, r2, #8
10040fd2:	601a      	str	r2, [r3, #0]
  GPIO_Init.Alternate = COM1_RX_AF;
10040fd4:	187b      	adds	r3, r7, r1
10040fd6:	2201      	movs	r2, #1
10040fd8:	611a      	str	r2, [r3, #16]
  HAL_GPIO_Init(COM1_RX_GPIO_PORT, &GPIO_Init);
10040fda:	187a      	adds	r2, r7, r1
10040fdc:	2390      	movs	r3, #144	@ 0x90
10040fde:	05db      	lsls	r3, r3, #23
10040fe0:	0011      	movs	r1, r2
10040fe2:	0018      	movs	r0, r3
10040fe4:	f000 fb0a 	bl	100415fc <HAL_GPIO_Init>
}
10040fe8:	46c0      	nop			@ (mov r8, r8)
10040fea:	46bd      	mov	sp, r7
10040fec:	b009      	add	sp, #36	@ 0x24
10040fee:	bd90      	pop	{r4, r7, pc}
10040ff0:	48500020 	.word	0x48500020

10040ff4 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
10040ff4:	b590      	push	{r4, r7, lr}
10040ff6:	b083      	sub	sp, #12
10040ff8:	af00      	add	r7, sp, #0
10040ffa:	0002      	movs	r2, r0
10040ffc:	6039      	str	r1, [r7, #0]
10040ffe:	1dfb      	adds	r3, r7, #7
10041000:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
10041002:	1dfb      	adds	r3, r7, #7
10041004:	781b      	ldrb	r3, [r3, #0]
10041006:	2b7f      	cmp	r3, #127	@ 0x7f
10041008:	d828      	bhi.n	1004105c <__NVIC_SetPriority+0x68>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
1004100a:	4a2f      	ldr	r2, [pc, #188]	@ (100410c8 <__NVIC_SetPriority+0xd4>)
1004100c:	1dfb      	adds	r3, r7, #7
1004100e:	781b      	ldrb	r3, [r3, #0]
10041010:	b25b      	sxtb	r3, r3
10041012:	089b      	lsrs	r3, r3, #2
10041014:	33c0      	adds	r3, #192	@ 0xc0
10041016:	009b      	lsls	r3, r3, #2
10041018:	589b      	ldr	r3, [r3, r2]
1004101a:	1dfa      	adds	r2, r7, #7
1004101c:	7812      	ldrb	r2, [r2, #0]
1004101e:	0011      	movs	r1, r2
10041020:	2203      	movs	r2, #3
10041022:	400a      	ands	r2, r1
10041024:	00d2      	lsls	r2, r2, #3
10041026:	21ff      	movs	r1, #255	@ 0xff
10041028:	4091      	lsls	r1, r2
1004102a:	000a      	movs	r2, r1
1004102c:	43d2      	mvns	r2, r2
1004102e:	401a      	ands	r2, r3
10041030:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
10041032:	683b      	ldr	r3, [r7, #0]
10041034:	019b      	lsls	r3, r3, #6
10041036:	22ff      	movs	r2, #255	@ 0xff
10041038:	401a      	ands	r2, r3
1004103a:	1dfb      	adds	r3, r7, #7
1004103c:	781b      	ldrb	r3, [r3, #0]
1004103e:	0018      	movs	r0, r3
10041040:	2303      	movs	r3, #3
10041042:	4003      	ands	r3, r0
10041044:	00db      	lsls	r3, r3, #3
10041046:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
10041048:	481f      	ldr	r0, [pc, #124]	@ (100410c8 <__NVIC_SetPriority+0xd4>)
1004104a:	1dfb      	adds	r3, r7, #7
1004104c:	781b      	ldrb	r3, [r3, #0]
1004104e:	b25b      	sxtb	r3, r3
10041050:	089b      	lsrs	r3, r3, #2
10041052:	430a      	orrs	r2, r1
10041054:	33c0      	adds	r3, #192	@ 0xc0
10041056:	009b      	lsls	r3, r3, #2
10041058:	501a      	str	r2, [r3, r0]
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
1004105a:	e031      	b.n	100410c0 <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
1004105c:	4a1b      	ldr	r2, [pc, #108]	@ (100410cc <__NVIC_SetPriority+0xd8>)
1004105e:	1dfb      	adds	r3, r7, #7
10041060:	781b      	ldrb	r3, [r3, #0]
10041062:	0019      	movs	r1, r3
10041064:	230f      	movs	r3, #15
10041066:	400b      	ands	r3, r1
10041068:	3b08      	subs	r3, #8
1004106a:	089b      	lsrs	r3, r3, #2
1004106c:	3306      	adds	r3, #6
1004106e:	009b      	lsls	r3, r3, #2
10041070:	18d3      	adds	r3, r2, r3
10041072:	3304      	adds	r3, #4
10041074:	681b      	ldr	r3, [r3, #0]
10041076:	1dfa      	adds	r2, r7, #7
10041078:	7812      	ldrb	r2, [r2, #0]
1004107a:	0011      	movs	r1, r2
1004107c:	2203      	movs	r2, #3
1004107e:	400a      	ands	r2, r1
10041080:	00d2      	lsls	r2, r2, #3
10041082:	21ff      	movs	r1, #255	@ 0xff
10041084:	4091      	lsls	r1, r2
10041086:	000a      	movs	r2, r1
10041088:	43d2      	mvns	r2, r2
1004108a:	401a      	ands	r2, r3
1004108c:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
1004108e:	683b      	ldr	r3, [r7, #0]
10041090:	019b      	lsls	r3, r3, #6
10041092:	22ff      	movs	r2, #255	@ 0xff
10041094:	401a      	ands	r2, r3
10041096:	1dfb      	adds	r3, r7, #7
10041098:	781b      	ldrb	r3, [r3, #0]
1004109a:	0018      	movs	r0, r3
1004109c:	2303      	movs	r3, #3
1004109e:	4003      	ands	r3, r0
100410a0:	00db      	lsls	r3, r3, #3
100410a2:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
100410a4:	4809      	ldr	r0, [pc, #36]	@ (100410cc <__NVIC_SetPriority+0xd8>)
100410a6:	1dfb      	adds	r3, r7, #7
100410a8:	781b      	ldrb	r3, [r3, #0]
100410aa:	001c      	movs	r4, r3
100410ac:	230f      	movs	r3, #15
100410ae:	4023      	ands	r3, r4
100410b0:	3b08      	subs	r3, #8
100410b2:	089b      	lsrs	r3, r3, #2
100410b4:	430a      	orrs	r2, r1
100410b6:	3306      	adds	r3, #6
100410b8:	009b      	lsls	r3, r3, #2
100410ba:	18c3      	adds	r3, r0, r3
100410bc:	3304      	adds	r3, #4
100410be:	601a      	str	r2, [r3, #0]
}
100410c0:	46c0      	nop			@ (mov r8, r8)
100410c2:	46bd      	mov	sp, r7
100410c4:	b003      	add	sp, #12
100410c6:	bd90      	pop	{r4, r7, pc}
100410c8:	e000e100 	.word	0xe000e100
100410cc:	e000ed00 	.word	0xe000ed00

100410d0 <__NVIC_SystemReset>:
/**
  \brief   System Reset
  \details Initiates a system reset request to reset the MCU.
 */
__NO_RETURN __STATIC_INLINE void __NVIC_SystemReset(void)
{
100410d0:	b580      	push	{r7, lr}
100410d2:	af00      	add	r7, sp, #0
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
100410d4:	f3bf 8f4f 	dsb	sy
}
100410d8:	46c0      	nop			@ (mov r8, r8)
  __DSB();                                                          /* Ensure all outstanding memory accesses included
                                                                       buffered write are completed before reset */
  SCB->AIRCR  = ((0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
100410da:	4b04      	ldr	r3, [pc, #16]	@ (100410ec <__NVIC_SystemReset+0x1c>)
100410dc:	4a04      	ldr	r2, [pc, #16]	@ (100410f0 <__NVIC_SystemReset+0x20>)
100410de:	60da      	str	r2, [r3, #12]
  __ASM volatile ("dsb 0xF":::"memory");
100410e0:	f3bf 8f4f 	dsb	sy
}
100410e4:	46c0      	nop			@ (mov r8, r8)
                 SCB_AIRCR_SYSRESETREQ_Msk);
  __DSB();                                                          /* Ensure completion of memory access */

  for(;;)                                                           /* wait until reset */
  {
    __NOP();
100410e6:	46c0      	nop			@ (mov r8, r8)
100410e8:	e7fd      	b.n	100410e6 <__NVIC_SystemReset+0x16>
100410ea:	46c0      	nop			@ (mov r8, r8)
100410ec:	e000ed00 	.word	0xe000ed00
100410f0:	05fa0004 	.word	0x05fa0004

100410f4 <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
100410f4:	b580      	push	{r7, lr}
100410f6:	b086      	sub	sp, #24
100410f8:	af00      	add	r7, sp, #0
  uint32_t mainRegulator, smpsOutVoltage, lsiBw, hsiCalib;
  uint8_t i;
  
  /* If the reset reason is a wakeup from power save restore the context */
  if ((RCC->CSR == 0) && ((PWR->IWUF != 0) || (PWR->WUFA != 0) || (PWR->WUFB != 0)))
100410fa:	4a5e      	ldr	r2, [pc, #376]	@ (10041274 <SystemInit+0x180>)
100410fc:	2394      	movs	r3, #148	@ 0x94
100410fe:	58d3      	ldr	r3, [r2, r3]
10041100:	2b00      	cmp	r3, #0
10041102:	d112      	bne.n	1004112a <SystemInit+0x36>
10041104:	4b5c      	ldr	r3, [pc, #368]	@ (10041278 <SystemInit+0x184>)
10041106:	691b      	ldr	r3, [r3, #16]
10041108:	2b00      	cmp	r3, #0
1004110a:	d107      	bne.n	1004111c <SystemInit+0x28>
1004110c:	4b5a      	ldr	r3, [pc, #360]	@ (10041278 <SystemInit+0x184>)
1004110e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
10041110:	2b00      	cmp	r3, #0
10041112:	d103      	bne.n	1004111c <SystemInit+0x28>
10041114:	4b58      	ldr	r3, [pc, #352]	@ (10041278 <SystemInit+0x184>)
10041116:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
10041118:	2b00      	cmp	r3, #0
1004111a:	d006      	beq.n	1004112a <SystemInit+0x36>
  {
    RAM_VR.WakeupFromSleepFlag = 1; /* A wakeup from power save occurred */
1004111c:	4b57      	ldr	r3, [pc, #348]	@ (1004127c <SystemInit+0x188>)
1004111e:	2201      	movs	r2, #1
10041120:	609a      	str	r2, [r3, #8]
    CPUcontextRestore();            /* Restore the context */
10041122:	f000 f909 	bl	10041338 <CPUcontextRestore>
    /* if the context restore worked properly, we should never return here */
    while(1) { 
      NVIC_SystemReset(); 
10041126:	f7ff ffd3 	bl	100410d0 <__NVIC_SystemReset>

  /* Configure the Vector Table location */
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation */
#else
  SCB->VTOR = (uint32_t) (__vector_table);
1004112a:	4b55      	ldr	r3, [pc, #340]	@ (10041280 <SystemInit+0x18c>)
1004112c:	4a55      	ldr	r2, [pc, #340]	@ (10041284 <SystemInit+0x190>)
1004112e:	609a      	str	r2, [r3, #8]
#endif /* USER_VECT_TAB_ADDRESS */

  /* Store in RAM the AppBase information */
  RAM_VR.AppBase = (uint32_t) SCB->VTOR;
10041130:	4b53      	ldr	r3, [pc, #332]	@ (10041280 <SystemInit+0x18c>)
10041132:	689a      	ldr	r2, [r3, #8]
10041134:	4b51      	ldr	r3, [pc, #324]	@ (1004127c <SystemInit+0x188>)
10041136:	611a      	str	r2, [r3, #16]

  /* Enable all the RAM banks in retention during power save */
  SET_BIT(PWR->CR2, PWR_CR2_RAMRET1);
10041138:	4b4f      	ldr	r3, [pc, #316]	@ (10041278 <SystemInit+0x184>)
1004113a:	685a      	ldr	r2, [r3, #4]
1004113c:	4b4e      	ldr	r3, [pc, #312]	@ (10041278 <SystemInit+0x184>)
1004113e:	2120      	movs	r1, #32
10041140:	430a      	orrs	r2, r1
10041142:	605a      	str	r2, [r3, #4]

  /* Disable the GPIO retention in power save configuration */
  CLEAR_BIT(PWR->CR2, PWR_CR2_GPIORET);
10041144:	4b4c      	ldr	r3, [pc, #304]	@ (10041278 <SystemInit+0x184>)
10041146:	685a      	ldr	r2, [r3, #4]
10041148:	4b4b      	ldr	r3, [pc, #300]	@ (10041278 <SystemInit+0x184>)
1004114a:	494f      	ldr	r1, [pc, #316]	@ (10041288 <SystemInit+0x194>)
1004114c:	400a      	ands	r2, r1
1004114e:	605a      	str	r2, [r3, #4]
   
  /* SMPS setup */
  if ((CFG_HW_SMPS == SMPS_ON) || (CFG_HW_SMPS == SMPS_STATIC_BOF) || (CFG_HW_SMPS == SMPS_DYNAMIC_BOF))
  {
    while(READ_BIT(PWR->SR2, PWR_SR2_SMPSRDY) != PWR_SR2_SMPSRDY); // Wait until SMPS is ready
10041150:	46c0      	nop			@ (mov r8, r8)
10041152:	4b49      	ldr	r3, [pc, #292]	@ (10041278 <SystemInit+0x184>)
10041154:	695b      	ldr	r3, [r3, #20]
10041156:	2204      	movs	r2, #4
10041158:	4013      	ands	r3, r2
1004115a:	2b04      	cmp	r3, #4
1004115c:	d1f9      	bne.n	10041152 <SystemInit+0x5e>
    MODIFY_REG(PWR->CR5, PWR_CR5_SMPSBOMSEL, (CFG_HW_SMPS_BOM<<PWR_CR5_SMPSBOMSEL_Pos)); // Configure the SMPS BOM
1004115e:	4b46      	ldr	r3, [pc, #280]	@ (10041278 <SystemInit+0x184>)
10041160:	69db      	ldr	r3, [r3, #28]
10041162:	2230      	movs	r2, #48	@ 0x30
10041164:	4393      	bics	r3, r2
10041166:	001a      	movs	r2, r3
10041168:	4b43      	ldr	r3, [pc, #268]	@ (10041278 <SystemInit+0x184>)
1004116a:	2120      	movs	r1, #32
1004116c:	430a      	orrs	r2, r1
1004116e:	61da      	str	r2, [r3, #28]
  }
  if ((CFG_HW_SMPS == SMPS_ON) || (CFG_HW_SMPS == SMPS_OFF))
  {
    MODIFY_REG(PWR->CR5, PWR_CR5_NOSMPS, (CFG_HW_SMPS<<PWR_CR5_NOSMPS_Pos)); // SMPS ON/OFF Configuration
10041170:	4b41      	ldr	r3, [pc, #260]	@ (10041278 <SystemInit+0x184>)
10041172:	69da      	ldr	r2, [r3, #28]
10041174:	4b40      	ldr	r3, [pc, #256]	@ (10041278 <SystemInit+0x184>)
10041176:	4945      	ldr	r1, [pc, #276]	@ (1004128c <SystemInit+0x198>)
10041178:	400a      	ands	r2, r1
1004117a:	61da      	str	r2, [r3, #28]
    /* The SMPS output voltage level and SMPS BOF tuning are set to 1.4V by default */
    SET_BIT(PWR->CR5, PWR_CR5_NOSMPS_BOF);
    CLEAR_BIT(PWR->CR5, PWR_CR5_SMPS_BOF_STATIC);
    SET_BIT(PWR->CR5, PWR_CR5_SMPS_BOF_DYN);
  }
  MODIFY_REG(PWR->CR5, PWR_CR5_SMPSLPOPEN, (CFG_HW_SMPS_LOW_POWER<<PWR_CR5_SMPSLPOPEN_Pos)); // SMPS configuration during power save
1004117c:	4b3e      	ldr	r3, [pc, #248]	@ (10041278 <SystemInit+0x184>)
1004117e:	69da      	ldr	r2, [r3, #28]
10041180:	4b3d      	ldr	r3, [pc, #244]	@ (10041278 <SystemInit+0x184>)
10041182:	2180      	movs	r1, #128	@ 0x80
10041184:	0049      	lsls	r1, r1, #1
10041186:	430a      	orrs	r2, r1
10041188:	61da      	str	r2, [r3, #28]
  
  /* If Trimming values from engineering in flash locations are not present load default values */
  if (*(volatile uint32_t*)VALIDITY_LOCATION != VALIDITY_TAG)
1004118a:	4b41      	ldr	r3, [pc, #260]	@ (10041290 <SystemInit+0x19c>)
1004118c:	681b      	ldr	r3, [r3, #0]
1004118e:	4a41      	ldr	r2, [pc, #260]	@ (10041294 <SystemInit+0x1a0>)
10041190:	4293      	cmp	r3, r2
10041192:	d055      	beq.n	10041240 <SystemInit+0x14c>
  {
    hsiCalib       = 0x21;
10041194:	2321      	movs	r3, #33	@ 0x21
10041196:	617b      	str	r3, [r7, #20]
    lsiBw          = 8;
10041198:	2308      	movs	r3, #8
1004119a:	613b      	str	r3, [r7, #16]
    mainRegulator  = 0x03;
1004119c:	2303      	movs	r3, #3
1004119e:	60fb      	str	r3, [r7, #12]
    smpsOutVoltage = 0x03;
100411a0:	2303      	movs	r3, #3
100411a2:	60bb      	str	r3, [r7, #8]
    
    /* Set HSI Calibration Trimming value */
    MODIFY_REG(RCC->CSSWCR, RCC_CSSWCR_HSITRIMSW, hsiCalib << RCC_CSSWCR_HSITRIMSW_Pos);
100411a4:	4b33      	ldr	r3, [pc, #204]	@ (10041274 <SystemInit+0x180>)
100411a6:	68db      	ldr	r3, [r3, #12]
100411a8:	4a3b      	ldr	r2, [pc, #236]	@ (10041298 <SystemInit+0x1a4>)
100411aa:	4013      	ands	r3, r2
100411ac:	0019      	movs	r1, r3
100411ae:	697b      	ldr	r3, [r7, #20]
100411b0:	061a      	lsls	r2, r3, #24
100411b2:	4b30      	ldr	r3, [pc, #192]	@ (10041274 <SystemInit+0x180>)
100411b4:	430a      	orrs	r2, r1
100411b6:	60da      	str	r2, [r3, #12]
    SET_BIT(RCC->CSSWCR, RCC_CSSWCR_HSISWTRIMEN);
100411b8:	4b2e      	ldr	r3, [pc, #184]	@ (10041274 <SystemInit+0x180>)
100411ba:	68da      	ldr	r2, [r3, #12]
100411bc:	4b2d      	ldr	r3, [pc, #180]	@ (10041274 <SystemInit+0x180>)
100411be:	2180      	movs	r1, #128	@ 0x80
100411c0:	0409      	lsls	r1, r1, #16
100411c2:	430a      	orrs	r2, r1
100411c4:	60da      	str	r2, [r3, #12]

    /* Low speed internal RC trimming value set by software */
    MODIFY_REG(RCC->CSSWCR, RCC_CSSWCR_LSISWBW, lsiBw << RCC_CSSWCR_LSISWBW_Pos);
100411c6:	4b2b      	ldr	r3, [pc, #172]	@ (10041274 <SystemInit+0x180>)
100411c8:	68db      	ldr	r3, [r3, #12]
100411ca:	221e      	movs	r2, #30
100411cc:	4393      	bics	r3, r2
100411ce:	0019      	movs	r1, r3
100411d0:	693b      	ldr	r3, [r7, #16]
100411d2:	005a      	lsls	r2, r3, #1
100411d4:	4b27      	ldr	r3, [pc, #156]	@ (10041274 <SystemInit+0x180>)
100411d6:	430a      	orrs	r2, r1
100411d8:	60da      	str	r2, [r3, #12]
    SET_BIT(RCC->CSSWCR, RCC_CSSWCR_LSISWTRIMEN);
100411da:	4b26      	ldr	r3, [pc, #152]	@ (10041274 <SystemInit+0x180>)
100411dc:	68da      	ldr	r2, [r3, #12]
100411de:	4b25      	ldr	r3, [pc, #148]	@ (10041274 <SystemInit+0x180>)
100411e0:	2101      	movs	r1, #1
100411e2:	430a      	orrs	r2, r1
100411e4:	60da      	str	r2, [r3, #12]
              
    /* Set Main Regulator voltage Trimming value */ 
    MODIFY_REG(PWR->ENGTRIM, PWR_ENGTRIM_TRIM_MR, ((mainRegulator << PWR_ENGTRIM_TRIM_MR_Pos) & PWR_ENGTRIM_TRIM_MR));
100411e6:	4a24      	ldr	r2, [pc, #144]	@ (10041278 <SystemInit+0x184>)
100411e8:	2394      	movs	r3, #148	@ 0x94
100411ea:	58d3      	ldr	r3, [r2, r3]
100411ec:	4a2b      	ldr	r2, [pc, #172]	@ (1004129c <SystemInit+0x1a8>)
100411ee:	401a      	ands	r2, r3
100411f0:	68fb      	ldr	r3, [r7, #12]
100411f2:	0199      	lsls	r1, r3, #6
100411f4:	23f0      	movs	r3, #240	@ 0xf0
100411f6:	009b      	lsls	r3, r3, #2
100411f8:	400b      	ands	r3, r1
100411fa:	491f      	ldr	r1, [pc, #124]	@ (10041278 <SystemInit+0x184>)
100411fc:	4313      	orrs	r3, r2
100411fe:	2294      	movs	r2, #148	@ 0x94
10041200:	508b      	str	r3, [r1, r2]
    SET_BIT(PWR->ENGTRIM, PWR_ENGTRIM_TRIMMREN);
10041202:	4a1d      	ldr	r2, [pc, #116]	@ (10041278 <SystemInit+0x184>)
10041204:	2394      	movs	r3, #148	@ 0x94
10041206:	58d3      	ldr	r3, [r2, r3]
10041208:	491b      	ldr	r1, [pc, #108]	@ (10041278 <SystemInit+0x184>)
1004120a:	2220      	movs	r2, #32
1004120c:	4313      	orrs	r3, r2
1004120e:	2294      	movs	r2, #148	@ 0x94
10041210:	508b      	str	r3, [r1, r2]

    /* Set SMPS output voltage Trimming value */
    MODIFY_REG(PWR->ENGTRIM, PWR_ENGTRIM_SMPS_TRIM, ((smpsOutVoltage << PWR_ENGTRIM_SMPS_TRIM_Pos) & PWR_ENGTRIM_SMPS_TRIM));
10041212:	4a19      	ldr	r2, [pc, #100]	@ (10041278 <SystemInit+0x184>)
10041214:	2394      	movs	r3, #148	@ 0x94
10041216:	58d3      	ldr	r3, [r2, r3]
10041218:	4a21      	ldr	r2, [pc, #132]	@ (100412a0 <SystemInit+0x1ac>)
1004121a:	401a      	ands	r2, r3
1004121c:	68bb      	ldr	r3, [r7, #8]
1004121e:	02d9      	lsls	r1, r3, #11
10041220:	23e0      	movs	r3, #224	@ 0xe0
10041222:	019b      	lsls	r3, r3, #6
10041224:	400b      	ands	r3, r1
10041226:	4914      	ldr	r1, [pc, #80]	@ (10041278 <SystemInit+0x184>)
10041228:	4313      	orrs	r3, r2
1004122a:	2294      	movs	r2, #148	@ 0x94
1004122c:	508b      	str	r3, [r1, r2]
    SET_BIT(PWR->ENGTRIM, PWR_ENGTRIM_SMPSTRIMEN);    
1004122e:	4a12      	ldr	r2, [pc, #72]	@ (10041278 <SystemInit+0x184>)
10041230:	2394      	movs	r3, #148	@ 0x94
10041232:	58d3      	ldr	r3, [r2, r3]
10041234:	4910      	ldr	r1, [pc, #64]	@ (10041278 <SystemInit+0x184>)
10041236:	2280      	movs	r2, #128	@ 0x80
10041238:	00d2      	lsls	r2, r2, #3
1004123a:	4313      	orrs	r3, r2
1004123c:	2294      	movs	r2, #148	@ 0x94
1004123e:	508b      	str	r3, [r1, r2]
  }

  /* Set all the interrupt with low priprity */
  for (i=0; i<32; i++)
10041240:	1dfb      	adds	r3, r7, #7
10041242:	2200      	movs	r2, #0
10041244:	701a      	strb	r2, [r3, #0]
10041246:	e00b      	b.n	10041260 <SystemInit+0x16c>
  {
    NVIC_SetPriority((IRQn_Type)i, IRQ_LOW_PRIORITY);
10041248:	1dfb      	adds	r3, r7, #7
1004124a:	781b      	ldrb	r3, [r3, #0]
1004124c:	b25b      	sxtb	r3, r3
1004124e:	2103      	movs	r1, #3
10041250:	0018      	movs	r0, r3
10041252:	f7ff fecf 	bl	10040ff4 <__NVIC_SetPriority>
  for (i=0; i<32; i++)
10041256:	1dfb      	adds	r3, r7, #7
10041258:	781a      	ldrb	r2, [r3, #0]
1004125a:	1dfb      	adds	r3, r7, #7
1004125c:	3201      	adds	r2, #1
1004125e:	701a      	strb	r2, [r3, #0]
10041260:	1dfb      	adds	r3, r7, #7
10041262:	781b      	ldrb	r3, [r3, #0]
10041264:	2b1f      	cmp	r3, #31
10041266:	d9ef      	bls.n	10041248 <SystemInit+0x154>
  \details Enables IRQ interrupts by clearing special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __enable_irq(void)
{
  __ASM volatile ("cpsie i" : : : "memory");
10041268:	b662      	cpsie	i
}
1004126a:	46c0      	nop			@ (mov r8, r8)
  }
  
  /* Enable all the irqs */
  __enable_irq();
}
1004126c:	46c0      	nop			@ (mov r8, r8)
1004126e:	46bd      	mov	sp, r7
10041270:	b006      	add	sp, #24
10041272:	bd80      	pop	{r7, pc}
10041274:	48400000 	.word	0x48400000
10041278:	48500000 	.word	0x48500000
1004127c:	20000004 	.word	0x20000004
10041280:	e000ed00 	.word	0xe000ed00
10041284:	10040000 	.word	0x10040000
10041288:	fffffeff 	.word	0xfffffeff
1004128c:	fffffbff 	.word	0xfffffbff
10041290:	10001ef8 	.word	0x10001ef8
10041294:	fcbceccc 	.word	0xfcbceccc
10041298:	c0ffffff 	.word	0xc0ffffff
1004129c:	fffffc3f 	.word	0xfffffc3f
100412a0:	ffffc7ff 	.word	0xffffc7ff

100412a4 <SystemCoreClockUpdate>:
  *
  * @param  None
  * @retval None
  */
void SystemCoreClockUpdate(void)
{
100412a4:	b580      	push	{r7, lr}
100412a6:	b082      	sub	sp, #8
100412a8:	af00      	add	r7, sp, #0
  uint8_t directHSE_enabled;
  uint8_t divPrescaler;

  /* Get SYSCLK source HSE or HSI+PLL64MHz */
  directHSE_enabled = (RCC->CFGR & RCC_CFGR_HSESEL) >> RCC_CFGR_HSESEL_Pos;
100412aa:	4b1e      	ldr	r3, [pc, #120]	@ (10041324 <SystemCoreClockUpdate+0x80>)
100412ac:	689b      	ldr	r3, [r3, #8]
100412ae:	085b      	lsrs	r3, r3, #1
100412b0:	b2da      	uxtb	r2, r3
100412b2:	1dfb      	adds	r3, r7, #7
100412b4:	2101      	movs	r1, #1
100412b6:	400a      	ands	r2, r1
100412b8:	701a      	strb	r2, [r3, #0]

  /* Get the clock divider */
  divPrescaler = (RCC->CFGR & RCC_CFGR_CLKSYSDIV_STATUS) >> RCC_CFGR_CLKSYSDIV_STATUS_Pos;
100412ba:	4b1a      	ldr	r3, [pc, #104]	@ (10041324 <SystemCoreClockUpdate+0x80>)
100412bc:	689b      	ldr	r3, [r3, #8]
100412be:	0a1b      	lsrs	r3, r3, #8
100412c0:	b2da      	uxtb	r2, r3
100412c2:	1dbb      	adds	r3, r7, #6
100412c4:	2107      	movs	r1, #7
100412c6:	400a      	ands	r2, r1
100412c8:	701a      	strb	r2, [r3, #0]
    
  if (directHSE_enabled)
100412ca:	1dfb      	adds	r3, r7, #7
100412cc:	781b      	ldrb	r3, [r3, #0]
100412ce:	2b00      	cmp	r3, #0
100412d0:	d01d      	beq.n	1004130e <SystemCoreClockUpdate+0x6a>
  {
    switch(divPrescaler)
100412d2:	1dbb      	adds	r3, r7, #6
100412d4:	781b      	ldrb	r3, [r3, #0]
100412d6:	2b00      	cmp	r3, #0
100412d8:	d002      	beq.n	100412e0 <SystemCoreClockUpdate+0x3c>
100412da:	2b01      	cmp	r3, #1
100412dc:	d004      	beq.n	100412e8 <SystemCoreClockUpdate+0x44>
100412de:	e007      	b.n	100412f0 <SystemCoreClockUpdate+0x4c>
    {
    case 0:
      SystemCoreClock = HSE_VALUE;
100412e0:	4b11      	ldr	r3, [pc, #68]	@ (10041328 <SystemCoreClockUpdate+0x84>)
100412e2:	4a12      	ldr	r2, [pc, #72]	@ (1004132c <SystemCoreClockUpdate+0x88>)
100412e4:	601a      	str	r2, [r3, #0]
      break;
100412e6:	e019      	b.n	1004131c <SystemCoreClockUpdate+0x78>
    case 1:
      SystemCoreClock = HSE_VALUE/2;
100412e8:	4b0f      	ldr	r3, [pc, #60]	@ (10041328 <SystemCoreClockUpdate+0x84>)
100412ea:	4a11      	ldr	r2, [pc, #68]	@ (10041330 <SystemCoreClockUpdate+0x8c>)
100412ec:	601a      	str	r2, [r3, #0]
      break;
100412ee:	e015      	b.n	1004131c <SystemCoreClockUpdate+0x78>
    default:
      SystemCoreClock = HSE_VALUE/(3*(1<<(divPrescaler-2)));
100412f0:	1dbb      	adds	r3, r7, #6
100412f2:	781b      	ldrb	r3, [r3, #0]
100412f4:	3b02      	subs	r3, #2
100412f6:	2203      	movs	r2, #3
100412f8:	409a      	lsls	r2, r3
100412fa:	0013      	movs	r3, r2
100412fc:	0019      	movs	r1, r3
100412fe:	480b      	ldr	r0, [pc, #44]	@ (1004132c <SystemCoreClockUpdate+0x88>)
10041300:	f7fe fee8 	bl	100400d4 <__udivsi3>
10041304:	0003      	movs	r3, r0
10041306:	001a      	movs	r2, r3
10041308:	4b07      	ldr	r3, [pc, #28]	@ (10041328 <SystemCoreClockUpdate+0x84>)
1004130a:	601a      	str	r2, [r3, #0]
      break;
1004130c:	e006      	b.n	1004131c <SystemCoreClockUpdate+0x78>
    }
  }
  else
  {
    SystemCoreClock = HSI_VALUE >> divPrescaler;
1004130e:	1dbb      	adds	r3, r7, #6
10041310:	781b      	ldrb	r3, [r3, #0]
10041312:	4a08      	ldr	r2, [pc, #32]	@ (10041334 <SystemCoreClockUpdate+0x90>)
10041314:	40da      	lsrs	r2, r3
10041316:	4b04      	ldr	r3, [pc, #16]	@ (10041328 <SystemCoreClockUpdate+0x84>)
10041318:	601a      	str	r2, [r3, #0]
  }  
}
1004131a:	46c0      	nop			@ (mov r8, r8)
1004131c:	46c0      	nop			@ (mov r8, r8)
1004131e:	46bd      	mov	sp, r7
10041320:	b002      	add	sp, #8
10041322:	bd80      	pop	{r7, pc}
10041324:	48400000 	.word	0x48400000
10041328:	20000278 	.word	0x20000278
1004132c:	02dc6c00 	.word	0x02dc6c00
10041330:	016e3600 	.word	0x016e3600
10041334:	03d09000 	.word	0x03d09000

10041338 <CPUcontextRestore>:
  *         by popping it from the stack 
  * @param  None
  * @retval None
  */
__WEAK void CPUcontextRestore(void)
{
10041338:	b580      	push	{r7, lr}
1004133a:	af00      	add	r7, sp, #0
}
1004133c:	46c0      	nop			@ (mov r8, r8)
1004133e:	46bd      	mov	sp, r7
10041340:	bd80      	pop	{r7, pc}

10041342 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
10041342:	b580      	push	{r7, lr}
10041344:	b082      	sub	sp, #8
10041346:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
10041348:	1dfb      	adds	r3, r7, #7
1004134a:	2200      	movs	r2, #0
1004134c:	701a      	strb	r2, [r3, #0]

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
1004134e:	2003      	movs	r0, #3
10041350:	f000 f80e 	bl	10041370 <HAL_InitTick>
10041354:	1e03      	subs	r3, r0, #0
10041356:	d003      	beq.n	10041360 <HAL_Init+0x1e>
  {
    status = HAL_ERROR;
10041358:	1dfb      	adds	r3, r7, #7
1004135a:	2201      	movs	r2, #1
1004135c:	701a      	strb	r2, [r3, #0]
1004135e:	e001      	b.n	10041364 <HAL_Init+0x22>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
10041360:	f7ff fb86 	bl	10040a70 <HAL_MspInit>
  }

  /* Return function status */
  return status;
10041364:	1dfb      	adds	r3, r7, #7
10041366:	781b      	ldrb	r3, [r3, #0]
}
10041368:	0018      	movs	r0, r3
1004136a:	46bd      	mov	sp, r7
1004136c:	b002      	add	sp, #8
1004136e:	bd80      	pop	{r7, pc}

10041370 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
10041370:	b590      	push	{r4, r7, lr}
10041372:	b085      	sub	sp, #20
10041374:	af00      	add	r7, sp, #0
10041376:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
10041378:	230f      	movs	r3, #15
1004137a:	18fb      	adds	r3, r7, r3
1004137c:	2200      	movs	r2, #0
1004137e:	701a      	strb	r2, [r3, #0]

  if (uwTickFreq != 0U)
10041380:	4b1d      	ldr	r3, [pc, #116]	@ (100413f8 <HAL_InitTick+0x88>)
10041382:	781b      	ldrb	r3, [r3, #0]
10041384:	2b00      	cmp	r3, #0
10041386:	d02c      	beq.n	100413e2 <HAL_InitTick+0x72>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(HAL_RCC_GetSysClockFreq() / (1000U / uwTickFreq)) == 0U)
10041388:	f002 f9a4 	bl	100436d4 <HAL_RCC_GetSysClockFreq>
1004138c:	0004      	movs	r4, r0
1004138e:	4b1a      	ldr	r3, [pc, #104]	@ (100413f8 <HAL_InitTick+0x88>)
10041390:	781b      	ldrb	r3, [r3, #0]
10041392:	0019      	movs	r1, r3
10041394:	23fa      	movs	r3, #250	@ 0xfa
10041396:	0098      	lsls	r0, r3, #2
10041398:	f7fe fe9c 	bl	100400d4 <__udivsi3>
1004139c:	0003      	movs	r3, r0
1004139e:	0019      	movs	r1, r3
100413a0:	0020      	movs	r0, r4
100413a2:	f7fe fe97 	bl	100400d4 <__udivsi3>
100413a6:	0003      	movs	r3, r0
100413a8:	0018      	movs	r0, r3
100413aa:	f000 f91a 	bl	100415e2 <HAL_SYSTICK_Config>
100413ae:	1e03      	subs	r3, r0, #0
100413b0:	d112      	bne.n	100413d8 <HAL_InitTick+0x68>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
100413b2:	687b      	ldr	r3, [r7, #4]
100413b4:	2b03      	cmp	r3, #3
100413b6:	d80a      	bhi.n	100413ce <HAL_InitTick+0x5e>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0);
100413b8:	6879      	ldr	r1, [r7, #4]
100413ba:	2301      	movs	r3, #1
100413bc:	425b      	negs	r3, r3
100413be:	2200      	movs	r2, #0
100413c0:	0018      	movs	r0, r3
100413c2:	f000 f8f9 	bl	100415b8 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
100413c6:	4b0d      	ldr	r3, [pc, #52]	@ (100413fc <HAL_InitTick+0x8c>)
100413c8:	687a      	ldr	r2, [r7, #4]
100413ca:	601a      	str	r2, [r3, #0]
100413cc:	e00d      	b.n	100413ea <HAL_InitTick+0x7a>
      }
      else
      {
        status = HAL_ERROR;
100413ce:	230f      	movs	r3, #15
100413d0:	18fb      	adds	r3, r7, r3
100413d2:	2201      	movs	r2, #1
100413d4:	701a      	strb	r2, [r3, #0]
100413d6:	e008      	b.n	100413ea <HAL_InitTick+0x7a>
      }
    }
    else
    {
      status = HAL_ERROR;
100413d8:	230f      	movs	r3, #15
100413da:	18fb      	adds	r3, r7, r3
100413dc:	2201      	movs	r2, #1
100413de:	701a      	strb	r2, [r3, #0]
100413e0:	e003      	b.n	100413ea <HAL_InitTick+0x7a>
    }
  }
  else
  {
    status = HAL_ERROR;
100413e2:	230f      	movs	r3, #15
100413e4:	18fb      	adds	r3, r7, r3
100413e6:	2201      	movs	r2, #1
100413e8:	701a      	strb	r2, [r3, #0]
  }

  /* Return function status */
  return status;
100413ea:	230f      	movs	r3, #15
100413ec:	18fb      	adds	r3, r7, r3
100413ee:	781b      	ldrb	r3, [r3, #0]
}
100413f0:	0018      	movs	r0, r3
100413f2:	46bd      	mov	sp, r7
100413f4:	b005      	add	sp, #20
100413f6:	bd90      	pop	{r4, r7, pc}
100413f8:	20000284 	.word	0x20000284
100413fc:	20000280 	.word	0x20000280

10041400 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
10041400:	b580      	push	{r7, lr}
10041402:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
10041404:	4b05      	ldr	r3, [pc, #20]	@ (1004141c <HAL_IncTick+0x1c>)
10041406:	781b      	ldrb	r3, [r3, #0]
10041408:	001a      	movs	r2, r3
1004140a:	4b05      	ldr	r3, [pc, #20]	@ (10041420 <HAL_IncTick+0x20>)
1004140c:	681b      	ldr	r3, [r3, #0]
1004140e:	18d2      	adds	r2, r2, r3
10041410:	4b03      	ldr	r3, [pc, #12]	@ (10041420 <HAL_IncTick+0x20>)
10041412:	601a      	str	r2, [r3, #0]
}
10041414:	46c0      	nop			@ (mov r8, r8)
10041416:	46bd      	mov	sp, r7
10041418:	bd80      	pop	{r7, pc}
1004141a:	46c0      	nop			@ (mov r8, r8)
1004141c:	20000284 	.word	0x20000284
10041420:	200000fc 	.word	0x200000fc

10041424 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
10041424:	b580      	push	{r7, lr}
10041426:	af00      	add	r7, sp, #0
  return uwTick;
10041428:	4b02      	ldr	r3, [pc, #8]	@ (10041434 <HAL_GetTick+0x10>)
1004142a:	681b      	ldr	r3, [r3, #0]
}
1004142c:	0018      	movs	r0, r3
1004142e:	46bd      	mov	sp, r7
10041430:	bd80      	pop	{r7, pc}
10041432:	46c0      	nop			@ (mov r8, r8)
10041434:	200000fc 	.word	0x200000fc

10041438 <HAL_GetTickPrio>:
/**
  * @brief This function returns a tick priority.
  * @retval tick priority
  */
uint32_t HAL_GetTickPrio(void)
{
10041438:	b580      	push	{r7, lr}
1004143a:	af00      	add	r7, sp, #0
  return uwTickPrio;
1004143c:	4b02      	ldr	r3, [pc, #8]	@ (10041448 <HAL_GetTickPrio+0x10>)
1004143e:	681b      	ldr	r3, [r3, #0]
}
10041440:	0018      	movs	r0, r3
10041442:	46bd      	mov	sp, r7
10041444:	bd80      	pop	{r7, pc}
10041446:	46c0      	nop			@ (mov r8, r8)
10041448:	20000280 	.word	0x20000280

1004144c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
1004144c:	b580      	push	{r7, lr}
1004144e:	b084      	sub	sp, #16
10041450:	af00      	add	r7, sp, #0
10041452:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
10041454:	f7ff ffe6 	bl	10041424 <HAL_GetTick>
10041458:	0003      	movs	r3, r0
1004145a:	60bb      	str	r3, [r7, #8]
  uint32_t wait = Delay;
1004145c:	687b      	ldr	r3, [r7, #4]
1004145e:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
10041460:	68fb      	ldr	r3, [r7, #12]
10041462:	3301      	adds	r3, #1
10041464:	d005      	beq.n	10041472 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
10041466:	4b0a      	ldr	r3, [pc, #40]	@ (10041490 <HAL_Delay+0x44>)
10041468:	781b      	ldrb	r3, [r3, #0]
1004146a:	001a      	movs	r2, r3
1004146c:	68fb      	ldr	r3, [r7, #12]
1004146e:	189b      	adds	r3, r3, r2
10041470:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
10041472:	46c0      	nop			@ (mov r8, r8)
10041474:	f7ff ffd6 	bl	10041424 <HAL_GetTick>
10041478:	0002      	movs	r2, r0
1004147a:	68bb      	ldr	r3, [r7, #8]
1004147c:	1ad3      	subs	r3, r2, r3
1004147e:	68fa      	ldr	r2, [r7, #12]
10041480:	429a      	cmp	r2, r3
10041482:	d8f7      	bhi.n	10041474 <HAL_Delay+0x28>
  {
  }
}
10041484:	46c0      	nop			@ (mov r8, r8)
10041486:	46c0      	nop			@ (mov r8, r8)
10041488:	46bd      	mov	sp, r7
1004148a:	b004      	add	sp, #16
1004148c:	bd80      	pop	{r7, pc}
1004148e:	46c0      	nop			@ (mov r8, r8)
10041490:	20000284 	.word	0x20000284

10041494 <__NVIC_SetPriority>:
{
10041494:	b590      	push	{r4, r7, lr}
10041496:	b083      	sub	sp, #12
10041498:	af00      	add	r7, sp, #0
1004149a:	0002      	movs	r2, r0
1004149c:	6039      	str	r1, [r7, #0]
1004149e:	1dfb      	adds	r3, r7, #7
100414a0:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
100414a2:	1dfb      	adds	r3, r7, #7
100414a4:	781b      	ldrb	r3, [r3, #0]
100414a6:	2b7f      	cmp	r3, #127	@ 0x7f
100414a8:	d828      	bhi.n	100414fc <__NVIC_SetPriority+0x68>
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
100414aa:	4a2f      	ldr	r2, [pc, #188]	@ (10041568 <__NVIC_SetPriority+0xd4>)
100414ac:	1dfb      	adds	r3, r7, #7
100414ae:	781b      	ldrb	r3, [r3, #0]
100414b0:	b25b      	sxtb	r3, r3
100414b2:	089b      	lsrs	r3, r3, #2
100414b4:	33c0      	adds	r3, #192	@ 0xc0
100414b6:	009b      	lsls	r3, r3, #2
100414b8:	589b      	ldr	r3, [r3, r2]
100414ba:	1dfa      	adds	r2, r7, #7
100414bc:	7812      	ldrb	r2, [r2, #0]
100414be:	0011      	movs	r1, r2
100414c0:	2203      	movs	r2, #3
100414c2:	400a      	ands	r2, r1
100414c4:	00d2      	lsls	r2, r2, #3
100414c6:	21ff      	movs	r1, #255	@ 0xff
100414c8:	4091      	lsls	r1, r2
100414ca:	000a      	movs	r2, r1
100414cc:	43d2      	mvns	r2, r2
100414ce:	401a      	ands	r2, r3
100414d0:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
100414d2:	683b      	ldr	r3, [r7, #0]
100414d4:	019b      	lsls	r3, r3, #6
100414d6:	22ff      	movs	r2, #255	@ 0xff
100414d8:	401a      	ands	r2, r3
100414da:	1dfb      	adds	r3, r7, #7
100414dc:	781b      	ldrb	r3, [r3, #0]
100414de:	0018      	movs	r0, r3
100414e0:	2303      	movs	r3, #3
100414e2:	4003      	ands	r3, r0
100414e4:	00db      	lsls	r3, r3, #3
100414e6:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
100414e8:	481f      	ldr	r0, [pc, #124]	@ (10041568 <__NVIC_SetPriority+0xd4>)
100414ea:	1dfb      	adds	r3, r7, #7
100414ec:	781b      	ldrb	r3, [r3, #0]
100414ee:	b25b      	sxtb	r3, r3
100414f0:	089b      	lsrs	r3, r3, #2
100414f2:	430a      	orrs	r2, r1
100414f4:	33c0      	adds	r3, #192	@ 0xc0
100414f6:	009b      	lsls	r3, r3, #2
100414f8:	501a      	str	r2, [r3, r0]
}
100414fa:	e031      	b.n	10041560 <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
100414fc:	4a1b      	ldr	r2, [pc, #108]	@ (1004156c <__NVIC_SetPriority+0xd8>)
100414fe:	1dfb      	adds	r3, r7, #7
10041500:	781b      	ldrb	r3, [r3, #0]
10041502:	0019      	movs	r1, r3
10041504:	230f      	movs	r3, #15
10041506:	400b      	ands	r3, r1
10041508:	3b08      	subs	r3, #8
1004150a:	089b      	lsrs	r3, r3, #2
1004150c:	3306      	adds	r3, #6
1004150e:	009b      	lsls	r3, r3, #2
10041510:	18d3      	adds	r3, r2, r3
10041512:	3304      	adds	r3, #4
10041514:	681b      	ldr	r3, [r3, #0]
10041516:	1dfa      	adds	r2, r7, #7
10041518:	7812      	ldrb	r2, [r2, #0]
1004151a:	0011      	movs	r1, r2
1004151c:	2203      	movs	r2, #3
1004151e:	400a      	ands	r2, r1
10041520:	00d2      	lsls	r2, r2, #3
10041522:	21ff      	movs	r1, #255	@ 0xff
10041524:	4091      	lsls	r1, r2
10041526:	000a      	movs	r2, r1
10041528:	43d2      	mvns	r2, r2
1004152a:	401a      	ands	r2, r3
1004152c:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
1004152e:	683b      	ldr	r3, [r7, #0]
10041530:	019b      	lsls	r3, r3, #6
10041532:	22ff      	movs	r2, #255	@ 0xff
10041534:	401a      	ands	r2, r3
10041536:	1dfb      	adds	r3, r7, #7
10041538:	781b      	ldrb	r3, [r3, #0]
1004153a:	0018      	movs	r0, r3
1004153c:	2303      	movs	r3, #3
1004153e:	4003      	ands	r3, r0
10041540:	00db      	lsls	r3, r3, #3
10041542:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
10041544:	4809      	ldr	r0, [pc, #36]	@ (1004156c <__NVIC_SetPriority+0xd8>)
10041546:	1dfb      	adds	r3, r7, #7
10041548:	781b      	ldrb	r3, [r3, #0]
1004154a:	001c      	movs	r4, r3
1004154c:	230f      	movs	r3, #15
1004154e:	4023      	ands	r3, r4
10041550:	3b08      	subs	r3, #8
10041552:	089b      	lsrs	r3, r3, #2
10041554:	430a      	orrs	r2, r1
10041556:	3306      	adds	r3, #6
10041558:	009b      	lsls	r3, r3, #2
1004155a:	18c3      	adds	r3, r0, r3
1004155c:	3304      	adds	r3, #4
1004155e:	601a      	str	r2, [r3, #0]
}
10041560:	46c0      	nop			@ (mov r8, r8)
10041562:	46bd      	mov	sp, r7
10041564:	b003      	add	sp, #12
10041566:	bd90      	pop	{r4, r7, pc}
10041568:	e000e100 	.word	0xe000e100
1004156c:	e000ed00 	.word	0xe000ed00

10041570 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
10041570:	b580      	push	{r7, lr}
10041572:	b082      	sub	sp, #8
10041574:	af00      	add	r7, sp, #0
10041576:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
10041578:	687b      	ldr	r3, [r7, #4]
1004157a:	1e5a      	subs	r2, r3, #1
1004157c:	2380      	movs	r3, #128	@ 0x80
1004157e:	045b      	lsls	r3, r3, #17
10041580:	429a      	cmp	r2, r3
10041582:	d301      	bcc.n	10041588 <SysTick_Config+0x18>
  {
    return (1UL);                                                   /* Reload value impossible */
10041584:	2301      	movs	r3, #1
10041586:	e010      	b.n	100415aa <SysTick_Config+0x3a>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
10041588:	4b0a      	ldr	r3, [pc, #40]	@ (100415b4 <SysTick_Config+0x44>)
1004158a:	687a      	ldr	r2, [r7, #4]
1004158c:	3a01      	subs	r2, #1
1004158e:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
10041590:	2301      	movs	r3, #1
10041592:	425b      	negs	r3, r3
10041594:	2103      	movs	r1, #3
10041596:	0018      	movs	r0, r3
10041598:	f7ff ff7c 	bl	10041494 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
1004159c:	4b05      	ldr	r3, [pc, #20]	@ (100415b4 <SysTick_Config+0x44>)
1004159e:	2200      	movs	r2, #0
100415a0:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
100415a2:	4b04      	ldr	r3, [pc, #16]	@ (100415b4 <SysTick_Config+0x44>)
100415a4:	2207      	movs	r2, #7
100415a6:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
100415a8:	2300      	movs	r3, #0
}
100415aa:	0018      	movs	r0, r3
100415ac:	46bd      	mov	sp, r7
100415ae:	b002      	add	sp, #8
100415b0:	bd80      	pop	{r7, pc}
100415b2:	46c0      	nop			@ (mov r8, r8)
100415b4:	e000e010 	.word	0xe000e010

100415b8 <HAL_NVIC_SetPriority>:
  *         with stm32wl3x devices, this parameter is a dummy value and it is ignored, because
  *         no subpriority supported in Cortex M0+ based products.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
100415b8:	b580      	push	{r7, lr}
100415ba:	b084      	sub	sp, #16
100415bc:	af00      	add	r7, sp, #0
100415be:	60b9      	str	r1, [r7, #8]
100415c0:	607a      	str	r2, [r7, #4]
100415c2:	210f      	movs	r1, #15
100415c4:	187b      	adds	r3, r7, r1
100415c6:	1c02      	adds	r2, r0, #0
100415c8:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn, PreemptPriority);
100415ca:	68ba      	ldr	r2, [r7, #8]
100415cc:	187b      	adds	r3, r7, r1
100415ce:	781b      	ldrb	r3, [r3, #0]
100415d0:	b25b      	sxtb	r3, r3
100415d2:	0011      	movs	r1, r2
100415d4:	0018      	movs	r0, r3
100415d6:	f7ff ff5d 	bl	10041494 <__NVIC_SetPriority>
}
100415da:	46c0      	nop			@ (mov r8, r8)
100415dc:	46bd      	mov	sp, r7
100415de:	b004      	add	sp, #16
100415e0:	bd80      	pop	{r7, pc}

100415e2 <HAL_SYSTICK_Config>:
  * @param TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
100415e2:	b580      	push	{r7, lr}
100415e4:	b082      	sub	sp, #8
100415e6:	af00      	add	r7, sp, #0
100415e8:	6078      	str	r0, [r7, #4]
  return SysTick_Config(TicksNumb);
100415ea:	687b      	ldr	r3, [r7, #4]
100415ec:	0018      	movs	r0, r3
100415ee:	f7ff ffbf 	bl	10041570 <SysTick_Config>
100415f2:	0003      	movs	r3, r0
}
100415f4:	0018      	movs	r0, r3
100415f6:	46bd      	mov	sp, r7
100415f8:	b002      	add	sp, #8
100415fa:	bd80      	pop	{r7, pc}

100415fc <HAL_GPIO_Init>:
  * @param GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
100415fc:	b580      	push	{r7, lr}
100415fe:	b086      	sub	sp, #24
10041600:	af00      	add	r7, sp, #0
10041602:	6078      	str	r0, [r7, #4]
10041604:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
10041606:	2300      	movs	r3, #0
10041608:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
1004160a:	e1a0      	b.n	1004194e <HAL_GPIO_Init+0x352>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
1004160c:	683b      	ldr	r3, [r7, #0]
1004160e:	681b      	ldr	r3, [r3, #0]
10041610:	2101      	movs	r1, #1
10041612:	697a      	ldr	r2, [r7, #20]
10041614:	4091      	lsls	r1, r2
10041616:	000a      	movs	r2, r1
10041618:	4013      	ands	r3, r2
1004161a:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
1004161c:	68fb      	ldr	r3, [r7, #12]
1004161e:	2b00      	cmp	r3, #0
10041620:	d100      	bne.n	10041624 <HAL_GPIO_Init+0x28>
10041622:	e191      	b.n	10041948 <HAL_GPIO_Init+0x34c>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
10041624:	683b      	ldr	r3, [r7, #0]
10041626:	685b      	ldr	r3, [r3, #4]
10041628:	2203      	movs	r2, #3
1004162a:	4013      	ands	r3, r2
1004162c:	2b01      	cmp	r3, #1
1004162e:	d005      	beq.n	1004163c <HAL_GPIO_Init+0x40>
10041630:	683b      	ldr	r3, [r7, #0]
10041632:	685b      	ldr	r3, [r3, #4]
10041634:	2203      	movs	r2, #3
10041636:	4013      	ands	r3, r2
10041638:	2b02      	cmp	r3, #2
1004163a:	d130      	bne.n	1004169e <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
1004163c:	687b      	ldr	r3, [r7, #4]
1004163e:	689b      	ldr	r3, [r3, #8]
10041640:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
10041642:	697b      	ldr	r3, [r7, #20]
10041644:	005b      	lsls	r3, r3, #1
10041646:	2203      	movs	r2, #3
10041648:	409a      	lsls	r2, r3
1004164a:	0013      	movs	r3, r2
1004164c:	43da      	mvns	r2, r3
1004164e:	693b      	ldr	r3, [r7, #16]
10041650:	4013      	ands	r3, r2
10041652:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
10041654:	683b      	ldr	r3, [r7, #0]
10041656:	68da      	ldr	r2, [r3, #12]
10041658:	697b      	ldr	r3, [r7, #20]
1004165a:	005b      	lsls	r3, r3, #1
1004165c:	409a      	lsls	r2, r3
1004165e:	0013      	movs	r3, r2
10041660:	693a      	ldr	r2, [r7, #16]
10041662:	4313      	orrs	r3, r2
10041664:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
10041666:	687b      	ldr	r3, [r7, #4]
10041668:	693a      	ldr	r2, [r7, #16]
1004166a:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
1004166c:	687b      	ldr	r3, [r7, #4]
1004166e:	685b      	ldr	r3, [r3, #4]
10041670:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
10041672:	2201      	movs	r2, #1
10041674:	697b      	ldr	r3, [r7, #20]
10041676:	409a      	lsls	r2, r3
10041678:	0013      	movs	r3, r2
1004167a:	43da      	mvns	r2, r3
1004167c:	693b      	ldr	r3, [r7, #16]
1004167e:	4013      	ands	r3, r2
10041680:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
10041682:	683b      	ldr	r3, [r7, #0]
10041684:	685b      	ldr	r3, [r3, #4]
10041686:	091b      	lsrs	r3, r3, #4
10041688:	2201      	movs	r2, #1
1004168a:	401a      	ands	r2, r3
1004168c:	697b      	ldr	r3, [r7, #20]
1004168e:	409a      	lsls	r2, r3
10041690:	0013      	movs	r3, r2
10041692:	693a      	ldr	r2, [r7, #16]
10041694:	4313      	orrs	r3, r2
10041696:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
10041698:	687b      	ldr	r3, [r7, #4]
1004169a:	693a      	ldr	r2, [r7, #16]
1004169c:	605a      	str	r2, [r3, #4]
      }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
1004169e:	683b      	ldr	r3, [r7, #0]
100416a0:	685b      	ldr	r3, [r3, #4]
100416a2:	2203      	movs	r2, #3
100416a4:	4013      	ands	r3, r2
100416a6:	2b03      	cmp	r3, #3
100416a8:	d018      	beq.n	100416dc <HAL_GPIO_Init+0xe0>
      {
        temp = GPIOx->PUPDR;
100416aa:	687b      	ldr	r3, [r7, #4]
100416ac:	68db      	ldr	r3, [r3, #12]
100416ae:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
100416b0:	697b      	ldr	r3, [r7, #20]
100416b2:	005b      	lsls	r3, r3, #1
100416b4:	2203      	movs	r2, #3
100416b6:	409a      	lsls	r2, r3
100416b8:	0013      	movs	r3, r2
100416ba:	43da      	mvns	r2, r3
100416bc:	693b      	ldr	r3, [r7, #16]
100416be:	4013      	ands	r3, r2
100416c0:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
100416c2:	683b      	ldr	r3, [r7, #0]
100416c4:	689a      	ldr	r2, [r3, #8]
100416c6:	697b      	ldr	r3, [r7, #20]
100416c8:	005b      	lsls	r3, r3, #1
100416ca:	409a      	lsls	r2, r3
100416cc:	0013      	movs	r3, r2
100416ce:	693a      	ldr	r2, [r7, #16]
100416d0:	4313      	orrs	r3, r2
100416d2:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
100416d4:	687b      	ldr	r3, [r7, #4]
100416d6:	693a      	ldr	r2, [r7, #16]
100416d8:	60da      	str	r2, [r3, #12]
100416da:	e00e      	b.n	100416fa <HAL_GPIO_Init+0xfe>
      }
      else
      {
        temp = GPIOx->PUPDR;
100416dc:	687b      	ldr	r3, [r7, #4]
100416de:	68db      	ldr	r3, [r3, #12]
100416e0:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
100416e2:	697b      	ldr	r3, [r7, #20]
100416e4:	005b      	lsls	r3, r3, #1
100416e6:	2203      	movs	r2, #3
100416e8:	409a      	lsls	r2, r3
100416ea:	0013      	movs	r3, r2
100416ec:	43da      	mvns	r2, r3
100416ee:	693b      	ldr	r3, [r7, #16]
100416f0:	4013      	ands	r3, r2
100416f2:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
100416f4:	687b      	ldr	r3, [r7, #4]
100416f6:	693a      	ldr	r2, [r7, #16]
100416f8:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
100416fa:	683b      	ldr	r3, [r7, #0]
100416fc:	685b      	ldr	r3, [r3, #4]
100416fe:	2203      	movs	r2, #3
10041700:	4013      	ands	r3, r2
10041702:	2b02      	cmp	r3, #2
10041704:	d123      	bne.n	1004174e <HAL_GPIO_Init+0x152>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
10041706:	697b      	ldr	r3, [r7, #20]
10041708:	08da      	lsrs	r2, r3, #3
1004170a:	687b      	ldr	r3, [r7, #4]
1004170c:	3208      	adds	r2, #8
1004170e:	0092      	lsls	r2, r2, #2
10041710:	58d3      	ldr	r3, [r2, r3]
10041712:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
10041714:	697b      	ldr	r3, [r7, #20]
10041716:	2207      	movs	r2, #7
10041718:	4013      	ands	r3, r2
1004171a:	009b      	lsls	r3, r3, #2
1004171c:	220f      	movs	r2, #15
1004171e:	409a      	lsls	r2, r3
10041720:	0013      	movs	r3, r2
10041722:	43da      	mvns	r2, r3
10041724:	693b      	ldr	r3, [r7, #16]
10041726:	4013      	ands	r3, r2
10041728:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
1004172a:	683b      	ldr	r3, [r7, #0]
1004172c:	691a      	ldr	r2, [r3, #16]
1004172e:	697b      	ldr	r3, [r7, #20]
10041730:	2107      	movs	r1, #7
10041732:	400b      	ands	r3, r1
10041734:	009b      	lsls	r3, r3, #2
10041736:	409a      	lsls	r2, r3
10041738:	0013      	movs	r3, r2
1004173a:	693a      	ldr	r2, [r7, #16]
1004173c:	4313      	orrs	r3, r2
1004173e:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
10041740:	697b      	ldr	r3, [r7, #20]
10041742:	08da      	lsrs	r2, r3, #3
10041744:	687b      	ldr	r3, [r7, #4]
10041746:	3208      	adds	r2, #8
10041748:	0092      	lsls	r2, r2, #2
1004174a:	6939      	ldr	r1, [r7, #16]
1004174c:	50d1      	str	r1, [r2, r3]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
1004174e:	687b      	ldr	r3, [r7, #4]
10041750:	681b      	ldr	r3, [r3, #0]
10041752:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
10041754:	697b      	ldr	r3, [r7, #20]
10041756:	005b      	lsls	r3, r3, #1
10041758:	2203      	movs	r2, #3
1004175a:	409a      	lsls	r2, r3
1004175c:	0013      	movs	r3, r2
1004175e:	43da      	mvns	r2, r3
10041760:	693b      	ldr	r3, [r7, #16]
10041762:	4013      	ands	r3, r2
10041764:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
10041766:	683b      	ldr	r3, [r7, #0]
10041768:	685b      	ldr	r3, [r3, #4]
1004176a:	2203      	movs	r2, #3
1004176c:	401a      	ands	r2, r3
1004176e:	697b      	ldr	r3, [r7, #20]
10041770:	005b      	lsls	r3, r3, #1
10041772:	409a      	lsls	r2, r3
10041774:	0013      	movs	r3, r2
10041776:	693a      	ldr	r2, [r7, #16]
10041778:	4313      	orrs	r3, r2
1004177a:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
1004177c:	687b      	ldr	r3, [r7, #4]
1004177e:	693a      	ldr	r2, [r7, #16]
10041780:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
10041782:	683b      	ldr	r3, [r7, #0]
10041784:	685a      	ldr	r2, [r3, #4]
10041786:	23c0      	movs	r3, #192	@ 0xc0
10041788:	029b      	lsls	r3, r3, #10
1004178a:	4013      	ands	r3, r2
1004178c:	d100      	bne.n	10041790 <HAL_GPIO_Init+0x194>
1004178e:	e0db      	b.n	10041948 <HAL_GPIO_Init+0x34c>
      {

        /* Edge/Level line configuration */
        if ((GPIO_Init->Mode & DETECTION_TYPE) != 0x00u)
10041790:	683b      	ldr	r3, [r7, #0]
10041792:	685a      	ldr	r2, [r3, #4]
10041794:	2380      	movs	r3, #128	@ 0x80
10041796:	02db      	lsls	r3, r3, #11
10041798:	4013      	ands	r3, r2
1004179a:	d030      	beq.n	100417fe <HAL_GPIO_Init+0x202>
        {
          temp = SYSCFG->IO_DTR;
1004179c:	2380      	movs	r3, #128	@ 0x80
1004179e:	05db      	lsls	r3, r3, #23
100417a0:	68db      	ldr	r3, [r3, #12]
100417a2:	613b      	str	r3, [r7, #16]
          if (GPIOx == GPIOA)
100417a4:	687a      	ldr	r2, [r7, #4]
100417a6:	2390      	movs	r3, #144	@ 0x90
100417a8:	05db      	lsls	r3, r3, #23
100417aa:	429a      	cmp	r2, r3
100417ac:	d111      	bne.n	100417d2 <HAL_GPIO_Init+0x1d6>
          {
            temp &= ~(1 << position);
100417ae:	2201      	movs	r2, #1
100417b0:	697b      	ldr	r3, [r7, #20]
100417b2:	409a      	lsls	r2, r3
100417b4:	0013      	movs	r3, r2
100417b6:	43db      	mvns	r3, r3
100417b8:	001a      	movs	r2, r3
100417ba:	693b      	ldr	r3, [r7, #16]
100417bc:	4013      	ands	r3, r2
100417be:	613b      	str	r3, [r7, #16]
            temp |= (1 << position);
100417c0:	2201      	movs	r2, #1
100417c2:	697b      	ldr	r3, [r7, #20]
100417c4:	409a      	lsls	r2, r3
100417c6:	0013      	movs	r3, r2
100417c8:	001a      	movs	r2, r3
100417ca:	693b      	ldr	r3, [r7, #16]
100417cc:	4313      	orrs	r3, r2
100417ce:	613b      	str	r3, [r7, #16]
100417d0:	e011      	b.n	100417f6 <HAL_GPIO_Init+0x1fa>
          }
          else
          {
            temp &= ~((1 << position) << 16);
100417d2:	2201      	movs	r2, #1
100417d4:	697b      	ldr	r3, [r7, #20]
100417d6:	409a      	lsls	r2, r3
100417d8:	0013      	movs	r3, r2
100417da:	041b      	lsls	r3, r3, #16
100417dc:	43db      	mvns	r3, r3
100417de:	001a      	movs	r2, r3
100417e0:	693b      	ldr	r3, [r7, #16]
100417e2:	4013      	ands	r3, r2
100417e4:	613b      	str	r3, [r7, #16]
            temp |= ((1 << position) << 16);
100417e6:	2201      	movs	r2, #1
100417e8:	697b      	ldr	r3, [r7, #20]
100417ea:	409a      	lsls	r2, r3
100417ec:	0013      	movs	r3, r2
100417ee:	041b      	lsls	r3, r3, #16
100417f0:	693a      	ldr	r2, [r7, #16]
100417f2:	4313      	orrs	r3, r2
100417f4:	613b      	str	r3, [r7, #16]
          }
          SYSCFG->IO_DTR = temp;
100417f6:	2380      	movs	r3, #128	@ 0x80
100417f8:	05db      	lsls	r3, r3, #23
100417fa:	693a      	ldr	r2, [r7, #16]
100417fc:	60da      	str	r2, [r3, #12]
        }

		/* Edge selection configuration */
		if ((GPIO_Init->Mode & EDGE_SELECTION) != 0x00u)
100417fe:	683b      	ldr	r3, [r7, #0]
10041800:	685a      	ldr	r2, [r3, #4]
10041802:	2380      	movs	r3, #128	@ 0x80
10041804:	035b      	lsls	r3, r3, #13
10041806:	4013      	ands	r3, r2
10041808:	d030      	beq.n	1004186c <HAL_GPIO_Init+0x270>
        {
          temp = SYSCFG->IO_IBER;
1004180a:	2380      	movs	r3, #128	@ 0x80
1004180c:	05db      	lsls	r3, r3, #23
1004180e:	691b      	ldr	r3, [r3, #16]
10041810:	613b      	str	r3, [r7, #16]

          if (GPIOx == GPIOA)
10041812:	687a      	ldr	r2, [r7, #4]
10041814:	2390      	movs	r3, #144	@ 0x90
10041816:	05db      	lsls	r3, r3, #23
10041818:	429a      	cmp	r2, r3
1004181a:	d111      	bne.n	10041840 <HAL_GPIO_Init+0x244>
          {
            temp &= ~(1 << position);
1004181c:	2201      	movs	r2, #1
1004181e:	697b      	ldr	r3, [r7, #20]
10041820:	409a      	lsls	r2, r3
10041822:	0013      	movs	r3, r2
10041824:	43db      	mvns	r3, r3
10041826:	001a      	movs	r2, r3
10041828:	693b      	ldr	r3, [r7, #16]
1004182a:	4013      	ands	r3, r2
1004182c:	613b      	str	r3, [r7, #16]
            temp |= (1 << position);
1004182e:	2201      	movs	r2, #1
10041830:	697b      	ldr	r3, [r7, #20]
10041832:	409a      	lsls	r2, r3
10041834:	0013      	movs	r3, r2
10041836:	001a      	movs	r2, r3
10041838:	693b      	ldr	r3, [r7, #16]
1004183a:	4313      	orrs	r3, r2
1004183c:	613b      	str	r3, [r7, #16]
1004183e:	e011      	b.n	10041864 <HAL_GPIO_Init+0x268>
          }
          else
          {
            temp &= ~((1 << position) << 16);
10041840:	2201      	movs	r2, #1
10041842:	697b      	ldr	r3, [r7, #20]
10041844:	409a      	lsls	r2, r3
10041846:	0013      	movs	r3, r2
10041848:	041b      	lsls	r3, r3, #16
1004184a:	43db      	mvns	r3, r3
1004184c:	001a      	movs	r2, r3
1004184e:	693b      	ldr	r3, [r7, #16]
10041850:	4013      	ands	r3, r2
10041852:	613b      	str	r3, [r7, #16]
            temp |= ((1 << position) << 16);
10041854:	2201      	movs	r2, #1
10041856:	697b      	ldr	r3, [r7, #20]
10041858:	409a      	lsls	r2, r3
1004185a:	0013      	movs	r3, r2
1004185c:	041b      	lsls	r3, r3, #16
1004185e:	693a      	ldr	r2, [r7, #16]
10041860:	4313      	orrs	r3, r2
10041862:	613b      	str	r3, [r7, #16]
          }
          SYSCFG->IO_IBER= temp;
10041864:	2380      	movs	r3, #128	@ 0x80
10041866:	05db      	lsls	r3, r3, #23
10041868:	693a      	ldr	r2, [r7, #16]
1004186a:	611a      	str	r2, [r3, #16]
        }

        /* Trigger mode configuration */
		if ((GPIO_Init->Mode & TRIGGER_MODE) != 0x00u)
1004186c:	683b      	ldr	r3, [r7, #0]
1004186e:	685a      	ldr	r2, [r3, #4]
10041870:	2380      	movs	r3, #128	@ 0x80
10041872:	03db      	lsls	r3, r3, #15
10041874:	4013      	ands	r3, r2
10041876:	d030      	beq.n	100418da <HAL_GPIO_Init+0x2de>
        {
          temp = SYSCFG->IO_IEVR;
10041878:	2380      	movs	r3, #128	@ 0x80
1004187a:	05db      	lsls	r3, r3, #23
1004187c:	695b      	ldr	r3, [r3, #20]
1004187e:	613b      	str	r3, [r7, #16]

          if (GPIOx == GPIOA)
10041880:	687a      	ldr	r2, [r7, #4]
10041882:	2390      	movs	r3, #144	@ 0x90
10041884:	05db      	lsls	r3, r3, #23
10041886:	429a      	cmp	r2, r3
10041888:	d111      	bne.n	100418ae <HAL_GPIO_Init+0x2b2>
          {
            temp &= ~(1 << position);
1004188a:	2201      	movs	r2, #1
1004188c:	697b      	ldr	r3, [r7, #20]
1004188e:	409a      	lsls	r2, r3
10041890:	0013      	movs	r3, r2
10041892:	43db      	mvns	r3, r3
10041894:	001a      	movs	r2, r3
10041896:	693b      	ldr	r3, [r7, #16]
10041898:	4013      	ands	r3, r2
1004189a:	613b      	str	r3, [r7, #16]
            temp |= (1 << position);
1004189c:	2201      	movs	r2, #1
1004189e:	697b      	ldr	r3, [r7, #20]
100418a0:	409a      	lsls	r2, r3
100418a2:	0013      	movs	r3, r2
100418a4:	001a      	movs	r2, r3
100418a6:	693b      	ldr	r3, [r7, #16]
100418a8:	4313      	orrs	r3, r2
100418aa:	613b      	str	r3, [r7, #16]
100418ac:	e011      	b.n	100418d2 <HAL_GPIO_Init+0x2d6>
          }
          else
          {
            temp &= ~((1 << position) << 16);
100418ae:	2201      	movs	r2, #1
100418b0:	697b      	ldr	r3, [r7, #20]
100418b2:	409a      	lsls	r2, r3
100418b4:	0013      	movs	r3, r2
100418b6:	041b      	lsls	r3, r3, #16
100418b8:	43db      	mvns	r3, r3
100418ba:	001a      	movs	r2, r3
100418bc:	693b      	ldr	r3, [r7, #16]
100418be:	4013      	ands	r3, r2
100418c0:	613b      	str	r3, [r7, #16]
            temp |= ((1 << position) << 16);
100418c2:	2201      	movs	r2, #1
100418c4:	697b      	ldr	r3, [r7, #20]
100418c6:	409a      	lsls	r2, r3
100418c8:	0013      	movs	r3, r2
100418ca:	041b      	lsls	r3, r3, #16
100418cc:	693a      	ldr	r2, [r7, #16]
100418ce:	4313      	orrs	r3, r2
100418d0:	613b      	str	r3, [r7, #16]
          }
          SYSCFG->IO_IEVR= temp;
100418d2:	2380      	movs	r3, #128	@ 0x80
100418d4:	05db      	lsls	r3, r3, #23
100418d6:	693a      	ldr	r2, [r7, #16]
100418d8:	615a      	str	r2, [r3, #20]
        }

        /* Enable the specified EXTI interrupt line */
        if ((GPIO_Init->Mode & EXTI_IT) == EXTI_IT)
100418da:	683b      	ldr	r3, [r7, #0]
100418dc:	685a      	ldr	r2, [r3, #4]
100418de:	2380      	movs	r3, #128	@ 0x80
100418e0:	025b      	lsls	r3, r3, #9
100418e2:	4013      	ands	r3, r2
100418e4:	d030      	beq.n	10041948 <HAL_GPIO_Init+0x34c>
        {
          temp = SYSCFG->IO_IER;
100418e6:	2380      	movs	r3, #128	@ 0x80
100418e8:	05db      	lsls	r3, r3, #23
100418ea:	699b      	ldr	r3, [r3, #24]
100418ec:	613b      	str	r3, [r7, #16]

          if (GPIOx == GPIOA)
100418ee:	687a      	ldr	r2, [r7, #4]
100418f0:	2390      	movs	r3, #144	@ 0x90
100418f2:	05db      	lsls	r3, r3, #23
100418f4:	429a      	cmp	r2, r3
100418f6:	d111      	bne.n	1004191c <HAL_GPIO_Init+0x320>
          {
            temp &= ~(1 << position);
100418f8:	2201      	movs	r2, #1
100418fa:	697b      	ldr	r3, [r7, #20]
100418fc:	409a      	lsls	r2, r3
100418fe:	0013      	movs	r3, r2
10041900:	43db      	mvns	r3, r3
10041902:	001a      	movs	r2, r3
10041904:	693b      	ldr	r3, [r7, #16]
10041906:	4013      	ands	r3, r2
10041908:	613b      	str	r3, [r7, #16]
            temp |= (1 << position);
1004190a:	2201      	movs	r2, #1
1004190c:	697b      	ldr	r3, [r7, #20]
1004190e:	409a      	lsls	r2, r3
10041910:	0013      	movs	r3, r2
10041912:	001a      	movs	r2, r3
10041914:	693b      	ldr	r3, [r7, #16]
10041916:	4313      	orrs	r3, r2
10041918:	613b      	str	r3, [r7, #16]
1004191a:	e011      	b.n	10041940 <HAL_GPIO_Init+0x344>
          }
          else
          {
            temp &= ~((1 << position) << 16);
1004191c:	2201      	movs	r2, #1
1004191e:	697b      	ldr	r3, [r7, #20]
10041920:	409a      	lsls	r2, r3
10041922:	0013      	movs	r3, r2
10041924:	041b      	lsls	r3, r3, #16
10041926:	43db      	mvns	r3, r3
10041928:	001a      	movs	r2, r3
1004192a:	693b      	ldr	r3, [r7, #16]
1004192c:	4013      	ands	r3, r2
1004192e:	613b      	str	r3, [r7, #16]
            temp |= ((1 << position) << 16);
10041930:	2201      	movs	r2, #1
10041932:	697b      	ldr	r3, [r7, #20]
10041934:	409a      	lsls	r2, r3
10041936:	0013      	movs	r3, r2
10041938:	041b      	lsls	r3, r3, #16
1004193a:	693a      	ldr	r2, [r7, #16]
1004193c:	4313      	orrs	r3, r2
1004193e:	613b      	str	r3, [r7, #16]
          }
          SYSCFG->IO_IER= temp;
10041940:	2380      	movs	r3, #128	@ 0x80
10041942:	05db      	lsls	r3, r3, #23
10041944:	693a      	ldr	r2, [r7, #16]
10041946:	619a      	str	r2, [r3, #24]
        }
      }
    }

    position++;
10041948:	697b      	ldr	r3, [r7, #20]
1004194a:	3301      	adds	r3, #1
1004194c:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
1004194e:	683b      	ldr	r3, [r7, #0]
10041950:	681a      	ldr	r2, [r3, #0]
10041952:	697b      	ldr	r3, [r7, #20]
10041954:	40da      	lsrs	r2, r3
10041956:	1e13      	subs	r3, r2, #0
10041958:	d000      	beq.n	1004195c <HAL_GPIO_Init+0x360>
1004195a:	e657      	b.n	1004160c <HAL_GPIO_Init+0x10>
  }
}
1004195c:	46c0      	nop			@ (mov r8, r8)
1004195e:	46c0      	nop			@ (mov r8, r8)
10041960:	46bd      	mov	sp, r7
10041962:	b006      	add	sp, #24
10041964:	bd80      	pop	{r7, pc}

10041966 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
10041966:	b580      	push	{r7, lr}
10041968:	b082      	sub	sp, #8
1004196a:	af00      	add	r7, sp, #0
1004196c:	6078      	str	r0, [r7, #4]
1004196e:	0008      	movs	r0, r1
10041970:	0011      	movs	r1, r2
10041972:	1cbb      	adds	r3, r7, #2
10041974:	1c02      	adds	r2, r0, #0
10041976:	801a      	strh	r2, [r3, #0]
10041978:	1c7b      	adds	r3, r7, #1
1004197a:	1c0a      	adds	r2, r1, #0
1004197c:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
1004197e:	1c7b      	adds	r3, r7, #1
10041980:	781b      	ldrb	r3, [r3, #0]
10041982:	2b00      	cmp	r3, #0
10041984:	d004      	beq.n	10041990 <HAL_GPIO_WritePin+0x2a>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
10041986:	1cbb      	adds	r3, r7, #2
10041988:	881a      	ldrh	r2, [r3, #0]
1004198a:	687b      	ldr	r3, [r7, #4]
1004198c:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
1004198e:	e003      	b.n	10041998 <HAL_GPIO_WritePin+0x32>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
10041990:	1cbb      	adds	r3, r7, #2
10041992:	881a      	ldrh	r2, [r3, #0]
10041994:	687b      	ldr	r3, [r7, #4]
10041996:	629a      	str	r2, [r3, #40]	@ 0x28
}
10041998:	46c0      	nop			@ (mov r8, r8)
1004199a:	46bd      	mov	sp, r7
1004199c:	b002      	add	sp, #8
1004199e:	bd80      	pop	{r7, pc}

100419a0 <LL_MRSubG_SetPAMode>:
{
100419a0:	b580      	push	{r7, lr}
100419a2:	b082      	sub	sp, #8
100419a4:	af00      	add	r7, sp, #0
100419a6:	0002      	movs	r2, r0
100419a8:	1dfb      	adds	r3, r7, #7
100419aa:	701a      	strb	r2, [r3, #0]
  MODIFY_REG_FIELD(MR_SUBG_GLOB_STATIC->PA_CONFIG, MR_SUBG_GLOB_STATIC_PA_CONFIG_PA_MODE, paMode);
100419ac:	4b08      	ldr	r3, [pc, #32]	@ (100419d0 <LL_MRSubG_SetPAMode+0x30>)
100419ae:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
100419b0:	4a08      	ldr	r2, [pc, #32]	@ (100419d4 <LL_MRSubG_SetPAMode+0x34>)
100419b2:	4013      	ands	r3, r2
100419b4:	0019      	movs	r1, r3
100419b6:	1dfb      	adds	r3, r7, #7
100419b8:	781b      	ldrb	r3, [r3, #0]
100419ba:	029a      	lsls	r2, r3, #10
100419bc:	23c0      	movs	r3, #192	@ 0xc0
100419be:	011b      	lsls	r3, r3, #4
100419c0:	401a      	ands	r2, r3
100419c2:	4b03      	ldr	r3, [pc, #12]	@ (100419d0 <LL_MRSubG_SetPAMode+0x30>)
100419c4:	430a      	orrs	r2, r1
100419c6:	629a      	str	r2, [r3, #40]	@ 0x28
}
100419c8:	46c0      	nop			@ (mov r8, r8)
100419ca:	46bd      	mov	sp, r7
100419cc:	b002      	add	sp, #8
100419ce:	bd80      	pop	{r7, pc}
100419d0:	49000400 	.word	0x49000400
100419d4:	fffff3ff 	.word	0xfffff3ff

100419d8 <LL_MRSubG_SetPADriveMode>:
{
100419d8:	b580      	push	{r7, lr}
100419da:	b082      	sub	sp, #8
100419dc:	af00      	add	r7, sp, #0
100419de:	0002      	movs	r2, r0
100419e0:	1dfb      	adds	r3, r7, #7
100419e2:	701a      	strb	r2, [r3, #0]
  MODIFY_REG_FIELD(MR_SUBG_GLOB_STATIC->PA_CONFIG, MR_SUBG_GLOB_STATIC_PA_CONFIG_PA_DRV_MODE, paDrvMode);
100419e4:	4b08      	ldr	r3, [pc, #32]	@ (10041a08 <LL_MRSubG_SetPADriveMode+0x30>)
100419e6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
100419e8:	4a08      	ldr	r2, [pc, #32]	@ (10041a0c <LL_MRSubG_SetPADriveMode+0x34>)
100419ea:	4013      	ands	r3, r2
100419ec:	0019      	movs	r1, r3
100419ee:	1dfb      	adds	r3, r7, #7
100419f0:	781b      	ldrb	r3, [r3, #0]
100419f2:	021a      	lsls	r2, r3, #8
100419f4:	23c0      	movs	r3, #192	@ 0xc0
100419f6:	009b      	lsls	r3, r3, #2
100419f8:	401a      	ands	r2, r3
100419fa:	4b03      	ldr	r3, [pc, #12]	@ (10041a08 <LL_MRSubG_SetPADriveMode+0x30>)
100419fc:	430a      	orrs	r2, r1
100419fe:	629a      	str	r2, [r3, #40]	@ 0x28
}
10041a00:	46c0      	nop			@ (mov r8, r8)
10041a02:	46bd      	mov	sp, r7
10041a04:	b002      	add	sp, #8
10041a06:	bd80      	pop	{r7, pc}
10041a08:	49000400 	.word	0x49000400
10041a0c:	fffffcff 	.word	0xfffffcff

10041a10 <LL_MRSubG_SetPADegen>:
  *         which introduces a pre-distortion to linearize the power control curve.
  * @param  xNewState enable (ENABLE) to enable or disable (DISABLE) the degeneration.
  * @retval None.
  */
__STATIC_INLINE void LL_MRSubG_SetPADegen(FunctionalState xNewState)
{
10041a10:	b580      	push	{r7, lr}
10041a12:	b082      	sub	sp, #8
10041a14:	af00      	add	r7, sp, #0
10041a16:	0002      	movs	r2, r0
10041a18:	1dfb      	adds	r3, r7, #7
10041a1a:	701a      	strb	r2, [r3, #0]
  if (xNewState == ENABLE)
10041a1c:	1dfb      	adds	r3, r7, #7
10041a1e:	781b      	ldrb	r3, [r3, #0]
10041a20:	2b01      	cmp	r3, #1
10041a22:	d10a      	bne.n	10041a3a <LL_MRSubG_SetPADegen+0x2a>
  {
    SET_BIT(MR_SUBG_RADIO->PA_REG, MR_SUBG_RADIO_PA_REG_PA_DEGEN_ON);
10041a24:	2392      	movs	r3, #146	@ 0x92
10041a26:	05db      	lsls	r3, r3, #23
10041a28:	22a8      	movs	r2, #168	@ 0xa8
10041a2a:	589a      	ldr	r2, [r3, r2]
10041a2c:	2392      	movs	r3, #146	@ 0x92
10041a2e:	05db      	lsls	r3, r3, #23
10041a30:	2108      	movs	r1, #8
10041a32:	430a      	orrs	r2, r1
10041a34:	21a8      	movs	r1, #168	@ 0xa8
10041a36:	505a      	str	r2, [r3, r1]
  }
  else
  {
    CLEAR_BIT(MR_SUBG_RADIO->PA_REG, MR_SUBG_RADIO_PA_REG_PA_DEGEN_ON);
  }
}
10041a38:	e009      	b.n	10041a4e <LL_MRSubG_SetPADegen+0x3e>
    CLEAR_BIT(MR_SUBG_RADIO->PA_REG, MR_SUBG_RADIO_PA_REG_PA_DEGEN_ON);
10041a3a:	2392      	movs	r3, #146	@ 0x92
10041a3c:	05db      	lsls	r3, r3, #23
10041a3e:	22a8      	movs	r2, #168	@ 0xa8
10041a40:	589a      	ldr	r2, [r3, r2]
10041a42:	2392      	movs	r3, #146	@ 0x92
10041a44:	05db      	lsls	r3, r3, #23
10041a46:	2108      	movs	r1, #8
10041a48:	438a      	bics	r2, r1
10041a4a:	21a8      	movs	r1, #168	@ 0xa8
10041a4c:	505a      	str	r2, [r3, r1]
}
10041a4e:	46c0      	nop			@ (mov r8, r8)
10041a50:	46bd      	mov	sp, r7
10041a52:	b002      	add	sp, #8
10041a54:	bd80      	pop	{r7, pc}
	...

10041a58 <LL_MRSubG_SetPreambleLength>:
  * @brief  Set the PREAMBLE field Length.
  * @param  cPreambleLength length of PREAMBLE field in pairs of bits (0 to 2046 bits).
  * @retval None.
  */
__STATIC_INLINE void LL_MRSubG_SetPreambleLength(uint16_t cPreambleLength)
{
10041a58:	b580      	push	{r7, lr}
10041a5a:	b082      	sub	sp, #8
10041a5c:	af00      	add	r7, sp, #0
10041a5e:	0002      	movs	r2, r0
10041a60:	1dbb      	adds	r3, r7, #6
10041a62:	801a      	strh	r2, [r3, #0]
  MODIFY_REG_FIELD(MR_SUBG_GLOB_STATIC->PCKT_CONFIG, MR_SUBG_GLOB_STATIC_PCKT_CONFIG_PREAMBLE_LENGTH, cPreambleLength);
10041a64:	4b08      	ldr	r3, [pc, #32]	@ (10041a88 <LL_MRSubG_SetPreambleLength+0x30>)
10041a66:	681b      	ldr	r3, [r3, #0]
10041a68:	4a08      	ldr	r2, [pc, #32]	@ (10041a8c <LL_MRSubG_SetPreambleLength+0x34>)
10041a6a:	4013      	ands	r3, r2
10041a6c:	0019      	movs	r1, r3
10041a6e:	1dbb      	adds	r3, r7, #6
10041a70:	881b      	ldrh	r3, [r3, #0]
10041a72:	031b      	lsls	r3, r3, #12
10041a74:	4a06      	ldr	r2, [pc, #24]	@ (10041a90 <LL_MRSubG_SetPreambleLength+0x38>)
10041a76:	401a      	ands	r2, r3
10041a78:	4b03      	ldr	r3, [pc, #12]	@ (10041a88 <LL_MRSubG_SetPreambleLength+0x30>)
10041a7a:	430a      	orrs	r2, r1
10041a7c:	601a      	str	r2, [r3, #0]
}
10041a7e:	46c0      	nop			@ (mov r8, r8)
10041a80:	46bd      	mov	sp, r7
10041a82:	b002      	add	sp, #8
10041a84:	bd80      	pop	{r7, pc}
10041a86:	46c0      	nop			@ (mov r8, r8)
10041a88:	49000400 	.word	0x49000400
10041a8c:	ffc00fff 	.word	0xffc00fff
10041a90:	003ff000 	.word	0x003ff000

10041a94 <LL_MRSubG_SetPreambleSeq>:
  * @brief  Set the PREAMBLE pattern to be applied.
  * @param  cPreambleSeq the pattern to apply
  * @retval None.
  */
__STATIC_INLINE void LL_MRSubG_SetPreambleSeq(MRSubG_PreambleSeq cPreambleSeq)
{
10041a94:	b580      	push	{r7, lr}
10041a96:	b082      	sub	sp, #8
10041a98:	af00      	add	r7, sp, #0
10041a9a:	0002      	movs	r2, r0
10041a9c:	1dfb      	adds	r3, r7, #7
10041a9e:	701a      	strb	r2, [r3, #0]
  MODIFY_REG_FIELD(
10041aa0:	4b08      	ldr	r3, [pc, #32]	@ (10041ac4 <LL_MRSubG_SetPreambleSeq+0x30>)
10041aa2:	681b      	ldr	r3, [r3, #0]
10041aa4:	4a08      	ldr	r2, [pc, #32]	@ (10041ac8 <LL_MRSubG_SetPreambleSeq+0x34>)
10041aa6:	4013      	ands	r3, r2
10041aa8:	0019      	movs	r1, r3
10041aaa:	1dfb      	adds	r3, r7, #7
10041aac:	781b      	ldrb	r3, [r3, #0]
10041aae:	059a      	lsls	r2, r3, #22
10041ab0:	23c0      	movs	r3, #192	@ 0xc0
10041ab2:	041b      	lsls	r3, r3, #16
10041ab4:	401a      	ands	r2, r3
10041ab6:	4b03      	ldr	r3, [pc, #12]	@ (10041ac4 <LL_MRSubG_SetPreambleSeq+0x30>)
10041ab8:	430a      	orrs	r2, r1
10041aba:	601a      	str	r2, [r3, #0]
    MR_SUBG_GLOB_STATIC->PCKT_CONFIG,
    MR_SUBG_GLOB_STATIC_PCKT_CONFIG_PREAMBLE_SEQ,
    (uint8_t)cPreambleSeq
  );
}
10041abc:	46c0      	nop			@ (mov r8, r8)
10041abe:	46bd      	mov	sp, r7
10041ac0:	b002      	add	sp, #8
10041ac2:	bd80      	pop	{r7, pc}
10041ac4:	49000400 	.word	0x49000400
10041ac8:	ff3fffff 	.word	0xff3fffff

10041acc <LL_MRSubG_SetPostambleLength>:
  * @brief  Set the POSTAMBLE field Length.
  * @param  cPostambleLength length of POSTAMBLE field in pairs of bits (0 to 126 bits).
  * @retval None.
  */
__STATIC_INLINE void LL_MRSubG_SetPostambleLength(uint16_t cPostambleLength)
{
10041acc:	b580      	push	{r7, lr}
10041ace:	b082      	sub	sp, #8
10041ad0:	af00      	add	r7, sp, #0
10041ad2:	0002      	movs	r2, r0
10041ad4:	1dbb      	adds	r3, r7, #6
10041ad6:	801a      	strh	r2, [r3, #0]
  MODIFY_REG_FIELD(
10041ad8:	4b08      	ldr	r3, [pc, #32]	@ (10041afc <LL_MRSubG_SetPostambleLength+0x30>)
10041ada:	681b      	ldr	r3, [r3, #0]
10041adc:	4a08      	ldr	r2, [pc, #32]	@ (10041b00 <LL_MRSubG_SetPostambleLength+0x34>)
10041ade:	4013      	ands	r3, r2
10041ae0:	0019      	movs	r1, r3
10041ae2:	1dbb      	adds	r3, r7, #6
10041ae4:	881b      	ldrh	r3, [r3, #0]
10041ae6:	061a      	lsls	r2, r3, #24
10041ae8:	23fc      	movs	r3, #252	@ 0xfc
10041aea:	059b      	lsls	r3, r3, #22
10041aec:	401a      	ands	r2, r3
10041aee:	4b03      	ldr	r3, [pc, #12]	@ (10041afc <LL_MRSubG_SetPostambleLength+0x30>)
10041af0:	430a      	orrs	r2, r1
10041af2:	601a      	str	r2, [r3, #0]
    MR_SUBG_GLOB_STATIC->PCKT_CONFIG,
    MR_SUBG_GLOB_STATIC_PCKT_CONFIG_POSTAMBLE_LENGTH,
    cPostambleLength
  );
}
10041af4:	46c0      	nop			@ (mov r8, r8)
10041af6:	46bd      	mov	sp, r7
10041af8:	b002      	add	sp, #8
10041afa:	bd80      	pop	{r7, pc}
10041afc:	49000400 	.word	0x49000400
10041b00:	c0ffffff 	.word	0xc0ffffff

10041b04 <LL_MRSubG_SetPostamblSeq>:
  * @brief  Set the POSTAMBLE pattern to be applied.
  * @param  cPostambleSeq the pattern to apply
  * @retval None.
  */
__STATIC_INLINE void LL_MRSubG_SetPostamblSeq(MRSubG_PostambleSeq cPostambleSeq)
{
10041b04:	b580      	push	{r7, lr}
10041b06:	b082      	sub	sp, #8
10041b08:	af00      	add	r7, sp, #0
10041b0a:	0002      	movs	r2, r0
10041b0c:	1dfb      	adds	r3, r7, #7
10041b0e:	701a      	strb	r2, [r3, #0]
  MODIFY_REG_FIELD(MR_SUBG_GLOB_STATIC->PCKT_CONFIG, MR_SUBG_GLOB_STATIC_PCKT_CONFIG_POSTAMBLE_SEQ,
10041b10:	4b06      	ldr	r3, [pc, #24]	@ (10041b2c <LL_MRSubG_SetPostamblSeq+0x28>)
10041b12:	681b      	ldr	r3, [r3, #0]
10041b14:	009b      	lsls	r3, r3, #2
10041b16:	0899      	lsrs	r1, r3, #2
10041b18:	1dfb      	adds	r3, r7, #7
10041b1a:	781b      	ldrb	r3, [r3, #0]
10041b1c:	079a      	lsls	r2, r3, #30
10041b1e:	4b03      	ldr	r3, [pc, #12]	@ (10041b2c <LL_MRSubG_SetPostamblSeq+0x28>)
10041b20:	430a      	orrs	r2, r1
10041b22:	601a      	str	r2, [r3, #0]
                   (uint8_t)cPostambleSeq);
}
10041b24:	46c0      	nop			@ (mov r8, r8)
10041b26:	46bd      	mov	sp, r7
10041b28:	b002      	add	sp, #8
10041b2a:	bd80      	pop	{r7, pc}
10041b2c:	49000400 	.word	0x49000400

10041b30 <LL_MRSubG_SetSyncPresent>:
  * @brief  Set the SYNC_PRESENT bit.
  * @param  cSyncPresent the enable/disable value for the bit
  * @retval None.
  */
__STATIC_INLINE void LL_MRSubG_SetSyncPresent(FunctionalState cSyncPresent)
{
10041b30:	b580      	push	{r7, lr}
10041b32:	b082      	sub	sp, #8
10041b34:	af00      	add	r7, sp, #0
10041b36:	0002      	movs	r2, r0
10041b38:	1dfb      	adds	r3, r7, #7
10041b3a:	701a      	strb	r2, [r3, #0]
  MODIFY_REG_FIELD(MR_SUBG_GLOB_STATIC->PCKT_CONFIG, MR_SUBG_GLOB_STATIC_PCKT_CONFIG_SYNC_PRESENT, cSyncPresent);
10041b3c:	4b08      	ldr	r3, [pc, #32]	@ (10041b60 <LL_MRSubG_SetSyncPresent+0x30>)
10041b3e:	681b      	ldr	r3, [r3, #0]
10041b40:	4a08      	ldr	r2, [pc, #32]	@ (10041b64 <LL_MRSubG_SetSyncPresent+0x34>)
10041b42:	4013      	ands	r3, r2
10041b44:	0019      	movs	r1, r3
10041b46:	1dfb      	adds	r3, r7, #7
10041b48:	781b      	ldrb	r3, [r3, #0]
10041b4a:	025a      	lsls	r2, r3, #9
10041b4c:	2380      	movs	r3, #128	@ 0x80
10041b4e:	009b      	lsls	r3, r3, #2
10041b50:	401a      	ands	r2, r3
10041b52:	4b03      	ldr	r3, [pc, #12]	@ (10041b60 <LL_MRSubG_SetSyncPresent+0x30>)
10041b54:	430a      	orrs	r2, r1
10041b56:	601a      	str	r2, [r3, #0]
}
10041b58:	46c0      	nop			@ (mov r8, r8)
10041b5a:	46bd      	mov	sp, r7
10041b5c:	b002      	add	sp, #8
10041b5e:	bd80      	pop	{r7, pc}
10041b60:	49000400 	.word	0x49000400
10041b64:	fffffdff 	.word	0xfffffdff

10041b68 <LL_MRSubG_SetSecondarySync>:
         In RX mode: it enables the detection of SEC_SYNC in parallel of SYNC word.
  * @param  cSecondarySync the enable/disable value for the bit
  * @retval None.
  */
__STATIC_INLINE void LL_MRSubG_SetSecondarySync(FunctionalState cSecondarySync)
{
10041b68:	b580      	push	{r7, lr}
10041b6a:	b082      	sub	sp, #8
10041b6c:	af00      	add	r7, sp, #0
10041b6e:	0002      	movs	r2, r0
10041b70:	1dfb      	adds	r3, r7, #7
10041b72:	701a      	strb	r2, [r3, #0]
  MODIFY_REG_FIELD(
10041b74:	4b08      	ldr	r3, [pc, #32]	@ (10041b98 <LL_MRSubG_SetSecondarySync+0x30>)
10041b76:	681b      	ldr	r3, [r3, #0]
10041b78:	2208      	movs	r2, #8
10041b7a:	4393      	bics	r3, r2
10041b7c:	0019      	movs	r1, r3
10041b7e:	1dfb      	adds	r3, r7, #7
10041b80:	781b      	ldrb	r3, [r3, #0]
10041b82:	00db      	lsls	r3, r3, #3
10041b84:	2208      	movs	r2, #8
10041b86:	401a      	ands	r2, r3
10041b88:	4b03      	ldr	r3, [pc, #12]	@ (10041b98 <LL_MRSubG_SetSecondarySync+0x30>)
10041b8a:	430a      	orrs	r2, r1
10041b8c:	601a      	str	r2, [r3, #0]
    MR_SUBG_GLOB_STATIC->PCKT_CONFIG,
    MR_SUBG_GLOB_STATIC_PCKT_CONFIG_SECONDARY_SYNC_SEL,
    cSecondarySync
  );
}
10041b8e:	46c0      	nop			@ (mov r8, r8)
10041b90:	46bd      	mov	sp, r7
10041b92:	b002      	add	sp, #8
10041b94:	bd80      	pop	{r7, pc}
10041b96:	46c0      	nop			@ (mov r8, r8)
10041b98:	49000400 	.word	0x49000400

10041b9c <LL_MRSubG_SetSyncLength>:
  * @brief  Set the SYNC field Length.
  * @param  cSyncLength length of SYNC field in bits.
  * @retval None.
  */
__STATIC_INLINE void LL_MRSubG_SetSyncLength(uint8_t cSyncLength)
{
10041b9c:	b580      	push	{r7, lr}
10041b9e:	b082      	sub	sp, #8
10041ba0:	af00      	add	r7, sp, #0
10041ba2:	0002      	movs	r2, r0
10041ba4:	1dfb      	adds	r3, r7, #7
10041ba6:	701a      	strb	r2, [r3, #0]
  MODIFY_REG_FIELD(MR_SUBG_GLOB_STATIC->PCKT_CONFIG, MR_SUBG_GLOB_STATIC_PCKT_CONFIG_SYNC_LEN, cSyncLength);
10041ba8:	4b08      	ldr	r3, [pc, #32]	@ (10041bcc <LL_MRSubG_SetSyncLength+0x30>)
10041baa:	681b      	ldr	r3, [r3, #0]
10041bac:	4a08      	ldr	r2, [pc, #32]	@ (10041bd0 <LL_MRSubG_SetSyncLength+0x34>)
10041bae:	4013      	ands	r3, r2
10041bb0:	0019      	movs	r1, r3
10041bb2:	1dfb      	adds	r3, r7, #7
10041bb4:	781b      	ldrb	r3, [r3, #0]
10041bb6:	011a      	lsls	r2, r3, #4
10041bb8:	23f8      	movs	r3, #248	@ 0xf8
10041bba:	005b      	lsls	r3, r3, #1
10041bbc:	401a      	ands	r2, r3
10041bbe:	4b03      	ldr	r3, [pc, #12]	@ (10041bcc <LL_MRSubG_SetSyncLength+0x30>)
10041bc0:	430a      	orrs	r2, r1
10041bc2:	601a      	str	r2, [r3, #0]
}
10041bc4:	46c0      	nop			@ (mov r8, r8)
10041bc6:	46bd      	mov	sp, r7
10041bc8:	b002      	add	sp, #8
10041bca:	bd80      	pop	{r7, pc}
10041bcc:	49000400 	.word	0x49000400
10041bd0:	fffffe0f 	.word	0xfffffe0f

10041bd4 <LL_MRSubG_SetSyncWord>:
  * @brief  Set the SYNC word.
  * @param  lSyncWord SYNC word given as a 32 bits aligned word.
  * @retval None.
  */
__STATIC_INLINE void LL_MRSubG_SetSyncWord(uint32_t lSyncWord)
{
10041bd4:	b580      	push	{r7, lr}
10041bd6:	b082      	sub	sp, #8
10041bd8:	af00      	add	r7, sp, #0
10041bda:	6078      	str	r0, [r7, #4]
  WRITE_REG(MR_SUBG_GLOB_STATIC->SYNC, lSyncWord);
10041bdc:	4b03      	ldr	r3, [pc, #12]	@ (10041bec <LL_MRSubG_SetSyncWord+0x18>)
10041bde:	687a      	ldr	r2, [r7, #4]
10041be0:	605a      	str	r2, [r3, #4]
}
10041be2:	46c0      	nop			@ (mov r8, r8)
10041be4:	46bd      	mov	sp, r7
10041be6:	b002      	add	sp, #8
10041be8:	bd80      	pop	{r7, pc}
10041bea:	46c0      	nop			@ (mov r8, r8)
10041bec:	49000400 	.word	0x49000400

10041bf0 <LL_MRSubG_PacketHandlerWhitening>:
  * @param  xNewState new state for WHITENING mode.
  *         This parameter can be S_ENABLE or S_DISABLE.
  * @retval None.
  */
__STATIC_INLINE void LL_MRSubG_PacketHandlerWhitening(FunctionalState xNewState)
{
10041bf0:	b580      	push	{r7, lr}
10041bf2:	b082      	sub	sp, #8
10041bf4:	af00      	add	r7, sp, #0
10041bf6:	0002      	movs	r2, r0
10041bf8:	1dfb      	adds	r3, r7, #7
10041bfa:	701a      	strb	r2, [r3, #0]
  if (xNewState == ENABLE)
10041bfc:	1dfb      	adds	r3, r7, #7
10041bfe:	781b      	ldrb	r3, [r3, #0]
10041c00:	2b01      	cmp	r3, #1
10041c02:	d107      	bne.n	10041c14 <LL_MRSubG_PacketHandlerWhitening+0x24>
  {
    SET_BIT(MR_SUBG_GLOB_STATIC->PCKT_CTRL, MR_SUBG_GLOB_STATIC_PCKT_CTRL_WHIT_EN);
10041c04:	4b08      	ldr	r3, [pc, #32]	@ (10041c28 <LL_MRSubG_PacketHandlerWhitening+0x38>)
10041c06:	691a      	ldr	r2, [r3, #16]
10041c08:	4b07      	ldr	r3, [pc, #28]	@ (10041c28 <LL_MRSubG_PacketHandlerWhitening+0x38>)
10041c0a:	2180      	movs	r1, #128	@ 0x80
10041c0c:	0109      	lsls	r1, r1, #4
10041c0e:	430a      	orrs	r2, r1
10041c10:	611a      	str	r2, [r3, #16]
  }
  else
    CLEAR_BIT(MR_SUBG_GLOB_STATIC->PCKT_CTRL, MR_SUBG_GLOB_STATIC_PCKT_CTRL_WHIT_EN);
}
10041c12:	e005      	b.n	10041c20 <LL_MRSubG_PacketHandlerWhitening+0x30>
    CLEAR_BIT(MR_SUBG_GLOB_STATIC->PCKT_CTRL, MR_SUBG_GLOB_STATIC_PCKT_CTRL_WHIT_EN);
10041c14:	4b04      	ldr	r3, [pc, #16]	@ (10041c28 <LL_MRSubG_PacketHandlerWhitening+0x38>)
10041c16:	691a      	ldr	r2, [r3, #16]
10041c18:	4b03      	ldr	r3, [pc, #12]	@ (10041c28 <LL_MRSubG_PacketHandlerWhitening+0x38>)
10041c1a:	4904      	ldr	r1, [pc, #16]	@ (10041c2c <LL_MRSubG_PacketHandlerWhitening+0x3c>)
10041c1c:	400a      	ands	r2, r1
10041c1e:	611a      	str	r2, [r3, #16]
}
10041c20:	46c0      	nop			@ (mov r8, r8)
10041c22:	46bd      	mov	sp, r7
10041c24:	b002      	add	sp, #8
10041c26:	bd80      	pop	{r7, pc}
10041c28:	49000400 	.word	0x49000400
10041c2c:	fffff7ff 	.word	0xfffff7ff

10041c30 <LL_MRSubG_PacketHandlerSetWhiteningInit>:
  * @param  whit_init Whitening initialization value.
  *         In 802.15.4 standard, this initialization seed must be programmed to 0x1FF.
  * @retval None.
  */
__STATIC_INLINE void LL_MRSubG_PacketHandlerSetWhiteningInit(uint16_t whit_init)
{
10041c30:	b580      	push	{r7, lr}
10041c32:	b082      	sub	sp, #8
10041c34:	af00      	add	r7, sp, #0
10041c36:	0002      	movs	r2, r0
10041c38:	1dbb      	adds	r3, r7, #6
10041c3a:	801a      	strh	r2, [r3, #0]
  MODIFY_REG_FIELD(MR_SUBG_GLOB_STATIC->PCKT_CTRL, MR_SUBG_GLOB_STATIC_PCKT_CTRL_WHIT_INIT, whit_init);
10041c3c:	4b08      	ldr	r3, [pc, #32]	@ (10041c60 <LL_MRSubG_PacketHandlerSetWhiteningInit+0x30>)
10041c3e:	691b      	ldr	r3, [r3, #16]
10041c40:	4a08      	ldr	r2, [pc, #32]	@ (10041c64 <LL_MRSubG_PacketHandlerSetWhiteningInit+0x34>)
10041c42:	4013      	ands	r3, r2
10041c44:	0019      	movs	r1, r3
10041c46:	1dbb      	adds	r3, r7, #6
10041c48:	881b      	ldrh	r3, [r3, #0]
10041c4a:	031b      	lsls	r3, r3, #12
10041c4c:	4a06      	ldr	r2, [pc, #24]	@ (10041c68 <LL_MRSubG_PacketHandlerSetWhiteningInit+0x38>)
10041c4e:	401a      	ands	r2, r3
10041c50:	4b03      	ldr	r3, [pc, #12]	@ (10041c60 <LL_MRSubG_PacketHandlerSetWhiteningInit+0x30>)
10041c52:	430a      	orrs	r2, r1
10041c54:	611a      	str	r2, [r3, #16]
}
10041c56:	46c0      	nop			@ (mov r8, r8)
10041c58:	46bd      	mov	sp, r7
10041c5a:	b002      	add	sp, #8
10041c5c:	bd80      	pop	{r7, pc}
10041c5e:	46c0      	nop			@ (mov r8, r8)
10041c60:	49000400 	.word	0x49000400
10041c64:	ffe00fff 	.word	0xffe00fff
10041c68:	001ff000 	.word	0x001ff000

10041c6c <LL_MRSubG_PacketHandlerCoding>:
  * @brief  Set the type of coding and decoding for the packets.
  * @param  cCoding coding/decoding selection.
  * @retval None.
  */
__STATIC_INLINE void LL_MRSubG_PacketHandlerCoding(MRSubG_PcktCoding cCoding)
{
10041c6c:	b580      	push	{r7, lr}
10041c6e:	b082      	sub	sp, #8
10041c70:	af00      	add	r7, sp, #0
10041c72:	0002      	movs	r2, r0
10041c74:	1dfb      	adds	r3, r7, #7
10041c76:	701a      	strb	r2, [r3, #0]
  MODIFY_REG_FIELD(MR_SUBG_GLOB_STATIC->PCKT_CTRL, MR_SUBG_GLOB_STATIC_PCKT_CTRL_CODING_SEL, cCoding);
10041c78:	4b08      	ldr	r3, [pc, #32]	@ (10041c9c <LL_MRSubG_PacketHandlerCoding+0x30>)
10041c7a:	691b      	ldr	r3, [r3, #16]
10041c7c:	4a08      	ldr	r2, [pc, #32]	@ (10041ca0 <LL_MRSubG_PacketHandlerCoding+0x34>)
10041c7e:	4013      	ands	r3, r2
10041c80:	0019      	movs	r1, r3
10041c82:	1dfb      	adds	r3, r7, #7
10041c84:	781b      	ldrb	r3, [r3, #0]
10041c86:	055a      	lsls	r2, r3, #21
10041c88:	23c0      	movs	r3, #192	@ 0xc0
10041c8a:	03db      	lsls	r3, r3, #15
10041c8c:	401a      	ands	r2, r3
10041c8e:	4b03      	ldr	r3, [pc, #12]	@ (10041c9c <LL_MRSubG_PacketHandlerCoding+0x30>)
10041c90:	430a      	orrs	r2, r1
10041c92:	611a      	str	r2, [r3, #16]
}
10041c94:	46c0      	nop			@ (mov r8, r8)
10041c96:	46bd      	mov	sp, r7
10041c98:	b002      	add	sp, #8
10041c9a:	bd80      	pop	{r7, pc}
10041c9c:	49000400 	.word	0x49000400
10041ca0:	ff9fffff 	.word	0xff9fffff

10041ca4 <LL_MRSubG_PacketHandlerSetCrcMode>:
  * @brief  Set the CRC mode.
  * @param  xPktCrcMode This parameter can be one among the @ref MRSubG_PcktCrcMode .
  * @retval None.
  */
__STATIC_INLINE void LL_MRSubG_PacketHandlerSetCrcMode(MRSubG_PcktCrcMode xPktCrcMode)
{
10041ca4:	b580      	push	{r7, lr}
10041ca6:	b082      	sub	sp, #8
10041ca8:	af00      	add	r7, sp, #0
10041caa:	0002      	movs	r2, r0
10041cac:	1dfb      	adds	r3, r7, #7
10041cae:	701a      	strb	r2, [r3, #0]
  MODIFY_REG_FIELD(MR_SUBG_GLOB_STATIC->PCKT_CONFIG, MR_SUBG_GLOB_STATIC_PCKT_CONFIG_CRC_MODE, xPktCrcMode);
10041cb0:	4b07      	ldr	r3, [pc, #28]	@ (10041cd0 <LL_MRSubG_PacketHandlerSetCrcMode+0x2c>)
10041cb2:	681b      	ldr	r3, [r3, #0]
10041cb4:	2207      	movs	r2, #7
10041cb6:	4393      	bics	r3, r2
10041cb8:	0019      	movs	r1, r3
10041cba:	1dfb      	adds	r3, r7, #7
10041cbc:	781b      	ldrb	r3, [r3, #0]
10041cbe:	2207      	movs	r2, #7
10041cc0:	401a      	ands	r2, r3
10041cc2:	4b03      	ldr	r3, [pc, #12]	@ (10041cd0 <LL_MRSubG_PacketHandlerSetCrcMode+0x2c>)
10041cc4:	430a      	orrs	r2, r1
10041cc6:	601a      	str	r2, [r3, #0]
}
10041cc8:	46c0      	nop			@ (mov r8, r8)
10041cca:	46bd      	mov	sp, r7
10041ccc:	b002      	add	sp, #8
10041cce:	bd80      	pop	{r7, pc}
10041cd0:	49000400 	.word	0x49000400

10041cd4 <LL_MRSUBG_SetPacketLength>:
  * @brief  Set the PCKTLEN field of the PCKTLEN_CONFIG register.
  * @param  nPacketLen payload length in bytes.
  * @retval None.
  */
__STATIC_INLINE void LL_MRSUBG_SetPacketLength(uint16_t nPacketLen)
{
10041cd4:	b580      	push	{r7, lr}
10041cd6:	b082      	sub	sp, #8
10041cd8:	af00      	add	r7, sp, #0
10041cda:	0002      	movs	r2, r0
10041cdc:	1dbb      	adds	r3, r7, #6
10041cde:	801a      	strh	r2, [r3, #0]
  MODIFY_REG_FIELD(MR_SUBG_GLOB_DYNAMIC->PCKTLEN_CONFIG, MR_SUBG_GLOB_DYNAMIC_PCKTLEN_CONFIG_PCKTLEN, nPacketLen);
10041ce0:	4b06      	ldr	r3, [pc, #24]	@ (10041cfc <LL_MRSUBG_SetPacketLength+0x28>)
10041ce2:	681b      	ldr	r3, [r3, #0]
10041ce4:	0c1b      	lsrs	r3, r3, #16
10041ce6:	0419      	lsls	r1, r3, #16
10041ce8:	1dbb      	adds	r3, r7, #6
10041cea:	881a      	ldrh	r2, [r3, #0]
10041cec:	4b03      	ldr	r3, [pc, #12]	@ (10041cfc <LL_MRSUBG_SetPacketLength+0x28>)
10041cee:	430a      	orrs	r2, r1
10041cf0:	601a      	str	r2, [r3, #0]
}
10041cf2:	46c0      	nop			@ (mov r8, r8)
10041cf4:	46bd      	mov	sp, r7
10041cf6:	b002      	add	sp, #8
10041cf8:	bd80      	pop	{r7, pc}
10041cfa:	46c0      	nop			@ (mov r8, r8)
10041cfc:	49000500 	.word	0x49000500

10041d00 <LL_MRSUBG_SetFixedVariableLength>:
  *    0: FIXED length mode (no LENGTH field added in the frame in TX and no decode in RX)
  *    1: VARIABLE length mode (LENGTH field put in the frame in TX and decoded in RX)
  * @retval None.
  */
__STATIC_INLINE void LL_MRSUBG_SetFixedVariableLength(MRSubG_LengthMode lenType)
{
10041d00:	b580      	push	{r7, lr}
10041d02:	b082      	sub	sp, #8
10041d04:	af00      	add	r7, sp, #0
10041d06:	0002      	movs	r2, r0
10041d08:	1dfb      	adds	r3, r7, #7
10041d0a:	701a      	strb	r2, [r3, #0]
  MODIFY_REG_FIELD(MR_SUBG_GLOB_STATIC->PCKT_CONFIG, MR_SUBG_GLOB_STATIC_PCKT_CONFIG_FIX_VAR_LEN, lenType);
10041d0c:	4b08      	ldr	r3, [pc, #32]	@ (10041d30 <LL_MRSUBG_SetFixedVariableLength+0x30>)
10041d0e:	681b      	ldr	r3, [r3, #0]
10041d10:	4a08      	ldr	r2, [pc, #32]	@ (10041d34 <LL_MRSUBG_SetFixedVariableLength+0x34>)
10041d12:	4013      	ands	r3, r2
10041d14:	0019      	movs	r1, r3
10041d16:	1dfb      	adds	r3, r7, #7
10041d18:	781b      	ldrb	r3, [r3, #0]
10041d1a:	02da      	lsls	r2, r3, #11
10041d1c:	2380      	movs	r3, #128	@ 0x80
10041d1e:	011b      	lsls	r3, r3, #4
10041d20:	401a      	ands	r2, r3
10041d22:	4b03      	ldr	r3, [pc, #12]	@ (10041d30 <LL_MRSUBG_SetFixedVariableLength+0x30>)
10041d24:	430a      	orrs	r2, r1
10041d26:	601a      	str	r2, [r3, #0]
}
10041d28:	46c0      	nop			@ (mov r8, r8)
10041d2a:	46bd      	mov	sp, r7
10041d2c:	b002      	add	sp, #8
10041d2e:	bd80      	pop	{r7, pc}
10041d30:	49000400 	.word	0x49000400
10041d34:	fffff7ff 	.word	0xfffff7ff

10041d38 <LL_MRSubG_SetLenWidth>:
  * @brief  Indicates if the LENGTH field is defined on 1 byte or 2 bytes.
  * @param  lenWidth the length field to set.
  * @retval None.
  */
__STATIC_INLINE void LL_MRSubG_SetLenWidth(MRSubG_LenWidthhMode lenWidth)
{
10041d38:	b580      	push	{r7, lr}
10041d3a:	b082      	sub	sp, #8
10041d3c:	af00      	add	r7, sp, #0
10041d3e:	0002      	movs	r2, r0
10041d40:	1dfb      	adds	r3, r7, #7
10041d42:	701a      	strb	r2, [r3, #0]
  MODIFY_REG_FIELD(MR_SUBG_GLOB_STATIC->PCKT_CONFIG, MR_SUBG_GLOB_STATIC_PCKT_CONFIG_LEN_WIDTH, lenWidth);
10041d44:	4b08      	ldr	r3, [pc, #32]	@ (10041d68 <LL_MRSubG_SetLenWidth+0x30>)
10041d46:	681b      	ldr	r3, [r3, #0]
10041d48:	4a08      	ldr	r2, [pc, #32]	@ (10041d6c <LL_MRSubG_SetLenWidth+0x34>)
10041d4a:	4013      	ands	r3, r2
10041d4c:	0019      	movs	r1, r3
10041d4e:	1dfb      	adds	r3, r7, #7
10041d50:	781b      	ldrb	r3, [r3, #0]
10041d52:	029a      	lsls	r2, r3, #10
10041d54:	2380      	movs	r3, #128	@ 0x80
10041d56:	00db      	lsls	r3, r3, #3
10041d58:	401a      	ands	r2, r3
10041d5a:	4b03      	ldr	r3, [pc, #12]	@ (10041d68 <LL_MRSubG_SetLenWidth+0x30>)
10041d5c:	430a      	orrs	r2, r1
10041d5e:	601a      	str	r2, [r3, #0]
}
10041d60:	46c0      	nop			@ (mov r8, r8)
10041d62:	46bd      	mov	sp, r7
10041d64:	b002      	add	sp, #8
10041d66:	bd80      	pop	{r7, pc}
10041d68:	49000400 	.word	0x49000400
10041d6c:	fffffbff 	.word	0xfffffbff

10041d70 <MRSubG_ComputeSynthWord>:
  * @param  synth_frac pointer to the fract part of the synth word
  * @param  band pointer to the high/low band selector
  * @retval None.
  */
static void MRSubG_ComputeSynthWord(uint32_t frequency, uint8_t *synth_int, uint32_t *synth_frac, uint8_t *band)
{
10041d70:	b5f0      	push	{r4, r5, r6, r7, lr}
10041d72:	b08b      	sub	sp, #44	@ 0x2c
10041d74:	af00      	add	r7, sp, #0
10041d76:	6278      	str	r0, [r7, #36]	@ 0x24
10041d78:	6239      	str	r1, [r7, #32]
10041d7a:	61fa      	str	r2, [r7, #28]
10041d7c:	61bb      	str	r3, [r7, #24]
  if (IS_FREQUENCY_BAND_HIGH(frequency))
10041d7e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
10041d80:	4a25      	ldr	r2, [pc, #148]	@ (10041e18 <MRSubG_ComputeSynthWord+0xa8>)
10041d82:	4293      	cmp	r3, r2
10041d84:	d907      	bls.n	10041d96 <MRSubG_ComputeSynthWord+0x26>
10041d86:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
10041d88:	4a24      	ldr	r2, [pc, #144]	@ (10041e1c <MRSubG_ComputeSynthWord+0xac>)
10041d8a:	4293      	cmp	r3, r2
10041d8c:	d803      	bhi.n	10041d96 <MRSubG_ComputeSynthWord+0x26>
  {
    *band = HIGH_BAND_FACTOR;
10041d8e:	69bb      	ldr	r3, [r7, #24]
10041d90:	2204      	movs	r2, #4
10041d92:	701a      	strb	r2, [r3, #0]
10041d94:	e002      	b.n	10041d9c <MRSubG_ComputeSynthWord+0x2c>
    *band = LOW_LOW_BAND_FACTOR;
  }
#endif /* STM32WL3RX */
  else
  {
    *band = LOW_BAND_FACTOR;
10041d96:	69bb      	ldr	r3, [r7, #24]
10041d98:	2208      	movs	r2, #8
10041d9a:	701a      	strb	r2, [r3, #0]
  }

  *synth_int = (uint32_t)(*band * frequency / LL_GetXTALFreq());
10041d9c:	69bb      	ldr	r3, [r7, #24]
10041d9e:	781b      	ldrb	r3, [r3, #0]
10041da0:	001a      	movs	r2, r3
10041da2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
10041da4:	4353      	muls	r3, r2
10041da6:	001e      	movs	r6, r3
10041da8:	f002 fad6 	bl	10044358 <LL_GetXTALFreq>
10041dac:	0003      	movs	r3, r0
10041dae:	0019      	movs	r1, r3
10041db0:	0030      	movs	r0, r6
10041db2:	f7fe f98f 	bl	100400d4 <__udivsi3>
10041db6:	0003      	movs	r3, r0
10041db8:	b2da      	uxtb	r2, r3
10041dba:	6a3b      	ldr	r3, [r7, #32]
10041dbc:	701a      	strb	r2, [r3, #0]

  *synth_frac = (uint32_t)(((*band * (uint64_t)frequency * (1 << 20)) / LL_GetXTALFreq()) - (*synth_int * (1 << 20)));
10041dbe:	69bb      	ldr	r3, [r7, #24]
10041dc0:	781b      	ldrb	r3, [r3, #0]
10041dc2:	613b      	str	r3, [r7, #16]
10041dc4:	2300      	movs	r3, #0
10041dc6:	617b      	str	r3, [r7, #20]
10041dc8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
10041dca:	60bb      	str	r3, [r7, #8]
10041dcc:	2300      	movs	r3, #0
10041dce:	60fb      	str	r3, [r7, #12]
10041dd0:	68ba      	ldr	r2, [r7, #8]
10041dd2:	68fb      	ldr	r3, [r7, #12]
10041dd4:	6938      	ldr	r0, [r7, #16]
10041dd6:	6979      	ldr	r1, [r7, #20]
10041dd8:	f7fe fb12 	bl	10040400 <__aeabi_lmul>
10041ddc:	0002      	movs	r2, r0
10041dde:	000b      	movs	r3, r1
10041de0:	0b11      	lsrs	r1, r2, #12
10041de2:	051d      	lsls	r5, r3, #20
10041de4:	430d      	orrs	r5, r1
10041de6:	0514      	lsls	r4, r2, #20
10041de8:	f002 fab6 	bl	10044358 <LL_GetXTALFreq>
10041dec:	0003      	movs	r3, r0
10041dee:	603b      	str	r3, [r7, #0]
10041df0:	2300      	movs	r3, #0
10041df2:	607b      	str	r3, [r7, #4]
10041df4:	683a      	ldr	r2, [r7, #0]
10041df6:	687b      	ldr	r3, [r7, #4]
10041df8:	0020      	movs	r0, r4
10041dfa:	0029      	movs	r1, r5
10041dfc:	f7fe fae0 	bl	100403c0 <__aeabi_uldivmod>
10041e00:	0002      	movs	r2, r0
10041e02:	000b      	movs	r3, r1
10041e04:	6a3b      	ldr	r3, [r7, #32]
10041e06:	781b      	ldrb	r3, [r3, #0]
10041e08:	051b      	lsls	r3, r3, #20
10041e0a:	1ad2      	subs	r2, r2, r3
10041e0c:	69fb      	ldr	r3, [r7, #28]
10041e0e:	601a      	str	r2, [r3, #0]
}
10041e10:	46c0      	nop			@ (mov r8, r8)
10041e12:	46bd      	mov	sp, r7
10041e14:	b00b      	add	sp, #44	@ 0x2c
10041e16:	bdf0      	pop	{r4, r5, r6, r7, pc}
10041e18:	313bc27f 	.word	0x313bc27f
10041e1c:	3919eb80 	.word	0x3919eb80

10041e20 <MRSubG_ComputeDatarate>:
  * @param  cM the mantissa value.
  * @param  cE the exponent value.
  * @retval The datarate.
  */
static uint32_t MRSubG_ComputeDatarate(uint16_t cM, uint8_t cE)
{
10041e20:	b5f0      	push	{r4, r5, r6, r7, lr}
10041e22:	b093      	sub	sp, #76	@ 0x4c
10041e24:	af00      	add	r7, sp, #0
10041e26:	0003      	movs	r3, r0
10041e28:	2236      	movs	r2, #54	@ 0x36
10041e2a:	18ba      	adds	r2, r7, r2
10041e2c:	8013      	strh	r3, [r2, #0]
10041e2e:	2635      	movs	r6, #53	@ 0x35
10041e30:	19ba      	adds	r2, r7, r6
10041e32:	1c0b      	adds	r3, r1, #0
10041e34:	7013      	strb	r3, [r2, #0]
  uint32_t f_sys = LL_GetXTALFreq() / 3; /* 16 MHz nominal */
10041e36:	f002 fa8f 	bl	10044358 <LL_GetXTALFreq>
10041e3a:	0003      	movs	r3, r0
10041e3c:	2103      	movs	r1, #3
10041e3e:	0018      	movs	r0, r3
10041e40:	f7fe f948 	bl	100400d4 <__udivsi3>
10041e44:	0003      	movs	r3, r0
10041e46:	647b      	str	r3, [r7, #68]	@ 0x44
  uint64_t dr;

  if (cE == 0)
10041e48:	19bb      	adds	r3, r7, r6
10041e4a:	781b      	ldrb	r3, [r3, #0]
10041e4c:	2b00      	cmp	r3, #0
10041e4e:	d11b      	bne.n	10041e88 <MRSubG_ComputeDatarate+0x68>
  {
    dr = ((uint64_t)f_sys * cM);
10041e50:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
10041e52:	62bb      	str	r3, [r7, #40]	@ 0x28
10041e54:	2300      	movs	r3, #0
10041e56:	62fb      	str	r3, [r7, #44]	@ 0x2c
10041e58:	2336      	movs	r3, #54	@ 0x36
10041e5a:	18fb      	adds	r3, r7, r3
10041e5c:	881b      	ldrh	r3, [r3, #0]
10041e5e:	b29b      	uxth	r3, r3
10041e60:	623b      	str	r3, [r7, #32]
10041e62:	2300      	movs	r3, #0
10041e64:	627b      	str	r3, [r7, #36]	@ 0x24
10041e66:	6a3a      	ldr	r2, [r7, #32]
10041e68:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
10041e6a:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
10041e6c:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
10041e6e:	f7fe fac7 	bl	10040400 <__aeabi_lmul>
10041e72:	0002      	movs	r2, r0
10041e74:	000b      	movs	r3, r1
10041e76:	63ba      	str	r2, [r7, #56]	@ 0x38
10041e78:	63fb      	str	r3, [r7, #60]	@ 0x3c
    return (uint32_t)(dr >> 32);
10041e7a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
10041e7c:	001b      	movs	r3, r3
10041e7e:	61bb      	str	r3, [r7, #24]
10041e80:	2300      	movs	r3, #0
10041e82:	61fb      	str	r3, [r7, #28]
10041e84:	69bb      	ldr	r3, [r7, #24]
10041e86:	e045      	b.n	10041f14 <MRSubG_ComputeDatarate+0xf4>
  }
  else if (cE == 15)
10041e88:	2335      	movs	r3, #53	@ 0x35
10041e8a:	18fb      	adds	r3, r7, r3
10041e8c:	781b      	ldrb	r3, [r3, #0]
10041e8e:	2b0f      	cmp	r3, #15
10041e90:	d10a      	bne.n	10041ea8 <MRSubG_ComputeDatarate+0x88>
  {
    return ((uint64_t)f_sys * (8 * cM));
10041e92:	2336      	movs	r3, #54	@ 0x36
10041e94:	18fb      	adds	r3, r7, r3
10041e96:	881b      	ldrh	r3, [r3, #0]
10041e98:	00db      	lsls	r3, r3, #3
10041e9a:	613b      	str	r3, [r7, #16]
10041e9c:	17db      	asrs	r3, r3, #31
10041e9e:	617b      	str	r3, [r7, #20]
10041ea0:	693a      	ldr	r2, [r7, #16]
10041ea2:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
10041ea4:	4353      	muls	r3, r2
10041ea6:	e035      	b.n	10041f14 <MRSubG_ComputeDatarate+0xf4>
  }
  else
  {
    dr = ((uint64_t)f_sys) * ((uint64_t)cM + 65536);
10041ea8:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
10041eaa:	60bb      	str	r3, [r7, #8]
10041eac:	2300      	movs	r3, #0
10041eae:	60fb      	str	r3, [r7, #12]
10041eb0:	2336      	movs	r3, #54	@ 0x36
10041eb2:	18fb      	adds	r3, r7, r3
10041eb4:	881b      	ldrh	r3, [r3, #0]
10041eb6:	b29b      	uxth	r3, r3
10041eb8:	603b      	str	r3, [r7, #0]
10041eba:	2300      	movs	r3, #0
10041ebc:	607b      	str	r3, [r7, #4]
10041ebe:	2280      	movs	r2, #128	@ 0x80
10041ec0:	0252      	lsls	r2, r2, #9
10041ec2:	2300      	movs	r3, #0
10041ec4:	6838      	ldr	r0, [r7, #0]
10041ec6:	6879      	ldr	r1, [r7, #4]
10041ec8:	1880      	adds	r0, r0, r2
10041eca:	4159      	adcs	r1, r3
10041ecc:	0002      	movs	r2, r0
10041ece:	000b      	movs	r3, r1
10041ed0:	68b8      	ldr	r0, [r7, #8]
10041ed2:	68f9      	ldr	r1, [r7, #12]
10041ed4:	f7fe fa94 	bl	10040400 <__aeabi_lmul>
10041ed8:	0002      	movs	r2, r0
10041eda:	000b      	movs	r3, r1
10041edc:	63ba      	str	r2, [r7, #56]	@ 0x38
10041ede:	63fb      	str	r3, [r7, #60]	@ 0x3c
    return (uint32_t)(dr >> (33 - cE));
10041ee0:	2335      	movs	r3, #53	@ 0x35
10041ee2:	18fb      	adds	r3, r7, r3
10041ee4:	781b      	ldrb	r3, [r3, #0]
10041ee6:	2221      	movs	r2, #33	@ 0x21
10041ee8:	1ad3      	subs	r3, r2, r3
10041eea:	001a      	movs	r2, r3
10041eec:	3a20      	subs	r2, #32
10041eee:	2a00      	cmp	r2, #0
10041ef0:	db03      	blt.n	10041efa <MRSubG_ComputeDatarate+0xda>
10041ef2:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
10041ef4:	40d1      	lsrs	r1, r2
10041ef6:	000c      	movs	r4, r1
10041ef8:	e008      	b.n	10041f0c <MRSubG_ComputeDatarate+0xec>
10041efa:	2220      	movs	r2, #32
10041efc:	1ad2      	subs	r2, r2, r3
10041efe:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
10041f00:	4091      	lsls	r1, r2
10041f02:	000a      	movs	r2, r1
10041f04:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
10041f06:	40d9      	lsrs	r1, r3
10041f08:	000c      	movs	r4, r1
10041f0a:	4314      	orrs	r4, r2
10041f0c:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
10041f0e:	40da      	lsrs	r2, r3
10041f10:	0015      	movs	r5, r2
10041f12:	0023      	movs	r3, r4
  }
}
10041f14:	0018      	movs	r0, r3
10041f16:	46bd      	mov	sp, r7
10041f18:	b013      	add	sp, #76	@ 0x4c
10041f1a:	bdf0      	pop	{r4, r5, r6, r7, pc}

10041f1c <MRSubG_SearchDatarateME>:

static void MRSubG_SearchDatarateME(uint32_t lDatarate, uint16_t *pcM, uint8_t *pcE)
{
10041f1c:	b5f0      	push	{r4, r5, r6, r7, lr}
10041f1e:	b0a5      	sub	sp, #148	@ 0x94
10041f20:	af00      	add	r7, sp, #0
10041f22:	6678      	str	r0, [r7, #100]	@ 0x64
10041f24:	6639      	str	r1, [r7, #96]	@ 0x60
10041f26:	65fa      	str	r2, [r7, #92]	@ 0x5c
  uint32_t lDatarateTmp;
  uint32_t f_sys = LL_GetXTALFreq() / 3;
10041f28:	f002 fa16 	bl	10044358 <LL_GetXTALFreq>
10041f2c:	0003      	movs	r3, r0
10041f2e:	2103      	movs	r1, #3
10041f30:	0018      	movs	r0, r3
10041f32:	f7fe f8cf 	bl	100400d4 <__udivsi3>
10041f36:	0003      	movs	r3, r0
10041f38:	66fb      	str	r3, [r7, #108]	@ 0x6c
  uint64_t tgt1;
  uint64_t tgt2;
  uint64_t tgt;

  /* Search the exponent value */
  for (uDrE = 0; uDrE < 16; uDrE++)
10041f3a:	2337      	movs	r3, #55	@ 0x37
10041f3c:	2258      	movs	r2, #88	@ 0x58
10041f3e:	189b      	adds	r3, r3, r2
10041f40:	19da      	adds	r2, r3, r7
10041f42:	2300      	movs	r3, #0
10041f44:	7013      	strb	r3, [r2, #0]
10041f46:	e017      	b.n	10041f78 <MRSubG_SearchDatarateME+0x5c>
  {
    lDatarateTmp = MRSubG_ComputeDatarate(0xFFFF, uDrE);
10041f48:	2637      	movs	r6, #55	@ 0x37
10041f4a:	2258      	movs	r2, #88	@ 0x58
10041f4c:	18b3      	adds	r3, r6, r2
10041f4e:	19db      	adds	r3, r3, r7
10041f50:	781b      	ldrb	r3, [r3, #0]
10041f52:	4a75      	ldr	r2, [pc, #468]	@ (10042128 <MRSubG_SearchDatarateME+0x20c>)
10041f54:	0019      	movs	r1, r3
10041f56:	0010      	movs	r0, r2
10041f58:	f7ff ff62 	bl	10041e20 <MRSubG_ComputeDatarate>
10041f5c:	0003      	movs	r3, r0
10041f5e:	66bb      	str	r3, [r7, #104]	@ 0x68
    if (lDatarate <= lDatarateTmp)
10041f60:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
10041f62:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
10041f64:	429a      	cmp	r2, r3
10041f66:	d90f      	bls.n	10041f88 <MRSubG_SearchDatarateME+0x6c>
  for (uDrE = 0; uDrE < 16; uDrE++)
10041f68:	2258      	movs	r2, #88	@ 0x58
10041f6a:	18b3      	adds	r3, r6, r2
10041f6c:	19db      	adds	r3, r3, r7
10041f6e:	781b      	ldrb	r3, [r3, #0]
10041f70:	18b2      	adds	r2, r6, r2
10041f72:	19d2      	adds	r2, r2, r7
10041f74:	3301      	adds	r3, #1
10041f76:	7013      	strb	r3, [r2, #0]
10041f78:	2337      	movs	r3, #55	@ 0x37
10041f7a:	2258      	movs	r2, #88	@ 0x58
10041f7c:	189b      	adds	r3, r3, r2
10041f7e:	19db      	adds	r3, r3, r7
10041f80:	781b      	ldrb	r3, [r3, #0]
10041f82:	2b0f      	cmp	r3, #15
10041f84:	d9e0      	bls.n	10041f48 <MRSubG_SearchDatarateME+0x2c>
10041f86:	e000      	b.n	10041f8a <MRSubG_SearchDatarateME+0x6e>
    {
      break;
10041f88:	46c0      	nop			@ (mov r8, r8)
    }
  }
  (*pcE) = (uint8_t)uDrE;
10041f8a:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
10041f8c:	2137      	movs	r1, #55	@ 0x37
10041f8e:	2058      	movs	r0, #88	@ 0x58
10041f90:	180b      	adds	r3, r1, r0
10041f92:	19db      	adds	r3, r3, r7
10041f94:	781b      	ldrb	r3, [r3, #0]
10041f96:	7013      	strb	r3, [r2, #0]

  if (uDrE == 0)
10041f98:	180b      	adds	r3, r1, r0
10041f9a:	19db      	adds	r3, r3, r7
10041f9c:	781b      	ldrb	r3, [r3, #0]
10041f9e:	2b00      	cmp	r3, #0
10041fa0:	d141      	bne.n	10042026 <MRSubG_SearchDatarateME+0x10a>
  {
    tgt = ((uint64_t)lDatarate) << 32;
10041fa2:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
10041fa4:	653b      	str	r3, [r7, #80]	@ 0x50
10041fa6:	2300      	movs	r3, #0
10041fa8:	657b      	str	r3, [r7, #84]	@ 0x54
10041faa:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
10041fac:	001b      	movs	r3, r3
10041fae:	677b      	str	r3, [r7, #116]	@ 0x74
10041fb0:	2300      	movs	r3, #0
10041fb2:	673b      	str	r3, [r7, #112]	@ 0x70
    (*pcM) = (uint16_t)(tgt / f_sys);
10041fb4:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
10041fb6:	64bb      	str	r3, [r7, #72]	@ 0x48
10041fb8:	2300      	movs	r3, #0
10041fba:	64fb      	str	r3, [r7, #76]	@ 0x4c
10041fbc:	6cba      	ldr	r2, [r7, #72]	@ 0x48
10041fbe:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
10041fc0:	6f38      	ldr	r0, [r7, #112]	@ 0x70
10041fc2:	6f79      	ldr	r1, [r7, #116]	@ 0x74
10041fc4:	f7fe f9fc 	bl	100403c0 <__aeabi_uldivmod>
10041fc8:	0002      	movs	r2, r0
10041fca:	000b      	movs	r3, r1
10041fcc:	b292      	uxth	r2, r2
10041fce:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
10041fd0:	801a      	strh	r2, [r3, #0]
    tgt1 = (uint64_t)f_sys * (*pcM);
10041fd2:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
10041fd4:	643b      	str	r3, [r7, #64]	@ 0x40
10041fd6:	2300      	movs	r3, #0
10041fd8:	647b      	str	r3, [r7, #68]	@ 0x44
10041fda:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
10041fdc:	881b      	ldrh	r3, [r3, #0]
10041fde:	63bb      	str	r3, [r7, #56]	@ 0x38
10041fe0:	2300      	movs	r3, #0
10041fe2:	63fb      	str	r3, [r7, #60]	@ 0x3c
10041fe4:	6bba      	ldr	r2, [r7, #56]	@ 0x38
10041fe6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
10041fe8:	6c38      	ldr	r0, [r7, #64]	@ 0x40
10041fea:	6c79      	ldr	r1, [r7, #68]	@ 0x44
10041fec:	f7fe fa08 	bl	10040400 <__aeabi_lmul>
10041ff0:	0002      	movs	r2, r0
10041ff2:	000b      	movs	r3, r1
10041ff4:	2180      	movs	r1, #128	@ 0x80
10041ff6:	1879      	adds	r1, r7, r1
10041ff8:	600a      	str	r2, [r1, #0]
10041ffa:	604b      	str	r3, [r1, #4]
    tgt2 = (uint64_t)f_sys * ((*pcM) + 1);
10041ffc:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
10041ffe:	633b      	str	r3, [r7, #48]	@ 0x30
10042000:	2300      	movs	r3, #0
10042002:	637b      	str	r3, [r7, #52]	@ 0x34
10042004:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
10042006:	881b      	ldrh	r3, [r3, #0]
10042008:	3301      	adds	r3, #1
1004200a:	62bb      	str	r3, [r7, #40]	@ 0x28
1004200c:	17db      	asrs	r3, r3, #31
1004200e:	62fb      	str	r3, [r7, #44]	@ 0x2c
10042010:	6aba      	ldr	r2, [r7, #40]	@ 0x28
10042012:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
10042014:	6b38      	ldr	r0, [r7, #48]	@ 0x30
10042016:	6b79      	ldr	r1, [r7, #52]	@ 0x34
10042018:	f7fe f9f2 	bl	10040400 <__aeabi_lmul>
1004201c:	0002      	movs	r2, r0
1004201e:	000b      	movs	r3, r1
10042020:	67ba      	str	r2, [r7, #120]	@ 0x78
10042022:	67fb      	str	r3, [r7, #124]	@ 0x7c
10042024:	e05c      	b.n	100420e0 <MRSubG_SearchDatarateME+0x1c4>
  }
  else
  {
    tgt = ((uint64_t)lDatarate) << (33 - uDrE);
10042026:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
10042028:	001c      	movs	r4, r3
1004202a:	2300      	movs	r3, #0
1004202c:	001d      	movs	r5, r3
1004202e:	2337      	movs	r3, #55	@ 0x37
10042030:	2258      	movs	r2, #88	@ 0x58
10042032:	189b      	adds	r3, r3, r2
10042034:	19db      	adds	r3, r3, r7
10042036:	781a      	ldrb	r2, [r3, #0]
10042038:	2321      	movs	r3, #33	@ 0x21
1004203a:	1a99      	subs	r1, r3, r2
1004203c:	000b      	movs	r3, r1
1004203e:	3b20      	subs	r3, #32
10042040:	2b00      	cmp	r3, #0
10042042:	db04      	blt.n	1004204e <MRSubG_SearchDatarateME+0x132>
10042044:	0022      	movs	r2, r4
10042046:	409a      	lsls	r2, r3
10042048:	0013      	movs	r3, r2
1004204a:	677b      	str	r3, [r7, #116]	@ 0x74
1004204c:	e007      	b.n	1004205e <MRSubG_SearchDatarateME+0x142>
1004204e:	2320      	movs	r3, #32
10042050:	1a5b      	subs	r3, r3, r1
10042052:	0022      	movs	r2, r4
10042054:	40da      	lsrs	r2, r3
10042056:	002b      	movs	r3, r5
10042058:	408b      	lsls	r3, r1
1004205a:	4313      	orrs	r3, r2
1004205c:	677b      	str	r3, [r7, #116]	@ 0x74
1004205e:	0023      	movs	r3, r4
10042060:	408b      	lsls	r3, r1
10042062:	673b      	str	r3, [r7, #112]	@ 0x70
    (*pcM) = (uint16_t)((tgt / f_sys) - 65536);
10042064:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
10042066:	623b      	str	r3, [r7, #32]
10042068:	2300      	movs	r3, #0
1004206a:	627b      	str	r3, [r7, #36]	@ 0x24
1004206c:	6a3a      	ldr	r2, [r7, #32]
1004206e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
10042070:	6f38      	ldr	r0, [r7, #112]	@ 0x70
10042072:	6f79      	ldr	r1, [r7, #116]	@ 0x74
10042074:	f7fe f9a4 	bl	100403c0 <__aeabi_uldivmod>
10042078:	0002      	movs	r2, r0
1004207a:	000b      	movs	r3, r1
1004207c:	b292      	uxth	r2, r2
1004207e:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
10042080:	801a      	strh	r2, [r3, #0]
    tgt1 = (uint64_t)f_sys * ((*pcM) + 65536);
10042082:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
10042084:	61bb      	str	r3, [r7, #24]
10042086:	2300      	movs	r3, #0
10042088:	61fb      	str	r3, [r7, #28]
1004208a:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
1004208c:	881b      	ldrh	r3, [r3, #0]
1004208e:	2280      	movs	r2, #128	@ 0x80
10042090:	0252      	lsls	r2, r2, #9
10042092:	4694      	mov	ip, r2
10042094:	4463      	add	r3, ip
10042096:	613b      	str	r3, [r7, #16]
10042098:	17db      	asrs	r3, r3, #31
1004209a:	617b      	str	r3, [r7, #20]
1004209c:	693a      	ldr	r2, [r7, #16]
1004209e:	697b      	ldr	r3, [r7, #20]
100420a0:	69b8      	ldr	r0, [r7, #24]
100420a2:	69f9      	ldr	r1, [r7, #28]
100420a4:	f7fe f9ac 	bl	10040400 <__aeabi_lmul>
100420a8:	0002      	movs	r2, r0
100420aa:	000b      	movs	r3, r1
100420ac:	2180      	movs	r1, #128	@ 0x80
100420ae:	1879      	adds	r1, r7, r1
100420b0:	600a      	str	r2, [r1, #0]
100420b2:	604b      	str	r3, [r1, #4]
    tgt2 = (uint64_t)f_sys * ((*pcM) + 1 + 65536);
100420b4:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
100420b6:	60bb      	str	r3, [r7, #8]
100420b8:	2300      	movs	r3, #0
100420ba:	60fb      	str	r3, [r7, #12]
100420bc:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
100420be:	881b      	ldrh	r3, [r3, #0]
100420c0:	4a1a      	ldr	r2, [pc, #104]	@ (1004212c <MRSubG_SearchDatarateME+0x210>)
100420c2:	4694      	mov	ip, r2
100420c4:	4463      	add	r3, ip
100420c6:	603b      	str	r3, [r7, #0]
100420c8:	17db      	asrs	r3, r3, #31
100420ca:	607b      	str	r3, [r7, #4]
100420cc:	683a      	ldr	r2, [r7, #0]
100420ce:	687b      	ldr	r3, [r7, #4]
100420d0:	68b8      	ldr	r0, [r7, #8]
100420d2:	68f9      	ldr	r1, [r7, #12]
100420d4:	f7fe f994 	bl	10040400 <__aeabi_lmul>
100420d8:	0002      	movs	r2, r0
100420da:	000b      	movs	r3, r1
100420dc:	67ba      	str	r2, [r7, #120]	@ 0x78
100420de:	67fb      	str	r3, [r7, #124]	@ 0x7c
  }

  (*pcM) = ((tgt2 - tgt) < (tgt - tgt1)) ? ((*pcM) + 1) : (*pcM);
100420e0:	6fb8      	ldr	r0, [r7, #120]	@ 0x78
100420e2:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
100420e4:	6f3a      	ldr	r2, [r7, #112]	@ 0x70
100420e6:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
100420e8:	1a80      	subs	r0, r0, r2
100420ea:	4199      	sbcs	r1, r3
100420ec:	0002      	movs	r2, r0
100420ee:	000b      	movs	r3, r1
100420f0:	6f3c      	ldr	r4, [r7, #112]	@ 0x70
100420f2:	6f7d      	ldr	r5, [r7, #116]	@ 0x74
100420f4:	2180      	movs	r1, #128	@ 0x80
100420f6:	1879      	adds	r1, r7, r1
100420f8:	6808      	ldr	r0, [r1, #0]
100420fa:	6849      	ldr	r1, [r1, #4]
100420fc:	1a24      	subs	r4, r4, r0
100420fe:	418d      	sbcs	r5, r1
10042100:	0020      	movs	r0, r4
10042102:	0029      	movs	r1, r5
10042104:	4299      	cmp	r1, r3
10042106:	d802      	bhi.n	1004210e <MRSubG_SearchDatarateME+0x1f2>
10042108:	d106      	bne.n	10042118 <MRSubG_SearchDatarateME+0x1fc>
1004210a:	4290      	cmp	r0, r2
1004210c:	d904      	bls.n	10042118 <MRSubG_SearchDatarateME+0x1fc>
1004210e:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
10042110:	881b      	ldrh	r3, [r3, #0]
10042112:	3301      	adds	r3, #1
10042114:	b29b      	uxth	r3, r3
10042116:	e001      	b.n	1004211c <MRSubG_SearchDatarateME+0x200>
10042118:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
1004211a:	881b      	ldrh	r3, [r3, #0]
1004211c:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
1004211e:	8013      	strh	r3, [r2, #0]
}
10042120:	46c0      	nop			@ (mov r8, r8)
10042122:	46bd      	mov	sp, r7
10042124:	b025      	add	sp, #148	@ 0x94
10042126:	bdf0      	pop	{r4, r5, r6, r7, pc}
10042128:	0000ffff 	.word	0x0000ffff
1004212c:	00010001 	.word	0x00010001

10042130 <MRSubG_ComputeFreqDeviation>:
  * @param  cE the exponent value.
  * @param  bs the band value.
  * @retval The frequency deviation.
  */
static uint32_t MRSubG_ComputeFreqDeviation(uint8_t cM, uint8_t cE, uint8_t bs)
{
10042130:	b5f0      	push	{r4, r5, r6, r7, lr}
10042132:	b08f      	sub	sp, #60	@ 0x3c
10042134:	af00      	add	r7, sp, #0
10042136:	0003      	movs	r3, r0
10042138:	0010      	movs	r0, r2
1004213a:	222f      	movs	r2, #47	@ 0x2f
1004213c:	18ba      	adds	r2, r7, r2
1004213e:	7013      	strb	r3, [r2, #0]
10042140:	232e      	movs	r3, #46	@ 0x2e
10042142:	18fa      	adds	r2, r7, r3
10042144:	1c0b      	adds	r3, r1, #0
10042146:	7013      	strb	r3, [r2, #0]
10042148:	262d      	movs	r6, #45	@ 0x2d
1004214a:	19ba      	adds	r2, r7, r6
1004214c:	1c03      	adds	r3, r0, #0
1004214e:	7013      	strb	r3, [r2, #0]
  uint32_t f_xo = LL_GetXTALFreq();
10042150:	f002 f902 	bl	10044358 <LL_GetXTALFreq>
10042154:	0003      	movs	r3, r0
10042156:	637b      	str	r3, [r7, #52]	@ 0x34

  if (cE == 0)
10042158:	232e      	movs	r3, #46	@ 0x2e
1004215a:	18fb      	adds	r3, r7, r3
1004215c:	781b      	ldrb	r3, [r3, #0]
1004215e:	2b00      	cmp	r3, #0
10042160:	d129      	bne.n	100421b6 <MRSubG_ComputeFreqDeviation+0x86>
  {
    return (uint32_t)((uint64_t)f_xo * (cM * bs / 8) / (bs * (1 << 19)));
10042162:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
10042164:	623b      	str	r3, [r7, #32]
10042166:	2300      	movs	r3, #0
10042168:	627b      	str	r3, [r7, #36]	@ 0x24
1004216a:	232f      	movs	r3, #47	@ 0x2f
1004216c:	18fb      	adds	r3, r7, r3
1004216e:	781b      	ldrb	r3, [r3, #0]
10042170:	19ba      	adds	r2, r7, r6
10042172:	7812      	ldrb	r2, [r2, #0]
10042174:	4353      	muls	r3, r2
10042176:	2b00      	cmp	r3, #0
10042178:	da00      	bge.n	1004217c <MRSubG_ComputeFreqDeviation+0x4c>
1004217a:	3307      	adds	r3, #7
1004217c:	10db      	asrs	r3, r3, #3
1004217e:	61bb      	str	r3, [r7, #24]
10042180:	17db      	asrs	r3, r3, #31
10042182:	61fb      	str	r3, [r7, #28]
10042184:	69ba      	ldr	r2, [r7, #24]
10042186:	69fb      	ldr	r3, [r7, #28]
10042188:	6a38      	ldr	r0, [r7, #32]
1004218a:	6a79      	ldr	r1, [r7, #36]	@ 0x24
1004218c:	f7fe f938 	bl	10040400 <__aeabi_lmul>
10042190:	0002      	movs	r2, r0
10042192:	000b      	movs	r3, r1
10042194:	0010      	movs	r0, r2
10042196:	0019      	movs	r1, r3
10042198:	232d      	movs	r3, #45	@ 0x2d
1004219a:	18fb      	adds	r3, r7, r3
1004219c:	781b      	ldrb	r3, [r3, #0]
1004219e:	04db      	lsls	r3, r3, #19
100421a0:	613b      	str	r3, [r7, #16]
100421a2:	17db      	asrs	r3, r3, #31
100421a4:	617b      	str	r3, [r7, #20]
100421a6:	693a      	ldr	r2, [r7, #16]
100421a8:	697b      	ldr	r3, [r7, #20]
100421aa:	f7fe f909 	bl	100403c0 <__aeabi_uldivmod>
100421ae:	0002      	movs	r2, r0
100421b0:	000b      	movs	r3, r1
100421b2:	0013      	movs	r3, r2
100421b4:	e031      	b.n	1004221a <MRSubG_ComputeFreqDeviation+0xea>
  }

  return (uint32_t)((uint64_t)f_xo * ((256 + cM) * (1 << (cE - 1)) * bs / 8) / (bs * (1 << 19)));;
100421b6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
100421b8:	60bb      	str	r3, [r7, #8]
100421ba:	2300      	movs	r3, #0
100421bc:	60fb      	str	r3, [r7, #12]
100421be:	232f      	movs	r3, #47	@ 0x2f
100421c0:	18fb      	adds	r3, r7, r3
100421c2:	781b      	ldrb	r3, [r3, #0]
100421c4:	1c5a      	adds	r2, r3, #1
100421c6:	32ff      	adds	r2, #255	@ 0xff
100421c8:	232e      	movs	r3, #46	@ 0x2e
100421ca:	18fb      	adds	r3, r7, r3
100421cc:	781b      	ldrb	r3, [r3, #0]
100421ce:	3b01      	subs	r3, #1
100421d0:	409a      	lsls	r2, r3
100421d2:	0013      	movs	r3, r2
100421d4:	222d      	movs	r2, #45	@ 0x2d
100421d6:	18ba      	adds	r2, r7, r2
100421d8:	7812      	ldrb	r2, [r2, #0]
100421da:	4353      	muls	r3, r2
100421dc:	2b00      	cmp	r3, #0
100421de:	da00      	bge.n	100421e2 <MRSubG_ComputeFreqDeviation+0xb2>
100421e0:	3307      	adds	r3, #7
100421e2:	10db      	asrs	r3, r3, #3
100421e4:	603b      	str	r3, [r7, #0]
100421e6:	17db      	asrs	r3, r3, #31
100421e8:	607b      	str	r3, [r7, #4]
100421ea:	683a      	ldr	r2, [r7, #0]
100421ec:	687b      	ldr	r3, [r7, #4]
100421ee:	68b8      	ldr	r0, [r7, #8]
100421f0:	68f9      	ldr	r1, [r7, #12]
100421f2:	f7fe f905 	bl	10040400 <__aeabi_lmul>
100421f6:	0002      	movs	r2, r0
100421f8:	000b      	movs	r3, r1
100421fa:	0010      	movs	r0, r2
100421fc:	0019      	movs	r1, r3
100421fe:	232d      	movs	r3, #45	@ 0x2d
10042200:	18fb      	adds	r3, r7, r3
10042202:	781b      	ldrb	r3, [r3, #0]
10042204:	04db      	lsls	r3, r3, #19
10042206:	001c      	movs	r4, r3
10042208:	17db      	asrs	r3, r3, #31
1004220a:	001d      	movs	r5, r3
1004220c:	0022      	movs	r2, r4
1004220e:	002b      	movs	r3, r5
10042210:	f7fe f8d6 	bl	100403c0 <__aeabi_uldivmod>
10042214:	0002      	movs	r2, r0
10042216:	000b      	movs	r3, r1
10042218:	0013      	movs	r3, r2
}
1004221a:	0018      	movs	r0, r3
1004221c:	46bd      	mov	sp, r7
1004221e:	b00f      	add	sp, #60	@ 0x3c
10042220:	bdf0      	pop	{r4, r5, r6, r7, pc}

10042222 <MRSubG_SearchFreqDevME>:
  * @param  pcE pointer to the returned exponent value.
  * @param  bs the high/low band selector
  * @retval None.
  */
static void MRSubG_SearchFreqDevME(uint32_t lFDev, uint8_t *pcM, uint8_t *pcE, uint8_t bs)
{
10042222:	b5f0      	push	{r4, r5, r6, r7, lr}
10042224:	b0a5      	sub	sp, #148	@ 0x94
10042226:	af00      	add	r7, sp, #0
10042228:	6678      	str	r0, [r7, #100]	@ 0x64
1004222a:	6639      	str	r1, [r7, #96]	@ 0x60
1004222c:	65fa      	str	r2, [r7, #92]	@ 0x5c
1004222e:	225b      	movs	r2, #91	@ 0x5b
10042230:	18ba      	adds	r2, r7, r2
10042232:	7013      	strb	r3, [r2, #0]
  uint64_t tgt1;
  uint64_t tgt2;
  uint64_t tgt;

  /* Search the exponent of the frequency deviation value */
  for (uFDevE = 0; uFDevE != 12; uFDevE++)
10042234:	2337      	movs	r3, #55	@ 0x37
10042236:	2258      	movs	r2, #88	@ 0x58
10042238:	189b      	adds	r3, r3, r2
1004223a:	19da      	adds	r2, r3, r7
1004223c:	2300      	movs	r3, #0
1004223e:	7013      	strb	r3, [r2, #0]
10042240:	e019      	b.n	10042276 <MRSubG_SearchFreqDevME+0x54>
  {
    lFDevTmp = MRSubG_ComputeFreqDeviation(255, uFDevE, bs);
10042242:	235b      	movs	r3, #91	@ 0x5b
10042244:	18fb      	adds	r3, r7, r3
10042246:	781a      	ldrb	r2, [r3, #0]
10042248:	2637      	movs	r6, #55	@ 0x37
1004224a:	2358      	movs	r3, #88	@ 0x58
1004224c:	18f1      	adds	r1, r6, r3
1004224e:	19cb      	adds	r3, r1, r7
10042250:	781b      	ldrb	r3, [r3, #0]
10042252:	0019      	movs	r1, r3
10042254:	20ff      	movs	r0, #255	@ 0xff
10042256:	f7ff ff6b 	bl	10042130 <MRSubG_ComputeFreqDeviation>
1004225a:	0003      	movs	r3, r0
1004225c:	66fb      	str	r3, [r7, #108]	@ 0x6c
    if (lFDev < lFDevTmp)
1004225e:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
10042260:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
10042262:	429a      	cmp	r2, r3
10042264:	d30f      	bcc.n	10042286 <MRSubG_SearchFreqDevME+0x64>
  for (uFDevE = 0; uFDevE != 12; uFDevE++)
10042266:	2258      	movs	r2, #88	@ 0x58
10042268:	18b3      	adds	r3, r6, r2
1004226a:	19db      	adds	r3, r3, r7
1004226c:	781b      	ldrb	r3, [r3, #0]
1004226e:	18b2      	adds	r2, r6, r2
10042270:	19d2      	adds	r2, r2, r7
10042272:	3301      	adds	r3, #1
10042274:	7013      	strb	r3, [r2, #0]
10042276:	2337      	movs	r3, #55	@ 0x37
10042278:	2258      	movs	r2, #88	@ 0x58
1004227a:	189b      	adds	r3, r3, r2
1004227c:	19db      	adds	r3, r3, r7
1004227e:	781b      	ldrb	r3, [r3, #0]
10042280:	2b0c      	cmp	r3, #12
10042282:	d1de      	bne.n	10042242 <MRSubG_SearchFreqDevME+0x20>
10042284:	e000      	b.n	10042288 <MRSubG_SearchFreqDevME+0x66>
    {
      break;
10042286:	46c0      	nop			@ (mov r8, r8)
    }
  }
  (*pcE) = (uint8_t)uFDevE;
10042288:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
1004228a:	2137      	movs	r1, #55	@ 0x37
1004228c:	2058      	movs	r0, #88	@ 0x58
1004228e:	180b      	adds	r3, r1, r0
10042290:	19db      	adds	r3, r3, r7
10042292:	781b      	ldrb	r3, [r3, #0]
10042294:	7013      	strb	r3, [r2, #0]

  if (uFDevE == 0)
10042296:	180b      	adds	r3, r1, r0
10042298:	19db      	adds	r3, r3, r7
1004229a:	781b      	ldrb	r3, [r3, #0]
1004229c:	2b00      	cmp	r3, #0
1004229e:	d14d      	bne.n	1004233c <MRSubG_SearchFreqDevME+0x11a>
  {
    tgt = ((uint64_t)lFDev) << 22;
100422a0:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
100422a2:	653b      	str	r3, [r7, #80]	@ 0x50
100422a4:	2300      	movs	r3, #0
100422a6:	657b      	str	r3, [r7, #84]	@ 0x54
100422a8:	6d38      	ldr	r0, [r7, #80]	@ 0x50
100422aa:	6d79      	ldr	r1, [r7, #84]	@ 0x54
100422ac:	0003      	movs	r3, r0
100422ae:	0a9a      	lsrs	r2, r3, #10
100422b0:	000b      	movs	r3, r1
100422b2:	059b      	lsls	r3, r3, #22
100422b4:	4313      	orrs	r3, r2
100422b6:	677b      	str	r3, [r7, #116]	@ 0x74
100422b8:	0003      	movs	r3, r0
100422ba:	059b      	lsls	r3, r3, #22
100422bc:	673b      	str	r3, [r7, #112]	@ 0x70
    (*pcM) = (uint32_t)(tgt / LL_GetXTALFreq());
100422be:	f002 f84b 	bl	10044358 <LL_GetXTALFreq>
100422c2:	0003      	movs	r3, r0
100422c4:	64bb      	str	r3, [r7, #72]	@ 0x48
100422c6:	2300      	movs	r3, #0
100422c8:	64fb      	str	r3, [r7, #76]	@ 0x4c
100422ca:	6cba      	ldr	r2, [r7, #72]	@ 0x48
100422cc:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
100422ce:	6f38      	ldr	r0, [r7, #112]	@ 0x70
100422d0:	6f79      	ldr	r1, [r7, #116]	@ 0x74
100422d2:	f7fe f875 	bl	100403c0 <__aeabi_uldivmod>
100422d6:	0002      	movs	r2, r0
100422d8:	000b      	movs	r3, r1
100422da:	b2d2      	uxtb	r2, r2
100422dc:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
100422de:	701a      	strb	r2, [r3, #0]
    tgt1 = (uint64_t)LL_GetXTALFreq() * (*pcM);
100422e0:	f002 f83a 	bl	10044358 <LL_GetXTALFreq>
100422e4:	0003      	movs	r3, r0
100422e6:	643b      	str	r3, [r7, #64]	@ 0x40
100422e8:	2300      	movs	r3, #0
100422ea:	647b      	str	r3, [r7, #68]	@ 0x44
100422ec:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
100422ee:	781b      	ldrb	r3, [r3, #0]
100422f0:	63bb      	str	r3, [r7, #56]	@ 0x38
100422f2:	2300      	movs	r3, #0
100422f4:	63fb      	str	r3, [r7, #60]	@ 0x3c
100422f6:	6bba      	ldr	r2, [r7, #56]	@ 0x38
100422f8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
100422fa:	6c38      	ldr	r0, [r7, #64]	@ 0x40
100422fc:	6c79      	ldr	r1, [r7, #68]	@ 0x44
100422fe:	f7fe f87f 	bl	10040400 <__aeabi_lmul>
10042302:	0002      	movs	r2, r0
10042304:	000b      	movs	r3, r1
10042306:	2180      	movs	r1, #128	@ 0x80
10042308:	1879      	adds	r1, r7, r1
1004230a:	600a      	str	r2, [r1, #0]
1004230c:	604b      	str	r3, [r1, #4]
    tgt2 = (uint64_t)LL_GetXTALFreq() * ((*pcM) + 1);
1004230e:	f002 f823 	bl	10044358 <LL_GetXTALFreq>
10042312:	0003      	movs	r3, r0
10042314:	633b      	str	r3, [r7, #48]	@ 0x30
10042316:	2300      	movs	r3, #0
10042318:	637b      	str	r3, [r7, #52]	@ 0x34
1004231a:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
1004231c:	781b      	ldrb	r3, [r3, #0]
1004231e:	3301      	adds	r3, #1
10042320:	62bb      	str	r3, [r7, #40]	@ 0x28
10042322:	17db      	asrs	r3, r3, #31
10042324:	62fb      	str	r3, [r7, #44]	@ 0x2c
10042326:	6aba      	ldr	r2, [r7, #40]	@ 0x28
10042328:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
1004232a:	6b38      	ldr	r0, [r7, #48]	@ 0x30
1004232c:	6b79      	ldr	r1, [r7, #52]	@ 0x34
1004232e:	f7fe f867 	bl	10040400 <__aeabi_lmul>
10042332:	0002      	movs	r2, r0
10042334:	000b      	movs	r3, r1
10042336:	67ba      	str	r2, [r7, #120]	@ 0x78
10042338:	67fb      	str	r3, [r7, #124]	@ 0x7c
1004233a:	e05f      	b.n	100423fc <MRSubG_SearchFreqDevME+0x1da>
  }
  else
  {
    tgt = ((uint64_t)lFDev) << (23 - uFDevE);
1004233c:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
1004233e:	001c      	movs	r4, r3
10042340:	2300      	movs	r3, #0
10042342:	001d      	movs	r5, r3
10042344:	2337      	movs	r3, #55	@ 0x37
10042346:	2258      	movs	r2, #88	@ 0x58
10042348:	189b      	adds	r3, r3, r2
1004234a:	19db      	adds	r3, r3, r7
1004234c:	781a      	ldrb	r2, [r3, #0]
1004234e:	2317      	movs	r3, #23
10042350:	1a99      	subs	r1, r3, r2
10042352:	000b      	movs	r3, r1
10042354:	3b20      	subs	r3, #32
10042356:	2b00      	cmp	r3, #0
10042358:	db04      	blt.n	10042364 <MRSubG_SearchFreqDevME+0x142>
1004235a:	0022      	movs	r2, r4
1004235c:	409a      	lsls	r2, r3
1004235e:	0013      	movs	r3, r2
10042360:	677b      	str	r3, [r7, #116]	@ 0x74
10042362:	e007      	b.n	10042374 <MRSubG_SearchFreqDevME+0x152>
10042364:	2320      	movs	r3, #32
10042366:	1a5b      	subs	r3, r3, r1
10042368:	0022      	movs	r2, r4
1004236a:	40da      	lsrs	r2, r3
1004236c:	002b      	movs	r3, r5
1004236e:	408b      	lsls	r3, r1
10042370:	4313      	orrs	r3, r2
10042372:	677b      	str	r3, [r7, #116]	@ 0x74
10042374:	0023      	movs	r3, r4
10042376:	408b      	lsls	r3, r1
10042378:	673b      	str	r3, [r7, #112]	@ 0x70
    (*pcM) = (uint32_t)(tgt / LL_GetXTALFreq()) - 256;
1004237a:	f001 ffed 	bl	10044358 <LL_GetXTALFreq>
1004237e:	0003      	movs	r3, r0
10042380:	623b      	str	r3, [r7, #32]
10042382:	2300      	movs	r3, #0
10042384:	627b      	str	r3, [r7, #36]	@ 0x24
10042386:	6a3a      	ldr	r2, [r7, #32]
10042388:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
1004238a:	6f38      	ldr	r0, [r7, #112]	@ 0x70
1004238c:	6f79      	ldr	r1, [r7, #116]	@ 0x74
1004238e:	f7fe f817 	bl	100403c0 <__aeabi_uldivmod>
10042392:	0002      	movs	r2, r0
10042394:	000b      	movs	r3, r1
10042396:	b2d2      	uxtb	r2, r2
10042398:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
1004239a:	701a      	strb	r2, [r3, #0]
    tgt1 = (uint64_t)LL_GetXTALFreq() * ((*pcM) + 256);
1004239c:	f001 ffdc 	bl	10044358 <LL_GetXTALFreq>
100423a0:	0003      	movs	r3, r0
100423a2:	61bb      	str	r3, [r7, #24]
100423a4:	2300      	movs	r3, #0
100423a6:	61fb      	str	r3, [r7, #28]
100423a8:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
100423aa:	781b      	ldrb	r3, [r3, #0]
100423ac:	3301      	adds	r3, #1
100423ae:	33ff      	adds	r3, #255	@ 0xff
100423b0:	613b      	str	r3, [r7, #16]
100423b2:	17db      	asrs	r3, r3, #31
100423b4:	617b      	str	r3, [r7, #20]
100423b6:	693a      	ldr	r2, [r7, #16]
100423b8:	697b      	ldr	r3, [r7, #20]
100423ba:	69b8      	ldr	r0, [r7, #24]
100423bc:	69f9      	ldr	r1, [r7, #28]
100423be:	f7fe f81f 	bl	10040400 <__aeabi_lmul>
100423c2:	0002      	movs	r2, r0
100423c4:	000b      	movs	r3, r1
100423c6:	2180      	movs	r1, #128	@ 0x80
100423c8:	1879      	adds	r1, r7, r1
100423ca:	600a      	str	r2, [r1, #0]
100423cc:	604b      	str	r3, [r1, #4]
    tgt2 = (uint64_t)LL_GetXTALFreq() * ((*pcM) + 1 + 256);
100423ce:	f001 ffc3 	bl	10044358 <LL_GetXTALFreq>
100423d2:	0003      	movs	r3, r0
100423d4:	60bb      	str	r3, [r7, #8]
100423d6:	2300      	movs	r3, #0
100423d8:	60fb      	str	r3, [r7, #12]
100423da:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
100423dc:	781b      	ldrb	r3, [r3, #0]
100423de:	3302      	adds	r3, #2
100423e0:	33ff      	adds	r3, #255	@ 0xff
100423e2:	603b      	str	r3, [r7, #0]
100423e4:	17db      	asrs	r3, r3, #31
100423e6:	607b      	str	r3, [r7, #4]
100423e8:	683a      	ldr	r2, [r7, #0]
100423ea:	687b      	ldr	r3, [r7, #4]
100423ec:	68b8      	ldr	r0, [r7, #8]
100423ee:	68f9      	ldr	r1, [r7, #12]
100423f0:	f7fe f806 	bl	10040400 <__aeabi_lmul>
100423f4:	0002      	movs	r2, r0
100423f6:	000b      	movs	r3, r1
100423f8:	67ba      	str	r2, [r7, #120]	@ 0x78
100423fa:	67fb      	str	r3, [r7, #124]	@ 0x7c
  }

  (*pcM) = ((tgt2 - tgt) < (tgt - tgt1)) ? ((*pcM) + 1) : (*pcM);
100423fc:	6fb8      	ldr	r0, [r7, #120]	@ 0x78
100423fe:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
10042400:	6f3a      	ldr	r2, [r7, #112]	@ 0x70
10042402:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
10042404:	1a80      	subs	r0, r0, r2
10042406:	4199      	sbcs	r1, r3
10042408:	0002      	movs	r2, r0
1004240a:	000b      	movs	r3, r1
1004240c:	6f3c      	ldr	r4, [r7, #112]	@ 0x70
1004240e:	6f7d      	ldr	r5, [r7, #116]	@ 0x74
10042410:	2180      	movs	r1, #128	@ 0x80
10042412:	1879      	adds	r1, r7, r1
10042414:	6808      	ldr	r0, [r1, #0]
10042416:	6849      	ldr	r1, [r1, #4]
10042418:	1a24      	subs	r4, r4, r0
1004241a:	418d      	sbcs	r5, r1
1004241c:	0020      	movs	r0, r4
1004241e:	0029      	movs	r1, r5
10042420:	4299      	cmp	r1, r3
10042422:	d802      	bhi.n	1004242a <MRSubG_SearchFreqDevME+0x208>
10042424:	d106      	bne.n	10042434 <MRSubG_SearchFreqDevME+0x212>
10042426:	4290      	cmp	r0, r2
10042428:	d904      	bls.n	10042434 <MRSubG_SearchFreqDevME+0x212>
1004242a:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
1004242c:	781b      	ldrb	r3, [r3, #0]
1004242e:	3301      	adds	r3, #1
10042430:	b2db      	uxtb	r3, r3
10042432:	e001      	b.n	10042438 <MRSubG_SearchFreqDevME+0x216>
10042434:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
10042436:	781b      	ldrb	r3, [r3, #0]
10042438:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
1004243a:	7013      	strb	r3, [r2, #0]
}
1004243c:	46c0      	nop			@ (mov r8, r8)
1004243e:	46bd      	mov	sp, r7
10042440:	b025      	add	sp, #148	@ 0x94
10042442:	bdf0      	pop	{r4, r5, r6, r7, pc}

10042444 <MRSubG_SearchChannelBwME>:
  * @param  pcM pointer to the returned mantissa value.
  * @param  pcE pointer to the returned exponent value.
  * @retval None.
  */
static void MRSubG_SearchChannelBwME(uint32_t lBandwidth, uint8_t *pcM, uint8_t *pcE)
{
10042444:	b5f0      	push	{r4, r5, r6, r7, lr}
10042446:	b093      	sub	sp, #76	@ 0x4c
10042448:	af00      	add	r7, sp, #0
1004244a:	6278      	str	r0, [r7, #36]	@ 0x24
1004244c:	6239      	str	r1, [r7, #32]
1004244e:	61fa      	str	r2, [r7, #28]
  uint32_t f_dig;
  int32_t chfltCalculation[3];
  uint8_t j;
  uint32_t chfltDelta;

  f_dig = LL_GetXTALFreq() / 3;
10042450:	f001 ff82 	bl	10044358 <LL_GetXTALFreq>
10042454:	0003      	movs	r3, r0
10042456:	2103      	movs	r1, #3
10042458:	0018      	movs	r0, r3
1004245a:	f7fd fe3b 	bl	100400d4 <__udivsi3>
1004245e:	0003      	movs	r3, r0
10042460:	63fb      	str	r3, [r7, #60]	@ 0x3c

  /* Search the channel filter bandwidth table index */
  for (i = 0; i < 99 &&
10042462:	232f      	movs	r3, #47	@ 0x2f
10042464:	2218      	movs	r2, #24
10042466:	189b      	adds	r3, r3, r2
10042468:	19db      	adds	r3, r3, r7
1004246a:	2200      	movs	r2, #0
1004246c:	701a      	strb	r2, [r3, #0]
1004246e:	e00b      	b.n	10042488 <MRSubG_SearchChannelBwME+0x44>
       (lBandwidth < (uint32_t)(((uint64_t)s_Channel_Filter_Bandwidth[i] * f_dig) / 16000000));
       i++)
10042470:	212f      	movs	r1, #47	@ 0x2f
10042472:	2018      	movs	r0, #24
10042474:	180b      	adds	r3, r1, r0
10042476:	19db      	adds	r3, r3, r7
10042478:	781b      	ldrb	r3, [r3, #0]
1004247a:	b25b      	sxtb	r3, r3
1004247c:	b2db      	uxtb	r3, r3
1004247e:	3301      	adds	r3, #1
10042480:	b2da      	uxtb	r2, r3
10042482:	180b      	adds	r3, r1, r0
10042484:	19db      	adds	r3, r3, r7
10042486:	701a      	strb	r2, [r3, #0]
  for (i = 0; i < 99 &&
10042488:	222f      	movs	r2, #47	@ 0x2f
1004248a:	2118      	movs	r1, #24
1004248c:	1853      	adds	r3, r2, r1
1004248e:	19db      	adds	r3, r3, r7
10042490:	781b      	ldrb	r3, [r3, #0]
10042492:	b25b      	sxtb	r3, r3
10042494:	2b62      	cmp	r3, #98	@ 0x62
10042496:	dc20      	bgt.n	100424da <MRSubG_SearchChannelBwME+0x96>
       (lBandwidth < (uint32_t)(((uint64_t)s_Channel_Filter_Bandwidth[i] * f_dig) / 16000000));
10042498:	1853      	adds	r3, r2, r1
1004249a:	19db      	adds	r3, r3, r7
1004249c:	2200      	movs	r2, #0
1004249e:	569a      	ldrsb	r2, [r3, r2]
100424a0:	4b7d      	ldr	r3, [pc, #500]	@ (10042698 <MRSubG_SearchChannelBwME+0x254>)
100424a2:	0092      	lsls	r2, r2, #2
100424a4:	58d3      	ldr	r3, [r2, r3]
100424a6:	613b      	str	r3, [r7, #16]
100424a8:	2300      	movs	r3, #0
100424aa:	617b      	str	r3, [r7, #20]
100424ac:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
100424ae:	60bb      	str	r3, [r7, #8]
100424b0:	2300      	movs	r3, #0
100424b2:	60fb      	str	r3, [r7, #12]
100424b4:	68ba      	ldr	r2, [r7, #8]
100424b6:	68fb      	ldr	r3, [r7, #12]
100424b8:	6938      	ldr	r0, [r7, #16]
100424ba:	6979      	ldr	r1, [r7, #20]
100424bc:	f7fd ffa0 	bl	10040400 <__aeabi_lmul>
100424c0:	0002      	movs	r2, r0
100424c2:	000b      	movs	r3, r1
100424c4:	0010      	movs	r0, r2
100424c6:	0019      	movs	r1, r3
100424c8:	4a74      	ldr	r2, [pc, #464]	@ (1004269c <MRSubG_SearchChannelBwME+0x258>)
100424ca:	2300      	movs	r3, #0
100424cc:	f7fd ff78 	bl	100403c0 <__aeabi_uldivmod>
100424d0:	0002      	movs	r2, r0
100424d2:	000b      	movs	r3, r1
  for (i = 0; i < 99 &&
100424d4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
100424d6:	4293      	cmp	r3, r2
100424d8:	d3ca      	bcc.n	10042470 <MRSubG_SearchChannelBwME+0x2c>
    ;

  if (i != 0)
100424da:	222f      	movs	r2, #47	@ 0x2f
100424dc:	2118      	movs	r1, #24
100424de:	1853      	adds	r3, r2, r1
100424e0:	19db      	adds	r3, r3, r7
100424e2:	781b      	ldrb	r3, [r3, #0]
100424e4:	b25b      	sxtb	r3, r3
100424e6:	2b00      	cmp	r3, #0
100424e8:	d100      	bne.n	100424ec <MRSubG_SearchChannelBwME+0xa8>
100424ea:	e0b5      	b.n	10042658 <MRSubG_SearchChannelBwME+0x214>
  {
    /* Finds the index value with best approximation in i-1, i and i+1 elements */
    i_tmp = i;
100424ec:	2323      	movs	r3, #35	@ 0x23
100424ee:	185b      	adds	r3, r3, r1
100424f0:	19db      	adds	r3, r3, r7
100424f2:	1852      	adds	r2, r2, r1
100424f4:	19d2      	adds	r2, r2, r7
100424f6:	7812      	ldrb	r2, [r2, #0]
100424f8:	701a      	strb	r2, [r3, #0]

    for (j = 0; j < 3; j++)
100424fa:	232e      	movs	r3, #46	@ 0x2e
100424fc:	185b      	adds	r3, r3, r1
100424fe:	19db      	adds	r3, r3, r7
10042500:	2200      	movs	r2, #0
10042502:	701a      	strb	r2, [r3, #0]
10042504:	e05d      	b.n	100425c2 <MRSubG_SearchChannelBwME+0x17e>
    {
      if (((i_tmp + j - 1) >= 0) && ((i_tmp + j - 1) <= 98))
10042506:	2023      	movs	r0, #35	@ 0x23
10042508:	2618      	movs	r6, #24
1004250a:	1983      	adds	r3, r0, r6
1004250c:	19db      	adds	r3, r3, r7
1004250e:	2200      	movs	r2, #0
10042510:	569a      	ldrsb	r2, [r3, r2]
10042512:	212e      	movs	r1, #46	@ 0x2e
10042514:	198b      	adds	r3, r1, r6
10042516:	19db      	adds	r3, r3, r7
10042518:	781b      	ldrb	r3, [r3, #0]
1004251a:	18d3      	adds	r3, r2, r3
1004251c:	2b00      	cmp	r3, #0
1004251e:	dd3c      	ble.n	1004259a <MRSubG_SearchChannelBwME+0x156>
10042520:	1983      	adds	r3, r0, r6
10042522:	19db      	adds	r3, r3, r7
10042524:	2200      	movs	r2, #0
10042526:	569a      	ldrsb	r2, [r3, r2]
10042528:	198b      	adds	r3, r1, r6
1004252a:	19db      	adds	r3, r3, r7
1004252c:	781b      	ldrb	r3, [r3, #0]
1004252e:	18d3      	adds	r3, r2, r3
10042530:	2b63      	cmp	r3, #99	@ 0x63
10042532:	dc32      	bgt.n	1004259a <MRSubG_SearchChannelBwME+0x156>
      {
        chfltCalculation[j] = (int32_t)lBandwidth -
10042534:	6a7e      	ldr	r6, [r7, #36]	@ 0x24
                              (int32_t)(((uint64_t)s_Channel_Filter_Bandwidth[i_tmp + j - 1] * f_dig) / 16000000);
10042536:	2318      	movs	r3, #24
10042538:	18c2      	adds	r2, r0, r3
1004253a:	19d3      	adds	r3, r2, r7
1004253c:	2200      	movs	r2, #0
1004253e:	569a      	ldrsb	r2, [r3, r2]
10042540:	2018      	movs	r0, #24
10042542:	180b      	adds	r3, r1, r0
10042544:	19db      	adds	r3, r3, r7
10042546:	781b      	ldrb	r3, [r3, #0]
10042548:	18d3      	adds	r3, r2, r3
1004254a:	1e5a      	subs	r2, r3, #1
1004254c:	4b52      	ldr	r3, [pc, #328]	@ (10042698 <MRSubG_SearchChannelBwME+0x254>)
1004254e:	0092      	lsls	r2, r2, #2
10042550:	58d3      	ldr	r3, [r2, r3]
10042552:	001c      	movs	r4, r3
10042554:	2300      	movs	r3, #0
10042556:	001d      	movs	r5, r3
10042558:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
1004255a:	603b      	str	r3, [r7, #0]
1004255c:	2300      	movs	r3, #0
1004255e:	607b      	str	r3, [r7, #4]
10042560:	683a      	ldr	r2, [r7, #0]
10042562:	687b      	ldr	r3, [r7, #4]
10042564:	0020      	movs	r0, r4
10042566:	0029      	movs	r1, r5
10042568:	f7fd ff4a 	bl	10040400 <__aeabi_lmul>
1004256c:	0002      	movs	r2, r0
1004256e:	000b      	movs	r3, r1
10042570:	0010      	movs	r0, r2
10042572:	0019      	movs	r1, r3
10042574:	4a49      	ldr	r2, [pc, #292]	@ (1004269c <MRSubG_SearchChannelBwME+0x258>)
10042576:	2300      	movs	r3, #0
10042578:	f7fd ff22 	bl	100403c0 <__aeabi_uldivmod>
1004257c:	0002      	movs	r2, r0
1004257e:	000b      	movs	r3, r1
10042580:	0011      	movs	r1, r2
        chfltCalculation[j] = (int32_t)lBandwidth -
10042582:	232e      	movs	r3, #46	@ 0x2e
10042584:	2018      	movs	r0, #24
10042586:	181b      	adds	r3, r3, r0
10042588:	19db      	adds	r3, r3, r7
1004258a:	781a      	ldrb	r2, [r3, #0]
1004258c:	1a71      	subs	r1, r6, r1
1004258e:	2314      	movs	r3, #20
10042590:	181b      	adds	r3, r3, r0
10042592:	19db      	adds	r3, r3, r7
10042594:	0092      	lsls	r2, r2, #2
10042596:	50d1      	str	r1, [r2, r3]
10042598:	e00a      	b.n	100425b0 <MRSubG_SearchChannelBwME+0x16c>
      }
      else
      {
        chfltCalculation[j] = 0x7FFFFFFF;
1004259a:	232e      	movs	r3, #46	@ 0x2e
1004259c:	2118      	movs	r1, #24
1004259e:	185b      	adds	r3, r3, r1
100425a0:	19db      	adds	r3, r3, r7
100425a2:	781a      	ldrb	r2, [r3, #0]
100425a4:	2314      	movs	r3, #20
100425a6:	185b      	adds	r3, r3, r1
100425a8:	19db      	adds	r3, r3, r7
100425aa:	0092      	lsls	r2, r2, #2
100425ac:	493c      	ldr	r1, [pc, #240]	@ (100426a0 <MRSubG_SearchChannelBwME+0x25c>)
100425ae:	50d1      	str	r1, [r2, r3]
    for (j = 0; j < 3; j++)
100425b0:	212e      	movs	r1, #46	@ 0x2e
100425b2:	2018      	movs	r0, #24
100425b4:	180b      	adds	r3, r1, r0
100425b6:	19db      	adds	r3, r3, r7
100425b8:	781a      	ldrb	r2, [r3, #0]
100425ba:	180b      	adds	r3, r1, r0
100425bc:	19db      	adds	r3, r3, r7
100425be:	3201      	adds	r2, #1
100425c0:	701a      	strb	r2, [r3, #0]
100425c2:	222e      	movs	r2, #46	@ 0x2e
100425c4:	2118      	movs	r1, #24
100425c6:	1853      	adds	r3, r2, r1
100425c8:	19db      	adds	r3, r3, r7
100425ca:	781b      	ldrb	r3, [r3, #0]
100425cc:	2b02      	cmp	r3, #2
100425ce:	d99a      	bls.n	10042506 <MRSubG_SearchChannelBwME+0xc2>
      }
    }

    chfltDelta = 0xFFFFFFFF;
100425d0:	2301      	movs	r3, #1
100425d2:	425b      	negs	r3, r3
100425d4:	643b      	str	r3, [r7, #64]	@ 0x40

    for (j = 0; j < 3; j++)
100425d6:	1853      	adds	r3, r2, r1
100425d8:	19db      	adds	r3, r3, r7
100425da:	2200      	movs	r2, #0
100425dc:	701a      	strb	r2, [r3, #0]
100425de:	e034      	b.n	1004264a <MRSubG_SearchChannelBwME+0x206>
    {
      if (S_ABS(chfltCalculation[j]) < chfltDelta)
100425e0:	212e      	movs	r1, #46	@ 0x2e
100425e2:	2418      	movs	r4, #24
100425e4:	190b      	adds	r3, r1, r4
100425e6:	19db      	adds	r3, r3, r7
100425e8:	781a      	ldrb	r2, [r3, #0]
100425ea:	2014      	movs	r0, #20
100425ec:	1903      	adds	r3, r0, r4
100425ee:	19db      	adds	r3, r3, r7
100425f0:	0092      	lsls	r2, r2, #2
100425f2:	58d3      	ldr	r3, [r2, r3]
100425f4:	17da      	asrs	r2, r3, #31
100425f6:	189b      	adds	r3, r3, r2
100425f8:	4053      	eors	r3, r2
100425fa:	001a      	movs	r2, r3
100425fc:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
100425fe:	4293      	cmp	r3, r2
10042600:	d91a      	bls.n	10042638 <MRSubG_SearchChannelBwME+0x1f4>
      {
        chfltDelta = S_ABS(chfltCalculation[j]);
10042602:	190b      	adds	r3, r1, r4
10042604:	19db      	adds	r3, r3, r7
10042606:	781a      	ldrb	r2, [r3, #0]
10042608:	1903      	adds	r3, r0, r4
1004260a:	19db      	adds	r3, r3, r7
1004260c:	0092      	lsls	r2, r2, #2
1004260e:	58d3      	ldr	r3, [r2, r3]
10042610:	17da      	asrs	r2, r3, #31
10042612:	189b      	adds	r3, r3, r2
10042614:	4053      	eors	r3, r2
10042616:	643b      	str	r3, [r7, #64]	@ 0x40
        i = i_tmp + j - 1;
10042618:	2323      	movs	r3, #35	@ 0x23
1004261a:	191b      	adds	r3, r3, r4
1004261c:	19db      	adds	r3, r3, r7
1004261e:	781a      	ldrb	r2, [r3, #0]
10042620:	0020      	movs	r0, r4
10042622:	190b      	adds	r3, r1, r4
10042624:	19db      	adds	r3, r3, r7
10042626:	781b      	ldrb	r3, [r3, #0]
10042628:	18d3      	adds	r3, r2, r3
1004262a:	b2db      	uxtb	r3, r3
1004262c:	3b01      	subs	r3, #1
1004262e:	b2da      	uxtb	r2, r3
10042630:	232f      	movs	r3, #47	@ 0x2f
10042632:	181b      	adds	r3, r3, r0
10042634:	19db      	adds	r3, r3, r7
10042636:	701a      	strb	r2, [r3, #0]
    for (j = 0; j < 3; j++)
10042638:	212e      	movs	r1, #46	@ 0x2e
1004263a:	2018      	movs	r0, #24
1004263c:	180b      	adds	r3, r1, r0
1004263e:	19db      	adds	r3, r3, r7
10042640:	781a      	ldrb	r2, [r3, #0]
10042642:	180b      	adds	r3, r1, r0
10042644:	19db      	adds	r3, r3, r7
10042646:	3201      	adds	r2, #1
10042648:	701a      	strb	r2, [r3, #0]
1004264a:	232e      	movs	r3, #46	@ 0x2e
1004264c:	2218      	movs	r2, #24
1004264e:	189b      	adds	r3, r3, r2
10042650:	19db      	adds	r3, r3, r7
10042652:	781b      	ldrb	r3, [r3, #0]
10042654:	2b02      	cmp	r3, #2
10042656:	d9c3      	bls.n	100425e0 <MRSubG_SearchChannelBwME+0x19c>
      }
    }
  }

  (*pcE) = (uint8_t)(i / 9);
10042658:	242f      	movs	r4, #47	@ 0x2f
1004265a:	2518      	movs	r5, #24
1004265c:	1963      	adds	r3, r4, r5
1004265e:	19db      	adds	r3, r3, r7
10042660:	781b      	ldrb	r3, [r3, #0]
10042662:	b25b      	sxtb	r3, r3
10042664:	2109      	movs	r1, #9
10042666:	0018      	movs	r0, r3
10042668:	f7fd fdbe 	bl	100401e8 <__divsi3>
1004266c:	0003      	movs	r3, r0
1004266e:	b25b      	sxtb	r3, r3
10042670:	b2da      	uxtb	r2, r3
10042672:	69fb      	ldr	r3, [r7, #28]
10042674:	701a      	strb	r2, [r3, #0]
  (*pcM) = (uint8_t)(i % 9);
10042676:	1963      	adds	r3, r4, r5
10042678:	19db      	adds	r3, r3, r7
1004267a:	781b      	ldrb	r3, [r3, #0]
1004267c:	b25b      	sxtb	r3, r3
1004267e:	2109      	movs	r1, #9
10042680:	0018      	movs	r0, r3
10042682:	f7fd fe97 	bl	100403b4 <__aeabi_idivmod>
10042686:	000b      	movs	r3, r1
10042688:	b25b      	sxtb	r3, r3
1004268a:	b2da      	uxtb	r2, r3
1004268c:	6a3b      	ldr	r3, [r7, #32]
1004268e:	701a      	strb	r2, [r3, #0]
}
10042690:	46c0      	nop			@ (mov r8, r8)
10042692:	46bd      	mov	sp, r7
10042694:	b013      	add	sp, #76	@ 0x4c
10042696:	bdf0      	pop	{r4, r5, r6, r7, pc}
10042698:	10045208 	.word	0x10045208
1004269c:	00f42400 	.word	0x00f42400
100426a0:	7fffffff 	.word	0x7fffffff

100426a4 <MRSubG_GetAllowedMaxOutputPower>:
  * @brief  Returns the maximum allowed output power supported by the specific configuration
  * @param  paDrvMode the configuration type.
  * @retval The maximum output power.
  */
static uint8_t MRSubG_GetAllowedMaxOutputPower(MRSubG_PA_DRVMode paDrvMode)
{
100426a4:	b580      	push	{r7, lr}
100426a6:	b084      	sub	sp, #16
100426a8:	af00      	add	r7, sp, #0
100426aa:	0002      	movs	r2, r0
100426ac:	1dfb      	adds	r3, r7, #7
100426ae:	701a      	strb	r2, [r3, #0]
  uint8_t retPwr = 20;
100426b0:	230f      	movs	r3, #15
100426b2:	18fb      	adds	r3, r7, r3
100426b4:	2214      	movs	r2, #20
100426b6:	701a      	strb	r2, [r3, #0]

  switch (paDrvMode)
100426b8:	1dfb      	adds	r3, r7, #7
100426ba:	781b      	ldrb	r3, [r3, #0]
100426bc:	2b03      	cmp	r3, #3
100426be:	d00f      	beq.n	100426e0 <MRSubG_GetAllowedMaxOutputPower+0x3c>
100426c0:	dc13      	bgt.n	100426ea <MRSubG_GetAllowedMaxOutputPower+0x46>
100426c2:	2b01      	cmp	r3, #1
100426c4:	d002      	beq.n	100426cc <MRSubG_GetAllowedMaxOutputPower+0x28>
100426c6:	2b02      	cmp	r3, #2
100426c8:	d005      	beq.n	100426d6 <MRSubG_GetAllowedMaxOutputPower+0x32>
100426ca:	e00e      	b.n	100426ea <MRSubG_GetAllowedMaxOutputPower+0x46>
  {
    case PA_DRV_TX:
      retPwr = 10;
100426cc:	230f      	movs	r3, #15
100426ce:	18fb      	adds	r3, r7, r3
100426d0:	220a      	movs	r2, #10
100426d2:	701a      	strb	r2, [r3, #0]
      break;
100426d4:	e009      	b.n	100426ea <MRSubG_GetAllowedMaxOutputPower+0x46>
    case PA_DRV_TX_HP:
      retPwr = 16;
100426d6:	230f      	movs	r3, #15
100426d8:	18fb      	adds	r3, r7, r3
100426da:	2210      	movs	r2, #16
100426dc:	701a      	strb	r2, [r3, #0]
      break;
100426de:	e004      	b.n	100426ea <MRSubG_GetAllowedMaxOutputPower+0x46>
    case PA_DRV_TX_TX_HP:
      retPwr = 18; /* Max allowed power without PA_DEGEN_ON */
100426e0:	230f      	movs	r3, #15
100426e2:	18fb      	adds	r3, r7, r3
100426e4:	2212      	movs	r2, #18
100426e6:	701a      	strb	r2, [r3, #0]
      break;
100426e8:	46c0      	nop			@ (mov r8, r8)
  }

  return retPwr;
100426ea:	230f      	movs	r3, #15
100426ec:	18fb      	adds	r3, r7, r3
100426ee:	781b      	ldrb	r3, [r3, #0]
}
100426f0:	0018      	movs	r0, r3
100426f2:	46bd      	mov	sp, r7
100426f4:	b004      	add	sp, #16
100426f6:	bd80      	pop	{r7, pc}

100426f8 <MRSUBG_EvaluateDSSS>:
  * @param  xModulation the modulation type.
  * @param  dsssExponent the DSSS exponent.
  * @retval None.
  */
static void MRSUBG_EvaluateDSSS(MRSubGModSelect xModulation, uint8_t dsssExponent)
{
100426f8:	b580      	push	{r7, lr}
100426fa:	b084      	sub	sp, #16
100426fc:	af00      	add	r7, sp, #0
100426fe:	0002      	movs	r2, r0
10042700:	1dfb      	adds	r3, r7, #7
10042702:	701a      	strb	r2, [r3, #0]
10042704:	1dbb      	adds	r3, r7, #6
10042706:	1c0a      	adds	r2, r1, #0
10042708:	701a      	strb	r2, [r3, #0]
  /* Disable DSSS for modulations different from 2(G)FSK */
  if (xModulation != MOD_2GFSK05 && xModulation != MOD_2GFSK1)
1004270a:	1dfb      	adds	r3, r7, #7
1004270c:	781b      	ldrb	r3, [r3, #0]
1004270e:	2b12      	cmp	r3, #18
10042710:	d006      	beq.n	10042720 <MRSUBG_EvaluateDSSS+0x28>
10042712:	1dfb      	adds	r3, r7, #7
10042714:	781b      	ldrb	r3, [r3, #0]
10042716:	2b02      	cmp	r3, #2
10042718:	d002      	beq.n	10042720 <MRSUBG_EvaluateDSSS+0x28>
  {
    dsssExponent = 0;
1004271a:	1dbb      	adds	r3, r7, #6
1004271c:	2200      	movs	r2, #0
1004271e:	701a      	strb	r2, [r3, #0]
  }

  uint8_t dsss_en = (dsssExponent > 0);
10042720:	1dbb      	adds	r3, r7, #6
10042722:	781b      	ldrb	r3, [r3, #0]
10042724:	1e5a      	subs	r2, r3, #1
10042726:	4193      	sbcs	r3, r2
10042728:	b2da      	uxtb	r2, r3
1004272a:	230e      	movs	r3, #14
1004272c:	18fb      	adds	r3, r7, r3
1004272e:	701a      	strb	r2, [r3, #0]
  uint8_t dsss_sf = (1 << dsssExponent); /* Spread Factor = 2^dssExponent */
10042730:	1dbb      	adds	r3, r7, #6
10042732:	781b      	ldrb	r3, [r3, #0]
10042734:	2201      	movs	r2, #1
10042736:	409a      	lsls	r2, r3
10042738:	210d      	movs	r1, #13
1004273a:	187b      	adds	r3, r7, r1
1004273c:	701a      	strb	r2, [r3, #0]
  uint8_t dsss_acq_thr = (dsss_sf - 1);
1004273e:	200f      	movs	r0, #15
10042740:	183b      	adds	r3, r7, r0
10042742:	187a      	adds	r2, r7, r1
10042744:	7812      	ldrb	r2, [r2, #0]
10042746:	3a01      	subs	r2, #1
10042748:	701a      	strb	r2, [r3, #0]

  if (dsssExponent > 3)
1004274a:	1dbb      	adds	r3, r7, #6
1004274c:	781b      	ldrb	r3, [r3, #0]
1004274e:	2b03      	cmp	r3, #3
10042750:	d904      	bls.n	1004275c <MRSUBG_EvaluateDSSS+0x64>
  {
    dsss_acq_thr = dsss_sf / 2;
10042752:	183b      	adds	r3, r7, r0
10042754:	187a      	adds	r2, r7, r1
10042756:	7812      	ldrb	r2, [r2, #0]
10042758:	0852      	lsrs	r2, r2, #1
1004275a:	701a      	strb	r2, [r3, #0]
  }

  MODIFY_REG_FIELD(MR_SUBG_GLOB_STATIC->DSSS_CTRL,  MR_SUBG_GLOB_STATIC_DSSS_CTRL_DSSS_EN, dsss_en);
1004275c:	4b16      	ldr	r3, [pc, #88]	@ (100427b8 <MRSUBG_EvaluateDSSS+0xc0>)
1004275e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
10042760:	2280      	movs	r2, #128	@ 0x80
10042762:	4393      	bics	r3, r2
10042764:	0019      	movs	r1, r3
10042766:	230e      	movs	r3, #14
10042768:	18fb      	adds	r3, r7, r3
1004276a:	781b      	ldrb	r3, [r3, #0]
1004276c:	01db      	lsls	r3, r3, #7
1004276e:	22ff      	movs	r2, #255	@ 0xff
10042770:	401a      	ands	r2, r3
10042772:	4b11      	ldr	r3, [pc, #68]	@ (100427b8 <MRSUBG_EvaluateDSSS+0xc0>)
10042774:	430a      	orrs	r2, r1
10042776:	639a      	str	r2, [r3, #56]	@ 0x38
  MODIFY_REG_FIELD(MR_SUBG_GLOB_STATIC->DSSS_CTRL,  MR_SUBG_GLOB_STATIC_DSSS_CTRL_SPREADING_EXP, dsssExponent);
10042778:	4b0f      	ldr	r3, [pc, #60]	@ (100427b8 <MRSUBG_EvaluateDSSS+0xc0>)
1004277a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
1004277c:	2270      	movs	r2, #112	@ 0x70
1004277e:	4393      	bics	r3, r2
10042780:	0019      	movs	r1, r3
10042782:	1dbb      	adds	r3, r7, #6
10042784:	781b      	ldrb	r3, [r3, #0]
10042786:	011b      	lsls	r3, r3, #4
10042788:	2270      	movs	r2, #112	@ 0x70
1004278a:	401a      	ands	r2, r3
1004278c:	4b0a      	ldr	r3, [pc, #40]	@ (100427b8 <MRSUBG_EvaluateDSSS+0xc0>)
1004278e:	430a      	orrs	r2, r1
10042790:	639a      	str	r2, [r3, #56]	@ 0x38
  MODIFY_REG_FIELD(MR_SUBG_GLOB_STATIC->DSSS_CTRL,  MR_SUBG_GLOB_STATIC_DSSS_CTRL_ACQ_THR, dsss_acq_thr);
10042792:	4b09      	ldr	r3, [pc, #36]	@ (100427b8 <MRSUBG_EvaluateDSSS+0xc0>)
10042794:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
10042796:	4a09      	ldr	r2, [pc, #36]	@ (100427bc <MRSUBG_EvaluateDSSS+0xc4>)
10042798:	4013      	ands	r3, r2
1004279a:	0019      	movs	r1, r3
1004279c:	230f      	movs	r3, #15
1004279e:	18fb      	adds	r3, r7, r3
100427a0:	781b      	ldrb	r3, [r3, #0]
100427a2:	029b      	lsls	r3, r3, #10
100427a4:	041b      	lsls	r3, r3, #16
100427a6:	0c1a      	lsrs	r2, r3, #16
100427a8:	4b03      	ldr	r3, [pc, #12]	@ (100427b8 <MRSUBG_EvaluateDSSS+0xc0>)
100427aa:	430a      	orrs	r2, r1
100427ac:	639a      	str	r2, [r3, #56]	@ 0x38
}
100427ae:	46c0      	nop			@ (mov r8, r8)
100427b0:	46bd      	mov	sp, r7
100427b2:	b004      	add	sp, #16
100427b4:	bd80      	pop	{r7, pc}
100427b6:	46c0      	nop			@ (mov r8, r8)
100427b8:	49000400 	.word	0x49000400
100427bc:	ffff03ff 	.word	0xffff03ff

100427c0 <HAL_MRSubG_Init>:
  * @param  pxSRadioInitStruct pointer to a SMRSubGConfig_t structure that
  *         contains the configuration information for the MR_SUBG radio part of STM32WL3x.
  * @retval Error code: 0=no error, 1=error during calibration of VCO.
  */
uint8_t HAL_MRSubG_Init(SMRSubGConfig_t *pxSRadioInitStruct)
{
100427c0:	b580      	push	{r7, lr}
100427c2:	b082      	sub	sp, #8
100427c4:	af00      	add	r7, sp, #0
100427c6:	6078      	str	r0, [r7, #4]

  assert_param(IS_FREQUENCY_BAND(pxSRadioInitStruct->lFrequencyBase));
  assert_param(IS_MODULATION(pxSRadioInitStruct->xModulationSelect));
  assert_param(IS_DATARATE(pxSRadioInitStruct->lDatarate));

  HAL_MRSubG_MspInit();
100427c8:	f7fe f95c 	bl	10040a84 <HAL_MRSubG_MspInit>

  /* Setup design values for default registers */
  MODIFY_REG_FIELD(MR_SUBG_RADIO->AFC1_CONFIG, MR_SUBG_RADIO_AFC1_CONFIG_AFC_FAST_PERIOD, 0x00);
100427cc:	2392      	movs	r3, #146	@ 0x92
100427ce:	05db      	lsls	r3, r3, #23
100427d0:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
100427d2:	2392      	movs	r3, #146	@ 0x92
100427d4:	05db      	lsls	r3, r3, #23
100427d6:	21ff      	movs	r1, #255	@ 0xff
100427d8:	438a      	bics	r2, r1
100427da:	625a      	str	r2, [r3, #36]	@ 0x24

  MODIFY_REG_FIELD(MR_SUBG_RADIO->CLKREC_CTRL0, MR_SUBG_RADIO_CLKREC_CTRL0_PSTFLT_LEN, 0x01);
100427dc:	2392      	movs	r3, #146	@ 0x92
100427de:	05db      	lsls	r3, r3, #23
100427e0:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
100427e2:	2392      	movs	r3, #146	@ 0x92
100427e4:	05db      	lsls	r3, r3, #23
100427e6:	2180      	movs	r1, #128	@ 0x80
100427e8:	430a      	orrs	r2, r1
100427ea:	631a      	str	r2, [r3, #48]	@ 0x30
  MODIFY_REG_FIELD(MR_SUBG_RADIO->CLKREC_CTRL0, MR_SUBG_RADIO_CLKREC_CTRL0_CLKREC_P_GAIN_FAST, 0x03);
100427ec:	2392      	movs	r3, #146	@ 0x92
100427ee:	05db      	lsls	r3, r3, #23
100427f0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
100427f2:	2270      	movs	r2, #112	@ 0x70
100427f4:	4393      	bics	r3, r2
100427f6:	001a      	movs	r2, r3
100427f8:	2392      	movs	r3, #146	@ 0x92
100427fa:	05db      	lsls	r3, r3, #23
100427fc:	2130      	movs	r1, #48	@ 0x30
100427fe:	430a      	orrs	r2, r1
10042800:	631a      	str	r2, [r3, #48]	@ 0x30
  MODIFY_REG_FIELD(MR_SUBG_RADIO->CLKREC_CTRL0, MR_SUBG_RADIO_CLKREC_CTRL0_CLKREC_I_GAIN_FAST, 0x08);
10042802:	2392      	movs	r3, #146	@ 0x92
10042804:	05db      	lsls	r3, r3, #23
10042806:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
10042808:	220f      	movs	r2, #15
1004280a:	4393      	bics	r3, r2
1004280c:	001a      	movs	r2, r3
1004280e:	2392      	movs	r3, #146	@ 0x92
10042810:	05db      	lsls	r3, r3, #23
10042812:	2108      	movs	r1, #8
10042814:	430a      	orrs	r2, r1
10042816:	631a      	str	r2, [r3, #48]	@ 0x30

  MODIFY_REG_FIELD(MR_SUBG_RADIO->CLKREC_CTRL1, MR_SUBG_RADIO_CLKREC_CTRL1_CLKREC_ALGO_SEL, 0x00);
10042818:	2392      	movs	r3, #146	@ 0x92
1004281a:	05db      	lsls	r3, r3, #23
1004281c:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
1004281e:	2392      	movs	r3, #146	@ 0x92
10042820:	05db      	lsls	r3, r3, #23
10042822:	2180      	movs	r1, #128	@ 0x80
10042824:	438a      	bics	r2, r1
10042826:	635a      	str	r2, [r3, #52]	@ 0x34
  MODIFY_REG_FIELD(MR_SUBG_RADIO->CLKREC_CTRL1, MR_SUBG_RADIO_CLKREC_CTRL1_CLKREC_P_GAIN_SLOW, 0x05);
10042828:	2392      	movs	r3, #146	@ 0x92
1004282a:	05db      	lsls	r3, r3, #23
1004282c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
1004282e:	2270      	movs	r2, #112	@ 0x70
10042830:	4393      	bics	r3, r2
10042832:	001a      	movs	r2, r3
10042834:	2392      	movs	r3, #146	@ 0x92
10042836:	05db      	lsls	r3, r3, #23
10042838:	2150      	movs	r1, #80	@ 0x50
1004283a:	430a      	orrs	r2, r1
1004283c:	635a      	str	r2, [r3, #52]	@ 0x34
  MODIFY_REG_FIELD(MR_SUBG_RADIO->CLKREC_CTRL1, MR_SUBG_RADIO_CLKREC_CTRL1_CLKREC_I_GAIN_SLOW, 0x0C);
1004283e:	2392      	movs	r3, #146	@ 0x92
10042840:	05db      	lsls	r3, r3, #23
10042842:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
10042844:	220f      	movs	r2, #15
10042846:	4393      	bics	r3, r2
10042848:	001a      	movs	r2, r3
1004284a:	2392      	movs	r3, #146	@ 0x92
1004284c:	05db      	lsls	r3, r3, #23
1004284e:	210c      	movs	r1, #12
10042850:	430a      	orrs	r2, r1
10042852:	635a      	str	r2, [r3, #52]	@ 0x34

  MODIFY_REG_FIELD(MR_SUBG_GLOB_STATIC->DSSS_CTRL, MR_SUBG_GLOB_STATIC_DSSS_CTRL_ACQ_HITS, 0x03);
10042854:	4b22      	ldr	r3, [pc, #136]	@ (100428e0 <HAL_MRSubG_Init+0x120>)
10042856:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
10042858:	4b21      	ldr	r3, [pc, #132]	@ (100428e0 <HAL_MRSubG_Init+0x120>)
1004285a:	21c0      	movs	r1, #192	@ 0xc0
1004285c:	0089      	lsls	r1, r1, #2
1004285e:	430a      	orrs	r2, r1
10042860:	639a      	str	r2, [r3, #56]	@ 0x38
  MODIFY_REG_FIELD(MR_SUBG_GLOB_STATIC->DSSS_CTRL, MR_SUBG_GLOB_STATIC_DSSS_CTRL_ACQ_WINDOW, 0x04);
10042862:	4b1f      	ldr	r3, [pc, #124]	@ (100428e0 <HAL_MRSubG_Init+0x120>)
10042864:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
10042866:	220f      	movs	r2, #15
10042868:	4393      	bics	r3, r2
1004286a:	001a      	movs	r2, r3
1004286c:	4b1c      	ldr	r3, [pc, #112]	@ (100428e0 <HAL_MRSubG_Init+0x120>)
1004286e:	2104      	movs	r1, #4
10042870:	430a      	orrs	r2, r1
10042872:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Enable calibration */
  SET_BIT(MR_SUBG_GLOB_DYNAMIC->VCO_CAL_CONFIG, MR_SUBG_GLOB_DYNAMIC_VCO_CAL_CONFIG_VCO_CALIB_REQ);
10042874:	4b1b      	ldr	r3, [pc, #108]	@ (100428e4 <HAL_MRSubG_Init+0x124>)
10042876:	691a      	ldr	r2, [r3, #16]
10042878:	4b1a      	ldr	r3, [pc, #104]	@ (100428e4 <HAL_MRSubG_Init+0x124>)
1004287a:	2180      	movs	r1, #128	@ 0x80
1004287c:	0609      	lsls	r1, r1, #24
1004287e:	430a      	orrs	r2, r1
10042880:	611a      	str	r2, [r3, #16]

  /* Avoid AGC glitches */
  WRITE_REG(MR_SUBG_RADIO->RF_FSM7_TIMEOUT, 0x0F);
10042882:	2392      	movs	r3, #146	@ 0x92
10042884:	05db      	lsls	r3, r3, #23
10042886:	220f      	movs	r2, #15
10042888:	61da      	str	r2, [r3, #28]

  /* Set synth registers */
  HAL_MRSubG_SetFrequencyBase(pxSRadioInitStruct->lFrequencyBase);
1004288a:	687b      	ldr	r3, [r7, #4]
1004288c:	681b      	ldr	r3, [r3, #0]
1004288e:	0018      	movs	r0, r3
10042890:	f000 f82a 	bl	100428e8 <HAL_MRSubG_SetFrequencyBase>

  /* Configure modulation */
  HAL_MRSubG_SetModulation(pxSRadioInitStruct->xModulationSelect, pxSRadioInitStruct->dsssExp);
10042894:	687b      	ldr	r3, [r7, #4]
10042896:	791a      	ldrb	r2, [r3, #4]
10042898:	687b      	ldr	r3, [r7, #4]
1004289a:	7d1b      	ldrb	r3, [r3, #20]
1004289c:	0019      	movs	r1, r3
1004289e:	0010      	movs	r0, r2
100428a0:	f000 f960 	bl	10042b64 <HAL_MRSubG_SetModulation>

  /* Configure datarate */
  HAL_MRSubG_SetDatarate(pxSRadioInitStruct->lDatarate);
100428a4:	687b      	ldr	r3, [r7, #4]
100428a6:	689b      	ldr	r3, [r3, #8]
100428a8:	0018      	movs	r0, r3
100428aa:	f000 f865 	bl	10042978 <HAL_MRSubG_SetDatarate>

  /* Configure frequency deviation */
  HAL_MRSubG_SetFrequencyDev(pxSRadioInitStruct->lFreqDev);
100428ae:	687b      	ldr	r3, [r7, #4]
100428b0:	68db      	ldr	r3, [r3, #12]
100428b2:	0018      	movs	r0, r3
100428b4:	f000 f88c 	bl	100429d0 <HAL_MRSubG_SetFrequencyDev>

  /* Configure RX channel bandwidth */
  HAL_MRSubG_SetChannelBW(pxSRadioInitStruct->lBandwidth);
100428b8:	687b      	ldr	r3, [r7, #4]
100428ba:	691b      	ldr	r3, [r3, #16]
100428bc:	0018      	movs	r0, r3
100428be:	f000 f8c1 	bl	10042a44 <HAL_MRSubG_SetChannelBW>

  /* Configure Output Power */
  HAL_MRSubG_SetPALeveldBm(7, pxSRadioInitStruct->outputPower, pxSRadioInitStruct->PADrvMode);
100428c2:	687b      	ldr	r3, [r7, #4]
100428c4:	2115      	movs	r1, #21
100428c6:	5659      	ldrsb	r1, [r3, r1]
100428c8:	687b      	ldr	r3, [r7, #4]
100428ca:	7d9b      	ldrb	r3, [r3, #22]
100428cc:	001a      	movs	r2, r3
100428ce:	2007      	movs	r0, #7
100428d0:	f000 f9ce 	bl	10042c70 <HAL_MRSubG_SetPALeveldBm>

  return 0;
100428d4:	2300      	movs	r3, #0
}
100428d6:	0018      	movs	r0, r3
100428d8:	46bd      	mov	sp, r7
100428da:	b002      	add	sp, #8
100428dc:	bd80      	pop	{r7, pc}
100428de:	46c0      	nop			@ (mov r8, r8)
100428e0:	49000400 	.word	0x49000400
100428e4:	49000500 	.word	0x49000500

100428e8 <HAL_MRSubG_SetFrequencyBase>:
  * @brief  Set the Synth word and the Band Select register according to desired base carrier frequency.
  * @param  lFBase the base carrier frequency expressed in Hz as unsigned word.
  * @retval None.
  */
void HAL_MRSubG_SetFrequencyBase(uint32_t lFBase)
{
100428e8:	b5b0      	push	{r4, r5, r7, lr}
100428ea:	b086      	sub	sp, #24
100428ec:	af00      	add	r7, sp, #0
100428ee:	6078      	str	r0, [r7, #4]
  uint32_t synth_frac;
  uint32_t b_factor;

  assert_param(IS_FREQUENCY_BAND(lFBase));

  MRSubG_ComputeSynthWord(lFBase, &synth_int, &synth_frac, &band);
100428f0:	2413      	movs	r4, #19
100428f2:	193b      	adds	r3, r7, r4
100428f4:	220c      	movs	r2, #12
100428f6:	18ba      	adds	r2, r7, r2
100428f8:	2512      	movs	r5, #18
100428fa:	1979      	adds	r1, r7, r5
100428fc:	6878      	ldr	r0, [r7, #4]
100428fe:	f7ff fa37 	bl	10041d70 <MRSubG_ComputeSynthWord>

  MODIFY_REG_FIELD(MR_SUBG_GLOB_DYNAMIC->SYNTH_FREQ, MR_SUBG_GLOB_DYNAMIC_SYNTH_FREQ_SYNTH_INT, synth_int);
10042902:	4b1a      	ldr	r3, [pc, #104]	@ (1004296c <HAL_MRSubG_SetFrequencyBase+0x84>)
10042904:	68db      	ldr	r3, [r3, #12]
10042906:	4a1a      	ldr	r2, [pc, #104]	@ (10042970 <HAL_MRSubG_SetFrequencyBase+0x88>)
10042908:	4013      	ands	r3, r2
1004290a:	0019      	movs	r1, r3
1004290c:	197b      	adds	r3, r7, r5
1004290e:	781b      	ldrb	r3, [r3, #0]
10042910:	051a      	lsls	r2, r3, #20
10042912:	23ff      	movs	r3, #255	@ 0xff
10042914:	051b      	lsls	r3, r3, #20
10042916:	401a      	ands	r2, r3
10042918:	4b14      	ldr	r3, [pc, #80]	@ (1004296c <HAL_MRSubG_SetFrequencyBase+0x84>)
1004291a:	430a      	orrs	r2, r1
1004291c:	60da      	str	r2, [r3, #12]
  MODIFY_REG_FIELD(MR_SUBG_GLOB_DYNAMIC->SYNTH_FREQ, MR_SUBG_GLOB_DYNAMIC_SYNTH_FREQ_SYNTH_FRAC, synth_frac);
1004291e:	4b13      	ldr	r3, [pc, #76]	@ (1004296c <HAL_MRSubG_SetFrequencyBase+0x84>)
10042920:	68db      	ldr	r3, [r3, #12]
10042922:	0d1b      	lsrs	r3, r3, #20
10042924:	0519      	lsls	r1, r3, #20
10042926:	68fb      	ldr	r3, [r7, #12]
10042928:	031b      	lsls	r3, r3, #12
1004292a:	0b1a      	lsrs	r2, r3, #12
1004292c:	4b0f      	ldr	r3, [pc, #60]	@ (1004296c <HAL_MRSubG_SetFrequencyBase+0x84>)
1004292e:	430a      	orrs	r2, r1
10042930:	60da      	str	r2, [r3, #12]
  MODIFY_REG_FIELD(MR_SUBG_GLOB_DYNAMIC->ADDITIONAL_CTRL, MR_SUBG_GLOB_DYNAMIC_ADDITIONAL_CTRL_CH_NUM, 0x00);
10042932:	4b0e      	ldr	r3, [pc, #56]	@ (1004296c <HAL_MRSubG_SetFrequencyBase+0x84>)
10042934:	6a1a      	ldr	r2, [r3, #32]
10042936:	4b0d      	ldr	r3, [pc, #52]	@ (1004296c <HAL_MRSubG_SetFrequencyBase+0x84>)
10042938:	21ff      	movs	r1, #255	@ 0xff
1004293a:	438a      	bics	r2, r1
1004293c:	621a      	str	r2, [r3, #32]
  else
  {
    b_factor = (band / 4) - 1;
  }
#else
  b_factor = (band / 4) - 1;
1004293e:	193b      	adds	r3, r7, r4
10042940:	781b      	ldrb	r3, [r3, #0]
10042942:	089b      	lsrs	r3, r3, #2
10042944:	b2db      	uxtb	r3, r3
10042946:	3b01      	subs	r3, #1
10042948:	617b      	str	r3, [r7, #20]
#endif /* STM32WL3RX */

  MODIFY_REG_FIELD(MR_SUBG_GLOB_DYNAMIC->SYNTH_FREQ, MR_SUBG_GLOB_DYNAMIC_SYNTH_FREQ_BS, b_factor);
1004294a:	4b08      	ldr	r3, [pc, #32]	@ (1004296c <HAL_MRSubG_SetFrequencyBase+0x84>)
1004294c:	68db      	ldr	r3, [r3, #12]
1004294e:	4a09      	ldr	r2, [pc, #36]	@ (10042974 <HAL_MRSubG_SetFrequencyBase+0x8c>)
10042950:	4013      	ands	r3, r2
10042952:	0019      	movs	r1, r3
10042954:	697b      	ldr	r3, [r7, #20]
10042956:	079a      	lsls	r2, r3, #30
10042958:	2380      	movs	r3, #128	@ 0x80
1004295a:	05db      	lsls	r3, r3, #23
1004295c:	401a      	ands	r2, r3
1004295e:	4b03      	ldr	r3, [pc, #12]	@ (1004296c <HAL_MRSubG_SetFrequencyBase+0x84>)
10042960:	430a      	orrs	r2, r1
10042962:	60da      	str	r2, [r3, #12]
}
10042964:	46c0      	nop			@ (mov r8, r8)
10042966:	46bd      	mov	sp, r7
10042968:	b006      	add	sp, #24
1004296a:	bdb0      	pop	{r4, r5, r7, pc}
1004296c:	49000500 	.word	0x49000500
10042970:	f00fffff 	.word	0xf00fffff
10042974:	bfffffff 	.word	0xbfffffff

10042978 <HAL_MRSubG_SetDatarate>:
  * @brief  Set the datarate.
  * @param  lDatarate datarate expressed in sps.
  * @retval None.
  */
void HAL_MRSubG_SetDatarate(uint32_t lDatarate)
{
10042978:	b5b0      	push	{r4, r5, r7, lr}
1004297a:	b084      	sub	sp, #16
1004297c:	af00      	add	r7, sp, #0
1004297e:	6078      	str	r0, [r7, #4]
  uint16_t dr_m;

  assert_param(IS_DATARATE(lDatarate));

  /* Calculates the datarate mantissa and exponent */
  MRSubG_SearchDatarateME(lDatarate, &dr_m, &dr_e);
10042980:	240f      	movs	r4, #15
10042982:	193a      	adds	r2, r7, r4
10042984:	250c      	movs	r5, #12
10042986:	1979      	adds	r1, r7, r5
10042988:	687b      	ldr	r3, [r7, #4]
1004298a:	0018      	movs	r0, r3
1004298c:	f7ff fac6 	bl	10041f1c <MRSubG_SearchDatarateME>

  MODIFY_REG_FIELD(MR_SUBG_GLOB_DYNAMIC->MOD0_CONFIG, MR_SUBG_GLOB_DYNAMIC_MOD0_CONFIG_DATARATE_M, dr_m);
10042990:	4b0d      	ldr	r3, [pc, #52]	@ (100429c8 <HAL_MRSubG_SetDatarate+0x50>)
10042992:	685b      	ldr	r3, [r3, #4]
10042994:	0c1b      	lsrs	r3, r3, #16
10042996:	041a      	lsls	r2, r3, #16
10042998:	197b      	adds	r3, r7, r5
1004299a:	881b      	ldrh	r3, [r3, #0]
1004299c:	0019      	movs	r1, r3
1004299e:	4b0a      	ldr	r3, [pc, #40]	@ (100429c8 <HAL_MRSubG_SetDatarate+0x50>)
100429a0:	430a      	orrs	r2, r1
100429a2:	605a      	str	r2, [r3, #4]
  MODIFY_REG_FIELD(MR_SUBG_GLOB_DYNAMIC->MOD0_CONFIG, MR_SUBG_GLOB_DYNAMIC_MOD0_CONFIG_DATARATE_E, dr_e);
100429a4:	4b08      	ldr	r3, [pc, #32]	@ (100429c8 <HAL_MRSubG_SetDatarate+0x50>)
100429a6:	685b      	ldr	r3, [r3, #4]
100429a8:	4a08      	ldr	r2, [pc, #32]	@ (100429cc <HAL_MRSubG_SetDatarate+0x54>)
100429aa:	4013      	ands	r3, r2
100429ac:	0019      	movs	r1, r3
100429ae:	193b      	adds	r3, r7, r4
100429b0:	781b      	ldrb	r3, [r3, #0]
100429b2:	041a      	lsls	r2, r3, #16
100429b4:	23f0      	movs	r3, #240	@ 0xf0
100429b6:	031b      	lsls	r3, r3, #12
100429b8:	401a      	ands	r2, r3
100429ba:	4b03      	ldr	r3, [pc, #12]	@ (100429c8 <HAL_MRSubG_SetDatarate+0x50>)
100429bc:	430a      	orrs	r2, r1
100429be:	605a      	str	r2, [r3, #4]
}
100429c0:	46c0      	nop			@ (mov r8, r8)
100429c2:	46bd      	mov	sp, r7
100429c4:	b004      	add	sp, #16
100429c6:	bdb0      	pop	{r4, r5, r7, pc}
100429c8:	49000500 	.word	0x49000500
100429cc:	fff0ffff 	.word	0xfff0ffff

100429d0 <HAL_MRSubG_SetFrequencyDev>:
  * @brief  Set the frequency deviation.
  * @param  lFDev frequency deviation expressed in Hz.
  * @retval None.
  */
void HAL_MRSubG_SetFrequencyDev(uint32_t lFDev)
{
100429d0:	b5b0      	push	{r4, r5, r7, lr}
100429d2:	b084      	sub	sp, #16
100429d4:	af00      	add	r7, sp, #0
100429d6:	6078      	str	r0, [r7, #4]
  else
  {
    bs = (READ_REG_FIELD(MR_SUBG_GLOB_DYNAMIC->SYNTH_FREQ, MR_SUBG_GLOB_DYNAMIC_SYNTH_FREQ_BS) + 1) * 4;
  }
#else
  bs = (READ_REG_FIELD(MR_SUBG_GLOB_DYNAMIC->SYNTH_FREQ, MR_SUBG_GLOB_DYNAMIC_SYNTH_FREQ_BS) + 1) * 4;
100429d8:	4b18      	ldr	r3, [pc, #96]	@ (10042a3c <HAL_MRSubG_SetFrequencyDev+0x6c>)
100429da:	68db      	ldr	r3, [r3, #12]
100429dc:	0f9b      	lsrs	r3, r3, #30
100429de:	2201      	movs	r2, #1
100429e0:	4013      	ands	r3, r2
100429e2:	3301      	adds	r3, #1
100429e4:	b2da      	uxtb	r2, r3
100429e6:	210f      	movs	r1, #15
100429e8:	187b      	adds	r3, r7, r1
100429ea:	0092      	lsls	r2, r2, #2
100429ec:	701a      	strb	r2, [r3, #0]
#endif /* STM32WL3RX */
#endif /* STM32WL33XA */

  /* Calculates the frequency deviation mantissa and exponent */
  MRSubG_SearchFreqDevME(lFDev, &uFDevM, &uFDevE, bs);
100429ee:	187b      	adds	r3, r7, r1
100429f0:	781b      	ldrb	r3, [r3, #0]
100429f2:	240d      	movs	r4, #13
100429f4:	193a      	adds	r2, r7, r4
100429f6:	250e      	movs	r5, #14
100429f8:	1979      	adds	r1, r7, r5
100429fa:	6878      	ldr	r0, [r7, #4]
100429fc:	f7ff fc11 	bl	10042222 <MRSubG_SearchFreqDevME>

  MODIFY_REG_FIELD(MR_SUBG_GLOB_DYNAMIC->MOD1_CONFIG, MR_SUBG_GLOB_DYNAMIC_MOD1_CONFIG_FDEV_M, uFDevM);
10042a00:	4b0e      	ldr	r3, [pc, #56]	@ (10042a3c <HAL_MRSubG_SetFrequencyDev+0x6c>)
10042a02:	689b      	ldr	r3, [r3, #8]
10042a04:	22ff      	movs	r2, #255	@ 0xff
10042a06:	4393      	bics	r3, r2
10042a08:	001a      	movs	r2, r3
10042a0a:	197b      	adds	r3, r7, r5
10042a0c:	781b      	ldrb	r3, [r3, #0]
10042a0e:	0019      	movs	r1, r3
10042a10:	4b0a      	ldr	r3, [pc, #40]	@ (10042a3c <HAL_MRSubG_SetFrequencyDev+0x6c>)
10042a12:	430a      	orrs	r2, r1
10042a14:	609a      	str	r2, [r3, #8]
  MODIFY_REG_FIELD(MR_SUBG_GLOB_DYNAMIC->MOD1_CONFIG, MR_SUBG_GLOB_DYNAMIC_MOD1_CONFIG_FDEV_E, uFDevE);
10042a16:	4b09      	ldr	r3, [pc, #36]	@ (10042a3c <HAL_MRSubG_SetFrequencyDev+0x6c>)
10042a18:	689b      	ldr	r3, [r3, #8]
10042a1a:	4a09      	ldr	r2, [pc, #36]	@ (10042a40 <HAL_MRSubG_SetFrequencyDev+0x70>)
10042a1c:	4013      	ands	r3, r2
10042a1e:	0019      	movs	r1, r3
10042a20:	193b      	adds	r3, r7, r4
10042a22:	781b      	ldrb	r3, [r3, #0]
10042a24:	021a      	lsls	r2, r3, #8
10042a26:	23f0      	movs	r3, #240	@ 0xf0
10042a28:	011b      	lsls	r3, r3, #4
10042a2a:	401a      	ands	r2, r3
10042a2c:	4b03      	ldr	r3, [pc, #12]	@ (10042a3c <HAL_MRSubG_SetFrequencyDev+0x6c>)
10042a2e:	430a      	orrs	r2, r1
10042a30:	609a      	str	r2, [r3, #8]
}
10042a32:	46c0      	nop			@ (mov r8, r8)
10042a34:	46bd      	mov	sp, r7
10042a36:	b004      	add	sp, #16
10042a38:	bdb0      	pop	{r4, r5, r7, pc}
10042a3a:	46c0      	nop			@ (mov r8, r8)
10042a3c:	49000500 	.word	0x49000500
10042a40:	fffff0ff 	.word	0xfffff0ff

10042a44 <HAL_MRSubG_SetChannelBW>:
  *         bandwidth values (@ref s_Channel_Filter_Bandwidth).
  *         To verify the settled channel bandwidth it is possible to use the HAL_MRSubG_GetChannelBW API.
  * @retval None.
  */
void HAL_MRSubG_SetChannelBW(uint32_t lBandwidth)
{
10042a44:	b5b0      	push	{r4, r5, r7, lr}
10042a46:	b088      	sub	sp, #32
10042a48:	af00      	add	r7, sp, #0
10042a4a:	6078      	str	r0, [r7, #4]
  uint8_t uBwM = 0;
10042a4c:	240f      	movs	r4, #15
10042a4e:	193b      	adds	r3, r7, r4
10042a50:	2200      	movs	r2, #0
10042a52:	701a      	strb	r2, [r3, #0]
  uint8_t uBwE = 0;
10042a54:	250e      	movs	r5, #14
10042a56:	197b      	adds	r3, r7, r5
10042a58:	2200      	movs	r2, #0
10042a5a:	701a      	strb	r2, [r3, #0]
  uint32_t f_if = 0;
10042a5c:	2300      	movs	r3, #0
10042a5e:	61fb      	str	r3, [r7, #28]
  uint32_t if_offset = 0;
10042a60:	2300      	movs	r3, #0
10042a62:	61bb      	str	r3, [r7, #24]
  uint32_t chf_threshold = CHANNEL_FILTER_THRESHOLD;
10042a64:	4b38      	ldr	r3, [pc, #224]	@ (10042b48 <HAL_MRSubG_SetChannelBW+0x104>)
10042a66:	617b      	str	r3, [r7, #20]
  uint32_t f_dig = LL_GetXTALFreq() / 3;
10042a68:	f001 fc76 	bl	10044358 <LL_GetXTALFreq>
10042a6c:	0003      	movs	r3, r0
10042a6e:	2103      	movs	r1, #3
10042a70:	0018      	movs	r0, r3
10042a72:	f7fd fb2f 	bl	100400d4 <__udivsi3>
10042a76:	0003      	movs	r3, r0
10042a78:	613b      	str	r3, [r7, #16]

  /* Calculates the channel bandwidth mantissa and exponent */
  MRSubG_SearchChannelBwME(lBandwidth, &uBwM, &uBwE);
10042a7a:	197a      	adds	r2, r7, r5
10042a7c:	1939      	adds	r1, r7, r4
10042a7e:	687b      	ldr	r3, [r7, #4]
10042a80:	0018      	movs	r0, r3
10042a82:	f7ff fcdf 	bl	10042444 <MRSubG_SearchChannelBwME>

  MODIFY_REG_FIELD(MR_SUBG_GLOB_DYNAMIC->MOD1_CONFIG, MR_SUBG_GLOB_DYNAMIC_MOD1_CONFIG_CHFLT_M, uBwM);
10042a86:	4b31      	ldr	r3, [pc, #196]	@ (10042b4c <HAL_MRSubG_SetChannelBW+0x108>)
10042a88:	689b      	ldr	r3, [r3, #8]
10042a8a:	4a31      	ldr	r2, [pc, #196]	@ (10042b50 <HAL_MRSubG_SetChannelBW+0x10c>)
10042a8c:	4013      	ands	r3, r2
10042a8e:	0019      	movs	r1, r3
10042a90:	193b      	adds	r3, r7, r4
10042a92:	781b      	ldrb	r3, [r3, #0]
10042a94:	041a      	lsls	r2, r3, #16
10042a96:	23f0      	movs	r3, #240	@ 0xf0
10042a98:	031b      	lsls	r3, r3, #12
10042a9a:	401a      	ands	r2, r3
10042a9c:	4b2b      	ldr	r3, [pc, #172]	@ (10042b4c <HAL_MRSubG_SetChannelBW+0x108>)
10042a9e:	430a      	orrs	r2, r1
10042aa0:	609a      	str	r2, [r3, #8]
  MODIFY_REG_FIELD(MR_SUBG_GLOB_DYNAMIC->MOD1_CONFIG, MR_SUBG_GLOB_DYNAMIC_MOD1_CONFIG_CHFLT_E, uBwE);
10042aa2:	4b2a      	ldr	r3, [pc, #168]	@ (10042b4c <HAL_MRSubG_SetChannelBW+0x108>)
10042aa4:	689b      	ldr	r3, [r3, #8]
10042aa6:	4a2b      	ldr	r2, [pc, #172]	@ (10042b54 <HAL_MRSubG_SetChannelBW+0x110>)
10042aa8:	4013      	ands	r3, r2
10042aaa:	0019      	movs	r1, r3
10042aac:	197b      	adds	r3, r7, r5
10042aae:	781b      	ldrb	r3, [r3, #0]
10042ab0:	051a      	lsls	r2, r3, #20
10042ab2:	23f0      	movs	r3, #240	@ 0xf0
10042ab4:	041b      	lsls	r3, r3, #16
10042ab6:	401a      	ands	r2, r3
10042ab8:	4b24      	ldr	r3, [pc, #144]	@ (10042b4c <HAL_MRSubG_SetChannelBW+0x108>)
10042aba:	430a      	orrs	r2, r1
10042abc:	609a      	str	r2, [r3, #8]

  /* Set IF to 600 kHz, if channel filter requested is greater than CHF threshold */
  if (lBandwidth > chf_threshold)
10042abe:	687a      	ldr	r2, [r7, #4]
10042ac0:	697b      	ldr	r3, [r7, #20]
10042ac2:	429a      	cmp	r2, r3
10042ac4:	d90a      	bls.n	10042adc <HAL_MRSubG_SetChannelBW+0x98>
  {
    SET_BIT(MR_SUBG_GLOB_STATIC->IF_CTRL, MR_SUBG_GLOB_STATIC_IF_CTRL_IF_MODE);
10042ac6:	4b24      	ldr	r3, [pc, #144]	@ (10042b58 <HAL_MRSubG_SetChannelBW+0x114>)
10042ac8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
10042aca:	4b23      	ldr	r3, [pc, #140]	@ (10042b58 <HAL_MRSubG_SetChannelBW+0x114>)
10042acc:	2180      	movs	r1, #128	@ 0x80
10042ace:	0609      	lsls	r1, r1, #24
10042ad0:	430a      	orrs	r2, r1
10042ad2:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Define f_if */
    f_if = IF_FREQ_HIGH;
10042ad4:	2396      	movs	r3, #150	@ 0x96
10042ad6:	009b      	lsls	r3, r3, #2
10042ad8:	61fb      	str	r3, [r7, #28]
10042ada:	e008      	b.n	10042aee <HAL_MRSubG_SetChannelBW+0xaa>
  }
  else
  {
    /* Set antialiasing filter to 684kHz */
    CLEAR_BIT(MR_SUBG_GLOB_STATIC->IF_CTRL, MR_SUBG_GLOB_STATIC_IF_CTRL_IF_MODE);
10042adc:	4b1e      	ldr	r3, [pc, #120]	@ (10042b58 <HAL_MRSubG_SetChannelBW+0x114>)
10042ade:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
10042ae0:	4b1d      	ldr	r3, [pc, #116]	@ (10042b58 <HAL_MRSubG_SetChannelBW+0x114>)
10042ae2:	0052      	lsls	r2, r2, #1
10042ae4:	0852      	lsrs	r2, r2, #1
10042ae6:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Define f_if */
    f_if = IF_FREQ_LOW;
10042ae8:	2396      	movs	r3, #150	@ 0x96
10042aea:	005b      	lsls	r3, r3, #1
10042aec:	61fb      	str	r3, [r7, #28]
  }

  if_offset = (((f_if * 100) * 65536) / f_dig) * 10;
10042aee:	69fa      	ldr	r2, [r7, #28]
10042af0:	0013      	movs	r3, r2
10042af2:	009b      	lsls	r3, r3, #2
10042af4:	189b      	adds	r3, r3, r2
10042af6:	009a      	lsls	r2, r3, #2
10042af8:	189b      	adds	r3, r3, r2
10042afa:	049b      	lsls	r3, r3, #18
10042afc:	6939      	ldr	r1, [r7, #16]
10042afe:	0018      	movs	r0, r3
10042b00:	f7fd fae8 	bl	100400d4 <__udivsi3>
10042b04:	0003      	movs	r3, r0
10042b06:	001a      	movs	r2, r3
10042b08:	0013      	movs	r3, r2
10042b0a:	009b      	lsls	r3, r3, #2
10042b0c:	189b      	adds	r3, r3, r2
10042b0e:	005b      	lsls	r3, r3, #1
10042b10:	61bb      	str	r3, [r7, #24]
  else
  {
    MODIFY_REG_FIELD(MR_SUBG_GLOB_STATIC->IF_CTRL, MR_SUBG_GLOB_STATIC_IF_CTRL_IF_OFFSET_ANA, if_offset);
  }
#else
  MODIFY_REG_FIELD(MR_SUBG_GLOB_STATIC->IF_CTRL, MR_SUBG_GLOB_STATIC_IF_CTRL_IF_OFFSET_ANA, if_offset);
10042b12:	4b11      	ldr	r3, [pc, #68]	@ (10042b58 <HAL_MRSubG_SetChannelBW+0x114>)
10042b14:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
10042b16:	4a11      	ldr	r2, [pc, #68]	@ (10042b5c <HAL_MRSubG_SetChannelBW+0x118>)
10042b18:	4013      	ands	r3, r2
10042b1a:	0019      	movs	r1, r3
10042b1c:	69bb      	ldr	r3, [r7, #24]
10042b1e:	041b      	lsls	r3, r3, #16
10042b20:	4a0f      	ldr	r2, [pc, #60]	@ (10042b60 <HAL_MRSubG_SetChannelBW+0x11c>)
10042b22:	401a      	ands	r2, r3
10042b24:	4b0c      	ldr	r3, [pc, #48]	@ (10042b58 <HAL_MRSubG_SetChannelBW+0x114>)
10042b26:	430a      	orrs	r2, r1
10042b28:	62da      	str	r2, [r3, #44]	@ 0x2c
#endif /*STM32WL3RX*/

  MODIFY_REG_FIELD(MR_SUBG_GLOB_STATIC->IF_CTRL, MR_SUBG_GLOB_STATIC_IF_CTRL_IF_OFFSET_DIG, if_offset);
10042b2a:	4b0b      	ldr	r3, [pc, #44]	@ (10042b58 <HAL_MRSubG_SetChannelBW+0x114>)
10042b2c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
10042b2e:	0b5b      	lsrs	r3, r3, #13
10042b30:	0359      	lsls	r1, r3, #13
10042b32:	69bb      	ldr	r3, [r7, #24]
10042b34:	04db      	lsls	r3, r3, #19
10042b36:	0cda      	lsrs	r2, r3, #19
10042b38:	4b07      	ldr	r3, [pc, #28]	@ (10042b58 <HAL_MRSubG_SetChannelBW+0x114>)
10042b3a:	430a      	orrs	r2, r1
10042b3c:	62da      	str	r2, [r3, #44]	@ 0x2c
}
10042b3e:	46c0      	nop			@ (mov r8, r8)
10042b40:	46bd      	mov	sp, r7
10042b42:	b008      	add	sp, #32
10042b44:	bdb0      	pop	{r4, r5, r7, pc}
10042b46:	46c0      	nop			@ (mov r8, r8)
10042b48:	00061a80 	.word	0x00061a80
10042b4c:	49000500 	.word	0x49000500
10042b50:	fff0ffff 	.word	0xfff0ffff
10042b54:	ff0fffff 	.word	0xff0fffff
10042b58:	49000400 	.word	0x49000400
10042b5c:	e000ffff 	.word	0xe000ffff
10042b60:	1fff0000 	.word	0x1fff0000

10042b64 <HAL_MRSubG_SetModulation>:
  *         This parameter shall be of type @ref MRSubGModSelect.
  * @param  dsssExponent the DSSS spreading exponent. 0 means DSSS disabled.
  * @retval None.
  */
void HAL_MRSubG_SetModulation(MRSubGModSelect xModulation, uint8_t dsssExponent)
{
10042b64:	b580      	push	{r7, lr}
10042b66:	b082      	sub	sp, #8
10042b68:	af00      	add	r7, sp, #0
10042b6a:	0002      	movs	r2, r0
10042b6c:	1dfb      	adds	r3, r7, #7
10042b6e:	701a      	strb	r2, [r3, #0]
10042b70:	1dbb      	adds	r3, r7, #6
10042b72:	1c0a      	adds	r2, r1, #0
10042b74:	701a      	strb	r2, [r3, #0]
  assert_param(IS_MODULATION(xModulation));

  /* Internal equalizer */
  switch (xModulation)
10042b76:	1dfb      	adds	r3, r7, #7
10042b78:	781b      	ldrb	r3, [r3, #0]
10042b7a:	2b03      	cmp	r3, #3
10042b7c:	dc02      	bgt.n	10042b84 <HAL_MRSubG_SetModulation+0x20>
10042b7e:	2b02      	cmp	r3, #2
10042b80:	da03      	bge.n	10042b8a <HAL_MRSubG_SetModulation+0x26>
10042b82:	e00c      	b.n	10042b9e <HAL_MRSubG_SetModulation+0x3a>
10042b84:	3b12      	subs	r3, #18
10042b86:	2b01      	cmp	r3, #1
10042b88:	d809      	bhi.n	10042b9e <HAL_MRSubG_SetModulation+0x3a>
    case MOD_4GFSK05:
    case MOD_2GFSK1:
    case MOD_4GFSK1:
      /*In case of gaussian filter, in order to reduce intersymbol interference (ISI),
      * we have to set the internal equalizer to 2 symbols */
      MODIFY_REG_FIELD(MR_SUBG_GLOB_STATIC->AS_QI_CTRL, MR_SUBG_GLOB_STATIC_AS_QI_CTRL_AS_EQU_CTRL, 0x02);
10042b8a:	4b33      	ldr	r3, [pc, #204]	@ (10042c58 <HAL_MRSubG_SetModulation+0xf4>)
10042b8c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
10042b8e:	4a33      	ldr	r2, [pc, #204]	@ (10042c5c <HAL_MRSubG_SetModulation+0xf8>)
10042b90:	401a      	ands	r2, r3
10042b92:	4b31      	ldr	r3, [pc, #196]	@ (10042c58 <HAL_MRSubG_SetModulation+0xf4>)
10042b94:	2180      	movs	r1, #128	@ 0x80
10042b96:	0509      	lsls	r1, r1, #20
10042b98:	430a      	orrs	r2, r1
10042b9a:	631a      	str	r2, [r3, #48]	@ 0x30
      break;
10042b9c:	e005      	b.n	10042baa <HAL_MRSubG_SetModulation+0x46>
    default:
      /* For non gaussian modulation set internal equalizer to 0 symbols */
      MODIFY_REG_FIELD(MR_SUBG_GLOB_STATIC->AS_QI_CTRL, MR_SUBG_GLOB_STATIC_AS_QI_CTRL_AS_EQU_CTRL, 0x00);
10042b9e:	4b2e      	ldr	r3, [pc, #184]	@ (10042c58 <HAL_MRSubG_SetModulation+0xf4>)
10042ba0:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
10042ba2:	4b2d      	ldr	r3, [pc, #180]	@ (10042c58 <HAL_MRSubG_SetModulation+0xf4>)
10042ba4:	492d      	ldr	r1, [pc, #180]	@ (10042c5c <HAL_MRSubG_SetModulation+0xf8>)
10042ba6:	400a      	ands	r2, r1
10042ba8:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Post filter */
  switch (xModulation)
10042baa:	1dfb      	adds	r3, r7, #7
10042bac:	781b      	ldrb	r3, [r3, #0]
10042bae:	2213      	movs	r2, #19
10042bb0:	429a      	cmp	r2, r3
10042bb2:	4192      	sbcs	r2, r2
10042bb4:	4252      	negs	r2, r2
10042bb6:	b2d2      	uxtb	r2, r2
10042bb8:	2a00      	cmp	r2, #0
10042bba:	d112      	bne.n	10042be2 <HAL_MRSubG_SetModulation+0x7e>
10042bbc:	4a28      	ldr	r2, [pc, #160]	@ (10042c60 <HAL_MRSubG_SetModulation+0xfc>)
10042bbe:	40da      	lsrs	r2, r3
10042bc0:	0013      	movs	r3, r2
10042bc2:	2201      	movs	r2, #1
10042bc4:	4013      	ands	r3, r2
10042bc6:	1e5a      	subs	r2, r3, #1
10042bc8:	4193      	sbcs	r3, r2
10042bca:	b2db      	uxtb	r3, r3
10042bcc:	2b00      	cmp	r3, #0
10042bce:	d008      	beq.n	10042be2 <HAL_MRSubG_SetModulation+0x7e>
    case MOD_4GFSK05:
    case MOD_4GFSK1:
    case MOD_4FSK:
      /*In case of 4 level FSK modulation, in order to reduce intersymbol interference (ISI),
      * we have to set the post filter len equal to 8 (register value 0). */
      MODIFY_REG_FIELD(MR_SUBG_RADIO->CLKREC_CTRL0, MR_SUBG_RADIO_CLKREC_CTRL0_PSTFLT_LEN, 0x00);
10042bd0:	2392      	movs	r3, #146	@ 0x92
10042bd2:	05db      	lsls	r3, r3, #23
10042bd4:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
10042bd6:	2392      	movs	r3, #146	@ 0x92
10042bd8:	05db      	lsls	r3, r3, #23
10042bda:	2180      	movs	r1, #128	@ 0x80
10042bdc:	438a      	bics	r2, r1
10042bde:	631a      	str	r2, [r3, #48]	@ 0x30
      break;
10042be0:	e007      	b.n	10042bf2 <HAL_MRSubG_SetModulation+0x8e>
    default:
      MODIFY_REG_FIELD(MR_SUBG_RADIO->CLKREC_CTRL0, MR_SUBG_RADIO_CLKREC_CTRL0_PSTFLT_LEN, 0x01);
10042be2:	2392      	movs	r3, #146	@ 0x92
10042be4:	05db      	lsls	r3, r3, #23
10042be6:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
10042be8:	2392      	movs	r3, #146	@ 0x92
10042bea:	05db      	lsls	r3, r3, #23
10042bec:	2180      	movs	r1, #128	@ 0x80
10042bee:	430a      	orrs	r2, r1
10042bf0:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Modulation */
  switch (xModulation)
10042bf2:	1dfb      	adds	r3, r7, #7
10042bf4:	781b      	ldrb	r3, [r3, #0]
10042bf6:	3b12      	subs	r3, #18
10042bf8:	2b01      	cmp	r3, #1
10042bfa:	d80d      	bhi.n	10042c18 <HAL_MRSubG_SetModulation+0xb4>
  {
    case MOD_2GFSK05:
    case MOD_4GFSK05:
      MODIFY_REG_FIELD(MR_SUBG_GLOB_DYNAMIC->MOD0_CONFIG, MR_SUBG_GLOB_DYNAMIC_MOD0_CONFIG_BT_SEL, 1);
10042bfc:	4b19      	ldr	r3, [pc, #100]	@ (10042c64 <HAL_MRSubG_SetModulation+0x100>)
10042bfe:	685a      	ldr	r2, [r3, #4]
10042c00:	4b18      	ldr	r3, [pc, #96]	@ (10042c64 <HAL_MRSubG_SetModulation+0x100>)
10042c02:	2180      	movs	r1, #128	@ 0x80
10042c04:	04c9      	lsls	r1, r1, #19
10042c06:	430a      	orrs	r2, r1
10042c08:	605a      	str	r2, [r3, #4]
      xModulation &= 0x0F;
10042c0a:	1dfb      	adds	r3, r7, #7
10042c0c:	1dfa      	adds	r2, r7, #7
10042c0e:	7812      	ldrb	r2, [r2, #0]
10042c10:	210f      	movs	r1, #15
10042c12:	400a      	ands	r2, r1
10042c14:	701a      	strb	r2, [r3, #0]
      break;
10042c16:	e005      	b.n	10042c24 <HAL_MRSubG_SetModulation+0xc0>
    default:
      MODIFY_REG_FIELD(MR_SUBG_GLOB_DYNAMIC->MOD0_CONFIG, MR_SUBG_GLOB_DYNAMIC_MOD0_CONFIG_BT_SEL, 0);
10042c18:	4b12      	ldr	r3, [pc, #72]	@ (10042c64 <HAL_MRSubG_SetModulation+0x100>)
10042c1a:	685a      	ldr	r2, [r3, #4]
10042c1c:	4b11      	ldr	r3, [pc, #68]	@ (10042c64 <HAL_MRSubG_SetModulation+0x100>)
10042c1e:	4912      	ldr	r1, [pc, #72]	@ (10042c68 <HAL_MRSubG_SetModulation+0x104>)
10042c20:	400a      	ands	r2, r1
10042c22:	605a      	str	r2, [r3, #4]
  }

  /* Evaluate DSSS settings */
  MRSUBG_EvaluateDSSS(xModulation, dsssExponent);
10042c24:	1dbb      	adds	r3, r7, #6
10042c26:	781a      	ldrb	r2, [r3, #0]
10042c28:	1dfb      	adds	r3, r7, #7
10042c2a:	781b      	ldrb	r3, [r3, #0]
10042c2c:	0011      	movs	r1, r2
10042c2e:	0018      	movs	r0, r3
10042c30:	f7ff fd62 	bl	100426f8 <MRSUBG_EvaluateDSSS>

  MODIFY_REG_FIELD(MR_SUBG_GLOB_DYNAMIC->MOD0_CONFIG, MR_SUBG_GLOB_DYNAMIC_MOD0_CONFIG_MOD_TYPE, xModulation);
10042c34:	4b0b      	ldr	r3, [pc, #44]	@ (10042c64 <HAL_MRSubG_SetModulation+0x100>)
10042c36:	685b      	ldr	r3, [r3, #4]
10042c38:	4a0c      	ldr	r2, [pc, #48]	@ (10042c6c <HAL_MRSubG_SetModulation+0x108>)
10042c3a:	4013      	ands	r3, r2
10042c3c:	0019      	movs	r1, r3
10042c3e:	1dfb      	adds	r3, r7, #7
10042c40:	781b      	ldrb	r3, [r3, #0]
10042c42:	051a      	lsls	r2, r3, #20
10042c44:	23e0      	movs	r3, #224	@ 0xe0
10042c46:	03db      	lsls	r3, r3, #15
10042c48:	401a      	ands	r2, r3
10042c4a:	4b06      	ldr	r3, [pc, #24]	@ (10042c64 <HAL_MRSubG_SetModulation+0x100>)
10042c4c:	430a      	orrs	r2, r1
10042c4e:	605a      	str	r2, [r3, #4]
}
10042c50:	46c0      	nop			@ (mov r8, r8)
10042c52:	46bd      	mov	sp, r7
10042c54:	b002      	add	sp, #8
10042c56:	bd80      	pop	{r7, pc}
10042c58:	49000400 	.word	0x49000400
10042c5c:	f3ffffff 	.word	0xf3ffffff
10042c60:	0008000a 	.word	0x0008000a
10042c64:	49000500 	.word	0x49000500
10042c68:	fbffffff 	.word	0xfbffffff
10042c6c:	ff8fffff 	.word	0xff8fffff

10042c70 <HAL_MRSubG_SetPALeveldBm>:
  * @param  lPowerdBm PA value to write expressed in dBm.
  * @param  drvMode PA drive modes.
  * @retval None.
  */
void HAL_MRSubG_SetPALeveldBm(uint8_t cIndex, int8_t lPowerdBm, MRSubG_PA_DRVMode drvMode)
{
10042c70:	b5b0      	push	{r4, r5, r7, lr}
10042c72:	b086      	sub	sp, #24
10042c74:	af00      	add	r7, sp, #0
10042c76:	0004      	movs	r4, r0
10042c78:	0008      	movs	r0, r1
10042c7a:	0011      	movs	r1, r2
10042c7c:	1dfb      	adds	r3, r7, #7
10042c7e:	1c22      	adds	r2, r4, #0
10042c80:	701a      	strb	r2, [r3, #0]
10042c82:	1dbb      	adds	r3, r7, #6
10042c84:	1c02      	adds	r2, r0, #0
10042c86:	701a      	strb	r2, [r3, #0]
10042c88:	1d7b      	adds	r3, r7, #5
10042c8a:	1c0a      	adds	r2, r1, #0
10042c8c:	701a      	strb	r2, [r3, #0]
  int32_t pa03 = 0;
10042c8e:	2300      	movs	r3, #0
10042c90:	617b      	str	r3, [r7, #20]
  int32_t pa07 = 0;
10042c92:	2300      	movs	r3, #0
10042c94:	613b      	str	r3, [r7, #16]
  uint8_t maxAllowedValue;

  SET_BIT(MR_SUBG_GLOB_STATIC->PA_CONFIG, MR_SUBG_GLOB_STATIC_PA_CONFIG_PA_RAMP_ENABLE);
10042c96:	4b50      	ldr	r3, [pc, #320]	@ (10042dd8 <HAL_MRSubG_SetPALeveldBm+0x168>)
10042c98:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
10042c9a:	4b4f      	ldr	r3, [pc, #316]	@ (10042dd8 <HAL_MRSubG_SetPALeveldBm+0x168>)
10042c9c:	2180      	movs	r1, #128	@ 0x80
10042c9e:	01c9      	lsls	r1, r1, #7
10042ca0:	430a      	orrs	r2, r1
10042ca2:	629a      	str	r2, [r3, #40]	@ 0x28

  LL_MRSubG_SetPAMode(PA_LEGACY);
10042ca4:	2000      	movs	r0, #0
10042ca6:	f7fe fe7b 	bl	100419a0 <LL_MRSubG_SetPAMode>
  LL_MRSubG_SetPADriveMode(drvMode);
10042caa:	1d7b      	adds	r3, r7, #5
10042cac:	781b      	ldrb	r3, [r3, #0]
10042cae:	0018      	movs	r0, r3
10042cb0:	f7fe fe92 	bl	100419d8 <LL_MRSubG_SetPADriveMode>

  MODIFY_REG_FIELD(MR_SUBG_GLOB_STATIC->PA_CONFIG, MR_SUBG_GLOB_STATIC_PA_CONFIG_PA_LEVEL_MAX_INDEX, cIndex);
10042cb4:	4b48      	ldr	r3, [pc, #288]	@ (10042dd8 <HAL_MRSubG_SetPALeveldBm+0x168>)
10042cb6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
10042cb8:	221c      	movs	r2, #28
10042cba:	4393      	bics	r3, r2
10042cbc:	0019      	movs	r1, r3
10042cbe:	1dfb      	adds	r3, r7, #7
10042cc0:	781b      	ldrb	r3, [r3, #0]
10042cc2:	009b      	lsls	r3, r3, #2
10042cc4:	221c      	movs	r2, #28
10042cc6:	401a      	ands	r2, r3
10042cc8:	4b43      	ldr	r3, [pc, #268]	@ (10042dd8 <HAL_MRSubG_SetPALeveldBm+0x168>)
10042cca:	430a      	orrs	r2, r1
10042ccc:	629a      	str	r2, [r3, #40]	@ 0x28

  maxAllowedValue = MRSubG_GetAllowedMaxOutputPower(drvMode);
10042cce:	250d      	movs	r5, #13
10042cd0:	197c      	adds	r4, r7, r5
10042cd2:	1d7b      	adds	r3, r7, #5
10042cd4:	781b      	ldrb	r3, [r3, #0]
10042cd6:	0018      	movs	r0, r3
10042cd8:	f7ff fce4 	bl	100426a4 <MRSubG_GetAllowedMaxOutputPower>
10042cdc:	0003      	movs	r3, r0
10042cde:	7023      	strb	r3, [r4, #0]

  if (lPowerdBm > maxAllowedValue)
10042ce0:	1dbb      	adds	r3, r7, #6
10042ce2:	2200      	movs	r2, #0
10042ce4:	569a      	ldrsb	r2, [r3, r2]
10042ce6:	197b      	adds	r3, r7, r5
10042ce8:	781b      	ldrb	r3, [r3, #0]
10042cea:	429a      	cmp	r2, r3
10042cec:	dd06      	ble.n	10042cfc <HAL_MRSubG_SetPALeveldBm+0x8c>
  {
    lPowerdBm = MAX_DBM;
10042cee:	1dbb      	adds	r3, r7, #6
10042cf0:	2251      	movs	r2, #81	@ 0x51
10042cf2:	701a      	strb	r2, [r3, #0]
    LL_MRSubG_SetPADegen(ENABLE);
10042cf4:	2001      	movs	r0, #1
10042cf6:	f7fe fe8b 	bl	10041a10 <LL_MRSubG_SetPADegen>
10042cfa:	e017      	b.n	10042d2c <HAL_MRSubG_SetPALeveldBm+0xbc>
  }
  else
  {
    int8_t tmpPow;
    tmpPow = MAX_DBM - ((maxAllowedValue - lPowerdBm) * 2);
10042cfc:	230d      	movs	r3, #13
10042cfe:	18fb      	adds	r3, r7, r3
10042d00:	781a      	ldrb	r2, [r3, #0]
10042d02:	1dbb      	adds	r3, r7, #6
10042d04:	781b      	ldrb	r3, [r3, #0]
10042d06:	b25b      	sxtb	r3, r3
10042d08:	1ad3      	subs	r3, r2, r3
10042d0a:	b2db      	uxtb	r3, r3
10042d0c:	18db      	adds	r3, r3, r3
10042d0e:	b2db      	uxtb	r3, r3
10042d10:	2251      	movs	r2, #81	@ 0x51
10042d12:	1ad3      	subs	r3, r2, r3
10042d14:	b2da      	uxtb	r2, r3
10042d16:	210c      	movs	r1, #12
10042d18:	187b      	adds	r3, r7, r1
10042d1a:	701a      	strb	r2, [r3, #0]

    lPowerdBm = tmpPow > 0 ? tmpPow : 0;
10042d1c:	1dba      	adds	r2, r7, #6
10042d1e:	187b      	adds	r3, r7, r1
10042d20:	781b      	ldrb	r3, [r3, #0]
10042d22:	b259      	sxtb	r1, r3
10042d24:	2900      	cmp	r1, #0
10042d26:	da00      	bge.n	10042d2a <HAL_MRSubG_SetPALeveldBm+0xba>
10042d28:	2300      	movs	r3, #0
10042d2a:	7013      	strb	r3, [r2, #0]
  }

  for (int16_t i = cIndex; i >= 0; i--)
10042d2c:	230e      	movs	r3, #14
10042d2e:	18fb      	adds	r3, r7, r3
10042d30:	1dfa      	adds	r2, r7, #7
10042d32:	7812      	ldrb	r2, [r2, #0]
10042d34:	801a      	strh	r2, [r3, #0]
10042d36:	e03f      	b.n	10042db8 <HAL_MRSubG_SetPALeveldBm+0x148>
  {
    if (i < 4)
10042d38:	210e      	movs	r1, #14
10042d3a:	187b      	adds	r3, r7, r1
10042d3c:	2200      	movs	r2, #0
10042d3e:	5e9b      	ldrsh	r3, [r3, r2]
10042d40:	2b03      	cmp	r3, #3
10042d42:	dc0c      	bgt.n	10042d5e <HAL_MRSubG_SetPALeveldBm+0xee>
    {
      pa03 |= (int32_t)(lPowerdBm) << (i * 8);
10042d44:	1dbb      	adds	r3, r7, #6
10042d46:	2200      	movs	r2, #0
10042d48:	569a      	ldrsb	r2, [r3, r2]
10042d4a:	187b      	adds	r3, r7, r1
10042d4c:	2100      	movs	r1, #0
10042d4e:	5e5b      	ldrsh	r3, [r3, r1]
10042d50:	00db      	lsls	r3, r3, #3
10042d52:	409a      	lsls	r2, r3
10042d54:	0013      	movs	r3, r2
10042d56:	697a      	ldr	r2, [r7, #20]
10042d58:	4313      	orrs	r3, r2
10042d5a:	617b      	str	r3, [r7, #20]
10042d5c:	e015      	b.n	10042d8a <HAL_MRSubG_SetPALeveldBm+0x11a>
    }
    else
      pa07 |= (int32_t)lPowerdBm
10042d5e:	1dbb      	adds	r3, r7, #6
10042d60:	2200      	movs	r2, #0
10042d62:	569a      	ldrsb	r2, [r3, r2]
              << ((i % 4) * 8);
10042d64:	230e      	movs	r3, #14
10042d66:	18fb      	adds	r3, r7, r3
10042d68:	2100      	movs	r1, #0
10042d6a:	5e5b      	ldrsh	r3, [r3, r1]
10042d6c:	491b      	ldr	r1, [pc, #108]	@ (10042ddc <HAL_MRSubG_SetPALeveldBm+0x16c>)
10042d6e:	400b      	ands	r3, r1
10042d70:	d504      	bpl.n	10042d7c <HAL_MRSubG_SetPALeveldBm+0x10c>
10042d72:	3b01      	subs	r3, #1
10042d74:	2104      	movs	r1, #4
10042d76:	4249      	negs	r1, r1
10042d78:	430b      	orrs	r3, r1
10042d7a:	3301      	adds	r3, #1
10042d7c:	b21b      	sxth	r3, r3
10042d7e:	00db      	lsls	r3, r3, #3
10042d80:	409a      	lsls	r2, r3
10042d82:	0013      	movs	r3, r2
      pa07 |= (int32_t)lPowerdBm
10042d84:	693a      	ldr	r2, [r7, #16]
10042d86:	4313      	orrs	r3, r2
10042d88:	613b      	str	r3, [r7, #16]
    lPowerdBm = (lPowerdBm - 10) > 0 ? lPowerdBm - 10 : 0;
10042d8a:	1dbb      	adds	r3, r7, #6
10042d8c:	781b      	ldrb	r3, [r3, #0]
10042d8e:	b25b      	sxtb	r3, r3
10042d90:	2b0a      	cmp	r3, #10
10042d92:	dd05      	ble.n	10042da0 <HAL_MRSubG_SetPALeveldBm+0x130>
10042d94:	1dbb      	adds	r3, r7, #6
10042d96:	781b      	ldrb	r3, [r3, #0]
10042d98:	3b0a      	subs	r3, #10
10042d9a:	b2db      	uxtb	r3, r3
10042d9c:	b25a      	sxtb	r2, r3
10042d9e:	e000      	b.n	10042da2 <HAL_MRSubG_SetPALeveldBm+0x132>
10042da0:	2200      	movs	r2, #0
10042da2:	1dbb      	adds	r3, r7, #6
10042da4:	701a      	strb	r2, [r3, #0]
  for (int16_t i = cIndex; i >= 0; i--)
10042da6:	210e      	movs	r1, #14
10042da8:	187b      	adds	r3, r7, r1
10042daa:	2200      	movs	r2, #0
10042dac:	5e9b      	ldrsh	r3, [r3, r2]
10042dae:	b29b      	uxth	r3, r3
10042db0:	3b01      	subs	r3, #1
10042db2:	b29a      	uxth	r2, r3
10042db4:	187b      	adds	r3, r7, r1
10042db6:	801a      	strh	r2, [r3, #0]
10042db8:	230e      	movs	r3, #14
10042dba:	18fb      	adds	r3, r7, r3
10042dbc:	2200      	movs	r2, #0
10042dbe:	5e9b      	ldrsh	r3, [r3, r2]
10042dc0:	2b00      	cmp	r3, #0
10042dc2:	dab9      	bge.n	10042d38 <HAL_MRSubG_SetPALeveldBm+0xc8>
  }

  WRITE_REG(MR_SUBG_GLOB_STATIC->PA_LEVEL_3_0, pa03);
10042dc4:	4b04      	ldr	r3, [pc, #16]	@ (10042dd8 <HAL_MRSubG_SetPALeveldBm+0x168>)
10042dc6:	697a      	ldr	r2, [r7, #20]
10042dc8:	621a      	str	r2, [r3, #32]
  WRITE_REG(MR_SUBG_GLOB_STATIC->PA_LEVEL_7_4, pa07);
10042dca:	4b03      	ldr	r3, [pc, #12]	@ (10042dd8 <HAL_MRSubG_SetPALeveldBm+0x168>)
10042dcc:	693a      	ldr	r2, [r7, #16]
10042dce:	625a      	str	r2, [r3, #36]	@ 0x24
}
10042dd0:	46c0      	nop			@ (mov r8, r8)
10042dd2:	46bd      	mov	sp, r7
10042dd4:	b006      	add	sp, #24
10042dd6:	bdb0      	pop	{r4, r5, r7, pc}
10042dd8:	49000400 	.word	0x49000400
10042ddc:	80000003 	.word	0x80000003

10042de0 <HAL_MRSubG_PktBasicSetPayloadLength>:
  * @brief  Set the payload length for the Basic packet format.
  * @param  nPayloadLength payload length in bytes.
  * @retval None.
  */
void HAL_MRSubG_PktBasicSetPayloadLength(uint16_t nPayloadLength)
{
10042de0:	b580      	push	{r7, lr}
10042de2:	b082      	sub	sp, #8
10042de4:	af00      	add	r7, sp, #0
10042de6:	0002      	movs	r2, r0
10042de8:	1dbb      	adds	r3, r7, #6
10042dea:	801a      	strh	r2, [r3, #0]
  MODIFY_REG_FIELD(MR_SUBG_GLOB_STATIC->DATABUFFER_SIZE, MR_SUBG_GLOB_STATIC_DATABUFFER_SIZE_DATABUFFER_SIZE,
10042dec:	4b08      	ldr	r3, [pc, #32]	@ (10042e10 <HAL_MRSubG_PktBasicSetPayloadLength+0x30>)
10042dee:	69db      	ldr	r3, [r3, #28]
10042df0:	0c1b      	lsrs	r3, r3, #16
10042df2:	0419      	lsls	r1, r3, #16
10042df4:	1dbb      	adds	r3, r7, #6
10042df6:	881a      	ldrh	r2, [r3, #0]
10042df8:	4b05      	ldr	r3, [pc, #20]	@ (10042e10 <HAL_MRSubG_PktBasicSetPayloadLength+0x30>)
10042dfa:	430a      	orrs	r2, r1
10042dfc:	61da      	str	r2, [r3, #28]
                   nPayloadLength);
  LL_MRSUBG_SetPacketLength(nPayloadLength);
10042dfe:	1dbb      	adds	r3, r7, #6
10042e00:	881b      	ldrh	r3, [r3, #0]
10042e02:	0018      	movs	r0, r3
10042e04:	f7fe ff66 	bl	10041cd4 <LL_MRSUBG_SetPacketLength>
}
10042e08:	46c0      	nop			@ (mov r8, r8)
10042e0a:	46bd      	mov	sp, r7
10042e0c:	b002      	add	sp, #8
10042e0e:	bd80      	pop	{r7, pc}
10042e10:	49000400 	.word	0x49000400

10042e14 <HAL_MRSubG_PacketBasicInit>:
  * @param  pxPktBasicInit Basic packet init structure.
  *         This parameter is a pointer to @ref MRSubG_PcktBasicFields_t.
  * @retval None.
  */
void HAL_MRSubG_PacketBasicInit(MRSubG_PcktBasicFields_t *pxPktBasicInit)
{
10042e14:	b580      	push	{r7, lr}
10042e16:	b082      	sub	sp, #8
10042e18:	af00      	add	r7, sp, #0
10042e1a:	6078      	str	r0, [r7, #4]
  assert_param(IS_PREAMBLE_LEN(pxPktBasicInit->PreambleLength));
  assert_param(IS_SYNC_LEN(pxPktBasicInit->SyncLength));
  assert_param(IS_FUNCTIONAL_STATE(pxPktBasicInit->DataWhitening));

  /* Set the Packet Format to Basic Packet */
  MODIFY_REG_FIELD(MR_SUBG_GLOB_STATIC->PCKT_CTRL, MR_SUBG_GLOB_STATIC_PCKT_CTRL_PCKT_FORMAT, PKT_BASIC);
10042e1c:	4b29      	ldr	r3, [pc, #164]	@ (10042ec4 <HAL_MRSubG_PacketBasicInit+0xb0>)
10042e1e:	691a      	ldr	r2, [r3, #16]
10042e20:	4b28      	ldr	r3, [pc, #160]	@ (10042ec4 <HAL_MRSubG_PacketBasicInit+0xb0>)
10042e22:	2101      	movs	r1, #1
10042e24:	438a      	bics	r2, r1
10042e26:	611a      	str	r2, [r3, #16]

  /* Init the Whitening to 0x1FF */
  LL_MRSubG_PacketHandlerSetWhiteningInit(0x1FF);
10042e28:	4b27      	ldr	r3, [pc, #156]	@ (10042ec8 <HAL_MRSubG_PacketBasicInit+0xb4>)
10042e2a:	0018      	movs	r0, r3
10042e2c:	f7fe ff00 	bl	10041c30 <LL_MRSubG_PacketHandlerSetWhiteningInit>

  /* Set the SYNC */
  LL_MRSubG_SetSyncPresent(pxPktBasicInit->SyncPresent);
10042e30:	687b      	ldr	r3, [r7, #4]
10042e32:	7cdb      	ldrb	r3, [r3, #19]
10042e34:	0018      	movs	r0, r3
10042e36:	f7fe fe7b 	bl	10041b30 <LL_MRSubG_SetSyncPresent>
  LL_MRSubG_SetSyncLength(pxPktBasicInit->SyncLength);
10042e3a:	687b      	ldr	r3, [r7, #4]
10042e3c:	791b      	ldrb	r3, [r3, #4]
10042e3e:	0018      	movs	r0, r3
10042e40:	f7fe feac 	bl	10041b9c <LL_MRSubG_SetSyncLength>
  LL_MRSubG_SetSyncWord(pxPktBasicInit->SyncWord);
10042e44:	687b      	ldr	r3, [r7, #4]
10042e46:	689b      	ldr	r3, [r3, #8]
10042e48:	0018      	movs	r0, r3
10042e4a:	f7fe fec3 	bl	10041bd4 <LL_MRSubG_SetSyncWord>
  LL_MRSubG_SetSecondarySync(DISABLE);
10042e4e:	2000      	movs	r0, #0
10042e50:	f7fe fe8a 	bl	10041b68 <LL_MRSubG_SetSecondarySync>

  /* Set the PREAMBLE */
  LL_MRSubG_SetPreambleLength(pxPktBasicInit->PreambleLength);
10042e54:	687b      	ldr	r3, [r7, #4]
10042e56:	881b      	ldrh	r3, [r3, #0]
10042e58:	0018      	movs	r0, r3
10042e5a:	f7fe fdfd 	bl	10041a58 <LL_MRSubG_SetPreambleLength>
  LL_MRSubG_SetPreambleSeq(pxPktBasicInit->PreambleSequence);
10042e5e:	687b      	ldr	r3, [r7, #4]
10042e60:	7b5b      	ldrb	r3, [r3, #13]
10042e62:	0018      	movs	r0, r3
10042e64:	f7fe fe16 	bl	10041a94 <LL_MRSubG_SetPreambleSeq>

  LL_MRSubG_PacketHandlerWhitening(pxPktBasicInit->DataWhitening);
10042e68:	687b      	ldr	r3, [r7, #4]
10042e6a:	7c5b      	ldrb	r3, [r3, #17]
10042e6c:	0018      	movs	r0, r3
10042e6e:	f7fe febf 	bl	10041bf0 <LL_MRSubG_PacketHandlerWhitening>
  LL_MRSubG_PacketHandlerCoding(pxPktBasicInit->Coding);
10042e72:	687b      	ldr	r3, [r7, #4]
10042e74:	7c1b      	ldrb	r3, [r3, #16]
10042e76:	0018      	movs	r0, r3
10042e78:	f7fe fef8 	bl	10041c6c <LL_MRSubG_PacketHandlerCoding>
  LL_MRSubG_PacketHandlerSetCrcMode(pxPktBasicInit->CrcMode);
10042e7c:	687b      	ldr	r3, [r7, #4]
10042e7e:	7bdb      	ldrb	r3, [r3, #15]
10042e80:	0018      	movs	r0, r3
10042e82:	f7fe ff0f 	bl	10041ca4 <LL_MRSubG_PacketHandlerSetCrcMode>
  MODIFY_REG(MR_SUBG_GLOB_STATIC->CRC_INIT, MR_SUBG_GLOB_STATIC_CRC_INIT_CRC_INIT_VAL, 0xFFFFFFFF);
10042e86:	4b0f      	ldr	r3, [pc, #60]	@ (10042ec4 <HAL_MRSubG_PacketBasicInit+0xb0>)
10042e88:	68db      	ldr	r3, [r3, #12]
10042e8a:	4b0e      	ldr	r3, [pc, #56]	@ (10042ec4 <HAL_MRSubG_PacketBasicInit+0xb0>)
10042e8c:	2201      	movs	r2, #1
10042e8e:	4252      	negs	r2, r2
10042e90:	60da      	str	r2, [r3, #12]

  /* Set the Fixed or Variable Packet Length mode */
  LL_MRSUBG_SetFixedVariableLength(pxPktBasicInit->FixVarLength);
10042e92:	687b      	ldr	r3, [r7, #4]
10042e94:	7b1b      	ldrb	r3, [r3, #12]
10042e96:	0018      	movs	r0, r3
10042e98:	f7fe ff32 	bl	10041d00 <LL_MRSUBG_SetFixedVariableLength>

  /* Set the Packet Length width. Relevant only if FIX_VAR_LEN=1  */
  LL_MRSubG_SetLenWidth(pxPktBasicInit->LengthWidth);
10042e9c:	687b      	ldr	r3, [r7, #4]
10042e9e:	7c9b      	ldrb	r3, [r3, #18]
10042ea0:	0018      	movs	r0, r3
10042ea2:	f7fe ff49 	bl	10041d38 <LL_MRSubG_SetLenWidth>

  LL_MRSubG_SetPostambleLength(pxPktBasicInit->PostambleLength);
10042ea6:	687b      	ldr	r3, [r7, #4]
10042ea8:	885b      	ldrh	r3, [r3, #2]
10042eaa:	0018      	movs	r0, r3
10042eac:	f7fe fe0e 	bl	10041acc <LL_MRSubG_SetPostambleLength>
  LL_MRSubG_SetPostamblSeq(pxPktBasicInit->PostambleSequence);
10042eb0:	687b      	ldr	r3, [r7, #4]
10042eb2:	7b9b      	ldrb	r3, [r3, #14]
10042eb4:	0018      	movs	r0, r3
10042eb6:	f7fe fe25 	bl	10041b04 <LL_MRSubG_SetPostamblSeq>
}
10042eba:	46c0      	nop			@ (mov r8, r8)
10042ebc:	46bd      	mov	sp, r7
10042ebe:	b002      	add	sp, #8
10042ec0:	bd80      	pop	{r7, pc}
10042ec2:	46c0      	nop			@ (mov r8, r8)
10042ec4:	49000400 	.word	0x49000400
10042ec8:	000001ff 	.word	0x000001ff

10042ecc <LL_PWR_SetNoPullB>:
  * @retval None
  * @note   Please refer the user manual to know which IOs are able for this
  *         feature.
  */
__STATIC_INLINE void LL_PWR_SetNoPullB(uint32_t IO)
{
10042ecc:	b580      	push	{r7, lr}
10042ece:	b082      	sub	sp, #8
10042ed0:	af00      	add	r7, sp, #0
10042ed2:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(PWR->PUCRB, IO);
10042ed4:	4b08      	ldr	r3, [pc, #32]	@ (10042ef8 <LL_PWR_SetNoPullB+0x2c>)
10042ed6:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
10042ed8:	687b      	ldr	r3, [r7, #4]
10042eda:	43d9      	mvns	r1, r3
10042edc:	4b06      	ldr	r3, [pc, #24]	@ (10042ef8 <LL_PWR_SetNoPullB+0x2c>)
10042ede:	400a      	ands	r2, r1
10042ee0:	629a      	str	r2, [r3, #40]	@ 0x28
  CLEAR_BIT(PWR->PDCRB, IO);
10042ee2:	4b05      	ldr	r3, [pc, #20]	@ (10042ef8 <LL_PWR_SetNoPullB+0x2c>)
10042ee4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
10042ee6:	687b      	ldr	r3, [r7, #4]
10042ee8:	43d9      	mvns	r1, r3
10042eea:	4b03      	ldr	r3, [pc, #12]	@ (10042ef8 <LL_PWR_SetNoPullB+0x2c>)
10042eec:	400a      	ands	r2, r1
10042eee:	62da      	str	r2, [r3, #44]	@ 0x2c
}
10042ef0:	46c0      	nop			@ (mov r8, r8)
10042ef2:	46bd      	mov	sp, r7
10042ef4:	b002      	add	sp, #8
10042ef6:	bd80      	pop	{r7, pc}
10042ef8:	48500000 	.word	0x48500000

10042efc <LL_RCC_HSE_Enable>:
  * @brief  Enable HSE crystal oscillator (HSE ON)
  * @rmtoll CR           HSEON         LL_RCC_HSE_Enable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_HSE_Enable(void)
{
10042efc:	b580      	push	{r7, lr}
10042efe:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_HSEON);
10042f00:	4b04      	ldr	r3, [pc, #16]	@ (10042f14 <LL_RCC_HSE_Enable+0x18>)
10042f02:	681a      	ldr	r2, [r3, #0]
10042f04:	4b03      	ldr	r3, [pc, #12]	@ (10042f14 <LL_RCC_HSE_Enable+0x18>)
10042f06:	2180      	movs	r1, #128	@ 0x80
10042f08:	0249      	lsls	r1, r1, #9
10042f0a:	430a      	orrs	r2, r1
10042f0c:	601a      	str	r2, [r3, #0]
}
10042f0e:	46c0      	nop			@ (mov r8, r8)
10042f10:	46bd      	mov	sp, r7
10042f12:	bd80      	pop	{r7, pc}
10042f14:	48400000 	.word	0x48400000

10042f18 <LL_RCC_HSE_Disable>:
  * @brief  Disable HSE crystal oscillator (HSE ON)
  * @rmtoll CR           HSEON         LL_RCC_HSE_Disable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_HSE_Disable(void)
{
10042f18:	b580      	push	{r7, lr}
10042f1a:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CR, RCC_CR_HSEON);
10042f1c:	4b04      	ldr	r3, [pc, #16]	@ (10042f30 <LL_RCC_HSE_Disable+0x18>)
10042f1e:	681a      	ldr	r2, [r3, #0]
10042f20:	4b03      	ldr	r3, [pc, #12]	@ (10042f30 <LL_RCC_HSE_Disable+0x18>)
10042f22:	4904      	ldr	r1, [pc, #16]	@ (10042f34 <LL_RCC_HSE_Disable+0x1c>)
10042f24:	400a      	ands	r2, r1
10042f26:	601a      	str	r2, [r3, #0]
}
10042f28:	46c0      	nop			@ (mov r8, r8)
10042f2a:	46bd      	mov	sp, r7
10042f2c:	bd80      	pop	{r7, pc}
10042f2e:	46c0      	nop			@ (mov r8, r8)
10042f30:	48400000 	.word	0x48400000
10042f34:	fffeffff 	.word	0xfffeffff

10042f38 <LL_RCC_HSE_IsReady>:
  * @brief  Check if HSE oscillator Ready
  * @rmtoll CR           HSERDY        LL_RCC_HSE_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_HSE_IsReady(void)
{
10042f38:	b580      	push	{r7, lr}
10042f3a:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_HSERDY) == (RCC_CR_HSERDY)) ? 1UL : 0UL);
10042f3c:	4b07      	ldr	r3, [pc, #28]	@ (10042f5c <LL_RCC_HSE_IsReady+0x24>)
10042f3e:	681a      	ldr	r2, [r3, #0]
10042f40:	2380      	movs	r3, #128	@ 0x80
10042f42:	029b      	lsls	r3, r3, #10
10042f44:	401a      	ands	r2, r3
10042f46:	2380      	movs	r3, #128	@ 0x80
10042f48:	029b      	lsls	r3, r3, #10
10042f4a:	429a      	cmp	r2, r3
10042f4c:	d101      	bne.n	10042f52 <LL_RCC_HSE_IsReady+0x1a>
10042f4e:	2301      	movs	r3, #1
10042f50:	e000      	b.n	10042f54 <LL_RCC_HSE_IsReady+0x1c>
10042f52:	2300      	movs	r3, #0
}
10042f54:	0018      	movs	r0, r3
10042f56:	46bd      	mov	sp, r7
10042f58:	bd80      	pop	{r7, pc}
10042f5a:	46c0      	nop			@ (mov r8, r8)
10042f5c:	48400000 	.word	0x48400000

10042f60 <LL_RCC_HSE_SetCapacitorTuning>:
  * @rmtoll RFSWHSECR        SWXOTUNE       LL_RCC_HSE_SetCapacitorTuning
  * @param  Value Between Min_Data = 0 and Max_Data = 63
  * @retval None
  */
__STATIC_INLINE void LL_RCC_HSE_SetCapacitorTuning(uint32_t Value)
{
10042f60:	b580      	push	{r7, lr}
10042f62:	b082      	sub	sp, #8
10042f64:	af00      	add	r7, sp, #0
10042f66:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->RFSWHSECR, RCC_RFSWHSECR_SWXOTUNE, Value << RCC_RFSWHSECR_SWXOTUNE_Pos);
10042f68:	4a0b      	ldr	r2, [pc, #44]	@ (10042f98 <LL_RCC_HSE_SetCapacitorTuning+0x38>)
10042f6a:	2398      	movs	r3, #152	@ 0x98
10042f6c:	58d3      	ldr	r3, [r2, r3]
10042f6e:	4a0b      	ldr	r2, [pc, #44]	@ (10042f9c <LL_RCC_HSE_SetCapacitorTuning+0x3c>)
10042f70:	401a      	ands	r2, r3
10042f72:	687b      	ldr	r3, [r7, #4]
10042f74:	021b      	lsls	r3, r3, #8
10042f76:	4908      	ldr	r1, [pc, #32]	@ (10042f98 <LL_RCC_HSE_SetCapacitorTuning+0x38>)
10042f78:	4313      	orrs	r3, r2
10042f7a:	2298      	movs	r2, #152	@ 0x98
10042f7c:	508b      	str	r3, [r1, r2]
  SET_BIT(RCC->RFSWHSECR, RCC_RFSWHSECR_SWXOTUNEEN);
10042f7e:	4a06      	ldr	r2, [pc, #24]	@ (10042f98 <LL_RCC_HSE_SetCapacitorTuning+0x38>)
10042f80:	2398      	movs	r3, #152	@ 0x98
10042f82:	58d3      	ldr	r3, [r2, r3]
10042f84:	4904      	ldr	r1, [pc, #16]	@ (10042f98 <LL_RCC_HSE_SetCapacitorTuning+0x38>)
10042f86:	2280      	movs	r2, #128	@ 0x80
10042f88:	4313      	orrs	r3, r2
10042f8a:	2298      	movs	r2, #152	@ 0x98
10042f8c:	508b      	str	r3, [r1, r2]
}
10042f8e:	46c0      	nop			@ (mov r8, r8)
10042f90:	46bd      	mov	sp, r7
10042f92:	b002      	add	sp, #8
10042f94:	bd80      	pop	{r7, pc}
10042f96:	46c0      	nop			@ (mov r8, r8)
10042f98:	48400000 	.word	0x48400000
10042f9c:	ffffc0ff 	.word	0xffffc0ff

10042fa0 <LL_RCC_HSE_SetCurrentControl>:
  *         Example GMC[6:0]=0b1111001=25*40uA
  * @rmtoll RFSWHSECR        GMC       LL_RCC_HSE_SetCurrentControl
  * @param  CurrentMax HSE current calculated with the previous formula
  */
__STATIC_INLINE void LL_RCC_HSE_SetCurrentControl(uint32_t CurrentMax)
{
10042fa0:	b580      	push	{r7, lr}
10042fa2:	b082      	sub	sp, #8
10042fa4:	af00      	add	r7, sp, #0
10042fa6:	6078      	str	r0, [r7, #4]
  MODIFY_REG_FIELD(RCC->RFSWHSECR, RCC_RFSWHSECR_GMC, CurrentMax);
10042fa8:	4a08      	ldr	r2, [pc, #32]	@ (10042fcc <LL_RCC_HSE_SetCurrentControl+0x2c>)
10042faa:	2398      	movs	r3, #152	@ 0x98
10042fac:	58d3      	ldr	r3, [r2, r3]
10042fae:	227f      	movs	r2, #127	@ 0x7f
10042fb0:	4393      	bics	r3, r2
10042fb2:	001a      	movs	r2, r3
10042fb4:	687b      	ldr	r3, [r7, #4]
10042fb6:	217f      	movs	r1, #127	@ 0x7f
10042fb8:	400b      	ands	r3, r1
10042fba:	4904      	ldr	r1, [pc, #16]	@ (10042fcc <LL_RCC_HSE_SetCurrentControl+0x2c>)
10042fbc:	4313      	orrs	r3, r2
10042fbe:	2298      	movs	r2, #152	@ 0x98
10042fc0:	508b      	str	r3, [r1, r2]
}
10042fc2:	46c0      	nop			@ (mov r8, r8)
10042fc4:	46bd      	mov	sp, r7
10042fc6:	b002      	add	sp, #8
10042fc8:	bd80      	pop	{r7, pc}
10042fca:	46c0      	nop			@ (mov r8, r8)
10042fcc:	48400000 	.word	0x48400000

10042fd0 <LL_RCC_HSE_SetStartupCurrent>:
  * @brief  Set HSE startup current
  * @rmtoll RFSWHSECR        ISTARTUP      LL_RCC_HSE_SetStartupCurrent
  * @param  StartupCurrent HSE startup current
  */
__STATIC_INLINE void LL_RCC_HSE_SetStartupCurrent(uint32_t StartupCurrent)
{
10042fd0:	b580      	push	{r7, lr}
10042fd2:	b082      	sub	sp, #8
10042fd4:	af00      	add	r7, sp, #0
10042fd6:	6078      	str	r0, [r7, #4]
  MODIFY_REG_FIELD(RCC->RFSWHSECR, RCC_RFSWHSECR_ISTARTUP, StartupCurrent);
10042fd8:	4a08      	ldr	r2, [pc, #32]	@ (10042ffc <LL_RCC_HSE_SetStartupCurrent+0x2c>)
10042fda:	2398      	movs	r3, #152	@ 0x98
10042fdc:	58d3      	ldr	r3, [r2, r3]
10042fde:	4a08      	ldr	r2, [pc, #32]	@ (10043000 <LL_RCC_HSE_SetStartupCurrent+0x30>)
10042fe0:	401a      	ands	r2, r3
10042fe2:	687b      	ldr	r3, [r7, #4]
10042fe4:	039b      	lsls	r3, r3, #14
10042fe6:	041b      	lsls	r3, r3, #16
10042fe8:	0c1b      	lsrs	r3, r3, #16
10042fea:	4904      	ldr	r1, [pc, #16]	@ (10042ffc <LL_RCC_HSE_SetStartupCurrent+0x2c>)
10042fec:	4313      	orrs	r3, r2
10042fee:	2298      	movs	r2, #152	@ 0x98
10042ff0:	508b      	str	r3, [r1, r2]
}
10042ff2:	46c0      	nop			@ (mov r8, r8)
10042ff4:	46bd      	mov	sp, r7
10042ff6:	b002      	add	sp, #8
10042ff8:	bd80      	pop	{r7, pc}
10042ffa:	46c0      	nop			@ (mov r8, r8)
10042ffc:	48400000 	.word	0x48400000
10043000:	ffff3fff 	.word	0xffff3fff

10043004 <LL_RCC_HSE_SetAmplitudeThreshold>:
  * @brief  Set HSE Amplitude Control threshold
  * @rmtoll RFSWHSECR        AMPLTHRESH      LL_RCC_HSE_SetAmplitudeThreshold
  * @param  AmplThr HSE Amplitude Control threshold
  */
__STATIC_INLINE void LL_RCC_HSE_SetAmplitudeThreshold(uint32_t AmplThr)
{
10043004:	b580      	push	{r7, lr}
10043006:	b082      	sub	sp, #8
10043008:	af00      	add	r7, sp, #0
1004300a:	6078      	str	r0, [r7, #4]
  MODIFY_REG_FIELD(RCC->RFSWHSECR, RCC_RFSWHSECR_AMPLTHRESH, AmplThr);
1004300c:	4a08      	ldr	r2, [pc, #32]	@ (10043030 <LL_RCC_HSE_SetAmplitudeThreshold+0x2c>)
1004300e:	2398      	movs	r3, #152	@ 0x98
10043010:	58d3      	ldr	r3, [r2, r3]
10043012:	4a08      	ldr	r2, [pc, #32]	@ (10043034 <LL_RCC_HSE_SetAmplitudeThreshold+0x30>)
10043014:	401a      	ands	r2, r3
10043016:	687b      	ldr	r3, [r7, #4]
10043018:	0419      	lsls	r1, r3, #16
1004301a:	23e0      	movs	r3, #224	@ 0xe0
1004301c:	02db      	lsls	r3, r3, #11
1004301e:	400b      	ands	r3, r1
10043020:	4903      	ldr	r1, [pc, #12]	@ (10043030 <LL_RCC_HSE_SetAmplitudeThreshold+0x2c>)
10043022:	4313      	orrs	r3, r2
10043024:	2298      	movs	r2, #152	@ 0x98
10043026:	508b      	str	r3, [r1, r2]
}
10043028:	46c0      	nop			@ (mov r8, r8)
1004302a:	46bd      	mov	sp, r7
1004302c:	b002      	add	sp, #8
1004302e:	bd80      	pop	{r7, pc}
10043030:	48400000 	.word	0x48400000
10043034:	fff8ffff 	.word	0xfff8ffff

10043038 <LL_RCC_HSI_Enable>:
  * @brief  Enable HSI
  * @rmtoll CFGR           STOPHSI        LL_RCC_HSI_Enable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_HSI_Enable(void)
{
10043038:	b580      	push	{r7, lr}
1004303a:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CFGR, RCC_CFGR_STOPHSI);
1004303c:	4b07      	ldr	r3, [pc, #28]	@ (1004305c <LL_RCC_HSI_Enable+0x24>)
1004303e:	689a      	ldr	r2, [r3, #8]
10043040:	4b06      	ldr	r3, [pc, #24]	@ (1004305c <LL_RCC_HSI_Enable+0x24>)
10043042:	2104      	movs	r1, #4
10043044:	438a      	bics	r2, r1
10043046:	609a      	str	r2, [r3, #8]
  CLEAR_BIT(RCC->CFGR, RCC_CFGR_HSESEL);
10043048:	4b04      	ldr	r3, [pc, #16]	@ (1004305c <LL_RCC_HSI_Enable+0x24>)
1004304a:	689a      	ldr	r2, [r3, #8]
1004304c:	4b03      	ldr	r3, [pc, #12]	@ (1004305c <LL_RCC_HSI_Enable+0x24>)
1004304e:	2102      	movs	r1, #2
10043050:	438a      	bics	r2, r1
10043052:	609a      	str	r2, [r3, #8]
}
10043054:	46c0      	nop			@ (mov r8, r8)
10043056:	46bd      	mov	sp, r7
10043058:	bd80      	pop	{r7, pc}
1004305a:	46c0      	nop			@ (mov r8, r8)
1004305c:	48400000 	.word	0x48400000

10043060 <LL_RCC_HSI_Disable>:
  * @brief  Disable HSI
  * @rmtoll CFGR           STOPHSI        LL_RCC_HSI_Disable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_HSI_Disable(void)
{
10043060:	b580      	push	{r7, lr}
10043062:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CFGR, RCC_CFGR_HSESEL);
10043064:	4b07      	ldr	r3, [pc, #28]	@ (10043084 <LL_RCC_HSI_Disable+0x24>)
10043066:	689a      	ldr	r2, [r3, #8]
10043068:	4b06      	ldr	r3, [pc, #24]	@ (10043084 <LL_RCC_HSI_Disable+0x24>)
1004306a:	2102      	movs	r1, #2
1004306c:	430a      	orrs	r2, r1
1004306e:	609a      	str	r2, [r3, #8]
  SET_BIT(RCC->CFGR, RCC_CFGR_STOPHSI);
10043070:	4b04      	ldr	r3, [pc, #16]	@ (10043084 <LL_RCC_HSI_Disable+0x24>)
10043072:	689a      	ldr	r2, [r3, #8]
10043074:	4b03      	ldr	r3, [pc, #12]	@ (10043084 <LL_RCC_HSI_Disable+0x24>)
10043076:	2104      	movs	r1, #4
10043078:	430a      	orrs	r2, r1
1004307a:	609a      	str	r2, [r3, #8]
}
1004307c:	46c0      	nop			@ (mov r8, r8)
1004307e:	46bd      	mov	sp, r7
10043080:	bd80      	pop	{r7, pc}
10043082:	46c0      	nop			@ (mov r8, r8)
10043084:	48400000 	.word	0x48400000

10043088 <LL_RCC_HSI_IsReady>:
  * @brief  Check if HSI clock is ready
  * @rmtoll CR           HSIRDY        LL_RCC_HSI_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_HSI_IsReady(void)
{
10043088:	b580      	push	{r7, lr}
1004308a:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) == (RCC_CR_HSIRDY)) ? 1UL : 0UL);
1004308c:	4b07      	ldr	r3, [pc, #28]	@ (100430ac <LL_RCC_HSI_IsReady+0x24>)
1004308e:	681a      	ldr	r2, [r3, #0]
10043090:	2380      	movs	r3, #128	@ 0x80
10043092:	00db      	lsls	r3, r3, #3
10043094:	401a      	ands	r2, r3
10043096:	2380      	movs	r3, #128	@ 0x80
10043098:	00db      	lsls	r3, r3, #3
1004309a:	429a      	cmp	r2, r3
1004309c:	d101      	bne.n	100430a2 <LL_RCC_HSI_IsReady+0x1a>
1004309e:	2301      	movs	r3, #1
100430a0:	e000      	b.n	100430a4 <LL_RCC_HSI_IsReady+0x1c>
100430a2:	2300      	movs	r3, #0
}
100430a4:	0018      	movs	r0, r3
100430a6:	46bd      	mov	sp, r7
100430a8:	bd80      	pop	{r7, pc}
100430aa:	46c0      	nop			@ (mov r8, r8)
100430ac:	48400000 	.word	0x48400000

100430b0 <LL_RCC_DIRECT_HSE_Enable>:
  * @brief  Enable DIRECT_HSE mode
  * @rmtoll CFGR       HSESEL/STOPHSI         LL_RCC_HSE_Enable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_DIRECT_HSE_Enable(void)
{
100430b0:	b580      	push	{r7, lr}
100430b2:	b082      	sub	sp, #8
100430b4:	af00      	add	r7, sp, #0
  while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0);
100430b6:	46c0      	nop			@ (mov r8, r8)
100430b8:	4b0f      	ldr	r3, [pc, #60]	@ (100430f8 <LL_RCC_DIRECT_HSE_Enable+0x48>)
100430ba:	681a      	ldr	r2, [r3, #0]
100430bc:	2380      	movs	r3, #128	@ 0x80
100430be:	029b      	lsls	r3, r3, #10
100430c0:	4013      	ands	r3, r2
100430c2:	d0f9      	beq.n	100430b8 <LL_RCC_DIRECT_HSE_Enable+0x8>
  SET_BIT(RCC->CFGR, RCC_CFGR_HSESEL);
100430c4:	4b0c      	ldr	r3, [pc, #48]	@ (100430f8 <LL_RCC_DIRECT_HSE_Enable+0x48>)
100430c6:	689a      	ldr	r2, [r3, #8]
100430c8:	4b0b      	ldr	r3, [pc, #44]	@ (100430f8 <LL_RCC_DIRECT_HSE_Enable+0x48>)
100430ca:	2102      	movs	r1, #2
100430cc:	430a      	orrs	r2, r1
100430ce:	609a      	str	r2, [r3, #8]
  for (volatile int i = 0; i < 6; i++)
100430d0:	2300      	movs	r3, #0
100430d2:	607b      	str	r3, [r7, #4]
100430d4:	e003      	b.n	100430de <LL_RCC_DIRECT_HSE_Enable+0x2e>
  {
    __asm("NOP");
100430d6:	46c0      	nop			@ (mov r8, r8)
  for (volatile int i = 0; i < 6; i++)
100430d8:	687b      	ldr	r3, [r7, #4]
100430da:	3301      	adds	r3, #1
100430dc:	607b      	str	r3, [r7, #4]
100430de:	687b      	ldr	r3, [r7, #4]
100430e0:	2b05      	cmp	r3, #5
100430e2:	ddf8      	ble.n	100430d6 <LL_RCC_DIRECT_HSE_Enable+0x26>
  }
  SET_BIT(RCC->CFGR, RCC_CFGR_STOPHSI);
100430e4:	4b04      	ldr	r3, [pc, #16]	@ (100430f8 <LL_RCC_DIRECT_HSE_Enable+0x48>)
100430e6:	689a      	ldr	r2, [r3, #8]
100430e8:	4b03      	ldr	r3, [pc, #12]	@ (100430f8 <LL_RCC_DIRECT_HSE_Enable+0x48>)
100430ea:	2104      	movs	r1, #4
100430ec:	430a      	orrs	r2, r1
100430ee:	609a      	str	r2, [r3, #8]
}
100430f0:	46c0      	nop			@ (mov r8, r8)
100430f2:	46bd      	mov	sp, r7
100430f4:	b002      	add	sp, #8
100430f6:	bd80      	pop	{r7, pc}
100430f8:	48400000 	.word	0x48400000

100430fc <LL_RCC_LSCO_SetSource>:
  *         @arg @ref LL_RCC_LSCO_CLKSOURCE_LSI
  *         @arg @ref LL_RCC_LSCO_CLKSOURCE_HSI64M_DIV2048
  * @retval None
  */
__STATIC_INLINE void LL_RCC_LSCO_SetSource(uint32_t Source)
{
100430fc:	b580      	push	{r7, lr}
100430fe:	b082      	sub	sp, #8
10043100:	af00      	add	r7, sp, #0
10043102:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_CLKSLOWSEL, Source);
10043104:	4b06      	ldr	r3, [pc, #24]	@ (10043120 <LL_RCC_LSCO_SetSource+0x24>)
10043106:	689b      	ldr	r3, [r3, #8]
10043108:	4a06      	ldr	r2, [pc, #24]	@ (10043124 <LL_RCC_LSCO_SetSource+0x28>)
1004310a:	4013      	ands	r3, r2
1004310c:	0019      	movs	r1, r3
1004310e:	4b04      	ldr	r3, [pc, #16]	@ (10043120 <LL_RCC_LSCO_SetSource+0x24>)
10043110:	687a      	ldr	r2, [r7, #4]
10043112:	430a      	orrs	r2, r1
10043114:	609a      	str	r2, [r3, #8]
}
10043116:	46c0      	nop			@ (mov r8, r8)
10043118:	46bd      	mov	sp, r7
1004311a:	b002      	add	sp, #8
1004311c:	bd80      	pop	{r7, pc}
1004311e:	46c0      	nop			@ (mov r8, r8)
10043120:	48400000 	.word	0x48400000
10043124:	fffe7fff 	.word	0xfffe7fff

10043128 <LL_RCC_LSE_Enable>:
  * @brief  Enable  Low Speed External (LSE) crystal.
  * @rmtoll CR         LSEON         LL_RCC_LSE_Enable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_LSE_Enable(void)
{
10043128:	b580      	push	{r7, lr}
1004312a:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_LSEON);
1004312c:	4b04      	ldr	r3, [pc, #16]	@ (10043140 <LL_RCC_LSE_Enable+0x18>)
1004312e:	681a      	ldr	r2, [r3, #0]
10043130:	4b03      	ldr	r3, [pc, #12]	@ (10043140 <LL_RCC_LSE_Enable+0x18>)
10043132:	2110      	movs	r1, #16
10043134:	430a      	orrs	r2, r1
10043136:	601a      	str	r2, [r3, #0]
}
10043138:	46c0      	nop			@ (mov r8, r8)
1004313a:	46bd      	mov	sp, r7
1004313c:	bd80      	pop	{r7, pc}
1004313e:	46c0      	nop			@ (mov r8, r8)
10043140:	48400000 	.word	0x48400000

10043144 <LL_RCC_LSE_Disable>:
  * @brief  Disable  Low Speed External (LSE) crystal.
  * @rmtoll CR         LSEON         LL_RCC_LSE_Disable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_LSE_Disable(void)
{
10043144:	b580      	push	{r7, lr}
10043146:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CR, RCC_CR_LSEON);
10043148:	4b04      	ldr	r3, [pc, #16]	@ (1004315c <LL_RCC_LSE_Disable+0x18>)
1004314a:	681a      	ldr	r2, [r3, #0]
1004314c:	4b03      	ldr	r3, [pc, #12]	@ (1004315c <LL_RCC_LSE_Disable+0x18>)
1004314e:	2110      	movs	r1, #16
10043150:	438a      	bics	r2, r1
10043152:	601a      	str	r2, [r3, #0]
}
10043154:	46c0      	nop			@ (mov r8, r8)
10043156:	46bd      	mov	sp, r7
10043158:	bd80      	pop	{r7, pc}
1004315a:	46c0      	nop			@ (mov r8, r8)
1004315c:	48400000 	.word	0x48400000

10043160 <LL_RCC_LSE_IsReady>:
  * @brief  Check if LSE oscillator Ready
  * @rmtoll CR         LSERDY        LL_RCC_LSE_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_LSE_IsReady(void)
{
10043160:	b580      	push	{r7, lr}
10043162:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_LSERDY) == (RCC_CR_LSERDY)) ? 1UL : 0UL);
10043164:	4b05      	ldr	r3, [pc, #20]	@ (1004317c <LL_RCC_LSE_IsReady+0x1c>)
10043166:	681b      	ldr	r3, [r3, #0]
10043168:	2220      	movs	r2, #32
1004316a:	4013      	ands	r3, r2
1004316c:	2b20      	cmp	r3, #32
1004316e:	d101      	bne.n	10043174 <LL_RCC_LSE_IsReady+0x14>
10043170:	2301      	movs	r3, #1
10043172:	e000      	b.n	10043176 <LL_RCC_LSE_IsReady+0x16>
10043174:	2300      	movs	r3, #0
}
10043176:	0018      	movs	r0, r3
10043178:	46bd      	mov	sp, r7
1004317a:	bd80      	pop	{r7, pc}
1004317c:	48400000 	.word	0x48400000

10043180 <LL_RCC_LSE_EnableBypass>:
  * @brief  Enable external clock source (LSE bypass).
  * @rmtoll CR         LSEBYP        LL_RCC_LSE_EnableBypass
  * @retval None
  */
__STATIC_INLINE void LL_RCC_LSE_EnableBypass(void)
{
10043180:	b580      	push	{r7, lr}
10043182:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_LSEBYP);
10043184:	4b04      	ldr	r3, [pc, #16]	@ (10043198 <LL_RCC_LSE_EnableBypass+0x18>)
10043186:	681a      	ldr	r2, [r3, #0]
10043188:	4b03      	ldr	r3, [pc, #12]	@ (10043198 <LL_RCC_LSE_EnableBypass+0x18>)
1004318a:	2140      	movs	r1, #64	@ 0x40
1004318c:	430a      	orrs	r2, r1
1004318e:	601a      	str	r2, [r3, #0]
}
10043190:	46c0      	nop			@ (mov r8, r8)
10043192:	46bd      	mov	sp, r7
10043194:	bd80      	pop	{r7, pc}
10043196:	46c0      	nop			@ (mov r8, r8)
10043198:	48400000 	.word	0x48400000

1004319c <LL_RCC_LSE_DisableBypass>:
  * @brief  Disable external clock source (LSE bypass).
  * @rmtoll CR         LSEBYP        LL_RCC_LSE_DisableBypass
  * @retval None
  */
__STATIC_INLINE void LL_RCC_LSE_DisableBypass(void)
{
1004319c:	b580      	push	{r7, lr}
1004319e:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CR, RCC_CR_LSEBYP);
100431a0:	4b04      	ldr	r3, [pc, #16]	@ (100431b4 <LL_RCC_LSE_DisableBypass+0x18>)
100431a2:	681a      	ldr	r2, [r3, #0]
100431a4:	4b03      	ldr	r3, [pc, #12]	@ (100431b4 <LL_RCC_LSE_DisableBypass+0x18>)
100431a6:	2140      	movs	r1, #64	@ 0x40
100431a8:	438a      	bics	r2, r1
100431aa:	601a      	str	r2, [r3, #0]
}
100431ac:	46c0      	nop			@ (mov r8, r8)
100431ae:	46bd      	mov	sp, r7
100431b0:	bd80      	pop	{r7, pc}
100431b2:	46c0      	nop			@ (mov r8, r8)
100431b4:	48400000 	.word	0x48400000

100431b8 <LL_RCC_LSE_IsBypassEnabled>:
  * @brief  Check if LSE bypass configuration is enabled.
  * @rmtoll CR         LSEBYP        LL_RCC_LSE_IsBypassEnabled
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_LSE_IsBypassEnabled(void)
{
100431b8:	b580      	push	{r7, lr}
100431ba:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_LSEBYP) == (RCC_CR_LSEBYP)) ? 1UL : 0UL);
100431bc:	4b05      	ldr	r3, [pc, #20]	@ (100431d4 <LL_RCC_LSE_IsBypassEnabled+0x1c>)
100431be:	681b      	ldr	r3, [r3, #0]
100431c0:	2240      	movs	r2, #64	@ 0x40
100431c2:	4013      	ands	r3, r2
100431c4:	2b40      	cmp	r3, #64	@ 0x40
100431c6:	d101      	bne.n	100431cc <LL_RCC_LSE_IsBypassEnabled+0x14>
100431c8:	2301      	movs	r3, #1
100431ca:	e000      	b.n	100431ce <LL_RCC_LSE_IsBypassEnabled+0x16>
100431cc:	2300      	movs	r3, #0
}
100431ce:	0018      	movs	r0, r3
100431d0:	46bd      	mov	sp, r7
100431d2:	bd80      	pop	{r7, pc}
100431d4:	48400000 	.word	0x48400000

100431d8 <LL_RCC_LSE_SetDriveCapability>:
  *         @arg @ref LL_RCC_LSEDRIVE_MEDIUMHIGH
  *         @arg @ref LL_RCC_LSEDRIVE_HIGH
  * @retval None
  */
__STATIC_INLINE void LL_RCC_LSE_SetDriveCapability(uint32_t LSEDrive)
{
100431d8:	b580      	push	{r7, lr}
100431da:	b082      	sub	sp, #8
100431dc:	af00      	add	r7, sp, #0
100431de:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CSSWCR, RCC_CSSWCR_LSEDRV, LSEDrive);
100431e0:	4b06      	ldr	r3, [pc, #24]	@ (100431fc <LL_RCC_LSE_SetDriveCapability+0x24>)
100431e2:	68db      	ldr	r3, [r3, #12]
100431e4:	2260      	movs	r2, #96	@ 0x60
100431e6:	4393      	bics	r3, r2
100431e8:	0019      	movs	r1, r3
100431ea:	4b04      	ldr	r3, [pc, #16]	@ (100431fc <LL_RCC_LSE_SetDriveCapability+0x24>)
100431ec:	687a      	ldr	r2, [r7, #4]
100431ee:	430a      	orrs	r2, r1
100431f0:	60da      	str	r2, [r3, #12]
}
100431f2:	46c0      	nop			@ (mov r8, r8)
100431f4:	46bd      	mov	sp, r7
100431f6:	b002      	add	sp, #8
100431f8:	bd80      	pop	{r7, pc}
100431fa:	46c0      	nop			@ (mov r8, r8)
100431fc:	48400000 	.word	0x48400000

10043200 <LL_RCC_LSI_Enable>:
  * @brief  Enable LSI Oscillator
  * @rmtoll CR          LSION         LL_RCC_LSI_Enable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_LSI_Enable(void)
{
10043200:	b580      	push	{r7, lr}
10043202:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_LSION);
10043204:	4b04      	ldr	r3, [pc, #16]	@ (10043218 <LL_RCC_LSI_Enable+0x18>)
10043206:	681a      	ldr	r2, [r3, #0]
10043208:	4b03      	ldr	r3, [pc, #12]	@ (10043218 <LL_RCC_LSI_Enable+0x18>)
1004320a:	2104      	movs	r1, #4
1004320c:	430a      	orrs	r2, r1
1004320e:	601a      	str	r2, [r3, #0]
}
10043210:	46c0      	nop			@ (mov r8, r8)
10043212:	46bd      	mov	sp, r7
10043214:	bd80      	pop	{r7, pc}
10043216:	46c0      	nop			@ (mov r8, r8)
10043218:	48400000 	.word	0x48400000

1004321c <LL_RCC_LSI_Disable>:
  * @brief  Disable LSI Oscillator
  * @rmtoll CR          LSION         LL_RCC_LSI_Disable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_LSI_Disable(void)
{
1004321c:	b580      	push	{r7, lr}
1004321e:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CR, RCC_CR_LSION);
10043220:	4b04      	ldr	r3, [pc, #16]	@ (10043234 <LL_RCC_LSI_Disable+0x18>)
10043222:	681a      	ldr	r2, [r3, #0]
10043224:	4b03      	ldr	r3, [pc, #12]	@ (10043234 <LL_RCC_LSI_Disable+0x18>)
10043226:	2104      	movs	r1, #4
10043228:	438a      	bics	r2, r1
1004322a:	601a      	str	r2, [r3, #0]
}
1004322c:	46c0      	nop			@ (mov r8, r8)
1004322e:	46bd      	mov	sp, r7
10043230:	bd80      	pop	{r7, pc}
10043232:	46c0      	nop			@ (mov r8, r8)
10043234:	48400000 	.word	0x48400000

10043238 <LL_RCC_LSI_IsReady>:
  * @brief  Check if LSI is Ready
  * @rmtoll CR          LSIRDY        LL_RCC_LSI_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_LSI_IsReady(void)
{
10043238:	b580      	push	{r7, lr}
1004323a:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_LSIRDY) == (RCC_CR_LSIRDY)) ? 1UL : 0UL);
1004323c:	4b05      	ldr	r3, [pc, #20]	@ (10043254 <LL_RCC_LSI_IsReady+0x1c>)
1004323e:	681b      	ldr	r3, [r3, #0]
10043240:	2208      	movs	r2, #8
10043242:	4013      	ands	r3, r2
10043244:	2b08      	cmp	r3, #8
10043246:	d101      	bne.n	1004324c <LL_RCC_LSI_IsReady+0x14>
10043248:	2301      	movs	r3, #1
1004324a:	e000      	b.n	1004324e <LL_RCC_LSI_IsReady+0x16>
1004324c:	2300      	movs	r3, #0
}
1004324e:	0018      	movs	r0, r3
10043250:	46bd      	mov	sp, r7
10043252:	bd80      	pop	{r7, pc}
10043254:	48400000 	.word	0x48400000

10043258 <LL_RCC_RC64MPLL_Enable>:
  * @brief  Enable RC64MPLL
  * @rmtoll CR           HSIPLLON         LL_RCC_RC64MPLL_Enable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_RC64MPLL_Enable(void)
{
10043258:	b580      	push	{r7, lr}
1004325a:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_HSIPLLON);
1004325c:	4b04      	ldr	r3, [pc, #16]	@ (10043270 <LL_RCC_RC64MPLL_Enable+0x18>)
1004325e:	681a      	ldr	r2, [r3, #0]
10043260:	4b03      	ldr	r3, [pc, #12]	@ (10043270 <LL_RCC_RC64MPLL_Enable+0x18>)
10043262:	2180      	movs	r1, #128	@ 0x80
10043264:	0189      	lsls	r1, r1, #6
10043266:	430a      	orrs	r2, r1
10043268:	601a      	str	r2, [r3, #0]
}
1004326a:	46c0      	nop			@ (mov r8, r8)
1004326c:	46bd      	mov	sp, r7
1004326e:	bd80      	pop	{r7, pc}
10043270:	48400000 	.word	0x48400000

10043274 <LL_RCC_RC64MPLL_Disable>:
  * @note Cannot be disabled if the RC64MPLL clock is used as the system clock
  * @rmtoll CR           HSIPLLON         LL_RCC_RC64MPLL_Disable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_RC64MPLL_Disable(void)
{
10043274:	b580      	push	{r7, lr}
10043276:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CR, RCC_CR_HSIPLLON);
10043278:	4b04      	ldr	r3, [pc, #16]	@ (1004328c <LL_RCC_RC64MPLL_Disable+0x18>)
1004327a:	681a      	ldr	r2, [r3, #0]
1004327c:	4b03      	ldr	r3, [pc, #12]	@ (1004328c <LL_RCC_RC64MPLL_Disable+0x18>)
1004327e:	4904      	ldr	r1, [pc, #16]	@ (10043290 <LL_RCC_RC64MPLL_Disable+0x1c>)
10043280:	400a      	ands	r2, r1
10043282:	601a      	str	r2, [r3, #0]
}
10043284:	46c0      	nop			@ (mov r8, r8)
10043286:	46bd      	mov	sp, r7
10043288:	bd80      	pop	{r7, pc}
1004328a:	46c0      	nop			@ (mov r8, r8)
1004328c:	48400000 	.word	0x48400000
10043290:	ffffdfff 	.word	0xffffdfff

10043294 <LL_RCC_RC64MPLL_IsReady>:
  * @brief  Check if RC64MPLL is Ready
  * @rmtoll CR           HSIPLLRDY        LL_RCC_RC64MPLL_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_RC64MPLL_IsReady(void)
{
10043294:	b580      	push	{r7, lr}
10043296:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_HSIPLLRDY) == (RCC_CR_HSIPLLRDY)) ? 1UL : 0UL);
10043298:	4b07      	ldr	r3, [pc, #28]	@ (100432b8 <LL_RCC_RC64MPLL_IsReady+0x24>)
1004329a:	681a      	ldr	r2, [r3, #0]
1004329c:	2380      	movs	r3, #128	@ 0x80
1004329e:	01db      	lsls	r3, r3, #7
100432a0:	401a      	ands	r2, r3
100432a2:	2380      	movs	r3, #128	@ 0x80
100432a4:	01db      	lsls	r3, r3, #7
100432a6:	429a      	cmp	r2, r3
100432a8:	d101      	bne.n	100432ae <LL_RCC_RC64MPLL_IsReady+0x1a>
100432aa:	2301      	movs	r3, #1
100432ac:	e000      	b.n	100432b0 <LL_RCC_RC64MPLL_IsReady+0x1c>
100432ae:	2300      	movs	r3, #0
}
100432b0:	0018      	movs	r0, r3
100432b2:	46bd      	mov	sp, r7
100432b4:	bd80      	pop	{r7, pc}
100432b6:	46c0      	nop			@ (mov r8, r8)
100432b8:	48400000 	.word	0x48400000

100432bc <LL_RCC_SetRC64MPLLPrescaler>:
  *         @arg @ref LL_RCC_RC64MPLL_DIV_32
  *         @arg @ref LL_RCC_RC64MPLL_DIV_64
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetRC64MPLLPrescaler(uint32_t Prescaler)
{
100432bc:	b580      	push	{r7, lr}
100432be:	b082      	sub	sp, #8
100432c0:	af00      	add	r7, sp, #0
100432c2:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_CLKSYSDIV, Prescaler);
100432c4:	4b06      	ldr	r3, [pc, #24]	@ (100432e0 <LL_RCC_SetRC64MPLLPrescaler+0x24>)
100432c6:	689b      	ldr	r3, [r3, #8]
100432c8:	22e0      	movs	r2, #224	@ 0xe0
100432ca:	4393      	bics	r3, r2
100432cc:	0019      	movs	r1, r3
100432ce:	4b04      	ldr	r3, [pc, #16]	@ (100432e0 <LL_RCC_SetRC64MPLLPrescaler+0x24>)
100432d0:	687a      	ldr	r2, [r7, #4]
100432d2:	430a      	orrs	r2, r1
100432d4:	609a      	str	r2, [r3, #8]
}
100432d6:	46c0      	nop			@ (mov r8, r8)
100432d8:	46bd      	mov	sp, r7
100432da:	b002      	add	sp, #8
100432dc:	bd80      	pop	{r7, pc}
100432de:	46c0      	nop			@ (mov r8, r8)
100432e0:	48400000 	.word	0x48400000

100432e4 <HAL_RCC_OscConfig>:
  * @param  RCC_OscInitStruct  pointer to a @ref RCC_OscInitTypeDef structure that
  *         contains the configuration information for the RCC Oscillators.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
100432e4:	b580      	push	{r7, lr}
100432e6:	b084      	sub	sp, #16
100432e8:	af00      	add	r7, sp, #0
100432ea:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
100432ec:	687b      	ldr	r3, [r7, #4]
100432ee:	2b00      	cmp	r3, #0
100432f0:	d101      	bne.n	100432f6 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
100432f2:	2301      	movs	r3, #1
100432f4:	e146      	b.n	10043584 <HAL_RCC_OscConfig+0x2a0>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSI Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
100432f6:	687b      	ldr	r3, [r7, #4]
100432f8:	681b      	ldr	r3, [r3, #0]
100432fa:	2210      	movs	r2, #16
100432fc:	4013      	ands	r3, r2
100432fe:	d033      	beq.n	10043368 <HAL_RCC_OscConfig+0x84>
  {
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
10043300:	687b      	ldr	r3, [r7, #4]
10043302:	689b      	ldr	r3, [r3, #8]
10043304:	2b00      	cmp	r3, #0
10043306:	d102      	bne.n	1004330e <HAL_RCC_OscConfig+0x2a>
10043308:	f7ff fe96 	bl	10043038 <LL_RCC_HSI_Enable>
1004330c:	e001      	b.n	10043312 <HAL_RCC_OscConfig+0x2e>
1004330e:	f7ff fea7 	bl	10043060 <LL_RCC_HSI_Disable>

    if(RCC_OscInitStruct->HSIState == RCC_HSI_OFF)
10043312:	687b      	ldr	r3, [r7, #4]
10043314:	689b      	ldr	r3, [r3, #8]
10043316:	2b04      	cmp	r3, #4
10043318:	d113      	bne.n	10043342 <HAL_RCC_OscConfig+0x5e>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
1004331a:	f7fe f883 	bl	10041424 <HAL_GetTick>
1004331e:	0003      	movs	r3, r0
10043320:	60fb      	str	r3, [r7, #12]

      /* Wait till HSI is disabled */
      while (LL_RCC_HSI_IsReady() == 1U)
10043322:	e008      	b.n	10043336 <HAL_RCC_OscConfig+0x52>
      {
        if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
10043324:	f7fe f87e 	bl	10041424 <HAL_GetTick>
10043328:	0002      	movs	r2, r0
1004332a:	68fb      	ldr	r3, [r7, #12]
1004332c:	1ad3      	subs	r3, r2, r3
1004332e:	2b64      	cmp	r3, #100	@ 0x64
10043330:	d901      	bls.n	10043336 <HAL_RCC_OscConfig+0x52>
        {
          return HAL_TIMEOUT;
10043332:	2303      	movs	r3, #3
10043334:	e126      	b.n	10043584 <HAL_RCC_OscConfig+0x2a0>
      while (LL_RCC_HSI_IsReady() == 1U)
10043336:	f7ff fea7 	bl	10043088 <LL_RCC_HSI_IsReady>
1004333a:	0003      	movs	r3, r0
1004333c:	2b01      	cmp	r3, #1
1004333e:	d0f1      	beq.n	10043324 <HAL_RCC_OscConfig+0x40>
10043340:	e012      	b.n	10043368 <HAL_RCC_OscConfig+0x84>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
10043342:	f7fe f86f 	bl	10041424 <HAL_GetTick>
10043346:	0003      	movs	r3, r0
10043348:	60fb      	str	r3, [r7, #12]

      /* Wait till HSI is enabled */
      while (LL_RCC_HSI_IsReady() != 1U)
1004334a:	e008      	b.n	1004335e <HAL_RCC_OscConfig+0x7a>
      {
        if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
1004334c:	f7fe f86a 	bl	10041424 <HAL_GetTick>
10043350:	0002      	movs	r2, r0
10043352:	68fb      	ldr	r3, [r7, #12]
10043354:	1ad3      	subs	r3, r2, r3
10043356:	2b64      	cmp	r3, #100	@ 0x64
10043358:	d901      	bls.n	1004335e <HAL_RCC_OscConfig+0x7a>
        {
          return HAL_TIMEOUT;
1004335a:	2303      	movs	r3, #3
1004335c:	e112      	b.n	10043584 <HAL_RCC_OscConfig+0x2a0>
      while (LL_RCC_HSI_IsReady() != 1U)
1004335e:	f7ff fe93 	bl	10043088 <LL_RCC_HSI_IsReady>
10043362:	0003      	movs	r3, r0
10043364:	2b01      	cmp	r3, #1
10043366:	d1f1      	bne.n	1004334c <HAL_RCC_OscConfig+0x68>
      }
    }
  }

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
10043368:	687b      	ldr	r3, [r7, #4]
1004336a:	681b      	ldr	r3, [r3, #0]
1004336c:	2201      	movs	r2, #1
1004336e:	4013      	ands	r3, r2
10043370:	d03f      	beq.n	100433f2 <HAL_RCC_OscConfig+0x10e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* Set HSE Capacitor Tuning */
    LL_RCC_HSE_SetCapacitorTuning(CFG_HW_RCC_HSE_CAPACITOR_TUNE);
10043372:	2020      	movs	r0, #32
10043374:	f7ff fdf4 	bl	10042f60 <LL_RCC_HSE_SetCapacitorTuning>

    /* Set HSE startup Current */
    LL_RCC_HSE_SetStartupCurrent(0);
10043378:	2000      	movs	r0, #0
1004337a:	f7ff fe29 	bl	10042fd0 <LL_RCC_HSE_SetStartupCurrent>

    /*  Set HSE Amplitude Threshold */
    LL_RCC_HSE_SetAmplitudeThreshold(0);
1004337e:	2000      	movs	r0, #0
10043380:	f7ff fe40 	bl	10043004 <LL_RCC_HSE_SetAmplitudeThreshold>

    /* Set HSE Current Control */
    LL_RCC_HSE_SetCurrentControl(40);
10043384:	2028      	movs	r0, #40	@ 0x28
10043386:	f7ff fe0b 	bl	10042fa0 <LL_RCC_HSE_SetCurrentControl>

    /* Set the new HSE configuration ---------------------------------------*/
    __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
1004338a:	687b      	ldr	r3, [r7, #4]
1004338c:	685a      	ldr	r2, [r3, #4]
1004338e:	2380      	movs	r3, #128	@ 0x80
10043390:	025b      	lsls	r3, r3, #9
10043392:	429a      	cmp	r2, r3
10043394:	d102      	bne.n	1004339c <HAL_RCC_OscConfig+0xb8>
10043396:	f7ff fdb1 	bl	10042efc <LL_RCC_HSE_Enable>
1004339a:	e001      	b.n	100433a0 <HAL_RCC_OscConfig+0xbc>
1004339c:	f7ff fdbc 	bl	10042f18 <LL_RCC_HSE_Disable>

    /* Check the HSE State */
    if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
100433a0:	687b      	ldr	r3, [r7, #4]
100433a2:	685b      	ldr	r3, [r3, #4]
100433a4:	2b00      	cmp	r3, #0
100433a6:	d012      	beq.n	100433ce <HAL_RCC_OscConfig+0xea>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
100433a8:	f7fe f83c 	bl	10041424 <HAL_GetTick>
100433ac:	0003      	movs	r3, r0
100433ae:	60fb      	str	r3, [r7, #12]

      /* Wait till HSE is ready */
      while (LL_RCC_HSE_IsReady() == 0U)
100433b0:	e008      	b.n	100433c4 <HAL_RCC_OscConfig+0xe0>
      {
        if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
100433b2:	f7fe f837 	bl	10041424 <HAL_GetTick>
100433b6:	0002      	movs	r2, r0
100433b8:	68fb      	ldr	r3, [r7, #12]
100433ba:	1ad3      	subs	r3, r2, r3
100433bc:	2b64      	cmp	r3, #100	@ 0x64
100433be:	d901      	bls.n	100433c4 <HAL_RCC_OscConfig+0xe0>
        {
          return HAL_TIMEOUT;
100433c0:	2303      	movs	r3, #3
100433c2:	e0df      	b.n	10043584 <HAL_RCC_OscConfig+0x2a0>
      while (LL_RCC_HSE_IsReady() == 0U)
100433c4:	f7ff fdb8 	bl	10042f38 <LL_RCC_HSE_IsReady>
100433c8:	1e03      	subs	r3, r0, #0
100433ca:	d0f2      	beq.n	100433b2 <HAL_RCC_OscConfig+0xce>
100433cc:	e011      	b.n	100433f2 <HAL_RCC_OscConfig+0x10e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
100433ce:	f7fe f829 	bl	10041424 <HAL_GetTick>
100433d2:	0003      	movs	r3, r0
100433d4:	60fb      	str	r3, [r7, #12]

      /* Wait till HSE is disabled */
      while (LL_RCC_HSE_IsReady() != 0U)
100433d6:	e008      	b.n	100433ea <HAL_RCC_OscConfig+0x106>
      {
        if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
100433d8:	f7fe f824 	bl	10041424 <HAL_GetTick>
100433dc:	0002      	movs	r2, r0
100433de:	68fb      	ldr	r3, [r7, #12]
100433e0:	1ad3      	subs	r3, r2, r3
100433e2:	2b64      	cmp	r3, #100	@ 0x64
100433e4:	d901      	bls.n	100433ea <HAL_RCC_OscConfig+0x106>
        {
          return HAL_TIMEOUT;
100433e6:	2303      	movs	r3, #3
100433e8:	e0cc      	b.n	10043584 <HAL_RCC_OscConfig+0x2a0>
      while (LL_RCC_HSE_IsReady() != 0U)
100433ea:	f7ff fda5 	bl	10042f38 <LL_RCC_HSE_IsReady>
100433ee:	1e03      	subs	r3, r0, #0
100433f0:	d1f2      	bne.n	100433d8 <HAL_RCC_OscConfig+0xf4>
      }
    }
  }

  /*--------------------------------- LSI Configuration -----------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
100433f2:	687b      	ldr	r3, [r7, #4]
100433f4:	681b      	ldr	r3, [r3, #0]
100433f6:	2204      	movs	r2, #4
100433f8:	4013      	ands	r3, r2
100433fa:	d03a      	beq.n	10043472 <HAL_RCC_OscConfig+0x18e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
100433fc:	687b      	ldr	r3, [r7, #4]
100433fe:	691b      	ldr	r3, [r3, #16]
10043400:	2b00      	cmp	r3, #0
10043402:	d022      	beq.n	1004344a <HAL_RCC_OscConfig+0x166>
    {
      /* Disable the LSI */
      __HAL_RCC_LSI_DISABLE();
10043404:	f7ff ff0a 	bl	1004321c <LL_RCC_LSI_Disable>
      while (__HAL_RCC_GET_LSI_READYFLAG() != 0U);
10043408:	46c0      	nop			@ (mov r8, r8)
1004340a:	f7ff ff15 	bl	10043238 <LL_RCC_LSI_IsReady>
1004340e:	1e03      	subs	r3, r0, #0
10043410:	d1fb      	bne.n	1004340a <HAL_RCC_OscConfig+0x126>

      /* Disable the LSE */
      __HAL_RCC_LSE_CONFIG(RCC_LSE_OFF);
10043412:	f7ff fe97 	bl	10043144 <LL_RCC_LSE_Disable>

      /* Configure the Low Speed Clock to LSI */
      LL_RCC_LSCO_SetSource(LL_RCC_LSCO_CLKSOURCE_LSI);
10043416:	2380      	movs	r3, #128	@ 0x80
10043418:	025b      	lsls	r3, r3, #9
1004341a:	0018      	movs	r0, r3
1004341c:	f7ff fe6e 	bl	100430fc <LL_RCC_LSCO_SetSource>

      /*  Enable the Internal Low Speed oscillator (LSI)  */
      __HAL_RCC_LSI_ENABLE();
10043420:	f7ff feee 	bl	10043200 <LL_RCC_LSI_Enable>

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
10043424:	f7fd fffe 	bl	10041424 <HAL_GetTick>
10043428:	0003      	movs	r3, r0
1004342a:	60fb      	str	r3, [r7, #12]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_LSI_READYFLAG() == 0U)
1004342c:	e008      	b.n	10043440 <HAL_RCC_OscConfig+0x15c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
1004342e:	f7fd fff9 	bl	10041424 <HAL_GetTick>
10043432:	0002      	movs	r2, r0
10043434:	68fb      	ldr	r3, [r7, #12]
10043436:	1ad3      	subs	r3, r2, r3
10043438:	2b02      	cmp	r3, #2
1004343a:	d901      	bls.n	10043440 <HAL_RCC_OscConfig+0x15c>
        {
          return HAL_TIMEOUT;
1004343c:	2303      	movs	r3, #3
1004343e:	e0a1      	b.n	10043584 <HAL_RCC_OscConfig+0x2a0>
      while (__HAL_RCC_GET_LSI_READYFLAG() == 0U)
10043440:	f7ff fefa 	bl	10043238 <LL_RCC_LSI_IsReady>
10043444:	1e03      	subs	r3, r0, #0
10043446:	d0f2      	beq.n	1004342e <HAL_RCC_OscConfig+0x14a>
10043448:	e013      	b.n	10043472 <HAL_RCC_OscConfig+0x18e>
    }
    else
    {

      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
1004344a:	f7ff fee7 	bl	1004321c <LL_RCC_LSI_Disable>

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
1004344e:	f7fd ffe9 	bl	10041424 <HAL_GetTick>
10043452:	0003      	movs	r3, r0
10043454:	60fb      	str	r3, [r7, #12]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_LSI_READYFLAG() != 0U)
10043456:	e008      	b.n	1004346a <HAL_RCC_OscConfig+0x186>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
10043458:	f7fd ffe4 	bl	10041424 <HAL_GetTick>
1004345c:	0002      	movs	r2, r0
1004345e:	68fb      	ldr	r3, [r7, #12]
10043460:	1ad3      	subs	r3, r2, r3
10043462:	2b02      	cmp	r3, #2
10043464:	d901      	bls.n	1004346a <HAL_RCC_OscConfig+0x186>
        {
          return HAL_TIMEOUT;
10043466:	2303      	movs	r3, #3
10043468:	e08c      	b.n	10043584 <HAL_RCC_OscConfig+0x2a0>
      while (__HAL_RCC_GET_LSI_READYFLAG() != 0U)
1004346a:	f7ff fee5 	bl	10043238 <LL_RCC_LSI_IsReady>
1004346e:	1e03      	subs	r3, r0, #0
10043470:	d1f2      	bne.n	10043458 <HAL_RCC_OscConfig+0x174>
      }
    }
  }

  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
10043472:	687b      	ldr	r3, [r7, #4]
10043474:	681b      	ldr	r3, [r3, #0]
10043476:	2202      	movs	r2, #2
10043478:	4013      	ands	r3, r2
1004347a:	d049      	beq.n	10043510 <HAL_RCC_OscConfig+0x22c>

    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Disable LSI */
    __HAL_RCC_LSI_DISABLE();
1004347c:	f7ff fece 	bl	1004321c <LL_RCC_LSI_Disable>

    /* Disable LSE */
    __HAL_RCC_LSE_CONFIG(RCC_LSE_OFF);
10043480:	f7ff fe60 	bl	10043144 <LL_RCC_LSE_Disable>
    while (__HAL_RCC_GET_LSE_READYFLAG() != 0);
10043484:	46c0      	nop			@ (mov r8, r8)
10043486:	f7ff fe6b 	bl	10043160 <LL_RCC_LSE_IsReady>
1004348a:	1e03      	subs	r3, r0, #0
1004348c:	d1fb      	bne.n	10043486 <HAL_RCC_OscConfig+0x1a2>

    /* Configure the PB12 and PB13 in NO PULL mode */
    LL_PWR_SetNoPullB(LL_PWR_GPIO_BIT_12 |
1004348e:	23c0      	movs	r3, #192	@ 0xc0
10043490:	019b      	lsls	r3, r3, #6
10043492:	0018      	movs	r0, r3
10043494:	f7ff fd1a 	bl	10042ecc <LL_PWR_SetNoPullB>
                      LL_PWR_GPIO_BIT_13);

    /* Configure the Low Speed Clock to LSE */
    LL_RCC_LSCO_SetSource(LL_RCC_LSCO_CLKSOURCE_LSE);
10043498:	2380      	movs	r3, #128	@ 0x80
1004349a:	021b      	lsls	r3, r3, #8
1004349c:	0018      	movs	r0, r3
1004349e:	f7ff fe2d 	bl	100430fc <LL_RCC_LSCO_SetSource>

    /* Set LSE oscillator drive capability */
    __HAL_RCC_LSEDRIVE_CONFIG(RCC_LSEDRIVE_MEDIUMLOW);
100434a2:	2020      	movs	r0, #32
100434a4:	f7ff fe98 	bl	100431d8 <LL_RCC_LSE_SetDriveCapability>

    /* Set the new LSE state */
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
100434a8:	687b      	ldr	r3, [r7, #4]
100434aa:	68db      	ldr	r3, [r3, #12]
100434ac:	2b10      	cmp	r3, #16
100434ae:	d102      	bne.n	100434b6 <HAL_RCC_OscConfig+0x1d2>
100434b0:	f7ff fe3a 	bl	10043128 <LL_RCC_LSE_Enable>
100434b4:	e001      	b.n	100434ba <HAL_RCC_OscConfig+0x1d6>
100434b6:	f7ff fe45 	bl	10043144 <LL_RCC_LSE_Disable>

    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
100434ba:	687b      	ldr	r3, [r7, #4]
100434bc:	68db      	ldr	r3, [r3, #12]
100434be:	2b00      	cmp	r3, #0
100434c0:	d013      	beq.n	100434ea <HAL_RCC_OscConfig+0x206>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
100434c2:	f7fd ffaf 	bl	10041424 <HAL_GetTick>
100434c6:	0003      	movs	r3, r0
100434c8:	60fb      	str	r3, [r7, #12]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_LSE_READYFLAG() == 0U)
100434ca:	e009      	b.n	100434e0 <HAL_RCC_OscConfig+0x1fc>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
100434cc:	f7fd ffaa 	bl	10041424 <HAL_GetTick>
100434d0:	0002      	movs	r2, r0
100434d2:	68fb      	ldr	r3, [r7, #12]
100434d4:	1ad3      	subs	r3, r2, r3
100434d6:	4a2d      	ldr	r2, [pc, #180]	@ (1004358c <HAL_RCC_OscConfig+0x2a8>)
100434d8:	4293      	cmp	r3, r2
100434da:	d901      	bls.n	100434e0 <HAL_RCC_OscConfig+0x1fc>
        {
          return HAL_TIMEOUT;
100434dc:	2303      	movs	r3, #3
100434de:	e051      	b.n	10043584 <HAL_RCC_OscConfig+0x2a0>
      while (__HAL_RCC_GET_LSE_READYFLAG() == 0U)
100434e0:	f7ff fe3e 	bl	10043160 <LL_RCC_LSE_IsReady>
100434e4:	1e03      	subs	r3, r0, #0
100434e6:	d0f1      	beq.n	100434cc <HAL_RCC_OscConfig+0x1e8>
100434e8:	e012      	b.n	10043510 <HAL_RCC_OscConfig+0x22c>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
100434ea:	f7fd ff9b 	bl	10041424 <HAL_GetTick>
100434ee:	0003      	movs	r3, r0
100434f0:	60fb      	str	r3, [r7, #12]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_LSE_READYFLAG() != 0U)
100434f2:	e009      	b.n	10043508 <HAL_RCC_OscConfig+0x224>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
100434f4:	f7fd ff96 	bl	10041424 <HAL_GetTick>
100434f8:	0002      	movs	r2, r0
100434fa:	68fb      	ldr	r3, [r7, #12]
100434fc:	1ad3      	subs	r3, r2, r3
100434fe:	4a23      	ldr	r2, [pc, #140]	@ (1004358c <HAL_RCC_OscConfig+0x2a8>)
10043500:	4293      	cmp	r3, r2
10043502:	d901      	bls.n	10043508 <HAL_RCC_OscConfig+0x224>
        {
          return HAL_TIMEOUT;
10043504:	2303      	movs	r3, #3
10043506:	e03d      	b.n	10043584 <HAL_RCC_OscConfig+0x2a0>
      while (__HAL_RCC_GET_LSE_READYFLAG() != 0U)
10043508:	f7ff fe2a 	bl	10043160 <LL_RCC_LSE_IsReady>
1004350c:	1e03      	subs	r3, r0, #0
1004350e:	d1f1      	bne.n	100434f4 <HAL_RCC_OscConfig+0x210>
      }
    }
  }

  /*------------------------------ LSE Bypass Configuration ------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE_BYPASS) == RCC_OSCILLATORTYPE_LSE_BYPASS)
10043510:	687b      	ldr	r3, [r7, #4]
10043512:	681b      	ldr	r3, [r3, #0]
10043514:	2208      	movs	r2, #8
10043516:	4013      	ands	r3, r2
10043518:	d033      	beq.n	10043582 <HAL_RCC_OscConfig+0x29e>

    /* Check the parameters */
    assert_param(IS_RCC_LSE_BYPASS(RCC_OscInitStruct->LSEBYPASSState));

    /* Set the new LSE Bypass configuration -----------------------------------------*/
    __HAL_RCC_LSE_BYPASS_CONFIG(RCC_OscInitStruct->LSEBYPASSState);
1004351a:	687b      	ldr	r3, [r7, #4]
1004351c:	695b      	ldr	r3, [r3, #20]
1004351e:	2b40      	cmp	r3, #64	@ 0x40
10043520:	d102      	bne.n	10043528 <HAL_RCC_OscConfig+0x244>
10043522:	f7ff fe2d 	bl	10043180 <LL_RCC_LSE_EnableBypass>
10043526:	e001      	b.n	1004352c <HAL_RCC_OscConfig+0x248>
10043528:	f7ff fe38 	bl	1004319c <LL_RCC_LSE_DisableBypass>

    /* Check the LSE Bypass State */
    if (RCC_OscInitStruct->LSEBYPASSState != RCC_LSE_OFF)
1004352c:	687b      	ldr	r3, [r7, #4]
1004352e:	695b      	ldr	r3, [r3, #20]
10043530:	2b00      	cmp	r3, #0
10043532:	d013      	beq.n	1004355c <HAL_RCC_OscConfig+0x278>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
10043534:	f7fd ff76 	bl	10041424 <HAL_GetTick>
10043538:	0003      	movs	r3, r0
1004353a:	60fb      	str	r3, [r7, #12]

      /* Wait till LSE is ready */
      while (LL_RCC_LSE_IsBypassEnabled() == 0U)
1004353c:	e009      	b.n	10043552 <HAL_RCC_OscConfig+0x26e>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
1004353e:	f7fd ff71 	bl	10041424 <HAL_GetTick>
10043542:	0002      	movs	r2, r0
10043544:	68fb      	ldr	r3, [r7, #12]
10043546:	1ad3      	subs	r3, r2, r3
10043548:	4a10      	ldr	r2, [pc, #64]	@ (1004358c <HAL_RCC_OscConfig+0x2a8>)
1004354a:	4293      	cmp	r3, r2
1004354c:	d901      	bls.n	10043552 <HAL_RCC_OscConfig+0x26e>
        {
          return HAL_TIMEOUT;
1004354e:	2303      	movs	r3, #3
10043550:	e018      	b.n	10043584 <HAL_RCC_OscConfig+0x2a0>
      while (LL_RCC_LSE_IsBypassEnabled() == 0U)
10043552:	f7ff fe31 	bl	100431b8 <LL_RCC_LSE_IsBypassEnabled>
10043556:	1e03      	subs	r3, r0, #0
10043558:	d0f1      	beq.n	1004353e <HAL_RCC_OscConfig+0x25a>
1004355a:	e012      	b.n	10043582 <HAL_RCC_OscConfig+0x29e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
1004355c:	f7fd ff62 	bl	10041424 <HAL_GetTick>
10043560:	0003      	movs	r3, r0
10043562:	60fb      	str	r3, [r7, #12]

      /* Wait till LSE is disabled */
      while (LL_RCC_LSE_IsBypassEnabled() != 0U)
10043564:	e009      	b.n	1004357a <HAL_RCC_OscConfig+0x296>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
10043566:	f7fd ff5d 	bl	10041424 <HAL_GetTick>
1004356a:	0002      	movs	r2, r0
1004356c:	68fb      	ldr	r3, [r7, #12]
1004356e:	1ad3      	subs	r3, r2, r3
10043570:	4a06      	ldr	r2, [pc, #24]	@ (1004358c <HAL_RCC_OscConfig+0x2a8>)
10043572:	4293      	cmp	r3, r2
10043574:	d901      	bls.n	1004357a <HAL_RCC_OscConfig+0x296>
        {
          return HAL_TIMEOUT;
10043576:	2303      	movs	r3, #3
10043578:	e004      	b.n	10043584 <HAL_RCC_OscConfig+0x2a0>
      while (LL_RCC_LSE_IsBypassEnabled() != 0U)
1004357a:	f7ff fe1d 	bl	100431b8 <LL_RCC_LSE_IsBypassEnabled>
1004357e:	1e03      	subs	r3, r0, #0
10043580:	d1f1      	bne.n	10043566 <HAL_RCC_OscConfig+0x282>
        }
      }
    }
  }

  return HAL_OK;
10043582:	2300      	movs	r3, #0
}
10043584:	0018      	movs	r0, r3
10043586:	46bd      	mov	sp, r7
10043588:	b004      	add	sp, #16
1004358a:	bd80      	pop	{r7, pc}
1004358c:	00001388 	.word	0x00001388

10043590 <HAL_RCC_ClockConfig>:
  *         currently used as system clock source.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
10043590:	b580      	push	{r7, lr}
10043592:	b084      	sub	sp, #16
10043594:	af00      	add	r7, sp, #0
10043596:	6078      	str	r0, [r7, #4]
10043598:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
1004359a:	687b      	ldr	r3, [r7, #4]
1004359c:	2b00      	cmp	r3, #0
1004359e:	d101      	bne.n	100435a4 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
100435a0:	2301      	movs	r3, #1
100435a2:	e08e      	b.n	100436c2 <HAL_RCC_ClockConfig+0x132>

  /* Check the parameters */
  assert_param(IS_FLASH_WAIT_STATES(FLatency));

  /* Set FALSH_WAIT_STATES_1 */
  __HAL_FLASH_SET_WAIT_STATES(FLatency);
100435a4:	4b49      	ldr	r3, [pc, #292]	@ (100436cc <HAL_RCC_ClockConfig+0x13c>)
100435a6:	685b      	ldr	r3, [r3, #4]
100435a8:	2230      	movs	r2, #48	@ 0x30
100435aa:	4393      	bics	r3, r2
100435ac:	0019      	movs	r1, r3
100435ae:	4b47      	ldr	r3, [pc, #284]	@ (100436cc <HAL_RCC_ClockConfig+0x13c>)
100435b0:	683a      	ldr	r2, [r7, #0]
100435b2:	430a      	orrs	r2, r1
100435b4:	605a      	str	r2, [r3, #4]
  /*------------------------- SYSCLK Configuration ---------------------------*/
  assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
  assert_param(IS_RCC_SYSCLK_DIVIDER(RCC_ClkInitStruct->SYSCLKDivider));

  /* HSI is selected as System Clock Source */
  if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
100435b6:	687b      	ldr	r3, [r7, #4]
100435b8:	681b      	ldr	r3, [r3, #0]
100435ba:	2b02      	cmp	r3, #2
100435bc:	d10e      	bne.n	100435dc <HAL_RCC_ClockConfig+0x4c>
  {
    LL_RCC_HSI_Enable();
100435be:	f7ff fd3b 	bl	10043038 <LL_RCC_HSI_Enable>
    
    /* Check the HSI ready flag */
    if (LL_RCC_HSI_IsReady() == 0U)
100435c2:	f7ff fd61 	bl	10043088 <LL_RCC_HSI_IsReady>
100435c6:	1e03      	subs	r3, r0, #0
100435c8:	d101      	bne.n	100435ce <HAL_RCC_ClockConfig+0x3e>
    {
      return HAL_ERROR;
100435ca:	2301      	movs	r3, #1
100435cc:	e079      	b.n	100436c2 <HAL_RCC_ClockConfig+0x132>
    }

    /* Disable the RC64MPLL*/
    __HAL_RCC_RC64MPLL_DISABLE();
100435ce:	f7ff fe51 	bl	10043274 <LL_RCC_RC64MPLL_Disable>
    
    /* Configure the RC64MPLL multiplication factor */
    __HAL_RCC_RC64MPLL_PRESC_CONFIG(RCC_ClkInitStruct->SYSCLKDivider);
100435d2:	687b      	ldr	r3, [r7, #4]
100435d4:	685b      	ldr	r3, [r3, #4]
100435d6:	0018      	movs	r0, r3
100435d8:	f7ff fe70 	bl	100432bc <LL_RCC_SetRC64MPLLPrescaler>
  }

  /* RC64MPLL is selected as System Clock Source */
  if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_RC64MPLL)
100435dc:	687b      	ldr	r3, [r7, #4]
100435de:	681b      	ldr	r3, [r3, #0]
100435e0:	2b00      	cmp	r3, #0
100435e2:	d124      	bne.n	1004362e <HAL_RCC_ClockConfig+0x9e>
  {
    /* Check the HSI ready flag */
    if (LL_RCC_HSI_IsReady() == 0U)
100435e4:	f7ff fd50 	bl	10043088 <LL_RCC_HSI_IsReady>
100435e8:	1e03      	subs	r3, r0, #0
100435ea:	d101      	bne.n	100435f0 <HAL_RCC_ClockConfig+0x60>
    {
      return HAL_ERROR;
100435ec:	2301      	movs	r3, #1
100435ee:	e068      	b.n	100436c2 <HAL_RCC_ClockConfig+0x132>
    }

    /* Check the HSE ready flag */
    if (LL_RCC_HSE_IsReady() == 0U)
100435f0:	f7ff fca2 	bl	10042f38 <LL_RCC_HSE_IsReady>
100435f4:	1e03      	subs	r3, r0, #0
100435f6:	d101      	bne.n	100435fc <HAL_RCC_ClockConfig+0x6c>
    {
      return HAL_ERROR;
100435f8:	2301      	movs	r3, #1
100435fa:	e062      	b.n	100436c2 <HAL_RCC_ClockConfig+0x132>
    }

    /* Enable the RC64MPLL*/
    __HAL_RCC_RC64MPLL_ENABLE();
100435fc:	f7ff fe2c 	bl	10043258 <LL_RCC_RC64MPLL_Enable>

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
10043600:	f7fd ff10 	bl	10041424 <HAL_GetTick>
10043604:	0003      	movs	r3, r0
10043606:	60fb      	str	r3, [r7, #12]

    /* Wait till RC64MPLL is ready */
    while (LL_RCC_RC64MPLL_IsReady() == 0)
10043608:	e008      	b.n	1004361c <HAL_RCC_ClockConfig+0x8c>
    {
      if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
1004360a:	f7fd ff0b 	bl	10041424 <HAL_GetTick>
1004360e:	0002      	movs	r2, r0
10043610:	68fb      	ldr	r3, [r7, #12]
10043612:	1ad3      	subs	r3, r2, r3
10043614:	2b02      	cmp	r3, #2
10043616:	d901      	bls.n	1004361c <HAL_RCC_ClockConfig+0x8c>
      {
        return HAL_TIMEOUT;
10043618:	2303      	movs	r3, #3
1004361a:	e052      	b.n	100436c2 <HAL_RCC_ClockConfig+0x132>
    while (LL_RCC_RC64MPLL_IsReady() == 0)
1004361c:	f7ff fe3a 	bl	10043294 <LL_RCC_RC64MPLL_IsReady>
10043620:	1e03      	subs	r3, r0, #0
10043622:	d0f2      	beq.n	1004360a <HAL_RCC_ClockConfig+0x7a>
      }
    }

    /* Configure the RC64MPLL multiplication factor */
    __HAL_RCC_RC64MPLL_PRESC_CONFIG(RCC_ClkInitStruct->SYSCLKDivider);
10043624:	687b      	ldr	r3, [r7, #4]
10043626:	685b      	ldr	r3, [r3, #4]
10043628:	0018      	movs	r0, r3
1004362a:	f7ff fe47 	bl	100432bc <LL_RCC_SetRC64MPLLPrescaler>
  }

  /* DIRECT_HSE is selected as System Clock Source */
  if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_DIRECT_HSE)
1004362e:	687b      	ldr	r3, [r7, #4]
10043630:	681b      	ldr	r3, [r3, #0]
10043632:	2b01      	cmp	r3, #1
10043634:	d117      	bne.n	10043666 <HAL_RCC_ClockConfig+0xd6>
  {
    /* Enable the DIRECT_HSE configuration */
    LL_RCC_DIRECT_HSE_Enable();
10043636:	f7ff fd3b 	bl	100430b0 <LL_RCC_DIRECT_HSE_Enable>

    /* Check the HSI ready flag */
    if (LL_RCC_HSI_IsReady() != 0U)
1004363a:	f7ff fd25 	bl	10043088 <LL_RCC_HSI_IsReady>
1004363e:	1e03      	subs	r3, r0, #0
10043640:	d001      	beq.n	10043646 <HAL_RCC_ClockConfig+0xb6>
    {
      return HAL_ERROR;
10043642:	2301      	movs	r3, #1
10043644:	e03d      	b.n	100436c2 <HAL_RCC_ClockConfig+0x132>
    }

    /* Check the HSE ready flag */
    if (LL_RCC_HSE_IsReady() == 0U)
10043646:	f7ff fc77 	bl	10042f38 <LL_RCC_HSE_IsReady>
1004364a:	1e03      	subs	r3, r0, #0
1004364c:	d101      	bne.n	10043652 <HAL_RCC_ClockConfig+0xc2>
    {
      return HAL_ERROR;
1004364e:	2301      	movs	r3, #1
10043650:	e037      	b.n	100436c2 <HAL_RCC_ClockConfig+0x132>
    }

    /* Configure the DIRECT_HSE multiplication factor */
    __HAL_RCC_DIRECT_HSE_PRESC_CONFIG(RCC_ClkInitStruct->SYSCLKDivider);
10043652:	4b1f      	ldr	r3, [pc, #124]	@ (100436d0 <HAL_RCC_ClockConfig+0x140>)
10043654:	689b      	ldr	r3, [r3, #8]
10043656:	22e0      	movs	r2, #224	@ 0xe0
10043658:	4393      	bics	r3, r2
1004365a:	0019      	movs	r1, r3
1004365c:	687b      	ldr	r3, [r7, #4]
1004365e:	685a      	ldr	r2, [r3, #4]
10043660:	4b1b      	ldr	r3, [pc, #108]	@ (100436d0 <HAL_RCC_ClockConfig+0x140>)
10043662:	430a      	orrs	r2, r1
10043664:	609a      	str	r2, [r3, #8]
  /*----------------------- FLASH Latency Configuration ------------------------*/
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
     must be correctly programmed according to the frequency of the FLASH clock */

  /* Setup flash wait states because according the system clock frequency */
  if (FLatency != __HAL_FLASH_GET_WAIT_STATES())
10043666:	4b19      	ldr	r3, [pc, #100]	@ (100436cc <HAL_RCC_ClockConfig+0x13c>)
10043668:	685b      	ldr	r3, [r3, #4]
1004366a:	2230      	movs	r2, #48	@ 0x30
1004366c:	4013      	ands	r3, r2
1004366e:	683a      	ldr	r2, [r7, #0]
10043670:	429a      	cmp	r2, r3
10043672:	d01d      	beq.n	100436b0 <HAL_RCC_ClockConfig+0x120>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_CONFIG register */
    __HAL_FLASH_SET_WAIT_STATES(FLatency);
10043674:	4b15      	ldr	r3, [pc, #84]	@ (100436cc <HAL_RCC_ClockConfig+0x13c>)
10043676:	685b      	ldr	r3, [r3, #4]
10043678:	2230      	movs	r2, #48	@ 0x30
1004367a:	4393      	bics	r3, r2
1004367c:	0019      	movs	r1, r3
1004367e:	4b13      	ldr	r3, [pc, #76]	@ (100436cc <HAL_RCC_ClockConfig+0x13c>)
10043680:	683a      	ldr	r2, [r7, #0]
10043682:	430a      	orrs	r2, r1
10043684:	605a      	str	r2, [r3, #4]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
10043686:	f7fd fecd 	bl	10041424 <HAL_GetTick>
1004368a:	0003      	movs	r3, r0
1004368c:	60fb      	str	r3, [r7, #12]

    /* Check that the new number of wait states is taken into account to access the Flash
       memory by reading the FLASH_CONFIG register */
    while (__HAL_FLASH_GET_WAIT_STATES() != FLatency)
1004368e:	e008      	b.n	100436a2 <HAL_RCC_ClockConfig+0x112>
    {
      if ((HAL_GetTick() - tickstart) > LATENCY_TIMEOUT_VALUE)
10043690:	f7fd fec8 	bl	10041424 <HAL_GetTick>
10043694:	0002      	movs	r2, r0
10043696:	68fb      	ldr	r3, [r7, #12]
10043698:	1ad3      	subs	r3, r2, r3
1004369a:	2b02      	cmp	r3, #2
1004369c:	d901      	bls.n	100436a2 <HAL_RCC_ClockConfig+0x112>
      {
        return HAL_TIMEOUT;
1004369e:	2303      	movs	r3, #3
100436a0:	e00f      	b.n	100436c2 <HAL_RCC_ClockConfig+0x132>
    while (__HAL_FLASH_GET_WAIT_STATES() != FLatency)
100436a2:	4b0a      	ldr	r3, [pc, #40]	@ (100436cc <HAL_RCC_ClockConfig+0x13c>)
100436a4:	685b      	ldr	r3, [r3, #4]
100436a6:	2230      	movs	r2, #48	@ 0x30
100436a8:	4013      	ands	r3, r2
100436aa:	683a      	ldr	r2, [r7, #0]
100436ac:	429a      	cmp	r2, r3
100436ae:	d1ef      	bne.n	10043690 <HAL_RCC_ClockConfig+0x100>
  }

  /*---------------------------------------------------------------------------*/

  /* Update the SystemCoreClock global variable */
  SystemCoreClockUpdate();
100436b0:	f7fd fdf8 	bl	100412a4 <SystemCoreClockUpdate>

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(HAL_GetTickPrio());
100436b4:	f7fd fec0 	bl	10041438 <HAL_GetTickPrio>
100436b8:	0003      	movs	r3, r0
100436ba:	0018      	movs	r0, r3
100436bc:	f7fd fe58 	bl	10041370 <HAL_InitTick>
100436c0:	0003      	movs	r3, r0
}
100436c2:	0018      	movs	r0, r3
100436c4:	46bd      	mov	sp, r7
100436c6:	b004      	add	sp, #16
100436c8:	bd80      	pop	{r7, pc}
100436ca:	46c0      	nop			@ (mov r8, r8)
100436cc:	40001000 	.word	0x40001000
100436d0:	48400000 	.word	0x48400000

100436d4 <HAL_RCC_GetSysClockFreq>:
  *         content of the SystemCoreClock CMSIS variable
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
100436d4:	b580      	push	{r7, lr}
100436d6:	af00      	add	r7, sp, #0
  return SystemCoreClock;
100436d8:	4b02      	ldr	r3, [pc, #8]	@ (100436e4 <HAL_RCC_GetSysClockFreq+0x10>)
100436da:	681b      	ldr	r3, [r3, #0]
}
100436dc:	0018      	movs	r0, r3
100436de:	46bd      	mov	sp, r7
100436e0:	bd80      	pop	{r7, pc}
100436e2:	46c0      	nop			@ (mov r8, r8)
100436e4:	20000278 	.word	0x20000278

100436e8 <LL_RCC_DIRECT_HSE_IsEnabled>:
{
100436e8:	b580      	push	{r7, lr}
100436ea:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CFGR, RCC_CFGR_HSESEL_STATUS) == (RCC_CFGR_HSESEL_STATUS)) ? 1UL : 0UL);
100436ec:	4b05      	ldr	r3, [pc, #20]	@ (10043704 <LL_RCC_DIRECT_HSE_IsEnabled+0x1c>)
100436ee:	689b      	ldr	r3, [r3, #8]
100436f0:	2208      	movs	r2, #8
100436f2:	4013      	ands	r3, r2
100436f4:	2b08      	cmp	r3, #8
100436f6:	d101      	bne.n	100436fc <LL_RCC_DIRECT_HSE_IsEnabled+0x14>
100436f8:	2301      	movs	r3, #1
100436fa:	e000      	b.n	100436fe <LL_RCC_DIRECT_HSE_IsEnabled+0x16>
100436fc:	2300      	movs	r3, #0
}
100436fe:	0018      	movs	r0, r3
10043700:	46bd      	mov	sp, r7
10043702:	bd80      	pop	{r7, pc}
10043704:	48400000 	.word	0x48400000

10043708 <LL_RCC_LSCO_SetSource>:
{
10043708:	b580      	push	{r7, lr}
1004370a:	b082      	sub	sp, #8
1004370c:	af00      	add	r7, sp, #0
1004370e:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_CLKSLOWSEL, Source);
10043710:	4b06      	ldr	r3, [pc, #24]	@ (1004372c <LL_RCC_LSCO_SetSource+0x24>)
10043712:	689b      	ldr	r3, [r3, #8]
10043714:	4a06      	ldr	r2, [pc, #24]	@ (10043730 <LL_RCC_LSCO_SetSource+0x28>)
10043716:	4013      	ands	r3, r2
10043718:	0019      	movs	r1, r3
1004371a:	4b04      	ldr	r3, [pc, #16]	@ (1004372c <LL_RCC_LSCO_SetSource+0x24>)
1004371c:	687a      	ldr	r2, [r7, #4]
1004371e:	430a      	orrs	r2, r1
10043720:	609a      	str	r2, [r3, #8]
}
10043722:	46c0      	nop			@ (mov r8, r8)
10043724:	46bd      	mov	sp, r7
10043726:	b002      	add	sp, #8
10043728:	bd80      	pop	{r7, pc}
1004372a:	46c0      	nop			@ (mov r8, r8)
1004372c:	48400000 	.word	0x48400000
10043730:	fffe7fff 	.word	0xfffe7fff

10043734 <LL_RCC_SetSMPSPrescaler>:
{
10043734:	b580      	push	{r7, lr}
10043736:	b082      	sub	sp, #8
10043738:	af00      	add	r7, sp, #0
1004373a:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_SMPSDIV, Prescaler);
1004373c:	4b06      	ldr	r3, [pc, #24]	@ (10043758 <LL_RCC_SetSMPSPrescaler+0x24>)
1004373e:	689b      	ldr	r3, [r3, #8]
10043740:	4a06      	ldr	r2, [pc, #24]	@ (1004375c <LL_RCC_SetSMPSPrescaler+0x28>)
10043742:	4013      	ands	r3, r2
10043744:	0019      	movs	r1, r3
10043746:	4b04      	ldr	r3, [pc, #16]	@ (10043758 <LL_RCC_SetSMPSPrescaler+0x24>)
10043748:	687a      	ldr	r2, [r7, #4]
1004374a:	430a      	orrs	r2, r1
1004374c:	609a      	str	r2, [r3, #8]
}
1004374e:	46c0      	nop			@ (mov r8, r8)
10043750:	46bd      	mov	sp, r7
10043752:	b002      	add	sp, #8
10043754:	bd80      	pop	{r7, pc}
10043756:	46c0      	nop			@ (mov r8, r8)
10043758:	48400000 	.word	0x48400000
1004375c:	ffffefff 	.word	0xffffefff

10043760 <LL_RCC_GetSMPSPrescaler>:
{
10043760:	b580      	push	{r7, lr}
10043762:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_SMPSDIV));
10043764:	4b03      	ldr	r3, [pc, #12]	@ (10043774 <LL_RCC_GetSMPSPrescaler+0x14>)
10043766:	689a      	ldr	r2, [r3, #8]
10043768:	2380      	movs	r3, #128	@ 0x80
1004376a:	015b      	lsls	r3, r3, #5
1004376c:	4013      	ands	r3, r2
}
1004376e:	0018      	movs	r0, r3
10043770:	46bd      	mov	sp, r7
10043772:	bd80      	pop	{r7, pc}
10043774:	48400000 	.word	0x48400000

10043778 <LL_RCC_KRM_IsEnabled>:
{
10043778:	b580      	push	{r7, lr}
1004377a:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->KRMR, RCC_KRMR_KRM_EN) == (RCC_KRMR_KRM_EN)) ? 1UL : 0UL);
1004377c:	4b05      	ldr	r3, [pc, #20]	@ (10043794 <LL_RCC_KRM_IsEnabled+0x1c>)
1004377e:	691b      	ldr	r3, [r3, #16]
10043780:	2201      	movs	r2, #1
10043782:	4013      	ands	r3, r2
10043784:	2b01      	cmp	r3, #1
10043786:	d101      	bne.n	1004378c <LL_RCC_KRM_IsEnabled+0x14>
10043788:	2301      	movs	r3, #1
1004378a:	e000      	b.n	1004378e <LL_RCC_KRM_IsEnabled+0x16>
1004378c:	2300      	movs	r3, #0
}
1004378e:	0018      	movs	r0, r3
10043790:	46bd      	mov	sp, r7
10043792:	bd80      	pop	{r7, pc}
10043794:	48400000 	.word	0x48400000

10043798 <LL_RCC_KRM_SetRateMultiplier>:
{
10043798:	b580      	push	{r7, lr}
1004379a:	b082      	sub	sp, #8
1004379c:	af00      	add	r7, sp, #0
1004379e:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->KRMR, RCC_KRMR_KRM, Value << RCC_KRMR_KRM_Pos);
100437a0:	4b06      	ldr	r3, [pc, #24]	@ (100437bc <LL_RCC_KRM_SetRateMultiplier+0x24>)
100437a2:	691b      	ldr	r3, [r3, #16]
100437a4:	4a06      	ldr	r2, [pc, #24]	@ (100437c0 <LL_RCC_KRM_SetRateMultiplier+0x28>)
100437a6:	4013      	ands	r3, r2
100437a8:	0019      	movs	r1, r3
100437aa:	687b      	ldr	r3, [r7, #4]
100437ac:	005a      	lsls	r2, r3, #1
100437ae:	4b03      	ldr	r3, [pc, #12]	@ (100437bc <LL_RCC_KRM_SetRateMultiplier+0x24>)
100437b0:	430a      	orrs	r2, r1
100437b2:	611a      	str	r2, [r3, #16]
}
100437b4:	46c0      	nop			@ (mov r8, r8)
100437b6:	46bd      	mov	sp, r7
100437b8:	b002      	add	sp, #8
100437ba:	bd80      	pop	{r7, pc}
100437bc:	48400000 	.word	0x48400000
100437c0:	ffff0001 	.word	0xffff0001

100437c4 <LL_RCC_KRM_GetRateMultiplier>:
{
100437c4:	b580      	push	{r7, lr}
100437c6:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->KRMR, RCC_KRMR_KRM) >> RCC_KRMR_KRM_Pos);
100437c8:	4b03      	ldr	r3, [pc, #12]	@ (100437d8 <LL_RCC_KRM_GetRateMultiplier+0x14>)
100437ca:	691b      	ldr	r3, [r3, #16]
100437cc:	085b      	lsrs	r3, r3, #1
100437ce:	045b      	lsls	r3, r3, #17
100437d0:	0c5b      	lsrs	r3, r3, #17
}
100437d2:	0018      	movs	r0, r3
100437d4:	46bd      	mov	sp, r7
100437d6:	bd80      	pop	{r7, pc}
100437d8:	48400000 	.word	0x48400000

100437dc <LL_RCC_SetLPUARTClockSource>:
{
100437dc:	b580      	push	{r7, lr}
100437de:	b082      	sub	sp, #8
100437e0:	af00      	add	r7, sp, #0
100437e2:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_LPUCLKSEL, Source);
100437e4:	4b06      	ldr	r3, [pc, #24]	@ (10043800 <LL_RCC_SetLPUARTClockSource+0x24>)
100437e6:	689b      	ldr	r3, [r3, #8]
100437e8:	4a06      	ldr	r2, [pc, #24]	@ (10043804 <LL_RCC_SetLPUARTClockSource+0x28>)
100437ea:	4013      	ands	r3, r2
100437ec:	0019      	movs	r1, r3
100437ee:	4b04      	ldr	r3, [pc, #16]	@ (10043800 <LL_RCC_SetLPUARTClockSource+0x24>)
100437f0:	687a      	ldr	r2, [r7, #4]
100437f2:	430a      	orrs	r2, r1
100437f4:	609a      	str	r2, [r3, #8]
}
100437f6:	46c0      	nop			@ (mov r8, r8)
100437f8:	46bd      	mov	sp, r7
100437fa:	b002      	add	sp, #8
100437fc:	bd80      	pop	{r7, pc}
100437fe:	46c0      	nop			@ (mov r8, r8)
10043800:	48400000 	.word	0x48400000
10043804:	ffffdfff 	.word	0xffffdfff

10043808 <LL_RCC_GetLPUARTClockSource>:
{
10043808:	b580      	push	{r7, lr}
1004380a:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_LPUCLKSEL));
1004380c:	4b03      	ldr	r3, [pc, #12]	@ (1004381c <LL_RCC_GetLPUARTClockSource+0x14>)
1004380e:	689a      	ldr	r2, [r3, #8]
10043810:	2380      	movs	r3, #128	@ 0x80
10043812:	019b      	lsls	r3, r3, #6
10043814:	4013      	ands	r3, r2
}
10043816:	0018      	movs	r0, r3
10043818:	46bd      	mov	sp, r7
1004381a:	bd80      	pop	{r7, pc}
1004381c:	48400000 	.word	0x48400000

10043820 <LL_RCC_SetSPI3I2SClockSource>:
{
10043820:	b580      	push	{r7, lr}
10043822:	b082      	sub	sp, #8
10043824:	af00      	add	r7, sp, #0
10043826:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_SPI3I2SCLKSEL, Source);
10043828:	4b06      	ldr	r3, [pc, #24]	@ (10043844 <LL_RCC_SetSPI3I2SClockSource+0x24>)
1004382a:	689b      	ldr	r3, [r3, #8]
1004382c:	4a06      	ldr	r2, [pc, #24]	@ (10043848 <LL_RCC_SetSPI3I2SClockSource+0x28>)
1004382e:	4013      	ands	r3, r2
10043830:	0019      	movs	r1, r3
10043832:	4b04      	ldr	r3, [pc, #16]	@ (10043844 <LL_RCC_SetSPI3I2SClockSource+0x24>)
10043834:	687a      	ldr	r2, [r7, #4]
10043836:	430a      	orrs	r2, r1
10043838:	609a      	str	r2, [r3, #8]
}
1004383a:	46c0      	nop			@ (mov r8, r8)
1004383c:	46bd      	mov	sp, r7
1004383e:	b002      	add	sp, #8
10043840:	bd80      	pop	{r7, pc}
10043842:	46c0      	nop			@ (mov r8, r8)
10043844:	48400000 	.word	0x48400000
10043848:	ff3fffff 	.word	0xff3fffff

1004384c <LL_RCC_GetSPI3I2SClockSource>:
{
1004384c:	b580      	push	{r7, lr}
1004384e:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_SPI3I2SCLKSEL));
10043850:	4b03      	ldr	r3, [pc, #12]	@ (10043860 <LL_RCC_GetSPI3I2SClockSource+0x14>)
10043852:	689a      	ldr	r2, [r3, #8]
10043854:	23c0      	movs	r3, #192	@ 0xc0
10043856:	041b      	lsls	r3, r3, #16
10043858:	4013      	ands	r3, r2
}
1004385a:	0018      	movs	r0, r3
1004385c:	46bd      	mov	sp, r7
1004385e:	bd80      	pop	{r7, pc}
10043860:	48400000 	.word	0x48400000

10043864 <HAL_RCCEx_PeriphCLKConfig>:
  *            @arg @ref RCC_PERIPHCLK_LPUART1           LPUART1 peripheral clock
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
10043864:	b580      	push	{r7, lr}
10043866:	b082      	sub	sp, #8
10043868:	af00      	add	r7, sp, #0
1004386a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));


  /*-------------------------- SMPS clock configuration -------------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SMPS) == RCC_PERIPHCLK_SMPS))
1004386c:	687b      	ldr	r3, [r7, #4]
1004386e:	681b      	ldr	r3, [r3, #0]
10043870:	2202      	movs	r2, #2
10043872:	4013      	ands	r3, r2
10043874:	d009      	beq.n	1004388a <HAL_RCCEx_PeriphCLKConfig+0x26>
  {
    assert_param(IS_RCC_SMPS_CLOCK_PRESC(PeriphClkInit->SmpsDivSelection));
    __HAL_RCC_SMPS_DIV_CONFIG(PeriphClkInit->SmpsDivSelection);
10043876:	687b      	ldr	r3, [r7, #4]
10043878:	691b      	ldr	r3, [r3, #16]
1004387a:	0018      	movs	r0, r3
1004387c:	f7ff ff5a 	bl	10043734 <LL_RCC_SetSMPSPrescaler>
    __HAL_RCC_KRM_RATE_MULTIPLIER_CONFIG(PeriphClkInit->KRMRateMultiplier);
10043880:	687b      	ldr	r3, [r7, #4]
10043882:	695b      	ldr	r3, [r3, #20]
10043884:	0018      	movs	r0, r3
10043886:	f7ff ff87 	bl	10043798 <LL_RCC_KRM_SetRateMultiplier>
  }

  /*-------------------------- SPI3_I2S clock source configuration ---------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI3_I2S) == RCC_PERIPHCLK_SPI3_I2S))
1004388a:	687b      	ldr	r3, [r7, #4]
1004388c:	681b      	ldr	r3, [r3, #0]
1004388e:	2208      	movs	r2, #8
10043890:	4013      	ands	r3, r2
10043892:	d004      	beq.n	1004389e <HAL_RCCEx_PeriphCLKConfig+0x3a>
  {
    assert_param(IS_RCC_SPI3I2S_CLOCK_SOURCE(PeriphClkInit->SPI3I2SClockSelection));
    __HAL_RCC_SPI3I2S_CLK_CONFIG(PeriphClkInit->SPI3I2SClockSelection);
10043894:	687b      	ldr	r3, [r7, #4]
10043896:	685b      	ldr	r3, [r3, #4]
10043898:	0018      	movs	r0, r3
1004389a:	f7ff ffc1 	bl	10043820 <LL_RCC_SetSPI3I2SClockSource>
  }
#if defined(RCC_CFGR_LPUCLKSEL)
  /*-------------------------- LPUART1 clock source configuration ---------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1))
1004389e:	687b      	ldr	r3, [r7, #4]
100438a0:	681b      	ldr	r3, [r3, #0]
100438a2:	2210      	movs	r2, #16
100438a4:	4013      	ands	r3, r2
100438a6:	d004      	beq.n	100438b2 <HAL_RCCEx_PeriphCLKConfig+0x4e>
  {
    assert_param(IS_RCC_LPUART1_CLOCK_SOURCE(PeriphClkInit->LPUART1ClockSelection));
    __HAL_RCC_LPUART1_CLK_CONFIG(PeriphClkInit->LPUART1ClockSelection);
100438a8:	687b      	ldr	r3, [r7, #4]
100438aa:	68db      	ldr	r3, [r3, #12]
100438ac:	0018      	movs	r0, r3
100438ae:	f7ff ff95 	bl	100437dc <LL_RCC_SetLPUARTClockSource>
  }
#endif /* RCC_CFGR_LPUCLKSEL */

  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC_WDG_SUBG_LPAWUR_LCD_LCSC) ==
100438b2:	687b      	ldr	r3, [r7, #4]
100438b4:	681b      	ldr	r3, [r3, #0]
100438b6:	2220      	movs	r2, #32
100438b8:	4013      	ands	r3, r2
100438ba:	d004      	beq.n	100438c6 <HAL_RCCEx_PeriphCLKConfig+0x62>
       RCC_PERIPHCLK_RTC_WDG_SUBG_LPAWUR_LCD_LCSC))
  {
    assert_param(IS_RCC_RTC_WDG_SUBG_PAWUR_LCD_LCSC_CLOCK_SOURCE(PeriphClkInit->RTCWDGSUBGLPAWURLCDLCSCClockSelection));
    __HAL_RCC_RTC_SUBG_LPAWUR_LCD_LCSC_CLK_CONFIG(PeriphClkInit->RTCWDGSUBGLPAWURLCDLCSCClockSelection);
100438bc:	687b      	ldr	r3, [r7, #4]
100438be:	689b      	ldr	r3, [r3, #8]
100438c0:	0018      	movs	r0, r3
100438c2:	f7ff ff21 	bl	10043708 <LL_RCC_LSCO_SetSource>
  }

  return HAL_OK;
100438c6:	2300      	movs	r3, #0
}
100438c8:	0018      	movs	r0, r3
100438ca:	46bd      	mov	sp, r7
100438cc:	b002      	add	sp, #8
100438ce:	bd80      	pop	{r7, pc}

100438d0 <HAL_RCCEx_GetPeriphCLKFreq>:
  *            @arg @ref RCC_PERIPHCLK_LPUART1           LPUART1 peripheral clock
  * @retval Frequency in Hz
  * @note   (*) Peripherals are not available on all devices
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint32_t PeriphClk)
{
100438d0:	b580      	push	{r7, lr}
100438d2:	b086      	sub	sp, #24
100438d4:	af00      	add	r7, sp, #0
100438d6:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClk));

  /* No if clausule is covered */
  frequency = 0;
100438d8:	2300      	movs	r3, #0
100438da:	617b      	str	r3, [r7, #20]

  switch (PeriphClk)
100438dc:	687b      	ldr	r3, [r7, #4]
100438de:	2b10      	cmp	r3, #16
100438e0:	d100      	bne.n	100438e4 <HAL_RCCEx_GetPeriphCLKFreq+0x14>
100438e2:	e06b      	b.n	100439bc <HAL_RCCEx_GetPeriphCLKFreq+0xec>
100438e4:	687b      	ldr	r3, [r7, #4]
100438e6:	2b10      	cmp	r3, #16
100438e8:	d900      	bls.n	100438ec <HAL_RCCEx_GetPeriphCLKFreq+0x1c>
100438ea:	e076      	b.n	100439da <HAL_RCCEx_GetPeriphCLKFreq+0x10a>
100438ec:	687b      	ldr	r3, [r7, #4]
100438ee:	2b08      	cmp	r3, #8
100438f0:	d03a      	beq.n	10043968 <HAL_RCCEx_GetPeriphCLKFreq+0x98>
100438f2:	687b      	ldr	r3, [r7, #4]
100438f4:	2b08      	cmp	r3, #8
100438f6:	d900      	bls.n	100438fa <HAL_RCCEx_GetPeriphCLKFreq+0x2a>
100438f8:	e06f      	b.n	100439da <HAL_RCCEx_GetPeriphCLKFreq+0x10a>
100438fa:	687b      	ldr	r3, [r7, #4]
100438fc:	2b01      	cmp	r3, #1
100438fe:	d003      	beq.n	10043908 <HAL_RCCEx_GetPeriphCLKFreq+0x38>
10043900:	687b      	ldr	r3, [r7, #4]
10043902:	2b02      	cmp	r3, #2
10043904:	d003      	beq.n	1004390e <HAL_RCCEx_GetPeriphCLKFreq+0x3e>
          break;
      }
      break;
#endif /* RCC_CFGR_LPUCLKSEL */
    default :
      break;
10043906:	e068      	b.n	100439da <HAL_RCCEx_GetPeriphCLKFreq+0x10a>
      frequency = HSE_VALUE / 3;
10043908:	4b38      	ldr	r3, [pc, #224]	@ (100439ec <HAL_RCCEx_GetPeriphCLKFreq+0x11c>)
1004390a:	617b      	str	r3, [r7, #20]
      break;
1004390c:	e068      	b.n	100439e0 <HAL_RCCEx_GetPeriphCLKFreq+0x110>
      if (__HAL_RCC_IS_KRM_ENABLED())
1004390e:	f7ff ff33 	bl	10043778 <LL_RCC_KRM_IsEnabled>
10043912:	1e03      	subs	r3, r0, #0
10043914:	d018      	beq.n	10043948 <HAL_RCCEx_GetPeriphCLKFreq+0x78>
        if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_DIRECT_HSE)
10043916:	f7ff fee7 	bl	100436e8 <LL_RCC_DIRECT_HSE_IsEnabled>
1004391a:	1e03      	subs	r3, r0, #0
1004391c:	d002      	beq.n	10043924 <HAL_RCCEx_GetPeriphCLKFreq+0x54>
          frequency = HSE_VALUE;
1004391e:	4b34      	ldr	r3, [pc, #208]	@ (100439f0 <HAL_RCCEx_GetPeriphCLKFreq+0x120>)
10043920:	617b      	str	r3, [r7, #20]
10043922:	e001      	b.n	10043928 <HAL_RCCEx_GetPeriphCLKFreq+0x58>
          frequency = RC64MPLL_VALUE;
10043924:	4b33      	ldr	r3, [pc, #204]	@ (100439f4 <HAL_RCCEx_GetPeriphCLKFreq+0x124>)
10043926:	617b      	str	r3, [r7, #20]
        krmValue = __HAL_RCC_GET_KRM_RATE_MULTIPLIER();
10043928:	f7ff ff4c 	bl	100437c4 <LL_RCC_KRM_GetRateMultiplier>
1004392c:	0003      	movs	r3, r0
1004392e:	613b      	str	r3, [r7, #16]
        if (krmValue < 8)
10043930:	693b      	ldr	r3, [r7, #16]
10043932:	2b07      	cmp	r3, #7
10043934:	d801      	bhi.n	1004393a <HAL_RCCEx_GetPeriphCLKFreq+0x6a>
          krmValue = 8;
10043936:	2308      	movs	r3, #8
10043938:	613b      	str	r3, [r7, #16]
        frequency = frequency / krmValue;
1004393a:	6939      	ldr	r1, [r7, #16]
1004393c:	6978      	ldr	r0, [r7, #20]
1004393e:	f7fc fbc9 	bl	100400d4 <__udivsi3>
10043942:	0003      	movs	r3, r0
10043944:	617b      	str	r3, [r7, #20]
      break;
10043946:	e04b      	b.n	100439e0 <HAL_RCCEx_GetPeriphCLKFreq+0x110>
        switch (__HAL_RCC_GET_SMPS_DIV())
10043948:	f7ff ff0a 	bl	10043760 <LL_RCC_GetSMPSPrescaler>
1004394c:	1e03      	subs	r3, r0, #0
1004394e:	d004      	beq.n	1004395a <HAL_RCCEx_GetPeriphCLKFreq+0x8a>
10043950:	2280      	movs	r2, #128	@ 0x80
10043952:	0152      	lsls	r2, r2, #5
10043954:	4293      	cmp	r3, r2
10043956:	d003      	beq.n	10043960 <HAL_RCCEx_GetPeriphCLKFreq+0x90>
      break;
10043958:	e042      	b.n	100439e0 <HAL_RCCEx_GetPeriphCLKFreq+0x110>
            frequency = RC64MPLL_VALUE / 8;
1004395a:	4b27      	ldr	r3, [pc, #156]	@ (100439f8 <HAL_RCCEx_GetPeriphCLKFreq+0x128>)
1004395c:	617b      	str	r3, [r7, #20]
            break;
1004395e:	e002      	b.n	10043966 <HAL_RCCEx_GetPeriphCLKFreq+0x96>
            frequency = RC64MPLL_VALUE / 16;
10043960:	4b26      	ldr	r3, [pc, #152]	@ (100439fc <HAL_RCCEx_GetPeriphCLKFreq+0x12c>)
10043962:	617b      	str	r3, [r7, #20]
            break;
10043964:	46c0      	nop			@ (mov r8, r8)
      break;
10043966:	e03b      	b.n	100439e0 <HAL_RCCEx_GetPeriphCLKFreq+0x110>
      spiFreqValue = __HAL_RCC_GET_SPI3I2S_CLK_CONFIG();
10043968:	f7ff ff70 	bl	1004384c <LL_RCC_GetSPI3I2SClockSource>
1004396c:	0003      	movs	r3, r0
1004396e:	60fb      	str	r3, [r7, #12]
      switch (spiFreqValue)
10043970:	68fa      	ldr	r2, [r7, #12]
10043972:	2380      	movs	r3, #128	@ 0x80
10043974:	041b      	lsls	r3, r3, #16
10043976:	429a      	cmp	r2, r3
10043978:	d01a      	beq.n	100439b0 <HAL_RCCEx_GetPeriphCLKFreq+0xe0>
1004397a:	68fa      	ldr	r2, [r7, #12]
1004397c:	2380      	movs	r3, #128	@ 0x80
1004397e:	041b      	lsls	r3, r3, #16
10043980:	429a      	cmp	r2, r3
10043982:	d82c      	bhi.n	100439de <HAL_RCCEx_GetPeriphCLKFreq+0x10e>
10043984:	68fb      	ldr	r3, [r7, #12]
10043986:	2b00      	cmp	r3, #0
10043988:	d005      	beq.n	10043996 <HAL_RCCEx_GetPeriphCLKFreq+0xc6>
1004398a:	68fa      	ldr	r2, [r7, #12]
1004398c:	2380      	movs	r3, #128	@ 0x80
1004398e:	03db      	lsls	r3, r3, #15
10043990:	429a      	cmp	r2, r3
10043992:	d003      	beq.n	1004399c <HAL_RCCEx_GetPeriphCLKFreq+0xcc>
      break;
10043994:	e023      	b.n	100439de <HAL_RCCEx_GetPeriphCLKFreq+0x10e>
          frequency = RC64MPLL_VALUE / 4;
10043996:	4b15      	ldr	r3, [pc, #84]	@ (100439ec <HAL_RCCEx_GetPeriphCLKFreq+0x11c>)
10043998:	617b      	str	r3, [r7, #20]
          break;
1004399a:	e00e      	b.n	100439ba <HAL_RCCEx_GetPeriphCLKFreq+0xea>
          if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_DIRECT_HSE)
1004399c:	f7ff fea4 	bl	100436e8 <LL_RCC_DIRECT_HSE_IsEnabled>
100439a0:	1e03      	subs	r3, r0, #0
100439a2:	d002      	beq.n	100439aa <HAL_RCCEx_GetPeriphCLKFreq+0xda>
            frequency = HSE_VALUE / 2;
100439a4:	4b16      	ldr	r3, [pc, #88]	@ (10043a00 <HAL_RCCEx_GetPeriphCLKFreq+0x130>)
100439a6:	617b      	str	r3, [r7, #20]
          break;
100439a8:	e007      	b.n	100439ba <HAL_RCCEx_GetPeriphCLKFreq+0xea>
            frequency = RC64MPLL_VALUE / 2;
100439aa:	4b16      	ldr	r3, [pc, #88]	@ (10043a04 <HAL_RCCEx_GetPeriphCLKFreq+0x134>)
100439ac:	617b      	str	r3, [r7, #20]
          break;
100439ae:	e004      	b.n	100439ba <HAL_RCCEx_GetPeriphCLKFreq+0xea>
          frequency = HAL_RCC_GetSysClockFreq() ;
100439b0:	f7ff fe90 	bl	100436d4 <HAL_RCC_GetSysClockFreq>
100439b4:	0003      	movs	r3, r0
100439b6:	617b      	str	r3, [r7, #20]
          break;
100439b8:	46c0      	nop			@ (mov r8, r8)
      break;
100439ba:	e010      	b.n	100439de <HAL_RCCEx_GetPeriphCLKFreq+0x10e>
      switch (__HAL_RCC_GET_LPUART1_CLK_CONFIG())
100439bc:	f7ff ff24 	bl	10043808 <LL_RCC_GetLPUARTClockSource>
100439c0:	0002      	movs	r2, r0
100439c2:	2380      	movs	r3, #128	@ 0x80
100439c4:	019b      	lsls	r3, r3, #6
100439c6:	429a      	cmp	r2, r3
100439c8:	d103      	bne.n	100439d2 <HAL_RCCEx_GetPeriphCLKFreq+0x102>
          frequency = LSE_VALUE;
100439ca:	2380      	movs	r3, #128	@ 0x80
100439cc:	021b      	lsls	r3, r3, #8
100439ce:	617b      	str	r3, [r7, #20]
          break;
100439d0:	e002      	b.n	100439d8 <HAL_RCCEx_GetPeriphCLKFreq+0x108>
          frequency = HSE_VALUE / 2;
100439d2:	4b0b      	ldr	r3, [pc, #44]	@ (10043a00 <HAL_RCCEx_GetPeriphCLKFreq+0x130>)
100439d4:	617b      	str	r3, [r7, #20]
          break;
100439d6:	46c0      	nop			@ (mov r8, r8)
      break;
100439d8:	e002      	b.n	100439e0 <HAL_RCCEx_GetPeriphCLKFreq+0x110>
      break;
100439da:	46c0      	nop			@ (mov r8, r8)
100439dc:	e000      	b.n	100439e0 <HAL_RCCEx_GetPeriphCLKFreq+0x110>
      break;
100439de:	46c0      	nop			@ (mov r8, r8)
  }
  return (frequency);
100439e0:	697b      	ldr	r3, [r7, #20]
}
100439e2:	0018      	movs	r0, r3
100439e4:	46bd      	mov	sp, r7
100439e6:	b006      	add	sp, #24
100439e8:	bd80      	pop	{r7, pc}
100439ea:	46c0      	nop			@ (mov r8, r8)
100439ec:	00f42400 	.word	0x00f42400
100439f0:	02dc6c00 	.word	0x02dc6c00
100439f4:	03d09000 	.word	0x03d09000
100439f8:	007a1200 	.word	0x007a1200
100439fc:	003d0900 	.word	0x003d0900
10043a00:	016e3600 	.word	0x016e3600
10043a04:	01e84800 	.word	0x01e84800

10043a08 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
10043a08:	b580      	push	{r7, lr}
10043a0a:	b082      	sub	sp, #8
10043a0c:	af00      	add	r7, sp, #0
10043a0e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
10043a10:	687b      	ldr	r3, [r7, #4]
10043a12:	2b00      	cmp	r3, #0
10043a14:	d101      	bne.n	10043a1a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
10043a16:	2301      	movs	r3, #1
10043a18:	e046      	b.n	10043aa8 <HAL_UART_Init+0xa0>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
10043a1a:	687b      	ldr	r3, [r7, #4]
10043a1c:	2288      	movs	r2, #136	@ 0x88
10043a1e:	589b      	ldr	r3, [r3, r2]
10043a20:	2b00      	cmp	r3, #0
10043a22:	d107      	bne.n	10043a34 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
10043a24:	687b      	ldr	r3, [r7, #4]
10043a26:	2284      	movs	r2, #132	@ 0x84
10043a28:	2100      	movs	r1, #0
10043a2a:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
10043a2c:	687b      	ldr	r3, [r7, #4]
10043a2e:	0018      	movs	r0, r3
10043a30:	f000 f840 	bl	10043ab4 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
10043a34:	687b      	ldr	r3, [r7, #4]
10043a36:	2288      	movs	r2, #136	@ 0x88
10043a38:	2124      	movs	r1, #36	@ 0x24
10043a3a:	5099      	str	r1, [r3, r2]

  __HAL_UART_DISABLE(huart);
10043a3c:	687b      	ldr	r3, [r7, #4]
10043a3e:	681b      	ldr	r3, [r3, #0]
10043a40:	681a      	ldr	r2, [r3, #0]
10043a42:	687b      	ldr	r3, [r7, #4]
10043a44:	681b      	ldr	r3, [r3, #0]
10043a46:	2101      	movs	r1, #1
10043a48:	438a      	bics	r2, r1
10043a4a:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
10043a4c:	687b      	ldr	r3, [r7, #4]
10043a4e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
10043a50:	2b00      	cmp	r3, #0
10043a52:	d003      	beq.n	10043a5c <HAL_UART_Init+0x54>
  {
    UART_AdvFeatureConfig(huart);
10043a54:	687b      	ldr	r3, [r7, #4]
10043a56:	0018      	movs	r0, r3
10043a58:	f000 fa4a 	bl	10043ef0 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
10043a5c:	687b      	ldr	r3, [r7, #4]
10043a5e:	0018      	movs	r0, r3
10043a60:	f000 f8de 	bl	10043c20 <UART_SetConfig>
10043a64:	0003      	movs	r3, r0
10043a66:	2b01      	cmp	r3, #1
10043a68:	d101      	bne.n	10043a6e <HAL_UART_Init+0x66>
  {
    return HAL_ERROR;
10043a6a:	2301      	movs	r3, #1
10043a6c:	e01c      	b.n	10043aa8 <HAL_UART_Init+0xa0>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
10043a6e:	687b      	ldr	r3, [r7, #4]
10043a70:	681b      	ldr	r3, [r3, #0]
10043a72:	685a      	ldr	r2, [r3, #4]
10043a74:	687b      	ldr	r3, [r7, #4]
10043a76:	681b      	ldr	r3, [r3, #0]
10043a78:	490d      	ldr	r1, [pc, #52]	@ (10043ab0 <HAL_UART_Init+0xa8>)
10043a7a:	400a      	ands	r2, r1
10043a7c:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
10043a7e:	687b      	ldr	r3, [r7, #4]
10043a80:	681b      	ldr	r3, [r3, #0]
10043a82:	689a      	ldr	r2, [r3, #8]
10043a84:	687b      	ldr	r3, [r7, #4]
10043a86:	681b      	ldr	r3, [r3, #0]
10043a88:	212a      	movs	r1, #42	@ 0x2a
10043a8a:	438a      	bics	r2, r1
10043a8c:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
10043a8e:	687b      	ldr	r3, [r7, #4]
10043a90:	681b      	ldr	r3, [r3, #0]
10043a92:	681a      	ldr	r2, [r3, #0]
10043a94:	687b      	ldr	r3, [r7, #4]
10043a96:	681b      	ldr	r3, [r3, #0]
10043a98:	2101      	movs	r1, #1
10043a9a:	430a      	orrs	r2, r1
10043a9c:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
10043a9e:	687b      	ldr	r3, [r7, #4]
10043aa0:	0018      	movs	r0, r3
10043aa2:	f000 fad9 	bl	10044058 <UART_CheckIdleState>
10043aa6:	0003      	movs	r3, r0
}
10043aa8:	0018      	movs	r0, r3
10043aaa:	46bd      	mov	sp, r7
10043aac:	b002      	add	sp, #8
10043aae:	bd80      	pop	{r7, pc}
10043ab0:	ffffb7ff 	.word	0xffffb7ff

10043ab4 <HAL_UART_MspInit>:
  * @brief Initialize the UART MSP.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_MspInit(UART_HandleTypeDef *huart)
{
10043ab4:	b580      	push	{r7, lr}
10043ab6:	b082      	sub	sp, #8
10043ab8:	af00      	add	r7, sp, #0
10043aba:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_MspInit can be implemented in the user file
   */
}
10043abc:	46c0      	nop			@ (mov r8, r8)
10043abe:	46bd      	mov	sp, r7
10043ac0:	b002      	add	sp, #8
10043ac2:	bd80      	pop	{r7, pc}

10043ac4 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
10043ac4:	b580      	push	{r7, lr}
10043ac6:	b08a      	sub	sp, #40	@ 0x28
10043ac8:	af02      	add	r7, sp, #8
10043aca:	60f8      	str	r0, [r7, #12]
10043acc:	60b9      	str	r1, [r7, #8]
10043ace:	603b      	str	r3, [r7, #0]
10043ad0:	1dbb      	adds	r3, r7, #6
10043ad2:	801a      	strh	r2, [r3, #0]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
10043ad4:	68fb      	ldr	r3, [r7, #12]
10043ad6:	2288      	movs	r2, #136	@ 0x88
10043ad8:	589b      	ldr	r3, [r3, r2]
10043ada:	2b20      	cmp	r3, #32
10043adc:	d000      	beq.n	10043ae0 <HAL_UART_Transmit+0x1c>
10043ade:	e09a      	b.n	10043c16 <HAL_UART_Transmit+0x152>
  {
    if ((pData == NULL) || (Size == 0U))
10043ae0:	68bb      	ldr	r3, [r7, #8]
10043ae2:	2b00      	cmp	r3, #0
10043ae4:	d003      	beq.n	10043aee <HAL_UART_Transmit+0x2a>
10043ae6:	1dbb      	adds	r3, r7, #6
10043ae8:	881b      	ldrh	r3, [r3, #0]
10043aea:	2b00      	cmp	r3, #0
10043aec:	d101      	bne.n	10043af2 <HAL_UART_Transmit+0x2e>
    {
      return  HAL_ERROR;
10043aee:	2301      	movs	r3, #1
10043af0:	e092      	b.n	10043c18 <HAL_UART_Transmit+0x154>
    }

    /* In case of 9bits/No Parity transfer, pData buffer provided as input parameter
       should be aligned on a u16 frontier, as data to be filled into TDR will be
       handled through a u16 cast. */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
10043af2:	68fb      	ldr	r3, [r7, #12]
10043af4:	689a      	ldr	r2, [r3, #8]
10043af6:	2380      	movs	r3, #128	@ 0x80
10043af8:	015b      	lsls	r3, r3, #5
10043afa:	429a      	cmp	r2, r3
10043afc:	d109      	bne.n	10043b12 <HAL_UART_Transmit+0x4e>
10043afe:	68fb      	ldr	r3, [r7, #12]
10043b00:	691b      	ldr	r3, [r3, #16]
10043b02:	2b00      	cmp	r3, #0
10043b04:	d105      	bne.n	10043b12 <HAL_UART_Transmit+0x4e>
    {
      if ((((uint32_t)pData) & 1U) != 0U)
10043b06:	68bb      	ldr	r3, [r7, #8]
10043b08:	2201      	movs	r2, #1
10043b0a:	4013      	ands	r3, r2
10043b0c:	d001      	beq.n	10043b12 <HAL_UART_Transmit+0x4e>
      {
        return  HAL_ERROR;
10043b0e:	2301      	movs	r3, #1
10043b10:	e082      	b.n	10043c18 <HAL_UART_Transmit+0x154>
      }
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
10043b12:	68fb      	ldr	r3, [r7, #12]
10043b14:	2290      	movs	r2, #144	@ 0x90
10043b16:	2100      	movs	r1, #0
10043b18:	5099      	str	r1, [r3, r2]
    huart->gState = HAL_UART_STATE_BUSY_TX;
10043b1a:	68fb      	ldr	r3, [r7, #12]
10043b1c:	2288      	movs	r2, #136	@ 0x88
10043b1e:	2121      	movs	r1, #33	@ 0x21
10043b20:	5099      	str	r1, [r3, r2]

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
10043b22:	f7fd fc7f 	bl	10041424 <HAL_GetTick>
10043b26:	0003      	movs	r3, r0
10043b28:	617b      	str	r3, [r7, #20]

    huart->TxXferSize  = Size;
10043b2a:	68fb      	ldr	r3, [r7, #12]
10043b2c:	1dba      	adds	r2, r7, #6
10043b2e:	2154      	movs	r1, #84	@ 0x54
10043b30:	8812      	ldrh	r2, [r2, #0]
10043b32:	525a      	strh	r2, [r3, r1]
    huart->TxXferCount = Size;
10043b34:	68fb      	ldr	r3, [r7, #12]
10043b36:	1dba      	adds	r2, r7, #6
10043b38:	2156      	movs	r1, #86	@ 0x56
10043b3a:	8812      	ldrh	r2, [r2, #0]
10043b3c:	525a      	strh	r2, [r3, r1]

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
10043b3e:	68fb      	ldr	r3, [r7, #12]
10043b40:	689a      	ldr	r2, [r3, #8]
10043b42:	2380      	movs	r3, #128	@ 0x80
10043b44:	015b      	lsls	r3, r3, #5
10043b46:	429a      	cmp	r2, r3
10043b48:	d108      	bne.n	10043b5c <HAL_UART_Transmit+0x98>
10043b4a:	68fb      	ldr	r3, [r7, #12]
10043b4c:	691b      	ldr	r3, [r3, #16]
10043b4e:	2b00      	cmp	r3, #0
10043b50:	d104      	bne.n	10043b5c <HAL_UART_Transmit+0x98>
    {
      pdata8bits  = NULL;
10043b52:	2300      	movs	r3, #0
10043b54:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
10043b56:	68bb      	ldr	r3, [r7, #8]
10043b58:	61bb      	str	r3, [r7, #24]
10043b5a:	e003      	b.n	10043b64 <HAL_UART_Transmit+0xa0>
    }
    else
    {
      pdata8bits  = pData;
10043b5c:	68bb      	ldr	r3, [r7, #8]
10043b5e:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
10043b60:	2300      	movs	r3, #0
10043b62:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
10043b64:	e03a      	b.n	10043bdc <HAL_UART_Transmit+0x118>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
10043b66:	697a      	ldr	r2, [r7, #20]
10043b68:	68f8      	ldr	r0, [r7, #12]
10043b6a:	683b      	ldr	r3, [r7, #0]
10043b6c:	9300      	str	r3, [sp, #0]
10043b6e:	0013      	movs	r3, r2
10043b70:	2200      	movs	r2, #0
10043b72:	2180      	movs	r1, #128	@ 0x80
10043b74:	f000 fb1a 	bl	100441ac <UART_WaitOnFlagUntilTimeout>
10043b78:	1e03      	subs	r3, r0, #0
10043b7a:	d005      	beq.n	10043b88 <HAL_UART_Transmit+0xc4>
      {

        huart->gState = HAL_UART_STATE_READY;
10043b7c:	68fb      	ldr	r3, [r7, #12]
10043b7e:	2288      	movs	r2, #136	@ 0x88
10043b80:	2120      	movs	r1, #32
10043b82:	5099      	str	r1, [r3, r2]

        return HAL_TIMEOUT;
10043b84:	2303      	movs	r3, #3
10043b86:	e047      	b.n	10043c18 <HAL_UART_Transmit+0x154>
      }
      if (pdata8bits == NULL)
10043b88:	69fb      	ldr	r3, [r7, #28]
10043b8a:	2b00      	cmp	r3, #0
10043b8c:	d10b      	bne.n	10043ba6 <HAL_UART_Transmit+0xe2>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
10043b8e:	69bb      	ldr	r3, [r7, #24]
10043b90:	881b      	ldrh	r3, [r3, #0]
10043b92:	001a      	movs	r2, r3
10043b94:	68fb      	ldr	r3, [r7, #12]
10043b96:	681b      	ldr	r3, [r3, #0]
10043b98:	05d2      	lsls	r2, r2, #23
10043b9a:	0dd2      	lsrs	r2, r2, #23
10043b9c:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata16bits++;
10043b9e:	69bb      	ldr	r3, [r7, #24]
10043ba0:	3302      	adds	r3, #2
10043ba2:	61bb      	str	r3, [r7, #24]
10043ba4:	e007      	b.n	10043bb6 <HAL_UART_Transmit+0xf2>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
10043ba6:	69fb      	ldr	r3, [r7, #28]
10043ba8:	781a      	ldrb	r2, [r3, #0]
10043baa:	68fb      	ldr	r3, [r7, #12]
10043bac:	681b      	ldr	r3, [r3, #0]
10043bae:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata8bits++;
10043bb0:	69fb      	ldr	r3, [r7, #28]
10043bb2:	3301      	adds	r3, #1
10043bb4:	61fb      	str	r3, [r7, #28]
      }
      if ((huart->gState & HAL_UART_STATE_BUSY_TX) == HAL_UART_STATE_BUSY_TX)
10043bb6:	68fb      	ldr	r3, [r7, #12]
10043bb8:	2288      	movs	r2, #136	@ 0x88
10043bba:	589b      	ldr	r3, [r3, r2]
10043bbc:	2221      	movs	r2, #33	@ 0x21
10043bbe:	4013      	ands	r3, r2
10043bc0:	2b21      	cmp	r3, #33	@ 0x21
10043bc2:	d109      	bne.n	10043bd8 <HAL_UART_Transmit+0x114>
      {
        huart->TxXferCount--;
10043bc4:	68fb      	ldr	r3, [r7, #12]
10043bc6:	2256      	movs	r2, #86	@ 0x56
10043bc8:	5a9b      	ldrh	r3, [r3, r2]
10043bca:	b29b      	uxth	r3, r3
10043bcc:	3b01      	subs	r3, #1
10043bce:	b299      	uxth	r1, r3
10043bd0:	68fb      	ldr	r3, [r7, #12]
10043bd2:	2256      	movs	r2, #86	@ 0x56
10043bd4:	5299      	strh	r1, [r3, r2]
10043bd6:	e001      	b.n	10043bdc <HAL_UART_Transmit+0x118>
      }
      else
      {
        /* Process was aborted during the transmission */
        return HAL_ERROR;
10043bd8:	2301      	movs	r3, #1
10043bda:	e01d      	b.n	10043c18 <HAL_UART_Transmit+0x154>
    while (huart->TxXferCount > 0U)
10043bdc:	68fb      	ldr	r3, [r7, #12]
10043bde:	2256      	movs	r2, #86	@ 0x56
10043be0:	5a9b      	ldrh	r3, [r3, r2]
10043be2:	b29b      	uxth	r3, r3
10043be4:	2b00      	cmp	r3, #0
10043be6:	d1be      	bne.n	10043b66 <HAL_UART_Transmit+0xa2>
      }
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
10043be8:	697a      	ldr	r2, [r7, #20]
10043bea:	68f8      	ldr	r0, [r7, #12]
10043bec:	683b      	ldr	r3, [r7, #0]
10043bee:	9300      	str	r3, [sp, #0]
10043bf0:	0013      	movs	r3, r2
10043bf2:	2200      	movs	r2, #0
10043bf4:	2140      	movs	r1, #64	@ 0x40
10043bf6:	f000 fad9 	bl	100441ac <UART_WaitOnFlagUntilTimeout>
10043bfa:	1e03      	subs	r3, r0, #0
10043bfc:	d005      	beq.n	10043c0a <HAL_UART_Transmit+0x146>
    {
      huart->gState = HAL_UART_STATE_READY;
10043bfe:	68fb      	ldr	r3, [r7, #12]
10043c00:	2288      	movs	r2, #136	@ 0x88
10043c02:	2120      	movs	r1, #32
10043c04:	5099      	str	r1, [r3, r2]

      return HAL_TIMEOUT;
10043c06:	2303      	movs	r3, #3
10043c08:	e006      	b.n	10043c18 <HAL_UART_Transmit+0x154>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
10043c0a:	68fb      	ldr	r3, [r7, #12]
10043c0c:	2288      	movs	r2, #136	@ 0x88
10043c0e:	2120      	movs	r1, #32
10043c10:	5099      	str	r1, [r3, r2]

    return HAL_OK;
10043c12:	2300      	movs	r3, #0
10043c14:	e000      	b.n	10043c18 <HAL_UART_Transmit+0x154>
  }
  else
  {
    return HAL_BUSY;
10043c16:	2302      	movs	r3, #2
  }
}
10043c18:	0018      	movs	r0, r3
10043c1a:	46bd      	mov	sp, r7
10043c1c:	b008      	add	sp, #32
10043c1e:	bd80      	pop	{r7, pc}

10043c20 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
10043c20:	b5b0      	push	{r4, r5, r7, lr}
10043c22:	b090      	sub	sp, #64	@ 0x40
10043c24:	af00      	add	r7, sp, #0
10043c26:	6278      	str	r0, [r7, #36]	@ 0x24
  uint32_t tmpreg;
  uint16_t brrtemp;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
10043c28:	231b      	movs	r3, #27
10043c2a:	2220      	movs	r2, #32
10043c2c:	189b      	adds	r3, r3, r2
10043c2e:	19db      	adds	r3, r3, r7
10043c30:	2200      	movs	r2, #0
10043c32:	701a      	strb	r2, [r3, #0]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
10043c34:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
10043c36:	689a      	ldr	r2, [r3, #8]
10043c38:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
10043c3a:	691b      	ldr	r3, [r3, #16]
10043c3c:	431a      	orrs	r2, r3
10043c3e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
10043c40:	695b      	ldr	r3, [r3, #20]
10043c42:	431a      	orrs	r2, r3
10043c44:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
10043c46:	69db      	ldr	r3, [r3, #28]
10043c48:	4313      	orrs	r3, r2
10043c4a:	63fb      	str	r3, [r7, #60]	@ 0x3c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
10043c4c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
10043c4e:	681b      	ldr	r3, [r3, #0]
10043c50:	681b      	ldr	r3, [r3, #0]
10043c52:	4aa1      	ldr	r2, [pc, #644]	@ (10043ed8 <UART_SetConfig+0x2b8>)
10043c54:	4013      	ands	r3, r2
10043c56:	0019      	movs	r1, r3
10043c58:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
10043c5a:	681a      	ldr	r2, [r3, #0]
10043c5c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
10043c5e:	430b      	orrs	r3, r1
10043c60:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
10043c62:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
10043c64:	681b      	ldr	r3, [r3, #0]
10043c66:	685b      	ldr	r3, [r3, #4]
10043c68:	4a9c      	ldr	r2, [pc, #624]	@ (10043edc <UART_SetConfig+0x2bc>)
10043c6a:	4013      	ands	r3, r2
10043c6c:	0018      	movs	r0, r3
10043c6e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
10043c70:	68d9      	ldr	r1, [r3, #12]
10043c72:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
10043c74:	681a      	ldr	r2, [r3, #0]
10043c76:	0003      	movs	r3, r0
10043c78:	430b      	orrs	r3, r1
10043c7a:	6053      	str	r3, [r2, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
10043c7c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
10043c7e:	699b      	ldr	r3, [r3, #24]
10043c80:	63fb      	str	r3, [r7, #60]	@ 0x3c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
10043c82:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
10043c84:	681b      	ldr	r3, [r3, #0]
10043c86:	4a96      	ldr	r2, [pc, #600]	@ (10043ee0 <UART_SetConfig+0x2c0>)
10043c88:	4293      	cmp	r3, r2
10043c8a:	d004      	beq.n	10043c96 <UART_SetConfig+0x76>
  {
    tmpreg |= huart->Init.OneBitSampling;
10043c8c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
10043c8e:	6a1b      	ldr	r3, [r3, #32]
10043c90:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
10043c92:	4313      	orrs	r3, r2
10043c94:	63fb      	str	r3, [r7, #60]	@ 0x3c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
10043c96:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
10043c98:	681b      	ldr	r3, [r3, #0]
10043c9a:	689b      	ldr	r3, [r3, #8]
10043c9c:	4a91      	ldr	r2, [pc, #580]	@ (10043ee4 <UART_SetConfig+0x2c4>)
10043c9e:	4013      	ands	r3, r2
10043ca0:	0019      	movs	r1, r3
10043ca2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
10043ca4:	681a      	ldr	r2, [r3, #0]
10043ca6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
10043ca8:	430b      	orrs	r3, r1
10043caa:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
10043cac:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
10043cae:	681b      	ldr	r3, [r3, #0]
10043cb0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
10043cb2:	220f      	movs	r2, #15
10043cb4:	4393      	bics	r3, r2
10043cb6:	0018      	movs	r0, r3
10043cb8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
10043cba:	6a59      	ldr	r1, [r3, #36]	@ 0x24
10043cbc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
10043cbe:	681a      	ldr	r2, [r3, #0]
10043cc0:	0003      	movs	r3, r0
10043cc2:	430b      	orrs	r3, r1
10043cc4:	62d3      	str	r3, [r2, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
10043cc6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
10043cc8:	681b      	ldr	r3, [r3, #0]
10043cca:	4a85      	ldr	r2, [pc, #532]	@ (10043ee0 <UART_SetConfig+0x2c0>)
10043ccc:	4293      	cmp	r3, r2
10043cce:	d16d      	bne.n	10043dac <UART_SetConfig+0x18c>
  {
    /* Retrieve frequency clock */
    pclk = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_LPUART1);
10043cd0:	2010      	movs	r0, #16
10043cd2:	f7ff fdfd 	bl	100438d0 <HAL_RCCEx_GetPeriphCLKFreq>
10043cd6:	0003      	movs	r3, r0
10043cd8:	637b      	str	r3, [r7, #52]	@ 0x34

    /* If proper clock source reported */
    if (pclk != 0U)
10043cda:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
10043cdc:	2b00      	cmp	r3, #0
10043cde:	d100      	bne.n	10043ce2 <UART_SetConfig+0xc2>
10043ce0:	e0e3      	b.n	10043eaa <UART_SetConfig+0x28a>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
10043ce2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
10043ce4:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
10043ce6:	4b80      	ldr	r3, [pc, #512]	@ (10043ee8 <UART_SetConfig+0x2c8>)
10043ce8:	0052      	lsls	r2, r2, #1
10043cea:	5ad3      	ldrh	r3, [r2, r3]
10043cec:	0019      	movs	r1, r3
10043cee:	6b78      	ldr	r0, [r7, #52]	@ 0x34
10043cf0:	f7fc f9f0 	bl	100400d4 <__udivsi3>
10043cf4:	0003      	movs	r3, r0
10043cf6:	62bb      	str	r3, [r7, #40]	@ 0x28

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
10043cf8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
10043cfa:	685a      	ldr	r2, [r3, #4]
10043cfc:	0013      	movs	r3, r2
10043cfe:	005b      	lsls	r3, r3, #1
10043d00:	189b      	adds	r3, r3, r2
10043d02:	6aba      	ldr	r2, [r7, #40]	@ 0x28
10043d04:	429a      	cmp	r2, r3
10043d06:	d305      	bcc.n	10043d14 <UART_SetConfig+0xf4>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
10043d08:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
10043d0a:	685b      	ldr	r3, [r3, #4]
10043d0c:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
10043d0e:	6aba      	ldr	r2, [r7, #40]	@ 0x28
10043d10:	429a      	cmp	r2, r3
10043d12:	d906      	bls.n	10043d22 <UART_SetConfig+0x102>
      {
        ret = HAL_ERROR;
10043d14:	231b      	movs	r3, #27
10043d16:	2220      	movs	r2, #32
10043d18:	189b      	adds	r3, r3, r2
10043d1a:	19db      	adds	r3, r3, r7
10043d1c:	2201      	movs	r2, #1
10043d1e:	701a      	strb	r2, [r3, #0]
10043d20:	e0c3      	b.n	10043eaa <UART_SetConfig+0x28a>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
10043d22:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
10043d24:	61bb      	str	r3, [r7, #24]
10043d26:	2300      	movs	r3, #0
10043d28:	61fb      	str	r3, [r7, #28]
10043d2a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
10043d2c:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
10043d2e:	4b6e      	ldr	r3, [pc, #440]	@ (10043ee8 <UART_SetConfig+0x2c8>)
10043d30:	0052      	lsls	r2, r2, #1
10043d32:	5ad3      	ldrh	r3, [r2, r3]
10043d34:	613b      	str	r3, [r7, #16]
10043d36:	2300      	movs	r3, #0
10043d38:	617b      	str	r3, [r7, #20]
10043d3a:	693a      	ldr	r2, [r7, #16]
10043d3c:	697b      	ldr	r3, [r7, #20]
10043d3e:	69b8      	ldr	r0, [r7, #24]
10043d40:	69f9      	ldr	r1, [r7, #28]
10043d42:	f7fc fb3d 	bl	100403c0 <__aeabi_uldivmod>
10043d46:	0002      	movs	r2, r0
10043d48:	000b      	movs	r3, r1
10043d4a:	0e11      	lsrs	r1, r2, #24
10043d4c:	021d      	lsls	r5, r3, #8
10043d4e:	430d      	orrs	r5, r1
10043d50:	0214      	lsls	r4, r2, #8
10043d52:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
10043d54:	685b      	ldr	r3, [r3, #4]
10043d56:	085b      	lsrs	r3, r3, #1
10043d58:	60bb      	str	r3, [r7, #8]
10043d5a:	2300      	movs	r3, #0
10043d5c:	60fb      	str	r3, [r7, #12]
10043d5e:	68b8      	ldr	r0, [r7, #8]
10043d60:	68f9      	ldr	r1, [r7, #12]
10043d62:	1900      	adds	r0, r0, r4
10043d64:	4169      	adcs	r1, r5
10043d66:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
10043d68:	685b      	ldr	r3, [r3, #4]
10043d6a:	603b      	str	r3, [r7, #0]
10043d6c:	2300      	movs	r3, #0
10043d6e:	607b      	str	r3, [r7, #4]
10043d70:	683a      	ldr	r2, [r7, #0]
10043d72:	687b      	ldr	r3, [r7, #4]
10043d74:	f7fc fb24 	bl	100403c0 <__aeabi_uldivmod>
10043d78:	0002      	movs	r2, r0
10043d7a:	000b      	movs	r3, r1
10043d7c:	0013      	movs	r3, r2
10043d7e:	633b      	str	r3, [r7, #48]	@ 0x30
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
10043d80:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
10043d82:	23c0      	movs	r3, #192	@ 0xc0
10043d84:	009b      	lsls	r3, r3, #2
10043d86:	429a      	cmp	r2, r3
10043d88:	d309      	bcc.n	10043d9e <UART_SetConfig+0x17e>
10043d8a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
10043d8c:	2380      	movs	r3, #128	@ 0x80
10043d8e:	035b      	lsls	r3, r3, #13
10043d90:	429a      	cmp	r2, r3
10043d92:	d204      	bcs.n	10043d9e <UART_SetConfig+0x17e>
        {
          huart->Instance->BRR = usartdiv;
10043d94:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
10043d96:	681b      	ldr	r3, [r3, #0]
10043d98:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
10043d9a:	60da      	str	r2, [r3, #12]
10043d9c:	e085      	b.n	10043eaa <UART_SetConfig+0x28a>
        }
        else
        {
          ret = HAL_ERROR;
10043d9e:	231b      	movs	r3, #27
10043da0:	2220      	movs	r2, #32
10043da2:	189b      	adds	r3, r3, r2
10043da4:	19db      	adds	r3, r3, r7
10043da6:	2201      	movs	r2, #1
10043da8:	701a      	strb	r2, [r3, #0]
10043daa:	e07e      	b.n	10043eaa <UART_SetConfig+0x28a>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
10043dac:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
10043dae:	69da      	ldr	r2, [r3, #28]
10043db0:	2380      	movs	r3, #128	@ 0x80
10043db2:	021b      	lsls	r3, r3, #8
10043db4:	429a      	cmp	r2, r3
10043db6:	d148      	bne.n	10043e4a <UART_SetConfig+0x22a>
  {
    pclk = UART_PERIPHCLK;
10043db8:	4b4c      	ldr	r3, [pc, #304]	@ (10043eec <UART_SetConfig+0x2cc>)
10043dba:	637b      	str	r3, [r7, #52]	@ 0x34

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
10043dbc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
10043dbe:	2b00      	cmp	r3, #0
10043dc0:	d100      	bne.n	10043dc4 <UART_SetConfig+0x1a4>
10043dc2:	e072      	b.n	10043eaa <UART_SetConfig+0x28a>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
10043dc4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
10043dc6:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
10043dc8:	4b47      	ldr	r3, [pc, #284]	@ (10043ee8 <UART_SetConfig+0x2c8>)
10043dca:	0052      	lsls	r2, r2, #1
10043dcc:	5ad3      	ldrh	r3, [r2, r3]
10043dce:	0019      	movs	r1, r3
10043dd0:	6b78      	ldr	r0, [r7, #52]	@ 0x34
10043dd2:	f7fc f97f 	bl	100400d4 <__udivsi3>
10043dd6:	0003      	movs	r3, r0
10043dd8:	005a      	lsls	r2, r3, #1
10043dda:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
10043ddc:	685b      	ldr	r3, [r3, #4]
10043dde:	085b      	lsrs	r3, r3, #1
10043de0:	18d2      	adds	r2, r2, r3
10043de2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
10043de4:	685b      	ldr	r3, [r3, #4]
10043de6:	0019      	movs	r1, r3
10043de8:	0010      	movs	r0, r2
10043dea:	f7fc f973 	bl	100400d4 <__udivsi3>
10043dee:	0003      	movs	r3, r0
10043df0:	633b      	str	r3, [r7, #48]	@ 0x30
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
10043df2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
10043df4:	2b0f      	cmp	r3, #15
10043df6:	d921      	bls.n	10043e3c <UART_SetConfig+0x21c>
10043df8:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
10043dfa:	2380      	movs	r3, #128	@ 0x80
10043dfc:	025b      	lsls	r3, r3, #9
10043dfe:	429a      	cmp	r2, r3
10043e00:	d21c      	bcs.n	10043e3c <UART_SetConfig+0x21c>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
10043e02:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
10043e04:	b29a      	uxth	r2, r3
10043e06:	200e      	movs	r0, #14
10043e08:	2420      	movs	r4, #32
10043e0a:	1903      	adds	r3, r0, r4
10043e0c:	19db      	adds	r3, r3, r7
10043e0e:	210f      	movs	r1, #15
10043e10:	438a      	bics	r2, r1
10043e12:	801a      	strh	r2, [r3, #0]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
10043e14:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
10043e16:	085b      	lsrs	r3, r3, #1
10043e18:	b29b      	uxth	r3, r3
10043e1a:	2207      	movs	r2, #7
10043e1c:	4013      	ands	r3, r2
10043e1e:	b299      	uxth	r1, r3
10043e20:	1903      	adds	r3, r0, r4
10043e22:	19db      	adds	r3, r3, r7
10043e24:	1902      	adds	r2, r0, r4
10043e26:	19d2      	adds	r2, r2, r7
10043e28:	8812      	ldrh	r2, [r2, #0]
10043e2a:	430a      	orrs	r2, r1
10043e2c:	801a      	strh	r2, [r3, #0]
        huart->Instance->BRR = brrtemp;
10043e2e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
10043e30:	681b      	ldr	r3, [r3, #0]
10043e32:	1902      	adds	r2, r0, r4
10043e34:	19d2      	adds	r2, r2, r7
10043e36:	8812      	ldrh	r2, [r2, #0]
10043e38:	60da      	str	r2, [r3, #12]
10043e3a:	e036      	b.n	10043eaa <UART_SetConfig+0x28a>
      }
      else
      {
        ret = HAL_ERROR;
10043e3c:	231b      	movs	r3, #27
10043e3e:	2220      	movs	r2, #32
10043e40:	189b      	adds	r3, r3, r2
10043e42:	19db      	adds	r3, r3, r7
10043e44:	2201      	movs	r2, #1
10043e46:	701a      	strb	r2, [r3, #0]
10043e48:	e02f      	b.n	10043eaa <UART_SetConfig+0x28a>
      }
    }
  }
  else
  {
    pclk = UART_PERIPHCLK;
10043e4a:	4b28      	ldr	r3, [pc, #160]	@ (10043eec <UART_SetConfig+0x2cc>)
10043e4c:	637b      	str	r3, [r7, #52]	@ 0x34

    if (pclk != 0U)
10043e4e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
10043e50:	2b00      	cmp	r3, #0
10043e52:	d02a      	beq.n	10043eaa <UART_SetConfig+0x28a>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
10043e54:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
10043e56:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
10043e58:	4b23      	ldr	r3, [pc, #140]	@ (10043ee8 <UART_SetConfig+0x2c8>)
10043e5a:	0052      	lsls	r2, r2, #1
10043e5c:	5ad3      	ldrh	r3, [r2, r3]
10043e5e:	0019      	movs	r1, r3
10043e60:	6b78      	ldr	r0, [r7, #52]	@ 0x34
10043e62:	f7fc f937 	bl	100400d4 <__udivsi3>
10043e66:	0003      	movs	r3, r0
10043e68:	001a      	movs	r2, r3
10043e6a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
10043e6c:	685b      	ldr	r3, [r3, #4]
10043e6e:	085b      	lsrs	r3, r3, #1
10043e70:	18d2      	adds	r2, r2, r3
10043e72:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
10043e74:	685b      	ldr	r3, [r3, #4]
10043e76:	0019      	movs	r1, r3
10043e78:	0010      	movs	r0, r2
10043e7a:	f7fc f92b 	bl	100400d4 <__udivsi3>
10043e7e:	0003      	movs	r3, r0
10043e80:	633b      	str	r3, [r7, #48]	@ 0x30
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
10043e82:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
10043e84:	2b0f      	cmp	r3, #15
10043e86:	d90a      	bls.n	10043e9e <UART_SetConfig+0x27e>
10043e88:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
10043e8a:	2380      	movs	r3, #128	@ 0x80
10043e8c:	025b      	lsls	r3, r3, #9
10043e8e:	429a      	cmp	r2, r3
10043e90:	d205      	bcs.n	10043e9e <UART_SetConfig+0x27e>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
10043e92:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
10043e94:	b29a      	uxth	r2, r3
10043e96:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
10043e98:	681b      	ldr	r3, [r3, #0]
10043e9a:	60da      	str	r2, [r3, #12]
10043e9c:	e005      	b.n	10043eaa <UART_SetConfig+0x28a>
      }
      else
      {
        ret = HAL_ERROR;
10043e9e:	231b      	movs	r3, #27
10043ea0:	2220      	movs	r2, #32
10043ea2:	189b      	adds	r3, r3, r2
10043ea4:	19db      	adds	r3, r3, r7
10043ea6:	2201      	movs	r2, #1
10043ea8:	701a      	strb	r2, [r3, #0]
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
10043eaa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
10043eac:	226a      	movs	r2, #106	@ 0x6a
10043eae:	2101      	movs	r1, #1
10043eb0:	5299      	strh	r1, [r3, r2]
  huart->NbRxDataToProcess = 1;
10043eb2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
10043eb4:	2268      	movs	r2, #104	@ 0x68
10043eb6:	2101      	movs	r1, #1
10043eb8:	5299      	strh	r1, [r3, r2]

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
10043eba:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
10043ebc:	2200      	movs	r2, #0
10043ebe:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
10043ec0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
10043ec2:	2200      	movs	r2, #0
10043ec4:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
10043ec6:	231b      	movs	r3, #27
10043ec8:	2220      	movs	r2, #32
10043eca:	189b      	adds	r3, r3, r2
10043ecc:	19db      	adds	r3, r3, r7
10043ece:	781b      	ldrb	r3, [r3, #0]
}
10043ed0:	0018      	movs	r0, r3
10043ed2:	46bd      	mov	sp, r7
10043ed4:	b010      	add	sp, #64	@ 0x40
10043ed6:	bdb0      	pop	{r4, r5, r7, pc}
10043ed8:	cfff69f3 	.word	0xcfff69f3
10043edc:	ffffcfff 	.word	0xffffcfff
10043ee0:	41005000 	.word	0x41005000
10043ee4:	11fff4ff 	.word	0x11fff4ff
10043ee8:	10045394 	.word	0x10045394
10043eec:	00f42400 	.word	0x00f42400

10043ef0 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
10043ef0:	b580      	push	{r7, lr}
10043ef2:	b082      	sub	sp, #8
10043ef4:	af00      	add	r7, sp, #0
10043ef6:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
10043ef8:	687b      	ldr	r3, [r7, #4]
10043efa:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
10043efc:	2208      	movs	r2, #8
10043efe:	4013      	ands	r3, r2
10043f00:	d00b      	beq.n	10043f1a <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
10043f02:	687b      	ldr	r3, [r7, #4]
10043f04:	681b      	ldr	r3, [r3, #0]
10043f06:	685b      	ldr	r3, [r3, #4]
10043f08:	4a4a      	ldr	r2, [pc, #296]	@ (10044034 <UART_AdvFeatureConfig+0x144>)
10043f0a:	4013      	ands	r3, r2
10043f0c:	0019      	movs	r1, r3
10043f0e:	687b      	ldr	r3, [r7, #4]
10043f10:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
10043f12:	687b      	ldr	r3, [r7, #4]
10043f14:	681b      	ldr	r3, [r3, #0]
10043f16:	430a      	orrs	r2, r1
10043f18:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
10043f1a:	687b      	ldr	r3, [r7, #4]
10043f1c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
10043f1e:	2201      	movs	r2, #1
10043f20:	4013      	ands	r3, r2
10043f22:	d00b      	beq.n	10043f3c <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
10043f24:	687b      	ldr	r3, [r7, #4]
10043f26:	681b      	ldr	r3, [r3, #0]
10043f28:	685b      	ldr	r3, [r3, #4]
10043f2a:	4a43      	ldr	r2, [pc, #268]	@ (10044038 <UART_AdvFeatureConfig+0x148>)
10043f2c:	4013      	ands	r3, r2
10043f2e:	0019      	movs	r1, r3
10043f30:	687b      	ldr	r3, [r7, #4]
10043f32:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
10043f34:	687b      	ldr	r3, [r7, #4]
10043f36:	681b      	ldr	r3, [r3, #0]
10043f38:	430a      	orrs	r2, r1
10043f3a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
10043f3c:	687b      	ldr	r3, [r7, #4]
10043f3e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
10043f40:	2202      	movs	r2, #2
10043f42:	4013      	ands	r3, r2
10043f44:	d00b      	beq.n	10043f5e <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
10043f46:	687b      	ldr	r3, [r7, #4]
10043f48:	681b      	ldr	r3, [r3, #0]
10043f4a:	685b      	ldr	r3, [r3, #4]
10043f4c:	4a3b      	ldr	r2, [pc, #236]	@ (1004403c <UART_AdvFeatureConfig+0x14c>)
10043f4e:	4013      	ands	r3, r2
10043f50:	0019      	movs	r1, r3
10043f52:	687b      	ldr	r3, [r7, #4]
10043f54:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
10043f56:	687b      	ldr	r3, [r7, #4]
10043f58:	681b      	ldr	r3, [r3, #0]
10043f5a:	430a      	orrs	r2, r1
10043f5c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
10043f5e:	687b      	ldr	r3, [r7, #4]
10043f60:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
10043f62:	2204      	movs	r2, #4
10043f64:	4013      	ands	r3, r2
10043f66:	d00b      	beq.n	10043f80 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
10043f68:	687b      	ldr	r3, [r7, #4]
10043f6a:	681b      	ldr	r3, [r3, #0]
10043f6c:	685b      	ldr	r3, [r3, #4]
10043f6e:	4a34      	ldr	r2, [pc, #208]	@ (10044040 <UART_AdvFeatureConfig+0x150>)
10043f70:	4013      	ands	r3, r2
10043f72:	0019      	movs	r1, r3
10043f74:	687b      	ldr	r3, [r7, #4]
10043f76:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
10043f78:	687b      	ldr	r3, [r7, #4]
10043f7a:	681b      	ldr	r3, [r3, #0]
10043f7c:	430a      	orrs	r2, r1
10043f7e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
10043f80:	687b      	ldr	r3, [r7, #4]
10043f82:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
10043f84:	2210      	movs	r2, #16
10043f86:	4013      	ands	r3, r2
10043f88:	d00b      	beq.n	10043fa2 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
10043f8a:	687b      	ldr	r3, [r7, #4]
10043f8c:	681b      	ldr	r3, [r3, #0]
10043f8e:	689b      	ldr	r3, [r3, #8]
10043f90:	4a2c      	ldr	r2, [pc, #176]	@ (10044044 <UART_AdvFeatureConfig+0x154>)
10043f92:	4013      	ands	r3, r2
10043f94:	0019      	movs	r1, r3
10043f96:	687b      	ldr	r3, [r7, #4]
10043f98:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
10043f9a:	687b      	ldr	r3, [r7, #4]
10043f9c:	681b      	ldr	r3, [r3, #0]
10043f9e:	430a      	orrs	r2, r1
10043fa0:	609a      	str	r2, [r3, #8]
  }

#if defined(HAL_DMA_MODULE_ENABLED)
  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
10043fa2:	687b      	ldr	r3, [r7, #4]
10043fa4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
10043fa6:	2220      	movs	r2, #32
10043fa8:	4013      	ands	r3, r2
10043faa:	d00b      	beq.n	10043fc4 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
10043fac:	687b      	ldr	r3, [r7, #4]
10043fae:	681b      	ldr	r3, [r3, #0]
10043fb0:	689b      	ldr	r3, [r3, #8]
10043fb2:	4a25      	ldr	r2, [pc, #148]	@ (10044048 <UART_AdvFeatureConfig+0x158>)
10043fb4:	4013      	ands	r3, r2
10043fb6:	0019      	movs	r1, r3
10043fb8:	687b      	ldr	r3, [r7, #4]
10043fba:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
10043fbc:	687b      	ldr	r3, [r7, #4]
10043fbe:	681b      	ldr	r3, [r3, #0]
10043fc0:	430a      	orrs	r2, r1
10043fc2:	609a      	str	r2, [r3, #8]
  }
#endif /* HAL_DMA_MODULE_ENABLED */

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
10043fc4:	687b      	ldr	r3, [r7, #4]
10043fc6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
10043fc8:	2240      	movs	r2, #64	@ 0x40
10043fca:	4013      	ands	r3, r2
10043fcc:	d01d      	beq.n	1004400a <UART_AdvFeatureConfig+0x11a>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
10043fce:	687b      	ldr	r3, [r7, #4]
10043fd0:	681b      	ldr	r3, [r3, #0]
10043fd2:	685b      	ldr	r3, [r3, #4]
10043fd4:	4a1d      	ldr	r2, [pc, #116]	@ (1004404c <UART_AdvFeatureConfig+0x15c>)
10043fd6:	4013      	ands	r3, r2
10043fd8:	0019      	movs	r1, r3
10043fda:	687b      	ldr	r3, [r7, #4]
10043fdc:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
10043fde:	687b      	ldr	r3, [r7, #4]
10043fe0:	681b      	ldr	r3, [r3, #0]
10043fe2:	430a      	orrs	r2, r1
10043fe4:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
10043fe6:	687b      	ldr	r3, [r7, #4]
10043fe8:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
10043fea:	2380      	movs	r3, #128	@ 0x80
10043fec:	035b      	lsls	r3, r3, #13
10043fee:	429a      	cmp	r2, r3
10043ff0:	d10b      	bne.n	1004400a <UART_AdvFeatureConfig+0x11a>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
10043ff2:	687b      	ldr	r3, [r7, #4]
10043ff4:	681b      	ldr	r3, [r3, #0]
10043ff6:	685b      	ldr	r3, [r3, #4]
10043ff8:	4a15      	ldr	r2, [pc, #84]	@ (10044050 <UART_AdvFeatureConfig+0x160>)
10043ffa:	4013      	ands	r3, r2
10043ffc:	0019      	movs	r1, r3
10043ffe:	687b      	ldr	r3, [r7, #4]
10044000:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
10044002:	687b      	ldr	r3, [r7, #4]
10044004:	681b      	ldr	r3, [r3, #0]
10044006:	430a      	orrs	r2, r1
10044008:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
1004400a:	687b      	ldr	r3, [r7, #4]
1004400c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
1004400e:	2280      	movs	r2, #128	@ 0x80
10044010:	4013      	ands	r3, r2
10044012:	d00b      	beq.n	1004402c <UART_AdvFeatureConfig+0x13c>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
10044014:	687b      	ldr	r3, [r7, #4]
10044016:	681b      	ldr	r3, [r3, #0]
10044018:	685b      	ldr	r3, [r3, #4]
1004401a:	4a0e      	ldr	r2, [pc, #56]	@ (10044054 <UART_AdvFeatureConfig+0x164>)
1004401c:	4013      	ands	r3, r2
1004401e:	0019      	movs	r1, r3
10044020:	687b      	ldr	r3, [r7, #4]
10044022:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
10044024:	687b      	ldr	r3, [r7, #4]
10044026:	681b      	ldr	r3, [r3, #0]
10044028:	430a      	orrs	r2, r1
1004402a:	605a      	str	r2, [r3, #4]
  }
}
1004402c:	46c0      	nop			@ (mov r8, r8)
1004402e:	46bd      	mov	sp, r7
10044030:	b002      	add	sp, #8
10044032:	bd80      	pop	{r7, pc}
10044034:	ffff7fff 	.word	0xffff7fff
10044038:	fffdffff 	.word	0xfffdffff
1004403c:	fffeffff 	.word	0xfffeffff
10044040:	fffbffff 	.word	0xfffbffff
10044044:	ffffefff 	.word	0xffffefff
10044048:	ffffdfff 	.word	0xffffdfff
1004404c:	ffefffff 	.word	0xffefffff
10044050:	ff9fffff 	.word	0xff9fffff
10044054:	fff7ffff 	.word	0xfff7ffff

10044058 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
10044058:	b580      	push	{r7, lr}
1004405a:	b092      	sub	sp, #72	@ 0x48
1004405c:	af02      	add	r7, sp, #8
1004405e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
10044060:	687b      	ldr	r3, [r7, #4]
10044062:	2290      	movs	r2, #144	@ 0x90
10044064:	2100      	movs	r1, #0
10044066:	5099      	str	r1, [r3, r2]

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
10044068:	f7fd f9dc 	bl	10041424 <HAL_GetTick>
1004406c:	0003      	movs	r3, r0
1004406e:	63fb      	str	r3, [r7, #60]	@ 0x3c

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
10044070:	687b      	ldr	r3, [r7, #4]
10044072:	681b      	ldr	r3, [r3, #0]
10044074:	681b      	ldr	r3, [r3, #0]
10044076:	2208      	movs	r2, #8
10044078:	4013      	ands	r3, r2
1004407a:	2b08      	cmp	r3, #8
1004407c:	d12d      	bne.n	100440da <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
1004407e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
10044080:	2280      	movs	r2, #128	@ 0x80
10044082:	0391      	lsls	r1, r2, #14
10044084:	6878      	ldr	r0, [r7, #4]
10044086:	4a47      	ldr	r2, [pc, #284]	@ (100441a4 <UART_CheckIdleState+0x14c>)
10044088:	9200      	str	r2, [sp, #0]
1004408a:	2200      	movs	r2, #0
1004408c:	f000 f88e 	bl	100441ac <UART_WaitOnFlagUntilTimeout>
10044090:	1e03      	subs	r3, r0, #0
10044092:	d022      	beq.n	100440da <UART_CheckIdleState+0x82>
 */
__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) );
10044094:	f3ef 8310 	mrs	r3, PRIMASK
10044098:	627b      	str	r3, [r7, #36]	@ 0x24
  return(result);
1004409a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
1004409c:	63bb      	str	r3, [r7, #56]	@ 0x38
1004409e:	2301      	movs	r3, #1
100440a0:	62bb      	str	r3, [r7, #40]	@ 0x28
  \details Assigns the given value to the Priority Mask Register.
  \param [in]    priMask  Priority Mask
 */
__STATIC_FORCEINLINE void __set_PRIMASK(uint32_t priMask)
{
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
100440a2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
100440a4:	f383 8810 	msr	PRIMASK, r3
}
100440a8:	46c0      	nop			@ (mov r8, r8)
100440aa:	687b      	ldr	r3, [r7, #4]
100440ac:	681b      	ldr	r3, [r3, #0]
100440ae:	681a      	ldr	r2, [r3, #0]
100440b0:	687b      	ldr	r3, [r7, #4]
100440b2:	681b      	ldr	r3, [r3, #0]
100440b4:	2180      	movs	r1, #128	@ 0x80
100440b6:	438a      	bics	r2, r1
100440b8:	601a      	str	r2, [r3, #0]
100440ba:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
100440bc:	62fb      	str	r3, [r7, #44]	@ 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
100440be:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
100440c0:	f383 8810 	msr	PRIMASK, r3
}
100440c4:	46c0      	nop			@ (mov r8, r8)

      huart->gState = HAL_UART_STATE_READY;
100440c6:	687b      	ldr	r3, [r7, #4]
100440c8:	2288      	movs	r2, #136	@ 0x88
100440ca:	2120      	movs	r1, #32
100440cc:	5099      	str	r1, [r3, r2]

      __HAL_UNLOCK(huart);
100440ce:	687b      	ldr	r3, [r7, #4]
100440d0:	2284      	movs	r2, #132	@ 0x84
100440d2:	2100      	movs	r1, #0
100440d4:	5499      	strb	r1, [r3, r2]

      /* Timeout occurred */
      return HAL_TIMEOUT;
100440d6:	2303      	movs	r3, #3
100440d8:	e060      	b.n	1004419c <UART_CheckIdleState+0x144>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
100440da:	687b      	ldr	r3, [r7, #4]
100440dc:	681b      	ldr	r3, [r3, #0]
100440de:	681b      	ldr	r3, [r3, #0]
100440e0:	2204      	movs	r2, #4
100440e2:	4013      	ands	r3, r2
100440e4:	2b04      	cmp	r3, #4
100440e6:	d146      	bne.n	10044176 <UART_CheckIdleState+0x11e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
100440e8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
100440ea:	2280      	movs	r2, #128	@ 0x80
100440ec:	03d1      	lsls	r1, r2, #15
100440ee:	6878      	ldr	r0, [r7, #4]
100440f0:	4a2c      	ldr	r2, [pc, #176]	@ (100441a4 <UART_CheckIdleState+0x14c>)
100440f2:	9200      	str	r2, [sp, #0]
100440f4:	2200      	movs	r2, #0
100440f6:	f000 f859 	bl	100441ac <UART_WaitOnFlagUntilTimeout>
100440fa:	1e03      	subs	r3, r0, #0
100440fc:	d03b      	beq.n	10044176 <UART_CheckIdleState+0x11e>
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
100440fe:	f3ef 8310 	mrs	r3, PRIMASK
10044102:	60fb      	str	r3, [r7, #12]
  return(result);
10044104:	68fb      	ldr	r3, [r7, #12]
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
10044106:	637b      	str	r3, [r7, #52]	@ 0x34
10044108:	2301      	movs	r3, #1
1004410a:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
1004410c:	693b      	ldr	r3, [r7, #16]
1004410e:	f383 8810 	msr	PRIMASK, r3
}
10044112:	46c0      	nop			@ (mov r8, r8)
10044114:	687b      	ldr	r3, [r7, #4]
10044116:	681b      	ldr	r3, [r3, #0]
10044118:	681a      	ldr	r2, [r3, #0]
1004411a:	687b      	ldr	r3, [r7, #4]
1004411c:	681b      	ldr	r3, [r3, #0]
1004411e:	4922      	ldr	r1, [pc, #136]	@ (100441a8 <UART_CheckIdleState+0x150>)
10044120:	400a      	ands	r2, r1
10044122:	601a      	str	r2, [r3, #0]
10044124:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
10044126:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
10044128:	697b      	ldr	r3, [r7, #20]
1004412a:	f383 8810 	msr	PRIMASK, r3
}
1004412e:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
10044130:	f3ef 8310 	mrs	r3, PRIMASK
10044134:	61bb      	str	r3, [r7, #24]
  return(result);
10044136:	69bb      	ldr	r3, [r7, #24]
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
10044138:	633b      	str	r3, [r7, #48]	@ 0x30
1004413a:	2301      	movs	r3, #1
1004413c:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
1004413e:	69fb      	ldr	r3, [r7, #28]
10044140:	f383 8810 	msr	PRIMASK, r3
}
10044144:	46c0      	nop			@ (mov r8, r8)
10044146:	687b      	ldr	r3, [r7, #4]
10044148:	681b      	ldr	r3, [r3, #0]
1004414a:	689a      	ldr	r2, [r3, #8]
1004414c:	687b      	ldr	r3, [r7, #4]
1004414e:	681b      	ldr	r3, [r3, #0]
10044150:	2101      	movs	r1, #1
10044152:	438a      	bics	r2, r1
10044154:	609a      	str	r2, [r3, #8]
10044156:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
10044158:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
1004415a:	6a3b      	ldr	r3, [r7, #32]
1004415c:	f383 8810 	msr	PRIMASK, r3
}
10044160:	46c0      	nop			@ (mov r8, r8)

      huart->RxState = HAL_UART_STATE_READY;
10044162:	687b      	ldr	r3, [r7, #4]
10044164:	228c      	movs	r2, #140	@ 0x8c
10044166:	2120      	movs	r1, #32
10044168:	5099      	str	r1, [r3, r2]

      __HAL_UNLOCK(huart);
1004416a:	687b      	ldr	r3, [r7, #4]
1004416c:	2284      	movs	r2, #132	@ 0x84
1004416e:	2100      	movs	r1, #0
10044170:	5499      	strb	r1, [r3, r2]

      /* Timeout occurred */
      return HAL_TIMEOUT;
10044172:	2303      	movs	r3, #3
10044174:	e012      	b.n	1004419c <UART_CheckIdleState+0x144>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
10044176:	687b      	ldr	r3, [r7, #4]
10044178:	2288      	movs	r2, #136	@ 0x88
1004417a:	2120      	movs	r1, #32
1004417c:	5099      	str	r1, [r3, r2]
  huart->RxState = HAL_UART_STATE_READY;
1004417e:	687b      	ldr	r3, [r7, #4]
10044180:	228c      	movs	r2, #140	@ 0x8c
10044182:	2120      	movs	r1, #32
10044184:	5099      	str	r1, [r3, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
10044186:	687b      	ldr	r3, [r7, #4]
10044188:	2200      	movs	r2, #0
1004418a:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
1004418c:	687b      	ldr	r3, [r7, #4]
1004418e:	2200      	movs	r2, #0
10044190:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
10044192:	687b      	ldr	r3, [r7, #4]
10044194:	2284      	movs	r2, #132	@ 0x84
10044196:	2100      	movs	r1, #0
10044198:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
1004419a:	2300      	movs	r3, #0
}
1004419c:	0018      	movs	r0, r3
1004419e:	46bd      	mov	sp, r7
100441a0:	b010      	add	sp, #64	@ 0x40
100441a2:	bd80      	pop	{r7, pc}
100441a4:	01ffffff 	.word	0x01ffffff
100441a8:	fffffedf 	.word	0xfffffedf

100441ac <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
100441ac:	b580      	push	{r7, lr}
100441ae:	b084      	sub	sp, #16
100441b0:	af00      	add	r7, sp, #0
100441b2:	60f8      	str	r0, [r7, #12]
100441b4:	60b9      	str	r1, [r7, #8]
100441b6:	603b      	str	r3, [r7, #0]
100441b8:	1dfb      	adds	r3, r7, #7
100441ba:	701a      	strb	r2, [r3, #0]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
100441bc:	e051      	b.n	10044262 <UART_WaitOnFlagUntilTimeout+0xb6>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
100441be:	69bb      	ldr	r3, [r7, #24]
100441c0:	3301      	adds	r3, #1
100441c2:	d04e      	beq.n	10044262 <UART_WaitOnFlagUntilTimeout+0xb6>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
100441c4:	f7fd f92e 	bl	10041424 <HAL_GetTick>
100441c8:	0002      	movs	r2, r0
100441ca:	683b      	ldr	r3, [r7, #0]
100441cc:	1ad3      	subs	r3, r2, r3
100441ce:	69ba      	ldr	r2, [r7, #24]
100441d0:	429a      	cmp	r2, r3
100441d2:	d302      	bcc.n	100441da <UART_WaitOnFlagUntilTimeout+0x2e>
100441d4:	69bb      	ldr	r3, [r7, #24]
100441d6:	2b00      	cmp	r3, #0
100441d8:	d101      	bne.n	100441de <UART_WaitOnFlagUntilTimeout+0x32>
      {

        return HAL_TIMEOUT;
100441da:	2303      	movs	r3, #3
100441dc:	e051      	b.n	10044282 <UART_WaitOnFlagUntilTimeout+0xd6>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
100441de:	68fb      	ldr	r3, [r7, #12]
100441e0:	681b      	ldr	r3, [r3, #0]
100441e2:	681b      	ldr	r3, [r3, #0]
100441e4:	2204      	movs	r2, #4
100441e6:	4013      	ands	r3, r2
100441e8:	d03b      	beq.n	10044262 <UART_WaitOnFlagUntilTimeout+0xb6>
100441ea:	68bb      	ldr	r3, [r7, #8]
100441ec:	2b80      	cmp	r3, #128	@ 0x80
100441ee:	d038      	beq.n	10044262 <UART_WaitOnFlagUntilTimeout+0xb6>
100441f0:	68bb      	ldr	r3, [r7, #8]
100441f2:	2b40      	cmp	r3, #64	@ 0x40
100441f4:	d035      	beq.n	10044262 <UART_WaitOnFlagUntilTimeout+0xb6>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
100441f6:	68fb      	ldr	r3, [r7, #12]
100441f8:	681b      	ldr	r3, [r3, #0]
100441fa:	69db      	ldr	r3, [r3, #28]
100441fc:	2208      	movs	r2, #8
100441fe:	4013      	ands	r3, r2
10044200:	2b08      	cmp	r3, #8
10044202:	d111      	bne.n	10044228 <UART_WaitOnFlagUntilTimeout+0x7c>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
10044204:	68fb      	ldr	r3, [r7, #12]
10044206:	681b      	ldr	r3, [r3, #0]
10044208:	2208      	movs	r2, #8
1004420a:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
1004420c:	68fb      	ldr	r3, [r7, #12]
1004420e:	0018      	movs	r0, r3
10044210:	f000 f83c 	bl	1004428c <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
10044214:	68fb      	ldr	r3, [r7, #12]
10044216:	2290      	movs	r2, #144	@ 0x90
10044218:	2108      	movs	r1, #8
1004421a:	5099      	str	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
1004421c:	68fb      	ldr	r3, [r7, #12]
1004421e:	2284      	movs	r2, #132	@ 0x84
10044220:	2100      	movs	r1, #0
10044222:	5499      	strb	r1, [r3, r2]

          return HAL_ERROR;
10044224:	2301      	movs	r3, #1
10044226:	e02c      	b.n	10044282 <UART_WaitOnFlagUntilTimeout+0xd6>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
10044228:	68fb      	ldr	r3, [r7, #12]
1004422a:	681b      	ldr	r3, [r3, #0]
1004422c:	69da      	ldr	r2, [r3, #28]
1004422e:	2380      	movs	r3, #128	@ 0x80
10044230:	011b      	lsls	r3, r3, #4
10044232:	401a      	ands	r2, r3
10044234:	2380      	movs	r3, #128	@ 0x80
10044236:	011b      	lsls	r3, r3, #4
10044238:	429a      	cmp	r2, r3
1004423a:	d112      	bne.n	10044262 <UART_WaitOnFlagUntilTimeout+0xb6>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
1004423c:	68fb      	ldr	r3, [r7, #12]
1004423e:	681b      	ldr	r3, [r3, #0]
10044240:	2280      	movs	r2, #128	@ 0x80
10044242:	0112      	lsls	r2, r2, #4
10044244:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
10044246:	68fb      	ldr	r3, [r7, #12]
10044248:	0018      	movs	r0, r3
1004424a:	f000 f81f 	bl	1004428c <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
1004424e:	68fb      	ldr	r3, [r7, #12]
10044250:	2290      	movs	r2, #144	@ 0x90
10044252:	2120      	movs	r1, #32
10044254:	5099      	str	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
10044256:	68fb      	ldr	r3, [r7, #12]
10044258:	2284      	movs	r2, #132	@ 0x84
1004425a:	2100      	movs	r1, #0
1004425c:	5499      	strb	r1, [r3, r2]

          return HAL_TIMEOUT;
1004425e:	2303      	movs	r3, #3
10044260:	e00f      	b.n	10044282 <UART_WaitOnFlagUntilTimeout+0xd6>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
10044262:	68fb      	ldr	r3, [r7, #12]
10044264:	681b      	ldr	r3, [r3, #0]
10044266:	69db      	ldr	r3, [r3, #28]
10044268:	68ba      	ldr	r2, [r7, #8]
1004426a:	4013      	ands	r3, r2
1004426c:	68ba      	ldr	r2, [r7, #8]
1004426e:	1ad3      	subs	r3, r2, r3
10044270:	425a      	negs	r2, r3
10044272:	4153      	adcs	r3, r2
10044274:	b2db      	uxtb	r3, r3
10044276:	001a      	movs	r2, r3
10044278:	1dfb      	adds	r3, r7, #7
1004427a:	781b      	ldrb	r3, [r3, #0]
1004427c:	429a      	cmp	r2, r3
1004427e:	d09e      	beq.n	100441be <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
10044280:	2300      	movs	r3, #0
}
10044282:	0018      	movs	r0, r3
10044284:	46bd      	mov	sp, r7
10044286:	b004      	add	sp, #16
10044288:	bd80      	pop	{r7, pc}
	...

1004428c <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
1004428c:	b580      	push	{r7, lr}
1004428e:	b08e      	sub	sp, #56	@ 0x38
10044290:	af00      	add	r7, sp, #0
10044292:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
10044294:	f3ef 8310 	mrs	r3, PRIMASK
10044298:	617b      	str	r3, [r7, #20]
  return(result);
1004429a:	697b      	ldr	r3, [r7, #20]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
1004429c:	637b      	str	r3, [r7, #52]	@ 0x34
1004429e:	2301      	movs	r3, #1
100442a0:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
100442a2:	69bb      	ldr	r3, [r7, #24]
100442a4:	f383 8810 	msr	PRIMASK, r3
}
100442a8:	46c0      	nop			@ (mov r8, r8)
100442aa:	687b      	ldr	r3, [r7, #4]
100442ac:	681b      	ldr	r3, [r3, #0]
100442ae:	681a      	ldr	r2, [r3, #0]
100442b0:	687b      	ldr	r3, [r7, #4]
100442b2:	681b      	ldr	r3, [r3, #0]
100442b4:	4926      	ldr	r1, [pc, #152]	@ (10044350 <UART_EndRxTransfer+0xc4>)
100442b6:	400a      	ands	r2, r1
100442b8:	601a      	str	r2, [r3, #0]
100442ba:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
100442bc:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
100442be:	69fb      	ldr	r3, [r7, #28]
100442c0:	f383 8810 	msr	PRIMASK, r3
}
100442c4:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
100442c6:	f3ef 8310 	mrs	r3, PRIMASK
100442ca:	623b      	str	r3, [r7, #32]
  return(result);
100442cc:	6a3b      	ldr	r3, [r7, #32]
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
100442ce:	633b      	str	r3, [r7, #48]	@ 0x30
100442d0:	2301      	movs	r3, #1
100442d2:	627b      	str	r3, [r7, #36]	@ 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
100442d4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
100442d6:	f383 8810 	msr	PRIMASK, r3
}
100442da:	46c0      	nop			@ (mov r8, r8)
100442dc:	687b      	ldr	r3, [r7, #4]
100442de:	681b      	ldr	r3, [r3, #0]
100442e0:	689a      	ldr	r2, [r3, #8]
100442e2:	687b      	ldr	r3, [r7, #4]
100442e4:	681b      	ldr	r3, [r3, #0]
100442e6:	491b      	ldr	r1, [pc, #108]	@ (10044354 <UART_EndRxTransfer+0xc8>)
100442e8:	400a      	ands	r2, r1
100442ea:	609a      	str	r2, [r3, #8]
100442ec:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
100442ee:	62bb      	str	r3, [r7, #40]	@ 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
100442f0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
100442f2:	f383 8810 	msr	PRIMASK, r3
}
100442f6:	46c0      	nop			@ (mov r8, r8)

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
100442f8:	687b      	ldr	r3, [r7, #4]
100442fa:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
100442fc:	2b01      	cmp	r3, #1
100442fe:	d118      	bne.n	10044332 <UART_EndRxTransfer+0xa6>
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
10044300:	f3ef 8310 	mrs	r3, PRIMASK
10044304:	60bb      	str	r3, [r7, #8]
  return(result);
10044306:	68bb      	ldr	r3, [r7, #8]
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
10044308:	62fb      	str	r3, [r7, #44]	@ 0x2c
1004430a:	2301      	movs	r3, #1
1004430c:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
1004430e:	68fb      	ldr	r3, [r7, #12]
10044310:	f383 8810 	msr	PRIMASK, r3
}
10044314:	46c0      	nop			@ (mov r8, r8)
10044316:	687b      	ldr	r3, [r7, #4]
10044318:	681b      	ldr	r3, [r3, #0]
1004431a:	681a      	ldr	r2, [r3, #0]
1004431c:	687b      	ldr	r3, [r7, #4]
1004431e:	681b      	ldr	r3, [r3, #0]
10044320:	2110      	movs	r1, #16
10044322:	438a      	bics	r2, r1
10044324:	601a      	str	r2, [r3, #0]
10044326:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
10044328:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
1004432a:	693b      	ldr	r3, [r7, #16]
1004432c:	f383 8810 	msr	PRIMASK, r3
}
10044330:	46c0      	nop			@ (mov r8, r8)
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
10044332:	687b      	ldr	r3, [r7, #4]
10044334:	228c      	movs	r2, #140	@ 0x8c
10044336:	2120      	movs	r1, #32
10044338:	5099      	str	r1, [r3, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
1004433a:	687b      	ldr	r3, [r7, #4]
1004433c:	2200      	movs	r2, #0
1004433e:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
10044340:	687b      	ldr	r3, [r7, #4]
10044342:	2200      	movs	r2, #0
10044344:	675a      	str	r2, [r3, #116]	@ 0x74
}
10044346:	46c0      	nop			@ (mov r8, r8)
10044348:	46bd      	mov	sp, r7
1004434a:	b00e      	add	sp, #56	@ 0x38
1004434c:	bd80      	pop	{r7, pc}
1004434e:	46c0      	nop			@ (mov r8, r8)
10044350:	fffffedf 	.word	0xfffffedf
10044354:	effffffe 	.word	0xeffffffe

10044358 <LL_GetXTALFreq>:
/**
  * @brief  This function returns the HSE XTAL frequency expressed in Hz.
  * @retval HSE XTAL frequency frequency.
  */
uint32_t LL_GetXTALFreq(void)
{
10044358:	b580      	push	{r7, lr}
1004435a:	af00      	add	r7, sp, #0
  return HSE_xtalFrequency;
1004435c:	4b02      	ldr	r3, [pc, #8]	@ (10044368 <LL_GetXTALFreq+0x10>)
1004435e:	681b      	ldr	r3, [r3, #0]
}
10044360:	0018      	movs	r0, r3
10044362:	46bd      	mov	sp, r7
10044364:	bd80      	pop	{r7, pc}
10044366:	46c0      	nop			@ (mov r8, r8)
10044368:	2000027c 	.word	0x2000027c

1004436c <std>:
1004436c:	2300      	movs	r3, #0
1004436e:	b510      	push	{r4, lr}
10044370:	0004      	movs	r4, r0
10044372:	6003      	str	r3, [r0, #0]
10044374:	6043      	str	r3, [r0, #4]
10044376:	6083      	str	r3, [r0, #8]
10044378:	8181      	strh	r1, [r0, #12]
1004437a:	6643      	str	r3, [r0, #100]	@ 0x64
1004437c:	81c2      	strh	r2, [r0, #14]
1004437e:	6103      	str	r3, [r0, #16]
10044380:	6143      	str	r3, [r0, #20]
10044382:	6183      	str	r3, [r0, #24]
10044384:	0019      	movs	r1, r3
10044386:	2208      	movs	r2, #8
10044388:	305c      	adds	r0, #92	@ 0x5c
1004438a:	f000 f90f 	bl	100445ac <memset>
1004438e:	4b0b      	ldr	r3, [pc, #44]	@ (100443bc <std+0x50>)
10044390:	6224      	str	r4, [r4, #32]
10044392:	6263      	str	r3, [r4, #36]	@ 0x24
10044394:	4b0a      	ldr	r3, [pc, #40]	@ (100443c0 <std+0x54>)
10044396:	62a3      	str	r3, [r4, #40]	@ 0x28
10044398:	4b0a      	ldr	r3, [pc, #40]	@ (100443c4 <std+0x58>)
1004439a:	62e3      	str	r3, [r4, #44]	@ 0x2c
1004439c:	4b0a      	ldr	r3, [pc, #40]	@ (100443c8 <std+0x5c>)
1004439e:	6323      	str	r3, [r4, #48]	@ 0x30
100443a0:	4b0a      	ldr	r3, [pc, #40]	@ (100443cc <std+0x60>)
100443a2:	429c      	cmp	r4, r3
100443a4:	d005      	beq.n	100443b2 <std+0x46>
100443a6:	4b0a      	ldr	r3, [pc, #40]	@ (100443d0 <std+0x64>)
100443a8:	429c      	cmp	r4, r3
100443aa:	d002      	beq.n	100443b2 <std+0x46>
100443ac:	4b09      	ldr	r3, [pc, #36]	@ (100443d4 <std+0x68>)
100443ae:	429c      	cmp	r4, r3
100443b0:	d103      	bne.n	100443ba <std+0x4e>
100443b2:	0020      	movs	r0, r4
100443b4:	3058      	adds	r0, #88	@ 0x58
100443b6:	f000 f955 	bl	10044664 <__retarget_lock_init_recursive>
100443ba:	bd10      	pop	{r4, pc}
100443bc:	10044515 	.word	0x10044515
100443c0:	1004453d 	.word	0x1004453d
100443c4:	10044575 	.word	0x10044575
100443c8:	100445a1 	.word	0x100445a1
100443cc:	20000100 	.word	0x20000100
100443d0:	20000168 	.word	0x20000168
100443d4:	200001d0 	.word	0x200001d0

100443d8 <stdio_exit_handler>:
100443d8:	b510      	push	{r4, lr}
100443da:	4a03      	ldr	r2, [pc, #12]	@ (100443e8 <stdio_exit_handler+0x10>)
100443dc:	4903      	ldr	r1, [pc, #12]	@ (100443ec <stdio_exit_handler+0x14>)
100443de:	4804      	ldr	r0, [pc, #16]	@ (100443f0 <stdio_exit_handler+0x18>)
100443e0:	f000 f86c 	bl	100444bc <_fwalk_sglue>
100443e4:	bd10      	pop	{r4, pc}
100443e6:	46c0      	nop			@ (mov r8, r8)
100443e8:	20000288 	.word	0x20000288
100443ec:	10044ef1 	.word	0x10044ef1
100443f0:	20000298 	.word	0x20000298

100443f4 <cleanup_stdio>:
100443f4:	6841      	ldr	r1, [r0, #4]
100443f6:	4b0b      	ldr	r3, [pc, #44]	@ (10044424 <cleanup_stdio+0x30>)
100443f8:	b510      	push	{r4, lr}
100443fa:	0004      	movs	r4, r0
100443fc:	4299      	cmp	r1, r3
100443fe:	d001      	beq.n	10044404 <cleanup_stdio+0x10>
10044400:	f000 fd76 	bl	10044ef0 <_fflush_r>
10044404:	68a1      	ldr	r1, [r4, #8]
10044406:	4b08      	ldr	r3, [pc, #32]	@ (10044428 <cleanup_stdio+0x34>)
10044408:	4299      	cmp	r1, r3
1004440a:	d002      	beq.n	10044412 <cleanup_stdio+0x1e>
1004440c:	0020      	movs	r0, r4
1004440e:	f000 fd6f 	bl	10044ef0 <_fflush_r>
10044412:	68e1      	ldr	r1, [r4, #12]
10044414:	4b05      	ldr	r3, [pc, #20]	@ (1004442c <cleanup_stdio+0x38>)
10044416:	4299      	cmp	r1, r3
10044418:	d002      	beq.n	10044420 <cleanup_stdio+0x2c>
1004441a:	0020      	movs	r0, r4
1004441c:	f000 fd68 	bl	10044ef0 <_fflush_r>
10044420:	bd10      	pop	{r4, pc}
10044422:	46c0      	nop			@ (mov r8, r8)
10044424:	20000100 	.word	0x20000100
10044428:	20000168 	.word	0x20000168
1004442c:	200001d0 	.word	0x200001d0

10044430 <global_stdio_init.part.0>:
10044430:	b510      	push	{r4, lr}
10044432:	4b09      	ldr	r3, [pc, #36]	@ (10044458 <global_stdio_init.part.0+0x28>)
10044434:	4a09      	ldr	r2, [pc, #36]	@ (1004445c <global_stdio_init.part.0+0x2c>)
10044436:	2104      	movs	r1, #4
10044438:	601a      	str	r2, [r3, #0]
1004443a:	4809      	ldr	r0, [pc, #36]	@ (10044460 <global_stdio_init.part.0+0x30>)
1004443c:	2200      	movs	r2, #0
1004443e:	f7ff ff95 	bl	1004436c <std>
10044442:	2201      	movs	r2, #1
10044444:	2109      	movs	r1, #9
10044446:	4807      	ldr	r0, [pc, #28]	@ (10044464 <global_stdio_init.part.0+0x34>)
10044448:	f7ff ff90 	bl	1004436c <std>
1004444c:	2202      	movs	r2, #2
1004444e:	2112      	movs	r1, #18
10044450:	4805      	ldr	r0, [pc, #20]	@ (10044468 <global_stdio_init.part.0+0x38>)
10044452:	f7ff ff8b 	bl	1004436c <std>
10044456:	bd10      	pop	{r4, pc}
10044458:	20000238 	.word	0x20000238
1004445c:	100443d9 	.word	0x100443d9
10044460:	20000100 	.word	0x20000100
10044464:	20000168 	.word	0x20000168
10044468:	200001d0 	.word	0x200001d0

1004446c <__sfp_lock_acquire>:
1004446c:	b510      	push	{r4, lr}
1004446e:	4802      	ldr	r0, [pc, #8]	@ (10044478 <__sfp_lock_acquire+0xc>)
10044470:	f000 f8f9 	bl	10044666 <__retarget_lock_acquire_recursive>
10044474:	bd10      	pop	{r4, pc}
10044476:	46c0      	nop			@ (mov r8, r8)
10044478:	20000241 	.word	0x20000241

1004447c <__sfp_lock_release>:
1004447c:	b510      	push	{r4, lr}
1004447e:	4802      	ldr	r0, [pc, #8]	@ (10044488 <__sfp_lock_release+0xc>)
10044480:	f000 f8f2 	bl	10044668 <__retarget_lock_release_recursive>
10044484:	bd10      	pop	{r4, pc}
10044486:	46c0      	nop			@ (mov r8, r8)
10044488:	20000241 	.word	0x20000241

1004448c <__sinit>:
1004448c:	b510      	push	{r4, lr}
1004448e:	0004      	movs	r4, r0
10044490:	f7ff ffec 	bl	1004446c <__sfp_lock_acquire>
10044494:	6a23      	ldr	r3, [r4, #32]
10044496:	2b00      	cmp	r3, #0
10044498:	d002      	beq.n	100444a0 <__sinit+0x14>
1004449a:	f7ff ffef 	bl	1004447c <__sfp_lock_release>
1004449e:	bd10      	pop	{r4, pc}
100444a0:	4b04      	ldr	r3, [pc, #16]	@ (100444b4 <__sinit+0x28>)
100444a2:	6223      	str	r3, [r4, #32]
100444a4:	4b04      	ldr	r3, [pc, #16]	@ (100444b8 <__sinit+0x2c>)
100444a6:	681b      	ldr	r3, [r3, #0]
100444a8:	2b00      	cmp	r3, #0
100444aa:	d1f6      	bne.n	1004449a <__sinit+0xe>
100444ac:	f7ff ffc0 	bl	10044430 <global_stdio_init.part.0>
100444b0:	e7f3      	b.n	1004449a <__sinit+0xe>
100444b2:	46c0      	nop			@ (mov r8, r8)
100444b4:	100443f5 	.word	0x100443f5
100444b8:	20000238 	.word	0x20000238

100444bc <_fwalk_sglue>:
100444bc:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
100444be:	0014      	movs	r4, r2
100444c0:	2600      	movs	r6, #0
100444c2:	9000      	str	r0, [sp, #0]
100444c4:	9101      	str	r1, [sp, #4]
100444c6:	68a5      	ldr	r5, [r4, #8]
100444c8:	6867      	ldr	r7, [r4, #4]
100444ca:	3f01      	subs	r7, #1
100444cc:	d504      	bpl.n	100444d8 <_fwalk_sglue+0x1c>
100444ce:	6824      	ldr	r4, [r4, #0]
100444d0:	2c00      	cmp	r4, #0
100444d2:	d1f8      	bne.n	100444c6 <_fwalk_sglue+0xa>
100444d4:	0030      	movs	r0, r6
100444d6:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
100444d8:	89ab      	ldrh	r3, [r5, #12]
100444da:	2b01      	cmp	r3, #1
100444dc:	d908      	bls.n	100444f0 <_fwalk_sglue+0x34>
100444de:	220e      	movs	r2, #14
100444e0:	5eab      	ldrsh	r3, [r5, r2]
100444e2:	3301      	adds	r3, #1
100444e4:	d004      	beq.n	100444f0 <_fwalk_sglue+0x34>
100444e6:	0029      	movs	r1, r5
100444e8:	9800      	ldr	r0, [sp, #0]
100444ea:	9b01      	ldr	r3, [sp, #4]
100444ec:	4798      	blx	r3
100444ee:	4306      	orrs	r6, r0
100444f0:	3568      	adds	r5, #104	@ 0x68
100444f2:	e7ea      	b.n	100444ca <_fwalk_sglue+0xe>

100444f4 <iprintf>:
100444f4:	b40f      	push	{r0, r1, r2, r3}
100444f6:	b507      	push	{r0, r1, r2, lr}
100444f8:	4905      	ldr	r1, [pc, #20]	@ (10044510 <iprintf+0x1c>)
100444fa:	ab04      	add	r3, sp, #16
100444fc:	6808      	ldr	r0, [r1, #0]
100444fe:	cb04      	ldmia	r3!, {r2}
10044500:	6881      	ldr	r1, [r0, #8]
10044502:	9301      	str	r3, [sp, #4]
10044504:	f000 f9d6 	bl	100448b4 <_vfiprintf_r>
10044508:	b003      	add	sp, #12
1004450a:	bc08      	pop	{r3}
1004450c:	b004      	add	sp, #16
1004450e:	4718      	bx	r3
10044510:	20000294 	.word	0x20000294

10044514 <__sread>:
10044514:	b570      	push	{r4, r5, r6, lr}
10044516:	000c      	movs	r4, r1
10044518:	250e      	movs	r5, #14
1004451a:	5f49      	ldrsh	r1, [r1, r5]
1004451c:	f000 f874 	bl	10044608 <_read_r>
10044520:	2800      	cmp	r0, #0
10044522:	db03      	blt.n	1004452c <__sread+0x18>
10044524:	6d63      	ldr	r3, [r4, #84]	@ 0x54
10044526:	181b      	adds	r3, r3, r0
10044528:	6563      	str	r3, [r4, #84]	@ 0x54
1004452a:	bd70      	pop	{r4, r5, r6, pc}
1004452c:	89a3      	ldrh	r3, [r4, #12]
1004452e:	4a02      	ldr	r2, [pc, #8]	@ (10044538 <__sread+0x24>)
10044530:	4013      	ands	r3, r2
10044532:	81a3      	strh	r3, [r4, #12]
10044534:	e7f9      	b.n	1004452a <__sread+0x16>
10044536:	46c0      	nop			@ (mov r8, r8)
10044538:	ffffefff 	.word	0xffffefff

1004453c <__swrite>:
1004453c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
1004453e:	001f      	movs	r7, r3
10044540:	898b      	ldrh	r3, [r1, #12]
10044542:	0005      	movs	r5, r0
10044544:	000c      	movs	r4, r1
10044546:	0016      	movs	r6, r2
10044548:	05db      	lsls	r3, r3, #23
1004454a:	d505      	bpl.n	10044558 <__swrite+0x1c>
1004454c:	230e      	movs	r3, #14
1004454e:	5ec9      	ldrsh	r1, [r1, r3]
10044550:	2200      	movs	r2, #0
10044552:	2302      	movs	r3, #2
10044554:	f000 f844 	bl	100445e0 <_lseek_r>
10044558:	89a3      	ldrh	r3, [r4, #12]
1004455a:	4a05      	ldr	r2, [pc, #20]	@ (10044570 <__swrite+0x34>)
1004455c:	0028      	movs	r0, r5
1004455e:	4013      	ands	r3, r2
10044560:	81a3      	strh	r3, [r4, #12]
10044562:	0032      	movs	r2, r6
10044564:	230e      	movs	r3, #14
10044566:	5ee1      	ldrsh	r1, [r4, r3]
10044568:	003b      	movs	r3, r7
1004456a:	f000 f861 	bl	10044630 <_write_r>
1004456e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
10044570:	ffffefff 	.word	0xffffefff

10044574 <__sseek>:
10044574:	b570      	push	{r4, r5, r6, lr}
10044576:	000c      	movs	r4, r1
10044578:	250e      	movs	r5, #14
1004457a:	5f49      	ldrsh	r1, [r1, r5]
1004457c:	f000 f830 	bl	100445e0 <_lseek_r>
10044580:	89a3      	ldrh	r3, [r4, #12]
10044582:	1c42      	adds	r2, r0, #1
10044584:	d103      	bne.n	1004458e <__sseek+0x1a>
10044586:	4a05      	ldr	r2, [pc, #20]	@ (1004459c <__sseek+0x28>)
10044588:	4013      	ands	r3, r2
1004458a:	81a3      	strh	r3, [r4, #12]
1004458c:	bd70      	pop	{r4, r5, r6, pc}
1004458e:	2280      	movs	r2, #128	@ 0x80
10044590:	0152      	lsls	r2, r2, #5
10044592:	4313      	orrs	r3, r2
10044594:	81a3      	strh	r3, [r4, #12]
10044596:	6560      	str	r0, [r4, #84]	@ 0x54
10044598:	e7f8      	b.n	1004458c <__sseek+0x18>
1004459a:	46c0      	nop			@ (mov r8, r8)
1004459c:	ffffefff 	.word	0xffffefff

100445a0 <__sclose>:
100445a0:	b510      	push	{r4, lr}
100445a2:	230e      	movs	r3, #14
100445a4:	5ec9      	ldrsh	r1, [r1, r3]
100445a6:	f000 f809 	bl	100445bc <_close_r>
100445aa:	bd10      	pop	{r4, pc}

100445ac <memset>:
100445ac:	0003      	movs	r3, r0
100445ae:	1882      	adds	r2, r0, r2
100445b0:	4293      	cmp	r3, r2
100445b2:	d100      	bne.n	100445b6 <memset+0xa>
100445b4:	4770      	bx	lr
100445b6:	7019      	strb	r1, [r3, #0]
100445b8:	3301      	adds	r3, #1
100445ba:	e7f9      	b.n	100445b0 <memset+0x4>

100445bc <_close_r>:
100445bc:	2300      	movs	r3, #0
100445be:	b570      	push	{r4, r5, r6, lr}
100445c0:	4d06      	ldr	r5, [pc, #24]	@ (100445dc <_close_r+0x20>)
100445c2:	0004      	movs	r4, r0
100445c4:	0008      	movs	r0, r1
100445c6:	602b      	str	r3, [r5, #0]
100445c8:	f7fc fada 	bl	10040b80 <_close>
100445cc:	1c43      	adds	r3, r0, #1
100445ce:	d103      	bne.n	100445d8 <_close_r+0x1c>
100445d0:	682b      	ldr	r3, [r5, #0]
100445d2:	2b00      	cmp	r3, #0
100445d4:	d000      	beq.n	100445d8 <_close_r+0x1c>
100445d6:	6023      	str	r3, [r4, #0]
100445d8:	bd70      	pop	{r4, r5, r6, pc}
100445da:	46c0      	nop			@ (mov r8, r8)
100445dc:	2000023c 	.word	0x2000023c

100445e0 <_lseek_r>:
100445e0:	b570      	push	{r4, r5, r6, lr}
100445e2:	0004      	movs	r4, r0
100445e4:	0008      	movs	r0, r1
100445e6:	0011      	movs	r1, r2
100445e8:	001a      	movs	r2, r3
100445ea:	2300      	movs	r3, #0
100445ec:	4d05      	ldr	r5, [pc, #20]	@ (10044604 <_lseek_r+0x24>)
100445ee:	602b      	str	r3, [r5, #0]
100445f0:	f7fc fae7 	bl	10040bc2 <_lseek>
100445f4:	1c43      	adds	r3, r0, #1
100445f6:	d103      	bne.n	10044600 <_lseek_r+0x20>
100445f8:	682b      	ldr	r3, [r5, #0]
100445fa:	2b00      	cmp	r3, #0
100445fc:	d000      	beq.n	10044600 <_lseek_r+0x20>
100445fe:	6023      	str	r3, [r4, #0]
10044600:	bd70      	pop	{r4, r5, r6, pc}
10044602:	46c0      	nop			@ (mov r8, r8)
10044604:	2000023c 	.word	0x2000023c

10044608 <_read_r>:
10044608:	b570      	push	{r4, r5, r6, lr}
1004460a:	0004      	movs	r4, r0
1004460c:	0008      	movs	r0, r1
1004460e:	0011      	movs	r1, r2
10044610:	001a      	movs	r2, r3
10044612:	2300      	movs	r3, #0
10044614:	4d05      	ldr	r5, [pc, #20]	@ (1004462c <_read_r+0x24>)
10044616:	602b      	str	r3, [r5, #0]
10044618:	f7fc fa79 	bl	10040b0e <_read>
1004461c:	1c43      	adds	r3, r0, #1
1004461e:	d103      	bne.n	10044628 <_read_r+0x20>
10044620:	682b      	ldr	r3, [r5, #0]
10044622:	2b00      	cmp	r3, #0
10044624:	d000      	beq.n	10044628 <_read_r+0x20>
10044626:	6023      	str	r3, [r4, #0]
10044628:	bd70      	pop	{r4, r5, r6, pc}
1004462a:	46c0      	nop			@ (mov r8, r8)
1004462c:	2000023c 	.word	0x2000023c

10044630 <_write_r>:
10044630:	b570      	push	{r4, r5, r6, lr}
10044632:	0004      	movs	r4, r0
10044634:	0008      	movs	r0, r1
10044636:	0011      	movs	r1, r2
10044638:	001a      	movs	r2, r3
1004463a:	2300      	movs	r3, #0
1004463c:	4d05      	ldr	r5, [pc, #20]	@ (10044654 <_write_r+0x24>)
1004463e:	602b      	str	r3, [r5, #0]
10044640:	f7fc fa82 	bl	10040b48 <_write>
10044644:	1c43      	adds	r3, r0, #1
10044646:	d103      	bne.n	10044650 <_write_r+0x20>
10044648:	682b      	ldr	r3, [r5, #0]
1004464a:	2b00      	cmp	r3, #0
1004464c:	d000      	beq.n	10044650 <_write_r+0x20>
1004464e:	6023      	str	r3, [r4, #0]
10044650:	bd70      	pop	{r4, r5, r6, pc}
10044652:	46c0      	nop			@ (mov r8, r8)
10044654:	2000023c 	.word	0x2000023c

10044658 <__errno>:
10044658:	4b01      	ldr	r3, [pc, #4]	@ (10044660 <__errno+0x8>)
1004465a:	6818      	ldr	r0, [r3, #0]
1004465c:	4770      	bx	lr
1004465e:	46c0      	nop			@ (mov r8, r8)
10044660:	20000294 	.word	0x20000294

10044664 <__retarget_lock_init_recursive>:
10044664:	4770      	bx	lr

10044666 <__retarget_lock_acquire_recursive>:
10044666:	4770      	bx	lr

10044668 <__retarget_lock_release_recursive>:
10044668:	4770      	bx	lr
	...

1004466c <_free_r>:
1004466c:	b570      	push	{r4, r5, r6, lr}
1004466e:	0005      	movs	r5, r0
10044670:	1e0c      	subs	r4, r1, #0
10044672:	d010      	beq.n	10044696 <_free_r+0x2a>
10044674:	3c04      	subs	r4, #4
10044676:	6823      	ldr	r3, [r4, #0]
10044678:	2b00      	cmp	r3, #0
1004467a:	da00      	bge.n	1004467e <_free_r+0x12>
1004467c:	18e4      	adds	r4, r4, r3
1004467e:	0028      	movs	r0, r5
10044680:	f000 f8e0 	bl	10044844 <__malloc_lock>
10044684:	4a1d      	ldr	r2, [pc, #116]	@ (100446fc <_free_r+0x90>)
10044686:	6813      	ldr	r3, [r2, #0]
10044688:	2b00      	cmp	r3, #0
1004468a:	d105      	bne.n	10044698 <_free_r+0x2c>
1004468c:	6063      	str	r3, [r4, #4]
1004468e:	6014      	str	r4, [r2, #0]
10044690:	0028      	movs	r0, r5
10044692:	f000 f8df 	bl	10044854 <__malloc_unlock>
10044696:	bd70      	pop	{r4, r5, r6, pc}
10044698:	42a3      	cmp	r3, r4
1004469a:	d908      	bls.n	100446ae <_free_r+0x42>
1004469c:	6820      	ldr	r0, [r4, #0]
1004469e:	1821      	adds	r1, r4, r0
100446a0:	428b      	cmp	r3, r1
100446a2:	d1f3      	bne.n	1004468c <_free_r+0x20>
100446a4:	6819      	ldr	r1, [r3, #0]
100446a6:	685b      	ldr	r3, [r3, #4]
100446a8:	1809      	adds	r1, r1, r0
100446aa:	6021      	str	r1, [r4, #0]
100446ac:	e7ee      	b.n	1004468c <_free_r+0x20>
100446ae:	001a      	movs	r2, r3
100446b0:	685b      	ldr	r3, [r3, #4]
100446b2:	2b00      	cmp	r3, #0
100446b4:	d001      	beq.n	100446ba <_free_r+0x4e>
100446b6:	42a3      	cmp	r3, r4
100446b8:	d9f9      	bls.n	100446ae <_free_r+0x42>
100446ba:	6811      	ldr	r1, [r2, #0]
100446bc:	1850      	adds	r0, r2, r1
100446be:	42a0      	cmp	r0, r4
100446c0:	d10b      	bne.n	100446da <_free_r+0x6e>
100446c2:	6820      	ldr	r0, [r4, #0]
100446c4:	1809      	adds	r1, r1, r0
100446c6:	1850      	adds	r0, r2, r1
100446c8:	6011      	str	r1, [r2, #0]
100446ca:	4283      	cmp	r3, r0
100446cc:	d1e0      	bne.n	10044690 <_free_r+0x24>
100446ce:	6818      	ldr	r0, [r3, #0]
100446d0:	685b      	ldr	r3, [r3, #4]
100446d2:	1841      	adds	r1, r0, r1
100446d4:	6011      	str	r1, [r2, #0]
100446d6:	6053      	str	r3, [r2, #4]
100446d8:	e7da      	b.n	10044690 <_free_r+0x24>
100446da:	42a0      	cmp	r0, r4
100446dc:	d902      	bls.n	100446e4 <_free_r+0x78>
100446de:	230c      	movs	r3, #12
100446e0:	602b      	str	r3, [r5, #0]
100446e2:	e7d5      	b.n	10044690 <_free_r+0x24>
100446e4:	6820      	ldr	r0, [r4, #0]
100446e6:	1821      	adds	r1, r4, r0
100446e8:	428b      	cmp	r3, r1
100446ea:	d103      	bne.n	100446f4 <_free_r+0x88>
100446ec:	6819      	ldr	r1, [r3, #0]
100446ee:	685b      	ldr	r3, [r3, #4]
100446f0:	1809      	adds	r1, r1, r0
100446f2:	6021      	str	r1, [r4, #0]
100446f4:	6063      	str	r3, [r4, #4]
100446f6:	6054      	str	r4, [r2, #4]
100446f8:	e7ca      	b.n	10044690 <_free_r+0x24>
100446fa:	46c0      	nop			@ (mov r8, r8)
100446fc:	20000248 	.word	0x20000248

10044700 <sbrk_aligned>:
10044700:	b570      	push	{r4, r5, r6, lr}
10044702:	4e0f      	ldr	r6, [pc, #60]	@ (10044740 <sbrk_aligned+0x40>)
10044704:	000d      	movs	r5, r1
10044706:	6831      	ldr	r1, [r6, #0]
10044708:	0004      	movs	r4, r0
1004470a:	2900      	cmp	r1, #0
1004470c:	d102      	bne.n	10044714 <sbrk_aligned+0x14>
1004470e:	f000 fcbb 	bl	10045088 <_sbrk_r>
10044712:	6030      	str	r0, [r6, #0]
10044714:	0029      	movs	r1, r5
10044716:	0020      	movs	r0, r4
10044718:	f000 fcb6 	bl	10045088 <_sbrk_r>
1004471c:	1c43      	adds	r3, r0, #1
1004471e:	d103      	bne.n	10044728 <sbrk_aligned+0x28>
10044720:	2501      	movs	r5, #1
10044722:	426d      	negs	r5, r5
10044724:	0028      	movs	r0, r5
10044726:	bd70      	pop	{r4, r5, r6, pc}
10044728:	2303      	movs	r3, #3
1004472a:	1cc5      	adds	r5, r0, #3
1004472c:	439d      	bics	r5, r3
1004472e:	42a8      	cmp	r0, r5
10044730:	d0f8      	beq.n	10044724 <sbrk_aligned+0x24>
10044732:	1a29      	subs	r1, r5, r0
10044734:	0020      	movs	r0, r4
10044736:	f000 fca7 	bl	10045088 <_sbrk_r>
1004473a:	3001      	adds	r0, #1
1004473c:	d1f2      	bne.n	10044724 <sbrk_aligned+0x24>
1004473e:	e7ef      	b.n	10044720 <sbrk_aligned+0x20>
10044740:	20000244 	.word	0x20000244

10044744 <_malloc_r>:
10044744:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
10044746:	2203      	movs	r2, #3
10044748:	1ccb      	adds	r3, r1, #3
1004474a:	4393      	bics	r3, r2
1004474c:	3308      	adds	r3, #8
1004474e:	0005      	movs	r5, r0
10044750:	001f      	movs	r7, r3
10044752:	2b0c      	cmp	r3, #12
10044754:	d234      	bcs.n	100447c0 <_malloc_r+0x7c>
10044756:	270c      	movs	r7, #12
10044758:	42b9      	cmp	r1, r7
1004475a:	d833      	bhi.n	100447c4 <_malloc_r+0x80>
1004475c:	0028      	movs	r0, r5
1004475e:	f000 f871 	bl	10044844 <__malloc_lock>
10044762:	4e37      	ldr	r6, [pc, #220]	@ (10044840 <_malloc_r+0xfc>)
10044764:	6833      	ldr	r3, [r6, #0]
10044766:	001c      	movs	r4, r3
10044768:	2c00      	cmp	r4, #0
1004476a:	d12f      	bne.n	100447cc <_malloc_r+0x88>
1004476c:	0039      	movs	r1, r7
1004476e:	0028      	movs	r0, r5
10044770:	f7ff ffc6 	bl	10044700 <sbrk_aligned>
10044774:	0004      	movs	r4, r0
10044776:	1c43      	adds	r3, r0, #1
10044778:	d15f      	bne.n	1004483a <_malloc_r+0xf6>
1004477a:	6834      	ldr	r4, [r6, #0]
1004477c:	9400      	str	r4, [sp, #0]
1004477e:	9b00      	ldr	r3, [sp, #0]
10044780:	2b00      	cmp	r3, #0
10044782:	d14a      	bne.n	1004481a <_malloc_r+0xd6>
10044784:	2c00      	cmp	r4, #0
10044786:	d052      	beq.n	1004482e <_malloc_r+0xea>
10044788:	6823      	ldr	r3, [r4, #0]
1004478a:	0028      	movs	r0, r5
1004478c:	18e3      	adds	r3, r4, r3
1004478e:	9900      	ldr	r1, [sp, #0]
10044790:	9301      	str	r3, [sp, #4]
10044792:	f000 fc79 	bl	10045088 <_sbrk_r>
10044796:	9b01      	ldr	r3, [sp, #4]
10044798:	4283      	cmp	r3, r0
1004479a:	d148      	bne.n	1004482e <_malloc_r+0xea>
1004479c:	6823      	ldr	r3, [r4, #0]
1004479e:	0028      	movs	r0, r5
100447a0:	1aff      	subs	r7, r7, r3
100447a2:	0039      	movs	r1, r7
100447a4:	f7ff ffac 	bl	10044700 <sbrk_aligned>
100447a8:	3001      	adds	r0, #1
100447aa:	d040      	beq.n	1004482e <_malloc_r+0xea>
100447ac:	6823      	ldr	r3, [r4, #0]
100447ae:	19db      	adds	r3, r3, r7
100447b0:	6023      	str	r3, [r4, #0]
100447b2:	6833      	ldr	r3, [r6, #0]
100447b4:	685a      	ldr	r2, [r3, #4]
100447b6:	2a00      	cmp	r2, #0
100447b8:	d133      	bne.n	10044822 <_malloc_r+0xde>
100447ba:	9b00      	ldr	r3, [sp, #0]
100447bc:	6033      	str	r3, [r6, #0]
100447be:	e019      	b.n	100447f4 <_malloc_r+0xb0>
100447c0:	2b00      	cmp	r3, #0
100447c2:	dac9      	bge.n	10044758 <_malloc_r+0x14>
100447c4:	230c      	movs	r3, #12
100447c6:	602b      	str	r3, [r5, #0]
100447c8:	2000      	movs	r0, #0
100447ca:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
100447cc:	6821      	ldr	r1, [r4, #0]
100447ce:	1bc9      	subs	r1, r1, r7
100447d0:	d420      	bmi.n	10044814 <_malloc_r+0xd0>
100447d2:	290b      	cmp	r1, #11
100447d4:	d90a      	bls.n	100447ec <_malloc_r+0xa8>
100447d6:	19e2      	adds	r2, r4, r7
100447d8:	6027      	str	r7, [r4, #0]
100447da:	42a3      	cmp	r3, r4
100447dc:	d104      	bne.n	100447e8 <_malloc_r+0xa4>
100447de:	6032      	str	r2, [r6, #0]
100447e0:	6863      	ldr	r3, [r4, #4]
100447e2:	6011      	str	r1, [r2, #0]
100447e4:	6053      	str	r3, [r2, #4]
100447e6:	e005      	b.n	100447f4 <_malloc_r+0xb0>
100447e8:	605a      	str	r2, [r3, #4]
100447ea:	e7f9      	b.n	100447e0 <_malloc_r+0x9c>
100447ec:	6862      	ldr	r2, [r4, #4]
100447ee:	42a3      	cmp	r3, r4
100447f0:	d10e      	bne.n	10044810 <_malloc_r+0xcc>
100447f2:	6032      	str	r2, [r6, #0]
100447f4:	0028      	movs	r0, r5
100447f6:	f000 f82d 	bl	10044854 <__malloc_unlock>
100447fa:	0020      	movs	r0, r4
100447fc:	2207      	movs	r2, #7
100447fe:	300b      	adds	r0, #11
10044800:	1d23      	adds	r3, r4, #4
10044802:	4390      	bics	r0, r2
10044804:	1ac2      	subs	r2, r0, r3
10044806:	4298      	cmp	r0, r3
10044808:	d0df      	beq.n	100447ca <_malloc_r+0x86>
1004480a:	1a1b      	subs	r3, r3, r0
1004480c:	50a3      	str	r3, [r4, r2]
1004480e:	e7dc      	b.n	100447ca <_malloc_r+0x86>
10044810:	605a      	str	r2, [r3, #4]
10044812:	e7ef      	b.n	100447f4 <_malloc_r+0xb0>
10044814:	0023      	movs	r3, r4
10044816:	6864      	ldr	r4, [r4, #4]
10044818:	e7a6      	b.n	10044768 <_malloc_r+0x24>
1004481a:	9c00      	ldr	r4, [sp, #0]
1004481c:	6863      	ldr	r3, [r4, #4]
1004481e:	9300      	str	r3, [sp, #0]
10044820:	e7ad      	b.n	1004477e <_malloc_r+0x3a>
10044822:	001a      	movs	r2, r3
10044824:	685b      	ldr	r3, [r3, #4]
10044826:	42a3      	cmp	r3, r4
10044828:	d1fb      	bne.n	10044822 <_malloc_r+0xde>
1004482a:	2300      	movs	r3, #0
1004482c:	e7da      	b.n	100447e4 <_malloc_r+0xa0>
1004482e:	230c      	movs	r3, #12
10044830:	0028      	movs	r0, r5
10044832:	602b      	str	r3, [r5, #0]
10044834:	f000 f80e 	bl	10044854 <__malloc_unlock>
10044838:	e7c6      	b.n	100447c8 <_malloc_r+0x84>
1004483a:	6007      	str	r7, [r0, #0]
1004483c:	e7da      	b.n	100447f4 <_malloc_r+0xb0>
1004483e:	46c0      	nop			@ (mov r8, r8)
10044840:	20000248 	.word	0x20000248

10044844 <__malloc_lock>:
10044844:	b510      	push	{r4, lr}
10044846:	4802      	ldr	r0, [pc, #8]	@ (10044850 <__malloc_lock+0xc>)
10044848:	f7ff ff0d 	bl	10044666 <__retarget_lock_acquire_recursive>
1004484c:	bd10      	pop	{r4, pc}
1004484e:	46c0      	nop			@ (mov r8, r8)
10044850:	20000240 	.word	0x20000240

10044854 <__malloc_unlock>:
10044854:	b510      	push	{r4, lr}
10044856:	4802      	ldr	r0, [pc, #8]	@ (10044860 <__malloc_unlock+0xc>)
10044858:	f7ff ff06 	bl	10044668 <__retarget_lock_release_recursive>
1004485c:	bd10      	pop	{r4, pc}
1004485e:	46c0      	nop			@ (mov r8, r8)
10044860:	20000240 	.word	0x20000240

10044864 <__sfputc_r>:
10044864:	6893      	ldr	r3, [r2, #8]
10044866:	b510      	push	{r4, lr}
10044868:	3b01      	subs	r3, #1
1004486a:	6093      	str	r3, [r2, #8]
1004486c:	2b00      	cmp	r3, #0
1004486e:	da04      	bge.n	1004487a <__sfputc_r+0x16>
10044870:	6994      	ldr	r4, [r2, #24]
10044872:	42a3      	cmp	r3, r4
10044874:	db07      	blt.n	10044886 <__sfputc_r+0x22>
10044876:	290a      	cmp	r1, #10
10044878:	d005      	beq.n	10044886 <__sfputc_r+0x22>
1004487a:	6813      	ldr	r3, [r2, #0]
1004487c:	1c58      	adds	r0, r3, #1
1004487e:	6010      	str	r0, [r2, #0]
10044880:	7019      	strb	r1, [r3, #0]
10044882:	0008      	movs	r0, r1
10044884:	bd10      	pop	{r4, pc}
10044886:	f000 fb5e 	bl	10044f46 <__swbuf_r>
1004488a:	0001      	movs	r1, r0
1004488c:	e7f9      	b.n	10044882 <__sfputc_r+0x1e>

1004488e <__sfputs_r>:
1004488e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
10044890:	0006      	movs	r6, r0
10044892:	000f      	movs	r7, r1
10044894:	0014      	movs	r4, r2
10044896:	18d5      	adds	r5, r2, r3
10044898:	42ac      	cmp	r4, r5
1004489a:	d101      	bne.n	100448a0 <__sfputs_r+0x12>
1004489c:	2000      	movs	r0, #0
1004489e:	e007      	b.n	100448b0 <__sfputs_r+0x22>
100448a0:	7821      	ldrb	r1, [r4, #0]
100448a2:	003a      	movs	r2, r7
100448a4:	0030      	movs	r0, r6
100448a6:	f7ff ffdd 	bl	10044864 <__sfputc_r>
100448aa:	3401      	adds	r4, #1
100448ac:	1c43      	adds	r3, r0, #1
100448ae:	d1f3      	bne.n	10044898 <__sfputs_r+0xa>
100448b0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

100448b4 <_vfiprintf_r>:
100448b4:	b5f0      	push	{r4, r5, r6, r7, lr}
100448b6:	b0a1      	sub	sp, #132	@ 0x84
100448b8:	000f      	movs	r7, r1
100448ba:	0015      	movs	r5, r2
100448bc:	001e      	movs	r6, r3
100448be:	9003      	str	r0, [sp, #12]
100448c0:	2800      	cmp	r0, #0
100448c2:	d004      	beq.n	100448ce <_vfiprintf_r+0x1a>
100448c4:	6a03      	ldr	r3, [r0, #32]
100448c6:	2b00      	cmp	r3, #0
100448c8:	d101      	bne.n	100448ce <_vfiprintf_r+0x1a>
100448ca:	f7ff fddf 	bl	1004448c <__sinit>
100448ce:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
100448d0:	07db      	lsls	r3, r3, #31
100448d2:	d405      	bmi.n	100448e0 <_vfiprintf_r+0x2c>
100448d4:	89bb      	ldrh	r3, [r7, #12]
100448d6:	059b      	lsls	r3, r3, #22
100448d8:	d402      	bmi.n	100448e0 <_vfiprintf_r+0x2c>
100448da:	6db8      	ldr	r0, [r7, #88]	@ 0x58
100448dc:	f7ff fec3 	bl	10044666 <__retarget_lock_acquire_recursive>
100448e0:	89bb      	ldrh	r3, [r7, #12]
100448e2:	071b      	lsls	r3, r3, #28
100448e4:	d502      	bpl.n	100448ec <_vfiprintf_r+0x38>
100448e6:	693b      	ldr	r3, [r7, #16]
100448e8:	2b00      	cmp	r3, #0
100448ea:	d113      	bne.n	10044914 <_vfiprintf_r+0x60>
100448ec:	0039      	movs	r1, r7
100448ee:	9803      	ldr	r0, [sp, #12]
100448f0:	f000 fb6c 	bl	10044fcc <__swsetup_r>
100448f4:	2800      	cmp	r0, #0
100448f6:	d00d      	beq.n	10044914 <_vfiprintf_r+0x60>
100448f8:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
100448fa:	07db      	lsls	r3, r3, #31
100448fc:	d503      	bpl.n	10044906 <_vfiprintf_r+0x52>
100448fe:	2001      	movs	r0, #1
10044900:	4240      	negs	r0, r0
10044902:	b021      	add	sp, #132	@ 0x84
10044904:	bdf0      	pop	{r4, r5, r6, r7, pc}
10044906:	89bb      	ldrh	r3, [r7, #12]
10044908:	059b      	lsls	r3, r3, #22
1004490a:	d4f8      	bmi.n	100448fe <_vfiprintf_r+0x4a>
1004490c:	6db8      	ldr	r0, [r7, #88]	@ 0x58
1004490e:	f7ff feab 	bl	10044668 <__retarget_lock_release_recursive>
10044912:	e7f4      	b.n	100448fe <_vfiprintf_r+0x4a>
10044914:	2300      	movs	r3, #0
10044916:	ac08      	add	r4, sp, #32
10044918:	6163      	str	r3, [r4, #20]
1004491a:	3320      	adds	r3, #32
1004491c:	7663      	strb	r3, [r4, #25]
1004491e:	3310      	adds	r3, #16
10044920:	76a3      	strb	r3, [r4, #26]
10044922:	9607      	str	r6, [sp, #28]
10044924:	002e      	movs	r6, r5
10044926:	7833      	ldrb	r3, [r6, #0]
10044928:	2b00      	cmp	r3, #0
1004492a:	d001      	beq.n	10044930 <_vfiprintf_r+0x7c>
1004492c:	2b25      	cmp	r3, #37	@ 0x25
1004492e:	d148      	bne.n	100449c2 <_vfiprintf_r+0x10e>
10044930:	1b73      	subs	r3, r6, r5
10044932:	9305      	str	r3, [sp, #20]
10044934:	42ae      	cmp	r6, r5
10044936:	d00b      	beq.n	10044950 <_vfiprintf_r+0x9c>
10044938:	002a      	movs	r2, r5
1004493a:	0039      	movs	r1, r7
1004493c:	9803      	ldr	r0, [sp, #12]
1004493e:	f7ff ffa6 	bl	1004488e <__sfputs_r>
10044942:	3001      	adds	r0, #1
10044944:	d100      	bne.n	10044948 <_vfiprintf_r+0x94>
10044946:	e0ae      	b.n	10044aa6 <_vfiprintf_r+0x1f2>
10044948:	6963      	ldr	r3, [r4, #20]
1004494a:	9a05      	ldr	r2, [sp, #20]
1004494c:	189b      	adds	r3, r3, r2
1004494e:	6163      	str	r3, [r4, #20]
10044950:	7833      	ldrb	r3, [r6, #0]
10044952:	2b00      	cmp	r3, #0
10044954:	d100      	bne.n	10044958 <_vfiprintf_r+0xa4>
10044956:	e0a6      	b.n	10044aa6 <_vfiprintf_r+0x1f2>
10044958:	2201      	movs	r2, #1
1004495a:	2300      	movs	r3, #0
1004495c:	4252      	negs	r2, r2
1004495e:	6062      	str	r2, [r4, #4]
10044960:	a904      	add	r1, sp, #16
10044962:	3254      	adds	r2, #84	@ 0x54
10044964:	1852      	adds	r2, r2, r1
10044966:	1c75      	adds	r5, r6, #1
10044968:	6023      	str	r3, [r4, #0]
1004496a:	60e3      	str	r3, [r4, #12]
1004496c:	60a3      	str	r3, [r4, #8]
1004496e:	7013      	strb	r3, [r2, #0]
10044970:	65a3      	str	r3, [r4, #88]	@ 0x58
10044972:	4b59      	ldr	r3, [pc, #356]	@ (10044ad8 <_vfiprintf_r+0x224>)
10044974:	2205      	movs	r2, #5
10044976:	0018      	movs	r0, r3
10044978:	7829      	ldrb	r1, [r5, #0]
1004497a:	9305      	str	r3, [sp, #20]
1004497c:	f000 fb96 	bl	100450ac <memchr>
10044980:	1c6e      	adds	r6, r5, #1
10044982:	2800      	cmp	r0, #0
10044984:	d11f      	bne.n	100449c6 <_vfiprintf_r+0x112>
10044986:	6822      	ldr	r2, [r4, #0]
10044988:	06d3      	lsls	r3, r2, #27
1004498a:	d504      	bpl.n	10044996 <_vfiprintf_r+0xe2>
1004498c:	2353      	movs	r3, #83	@ 0x53
1004498e:	a904      	add	r1, sp, #16
10044990:	185b      	adds	r3, r3, r1
10044992:	2120      	movs	r1, #32
10044994:	7019      	strb	r1, [r3, #0]
10044996:	0713      	lsls	r3, r2, #28
10044998:	d504      	bpl.n	100449a4 <_vfiprintf_r+0xf0>
1004499a:	2353      	movs	r3, #83	@ 0x53
1004499c:	a904      	add	r1, sp, #16
1004499e:	185b      	adds	r3, r3, r1
100449a0:	212b      	movs	r1, #43	@ 0x2b
100449a2:	7019      	strb	r1, [r3, #0]
100449a4:	782b      	ldrb	r3, [r5, #0]
100449a6:	2b2a      	cmp	r3, #42	@ 0x2a
100449a8:	d016      	beq.n	100449d8 <_vfiprintf_r+0x124>
100449aa:	002e      	movs	r6, r5
100449ac:	2100      	movs	r1, #0
100449ae:	200a      	movs	r0, #10
100449b0:	68e3      	ldr	r3, [r4, #12]
100449b2:	7832      	ldrb	r2, [r6, #0]
100449b4:	1c75      	adds	r5, r6, #1
100449b6:	3a30      	subs	r2, #48	@ 0x30
100449b8:	2a09      	cmp	r2, #9
100449ba:	d950      	bls.n	10044a5e <_vfiprintf_r+0x1aa>
100449bc:	2900      	cmp	r1, #0
100449be:	d111      	bne.n	100449e4 <_vfiprintf_r+0x130>
100449c0:	e017      	b.n	100449f2 <_vfiprintf_r+0x13e>
100449c2:	3601      	adds	r6, #1
100449c4:	e7af      	b.n	10044926 <_vfiprintf_r+0x72>
100449c6:	9b05      	ldr	r3, [sp, #20]
100449c8:	6822      	ldr	r2, [r4, #0]
100449ca:	1ac0      	subs	r0, r0, r3
100449cc:	2301      	movs	r3, #1
100449ce:	4083      	lsls	r3, r0
100449d0:	4313      	orrs	r3, r2
100449d2:	0035      	movs	r5, r6
100449d4:	6023      	str	r3, [r4, #0]
100449d6:	e7cc      	b.n	10044972 <_vfiprintf_r+0xbe>
100449d8:	9b07      	ldr	r3, [sp, #28]
100449da:	1d19      	adds	r1, r3, #4
100449dc:	681b      	ldr	r3, [r3, #0]
100449de:	9107      	str	r1, [sp, #28]
100449e0:	2b00      	cmp	r3, #0
100449e2:	db01      	blt.n	100449e8 <_vfiprintf_r+0x134>
100449e4:	930b      	str	r3, [sp, #44]	@ 0x2c
100449e6:	e004      	b.n	100449f2 <_vfiprintf_r+0x13e>
100449e8:	425b      	negs	r3, r3
100449ea:	60e3      	str	r3, [r4, #12]
100449ec:	2302      	movs	r3, #2
100449ee:	4313      	orrs	r3, r2
100449f0:	6023      	str	r3, [r4, #0]
100449f2:	7833      	ldrb	r3, [r6, #0]
100449f4:	2b2e      	cmp	r3, #46	@ 0x2e
100449f6:	d10c      	bne.n	10044a12 <_vfiprintf_r+0x15e>
100449f8:	7873      	ldrb	r3, [r6, #1]
100449fa:	2b2a      	cmp	r3, #42	@ 0x2a
100449fc:	d134      	bne.n	10044a68 <_vfiprintf_r+0x1b4>
100449fe:	9b07      	ldr	r3, [sp, #28]
10044a00:	3602      	adds	r6, #2
10044a02:	1d1a      	adds	r2, r3, #4
10044a04:	681b      	ldr	r3, [r3, #0]
10044a06:	9207      	str	r2, [sp, #28]
10044a08:	2b00      	cmp	r3, #0
10044a0a:	da01      	bge.n	10044a10 <_vfiprintf_r+0x15c>
10044a0c:	2301      	movs	r3, #1
10044a0e:	425b      	negs	r3, r3
10044a10:	9309      	str	r3, [sp, #36]	@ 0x24
10044a12:	4d32      	ldr	r5, [pc, #200]	@ (10044adc <_vfiprintf_r+0x228>)
10044a14:	2203      	movs	r2, #3
10044a16:	0028      	movs	r0, r5
10044a18:	7831      	ldrb	r1, [r6, #0]
10044a1a:	f000 fb47 	bl	100450ac <memchr>
10044a1e:	2800      	cmp	r0, #0
10044a20:	d006      	beq.n	10044a30 <_vfiprintf_r+0x17c>
10044a22:	2340      	movs	r3, #64	@ 0x40
10044a24:	1b40      	subs	r0, r0, r5
10044a26:	4083      	lsls	r3, r0
10044a28:	6822      	ldr	r2, [r4, #0]
10044a2a:	3601      	adds	r6, #1
10044a2c:	4313      	orrs	r3, r2
10044a2e:	6023      	str	r3, [r4, #0]
10044a30:	7831      	ldrb	r1, [r6, #0]
10044a32:	2206      	movs	r2, #6
10044a34:	482a      	ldr	r0, [pc, #168]	@ (10044ae0 <_vfiprintf_r+0x22c>)
10044a36:	1c75      	adds	r5, r6, #1
10044a38:	7621      	strb	r1, [r4, #24]
10044a3a:	f000 fb37 	bl	100450ac <memchr>
10044a3e:	2800      	cmp	r0, #0
10044a40:	d040      	beq.n	10044ac4 <_vfiprintf_r+0x210>
10044a42:	4b28      	ldr	r3, [pc, #160]	@ (10044ae4 <_vfiprintf_r+0x230>)
10044a44:	2b00      	cmp	r3, #0
10044a46:	d122      	bne.n	10044a8e <_vfiprintf_r+0x1da>
10044a48:	2207      	movs	r2, #7
10044a4a:	9b07      	ldr	r3, [sp, #28]
10044a4c:	3307      	adds	r3, #7
10044a4e:	4393      	bics	r3, r2
10044a50:	3308      	adds	r3, #8
10044a52:	9307      	str	r3, [sp, #28]
10044a54:	6963      	ldr	r3, [r4, #20]
10044a56:	9a04      	ldr	r2, [sp, #16]
10044a58:	189b      	adds	r3, r3, r2
10044a5a:	6163      	str	r3, [r4, #20]
10044a5c:	e762      	b.n	10044924 <_vfiprintf_r+0x70>
10044a5e:	4343      	muls	r3, r0
10044a60:	002e      	movs	r6, r5
10044a62:	2101      	movs	r1, #1
10044a64:	189b      	adds	r3, r3, r2
10044a66:	e7a4      	b.n	100449b2 <_vfiprintf_r+0xfe>
10044a68:	2300      	movs	r3, #0
10044a6a:	200a      	movs	r0, #10
10044a6c:	0019      	movs	r1, r3
10044a6e:	3601      	adds	r6, #1
10044a70:	6063      	str	r3, [r4, #4]
10044a72:	7832      	ldrb	r2, [r6, #0]
10044a74:	1c75      	adds	r5, r6, #1
10044a76:	3a30      	subs	r2, #48	@ 0x30
10044a78:	2a09      	cmp	r2, #9
10044a7a:	d903      	bls.n	10044a84 <_vfiprintf_r+0x1d0>
10044a7c:	2b00      	cmp	r3, #0
10044a7e:	d0c8      	beq.n	10044a12 <_vfiprintf_r+0x15e>
10044a80:	9109      	str	r1, [sp, #36]	@ 0x24
10044a82:	e7c6      	b.n	10044a12 <_vfiprintf_r+0x15e>
10044a84:	4341      	muls	r1, r0
10044a86:	002e      	movs	r6, r5
10044a88:	2301      	movs	r3, #1
10044a8a:	1889      	adds	r1, r1, r2
10044a8c:	e7f1      	b.n	10044a72 <_vfiprintf_r+0x1be>
10044a8e:	aa07      	add	r2, sp, #28
10044a90:	9200      	str	r2, [sp, #0]
10044a92:	0021      	movs	r1, r4
10044a94:	003a      	movs	r2, r7
10044a96:	4b14      	ldr	r3, [pc, #80]	@ (10044ae8 <_vfiprintf_r+0x234>)
10044a98:	9803      	ldr	r0, [sp, #12]
10044a9a:	e000      	b.n	10044a9e <_vfiprintf_r+0x1ea>
10044a9c:	bf00      	nop
10044a9e:	9004      	str	r0, [sp, #16]
10044aa0:	9b04      	ldr	r3, [sp, #16]
10044aa2:	3301      	adds	r3, #1
10044aa4:	d1d6      	bne.n	10044a54 <_vfiprintf_r+0x1a0>
10044aa6:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
10044aa8:	07db      	lsls	r3, r3, #31
10044aaa:	d405      	bmi.n	10044ab8 <_vfiprintf_r+0x204>
10044aac:	89bb      	ldrh	r3, [r7, #12]
10044aae:	059b      	lsls	r3, r3, #22
10044ab0:	d402      	bmi.n	10044ab8 <_vfiprintf_r+0x204>
10044ab2:	6db8      	ldr	r0, [r7, #88]	@ 0x58
10044ab4:	f7ff fdd8 	bl	10044668 <__retarget_lock_release_recursive>
10044ab8:	89bb      	ldrh	r3, [r7, #12]
10044aba:	065b      	lsls	r3, r3, #25
10044abc:	d500      	bpl.n	10044ac0 <_vfiprintf_r+0x20c>
10044abe:	e71e      	b.n	100448fe <_vfiprintf_r+0x4a>
10044ac0:	980d      	ldr	r0, [sp, #52]	@ 0x34
10044ac2:	e71e      	b.n	10044902 <_vfiprintf_r+0x4e>
10044ac4:	aa07      	add	r2, sp, #28
10044ac6:	9200      	str	r2, [sp, #0]
10044ac8:	0021      	movs	r1, r4
10044aca:	003a      	movs	r2, r7
10044acc:	4b06      	ldr	r3, [pc, #24]	@ (10044ae8 <_vfiprintf_r+0x234>)
10044ace:	9803      	ldr	r0, [sp, #12]
10044ad0:	f000 f87c 	bl	10044bcc <_printf_i>
10044ad4:	e7e3      	b.n	10044a9e <_vfiprintf_r+0x1ea>
10044ad6:	46c0      	nop			@ (mov r8, r8)
10044ad8:	100453ac 	.word	0x100453ac
10044adc:	100453b2 	.word	0x100453b2
10044ae0:	100453b6 	.word	0x100453b6
10044ae4:	00000000 	.word	0x00000000
10044ae8:	1004488f 	.word	0x1004488f

10044aec <_printf_common>:
10044aec:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
10044aee:	0016      	movs	r6, r2
10044af0:	9301      	str	r3, [sp, #4]
10044af2:	688a      	ldr	r2, [r1, #8]
10044af4:	690b      	ldr	r3, [r1, #16]
10044af6:	000c      	movs	r4, r1
10044af8:	9000      	str	r0, [sp, #0]
10044afa:	4293      	cmp	r3, r2
10044afc:	da00      	bge.n	10044b00 <_printf_common+0x14>
10044afe:	0013      	movs	r3, r2
10044b00:	0022      	movs	r2, r4
10044b02:	6033      	str	r3, [r6, #0]
10044b04:	3243      	adds	r2, #67	@ 0x43
10044b06:	7812      	ldrb	r2, [r2, #0]
10044b08:	2a00      	cmp	r2, #0
10044b0a:	d001      	beq.n	10044b10 <_printf_common+0x24>
10044b0c:	3301      	adds	r3, #1
10044b0e:	6033      	str	r3, [r6, #0]
10044b10:	6823      	ldr	r3, [r4, #0]
10044b12:	069b      	lsls	r3, r3, #26
10044b14:	d502      	bpl.n	10044b1c <_printf_common+0x30>
10044b16:	6833      	ldr	r3, [r6, #0]
10044b18:	3302      	adds	r3, #2
10044b1a:	6033      	str	r3, [r6, #0]
10044b1c:	6822      	ldr	r2, [r4, #0]
10044b1e:	2306      	movs	r3, #6
10044b20:	0015      	movs	r5, r2
10044b22:	401d      	ands	r5, r3
10044b24:	421a      	tst	r2, r3
10044b26:	d027      	beq.n	10044b78 <_printf_common+0x8c>
10044b28:	0023      	movs	r3, r4
10044b2a:	3343      	adds	r3, #67	@ 0x43
10044b2c:	781b      	ldrb	r3, [r3, #0]
10044b2e:	1e5a      	subs	r2, r3, #1
10044b30:	4193      	sbcs	r3, r2
10044b32:	6822      	ldr	r2, [r4, #0]
10044b34:	0692      	lsls	r2, r2, #26
10044b36:	d430      	bmi.n	10044b9a <_printf_common+0xae>
10044b38:	0022      	movs	r2, r4
10044b3a:	9901      	ldr	r1, [sp, #4]
10044b3c:	9800      	ldr	r0, [sp, #0]
10044b3e:	9d08      	ldr	r5, [sp, #32]
10044b40:	3243      	adds	r2, #67	@ 0x43
10044b42:	47a8      	blx	r5
10044b44:	3001      	adds	r0, #1
10044b46:	d025      	beq.n	10044b94 <_printf_common+0xa8>
10044b48:	2206      	movs	r2, #6
10044b4a:	6823      	ldr	r3, [r4, #0]
10044b4c:	2500      	movs	r5, #0
10044b4e:	4013      	ands	r3, r2
10044b50:	2b04      	cmp	r3, #4
10044b52:	d105      	bne.n	10044b60 <_printf_common+0x74>
10044b54:	6833      	ldr	r3, [r6, #0]
10044b56:	68e5      	ldr	r5, [r4, #12]
10044b58:	1aed      	subs	r5, r5, r3
10044b5a:	43eb      	mvns	r3, r5
10044b5c:	17db      	asrs	r3, r3, #31
10044b5e:	401d      	ands	r5, r3
10044b60:	68a3      	ldr	r3, [r4, #8]
10044b62:	6922      	ldr	r2, [r4, #16]
10044b64:	4293      	cmp	r3, r2
10044b66:	dd01      	ble.n	10044b6c <_printf_common+0x80>
10044b68:	1a9b      	subs	r3, r3, r2
10044b6a:	18ed      	adds	r5, r5, r3
10044b6c:	2600      	movs	r6, #0
10044b6e:	42b5      	cmp	r5, r6
10044b70:	d120      	bne.n	10044bb4 <_printf_common+0xc8>
10044b72:	2000      	movs	r0, #0
10044b74:	e010      	b.n	10044b98 <_printf_common+0xac>
10044b76:	3501      	adds	r5, #1
10044b78:	68e3      	ldr	r3, [r4, #12]
10044b7a:	6832      	ldr	r2, [r6, #0]
10044b7c:	1a9b      	subs	r3, r3, r2
10044b7e:	42ab      	cmp	r3, r5
10044b80:	ddd2      	ble.n	10044b28 <_printf_common+0x3c>
10044b82:	0022      	movs	r2, r4
10044b84:	2301      	movs	r3, #1
10044b86:	9901      	ldr	r1, [sp, #4]
10044b88:	9800      	ldr	r0, [sp, #0]
10044b8a:	9f08      	ldr	r7, [sp, #32]
10044b8c:	3219      	adds	r2, #25
10044b8e:	47b8      	blx	r7
10044b90:	3001      	adds	r0, #1
10044b92:	d1f0      	bne.n	10044b76 <_printf_common+0x8a>
10044b94:	2001      	movs	r0, #1
10044b96:	4240      	negs	r0, r0
10044b98:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
10044b9a:	2030      	movs	r0, #48	@ 0x30
10044b9c:	18e1      	adds	r1, r4, r3
10044b9e:	3143      	adds	r1, #67	@ 0x43
10044ba0:	7008      	strb	r0, [r1, #0]
10044ba2:	0021      	movs	r1, r4
10044ba4:	1c5a      	adds	r2, r3, #1
10044ba6:	3145      	adds	r1, #69	@ 0x45
10044ba8:	7809      	ldrb	r1, [r1, #0]
10044baa:	18a2      	adds	r2, r4, r2
10044bac:	3243      	adds	r2, #67	@ 0x43
10044bae:	3302      	adds	r3, #2
10044bb0:	7011      	strb	r1, [r2, #0]
10044bb2:	e7c1      	b.n	10044b38 <_printf_common+0x4c>
10044bb4:	0022      	movs	r2, r4
10044bb6:	2301      	movs	r3, #1
10044bb8:	9901      	ldr	r1, [sp, #4]
10044bba:	9800      	ldr	r0, [sp, #0]
10044bbc:	9f08      	ldr	r7, [sp, #32]
10044bbe:	321a      	adds	r2, #26
10044bc0:	47b8      	blx	r7
10044bc2:	3001      	adds	r0, #1
10044bc4:	d0e6      	beq.n	10044b94 <_printf_common+0xa8>
10044bc6:	3601      	adds	r6, #1
10044bc8:	e7d1      	b.n	10044b6e <_printf_common+0x82>
	...

10044bcc <_printf_i>:
10044bcc:	b5f0      	push	{r4, r5, r6, r7, lr}
10044bce:	b08b      	sub	sp, #44	@ 0x2c
10044bd0:	9206      	str	r2, [sp, #24]
10044bd2:	000a      	movs	r2, r1
10044bd4:	3243      	adds	r2, #67	@ 0x43
10044bd6:	9307      	str	r3, [sp, #28]
10044bd8:	9005      	str	r0, [sp, #20]
10044bda:	9203      	str	r2, [sp, #12]
10044bdc:	7e0a      	ldrb	r2, [r1, #24]
10044bde:	000c      	movs	r4, r1
10044be0:	9b10      	ldr	r3, [sp, #64]	@ 0x40
10044be2:	2a78      	cmp	r2, #120	@ 0x78
10044be4:	d809      	bhi.n	10044bfa <_printf_i+0x2e>
10044be6:	2a62      	cmp	r2, #98	@ 0x62
10044be8:	d80b      	bhi.n	10044c02 <_printf_i+0x36>
10044bea:	2a00      	cmp	r2, #0
10044bec:	d100      	bne.n	10044bf0 <_printf_i+0x24>
10044bee:	e0ba      	b.n	10044d66 <_printf_i+0x19a>
10044bf0:	497a      	ldr	r1, [pc, #488]	@ (10044ddc <_printf_i+0x210>)
10044bf2:	9104      	str	r1, [sp, #16]
10044bf4:	2a58      	cmp	r2, #88	@ 0x58
10044bf6:	d100      	bne.n	10044bfa <_printf_i+0x2e>
10044bf8:	e08e      	b.n	10044d18 <_printf_i+0x14c>
10044bfa:	0025      	movs	r5, r4
10044bfc:	3542      	adds	r5, #66	@ 0x42
10044bfe:	702a      	strb	r2, [r5, #0]
10044c00:	e022      	b.n	10044c48 <_printf_i+0x7c>
10044c02:	0010      	movs	r0, r2
10044c04:	3863      	subs	r0, #99	@ 0x63
10044c06:	2815      	cmp	r0, #21
10044c08:	d8f7      	bhi.n	10044bfa <_printf_i+0x2e>
10044c0a:	f7fb fa59 	bl	100400c0 <__gnu_thumb1_case_shi>
10044c0e:	0016      	.short	0x0016
10044c10:	fff6001f 	.word	0xfff6001f
10044c14:	fff6fff6 	.word	0xfff6fff6
10044c18:	001ffff6 	.word	0x001ffff6
10044c1c:	fff6fff6 	.word	0xfff6fff6
10044c20:	fff6fff6 	.word	0xfff6fff6
10044c24:	0036009f 	.word	0x0036009f
10044c28:	fff6007e 	.word	0xfff6007e
10044c2c:	00b0fff6 	.word	0x00b0fff6
10044c30:	0036fff6 	.word	0x0036fff6
10044c34:	fff6fff6 	.word	0xfff6fff6
10044c38:	0082      	.short	0x0082
10044c3a:	0025      	movs	r5, r4
10044c3c:	681a      	ldr	r2, [r3, #0]
10044c3e:	3542      	adds	r5, #66	@ 0x42
10044c40:	1d11      	adds	r1, r2, #4
10044c42:	6019      	str	r1, [r3, #0]
10044c44:	6813      	ldr	r3, [r2, #0]
10044c46:	702b      	strb	r3, [r5, #0]
10044c48:	2301      	movs	r3, #1
10044c4a:	e09e      	b.n	10044d8a <_printf_i+0x1be>
10044c4c:	6818      	ldr	r0, [r3, #0]
10044c4e:	6809      	ldr	r1, [r1, #0]
10044c50:	1d02      	adds	r2, r0, #4
10044c52:	060d      	lsls	r5, r1, #24
10044c54:	d50b      	bpl.n	10044c6e <_printf_i+0xa2>
10044c56:	6806      	ldr	r6, [r0, #0]
10044c58:	601a      	str	r2, [r3, #0]
10044c5a:	2e00      	cmp	r6, #0
10044c5c:	da03      	bge.n	10044c66 <_printf_i+0x9a>
10044c5e:	232d      	movs	r3, #45	@ 0x2d
10044c60:	9a03      	ldr	r2, [sp, #12]
10044c62:	4276      	negs	r6, r6
10044c64:	7013      	strb	r3, [r2, #0]
10044c66:	4b5d      	ldr	r3, [pc, #372]	@ (10044ddc <_printf_i+0x210>)
10044c68:	270a      	movs	r7, #10
10044c6a:	9304      	str	r3, [sp, #16]
10044c6c:	e018      	b.n	10044ca0 <_printf_i+0xd4>
10044c6e:	6806      	ldr	r6, [r0, #0]
10044c70:	601a      	str	r2, [r3, #0]
10044c72:	0649      	lsls	r1, r1, #25
10044c74:	d5f1      	bpl.n	10044c5a <_printf_i+0x8e>
10044c76:	b236      	sxth	r6, r6
10044c78:	e7ef      	b.n	10044c5a <_printf_i+0x8e>
10044c7a:	6808      	ldr	r0, [r1, #0]
10044c7c:	6819      	ldr	r1, [r3, #0]
10044c7e:	c940      	ldmia	r1!, {r6}
10044c80:	0605      	lsls	r5, r0, #24
10044c82:	d402      	bmi.n	10044c8a <_printf_i+0xbe>
10044c84:	0640      	lsls	r0, r0, #25
10044c86:	d500      	bpl.n	10044c8a <_printf_i+0xbe>
10044c88:	b2b6      	uxth	r6, r6
10044c8a:	6019      	str	r1, [r3, #0]
10044c8c:	4b53      	ldr	r3, [pc, #332]	@ (10044ddc <_printf_i+0x210>)
10044c8e:	270a      	movs	r7, #10
10044c90:	9304      	str	r3, [sp, #16]
10044c92:	2a6f      	cmp	r2, #111	@ 0x6f
10044c94:	d100      	bne.n	10044c98 <_printf_i+0xcc>
10044c96:	3f02      	subs	r7, #2
10044c98:	0023      	movs	r3, r4
10044c9a:	2200      	movs	r2, #0
10044c9c:	3343      	adds	r3, #67	@ 0x43
10044c9e:	701a      	strb	r2, [r3, #0]
10044ca0:	6863      	ldr	r3, [r4, #4]
10044ca2:	60a3      	str	r3, [r4, #8]
10044ca4:	2b00      	cmp	r3, #0
10044ca6:	db06      	blt.n	10044cb6 <_printf_i+0xea>
10044ca8:	2104      	movs	r1, #4
10044caa:	6822      	ldr	r2, [r4, #0]
10044cac:	9d03      	ldr	r5, [sp, #12]
10044cae:	438a      	bics	r2, r1
10044cb0:	6022      	str	r2, [r4, #0]
10044cb2:	4333      	orrs	r3, r6
10044cb4:	d00c      	beq.n	10044cd0 <_printf_i+0x104>
10044cb6:	9d03      	ldr	r5, [sp, #12]
10044cb8:	0030      	movs	r0, r6
10044cba:	0039      	movs	r1, r7
10044cbc:	f7fb fa90 	bl	100401e0 <__aeabi_uidivmod>
10044cc0:	9b04      	ldr	r3, [sp, #16]
10044cc2:	3d01      	subs	r5, #1
10044cc4:	5c5b      	ldrb	r3, [r3, r1]
10044cc6:	702b      	strb	r3, [r5, #0]
10044cc8:	0033      	movs	r3, r6
10044cca:	0006      	movs	r6, r0
10044ccc:	429f      	cmp	r7, r3
10044cce:	d9f3      	bls.n	10044cb8 <_printf_i+0xec>
10044cd0:	2f08      	cmp	r7, #8
10044cd2:	d109      	bne.n	10044ce8 <_printf_i+0x11c>
10044cd4:	6823      	ldr	r3, [r4, #0]
10044cd6:	07db      	lsls	r3, r3, #31
10044cd8:	d506      	bpl.n	10044ce8 <_printf_i+0x11c>
10044cda:	6862      	ldr	r2, [r4, #4]
10044cdc:	6923      	ldr	r3, [r4, #16]
10044cde:	429a      	cmp	r2, r3
10044ce0:	dc02      	bgt.n	10044ce8 <_printf_i+0x11c>
10044ce2:	2330      	movs	r3, #48	@ 0x30
10044ce4:	3d01      	subs	r5, #1
10044ce6:	702b      	strb	r3, [r5, #0]
10044ce8:	9b03      	ldr	r3, [sp, #12]
10044cea:	1b5b      	subs	r3, r3, r5
10044cec:	6123      	str	r3, [r4, #16]
10044cee:	9b07      	ldr	r3, [sp, #28]
10044cf0:	0021      	movs	r1, r4
10044cf2:	9300      	str	r3, [sp, #0]
10044cf4:	9805      	ldr	r0, [sp, #20]
10044cf6:	9b06      	ldr	r3, [sp, #24]
10044cf8:	aa09      	add	r2, sp, #36	@ 0x24
10044cfa:	f7ff fef7 	bl	10044aec <_printf_common>
10044cfe:	3001      	adds	r0, #1
10044d00:	d148      	bne.n	10044d94 <_printf_i+0x1c8>
10044d02:	2001      	movs	r0, #1
10044d04:	4240      	negs	r0, r0
10044d06:	b00b      	add	sp, #44	@ 0x2c
10044d08:	bdf0      	pop	{r4, r5, r6, r7, pc}
10044d0a:	2220      	movs	r2, #32
10044d0c:	6809      	ldr	r1, [r1, #0]
10044d0e:	430a      	orrs	r2, r1
10044d10:	6022      	str	r2, [r4, #0]
10044d12:	2278      	movs	r2, #120	@ 0x78
10044d14:	4932      	ldr	r1, [pc, #200]	@ (10044de0 <_printf_i+0x214>)
10044d16:	9104      	str	r1, [sp, #16]
10044d18:	0021      	movs	r1, r4
10044d1a:	3145      	adds	r1, #69	@ 0x45
10044d1c:	700a      	strb	r2, [r1, #0]
10044d1e:	6819      	ldr	r1, [r3, #0]
10044d20:	6822      	ldr	r2, [r4, #0]
10044d22:	c940      	ldmia	r1!, {r6}
10044d24:	0610      	lsls	r0, r2, #24
10044d26:	d402      	bmi.n	10044d2e <_printf_i+0x162>
10044d28:	0650      	lsls	r0, r2, #25
10044d2a:	d500      	bpl.n	10044d2e <_printf_i+0x162>
10044d2c:	b2b6      	uxth	r6, r6
10044d2e:	6019      	str	r1, [r3, #0]
10044d30:	07d3      	lsls	r3, r2, #31
10044d32:	d502      	bpl.n	10044d3a <_printf_i+0x16e>
10044d34:	2320      	movs	r3, #32
10044d36:	4313      	orrs	r3, r2
10044d38:	6023      	str	r3, [r4, #0]
10044d3a:	2e00      	cmp	r6, #0
10044d3c:	d001      	beq.n	10044d42 <_printf_i+0x176>
10044d3e:	2710      	movs	r7, #16
10044d40:	e7aa      	b.n	10044c98 <_printf_i+0xcc>
10044d42:	2220      	movs	r2, #32
10044d44:	6823      	ldr	r3, [r4, #0]
10044d46:	4393      	bics	r3, r2
10044d48:	6023      	str	r3, [r4, #0]
10044d4a:	e7f8      	b.n	10044d3e <_printf_i+0x172>
10044d4c:	681a      	ldr	r2, [r3, #0]
10044d4e:	680d      	ldr	r5, [r1, #0]
10044d50:	1d10      	adds	r0, r2, #4
10044d52:	6949      	ldr	r1, [r1, #20]
10044d54:	6018      	str	r0, [r3, #0]
10044d56:	6813      	ldr	r3, [r2, #0]
10044d58:	062e      	lsls	r6, r5, #24
10044d5a:	d501      	bpl.n	10044d60 <_printf_i+0x194>
10044d5c:	6019      	str	r1, [r3, #0]
10044d5e:	e002      	b.n	10044d66 <_printf_i+0x19a>
10044d60:	066d      	lsls	r5, r5, #25
10044d62:	d5fb      	bpl.n	10044d5c <_printf_i+0x190>
10044d64:	8019      	strh	r1, [r3, #0]
10044d66:	2300      	movs	r3, #0
10044d68:	9d03      	ldr	r5, [sp, #12]
10044d6a:	6123      	str	r3, [r4, #16]
10044d6c:	e7bf      	b.n	10044cee <_printf_i+0x122>
10044d6e:	681a      	ldr	r2, [r3, #0]
10044d70:	1d11      	adds	r1, r2, #4
10044d72:	6019      	str	r1, [r3, #0]
10044d74:	6815      	ldr	r5, [r2, #0]
10044d76:	2100      	movs	r1, #0
10044d78:	0028      	movs	r0, r5
10044d7a:	6862      	ldr	r2, [r4, #4]
10044d7c:	f000 f996 	bl	100450ac <memchr>
10044d80:	2800      	cmp	r0, #0
10044d82:	d001      	beq.n	10044d88 <_printf_i+0x1bc>
10044d84:	1b40      	subs	r0, r0, r5
10044d86:	6060      	str	r0, [r4, #4]
10044d88:	6863      	ldr	r3, [r4, #4]
10044d8a:	6123      	str	r3, [r4, #16]
10044d8c:	2300      	movs	r3, #0
10044d8e:	9a03      	ldr	r2, [sp, #12]
10044d90:	7013      	strb	r3, [r2, #0]
10044d92:	e7ac      	b.n	10044cee <_printf_i+0x122>
10044d94:	002a      	movs	r2, r5
10044d96:	6923      	ldr	r3, [r4, #16]
10044d98:	9906      	ldr	r1, [sp, #24]
10044d9a:	9805      	ldr	r0, [sp, #20]
10044d9c:	9d07      	ldr	r5, [sp, #28]
10044d9e:	47a8      	blx	r5
10044da0:	3001      	adds	r0, #1
10044da2:	d0ae      	beq.n	10044d02 <_printf_i+0x136>
10044da4:	6823      	ldr	r3, [r4, #0]
10044da6:	079b      	lsls	r3, r3, #30
10044da8:	d415      	bmi.n	10044dd6 <_printf_i+0x20a>
10044daa:	9b09      	ldr	r3, [sp, #36]	@ 0x24
10044dac:	68e0      	ldr	r0, [r4, #12]
10044dae:	4298      	cmp	r0, r3
10044db0:	daa9      	bge.n	10044d06 <_printf_i+0x13a>
10044db2:	0018      	movs	r0, r3
10044db4:	e7a7      	b.n	10044d06 <_printf_i+0x13a>
10044db6:	0022      	movs	r2, r4
10044db8:	2301      	movs	r3, #1
10044dba:	9906      	ldr	r1, [sp, #24]
10044dbc:	9805      	ldr	r0, [sp, #20]
10044dbe:	9e07      	ldr	r6, [sp, #28]
10044dc0:	3219      	adds	r2, #25
10044dc2:	47b0      	blx	r6
10044dc4:	3001      	adds	r0, #1
10044dc6:	d09c      	beq.n	10044d02 <_printf_i+0x136>
10044dc8:	3501      	adds	r5, #1
10044dca:	68e3      	ldr	r3, [r4, #12]
10044dcc:	9a09      	ldr	r2, [sp, #36]	@ 0x24
10044dce:	1a9b      	subs	r3, r3, r2
10044dd0:	42ab      	cmp	r3, r5
10044dd2:	dcf0      	bgt.n	10044db6 <_printf_i+0x1ea>
10044dd4:	e7e9      	b.n	10044daa <_printf_i+0x1de>
10044dd6:	2500      	movs	r5, #0
10044dd8:	e7f7      	b.n	10044dca <_printf_i+0x1fe>
10044dda:	46c0      	nop			@ (mov r8, r8)
10044ddc:	100453bd 	.word	0x100453bd
10044de0:	100453ce 	.word	0x100453ce

10044de4 <__sflush_r>:
10044de4:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
10044de6:	220c      	movs	r2, #12
10044de8:	5e8b      	ldrsh	r3, [r1, r2]
10044dea:	0005      	movs	r5, r0
10044dec:	000c      	movs	r4, r1
10044dee:	071a      	lsls	r2, r3, #28
10044df0:	d456      	bmi.n	10044ea0 <__sflush_r+0xbc>
10044df2:	684a      	ldr	r2, [r1, #4]
10044df4:	2a00      	cmp	r2, #0
10044df6:	dc02      	bgt.n	10044dfe <__sflush_r+0x1a>
10044df8:	6c0a      	ldr	r2, [r1, #64]	@ 0x40
10044dfa:	2a00      	cmp	r2, #0
10044dfc:	dd4e      	ble.n	10044e9c <__sflush_r+0xb8>
10044dfe:	6ae7      	ldr	r7, [r4, #44]	@ 0x2c
10044e00:	2f00      	cmp	r7, #0
10044e02:	d04b      	beq.n	10044e9c <__sflush_r+0xb8>
10044e04:	2200      	movs	r2, #0
10044e06:	2080      	movs	r0, #128	@ 0x80
10044e08:	682e      	ldr	r6, [r5, #0]
10044e0a:	602a      	str	r2, [r5, #0]
10044e0c:	001a      	movs	r2, r3
10044e0e:	0140      	lsls	r0, r0, #5
10044e10:	6a21      	ldr	r1, [r4, #32]
10044e12:	4002      	ands	r2, r0
10044e14:	4203      	tst	r3, r0
10044e16:	d033      	beq.n	10044e80 <__sflush_r+0x9c>
10044e18:	6d62      	ldr	r2, [r4, #84]	@ 0x54
10044e1a:	89a3      	ldrh	r3, [r4, #12]
10044e1c:	075b      	lsls	r3, r3, #29
10044e1e:	d506      	bpl.n	10044e2e <__sflush_r+0x4a>
10044e20:	6863      	ldr	r3, [r4, #4]
10044e22:	1ad2      	subs	r2, r2, r3
10044e24:	6b63      	ldr	r3, [r4, #52]	@ 0x34
10044e26:	2b00      	cmp	r3, #0
10044e28:	d001      	beq.n	10044e2e <__sflush_r+0x4a>
10044e2a:	6c23      	ldr	r3, [r4, #64]	@ 0x40
10044e2c:	1ad2      	subs	r2, r2, r3
10044e2e:	2300      	movs	r3, #0
10044e30:	0028      	movs	r0, r5
10044e32:	6ae7      	ldr	r7, [r4, #44]	@ 0x2c
10044e34:	6a21      	ldr	r1, [r4, #32]
10044e36:	47b8      	blx	r7
10044e38:	89a2      	ldrh	r2, [r4, #12]
10044e3a:	1c43      	adds	r3, r0, #1
10044e3c:	d106      	bne.n	10044e4c <__sflush_r+0x68>
10044e3e:	6829      	ldr	r1, [r5, #0]
10044e40:	291d      	cmp	r1, #29
10044e42:	d846      	bhi.n	10044ed2 <__sflush_r+0xee>
10044e44:	4b29      	ldr	r3, [pc, #164]	@ (10044eec <__sflush_r+0x108>)
10044e46:	40cb      	lsrs	r3, r1
10044e48:	07db      	lsls	r3, r3, #31
10044e4a:	d542      	bpl.n	10044ed2 <__sflush_r+0xee>
10044e4c:	2300      	movs	r3, #0
10044e4e:	6063      	str	r3, [r4, #4]
10044e50:	6923      	ldr	r3, [r4, #16]
10044e52:	6023      	str	r3, [r4, #0]
10044e54:	04d2      	lsls	r2, r2, #19
10044e56:	d505      	bpl.n	10044e64 <__sflush_r+0x80>
10044e58:	1c43      	adds	r3, r0, #1
10044e5a:	d102      	bne.n	10044e62 <__sflush_r+0x7e>
10044e5c:	682b      	ldr	r3, [r5, #0]
10044e5e:	2b00      	cmp	r3, #0
10044e60:	d100      	bne.n	10044e64 <__sflush_r+0x80>
10044e62:	6560      	str	r0, [r4, #84]	@ 0x54
10044e64:	6b61      	ldr	r1, [r4, #52]	@ 0x34
10044e66:	602e      	str	r6, [r5, #0]
10044e68:	2900      	cmp	r1, #0
10044e6a:	d017      	beq.n	10044e9c <__sflush_r+0xb8>
10044e6c:	0023      	movs	r3, r4
10044e6e:	3344      	adds	r3, #68	@ 0x44
10044e70:	4299      	cmp	r1, r3
10044e72:	d002      	beq.n	10044e7a <__sflush_r+0x96>
10044e74:	0028      	movs	r0, r5
10044e76:	f7ff fbf9 	bl	1004466c <_free_r>
10044e7a:	2300      	movs	r3, #0
10044e7c:	6363      	str	r3, [r4, #52]	@ 0x34
10044e7e:	e00d      	b.n	10044e9c <__sflush_r+0xb8>
10044e80:	2301      	movs	r3, #1
10044e82:	0028      	movs	r0, r5
10044e84:	47b8      	blx	r7
10044e86:	0002      	movs	r2, r0
10044e88:	1c43      	adds	r3, r0, #1
10044e8a:	d1c6      	bne.n	10044e1a <__sflush_r+0x36>
10044e8c:	682b      	ldr	r3, [r5, #0]
10044e8e:	2b00      	cmp	r3, #0
10044e90:	d0c3      	beq.n	10044e1a <__sflush_r+0x36>
10044e92:	2b1d      	cmp	r3, #29
10044e94:	d001      	beq.n	10044e9a <__sflush_r+0xb6>
10044e96:	2b16      	cmp	r3, #22
10044e98:	d11a      	bne.n	10044ed0 <__sflush_r+0xec>
10044e9a:	602e      	str	r6, [r5, #0]
10044e9c:	2000      	movs	r0, #0
10044e9e:	e01e      	b.n	10044ede <__sflush_r+0xfa>
10044ea0:	690e      	ldr	r6, [r1, #16]
10044ea2:	2e00      	cmp	r6, #0
10044ea4:	d0fa      	beq.n	10044e9c <__sflush_r+0xb8>
10044ea6:	680f      	ldr	r7, [r1, #0]
10044ea8:	600e      	str	r6, [r1, #0]
10044eaa:	1bba      	subs	r2, r7, r6
10044eac:	9201      	str	r2, [sp, #4]
10044eae:	2200      	movs	r2, #0
10044eb0:	079b      	lsls	r3, r3, #30
10044eb2:	d100      	bne.n	10044eb6 <__sflush_r+0xd2>
10044eb4:	694a      	ldr	r2, [r1, #20]
10044eb6:	60a2      	str	r2, [r4, #8]
10044eb8:	9b01      	ldr	r3, [sp, #4]
10044eba:	2b00      	cmp	r3, #0
10044ebc:	ddee      	ble.n	10044e9c <__sflush_r+0xb8>
10044ebe:	6aa3      	ldr	r3, [r4, #40]	@ 0x28
10044ec0:	0032      	movs	r2, r6
10044ec2:	001f      	movs	r7, r3
10044ec4:	0028      	movs	r0, r5
10044ec6:	9b01      	ldr	r3, [sp, #4]
10044ec8:	6a21      	ldr	r1, [r4, #32]
10044eca:	47b8      	blx	r7
10044ecc:	2800      	cmp	r0, #0
10044ece:	dc07      	bgt.n	10044ee0 <__sflush_r+0xfc>
10044ed0:	89a2      	ldrh	r2, [r4, #12]
10044ed2:	2340      	movs	r3, #64	@ 0x40
10044ed4:	2001      	movs	r0, #1
10044ed6:	4313      	orrs	r3, r2
10044ed8:	b21b      	sxth	r3, r3
10044eda:	81a3      	strh	r3, [r4, #12]
10044edc:	4240      	negs	r0, r0
10044ede:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
10044ee0:	9b01      	ldr	r3, [sp, #4]
10044ee2:	1836      	adds	r6, r6, r0
10044ee4:	1a1b      	subs	r3, r3, r0
10044ee6:	9301      	str	r3, [sp, #4]
10044ee8:	e7e6      	b.n	10044eb8 <__sflush_r+0xd4>
10044eea:	46c0      	nop			@ (mov r8, r8)
10044eec:	20400001 	.word	0x20400001

10044ef0 <_fflush_r>:
10044ef0:	690b      	ldr	r3, [r1, #16]
10044ef2:	b570      	push	{r4, r5, r6, lr}
10044ef4:	0005      	movs	r5, r0
10044ef6:	000c      	movs	r4, r1
10044ef8:	2b00      	cmp	r3, #0
10044efa:	d102      	bne.n	10044f02 <_fflush_r+0x12>
10044efc:	2500      	movs	r5, #0
10044efe:	0028      	movs	r0, r5
10044f00:	bd70      	pop	{r4, r5, r6, pc}
10044f02:	2800      	cmp	r0, #0
10044f04:	d004      	beq.n	10044f10 <_fflush_r+0x20>
10044f06:	6a03      	ldr	r3, [r0, #32]
10044f08:	2b00      	cmp	r3, #0
10044f0a:	d101      	bne.n	10044f10 <_fflush_r+0x20>
10044f0c:	f7ff fabe 	bl	1004448c <__sinit>
10044f10:	220c      	movs	r2, #12
10044f12:	5ea3      	ldrsh	r3, [r4, r2]
10044f14:	2b00      	cmp	r3, #0
10044f16:	d0f1      	beq.n	10044efc <_fflush_r+0xc>
10044f18:	6e62      	ldr	r2, [r4, #100]	@ 0x64
10044f1a:	07d2      	lsls	r2, r2, #31
10044f1c:	d404      	bmi.n	10044f28 <_fflush_r+0x38>
10044f1e:	059b      	lsls	r3, r3, #22
10044f20:	d402      	bmi.n	10044f28 <_fflush_r+0x38>
10044f22:	6da0      	ldr	r0, [r4, #88]	@ 0x58
10044f24:	f7ff fb9f 	bl	10044666 <__retarget_lock_acquire_recursive>
10044f28:	0028      	movs	r0, r5
10044f2a:	0021      	movs	r1, r4
10044f2c:	f7ff ff5a 	bl	10044de4 <__sflush_r>
10044f30:	6e63      	ldr	r3, [r4, #100]	@ 0x64
10044f32:	0005      	movs	r5, r0
10044f34:	07db      	lsls	r3, r3, #31
10044f36:	d4e2      	bmi.n	10044efe <_fflush_r+0xe>
10044f38:	89a3      	ldrh	r3, [r4, #12]
10044f3a:	059b      	lsls	r3, r3, #22
10044f3c:	d4df      	bmi.n	10044efe <_fflush_r+0xe>
10044f3e:	6da0      	ldr	r0, [r4, #88]	@ 0x58
10044f40:	f7ff fb92 	bl	10044668 <__retarget_lock_release_recursive>
10044f44:	e7db      	b.n	10044efe <_fflush_r+0xe>

10044f46 <__swbuf_r>:
10044f46:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
10044f48:	0006      	movs	r6, r0
10044f4a:	000d      	movs	r5, r1
10044f4c:	0014      	movs	r4, r2
10044f4e:	2800      	cmp	r0, #0
10044f50:	d004      	beq.n	10044f5c <__swbuf_r+0x16>
10044f52:	6a03      	ldr	r3, [r0, #32]
10044f54:	2b00      	cmp	r3, #0
10044f56:	d101      	bne.n	10044f5c <__swbuf_r+0x16>
10044f58:	f7ff fa98 	bl	1004448c <__sinit>
10044f5c:	69a3      	ldr	r3, [r4, #24]
10044f5e:	60a3      	str	r3, [r4, #8]
10044f60:	89a3      	ldrh	r3, [r4, #12]
10044f62:	071b      	lsls	r3, r3, #28
10044f64:	d502      	bpl.n	10044f6c <__swbuf_r+0x26>
10044f66:	6923      	ldr	r3, [r4, #16]
10044f68:	2b00      	cmp	r3, #0
10044f6a:	d109      	bne.n	10044f80 <__swbuf_r+0x3a>
10044f6c:	0021      	movs	r1, r4
10044f6e:	0030      	movs	r0, r6
10044f70:	f000 f82c 	bl	10044fcc <__swsetup_r>
10044f74:	2800      	cmp	r0, #0
10044f76:	d003      	beq.n	10044f80 <__swbuf_r+0x3a>
10044f78:	2501      	movs	r5, #1
10044f7a:	426d      	negs	r5, r5
10044f7c:	0028      	movs	r0, r5
10044f7e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
10044f80:	6923      	ldr	r3, [r4, #16]
10044f82:	6820      	ldr	r0, [r4, #0]
10044f84:	b2ef      	uxtb	r7, r5
10044f86:	1ac0      	subs	r0, r0, r3
10044f88:	6963      	ldr	r3, [r4, #20]
10044f8a:	b2ed      	uxtb	r5, r5
10044f8c:	4283      	cmp	r3, r0
10044f8e:	dc05      	bgt.n	10044f9c <__swbuf_r+0x56>
10044f90:	0021      	movs	r1, r4
10044f92:	0030      	movs	r0, r6
10044f94:	f7ff ffac 	bl	10044ef0 <_fflush_r>
10044f98:	2800      	cmp	r0, #0
10044f9a:	d1ed      	bne.n	10044f78 <__swbuf_r+0x32>
10044f9c:	68a3      	ldr	r3, [r4, #8]
10044f9e:	3001      	adds	r0, #1
10044fa0:	3b01      	subs	r3, #1
10044fa2:	60a3      	str	r3, [r4, #8]
10044fa4:	6823      	ldr	r3, [r4, #0]
10044fa6:	1c5a      	adds	r2, r3, #1
10044fa8:	6022      	str	r2, [r4, #0]
10044faa:	701f      	strb	r7, [r3, #0]
10044fac:	6963      	ldr	r3, [r4, #20]
10044fae:	4283      	cmp	r3, r0
10044fb0:	d004      	beq.n	10044fbc <__swbuf_r+0x76>
10044fb2:	89a3      	ldrh	r3, [r4, #12]
10044fb4:	07db      	lsls	r3, r3, #31
10044fb6:	d5e1      	bpl.n	10044f7c <__swbuf_r+0x36>
10044fb8:	2d0a      	cmp	r5, #10
10044fba:	d1df      	bne.n	10044f7c <__swbuf_r+0x36>
10044fbc:	0021      	movs	r1, r4
10044fbe:	0030      	movs	r0, r6
10044fc0:	f7ff ff96 	bl	10044ef0 <_fflush_r>
10044fc4:	2800      	cmp	r0, #0
10044fc6:	d0d9      	beq.n	10044f7c <__swbuf_r+0x36>
10044fc8:	e7d6      	b.n	10044f78 <__swbuf_r+0x32>
	...

10044fcc <__swsetup_r>:
10044fcc:	4b2d      	ldr	r3, [pc, #180]	@ (10045084 <__swsetup_r+0xb8>)
10044fce:	b570      	push	{r4, r5, r6, lr}
10044fd0:	0005      	movs	r5, r0
10044fd2:	6818      	ldr	r0, [r3, #0]
10044fd4:	000c      	movs	r4, r1
10044fd6:	2800      	cmp	r0, #0
10044fd8:	d004      	beq.n	10044fe4 <__swsetup_r+0x18>
10044fda:	6a03      	ldr	r3, [r0, #32]
10044fdc:	2b00      	cmp	r3, #0
10044fde:	d101      	bne.n	10044fe4 <__swsetup_r+0x18>
10044fe0:	f7ff fa54 	bl	1004448c <__sinit>
10044fe4:	220c      	movs	r2, #12
10044fe6:	5ea3      	ldrsh	r3, [r4, r2]
10044fe8:	071a      	lsls	r2, r3, #28
10044fea:	d423      	bmi.n	10045034 <__swsetup_r+0x68>
10044fec:	06da      	lsls	r2, r3, #27
10044fee:	d407      	bmi.n	10045000 <__swsetup_r+0x34>
10044ff0:	2209      	movs	r2, #9
10044ff2:	602a      	str	r2, [r5, #0]
10044ff4:	2240      	movs	r2, #64	@ 0x40
10044ff6:	2001      	movs	r0, #1
10044ff8:	4313      	orrs	r3, r2
10044ffa:	81a3      	strh	r3, [r4, #12]
10044ffc:	4240      	negs	r0, r0
10044ffe:	e03a      	b.n	10045076 <__swsetup_r+0xaa>
10045000:	075b      	lsls	r3, r3, #29
10045002:	d513      	bpl.n	1004502c <__swsetup_r+0x60>
10045004:	6b61      	ldr	r1, [r4, #52]	@ 0x34
10045006:	2900      	cmp	r1, #0
10045008:	d008      	beq.n	1004501c <__swsetup_r+0x50>
1004500a:	0023      	movs	r3, r4
1004500c:	3344      	adds	r3, #68	@ 0x44
1004500e:	4299      	cmp	r1, r3
10045010:	d002      	beq.n	10045018 <__swsetup_r+0x4c>
10045012:	0028      	movs	r0, r5
10045014:	f7ff fb2a 	bl	1004466c <_free_r>
10045018:	2300      	movs	r3, #0
1004501a:	6363      	str	r3, [r4, #52]	@ 0x34
1004501c:	2224      	movs	r2, #36	@ 0x24
1004501e:	89a3      	ldrh	r3, [r4, #12]
10045020:	4393      	bics	r3, r2
10045022:	81a3      	strh	r3, [r4, #12]
10045024:	2300      	movs	r3, #0
10045026:	6063      	str	r3, [r4, #4]
10045028:	6923      	ldr	r3, [r4, #16]
1004502a:	6023      	str	r3, [r4, #0]
1004502c:	2308      	movs	r3, #8
1004502e:	89a2      	ldrh	r2, [r4, #12]
10045030:	4313      	orrs	r3, r2
10045032:	81a3      	strh	r3, [r4, #12]
10045034:	6923      	ldr	r3, [r4, #16]
10045036:	2b00      	cmp	r3, #0
10045038:	d10b      	bne.n	10045052 <__swsetup_r+0x86>
1004503a:	21a0      	movs	r1, #160	@ 0xa0
1004503c:	2280      	movs	r2, #128	@ 0x80
1004503e:	89a3      	ldrh	r3, [r4, #12]
10045040:	0089      	lsls	r1, r1, #2
10045042:	0092      	lsls	r2, r2, #2
10045044:	400b      	ands	r3, r1
10045046:	4293      	cmp	r3, r2
10045048:	d003      	beq.n	10045052 <__swsetup_r+0x86>
1004504a:	0021      	movs	r1, r4
1004504c:	0028      	movs	r0, r5
1004504e:	f000 f863 	bl	10045118 <__smakebuf_r>
10045052:	220c      	movs	r2, #12
10045054:	5ea3      	ldrsh	r3, [r4, r2]
10045056:	2101      	movs	r1, #1
10045058:	001a      	movs	r2, r3
1004505a:	400a      	ands	r2, r1
1004505c:	420b      	tst	r3, r1
1004505e:	d00b      	beq.n	10045078 <__swsetup_r+0xac>
10045060:	2200      	movs	r2, #0
10045062:	60a2      	str	r2, [r4, #8]
10045064:	6962      	ldr	r2, [r4, #20]
10045066:	4252      	negs	r2, r2
10045068:	61a2      	str	r2, [r4, #24]
1004506a:	2000      	movs	r0, #0
1004506c:	6922      	ldr	r2, [r4, #16]
1004506e:	4282      	cmp	r2, r0
10045070:	d101      	bne.n	10045076 <__swsetup_r+0xaa>
10045072:	061a      	lsls	r2, r3, #24
10045074:	d4be      	bmi.n	10044ff4 <__swsetup_r+0x28>
10045076:	bd70      	pop	{r4, r5, r6, pc}
10045078:	0799      	lsls	r1, r3, #30
1004507a:	d400      	bmi.n	1004507e <__swsetup_r+0xb2>
1004507c:	6962      	ldr	r2, [r4, #20]
1004507e:	60a2      	str	r2, [r4, #8]
10045080:	e7f3      	b.n	1004506a <__swsetup_r+0x9e>
10045082:	46c0      	nop			@ (mov r8, r8)
10045084:	20000294 	.word	0x20000294

10045088 <_sbrk_r>:
10045088:	2300      	movs	r3, #0
1004508a:	b570      	push	{r4, r5, r6, lr}
1004508c:	4d06      	ldr	r5, [pc, #24]	@ (100450a8 <_sbrk_r+0x20>)
1004508e:	0004      	movs	r4, r0
10045090:	0008      	movs	r0, r1
10045092:	602b      	str	r3, [r5, #0]
10045094:	f7fb fda0 	bl	10040bd8 <_sbrk>
10045098:	1c43      	adds	r3, r0, #1
1004509a:	d103      	bne.n	100450a4 <_sbrk_r+0x1c>
1004509c:	682b      	ldr	r3, [r5, #0]
1004509e:	2b00      	cmp	r3, #0
100450a0:	d000      	beq.n	100450a4 <_sbrk_r+0x1c>
100450a2:	6023      	str	r3, [r4, #0]
100450a4:	bd70      	pop	{r4, r5, r6, pc}
100450a6:	46c0      	nop			@ (mov r8, r8)
100450a8:	2000023c 	.word	0x2000023c

100450ac <memchr>:
100450ac:	b2c9      	uxtb	r1, r1
100450ae:	1882      	adds	r2, r0, r2
100450b0:	4290      	cmp	r0, r2
100450b2:	d101      	bne.n	100450b8 <memchr+0xc>
100450b4:	2000      	movs	r0, #0
100450b6:	4770      	bx	lr
100450b8:	7803      	ldrb	r3, [r0, #0]
100450ba:	428b      	cmp	r3, r1
100450bc:	d0fb      	beq.n	100450b6 <memchr+0xa>
100450be:	3001      	adds	r0, #1
100450c0:	e7f6      	b.n	100450b0 <memchr+0x4>
	...

100450c4 <__swhatbuf_r>:
100450c4:	b570      	push	{r4, r5, r6, lr}
100450c6:	000e      	movs	r6, r1
100450c8:	001d      	movs	r5, r3
100450ca:	230e      	movs	r3, #14
100450cc:	5ec9      	ldrsh	r1, [r1, r3]
100450ce:	0014      	movs	r4, r2
100450d0:	b096      	sub	sp, #88	@ 0x58
100450d2:	2900      	cmp	r1, #0
100450d4:	da0c      	bge.n	100450f0 <__swhatbuf_r+0x2c>
100450d6:	89b2      	ldrh	r2, [r6, #12]
100450d8:	2380      	movs	r3, #128	@ 0x80
100450da:	0011      	movs	r1, r2
100450dc:	4019      	ands	r1, r3
100450de:	421a      	tst	r2, r3
100450e0:	d114      	bne.n	1004510c <__swhatbuf_r+0x48>
100450e2:	2380      	movs	r3, #128	@ 0x80
100450e4:	00db      	lsls	r3, r3, #3
100450e6:	2000      	movs	r0, #0
100450e8:	6029      	str	r1, [r5, #0]
100450ea:	6023      	str	r3, [r4, #0]
100450ec:	b016      	add	sp, #88	@ 0x58
100450ee:	bd70      	pop	{r4, r5, r6, pc}
100450f0:	466a      	mov	r2, sp
100450f2:	f000 f853 	bl	1004519c <_fstat_r>
100450f6:	2800      	cmp	r0, #0
100450f8:	dbed      	blt.n	100450d6 <__swhatbuf_r+0x12>
100450fa:	23f0      	movs	r3, #240	@ 0xf0
100450fc:	9901      	ldr	r1, [sp, #4]
100450fe:	021b      	lsls	r3, r3, #8
10045100:	4019      	ands	r1, r3
10045102:	4b04      	ldr	r3, [pc, #16]	@ (10045114 <__swhatbuf_r+0x50>)
10045104:	18c9      	adds	r1, r1, r3
10045106:	424b      	negs	r3, r1
10045108:	4159      	adcs	r1, r3
1004510a:	e7ea      	b.n	100450e2 <__swhatbuf_r+0x1e>
1004510c:	2100      	movs	r1, #0
1004510e:	2340      	movs	r3, #64	@ 0x40
10045110:	e7e9      	b.n	100450e6 <__swhatbuf_r+0x22>
10045112:	46c0      	nop			@ (mov r8, r8)
10045114:	ffffe000 	.word	0xffffe000

10045118 <__smakebuf_r>:
10045118:	b5f0      	push	{r4, r5, r6, r7, lr}
1004511a:	2602      	movs	r6, #2
1004511c:	898b      	ldrh	r3, [r1, #12]
1004511e:	0005      	movs	r5, r0
10045120:	000c      	movs	r4, r1
10045122:	b085      	sub	sp, #20
10045124:	4233      	tst	r3, r6
10045126:	d007      	beq.n	10045138 <__smakebuf_r+0x20>
10045128:	0023      	movs	r3, r4
1004512a:	3347      	adds	r3, #71	@ 0x47
1004512c:	6023      	str	r3, [r4, #0]
1004512e:	6123      	str	r3, [r4, #16]
10045130:	2301      	movs	r3, #1
10045132:	6163      	str	r3, [r4, #20]
10045134:	b005      	add	sp, #20
10045136:	bdf0      	pop	{r4, r5, r6, r7, pc}
10045138:	ab03      	add	r3, sp, #12
1004513a:	aa02      	add	r2, sp, #8
1004513c:	f7ff ffc2 	bl	100450c4 <__swhatbuf_r>
10045140:	9f02      	ldr	r7, [sp, #8]
10045142:	9001      	str	r0, [sp, #4]
10045144:	0039      	movs	r1, r7
10045146:	0028      	movs	r0, r5
10045148:	f7ff fafc 	bl	10044744 <_malloc_r>
1004514c:	2800      	cmp	r0, #0
1004514e:	d108      	bne.n	10045162 <__smakebuf_r+0x4a>
10045150:	220c      	movs	r2, #12
10045152:	5ea3      	ldrsh	r3, [r4, r2]
10045154:	059a      	lsls	r2, r3, #22
10045156:	d4ed      	bmi.n	10045134 <__smakebuf_r+0x1c>
10045158:	2203      	movs	r2, #3
1004515a:	4393      	bics	r3, r2
1004515c:	431e      	orrs	r6, r3
1004515e:	81a6      	strh	r6, [r4, #12]
10045160:	e7e2      	b.n	10045128 <__smakebuf_r+0x10>
10045162:	2380      	movs	r3, #128	@ 0x80
10045164:	89a2      	ldrh	r2, [r4, #12]
10045166:	6020      	str	r0, [r4, #0]
10045168:	4313      	orrs	r3, r2
1004516a:	81a3      	strh	r3, [r4, #12]
1004516c:	9b03      	ldr	r3, [sp, #12]
1004516e:	6120      	str	r0, [r4, #16]
10045170:	6167      	str	r7, [r4, #20]
10045172:	2b00      	cmp	r3, #0
10045174:	d00c      	beq.n	10045190 <__smakebuf_r+0x78>
10045176:	0028      	movs	r0, r5
10045178:	230e      	movs	r3, #14
1004517a:	5ee1      	ldrsh	r1, [r4, r3]
1004517c:	f000 f820 	bl	100451c0 <_isatty_r>
10045180:	2800      	cmp	r0, #0
10045182:	d005      	beq.n	10045190 <__smakebuf_r+0x78>
10045184:	2303      	movs	r3, #3
10045186:	89a2      	ldrh	r2, [r4, #12]
10045188:	439a      	bics	r2, r3
1004518a:	3b02      	subs	r3, #2
1004518c:	4313      	orrs	r3, r2
1004518e:	81a3      	strh	r3, [r4, #12]
10045190:	89a3      	ldrh	r3, [r4, #12]
10045192:	9a01      	ldr	r2, [sp, #4]
10045194:	4313      	orrs	r3, r2
10045196:	81a3      	strh	r3, [r4, #12]
10045198:	e7cc      	b.n	10045134 <__smakebuf_r+0x1c>
	...

1004519c <_fstat_r>:
1004519c:	2300      	movs	r3, #0
1004519e:	b570      	push	{r4, r5, r6, lr}
100451a0:	4d06      	ldr	r5, [pc, #24]	@ (100451bc <_fstat_r+0x20>)
100451a2:	0004      	movs	r4, r0
100451a4:	0008      	movs	r0, r1
100451a6:	0011      	movs	r1, r2
100451a8:	602b      	str	r3, [r5, #0]
100451aa:	f7fb fcf3 	bl	10040b94 <_fstat>
100451ae:	1c43      	adds	r3, r0, #1
100451b0:	d103      	bne.n	100451ba <_fstat_r+0x1e>
100451b2:	682b      	ldr	r3, [r5, #0]
100451b4:	2b00      	cmp	r3, #0
100451b6:	d000      	beq.n	100451ba <_fstat_r+0x1e>
100451b8:	6023      	str	r3, [r4, #0]
100451ba:	bd70      	pop	{r4, r5, r6, pc}
100451bc:	2000023c 	.word	0x2000023c

100451c0 <_isatty_r>:
100451c0:	2300      	movs	r3, #0
100451c2:	b570      	push	{r4, r5, r6, lr}
100451c4:	4d06      	ldr	r5, [pc, #24]	@ (100451e0 <_isatty_r+0x20>)
100451c6:	0004      	movs	r4, r0
100451c8:	0008      	movs	r0, r1
100451ca:	602b      	str	r3, [r5, #0]
100451cc:	f7fb fcf0 	bl	10040bb0 <_isatty>
100451d0:	1c43      	adds	r3, r0, #1
100451d2:	d103      	bne.n	100451dc <_isatty_r+0x1c>
100451d4:	682b      	ldr	r3, [r5, #0]
100451d6:	2b00      	cmp	r3, #0
100451d8:	d000      	beq.n	100451dc <_isatty_r+0x1c>
100451da:	6023      	str	r3, [r4, #0]
100451dc:	bd70      	pop	{r4, r5, r6, pc}
100451de:	46c0      	nop			@ (mov r8, r8)
100451e0:	2000023c 	.word	0x2000023c
100451e4:	2d205854 	.word	0x2d205854
100451e8:	74614420 	.word	0x74614420
100451ec:	6f742061 	.word	0x6f742061
100451f0:	61727420 	.word	0x61727420
100451f4:	696d736e 	.word	0x696d736e
100451f8:	5b203a74 	.word	0x5b203a74
100451fc:	00000020 	.word	0x00000020
10045200:	00206425 	.word	0x00206425
10045204:	000d0a5d 	.word	0x000d0a5d

10045208 <s_Channel_Filter_Bandwidth>:
10045208:	00186a00 00170a70 0015b2b0 00145320     .j..p....... S..
10045218:	0012fb60 00119bd0 00104410 000ee480     `........D......
10045228:	000d8cc0 000c3500 000b8538 000ad958     .....5..8...X...
10045238:	000a2990 00097db0 0008cde8 00082208     .)...}......."..
10045248:	00077240 0006c660 00061a80 0005c0a8     @r..`...........
10045258:	00056ab8 000514c8 0004bed8 00046500     .j...........e..
10045268:	00040f10 0003b920 00036330 00030d40     .... ...0c..@...
10045278:	0002de60 0002b750 00028870 00025d78     `...P...p...x]..
10045288:	00023280 00020788 0001dc90 0001b198     .2..............
10045298:	000186a0 000170c0 00015b44 00014564     .....p..D[..dE..
100452a8:	00012fe8 00011a08 0001048c 0000eeac     ./..............
100452b8:	0000d930 0000c350 0000b860 0000ad70     0...P...`...p...
100452c8:	0000a280 000097f4 00008d04 00008214     ................
100452d8:	00007724 00006c98 000061a8 00005c30     $w...l...a..0\..
100452e8:	000056b8 00005140 00004bc8 000046b4     .V..@Q...K...F..
100452f8:	000040d8 00003bc4 0000364c 000030d4     .@...;..L6...0..
10045308:	00002e18 00002b5c 000028a0 000025e4     ....\+...(...%..
10045318:	00002328 0000206c 00001db0 00001af4     (#..l ..........
10045328:	000017ed 00001716 000015ae 00001450     ............P...
10045338:	00001306 00001194 00001004 00000ed8     ................
10045348:	00000dac 00000c35 00000b7c 00000adc     ....5...|.......
10045358:	00000a28 00000960 00000898 00000834     (...`.......4...
10045368:	0000076c 000006a4 00000000 00000000     l...............
	...

10045394 <UARTPrescTable>:
10045394:	00020001 00060004 000a0008 0010000c     ................
100453a4:	00400020 01000080 2b302d23 6c680020      .@.....#-0+ .hl
100453b4:	6665004c 47464567 32313000 36353433     L.efgEFG.0123456
100453c4:	41393837 45444342 31300046 35343332     789ABCDEF.012345
100453d4:	39383736 64636261 00006665              6789abcdef..

Disassembly of section .init:

100453e0 <_init>:
100453e0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
100453e2:	46c0      	nop			@ (mov r8, r8)

Disassembly of section .fini:

100453e4 <_fini>:
100453e4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
100453e6:	46c0      	nop			@ (mov r8, r8)
