
BTL_VXL.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00003dfc  0800010c  0800010c  0001010c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000f8  08003f08  08003f08  00013f08  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08004000  08004000  0002008c  2**0
                  CONTENTS
  4 .ARM          00000000  08004000  08004000  0002008c  2**0
                  CONTENTS
  5 .preinit_array 00000000  08004000  08004000  0002008c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08004000  08004000  00014000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08004004  08004004  00014004  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000008c  20000000  08004008  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000011f8  2000008c  08004094  0002008c  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20001284  08004094  00021284  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  0002008c  2**0
                  CONTENTS, READONLY
 12 .debug_info   000115eb  00000000  00000000  000200b5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002436  00000000  00000000  000316a0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000f88  00000000  00000000  00033ad8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000eb8  00000000  00000000  00034a60  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00018626  00000000  00000000  00035918  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001203b  00000000  00000000  0004df3e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0008d8f4  00000000  00000000  0005ff79  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  000ed86d  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00004560  00000000  00000000  000ed8c0  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

0800010c <__do_global_dtors_aux>:
 800010c:	b510      	push	{r4, lr}
 800010e:	4c05      	ldr	r4, [pc, #20]	; (8000124 <__do_global_dtors_aux+0x18>)
 8000110:	7823      	ldrb	r3, [r4, #0]
 8000112:	b933      	cbnz	r3, 8000122 <__do_global_dtors_aux+0x16>
 8000114:	4b04      	ldr	r3, [pc, #16]	; (8000128 <__do_global_dtors_aux+0x1c>)
 8000116:	b113      	cbz	r3, 800011e <__do_global_dtors_aux+0x12>
 8000118:	4804      	ldr	r0, [pc, #16]	; (800012c <__do_global_dtors_aux+0x20>)
 800011a:	f3af 8000 	nop.w
 800011e:	2301      	movs	r3, #1
 8000120:	7023      	strb	r3, [r4, #0]
 8000122:	bd10      	pop	{r4, pc}
 8000124:	2000008c 	.word	0x2000008c
 8000128:	00000000 	.word	0x00000000
 800012c:	08003ef0 	.word	0x08003ef0

08000130 <frame_dummy>:
 8000130:	b508      	push	{r3, lr}
 8000132:	4b03      	ldr	r3, [pc, #12]	; (8000140 <frame_dummy+0x10>)
 8000134:	b11b      	cbz	r3, 800013e <frame_dummy+0xe>
 8000136:	4903      	ldr	r1, [pc, #12]	; (8000144 <frame_dummy+0x14>)
 8000138:	4803      	ldr	r0, [pc, #12]	; (8000148 <frame_dummy+0x18>)
 800013a:	f3af 8000 	nop.w
 800013e:	bd08      	pop	{r3, pc}
 8000140:	00000000 	.word	0x00000000
 8000144:	20000090 	.word	0x20000090
 8000148:	08003ef0 	.word	0x08003ef0

0800014c <strcmp>:
 800014c:	f810 2b01 	ldrb.w	r2, [r0], #1
 8000150:	f811 3b01 	ldrb.w	r3, [r1], #1
 8000154:	2a01      	cmp	r2, #1
 8000156:	bf28      	it	cs
 8000158:	429a      	cmpcs	r2, r3
 800015a:	d0f7      	beq.n	800014c <strcmp>
 800015c:	1ad0      	subs	r0, r2, r3
 800015e:	4770      	bx	lr

08000160 <isButtonPressed>:
 * @brief Kiểm tra trạng thái nhấn nút (Falling Edge Detection).
 *
 * @return Giá trị từ 0 đến 3, tương ứng với nút được nhấn.
 */
int isButtonPressed(void)
{
 8000160:	b580      	push	{r7, lr}
 8000162:	b08a      	sub	sp, #40	; 0x28
 8000164:	af00      	add	r7, sp, #0
    // Mảng chứa các chân GPIO và cổng tương ứng
    GPIO_TypeDef* ports[] = {BUTTON1_GPIO_Port, BUTTON2_GPIO_Port, BUTTON3_GPIO_Port};
 8000166:	4a29      	ldr	r2, [pc, #164]	; (800020c <isButtonPressed+0xac>)
 8000168:	f107 0314 	add.w	r3, r7, #20
 800016c:	ca07      	ldmia	r2, {r0, r1, r2}
 800016e:	e883 0007 	stmia.w	r3, {r0, r1, r2}
    uint16_t pins[] = {BUTTON1_Pin, BUTTON2_Pin, BUTTON3_Pin};
 8000172:	4a27      	ldr	r2, [pc, #156]	; (8000210 <isButtonPressed+0xb0>)
 8000174:	f107 030c 	add.w	r3, r7, #12
 8000178:	e892 0003 	ldmia.w	r2, {r0, r1}
 800017c:	6018      	str	r0, [r3, #0]
 800017e:	3304      	adds	r3, #4
 8000180:	8019      	strh	r1, [r3, #0]
    int button_id_map[] = {BUTTON_MODE_PRESSED, BUTTON_INC_PRESSED, BUTTON_SET_PRESSED}; // Map chỉ số mảng sang giá trị trả về
 8000182:	4a24      	ldr	r2, [pc, #144]	; (8000214 <isButtonPressed+0xb4>)
 8000184:	463b      	mov	r3, r7
 8000186:	ca07      	ldmia	r2, {r0, r1, r2}
 8000188:	e883 0007 	stmia.w	r3, {r0, r1, r2}

    for (int i = 0; i < NUM_BUTTONS; i++)
 800018c:	2300      	movs	r3, #0
 800018e:	627b      	str	r3, [r7, #36]	; 0x24
 8000190:	e034      	b.n	80001fc <isButtonPressed+0x9c>
    {
        // 1. Đọc trạng thái hiện tại
        int current_state = HAL_GPIO_ReadPin(ports[i], pins[i]);
 8000192:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000194:	009b      	lsls	r3, r3, #2
 8000196:	f107 0228 	add.w	r2, r7, #40	; 0x28
 800019a:	4413      	add	r3, r2
 800019c:	f853 2c14 	ldr.w	r2, [r3, #-20]
 80001a0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80001a2:	005b      	lsls	r3, r3, #1
 80001a4:	f107 0128 	add.w	r1, r7, #40	; 0x28
 80001a8:	440b      	add	r3, r1
 80001aa:	f833 3c1c 	ldrh.w	r3, [r3, #-28]
 80001ae:	4619      	mov	r1, r3
 80001b0:	4610      	mov	r0, r2
 80001b2:	f001 fc5d 	bl	8001a70 <HAL_GPIO_ReadPin>
 80001b6:	4603      	mov	r3, r0
 80001b8:	623b      	str	r3, [r7, #32]

        // 2. Phát hiện cạnh xuống: Từ KHÔNG nhấn (SET/HIGH) sang NHẤN (RESET/LOW)
        if (current_state == GPIO_PIN_RESET && previous_states[i] == GPIO_PIN_SET)
 80001ba:	6a3b      	ldr	r3, [r7, #32]
 80001bc:	2b00      	cmp	r3, #0
 80001be:	d112      	bne.n	80001e6 <isButtonPressed+0x86>
 80001c0:	4a15      	ldr	r2, [pc, #84]	; (8000218 <isButtonPressed+0xb8>)
 80001c2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80001c4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80001c8:	2b01      	cmp	r3, #1
 80001ca:	d10c      	bne.n	80001e6 <isButtonPressed+0x86>
        {
            // Cập nhật trạng thái trước đó ngay lập tức để chặn các lần đọc tiếp theo
            previous_states[i] = GPIO_PIN_RESET;
 80001cc:	4a12      	ldr	r2, [pc, #72]	; (8000218 <isButtonPressed+0xb8>)
 80001ce:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80001d0:	2100      	movs	r1, #0
 80001d2:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
            // Trả về ID của nút được nhấn
            return button_id_map[i];
 80001d6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80001d8:	009b      	lsls	r3, r3, #2
 80001da:	f107 0228 	add.w	r2, r7, #40	; 0x28
 80001de:	4413      	add	r3, r2
 80001e0:	f853 3c28 	ldr.w	r3, [r3, #-40]
 80001e4:	e00e      	b.n	8000204 <isButtonPressed+0xa4>
        }

        // 3. Nếu nút không còn được nhấn (trạng thái HIGH), cập nhật lại trạng thái trước đó
        if (current_state == GPIO_PIN_SET)
 80001e6:	6a3b      	ldr	r3, [r7, #32]
 80001e8:	2b01      	cmp	r3, #1
 80001ea:	d104      	bne.n	80001f6 <isButtonPressed+0x96>
        {
            previous_states[i] = GPIO_PIN_SET;
 80001ec:	4a0a      	ldr	r2, [pc, #40]	; (8000218 <isButtonPressed+0xb8>)
 80001ee:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80001f0:	2101      	movs	r1, #1
 80001f2:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
    for (int i = 0; i < NUM_BUTTONS; i++)
 80001f6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80001f8:	3301      	adds	r3, #1
 80001fa:	627b      	str	r3, [r7, #36]	; 0x24
 80001fc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80001fe:	2b02      	cmp	r3, #2
 8000200:	ddc7      	ble.n	8000192 <isButtonPressed+0x32>
        }
    }

    // Không có nút nào được nhấn
    return NO_BUTTON_PRESSED;
 8000202:	2300      	movs	r3, #0
}
 8000204:	4618      	mov	r0, r3
 8000206:	3728      	adds	r7, #40	; 0x28
 8000208:	46bd      	mov	sp, r7
 800020a:	bd80      	pop	{r7, pc}
 800020c:	08003f08 	.word	0x08003f08
 8000210:	08003f14 	.word	0x08003f14
 8000214:	08003f1c 	.word	0x08003f1c
 8000218:	20000000 	.word	0x20000000

0800021c <Task_Button_Read>:

/**
 * @brief Hàm Task (thường được gọi trong Scheduler).
 */
void Task_Button_Read(void)
{
 800021c:	b580      	push	{r7, lr}
 800021e:	af00      	add	r7, sp, #0
    // Hàm này giữ nguyên mục đích gọi check_button()
    check_button();
 8000220:	f000 f934 	bl	800048c <check_button>
}
 8000224:	bf00      	nop
 8000226:	bd80      	pop	{r7, pc}

08000228 <lcd_update_line>:
static char lcd_line0[17] = "";
static char lcd_line1[17] = "";

// --- LCD Helpers ---

static void lcd_update_line(int row, const char* text) {
 8000228:	b580      	push	{r7, lr}
 800022a:	b084      	sub	sp, #16
 800022c:	af00      	add	r7, sp, #0
 800022e:	6078      	str	r0, [r7, #4]
 8000230:	6039      	str	r1, [r7, #0]
    char* buf = (row == 0) ? lcd_line0 : lcd_line1;
 8000232:	687b      	ldr	r3, [r7, #4]
 8000234:	2b00      	cmp	r3, #0
 8000236:	d101      	bne.n	800023c <lcd_update_line+0x14>
 8000238:	4b0e      	ldr	r3, [pc, #56]	; (8000274 <lcd_update_line+0x4c>)
 800023a:	e000      	b.n	800023e <lcd_update_line+0x16>
 800023c:	4b0e      	ldr	r3, [pc, #56]	; (8000278 <lcd_update_line+0x50>)
 800023e:	60fb      	str	r3, [r7, #12]
    if (strcmp(buf, text) == 0) return;
 8000240:	6839      	ldr	r1, [r7, #0]
 8000242:	68f8      	ldr	r0, [r7, #12]
 8000244:	f7ff ff82 	bl	800014c <strcmp>
 8000248:	4603      	mov	r3, r0
 800024a:	2b00      	cmp	r3, #0
 800024c:	d00d      	beq.n	800026a <lcd_update_line+0x42>

    strcpy(buf, text);
 800024e:	6839      	ldr	r1, [r7, #0]
 8000250:	68f8      	ldr	r0, [r7, #12]
 8000252:	f003 fa2b 	bl	80036ac <strcpy>
    lcd_goto_XY(row + 1, 0);
 8000256:	687b      	ldr	r3, [r7, #4]
 8000258:	3301      	adds	r3, #1
 800025a:	2100      	movs	r1, #0
 800025c:	4618      	mov	r0, r3
 800025e:	f000 fbb4 	bl	80009ca <lcd_goto_XY>
    lcd_send_string((char*)text);
 8000262:	6838      	ldr	r0, [r7, #0]
 8000264:	f000 fb92 	bl	800098c <lcd_send_string>
 8000268:	e000      	b.n	800026c <lcd_update_line+0x44>
    if (strcmp(buf, text) == 0) return;
 800026a:	bf00      	nop
}
 800026c:	3710      	adds	r7, #16
 800026e:	46bd      	mov	sp, r7
 8000270:	bd80      	pop	{r7, pc}
 8000272:	bf00      	nop
 8000274:	200000b8 	.word	0x200000b8
 8000278:	200000cc 	.word	0x200000cc

0800027c <lcd_show_auto_mode>:

void lcd_show_auto_mode(int t1, int t2) {
 800027c:	b580      	push	{r7, lr}
 800027e:	b08c      	sub	sp, #48	; 0x30
 8000280:	af00      	add	r7, sp, #0
 8000282:	6078      	str	r0, [r7, #4]
 8000284:	6039      	str	r1, [r7, #0]
    char line0[17];
    char line1[17];

    sprintf(line0, " AUTO MODE     ");
 8000286:	f107 031c 	add.w	r3, r7, #28
 800028a:	490d      	ldr	r1, [pc, #52]	; (80002c0 <lcd_show_auto_mode+0x44>)
 800028c:	4618      	mov	r0, r3
 800028e:	f003 f9ed 	bl	800366c <siprintf>
    // Hiển thị cả hai thời gian đang đếm ngược
    sprintf(line1, "L1:%02d  L2:%02d ", t1, t2);
 8000292:	f107 0008 	add.w	r0, r7, #8
 8000296:	683b      	ldr	r3, [r7, #0]
 8000298:	687a      	ldr	r2, [r7, #4]
 800029a:	490a      	ldr	r1, [pc, #40]	; (80002c4 <lcd_show_auto_mode+0x48>)
 800029c:	f003 f9e6 	bl	800366c <siprintf>

    lcd_update_line(0, line0);
 80002a0:	f107 031c 	add.w	r3, r7, #28
 80002a4:	4619      	mov	r1, r3
 80002a6:	2000      	movs	r0, #0
 80002a8:	f7ff ffbe 	bl	8000228 <lcd_update_line>
    lcd_update_line(1, line1);
 80002ac:	f107 0308 	add.w	r3, r7, #8
 80002b0:	4619      	mov	r1, r3
 80002b2:	2001      	movs	r0, #1
 80002b4:	f7ff ffb8 	bl	8000228 <lcd_update_line>
}
 80002b8:	bf00      	nop
 80002ba:	3730      	adds	r7, #48	; 0x30
 80002bc:	46bd      	mov	sp, r7
 80002be:	bd80      	pop	{r7, pc}
 80002c0:	08003f28 	.word	0x08003f28
 80002c4:	08003f38 	.word	0x08003f38

080002c8 <lcd_show_config>:

void lcd_show_config(int current_mode, int inc_value) {
 80002c8:	b580      	push	{r7, lr}
 80002ca:	b08e      	sub	sp, #56	; 0x38
 80002cc:	af00      	add	r7, sp, #0
 80002ce:	6078      	str	r0, [r7, #4]
 80002d0:	6039      	str	r1, [r7, #0]
    char line0[17];
    char line1[17];

    int set_value =
        (current_mode == MODE_2) ? red_time :
 80002d2:	687b      	ldr	r3, [r7, #4]
 80002d4:	2b02      	cmp	r3, #2
 80002d6:	d008      	beq.n	80002ea <lcd_show_config+0x22>
        (current_mode == MODE_3) ? yellow_time :
 80002d8:	687b      	ldr	r3, [r7, #4]
 80002da:	2b03      	cmp	r3, #3
 80002dc:	d102      	bne.n	80002e4 <lcd_show_config+0x1c>
 80002de:	4b22      	ldr	r3, [pc, #136]	; (8000368 <lcd_show_config+0xa0>)
 80002e0:	681b      	ldr	r3, [r3, #0]
 80002e2:	e004      	b.n	80002ee <lcd_show_config+0x26>
 80002e4:	4b21      	ldr	r3, [pc, #132]	; (800036c <lcd_show_config+0xa4>)
 80002e6:	681b      	ldr	r3, [r3, #0]
 80002e8:	e001      	b.n	80002ee <lcd_show_config+0x26>
        (current_mode == MODE_2) ? red_time :
 80002ea:	4b21      	ldr	r3, [pc, #132]	; (8000370 <lcd_show_config+0xa8>)
 80002ec:	681b      	ldr	r3, [r3, #0]
    int set_value =
 80002ee:	637b      	str	r3, [r7, #52]	; 0x34
                                   green_time;

    if (current_mode == MODE_2)       sprintf(line0, "CONFIG: RED    ");
 80002f0:	687b      	ldr	r3, [r7, #4]
 80002f2:	2b02      	cmp	r3, #2
 80002f4:	d106      	bne.n	8000304 <lcd_show_config+0x3c>
 80002f6:	f107 0320 	add.w	r3, r7, #32
 80002fa:	491e      	ldr	r1, [pc, #120]	; (8000374 <lcd_show_config+0xac>)
 80002fc:	4618      	mov	r0, r3
 80002fe:	f003 f9b5 	bl	800366c <siprintf>
 8000302:	e019      	b.n	8000338 <lcd_show_config+0x70>
    else if (current_mode == MODE_3)  sprintf(line0, "CONFIG: YELLOW ");
 8000304:	687b      	ldr	r3, [r7, #4]
 8000306:	2b03      	cmp	r3, #3
 8000308:	d106      	bne.n	8000318 <lcd_show_config+0x50>
 800030a:	f107 0320 	add.w	r3, r7, #32
 800030e:	491a      	ldr	r1, [pc, #104]	; (8000378 <lcd_show_config+0xb0>)
 8000310:	4618      	mov	r0, r3
 8000312:	f003 f9ab 	bl	800366c <siprintf>
 8000316:	e00f      	b.n	8000338 <lcd_show_config+0x70>
    else if (current_mode == MODE_4)  sprintf(line0, "CONFIG: GREEN  ");
 8000318:	687b      	ldr	r3, [r7, #4]
 800031a:	2b04      	cmp	r3, #4
 800031c:	d106      	bne.n	800032c <lcd_show_config+0x64>
 800031e:	f107 0320 	add.w	r3, r7, #32
 8000322:	4916      	ldr	r1, [pc, #88]	; (800037c <lcd_show_config+0xb4>)
 8000324:	4618      	mov	r0, r3
 8000326:	f003 f9a1 	bl	800366c <siprintf>
 800032a:	e005      	b.n	8000338 <lcd_show_config+0x70>
    else                              sprintf(line0, "CONFIG:        ");
 800032c:	f107 0320 	add.w	r3, r7, #32
 8000330:	4913      	ldr	r1, [pc, #76]	; (8000380 <lcd_show_config+0xb8>)
 8000332:	4618      	mov	r0, r3
 8000334:	f003 f99a 	bl	800366c <siprintf>

    sprintf(line1, "INC:%02d SET:%02d ", inc_value, set_value);
 8000338:	f107 000c 	add.w	r0, r7, #12
 800033c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800033e:	683a      	ldr	r2, [r7, #0]
 8000340:	4910      	ldr	r1, [pc, #64]	; (8000384 <lcd_show_config+0xbc>)
 8000342:	f003 f993 	bl	800366c <siprintf>

    lcd_update_line(0, line0);
 8000346:	f107 0320 	add.w	r3, r7, #32
 800034a:	4619      	mov	r1, r3
 800034c:	2000      	movs	r0, #0
 800034e:	f7ff ff6b 	bl	8000228 <lcd_update_line>
    lcd_update_line(1, line1);
 8000352:	f107 030c 	add.w	r3, r7, #12
 8000356:	4619      	mov	r1, r3
 8000358:	2001      	movs	r0, #1
 800035a:	f7ff ff65 	bl	8000228 <lcd_update_line>
}
 800035e:	bf00      	nop
 8000360:	3738      	adds	r7, #56	; 0x38
 8000362:	46bd      	mov	sp, r7
 8000364:	bd80      	pop	{r7, pc}
 8000366:	bf00      	nop
 8000368:	20000014 	.word	0x20000014
 800036c:	20000018 	.word	0x20000018
 8000370:	20000010 	.word	0x20000010
 8000374:	08003f4c 	.word	0x08003f4c
 8000378:	08003f5c 	.word	0x08003f5c
 800037c:	08003f6c 	.word	0x08003f6c
 8000380:	08003f7c 	.word	0x08003f7c
 8000384:	08003f8c 	.word	0x08003f8c

08000388 <setModuleLED>:
// --- LED Control (Logic 2-bit) ---

static void setModuleLED(int color,
                         GPIO_TypeDef* PA, uint16_t A,
                         GPIO_TypeDef* PB, uint16_t B)
{
 8000388:	b580      	push	{r7, lr}
 800038a:	b084      	sub	sp, #16
 800038c:	af00      	add	r7, sp, #0
 800038e:	60f8      	str	r0, [r7, #12]
 8000390:	60b9      	str	r1, [r7, #8]
 8000392:	603b      	str	r3, [r7, #0]
 8000394:	4613      	mov	r3, r2
 8000396:	80fb      	strh	r3, [r7, #6]
    // Giữ nguyên logic 2-bit (3=R, 1=Y, 2=G)
    HAL_GPIO_WritePin(PA, A, (color & 0x02) ? GPIO_PIN_SET : GPIO_PIN_RESET);
 8000398:	68fb      	ldr	r3, [r7, #12]
 800039a:	105b      	asrs	r3, r3, #1
 800039c:	b2db      	uxtb	r3, r3
 800039e:	f003 0301 	and.w	r3, r3, #1
 80003a2:	b2da      	uxtb	r2, r3
 80003a4:	88fb      	ldrh	r3, [r7, #6]
 80003a6:	4619      	mov	r1, r3
 80003a8:	68b8      	ldr	r0, [r7, #8]
 80003aa:	f001 fb78 	bl	8001a9e <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(PB, B, (color & 0x01) ? GPIO_PIN_SET : GPIO_PIN_RESET);
 80003ae:	68fb      	ldr	r3, [r7, #12]
 80003b0:	b2db      	uxtb	r3, r3
 80003b2:	f003 0301 	and.w	r3, r3, #1
 80003b6:	b2da      	uxtb	r2, r3
 80003b8:	8b3b      	ldrh	r3, [r7, #24]
 80003ba:	4619      	mov	r1, r3
 80003bc:	6838      	ldr	r0, [r7, #0]
 80003be:	f001 fb6e 	bl	8001a9e <HAL_GPIO_WritePin>
}
 80003c2:	bf00      	nop
 80003c4:	3710      	adds	r7, #16
 80003c6:	46bd      	mov	sp, r7
 80003c8:	bd80      	pop	{r7, pc}
	...

080003cc <setTrafficLED>:

void setTrafficLED(int r1, int y1, int g1, int r2, int y2, int g2)
{
 80003cc:	b580      	push	{r7, lr}
 80003ce:	b088      	sub	sp, #32
 80003d0:	af02      	add	r7, sp, #8
 80003d2:	60f8      	str	r0, [r7, #12]
 80003d4:	60b9      	str	r1, [r7, #8]
 80003d6:	607a      	str	r2, [r7, #4]
 80003d8:	603b      	str	r3, [r7, #0]
    uint8_t code1 = (r1 ? 3 : y1 ? 1 : g1 ? 2 : 0);
 80003da:	68fb      	ldr	r3, [r7, #12]
 80003dc:	2b00      	cmp	r3, #0
 80003de:	d10b      	bne.n	80003f8 <setTrafficLED+0x2c>
 80003e0:	68bb      	ldr	r3, [r7, #8]
 80003e2:	2b00      	cmp	r3, #0
 80003e4:	d106      	bne.n	80003f4 <setTrafficLED+0x28>
 80003e6:	687b      	ldr	r3, [r7, #4]
 80003e8:	2b00      	cmp	r3, #0
 80003ea:	d001      	beq.n	80003f0 <setTrafficLED+0x24>
 80003ec:	2302      	movs	r3, #2
 80003ee:	e004      	b.n	80003fa <setTrafficLED+0x2e>
 80003f0:	2300      	movs	r3, #0
 80003f2:	e002      	b.n	80003fa <setTrafficLED+0x2e>
 80003f4:	2301      	movs	r3, #1
 80003f6:	e000      	b.n	80003fa <setTrafficLED+0x2e>
 80003f8:	2303      	movs	r3, #3
 80003fa:	75fb      	strb	r3, [r7, #23]
    uint8_t code2 = (r2 ? 3 : y2 ? 1 : g2 ? 2 : 0);
 80003fc:	683b      	ldr	r3, [r7, #0]
 80003fe:	2b00      	cmp	r3, #0
 8000400:	d10b      	bne.n	800041a <setTrafficLED+0x4e>
 8000402:	6a3b      	ldr	r3, [r7, #32]
 8000404:	2b00      	cmp	r3, #0
 8000406:	d106      	bne.n	8000416 <setTrafficLED+0x4a>
 8000408:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800040a:	2b00      	cmp	r3, #0
 800040c:	d001      	beq.n	8000412 <setTrafficLED+0x46>
 800040e:	2302      	movs	r3, #2
 8000410:	e004      	b.n	800041c <setTrafficLED+0x50>
 8000412:	2300      	movs	r3, #0
 8000414:	e002      	b.n	800041c <setTrafficLED+0x50>
 8000416:	2301      	movs	r3, #1
 8000418:	e000      	b.n	800041c <setTrafficLED+0x50>
 800041a:	2303      	movs	r3, #3
 800041c:	75bb      	strb	r3, [r7, #22]

    setModuleLED(code1, L1A_GPIO_Port, L1A_Pin, L1B_GPIO_Port, L1B_Pin);
 800041e:	7df8      	ldrb	r0, [r7, #23]
 8000420:	2380      	movs	r3, #128	; 0x80
 8000422:	9300      	str	r3, [sp, #0]
 8000424:	4b09      	ldr	r3, [pc, #36]	; (800044c <setTrafficLED+0x80>)
 8000426:	2240      	movs	r2, #64	; 0x40
 8000428:	4909      	ldr	r1, [pc, #36]	; (8000450 <setTrafficLED+0x84>)
 800042a:	f7ff ffad 	bl	8000388 <setModuleLED>
    setModuleLED(code2, L2A_GPIO_Port, L2A_Pin, L2B_GPIO_Port, L2B_Pin);
 800042e:	7db8      	ldrb	r0, [r7, #22]
 8000430:	f44f 7300 	mov.w	r3, #512	; 0x200
 8000434:	9300      	str	r3, [sp, #0]
 8000436:	4b07      	ldr	r3, [pc, #28]	; (8000454 <setTrafficLED+0x88>)
 8000438:	f44f 7280 	mov.w	r2, #256	; 0x100
 800043c:	4905      	ldr	r1, [pc, #20]	; (8000454 <setTrafficLED+0x88>)
 800043e:	f7ff ffa3 	bl	8000388 <setModuleLED>
}
 8000442:	bf00      	nop
 8000444:	3718      	adds	r7, #24
 8000446:	46bd      	mov	sp, r7
 8000448:	bd80      	pop	{r7, pc}
 800044a:	bf00      	nop
 800044c:	40011000 	.word	0x40011000
 8000450:	40010c00 	.word	0x40010c00
 8000454:	40010800 	.word	0x40010800

08000458 <enterState>:
// --- FSM Handler ---

void enterState(int new_state,
                int r1, int y1, int g1,
                int r2, int y2, int g2)
{
 8000458:	b580      	push	{r7, lr}
 800045a:	b086      	sub	sp, #24
 800045c:	af02      	add	r7, sp, #8
 800045e:	60f8      	str	r0, [r7, #12]
 8000460:	60b9      	str	r1, [r7, #8]
 8000462:	607a      	str	r2, [r7, #4]
 8000464:	603b      	str	r3, [r7, #0]
    status = new_state;
 8000466:	4a08      	ldr	r2, [pc, #32]	; (8000488 <enterState+0x30>)
 8000468:	68fb      	ldr	r3, [r7, #12]
 800046a:	6013      	str	r3, [r2, #0]
    setTrafficLED(r1, y1, g1, r2, y2, g2);
 800046c:	6a3b      	ldr	r3, [r7, #32]
 800046e:	9301      	str	r3, [sp, #4]
 8000470:	69fb      	ldr	r3, [r7, #28]
 8000472:	9300      	str	r3, [sp, #0]
 8000474:	69bb      	ldr	r3, [r7, #24]
 8000476:	683a      	ldr	r2, [r7, #0]
 8000478:	6879      	ldr	r1, [r7, #4]
 800047a:	68b8      	ldr	r0, [r7, #8]
 800047c:	f7ff ffa6 	bl	80003cc <setTrafficLED>
}
 8000480:	bf00      	nop
 8000482:	3710      	adds	r7, #16
 8000484:	46bd      	mov	sp, r7
 8000486:	bd80      	pop	{r7, pc}
 8000488:	200000a8 	.word	0x200000a8

0800048c <check_button>:

// --- BUTTON HANDLER ---
void check_button(void)
{
 800048c:	b580      	push	{r7, lr}
 800048e:	b084      	sub	sp, #16
 8000490:	af02      	add	r7, sp, #8
    int button_event = isButtonPressed();
 8000492:	f7ff fe65 	bl	8000160 <isButtonPressed>
 8000496:	6078      	str	r0, [r7, #4]
    if (button_event == 0) return;
 8000498:	687b      	ldr	r3, [r7, #4]
 800049a:	2b00      	cmp	r3, #0
 800049c:	f000 8091 	beq.w	80005c2 <check_button+0x136>

    if (button_event == 1) // MODE
 80004a0:	687b      	ldr	r3, [r7, #4]
 80004a2:	2b01      	cmp	r3, #1
 80004a4:	d133      	bne.n	800050e <check_button+0x82>
    {
        mode = (mode == MODE_4) ? MODE_1 : mode + 1;
 80004a6:	4b4a      	ldr	r3, [pc, #296]	; (80005d0 <check_button+0x144>)
 80004a8:	681b      	ldr	r3, [r3, #0]
 80004aa:	2b04      	cmp	r3, #4
 80004ac:	d003      	beq.n	80004b6 <check_button+0x2a>
 80004ae:	4b48      	ldr	r3, [pc, #288]	; (80005d0 <check_button+0x144>)
 80004b0:	681b      	ldr	r3, [r3, #0]
 80004b2:	3301      	adds	r3, #1
 80004b4:	e000      	b.n	80004b8 <check_button+0x2c>
 80004b6:	2301      	movs	r3, #1
 80004b8:	4a45      	ldr	r2, [pc, #276]	; (80005d0 <check_button+0x144>)
 80004ba:	6013      	str	r3, [r2, #0]

        // Reset biến đếm (INCREASE value) khi chuyển mode
        cnt = 0;
 80004bc:	4b45      	ldr	r3, [pc, #276]	; (80005d4 <check_button+0x148>)
 80004be:	2200      	movs	r2, #0
 80004c0:	601a      	str	r2, [r3, #0]
        config_value = 0;
 80004c2:	4b45      	ldr	r3, [pc, #276]	; (80005d8 <check_button+0x14c>)
 80004c4:	2200      	movs	r2, #0
 80004c6:	601a      	str	r2, [r3, #0]

        lcd_clear_display();
 80004c8:	f000 fa75 	bl	80009b6 <lcd_clear_display>
        lcd_line0[0] = 0;
 80004cc:	4b43      	ldr	r3, [pc, #268]	; (80005dc <check_button+0x150>)
 80004ce:	2200      	movs	r2, #0
 80004d0:	701a      	strb	r2, [r3, #0]
        lcd_line1[0] = 0;
 80004d2:	4b43      	ldr	r3, [pc, #268]	; (80005e0 <check_button+0x154>)
 80004d4:	2200      	movs	r2, #0
 80004d6:	701a      	strb	r2, [r3, #0]

        if (mode == MODE_1)
 80004d8:	4b3d      	ldr	r3, [pc, #244]	; (80005d0 <check_button+0x144>)
 80004da:	681b      	ldr	r3, [r3, #0]
 80004dc:	2b01      	cmp	r3, #1
 80004de:	d10b      	bne.n	80004f8 <check_button+0x6c>
        {
            status = STATE_R1_G2;
 80004e0:	4b40      	ldr	r3, [pc, #256]	; (80005e4 <check_button+0x158>)
 80004e2:	2200      	movs	r2, #0
 80004e4:	601a      	str	r2, [r3, #0]
            current_time_1 = red_time;
 80004e6:	4b40      	ldr	r3, [pc, #256]	; (80005e8 <check_button+0x15c>)
 80004e8:	681b      	ldr	r3, [r3, #0]
 80004ea:	4a40      	ldr	r2, [pc, #256]	; (80005ec <check_button+0x160>)
 80004ec:	6013      	str	r3, [r2, #0]
            current_time_2 = green_time;
 80004ee:	4b40      	ldr	r3, [pc, #256]	; (80005f0 <check_button+0x164>)
 80004f0:	681b      	ldr	r3, [r3, #0]
 80004f2:	4a40      	ldr	r2, [pc, #256]	; (80005f4 <check_button+0x168>)
 80004f4:	6013      	str	r3, [r2, #0]
        } else {
            setTrafficLED(0,0,0, 0,0,0);
        }
        return;
 80004f6:	e067      	b.n	80005c8 <check_button+0x13c>
            setTrafficLED(0,0,0, 0,0,0);
 80004f8:	2300      	movs	r3, #0
 80004fa:	9301      	str	r3, [sp, #4]
 80004fc:	2300      	movs	r3, #0
 80004fe:	9300      	str	r3, [sp, #0]
 8000500:	2300      	movs	r3, #0
 8000502:	2200      	movs	r2, #0
 8000504:	2100      	movs	r1, #0
 8000506:	2000      	movs	r0, #0
 8000508:	f7ff ff60 	bl	80003cc <setTrafficLED>
        return;
 800050c:	e05c      	b.n	80005c8 <check_button+0x13c>
    }

    if (mode == MODE_1) return;
 800050e:	4b30      	ldr	r3, [pc, #192]	; (80005d0 <check_button+0x144>)
 8000510:	681b      	ldr	r3, [r3, #0]
 8000512:	2b01      	cmp	r3, #1
 8000514:	d057      	beq.n	80005c6 <check_button+0x13a>

    if (button_event == 2) // INCREASE
 8000516:	687b      	ldr	r3, [r7, #4]
 8000518:	2b02      	cmp	r3, #2
 800051a:	d113      	bne.n	8000544 <check_button+0xb8>
    {
        cnt = (cnt + 1) % 100;
 800051c:	4b2d      	ldr	r3, [pc, #180]	; (80005d4 <check_button+0x148>)
 800051e:	681b      	ldr	r3, [r3, #0]
 8000520:	1c5a      	adds	r2, r3, #1
 8000522:	4b35      	ldr	r3, [pc, #212]	; (80005f8 <check_button+0x16c>)
 8000524:	fb83 1302 	smull	r1, r3, r3, r2
 8000528:	1159      	asrs	r1, r3, #5
 800052a:	17d3      	asrs	r3, r2, #31
 800052c:	1acb      	subs	r3, r1, r3
 800052e:	2164      	movs	r1, #100	; 0x64
 8000530:	fb01 f303 	mul.w	r3, r1, r3
 8000534:	1ad3      	subs	r3, r2, r3
 8000536:	4a27      	ldr	r2, [pc, #156]	; (80005d4 <check_button+0x148>)
 8000538:	6013      	str	r3, [r2, #0]
        config_value = cnt;
 800053a:	4b26      	ldr	r3, [pc, #152]	; (80005d4 <check_button+0x148>)
 800053c:	681b      	ldr	r3, [r3, #0]
 800053e:	4a26      	ldr	r2, [pc, #152]	; (80005d8 <check_button+0x14c>)
 8000540:	6013      	str	r3, [r2, #0]
 8000542:	e035      	b.n	80005b0 <check_button+0x124>
    }
    else if (button_event == 3) // SET
 8000544:	687b      	ldr	r3, [r7, #4]
 8000546:	2b03      	cmp	r3, #3
 8000548:	d132      	bne.n	80005b0 <check_button+0x124>
    {
        switch (mode)
 800054a:	4b21      	ldr	r3, [pc, #132]	; (80005d0 <check_button+0x144>)
 800054c:	681b      	ldr	r3, [r3, #0]
 800054e:	2b04      	cmp	r3, #4
 8000550:	d010      	beq.n	8000574 <check_button+0xe8>
 8000552:	2b04      	cmp	r3, #4
 8000554:	dc26      	bgt.n	80005a4 <check_button+0x118>
 8000556:	2b02      	cmp	r3, #2
 8000558:	d002      	beq.n	8000560 <check_button+0xd4>
 800055a:	2b03      	cmp	r3, #3
 800055c:	d005      	beq.n	800056a <check_button+0xde>
 800055e:	e021      	b.n	80005a4 <check_button+0x118>
        {
            case MODE_2: red_time = cnt; break;
 8000560:	4b1c      	ldr	r3, [pc, #112]	; (80005d4 <check_button+0x148>)
 8000562:	681b      	ldr	r3, [r3, #0]
 8000564:	4a20      	ldr	r2, [pc, #128]	; (80005e8 <check_button+0x15c>)
 8000566:	6013      	str	r3, [r2, #0]
 8000568:	e01c      	b.n	80005a4 <check_button+0x118>
            case MODE_3: yellow_time = cnt; break;
 800056a:	4b1a      	ldr	r3, [pc, #104]	; (80005d4 <check_button+0x148>)
 800056c:	681b      	ldr	r3, [r3, #0]
 800056e:	4a23      	ldr	r2, [pc, #140]	; (80005fc <check_button+0x170>)
 8000570:	6013      	str	r3, [r2, #0]
 8000572:	e017      	b.n	80005a4 <check_button+0x118>
            case MODE_4:
                // Chỉ set Green nếu thỏa mãn điều kiện Red = Yellow + Green
                if (red_time == yellow_time + cnt) {
 8000574:	4b21      	ldr	r3, [pc, #132]	; (80005fc <check_button+0x170>)
 8000576:	681a      	ldr	r2, [r3, #0]
 8000578:	4b16      	ldr	r3, [pc, #88]	; (80005d4 <check_button+0x148>)
 800057a:	681b      	ldr	r3, [r3, #0]
 800057c:	441a      	add	r2, r3
 800057e:	4b1a      	ldr	r3, [pc, #104]	; (80005e8 <check_button+0x15c>)
 8000580:	681b      	ldr	r3, [r3, #0]
 8000582:	429a      	cmp	r2, r3
 8000584:	d104      	bne.n	8000590 <check_button+0x104>
                    green_time = cnt;
 8000586:	4b13      	ldr	r3, [pc, #76]	; (80005d4 <check_button+0x148>)
 8000588:	681b      	ldr	r3, [r3, #0]
 800058a:	4a19      	ldr	r2, [pc, #100]	; (80005f0 <check_button+0x164>)
 800058c:	6013      	str	r3, [r2, #0]
                    // Nếu không hợp lệ, giữ nguyên giá trị đã set trước đó.
                    red_time = 5;
                    yellow_time = 2;
                    green_time = 3;
                }
                break;
 800058e:	e008      	b.n	80005a2 <check_button+0x116>
                    red_time = 5;
 8000590:	4b15      	ldr	r3, [pc, #84]	; (80005e8 <check_button+0x15c>)
 8000592:	2205      	movs	r2, #5
 8000594:	601a      	str	r2, [r3, #0]
                    yellow_time = 2;
 8000596:	4b19      	ldr	r3, [pc, #100]	; (80005fc <check_button+0x170>)
 8000598:	2202      	movs	r2, #2
 800059a:	601a      	str	r2, [r3, #0]
                    green_time = 3;
 800059c:	4b14      	ldr	r3, [pc, #80]	; (80005f0 <check_button+0x164>)
 800059e:	2203      	movs	r2, #3
 80005a0:	601a      	str	r2, [r3, #0]
                break;
 80005a2:	bf00      	nop
        }
        // Sau khi set, reset biến đếm (INCREASE value)
        cnt = 0;
 80005a4:	4b0b      	ldr	r3, [pc, #44]	; (80005d4 <check_button+0x148>)
 80005a6:	2200      	movs	r2, #0
 80005a8:	601a      	str	r2, [r3, #0]
        config_value = 0;
 80005aa:	4b0b      	ldr	r3, [pc, #44]	; (80005d8 <check_button+0x14c>)
 80005ac:	2200      	movs	r2, #0
 80005ae:	601a      	str	r2, [r3, #0]
    }

    lcd_show_config(mode, config_value);
 80005b0:	4b07      	ldr	r3, [pc, #28]	; (80005d0 <check_button+0x144>)
 80005b2:	681b      	ldr	r3, [r3, #0]
 80005b4:	4a08      	ldr	r2, [pc, #32]	; (80005d8 <check_button+0x14c>)
 80005b6:	6812      	ldr	r2, [r2, #0]
 80005b8:	4611      	mov	r1, r2
 80005ba:	4618      	mov	r0, r3
 80005bc:	f7ff fe84 	bl	80002c8 <lcd_show_config>
 80005c0:	e002      	b.n	80005c8 <check_button+0x13c>
    if (button_event == 0) return;
 80005c2:	bf00      	nop
 80005c4:	e000      	b.n	80005c8 <check_button+0x13c>
    if (mode == MODE_1) return;
 80005c6:	bf00      	nop
}
 80005c8:	3708      	adds	r7, #8
 80005ca:	46bd      	mov	sp, r7
 80005cc:	bd80      	pop	{r7, pc}
 80005ce:	bf00      	nop
 80005d0:	2000000c 	.word	0x2000000c
 80005d4:	200000b4 	.word	0x200000b4
 80005d8:	200000ac 	.word	0x200000ac
 80005dc:	200000b8 	.word	0x200000b8
 80005e0:	200000cc 	.word	0x200000cc
 80005e4:	200000a8 	.word	0x200000a8
 80005e8:	20000010 	.word	0x20000010
 80005ec:	200010e4 	.word	0x200010e4
 80005f0:	20000018 	.word	0x20000018
 80005f4:	200010e8 	.word	0x200010e8
 80005f8:	51eb851f 	.word	0x51eb851f
 80005fc:	20000014 	.word	0x20000014

08000600 <run_auto_fsm>:

// --- FSM CỦA AUTO MODE (MODE_1) ---

static void run_auto_fsm(void)
{
 8000600:	b580      	push	{r7, lr}
 8000602:	b084      	sub	sp, #16
 8000604:	af04      	add	r7, sp, #16
    // --- HIỂN THỊ ---
    lcd_show_auto_mode(current_time_1, current_time_2);
 8000606:	4b5f      	ldr	r3, [pc, #380]	; (8000784 <run_auto_fsm+0x184>)
 8000608:	681b      	ldr	r3, [r3, #0]
 800060a:	4a5f      	ldr	r2, [pc, #380]	; (8000788 <run_auto_fsm+0x188>)
 800060c:	6812      	ldr	r2, [r2, #0]
 800060e:	4611      	mov	r1, r2
 8000610:	4618      	mov	r0, r3
 8000612:	f7ff fe33 	bl	800027c <lcd_show_auto_mode>

    // --- 1. GIẢM THỜI GIAN ĐẾM NGƯỢC (CẢ HAI CÙNG GIẢM) ---
    if (current_time_1 > 0) current_time_1--;
 8000616:	4b5b      	ldr	r3, [pc, #364]	; (8000784 <run_auto_fsm+0x184>)
 8000618:	681b      	ldr	r3, [r3, #0]
 800061a:	2b00      	cmp	r3, #0
 800061c:	dd04      	ble.n	8000628 <run_auto_fsm+0x28>
 800061e:	4b59      	ldr	r3, [pc, #356]	; (8000784 <run_auto_fsm+0x184>)
 8000620:	681b      	ldr	r3, [r3, #0]
 8000622:	3b01      	subs	r3, #1
 8000624:	4a57      	ldr	r2, [pc, #348]	; (8000784 <run_auto_fsm+0x184>)
 8000626:	6013      	str	r3, [r2, #0]
    if (current_time_2 > 0) current_time_2--;
 8000628:	4b57      	ldr	r3, [pc, #348]	; (8000788 <run_auto_fsm+0x188>)
 800062a:	681b      	ldr	r3, [r3, #0]
 800062c:	2b00      	cmp	r3, #0
 800062e:	dd04      	ble.n	800063a <run_auto_fsm+0x3a>
 8000630:	4b55      	ldr	r3, [pc, #340]	; (8000788 <run_auto_fsm+0x188>)
 8000632:	681b      	ldr	r3, [r3, #0]
 8000634:	3b01      	subs	r3, #1
 8000636:	4a54      	ldr	r2, [pc, #336]	; (8000788 <run_auto_fsm+0x188>)
 8000638:	6013      	str	r3, [r2, #0]


    // --- 2. CHUYỂN TRẠNG THÁI ---
    // (Logic chuyển trạng thái được kiểm soát bởi thời gian của đèn đang Xanh/Vàng)
    switch (status)
 800063a:	4b54      	ldr	r3, [pc, #336]	; (800078c <run_auto_fsm+0x18c>)
 800063c:	681b      	ldr	r3, [r3, #0]
 800063e:	2b03      	cmp	r3, #3
 8000640:	f200 809c 	bhi.w	800077c <run_auto_fsm+0x17c>
 8000644:	a201      	add	r2, pc, #4	; (adr r2, 800064c <run_auto_fsm+0x4c>)
 8000646:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800064a:	bf00      	nop
 800064c:	0800065d 	.word	0x0800065d
 8000650:	080006a1 	.word	0x080006a1
 8000654:	080006ed 	.word	0x080006ed
 8000658:	08000731 	.word	0x08000731
    {
        case STATE_R1_G2: // R1, G2 (Đỏ 1, Xanh 2) -> L2 đếm (Green -> Yellow)
            // Kiểm tra thời gian đếm ngược của Đèn 2 (đang Xanh)
            if (current_time_2 <= 0) {
 800065c:	4b4a      	ldr	r3, [pc, #296]	; (8000788 <run_auto_fsm+0x188>)
 800065e:	681b      	ldr	r3, [r3, #0]
 8000660:	2b00      	cmp	r3, #0
 8000662:	dc10      	bgt.n	8000686 <run_auto_fsm+0x86>
                enterState(STATE_R1_Y2, 1,0,0, 0,1,0); // R1, Y2
 8000664:	2300      	movs	r3, #0
 8000666:	9302      	str	r3, [sp, #8]
 8000668:	2301      	movs	r3, #1
 800066a:	9301      	str	r3, [sp, #4]
 800066c:	2300      	movs	r3, #0
 800066e:	9300      	str	r3, [sp, #0]
 8000670:	2300      	movs	r3, #0
 8000672:	2200      	movs	r2, #0
 8000674:	2101      	movs	r1, #1
 8000676:	2001      	movs	r0, #1
 8000678:	f7ff feee 	bl	8000458 <enterState>
                // L2 chuyển từ Xanh sang Vàng, reset thời gian L2
                current_time_2 = yellow_time;
 800067c:	4b44      	ldr	r3, [pc, #272]	; (8000790 <run_auto_fsm+0x190>)
 800067e:	681b      	ldr	r3, [r3, #0]
 8000680:	4a41      	ldr	r2, [pc, #260]	; (8000788 <run_auto_fsm+0x188>)
 8000682:	6013      	str	r3, [r2, #0]
            } else {
                enterState(STATE_R1_G2, 1,0,0, 0,0,1);
            }
            break;
 8000684:	e07a      	b.n	800077c <run_auto_fsm+0x17c>
                enterState(STATE_R1_G2, 1,0,0, 0,0,1);
 8000686:	2301      	movs	r3, #1
 8000688:	9302      	str	r3, [sp, #8]
 800068a:	2300      	movs	r3, #0
 800068c:	9301      	str	r3, [sp, #4]
 800068e:	2300      	movs	r3, #0
 8000690:	9300      	str	r3, [sp, #0]
 8000692:	2300      	movs	r3, #0
 8000694:	2200      	movs	r2, #0
 8000696:	2101      	movs	r1, #1
 8000698:	2000      	movs	r0, #0
 800069a:	f7ff fedd 	bl	8000458 <enterState>
            break;
 800069e:	e06d      	b.n	800077c <run_auto_fsm+0x17c>

        case STATE_R1_Y2: // R1, Y2 (Đỏ 1, Vàng 2) -> L2 đếm (Yellow)
            // Kiểm tra thời gian đếm ngược của Đèn 2 (đang Vàng)
            if (current_time_2 <= 0) {
 80006a0:	4b39      	ldr	r3, [pc, #228]	; (8000788 <run_auto_fsm+0x188>)
 80006a2:	681b      	ldr	r3, [r3, #0]
 80006a4:	2b00      	cmp	r3, #0
 80006a6:	dc14      	bgt.n	80006d2 <run_auto_fsm+0xd2>
                // Chuyển chu kỳ: Đèn 1 sang Xanh, Đèn 2 sang Đỏ
                enterState(STATE_G1_R2, 0,0,1, 1,0,0); // G1, R2
 80006a8:	2300      	movs	r3, #0
 80006aa:	9302      	str	r3, [sp, #8]
 80006ac:	2300      	movs	r3, #0
 80006ae:	9301      	str	r3, [sp, #4]
 80006b0:	2301      	movs	r3, #1
 80006b2:	9300      	str	r3, [sp, #0]
 80006b4:	2301      	movs	r3, #1
 80006b6:	2200      	movs	r2, #0
 80006b8:	2100      	movs	r1, #0
 80006ba:	2002      	movs	r0, #2
 80006bc:	f7ff fecc 	bl	8000458 <enterState>
                current_time_1 = green_time;           // L1 bắt đầu đếm Green Time
 80006c0:	4b34      	ldr	r3, [pc, #208]	; (8000794 <run_auto_fsm+0x194>)
 80006c2:	681b      	ldr	r3, [r3, #0]
 80006c4:	4a2f      	ldr	r2, [pc, #188]	; (8000784 <run_auto_fsm+0x184>)
 80006c6:	6013      	str	r3, [r2, #0]
                current_time_2 = red_time;             // L2 bắt đầu đếm Red Time
 80006c8:	4b33      	ldr	r3, [pc, #204]	; (8000798 <run_auto_fsm+0x198>)
 80006ca:	681b      	ldr	r3, [r3, #0]
 80006cc:	4a2e      	ldr	r2, [pc, #184]	; (8000788 <run_auto_fsm+0x188>)
 80006ce:	6013      	str	r3, [r2, #0]
            } else {
                enterState(STATE_R1_Y2, 1,0,0, 0,1,0);
            }
            break;
 80006d0:	e054      	b.n	800077c <run_auto_fsm+0x17c>
                enterState(STATE_R1_Y2, 1,0,0, 0,1,0);
 80006d2:	2300      	movs	r3, #0
 80006d4:	9302      	str	r3, [sp, #8]
 80006d6:	2301      	movs	r3, #1
 80006d8:	9301      	str	r3, [sp, #4]
 80006da:	2300      	movs	r3, #0
 80006dc:	9300      	str	r3, [sp, #0]
 80006de:	2300      	movs	r3, #0
 80006e0:	2200      	movs	r2, #0
 80006e2:	2101      	movs	r1, #1
 80006e4:	2001      	movs	r0, #1
 80006e6:	f7ff feb7 	bl	8000458 <enterState>
            break;
 80006ea:	e047      	b.n	800077c <run_auto_fsm+0x17c>

        case STATE_G1_R2: // G1, R2 (Xanh 1, Đỏ 2) -> L1 đếm (Green -> Yellow)
            // Kiểm tra thời gian đếm ngược của Đèn 1 (đang Xanh)
            if (current_time_1 <= 0) {
 80006ec:	4b25      	ldr	r3, [pc, #148]	; (8000784 <run_auto_fsm+0x184>)
 80006ee:	681b      	ldr	r3, [r3, #0]
 80006f0:	2b00      	cmp	r3, #0
 80006f2:	dc10      	bgt.n	8000716 <run_auto_fsm+0x116>
                enterState(STATE_Y1_R2, 0,1,0, 1,0,0); // Y1, R2
 80006f4:	2300      	movs	r3, #0
 80006f6:	9302      	str	r3, [sp, #8]
 80006f8:	2300      	movs	r3, #0
 80006fa:	9301      	str	r3, [sp, #4]
 80006fc:	2301      	movs	r3, #1
 80006fe:	9300      	str	r3, [sp, #0]
 8000700:	2300      	movs	r3, #0
 8000702:	2201      	movs	r2, #1
 8000704:	2100      	movs	r1, #0
 8000706:	2003      	movs	r0, #3
 8000708:	f7ff fea6 	bl	8000458 <enterState>
                // L1 chuyển từ Xanh sang Vàng, reset thời gian L1
                current_time_1 = yellow_time;
 800070c:	4b20      	ldr	r3, [pc, #128]	; (8000790 <run_auto_fsm+0x190>)
 800070e:	681b      	ldr	r3, [r3, #0]
 8000710:	4a1c      	ldr	r2, [pc, #112]	; (8000784 <run_auto_fsm+0x184>)
 8000712:	6013      	str	r3, [r2, #0]
            } else {
                enterState(STATE_G1_R2, 0,0,1, 1,0,0);
            }
            break;
 8000714:	e032      	b.n	800077c <run_auto_fsm+0x17c>
                enterState(STATE_G1_R2, 0,0,1, 1,0,0);
 8000716:	2300      	movs	r3, #0
 8000718:	9302      	str	r3, [sp, #8]
 800071a:	2300      	movs	r3, #0
 800071c:	9301      	str	r3, [sp, #4]
 800071e:	2301      	movs	r3, #1
 8000720:	9300      	str	r3, [sp, #0]
 8000722:	2301      	movs	r3, #1
 8000724:	2200      	movs	r2, #0
 8000726:	2100      	movs	r1, #0
 8000728:	2002      	movs	r0, #2
 800072a:	f7ff fe95 	bl	8000458 <enterState>
            break;
 800072e:	e025      	b.n	800077c <run_auto_fsm+0x17c>

        case STATE_Y1_R2: // Y1, R2 (Vàng 1, Đỏ 2) -> L1 đếm (Yellow)
            // Kiểm tra thời gian đếm ngược của Đèn 1 (đang Vàng)
            if (current_time_1 <= 0) {
 8000730:	4b14      	ldr	r3, [pc, #80]	; (8000784 <run_auto_fsm+0x184>)
 8000732:	681b      	ldr	r3, [r3, #0]
 8000734:	2b00      	cmp	r3, #0
 8000736:	dc14      	bgt.n	8000762 <run_auto_fsm+0x162>
                // Chuyển chu kỳ: Đèn 1 sang Đỏ, Đèn 2 sang Xanh
                enterState(STATE_R1_G2, 1,0,0, 0,0,1); // R1, G2
 8000738:	2301      	movs	r3, #1
 800073a:	9302      	str	r3, [sp, #8]
 800073c:	2300      	movs	r3, #0
 800073e:	9301      	str	r3, [sp, #4]
 8000740:	2300      	movs	r3, #0
 8000742:	9300      	str	r3, [sp, #0]
 8000744:	2300      	movs	r3, #0
 8000746:	2200      	movs	r2, #0
 8000748:	2101      	movs	r1, #1
 800074a:	2000      	movs	r0, #0
 800074c:	f7ff fe84 	bl	8000458 <enterState>
                current_time_1 = red_time;             // L1 bắt đầu đếm Red Time
 8000750:	4b11      	ldr	r3, [pc, #68]	; (8000798 <run_auto_fsm+0x198>)
 8000752:	681b      	ldr	r3, [r3, #0]
 8000754:	4a0b      	ldr	r2, [pc, #44]	; (8000784 <run_auto_fsm+0x184>)
 8000756:	6013      	str	r3, [r2, #0]
                current_time_2 = green_time;           // L2 bắt đầu đếm Green Time
 8000758:	4b0e      	ldr	r3, [pc, #56]	; (8000794 <run_auto_fsm+0x194>)
 800075a:	681b      	ldr	r3, [r3, #0]
 800075c:	4a0a      	ldr	r2, [pc, #40]	; (8000788 <run_auto_fsm+0x188>)
 800075e:	6013      	str	r3, [r2, #0]
            } else {
                enterState(STATE_Y1_R2, 0,1,0, 1,0,0);
            }
            break;
 8000760:	e00b      	b.n	800077a <run_auto_fsm+0x17a>
                enterState(STATE_Y1_R2, 0,1,0, 1,0,0);
 8000762:	2300      	movs	r3, #0
 8000764:	9302      	str	r3, [sp, #8]
 8000766:	2300      	movs	r3, #0
 8000768:	9301      	str	r3, [sp, #4]
 800076a:	2301      	movs	r3, #1
 800076c:	9300      	str	r3, [sp, #0]
 800076e:	2300      	movs	r3, #0
 8000770:	2201      	movs	r2, #1
 8000772:	2100      	movs	r1, #0
 8000774:	2003      	movs	r0, #3
 8000776:	f7ff fe6f 	bl	8000458 <enterState>
            break;
 800077a:	bf00      	nop
    }
}
 800077c:	bf00      	nop
 800077e:	46bd      	mov	sp, r7
 8000780:	bd80      	pop	{r7, pc}
 8000782:	bf00      	nop
 8000784:	200010e4 	.word	0x200010e4
 8000788:	200010e8 	.word	0x200010e8
 800078c:	200000a8 	.word	0x200000a8
 8000790:	20000014 	.word	0x20000014
 8000794:	20000018 	.word	0x20000018
 8000798:	20000010 	.word	0x20000010

0800079c <run_config_blink>:

// --- CONFIG MODE HANDLER (BLINKS) ---

static void run_config_blink(void)
{
 800079c:	b580      	push	{r7, lr}
 800079e:	b086      	sub	sp, #24
 80007a0:	af02      	add	r7, sp, #8
    // Lật trạng thái nháy sau mỗi tick (giả định Task_BlinkLED được gọi 200ms)
    blink_flag = !blink_flag;
 80007a2:	4b23      	ldr	r3, [pc, #140]	; (8000830 <run_config_blink+0x94>)
 80007a4:	681b      	ldr	r3, [r3, #0]
 80007a6:	2b00      	cmp	r3, #0
 80007a8:	bf0c      	ite	eq
 80007aa:	2301      	moveq	r3, #1
 80007ac:	2300      	movne	r3, #0
 80007ae:	b2db      	uxtb	r3, r3
 80007b0:	461a      	mov	r2, r3
 80007b2:	4b1f      	ldr	r3, [pc, #124]	; (8000830 <run_config_blink+0x94>)
 80007b4:	601a      	str	r2, [r3, #0]

    int r = (mode == MODE_2);
 80007b6:	4b1f      	ldr	r3, [pc, #124]	; (8000834 <run_config_blink+0x98>)
 80007b8:	681b      	ldr	r3, [r3, #0]
 80007ba:	2b02      	cmp	r3, #2
 80007bc:	bf0c      	ite	eq
 80007be:	2301      	moveq	r3, #1
 80007c0:	2300      	movne	r3, #0
 80007c2:	b2db      	uxtb	r3, r3
 80007c4:	60fb      	str	r3, [r7, #12]
    int y = (mode == MODE_3);
 80007c6:	4b1b      	ldr	r3, [pc, #108]	; (8000834 <run_config_blink+0x98>)
 80007c8:	681b      	ldr	r3, [r3, #0]
 80007ca:	2b03      	cmp	r3, #3
 80007cc:	bf0c      	ite	eq
 80007ce:	2301      	moveq	r3, #1
 80007d0:	2300      	movne	r3, #0
 80007d2:	b2db      	uxtb	r3, r3
 80007d4:	60bb      	str	r3, [r7, #8]
    int g = (mode == MODE_4);
 80007d6:	4b17      	ldr	r3, [pc, #92]	; (8000834 <run_config_blink+0x98>)
 80007d8:	681b      	ldr	r3, [r3, #0]
 80007da:	2b04      	cmp	r3, #4
 80007dc:	bf0c      	ite	eq
 80007de:	2301      	moveq	r3, #1
 80007e0:	2300      	movne	r3, #0
 80007e2:	b2db      	uxtb	r3, r3
 80007e4:	607b      	str	r3, [r7, #4]

    if (blink_flag) {
 80007e6:	4b12      	ldr	r3, [pc, #72]	; (8000830 <run_config_blink+0x94>)
 80007e8:	681b      	ldr	r3, [r3, #0]
 80007ea:	2b00      	cmp	r3, #0
 80007ec:	d00a      	beq.n	8000804 <run_config_blink+0x68>
        setTrafficLED(r, y, g, r, y, g); // Đèn ON (hoặc màu tương ứng)
 80007ee:	687b      	ldr	r3, [r7, #4]
 80007f0:	9301      	str	r3, [sp, #4]
 80007f2:	68bb      	ldr	r3, [r7, #8]
 80007f4:	9300      	str	r3, [sp, #0]
 80007f6:	68fb      	ldr	r3, [r7, #12]
 80007f8:	687a      	ldr	r2, [r7, #4]
 80007fa:	68b9      	ldr	r1, [r7, #8]
 80007fc:	68f8      	ldr	r0, [r7, #12]
 80007fe:	f7ff fde5 	bl	80003cc <setTrafficLED>
 8000802:	e009      	b.n	8000818 <run_config_blink+0x7c>
    } else {
        setTrafficLED(0, 0, 0, 0, 0, 0); // Đèn OFF
 8000804:	2300      	movs	r3, #0
 8000806:	9301      	str	r3, [sp, #4]
 8000808:	2300      	movs	r3, #0
 800080a:	9300      	str	r3, [sp, #0]
 800080c:	2300      	movs	r3, #0
 800080e:	2200      	movs	r2, #0
 8000810:	2100      	movs	r1, #0
 8000812:	2000      	movs	r0, #0
 8000814:	f7ff fdda 	bl	80003cc <setTrafficLED>
    }

    lcd_show_config(mode, config_value);
 8000818:	4b06      	ldr	r3, [pc, #24]	; (8000834 <run_config_blink+0x98>)
 800081a:	681b      	ldr	r3, [r3, #0]
 800081c:	4a06      	ldr	r2, [pc, #24]	; (8000838 <run_config_blink+0x9c>)
 800081e:	6812      	ldr	r2, [r2, #0]
 8000820:	4611      	mov	r1, r2
 8000822:	4618      	mov	r0, r3
 8000824:	f7ff fd50 	bl	80002c8 <lcd_show_config>
}
 8000828:	bf00      	nop
 800082a:	3710      	adds	r7, #16
 800082c:	46bd      	mov	sp, r7
 800082e:	bd80      	pop	{r7, pc}
 8000830:	200000b0 	.word	0x200000b0
 8000834:	2000000c 	.word	0x2000000c
 8000838:	200000ac 	.word	0x200000ac

0800083c <Task_FSM>:

// --- TASKS ---

void Task_FSM(void)
{
 800083c:	b580      	push	{r7, lr}
 800083e:	af00      	add	r7, sp, #0
    // Xử lý nút nhấn trước
    check_button();
 8000840:	f7ff fe24 	bl	800048c <check_button>

    // Chạy logic trạng thái chính
    if (mode == MODE_1)
 8000844:	4b03      	ldr	r3, [pc, #12]	; (8000854 <Task_FSM+0x18>)
 8000846:	681b      	ldr	r3, [r3, #0]
 8000848:	2b01      	cmp	r3, #1
 800084a:	d101      	bne.n	8000850 <Task_FSM+0x14>
        run_auto_fsm();
 800084c:	f7ff fed8 	bl	8000600 <run_auto_fsm>
}
 8000850:	bf00      	nop
 8000852:	bd80      	pop	{r7, pc}
 8000854:	2000000c 	.word	0x2000000c

08000858 <Task_BlinkLED>:

void Task_BlinkLED(void)
{
 8000858:	b580      	push	{r7, lr}
 800085a:	af00      	add	r7, sp, #0
    // Chỉ chạy khi ở Config Mode
    if (mode != MODE_1)
 800085c:	4b03      	ldr	r3, [pc, #12]	; (800086c <Task_BlinkLED+0x14>)
 800085e:	681b      	ldr	r3, [r3, #0]
 8000860:	2b01      	cmp	r3, #1
 8000862:	d001      	beq.n	8000868 <Task_BlinkLED+0x10>
        run_config_blink();
 8000864:	f7ff ff9a 	bl	800079c <run_config_blink>
}
 8000868:	bf00      	nop
 800086a:	bd80      	pop	{r7, pc}
 800086c:	2000000c 	.word	0x2000000c

08000870 <lcd_send_cmd>:
extern I2C_HandleTypeDef hi2c1;  // change your handler here accordingly

#define SLAVE_ADDRESS_LCD (0x21 << 1) // change this according to ur setup

void lcd_send_cmd (char cmd)
{
 8000870:	b580      	push	{r7, lr}
 8000872:	b086      	sub	sp, #24
 8000874:	af02      	add	r7, sp, #8
 8000876:	4603      	mov	r3, r0
 8000878:	71fb      	strb	r3, [r7, #7]
  char data_u, data_l;
	uint8_t data_t[4];
	data_u = (cmd&0xf0);
 800087a:	79fb      	ldrb	r3, [r7, #7]
 800087c:	f023 030f 	bic.w	r3, r3, #15
 8000880:	73fb      	strb	r3, [r7, #15]
	data_l = ((cmd<<4)&0xf0);
 8000882:	79fb      	ldrb	r3, [r7, #7]
 8000884:	011b      	lsls	r3, r3, #4
 8000886:	73bb      	strb	r3, [r7, #14]
	data_t[0] = data_u|0x0C;  //en=1, rs=0
 8000888:	7bfb      	ldrb	r3, [r7, #15]
 800088a:	f043 030c 	orr.w	r3, r3, #12
 800088e:	b2db      	uxtb	r3, r3
 8000890:	723b      	strb	r3, [r7, #8]
	data_t[1] = data_u|0x08;  //en=0, rs=0
 8000892:	7bfb      	ldrb	r3, [r7, #15]
 8000894:	f043 0308 	orr.w	r3, r3, #8
 8000898:	b2db      	uxtb	r3, r3
 800089a:	727b      	strb	r3, [r7, #9]
	data_t[2] = data_l|0x0C;  //en=1, rs=0
 800089c:	7bbb      	ldrb	r3, [r7, #14]
 800089e:	f043 030c 	orr.w	r3, r3, #12
 80008a2:	b2db      	uxtb	r3, r3
 80008a4:	72bb      	strb	r3, [r7, #10]
	data_t[3] = data_l|0x08;  //en=0, rs=0
 80008a6:	7bbb      	ldrb	r3, [r7, #14]
 80008a8:	f043 0308 	orr.w	r3, r3, #8
 80008ac:	b2db      	uxtb	r3, r3
 80008ae:	72fb      	strb	r3, [r7, #11]
	HAL_I2C_Master_Transmit (&hi2c1, SLAVE_ADDRESS_LCD,(uint8_t *) data_t, 4, 100);
 80008b0:	f107 0208 	add.w	r2, r7, #8
 80008b4:	2364      	movs	r3, #100	; 0x64
 80008b6:	9300      	str	r3, [sp, #0]
 80008b8:	2304      	movs	r3, #4
 80008ba:	2142      	movs	r1, #66	; 0x42
 80008bc:	4803      	ldr	r0, [pc, #12]	; (80008cc <lcd_send_cmd+0x5c>)
 80008be:	f001 fa6d 	bl	8001d9c <HAL_I2C_Master_Transmit>
}
 80008c2:	bf00      	nop
 80008c4:	3710      	adds	r7, #16
 80008c6:	46bd      	mov	sp, r7
 80008c8:	bd80      	pop	{r7, pc}
 80008ca:	bf00      	nop
 80008cc:	200010ec 	.word	0x200010ec

080008d0 <lcd_send_data>:

void lcd_send_data (char data)
{
 80008d0:	b580      	push	{r7, lr}
 80008d2:	b086      	sub	sp, #24
 80008d4:	af02      	add	r7, sp, #8
 80008d6:	4603      	mov	r3, r0
 80008d8:	71fb      	strb	r3, [r7, #7]
	char data_u, data_l;
	uint8_t data_t[4];
	data_u = (data&0xf0);
 80008da:	79fb      	ldrb	r3, [r7, #7]
 80008dc:	f023 030f 	bic.w	r3, r3, #15
 80008e0:	73fb      	strb	r3, [r7, #15]
	data_l = ((data<<4)&0xf0);
 80008e2:	79fb      	ldrb	r3, [r7, #7]
 80008e4:	011b      	lsls	r3, r3, #4
 80008e6:	73bb      	strb	r3, [r7, #14]
	data_t[0] = data_u|0x0D;  //en=1, rs=0
 80008e8:	7bfb      	ldrb	r3, [r7, #15]
 80008ea:	f043 030d 	orr.w	r3, r3, #13
 80008ee:	b2db      	uxtb	r3, r3
 80008f0:	723b      	strb	r3, [r7, #8]
	data_t[1] = data_u|0x09;  //en=0, rs=0
 80008f2:	7bfb      	ldrb	r3, [r7, #15]
 80008f4:	f043 0309 	orr.w	r3, r3, #9
 80008f8:	b2db      	uxtb	r3, r3
 80008fa:	727b      	strb	r3, [r7, #9]
	data_t[2] = data_l|0x0D;  //en=1, rs=0
 80008fc:	7bbb      	ldrb	r3, [r7, #14]
 80008fe:	f043 030d 	orr.w	r3, r3, #13
 8000902:	b2db      	uxtb	r3, r3
 8000904:	72bb      	strb	r3, [r7, #10]
	data_t[3] = data_l|0x09;  //en=0, rs=0
 8000906:	7bbb      	ldrb	r3, [r7, #14]
 8000908:	f043 0309 	orr.w	r3, r3, #9
 800090c:	b2db      	uxtb	r3, r3
 800090e:	72fb      	strb	r3, [r7, #11]
	HAL_I2C_Master_Transmit (&hi2c1, SLAVE_ADDRESS_LCD,(uint8_t *) data_t, 4, 100);
 8000910:	f107 0208 	add.w	r2, r7, #8
 8000914:	2364      	movs	r3, #100	; 0x64
 8000916:	9300      	str	r3, [sp, #0]
 8000918:	2304      	movs	r3, #4
 800091a:	2142      	movs	r1, #66	; 0x42
 800091c:	4803      	ldr	r0, [pc, #12]	; (800092c <lcd_send_data+0x5c>)
 800091e:	f001 fa3d 	bl	8001d9c <HAL_I2C_Master_Transmit>
}
 8000922:	bf00      	nop
 8000924:	3710      	adds	r7, #16
 8000926:	46bd      	mov	sp, r7
 8000928:	bd80      	pop	{r7, pc}
 800092a:	bf00      	nop
 800092c:	200010ec 	.word	0x200010ec

08000930 <lcd_init>:

void lcd_init (void) {
 8000930:	b580      	push	{r7, lr}
 8000932:	af00      	add	r7, sp, #0
	lcd_send_cmd (0x33); /* set 4-bits interface */
 8000934:	2033      	movs	r0, #51	; 0x33
 8000936:	f7ff ff9b 	bl	8000870 <lcd_send_cmd>
	lcd_send_cmd (0x32);
 800093a:	2032      	movs	r0, #50	; 0x32
 800093c:	f7ff ff98 	bl	8000870 <lcd_send_cmd>
	HAL_Delay(2);
 8000940:	2002      	movs	r0, #2
 8000942:	f000 fddf 	bl	8001504 <HAL_Delay>
	lcd_send_cmd (0x28); /* start to set LCD function */
 8000946:	2028      	movs	r0, #40	; 0x28
 8000948:	f7ff ff92 	bl	8000870 <lcd_send_cmd>
	HAL_Delay(2);
 800094c:	2002      	movs	r0, #2
 800094e:	f000 fdd9 	bl	8001504 <HAL_Delay>
	lcd_send_cmd (0x01); /* clear display */
 8000952:	2001      	movs	r0, #1
 8000954:	f7ff ff8c 	bl	8000870 <lcd_send_cmd>
	HAL_Delay(2);
 8000958:	2002      	movs	r0, #2
 800095a:	f000 fdd3 	bl	8001504 <HAL_Delay>
	lcd_send_cmd (0x06); /* set entry mode */
 800095e:	2006      	movs	r0, #6
 8000960:	f7ff ff86 	bl	8000870 <lcd_send_cmd>
	HAL_Delay(2);
 8000964:	2002      	movs	r0, #2
 8000966:	f000 fdcd 	bl	8001504 <HAL_Delay>
	lcd_send_cmd (0x0c); /* set display to on */
 800096a:	200c      	movs	r0, #12
 800096c:	f7ff ff80 	bl	8000870 <lcd_send_cmd>
	HAL_Delay(2);
 8000970:	2002      	movs	r0, #2
 8000972:	f000 fdc7 	bl	8001504 <HAL_Delay>
	lcd_send_cmd (0x02); /* move cursor to home and set data address to 0 */
 8000976:	2002      	movs	r0, #2
 8000978:	f7ff ff7a 	bl	8000870 <lcd_send_cmd>
	HAL_Delay(2);
 800097c:	2002      	movs	r0, #2
 800097e:	f000 fdc1 	bl	8001504 <HAL_Delay>
	lcd_send_cmd (0x80);
 8000982:	2080      	movs	r0, #128	; 0x80
 8000984:	f7ff ff74 	bl	8000870 <lcd_send_cmd>
}
 8000988:	bf00      	nop
 800098a:	bd80      	pop	{r7, pc}

0800098c <lcd_send_string>:

void lcd_send_string (char *str)
{
 800098c:	b580      	push	{r7, lr}
 800098e:	b082      	sub	sp, #8
 8000990:	af00      	add	r7, sp, #0
 8000992:	6078      	str	r0, [r7, #4]
	while (*str) lcd_send_data (*str++);
 8000994:	e006      	b.n	80009a4 <lcd_send_string+0x18>
 8000996:	687b      	ldr	r3, [r7, #4]
 8000998:	1c5a      	adds	r2, r3, #1
 800099a:	607a      	str	r2, [r7, #4]
 800099c:	781b      	ldrb	r3, [r3, #0]
 800099e:	4618      	mov	r0, r3
 80009a0:	f7ff ff96 	bl	80008d0 <lcd_send_data>
 80009a4:	687b      	ldr	r3, [r7, #4]
 80009a6:	781b      	ldrb	r3, [r3, #0]
 80009a8:	2b00      	cmp	r3, #0
 80009aa:	d1f4      	bne.n	8000996 <lcd_send_string+0xa>
}
 80009ac:	bf00      	nop
 80009ae:	bf00      	nop
 80009b0:	3708      	adds	r7, #8
 80009b2:	46bd      	mov	sp, r7
 80009b4:	bd80      	pop	{r7, pc}

080009b6 <lcd_clear_display>:

void lcd_clear_display (void)
{
 80009b6:	b580      	push	{r7, lr}
 80009b8:	af00      	add	r7, sp, #0
	lcd_send_cmd (0x01); //clear display
 80009ba:	2001      	movs	r0, #1
 80009bc:	f7ff ff58 	bl	8000870 <lcd_send_cmd>
	HAL_Delay(2);
 80009c0:	2002      	movs	r0, #2
 80009c2:	f000 fd9f 	bl	8001504 <HAL_Delay>
}
 80009c6:	bf00      	nop
 80009c8:	bd80      	pop	{r7, pc}

080009ca <lcd_goto_XY>:

void lcd_goto_XY (int row, int col)
{
 80009ca:	b580      	push	{r7, lr}
 80009cc:	b084      	sub	sp, #16
 80009ce:	af00      	add	r7, sp, #0
 80009d0:	6078      	str	r0, [r7, #4]
 80009d2:	6039      	str	r1, [r7, #0]
	uint8_t pos_Addr;
	if(row == 1)
 80009d4:	687b      	ldr	r3, [r7, #4]
 80009d6:	2b01      	cmp	r3, #1
 80009d8:	d108      	bne.n	80009ec <lcd_goto_XY+0x22>
	{
		pos_Addr = 0x80 + row - 1 + col;
 80009da:	687b      	ldr	r3, [r7, #4]
 80009dc:	b2da      	uxtb	r2, r3
 80009de:	683b      	ldr	r3, [r7, #0]
 80009e0:	b2db      	uxtb	r3, r3
 80009e2:	4413      	add	r3, r2
 80009e4:	b2db      	uxtb	r3, r3
 80009e6:	337f      	adds	r3, #127	; 0x7f
 80009e8:	73fb      	strb	r3, [r7, #15]
 80009ea:	e008      	b.n	80009fe <lcd_goto_XY+0x34>
	}
	else
	{
		pos_Addr = 0x80 | (0x40 + col);
 80009ec:	683b      	ldr	r3, [r7, #0]
 80009ee:	b2db      	uxtb	r3, r3
 80009f0:	3340      	adds	r3, #64	; 0x40
 80009f2:	b2db      	uxtb	r3, r3
 80009f4:	b25b      	sxtb	r3, r3
 80009f6:	f063 037f 	orn	r3, r3, #127	; 0x7f
 80009fa:	b25b      	sxtb	r3, r3
 80009fc:	73fb      	strb	r3, [r7, #15]
	}
	lcd_send_cmd(pos_Addr);
 80009fe:	7bfb      	ldrb	r3, [r7, #15]
 8000a00:	4618      	mov	r0, r3
 8000a02:	f7ff ff35 	bl	8000870 <lcd_send_cmd>

	HAL_Delay(2);
 8000a06:	2002      	movs	r0, #2
 8000a08:	f000 fd7c 	bl	8001504 <HAL_Delay>
}
 8000a0c:	bf00      	nop
 8000a0e:	3710      	adds	r7, #16
 8000a10:	46bd      	mov	sp, r7
 8000a12:	bd80      	pop	{r7, pc}

08000a14 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000a14:	b580      	push	{r7, lr}
 8000a16:	b084      	sub	sp, #16
 8000a18:	af04      	add	r7, sp, #16
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000a1a:	f000 fd11 	bl	8001440 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000a1e:	f000 f845 	bl	8000aac <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000a22:	f000 f929 	bl	8000c78 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 8000a26:	f000 f8fd 	bl	8000c24 <MX_USART2_UART_Init>
  MX_TIM2_Init();
 8000a2a:	f000 f8af 	bl	8000b8c <MX_TIM2_Init>
  MX_I2C1_Init();
 8000a2e:	f000 f87f 	bl	8000b30 <MX_I2C1_Init>
  /* USER CODE BEGIN 2 */
  HAL_TIM_Base_Start_IT(&htim2);
 8000a32:	481a      	ldr	r0, [pc, #104]	; (8000a9c <main+0x88>)
 8000a34:	f002 f968 	bl	8002d08 <HAL_TIM_Base_Start_IT>

  HAL_Delay(200);
 8000a38:	20c8      	movs	r0, #200	; 0xc8
 8000a3a:	f000 fd63 	bl	8001504 <HAL_Delay>
  lcd_init();
 8000a3e:	f7ff ff77 	bl	8000930 <lcd_init>
  lcd_clear_display();
 8000a42:	f7ff ffb8 	bl	80009b6 <lcd_clear_display>
  HAL_Delay(1000);
 8000a46:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8000a4a:	f000 fd5b 	bl	8001504 <HAL_Delay>
  lcd_clear_display();
 8000a4e:	f7ff ffb2 	bl	80009b6 <lcd_clear_display>
	// setTrafficLED(1,0,0, 0,0,1) được gọi bên trong enterState
	enterState(STATE_R1_G2, 1,0,0, 0,0,1); // Dùng STATE_R1_G2 thay cho AUTO_R1_G2
 8000a52:	2301      	movs	r3, #1
 8000a54:	9302      	str	r3, [sp, #8]
 8000a56:	2300      	movs	r3, #0
 8000a58:	9301      	str	r3, [sp, #4]
 8000a5a:	2300      	movs	r3, #0
 8000a5c:	9300      	str	r3, [sp, #0]
 8000a5e:	2300      	movs	r3, #0
 8000a60:	2200      	movs	r2, #0
 8000a62:	2101      	movs	r1, #1
 8000a64:	2000      	movs	r0, #0
 8000a66:	f7ff fcf7 	bl	8000458 <enterState>

	lcd_show_auto_mode(5, 3); // Hiển thị thời gian khởi tạo ban đầu
 8000a6a:	2103      	movs	r1, #3
 8000a6c:	2005      	movs	r0, #5
 8000a6e:	f7ff fc05 	bl	800027c <lcd_show_auto_mode>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */

	  SCH_Init();
 8000a72:	f000 f9d1 	bl	8000e18 <SCH_Init>

	  // Task_Button_Read được gọi mỗi 1ms (chống dội)
	  SCH_Add_Task(Task_Button_Read, 0, 1);
 8000a76:	2201      	movs	r2, #1
 8000a78:	2100      	movs	r1, #0
 8000a7a:	4809      	ldr	r0, [pc, #36]	; (8000aa0 <main+0x8c>)
 8000a7c:	f000 facc 	bl	8001018 <SCH_Add_Task>
	  // Task_FSM được gọi mỗi 1000ms (1 giây) để giảm thời gian/chuyển trạng thái
	  SCH_Add_Task(Task_FSM, 0, 1000);
 8000a80:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8000a84:	2100      	movs	r1, #0
 8000a86:	4807      	ldr	r0, [pc, #28]	; (8000aa4 <main+0x90>)
 8000a88:	f000 fac6 	bl	8001018 <SCH_Add_Task>
	  // Task_BlinkLED được gọi mỗi 200ms (0.2 giây) cho chế độ Config nhấp nháy
	  SCH_Add_Task(Task_BlinkLED, 200, 200);
 8000a8c:	22c8      	movs	r2, #200	; 0xc8
 8000a8e:	21c8      	movs	r1, #200	; 0xc8
 8000a90:	4805      	ldr	r0, [pc, #20]	; (8000aa8 <main+0x94>)
 8000a92:	f000 fac1 	bl	8001018 <SCH_Add_Task>
   // enterState(AUTO_R1_G2, 1,0,0, 0,0,1);


  while (1)
  {
	  SCH_Dispatch_Tasks();
 8000a96:	f000 fa7b 	bl	8000f90 <SCH_Dispatch_Tasks>
 8000a9a:	e7fc      	b.n	8000a96 <main+0x82>
 8000a9c:	20001140 	.word	0x20001140
 8000aa0:	0800021d 	.word	0x0800021d
 8000aa4:	0800083d 	.word	0x0800083d
 8000aa8:	08000859 	.word	0x08000859

08000aac <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000aac:	b580      	push	{r7, lr}
 8000aae:	b090      	sub	sp, #64	; 0x40
 8000ab0:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000ab2:	f107 0318 	add.w	r3, r7, #24
 8000ab6:	2228      	movs	r2, #40	; 0x28
 8000ab8:	2100      	movs	r1, #0
 8000aba:	4618      	mov	r0, r3
 8000abc:	f002 fdce 	bl	800365c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000ac0:	1d3b      	adds	r3, r7, #4
 8000ac2:	2200      	movs	r2, #0
 8000ac4:	601a      	str	r2, [r3, #0]
 8000ac6:	605a      	str	r2, [r3, #4]
 8000ac8:	609a      	str	r2, [r3, #8]
 8000aca:	60da      	str	r2, [r3, #12]
 8000acc:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000ace:	2302      	movs	r3, #2
 8000ad0:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000ad2:	2301      	movs	r3, #1
 8000ad4:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000ad6:	2310      	movs	r3, #16
 8000ad8:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000ada:	2302      	movs	r3, #2
 8000adc:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI_DIV2;
 8000ade:	2300      	movs	r3, #0
 8000ae0:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL16;
 8000ae2:	f44f 1360 	mov.w	r3, #3670016	; 0x380000
 8000ae6:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000ae8:	f107 0318 	add.w	r3, r7, #24
 8000aec:	4618      	mov	r0, r3
 8000aee:	f001 fcad 	bl	800244c <HAL_RCC_OscConfig>
 8000af2:	4603      	mov	r3, r0
 8000af4:	2b00      	cmp	r3, #0
 8000af6:	d001      	beq.n	8000afc <SystemClock_Config+0x50>
  {
    Error_Handler();
 8000af8:	f000 f971 	bl	8000dde <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000afc:	230f      	movs	r3, #15
 8000afe:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000b00:	2302      	movs	r3, #2
 8000b02:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000b04:	2300      	movs	r3, #0
 8000b06:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8000b08:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8000b0c:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000b0e:	2300      	movs	r3, #0
 8000b10:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8000b12:	1d3b      	adds	r3, r7, #4
 8000b14:	2102      	movs	r1, #2
 8000b16:	4618      	mov	r0, r3
 8000b18:	f001 ff18 	bl	800294c <HAL_RCC_ClockConfig>
 8000b1c:	4603      	mov	r3, r0
 8000b1e:	2b00      	cmp	r3, #0
 8000b20:	d001      	beq.n	8000b26 <SystemClock_Config+0x7a>
  {
    Error_Handler();
 8000b22:	f000 f95c 	bl	8000dde <Error_Handler>
  }
}
 8000b26:	bf00      	nop
 8000b28:	3740      	adds	r7, #64	; 0x40
 8000b2a:	46bd      	mov	sp, r7
 8000b2c:	bd80      	pop	{r7, pc}
	...

08000b30 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8000b30:	b580      	push	{r7, lr}
 8000b32:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8000b34:	4b12      	ldr	r3, [pc, #72]	; (8000b80 <MX_I2C1_Init+0x50>)
 8000b36:	4a13      	ldr	r2, [pc, #76]	; (8000b84 <MX_I2C1_Init+0x54>)
 8000b38:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 8000b3a:	4b11      	ldr	r3, [pc, #68]	; (8000b80 <MX_I2C1_Init+0x50>)
 8000b3c:	4a12      	ldr	r2, [pc, #72]	; (8000b88 <MX_I2C1_Init+0x58>)
 8000b3e:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8000b40:	4b0f      	ldr	r3, [pc, #60]	; (8000b80 <MX_I2C1_Init+0x50>)
 8000b42:	2200      	movs	r2, #0
 8000b44:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 8000b46:	4b0e      	ldr	r3, [pc, #56]	; (8000b80 <MX_I2C1_Init+0x50>)
 8000b48:	2200      	movs	r2, #0
 8000b4a:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8000b4c:	4b0c      	ldr	r3, [pc, #48]	; (8000b80 <MX_I2C1_Init+0x50>)
 8000b4e:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8000b52:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8000b54:	4b0a      	ldr	r3, [pc, #40]	; (8000b80 <MX_I2C1_Init+0x50>)
 8000b56:	2200      	movs	r2, #0
 8000b58:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 8000b5a:	4b09      	ldr	r3, [pc, #36]	; (8000b80 <MX_I2C1_Init+0x50>)
 8000b5c:	2200      	movs	r2, #0
 8000b5e:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8000b60:	4b07      	ldr	r3, [pc, #28]	; (8000b80 <MX_I2C1_Init+0x50>)
 8000b62:	2200      	movs	r2, #0
 8000b64:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8000b66:	4b06      	ldr	r3, [pc, #24]	; (8000b80 <MX_I2C1_Init+0x50>)
 8000b68:	2200      	movs	r2, #0
 8000b6a:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8000b6c:	4804      	ldr	r0, [pc, #16]	; (8000b80 <MX_I2C1_Init+0x50>)
 8000b6e:	f000 ffd1 	bl	8001b14 <HAL_I2C_Init>
 8000b72:	4603      	mov	r3, r0
 8000b74:	2b00      	cmp	r3, #0
 8000b76:	d001      	beq.n	8000b7c <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8000b78:	f000 f931 	bl	8000dde <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8000b7c:	bf00      	nop
 8000b7e:	bd80      	pop	{r7, pc}
 8000b80:	200010ec 	.word	0x200010ec
 8000b84:	40005400 	.word	0x40005400
 8000b88:	000186a0 	.word	0x000186a0

08000b8c <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8000b8c:	b580      	push	{r7, lr}
 8000b8e:	b086      	sub	sp, #24
 8000b90:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000b92:	f107 0308 	add.w	r3, r7, #8
 8000b96:	2200      	movs	r2, #0
 8000b98:	601a      	str	r2, [r3, #0]
 8000b9a:	605a      	str	r2, [r3, #4]
 8000b9c:	609a      	str	r2, [r3, #8]
 8000b9e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000ba0:	463b      	mov	r3, r7
 8000ba2:	2200      	movs	r2, #0
 8000ba4:	601a      	str	r2, [r3, #0]
 8000ba6:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8000ba8:	4b1d      	ldr	r3, [pc, #116]	; (8000c20 <MX_TIM2_Init+0x94>)
 8000baa:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8000bae:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 7999;
 8000bb0:	4b1b      	ldr	r3, [pc, #108]	; (8000c20 <MX_TIM2_Init+0x94>)
 8000bb2:	f641 723f 	movw	r2, #7999	; 0x1f3f
 8000bb6:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000bb8:	4b19      	ldr	r3, [pc, #100]	; (8000c20 <MX_TIM2_Init+0x94>)
 8000bba:	2200      	movs	r2, #0
 8000bbc:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 9;
 8000bbe:	4b18      	ldr	r3, [pc, #96]	; (8000c20 <MX_TIM2_Init+0x94>)
 8000bc0:	2209      	movs	r2, #9
 8000bc2:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000bc4:	4b16      	ldr	r3, [pc, #88]	; (8000c20 <MX_TIM2_Init+0x94>)
 8000bc6:	2200      	movs	r2, #0
 8000bc8:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000bca:	4b15      	ldr	r3, [pc, #84]	; (8000c20 <MX_TIM2_Init+0x94>)
 8000bcc:	2200      	movs	r2, #0
 8000bce:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8000bd0:	4813      	ldr	r0, [pc, #76]	; (8000c20 <MX_TIM2_Init+0x94>)
 8000bd2:	f002 f849 	bl	8002c68 <HAL_TIM_Base_Init>
 8000bd6:	4603      	mov	r3, r0
 8000bd8:	2b00      	cmp	r3, #0
 8000bda:	d001      	beq.n	8000be0 <MX_TIM2_Init+0x54>
  {
    Error_Handler();
 8000bdc:	f000 f8ff 	bl	8000dde <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000be0:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000be4:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8000be6:	f107 0308 	add.w	r3, r7, #8
 8000bea:	4619      	mov	r1, r3
 8000bec:	480c      	ldr	r0, [pc, #48]	; (8000c20 <MX_TIM2_Init+0x94>)
 8000bee:	f002 f9cd 	bl	8002f8c <HAL_TIM_ConfigClockSource>
 8000bf2:	4603      	mov	r3, r0
 8000bf4:	2b00      	cmp	r3, #0
 8000bf6:	d001      	beq.n	8000bfc <MX_TIM2_Init+0x70>
  {
    Error_Handler();
 8000bf8:	f000 f8f1 	bl	8000dde <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000bfc:	2300      	movs	r3, #0
 8000bfe:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000c00:	2300      	movs	r3, #0
 8000c02:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8000c04:	463b      	mov	r3, r7
 8000c06:	4619      	mov	r1, r3
 8000c08:	4805      	ldr	r0, [pc, #20]	; (8000c20 <MX_TIM2_Init+0x94>)
 8000c0a:	f002 fbaf 	bl	800336c <HAL_TIMEx_MasterConfigSynchronization>
 8000c0e:	4603      	mov	r3, r0
 8000c10:	2b00      	cmp	r3, #0
 8000c12:	d001      	beq.n	8000c18 <MX_TIM2_Init+0x8c>
  {
    Error_Handler();
 8000c14:	f000 f8e3 	bl	8000dde <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8000c18:	bf00      	nop
 8000c1a:	3718      	adds	r7, #24
 8000c1c:	46bd      	mov	sp, r7
 8000c1e:	bd80      	pop	{r7, pc}
 8000c20:	20001140 	.word	0x20001140

08000c24 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8000c24:	b580      	push	{r7, lr}
 8000c26:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8000c28:	4b11      	ldr	r3, [pc, #68]	; (8000c70 <MX_USART2_UART_Init+0x4c>)
 8000c2a:	4a12      	ldr	r2, [pc, #72]	; (8000c74 <MX_USART2_UART_Init+0x50>)
 8000c2c:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8000c2e:	4b10      	ldr	r3, [pc, #64]	; (8000c70 <MX_USART2_UART_Init+0x4c>)
 8000c30:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8000c34:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8000c36:	4b0e      	ldr	r3, [pc, #56]	; (8000c70 <MX_USART2_UART_Init+0x4c>)
 8000c38:	2200      	movs	r2, #0
 8000c3a:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8000c3c:	4b0c      	ldr	r3, [pc, #48]	; (8000c70 <MX_USART2_UART_Init+0x4c>)
 8000c3e:	2200      	movs	r2, #0
 8000c40:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8000c42:	4b0b      	ldr	r3, [pc, #44]	; (8000c70 <MX_USART2_UART_Init+0x4c>)
 8000c44:	2200      	movs	r2, #0
 8000c46:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8000c48:	4b09      	ldr	r3, [pc, #36]	; (8000c70 <MX_USART2_UART_Init+0x4c>)
 8000c4a:	220c      	movs	r2, #12
 8000c4c:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000c4e:	4b08      	ldr	r3, [pc, #32]	; (8000c70 <MX_USART2_UART_Init+0x4c>)
 8000c50:	2200      	movs	r2, #0
 8000c52:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8000c54:	4b06      	ldr	r3, [pc, #24]	; (8000c70 <MX_USART2_UART_Init+0x4c>)
 8000c56:	2200      	movs	r2, #0
 8000c58:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8000c5a:	4805      	ldr	r0, [pc, #20]	; (8000c70 <MX_USART2_UART_Init+0x4c>)
 8000c5c:	f002 fbf6 	bl	800344c <HAL_UART_Init>
 8000c60:	4603      	mov	r3, r0
 8000c62:	2b00      	cmp	r3, #0
 8000c64:	d001      	beq.n	8000c6a <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 8000c66:	f000 f8ba 	bl	8000dde <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8000c6a:	bf00      	nop
 8000c6c:	bd80      	pop	{r7, pc}
 8000c6e:	bf00      	nop
 8000c70:	20001188 	.word	0x20001188
 8000c74:	40004400 	.word	0x40004400

08000c78 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000c78:	b580      	push	{r7, lr}
 8000c7a:	b088      	sub	sp, #32
 8000c7c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000c7e:	f107 0310 	add.w	r3, r7, #16
 8000c82:	2200      	movs	r2, #0
 8000c84:	601a      	str	r2, [r3, #0]
 8000c86:	605a      	str	r2, [r3, #4]
 8000c88:	609a      	str	r2, [r3, #8]
 8000c8a:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000c8c:	4b47      	ldr	r3, [pc, #284]	; (8000dac <MX_GPIO_Init+0x134>)
 8000c8e:	699b      	ldr	r3, [r3, #24]
 8000c90:	4a46      	ldr	r2, [pc, #280]	; (8000dac <MX_GPIO_Init+0x134>)
 8000c92:	f043 0310 	orr.w	r3, r3, #16
 8000c96:	6193      	str	r3, [r2, #24]
 8000c98:	4b44      	ldr	r3, [pc, #272]	; (8000dac <MX_GPIO_Init+0x134>)
 8000c9a:	699b      	ldr	r3, [r3, #24]
 8000c9c:	f003 0310 	and.w	r3, r3, #16
 8000ca0:	60fb      	str	r3, [r7, #12]
 8000ca2:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000ca4:	4b41      	ldr	r3, [pc, #260]	; (8000dac <MX_GPIO_Init+0x134>)
 8000ca6:	699b      	ldr	r3, [r3, #24]
 8000ca8:	4a40      	ldr	r2, [pc, #256]	; (8000dac <MX_GPIO_Init+0x134>)
 8000caa:	f043 0320 	orr.w	r3, r3, #32
 8000cae:	6193      	str	r3, [r2, #24]
 8000cb0:	4b3e      	ldr	r3, [pc, #248]	; (8000dac <MX_GPIO_Init+0x134>)
 8000cb2:	699b      	ldr	r3, [r3, #24]
 8000cb4:	f003 0320 	and.w	r3, r3, #32
 8000cb8:	60bb      	str	r3, [r7, #8]
 8000cba:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000cbc:	4b3b      	ldr	r3, [pc, #236]	; (8000dac <MX_GPIO_Init+0x134>)
 8000cbe:	699b      	ldr	r3, [r3, #24]
 8000cc0:	4a3a      	ldr	r2, [pc, #232]	; (8000dac <MX_GPIO_Init+0x134>)
 8000cc2:	f043 0304 	orr.w	r3, r3, #4
 8000cc6:	6193      	str	r3, [r2, #24]
 8000cc8:	4b38      	ldr	r3, [pc, #224]	; (8000dac <MX_GPIO_Init+0x134>)
 8000cca:	699b      	ldr	r3, [r3, #24]
 8000ccc:	f003 0304 	and.w	r3, r3, #4
 8000cd0:	607b      	str	r3, [r7, #4]
 8000cd2:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000cd4:	4b35      	ldr	r3, [pc, #212]	; (8000dac <MX_GPIO_Init+0x134>)
 8000cd6:	699b      	ldr	r3, [r3, #24]
 8000cd8:	4a34      	ldr	r2, [pc, #208]	; (8000dac <MX_GPIO_Init+0x134>)
 8000cda:	f043 0308 	orr.w	r3, r3, #8
 8000cde:	6193      	str	r3, [r2, #24]
 8000ce0:	4b32      	ldr	r3, [pc, #200]	; (8000dac <MX_GPIO_Init+0x134>)
 8000ce2:	699b      	ldr	r3, [r3, #24]
 8000ce4:	f003 0308 	and.w	r3, r3, #8
 8000ce8:	603b      	str	r3, [r7, #0]
 8000cea:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, LD2_Pin|L2A_Pin|L2B_Pin, GPIO_PIN_RESET);
 8000cec:	2200      	movs	r2, #0
 8000cee:	f44f 7148 	mov.w	r1, #800	; 0x320
 8000cf2:	482f      	ldr	r0, [pc, #188]	; (8000db0 <MX_GPIO_Init+0x138>)
 8000cf4:	f000 fed3 	bl	8001a9e <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(L1B_GPIO_Port, L1B_Pin, GPIO_PIN_RESET);
 8000cf8:	2200      	movs	r2, #0
 8000cfa:	2180      	movs	r1, #128	; 0x80
 8000cfc:	482d      	ldr	r0, [pc, #180]	; (8000db4 <MX_GPIO_Init+0x13c>)
 8000cfe:	f000 fece 	bl	8001a9e <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(L1A_GPIO_Port, L1A_Pin, GPIO_PIN_RESET);
 8000d02:	2200      	movs	r2, #0
 8000d04:	2140      	movs	r1, #64	; 0x40
 8000d06:	482c      	ldr	r0, [pc, #176]	; (8000db8 <MX_GPIO_Init+0x140>)
 8000d08:	f000 fec9 	bl	8001a9e <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 8000d0c:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8000d10:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8000d12:	4b2a      	ldr	r3, [pc, #168]	; (8000dbc <MX_GPIO_Init+0x144>)
 8000d14:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d16:	2300      	movs	r3, #0
 8000d18:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8000d1a:	f107 0310 	add.w	r3, r7, #16
 8000d1e:	4619      	mov	r1, r3
 8000d20:	4824      	ldr	r0, [pc, #144]	; (8000db4 <MX_GPIO_Init+0x13c>)
 8000d22:	f000 fd21 	bl	8001768 <HAL_GPIO_Init>

  /*Configure GPIO pins : LD2_Pin L2A_Pin L2B_Pin */
  GPIO_InitStruct.Pin = LD2_Pin|L2A_Pin|L2B_Pin;
 8000d26:	f44f 7348 	mov.w	r3, #800	; 0x320
 8000d2a:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000d2c:	2301      	movs	r3, #1
 8000d2e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d30:	2300      	movs	r3, #0
 8000d32:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000d34:	2302      	movs	r3, #2
 8000d36:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000d38:	f107 0310 	add.w	r3, r7, #16
 8000d3c:	4619      	mov	r1, r3
 8000d3e:	481c      	ldr	r0, [pc, #112]	; (8000db0 <MX_GPIO_Init+0x138>)
 8000d40:	f000 fd12 	bl	8001768 <HAL_GPIO_Init>

  /*Configure GPIO pin : L1B_Pin */
  GPIO_InitStruct.Pin = L1B_Pin;
 8000d44:	2380      	movs	r3, #128	; 0x80
 8000d46:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000d48:	2301      	movs	r3, #1
 8000d4a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d4c:	2300      	movs	r3, #0
 8000d4e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000d50:	2302      	movs	r3, #2
 8000d52:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(L1B_GPIO_Port, &GPIO_InitStruct);
 8000d54:	f107 0310 	add.w	r3, r7, #16
 8000d58:	4619      	mov	r1, r3
 8000d5a:	4816      	ldr	r0, [pc, #88]	; (8000db4 <MX_GPIO_Init+0x13c>)
 8000d5c:	f000 fd04 	bl	8001768 <HAL_GPIO_Init>

  /*Configure GPIO pins : BUTTON1_Pin BUTTON2_Pin BUTTON3_Pin */
  GPIO_InitStruct.Pin = BUTTON1_Pin|BUTTON2_Pin|BUTTON3_Pin;
 8000d60:	2338      	movs	r3, #56	; 0x38
 8000d62:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000d64:	2300      	movs	r3, #0
 8000d66:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d68:	2300      	movs	r3, #0
 8000d6a:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000d6c:	f107 0310 	add.w	r3, r7, #16
 8000d70:	4619      	mov	r1, r3
 8000d72:	4811      	ldr	r0, [pc, #68]	; (8000db8 <MX_GPIO_Init+0x140>)
 8000d74:	f000 fcf8 	bl	8001768 <HAL_GPIO_Init>

  /*Configure GPIO pin : L1A_Pin */
  GPIO_InitStruct.Pin = L1A_Pin;
 8000d78:	2340      	movs	r3, #64	; 0x40
 8000d7a:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000d7c:	2301      	movs	r3, #1
 8000d7e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d80:	2300      	movs	r3, #0
 8000d82:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000d84:	2302      	movs	r3, #2
 8000d86:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(L1A_GPIO_Port, &GPIO_InitStruct);
 8000d88:	f107 0310 	add.w	r3, r7, #16
 8000d8c:	4619      	mov	r1, r3
 8000d8e:	480a      	ldr	r0, [pc, #40]	; (8000db8 <MX_GPIO_Init+0x140>)
 8000d90:	f000 fcea 	bl	8001768 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 8000d94:	2200      	movs	r2, #0
 8000d96:	2100      	movs	r1, #0
 8000d98:	2028      	movs	r0, #40	; 0x28
 8000d9a:	f000 fcae 	bl	80016fa <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 8000d9e:	2028      	movs	r0, #40	; 0x28
 8000da0:	f000 fcc7 	bl	8001732 <HAL_NVIC_EnableIRQ>

}
 8000da4:	bf00      	nop
 8000da6:	3720      	adds	r7, #32
 8000da8:	46bd      	mov	sp, r7
 8000daa:	bd80      	pop	{r7, pc}
 8000dac:	40021000 	.word	0x40021000
 8000db0:	40010800 	.word	0x40010800
 8000db4:	40011000 	.word	0x40011000
 8000db8:	40010c00 	.word	0x40010c00
 8000dbc:	10110000 	.word	0x10110000

08000dc0 <HAL_TIM_PeriodElapsedCallback>:

/* USER CODE BEGIN 4 */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim) {
 8000dc0:	b580      	push	{r7, lr}
 8000dc2:	b082      	sub	sp, #8
 8000dc4:	af00      	add	r7, sp, #0
 8000dc6:	6078      	str	r0, [r7, #4]
	if(htim->Instance == TIM2){
 8000dc8:	687b      	ldr	r3, [r7, #4]
 8000dca:	681b      	ldr	r3, [r3, #0]
 8000dcc:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8000dd0:	d101      	bne.n	8000dd6 <HAL_TIM_PeriodElapsedCallback+0x16>
	        SCH_Update();
 8000dd2:	f000 f873 	bl	8000ebc <SCH_Update>
	    }
}
 8000dd6:	bf00      	nop
 8000dd8:	3708      	adds	r7, #8
 8000dda:	46bd      	mov	sp, r7
 8000ddc:	bd80      	pop	{r7, pc}

08000dde <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000dde:	b480      	push	{r7}
 8000de0:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000de2:	b672      	cpsid	i
}
 8000de4:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000de6:	e7fe      	b.n	8000de6 <Error_Handler+0x8>

08000de8 <wheel_insert>:
/**
 * @brief Chèn một Node vào danh sách liên kết của một slot trong Wheel (O(1)).
 * @param slot Index của slot cần chèn.
 * @param n Con trỏ tới Node cần chèn.
 */
static void wheel_insert(uint16_t slot, Node* n) {
 8000de8:	b480      	push	{r7}
 8000dea:	b083      	sub	sp, #12
 8000dec:	af00      	add	r7, sp, #0
 8000dee:	4603      	mov	r3, r0
 8000df0:	6039      	str	r1, [r7, #0]
 8000df2:	80fb      	strh	r3, [r7, #6]
    // Chèn vào đầu danh sách (dùng kỹ thuật prepend)
    n->next = wheel[slot];
 8000df4:	88fb      	ldrh	r3, [r7, #6]
 8000df6:	4a07      	ldr	r2, [pc, #28]	; (8000e14 <wheel_insert+0x2c>)
 8000df8:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8000dfc:	683b      	ldr	r3, [r7, #0]
 8000dfe:	605a      	str	r2, [r3, #4]
    wheel[slot] = n;
 8000e00:	88fb      	ldrh	r3, [r7, #6]
 8000e02:	4904      	ldr	r1, [pc, #16]	; (8000e14 <wheel_insert+0x2c>)
 8000e04:	683a      	ldr	r2, [r7, #0]
 8000e06:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 8000e0a:	bf00      	nop
 8000e0c:	370c      	adds	r7, #12
 8000e0e:	46bd      	mov	sp, r7
 8000e10:	bc80      	pop	{r7}
 8000e12:	4770      	bx	lr
 8000e14:	20000134 	.word	0x20000134

08000e18 <SCH_Init>:

/**
 * @brief Khởi tạo Scheduler: xóa thông tin task và Wheel.
 */
void SCH_Init(void)
{
 8000e18:	b480      	push	{r7}
 8000e1a:	b083      	sub	sp, #12
 8000e1c:	af00      	add	r7, sp, #0
    // Khởi tạo thông tin task và Node pool
    for (int i = 0; i < SCH_MAX_TASKS; i++) {
 8000e1e:	2300      	movs	r3, #0
 8000e20:	607b      	str	r3, [r7, #4]
 8000e22:	e023      	b.n	8000e6c <SCH_Init+0x54>
        SCH_tasks[i].pTask  = 0;
 8000e24:	4a20      	ldr	r2, [pc, #128]	; (8000ea8 <SCH_Init+0x90>)
 8000e26:	687b      	ldr	r3, [r7, #4]
 8000e28:	011b      	lsls	r3, r3, #4
 8000e2a:	4413      	add	r3, r2
 8000e2c:	2200      	movs	r2, #0
 8000e2e:	601a      	str	r2, [r3, #0]
        SCH_tasks[i].Delay  = 0;
 8000e30:	4a1d      	ldr	r2, [pc, #116]	; (8000ea8 <SCH_Init+0x90>)
 8000e32:	687b      	ldr	r3, [r7, #4]
 8000e34:	011b      	lsls	r3, r3, #4
 8000e36:	4413      	add	r3, r2
 8000e38:	3304      	adds	r3, #4
 8000e3a:	2200      	movs	r2, #0
 8000e3c:	601a      	str	r2, [r3, #0]
        SCH_tasks[i].Period = 0;
 8000e3e:	4a1a      	ldr	r2, [pc, #104]	; (8000ea8 <SCH_Init+0x90>)
 8000e40:	687b      	ldr	r3, [r7, #4]
 8000e42:	011b      	lsls	r3, r3, #4
 8000e44:	4413      	add	r3, r2
 8000e46:	3308      	adds	r3, #8
 8000e48:	2200      	movs	r2, #0
 8000e4a:	601a      	str	r2, [r3, #0]
        SCH_tasks[i].RunMe  = 0;
 8000e4c:	4a16      	ldr	r2, [pc, #88]	; (8000ea8 <SCH_Init+0x90>)
 8000e4e:	687b      	ldr	r3, [r7, #4]
 8000e50:	011b      	lsls	r3, r3, #4
 8000e52:	4413      	add	r3, r2
 8000e54:	330c      	adds	r3, #12
 8000e56:	2200      	movs	r2, #0
 8000e58:	701a      	strb	r2, [r3, #0]

        node_pool[i].next = 0;
 8000e5a:	4a14      	ldr	r2, [pc, #80]	; (8000eac <SCH_Init+0x94>)
 8000e5c:	687b      	ldr	r3, [r7, #4]
 8000e5e:	00db      	lsls	r3, r3, #3
 8000e60:	4413      	add	r3, r2
 8000e62:	2200      	movs	r2, #0
 8000e64:	605a      	str	r2, [r3, #4]
    for (int i = 0; i < SCH_MAX_TASKS; i++) {
 8000e66:	687b      	ldr	r3, [r7, #4]
 8000e68:	3301      	adds	r3, #1
 8000e6a:	607b      	str	r3, [r7, #4]
 8000e6c:	687b      	ldr	r3, [r7, #4]
 8000e6e:	2b09      	cmp	r3, #9
 8000e70:	ddd8      	ble.n	8000e24 <SCH_Init+0xc>
    }

    // Khởi tạo Wheel
    for (int i = 0; i < WHEEL_SIZE; i++) {
 8000e72:	2300      	movs	r3, #0
 8000e74:	603b      	str	r3, [r7, #0]
 8000e76:	e007      	b.n	8000e88 <SCH_Init+0x70>
        wheel[i] = 0;
 8000e78:	4a0d      	ldr	r2, [pc, #52]	; (8000eb0 <SCH_Init+0x98>)
 8000e7a:	683b      	ldr	r3, [r7, #0]
 8000e7c:	2100      	movs	r1, #0
 8000e7e:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
    for (int i = 0; i < WHEEL_SIZE; i++) {
 8000e82:	683b      	ldr	r3, [r7, #0]
 8000e84:	3301      	adds	r3, #1
 8000e86:	603b      	str	r3, [r7, #0]
 8000e88:	683b      	ldr	r3, [r7, #0]
 8000e8a:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8000e8e:	dbf3      	blt.n	8000e78 <SCH_Init+0x60>
    }

    current_slot = 0;
 8000e90:	4b08      	ldr	r3, [pc, #32]	; (8000eb4 <SCH_Init+0x9c>)
 8000e92:	2200      	movs	r2, #0
 8000e94:	801a      	strh	r2, [r3, #0]
    tick_ms = 0;
 8000e96:	4b08      	ldr	r3, [pc, #32]	; (8000eb8 <SCH_Init+0xa0>)
 8000e98:	2200      	movs	r2, #0
 8000e9a:	601a      	str	r2, [r3, #0]
}
 8000e9c:	bf00      	nop
 8000e9e:	370c      	adds	r7, #12
 8000ea0:	46bd      	mov	sp, r7
 8000ea2:	bc80      	pop	{r7}
 8000ea4:	4770      	bx	lr
 8000ea6:	bf00      	nop
 8000ea8:	200011d0 	.word	0x200011d0
 8000eac:	200000e4 	.word	0x200000e4
 8000eb0:	20000134 	.word	0x20000134
 8000eb4:	200010d4 	.word	0x200010d4
 8000eb8:	200000e0 	.word	0x200000e0

08000ebc <SCH_Update>:
 *
 * Thực hiện: 1. Xử lý các task trong slot hiện tại. 2. Di chuyển con trỏ slot.
 * Độ phức tạp: O(1) + O(k) (k là số task trong slot hiện tại).
 */
void SCH_Update(void)
{
 8000ebc:	b580      	push	{r7, lr}
 8000ebe:	b086      	sub	sp, #24
 8000ec0:	af00      	add	r7, sp, #0
    tick_ms += 10;
 8000ec2:	4b2e      	ldr	r3, [pc, #184]	; (8000f7c <SCH_Update+0xc0>)
 8000ec4:	681b      	ldr	r3, [r3, #0]
 8000ec6:	330a      	adds	r3, #10
 8000ec8:	4a2c      	ldr	r2, [pc, #176]	; (8000f7c <SCH_Update+0xc0>)
 8000eca:	6013      	str	r3, [r2, #0]

    // Lấy danh sách task từ slot hiện tại (O(1))
    Node* n = wheel[current_slot];
 8000ecc:	4b2c      	ldr	r3, [pc, #176]	; (8000f80 <SCH_Update+0xc4>)
 8000ece:	881b      	ldrh	r3, [r3, #0]
 8000ed0:	461a      	mov	r2, r3
 8000ed2:	4b2c      	ldr	r3, [pc, #176]	; (8000f84 <SCH_Update+0xc8>)
 8000ed4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8000ed8:	617b      	str	r3, [r7, #20]
    wheel[current_slot] = 0; // Xóa danh sách khỏi slot
 8000eda:	4b29      	ldr	r3, [pc, #164]	; (8000f80 <SCH_Update+0xc4>)
 8000edc:	881b      	ldrh	r3, [r3, #0]
 8000ede:	4619      	mov	r1, r3
 8000ee0:	4b28      	ldr	r3, [pc, #160]	; (8000f84 <SCH_Update+0xc8>)
 8000ee2:	2200      	movs	r2, #0
 8000ee4:	f843 2021 	str.w	r2, [r3, r1, lsl #2]

    // Duyệt qua danh sách task để thực hiện và lên lịch lại
    while (n != 0) {
 8000ee8:	e033      	b.n	8000f52 <SCH_Update+0x96>

        Node* next_node = n->next;
 8000eea:	697b      	ldr	r3, [r7, #20]
 8000eec:	685b      	ldr	r3, [r3, #4]
 8000eee:	613b      	str	r3, [r7, #16]

        uint8_t id = n->id;
 8000ef0:	697b      	ldr	r3, [r7, #20]
 8000ef2:	781b      	ldrb	r3, [r3, #0]
 8000ef4:	73fb      	strb	r3, [r7, #15]
        sTask* t = &SCH_tasks[id];
 8000ef6:	7bfb      	ldrb	r3, [r7, #15]
 8000ef8:	011b      	lsls	r3, r3, #4
 8000efa:	4a23      	ldr	r2, [pc, #140]	; (8000f88 <SCH_Update+0xcc>)
 8000efc:	4413      	add	r3, r2
 8000efe:	60bb      	str	r3, [r7, #8]

        // Kiểm tra task còn hợp lệ (chưa bị xóa)
        if (t->pTask != 0) {
 8000f00:	68bb      	ldr	r3, [r7, #8]
 8000f02:	681b      	ldr	r3, [r3, #0]
 8000f04:	2b00      	cmp	r3, #0
 8000f06:	d022      	beq.n	8000f4e <SCH_Update+0x92>
            t->RunMe++; // Đánh dấu task sẵn sàng chạy
 8000f08:	68bb      	ldr	r3, [r7, #8]
 8000f0a:	7b1b      	ldrb	r3, [r3, #12]
 8000f0c:	3301      	adds	r3, #1
 8000f0e:	b2da      	uxtb	r2, r3
 8000f10:	68bb      	ldr	r3, [r7, #8]
 8000f12:	731a      	strb	r2, [r3, #12]

            if (t->Period > 0) {
 8000f14:	68bb      	ldr	r3, [r7, #8]
 8000f16:	689b      	ldr	r3, [r3, #8]
 8000f18:	2b00      	cmp	r3, #0
 8000f1a:	d015      	beq.n	8000f48 <SCH_Update+0x8c>
                // Task Periodic: Lên lịch lại vào slot mới
                uint16_t next_slot = (current_slot + t->Period) % WHEEL_SIZE;
 8000f1c:	4b18      	ldr	r3, [pc, #96]	; (8000f80 <SCH_Update+0xc4>)
 8000f1e:	881b      	ldrh	r3, [r3, #0]
 8000f20:	461a      	mov	r2, r3
 8000f22:	68bb      	ldr	r3, [r7, #8]
 8000f24:	689b      	ldr	r3, [r3, #8]
 8000f26:	441a      	add	r2, r3
 8000f28:	4b18      	ldr	r3, [pc, #96]	; (8000f8c <SCH_Update+0xd0>)
 8000f2a:	fba3 1302 	umull	r1, r3, r3, r2
 8000f2e:	099b      	lsrs	r3, r3, #6
 8000f30:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8000f34:	fb01 f303 	mul.w	r3, r1, r3
 8000f38:	1ad3      	subs	r3, r2, r3
 8000f3a:	80fb      	strh	r3, [r7, #6]
                wheel_insert(next_slot, n); // reschedule
 8000f3c:	88fb      	ldrh	r3, [r7, #6]
 8000f3e:	6979      	ldr	r1, [r7, #20]
 8000f40:	4618      	mov	r0, r3
 8000f42:	f7ff ff51 	bl	8000de8 <wheel_insert>
 8000f46:	e002      	b.n	8000f4e <SCH_Update+0x92>
            } else {
                // Task One-shot: Đã chạy, không lên lịch lại
                n->next = 0;
 8000f48:	697b      	ldr	r3, [r7, #20]
 8000f4a:	2200      	movs	r2, #0
 8000f4c:	605a      	str	r2, [r3, #4]
            }
        }

        n = next_node;  // move to next
 8000f4e:	693b      	ldr	r3, [r7, #16]
 8000f50:	617b      	str	r3, [r7, #20]
    while (n != 0) {
 8000f52:	697b      	ldr	r3, [r7, #20]
 8000f54:	2b00      	cmp	r3, #0
 8000f56:	d1c8      	bne.n	8000eea <SCH_Update+0x2e>
    }

    // Di chuyển con trỏ slot hiện tại
    current_slot++;
 8000f58:	4b09      	ldr	r3, [pc, #36]	; (8000f80 <SCH_Update+0xc4>)
 8000f5a:	881b      	ldrh	r3, [r3, #0]
 8000f5c:	3301      	adds	r3, #1
 8000f5e:	b29a      	uxth	r2, r3
 8000f60:	4b07      	ldr	r3, [pc, #28]	; (8000f80 <SCH_Update+0xc4>)
 8000f62:	801a      	strh	r2, [r3, #0]
    if (current_slot >= WHEEL_SIZE) current_slot = 0;
 8000f64:	4b06      	ldr	r3, [pc, #24]	; (8000f80 <SCH_Update+0xc4>)
 8000f66:	881b      	ldrh	r3, [r3, #0]
 8000f68:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8000f6c:	d302      	bcc.n	8000f74 <SCH_Update+0xb8>
 8000f6e:	4b04      	ldr	r3, [pc, #16]	; (8000f80 <SCH_Update+0xc4>)
 8000f70:	2200      	movs	r2, #0
 8000f72:	801a      	strh	r2, [r3, #0]
}
 8000f74:	bf00      	nop
 8000f76:	3718      	adds	r7, #24
 8000f78:	46bd      	mov	sp, r7
 8000f7a:	bd80      	pop	{r7, pc}
 8000f7c:	200000e0 	.word	0x200000e0
 8000f80:	200010d4 	.word	0x200010d4
 8000f84:	20000134 	.word	0x20000134
 8000f88:	200011d0 	.word	0x200011d0
 8000f8c:	10624dd3 	.word	0x10624dd3

08000f90 <SCH_Dispatch_Tasks>:
 * @brief Thực thi các task đã được đánh dấu sẵn sàng chạy.
 *
 * Hàm này thường được gọi trong vòng lặp chính (main loop).
 */
void SCH_Dispatch_Tasks(void)
{
 8000f90:	b580      	push	{r7, lr}
 8000f92:	b082      	sub	sp, #8
 8000f94:	af00      	add	r7, sp, #0
    for (int i = 0; i < SCH_MAX_TASKS; i++) {
 8000f96:	2300      	movs	r3, #0
 8000f98:	607b      	str	r3, [r7, #4]
 8000f9a:	e033      	b.n	8001004 <SCH_Dispatch_Tasks+0x74>
        // Chỉ chạy task nếu: 1. Có hàm 2. Có RunMe > 0
        if (SCH_tasks[i].RunMe > 0 && SCH_tasks[i].pTask != 0) {
 8000f9c:	4a1d      	ldr	r2, [pc, #116]	; (8001014 <SCH_Dispatch_Tasks+0x84>)
 8000f9e:	687b      	ldr	r3, [r7, #4]
 8000fa0:	011b      	lsls	r3, r3, #4
 8000fa2:	4413      	add	r3, r2
 8000fa4:	330c      	adds	r3, #12
 8000fa6:	781b      	ldrb	r3, [r3, #0]
 8000fa8:	2b00      	cmp	r3, #0
 8000faa:	d028      	beq.n	8000ffe <SCH_Dispatch_Tasks+0x6e>
 8000fac:	4a19      	ldr	r2, [pc, #100]	; (8001014 <SCH_Dispatch_Tasks+0x84>)
 8000fae:	687b      	ldr	r3, [r7, #4]
 8000fb0:	011b      	lsls	r3, r3, #4
 8000fb2:	4413      	add	r3, r2
 8000fb4:	681b      	ldr	r3, [r3, #0]
 8000fb6:	2b00      	cmp	r3, #0
 8000fb8:	d021      	beq.n	8000ffe <SCH_Dispatch_Tasks+0x6e>

            (*SCH_tasks[i].pTask)();
 8000fba:	4a16      	ldr	r2, [pc, #88]	; (8001014 <SCH_Dispatch_Tasks+0x84>)
 8000fbc:	687b      	ldr	r3, [r7, #4]
 8000fbe:	011b      	lsls	r3, r3, #4
 8000fc0:	4413      	add	r3, r2
 8000fc2:	681b      	ldr	r3, [r3, #0]
 8000fc4:	4798      	blx	r3
            SCH_tasks[i].RunMe--;
 8000fc6:	4a13      	ldr	r2, [pc, #76]	; (8001014 <SCH_Dispatch_Tasks+0x84>)
 8000fc8:	687b      	ldr	r3, [r7, #4]
 8000fca:	011b      	lsls	r3, r3, #4
 8000fcc:	4413      	add	r3, r2
 8000fce:	330c      	adds	r3, #12
 8000fd0:	781b      	ldrb	r3, [r3, #0]
 8000fd2:	3b01      	subs	r3, #1
 8000fd4:	b2d9      	uxtb	r1, r3
 8000fd6:	4a0f      	ldr	r2, [pc, #60]	; (8001014 <SCH_Dispatch_Tasks+0x84>)
 8000fd8:	687b      	ldr	r3, [r7, #4]
 8000fda:	011b      	lsls	r3, r3, #4
 8000fdc:	4413      	add	r3, r2
 8000fde:	330c      	adds	r3, #12
 8000fe0:	460a      	mov	r2, r1
 8000fe2:	701a      	strb	r2, [r3, #0]

            // Xóa task one-shot sau khi chạy xong
            if (SCH_tasks[i].Period == 0) {
 8000fe4:	4a0b      	ldr	r2, [pc, #44]	; (8001014 <SCH_Dispatch_Tasks+0x84>)
 8000fe6:	687b      	ldr	r3, [r7, #4]
 8000fe8:	011b      	lsls	r3, r3, #4
 8000fea:	4413      	add	r3, r2
 8000fec:	3308      	adds	r3, #8
 8000fee:	681b      	ldr	r3, [r3, #0]
 8000ff0:	2b00      	cmp	r3, #0
 8000ff2:	d104      	bne.n	8000ffe <SCH_Dispatch_Tasks+0x6e>
                SCH_Delete_Task(i);
 8000ff4:	687b      	ldr	r3, [r7, #4]
 8000ff6:	b2db      	uxtb	r3, r3
 8000ff8:	4618      	mov	r0, r3
 8000ffa:	f000 f873 	bl	80010e4 <SCH_Delete_Task>
    for (int i = 0; i < SCH_MAX_TASKS; i++) {
 8000ffe:	687b      	ldr	r3, [r7, #4]
 8001000:	3301      	adds	r3, #1
 8001002:	607b      	str	r3, [r7, #4]
 8001004:	687b      	ldr	r3, [r7, #4]
 8001006:	2b09      	cmp	r3, #9
 8001008:	ddc8      	ble.n	8000f9c <SCH_Dispatch_Tasks+0xc>
            }
        }
    }
}
 800100a:	bf00      	nop
 800100c:	bf00      	nop
 800100e:	3708      	adds	r7, #8
 8001010:	46bd      	mov	sp, r7
 8001012:	bd80      	pop	{r7, pc}
 8001014:	200011d0 	.word	0x200011d0

08001018 <SCH_Add_Task>:
 * @return ID của task hoặc NO_TASK_ID nếu không thành công.
 */
uint8_t SCH_Add_Task(TaskFunction_t pFunction,
                     uint32_t DELAY,
                     uint32_t PERIOD)
{
 8001018:	b580      	push	{r7, lr}
 800101a:	b086      	sub	sp, #24
 800101c:	af00      	add	r7, sp, #0
 800101e:	60f8      	str	r0, [r7, #12]
 8001020:	60b9      	str	r1, [r7, #8]
 8001022:	607a      	str	r2, [r7, #4]
    // Tìm slot trống trong mảng SCH_tasks
    for (int i = 0; i < SCH_MAX_TASKS; i++) {
 8001024:	2300      	movs	r3, #0
 8001026:	617b      	str	r3, [r7, #20]
 8001028:	e04b      	b.n	80010c2 <SCH_Add_Task+0xaa>

        if (SCH_tasks[i].pTask == 0) {
 800102a:	4a2a      	ldr	r2, [pc, #168]	; (80010d4 <SCH_Add_Task+0xbc>)
 800102c:	697b      	ldr	r3, [r7, #20]
 800102e:	011b      	lsls	r3, r3, #4
 8001030:	4413      	add	r3, r2
 8001032:	681b      	ldr	r3, [r3, #0]
 8001034:	2b00      	cmp	r3, #0
 8001036:	d141      	bne.n	80010bc <SCH_Add_Task+0xa4>

            // Cấu hình task
            SCH_tasks[i].pTask  = pFunction;
 8001038:	4a26      	ldr	r2, [pc, #152]	; (80010d4 <SCH_Add_Task+0xbc>)
 800103a:	697b      	ldr	r3, [r7, #20]
 800103c:	011b      	lsls	r3, r3, #4
 800103e:	4413      	add	r3, r2
 8001040:	68fa      	ldr	r2, [r7, #12]
 8001042:	601a      	str	r2, [r3, #0]
            SCH_tasks[i].Delay  = DELAY;
 8001044:	4a23      	ldr	r2, [pc, #140]	; (80010d4 <SCH_Add_Task+0xbc>)
 8001046:	697b      	ldr	r3, [r7, #20]
 8001048:	011b      	lsls	r3, r3, #4
 800104a:	4413      	add	r3, r2
 800104c:	3304      	adds	r3, #4
 800104e:	68ba      	ldr	r2, [r7, #8]
 8001050:	601a      	str	r2, [r3, #0]
            SCH_tasks[i].Period = PERIOD;
 8001052:	4a20      	ldr	r2, [pc, #128]	; (80010d4 <SCH_Add_Task+0xbc>)
 8001054:	697b      	ldr	r3, [r7, #20]
 8001056:	011b      	lsls	r3, r3, #4
 8001058:	4413      	add	r3, r2
 800105a:	3308      	adds	r3, #8
 800105c:	687a      	ldr	r2, [r7, #4]
 800105e:	601a      	str	r2, [r3, #0]
            SCH_tasks[i].RunMe  = 0;
 8001060:	4a1c      	ldr	r2, [pc, #112]	; (80010d4 <SCH_Add_Task+0xbc>)
 8001062:	697b      	ldr	r3, [r7, #20]
 8001064:	011b      	lsls	r3, r3, #4
 8001066:	4413      	add	r3, r2
 8001068:	330c      	adds	r3, #12
 800106a:	2200      	movs	r2, #0
 800106c:	701a      	strb	r2, [r3, #0]

            // Cấu hình Node
            node_pool[i].id = i;
 800106e:	697b      	ldr	r3, [r7, #20]
 8001070:	b2d9      	uxtb	r1, r3
 8001072:	4a19      	ldr	r2, [pc, #100]	; (80010d8 <SCH_Add_Task+0xc0>)
 8001074:	697b      	ldr	r3, [r7, #20]
 8001076:	f802 1033 	strb.w	r1, [r2, r3, lsl #3]
            node_pool[i].next = 0;
 800107a:	4a17      	ldr	r2, [pc, #92]	; (80010d8 <SCH_Add_Task+0xc0>)
 800107c:	697b      	ldr	r3, [r7, #20]
 800107e:	00db      	lsls	r3, r3, #3
 8001080:	4413      	add	r3, r2
 8001082:	2200      	movs	r2, #0
 8001084:	605a      	str	r2, [r3, #4]

            // Lên lịch lần chạy đầu tiên: current_slot + DELAY
            uint16_t slot = (current_slot + DELAY) % WHEEL_SIZE;
 8001086:	4b15      	ldr	r3, [pc, #84]	; (80010dc <SCH_Add_Task+0xc4>)
 8001088:	881b      	ldrh	r3, [r3, #0]
 800108a:	461a      	mov	r2, r3
 800108c:	68bb      	ldr	r3, [r7, #8]
 800108e:	441a      	add	r2, r3
 8001090:	4b13      	ldr	r3, [pc, #76]	; (80010e0 <SCH_Add_Task+0xc8>)
 8001092:	fba3 1302 	umull	r1, r3, r3, r2
 8001096:	099b      	lsrs	r3, r3, #6
 8001098:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 800109c:	fb01 f303 	mul.w	r3, r1, r3
 80010a0:	1ad3      	subs	r3, r2, r3
 80010a2:	827b      	strh	r3, [r7, #18]
            wheel_insert(slot, &node_pool[i]);
 80010a4:	697b      	ldr	r3, [r7, #20]
 80010a6:	00db      	lsls	r3, r3, #3
 80010a8:	4a0b      	ldr	r2, [pc, #44]	; (80010d8 <SCH_Add_Task+0xc0>)
 80010aa:	441a      	add	r2, r3
 80010ac:	8a7b      	ldrh	r3, [r7, #18]
 80010ae:	4611      	mov	r1, r2
 80010b0:	4618      	mov	r0, r3
 80010b2:	f7ff fe99 	bl	8000de8 <wheel_insert>

            return i;
 80010b6:	697b      	ldr	r3, [r7, #20]
 80010b8:	b2db      	uxtb	r3, r3
 80010ba:	e006      	b.n	80010ca <SCH_Add_Task+0xb2>
    for (int i = 0; i < SCH_MAX_TASKS; i++) {
 80010bc:	697b      	ldr	r3, [r7, #20]
 80010be:	3301      	adds	r3, #1
 80010c0:	617b      	str	r3, [r7, #20]
 80010c2:	697b      	ldr	r3, [r7, #20]
 80010c4:	2b09      	cmp	r3, #9
 80010c6:	ddb0      	ble.n	800102a <SCH_Add_Task+0x12>
        }
    }
    return NO_TASK_ID;
 80010c8:	23ff      	movs	r3, #255	; 0xff
}
 80010ca:	4618      	mov	r0, r3
 80010cc:	3718      	adds	r7, #24
 80010ce:	46bd      	mov	sp, r7
 80010d0:	bd80      	pop	{r7, pc}
 80010d2:	bf00      	nop
 80010d4:	200011d0 	.word	0x200011d0
 80010d8:	200000e4 	.word	0x200000e4
 80010dc:	200010d4 	.word	0x200010d4
 80010e0:	10624dd3 	.word	0x10624dd3

080010e4 <SCH_Delete_Task>:
 * Node liên kết sẽ được tự động dọn dẹp trong SCH_Update kế tiếp.
 * @param id ID của task cần xóa.
 * @return 0 nếu thành công, 1 nếu ID không hợp lệ.
 */
uint8_t SCH_Delete_Task(uint8_t id)
{
 80010e4:	b480      	push	{r7}
 80010e6:	b083      	sub	sp, #12
 80010e8:	af00      	add	r7, sp, #0
 80010ea:	4603      	mov	r3, r0
 80010ec:	71fb      	strb	r3, [r7, #7]
    if (id >= SCH_MAX_TASKS) return 1;
 80010ee:	79fb      	ldrb	r3, [r7, #7]
 80010f0:	2b09      	cmp	r3, #9
 80010f2:	d901      	bls.n	80010f8 <SCH_Delete_Task+0x14>
 80010f4:	2301      	movs	r3, #1
 80010f6:	e01b      	b.n	8001130 <SCH_Delete_Task+0x4c>

    // Đánh dấu task là không hợp lệ
    SCH_tasks[id].pTask  = 0;
 80010f8:	79fb      	ldrb	r3, [r7, #7]
 80010fa:	4a10      	ldr	r2, [pc, #64]	; (800113c <SCH_Delete_Task+0x58>)
 80010fc:	011b      	lsls	r3, r3, #4
 80010fe:	4413      	add	r3, r2
 8001100:	2200      	movs	r2, #0
 8001102:	601a      	str	r2, [r3, #0]
    SCH_tasks[id].Delay  = 0;
 8001104:	79fb      	ldrb	r3, [r7, #7]
 8001106:	4a0d      	ldr	r2, [pc, #52]	; (800113c <SCH_Delete_Task+0x58>)
 8001108:	011b      	lsls	r3, r3, #4
 800110a:	4413      	add	r3, r2
 800110c:	3304      	adds	r3, #4
 800110e:	2200      	movs	r2, #0
 8001110:	601a      	str	r2, [r3, #0]
    SCH_tasks[id].Period = 0;
 8001112:	79fb      	ldrb	r3, [r7, #7]
 8001114:	4a09      	ldr	r2, [pc, #36]	; (800113c <SCH_Delete_Task+0x58>)
 8001116:	011b      	lsls	r3, r3, #4
 8001118:	4413      	add	r3, r2
 800111a:	3308      	adds	r3, #8
 800111c:	2200      	movs	r2, #0
 800111e:	601a      	str	r2, [r3, #0]
    SCH_tasks[id].RunMe  = 0;
 8001120:	79fb      	ldrb	r3, [r7, #7]
 8001122:	4a06      	ldr	r2, [pc, #24]	; (800113c <SCH_Delete_Task+0x58>)
 8001124:	011b      	lsls	r3, r3, #4
 8001126:	4413      	add	r3, r2
 8001128:	330c      	adds	r3, #12
 800112a:	2200      	movs	r2, #0
 800112c:	701a      	strb	r2, [r3, #0]

    return 0;
 800112e:	2300      	movs	r3, #0
}
 8001130:	4618      	mov	r0, r3
 8001132:	370c      	adds	r7, #12
 8001134:	46bd      	mov	sp, r7
 8001136:	bc80      	pop	{r7}
 8001138:	4770      	bx	lr
 800113a:	bf00      	nop
 800113c:	200011d0 	.word	0x200011d0

08001140 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001140:	b480      	push	{r7}
 8001142:	b085      	sub	sp, #20
 8001144:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8001146:	4b15      	ldr	r3, [pc, #84]	; (800119c <HAL_MspInit+0x5c>)
 8001148:	699b      	ldr	r3, [r3, #24]
 800114a:	4a14      	ldr	r2, [pc, #80]	; (800119c <HAL_MspInit+0x5c>)
 800114c:	f043 0301 	orr.w	r3, r3, #1
 8001150:	6193      	str	r3, [r2, #24]
 8001152:	4b12      	ldr	r3, [pc, #72]	; (800119c <HAL_MspInit+0x5c>)
 8001154:	699b      	ldr	r3, [r3, #24]
 8001156:	f003 0301 	and.w	r3, r3, #1
 800115a:	60bb      	str	r3, [r7, #8]
 800115c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 800115e:	4b0f      	ldr	r3, [pc, #60]	; (800119c <HAL_MspInit+0x5c>)
 8001160:	69db      	ldr	r3, [r3, #28]
 8001162:	4a0e      	ldr	r2, [pc, #56]	; (800119c <HAL_MspInit+0x5c>)
 8001164:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001168:	61d3      	str	r3, [r2, #28]
 800116a:	4b0c      	ldr	r3, [pc, #48]	; (800119c <HAL_MspInit+0x5c>)
 800116c:	69db      	ldr	r3, [r3, #28]
 800116e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001172:	607b      	str	r3, [r7, #4]
 8001174:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 8001176:	4b0a      	ldr	r3, [pc, #40]	; (80011a0 <HAL_MspInit+0x60>)
 8001178:	685b      	ldr	r3, [r3, #4]
 800117a:	60fb      	str	r3, [r7, #12]
 800117c:	68fb      	ldr	r3, [r7, #12]
 800117e:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 8001182:	60fb      	str	r3, [r7, #12]
 8001184:	68fb      	ldr	r3, [r7, #12]
 8001186:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 800118a:	60fb      	str	r3, [r7, #12]
 800118c:	4a04      	ldr	r2, [pc, #16]	; (80011a0 <HAL_MspInit+0x60>)
 800118e:	68fb      	ldr	r3, [r7, #12]
 8001190:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001192:	bf00      	nop
 8001194:	3714      	adds	r7, #20
 8001196:	46bd      	mov	sp, r7
 8001198:	bc80      	pop	{r7}
 800119a:	4770      	bx	lr
 800119c:	40021000 	.word	0x40021000
 80011a0:	40010000 	.word	0x40010000

080011a4 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 80011a4:	b580      	push	{r7, lr}
 80011a6:	b08a      	sub	sp, #40	; 0x28
 80011a8:	af00      	add	r7, sp, #0
 80011aa:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80011ac:	f107 0314 	add.w	r3, r7, #20
 80011b0:	2200      	movs	r2, #0
 80011b2:	601a      	str	r2, [r3, #0]
 80011b4:	605a      	str	r2, [r3, #4]
 80011b6:	609a      	str	r2, [r3, #8]
 80011b8:	60da      	str	r2, [r3, #12]
  if(hi2c->Instance==I2C1)
 80011ba:	687b      	ldr	r3, [r7, #4]
 80011bc:	681b      	ldr	r3, [r3, #0]
 80011be:	4a1d      	ldr	r2, [pc, #116]	; (8001234 <HAL_I2C_MspInit+0x90>)
 80011c0:	4293      	cmp	r3, r2
 80011c2:	d132      	bne.n	800122a <HAL_I2C_MspInit+0x86>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80011c4:	4b1c      	ldr	r3, [pc, #112]	; (8001238 <HAL_I2C_MspInit+0x94>)
 80011c6:	699b      	ldr	r3, [r3, #24]
 80011c8:	4a1b      	ldr	r2, [pc, #108]	; (8001238 <HAL_I2C_MspInit+0x94>)
 80011ca:	f043 0308 	orr.w	r3, r3, #8
 80011ce:	6193      	str	r3, [r2, #24]
 80011d0:	4b19      	ldr	r3, [pc, #100]	; (8001238 <HAL_I2C_MspInit+0x94>)
 80011d2:	699b      	ldr	r3, [r3, #24]
 80011d4:	f003 0308 	and.w	r3, r3, #8
 80011d8:	613b      	str	r3, [r7, #16]
 80011da:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 80011dc:	f44f 7340 	mov.w	r3, #768	; 0x300
 80011e0:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80011e2:	2312      	movs	r3, #18
 80011e4:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80011e6:	2303      	movs	r3, #3
 80011e8:	623b      	str	r3, [r7, #32]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80011ea:	f107 0314 	add.w	r3, r7, #20
 80011ee:	4619      	mov	r1, r3
 80011f0:	4812      	ldr	r0, [pc, #72]	; (800123c <HAL_I2C_MspInit+0x98>)
 80011f2:	f000 fab9 	bl	8001768 <HAL_GPIO_Init>

    __HAL_AFIO_REMAP_I2C1_ENABLE();
 80011f6:	4b12      	ldr	r3, [pc, #72]	; (8001240 <HAL_I2C_MspInit+0x9c>)
 80011f8:	685b      	ldr	r3, [r3, #4]
 80011fa:	627b      	str	r3, [r7, #36]	; 0x24
 80011fc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80011fe:	f043 63e0 	orr.w	r3, r3, #117440512	; 0x7000000
 8001202:	627b      	str	r3, [r7, #36]	; 0x24
 8001204:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001206:	f043 0302 	orr.w	r3, r3, #2
 800120a:	627b      	str	r3, [r7, #36]	; 0x24
 800120c:	4a0c      	ldr	r2, [pc, #48]	; (8001240 <HAL_I2C_MspInit+0x9c>)
 800120e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001210:	6053      	str	r3, [r2, #4]

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8001212:	4b09      	ldr	r3, [pc, #36]	; (8001238 <HAL_I2C_MspInit+0x94>)
 8001214:	69db      	ldr	r3, [r3, #28]
 8001216:	4a08      	ldr	r2, [pc, #32]	; (8001238 <HAL_I2C_MspInit+0x94>)
 8001218:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 800121c:	61d3      	str	r3, [r2, #28]
 800121e:	4b06      	ldr	r3, [pc, #24]	; (8001238 <HAL_I2C_MspInit+0x94>)
 8001220:	69db      	ldr	r3, [r3, #28]
 8001222:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001226:	60fb      	str	r3, [r7, #12]
 8001228:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 800122a:	bf00      	nop
 800122c:	3728      	adds	r7, #40	; 0x28
 800122e:	46bd      	mov	sp, r7
 8001230:	bd80      	pop	{r7, pc}
 8001232:	bf00      	nop
 8001234:	40005400 	.word	0x40005400
 8001238:	40021000 	.word	0x40021000
 800123c:	40010c00 	.word	0x40010c00
 8001240:	40010000 	.word	0x40010000

08001244 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8001244:	b580      	push	{r7, lr}
 8001246:	b084      	sub	sp, #16
 8001248:	af00      	add	r7, sp, #0
 800124a:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 800124c:	687b      	ldr	r3, [r7, #4]
 800124e:	681b      	ldr	r3, [r3, #0]
 8001250:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001254:	d113      	bne.n	800127e <HAL_TIM_Base_MspInit+0x3a>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8001256:	4b0c      	ldr	r3, [pc, #48]	; (8001288 <HAL_TIM_Base_MspInit+0x44>)
 8001258:	69db      	ldr	r3, [r3, #28]
 800125a:	4a0b      	ldr	r2, [pc, #44]	; (8001288 <HAL_TIM_Base_MspInit+0x44>)
 800125c:	f043 0301 	orr.w	r3, r3, #1
 8001260:	61d3      	str	r3, [r2, #28]
 8001262:	4b09      	ldr	r3, [pc, #36]	; (8001288 <HAL_TIM_Base_MspInit+0x44>)
 8001264:	69db      	ldr	r3, [r3, #28]
 8001266:	f003 0301 	and.w	r3, r3, #1
 800126a:	60fb      	str	r3, [r7, #12]
 800126c:	68fb      	ldr	r3, [r7, #12]
    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 800126e:	2200      	movs	r2, #0
 8001270:	2100      	movs	r1, #0
 8001272:	201c      	movs	r0, #28
 8001274:	f000 fa41 	bl	80016fa <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8001278:	201c      	movs	r0, #28
 800127a:	f000 fa5a 	bl	8001732 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }

}
 800127e:	bf00      	nop
 8001280:	3710      	adds	r7, #16
 8001282:	46bd      	mov	sp, r7
 8001284:	bd80      	pop	{r7, pc}
 8001286:	bf00      	nop
 8001288:	40021000 	.word	0x40021000

0800128c <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 800128c:	b580      	push	{r7, lr}
 800128e:	b088      	sub	sp, #32
 8001290:	af00      	add	r7, sp, #0
 8001292:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001294:	f107 0310 	add.w	r3, r7, #16
 8001298:	2200      	movs	r2, #0
 800129a:	601a      	str	r2, [r3, #0]
 800129c:	605a      	str	r2, [r3, #4]
 800129e:	609a      	str	r2, [r3, #8]
 80012a0:	60da      	str	r2, [r3, #12]
  if(huart->Instance==USART2)
 80012a2:	687b      	ldr	r3, [r7, #4]
 80012a4:	681b      	ldr	r3, [r3, #0]
 80012a6:	4a15      	ldr	r2, [pc, #84]	; (80012fc <HAL_UART_MspInit+0x70>)
 80012a8:	4293      	cmp	r3, r2
 80012aa:	d123      	bne.n	80012f4 <HAL_UART_MspInit+0x68>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 80012ac:	4b14      	ldr	r3, [pc, #80]	; (8001300 <HAL_UART_MspInit+0x74>)
 80012ae:	69db      	ldr	r3, [r3, #28]
 80012b0:	4a13      	ldr	r2, [pc, #76]	; (8001300 <HAL_UART_MspInit+0x74>)
 80012b2:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80012b6:	61d3      	str	r3, [r2, #28]
 80012b8:	4b11      	ldr	r3, [pc, #68]	; (8001300 <HAL_UART_MspInit+0x74>)
 80012ba:	69db      	ldr	r3, [r3, #28]
 80012bc:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80012c0:	60fb      	str	r3, [r7, #12]
 80012c2:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80012c4:	4b0e      	ldr	r3, [pc, #56]	; (8001300 <HAL_UART_MspInit+0x74>)
 80012c6:	699b      	ldr	r3, [r3, #24]
 80012c8:	4a0d      	ldr	r2, [pc, #52]	; (8001300 <HAL_UART_MspInit+0x74>)
 80012ca:	f043 0304 	orr.w	r3, r3, #4
 80012ce:	6193      	str	r3, [r2, #24]
 80012d0:	4b0b      	ldr	r3, [pc, #44]	; (8001300 <HAL_UART_MspInit+0x74>)
 80012d2:	699b      	ldr	r3, [r3, #24]
 80012d4:	f003 0304 	and.w	r3, r3, #4
 80012d8:	60bb      	str	r3, [r7, #8]
 80012da:	68bb      	ldr	r3, [r7, #8]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 80012dc:	230c      	movs	r3, #12
 80012de:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80012e0:	2302      	movs	r3, #2
 80012e2:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80012e4:	2302      	movs	r3, #2
 80012e6:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80012e8:	f107 0310 	add.w	r3, r7, #16
 80012ec:	4619      	mov	r1, r3
 80012ee:	4805      	ldr	r0, [pc, #20]	; (8001304 <HAL_UART_MspInit+0x78>)
 80012f0:	f000 fa3a 	bl	8001768 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 80012f4:	bf00      	nop
 80012f6:	3720      	adds	r7, #32
 80012f8:	46bd      	mov	sp, r7
 80012fa:	bd80      	pop	{r7, pc}
 80012fc:	40004400 	.word	0x40004400
 8001300:	40021000 	.word	0x40021000
 8001304:	40010800 	.word	0x40010800

08001308 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001308:	b480      	push	{r7}
 800130a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 800130c:	e7fe      	b.n	800130c <NMI_Handler+0x4>

0800130e <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800130e:	b480      	push	{r7}
 8001310:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001312:	e7fe      	b.n	8001312 <HardFault_Handler+0x4>

08001314 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001314:	b480      	push	{r7}
 8001316:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001318:	e7fe      	b.n	8001318 <MemManage_Handler+0x4>

0800131a <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800131a:	b480      	push	{r7}
 800131c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800131e:	e7fe      	b.n	800131e <BusFault_Handler+0x4>

08001320 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001320:	b480      	push	{r7}
 8001322:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001324:	e7fe      	b.n	8001324 <UsageFault_Handler+0x4>

08001326 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001326:	b480      	push	{r7}
 8001328:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800132a:	bf00      	nop
 800132c:	46bd      	mov	sp, r7
 800132e:	bc80      	pop	{r7}
 8001330:	4770      	bx	lr

08001332 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001332:	b480      	push	{r7}
 8001334:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001336:	bf00      	nop
 8001338:	46bd      	mov	sp, r7
 800133a:	bc80      	pop	{r7}
 800133c:	4770      	bx	lr

0800133e <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800133e:	b480      	push	{r7}
 8001340:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001342:	bf00      	nop
 8001344:	46bd      	mov	sp, r7
 8001346:	bc80      	pop	{r7}
 8001348:	4770      	bx	lr

0800134a <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800134a:	b580      	push	{r7, lr}
 800134c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800134e:	f000 f8bd 	bl	80014cc <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001352:	bf00      	nop
 8001354:	bd80      	pop	{r7, pc}
	...

08001358 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8001358:	b580      	push	{r7, lr}
 800135a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 800135c:	4802      	ldr	r0, [pc, #8]	; (8001368 <TIM2_IRQHandler+0x10>)
 800135e:	f001 fd25 	bl	8002dac <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 8001362:	bf00      	nop
 8001364:	bd80      	pop	{r7, pc}
 8001366:	bf00      	nop
 8001368:	20001140 	.word	0x20001140

0800136c <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 800136c:	b580      	push	{r7, lr}
 800136e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_13);
 8001370:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 8001374:	f000 fbac 	bl	8001ad0 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 8001378:	bf00      	nop
 800137a:	bd80      	pop	{r7, pc}

0800137c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 800137c:	b580      	push	{r7, lr}
 800137e:	b086      	sub	sp, #24
 8001380:	af00      	add	r7, sp, #0
 8001382:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001384:	4a14      	ldr	r2, [pc, #80]	; (80013d8 <_sbrk+0x5c>)
 8001386:	4b15      	ldr	r3, [pc, #84]	; (80013dc <_sbrk+0x60>)
 8001388:	1ad3      	subs	r3, r2, r3
 800138a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 800138c:	697b      	ldr	r3, [r7, #20]
 800138e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001390:	4b13      	ldr	r3, [pc, #76]	; (80013e0 <_sbrk+0x64>)
 8001392:	681b      	ldr	r3, [r3, #0]
 8001394:	2b00      	cmp	r3, #0
 8001396:	d102      	bne.n	800139e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001398:	4b11      	ldr	r3, [pc, #68]	; (80013e0 <_sbrk+0x64>)
 800139a:	4a12      	ldr	r2, [pc, #72]	; (80013e4 <_sbrk+0x68>)
 800139c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800139e:	4b10      	ldr	r3, [pc, #64]	; (80013e0 <_sbrk+0x64>)
 80013a0:	681a      	ldr	r2, [r3, #0]
 80013a2:	687b      	ldr	r3, [r7, #4]
 80013a4:	4413      	add	r3, r2
 80013a6:	693a      	ldr	r2, [r7, #16]
 80013a8:	429a      	cmp	r2, r3
 80013aa:	d207      	bcs.n	80013bc <_sbrk+0x40>
  {
    errno = ENOMEM;
 80013ac:	f002 f92c 	bl	8003608 <__errno>
 80013b0:	4603      	mov	r3, r0
 80013b2:	220c      	movs	r2, #12
 80013b4:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80013b6:	f04f 33ff 	mov.w	r3, #4294967295
 80013ba:	e009      	b.n	80013d0 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80013bc:	4b08      	ldr	r3, [pc, #32]	; (80013e0 <_sbrk+0x64>)
 80013be:	681b      	ldr	r3, [r3, #0]
 80013c0:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80013c2:	4b07      	ldr	r3, [pc, #28]	; (80013e0 <_sbrk+0x64>)
 80013c4:	681a      	ldr	r2, [r3, #0]
 80013c6:	687b      	ldr	r3, [r7, #4]
 80013c8:	4413      	add	r3, r2
 80013ca:	4a05      	ldr	r2, [pc, #20]	; (80013e0 <_sbrk+0x64>)
 80013cc:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80013ce:	68fb      	ldr	r3, [r7, #12]
}
 80013d0:	4618      	mov	r0, r3
 80013d2:	3718      	adds	r7, #24
 80013d4:	46bd      	mov	sp, r7
 80013d6:	bd80      	pop	{r7, pc}
 80013d8:	20005000 	.word	0x20005000
 80013dc:	00000400 	.word	0x00000400
 80013e0:	200010d8 	.word	0x200010d8
 80013e4:	20001288 	.word	0x20001288

080013e8 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 80013e8:	b480      	push	{r7}
 80013ea:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80013ec:	bf00      	nop
 80013ee:	46bd      	mov	sp, r7
 80013f0:	bc80      	pop	{r7}
 80013f2:	4770      	bx	lr

080013f4 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 80013f4:	f7ff fff8 	bl	80013e8 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80013f8:	480b      	ldr	r0, [pc, #44]	; (8001428 <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 80013fa:	490c      	ldr	r1, [pc, #48]	; (800142c <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 80013fc:	4a0c      	ldr	r2, [pc, #48]	; (8001430 <LoopFillZerobss+0x16>)
  movs r3, #0
 80013fe:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001400:	e002      	b.n	8001408 <LoopCopyDataInit>

08001402 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001402:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001404:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001406:	3304      	adds	r3, #4

08001408 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001408:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800140a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800140c:	d3f9      	bcc.n	8001402 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800140e:	4a09      	ldr	r2, [pc, #36]	; (8001434 <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 8001410:	4c09      	ldr	r4, [pc, #36]	; (8001438 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8001412:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001414:	e001      	b.n	800141a <LoopFillZerobss>

08001416 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001416:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001418:	3204      	adds	r2, #4

0800141a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800141a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800141c:	d3fb      	bcc.n	8001416 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 800141e:	f002 f8f9 	bl	8003614 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8001422:	f7ff faf7 	bl	8000a14 <main>
  bx lr
 8001426:	4770      	bx	lr
  ldr r0, =_sdata
 8001428:	20000000 	.word	0x20000000
  ldr r1, =_edata
 800142c:	2000008c 	.word	0x2000008c
  ldr r2, =_sidata
 8001430:	08004008 	.word	0x08004008
  ldr r2, =_sbss
 8001434:	2000008c 	.word	0x2000008c
  ldr r4, =_ebss
 8001438:	20001284 	.word	0x20001284

0800143c <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 800143c:	e7fe      	b.n	800143c <ADC1_2_IRQHandler>
	...

08001440 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001440:	b580      	push	{r7, lr}
 8001442:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001444:	4b08      	ldr	r3, [pc, #32]	; (8001468 <HAL_Init+0x28>)
 8001446:	681b      	ldr	r3, [r3, #0]
 8001448:	4a07      	ldr	r2, [pc, #28]	; (8001468 <HAL_Init+0x28>)
 800144a:	f043 0310 	orr.w	r3, r3, #16
 800144e:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001450:	2003      	movs	r0, #3
 8001452:	f000 f947 	bl	80016e4 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001456:	2000      	movs	r0, #0
 8001458:	f000 f808 	bl	800146c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 800145c:	f7ff fe70 	bl	8001140 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001460:	2300      	movs	r3, #0
}
 8001462:	4618      	mov	r0, r3
 8001464:	bd80      	pop	{r7, pc}
 8001466:	bf00      	nop
 8001468:	40022000 	.word	0x40022000

0800146c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800146c:	b580      	push	{r7, lr}
 800146e:	b082      	sub	sp, #8
 8001470:	af00      	add	r7, sp, #0
 8001472:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001474:	4b12      	ldr	r3, [pc, #72]	; (80014c0 <HAL_InitTick+0x54>)
 8001476:	681a      	ldr	r2, [r3, #0]
 8001478:	4b12      	ldr	r3, [pc, #72]	; (80014c4 <HAL_InitTick+0x58>)
 800147a:	781b      	ldrb	r3, [r3, #0]
 800147c:	4619      	mov	r1, r3
 800147e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001482:	fbb3 f3f1 	udiv	r3, r3, r1
 8001486:	fbb2 f3f3 	udiv	r3, r2, r3
 800148a:	4618      	mov	r0, r3
 800148c:	f000 f95f 	bl	800174e <HAL_SYSTICK_Config>
 8001490:	4603      	mov	r3, r0
 8001492:	2b00      	cmp	r3, #0
 8001494:	d001      	beq.n	800149a <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001496:	2301      	movs	r3, #1
 8001498:	e00e      	b.n	80014b8 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800149a:	687b      	ldr	r3, [r7, #4]
 800149c:	2b0f      	cmp	r3, #15
 800149e:	d80a      	bhi.n	80014b6 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80014a0:	2200      	movs	r2, #0
 80014a2:	6879      	ldr	r1, [r7, #4]
 80014a4:	f04f 30ff 	mov.w	r0, #4294967295
 80014a8:	f000 f927 	bl	80016fa <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80014ac:	4a06      	ldr	r2, [pc, #24]	; (80014c8 <HAL_InitTick+0x5c>)
 80014ae:	687b      	ldr	r3, [r7, #4]
 80014b0:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80014b2:	2300      	movs	r3, #0
 80014b4:	e000      	b.n	80014b8 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80014b6:	2301      	movs	r3, #1
}
 80014b8:	4618      	mov	r0, r3
 80014ba:	3708      	adds	r7, #8
 80014bc:	46bd      	mov	sp, r7
 80014be:	bd80      	pop	{r7, pc}
 80014c0:	2000001c 	.word	0x2000001c
 80014c4:	20000024 	.word	0x20000024
 80014c8:	20000020 	.word	0x20000020

080014cc <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80014cc:	b480      	push	{r7}
 80014ce:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80014d0:	4b05      	ldr	r3, [pc, #20]	; (80014e8 <HAL_IncTick+0x1c>)
 80014d2:	781b      	ldrb	r3, [r3, #0]
 80014d4:	461a      	mov	r2, r3
 80014d6:	4b05      	ldr	r3, [pc, #20]	; (80014ec <HAL_IncTick+0x20>)
 80014d8:	681b      	ldr	r3, [r3, #0]
 80014da:	4413      	add	r3, r2
 80014dc:	4a03      	ldr	r2, [pc, #12]	; (80014ec <HAL_IncTick+0x20>)
 80014de:	6013      	str	r3, [r2, #0]
}
 80014e0:	bf00      	nop
 80014e2:	46bd      	mov	sp, r7
 80014e4:	bc80      	pop	{r7}
 80014e6:	4770      	bx	lr
 80014e8:	20000024 	.word	0x20000024
 80014ec:	20001270 	.word	0x20001270

080014f0 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80014f0:	b480      	push	{r7}
 80014f2:	af00      	add	r7, sp, #0
  return uwTick;
 80014f4:	4b02      	ldr	r3, [pc, #8]	; (8001500 <HAL_GetTick+0x10>)
 80014f6:	681b      	ldr	r3, [r3, #0]
}
 80014f8:	4618      	mov	r0, r3
 80014fa:	46bd      	mov	sp, r7
 80014fc:	bc80      	pop	{r7}
 80014fe:	4770      	bx	lr
 8001500:	20001270 	.word	0x20001270

08001504 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001504:	b580      	push	{r7, lr}
 8001506:	b084      	sub	sp, #16
 8001508:	af00      	add	r7, sp, #0
 800150a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 800150c:	f7ff fff0 	bl	80014f0 <HAL_GetTick>
 8001510:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001512:	687b      	ldr	r3, [r7, #4]
 8001514:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001516:	68fb      	ldr	r3, [r7, #12]
 8001518:	f1b3 3fff 	cmp.w	r3, #4294967295
 800151c:	d005      	beq.n	800152a <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800151e:	4b0a      	ldr	r3, [pc, #40]	; (8001548 <HAL_Delay+0x44>)
 8001520:	781b      	ldrb	r3, [r3, #0]
 8001522:	461a      	mov	r2, r3
 8001524:	68fb      	ldr	r3, [r7, #12]
 8001526:	4413      	add	r3, r2
 8001528:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 800152a:	bf00      	nop
 800152c:	f7ff ffe0 	bl	80014f0 <HAL_GetTick>
 8001530:	4602      	mov	r2, r0
 8001532:	68bb      	ldr	r3, [r7, #8]
 8001534:	1ad3      	subs	r3, r2, r3
 8001536:	68fa      	ldr	r2, [r7, #12]
 8001538:	429a      	cmp	r2, r3
 800153a:	d8f7      	bhi.n	800152c <HAL_Delay+0x28>
  {
  }
}
 800153c:	bf00      	nop
 800153e:	bf00      	nop
 8001540:	3710      	adds	r7, #16
 8001542:	46bd      	mov	sp, r7
 8001544:	bd80      	pop	{r7, pc}
 8001546:	bf00      	nop
 8001548:	20000024 	.word	0x20000024

0800154c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800154c:	b480      	push	{r7}
 800154e:	b085      	sub	sp, #20
 8001550:	af00      	add	r7, sp, #0
 8001552:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001554:	687b      	ldr	r3, [r7, #4]
 8001556:	f003 0307 	and.w	r3, r3, #7
 800155a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800155c:	4b0c      	ldr	r3, [pc, #48]	; (8001590 <__NVIC_SetPriorityGrouping+0x44>)
 800155e:	68db      	ldr	r3, [r3, #12]
 8001560:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001562:	68ba      	ldr	r2, [r7, #8]
 8001564:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8001568:	4013      	ands	r3, r2
 800156a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 800156c:	68fb      	ldr	r3, [r7, #12]
 800156e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001570:	68bb      	ldr	r3, [r7, #8]
 8001572:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001574:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8001578:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800157c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800157e:	4a04      	ldr	r2, [pc, #16]	; (8001590 <__NVIC_SetPriorityGrouping+0x44>)
 8001580:	68bb      	ldr	r3, [r7, #8]
 8001582:	60d3      	str	r3, [r2, #12]
}
 8001584:	bf00      	nop
 8001586:	3714      	adds	r7, #20
 8001588:	46bd      	mov	sp, r7
 800158a:	bc80      	pop	{r7}
 800158c:	4770      	bx	lr
 800158e:	bf00      	nop
 8001590:	e000ed00 	.word	0xe000ed00

08001594 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001594:	b480      	push	{r7}
 8001596:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001598:	4b04      	ldr	r3, [pc, #16]	; (80015ac <__NVIC_GetPriorityGrouping+0x18>)
 800159a:	68db      	ldr	r3, [r3, #12]
 800159c:	0a1b      	lsrs	r3, r3, #8
 800159e:	f003 0307 	and.w	r3, r3, #7
}
 80015a2:	4618      	mov	r0, r3
 80015a4:	46bd      	mov	sp, r7
 80015a6:	bc80      	pop	{r7}
 80015a8:	4770      	bx	lr
 80015aa:	bf00      	nop
 80015ac:	e000ed00 	.word	0xe000ed00

080015b0 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80015b0:	b480      	push	{r7}
 80015b2:	b083      	sub	sp, #12
 80015b4:	af00      	add	r7, sp, #0
 80015b6:	4603      	mov	r3, r0
 80015b8:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80015ba:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80015be:	2b00      	cmp	r3, #0
 80015c0:	db0b      	blt.n	80015da <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80015c2:	79fb      	ldrb	r3, [r7, #7]
 80015c4:	f003 021f 	and.w	r2, r3, #31
 80015c8:	4906      	ldr	r1, [pc, #24]	; (80015e4 <__NVIC_EnableIRQ+0x34>)
 80015ca:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80015ce:	095b      	lsrs	r3, r3, #5
 80015d0:	2001      	movs	r0, #1
 80015d2:	fa00 f202 	lsl.w	r2, r0, r2
 80015d6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80015da:	bf00      	nop
 80015dc:	370c      	adds	r7, #12
 80015de:	46bd      	mov	sp, r7
 80015e0:	bc80      	pop	{r7}
 80015e2:	4770      	bx	lr
 80015e4:	e000e100 	.word	0xe000e100

080015e8 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80015e8:	b480      	push	{r7}
 80015ea:	b083      	sub	sp, #12
 80015ec:	af00      	add	r7, sp, #0
 80015ee:	4603      	mov	r3, r0
 80015f0:	6039      	str	r1, [r7, #0]
 80015f2:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80015f4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80015f8:	2b00      	cmp	r3, #0
 80015fa:	db0a      	blt.n	8001612 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80015fc:	683b      	ldr	r3, [r7, #0]
 80015fe:	b2da      	uxtb	r2, r3
 8001600:	490c      	ldr	r1, [pc, #48]	; (8001634 <__NVIC_SetPriority+0x4c>)
 8001602:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001606:	0112      	lsls	r2, r2, #4
 8001608:	b2d2      	uxtb	r2, r2
 800160a:	440b      	add	r3, r1
 800160c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001610:	e00a      	b.n	8001628 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001612:	683b      	ldr	r3, [r7, #0]
 8001614:	b2da      	uxtb	r2, r3
 8001616:	4908      	ldr	r1, [pc, #32]	; (8001638 <__NVIC_SetPriority+0x50>)
 8001618:	79fb      	ldrb	r3, [r7, #7]
 800161a:	f003 030f 	and.w	r3, r3, #15
 800161e:	3b04      	subs	r3, #4
 8001620:	0112      	lsls	r2, r2, #4
 8001622:	b2d2      	uxtb	r2, r2
 8001624:	440b      	add	r3, r1
 8001626:	761a      	strb	r2, [r3, #24]
}
 8001628:	bf00      	nop
 800162a:	370c      	adds	r7, #12
 800162c:	46bd      	mov	sp, r7
 800162e:	bc80      	pop	{r7}
 8001630:	4770      	bx	lr
 8001632:	bf00      	nop
 8001634:	e000e100 	.word	0xe000e100
 8001638:	e000ed00 	.word	0xe000ed00

0800163c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800163c:	b480      	push	{r7}
 800163e:	b089      	sub	sp, #36	; 0x24
 8001640:	af00      	add	r7, sp, #0
 8001642:	60f8      	str	r0, [r7, #12]
 8001644:	60b9      	str	r1, [r7, #8]
 8001646:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001648:	68fb      	ldr	r3, [r7, #12]
 800164a:	f003 0307 	and.w	r3, r3, #7
 800164e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001650:	69fb      	ldr	r3, [r7, #28]
 8001652:	f1c3 0307 	rsb	r3, r3, #7
 8001656:	2b04      	cmp	r3, #4
 8001658:	bf28      	it	cs
 800165a:	2304      	movcs	r3, #4
 800165c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800165e:	69fb      	ldr	r3, [r7, #28]
 8001660:	3304      	adds	r3, #4
 8001662:	2b06      	cmp	r3, #6
 8001664:	d902      	bls.n	800166c <NVIC_EncodePriority+0x30>
 8001666:	69fb      	ldr	r3, [r7, #28]
 8001668:	3b03      	subs	r3, #3
 800166a:	e000      	b.n	800166e <NVIC_EncodePriority+0x32>
 800166c:	2300      	movs	r3, #0
 800166e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001670:	f04f 32ff 	mov.w	r2, #4294967295
 8001674:	69bb      	ldr	r3, [r7, #24]
 8001676:	fa02 f303 	lsl.w	r3, r2, r3
 800167a:	43da      	mvns	r2, r3
 800167c:	68bb      	ldr	r3, [r7, #8]
 800167e:	401a      	ands	r2, r3
 8001680:	697b      	ldr	r3, [r7, #20]
 8001682:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001684:	f04f 31ff 	mov.w	r1, #4294967295
 8001688:	697b      	ldr	r3, [r7, #20]
 800168a:	fa01 f303 	lsl.w	r3, r1, r3
 800168e:	43d9      	mvns	r1, r3
 8001690:	687b      	ldr	r3, [r7, #4]
 8001692:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001694:	4313      	orrs	r3, r2
         );
}
 8001696:	4618      	mov	r0, r3
 8001698:	3724      	adds	r7, #36	; 0x24
 800169a:	46bd      	mov	sp, r7
 800169c:	bc80      	pop	{r7}
 800169e:	4770      	bx	lr

080016a0 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80016a0:	b580      	push	{r7, lr}
 80016a2:	b082      	sub	sp, #8
 80016a4:	af00      	add	r7, sp, #0
 80016a6:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80016a8:	687b      	ldr	r3, [r7, #4]
 80016aa:	3b01      	subs	r3, #1
 80016ac:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80016b0:	d301      	bcc.n	80016b6 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80016b2:	2301      	movs	r3, #1
 80016b4:	e00f      	b.n	80016d6 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80016b6:	4a0a      	ldr	r2, [pc, #40]	; (80016e0 <SysTick_Config+0x40>)
 80016b8:	687b      	ldr	r3, [r7, #4]
 80016ba:	3b01      	subs	r3, #1
 80016bc:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80016be:	210f      	movs	r1, #15
 80016c0:	f04f 30ff 	mov.w	r0, #4294967295
 80016c4:	f7ff ff90 	bl	80015e8 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80016c8:	4b05      	ldr	r3, [pc, #20]	; (80016e0 <SysTick_Config+0x40>)
 80016ca:	2200      	movs	r2, #0
 80016cc:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80016ce:	4b04      	ldr	r3, [pc, #16]	; (80016e0 <SysTick_Config+0x40>)
 80016d0:	2207      	movs	r2, #7
 80016d2:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80016d4:	2300      	movs	r3, #0
}
 80016d6:	4618      	mov	r0, r3
 80016d8:	3708      	adds	r7, #8
 80016da:	46bd      	mov	sp, r7
 80016dc:	bd80      	pop	{r7, pc}
 80016de:	bf00      	nop
 80016e0:	e000e010 	.word	0xe000e010

080016e4 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80016e4:	b580      	push	{r7, lr}
 80016e6:	b082      	sub	sp, #8
 80016e8:	af00      	add	r7, sp, #0
 80016ea:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80016ec:	6878      	ldr	r0, [r7, #4]
 80016ee:	f7ff ff2d 	bl	800154c <__NVIC_SetPriorityGrouping>
}
 80016f2:	bf00      	nop
 80016f4:	3708      	adds	r7, #8
 80016f6:	46bd      	mov	sp, r7
 80016f8:	bd80      	pop	{r7, pc}

080016fa <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80016fa:	b580      	push	{r7, lr}
 80016fc:	b086      	sub	sp, #24
 80016fe:	af00      	add	r7, sp, #0
 8001700:	4603      	mov	r3, r0
 8001702:	60b9      	str	r1, [r7, #8]
 8001704:	607a      	str	r2, [r7, #4]
 8001706:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001708:	2300      	movs	r3, #0
 800170a:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 800170c:	f7ff ff42 	bl	8001594 <__NVIC_GetPriorityGrouping>
 8001710:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001712:	687a      	ldr	r2, [r7, #4]
 8001714:	68b9      	ldr	r1, [r7, #8]
 8001716:	6978      	ldr	r0, [r7, #20]
 8001718:	f7ff ff90 	bl	800163c <NVIC_EncodePriority>
 800171c:	4602      	mov	r2, r0
 800171e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001722:	4611      	mov	r1, r2
 8001724:	4618      	mov	r0, r3
 8001726:	f7ff ff5f 	bl	80015e8 <__NVIC_SetPriority>
}
 800172a:	bf00      	nop
 800172c:	3718      	adds	r7, #24
 800172e:	46bd      	mov	sp, r7
 8001730:	bd80      	pop	{r7, pc}

08001732 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001732:	b580      	push	{r7, lr}
 8001734:	b082      	sub	sp, #8
 8001736:	af00      	add	r7, sp, #0
 8001738:	4603      	mov	r3, r0
 800173a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800173c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001740:	4618      	mov	r0, r3
 8001742:	f7ff ff35 	bl	80015b0 <__NVIC_EnableIRQ>
}
 8001746:	bf00      	nop
 8001748:	3708      	adds	r7, #8
 800174a:	46bd      	mov	sp, r7
 800174c:	bd80      	pop	{r7, pc}

0800174e <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800174e:	b580      	push	{r7, lr}
 8001750:	b082      	sub	sp, #8
 8001752:	af00      	add	r7, sp, #0
 8001754:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001756:	6878      	ldr	r0, [r7, #4]
 8001758:	f7ff ffa2 	bl	80016a0 <SysTick_Config>
 800175c:	4603      	mov	r3, r0
}
 800175e:	4618      	mov	r0, r3
 8001760:	3708      	adds	r7, #8
 8001762:	46bd      	mov	sp, r7
 8001764:	bd80      	pop	{r7, pc}
	...

08001768 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001768:	b480      	push	{r7}
 800176a:	b08b      	sub	sp, #44	; 0x2c
 800176c:	af00      	add	r7, sp, #0
 800176e:	6078      	str	r0, [r7, #4]
 8001770:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8001772:	2300      	movs	r3, #0
 8001774:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8001776:	2300      	movs	r3, #0
 8001778:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800177a:	e169      	b.n	8001a50 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 800177c:	2201      	movs	r2, #1
 800177e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001780:	fa02 f303 	lsl.w	r3, r2, r3
 8001784:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001786:	683b      	ldr	r3, [r7, #0]
 8001788:	681b      	ldr	r3, [r3, #0]
 800178a:	69fa      	ldr	r2, [r7, #28]
 800178c:	4013      	ands	r3, r2
 800178e:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8001790:	69ba      	ldr	r2, [r7, #24]
 8001792:	69fb      	ldr	r3, [r7, #28]
 8001794:	429a      	cmp	r2, r3
 8001796:	f040 8158 	bne.w	8001a4a <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 800179a:	683b      	ldr	r3, [r7, #0]
 800179c:	685b      	ldr	r3, [r3, #4]
 800179e:	4a9a      	ldr	r2, [pc, #616]	; (8001a08 <HAL_GPIO_Init+0x2a0>)
 80017a0:	4293      	cmp	r3, r2
 80017a2:	d05e      	beq.n	8001862 <HAL_GPIO_Init+0xfa>
 80017a4:	4a98      	ldr	r2, [pc, #608]	; (8001a08 <HAL_GPIO_Init+0x2a0>)
 80017a6:	4293      	cmp	r3, r2
 80017a8:	d875      	bhi.n	8001896 <HAL_GPIO_Init+0x12e>
 80017aa:	4a98      	ldr	r2, [pc, #608]	; (8001a0c <HAL_GPIO_Init+0x2a4>)
 80017ac:	4293      	cmp	r3, r2
 80017ae:	d058      	beq.n	8001862 <HAL_GPIO_Init+0xfa>
 80017b0:	4a96      	ldr	r2, [pc, #600]	; (8001a0c <HAL_GPIO_Init+0x2a4>)
 80017b2:	4293      	cmp	r3, r2
 80017b4:	d86f      	bhi.n	8001896 <HAL_GPIO_Init+0x12e>
 80017b6:	4a96      	ldr	r2, [pc, #600]	; (8001a10 <HAL_GPIO_Init+0x2a8>)
 80017b8:	4293      	cmp	r3, r2
 80017ba:	d052      	beq.n	8001862 <HAL_GPIO_Init+0xfa>
 80017bc:	4a94      	ldr	r2, [pc, #592]	; (8001a10 <HAL_GPIO_Init+0x2a8>)
 80017be:	4293      	cmp	r3, r2
 80017c0:	d869      	bhi.n	8001896 <HAL_GPIO_Init+0x12e>
 80017c2:	4a94      	ldr	r2, [pc, #592]	; (8001a14 <HAL_GPIO_Init+0x2ac>)
 80017c4:	4293      	cmp	r3, r2
 80017c6:	d04c      	beq.n	8001862 <HAL_GPIO_Init+0xfa>
 80017c8:	4a92      	ldr	r2, [pc, #584]	; (8001a14 <HAL_GPIO_Init+0x2ac>)
 80017ca:	4293      	cmp	r3, r2
 80017cc:	d863      	bhi.n	8001896 <HAL_GPIO_Init+0x12e>
 80017ce:	4a92      	ldr	r2, [pc, #584]	; (8001a18 <HAL_GPIO_Init+0x2b0>)
 80017d0:	4293      	cmp	r3, r2
 80017d2:	d046      	beq.n	8001862 <HAL_GPIO_Init+0xfa>
 80017d4:	4a90      	ldr	r2, [pc, #576]	; (8001a18 <HAL_GPIO_Init+0x2b0>)
 80017d6:	4293      	cmp	r3, r2
 80017d8:	d85d      	bhi.n	8001896 <HAL_GPIO_Init+0x12e>
 80017da:	2b12      	cmp	r3, #18
 80017dc:	d82a      	bhi.n	8001834 <HAL_GPIO_Init+0xcc>
 80017de:	2b12      	cmp	r3, #18
 80017e0:	d859      	bhi.n	8001896 <HAL_GPIO_Init+0x12e>
 80017e2:	a201      	add	r2, pc, #4	; (adr r2, 80017e8 <HAL_GPIO_Init+0x80>)
 80017e4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80017e8:	08001863 	.word	0x08001863
 80017ec:	0800183d 	.word	0x0800183d
 80017f0:	0800184f 	.word	0x0800184f
 80017f4:	08001891 	.word	0x08001891
 80017f8:	08001897 	.word	0x08001897
 80017fc:	08001897 	.word	0x08001897
 8001800:	08001897 	.word	0x08001897
 8001804:	08001897 	.word	0x08001897
 8001808:	08001897 	.word	0x08001897
 800180c:	08001897 	.word	0x08001897
 8001810:	08001897 	.word	0x08001897
 8001814:	08001897 	.word	0x08001897
 8001818:	08001897 	.word	0x08001897
 800181c:	08001897 	.word	0x08001897
 8001820:	08001897 	.word	0x08001897
 8001824:	08001897 	.word	0x08001897
 8001828:	08001897 	.word	0x08001897
 800182c:	08001845 	.word	0x08001845
 8001830:	08001859 	.word	0x08001859
 8001834:	4a79      	ldr	r2, [pc, #484]	; (8001a1c <HAL_GPIO_Init+0x2b4>)
 8001836:	4293      	cmp	r3, r2
 8001838:	d013      	beq.n	8001862 <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 800183a:	e02c      	b.n	8001896 <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 800183c:	683b      	ldr	r3, [r7, #0]
 800183e:	68db      	ldr	r3, [r3, #12]
 8001840:	623b      	str	r3, [r7, #32]
          break;
 8001842:	e029      	b.n	8001898 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8001844:	683b      	ldr	r3, [r7, #0]
 8001846:	68db      	ldr	r3, [r3, #12]
 8001848:	3304      	adds	r3, #4
 800184a:	623b      	str	r3, [r7, #32]
          break;
 800184c:	e024      	b.n	8001898 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 800184e:	683b      	ldr	r3, [r7, #0]
 8001850:	68db      	ldr	r3, [r3, #12]
 8001852:	3308      	adds	r3, #8
 8001854:	623b      	str	r3, [r7, #32]
          break;
 8001856:	e01f      	b.n	8001898 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8001858:	683b      	ldr	r3, [r7, #0]
 800185a:	68db      	ldr	r3, [r3, #12]
 800185c:	330c      	adds	r3, #12
 800185e:	623b      	str	r3, [r7, #32]
          break;
 8001860:	e01a      	b.n	8001898 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8001862:	683b      	ldr	r3, [r7, #0]
 8001864:	689b      	ldr	r3, [r3, #8]
 8001866:	2b00      	cmp	r3, #0
 8001868:	d102      	bne.n	8001870 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 800186a:	2304      	movs	r3, #4
 800186c:	623b      	str	r3, [r7, #32]
          break;
 800186e:	e013      	b.n	8001898 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8001870:	683b      	ldr	r3, [r7, #0]
 8001872:	689b      	ldr	r3, [r3, #8]
 8001874:	2b01      	cmp	r3, #1
 8001876:	d105      	bne.n	8001884 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8001878:	2308      	movs	r3, #8
 800187a:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 800187c:	687b      	ldr	r3, [r7, #4]
 800187e:	69fa      	ldr	r2, [r7, #28]
 8001880:	611a      	str	r2, [r3, #16]
          break;
 8001882:	e009      	b.n	8001898 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8001884:	2308      	movs	r3, #8
 8001886:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8001888:	687b      	ldr	r3, [r7, #4]
 800188a:	69fa      	ldr	r2, [r7, #28]
 800188c:	615a      	str	r2, [r3, #20]
          break;
 800188e:	e003      	b.n	8001898 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8001890:	2300      	movs	r3, #0
 8001892:	623b      	str	r3, [r7, #32]
          break;
 8001894:	e000      	b.n	8001898 <HAL_GPIO_Init+0x130>
          break;
 8001896:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8001898:	69bb      	ldr	r3, [r7, #24]
 800189a:	2bff      	cmp	r3, #255	; 0xff
 800189c:	d801      	bhi.n	80018a2 <HAL_GPIO_Init+0x13a>
 800189e:	687b      	ldr	r3, [r7, #4]
 80018a0:	e001      	b.n	80018a6 <HAL_GPIO_Init+0x13e>
 80018a2:	687b      	ldr	r3, [r7, #4]
 80018a4:	3304      	adds	r3, #4
 80018a6:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 80018a8:	69bb      	ldr	r3, [r7, #24]
 80018aa:	2bff      	cmp	r3, #255	; 0xff
 80018ac:	d802      	bhi.n	80018b4 <HAL_GPIO_Init+0x14c>
 80018ae:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80018b0:	009b      	lsls	r3, r3, #2
 80018b2:	e002      	b.n	80018ba <HAL_GPIO_Init+0x152>
 80018b4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80018b6:	3b08      	subs	r3, #8
 80018b8:	009b      	lsls	r3, r3, #2
 80018ba:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 80018bc:	697b      	ldr	r3, [r7, #20]
 80018be:	681a      	ldr	r2, [r3, #0]
 80018c0:	210f      	movs	r1, #15
 80018c2:	693b      	ldr	r3, [r7, #16]
 80018c4:	fa01 f303 	lsl.w	r3, r1, r3
 80018c8:	43db      	mvns	r3, r3
 80018ca:	401a      	ands	r2, r3
 80018cc:	6a39      	ldr	r1, [r7, #32]
 80018ce:	693b      	ldr	r3, [r7, #16]
 80018d0:	fa01 f303 	lsl.w	r3, r1, r3
 80018d4:	431a      	orrs	r2, r3
 80018d6:	697b      	ldr	r3, [r7, #20]
 80018d8:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 80018da:	683b      	ldr	r3, [r7, #0]
 80018dc:	685b      	ldr	r3, [r3, #4]
 80018de:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80018e2:	2b00      	cmp	r3, #0
 80018e4:	f000 80b1 	beq.w	8001a4a <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 80018e8:	4b4d      	ldr	r3, [pc, #308]	; (8001a20 <HAL_GPIO_Init+0x2b8>)
 80018ea:	699b      	ldr	r3, [r3, #24]
 80018ec:	4a4c      	ldr	r2, [pc, #304]	; (8001a20 <HAL_GPIO_Init+0x2b8>)
 80018ee:	f043 0301 	orr.w	r3, r3, #1
 80018f2:	6193      	str	r3, [r2, #24]
 80018f4:	4b4a      	ldr	r3, [pc, #296]	; (8001a20 <HAL_GPIO_Init+0x2b8>)
 80018f6:	699b      	ldr	r3, [r3, #24]
 80018f8:	f003 0301 	and.w	r3, r3, #1
 80018fc:	60bb      	str	r3, [r7, #8]
 80018fe:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8001900:	4a48      	ldr	r2, [pc, #288]	; (8001a24 <HAL_GPIO_Init+0x2bc>)
 8001902:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001904:	089b      	lsrs	r3, r3, #2
 8001906:	3302      	adds	r3, #2
 8001908:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800190c:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 800190e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001910:	f003 0303 	and.w	r3, r3, #3
 8001914:	009b      	lsls	r3, r3, #2
 8001916:	220f      	movs	r2, #15
 8001918:	fa02 f303 	lsl.w	r3, r2, r3
 800191c:	43db      	mvns	r3, r3
 800191e:	68fa      	ldr	r2, [r7, #12]
 8001920:	4013      	ands	r3, r2
 8001922:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8001924:	687b      	ldr	r3, [r7, #4]
 8001926:	4a40      	ldr	r2, [pc, #256]	; (8001a28 <HAL_GPIO_Init+0x2c0>)
 8001928:	4293      	cmp	r3, r2
 800192a:	d013      	beq.n	8001954 <HAL_GPIO_Init+0x1ec>
 800192c:	687b      	ldr	r3, [r7, #4]
 800192e:	4a3f      	ldr	r2, [pc, #252]	; (8001a2c <HAL_GPIO_Init+0x2c4>)
 8001930:	4293      	cmp	r3, r2
 8001932:	d00d      	beq.n	8001950 <HAL_GPIO_Init+0x1e8>
 8001934:	687b      	ldr	r3, [r7, #4]
 8001936:	4a3e      	ldr	r2, [pc, #248]	; (8001a30 <HAL_GPIO_Init+0x2c8>)
 8001938:	4293      	cmp	r3, r2
 800193a:	d007      	beq.n	800194c <HAL_GPIO_Init+0x1e4>
 800193c:	687b      	ldr	r3, [r7, #4]
 800193e:	4a3d      	ldr	r2, [pc, #244]	; (8001a34 <HAL_GPIO_Init+0x2cc>)
 8001940:	4293      	cmp	r3, r2
 8001942:	d101      	bne.n	8001948 <HAL_GPIO_Init+0x1e0>
 8001944:	2303      	movs	r3, #3
 8001946:	e006      	b.n	8001956 <HAL_GPIO_Init+0x1ee>
 8001948:	2304      	movs	r3, #4
 800194a:	e004      	b.n	8001956 <HAL_GPIO_Init+0x1ee>
 800194c:	2302      	movs	r3, #2
 800194e:	e002      	b.n	8001956 <HAL_GPIO_Init+0x1ee>
 8001950:	2301      	movs	r3, #1
 8001952:	e000      	b.n	8001956 <HAL_GPIO_Init+0x1ee>
 8001954:	2300      	movs	r3, #0
 8001956:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001958:	f002 0203 	and.w	r2, r2, #3
 800195c:	0092      	lsls	r2, r2, #2
 800195e:	4093      	lsls	r3, r2
 8001960:	68fa      	ldr	r2, [r7, #12]
 8001962:	4313      	orrs	r3, r2
 8001964:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8001966:	492f      	ldr	r1, [pc, #188]	; (8001a24 <HAL_GPIO_Init+0x2bc>)
 8001968:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800196a:	089b      	lsrs	r3, r3, #2
 800196c:	3302      	adds	r3, #2
 800196e:	68fa      	ldr	r2, [r7, #12]
 8001970:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8001974:	683b      	ldr	r3, [r7, #0]
 8001976:	685b      	ldr	r3, [r3, #4]
 8001978:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800197c:	2b00      	cmp	r3, #0
 800197e:	d006      	beq.n	800198e <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8001980:	4b2d      	ldr	r3, [pc, #180]	; (8001a38 <HAL_GPIO_Init+0x2d0>)
 8001982:	689a      	ldr	r2, [r3, #8]
 8001984:	492c      	ldr	r1, [pc, #176]	; (8001a38 <HAL_GPIO_Init+0x2d0>)
 8001986:	69bb      	ldr	r3, [r7, #24]
 8001988:	4313      	orrs	r3, r2
 800198a:	608b      	str	r3, [r1, #8]
 800198c:	e006      	b.n	800199c <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 800198e:	4b2a      	ldr	r3, [pc, #168]	; (8001a38 <HAL_GPIO_Init+0x2d0>)
 8001990:	689a      	ldr	r2, [r3, #8]
 8001992:	69bb      	ldr	r3, [r7, #24]
 8001994:	43db      	mvns	r3, r3
 8001996:	4928      	ldr	r1, [pc, #160]	; (8001a38 <HAL_GPIO_Init+0x2d0>)
 8001998:	4013      	ands	r3, r2
 800199a:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 800199c:	683b      	ldr	r3, [r7, #0]
 800199e:	685b      	ldr	r3, [r3, #4]
 80019a0:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80019a4:	2b00      	cmp	r3, #0
 80019a6:	d006      	beq.n	80019b6 <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 80019a8:	4b23      	ldr	r3, [pc, #140]	; (8001a38 <HAL_GPIO_Init+0x2d0>)
 80019aa:	68da      	ldr	r2, [r3, #12]
 80019ac:	4922      	ldr	r1, [pc, #136]	; (8001a38 <HAL_GPIO_Init+0x2d0>)
 80019ae:	69bb      	ldr	r3, [r7, #24]
 80019b0:	4313      	orrs	r3, r2
 80019b2:	60cb      	str	r3, [r1, #12]
 80019b4:	e006      	b.n	80019c4 <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 80019b6:	4b20      	ldr	r3, [pc, #128]	; (8001a38 <HAL_GPIO_Init+0x2d0>)
 80019b8:	68da      	ldr	r2, [r3, #12]
 80019ba:	69bb      	ldr	r3, [r7, #24]
 80019bc:	43db      	mvns	r3, r3
 80019be:	491e      	ldr	r1, [pc, #120]	; (8001a38 <HAL_GPIO_Init+0x2d0>)
 80019c0:	4013      	ands	r3, r2
 80019c2:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 80019c4:	683b      	ldr	r3, [r7, #0]
 80019c6:	685b      	ldr	r3, [r3, #4]
 80019c8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80019cc:	2b00      	cmp	r3, #0
 80019ce:	d006      	beq.n	80019de <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 80019d0:	4b19      	ldr	r3, [pc, #100]	; (8001a38 <HAL_GPIO_Init+0x2d0>)
 80019d2:	685a      	ldr	r2, [r3, #4]
 80019d4:	4918      	ldr	r1, [pc, #96]	; (8001a38 <HAL_GPIO_Init+0x2d0>)
 80019d6:	69bb      	ldr	r3, [r7, #24]
 80019d8:	4313      	orrs	r3, r2
 80019da:	604b      	str	r3, [r1, #4]
 80019dc:	e006      	b.n	80019ec <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 80019de:	4b16      	ldr	r3, [pc, #88]	; (8001a38 <HAL_GPIO_Init+0x2d0>)
 80019e0:	685a      	ldr	r2, [r3, #4]
 80019e2:	69bb      	ldr	r3, [r7, #24]
 80019e4:	43db      	mvns	r3, r3
 80019e6:	4914      	ldr	r1, [pc, #80]	; (8001a38 <HAL_GPIO_Init+0x2d0>)
 80019e8:	4013      	ands	r3, r2
 80019ea:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 80019ec:	683b      	ldr	r3, [r7, #0]
 80019ee:	685b      	ldr	r3, [r3, #4]
 80019f0:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80019f4:	2b00      	cmp	r3, #0
 80019f6:	d021      	beq.n	8001a3c <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 80019f8:	4b0f      	ldr	r3, [pc, #60]	; (8001a38 <HAL_GPIO_Init+0x2d0>)
 80019fa:	681a      	ldr	r2, [r3, #0]
 80019fc:	490e      	ldr	r1, [pc, #56]	; (8001a38 <HAL_GPIO_Init+0x2d0>)
 80019fe:	69bb      	ldr	r3, [r7, #24]
 8001a00:	4313      	orrs	r3, r2
 8001a02:	600b      	str	r3, [r1, #0]
 8001a04:	e021      	b.n	8001a4a <HAL_GPIO_Init+0x2e2>
 8001a06:	bf00      	nop
 8001a08:	10320000 	.word	0x10320000
 8001a0c:	10310000 	.word	0x10310000
 8001a10:	10220000 	.word	0x10220000
 8001a14:	10210000 	.word	0x10210000
 8001a18:	10120000 	.word	0x10120000
 8001a1c:	10110000 	.word	0x10110000
 8001a20:	40021000 	.word	0x40021000
 8001a24:	40010000 	.word	0x40010000
 8001a28:	40010800 	.word	0x40010800
 8001a2c:	40010c00 	.word	0x40010c00
 8001a30:	40011000 	.word	0x40011000
 8001a34:	40011400 	.word	0x40011400
 8001a38:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8001a3c:	4b0b      	ldr	r3, [pc, #44]	; (8001a6c <HAL_GPIO_Init+0x304>)
 8001a3e:	681a      	ldr	r2, [r3, #0]
 8001a40:	69bb      	ldr	r3, [r7, #24]
 8001a42:	43db      	mvns	r3, r3
 8001a44:	4909      	ldr	r1, [pc, #36]	; (8001a6c <HAL_GPIO_Init+0x304>)
 8001a46:	4013      	ands	r3, r2
 8001a48:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 8001a4a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001a4c:	3301      	adds	r3, #1
 8001a4e:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001a50:	683b      	ldr	r3, [r7, #0]
 8001a52:	681a      	ldr	r2, [r3, #0]
 8001a54:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001a56:	fa22 f303 	lsr.w	r3, r2, r3
 8001a5a:	2b00      	cmp	r3, #0
 8001a5c:	f47f ae8e 	bne.w	800177c <HAL_GPIO_Init+0x14>
  }
}
 8001a60:	bf00      	nop
 8001a62:	bf00      	nop
 8001a64:	372c      	adds	r7, #44	; 0x2c
 8001a66:	46bd      	mov	sp, r7
 8001a68:	bc80      	pop	{r7}
 8001a6a:	4770      	bx	lr
 8001a6c:	40010400 	.word	0x40010400

08001a70 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8001a70:	b480      	push	{r7}
 8001a72:	b085      	sub	sp, #20
 8001a74:	af00      	add	r7, sp, #0
 8001a76:	6078      	str	r0, [r7, #4]
 8001a78:	460b      	mov	r3, r1
 8001a7a:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8001a7c:	687b      	ldr	r3, [r7, #4]
 8001a7e:	689a      	ldr	r2, [r3, #8]
 8001a80:	887b      	ldrh	r3, [r7, #2]
 8001a82:	4013      	ands	r3, r2
 8001a84:	2b00      	cmp	r3, #0
 8001a86:	d002      	beq.n	8001a8e <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8001a88:	2301      	movs	r3, #1
 8001a8a:	73fb      	strb	r3, [r7, #15]
 8001a8c:	e001      	b.n	8001a92 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8001a8e:	2300      	movs	r3, #0
 8001a90:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8001a92:	7bfb      	ldrb	r3, [r7, #15]
}
 8001a94:	4618      	mov	r0, r3
 8001a96:	3714      	adds	r7, #20
 8001a98:	46bd      	mov	sp, r7
 8001a9a:	bc80      	pop	{r7}
 8001a9c:	4770      	bx	lr

08001a9e <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001a9e:	b480      	push	{r7}
 8001aa0:	b083      	sub	sp, #12
 8001aa2:	af00      	add	r7, sp, #0
 8001aa4:	6078      	str	r0, [r7, #4]
 8001aa6:	460b      	mov	r3, r1
 8001aa8:	807b      	strh	r3, [r7, #2]
 8001aaa:	4613      	mov	r3, r2
 8001aac:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8001aae:	787b      	ldrb	r3, [r7, #1]
 8001ab0:	2b00      	cmp	r3, #0
 8001ab2:	d003      	beq.n	8001abc <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8001ab4:	887a      	ldrh	r2, [r7, #2]
 8001ab6:	687b      	ldr	r3, [r7, #4]
 8001ab8:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8001aba:	e003      	b.n	8001ac4 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8001abc:	887b      	ldrh	r3, [r7, #2]
 8001abe:	041a      	lsls	r2, r3, #16
 8001ac0:	687b      	ldr	r3, [r7, #4]
 8001ac2:	611a      	str	r2, [r3, #16]
}
 8001ac4:	bf00      	nop
 8001ac6:	370c      	adds	r7, #12
 8001ac8:	46bd      	mov	sp, r7
 8001aca:	bc80      	pop	{r7}
 8001acc:	4770      	bx	lr
	...

08001ad0 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin: Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8001ad0:	b580      	push	{r7, lr}
 8001ad2:	b082      	sub	sp, #8
 8001ad4:	af00      	add	r7, sp, #0
 8001ad6:	4603      	mov	r3, r0
 8001ad8:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 8001ada:	4b08      	ldr	r3, [pc, #32]	; (8001afc <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8001adc:	695a      	ldr	r2, [r3, #20]
 8001ade:	88fb      	ldrh	r3, [r7, #6]
 8001ae0:	4013      	ands	r3, r2
 8001ae2:	2b00      	cmp	r3, #0
 8001ae4:	d006      	beq.n	8001af4 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8001ae6:	4a05      	ldr	r2, [pc, #20]	; (8001afc <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8001ae8:	88fb      	ldrh	r3, [r7, #6]
 8001aea:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8001aec:	88fb      	ldrh	r3, [r7, #6]
 8001aee:	4618      	mov	r0, r3
 8001af0:	f000 f806 	bl	8001b00 <HAL_GPIO_EXTI_Callback>
  }
}
 8001af4:	bf00      	nop
 8001af6:	3708      	adds	r7, #8
 8001af8:	46bd      	mov	sp, r7
 8001afa:	bd80      	pop	{r7, pc}
 8001afc:	40010400 	.word	0x40010400

08001b00 <HAL_GPIO_EXTI_Callback>:
  * @brief  EXTI line detection callbacks.
  * @param  GPIO_Pin: Specifies the pins connected EXTI line
  * @retval None
  */
__weak void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8001b00:	b480      	push	{r7}
 8001b02:	b083      	sub	sp, #12
 8001b04:	af00      	add	r7, sp, #0
 8001b06:	4603      	mov	r3, r0
 8001b08:	80fb      	strh	r3, [r7, #6]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(GPIO_Pin);
  /* NOTE: This function Should not be modified, when the callback is needed,
           the HAL_GPIO_EXTI_Callback could be implemented in the user file
   */
}
 8001b0a:	bf00      	nop
 8001b0c:	370c      	adds	r7, #12
 8001b0e:	46bd      	mov	sp, r7
 8001b10:	bc80      	pop	{r7}
 8001b12:	4770      	bx	lr

08001b14 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8001b14:	b580      	push	{r7, lr}
 8001b16:	b084      	sub	sp, #16
 8001b18:	af00      	add	r7, sp, #0
 8001b1a:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8001b1c:	687b      	ldr	r3, [r7, #4]
 8001b1e:	2b00      	cmp	r3, #0
 8001b20:	d101      	bne.n	8001b26 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8001b22:	2301      	movs	r3, #1
 8001b24:	e12b      	b.n	8001d7e <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8001b26:	687b      	ldr	r3, [r7, #4]
 8001b28:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8001b2c:	b2db      	uxtb	r3, r3
 8001b2e:	2b00      	cmp	r3, #0
 8001b30:	d106      	bne.n	8001b40 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8001b32:	687b      	ldr	r3, [r7, #4]
 8001b34:	2200      	movs	r2, #0
 8001b36:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8001b3a:	6878      	ldr	r0, [r7, #4]
 8001b3c:	f7ff fb32 	bl	80011a4 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8001b40:	687b      	ldr	r3, [r7, #4]
 8001b42:	2224      	movs	r2, #36	; 0x24
 8001b44:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8001b48:	687b      	ldr	r3, [r7, #4]
 8001b4a:	681b      	ldr	r3, [r3, #0]
 8001b4c:	681a      	ldr	r2, [r3, #0]
 8001b4e:	687b      	ldr	r3, [r7, #4]
 8001b50:	681b      	ldr	r3, [r3, #0]
 8001b52:	f022 0201 	bic.w	r2, r2, #1
 8001b56:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8001b58:	687b      	ldr	r3, [r7, #4]
 8001b5a:	681b      	ldr	r3, [r3, #0]
 8001b5c:	681a      	ldr	r2, [r3, #0]
 8001b5e:	687b      	ldr	r3, [r7, #4]
 8001b60:	681b      	ldr	r3, [r3, #0]
 8001b62:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8001b66:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8001b68:	687b      	ldr	r3, [r7, #4]
 8001b6a:	681b      	ldr	r3, [r3, #0]
 8001b6c:	681a      	ldr	r2, [r3, #0]
 8001b6e:	687b      	ldr	r3, [r7, #4]
 8001b70:	681b      	ldr	r3, [r3, #0]
 8001b72:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8001b76:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8001b78:	f001 f830 	bl	8002bdc <HAL_RCC_GetPCLK1Freq>
 8001b7c:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8001b7e:	687b      	ldr	r3, [r7, #4]
 8001b80:	685b      	ldr	r3, [r3, #4]
 8001b82:	4a81      	ldr	r2, [pc, #516]	; (8001d88 <HAL_I2C_Init+0x274>)
 8001b84:	4293      	cmp	r3, r2
 8001b86:	d807      	bhi.n	8001b98 <HAL_I2C_Init+0x84>
 8001b88:	68fb      	ldr	r3, [r7, #12]
 8001b8a:	4a80      	ldr	r2, [pc, #512]	; (8001d8c <HAL_I2C_Init+0x278>)
 8001b8c:	4293      	cmp	r3, r2
 8001b8e:	bf94      	ite	ls
 8001b90:	2301      	movls	r3, #1
 8001b92:	2300      	movhi	r3, #0
 8001b94:	b2db      	uxtb	r3, r3
 8001b96:	e006      	b.n	8001ba6 <HAL_I2C_Init+0x92>
 8001b98:	68fb      	ldr	r3, [r7, #12]
 8001b9a:	4a7d      	ldr	r2, [pc, #500]	; (8001d90 <HAL_I2C_Init+0x27c>)
 8001b9c:	4293      	cmp	r3, r2
 8001b9e:	bf94      	ite	ls
 8001ba0:	2301      	movls	r3, #1
 8001ba2:	2300      	movhi	r3, #0
 8001ba4:	b2db      	uxtb	r3, r3
 8001ba6:	2b00      	cmp	r3, #0
 8001ba8:	d001      	beq.n	8001bae <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8001baa:	2301      	movs	r3, #1
 8001bac:	e0e7      	b.n	8001d7e <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8001bae:	68fb      	ldr	r3, [r7, #12]
 8001bb0:	4a78      	ldr	r2, [pc, #480]	; (8001d94 <HAL_I2C_Init+0x280>)
 8001bb2:	fba2 2303 	umull	r2, r3, r2, r3
 8001bb6:	0c9b      	lsrs	r3, r3, #18
 8001bb8:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8001bba:	687b      	ldr	r3, [r7, #4]
 8001bbc:	681b      	ldr	r3, [r3, #0]
 8001bbe:	685b      	ldr	r3, [r3, #4]
 8001bc0:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8001bc4:	687b      	ldr	r3, [r7, #4]
 8001bc6:	681b      	ldr	r3, [r3, #0]
 8001bc8:	68ba      	ldr	r2, [r7, #8]
 8001bca:	430a      	orrs	r2, r1
 8001bcc:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8001bce:	687b      	ldr	r3, [r7, #4]
 8001bd0:	681b      	ldr	r3, [r3, #0]
 8001bd2:	6a1b      	ldr	r3, [r3, #32]
 8001bd4:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8001bd8:	687b      	ldr	r3, [r7, #4]
 8001bda:	685b      	ldr	r3, [r3, #4]
 8001bdc:	4a6a      	ldr	r2, [pc, #424]	; (8001d88 <HAL_I2C_Init+0x274>)
 8001bde:	4293      	cmp	r3, r2
 8001be0:	d802      	bhi.n	8001be8 <HAL_I2C_Init+0xd4>
 8001be2:	68bb      	ldr	r3, [r7, #8]
 8001be4:	3301      	adds	r3, #1
 8001be6:	e009      	b.n	8001bfc <HAL_I2C_Init+0xe8>
 8001be8:	68bb      	ldr	r3, [r7, #8]
 8001bea:	f44f 7296 	mov.w	r2, #300	; 0x12c
 8001bee:	fb02 f303 	mul.w	r3, r2, r3
 8001bf2:	4a69      	ldr	r2, [pc, #420]	; (8001d98 <HAL_I2C_Init+0x284>)
 8001bf4:	fba2 2303 	umull	r2, r3, r2, r3
 8001bf8:	099b      	lsrs	r3, r3, #6
 8001bfa:	3301      	adds	r3, #1
 8001bfc:	687a      	ldr	r2, [r7, #4]
 8001bfe:	6812      	ldr	r2, [r2, #0]
 8001c00:	430b      	orrs	r3, r1
 8001c02:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8001c04:	687b      	ldr	r3, [r7, #4]
 8001c06:	681b      	ldr	r3, [r3, #0]
 8001c08:	69db      	ldr	r3, [r3, #28]
 8001c0a:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 8001c0e:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 8001c12:	687b      	ldr	r3, [r7, #4]
 8001c14:	685b      	ldr	r3, [r3, #4]
 8001c16:	495c      	ldr	r1, [pc, #368]	; (8001d88 <HAL_I2C_Init+0x274>)
 8001c18:	428b      	cmp	r3, r1
 8001c1a:	d819      	bhi.n	8001c50 <HAL_I2C_Init+0x13c>
 8001c1c:	68fb      	ldr	r3, [r7, #12]
 8001c1e:	1e59      	subs	r1, r3, #1
 8001c20:	687b      	ldr	r3, [r7, #4]
 8001c22:	685b      	ldr	r3, [r3, #4]
 8001c24:	005b      	lsls	r3, r3, #1
 8001c26:	fbb1 f3f3 	udiv	r3, r1, r3
 8001c2a:	1c59      	adds	r1, r3, #1
 8001c2c:	f640 73fc 	movw	r3, #4092	; 0xffc
 8001c30:	400b      	ands	r3, r1
 8001c32:	2b00      	cmp	r3, #0
 8001c34:	d00a      	beq.n	8001c4c <HAL_I2C_Init+0x138>
 8001c36:	68fb      	ldr	r3, [r7, #12]
 8001c38:	1e59      	subs	r1, r3, #1
 8001c3a:	687b      	ldr	r3, [r7, #4]
 8001c3c:	685b      	ldr	r3, [r3, #4]
 8001c3e:	005b      	lsls	r3, r3, #1
 8001c40:	fbb1 f3f3 	udiv	r3, r1, r3
 8001c44:	3301      	adds	r3, #1
 8001c46:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8001c4a:	e051      	b.n	8001cf0 <HAL_I2C_Init+0x1dc>
 8001c4c:	2304      	movs	r3, #4
 8001c4e:	e04f      	b.n	8001cf0 <HAL_I2C_Init+0x1dc>
 8001c50:	687b      	ldr	r3, [r7, #4]
 8001c52:	689b      	ldr	r3, [r3, #8]
 8001c54:	2b00      	cmp	r3, #0
 8001c56:	d111      	bne.n	8001c7c <HAL_I2C_Init+0x168>
 8001c58:	68fb      	ldr	r3, [r7, #12]
 8001c5a:	1e58      	subs	r0, r3, #1
 8001c5c:	687b      	ldr	r3, [r7, #4]
 8001c5e:	6859      	ldr	r1, [r3, #4]
 8001c60:	460b      	mov	r3, r1
 8001c62:	005b      	lsls	r3, r3, #1
 8001c64:	440b      	add	r3, r1
 8001c66:	fbb0 f3f3 	udiv	r3, r0, r3
 8001c6a:	3301      	adds	r3, #1
 8001c6c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8001c70:	2b00      	cmp	r3, #0
 8001c72:	bf0c      	ite	eq
 8001c74:	2301      	moveq	r3, #1
 8001c76:	2300      	movne	r3, #0
 8001c78:	b2db      	uxtb	r3, r3
 8001c7a:	e012      	b.n	8001ca2 <HAL_I2C_Init+0x18e>
 8001c7c:	68fb      	ldr	r3, [r7, #12]
 8001c7e:	1e58      	subs	r0, r3, #1
 8001c80:	687b      	ldr	r3, [r7, #4]
 8001c82:	6859      	ldr	r1, [r3, #4]
 8001c84:	460b      	mov	r3, r1
 8001c86:	009b      	lsls	r3, r3, #2
 8001c88:	440b      	add	r3, r1
 8001c8a:	0099      	lsls	r1, r3, #2
 8001c8c:	440b      	add	r3, r1
 8001c8e:	fbb0 f3f3 	udiv	r3, r0, r3
 8001c92:	3301      	adds	r3, #1
 8001c94:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8001c98:	2b00      	cmp	r3, #0
 8001c9a:	bf0c      	ite	eq
 8001c9c:	2301      	moveq	r3, #1
 8001c9e:	2300      	movne	r3, #0
 8001ca0:	b2db      	uxtb	r3, r3
 8001ca2:	2b00      	cmp	r3, #0
 8001ca4:	d001      	beq.n	8001caa <HAL_I2C_Init+0x196>
 8001ca6:	2301      	movs	r3, #1
 8001ca8:	e022      	b.n	8001cf0 <HAL_I2C_Init+0x1dc>
 8001caa:	687b      	ldr	r3, [r7, #4]
 8001cac:	689b      	ldr	r3, [r3, #8]
 8001cae:	2b00      	cmp	r3, #0
 8001cb0:	d10e      	bne.n	8001cd0 <HAL_I2C_Init+0x1bc>
 8001cb2:	68fb      	ldr	r3, [r7, #12]
 8001cb4:	1e58      	subs	r0, r3, #1
 8001cb6:	687b      	ldr	r3, [r7, #4]
 8001cb8:	6859      	ldr	r1, [r3, #4]
 8001cba:	460b      	mov	r3, r1
 8001cbc:	005b      	lsls	r3, r3, #1
 8001cbe:	440b      	add	r3, r1
 8001cc0:	fbb0 f3f3 	udiv	r3, r0, r3
 8001cc4:	3301      	adds	r3, #1
 8001cc6:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8001cca:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8001cce:	e00f      	b.n	8001cf0 <HAL_I2C_Init+0x1dc>
 8001cd0:	68fb      	ldr	r3, [r7, #12]
 8001cd2:	1e58      	subs	r0, r3, #1
 8001cd4:	687b      	ldr	r3, [r7, #4]
 8001cd6:	6859      	ldr	r1, [r3, #4]
 8001cd8:	460b      	mov	r3, r1
 8001cda:	009b      	lsls	r3, r3, #2
 8001cdc:	440b      	add	r3, r1
 8001cde:	0099      	lsls	r1, r3, #2
 8001ce0:	440b      	add	r3, r1
 8001ce2:	fbb0 f3f3 	udiv	r3, r0, r3
 8001ce6:	3301      	adds	r3, #1
 8001ce8:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8001cec:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8001cf0:	6879      	ldr	r1, [r7, #4]
 8001cf2:	6809      	ldr	r1, [r1, #0]
 8001cf4:	4313      	orrs	r3, r2
 8001cf6:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8001cf8:	687b      	ldr	r3, [r7, #4]
 8001cfa:	681b      	ldr	r3, [r3, #0]
 8001cfc:	681b      	ldr	r3, [r3, #0]
 8001cfe:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 8001d02:	687b      	ldr	r3, [r7, #4]
 8001d04:	69da      	ldr	r2, [r3, #28]
 8001d06:	687b      	ldr	r3, [r7, #4]
 8001d08:	6a1b      	ldr	r3, [r3, #32]
 8001d0a:	431a      	orrs	r2, r3
 8001d0c:	687b      	ldr	r3, [r7, #4]
 8001d0e:	681b      	ldr	r3, [r3, #0]
 8001d10:	430a      	orrs	r2, r1
 8001d12:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8001d14:	687b      	ldr	r3, [r7, #4]
 8001d16:	681b      	ldr	r3, [r3, #0]
 8001d18:	689b      	ldr	r3, [r3, #8]
 8001d1a:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 8001d1e:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 8001d22:	687a      	ldr	r2, [r7, #4]
 8001d24:	6911      	ldr	r1, [r2, #16]
 8001d26:	687a      	ldr	r2, [r7, #4]
 8001d28:	68d2      	ldr	r2, [r2, #12]
 8001d2a:	4311      	orrs	r1, r2
 8001d2c:	687a      	ldr	r2, [r7, #4]
 8001d2e:	6812      	ldr	r2, [r2, #0]
 8001d30:	430b      	orrs	r3, r1
 8001d32:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8001d34:	687b      	ldr	r3, [r7, #4]
 8001d36:	681b      	ldr	r3, [r3, #0]
 8001d38:	68db      	ldr	r3, [r3, #12]
 8001d3a:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 8001d3e:	687b      	ldr	r3, [r7, #4]
 8001d40:	695a      	ldr	r2, [r3, #20]
 8001d42:	687b      	ldr	r3, [r7, #4]
 8001d44:	699b      	ldr	r3, [r3, #24]
 8001d46:	431a      	orrs	r2, r3
 8001d48:	687b      	ldr	r3, [r7, #4]
 8001d4a:	681b      	ldr	r3, [r3, #0]
 8001d4c:	430a      	orrs	r2, r1
 8001d4e:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8001d50:	687b      	ldr	r3, [r7, #4]
 8001d52:	681b      	ldr	r3, [r3, #0]
 8001d54:	681a      	ldr	r2, [r3, #0]
 8001d56:	687b      	ldr	r3, [r7, #4]
 8001d58:	681b      	ldr	r3, [r3, #0]
 8001d5a:	f042 0201 	orr.w	r2, r2, #1
 8001d5e:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8001d60:	687b      	ldr	r3, [r7, #4]
 8001d62:	2200      	movs	r2, #0
 8001d64:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8001d66:	687b      	ldr	r3, [r7, #4]
 8001d68:	2220      	movs	r2, #32
 8001d6a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8001d6e:	687b      	ldr	r3, [r7, #4]
 8001d70:	2200      	movs	r2, #0
 8001d72:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8001d74:	687b      	ldr	r3, [r7, #4]
 8001d76:	2200      	movs	r2, #0
 8001d78:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8001d7c:	2300      	movs	r3, #0
}
 8001d7e:	4618      	mov	r0, r3
 8001d80:	3710      	adds	r7, #16
 8001d82:	46bd      	mov	sp, r7
 8001d84:	bd80      	pop	{r7, pc}
 8001d86:	bf00      	nop
 8001d88:	000186a0 	.word	0x000186a0
 8001d8c:	001e847f 	.word	0x001e847f
 8001d90:	003d08ff 	.word	0x003d08ff
 8001d94:	431bde83 	.word	0x431bde83
 8001d98:	10624dd3 	.word	0x10624dd3

08001d9c <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8001d9c:	b580      	push	{r7, lr}
 8001d9e:	b088      	sub	sp, #32
 8001da0:	af02      	add	r7, sp, #8
 8001da2:	60f8      	str	r0, [r7, #12]
 8001da4:	607a      	str	r2, [r7, #4]
 8001da6:	461a      	mov	r2, r3
 8001da8:	460b      	mov	r3, r1
 8001daa:	817b      	strh	r3, [r7, #10]
 8001dac:	4613      	mov	r3, r2
 8001dae:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8001db0:	f7ff fb9e 	bl	80014f0 <HAL_GetTick>
 8001db4:	6178      	str	r0, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 8001db6:	68fb      	ldr	r3, [r7, #12]
 8001db8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8001dbc:	b2db      	uxtb	r3, r3
 8001dbe:	2b20      	cmp	r3, #32
 8001dc0:	f040 80e0 	bne.w	8001f84 <HAL_I2C_Master_Transmit+0x1e8>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8001dc4:	697b      	ldr	r3, [r7, #20]
 8001dc6:	9300      	str	r3, [sp, #0]
 8001dc8:	2319      	movs	r3, #25
 8001dca:	2201      	movs	r2, #1
 8001dcc:	4970      	ldr	r1, [pc, #448]	; (8001f90 <HAL_I2C_Master_Transmit+0x1f4>)
 8001dce:	68f8      	ldr	r0, [r7, #12]
 8001dd0:	f000 f964 	bl	800209c <I2C_WaitOnFlagUntilTimeout>
 8001dd4:	4603      	mov	r3, r0
 8001dd6:	2b00      	cmp	r3, #0
 8001dd8:	d001      	beq.n	8001dde <HAL_I2C_Master_Transmit+0x42>
    {
      return HAL_BUSY;
 8001dda:	2302      	movs	r3, #2
 8001ddc:	e0d3      	b.n	8001f86 <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8001dde:	68fb      	ldr	r3, [r7, #12]
 8001de0:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8001de4:	2b01      	cmp	r3, #1
 8001de6:	d101      	bne.n	8001dec <HAL_I2C_Master_Transmit+0x50>
 8001de8:	2302      	movs	r3, #2
 8001dea:	e0cc      	b.n	8001f86 <HAL_I2C_Master_Transmit+0x1ea>
 8001dec:	68fb      	ldr	r3, [r7, #12]
 8001dee:	2201      	movs	r2, #1
 8001df0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8001df4:	68fb      	ldr	r3, [r7, #12]
 8001df6:	681b      	ldr	r3, [r3, #0]
 8001df8:	681b      	ldr	r3, [r3, #0]
 8001dfa:	f003 0301 	and.w	r3, r3, #1
 8001dfe:	2b01      	cmp	r3, #1
 8001e00:	d007      	beq.n	8001e12 <HAL_I2C_Master_Transmit+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8001e02:	68fb      	ldr	r3, [r7, #12]
 8001e04:	681b      	ldr	r3, [r3, #0]
 8001e06:	681a      	ldr	r2, [r3, #0]
 8001e08:	68fb      	ldr	r3, [r7, #12]
 8001e0a:	681b      	ldr	r3, [r3, #0]
 8001e0c:	f042 0201 	orr.w	r2, r2, #1
 8001e10:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8001e12:	68fb      	ldr	r3, [r7, #12]
 8001e14:	681b      	ldr	r3, [r3, #0]
 8001e16:	681a      	ldr	r2, [r3, #0]
 8001e18:	68fb      	ldr	r3, [r7, #12]
 8001e1a:	681b      	ldr	r3, [r3, #0]
 8001e1c:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8001e20:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 8001e22:	68fb      	ldr	r3, [r7, #12]
 8001e24:	2221      	movs	r2, #33	; 0x21
 8001e26:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 8001e2a:	68fb      	ldr	r3, [r7, #12]
 8001e2c:	2210      	movs	r2, #16
 8001e2e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 8001e32:	68fb      	ldr	r3, [r7, #12]
 8001e34:	2200      	movs	r2, #0
 8001e36:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8001e38:	68fb      	ldr	r3, [r7, #12]
 8001e3a:	687a      	ldr	r2, [r7, #4]
 8001e3c:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8001e3e:	68fb      	ldr	r3, [r7, #12]
 8001e40:	893a      	ldrh	r2, [r7, #8]
 8001e42:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8001e44:	68fb      	ldr	r3, [r7, #12]
 8001e46:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001e48:	b29a      	uxth	r2, r3
 8001e4a:	68fb      	ldr	r3, [r7, #12]
 8001e4c:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8001e4e:	68fb      	ldr	r3, [r7, #12]
 8001e50:	4a50      	ldr	r2, [pc, #320]	; (8001f94 <HAL_I2C_Master_Transmit+0x1f8>)
 8001e52:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestWrite(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 8001e54:	8979      	ldrh	r1, [r7, #10]
 8001e56:	697b      	ldr	r3, [r7, #20]
 8001e58:	6a3a      	ldr	r2, [r7, #32]
 8001e5a:	68f8      	ldr	r0, [r7, #12]
 8001e5c:	f000 f89c 	bl	8001f98 <I2C_MasterRequestWrite>
 8001e60:	4603      	mov	r3, r0
 8001e62:	2b00      	cmp	r3, #0
 8001e64:	d001      	beq.n	8001e6a <HAL_I2C_Master_Transmit+0xce>
    {
      return HAL_ERROR;
 8001e66:	2301      	movs	r3, #1
 8001e68:	e08d      	b.n	8001f86 <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8001e6a:	2300      	movs	r3, #0
 8001e6c:	613b      	str	r3, [r7, #16]
 8001e6e:	68fb      	ldr	r3, [r7, #12]
 8001e70:	681b      	ldr	r3, [r3, #0]
 8001e72:	695b      	ldr	r3, [r3, #20]
 8001e74:	613b      	str	r3, [r7, #16]
 8001e76:	68fb      	ldr	r3, [r7, #12]
 8001e78:	681b      	ldr	r3, [r3, #0]
 8001e7a:	699b      	ldr	r3, [r3, #24]
 8001e7c:	613b      	str	r3, [r7, #16]
 8001e7e:	693b      	ldr	r3, [r7, #16]

    while (hi2c->XferSize > 0U)
 8001e80:	e066      	b.n	8001f50 <HAL_I2C_Master_Transmit+0x1b4>
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8001e82:	697a      	ldr	r2, [r7, #20]
 8001e84:	6a39      	ldr	r1, [r7, #32]
 8001e86:	68f8      	ldr	r0, [r7, #12]
 8001e88:	f000 fa22 	bl	80022d0 <I2C_WaitOnTXEFlagUntilTimeout>
 8001e8c:	4603      	mov	r3, r0
 8001e8e:	2b00      	cmp	r3, #0
 8001e90:	d00d      	beq.n	8001eae <HAL_I2C_Master_Transmit+0x112>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8001e92:	68fb      	ldr	r3, [r7, #12]
 8001e94:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001e96:	2b04      	cmp	r3, #4
 8001e98:	d107      	bne.n	8001eaa <HAL_I2C_Master_Transmit+0x10e>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8001e9a:	68fb      	ldr	r3, [r7, #12]
 8001e9c:	681b      	ldr	r3, [r3, #0]
 8001e9e:	681a      	ldr	r2, [r3, #0]
 8001ea0:	68fb      	ldr	r3, [r7, #12]
 8001ea2:	681b      	ldr	r3, [r3, #0]
 8001ea4:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8001ea8:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8001eaa:	2301      	movs	r3, #1
 8001eac:	e06b      	b.n	8001f86 <HAL_I2C_Master_Transmit+0x1ea>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8001eae:	68fb      	ldr	r3, [r7, #12]
 8001eb0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001eb2:	781a      	ldrb	r2, [r3, #0]
 8001eb4:	68fb      	ldr	r3, [r7, #12]
 8001eb6:	681b      	ldr	r3, [r3, #0]
 8001eb8:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8001eba:	68fb      	ldr	r3, [r7, #12]
 8001ebc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001ebe:	1c5a      	adds	r2, r3, #1
 8001ec0:	68fb      	ldr	r3, [r7, #12]
 8001ec2:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 8001ec4:	68fb      	ldr	r3, [r7, #12]
 8001ec6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001ec8:	b29b      	uxth	r3, r3
 8001eca:	3b01      	subs	r3, #1
 8001ecc:	b29a      	uxth	r2, r3
 8001ece:	68fb      	ldr	r3, [r7, #12]
 8001ed0:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 8001ed2:	68fb      	ldr	r3, [r7, #12]
 8001ed4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001ed6:	3b01      	subs	r3, #1
 8001ed8:	b29a      	uxth	r2, r3
 8001eda:	68fb      	ldr	r3, [r7, #12]
 8001edc:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8001ede:	68fb      	ldr	r3, [r7, #12]
 8001ee0:	681b      	ldr	r3, [r3, #0]
 8001ee2:	695b      	ldr	r3, [r3, #20]
 8001ee4:	f003 0304 	and.w	r3, r3, #4
 8001ee8:	2b04      	cmp	r3, #4
 8001eea:	d11b      	bne.n	8001f24 <HAL_I2C_Master_Transmit+0x188>
 8001eec:	68fb      	ldr	r3, [r7, #12]
 8001eee:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001ef0:	2b00      	cmp	r3, #0
 8001ef2:	d017      	beq.n	8001f24 <HAL_I2C_Master_Transmit+0x188>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8001ef4:	68fb      	ldr	r3, [r7, #12]
 8001ef6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001ef8:	781a      	ldrb	r2, [r3, #0]
 8001efa:	68fb      	ldr	r3, [r7, #12]
 8001efc:	681b      	ldr	r3, [r3, #0]
 8001efe:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8001f00:	68fb      	ldr	r3, [r7, #12]
 8001f02:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001f04:	1c5a      	adds	r2, r3, #1
 8001f06:	68fb      	ldr	r3, [r7, #12]
 8001f08:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferCount--;
 8001f0a:	68fb      	ldr	r3, [r7, #12]
 8001f0c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001f0e:	b29b      	uxth	r3, r3
 8001f10:	3b01      	subs	r3, #1
 8001f12:	b29a      	uxth	r2, r3
 8001f14:	68fb      	ldr	r3, [r7, #12]
 8001f16:	855a      	strh	r2, [r3, #42]	; 0x2a
        hi2c->XferSize--;
 8001f18:	68fb      	ldr	r3, [r7, #12]
 8001f1a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001f1c:	3b01      	subs	r3, #1
 8001f1e:	b29a      	uxth	r2, r3
 8001f20:	68fb      	ldr	r3, [r7, #12]
 8001f22:	851a      	strh	r2, [r3, #40]	; 0x28
      }

      /* Wait until BTF flag is set */
      if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8001f24:	697a      	ldr	r2, [r7, #20]
 8001f26:	6a39      	ldr	r1, [r7, #32]
 8001f28:	68f8      	ldr	r0, [r7, #12]
 8001f2a:	f000 fa19 	bl	8002360 <I2C_WaitOnBTFFlagUntilTimeout>
 8001f2e:	4603      	mov	r3, r0
 8001f30:	2b00      	cmp	r3, #0
 8001f32:	d00d      	beq.n	8001f50 <HAL_I2C_Master_Transmit+0x1b4>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8001f34:	68fb      	ldr	r3, [r7, #12]
 8001f36:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001f38:	2b04      	cmp	r3, #4
 8001f3a:	d107      	bne.n	8001f4c <HAL_I2C_Master_Transmit+0x1b0>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8001f3c:	68fb      	ldr	r3, [r7, #12]
 8001f3e:	681b      	ldr	r3, [r3, #0]
 8001f40:	681a      	ldr	r2, [r3, #0]
 8001f42:	68fb      	ldr	r3, [r7, #12]
 8001f44:	681b      	ldr	r3, [r3, #0]
 8001f46:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8001f4a:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8001f4c:	2301      	movs	r3, #1
 8001f4e:	e01a      	b.n	8001f86 <HAL_I2C_Master_Transmit+0x1ea>
    while (hi2c->XferSize > 0U)
 8001f50:	68fb      	ldr	r3, [r7, #12]
 8001f52:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001f54:	2b00      	cmp	r3, #0
 8001f56:	d194      	bne.n	8001e82 <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8001f58:	68fb      	ldr	r3, [r7, #12]
 8001f5a:	681b      	ldr	r3, [r3, #0]
 8001f5c:	681a      	ldr	r2, [r3, #0]
 8001f5e:	68fb      	ldr	r3, [r7, #12]
 8001f60:	681b      	ldr	r3, [r3, #0]
 8001f62:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8001f66:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8001f68:	68fb      	ldr	r3, [r7, #12]
 8001f6a:	2220      	movs	r2, #32
 8001f6c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8001f70:	68fb      	ldr	r3, [r7, #12]
 8001f72:	2200      	movs	r2, #0
 8001f74:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8001f78:	68fb      	ldr	r3, [r7, #12]
 8001f7a:	2200      	movs	r2, #0
 8001f7c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8001f80:	2300      	movs	r3, #0
 8001f82:	e000      	b.n	8001f86 <HAL_I2C_Master_Transmit+0x1ea>
  }
  else
  {
    return HAL_BUSY;
 8001f84:	2302      	movs	r3, #2
  }
}
 8001f86:	4618      	mov	r0, r3
 8001f88:	3718      	adds	r7, #24
 8001f8a:	46bd      	mov	sp, r7
 8001f8c:	bd80      	pop	{r7, pc}
 8001f8e:	bf00      	nop
 8001f90:	00100002 	.word	0x00100002
 8001f94:	ffff0000 	.word	0xffff0000

08001f98 <I2C_MasterRequestWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 8001f98:	b580      	push	{r7, lr}
 8001f9a:	b088      	sub	sp, #32
 8001f9c:	af02      	add	r7, sp, #8
 8001f9e:	60f8      	str	r0, [r7, #12]
 8001fa0:	607a      	str	r2, [r7, #4]
 8001fa2:	603b      	str	r3, [r7, #0]
 8001fa4:	460b      	mov	r3, r1
 8001fa6:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8001fa8:	68fb      	ldr	r3, [r7, #12]
 8001faa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001fac:	617b      	str	r3, [r7, #20]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 8001fae:	697b      	ldr	r3, [r7, #20]
 8001fb0:	2b08      	cmp	r3, #8
 8001fb2:	d006      	beq.n	8001fc2 <I2C_MasterRequestWrite+0x2a>
 8001fb4:	697b      	ldr	r3, [r7, #20]
 8001fb6:	2b01      	cmp	r3, #1
 8001fb8:	d003      	beq.n	8001fc2 <I2C_MasterRequestWrite+0x2a>
 8001fba:	697b      	ldr	r3, [r7, #20]
 8001fbc:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8001fc0:	d108      	bne.n	8001fd4 <I2C_MasterRequestWrite+0x3c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8001fc2:	68fb      	ldr	r3, [r7, #12]
 8001fc4:	681b      	ldr	r3, [r3, #0]
 8001fc6:	681a      	ldr	r2, [r3, #0]
 8001fc8:	68fb      	ldr	r3, [r7, #12]
 8001fca:	681b      	ldr	r3, [r3, #0]
 8001fcc:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8001fd0:	601a      	str	r2, [r3, #0]
 8001fd2:	e00b      	b.n	8001fec <I2C_MasterRequestWrite+0x54>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 8001fd4:	68fb      	ldr	r3, [r7, #12]
 8001fd6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001fd8:	2b12      	cmp	r3, #18
 8001fda:	d107      	bne.n	8001fec <I2C_MasterRequestWrite+0x54>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8001fdc:	68fb      	ldr	r3, [r7, #12]
 8001fde:	681b      	ldr	r3, [r3, #0]
 8001fe0:	681a      	ldr	r2, [r3, #0]
 8001fe2:	68fb      	ldr	r3, [r7, #12]
 8001fe4:	681b      	ldr	r3, [r3, #0]
 8001fe6:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8001fea:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8001fec:	683b      	ldr	r3, [r7, #0]
 8001fee:	9300      	str	r3, [sp, #0]
 8001ff0:	687b      	ldr	r3, [r7, #4]
 8001ff2:	2200      	movs	r2, #0
 8001ff4:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8001ff8:	68f8      	ldr	r0, [r7, #12]
 8001ffa:	f000 f84f 	bl	800209c <I2C_WaitOnFlagUntilTimeout>
 8001ffe:	4603      	mov	r3, r0
 8002000:	2b00      	cmp	r3, #0
 8002002:	d00d      	beq.n	8002020 <I2C_MasterRequestWrite+0x88>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8002004:	68fb      	ldr	r3, [r7, #12]
 8002006:	681b      	ldr	r3, [r3, #0]
 8002008:	681b      	ldr	r3, [r3, #0]
 800200a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800200e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8002012:	d103      	bne.n	800201c <I2C_MasterRequestWrite+0x84>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8002014:	68fb      	ldr	r3, [r7, #12]
 8002016:	f44f 7200 	mov.w	r2, #512	; 0x200
 800201a:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 800201c:	2303      	movs	r3, #3
 800201e:	e035      	b.n	800208c <I2C_MasterRequestWrite+0xf4>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8002020:	68fb      	ldr	r3, [r7, #12]
 8002022:	691b      	ldr	r3, [r3, #16]
 8002024:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8002028:	d108      	bne.n	800203c <I2C_MasterRequestWrite+0xa4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 800202a:	897b      	ldrh	r3, [r7, #10]
 800202c:	b2db      	uxtb	r3, r3
 800202e:	461a      	mov	r2, r3
 8002030:	68fb      	ldr	r3, [r7, #12]
 8002032:	681b      	ldr	r3, [r3, #0]
 8002034:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8002038:	611a      	str	r2, [r3, #16]
 800203a:	e01b      	b.n	8002074 <I2C_MasterRequestWrite+0xdc>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 800203c:	897b      	ldrh	r3, [r7, #10]
 800203e:	11db      	asrs	r3, r3, #7
 8002040:	b2db      	uxtb	r3, r3
 8002042:	f003 0306 	and.w	r3, r3, #6
 8002046:	b2db      	uxtb	r3, r3
 8002048:	f063 030f 	orn	r3, r3, #15
 800204c:	b2da      	uxtb	r2, r3
 800204e:	68fb      	ldr	r3, [r7, #12]
 8002050:	681b      	ldr	r3, [r3, #0]
 8002052:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 8002054:	683b      	ldr	r3, [r7, #0]
 8002056:	687a      	ldr	r2, [r7, #4]
 8002058:	490e      	ldr	r1, [pc, #56]	; (8002094 <I2C_MasterRequestWrite+0xfc>)
 800205a:	68f8      	ldr	r0, [r7, #12]
 800205c:	f000 f898 	bl	8002190 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8002060:	4603      	mov	r3, r0
 8002062:	2b00      	cmp	r3, #0
 8002064:	d001      	beq.n	800206a <I2C_MasterRequestWrite+0xd2>
    {
      return HAL_ERROR;
 8002066:	2301      	movs	r3, #1
 8002068:	e010      	b.n	800208c <I2C_MasterRequestWrite+0xf4>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 800206a:	897b      	ldrh	r3, [r7, #10]
 800206c:	b2da      	uxtb	r2, r3
 800206e:	68fb      	ldr	r3, [r7, #12]
 8002070:	681b      	ldr	r3, [r3, #0]
 8002072:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8002074:	683b      	ldr	r3, [r7, #0]
 8002076:	687a      	ldr	r2, [r7, #4]
 8002078:	4907      	ldr	r1, [pc, #28]	; (8002098 <I2C_MasterRequestWrite+0x100>)
 800207a:	68f8      	ldr	r0, [r7, #12]
 800207c:	f000 f888 	bl	8002190 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8002080:	4603      	mov	r3, r0
 8002082:	2b00      	cmp	r3, #0
 8002084:	d001      	beq.n	800208a <I2C_MasterRequestWrite+0xf2>
  {
    return HAL_ERROR;
 8002086:	2301      	movs	r3, #1
 8002088:	e000      	b.n	800208c <I2C_MasterRequestWrite+0xf4>
  }

  return HAL_OK;
 800208a:	2300      	movs	r3, #0
}
 800208c:	4618      	mov	r0, r3
 800208e:	3718      	adds	r7, #24
 8002090:	46bd      	mov	sp, r7
 8002092:	bd80      	pop	{r7, pc}
 8002094:	00010008 	.word	0x00010008
 8002098:	00010002 	.word	0x00010002

0800209c <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 800209c:	b580      	push	{r7, lr}
 800209e:	b084      	sub	sp, #16
 80020a0:	af00      	add	r7, sp, #0
 80020a2:	60f8      	str	r0, [r7, #12]
 80020a4:	60b9      	str	r1, [r7, #8]
 80020a6:	603b      	str	r3, [r7, #0]
 80020a8:	4613      	mov	r3, r2
 80020aa:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80020ac:	e048      	b.n	8002140 <I2C_WaitOnFlagUntilTimeout+0xa4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80020ae:	683b      	ldr	r3, [r7, #0]
 80020b0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80020b4:	d044      	beq.n	8002140 <I2C_WaitOnFlagUntilTimeout+0xa4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80020b6:	f7ff fa1b 	bl	80014f0 <HAL_GetTick>
 80020ba:	4602      	mov	r2, r0
 80020bc:	69bb      	ldr	r3, [r7, #24]
 80020be:	1ad3      	subs	r3, r2, r3
 80020c0:	683a      	ldr	r2, [r7, #0]
 80020c2:	429a      	cmp	r2, r3
 80020c4:	d302      	bcc.n	80020cc <I2C_WaitOnFlagUntilTimeout+0x30>
 80020c6:	683b      	ldr	r3, [r7, #0]
 80020c8:	2b00      	cmp	r3, #0
 80020ca:	d139      	bne.n	8002140 <I2C_WaitOnFlagUntilTimeout+0xa4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 80020cc:	68bb      	ldr	r3, [r7, #8]
 80020ce:	0c1b      	lsrs	r3, r3, #16
 80020d0:	b2db      	uxtb	r3, r3
 80020d2:	2b01      	cmp	r3, #1
 80020d4:	d10d      	bne.n	80020f2 <I2C_WaitOnFlagUntilTimeout+0x56>
 80020d6:	68fb      	ldr	r3, [r7, #12]
 80020d8:	681b      	ldr	r3, [r3, #0]
 80020da:	695b      	ldr	r3, [r3, #20]
 80020dc:	43da      	mvns	r2, r3
 80020de:	68bb      	ldr	r3, [r7, #8]
 80020e0:	4013      	ands	r3, r2
 80020e2:	b29b      	uxth	r3, r3
 80020e4:	2b00      	cmp	r3, #0
 80020e6:	bf0c      	ite	eq
 80020e8:	2301      	moveq	r3, #1
 80020ea:	2300      	movne	r3, #0
 80020ec:	b2db      	uxtb	r3, r3
 80020ee:	461a      	mov	r2, r3
 80020f0:	e00c      	b.n	800210c <I2C_WaitOnFlagUntilTimeout+0x70>
 80020f2:	68fb      	ldr	r3, [r7, #12]
 80020f4:	681b      	ldr	r3, [r3, #0]
 80020f6:	699b      	ldr	r3, [r3, #24]
 80020f8:	43da      	mvns	r2, r3
 80020fa:	68bb      	ldr	r3, [r7, #8]
 80020fc:	4013      	ands	r3, r2
 80020fe:	b29b      	uxth	r3, r3
 8002100:	2b00      	cmp	r3, #0
 8002102:	bf0c      	ite	eq
 8002104:	2301      	moveq	r3, #1
 8002106:	2300      	movne	r3, #0
 8002108:	b2db      	uxtb	r3, r3
 800210a:	461a      	mov	r2, r3
 800210c:	79fb      	ldrb	r3, [r7, #7]
 800210e:	429a      	cmp	r2, r3
 8002110:	d116      	bne.n	8002140 <I2C_WaitOnFlagUntilTimeout+0xa4>
        {
          hi2c->PreviousState     = I2C_STATE_NONE;
 8002112:	68fb      	ldr	r3, [r7, #12]
 8002114:	2200      	movs	r2, #0
 8002116:	631a      	str	r2, [r3, #48]	; 0x30
          hi2c->State             = HAL_I2C_STATE_READY;
 8002118:	68fb      	ldr	r3, [r7, #12]
 800211a:	2220      	movs	r2, #32
 800211c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
          hi2c->Mode              = HAL_I2C_MODE_NONE;
 8002120:	68fb      	ldr	r3, [r7, #12]
 8002122:	2200      	movs	r2, #0
 8002124:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8002128:	68fb      	ldr	r3, [r7, #12]
 800212a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800212c:	f043 0220 	orr.w	r2, r3, #32
 8002130:	68fb      	ldr	r3, [r7, #12]
 8002132:	641a      	str	r2, [r3, #64]	; 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8002134:	68fb      	ldr	r3, [r7, #12]
 8002136:	2200      	movs	r2, #0
 8002138:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

          return HAL_ERROR;
 800213c:	2301      	movs	r3, #1
 800213e:	e023      	b.n	8002188 <I2C_WaitOnFlagUntilTimeout+0xec>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8002140:	68bb      	ldr	r3, [r7, #8]
 8002142:	0c1b      	lsrs	r3, r3, #16
 8002144:	b2db      	uxtb	r3, r3
 8002146:	2b01      	cmp	r3, #1
 8002148:	d10d      	bne.n	8002166 <I2C_WaitOnFlagUntilTimeout+0xca>
 800214a:	68fb      	ldr	r3, [r7, #12]
 800214c:	681b      	ldr	r3, [r3, #0]
 800214e:	695b      	ldr	r3, [r3, #20]
 8002150:	43da      	mvns	r2, r3
 8002152:	68bb      	ldr	r3, [r7, #8]
 8002154:	4013      	ands	r3, r2
 8002156:	b29b      	uxth	r3, r3
 8002158:	2b00      	cmp	r3, #0
 800215a:	bf0c      	ite	eq
 800215c:	2301      	moveq	r3, #1
 800215e:	2300      	movne	r3, #0
 8002160:	b2db      	uxtb	r3, r3
 8002162:	461a      	mov	r2, r3
 8002164:	e00c      	b.n	8002180 <I2C_WaitOnFlagUntilTimeout+0xe4>
 8002166:	68fb      	ldr	r3, [r7, #12]
 8002168:	681b      	ldr	r3, [r3, #0]
 800216a:	699b      	ldr	r3, [r3, #24]
 800216c:	43da      	mvns	r2, r3
 800216e:	68bb      	ldr	r3, [r7, #8]
 8002170:	4013      	ands	r3, r2
 8002172:	b29b      	uxth	r3, r3
 8002174:	2b00      	cmp	r3, #0
 8002176:	bf0c      	ite	eq
 8002178:	2301      	moveq	r3, #1
 800217a:	2300      	movne	r3, #0
 800217c:	b2db      	uxtb	r3, r3
 800217e:	461a      	mov	r2, r3
 8002180:	79fb      	ldrb	r3, [r7, #7]
 8002182:	429a      	cmp	r2, r3
 8002184:	d093      	beq.n	80020ae <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8002186:	2300      	movs	r3, #0
}
 8002188:	4618      	mov	r0, r3
 800218a:	3710      	adds	r7, #16
 800218c:	46bd      	mov	sp, r7
 800218e:	bd80      	pop	{r7, pc}

08002190 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8002190:	b580      	push	{r7, lr}
 8002192:	b084      	sub	sp, #16
 8002194:	af00      	add	r7, sp, #0
 8002196:	60f8      	str	r0, [r7, #12]
 8002198:	60b9      	str	r1, [r7, #8]
 800219a:	607a      	str	r2, [r7, #4]
 800219c:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 800219e:	e071      	b.n	8002284 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80021a0:	68fb      	ldr	r3, [r7, #12]
 80021a2:	681b      	ldr	r3, [r3, #0]
 80021a4:	695b      	ldr	r3, [r3, #20]
 80021a6:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80021aa:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80021ae:	d123      	bne.n	80021f8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80021b0:	68fb      	ldr	r3, [r7, #12]
 80021b2:	681b      	ldr	r3, [r3, #0]
 80021b4:	681a      	ldr	r2, [r3, #0]
 80021b6:	68fb      	ldr	r3, [r7, #12]
 80021b8:	681b      	ldr	r3, [r3, #0]
 80021ba:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80021be:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80021c0:	68fb      	ldr	r3, [r7, #12]
 80021c2:	681b      	ldr	r3, [r3, #0]
 80021c4:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 80021c8:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 80021ca:	68fb      	ldr	r3, [r7, #12]
 80021cc:	2200      	movs	r2, #0
 80021ce:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 80021d0:	68fb      	ldr	r3, [r7, #12]
 80021d2:	2220      	movs	r2, #32
 80021d4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 80021d8:	68fb      	ldr	r3, [r7, #12]
 80021da:	2200      	movs	r2, #0
 80021dc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 80021e0:	68fb      	ldr	r3, [r7, #12]
 80021e2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80021e4:	f043 0204 	orr.w	r2, r3, #4
 80021e8:	68fb      	ldr	r3, [r7, #12]
 80021ea:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80021ec:	68fb      	ldr	r3, [r7, #12]
 80021ee:	2200      	movs	r2, #0
 80021f0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 80021f4:	2301      	movs	r3, #1
 80021f6:	e067      	b.n	80022c8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80021f8:	687b      	ldr	r3, [r7, #4]
 80021fa:	f1b3 3fff 	cmp.w	r3, #4294967295
 80021fe:	d041      	beq.n	8002284 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002200:	f7ff f976 	bl	80014f0 <HAL_GetTick>
 8002204:	4602      	mov	r2, r0
 8002206:	683b      	ldr	r3, [r7, #0]
 8002208:	1ad3      	subs	r3, r2, r3
 800220a:	687a      	ldr	r2, [r7, #4]
 800220c:	429a      	cmp	r2, r3
 800220e:	d302      	bcc.n	8002216 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8002210:	687b      	ldr	r3, [r7, #4]
 8002212:	2b00      	cmp	r3, #0
 8002214:	d136      	bne.n	8002284 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET))
 8002216:	68bb      	ldr	r3, [r7, #8]
 8002218:	0c1b      	lsrs	r3, r3, #16
 800221a:	b2db      	uxtb	r3, r3
 800221c:	2b01      	cmp	r3, #1
 800221e:	d10c      	bne.n	800223a <I2C_WaitOnMasterAddressFlagUntilTimeout+0xaa>
 8002220:	68fb      	ldr	r3, [r7, #12]
 8002222:	681b      	ldr	r3, [r3, #0]
 8002224:	695b      	ldr	r3, [r3, #20]
 8002226:	43da      	mvns	r2, r3
 8002228:	68bb      	ldr	r3, [r7, #8]
 800222a:	4013      	ands	r3, r2
 800222c:	b29b      	uxth	r3, r3
 800222e:	2b00      	cmp	r3, #0
 8002230:	bf14      	ite	ne
 8002232:	2301      	movne	r3, #1
 8002234:	2300      	moveq	r3, #0
 8002236:	b2db      	uxtb	r3, r3
 8002238:	e00b      	b.n	8002252 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xc2>
 800223a:	68fb      	ldr	r3, [r7, #12]
 800223c:	681b      	ldr	r3, [r3, #0]
 800223e:	699b      	ldr	r3, [r3, #24]
 8002240:	43da      	mvns	r2, r3
 8002242:	68bb      	ldr	r3, [r7, #8]
 8002244:	4013      	ands	r3, r2
 8002246:	b29b      	uxth	r3, r3
 8002248:	2b00      	cmp	r3, #0
 800224a:	bf14      	ite	ne
 800224c:	2301      	movne	r3, #1
 800224e:	2300      	moveq	r3, #0
 8002250:	b2db      	uxtb	r3, r3
 8002252:	2b00      	cmp	r3, #0
 8002254:	d016      	beq.n	8002284 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8002256:	68fb      	ldr	r3, [r7, #12]
 8002258:	2200      	movs	r2, #0
 800225a:	631a      	str	r2, [r3, #48]	; 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 800225c:	68fb      	ldr	r3, [r7, #12]
 800225e:	2220      	movs	r2, #32
 8002260:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002264:	68fb      	ldr	r3, [r7, #12]
 8002266:	2200      	movs	r2, #0
 8002268:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800226c:	68fb      	ldr	r3, [r7, #12]
 800226e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002270:	f043 0220 	orr.w	r2, r3, #32
 8002274:	68fb      	ldr	r3, [r7, #12]
 8002276:	641a      	str	r2, [r3, #64]	; 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8002278:	68fb      	ldr	r3, [r7, #12]
 800227a:	2200      	movs	r2, #0
 800227c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

          return HAL_ERROR;
 8002280:	2301      	movs	r3, #1
 8002282:	e021      	b.n	80022c8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8002284:	68bb      	ldr	r3, [r7, #8]
 8002286:	0c1b      	lsrs	r3, r3, #16
 8002288:	b2db      	uxtb	r3, r3
 800228a:	2b01      	cmp	r3, #1
 800228c:	d10c      	bne.n	80022a8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x118>
 800228e:	68fb      	ldr	r3, [r7, #12]
 8002290:	681b      	ldr	r3, [r3, #0]
 8002292:	695b      	ldr	r3, [r3, #20]
 8002294:	43da      	mvns	r2, r3
 8002296:	68bb      	ldr	r3, [r7, #8]
 8002298:	4013      	ands	r3, r2
 800229a:	b29b      	uxth	r3, r3
 800229c:	2b00      	cmp	r3, #0
 800229e:	bf14      	ite	ne
 80022a0:	2301      	movne	r3, #1
 80022a2:	2300      	moveq	r3, #0
 80022a4:	b2db      	uxtb	r3, r3
 80022a6:	e00b      	b.n	80022c0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x130>
 80022a8:	68fb      	ldr	r3, [r7, #12]
 80022aa:	681b      	ldr	r3, [r3, #0]
 80022ac:	699b      	ldr	r3, [r3, #24]
 80022ae:	43da      	mvns	r2, r3
 80022b0:	68bb      	ldr	r3, [r7, #8]
 80022b2:	4013      	ands	r3, r2
 80022b4:	b29b      	uxth	r3, r3
 80022b6:	2b00      	cmp	r3, #0
 80022b8:	bf14      	ite	ne
 80022ba:	2301      	movne	r3, #1
 80022bc:	2300      	moveq	r3, #0
 80022be:	b2db      	uxtb	r3, r3
 80022c0:	2b00      	cmp	r3, #0
 80022c2:	f47f af6d 	bne.w	80021a0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
        }
      }
    }
  }
  return HAL_OK;
 80022c6:	2300      	movs	r3, #0
}
 80022c8:	4618      	mov	r0, r3
 80022ca:	3710      	adds	r7, #16
 80022cc:	46bd      	mov	sp, r7
 80022ce:	bd80      	pop	{r7, pc}

080022d0 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80022d0:	b580      	push	{r7, lr}
 80022d2:	b084      	sub	sp, #16
 80022d4:	af00      	add	r7, sp, #0
 80022d6:	60f8      	str	r0, [r7, #12]
 80022d8:	60b9      	str	r1, [r7, #8]
 80022da:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80022dc:	e034      	b.n	8002348 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 80022de:	68f8      	ldr	r0, [r7, #12]
 80022e0:	f000 f886 	bl	80023f0 <I2C_IsAcknowledgeFailed>
 80022e4:	4603      	mov	r3, r0
 80022e6:	2b00      	cmp	r3, #0
 80022e8:	d001      	beq.n	80022ee <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 80022ea:	2301      	movs	r3, #1
 80022ec:	e034      	b.n	8002358 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80022ee:	68bb      	ldr	r3, [r7, #8]
 80022f0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80022f4:	d028      	beq.n	8002348 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80022f6:	f7ff f8fb 	bl	80014f0 <HAL_GetTick>
 80022fa:	4602      	mov	r2, r0
 80022fc:	687b      	ldr	r3, [r7, #4]
 80022fe:	1ad3      	subs	r3, r2, r3
 8002300:	68ba      	ldr	r2, [r7, #8]
 8002302:	429a      	cmp	r2, r3
 8002304:	d302      	bcc.n	800230c <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 8002306:	68bb      	ldr	r3, [r7, #8]
 8002308:	2b00      	cmp	r3, #0
 800230a:	d11d      	bne.n	8002348 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET))
 800230c:	68fb      	ldr	r3, [r7, #12]
 800230e:	681b      	ldr	r3, [r3, #0]
 8002310:	695b      	ldr	r3, [r3, #20]
 8002312:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002316:	2b80      	cmp	r3, #128	; 0x80
 8002318:	d016      	beq.n	8002348 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 800231a:	68fb      	ldr	r3, [r7, #12]
 800231c:	2200      	movs	r2, #0
 800231e:	631a      	str	r2, [r3, #48]	; 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8002320:	68fb      	ldr	r3, [r7, #12]
 8002322:	2220      	movs	r2, #32
 8002324:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002328:	68fb      	ldr	r3, [r7, #12]
 800232a:	2200      	movs	r2, #0
 800232c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8002330:	68fb      	ldr	r3, [r7, #12]
 8002332:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002334:	f043 0220 	orr.w	r2, r3, #32
 8002338:	68fb      	ldr	r3, [r7, #12]
 800233a:	641a      	str	r2, [r3, #64]	; 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 800233c:	68fb      	ldr	r3, [r7, #12]
 800233e:	2200      	movs	r2, #0
 8002340:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

          return HAL_ERROR;
 8002344:	2301      	movs	r3, #1
 8002346:	e007      	b.n	8002358 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8002348:	68fb      	ldr	r3, [r7, #12]
 800234a:	681b      	ldr	r3, [r3, #0]
 800234c:	695b      	ldr	r3, [r3, #20]
 800234e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002352:	2b80      	cmp	r3, #128	; 0x80
 8002354:	d1c3      	bne.n	80022de <I2C_WaitOnTXEFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8002356:	2300      	movs	r3, #0
}
 8002358:	4618      	mov	r0, r3
 800235a:	3710      	adds	r7, #16
 800235c:	46bd      	mov	sp, r7
 800235e:	bd80      	pop	{r7, pc}

08002360 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8002360:	b580      	push	{r7, lr}
 8002362:	b084      	sub	sp, #16
 8002364:	af00      	add	r7, sp, #0
 8002366:	60f8      	str	r0, [r7, #12]
 8002368:	60b9      	str	r1, [r7, #8]
 800236a:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 800236c:	e034      	b.n	80023d8 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 800236e:	68f8      	ldr	r0, [r7, #12]
 8002370:	f000 f83e 	bl	80023f0 <I2C_IsAcknowledgeFailed>
 8002374:	4603      	mov	r3, r0
 8002376:	2b00      	cmp	r3, #0
 8002378:	d001      	beq.n	800237e <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 800237a:	2301      	movs	r3, #1
 800237c:	e034      	b.n	80023e8 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800237e:	68bb      	ldr	r3, [r7, #8]
 8002380:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002384:	d028      	beq.n	80023d8 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002386:	f7ff f8b3 	bl	80014f0 <HAL_GetTick>
 800238a:	4602      	mov	r2, r0
 800238c:	687b      	ldr	r3, [r7, #4]
 800238e:	1ad3      	subs	r3, r2, r3
 8002390:	68ba      	ldr	r2, [r7, #8]
 8002392:	429a      	cmp	r2, r3
 8002394:	d302      	bcc.n	800239c <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 8002396:	68bb      	ldr	r3, [r7, #8]
 8002398:	2b00      	cmp	r3, #0
 800239a:	d11d      	bne.n	80023d8 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET))
 800239c:	68fb      	ldr	r3, [r7, #12]
 800239e:	681b      	ldr	r3, [r3, #0]
 80023a0:	695b      	ldr	r3, [r3, #20]
 80023a2:	f003 0304 	and.w	r3, r3, #4
 80023a6:	2b04      	cmp	r3, #4
 80023a8:	d016      	beq.n	80023d8 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 80023aa:	68fb      	ldr	r3, [r7, #12]
 80023ac:	2200      	movs	r2, #0
 80023ae:	631a      	str	r2, [r3, #48]	; 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 80023b0:	68fb      	ldr	r3, [r7, #12]
 80023b2:	2220      	movs	r2, #32
 80023b4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 80023b8:	68fb      	ldr	r3, [r7, #12]
 80023ba:	2200      	movs	r2, #0
 80023bc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80023c0:	68fb      	ldr	r3, [r7, #12]
 80023c2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80023c4:	f043 0220 	orr.w	r2, r3, #32
 80023c8:	68fb      	ldr	r3, [r7, #12]
 80023ca:	641a      	str	r2, [r3, #64]	; 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80023cc:	68fb      	ldr	r3, [r7, #12]
 80023ce:	2200      	movs	r2, #0
 80023d0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

          return HAL_ERROR;
 80023d4:	2301      	movs	r3, #1
 80023d6:	e007      	b.n	80023e8 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 80023d8:	68fb      	ldr	r3, [r7, #12]
 80023da:	681b      	ldr	r3, [r3, #0]
 80023dc:	695b      	ldr	r3, [r3, #20]
 80023de:	f003 0304 	and.w	r3, r3, #4
 80023e2:	2b04      	cmp	r3, #4
 80023e4:	d1c3      	bne.n	800236e <I2C_WaitOnBTFFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 80023e6:	2300      	movs	r3, #0
}
 80023e8:	4618      	mov	r0, r3
 80023ea:	3710      	adds	r7, #16
 80023ec:	46bd      	mov	sp, r7
 80023ee:	bd80      	pop	{r7, pc}

080023f0 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 80023f0:	b480      	push	{r7}
 80023f2:	b083      	sub	sp, #12
 80023f4:	af00      	add	r7, sp, #0
 80023f6:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80023f8:	687b      	ldr	r3, [r7, #4]
 80023fa:	681b      	ldr	r3, [r3, #0]
 80023fc:	695b      	ldr	r3, [r3, #20]
 80023fe:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002402:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002406:	d11b      	bne.n	8002440 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8002408:	687b      	ldr	r3, [r7, #4]
 800240a:	681b      	ldr	r3, [r3, #0]
 800240c:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8002410:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 8002412:	687b      	ldr	r3, [r7, #4]
 8002414:	2200      	movs	r2, #0
 8002416:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8002418:	687b      	ldr	r3, [r7, #4]
 800241a:	2220      	movs	r2, #32
 800241c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002420:	687b      	ldr	r3, [r7, #4]
 8002422:	2200      	movs	r2, #0
 8002424:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8002428:	687b      	ldr	r3, [r7, #4]
 800242a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800242c:	f043 0204 	orr.w	r2, r3, #4
 8002430:	687b      	ldr	r3, [r7, #4]
 8002432:	641a      	str	r2, [r3, #64]	; 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002434:	687b      	ldr	r3, [r7, #4]
 8002436:	2200      	movs	r2, #0
 8002438:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 800243c:	2301      	movs	r3, #1
 800243e:	e000      	b.n	8002442 <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8002440:	2300      	movs	r3, #0
}
 8002442:	4618      	mov	r0, r3
 8002444:	370c      	adds	r7, #12
 8002446:	46bd      	mov	sp, r7
 8002448:	bc80      	pop	{r7}
 800244a:	4770      	bx	lr

0800244c <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800244c:	b580      	push	{r7, lr}
 800244e:	b086      	sub	sp, #24
 8002450:	af00      	add	r7, sp, #0
 8002452:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8002454:	687b      	ldr	r3, [r7, #4]
 8002456:	2b00      	cmp	r3, #0
 8002458:	d101      	bne.n	800245e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800245a:	2301      	movs	r3, #1
 800245c:	e26c      	b.n	8002938 <HAL_RCC_OscConfig+0x4ec>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800245e:	687b      	ldr	r3, [r7, #4]
 8002460:	681b      	ldr	r3, [r3, #0]
 8002462:	f003 0301 	and.w	r3, r3, #1
 8002466:	2b00      	cmp	r3, #0
 8002468:	f000 8087 	beq.w	800257a <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 800246c:	4b92      	ldr	r3, [pc, #584]	; (80026b8 <HAL_RCC_OscConfig+0x26c>)
 800246e:	685b      	ldr	r3, [r3, #4]
 8002470:	f003 030c 	and.w	r3, r3, #12
 8002474:	2b04      	cmp	r3, #4
 8002476:	d00c      	beq.n	8002492 <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8002478:	4b8f      	ldr	r3, [pc, #572]	; (80026b8 <HAL_RCC_OscConfig+0x26c>)
 800247a:	685b      	ldr	r3, [r3, #4]
 800247c:	f003 030c 	and.w	r3, r3, #12
 8002480:	2b08      	cmp	r3, #8
 8002482:	d112      	bne.n	80024aa <HAL_RCC_OscConfig+0x5e>
 8002484:	4b8c      	ldr	r3, [pc, #560]	; (80026b8 <HAL_RCC_OscConfig+0x26c>)
 8002486:	685b      	ldr	r3, [r3, #4]
 8002488:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800248c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002490:	d10b      	bne.n	80024aa <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002492:	4b89      	ldr	r3, [pc, #548]	; (80026b8 <HAL_RCC_OscConfig+0x26c>)
 8002494:	681b      	ldr	r3, [r3, #0]
 8002496:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800249a:	2b00      	cmp	r3, #0
 800249c:	d06c      	beq.n	8002578 <HAL_RCC_OscConfig+0x12c>
 800249e:	687b      	ldr	r3, [r7, #4]
 80024a0:	685b      	ldr	r3, [r3, #4]
 80024a2:	2b00      	cmp	r3, #0
 80024a4:	d168      	bne.n	8002578 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 80024a6:	2301      	movs	r3, #1
 80024a8:	e246      	b.n	8002938 <HAL_RCC_OscConfig+0x4ec>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80024aa:	687b      	ldr	r3, [r7, #4]
 80024ac:	685b      	ldr	r3, [r3, #4]
 80024ae:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80024b2:	d106      	bne.n	80024c2 <HAL_RCC_OscConfig+0x76>
 80024b4:	4b80      	ldr	r3, [pc, #512]	; (80026b8 <HAL_RCC_OscConfig+0x26c>)
 80024b6:	681b      	ldr	r3, [r3, #0]
 80024b8:	4a7f      	ldr	r2, [pc, #508]	; (80026b8 <HAL_RCC_OscConfig+0x26c>)
 80024ba:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80024be:	6013      	str	r3, [r2, #0]
 80024c0:	e02e      	b.n	8002520 <HAL_RCC_OscConfig+0xd4>
 80024c2:	687b      	ldr	r3, [r7, #4]
 80024c4:	685b      	ldr	r3, [r3, #4]
 80024c6:	2b00      	cmp	r3, #0
 80024c8:	d10c      	bne.n	80024e4 <HAL_RCC_OscConfig+0x98>
 80024ca:	4b7b      	ldr	r3, [pc, #492]	; (80026b8 <HAL_RCC_OscConfig+0x26c>)
 80024cc:	681b      	ldr	r3, [r3, #0]
 80024ce:	4a7a      	ldr	r2, [pc, #488]	; (80026b8 <HAL_RCC_OscConfig+0x26c>)
 80024d0:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80024d4:	6013      	str	r3, [r2, #0]
 80024d6:	4b78      	ldr	r3, [pc, #480]	; (80026b8 <HAL_RCC_OscConfig+0x26c>)
 80024d8:	681b      	ldr	r3, [r3, #0]
 80024da:	4a77      	ldr	r2, [pc, #476]	; (80026b8 <HAL_RCC_OscConfig+0x26c>)
 80024dc:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80024e0:	6013      	str	r3, [r2, #0]
 80024e2:	e01d      	b.n	8002520 <HAL_RCC_OscConfig+0xd4>
 80024e4:	687b      	ldr	r3, [r7, #4]
 80024e6:	685b      	ldr	r3, [r3, #4]
 80024e8:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80024ec:	d10c      	bne.n	8002508 <HAL_RCC_OscConfig+0xbc>
 80024ee:	4b72      	ldr	r3, [pc, #456]	; (80026b8 <HAL_RCC_OscConfig+0x26c>)
 80024f0:	681b      	ldr	r3, [r3, #0]
 80024f2:	4a71      	ldr	r2, [pc, #452]	; (80026b8 <HAL_RCC_OscConfig+0x26c>)
 80024f4:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80024f8:	6013      	str	r3, [r2, #0]
 80024fa:	4b6f      	ldr	r3, [pc, #444]	; (80026b8 <HAL_RCC_OscConfig+0x26c>)
 80024fc:	681b      	ldr	r3, [r3, #0]
 80024fe:	4a6e      	ldr	r2, [pc, #440]	; (80026b8 <HAL_RCC_OscConfig+0x26c>)
 8002500:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002504:	6013      	str	r3, [r2, #0]
 8002506:	e00b      	b.n	8002520 <HAL_RCC_OscConfig+0xd4>
 8002508:	4b6b      	ldr	r3, [pc, #428]	; (80026b8 <HAL_RCC_OscConfig+0x26c>)
 800250a:	681b      	ldr	r3, [r3, #0]
 800250c:	4a6a      	ldr	r2, [pc, #424]	; (80026b8 <HAL_RCC_OscConfig+0x26c>)
 800250e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002512:	6013      	str	r3, [r2, #0]
 8002514:	4b68      	ldr	r3, [pc, #416]	; (80026b8 <HAL_RCC_OscConfig+0x26c>)
 8002516:	681b      	ldr	r3, [r3, #0]
 8002518:	4a67      	ldr	r2, [pc, #412]	; (80026b8 <HAL_RCC_OscConfig+0x26c>)
 800251a:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800251e:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8002520:	687b      	ldr	r3, [r7, #4]
 8002522:	685b      	ldr	r3, [r3, #4]
 8002524:	2b00      	cmp	r3, #0
 8002526:	d013      	beq.n	8002550 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002528:	f7fe ffe2 	bl	80014f0 <HAL_GetTick>
 800252c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800252e:	e008      	b.n	8002542 <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002530:	f7fe ffde 	bl	80014f0 <HAL_GetTick>
 8002534:	4602      	mov	r2, r0
 8002536:	693b      	ldr	r3, [r7, #16]
 8002538:	1ad3      	subs	r3, r2, r3
 800253a:	2b64      	cmp	r3, #100	; 0x64
 800253c:	d901      	bls.n	8002542 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 800253e:	2303      	movs	r3, #3
 8002540:	e1fa      	b.n	8002938 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002542:	4b5d      	ldr	r3, [pc, #372]	; (80026b8 <HAL_RCC_OscConfig+0x26c>)
 8002544:	681b      	ldr	r3, [r3, #0]
 8002546:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800254a:	2b00      	cmp	r3, #0
 800254c:	d0f0      	beq.n	8002530 <HAL_RCC_OscConfig+0xe4>
 800254e:	e014      	b.n	800257a <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002550:	f7fe ffce 	bl	80014f0 <HAL_GetTick>
 8002554:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002556:	e008      	b.n	800256a <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002558:	f7fe ffca 	bl	80014f0 <HAL_GetTick>
 800255c:	4602      	mov	r2, r0
 800255e:	693b      	ldr	r3, [r7, #16]
 8002560:	1ad3      	subs	r3, r2, r3
 8002562:	2b64      	cmp	r3, #100	; 0x64
 8002564:	d901      	bls.n	800256a <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8002566:	2303      	movs	r3, #3
 8002568:	e1e6      	b.n	8002938 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800256a:	4b53      	ldr	r3, [pc, #332]	; (80026b8 <HAL_RCC_OscConfig+0x26c>)
 800256c:	681b      	ldr	r3, [r3, #0]
 800256e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002572:	2b00      	cmp	r3, #0
 8002574:	d1f0      	bne.n	8002558 <HAL_RCC_OscConfig+0x10c>
 8002576:	e000      	b.n	800257a <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002578:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800257a:	687b      	ldr	r3, [r7, #4]
 800257c:	681b      	ldr	r3, [r3, #0]
 800257e:	f003 0302 	and.w	r3, r3, #2
 8002582:	2b00      	cmp	r3, #0
 8002584:	d063      	beq.n	800264e <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8002586:	4b4c      	ldr	r3, [pc, #304]	; (80026b8 <HAL_RCC_OscConfig+0x26c>)
 8002588:	685b      	ldr	r3, [r3, #4]
 800258a:	f003 030c 	and.w	r3, r3, #12
 800258e:	2b00      	cmp	r3, #0
 8002590:	d00b      	beq.n	80025aa <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8002592:	4b49      	ldr	r3, [pc, #292]	; (80026b8 <HAL_RCC_OscConfig+0x26c>)
 8002594:	685b      	ldr	r3, [r3, #4]
 8002596:	f003 030c 	and.w	r3, r3, #12
 800259a:	2b08      	cmp	r3, #8
 800259c:	d11c      	bne.n	80025d8 <HAL_RCC_OscConfig+0x18c>
 800259e:	4b46      	ldr	r3, [pc, #280]	; (80026b8 <HAL_RCC_OscConfig+0x26c>)
 80025a0:	685b      	ldr	r3, [r3, #4]
 80025a2:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80025a6:	2b00      	cmp	r3, #0
 80025a8:	d116      	bne.n	80025d8 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80025aa:	4b43      	ldr	r3, [pc, #268]	; (80026b8 <HAL_RCC_OscConfig+0x26c>)
 80025ac:	681b      	ldr	r3, [r3, #0]
 80025ae:	f003 0302 	and.w	r3, r3, #2
 80025b2:	2b00      	cmp	r3, #0
 80025b4:	d005      	beq.n	80025c2 <HAL_RCC_OscConfig+0x176>
 80025b6:	687b      	ldr	r3, [r7, #4]
 80025b8:	691b      	ldr	r3, [r3, #16]
 80025ba:	2b01      	cmp	r3, #1
 80025bc:	d001      	beq.n	80025c2 <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 80025be:	2301      	movs	r3, #1
 80025c0:	e1ba      	b.n	8002938 <HAL_RCC_OscConfig+0x4ec>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80025c2:	4b3d      	ldr	r3, [pc, #244]	; (80026b8 <HAL_RCC_OscConfig+0x26c>)
 80025c4:	681b      	ldr	r3, [r3, #0]
 80025c6:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80025ca:	687b      	ldr	r3, [r7, #4]
 80025cc:	695b      	ldr	r3, [r3, #20]
 80025ce:	00db      	lsls	r3, r3, #3
 80025d0:	4939      	ldr	r1, [pc, #228]	; (80026b8 <HAL_RCC_OscConfig+0x26c>)
 80025d2:	4313      	orrs	r3, r2
 80025d4:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80025d6:	e03a      	b.n	800264e <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80025d8:	687b      	ldr	r3, [r7, #4]
 80025da:	691b      	ldr	r3, [r3, #16]
 80025dc:	2b00      	cmp	r3, #0
 80025de:	d020      	beq.n	8002622 <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80025e0:	4b36      	ldr	r3, [pc, #216]	; (80026bc <HAL_RCC_OscConfig+0x270>)
 80025e2:	2201      	movs	r2, #1
 80025e4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80025e6:	f7fe ff83 	bl	80014f0 <HAL_GetTick>
 80025ea:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80025ec:	e008      	b.n	8002600 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80025ee:	f7fe ff7f 	bl	80014f0 <HAL_GetTick>
 80025f2:	4602      	mov	r2, r0
 80025f4:	693b      	ldr	r3, [r7, #16]
 80025f6:	1ad3      	subs	r3, r2, r3
 80025f8:	2b02      	cmp	r3, #2
 80025fa:	d901      	bls.n	8002600 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 80025fc:	2303      	movs	r3, #3
 80025fe:	e19b      	b.n	8002938 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002600:	4b2d      	ldr	r3, [pc, #180]	; (80026b8 <HAL_RCC_OscConfig+0x26c>)
 8002602:	681b      	ldr	r3, [r3, #0]
 8002604:	f003 0302 	and.w	r3, r3, #2
 8002608:	2b00      	cmp	r3, #0
 800260a:	d0f0      	beq.n	80025ee <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800260c:	4b2a      	ldr	r3, [pc, #168]	; (80026b8 <HAL_RCC_OscConfig+0x26c>)
 800260e:	681b      	ldr	r3, [r3, #0]
 8002610:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8002614:	687b      	ldr	r3, [r7, #4]
 8002616:	695b      	ldr	r3, [r3, #20]
 8002618:	00db      	lsls	r3, r3, #3
 800261a:	4927      	ldr	r1, [pc, #156]	; (80026b8 <HAL_RCC_OscConfig+0x26c>)
 800261c:	4313      	orrs	r3, r2
 800261e:	600b      	str	r3, [r1, #0]
 8002620:	e015      	b.n	800264e <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002622:	4b26      	ldr	r3, [pc, #152]	; (80026bc <HAL_RCC_OscConfig+0x270>)
 8002624:	2200      	movs	r2, #0
 8002626:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002628:	f7fe ff62 	bl	80014f0 <HAL_GetTick>
 800262c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800262e:	e008      	b.n	8002642 <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002630:	f7fe ff5e 	bl	80014f0 <HAL_GetTick>
 8002634:	4602      	mov	r2, r0
 8002636:	693b      	ldr	r3, [r7, #16]
 8002638:	1ad3      	subs	r3, r2, r3
 800263a:	2b02      	cmp	r3, #2
 800263c:	d901      	bls.n	8002642 <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 800263e:	2303      	movs	r3, #3
 8002640:	e17a      	b.n	8002938 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002642:	4b1d      	ldr	r3, [pc, #116]	; (80026b8 <HAL_RCC_OscConfig+0x26c>)
 8002644:	681b      	ldr	r3, [r3, #0]
 8002646:	f003 0302 	and.w	r3, r3, #2
 800264a:	2b00      	cmp	r3, #0
 800264c:	d1f0      	bne.n	8002630 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800264e:	687b      	ldr	r3, [r7, #4]
 8002650:	681b      	ldr	r3, [r3, #0]
 8002652:	f003 0308 	and.w	r3, r3, #8
 8002656:	2b00      	cmp	r3, #0
 8002658:	d03a      	beq.n	80026d0 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800265a:	687b      	ldr	r3, [r7, #4]
 800265c:	699b      	ldr	r3, [r3, #24]
 800265e:	2b00      	cmp	r3, #0
 8002660:	d019      	beq.n	8002696 <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002662:	4b17      	ldr	r3, [pc, #92]	; (80026c0 <HAL_RCC_OscConfig+0x274>)
 8002664:	2201      	movs	r2, #1
 8002666:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002668:	f7fe ff42 	bl	80014f0 <HAL_GetTick>
 800266c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800266e:	e008      	b.n	8002682 <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002670:	f7fe ff3e 	bl	80014f0 <HAL_GetTick>
 8002674:	4602      	mov	r2, r0
 8002676:	693b      	ldr	r3, [r7, #16]
 8002678:	1ad3      	subs	r3, r2, r3
 800267a:	2b02      	cmp	r3, #2
 800267c:	d901      	bls.n	8002682 <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 800267e:	2303      	movs	r3, #3
 8002680:	e15a      	b.n	8002938 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002682:	4b0d      	ldr	r3, [pc, #52]	; (80026b8 <HAL_RCC_OscConfig+0x26c>)
 8002684:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002686:	f003 0302 	and.w	r3, r3, #2
 800268a:	2b00      	cmp	r3, #0
 800268c:	d0f0      	beq.n	8002670 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 800268e:	2001      	movs	r0, #1
 8002690:	f000 facc 	bl	8002c2c <RCC_Delay>
 8002694:	e01c      	b.n	80026d0 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002696:	4b0a      	ldr	r3, [pc, #40]	; (80026c0 <HAL_RCC_OscConfig+0x274>)
 8002698:	2200      	movs	r2, #0
 800269a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800269c:	f7fe ff28 	bl	80014f0 <HAL_GetTick>
 80026a0:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80026a2:	e00f      	b.n	80026c4 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80026a4:	f7fe ff24 	bl	80014f0 <HAL_GetTick>
 80026a8:	4602      	mov	r2, r0
 80026aa:	693b      	ldr	r3, [r7, #16]
 80026ac:	1ad3      	subs	r3, r2, r3
 80026ae:	2b02      	cmp	r3, #2
 80026b0:	d908      	bls.n	80026c4 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 80026b2:	2303      	movs	r3, #3
 80026b4:	e140      	b.n	8002938 <HAL_RCC_OscConfig+0x4ec>
 80026b6:	bf00      	nop
 80026b8:	40021000 	.word	0x40021000
 80026bc:	42420000 	.word	0x42420000
 80026c0:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80026c4:	4b9e      	ldr	r3, [pc, #632]	; (8002940 <HAL_RCC_OscConfig+0x4f4>)
 80026c6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80026c8:	f003 0302 	and.w	r3, r3, #2
 80026cc:	2b00      	cmp	r3, #0
 80026ce:	d1e9      	bne.n	80026a4 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80026d0:	687b      	ldr	r3, [r7, #4]
 80026d2:	681b      	ldr	r3, [r3, #0]
 80026d4:	f003 0304 	and.w	r3, r3, #4
 80026d8:	2b00      	cmp	r3, #0
 80026da:	f000 80a6 	beq.w	800282a <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 80026de:	2300      	movs	r3, #0
 80026e0:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80026e2:	4b97      	ldr	r3, [pc, #604]	; (8002940 <HAL_RCC_OscConfig+0x4f4>)
 80026e4:	69db      	ldr	r3, [r3, #28]
 80026e6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80026ea:	2b00      	cmp	r3, #0
 80026ec:	d10d      	bne.n	800270a <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80026ee:	4b94      	ldr	r3, [pc, #592]	; (8002940 <HAL_RCC_OscConfig+0x4f4>)
 80026f0:	69db      	ldr	r3, [r3, #28]
 80026f2:	4a93      	ldr	r2, [pc, #588]	; (8002940 <HAL_RCC_OscConfig+0x4f4>)
 80026f4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80026f8:	61d3      	str	r3, [r2, #28]
 80026fa:	4b91      	ldr	r3, [pc, #580]	; (8002940 <HAL_RCC_OscConfig+0x4f4>)
 80026fc:	69db      	ldr	r3, [r3, #28]
 80026fe:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002702:	60bb      	str	r3, [r7, #8]
 8002704:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002706:	2301      	movs	r3, #1
 8002708:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800270a:	4b8e      	ldr	r3, [pc, #568]	; (8002944 <HAL_RCC_OscConfig+0x4f8>)
 800270c:	681b      	ldr	r3, [r3, #0]
 800270e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002712:	2b00      	cmp	r3, #0
 8002714:	d118      	bne.n	8002748 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002716:	4b8b      	ldr	r3, [pc, #556]	; (8002944 <HAL_RCC_OscConfig+0x4f8>)
 8002718:	681b      	ldr	r3, [r3, #0]
 800271a:	4a8a      	ldr	r2, [pc, #552]	; (8002944 <HAL_RCC_OscConfig+0x4f8>)
 800271c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002720:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002722:	f7fe fee5 	bl	80014f0 <HAL_GetTick>
 8002726:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002728:	e008      	b.n	800273c <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800272a:	f7fe fee1 	bl	80014f0 <HAL_GetTick>
 800272e:	4602      	mov	r2, r0
 8002730:	693b      	ldr	r3, [r7, #16]
 8002732:	1ad3      	subs	r3, r2, r3
 8002734:	2b64      	cmp	r3, #100	; 0x64
 8002736:	d901      	bls.n	800273c <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8002738:	2303      	movs	r3, #3
 800273a:	e0fd      	b.n	8002938 <HAL_RCC_OscConfig+0x4ec>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800273c:	4b81      	ldr	r3, [pc, #516]	; (8002944 <HAL_RCC_OscConfig+0x4f8>)
 800273e:	681b      	ldr	r3, [r3, #0]
 8002740:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002744:	2b00      	cmp	r3, #0
 8002746:	d0f0      	beq.n	800272a <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002748:	687b      	ldr	r3, [r7, #4]
 800274a:	68db      	ldr	r3, [r3, #12]
 800274c:	2b01      	cmp	r3, #1
 800274e:	d106      	bne.n	800275e <HAL_RCC_OscConfig+0x312>
 8002750:	4b7b      	ldr	r3, [pc, #492]	; (8002940 <HAL_RCC_OscConfig+0x4f4>)
 8002752:	6a1b      	ldr	r3, [r3, #32]
 8002754:	4a7a      	ldr	r2, [pc, #488]	; (8002940 <HAL_RCC_OscConfig+0x4f4>)
 8002756:	f043 0301 	orr.w	r3, r3, #1
 800275a:	6213      	str	r3, [r2, #32]
 800275c:	e02d      	b.n	80027ba <HAL_RCC_OscConfig+0x36e>
 800275e:	687b      	ldr	r3, [r7, #4]
 8002760:	68db      	ldr	r3, [r3, #12]
 8002762:	2b00      	cmp	r3, #0
 8002764:	d10c      	bne.n	8002780 <HAL_RCC_OscConfig+0x334>
 8002766:	4b76      	ldr	r3, [pc, #472]	; (8002940 <HAL_RCC_OscConfig+0x4f4>)
 8002768:	6a1b      	ldr	r3, [r3, #32]
 800276a:	4a75      	ldr	r2, [pc, #468]	; (8002940 <HAL_RCC_OscConfig+0x4f4>)
 800276c:	f023 0301 	bic.w	r3, r3, #1
 8002770:	6213      	str	r3, [r2, #32]
 8002772:	4b73      	ldr	r3, [pc, #460]	; (8002940 <HAL_RCC_OscConfig+0x4f4>)
 8002774:	6a1b      	ldr	r3, [r3, #32]
 8002776:	4a72      	ldr	r2, [pc, #456]	; (8002940 <HAL_RCC_OscConfig+0x4f4>)
 8002778:	f023 0304 	bic.w	r3, r3, #4
 800277c:	6213      	str	r3, [r2, #32]
 800277e:	e01c      	b.n	80027ba <HAL_RCC_OscConfig+0x36e>
 8002780:	687b      	ldr	r3, [r7, #4]
 8002782:	68db      	ldr	r3, [r3, #12]
 8002784:	2b05      	cmp	r3, #5
 8002786:	d10c      	bne.n	80027a2 <HAL_RCC_OscConfig+0x356>
 8002788:	4b6d      	ldr	r3, [pc, #436]	; (8002940 <HAL_RCC_OscConfig+0x4f4>)
 800278a:	6a1b      	ldr	r3, [r3, #32]
 800278c:	4a6c      	ldr	r2, [pc, #432]	; (8002940 <HAL_RCC_OscConfig+0x4f4>)
 800278e:	f043 0304 	orr.w	r3, r3, #4
 8002792:	6213      	str	r3, [r2, #32]
 8002794:	4b6a      	ldr	r3, [pc, #424]	; (8002940 <HAL_RCC_OscConfig+0x4f4>)
 8002796:	6a1b      	ldr	r3, [r3, #32]
 8002798:	4a69      	ldr	r2, [pc, #420]	; (8002940 <HAL_RCC_OscConfig+0x4f4>)
 800279a:	f043 0301 	orr.w	r3, r3, #1
 800279e:	6213      	str	r3, [r2, #32]
 80027a0:	e00b      	b.n	80027ba <HAL_RCC_OscConfig+0x36e>
 80027a2:	4b67      	ldr	r3, [pc, #412]	; (8002940 <HAL_RCC_OscConfig+0x4f4>)
 80027a4:	6a1b      	ldr	r3, [r3, #32]
 80027a6:	4a66      	ldr	r2, [pc, #408]	; (8002940 <HAL_RCC_OscConfig+0x4f4>)
 80027a8:	f023 0301 	bic.w	r3, r3, #1
 80027ac:	6213      	str	r3, [r2, #32]
 80027ae:	4b64      	ldr	r3, [pc, #400]	; (8002940 <HAL_RCC_OscConfig+0x4f4>)
 80027b0:	6a1b      	ldr	r3, [r3, #32]
 80027b2:	4a63      	ldr	r2, [pc, #396]	; (8002940 <HAL_RCC_OscConfig+0x4f4>)
 80027b4:	f023 0304 	bic.w	r3, r3, #4
 80027b8:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80027ba:	687b      	ldr	r3, [r7, #4]
 80027bc:	68db      	ldr	r3, [r3, #12]
 80027be:	2b00      	cmp	r3, #0
 80027c0:	d015      	beq.n	80027ee <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80027c2:	f7fe fe95 	bl	80014f0 <HAL_GetTick>
 80027c6:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80027c8:	e00a      	b.n	80027e0 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80027ca:	f7fe fe91 	bl	80014f0 <HAL_GetTick>
 80027ce:	4602      	mov	r2, r0
 80027d0:	693b      	ldr	r3, [r7, #16]
 80027d2:	1ad3      	subs	r3, r2, r3
 80027d4:	f241 3288 	movw	r2, #5000	; 0x1388
 80027d8:	4293      	cmp	r3, r2
 80027da:	d901      	bls.n	80027e0 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 80027dc:	2303      	movs	r3, #3
 80027de:	e0ab      	b.n	8002938 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80027e0:	4b57      	ldr	r3, [pc, #348]	; (8002940 <HAL_RCC_OscConfig+0x4f4>)
 80027e2:	6a1b      	ldr	r3, [r3, #32]
 80027e4:	f003 0302 	and.w	r3, r3, #2
 80027e8:	2b00      	cmp	r3, #0
 80027ea:	d0ee      	beq.n	80027ca <HAL_RCC_OscConfig+0x37e>
 80027ec:	e014      	b.n	8002818 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80027ee:	f7fe fe7f 	bl	80014f0 <HAL_GetTick>
 80027f2:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80027f4:	e00a      	b.n	800280c <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80027f6:	f7fe fe7b 	bl	80014f0 <HAL_GetTick>
 80027fa:	4602      	mov	r2, r0
 80027fc:	693b      	ldr	r3, [r7, #16]
 80027fe:	1ad3      	subs	r3, r2, r3
 8002800:	f241 3288 	movw	r2, #5000	; 0x1388
 8002804:	4293      	cmp	r3, r2
 8002806:	d901      	bls.n	800280c <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8002808:	2303      	movs	r3, #3
 800280a:	e095      	b.n	8002938 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800280c:	4b4c      	ldr	r3, [pc, #304]	; (8002940 <HAL_RCC_OscConfig+0x4f4>)
 800280e:	6a1b      	ldr	r3, [r3, #32]
 8002810:	f003 0302 	and.w	r3, r3, #2
 8002814:	2b00      	cmp	r3, #0
 8002816:	d1ee      	bne.n	80027f6 <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8002818:	7dfb      	ldrb	r3, [r7, #23]
 800281a:	2b01      	cmp	r3, #1
 800281c:	d105      	bne.n	800282a <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800281e:	4b48      	ldr	r3, [pc, #288]	; (8002940 <HAL_RCC_OscConfig+0x4f4>)
 8002820:	69db      	ldr	r3, [r3, #28]
 8002822:	4a47      	ldr	r2, [pc, #284]	; (8002940 <HAL_RCC_OscConfig+0x4f4>)
 8002824:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002828:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800282a:	687b      	ldr	r3, [r7, #4]
 800282c:	69db      	ldr	r3, [r3, #28]
 800282e:	2b00      	cmp	r3, #0
 8002830:	f000 8081 	beq.w	8002936 <HAL_RCC_OscConfig+0x4ea>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8002834:	4b42      	ldr	r3, [pc, #264]	; (8002940 <HAL_RCC_OscConfig+0x4f4>)
 8002836:	685b      	ldr	r3, [r3, #4]
 8002838:	f003 030c 	and.w	r3, r3, #12
 800283c:	2b08      	cmp	r3, #8
 800283e:	d061      	beq.n	8002904 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002840:	687b      	ldr	r3, [r7, #4]
 8002842:	69db      	ldr	r3, [r3, #28]
 8002844:	2b02      	cmp	r3, #2
 8002846:	d146      	bne.n	80028d6 <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002848:	4b3f      	ldr	r3, [pc, #252]	; (8002948 <HAL_RCC_OscConfig+0x4fc>)
 800284a:	2200      	movs	r2, #0
 800284c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800284e:	f7fe fe4f 	bl	80014f0 <HAL_GetTick>
 8002852:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002854:	e008      	b.n	8002868 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002856:	f7fe fe4b 	bl	80014f0 <HAL_GetTick>
 800285a:	4602      	mov	r2, r0
 800285c:	693b      	ldr	r3, [r7, #16]
 800285e:	1ad3      	subs	r3, r2, r3
 8002860:	2b02      	cmp	r3, #2
 8002862:	d901      	bls.n	8002868 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8002864:	2303      	movs	r3, #3
 8002866:	e067      	b.n	8002938 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002868:	4b35      	ldr	r3, [pc, #212]	; (8002940 <HAL_RCC_OscConfig+0x4f4>)
 800286a:	681b      	ldr	r3, [r3, #0]
 800286c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002870:	2b00      	cmp	r3, #0
 8002872:	d1f0      	bne.n	8002856 <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8002874:	687b      	ldr	r3, [r7, #4]
 8002876:	6a1b      	ldr	r3, [r3, #32]
 8002878:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800287c:	d108      	bne.n	8002890 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 800287e:	4b30      	ldr	r3, [pc, #192]	; (8002940 <HAL_RCC_OscConfig+0x4f4>)
 8002880:	685b      	ldr	r3, [r3, #4]
 8002882:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 8002886:	687b      	ldr	r3, [r7, #4]
 8002888:	689b      	ldr	r3, [r3, #8]
 800288a:	492d      	ldr	r1, [pc, #180]	; (8002940 <HAL_RCC_OscConfig+0x4f4>)
 800288c:	4313      	orrs	r3, r2
 800288e:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002890:	4b2b      	ldr	r3, [pc, #172]	; (8002940 <HAL_RCC_OscConfig+0x4f4>)
 8002892:	685b      	ldr	r3, [r3, #4]
 8002894:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 8002898:	687b      	ldr	r3, [r7, #4]
 800289a:	6a19      	ldr	r1, [r3, #32]
 800289c:	687b      	ldr	r3, [r7, #4]
 800289e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80028a0:	430b      	orrs	r3, r1
 80028a2:	4927      	ldr	r1, [pc, #156]	; (8002940 <HAL_RCC_OscConfig+0x4f4>)
 80028a4:	4313      	orrs	r3, r2
 80028a6:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80028a8:	4b27      	ldr	r3, [pc, #156]	; (8002948 <HAL_RCC_OscConfig+0x4fc>)
 80028aa:	2201      	movs	r2, #1
 80028ac:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80028ae:	f7fe fe1f 	bl	80014f0 <HAL_GetTick>
 80028b2:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80028b4:	e008      	b.n	80028c8 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80028b6:	f7fe fe1b 	bl	80014f0 <HAL_GetTick>
 80028ba:	4602      	mov	r2, r0
 80028bc:	693b      	ldr	r3, [r7, #16]
 80028be:	1ad3      	subs	r3, r2, r3
 80028c0:	2b02      	cmp	r3, #2
 80028c2:	d901      	bls.n	80028c8 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 80028c4:	2303      	movs	r3, #3
 80028c6:	e037      	b.n	8002938 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80028c8:	4b1d      	ldr	r3, [pc, #116]	; (8002940 <HAL_RCC_OscConfig+0x4f4>)
 80028ca:	681b      	ldr	r3, [r3, #0]
 80028cc:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80028d0:	2b00      	cmp	r3, #0
 80028d2:	d0f0      	beq.n	80028b6 <HAL_RCC_OscConfig+0x46a>
 80028d4:	e02f      	b.n	8002936 <HAL_RCC_OscConfig+0x4ea>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80028d6:	4b1c      	ldr	r3, [pc, #112]	; (8002948 <HAL_RCC_OscConfig+0x4fc>)
 80028d8:	2200      	movs	r2, #0
 80028da:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80028dc:	f7fe fe08 	bl	80014f0 <HAL_GetTick>
 80028e0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80028e2:	e008      	b.n	80028f6 <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80028e4:	f7fe fe04 	bl	80014f0 <HAL_GetTick>
 80028e8:	4602      	mov	r2, r0
 80028ea:	693b      	ldr	r3, [r7, #16]
 80028ec:	1ad3      	subs	r3, r2, r3
 80028ee:	2b02      	cmp	r3, #2
 80028f0:	d901      	bls.n	80028f6 <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 80028f2:	2303      	movs	r3, #3
 80028f4:	e020      	b.n	8002938 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80028f6:	4b12      	ldr	r3, [pc, #72]	; (8002940 <HAL_RCC_OscConfig+0x4f4>)
 80028f8:	681b      	ldr	r3, [r3, #0]
 80028fa:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80028fe:	2b00      	cmp	r3, #0
 8002900:	d1f0      	bne.n	80028e4 <HAL_RCC_OscConfig+0x498>
 8002902:	e018      	b.n	8002936 <HAL_RCC_OscConfig+0x4ea>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8002904:	687b      	ldr	r3, [r7, #4]
 8002906:	69db      	ldr	r3, [r3, #28]
 8002908:	2b01      	cmp	r3, #1
 800290a:	d101      	bne.n	8002910 <HAL_RCC_OscConfig+0x4c4>
      {
        return HAL_ERROR;
 800290c:	2301      	movs	r3, #1
 800290e:	e013      	b.n	8002938 <HAL_RCC_OscConfig+0x4ec>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8002910:	4b0b      	ldr	r3, [pc, #44]	; (8002940 <HAL_RCC_OscConfig+0x4f4>)
 8002912:	685b      	ldr	r3, [r3, #4]
 8002914:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002916:	68fb      	ldr	r3, [r7, #12]
 8002918:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 800291c:	687b      	ldr	r3, [r7, #4]
 800291e:	6a1b      	ldr	r3, [r3, #32]
 8002920:	429a      	cmp	r2, r3
 8002922:	d106      	bne.n	8002932 <HAL_RCC_OscConfig+0x4e6>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8002924:	68fb      	ldr	r3, [r7, #12]
 8002926:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 800292a:	687b      	ldr	r3, [r7, #4]
 800292c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800292e:	429a      	cmp	r2, r3
 8002930:	d001      	beq.n	8002936 <HAL_RCC_OscConfig+0x4ea>
        {
          return HAL_ERROR;
 8002932:	2301      	movs	r3, #1
 8002934:	e000      	b.n	8002938 <HAL_RCC_OscConfig+0x4ec>
        }
      }
    }
  }

  return HAL_OK;
 8002936:	2300      	movs	r3, #0
}
 8002938:	4618      	mov	r0, r3
 800293a:	3718      	adds	r7, #24
 800293c:	46bd      	mov	sp, r7
 800293e:	bd80      	pop	{r7, pc}
 8002940:	40021000 	.word	0x40021000
 8002944:	40007000 	.word	0x40007000
 8002948:	42420060 	.word	0x42420060

0800294c <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800294c:	b580      	push	{r7, lr}
 800294e:	b084      	sub	sp, #16
 8002950:	af00      	add	r7, sp, #0
 8002952:	6078      	str	r0, [r7, #4]
 8002954:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8002956:	687b      	ldr	r3, [r7, #4]
 8002958:	2b00      	cmp	r3, #0
 800295a:	d101      	bne.n	8002960 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800295c:	2301      	movs	r3, #1
 800295e:	e0d0      	b.n	8002b02 <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8002960:	4b6a      	ldr	r3, [pc, #424]	; (8002b0c <HAL_RCC_ClockConfig+0x1c0>)
 8002962:	681b      	ldr	r3, [r3, #0]
 8002964:	f003 0307 	and.w	r3, r3, #7
 8002968:	683a      	ldr	r2, [r7, #0]
 800296a:	429a      	cmp	r2, r3
 800296c:	d910      	bls.n	8002990 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800296e:	4b67      	ldr	r3, [pc, #412]	; (8002b0c <HAL_RCC_ClockConfig+0x1c0>)
 8002970:	681b      	ldr	r3, [r3, #0]
 8002972:	f023 0207 	bic.w	r2, r3, #7
 8002976:	4965      	ldr	r1, [pc, #404]	; (8002b0c <HAL_RCC_ClockConfig+0x1c0>)
 8002978:	683b      	ldr	r3, [r7, #0]
 800297a:	4313      	orrs	r3, r2
 800297c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800297e:	4b63      	ldr	r3, [pc, #396]	; (8002b0c <HAL_RCC_ClockConfig+0x1c0>)
 8002980:	681b      	ldr	r3, [r3, #0]
 8002982:	f003 0307 	and.w	r3, r3, #7
 8002986:	683a      	ldr	r2, [r7, #0]
 8002988:	429a      	cmp	r2, r3
 800298a:	d001      	beq.n	8002990 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 800298c:	2301      	movs	r3, #1
 800298e:	e0b8      	b.n	8002b02 <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002990:	687b      	ldr	r3, [r7, #4]
 8002992:	681b      	ldr	r3, [r3, #0]
 8002994:	f003 0302 	and.w	r3, r3, #2
 8002998:	2b00      	cmp	r3, #0
 800299a:	d020      	beq.n	80029de <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800299c:	687b      	ldr	r3, [r7, #4]
 800299e:	681b      	ldr	r3, [r3, #0]
 80029a0:	f003 0304 	and.w	r3, r3, #4
 80029a4:	2b00      	cmp	r3, #0
 80029a6:	d005      	beq.n	80029b4 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80029a8:	4b59      	ldr	r3, [pc, #356]	; (8002b10 <HAL_RCC_ClockConfig+0x1c4>)
 80029aa:	685b      	ldr	r3, [r3, #4]
 80029ac:	4a58      	ldr	r2, [pc, #352]	; (8002b10 <HAL_RCC_ClockConfig+0x1c4>)
 80029ae:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 80029b2:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80029b4:	687b      	ldr	r3, [r7, #4]
 80029b6:	681b      	ldr	r3, [r3, #0]
 80029b8:	f003 0308 	and.w	r3, r3, #8
 80029bc:	2b00      	cmp	r3, #0
 80029be:	d005      	beq.n	80029cc <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80029c0:	4b53      	ldr	r3, [pc, #332]	; (8002b10 <HAL_RCC_ClockConfig+0x1c4>)
 80029c2:	685b      	ldr	r3, [r3, #4]
 80029c4:	4a52      	ldr	r2, [pc, #328]	; (8002b10 <HAL_RCC_ClockConfig+0x1c4>)
 80029c6:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 80029ca:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80029cc:	4b50      	ldr	r3, [pc, #320]	; (8002b10 <HAL_RCC_ClockConfig+0x1c4>)
 80029ce:	685b      	ldr	r3, [r3, #4]
 80029d0:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80029d4:	687b      	ldr	r3, [r7, #4]
 80029d6:	689b      	ldr	r3, [r3, #8]
 80029d8:	494d      	ldr	r1, [pc, #308]	; (8002b10 <HAL_RCC_ClockConfig+0x1c4>)
 80029da:	4313      	orrs	r3, r2
 80029dc:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80029de:	687b      	ldr	r3, [r7, #4]
 80029e0:	681b      	ldr	r3, [r3, #0]
 80029e2:	f003 0301 	and.w	r3, r3, #1
 80029e6:	2b00      	cmp	r3, #0
 80029e8:	d040      	beq.n	8002a6c <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80029ea:	687b      	ldr	r3, [r7, #4]
 80029ec:	685b      	ldr	r3, [r3, #4]
 80029ee:	2b01      	cmp	r3, #1
 80029f0:	d107      	bne.n	8002a02 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80029f2:	4b47      	ldr	r3, [pc, #284]	; (8002b10 <HAL_RCC_ClockConfig+0x1c4>)
 80029f4:	681b      	ldr	r3, [r3, #0]
 80029f6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80029fa:	2b00      	cmp	r3, #0
 80029fc:	d115      	bne.n	8002a2a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80029fe:	2301      	movs	r3, #1
 8002a00:	e07f      	b.n	8002b02 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002a02:	687b      	ldr	r3, [r7, #4]
 8002a04:	685b      	ldr	r3, [r3, #4]
 8002a06:	2b02      	cmp	r3, #2
 8002a08:	d107      	bne.n	8002a1a <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002a0a:	4b41      	ldr	r3, [pc, #260]	; (8002b10 <HAL_RCC_ClockConfig+0x1c4>)
 8002a0c:	681b      	ldr	r3, [r3, #0]
 8002a0e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002a12:	2b00      	cmp	r3, #0
 8002a14:	d109      	bne.n	8002a2a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002a16:	2301      	movs	r3, #1
 8002a18:	e073      	b.n	8002b02 <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002a1a:	4b3d      	ldr	r3, [pc, #244]	; (8002b10 <HAL_RCC_ClockConfig+0x1c4>)
 8002a1c:	681b      	ldr	r3, [r3, #0]
 8002a1e:	f003 0302 	and.w	r3, r3, #2
 8002a22:	2b00      	cmp	r3, #0
 8002a24:	d101      	bne.n	8002a2a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002a26:	2301      	movs	r3, #1
 8002a28:	e06b      	b.n	8002b02 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8002a2a:	4b39      	ldr	r3, [pc, #228]	; (8002b10 <HAL_RCC_ClockConfig+0x1c4>)
 8002a2c:	685b      	ldr	r3, [r3, #4]
 8002a2e:	f023 0203 	bic.w	r2, r3, #3
 8002a32:	687b      	ldr	r3, [r7, #4]
 8002a34:	685b      	ldr	r3, [r3, #4]
 8002a36:	4936      	ldr	r1, [pc, #216]	; (8002b10 <HAL_RCC_ClockConfig+0x1c4>)
 8002a38:	4313      	orrs	r3, r2
 8002a3a:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8002a3c:	f7fe fd58 	bl	80014f0 <HAL_GetTick>
 8002a40:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002a42:	e00a      	b.n	8002a5a <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002a44:	f7fe fd54 	bl	80014f0 <HAL_GetTick>
 8002a48:	4602      	mov	r2, r0
 8002a4a:	68fb      	ldr	r3, [r7, #12]
 8002a4c:	1ad3      	subs	r3, r2, r3
 8002a4e:	f241 3288 	movw	r2, #5000	; 0x1388
 8002a52:	4293      	cmp	r3, r2
 8002a54:	d901      	bls.n	8002a5a <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8002a56:	2303      	movs	r3, #3
 8002a58:	e053      	b.n	8002b02 <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002a5a:	4b2d      	ldr	r3, [pc, #180]	; (8002b10 <HAL_RCC_ClockConfig+0x1c4>)
 8002a5c:	685b      	ldr	r3, [r3, #4]
 8002a5e:	f003 020c 	and.w	r2, r3, #12
 8002a62:	687b      	ldr	r3, [r7, #4]
 8002a64:	685b      	ldr	r3, [r3, #4]
 8002a66:	009b      	lsls	r3, r3, #2
 8002a68:	429a      	cmp	r2, r3
 8002a6a:	d1eb      	bne.n	8002a44 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8002a6c:	4b27      	ldr	r3, [pc, #156]	; (8002b0c <HAL_RCC_ClockConfig+0x1c0>)
 8002a6e:	681b      	ldr	r3, [r3, #0]
 8002a70:	f003 0307 	and.w	r3, r3, #7
 8002a74:	683a      	ldr	r2, [r7, #0]
 8002a76:	429a      	cmp	r2, r3
 8002a78:	d210      	bcs.n	8002a9c <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002a7a:	4b24      	ldr	r3, [pc, #144]	; (8002b0c <HAL_RCC_ClockConfig+0x1c0>)
 8002a7c:	681b      	ldr	r3, [r3, #0]
 8002a7e:	f023 0207 	bic.w	r2, r3, #7
 8002a82:	4922      	ldr	r1, [pc, #136]	; (8002b0c <HAL_RCC_ClockConfig+0x1c0>)
 8002a84:	683b      	ldr	r3, [r7, #0]
 8002a86:	4313      	orrs	r3, r2
 8002a88:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002a8a:	4b20      	ldr	r3, [pc, #128]	; (8002b0c <HAL_RCC_ClockConfig+0x1c0>)
 8002a8c:	681b      	ldr	r3, [r3, #0]
 8002a8e:	f003 0307 	and.w	r3, r3, #7
 8002a92:	683a      	ldr	r2, [r7, #0]
 8002a94:	429a      	cmp	r2, r3
 8002a96:	d001      	beq.n	8002a9c <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8002a98:	2301      	movs	r3, #1
 8002a9a:	e032      	b.n	8002b02 <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002a9c:	687b      	ldr	r3, [r7, #4]
 8002a9e:	681b      	ldr	r3, [r3, #0]
 8002aa0:	f003 0304 	and.w	r3, r3, #4
 8002aa4:	2b00      	cmp	r3, #0
 8002aa6:	d008      	beq.n	8002aba <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002aa8:	4b19      	ldr	r3, [pc, #100]	; (8002b10 <HAL_RCC_ClockConfig+0x1c4>)
 8002aaa:	685b      	ldr	r3, [r3, #4]
 8002aac:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8002ab0:	687b      	ldr	r3, [r7, #4]
 8002ab2:	68db      	ldr	r3, [r3, #12]
 8002ab4:	4916      	ldr	r1, [pc, #88]	; (8002b10 <HAL_RCC_ClockConfig+0x1c4>)
 8002ab6:	4313      	orrs	r3, r2
 8002ab8:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002aba:	687b      	ldr	r3, [r7, #4]
 8002abc:	681b      	ldr	r3, [r3, #0]
 8002abe:	f003 0308 	and.w	r3, r3, #8
 8002ac2:	2b00      	cmp	r3, #0
 8002ac4:	d009      	beq.n	8002ada <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8002ac6:	4b12      	ldr	r3, [pc, #72]	; (8002b10 <HAL_RCC_ClockConfig+0x1c4>)
 8002ac8:	685b      	ldr	r3, [r3, #4]
 8002aca:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8002ace:	687b      	ldr	r3, [r7, #4]
 8002ad0:	691b      	ldr	r3, [r3, #16]
 8002ad2:	00db      	lsls	r3, r3, #3
 8002ad4:	490e      	ldr	r1, [pc, #56]	; (8002b10 <HAL_RCC_ClockConfig+0x1c4>)
 8002ad6:	4313      	orrs	r3, r2
 8002ad8:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8002ada:	f000 f821 	bl	8002b20 <HAL_RCC_GetSysClockFreq>
 8002ade:	4602      	mov	r2, r0
 8002ae0:	4b0b      	ldr	r3, [pc, #44]	; (8002b10 <HAL_RCC_ClockConfig+0x1c4>)
 8002ae2:	685b      	ldr	r3, [r3, #4]
 8002ae4:	091b      	lsrs	r3, r3, #4
 8002ae6:	f003 030f 	and.w	r3, r3, #15
 8002aea:	490a      	ldr	r1, [pc, #40]	; (8002b14 <HAL_RCC_ClockConfig+0x1c8>)
 8002aec:	5ccb      	ldrb	r3, [r1, r3]
 8002aee:	fa22 f303 	lsr.w	r3, r2, r3
 8002af2:	4a09      	ldr	r2, [pc, #36]	; (8002b18 <HAL_RCC_ClockConfig+0x1cc>)
 8002af4:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8002af6:	4b09      	ldr	r3, [pc, #36]	; (8002b1c <HAL_RCC_ClockConfig+0x1d0>)
 8002af8:	681b      	ldr	r3, [r3, #0]
 8002afa:	4618      	mov	r0, r3
 8002afc:	f7fe fcb6 	bl	800146c <HAL_InitTick>

  return HAL_OK;
 8002b00:	2300      	movs	r3, #0
}
 8002b02:	4618      	mov	r0, r3
 8002b04:	3710      	adds	r7, #16
 8002b06:	46bd      	mov	sp, r7
 8002b08:	bd80      	pop	{r7, pc}
 8002b0a:	bf00      	nop
 8002b0c:	40022000 	.word	0x40022000
 8002b10:	40021000 	.word	0x40021000
 8002b14:	08003fa0 	.word	0x08003fa0
 8002b18:	2000001c 	.word	0x2000001c
 8002b1c:	20000020 	.word	0x20000020

08002b20 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002b20:	b480      	push	{r7}
 8002b22:	b087      	sub	sp, #28
 8002b24:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8002b26:	2300      	movs	r3, #0
 8002b28:	60fb      	str	r3, [r7, #12]
 8002b2a:	2300      	movs	r3, #0
 8002b2c:	60bb      	str	r3, [r7, #8]
 8002b2e:	2300      	movs	r3, #0
 8002b30:	617b      	str	r3, [r7, #20]
 8002b32:	2300      	movs	r3, #0
 8002b34:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 8002b36:	2300      	movs	r3, #0
 8002b38:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8002b3a:	4b1e      	ldr	r3, [pc, #120]	; (8002bb4 <HAL_RCC_GetSysClockFreq+0x94>)
 8002b3c:	685b      	ldr	r3, [r3, #4]
 8002b3e:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8002b40:	68fb      	ldr	r3, [r7, #12]
 8002b42:	f003 030c 	and.w	r3, r3, #12
 8002b46:	2b04      	cmp	r3, #4
 8002b48:	d002      	beq.n	8002b50 <HAL_RCC_GetSysClockFreq+0x30>
 8002b4a:	2b08      	cmp	r3, #8
 8002b4c:	d003      	beq.n	8002b56 <HAL_RCC_GetSysClockFreq+0x36>
 8002b4e:	e027      	b.n	8002ba0 <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8002b50:	4b19      	ldr	r3, [pc, #100]	; (8002bb8 <HAL_RCC_GetSysClockFreq+0x98>)
 8002b52:	613b      	str	r3, [r7, #16]
      break;
 8002b54:	e027      	b.n	8002ba6 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8002b56:	68fb      	ldr	r3, [r7, #12]
 8002b58:	0c9b      	lsrs	r3, r3, #18
 8002b5a:	f003 030f 	and.w	r3, r3, #15
 8002b5e:	4a17      	ldr	r2, [pc, #92]	; (8002bbc <HAL_RCC_GetSysClockFreq+0x9c>)
 8002b60:	5cd3      	ldrb	r3, [r2, r3]
 8002b62:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8002b64:	68fb      	ldr	r3, [r7, #12]
 8002b66:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002b6a:	2b00      	cmp	r3, #0
 8002b6c:	d010      	beq.n	8002b90 <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8002b6e:	4b11      	ldr	r3, [pc, #68]	; (8002bb4 <HAL_RCC_GetSysClockFreq+0x94>)
 8002b70:	685b      	ldr	r3, [r3, #4]
 8002b72:	0c5b      	lsrs	r3, r3, #17
 8002b74:	f003 0301 	and.w	r3, r3, #1
 8002b78:	4a11      	ldr	r2, [pc, #68]	; (8002bc0 <HAL_RCC_GetSysClockFreq+0xa0>)
 8002b7a:	5cd3      	ldrb	r3, [r2, r3]
 8002b7c:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8002b7e:	687b      	ldr	r3, [r7, #4]
 8002b80:	4a0d      	ldr	r2, [pc, #52]	; (8002bb8 <HAL_RCC_GetSysClockFreq+0x98>)
 8002b82:	fb02 f203 	mul.w	r2, r2, r3
 8002b86:	68bb      	ldr	r3, [r7, #8]
 8002b88:	fbb2 f3f3 	udiv	r3, r2, r3
 8002b8c:	617b      	str	r3, [r7, #20]
 8002b8e:	e004      	b.n	8002b9a <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8002b90:	687b      	ldr	r3, [r7, #4]
 8002b92:	4a0c      	ldr	r2, [pc, #48]	; (8002bc4 <HAL_RCC_GetSysClockFreq+0xa4>)
 8002b94:	fb02 f303 	mul.w	r3, r2, r3
 8002b98:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 8002b9a:	697b      	ldr	r3, [r7, #20]
 8002b9c:	613b      	str	r3, [r7, #16]
      break;
 8002b9e:	e002      	b.n	8002ba6 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8002ba0:	4b05      	ldr	r3, [pc, #20]	; (8002bb8 <HAL_RCC_GetSysClockFreq+0x98>)
 8002ba2:	613b      	str	r3, [r7, #16]
      break;
 8002ba4:	bf00      	nop
    }
  }
  return sysclockfreq;
 8002ba6:	693b      	ldr	r3, [r7, #16]
}
 8002ba8:	4618      	mov	r0, r3
 8002baa:	371c      	adds	r7, #28
 8002bac:	46bd      	mov	sp, r7
 8002bae:	bc80      	pop	{r7}
 8002bb0:	4770      	bx	lr
 8002bb2:	bf00      	nop
 8002bb4:	40021000 	.word	0x40021000
 8002bb8:	007a1200 	.word	0x007a1200
 8002bbc:	08003fb8 	.word	0x08003fb8
 8002bc0:	08003fc8 	.word	0x08003fc8
 8002bc4:	003d0900 	.word	0x003d0900

08002bc8 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002bc8:	b480      	push	{r7}
 8002bca:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8002bcc:	4b02      	ldr	r3, [pc, #8]	; (8002bd8 <HAL_RCC_GetHCLKFreq+0x10>)
 8002bce:	681b      	ldr	r3, [r3, #0]
}
 8002bd0:	4618      	mov	r0, r3
 8002bd2:	46bd      	mov	sp, r7
 8002bd4:	bc80      	pop	{r7}
 8002bd6:	4770      	bx	lr
 8002bd8:	2000001c 	.word	0x2000001c

08002bdc <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002bdc:	b580      	push	{r7, lr}
 8002bde:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8002be0:	f7ff fff2 	bl	8002bc8 <HAL_RCC_GetHCLKFreq>
 8002be4:	4602      	mov	r2, r0
 8002be6:	4b05      	ldr	r3, [pc, #20]	; (8002bfc <HAL_RCC_GetPCLK1Freq+0x20>)
 8002be8:	685b      	ldr	r3, [r3, #4]
 8002bea:	0a1b      	lsrs	r3, r3, #8
 8002bec:	f003 0307 	and.w	r3, r3, #7
 8002bf0:	4903      	ldr	r1, [pc, #12]	; (8002c00 <HAL_RCC_GetPCLK1Freq+0x24>)
 8002bf2:	5ccb      	ldrb	r3, [r1, r3]
 8002bf4:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002bf8:	4618      	mov	r0, r3
 8002bfa:	bd80      	pop	{r7, pc}
 8002bfc:	40021000 	.word	0x40021000
 8002c00:	08003fb0 	.word	0x08003fb0

08002c04 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8002c04:	b580      	push	{r7, lr}
 8002c06:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8002c08:	f7ff ffde 	bl	8002bc8 <HAL_RCC_GetHCLKFreq>
 8002c0c:	4602      	mov	r2, r0
 8002c0e:	4b05      	ldr	r3, [pc, #20]	; (8002c24 <HAL_RCC_GetPCLK2Freq+0x20>)
 8002c10:	685b      	ldr	r3, [r3, #4]
 8002c12:	0adb      	lsrs	r3, r3, #11
 8002c14:	f003 0307 	and.w	r3, r3, #7
 8002c18:	4903      	ldr	r1, [pc, #12]	; (8002c28 <HAL_RCC_GetPCLK2Freq+0x24>)
 8002c1a:	5ccb      	ldrb	r3, [r1, r3]
 8002c1c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002c20:	4618      	mov	r0, r3
 8002c22:	bd80      	pop	{r7, pc}
 8002c24:	40021000 	.word	0x40021000
 8002c28:	08003fb0 	.word	0x08003fb0

08002c2c <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8002c2c:	b480      	push	{r7}
 8002c2e:	b085      	sub	sp, #20
 8002c30:	af00      	add	r7, sp, #0
 8002c32:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8002c34:	4b0a      	ldr	r3, [pc, #40]	; (8002c60 <RCC_Delay+0x34>)
 8002c36:	681b      	ldr	r3, [r3, #0]
 8002c38:	4a0a      	ldr	r2, [pc, #40]	; (8002c64 <RCC_Delay+0x38>)
 8002c3a:	fba2 2303 	umull	r2, r3, r2, r3
 8002c3e:	0a5b      	lsrs	r3, r3, #9
 8002c40:	687a      	ldr	r2, [r7, #4]
 8002c42:	fb02 f303 	mul.w	r3, r2, r3
 8002c46:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8002c48:	bf00      	nop
  }
  while (Delay --);
 8002c4a:	68fb      	ldr	r3, [r7, #12]
 8002c4c:	1e5a      	subs	r2, r3, #1
 8002c4e:	60fa      	str	r2, [r7, #12]
 8002c50:	2b00      	cmp	r3, #0
 8002c52:	d1f9      	bne.n	8002c48 <RCC_Delay+0x1c>
}
 8002c54:	bf00      	nop
 8002c56:	bf00      	nop
 8002c58:	3714      	adds	r7, #20
 8002c5a:	46bd      	mov	sp, r7
 8002c5c:	bc80      	pop	{r7}
 8002c5e:	4770      	bx	lr
 8002c60:	2000001c 	.word	0x2000001c
 8002c64:	10624dd3 	.word	0x10624dd3

08002c68 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8002c68:	b580      	push	{r7, lr}
 8002c6a:	b082      	sub	sp, #8
 8002c6c:	af00      	add	r7, sp, #0
 8002c6e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8002c70:	687b      	ldr	r3, [r7, #4]
 8002c72:	2b00      	cmp	r3, #0
 8002c74:	d101      	bne.n	8002c7a <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8002c76:	2301      	movs	r3, #1
 8002c78:	e041      	b.n	8002cfe <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8002c7a:	687b      	ldr	r3, [r7, #4]
 8002c7c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002c80:	b2db      	uxtb	r3, r3
 8002c82:	2b00      	cmp	r3, #0
 8002c84:	d106      	bne.n	8002c94 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8002c86:	687b      	ldr	r3, [r7, #4]
 8002c88:	2200      	movs	r2, #0
 8002c8a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8002c8e:	6878      	ldr	r0, [r7, #4]
 8002c90:	f7fe fad8 	bl	8001244 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002c94:	687b      	ldr	r3, [r7, #4]
 8002c96:	2202      	movs	r2, #2
 8002c98:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8002c9c:	687b      	ldr	r3, [r7, #4]
 8002c9e:	681a      	ldr	r2, [r3, #0]
 8002ca0:	687b      	ldr	r3, [r7, #4]
 8002ca2:	3304      	adds	r3, #4
 8002ca4:	4619      	mov	r1, r3
 8002ca6:	4610      	mov	r0, r2
 8002ca8:	f000 fa5c 	bl	8003164 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8002cac:	687b      	ldr	r3, [r7, #4]
 8002cae:	2201      	movs	r2, #1
 8002cb0:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002cb4:	687b      	ldr	r3, [r7, #4]
 8002cb6:	2201      	movs	r2, #1
 8002cb8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8002cbc:	687b      	ldr	r3, [r7, #4]
 8002cbe:	2201      	movs	r2, #1
 8002cc0:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8002cc4:	687b      	ldr	r3, [r7, #4]
 8002cc6:	2201      	movs	r2, #1
 8002cc8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8002ccc:	687b      	ldr	r3, [r7, #4]
 8002cce:	2201      	movs	r2, #1
 8002cd0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002cd4:	687b      	ldr	r3, [r7, #4]
 8002cd6:	2201      	movs	r2, #1
 8002cd8:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8002cdc:	687b      	ldr	r3, [r7, #4]
 8002cde:	2201      	movs	r2, #1
 8002ce0:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8002ce4:	687b      	ldr	r3, [r7, #4]
 8002ce6:	2201      	movs	r2, #1
 8002ce8:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8002cec:	687b      	ldr	r3, [r7, #4]
 8002cee:	2201      	movs	r2, #1
 8002cf0:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8002cf4:	687b      	ldr	r3, [r7, #4]
 8002cf6:	2201      	movs	r2, #1
 8002cf8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8002cfc:	2300      	movs	r3, #0
}
 8002cfe:	4618      	mov	r0, r3
 8002d00:	3708      	adds	r7, #8
 8002d02:	46bd      	mov	sp, r7
 8002d04:	bd80      	pop	{r7, pc}
	...

08002d08 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8002d08:	b480      	push	{r7}
 8002d0a:	b085      	sub	sp, #20
 8002d0c:	af00      	add	r7, sp, #0
 8002d0e:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8002d10:	687b      	ldr	r3, [r7, #4]
 8002d12:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002d16:	b2db      	uxtb	r3, r3
 8002d18:	2b01      	cmp	r3, #1
 8002d1a:	d001      	beq.n	8002d20 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8002d1c:	2301      	movs	r3, #1
 8002d1e:	e03a      	b.n	8002d96 <HAL_TIM_Base_Start_IT+0x8e>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002d20:	687b      	ldr	r3, [r7, #4]
 8002d22:	2202      	movs	r2, #2
 8002d24:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8002d28:	687b      	ldr	r3, [r7, #4]
 8002d2a:	681b      	ldr	r3, [r3, #0]
 8002d2c:	68da      	ldr	r2, [r3, #12]
 8002d2e:	687b      	ldr	r3, [r7, #4]
 8002d30:	681b      	ldr	r3, [r3, #0]
 8002d32:	f042 0201 	orr.w	r2, r2, #1
 8002d36:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8002d38:	687b      	ldr	r3, [r7, #4]
 8002d3a:	681b      	ldr	r3, [r3, #0]
 8002d3c:	4a18      	ldr	r2, [pc, #96]	; (8002da0 <HAL_TIM_Base_Start_IT+0x98>)
 8002d3e:	4293      	cmp	r3, r2
 8002d40:	d00e      	beq.n	8002d60 <HAL_TIM_Base_Start_IT+0x58>
 8002d42:	687b      	ldr	r3, [r7, #4]
 8002d44:	681b      	ldr	r3, [r3, #0]
 8002d46:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002d4a:	d009      	beq.n	8002d60 <HAL_TIM_Base_Start_IT+0x58>
 8002d4c:	687b      	ldr	r3, [r7, #4]
 8002d4e:	681b      	ldr	r3, [r3, #0]
 8002d50:	4a14      	ldr	r2, [pc, #80]	; (8002da4 <HAL_TIM_Base_Start_IT+0x9c>)
 8002d52:	4293      	cmp	r3, r2
 8002d54:	d004      	beq.n	8002d60 <HAL_TIM_Base_Start_IT+0x58>
 8002d56:	687b      	ldr	r3, [r7, #4]
 8002d58:	681b      	ldr	r3, [r3, #0]
 8002d5a:	4a13      	ldr	r2, [pc, #76]	; (8002da8 <HAL_TIM_Base_Start_IT+0xa0>)
 8002d5c:	4293      	cmp	r3, r2
 8002d5e:	d111      	bne.n	8002d84 <HAL_TIM_Base_Start_IT+0x7c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8002d60:	687b      	ldr	r3, [r7, #4]
 8002d62:	681b      	ldr	r3, [r3, #0]
 8002d64:	689b      	ldr	r3, [r3, #8]
 8002d66:	f003 0307 	and.w	r3, r3, #7
 8002d6a:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002d6c:	68fb      	ldr	r3, [r7, #12]
 8002d6e:	2b06      	cmp	r3, #6
 8002d70:	d010      	beq.n	8002d94 <HAL_TIM_Base_Start_IT+0x8c>
    {
      __HAL_TIM_ENABLE(htim);
 8002d72:	687b      	ldr	r3, [r7, #4]
 8002d74:	681b      	ldr	r3, [r3, #0]
 8002d76:	681a      	ldr	r2, [r3, #0]
 8002d78:	687b      	ldr	r3, [r7, #4]
 8002d7a:	681b      	ldr	r3, [r3, #0]
 8002d7c:	f042 0201 	orr.w	r2, r2, #1
 8002d80:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002d82:	e007      	b.n	8002d94 <HAL_TIM_Base_Start_IT+0x8c>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8002d84:	687b      	ldr	r3, [r7, #4]
 8002d86:	681b      	ldr	r3, [r3, #0]
 8002d88:	681a      	ldr	r2, [r3, #0]
 8002d8a:	687b      	ldr	r3, [r7, #4]
 8002d8c:	681b      	ldr	r3, [r3, #0]
 8002d8e:	f042 0201 	orr.w	r2, r2, #1
 8002d92:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8002d94:	2300      	movs	r3, #0
}
 8002d96:	4618      	mov	r0, r3
 8002d98:	3714      	adds	r7, #20
 8002d9a:	46bd      	mov	sp, r7
 8002d9c:	bc80      	pop	{r7}
 8002d9e:	4770      	bx	lr
 8002da0:	40012c00 	.word	0x40012c00
 8002da4:	40000400 	.word	0x40000400
 8002da8:	40000800 	.word	0x40000800

08002dac <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8002dac:	b580      	push	{r7, lr}
 8002dae:	b084      	sub	sp, #16
 8002db0:	af00      	add	r7, sp, #0
 8002db2:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8002db4:	687b      	ldr	r3, [r7, #4]
 8002db6:	681b      	ldr	r3, [r3, #0]
 8002db8:	68db      	ldr	r3, [r3, #12]
 8002dba:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8002dbc:	687b      	ldr	r3, [r7, #4]
 8002dbe:	681b      	ldr	r3, [r3, #0]
 8002dc0:	691b      	ldr	r3, [r3, #16]
 8002dc2:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8002dc4:	68bb      	ldr	r3, [r7, #8]
 8002dc6:	f003 0302 	and.w	r3, r3, #2
 8002dca:	2b00      	cmp	r3, #0
 8002dcc:	d020      	beq.n	8002e10 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8002dce:	68fb      	ldr	r3, [r7, #12]
 8002dd0:	f003 0302 	and.w	r3, r3, #2
 8002dd4:	2b00      	cmp	r3, #0
 8002dd6:	d01b      	beq.n	8002e10 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8002dd8:	687b      	ldr	r3, [r7, #4]
 8002dda:	681b      	ldr	r3, [r3, #0]
 8002ddc:	f06f 0202 	mvn.w	r2, #2
 8002de0:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8002de2:	687b      	ldr	r3, [r7, #4]
 8002de4:	2201      	movs	r2, #1
 8002de6:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8002de8:	687b      	ldr	r3, [r7, #4]
 8002dea:	681b      	ldr	r3, [r3, #0]
 8002dec:	699b      	ldr	r3, [r3, #24]
 8002dee:	f003 0303 	and.w	r3, r3, #3
 8002df2:	2b00      	cmp	r3, #0
 8002df4:	d003      	beq.n	8002dfe <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8002df6:	6878      	ldr	r0, [r7, #4]
 8002df8:	f000 f998 	bl	800312c <HAL_TIM_IC_CaptureCallback>
 8002dfc:	e005      	b.n	8002e0a <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8002dfe:	6878      	ldr	r0, [r7, #4]
 8002e00:	f000 f98b 	bl	800311a <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002e04:	6878      	ldr	r0, [r7, #4]
 8002e06:	f000 f99a 	bl	800313e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002e0a:	687b      	ldr	r3, [r7, #4]
 8002e0c:	2200      	movs	r2, #0
 8002e0e:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8002e10:	68bb      	ldr	r3, [r7, #8]
 8002e12:	f003 0304 	and.w	r3, r3, #4
 8002e16:	2b00      	cmp	r3, #0
 8002e18:	d020      	beq.n	8002e5c <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8002e1a:	68fb      	ldr	r3, [r7, #12]
 8002e1c:	f003 0304 	and.w	r3, r3, #4
 8002e20:	2b00      	cmp	r3, #0
 8002e22:	d01b      	beq.n	8002e5c <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8002e24:	687b      	ldr	r3, [r7, #4]
 8002e26:	681b      	ldr	r3, [r3, #0]
 8002e28:	f06f 0204 	mvn.w	r2, #4
 8002e2c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8002e2e:	687b      	ldr	r3, [r7, #4]
 8002e30:	2202      	movs	r2, #2
 8002e32:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8002e34:	687b      	ldr	r3, [r7, #4]
 8002e36:	681b      	ldr	r3, [r3, #0]
 8002e38:	699b      	ldr	r3, [r3, #24]
 8002e3a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8002e3e:	2b00      	cmp	r3, #0
 8002e40:	d003      	beq.n	8002e4a <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002e42:	6878      	ldr	r0, [r7, #4]
 8002e44:	f000 f972 	bl	800312c <HAL_TIM_IC_CaptureCallback>
 8002e48:	e005      	b.n	8002e56 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002e4a:	6878      	ldr	r0, [r7, #4]
 8002e4c:	f000 f965 	bl	800311a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002e50:	6878      	ldr	r0, [r7, #4]
 8002e52:	f000 f974 	bl	800313e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002e56:	687b      	ldr	r3, [r7, #4]
 8002e58:	2200      	movs	r2, #0
 8002e5a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8002e5c:	68bb      	ldr	r3, [r7, #8]
 8002e5e:	f003 0308 	and.w	r3, r3, #8
 8002e62:	2b00      	cmp	r3, #0
 8002e64:	d020      	beq.n	8002ea8 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8002e66:	68fb      	ldr	r3, [r7, #12]
 8002e68:	f003 0308 	and.w	r3, r3, #8
 8002e6c:	2b00      	cmp	r3, #0
 8002e6e:	d01b      	beq.n	8002ea8 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8002e70:	687b      	ldr	r3, [r7, #4]
 8002e72:	681b      	ldr	r3, [r3, #0]
 8002e74:	f06f 0208 	mvn.w	r2, #8
 8002e78:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8002e7a:	687b      	ldr	r3, [r7, #4]
 8002e7c:	2204      	movs	r2, #4
 8002e7e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8002e80:	687b      	ldr	r3, [r7, #4]
 8002e82:	681b      	ldr	r3, [r3, #0]
 8002e84:	69db      	ldr	r3, [r3, #28]
 8002e86:	f003 0303 	and.w	r3, r3, #3
 8002e8a:	2b00      	cmp	r3, #0
 8002e8c:	d003      	beq.n	8002e96 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002e8e:	6878      	ldr	r0, [r7, #4]
 8002e90:	f000 f94c 	bl	800312c <HAL_TIM_IC_CaptureCallback>
 8002e94:	e005      	b.n	8002ea2 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002e96:	6878      	ldr	r0, [r7, #4]
 8002e98:	f000 f93f 	bl	800311a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002e9c:	6878      	ldr	r0, [r7, #4]
 8002e9e:	f000 f94e 	bl	800313e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002ea2:	687b      	ldr	r3, [r7, #4]
 8002ea4:	2200      	movs	r2, #0
 8002ea6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8002ea8:	68bb      	ldr	r3, [r7, #8]
 8002eaa:	f003 0310 	and.w	r3, r3, #16
 8002eae:	2b00      	cmp	r3, #0
 8002eb0:	d020      	beq.n	8002ef4 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8002eb2:	68fb      	ldr	r3, [r7, #12]
 8002eb4:	f003 0310 	and.w	r3, r3, #16
 8002eb8:	2b00      	cmp	r3, #0
 8002eba:	d01b      	beq.n	8002ef4 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8002ebc:	687b      	ldr	r3, [r7, #4]
 8002ebe:	681b      	ldr	r3, [r3, #0]
 8002ec0:	f06f 0210 	mvn.w	r2, #16
 8002ec4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8002ec6:	687b      	ldr	r3, [r7, #4]
 8002ec8:	2208      	movs	r2, #8
 8002eca:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8002ecc:	687b      	ldr	r3, [r7, #4]
 8002ece:	681b      	ldr	r3, [r3, #0]
 8002ed0:	69db      	ldr	r3, [r3, #28]
 8002ed2:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8002ed6:	2b00      	cmp	r3, #0
 8002ed8:	d003      	beq.n	8002ee2 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002eda:	6878      	ldr	r0, [r7, #4]
 8002edc:	f000 f926 	bl	800312c <HAL_TIM_IC_CaptureCallback>
 8002ee0:	e005      	b.n	8002eee <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002ee2:	6878      	ldr	r0, [r7, #4]
 8002ee4:	f000 f919 	bl	800311a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002ee8:	6878      	ldr	r0, [r7, #4]
 8002eea:	f000 f928 	bl	800313e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002eee:	687b      	ldr	r3, [r7, #4]
 8002ef0:	2200      	movs	r2, #0
 8002ef2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8002ef4:	68bb      	ldr	r3, [r7, #8]
 8002ef6:	f003 0301 	and.w	r3, r3, #1
 8002efa:	2b00      	cmp	r3, #0
 8002efc:	d00c      	beq.n	8002f18 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8002efe:	68fb      	ldr	r3, [r7, #12]
 8002f00:	f003 0301 	and.w	r3, r3, #1
 8002f04:	2b00      	cmp	r3, #0
 8002f06:	d007      	beq.n	8002f18 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8002f08:	687b      	ldr	r3, [r7, #4]
 8002f0a:	681b      	ldr	r3, [r3, #0]
 8002f0c:	f06f 0201 	mvn.w	r2, #1
 8002f10:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8002f12:	6878      	ldr	r0, [r7, #4]
 8002f14:	f7fd ff54 	bl	8000dc0 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 8002f18:	68bb      	ldr	r3, [r7, #8]
 8002f1a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002f1e:	2b00      	cmp	r3, #0
 8002f20:	d00c      	beq.n	8002f3c <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8002f22:	68fb      	ldr	r3, [r7, #12]
 8002f24:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002f28:	2b00      	cmp	r3, #0
 8002f2a:	d007      	beq.n	8002f3c <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 8002f2c:	687b      	ldr	r3, [r7, #4]
 8002f2e:	681b      	ldr	r3, [r3, #0]
 8002f30:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8002f34:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8002f36:	6878      	ldr	r0, [r7, #4]
 8002f38:	f000 fa7f 	bl	800343a <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8002f3c:	68bb      	ldr	r3, [r7, #8]
 8002f3e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002f42:	2b00      	cmp	r3, #0
 8002f44:	d00c      	beq.n	8002f60 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8002f46:	68fb      	ldr	r3, [r7, #12]
 8002f48:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002f4c:	2b00      	cmp	r3, #0
 8002f4e:	d007      	beq.n	8002f60 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8002f50:	687b      	ldr	r3, [r7, #4]
 8002f52:	681b      	ldr	r3, [r3, #0]
 8002f54:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8002f58:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8002f5a:	6878      	ldr	r0, [r7, #4]
 8002f5c:	f000 f8f8 	bl	8003150 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8002f60:	68bb      	ldr	r3, [r7, #8]
 8002f62:	f003 0320 	and.w	r3, r3, #32
 8002f66:	2b00      	cmp	r3, #0
 8002f68:	d00c      	beq.n	8002f84 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8002f6a:	68fb      	ldr	r3, [r7, #12]
 8002f6c:	f003 0320 	and.w	r3, r3, #32
 8002f70:	2b00      	cmp	r3, #0
 8002f72:	d007      	beq.n	8002f84 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8002f74:	687b      	ldr	r3, [r7, #4]
 8002f76:	681b      	ldr	r3, [r3, #0]
 8002f78:	f06f 0220 	mvn.w	r2, #32
 8002f7c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8002f7e:	6878      	ldr	r0, [r7, #4]
 8002f80:	f000 fa52 	bl	8003428 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8002f84:	bf00      	nop
 8002f86:	3710      	adds	r7, #16
 8002f88:	46bd      	mov	sp, r7
 8002f8a:	bd80      	pop	{r7, pc}

08002f8c <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8002f8c:	b580      	push	{r7, lr}
 8002f8e:	b084      	sub	sp, #16
 8002f90:	af00      	add	r7, sp, #0
 8002f92:	6078      	str	r0, [r7, #4]
 8002f94:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8002f96:	2300      	movs	r3, #0
 8002f98:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8002f9a:	687b      	ldr	r3, [r7, #4]
 8002f9c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002fa0:	2b01      	cmp	r3, #1
 8002fa2:	d101      	bne.n	8002fa8 <HAL_TIM_ConfigClockSource+0x1c>
 8002fa4:	2302      	movs	r3, #2
 8002fa6:	e0b4      	b.n	8003112 <HAL_TIM_ConfigClockSource+0x186>
 8002fa8:	687b      	ldr	r3, [r7, #4]
 8002faa:	2201      	movs	r2, #1
 8002fac:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8002fb0:	687b      	ldr	r3, [r7, #4]
 8002fb2:	2202      	movs	r2, #2
 8002fb4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8002fb8:	687b      	ldr	r3, [r7, #4]
 8002fba:	681b      	ldr	r3, [r3, #0]
 8002fbc:	689b      	ldr	r3, [r3, #8]
 8002fbe:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8002fc0:	68bb      	ldr	r3, [r7, #8]
 8002fc2:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8002fc6:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8002fc8:	68bb      	ldr	r3, [r7, #8]
 8002fca:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8002fce:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8002fd0:	687b      	ldr	r3, [r7, #4]
 8002fd2:	681b      	ldr	r3, [r3, #0]
 8002fd4:	68ba      	ldr	r2, [r7, #8]
 8002fd6:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8002fd8:	683b      	ldr	r3, [r7, #0]
 8002fda:	681b      	ldr	r3, [r3, #0]
 8002fdc:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8002fe0:	d03e      	beq.n	8003060 <HAL_TIM_ConfigClockSource+0xd4>
 8002fe2:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8002fe6:	f200 8087 	bhi.w	80030f8 <HAL_TIM_ConfigClockSource+0x16c>
 8002fea:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002fee:	f000 8086 	beq.w	80030fe <HAL_TIM_ConfigClockSource+0x172>
 8002ff2:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002ff6:	d87f      	bhi.n	80030f8 <HAL_TIM_ConfigClockSource+0x16c>
 8002ff8:	2b70      	cmp	r3, #112	; 0x70
 8002ffa:	d01a      	beq.n	8003032 <HAL_TIM_ConfigClockSource+0xa6>
 8002ffc:	2b70      	cmp	r3, #112	; 0x70
 8002ffe:	d87b      	bhi.n	80030f8 <HAL_TIM_ConfigClockSource+0x16c>
 8003000:	2b60      	cmp	r3, #96	; 0x60
 8003002:	d050      	beq.n	80030a6 <HAL_TIM_ConfigClockSource+0x11a>
 8003004:	2b60      	cmp	r3, #96	; 0x60
 8003006:	d877      	bhi.n	80030f8 <HAL_TIM_ConfigClockSource+0x16c>
 8003008:	2b50      	cmp	r3, #80	; 0x50
 800300a:	d03c      	beq.n	8003086 <HAL_TIM_ConfigClockSource+0xfa>
 800300c:	2b50      	cmp	r3, #80	; 0x50
 800300e:	d873      	bhi.n	80030f8 <HAL_TIM_ConfigClockSource+0x16c>
 8003010:	2b40      	cmp	r3, #64	; 0x40
 8003012:	d058      	beq.n	80030c6 <HAL_TIM_ConfigClockSource+0x13a>
 8003014:	2b40      	cmp	r3, #64	; 0x40
 8003016:	d86f      	bhi.n	80030f8 <HAL_TIM_ConfigClockSource+0x16c>
 8003018:	2b30      	cmp	r3, #48	; 0x30
 800301a:	d064      	beq.n	80030e6 <HAL_TIM_ConfigClockSource+0x15a>
 800301c:	2b30      	cmp	r3, #48	; 0x30
 800301e:	d86b      	bhi.n	80030f8 <HAL_TIM_ConfigClockSource+0x16c>
 8003020:	2b20      	cmp	r3, #32
 8003022:	d060      	beq.n	80030e6 <HAL_TIM_ConfigClockSource+0x15a>
 8003024:	2b20      	cmp	r3, #32
 8003026:	d867      	bhi.n	80030f8 <HAL_TIM_ConfigClockSource+0x16c>
 8003028:	2b00      	cmp	r3, #0
 800302a:	d05c      	beq.n	80030e6 <HAL_TIM_ConfigClockSource+0x15a>
 800302c:	2b10      	cmp	r3, #16
 800302e:	d05a      	beq.n	80030e6 <HAL_TIM_ConfigClockSource+0x15a>
 8003030:	e062      	b.n	80030f8 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8003032:	687b      	ldr	r3, [r7, #4]
 8003034:	6818      	ldr	r0, [r3, #0]
 8003036:	683b      	ldr	r3, [r7, #0]
 8003038:	6899      	ldr	r1, [r3, #8]
 800303a:	683b      	ldr	r3, [r7, #0]
 800303c:	685a      	ldr	r2, [r3, #4]
 800303e:	683b      	ldr	r3, [r7, #0]
 8003040:	68db      	ldr	r3, [r3, #12]
 8003042:	f000 f974 	bl	800332e <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8003046:	687b      	ldr	r3, [r7, #4]
 8003048:	681b      	ldr	r3, [r3, #0]
 800304a:	689b      	ldr	r3, [r3, #8]
 800304c:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800304e:	68bb      	ldr	r3, [r7, #8]
 8003050:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8003054:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8003056:	687b      	ldr	r3, [r7, #4]
 8003058:	681b      	ldr	r3, [r3, #0]
 800305a:	68ba      	ldr	r2, [r7, #8]
 800305c:	609a      	str	r2, [r3, #8]
      break;
 800305e:	e04f      	b.n	8003100 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8003060:	687b      	ldr	r3, [r7, #4]
 8003062:	6818      	ldr	r0, [r3, #0]
 8003064:	683b      	ldr	r3, [r7, #0]
 8003066:	6899      	ldr	r1, [r3, #8]
 8003068:	683b      	ldr	r3, [r7, #0]
 800306a:	685a      	ldr	r2, [r3, #4]
 800306c:	683b      	ldr	r3, [r7, #0]
 800306e:	68db      	ldr	r3, [r3, #12]
 8003070:	f000 f95d 	bl	800332e <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8003074:	687b      	ldr	r3, [r7, #4]
 8003076:	681b      	ldr	r3, [r3, #0]
 8003078:	689a      	ldr	r2, [r3, #8]
 800307a:	687b      	ldr	r3, [r7, #4]
 800307c:	681b      	ldr	r3, [r3, #0]
 800307e:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8003082:	609a      	str	r2, [r3, #8]
      break;
 8003084:	e03c      	b.n	8003100 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8003086:	687b      	ldr	r3, [r7, #4]
 8003088:	6818      	ldr	r0, [r3, #0]
 800308a:	683b      	ldr	r3, [r7, #0]
 800308c:	6859      	ldr	r1, [r3, #4]
 800308e:	683b      	ldr	r3, [r7, #0]
 8003090:	68db      	ldr	r3, [r3, #12]
 8003092:	461a      	mov	r2, r3
 8003094:	f000 f8d4 	bl	8003240 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8003098:	687b      	ldr	r3, [r7, #4]
 800309a:	681b      	ldr	r3, [r3, #0]
 800309c:	2150      	movs	r1, #80	; 0x50
 800309e:	4618      	mov	r0, r3
 80030a0:	f000 f92b 	bl	80032fa <TIM_ITRx_SetConfig>
      break;
 80030a4:	e02c      	b.n	8003100 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 80030a6:	687b      	ldr	r3, [r7, #4]
 80030a8:	6818      	ldr	r0, [r3, #0]
 80030aa:	683b      	ldr	r3, [r7, #0]
 80030ac:	6859      	ldr	r1, [r3, #4]
 80030ae:	683b      	ldr	r3, [r7, #0]
 80030b0:	68db      	ldr	r3, [r3, #12]
 80030b2:	461a      	mov	r2, r3
 80030b4:	f000 f8f2 	bl	800329c <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 80030b8:	687b      	ldr	r3, [r7, #4]
 80030ba:	681b      	ldr	r3, [r3, #0]
 80030bc:	2160      	movs	r1, #96	; 0x60
 80030be:	4618      	mov	r0, r3
 80030c0:	f000 f91b 	bl	80032fa <TIM_ITRx_SetConfig>
      break;
 80030c4:	e01c      	b.n	8003100 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80030c6:	687b      	ldr	r3, [r7, #4]
 80030c8:	6818      	ldr	r0, [r3, #0]
 80030ca:	683b      	ldr	r3, [r7, #0]
 80030cc:	6859      	ldr	r1, [r3, #4]
 80030ce:	683b      	ldr	r3, [r7, #0]
 80030d0:	68db      	ldr	r3, [r3, #12]
 80030d2:	461a      	mov	r2, r3
 80030d4:	f000 f8b4 	bl	8003240 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80030d8:	687b      	ldr	r3, [r7, #4]
 80030da:	681b      	ldr	r3, [r3, #0]
 80030dc:	2140      	movs	r1, #64	; 0x40
 80030de:	4618      	mov	r0, r3
 80030e0:	f000 f90b 	bl	80032fa <TIM_ITRx_SetConfig>
      break;
 80030e4:	e00c      	b.n	8003100 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 80030e6:	687b      	ldr	r3, [r7, #4]
 80030e8:	681a      	ldr	r2, [r3, #0]
 80030ea:	683b      	ldr	r3, [r7, #0]
 80030ec:	681b      	ldr	r3, [r3, #0]
 80030ee:	4619      	mov	r1, r3
 80030f0:	4610      	mov	r0, r2
 80030f2:	f000 f902 	bl	80032fa <TIM_ITRx_SetConfig>
      break;
 80030f6:	e003      	b.n	8003100 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 80030f8:	2301      	movs	r3, #1
 80030fa:	73fb      	strb	r3, [r7, #15]
      break;
 80030fc:	e000      	b.n	8003100 <HAL_TIM_ConfigClockSource+0x174>
      break;
 80030fe:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8003100:	687b      	ldr	r3, [r7, #4]
 8003102:	2201      	movs	r2, #1
 8003104:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8003108:	687b      	ldr	r3, [r7, #4]
 800310a:	2200      	movs	r2, #0
 800310c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8003110:	7bfb      	ldrb	r3, [r7, #15]
}
 8003112:	4618      	mov	r0, r3
 8003114:	3710      	adds	r7, #16
 8003116:	46bd      	mov	sp, r7
 8003118:	bd80      	pop	{r7, pc}

0800311a <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800311a:	b480      	push	{r7}
 800311c:	b083      	sub	sp, #12
 800311e:	af00      	add	r7, sp, #0
 8003120:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8003122:	bf00      	nop
 8003124:	370c      	adds	r7, #12
 8003126:	46bd      	mov	sp, r7
 8003128:	bc80      	pop	{r7}
 800312a:	4770      	bx	lr

0800312c <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800312c:	b480      	push	{r7}
 800312e:	b083      	sub	sp, #12
 8003130:	af00      	add	r7, sp, #0
 8003132:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8003134:	bf00      	nop
 8003136:	370c      	adds	r7, #12
 8003138:	46bd      	mov	sp, r7
 800313a:	bc80      	pop	{r7}
 800313c:	4770      	bx	lr

0800313e <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800313e:	b480      	push	{r7}
 8003140:	b083      	sub	sp, #12
 8003142:	af00      	add	r7, sp, #0
 8003144:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8003146:	bf00      	nop
 8003148:	370c      	adds	r7, #12
 800314a:	46bd      	mov	sp, r7
 800314c:	bc80      	pop	{r7}
 800314e:	4770      	bx	lr

08003150 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8003150:	b480      	push	{r7}
 8003152:	b083      	sub	sp, #12
 8003154:	af00      	add	r7, sp, #0
 8003156:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8003158:	bf00      	nop
 800315a:	370c      	adds	r7, #12
 800315c:	46bd      	mov	sp, r7
 800315e:	bc80      	pop	{r7}
 8003160:	4770      	bx	lr
	...

08003164 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8003164:	b480      	push	{r7}
 8003166:	b085      	sub	sp, #20
 8003168:	af00      	add	r7, sp, #0
 800316a:	6078      	str	r0, [r7, #4]
 800316c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800316e:	687b      	ldr	r3, [r7, #4]
 8003170:	681b      	ldr	r3, [r3, #0]
 8003172:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8003174:	687b      	ldr	r3, [r7, #4]
 8003176:	4a2f      	ldr	r2, [pc, #188]	; (8003234 <TIM_Base_SetConfig+0xd0>)
 8003178:	4293      	cmp	r3, r2
 800317a:	d00b      	beq.n	8003194 <TIM_Base_SetConfig+0x30>
 800317c:	687b      	ldr	r3, [r7, #4]
 800317e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003182:	d007      	beq.n	8003194 <TIM_Base_SetConfig+0x30>
 8003184:	687b      	ldr	r3, [r7, #4]
 8003186:	4a2c      	ldr	r2, [pc, #176]	; (8003238 <TIM_Base_SetConfig+0xd4>)
 8003188:	4293      	cmp	r3, r2
 800318a:	d003      	beq.n	8003194 <TIM_Base_SetConfig+0x30>
 800318c:	687b      	ldr	r3, [r7, #4]
 800318e:	4a2b      	ldr	r2, [pc, #172]	; (800323c <TIM_Base_SetConfig+0xd8>)
 8003190:	4293      	cmp	r3, r2
 8003192:	d108      	bne.n	80031a6 <TIM_Base_SetConfig+0x42>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8003194:	68fb      	ldr	r3, [r7, #12]
 8003196:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800319a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800319c:	683b      	ldr	r3, [r7, #0]
 800319e:	685b      	ldr	r3, [r3, #4]
 80031a0:	68fa      	ldr	r2, [r7, #12]
 80031a2:	4313      	orrs	r3, r2
 80031a4:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80031a6:	687b      	ldr	r3, [r7, #4]
 80031a8:	4a22      	ldr	r2, [pc, #136]	; (8003234 <TIM_Base_SetConfig+0xd0>)
 80031aa:	4293      	cmp	r3, r2
 80031ac:	d00b      	beq.n	80031c6 <TIM_Base_SetConfig+0x62>
 80031ae:	687b      	ldr	r3, [r7, #4]
 80031b0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80031b4:	d007      	beq.n	80031c6 <TIM_Base_SetConfig+0x62>
 80031b6:	687b      	ldr	r3, [r7, #4]
 80031b8:	4a1f      	ldr	r2, [pc, #124]	; (8003238 <TIM_Base_SetConfig+0xd4>)
 80031ba:	4293      	cmp	r3, r2
 80031bc:	d003      	beq.n	80031c6 <TIM_Base_SetConfig+0x62>
 80031be:	687b      	ldr	r3, [r7, #4]
 80031c0:	4a1e      	ldr	r2, [pc, #120]	; (800323c <TIM_Base_SetConfig+0xd8>)
 80031c2:	4293      	cmp	r3, r2
 80031c4:	d108      	bne.n	80031d8 <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80031c6:	68fb      	ldr	r3, [r7, #12]
 80031c8:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80031cc:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80031ce:	683b      	ldr	r3, [r7, #0]
 80031d0:	68db      	ldr	r3, [r3, #12]
 80031d2:	68fa      	ldr	r2, [r7, #12]
 80031d4:	4313      	orrs	r3, r2
 80031d6:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80031d8:	68fb      	ldr	r3, [r7, #12]
 80031da:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 80031de:	683b      	ldr	r3, [r7, #0]
 80031e0:	695b      	ldr	r3, [r3, #20]
 80031e2:	4313      	orrs	r3, r2
 80031e4:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80031e6:	687b      	ldr	r3, [r7, #4]
 80031e8:	68fa      	ldr	r2, [r7, #12]
 80031ea:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80031ec:	683b      	ldr	r3, [r7, #0]
 80031ee:	689a      	ldr	r2, [r3, #8]
 80031f0:	687b      	ldr	r3, [r7, #4]
 80031f2:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80031f4:	683b      	ldr	r3, [r7, #0]
 80031f6:	681a      	ldr	r2, [r3, #0]
 80031f8:	687b      	ldr	r3, [r7, #4]
 80031fa:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80031fc:	687b      	ldr	r3, [r7, #4]
 80031fe:	4a0d      	ldr	r2, [pc, #52]	; (8003234 <TIM_Base_SetConfig+0xd0>)
 8003200:	4293      	cmp	r3, r2
 8003202:	d103      	bne.n	800320c <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8003204:	683b      	ldr	r3, [r7, #0]
 8003206:	691a      	ldr	r2, [r3, #16]
 8003208:	687b      	ldr	r3, [r7, #4]
 800320a:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800320c:	687b      	ldr	r3, [r7, #4]
 800320e:	2201      	movs	r2, #1
 8003210:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8003212:	687b      	ldr	r3, [r7, #4]
 8003214:	691b      	ldr	r3, [r3, #16]
 8003216:	f003 0301 	and.w	r3, r3, #1
 800321a:	2b00      	cmp	r3, #0
 800321c:	d005      	beq.n	800322a <TIM_Base_SetConfig+0xc6>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 800321e:	687b      	ldr	r3, [r7, #4]
 8003220:	691b      	ldr	r3, [r3, #16]
 8003222:	f023 0201 	bic.w	r2, r3, #1
 8003226:	687b      	ldr	r3, [r7, #4]
 8003228:	611a      	str	r2, [r3, #16]
  }
}
 800322a:	bf00      	nop
 800322c:	3714      	adds	r7, #20
 800322e:	46bd      	mov	sp, r7
 8003230:	bc80      	pop	{r7}
 8003232:	4770      	bx	lr
 8003234:	40012c00 	.word	0x40012c00
 8003238:	40000400 	.word	0x40000400
 800323c:	40000800 	.word	0x40000800

08003240 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8003240:	b480      	push	{r7}
 8003242:	b087      	sub	sp, #28
 8003244:	af00      	add	r7, sp, #0
 8003246:	60f8      	str	r0, [r7, #12]
 8003248:	60b9      	str	r1, [r7, #8]
 800324a:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 800324c:	68fb      	ldr	r3, [r7, #12]
 800324e:	6a1b      	ldr	r3, [r3, #32]
 8003250:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8003252:	68fb      	ldr	r3, [r7, #12]
 8003254:	6a1b      	ldr	r3, [r3, #32]
 8003256:	f023 0201 	bic.w	r2, r3, #1
 800325a:	68fb      	ldr	r3, [r7, #12]
 800325c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800325e:	68fb      	ldr	r3, [r7, #12]
 8003260:	699b      	ldr	r3, [r3, #24]
 8003262:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8003264:	693b      	ldr	r3, [r7, #16]
 8003266:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800326a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800326c:	687b      	ldr	r3, [r7, #4]
 800326e:	011b      	lsls	r3, r3, #4
 8003270:	693a      	ldr	r2, [r7, #16]
 8003272:	4313      	orrs	r3, r2
 8003274:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8003276:	697b      	ldr	r3, [r7, #20]
 8003278:	f023 030a 	bic.w	r3, r3, #10
 800327c:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800327e:	697a      	ldr	r2, [r7, #20]
 8003280:	68bb      	ldr	r3, [r7, #8]
 8003282:	4313      	orrs	r3, r2
 8003284:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8003286:	68fb      	ldr	r3, [r7, #12]
 8003288:	693a      	ldr	r2, [r7, #16]
 800328a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800328c:	68fb      	ldr	r3, [r7, #12]
 800328e:	697a      	ldr	r2, [r7, #20]
 8003290:	621a      	str	r2, [r3, #32]
}
 8003292:	bf00      	nop
 8003294:	371c      	adds	r7, #28
 8003296:	46bd      	mov	sp, r7
 8003298:	bc80      	pop	{r7}
 800329a:	4770      	bx	lr

0800329c <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800329c:	b480      	push	{r7}
 800329e:	b087      	sub	sp, #28
 80032a0:	af00      	add	r7, sp, #0
 80032a2:	60f8      	str	r0, [r7, #12]
 80032a4:	60b9      	str	r1, [r7, #8]
 80032a6:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 80032a8:	68fb      	ldr	r3, [r7, #12]
 80032aa:	6a1b      	ldr	r3, [r3, #32]
 80032ac:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80032ae:	68fb      	ldr	r3, [r7, #12]
 80032b0:	6a1b      	ldr	r3, [r3, #32]
 80032b2:	f023 0210 	bic.w	r2, r3, #16
 80032b6:	68fb      	ldr	r3, [r7, #12]
 80032b8:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80032ba:	68fb      	ldr	r3, [r7, #12]
 80032bc:	699b      	ldr	r3, [r3, #24]
 80032be:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80032c0:	693b      	ldr	r3, [r7, #16]
 80032c2:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 80032c6:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80032c8:	687b      	ldr	r3, [r7, #4]
 80032ca:	031b      	lsls	r3, r3, #12
 80032cc:	693a      	ldr	r2, [r7, #16]
 80032ce:	4313      	orrs	r3, r2
 80032d0:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80032d2:	697b      	ldr	r3, [r7, #20]
 80032d4:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 80032d8:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 80032da:	68bb      	ldr	r3, [r7, #8]
 80032dc:	011b      	lsls	r3, r3, #4
 80032de:	697a      	ldr	r2, [r7, #20]
 80032e0:	4313      	orrs	r3, r2
 80032e2:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80032e4:	68fb      	ldr	r3, [r7, #12]
 80032e6:	693a      	ldr	r2, [r7, #16]
 80032e8:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80032ea:	68fb      	ldr	r3, [r7, #12]
 80032ec:	697a      	ldr	r2, [r7, #20]
 80032ee:	621a      	str	r2, [r3, #32]
}
 80032f0:	bf00      	nop
 80032f2:	371c      	adds	r7, #28
 80032f4:	46bd      	mov	sp, r7
 80032f6:	bc80      	pop	{r7}
 80032f8:	4770      	bx	lr

080032fa <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 80032fa:	b480      	push	{r7}
 80032fc:	b085      	sub	sp, #20
 80032fe:	af00      	add	r7, sp, #0
 8003300:	6078      	str	r0, [r7, #4]
 8003302:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8003304:	687b      	ldr	r3, [r7, #4]
 8003306:	689b      	ldr	r3, [r3, #8]
 8003308:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800330a:	68fb      	ldr	r3, [r7, #12]
 800330c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003310:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8003312:	683a      	ldr	r2, [r7, #0]
 8003314:	68fb      	ldr	r3, [r7, #12]
 8003316:	4313      	orrs	r3, r2
 8003318:	f043 0307 	orr.w	r3, r3, #7
 800331c:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800331e:	687b      	ldr	r3, [r7, #4]
 8003320:	68fa      	ldr	r2, [r7, #12]
 8003322:	609a      	str	r2, [r3, #8]
}
 8003324:	bf00      	nop
 8003326:	3714      	adds	r7, #20
 8003328:	46bd      	mov	sp, r7
 800332a:	bc80      	pop	{r7}
 800332c:	4770      	bx	lr

0800332e <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800332e:	b480      	push	{r7}
 8003330:	b087      	sub	sp, #28
 8003332:	af00      	add	r7, sp, #0
 8003334:	60f8      	str	r0, [r7, #12]
 8003336:	60b9      	str	r1, [r7, #8]
 8003338:	607a      	str	r2, [r7, #4]
 800333a:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800333c:	68fb      	ldr	r3, [r7, #12]
 800333e:	689b      	ldr	r3, [r3, #8]
 8003340:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8003342:	697b      	ldr	r3, [r7, #20]
 8003344:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8003348:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800334a:	683b      	ldr	r3, [r7, #0]
 800334c:	021a      	lsls	r2, r3, #8
 800334e:	687b      	ldr	r3, [r7, #4]
 8003350:	431a      	orrs	r2, r3
 8003352:	68bb      	ldr	r3, [r7, #8]
 8003354:	4313      	orrs	r3, r2
 8003356:	697a      	ldr	r2, [r7, #20]
 8003358:	4313      	orrs	r3, r2
 800335a:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800335c:	68fb      	ldr	r3, [r7, #12]
 800335e:	697a      	ldr	r2, [r7, #20]
 8003360:	609a      	str	r2, [r3, #8]
}
 8003362:	bf00      	nop
 8003364:	371c      	adds	r7, #28
 8003366:	46bd      	mov	sp, r7
 8003368:	bc80      	pop	{r7}
 800336a:	4770      	bx	lr

0800336c <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 800336c:	b480      	push	{r7}
 800336e:	b085      	sub	sp, #20
 8003370:	af00      	add	r7, sp, #0
 8003372:	6078      	str	r0, [r7, #4]
 8003374:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8003376:	687b      	ldr	r3, [r7, #4]
 8003378:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800337c:	2b01      	cmp	r3, #1
 800337e:	d101      	bne.n	8003384 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8003380:	2302      	movs	r3, #2
 8003382:	e046      	b.n	8003412 <HAL_TIMEx_MasterConfigSynchronization+0xa6>
 8003384:	687b      	ldr	r3, [r7, #4]
 8003386:	2201      	movs	r2, #1
 8003388:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800338c:	687b      	ldr	r3, [r7, #4]
 800338e:	2202      	movs	r2, #2
 8003390:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8003394:	687b      	ldr	r3, [r7, #4]
 8003396:	681b      	ldr	r3, [r3, #0]
 8003398:	685b      	ldr	r3, [r3, #4]
 800339a:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800339c:	687b      	ldr	r3, [r7, #4]
 800339e:	681b      	ldr	r3, [r3, #0]
 80033a0:	689b      	ldr	r3, [r3, #8]
 80033a2:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80033a4:	68fb      	ldr	r3, [r7, #12]
 80033a6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80033aa:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80033ac:	683b      	ldr	r3, [r7, #0]
 80033ae:	681b      	ldr	r3, [r3, #0]
 80033b0:	68fa      	ldr	r2, [r7, #12]
 80033b2:	4313      	orrs	r3, r2
 80033b4:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80033b6:	687b      	ldr	r3, [r7, #4]
 80033b8:	681b      	ldr	r3, [r3, #0]
 80033ba:	68fa      	ldr	r2, [r7, #12]
 80033bc:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80033be:	687b      	ldr	r3, [r7, #4]
 80033c0:	681b      	ldr	r3, [r3, #0]
 80033c2:	4a16      	ldr	r2, [pc, #88]	; (800341c <HAL_TIMEx_MasterConfigSynchronization+0xb0>)
 80033c4:	4293      	cmp	r3, r2
 80033c6:	d00e      	beq.n	80033e6 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 80033c8:	687b      	ldr	r3, [r7, #4]
 80033ca:	681b      	ldr	r3, [r3, #0]
 80033cc:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80033d0:	d009      	beq.n	80033e6 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 80033d2:	687b      	ldr	r3, [r7, #4]
 80033d4:	681b      	ldr	r3, [r3, #0]
 80033d6:	4a12      	ldr	r2, [pc, #72]	; (8003420 <HAL_TIMEx_MasterConfigSynchronization+0xb4>)
 80033d8:	4293      	cmp	r3, r2
 80033da:	d004      	beq.n	80033e6 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 80033dc:	687b      	ldr	r3, [r7, #4]
 80033de:	681b      	ldr	r3, [r3, #0]
 80033e0:	4a10      	ldr	r2, [pc, #64]	; (8003424 <HAL_TIMEx_MasterConfigSynchronization+0xb8>)
 80033e2:	4293      	cmp	r3, r2
 80033e4:	d10c      	bne.n	8003400 <HAL_TIMEx_MasterConfigSynchronization+0x94>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80033e6:	68bb      	ldr	r3, [r7, #8]
 80033e8:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80033ec:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80033ee:	683b      	ldr	r3, [r7, #0]
 80033f0:	685b      	ldr	r3, [r3, #4]
 80033f2:	68ba      	ldr	r2, [r7, #8]
 80033f4:	4313      	orrs	r3, r2
 80033f6:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80033f8:	687b      	ldr	r3, [r7, #4]
 80033fa:	681b      	ldr	r3, [r3, #0]
 80033fc:	68ba      	ldr	r2, [r7, #8]
 80033fe:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8003400:	687b      	ldr	r3, [r7, #4]
 8003402:	2201      	movs	r2, #1
 8003404:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8003408:	687b      	ldr	r3, [r7, #4]
 800340a:	2200      	movs	r2, #0
 800340c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8003410:	2300      	movs	r3, #0
}
 8003412:	4618      	mov	r0, r3
 8003414:	3714      	adds	r7, #20
 8003416:	46bd      	mov	sp, r7
 8003418:	bc80      	pop	{r7}
 800341a:	4770      	bx	lr
 800341c:	40012c00 	.word	0x40012c00
 8003420:	40000400 	.word	0x40000400
 8003424:	40000800 	.word	0x40000800

08003428 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8003428:	b480      	push	{r7}
 800342a:	b083      	sub	sp, #12
 800342c:	af00      	add	r7, sp, #0
 800342e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8003430:	bf00      	nop
 8003432:	370c      	adds	r7, #12
 8003434:	46bd      	mov	sp, r7
 8003436:	bc80      	pop	{r7}
 8003438:	4770      	bx	lr

0800343a <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800343a:	b480      	push	{r7}
 800343c:	b083      	sub	sp, #12
 800343e:	af00      	add	r7, sp, #0
 8003440:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8003442:	bf00      	nop
 8003444:	370c      	adds	r7, #12
 8003446:	46bd      	mov	sp, r7
 8003448:	bc80      	pop	{r7}
 800344a:	4770      	bx	lr

0800344c <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800344c:	b580      	push	{r7, lr}
 800344e:	b082      	sub	sp, #8
 8003450:	af00      	add	r7, sp, #0
 8003452:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8003454:	687b      	ldr	r3, [r7, #4]
 8003456:	2b00      	cmp	r3, #0
 8003458:	d101      	bne.n	800345e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800345a:	2301      	movs	r3, #1
 800345c:	e042      	b.n	80034e4 <HAL_UART_Init+0x98>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 800345e:	687b      	ldr	r3, [r7, #4]
 8003460:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8003464:	b2db      	uxtb	r3, r3
 8003466:	2b00      	cmp	r3, #0
 8003468:	d106      	bne.n	8003478 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800346a:	687b      	ldr	r3, [r7, #4]
 800346c:	2200      	movs	r2, #0
 800346e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8003472:	6878      	ldr	r0, [r7, #4]
 8003474:	f7fd ff0a 	bl	800128c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8003478:	687b      	ldr	r3, [r7, #4]
 800347a:	2224      	movs	r2, #36	; 0x24
 800347c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8003480:	687b      	ldr	r3, [r7, #4]
 8003482:	681b      	ldr	r3, [r3, #0]
 8003484:	68da      	ldr	r2, [r3, #12]
 8003486:	687b      	ldr	r3, [r7, #4]
 8003488:	681b      	ldr	r3, [r3, #0]
 800348a:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800348e:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8003490:	6878      	ldr	r0, [r7, #4]
 8003492:	f000 f82b 	bl	80034ec <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8003496:	687b      	ldr	r3, [r7, #4]
 8003498:	681b      	ldr	r3, [r3, #0]
 800349a:	691a      	ldr	r2, [r3, #16]
 800349c:	687b      	ldr	r3, [r7, #4]
 800349e:	681b      	ldr	r3, [r3, #0]
 80034a0:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 80034a4:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80034a6:	687b      	ldr	r3, [r7, #4]
 80034a8:	681b      	ldr	r3, [r3, #0]
 80034aa:	695a      	ldr	r2, [r3, #20]
 80034ac:	687b      	ldr	r3, [r7, #4]
 80034ae:	681b      	ldr	r3, [r3, #0]
 80034b0:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 80034b4:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 80034b6:	687b      	ldr	r3, [r7, #4]
 80034b8:	681b      	ldr	r3, [r3, #0]
 80034ba:	68da      	ldr	r2, [r3, #12]
 80034bc:	687b      	ldr	r3, [r7, #4]
 80034be:	681b      	ldr	r3, [r3, #0]
 80034c0:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80034c4:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80034c6:	687b      	ldr	r3, [r7, #4]
 80034c8:	2200      	movs	r2, #0
 80034ca:	645a      	str	r2, [r3, #68]	; 0x44
  huart->gState = HAL_UART_STATE_READY;
 80034cc:	687b      	ldr	r3, [r7, #4]
 80034ce:	2220      	movs	r2, #32
 80034d0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  huart->RxState = HAL_UART_STATE_READY;
 80034d4:	687b      	ldr	r3, [r7, #4]
 80034d6:	2220      	movs	r2, #32
 80034d8:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80034dc:	687b      	ldr	r3, [r7, #4]
 80034de:	2200      	movs	r2, #0
 80034e0:	635a      	str	r2, [r3, #52]	; 0x34

  return HAL_OK;
 80034e2:	2300      	movs	r3, #0
}
 80034e4:	4618      	mov	r0, r3
 80034e6:	3708      	adds	r7, #8
 80034e8:	46bd      	mov	sp, r7
 80034ea:	bd80      	pop	{r7, pc}

080034ec <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 80034ec:	b580      	push	{r7, lr}
 80034ee:	b084      	sub	sp, #16
 80034f0:	af00      	add	r7, sp, #0
 80034f2:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80034f4:	687b      	ldr	r3, [r7, #4]
 80034f6:	681b      	ldr	r3, [r3, #0]
 80034f8:	691b      	ldr	r3, [r3, #16]
 80034fa:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 80034fe:	687b      	ldr	r3, [r7, #4]
 8003500:	68da      	ldr	r2, [r3, #12]
 8003502:	687b      	ldr	r3, [r7, #4]
 8003504:	681b      	ldr	r3, [r3, #0]
 8003506:	430a      	orrs	r2, r1
 8003508:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 800350a:	687b      	ldr	r3, [r7, #4]
 800350c:	689a      	ldr	r2, [r3, #8]
 800350e:	687b      	ldr	r3, [r7, #4]
 8003510:	691b      	ldr	r3, [r3, #16]
 8003512:	431a      	orrs	r2, r3
 8003514:	687b      	ldr	r3, [r7, #4]
 8003516:	695b      	ldr	r3, [r3, #20]
 8003518:	4313      	orrs	r3, r2
 800351a:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 800351c:	687b      	ldr	r3, [r7, #4]
 800351e:	681b      	ldr	r3, [r3, #0]
 8003520:	68db      	ldr	r3, [r3, #12]
 8003522:	f423 53b0 	bic.w	r3, r3, #5632	; 0x1600
 8003526:	f023 030c 	bic.w	r3, r3, #12
 800352a:	687a      	ldr	r2, [r7, #4]
 800352c:	6812      	ldr	r2, [r2, #0]
 800352e:	68b9      	ldr	r1, [r7, #8]
 8003530:	430b      	orrs	r3, r1
 8003532:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8003534:	687b      	ldr	r3, [r7, #4]
 8003536:	681b      	ldr	r3, [r3, #0]
 8003538:	695b      	ldr	r3, [r3, #20]
 800353a:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 800353e:	687b      	ldr	r3, [r7, #4]
 8003540:	699a      	ldr	r2, [r3, #24]
 8003542:	687b      	ldr	r3, [r7, #4]
 8003544:	681b      	ldr	r3, [r3, #0]
 8003546:	430a      	orrs	r2, r1
 8003548:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 800354a:	687b      	ldr	r3, [r7, #4]
 800354c:	681b      	ldr	r3, [r3, #0]
 800354e:	4a2c      	ldr	r2, [pc, #176]	; (8003600 <UART_SetConfig+0x114>)
 8003550:	4293      	cmp	r3, r2
 8003552:	d103      	bne.n	800355c <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 8003554:	f7ff fb56 	bl	8002c04 <HAL_RCC_GetPCLK2Freq>
 8003558:	60f8      	str	r0, [r7, #12]
 800355a:	e002      	b.n	8003562 <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 800355c:	f7ff fb3e 	bl	8002bdc <HAL_RCC_GetPCLK1Freq>
 8003560:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8003562:	68fa      	ldr	r2, [r7, #12]
 8003564:	4613      	mov	r3, r2
 8003566:	009b      	lsls	r3, r3, #2
 8003568:	4413      	add	r3, r2
 800356a:	009a      	lsls	r2, r3, #2
 800356c:	441a      	add	r2, r3
 800356e:	687b      	ldr	r3, [r7, #4]
 8003570:	685b      	ldr	r3, [r3, #4]
 8003572:	009b      	lsls	r3, r3, #2
 8003574:	fbb2 f3f3 	udiv	r3, r2, r3
 8003578:	4a22      	ldr	r2, [pc, #136]	; (8003604 <UART_SetConfig+0x118>)
 800357a:	fba2 2303 	umull	r2, r3, r2, r3
 800357e:	095b      	lsrs	r3, r3, #5
 8003580:	0119      	lsls	r1, r3, #4
 8003582:	68fa      	ldr	r2, [r7, #12]
 8003584:	4613      	mov	r3, r2
 8003586:	009b      	lsls	r3, r3, #2
 8003588:	4413      	add	r3, r2
 800358a:	009a      	lsls	r2, r3, #2
 800358c:	441a      	add	r2, r3
 800358e:	687b      	ldr	r3, [r7, #4]
 8003590:	685b      	ldr	r3, [r3, #4]
 8003592:	009b      	lsls	r3, r3, #2
 8003594:	fbb2 f2f3 	udiv	r2, r2, r3
 8003598:	4b1a      	ldr	r3, [pc, #104]	; (8003604 <UART_SetConfig+0x118>)
 800359a:	fba3 0302 	umull	r0, r3, r3, r2
 800359e:	095b      	lsrs	r3, r3, #5
 80035a0:	2064      	movs	r0, #100	; 0x64
 80035a2:	fb00 f303 	mul.w	r3, r0, r3
 80035a6:	1ad3      	subs	r3, r2, r3
 80035a8:	011b      	lsls	r3, r3, #4
 80035aa:	3332      	adds	r3, #50	; 0x32
 80035ac:	4a15      	ldr	r2, [pc, #84]	; (8003604 <UART_SetConfig+0x118>)
 80035ae:	fba2 2303 	umull	r2, r3, r2, r3
 80035b2:	095b      	lsrs	r3, r3, #5
 80035b4:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80035b8:	4419      	add	r1, r3
 80035ba:	68fa      	ldr	r2, [r7, #12]
 80035bc:	4613      	mov	r3, r2
 80035be:	009b      	lsls	r3, r3, #2
 80035c0:	4413      	add	r3, r2
 80035c2:	009a      	lsls	r2, r3, #2
 80035c4:	441a      	add	r2, r3
 80035c6:	687b      	ldr	r3, [r7, #4]
 80035c8:	685b      	ldr	r3, [r3, #4]
 80035ca:	009b      	lsls	r3, r3, #2
 80035cc:	fbb2 f2f3 	udiv	r2, r2, r3
 80035d0:	4b0c      	ldr	r3, [pc, #48]	; (8003604 <UART_SetConfig+0x118>)
 80035d2:	fba3 0302 	umull	r0, r3, r3, r2
 80035d6:	095b      	lsrs	r3, r3, #5
 80035d8:	2064      	movs	r0, #100	; 0x64
 80035da:	fb00 f303 	mul.w	r3, r0, r3
 80035de:	1ad3      	subs	r3, r2, r3
 80035e0:	011b      	lsls	r3, r3, #4
 80035e2:	3332      	adds	r3, #50	; 0x32
 80035e4:	4a07      	ldr	r2, [pc, #28]	; (8003604 <UART_SetConfig+0x118>)
 80035e6:	fba2 2303 	umull	r2, r3, r2, r3
 80035ea:	095b      	lsrs	r3, r3, #5
 80035ec:	f003 020f 	and.w	r2, r3, #15
 80035f0:	687b      	ldr	r3, [r7, #4]
 80035f2:	681b      	ldr	r3, [r3, #0]
 80035f4:	440a      	add	r2, r1
 80035f6:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 80035f8:	bf00      	nop
 80035fa:	3710      	adds	r7, #16
 80035fc:	46bd      	mov	sp, r7
 80035fe:	bd80      	pop	{r7, pc}
 8003600:	40013800 	.word	0x40013800
 8003604:	51eb851f 	.word	0x51eb851f

08003608 <__errno>:
 8003608:	4b01      	ldr	r3, [pc, #4]	; (8003610 <__errno+0x8>)
 800360a:	6818      	ldr	r0, [r3, #0]
 800360c:	4770      	bx	lr
 800360e:	bf00      	nop
 8003610:	20000028 	.word	0x20000028

08003614 <__libc_init_array>:
 8003614:	b570      	push	{r4, r5, r6, lr}
 8003616:	2600      	movs	r6, #0
 8003618:	4d0c      	ldr	r5, [pc, #48]	; (800364c <__libc_init_array+0x38>)
 800361a:	4c0d      	ldr	r4, [pc, #52]	; (8003650 <__libc_init_array+0x3c>)
 800361c:	1b64      	subs	r4, r4, r5
 800361e:	10a4      	asrs	r4, r4, #2
 8003620:	42a6      	cmp	r6, r4
 8003622:	d109      	bne.n	8003638 <__libc_init_array+0x24>
 8003624:	f000 fc64 	bl	8003ef0 <_init>
 8003628:	2600      	movs	r6, #0
 800362a:	4d0a      	ldr	r5, [pc, #40]	; (8003654 <__libc_init_array+0x40>)
 800362c:	4c0a      	ldr	r4, [pc, #40]	; (8003658 <__libc_init_array+0x44>)
 800362e:	1b64      	subs	r4, r4, r5
 8003630:	10a4      	asrs	r4, r4, #2
 8003632:	42a6      	cmp	r6, r4
 8003634:	d105      	bne.n	8003642 <__libc_init_array+0x2e>
 8003636:	bd70      	pop	{r4, r5, r6, pc}
 8003638:	f855 3b04 	ldr.w	r3, [r5], #4
 800363c:	4798      	blx	r3
 800363e:	3601      	adds	r6, #1
 8003640:	e7ee      	b.n	8003620 <__libc_init_array+0xc>
 8003642:	f855 3b04 	ldr.w	r3, [r5], #4
 8003646:	4798      	blx	r3
 8003648:	3601      	adds	r6, #1
 800364a:	e7f2      	b.n	8003632 <__libc_init_array+0x1e>
 800364c:	08004000 	.word	0x08004000
 8003650:	08004000 	.word	0x08004000
 8003654:	08004000 	.word	0x08004000
 8003658:	08004004 	.word	0x08004004

0800365c <memset>:
 800365c:	4603      	mov	r3, r0
 800365e:	4402      	add	r2, r0
 8003660:	4293      	cmp	r3, r2
 8003662:	d100      	bne.n	8003666 <memset+0xa>
 8003664:	4770      	bx	lr
 8003666:	f803 1b01 	strb.w	r1, [r3], #1
 800366a:	e7f9      	b.n	8003660 <memset+0x4>

0800366c <siprintf>:
 800366c:	b40e      	push	{r1, r2, r3}
 800366e:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8003672:	b500      	push	{lr}
 8003674:	b09c      	sub	sp, #112	; 0x70
 8003676:	ab1d      	add	r3, sp, #116	; 0x74
 8003678:	9002      	str	r0, [sp, #8]
 800367a:	9006      	str	r0, [sp, #24]
 800367c:	9107      	str	r1, [sp, #28]
 800367e:	9104      	str	r1, [sp, #16]
 8003680:	4808      	ldr	r0, [pc, #32]	; (80036a4 <siprintf+0x38>)
 8003682:	4909      	ldr	r1, [pc, #36]	; (80036a8 <siprintf+0x3c>)
 8003684:	f853 2b04 	ldr.w	r2, [r3], #4
 8003688:	9105      	str	r1, [sp, #20]
 800368a:	6800      	ldr	r0, [r0, #0]
 800368c:	a902      	add	r1, sp, #8
 800368e:	9301      	str	r3, [sp, #4]
 8003690:	f000 f870 	bl	8003774 <_svfiprintf_r>
 8003694:	2200      	movs	r2, #0
 8003696:	9b02      	ldr	r3, [sp, #8]
 8003698:	701a      	strb	r2, [r3, #0]
 800369a:	b01c      	add	sp, #112	; 0x70
 800369c:	f85d eb04 	ldr.w	lr, [sp], #4
 80036a0:	b003      	add	sp, #12
 80036a2:	4770      	bx	lr
 80036a4:	20000028 	.word	0x20000028
 80036a8:	ffff0208 	.word	0xffff0208

080036ac <strcpy>:
 80036ac:	4603      	mov	r3, r0
 80036ae:	f811 2b01 	ldrb.w	r2, [r1], #1
 80036b2:	f803 2b01 	strb.w	r2, [r3], #1
 80036b6:	2a00      	cmp	r2, #0
 80036b8:	d1f9      	bne.n	80036ae <strcpy+0x2>
 80036ba:	4770      	bx	lr

080036bc <__ssputs_r>:
 80036bc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80036c0:	688e      	ldr	r6, [r1, #8]
 80036c2:	4682      	mov	sl, r0
 80036c4:	429e      	cmp	r6, r3
 80036c6:	460c      	mov	r4, r1
 80036c8:	4690      	mov	r8, r2
 80036ca:	461f      	mov	r7, r3
 80036cc:	d838      	bhi.n	8003740 <__ssputs_r+0x84>
 80036ce:	898a      	ldrh	r2, [r1, #12]
 80036d0:	f412 6f90 	tst.w	r2, #1152	; 0x480
 80036d4:	d032      	beq.n	800373c <__ssputs_r+0x80>
 80036d6:	6825      	ldr	r5, [r4, #0]
 80036d8:	6909      	ldr	r1, [r1, #16]
 80036da:	3301      	adds	r3, #1
 80036dc:	eba5 0901 	sub.w	r9, r5, r1
 80036e0:	6965      	ldr	r5, [r4, #20]
 80036e2:	444b      	add	r3, r9
 80036e4:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 80036e8:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 80036ec:	106d      	asrs	r5, r5, #1
 80036ee:	429d      	cmp	r5, r3
 80036f0:	bf38      	it	cc
 80036f2:	461d      	movcc	r5, r3
 80036f4:	0553      	lsls	r3, r2, #21
 80036f6:	d531      	bpl.n	800375c <__ssputs_r+0xa0>
 80036f8:	4629      	mov	r1, r5
 80036fa:	f000 fb53 	bl	8003da4 <_malloc_r>
 80036fe:	4606      	mov	r6, r0
 8003700:	b950      	cbnz	r0, 8003718 <__ssputs_r+0x5c>
 8003702:	230c      	movs	r3, #12
 8003704:	f04f 30ff 	mov.w	r0, #4294967295
 8003708:	f8ca 3000 	str.w	r3, [sl]
 800370c:	89a3      	ldrh	r3, [r4, #12]
 800370e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8003712:	81a3      	strh	r3, [r4, #12]
 8003714:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003718:	464a      	mov	r2, r9
 800371a:	6921      	ldr	r1, [r4, #16]
 800371c:	f000 face 	bl	8003cbc <memcpy>
 8003720:	89a3      	ldrh	r3, [r4, #12]
 8003722:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8003726:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800372a:	81a3      	strh	r3, [r4, #12]
 800372c:	6126      	str	r6, [r4, #16]
 800372e:	444e      	add	r6, r9
 8003730:	6026      	str	r6, [r4, #0]
 8003732:	463e      	mov	r6, r7
 8003734:	6165      	str	r5, [r4, #20]
 8003736:	eba5 0509 	sub.w	r5, r5, r9
 800373a:	60a5      	str	r5, [r4, #8]
 800373c:	42be      	cmp	r6, r7
 800373e:	d900      	bls.n	8003742 <__ssputs_r+0x86>
 8003740:	463e      	mov	r6, r7
 8003742:	4632      	mov	r2, r6
 8003744:	4641      	mov	r1, r8
 8003746:	6820      	ldr	r0, [r4, #0]
 8003748:	f000 fac6 	bl	8003cd8 <memmove>
 800374c:	68a3      	ldr	r3, [r4, #8]
 800374e:	6822      	ldr	r2, [r4, #0]
 8003750:	1b9b      	subs	r3, r3, r6
 8003752:	4432      	add	r2, r6
 8003754:	2000      	movs	r0, #0
 8003756:	60a3      	str	r3, [r4, #8]
 8003758:	6022      	str	r2, [r4, #0]
 800375a:	e7db      	b.n	8003714 <__ssputs_r+0x58>
 800375c:	462a      	mov	r2, r5
 800375e:	f000 fb7b 	bl	8003e58 <_realloc_r>
 8003762:	4606      	mov	r6, r0
 8003764:	2800      	cmp	r0, #0
 8003766:	d1e1      	bne.n	800372c <__ssputs_r+0x70>
 8003768:	4650      	mov	r0, sl
 800376a:	6921      	ldr	r1, [r4, #16]
 800376c:	f000 face 	bl	8003d0c <_free_r>
 8003770:	e7c7      	b.n	8003702 <__ssputs_r+0x46>
	...

08003774 <_svfiprintf_r>:
 8003774:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003778:	4698      	mov	r8, r3
 800377a:	898b      	ldrh	r3, [r1, #12]
 800377c:	4607      	mov	r7, r0
 800377e:	061b      	lsls	r3, r3, #24
 8003780:	460d      	mov	r5, r1
 8003782:	4614      	mov	r4, r2
 8003784:	b09d      	sub	sp, #116	; 0x74
 8003786:	d50e      	bpl.n	80037a6 <_svfiprintf_r+0x32>
 8003788:	690b      	ldr	r3, [r1, #16]
 800378a:	b963      	cbnz	r3, 80037a6 <_svfiprintf_r+0x32>
 800378c:	2140      	movs	r1, #64	; 0x40
 800378e:	f000 fb09 	bl	8003da4 <_malloc_r>
 8003792:	6028      	str	r0, [r5, #0]
 8003794:	6128      	str	r0, [r5, #16]
 8003796:	b920      	cbnz	r0, 80037a2 <_svfiprintf_r+0x2e>
 8003798:	230c      	movs	r3, #12
 800379a:	603b      	str	r3, [r7, #0]
 800379c:	f04f 30ff 	mov.w	r0, #4294967295
 80037a0:	e0d1      	b.n	8003946 <_svfiprintf_r+0x1d2>
 80037a2:	2340      	movs	r3, #64	; 0x40
 80037a4:	616b      	str	r3, [r5, #20]
 80037a6:	2300      	movs	r3, #0
 80037a8:	9309      	str	r3, [sp, #36]	; 0x24
 80037aa:	2320      	movs	r3, #32
 80037ac:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 80037b0:	2330      	movs	r3, #48	; 0x30
 80037b2:	f04f 0901 	mov.w	r9, #1
 80037b6:	f8cd 800c 	str.w	r8, [sp, #12]
 80037ba:	f8df 81a4 	ldr.w	r8, [pc, #420]	; 8003960 <_svfiprintf_r+0x1ec>
 80037be:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 80037c2:	4623      	mov	r3, r4
 80037c4:	469a      	mov	sl, r3
 80037c6:	f813 2b01 	ldrb.w	r2, [r3], #1
 80037ca:	b10a      	cbz	r2, 80037d0 <_svfiprintf_r+0x5c>
 80037cc:	2a25      	cmp	r2, #37	; 0x25
 80037ce:	d1f9      	bne.n	80037c4 <_svfiprintf_r+0x50>
 80037d0:	ebba 0b04 	subs.w	fp, sl, r4
 80037d4:	d00b      	beq.n	80037ee <_svfiprintf_r+0x7a>
 80037d6:	465b      	mov	r3, fp
 80037d8:	4622      	mov	r2, r4
 80037da:	4629      	mov	r1, r5
 80037dc:	4638      	mov	r0, r7
 80037de:	f7ff ff6d 	bl	80036bc <__ssputs_r>
 80037e2:	3001      	adds	r0, #1
 80037e4:	f000 80aa 	beq.w	800393c <_svfiprintf_r+0x1c8>
 80037e8:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80037ea:	445a      	add	r2, fp
 80037ec:	9209      	str	r2, [sp, #36]	; 0x24
 80037ee:	f89a 3000 	ldrb.w	r3, [sl]
 80037f2:	2b00      	cmp	r3, #0
 80037f4:	f000 80a2 	beq.w	800393c <_svfiprintf_r+0x1c8>
 80037f8:	2300      	movs	r3, #0
 80037fa:	f04f 32ff 	mov.w	r2, #4294967295
 80037fe:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8003802:	f10a 0a01 	add.w	sl, sl, #1
 8003806:	9304      	str	r3, [sp, #16]
 8003808:	9307      	str	r3, [sp, #28]
 800380a:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800380e:	931a      	str	r3, [sp, #104]	; 0x68
 8003810:	4654      	mov	r4, sl
 8003812:	2205      	movs	r2, #5
 8003814:	f814 1b01 	ldrb.w	r1, [r4], #1
 8003818:	4851      	ldr	r0, [pc, #324]	; (8003960 <_svfiprintf_r+0x1ec>)
 800381a:	f000 fa41 	bl	8003ca0 <memchr>
 800381e:	9a04      	ldr	r2, [sp, #16]
 8003820:	b9d8      	cbnz	r0, 800385a <_svfiprintf_r+0xe6>
 8003822:	06d0      	lsls	r0, r2, #27
 8003824:	bf44      	itt	mi
 8003826:	2320      	movmi	r3, #32
 8003828:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800382c:	0711      	lsls	r1, r2, #28
 800382e:	bf44      	itt	mi
 8003830:	232b      	movmi	r3, #43	; 0x2b
 8003832:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8003836:	f89a 3000 	ldrb.w	r3, [sl]
 800383a:	2b2a      	cmp	r3, #42	; 0x2a
 800383c:	d015      	beq.n	800386a <_svfiprintf_r+0xf6>
 800383e:	4654      	mov	r4, sl
 8003840:	2000      	movs	r0, #0
 8003842:	f04f 0c0a 	mov.w	ip, #10
 8003846:	9a07      	ldr	r2, [sp, #28]
 8003848:	4621      	mov	r1, r4
 800384a:	f811 3b01 	ldrb.w	r3, [r1], #1
 800384e:	3b30      	subs	r3, #48	; 0x30
 8003850:	2b09      	cmp	r3, #9
 8003852:	d94e      	bls.n	80038f2 <_svfiprintf_r+0x17e>
 8003854:	b1b0      	cbz	r0, 8003884 <_svfiprintf_r+0x110>
 8003856:	9207      	str	r2, [sp, #28]
 8003858:	e014      	b.n	8003884 <_svfiprintf_r+0x110>
 800385a:	eba0 0308 	sub.w	r3, r0, r8
 800385e:	fa09 f303 	lsl.w	r3, r9, r3
 8003862:	4313      	orrs	r3, r2
 8003864:	46a2      	mov	sl, r4
 8003866:	9304      	str	r3, [sp, #16]
 8003868:	e7d2      	b.n	8003810 <_svfiprintf_r+0x9c>
 800386a:	9b03      	ldr	r3, [sp, #12]
 800386c:	1d19      	adds	r1, r3, #4
 800386e:	681b      	ldr	r3, [r3, #0]
 8003870:	9103      	str	r1, [sp, #12]
 8003872:	2b00      	cmp	r3, #0
 8003874:	bfbb      	ittet	lt
 8003876:	425b      	neglt	r3, r3
 8003878:	f042 0202 	orrlt.w	r2, r2, #2
 800387c:	9307      	strge	r3, [sp, #28]
 800387e:	9307      	strlt	r3, [sp, #28]
 8003880:	bfb8      	it	lt
 8003882:	9204      	strlt	r2, [sp, #16]
 8003884:	7823      	ldrb	r3, [r4, #0]
 8003886:	2b2e      	cmp	r3, #46	; 0x2e
 8003888:	d10c      	bne.n	80038a4 <_svfiprintf_r+0x130>
 800388a:	7863      	ldrb	r3, [r4, #1]
 800388c:	2b2a      	cmp	r3, #42	; 0x2a
 800388e:	d135      	bne.n	80038fc <_svfiprintf_r+0x188>
 8003890:	9b03      	ldr	r3, [sp, #12]
 8003892:	3402      	adds	r4, #2
 8003894:	1d1a      	adds	r2, r3, #4
 8003896:	681b      	ldr	r3, [r3, #0]
 8003898:	9203      	str	r2, [sp, #12]
 800389a:	2b00      	cmp	r3, #0
 800389c:	bfb8      	it	lt
 800389e:	f04f 33ff 	movlt.w	r3, #4294967295
 80038a2:	9305      	str	r3, [sp, #20]
 80038a4:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 8003970 <_svfiprintf_r+0x1fc>
 80038a8:	2203      	movs	r2, #3
 80038aa:	4650      	mov	r0, sl
 80038ac:	7821      	ldrb	r1, [r4, #0]
 80038ae:	f000 f9f7 	bl	8003ca0 <memchr>
 80038b2:	b140      	cbz	r0, 80038c6 <_svfiprintf_r+0x152>
 80038b4:	2340      	movs	r3, #64	; 0x40
 80038b6:	eba0 000a 	sub.w	r0, r0, sl
 80038ba:	fa03 f000 	lsl.w	r0, r3, r0
 80038be:	9b04      	ldr	r3, [sp, #16]
 80038c0:	3401      	adds	r4, #1
 80038c2:	4303      	orrs	r3, r0
 80038c4:	9304      	str	r3, [sp, #16]
 80038c6:	f814 1b01 	ldrb.w	r1, [r4], #1
 80038ca:	2206      	movs	r2, #6
 80038cc:	4825      	ldr	r0, [pc, #148]	; (8003964 <_svfiprintf_r+0x1f0>)
 80038ce:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 80038d2:	f000 f9e5 	bl	8003ca0 <memchr>
 80038d6:	2800      	cmp	r0, #0
 80038d8:	d038      	beq.n	800394c <_svfiprintf_r+0x1d8>
 80038da:	4b23      	ldr	r3, [pc, #140]	; (8003968 <_svfiprintf_r+0x1f4>)
 80038dc:	bb1b      	cbnz	r3, 8003926 <_svfiprintf_r+0x1b2>
 80038de:	9b03      	ldr	r3, [sp, #12]
 80038e0:	3307      	adds	r3, #7
 80038e2:	f023 0307 	bic.w	r3, r3, #7
 80038e6:	3308      	adds	r3, #8
 80038e8:	9303      	str	r3, [sp, #12]
 80038ea:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80038ec:	4433      	add	r3, r6
 80038ee:	9309      	str	r3, [sp, #36]	; 0x24
 80038f0:	e767      	b.n	80037c2 <_svfiprintf_r+0x4e>
 80038f2:	460c      	mov	r4, r1
 80038f4:	2001      	movs	r0, #1
 80038f6:	fb0c 3202 	mla	r2, ip, r2, r3
 80038fa:	e7a5      	b.n	8003848 <_svfiprintf_r+0xd4>
 80038fc:	2300      	movs	r3, #0
 80038fe:	f04f 0c0a 	mov.w	ip, #10
 8003902:	4619      	mov	r1, r3
 8003904:	3401      	adds	r4, #1
 8003906:	9305      	str	r3, [sp, #20]
 8003908:	4620      	mov	r0, r4
 800390a:	f810 2b01 	ldrb.w	r2, [r0], #1
 800390e:	3a30      	subs	r2, #48	; 0x30
 8003910:	2a09      	cmp	r2, #9
 8003912:	d903      	bls.n	800391c <_svfiprintf_r+0x1a8>
 8003914:	2b00      	cmp	r3, #0
 8003916:	d0c5      	beq.n	80038a4 <_svfiprintf_r+0x130>
 8003918:	9105      	str	r1, [sp, #20]
 800391a:	e7c3      	b.n	80038a4 <_svfiprintf_r+0x130>
 800391c:	4604      	mov	r4, r0
 800391e:	2301      	movs	r3, #1
 8003920:	fb0c 2101 	mla	r1, ip, r1, r2
 8003924:	e7f0      	b.n	8003908 <_svfiprintf_r+0x194>
 8003926:	ab03      	add	r3, sp, #12
 8003928:	9300      	str	r3, [sp, #0]
 800392a:	462a      	mov	r2, r5
 800392c:	4638      	mov	r0, r7
 800392e:	4b0f      	ldr	r3, [pc, #60]	; (800396c <_svfiprintf_r+0x1f8>)
 8003930:	a904      	add	r1, sp, #16
 8003932:	f3af 8000 	nop.w
 8003936:	1c42      	adds	r2, r0, #1
 8003938:	4606      	mov	r6, r0
 800393a:	d1d6      	bne.n	80038ea <_svfiprintf_r+0x176>
 800393c:	89ab      	ldrh	r3, [r5, #12]
 800393e:	065b      	lsls	r3, r3, #25
 8003940:	f53f af2c 	bmi.w	800379c <_svfiprintf_r+0x28>
 8003944:	9809      	ldr	r0, [sp, #36]	; 0x24
 8003946:	b01d      	add	sp, #116	; 0x74
 8003948:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800394c:	ab03      	add	r3, sp, #12
 800394e:	9300      	str	r3, [sp, #0]
 8003950:	462a      	mov	r2, r5
 8003952:	4638      	mov	r0, r7
 8003954:	4b05      	ldr	r3, [pc, #20]	; (800396c <_svfiprintf_r+0x1f8>)
 8003956:	a904      	add	r1, sp, #16
 8003958:	f000 f87c 	bl	8003a54 <_printf_i>
 800395c:	e7eb      	b.n	8003936 <_svfiprintf_r+0x1c2>
 800395e:	bf00      	nop
 8003960:	08003fca 	.word	0x08003fca
 8003964:	08003fd4 	.word	0x08003fd4
 8003968:	00000000 	.word	0x00000000
 800396c:	080036bd 	.word	0x080036bd
 8003970:	08003fd0 	.word	0x08003fd0

08003974 <_printf_common>:
 8003974:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8003978:	4616      	mov	r6, r2
 800397a:	4699      	mov	r9, r3
 800397c:	688a      	ldr	r2, [r1, #8]
 800397e:	690b      	ldr	r3, [r1, #16]
 8003980:	4607      	mov	r7, r0
 8003982:	4293      	cmp	r3, r2
 8003984:	bfb8      	it	lt
 8003986:	4613      	movlt	r3, r2
 8003988:	6033      	str	r3, [r6, #0]
 800398a:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800398e:	460c      	mov	r4, r1
 8003990:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8003994:	b10a      	cbz	r2, 800399a <_printf_common+0x26>
 8003996:	3301      	adds	r3, #1
 8003998:	6033      	str	r3, [r6, #0]
 800399a:	6823      	ldr	r3, [r4, #0]
 800399c:	0699      	lsls	r1, r3, #26
 800399e:	bf42      	ittt	mi
 80039a0:	6833      	ldrmi	r3, [r6, #0]
 80039a2:	3302      	addmi	r3, #2
 80039a4:	6033      	strmi	r3, [r6, #0]
 80039a6:	6825      	ldr	r5, [r4, #0]
 80039a8:	f015 0506 	ands.w	r5, r5, #6
 80039ac:	d106      	bne.n	80039bc <_printf_common+0x48>
 80039ae:	f104 0a19 	add.w	sl, r4, #25
 80039b2:	68e3      	ldr	r3, [r4, #12]
 80039b4:	6832      	ldr	r2, [r6, #0]
 80039b6:	1a9b      	subs	r3, r3, r2
 80039b8:	42ab      	cmp	r3, r5
 80039ba:	dc28      	bgt.n	8003a0e <_printf_common+0x9a>
 80039bc:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 80039c0:	1e13      	subs	r3, r2, #0
 80039c2:	6822      	ldr	r2, [r4, #0]
 80039c4:	bf18      	it	ne
 80039c6:	2301      	movne	r3, #1
 80039c8:	0692      	lsls	r2, r2, #26
 80039ca:	d42d      	bmi.n	8003a28 <_printf_common+0xb4>
 80039cc:	4649      	mov	r1, r9
 80039ce:	4638      	mov	r0, r7
 80039d0:	f104 0243 	add.w	r2, r4, #67	; 0x43
 80039d4:	47c0      	blx	r8
 80039d6:	3001      	adds	r0, #1
 80039d8:	d020      	beq.n	8003a1c <_printf_common+0xa8>
 80039da:	6823      	ldr	r3, [r4, #0]
 80039dc:	68e5      	ldr	r5, [r4, #12]
 80039de:	f003 0306 	and.w	r3, r3, #6
 80039e2:	2b04      	cmp	r3, #4
 80039e4:	bf18      	it	ne
 80039e6:	2500      	movne	r5, #0
 80039e8:	6832      	ldr	r2, [r6, #0]
 80039ea:	f04f 0600 	mov.w	r6, #0
 80039ee:	68a3      	ldr	r3, [r4, #8]
 80039f0:	bf08      	it	eq
 80039f2:	1aad      	subeq	r5, r5, r2
 80039f4:	6922      	ldr	r2, [r4, #16]
 80039f6:	bf08      	it	eq
 80039f8:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80039fc:	4293      	cmp	r3, r2
 80039fe:	bfc4      	itt	gt
 8003a00:	1a9b      	subgt	r3, r3, r2
 8003a02:	18ed      	addgt	r5, r5, r3
 8003a04:	341a      	adds	r4, #26
 8003a06:	42b5      	cmp	r5, r6
 8003a08:	d11a      	bne.n	8003a40 <_printf_common+0xcc>
 8003a0a:	2000      	movs	r0, #0
 8003a0c:	e008      	b.n	8003a20 <_printf_common+0xac>
 8003a0e:	2301      	movs	r3, #1
 8003a10:	4652      	mov	r2, sl
 8003a12:	4649      	mov	r1, r9
 8003a14:	4638      	mov	r0, r7
 8003a16:	47c0      	blx	r8
 8003a18:	3001      	adds	r0, #1
 8003a1a:	d103      	bne.n	8003a24 <_printf_common+0xb0>
 8003a1c:	f04f 30ff 	mov.w	r0, #4294967295
 8003a20:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003a24:	3501      	adds	r5, #1
 8003a26:	e7c4      	b.n	80039b2 <_printf_common+0x3e>
 8003a28:	2030      	movs	r0, #48	; 0x30
 8003a2a:	18e1      	adds	r1, r4, r3
 8003a2c:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8003a30:	1c5a      	adds	r2, r3, #1
 8003a32:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8003a36:	4422      	add	r2, r4
 8003a38:	3302      	adds	r3, #2
 8003a3a:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8003a3e:	e7c5      	b.n	80039cc <_printf_common+0x58>
 8003a40:	2301      	movs	r3, #1
 8003a42:	4622      	mov	r2, r4
 8003a44:	4649      	mov	r1, r9
 8003a46:	4638      	mov	r0, r7
 8003a48:	47c0      	blx	r8
 8003a4a:	3001      	adds	r0, #1
 8003a4c:	d0e6      	beq.n	8003a1c <_printf_common+0xa8>
 8003a4e:	3601      	adds	r6, #1
 8003a50:	e7d9      	b.n	8003a06 <_printf_common+0x92>
	...

08003a54 <_printf_i>:
 8003a54:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8003a58:	460c      	mov	r4, r1
 8003a5a:	7e27      	ldrb	r7, [r4, #24]
 8003a5c:	4691      	mov	r9, r2
 8003a5e:	2f78      	cmp	r7, #120	; 0x78
 8003a60:	4680      	mov	r8, r0
 8003a62:	469a      	mov	sl, r3
 8003a64:	990c      	ldr	r1, [sp, #48]	; 0x30
 8003a66:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8003a6a:	d807      	bhi.n	8003a7c <_printf_i+0x28>
 8003a6c:	2f62      	cmp	r7, #98	; 0x62
 8003a6e:	d80a      	bhi.n	8003a86 <_printf_i+0x32>
 8003a70:	2f00      	cmp	r7, #0
 8003a72:	f000 80d9 	beq.w	8003c28 <_printf_i+0x1d4>
 8003a76:	2f58      	cmp	r7, #88	; 0x58
 8003a78:	f000 80a4 	beq.w	8003bc4 <_printf_i+0x170>
 8003a7c:	f104 0642 	add.w	r6, r4, #66	; 0x42
 8003a80:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8003a84:	e03a      	b.n	8003afc <_printf_i+0xa8>
 8003a86:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8003a8a:	2b15      	cmp	r3, #21
 8003a8c:	d8f6      	bhi.n	8003a7c <_printf_i+0x28>
 8003a8e:	a001      	add	r0, pc, #4	; (adr r0, 8003a94 <_printf_i+0x40>)
 8003a90:	f850 f023 	ldr.w	pc, [r0, r3, lsl #2]
 8003a94:	08003aed 	.word	0x08003aed
 8003a98:	08003b01 	.word	0x08003b01
 8003a9c:	08003a7d 	.word	0x08003a7d
 8003aa0:	08003a7d 	.word	0x08003a7d
 8003aa4:	08003a7d 	.word	0x08003a7d
 8003aa8:	08003a7d 	.word	0x08003a7d
 8003aac:	08003b01 	.word	0x08003b01
 8003ab0:	08003a7d 	.word	0x08003a7d
 8003ab4:	08003a7d 	.word	0x08003a7d
 8003ab8:	08003a7d 	.word	0x08003a7d
 8003abc:	08003a7d 	.word	0x08003a7d
 8003ac0:	08003c0f 	.word	0x08003c0f
 8003ac4:	08003b31 	.word	0x08003b31
 8003ac8:	08003bf1 	.word	0x08003bf1
 8003acc:	08003a7d 	.word	0x08003a7d
 8003ad0:	08003a7d 	.word	0x08003a7d
 8003ad4:	08003c31 	.word	0x08003c31
 8003ad8:	08003a7d 	.word	0x08003a7d
 8003adc:	08003b31 	.word	0x08003b31
 8003ae0:	08003a7d 	.word	0x08003a7d
 8003ae4:	08003a7d 	.word	0x08003a7d
 8003ae8:	08003bf9 	.word	0x08003bf9
 8003aec:	680b      	ldr	r3, [r1, #0]
 8003aee:	f104 0642 	add.w	r6, r4, #66	; 0x42
 8003af2:	1d1a      	adds	r2, r3, #4
 8003af4:	681b      	ldr	r3, [r3, #0]
 8003af6:	600a      	str	r2, [r1, #0]
 8003af8:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8003afc:	2301      	movs	r3, #1
 8003afe:	e0a4      	b.n	8003c4a <_printf_i+0x1f6>
 8003b00:	6825      	ldr	r5, [r4, #0]
 8003b02:	6808      	ldr	r0, [r1, #0]
 8003b04:	062e      	lsls	r6, r5, #24
 8003b06:	f100 0304 	add.w	r3, r0, #4
 8003b0a:	d50a      	bpl.n	8003b22 <_printf_i+0xce>
 8003b0c:	6805      	ldr	r5, [r0, #0]
 8003b0e:	600b      	str	r3, [r1, #0]
 8003b10:	2d00      	cmp	r5, #0
 8003b12:	da03      	bge.n	8003b1c <_printf_i+0xc8>
 8003b14:	232d      	movs	r3, #45	; 0x2d
 8003b16:	426d      	negs	r5, r5
 8003b18:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8003b1c:	230a      	movs	r3, #10
 8003b1e:	485e      	ldr	r0, [pc, #376]	; (8003c98 <_printf_i+0x244>)
 8003b20:	e019      	b.n	8003b56 <_printf_i+0x102>
 8003b22:	f015 0f40 	tst.w	r5, #64	; 0x40
 8003b26:	6805      	ldr	r5, [r0, #0]
 8003b28:	600b      	str	r3, [r1, #0]
 8003b2a:	bf18      	it	ne
 8003b2c:	b22d      	sxthne	r5, r5
 8003b2e:	e7ef      	b.n	8003b10 <_printf_i+0xbc>
 8003b30:	680b      	ldr	r3, [r1, #0]
 8003b32:	6825      	ldr	r5, [r4, #0]
 8003b34:	1d18      	adds	r0, r3, #4
 8003b36:	6008      	str	r0, [r1, #0]
 8003b38:	0628      	lsls	r0, r5, #24
 8003b3a:	d501      	bpl.n	8003b40 <_printf_i+0xec>
 8003b3c:	681d      	ldr	r5, [r3, #0]
 8003b3e:	e002      	b.n	8003b46 <_printf_i+0xf2>
 8003b40:	0669      	lsls	r1, r5, #25
 8003b42:	d5fb      	bpl.n	8003b3c <_printf_i+0xe8>
 8003b44:	881d      	ldrh	r5, [r3, #0]
 8003b46:	2f6f      	cmp	r7, #111	; 0x6f
 8003b48:	bf0c      	ite	eq
 8003b4a:	2308      	moveq	r3, #8
 8003b4c:	230a      	movne	r3, #10
 8003b4e:	4852      	ldr	r0, [pc, #328]	; (8003c98 <_printf_i+0x244>)
 8003b50:	2100      	movs	r1, #0
 8003b52:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8003b56:	6866      	ldr	r6, [r4, #4]
 8003b58:	2e00      	cmp	r6, #0
 8003b5a:	bfa8      	it	ge
 8003b5c:	6821      	ldrge	r1, [r4, #0]
 8003b5e:	60a6      	str	r6, [r4, #8]
 8003b60:	bfa4      	itt	ge
 8003b62:	f021 0104 	bicge.w	r1, r1, #4
 8003b66:	6021      	strge	r1, [r4, #0]
 8003b68:	b90d      	cbnz	r5, 8003b6e <_printf_i+0x11a>
 8003b6a:	2e00      	cmp	r6, #0
 8003b6c:	d04d      	beq.n	8003c0a <_printf_i+0x1b6>
 8003b6e:	4616      	mov	r6, r2
 8003b70:	fbb5 f1f3 	udiv	r1, r5, r3
 8003b74:	fb03 5711 	mls	r7, r3, r1, r5
 8003b78:	5dc7      	ldrb	r7, [r0, r7]
 8003b7a:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8003b7e:	462f      	mov	r7, r5
 8003b80:	42bb      	cmp	r3, r7
 8003b82:	460d      	mov	r5, r1
 8003b84:	d9f4      	bls.n	8003b70 <_printf_i+0x11c>
 8003b86:	2b08      	cmp	r3, #8
 8003b88:	d10b      	bne.n	8003ba2 <_printf_i+0x14e>
 8003b8a:	6823      	ldr	r3, [r4, #0]
 8003b8c:	07df      	lsls	r7, r3, #31
 8003b8e:	d508      	bpl.n	8003ba2 <_printf_i+0x14e>
 8003b90:	6923      	ldr	r3, [r4, #16]
 8003b92:	6861      	ldr	r1, [r4, #4]
 8003b94:	4299      	cmp	r1, r3
 8003b96:	bfde      	ittt	le
 8003b98:	2330      	movle	r3, #48	; 0x30
 8003b9a:	f806 3c01 	strble.w	r3, [r6, #-1]
 8003b9e:	f106 36ff 	addle.w	r6, r6, #4294967295
 8003ba2:	1b92      	subs	r2, r2, r6
 8003ba4:	6122      	str	r2, [r4, #16]
 8003ba6:	464b      	mov	r3, r9
 8003ba8:	4621      	mov	r1, r4
 8003baa:	4640      	mov	r0, r8
 8003bac:	f8cd a000 	str.w	sl, [sp]
 8003bb0:	aa03      	add	r2, sp, #12
 8003bb2:	f7ff fedf 	bl	8003974 <_printf_common>
 8003bb6:	3001      	adds	r0, #1
 8003bb8:	d14c      	bne.n	8003c54 <_printf_i+0x200>
 8003bba:	f04f 30ff 	mov.w	r0, #4294967295
 8003bbe:	b004      	add	sp, #16
 8003bc0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003bc4:	4834      	ldr	r0, [pc, #208]	; (8003c98 <_printf_i+0x244>)
 8003bc6:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 8003bca:	680e      	ldr	r6, [r1, #0]
 8003bcc:	6823      	ldr	r3, [r4, #0]
 8003bce:	f856 5b04 	ldr.w	r5, [r6], #4
 8003bd2:	061f      	lsls	r7, r3, #24
 8003bd4:	600e      	str	r6, [r1, #0]
 8003bd6:	d514      	bpl.n	8003c02 <_printf_i+0x1ae>
 8003bd8:	07d9      	lsls	r1, r3, #31
 8003bda:	bf44      	itt	mi
 8003bdc:	f043 0320 	orrmi.w	r3, r3, #32
 8003be0:	6023      	strmi	r3, [r4, #0]
 8003be2:	b91d      	cbnz	r5, 8003bec <_printf_i+0x198>
 8003be4:	6823      	ldr	r3, [r4, #0]
 8003be6:	f023 0320 	bic.w	r3, r3, #32
 8003bea:	6023      	str	r3, [r4, #0]
 8003bec:	2310      	movs	r3, #16
 8003bee:	e7af      	b.n	8003b50 <_printf_i+0xfc>
 8003bf0:	6823      	ldr	r3, [r4, #0]
 8003bf2:	f043 0320 	orr.w	r3, r3, #32
 8003bf6:	6023      	str	r3, [r4, #0]
 8003bf8:	2378      	movs	r3, #120	; 0x78
 8003bfa:	4828      	ldr	r0, [pc, #160]	; (8003c9c <_printf_i+0x248>)
 8003bfc:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8003c00:	e7e3      	b.n	8003bca <_printf_i+0x176>
 8003c02:	065e      	lsls	r6, r3, #25
 8003c04:	bf48      	it	mi
 8003c06:	b2ad      	uxthmi	r5, r5
 8003c08:	e7e6      	b.n	8003bd8 <_printf_i+0x184>
 8003c0a:	4616      	mov	r6, r2
 8003c0c:	e7bb      	b.n	8003b86 <_printf_i+0x132>
 8003c0e:	680b      	ldr	r3, [r1, #0]
 8003c10:	6826      	ldr	r6, [r4, #0]
 8003c12:	1d1d      	adds	r5, r3, #4
 8003c14:	6960      	ldr	r0, [r4, #20]
 8003c16:	600d      	str	r5, [r1, #0]
 8003c18:	0635      	lsls	r5, r6, #24
 8003c1a:	681b      	ldr	r3, [r3, #0]
 8003c1c:	d501      	bpl.n	8003c22 <_printf_i+0x1ce>
 8003c1e:	6018      	str	r0, [r3, #0]
 8003c20:	e002      	b.n	8003c28 <_printf_i+0x1d4>
 8003c22:	0671      	lsls	r1, r6, #25
 8003c24:	d5fb      	bpl.n	8003c1e <_printf_i+0x1ca>
 8003c26:	8018      	strh	r0, [r3, #0]
 8003c28:	2300      	movs	r3, #0
 8003c2a:	4616      	mov	r6, r2
 8003c2c:	6123      	str	r3, [r4, #16]
 8003c2e:	e7ba      	b.n	8003ba6 <_printf_i+0x152>
 8003c30:	680b      	ldr	r3, [r1, #0]
 8003c32:	1d1a      	adds	r2, r3, #4
 8003c34:	600a      	str	r2, [r1, #0]
 8003c36:	681e      	ldr	r6, [r3, #0]
 8003c38:	2100      	movs	r1, #0
 8003c3a:	4630      	mov	r0, r6
 8003c3c:	6862      	ldr	r2, [r4, #4]
 8003c3e:	f000 f82f 	bl	8003ca0 <memchr>
 8003c42:	b108      	cbz	r0, 8003c48 <_printf_i+0x1f4>
 8003c44:	1b80      	subs	r0, r0, r6
 8003c46:	6060      	str	r0, [r4, #4]
 8003c48:	6863      	ldr	r3, [r4, #4]
 8003c4a:	6123      	str	r3, [r4, #16]
 8003c4c:	2300      	movs	r3, #0
 8003c4e:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8003c52:	e7a8      	b.n	8003ba6 <_printf_i+0x152>
 8003c54:	4632      	mov	r2, r6
 8003c56:	4649      	mov	r1, r9
 8003c58:	4640      	mov	r0, r8
 8003c5a:	6923      	ldr	r3, [r4, #16]
 8003c5c:	47d0      	blx	sl
 8003c5e:	3001      	adds	r0, #1
 8003c60:	d0ab      	beq.n	8003bba <_printf_i+0x166>
 8003c62:	6823      	ldr	r3, [r4, #0]
 8003c64:	079b      	lsls	r3, r3, #30
 8003c66:	d413      	bmi.n	8003c90 <_printf_i+0x23c>
 8003c68:	68e0      	ldr	r0, [r4, #12]
 8003c6a:	9b03      	ldr	r3, [sp, #12]
 8003c6c:	4298      	cmp	r0, r3
 8003c6e:	bfb8      	it	lt
 8003c70:	4618      	movlt	r0, r3
 8003c72:	e7a4      	b.n	8003bbe <_printf_i+0x16a>
 8003c74:	2301      	movs	r3, #1
 8003c76:	4632      	mov	r2, r6
 8003c78:	4649      	mov	r1, r9
 8003c7a:	4640      	mov	r0, r8
 8003c7c:	47d0      	blx	sl
 8003c7e:	3001      	adds	r0, #1
 8003c80:	d09b      	beq.n	8003bba <_printf_i+0x166>
 8003c82:	3501      	adds	r5, #1
 8003c84:	68e3      	ldr	r3, [r4, #12]
 8003c86:	9903      	ldr	r1, [sp, #12]
 8003c88:	1a5b      	subs	r3, r3, r1
 8003c8a:	42ab      	cmp	r3, r5
 8003c8c:	dcf2      	bgt.n	8003c74 <_printf_i+0x220>
 8003c8e:	e7eb      	b.n	8003c68 <_printf_i+0x214>
 8003c90:	2500      	movs	r5, #0
 8003c92:	f104 0619 	add.w	r6, r4, #25
 8003c96:	e7f5      	b.n	8003c84 <_printf_i+0x230>
 8003c98:	08003fdb 	.word	0x08003fdb
 8003c9c:	08003fec 	.word	0x08003fec

08003ca0 <memchr>:
 8003ca0:	4603      	mov	r3, r0
 8003ca2:	b510      	push	{r4, lr}
 8003ca4:	b2c9      	uxtb	r1, r1
 8003ca6:	4402      	add	r2, r0
 8003ca8:	4293      	cmp	r3, r2
 8003caa:	4618      	mov	r0, r3
 8003cac:	d101      	bne.n	8003cb2 <memchr+0x12>
 8003cae:	2000      	movs	r0, #0
 8003cb0:	e003      	b.n	8003cba <memchr+0x1a>
 8003cb2:	7804      	ldrb	r4, [r0, #0]
 8003cb4:	3301      	adds	r3, #1
 8003cb6:	428c      	cmp	r4, r1
 8003cb8:	d1f6      	bne.n	8003ca8 <memchr+0x8>
 8003cba:	bd10      	pop	{r4, pc}

08003cbc <memcpy>:
 8003cbc:	440a      	add	r2, r1
 8003cbe:	4291      	cmp	r1, r2
 8003cc0:	f100 33ff 	add.w	r3, r0, #4294967295
 8003cc4:	d100      	bne.n	8003cc8 <memcpy+0xc>
 8003cc6:	4770      	bx	lr
 8003cc8:	b510      	push	{r4, lr}
 8003cca:	f811 4b01 	ldrb.w	r4, [r1], #1
 8003cce:	4291      	cmp	r1, r2
 8003cd0:	f803 4f01 	strb.w	r4, [r3, #1]!
 8003cd4:	d1f9      	bne.n	8003cca <memcpy+0xe>
 8003cd6:	bd10      	pop	{r4, pc}

08003cd8 <memmove>:
 8003cd8:	4288      	cmp	r0, r1
 8003cda:	b510      	push	{r4, lr}
 8003cdc:	eb01 0402 	add.w	r4, r1, r2
 8003ce0:	d902      	bls.n	8003ce8 <memmove+0x10>
 8003ce2:	4284      	cmp	r4, r0
 8003ce4:	4623      	mov	r3, r4
 8003ce6:	d807      	bhi.n	8003cf8 <memmove+0x20>
 8003ce8:	1e43      	subs	r3, r0, #1
 8003cea:	42a1      	cmp	r1, r4
 8003cec:	d008      	beq.n	8003d00 <memmove+0x28>
 8003cee:	f811 2b01 	ldrb.w	r2, [r1], #1
 8003cf2:	f803 2f01 	strb.w	r2, [r3, #1]!
 8003cf6:	e7f8      	b.n	8003cea <memmove+0x12>
 8003cf8:	4601      	mov	r1, r0
 8003cfa:	4402      	add	r2, r0
 8003cfc:	428a      	cmp	r2, r1
 8003cfe:	d100      	bne.n	8003d02 <memmove+0x2a>
 8003d00:	bd10      	pop	{r4, pc}
 8003d02:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8003d06:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8003d0a:	e7f7      	b.n	8003cfc <memmove+0x24>

08003d0c <_free_r>:
 8003d0c:	b538      	push	{r3, r4, r5, lr}
 8003d0e:	4605      	mov	r5, r0
 8003d10:	2900      	cmp	r1, #0
 8003d12:	d043      	beq.n	8003d9c <_free_r+0x90>
 8003d14:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8003d18:	1f0c      	subs	r4, r1, #4
 8003d1a:	2b00      	cmp	r3, #0
 8003d1c:	bfb8      	it	lt
 8003d1e:	18e4      	addlt	r4, r4, r3
 8003d20:	f000 f8d0 	bl	8003ec4 <__malloc_lock>
 8003d24:	4a1e      	ldr	r2, [pc, #120]	; (8003da0 <_free_r+0x94>)
 8003d26:	6813      	ldr	r3, [r2, #0]
 8003d28:	4610      	mov	r0, r2
 8003d2a:	b933      	cbnz	r3, 8003d3a <_free_r+0x2e>
 8003d2c:	6063      	str	r3, [r4, #4]
 8003d2e:	6014      	str	r4, [r2, #0]
 8003d30:	4628      	mov	r0, r5
 8003d32:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8003d36:	f000 b8cb 	b.w	8003ed0 <__malloc_unlock>
 8003d3a:	42a3      	cmp	r3, r4
 8003d3c:	d90a      	bls.n	8003d54 <_free_r+0x48>
 8003d3e:	6821      	ldr	r1, [r4, #0]
 8003d40:	1862      	adds	r2, r4, r1
 8003d42:	4293      	cmp	r3, r2
 8003d44:	bf01      	itttt	eq
 8003d46:	681a      	ldreq	r2, [r3, #0]
 8003d48:	685b      	ldreq	r3, [r3, #4]
 8003d4a:	1852      	addeq	r2, r2, r1
 8003d4c:	6022      	streq	r2, [r4, #0]
 8003d4e:	6063      	str	r3, [r4, #4]
 8003d50:	6004      	str	r4, [r0, #0]
 8003d52:	e7ed      	b.n	8003d30 <_free_r+0x24>
 8003d54:	461a      	mov	r2, r3
 8003d56:	685b      	ldr	r3, [r3, #4]
 8003d58:	b10b      	cbz	r3, 8003d5e <_free_r+0x52>
 8003d5a:	42a3      	cmp	r3, r4
 8003d5c:	d9fa      	bls.n	8003d54 <_free_r+0x48>
 8003d5e:	6811      	ldr	r1, [r2, #0]
 8003d60:	1850      	adds	r0, r2, r1
 8003d62:	42a0      	cmp	r0, r4
 8003d64:	d10b      	bne.n	8003d7e <_free_r+0x72>
 8003d66:	6820      	ldr	r0, [r4, #0]
 8003d68:	4401      	add	r1, r0
 8003d6a:	1850      	adds	r0, r2, r1
 8003d6c:	4283      	cmp	r3, r0
 8003d6e:	6011      	str	r1, [r2, #0]
 8003d70:	d1de      	bne.n	8003d30 <_free_r+0x24>
 8003d72:	6818      	ldr	r0, [r3, #0]
 8003d74:	685b      	ldr	r3, [r3, #4]
 8003d76:	4401      	add	r1, r0
 8003d78:	6011      	str	r1, [r2, #0]
 8003d7a:	6053      	str	r3, [r2, #4]
 8003d7c:	e7d8      	b.n	8003d30 <_free_r+0x24>
 8003d7e:	d902      	bls.n	8003d86 <_free_r+0x7a>
 8003d80:	230c      	movs	r3, #12
 8003d82:	602b      	str	r3, [r5, #0]
 8003d84:	e7d4      	b.n	8003d30 <_free_r+0x24>
 8003d86:	6820      	ldr	r0, [r4, #0]
 8003d88:	1821      	adds	r1, r4, r0
 8003d8a:	428b      	cmp	r3, r1
 8003d8c:	bf01      	itttt	eq
 8003d8e:	6819      	ldreq	r1, [r3, #0]
 8003d90:	685b      	ldreq	r3, [r3, #4]
 8003d92:	1809      	addeq	r1, r1, r0
 8003d94:	6021      	streq	r1, [r4, #0]
 8003d96:	6063      	str	r3, [r4, #4]
 8003d98:	6054      	str	r4, [r2, #4]
 8003d9a:	e7c9      	b.n	8003d30 <_free_r+0x24>
 8003d9c:	bd38      	pop	{r3, r4, r5, pc}
 8003d9e:	bf00      	nop
 8003da0:	200010dc 	.word	0x200010dc

08003da4 <_malloc_r>:
 8003da4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003da6:	1ccd      	adds	r5, r1, #3
 8003da8:	f025 0503 	bic.w	r5, r5, #3
 8003dac:	3508      	adds	r5, #8
 8003dae:	2d0c      	cmp	r5, #12
 8003db0:	bf38      	it	cc
 8003db2:	250c      	movcc	r5, #12
 8003db4:	2d00      	cmp	r5, #0
 8003db6:	4606      	mov	r6, r0
 8003db8:	db01      	blt.n	8003dbe <_malloc_r+0x1a>
 8003dba:	42a9      	cmp	r1, r5
 8003dbc:	d903      	bls.n	8003dc6 <_malloc_r+0x22>
 8003dbe:	230c      	movs	r3, #12
 8003dc0:	6033      	str	r3, [r6, #0]
 8003dc2:	2000      	movs	r0, #0
 8003dc4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8003dc6:	f000 f87d 	bl	8003ec4 <__malloc_lock>
 8003dca:	4921      	ldr	r1, [pc, #132]	; (8003e50 <_malloc_r+0xac>)
 8003dcc:	680a      	ldr	r2, [r1, #0]
 8003dce:	4614      	mov	r4, r2
 8003dd0:	b99c      	cbnz	r4, 8003dfa <_malloc_r+0x56>
 8003dd2:	4f20      	ldr	r7, [pc, #128]	; (8003e54 <_malloc_r+0xb0>)
 8003dd4:	683b      	ldr	r3, [r7, #0]
 8003dd6:	b923      	cbnz	r3, 8003de2 <_malloc_r+0x3e>
 8003dd8:	4621      	mov	r1, r4
 8003dda:	4630      	mov	r0, r6
 8003ddc:	f000 f862 	bl	8003ea4 <_sbrk_r>
 8003de0:	6038      	str	r0, [r7, #0]
 8003de2:	4629      	mov	r1, r5
 8003de4:	4630      	mov	r0, r6
 8003de6:	f000 f85d 	bl	8003ea4 <_sbrk_r>
 8003dea:	1c43      	adds	r3, r0, #1
 8003dec:	d123      	bne.n	8003e36 <_malloc_r+0x92>
 8003dee:	230c      	movs	r3, #12
 8003df0:	4630      	mov	r0, r6
 8003df2:	6033      	str	r3, [r6, #0]
 8003df4:	f000 f86c 	bl	8003ed0 <__malloc_unlock>
 8003df8:	e7e3      	b.n	8003dc2 <_malloc_r+0x1e>
 8003dfa:	6823      	ldr	r3, [r4, #0]
 8003dfc:	1b5b      	subs	r3, r3, r5
 8003dfe:	d417      	bmi.n	8003e30 <_malloc_r+0x8c>
 8003e00:	2b0b      	cmp	r3, #11
 8003e02:	d903      	bls.n	8003e0c <_malloc_r+0x68>
 8003e04:	6023      	str	r3, [r4, #0]
 8003e06:	441c      	add	r4, r3
 8003e08:	6025      	str	r5, [r4, #0]
 8003e0a:	e004      	b.n	8003e16 <_malloc_r+0x72>
 8003e0c:	6863      	ldr	r3, [r4, #4]
 8003e0e:	42a2      	cmp	r2, r4
 8003e10:	bf0c      	ite	eq
 8003e12:	600b      	streq	r3, [r1, #0]
 8003e14:	6053      	strne	r3, [r2, #4]
 8003e16:	4630      	mov	r0, r6
 8003e18:	f000 f85a 	bl	8003ed0 <__malloc_unlock>
 8003e1c:	f104 000b 	add.w	r0, r4, #11
 8003e20:	1d23      	adds	r3, r4, #4
 8003e22:	f020 0007 	bic.w	r0, r0, #7
 8003e26:	1ac2      	subs	r2, r0, r3
 8003e28:	d0cc      	beq.n	8003dc4 <_malloc_r+0x20>
 8003e2a:	1a1b      	subs	r3, r3, r0
 8003e2c:	50a3      	str	r3, [r4, r2]
 8003e2e:	e7c9      	b.n	8003dc4 <_malloc_r+0x20>
 8003e30:	4622      	mov	r2, r4
 8003e32:	6864      	ldr	r4, [r4, #4]
 8003e34:	e7cc      	b.n	8003dd0 <_malloc_r+0x2c>
 8003e36:	1cc4      	adds	r4, r0, #3
 8003e38:	f024 0403 	bic.w	r4, r4, #3
 8003e3c:	42a0      	cmp	r0, r4
 8003e3e:	d0e3      	beq.n	8003e08 <_malloc_r+0x64>
 8003e40:	1a21      	subs	r1, r4, r0
 8003e42:	4630      	mov	r0, r6
 8003e44:	f000 f82e 	bl	8003ea4 <_sbrk_r>
 8003e48:	3001      	adds	r0, #1
 8003e4a:	d1dd      	bne.n	8003e08 <_malloc_r+0x64>
 8003e4c:	e7cf      	b.n	8003dee <_malloc_r+0x4a>
 8003e4e:	bf00      	nop
 8003e50:	200010dc 	.word	0x200010dc
 8003e54:	200010e0 	.word	0x200010e0

08003e58 <_realloc_r>:
 8003e58:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003e5a:	4607      	mov	r7, r0
 8003e5c:	4614      	mov	r4, r2
 8003e5e:	460e      	mov	r6, r1
 8003e60:	b921      	cbnz	r1, 8003e6c <_realloc_r+0x14>
 8003e62:	4611      	mov	r1, r2
 8003e64:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 8003e68:	f7ff bf9c 	b.w	8003da4 <_malloc_r>
 8003e6c:	b922      	cbnz	r2, 8003e78 <_realloc_r+0x20>
 8003e6e:	f7ff ff4d 	bl	8003d0c <_free_r>
 8003e72:	4625      	mov	r5, r4
 8003e74:	4628      	mov	r0, r5
 8003e76:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8003e78:	f000 f830 	bl	8003edc <_malloc_usable_size_r>
 8003e7c:	42a0      	cmp	r0, r4
 8003e7e:	d20f      	bcs.n	8003ea0 <_realloc_r+0x48>
 8003e80:	4621      	mov	r1, r4
 8003e82:	4638      	mov	r0, r7
 8003e84:	f7ff ff8e 	bl	8003da4 <_malloc_r>
 8003e88:	4605      	mov	r5, r0
 8003e8a:	2800      	cmp	r0, #0
 8003e8c:	d0f2      	beq.n	8003e74 <_realloc_r+0x1c>
 8003e8e:	4631      	mov	r1, r6
 8003e90:	4622      	mov	r2, r4
 8003e92:	f7ff ff13 	bl	8003cbc <memcpy>
 8003e96:	4631      	mov	r1, r6
 8003e98:	4638      	mov	r0, r7
 8003e9a:	f7ff ff37 	bl	8003d0c <_free_r>
 8003e9e:	e7e9      	b.n	8003e74 <_realloc_r+0x1c>
 8003ea0:	4635      	mov	r5, r6
 8003ea2:	e7e7      	b.n	8003e74 <_realloc_r+0x1c>

08003ea4 <_sbrk_r>:
 8003ea4:	b538      	push	{r3, r4, r5, lr}
 8003ea6:	2300      	movs	r3, #0
 8003ea8:	4d05      	ldr	r5, [pc, #20]	; (8003ec0 <_sbrk_r+0x1c>)
 8003eaa:	4604      	mov	r4, r0
 8003eac:	4608      	mov	r0, r1
 8003eae:	602b      	str	r3, [r5, #0]
 8003eb0:	f7fd fa64 	bl	800137c <_sbrk>
 8003eb4:	1c43      	adds	r3, r0, #1
 8003eb6:	d102      	bne.n	8003ebe <_sbrk_r+0x1a>
 8003eb8:	682b      	ldr	r3, [r5, #0]
 8003eba:	b103      	cbz	r3, 8003ebe <_sbrk_r+0x1a>
 8003ebc:	6023      	str	r3, [r4, #0]
 8003ebe:	bd38      	pop	{r3, r4, r5, pc}
 8003ec0:	20001274 	.word	0x20001274

08003ec4 <__malloc_lock>:
 8003ec4:	4801      	ldr	r0, [pc, #4]	; (8003ecc <__malloc_lock+0x8>)
 8003ec6:	f000 b811 	b.w	8003eec <__retarget_lock_acquire_recursive>
 8003eca:	bf00      	nop
 8003ecc:	2000127c 	.word	0x2000127c

08003ed0 <__malloc_unlock>:
 8003ed0:	4801      	ldr	r0, [pc, #4]	; (8003ed8 <__malloc_unlock+0x8>)
 8003ed2:	f000 b80c 	b.w	8003eee <__retarget_lock_release_recursive>
 8003ed6:	bf00      	nop
 8003ed8:	2000127c 	.word	0x2000127c

08003edc <_malloc_usable_size_r>:
 8003edc:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8003ee0:	1f18      	subs	r0, r3, #4
 8003ee2:	2b00      	cmp	r3, #0
 8003ee4:	bfbc      	itt	lt
 8003ee6:	580b      	ldrlt	r3, [r1, r0]
 8003ee8:	18c0      	addlt	r0, r0, r3
 8003eea:	4770      	bx	lr

08003eec <__retarget_lock_acquire_recursive>:
 8003eec:	4770      	bx	lr

08003eee <__retarget_lock_release_recursive>:
 8003eee:	4770      	bx	lr

08003ef0 <_init>:
 8003ef0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003ef2:	bf00      	nop
 8003ef4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003ef6:	bc08      	pop	{r3}
 8003ef8:	469e      	mov	lr, r3
 8003efa:	4770      	bx	lr

08003efc <_fini>:
 8003efc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003efe:	bf00      	nop
 8003f00:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003f02:	bc08      	pop	{r3}
 8003f04:	469e      	mov	lr, r3
 8003f06:	4770      	bx	lr
