<dec f='llvm/llvm/include/llvm/CodeGen/SelectionDAG.h' l='822' type='llvm::SDValue llvm::SelectionDAG::getLogicalNOT(const llvm::SDLoc &amp; DL, llvm::SDValue Val, llvm::EVT VT)'/>
<doc f='llvm/llvm/include/llvm/CodeGen/SelectionDAG.h' l='821'>/// Create a logical NOT operation as (XOR Val, BooleanOne).</doc>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/LegalizeDAG.cpp' l='3567' u='c' c='_ZN12_GLOBAL__N_120SelectionDAGLegalize10ExpandNodeEPN4llvm6SDNodeE'/>
<def f='llvm/llvm/lib/CodeGen/SelectionDAG/SelectionDAG.cpp' l='1175' ll='1178' type='llvm::SDValue llvm::SelectionDAG::getLogicalNOT(const llvm::SDLoc &amp; DL, llvm::SDValue Val, llvm::EVT VT)'/>
<use f='llvm/llvm/lib/Target/Hexagon/HexagonISelLowering.cpp' l='2707' u='c' c='_ZNK4llvm21HexagonTargetLowering16LowerAddSubCarryENS_7SDValueERNS_12SelectionDAGE'/>
<use f='llvm/llvm/lib/Target/Hexagon/HexagonISelLowering.cpp' l='2707' u='c' c='_ZNK4llvm21HexagonTargetLowering16LowerAddSubCarryENS_7SDValueERNS_12SelectionDAGE'/>
<use f='llvm/llvm/lib/Target/Hexagon/HexagonISelLowering.cpp' l='2709' u='c' c='_ZNK4llvm21HexagonTargetLowering16LowerAddSubCarryENS_7SDValueERNS_12SelectionDAGE'/>
<use f='llvm/llvm/lib/Target/Hexagon/HexagonISelLowering.cpp' l='2709' u='c' c='_ZNK4llvm21HexagonTargetLowering16LowerAddSubCarryENS_7SDValueERNS_12SelectionDAGE'/>
