	component clk_ss_clock_bridge_rec_rx is
		port (
			in_clk    : in  std_logic := 'X'; -- clk
			out_clk   : out std_logic;        -- clk
			out_clk_1 : out std_logic         -- clk
		);
	end component clk_ss_clock_bridge_rec_rx;

