// Seed: 1877125374
module module_0 ();
  reg  id_1;
  wire id_2;
  always begin : LABEL_0
    id_1 = id_1;
  end
  localparam id_3 = 1;
  logic id_4;
  ;
endmodule
module module_1 #(
    parameter id_33 = 32'd49
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18#(
        .id_19(id_20[-1]),
        .id_21(-1),
        .id_22(1),
        .id_23(id_24),
        .id_25(id_26),
        .id_27(1),
        .id_28(id_29),
        .id_30(1),
        .id_31({id_32, "", -1, _id_33}),
        .id_34(-1)
    ),
    id_35,
    id_36,
    id_37,
    id_38,
    id_39,
    id_40,
    id_41,
    id_42,
    id_43,
    id_44,
    id_45,
    id_46,
    id_47,
    id_48,
    id_49,
    id_50,
    id_51,
    id_52,
    id_53,
    id_54,
    id_55,
    id_56,
    id_57
);
  input wire id_41;
  output wire id_40;
  inout wire id_39;
  input wire id_38;
  output wire id_37;
  input wire id_36;
  inout wire id_35;
  output wire id_34;
  input wire _id_33;
  output wire id_32;
  input wire id_31;
  input wire id_30;
  input wire id_29;
  inout wire id_28;
  input wire id_27;
  inout wire id_26;
  output wire id_25;
  output wire id_24;
  input wire id_23;
  input wire id_22;
  output wire id_21;
  input logic [7:0] id_20;
  output wire id_19;
  output wire id_18;
  output wire id_17;
  input wire id_16;
  input wire id_15;
  input wire id_14;
  inout wire id_13;
  input wire id_12;
  inout wire id_11;
  input wire id_10;
  inout wire id_9;
  inout logic [7:0] id_8;
  output wire id_7;
  output wire id_6;
  output wire id_5;
  inout wire id_4;
  module_0 modCall_1 ();
  input wire id_3;
  input wire id_2;
  output wire id_1;
  assign id_8[id_33] = id_53 - 1 ? id_31 : -1;
endmodule
