Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Wed May 28 12:21:51 2025
| Host         : Alexa running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file test_env_timing_summary_routed.rpt -pb test_env_timing_summary_routed.pb -rpx test_env_timing_summary_routed.rpx -warn_on_violation
| Design       : test_env
| Device       : 7a100t-csg324
| Speed File   : -2L  PRODUCTION 1.23 2018-06-13
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  33          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (2)
6. checking no_output_delay (30)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (30)
--------------------------------
 There are 30 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.421        0.000                      0                 1024        0.073        0.000                      0                 1024        3.870        0.000                       0                   391  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         1.421        0.000                      0                 1024        0.073        0.000                      0                 1024        3.870        0.000                       0                   391  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        1.421ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.073ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.870ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.421ns  (required time - arrival time)
  Source:                 I_D/RF_reg_2/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Zero_EX_MEM_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.483ns  (logic 4.202ns (49.537%)  route 4.281ns (50.463%))
  Logic Levels:           13  (CARRY4=7 LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.399ns = ( 14.399 - 10.000 ) 
    Source Clock Delay      (SCD):    4.638ns
    Clock Pessimism Removal (CPR):    0.226ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.413     1.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.717     3.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.211 r  clk_IBUF_BUFG_inst/O
                         net (fo=390, routed)         1.427     4.638    I_D/clk_IBUF_BUFG
    RAMB18_X0Y23         RAMB18E1                                     r  I_D/RF_reg_2/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y23         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      2.125     6.763 r  I_D/RF_reg_2/DOADO[0]
                         net (fo=4, routed)           1.032     7.796    I_D/RD2[0]
    SLICE_X6Y56          LUT6 (Prop_lut6_I3_O)        0.105     7.901 r  I_D/p_2_out_carry_i_5/O
                         net (fo=1, routed)           0.429     8.330    E/S[0]
    SLICE_X7Y55          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.545     8.875 r  E/p_2_out_carry/CO[3]
                         net (fo=1, routed)           0.000     8.875    E/p_2_out_carry_n_0
    SLICE_X7Y56          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.973 r  E/p_2_out_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.973    E/p_2_out_carry__0_n_0
    SLICE_X7Y57          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.071 r  E/p_2_out_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.071    E/p_2_out_carry__1_n_0
    SLICE_X7Y58          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.169 r  E/p_2_out_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.169    E/p_2_out_carry__2_n_0
    SLICE_X7Y59          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.267 r  E/p_2_out_carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.267    E/p_2_out_carry__3_n_0
    SLICE_X7Y60          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.365 r  E/p_2_out_carry__4/CO[3]
                         net (fo=1, routed)           0.000     9.365    E/p_2_out_carry__4_n_0
    SLICE_X7Y61          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260     9.625 f  E/p_2_out_carry__5/O[3]
                         net (fo=2, routed)           0.460    10.085    I_D/p_2_out[27]
    SLICE_X8Y62          LUT6 (Prop_lut6_I5_O)        0.257    10.342 r  I_D/GTZ_EX_MEM_i_10/O
                         net (fo=2, routed)           0.677    11.020    I_D/RF_reg_2_12
    SLICE_X11Y61         LUT4 (Prop_lut4_I2_O)        0.105    11.125 f  I_D/GTZ_EX_MEM_i_7/O
                         net (fo=1, routed)           0.331    11.455    I_D/GTZ_EX_MEM_i_7_n_0
    SLICE_X11Y62         LUT5 (Prop_lut5_I4_O)        0.105    11.560 f  I_D/GTZ_EX_MEM_i_3/O
                         net (fo=2, routed)           0.462    12.023    I_D/GTZ_EX_MEM_i_3_n_0
    SLICE_X6Y61          LUT6 (Prop_lut6_I5_O)        0.105    12.128 f  I_D/led_OBUF[14]_inst_i_7/O
                         net (fo=1, routed)           0.458    12.586    I_D/led_OBUF[14]_inst_i_7_n_0
    SLICE_X6Y57          LUT6 (Prop_lut6_I5_O)        0.105    12.691 r  I_D/led_OBUF[14]_inst_i_1/O
                         net (fo=2, routed)           0.430    13.121    led_OBUF[14]
    SLICE_X1Y60          FDRE                                         r  Zero_EX_MEM_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.347    11.347 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.628    12.975    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    13.052 r  clk_IBUF_BUFG_inst/O
                         net (fo=390, routed)         1.347    14.399    clk_IBUF_BUFG
    SLICE_X1Y60          FDRE                                         r  Zero_EX_MEM_reg/C
                         clock pessimism              0.226    14.624    
                         clock uncertainty           -0.035    14.589    
    SLICE_X1Y60          FDRE (Setup_fdre_C_D)       -0.047    14.542    Zero_EX_MEM_reg
  -------------------------------------------------------------------
                         required time                         14.542    
                         arrival time                         -13.121    
  -------------------------------------------------------------------
                         slack                                  1.421    

Slack (MET) :             1.522ns  (required time - arrival time)
  Source:                 C1/q2_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            I_D/RF_reg_1/WEBWE[2]
                            (falling edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.734ns  (logic 0.604ns (22.089%)  route 2.130ns (77.911%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.371ns = ( 9.371 - 5.000 ) 
    Source Clock Delay      (SCD):    4.666ns
    Clock Pessimism Removal (CPR):    0.226ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.413     1.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.717     3.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.211 r  clk_IBUF_BUFG_inst/O
                         net (fo=390, routed)         1.456     4.666    C1/clk_IBUF_BUFG
    SLICE_X0Y63          FDRE                                         r  C1/q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y63          FDRE (Prop_fdre_C_Q)         0.348     5.014 r  C1/q2_reg/Q
                         net (fo=4, routed)           0.832     5.847    C1/q2
    SLICE_X5Y63          LUT2 (Prop_lut2_I0_O)        0.256     6.103 r  C1/Instruction_IF_ID[31]_i_1/O
                         net (fo=328, routed)         1.298     7.401    I_D/en
    RAMB18_X0Y22         RAMB18E1                                     r  I_D/RF_reg_1/WEBWE[2]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.347     6.347 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.628     7.975    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     8.052 f  clk_IBUF_BUFG_inst/O
                         net (fo=390, routed)         1.318     9.371    I_D/RF_reg_2_19
    RAMB18_X0Y22         RAMB18E1                                     r  I_D/RF_reg_1/CLKBWRCLK  (IS_INVERTED)
                         clock pessimism              0.226     9.596    
                         clock uncertainty           -0.035     9.561    
    RAMB18_X0Y22         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_WEBWE[2])
                                                     -0.638     8.923    I_D/RF_reg_1
  -------------------------------------------------------------------
                         required time                          8.923    
                         arrival time                          -7.401    
  -------------------------------------------------------------------
                         slack                                  1.522    

Slack (MET) :             1.522ns  (required time - arrival time)
  Source:                 C1/q2_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            I_D/RF_reg_1/WEBWE[3]
                            (falling edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.734ns  (logic 0.604ns (22.089%)  route 2.130ns (77.911%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.371ns = ( 9.371 - 5.000 ) 
    Source Clock Delay      (SCD):    4.666ns
    Clock Pessimism Removal (CPR):    0.226ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.413     1.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.717     3.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.211 r  clk_IBUF_BUFG_inst/O
                         net (fo=390, routed)         1.456     4.666    C1/clk_IBUF_BUFG
    SLICE_X0Y63          FDRE                                         r  C1/q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y63          FDRE (Prop_fdre_C_Q)         0.348     5.014 r  C1/q2_reg/Q
                         net (fo=4, routed)           0.832     5.847    C1/q2
    SLICE_X5Y63          LUT2 (Prop_lut2_I0_O)        0.256     6.103 r  C1/Instruction_IF_ID[31]_i_1/O
                         net (fo=328, routed)         1.298     7.401    I_D/en
    RAMB18_X0Y22         RAMB18E1                                     r  I_D/RF_reg_1/WEBWE[3]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.347     6.347 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.628     7.975    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     8.052 f  clk_IBUF_BUFG_inst/O
                         net (fo=390, routed)         1.318     9.371    I_D/RF_reg_2_19
    RAMB18_X0Y22         RAMB18E1                                     r  I_D/RF_reg_1/CLKBWRCLK  (IS_INVERTED)
                         clock pessimism              0.226     9.596    
                         clock uncertainty           -0.035     9.561    
    RAMB18_X0Y22         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_WEBWE[3])
                                                     -0.638     8.923    I_D/RF_reg_1
  -------------------------------------------------------------------
                         required time                          8.923    
                         arrival time                          -7.401    
  -------------------------------------------------------------------
                         slack                                  1.522    

Slack (MET) :             1.522ns  (required time - arrival time)
  Source:                 C1/q2_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            I_D/RF_reg_2/WEBWE[2]
                            (falling edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.734ns  (logic 0.604ns (22.089%)  route 2.130ns (77.911%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.371ns = ( 9.371 - 5.000 ) 
    Source Clock Delay      (SCD):    4.666ns
    Clock Pessimism Removal (CPR):    0.226ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.413     1.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.717     3.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.211 r  clk_IBUF_BUFG_inst/O
                         net (fo=390, routed)         1.456     4.666    C1/clk_IBUF_BUFG
    SLICE_X0Y63          FDRE                                         r  C1/q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y63          FDRE (Prop_fdre_C_Q)         0.348     5.014 r  C1/q2_reg/Q
                         net (fo=4, routed)           0.832     5.847    C1/q2
    SLICE_X5Y63          LUT2 (Prop_lut2_I0_O)        0.256     6.103 r  C1/Instruction_IF_ID[31]_i_1/O
                         net (fo=328, routed)         1.298     7.401    I_D/en
    RAMB18_X0Y23         RAMB18E1                                     r  I_D/RF_reg_2/WEBWE[2]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.347     6.347 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.628     7.975    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     8.052 f  clk_IBUF_BUFG_inst/O
                         net (fo=390, routed)         1.318     9.371    I_D/RF_reg_2_19
    RAMB18_X0Y23         RAMB18E1                                     r  I_D/RF_reg_2/CLKBWRCLK  (IS_INVERTED)
                         clock pessimism              0.226     9.596    
                         clock uncertainty           -0.035     9.561    
    RAMB18_X0Y23         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_WEBWE[2])
                                                     -0.638     8.923    I_D/RF_reg_2
  -------------------------------------------------------------------
                         required time                          8.923    
                         arrival time                          -7.401    
  -------------------------------------------------------------------
                         slack                                  1.522    

Slack (MET) :             1.522ns  (required time - arrival time)
  Source:                 C1/q2_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            I_D/RF_reg_2/WEBWE[3]
                            (falling edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.734ns  (logic 0.604ns (22.089%)  route 2.130ns (77.911%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.371ns = ( 9.371 - 5.000 ) 
    Source Clock Delay      (SCD):    4.666ns
    Clock Pessimism Removal (CPR):    0.226ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.413     1.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.717     3.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.211 r  clk_IBUF_BUFG_inst/O
                         net (fo=390, routed)         1.456     4.666    C1/clk_IBUF_BUFG
    SLICE_X0Y63          FDRE                                         r  C1/q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y63          FDRE (Prop_fdre_C_Q)         0.348     5.014 r  C1/q2_reg/Q
                         net (fo=4, routed)           0.832     5.847    C1/q2
    SLICE_X5Y63          LUT2 (Prop_lut2_I0_O)        0.256     6.103 r  C1/Instruction_IF_ID[31]_i_1/O
                         net (fo=328, routed)         1.298     7.401    I_D/en
    RAMB18_X0Y23         RAMB18E1                                     r  I_D/RF_reg_2/WEBWE[3]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.347     6.347 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.628     7.975    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     8.052 f  clk_IBUF_BUFG_inst/O
                         net (fo=390, routed)         1.318     9.371    I_D/RF_reg_2_19
    RAMB18_X0Y23         RAMB18E1                                     r  I_D/RF_reg_2/CLKBWRCLK  (IS_INVERTED)
                         clock pessimism              0.226     9.596    
                         clock uncertainty           -0.035     9.561    
    RAMB18_X0Y23         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_WEBWE[3])
                                                     -0.638     8.923    I_D/RF_reg_2
  -------------------------------------------------------------------
                         required time                          8.923    
                         arrival time                          -7.401    
  -------------------------------------------------------------------
                         slack                                  1.522    

Slack (MET) :             1.531ns  (required time - arrival time)
  Source:                 MemtoReg_MEM_WB_reg__0/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            I_D/RF_reg_1/DIBDI[12]
                            (falling edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.990ns  (logic 0.649ns (21.703%)  route 2.341ns (78.297%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.371ns = ( 9.371 - 5.000 ) 
    Source Clock Delay      (SCD):    4.663ns
    Clock Pessimism Removal (CPR):    0.226ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.413     1.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.717     3.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.211 r  clk_IBUF_BUFG_inst/O
                         net (fo=390, routed)         1.453     4.663    clk_IBUF_BUFG
    SLICE_X6Y63          FDRE                                         r  MemtoReg_MEM_WB_reg__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y63          FDRE (Prop_fdre_C_Q)         0.398     5.061 r  MemtoReg_MEM_WB_reg__0/Q
                         net (fo=45, routed)          1.474     6.535    I_D/MemtoReg_MEM_WB
    SLICE_X11Y60         LUT3 (Prop_lut3_I1_O)        0.251     6.786 r  I_D/RF_reg_1_i_21/O
                         net (fo=2, routed)           0.867     7.654    I_D/WD[28]
    RAMB18_X0Y22         RAMB18E1                                     r  I_D/RF_reg_1/DIBDI[12]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.347     6.347 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.628     7.975    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     8.052 f  clk_IBUF_BUFG_inst/O
                         net (fo=390, routed)         1.318     9.371    I_D/RF_reg_2_19
    RAMB18_X0Y22         RAMB18E1                                     r  I_D/RF_reg_1/CLKBWRCLK  (IS_INVERTED)
                         clock pessimism              0.226     9.596    
                         clock uncertainty           -0.035     9.561    
    RAMB18_X0Y22         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_DIBDI[12])
                                                     -0.376     9.185    I_D/RF_reg_1
  -------------------------------------------------------------------
                         required time                          9.185    
                         arrival time                          -7.654    
  -------------------------------------------------------------------
                         slack                                  1.531    

Slack (MET) :             1.557ns  (required time - arrival time)
  Source:                 MemtoReg_MEM_WB_reg__0/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            I_D/RF_reg_1/DIADI[8]
                            (falling edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.967ns  (logic 0.643ns (21.668%)  route 2.324ns (78.332%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.371ns = ( 9.371 - 5.000 ) 
    Source Clock Delay      (SCD):    4.663ns
    Clock Pessimism Removal (CPR):    0.226ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.413     1.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.717     3.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.211 r  clk_IBUF_BUFG_inst/O
                         net (fo=390, routed)         1.453     4.663    clk_IBUF_BUFG
    SLICE_X6Y63          FDRE                                         r  MemtoReg_MEM_WB_reg__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y63          FDRE (Prop_fdre_C_Q)         0.398     5.061 r  MemtoReg_MEM_WB_reg__0/Q
                         net (fo=45, routed)          1.649     6.710    I_D/MemtoReg_MEM_WB
    SLICE_X12Y56         LUT3 (Prop_lut3_I1_O)        0.245     6.955 r  I_D/RF_reg_1_i_9/O
                         net (fo=3, routed)           0.676     7.631    I_D/WD[8]
    RAMB18_X0Y22         RAMB18E1                                     r  I_D/RF_reg_1/DIADI[8]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.347     6.347 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.628     7.975    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     8.052 f  clk_IBUF_BUFG_inst/O
                         net (fo=390, routed)         1.318     9.371    I_D/RF_reg_2_19
    RAMB18_X0Y22         RAMB18E1                                     r  I_D/RF_reg_1/CLKBWRCLK  (IS_INVERTED)
                         clock pessimism              0.226     9.596    
                         clock uncertainty           -0.035     9.561    
    RAMB18_X0Y22         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_DIADI[8])
                                                     -0.373     9.188    I_D/RF_reg_1
  -------------------------------------------------------------------
                         required time                          9.188    
                         arrival time                          -7.631    
  -------------------------------------------------------------------
                         slack                                  1.557    

Slack (MET) :             1.592ns  (required time - arrival time)
  Source:                 MemtoReg_MEM_WB_reg__0/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            I_D/RF_reg_1/DIADI[4]
                            (falling edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.932ns  (logic 0.650ns (22.170%)  route 2.282ns (77.830%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.371ns = ( 9.371 - 5.000 ) 
    Source Clock Delay      (SCD):    4.663ns
    Clock Pessimism Removal (CPR):    0.226ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.413     1.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.717     3.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.211 r  clk_IBUF_BUFG_inst/O
                         net (fo=390, routed)         1.453     4.663    clk_IBUF_BUFG
    SLICE_X6Y63          FDRE                                         r  MemtoReg_MEM_WB_reg__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y63          FDRE (Prop_fdre_C_Q)         0.398     5.061 r  MemtoReg_MEM_WB_reg__0/Q
                         net (fo=45, routed)          1.439     6.500    I_D/MemtoReg_MEM_WB
    SLICE_X12Y59         LUT3 (Prop_lut3_I1_O)        0.252     6.752 r  I_D/RF_reg_1_i_13/O
                         net (fo=2, routed)           0.843     7.595    I_D/WD[4]
    RAMB18_X0Y22         RAMB18E1                                     r  I_D/RF_reg_1/DIADI[4]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.347     6.347 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.628     7.975    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     8.052 f  clk_IBUF_BUFG_inst/O
                         net (fo=390, routed)         1.318     9.371    I_D/RF_reg_2_19
    RAMB18_X0Y22         RAMB18E1                                     r  I_D/RF_reg_1/CLKBWRCLK  (IS_INVERTED)
                         clock pessimism              0.226     9.596    
                         clock uncertainty           -0.035     9.561    
    RAMB18_X0Y22         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_DIADI[4])
                                                     -0.373     9.188    I_D/RF_reg_1
  -------------------------------------------------------------------
                         required time                          9.188    
                         arrival time                          -7.595    
  -------------------------------------------------------------------
                         slack                                  1.592    

Slack (MET) :             1.624ns  (required time - arrival time)
  Source:                 MemtoReg_MEM_WB_reg__0/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            I_D/RF_reg_1/DIADI[3]
                            (falling edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.901ns  (logic 0.643ns (22.167%)  route 2.258ns (77.833%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.371ns = ( 9.371 - 5.000 ) 
    Source Clock Delay      (SCD):    4.663ns
    Clock Pessimism Removal (CPR):    0.226ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.413     1.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.717     3.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.211 r  clk_IBUF_BUFG_inst/O
                         net (fo=390, routed)         1.453     4.663    clk_IBUF_BUFG
    SLICE_X6Y63          FDRE                                         r  MemtoReg_MEM_WB_reg__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y63          FDRE (Prop_fdre_C_Q)         0.398     5.061 r  MemtoReg_MEM_WB_reg__0/Q
                         net (fo=45, routed)          1.622     6.684    I_D/MemtoReg_MEM_WB
    SLICE_X12Y57         LUT3 (Prop_lut3_I1_O)        0.245     6.929 r  I_D/RF_reg_1_i_14/O
                         net (fo=2, routed)           0.635     7.564    I_D/WD[3]
    RAMB18_X0Y22         RAMB18E1                                     r  I_D/RF_reg_1/DIADI[3]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.347     6.347 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.628     7.975    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     8.052 f  clk_IBUF_BUFG_inst/O
                         net (fo=390, routed)         1.318     9.371    I_D/RF_reg_2_19
    RAMB18_X0Y22         RAMB18E1                                     r  I_D/RF_reg_1/CLKBWRCLK  (IS_INVERTED)
                         clock pessimism              0.226     9.596    
                         clock uncertainty           -0.035     9.561    
    RAMB18_X0Y22         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_DIADI[3])
                                                     -0.373     9.188    I_D/RF_reg_1
  -------------------------------------------------------------------
                         required time                          9.188    
                         arrival time                          -7.564    
  -------------------------------------------------------------------
                         slack                                  1.624    

Slack (MET) :             1.689ns  (required time - arrival time)
  Source:                 MemtoReg_MEM_WB_reg__0/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            I_D/RF_reg_1/DIADI[2]
                            (falling edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.836ns  (logic 0.650ns (22.923%)  route 2.186ns (77.077%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.371ns = ( 9.371 - 5.000 ) 
    Source Clock Delay      (SCD):    4.663ns
    Clock Pessimism Removal (CPR):    0.226ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.413     1.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.717     3.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.211 r  clk_IBUF_BUFG_inst/O
                         net (fo=390, routed)         1.453     4.663    clk_IBUF_BUFG
    SLICE_X6Y63          FDRE                                         r  MemtoReg_MEM_WB_reg__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y63          FDRE (Prop_fdre_C_Q)         0.398     5.061 r  MemtoReg_MEM_WB_reg__0/Q
                         net (fo=45, routed)          1.439     6.500    I_D/MemtoReg_MEM_WB
    SLICE_X12Y60         LUT3 (Prop_lut3_I1_O)        0.252     6.752 r  I_D/RF_reg_1_i_15/O
                         net (fo=2, routed)           0.747     7.499    I_D/WD[2]
    RAMB18_X0Y22         RAMB18E1                                     r  I_D/RF_reg_1/DIADI[2]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.347     6.347 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.628     7.975    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     8.052 f  clk_IBUF_BUFG_inst/O
                         net (fo=390, routed)         1.318     9.371    I_D/RF_reg_2_19
    RAMB18_X0Y22         RAMB18E1                                     r  I_D/RF_reg_1/CLKBWRCLK  (IS_INVERTED)
                         clock pessimism              0.226     9.596    
                         clock uncertainty           -0.035     9.561    
    RAMB18_X0Y22         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_DIADI[2])
                                                     -0.373     9.188    I_D/RF_reg_1
  -------------------------------------------------------------------
                         required time                          9.188    
                         arrival time                          -7.499    
  -------------------------------------------------------------------
                         slack                                  1.689    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 RD2_EX_MEM_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            M/ram_reg_0_63_30_30/SP/I
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.141ns (55.507%)  route 0.113ns (44.493%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.009ns
    Source Clock Delay      (SCD):    1.492ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=390, routed)         0.573     1.492    clk_IBUF_BUFG
    SLICE_X9Y61          FDRE                                         r  RD2_EX_MEM_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y61          FDRE (Prop_fdre_C_Q)         0.141     1.633 r  RD2_EX_MEM_reg[30]/Q
                         net (fo=1, routed)           0.113     1.746    M/ram_reg_0_63_30_30/D
    SLICE_X10Y61         RAMS64E                                      r  M/ram_reg_0_63_30_30/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=390, routed)         0.844     2.009    M/ram_reg_0_63_30_30/WCLK
    SLICE_X10Y61         RAMS64E                                      r  M/ram_reg_0_63_30_30/SP/CLK
                         clock pessimism             -0.479     1.529    
    SLICE_X10Y61         RAMS64E (Hold_rams64e_CLK_I)
                                                      0.144     1.673    M/ram_reg_0_63_30_30/SP
  -------------------------------------------------------------------
                         required time                         -1.673    
                         arrival time                           1.746    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 RD2_EX_MEM_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            M/ram_reg_0_63_31_31/SP/I
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.258ns  (logic 0.141ns (54.614%)  route 0.117ns (45.386%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.010ns
    Source Clock Delay      (SCD):    1.493ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=390, routed)         0.574     1.493    clk_IBUF_BUFG
    SLICE_X9Y59          FDRE                                         r  RD2_EX_MEM_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y59          FDRE (Prop_fdre_C_Q)         0.141     1.634 r  RD2_EX_MEM_reg[31]/Q
                         net (fo=1, routed)           0.117     1.752    M/ram_reg_0_63_31_31/D
    SLICE_X10Y59         RAMS64E                                      r  M/ram_reg_0_63_31_31/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=390, routed)         0.845     2.010    M/ram_reg_0_63_31_31/WCLK
    SLICE_X10Y59         RAMS64E                                      r  M/ram_reg_0_63_31_31/SP/CLK
                         clock pessimism             -0.479     1.530    
    SLICE_X10Y59         RAMS64E (Hold_rams64e_CLK_I)
                                                      0.144     1.674    M/ram_reg_0_63_31_31/SP
  -------------------------------------------------------------------
                         required time                         -1.674    
                         arrival time                           1.752    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 RD2_EX_MEM_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            M/ram_reg_0_63_4_4/SP/I
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.078%)  route 0.110ns (43.922%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.010ns
    Source Clock Delay      (SCD):    1.493ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=390, routed)         0.574     1.493    clk_IBUF_BUFG
    SLICE_X11Y58         FDRE                                         r  RD2_EX_MEM_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y58         FDRE (Prop_fdre_C_Q)         0.141     1.634 r  RD2_EX_MEM_reg[4]/Q
                         net (fo=1, routed)           0.110     1.745    M/ram_reg_0_63_4_4/D
    SLICE_X10Y59         RAMS64E                                      r  M/ram_reg_0_63_4_4/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=390, routed)         0.845     2.010    M/ram_reg_0_63_4_4/WCLK
    SLICE_X10Y59         RAMS64E                                      r  M/ram_reg_0_63_4_4/SP/CLK
                         clock pessimism             -0.500     1.509    
    SLICE_X10Y59         RAMS64E (Hold_rams64e_CLK_I)
                                                      0.146     1.655    M/ram_reg_0_63_4_4/SP
  -------------------------------------------------------------------
                         required time                         -1.655    
                         arrival time                           1.745    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 RD2_EX_MEM_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            M/ram_reg_0_63_6_6/SP/I
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.249ns  (logic 0.141ns (56.528%)  route 0.108ns (43.472%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.010ns
    Source Clock Delay      (SCD):    1.493ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=390, routed)         0.574     1.493    clk_IBUF_BUFG
    SLICE_X11Y57         FDRE                                         r  RD2_EX_MEM_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y57         FDRE (Prop_fdre_C_Q)         0.141     1.634 r  RD2_EX_MEM_reg[6]/Q
                         net (fo=1, routed)           0.108     1.743    M/ram_reg_0_63_6_6/D
    SLICE_X10Y57         RAMS64E                                      r  M/ram_reg_0_63_6_6/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=390, routed)         0.845     2.010    M/ram_reg_0_63_6_6/WCLK
    SLICE_X10Y57         RAMS64E                                      r  M/ram_reg_0_63_6_6/SP/CLK
                         clock pessimism             -0.503     1.506    
    SLICE_X10Y57         RAMS64E (Hold_rams64e_CLK_I)
                                                      0.144     1.650    M/ram_reg_0_63_6_6/SP
  -------------------------------------------------------------------
                         required time                         -1.650    
                         arrival time                           1.743    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 ALURes_EX_MEM_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            M/ram_reg_0_63_0_0/SP/ADR4
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.164ns (48.776%)  route 0.172ns (51.224%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.011ns
    Source Clock Delay      (SCD):    1.494ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=390, routed)         0.575     1.494    clk_IBUF_BUFG
    SLICE_X10Y56         FDRE                                         r  ALURes_EX_MEM_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y56         FDRE (Prop_fdre_C_Q)         0.164     1.658 r  ALURes_EX_MEM_reg[4]/Q
                         net (fo=33, routed)          0.172     1.831    M/ram_reg_0_63_0_0/A4
    SLICE_X8Y56          RAMS64E                                      r  M/ram_reg_0_63_0_0/SP/ADR4
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=390, routed)         0.846     2.011    M/ram_reg_0_63_0_0/WCLK
    SLICE_X8Y56          RAMS64E                                      r  M/ram_reg_0_63_0_0/SP/CLK
                         clock pessimism             -0.479     1.531    
    SLICE_X8Y56          RAMS64E (Hold_rams64e_CLK_ADR4)
                                                      0.200     1.731    M/ram_reg_0_63_0_0/SP
  -------------------------------------------------------------------
                         required time                         -1.731    
                         arrival time                           1.831    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 ALURes_EX_MEM_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            M/ram_reg_0_63_10_10/SP/ADR4
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.164ns (48.776%)  route 0.172ns (51.224%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.011ns
    Source Clock Delay      (SCD):    1.494ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=390, routed)         0.575     1.494    clk_IBUF_BUFG
    SLICE_X10Y56         FDRE                                         r  ALURes_EX_MEM_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y56         FDRE (Prop_fdre_C_Q)         0.164     1.658 r  ALURes_EX_MEM_reg[4]/Q
                         net (fo=33, routed)          0.172     1.831    M/ram_reg_0_63_10_10/A4
    SLICE_X8Y56          RAMS64E                                      r  M/ram_reg_0_63_10_10/SP/ADR4
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=390, routed)         0.846     2.011    M/ram_reg_0_63_10_10/WCLK
    SLICE_X8Y56          RAMS64E                                      r  M/ram_reg_0_63_10_10/SP/CLK
                         clock pessimism             -0.479     1.531    
    SLICE_X8Y56          RAMS64E (Hold_rams64e_CLK_ADR4)
                                                      0.200     1.731    M/ram_reg_0_63_10_10/SP
  -------------------------------------------------------------------
                         required time                         -1.731    
                         arrival time                           1.831    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 ALURes_EX_MEM_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            M/ram_reg_0_63_12_12/SP/ADR4
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.164ns (48.776%)  route 0.172ns (51.224%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.011ns
    Source Clock Delay      (SCD):    1.494ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=390, routed)         0.575     1.494    clk_IBUF_BUFG
    SLICE_X10Y56         FDRE                                         r  ALURes_EX_MEM_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y56         FDRE (Prop_fdre_C_Q)         0.164     1.658 r  ALURes_EX_MEM_reg[4]/Q
                         net (fo=33, routed)          0.172     1.831    M/ram_reg_0_63_12_12/A4
    SLICE_X8Y56          RAMS64E                                      r  M/ram_reg_0_63_12_12/SP/ADR4
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=390, routed)         0.846     2.011    M/ram_reg_0_63_12_12/WCLK
    SLICE_X8Y56          RAMS64E                                      r  M/ram_reg_0_63_12_12/SP/CLK
                         clock pessimism             -0.479     1.531    
    SLICE_X8Y56          RAMS64E (Hold_rams64e_CLK_ADR4)
                                                      0.200     1.731    M/ram_reg_0_63_12_12/SP
  -------------------------------------------------------------------
                         required time                         -1.731    
                         arrival time                           1.831    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 ALURes_EX_MEM_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            M/ram_reg_0_63_11_11/SP/ADR4
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.164ns (48.776%)  route 0.172ns (51.224%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.011ns
    Source Clock Delay      (SCD):    1.494ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=390, routed)         0.575     1.494    clk_IBUF_BUFG
    SLICE_X10Y56         FDRE                                         r  ALURes_EX_MEM_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y56         FDRE (Prop_fdre_C_Q)         0.164     1.658 r  ALURes_EX_MEM_reg[4]/Q
                         net (fo=33, routed)          0.172     1.831    M/ram_reg_0_63_11_11/A4
    SLICE_X8Y56          RAMS64E                                      r  M/ram_reg_0_63_11_11/SP/ADR4
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=390, routed)         0.846     2.011    M/ram_reg_0_63_11_11/WCLK
    SLICE_X8Y56          RAMS64E                                      r  M/ram_reg_0_63_11_11/SP/CLK
                         clock pessimism             -0.479     1.531    
    SLICE_X8Y56          RAMS64E (Hold_rams64e_CLK_ADR4)
                                                      0.200     1.731    M/ram_reg_0_63_11_11/SP
  -------------------------------------------------------------------
                         required time                         -1.731    
                         arrival time                           1.831    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 ALURes_EX_MEM_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ALURes_MEM_WB_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.010ns
    Source Clock Delay      (SCD):    1.493ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=390, routed)         0.574     1.493    clk_IBUF_BUFG
    SLICE_X11Y58         FDRE                                         r  ALURes_EX_MEM_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y58         FDRE (Prop_fdre_C_Q)         0.141     1.634 r  ALURes_EX_MEM_reg[9]/Q
                         net (fo=1, routed)           0.055     1.690    ALURes_EX_MEM[9]
    SLICE_X11Y58         FDRE                                         r  ALURes_MEM_WB_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=390, routed)         0.845     2.010    clk_IBUF_BUFG
    SLICE_X11Y58         FDRE                                         r  ALURes_MEM_WB_reg[9]/C
                         clock pessimism             -0.516     1.493    
    SLICE_X11Y58         FDRE (Hold_fdre_C_D)         0.075     1.568    ALURes_MEM_WB_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.568    
                         arrival time                           1.690    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 ALURes_EX_MEM_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ALURes_MEM_WB_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.039ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=390, routed)         0.603     1.522    clk_IBUF_BUFG
    SLICE_X5Y56          FDRE                                         r  ALURes_EX_MEM_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y56          FDRE (Prop_fdre_C_Q)         0.141     1.663 r  ALURes_EX_MEM_reg[10]/Q
                         net (fo=1, routed)           0.055     1.719    ALURes_EX_MEM[10]
    SLICE_X5Y56          FDRE                                         r  ALURes_MEM_WB_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=390, routed)         0.874     2.039    clk_IBUF_BUFG
    SLICE_X5Y56          FDRE                                         r  ALURes_MEM_WB_reg[10]/C
                         clock pessimism             -0.516     1.522    
    SLICE_X5Y56          FDRE (Hold_fdre_C_D)         0.075     1.597    ALURes_MEM_WB_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.597    
                         arrival time                           1.719    
  -------------------------------------------------------------------
                         slack                                  0.121    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.472         10.000      7.528      RAMB18_X0Y22    I_D/RF_reg_1/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.472         10.000      7.528      RAMB18_X0Y22    I_D/RF_reg_1/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.472         10.000      7.528      RAMB18_X0Y23    I_D/RF_reg_2/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.472         10.000      7.528      RAMB18_X0Y23    I_D/RF_reg_2/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            1.592         10.000      8.408      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X1Y62     ALUOp_ID_EX_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X2Y63     ALUOp_ID_EX_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X2Y63     ALUOp_ID_EX_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X10Y56    ALURes_EX_MEM_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X5Y56     ALURes_EX_MEM_reg[10]/C
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.130         5.000       3.870      SLICE_X8Y56     M/ram_reg_0_63_0_0/SP/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.130         5.000       3.870      SLICE_X8Y56     M/ram_reg_0_63_0_0/SP/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.130         5.000       3.870      SLICE_X8Y56     M/ram_reg_0_63_10_10/SP/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.130         5.000       3.870      SLICE_X8Y56     M/ram_reg_0_63_10_10/SP/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.130         5.000       3.870      SLICE_X8Y56     M/ram_reg_0_63_11_11/SP/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.130         5.000       3.870      SLICE_X8Y56     M/ram_reg_0_63_11_11/SP/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.130         5.000       3.870      SLICE_X8Y56     M/ram_reg_0_63_12_12/SP/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.130         5.000       3.870      SLICE_X8Y56     M/ram_reg_0_63_12_12/SP/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.130         5.000       3.870      SLICE_X8Y58     M/ram_reg_0_63_13_13/SP/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.130         5.000       3.870      SLICE_X8Y58     M/ram_reg_0_63_13_13/SP/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.130         5.000       3.870      SLICE_X8Y56     M/ram_reg_0_63_0_0/SP/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.130         5.000       3.870      SLICE_X8Y56     M/ram_reg_0_63_0_0/SP/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.130         5.000       3.870      SLICE_X8Y56     M/ram_reg_0_63_10_10/SP/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.130         5.000       3.870      SLICE_X8Y56     M/ram_reg_0_63_10_10/SP/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.130         5.000       3.870      SLICE_X8Y56     M/ram_reg_0_63_11_11/SP/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.130         5.000       3.870      SLICE_X8Y56     M/ram_reg_0_63_11_11/SP/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.130         5.000       3.870      SLICE_X8Y56     M/ram_reg_0_63_12_12/SP/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.130         5.000       3.870      SLICE_X8Y56     M/ram_reg_0_63_12_12/SP/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.130         5.000       3.870      SLICE_X8Y58     M/ram_reg_0_63_13_13/SP/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.130         5.000       3.870      SLICE_X8Y58     M/ram_reg_0_63_13_13/SP/CLK



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             7 Endpoints
Min Delay             7 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sw[5]
                            (input port)
  Destination:            cat[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.467ns  (logic 5.430ns (35.108%)  route 10.037ns (64.892%))
  Logic Levels:           7  (IBUF=1 LUT5=2 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  sw[5] (IN)
                         net (fo=0)                   0.000     0.000    sw[5]
    T18                  IBUF (Prop_ibuf_I_O)         1.428     1.428 r  sw_IBUF[5]_inst/O
                         net (fo=78, routed)          3.476     4.905    M/sw_IBUF[0]
    SLICE_X12Y59         LUT6 (Prop_lut6_I1_O)        0.105     5.010 f  M/cat_OBUF[6]_inst_i_101/O
                         net (fo=1, routed)           0.806     5.816    I_D/cat_OBUF[6]_inst_i_20_1
    SLICE_X11Y57         LUT6 (Prop_lut6_I5_O)        0.105     5.921 f  I_D/cat_OBUF[6]_inst_i_76/O
                         net (fo=1, routed)           0.886     6.806    I_D/cat_OBUF[6]_inst_i_76_n_0
    SLICE_X6Y54          LUT6 (Prop_lut6_I1_O)        0.105     6.911 f  I_D/cat_OBUF[6]_inst_i_20/O
                         net (fo=2, routed)           1.178     8.089    I_D/cat_OBUF[6]_inst_i_20_n_0
    SLICE_X4Y61          LUT5 (Prop_lut5_I4_O)        0.105     8.194 r  I_D/cat_OBUF[5]_inst_i_2/O
                         net (fo=4, routed)           0.774     8.968    I_D/cat_OBUF[5]_inst_i_2_n_0
    SLICE_X1Y61          LUT5 (Prop_lut5_I0_O)        0.124     9.092 r  I_D/cat_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.917    12.009    cat_OBUF[3]
    K13                  OBUF (Prop_obuf_I_O)         3.458    15.467 r  cat_OBUF[3]_inst/O
                         net (fo=0)                   0.000    15.467    cat[3]
    K13                                                               r  cat[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[5]
                            (input port)
  Destination:            cat[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.454ns  (logic 5.236ns (36.227%)  route 9.218ns (63.773%))
  Logic Levels:           7  (IBUF=1 LUT4=1 LUT5=1 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  sw[5] (IN)
                         net (fo=0)                   0.000     0.000    sw[5]
    T18                  IBUF (Prop_ibuf_I_O)         1.428     1.428 r  sw_IBUF[5]_inst/O
                         net (fo=78, routed)          3.476     4.905    M/sw_IBUF[0]
    SLICE_X12Y59         LUT6 (Prop_lut6_I1_O)        0.105     5.010 r  M/cat_OBUF[6]_inst_i_101/O
                         net (fo=1, routed)           0.806     5.816    I_D/cat_OBUF[6]_inst_i_20_1
    SLICE_X11Y57         LUT6 (Prop_lut6_I5_O)        0.105     5.921 r  I_D/cat_OBUF[6]_inst_i_76/O
                         net (fo=1, routed)           0.886     6.806    I_D/cat_OBUF[6]_inst_i_76_n_0
    SLICE_X6Y54          LUT6 (Prop_lut6_I1_O)        0.105     6.911 r  I_D/cat_OBUF[6]_inst_i_20/O
                         net (fo=2, routed)           1.133     8.044    I_D/cat_OBUF[6]_inst_i_20_n_0
    SLICE_X4Y61          LUT5 (Prop_lut5_I4_O)        0.105     8.149 r  I_D/cat_OBUF[6]_inst_i_5/O
                         net (fo=5, routed)           0.648     8.797    I_D/cat_OBUF[6]_inst_i_5_n_0
    SLICE_X1Y61          LUT4 (Prop_lut4_I3_O)        0.105     8.902 r  I_D/cat_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.269    11.171    cat_OBUF[6]
    L18                  OBUF (Prop_obuf_I_O)         3.283    14.454 r  cat_OBUF[6]_inst/O
                         net (fo=0)                   0.000    14.454    cat[6]
    L18                                                               r  cat[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[5]
                            (input port)
  Destination:            cat[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.387ns  (logic 5.192ns (36.087%)  route 9.195ns (63.913%))
  Logic Levels:           7  (IBUF=1 LUT4=1 LUT5=1 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  sw[5] (IN)
                         net (fo=0)                   0.000     0.000    sw[5]
    T18                  IBUF (Prop_ibuf_I_O)         1.428     1.428 r  sw_IBUF[5]_inst/O
                         net (fo=78, routed)          3.476     4.905    M/sw_IBUF[0]
    SLICE_X12Y59         LUT6 (Prop_lut6_I1_O)        0.105     5.010 f  M/cat_OBUF[6]_inst_i_101/O
                         net (fo=1, routed)           0.806     5.816    I_D/cat_OBUF[6]_inst_i_20_1
    SLICE_X11Y57         LUT6 (Prop_lut6_I5_O)        0.105     5.921 f  I_D/cat_OBUF[6]_inst_i_76/O
                         net (fo=1, routed)           0.886     6.806    I_D/cat_OBUF[6]_inst_i_76_n_0
    SLICE_X6Y54          LUT6 (Prop_lut6_I1_O)        0.105     6.911 f  I_D/cat_OBUF[6]_inst_i_20/O
                         net (fo=2, routed)           1.133     8.044    I_D/cat_OBUF[6]_inst_i_20_n_0
    SLICE_X4Y61          LUT5 (Prop_lut5_I4_O)        0.105     8.149 f  I_D/cat_OBUF[6]_inst_i_5/O
                         net (fo=5, routed)           0.462     8.611    I_D/cat_OBUF[6]_inst_i_5_n_0
    SLICE_X1Y61          LUT4 (Prop_lut4_I3_O)        0.105     8.716 r  I_D/cat_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.433    11.149    cat_OBUF[2]
    K16                  OBUF (Prop_obuf_I_O)         3.239    14.387 r  cat_OBUF[2]_inst/O
                         net (fo=0)                   0.000    14.387    cat[2]
    K16                                                               r  cat[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[5]
                            (input port)
  Destination:            cat[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.123ns  (logic 5.440ns (38.523%)  route 8.682ns (61.477%))
  Logic Levels:           7  (IBUF=1 LUT4=1 LUT5=1 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  sw[5] (IN)
                         net (fo=0)                   0.000     0.000    sw[5]
    T18                  IBUF (Prop_ibuf_I_O)         1.428     1.428 r  sw_IBUF[5]_inst/O
                         net (fo=78, routed)          3.476     4.905    M/sw_IBUF[0]
    SLICE_X12Y59         LUT6 (Prop_lut6_I1_O)        0.105     5.010 f  M/cat_OBUF[6]_inst_i_101/O
                         net (fo=1, routed)           0.806     5.816    I_D/cat_OBUF[6]_inst_i_20_1
    SLICE_X11Y57         LUT6 (Prop_lut6_I5_O)        0.105     5.921 f  I_D/cat_OBUF[6]_inst_i_76/O
                         net (fo=1, routed)           0.886     6.806    I_D/cat_OBUF[6]_inst_i_76_n_0
    SLICE_X6Y54          LUT6 (Prop_lut6_I1_O)        0.105     6.911 f  I_D/cat_OBUF[6]_inst_i_20/O
                         net (fo=2, routed)           1.178     8.089    I_D/cat_OBUF[6]_inst_i_20_n_0
    SLICE_X4Y61          LUT5 (Prop_lut5_I4_O)        0.105     8.194 r  I_D/cat_OBUF[5]_inst_i_2/O
                         net (fo=4, routed)           0.606     8.800    I_D/cat_OBUF[5]_inst_i_2_n_0
    SLICE_X1Y61          LUT4 (Prop_lut4_I2_O)        0.128     8.928 r  I_D/cat_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.730    10.658    cat_OBUF[1]
    R10                  OBUF (Prop_obuf_I_O)         3.464    14.123 r  cat_OBUF[1]_inst/O
                         net (fo=0)                   0.000    14.123    cat[1]
    R10                                                               r  cat[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[5]
                            (input port)
  Destination:            cat[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.107ns  (logic 5.276ns (37.399%)  route 8.831ns (62.601%))
  Logic Levels:           7  (IBUF=1 LUT5=2 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  sw[5] (IN)
                         net (fo=0)                   0.000     0.000    sw[5]
    T18                  IBUF (Prop_ibuf_I_O)         1.428     1.428 r  sw_IBUF[5]_inst/O
                         net (fo=78, routed)          3.476     4.905    M/sw_IBUF[0]
    SLICE_X12Y59         LUT6 (Prop_lut6_I1_O)        0.105     5.010 r  M/cat_OBUF[6]_inst_i_101/O
                         net (fo=1, routed)           0.806     5.816    I_D/cat_OBUF[6]_inst_i_20_1
    SLICE_X11Y57         LUT6 (Prop_lut6_I5_O)        0.105     5.921 r  I_D/cat_OBUF[6]_inst_i_76/O
                         net (fo=1, routed)           0.886     6.806    I_D/cat_OBUF[6]_inst_i_76_n_0
    SLICE_X6Y54          LUT6 (Prop_lut6_I1_O)        0.105     6.911 r  I_D/cat_OBUF[6]_inst_i_20/O
                         net (fo=2, routed)           1.178     8.089    I_D/cat_OBUF[6]_inst_i_20_n_0
    SLICE_X4Y61          LUT5 (Prop_lut5_I4_O)        0.105     8.194 f  I_D/cat_OBUF[5]_inst_i_2/O
                         net (fo=4, routed)           0.774     8.968    I_D/cat_OBUF[5]_inst_i_2_n_0
    SLICE_X1Y61          LUT5 (Prop_lut5_I4_O)        0.105     9.073 r  I_D/cat_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.712    10.785    cat_OBUF[0]
    T10                  OBUF (Prop_obuf_I_O)         3.323    14.107 r  cat_OBUF[0]_inst/O
                         net (fo=0)                   0.000    14.107    cat[0]
    T10                                                               r  cat[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[5]
                            (input port)
  Destination:            cat[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.886ns  (logic 5.405ns (38.929%)  route 8.480ns (61.071%))
  Logic Levels:           7  (IBUF=1 LUT4=1 LUT5=1 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  sw[5] (IN)
                         net (fo=0)                   0.000     0.000    sw[5]
    T18                  IBUF (Prop_ibuf_I_O)         1.428     1.428 r  sw_IBUF[5]_inst/O
                         net (fo=78, routed)          3.476     4.905    M/sw_IBUF[0]
    SLICE_X12Y59         LUT6 (Prop_lut6_I1_O)        0.105     5.010 r  M/cat_OBUF[6]_inst_i_101/O
                         net (fo=1, routed)           0.806     5.816    I_D/cat_OBUF[6]_inst_i_20_1
    SLICE_X11Y57         LUT6 (Prop_lut6_I5_O)        0.105     5.921 r  I_D/cat_OBUF[6]_inst_i_76/O
                         net (fo=1, routed)           0.886     6.806    I_D/cat_OBUF[6]_inst_i_76_n_0
    SLICE_X6Y54          LUT6 (Prop_lut6_I1_O)        0.105     6.911 r  I_D/cat_OBUF[6]_inst_i_20/O
                         net (fo=2, routed)           1.133     8.044    I_D/cat_OBUF[6]_inst_i_20_n_0
    SLICE_X4Y61          LUT5 (Prop_lut5_I4_O)        0.105     8.149 r  I_D/cat_OBUF[6]_inst_i_5/O
                         net (fo=5, routed)           0.462     8.611    I_D/cat_OBUF[6]_inst_i_5_n_0
    SLICE_X1Y61          LUT4 (Prop_lut4_I0_O)        0.108     8.719 r  I_D/cat_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           1.717    10.437    cat_OBUF[4]
    P15                  OBUF (Prop_obuf_I_O)         3.449    13.886 r  cat_OBUF[4]_inst/O
                         net (fo=0)                   0.000    13.886    cat[4]
    P15                                                               r  cat[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[5]
                            (input port)
  Destination:            cat[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.591ns  (logic 5.260ns (38.699%)  route 8.332ns (61.301%))
  Logic Levels:           7  (IBUF=1 LUT4=1 LUT5=1 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  sw[5] (IN)
                         net (fo=0)                   0.000     0.000    sw[5]
    T18                  IBUF (Prop_ibuf_I_O)         1.428     1.428 r  sw_IBUF[5]_inst/O
                         net (fo=78, routed)          3.476     4.905    M/sw_IBUF[0]
    SLICE_X12Y59         LUT6 (Prop_lut6_I1_O)        0.105     5.010 r  M/cat_OBUF[6]_inst_i_101/O
                         net (fo=1, routed)           0.806     5.816    I_D/cat_OBUF[6]_inst_i_20_1
    SLICE_X11Y57         LUT6 (Prop_lut6_I5_O)        0.105     5.921 r  I_D/cat_OBUF[6]_inst_i_76/O
                         net (fo=1, routed)           0.886     6.806    I_D/cat_OBUF[6]_inst_i_76_n_0
    SLICE_X6Y54          LUT6 (Prop_lut6_I1_O)        0.105     6.911 r  I_D/cat_OBUF[6]_inst_i_20/O
                         net (fo=2, routed)           1.178     8.089    I_D/cat_OBUF[6]_inst_i_20_n_0
    SLICE_X4Y61          LUT5 (Prop_lut5_I4_O)        0.105     8.194 f  I_D/cat_OBUF[5]_inst_i_2/O
                         net (fo=4, routed)           0.610     8.804    I_D/cat_OBUF[5]_inst_i_2_n_0
    SLICE_X1Y61          LUT4 (Prop_lut4_I3_O)        0.105     8.909 r  I_D/cat_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           1.376    10.285    cat_OBUF[5]
    T11                  OBUF (Prop_obuf_I_O)         3.306    13.591 r  cat_OBUF[5]_inst/O
                         net (fo=0)                   0.000    13.591    cat[5]
    T11                                                               r  cat[5] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sw[6]
                            (input port)
  Destination:            cat[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.985ns  (logic 1.703ns (57.059%)  route 1.282ns (42.941%))
  Logic Levels:           6  (IBUF=1 LUT4=1 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  sw[6] (IN)
                         net (fo=0)                   0.000     0.000    sw[6]
    U18                  IBUF (Prop_ibuf_I_O)         0.262     0.262 r  sw_IBUF[6]_inst/O
                         net (fo=77, routed)          0.601     0.863    I/sw_IBUF[1]
    SLICE_X4Y60          LUT6 (Prop_lut6_I2_O)        0.045     0.908 r  I/cat_OBUF[6]_inst_i_26/O
                         net (fo=1, routed)           0.059     0.967    M/cat_OBUF[6]_inst_i_2_2
    SLICE_X4Y60          LUT6 (Prop_lut6_I1_O)        0.045     1.012 r  M/cat_OBUF[6]_inst_i_7/O
                         net (fo=1, routed)           0.135     1.147    M/cat_OBUF[6]_inst_i_7_n_0
    SLICE_X5Y61          LUT6 (Prop_lut6_I1_O)        0.045     1.192 r  M/cat_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.167     1.359    I_D/cat[0]
    SLICE_X1Y61          LUT4 (Prop_lut4_I0_O)        0.045     1.404 r  I_D/cat_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           0.320     1.724    cat_OBUF[5]
    T11                  OBUF (Prop_obuf_I_O)         1.261     2.985 r  cat_OBUF[5]_inst/O
                         net (fo=0)                   0.000     2.985    cat[5]
    T11                                                               r  cat[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[6]
                            (input port)
  Destination:            cat[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.229ns  (logic 1.769ns (54.782%)  route 1.460ns (45.218%))
  Logic Levels:           6  (IBUF=1 LUT4=1 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  sw[6] (IN)
                         net (fo=0)                   0.000     0.000    sw[6]
    U18                  IBUF (Prop_ibuf_I_O)         0.262     0.262 r  sw_IBUF[6]_inst/O
                         net (fo=77, routed)          0.601     0.863    I/sw_IBUF[1]
    SLICE_X4Y60          LUT6 (Prop_lut6_I2_O)        0.045     0.908 r  I/cat_OBUF[6]_inst_i_26/O
                         net (fo=1, routed)           0.059     0.967    M/cat_OBUF[6]_inst_i_2_2
    SLICE_X4Y60          LUT6 (Prop_lut6_I1_O)        0.045     1.012 r  M/cat_OBUF[6]_inst_i_7/O
                         net (fo=1, routed)           0.135     1.147    M/cat_OBUF[6]_inst_i_7_n_0
    SLICE_X5Y61          LUT6 (Prop_lut6_I1_O)        0.045     1.192 r  M/cat_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.167     1.359    I_D/cat[0]
    SLICE_X1Y61          LUT4 (Prop_lut4_I0_O)        0.051     1.410 r  I_D/cat_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.498     1.908    cat_OBUF[1]
    R10                  OBUF (Prop_obuf_I_O)         1.321     3.229 r  cat_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.229    cat[1]
    R10                                                               r  cat[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[6]
                            (input port)
  Destination:            cat[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.279ns  (logic 1.719ns (52.439%)  route 1.559ns (47.561%))
  Logic Levels:           6  (IBUF=1 LUT5=1 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  sw[6] (IN)
                         net (fo=0)                   0.000     0.000    sw[6]
    U18                  IBUF (Prop_ibuf_I_O)         0.262     0.262 r  sw_IBUF[6]_inst/O
                         net (fo=77, routed)          0.507     0.769    I_D/sw_IBUF[1]
    SLICE_X5Y62          LUT6 (Prop_lut6_I2_O)        0.045     0.814 r  I_D/cat_OBUF[6]_inst_i_38/O
                         net (fo=1, routed)           0.134     0.948    I_D/cat_OBUF[6]_inst_i_38_n_0
    SLICE_X5Y62          LUT6 (Prop_lut6_I1_O)        0.045     0.993 r  I_D/cat_OBUF[6]_inst_i_10/O
                         net (fo=1, routed)           0.207     1.200    I_D/cat_OBUF[6]_inst_i_10_n_0
    SLICE_X5Y61          LUT6 (Prop_lut6_I0_O)        0.045     1.245 r  I_D/cat_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.219     1.464    I_D/cat_OBUF[6]_inst_i_3_n_0
    SLICE_X1Y61          LUT5 (Prop_lut5_I2_O)        0.045     1.509 r  I_D/cat_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.493     2.001    cat_OBUF[0]
    T10                  OBUF (Prop_obuf_I_O)         1.277     3.279 r  cat_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.279    cat[0]
    T10                                                               r  cat[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[6]
                            (input port)
  Destination:            cat[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.301ns  (logic 1.743ns (52.801%)  route 1.558ns (47.199%))
  Logic Levels:           6  (IBUF=1 LUT4=1 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  sw[6] (IN)
                         net (fo=0)                   0.000     0.000    sw[6]
    U18                  IBUF (Prop_ibuf_I_O)         0.262     0.262 r  sw_IBUF[6]_inst/O
                         net (fo=77, routed)          0.507     0.769    I_D/sw_IBUF[1]
    SLICE_X5Y62          LUT6 (Prop_lut6_I2_O)        0.045     0.814 f  I_D/cat_OBUF[6]_inst_i_38/O
                         net (fo=1, routed)           0.134     0.948    I_D/cat_OBUF[6]_inst_i_38_n_0
    SLICE_X5Y62          LUT6 (Prop_lut6_I1_O)        0.045     0.993 f  I_D/cat_OBUF[6]_inst_i_10/O
                         net (fo=1, routed)           0.207     1.200    I_D/cat_OBUF[6]_inst_i_10_n_0
    SLICE_X5Y61          LUT6 (Prop_lut6_I0_O)        0.045     1.245 f  I_D/cat_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.219     1.464    I_D/cat_OBUF[6]_inst_i_3_n_0
    SLICE_X1Y61          LUT4 (Prop_lut4_I3_O)        0.045     1.509 r  I_D/cat_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.491     2.000    cat_OBUF[4]
    P15                  OBUF (Prop_obuf_I_O)         1.301     3.301 r  cat_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.301    cat[4]
    P15                                                               r  cat[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[6]
                            (input port)
  Destination:            cat[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.425ns  (logic 1.680ns (49.049%)  route 1.745ns (50.951%))
  Logic Levels:           6  (IBUF=1 LUT4=1 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  sw[6] (IN)
                         net (fo=0)                   0.000     0.000    sw[6]
    U18                  IBUF (Prop_ibuf_I_O)         0.262     0.262 r  sw_IBUF[6]_inst/O
                         net (fo=77, routed)          0.601     0.863    I/sw_IBUF[1]
    SLICE_X4Y60          LUT6 (Prop_lut6_I2_O)        0.045     0.908 r  I/cat_OBUF[6]_inst_i_26/O
                         net (fo=1, routed)           0.059     0.967    M/cat_OBUF[6]_inst_i_2_2
    SLICE_X4Y60          LUT6 (Prop_lut6_I1_O)        0.045     1.012 r  M/cat_OBUF[6]_inst_i_7/O
                         net (fo=1, routed)           0.135     1.147    M/cat_OBUF[6]_inst_i_7_n_0
    SLICE_X5Y61          LUT6 (Prop_lut6_I1_O)        0.045     1.192 r  M/cat_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.167     1.359    I_D/cat[0]
    SLICE_X1Y61          LUT4 (Prop_lut4_I0_O)        0.045     1.404 r  I_D/cat_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           0.783     2.187    cat_OBUF[6]
    L18                  OBUF (Prop_obuf_I_O)         1.238     3.425 r  cat_OBUF[6]_inst/O
                         net (fo=0)                   0.000     3.425    cat[6]
    L18                                                               r  cat[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[6]
                            (input port)
  Destination:            cat[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.563ns  (logic 1.636ns (45.925%)  route 1.926ns (54.075%))
  Logic Levels:           6  (IBUF=1 LUT4=1 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  sw[6] (IN)
                         net (fo=0)                   0.000     0.000    sw[6]
    U18                  IBUF (Prop_ibuf_I_O)         0.262     0.262 r  sw_IBUF[6]_inst/O
                         net (fo=77, routed)          0.507     0.769    I_D/sw_IBUF[1]
    SLICE_X5Y62          LUT6 (Prop_lut6_I2_O)        0.045     0.814 r  I_D/cat_OBUF[6]_inst_i_38/O
                         net (fo=1, routed)           0.134     0.948    I_D/cat_OBUF[6]_inst_i_38_n_0
    SLICE_X5Y62          LUT6 (Prop_lut6_I1_O)        0.045     0.993 r  I_D/cat_OBUF[6]_inst_i_10/O
                         net (fo=1, routed)           0.207     1.200    I_D/cat_OBUF[6]_inst_i_10_n_0
    SLICE_X5Y61          LUT6 (Prop_lut6_I0_O)        0.045     1.245 r  I_D/cat_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.219     1.464    I_D/cat_OBUF[6]_inst_i_3_n_0
    SLICE_X1Y61          LUT4 (Prop_lut4_I2_O)        0.045     1.509 r  I_D/cat_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.860     2.368    cat_OBUF[2]
    K16                  OBUF (Prop_obuf_I_O)         1.194     3.563 r  cat_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.563    cat[2]
    K16                                                               r  cat[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[6]
                            (input port)
  Destination:            cat[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.938ns  (logic 1.756ns (44.588%)  route 2.182ns (55.412%))
  Logic Levels:           6  (IBUF=1 LUT5=1 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  sw[6] (IN)
                         net (fo=0)                   0.000     0.000    sw[6]
    U18                  IBUF (Prop_ibuf_I_O)         0.262     0.262 r  sw_IBUF[6]_inst/O
                         net (fo=77, routed)          0.507     0.769    I_D/sw_IBUF[1]
    SLICE_X5Y62          LUT6 (Prop_lut6_I2_O)        0.045     0.814 r  I_D/cat_OBUF[6]_inst_i_38/O
                         net (fo=1, routed)           0.134     0.948    I_D/cat_OBUF[6]_inst_i_38_n_0
    SLICE_X5Y62          LUT6 (Prop_lut6_I1_O)        0.045     0.993 r  I_D/cat_OBUF[6]_inst_i_10/O
                         net (fo=1, routed)           0.207     1.200    I_D/cat_OBUF[6]_inst_i_10_n_0
    SLICE_X5Y61          LUT6 (Prop_lut6_I0_O)        0.045     1.245 r  I_D/cat_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.219     1.464    I_D/cat_OBUF[6]_inst_i_3_n_0
    SLICE_X1Y61          LUT5 (Prop_lut5_I3_O)        0.046     1.510 r  I_D/cat_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.115     2.625    cat_OBUF[3]
    K13                  OBUF (Prop_obuf_I_O)         1.313     3.938 r  cat_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.938    cat[3]
    K13                                                               r  cat[3] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            30 Endpoints
Min Delay            30 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 I_D/RF_reg_2/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cat[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.609ns  (logic 7.704ns (49.354%)  route 7.906ns (50.646%))
  Logic Levels:           15  (CARRY4=8 LUT5=2 LUT6=4 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.413     1.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.717     3.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.211 r  clk_IBUF_BUFG_inst/O
                         net (fo=390, routed)         1.427     4.638    I_D/clk_IBUF_BUFG
    RAMB18_X0Y23         RAMB18E1                                     r  I_D/RF_reg_2/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y23         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      2.125     6.763 r  I_D/RF_reg_2/DOADO[0]
                         net (fo=4, routed)           1.032     7.796    I_D/RD2[0]
    SLICE_X6Y56          LUT6 (Prop_lut6_I3_O)        0.105     7.901 r  I_D/p_2_out_carry_i_5/O
                         net (fo=1, routed)           0.429     8.330    E/S[0]
    SLICE_X7Y55          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.545     8.875 r  E/p_2_out_carry/CO[3]
                         net (fo=1, routed)           0.000     8.875    E/p_2_out_carry_n_0
    SLICE_X7Y56          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.973 r  E/p_2_out_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.973    E/p_2_out_carry__0_n_0
    SLICE_X7Y57          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.071 r  E/p_2_out_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.071    E/p_2_out_carry__1_n_0
    SLICE_X7Y58          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.169 r  E/p_2_out_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.169    E/p_2_out_carry__2_n_0
    SLICE_X7Y59          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.267 r  E/p_2_out_carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.267    E/p_2_out_carry__3_n_0
    SLICE_X7Y60          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.365 r  E/p_2_out_carry__4/CO[3]
                         net (fo=1, routed)           0.000     9.365    E/p_2_out_carry__4_n_0
    SLICE_X7Y61          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.463 r  E/p_2_out_carry__5/CO[3]
                         net (fo=1, routed)           0.000     9.463    E/p_2_out_carry__5_n_0
    SLICE_X7Y62          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.200     9.663 r  E/p_2_out_carry__6/O[2]
                         net (fo=2, routed)           0.523    10.186    I_D/p_2_out[30]
    SLICE_X9Y62          LUT6 (Prop_lut6_I5_O)        0.253    10.439 f  I_D/GTZ_EX_MEM_i_6/O
                         net (fo=2, routed)           0.678    11.117    M/cat_OBUF[6]_inst_i_14
    SLICE_X11Y62         LUT5 (Prop_lut5_I4_O)        0.105    11.222 r  M/cat_OBUF[6]_inst_i_52/O
                         net (fo=1, routed)           0.990    12.211    I_D/cat_OBUF[6]_inst_i_4_0
    SLICE_X4Y62          LUT6 (Prop_lut6_I0_O)        0.105    12.316 r  I_D/cat_OBUF[6]_inst_i_14/O
                         net (fo=1, routed)           0.649    12.965    I_D/cat_OBUF[6]_inst_i_14_n_0
    SLICE_X5Y61          LUT6 (Prop_lut6_I0_O)        0.105    13.070 r  I_D/cat_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.688    13.757    I_D/cat_OBUF[6]_inst_i_4_n_0
    SLICE_X1Y61          LUT5 (Prop_lut5_I2_O)        0.115    13.872 r  I_D/cat_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.917    16.790    cat_OBUF[3]
    K13                  OBUF (Prop_obuf_I_O)         3.458    20.247 r  cat_OBUF[3]_inst/O
                         net (fo=0)                   0.000    20.247    cat[3]
    K13                                                               r  cat[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 I_D/RF_reg_2/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cat[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.896ns  (logic 7.475ns (50.180%)  route 7.421ns (49.820%))
  Logic Levels:           15  (CARRY4=8 LUT4=1 LUT5=1 LUT6=4 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.413     1.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.717     3.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.211 r  clk_IBUF_BUFG_inst/O
                         net (fo=390, routed)         1.427     4.638    I_D/clk_IBUF_BUFG
    RAMB18_X0Y23         RAMB18E1                                     r  I_D/RF_reg_2/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y23         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      2.125     6.763 r  I_D/RF_reg_2/DOADO[0]
                         net (fo=4, routed)           1.032     7.796    I_D/RD2[0]
    SLICE_X6Y56          LUT6 (Prop_lut6_I3_O)        0.105     7.901 r  I_D/p_2_out_carry_i_5/O
                         net (fo=1, routed)           0.429     8.330    E/S[0]
    SLICE_X7Y55          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.545     8.875 r  E/p_2_out_carry/CO[3]
                         net (fo=1, routed)           0.000     8.875    E/p_2_out_carry_n_0
    SLICE_X7Y56          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.973 r  E/p_2_out_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.973    E/p_2_out_carry__0_n_0
    SLICE_X7Y57          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.071 r  E/p_2_out_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.071    E/p_2_out_carry__1_n_0
    SLICE_X7Y58          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.169 r  E/p_2_out_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.169    E/p_2_out_carry__2_n_0
    SLICE_X7Y59          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.267 r  E/p_2_out_carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.267    E/p_2_out_carry__3_n_0
    SLICE_X7Y60          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.365 r  E/p_2_out_carry__4/CO[3]
                         net (fo=1, routed)           0.000     9.365    E/p_2_out_carry__4_n_0
    SLICE_X7Y61          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.463 r  E/p_2_out_carry__5/CO[3]
                         net (fo=1, routed)           0.000     9.463    E/p_2_out_carry__5_n_0
    SLICE_X7Y62          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.200     9.663 r  E/p_2_out_carry__6/O[2]
                         net (fo=2, routed)           0.523    10.186    I_D/p_2_out[30]
    SLICE_X9Y62          LUT6 (Prop_lut6_I5_O)        0.253    10.439 f  I_D/GTZ_EX_MEM_i_6/O
                         net (fo=2, routed)           0.678    11.117    M/cat_OBUF[6]_inst_i_14
    SLICE_X11Y62         LUT5 (Prop_lut5_I4_O)        0.105    11.222 r  M/cat_OBUF[6]_inst_i_52/O
                         net (fo=1, routed)           0.990    12.211    I_D/cat_OBUF[6]_inst_i_4_0
    SLICE_X4Y62          LUT6 (Prop_lut6_I0_O)        0.105    12.316 r  I_D/cat_OBUF[6]_inst_i_14/O
                         net (fo=1, routed)           0.649    12.965    I_D/cat_OBUF[6]_inst_i_14_n_0
    SLICE_X5Y61          LUT6 (Prop_lut6_I0_O)        0.105    13.070 r  I_D/cat_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.688    13.757    I_D/cat_OBUF[6]_inst_i_4_n_0
    SLICE_X1Y61          LUT4 (Prop_lut4_I1_O)        0.105    13.862 r  I_D/cat_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.433    16.295    cat_OBUF[2]
    K16                  OBUF (Prop_obuf_I_O)         3.239    19.534 r  cat_OBUF[2]_inst/O
                         net (fo=0)                   0.000    19.534    cat[2]
    K16                                                               r  cat[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 I_D/RF_reg_2/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cat[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.779ns  (logic 7.519ns (50.877%)  route 7.260ns (49.123%))
  Logic Levels:           15  (CARRY4=8 LUT4=1 LUT5=1 LUT6=4 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.413     1.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.717     3.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.211 r  clk_IBUF_BUFG_inst/O
                         net (fo=390, routed)         1.427     4.638    I_D/clk_IBUF_BUFG
    RAMB18_X0Y23         RAMB18E1                                     r  I_D/RF_reg_2/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y23         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      2.125     6.763 r  I_D/RF_reg_2/DOADO[0]
                         net (fo=4, routed)           1.032     7.796    I_D/RD2[0]
    SLICE_X6Y56          LUT6 (Prop_lut6_I3_O)        0.105     7.901 r  I_D/p_2_out_carry_i_5/O
                         net (fo=1, routed)           0.429     8.330    E/S[0]
    SLICE_X7Y55          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.545     8.875 r  E/p_2_out_carry/CO[3]
                         net (fo=1, routed)           0.000     8.875    E/p_2_out_carry_n_0
    SLICE_X7Y56          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.973 r  E/p_2_out_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.973    E/p_2_out_carry__0_n_0
    SLICE_X7Y57          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.071 r  E/p_2_out_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.071    E/p_2_out_carry__1_n_0
    SLICE_X7Y58          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.169 r  E/p_2_out_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.169    E/p_2_out_carry__2_n_0
    SLICE_X7Y59          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.267 r  E/p_2_out_carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.267    E/p_2_out_carry__3_n_0
    SLICE_X7Y60          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.365 r  E/p_2_out_carry__4/CO[3]
                         net (fo=1, routed)           0.000     9.365    E/p_2_out_carry__4_n_0
    SLICE_X7Y61          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.463 r  E/p_2_out_carry__5/CO[3]
                         net (fo=1, routed)           0.000     9.463    E/p_2_out_carry__5_n_0
    SLICE_X7Y62          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.200     9.663 r  E/p_2_out_carry__6/O[2]
                         net (fo=2, routed)           0.523    10.186    I_D/p_2_out[30]
    SLICE_X9Y62          LUT6 (Prop_lut6_I5_O)        0.253    10.439 f  I_D/GTZ_EX_MEM_i_6/O
                         net (fo=2, routed)           0.678    11.117    M/cat_OBUF[6]_inst_i_14
    SLICE_X11Y62         LUT5 (Prop_lut5_I4_O)        0.105    11.222 r  M/cat_OBUF[6]_inst_i_52/O
                         net (fo=1, routed)           0.990    12.211    I_D/cat_OBUF[6]_inst_i_4_0
    SLICE_X4Y62          LUT6 (Prop_lut6_I0_O)        0.105    12.316 r  I_D/cat_OBUF[6]_inst_i_14/O
                         net (fo=1, routed)           0.649    12.965    I_D/cat_OBUF[6]_inst_i_14_n_0
    SLICE_X5Y61          LUT6 (Prop_lut6_I0_O)        0.105    13.070 r  I_D/cat_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.690    13.759    I_D/cat_OBUF[6]_inst_i_4_n_0
    SLICE_X1Y61          LUT4 (Prop_lut4_I2_O)        0.105    13.864 r  I_D/cat_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.269    16.134    cat_OBUF[6]
    L18                  OBUF (Prop_obuf_I_O)         3.283    19.417 r  cat_OBUF[6]_inst/O
                         net (fo=0)                   0.000    19.417    cat[6]
    L18                                                               r  cat[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 I_D/RF_reg_2/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cat[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.434ns  (logic 7.713ns (53.438%)  route 6.721ns (46.562%))
  Logic Levels:           15  (CARRY4=8 LUT4=1 LUT5=1 LUT6=4 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.413     1.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.717     3.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.211 r  clk_IBUF_BUFG_inst/O
                         net (fo=390, routed)         1.427     4.638    I_D/clk_IBUF_BUFG
    RAMB18_X0Y23         RAMB18E1                                     r  I_D/RF_reg_2/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y23         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      2.125     6.763 r  I_D/RF_reg_2/DOADO[0]
                         net (fo=4, routed)           1.032     7.796    I_D/RD2[0]
    SLICE_X6Y56          LUT6 (Prop_lut6_I3_O)        0.105     7.901 r  I_D/p_2_out_carry_i_5/O
                         net (fo=1, routed)           0.429     8.330    E/S[0]
    SLICE_X7Y55          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.545     8.875 r  E/p_2_out_carry/CO[3]
                         net (fo=1, routed)           0.000     8.875    E/p_2_out_carry_n_0
    SLICE_X7Y56          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.973 r  E/p_2_out_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.973    E/p_2_out_carry__0_n_0
    SLICE_X7Y57          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.071 r  E/p_2_out_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.071    E/p_2_out_carry__1_n_0
    SLICE_X7Y58          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.169 r  E/p_2_out_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.169    E/p_2_out_carry__2_n_0
    SLICE_X7Y59          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.267 r  E/p_2_out_carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.267    E/p_2_out_carry__3_n_0
    SLICE_X7Y60          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.365 r  E/p_2_out_carry__4/CO[3]
                         net (fo=1, routed)           0.000     9.365    E/p_2_out_carry__4_n_0
    SLICE_X7Y61          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.463 r  E/p_2_out_carry__5/CO[3]
                         net (fo=1, routed)           0.000     9.463    E/p_2_out_carry__5_n_0
    SLICE_X7Y62          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.200     9.663 r  E/p_2_out_carry__6/O[2]
                         net (fo=2, routed)           0.523    10.186    I_D/p_2_out[30]
    SLICE_X9Y62          LUT6 (Prop_lut6_I5_O)        0.253    10.439 f  I_D/GTZ_EX_MEM_i_6/O
                         net (fo=2, routed)           0.678    11.117    M/cat_OBUF[6]_inst_i_14
    SLICE_X11Y62         LUT5 (Prop_lut5_I4_O)        0.105    11.222 r  M/cat_OBUF[6]_inst_i_52/O
                         net (fo=1, routed)           0.990    12.211    I_D/cat_OBUF[6]_inst_i_4_0
    SLICE_X4Y62          LUT6 (Prop_lut6_I0_O)        0.105    12.316 r  I_D/cat_OBUF[6]_inst_i_14/O
                         net (fo=1, routed)           0.649    12.965    I_D/cat_OBUF[6]_inst_i_14_n_0
    SLICE_X5Y61          LUT6 (Prop_lut6_I0_O)        0.105    13.070 r  I_D/cat_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.690    13.759    I_D/cat_OBUF[6]_inst_i_4_n_0
    SLICE_X1Y61          LUT4 (Prop_lut4_I1_O)        0.118    13.877 r  I_D/cat_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.730    15.608    cat_OBUF[1]
    R10                  OBUF (Prop_obuf_I_O)         3.464    19.072 r  cat_OBUF[1]_inst/O
                         net (fo=0)                   0.000    19.072    cat[1]
    R10                                                               r  cat[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 I_D/RF_reg_2/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cat[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.401ns  (logic 7.695ns (53.435%)  route 6.706ns (46.565%))
  Logic Levels:           15  (CARRY4=8 LUT4=1 LUT5=1 LUT6=4 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.413     1.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.717     3.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.211 r  clk_IBUF_BUFG_inst/O
                         net (fo=390, routed)         1.427     4.638    I_D/clk_IBUF_BUFG
    RAMB18_X0Y23         RAMB18E1                                     r  I_D/RF_reg_2/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y23         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      2.125     6.763 r  I_D/RF_reg_2/DOADO[0]
                         net (fo=4, routed)           1.032     7.796    I_D/RD2[0]
    SLICE_X6Y56          LUT6 (Prop_lut6_I3_O)        0.105     7.901 r  I_D/p_2_out_carry_i_5/O
                         net (fo=1, routed)           0.429     8.330    E/S[0]
    SLICE_X7Y55          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.545     8.875 r  E/p_2_out_carry/CO[3]
                         net (fo=1, routed)           0.000     8.875    E/p_2_out_carry_n_0
    SLICE_X7Y56          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.973 r  E/p_2_out_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.973    E/p_2_out_carry__0_n_0
    SLICE_X7Y57          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.071 r  E/p_2_out_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.071    E/p_2_out_carry__1_n_0
    SLICE_X7Y58          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.169 r  E/p_2_out_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.169    E/p_2_out_carry__2_n_0
    SLICE_X7Y59          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.267 r  E/p_2_out_carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.267    E/p_2_out_carry__3_n_0
    SLICE_X7Y60          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.365 r  E/p_2_out_carry__4/CO[3]
                         net (fo=1, routed)           0.000     9.365    E/p_2_out_carry__4_n_0
    SLICE_X7Y61          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.463 r  E/p_2_out_carry__5/CO[3]
                         net (fo=1, routed)           0.000     9.463    E/p_2_out_carry__5_n_0
    SLICE_X7Y62          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.200     9.663 r  E/p_2_out_carry__6/O[2]
                         net (fo=2, routed)           0.523    10.186    I_D/p_2_out[30]
    SLICE_X9Y62          LUT6 (Prop_lut6_I5_O)        0.253    10.439 f  I_D/GTZ_EX_MEM_i_6/O
                         net (fo=2, routed)           0.678    11.117    M/cat_OBUF[6]_inst_i_14
    SLICE_X11Y62         LUT5 (Prop_lut5_I4_O)        0.105    11.222 r  M/cat_OBUF[6]_inst_i_52/O
                         net (fo=1, routed)           0.990    12.211    I_D/cat_OBUF[6]_inst_i_4_0
    SLICE_X4Y62          LUT6 (Prop_lut6_I0_O)        0.105    12.316 r  I_D/cat_OBUF[6]_inst_i_14/O
                         net (fo=1, routed)           0.649    12.965    I_D/cat_OBUF[6]_inst_i_14_n_0
    SLICE_X5Y61          LUT6 (Prop_lut6_I0_O)        0.105    13.070 r  I_D/cat_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.688    13.757    I_D/cat_OBUF[6]_inst_i_4_n_0
    SLICE_X1Y61          LUT4 (Prop_lut4_I2_O)        0.115    13.872 r  I_D/cat_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           1.717    15.590    cat_OBUF[4]
    P15                  OBUF (Prop_obuf_I_O)         3.449    19.039 r  cat_OBUF[4]_inst/O
                         net (fo=0)                   0.000    19.039    cat[4]
    P15                                                               r  cat[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 I_D/RF_reg_2/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cat[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.259ns  (logic 7.559ns (53.011%)  route 6.700ns (46.989%))
  Logic Levels:           15  (CARRY4=8 LUT5=2 LUT6=4 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.413     1.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.717     3.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.211 r  clk_IBUF_BUFG_inst/O
                         net (fo=390, routed)         1.427     4.638    I_D/clk_IBUF_BUFG
    RAMB18_X0Y23         RAMB18E1                                     r  I_D/RF_reg_2/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y23         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      2.125     6.763 r  I_D/RF_reg_2/DOADO[0]
                         net (fo=4, routed)           1.032     7.796    I_D/RD2[0]
    SLICE_X6Y56          LUT6 (Prop_lut6_I3_O)        0.105     7.901 r  I_D/p_2_out_carry_i_5/O
                         net (fo=1, routed)           0.429     8.330    E/S[0]
    SLICE_X7Y55          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.545     8.875 r  E/p_2_out_carry/CO[3]
                         net (fo=1, routed)           0.000     8.875    E/p_2_out_carry_n_0
    SLICE_X7Y56          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.973 r  E/p_2_out_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.973    E/p_2_out_carry__0_n_0
    SLICE_X7Y57          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.071 r  E/p_2_out_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.071    E/p_2_out_carry__1_n_0
    SLICE_X7Y58          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.169 r  E/p_2_out_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.169    E/p_2_out_carry__2_n_0
    SLICE_X7Y59          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.267 r  E/p_2_out_carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.267    E/p_2_out_carry__3_n_0
    SLICE_X7Y60          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.365 r  E/p_2_out_carry__4/CO[3]
                         net (fo=1, routed)           0.000     9.365    E/p_2_out_carry__4_n_0
    SLICE_X7Y61          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.463 r  E/p_2_out_carry__5/CO[3]
                         net (fo=1, routed)           0.000     9.463    E/p_2_out_carry__5_n_0
    SLICE_X7Y62          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.200     9.663 r  E/p_2_out_carry__6/O[2]
                         net (fo=2, routed)           0.523    10.186    I_D/p_2_out[30]
    SLICE_X9Y62          LUT6 (Prop_lut6_I5_O)        0.253    10.439 f  I_D/GTZ_EX_MEM_i_6/O
                         net (fo=2, routed)           0.678    11.117    M/cat_OBUF[6]_inst_i_14
    SLICE_X11Y62         LUT5 (Prop_lut5_I4_O)        0.105    11.222 r  M/cat_OBUF[6]_inst_i_52/O
                         net (fo=1, routed)           0.990    12.211    I_D/cat_OBUF[6]_inst_i_4_0
    SLICE_X4Y62          LUT6 (Prop_lut6_I0_O)        0.105    12.316 r  I_D/cat_OBUF[6]_inst_i_14/O
                         net (fo=1, routed)           0.649    12.965    I_D/cat_OBUF[6]_inst_i_14_n_0
    SLICE_X5Y61          LUT6 (Prop_lut6_I0_O)        0.105    13.070 r  I_D/cat_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.688    13.757    I_D/cat_OBUF[6]_inst_i_4_n_0
    SLICE_X1Y61          LUT5 (Prop_lut5_I3_O)        0.105    13.862 r  I_D/cat_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.712    15.574    cat_OBUF[0]
    T10                  OBUF (Prop_obuf_I_O)         3.323    18.897 r  cat_OBUF[0]_inst/O
                         net (fo=0)                   0.000    18.897    cat[0]
    T10                                                               r  cat[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 I_D/RF_reg_2/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cat[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.911ns  (logic 7.542ns (54.220%)  route 6.368ns (45.780%))
  Logic Levels:           15  (CARRY4=8 LUT4=1 LUT5=1 LUT6=4 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.413     1.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.717     3.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.211 r  clk_IBUF_BUFG_inst/O
                         net (fo=390, routed)         1.427     4.638    I_D/clk_IBUF_BUFG
    RAMB18_X0Y23         RAMB18E1                                     r  I_D/RF_reg_2/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y23         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      2.125     6.763 r  I_D/RF_reg_2/DOADO[0]
                         net (fo=4, routed)           1.032     7.796    I_D/RD2[0]
    SLICE_X6Y56          LUT6 (Prop_lut6_I3_O)        0.105     7.901 r  I_D/p_2_out_carry_i_5/O
                         net (fo=1, routed)           0.429     8.330    E/S[0]
    SLICE_X7Y55          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.545     8.875 r  E/p_2_out_carry/CO[3]
                         net (fo=1, routed)           0.000     8.875    E/p_2_out_carry_n_0
    SLICE_X7Y56          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.973 r  E/p_2_out_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.973    E/p_2_out_carry__0_n_0
    SLICE_X7Y57          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.071 r  E/p_2_out_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.071    E/p_2_out_carry__1_n_0
    SLICE_X7Y58          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.169 r  E/p_2_out_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.169    E/p_2_out_carry__2_n_0
    SLICE_X7Y59          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.267 r  E/p_2_out_carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.267    E/p_2_out_carry__3_n_0
    SLICE_X7Y60          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.365 r  E/p_2_out_carry__4/CO[3]
                         net (fo=1, routed)           0.000     9.365    E/p_2_out_carry__4_n_0
    SLICE_X7Y61          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.463 r  E/p_2_out_carry__5/CO[3]
                         net (fo=1, routed)           0.000     9.463    E/p_2_out_carry__5_n_0
    SLICE_X7Y62          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.200     9.663 r  E/p_2_out_carry__6/O[2]
                         net (fo=2, routed)           0.523    10.186    I_D/p_2_out[30]
    SLICE_X9Y62          LUT6 (Prop_lut6_I5_O)        0.253    10.439 f  I_D/GTZ_EX_MEM_i_6/O
                         net (fo=2, routed)           0.678    11.117    M/cat_OBUF[6]_inst_i_14
    SLICE_X11Y62         LUT5 (Prop_lut5_I4_O)        0.105    11.222 r  M/cat_OBUF[6]_inst_i_52/O
                         net (fo=1, routed)           0.990    12.211    I_D/cat_OBUF[6]_inst_i_4_0
    SLICE_X4Y62          LUT6 (Prop_lut6_I0_O)        0.105    12.316 r  I_D/cat_OBUF[6]_inst_i_14/O
                         net (fo=1, routed)           0.649    12.965    I_D/cat_OBUF[6]_inst_i_14_n_0
    SLICE_X5Y61          LUT6 (Prop_lut6_I0_O)        0.105    13.070 r  I_D/cat_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.692    13.761    I_D/cat_OBUF[6]_inst_i_4_n_0
    SLICE_X1Y61          LUT4 (Prop_lut4_I2_O)        0.105    13.866 r  I_D/cat_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           1.376    15.242    cat_OBUF[5]
    T11                  OBUF (Prop_obuf_I_O)         3.306    18.549 r  cat_OBUF[5]_inst/O
                         net (fo=0)                   0.000    18.549    cat[5]
    T11                                                               r  cat[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 I_D/RF_reg_2/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.020ns  (logic 7.518ns (57.743%)  route 5.502ns (42.257%))
  Logic Levels:           14  (CARRY4=7 LUT4=1 LUT5=1 LUT6=4 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.413     1.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.717     3.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.211 r  clk_IBUF_BUFG_inst/O
                         net (fo=390, routed)         1.427     4.638    I_D/clk_IBUF_BUFG
    RAMB18_X0Y23         RAMB18E1                                     r  I_D/RF_reg_2/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y23         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      2.125     6.763 r  I_D/RF_reg_2/DOADO[0]
                         net (fo=4, routed)           1.032     7.796    I_D/RD2[0]
    SLICE_X6Y56          LUT6 (Prop_lut6_I3_O)        0.105     7.901 r  I_D/p_2_out_carry_i_5/O
                         net (fo=1, routed)           0.429     8.330    E/S[0]
    SLICE_X7Y55          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.545     8.875 r  E/p_2_out_carry/CO[3]
                         net (fo=1, routed)           0.000     8.875    E/p_2_out_carry_n_0
    SLICE_X7Y56          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.973 r  E/p_2_out_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.973    E/p_2_out_carry__0_n_0
    SLICE_X7Y57          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.071 r  E/p_2_out_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.071    E/p_2_out_carry__1_n_0
    SLICE_X7Y58          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.169 r  E/p_2_out_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.169    E/p_2_out_carry__2_n_0
    SLICE_X7Y59          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.267 r  E/p_2_out_carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.267    E/p_2_out_carry__3_n_0
    SLICE_X7Y60          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.365 r  E/p_2_out_carry__4/CO[3]
                         net (fo=1, routed)           0.000     9.365    E/p_2_out_carry__4_n_0
    SLICE_X7Y61          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260     9.625 f  E/p_2_out_carry__5/O[3]
                         net (fo=2, routed)           0.460    10.085    I_D/p_2_out[27]
    SLICE_X8Y62          LUT6 (Prop_lut6_I5_O)        0.257    10.342 r  I_D/GTZ_EX_MEM_i_10/O
                         net (fo=2, routed)           0.677    11.020    I_D/RF_reg_2_12
    SLICE_X11Y61         LUT4 (Prop_lut4_I2_O)        0.105    11.125 f  I_D/GTZ_EX_MEM_i_7/O
                         net (fo=1, routed)           0.331    11.455    I_D/GTZ_EX_MEM_i_7_n_0
    SLICE_X11Y62         LUT5 (Prop_lut5_I4_O)        0.105    11.560 f  I_D/GTZ_EX_MEM_i_3/O
                         net (fo=2, routed)           0.462    12.023    I_D/GTZ_EX_MEM_i_3_n_0
    SLICE_X6Y61          LUT6 (Prop_lut6_I5_O)        0.105    12.128 f  I_D/led_OBUF[14]_inst_i_7/O
                         net (fo=1, routed)           0.458    12.586    I_D/led_OBUF[14]_inst_i_7_n_0
    SLICE_X6Y57          LUT6 (Prop_lut6_I5_O)        0.105    12.691 r  I_D/led_OBUF[14]_inst_i_1/O
                         net (fo=2, routed)           1.651    14.342    led_OBUF[14]
    V12                  OBUF (Prop_obuf_I_O)         3.316    17.658 r  led_OBUF[14]_inst/O
                         net (fo=0)                   0.000    17.658    led[14]
    V12                                                               r  led[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 S/cnt_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.561ns  (logic 3.747ns (43.771%)  route 4.814ns (56.229%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.413     1.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.717     3.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.211 r  clk_IBUF_BUFG_inst/O
                         net (fo=390, routed)         1.456     4.666    S/clk_IBUF_BUFG
    SLICE_X0Y63          FDRE                                         r  S/cnt_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y63          FDRE (Prop_fdre_C_Q)         0.379     5.045 f  S/cnt_reg[16]/Q
                         net (fo=14, routed)          0.714     5.759    S/sel0[2]
    SLICE_X1Y64          LUT3 (Prop_lut3_I0_O)        0.105     5.864 r  S/an_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           4.100     9.964    an_OBUF[6]
    K2                   OBUF (Prop_obuf_I_O)         3.263    13.227 r  an_OBUF[6]_inst/O
                         net (fo=0)                   0.000    13.227    an[6]
    K2                                                                r  an[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Instruction_IF_ID_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.533ns  (logic 3.836ns (50.925%)  route 3.697ns (49.075%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.413     1.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.717     3.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.211 r  clk_IBUF_BUFG_inst/O
                         net (fo=390, routed)         1.454     4.664    clk_IBUF_BUFG
    SLICE_X6Y62          FDRE                                         r  Instruction_IF_ID_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y62          FDRE (Prop_fdre_C_Q)         0.433     5.097 f  Instruction_IF_ID_reg[28]/Q
                         net (fo=12, routed)          0.803     5.900    Instr[2]
    SLICE_X1Y63          LUT5 (Prop_lut5_I0_O)        0.105     6.005 r  led_OBUF[2]_inst_i_1/O
                         net (fo=2, routed)           2.894     8.899    led_OBUF[2]
    J13                  OBUF (Prop_obuf_I_O)         3.298    12.197 r  led_OBUF[2]_inst/O
                         net (fo=0)                   0.000    12.197    led[2]
    J13                                                               r  led[2] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Instruction_IF_ID_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.969ns  (logic 1.434ns (72.846%)  route 0.535ns (27.154%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=390, routed)         0.600     1.519    clk_IBUF_BUFG
    SLICE_X3Y63          FDRE                                         r  Instruction_IF_ID_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y63          FDRE (Prop_fdre_C_Q)         0.141     1.660 r  Instruction_IF_ID_reg[31]/Q
                         net (fo=13, routed)          0.161     1.821    Instr[5]
    SLICE_X2Y63          LUT5 (Prop_lut5_I2_O)        0.045     1.866 r  led_OBUF[8]_inst_i_1/O
                         net (fo=2, routed)           0.374     2.240    led_OBUF[8]
    V16                  OBUF (Prop_obuf_I_O)         1.248     3.488 r  led_OBUF[8]_inst/O
                         net (fo=0)                   0.000     3.488    led[8]
    V16                                                               r  led[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Instruction_IF_ID_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.971ns  (logic 1.442ns (73.142%)  route 0.529ns (26.858%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=390, routed)         0.599     1.518    clk_IBUF_BUFG
    SLICE_X4Y63          FDRE                                         r  Instruction_IF_ID_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y63          FDRE (Prop_fdre_C_Q)         0.141     1.659 f  Instruction_IF_ID_reg[29]/Q
                         net (fo=13, routed)          0.174     1.833    Instr[3]
    SLICE_X1Y63          LUT3 (Prop_lut3_I0_O)        0.045     1.878 r  led_OBUF[6]_inst_i_1/O
                         net (fo=2, routed)           0.356     2.234    led_OBUF[6]
    U17                  OBUF (Prop_obuf_I_O)         1.256     3.489 r  led_OBUF[6]_inst/O
                         net (fo=0)                   0.000     3.489    led[6]
    U17                                                               r  led[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Instruction_IF_ID_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.013ns  (logic 1.438ns (71.439%)  route 0.575ns (28.561%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=390, routed)         0.600     1.519    clk_IBUF_BUFG
    SLICE_X3Y63          FDRE                                         r  Instruction_IF_ID_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y63          FDRE (Prop_fdre_C_Q)         0.141     1.660 f  Instruction_IF_ID_reg[27]/Q
                         net (fo=13, routed)          0.173     1.833    Instr[1]
    SLICE_X1Y63          LUT5 (Prop_lut5_I1_O)        0.045     1.878 r  led_OBUF[12]_inst_i_1/O
                         net (fo=2, routed)           0.402     2.280    led_OBUF[12]
    V15                  OBUF (Prop_obuf_I_O)         1.252     3.533 r  led_OBUF[12]_inst/O
                         net (fo=0)                   0.000     3.533    led[12]
    V15                                                               r  led[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Instruction_IF_ID_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.026ns  (logic 1.439ns (71.028%)  route 0.587ns (28.972%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=390, routed)         0.600     1.519    clk_IBUF_BUFG
    SLICE_X3Y63          FDRE                                         r  Instruction_IF_ID_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y63          FDRE (Prop_fdre_C_Q)         0.141     1.660 r  Instruction_IF_ID_reg[27]/Q
                         net (fo=13, routed)          0.172     1.832    Instr[1]
    SLICE_X2Y63          LUT5 (Prop_lut5_I1_O)        0.045     1.877 r  led_OBUF[10]_inst_i_1/O
                         net (fo=2, routed)           0.415     2.292    led_OBUF[10]
    U14                  OBUF (Prop_obuf_I_O)         1.253     3.545 r  led_OBUF[10]_inst/O
                         net (fo=0)                   0.000     3.545    led[10]
    U14                                                               r  led[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Instruction_IF_ID_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.033ns  (logic 1.507ns (74.121%)  route 0.526ns (25.879%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=390, routed)         0.600     1.519    clk_IBUF_BUFG
    SLICE_X3Y63          FDRE                                         r  Instruction_IF_ID_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y63          FDRE (Prop_fdre_C_Q)         0.141     1.660 r  Instruction_IF_ID_reg[27]/Q
                         net (fo=13, routed)          0.173     1.833    Instr[1]
    SLICE_X1Y63          LUT5 (Prop_lut5_I3_O)        0.048     1.881 r  led_OBUF[7]_inst_i_1/O
                         net (fo=2, routed)           0.353     2.234    led_OBUF[7]
    U16                  OBUF (Prop_obuf_I_O)         1.318     3.552 r  led_OBUF[7]_inst/O
                         net (fo=0)                   0.000     3.552    led[7]
    U16                                                               r  led[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Instruction_IF_ID_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.059ns  (logic 1.418ns (68.873%)  route 0.641ns (31.127%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=390, routed)         0.600     1.519    clk_IBUF_BUFG
    SLICE_X3Y63          FDRE                                         r  Instruction_IF_ID_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y63          FDRE (Prop_fdre_C_Q)         0.141     1.660 f  Instruction_IF_ID_reg[27]/Q
                         net (fo=13, routed)          0.171     1.831    Instr[1]
    SLICE_X2Y63          LUT5 (Prop_lut5_I1_O)        0.045     1.876 r  led_OBUF[11]_inst_i_1/O
                         net (fo=2, routed)           0.470     2.346    led_OBUF[11]
    T16                  OBUF (Prop_obuf_I_O)         1.232     3.578 r  led_OBUF[11]_inst/O
                         net (fo=0)                   0.000     3.578    led[11]
    T16                                                               r  led[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 BranchGTZ_EX_MEM_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.115ns  (logic 1.507ns (71.255%)  route 0.608ns (28.745%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=390, routed)         0.600     1.519    clk_IBUF_BUFG
    SLICE_X1Y63          FDRE                                         r  BranchGTZ_EX_MEM_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y63          FDRE (Prop_fdre_C_Q)         0.141     1.660 r  BranchGTZ_EX_MEM_reg/Q
                         net (fo=2, routed)           0.190     1.850    BranchGTZ_EX_MEM
    SLICE_X1Y63          LUT5 (Prop_lut5_I3_O)        0.044     1.894 r  led_OBUF[13]_inst_i_1/O
                         net (fo=1, routed)           0.418     2.312    led_OBUF[13]
    V14                  OBUF (Prop_obuf_I_O)         1.322     3.634 r  led_OBUF[13]_inst/O
                         net (fo=0)                   0.000     3.634    led[13]
    V14                                                               r  led[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Instruction_IF_ID_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.116ns  (logic 1.513ns (71.541%)  route 0.602ns (28.459%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=390, routed)         0.600     1.519    clk_IBUF_BUFG
    SLICE_X3Y63          FDRE                                         r  Instruction_IF_ID_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y63          FDRE (Prop_fdre_C_Q)         0.141     1.660 f  Instruction_IF_ID_reg[27]/Q
                         net (fo=13, routed)          0.171     1.831    Instr[1]
    SLICE_X2Y63          LUT5 (Prop_lut5_I1_O)        0.047     1.878 r  led_OBUF[5]_inst_i_1/O
                         net (fo=2, routed)           0.431     2.309    led_OBUF[5]
    V17                  OBUF (Prop_obuf_I_O)         1.325     3.635 r  led_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.635    led[5]
    V17                                                               r  led[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 S/cnt_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.143ns  (logic 1.511ns (70.514%)  route 0.632ns (29.486%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=390, routed)         0.601     1.520    S/clk_IBUF_BUFG
    SLICE_X0Y62          FDRE                                         r  S/cnt_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y62          FDRE (Prop_fdre_C_Q)         0.141     1.661 f  S/cnt_reg[15]/Q
                         net (fo=16, routed)          0.193     1.854    S/sel0[1]
    SLICE_X1Y64          LUT3 (Prop_lut3_I2_O)        0.049     1.903 r  S/an_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           0.439     2.342    an_OBUF[7]
    U13                  OBUF (Prop_obuf_I_O)         1.321     3.663 r  an_OBUF[7]_inst/O
                         net (fo=0)                   0.000     3.663    an[7]
    U13                                                               r  an[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 S/cnt_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.164ns  (logic 1.461ns (67.494%)  route 0.704ns (32.506%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=390, routed)         0.600     1.519    S/clk_IBUF_BUFG
    SLICE_X0Y63          FDRE                                         r  S/cnt_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y63          FDRE (Prop_fdre_C_Q)         0.141     1.660 r  S/cnt_reg[16]/Q
                         net (fo=14, routed)          0.262     1.922    S/sel0[2]
    SLICE_X1Y64          LUT3 (Prop_lut3_I1_O)        0.045     1.967 r  S/an_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.441     2.409    an_OBUF[2]
    T9                   OBUF (Prop_obuf_I_O)         1.275     3.684 r  an_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.684    an[2]
    T9                                                                r  an[2] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay            33 Endpoints
Min Delay            33 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btnReset
                            (input port)
  Destination:            I/PC_reg[17]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.464ns  (logic 1.417ns (31.736%)  route 3.048ns (68.264%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.400ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.400ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 f  btnReset (IN)
                         net (fo=0)                   0.000     0.000    btnReset
    M18                  IBUF (Prop_ibuf_I_O)         1.417     1.417 f  btnReset_IBUF_inst/O
                         net (fo=32, routed)          3.048     4.464    I/btnReset_IBUF
    SLICE_X1Y58          FDCE                                         f  I/PC_reg[17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.347     1.347 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.628     2.975    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     3.052 r  clk_IBUF_BUFG_inst/O
                         net (fo=390, routed)         1.348     4.400    I/clk_IBUF_BUFG
    SLICE_X1Y58          FDCE                                         r  I/PC_reg[17]/C

Slack:                    inf
  Source:                 btnReset
                            (input port)
  Destination:            I/PC_reg[18]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.464ns  (logic 1.417ns (31.736%)  route 3.048ns (68.264%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.400ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.400ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 f  btnReset (IN)
                         net (fo=0)                   0.000     0.000    btnReset
    M18                  IBUF (Prop_ibuf_I_O)         1.417     1.417 f  btnReset_IBUF_inst/O
                         net (fo=32, routed)          3.048     4.464    I/btnReset_IBUF
    SLICE_X1Y58          FDCE                                         f  I/PC_reg[18]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.347     1.347 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.628     2.975    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     3.052 r  clk_IBUF_BUFG_inst/O
                         net (fo=390, routed)         1.348     4.400    I/clk_IBUF_BUFG
    SLICE_X1Y58          FDCE                                         r  I/PC_reg[18]/C

Slack:                    inf
  Source:                 btnReset
                            (input port)
  Destination:            I/PC_reg[19]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.464ns  (logic 1.417ns (31.736%)  route 3.048ns (68.264%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.400ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.400ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 f  btnReset (IN)
                         net (fo=0)                   0.000     0.000    btnReset
    M18                  IBUF (Prop_ibuf_I_O)         1.417     1.417 f  btnReset_IBUF_inst/O
                         net (fo=32, routed)          3.048     4.464    I/btnReset_IBUF
    SLICE_X1Y58          FDCE                                         f  I/PC_reg[19]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.347     1.347 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.628     2.975    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     3.052 r  clk_IBUF_BUFG_inst/O
                         net (fo=390, routed)         1.348     4.400    I/clk_IBUF_BUFG
    SLICE_X1Y58          FDCE                                         r  I/PC_reg[19]/C

Slack:                    inf
  Source:                 btnReset
                            (input port)
  Destination:            I/PC_reg[20]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.464ns  (logic 1.417ns (31.736%)  route 3.048ns (68.264%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.400ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.400ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 f  btnReset (IN)
                         net (fo=0)                   0.000     0.000    btnReset
    M18                  IBUF (Prop_ibuf_I_O)         1.417     1.417 f  btnReset_IBUF_inst/O
                         net (fo=32, routed)          3.048     4.464    I/btnReset_IBUF
    SLICE_X1Y58          FDCE                                         f  I/PC_reg[20]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.347     1.347 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.628     2.975    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     3.052 r  clk_IBUF_BUFG_inst/O
                         net (fo=390, routed)         1.348     4.400    I/clk_IBUF_BUFG
    SLICE_X1Y58          FDCE                                         r  I/PC_reg[20]/C

Slack:                    inf
  Source:                 btnReset
                            (input port)
  Destination:            I/PC_reg[13]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.356ns  (logic 1.417ns (32.525%)  route 2.939ns (67.475%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.401ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.401ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 f  btnReset (IN)
                         net (fo=0)                   0.000     0.000    btnReset
    M18                  IBUF (Prop_ibuf_I_O)         1.417     1.417 f  btnReset_IBUF_inst/O
                         net (fo=32, routed)          2.939     4.356    I/btnReset_IBUF
    SLICE_X1Y57          FDCE                                         f  I/PC_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.347     1.347 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.628     2.975    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     3.052 r  clk_IBUF_BUFG_inst/O
                         net (fo=390, routed)         1.349     4.401    I/clk_IBUF_BUFG
    SLICE_X1Y57          FDCE                                         r  I/PC_reg[13]/C

Slack:                    inf
  Source:                 btnReset
                            (input port)
  Destination:            I/PC_reg[14]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.356ns  (logic 1.417ns (32.525%)  route 2.939ns (67.475%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.401ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.401ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 f  btnReset (IN)
                         net (fo=0)                   0.000     0.000    btnReset
    M18                  IBUF (Prop_ibuf_I_O)         1.417     1.417 f  btnReset_IBUF_inst/O
                         net (fo=32, routed)          2.939     4.356    I/btnReset_IBUF
    SLICE_X1Y57          FDCE                                         f  I/PC_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.347     1.347 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.628     2.975    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     3.052 r  clk_IBUF_BUFG_inst/O
                         net (fo=390, routed)         1.349     4.401    I/clk_IBUF_BUFG
    SLICE_X1Y57          FDCE                                         r  I/PC_reg[14]/C

Slack:                    inf
  Source:                 btnReset
                            (input port)
  Destination:            I/PC_reg[15]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.356ns  (logic 1.417ns (32.525%)  route 2.939ns (67.475%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.401ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.401ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 f  btnReset (IN)
                         net (fo=0)                   0.000     0.000    btnReset
    M18                  IBUF (Prop_ibuf_I_O)         1.417     1.417 f  btnReset_IBUF_inst/O
                         net (fo=32, routed)          2.939     4.356    I/btnReset_IBUF
    SLICE_X1Y57          FDCE                                         f  I/PC_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.347     1.347 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.628     2.975    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     3.052 r  clk_IBUF_BUFG_inst/O
                         net (fo=390, routed)         1.349     4.401    I/clk_IBUF_BUFG
    SLICE_X1Y57          FDCE                                         r  I/PC_reg[15]/C

Slack:                    inf
  Source:                 btnReset
                            (input port)
  Destination:            I/PC_reg[2]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.279ns  (logic 1.417ns (33.114%)  route 2.862ns (66.886%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.399ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.399ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 f  btnReset (IN)
                         net (fo=0)                   0.000     0.000    btnReset
    M18                  IBUF (Prop_ibuf_I_O)         1.417     1.417 f  btnReset_IBUF_inst/O
                         net (fo=32, routed)          2.862     4.279    I/btnReset_IBUF
    SLICE_X4Y53          FDCE                                         f  I/PC_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.347     1.347 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.628     2.975    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     3.052 r  clk_IBUF_BUFG_inst/O
                         net (fo=390, routed)         1.347     4.399    I/clk_IBUF_BUFG
    SLICE_X4Y53          FDCE                                         r  I/PC_reg[2]/C

Slack:                    inf
  Source:                 btnReset
                            (input port)
  Destination:            I/PC_reg[3]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.279ns  (logic 1.417ns (33.114%)  route 2.862ns (66.886%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.399ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.399ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 f  btnReset (IN)
                         net (fo=0)                   0.000     0.000    btnReset
    M18                  IBUF (Prop_ibuf_I_O)         1.417     1.417 f  btnReset_IBUF_inst/O
                         net (fo=32, routed)          2.862     4.279    I/btnReset_IBUF
    SLICE_X4Y53          FDCE                                         f  I/PC_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.347     1.347 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.628     2.975    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     3.052 r  clk_IBUF_BUFG_inst/O
                         net (fo=390, routed)         1.347     4.399    I/clk_IBUF_BUFG
    SLICE_X4Y53          FDCE                                         r  I/PC_reg[3]/C

Slack:                    inf
  Source:                 btnReset
                            (input port)
  Destination:            I/PC_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.246ns  (logic 1.417ns (33.367%)  route 2.829ns (66.633%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.399ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.399ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 f  btnReset (IN)
                         net (fo=0)                   0.000     0.000    btnReset
    M18                  IBUF (Prop_ibuf_I_O)         1.417     1.417 f  btnReset_IBUF_inst/O
                         net (fo=32, routed)          2.829     4.246    I/btnReset_IBUF
    SLICE_X4Y54          FDCE                                         f  I/PC_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.347     1.347 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.628     2.975    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     3.052 r  clk_IBUF_BUFG_inst/O
                         net (fo=390, routed)         1.347     4.399    I/clk_IBUF_BUFG
    SLICE_X4Y54          FDCE                                         r  I/PC_reg[1]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btn
                            (input port)
  Destination:            C1/q1_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.862ns  (logic 0.244ns (28.355%)  route 0.618ns (71.645%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  btn (IN)
                         net (fo=0)                   0.000     0.000    btn
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  btn_IBUF_inst/O
                         net (fo=1, routed)           0.618     0.862    C1/btn_IBUF
    SLICE_X1Y66          FDRE                                         r  C1/q1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=390, routed)         0.870     2.035    C1/clk_IBUF_BUFG
    SLICE_X1Y66          FDRE                                         r  C1/q1_reg/C

Slack:                    inf
  Source:                 btnReset
                            (input port)
  Destination:            I/PC_reg[27]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.113ns  (logic 0.254ns (22.785%)  route 0.859ns (77.215%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 f  btnReset (IN)
                         net (fo=0)                   0.000     0.000    btnReset
    M18                  IBUF (Prop_ibuf_I_O)         0.254     0.254 f  btnReset_IBUF_inst/O
                         net (fo=32, routed)          0.859     1.113    I/btnReset_IBUF
    SLICE_X2Y62          FDCE                                         f  I/PC_reg[27]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=390, routed)         0.873     2.038    I/clk_IBUF_BUFG
    SLICE_X2Y62          FDCE                                         r  I/PC_reg[27]/C

Slack:                    inf
  Source:                 btnReset
                            (input port)
  Destination:            I/PC_reg[29]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.113ns  (logic 0.254ns (22.785%)  route 0.859ns (77.215%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 f  btnReset (IN)
                         net (fo=0)                   0.000     0.000    btnReset
    M18                  IBUF (Prop_ibuf_I_O)         0.254     0.254 f  btnReset_IBUF_inst/O
                         net (fo=32, routed)          0.859     1.113    I/btnReset_IBUF
    SLICE_X3Y62          FDCE                                         f  I/PC_reg[29]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=390, routed)         0.873     2.038    I/clk_IBUF_BUFG
    SLICE_X3Y62          FDCE                                         r  I/PC_reg[29]/C

Slack:                    inf
  Source:                 btnReset
                            (input port)
  Destination:            I/PC_reg[30]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.113ns  (logic 0.254ns (22.785%)  route 0.859ns (77.215%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 f  btnReset (IN)
                         net (fo=0)                   0.000     0.000    btnReset
    M18                  IBUF (Prop_ibuf_I_O)         0.254     0.254 f  btnReset_IBUF_inst/O
                         net (fo=32, routed)          0.859     1.113    I/btnReset_IBUF
    SLICE_X2Y62          FDCE                                         f  I/PC_reg[30]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=390, routed)         0.873     2.038    I/clk_IBUF_BUFG
    SLICE_X2Y62          FDCE                                         r  I/PC_reg[30]/C

Slack:                    inf
  Source:                 btnReset
                            (input port)
  Destination:            I/PC_reg[31]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.113ns  (logic 0.254ns (22.785%)  route 0.859ns (77.215%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 f  btnReset (IN)
                         net (fo=0)                   0.000     0.000    btnReset
    M18                  IBUF (Prop_ibuf_I_O)         0.254     0.254 f  btnReset_IBUF_inst/O
                         net (fo=32, routed)          0.859     1.113    I/btnReset_IBUF
    SLICE_X3Y62          FDCE                                         f  I/PC_reg[31]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=390, routed)         0.873     2.038    I/clk_IBUF_BUFG
    SLICE_X3Y62          FDCE                                         r  I/PC_reg[31]/C

Slack:                    inf
  Source:                 btnReset
                            (input port)
  Destination:            I/PC_reg[23]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.232ns  (logic 0.254ns (20.578%)  route 0.979ns (79.422%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 f  btnReset (IN)
                         net (fo=0)                   0.000     0.000    btnReset
    M18                  IBUF (Prop_ibuf_I_O)         0.254     0.254 f  btnReset_IBUF_inst/O
                         net (fo=32, routed)          0.979     1.232    I/btnReset_IBUF
    SLICE_X2Y61          FDCE                                         f  I/PC_reg[23]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=390, routed)         0.875     2.040    I/clk_IBUF_BUFG
    SLICE_X2Y61          FDCE                                         r  I/PC_reg[23]/C

Slack:                    inf
  Source:                 btnReset
                            (input port)
  Destination:            I/PC_reg[25]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.232ns  (logic 0.254ns (20.578%)  route 0.979ns (79.422%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 f  btnReset (IN)
                         net (fo=0)                   0.000     0.000    btnReset
    M18                  IBUF (Prop_ibuf_I_O)         0.254     0.254 f  btnReset_IBUF_inst/O
                         net (fo=32, routed)          0.979     1.232    I/btnReset_IBUF
    SLICE_X2Y61          FDCE                                         f  I/PC_reg[25]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=390, routed)         0.875     2.040    I/clk_IBUF_BUFG
    SLICE_X2Y61          FDCE                                         r  I/PC_reg[25]/C

Slack:                    inf
  Source:                 btnReset
                            (input port)
  Destination:            I/PC_reg[26]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.232ns  (logic 0.254ns (20.578%)  route 0.979ns (79.422%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 f  btnReset (IN)
                         net (fo=0)                   0.000     0.000    btnReset
    M18                  IBUF (Prop_ibuf_I_O)         0.254     0.254 f  btnReset_IBUF_inst/O
                         net (fo=32, routed)          0.979     1.232    I/btnReset_IBUF
    SLICE_X2Y61          FDCE                                         f  I/PC_reg[26]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=390, routed)         0.875     2.040    I/clk_IBUF_BUFG
    SLICE_X2Y61          FDCE                                         r  I/PC_reg[26]/C

Slack:                    inf
  Source:                 btnReset
                            (input port)
  Destination:            I/PC_reg[28]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.232ns  (logic 0.254ns (20.578%)  route 0.979ns (79.422%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 f  btnReset (IN)
                         net (fo=0)                   0.000     0.000    btnReset
    M18                  IBUF (Prop_ibuf_I_O)         0.254     0.254 f  btnReset_IBUF_inst/O
                         net (fo=32, routed)          0.979     1.232    I/btnReset_IBUF
    SLICE_X2Y61          FDCE                                         f  I/PC_reg[28]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=390, routed)         0.875     2.040    I/clk_IBUF_BUFG
    SLICE_X2Y61          FDCE                                         r  I/PC_reg[28]/C

Slack:                    inf
  Source:                 btnReset
                            (input port)
  Destination:            I/PC_reg[21]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.409ns  (logic 0.254ns (18.002%)  route 1.155ns (81.998%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 f  btnReset (IN)
                         net (fo=0)                   0.000     0.000    btnReset
    M18                  IBUF (Prop_ibuf_I_O)         0.254     0.254 f  btnReset_IBUF_inst/O
                         net (fo=32, routed)          1.155     1.409    I/btnReset_IBUF
    SLICE_X4Y59          FDCE                                         f  I/PC_reg[21]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=390, routed)         0.873     2.038    I/clk_IBUF_BUFG
    SLICE_X4Y59          FDCE                                         r  I/PC_reg[21]/C





