# Synchronous-Dynamic-Random-Access-Memory-Controller
SDRAM controller in Verilog implementing FSM-based read/write control with timing constraints tRCD, tCAS, and tRP
