

================================================================
== Vitis HLS Report for 'uz_FOC_sample'
================================================================
* Date:           Wed Jun 29 10:55:55 2022

* Version:        2020.1 (Build 2902540 on Wed May 27 20:16:15 MDT 2020)
* Project:        FOC_hls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu9eg-ffvb1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 7.300 ns |   2.70 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       58|       97| 0.580 us | 0.970 us |   59|   98|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 29
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.05>
ST_1 : Operation 30 [1/1] (1.00ns)   --->   "%output_volts_q_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %output_volts_q"   --->   Operation 30 'read' 'output_volts_q_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 56 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 31 [1/1] (1.00ns)   --->   "%output_volts_d_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %output_volts_d"   --->   Operation 31 'read' 'output_volts_d_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 56 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 32 [1/1] (1.00ns)   --->   "%omega_el_rad_per_sec_read = read i32 @_ssdm_op_Read.s_axilite.float, i32 %omega_el_rad_per_sec"   --->   Operation 32 'read' 'omega_el_rad_per_sec_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 56 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 33 [1/1] (1.00ns)   --->   "%V_dc_volts_read = read i32 @_ssdm_op_Read.s_axilite.float, i32 %V_dc_volts"   --->   Operation 33 'read' 'V_dc_volts_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 56 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 34 [1/1] (1.00ns)   --->   "%i_actual_Ampere_read = read i96 @_ssdm_op_Read.s_axilite.i96, i96 %i_actual_Ampere"   --->   Operation 34 'read' 'i_actual_Ampere_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 56 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 35 [1/1] (1.00ns)   --->   "%i_reference_Ampere_read = read i96 @_ssdm_op_Read.s_axilite.i96, i96 %i_reference_Ampere"   --->   Operation 35 'read' 'i_reference_Ampere_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 56 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%empty = trunc i96 %i_reference_Ampere_read"   --->   Operation 36 'trunc' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%p_cast = partselect i32 @_ssdm_op_PartSelect.i32.i96.i32.i32, i96 %i_reference_Ampere_read, i32, i32"   --->   Operation 37 'partselect' 'p_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%empty_49 = trunc i96 %i_actual_Ampere_read"   --->   Operation 38 'trunc' 'empty_49' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%p_cast3 = partselect i32 @_ssdm_op_PartSelect.i32.i96.i32.i32, i96 %i_actual_Ampere_read, i32, i32"   --->   Operation 39 'partselect' 'p_cast3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (1.00ns)   --->   "%self_read = read i256 @_ssdm_op_Read.s_axilite.i256P, i256 %self" [foc/uz_FOC.c:31]   --->   Operation 40 'read' 'self_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 56 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 41 [1/1] (1.00ns)   --->   "%Controller_id_read = read i160 @_ssdm_op_Read.s_axilite.i160P, i160 %Controller_id" [foc/uz_FOC.c:31]   --->   Operation 41 'read' 'Controller_id_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 56 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 42 [1/1] (1.00ns)   --->   "%Controller_iq_read = read i160 @_ssdm_op_Read.s_axilite.i160P, i160 %Controller_iq" [foc/uz_FOC.c:31]   --->   Operation 42 'read' 'Controller_iq_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 56 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i32 @_ssdm_op_PartSelect.i32.i160.i32.i32, i160 %Controller_id_read, i32, i32" [foc/uz_FOC.c:58->foc/uz_FOC.c:31]   --->   Operation 43 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%trunc_ln1 = partselect i32 @_ssdm_op_PartSelect.i32.i160.i32.i32, i160 %Controller_iq_read, i32, i32" [foc/uz_FOC.c:59->foc/uz_FOC.c:31]   --->   Operation 44 'partselect' 'trunc_ln1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%trunc_ln60 = trunc i160 %Controller_id_read" [foc/uz_FOC.c:60->foc/uz_FOC.c:31]   --->   Operation 45 'trunc' 'trunc_ln60' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%trunc_ln61 = trunc i160 %Controller_iq_read" [foc/uz_FOC.c:61->foc/uz_FOC.c:31]   --->   Operation 46 'trunc' 'trunc_ln61' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%trunc_ln4 = partselect i32 @_ssdm_op_PartSelect.i32.i160.i32.i32, i160 %Controller_id_read, i32, i32" [foc/uz_FOC.c:64->foc/uz_FOC.c:31]   --->   Operation 47 'partselect' 'trunc_ln4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%trunc_ln64_1 = partselect i32 @_ssdm_op_PartSelect.i32.i160.i32.i32, i160 %Controller_id_read, i32, i32" [foc/uz_FOC.c:64->foc/uz_FOC.c:31]   --->   Operation 48 'partselect' 'trunc_ln64_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%tmp_1 = partselect i8 @_ssdm_op_PartSelect.i8.i160.i32.i32, i160 %Controller_id_read, i32, i32" [foc/uz_signals.c:23]   --->   Operation 49 'partselect' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%trunc_ln23_1 = partselect i23 @_ssdm_op_PartSelect.i23.i160.i32.i32, i160 %Controller_id_read, i32, i32" [foc/uz_signals.c:23]   --->   Operation 50 'partselect' 'trunc_ln23_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.84ns)   --->   "%icmp_ln23_2 = icmp_ne  i8 %tmp_1, i8" [foc/uz_signals.c:23]   --->   Operation 51 'icmp' 'icmp_ln23_2' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 52 [1/1] (1.05ns)   --->   "%icmp_ln23_3 = icmp_eq  i23 %trunc_ln23_1, i23" [foc/uz_signals.c:23]   --->   Operation 52 'icmp' 'icmp_ln23_3' <Predicate = true> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%tmp_4 = partselect i8 @_ssdm_op_PartSelect.i8.i160.i32.i32, i160 %Controller_id_read, i32, i32" [foc/uz_signals.c:23]   --->   Operation 53 'partselect' 'tmp_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%trunc_ln23_3 = partselect i23 @_ssdm_op_PartSelect.i23.i160.i32.i32, i160 %Controller_id_read, i32, i32" [foc/uz_signals.c:23]   --->   Operation 54 'partselect' 'trunc_ln23_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.84ns)   --->   "%icmp_ln23_4 = icmp_ne  i8 %tmp_4, i8" [foc/uz_signals.c:23]   --->   Operation 55 'icmp' 'icmp_ln23_4' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 56 [1/1] (1.05ns)   --->   "%icmp_ln23_5 = icmp_eq  i23 %trunc_ln23_3, i23" [foc/uz_signals.c:23]   --->   Operation 56 'icmp' 'icmp_ln23_5' <Predicate = true> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%trunc_ln7 = partselect i32 @_ssdm_op_PartSelect.i32.i160.i32.i32, i160 %Controller_iq_read, i32, i32" [foc/uz_FOC.c:65->foc/uz_FOC.c:31]   --->   Operation 57 'partselect' 'trunc_ln7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%trunc_ln65_1 = partselect i32 @_ssdm_op_PartSelect.i32.i160.i32.i32, i160 %Controller_iq_read, i32, i32" [foc/uz_FOC.c:65->foc/uz_FOC.c:31]   --->   Operation 58 'partselect' 'trunc_ln65_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%tmp_16 = partselect i8 @_ssdm_op_PartSelect.i8.i160.i32.i32, i160 %Controller_iq_read, i32, i32" [foc/uz_signals.c:23]   --->   Operation 59 'partselect' 'tmp_16' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%trunc_ln23_5 = partselect i23 @_ssdm_op_PartSelect.i23.i160.i32.i32, i160 %Controller_iq_read, i32, i32" [foc/uz_signals.c:23]   --->   Operation 60 'partselect' 'trunc_ln23_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.84ns)   --->   "%icmp_ln23_8 = icmp_ne  i8 %tmp_16, i8" [foc/uz_signals.c:23]   --->   Operation 61 'icmp' 'icmp_ln23_8' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 62 [1/1] (1.05ns)   --->   "%icmp_ln23_9 = icmp_eq  i23 %trunc_ln23_5, i23" [foc/uz_signals.c:23]   --->   Operation 62 'icmp' 'icmp_ln23_9' <Predicate = true> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%tmp_18 = partselect i8 @_ssdm_op_PartSelect.i8.i160.i32.i32, i160 %Controller_iq_read, i32, i32" [foc/uz_signals.c:23]   --->   Operation 63 'partselect' 'tmp_18' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%trunc_ln23_7 = partselect i23 @_ssdm_op_PartSelect.i23.i160.i32.i32, i160 %Controller_iq_read, i32, i32" [foc/uz_signals.c:23]   --->   Operation 64 'partselect' 'trunc_ln23_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.84ns)   --->   "%icmp_ln23_10 = icmp_ne  i8 %tmp_18, i8" [foc/uz_signals.c:23]   --->   Operation 65 'icmp' 'icmp_ln23_10' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 66 [1/1] (1.05ns)   --->   "%icmp_ln23_11 = icmp_eq  i23 %trunc_ln23_7, i23" [foc/uz_signals.c:23]   --->   Operation 66 'icmp' 'icmp_ln23_11' <Predicate = true> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%tmp_33 = bitselect i1 @_ssdm_op_BitSelect.i1.i256.i32, i256 %self_read, i32" [foc/uz_FOC.c:66->foc/uz_FOC.c:31]   --->   Operation 67 'bitselect' 'tmp_33' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%trunc_ln9 = partselect i32 @_ssdm_op_PartSelect.i32.i160.i32.i32, i160 %Controller_id_read, i32, i32" [foc/uz_FOC.c:71->foc/uz_FOC.c:31]   --->   Operation 68 'partselect' 'trunc_ln9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%trunc_ln2 = partselect i32 @_ssdm_op_PartSelect.i32.i160.i32.i32, i160 %Controller_iq_read, i32, i32" [foc/uz_FOC.c:76->foc/uz_FOC.c:31]   --->   Operation 69 'partselect' 'trunc_ln2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%tmp_34 = bitselect i1 @_ssdm_op_BitSelect.i1.i256.i32, i256 %self_read, i32" [foc/uz_FOC.c:82->foc/uz_FOC.c:31]   --->   Operation 70 'bitselect' 'tmp_34' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%trunc_ln33 = trunc i256 %self_read" [foc/uz_FOC.c:33]   --->   Operation 71 'trunc' 'trunc_ln33' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "%trunc_ln20_2 = partselect i32 @_ssdm_op_PartSelect.i32.i256.i32.i32, i256 %self_read, i32, i32" [foc/uz_linear_decoupling.c:20]   --->   Operation 72 'partselect' 'trunc_ln20_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "%trunc_ln3 = partselect i32 @_ssdm_op_PartSelect.i32.i256.i32.i32, i256 %self_read, i32, i32" [foc/uz_linear_decoupling.c:20]   --->   Operation 73 'partselect' 'trunc_ln3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "%trunc_ln20_1 = partselect i32 @_ssdm_op_PartSelect.i32.i256.i32.i32, i256 %self_read, i32, i32" [foc/uz_linear_decoupling.c:20]   --->   Operation 74 'partselect' 'trunc_ln20_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "%trunc_ln5 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %output_volts_d_read, i32, i32" [foc/uz_FOC.c:37]   --->   Operation 75 'partselect' 'trunc_ln5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 76 [1/1] (0.00ns)   --->   "%sext_ln37 = sext i62 %trunc_ln5" [foc/uz_FOC.c:37]   --->   Operation 76 'sext' 'sext_ln37' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 77 [1/1] (0.00ns)   --->   "%Dout_addr = getelementptr i32 %Dout, i64 %sext_ln37" [foc/uz_FOC.c:37]   --->   Operation 77 'getelementptr' 'Dout_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 78 [1/1] (0.00ns)   --->   "%trunc_ln6 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %output_volts_q_read, i32, i32" [foc/uz_FOC.c:38]   --->   Operation 78 'partselect' 'trunc_ln6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 79 [1/1] (0.00ns)   --->   "%sext_ln38 = sext i62 %trunc_ln6" [foc/uz_FOC.c:38]   --->   Operation 79 'sext' 'sext_ln38' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 80 [1/1] (0.00ns)   --->   "%Dout_addr_1 = getelementptr i32 %Dout, i64 %sext_ln38" [foc/uz_FOC.c:38]   --->   Operation 80 'getelementptr' 'Dout_addr_1' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 7.30>
ST_2 : Operation 81 [1/1] (0.00ns)   --->   "%i_reference_Ampere_d = bitcast i32 %empty"   --->   Operation 81 'bitcast' 'i_reference_Ampere_d' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 82 [1/1] (0.00ns)   --->   "%i_reference_Ampere_q = bitcast i32 %p_cast"   --->   Operation 82 'bitcast' 'i_reference_Ampere_q' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 83 [1/1] (0.00ns)   --->   "%i_actual_Ampere_d = bitcast i32 %empty_49"   --->   Operation 83 'bitcast' 'i_actual_Ampere_d' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 84 [1/1] (0.00ns)   --->   "%i_actual_Ampere_q = bitcast i32 %p_cast3"   --->   Operation 84 'bitcast' 'i_actual_Ampere_q' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 85 [4/4] (6.43ns)   --->   "%error_d = fsub i32 %i_reference_Ampere_d, i32 %i_actual_Ampere_d" [foc/uz_FOC.c:54->foc/uz_FOC.c:31]   --->   Operation 85 'fsub' 'error_d' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 86 [4/4] (6.43ns)   --->   "%error_q = fsub i32 %i_reference_Ampere_q, i32 %i_actual_Ampere_q" [foc/uz_FOC.c:55->foc/uz_FOC.c:31]   --->   Operation 86 'fsub' 'error_q' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 87 [1/1] (0.00ns)   --->   "%config = bitcast i32 %trunc_ln3" [foc/uz_linear_decoupling.c:20]   --->   Operation 87 'bitcast' 'config' <Predicate = (trunc_ln33)> <Delay = 0.00>
ST_2 : Operation 88 [1/1] (0.35ns)   --->   "%xor_ln25 = xor i32 %p_cast3, i32" [foc/uz_linear_decoupling.c:25]   --->   Operation 88 'xor' 'xor_ln25' <Predicate = (trunc_ln33)> <Delay = 0.35> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 89 [3/3] (7.01ns)   --->   "%mul4_i_i = fmul i32 %i_actual_Ampere_d, i32 %config" [foc/uz_linear_decoupling.c:26]   --->   Operation 89 'fmul' 'mul4_i_i' <Predicate = (trunc_ln33)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 90 [1/1] (7.30ns)   --->   "%Dout_addr_req = writereq i1 @_ssdm_op_WriteReq.m_axi.i32P, i32 %Dout_addr, i32" [foc/uz_FOC.c:37]   --->   Operation 90 'writereq' 'Dout_addr_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 3 <SV = 2> <Delay = 7.30>
ST_3 : Operation 91 [3/4] (6.43ns)   --->   "%error_d = fsub i32 %i_reference_Ampere_d, i32 %i_actual_Ampere_d" [foc/uz_FOC.c:54->foc/uz_FOC.c:31]   --->   Operation 91 'fsub' 'error_d' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 92 [3/4] (6.43ns)   --->   "%error_q = fsub i32 %i_reference_Ampere_q, i32 %i_actual_Ampere_q" [foc/uz_FOC.c:55->foc/uz_FOC.c:31]   --->   Operation 92 'fsub' 'error_q' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 93 [1/1] (0.00ns)   --->   "%config_1 = bitcast i32 %trunc_ln20_1" [foc/uz_linear_decoupling.c:20]   --->   Operation 93 'bitcast' 'config_1' <Predicate = (trunc_ln33)> <Delay = 0.00>
ST_3 : Operation 94 [1/1] (0.00ns)   --->   "%bitcast_ln25 = bitcast i32 %xor_ln25" [foc/uz_linear_decoupling.c:25]   --->   Operation 94 'bitcast' 'bitcast_ln25' <Predicate = (trunc_ln33)> <Delay = 0.00>
ST_3 : Operation 95 [3/3] (7.01ns)   --->   "%mul1_i_i = fmul i32 %bitcast_ln25, i32 %config_1" [foc/uz_linear_decoupling.c:25]   --->   Operation 95 'fmul' 'mul1_i_i' <Predicate = (trunc_ln33)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 96 [2/3] (7.01ns)   --->   "%mul4_i_i = fmul i32 %i_actual_Ampere_d, i32 %config" [foc/uz_linear_decoupling.c:26]   --->   Operation 96 'fmul' 'mul4_i_i' <Predicate = (trunc_ln33)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 97 [1/1] (7.30ns)   --->   "%Dout_addr_1_req = writereq i1 @_ssdm_op_WriteReq.m_axi.i32P, i32 %Dout_addr_1, i32, i1 %Dout_addr_req" [foc/uz_FOC.c:38]   --->   Operation 97 'writereq' 'Dout_addr_1_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 4 <SV = 3> <Delay = 7.01>
ST_4 : Operation 98 [2/4] (6.43ns)   --->   "%error_d = fsub i32 %i_reference_Ampere_d, i32 %i_actual_Ampere_d" [foc/uz_FOC.c:54->foc/uz_FOC.c:31]   --->   Operation 98 'fsub' 'error_d' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 99 [2/4] (6.43ns)   --->   "%error_q = fsub i32 %i_reference_Ampere_q, i32 %i_actual_Ampere_q" [foc/uz_FOC.c:55->foc/uz_FOC.c:31]   --->   Operation 99 'fsub' 'error_q' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 100 [2/3] (7.01ns)   --->   "%mul1_i_i = fmul i32 %bitcast_ln25, i32 %config_1" [foc/uz_linear_decoupling.c:25]   --->   Operation 100 'fmul' 'mul1_i_i' <Predicate = (trunc_ln33)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 101 [1/3] (7.01ns)   --->   "%mul4_i_i = fmul i32 %i_actual_Ampere_d, i32 %config" [foc/uz_linear_decoupling.c:26]   --->   Operation 101 'fmul' 'mul4_i_i' <Predicate = (trunc_ln33)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 7.01>
ST_5 : Operation 102 [1/4] (6.43ns)   --->   "%error_d = fsub i32 %i_reference_Ampere_d, i32 %i_actual_Ampere_d" [foc/uz_FOC.c:54->foc/uz_FOC.c:31]   --->   Operation 102 'fsub' 'error_d' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 103 [1/4] (6.43ns)   --->   "%error_q = fsub i32 %i_reference_Ampere_q, i32 %i_actual_Ampere_q" [foc/uz_FOC.c:55->foc/uz_FOC.c:31]   --->   Operation 103 'fsub' 'error_q' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 104 [1/1] (0.00ns)   --->   "%config_2 = bitcast i32 %trunc_ln20_2" [foc/uz_linear_decoupling.c:20]   --->   Operation 104 'bitcast' 'config_2' <Predicate = (trunc_ln33)> <Delay = 0.00>
ST_5 : Operation 105 [1/3] (7.01ns)   --->   "%mul1_i_i = fmul i32 %bitcast_ln25, i32 %config_1" [foc/uz_linear_decoupling.c:25]   --->   Operation 105 'fmul' 'mul1_i_i' <Predicate = (trunc_ln33)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 106 [4/4] (6.43ns)   --->   "%add_i_i = fadd i32 %mul4_i_i, i32 %config_2" [foc/uz_linear_decoupling.c:26]   --->   Operation 106 'fadd' 'add_i_i' <Predicate = (trunc_ln33)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 7.01>
ST_6 : Operation 107 [1/1] (0.00ns)   --->   "%bitcast_ln58 = bitcast i32 %trunc_ln" [foc/uz_FOC.c:58->foc/uz_FOC.c:31]   --->   Operation 107 'bitcast' 'bitcast_ln58' <Predicate = (!tmp_34)> <Delay = 0.00>
ST_6 : Operation 108 [3/3] (7.01ns)   --->   "%preIntegrator_d = fmul i32 %error_d, i32 %bitcast_ln58" [foc/uz_FOC.c:58->foc/uz_FOC.c:31]   --->   Operation 108 'fmul' 'preIntegrator_d' <Predicate = (!tmp_34)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 109 [1/1] (0.00ns)   --->   "%bitcast_ln59 = bitcast i32 %trunc_ln1" [foc/uz_FOC.c:59->foc/uz_FOC.c:31]   --->   Operation 109 'bitcast' 'bitcast_ln59' <Predicate = (!tmp_34)> <Delay = 0.00>
ST_6 : Operation 110 [3/3] (7.01ns)   --->   "%preIntegrator_q = fmul i32 %error_q, i32 %bitcast_ln59" [foc/uz_FOC.c:59->foc/uz_FOC.c:31]   --->   Operation 110 'fmul' 'preIntegrator_q' <Predicate = (!tmp_34)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 111 [1/1] (0.00ns)   --->   "%bitcast_ln60 = bitcast i32 %trunc_ln60" [foc/uz_FOC.c:60->foc/uz_FOC.c:31]   --->   Operation 111 'bitcast' 'bitcast_ln60' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 112 [3/3] (7.01ns)   --->   "%P_sum_d = fmul i32 %error_d, i32 %bitcast_ln60" [foc/uz_FOC.c:60->foc/uz_FOC.c:31]   --->   Operation 112 'fmul' 'P_sum_d' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 113 [1/1] (0.00ns)   --->   "%bitcast_ln61 = bitcast i32 %trunc_ln61" [foc/uz_FOC.c:61->foc/uz_FOC.c:31]   --->   Operation 113 'bitcast' 'bitcast_ln61' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 114 [3/3] (7.01ns)   --->   "%P_sum_q = fmul i32 %error_q, i32 %bitcast_ln61" [foc/uz_FOC.c:61->foc/uz_FOC.c:31]   --->   Operation 114 'fmul' 'P_sum_q' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 115 [3/4] (6.43ns)   --->   "%add_i_i = fadd i32 %mul4_i_i, i32 %config_2" [foc/uz_linear_decoupling.c:26]   --->   Operation 115 'fadd' 'add_i_i' <Predicate = (trunc_ln33)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 7.01>
ST_7 : Operation 116 [2/3] (7.01ns)   --->   "%preIntegrator_d = fmul i32 %error_d, i32 %bitcast_ln58" [foc/uz_FOC.c:58->foc/uz_FOC.c:31]   --->   Operation 116 'fmul' 'preIntegrator_d' <Predicate = (!tmp_34)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 117 [2/3] (7.01ns)   --->   "%preIntegrator_q = fmul i32 %error_q, i32 %bitcast_ln59" [foc/uz_FOC.c:59->foc/uz_FOC.c:31]   --->   Operation 117 'fmul' 'preIntegrator_q' <Predicate = (!tmp_34)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 118 [2/3] (7.01ns)   --->   "%P_sum_d = fmul i32 %error_d, i32 %bitcast_ln60" [foc/uz_FOC.c:60->foc/uz_FOC.c:31]   --->   Operation 118 'fmul' 'P_sum_d' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 119 [2/3] (7.01ns)   --->   "%P_sum_q = fmul i32 %error_q, i32 %bitcast_ln61" [foc/uz_FOC.c:61->foc/uz_FOC.c:31]   --->   Operation 119 'fmul' 'P_sum_q' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 120 [2/4] (6.43ns)   --->   "%add_i_i = fadd i32 %mul4_i_i, i32 %config_2" [foc/uz_linear_decoupling.c:26]   --->   Operation 120 'fadd' 'add_i_i' <Predicate = (trunc_ln33)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 7.01>
ST_8 : Operation 121 [1/3] (7.01ns)   --->   "%preIntegrator_d = fmul i32 %error_d, i32 %bitcast_ln58" [foc/uz_FOC.c:58->foc/uz_FOC.c:31]   --->   Operation 121 'fmul' 'preIntegrator_d' <Predicate = (!tmp_34)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 122 [1/3] (7.01ns)   --->   "%preIntegrator_q = fmul i32 %error_q, i32 %bitcast_ln59" [foc/uz_FOC.c:59->foc/uz_FOC.c:31]   --->   Operation 122 'fmul' 'preIntegrator_q' <Predicate = (!tmp_34)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 123 [1/3] (7.01ns)   --->   "%P_sum_d = fmul i32 %error_d, i32 %bitcast_ln60" [foc/uz_FOC.c:60->foc/uz_FOC.c:31]   --->   Operation 123 'fmul' 'P_sum_d' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 124 [1/3] (7.01ns)   --->   "%P_sum_q = fmul i32 %error_q, i32 %bitcast_ln61" [foc/uz_FOC.c:61->foc/uz_FOC.c:31]   --->   Operation 124 'fmul' 'P_sum_q' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 125 [1/4] (6.43ns)   --->   "%add_i_i = fadd i32 %mul4_i_i, i32 %config_2" [foc/uz_linear_decoupling.c:26]   --->   Operation 125 'fadd' 'add_i_i' <Predicate = (trunc_ln33)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 7.01>
ST_9 : Operation 126 [1/1] (0.00ns)   --->   "%old_I_sum_d = load i32 %I_sum_d" [foc/uz_FOC.c:56->foc/uz_FOC.c:31]   --->   Operation 126 'load' 'old_I_sum_d' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 127 [1/1] (0.00ns)   --->   "%old_I_sum_q = load i32 %I_sum_q" [foc/uz_FOC.c:57->foc/uz_FOC.c:31]   --->   Operation 127 'load' 'old_I_sum_q' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 128 [4/4] (6.43ns)   --->   "%output_before_saturation_d = fadd i32 %old_I_sum_d, i32 %P_sum_d" [foc/uz_FOC.c:62->foc/uz_FOC.c:31]   --->   Operation 128 'fadd' 'output_before_saturation_d' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 129 [4/4] (6.43ns)   --->   "%output_before_saturation_q = fadd i32 %old_I_sum_q, i32 %P_sum_q" [foc/uz_FOC.c:63->foc/uz_FOC.c:31]   --->   Operation 129 'fadd' 'output_before_saturation_q' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 130 [1/1] (0.00ns)   --->   "%bitcast_ln35_1 = bitcast i32 %preIntegrator_d" [foc/uz_signals.c:35]   --->   Operation 130 'bitcast' 'bitcast_ln35_1' <Predicate = (!tmp_34)> <Delay = 0.00>
ST_9 : Operation 131 [1/1] (0.00ns)   --->   "%tmp_6 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln35_1, i32, i32" [foc/uz_signals.c:35]   --->   Operation 131 'partselect' 'tmp_6' <Predicate = (!tmp_34)> <Delay = 0.00>
ST_9 : Operation 132 [1/1] (0.00ns)   --->   "%trunc_ln35_1 = trunc i32 %bitcast_ln35_1" [foc/uz_signals.c:35]   --->   Operation 132 'trunc' 'trunc_ln35_1' <Predicate = (!tmp_34)> <Delay = 0.00>
ST_9 : Operation 133 [1/1] (0.84ns)   --->   "%icmp_ln35_2 = icmp_ne  i8 %tmp_6, i8" [foc/uz_signals.c:35]   --->   Operation 133 'icmp' 'icmp_ln35_2' <Predicate = (!tmp_34)> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 134 [1/1] (1.05ns)   --->   "%icmp_ln35_3 = icmp_eq  i23 %trunc_ln35_1, i23" [foc/uz_signals.c:35]   --->   Operation 134 'icmp' 'icmp_ln35_3' <Predicate = (!tmp_34)> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 135 [1/1] (0.28ns)   --->   "%or_ln35_1 = or i1 %icmp_ln35_3, i1 %icmp_ln35_2" [foc/uz_signals.c:35]   --->   Operation 135 'or' 'or_ln35_1' <Predicate = (!tmp_34)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 136 [2/2] (2.78ns)   --->   "%tmp_7 = fcmp_olt  i32 %preIntegrator_d, i32" [foc/uz_signals.c:35]   --->   Operation 136 'fcmp' 'tmp_7' <Predicate = (!tmp_34)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 75 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 137 [2/2] (2.78ns)   --->   "%fcmp_ln35 = fcmp_uno  i32 %preIntegrator_d, i32" [foc/uz_signals.c:35]   --->   Operation 137 'fcmp' 'fcmp_ln35' <Predicate = (!tmp_34)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 75 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 138 [2/2] (2.78ns)   --->   "%fcmp_ln35 = fcmp_oeq  i32 %preIntegrator_d, i32" [foc/uz_signals.c:35]   --->   Operation 138 'fcmp' 'fcmp_ln35' <Predicate = (!tmp_34)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 75 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 139 [1/1] (0.00ns)   --->   "%bitcast_ln35_3 = bitcast i32 %preIntegrator_q" [foc/uz_signals.c:35]   --->   Operation 139 'bitcast' 'bitcast_ln35_3' <Predicate = (!tmp_34)> <Delay = 0.00>
ST_9 : Operation 140 [1/1] (0.00ns)   --->   "%tmp_24 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln35_3, i32, i32" [foc/uz_signals.c:35]   --->   Operation 140 'partselect' 'tmp_24' <Predicate = (!tmp_34)> <Delay = 0.00>
ST_9 : Operation 141 [1/1] (0.00ns)   --->   "%trunc_ln35_3 = trunc i32 %bitcast_ln35_3" [foc/uz_signals.c:35]   --->   Operation 141 'trunc' 'trunc_ln35_3' <Predicate = (!tmp_34)> <Delay = 0.00>
ST_9 : Operation 142 [1/1] (0.84ns)   --->   "%icmp_ln35_6 = icmp_ne  i8 %tmp_24, i8" [foc/uz_signals.c:35]   --->   Operation 142 'icmp' 'icmp_ln35_6' <Predicate = (!tmp_34)> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 143 [1/1] (1.05ns)   --->   "%icmp_ln35_7 = icmp_eq  i23 %trunc_ln35_3, i23" [foc/uz_signals.c:35]   --->   Operation 143 'icmp' 'icmp_ln35_7' <Predicate = (!tmp_34)> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 144 [1/1] (0.28ns)   --->   "%or_ln35_3 = or i1 %icmp_ln35_7, i1 %icmp_ln35_6" [foc/uz_signals.c:35]   --->   Operation 144 'or' 'or_ln35_3' <Predicate = (!tmp_34)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 145 [2/2] (2.78ns)   --->   "%tmp_25 = fcmp_olt  i32 %preIntegrator_q, i32" [foc/uz_signals.c:35]   --->   Operation 145 'fcmp' 'tmp_25' <Predicate = (!tmp_34)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 75 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 146 [2/2] (2.78ns)   --->   "%fcmp_ln35 = fcmp_uno  i32 %preIntegrator_q, i32" [foc/uz_signals.c:35]   --->   Operation 146 'fcmp' 'fcmp_ln35' <Predicate = (!tmp_34)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 75 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 147 [2/2] (2.78ns)   --->   "%fcmp_ln35 = fcmp_oeq  i32 %preIntegrator_q, i32" [foc/uz_signals.c:35]   --->   Operation 147 'fcmp' 'fcmp_ln35' <Predicate = (!tmp_34)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 75 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 148 [1/1] (0.00ns)   --->   "%bitcast_ln71 = bitcast i32 %trunc_ln9" [foc/uz_FOC.c:71->foc/uz_FOC.c:31]   --->   Operation 148 'bitcast' 'bitcast_ln71' <Predicate = (!tmp_34)> <Delay = 0.00>
ST_9 : Operation 149 [3/3] (7.01ns)   --->   "%mul_i = fmul i32 %preIntegrator_d, i32 %bitcast_ln71" [foc/uz_FOC.c:71->foc/uz_FOC.c:31]   --->   Operation 149 'fmul' 'mul_i' <Predicate = (!tmp_34)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 150 [1/1] (0.00ns)   --->   "%bitcast_ln76 = bitcast i32 %trunc_ln2" [foc/uz_FOC.c:76->foc/uz_FOC.c:31]   --->   Operation 150 'bitcast' 'bitcast_ln76' <Predicate = (!tmp_34)> <Delay = 0.00>
ST_9 : Operation 151 [3/3] (7.01ns)   --->   "%mul1_i = fmul i32 %preIntegrator_q, i32 %bitcast_ln76" [foc/uz_FOC.c:76->foc/uz_FOC.c:31]   --->   Operation 151 'fmul' 'mul1_i' <Predicate = (!tmp_34)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 152 [3/3] (7.01ns)   --->   "%u_dq_vor_Volts = fmul i32 %mul1_i_i, i32 %omega_el_rad_per_sec_read" [foc/uz_linear_decoupling.c:25]   --->   Operation 152 'fmul' 'u_dq_vor_Volts' <Predicate = (trunc_ln33)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 153 [3/3] (7.01ns)   --->   "%u_dq_vor_Volts_2 = fmul i32 %add_i_i, i32 %omega_el_rad_per_sec_read" [foc/uz_linear_decoupling.c:26]   --->   Operation 153 'fmul' 'u_dq_vor_Volts_2' <Predicate = (trunc_ln33)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 7.01>
ST_10 : Operation 154 [3/4] (6.43ns)   --->   "%output_before_saturation_d = fadd i32 %old_I_sum_d, i32 %P_sum_d" [foc/uz_FOC.c:62->foc/uz_FOC.c:31]   --->   Operation 154 'fadd' 'output_before_saturation_d' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 155 [3/4] (6.43ns)   --->   "%output_before_saturation_q = fadd i32 %old_I_sum_q, i32 %P_sum_q" [foc/uz_FOC.c:63->foc/uz_FOC.c:31]   --->   Operation 155 'fadd' 'output_before_saturation_q' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 156 [1/2] (2.78ns)   --->   "%tmp_7 = fcmp_olt  i32 %preIntegrator_d, i32" [foc/uz_signals.c:35]   --->   Operation 156 'fcmp' 'tmp_7' <Predicate = (!tmp_34)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 75 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 157 [1/2] (2.78ns)   --->   "%fcmp_ln35 = fcmp_uno  i32 %preIntegrator_d, i32" [foc/uz_signals.c:35]   --->   Operation 157 'fcmp' 'fcmp_ln35' <Predicate = (!tmp_34)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 75 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 158 [1/2] (2.78ns)   --->   "%fcmp_ln35 = fcmp_oeq  i32 %preIntegrator_d, i32" [foc/uz_signals.c:35]   --->   Operation 158 'fcmp' 'fcmp_ln35' <Predicate = (!tmp_34)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 75 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 159 [1/2] (2.78ns)   --->   "%tmp_25 = fcmp_olt  i32 %preIntegrator_q, i32" [foc/uz_signals.c:35]   --->   Operation 159 'fcmp' 'tmp_25' <Predicate = (!tmp_34)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 75 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 160 [1/2] (2.78ns)   --->   "%fcmp_ln35 = fcmp_uno  i32 %preIntegrator_q, i32" [foc/uz_signals.c:35]   --->   Operation 160 'fcmp' 'fcmp_ln35' <Predicate = (!tmp_34)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 75 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 161 [1/2] (2.78ns)   --->   "%fcmp_ln35 = fcmp_oeq  i32 %preIntegrator_q, i32" [foc/uz_signals.c:35]   --->   Operation 161 'fcmp' 'fcmp_ln35' <Predicate = (!tmp_34)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 75 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 162 [2/3] (7.01ns)   --->   "%mul_i = fmul i32 %preIntegrator_d, i32 %bitcast_ln71" [foc/uz_FOC.c:71->foc/uz_FOC.c:31]   --->   Operation 162 'fmul' 'mul_i' <Predicate = (!tmp_34)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 163 [2/3] (7.01ns)   --->   "%mul1_i = fmul i32 %preIntegrator_q, i32 %bitcast_ln76" [foc/uz_FOC.c:76->foc/uz_FOC.c:31]   --->   Operation 163 'fmul' 'mul1_i' <Predicate = (!tmp_34)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 164 [2/3] (7.01ns)   --->   "%u_dq_vor_Volts = fmul i32 %mul1_i_i, i32 %omega_el_rad_per_sec_read" [foc/uz_linear_decoupling.c:25]   --->   Operation 164 'fmul' 'u_dq_vor_Volts' <Predicate = (trunc_ln33)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 165 [2/3] (7.01ns)   --->   "%u_dq_vor_Volts_2 = fmul i32 %add_i_i, i32 %omega_el_rad_per_sec_read" [foc/uz_linear_decoupling.c:26]   --->   Operation 165 'fmul' 'u_dq_vor_Volts_2' <Predicate = (trunc_ln33)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 7.01>
ST_11 : Operation 166 [2/4] (6.43ns)   --->   "%output_before_saturation_d = fadd i32 %old_I_sum_d, i32 %P_sum_d" [foc/uz_FOC.c:62->foc/uz_FOC.c:31]   --->   Operation 166 'fadd' 'output_before_saturation_d' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 167 [2/4] (6.43ns)   --->   "%output_before_saturation_q = fadd i32 %old_I_sum_q, i32 %P_sum_q" [foc/uz_FOC.c:63->foc/uz_FOC.c:31]   --->   Operation 167 'fadd' 'output_before_saturation_q' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 168 [1/3] (7.01ns)   --->   "%mul_i = fmul i32 %preIntegrator_d, i32 %bitcast_ln71" [foc/uz_FOC.c:71->foc/uz_FOC.c:31]   --->   Operation 168 'fmul' 'mul_i' <Predicate = (!tmp_34)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 169 [1/3] (7.01ns)   --->   "%mul1_i = fmul i32 %preIntegrator_q, i32 %bitcast_ln76" [foc/uz_FOC.c:76->foc/uz_FOC.c:31]   --->   Operation 169 'fmul' 'mul1_i' <Predicate = (!tmp_34)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 170 [1/3] (7.01ns)   --->   "%u_dq_vor_Volts = fmul i32 %mul1_i_i, i32 %omega_el_rad_per_sec_read" [foc/uz_linear_decoupling.c:25]   --->   Operation 170 'fmul' 'u_dq_vor_Volts' <Predicate = (trunc_ln33)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 171 [1/3] (7.01ns)   --->   "%u_dq_vor_Volts_2 = fmul i32 %add_i_i, i32 %omega_el_rad_per_sec_read" [foc/uz_linear_decoupling.c:26]   --->   Operation 171 'fmul' 'u_dq_vor_Volts_2' <Predicate = (trunc_ln33)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 6.43>
ST_12 : Operation 172 [1/4] (6.43ns)   --->   "%output_before_saturation_d = fadd i32 %old_I_sum_d, i32 %P_sum_d" [foc/uz_FOC.c:62->foc/uz_FOC.c:31]   --->   Operation 172 'fadd' 'output_before_saturation_d' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 173 [1/4] (6.43ns)   --->   "%output_before_saturation_q = fadd i32 %old_I_sum_q, i32 %P_sum_q" [foc/uz_FOC.c:63->foc/uz_FOC.c:31]   --->   Operation 173 'fadd' 'output_before_saturation_q' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 174 [1/1] (0.44ns)   --->   "%decouple_voltage_3 = select i1 %trunc_ln33, i32 %u_dq_vor_Volts_2, i32" [foc/uz_FOC.c:33]   --->   Operation 174 'select' 'decouple_voltage_3' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 175 [1/1] (0.44ns)   --->   "%decouple_voltage_2 = select i1 %trunc_ln33, i32 %u_dq_vor_Volts, i32" [foc/uz_FOC.c:33]   --->   Operation 175 'select' 'decouple_voltage_2' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 13 <SV = 12> <Delay = 2.78>
ST_13 : Operation 176 [1/1] (0.00ns)   --->   "%bitcast_ln64 = bitcast i32 %trunc_ln4" [foc/uz_FOC.c:64->foc/uz_FOC.c:31]   --->   Operation 176 'bitcast' 'bitcast_ln64' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 177 [1/1] (0.00ns)   --->   "%bitcast_ln23 = bitcast i32 %output_before_saturation_d" [foc/uz_signals.c:23]   --->   Operation 177 'bitcast' 'bitcast_ln23' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 178 [1/1] (0.00ns)   --->   "%tmp = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln23, i32, i32" [foc/uz_signals.c:23]   --->   Operation 178 'partselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 179 [1/1] (0.00ns)   --->   "%trunc_ln23 = trunc i32 %bitcast_ln23" [foc/uz_signals.c:23]   --->   Operation 179 'trunc' 'trunc_ln23' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 180 [1/1] (0.84ns)   --->   "%icmp_ln23 = icmp_ne  i8 %tmp, i8" [foc/uz_signals.c:23]   --->   Operation 180 'icmp' 'icmp_ln23' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 181 [1/1] (1.05ns)   --->   "%icmp_ln23_1 = icmp_eq  i23 %trunc_ln23, i23" [foc/uz_signals.c:23]   --->   Operation 181 'icmp' 'icmp_ln23_1' <Predicate = true> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 182 [1/1] (0.28ns)   --->   "%or_ln23 = or i1 %icmp_ln23_1, i1 %icmp_ln23" [foc/uz_signals.c:23]   --->   Operation 182 'or' 'or_ln23' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 183 [1/1] (0.00ns) (grouped into LUT with out node and_ln23)   --->   "%or_ln23_1 = or i1 %icmp_ln23_3, i1 %icmp_ln23_2" [foc/uz_signals.c:23]   --->   Operation 183 'or' 'or_ln23_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 184 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln23 = and i1 %or_ln23, i1 %or_ln23_1" [foc/uz_signals.c:23]   --->   Operation 184 'and' 'and_ln23' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 185 [1/1] (0.00ns) (grouped into LUT with out node and_ln23_2)   --->   "%or_ln23_2 = or i1 %icmp_ln23_5, i1 %icmp_ln23_4" [foc/uz_signals.c:23]   --->   Operation 185 'or' 'or_ln23_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 186 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln23_2 = and i1 %or_ln23, i1 %or_ln23_2" [foc/uz_signals.c:23]   --->   Operation 186 'and' 'and_ln23_2' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 187 [2/2] (2.78ns)   --->   "%tmp_8 = fcmp_ogt  i32 %output_before_saturation_d, i32 %bitcast_ln64" [foc/uz_signals.c:25]   --->   Operation 187 'fcmp' 'tmp_8' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 75 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 188 [1/1] (0.00ns)   --->   "%bitcast_ln65 = bitcast i32 %trunc_ln7" [foc/uz_FOC.c:65->foc/uz_FOC.c:31]   --->   Operation 188 'bitcast' 'bitcast_ln65' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 189 [1/1] (0.00ns)   --->   "%bitcast_ln23_1 = bitcast i32 %output_before_saturation_q" [foc/uz_signals.c:23]   --->   Operation 189 'bitcast' 'bitcast_ln23_1' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 190 [1/1] (0.00ns)   --->   "%tmp_15 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln23_1, i32, i32" [foc/uz_signals.c:23]   --->   Operation 190 'partselect' 'tmp_15' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 191 [1/1] (0.00ns)   --->   "%trunc_ln23_2 = trunc i32 %bitcast_ln23_1" [foc/uz_signals.c:23]   --->   Operation 191 'trunc' 'trunc_ln23_2' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 192 [1/1] (0.84ns)   --->   "%icmp_ln23_6 = icmp_ne  i8 %tmp_15, i8" [foc/uz_signals.c:23]   --->   Operation 192 'icmp' 'icmp_ln23_6' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 193 [1/1] (1.05ns)   --->   "%icmp_ln23_7 = icmp_eq  i23 %trunc_ln23_2, i23" [foc/uz_signals.c:23]   --->   Operation 193 'icmp' 'icmp_ln23_7' <Predicate = true> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 194 [1/1] (0.28ns)   --->   "%or_ln23_3 = or i1 %icmp_ln23_7, i1 %icmp_ln23_6" [foc/uz_signals.c:23]   --->   Operation 194 'or' 'or_ln23_3' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 195 [1/1] (0.00ns) (grouped into LUT with out node and_ln23_5)   --->   "%or_ln23_4 = or i1 %icmp_ln23_9, i1 %icmp_ln23_8" [foc/uz_signals.c:23]   --->   Operation 195 'or' 'or_ln23_4' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 196 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln23_5 = and i1 %or_ln23_3, i1 %or_ln23_4" [foc/uz_signals.c:23]   --->   Operation 196 'and' 'and_ln23_5' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 197 [1/1] (0.00ns) (grouped into LUT with out node and_ln23_7)   --->   "%or_ln23_5 = or i1 %icmp_ln23_11, i1 %icmp_ln23_10" [foc/uz_signals.c:23]   --->   Operation 197 'or' 'or_ln23_5' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 198 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln23_7 = and i1 %or_ln23_3, i1 %or_ln23_5" [foc/uz_signals.c:23]   --->   Operation 198 'and' 'and_ln23_7' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 199 [2/2] (2.78ns)   --->   "%tmp_20 = fcmp_ogt  i32 %output_before_saturation_q, i32 %bitcast_ln65" [foc/uz_signals.c:25]   --->   Operation 199 'fcmp' 'tmp_20' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 75 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 3.06>
ST_14 : Operation 200 [1/2] (2.78ns)   --->   "%tmp_8 = fcmp_ogt  i32 %output_before_saturation_d, i32 %bitcast_ln64" [foc/uz_signals.c:25]   --->   Operation 200 'fcmp' 'tmp_8' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 75 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 201 [1/1] (0.28ns)   --->   "%and_ln25 = and i1 %and_ln23_2, i1 %tmp_8" [foc/uz_signals.c:25]   --->   Operation 201 'and' 'and_ln25' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 202 [1/2] (2.78ns)   --->   "%tmp_20 = fcmp_ogt  i32 %output_before_saturation_q, i32 %bitcast_ln65" [foc/uz_signals.c:25]   --->   Operation 202 'fcmp' 'tmp_20' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 75 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 203 [1/1] (0.28ns)   --->   "%and_ln25_1 = and i1 %and_ln23_7, i1 %tmp_20" [foc/uz_signals.c:25]   --->   Operation 203 'and' 'and_ln25_1' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 6.88>
ST_15 : Operation 204 [1/1] (0.00ns)   --->   "%bitcast_ln64_1 = bitcast i32 %trunc_ln64_1" [foc/uz_FOC.c:64->foc/uz_FOC.c:31]   --->   Operation 204 'bitcast' 'bitcast_ln64_1' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 205 [1/1] (0.44ns)   --->   "%select_ln25 = select i1 %and_ln25, i32 %bitcast_ln64, i32 %bitcast_ln64_1" [foc/uz_signals.c:25]   --->   Operation 205 'select' 'select_ln25' <Predicate = (!tmp_34)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 206 [4/4] (6.43ns)   --->   "%output_0_i_i_i = fsub i32 %output_before_saturation_d, i32 %select_ln25" [foc/uz_signals.c:25]   --->   Operation 206 'fsub' 'output_0_i_i_i' <Predicate = (!tmp_34)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 207 [1/1] (0.00ns)   --->   "%bitcast_ln65_1 = bitcast i32 %trunc_ln65_1" [foc/uz_FOC.c:65->foc/uz_FOC.c:31]   --->   Operation 207 'bitcast' 'bitcast_ln65_1' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 208 [1/1] (0.44ns)   --->   "%select_ln25_1 = select i1 %and_ln25_1, i32 %bitcast_ln65, i32 %bitcast_ln65_1" [foc/uz_signals.c:25]   --->   Operation 208 'select' 'select_ln25_1' <Predicate = (!tmp_34)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 209 [4/4] (6.43ns)   --->   "%output_0_i_i7_i = fsub i32 %output_before_saturation_q, i32 %select_ln25_1" [foc/uz_signals.c:25]   --->   Operation 209 'fsub' 'output_0_i_i7_i' <Predicate = (!tmp_34)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 210 [2/2] (2.78ns)   --->   "%tmp_31 = fcmp_olt  i32 %output_before_saturation_d, i32 %bitcast_ln64_1" [foc/uz_signals.c:49]   --->   Operation 210 'fcmp' 'tmp_31' <Predicate = (!and_ln25)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 75 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 211 [2/2] (2.78ns)   --->   "%tmp_32 = fcmp_olt  i32 %output_before_saturation_q, i32 %bitcast_ln65_1" [foc/uz_signals.c:49]   --->   Operation 211 'fcmp' 'tmp_32' <Predicate = (!and_ln25_1)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 75 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 6.43>
ST_16 : Operation 212 [2/2] (2.78ns)   --->   "%tmp_2 = fcmp_oge  i32 %output_before_saturation_d, i32 %bitcast_ln64_1" [foc/uz_signals.c:23]   --->   Operation 212 'fcmp' 'tmp_2' <Predicate = (!tmp_34)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 75 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 213 [2/2] (2.78ns)   --->   "%tmp_5 = fcmp_ole  i32 %output_before_saturation_d, i32 %bitcast_ln64" [foc/uz_signals.c:23]   --->   Operation 213 'fcmp' 'tmp_5' <Predicate = (!tmp_34)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 75 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 214 [3/4] (6.43ns)   --->   "%output_0_i_i_i = fsub i32 %output_before_saturation_d, i32 %select_ln25" [foc/uz_signals.c:25]   --->   Operation 214 'fsub' 'output_0_i_i_i' <Predicate = (!tmp_34)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 215 [2/2] (2.78ns)   --->   "%tmp_17 = fcmp_oge  i32 %output_before_saturation_q, i32 %bitcast_ln65_1" [foc/uz_signals.c:23]   --->   Operation 215 'fcmp' 'tmp_17' <Predicate = (!tmp_34)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 75 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 216 [2/2] (2.78ns)   --->   "%tmp_19 = fcmp_ole  i32 %output_before_saturation_q, i32 %bitcast_ln65" [foc/uz_signals.c:23]   --->   Operation 216 'fcmp' 'tmp_19' <Predicate = (!tmp_34)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 75 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 217 [3/4] (6.43ns)   --->   "%output_0_i_i7_i = fsub i32 %output_before_saturation_q, i32 %select_ln25_1" [foc/uz_signals.c:25]   --->   Operation 217 'fsub' 'output_0_i_i7_i' <Predicate = (!tmp_34)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 218 [1/2] (2.78ns)   --->   "%tmp_31 = fcmp_olt  i32 %output_before_saturation_d, i32 %bitcast_ln64_1" [foc/uz_signals.c:49]   --->   Operation 218 'fcmp' 'tmp_31' <Predicate = (!and_ln25)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 75 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 219 [1/1] (0.00ns) (grouped into LUT with out node output_12)   --->   "%and_ln49 = and i1 %and_ln23, i1 %tmp_31" [foc/uz_signals.c:49]   --->   Operation 219 'and' 'and_ln49' <Predicate = (!and_ln25)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 220 [1/1] (0.00ns) (grouped into LUT with out node output_12)   --->   "%output = select i1 %and_ln49, i32 %bitcast_ln64_1, i32 %output_before_saturation_d" [foc/uz_signals.c:51]   --->   Operation 220 'select' 'output' <Predicate = (!and_ln25)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 221 [1/1] (0.44ns) (out node of the LUT)   --->   "%output_12 = select i1 %and_ln25, i32 %bitcast_ln64, i32 %output" [foc/uz_signals.c:47]   --->   Operation 221 'select' 'output_12' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 222 [1/2] (2.78ns)   --->   "%tmp_32 = fcmp_olt  i32 %output_before_saturation_q, i32 %bitcast_ln65_1" [foc/uz_signals.c:49]   --->   Operation 222 'fcmp' 'tmp_32' <Predicate = (!and_ln25_1)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 75 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 223 [1/1] (0.00ns) (grouped into LUT with out node output_13)   --->   "%and_ln49_1 = and i1 %and_ln23_5, i1 %tmp_32" [foc/uz_signals.c:49]   --->   Operation 223 'and' 'and_ln49_1' <Predicate = (!and_ln25_1)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 224 [1/1] (0.00ns) (grouped into LUT with out node output_13)   --->   "%output_6 = select i1 %and_ln49_1, i32 %bitcast_ln65_1, i32 %output_before_saturation_q" [foc/uz_signals.c:51]   --->   Operation 224 'select' 'output_6' <Predicate = (!and_ln25_1)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 225 [1/1] (0.44ns) (out node of the LUT)   --->   "%output_13 = select i1 %and_ln25_1, i32 %bitcast_ln65, i32 %output_6" [foc/uz_signals.c:47]   --->   Operation 225 'select' 'output_13' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 17 <SV = 16> <Delay = 6.43>
ST_17 : Operation 226 [1/2] (2.78ns)   --->   "%tmp_2 = fcmp_oge  i32 %output_before_saturation_d, i32 %bitcast_ln64_1" [foc/uz_signals.c:23]   --->   Operation 226 'fcmp' 'tmp_2' <Predicate = (!tmp_34)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 75 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 227 [1/2] (2.78ns)   --->   "%tmp_5 = fcmp_ole  i32 %output_before_saturation_d, i32 %bitcast_ln64" [foc/uz_signals.c:23]   --->   Operation 227 'fcmp' 'tmp_5' <Predicate = (!tmp_34)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 75 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 228 [2/4] (6.43ns)   --->   "%output_0_i_i_i = fsub i32 %output_before_saturation_d, i32 %select_ln25" [foc/uz_signals.c:25]   --->   Operation 228 'fsub' 'output_0_i_i_i' <Predicate = (!tmp_34)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 229 [1/2] (2.78ns)   --->   "%tmp_17 = fcmp_oge  i32 %output_before_saturation_q, i32 %bitcast_ln65_1" [foc/uz_signals.c:23]   --->   Operation 229 'fcmp' 'tmp_17' <Predicate = (!tmp_34)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 75 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 230 [1/2] (2.78ns)   --->   "%tmp_19 = fcmp_ole  i32 %output_before_saturation_q, i32 %bitcast_ln65" [foc/uz_signals.c:23]   --->   Operation 230 'fcmp' 'tmp_19' <Predicate = (!tmp_34)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 75 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 231 [2/4] (6.43ns)   --->   "%output_0_i_i7_i = fsub i32 %output_before_saturation_q, i32 %select_ln25_1" [foc/uz_signals.c:25]   --->   Operation 231 'fsub' 'output_0_i_i7_i' <Predicate = (!tmp_34)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 232 [4/4] (6.43ns)   --->   "%add = fadd i32 %output_12, i32 %decouple_voltage_2" [foc/uz_FOC.c:34]   --->   Operation 232 'fadd' 'add' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 233 [4/4] (6.43ns)   --->   "%add4 = fadd i32 %output_13, i32 %decouple_voltage_3" [foc/uz_FOC.c:35]   --->   Operation 233 'fadd' 'add4' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 6.88>
ST_18 : Operation 234 [1/1] (0.00ns) (grouped into LUT with out node output_8)   --->   "%and_ln23_1 = and i1 %and_ln23, i1 %tmp_2" [foc/uz_signals.c:23]   --->   Operation 234 'and' 'and_ln23_1' <Predicate = (!tmp_34)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 235 [1/1] (0.00ns) (grouped into LUT with out node output_8)   --->   "%and_ln23_3 = and i1 %and_ln23_2, i1 %tmp_5" [foc/uz_signals.c:23]   --->   Operation 235 'and' 'and_ln23_3' <Predicate = (!tmp_34)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 236 [1/1] (0.00ns) (grouped into LUT with out node output_8)   --->   "%and_ln23_4 = and i1 %and_ln23_1, i1 %and_ln23_3" [foc/uz_signals.c:23]   --->   Operation 236 'and' 'and_ln23_4' <Predicate = (!tmp_34)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 237 [1/4] (6.43ns)   --->   "%output_0_i_i_i = fsub i32 %output_before_saturation_d, i32 %select_ln25" [foc/uz_signals.c:25]   --->   Operation 237 'fsub' 'output_0_i_i_i' <Predicate = (!tmp_34)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 238 [1/1] (0.44ns) (out node of the LUT)   --->   "%output_8 = select i1 %and_ln23_4, i32, i32 %output_0_i_i_i" [foc/uz_signals.c:23]   --->   Operation 238 'select' 'output_8' <Predicate = (!tmp_34)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 239 [1/1] (0.00ns) (grouped into LUT with out node output_10)   --->   "%and_ln23_6 = and i1 %and_ln23_5, i1 %tmp_17" [foc/uz_signals.c:23]   --->   Operation 239 'and' 'and_ln23_6' <Predicate = (!tmp_34)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 240 [1/1] (0.00ns) (grouped into LUT with out node output_10)   --->   "%and_ln23_8 = and i1 %and_ln23_7, i1 %tmp_19" [foc/uz_signals.c:23]   --->   Operation 240 'and' 'and_ln23_8' <Predicate = (!tmp_34)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 241 [1/1] (0.00ns) (grouped into LUT with out node output_10)   --->   "%and_ln23_9 = and i1 %and_ln23_6, i1 %and_ln23_8" [foc/uz_signals.c:23]   --->   Operation 241 'and' 'and_ln23_9' <Predicate = (!tmp_34)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 242 [1/4] (6.43ns)   --->   "%output_0_i_i7_i = fsub i32 %output_before_saturation_q, i32 %select_ln25_1" [foc/uz_signals.c:25]   --->   Operation 242 'fsub' 'output_0_i_i7_i' <Predicate = (!tmp_34)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 243 [1/1] (0.44ns) (out node of the LUT)   --->   "%output_10 = select i1 %and_ln23_9, i32, i32 %output_0_i_i7_i" [foc/uz_signals.c:23]   --->   Operation 243 'select' 'output_10' <Predicate = (!tmp_34)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 244 [3/4] (6.43ns)   --->   "%add = fadd i32 %output_12, i32 %decouple_voltage_2" [foc/uz_FOC.c:34]   --->   Operation 244 'fadd' 'add' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 245 [3/4] (6.43ns)   --->   "%add4 = fadd i32 %output_13, i32 %decouple_voltage_3" [foc/uz_FOC.c:35]   --->   Operation 245 'fadd' 'add4' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 6.43>
ST_19 : Operation 246 [1/1] (0.00ns)   --->   "%bitcast_ln35 = bitcast i32 %output_8" [foc/uz_signals.c:35]   --->   Operation 246 'bitcast' 'bitcast_ln35' <Predicate = (!tmp_34)> <Delay = 0.00>
ST_19 : Operation 247 [1/1] (0.00ns)   --->   "%tmp_9 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln35, i32, i32" [foc/uz_signals.c:35]   --->   Operation 247 'partselect' 'tmp_9' <Predicate = (!tmp_34)> <Delay = 0.00>
ST_19 : Operation 248 [1/1] (0.00ns)   --->   "%trunc_ln35 = trunc i32 %bitcast_ln35" [foc/uz_signals.c:35]   --->   Operation 248 'trunc' 'trunc_ln35' <Predicate = (!tmp_34)> <Delay = 0.00>
ST_19 : Operation 249 [1/1] (0.84ns)   --->   "%icmp_ln35 = icmp_ne  i8 %tmp_9, i8" [foc/uz_signals.c:35]   --->   Operation 249 'icmp' 'icmp_ln35' <Predicate = (!tmp_34)> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 250 [1/1] (1.05ns)   --->   "%icmp_ln35_1 = icmp_eq  i23 %trunc_ln35, i23" [foc/uz_signals.c:35]   --->   Operation 250 'icmp' 'icmp_ln35_1' <Predicate = (!tmp_34)> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 251 [1/1] (0.28ns)   --->   "%or_ln35 = or i1 %icmp_ln35_1, i1 %icmp_ln35" [foc/uz_signals.c:35]   --->   Operation 251 'or' 'or_ln35' <Predicate = (!tmp_34)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 252 [2/2] (2.78ns)   --->   "%tmp_s = fcmp_olt  i32 %output_8, i32" [foc/uz_signals.c:35]   --->   Operation 252 'fcmp' 'tmp_s' <Predicate = (!tmp_34)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 75 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 253 [2/2] (2.78ns)   --->   "%fcmp_ln35 = fcmp_uno  i32 %output_8, i32" [foc/uz_signals.c:35]   --->   Operation 253 'fcmp' 'fcmp_ln35' <Predicate = (!tmp_34)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 75 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 254 [2/2] (2.78ns)   --->   "%fcmp_ln35 = fcmp_oeq  i32 %output_8, i32" [foc/uz_signals.c:35]   --->   Operation 254 'fcmp' 'fcmp_ln35' <Predicate = (!tmp_34)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 75 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 255 [2/2] (2.78ns)   --->   "%tmp_11 = fcmp_oeq  i32 %output_8, i32" [foc/uz_piController.c:31]   --->   Operation 255 'fcmp' 'tmp_11' <Predicate = (!tmp_34)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 75 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 256 [1/1] (0.00ns)   --->   "%bitcast_ln35_2 = bitcast i32 %output_10" [foc/uz_signals.c:35]   --->   Operation 256 'bitcast' 'bitcast_ln35_2' <Predicate = (!tmp_34)> <Delay = 0.00>
ST_19 : Operation 257 [1/1] (0.00ns)   --->   "%tmp_21 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln35_2, i32, i32" [foc/uz_signals.c:35]   --->   Operation 257 'partselect' 'tmp_21' <Predicate = (!tmp_34)> <Delay = 0.00>
ST_19 : Operation 258 [1/1] (0.00ns)   --->   "%trunc_ln35_2 = trunc i32 %bitcast_ln35_2" [foc/uz_signals.c:35]   --->   Operation 258 'trunc' 'trunc_ln35_2' <Predicate = (!tmp_34)> <Delay = 0.00>
ST_19 : Operation 259 [1/1] (0.84ns)   --->   "%icmp_ln35_4 = icmp_ne  i8 %tmp_21, i8" [foc/uz_signals.c:35]   --->   Operation 259 'icmp' 'icmp_ln35_4' <Predicate = (!tmp_34)> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 260 [1/1] (1.05ns)   --->   "%icmp_ln35_5 = icmp_eq  i23 %trunc_ln35_2, i23" [foc/uz_signals.c:35]   --->   Operation 260 'icmp' 'icmp_ln35_5' <Predicate = (!tmp_34)> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 261 [1/1] (0.28ns)   --->   "%or_ln35_2 = or i1 %icmp_ln35_5, i1 %icmp_ln35_4" [foc/uz_signals.c:35]   --->   Operation 261 'or' 'or_ln35_2' <Predicate = (!tmp_34)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 262 [2/2] (2.78ns)   --->   "%tmp_22 = fcmp_olt  i32 %output_10, i32" [foc/uz_signals.c:35]   --->   Operation 262 'fcmp' 'tmp_22' <Predicate = (!tmp_34)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 75 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 263 [2/2] (2.78ns)   --->   "%fcmp_ln35 = fcmp_uno  i32 %output_10, i32" [foc/uz_signals.c:35]   --->   Operation 263 'fcmp' 'fcmp_ln35' <Predicate = (!tmp_34)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 75 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 264 [2/2] (2.78ns)   --->   "%fcmp_ln35 = fcmp_oeq  i32 %output_10, i32" [foc/uz_signals.c:35]   --->   Operation 264 'fcmp' 'fcmp_ln35' <Predicate = (!tmp_34)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 75 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 265 [2/2] (2.78ns)   --->   "%tmp_27 = fcmp_oeq  i32 %output_10, i32" [foc/uz_piController.c:31]   --->   Operation 265 'fcmp' 'tmp_27' <Predicate = (!tmp_34)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 75 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 266 [2/4] (6.43ns)   --->   "%add = fadd i32 %output_12, i32 %decouple_voltage_2" [foc/uz_FOC.c:34]   --->   Operation 266 'fadd' 'add' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 267 [2/4] (6.43ns)   --->   "%add4 = fadd i32 %output_13, i32 %decouple_voltage_3" [foc/uz_FOC.c:35]   --->   Operation 267 'fadd' 'add4' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 6.43>
ST_20 : Operation 268 [1/2] (2.78ns)   --->   "%tmp_s = fcmp_olt  i32 %output_8, i32" [foc/uz_signals.c:35]   --->   Operation 268 'fcmp' 'tmp_s' <Predicate = (!tmp_34)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 75 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 269 [1/1] (0.00ns) (grouped into LUT with out node sign)   --->   "%and_ln35 = and i1 %or_ln35, i1 %tmp_s" [foc/uz_signals.c:35]   --->   Operation 269 'and' 'and_ln35' <Predicate = (!tmp_34)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 270 [1/1] (0.00ns) (grouped into LUT with out node sign)   --->   "%select_ln35 = select i1 %and_ln35, i32, i32" [foc/uz_signals.c:35]   --->   Operation 270 'select' 'select_ln35' <Predicate = (!tmp_34)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_20 : Operation 271 [1/2] (2.78ns)   --->   "%fcmp_ln35 = fcmp_uno  i32 %output_8, i32" [foc/uz_signals.c:35]   --->   Operation 271 'fcmp' 'fcmp_ln35' <Predicate = (!tmp_34)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 75 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 272 [1/2] (2.78ns)   --->   "%fcmp_ln35 = fcmp_oeq  i32 %output_8, i32" [foc/uz_signals.c:35]   --->   Operation 272 'fcmp' 'fcmp_ln35' <Predicate = (!tmp_34)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 75 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 273 [1/1] (0.00ns) (grouped into LUT with out node sign)   --->   "%xor_ln35 = xor i1 %fcmp_ln35, i1" [foc/uz_signals.c:35]   --->   Operation 273 'xor' 'xor_ln35' <Predicate = (!tmp_34)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 274 [1/1] (0.00ns) (grouped into LUT with out node sign)   --->   "%xor_ln35 = xor i1 %fcmp_ln35, i1" [foc/uz_signals.c:35]   --->   Operation 274 'xor' 'xor_ln35' <Predicate = (!tmp_34)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 275 [1/1] (0.00ns) (grouped into LUT with out node sign)   --->   "%and_ln35 = and i1 %xor_ln35, i1 %xor_ln35" [foc/uz_signals.c:35]   --->   Operation 275 'and' 'and_ln35' <Predicate = (!tmp_34)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 276 [1/1] (0.00ns) (grouped into LUT with out node sign)   --->   "%and_ln35_1 = and i1 %or_ln35, i1 %and_ln35" [foc/uz_signals.c:35]   --->   Operation 276 'and' 'and_ln35_1' <Predicate = (!tmp_34)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 277 [1/1] (0.44ns) (out node of the LUT)   --->   "%sign = select i1 %and_ln35_1, i32 %select_ln35, i32" [foc/uz_signals.c:35]   --->   Operation 277 'select' 'sign' <Predicate = (!tmp_34)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_20 : Operation 278 [1/1] (0.00ns) (grouped into LUT with out node sign_1)   --->   "%and_ln35_2 = and i1 %or_ln35_1, i1 %tmp_7" [foc/uz_signals.c:35]   --->   Operation 278 'and' 'and_ln35_2' <Predicate = (!tmp_34)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 279 [1/1] (0.00ns) (grouped into LUT with out node sign_1)   --->   "%select_ln35_2 = select i1 %and_ln35_2, i32, i32" [foc/uz_signals.c:35]   --->   Operation 279 'select' 'select_ln35_2' <Predicate = (!tmp_34)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_20 : Operation 280 [1/1] (0.00ns) (grouped into LUT with out node sign_1)   --->   "%xor_ln35 = xor i1 %fcmp_ln35, i1" [foc/uz_signals.c:35]   --->   Operation 280 'xor' 'xor_ln35' <Predicate = (!tmp_34)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 281 [1/1] (0.00ns) (grouped into LUT with out node sign_1)   --->   "%xor_ln35 = xor i1 %fcmp_ln35, i1" [foc/uz_signals.c:35]   --->   Operation 281 'xor' 'xor_ln35' <Predicate = (!tmp_34)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 282 [1/1] (0.00ns) (grouped into LUT with out node sign_1)   --->   "%and_ln35 = and i1 %xor_ln35, i1 %xor_ln35" [foc/uz_signals.c:35]   --->   Operation 282 'and' 'and_ln35' <Predicate = (!tmp_34)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 283 [1/1] (0.00ns) (grouped into LUT with out node sign_1)   --->   "%and_ln35_3 = and i1 %or_ln35_1, i1 %and_ln35" [foc/uz_signals.c:35]   --->   Operation 283 'and' 'and_ln35_3' <Predicate = (!tmp_34)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 284 [1/1] (0.44ns) (out node of the LUT)   --->   "%sign_1 = select i1 %and_ln35_3, i32 %select_ln35_2, i32" [foc/uz_signals.c:35]   --->   Operation 284 'select' 'sign_1' <Predicate = (!tmp_34)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_20 : Operation 285 [1/2] (2.78ns)   --->   "%tmp_11 = fcmp_oeq  i32 %output_8, i32" [foc/uz_piController.c:31]   --->   Operation 285 'fcmp' 'tmp_11' <Predicate = (!tmp_34)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 75 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 286 [1/1] (0.00ns)   --->   "%bitcast_ln31 = bitcast i32 %sign" [foc/uz_piController.c:31]   --->   Operation 286 'bitcast' 'bitcast_ln31' <Predicate = (!tmp_34)> <Delay = 0.00>
ST_20 : Operation 287 [1/1] (0.00ns)   --->   "%tmp_12 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln31, i32, i32" [foc/uz_piController.c:31]   --->   Operation 287 'partselect' 'tmp_12' <Predicate = (!tmp_34)> <Delay = 0.00>
ST_20 : Operation 288 [1/1] (0.00ns)   --->   "%trunc_ln31 = trunc i32 %bitcast_ln31" [foc/uz_piController.c:31]   --->   Operation 288 'trunc' 'trunc_ln31' <Predicate = (!tmp_34)> <Delay = 0.00>
ST_20 : Operation 289 [1/1] (0.00ns)   --->   "%bitcast_ln31_1 = bitcast i32 %sign_1" [foc/uz_piController.c:31]   --->   Operation 289 'bitcast' 'bitcast_ln31_1' <Predicate = (!tmp_34)> <Delay = 0.00>
ST_20 : Operation 290 [1/1] (0.00ns)   --->   "%tmp_13 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln31_1, i32, i32" [foc/uz_piController.c:31]   --->   Operation 290 'partselect' 'tmp_13' <Predicate = (!tmp_34)> <Delay = 0.00>
ST_20 : Operation 291 [1/1] (0.00ns)   --->   "%trunc_ln31_1 = trunc i32 %bitcast_ln31_1" [foc/uz_piController.c:31]   --->   Operation 291 'trunc' 'trunc_ln31_1' <Predicate = (!tmp_34)> <Delay = 0.00>
ST_20 : Operation 292 [1/1] (0.84ns)   --->   "%icmp_ln31 = icmp_ne  i8 %tmp_12, i8" [foc/uz_piController.c:31]   --->   Operation 292 'icmp' 'icmp_ln31' <Predicate = (!tmp_34)> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 293 [1/1] (1.05ns)   --->   "%icmp_ln31_1 = icmp_eq  i23 %trunc_ln31, i23" [foc/uz_piController.c:31]   --->   Operation 293 'icmp' 'icmp_ln31_1' <Predicate = (!tmp_34)> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 294 [1/1] (0.84ns)   --->   "%icmp_ln31_2 = icmp_ne  i8 %tmp_13, i8" [foc/uz_piController.c:31]   --->   Operation 294 'icmp' 'icmp_ln31_2' <Predicate = (!tmp_34)> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 295 [1/1] (1.05ns)   --->   "%icmp_ln31_3 = icmp_eq  i23 %trunc_ln31_1, i23" [foc/uz_piController.c:31]   --->   Operation 295 'icmp' 'icmp_ln31_3' <Predicate = (!tmp_34)> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 296 [2/2] (2.78ns)   --->   "%tmp_14 = fcmp_oeq  i32 %sign, i32 %sign_1" [foc/uz_piController.c:31]   --->   Operation 296 'fcmp' 'tmp_14' <Predicate = (!tmp_34)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 75 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 297 [1/2] (2.78ns)   --->   "%tmp_22 = fcmp_olt  i32 %output_10, i32" [foc/uz_signals.c:35]   --->   Operation 297 'fcmp' 'tmp_22' <Predicate = (!tmp_34)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 75 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 298 [1/1] (0.00ns) (grouped into LUT with out node sign_2)   --->   "%and_ln35_4 = and i1 %or_ln35_2, i1 %tmp_22" [foc/uz_signals.c:35]   --->   Operation 298 'and' 'and_ln35_4' <Predicate = (!tmp_34)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 299 [1/1] (0.00ns) (grouped into LUT with out node sign_2)   --->   "%select_ln35_4 = select i1 %and_ln35_4, i32, i32" [foc/uz_signals.c:35]   --->   Operation 299 'select' 'select_ln35_4' <Predicate = (!tmp_34)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_20 : Operation 300 [1/2] (2.78ns)   --->   "%fcmp_ln35 = fcmp_uno  i32 %output_10, i32" [foc/uz_signals.c:35]   --->   Operation 300 'fcmp' 'fcmp_ln35' <Predicate = (!tmp_34)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 75 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 301 [1/2] (2.78ns)   --->   "%fcmp_ln35 = fcmp_oeq  i32 %output_10, i32" [foc/uz_signals.c:35]   --->   Operation 301 'fcmp' 'fcmp_ln35' <Predicate = (!tmp_34)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 75 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 302 [1/1] (0.00ns) (grouped into LUT with out node sign_2)   --->   "%xor_ln35 = xor i1 %fcmp_ln35, i1" [foc/uz_signals.c:35]   --->   Operation 302 'xor' 'xor_ln35' <Predicate = (!tmp_34)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 303 [1/1] (0.00ns) (grouped into LUT with out node sign_2)   --->   "%xor_ln35 = xor i1 %fcmp_ln35, i1" [foc/uz_signals.c:35]   --->   Operation 303 'xor' 'xor_ln35' <Predicate = (!tmp_34)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 304 [1/1] (0.00ns) (grouped into LUT with out node sign_2)   --->   "%and_ln35 = and i1 %xor_ln35, i1 %xor_ln35" [foc/uz_signals.c:35]   --->   Operation 304 'and' 'and_ln35' <Predicate = (!tmp_34)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 305 [1/1] (0.00ns) (grouped into LUT with out node sign_2)   --->   "%and_ln35_5 = and i1 %or_ln35_2, i1 %and_ln35" [foc/uz_signals.c:35]   --->   Operation 305 'and' 'and_ln35_5' <Predicate = (!tmp_34)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 306 [1/1] (0.44ns) (out node of the LUT)   --->   "%sign_2 = select i1 %and_ln35_5, i32 %select_ln35_4, i32" [foc/uz_signals.c:35]   --->   Operation 306 'select' 'sign_2' <Predicate = (!tmp_34)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_20 : Operation 307 [1/1] (0.00ns) (grouped into LUT with out node sign_3)   --->   "%and_ln35_6 = and i1 %or_ln35_3, i1 %tmp_25" [foc/uz_signals.c:35]   --->   Operation 307 'and' 'and_ln35_6' <Predicate = (!tmp_34)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 308 [1/1] (0.00ns) (grouped into LUT with out node sign_3)   --->   "%select_ln35_6 = select i1 %and_ln35_6, i32, i32" [foc/uz_signals.c:35]   --->   Operation 308 'select' 'select_ln35_6' <Predicate = (!tmp_34)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_20 : Operation 309 [1/1] (0.00ns) (grouped into LUT with out node sign_3)   --->   "%xor_ln35 = xor i1 %fcmp_ln35, i1" [foc/uz_signals.c:35]   --->   Operation 309 'xor' 'xor_ln35' <Predicate = (!tmp_34)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 310 [1/1] (0.00ns) (grouped into LUT with out node sign_3)   --->   "%xor_ln35 = xor i1 %fcmp_ln35, i1" [foc/uz_signals.c:35]   --->   Operation 310 'xor' 'xor_ln35' <Predicate = (!tmp_34)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 311 [1/1] (0.00ns) (grouped into LUT with out node sign_3)   --->   "%and_ln35 = and i1 %xor_ln35, i1 %xor_ln35" [foc/uz_signals.c:35]   --->   Operation 311 'and' 'and_ln35' <Predicate = (!tmp_34)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 312 [1/1] (0.00ns) (grouped into LUT with out node sign_3)   --->   "%and_ln35_7 = and i1 %or_ln35_3, i1 %and_ln35" [foc/uz_signals.c:35]   --->   Operation 312 'and' 'and_ln35_7' <Predicate = (!tmp_34)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 313 [1/1] (0.44ns) (out node of the LUT)   --->   "%sign_3 = select i1 %and_ln35_7, i32 %select_ln35_6, i32" [foc/uz_signals.c:35]   --->   Operation 313 'select' 'sign_3' <Predicate = (!tmp_34)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_20 : Operation 314 [1/2] (2.78ns)   --->   "%tmp_27 = fcmp_oeq  i32 %output_10, i32" [foc/uz_piController.c:31]   --->   Operation 314 'fcmp' 'tmp_27' <Predicate = (!tmp_34)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 75 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 315 [1/1] (0.00ns)   --->   "%bitcast_ln31_2 = bitcast i32 %sign_2" [foc/uz_piController.c:31]   --->   Operation 315 'bitcast' 'bitcast_ln31_2' <Predicate = (!tmp_34)> <Delay = 0.00>
ST_20 : Operation 316 [1/1] (0.00ns)   --->   "%tmp_28 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln31_2, i32, i32" [foc/uz_piController.c:31]   --->   Operation 316 'partselect' 'tmp_28' <Predicate = (!tmp_34)> <Delay = 0.00>
ST_20 : Operation 317 [1/1] (0.00ns)   --->   "%trunc_ln31_2 = trunc i32 %bitcast_ln31_2" [foc/uz_piController.c:31]   --->   Operation 317 'trunc' 'trunc_ln31_2' <Predicate = (!tmp_34)> <Delay = 0.00>
ST_20 : Operation 318 [1/1] (0.00ns)   --->   "%bitcast_ln31_3 = bitcast i32 %sign_3" [foc/uz_piController.c:31]   --->   Operation 318 'bitcast' 'bitcast_ln31_3' <Predicate = (!tmp_34)> <Delay = 0.00>
ST_20 : Operation 319 [1/1] (0.00ns)   --->   "%tmp_29 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln31_3, i32, i32" [foc/uz_piController.c:31]   --->   Operation 319 'partselect' 'tmp_29' <Predicate = (!tmp_34)> <Delay = 0.00>
ST_20 : Operation 320 [1/1] (0.00ns)   --->   "%trunc_ln31_3 = trunc i32 %bitcast_ln31_3" [foc/uz_piController.c:31]   --->   Operation 320 'trunc' 'trunc_ln31_3' <Predicate = (!tmp_34)> <Delay = 0.00>
ST_20 : Operation 321 [1/1] (0.84ns)   --->   "%icmp_ln31_4 = icmp_ne  i8 %tmp_28, i8" [foc/uz_piController.c:31]   --->   Operation 321 'icmp' 'icmp_ln31_4' <Predicate = (!tmp_34)> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 322 [1/1] (1.05ns)   --->   "%icmp_ln31_5 = icmp_eq  i23 %trunc_ln31_2, i23" [foc/uz_piController.c:31]   --->   Operation 322 'icmp' 'icmp_ln31_5' <Predicate = (!tmp_34)> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 323 [1/1] (0.84ns)   --->   "%icmp_ln31_6 = icmp_ne  i8 %tmp_29, i8" [foc/uz_piController.c:31]   --->   Operation 323 'icmp' 'icmp_ln31_6' <Predicate = (!tmp_34)> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 324 [1/1] (1.05ns)   --->   "%icmp_ln31_7 = icmp_eq  i23 %trunc_ln31_3, i23" [foc/uz_piController.c:31]   --->   Operation 324 'icmp' 'icmp_ln31_7' <Predicate = (!tmp_34)> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 325 [2/2] (2.78ns)   --->   "%tmp_30 = fcmp_oeq  i32 %sign_2, i32 %sign_3" [foc/uz_piController.c:31]   --->   Operation 325 'fcmp' 'tmp_30' <Predicate = (!tmp_34)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 75 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 326 [1/4] (6.43ns)   --->   "%add = fadd i32 %output_12, i32 %decouple_voltage_2" [foc/uz_FOC.c:34]   --->   Operation 326 'fadd' 'add' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 327 [1/4] (6.43ns)   --->   "%add4 = fadd i32 %output_13, i32 %decouple_voltage_3" [foc/uz_FOC.c:35]   --->   Operation 327 'fadd' 'add4' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 7.05>
ST_21 : Operation 328 [1/1] (0.00ns) (grouped into LUT with out node select_ln66)   --->   "%and_ln31 = and i1 %or_ln35, i1 %tmp_11" [foc/uz_piController.c:31]   --->   Operation 328 'and' 'and_ln31' <Predicate = (!tmp_34)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 329 [1/1] (0.00ns) (grouped into LUT with out node select_ln66)   --->   "%xor_ln31 = xor i1 %and_ln31, i1" [foc/uz_piController.c:31]   --->   Operation 329 'xor' 'xor_ln31' <Predicate = (!tmp_34)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 330 [1/1] (0.00ns) (grouped into LUT with out node and_ln31_2)   --->   "%or_ln31 = or i1 %icmp_ln31_1, i1 %icmp_ln31" [foc/uz_piController.c:31]   --->   Operation 330 'or' 'or_ln31' <Predicate = (!tmp_34)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 331 [1/1] (0.00ns) (grouped into LUT with out node and_ln31_2)   --->   "%or_ln31_1 = or i1 %icmp_ln31_3, i1 %icmp_ln31_2" [foc/uz_piController.c:31]   --->   Operation 331 'or' 'or_ln31_1' <Predicate = (!tmp_34)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 332 [1/1] (0.00ns) (grouped into LUT with out node and_ln31_2)   --->   "%and_ln31_1 = and i1 %or_ln31, i1 %or_ln31_1" [foc/uz_piController.c:31]   --->   Operation 332 'and' 'and_ln31_1' <Predicate = (!tmp_34)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 333 [1/2] (2.78ns)   --->   "%tmp_14 = fcmp_oeq  i32 %sign, i32 %sign_1" [foc/uz_piController.c:31]   --->   Operation 333 'fcmp' 'tmp_14' <Predicate = (!tmp_34)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 75 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 334 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln31_2 = and i1 %and_ln31_1, i1 %tmp_14" [foc/uz_piController.c:31]   --->   Operation 334 'and' 'and_ln31_2' <Predicate = (!tmp_34)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 335 [1/1] (0.00ns) (grouped into LUT with out node select_ln66)   --->   "%output_9 = and i1 %and_ln31_2, i1 %xor_ln31" [foc/uz_piController.c:31]   --->   Operation 335 'and' 'output_9' <Predicate = (!tmp_34)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 336 [1/1] (0.00ns) (grouped into LUT with out node select_ln67)   --->   "%and_ln31_4 = and i1 %or_ln35_2, i1 %tmp_27" [foc/uz_piController.c:31]   --->   Operation 336 'and' 'and_ln31_4' <Predicate = (!tmp_34)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 337 [1/1] (0.00ns) (grouped into LUT with out node select_ln67)   --->   "%xor_ln31_1 = xor i1 %and_ln31_4, i1" [foc/uz_piController.c:31]   --->   Operation 337 'xor' 'xor_ln31_1' <Predicate = (!tmp_34)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 338 [1/1] (0.00ns) (grouped into LUT with out node and_ln31_6)   --->   "%or_ln31_2 = or i1 %icmp_ln31_5, i1 %icmp_ln31_4" [foc/uz_piController.c:31]   --->   Operation 338 'or' 'or_ln31_2' <Predicate = (!tmp_34)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 339 [1/1] (0.00ns) (grouped into LUT with out node and_ln31_6)   --->   "%or_ln31_3 = or i1 %icmp_ln31_7, i1 %icmp_ln31_6" [foc/uz_piController.c:31]   --->   Operation 339 'or' 'or_ln31_3' <Predicate = (!tmp_34)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 340 [1/1] (0.00ns) (grouped into LUT with out node and_ln31_6)   --->   "%and_ln31_5 = and i1 %or_ln31_2, i1 %or_ln31_3" [foc/uz_piController.c:31]   --->   Operation 340 'and' 'and_ln31_5' <Predicate = (!tmp_34)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 341 [1/2] (2.78ns)   --->   "%tmp_30 = fcmp_oeq  i32 %sign_2, i32 %sign_3" [foc/uz_piController.c:31]   --->   Operation 341 'fcmp' 'tmp_30' <Predicate = (!tmp_34)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 75 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 342 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln31_6 = and i1 %and_ln31_5, i1 %tmp_30" [foc/uz_piController.c:31]   --->   Operation 342 'and' 'and_ln31_6' <Predicate = (!tmp_34)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 343 [1/1] (0.00ns) (grouped into LUT with out node select_ln67)   --->   "%output_11 = and i1 %and_ln31_6, i1 %xor_ln31_1" [foc/uz_piController.c:31]   --->   Operation 343 'and' 'output_11' <Predicate = (!tmp_34)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 344 [1/1] (0.00ns) (grouped into LUT with out node select_ln66)   --->   "%clamping_active_d = or i1 %tmp_33, i1 %output_9" [foc/uz_FOC.c:66->foc/uz_FOC.c:31]   --->   Operation 344 'or' 'clamping_active_d' <Predicate = (!tmp_34)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 345 [1/1] (0.00ns) (grouped into LUT with out node select_ln67)   --->   "%clamping_active_q = or i1 %tmp_33, i1 %output_11" [foc/uz_FOC.c:67->foc/uz_FOC.c:31]   --->   Operation 345 'or' 'clamping_active_q' <Predicate = (!tmp_34)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 346 [1/1] (0.44ns) (out node of the LUT)   --->   "%select_ln66 = select i1 %clamping_active_d, i32, i32 %mul_i" [foc/uz_FOC.c:66->foc/uz_FOC.c:31]   --->   Operation 346 'select' 'select_ln66' <Predicate = (!tmp_34)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_21 : Operation 347 [1/1] (0.44ns) (out node of the LUT)   --->   "%select_ln67 = select i1 %clamping_active_q, i32, i32 %mul1_i" [foc/uz_FOC.c:67->foc/uz_FOC.c:31]   --->   Operation 347 'select' 'select_ln67' <Predicate = (!tmp_34)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_21 : Operation 348 [2/2] (7.05ns)   --->   "%call_ret = call i320 @uz_FOC_SpaceVector_Limitation.1, i256 %self_read, i32 %add, i32 %add4, i32 %V_dc_volts_read, i32 %omega_el_rad_per_sec_read, i32 %i_actual_Ampere_q, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array_V, i56 %pow_reduce_anonymous_namespace_log0_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_float_0_5_64_array_V, i52 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_4_4_16_array_V, i49 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_7_6_64_array_V, i44 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_12_6_64_array_V, i27 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_27_1_ap_q_mode_5_ap_o_mode_3_0_array_V, i8 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_27_0_ap_q_mode_5_ap_o_mode_3_0_array_V" [foc/uz_FOC.c:36]   --->   Operation 348 'call' 'call_ret' <Predicate = true> <Delay = 7.05> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 22 <SV = 21> <Delay = 6.43>
ST_22 : Operation 349 [4/4] (6.43ns)   --->   "%storemerge_i = fadd i32 %old_I_sum_d, i32 %select_ln66" [foc/uz_FOC.c:69->foc/uz_FOC.c:31]   --->   Operation 349 'fadd' 'storemerge_i' <Predicate = (!tmp_34)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 350 [4/4] (6.43ns)   --->   "%storemerge1_i = fadd i32 %old_I_sum_q, i32 %select_ln67" [foc/uz_FOC.c:74->foc/uz_FOC.c:31]   --->   Operation 350 'fadd' 'storemerge1_i' <Predicate = (!tmp_34)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 351 [1/2] (0.69ns)   --->   "%call_ret = call i320 @uz_FOC_SpaceVector_Limitation.1, i256 %self_read, i32 %add, i32 %add4, i32 %V_dc_volts_read, i32 %omega_el_rad_per_sec_read, i32 %i_actual_Ampere_q, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array_V, i56 %pow_reduce_anonymous_namespace_log0_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_float_0_5_64_array_V, i52 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_4_4_16_array_V, i49 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_7_6_64_array_V, i44 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_12_6_64_array_V, i27 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_27_1_ap_q_mode_5_ap_o_mode_3_0_array_V, i8 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_27_0_ap_q_mode_5_ap_o_mode_3_0_array_V" [foc/uz_FOC.c:36]   --->   Operation 351 'call' 'call_ret' <Predicate = true> <Delay = 0.69> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_22 : Operation 352 [1/1] (0.00ns)   --->   "%newret = extractvalue i320 %call_ret" [foc/uz_FOC.c:36]   --->   Operation 352 'extractvalue' 'newret' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 353 [1/1] (0.00ns)   --->   "%u_output_Volts_d = extractvalue i320 %call_ret" [foc/uz_FOC.c:36]   --->   Operation 353 'extractvalue' 'u_output_Volts_d' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 354 [1/1] (0.00ns)   --->   "%u_output_Volts_q = extractvalue i320 %call_ret" [foc/uz_FOC.c:36]   --->   Operation 354 'extractvalue' 'u_output_Volts_q' <Predicate = true> <Delay = 0.00>

State 23 <SV = 22> <Delay = 7.30>
ST_23 : Operation 355 [3/4] (6.43ns)   --->   "%storemerge_i = fadd i32 %old_I_sum_d, i32 %select_ln66" [foc/uz_FOC.c:69->foc/uz_FOC.c:31]   --->   Operation 355 'fadd' 'storemerge_i' <Predicate = (!tmp_34)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 356 [3/4] (6.43ns)   --->   "%storemerge1_i = fadd i32 %old_I_sum_q, i32 %select_ln67" [foc/uz_FOC.c:74->foc/uz_FOC.c:31]   --->   Operation 356 'fadd' 'storemerge1_i' <Predicate = (!tmp_34)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 357 [1/1] (1.00ns)   --->   "%write_ln36 = write void @_ssdm_op_Write.s_axilite.i256P, i256 %self, i256 %newret, i256 %self_read" [foc/uz_FOC.c:36]   --->   Operation 357 'write' 'write_ln36' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 56 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_23 : Operation 358 [1/1] (0.00ns)   --->   "%bitcast_ln37 = bitcast i32 %u_output_Volts_d" [foc/uz_FOC.c:37]   --->   Operation 358 'bitcast' 'bitcast_ln37' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 359 [1/1] (7.30ns)   --->   "%write_ln37 = write void @_ssdm_op_Write.m_axi.i32P, i32 %Dout_addr, i32 %bitcast_ln37, i4, i1 %Dout_addr_req" [foc/uz_FOC.c:37]   --->   Operation 359 'write' 'write_ln37' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 24 <SV = 23> <Delay = 7.30>
ST_24 : Operation 360 [2/4] (6.43ns)   --->   "%storemerge_i = fadd i32 %old_I_sum_d, i32 %select_ln66" [foc/uz_FOC.c:69->foc/uz_FOC.c:31]   --->   Operation 360 'fadd' 'storemerge_i' <Predicate = (!tmp_34)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 361 [2/4] (6.43ns)   --->   "%storemerge1_i = fadd i32 %old_I_sum_q, i32 %select_ln67" [foc/uz_FOC.c:74->foc/uz_FOC.c:31]   --->   Operation 361 'fadd' 'storemerge1_i' <Predicate = (!tmp_34)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 362 [5/5] (7.30ns)   --->   "%Dout_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P, i32 %Dout_addr, void %write_ln37" [foc/uz_FOC.c:37]   --->   Operation 362 'writeresp' 'Dout_addr_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_24 : Operation 363 [1/1] (0.00ns)   --->   "%bitcast_ln38 = bitcast i32 %u_output_Volts_q" [foc/uz_FOC.c:38]   --->   Operation 363 'bitcast' 'bitcast_ln38' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 364 [1/1] (7.30ns)   --->   "%write_ln38 = write void @_ssdm_op_Write.m_axi.i32P, i32 %Dout_addr_1, i32 %bitcast_ln38, i4, i1 %Dout_addr_1_req, void %write_ln37" [foc/uz_FOC.c:38]   --->   Operation 364 'write' 'write_ln38' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 25 <SV = 24> <Delay = 7.30>
ST_25 : Operation 365 [1/4] (6.43ns)   --->   "%storemerge_i = fadd i32 %old_I_sum_d, i32 %select_ln66" [foc/uz_FOC.c:69->foc/uz_FOC.c:31]   --->   Operation 365 'fadd' 'storemerge_i' <Predicate = (!tmp_34)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 366 [1/4] (6.43ns)   --->   "%storemerge1_i = fadd i32 %old_I_sum_q, i32 %select_ln67" [foc/uz_FOC.c:74->foc/uz_FOC.c:31]   --->   Operation 366 'fadd' 'storemerge1_i' <Predicate = (!tmp_34)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 367 [1/1] (0.44ns)   --->   "%select_ln82 = select i1 %tmp_34, i32, i32 %storemerge_i" [foc/uz_FOC.c:82->foc/uz_FOC.c:31]   --->   Operation 367 'select' 'select_ln82' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_25 : Operation 368 [1/1] (0.44ns)   --->   "%select_ln82_1 = select i1 %tmp_34, i32, i32 %storemerge1_i" [foc/uz_FOC.c:82->foc/uz_FOC.c:31]   --->   Operation 368 'select' 'select_ln82_1' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_25 : Operation 369 [1/1] (0.00ns)   --->   "%store_ln74 = store i32 %select_ln82_1, i32 %I_sum_q, i32 %old_I_sum_q" [foc/uz_FOC.c:74->foc/uz_FOC.c:31]   --->   Operation 369 'store' 'store_ln74' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 370 [1/1] (0.00ns)   --->   "%store_ln69 = store i32 %select_ln82, i32 %I_sum_d, i32 %old_I_sum_d" [foc/uz_FOC.c:69->foc/uz_FOC.c:31]   --->   Operation 370 'store' 'store_ln69' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 371 [4/5] (7.30ns)   --->   "%Dout_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P, i32 %Dout_addr, void %write_ln37" [foc/uz_FOC.c:37]   --->   Operation 371 'writeresp' 'Dout_addr_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_25 : Operation 372 [5/5] (7.30ns)   --->   "%Dout_addr_1_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P, i32 %Dout_addr_1, void %write_ln38, i1 %Dout_addr_resp" [foc/uz_FOC.c:38]   --->   Operation 372 'writeresp' 'Dout_addr_1_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 26 <SV = 25> <Delay = 7.30>
ST_26 : Operation 373 [3/5] (7.30ns)   --->   "%Dout_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P, i32 %Dout_addr, void %write_ln37" [foc/uz_FOC.c:37]   --->   Operation 373 'writeresp' 'Dout_addr_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_26 : Operation 374 [4/5] (7.30ns)   --->   "%Dout_addr_1_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P, i32 %Dout_addr_1, void %write_ln38, i1 %Dout_addr_resp" [foc/uz_FOC.c:38]   --->   Operation 374 'writeresp' 'Dout_addr_1_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 27 <SV = 26> <Delay = 7.30>
ST_27 : Operation 375 [2/5] (7.30ns)   --->   "%Dout_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P, i32 %Dout_addr, void %write_ln37" [foc/uz_FOC.c:37]   --->   Operation 375 'writeresp' 'Dout_addr_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_27 : Operation 376 [3/5] (7.30ns)   --->   "%Dout_addr_1_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P, i32 %Dout_addr_1, void %write_ln38, i1 %Dout_addr_resp" [foc/uz_FOC.c:38]   --->   Operation 376 'writeresp' 'Dout_addr_1_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 28 <SV = 27> <Delay = 7.30>
ST_28 : Operation 377 [1/5] (7.30ns)   --->   "%Dout_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P, i32 %Dout_addr, void %write_ln37" [foc/uz_FOC.c:37]   --->   Operation 377 'writeresp' 'Dout_addr_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_28 : Operation 378 [2/5] (7.30ns)   --->   "%Dout_addr_1_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P, i32 %Dout_addr_1, void %write_ln38, i1 %Dout_addr_resp" [foc/uz_FOC.c:38]   --->   Operation 378 'writeresp' 'Dout_addr_1_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 29 <SV = 28> <Delay = 7.30>
ST_29 : Operation 379 [1/1] (0.00ns)   --->   "%spectopmodule_ln0 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty"   --->   Operation 379 'spectopmodule' 'spectopmodule_ln0' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 380 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %Dout, void @empty_1, i32, i32, void @empty_0, i32, i32, void @empty_0, void @empty_0, void @empty_0, i32, i32, i32, i32, void @empty_0, void @empty_0"   --->   Operation 380 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 381 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %Dout"   --->   Operation 381 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 382 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %self, void @empty_14, i32, i32, void @empty_0, i32, i32, void @empty_2, void @empty_3, void @empty_0, i32, i32, i32, i32, void @empty_0, void @empty_0"   --->   Operation 382 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 383 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i256 %self"   --->   Operation 383 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 384 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i160 %Controller_id"   --->   Operation 384 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 385 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i160 %Controller_id, void @empty_14, i32, i32, void @empty_0, i32, i32, void @empty_2, void @empty_5, void @empty_0, i32, i32, i32, i32, void @empty_0, void @empty_0"   --->   Operation 385 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 386 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i160 %Controller_iq"   --->   Operation 386 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 387 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i160 %Controller_iq, void @empty_14, i32, i32, void @empty_0, i32, i32, void @empty_2, void @empty_6, void @empty_0, i32, i32, i32, i32, void @empty_0, void @empty_0"   --->   Operation 387 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 388 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i96 %i_reference_Ampere"   --->   Operation 388 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 389 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i96 %i_reference_Ampere, void @empty_14, i32, i32, void @empty_0, i32, i32, void @empty_2, void @empty_7, void @empty_0, i32, i32, i32, i32, void @empty_0, void @empty_0"   --->   Operation 389 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 390 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i96 %i_reference_Ampere, void @empty_4, i32, i32, void @empty_0, i32, i32, void @empty_0, void @empty_0, void @empty_0, i32, i32, i32, i32, void @empty_0, void @empty_0"   --->   Operation 390 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 391 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i96 %i_actual_Ampere"   --->   Operation 391 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 392 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i96 %i_actual_Ampere, void @empty_14, i32, i32, void @empty_0, i32, i32, void @empty_2, void @empty_8, void @empty_0, i32, i32, i32, i32, void @empty_0, void @empty_0"   --->   Operation 392 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 393 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i96 %i_actual_Ampere, void @empty_4, i32, i32, void @empty_0, i32, i32, void @empty_0, void @empty_0, void @empty_0, i32, i32, i32, i32, void @empty_0, void @empty_0"   --->   Operation 393 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 394 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %V_dc_volts"   --->   Operation 394 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 395 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %V_dc_volts, void @empty_14, i32, i32, void @empty_0, i32, i32, void @empty_2, void @empty_9, void @empty_0, i32, i32, i32, i32, void @empty_0, void @empty_0"   --->   Operation 395 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 396 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %V_dc_volts, void @empty_4, i32, i32, void @empty_0, i32, i32, void @empty_0, void @empty_0, void @empty_0, i32, i32, i32, i32, void @empty_0, void @empty_0"   --->   Operation 396 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 397 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %omega_el_rad_per_sec"   --->   Operation 397 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 398 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %omega_el_rad_per_sec, void @empty_14, i32, i32, void @empty_0, i32, i32, void @empty_2, void @empty_10, void @empty_0, i32, i32, i32, i32, void @empty_0, void @empty_0"   --->   Operation 398 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 399 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %omega_el_rad_per_sec, void @empty_4, i32, i32, void @empty_0, i32, i32, void @empty_0, void @empty_0, void @empty_0, i32, i32, i32, i32, void @empty_0, void @empty_0"   --->   Operation 399 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 400 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %output_volts_d, void @empty_14, i32, i32, void @empty_0, i32, i32, void @empty_11, void @empty_7, void @empty_0, i32, i32, i32, i32, void @empty_0, void @empty_12"   --->   Operation 400 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 401 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %output_volts_d, void @empty_4, i32, i32, void @empty_0, i32, i32, void @empty_0, void @empty_0, void @empty_0, i32, i32, i32, i32, void @empty_0, void @empty_12"   --->   Operation 401 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 402 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %output_volts_q, void @empty_14, i32, i32, void @empty_0, i32, i32, void @empty_11, void @empty_13, void @empty_0, i32, i32, i32, i32, void @empty_0, void @empty_12"   --->   Operation 402 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 403 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %output_volts_q, void @empty_4, i32, i32, void @empty_0, i32, i32, void @empty_0, void @empty_0, void @empty_0, i32, i32, i32, i32, void @empty_0, void @empty_12"   --->   Operation 403 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 404 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32, void @empty_14, i32, i32, void @empty_0, i32, i32, void @empty_2, void @empty_0, void @empty_0, i32, i32, i32, i32, void @empty_0, void @empty_0"   --->   Operation 404 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 405 [1/5] (7.30ns)   --->   "%Dout_addr_1_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P, i32 %Dout_addr_1, void %write_ln38, i1 %Dout_addr_resp" [foc/uz_FOC.c:38]   --->   Operation 405 'writeresp' 'Dout_addr_1_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_29 : Operation 406 [1/1] (0.00ns)   --->   "%ret_ln39 = ret" [foc/uz_FOC.c:39]   --->   Operation 406 'ret' 'ret_ln39' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 2.05ns
The critical path consists of the following:
	s_axi read on port 'Controller_id' (foc/uz_FOC.c:31) [69]  (1 ns)
	'icmp' operation ('icmp_ln23_3', foc/uz_signals.c:23) [102]  (1.05 ns)

 <State 2>: 7.3ns
The critical path consists of the following:
	bus request on port 'Dout' (foc/uz_FOC.c:37) [308]  (7.3 ns)

 <State 3>: 7.3ns
The critical path consists of the following:
	bus request on port 'Dout' (foc/uz_FOC.c:38) [315]  (7.3 ns)

 <State 4>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('mul1_i_i', foc/uz_linear_decoupling.c:25) [290]  (7.02 ns)

 <State 5>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('mul1_i_i', foc/uz_linear_decoupling.c:25) [290]  (7.02 ns)

 <State 6>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('preIntegrator_d', foc/uz_FOC.c:58->foc/uz_FOC.c:31) [77]  (7.02 ns)

 <State 7>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('preIntegrator_d', foc/uz_FOC.c:58->foc/uz_FOC.c:31) [77]  (7.02 ns)

 <State 8>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('preIntegrator_d', foc/uz_FOC.c:58->foc/uz_FOC.c:31) [77]  (7.02 ns)

 <State 9>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('mul_i', foc/uz_FOC.c:71->foc/uz_FOC.c:31) [260]  (7.02 ns)

 <State 10>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('mul_i', foc/uz_FOC.c:71->foc/uz_FOC.c:31) [260]  (7.02 ns)

 <State 11>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('mul_i', foc/uz_FOC.c:71->foc/uz_FOC.c:31) [260]  (7.02 ns)

 <State 12>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('output_before_saturation_d', foc/uz_FOC.c:62->foc/uz_FOC.c:31) [87]  (6.44 ns)

 <State 13>: 2.78ns
The critical path consists of the following:
	'fcmp' operation ('tmp_8', foc/uz_signals.c:25) [116]  (2.78 ns)

 <State 14>: 3.07ns
The critical path consists of the following:
	'fcmp' operation ('tmp_8', foc/uz_signals.c:25) [116]  (2.78 ns)
	'and' operation ('and_ln25', foc/uz_signals.c:25) [117]  (0.287 ns)

 <State 15>: 6.89ns
The critical path consists of the following:
	'select' operation ('select_ln25', foc/uz_signals.c:25) [118]  (0.449 ns)
	'fsub' operation ('output_0_i_i_i', foc/uz_signals.c:25) [119]  (6.44 ns)

 <State 16>: 6.44ns
The critical path consists of the following:
	'fsub' operation ('output_0_i_i_i', foc/uz_signals.c:25) [119]  (6.44 ns)

 <State 17>: 6.44ns
The critical path consists of the following:
	'fsub' operation ('output_0_i_i_i', foc/uz_signals.c:25) [119]  (6.44 ns)

 <State 18>: 6.89ns
The critical path consists of the following:
	'fsub' operation ('output_0_i_i_i', foc/uz_signals.c:25) [119]  (6.44 ns)
	'select' operation ('output', foc/uz_signals.c:23) [120]  (0.449 ns)

 <State 19>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('add', foc/uz_FOC.c:34) [297]  (6.44 ns)

 <State 20>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('add', foc/uz_FOC.c:34) [297]  (6.44 ns)

 <State 21>: 7.06ns
The critical path consists of the following:
	'call' operation ('call_ret', foc/uz_FOC.c:36) to 'uz_FOC_SpaceVector_Limitation.1' [299]  (7.06 ns)

 <State 22>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('storemerge_i', foc/uz_FOC.c:69->foc/uz_FOC.c:31) [262]  (6.44 ns)

 <State 23>: 7.3ns
The critical path consists of the following:
	bus write on port 'Dout' (foc/uz_FOC.c:37) [309]  (7.3 ns)

 <State 24>: 7.3ns
The critical path consists of the following:
	bus access on port 'Dout' (foc/uz_FOC.c:37) [310]  (7.3 ns)

 <State 25>: 7.3ns
The critical path consists of the following:
	bus access on port 'Dout' (foc/uz_FOC.c:37) [310]  (7.3 ns)

 <State 26>: 7.3ns
The critical path consists of the following:
	bus access on port 'Dout' (foc/uz_FOC.c:37) [310]  (7.3 ns)

 <State 27>: 7.3ns
The critical path consists of the following:
	bus access on port 'Dout' (foc/uz_FOC.c:37) [310]  (7.3 ns)

 <State 28>: 7.3ns
The critical path consists of the following:
	bus access on port 'Dout' (foc/uz_FOC.c:37) [310]  (7.3 ns)

 <State 29>: 7.3ns
The critical path consists of the following:
	bus access on port 'Dout' (foc/uz_FOC.c:38) [317]  (7.3 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
