# This file is automatically generated.
# It contains project source information necessary for synthesis and implementation.

# IP: c:/Users/lotto/Desktop/Alveare/M_AXI_ALU/alv_VHDL/alv_VHDL/alv_VHDL.srcs/sources_1/bd/alv_VHDL_design/ip/alv_VHDL_design_auto_us_3/alv_VHDL_design_auto_us_3.xci
# IP: The module: 'alv_VHDL_design_auto_us_3' is the root of the design. Do not add the DONT_TOUCH constraint.

# XDC: c:/Users/lotto/Desktop/Alveare/M_AXI_ALU/alv_VHDL/alv_VHDL/alv_VHDL.gen/sources_1/bd/alv_VHDL_design/ip/alv_VHDL_design_auto_us_3/alv_VHDL_design_auto_us_3_clocks.xdc
# XDC: The top module name and the constraint reference have the same name: 'alv_VHDL_design_auto_us_3'. Do not add the DONT_TOUCH constraint.
set_property KEEP_HIERARCHY SOFT [get_cells inst -quiet] -quiet

# XDC: c:/Users/lotto/Desktop/Alveare/M_AXI_ALU/alv_VHDL/alv_VHDL/alv_VHDL.gen/sources_1/bd/alv_VHDL_design/ip/alv_VHDL_design_auto_us_3/alv_VHDL_design_auto_us_3_ooc.xdc
# XDC: The top module name and the constraint reference have the same name: 'alv_VHDL_design_auto_us_3'. Do not add the DONT_TOUCH constraint.
#dup# set_property KEEP_HIERARCHY SOFT [get_cells inst -quiet] -quiet

# IP: c:/Users/lotto/Desktop/Alveare/M_AXI_ALU/alv_VHDL/alv_VHDL/alv_VHDL.srcs/sources_1/bd/alv_VHDL_design/ip/alv_VHDL_design_auto_us_3/alv_VHDL_design_auto_us_3.xci
# IP: The module: 'alv_VHDL_design_auto_us_3' is the root of the design. Do not add the DONT_TOUCH constraint.

# XDC: c:/Users/lotto/Desktop/Alveare/M_AXI_ALU/alv_VHDL/alv_VHDL/alv_VHDL.gen/sources_1/bd/alv_VHDL_design/ip/alv_VHDL_design_auto_us_3/alv_VHDL_design_auto_us_3_clocks.xdc
# XDC: The top module name and the constraint reference have the same name: 'alv_VHDL_design_auto_us_3'. Do not add the DONT_TOUCH constraint.
#dup# set_property KEEP_HIERARCHY SOFT [get_cells inst -quiet] -quiet

# XDC: c:/Users/lotto/Desktop/Alveare/M_AXI_ALU/alv_VHDL/alv_VHDL/alv_VHDL.gen/sources_1/bd/alv_VHDL_design/ip/alv_VHDL_design_auto_us_3/alv_VHDL_design_auto_us_3_ooc.xdc
# XDC: The top module name and the constraint reference have the same name: 'alv_VHDL_design_auto_us_3'. Do not add the DONT_TOUCH constraint.
#dup# set_property KEEP_HIERARCHY SOFT [get_cells inst -quiet] -quiet
