

================================================================
== Vivado HLS Report for 'conv_1'
================================================================
* Date:           Thu Oct 12 21:20:51 2023

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        conv
* Solution:       test_ap
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  40.00|    34.961|        5.00|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +--------+--------+--------+--------+---------+
    |     Latency     |     Interval    | Pipeline|
    |   min  |   max  |   min  |   max  |   Type  |
    +--------+--------+--------+--------+---------+
    |  908545|  908545|  908545|  908545|   none  |
    +--------+--------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------------------------------+--------+--------+----------+-----------+-----------+-------+----------+
        |                                  |     Latency     | Iteration|  Initiation Interval  |  Trip |          |
        |             Loop Name            |   min  |   max  |  Latency |  achieved |   target  | Count | Pipelined|
        +----------------------------------+--------+--------+----------+-----------+-----------+-------+----------+
        |- Row_Loop_Col_Loop_Filter1_Loop  |  908544|  908544|        42|          -|          -|  21632|    no    |
        | + W_Col_Loop                     |      12|      12|         4|          -|          -|      3|    no    |
        | + W_Col_Loop                     |      12|      12|         4|          -|          -|      3|    no    |
        | + W_Col_Loop                     |      12|      12|         4|          -|          -|      3|    no    |
        +----------------------------------+--------+--------+----------+-----------+-----------+-------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 16
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 7 
4 --> 5 
5 --> 6 
6 --> 3 
7 --> 8 11 
8 --> 9 
9 --> 10 
10 --> 7 
11 --> 12 15 
12 --> 13 
13 --> 14 
14 --> 11 
15 --> 16 
16 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([784 x float]* %conv_input) nounwind, !map !7"   --->   Operation 17 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([21632 x float]* %conv_out) nounwind, !map !14"   --->   Operation 18 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([7 x i8]* @conv_1_str) nounwind"   --->   Operation 19 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (1.76ns)   --->   "br label %1" [conv/conv_1.cpp:8]   --->   Operation 20 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 11.4>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%indvar_flatten13 = phi i15 [ 0, %0 ], [ %add_ln8, %W_Row_Loop_end ]" [conv/conv_1.cpp:8]   --->   Operation 21 'phi' 'indvar_flatten13' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%r_0 = phi i5 [ 0, %0 ], [ %select_ln35_1, %W_Row_Loop_end ]" [conv/conv_1.cpp:35]   --->   Operation 22 'phi' 'r_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i11 [ 0, %0 ], [ %select_ln11, %W_Row_Loop_end ]" [conv/conv_1.cpp:11]   --->   Operation 23 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%c_0 = phi i5 [ 0, %0 ], [ %select_ln35_5, %W_Row_Loop_end ]" [conv/conv_1.cpp:35]   --->   Operation 24 'phi' 'c_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%f_0 = phi i6 [ 0, %0 ], [ %f, %W_Row_Loop_end ]"   --->   Operation 25 'phi' 'f_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (1.78ns)   --->   "%r = add i5 %r_0, 1" [conv/conv_1.cpp:26]   --->   Operation 26 'add' 'r' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 27 [1/1] (2.31ns)   --->   "%icmp_ln8 = icmp eq i15 %indvar_flatten13, -11136" [conv/conv_1.cpp:8]   --->   Operation 27 'icmp' 'icmp_ln8' <Predicate = true> <Delay = 2.31> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 28 [1/1] (1.94ns)   --->   "%add_ln8 = add i15 %indvar_flatten13, 1" [conv/conv_1.cpp:8]   --->   Operation 28 'add' 'add_ln8' <Predicate = true> <Delay = 1.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "br i1 %icmp_ln8, label %8, label %W_Row_Loop_begin" [conv/conv_1.cpp:8]   --->   Operation 29 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([31 x i8]* @Row_Loop_Col_Loop_Fi)"   --->   Operation 30 'specloopname' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%empty_9 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 21632, i64 21632, i64 21632) nounwind"   --->   Operation 31 'speclooptripcount' 'empty_9' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (1.88ns)   --->   "%icmp_ln11 = icmp eq i11 %indvar_flatten, 832" [conv/conv_1.cpp:11]   --->   Operation 32 'icmp' 'icmp_ln11' <Predicate = (!icmp_ln8)> <Delay = 1.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 33 [1/1] (1.21ns)   --->   "%select_ln35 = select i1 %icmp_ln11, i5 0, i5 %c_0" [conv/conv_1.cpp:35]   --->   Operation 33 'select' 'select_ln35' <Predicate = (!icmp_ln8)> <Delay = 1.21> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 34 [1/1] (1.21ns)   --->   "%select_ln35_1 = select i1 %icmp_ln11, i5 %r, i5 %r_0" [conv/conv_1.cpp:35]   --->   Operation 34 'select' 'select_ln35_1' <Predicate = (!icmp_ln8)> <Delay = 1.21> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%zext_ln35 = zext i5 %select_ln35_1 to i10" [conv/conv_1.cpp:35]   --->   Operation 35 'zext' 'zext_ln35' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%tmp_1 = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %select_ln35_1, i5 0)" [conv/conv_1.cpp:26]   --->   Operation 36 'bitconcatenate' 'tmp_1' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%zext_ln26_1 = zext i10 %tmp_1 to i11" [conv/conv_1.cpp:26]   --->   Operation 37 'zext' 'zext_ln26_1' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%tmp_2 = call i7 @_ssdm_op_BitConcatenate.i7.i5.i2(i5 %select_ln35_1, i2 0)" [conv/conv_1.cpp:26]   --->   Operation 38 'bitconcatenate' 'tmp_2' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%zext_ln26_2 = zext i7 %tmp_2 to i11" [conv/conv_1.cpp:26]   --->   Operation 39 'zext' 'zext_ln26_2' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (1.73ns)   --->   "%sub_ln26 = sub i11 %zext_ln26_1, %zext_ln26_2" [conv/conv_1.cpp:26]   --->   Operation 40 'sub' 'sub_ln26' <Predicate = (!icmp_ln8)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 41 [1/1] (3.36ns) (grouped into DSP with root node add_ln35_1)   --->   "%mul_ln35 = mul i10 %zext_ln35, 26" [conv/conv_1.cpp:35]   --->   Operation 41 'mul' 'mul_ln35' <Predicate = (!icmp_ln8)> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 42 [1/1] (1.78ns)   --->   "%add_ln26_4 = add i5 %r_0, 2" [conv/conv_1.cpp:26]   --->   Operation 42 'add' 'add_ln26_4' <Predicate = (!icmp_ln8)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 43 [1/1] (1.21ns)   --->   "%select_ln35_2 = select i1 %icmp_ln11, i5 %add_ln26_4, i5 %r" [conv/conv_1.cpp:35]   --->   Operation 43 'select' 'select_ln35_2' <Predicate = (!icmp_ln8)> <Delay = 1.21> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%tmp_7 = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %select_ln35_2, i5 0)" [conv/conv_1.cpp:26]   --->   Operation 44 'bitconcatenate' 'tmp_7' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%zext_ln26_3 = zext i10 %tmp_7 to i11" [conv/conv_1.cpp:26]   --->   Operation 45 'zext' 'zext_ln26_3' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%tmp_8 = call i7 @_ssdm_op_BitConcatenate.i7.i5.i2(i5 %select_ln35_2, i2 0)" [conv/conv_1.cpp:26]   --->   Operation 46 'bitconcatenate' 'tmp_8' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%zext_ln26_4 = zext i7 %tmp_8 to i11" [conv/conv_1.cpp:26]   --->   Operation 47 'zext' 'zext_ln26_4' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (1.73ns)   --->   "%sub_ln26_1 = sub i11 %zext_ln26_3, %zext_ln26_4" [conv/conv_1.cpp:26]   --->   Operation 48 'sub' 'sub_ln26_1' <Predicate = (!icmp_ln8)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 49 [1/1] (0.00ns) (grouped into LUT with out node add_ln35)   --->   "%select_ln35_3 = select i1 %icmp_ln11, i5 3, i5 2" [conv/conv_1.cpp:35]   --->   Operation 49 'select' 'select_ln35_3' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 50 [1/1] (1.78ns) (out node of the LUT)   --->   "%add_ln35 = add i5 %select_ln35_3, %r_0" [conv/conv_1.cpp:35]   --->   Operation 50 'add' 'add_ln35' <Predicate = (!icmp_ln8)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%tmp_9 = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %add_ln35, i5 0)" [conv/conv_1.cpp:26]   --->   Operation 51 'bitconcatenate' 'tmp_9' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%zext_ln26_5 = zext i10 %tmp_9 to i11" [conv/conv_1.cpp:26]   --->   Operation 52 'zext' 'zext_ln26_5' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%tmp_10 = call i7 @_ssdm_op_BitConcatenate.i7.i5.i2(i5 %add_ln35, i2 0)" [conv/conv_1.cpp:26]   --->   Operation 53 'bitconcatenate' 'tmp_10' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%zext_ln26_6 = zext i7 %tmp_10 to i11" [conv/conv_1.cpp:26]   --->   Operation 54 'zext' 'zext_ln26_6' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (1.73ns)   --->   "%sub_ln26_2 = sub i11 %zext_ln26_5, %zext_ln26_6" [conv/conv_1.cpp:26]   --->   Operation 55 'sub' 'sub_ln26_2' <Predicate = (!icmp_ln8)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 56 [1/1] (0.00ns) (grouped into LUT with out node and_ln35)   --->   "%xor_ln35 = xor i1 %icmp_ln11, true" [conv/conv_1.cpp:35]   --->   Operation 56 'xor' 'xor_ln35' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 57 [1/1] (1.42ns)   --->   "%icmp_ln14 = icmp eq i6 %f_0, -32" [conv/conv_1.cpp:14]   --->   Operation 57 'icmp' 'icmp_ln14' <Predicate = (!icmp_ln8)> <Delay = 1.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 58 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln35 = and i1 %icmp_ln14, %xor_ln35" [conv/conv_1.cpp:35]   --->   Operation 58 'and' 'and_ln35' <Predicate = (!icmp_ln8)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 59 [1/1] (1.78ns)   --->   "%c = add i5 %select_ln35, 1" [conv/conv_1.cpp:11]   --->   Operation 59 'add' 'c' <Predicate = (!icmp_ln8)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([22 x i8]* @Col_Loop_Filter1_Loo)"   --->   Operation 60 'specloopname' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 61 [1/1] (0.00ns) (grouped into LUT with out node select_ln35_4)   --->   "%or_ln35 = or i1 %and_ln35, %icmp_ln11" [conv/conv_1.cpp:35]   --->   Operation 61 'or' 'or_ln35' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 62 [1/1] (1.18ns) (out node of the LUT)   --->   "%select_ln35_4 = select i1 %or_ln35, i6 0, i6 %f_0" [conv/conv_1.cpp:35]   --->   Operation 62 'select' 'select_ln35_4' <Predicate = (!icmp_ln8)> <Delay = 1.18> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 63 [1/1] (1.21ns)   --->   "%select_ln35_5 = select i1 %and_ln35, i5 %c, i5 %select_ln35" [conv/conv_1.cpp:35]   --->   Operation 63 'select' 'select_ln35_5' <Predicate = (!icmp_ln8)> <Delay = 1.21> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 64 [1/1] (0.00ns)   --->   "%zext_ln35_1 = zext i5 %select_ln35_5 to i10" [conv/conv_1.cpp:35]   --->   Operation 64 'zext' 'zext_ln35_1' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 65 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln35_1 = add i10 %zext_ln35_1, %mul_ln35" [conv/conv_1.cpp:35]   --->   Operation 65 'add' 'add_ln35_1' <Predicate = (!icmp_ln8)> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 66 [1/1] (0.00ns)   --->   "%tmp_11 = call i15 @_ssdm_op_BitConcatenate.i15.i10.i5(i10 %add_ln35_1, i5 0)" [conv/conv_1.cpp:11]   --->   Operation 66 'bitconcatenate' 'tmp_11' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 67 [1/1] (0.00ns)   --->   "%zext_ln11 = zext i15 %tmp_11 to i16" [conv/conv_1.cpp:11]   --->   Operation 67 'zext' 'zext_ln11' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 68 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([13 x i8]* @p_str2) nounwind" [conv/conv_1.cpp:15]   --->   Operation 68 'specloopname' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 69 [1/1] (0.00ns)   --->   "%zext_ln26 = zext i6 %select_ln35_4 to i64" [conv/conv_1.cpp:26]   --->   Operation 69 'zext' 'zext_ln26' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 70 [1/1] (0.00ns)   --->   "%zext_ln35_2 = zext i6 %select_ln35_4 to i8" [conv/conv_1.cpp:35]   --->   Operation 70 'zext' 'zext_ln35_2' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 71 [1/1] (0.00ns)   --->   "%zext_ln35_3 = zext i6 %select_ln35_4 to i16" [conv/conv_1.cpp:35]   --->   Operation 71 'zext' 'zext_ln35_3' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 72 [1/1] (1.94ns)   --->   "%add_ln35_2 = add i16 %zext_ln35_3, %zext_ln11" [conv/conv_1.cpp:35]   --->   Operation 72 'add' 'add_ln35_2' <Predicate = (!icmp_ln8)> <Delay = 1.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 73 [1/1] (0.00ns)   --->   "%zext_ln35_4 = zext i16 %add_ln35_2 to i64" [conv/conv_1.cpp:35]   --->   Operation 73 'zext' 'zext_ln35_4' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 74 [1/1] (0.00ns)   --->   "%conv_out_addr = getelementptr [21632 x float]* %conv_out, i64 0, i64 %zext_ln35_4" [conv/conv_1.cpp:35]   --->   Operation 74 'getelementptr' 'conv_out_addr' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 75 [1/1] (0.00ns)   --->   "%tmp_3 = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str3) nounwind" [conv/conv_1.cpp:19]   --->   Operation 75 'specregionbegin' 'tmp_3' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 76 [1/1] (1.76ns)   --->   "br label %2" [conv/conv_1.cpp:21]   --->   Operation 76 'br' <Predicate = (!icmp_ln8)> <Delay = 1.76>
ST_2 : Operation 77 [1/1] (0.00ns)   --->   "ret void" [conv/conv_1.cpp:42]   --->   Operation 77 'ret' <Predicate = (icmp_ln8)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 6.67>
ST_3 : Operation 78 [1/1] (0.00ns)   --->   "%w_sum_1_0 = phi float [ 0.000000e+00, %W_Row_Loop_begin ], [ %w_sum_3, %3 ]" [conv/conv_1.cpp:26]   --->   Operation 78 'phi' 'w_sum_1_0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 79 [1/1] (0.00ns)   --->   "%wc_0_0 = phi i2 [ 0, %W_Row_Loop_begin ], [ %add_ln21, %3 ]" [conv/conv_1.cpp:21]   --->   Operation 79 'phi' 'wc_0_0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 80 [1/1] (0.95ns)   --->   "%icmp_ln21 = icmp eq i2 %wc_0_0, -1" [conv/conv_1.cpp:21]   --->   Operation 80 'icmp' 'icmp_ln21' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 81 [1/1] (0.00ns)   --->   "%empty_4 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind"   --->   Operation 81 'speclooptripcount' 'empty_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 82 [1/1] (1.56ns)   --->   "%add_ln21 = add i2 %wc_0_0, 1" [conv/conv_1.cpp:21]   --->   Operation 82 'add' 'add_ln21' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 83 [1/1] (0.00ns)   --->   "br i1 %icmp_ln21, label %W_Row_Loop, label %3" [conv/conv_1.cpp:21]   --->   Operation 83 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 84 [1/1] (0.00ns)   --->   "%zext_ln21 = zext i2 %wc_0_0 to i5" [conv/conv_1.cpp:21]   --->   Operation 84 'zext' 'zext_ln21' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_3 : Operation 85 [1/1] (0.00ns)   --->   "%tmp_12 = call i7 @_ssdm_op_BitConcatenate.i7.i2.i5(i2 %wc_0_0, i5 0)" [conv/conv_1.cpp:26]   --->   Operation 85 'bitconcatenate' 'tmp_12' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_3 : Operation 86 [1/1] (0.00ns)   --->   "%zext_ln26_7 = zext i7 %tmp_12 to i8" [conv/conv_1.cpp:26]   --->   Operation 86 'zext' 'zext_ln26_7' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_3 : Operation 87 [1/1] (1.87ns)   --->   "%add_ln26_5 = add i8 %zext_ln35_2, %zext_ln26_7" [conv/conv_1.cpp:26]   --->   Operation 87 'add' 'add_ln26_5' <Predicate = (!icmp_ln21)> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 88 [1/1] (0.00ns)   --->   "%zext_ln26_8 = zext i8 %add_ln26_5 to i64" [conv/conv_1.cpp:26]   --->   Operation 88 'zext' 'zext_ln26_8' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_3 : Operation 89 [1/1] (0.00ns)   --->   "%conv_1_weights_0_0_a = getelementptr [96 x float]* @conv_1_weights_0_0, i64 0, i64 %zext_ln26_8" [conv/conv_1.cpp:26]   --->   Operation 89 'getelementptr' 'conv_1_weights_0_0_a' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_3 : Operation 90 [1/1] (1.78ns)   --->   "%add_ln26_1 = add i5 %select_ln35_5, %zext_ln21" [conv/conv_1.cpp:26]   --->   Operation 90 'add' 'add_ln26_1' <Predicate = (!icmp_ln21)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 91 [1/1] (0.00ns)   --->   "%zext_ln26_9 = zext i5 %add_ln26_1 to i11" [conv/conv_1.cpp:26]   --->   Operation 91 'zext' 'zext_ln26_9' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_3 : Operation 92 [1/1] (1.63ns)   --->   "%add_ln26_6 = add i11 %zext_ln26_9, %sub_ln26" [conv/conv_1.cpp:26]   --->   Operation 92 'add' 'add_ln26_6' <Predicate = (!icmp_ln21)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 93 [1/1] (0.00ns)   --->   "%zext_ln26_10 = zext i11 %add_ln26_6 to i64" [conv/conv_1.cpp:26]   --->   Operation 93 'zext' 'zext_ln26_10' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_3 : Operation 94 [1/1] (0.00ns)   --->   "%conv_input_addr = getelementptr [784 x float]* %conv_input, i64 0, i64 %zext_ln26_10" [conv/conv_1.cpp:26]   --->   Operation 94 'getelementptr' 'conv_input_addr' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_3 : Operation 95 [2/2] (3.25ns)   --->   "%conv_1_weights_0_0_l = load float* %conv_1_weights_0_0_a, align 4" [conv/conv_1.cpp:26]   --->   Operation 95 'load' 'conv_1_weights_0_0_l' <Predicate = (!icmp_ln21)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 96> <ROM>
ST_3 : Operation 96 [2/2] (3.25ns)   --->   "%conv_input_load = load float* %conv_input_addr, align 4" [conv/conv_1.cpp:26]   --->   Operation 96 'load' 'conv_input_load' <Predicate = (!icmp_ln21)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_3 : Operation 97 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str3, i32 %tmp_3) nounwind" [conv/conv_1.cpp:30]   --->   Operation 97 'specregionend' 'empty' <Predicate = (icmp_ln21)> <Delay = 0.00>
ST_3 : Operation 98 [1/1] (0.00ns)   --->   "%tmp_4 = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str3) nounwind" [conv/conv_1.cpp:19]   --->   Operation 98 'specregionbegin' 'tmp_4' <Predicate = (icmp_ln21)> <Delay = 0.00>
ST_3 : Operation 99 [1/1] (1.76ns)   --->   "br label %4" [conv/conv_1.cpp:21]   --->   Operation 99 'br' <Predicate = (icmp_ln21)> <Delay = 1.76>

State 4 <SV = 3> <Delay = 15.6>
ST_4 : Operation 100 [1/2] (3.25ns)   --->   "%conv_1_weights_0_0_l = load float* %conv_1_weights_0_0_a, align 4" [conv/conv_1.cpp:26]   --->   Operation 100 'load' 'conv_1_weights_0_0_l' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 96> <ROM>
ST_4 : Operation 101 [1/2] (3.25ns)   --->   "%conv_input_load = load float* %conv_input_addr, align 4" [conv/conv_1.cpp:26]   --->   Operation 101 'load' 'conv_input_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_4 : Operation 102 [2/2] (12.3ns)   --->   "%tmp_s = fmul float %conv_1_weights_0_0_l, %conv_input_load" [conv/conv_1.cpp:26]   --->   Operation 102 'fmul' 'tmp_s' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 34.9>
ST_5 : Operation 103 [1/2] (12.3ns)   --->   "%tmp_s = fmul float %conv_1_weights_0_0_l, %conv_input_load" [conv/conv_1.cpp:26]   --->   Operation 103 'fmul' 'tmp_s' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 104 [2/2] (22.5ns)   --->   "%w_sum_3 = fadd float %w_sum_1_0, %tmp_s" [conv/conv_1.cpp:26]   --->   Operation 104 'fadd' 'w_sum_3' <Predicate = true> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 22.5>
ST_6 : Operation 105 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str5) nounwind" [conv/conv_1.cpp:22]   --->   Operation 105 'specloopname' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 106 [1/2] (22.5ns)   --->   "%w_sum_3 = fadd float %w_sum_1_0, %tmp_s" [conv/conv_1.cpp:26]   --->   Operation 106 'fadd' 'w_sum_3' <Predicate = true> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 107 [1/1] (0.00ns)   --->   "br label %2" [conv/conv_1.cpp:21]   --->   Operation 107 'br' <Predicate = true> <Delay = 0.00>

State 7 <SV = 3> <Delay = 6.67>
ST_7 : Operation 108 [1/1] (0.00ns)   --->   "%w_sum_1_1 = phi float [ %w_sum_1_0, %W_Row_Loop ], [ %w_sum_3_1, %5 ]" [conv/conv_1.cpp:26]   --->   Operation 108 'phi' 'w_sum_1_1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 109 [1/1] (0.00ns)   --->   "%wc_0_1 = phi i2 [ 0, %W_Row_Loop ], [ %add_ln21_1, %5 ]" [conv/conv_1.cpp:21]   --->   Operation 109 'phi' 'wc_0_1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 110 [1/1] (0.95ns)   --->   "%icmp_ln21_1 = icmp eq i2 %wc_0_1, -1" [conv/conv_1.cpp:21]   --->   Operation 110 'icmp' 'icmp_ln21_1' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 111 [1/1] (0.00ns)   --->   "%empty_6 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind"   --->   Operation 111 'speclooptripcount' 'empty_6' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 112 [1/1] (1.56ns)   --->   "%add_ln21_1 = add i2 %wc_0_1, 1" [conv/conv_1.cpp:21]   --->   Operation 112 'add' 'add_ln21_1' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 113 [1/1] (0.00ns)   --->   "br i1 %icmp_ln21_1, label %W_Row_Loop1, label %5" [conv/conv_1.cpp:21]   --->   Operation 113 'br' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 114 [1/1] (0.00ns)   --->   "%zext_ln21_1 = zext i2 %wc_0_1 to i5" [conv/conv_1.cpp:21]   --->   Operation 114 'zext' 'zext_ln21_1' <Predicate = (!icmp_ln21_1)> <Delay = 0.00>
ST_7 : Operation 115 [1/1] (0.00ns)   --->   "%tmp_13 = call i7 @_ssdm_op_BitConcatenate.i7.i2.i5(i2 %wc_0_1, i5 0)" [conv/conv_1.cpp:26]   --->   Operation 115 'bitconcatenate' 'tmp_13' <Predicate = (!icmp_ln21_1)> <Delay = 0.00>
ST_7 : Operation 116 [1/1] (0.00ns)   --->   "%zext_ln26_11 = zext i7 %tmp_13 to i8" [conv/conv_1.cpp:26]   --->   Operation 116 'zext' 'zext_ln26_11' <Predicate = (!icmp_ln21_1)> <Delay = 0.00>
ST_7 : Operation 117 [1/1] (1.87ns)   --->   "%add_ln26_7 = add i8 %zext_ln35_2, %zext_ln26_11" [conv/conv_1.cpp:26]   --->   Operation 117 'add' 'add_ln26_7' <Predicate = (!icmp_ln21_1)> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 118 [1/1] (0.00ns)   --->   "%zext_ln26_12 = zext i8 %add_ln26_7 to i64" [conv/conv_1.cpp:26]   --->   Operation 118 'zext' 'zext_ln26_12' <Predicate = (!icmp_ln21_1)> <Delay = 0.00>
ST_7 : Operation 119 [1/1] (0.00ns)   --->   "%conv_1_weights_1_0_a = getelementptr [96 x float]* @conv_1_weights_1_0, i64 0, i64 %zext_ln26_12" [conv/conv_1.cpp:26]   --->   Operation 119 'getelementptr' 'conv_1_weights_1_0_a' <Predicate = (!icmp_ln21_1)> <Delay = 0.00>
ST_7 : Operation 120 [1/1] (1.78ns)   --->   "%add_ln26 = add i5 %select_ln35_5, %zext_ln21_1" [conv/conv_1.cpp:26]   --->   Operation 120 'add' 'add_ln26' <Predicate = (!icmp_ln21_1)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 121 [1/1] (0.00ns)   --->   "%zext_ln26_13 = zext i5 %add_ln26 to i11" [conv/conv_1.cpp:26]   --->   Operation 121 'zext' 'zext_ln26_13' <Predicate = (!icmp_ln21_1)> <Delay = 0.00>
ST_7 : Operation 122 [1/1] (1.63ns)   --->   "%add_ln26_8 = add i11 %zext_ln26_13, %sub_ln26_1" [conv/conv_1.cpp:26]   --->   Operation 122 'add' 'add_ln26_8' <Predicate = (!icmp_ln21_1)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 123 [1/1] (0.00ns)   --->   "%zext_ln26_14 = zext i11 %add_ln26_8 to i64" [conv/conv_1.cpp:26]   --->   Operation 123 'zext' 'zext_ln26_14' <Predicate = (!icmp_ln21_1)> <Delay = 0.00>
ST_7 : Operation 124 [1/1] (0.00ns)   --->   "%conv_input_addr_1 = getelementptr [784 x float]* %conv_input, i64 0, i64 %zext_ln26_14" [conv/conv_1.cpp:26]   --->   Operation 124 'getelementptr' 'conv_input_addr_1' <Predicate = (!icmp_ln21_1)> <Delay = 0.00>
ST_7 : Operation 125 [2/2] (3.25ns)   --->   "%conv_1_weights_1_0_l = load float* %conv_1_weights_1_0_a, align 4" [conv/conv_1.cpp:26]   --->   Operation 125 'load' 'conv_1_weights_1_0_l' <Predicate = (!icmp_ln21_1)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 96> <ROM>
ST_7 : Operation 126 [2/2] (3.25ns)   --->   "%conv_input_load_1 = load float* %conv_input_addr_1, align 4" [conv/conv_1.cpp:26]   --->   Operation 126 'load' 'conv_input_load_1' <Predicate = (!icmp_ln21_1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_7 : Operation 127 [1/1] (0.00ns)   --->   "%empty_5 = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str3, i32 %tmp_4) nounwind" [conv/conv_1.cpp:30]   --->   Operation 127 'specregionend' 'empty_5' <Predicate = (icmp_ln21_1)> <Delay = 0.00>
ST_7 : Operation 128 [1/1] (0.00ns)   --->   "%tmp_5 = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str3) nounwind" [conv/conv_1.cpp:19]   --->   Operation 128 'specregionbegin' 'tmp_5' <Predicate = (icmp_ln21_1)> <Delay = 0.00>
ST_7 : Operation 129 [1/1] (1.76ns)   --->   "br label %6" [conv/conv_1.cpp:21]   --->   Operation 129 'br' <Predicate = (icmp_ln21_1)> <Delay = 1.76>

State 8 <SV = 4> <Delay = 15.6>
ST_8 : Operation 130 [1/2] (3.25ns)   --->   "%conv_1_weights_1_0_l = load float* %conv_1_weights_1_0_a, align 4" [conv/conv_1.cpp:26]   --->   Operation 130 'load' 'conv_1_weights_1_0_l' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 96> <ROM>
ST_8 : Operation 131 [1/2] (3.25ns)   --->   "%conv_input_load_1 = load float* %conv_input_addr_1, align 4" [conv/conv_1.cpp:26]   --->   Operation 131 'load' 'conv_input_load_1' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_8 : Operation 132 [2/2] (12.3ns)   --->   "%tmp_1_1 = fmul float %conv_1_weights_1_0_l, %conv_input_load_1" [conv/conv_1.cpp:26]   --->   Operation 132 'fmul' 'tmp_1_1' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 5> <Delay = 34.9>
ST_9 : Operation 133 [1/2] (12.3ns)   --->   "%tmp_1_1 = fmul float %conv_1_weights_1_0_l, %conv_input_load_1" [conv/conv_1.cpp:26]   --->   Operation 133 'fmul' 'tmp_1_1' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 134 [2/2] (22.5ns)   --->   "%w_sum_3_1 = fadd float %w_sum_1_1, %tmp_1_1" [conv/conv_1.cpp:26]   --->   Operation 134 'fadd' 'w_sum_3_1' <Predicate = true> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 6> <Delay = 22.5>
ST_10 : Operation 135 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str5) nounwind" [conv/conv_1.cpp:22]   --->   Operation 135 'specloopname' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 136 [1/2] (22.5ns)   --->   "%w_sum_3_1 = fadd float %w_sum_1_1, %tmp_1_1" [conv/conv_1.cpp:26]   --->   Operation 136 'fadd' 'w_sum_3_1' <Predicate = true> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 137 [1/1] (0.00ns)   --->   "br label %4" [conv/conv_1.cpp:21]   --->   Operation 137 'br' <Predicate = true> <Delay = 0.00>

State 11 <SV = 4> <Delay = 6.67>
ST_11 : Operation 138 [1/1] (0.00ns)   --->   "%w_sum_1_2 = phi float [ %w_sum_1_1, %W_Row_Loop1 ], [ %w_sum_3_2, %7 ]" [conv/conv_1.cpp:26]   --->   Operation 138 'phi' 'w_sum_1_2' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 139 [1/1] (0.00ns)   --->   "%wc_0_2 = phi i2 [ 0, %W_Row_Loop1 ], [ %add_ln21_2, %7 ]" [conv/conv_1.cpp:21]   --->   Operation 139 'phi' 'wc_0_2' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 140 [1/1] (0.95ns)   --->   "%icmp_ln21_2 = icmp eq i2 %wc_0_2, -1" [conv/conv_1.cpp:21]   --->   Operation 140 'icmp' 'icmp_ln21_2' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 141 [1/1] (0.00ns)   --->   "%empty_8 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind"   --->   Operation 141 'speclooptripcount' 'empty_8' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 142 [1/1] (1.56ns)   --->   "%add_ln21_2 = add i2 %wc_0_2, 1" [conv/conv_1.cpp:21]   --->   Operation 142 'add' 'add_ln21_2' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 143 [1/1] (0.00ns)   --->   "br i1 %icmp_ln21_2, label %W_Row_Loop_end, label %7" [conv/conv_1.cpp:21]   --->   Operation 143 'br' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 144 [1/1] (0.00ns)   --->   "%zext_ln21_2 = zext i2 %wc_0_2 to i5" [conv/conv_1.cpp:21]   --->   Operation 144 'zext' 'zext_ln21_2' <Predicate = (!icmp_ln21_2)> <Delay = 0.00>
ST_11 : Operation 145 [1/1] (0.00ns)   --->   "%tmp_14 = call i7 @_ssdm_op_BitConcatenate.i7.i2.i5(i2 %wc_0_2, i5 0)" [conv/conv_1.cpp:26]   --->   Operation 145 'bitconcatenate' 'tmp_14' <Predicate = (!icmp_ln21_2)> <Delay = 0.00>
ST_11 : Operation 146 [1/1] (0.00ns)   --->   "%zext_ln26_15 = zext i7 %tmp_14 to i8" [conv/conv_1.cpp:26]   --->   Operation 146 'zext' 'zext_ln26_15' <Predicate = (!icmp_ln21_2)> <Delay = 0.00>
ST_11 : Operation 147 [1/1] (1.87ns)   --->   "%add_ln26_9 = add i8 %zext_ln35_2, %zext_ln26_15" [conv/conv_1.cpp:26]   --->   Operation 147 'add' 'add_ln26_9' <Predicate = (!icmp_ln21_2)> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 148 [1/1] (0.00ns)   --->   "%zext_ln26_16 = zext i8 %add_ln26_9 to i64" [conv/conv_1.cpp:26]   --->   Operation 148 'zext' 'zext_ln26_16' <Predicate = (!icmp_ln21_2)> <Delay = 0.00>
ST_11 : Operation 149 [1/1] (0.00ns)   --->   "%conv_1_weights_2_0_a = getelementptr [96 x float]* @conv_1_weights_2_0, i64 0, i64 %zext_ln26_16" [conv/conv_1.cpp:26]   --->   Operation 149 'getelementptr' 'conv_1_weights_2_0_a' <Predicate = (!icmp_ln21_2)> <Delay = 0.00>
ST_11 : Operation 150 [1/1] (1.78ns)   --->   "%add_ln26_3 = add i5 %select_ln35_5, %zext_ln21_2" [conv/conv_1.cpp:26]   --->   Operation 150 'add' 'add_ln26_3' <Predicate = (!icmp_ln21_2)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 151 [1/1] (0.00ns)   --->   "%zext_ln26_17 = zext i5 %add_ln26_3 to i11" [conv/conv_1.cpp:26]   --->   Operation 151 'zext' 'zext_ln26_17' <Predicate = (!icmp_ln21_2)> <Delay = 0.00>
ST_11 : Operation 152 [1/1] (1.63ns)   --->   "%add_ln26_10 = add i11 %zext_ln26_17, %sub_ln26_2" [conv/conv_1.cpp:26]   --->   Operation 152 'add' 'add_ln26_10' <Predicate = (!icmp_ln21_2)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 153 [1/1] (0.00ns)   --->   "%sext_ln26 = sext i11 %add_ln26_10 to i64" [conv/conv_1.cpp:26]   --->   Operation 153 'sext' 'sext_ln26' <Predicate = (!icmp_ln21_2)> <Delay = 0.00>
ST_11 : Operation 154 [1/1] (0.00ns)   --->   "%conv_input_addr_2 = getelementptr [784 x float]* %conv_input, i64 0, i64 %sext_ln26" [conv/conv_1.cpp:26]   --->   Operation 154 'getelementptr' 'conv_input_addr_2' <Predicate = (!icmp_ln21_2)> <Delay = 0.00>
ST_11 : Operation 155 [2/2] (3.25ns)   --->   "%conv_1_weights_2_0_l = load float* %conv_1_weights_2_0_a, align 4" [conv/conv_1.cpp:26]   --->   Operation 155 'load' 'conv_1_weights_2_0_l' <Predicate = (!icmp_ln21_2)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 96> <ROM>
ST_11 : Operation 156 [2/2] (3.25ns)   --->   "%conv_input_load_2 = load float* %conv_input_addr_2, align 4" [conv/conv_1.cpp:26]   --->   Operation 156 'load' 'conv_input_load_2' <Predicate = (!icmp_ln21_2)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_11 : Operation 157 [1/1] (0.00ns)   --->   "%conv_1_bias_addr = getelementptr inbounds [32 x float]* @conv_1_bias, i64 0, i64 %zext_ln26" [conv/conv_1.cpp:31]   --->   Operation 157 'getelementptr' 'conv_1_bias_addr' <Predicate = (icmp_ln21_2)> <Delay = 0.00>
ST_11 : Operation 158 [2/2] (3.25ns)   --->   "%conv_1_bias_load = load float* %conv_1_bias_addr, align 4" [conv/conv_1.cpp:31]   --->   Operation 158 'load' 'conv_1_bias_load' <Predicate = (icmp_ln21_2)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 96> <ROM>
ST_11 : Operation 159 [1/1] (1.82ns)   --->   "%f = add i6 1, %select_ln35_4" [conv/conv_1.cpp:14]   --->   Operation 159 'add' 'f' <Predicate = (icmp_ln21_2)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 160 [1/1] (1.63ns)   --->   "%add_ln11_1 = add i11 1, %indvar_flatten" [conv/conv_1.cpp:11]   --->   Operation 160 'add' 'add_ln11_1' <Predicate = (icmp_ln21_2 & !icmp_ln11)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 161 [1/1] (0.69ns)   --->   "%select_ln11 = select i1 %icmp_ln11, i11 1, i11 %add_ln11_1" [conv/conv_1.cpp:11]   --->   Operation 161 'select' 'select_ln11' <Predicate = (icmp_ln21_2)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 12 <SV = 5> <Delay = 15.6>
ST_12 : Operation 162 [1/2] (3.25ns)   --->   "%conv_1_weights_2_0_l = load float* %conv_1_weights_2_0_a, align 4" [conv/conv_1.cpp:26]   --->   Operation 162 'load' 'conv_1_weights_2_0_l' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 96> <ROM>
ST_12 : Operation 163 [1/2] (3.25ns)   --->   "%conv_input_load_2 = load float* %conv_input_addr_2, align 4" [conv/conv_1.cpp:26]   --->   Operation 163 'load' 'conv_input_load_2' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_12 : Operation 164 [2/2] (12.3ns)   --->   "%tmp_1_2 = fmul float %conv_1_weights_2_0_l, %conv_input_load_2" [conv/conv_1.cpp:26]   --->   Operation 164 'fmul' 'tmp_1_2' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 6> <Delay = 34.9>
ST_13 : Operation 165 [1/2] (12.3ns)   --->   "%tmp_1_2 = fmul float %conv_1_weights_2_0_l, %conv_input_load_2" [conv/conv_1.cpp:26]   --->   Operation 165 'fmul' 'tmp_1_2' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 166 [2/2] (22.5ns)   --->   "%w_sum_3_2 = fadd float %w_sum_1_2, %tmp_1_2" [conv/conv_1.cpp:26]   --->   Operation 166 'fadd' 'w_sum_3_2' <Predicate = true> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 7> <Delay = 22.5>
ST_14 : Operation 167 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str5) nounwind" [conv/conv_1.cpp:22]   --->   Operation 167 'specloopname' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 168 [1/2] (22.5ns)   --->   "%w_sum_3_2 = fadd float %w_sum_1_2, %tmp_1_2" [conv/conv_1.cpp:26]   --->   Operation 168 'fadd' 'w_sum_3_2' <Predicate = true> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 169 [1/1] (0.00ns)   --->   "br label %6" [conv/conv_1.cpp:21]   --->   Operation 169 'br' <Predicate = true> <Delay = 0.00>

State 15 <SV = 5> <Delay = 25.8>
ST_15 : Operation 170 [1/2] (3.25ns)   --->   "%conv_1_bias_load = load float* %conv_1_bias_addr, align 4" [conv/conv_1.cpp:31]   --->   Operation 170 'load' 'conv_1_bias_load' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 96> <ROM>
ST_15 : Operation 171 [2/2] (22.5ns)   --->   "%w_sum = fadd float %w_sum_1_2, %conv_1_bias_load" [conv/conv_1.cpp:31]   --->   Operation 171 'fadd' 'w_sum' <Predicate = true> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 6> <Delay = 33.5>
ST_16 : Operation 172 [1/1] (0.00ns)   --->   "%empty_7 = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str3, i32 %tmp_5) nounwind" [conv/conv_1.cpp:30]   --->   Operation 172 'specregionend' 'empty_7' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 173 [1/2] (22.5ns)   --->   "%w_sum = fadd float %w_sum_1_2, %conv_1_bias_load" [conv/conv_1.cpp:31]   --->   Operation 173 'fadd' 'w_sum' <Predicate = true> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 174 [1/1] (0.00ns)   --->   "%bitcast_ln34 = bitcast float %w_sum to i32" [conv/conv_1.cpp:34]   --->   Operation 174 'bitcast' 'bitcast_ln34' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 175 [1/1] (0.00ns)   --->   "%tmp = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln34, i32 23, i32 30)" [conv/conv_1.cpp:34]   --->   Operation 175 'partselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 176 [1/1] (0.00ns)   --->   "%trunc_ln34 = trunc i32 %bitcast_ln34 to i23" [conv/conv_1.cpp:34]   --->   Operation 176 'trunc' 'trunc_ln34' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 177 [1/1] (1.55ns)   --->   "%icmp_ln34 = icmp ne i8 %tmp, -1" [conv/conv_1.cpp:34]   --->   Operation 177 'icmp' 'icmp_ln34' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 178 [1/1] (2.44ns)   --->   "%icmp_ln34_1 = icmp eq i23 %trunc_ln34, 0" [conv/conv_1.cpp:34]   --->   Operation 178 'icmp' 'icmp_ln34_1' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 179 [1/1] (0.00ns) (grouped into LUT with out node w_sum_1)   --->   "%or_ln34 = or i1 %icmp_ln34_1, %icmp_ln34" [conv/conv_1.cpp:34]   --->   Operation 179 'or' 'or_ln34' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 180 [1/1] (6.78ns)   --->   "%tmp_6 = fcmp ogt float %w_sum, 0.000000e+00" [conv/conv_1.cpp:34]   --->   Operation 180 'fcmp' 'tmp_6' <Predicate = true> <Delay = 6.78> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 0> <II = 1> <Delay = 6.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 181 [1/1] (0.00ns) (grouped into LUT with out node w_sum_1)   --->   "%and_ln34 = and i1 %or_ln34, %tmp_6" [conv/conv_1.cpp:34]   --->   Operation 181 'and' 'and_ln34' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 182 [1/1] (0.97ns) (out node of the LUT)   --->   "%w_sum_1 = select i1 %and_ln34, float %w_sum, float 0.000000e+00" [conv/conv_1.cpp:34]   --->   Operation 182 'select' 'w_sum_1' <Predicate = true> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 183 [1/1] (3.25ns)   --->   "store float %w_sum_1, float* %conv_out_addr, align 4" [conv/conv_1.cpp:35]   --->   Operation 183 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_16 : Operation 184 [1/1] (0.00ns)   --->   "br label %1" [conv/conv_1.cpp:14]   --->   Operation 184 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ conv_input]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ conv_out]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ conv_1_weights_0_0]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_1_weights_1_0]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_1_bias]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_1_weights_2_0]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specbitsmap_ln0      (specbitsmap      ) [ 00000000000000000]
specbitsmap_ln0      (specbitsmap      ) [ 00000000000000000]
spectopmodule_ln0    (spectopmodule    ) [ 00000000000000000]
br_ln8               (br               ) [ 01111111111111111]
indvar_flatten13     (phi              ) [ 00100000000000000]
r_0                  (phi              ) [ 00100000000000000]
indvar_flatten       (phi              ) [ 00111111111111100]
c_0                  (phi              ) [ 00100000000000000]
f_0                  (phi              ) [ 00100000000000000]
r                    (add              ) [ 00000000000000000]
icmp_ln8             (icmp             ) [ 00111111111111111]
add_ln8              (add              ) [ 01111111111111111]
br_ln8               (br               ) [ 00000000000000000]
specloopname_ln0     (specloopname     ) [ 00000000000000000]
empty_9              (speclooptripcount) [ 00000000000000000]
icmp_ln11            (icmp             ) [ 00011111111111100]
select_ln35          (select           ) [ 00000000000000000]
select_ln35_1        (select           ) [ 01111111111111111]
zext_ln35            (zext             ) [ 00000000000000000]
tmp_1                (bitconcatenate   ) [ 00000000000000000]
zext_ln26_1          (zext             ) [ 00000000000000000]
tmp_2                (bitconcatenate   ) [ 00000000000000000]
zext_ln26_2          (zext             ) [ 00000000000000000]
sub_ln26             (sub              ) [ 00011110000000000]
mul_ln35             (mul              ) [ 00000000000000000]
add_ln26_4           (add              ) [ 00000000000000000]
select_ln35_2        (select           ) [ 00000000000000000]
tmp_7                (bitconcatenate   ) [ 00000000000000000]
zext_ln26_3          (zext             ) [ 00000000000000000]
tmp_8                (bitconcatenate   ) [ 00000000000000000]
zext_ln26_4          (zext             ) [ 00000000000000000]
sub_ln26_1           (sub              ) [ 00011111111000000]
select_ln35_3        (select           ) [ 00000000000000000]
add_ln35             (add              ) [ 00000000000000000]
tmp_9                (bitconcatenate   ) [ 00000000000000000]
zext_ln26_5          (zext             ) [ 00000000000000000]
tmp_10               (bitconcatenate   ) [ 00000000000000000]
zext_ln26_6          (zext             ) [ 00000000000000000]
sub_ln26_2           (sub              ) [ 00011111111111100]
xor_ln35             (xor              ) [ 00000000000000000]
icmp_ln14            (icmp             ) [ 00000000000000000]
and_ln35             (and              ) [ 00000000000000000]
c                    (add              ) [ 00000000000000000]
specloopname_ln0     (specloopname     ) [ 00000000000000000]
or_ln35              (or               ) [ 00000000000000000]
select_ln35_4        (select           ) [ 00011111111111100]
select_ln35_5        (select           ) [ 01111111111111111]
zext_ln35_1          (zext             ) [ 00000000000000000]
add_ln35_1           (add              ) [ 00000000000000000]
tmp_11               (bitconcatenate   ) [ 00000000000000000]
zext_ln11            (zext             ) [ 00000000000000000]
specloopname_ln15    (specloopname     ) [ 00000000000000000]
zext_ln26            (zext             ) [ 00011111111111100]
zext_ln35_2          (zext             ) [ 00011111111111100]
zext_ln35_3          (zext             ) [ 00000000000000000]
add_ln35_2           (add              ) [ 00000000000000000]
zext_ln35_4          (zext             ) [ 00000000000000000]
conv_out_addr        (getelementptr    ) [ 00011111111111111]
tmp_3                (specregionbegin  ) [ 00011110000000000]
br_ln21              (br               ) [ 00111111111111111]
ret_ln42             (ret              ) [ 00000000000000000]
w_sum_1_0            (phi              ) [ 00011111111000000]
wc_0_0               (phi              ) [ 00010000000000000]
icmp_ln21            (icmp             ) [ 00111111111111111]
empty_4              (speclooptripcount) [ 00000000000000000]
add_ln21             (add              ) [ 00111111111111111]
br_ln21              (br               ) [ 00000000000000000]
zext_ln21            (zext             ) [ 00000000000000000]
tmp_12               (bitconcatenate   ) [ 00000000000000000]
zext_ln26_7          (zext             ) [ 00000000000000000]
add_ln26_5           (add              ) [ 00000000000000000]
zext_ln26_8          (zext             ) [ 00000000000000000]
conv_1_weights_0_0_a (getelementptr    ) [ 00001000000000000]
add_ln26_1           (add              ) [ 00000000000000000]
zext_ln26_9          (zext             ) [ 00000000000000000]
add_ln26_6           (add              ) [ 00000000000000000]
zext_ln26_10         (zext             ) [ 00000000000000000]
conv_input_addr      (getelementptr    ) [ 00001000000000000]
empty                (specregionend    ) [ 00000000000000000]
tmp_4                (specregionbegin  ) [ 00000001111000000]
br_ln21              (br               ) [ 00111111111111111]
conv_1_weights_0_0_l (load             ) [ 00000100000000000]
conv_input_load      (load             ) [ 00000100000000000]
tmp_s                (fmul             ) [ 00000010000000000]
specloopname_ln22    (specloopname     ) [ 00000000000000000]
w_sum_3              (fadd             ) [ 00111111111111111]
br_ln21              (br               ) [ 00111111111111111]
w_sum_1_1            (phi              ) [ 00000001111111100]
wc_0_1               (phi              ) [ 00000001000000000]
icmp_ln21_1          (icmp             ) [ 00111111111111111]
empty_6              (speclooptripcount) [ 00000000000000000]
add_ln21_1           (add              ) [ 00111111111111111]
br_ln21              (br               ) [ 00000000000000000]
zext_ln21_1          (zext             ) [ 00000000000000000]
tmp_13               (bitconcatenate   ) [ 00000000000000000]
zext_ln26_11         (zext             ) [ 00000000000000000]
add_ln26_7           (add              ) [ 00000000000000000]
zext_ln26_12         (zext             ) [ 00000000000000000]
conv_1_weights_1_0_a (getelementptr    ) [ 00000000100000000]
add_ln26             (add              ) [ 00000000000000000]
zext_ln26_13         (zext             ) [ 00000000000000000]
add_ln26_8           (add              ) [ 00000000000000000]
zext_ln26_14         (zext             ) [ 00000000000000000]
conv_input_addr_1    (getelementptr    ) [ 00000000100000000]
empty_5              (specregionend    ) [ 00000000000000000]
tmp_5                (specregionbegin  ) [ 00000000000111111]
br_ln21              (br               ) [ 00111111111111111]
conv_1_weights_1_0_l (load             ) [ 00000000010000000]
conv_input_load_1    (load             ) [ 00000000010000000]
tmp_1_1              (fmul             ) [ 00000000001000000]
specloopname_ln22    (specloopname     ) [ 00000000000000000]
w_sum_3_1            (fadd             ) [ 00111111111111111]
br_ln21              (br               ) [ 00111111111111111]
w_sum_1_2            (phi              ) [ 00000000000111111]
wc_0_2               (phi              ) [ 00000000000100000]
icmp_ln21_2          (icmp             ) [ 00111111111111111]
empty_8              (speclooptripcount) [ 00000000000000000]
add_ln21_2           (add              ) [ 00111111111111111]
br_ln21              (br               ) [ 00000000000000000]
zext_ln21_2          (zext             ) [ 00000000000000000]
tmp_14               (bitconcatenate   ) [ 00000000000000000]
zext_ln26_15         (zext             ) [ 00000000000000000]
add_ln26_9           (add              ) [ 00000000000000000]
zext_ln26_16         (zext             ) [ 00000000000000000]
conv_1_weights_2_0_a (getelementptr    ) [ 00000000000010000]
add_ln26_3           (add              ) [ 00000000000000000]
zext_ln26_17         (zext             ) [ 00000000000000000]
add_ln26_10          (add              ) [ 00000000000000000]
sext_ln26            (sext             ) [ 00000000000000000]
conv_input_addr_2    (getelementptr    ) [ 00000000000010000]
conv_1_bias_addr     (getelementptr    ) [ 00000000000000010]
f                    (add              ) [ 01100000000000011]
add_ln11_1           (add              ) [ 00000000000000000]
select_ln11          (select           ) [ 01100000000000011]
conv_1_weights_2_0_l (load             ) [ 00000000000001000]
conv_input_load_2    (load             ) [ 00000000000001000]
tmp_1_2              (fmul             ) [ 00000000000000100]
specloopname_ln22    (specloopname     ) [ 00000000000000000]
w_sum_3_2            (fadd             ) [ 00111111111111111]
br_ln21              (br               ) [ 00111111111111111]
conv_1_bias_load     (load             ) [ 00000000000000001]
empty_7              (specregionend    ) [ 00000000000000000]
w_sum                (fadd             ) [ 00000000000000000]
bitcast_ln34         (bitcast          ) [ 00000000000000000]
tmp                  (partselect       ) [ 00000000000000000]
trunc_ln34           (trunc            ) [ 00000000000000000]
icmp_ln34            (icmp             ) [ 00000000000000000]
icmp_ln34_1          (icmp             ) [ 00000000000000000]
or_ln34              (or               ) [ 00000000000000000]
tmp_6                (fcmp             ) [ 00000000000000000]
and_ln34             (and              ) [ 00000000000000000]
w_sum_1              (select           ) [ 00000000000000000]
store_ln35           (store            ) [ 00000000000000000]
br_ln14              (br               ) [ 01111111111111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="conv_input">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_input"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="conv_out">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_out"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="conv_1_weights_0_0">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_1_weights_0_0"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="conv_1_weights_1_0">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_1_weights_1_0"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="conv_1_bias">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_1_bias"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="conv_1_weights_2_0">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_1_weights_2_0"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_1_str"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="Row_Loop_Col_Loop_Fi"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i10.i5.i5"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i7.i5.i2"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="Col_Loop_Filter1_Loo"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i15.i10.i5"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i7.i2.i5"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str5"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1004" name="conv_out_addr_gep_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="32" slack="0"/>
<pin id="100" dir="0" index="1" bw="1" slack="0"/>
<pin id="101" dir="0" index="2" bw="16" slack="0"/>
<pin id="102" dir="1" index="3" bw="15" slack="5"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv_out_addr/2 "/>
</bind>
</comp>

<comp id="105" class="1004" name="conv_1_weights_0_0_a_gep_fu_105">
<pin_list>
<pin id="106" dir="0" index="0" bw="32" slack="0"/>
<pin id="107" dir="0" index="1" bw="1" slack="0"/>
<pin id="108" dir="0" index="2" bw="8" slack="0"/>
<pin id="109" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv_1_weights_0_0_a/3 "/>
</bind>
</comp>

<comp id="112" class="1004" name="conv_input_addr_gep_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="32" slack="0"/>
<pin id="114" dir="0" index="1" bw="1" slack="0"/>
<pin id="115" dir="0" index="2" bw="11" slack="0"/>
<pin id="116" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv_input_addr/3 "/>
</bind>
</comp>

<comp id="119" class="1004" name="grp_access_fu_119">
<pin_list>
<pin id="120" dir="0" index="0" bw="7" slack="0"/>
<pin id="121" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="122" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="123" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="conv_1_weights_0_0_l/3 "/>
</bind>
</comp>

<comp id="125" class="1004" name="grp_access_fu_125">
<pin_list>
<pin id="126" dir="0" index="0" bw="10" slack="0"/>
<pin id="127" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="128" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="129" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="conv_input_load/3 conv_input_load_1/7 conv_input_load_2/11 "/>
</bind>
</comp>

<comp id="131" class="1004" name="conv_1_weights_1_0_a_gep_fu_131">
<pin_list>
<pin id="132" dir="0" index="0" bw="32" slack="0"/>
<pin id="133" dir="0" index="1" bw="1" slack="0"/>
<pin id="134" dir="0" index="2" bw="8" slack="0"/>
<pin id="135" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv_1_weights_1_0_a/7 "/>
</bind>
</comp>

<comp id="138" class="1004" name="conv_input_addr_1_gep_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="32" slack="0"/>
<pin id="140" dir="0" index="1" bw="1" slack="0"/>
<pin id="141" dir="0" index="2" bw="11" slack="0"/>
<pin id="142" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv_input_addr_1/7 "/>
</bind>
</comp>

<comp id="145" class="1004" name="grp_access_fu_145">
<pin_list>
<pin id="146" dir="0" index="0" bw="7" slack="0"/>
<pin id="147" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="148" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="149" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="conv_1_weights_1_0_l/7 "/>
</bind>
</comp>

<comp id="152" class="1004" name="conv_1_weights_2_0_a_gep_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="32" slack="0"/>
<pin id="154" dir="0" index="1" bw="1" slack="0"/>
<pin id="155" dir="0" index="2" bw="8" slack="0"/>
<pin id="156" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv_1_weights_2_0_a/11 "/>
</bind>
</comp>

<comp id="159" class="1004" name="conv_input_addr_2_gep_fu_159">
<pin_list>
<pin id="160" dir="0" index="0" bw="32" slack="0"/>
<pin id="161" dir="0" index="1" bw="1" slack="0"/>
<pin id="162" dir="0" index="2" bw="11" slack="0"/>
<pin id="163" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv_input_addr_2/11 "/>
</bind>
</comp>

<comp id="166" class="1004" name="grp_access_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="7" slack="0"/>
<pin id="168" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="169" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="170" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="conv_1_weights_2_0_l/11 "/>
</bind>
</comp>

<comp id="173" class="1004" name="conv_1_bias_addr_gep_fu_173">
<pin_list>
<pin id="174" dir="0" index="0" bw="32" slack="0"/>
<pin id="175" dir="0" index="1" bw="1" slack="0"/>
<pin id="176" dir="0" index="2" bw="6" slack="3"/>
<pin id="177" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv_1_bias_addr/11 "/>
</bind>
</comp>

<comp id="180" class="1004" name="grp_access_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="5" slack="0"/>
<pin id="182" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="183" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="184" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="conv_1_bias_load/11 "/>
</bind>
</comp>

<comp id="186" class="1004" name="store_ln35_access_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="15" slack="5"/>
<pin id="188" dir="0" index="1" bw="32" slack="0"/>
<pin id="189" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="190" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln35/16 "/>
</bind>
</comp>

<comp id="191" class="1005" name="indvar_flatten13_reg_191">
<pin_list>
<pin id="192" dir="0" index="0" bw="15" slack="1"/>
<pin id="193" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten13 (phireg) "/>
</bind>
</comp>

<comp id="195" class="1004" name="indvar_flatten13_phi_fu_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="1" slack="1"/>
<pin id="197" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="198" dir="0" index="2" bw="15" slack="0"/>
<pin id="199" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="200" dir="1" index="4" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten13/2 "/>
</bind>
</comp>

<comp id="202" class="1005" name="r_0_reg_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="5" slack="1"/>
<pin id="204" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="r_0 (phireg) "/>
</bind>
</comp>

<comp id="206" class="1004" name="r_0_phi_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="1" slack="1"/>
<pin id="208" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="209" dir="0" index="2" bw="5" slack="0"/>
<pin id="210" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="211" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="r_0/2 "/>
</bind>
</comp>

<comp id="213" class="1005" name="indvar_flatten_reg_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="11" slack="1"/>
<pin id="215" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten (phireg) "/>
</bind>
</comp>

<comp id="217" class="1004" name="indvar_flatten_phi_fu_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="1" slack="1"/>
<pin id="219" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="220" dir="0" index="2" bw="11" slack="1"/>
<pin id="221" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="222" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten/2 "/>
</bind>
</comp>

<comp id="225" class="1005" name="c_0_reg_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="5" slack="1"/>
<pin id="227" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="c_0 (phireg) "/>
</bind>
</comp>

<comp id="229" class="1004" name="c_0_phi_fu_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="1" slack="1"/>
<pin id="231" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="232" dir="0" index="2" bw="5" slack="0"/>
<pin id="233" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="234" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="c_0/2 "/>
</bind>
</comp>

<comp id="236" class="1005" name="f_0_reg_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="6" slack="1"/>
<pin id="238" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="f_0 (phireg) "/>
</bind>
</comp>

<comp id="240" class="1004" name="f_0_phi_fu_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="1" slack="1"/>
<pin id="242" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="243" dir="0" index="2" bw="6" slack="1"/>
<pin id="244" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="245" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="f_0/2 "/>
</bind>
</comp>

<comp id="247" class="1005" name="w_sum_1_0_reg_247">
<pin_list>
<pin id="248" dir="0" index="0" bw="32" slack="1"/>
<pin id="249" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="w_sum_1_0 (phireg) "/>
</bind>
</comp>

<comp id="251" class="1004" name="w_sum_1_0_phi_fu_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="32" slack="1"/>
<pin id="253" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="254" dir="0" index="2" bw="32" slack="1"/>
<pin id="255" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="256" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="w_sum_1_0/3 "/>
</bind>
</comp>

<comp id="259" class="1005" name="wc_0_0_reg_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="2" slack="1"/>
<pin id="261" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="wc_0_0 (phireg) "/>
</bind>
</comp>

<comp id="263" class="1004" name="wc_0_0_phi_fu_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="1" slack="1"/>
<pin id="265" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="266" dir="0" index="2" bw="2" slack="0"/>
<pin id="267" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="268" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="wc_0_0/3 "/>
</bind>
</comp>

<comp id="270" class="1005" name="w_sum_1_1_reg_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="32" slack="1"/>
<pin id="272" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="w_sum_1_1 (phireg) "/>
</bind>
</comp>

<comp id="273" class="1004" name="w_sum_1_1_phi_fu_273">
<pin_list>
<pin id="274" dir="0" index="0" bw="32" slack="1"/>
<pin id="275" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="276" dir="0" index="2" bw="32" slack="1"/>
<pin id="277" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="278" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="w_sum_1_1/7 "/>
</bind>
</comp>

<comp id="281" class="1005" name="wc_0_1_reg_281">
<pin_list>
<pin id="282" dir="0" index="0" bw="2" slack="1"/>
<pin id="283" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="wc_0_1 (phireg) "/>
</bind>
</comp>

<comp id="285" class="1004" name="wc_0_1_phi_fu_285">
<pin_list>
<pin id="286" dir="0" index="0" bw="1" slack="1"/>
<pin id="287" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="288" dir="0" index="2" bw="2" slack="0"/>
<pin id="289" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="290" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="wc_0_1/7 "/>
</bind>
</comp>

<comp id="292" class="1005" name="w_sum_1_2_reg_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="32" slack="1"/>
<pin id="294" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="w_sum_1_2 (phireg) "/>
</bind>
</comp>

<comp id="295" class="1004" name="w_sum_1_2_phi_fu_295">
<pin_list>
<pin id="296" dir="0" index="0" bw="32" slack="1"/>
<pin id="297" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="298" dir="0" index="2" bw="32" slack="1"/>
<pin id="299" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="300" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="w_sum_1_2/11 "/>
</bind>
</comp>

<comp id="303" class="1005" name="wc_0_2_reg_303">
<pin_list>
<pin id="304" dir="0" index="0" bw="2" slack="1"/>
<pin id="305" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="wc_0_2 (phireg) "/>
</bind>
</comp>

<comp id="307" class="1004" name="wc_0_2_phi_fu_307">
<pin_list>
<pin id="308" dir="0" index="0" bw="1" slack="1"/>
<pin id="309" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="310" dir="0" index="2" bw="2" slack="0"/>
<pin id="311" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="312" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="wc_0_2/11 "/>
</bind>
</comp>

<comp id="314" class="1004" name="grp_fu_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="32" slack="1"/>
<pin id="316" dir="0" index="1" bw="32" slack="0"/>
<pin id="317" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="w_sum_3/5 w_sum_3_1/9 w_sum_3_2/13 w_sum/15 "/>
</bind>
</comp>

<comp id="322" class="1004" name="grp_fu_322">
<pin_list>
<pin id="323" dir="0" index="0" bw="32" slack="0"/>
<pin id="324" dir="0" index="1" bw="32" slack="0"/>
<pin id="325" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="tmp_s/4 tmp_1_1/8 tmp_1_2/12 "/>
</bind>
</comp>

<comp id="331" class="1004" name="tmp_6_fu_331">
<pin_list>
<pin id="332" dir="0" index="0" bw="32" slack="0"/>
<pin id="333" dir="0" index="1" bw="32" slack="0"/>
<pin id="334" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="fcmp(46) " fcode="fcmp"/>
<opset="tmp_6/16 "/>
</bind>
</comp>

<comp id="337" class="1005" name="reg_337">
<pin_list>
<pin id="338" dir="0" index="0" bw="32" slack="1"/>
<pin id="339" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="conv_input_load conv_input_load_1 conv_input_load_2 "/>
</bind>
</comp>

<comp id="342" class="1005" name="reg_342">
<pin_list>
<pin id="343" dir="0" index="0" bw="32" slack="1"/>
<pin id="344" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_s tmp_1_1 tmp_1_2 "/>
</bind>
</comp>

<comp id="347" class="1004" name="r_fu_347">
<pin_list>
<pin id="348" dir="0" index="0" bw="5" slack="0"/>
<pin id="349" dir="0" index="1" bw="1" slack="0"/>
<pin id="350" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="r/2 "/>
</bind>
</comp>

<comp id="353" class="1004" name="icmp_ln8_fu_353">
<pin_list>
<pin id="354" dir="0" index="0" bw="15" slack="0"/>
<pin id="355" dir="0" index="1" bw="15" slack="0"/>
<pin id="356" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln8/2 "/>
</bind>
</comp>

<comp id="359" class="1004" name="add_ln8_fu_359">
<pin_list>
<pin id="360" dir="0" index="0" bw="15" slack="0"/>
<pin id="361" dir="0" index="1" bw="1" slack="0"/>
<pin id="362" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln8/2 "/>
</bind>
</comp>

<comp id="365" class="1004" name="icmp_ln11_fu_365">
<pin_list>
<pin id="366" dir="0" index="0" bw="11" slack="0"/>
<pin id="367" dir="0" index="1" bw="11" slack="0"/>
<pin id="368" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln11/2 "/>
</bind>
</comp>

<comp id="371" class="1004" name="select_ln35_fu_371">
<pin_list>
<pin id="372" dir="0" index="0" bw="1" slack="0"/>
<pin id="373" dir="0" index="1" bw="1" slack="0"/>
<pin id="374" dir="0" index="2" bw="5" slack="0"/>
<pin id="375" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln35/2 "/>
</bind>
</comp>

<comp id="379" class="1004" name="select_ln35_1_fu_379">
<pin_list>
<pin id="380" dir="0" index="0" bw="1" slack="0"/>
<pin id="381" dir="0" index="1" bw="5" slack="0"/>
<pin id="382" dir="0" index="2" bw="5" slack="0"/>
<pin id="383" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln35_1/2 "/>
</bind>
</comp>

<comp id="387" class="1004" name="zext_ln35_fu_387">
<pin_list>
<pin id="388" dir="0" index="0" bw="5" slack="0"/>
<pin id="389" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln35/2 "/>
</bind>
</comp>

<comp id="391" class="1004" name="tmp_1_fu_391">
<pin_list>
<pin id="392" dir="0" index="0" bw="10" slack="0"/>
<pin id="393" dir="0" index="1" bw="5" slack="0"/>
<pin id="394" dir="0" index="2" bw="1" slack="0"/>
<pin id="395" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_1/2 "/>
</bind>
</comp>

<comp id="399" class="1004" name="zext_ln26_1_fu_399">
<pin_list>
<pin id="400" dir="0" index="0" bw="10" slack="0"/>
<pin id="401" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln26_1/2 "/>
</bind>
</comp>

<comp id="403" class="1004" name="tmp_2_fu_403">
<pin_list>
<pin id="404" dir="0" index="0" bw="7" slack="0"/>
<pin id="405" dir="0" index="1" bw="5" slack="0"/>
<pin id="406" dir="0" index="2" bw="1" slack="0"/>
<pin id="407" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_2/2 "/>
</bind>
</comp>

<comp id="411" class="1004" name="zext_ln26_2_fu_411">
<pin_list>
<pin id="412" dir="0" index="0" bw="7" slack="0"/>
<pin id="413" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln26_2/2 "/>
</bind>
</comp>

<comp id="415" class="1004" name="sub_ln26_fu_415">
<pin_list>
<pin id="416" dir="0" index="0" bw="10" slack="0"/>
<pin id="417" dir="0" index="1" bw="7" slack="0"/>
<pin id="418" dir="1" index="2" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln26/2 "/>
</bind>
</comp>

<comp id="421" class="1004" name="add_ln26_4_fu_421">
<pin_list>
<pin id="422" dir="0" index="0" bw="5" slack="0"/>
<pin id="423" dir="0" index="1" bw="3" slack="0"/>
<pin id="424" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln26_4/2 "/>
</bind>
</comp>

<comp id="427" class="1004" name="select_ln35_2_fu_427">
<pin_list>
<pin id="428" dir="0" index="0" bw="1" slack="0"/>
<pin id="429" dir="0" index="1" bw="5" slack="0"/>
<pin id="430" dir="0" index="2" bw="5" slack="0"/>
<pin id="431" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln35_2/2 "/>
</bind>
</comp>

<comp id="435" class="1004" name="tmp_7_fu_435">
<pin_list>
<pin id="436" dir="0" index="0" bw="10" slack="0"/>
<pin id="437" dir="0" index="1" bw="5" slack="0"/>
<pin id="438" dir="0" index="2" bw="1" slack="0"/>
<pin id="439" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_7/2 "/>
</bind>
</comp>

<comp id="443" class="1004" name="zext_ln26_3_fu_443">
<pin_list>
<pin id="444" dir="0" index="0" bw="10" slack="0"/>
<pin id="445" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln26_3/2 "/>
</bind>
</comp>

<comp id="447" class="1004" name="tmp_8_fu_447">
<pin_list>
<pin id="448" dir="0" index="0" bw="7" slack="0"/>
<pin id="449" dir="0" index="1" bw="5" slack="0"/>
<pin id="450" dir="0" index="2" bw="1" slack="0"/>
<pin id="451" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_8/2 "/>
</bind>
</comp>

<comp id="455" class="1004" name="zext_ln26_4_fu_455">
<pin_list>
<pin id="456" dir="0" index="0" bw="7" slack="0"/>
<pin id="457" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln26_4/2 "/>
</bind>
</comp>

<comp id="459" class="1004" name="sub_ln26_1_fu_459">
<pin_list>
<pin id="460" dir="0" index="0" bw="10" slack="0"/>
<pin id="461" dir="0" index="1" bw="7" slack="0"/>
<pin id="462" dir="1" index="2" bw="11" slack="2"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln26_1/2 "/>
</bind>
</comp>

<comp id="465" class="1004" name="select_ln35_3_fu_465">
<pin_list>
<pin id="466" dir="0" index="0" bw="1" slack="0"/>
<pin id="467" dir="0" index="1" bw="3" slack="0"/>
<pin id="468" dir="0" index="2" bw="3" slack="0"/>
<pin id="469" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln35_3/2 "/>
</bind>
</comp>

<comp id="473" class="1004" name="add_ln35_fu_473">
<pin_list>
<pin id="474" dir="0" index="0" bw="3" slack="0"/>
<pin id="475" dir="0" index="1" bw="5" slack="0"/>
<pin id="476" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln35/2 "/>
</bind>
</comp>

<comp id="479" class="1004" name="tmp_9_fu_479">
<pin_list>
<pin id="480" dir="0" index="0" bw="10" slack="0"/>
<pin id="481" dir="0" index="1" bw="5" slack="0"/>
<pin id="482" dir="0" index="2" bw="1" slack="0"/>
<pin id="483" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_9/2 "/>
</bind>
</comp>

<comp id="487" class="1004" name="zext_ln26_5_fu_487">
<pin_list>
<pin id="488" dir="0" index="0" bw="10" slack="0"/>
<pin id="489" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln26_5/2 "/>
</bind>
</comp>

<comp id="491" class="1004" name="tmp_10_fu_491">
<pin_list>
<pin id="492" dir="0" index="0" bw="7" slack="0"/>
<pin id="493" dir="0" index="1" bw="5" slack="0"/>
<pin id="494" dir="0" index="2" bw="1" slack="0"/>
<pin id="495" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_10/2 "/>
</bind>
</comp>

<comp id="499" class="1004" name="zext_ln26_6_fu_499">
<pin_list>
<pin id="500" dir="0" index="0" bw="7" slack="0"/>
<pin id="501" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln26_6/2 "/>
</bind>
</comp>

<comp id="503" class="1004" name="sub_ln26_2_fu_503">
<pin_list>
<pin id="504" dir="0" index="0" bw="10" slack="0"/>
<pin id="505" dir="0" index="1" bw="7" slack="0"/>
<pin id="506" dir="1" index="2" bw="11" slack="3"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln26_2/2 "/>
</bind>
</comp>

<comp id="509" class="1004" name="xor_ln35_fu_509">
<pin_list>
<pin id="510" dir="0" index="0" bw="1" slack="0"/>
<pin id="511" dir="0" index="1" bw="1" slack="0"/>
<pin id="512" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln35/2 "/>
</bind>
</comp>

<comp id="515" class="1004" name="icmp_ln14_fu_515">
<pin_list>
<pin id="516" dir="0" index="0" bw="6" slack="0"/>
<pin id="517" dir="0" index="1" bw="6" slack="0"/>
<pin id="518" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln14/2 "/>
</bind>
</comp>

<comp id="521" class="1004" name="and_ln35_fu_521">
<pin_list>
<pin id="522" dir="0" index="0" bw="1" slack="0"/>
<pin id="523" dir="0" index="1" bw="1" slack="0"/>
<pin id="524" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln35/2 "/>
</bind>
</comp>

<comp id="527" class="1004" name="c_fu_527">
<pin_list>
<pin id="528" dir="0" index="0" bw="5" slack="0"/>
<pin id="529" dir="0" index="1" bw="1" slack="0"/>
<pin id="530" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="c/2 "/>
</bind>
</comp>

<comp id="533" class="1004" name="or_ln35_fu_533">
<pin_list>
<pin id="534" dir="0" index="0" bw="1" slack="0"/>
<pin id="535" dir="0" index="1" bw="1" slack="0"/>
<pin id="536" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln35/2 "/>
</bind>
</comp>

<comp id="539" class="1004" name="select_ln35_4_fu_539">
<pin_list>
<pin id="540" dir="0" index="0" bw="1" slack="0"/>
<pin id="541" dir="0" index="1" bw="1" slack="0"/>
<pin id="542" dir="0" index="2" bw="6" slack="0"/>
<pin id="543" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln35_4/2 "/>
</bind>
</comp>

<comp id="547" class="1004" name="select_ln35_5_fu_547">
<pin_list>
<pin id="548" dir="0" index="0" bw="1" slack="0"/>
<pin id="549" dir="0" index="1" bw="5" slack="0"/>
<pin id="550" dir="0" index="2" bw="5" slack="0"/>
<pin id="551" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln35_5/2 "/>
</bind>
</comp>

<comp id="555" class="1004" name="zext_ln35_1_fu_555">
<pin_list>
<pin id="556" dir="0" index="0" bw="5" slack="0"/>
<pin id="557" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln35_1/2 "/>
</bind>
</comp>

<comp id="559" class="1004" name="tmp_11_fu_559">
<pin_list>
<pin id="560" dir="0" index="0" bw="15" slack="0"/>
<pin id="561" dir="0" index="1" bw="10" slack="0"/>
<pin id="562" dir="0" index="2" bw="1" slack="0"/>
<pin id="563" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_11/2 "/>
</bind>
</comp>

<comp id="566" class="1004" name="zext_ln11_fu_566">
<pin_list>
<pin id="567" dir="0" index="0" bw="15" slack="0"/>
<pin id="568" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln11/2 "/>
</bind>
</comp>

<comp id="570" class="1004" name="zext_ln26_fu_570">
<pin_list>
<pin id="571" dir="0" index="0" bw="6" slack="0"/>
<pin id="572" dir="1" index="1" bw="64" slack="3"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln26/2 "/>
</bind>
</comp>

<comp id="574" class="1004" name="zext_ln35_2_fu_574">
<pin_list>
<pin id="575" dir="0" index="0" bw="6" slack="0"/>
<pin id="576" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln35_2/2 "/>
</bind>
</comp>

<comp id="578" class="1004" name="zext_ln35_3_fu_578">
<pin_list>
<pin id="579" dir="0" index="0" bw="6" slack="0"/>
<pin id="580" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln35_3/2 "/>
</bind>
</comp>

<comp id="582" class="1004" name="add_ln35_2_fu_582">
<pin_list>
<pin id="583" dir="0" index="0" bw="6" slack="0"/>
<pin id="584" dir="0" index="1" bw="15" slack="0"/>
<pin id="585" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln35_2/2 "/>
</bind>
</comp>

<comp id="588" class="1004" name="zext_ln35_4_fu_588">
<pin_list>
<pin id="589" dir="0" index="0" bw="16" slack="0"/>
<pin id="590" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln35_4/2 "/>
</bind>
</comp>

<comp id="593" class="1004" name="icmp_ln21_fu_593">
<pin_list>
<pin id="594" dir="0" index="0" bw="2" slack="0"/>
<pin id="595" dir="0" index="1" bw="1" slack="0"/>
<pin id="596" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln21/3 "/>
</bind>
</comp>

<comp id="599" class="1004" name="add_ln21_fu_599">
<pin_list>
<pin id="600" dir="0" index="0" bw="2" slack="0"/>
<pin id="601" dir="0" index="1" bw="1" slack="0"/>
<pin id="602" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln21/3 "/>
</bind>
</comp>

<comp id="605" class="1004" name="zext_ln21_fu_605">
<pin_list>
<pin id="606" dir="0" index="0" bw="2" slack="0"/>
<pin id="607" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln21/3 "/>
</bind>
</comp>

<comp id="609" class="1004" name="tmp_12_fu_609">
<pin_list>
<pin id="610" dir="0" index="0" bw="7" slack="0"/>
<pin id="611" dir="0" index="1" bw="2" slack="0"/>
<pin id="612" dir="0" index="2" bw="1" slack="0"/>
<pin id="613" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_12/3 "/>
</bind>
</comp>

<comp id="617" class="1004" name="zext_ln26_7_fu_617">
<pin_list>
<pin id="618" dir="0" index="0" bw="7" slack="0"/>
<pin id="619" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln26_7/3 "/>
</bind>
</comp>

<comp id="621" class="1004" name="add_ln26_5_fu_621">
<pin_list>
<pin id="622" dir="0" index="0" bw="6" slack="1"/>
<pin id="623" dir="0" index="1" bw="7" slack="0"/>
<pin id="624" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln26_5/3 "/>
</bind>
</comp>

<comp id="626" class="1004" name="zext_ln26_8_fu_626">
<pin_list>
<pin id="627" dir="0" index="0" bw="8" slack="0"/>
<pin id="628" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln26_8/3 "/>
</bind>
</comp>

<comp id="631" class="1004" name="add_ln26_1_fu_631">
<pin_list>
<pin id="632" dir="0" index="0" bw="5" slack="1"/>
<pin id="633" dir="0" index="1" bw="2" slack="0"/>
<pin id="634" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln26_1/3 "/>
</bind>
</comp>

<comp id="636" class="1004" name="zext_ln26_9_fu_636">
<pin_list>
<pin id="637" dir="0" index="0" bw="5" slack="0"/>
<pin id="638" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln26_9/3 "/>
</bind>
</comp>

<comp id="640" class="1004" name="add_ln26_6_fu_640">
<pin_list>
<pin id="641" dir="0" index="0" bw="5" slack="0"/>
<pin id="642" dir="0" index="1" bw="11" slack="1"/>
<pin id="643" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln26_6/3 "/>
</bind>
</comp>

<comp id="645" class="1004" name="zext_ln26_10_fu_645">
<pin_list>
<pin id="646" dir="0" index="0" bw="11" slack="0"/>
<pin id="647" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln26_10/3 "/>
</bind>
</comp>

<comp id="650" class="1004" name="icmp_ln21_1_fu_650">
<pin_list>
<pin id="651" dir="0" index="0" bw="2" slack="0"/>
<pin id="652" dir="0" index="1" bw="1" slack="0"/>
<pin id="653" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln21_1/7 "/>
</bind>
</comp>

<comp id="656" class="1004" name="add_ln21_1_fu_656">
<pin_list>
<pin id="657" dir="0" index="0" bw="2" slack="0"/>
<pin id="658" dir="0" index="1" bw="1" slack="0"/>
<pin id="659" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln21_1/7 "/>
</bind>
</comp>

<comp id="662" class="1004" name="zext_ln21_1_fu_662">
<pin_list>
<pin id="663" dir="0" index="0" bw="2" slack="0"/>
<pin id="664" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln21_1/7 "/>
</bind>
</comp>

<comp id="666" class="1004" name="tmp_13_fu_666">
<pin_list>
<pin id="667" dir="0" index="0" bw="7" slack="0"/>
<pin id="668" dir="0" index="1" bw="2" slack="0"/>
<pin id="669" dir="0" index="2" bw="1" slack="0"/>
<pin id="670" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_13/7 "/>
</bind>
</comp>

<comp id="674" class="1004" name="zext_ln26_11_fu_674">
<pin_list>
<pin id="675" dir="0" index="0" bw="7" slack="0"/>
<pin id="676" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln26_11/7 "/>
</bind>
</comp>

<comp id="678" class="1004" name="add_ln26_7_fu_678">
<pin_list>
<pin id="679" dir="0" index="0" bw="6" slack="2"/>
<pin id="680" dir="0" index="1" bw="7" slack="0"/>
<pin id="681" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln26_7/7 "/>
</bind>
</comp>

<comp id="683" class="1004" name="zext_ln26_12_fu_683">
<pin_list>
<pin id="684" dir="0" index="0" bw="8" slack="0"/>
<pin id="685" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln26_12/7 "/>
</bind>
</comp>

<comp id="688" class="1004" name="add_ln26_fu_688">
<pin_list>
<pin id="689" dir="0" index="0" bw="5" slack="2"/>
<pin id="690" dir="0" index="1" bw="2" slack="0"/>
<pin id="691" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln26/7 "/>
</bind>
</comp>

<comp id="693" class="1004" name="zext_ln26_13_fu_693">
<pin_list>
<pin id="694" dir="0" index="0" bw="5" slack="0"/>
<pin id="695" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln26_13/7 "/>
</bind>
</comp>

<comp id="697" class="1004" name="add_ln26_8_fu_697">
<pin_list>
<pin id="698" dir="0" index="0" bw="5" slack="0"/>
<pin id="699" dir="0" index="1" bw="11" slack="2"/>
<pin id="700" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln26_8/7 "/>
</bind>
</comp>

<comp id="702" class="1004" name="zext_ln26_14_fu_702">
<pin_list>
<pin id="703" dir="0" index="0" bw="11" slack="0"/>
<pin id="704" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln26_14/7 "/>
</bind>
</comp>

<comp id="707" class="1004" name="icmp_ln21_2_fu_707">
<pin_list>
<pin id="708" dir="0" index="0" bw="2" slack="0"/>
<pin id="709" dir="0" index="1" bw="1" slack="0"/>
<pin id="710" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln21_2/11 "/>
</bind>
</comp>

<comp id="713" class="1004" name="add_ln21_2_fu_713">
<pin_list>
<pin id="714" dir="0" index="0" bw="2" slack="0"/>
<pin id="715" dir="0" index="1" bw="1" slack="0"/>
<pin id="716" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln21_2/11 "/>
</bind>
</comp>

<comp id="719" class="1004" name="zext_ln21_2_fu_719">
<pin_list>
<pin id="720" dir="0" index="0" bw="2" slack="0"/>
<pin id="721" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln21_2/11 "/>
</bind>
</comp>

<comp id="723" class="1004" name="tmp_14_fu_723">
<pin_list>
<pin id="724" dir="0" index="0" bw="7" slack="0"/>
<pin id="725" dir="0" index="1" bw="2" slack="0"/>
<pin id="726" dir="0" index="2" bw="1" slack="0"/>
<pin id="727" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_14/11 "/>
</bind>
</comp>

<comp id="731" class="1004" name="zext_ln26_15_fu_731">
<pin_list>
<pin id="732" dir="0" index="0" bw="7" slack="0"/>
<pin id="733" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln26_15/11 "/>
</bind>
</comp>

<comp id="735" class="1004" name="add_ln26_9_fu_735">
<pin_list>
<pin id="736" dir="0" index="0" bw="6" slack="3"/>
<pin id="737" dir="0" index="1" bw="7" slack="0"/>
<pin id="738" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln26_9/11 "/>
</bind>
</comp>

<comp id="740" class="1004" name="zext_ln26_16_fu_740">
<pin_list>
<pin id="741" dir="0" index="0" bw="8" slack="0"/>
<pin id="742" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln26_16/11 "/>
</bind>
</comp>

<comp id="745" class="1004" name="add_ln26_3_fu_745">
<pin_list>
<pin id="746" dir="0" index="0" bw="5" slack="3"/>
<pin id="747" dir="0" index="1" bw="2" slack="0"/>
<pin id="748" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln26_3/11 "/>
</bind>
</comp>

<comp id="750" class="1004" name="zext_ln26_17_fu_750">
<pin_list>
<pin id="751" dir="0" index="0" bw="5" slack="0"/>
<pin id="752" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln26_17/11 "/>
</bind>
</comp>

<comp id="754" class="1004" name="add_ln26_10_fu_754">
<pin_list>
<pin id="755" dir="0" index="0" bw="5" slack="0"/>
<pin id="756" dir="0" index="1" bw="11" slack="3"/>
<pin id="757" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln26_10/11 "/>
</bind>
</comp>

<comp id="759" class="1004" name="sext_ln26_fu_759">
<pin_list>
<pin id="760" dir="0" index="0" bw="11" slack="0"/>
<pin id="761" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln26/11 "/>
</bind>
</comp>

<comp id="764" class="1004" name="f_fu_764">
<pin_list>
<pin id="765" dir="0" index="0" bw="1" slack="0"/>
<pin id="766" dir="0" index="1" bw="6" slack="3"/>
<pin id="767" dir="1" index="2" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="f/11 "/>
</bind>
</comp>

<comp id="769" class="1004" name="add_ln11_1_fu_769">
<pin_list>
<pin id="770" dir="0" index="0" bw="1" slack="0"/>
<pin id="771" dir="0" index="1" bw="11" slack="3"/>
<pin id="772" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln11_1/11 "/>
</bind>
</comp>

<comp id="775" class="1004" name="select_ln11_fu_775">
<pin_list>
<pin id="776" dir="0" index="0" bw="1" slack="3"/>
<pin id="777" dir="0" index="1" bw="1" slack="0"/>
<pin id="778" dir="0" index="2" bw="11" slack="0"/>
<pin id="779" dir="1" index="3" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln11/11 "/>
</bind>
</comp>

<comp id="782" class="1004" name="bitcast_ln34_fu_782">
<pin_list>
<pin id="783" dir="0" index="0" bw="32" slack="0"/>
<pin id="784" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln34/16 "/>
</bind>
</comp>

<comp id="786" class="1004" name="tmp_fu_786">
<pin_list>
<pin id="787" dir="0" index="0" bw="8" slack="0"/>
<pin id="788" dir="0" index="1" bw="32" slack="0"/>
<pin id="789" dir="0" index="2" bw="6" slack="0"/>
<pin id="790" dir="0" index="3" bw="6" slack="0"/>
<pin id="791" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp/16 "/>
</bind>
</comp>

<comp id="796" class="1004" name="trunc_ln34_fu_796">
<pin_list>
<pin id="797" dir="0" index="0" bw="32" slack="0"/>
<pin id="798" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln34/16 "/>
</bind>
</comp>

<comp id="800" class="1004" name="icmp_ln34_fu_800">
<pin_list>
<pin id="801" dir="0" index="0" bw="8" slack="0"/>
<pin id="802" dir="0" index="1" bw="1" slack="0"/>
<pin id="803" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln34/16 "/>
</bind>
</comp>

<comp id="806" class="1004" name="icmp_ln34_1_fu_806">
<pin_list>
<pin id="807" dir="0" index="0" bw="23" slack="0"/>
<pin id="808" dir="0" index="1" bw="1" slack="0"/>
<pin id="809" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln34_1/16 "/>
</bind>
</comp>

<comp id="812" class="1004" name="or_ln34_fu_812">
<pin_list>
<pin id="813" dir="0" index="0" bw="1" slack="0"/>
<pin id="814" dir="0" index="1" bw="1" slack="0"/>
<pin id="815" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln34/16 "/>
</bind>
</comp>

<comp id="818" class="1004" name="and_ln34_fu_818">
<pin_list>
<pin id="819" dir="0" index="0" bw="1" slack="0"/>
<pin id="820" dir="0" index="1" bw="1" slack="0"/>
<pin id="821" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln34/16 "/>
</bind>
</comp>

<comp id="824" class="1004" name="w_sum_1_fu_824">
<pin_list>
<pin id="825" dir="0" index="0" bw="1" slack="0"/>
<pin id="826" dir="0" index="1" bw="32" slack="0"/>
<pin id="827" dir="0" index="2" bw="32" slack="0"/>
<pin id="828" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="w_sum_1/16 "/>
</bind>
</comp>

<comp id="833" class="1007" name="grp_fu_833">
<pin_list>
<pin id="834" dir="0" index="0" bw="5" slack="0"/>
<pin id="835" dir="0" index="1" bw="10" slack="0"/>
<pin id="836" dir="0" index="2" bw="5" slack="0"/>
<pin id="837" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln35/2 add_ln35_1/2 "/>
</bind>
</comp>

<comp id="845" class="1005" name="add_ln8_reg_845">
<pin_list>
<pin id="846" dir="0" index="0" bw="15" slack="0"/>
<pin id="847" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opset="add_ln8 "/>
</bind>
</comp>

<comp id="850" class="1005" name="icmp_ln11_reg_850">
<pin_list>
<pin id="851" dir="0" index="0" bw="1" slack="3"/>
<pin id="852" dir="1" index="1" bw="1" slack="3"/>
</pin_list>
<bind>
<opset="icmp_ln11 "/>
</bind>
</comp>

<comp id="855" class="1005" name="select_ln35_1_reg_855">
<pin_list>
<pin id="856" dir="0" index="0" bw="5" slack="0"/>
<pin id="857" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="select_ln35_1 "/>
</bind>
</comp>

<comp id="860" class="1005" name="sub_ln26_reg_860">
<pin_list>
<pin id="861" dir="0" index="0" bw="11" slack="1"/>
<pin id="862" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln26 "/>
</bind>
</comp>

<comp id="865" class="1005" name="sub_ln26_1_reg_865">
<pin_list>
<pin id="866" dir="0" index="0" bw="11" slack="2"/>
<pin id="867" dir="1" index="1" bw="11" slack="2"/>
</pin_list>
<bind>
<opset="sub_ln26_1 "/>
</bind>
</comp>

<comp id="870" class="1005" name="sub_ln26_2_reg_870">
<pin_list>
<pin id="871" dir="0" index="0" bw="11" slack="3"/>
<pin id="872" dir="1" index="1" bw="11" slack="3"/>
</pin_list>
<bind>
<opset="sub_ln26_2 "/>
</bind>
</comp>

<comp id="875" class="1005" name="select_ln35_4_reg_875">
<pin_list>
<pin id="876" dir="0" index="0" bw="6" slack="3"/>
<pin id="877" dir="1" index="1" bw="6" slack="3"/>
</pin_list>
<bind>
<opset="select_ln35_4 "/>
</bind>
</comp>

<comp id="880" class="1005" name="select_ln35_5_reg_880">
<pin_list>
<pin id="881" dir="0" index="0" bw="5" slack="0"/>
<pin id="882" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="select_ln35_5 "/>
</bind>
</comp>

<comp id="888" class="1005" name="zext_ln26_reg_888">
<pin_list>
<pin id="889" dir="0" index="0" bw="64" slack="3"/>
<pin id="890" dir="1" index="1" bw="64" slack="3"/>
</pin_list>
<bind>
<opset="zext_ln26 "/>
</bind>
</comp>

<comp id="893" class="1005" name="zext_ln35_2_reg_893">
<pin_list>
<pin id="894" dir="0" index="0" bw="8" slack="1"/>
<pin id="895" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln35_2 "/>
</bind>
</comp>

<comp id="900" class="1005" name="conv_out_addr_reg_900">
<pin_list>
<pin id="901" dir="0" index="0" bw="15" slack="5"/>
<pin id="902" dir="1" index="1" bw="15" slack="5"/>
</pin_list>
<bind>
<opset="conv_out_addr "/>
</bind>
</comp>

<comp id="908" class="1005" name="add_ln21_reg_908">
<pin_list>
<pin id="909" dir="0" index="0" bw="2" slack="0"/>
<pin id="910" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="add_ln21 "/>
</bind>
</comp>

<comp id="913" class="1005" name="conv_1_weights_0_0_a_reg_913">
<pin_list>
<pin id="914" dir="0" index="0" bw="7" slack="1"/>
<pin id="915" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="conv_1_weights_0_0_a "/>
</bind>
</comp>

<comp id="918" class="1005" name="conv_input_addr_reg_918">
<pin_list>
<pin id="919" dir="0" index="0" bw="10" slack="1"/>
<pin id="920" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="conv_input_addr "/>
</bind>
</comp>

<comp id="923" class="1005" name="conv_1_weights_0_0_l_reg_923">
<pin_list>
<pin id="924" dir="0" index="0" bw="32" slack="1"/>
<pin id="925" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="conv_1_weights_0_0_l "/>
</bind>
</comp>

<comp id="928" class="1005" name="w_sum_3_reg_928">
<pin_list>
<pin id="929" dir="0" index="0" bw="32" slack="1"/>
<pin id="930" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="w_sum_3 "/>
</bind>
</comp>

<comp id="936" class="1005" name="add_ln21_1_reg_936">
<pin_list>
<pin id="937" dir="0" index="0" bw="2" slack="0"/>
<pin id="938" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="add_ln21_1 "/>
</bind>
</comp>

<comp id="941" class="1005" name="conv_1_weights_1_0_a_reg_941">
<pin_list>
<pin id="942" dir="0" index="0" bw="7" slack="1"/>
<pin id="943" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="conv_1_weights_1_0_a "/>
</bind>
</comp>

<comp id="946" class="1005" name="conv_input_addr_1_reg_946">
<pin_list>
<pin id="947" dir="0" index="0" bw="10" slack="1"/>
<pin id="948" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="conv_input_addr_1 "/>
</bind>
</comp>

<comp id="951" class="1005" name="conv_1_weights_1_0_l_reg_951">
<pin_list>
<pin id="952" dir="0" index="0" bw="32" slack="1"/>
<pin id="953" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="conv_1_weights_1_0_l "/>
</bind>
</comp>

<comp id="956" class="1005" name="w_sum_3_1_reg_956">
<pin_list>
<pin id="957" dir="0" index="0" bw="32" slack="1"/>
<pin id="958" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="w_sum_3_1 "/>
</bind>
</comp>

<comp id="964" class="1005" name="add_ln21_2_reg_964">
<pin_list>
<pin id="965" dir="0" index="0" bw="2" slack="0"/>
<pin id="966" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="add_ln21_2 "/>
</bind>
</comp>

<comp id="969" class="1005" name="conv_1_weights_2_0_a_reg_969">
<pin_list>
<pin id="970" dir="0" index="0" bw="7" slack="1"/>
<pin id="971" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="conv_1_weights_2_0_a "/>
</bind>
</comp>

<comp id="974" class="1005" name="conv_input_addr_2_reg_974">
<pin_list>
<pin id="975" dir="0" index="0" bw="10" slack="1"/>
<pin id="976" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="conv_input_addr_2 "/>
</bind>
</comp>

<comp id="979" class="1005" name="conv_1_bias_addr_reg_979">
<pin_list>
<pin id="980" dir="0" index="0" bw="5" slack="1"/>
<pin id="981" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="conv_1_bias_addr "/>
</bind>
</comp>

<comp id="984" class="1005" name="f_reg_984">
<pin_list>
<pin id="985" dir="0" index="0" bw="6" slack="1"/>
<pin id="986" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="f "/>
</bind>
</comp>

<comp id="989" class="1005" name="select_ln11_reg_989">
<pin_list>
<pin id="990" dir="0" index="0" bw="11" slack="1"/>
<pin id="991" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="select_ln11 "/>
</bind>
</comp>

<comp id="994" class="1005" name="conv_1_weights_2_0_l_reg_994">
<pin_list>
<pin id="995" dir="0" index="0" bw="32" slack="1"/>
<pin id="996" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="conv_1_weights_2_0_l "/>
</bind>
</comp>

<comp id="999" class="1005" name="w_sum_3_2_reg_999">
<pin_list>
<pin id="1000" dir="0" index="0" bw="32" slack="1"/>
<pin id="1001" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="w_sum_3_2 "/>
</bind>
</comp>

<comp id="1004" class="1005" name="conv_1_bias_load_reg_1004">
<pin_list>
<pin id="1005" dir="0" index="0" bw="32" slack="1"/>
<pin id="1006" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="conv_1_bias_load "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="103"><net_src comp="2" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="104"><net_src comp="64" pin="0"/><net_sink comp="98" pin=1"/></net>

<net id="110"><net_src comp="4" pin="0"/><net_sink comp="105" pin=0"/></net>

<net id="111"><net_src comp="64" pin="0"/><net_sink comp="105" pin=1"/></net>

<net id="117"><net_src comp="0" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="118"><net_src comp="64" pin="0"/><net_sink comp="112" pin=1"/></net>

<net id="124"><net_src comp="105" pin="3"/><net_sink comp="119" pin=0"/></net>

<net id="130"><net_src comp="112" pin="3"/><net_sink comp="125" pin=0"/></net>

<net id="136"><net_src comp="6" pin="0"/><net_sink comp="131" pin=0"/></net>

<net id="137"><net_src comp="64" pin="0"/><net_sink comp="131" pin=1"/></net>

<net id="143"><net_src comp="0" pin="0"/><net_sink comp="138" pin=0"/></net>

<net id="144"><net_src comp="64" pin="0"/><net_sink comp="138" pin=1"/></net>

<net id="150"><net_src comp="131" pin="3"/><net_sink comp="145" pin=0"/></net>

<net id="151"><net_src comp="138" pin="3"/><net_sink comp="125" pin=0"/></net>

<net id="157"><net_src comp="10" pin="0"/><net_sink comp="152" pin=0"/></net>

<net id="158"><net_src comp="64" pin="0"/><net_sink comp="152" pin=1"/></net>

<net id="164"><net_src comp="0" pin="0"/><net_sink comp="159" pin=0"/></net>

<net id="165"><net_src comp="64" pin="0"/><net_sink comp="159" pin=1"/></net>

<net id="171"><net_src comp="152" pin="3"/><net_sink comp="166" pin=0"/></net>

<net id="172"><net_src comp="159" pin="3"/><net_sink comp="125" pin=0"/></net>

<net id="178"><net_src comp="8" pin="0"/><net_sink comp="173" pin=0"/></net>

<net id="179"><net_src comp="64" pin="0"/><net_sink comp="173" pin=1"/></net>

<net id="185"><net_src comp="173" pin="3"/><net_sink comp="180" pin=0"/></net>

<net id="194"><net_src comp="18" pin="0"/><net_sink comp="191" pin=0"/></net>

<net id="201"><net_src comp="191" pin="1"/><net_sink comp="195" pin=0"/></net>

<net id="205"><net_src comp="20" pin="0"/><net_sink comp="202" pin=0"/></net>

<net id="212"><net_src comp="202" pin="1"/><net_sink comp="206" pin=0"/></net>

<net id="216"><net_src comp="22" pin="0"/><net_sink comp="213" pin=0"/></net>

<net id="223"><net_src comp="213" pin="1"/><net_sink comp="217" pin=0"/></net>

<net id="224"><net_src comp="217" pin="4"/><net_sink comp="213" pin=0"/></net>

<net id="228"><net_src comp="20" pin="0"/><net_sink comp="225" pin=0"/></net>

<net id="235"><net_src comp="225" pin="1"/><net_sink comp="229" pin=0"/></net>

<net id="239"><net_src comp="24" pin="0"/><net_sink comp="236" pin=0"/></net>

<net id="246"><net_src comp="236" pin="1"/><net_sink comp="240" pin=0"/></net>

<net id="250"><net_src comp="70" pin="0"/><net_sink comp="247" pin=0"/></net>

<net id="257"><net_src comp="247" pin="1"/><net_sink comp="251" pin=0"/></net>

<net id="258"><net_src comp="251" pin="4"/><net_sink comp="247" pin=0"/></net>

<net id="262"><net_src comp="46" pin="0"/><net_sink comp="259" pin=0"/></net>

<net id="269"><net_src comp="259" pin="1"/><net_sink comp="263" pin=0"/></net>

<net id="279"><net_src comp="247" pin="1"/><net_sink comp="273" pin=0"/></net>

<net id="280"><net_src comp="273" pin="4"/><net_sink comp="270" pin=0"/></net>

<net id="284"><net_src comp="46" pin="0"/><net_sink comp="281" pin=0"/></net>

<net id="291"><net_src comp="281" pin="1"/><net_sink comp="285" pin=0"/></net>

<net id="301"><net_src comp="270" pin="1"/><net_sink comp="295" pin=0"/></net>

<net id="302"><net_src comp="295" pin="4"/><net_sink comp="292" pin=0"/></net>

<net id="306"><net_src comp="46" pin="0"/><net_sink comp="303" pin=0"/></net>

<net id="313"><net_src comp="303" pin="1"/><net_sink comp="307" pin=0"/></net>

<net id="318"><net_src comp="247" pin="1"/><net_sink comp="314" pin=0"/></net>

<net id="319"><net_src comp="270" pin="1"/><net_sink comp="314" pin=0"/></net>

<net id="320"><net_src comp="292" pin="1"/><net_sink comp="314" pin=0"/></net>

<net id="321"><net_src comp="180" pin="3"/><net_sink comp="314" pin=1"/></net>

<net id="326"><net_src comp="322" pin="2"/><net_sink comp="314" pin=1"/></net>

<net id="327"><net_src comp="119" pin="3"/><net_sink comp="322" pin=0"/></net>

<net id="328"><net_src comp="125" pin="3"/><net_sink comp="322" pin=1"/></net>

<net id="329"><net_src comp="145" pin="3"/><net_sink comp="322" pin=0"/></net>

<net id="330"><net_src comp="166" pin="3"/><net_sink comp="322" pin=0"/></net>

<net id="335"><net_src comp="314" pin="2"/><net_sink comp="331" pin=0"/></net>

<net id="336"><net_src comp="70" pin="0"/><net_sink comp="331" pin=1"/></net>

<net id="340"><net_src comp="125" pin="3"/><net_sink comp="337" pin=0"/></net>

<net id="341"><net_src comp="337" pin="1"/><net_sink comp="322" pin=1"/></net>

<net id="345"><net_src comp="322" pin="2"/><net_sink comp="342" pin=0"/></net>

<net id="346"><net_src comp="342" pin="1"/><net_sink comp="314" pin=1"/></net>

<net id="351"><net_src comp="206" pin="4"/><net_sink comp="347" pin=0"/></net>

<net id="352"><net_src comp="26" pin="0"/><net_sink comp="347" pin=1"/></net>

<net id="357"><net_src comp="195" pin="4"/><net_sink comp="353" pin=0"/></net>

<net id="358"><net_src comp="28" pin="0"/><net_sink comp="353" pin=1"/></net>

<net id="363"><net_src comp="195" pin="4"/><net_sink comp="359" pin=0"/></net>

<net id="364"><net_src comp="30" pin="0"/><net_sink comp="359" pin=1"/></net>

<net id="369"><net_src comp="217" pin="4"/><net_sink comp="365" pin=0"/></net>

<net id="370"><net_src comp="40" pin="0"/><net_sink comp="365" pin=1"/></net>

<net id="376"><net_src comp="365" pin="2"/><net_sink comp="371" pin=0"/></net>

<net id="377"><net_src comp="20" pin="0"/><net_sink comp="371" pin=1"/></net>

<net id="378"><net_src comp="229" pin="4"/><net_sink comp="371" pin=2"/></net>

<net id="384"><net_src comp="365" pin="2"/><net_sink comp="379" pin=0"/></net>

<net id="385"><net_src comp="347" pin="2"/><net_sink comp="379" pin=1"/></net>

<net id="386"><net_src comp="206" pin="4"/><net_sink comp="379" pin=2"/></net>

<net id="390"><net_src comp="379" pin="3"/><net_sink comp="387" pin=0"/></net>

<net id="396"><net_src comp="42" pin="0"/><net_sink comp="391" pin=0"/></net>

<net id="397"><net_src comp="379" pin="3"/><net_sink comp="391" pin=1"/></net>

<net id="398"><net_src comp="20" pin="0"/><net_sink comp="391" pin=2"/></net>

<net id="402"><net_src comp="391" pin="3"/><net_sink comp="399" pin=0"/></net>

<net id="408"><net_src comp="44" pin="0"/><net_sink comp="403" pin=0"/></net>

<net id="409"><net_src comp="379" pin="3"/><net_sink comp="403" pin=1"/></net>

<net id="410"><net_src comp="46" pin="0"/><net_sink comp="403" pin=2"/></net>

<net id="414"><net_src comp="403" pin="3"/><net_sink comp="411" pin=0"/></net>

<net id="419"><net_src comp="399" pin="1"/><net_sink comp="415" pin=0"/></net>

<net id="420"><net_src comp="411" pin="1"/><net_sink comp="415" pin=1"/></net>

<net id="425"><net_src comp="206" pin="4"/><net_sink comp="421" pin=0"/></net>

<net id="426"><net_src comp="50" pin="0"/><net_sink comp="421" pin=1"/></net>

<net id="432"><net_src comp="365" pin="2"/><net_sink comp="427" pin=0"/></net>

<net id="433"><net_src comp="421" pin="2"/><net_sink comp="427" pin=1"/></net>

<net id="434"><net_src comp="347" pin="2"/><net_sink comp="427" pin=2"/></net>

<net id="440"><net_src comp="42" pin="0"/><net_sink comp="435" pin=0"/></net>

<net id="441"><net_src comp="427" pin="3"/><net_sink comp="435" pin=1"/></net>

<net id="442"><net_src comp="20" pin="0"/><net_sink comp="435" pin=2"/></net>

<net id="446"><net_src comp="435" pin="3"/><net_sink comp="443" pin=0"/></net>

<net id="452"><net_src comp="44" pin="0"/><net_sink comp="447" pin=0"/></net>

<net id="453"><net_src comp="427" pin="3"/><net_sink comp="447" pin=1"/></net>

<net id="454"><net_src comp="46" pin="0"/><net_sink comp="447" pin=2"/></net>

<net id="458"><net_src comp="447" pin="3"/><net_sink comp="455" pin=0"/></net>

<net id="463"><net_src comp="443" pin="1"/><net_sink comp="459" pin=0"/></net>

<net id="464"><net_src comp="455" pin="1"/><net_sink comp="459" pin=1"/></net>

<net id="470"><net_src comp="365" pin="2"/><net_sink comp="465" pin=0"/></net>

<net id="471"><net_src comp="52" pin="0"/><net_sink comp="465" pin=1"/></net>

<net id="472"><net_src comp="50" pin="0"/><net_sink comp="465" pin=2"/></net>

<net id="477"><net_src comp="465" pin="3"/><net_sink comp="473" pin=0"/></net>

<net id="478"><net_src comp="206" pin="4"/><net_sink comp="473" pin=1"/></net>

<net id="484"><net_src comp="42" pin="0"/><net_sink comp="479" pin=0"/></net>

<net id="485"><net_src comp="473" pin="2"/><net_sink comp="479" pin=1"/></net>

<net id="486"><net_src comp="20" pin="0"/><net_sink comp="479" pin=2"/></net>

<net id="490"><net_src comp="479" pin="3"/><net_sink comp="487" pin=0"/></net>

<net id="496"><net_src comp="44" pin="0"/><net_sink comp="491" pin=0"/></net>

<net id="497"><net_src comp="473" pin="2"/><net_sink comp="491" pin=1"/></net>

<net id="498"><net_src comp="46" pin="0"/><net_sink comp="491" pin=2"/></net>

<net id="502"><net_src comp="491" pin="3"/><net_sink comp="499" pin=0"/></net>

<net id="507"><net_src comp="487" pin="1"/><net_sink comp="503" pin=0"/></net>

<net id="508"><net_src comp="499" pin="1"/><net_sink comp="503" pin=1"/></net>

<net id="513"><net_src comp="365" pin="2"/><net_sink comp="509" pin=0"/></net>

<net id="514"><net_src comp="54" pin="0"/><net_sink comp="509" pin=1"/></net>

<net id="519"><net_src comp="240" pin="4"/><net_sink comp="515" pin=0"/></net>

<net id="520"><net_src comp="56" pin="0"/><net_sink comp="515" pin=1"/></net>

<net id="525"><net_src comp="515" pin="2"/><net_sink comp="521" pin=0"/></net>

<net id="526"><net_src comp="509" pin="2"/><net_sink comp="521" pin=1"/></net>

<net id="531"><net_src comp="371" pin="3"/><net_sink comp="527" pin=0"/></net>

<net id="532"><net_src comp="26" pin="0"/><net_sink comp="527" pin=1"/></net>

<net id="537"><net_src comp="521" pin="2"/><net_sink comp="533" pin=0"/></net>

<net id="538"><net_src comp="365" pin="2"/><net_sink comp="533" pin=1"/></net>

<net id="544"><net_src comp="533" pin="2"/><net_sink comp="539" pin=0"/></net>

<net id="545"><net_src comp="24" pin="0"/><net_sink comp="539" pin=1"/></net>

<net id="546"><net_src comp="240" pin="4"/><net_sink comp="539" pin=2"/></net>

<net id="552"><net_src comp="521" pin="2"/><net_sink comp="547" pin=0"/></net>

<net id="553"><net_src comp="527" pin="2"/><net_sink comp="547" pin=1"/></net>

<net id="554"><net_src comp="371" pin="3"/><net_sink comp="547" pin=2"/></net>

<net id="558"><net_src comp="547" pin="3"/><net_sink comp="555" pin=0"/></net>

<net id="564"><net_src comp="60" pin="0"/><net_sink comp="559" pin=0"/></net>

<net id="565"><net_src comp="20" pin="0"/><net_sink comp="559" pin=2"/></net>

<net id="569"><net_src comp="559" pin="3"/><net_sink comp="566" pin=0"/></net>

<net id="573"><net_src comp="539" pin="3"/><net_sink comp="570" pin=0"/></net>

<net id="577"><net_src comp="539" pin="3"/><net_sink comp="574" pin=0"/></net>

<net id="581"><net_src comp="539" pin="3"/><net_sink comp="578" pin=0"/></net>

<net id="586"><net_src comp="578" pin="1"/><net_sink comp="582" pin=0"/></net>

<net id="587"><net_src comp="566" pin="1"/><net_sink comp="582" pin=1"/></net>

<net id="591"><net_src comp="582" pin="2"/><net_sink comp="588" pin=0"/></net>

<net id="592"><net_src comp="588" pin="1"/><net_sink comp="98" pin=2"/></net>

<net id="597"><net_src comp="263" pin="4"/><net_sink comp="593" pin=0"/></net>

<net id="598"><net_src comp="72" pin="0"/><net_sink comp="593" pin=1"/></net>

<net id="603"><net_src comp="263" pin="4"/><net_sink comp="599" pin=0"/></net>

<net id="604"><net_src comp="76" pin="0"/><net_sink comp="599" pin=1"/></net>

<net id="608"><net_src comp="263" pin="4"/><net_sink comp="605" pin=0"/></net>

<net id="614"><net_src comp="78" pin="0"/><net_sink comp="609" pin=0"/></net>

<net id="615"><net_src comp="263" pin="4"/><net_sink comp="609" pin=1"/></net>

<net id="616"><net_src comp="20" pin="0"/><net_sink comp="609" pin=2"/></net>

<net id="620"><net_src comp="609" pin="3"/><net_sink comp="617" pin=0"/></net>

<net id="625"><net_src comp="617" pin="1"/><net_sink comp="621" pin=1"/></net>

<net id="629"><net_src comp="621" pin="2"/><net_sink comp="626" pin=0"/></net>

<net id="630"><net_src comp="626" pin="1"/><net_sink comp="105" pin=2"/></net>

<net id="635"><net_src comp="605" pin="1"/><net_sink comp="631" pin=1"/></net>

<net id="639"><net_src comp="631" pin="2"/><net_sink comp="636" pin=0"/></net>

<net id="644"><net_src comp="636" pin="1"/><net_sink comp="640" pin=0"/></net>

<net id="648"><net_src comp="640" pin="2"/><net_sink comp="645" pin=0"/></net>

<net id="649"><net_src comp="645" pin="1"/><net_sink comp="112" pin=2"/></net>

<net id="654"><net_src comp="285" pin="4"/><net_sink comp="650" pin=0"/></net>

<net id="655"><net_src comp="72" pin="0"/><net_sink comp="650" pin=1"/></net>

<net id="660"><net_src comp="285" pin="4"/><net_sink comp="656" pin=0"/></net>

<net id="661"><net_src comp="76" pin="0"/><net_sink comp="656" pin=1"/></net>

<net id="665"><net_src comp="285" pin="4"/><net_sink comp="662" pin=0"/></net>

<net id="671"><net_src comp="78" pin="0"/><net_sink comp="666" pin=0"/></net>

<net id="672"><net_src comp="285" pin="4"/><net_sink comp="666" pin=1"/></net>

<net id="673"><net_src comp="20" pin="0"/><net_sink comp="666" pin=2"/></net>

<net id="677"><net_src comp="666" pin="3"/><net_sink comp="674" pin=0"/></net>

<net id="682"><net_src comp="674" pin="1"/><net_sink comp="678" pin=1"/></net>

<net id="686"><net_src comp="678" pin="2"/><net_sink comp="683" pin=0"/></net>

<net id="687"><net_src comp="683" pin="1"/><net_sink comp="131" pin=2"/></net>

<net id="692"><net_src comp="662" pin="1"/><net_sink comp="688" pin=1"/></net>

<net id="696"><net_src comp="688" pin="2"/><net_sink comp="693" pin=0"/></net>

<net id="701"><net_src comp="693" pin="1"/><net_sink comp="697" pin=0"/></net>

<net id="705"><net_src comp="697" pin="2"/><net_sink comp="702" pin=0"/></net>

<net id="706"><net_src comp="702" pin="1"/><net_sink comp="138" pin=2"/></net>

<net id="711"><net_src comp="307" pin="4"/><net_sink comp="707" pin=0"/></net>

<net id="712"><net_src comp="72" pin="0"/><net_sink comp="707" pin=1"/></net>

<net id="717"><net_src comp="307" pin="4"/><net_sink comp="713" pin=0"/></net>

<net id="718"><net_src comp="76" pin="0"/><net_sink comp="713" pin=1"/></net>

<net id="722"><net_src comp="307" pin="4"/><net_sink comp="719" pin=0"/></net>

<net id="728"><net_src comp="78" pin="0"/><net_sink comp="723" pin=0"/></net>

<net id="729"><net_src comp="307" pin="4"/><net_sink comp="723" pin=1"/></net>

<net id="730"><net_src comp="20" pin="0"/><net_sink comp="723" pin=2"/></net>

<net id="734"><net_src comp="723" pin="3"/><net_sink comp="731" pin=0"/></net>

<net id="739"><net_src comp="731" pin="1"/><net_sink comp="735" pin=1"/></net>

<net id="743"><net_src comp="735" pin="2"/><net_sink comp="740" pin=0"/></net>

<net id="744"><net_src comp="740" pin="1"/><net_sink comp="152" pin=2"/></net>

<net id="749"><net_src comp="719" pin="1"/><net_sink comp="745" pin=1"/></net>

<net id="753"><net_src comp="745" pin="2"/><net_sink comp="750" pin=0"/></net>

<net id="758"><net_src comp="750" pin="1"/><net_sink comp="754" pin=0"/></net>

<net id="762"><net_src comp="754" pin="2"/><net_sink comp="759" pin=0"/></net>

<net id="763"><net_src comp="759" pin="1"/><net_sink comp="159" pin=2"/></net>

<net id="768"><net_src comp="84" pin="0"/><net_sink comp="764" pin=0"/></net>

<net id="773"><net_src comp="86" pin="0"/><net_sink comp="769" pin=0"/></net>

<net id="774"><net_src comp="213" pin="1"/><net_sink comp="769" pin=1"/></net>

<net id="780"><net_src comp="86" pin="0"/><net_sink comp="775" pin=1"/></net>

<net id="781"><net_src comp="769" pin="2"/><net_sink comp="775" pin=2"/></net>

<net id="785"><net_src comp="314" pin="2"/><net_sink comp="782" pin=0"/></net>

<net id="792"><net_src comp="88" pin="0"/><net_sink comp="786" pin=0"/></net>

<net id="793"><net_src comp="782" pin="1"/><net_sink comp="786" pin=1"/></net>

<net id="794"><net_src comp="90" pin="0"/><net_sink comp="786" pin=2"/></net>

<net id="795"><net_src comp="92" pin="0"/><net_sink comp="786" pin=3"/></net>

<net id="799"><net_src comp="782" pin="1"/><net_sink comp="796" pin=0"/></net>

<net id="804"><net_src comp="786" pin="4"/><net_sink comp="800" pin=0"/></net>

<net id="805"><net_src comp="94" pin="0"/><net_sink comp="800" pin=1"/></net>

<net id="810"><net_src comp="796" pin="1"/><net_sink comp="806" pin=0"/></net>

<net id="811"><net_src comp="96" pin="0"/><net_sink comp="806" pin=1"/></net>

<net id="816"><net_src comp="806" pin="2"/><net_sink comp="812" pin=0"/></net>

<net id="817"><net_src comp="800" pin="2"/><net_sink comp="812" pin=1"/></net>

<net id="822"><net_src comp="812" pin="2"/><net_sink comp="818" pin=0"/></net>

<net id="823"><net_src comp="331" pin="2"/><net_sink comp="818" pin=1"/></net>

<net id="829"><net_src comp="818" pin="2"/><net_sink comp="824" pin=0"/></net>

<net id="830"><net_src comp="314" pin="2"/><net_sink comp="824" pin=1"/></net>

<net id="831"><net_src comp="70" pin="0"/><net_sink comp="824" pin=2"/></net>

<net id="832"><net_src comp="824" pin="3"/><net_sink comp="186" pin=1"/></net>

<net id="838"><net_src comp="387" pin="1"/><net_sink comp="833" pin=0"/></net>

<net id="839"><net_src comp="48" pin="0"/><net_sink comp="833" pin=1"/></net>

<net id="840"><net_src comp="555" pin="1"/><net_sink comp="833" pin=2"/></net>

<net id="841"><net_src comp="833" pin="3"/><net_sink comp="559" pin=1"/></net>

<net id="848"><net_src comp="359" pin="2"/><net_sink comp="845" pin=0"/></net>

<net id="849"><net_src comp="845" pin="1"/><net_sink comp="195" pin=2"/></net>

<net id="853"><net_src comp="365" pin="2"/><net_sink comp="850" pin=0"/></net>

<net id="854"><net_src comp="850" pin="1"/><net_sink comp="775" pin=0"/></net>

<net id="858"><net_src comp="379" pin="3"/><net_sink comp="855" pin=0"/></net>

<net id="859"><net_src comp="855" pin="1"/><net_sink comp="206" pin=2"/></net>

<net id="863"><net_src comp="415" pin="2"/><net_sink comp="860" pin=0"/></net>

<net id="864"><net_src comp="860" pin="1"/><net_sink comp="640" pin=1"/></net>

<net id="868"><net_src comp="459" pin="2"/><net_sink comp="865" pin=0"/></net>

<net id="869"><net_src comp="865" pin="1"/><net_sink comp="697" pin=1"/></net>

<net id="873"><net_src comp="503" pin="2"/><net_sink comp="870" pin=0"/></net>

<net id="874"><net_src comp="870" pin="1"/><net_sink comp="754" pin=1"/></net>

<net id="878"><net_src comp="539" pin="3"/><net_sink comp="875" pin=0"/></net>

<net id="879"><net_src comp="875" pin="1"/><net_sink comp="764" pin=1"/></net>

<net id="883"><net_src comp="547" pin="3"/><net_sink comp="880" pin=0"/></net>

<net id="884"><net_src comp="880" pin="1"/><net_sink comp="229" pin=2"/></net>

<net id="885"><net_src comp="880" pin="1"/><net_sink comp="631" pin=0"/></net>

<net id="886"><net_src comp="880" pin="1"/><net_sink comp="688" pin=0"/></net>

<net id="887"><net_src comp="880" pin="1"/><net_sink comp="745" pin=0"/></net>

<net id="891"><net_src comp="570" pin="1"/><net_sink comp="888" pin=0"/></net>

<net id="892"><net_src comp="888" pin="1"/><net_sink comp="173" pin=2"/></net>

<net id="896"><net_src comp="574" pin="1"/><net_sink comp="893" pin=0"/></net>

<net id="897"><net_src comp="893" pin="1"/><net_sink comp="621" pin=0"/></net>

<net id="898"><net_src comp="893" pin="1"/><net_sink comp="678" pin=0"/></net>

<net id="899"><net_src comp="893" pin="1"/><net_sink comp="735" pin=0"/></net>

<net id="903"><net_src comp="98" pin="3"/><net_sink comp="900" pin=0"/></net>

<net id="904"><net_src comp="900" pin="1"/><net_sink comp="186" pin=0"/></net>

<net id="911"><net_src comp="599" pin="2"/><net_sink comp="908" pin=0"/></net>

<net id="912"><net_src comp="908" pin="1"/><net_sink comp="263" pin=2"/></net>

<net id="916"><net_src comp="105" pin="3"/><net_sink comp="913" pin=0"/></net>

<net id="917"><net_src comp="913" pin="1"/><net_sink comp="119" pin=0"/></net>

<net id="921"><net_src comp="112" pin="3"/><net_sink comp="918" pin=0"/></net>

<net id="922"><net_src comp="918" pin="1"/><net_sink comp="125" pin=0"/></net>

<net id="926"><net_src comp="119" pin="3"/><net_sink comp="923" pin=0"/></net>

<net id="927"><net_src comp="923" pin="1"/><net_sink comp="322" pin=0"/></net>

<net id="931"><net_src comp="314" pin="2"/><net_sink comp="928" pin=0"/></net>

<net id="932"><net_src comp="928" pin="1"/><net_sink comp="251" pin=2"/></net>

<net id="939"><net_src comp="656" pin="2"/><net_sink comp="936" pin=0"/></net>

<net id="940"><net_src comp="936" pin="1"/><net_sink comp="285" pin=2"/></net>

<net id="944"><net_src comp="131" pin="3"/><net_sink comp="941" pin=0"/></net>

<net id="945"><net_src comp="941" pin="1"/><net_sink comp="145" pin=0"/></net>

<net id="949"><net_src comp="138" pin="3"/><net_sink comp="946" pin=0"/></net>

<net id="950"><net_src comp="946" pin="1"/><net_sink comp="125" pin=0"/></net>

<net id="954"><net_src comp="145" pin="3"/><net_sink comp="951" pin=0"/></net>

<net id="955"><net_src comp="951" pin="1"/><net_sink comp="322" pin=0"/></net>

<net id="959"><net_src comp="314" pin="2"/><net_sink comp="956" pin=0"/></net>

<net id="960"><net_src comp="956" pin="1"/><net_sink comp="273" pin=2"/></net>

<net id="967"><net_src comp="713" pin="2"/><net_sink comp="964" pin=0"/></net>

<net id="968"><net_src comp="964" pin="1"/><net_sink comp="307" pin=2"/></net>

<net id="972"><net_src comp="152" pin="3"/><net_sink comp="969" pin=0"/></net>

<net id="973"><net_src comp="969" pin="1"/><net_sink comp="166" pin=0"/></net>

<net id="977"><net_src comp="159" pin="3"/><net_sink comp="974" pin=0"/></net>

<net id="978"><net_src comp="974" pin="1"/><net_sink comp="125" pin=0"/></net>

<net id="982"><net_src comp="173" pin="3"/><net_sink comp="979" pin=0"/></net>

<net id="983"><net_src comp="979" pin="1"/><net_sink comp="180" pin=0"/></net>

<net id="987"><net_src comp="764" pin="2"/><net_sink comp="984" pin=0"/></net>

<net id="988"><net_src comp="984" pin="1"/><net_sink comp="240" pin=2"/></net>

<net id="992"><net_src comp="775" pin="3"/><net_sink comp="989" pin=0"/></net>

<net id="993"><net_src comp="989" pin="1"/><net_sink comp="217" pin=2"/></net>

<net id="997"><net_src comp="166" pin="3"/><net_sink comp="994" pin=0"/></net>

<net id="998"><net_src comp="994" pin="1"/><net_sink comp="322" pin=0"/></net>

<net id="1002"><net_src comp="314" pin="2"/><net_sink comp="999" pin=0"/></net>

<net id="1003"><net_src comp="999" pin="1"/><net_sink comp="295" pin=2"/></net>

<net id="1007"><net_src comp="180" pin="3"/><net_sink comp="1004" pin=0"/></net>

<net id="1008"><net_src comp="1004" pin="1"/><net_sink comp="314" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: conv_out | {16 }
 - Input state : 
	Port: conv_1 : conv_input | {3 4 7 8 11 12 }
	Port: conv_1 : conv_1_weights_0_0 | {3 4 }
	Port: conv_1 : conv_1_weights_1_0 | {7 8 }
	Port: conv_1 : conv_1_bias | {11 15 }
	Port: conv_1 : conv_1_weights_2_0 | {11 12 }
  - Chain level:
	State 1
	State 2
		r : 1
		icmp_ln8 : 1
		add_ln8 : 1
		br_ln8 : 2
		icmp_ln11 : 1
		select_ln35 : 2
		select_ln35_1 : 2
		zext_ln35 : 3
		tmp_1 : 3
		zext_ln26_1 : 4
		tmp_2 : 3
		zext_ln26_2 : 4
		sub_ln26 : 5
		mul_ln35 : 4
		add_ln26_4 : 1
		select_ln35_2 : 2
		tmp_7 : 3
		zext_ln26_3 : 4
		tmp_8 : 3
		zext_ln26_4 : 4
		sub_ln26_1 : 5
		select_ln35_3 : 2
		add_ln35 : 3
		tmp_9 : 4
		zext_ln26_5 : 5
		tmp_10 : 4
		zext_ln26_6 : 5
		sub_ln26_2 : 6
		xor_ln35 : 2
		icmp_ln14 : 1
		and_ln35 : 2
		c : 3
		or_ln35 : 2
		select_ln35_4 : 2
		select_ln35_5 : 2
		zext_ln35_1 : 3
		add_ln35_1 : 4
		tmp_11 : 5
		zext_ln11 : 6
		zext_ln26 : 3
		zext_ln35_2 : 3
		zext_ln35_3 : 3
		add_ln35_2 : 7
		zext_ln35_4 : 8
		conv_out_addr : 9
	State 3
		icmp_ln21 : 1
		add_ln21 : 1
		br_ln21 : 2
		zext_ln21 : 1
		tmp_12 : 1
		zext_ln26_7 : 2
		add_ln26_5 : 3
		zext_ln26_8 : 4
		conv_1_weights_0_0_a : 5
		add_ln26_1 : 2
		zext_ln26_9 : 3
		add_ln26_6 : 4
		zext_ln26_10 : 5
		conv_input_addr : 6
		conv_1_weights_0_0_l : 6
		conv_input_load : 7
	State 4
		tmp_s : 1
	State 5
		w_sum_3 : 1
	State 6
	State 7
		icmp_ln21_1 : 1
		add_ln21_1 : 1
		br_ln21 : 2
		zext_ln21_1 : 1
		tmp_13 : 1
		zext_ln26_11 : 2
		add_ln26_7 : 3
		zext_ln26_12 : 4
		conv_1_weights_1_0_a : 5
		add_ln26 : 2
		zext_ln26_13 : 3
		add_ln26_8 : 4
		zext_ln26_14 : 5
		conv_input_addr_1 : 6
		conv_1_weights_1_0_l : 6
		conv_input_load_1 : 7
	State 8
		tmp_1_1 : 1
	State 9
		w_sum_3_1 : 1
	State 10
	State 11
		icmp_ln21_2 : 1
		add_ln21_2 : 1
		br_ln21 : 2
		zext_ln21_2 : 1
		tmp_14 : 1
		zext_ln26_15 : 2
		add_ln26_9 : 3
		zext_ln26_16 : 4
		conv_1_weights_2_0_a : 5
		add_ln26_3 : 2
		zext_ln26_17 : 3
		add_ln26_10 : 4
		sext_ln26 : 5
		conv_input_addr_2 : 6
		conv_1_weights_2_0_l : 6
		conv_input_load_2 : 7
		conv_1_bias_load : 1
		select_ln11 : 1
	State 12
		tmp_1_2 : 1
	State 13
		w_sum_3_2 : 1
	State 14
	State 15
		w_sum : 1
	State 16
		bitcast_ln34 : 1
		tmp : 2
		trunc_ln34 : 2
		icmp_ln34 : 3
		icmp_ln34_1 : 3
		or_ln34 : 4
		tmp_6 : 1
		and_ln34 : 4
		w_sum_1 : 4
		store_ln35 : 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------|---------|---------|---------|
| Operation|    Functional Unit   |  DSP48E |    FF   |   LUT   |
|----------|----------------------|---------|---------|---------|
|   fadd   |      grp_fu_314      |    2    |   177   |   385   |
|----------|----------------------|---------|---------|---------|
|   fmul   |      grp_fu_322      |    3    |   128   |   320   |
|----------|----------------------|---------|---------|---------|
|   fcmp   |     tmp_6_fu_331     |    0    |    66   |   239   |
|----------|----------------------|---------|---------|---------|
|          |       r_fu_347       |    0    |    0    |    15   |
|          |    add_ln8_fu_359    |    0    |    0    |    21   |
|          |   add_ln26_4_fu_421  |    0    |    0    |    15   |
|          |    add_ln35_fu_473   |    0    |    0    |    15   |
|          |       c_fu_527       |    0    |    0    |    15   |
|          |   add_ln35_2_fu_582  |    0    |    0    |    21   |
|          |    add_ln21_fu_599   |    0    |    0    |    10   |
|          |   add_ln26_5_fu_621  |    0    |    0    |    15   |
|          |   add_ln26_1_fu_631  |    0    |    0    |    15   |
|    add   |   add_ln26_6_fu_640  |    0    |    0    |    13   |
|          |   add_ln21_1_fu_656  |    0    |    0    |    10   |
|          |   add_ln26_7_fu_678  |    0    |    0    |    15   |
|          |    add_ln26_fu_688   |    0    |    0    |    15   |
|          |   add_ln26_8_fu_697  |    0    |    0    |    13   |
|          |   add_ln21_2_fu_713  |    0    |    0    |    10   |
|          |   add_ln26_9_fu_735  |    0    |    0    |    15   |
|          |   add_ln26_3_fu_745  |    0    |    0    |    15   |
|          |  add_ln26_10_fu_754  |    0    |    0    |    13   |
|          |       f_fu_764       |    0    |    0    |    15   |
|          |   add_ln11_1_fu_769  |    0    |    0    |    13   |
|----------|----------------------|---------|---------|---------|
|          |    icmp_ln8_fu_353   |    0    |    0    |    13   |
|          |   icmp_ln11_fu_365   |    0    |    0    |    13   |
|          |   icmp_ln14_fu_515   |    0    |    0    |    11   |
|   icmp   |   icmp_ln21_fu_593   |    0    |    0    |    8    |
|          |  icmp_ln21_1_fu_650  |    0    |    0    |    8    |
|          |  icmp_ln21_2_fu_707  |    0    |    0    |    8    |
|          |   icmp_ln34_fu_800   |    0    |    0    |    11   |
|          |  icmp_ln34_1_fu_806  |    0    |    0    |    18   |
|----------|----------------------|---------|---------|---------|
|          |  select_ln35_fu_371  |    0    |    0    |    5    |
|          | select_ln35_1_fu_379 |    0    |    0    |    5    |
|          | select_ln35_2_fu_427 |    0    |    0    |    5    |
|  select  | select_ln35_3_fu_465 |    0    |    0    |    3    |
|          | select_ln35_4_fu_539 |    0    |    0    |    6    |
|          | select_ln35_5_fu_547 |    0    |    0    |    5    |
|          |  select_ln11_fu_775  |    0    |    0    |    11   |
|          |    w_sum_1_fu_824    |    0    |    0    |    32   |
|----------|----------------------|---------|---------|---------|
|          |    sub_ln26_fu_415   |    0    |    0    |    14   |
|    sub   |   sub_ln26_1_fu_459  |    0    |    0    |    14   |
|          |   sub_ln26_2_fu_503  |    0    |    0    |    14   |
|----------|----------------------|---------|---------|---------|
|    and   |    and_ln35_fu_521   |    0    |    0    |    2    |
|          |    and_ln34_fu_818   |    0    |    0    |    2    |
|----------|----------------------|---------|---------|---------|
|    or    |    or_ln35_fu_533    |    0    |    0    |    2    |
|          |    or_ln34_fu_812    |    0    |    0    |    2    |
|----------|----------------------|---------|---------|---------|
|    xor   |    xor_ln35_fu_509   |    0    |    0    |    2    |
|----------|----------------------|---------|---------|---------|
|  muladd  |      grp_fu_833      |    1    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|          |   zext_ln35_fu_387   |    0    |    0    |    0    |
|          |  zext_ln26_1_fu_399  |    0    |    0    |    0    |
|          |  zext_ln26_2_fu_411  |    0    |    0    |    0    |
|          |  zext_ln26_3_fu_443  |    0    |    0    |    0    |
|          |  zext_ln26_4_fu_455  |    0    |    0    |    0    |
|          |  zext_ln26_5_fu_487  |    0    |    0    |    0    |
|          |  zext_ln26_6_fu_499  |    0    |    0    |    0    |
|          |  zext_ln35_1_fu_555  |    0    |    0    |    0    |
|          |   zext_ln11_fu_566   |    0    |    0    |    0    |
|          |   zext_ln26_fu_570   |    0    |    0    |    0    |
|          |  zext_ln35_2_fu_574  |    0    |    0    |    0    |
|          |  zext_ln35_3_fu_578  |    0    |    0    |    0    |
|          |  zext_ln35_4_fu_588  |    0    |    0    |    0    |
|   zext   |   zext_ln21_fu_605   |    0    |    0    |    0    |
|          |  zext_ln26_7_fu_617  |    0    |    0    |    0    |
|          |  zext_ln26_8_fu_626  |    0    |    0    |    0    |
|          |  zext_ln26_9_fu_636  |    0    |    0    |    0    |
|          |  zext_ln26_10_fu_645 |    0    |    0    |    0    |
|          |  zext_ln21_1_fu_662  |    0    |    0    |    0    |
|          |  zext_ln26_11_fu_674 |    0    |    0    |    0    |
|          |  zext_ln26_12_fu_683 |    0    |    0    |    0    |
|          |  zext_ln26_13_fu_693 |    0    |    0    |    0    |
|          |  zext_ln26_14_fu_702 |    0    |    0    |    0    |
|          |  zext_ln21_2_fu_719  |    0    |    0    |    0    |
|          |  zext_ln26_15_fu_731 |    0    |    0    |    0    |
|          |  zext_ln26_16_fu_740 |    0    |    0    |    0    |
|          |  zext_ln26_17_fu_750 |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|          |     tmp_1_fu_391     |    0    |    0    |    0    |
|          |     tmp_2_fu_403     |    0    |    0    |    0    |
|          |     tmp_7_fu_435     |    0    |    0    |    0    |
|          |     tmp_8_fu_447     |    0    |    0    |    0    |
|bitconcatenate|     tmp_9_fu_479     |    0    |    0    |    0    |
|          |     tmp_10_fu_491    |    0    |    0    |    0    |
|          |     tmp_11_fu_559    |    0    |    0    |    0    |
|          |     tmp_12_fu_609    |    0    |    0    |    0    |
|          |     tmp_13_fu_666    |    0    |    0    |    0    |
|          |     tmp_14_fu_723    |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|   sext   |   sext_ln26_fu_759   |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|partselect|      tmp_fu_786      |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|   trunc  |   trunc_ln34_fu_796  |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|   Total  |                      |    6    |   371   |   1447  |
|----------|----------------------|---------|---------|---------|

Memories:
+------------------+--------+--------+--------+
|                  |  BRAM  |   FF   |   LUT  |
+------------------+--------+--------+--------+
|    conv_1_bias   |    1   |    0   |    0   |
|conv_1_weights_0_0|    1   |    0   |    0   |
|conv_1_weights_1_0|    1   |    0   |    0   |
|conv_1_weights_2_0|    1   |    0   |    0   |
+------------------+--------+--------+--------+
|       Total      |    4   |    0   |    0   |
+------------------+--------+--------+--------+

* Register list:
+----------------------------+--------+
|                            |   FF   |
+----------------------------+--------+
|     add_ln21_1_reg_936     |    2   |
|     add_ln21_2_reg_964     |    2   |
|      add_ln21_reg_908      |    2   |
|       add_ln8_reg_845      |   15   |
|         c_0_reg_225        |    5   |
|  conv_1_bias_addr_reg_979  |    5   |
|  conv_1_bias_load_reg_1004 |   32   |
|conv_1_weights_0_0_a_reg_913|    7   |
|conv_1_weights_0_0_l_reg_923|   32   |
|conv_1_weights_1_0_a_reg_941|    7   |
|conv_1_weights_1_0_l_reg_951|   32   |
|conv_1_weights_2_0_a_reg_969|    7   |
|conv_1_weights_2_0_l_reg_994|   32   |
|  conv_input_addr_1_reg_946 |   10   |
|  conv_input_addr_2_reg_974 |   10   |
|   conv_input_addr_reg_918  |   10   |
|    conv_out_addr_reg_900   |   15   |
|         f_0_reg_236        |    6   |
|          f_reg_984         |    6   |
|      icmp_ln11_reg_850     |    1   |
|  indvar_flatten13_reg_191  |   15   |
|   indvar_flatten_reg_213   |   11   |
|         r_0_reg_202        |    5   |
|           reg_337          |   32   |
|           reg_342          |   32   |
|     select_ln11_reg_989    |   11   |
|    select_ln35_1_reg_855   |    5   |
|    select_ln35_4_reg_875   |    6   |
|    select_ln35_5_reg_880   |    5   |
|     sub_ln26_1_reg_865     |   11   |
|     sub_ln26_2_reg_870     |   11   |
|      sub_ln26_reg_860      |   11   |
|      w_sum_1_0_reg_247     |   32   |
|      w_sum_1_1_reg_270     |   32   |
|      w_sum_1_2_reg_292     |   32   |
|      w_sum_3_1_reg_956     |   32   |
|      w_sum_3_2_reg_999     |   32   |
|       w_sum_3_reg_928      |   32   |
|       wc_0_0_reg_259       |    2   |
|       wc_0_1_reg_281       |    2   |
|       wc_0_2_reg_303       |    2   |
|      zext_ln26_reg_888     |   64   |
|     zext_ln35_2_reg_893    |    8   |
+----------------------------+--------+
|            Total           |   663  |
+----------------------------+--------+

* Multiplexer (MUX) list: 
|------------------------|------|------|------|--------||---------||---------|
|          Comp          |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------------|------|------|------|--------||---------||---------|
|    grp_access_fu_119   |  p0  |   2  |   7  |   14   ||    9    |
|    grp_access_fu_125   |  p0  |   6  |  10  |   60   ||    33   |
|    grp_access_fu_145   |  p0  |   2  |   7  |   14   ||    9    |
|    grp_access_fu_166   |  p0  |   2  |   7  |   14   ||    9    |
|    grp_access_fu_180   |  p0  |   2  |   5  |   10   ||    9    |
| indvar_flatten_reg_213 |  p0  |   2  |  11  |   22   ||    9    |
|    w_sum_1_0_reg_247   |  p0  |   2  |  32  |   64   ||    9    |
|       grp_fu_314       |  p0  |   3  |  32  |   96   ||    15   |
|       grp_fu_314       |  p1  |   4  |  32  |   128  ||    21   |
|       grp_fu_322       |  p0  |   6  |  32  |   192  ||    33   |
|       grp_fu_322       |  p1  |   2  |  32  |   64   ||    9    |
|------------------------|------|------|------|--------||---------||---------|
|          Total         |      |      |      |   678  || 19.9622 ||   165   |
|------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    -   |    6   |    -   |   371  |  1447  |
|   Memory  |    4   |    -   |    -   |    0   |    0   |
|Multiplexer|    -   |    -   |   19   |    -   |   165  |
|  Register |    -   |    -   |    -   |   663  |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |    4   |    6   |   19   |  1034  |  1612  |
+-----------+--------+--------+--------+--------+--------+
