<pre>name: asicworld_code_verilog_tutorial_fsm_full
description: Tests imported from yosys
files: /home/travis/build/SymbiFlow/sv-tests/third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v
should_fail: 0
tags: yosys
incdirs: 
top_module: 
rc: -6

--------------
Odin has decided you MAY fail ... :

WARNING (1)::ARG_ERROR Permissive flag is ON. Undefined behaviour may occur

ERROR (2)::NETLIST_ERROR /home/travis/build/SymbiFlow/sv-tests/third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v::76 You've defined this driver fsm_full^next_state~0 twice. 
 	Note that Odin II does not currently support combinational a = ? overiding for if and case blocks.
end
Assertion failed()@[/home/travis/build/SymbiFlow/sv-tests/third_party/tools/odin_ii/ODIN_II/SRC/netlist_create_from_ast.cpp]terminate_continuous_assignment::3792 
</pre>