Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Tue Sep  9 12:44:45 2025
| Host         : LAPTOP-1SQM85NC running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file Error_correction_wrapper_timing_summary_routed.rpt -pb Error_correction_wrapper_timing_summary_routed.pb -rpx Error_correction_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : Error_correction_wrapper
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  60          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (17)
6. checking no_output_delay (43)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (17)
-------------------------------
 There are 17 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (43)
--------------------------------
 There are 43 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     77.613        0.000                      0                  686        0.132        0.000                      0                  686       41.160        0.000                       0                   283  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 41.660}     83.330          12.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin        78.457        0.000                      0                  512        0.132        0.000                      0                  512       41.160        0.000                       0                   283  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  sys_clk_pin        sys_clk_pin             77.613        0.000                      0                  174        0.974        0.000                      0                  174  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack       78.457ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.132ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       41.160ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             78.457ns  (required time - arrival time)
  Source:                 Error_correction_i/Write4_0/U0/addr_cnt_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            Error_correction_i/Write4_0/U0/write_data_buf_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.592ns  (logic 1.027ns (22.365%)  route 3.565ns (77.635%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.805ns = ( 88.135 - 83.330 ) 
    Source Clock Delay      (SCD):    5.105ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=282, routed)         1.561     5.105    Error_correction_i/Write4_0/U0/sysclk
    SLICE_X8Y33          FDCE                                         r  Error_correction_i/Write4_0/U0/addr_cnt_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y33          FDCE (Prop_fdce_C_Q)         0.478     5.583 f  Error_correction_i/Write4_0/U0/addr_cnt_reg[13]/Q
                         net (fo=4, routed)           1.116     6.698    Error_correction_i/Write4_0/U0/addr_cnt_reg_n_0_[13]
    SLICE_X10Y36         LUT4 (Prop_lut4_I1_O)        0.301     6.999 f  Error_correction_i/Write4_0/U0/write_data[15]_i_10/O
                         net (fo=1, routed)           0.869     7.868    Error_correction_i/Write4_0/U0/write_data[15]_i_10_n_0
    SLICE_X10Y34         LUT5 (Prop_lut5_I1_O)        0.124     7.992 f  Error_correction_i/Write4_0/U0/write_data[15]_i_8/O
                         net (fo=38, routed)          0.717     8.710    Error_correction_i/Write4_0/U0/write_data[15]_i_8_n_0
    SLICE_X11Y34         LUT4 (Prop_lut4_I3_O)        0.124     8.834 r  Error_correction_i/Write4_0/U0/write_data_buf[15]_i_1/O
                         net (fo=16, routed)          0.863     9.697    Error_correction_i/Write4_0/U0/write_data_buf0
    SLICE_X11Y29         FDRE                                         r  Error_correction_i/Write4_0/U0/write_data_buf_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  sysclk (IN)
                         net (fo=0)                   0.000    83.330    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=282, routed)         1.440    88.135    Error_correction_i/Write4_0/U0/sysclk
    SLICE_X11Y29         FDRE                                         r  Error_correction_i/Write4_0/U0/write_data_buf_reg[11]/C
                         clock pessimism              0.259    88.394    
                         clock uncertainty           -0.035    88.359    
    SLICE_X11Y29         FDRE (Setup_fdre_C_CE)      -0.205    88.154    Error_correction_i/Write4_0/U0/write_data_buf_reg[11]
  -------------------------------------------------------------------
                         required time                         88.154    
                         arrival time                          -9.697    
  -------------------------------------------------------------------
                         slack                                 78.457    

Slack (MET) :             78.457ns  (required time - arrival time)
  Source:                 Error_correction_i/Write4_0/U0/addr_cnt_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            Error_correction_i/Write4_0/U0/write_data_buf_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.592ns  (logic 1.027ns (22.365%)  route 3.565ns (77.635%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.805ns = ( 88.135 - 83.330 ) 
    Source Clock Delay      (SCD):    5.105ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=282, routed)         1.561     5.105    Error_correction_i/Write4_0/U0/sysclk
    SLICE_X8Y33          FDCE                                         r  Error_correction_i/Write4_0/U0/addr_cnt_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y33          FDCE (Prop_fdce_C_Q)         0.478     5.583 f  Error_correction_i/Write4_0/U0/addr_cnt_reg[13]/Q
                         net (fo=4, routed)           1.116     6.698    Error_correction_i/Write4_0/U0/addr_cnt_reg_n_0_[13]
    SLICE_X10Y36         LUT4 (Prop_lut4_I1_O)        0.301     6.999 f  Error_correction_i/Write4_0/U0/write_data[15]_i_10/O
                         net (fo=1, routed)           0.869     7.868    Error_correction_i/Write4_0/U0/write_data[15]_i_10_n_0
    SLICE_X10Y34         LUT5 (Prop_lut5_I1_O)        0.124     7.992 f  Error_correction_i/Write4_0/U0/write_data[15]_i_8/O
                         net (fo=38, routed)          0.717     8.710    Error_correction_i/Write4_0/U0/write_data[15]_i_8_n_0
    SLICE_X11Y34         LUT4 (Prop_lut4_I3_O)        0.124     8.834 r  Error_correction_i/Write4_0/U0/write_data_buf[15]_i_1/O
                         net (fo=16, routed)          0.863     9.697    Error_correction_i/Write4_0/U0/write_data_buf0
    SLICE_X11Y29         FDRE                                         r  Error_correction_i/Write4_0/U0/write_data_buf_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  sysclk (IN)
                         net (fo=0)                   0.000    83.330    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=282, routed)         1.440    88.135    Error_correction_i/Write4_0/U0/sysclk
    SLICE_X11Y29         FDRE                                         r  Error_correction_i/Write4_0/U0/write_data_buf_reg[5]/C
                         clock pessimism              0.259    88.394    
                         clock uncertainty           -0.035    88.359    
    SLICE_X11Y29         FDRE (Setup_fdre_C_CE)      -0.205    88.154    Error_correction_i/Write4_0/U0/write_data_buf_reg[5]
  -------------------------------------------------------------------
                         required time                         88.154    
                         arrival time                          -9.697    
  -------------------------------------------------------------------
                         slack                                 78.457    

Slack (MET) :             78.457ns  (required time - arrival time)
  Source:                 Error_correction_i/Write4_0/U0/addr_cnt_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            Error_correction_i/Write4_0/U0/write_data_buf_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.592ns  (logic 1.027ns (22.365%)  route 3.565ns (77.635%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.805ns = ( 88.135 - 83.330 ) 
    Source Clock Delay      (SCD):    5.105ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=282, routed)         1.561     5.105    Error_correction_i/Write4_0/U0/sysclk
    SLICE_X8Y33          FDCE                                         r  Error_correction_i/Write4_0/U0/addr_cnt_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y33          FDCE (Prop_fdce_C_Q)         0.478     5.583 f  Error_correction_i/Write4_0/U0/addr_cnt_reg[13]/Q
                         net (fo=4, routed)           1.116     6.698    Error_correction_i/Write4_0/U0/addr_cnt_reg_n_0_[13]
    SLICE_X10Y36         LUT4 (Prop_lut4_I1_O)        0.301     6.999 f  Error_correction_i/Write4_0/U0/write_data[15]_i_10/O
                         net (fo=1, routed)           0.869     7.868    Error_correction_i/Write4_0/U0/write_data[15]_i_10_n_0
    SLICE_X10Y34         LUT5 (Prop_lut5_I1_O)        0.124     7.992 f  Error_correction_i/Write4_0/U0/write_data[15]_i_8/O
                         net (fo=38, routed)          0.717     8.710    Error_correction_i/Write4_0/U0/write_data[15]_i_8_n_0
    SLICE_X11Y34         LUT4 (Prop_lut4_I3_O)        0.124     8.834 r  Error_correction_i/Write4_0/U0/write_data_buf[15]_i_1/O
                         net (fo=16, routed)          0.863     9.697    Error_correction_i/Write4_0/U0/write_data_buf0
    SLICE_X11Y29         FDRE                                         r  Error_correction_i/Write4_0/U0/write_data_buf_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  sysclk (IN)
                         net (fo=0)                   0.000    83.330    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=282, routed)         1.440    88.135    Error_correction_i/Write4_0/U0/sysclk
    SLICE_X11Y29         FDRE                                         r  Error_correction_i/Write4_0/U0/write_data_buf_reg[7]/C
                         clock pessimism              0.259    88.394    
                         clock uncertainty           -0.035    88.359    
    SLICE_X11Y29         FDRE (Setup_fdre_C_CE)      -0.205    88.154    Error_correction_i/Write4_0/U0/write_data_buf_reg[7]
  -------------------------------------------------------------------
                         required time                         88.154    
                         arrival time                          -9.697    
  -------------------------------------------------------------------
                         slack                                 78.457    

Slack (MET) :             78.457ns  (required time - arrival time)
  Source:                 Error_correction_i/Write4_0/U0/addr_cnt_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            Error_correction_i/Write4_0/U0/write_data_buf_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.592ns  (logic 1.027ns (22.365%)  route 3.565ns (77.635%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.805ns = ( 88.135 - 83.330 ) 
    Source Clock Delay      (SCD):    5.105ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=282, routed)         1.561     5.105    Error_correction_i/Write4_0/U0/sysclk
    SLICE_X8Y33          FDCE                                         r  Error_correction_i/Write4_0/U0/addr_cnt_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y33          FDCE (Prop_fdce_C_Q)         0.478     5.583 f  Error_correction_i/Write4_0/U0/addr_cnt_reg[13]/Q
                         net (fo=4, routed)           1.116     6.698    Error_correction_i/Write4_0/U0/addr_cnt_reg_n_0_[13]
    SLICE_X10Y36         LUT4 (Prop_lut4_I1_O)        0.301     6.999 f  Error_correction_i/Write4_0/U0/write_data[15]_i_10/O
                         net (fo=1, routed)           0.869     7.868    Error_correction_i/Write4_0/U0/write_data[15]_i_10_n_0
    SLICE_X10Y34         LUT5 (Prop_lut5_I1_O)        0.124     7.992 f  Error_correction_i/Write4_0/U0/write_data[15]_i_8/O
                         net (fo=38, routed)          0.717     8.710    Error_correction_i/Write4_0/U0/write_data[15]_i_8_n_0
    SLICE_X11Y34         LUT4 (Prop_lut4_I3_O)        0.124     8.834 r  Error_correction_i/Write4_0/U0/write_data_buf[15]_i_1/O
                         net (fo=16, routed)          0.863     9.697    Error_correction_i/Write4_0/U0/write_data_buf0
    SLICE_X11Y29         FDRE                                         r  Error_correction_i/Write4_0/U0/write_data_buf_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  sysclk (IN)
                         net (fo=0)                   0.000    83.330    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=282, routed)         1.440    88.135    Error_correction_i/Write4_0/U0/sysclk
    SLICE_X11Y29         FDRE                                         r  Error_correction_i/Write4_0/U0/write_data_buf_reg[9]/C
                         clock pessimism              0.259    88.394    
                         clock uncertainty           -0.035    88.359    
    SLICE_X11Y29         FDRE (Setup_fdre_C_CE)      -0.205    88.154    Error_correction_i/Write4_0/U0/write_data_buf_reg[9]
  -------------------------------------------------------------------
                         required time                         88.154    
                         arrival time                          -9.697    
  -------------------------------------------------------------------
                         slack                                 78.457    

Slack (MET) :             78.498ns  (required time - arrival time)
  Source:                 Error_correction_i/Write4_0/U0/addr_cnt_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            Error_correction_i/Write4_0/U0/write_data_buf_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.599ns  (logic 1.027ns (22.329%)  route 3.572ns (77.671%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.804ns = ( 88.134 - 83.330 ) 
    Source Clock Delay      (SCD):    5.105ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=282, routed)         1.561     5.105    Error_correction_i/Write4_0/U0/sysclk
    SLICE_X8Y33          FDCE                                         r  Error_correction_i/Write4_0/U0/addr_cnt_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y33          FDCE (Prop_fdce_C_Q)         0.478     5.583 f  Error_correction_i/Write4_0/U0/addr_cnt_reg[13]/Q
                         net (fo=4, routed)           1.116     6.698    Error_correction_i/Write4_0/U0/addr_cnt_reg_n_0_[13]
    SLICE_X10Y36         LUT4 (Prop_lut4_I1_O)        0.301     6.999 f  Error_correction_i/Write4_0/U0/write_data[15]_i_10/O
                         net (fo=1, routed)           0.869     7.868    Error_correction_i/Write4_0/U0/write_data[15]_i_10_n_0
    SLICE_X10Y34         LUT5 (Prop_lut5_I1_O)        0.124     7.992 f  Error_correction_i/Write4_0/U0/write_data[15]_i_8/O
                         net (fo=38, routed)          0.717     8.710    Error_correction_i/Write4_0/U0/write_data[15]_i_8_n_0
    SLICE_X11Y34         LUT4 (Prop_lut4_I3_O)        0.124     8.834 r  Error_correction_i/Write4_0/U0/write_data_buf[15]_i_1/O
                         net (fo=16, routed)          0.870     9.704    Error_correction_i/Write4_0/U0/write_data_buf0
    SLICE_X8Y30          FDRE                                         r  Error_correction_i/Write4_0/U0/write_data_buf_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  sysclk (IN)
                         net (fo=0)                   0.000    83.330    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=282, routed)         1.439    88.134    Error_correction_i/Write4_0/U0/sysclk
    SLICE_X8Y30          FDRE                                         r  Error_correction_i/Write4_0/U0/write_data_buf_reg[0]/C
                         clock pessimism              0.273    88.407    
                         clock uncertainty           -0.035    88.372    
    SLICE_X8Y30          FDRE (Setup_fdre_C_CE)      -0.169    88.203    Error_correction_i/Write4_0/U0/write_data_buf_reg[0]
  -------------------------------------------------------------------
                         required time                         88.203    
                         arrival time                          -9.704    
  -------------------------------------------------------------------
                         slack                                 78.498    

Slack (MET) :             78.498ns  (required time - arrival time)
  Source:                 Error_correction_i/Write4_0/U0/addr_cnt_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            Error_correction_i/Write4_0/U0/write_data_buf_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.599ns  (logic 1.027ns (22.329%)  route 3.572ns (77.671%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.804ns = ( 88.134 - 83.330 ) 
    Source Clock Delay      (SCD):    5.105ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=282, routed)         1.561     5.105    Error_correction_i/Write4_0/U0/sysclk
    SLICE_X8Y33          FDCE                                         r  Error_correction_i/Write4_0/U0/addr_cnt_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y33          FDCE (Prop_fdce_C_Q)         0.478     5.583 f  Error_correction_i/Write4_0/U0/addr_cnt_reg[13]/Q
                         net (fo=4, routed)           1.116     6.698    Error_correction_i/Write4_0/U0/addr_cnt_reg_n_0_[13]
    SLICE_X10Y36         LUT4 (Prop_lut4_I1_O)        0.301     6.999 f  Error_correction_i/Write4_0/U0/write_data[15]_i_10/O
                         net (fo=1, routed)           0.869     7.868    Error_correction_i/Write4_0/U0/write_data[15]_i_10_n_0
    SLICE_X10Y34         LUT5 (Prop_lut5_I1_O)        0.124     7.992 f  Error_correction_i/Write4_0/U0/write_data[15]_i_8/O
                         net (fo=38, routed)          0.717     8.710    Error_correction_i/Write4_0/U0/write_data[15]_i_8_n_0
    SLICE_X11Y34         LUT4 (Prop_lut4_I3_O)        0.124     8.834 r  Error_correction_i/Write4_0/U0/write_data_buf[15]_i_1/O
                         net (fo=16, routed)          0.870     9.704    Error_correction_i/Write4_0/U0/write_data_buf0
    SLICE_X8Y30          FDRE                                         r  Error_correction_i/Write4_0/U0/write_data_buf_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  sysclk (IN)
                         net (fo=0)                   0.000    83.330    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=282, routed)         1.439    88.134    Error_correction_i/Write4_0/U0/sysclk
    SLICE_X8Y30          FDRE                                         r  Error_correction_i/Write4_0/U0/write_data_buf_reg[10]/C
                         clock pessimism              0.273    88.407    
                         clock uncertainty           -0.035    88.372    
    SLICE_X8Y30          FDRE (Setup_fdre_C_CE)      -0.169    88.203    Error_correction_i/Write4_0/U0/write_data_buf_reg[10]
  -------------------------------------------------------------------
                         required time                         88.203    
                         arrival time                          -9.704    
  -------------------------------------------------------------------
                         slack                                 78.498    

Slack (MET) :             78.498ns  (required time - arrival time)
  Source:                 Error_correction_i/Write4_0/U0/addr_cnt_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            Error_correction_i/Write4_0/U0/write_data_buf_reg[14]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.599ns  (logic 1.027ns (22.329%)  route 3.572ns (77.671%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.804ns = ( 88.134 - 83.330 ) 
    Source Clock Delay      (SCD):    5.105ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=282, routed)         1.561     5.105    Error_correction_i/Write4_0/U0/sysclk
    SLICE_X8Y33          FDCE                                         r  Error_correction_i/Write4_0/U0/addr_cnt_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y33          FDCE (Prop_fdce_C_Q)         0.478     5.583 f  Error_correction_i/Write4_0/U0/addr_cnt_reg[13]/Q
                         net (fo=4, routed)           1.116     6.698    Error_correction_i/Write4_0/U0/addr_cnt_reg_n_0_[13]
    SLICE_X10Y36         LUT4 (Prop_lut4_I1_O)        0.301     6.999 f  Error_correction_i/Write4_0/U0/write_data[15]_i_10/O
                         net (fo=1, routed)           0.869     7.868    Error_correction_i/Write4_0/U0/write_data[15]_i_10_n_0
    SLICE_X10Y34         LUT5 (Prop_lut5_I1_O)        0.124     7.992 f  Error_correction_i/Write4_0/U0/write_data[15]_i_8/O
                         net (fo=38, routed)          0.717     8.710    Error_correction_i/Write4_0/U0/write_data[15]_i_8_n_0
    SLICE_X11Y34         LUT4 (Prop_lut4_I3_O)        0.124     8.834 r  Error_correction_i/Write4_0/U0/write_data_buf[15]_i_1/O
                         net (fo=16, routed)          0.870     9.704    Error_correction_i/Write4_0/U0/write_data_buf0
    SLICE_X8Y30          FDRE                                         r  Error_correction_i/Write4_0/U0/write_data_buf_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  sysclk (IN)
                         net (fo=0)                   0.000    83.330    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=282, routed)         1.439    88.134    Error_correction_i/Write4_0/U0/sysclk
    SLICE_X8Y30          FDRE                                         r  Error_correction_i/Write4_0/U0/write_data_buf_reg[14]/C
                         clock pessimism              0.273    88.407    
                         clock uncertainty           -0.035    88.372    
    SLICE_X8Y30          FDRE (Setup_fdre_C_CE)      -0.169    88.203    Error_correction_i/Write4_0/U0/write_data_buf_reg[14]
  -------------------------------------------------------------------
                         required time                         88.203    
                         arrival time                          -9.704    
  -------------------------------------------------------------------
                         slack                                 78.498    

Slack (MET) :             78.498ns  (required time - arrival time)
  Source:                 Error_correction_i/Write4_0/U0/addr_cnt_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            Error_correction_i/Write4_0/U0/write_data_buf_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.599ns  (logic 1.027ns (22.329%)  route 3.572ns (77.671%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.804ns = ( 88.134 - 83.330 ) 
    Source Clock Delay      (SCD):    5.105ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=282, routed)         1.561     5.105    Error_correction_i/Write4_0/U0/sysclk
    SLICE_X8Y33          FDCE                                         r  Error_correction_i/Write4_0/U0/addr_cnt_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y33          FDCE (Prop_fdce_C_Q)         0.478     5.583 f  Error_correction_i/Write4_0/U0/addr_cnt_reg[13]/Q
                         net (fo=4, routed)           1.116     6.698    Error_correction_i/Write4_0/U0/addr_cnt_reg_n_0_[13]
    SLICE_X10Y36         LUT4 (Prop_lut4_I1_O)        0.301     6.999 f  Error_correction_i/Write4_0/U0/write_data[15]_i_10/O
                         net (fo=1, routed)           0.869     7.868    Error_correction_i/Write4_0/U0/write_data[15]_i_10_n_0
    SLICE_X10Y34         LUT5 (Prop_lut5_I1_O)        0.124     7.992 f  Error_correction_i/Write4_0/U0/write_data[15]_i_8/O
                         net (fo=38, routed)          0.717     8.710    Error_correction_i/Write4_0/U0/write_data[15]_i_8_n_0
    SLICE_X11Y34         LUT4 (Prop_lut4_I3_O)        0.124     8.834 r  Error_correction_i/Write4_0/U0/write_data_buf[15]_i_1/O
                         net (fo=16, routed)          0.870     9.704    Error_correction_i/Write4_0/U0/write_data_buf0
    SLICE_X8Y30          FDRE                                         r  Error_correction_i/Write4_0/U0/write_data_buf_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  sysclk (IN)
                         net (fo=0)                   0.000    83.330    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=282, routed)         1.439    88.134    Error_correction_i/Write4_0/U0/sysclk
    SLICE_X8Y30          FDRE                                         r  Error_correction_i/Write4_0/U0/write_data_buf_reg[6]/C
                         clock pessimism              0.273    88.407    
                         clock uncertainty           -0.035    88.372    
    SLICE_X8Y30          FDRE (Setup_fdre_C_CE)      -0.169    88.203    Error_correction_i/Write4_0/U0/write_data_buf_reg[6]
  -------------------------------------------------------------------
                         required time                         88.203    
                         arrival time                          -9.704    
  -------------------------------------------------------------------
                         slack                                 78.498    

Slack (MET) :             78.554ns  (required time - arrival time)
  Source:                 Error_correction_i/Switchmod_0/U0/o_signal_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            Error_correction_i/Read4_0/U0/o_TX_data_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.297ns  (logic 0.606ns (14.102%)  route 3.691ns (85.898%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.871ns = ( 88.201 - 83.330 ) 
    Source Clock Delay      (SCD):    5.180ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=282, routed)         1.636     5.180    Error_correction_i/Switchmod_0/U0/sysclk
    SLICE_X3Y40          FDRE                                         r  Error_correction_i/Switchmod_0/U0/o_signal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y40          FDRE (Prop_fdre_C_Q)         0.456     5.636 r  Error_correction_i/Switchmod_0/U0/o_signal_reg/Q
                         net (fo=47, routed)          2.724     8.360    Error_correction_i/Read4_0/U0/reset_n
    SLICE_X6Y33          LUT4 (Prop_lut4_I0_O)        0.150     8.510 r  Error_correction_i/Read4_0/U0/o_TX_data[7]_i_1/O
                         net (fo=8, routed)           0.967     9.477    Error_correction_i/Read4_0/U0/o_TX_data0
    SLICE_X6Y29          FDRE                                         r  Error_correction_i/Read4_0/U0/o_TX_data_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  sysclk (IN)
                         net (fo=0)                   0.000    83.330    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=282, routed)         1.506    88.201    Error_correction_i/Read4_0/U0/sysclk
    SLICE_X6Y29          FDRE                                         r  Error_correction_i/Read4_0/U0/o_TX_data_reg[0]/C
                         clock pessimism              0.259    88.460    
                         clock uncertainty           -0.035    88.425    
    SLICE_X6Y29          FDRE (Setup_fdre_C_CE)      -0.393    88.032    Error_correction_i/Read4_0/U0/o_TX_data_reg[0]
  -------------------------------------------------------------------
                         required time                         88.032    
                         arrival time                          -9.477    
  -------------------------------------------------------------------
                         slack                                 78.554    

Slack (MET) :             78.554ns  (required time - arrival time)
  Source:                 Error_correction_i/Switchmod_0/U0/o_signal_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            Error_correction_i/Read4_0/U0/o_TX_data_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.297ns  (logic 0.606ns (14.102%)  route 3.691ns (85.898%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.871ns = ( 88.201 - 83.330 ) 
    Source Clock Delay      (SCD):    5.180ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=282, routed)         1.636     5.180    Error_correction_i/Switchmod_0/U0/sysclk
    SLICE_X3Y40          FDRE                                         r  Error_correction_i/Switchmod_0/U0/o_signal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y40          FDRE (Prop_fdre_C_Q)         0.456     5.636 r  Error_correction_i/Switchmod_0/U0/o_signal_reg/Q
                         net (fo=47, routed)          2.724     8.360    Error_correction_i/Read4_0/U0/reset_n
    SLICE_X6Y33          LUT4 (Prop_lut4_I0_O)        0.150     8.510 r  Error_correction_i/Read4_0/U0/o_TX_data[7]_i_1/O
                         net (fo=8, routed)           0.967     9.477    Error_correction_i/Read4_0/U0/o_TX_data0
    SLICE_X6Y29          FDRE                                         r  Error_correction_i/Read4_0/U0/o_TX_data_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  sysclk (IN)
                         net (fo=0)                   0.000    83.330    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=282, routed)         1.506    88.201    Error_correction_i/Read4_0/U0/sysclk
    SLICE_X6Y29          FDRE                                         r  Error_correction_i/Read4_0/U0/o_TX_data_reg[3]/C
                         clock pessimism              0.259    88.460    
                         clock uncertainty           -0.035    88.425    
    SLICE_X6Y29          FDRE (Setup_fdre_C_CE)      -0.393    88.032    Error_correction_i/Read4_0/U0/o_TX_data_reg[3]
  -------------------------------------------------------------------
                         required time                         88.032    
                         arrival time                          -9.477    
  -------------------------------------------------------------------
                         slack                                 78.554    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 Error_correction_i/Read4_0/U0/A_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            Error_correction_i/RW_ROUTER4_0/U0/A_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.189ns (68.452%)  route 0.087ns (31.548%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.008ns
    Source Clock Delay      (SCD):    1.493ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=282, routed)         0.589     1.493    Error_correction_i/Read4_0/U0/sysclk
    SLICE_X7Y35          FDCE                                         r  Error_correction_i/Read4_0/U0/A_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y35          FDCE (Prop_fdce_C_Q)         0.141     1.634 r  Error_correction_i/Read4_0/U0/A_reg[3]/Q
                         net (fo=1, routed)           0.087     1.721    Error_correction_i/RW_ROUTER4_0/U0/A_read[3]
    SLICE_X6Y35          LUT3 (Prop_lut3_I0_O)        0.048     1.769 r  Error_correction_i/RW_ROUTER4_0/U0/A[3]_i_1/O
                         net (fo=1, routed)           0.000     1.769    Error_correction_i/RW_ROUTER4_0/U0/p_1_in[3]
    SLICE_X6Y35          FDRE                                         r  Error_correction_i/RW_ROUTER4_0/U0/A_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=282, routed)         0.859     2.008    Error_correction_i/RW_ROUTER4_0/U0/sysclk
    SLICE_X6Y35          FDRE                                         r  Error_correction_i/RW_ROUTER4_0/U0/A_reg[3]/C
                         clock pessimism             -0.502     1.506    
    SLICE_X6Y35          FDRE (Hold_fdre_C_D)         0.131     1.637    Error_correction_i/RW_ROUTER4_0/U0/A_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.637    
                         arrival time                           1.769    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 Error_correction_i/Write4_0/U0/write_data_buf_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            Error_correction_i/Write4_0/U0/write_data_reg[9]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.186ns (67.611%)  route 0.089ns (32.389%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.974ns
    Source Clock Delay      (SCD):    1.461ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=282, routed)         0.557     1.461    Error_correction_i/Write4_0/U0/sysclk
    SLICE_X11Y29         FDRE                                         r  Error_correction_i/Write4_0/U0/write_data_buf_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y29         FDRE (Prop_fdre_C_Q)         0.141     1.602 r  Error_correction_i/Write4_0/U0/write_data_buf_reg[9]/Q
                         net (fo=1, routed)           0.089     1.691    Error_correction_i/Write4_0/U0/write_data_buf[9]
    SLICE_X10Y29         LUT4 (Prop_lut4_I1_O)        0.045     1.736 r  Error_correction_i/Write4_0/U0/write_data[9]_i_1/O
                         net (fo=1, routed)           0.000     1.736    Error_correction_i/Write4_0/U0/write_data[9]_i_1_n_0
    SLICE_X10Y29         FDPE                                         r  Error_correction_i/Write4_0/U0/write_data_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=282, routed)         0.825     1.974    Error_correction_i/Write4_0/U0/sysclk
    SLICE_X10Y29         FDPE                                         r  Error_correction_i/Write4_0/U0/write_data_reg[9]/C
                         clock pessimism             -0.500     1.474    
    SLICE_X10Y29         FDPE (Hold_fdpe_C_D)         0.121     1.595    Error_correction_i/Write4_0/U0/write_data_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.595    
                         arrival time                           1.736    
  -------------------------------------------------------------------
                         slack                                  0.141    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 Error_correction_i/Write4_0/U0/write_data_buf_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            Error_correction_i/Write4_0/U0/write_data_reg[15]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.186ns (67.123%)  route 0.091ns (32.877%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.975ns
    Source Clock Delay      (SCD):    1.462ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=282, routed)         0.558     1.462    Error_correction_i/Write4_0/U0/sysclk
    SLICE_X11Y30         FDRE                                         r  Error_correction_i/Write4_0/U0/write_data_buf_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y30         FDRE (Prop_fdre_C_Q)         0.141     1.603 r  Error_correction_i/Write4_0/U0/write_data_buf_reg[15]/Q
                         net (fo=1, routed)           0.091     1.694    Error_correction_i/Write4_0/U0/write_data_buf[15]
    SLICE_X10Y30         LUT4 (Prop_lut4_I1_O)        0.045     1.739 r  Error_correction_i/Write4_0/U0/write_data[15]_i_2/O
                         net (fo=1, routed)           0.000     1.739    Error_correction_i/Write4_0/U0/write_data[15]_i_2_n_0
    SLICE_X10Y30         FDPE                                         r  Error_correction_i/Write4_0/U0/write_data_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=282, routed)         0.826     1.975    Error_correction_i/Write4_0/U0/sysclk
    SLICE_X10Y30         FDPE                                         r  Error_correction_i/Write4_0/U0/write_data_reg[15]/C
                         clock pessimism             -0.500     1.475    
    SLICE_X10Y30         FDPE (Hold_fdpe_C_D)         0.121     1.596    Error_correction_i/Write4_0/U0/write_data_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.596    
                         arrival time                           1.739    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 Error_correction_i/Write4_0/U0/A_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            Error_correction_i/RW_ROUTER4_0/U0/A_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.189ns (56.734%)  route 0.144ns (43.266%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=282, routed)         0.562     1.466    Error_correction_i/Write4_0/U0/sysclk
    SLICE_X9Y35          FDCE                                         r  Error_correction_i/Write4_0/U0/A_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y35          FDCE (Prop_fdce_C_Q)         0.141     1.607 r  Error_correction_i/Write4_0/U0/A_reg[5]/Q
                         net (fo=1, routed)           0.144     1.751    Error_correction_i/RW_ROUTER4_0/U0/A_write[5]
    SLICE_X10Y35         LUT3 (Prop_lut3_I1_O)        0.048     1.799 r  Error_correction_i/RW_ROUTER4_0/U0/A[5]_i_1/O
                         net (fo=1, routed)           0.000     1.799    Error_correction_i/RW_ROUTER4_0/U0/p_1_in[5]
    SLICE_X10Y35         FDRE                                         r  Error_correction_i/RW_ROUTER4_0/U0/A_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=282, routed)         0.831     1.980    Error_correction_i/RW_ROUTER4_0/U0/sysclk
    SLICE_X10Y35         FDRE                                         r  Error_correction_i/RW_ROUTER4_0/U0/A_reg[5]/C
                         clock pessimism             -0.479     1.501    
    SLICE_X10Y35         FDRE (Hold_fdre_C_D)         0.131     1.632    Error_correction_i/RW_ROUTER4_0/U0/A_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.632    
                         arrival time                           1.799    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 Error_correction_i/Write4_0/U0/FSM_onehot_state_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            Error_correction_i/Write4_0/U0/write_complete_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.294ns  (logic 0.212ns (72.083%)  route 0.082ns (27.917%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.979ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=282, routed)         0.562     1.466    Error_correction_i/Write4_0/U0/sysclk
    SLICE_X10Y34         FDCE                                         r  Error_correction_i/Write4_0/U0/FSM_onehot_state_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y34         FDCE (Prop_fdce_C_Q)         0.164     1.630 r  Error_correction_i/Write4_0/U0/FSM_onehot_state_reg[4]/Q
                         net (fo=1, routed)           0.082     1.712    Error_correction_i/Write4_0/U0/FSM_onehot_state_reg_n_0_[4]
    SLICE_X11Y34         LUT3 (Prop_lut3_I1_O)        0.048     1.760 r  Error_correction_i/Write4_0/U0/write_complete_i_1/O
                         net (fo=1, routed)           0.000     1.760    Error_correction_i/Write4_0/U0/write_complete_i_1_n_0
    SLICE_X11Y34         FDCE                                         r  Error_correction_i/Write4_0/U0/write_complete_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=282, routed)         0.830     1.979    Error_correction_i/Write4_0/U0/sysclk
    SLICE_X11Y34         FDCE                                         r  Error_correction_i/Write4_0/U0/write_complete_reg/C
                         clock pessimism             -0.500     1.479    
    SLICE_X11Y34         FDCE (Hold_fdce_C_D)         0.107     1.586    Error_correction_i/Write4_0/U0/write_complete_reg
  -------------------------------------------------------------------
                         required time                         -1.586    
                         arrival time                           1.760    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 Error_correction_i/Read4_0/U0/addr_cnt_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            Error_correction_i/Read4_0/U0/A_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.261ns  (logic 0.141ns (53.949%)  route 0.120ns (46.051%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.009ns
    Source Clock Delay      (SCD):    1.493ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=282, routed)         0.589     1.493    Error_correction_i/Read4_0/U0/sysclk
    SLICE_X5Y36          FDCE                                         r  Error_correction_i/Read4_0/U0/addr_cnt_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y36          FDCE (Prop_fdce_C_Q)         0.141     1.634 r  Error_correction_i/Read4_0/U0/addr_cnt_reg[18]/Q
                         net (fo=3, routed)           0.120     1.754    Error_correction_i/Read4_0/U0/addr_cnt_reg[18]
    SLICE_X7Y37          FDCE                                         r  Error_correction_i/Read4_0/U0/A_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=282, routed)         0.860     2.009    Error_correction_i/Read4_0/U0/sysclk
    SLICE_X7Y37          FDCE                                         r  Error_correction_i/Read4_0/U0/A_reg[18]/C
                         clock pessimism             -0.500     1.509    
    SLICE_X7Y37          FDCE (Hold_fdce_C_D)         0.066     1.575    Error_correction_i/Read4_0/U0/A_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.575    
                         arrival time                           1.754    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 Error_correction_i/Write4_0/U0/A_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            Error_correction_i/RW_ROUTER4_0/U0/A_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.188ns (57.474%)  route 0.139ns (42.526%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=282, routed)         0.562     1.466    Error_correction_i/Write4_0/U0/sysclk
    SLICE_X11Y35         FDCE                                         r  Error_correction_i/Write4_0/U0/A_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y35         FDCE (Prop_fdce_C_Q)         0.141     1.607 r  Error_correction_i/Write4_0/U0/A_reg[7]/Q
                         net (fo=1, routed)           0.139     1.746    Error_correction_i/RW_ROUTER4_0/U0/A_write[7]
    SLICE_X10Y35         LUT3 (Prop_lut3_I1_O)        0.047     1.793 r  Error_correction_i/RW_ROUTER4_0/U0/A[7]_i_1/O
                         net (fo=1, routed)           0.000     1.793    Error_correction_i/RW_ROUTER4_0/U0/p_1_in[7]
    SLICE_X10Y35         FDRE                                         r  Error_correction_i/RW_ROUTER4_0/U0/A_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=282, routed)         0.831     1.980    Error_correction_i/RW_ROUTER4_0/U0/sysclk
    SLICE_X10Y35         FDRE                                         r  Error_correction_i/RW_ROUTER4_0/U0/A_reg[7]/C
                         clock pessimism             -0.501     1.479    
    SLICE_X10Y35         FDRE (Hold_fdre_C_D)         0.131     1.610    Error_correction_i/RW_ROUTER4_0/U0/A_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.610    
                         arrival time                           1.793    
  -------------------------------------------------------------------
                         slack                                  0.183    

Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 Error_correction_i/Write4_0/U0/write_data_buf_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            Error_correction_i/Write4_0/U0/write_data_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.187ns (57.168%)  route 0.140ns (42.832%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.975ns
    Source Clock Delay      (SCD):    1.462ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=282, routed)         0.558     1.462    Error_correction_i/Write4_0/U0/sysclk
    SLICE_X11Y30         FDRE                                         r  Error_correction_i/Write4_0/U0/write_data_buf_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y30         FDRE (Prop_fdre_C_Q)         0.141     1.603 r  Error_correction_i/Write4_0/U0/write_data_buf_reg[8]/Q
                         net (fo=1, routed)           0.140     1.743    Error_correction_i/Write4_0/U0/write_data_buf[8]
    SLICE_X10Y30         LUT4 (Prop_lut4_I1_O)        0.046     1.789 r  Error_correction_i/Write4_0/U0/write_data[8]_i_1/O
                         net (fo=1, routed)           0.000     1.789    Error_correction_i/Write4_0/U0/write_data[8]_i_1_n_0
    SLICE_X10Y30         FDCE                                         r  Error_correction_i/Write4_0/U0/write_data_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=282, routed)         0.826     1.975    Error_correction_i/Write4_0/U0/sysclk
    SLICE_X10Y30         FDCE                                         r  Error_correction_i/Write4_0/U0/write_data_reg[8]/C
                         clock pessimism             -0.500     1.475    
    SLICE_X10Y30         FDCE (Hold_fdce_C_D)         0.131     1.606    Error_correction_i/Write4_0/U0/write_data_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.606    
                         arrival time                           1.789    
  -------------------------------------------------------------------
                         slack                                  0.183    

Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 Error_correction_i/Write4_0/U0/write_data_buf_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            Error_correction_i/Write4_0/U0/write_data_reg[13]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.209ns (65.895%)  route 0.108ns (34.105%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=282, routed)         0.561     1.465    Error_correction_i/Write4_0/U0/sysclk
    SLICE_X10Y33         FDRE                                         r  Error_correction_i/Write4_0/U0/write_data_buf_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y33         FDRE (Prop_fdre_C_Q)         0.164     1.629 r  Error_correction_i/Write4_0/U0/write_data_buf_reg[13]/Q
                         net (fo=1, routed)           0.108     1.737    Error_correction_i/Write4_0/U0/write_data_buf[13]
    SLICE_X10Y32         LUT4 (Prop_lut4_I1_O)        0.045     1.782 r  Error_correction_i/Write4_0/U0/write_data[13]_i_1/O
                         net (fo=1, routed)           0.000     1.782    Error_correction_i/Write4_0/U0/write_data[13]_i_1_n_0
    SLICE_X10Y32         FDPE                                         r  Error_correction_i/Write4_0/U0/write_data_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=282, routed)         0.828     1.977    Error_correction_i/Write4_0/U0/sysclk
    SLICE_X10Y32         FDPE                                         r  Error_correction_i/Write4_0/U0/write_data_reg[13]/C
                         clock pessimism             -0.499     1.478    
    SLICE_X10Y32         FDPE (Hold_fdpe_C_D)         0.121     1.599    Error_correction_i/Write4_0/U0/write_data_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.599    
                         arrival time                           1.782    
  -------------------------------------------------------------------
                         slack                                  0.183    

Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 Error_correction_i/Write4_0/U0/A_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            Error_correction_i/RW_ROUTER4_0/U0/A_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.328ns  (logic 0.190ns (57.908%)  route 0.138ns (42.092%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=282, routed)         0.562     1.466    Error_correction_i/Write4_0/U0/sysclk
    SLICE_X11Y35         FDCE                                         r  Error_correction_i/Write4_0/U0/A_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y35         FDCE (Prop_fdce_C_Q)         0.141     1.607 r  Error_correction_i/Write4_0/U0/A_reg[9]/Q
                         net (fo=1, routed)           0.138     1.745    Error_correction_i/RW_ROUTER4_0/U0/A_write[9]
    SLICE_X10Y35         LUT3 (Prop_lut3_I1_O)        0.049     1.794 r  Error_correction_i/RW_ROUTER4_0/U0/A[9]_i_1/O
                         net (fo=1, routed)           0.000     1.794    Error_correction_i/RW_ROUTER4_0/U0/p_1_in[9]
    SLICE_X10Y35         FDRE                                         r  Error_correction_i/RW_ROUTER4_0/U0/A_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=282, routed)         0.831     1.980    Error_correction_i/RW_ROUTER4_0/U0/sysclk
    SLICE_X10Y35         FDRE                                         r  Error_correction_i/RW_ROUTER4_0/U0/A_reg[9]/C
                         clock pessimism             -0.501     1.479    
    SLICE_X10Y35         FDRE (Hold_fdre_C_D)         0.131     1.610    Error_correction_i/RW_ROUTER4_0/U0/A_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.610    
                         arrival time                           1.794    
  -------------------------------------------------------------------
                         slack                                  0.184    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 41.660 }
Period(ns):         83.330
Sources:            { sysclk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         83.330      81.175     BUFGCTRL_X0Y0  sysclk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         83.330      82.330     SLICE_X8Y37    Error_correction_i/RW_ROUTER4_0/U0/A_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         83.330      82.330     SLICE_X10Y37   Error_correction_i/RW_ROUTER4_0/U0/A_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         83.330      82.330     SLICE_X10Y37   Error_correction_i/RW_ROUTER4_0/U0/A_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         83.330      82.330     SLICE_X9Y37    Error_correction_i/RW_ROUTER4_0/U0/A_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         83.330      82.330     SLICE_X9Y37    Error_correction_i/RW_ROUTER4_0/U0/A_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         83.330      82.330     SLICE_X8Y37    Error_correction_i/RW_ROUTER4_0/U0/A_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         83.330      82.330     SLICE_X8Y37    Error_correction_i/RW_ROUTER4_0/U0/A_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         83.330      82.330     SLICE_X8Y37    Error_correction_i/RW_ROUTER4_0/U0/A_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         83.330      82.330     SLICE_X8Y37    Error_correction_i/RW_ROUTER4_0/U0/A_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         41.670      41.170     SLICE_X8Y37    Error_correction_i/RW_ROUTER4_0/U0/A_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         41.670      41.170     SLICE_X8Y37    Error_correction_i/RW_ROUTER4_0/U0/A_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         41.670      41.170     SLICE_X10Y37   Error_correction_i/RW_ROUTER4_0/U0/A_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         41.670      41.170     SLICE_X10Y37   Error_correction_i/RW_ROUTER4_0/U0/A_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         41.670      41.170     SLICE_X10Y37   Error_correction_i/RW_ROUTER4_0/U0/A_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         41.670      41.170     SLICE_X10Y37   Error_correction_i/RW_ROUTER4_0/U0/A_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         41.670      41.170     SLICE_X9Y37    Error_correction_i/RW_ROUTER4_0/U0/A_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         41.670      41.170     SLICE_X9Y37    Error_correction_i/RW_ROUTER4_0/U0/A_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         41.670      41.170     SLICE_X9Y37    Error_correction_i/RW_ROUTER4_0/U0/A_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         41.670      41.170     SLICE_X9Y37    Error_correction_i/RW_ROUTER4_0/U0/A_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         41.660      41.160     SLICE_X8Y37    Error_correction_i/RW_ROUTER4_0/U0/A_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         41.660      41.160     SLICE_X8Y37    Error_correction_i/RW_ROUTER4_0/U0/A_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         41.660      41.160     SLICE_X10Y37   Error_correction_i/RW_ROUTER4_0/U0/A_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         41.660      41.160     SLICE_X10Y37   Error_correction_i/RW_ROUTER4_0/U0/A_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         41.660      41.160     SLICE_X10Y37   Error_correction_i/RW_ROUTER4_0/U0/A_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         41.660      41.160     SLICE_X10Y37   Error_correction_i/RW_ROUTER4_0/U0/A_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         41.660      41.160     SLICE_X9Y37    Error_correction_i/RW_ROUTER4_0/U0/A_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         41.660      41.160     SLICE_X9Y37    Error_correction_i/RW_ROUTER4_0/U0/A_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         41.660      41.160     SLICE_X9Y37    Error_correction_i/RW_ROUTER4_0/U0/A_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         41.660      41.160     SLICE_X9Y37    Error_correction_i/RW_ROUTER4_0/U0/A_reg[13]/C



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack       77.613ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.974ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             77.613ns  (required time - arrival time)
  Source:                 Error_correction_i/Switchmod_0/U0/o_signal_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            Error_correction_i/Read4_0/U0/addr_cnt_reg[20]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.233ns  (logic 0.580ns (11.083%)  route 4.653ns (88.917%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.878ns = ( 88.208 - 83.330 ) 
    Source Clock Delay      (SCD):    5.180ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=282, routed)         1.636     5.180    Error_correction_i/Switchmod_0/U0/sysclk
    SLICE_X3Y40          FDRE                                         r  Error_correction_i/Switchmod_0/U0/o_signal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y40          FDRE (Prop_fdre_C_Q)         0.456     5.636 r  Error_correction_i/Switchmod_0/U0/o_signal_reg/Q
                         net (fo=47, routed)          2.724     8.360    Error_correction_i/Read4_0/U0/reset_n
    SLICE_X6Y33          LUT1 (Prop_lut1_I0_O)        0.124     8.484 f  Error_correction_i/Read4_0/U0/read_complete_i_2/O
                         net (fo=87, routed)          1.929    10.413    Error_correction_i/Read4_0/U0/read_complete_i_2_n_0
    SLICE_X5Y37          FDCE                                         f  Error_correction_i/Read4_0/U0/addr_cnt_reg[20]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  sysclk (IN)
                         net (fo=0)                   0.000    83.330    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=282, routed)         1.513    88.208    Error_correction_i/Read4_0/U0/sysclk
    SLICE_X5Y37          FDCE                                         r  Error_correction_i/Read4_0/U0/addr_cnt_reg[20]/C
                         clock pessimism              0.259    88.467    
                         clock uncertainty           -0.035    88.432    
    SLICE_X5Y37          FDCE (Recov_fdce_C_CLR)     -0.405    88.027    Error_correction_i/Read4_0/U0/addr_cnt_reg[20]
  -------------------------------------------------------------------
                         required time                         88.027    
                         arrival time                         -10.413    
  -------------------------------------------------------------------
                         slack                                 77.613    

Slack (MET) :             77.613ns  (required time - arrival time)
  Source:                 Error_correction_i/Switchmod_0/U0/o_signal_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            Error_correction_i/Read4_0/U0/addr_cnt_reg[21]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.233ns  (logic 0.580ns (11.083%)  route 4.653ns (88.917%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.878ns = ( 88.208 - 83.330 ) 
    Source Clock Delay      (SCD):    5.180ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=282, routed)         1.636     5.180    Error_correction_i/Switchmod_0/U0/sysclk
    SLICE_X3Y40          FDRE                                         r  Error_correction_i/Switchmod_0/U0/o_signal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y40          FDRE (Prop_fdre_C_Q)         0.456     5.636 r  Error_correction_i/Switchmod_0/U0/o_signal_reg/Q
                         net (fo=47, routed)          2.724     8.360    Error_correction_i/Read4_0/U0/reset_n
    SLICE_X6Y33          LUT1 (Prop_lut1_I0_O)        0.124     8.484 f  Error_correction_i/Read4_0/U0/read_complete_i_2/O
                         net (fo=87, routed)          1.929    10.413    Error_correction_i/Read4_0/U0/read_complete_i_2_n_0
    SLICE_X5Y37          FDCE                                         f  Error_correction_i/Read4_0/U0/addr_cnt_reg[21]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  sysclk (IN)
                         net (fo=0)                   0.000    83.330    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=282, routed)         1.513    88.208    Error_correction_i/Read4_0/U0/sysclk
    SLICE_X5Y37          FDCE                                         r  Error_correction_i/Read4_0/U0/addr_cnt_reg[21]/C
                         clock pessimism              0.259    88.467    
                         clock uncertainty           -0.035    88.432    
    SLICE_X5Y37          FDCE (Recov_fdce_C_CLR)     -0.405    88.027    Error_correction_i/Read4_0/U0/addr_cnt_reg[21]
  -------------------------------------------------------------------
                         required time                         88.027    
                         arrival time                         -10.413    
  -------------------------------------------------------------------
                         slack                                 77.613    

Slack (MET) :             77.790ns  (required time - arrival time)
  Source:                 Error_correction_i/Switchmod_0/U0/o_signal_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            Error_correction_i/Read4_0/U0/addr_cnt_reg[16]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.055ns  (logic 0.580ns (11.473%)  route 4.475ns (88.527%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.877ns = ( 88.207 - 83.330 ) 
    Source Clock Delay      (SCD):    5.180ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=282, routed)         1.636     5.180    Error_correction_i/Switchmod_0/U0/sysclk
    SLICE_X3Y40          FDRE                                         r  Error_correction_i/Switchmod_0/U0/o_signal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y40          FDRE (Prop_fdre_C_Q)         0.456     5.636 r  Error_correction_i/Switchmod_0/U0/o_signal_reg/Q
                         net (fo=47, routed)          2.724     8.360    Error_correction_i/Read4_0/U0/reset_n
    SLICE_X6Y33          LUT1 (Prop_lut1_I0_O)        0.124     8.484 f  Error_correction_i/Read4_0/U0/read_complete_i_2/O
                         net (fo=87, routed)          1.751    10.235    Error_correction_i/Read4_0/U0/read_complete_i_2_n_0
    SLICE_X5Y36          FDCE                                         f  Error_correction_i/Read4_0/U0/addr_cnt_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  sysclk (IN)
                         net (fo=0)                   0.000    83.330    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=282, routed)         1.512    88.207    Error_correction_i/Read4_0/U0/sysclk
    SLICE_X5Y36          FDCE                                         r  Error_correction_i/Read4_0/U0/addr_cnt_reg[16]/C
                         clock pessimism              0.259    88.466    
                         clock uncertainty           -0.035    88.431    
    SLICE_X5Y36          FDCE (Recov_fdce_C_CLR)     -0.405    88.026    Error_correction_i/Read4_0/U0/addr_cnt_reg[16]
  -------------------------------------------------------------------
                         required time                         88.026    
                         arrival time                         -10.235    
  -------------------------------------------------------------------
                         slack                                 77.790    

Slack (MET) :             77.790ns  (required time - arrival time)
  Source:                 Error_correction_i/Switchmod_0/U0/o_signal_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            Error_correction_i/Read4_0/U0/addr_cnt_reg[17]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.055ns  (logic 0.580ns (11.473%)  route 4.475ns (88.527%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.877ns = ( 88.207 - 83.330 ) 
    Source Clock Delay      (SCD):    5.180ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=282, routed)         1.636     5.180    Error_correction_i/Switchmod_0/U0/sysclk
    SLICE_X3Y40          FDRE                                         r  Error_correction_i/Switchmod_0/U0/o_signal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y40          FDRE (Prop_fdre_C_Q)         0.456     5.636 r  Error_correction_i/Switchmod_0/U0/o_signal_reg/Q
                         net (fo=47, routed)          2.724     8.360    Error_correction_i/Read4_0/U0/reset_n
    SLICE_X6Y33          LUT1 (Prop_lut1_I0_O)        0.124     8.484 f  Error_correction_i/Read4_0/U0/read_complete_i_2/O
                         net (fo=87, routed)          1.751    10.235    Error_correction_i/Read4_0/U0/read_complete_i_2_n_0
    SLICE_X5Y36          FDCE                                         f  Error_correction_i/Read4_0/U0/addr_cnt_reg[17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  sysclk (IN)
                         net (fo=0)                   0.000    83.330    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=282, routed)         1.512    88.207    Error_correction_i/Read4_0/U0/sysclk
    SLICE_X5Y36          FDCE                                         r  Error_correction_i/Read4_0/U0/addr_cnt_reg[17]/C
                         clock pessimism              0.259    88.466    
                         clock uncertainty           -0.035    88.431    
    SLICE_X5Y36          FDCE (Recov_fdce_C_CLR)     -0.405    88.026    Error_correction_i/Read4_0/U0/addr_cnt_reg[17]
  -------------------------------------------------------------------
                         required time                         88.026    
                         arrival time                         -10.235    
  -------------------------------------------------------------------
                         slack                                 77.790    

Slack (MET) :             77.790ns  (required time - arrival time)
  Source:                 Error_correction_i/Switchmod_0/U0/o_signal_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            Error_correction_i/Read4_0/U0/addr_cnt_reg[18]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.055ns  (logic 0.580ns (11.473%)  route 4.475ns (88.527%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.877ns = ( 88.207 - 83.330 ) 
    Source Clock Delay      (SCD):    5.180ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=282, routed)         1.636     5.180    Error_correction_i/Switchmod_0/U0/sysclk
    SLICE_X3Y40          FDRE                                         r  Error_correction_i/Switchmod_0/U0/o_signal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y40          FDRE (Prop_fdre_C_Q)         0.456     5.636 r  Error_correction_i/Switchmod_0/U0/o_signal_reg/Q
                         net (fo=47, routed)          2.724     8.360    Error_correction_i/Read4_0/U0/reset_n
    SLICE_X6Y33          LUT1 (Prop_lut1_I0_O)        0.124     8.484 f  Error_correction_i/Read4_0/U0/read_complete_i_2/O
                         net (fo=87, routed)          1.751    10.235    Error_correction_i/Read4_0/U0/read_complete_i_2_n_0
    SLICE_X5Y36          FDCE                                         f  Error_correction_i/Read4_0/U0/addr_cnt_reg[18]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  sysclk (IN)
                         net (fo=0)                   0.000    83.330    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=282, routed)         1.512    88.207    Error_correction_i/Read4_0/U0/sysclk
    SLICE_X5Y36          FDCE                                         r  Error_correction_i/Read4_0/U0/addr_cnt_reg[18]/C
                         clock pessimism              0.259    88.466    
                         clock uncertainty           -0.035    88.431    
    SLICE_X5Y36          FDCE (Recov_fdce_C_CLR)     -0.405    88.026    Error_correction_i/Read4_0/U0/addr_cnt_reg[18]
  -------------------------------------------------------------------
                         required time                         88.026    
                         arrival time                         -10.235    
  -------------------------------------------------------------------
                         slack                                 77.790    

Slack (MET) :             77.790ns  (required time - arrival time)
  Source:                 Error_correction_i/Switchmod_0/U0/o_signal_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            Error_correction_i/Read4_0/U0/addr_cnt_reg[19]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.055ns  (logic 0.580ns (11.473%)  route 4.475ns (88.527%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.877ns = ( 88.207 - 83.330 ) 
    Source Clock Delay      (SCD):    5.180ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=282, routed)         1.636     5.180    Error_correction_i/Switchmod_0/U0/sysclk
    SLICE_X3Y40          FDRE                                         r  Error_correction_i/Switchmod_0/U0/o_signal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y40          FDRE (Prop_fdre_C_Q)         0.456     5.636 r  Error_correction_i/Switchmod_0/U0/o_signal_reg/Q
                         net (fo=47, routed)          2.724     8.360    Error_correction_i/Read4_0/U0/reset_n
    SLICE_X6Y33          LUT1 (Prop_lut1_I0_O)        0.124     8.484 f  Error_correction_i/Read4_0/U0/read_complete_i_2/O
                         net (fo=87, routed)          1.751    10.235    Error_correction_i/Read4_0/U0/read_complete_i_2_n_0
    SLICE_X5Y36          FDCE                                         f  Error_correction_i/Read4_0/U0/addr_cnt_reg[19]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  sysclk (IN)
                         net (fo=0)                   0.000    83.330    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=282, routed)         1.512    88.207    Error_correction_i/Read4_0/U0/sysclk
    SLICE_X5Y36          FDCE                                         r  Error_correction_i/Read4_0/U0/addr_cnt_reg[19]/C
                         clock pessimism              0.259    88.466    
                         clock uncertainty           -0.035    88.431    
    SLICE_X5Y36          FDCE (Recov_fdce_C_CLR)     -0.405    88.026    Error_correction_i/Read4_0/U0/addr_cnt_reg[19]
  -------------------------------------------------------------------
                         required time                         88.026    
                         arrival time                         -10.235    
  -------------------------------------------------------------------
                         slack                                 77.790    

Slack (MET) :             77.910ns  (required time - arrival time)
  Source:                 Error_correction_i/Switchmod_0/U0/o_signal_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            Error_correction_i/Read4_0/U0/A_reg[17]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.936ns  (logic 0.580ns (11.749%)  route 4.356ns (88.251%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.878ns = ( 88.208 - 83.330 ) 
    Source Clock Delay      (SCD):    5.180ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=282, routed)         1.636     5.180    Error_correction_i/Switchmod_0/U0/sysclk
    SLICE_X3Y40          FDRE                                         r  Error_correction_i/Switchmod_0/U0/o_signal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y40          FDRE (Prop_fdre_C_Q)         0.456     5.636 r  Error_correction_i/Switchmod_0/U0/o_signal_reg/Q
                         net (fo=47, routed)          2.724     8.360    Error_correction_i/Read4_0/U0/reset_n
    SLICE_X6Y33          LUT1 (Prop_lut1_I0_O)        0.124     8.484 f  Error_correction_i/Read4_0/U0/read_complete_i_2/O
                         net (fo=87, routed)          1.632    10.116    Error_correction_i/Read4_0/U0/read_complete_i_2_n_0
    SLICE_X7Y37          FDCE                                         f  Error_correction_i/Read4_0/U0/A_reg[17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  sysclk (IN)
                         net (fo=0)                   0.000    83.330    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=282, routed)         1.513    88.208    Error_correction_i/Read4_0/U0/sysclk
    SLICE_X7Y37          FDCE                                         r  Error_correction_i/Read4_0/U0/A_reg[17]/C
                         clock pessimism              0.259    88.467    
                         clock uncertainty           -0.035    88.432    
    SLICE_X7Y37          FDCE (Recov_fdce_C_CLR)     -0.405    88.027    Error_correction_i/Read4_0/U0/A_reg[17]
  -------------------------------------------------------------------
                         required time                         88.027    
                         arrival time                         -10.116    
  -------------------------------------------------------------------
                         slack                                 77.910    

Slack (MET) :             77.910ns  (required time - arrival time)
  Source:                 Error_correction_i/Switchmod_0/U0/o_signal_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            Error_correction_i/Read4_0/U0/A_reg[18]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.936ns  (logic 0.580ns (11.749%)  route 4.356ns (88.251%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.878ns = ( 88.208 - 83.330 ) 
    Source Clock Delay      (SCD):    5.180ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=282, routed)         1.636     5.180    Error_correction_i/Switchmod_0/U0/sysclk
    SLICE_X3Y40          FDRE                                         r  Error_correction_i/Switchmod_0/U0/o_signal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y40          FDRE (Prop_fdre_C_Q)         0.456     5.636 r  Error_correction_i/Switchmod_0/U0/o_signal_reg/Q
                         net (fo=47, routed)          2.724     8.360    Error_correction_i/Read4_0/U0/reset_n
    SLICE_X6Y33          LUT1 (Prop_lut1_I0_O)        0.124     8.484 f  Error_correction_i/Read4_0/U0/read_complete_i_2/O
                         net (fo=87, routed)          1.632    10.116    Error_correction_i/Read4_0/U0/read_complete_i_2_n_0
    SLICE_X7Y37          FDCE                                         f  Error_correction_i/Read4_0/U0/A_reg[18]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  sysclk (IN)
                         net (fo=0)                   0.000    83.330    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=282, routed)         1.513    88.208    Error_correction_i/Read4_0/U0/sysclk
    SLICE_X7Y37          FDCE                                         r  Error_correction_i/Read4_0/U0/A_reg[18]/C
                         clock pessimism              0.259    88.467    
                         clock uncertainty           -0.035    88.432    
    SLICE_X7Y37          FDCE (Recov_fdce_C_CLR)     -0.405    88.027    Error_correction_i/Read4_0/U0/A_reg[18]
  -------------------------------------------------------------------
                         required time                         88.027    
                         arrival time                         -10.116    
  -------------------------------------------------------------------
                         slack                                 77.910    

Slack (MET) :             77.910ns  (required time - arrival time)
  Source:                 Error_correction_i/Switchmod_0/U0/o_signal_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            Error_correction_i/Read4_0/U0/A_reg[19]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.936ns  (logic 0.580ns (11.749%)  route 4.356ns (88.251%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.878ns = ( 88.208 - 83.330 ) 
    Source Clock Delay      (SCD):    5.180ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=282, routed)         1.636     5.180    Error_correction_i/Switchmod_0/U0/sysclk
    SLICE_X3Y40          FDRE                                         r  Error_correction_i/Switchmod_0/U0/o_signal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y40          FDRE (Prop_fdre_C_Q)         0.456     5.636 r  Error_correction_i/Switchmod_0/U0/o_signal_reg/Q
                         net (fo=47, routed)          2.724     8.360    Error_correction_i/Read4_0/U0/reset_n
    SLICE_X6Y33          LUT1 (Prop_lut1_I0_O)        0.124     8.484 f  Error_correction_i/Read4_0/U0/read_complete_i_2/O
                         net (fo=87, routed)          1.632    10.116    Error_correction_i/Read4_0/U0/read_complete_i_2_n_0
    SLICE_X7Y37          FDCE                                         f  Error_correction_i/Read4_0/U0/A_reg[19]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  sysclk (IN)
                         net (fo=0)                   0.000    83.330    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=282, routed)         1.513    88.208    Error_correction_i/Read4_0/U0/sysclk
    SLICE_X7Y37          FDCE                                         r  Error_correction_i/Read4_0/U0/A_reg[19]/C
                         clock pessimism              0.259    88.467    
                         clock uncertainty           -0.035    88.432    
    SLICE_X7Y37          FDCE (Recov_fdce_C_CLR)     -0.405    88.027    Error_correction_i/Read4_0/U0/A_reg[19]
  -------------------------------------------------------------------
                         required time                         88.027    
                         arrival time                         -10.116    
  -------------------------------------------------------------------
                         slack                                 77.910    

Slack (MET) :             77.910ns  (required time - arrival time)
  Source:                 Error_correction_i/Switchmod_0/U0/o_signal_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            Error_correction_i/Read4_0/U0/A_reg[20]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.936ns  (logic 0.580ns (11.749%)  route 4.356ns (88.251%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.878ns = ( 88.208 - 83.330 ) 
    Source Clock Delay      (SCD):    5.180ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=282, routed)         1.636     5.180    Error_correction_i/Switchmod_0/U0/sysclk
    SLICE_X3Y40          FDRE                                         r  Error_correction_i/Switchmod_0/U0/o_signal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y40          FDRE (Prop_fdre_C_Q)         0.456     5.636 r  Error_correction_i/Switchmod_0/U0/o_signal_reg/Q
                         net (fo=47, routed)          2.724     8.360    Error_correction_i/Read4_0/U0/reset_n
    SLICE_X6Y33          LUT1 (Prop_lut1_I0_O)        0.124     8.484 f  Error_correction_i/Read4_0/U0/read_complete_i_2/O
                         net (fo=87, routed)          1.632    10.116    Error_correction_i/Read4_0/U0/read_complete_i_2_n_0
    SLICE_X7Y37          FDCE                                         f  Error_correction_i/Read4_0/U0/A_reg[20]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  sysclk (IN)
                         net (fo=0)                   0.000    83.330    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=282, routed)         1.513    88.208    Error_correction_i/Read4_0/U0/sysclk
    SLICE_X7Y37          FDCE                                         r  Error_correction_i/Read4_0/U0/A_reg[20]/C
                         clock pessimism              0.259    88.467    
                         clock uncertainty           -0.035    88.432    
    SLICE_X7Y37          FDCE (Recov_fdce_C_CLR)     -0.405    88.027    Error_correction_i/Read4_0/U0/A_reg[20]
  -------------------------------------------------------------------
                         required time                         88.027    
                         arrival time                         -10.116    
  -------------------------------------------------------------------
                         slack                                 77.910    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.974ns  (arrival time - required time)
  Source:                 Error_correction_i/Switchmod_0/U0/o_signal_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            Error_correction_i/Write4_0/U0/A_reg[10]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.885ns  (logic 0.186ns (21.015%)  route 0.699ns (78.985%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.003ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.498ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=282, routed)         0.594     1.498    Error_correction_i/Switchmod_0/U0/sysclk
    SLICE_X3Y40          FDRE                                         r  Error_correction_i/Switchmod_0/U0/o_signal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y40          FDRE (Prop_fdre_C_Q)         0.141     1.639 r  Error_correction_i/Switchmod_0/U0/o_signal_reg/Q
                         net (fo=47, routed)          0.451     2.090    Error_correction_i/Write4_0/U0/reset_n
    SLICE_X10Y36         LUT1 (Prop_lut1_I0_O)        0.045     2.135 f  Error_correction_i/Write4_0/U0/write_complete_i_2/O
                         net (fo=69, routed)          0.248     2.383    Error_correction_i/Write4_0/U0/write_complete_i_2_n_0
    SLICE_X11Y35         FDCE                                         f  Error_correction_i/Write4_0/U0/A_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=282, routed)         0.831     1.980    Error_correction_i/Write4_0/U0/sysclk
    SLICE_X11Y35         FDCE                                         r  Error_correction_i/Write4_0/U0/A_reg[10]/C
                         clock pessimism             -0.479     1.501    
    SLICE_X11Y35         FDCE (Remov_fdce_C_CLR)     -0.092     1.409    Error_correction_i/Write4_0/U0/A_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.409    
                         arrival time                           2.383    
  -------------------------------------------------------------------
                         slack                                  0.974    

Slack (MET) :             0.974ns  (arrival time - required time)
  Source:                 Error_correction_i/Switchmod_0/U0/o_signal_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            Error_correction_i/Write4_0/U0/A_reg[7]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.885ns  (logic 0.186ns (21.015%)  route 0.699ns (78.985%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.003ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.498ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=282, routed)         0.594     1.498    Error_correction_i/Switchmod_0/U0/sysclk
    SLICE_X3Y40          FDRE                                         r  Error_correction_i/Switchmod_0/U0/o_signal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y40          FDRE (Prop_fdre_C_Q)         0.141     1.639 r  Error_correction_i/Switchmod_0/U0/o_signal_reg/Q
                         net (fo=47, routed)          0.451     2.090    Error_correction_i/Write4_0/U0/reset_n
    SLICE_X10Y36         LUT1 (Prop_lut1_I0_O)        0.045     2.135 f  Error_correction_i/Write4_0/U0/write_complete_i_2/O
                         net (fo=69, routed)          0.248     2.383    Error_correction_i/Write4_0/U0/write_complete_i_2_n_0
    SLICE_X11Y35         FDCE                                         f  Error_correction_i/Write4_0/U0/A_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=282, routed)         0.831     1.980    Error_correction_i/Write4_0/U0/sysclk
    SLICE_X11Y35         FDCE                                         r  Error_correction_i/Write4_0/U0/A_reg[7]/C
                         clock pessimism             -0.479     1.501    
    SLICE_X11Y35         FDCE (Remov_fdce_C_CLR)     -0.092     1.409    Error_correction_i/Write4_0/U0/A_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.409    
                         arrival time                           2.383    
  -------------------------------------------------------------------
                         slack                                  0.974    

Slack (MET) :             0.974ns  (arrival time - required time)
  Source:                 Error_correction_i/Switchmod_0/U0/o_signal_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            Error_correction_i/Write4_0/U0/A_reg[9]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.885ns  (logic 0.186ns (21.015%)  route 0.699ns (78.985%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.003ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.498ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=282, routed)         0.594     1.498    Error_correction_i/Switchmod_0/U0/sysclk
    SLICE_X3Y40          FDRE                                         r  Error_correction_i/Switchmod_0/U0/o_signal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y40          FDRE (Prop_fdre_C_Q)         0.141     1.639 r  Error_correction_i/Switchmod_0/U0/o_signal_reg/Q
                         net (fo=47, routed)          0.451     2.090    Error_correction_i/Write4_0/U0/reset_n
    SLICE_X10Y36         LUT1 (Prop_lut1_I0_O)        0.045     2.135 f  Error_correction_i/Write4_0/U0/write_complete_i_2/O
                         net (fo=69, routed)          0.248     2.383    Error_correction_i/Write4_0/U0/write_complete_i_2_n_0
    SLICE_X11Y35         FDCE                                         f  Error_correction_i/Write4_0/U0/A_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=282, routed)         0.831     1.980    Error_correction_i/Write4_0/U0/sysclk
    SLICE_X11Y35         FDCE                                         r  Error_correction_i/Write4_0/U0/A_reg[9]/C
                         clock pessimism             -0.479     1.501    
    SLICE_X11Y35         FDCE (Remov_fdce_C_CLR)     -0.092     1.409    Error_correction_i/Write4_0/U0/A_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.409    
                         arrival time                           2.383    
  -------------------------------------------------------------------
                         slack                                  0.974    

Slack (MET) :             0.977ns  (arrival time - required time)
  Source:                 Error_correction_i/Switchmod_0/U0/o_signal_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            Error_correction_i/Write4_0/U0/CE_n_reg/PRE
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.885ns  (logic 0.186ns (21.015%)  route 0.699ns (78.985%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.003ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.498ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=282, routed)         0.594     1.498    Error_correction_i/Switchmod_0/U0/sysclk
    SLICE_X3Y40          FDRE                                         r  Error_correction_i/Switchmod_0/U0/o_signal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y40          FDRE (Prop_fdre_C_Q)         0.141     1.639 r  Error_correction_i/Switchmod_0/U0/o_signal_reg/Q
                         net (fo=47, routed)          0.451     2.090    Error_correction_i/Write4_0/U0/reset_n
    SLICE_X10Y36         LUT1 (Prop_lut1_I0_O)        0.045     2.135 f  Error_correction_i/Write4_0/U0/write_complete_i_2/O
                         net (fo=69, routed)          0.248     2.383    Error_correction_i/Write4_0/U0/write_complete_i_2_n_0
    SLICE_X11Y35         FDPE                                         f  Error_correction_i/Write4_0/U0/CE_n_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=282, routed)         0.831     1.980    Error_correction_i/Write4_0/U0/sysclk
    SLICE_X11Y35         FDPE                                         r  Error_correction_i/Write4_0/U0/CE_n_reg/C
                         clock pessimism             -0.479     1.501    
    SLICE_X11Y35         FDPE (Remov_fdpe_C_PRE)     -0.095     1.406    Error_correction_i/Write4_0/U0/CE_n_reg
  -------------------------------------------------------------------
                         required time                         -1.406    
                         arrival time                           2.383    
  -------------------------------------------------------------------
                         slack                                  0.977    

Slack (MET) :             1.031ns  (arrival time - required time)
  Source:                 Error_correction_i/Switchmod_0/U0/o_signal_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            Error_correction_i/Write4_0/U0/FSM_onehot_state_reg[4]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.966ns  (logic 0.186ns (19.250%)  route 0.780ns (80.750%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.002ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.979ns
    Source Clock Delay      (SCD):    1.498ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=282, routed)         0.594     1.498    Error_correction_i/Switchmod_0/U0/sysclk
    SLICE_X3Y40          FDRE                                         r  Error_correction_i/Switchmod_0/U0/o_signal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y40          FDRE (Prop_fdre_C_Q)         0.141     1.639 r  Error_correction_i/Switchmod_0/U0/o_signal_reg/Q
                         net (fo=47, routed)          0.451     2.090    Error_correction_i/Write4_0/U0/reset_n
    SLICE_X10Y36         LUT1 (Prop_lut1_I0_O)        0.045     2.135 f  Error_correction_i/Write4_0/U0/write_complete_i_2/O
                         net (fo=69, routed)          0.329     2.464    Error_correction_i/Write4_0/U0/write_complete_i_2_n_0
    SLICE_X10Y34         FDCE                                         f  Error_correction_i/Write4_0/U0/FSM_onehot_state_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=282, routed)         0.830     1.979    Error_correction_i/Write4_0/U0/sysclk
    SLICE_X10Y34         FDCE                                         r  Error_correction_i/Write4_0/U0/FSM_onehot_state_reg[4]/C
                         clock pessimism             -0.479     1.500    
    SLICE_X10Y34         FDCE (Remov_fdce_C_CLR)     -0.067     1.433    Error_correction_i/Write4_0/U0/FSM_onehot_state_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.433    
                         arrival time                           2.464    
  -------------------------------------------------------------------
                         slack                                  1.031    

Slack (MET) :             1.035ns  (arrival time - required time)
  Source:                 Error_correction_i/Switchmod_0/U0/o_signal_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            Error_correction_i/Write4_0/U0/FSM_onehot_state_reg[0]/PRE
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.966ns  (logic 0.186ns (19.250%)  route 0.780ns (80.750%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.002ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.979ns
    Source Clock Delay      (SCD):    1.498ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=282, routed)         0.594     1.498    Error_correction_i/Switchmod_0/U0/sysclk
    SLICE_X3Y40          FDRE                                         r  Error_correction_i/Switchmod_0/U0/o_signal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y40          FDRE (Prop_fdre_C_Q)         0.141     1.639 r  Error_correction_i/Switchmod_0/U0/o_signal_reg/Q
                         net (fo=47, routed)          0.451     2.090    Error_correction_i/Write4_0/U0/reset_n
    SLICE_X10Y36         LUT1 (Prop_lut1_I0_O)        0.045     2.135 f  Error_correction_i/Write4_0/U0/write_complete_i_2/O
                         net (fo=69, routed)          0.329     2.464    Error_correction_i/Write4_0/U0/write_complete_i_2_n_0
    SLICE_X10Y34         FDPE                                         f  Error_correction_i/Write4_0/U0/FSM_onehot_state_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=282, routed)         0.830     1.979    Error_correction_i/Write4_0/U0/sysclk
    SLICE_X10Y34         FDPE                                         r  Error_correction_i/Write4_0/U0/FSM_onehot_state_reg[0]/C
                         clock pessimism             -0.479     1.500    
    SLICE_X10Y34         FDPE (Remov_fdpe_C_PRE)     -0.071     1.429    Error_correction_i/Write4_0/U0/FSM_onehot_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.429    
                         arrival time                           2.464    
  -------------------------------------------------------------------
                         slack                                  1.035    

Slack (MET) :             1.052ns  (arrival time - required time)
  Source:                 Error_correction_i/Switchmod_0/U0/o_signal_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            Error_correction_i/Write4_0/U0/write_data_reg[5]/PRE
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.978ns  (logic 0.186ns (19.009%)  route 0.792ns (80.991%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.003ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.974ns
    Source Clock Delay      (SCD):    1.498ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=282, routed)         0.594     1.498    Error_correction_i/Switchmod_0/U0/sysclk
    SLICE_X3Y40          FDRE                                         r  Error_correction_i/Switchmod_0/U0/o_signal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y40          FDRE (Prop_fdre_C_Q)         0.141     1.639 r  Error_correction_i/Switchmod_0/U0/o_signal_reg/Q
                         net (fo=47, routed)          0.451     2.090    Error_correction_i/Write4_0/U0/reset_n
    SLICE_X10Y36         LUT1 (Prop_lut1_I0_O)        0.045     2.135 f  Error_correction_i/Write4_0/U0/write_complete_i_2/O
                         net (fo=69, routed)          0.341     2.476    Error_correction_i/Write4_0/U0/write_complete_i_2_n_0
    SLICE_X10Y29         FDPE                                         f  Error_correction_i/Write4_0/U0/write_data_reg[5]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=282, routed)         0.825     1.974    Error_correction_i/Write4_0/U0/sysclk
    SLICE_X10Y29         FDPE                                         r  Error_correction_i/Write4_0/U0/write_data_reg[5]/C
                         clock pessimism             -0.479     1.495    
    SLICE_X10Y29         FDPE (Remov_fdpe_C_PRE)     -0.071     1.424    Error_correction_i/Write4_0/U0/write_data_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.424    
                         arrival time                           2.476    
  -------------------------------------------------------------------
                         slack                                  1.052    

Slack (MET) :             1.052ns  (arrival time - required time)
  Source:                 Error_correction_i/Switchmod_0/U0/o_signal_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            Error_correction_i/Write4_0/U0/write_data_reg[7]/PRE
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.978ns  (logic 0.186ns (19.009%)  route 0.792ns (80.991%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.003ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.974ns
    Source Clock Delay      (SCD):    1.498ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=282, routed)         0.594     1.498    Error_correction_i/Switchmod_0/U0/sysclk
    SLICE_X3Y40          FDRE                                         r  Error_correction_i/Switchmod_0/U0/o_signal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y40          FDRE (Prop_fdre_C_Q)         0.141     1.639 r  Error_correction_i/Switchmod_0/U0/o_signal_reg/Q
                         net (fo=47, routed)          0.451     2.090    Error_correction_i/Write4_0/U0/reset_n
    SLICE_X10Y36         LUT1 (Prop_lut1_I0_O)        0.045     2.135 f  Error_correction_i/Write4_0/U0/write_complete_i_2/O
                         net (fo=69, routed)          0.341     2.476    Error_correction_i/Write4_0/U0/write_complete_i_2_n_0
    SLICE_X10Y29         FDPE                                         f  Error_correction_i/Write4_0/U0/write_data_reg[7]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=282, routed)         0.825     1.974    Error_correction_i/Write4_0/U0/sysclk
    SLICE_X10Y29         FDPE                                         r  Error_correction_i/Write4_0/U0/write_data_reg[7]/C
                         clock pessimism             -0.479     1.495    
    SLICE_X10Y29         FDPE (Remov_fdpe_C_PRE)     -0.071     1.424    Error_correction_i/Write4_0/U0/write_data_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.424    
                         arrival time                           2.476    
  -------------------------------------------------------------------
                         slack                                  1.052    

Slack (MET) :             1.052ns  (arrival time - required time)
  Source:                 Error_correction_i/Switchmod_0/U0/o_signal_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            Error_correction_i/Write4_0/U0/write_data_reg[9]/PRE
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.978ns  (logic 0.186ns (19.009%)  route 0.792ns (80.991%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.003ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.974ns
    Source Clock Delay      (SCD):    1.498ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=282, routed)         0.594     1.498    Error_correction_i/Switchmod_0/U0/sysclk
    SLICE_X3Y40          FDRE                                         r  Error_correction_i/Switchmod_0/U0/o_signal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y40          FDRE (Prop_fdre_C_Q)         0.141     1.639 r  Error_correction_i/Switchmod_0/U0/o_signal_reg/Q
                         net (fo=47, routed)          0.451     2.090    Error_correction_i/Write4_0/U0/reset_n
    SLICE_X10Y36         LUT1 (Prop_lut1_I0_O)        0.045     2.135 f  Error_correction_i/Write4_0/U0/write_complete_i_2/O
                         net (fo=69, routed)          0.341     2.476    Error_correction_i/Write4_0/U0/write_complete_i_2_n_0
    SLICE_X10Y29         FDPE                                         f  Error_correction_i/Write4_0/U0/write_data_reg[9]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=282, routed)         0.825     1.974    Error_correction_i/Write4_0/U0/sysclk
    SLICE_X10Y29         FDPE                                         r  Error_correction_i/Write4_0/U0/write_data_reg[9]/C
                         clock pessimism             -0.479     1.495    
    SLICE_X10Y29         FDPE (Remov_fdpe_C_PRE)     -0.071     1.424    Error_correction_i/Write4_0/U0/write_data_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.424    
                         arrival time                           2.476    
  -------------------------------------------------------------------
                         slack                                  1.052    

Slack (MET) :             1.056ns  (arrival time - required time)
  Source:                 Error_correction_i/Switchmod_0/U0/o_signal_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            Error_correction_i/Write4_0/U0/write_active_reg/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.966ns  (logic 0.186ns (19.250%)  route 0.780ns (80.750%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.002ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.979ns
    Source Clock Delay      (SCD):    1.498ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=282, routed)         0.594     1.498    Error_correction_i/Switchmod_0/U0/sysclk
    SLICE_X3Y40          FDRE                                         r  Error_correction_i/Switchmod_0/U0/o_signal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y40          FDRE (Prop_fdre_C_Q)         0.141     1.639 r  Error_correction_i/Switchmod_0/U0/o_signal_reg/Q
                         net (fo=47, routed)          0.451     2.090    Error_correction_i/Write4_0/U0/reset_n
    SLICE_X10Y36         LUT1 (Prop_lut1_I0_O)        0.045     2.135 f  Error_correction_i/Write4_0/U0/write_complete_i_2/O
                         net (fo=69, routed)          0.329     2.464    Error_correction_i/Write4_0/U0/write_complete_i_2_n_0
    SLICE_X11Y34         FDCE                                         f  Error_correction_i/Write4_0/U0/write_active_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=282, routed)         0.830     1.979    Error_correction_i/Write4_0/U0/sysclk
    SLICE_X11Y34         FDCE                                         r  Error_correction_i/Write4_0/U0/write_active_reg/C
                         clock pessimism             -0.479     1.500    
    SLICE_X11Y34         FDCE (Remov_fdce_C_CLR)     -0.092     1.408    Error_correction_i/Write4_0/U0/write_active_reg
  -------------------------------------------------------------------
                         required time                         -1.408    
                         arrival time                           2.464    
  -------------------------------------------------------------------
                         slack                                  1.056    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            43 Endpoints
Min Delay            43 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Error_correction_i/RW_ROUTER4_0/U0/A_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            A[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.517ns  (logic 4.174ns (43.856%)  route 5.343ns (56.144%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=282, routed)         1.630     5.174    Error_correction_i/RW_ROUTER4_0/U0/sysclk
    SLICE_X6Y35          FDRE                                         r  Error_correction_i/RW_ROUTER4_0/U0/A_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y35          FDRE (Prop_fdre_C_Q)         0.478     5.652 r  Error_correction_i/RW_ROUTER4_0/U0/A_reg[3]/Q
                         net (fo=1, routed)           5.343    10.995    A_OBUF[3]
    B15                  OBUF (Prop_obuf_I_O)         3.696    14.691 r  A_OBUF[3]_inst/O
                         net (fo=0)                   0.000    14.691    A[3]
    B15                                                               r  A[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Error_correction_i/RW_ROUTER4_0/U0/A_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            A[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.857ns  (logic 4.152ns (46.881%)  route 4.705ns (53.119%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=282, routed)         1.564     5.108    Error_correction_i/RW_ROUTER4_0/U0/sysclk
    SLICE_X10Y35         FDRE                                         r  Error_correction_i/RW_ROUTER4_0/U0/A_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y35         FDRE (Prop_fdre_C_Q)         0.478     5.586 r  Error_correction_i/RW_ROUTER4_0/U0/A_reg[5]/Q
                         net (fo=1, routed)           4.705    10.291    A_OBUF[5]
    J3                   OBUF (Prop_obuf_I_O)         3.674    13.965 r  A_OBUF[5]_inst/O
                         net (fo=0)                   0.000    13.965    A[5]
    J3                                                                r  A[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Error_correction_i/RW_ROUTER4_0/U0/A_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            A[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.848ns  (logic 4.154ns (46.940%)  route 4.695ns (53.060%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=282, routed)         1.565     5.109    Error_correction_i/RW_ROUTER4_0/U0/sysclk
    SLICE_X8Y37          FDRE                                         r  Error_correction_i/RW_ROUTER4_0/U0/A_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y37          FDRE (Prop_fdre_C_Q)         0.478     5.587 r  Error_correction_i/RW_ROUTER4_0/U0/A_reg[1]/Q
                         net (fo=1, routed)           4.695    10.282    A_OBUF[1]
    H1                   OBUF (Prop_obuf_I_O)         3.676    13.957 r  A_OBUF[1]_inst/O
                         net (fo=0)                   0.000    13.957    A[1]
    H1                                                                r  A[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Error_correction_i/RW_ROUTER4_0/U0/A_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            A[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.795ns  (logic 4.023ns (45.741%)  route 4.772ns (54.259%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=282, routed)         1.564     5.108    Error_correction_i/RW_ROUTER4_0/U0/sysclk
    SLICE_X10Y35         FDRE                                         r  Error_correction_i/RW_ROUTER4_0/U0/A_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y35         FDRE (Prop_fdre_C_Q)         0.518     5.626 r  Error_correction_i/RW_ROUTER4_0/U0/A_reg[6]/Q
                         net (fo=1, routed)           4.772    10.398    A_OBUF[6]
    J1                   OBUF (Prop_obuf_I_O)         3.505    13.903 r  A_OBUF[6]_inst/O
                         net (fo=0)                   0.000    13.903    A[6]
    J1                                                                r  A[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Error_correction_i/RW_ROUTER4_0/U0/A_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            A[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.768ns  (logic 4.166ns (47.514%)  route 4.602ns (52.486%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=282, routed)         1.564     5.108    Error_correction_i/RW_ROUTER4_0/U0/sysclk
    SLICE_X10Y35         FDRE                                         r  Error_correction_i/RW_ROUTER4_0/U0/A_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y35         FDRE (Prop_fdre_C_Q)         0.478     5.586 r  Error_correction_i/RW_ROUTER4_0/U0/A_reg[9]/Q
                         net (fo=1, routed)           4.602    10.188    A_OBUF[9]
    L2                   OBUF (Prop_obuf_I_O)         3.688    13.876 r  A_OBUF[9]_inst/O
                         net (fo=0)                   0.000    13.876    A[9]
    L2                                                                r  A[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Error_correction_i/RW_ROUTER4_0/U0/A_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            A[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.643ns  (logic 4.105ns (47.502%)  route 4.537ns (52.498%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=282, routed)         1.565     5.109    Error_correction_i/RW_ROUTER4_0/U0/sysclk
    SLICE_X9Y37          FDRE                                         r  Error_correction_i/RW_ROUTER4_0/U0/A_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y37          FDRE (Prop_fdre_C_Q)         0.419     5.528 r  Error_correction_i/RW_ROUTER4_0/U0/A_reg[13]/Q
                         net (fo=1, routed)           4.537    10.065    A_OBUF[13]
    M2                   OBUF (Prop_obuf_I_O)         3.686    13.752 r  A_OBUF[13]_inst/O
                         net (fo=0)                   0.000    13.752    A[13]
    M2                                                                r  A[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Error_correction_i/RW_ROUTER4_0/U0/A_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            A[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.628ns  (logic 4.039ns (46.817%)  route 4.589ns (53.183%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=282, routed)         1.564     5.108    Error_correction_i/RW_ROUTER4_0/U0/sysclk
    SLICE_X10Y35         FDRE                                         r  Error_correction_i/RW_ROUTER4_0/U0/A_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y35         FDRE (Prop_fdre_C_Q)         0.518     5.626 r  Error_correction_i/RW_ROUTER4_0/U0/A_reg[8]/Q
                         net (fo=1, routed)           4.589    10.215    A_OBUF[8]
    L1                   OBUF (Prop_obuf_I_O)         3.521    13.736 r  A_OBUF[8]_inst/O
                         net (fo=0)                   0.000    13.736    A[8]
    L1                                                                r  A[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Error_correction_i/RW_ROUTER4_0/U0/A_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            A[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.558ns  (logic 4.162ns (48.627%)  route 4.397ns (51.373%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=282, routed)         1.564     5.108    Error_correction_i/RW_ROUTER4_0/U0/sysclk
    SLICE_X10Y35         FDRE                                         r  Error_correction_i/RW_ROUTER4_0/U0/A_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y35         FDRE (Prop_fdre_C_Q)         0.478     5.586 r  Error_correction_i/RW_ROUTER4_0/U0/A_reg[7]/Q
                         net (fo=1, routed)           4.397     9.983    A_OBUF[7]
    K2                   OBUF (Prop_obuf_I_O)         3.684    13.666 r  A_OBUF[7]_inst/O
                         net (fo=0)                   0.000    13.666    A[7]
    K2                                                                r  A[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Error_correction_i/RW_ROUTER4_0/U0/A_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            A[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.489ns  (logic 4.156ns (48.964%)  route 4.332ns (51.036%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=282, routed)         1.565     5.109    Error_correction_i/RW_ROUTER4_0/U0/sysclk
    SLICE_X10Y37         FDRE                                         r  Error_correction_i/RW_ROUTER4_0/U0/A_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y37         FDRE (Prop_fdre_C_Q)         0.478     5.587 r  Error_correction_i/RW_ROUTER4_0/U0/A_reg[11]/Q
                         net (fo=1, routed)           4.332     9.919    A_OBUF[11]
    N3                   OBUF (Prop_obuf_I_O)         3.678    13.598 r  A_OBUF[11]_inst/O
                         net (fo=0)                   0.000    13.598    A[11]
    N3                                                                r  A[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Error_correction_i/RW_ROUTER4_0/U0/A_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            A[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.406ns  (logic 4.029ns (47.935%)  route 4.376ns (52.065%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=282, routed)         1.565     5.109    Error_correction_i/RW_ROUTER4_0/U0/sysclk
    SLICE_X10Y37         FDRE                                         r  Error_correction_i/RW_ROUTER4_0/U0/A_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y37         FDRE (Prop_fdre_C_Q)         0.518     5.627 r  Error_correction_i/RW_ROUTER4_0/U0/A_reg[10]/Q
                         net (fo=1, routed)           4.376    10.003    A_OBUF[10]
    M1                   OBUF (Prop_obuf_I_O)         3.511    13.515 r  A_OBUF[10]_inst/O
                         net (fo=0)                   0.000    13.515    A[10]
    M1                                                                r  A[10] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Error_correction_i/UART_TXmod_0/U0/o_TX_Serial_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            uart_rxd_out
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.735ns  (logic 1.367ns (78.753%)  route 0.369ns (21.247%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=282, routed)         0.589     1.493    Error_correction_i/UART_TXmod_0/U0/sysclk
    SLICE_X1Y32          FDRE                                         r  Error_correction_i/UART_TXmod_0/U0/o_TX_Serial_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y32          FDRE (Prop_fdre_C_Q)         0.141     1.634 r  Error_correction_i/UART_TXmod_0/U0/o_TX_Serial_reg/Q
                         net (fo=2, routed)           0.369     2.002    uart_rxd_out_OBUF
    J18                  OBUF (Prop_obuf_I_O)         1.226     3.228 r  uart_rxd_out_OBUF_inst/O
                         net (fo=0)                   0.000     3.228    uart_rxd_out
    J18                                                               r  uart_rxd_out (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Error_correction_i/RW_ROUTER4_0/U0/DQ_t_reg[7]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            DQ[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.093ns  (logic 1.026ns (49.019%)  route 1.067ns (50.981%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=282, routed)         0.557     1.461    Error_correction_i/RW_ROUTER4_0/U0/sysclk
    SLICE_X14Y29         FDPE                                         r  Error_correction_i/RW_ROUTER4_0/U0/DQ_t_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y29         FDPE (Prop_fdpe_C_Q)         0.148     1.609 r  Error_correction_i/RW_ROUTER4_0/U0/DQ_t_reg[7]/Q
                         net (fo=1, routed)           1.067     2.676    gen_iobuf[7].iobuf_inst/T
    U4                   OBUFT (TriStatD_obuft_T_O)
                                                      0.878     3.554 r  gen_iobuf[7].iobuf_inst/OBUFT/O
                         net (fo=1, unset)            0.000     3.554    DQ[7]
    U4                                                                r  DQ[7] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Error_correction_i/RW_ROUTER4_0/U0/DQ_t_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            DQ[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.200ns  (logic 1.026ns (46.644%)  route 1.174ns (53.356%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=282, routed)         0.563     1.467    Error_correction_i/RW_ROUTER4_0/U0/sysclk
    SLICE_X14Y37         FDPE                                         r  Error_correction_i/RW_ROUTER4_0/U0/DQ_t_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y37         FDPE (Prop_fdpe_C_Q)         0.148     1.615 r  Error_correction_i/RW_ROUTER4_0/U0/DQ_t_reg[3]/Q
                         net (fo=1, routed)           1.174     2.788    gen_iobuf[3].iobuf_inst/T
    W3                   OBUFT (TriStatD_obuft_T_O)
                                                      0.878     3.666 r  gen_iobuf[3].iobuf_inst/OBUFT/O
                         net (fo=1, unset)            0.000     3.666    DQ[3]
    W3                                                                r  DQ[3] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Error_correction_i/RW_ROUTER4_0/U0/DQ_t_reg[4]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            DQ[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.287ns  (logic 0.988ns (43.206%)  route 1.299ns (56.794%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=282, routed)         0.562     1.466    Error_correction_i/RW_ROUTER4_0/U0/sysclk
    SLICE_X14Y35         FDPE                                         r  Error_correction_i/RW_ROUTER4_0/U0/DQ_t_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y35         FDPE (Prop_fdpe_C_Q)         0.164     1.630 r  Error_correction_i/RW_ROUTER4_0/U0/DQ_t_reg[4]/Q
                         net (fo=1, routed)           1.299     2.928    gen_iobuf[4].iobuf_inst/T
    V3                   OBUFT (TriStatD_obuft_T_O)
                                                      0.824     3.752 r  gen_iobuf[4].iobuf_inst/OBUFT/O
                         net (fo=1, unset)            0.000     3.752    DQ[4]
    V3                                                                r  DQ[4] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Error_correction_i/RW_ROUTER4_0/U0/DQ_o_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            DQ[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.300ns  (logic 1.374ns (59.746%)  route 0.926ns (40.254%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=282, routed)         0.562     1.466    Error_correction_i/RW_ROUTER4_0/U0/sysclk
    SLICE_X10Y35         FDRE                                         r  Error_correction_i/RW_ROUTER4_0/U0/DQ_o_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y35         FDRE (Prop_fdre_C_Q)         0.164     1.630 r  Error_correction_i/RW_ROUTER4_0/U0/DQ_o_reg[2]/Q
                         net (fo=1, routed)           0.926     2.556    gen_iobuf[2].iobuf_inst/I
    V2                   OBUFT (Prop_obuft_I_O)       1.210     3.766 r  gen_iobuf[2].iobuf_inst/OBUFT/O
                         net (fo=1, unset)            0.000     3.766    DQ[2]
    V2                                                                r  DQ[2] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Error_correction_i/RW_ROUTER4_0/U0/A_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            A[21]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.306ns  (logic 1.395ns (60.486%)  route 0.911ns (39.514%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=282, routed)         0.563     1.467    Error_correction_i/RW_ROUTER4_0/U0/sysclk
    SLICE_X9Y37          FDRE                                         r  Error_correction_i/RW_ROUTER4_0/U0/A_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y37          FDRE (Prop_fdre_C_Q)         0.128     1.595 r  Error_correction_i/RW_ROUTER4_0/U0/A_reg[21]/Q
                         net (fo=1, routed)           0.911     2.506    A_OBUF[21]
    T2                   OBUF (Prop_obuf_I_O)         1.267     3.773 r  A_OBUF[21]_inst/O
                         net (fo=0)                   0.000     3.773    A[21]
    T2                                                                r  A[21] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Error_correction_i/RW_ROUTER4_0/U0/DQ_t_reg[11]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            DQ[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.331ns  (logic 1.025ns (43.970%)  route 1.306ns (56.030%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=282, routed)         0.559     1.463    Error_correction_i/RW_ROUTER4_0/U0/sysclk
    SLICE_X14Y31         FDPE                                         r  Error_correction_i/RW_ROUTER4_0/U0/DQ_t_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y31         FDPE (Prop_fdpe_C_Q)         0.148     1.611 r  Error_correction_i/RW_ROUTER4_0/U0/DQ_t_reg[11]/Q
                         net (fo=1, routed)           1.306     2.917    gen_iobuf[11].iobuf_inst/T
    U2                   OBUFT (TriStatD_obuft_T_O)
                                                      0.877     3.794 r  gen_iobuf[11].iobuf_inst/OBUFT/O
                         net (fo=1, unset)            0.000     3.794    DQ[11]
    U2                                                                r  DQ[11] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Error_correction_i/RW_ROUTER4_0/U0/DQ_t_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            DQ[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.379ns  (logic 1.025ns (43.076%)  route 1.354ns (56.924%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=282, routed)         0.563     1.467    Error_correction_i/RW_ROUTER4_0/U0/sysclk
    SLICE_X14Y37         FDPE                                         r  Error_correction_i/RW_ROUTER4_0/U0/DQ_t_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y37         FDPE (Prop_fdpe_C_Q)         0.148     1.615 r  Error_correction_i/RW_ROUTER4_0/U0/DQ_t_reg[1]/Q
                         net (fo=1, routed)           1.354     2.969    gen_iobuf[1].iobuf_inst/T
    W2                   OBUFT (TriStatD_obuft_T_O)
                                                      0.877     3.846 r  gen_iobuf[1].iobuf_inst/OBUFT/O
                         net (fo=1, unset)            0.000     3.846    DQ[1]
    W2                                                                r  DQ[1] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Error_correction_i/RW_ROUTER4_0/U0/DQ_t_reg[10]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            DQ[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.385ns  (logic 0.988ns (41.434%)  route 1.397ns (58.566%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=282, routed)         0.559     1.463    Error_correction_i/RW_ROUTER4_0/U0/sysclk
    SLICE_X14Y31         FDPE                                         r  Error_correction_i/RW_ROUTER4_0/U0/DQ_t_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y31         FDPE (Prop_fdpe_C_Q)         0.164     1.627 r  Error_correction_i/RW_ROUTER4_0/U0/DQ_t_reg[10]/Q
                         net (fo=1, routed)           1.397     3.023    gen_iobuf[10].iobuf_inst/T
    U5                   OBUFT (TriStatD_obuft_T_O)
                                                      0.824     3.847 r  gen_iobuf[10].iobuf_inst/OBUFT/O
                         net (fo=1, unset)            0.000     3.847    DQ[10]
    U5                                                                r  DQ[10] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Error_correction_i/RW_ROUTER4_0/U0/DQ_t_reg[13]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            DQ[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.390ns  (logic 1.025ns (42.880%)  route 1.365ns (57.120%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=282, routed)         0.560     1.464    Error_correction_i/RW_ROUTER4_0/U0/sysclk
    SLICE_X14Y32         FDPE                                         r  Error_correction_i/RW_ROUTER4_0/U0/DQ_t_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y32         FDPE (Prop_fdpe_C_Q)         0.148     1.612 r  Error_correction_i/RW_ROUTER4_0/U0/DQ_t_reg[13]/Q
                         net (fo=1, routed)           1.365     2.977    gen_iobuf[13].iobuf_inst/T
    U3                   OBUFT (TriStatD_obuft_T_O)
                                                      0.877     3.854 r  gen_iobuf[13].iobuf_inst/OBUFT/O
                         net (fo=1, unset)            0.000     3.854    DQ[13]
    U3                                                                r  DQ[13] (INOUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay            20 Endpoints
Min Delay            20 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btn0
                            (input port)
  Destination:            Error_correction_i/Switchmod_0/U0/o_signal_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.601ns  (logic 1.587ns (28.335%)  route 4.014ns (71.665%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        4.882ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.882ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 r  btn0 (IN)
                         net (fo=0)                   0.000     0.000    btn0
    A18                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  btn0_IBUF_inst/O
                         net (fo=3, routed)           3.635     5.098    Error_correction_i/Switchmod_0/U0/i_signal
    SLICE_X3Y40          LUT3 (Prop_lut3_I1_O)        0.124     5.222 r  Error_correction_i/Switchmod_0/U0/o_signal_i_1/O
                         net (fo=2, routed)           0.378     5.601    Error_correction_i/Switchmod_0/U0/o_signal_i_1_n_0
    SLICE_X3Y40          FDRE                                         r  Error_correction_i/Switchmod_0/U0/o_signal_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.274    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.365 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=282, routed)         1.517     4.882    Error_correction_i/Switchmod_0/U0/sysclk
    SLICE_X3Y40          FDRE                                         r  Error_correction_i/Switchmod_0/U0/o_signal_reg/C

Slack:                    inf
  Source:                 btn0
                            (input port)
  Destination:            Error_correction_i/Switchmod_0/U0/o_signal_reg_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.411ns  (logic 1.587ns (29.326%)  route 3.825ns (70.674%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        4.882ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.882ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 r  btn0 (IN)
                         net (fo=0)                   0.000     0.000    btn0
    A18                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  btn0_IBUF_inst/O
                         net (fo=3, routed)           3.635     5.098    Error_correction_i/Switchmod_0/U0/i_signal
    SLICE_X3Y40          LUT3 (Prop_lut3_I1_O)        0.124     5.222 r  Error_correction_i/Switchmod_0/U0/o_signal_i_1/O
                         net (fo=2, routed)           0.189     5.411    Error_correction_i/Switchmod_0/U0/o_signal_i_1_n_0
    SLICE_X2Y40          FDRE                                         r  Error_correction_i/Switchmod_0/U0/o_signal_reg_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.274    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.365 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=282, routed)         1.517     4.882    Error_correction_i/Switchmod_0/U0/sysclk
    SLICE_X2Y40          FDRE                                         r  Error_correction_i/Switchmod_0/U0/o_signal_reg_lopt_replica/C

Slack:                    inf
  Source:                 btn0
                            (input port)
  Destination:            Error_correction_i/Switchmod_0/U0/State_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.248ns  (logic 1.613ns (30.733%)  route 3.635ns (69.267%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        4.882ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.882ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 r  btn0 (IN)
                         net (fo=0)                   0.000     0.000    btn0
    A18                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  btn0_IBUF_inst/O
                         net (fo=3, routed)           3.635     5.098    Error_correction_i/Switchmod_0/U0/i_signal
    SLICE_X3Y40          LUT3 (Prop_lut3_I0_O)        0.150     5.248 r  Error_correction_i/Switchmod_0/U0/State_i_1/O
                         net (fo=1, routed)           0.000     5.248    Error_correction_i/Switchmod_0/U0/State_i_1_n_0
    SLICE_X3Y40          FDRE                                         r  Error_correction_i/Switchmod_0/U0/State_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.274    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.365 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=282, routed)         1.517     4.882    Error_correction_i/Switchmod_0/U0/sysclk
    SLICE_X3Y40          FDRE                                         r  Error_correction_i/Switchmod_0/U0/State_reg/C

Slack:                    inf
  Source:                 btn0
                            (input port)
  Destination:            Error_correction_i/Switchmod_0/U0/i_signal_prev_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.045ns  (logic 1.463ns (29.001%)  route 3.582ns (70.999%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.882ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.882ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 r  btn0 (IN)
                         net (fo=0)                   0.000     0.000    btn0
    A18                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  btn0_IBUF_inst/O
                         net (fo=3, routed)           3.582     5.045    Error_correction_i/Switchmod_0/U0/i_signal
    SLICE_X3Y40          FDRE                                         r  Error_correction_i/Switchmod_0/U0/i_signal_prev_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.274    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.365 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=282, routed)         1.517     4.882    Error_correction_i/Switchmod_0/U0/sysclk
    SLICE_X3Y40          FDRE                                         r  Error_correction_i/Switchmod_0/U0/i_signal_prev_reg/C

Slack:                    inf
  Source:                 DQ[8]
                            (input port)
  Destination:            Error_correction_i/Read4_0/U0/data_buf_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.578ns  (logic 1.450ns (31.666%)  route 3.128ns (68.334%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.870ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.870ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V5                                                0.000     0.000 r  DQ[8] (INOUT)
                         net (fo=1, unset)            0.000     0.000    gen_iobuf[8].iobuf_inst/IO
    V5                   IBUF (Prop_ibuf_I_O)         1.450     1.450 r  gen_iobuf[8].iobuf_inst/IBUF/O
                         net (fo=1, routed)           3.128     4.578    Error_correction_i/Read4_0/U0/DQ_i[8]
    SLICE_X7Y28          FDRE                                         r  Error_correction_i/Read4_0/U0/data_buf_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.274    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.365 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=282, routed)         1.505     4.870    Error_correction_i/Read4_0/U0/sysclk
    SLICE_X7Y28          FDRE                                         r  Error_correction_i/Read4_0/U0/data_buf_reg[8]/C

Slack:                    inf
  Source:                 DQ[3]
                            (input port)
  Destination:            Error_correction_i/Read4_0/U0/data_buf_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.559ns  (logic 1.471ns (32.259%)  route 3.088ns (67.741%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.807ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.807ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W3                                                0.000     0.000 r  DQ[3] (INOUT)
                         net (fo=1, unset)            0.000     0.000    gen_iobuf[3].iobuf_inst/IO
    W3                   IBUF (Prop_ibuf_I_O)         1.471     1.471 r  gen_iobuf[3].iobuf_inst/IBUF/O
                         net (fo=1, routed)           3.088     4.559    Error_correction_i/Read4_0/U0/DQ_i[3]
    SLICE_X9Y32          FDRE                                         r  Error_correction_i/Read4_0/U0/data_buf_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.274    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.365 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=282, routed)         1.442     4.807    Error_correction_i/Read4_0/U0/sysclk
    SLICE_X9Y32          FDRE                                         r  Error_correction_i/Read4_0/U0/data_buf_reg[3]/C

Slack:                    inf
  Source:                 DQ[10]
                            (input port)
  Destination:            Error_correction_i/Read4_0/U0/data_buf_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.544ns  (logic 1.465ns (32.244%)  route 3.079ns (67.756%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.870ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.870ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U5                                                0.000     0.000 r  DQ[10] (INOUT)
                         net (fo=1, unset)            0.000     0.000    gen_iobuf[10].iobuf_inst/IO
    U5                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  gen_iobuf[10].iobuf_inst/IBUF/O
                         net (fo=1, routed)           3.079     4.544    Error_correction_i/Read4_0/U0/DQ_i[10]
    SLICE_X6Y28          FDRE                                         r  Error_correction_i/Read4_0/U0/data_buf_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.274    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.365 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=282, routed)         1.505     4.870    Error_correction_i/Read4_0/U0/sysclk
    SLICE_X6Y28          FDRE                                         r  Error_correction_i/Read4_0/U0/data_buf_reg[10]/C

Slack:                    inf
  Source:                 DQ[14]
                            (input port)
  Destination:            Error_correction_i/Read4_0/U0/data_buf_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.493ns  (logic 1.477ns (32.866%)  route 3.016ns (67.134%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.870ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.870ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U7                                                0.000     0.000 r  DQ[14] (INOUT)
                         net (fo=1, unset)            0.000     0.000    gen_iobuf[14].iobuf_inst/IO
    U7                   IBUF (Prop_ibuf_I_O)         1.477     1.477 r  gen_iobuf[14].iobuf_inst/IBUF/O
                         net (fo=1, routed)           3.016     4.493    Error_correction_i/Read4_0/U0/DQ_i[14]
    SLICE_X6Y28          FDRE                                         r  Error_correction_i/Read4_0/U0/data_buf_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.274    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.365 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=282, routed)         1.505     4.870    Error_correction_i/Read4_0/U0/sysclk
    SLICE_X6Y28          FDRE                                         r  Error_correction_i/Read4_0/U0/data_buf_reg[14]/C

Slack:                    inf
  Source:                 DQ[4]
                            (input port)
  Destination:            Error_correction_i/Read4_0/U0/data_buf_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.487ns  (logic 1.453ns (32.392%)  route 3.034ns (67.608%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.872ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.872ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V3                                                0.000     0.000 r  DQ[4] (INOUT)
                         net (fo=1, unset)            0.000     0.000    gen_iobuf[4].iobuf_inst/IO
    V3                   IBUF (Prop_ibuf_I_O)         1.453     1.453 r  gen_iobuf[4].iobuf_inst/IBUF/O
                         net (fo=1, routed)           3.034     4.487    Error_correction_i/Read4_0/U0/DQ_i[4]
    SLICE_X6Y31          FDRE                                         r  Error_correction_i/Read4_0/U0/data_buf_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.274    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.365 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=282, routed)         1.507     4.872    Error_correction_i/Read4_0/U0/sysclk
    SLICE_X6Y31          FDRE                                         r  Error_correction_i/Read4_0/U0/data_buf_reg[4]/C

Slack:                    inf
  Source:                 DQ[0]
                            (input port)
  Destination:            Error_correction_i/Read4_0/U0/data_buf_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.458ns  (logic 1.453ns (32.588%)  route 3.005ns (67.412%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.872ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.872ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U1                                                0.000     0.000 r  DQ[0] (INOUT)
                         net (fo=1, unset)            0.000     0.000    gen_iobuf[0].iobuf_inst/IO
    U1                   IBUF (Prop_ibuf_I_O)         1.453     1.453 r  gen_iobuf[0].iobuf_inst/IBUF/O
                         net (fo=1, routed)           3.005     4.458    Error_correction_i/Read4_0/U0/DQ_i[0]
    SLICE_X6Y31          FDRE                                         r  Error_correction_i/Read4_0/U0/data_buf_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.274    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.365 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=282, routed)         1.507     4.872    Error_correction_i/Read4_0/U0/sysclk
    SLICE_X6Y31          FDRE                                         r  Error_correction_i/Read4_0/U0/data_buf_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 DQ[13]
                            (input port)
  Destination:            Error_correction_i/Read4_0/U0/data_buf_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.446ns  (logic 0.217ns (15.015%)  route 1.229ns (84.985%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.977ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U3                                                0.000     0.000 r  DQ[13] (INOUT)
                         net (fo=1, unset)            0.000     0.000    gen_iobuf[13].iobuf_inst/IO
    U3                   IBUF (Prop_ibuf_I_O)         0.217     0.217 r  gen_iobuf[13].iobuf_inst/IBUF/O
                         net (fo=1, routed)           1.229     1.446    Error_correction_i/Read4_0/U0/DQ_i[13]
    SLICE_X9Y32          FDRE                                         r  Error_correction_i/Read4_0/U0/data_buf_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=282, routed)         0.828     1.977    Error_correction_i/Read4_0/U0/sysclk
    SLICE_X9Y32          FDRE                                         r  Error_correction_i/Read4_0/U0/data_buf_reg[13]/C

Slack:                    inf
  Source:                 DQ[11]
                            (input port)
  Destination:            Error_correction_i/Read4_0/U0/data_buf_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.447ns  (logic 0.216ns (14.946%)  route 1.231ns (85.054%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.976ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.976ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U2                                                0.000     0.000 r  DQ[11] (INOUT)
                         net (fo=1, unset)            0.000     0.000    gen_iobuf[11].iobuf_inst/IO
    U2                   IBUF (Prop_ibuf_I_O)         0.216     0.216 r  gen_iobuf[11].iobuf_inst/IBUF/O
                         net (fo=1, routed)           1.231     1.447    Error_correction_i/Read4_0/U0/DQ_i[11]
    SLICE_X9Y31          FDRE                                         r  Error_correction_i/Read4_0/U0/data_buf_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=282, routed)         0.827     1.976    Error_correction_i/Read4_0/U0/sysclk
    SLICE_X9Y31          FDRE                                         r  Error_correction_i/Read4_0/U0/data_buf_reg[11]/C

Slack:                    inf
  Source:                 DQ[5]
                            (input port)
  Destination:            Error_correction_i/Read4_0/U0/data_buf_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.498ns  (logic 0.226ns (15.119%)  route 1.271ns (84.881%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.001ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.001ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W5                                                0.000     0.000 r  DQ[5] (INOUT)
                         net (fo=1, unset)            0.000     0.000    gen_iobuf[5].iobuf_inst/IO
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  gen_iobuf[5].iobuf_inst/IBUF/O
                         net (fo=1, routed)           1.271     1.498    Error_correction_i/Read4_0/U0/DQ_i[5]
    SLICE_X7Y28          FDRE                                         r  Error_correction_i/Read4_0/U0/data_buf_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=282, routed)         0.852     2.001    Error_correction_i/Read4_0/U0/sysclk
    SLICE_X7Y28          FDRE                                         r  Error_correction_i/Read4_0/U0/data_buf_reg[5]/C

Slack:                    inf
  Source:                 DQ[7]
                            (input port)
  Destination:            Error_correction_i/Read4_0/U0/data_buf_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.509ns  (logic 0.212ns (14.083%)  route 1.296ns (85.917%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.004ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.004ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U4                                                0.000     0.000 r  DQ[7] (INOUT)
                         net (fo=1, unset)            0.000     0.000    gen_iobuf[7].iobuf_inst/IO
    U4                   IBUF (Prop_ibuf_I_O)         0.212     0.212 r  gen_iobuf[7].iobuf_inst/IBUF/O
                         net (fo=1, routed)           1.296     1.509    Error_correction_i/Read4_0/U0/DQ_i[7]
    SLICE_X6Y31          FDRE                                         r  Error_correction_i/Read4_0/U0/data_buf_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=282, routed)         0.855     2.004    Error_correction_i/Read4_0/U0/sysclk
    SLICE_X6Y31          FDRE                                         r  Error_correction_i/Read4_0/U0/data_buf_reg[7]/C

Slack:                    inf
  Source:                 DQ[2]
                            (input port)
  Destination:            Error_correction_i/Read4_0/U0/data_buf_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.543ns  (logic 0.223ns (14.428%)  route 1.320ns (85.572%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.977ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V2                                                0.000     0.000 r  DQ[2] (INOUT)
                         net (fo=1, unset)            0.000     0.000    gen_iobuf[2].iobuf_inst/IO
    V2                   IBUF (Prop_ibuf_I_O)         0.223     0.223 r  gen_iobuf[2].iobuf_inst/IBUF/O
                         net (fo=1, routed)           1.320     1.543    Error_correction_i/Read4_0/U0/DQ_i[2]
    SLICE_X9Y32          FDRE                                         r  Error_correction_i/Read4_0/U0/data_buf_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=282, routed)         0.828     1.977    Error_correction_i/Read4_0/U0/sysclk
    SLICE_X9Y32          FDRE                                         r  Error_correction_i/Read4_0/U0/data_buf_reg[2]/C

Slack:                    inf
  Source:                 DQ[6]
                            (input port)
  Destination:            Error_correction_i/Read4_0/U0/data_buf_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.559ns  (logic 0.236ns (15.149%)  route 1.323ns (84.851%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.001ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.001ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V4                                                0.000     0.000 r  DQ[6] (INOUT)
                         net (fo=1, unset)            0.000     0.000    gen_iobuf[6].iobuf_inst/IO
    V4                   IBUF (Prop_ibuf_I_O)         0.236     0.236 r  gen_iobuf[6].iobuf_inst/IBUF/O
                         net (fo=1, routed)           1.323     1.559    Error_correction_i/Read4_0/U0/DQ_i[6]
    SLICE_X7Y28          FDRE                                         r  Error_correction_i/Read4_0/U0/data_buf_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=282, routed)         0.852     2.001    Error_correction_i/Read4_0/U0/sysclk
    SLICE_X7Y28          FDRE                                         r  Error_correction_i/Read4_0/U0/data_buf_reg[6]/C

Slack:                    inf
  Source:                 DQ[1]
                            (input port)
  Destination:            Error_correction_i/Read4_0/U0/data_buf_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.571ns  (logic 0.237ns (15.063%)  route 1.334ns (84.937%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.004ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.004ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W2                                                0.000     0.000 r  DQ[1] (INOUT)
                         net (fo=1, unset)            0.000     0.000    gen_iobuf[1].iobuf_inst/IO
    W2                   IBUF (Prop_ibuf_I_O)         0.237     0.237 r  gen_iobuf[1].iobuf_inst/IBUF/O
                         net (fo=1, routed)           1.334     1.571    Error_correction_i/Read4_0/U0/DQ_i[1]
    SLICE_X6Y31          FDRE                                         r  Error_correction_i/Read4_0/U0/data_buf_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=282, routed)         0.855     2.004    Error_correction_i/Read4_0/U0/sysclk
    SLICE_X6Y31          FDRE                                         r  Error_correction_i/Read4_0/U0/data_buf_reg[1]/C

Slack:                    inf
  Source:                 DQ[12]
                            (input port)
  Destination:            Error_correction_i/Read4_0/U0/data_buf_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.572ns  (logic 0.242ns (15.410%)  route 1.330ns (84.590%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.001ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.001ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W6                                                0.000     0.000 r  DQ[12] (INOUT)
                         net (fo=1, unset)            0.000     0.000    gen_iobuf[12].iobuf_inst/IO
    W6                   IBUF (Prop_ibuf_I_O)         0.242     0.242 r  gen_iobuf[12].iobuf_inst/IBUF/O
                         net (fo=1, routed)           1.330     1.572    Error_correction_i/Read4_0/U0/DQ_i[12]
    SLICE_X6Y28          FDRE                                         r  Error_correction_i/Read4_0/U0/data_buf_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=282, routed)         0.852     2.001    Error_correction_i/Read4_0/U0/sysclk
    SLICE_X6Y28          FDRE                                         r  Error_correction_i/Read4_0/U0/data_buf_reg[12]/C

Slack:                    inf
  Source:                 DQ[3]
                            (input port)
  Destination:            Error_correction_i/Read4_0/U0/data_buf_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.604ns  (logic 0.239ns (14.873%)  route 1.365ns (85.127%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.977ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W3                                                0.000     0.000 r  DQ[3] (INOUT)
                         net (fo=1, unset)            0.000     0.000    gen_iobuf[3].iobuf_inst/IO
    W3                   IBUF (Prop_ibuf_I_O)         0.239     0.239 r  gen_iobuf[3].iobuf_inst/IBUF/O
                         net (fo=1, routed)           1.365     1.604    Error_correction_i/Read4_0/U0/DQ_i[3]
    SLICE_X9Y32          FDRE                                         r  Error_correction_i/Read4_0/U0/data_buf_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=282, routed)         0.828     1.977    Error_correction_i/Read4_0/U0/sysclk
    SLICE_X9Y32          FDRE                                         r  Error_correction_i/Read4_0/U0/data_buf_reg[3]/C

Slack:                    inf
  Source:                 DQ[15]
                            (input port)
  Destination:            Error_correction_i/Read4_0/U0/data_buf_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.609ns  (logic 0.224ns (13.920%)  route 1.385ns (86.080%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.001ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.001ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W7                                                0.000     0.000 r  DQ[15] (INOUT)
                         net (fo=1, unset)            0.000     0.000    gen_iobuf[15].iobuf_inst/IO
    W7                   IBUF (Prop_ibuf_I_O)         0.224     0.224 r  gen_iobuf[15].iobuf_inst/IBUF/O
                         net (fo=1, routed)           1.385     1.609    Error_correction_i/Read4_0/U0/DQ_i[15]
    SLICE_X6Y28          FDRE                                         r  Error_correction_i/Read4_0/U0/data_buf_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=282, routed)         0.852     2.001    Error_correction_i/Read4_0/U0/sysclk
    SLICE_X6Y28          FDRE                                         r  Error_correction_i/Read4_0/U0/data_buf_reg[15]/C





