

================================================================
== Vivado HLS Report for 'k2c_dense'
================================================================
* Date:           Tue Apr 23 20:38:09 2024

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        Webmodel_final
* Solution:       solution1
* Product family: artix7
* Target device:  xc7a200tsbv484-2


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     9.286|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    ?|    ?|    ?|    ?|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        +------------------------------+-------------------+-----+-----+-----+-----+---------+
        |                              |                   |  Latency  |  Interval | Pipeline|
        |           Instance           |       Module      | min | max | min | max |   Type  |
        +------------------------------+-------------------+-----+-----+-----+-----+---------+
        |grp_k2c_dot_2_fu_238          |k2c_dot_2          |    ?|    ?|    ?|    ?|   none  |
        |grp_k2c_affine_matmul_fu_263  |k2c_affine_matmul  |    ?|    ?|    ?|    ?|   none  |
        +------------------------------+-------------------+-----+-----+-----+-----+---------+

        * Loop: 
        +-------------+-----+-----+----------+-----------+-----------+------+----------+
        |             |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name  | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1     |    ?|    ?|        28|          1|          1|     ?|    yes   |
        |- Loop 2     |    ?|    ?|         ?|          -|          -|     ?|    no    |
        | + Loop 2.1  |    ?|    ?|         7|          6|          1|     ?|    yes   |
        |- Loop 3     |    ?|    ?|        28|          1|          1|     ?|    yes   |
        +-------------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  |
+-----------------+---------+-------+--------+--------+
|DSP              |        -|      -|       -|       -|
|Expression       |        -|      -|       0|     596|
|FIFO             |        -|      -|       -|       -|
|Instance         |        2|    134|   46682|   37213|
|Memory           |        -|      -|       -|       -|
|Multiplexer      |        -|      -|       -|     512|
|Register         |        0|      -|    1100|     128|
+-----------------+---------+-------+--------+--------+
|Total            |        2|    134|   47782|   38449|
+-----------------+---------+-------+--------+--------+
|Available        |      730|    740|  269200|  129000|
+-----------------+---------+-------+--------+--------+
|Utilization (%)  |    ~0   |     18|      17|      29|
+-----------------+---------+-------+--------+--------+

+ Detail: 
    * Instance: 
    +------------------------------+----------------------+---------+-------+-------+-------+
    |           Instance           |        Module        | BRAM_18K| DSP48E|   FF  |  LUT  |
    +------------------------------+----------------------+---------+-------+-------+-------+
    |WebModel_fadd_32ncud_U166     |WebModel_fadd_32ncud  |        0|      2|    205|    203|
    |WebModel_fdiv_32nqcK_U167     |WebModel_fdiv_32nqcK  |        0|      0|    564|    798|
    |WebModel_fexp_32nrcU_U168     |WebModel_fexp_32nrcU  |        0|      7|    324|    904|
    |WebModel_mul_64s_bkb_U169     |WebModel_mul_64s_bkb  |        0|     16|    361|    195|
    |grp_k2c_affine_matmul_fu_263  |k2c_affine_matmul     |        0|     40|   2127|   1571|
    |grp_k2c_dot_2_fu_238          |k2c_dot_2             |        2|     69|  43101|  33542|
    +------------------------------+----------------------+---------+-------+-------+-------+
    |Total                         |                      |        2|    134|  46682|  37213|
    +------------------------------+----------------------+---------+-------+-------+-------+

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+-------+---+----+------------+------------+
    |      Variable Name      | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+-------+---+----+------------+------------+
    |i_25_fu_381_p2           |     +    |      0|  0|  71|          64|          64|
    |i_52_fu_396_p2           |     +    |      0|  0|  22|          15|           1|
    |i_fu_438_p2              |     +    |      0|  0|  22|          15|           1|
    |j_fu_361_p2              |     +    |      0|  0|  71|          64|           1|
    |tmp_9_fu_324_p2          |     +    |      0|  0|  71|          64|           2|
    |tmp_i_52_fu_371_p2       |     +    |      0|  0|  23|          16|          16|
    |exitcond_i3_fu_356_p2    |   icmp   |      0|  0|  29|          64|          64|
    |exitcond_i5_fu_391_p2    |   icmp   |      0|  0|  29|          64|          64|
    |exitcond_i_fu_433_p2     |   icmp   |      0|  0|  29|          64|          64|
    |icmp_fu_341_p2           |   icmp   |      0|  0|  29|          63|           1|
    |tmp_fu_318_p2            |   icmp   |      0|  0|  29|          64|           2|
    |tmp_i2_fu_347_p2         |   icmp   |      0|  0|  29|          64|          64|
    |outrows_fu_417_p3        |  select  |      0|  0|  64|           1|          64|
    |ap_enable_pp0            |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_pp1            |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_pp2            |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1  |    xor   |      0|  0|   2|           2|           1|
    |ap_enable_reg_pp1_iter1  |    xor   |      0|  0|   2|           2|           1|
    |ap_enable_reg_pp2_iter1  |    xor   |      0|  0|   2|           2|           1|
    |tmp_neg_i1_fu_406_p2     |    xor   |      0|  0|  33|          32|          33|
    |tmp_neg_i_fu_448_p2      |    xor   |      0|  0|  33|          32|          33|
    +-------------------------+----------+-------+---+----+------------+------------+
    |Total                    |          |      0|  0| 596|         695|         483|
    +-------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +------------------------------+----+-----------+-----+-----------+
    |             Name             | LUT| Input Size| Bits| Total Bits|
    +------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                     |  89|         18|    1|         18|
    |ap_enable_reg_pp0_iter1       |  15|          3|    1|          3|
    |ap_enable_reg_pp1_iter1       |   9|          2|    1|          2|
    |ap_enable_reg_pp1_iter27      |   9|          2|    1|          2|
    |ap_enable_reg_pp2_iter1       |   9|          2|    1|          2|
    |ap_enable_reg_pp2_iter27      |   9|          2|    1|          2|
    |ap_phi_mux_j_i_phi_fu_208_p4  |   9|          2|   64|        128|
    |bias_array_address0           |  15|          3|   15|         45|
    |bias_array_ce0                |  15|          3|    1|          3|
    |grp_fu_279_p0                 |  15|          3|   32|         96|
    |grp_fu_279_p1                 |  15|          3|   32|         96|
    |grp_fu_291_p1                 |  15|          3|   32|         96|
    |i_i1_reg_192                  |   9|          2|   64|        128|
    |i_i4_reg_216                  |   9|          2|   15|         30|
    |i_i_reg_227                   |   9|          2|   15|         30|
    |input_array_address0          |  15|          3|   15|         45|
    |input_array_ce0               |  15|          3|    1|          3|
    |input_shape_address0          |  15|          3|    3|          9|
    |input_shape_ce0               |  15|          3|    1|          3|
    |j_i_reg_204                   |   9|          2|   64|        128|
    |kernel_array_address0         |  15|          3|   15|         45|
    |kernel_array_ce0              |  15|          3|    1|          3|
    |kernel_shape_address0         |  21|          4|    3|         12|
    |kernel_shape_ce0              |  15|          3|    1|          3|
    |output_array_address0         |  33|          6|   15|         90|
    |output_array_address1         |  15|          3|   15|         45|
    |output_array_ce0              |  21|          4|    1|          4|
    |output_array_d0               |  27|          5|   32|        160|
    |output_array_we0              |  21|          4|    1|          4|
    |reg_296                       |   9|          2|   32|         64|
    +------------------------------+----+-----------+-----+-----------+
    |Total                         | 512|        103|  476|       1299|
    +------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------------+----+----+-----+-----------+
    |                    Name                   | FF | LUT| Bits| Const Bits|
    +-------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                  |  17|   0|   17|          0|
    |ap_enable_reg_pp0_iter0                    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                    |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter0                    |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter1                    |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter10                   |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter11                   |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter12                   |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter13                   |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter14                   |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter15                   |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter16                   |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter17                   |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter18                   |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter19                   |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter2                    |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter20                   |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter21                   |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter22                   |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter23                   |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter24                   |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter25                   |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter26                   |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter27                   |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter3                    |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter4                    |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter5                    |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter6                    |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter7                    |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter8                    |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter9                    |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter0                    |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter1                    |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter10                   |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter11                   |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter12                   |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter13                   |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter14                   |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter15                   |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter16                   |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter17                   |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter18                   |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter19                   |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter2                    |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter20                   |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter21                   |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter22                   |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter23                   |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter24                   |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter25                   |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter26                   |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter27                   |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter3                    |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter4                    |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter5                    |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter6                    |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter7                    |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter8                    |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter9                    |   1|   0|    1|          0|
    |bias_array_load_reg_543                    |  32|   0|   32|          0|
    |exitcond_i3_reg_524                        |   1|   0|    1|          0|
    |exitcond_i5_reg_553                        |   1|   0|    1|          0|
    |exitcond_i_reg_600                         |   1|   0|    1|          0|
    |grp_k2c_affine_matmul_fu_263_ap_start_reg  |   1|   0|    1|          0|
    |grp_k2c_dot_2_fu_238_ap_start_reg          |   1|   0|    1|          0|
    |i_i1_reg_192                               |  64|   0|   64|          0|
    |i_i4_reg_216                               |  15|   0|   15|          0|
    |i_i_reg_227                                |  15|   0|   15|          0|
    |icmp_reg_500                               |   1|   0|    1|          0|
    |innerdim_reg_590                           |  64|   0|   64|          0|
    |j_i_reg_204                                |  64|   0|   64|          0|
    |j_reg_528                                  |  64|   0|   64|          0|
    |outcols_reg_579                            |  64|   0|   64|          0|
    |output_array_addr_1_reg_538                |  15|   0|   15|          0|
    |output_array_addr_2_reg_562                |  15|   0|   15|          0|
    |output_array_addr_reg_609                  |  15|   0|   15|          0|
    |outrows_reg_573                            |  64|   0|   64|          0|
    |outsize_reg_595                            |  64|   0|   64|          0|
    |reg_296                                    |  32|   0|   32|          0|
    |reg_302                                    |  32|   0|   32|          0|
    |reg_307                                    |  32|   0|   32|          0|
    |reg_312                                    |  32|   0|   32|          0|
    |tmp_67_reg_519                             |  16|   0|   16|          0|
    |tmp_9_reg_495                              |  64|   0|   64|          0|
    |exitcond_i5_reg_553                        |  64|  32|    1|          0|
    |exitcond_i_reg_600                         |  64|  32|    1|          0|
    |output_array_addr_2_reg_562                |  64|  32|   15|          0|
    |output_array_addr_reg_609                  |  64|  32|   15|          0|
    +-------------------------------------------+----+----+-----+-----------+
    |Total                                      |1100| 128|  876|          0|
    +-------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+-------------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  |   Source Object   |    C Type    |
+-----------------------+-----+-----+------------+-------------------+--------------+
|ap_clk                 |  in |    1| ap_ctrl_hs |     k2c_dense     | return value |
|ap_rst                 |  in |    1| ap_ctrl_hs |     k2c_dense     | return value |
|ap_start               |  in |    1| ap_ctrl_hs |     k2c_dense     | return value |
|ap_done                | out |    1| ap_ctrl_hs |     k2c_dense     | return value |
|ap_idle                | out |    1| ap_ctrl_hs |     k2c_dense     | return value |
|ap_ready               | out |    1| ap_ctrl_hs |     k2c_dense     | return value |
|output_array_address0  | out |   15|  ap_memory |    output_array   |     array    |
|output_array_ce0       | out |    1|  ap_memory |    output_array   |     array    |
|output_array_we0       | out |    1|  ap_memory |    output_array   |     array    |
|output_array_d0        | out |   32|  ap_memory |    output_array   |     array    |
|output_array_q0        |  in |   32|  ap_memory |    output_array   |     array    |
|output_array_address1  | out |   15|  ap_memory |    output_array   |     array    |
|output_array_ce1       | out |    1|  ap_memory |    output_array   |     array    |
|output_array_we1       | out |    1|  ap_memory |    output_array   |     array    |
|output_array_d1        | out |   32|  ap_memory |    output_array   |     array    |
|output_array_q1        |  in |   32|  ap_memory |    output_array   |     array    |
|output_numel_read      |  in |   64|   ap_none  | output_numel_read |    scalar    |
|input_array_address0   | out |   15|  ap_memory |    input_array    |     array    |
|input_array_ce0        | out |    1|  ap_memory |    input_array    |     array    |
|input_array_q0         |  in |   32|  ap_memory |    input_array    |     array    |
|input_ndim_read        |  in |   64|   ap_none  |  input_ndim_read  |    scalar    |
|input_numel_read       |  in |   64|   ap_none  |  input_numel_read |    scalar    |
|input_shape_address0   | out |    3|  ap_memory |    input_shape    |     array    |
|input_shape_ce0        | out |    1|  ap_memory |    input_shape    |     array    |
|input_shape_q0         |  in |   64|  ap_memory |    input_shape    |     array    |
|kernel_array_address0  | out |   15|  ap_memory |    kernel_array   |     array    |
|kernel_array_ce0       | out |    1|  ap_memory |    kernel_array   |     array    |
|kernel_array_q0        |  in |   32|  ap_memory |    kernel_array   |     array    |
|kernel_ndim_read       |  in |   64|   ap_none  |  kernel_ndim_read |    scalar    |
|kernel_numel_read      |  in |   64|   ap_none  | kernel_numel_read |    scalar    |
|kernel_shape_address0  | out |    3|  ap_memory |    kernel_shape   |     array    |
|kernel_shape_ce0       | out |    1|  ap_memory |    kernel_shape   |     array    |
|kernel_shape_q0        |  in |   64|  ap_memory |    kernel_shape   |     array    |
|bias_array_address0    | out |   15|  ap_memory |     bias_array    |     array    |
|bias_array_ce0         | out |    1|  ap_memory |     bias_array    |     array    |
|bias_array_q0          |  in |   32|  ap_memory |     bias_array    |     array    |
|bias_numel_read        |  in |   64|   ap_none  |  bias_numel_read  |    scalar    |
+-----------------------+-----+-----+------------+-------------------+--------------+

