#ifndef TOP_GLOBAL_REGISTERS_FILE
#define TOP_GLOBAL_REGISTERS_FILE

// Header file created by h-file Export Script
// Do NOT modify this file yourself.  Any update you make to this file
// will be lost once the script is run again.  You should only modify
// this file using the VB script within CR.xls ('Generate H file' button).
// ------------------------------------------------------------------------

#define TOPREG(regAddress) ((regAddress) & 0x0fffffff)

#define TOP_GLOBAL_CR_VERSION 2

#define BASE_ADDRESS_2							 
#define BASE_ADDRESS_PMP_MEM					 0xBD020000
#define PMP_MEM_INTERNAL_MEM_0					 (BASE_ADDRESS_PMP_MEM + 0x00000)
#define BASE_ADDRESS_PMP_BOOTROM				 0xBFC00000
#define PMP_BOOTROM_BOOTROM_0					 (BASE_ADDRESS_PMP_BOOTROM + 0x00000)
#define BASE_ADDRESS_UART2						 0xBD050000
#define UART2_UARTDR							 (BASE_ADDRESS_UART2 + 0x000)
#define UART2_UARTDR_DATA_MSK					 (0x000FF)
#define UART2_UARTDR_DATA_POS					 (0)
#define UART2_UARTDR_FE_MSK						 (0x00100)
#define UART2_UARTDR_FE_POS						 (8)
#define UART2_UARTDR_PE_MSK						 (0x00200)
#define UART2_UARTDR_PE_POS						 (9)
#define UART2_UARTDR_BE_MSK						 (0x00400)
#define UART2_UARTDR_BE_POS						 (10)
#define UART2_UARTDR_OE_MSK						 (0x00800)
#define UART2_UARTDR_OE_POS						 (11)
#define UART2_UARTRSR							 (BASE_ADDRESS_UART2 + 0x004)
#define UART2_UARTRSR_FE_MSK					 (0x00001)
#define UART2_UARTRSR_FE_POS					 (0)
#define UART2_UARTRSR_PE_MSK					 (0x00002)
#define UART2_UARTRSR_PE_POS					 (1)
#define UART2_UARTRSR_BE_MSK					 (0x00004)
#define UART2_UARTRSR_BE_POS					 (2)
#define UART2_UARTRSR_OE_MSK					 (0x00008)
#define UART2_UARTRSR_OE_POS					 (3)
#define UART2_UARTECR							 (BASE_ADDRESS_UART2 + 0x004)
#define UART2_UARTECR_CLEAR_ALL_MSK				 (0x000FF)
#define UART2_UARTECR_CLEAR_ALL_POS				 (0)
#define UART2_UARTFR							 (BASE_ADDRESS_UART2 + 0x018)
#define UART2_UARTFR_CTS_MSK					 (0x00001)
#define UART2_UARTFR_CTS_POS					 (0)
#define UART2_UARTFR_DSR_MSK					 (0x00002)
#define UART2_UARTFR_DSR_POS					 (1)
#define UART2_UARTFR_DCD_MSK					 (0x00004)
#define UART2_UARTFR_DCD_POS					 (2)
#define UART2_UARTFR_BUSY_MSK					 (0x00008)
#define UART2_UARTFR_BUSY_POS					 (3)
#define UART2_UARTFR_RXFE_MSK					 (0x00010)
#define UART2_UARTFR_RXFE_POS					 (4)
#define UART2_UARTFR_TXFF_MSK					 (0x00020)
#define UART2_UARTFR_TXFF_POS					 (5)
#define UART2_UARTFR_RXFF_MSK					 (0x00040)
#define UART2_UARTFR_RXFF_POS					 (6)
#define UART2_UARTFR_TXFE_MSK					 (0x00080)
#define UART2_UARTFR_TXFE_POS					 (7)
#define UART2_UARTFR_RI_MSK						 (0x00100)
#define UART2_UARTFR_RI_POS						 (8)
#define UART2_UARTILPR							 (BASE_ADDRESS_UART2 + 0x020)
#define UART2_UARTILPR_ILPDVSR_MSK				 (0x000FF)
#define UART2_UARTILPR_ILPDVSR_POS				 (0)
#define UART2_UARTIBRD							 (BASE_ADDRESS_UART2 + 0x024)
#define UART2_UARTIBRD_BAUD_DIVINT_MSK			 (0x0FFFF)
#define UART2_UARTIBRD_BAUD_DIVINT_POS			 (0)
#define UART2_UARTFBRD							 (BASE_ADDRESS_UART2 + 0x028)
#define UART2_UARTFBRD_BAUD_DIVFRAC_MSK			 (0x0003F)
#define UART2_UARTFBRD_BAUD_DIVFRAC_POS			 (0)
#define UART2_UARTLCR_H							 (BASE_ADDRESS_UART2 + 0x02c)
#define UART2_UARTLCR_H_BRK_MSK					 (0x00001)
#define UART2_UARTLCR_H_BRK_POS					 (0)
#define UART2_UARTLCR_H_PEN_MSK					 (0x00002)
#define UART2_UARTLCR_H_PEN_POS					 (1)
#define UART2_UARTLCR_H_EPS_MSK					 (0x00004)
#define UART2_UARTLCR_H_EPS_POS					 (2)
#define UART2_UARTLCR_H_STP2_MSK				 (0x00008)
#define UART2_UARTLCR_H_STP2_POS				 (3)
#define UART2_UARTLCR_H_FEN_MSK					 (0x00010)
#define UART2_UARTLCR_H_FEN_POS					 (4)
#define UART2_UARTLCR_H_WLEN_MSK				 (0x00060)
#define UART2_UARTLCR_H_WLEN_POS				 (5)
#define UART2_UARTLCR_H_SPS_MSK					 (0x00080)
#define UART2_UARTLCR_H_SPS_POS					 (7)
#define UART2_UARTCR							 (BASE_ADDRESS_UART2 + 0x030)
#define UART2_UARTCR_UARTEN_MSK					 (0x00001)
#define UART2_UARTCR_UARTEN_POS					 (0)
#define UART2_UARTCR_SIREN_MSK					 (0x00002)
#define UART2_UARTCR_SIREN_POS					 (1)
#define UART2_UARTCR_SIRLP_MSK					 (0x00004)
#define UART2_UARTCR_SIRLP_POS					 (2)
#define UART2_UARTCR_LBE_MSK					 (0x00080)
#define UART2_UARTCR_LBE_POS					 (7)
#define UART2_UARTCR_TXE_MSK					 (0x00100)
#define UART2_UARTCR_TXE_POS					 (8)
#define UART2_UARTCR_RXE_MSK					 (0x00200)
#define UART2_UARTCR_RXE_POS					 (9)
#define UART2_UARTCR_DTR_MSK					 (0x00400)
#define UART2_UARTCR_DTR_POS					 (10)
#define UART2_UARTCR_RTS_MSK					 (0x00800)
#define UART2_UARTCR_RTS_POS					 (11)
#define UART2_UARTCR_OUT1_MSK					 (0x01000)
#define UART2_UARTCR_OUT1_POS					 (12)
#define UART2_UARTCR_OUT2_MSK					 (0x02000)
#define UART2_UARTCR_OUT2_POS					 (13)
#define UART2_UARTCR_RTSEN_MSK					 (0x04000)
#define UART2_UARTCR_RTSEN_POS					 (14)
#define UART2_UARTCR_CTSEN_MSK					 (0x08000)
#define UART2_UARTCR_CTSEN_POS					 (15)
#define UART2_UARTIFLS							 (BASE_ADDRESS_UART2 + 0x034)
#define UART2_UARTIFLS_TXIFLSEL_MSK				 (0x0000F)
#define UART2_UARTIFLS_TXIFLSEL_POS				 (0)
#define UART2_UARTIFLS_RXIFLSEL_MSK				 (0x000F0)
#define UART2_UARTIFLS_RXIFLSEL_POS				 (4)
#define UART2_UARTIMSC							 (BASE_ADDRESS_UART2 + 0x038)
#define UART2_UARTIMSC_RIMIM_MSK				 (0x00001)
#define UART2_UARTIMSC_RIMIM_POS				 (0)
#define UART2_UARTIMSC_CTSMIM_MSK				 (0x00002)
#define UART2_UARTIMSC_CTSMIM_POS				 (1)
#define UART2_UARTIMSC_DCDMIM_MSK				 (0x00004)
#define UART2_UARTIMSC_DCDMIM_POS				 (2)
#define UART2_UARTIMSC_DSRMIM_MSK				 (0x00008)
#define UART2_UARTIMSC_DSRMIM_POS				 (3)
#define UART2_UARTIMSC_RXIM_MSK					 (0x00010)
#define UART2_UARTIMSC_RXIM_POS					 (4)
#define UART2_UARTIMSC_TXIM_MSK					 (0x00020)
#define UART2_UARTIMSC_TXIM_POS					 (5)
#define UART2_UARTIMSC_RTIM_MSK					 (0x00040)
#define UART2_UARTIMSC_RTIM_POS					 (6)
#define UART2_UARTIMSC_FEIM_MSK					 (0x00080)
#define UART2_UARTIMSC_FEIM_POS					 (7)
#define UART2_UARTIMSC_PEIM_MSK					 (0x00100)
#define UART2_UARTIMSC_PEIM_POS					 (8)
#define UART2_UARTIMSC_BEIM_MSK					 (0x00200)
#define UART2_UARTIMSC_BEIM_POS					 (9)
#define UART2_UARTIMSC_OEIM_MSK					 (0x00400)
#define UART2_UARTIMSC_OEIM_POS					 (10)
#define UART2_UARTRIS							 (BASE_ADDRESS_UART2 + 0x03c)
#define UART2_UARTRIS_RIRMIS_MSK				 (0x00001)
#define UART2_UARTRIS_RIRMIS_POS				 (0)
#define UART2_UARTRIS_CTSRMIS_MSK				 (0x00002)
#define UART2_UARTRIS_CTSRMIS_POS				 (1)
#define UART2_UARTRIS_DCDRMIS_MSK				 (0x00004)
#define UART2_UARTRIS_DCDRMIS_POS				 (2)
#define UART2_UARTRIS_DSRRMIS_MSK				 (0x00008)
#define UART2_UARTRIS_DSRRMIS_POS				 (3)
#define UART2_UARTRIS_RXRIS_MSK					 (0x00010)
#define UART2_UARTRIS_RXRIS_POS					 (4)
#define UART2_UARTRIS_TXRIS_MSK					 (0x00020)
#define UART2_UARTRIS_TXRIS_POS					 (5)
#define UART2_UARTRIS_RTRIS_MSK					 (0x00040)
#define UART2_UARTRIS_RTRIS_POS					 (6)
#define UART2_UARTRIS_FERIS_MSK					 (0x00080)
#define UART2_UARTRIS_FERIS_POS					 (7)
#define UART2_UARTRIS_PERIS_MSK					 (0x00100)
#define UART2_UARTRIS_PERIS_POS					 (8)
#define UART2_UARTRIS_BERIS_MSK					 (0x00200)
#define UART2_UARTRIS_BERIS_POS					 (9)
#define UART2_UARTRIS_OERIS_MSK					 (0x00400)
#define UART2_UARTRIS_OERIS_POS					 (10)
#define UART2_UARTMIS							 (BASE_ADDRESS_UART2 + 0x040)
#define UART2_UARTMIS_RIMMIS_MSK				 (0x00001)
#define UART2_UARTMIS_RIMMIS_POS				 (0)
#define UART2_UARTMIS_CTSMMIS_MSK				 (0x00002)
#define UART2_UARTMIS_CTSMMIS_POS				 (1)
#define UART2_UARTMIS_DCDMMIS_MSK				 (0x00004)
#define UART2_UARTMIS_DCDMMIS_POS				 (2)
#define UART2_UARTMIS_DSRMMIS_MSK				 (0x00008)
#define UART2_UARTMIS_DSRMMIS_POS				 (3)
#define UART2_UARTMIS_RXMIS_MSK					 (0x00010)
#define UART2_UARTMIS_RXMIS_POS					 (4)
#define UART2_UARTMIS_TXMIS_MSK					 (0x00020)
#define UART2_UARTMIS_TXMIS_POS					 (5)
#define UART2_UARTMIS_RTMIS_MSK					 (0x00040)
#define UART2_UARTMIS_RTMIS_POS					 (6)
#define UART2_UARTMIS_FEMIS_MSK					 (0x00080)
#define UART2_UARTMIS_FEMIS_POS					 (7)
#define UART2_UARTMIS_PEMIS_MSK					 (0x00100)
#define UART2_UARTMIS_PEMIS_POS					 (8)
#define UART2_UARTMIS_BEMIS_MSK					 (0x00200)
#define UART2_UARTMIS_BEMIS_POS					 (9)
#define UART2_UARTMIS_OEMIS_MSK					 (0x00400)
#define UART2_UARTMIS_OEMIS_POS					 (10)
#define UART2_UARTICR							 (BASE_ADDRESS_UART2 + 0x044)
#define UART2_UARTICR_RIMIC_MSK					 (0x00001)
#define UART2_UARTICR_RIMIC_POS					 (0)
#define UART2_UARTICR_CTSMIC_MSK				 (0x00002)
#define UART2_UARTICR_CTSMIC_POS				 (1)
#define UART2_UARTICR_DCDMIC_MSK				 (0x00004)
#define UART2_UARTICR_DCDMIC_POS				 (2)
#define UART2_UARTICR_DSRMIC_MSK				 (0x00008)
#define UART2_UARTICR_DSRMIC_POS				 (3)
#define UART2_UARTICR_RXIC_MSK					 (0x00010)
#define UART2_UARTICR_RXIC_POS					 (4)
#define UART2_UARTICR_TXIC_MSK					 (0x00020)
#define UART2_UARTICR_TXIC_POS					 (5)
#define UART2_UARTICR_RTIC_MSK					 (0x00040)
#define UART2_UARTICR_RTIC_POS					 (6)
#define UART2_UARTICR_FEIC_MSK					 (0x00080)
#define UART2_UARTICR_FEIC_POS					 (7)
#define UART2_UARTICR_PEIC_MSK					 (0x00100)
#define UART2_UARTICR_PEIC_POS					 (8)
#define UART2_UARTICR_BEIC_MSK					 (0x00200)
#define UART2_UARTICR_BEIC_POS					 (9)
#define UART2_UARTICR_OEIC_MSK					 (0x00400)
#define UART2_UARTICR_OEIC_POS					 (10)
#define UART2_UARTICR_EN_REG_WR_MSK				 (0xFFFFFFFE)
#define UART2_UARTICR_EN_REG_WR_POS				 (1)
#define UART2_UARTICR_REG_WR_EN_STAT_MSK		 (0x00001)
#define UART2_UARTICR_REG_WR_EN_STAT_POS		 (0)
#define BASE_ADDRESS_DECOMPRESSION				 0xBD070000
#define DECOMPRESSION_SI_FIFO_STATUS			 (BASE_ADDRESS_DECOMPRESSION + 0x004)
#define DECOMPRESSION_SI_FIFO_STATUS_SIF_TE_MSK	 (0x00001)
#define DECOMPRESSION_SI_FIFO_STATUS_SIF_TE_POS	 (0)
#define DECOMPRESSION_SI_FIFO_STATUS_SIF_AE_MSK	 (0x00002)
#define DECOMPRESSION_SI_FIFO_STATUS_SIF_AE_POS	 (1)
#define DECOMPRESSION_SI_FIFO_STATUS_SIF_AF_MSK	 (0x00004)
#define DECOMPRESSION_SI_FIFO_STATUS_SIF_AF_POS	 (2)
#define DECOMPRESSION_SI_FIFO_STATUS_SIF_TA_MSK	 (0x00008)
#define DECOMPRESSION_SI_FIFO_STATUS_SIF_TA_POS	 (3)
#define DECOMPRESSION_SI_FIFO_STATUS_SIF_BTH_MSK (0x00010)
#define DECOMPRESSION_SI_FIFO_STATUS_SIF_BTH_POS (4)
#define DECOMPRESSION_SI_FIFO_STATUS_SIF_ATH_MSK (0x00020)
#define DECOMPRESSION_SI_FIFO_STATUS_SIF_ATH_POS (5)
#define DECOMPRESSION_SI_FIFO_CONTROL			 (BASE_ADDRESS_DECOMPRESSION + 0x008)
#define DECOMPRESSION_SI_FIFO_CONTROL_SIF_TEIE_MSK (0x00001)
#define DECOMPRESSION_SI_FIFO_CONTROL_SIF_TEIE_POS (0)
#define DECOMPRESSION_SI_FIFO_CONTROL_SIF_AEIE_MSK (0x00002)
#define DECOMPRESSION_SI_FIFO_CONTROL_SIF_AEIE_POS (1)
#define DECOMPRESSION_SI_FIFO_CONTROL_SIF_AFIE_MSK (0x00004)
#define DECOMPRESSION_SI_FIFO_CONTROL_SIF_AFIE_POS (2)
#define DECOMPRESSION_SI_FIFO_CONTROL_SIF_TFIE_MSK (0x00008)
#define DECOMPRESSION_SI_FIFO_CONTROL_SIF_TFIE_POS (3)
#define DECOMPRESSION_SI_FIFO_CONTROL_SIF_BTHOPTEN_MSK (0x00200)
#define DECOMPRESSION_SI_FIFO_CONTROL_SIF_BTHOPTEN_POS (9)
#define DECOMPRESSION_SI_FIFO_CONTROL_SIF_FLUSH_MSK (0x00400)
#define DECOMPRESSION_SI_FIFO_CONTROL_SIF_FLUSH_POS (10)
#define DECOMPRESSION_SI_FIFO_CONTROL_SIF_XFER_CLR_MSK (0x00800)
#define DECOMPRESSION_SI_FIFO_CONTROL_SIF_XFER_CLR_POS (11)
#define DECOMPRESSION_SI_FIFO_CNT				 (BASE_ADDRESS_DECOMPRESSION + 0x00C)
#define DECOMPRESSION_SI_FIFO_CNT_SI_FIFO_CNT_MSK (0xFFFFFFFF)
#define DECOMPRESSION_SI_FIFO_CNT_SI_FIFO_CNT_POS (0)
#define DECOMPRESSION_SI_FIFO_THVAL				 (BASE_ADDRESS_DECOMPRESSION + 0x010)
#define DECOMPRESSION_SI_FIFO_THVAL_SI_FIFO_THVAL_MSK (0xFFFFFFFF)
#define DECOMPRESSION_SI_FIFO_THVAL_SI_FIFO_THVAL_POS (0)
#define DECOMPRESSION_SI_XFER_CNT_L				 (BASE_ADDRESS_DECOMPRESSION + 0x014)
#define DECOMPRESSION_SI_XFER_CNT_L_ADDR_SI_XFER_CNT_L_MSK (0xFFFFFFFF)
#define DECOMPRESSION_SI_XFER_CNT_L_ADDR_SI_XFER_CNT_L_POS (0)
#define DECOMPRESSION_SI_XFER_CNT_H				 (BASE_ADDRESS_DECOMPRESSION + 0x018)
#define DECOMPRESSION_SI_XFER_CNT_H_ADDR_SI_XFER_CNT_H_MSK (0xFFFFFFFF)
#define DECOMPRESSION_SI_XFER_CNT_H_ADDR_SI_XFER_CNT_H_POS (0)
#define DECOMPRESSION_SO_FIFO_STATUS			 (BASE_ADDRESS_DECOMPRESSION + 0x024)
#define DECOMPRESSION_SO_FIFO_STATUS_SOF_TE_MSK	 (0x00001)
#define DECOMPRESSION_SO_FIFO_STATUS_SOF_TE_POS	 (0)
#define DECOMPRESSION_SO_FIFO_STATUS_SOF_AE_MSK	 (0x00002)
#define DECOMPRESSION_SO_FIFO_STATUS_SOF_AE_POS	 (1)
#define DECOMPRESSION_SO_FIFO_STATUS_SOF_AF_MSK	 (0x00004)
#define DECOMPRESSION_SO_FIFO_STATUS_SOF_AF_POS	 (2)
#define DECOMPRESSION_SO_FIFO_STATUS_SOF_TF_MSK	 (0x00008)
#define DECOMPRESSION_SO_FIFO_STATUS_SOF_TF_POS	 (3)
#define DECOMPRESSION_SO_FIFO_STATUS_SOF_BTH_MSK (0x00010)
#define DECOMPRESSION_SO_FIFO_STATUS_SOF_BTH_POS (4)
#define DECOMPRESSION_SO_FIFO_STATUS_SOF_ATH_MSK (0x00020)
#define DECOMPRESSION_SO_FIFO_STATUS_SOF_ATH_POS (5)
#define DECOMPRESSION_SO_FIFO_STATUS_SOF_TXDONE_MSK (0x00040)
#define DECOMPRESSION_SO_FIFO_STATUS_SOF_TXDONE_POS (6)
#define DECOMPRESSION_SO_FIFO_CONTROL			 (BASE_ADDRESS_DECOMPRESSION + 0x028)
#define DECOMPRESSION_SO_FIFO_CONTROL_SOF_TEIE_MSK (0x00001)
#define DECOMPRESSION_SO_FIFO_CONTROL_SOF_TEIE_POS (0)
#define DECOMPRESSION_SO_FIFO_CONTROL_SOF_AEIE_MSK (0x00002)
#define DECOMPRESSION_SO_FIFO_CONTROL_SOF_AEIE_POS (1)
#define DECOMPRESSION_SO_FIFO_CONTROL_SOF_AFIE_MSK (0x00004)
#define DECOMPRESSION_SO_FIFO_CONTROL_SOF_AFIE_POS (2)
#define DECOMPRESSION_SO_FIFO_CONTROL_SOF_TFIE_MSK (0x00008)
#define DECOMPRESSION_SO_FIFO_CONTROL_SOF_TFIE_POS (3)
#define DECOMPRESSION_SO_FIFO_CONTROL_SOF_TXDONEIE_MSK (0x00040)
#define DECOMPRESSION_SO_FIFO_CONTROL_SOF_TXDONEIE_POS (6)
#define DECOMPRESSION_SO_FIFO_CONTROL_SOF_ATHOPTEN_MSK (0x00200)
#define DECOMPRESSION_SO_FIFO_CONTROL_SOF_ATHOPTEN_POS (9)
#define DECOMPRESSION_SO_FIFO_CONTROL_SOF_FLUSH_MSK (0x00400)
#define DECOMPRESSION_SO_FIFO_CONTROL_SOF_FLUSH_POS (10)
#define DECOMPRESSION_SO_FIFO_CONTROL_SOF_XFER_CLR_MSK (0x00800)
#define DECOMPRESSION_SO_FIFO_CONTROL_SOF_XFER_CLR_POS (11)
#define DECOMPRESSION_SO_FIFO_CNT				 (BASE_ADDRESS_DECOMPRESSION + 0x02C)
#define DECOMPRESSION_SO_FIFO_CNT_SO_FIFO_CNT_MSK (0xFFFFFFFF)
#define DECOMPRESSION_SO_FIFO_CNT_SO_FIFO_CNT_POS (0)
#define DECOMPRESSION_SO_FIFO_THVAL				 (BASE_ADDRESS_DECOMPRESSION + 0x030)
#define DECOMPRESSION_SO_FIFO_THVAL_SO_FIFO_THVAL_MSK (0xFFFFFFFF)
#define DECOMPRESSION_SO_FIFO_THVAL_SO_FIFO_THVAL_POS (0)
#define DECOMPRESSION_SO_XFER_CNT_L				 (BASE_ADDRESS_DECOMPRESSION + 0x034)
#define DECOMPRESSION_SO_XFER_CNT_L_SO_XFER_CNT_L_MSK (0xFFFFFFFF)
#define DECOMPRESSION_SO_XFER_CNT_L_SO_XFER_CNT_L_POS (0)
#define DECOMPRESSION_SO_XFER_CNT_H				 (BASE_ADDRESS_DECOMPRESSION + 0x038)
#define DECOMPRESSION_SO_XFER_CNT_H_SO_XFER_CNT_H_MSK (0xFFFFFFFF)
#define DECOMPRESSION_SO_XFER_CNT_H_SO_XFER_CNT_H_POS (0)
#define DECOMPRESSION_RDMA_ADDR					 (BASE_ADDRESS_DECOMPRESSION + 0x040)
#define DECOMPRESSION_RDMA_ADDR_RDMA_ADDR_MSK	 (0xFFFFFFFC)
#define DECOMPRESSION_RDMA_ADDR_RDMA_ADDR_POS	 (2)
#define DECOMPRESSION_RDMA_LENGTH				 (BASE_ADDRESS_DECOMPRESSION + 0x044)
#define DECOMPRESSION_RDMA_LENGTH_RDMA_LENGTH_MSK (0xFFFFFFFF)
#define DECOMPRESSION_RDMA_LENGTH_RDMA_LENGTH_POS (0)
#define DECOMPRESSION_RDMA_CTRL					 (BASE_ADDRESS_DECOMPRESSION + 0x048)
#define DECOMPRESSION_RDMA_CTRL_START_MSK		 (0x00001)
#define DECOMPRESSION_RDMA_CTRL_START_POS		 (0)
#define DECOMPRESSION_RDMA_CTRL_STOP_MSK		 (0x00002)
#define DECOMPRESSION_RDMA_CTRL_STOP_POS		 (1)
#define DECOMPRESSION_RDMA_CTRL_TLOOPBACK_MSK	 (0x00020)
#define DECOMPRESSION_RDMA_CTRL_TLOOPBACK_POS	 (5)
#define DECOMPRESSION_RDMA_CTRL_TLAST_MSK		 (0x00040)
#define DECOMPRESSION_RDMA_CTRL_TLAST_POS		 (6)
#define DECOMPRESSION_RDMA_CTRL_TDONEIE_MSK		 (0x00080)
#define DECOMPRESSION_RDMA_CTRL_TDONEIE_POS		 (7)
#define DECOMPRESSION_RDMA_CTRL_TERRIE_MSK		 (0x00100)
#define DECOMPRESSION_RDMA_CTRL_TERRIE_POS		 (8)
#define DECOMPRESSION_RDMA_CTRL_RHPRIO_MSK		 (0x04000)
#define DECOMPRESSION_RDMA_CTRL_RHPRIO_POS		 (14)
#define DECOMPRESSION_RDMA_CTRL_BTEHPRIO_MSK	 (0x08000)
#define DECOMPRESSION_RDMA_CTRL_BTEHPRIO_POS	 (15)
#define DECOMPRESSION_RDMA_CTRL_MAXRDBSIZE_MSK	 (0xFF0000)
#define DECOMPRESSION_RDMA_CTRL_MAXRDBSIZE_POS	 (16)
#define DECOMPRESSION_RDMA_CTRL_RFC1951_MSK		 (0x1000000)
#define DECOMPRESSION_RDMA_CTRL_RFC1951_POS		 (24)
#define DECOMPRESSION_RDMA_STATUS				 (BASE_ADDRESS_DECOMPRESSION + 0x04C)
#define DECOMPRESSION_RDMA_STATUS_READY_MSK		 (0x00001)
#define DECOMPRESSION_RDMA_STATUS_READY_POS		 (0)
#define DECOMPRESSION_RDMA_STATUS_TINPROG_MSK	 (0x00002)
#define DECOMPRESSION_RDMA_STATUS_TINPROG_POS	 (1)
#define DECOMPRESSION_RDMA_STATUS_TDONEIE_MSK	 (0x00004)
#define DECOMPRESSION_RDMA_STATUS_TDONEIE_POS	 (2)
#define DECOMPRESSION_RDMA_STATUS_BUSERR_MSK	 (0x00100)
#define DECOMPRESSION_RDMA_STATUS_BUSERR_POS	 (8)
#define DECOMPRESSION_WDMA_ADDR					 (BASE_ADDRESS_DECOMPRESSION + 0x060)
#define DECOMPRESSION_WDMA_ADDR_WDMA_ADDR_MSK	 (0xFFFFFFFC)
#define DECOMPRESSION_WDMA_ADDR_WDMA_ADDR_POS	 (2)
#define DECOMPRESSION_WDMA_LENGTH				 (BASE_ADDRESS_DECOMPRESSION + 0x064)
#define DECOMPRESSION_WDMA_LENGTH_WDMA_LENGTH_MSK (0xFFFFFFFC)
#define DECOMPRESSION_WDMA_LENGTH_WDMA_LENGTH_POS (2)
#define DECOMPRESSION_WDMA_CTRL					 (BASE_ADDRESS_DECOMPRESSION + 0x068)
#define DECOMPRESSION_WDMA_CTRL_START_MSK		 (0x00001)
#define DECOMPRESSION_WDMA_CTRL_START_POS		 (0)
#define DECOMPRESSION_WDMA_CTRL_STOP_MSK		 (0x00002)
#define DECOMPRESSION_WDMA_CTRL_STOP_POS		 (1)
#define DECOMPRESSION_WDMA_CTRL_TDONEIE_MSK		 (0x00080)
#define DECOMPRESSION_WDMA_CTRL_TDONEIE_POS		 (7)
#define DECOMPRESSION_WDMA_CTRL_TERRIE_MSK		 (0x00100)
#define DECOMPRESSION_WDMA_CTRL_TERRIE_POS		 (8)
#define DECOMPRESSION_WDMA_CTRL_WHPRIO_MSK		 (0x04000)
#define DECOMPRESSION_WDMA_CTRL_WHPRIO_POS		 (14)
#define DECOMPRESSION_WDMA_CTRL_BTFPRIO_MSK		 (0x08000)
#define DECOMPRESSION_WDMA_CTRL_BTFPRIO_POS		 (15)
#define DECOMPRESSION_WDMA_CTRL_MAXWRBSIZE_MSK	 (0xFF0000)
#define DECOMPRESSION_WDMA_CTRL_MAXWRBSIZE_POS	 (16)
#define DECOMPRESSION_WDMA_STATUS				 (BASE_ADDRESS_DECOMPRESSION + 0x06C)
#define DECOMPRESSION_WDMA_STATUS_READY_MSK		 (0x00001)
#define DECOMPRESSION_WDMA_STATUS_READY_POS		 (0)
#define DECOMPRESSION_WDMA_STATUS_TINPROG_MSK	 (0x00002)
#define DECOMPRESSION_WDMA_STATUS_TINPROG_POS	 (1)
#define DECOMPRESSION_WDMA_STATUS_TDONE_MSK		 (0x00004)
#define DECOMPRESSION_WDMA_STATUS_TDONE_POS		 (2)
#define DECOMPRESSION_WDMA_STATUS_TXZERO_MSK	 (0x00008)
#define DECOMPRESSION_WDMA_STATUS_TXZERO_POS	 (3)
#define DECOMPRESSION_WDMA_STATUS_BUSERR_MSK	 (0x00100)
#define DECOMPRESSION_WDMA_STATUS_BUSERR_POS	 (8)
#define DECOMPRESSION_WDMA_STATUS_LAST_MSK		 (0x80000)
#define DECOMPRESSION_WDMA_STATUS_LAST_POS		 (19)
#define DECOMPRESSION_WDMA_STATUS_BYTECNT_MSK	 (0x700000)
#define DECOMPRESSION_WDMA_STATUS_BYTECNT_POS	 (20)
#define DECOMPRESSION_WDMA_STATUS_CRC_ERR_MSK	 (0x800000)
#define DECOMPRESSION_WDMA_STATUS_CRC_ERR_POS	 (23)
#define DECOMPRESSION_WDMA_STATUS_SIZE_ERR_MSK	 (0x1000000)
#define DECOMPRESSION_WDMA_STATUS_SIZE_ERR_POS	 (24)
#define DECOMPRESSION_WDMA_STATUS_DISTANCE_ERR_MSK (0x2000000)
#define DECOMPRESSION_WDMA_STATUS_DISTANCE_ERR_POS (25)
#define DECOMPRESSION_WDMA_STATUS_CODE_ERR_MSK	 (0x4000000)
#define DECOMPRESSION_WDMA_STATUS_CODE_ERR_POS	 (26)
#define DECOMPRESSION_WDMA_STATUS_MEMORY_ERR_MSK (0x8000000)
#define DECOMPRESSION_WDMA_STATUS_MEMORY_ERR_POS (27)
#define DECOMPRESSION_WDMA_STATUS_EOF_ERR_MSK	 (0x10000000)
#define DECOMPRESSION_WDMA_STATUS_EOF_ERR_POS	 (28)
#define DECOMPRESSION_WDMA_STATUS_HEADER_ERR_MSK (0x20000000)
#define DECOMPRESSION_WDMA_STATUS_HEADER_ERR_POS (29)
#define DECOMPRESSION_INT_STATUS				 (BASE_ADDRESS_DECOMPRESSION + 0x07C)
#define DECOMPRESSION_INT_STATUS_SIF_TEIS_MSK	 (0x00001)
#define DECOMPRESSION_INT_STATUS_SIF_TEIS_POS	 (0)
#define DECOMPRESSION_INT_STATUS_SIF_AEIS_MSK	 (0x00002)
#define DECOMPRESSION_INT_STATUS_SIF_AEIS_POS	 (1)
#define DECOMPRESSION_INT_STATUS_SIF_AFIS_MSK	 (0x00004)
#define DECOMPRESSION_INT_STATUS_SIF_AFIS_POS	 (2)
#define DECOMPRESSION_INT_STATUS_SIF_TFIS_MSK	 (0x00008)
#define DECOMPRESSION_INT_STATUS_SIF_TFIS_POS	 (3)
#define DECOMPRESSION_INT_STATUS_SOF_TEIS_MSK	 (0x00100)
#define DECOMPRESSION_INT_STATUS_SOF_TEIS_POS	 (8)
#define DECOMPRESSION_INT_STATUS_SOF_AEIS_MSK	 (0x00200)
#define DECOMPRESSION_INT_STATUS_SOF_AEIS_POS	 (9)
#define DECOMPRESSION_INT_STATUS_SOF_AFIS_MSK	 (0x00400)
#define DECOMPRESSION_INT_STATUS_SOF_AFIS_POS	 (10)
#define DECOMPRESSION_INT_STATUS_SOF_TFIS_MSK	 (0x00800)
#define DECOMPRESSION_INT_STATUS_SOF_TFIS_POS	 (11)
#define DECOMPRESSION_INT_STATUS_RDMA_TDONEIS_MSK (0x10000)
#define DECOMPRESSION_INT_STATUS_RDMA_TDONEIS_POS (16)
#define DECOMPRESSION_INT_STATUS_RDMA_TERRIS_MSK (0x20000)
#define DECOMPRESSION_INT_STATUS_RDMA_TERRIS_POS (17)
#define DECOMPRESSION_INT_STATUS_WDMA_TDONEIS_MSK (0x100000)
#define DECOMPRESSION_INT_STATUS_WDMA_TDONEIS_POS (20)
#define DECOMPRESSION_INT_STATUS_WDMA_TERRIS_MSK (0x200000)
#define DECOMPRESSION_INT_STATUS_WDMA_TERRIS_POS (21)
#define BASE_ADDRESS_OTP_RAM_PMP				 0xBD030000
#define OTP_RAM_PMP_OTP_RAM_PMP					 (BASE_ADDRESS_OTP_RAM_PMP + 0x00000)
#define BASE_ADDRESS_RST_CONTROL_PMP			 0xBD000000
#define RST_CONTROL_PMP_RST_CAUSE				 (BASE_ADDRESS_RST_CONTROL_PMP + 0x004)
#define RST_CONTROL_PMP_RST_CAUSE_RST_CAUSE_MSK	 (0x3FFFF)
#define RST_CONTROL_PMP_RST_CAUSE_RST_CAUSE_POS	 (0)
#define RST_CONTROL_PMP_MASTER_SOFT_RST			 (BASE_ADDRESS_RST_CONTROL_PMP + 0x010)
#define RST_CONTROL_PMP_MASTER_SOFT_RST_MASTER_SOFT_RST_MSK (0x03FFF)
#define RST_CONTROL_PMP_MASTER_SOFT_RST_MASTER_SOFT_RST_POS (0)
#define RST_CONTROL_PMP_RST_MASK				 (BASE_ADDRESS_RST_CONTROL_PMP + 0x01C)
#define RST_CONTROL_PMP_RST_MASK_WATCHDOG_RST_MASK_MSK (0x00002)
#define RST_CONTROL_PMP_RST_MASK_WATCHDOG_RST_MASK_POS (1)
#define RST_CONTROL_PMP_PMP_RESET_REG_SET		 (BASE_ADDRESS_RST_CONTROL_PMP + 0x020)
#define RST_CONTROL_PMP_PMP_RESET_REG_SET_RESET_UART_MSK (0x00002)
#define RST_CONTROL_PMP_PMP_RESET_REG_SET_RESET_UART_POS (1)
#define RST_CONTROL_PMP_PMP_RESET_REG_SET_RESET_TIMERS_MSK (0x00004)
#define RST_CONTROL_PMP_PMP_RESET_REG_SET_RESET_TIMERS_POS (2)
#define RST_CONTROL_PMP_PMP_RESET_REG_SET_RESET_INT_MEM_MSK (0x00008)
#define RST_CONTROL_PMP_PMP_RESET_REG_SET_RESET_INT_MEM_POS (3)
#define RST_CONTROL_PMP_PMP_RESET_REG_SET_RESET_PMP_MIPS_MSK (0x00010)
#define RST_CONTROL_PMP_PMP_RESET_REG_SET_RESET_PMP_MIPS_POS (4)
#define RST_CONTROL_PMP_PMP_RESET_REG_SET_RESET_XO_SPI_MASTER_MSK (0x00020)
#define RST_CONTROL_PMP_PMP_RESET_REG_SET_RESET_XO_SPI_MASTER_POS (5)
#define RST_CONTROL_PMP_PMP_RESET_REG_SET_RESET_SERIAL_FLASH_MSK (0x00040)
#define RST_CONTROL_PMP_PMP_RESET_REG_SET_RESET_SERIAL_FLASH_POS (6)
#define RST_CONTROL_PMP_PMP_RESET_REG_SET_RESET_ADDR_TRPR_DEF_SLV_MSK (0x00080)
#define RST_CONTROL_PMP_PMP_RESET_REG_SET_RESET_ADDR_TRPR_DEF_SLV_POS (7)
#define RST_CONTROL_PMP_PMP_RESET_REG_SET_RESET_REST_MSK (0x00100)
#define RST_CONTROL_PMP_PMP_RESET_REG_SET_RESET_REST_POS (8)
#define RST_CONTROL_PMP_PMP_RESET_REG_SET_RESET_DECOMP_MSK (0x00200)
#define RST_CONTROL_PMP_PMP_RESET_REG_SET_RESET_DECOMP_POS (9)
#define RST_CONTROL_PMP_PMP_RESET_REG_SET_RESET_SSX_PMP_MSK (0x00400)
#define RST_CONTROL_PMP_PMP_RESET_REG_SET_RESET_SSX_PMP_POS (10)
#define RST_CONTROL_PMP_PMP_RESET_REG_SET_RESET_GDMA2_MSK (0x01000)
#define RST_CONTROL_PMP_PMP_RESET_REG_SET_RESET_GDMA2_POS (12)
#define RST_CONTROL_PMP_PMP_RESET_REG_SET_RESET_PMP_GPIO_3_MSK (0x02000)
#define RST_CONTROL_PMP_PMP_RESET_REG_SET_RESET_PMP_GPIO_3_POS (13)
#define RST_CONTROL_PMP_PMP_RESET_REG_SET_RESET_SHA_MSK (0x04000)
#define RST_CONTROL_PMP_PMP_RESET_REG_SET_RESET_SHA_POS (14)
#define RST_CONTROL_PMP_PMP_RESET_REG_CLR		 (BASE_ADDRESS_RST_CONTROL_PMP + 0x024)
#define RST_CONTROL_PMP_PMP_RESET_REG_CLR_RESET_UART_MSK (0x00002)
#define RST_CONTROL_PMP_PMP_RESET_REG_CLR_RESET_UART_POS (1)
#define RST_CONTROL_PMP_PMP_RESET_REG_CLR_RESET_TIMERS_MSK (0x00004)
#define RST_CONTROL_PMP_PMP_RESET_REG_CLR_RESET_TIMERS_POS (2)
#define RST_CONTROL_PMP_PMP_RESET_REG_CLR_RESET_INT_MEM_MSK (0x00008)
#define RST_CONTROL_PMP_PMP_RESET_REG_CLR_RESET_INT_MEM_POS (3)
#define RST_CONTROL_PMP_PMP_RESET_REG_CLR_RESET_PMP_MIPS_MSK (0x00010)
#define RST_CONTROL_PMP_PMP_RESET_REG_CLR_RESET_PMP_MIPS_POS (4)
#define RST_CONTROL_PMP_PMP_RESET_REG_CLR_RESET_XO_SPI_MASTER_MSK (0x00020)
#define RST_CONTROL_PMP_PMP_RESET_REG_CLR_RESET_XO_SPI_MASTER_POS (5)
#define RST_CONTROL_PMP_PMP_RESET_REG_CLR_RESET_SERIAL_FLASH_MSK (0x00040)
#define RST_CONTROL_PMP_PMP_RESET_REG_CLR_RESET_SERIAL_FLASH_POS (6)
#define RST_CONTROL_PMP_PMP_RESET_REG_CLR_RESET_ADDR_TRPR_DEF_SLV_MSK (0x00080)
#define RST_CONTROL_PMP_PMP_RESET_REG_CLR_RESET_ADDR_TRPR_DEF_SLV_POS (7)
#define RST_CONTROL_PMP_PMP_RESET_REG_CLR_RESET_REST_MSK (0x00100)
#define RST_CONTROL_PMP_PMP_RESET_REG_CLR_RESET_REST_POS (8)
#define RST_CONTROL_PMP_PMP_RESET_REG_CLR_RESET_DECOMP_MSK (0x00200)
#define RST_CONTROL_PMP_PMP_RESET_REG_CLR_RESET_DECOMP_POS (9)
#define RST_CONTROL_PMP_PMP_RESET_REG_CLR_RESET_SSX_PMP_MSK (0x00400)
#define RST_CONTROL_PMP_PMP_RESET_REG_CLR_RESET_SSX_PMP_POS (10)
#define RST_CONTROL_PMP_PMP_RESET_REG_CLR_RESET_GDMA2_MSK (0x01000)
#define RST_CONTROL_PMP_PMP_RESET_REG_CLR_RESET_GDMA2_POS (12)
#define RST_CONTROL_PMP_PMP_RESET_REG_CLR_RESET_PMP_GPIO_3_MSK (0x02000)
#define RST_CONTROL_PMP_PMP_RESET_REG_CLR_RESET_PMP_GPIO_3_POS (13)
#define RST_CONTROL_PMP_PMP_RESET_REG_CLR_RESET_SHA_MSK (0x04000)
#define RST_CONTROL_PMP_PMP_RESET_REG_CLR_RESET_SHA_POS (14)
#define RST_CONTROL_PMP_PMP_RESET_REG			 (BASE_ADDRESS_RST_CONTROL_PMP + 0x028)
#define RST_CONTROL_PMP_PMP_RESET_REG_RESET_UART_MSK (0x00002)
#define RST_CONTROL_PMP_PMP_RESET_REG_RESET_UART_POS (1)
#define RST_CONTROL_PMP_PMP_RESET_REG_RESET_TIMERS_MSK (0x00004)
#define RST_CONTROL_PMP_PMP_RESET_REG_RESET_TIMERS_POS (2)
#define RST_CONTROL_PMP_PMP_RESET_REG_RESET_INT_MEM_MSK (0x00008)
#define RST_CONTROL_PMP_PMP_RESET_REG_RESET_INT_MEM_POS (3)
#define RST_CONTROL_PMP_PMP_RESET_REG_RESET_PMP_MIPS_MSK (0x00010)
#define RST_CONTROL_PMP_PMP_RESET_REG_RESET_PMP_MIPS_POS (4)
#define RST_CONTROL_PMP_PMP_RESET_REG_RESET_XO_SPI_MASTER_MSK (0x00020)
#define RST_CONTROL_PMP_PMP_RESET_REG_RESET_XO_SPI_MASTER_POS (5)
#define RST_CONTROL_PMP_PMP_RESET_REG_RESET_SERIAL_FLASH_MSK (0x00040)
#define RST_CONTROL_PMP_PMP_RESET_REG_RESET_SERIAL_FLASH_POS (6)
#define RST_CONTROL_PMP_PMP_RESET_REG_RESET_ADDR_TRPR_DEF_SLV_MSK (0x00080)
#define RST_CONTROL_PMP_PMP_RESET_REG_RESET_ADDR_TRPR_DEF_SLV_POS (7)
#define RST_CONTROL_PMP_PMP_RESET_REG_RESET_REST_MSK (0x00100)
#define RST_CONTROL_PMP_PMP_RESET_REG_RESET_REST_POS (8)
#define RST_CONTROL_PMP_PMP_RESET_REG_RESET_DECOMP_MSK (0x00200)
#define RST_CONTROL_PMP_PMP_RESET_REG_RESET_DECOMP_POS (9)
#define RST_CONTROL_PMP_PMP_RESET_REG_RESET_SSX_PMP_MSK (0x00400)
#define RST_CONTROL_PMP_PMP_RESET_REG_RESET_SSX_PMP_POS (10)
#define RST_CONTROL_PMP_PMP_RESET_REG_RESET_GDMA2_MSK (0x01000)
#define RST_CONTROL_PMP_PMP_RESET_REG_RESET_GDMA2_POS (12)
#define RST_CONTROL_PMP_PMP_RESET_REG_RESET_PMP_GPIO_3_MSK (0x02000)
#define RST_CONTROL_PMP_PMP_RESET_REG_RESET_PMP_GPIO_3_POS (13)
#define RST_CONTROL_PMP_PMP_RESET_REG_RESET_SHA_MSK (0x04000)
#define RST_CONTROL_PMP_PMP_RESET_REG_RESET_SHA_POS (14)
#define RST_CONTROL_PMP_RST_BIST				 (BASE_ADDRESS_RST_CONTROL_PMP + 0x030)
#define RST_CONTROL_PMP_RST_BIST_REGTOP_RST_BIST_OTP_BRIDGE_MSK (0x00001)
#define RST_CONTROL_PMP_RST_BIST_REGTOP_RST_BIST_OTP_BRIDGE_POS (0)
#define RST_CONTROL_PMP_RST_ISE					 (BASE_ADDRESS_RST_CONTROL_PMP + 0x040)
#define RST_CONTROL_PMP_RST_ISE_RST_ISE_MSK		 (0x00001)
#define RST_CONTROL_PMP_RST_ISE_RST_ISE_POS		 (0)
#define BASE_ADDRESS_PMP_IO_LATCH				 0xBD000280
#define PMP_IO_LATCH_MCU_IO_LAT					 (BASE_ADDRESS_PMP_IO_LATCH + 0x000)
#define PMP_IO_LATCH_MCU_IO_LAT_MCU_IO_LAT_MSK	 (0x00001)
#define PMP_IO_LATCH_MCU_IO_LAT_MCU_IO_LAT_POS	 (0)
#define PMP_IO_LATCH_SOC_IO_LAT					 (BASE_ADDRESS_PMP_IO_LATCH + 0x004)
#define PMP_IO_LATCH_SOC_IO_LAT_SOC_IO_LAT_MSK	 (0x00001)
#define PMP_IO_LATCH_SOC_IO_LAT_SOC_IO_LAT_POS	 (0)
#define BASE_ADDRESS_PMP_IO_CFG					 0xBD000300
#define PMP_IO_CFG_IO_CFG_FLASH0_CS_N0			 (BASE_ADDRESS_PMP_IO_CFG + 0x0000)
#define PMP_IO_CFG_IO_CFG_FLASH0_CS_N0_IO_CFG_IE_FLASH0_CS_N0_MSK (0x00040)
#define PMP_IO_CFG_IO_CFG_FLASH0_CS_N0_IO_CFG_IE_FLASH0_CS_N0_POS (6)
#define PMP_IO_CFG_IO_CFG_FLASH0_CS_N0_IO_CFG_IS_FLASH0_CS_N0_MSK (0x00020)
#define PMP_IO_CFG_IO_CFG_FLASH0_CS_N0_IO_CFG_IS_FLASH0_CS_N0_POS (5)
#define PMP_IO_CFG_IO_CFG_FLASH0_CS_N0_IO_CFG_SR_FLASH0_CS_N0_MSK (0x00010)
#define PMP_IO_CFG_IO_CFG_FLASH0_CS_N0_IO_CFG_SR_FLASH0_CS_N0_POS (4)
#define PMP_IO_CFG_IO_CFG_FLASH0_CS_N0_IO_CFG_PE_FLASH0_CS_N0_MSK (0x00008)
#define PMP_IO_CFG_IO_CFG_FLASH0_CS_N0_IO_CFG_PE_FLASH0_CS_N0_POS (3)
#define PMP_IO_CFG_IO_CFG_FLASH0_CS_N0_IO_CFG_PS_FLASH0_CS_N0_MSK (0x00004)
#define PMP_IO_CFG_IO_CFG_FLASH0_CS_N0_IO_CFG_PS_FLASH0_CS_N0_POS (2)
#define PMP_IO_CFG_IO_CFG_FLASH0_CS_N0_IO_CFG_DS0_FLASH0_CS_N0_MSK (0x00002)
#define PMP_IO_CFG_IO_CFG_FLASH0_CS_N0_IO_CFG_DS0_FLASH0_CS_N0_POS (1)
#define PMP_IO_CFG_IO_CFG_FLASH0_CS_N0_IO_CFG_DS1_FLASH0_CS_N0_MSK (0x00001)
#define PMP_IO_CFG_IO_CFG_FLASH0_CS_N0_IO_CFG_DS1_FLASH0_CS_N0_POS (0)
#define PMP_IO_CFG_IO_CFG_FLASH0_CS_N1			 (BASE_ADDRESS_PMP_IO_CFG + 0x0004)
#define PMP_IO_CFG_IO_CFG_FLASH0_CS_N1_IO_CFG_IE_FLASH0_CS_N1_MSK (0x00040)
#define PMP_IO_CFG_IO_CFG_FLASH0_CS_N1_IO_CFG_IE_FLASH0_CS_N1_POS (6)
#define PMP_IO_CFG_IO_CFG_FLASH0_CS_N1_IO_CFG_IS_FLASH0_CS_N1_MSK (0x00020)
#define PMP_IO_CFG_IO_CFG_FLASH0_CS_N1_IO_CFG_IS_FLASH0_CS_N1_POS (5)
#define PMP_IO_CFG_IO_CFG_FLASH0_CS_N1_IO_CFG_SR_FLASH0_CS_N1_MSK (0x00010)
#define PMP_IO_CFG_IO_CFG_FLASH0_CS_N1_IO_CFG_SR_FLASH0_CS_N1_POS (4)
#define PMP_IO_CFG_IO_CFG_FLASH0_CS_N1_IO_CFG_PE_FLASH0_CS_N1_MSK (0x00008)
#define PMP_IO_CFG_IO_CFG_FLASH0_CS_N1_IO_CFG_PE_FLASH0_CS_N1_POS (3)
#define PMP_IO_CFG_IO_CFG_FLASH0_CS_N1_IO_CFG_PS_FLASH0_CS_N1_MSK (0x00004)
#define PMP_IO_CFG_IO_CFG_FLASH0_CS_N1_IO_CFG_PS_FLASH0_CS_N1_POS (2)
#define PMP_IO_CFG_IO_CFG_FLASH0_CS_N1_IO_CFG_DS0_FLASH0_CS_N1_MSK (0x00002)
#define PMP_IO_CFG_IO_CFG_FLASH0_CS_N1_IO_CFG_DS0_FLASH0_CS_N1_POS (1)
#define PMP_IO_CFG_IO_CFG_FLASH0_CS_N1_IO_CFG_DS1_FLASH0_CS_N1_MSK (0x00001)
#define PMP_IO_CFG_IO_CFG_FLASH0_CS_N1_IO_CFG_DS1_FLASH0_CS_N1_POS (0)
#define PMP_IO_CFG_IO_CFG_FLASH0_SCK			 (BASE_ADDRESS_PMP_IO_CFG + 0x0008)
#define PMP_IO_CFG_IO_CFG_FLASH0_SCK_IO_CFG_IE_FLASH0_SCK_MSK (0x00040)
#define PMP_IO_CFG_IO_CFG_FLASH0_SCK_IO_CFG_IE_FLASH0_SCK_POS (6)
#define PMP_IO_CFG_IO_CFG_FLASH0_SCK_IO_CFG_IS_FLASH0_SCK_MSK (0x00020)
#define PMP_IO_CFG_IO_CFG_FLASH0_SCK_IO_CFG_IS_FLASH0_SCK_POS (5)
#define PMP_IO_CFG_IO_CFG_FLASH0_SCK_IO_CFG_SR_FLASH0_SCK_MSK (0x00010)
#define PMP_IO_CFG_IO_CFG_FLASH0_SCK_IO_CFG_SR_FLASH0_SCK_POS (4)
#define PMP_IO_CFG_IO_CFG_FLASH0_SCK_IO_CFG_PE_FLASH0_SCK_MSK (0x00008)
#define PMP_IO_CFG_IO_CFG_FLASH0_SCK_IO_CFG_PE_FLASH0_SCK_POS (3)
#define PMP_IO_CFG_IO_CFG_FLASH0_SCK_IO_CFG_PS_FLASH0_SCK_MSK (0x00004)
#define PMP_IO_CFG_IO_CFG_FLASH0_SCK_IO_CFG_PS_FLASH0_SCK_POS (2)
#define PMP_IO_CFG_IO_CFG_FLASH0_SCK_IO_CFG_DS0_FLASH0_SCK_MSK (0x00002)
#define PMP_IO_CFG_IO_CFG_FLASH0_SCK_IO_CFG_DS0_FLASH0_SCK_POS (1)
#define PMP_IO_CFG_IO_CFG_FLASH0_SCK_IO_CFG_DS1_FLASH0_SCK_MSK (0x00001)
#define PMP_IO_CFG_IO_CFG_FLASH0_SCK_IO_CFG_DS1_FLASH0_SCK_POS (0)
#define PMP_IO_CFG_IO_CFG_FLASH0_IO0			 (BASE_ADDRESS_PMP_IO_CFG + 0x0014)
#define PMP_IO_CFG_IO_CFG_FLASH0_IO0_IO_CFG_IE_FLASH0_IO0_MSK (0x00040)
#define PMP_IO_CFG_IO_CFG_FLASH0_IO0_IO_CFG_IE_FLASH0_IO0_POS (6)
#define PMP_IO_CFG_IO_CFG_FLASH0_IO0_IO_CFG_IS_FLASH0_IO0_MSK (0x00020)
#define PMP_IO_CFG_IO_CFG_FLASH0_IO0_IO_CFG_IS_FLASH0_IO0_POS (5)
#define PMP_IO_CFG_IO_CFG_FLASH0_IO0_IO_CFG_SR_FLASH0_IO0_MSK (0x00010)
#define PMP_IO_CFG_IO_CFG_FLASH0_IO0_IO_CFG_SR_FLASH0_IO0_POS (4)
#define PMP_IO_CFG_IO_CFG_FLASH0_IO0_IO_CFG_PE_FLASH0_IO0_MSK (0x00008)
#define PMP_IO_CFG_IO_CFG_FLASH0_IO0_IO_CFG_PE_FLASH0_IO0_POS (3)
#define PMP_IO_CFG_IO_CFG_FLASH0_IO0_IO_CFG_PS_FLASH0_IO0_MSK (0x00004)
#define PMP_IO_CFG_IO_CFG_FLASH0_IO0_IO_CFG_PS_FLASH0_IO0_POS (2)
#define PMP_IO_CFG_IO_CFG_FLASH0_IO0_IO_CFG_DS0_FLASH0_IO0_MSK (0x00002)
#define PMP_IO_CFG_IO_CFG_FLASH0_IO0_IO_CFG_DS0_FLASH0_IO0_POS (1)
#define PMP_IO_CFG_IO_CFG_FLASH0_IO0_IO_CFG_DS1_FLASH0_IO0_MSK (0x00001)
#define PMP_IO_CFG_IO_CFG_FLASH0_IO0_IO_CFG_DS1_FLASH0_IO0_POS (0)
#define PMP_IO_CFG_IO_CFG_FLASH0_IO1			 (BASE_ADDRESS_PMP_IO_CFG + 0x0018)
#define PMP_IO_CFG_IO_CFG_FLASH0_IO1_IO_CFG_IE_FLASH0_IO1_MSK (0x00040)
#define PMP_IO_CFG_IO_CFG_FLASH0_IO1_IO_CFG_IE_FLASH0_IO1_POS (6)
#define PMP_IO_CFG_IO_CFG_FLASH0_IO1_IO_CFG_IS_FLASH0_IO1_MSK (0x00020)
#define PMP_IO_CFG_IO_CFG_FLASH0_IO1_IO_CFG_IS_FLASH0_IO1_POS (5)
#define PMP_IO_CFG_IO_CFG_FLASH0_IO1_IO_CFG_SR_FLASH0_IO1_MSK (0x00010)
#define PMP_IO_CFG_IO_CFG_FLASH0_IO1_IO_CFG_SR_FLASH0_IO1_POS (4)
#define PMP_IO_CFG_IO_CFG_FLASH0_IO1_IO_CFG_PE_FLASH0_IO1_MSK (0x00008)
#define PMP_IO_CFG_IO_CFG_FLASH0_IO1_IO_CFG_PE_FLASH0_IO1_POS (3)
#define PMP_IO_CFG_IO_CFG_FLASH0_IO1_IO_CFG_PS_FLASH0_IO1_MSK (0x00004)
#define PMP_IO_CFG_IO_CFG_FLASH0_IO1_IO_CFG_PS_FLASH0_IO1_POS (2)
#define PMP_IO_CFG_IO_CFG_FLASH0_IO1_IO_CFG_DS0_FLASH0_IO1_MSK (0x00002)
#define PMP_IO_CFG_IO_CFG_FLASH0_IO1_IO_CFG_DS0_FLASH0_IO1_POS (1)
#define PMP_IO_CFG_IO_CFG_FLASH0_IO1_IO_CFG_DS1_FLASH0_IO1_MSK (0x00001)
#define PMP_IO_CFG_IO_CFG_FLASH0_IO1_IO_CFG_DS1_FLASH0_IO1_POS (0)
#define PMP_IO_CFG_IO_CFG_FLASH0_IO2			 (BASE_ADDRESS_PMP_IO_CFG + 0x001C)
#define PMP_IO_CFG_IO_CFG_FLASH0_IO2_IO_CFG_IE_FLASH0_IO2_MSK (0x00040)
#define PMP_IO_CFG_IO_CFG_FLASH0_IO2_IO_CFG_IE_FLASH0_IO2_POS (6)
#define PMP_IO_CFG_IO_CFG_FLASH0_IO2_IO_CFG_IS_FLASH0_IO2_MSK (0x00020)
#define PMP_IO_CFG_IO_CFG_FLASH0_IO2_IO_CFG_IS_FLASH0_IO2_POS (5)
#define PMP_IO_CFG_IO_CFG_FLASH0_IO2_IO_CFG_SR_FLASH0_IO2_MSK (0x00010)
#define PMP_IO_CFG_IO_CFG_FLASH0_IO2_IO_CFG_SR_FLASH0_IO2_POS (4)
#define PMP_IO_CFG_IO_CFG_FLASH0_IO2_IO_CFG_PE_FLASH0_IO2_MSK (0x00008)
#define PMP_IO_CFG_IO_CFG_FLASH0_IO2_IO_CFG_PE_FLASH0_IO2_POS (3)
#define PMP_IO_CFG_IO_CFG_FLASH0_IO2_IO_CFG_PS_FLASH0_IO2_MSK (0x00004)
#define PMP_IO_CFG_IO_CFG_FLASH0_IO2_IO_CFG_PS_FLASH0_IO2_POS (2)
#define PMP_IO_CFG_IO_CFG_FLASH0_IO2_IO_CFG_DS0_FLASH0_IO2_MSK (0x00002)
#define PMP_IO_CFG_IO_CFG_FLASH0_IO2_IO_CFG_DS0_FLASH0_IO2_POS (1)
#define PMP_IO_CFG_IO_CFG_FLASH0_IO2_IO_CFG_DS1_FLASH0_IO2_MSK (0x00001)
#define PMP_IO_CFG_IO_CFG_FLASH0_IO2_IO_CFG_DS1_FLASH0_IO2_POS (0)
#define PMP_IO_CFG_IO_CFG_FLASH0_IO3			 (BASE_ADDRESS_PMP_IO_CFG + 0x0020)
#define PMP_IO_CFG_IO_CFG_FLASH0_IO3_IO_CFG_IE_FLASH0_IO3_MSK (0x00040)
#define PMP_IO_CFG_IO_CFG_FLASH0_IO3_IO_CFG_IE_FLASH0_IO3_POS (6)
#define PMP_IO_CFG_IO_CFG_FLASH0_IO3_IO_CFG_IS_FLASH0_IO3_MSK (0x00020)
#define PMP_IO_CFG_IO_CFG_FLASH0_IO3_IO_CFG_IS_FLASH0_IO3_POS (5)
#define PMP_IO_CFG_IO_CFG_FLASH0_IO3_IO_CFG_SR_FLASH0_IO3_MSK (0x00010)
#define PMP_IO_CFG_IO_CFG_FLASH0_IO3_IO_CFG_SR_FLASH0_IO3_POS (4)
#define PMP_IO_CFG_IO_CFG_FLASH0_IO3_IO_CFG_PE_FLASH0_IO3_MSK (0x00008)
#define PMP_IO_CFG_IO_CFG_FLASH0_IO3_IO_CFG_PE_FLASH0_IO3_POS (3)
#define PMP_IO_CFG_IO_CFG_FLASH0_IO3_IO_CFG_PS_FLASH0_IO3_MSK (0x00004)
#define PMP_IO_CFG_IO_CFG_FLASH0_IO3_IO_CFG_PS_FLASH0_IO3_POS (2)
#define PMP_IO_CFG_IO_CFG_FLASH0_IO3_IO_CFG_DS0_FLASH0_IO3_MSK (0x00002)
#define PMP_IO_CFG_IO_CFG_FLASH0_IO3_IO_CFG_DS0_FLASH0_IO3_POS (1)
#define PMP_IO_CFG_IO_CFG_FLASH0_IO3_IO_CFG_DS1_FLASH0_IO3_MSK (0x00001)
#define PMP_IO_CFG_IO_CFG_FLASH0_IO3_IO_CFG_DS1_FLASH0_IO3_POS (0)
#define BASE_ADDRESS_PMP_IO_FUNC_SEL			 0xBD000400
#define PMP_IO_FUNC_SEL_IO_SEL_FLASH0_CS_N0		 (BASE_ADDRESS_PMP_IO_FUNC_SEL + 0x0000)
#define PMP_IO_FUNC_SEL_IO_SEL_FLASH0_CS_N0_IO_SEL_FLASH0_CS_N0_MSK (0x00001)
#define PMP_IO_FUNC_SEL_IO_SEL_FLASH0_CS_N0_IO_SEL_FLASH0_CS_N0_POS (0)
#define PMP_IO_FUNC_SEL_IO_SEL_FLASH0_CS_N1		 (BASE_ADDRESS_PMP_IO_FUNC_SEL + 0x0004)
#define PMP_IO_FUNC_SEL_IO_SEL_FLASH0_CS_N1_IO_SEL_FLASH0_CS_N1_MSK (0x00001)
#define PMP_IO_FUNC_SEL_IO_SEL_FLASH0_CS_N1_IO_SEL_FLASH0_CS_N1_POS (0)
#define PMP_IO_FUNC_SEL_IO_SEL_FLASH0_SCK		 (BASE_ADDRESS_PMP_IO_FUNC_SEL + 0x0008)
#define PMP_IO_FUNC_SEL_IO_SEL_FLASH0_SCK_IO_SEL_FLASH0_SCK_MSK (0x00001)
#define PMP_IO_FUNC_SEL_IO_SEL_FLASH0_SCK_IO_SEL_FLASH0_SCK_POS (0)
#define PMP_IO_FUNC_SEL_IO_SEL_FLASH0_IO0		 (BASE_ADDRESS_PMP_IO_FUNC_SEL + 0x0014)
#define PMP_IO_FUNC_SEL_IO_SEL_FLASH0_IO0_IO_SEL_FLASH0_IO0_MSK (0x00001)
#define PMP_IO_FUNC_SEL_IO_SEL_FLASH0_IO0_IO_SEL_FLASH0_IO0_POS (0)
#define PMP_IO_FUNC_SEL_IO_SEL_FLASH0_IO1		 (BASE_ADDRESS_PMP_IO_FUNC_SEL + 0x0018)
#define PMP_IO_FUNC_SEL_IO_SEL_FLASH0_IO1_IO_SEL_FLASH0_IO1_MSK (0x00001)
#define PMP_IO_FUNC_SEL_IO_SEL_FLASH0_IO1_IO_SEL_FLASH0_IO1_POS (0)
#define PMP_IO_FUNC_SEL_IO_SEL_FLASH0_IO2		 (BASE_ADDRESS_PMP_IO_FUNC_SEL + 0x001C)
#define PMP_IO_FUNC_SEL_IO_SEL_FLASH0_IO2_IO_SEL_FLASH0_IO2_MSK (0x00001)
#define PMP_IO_FUNC_SEL_IO_SEL_FLASH0_IO2_IO_SEL_FLASH0_IO2_POS (0)
#define PMP_IO_FUNC_SEL_IO_SEL_FLASH0_IO3		 (BASE_ADDRESS_PMP_IO_FUNC_SEL + 0x0020)
#define PMP_IO_FUNC_SEL_IO_SEL_FLASH0_IO3_IO_SEL_FLASH0_IO3_MSK (0x00001)
#define PMP_IO_FUNC_SEL_IO_SEL_FLASH0_IO3_IO_SEL_FLASH0_IO3_POS (0)
#define PMP_IO_FUNC_SEL_IO_SEL_GPIO0			 (BASE_ADDRESS_PMP_IO_FUNC_SEL + 0x0038)
#define PMP_IO_FUNC_SEL_IO_SEL_GPIO0_IO_SEL_GPIO0_MSK (0x00001)
#define PMP_IO_FUNC_SEL_IO_SEL_GPIO0_IO_SEL_GPIO0_POS (0)
#define PMP_IO_FUNC_SEL_IO_SEL_GPIO1			 (BASE_ADDRESS_PMP_IO_FUNC_SEL + 0x003C)
#define PMP_IO_FUNC_SEL_IO_SEL_GPIO1_IO_SEL_GPIO1_MSK (0x00001)
#define PMP_IO_FUNC_SEL_IO_SEL_GPIO1_IO_SEL_GPIO1_POS (0)
#define PMP_IO_FUNC_SEL_IO_SEL_GPIO2			 (BASE_ADDRESS_PMP_IO_FUNC_SEL + 0x0040)
#define PMP_IO_FUNC_SEL_IO_SEL_GPIO2_IO_SEL_GPIO2_MSK (0x00001)
#define PMP_IO_FUNC_SEL_IO_SEL_GPIO2_IO_SEL_GPIO2_POS (0)
#define PMP_IO_FUNC_SEL_IO_SEL_RFFE_SCLK		 (BASE_ADDRESS_PMP_IO_FUNC_SEL + 0x0054)
#define PMP_IO_FUNC_SEL_IO_SEL_RFFE_SCLK_IO_SEL_RFFE_SCLK_MSK (0x00001)
#define PMP_IO_FUNC_SEL_IO_SEL_RFFE_SCLK_IO_SEL_RFFE_SCLK_POS (0)
#define PMP_IO_FUNC_SEL_IO_SEL_RFFE_SDATA		 (BASE_ADDRESS_PMP_IO_FUNC_SEL + 0x0058)
#define PMP_IO_FUNC_SEL_IO_SEL_RFFE_SDATA_IO_SEL_RFFE_SDATA_MSK (0x00001)
#define PMP_IO_FUNC_SEL_IO_SEL_RFFE_SDATA_IO_SEL_RFFE_SDATA_POS (0)
#define PMP_IO_FUNC_SEL_IO_SEL_SC_RST			 (BASE_ADDRESS_PMP_IO_FUNC_SEL + 0x005C)
#define PMP_IO_FUNC_SEL_IO_SEL_SC_RST_IO_SEL_SC_RST_MSK (0x00001)
#define PMP_IO_FUNC_SEL_IO_SEL_SC_RST_IO_SEL_SC_RST_POS (0)
#define PMP_IO_FUNC_SEL_IO_SEL_SC_IO			 (BASE_ADDRESS_PMP_IO_FUNC_SEL + 0x0060)
#define PMP_IO_FUNC_SEL_IO_SEL_SC_IO_IO_SEL_SC_IO_MSK (0x00001)
#define PMP_IO_FUNC_SEL_IO_SEL_SC_IO_IO_SEL_SC_IO_POS (0)
#define PMP_IO_FUNC_SEL_IO_SEL_SC_CLK			 (BASE_ADDRESS_PMP_IO_FUNC_SEL + 0x0064)
#define PMP_IO_FUNC_SEL_IO_SEL_SC_CLK_IO_SEL_SC_CLK_MSK (0x00001)
#define PMP_IO_FUNC_SEL_IO_SEL_SC_CLK_IO_SEL_SC_CLK_POS (0)
#define PMP_IO_FUNC_SEL_IO_SEL_SC_DET			 (BASE_ADDRESS_PMP_IO_FUNC_SEL + 0x0068)
#define PMP_IO_FUNC_SEL_IO_SEL_SC_DET_IO_SEL_SC_DET_MSK (0x00001)
#define PMP_IO_FUNC_SEL_IO_SEL_SC_DET_IO_SEL_SC_DET_POS (0)
#define PMP_IO_FUNC_SEL_IO_SEL_EJ_TRST			 (BASE_ADDRESS_PMP_IO_FUNC_SEL + 0x0078)
#define PMP_IO_FUNC_SEL_IO_SEL_EJ_TRST_IO_SEL_EJ_TRST_MSK (0x00001)
#define PMP_IO_FUNC_SEL_IO_SEL_EJ_TRST_IO_SEL_EJ_TRST_POS (0)
#define PMP_IO_FUNC_SEL_IO_SEL_EJ_TDO			 (BASE_ADDRESS_PMP_IO_FUNC_SEL + 0x0080)
#define PMP_IO_FUNC_SEL_IO_SEL_EJ_TDO_IO_SEL_EJ_TDO_MSK (0x00001)
#define PMP_IO_FUNC_SEL_IO_SEL_EJ_TDO_IO_SEL_EJ_TDO_POS (0)
#define PMP_IO_FUNC_SEL_IO_SEL_UART0_RX			 (BASE_ADDRESS_PMP_IO_FUNC_SEL + 0x0084)
#define PMP_IO_FUNC_SEL_IO_SEL_UART0_RX_IO_SEL_UART0_RX_MSK (0x00001)
#define PMP_IO_FUNC_SEL_IO_SEL_UART0_RX_IO_SEL_UART0_RX_POS (0)
#define PMP_IO_FUNC_SEL_IO_SEL_UART0_TX			 (BASE_ADDRESS_PMP_IO_FUNC_SEL + 0x0088)
#define PMP_IO_FUNC_SEL_IO_SEL_UART0_TX_IO_SEL_UART0_TX_MSK (0x00001)
#define PMP_IO_FUNC_SEL_IO_SEL_UART0_TX_IO_SEL_UART0_TX_POS (0)
#define PMP_IO_FUNC_SEL_IO_SEL_UART0_CTS		 (BASE_ADDRESS_PMP_IO_FUNC_SEL + 0x008C)
#define PMP_IO_FUNC_SEL_IO_SEL_UART0_CTS_IO_SEL_UART0_CTS_MSK (0x00001)
#define PMP_IO_FUNC_SEL_IO_SEL_UART0_CTS_IO_SEL_UART0_CTS_POS (0)
#define PMP_IO_FUNC_SEL_IO_SEL_UART0_RTS		 (BASE_ADDRESS_PMP_IO_FUNC_SEL + 0x0090)
#define PMP_IO_FUNC_SEL_IO_SEL_UART0_RTS_IO_SEL_UART0_RTS_MSK (0x00001)
#define PMP_IO_FUNC_SEL_IO_SEL_UART0_RTS_IO_SEL_UART0_RTS_POS (0)
#define PMP_IO_FUNC_SEL_IO_SEL_UART2_RX			 (BASE_ADDRESS_PMP_IO_FUNC_SEL + 0x0094)
#define PMP_IO_FUNC_SEL_IO_SEL_UART2_RX_IO_SEL_UART2_RX_MSK (0x00001)
#define PMP_IO_FUNC_SEL_IO_SEL_UART2_RX_IO_SEL_UART2_RX_POS (0)
#define PMP_IO_FUNC_SEL_IO_SEL_UART2_TX			 (BASE_ADDRESS_PMP_IO_FUNC_SEL + 0x0098)
#define PMP_IO_FUNC_SEL_IO_SEL_UART2_TX_IO_SEL_UART2_TX_MSK (0x00001)
#define PMP_IO_FUNC_SEL_IO_SEL_UART2_TX_IO_SEL_UART2_TX_POS (0)
#define PMP_IO_FUNC_SEL_IO_SEL_UART2_CTS		 (BASE_ADDRESS_PMP_IO_FUNC_SEL + 0x009C)
#define PMP_IO_FUNC_SEL_IO_SEL_UART2_CTS_IO_SEL_UART2_CTS_MSK (0x00001)
#define PMP_IO_FUNC_SEL_IO_SEL_UART2_CTS_IO_SEL_UART2_CTS_POS (0)
#define PMP_IO_FUNC_SEL_IO_SEL_UART2_RTS		 (BASE_ADDRESS_PMP_IO_FUNC_SEL + 0x00A0)
#define PMP_IO_FUNC_SEL_IO_SEL_UART2_RTS_IO_SEL_UART2_RTS_MSK (0x00001)
#define PMP_IO_FUNC_SEL_IO_SEL_UART2_RTS_IO_SEL_UART2_RTS_POS (0)
#define PMP_IO_FUNC_SEL_IO_SEL_SPIM1_MOSI		 (BASE_ADDRESS_PMP_IO_FUNC_SEL + 0x00C0)
#define PMP_IO_FUNC_SEL_IO_SEL_SPIM1_MOSI_IO_SEL_SPIM1_MOSI_MSK (0x00001)
#define PMP_IO_FUNC_SEL_IO_SEL_SPIM1_MOSI_IO_SEL_SPIM1_MOSI_POS (0)
#define PMP_IO_FUNC_SEL_IO_SEL_SPIM1_MISO		 (BASE_ADDRESS_PMP_IO_FUNC_SEL + 0x00C4)
#define PMP_IO_FUNC_SEL_IO_SEL_SPIM1_MISO_IO_SEL_SPIM1_MISO_MSK (0x00001)
#define PMP_IO_FUNC_SEL_IO_SEL_SPIM1_MISO_IO_SEL_SPIM1_MISO_POS (0)
#define PMP_IO_FUNC_SEL_IO_SEL_SPIM1_EN			 (BASE_ADDRESS_PMP_IO_FUNC_SEL + 0x00C8)
#define PMP_IO_FUNC_SEL_IO_SEL_SPIM1_EN_IO_SEL_SPIM1_EN_MSK (0x00001)
#define PMP_IO_FUNC_SEL_IO_SEL_SPIM1_EN_IO_SEL_SPIM1_EN_POS (0)
#define PMP_IO_FUNC_SEL_IO_SEL_SPIM1_CLK		 (BASE_ADDRESS_PMP_IO_FUNC_SEL + 0x00CC)
#define PMP_IO_FUNC_SEL_IO_SEL_SPIM1_CLK_IO_SEL_SPIM1_CLK_MSK (0x00001)
#define PMP_IO_FUNC_SEL_IO_SEL_SPIM1_CLK_IO_SEL_SPIM1_CLK_POS (0)
#define PMP_IO_FUNC_SEL_IO_SEL_I2C0_SDA			 (BASE_ADDRESS_PMP_IO_FUNC_SEL + 0x00D0)
#define PMP_IO_FUNC_SEL_IO_SEL_I2C0_SDA_IO_SEL_I2C0_SDA_MSK (0x00001)
#define PMP_IO_FUNC_SEL_IO_SEL_I2C0_SDA_IO_SEL_I2C0_SDA_POS (0)
#define PMP_IO_FUNC_SEL_IO_SEL_I2C0_SCL			 (BASE_ADDRESS_PMP_IO_FUNC_SEL + 0x00D4)
#define PMP_IO_FUNC_SEL_IO_SEL_I2C0_SCL_IO_SEL_I2C0_SCL_MSK (0x00001)
#define PMP_IO_FUNC_SEL_IO_SEL_I2C0_SCL_IO_SEL_I2C0_SCL_POS (0)
#define PMP_IO_FUNC_SEL_IO_SEL_FLASH1_IO0		 (BASE_ADDRESS_PMP_IO_FUNC_SEL + 0x0108)
#define PMP_IO_FUNC_SEL_IO_SEL_FLASH1_IO0_IO_SEL_FLASH1_IO0_MSK (0x00001)
#define PMP_IO_FUNC_SEL_IO_SEL_FLASH1_IO0_IO_SEL_FLASH1_IO0_POS (0)
#define PMP_IO_FUNC_SEL_IO_SEL_FLASH1_IO1		 (BASE_ADDRESS_PMP_IO_FUNC_SEL + 0x010c)
#define PMP_IO_FUNC_SEL_IO_SEL_FLASH1_IO1_IO_SEL_FLASH1_IO1_MSK (0x00001)
#define PMP_IO_FUNC_SEL_IO_SEL_FLASH1_IO1_IO_SEL_FLASH1_IO1_POS (0)
#define PMP_IO_FUNC_SEL_IO_SEL_FLASH1_IO2		 (BASE_ADDRESS_PMP_IO_FUNC_SEL + 0x0110)
#define PMP_IO_FUNC_SEL_IO_SEL_FLASH1_IO2_IO_SEL_FLASH1_IO2_MSK (0x00001)
#define PMP_IO_FUNC_SEL_IO_SEL_FLASH1_IO2_IO_SEL_FLASH1_IO2_POS (0)
#define PMP_IO_FUNC_SEL_IO_SEL_FLASH1_IO3		 (BASE_ADDRESS_PMP_IO_FUNC_SEL + 0x0114)
#define PMP_IO_FUNC_SEL_IO_SEL_FLASH1_IO3_IO_SEL_FLASH1_IO3_MSK (0x00001)
#define PMP_IO_FUNC_SEL_IO_SEL_FLASH1_IO3_IO_SEL_FLASH1_IO3_POS (0)
#define PMP_IO_FUNC_SEL_IO_SEL_CLKOUT			 (BASE_ADDRESS_PMP_IO_FUNC_SEL + 0x0118)
#define PMP_IO_FUNC_SEL_IO_SEL_CLKOUT_IO_SEL_CLKOUT_MSK (0x00001)
#define PMP_IO_FUNC_SEL_IO_SEL_CLKOUT_IO_SEL_CLKOUT_POS (0)
#define PMP_IO_FUNC_SEL_IO_SEL_WAKEUP			 (BASE_ADDRESS_PMP_IO_FUNC_SEL + 0x011C)
#define PMP_IO_FUNC_SEL_IO_SEL_WAKEUP_IO_SEL_WAKEUP_MSK (0x00001)
#define PMP_IO_FUNC_SEL_IO_SEL_WAKEUP_IO_SEL_WAKEUP_POS (0)
#define BASE_ADDRESS_PMP_IO_PAR					 0xBD000600
#define PMP_IO_PAR_IO_PAR_SEL_FLASH0_CS_N0		 (BASE_ADDRESS_PMP_IO_PAR + 0x000)
#define PMP_IO_PAR_IO_PAR_SEL_FLASH0_CS_N0_IO_PAR_SEL_FLASH0_CS_N0_MSK (0x00003)
#define PMP_IO_PAR_IO_PAR_SEL_FLASH0_CS_N0_IO_PAR_SEL_FLASH0_CS_N0_POS (0)
#define PMP_IO_PAR_IO_PAR_SEL_FLASH0_CS_N1		 (BASE_ADDRESS_PMP_IO_PAR + 0x004)
#define PMP_IO_PAR_IO_PAR_SEL_FLASH0_CS_N1_IO_PAR_SEL_FLASH0_CS_N1_MSK (0x00003)
#define PMP_IO_PAR_IO_PAR_SEL_FLASH0_CS_N1_IO_PAR_SEL_FLASH0_CS_N1_POS (0)
#define PMP_IO_PAR_IO_PAR_SEL_FLASH0_SCK		 (BASE_ADDRESS_PMP_IO_PAR + 0x008)
#define PMP_IO_PAR_IO_PAR_SEL_FLASH0_SCK_IO_PAR_SEL_FLASH0_SCK_MSK (0x00003)
#define PMP_IO_PAR_IO_PAR_SEL_FLASH0_SCK_IO_PAR_SEL_FLASH0_SCK_POS (0)
#define PMP_IO_PAR_IO_PAR_SEL_FLASH0_IO0		 (BASE_ADDRESS_PMP_IO_PAR + 0x014)
#define PMP_IO_PAR_IO_PAR_SEL_FLASH0_IO0_IO_PAR_SEL_FLASH0_IO0_MSK (0x00003)
#define PMP_IO_PAR_IO_PAR_SEL_FLASH0_IO0_IO_PAR_SEL_FLASH0_IO0_POS (0)
#define PMP_IO_PAR_IO_PAR_SEL_FLASH0_IO1		 (BASE_ADDRESS_PMP_IO_PAR + 0x018)
#define PMP_IO_PAR_IO_PAR_SEL_FLASH0_IO1_IO_PAR_SEL_FLASH0_IO1_MSK (0x00003)
#define PMP_IO_PAR_IO_PAR_SEL_FLASH0_IO1_IO_PAR_SEL_FLASH0_IO1_POS (0)
#define PMP_IO_PAR_IO_PAR_SEL_FLASH0_IO2		 (BASE_ADDRESS_PMP_IO_PAR + 0x01C)
#define PMP_IO_PAR_IO_PAR_SEL_FLASH0_IO2_IO_PAR_SEL_FLASH0_IO2_MSK (0x00003)
#define PMP_IO_PAR_IO_PAR_SEL_FLASH0_IO2_IO_PAR_SEL_FLASH0_IO2_POS (0)
#define PMP_IO_PAR_IO_PAR_SEL_FLASH0_IO3		 (BASE_ADDRESS_PMP_IO_PAR + 0x020)
#define PMP_IO_PAR_IO_PAR_SEL_FLASH0_IO3_IO_PAR_SEL_FLASH0_IO3_MSK (0x00003)
#define PMP_IO_PAR_IO_PAR_SEL_FLASH0_IO3_IO_PAR_SEL_FLASH0_IO3_POS (0)
#define BASE_ADDRESS_SHA						 0xBD000700
#define SHA_SHA_WORD_LENGTH						 (BASE_ADDRESS_SHA + 0x000)
#define SHA_SHA_WORD_LENGTH_SHA_WORD_LENGTH_MSK	 (0xFFFFFFFF)
#define SHA_SHA_WORD_LENGTH_SHA_WORD_LENGTH_POS	 (0)
#define SHA_SHA_CTRL							 (BASE_ADDRESS_SHA + 0x004)
#define SHA_SHA_CTRL_BACK_PRESSURE_ENABLE_MSK	 (0x00100)
#define SHA_SHA_CTRL_BACK_PRESSURE_ENABLE_POS	 (8)
#define SHA_SHA_CTRL_MASTER_SELECT_ID_MSK		 (0x000F0)
#define SHA_SHA_CTRL_MASTER_SELECT_ID_POS		 (4)
#define SHA_SHA_CTRL_MASTER_SELECT_ENABE_MSK	 (0x00008)
#define SHA_SHA_CTRL_MASTER_SELECT_ENABE_POS	 (3)
#define SHA_SHA_CTRL_DEBUG_PATH_MSK				 (0x00004)
#define SHA_SHA_CTRL_DEBUG_PATH_POS				 (2)
#define SHA_SHA_CTRL_ENDIAN_FLIP_DIN_MSK		 (0x00002)
#define SHA_SHA_CTRL_ENDIAN_FLIP_DIN_POS		 (1)
#define SHA_SHA_CTRL_SHA_START_MSK				 (0x00001)
#define SHA_SHA_CTRL_SHA_START_POS				 (0)
#define SHA_SHA_DEBUG							 (BASE_ADDRESS_SHA + 0x008)
#define SHA_SHA_DEBUG_SHA_DEBUG_MSK				 (0xFFFFFFFF)
#define SHA_SHA_DEBUG_SHA_DEBUG_POS				 (0)
#define SHA_SHA_KEY7							 (BASE_ADDRESS_SHA + 0x00C)
#define SHA_SHA_KEY7_SHA_KEY7_MSK				 (0xFFFFFFFF)
#define SHA_SHA_KEY7_SHA_KEY7_POS				 (0)
#define SHA_SHA_KEY6							 (BASE_ADDRESS_SHA + 0x010)
#define SHA_SHA_KEY6_SHA_KEY6_MSK				 (0xFFFFFFFF)
#define SHA_SHA_KEY6_SHA_KEY6_POS				 (0)
#define SHA_SHA_KEY5							 (BASE_ADDRESS_SHA + 0x014)
#define SHA_SHA_KEY5_SHA_KEY5_MSK				 (0xFFFFFFFF)
#define SHA_SHA_KEY5_SHA_KEY5_POS				 (0)
#define SHA_SHA_KEY4							 (BASE_ADDRESS_SHA + 0x018)
#define SHA_SHA_KEY4_SHA_KEY4_MSK				 (0xFFFFFFFF)
#define SHA_SHA_KEY4_SHA_KEY4_POS				 (0)
#define SHA_SHA_KEY3							 (BASE_ADDRESS_SHA + 0x01C)
#define SHA_SHA_KEY3_SHA_KEY3_MSK				 (0xFFFFFFFF)
#define SHA_SHA_KEY3_SHA_KEY3_POS				 (0)
#define SHA_SHA_KEY2							 (BASE_ADDRESS_SHA + 0x020)
#define SHA_SHA_KEY2_SHA_KEY2_MSK				 (0xFFFFFFFF)
#define SHA_SHA_KEY2_SHA_KEY2_POS				 (0)
#define SHA_SHA_KEY1							 (BASE_ADDRESS_SHA + 0x024)
#define SHA_SHA_KEY1_SHA_KEY1_MSK				 (0xFFFFFFFF)
#define SHA_SHA_KEY1_SHA_KEY1_POS				 (0)
#define SHA_SHA_KEY0							 (BASE_ADDRESS_SHA + 0x028)
#define SHA_SHA_KEY0_SHA_KEY0_MSK				 (0xFFFFFFFF)
#define SHA_SHA_KEY0_SHA_KEY0_POS				 (0)
#define SHA_SHA_INT								 (BASE_ADDRESS_SHA + 0x02C)
#define SHA_SHA_INT_SHA_ERROR_INT_MSK			 (0x00002)
#define SHA_SHA_INT_SHA_ERROR_INT_POS			 (1)
#define SHA_SHA_INT_SHA_DONE_INT_MSK			 (0x00001)
#define SHA_SHA_INT_SHA_DONE_INT_POS			 (0)
#define SHA_SHA_INT_RCLR						 (BASE_ADDRESS_SHA + 0x030)
#define SHA_SHA_INT_RCLR_SHA_ERROR_INT_MSK		 (0x00400)
#define SHA_SHA_INT_RCLR_SHA_ERROR_INT_POS		 (10)
#define SHA_SHA_INT_RCLR_SHA_DONE_INT_MSK		 (0x00001)
#define SHA_SHA_INT_RCLR_SHA_DONE_INT_POS		 (0)
#define SHA_SHA_STATE							 (BASE_ADDRESS_SHA + 0x034)
#define SHA_SHA_STATE_SHA_STATE_MSK				 (0xFFFFFFFF)
#define SHA_SHA_STATE_SHA_STATE_POS				 (0)
#define BASE_ADDRESS_OTP						 0xBD000800
#define OTP_OTP_STAT							 (BASE_ADDRESS_OTP + 0x000)
#define OTP_OTP_STAT_OTP_READ_BUSY_MSK			 (0x00002)
#define OTP_OTP_STAT_OTP_READ_BUSY_POS			 (1)
#define OTP_OTP_STAT_OTP_PROG_BUSY_MSK			 (0x00001)
#define OTP_OTP_STAT_OTP_PROG_BUSY_POS			 (0)
#define OTP_OTP_REPAIR_EN						 (BASE_ADDRESS_OTP + 0x004)
#define OTP_OTP_REPAIR_EN_OTP_REPAIR_EN_MSK		 (0x00001)
#define OTP_OTP_REPAIR_EN_OTP_REPAIR_EN_POS		 (0)
#define OTP_OTP_READ_COMMAND					 (BASE_ADDRESS_OTP + 0x008)
#define OTP_OTP_READ_COMMAND_OTP_READ_MSK		 (0x00400)
#define OTP_OTP_READ_COMMAND_OTP_READ_POS		 (10)
#define OTP_OTP_READ_COMMAND_OTP_READ_ADDRESS_MSK (0x003FF)
#define OTP_OTP_READ_COMMAND_OTP_READ_ADDRESS_POS (0)
#define OTP_OTP_READ_DATA						 (BASE_ADDRESS_OTP + 0x00C)
#define OTP_OTP_READ_DATA_OTP_READ_DATA_MSK		 (0xFFFFFFFF)
#define OTP_OTP_READ_DATA_OTP_READ_DATA_POS		 (0)
#define OTP_OTP_PROG_COMMAND					 (BASE_ADDRESS_OTP + 0x010)
#define OTP_OTP_PROG_COMMAND_OTP_PROG_CMD_MSK	 (0x00400)
#define OTP_OTP_PROG_COMMAND_OTP_PROG_CMD_POS	 (10)
#define OTP_OTP_PROG_COMMAND_OTP_PROG_ADDRESS_MSK (0x003FF)
#define OTP_OTP_PROG_COMMAND_OTP_PROG_ADDRESS_POS (0)
#define OTP_OTP_PROG_DATA						 (BASE_ADDRESS_OTP + 0x014)
#define OTP_OTP_PROG_DATA_OTP_PROG_DATA_MSK		 (0xFFFFFFFF)
#define OTP_OTP_PROG_DATA_OTP_PROG_DATA_POS		 (0)
#define OTP_OTP_CFG4							 (BASE_ADDRESS_OTP + 0x028)
#define OTP_OTP_CFG4_OTP_ENGINE_FSM_RESTART_MSK	 (0x00020)
#define OTP_OTP_CFG4_OTP_ENGINE_FSM_RESTART_POS	 (5)
#define OTP_OTP_CFG4_REGTOP_OTP_ENGINE_CFG_N2_PULSES_MSK (0x0001F)
#define OTP_OTP_CFG4_REGTOP_OTP_ENGINE_CFG_N2_PULSES_POS (0)
#define OTP_OTP_CMMAND_STAT						 (BASE_ADDRESS_OTP + 0x030)
#define OTP_OTP_CMMAND_STAT_OTP_DONE_INTERRUPT_MSK (0x00008)
#define OTP_OTP_CMMAND_STAT_OTP_DONE_INTERRUPT_POS (3)
#define OTP_OTP_CMMAND_STAT_OTP_ENGINE_FSM_PROGRAM_ERROR_MSK (0x00004)
#define OTP_OTP_CMMAND_STAT_OTP_ENGINE_FSM_PROGRAM_ERROR_POS (2)
#define OTP_OTP_CMMAND_STAT_OTP_READ_DONE_MSK	 (0x00002)
#define OTP_OTP_CMMAND_STAT_OTP_READ_DONE_POS	 (1)
#define OTP_OTP_CMMAND_STAT_OTP_PROG_DONE_MSK	 (0x00001)
#define OTP_OTP_CMMAND_STAT_OTP_PROG_DONE_POS	 (0)
#define OTP_OTP_CMMAND_CLR						 (BASE_ADDRESS_OTP + 0x034)
#define OTP_OTP_CMMAND_CLR_OTP_DONE_INTERRUPT_MSK (0x00008)
#define OTP_OTP_CMMAND_CLR_OTP_DONE_INTERRUPT_POS (3)
#define OTP_OTP_CMMAND_CLR_OTP_ENGINE_FSM_PROGRAM_ERROR_MSK (0x00004)
#define OTP_OTP_CMMAND_CLR_OTP_ENGINE_FSM_PROGRAM_ERROR_POS (2)
#define OTP_OTP_CMMAND_CLR_OTP_READ_DONE_MSK	 (0x00002)
#define OTP_OTP_CMMAND_CLR_OTP_READ_DONE_POS	 (1)
#define OTP_OTP_CMMAND_CLR_OTP_PROG_DONE_MSK	 (0x00001)
#define OTP_OTP_CMMAND_CLR_OTP_PROG_DONE_POS	 (0)
#define OTP_OTP_BUSY_ERR_STAT					 (BASE_ADDRESS_OTP + 0x038)
#define OTP_OTP_BUSY_ERR_STAT_OTP_READ_ERROR_MSK (0x00002)
#define OTP_OTP_BUSY_ERR_STAT_OTP_READ_ERROR_POS (1)
#define OTP_OTP_BUSY_ERR_STAT_OTP_PROG_ERROR_MSK (0x00001)
#define OTP_OTP_BUSY_ERR_STAT_OTP_PROG_ERROR_POS (0)
#define OTP_OTP_BUSY_ERR_CLR					 (BASE_ADDRESS_OTP + 0x03C)
#define OTP_OTP_BUSY_ERR_CLR_OTP_READ_ERROR_MSK	 (0x00002)
#define OTP_OTP_BUSY_ERR_CLR_OTP_READ_ERROR_POS	 (1)
#define OTP_OTP_BUSY_ERR_CLR_OTP_PROG_ERROR_MSK	 (0x00001)
#define OTP_OTP_BUSY_ERR_CLR_OTP_PROG_ERROR_POS	 (0)
#define OTP_OTP_BP_PROTECT						 (BASE_ADDRESS_OTP + 0x040)
#define OTP_OTP_BP_PROTECT_OTP_BP_PROTECT_MSK	 (0x00001)
#define OTP_OTP_BP_PROTECT_OTP_BP_PROTECT_POS	 (0)
#define OTP_OTP_BP_PROTECT_OTP_GO_BP_PROTECT_MSK (0x80000000)
#define OTP_OTP_BP_PROTECT_OTP_GO_BP_PROTECT_POS (31)
#define OTP_OTP_ACCESS							 (BASE_ADDRESS_OTP + 0x044)
#define OTP_OTP_ACCESS_OTP_BIGENDIAN_MSK		 (0x00002)
#define OTP_OTP_ACCESS_OTP_BIGENDIAN_POS		 (1)
#define OTP_OTP_HALT							 (BASE_ADDRESS_OTP + 0x048)
#define OTP_OTP_HALT_OTP_HALT_ACK_MSK			 (0x00002)
#define OTP_OTP_HALT_OTP_HALT_ACK_POS			 (1)
#define OTP_OTP_HALT_OTP_HALT_REQ_MSK			 (0x00001)
#define OTP_OTP_HALT_OTP_HALT_REQ_POS			 (0)
#define OTP_OTP_DEBUG1							 (BASE_ADDRESS_OTP + 0x050)
#define OTP_OTP_DEBUG1_OTP_ENGINE_FSM_STATE_MSK	 (0x7FFFF00)
#define OTP_OTP_DEBUG1_OTP_ENGINE_FSM_STATE_POS	 (8)
#define OTP_OTP_DEBUG1_OTP_MAIN_STATE_MSK		 (0x000E0)
#define OTP_OTP_DEBUG1_OTP_MAIN_STATE_POS		 (5)
#define OTP_OTP_DEBUG1_OTP_ENGINE_STATE_MSK		 (0x0001F)
#define OTP_OTP_DEBUG1_OTP_ENGINE_STATE_POS		 (0)
#define OTP_OTP_BIST_BRIDGE_CFG0				 (BASE_ADDRESS_OTP + 0x054)
#define OTP_OTP_BIST_BRIDGE_CFG0_REGTOP_OTP_BRIDGE_CFG_TRS_MSK (0xFF0000)
#define OTP_OTP_BIST_BRIDGE_CFG0_REGTOP_OTP_BRIDGE_CFG_TRS_POS (16)
#define OTP_OTP_BIST_BRIDGE_CFG0_REGTOP_OTP_BRIDGE_CFG_TRW_MSK (0x0FF00)
#define OTP_OTP_BIST_BRIDGE_CFG0_REGTOP_OTP_BRIDGE_CFG_TRW_POS (8)
#define OTP_OTP_BIST_BRIDGE_CFG0_REGTOP_OTP_BRIDGE_CFG_TWWL_MSK (0x000FF)
#define OTP_OTP_BIST_BRIDGE_CFG0_REGTOP_OTP_BRIDGE_CFG_TWWL_POS (0)
#define OTP_OTP_BIST_BRIDGE_CFG1				 (BASE_ADDRESS_OTP + 0x058)
#define OTP_OTP_BIST_BRIDGE_CFG1_REGTOP_OTP_BRIDGE_CFG_TPGMAS_MSK (0xFF000000)
#define OTP_OTP_BIST_BRIDGE_CFG1_REGTOP_OTP_BRIDGE_CFG_TPGMAS_POS (24)
#define OTP_OTP_BIST_BRIDGE_CFG1_REGTOP_OTP_BRIDGE_CFG_TPGMVFY_MSK (0xFF0000)
#define OTP_OTP_BIST_BRIDGE_CFG1_REGTOP_OTP_BRIDGE_CFG_TPGMVFY_POS (16)
#define OTP_OTP_BIST_BRIDGE_CFG1_REGTOP_OTP_BRIDGE_CFG_TPW_MSK (0x0FF00)
#define OTP_OTP_BIST_BRIDGE_CFG1_REGTOP_OTP_BRIDGE_CFG_TPW_POS (8)
#define OTP_OTP_BIST_BRIDGE_CFG1_REGTOP_OTP_BRIDGE_CFG_TREADEN_MSK (0x000FF)
#define OTP_OTP_BIST_BRIDGE_CFG1_REGTOP_OTP_BRIDGE_CFG_TREADEN_POS (0)
#define OTP_OTP_BIST_BRIDGE_CFG2				 (BASE_ADDRESS_OTP + 0x05C)
#define OTP_OTP_BIST_BRIDGE_CFG2_REGTOP_OTP_BRIDGE_CFG_TDPD_MSK (0xFF000000)
#define OTP_OTP_BIST_BRIDGE_CFG2_REGTOP_OTP_BRIDGE_CFG_TDPD_POS (24)
#define OTP_OTP_BIST_BRIDGE_CFG2_REGTOP_OTP_BRIDGE_CFG_TDS_MSK (0xFF0000)
#define OTP_OTP_BIST_BRIDGE_CFG2_REGTOP_OTP_BRIDGE_CFG_TDS_POS (16)
#define OTP_OTP_BIST_BRIDGE_CFG2_REGTOP_OTP_BRIDGE_CFG_TPEH_MSK (0x0FF00)
#define OTP_OTP_BIST_BRIDGE_CFG2_REGTOP_OTP_BRIDGE_CFG_TPEH_POS (8)
#define OTP_OTP_BIST_BRIDGE_CFG2_REGTOP_OTP_BRIDGE_CFG_TPES_MSK (0x000FF)
#define OTP_OTP_BIST_BRIDGE_CFG2_REGTOP_OTP_BRIDGE_CFG_TPES_POS (0)
#define OTP_OTP_BIST_BRIDGE_CFG3				 (BASE_ADDRESS_OTP + 0x060)
#define OTP_OTP_BIST_BRIDGE_CFG3_REGTOP_OTP_BRIDGE_CFG_TCPH_MSK (0xFF000000)
#define OTP_OTP_BIST_BRIDGE_CFG3_REGTOP_OTP_BRIDGE_CFG_TCPH_POS (24)
#define OTP_OTP_BIST_BRIDGE_CFG3_REGTOP_OTP_BRIDGE_CFG_TCPS_MSK (0xFF0000)
#define OTP_OTP_BIST_BRIDGE_CFG3_REGTOP_OTP_BRIDGE_CFG_TCPS_POS (16)
#define OTP_OTP_BIST_BRIDGE_CFG3_REGTOP_OTP_BRIDGE_CFG_TCRST_MSK (0x0FF00)
#define OTP_OTP_BIST_BRIDGE_CFG3_REGTOP_OTP_BRIDGE_CFG_TCRST_POS (8)
#define OTP_OTP_BIST_BRIDGE_CFG3_REGTOP_OTP_BRIDGE_CFG_TDH_MSK (0x000FF)
#define OTP_OTP_BIST_BRIDGE_CFG3_REGTOP_OTP_BRIDGE_CFG_TDH_POS (0)
#define OTP_OTP_BIST_BRIDGE_CFG4				 (BASE_ADDRESS_OTP + 0x064)
#define OTP_OTP_BIST_BRIDGE_CFG4_REGTOP_OTP_BRIDGE_FSM_RESTART_MSK (0x00020)
#define OTP_OTP_BIST_BRIDGE_CFG4_REGTOP_OTP_BRIDGE_FSM_RESTART_POS (5)
#define OTP_OTP_BIST_BRIDGE_CFG4_REGTOP_OTP_BRIDGE_CFG_N2_PULSES_MSK (0x0001F)
#define OTP_OTP_BIST_BRIDGE_CFG4_REGTOP_OTP_BRIDGE_CFG_N2_PULSES_POS (0)
#define OTP_OTP_BIST_BRIDGE_PROG_STAT			 (BASE_ADDRESS_OTP + 0x068)
#define OTP_OTP_BIST_BRIDGE_PROG_STAT_OTP_BRIDGE_FSM_STATE_MSK (0xFFFFE)
#define OTP_OTP_BIST_BRIDGE_PROG_STAT_OTP_BRIDGE_FSM_STATE_POS (1)
#define OTP_OTP_BIST_BRIDGE_PROG_STAT_OTP_BRIDGE_FSM_PROGRAM_ERROR_MSK (0x00001)
#define OTP_OTP_BIST_BRIDGE_PROG_STAT_OTP_BRIDGE_FSM_PROGRAM_ERROR_POS (0)
#define OTP_OTP_SW_RST							 (BASE_ADDRESS_OTP + 0x06c)
#define OTP_OTP_SW_RST_OTP_SW_RST_MSK			 (0x00001)
#define OTP_OTP_SW_RST_OTP_SW_RST_POS			 (0)
#define OTP_OTP_SECURE_CHANNEL					 (BASE_ADDRESS_OTP + 0x070)
#define OTP_OTP_SECURE_CHANNEL_OTP_SECURE_CHANNEL_SEL_MSK (0x00001)
#define OTP_OTP_SECURE_CHANNEL_OTP_SECURE_CHANNEL_SEL_POS (0)
#define OTP_OTP_SECURE_CHANNEL_OPEN_MSE			 (BASE_ADDRESS_OTP + 0x74)
#define OTP_OTP_SECURE_CHANNEL_OPEN_MSE_OTP_SECURE_CHANNEL_OPEN_MSE_MSK (0x00001)
#define OTP_OTP_SECURE_CHANNEL_OPEN_MSE_OTP_SECURE_CHANNEL_OPEN_MSE_POS (0)
#define OTP_OTP_SECURE_CHANNEL_OPEN_ISE			 (BASE_ADDRESS_OTP + 0x78)
#define OTP_OTP_SECURE_CHANNEL_OPEN_ISE_OTP_SECURE_CHANNEL_OPEN_ISE_MSK (0x00001)
#define OTP_OTP_SECURE_CHANNEL_OPEN_ISE_OTP_SECURE_CHANNEL_OPEN_ISE_POS (0)
#define OTP_OTP_SECURE_CHANNEL_OPEN_MCU			 (BASE_ADDRESS_OTP + 0x7C)
#define OTP_OTP_SECURE_CHANNEL_OPEN_MCU_OTP_SECURE_CHANNEL_OPEN_MCU_MSK (0x00001)
#define OTP_OTP_SECURE_CHANNEL_OPEN_MCU_OTP_SECURE_CHANNEL_OPEN_MCU_POS (0)
#define OTP_OTP_SECURE_CHANNEL_OPEN_PMP			 (BASE_ADDRESS_OTP + 0x80)
#define OTP_OTP_SECURE_CHANNEL_OPEN_PMP_OTP_SECURE_CHANNEL_OPEN_PMP_MSK (0x00001)
#define OTP_OTP_SECURE_CHANNEL_OPEN_PMP_OTP_SECURE_CHANNEL_OPEN_PMP_POS (0)
#define OTP_OTP_SECURE_CHANNEL_OPEN_MODEM		 (BASE_ADDRESS_OTP + 0x84)
#define OTP_OTP_SECURE_CHANNEL_OPEN_MODEM_OTP_SECURE_CHANNEL_OPEN_MODEM_MSK (0x00001)
#define OTP_OTP_SECURE_CHANNEL_OPEN_MODEM_OTP_SECURE_CHANNEL_OPEN_MODEM_POS (0)
#define OTP_OTP_SECURE_CHANNEL_OPEN_PMPA		 (BASE_ADDRESS_OTP + 0x88)
#define OTP_OTP_SECURE_CHANNEL_OPEN_PMPA_OTP_SECURE_CHANNEL_OPEN_PMPA_MSK (0x00001)
#define OTP_OTP_SECURE_CHANNEL_OPEN_PMPA_OTP_SECURE_CHANNEL_OPEN_PMPA_POS (0)
#define OTP_OTP_SECURE_CHANNEL_OPEN_PMPS		 (BASE_ADDRESS_OTP + 0x8C)
#define OTP_OTP_SECURE_CHANNEL_OPEN_PMPS_OTP_SECURE_CHANNEL_OPEN_PMPS_MSK (0x00001)
#define OTP_OTP_SECURE_CHANNEL_OPEN_PMPS_OTP_SECURE_CHANNEL_OPEN_PMPS_POS (0)
#define OTP_OTP_BPR0							 (BASE_ADDRESS_OTP + 0xF0)
#define OTP_OTP_BPR0_LOCK_ALTAIR_PRODUCTION_MSK	 (0x000FF)
#define OTP_OTP_BPR0_LOCK_ALTAIR_PRODUCTION_POS	 (0)
#define OTP_OTP_BPR0_LOCK_PMP_BCK_MSK			 (0x0F800)
#define OTP_OTP_BPR0_LOCK_PMP_BCK_POS			 (11)
#define OTP_OTP_BPR0_LOCK_PMP_MSK				 (0xF80000)
#define OTP_OTP_BPR0_LOCK_PMP_POS				 (19)
#define OTP_OTP_BPR0_MCU_MASTER_MSK				 (0x7000000)
#define OTP_OTP_BPR0_MCU_MASTER_POS				 (24)
#define OTP_OTP_BPR0_SECURITY_ENABLE_BCK_MSK	 (0x8000000)
#define OTP_OTP_BPR0_SECURITY_ENABLE_BCK_POS	 (27)
#define OTP_OTP_BPR0_MCU_SIC_MSK				 (0x70000000)
#define OTP_OTP_BPR0_MCU_SIC_POS				 (28)
#define OTP_OTP_BPR0_GLOBAL_ASSET_CONTROL_ENABLE_BCK_MSK (0x80000000)
#define OTP_OTP_BPR0_GLOBAL_ASSET_CONTROL_ENABLE_BCK_POS (31)
#define OTP_OTP_BPR1							 (BASE_ADDRESS_OTP + 0xF4)
#define OTP_OTP_BPR1_ISE1_ENABLE_MSK			 (0x00007)
#define OTP_OTP_BPR1_ISE1_ENABLE_POS			 (0)
#define OTP_OTP_BPR1_PMP_JTAG_CONTROL_BIT_2_MSK	 (0x00008)
#define OTP_OTP_BPR1_PMP_JTAG_CONTROL_BIT_2_POS	 (3)
#define OTP_OTP_BPR1_ISE2_ENABLE_MSK			 (0x00070)
#define OTP_OTP_BPR1_ISE2_ENABLE_POS			 (4)
#define OTP_OTP_BPR1_MCU_ENABLE_BIT_2_MSK		 (0x00080)
#define OTP_OTP_BPR1_MCU_ENABLE_BIT_2_POS		 (7)
#define OTP_OTP_BPR1_MCU_ENABLE_MSK				 (0x00700)
#define OTP_OTP_BPR1_MCU_ENABLE_POS				 (8)
#define OTP_OTP_BPR1_RMA_BCK_MSK				 (0x00800)
#define OTP_OTP_BPR1_RMA_BCK_POS				 (11)
#define OTP_OTP_BPR1_SIDE_CHANNEL_ENABLE_FOR_ISE1_MSK (0x07000)
#define OTP_OTP_BPR1_SIDE_CHANNEL_ENABLE_FOR_ISE1_POS (12)
#define OTP_OTP_BPR1_ISE1_ENABLE_BIT_2_MSK		 (0x08000)
#define OTP_OTP_BPR1_ISE1_ENABLE_BIT_2_POS		 (15)
#define OTP_OTP_BPR1_SIDE_CHANNEL_ENABLE_FOR_ISE2_MSK (0x70000)
#define OTP_OTP_BPR1_SIDE_CHANNEL_ENABLE_FOR_ISE2_POS (16)
#define OTP_OTP_BPR1_ISE2_ENABLE_BIT_2_MSK		 (0x80000)
#define OTP_OTP_BPR1_ISE2_ENABLE_BIT_2_POS		 (19)
#define OTP_OTP_BPR1_RMA_MSK					 (0x100000)
#define OTP_OTP_BPR1_RMA_POS					 (20)
#define OTP_OTP_BPR1_GLOBAL_ASSET_CONTROL_ENABLE_MSK (0x200000)
#define OTP_OTP_BPR1_GLOBAL_ASSET_CONTROL_ENABLE_POS (21)
#define OTP_OTP_BPR1_SECURITY_ENABLE_MSK		 (0x400000)
#define OTP_OTP_BPR1_SECURITY_ENABLE_POS		 (22)
#define OTP_OTP_BPR1_FIREWALL_OTP_ENABLE_MSK	 (0x800000)
#define OTP_OTP_BPR1_FIREWALL_OTP_ENABLE_POS	 (23)
#define OTP_OTP_BPR1_PMP_JTAG_CONTROL_MSK		 (0x7000000)
#define OTP_OTP_BPR1_PMP_JTAG_CONTROL_POS		 (24)
#define OTP_OTP_BPR2							 (BASE_ADDRESS_OTP + 0xF8)
#define OTP_OTP_BPR2_LOCK_ODM_MANUFACTURING_MSK	 (0x000FF)
#define OTP_OTP_BPR2_LOCK_ODM_MANUFACTURING_POS	 (0)
#define OTP_OTP_BPR2_MCU_JTAG_CONTROL_BCK_MSK	 (0x00700)
#define OTP_OTP_BPR2_MCU_JTAG_CONTROL_BCK_POS	 (8)
#define OTP_OTP_BPR2_LOCK_MCU_INIT_BCK_MSK		 (0x0F800)
#define OTP_OTP_BPR2_LOCK_MCU_INIT_BCK_POS		 (11)
#define OTP_OTP_BPR2_MCU_JTAG_CONTROL_MSK		 (0x70000)
#define OTP_OTP_BPR2_MCU_JTAG_CONTROL_POS		 (16)
#define OTP_OTP_BPR2_LOCK_MCU_INIT_MSK			 (0xF80000)
#define OTP_OTP_BPR2_LOCK_MCU_INIT_POS			 (19)
#define OTP_OTP_BPR2_ISE1_JTAG_CONTROL_BCK_MSK	 (0x7000000)
#define OTP_OTP_BPR2_ISE1_JTAG_CONTROL_BCK_POS	 (24)
#define OTP_OTP_BPR2_ISE1_LOCK_BCK_MSK			 (0xF8000000)
#define OTP_OTP_BPR2_ISE1_LOCK_BCK_POS			 (27)
#define OTP_OTP_BPR3							 (BASE_ADDRESS_OTP + 0xFC)
#define OTP_OTP_BPR3_ISE1_JTAG_CONTROL_MSK		 (0x00007)
#define OTP_OTP_BPR3_ISE1_JTAG_CONTROL_POS		 (0)
#define OTP_OTP_BPR3_ISE1_LOCK_MSK				 (0x000F8)
#define OTP_OTP_BPR3_ISE1_LOCK_POS				 (3)
#define OTP_OTP_BPR3_ISE2_JTAG_CONTROL_BCK_MSK	 (0x00700)
#define OTP_OTP_BPR3_ISE2_JTAG_CONTROL_BCK_POS	 (8)
#define OTP_OTP_BPR3_ISE2_LOCK_BCK_MSK			 (0x0F800)
#define OTP_OTP_BPR3_ISE2_LOCK_BCK_POS			 (11)
#define OTP_OTP_BPR3_ISE2_JTAG_CONTROL_MSK		 (0x70000)
#define OTP_OTP_BPR3_ISE2_JTAG_CONTROL_POS		 (16)
#define OTP_OTP_BPR3_ISE2_LOCK_MSK				 (0xF80000)
#define OTP_OTP_BPR3_ISE2_LOCK_POS				 (19)
#define OTP_OTP_BPR3_SPARELOCK_MSK				 (0xFF000000)
#define OTP_OTP_BPR3_SPARELOCK_POS				 (24)
#define BASE_ADDRESS_OTP_TIMING					 0xBD000880
#define OTP_TIMING_OTP_CFG0						 (BASE_ADDRESS_OTP_TIMING + 0x018)
#define OTP_TIMING_OTP_CFG0_REGTOP_OTP_ENGINE_CFG_TRS_MSK (0xFF0000)
#define OTP_TIMING_OTP_CFG0_REGTOP_OTP_ENGINE_CFG_TRS_POS (16)
#define OTP_TIMING_OTP_CFG0_REGTOP_OTP_ENGINE_CFG_TRW_MSK (0x0FF00)
#define OTP_TIMING_OTP_CFG0_REGTOP_OTP_ENGINE_CFG_TRW_POS (8)
#define OTP_TIMING_OTP_CFG0_REGTOP_OTP_ENGINE_CFG_TWWL_MSK (0x000FF)
#define OTP_TIMING_OTP_CFG0_REGTOP_OTP_ENGINE_CFG_TWWL_POS (0)
#define OTP_TIMING_OTP_CFG1						 (BASE_ADDRESS_OTP_TIMING + 0x01C)
#define OTP_TIMING_OTP_CFG1_REGTOP_OTP_ENGINE_CFG_TPGMAS_MSK (0xFF000000)
#define OTP_TIMING_OTP_CFG1_REGTOP_OTP_ENGINE_CFG_TPGMAS_POS (24)
#define OTP_TIMING_OTP_CFG1_REGTOP_OTP_ENGINE_CFG_TPGMVFY_MSK (0xFE0000)
#define OTP_TIMING_OTP_CFG1_REGTOP_OTP_ENGINE_CFG_TPGMVFY_POS (17)
#define OTP_TIMING_OTP_CFG1_REGTOP_OTP_ENGINE_CFG_TPW_MSK (0x1FF80)
#define OTP_TIMING_OTP_CFG1_REGTOP_OTP_ENGINE_CFG_TPW_POS (7)
#define OTP_TIMING_OTP_CFG1_REGTOP_OTP_ENGINE_CFG_TREADEN_MSK (0x0007F)
#define OTP_TIMING_OTP_CFG1_REGTOP_OTP_ENGINE_CFG_TREADEN_POS (0)
#define OTP_TIMING_OTP_CFG2						 (BASE_ADDRESS_OTP_TIMING + 0x020)
#define OTP_TIMING_OTP_CFG2_REGTOP_OTP_ENGINE_CFG_TDPD_MSK (0xFF000000)
#define OTP_TIMING_OTP_CFG2_REGTOP_OTP_ENGINE_CFG_TDPD_POS (24)
#define OTP_TIMING_OTP_CFG2_REGTOP_OTP_ENGINE_CFG_TDS_MSK (0xFF0000)
#define OTP_TIMING_OTP_CFG2_REGTOP_OTP_ENGINE_CFG_TDS_POS (16)
#define OTP_TIMING_OTP_CFG2_REGTOP_OTP_ENGINE_CFG_TPEH_MSK (0x0FF00)
#define OTP_TIMING_OTP_CFG2_REGTOP_OTP_ENGINE_CFG_TPEH_POS (8)
#define OTP_TIMING_OTP_CFG2_REGTOP_OTP_ENGINE_CFG_TPES_MSK (0x000FF)
#define OTP_TIMING_OTP_CFG2_REGTOP_OTP_ENGINE_CFG_TPES_POS (0)
#define OTP_TIMING_OTP_CFG3						 (BASE_ADDRESS_OTP_TIMING + 0x024)
#define OTP_TIMING_OTP_CFG3_REGTOP_OTP_ENGINE_CFG_TCPH_MSK (0xFF800000)
#define OTP_TIMING_OTP_CFG3_REGTOP_OTP_ENGINE_CFG_TCPH_POS (23)
#define OTP_TIMING_OTP_CFG3_REGTOP_OTP_ENGINE_CFG_TCPS_MSK (0x7FE000)
#define OTP_TIMING_OTP_CFG3_REGTOP_OTP_ENGINE_CFG_TCPS_POS (13)
#define OTP_TIMING_OTP_CFG3_REGTOP_OTP_ENGINE_CFG_TCRST_MSK (0x01FE0)
#define OTP_TIMING_OTP_CFG3_REGTOP_OTP_ENGINE_CFG_TCRST_POS (5)
#define OTP_TIMING_OTP_CFG3_REGTOP_OTP_ENGINE_CFG_TDH_MSK (0x0001F)
#define OTP_TIMING_OTP_CFG3_REGTOP_OTP_ENGINE_CFG_TDH_POS (0)
#define BASE_ADDRESS_CHIP						 0xBD000900
#define CHIP_CHIP_VER_VERSION					 (BASE_ADDRESS_CHIP + 0x000)
#define CHIP_CHIP_VER_VERSION_PRODUCT_NUM_MSK	 (0xFFFF0000)
#define CHIP_CHIP_VER_VERSION_PRODUCT_NUM_POS	 (16)
#define CHIP_CHIP_VER_VERSION_SW_VERSION_MSK	 (0x0FF00)
#define CHIP_CHIP_VER_VERSION_SW_VERSION_POS	 (8)
#define CHIP_CHIP_VER_VERSION_HW_VERSION_MSK	 (0x000FF)
#define CHIP_CHIP_VER_VERSION_HW_VERSION_POS	 (0)
#define BASE_ADDRESS_PMP_IO_SW_CFG				 0xBD000A00
#define PMP_IO_SW_CFG_PMP_IO_CO_SET				 (BASE_ADDRESS_PMP_IO_SW_CFG + 0x0)
#define PMP_IO_SW_CFG_PMP_IO_CO_SET_PMP_IO_CO_MSK (0x03FFF)
#define PMP_IO_SW_CFG_PMP_IO_CO_SET_PMP_IO_CO_POS (0)
#define PMP_IO_SW_CFG_PMP_IO_CO_CLR				 (BASE_ADDRESS_PMP_IO_SW_CFG + 0x4)
#define PMP_IO_SW_CFG_PMP_IO_CO_CLR_PMP_IO_CO_MSK (0x03FFF)
#define PMP_IO_SW_CFG_PMP_IO_CO_CLR_PMP_IO_CO_POS (0)
#define PMP_IO_SW_CFG_PMP_IO_CO_REG				 (BASE_ADDRESS_PMP_IO_SW_CFG + 0x8)
#define PMP_IO_SW_CFG_PMP_IO_CO_REG_PMP_IO_CO_MSK (0x03FFF)
#define PMP_IO_SW_CFG_PMP_IO_CO_REG_PMP_IO_CO_POS (0)
#define PMP_IO_SW_CFG_PMP_IO_COEN_SET			 (BASE_ADDRESS_PMP_IO_SW_CFG + 0xC)
#define PMP_IO_SW_CFG_PMP_IO_COEN_SET_PMP_IO_COEN_MSK (0x03FFF)
#define PMP_IO_SW_CFG_PMP_IO_COEN_SET_PMP_IO_COEN_POS (0)
#define PMP_IO_SW_CFG_PMP_IO_COEN_CLR			 (BASE_ADDRESS_PMP_IO_SW_CFG + 0x10)
#define PMP_IO_SW_CFG_PMP_IO_COEN_CLR_PMP_IO_COEN_MSK (0x03FFF)
#define PMP_IO_SW_CFG_PMP_IO_COEN_CLR_PMP_IO_COEN_POS (0)
#define PMP_IO_SW_CFG_PMP_IO_COEN_REG			 (BASE_ADDRESS_PMP_IO_SW_CFG + 0x14)
#define PMP_IO_SW_CFG_PMP_IO_COEN_REG_PMP_IO_COEN_MSK (0x03FFF)
#define PMP_IO_SW_CFG_PMP_IO_COEN_REG_PMP_IO_COEN_POS (0)
#define BASE_ADDRESS_PMP_MEM_CONTROL			 0xBD000B00
#define PMP_MEM_CONTROL_PMP_MEM_LOW_PWR_EN		 (BASE_ADDRESS_PMP_MEM_CONTROL + 0x000)
#define PMP_MEM_CONTROL_PMP_MEM_LOW_PWR_EN_PMP_MEM_LOW_POWER_EN_MSK (0xFFFFFFF)
#define PMP_MEM_CONTROL_PMP_MEM_LOW_PWR_EN_PMP_MEM_LOW_POWER_EN_POS (0)
#define PMP_MEM_CONTROL_PMP_MEM_LOW_PWR_EN_LPR	 (BASE_ADDRESS_PMP_MEM_CONTROL + 0x004)
#define PMP_MEM_CONTROL_PMP_MEM_LOW_PWR_EN_LPR_PMP_MEM_LOW_POWER_EN_LPR_MSK (0xFFFFFFF)
#define PMP_MEM_CONTROL_PMP_MEM_LOW_PWR_EN_LPR_PMP_MEM_LOW_POWER_EN_LPR_POS (0)
#define PMP_MEM_CONTROL_PMP_MEM_LOW_PWR_RET1N	 (BASE_ADDRESS_PMP_MEM_CONTROL + 0x008)
#define PMP_MEM_CONTROL_PMP_MEM_LOW_PWR_RET1N_PMP_MEM_LOW_POWER_RET1N_MSK (0xFFFFFFF)
#define PMP_MEM_CONTROL_PMP_MEM_LOW_PWR_RET1N_PMP_MEM_LOW_POWER_RET1N_POS (0)
#define PMP_MEM_CONTROL_PMP_MEM_LOW_PWR_RET1N_LPR (BASE_ADDRESS_PMP_MEM_CONTROL + 0x00C)
#define PMP_MEM_CONTROL_PMP_MEM_LOW_PWR_RET1N_LPR_PMP_MEM_LOW_POWER_RET1N_LPR_MSK (0xFFFFFFF)
#define PMP_MEM_CONTROL_PMP_MEM_LOW_PWR_RET1N_LPR_PMP_MEM_LOW_POWER_RET1N_LPR_POS (0)
#define PMP_MEM_CONTROL_PMP_MEM_LOW_PWR_RET2N	 (BASE_ADDRESS_PMP_MEM_CONTROL + 0x010)
#define PMP_MEM_CONTROL_PMP_MEM_LOW_PWR_RET2N_PMP_MEM_LOW_POWER_RET2N_MSK (0xFFFFFFF)
#define PMP_MEM_CONTROL_PMP_MEM_LOW_PWR_RET2N_PMP_MEM_LOW_POWER_RET2N_POS (0)
#define PMP_MEM_CONTROL_PMP_MEM_LOW_PWR_RET2N_LPR (BASE_ADDRESS_PMP_MEM_CONTROL + 0x014)
#define PMP_MEM_CONTROL_PMP_MEM_LOW_PWR_RET2N_LPR_PMP_MEM_LOW_POWER_RET2N_LPR_MSK (0xFFFFFFF)
#define PMP_MEM_CONTROL_PMP_MEM_LOW_PWR_RET2N_LPR_PMP_MEM_LOW_POWER_RET2N_LPR_POS (0)
#define PMP_MEM_CONTROL_PMP_MEM_EMA_RF_2P_HDE_HVT_RVT_M2 (BASE_ADDRESS_PMP_MEM_CONTROL + 0x018)
#define PMP_MEM_CONTROL_PMP_MEM_EMA_RF_2P_HDE_HVT_RVT_M2_EMAB_MSK (0x00007)
#define PMP_MEM_CONTROL_PMP_MEM_EMA_RF_2P_HDE_HVT_RVT_M2_EMAB_POS (0)
#define PMP_MEM_CONTROL_PMP_MEM_EMA_RF_2P_HDE_HVT_RVT_M2_EMAA_MSK (0x00038)
#define PMP_MEM_CONTROL_PMP_MEM_EMA_RF_2P_HDE_HVT_RVT_M2_EMAA_POS (3)
#define PMP_MEM_CONTROL_PMP_MEM_EMA_RF_2P_HDE_HVT_RVT_M4 (BASE_ADDRESS_PMP_MEM_CONTROL + 0x01C)
#define PMP_MEM_CONTROL_PMP_MEM_EMA_RF_2P_HDE_HVT_RVT_M4_EMAB_MSK (0x00007)
#define PMP_MEM_CONTROL_PMP_MEM_EMA_RF_2P_HDE_HVT_RVT_M4_EMAB_POS (0)
#define PMP_MEM_CONTROL_PMP_MEM_EMA_RF_2P_HDE_HVT_RVT_M4_EMAA_MSK (0x00038)
#define PMP_MEM_CONTROL_PMP_MEM_EMA_RF_2P_HDE_HVT_RVT_M4_EMAA_POS (3)
#define PMP_MEM_CONTROL_PMP_MEM_EMA_RF_SP_HDF_HVT_RVT (BASE_ADDRESS_PMP_MEM_CONTROL + 0x020)
#define PMP_MEM_CONTROL_PMP_MEM_EMA_RF_SP_HDF_HVT_RVT_EMA_MSK (0x00007)
#define PMP_MEM_CONTROL_PMP_MEM_EMA_RF_SP_HDF_HVT_RVT_EMA_POS (0)
#define PMP_MEM_CONTROL_PMP_MEM_EMA_RF_SP_HDF_HVT_RVT_EMAW_MSK (0x00018)
#define PMP_MEM_CONTROL_PMP_MEM_EMA_RF_SP_HDF_HVT_RVT_EMAW_POS (3)
#define PMP_MEM_CONTROL_PMP_MEM_EMA_SRAM_SP_HDE_HVT_RVT (BASE_ADDRESS_PMP_MEM_CONTROL + 0x024)
#define PMP_MEM_CONTROL_PMP_MEM_EMA_SRAM_SP_HDE_HVT_RVT_EMA_MSK (0x00007)
#define PMP_MEM_CONTROL_PMP_MEM_EMA_SRAM_SP_HDE_HVT_RVT_EMA_POS (0)
#define PMP_MEM_CONTROL_PMP_MEM_EMA_SRAM_SP_HDE_HVT_RVT_EMAW_MSK (0x00018)
#define PMP_MEM_CONTROL_PMP_MEM_EMA_SRAM_SP_HDE_HVT_RVT_EMAW_POS (3)
#define PMP_MEM_CONTROL_PMP_MEM_EMA_ROM_VIA_HDD_RVT_RVT (BASE_ADDRESS_PMP_MEM_CONTROL + 0x028)
#define PMP_MEM_CONTROL_PMP_MEM_EMA_ROM_VIA_HDD_RVT_RVT_EMA_MSK (0x00007)
#define PMP_MEM_CONTROL_PMP_MEM_EMA_ROM_VIA_HDD_RVT_RVT_EMA_POS (0)
#define PMP_MEM_CONTROL_PMP_MEM_EMA_RF_2P_HDE_HVT_RVT_M1 (BASE_ADDRESS_PMP_MEM_CONTROL + 0x02C)
#define PMP_MEM_CONTROL_PMP_MEM_EMA_RF_2P_HDE_HVT_RVT_M1_EMAB_MSK (0x00007)
#define PMP_MEM_CONTROL_PMP_MEM_EMA_RF_2P_HDE_HVT_RVT_M1_EMAB_POS (0)
#define PMP_MEM_CONTROL_PMP_MEM_EMA_RF_2P_HDE_HVT_RVT_M1_EMAA_MSK (0x00038)
#define PMP_MEM_CONTROL_PMP_MEM_EMA_RF_2P_HDE_HVT_RVT_M1_EMAA_POS (3)
#define PMP_MEM_CONTROL_PMP_MEM_KEN_ROM_VIA_HDD_RVT_RVT (BASE_ADDRESS_PMP_MEM_CONTROL + 0x030)
#define PMP_MEM_CONTROL_PMP_MEM_KEN_ROM_VIA_HDD_RVT_RVT_KEN_MSK (0x00001)
#define PMP_MEM_CONTROL_PMP_MEM_KEN_ROM_VIA_HDD_RVT_RVT_KEN_POS (0)
#define BASE_ADDRESS_PMP_BIST_CONTROL			 0xBD000C00
#define PMP_BIST_CONTROL_BIST_PMP_RST			 (BASE_ADDRESS_PMP_BIST_CONTROL + 0x0000)
#define PMP_BIST_CONTROL_BIST_PMP_RST_BIST_RST_MSK (0x00001)
#define PMP_BIST_CONTROL_BIST_PMP_RST_BIST_RST_POS (0)
#define PMP_BIST_CONTROL_BIST_PMP_SMART_CTRL	 (BASE_ADDRESS_PMP_BIST_CONTROL + 0x0004)
#define PMP_BIST_CONTROL_BIST_PMP_SMART_CTRL_BIST_FAST_MODE_MSK (0x00001)
#define PMP_BIST_CONTROL_BIST_PMP_SMART_CTRL_BIST_FAST_MODE_POS (0)
#define PMP_BIST_CONTROL_BIST_PMP_SMART_OPERATION (BASE_ADDRESS_PMP_BIST_CONTROL + 0x0008)
#define PMP_BIST_CONTROL_BIST_PMP_SMART_OPERATION_BIST_SMART_MSK (0x00001)
#define PMP_BIST_CONTROL_BIST_PMP_SMART_OPERATION_BIST_SMART_POS (0)
#define PMP_BIST_CONTROL_BIST_PMP_STAT			 (BASE_ADDRESS_PMP_BIST_CONTROL + 0x000C)
#define PMP_BIST_CONTROL_BIST_PMP_STAT_SERVER_SM_MSK (0x7F000000)
#define PMP_BIST_CONTROL_BIST_PMP_STAT_SERVER_SM_POS (24)
#define PMP_BIST_CONTROL_BIST_PMP_STAT_SERVER_INSTR_MSK (0xFC0000)
#define PMP_BIST_CONTROL_BIST_PMP_STAT_SERVER_INSTR_POS (18)
#define PMP_BIST_CONTROL_BIST_PMP_STAT_SFP_FAIL_MSK (0x20000)
#define PMP_BIST_CONTROL_BIST_PMP_STAT_SFP_FAIL_POS (17)
#define PMP_BIST_CONTROL_BIST_PMP_STAT_SFP_READY_MSK (0x10000)
#define PMP_BIST_CONTROL_BIST_PMP_STAT_SFP_READY_POS (16)
#define PMP_BIST_CONTROL_BIST_PMP_STAT_FAIL_SMS_PROC_6_MSK (0x02000)
#define PMP_BIST_CONTROL_BIST_PMP_STAT_FAIL_SMS_PROC_6_POS (13)
#define PMP_BIST_CONTROL_BIST_PMP_STAT_FAIL_SMS_PROC_5_MSK (0x01000)
#define PMP_BIST_CONTROL_BIST_PMP_STAT_FAIL_SMS_PROC_5_POS (12)
#define PMP_BIST_CONTROL_BIST_PMP_STAT_FAIL_SMS_PROC_4_MSK (0x00800)
#define PMP_BIST_CONTROL_BIST_PMP_STAT_FAIL_SMS_PROC_4_POS (11)
#define PMP_BIST_CONTROL_BIST_PMP_STAT_FAIL_SMS_PROC_3_MSK (0x00400)
#define PMP_BIST_CONTROL_BIST_PMP_STAT_FAIL_SMS_PROC_3_POS (10)
#define PMP_BIST_CONTROL_BIST_PMP_STAT_FAIL_SMS_PROC_2_MSK (0x00200)
#define PMP_BIST_CONTROL_BIST_PMP_STAT_FAIL_SMS_PROC_2_POS (9)
#define PMP_BIST_CONTROL_BIST_PMP_STAT_FAIL_SMS_PROC_1_MSK (0x00100)
#define PMP_BIST_CONTROL_BIST_PMP_STAT_FAIL_SMS_PROC_1_POS (8)
#define PMP_BIST_CONTROL_BIST_PMP_STAT_READY_SMS_PROC_6_MSK (0x00020)
#define PMP_BIST_CONTROL_BIST_PMP_STAT_READY_SMS_PROC_6_POS (5)
#define PMP_BIST_CONTROL_BIST_PMP_STAT_READY_SMS_PROC_5_MSK (0x00010)
#define PMP_BIST_CONTROL_BIST_PMP_STAT_READY_SMS_PROC_5_POS (4)
#define PMP_BIST_CONTROL_BIST_PMP_STAT_READY_SMS_PROC_4_MSK (0x00008)
#define PMP_BIST_CONTROL_BIST_PMP_STAT_READY_SMS_PROC_4_POS (3)
#define PMP_BIST_CONTROL_BIST_PMP_STAT_READY_SMS_PROC_3_MSK (0x00004)
#define PMP_BIST_CONTROL_BIST_PMP_STAT_READY_SMS_PROC_3_POS (2)
#define PMP_BIST_CONTROL_BIST_PMP_STAT_READY_SMS_PROC_2_MSK (0x00002)
#define PMP_BIST_CONTROL_BIST_PMP_STAT_READY_SMS_PROC_2_POS (1)
#define PMP_BIST_CONTROL_BIST_PMP_STAT_READY_SMS_PROC_1_MSK (0x00001)
#define PMP_BIST_CONTROL_BIST_PMP_STAT_READY_SMS_PROC_1_POS (0)
#define BASE_ADDRESS_PMP_CLK_CTRL				 0xBD000F00
#define PMP_CLK_CTRL_DPLL_EN					 (BASE_ADDRESS_PMP_CLK_CTRL + 0x00)
#define PMP_CLK_CTRL_DPLL_EN_PWRDN_MSK			 (0x00001)
#define PMP_CLK_CTRL_DPLL_EN_PWRDN_POS			 (0)
#define PMP_CLK_CTRL_DPLL_CFG					 (BASE_ADDRESS_PMP_CLK_CTRL + 0x04)
#define PMP_CLK_CTRL_DPLL_CFG_SLIP_EN_MSK		 (0x800000)
#define PMP_CLK_CTRL_DPLL_CFG_SLIP_EN_POS		 (23)
#define PMP_CLK_CTRL_DPLL_CFG_TEST_MSK			 (0x400000)
#define PMP_CLK_CTRL_DPLL_CFG_TEST_POS			 (22)
#define PMP_CLK_CTRL_DPLL_CFG_INTFB_MSK			 (0x200000)
#define PMP_CLK_CTRL_DPLL_CFG_INTFB_POS			 (21)
#define PMP_CLK_CTRL_DPLL_CFG_BYPSS_MSK			 (0x100000)
#define PMP_CLK_CTRL_DPLL_CFG_BYPSS_POS			 (20)
#define PMP_CLK_CTRL_DPLL_CFG_OD_MSK			 (0xF0000)
#define PMP_CLK_CTRL_DPLL_CFG_OD_POS			 (16)
#define PMP_CLK_CTRL_DPLL_CFG_NR_MSK			 (0x0F000)
#define PMP_CLK_CTRL_DPLL_CFG_NR_POS			 (12)
#define PMP_CLK_CTRL_DPLL_CFG_NF_MSK			 (0x00FC0)
#define PMP_CLK_CTRL_DPLL_CFG_NF_POS			 (6)
#define PMP_CLK_CTRL_DPLL_CFG_BWADJ_MSK			 (0x0003F)
#define PMP_CLK_CTRL_DPLL_CFG_BWADJ_POS			 (0)
#define PMP_CLK_CTRL_DPLL_RST					 (BASE_ADDRESS_PMP_CLK_CTRL + 0x08)
#define PMP_CLK_CTRL_DPLL_RST_DPLL_MSK			 (0x00001)
#define PMP_CLK_CTRL_DPLL_RST_DPLL_POS			 (0)
#define PMP_CLK_CTRL_DPLL_STT					 (BASE_ADDRESS_PMP_CLK_CTRL + 0x0C)
#define PMP_CLK_CTRL_DPLL_STT_DPLL_FBSLIP_SAVE_MSK (0x00002)
#define PMP_CLK_CTRL_DPLL_STT_DPLL_FBSLIP_SAVE_POS (1)
#define PMP_CLK_CTRL_DPLL_STT_DPLL_RFSLIP_SAVE_MSK (0x00001)
#define PMP_CLK_CTRL_DPLL_STT_DPLL_RFSLIP_SAVE_POS (0)
#define PMP_CLK_CTRL_DPLL_REFCLK_SEL			 (BASE_ADDRESS_PMP_CLK_CTRL + 0x10)
#define PMP_CLK_CTRL_DPLL_REFCLK_SEL_DPLL_REFCLK_SEL_MSK (0x00001)
#define PMP_CLK_CTRL_DPLL_REFCLK_SEL_DPLL_REFCLK_SEL_POS (0)
#define PMP_CLK_CTRL_PMPCLK_REQ_PMP_BYP			 (BASE_ADDRESS_PMP_CLK_CTRL + 0x20)
#define PMP_CLK_CTRL_PMPCLK_REQ_PMP_BYP_PMP_SHA_MSK (0x100000)
#define PMP_CLK_CTRL_PMPCLK_REQ_PMP_BYP_PMP_SHA_POS (20)
#define PMP_CLK_CTRL_PMPCLK_REQ_PMP_BYP_PMP_ISE_MSK (0x80000)
#define PMP_CLK_CTRL_PMPCLK_REQ_PMP_BYP_PMP_ISE_POS (19)
#define PMP_CLK_CTRL_PMPCLK_REQ_PMP_BYP_PMP_GPIO_MSK (0x20000)
#define PMP_CLK_CTRL_PMPCLK_REQ_PMP_BYP_PMP_GPIO_POS (17)
#define PMP_CLK_CTRL_PMPCLK_REQ_PMP_BYP_PMP_SSX_GPM_MSK (0x10000)
#define PMP_CLK_CTRL_PMPCLK_REQ_PMP_BYP_PMP_SSX_GPM_POS (16)
#define PMP_CLK_CTRL_PMPCLK_REQ_PMP_BYP_PMP_BIST_MSK (0x04000)
#define PMP_CLK_CTRL_PMPCLK_REQ_PMP_BYP_PMP_BIST_POS (14)
#define PMP_CLK_CTRL_PMPCLK_REQ_PMP_BYP_PMP_TIMERS_MSK (0x02000)
#define PMP_CLK_CTRL_PMPCLK_REQ_PMP_BYP_PMP_TIMERS_POS (13)
#define PMP_CLK_CTRL_PMPCLK_REQ_PMP_BYP_PMP_UART_MSK (0x01000)
#define PMP_CLK_CTRL_PMPCLK_REQ_PMP_BYP_PMP_UART_POS (12)
#define PMP_CLK_CTRL_PMPCLK_REQ_PMP_BYP_PMP_SSX_CTRL_MSK (0x00400)
#define PMP_CLK_CTRL_PMPCLK_REQ_PMP_BYP_PMP_SSX_CTRL_POS (10)
#define PMP_CLK_CTRL_PMPCLK_REQ_PMP_BYP_PMP_DECOMP_CORE_MSK (0x00200)
#define PMP_CLK_CTRL_PMPCLK_REQ_PMP_BYP_PMP_DECOMP_CORE_POS (9)
#define PMP_CLK_CTRL_PMPCLK_REQ_PMP_BYP_PMP_DECOMP_MSK (0x00100)
#define PMP_CLK_CTRL_PMPCLK_REQ_PMP_BYP_PMP_DECOMP_POS (8)
#define PMP_CLK_CTRL_PMPCLK_REQ_PMP_BYP_PMP_DMA_MSK (0x00080)
#define PMP_CLK_CTRL_PMPCLK_REQ_PMP_BYP_PMP_DMA_POS (7)
#define PMP_CLK_CTRL_PMPCLK_REQ_PMP_BYP_PMP_OTP_MSK (0x00040)
#define PMP_CLK_CTRL_PMPCLK_REQ_PMP_BYP_PMP_OTP_POS (6)
#define PMP_CLK_CTRL_PMPCLK_REQ_PMP_BYP_PMP_REGPMP_MSK (0x00020)
#define PMP_CLK_CTRL_PMPCLK_REQ_PMP_BYP_PMP_REGPMP_POS (5)
#define PMP_CLK_CTRL_PMPCLK_REQ_PMP_BYP_PMP_SSX_MSK (0x00010)
#define PMP_CLK_CTRL_PMPCLK_REQ_PMP_BYP_PMP_SSX_POS (4)
#define PMP_CLK_CTRL_PMPCLK_REQ_PMP_BYP_PMP_XO_SPI_MSK (0x00008)
#define PMP_CLK_CTRL_PMPCLK_REQ_PMP_BYP_PMP_XO_SPI_POS (3)
#define PMP_CLK_CTRL_PMPCLK_REQ_PMP_BYP_PMP_PMP_DEBUG_MSK (0x00004)
#define PMP_CLK_CTRL_PMPCLK_REQ_PMP_BYP_PMP_PMP_DEBUG_POS (2)
#define PMP_CLK_CTRL_PMPCLK_REQ_PMP_BYP_PMP_PMP_MIPS_MSK (0x00002)
#define PMP_CLK_CTRL_PMPCLK_REQ_PMP_BYP_PMP_PMP_MIPS_POS (1)
#define PMP_CLK_CTRL_PMPCLK_REQ_PMP_BYP_PMP_SF_MSK (0x00001)
#define PMP_CLK_CTRL_PMPCLK_REQ_PMP_BYP_PMP_SF_POS (0)
#define PMP_CLK_CTRL_PMPCLK_REQ_PMP_EN			 (BASE_ADDRESS_PMP_CLK_CTRL + 0x24)
#define PMP_CLK_CTRL_PMPCLK_REQ_PMP_EN_PMP_SHA_MSK (0x100000)
#define PMP_CLK_CTRL_PMPCLK_REQ_PMP_EN_PMP_SHA_POS (20)
#define PMP_CLK_CTRL_PMPCLK_REQ_PMP_EN_PMP_ISE_MSK (0x80000)
#define PMP_CLK_CTRL_PMPCLK_REQ_PMP_EN_PMP_ISE_POS (19)
#define PMP_CLK_CTRL_PMPCLK_REQ_PMP_EN_PMP_GPIO_MSK (0x20000)
#define PMP_CLK_CTRL_PMPCLK_REQ_PMP_EN_PMP_GPIO_POS (17)
#define PMP_CLK_CTRL_PMPCLK_REQ_PMP_EN_PMP_SSX_GPM_MSK (0x10000)
#define PMP_CLK_CTRL_PMPCLK_REQ_PMP_EN_PMP_SSX_GPM_POS (16)
#define PMP_CLK_CTRL_PMPCLK_REQ_PMP_EN_PMP_BIST_MSK (0x04000)
#define PMP_CLK_CTRL_PMPCLK_REQ_PMP_EN_PMP_BIST_POS (14)
#define PMP_CLK_CTRL_PMPCLK_REQ_PMP_EN_PMP_TIMERS_MSK (0x02000)
#define PMP_CLK_CTRL_PMPCLK_REQ_PMP_EN_PMP_TIMERS_POS (13)
#define PMP_CLK_CTRL_PMPCLK_REQ_PMP_EN_PMP_UART_MSK (0x01000)
#define PMP_CLK_CTRL_PMPCLK_REQ_PMP_EN_PMP_UART_POS (12)
#define PMP_CLK_CTRL_PMPCLK_REQ_PMP_EN_PMP_SSX_CTRL_MSK (0x00400)
#define PMP_CLK_CTRL_PMPCLK_REQ_PMP_EN_PMP_SSX_CTRL_POS (10)
#define PMP_CLK_CTRL_PMPCLK_REQ_PMP_EN_PMP_DECOMP_CORE_MSK (0x00200)
#define PMP_CLK_CTRL_PMPCLK_REQ_PMP_EN_PMP_DECOMP_CORE_POS (9)
#define PMP_CLK_CTRL_PMPCLK_REQ_PMP_EN_PMP_DECOMP_MSK (0x00100)
#define PMP_CLK_CTRL_PMPCLK_REQ_PMP_EN_PMP_DECOMP_POS (8)
#define PMP_CLK_CTRL_PMPCLK_REQ_PMP_EN_PMP_DMA_MSK (0x00080)
#define PMP_CLK_CTRL_PMPCLK_REQ_PMP_EN_PMP_DMA_POS (7)
#define PMP_CLK_CTRL_PMPCLK_REQ_PMP_EN_PMP_OTP_MSK (0x00040)
#define PMP_CLK_CTRL_PMPCLK_REQ_PMP_EN_PMP_OTP_POS (6)
#define PMP_CLK_CTRL_PMPCLK_REQ_PMP_EN_PMP_REGPMP_MSK (0x00020)
#define PMP_CLK_CTRL_PMPCLK_REQ_PMP_EN_PMP_REGPMP_POS (5)
#define PMP_CLK_CTRL_PMPCLK_REQ_PMP_EN_PMP_SSX_MSK (0x00010)
#define PMP_CLK_CTRL_PMPCLK_REQ_PMP_EN_PMP_SSX_POS (4)
#define PMP_CLK_CTRL_PMPCLK_REQ_PMP_EN_PMP_XO_SPI_MSK (0x00008)
#define PMP_CLK_CTRL_PMPCLK_REQ_PMP_EN_PMP_XO_SPI_POS (3)
#define PMP_CLK_CTRL_PMPCLK_REQ_PMP_EN_PMP_PMP_DEBUG_MSK (0x00004)
#define PMP_CLK_CTRL_PMPCLK_REQ_PMP_EN_PMP_PMP_DEBUG_POS (2)
#define PMP_CLK_CTRL_PMPCLK_REQ_PMP_EN_PMP_PMP_MIPS_MSK (0x00002)
#define PMP_CLK_CTRL_PMPCLK_REQ_PMP_EN_PMP_PMP_MIPS_POS (1)
#define PMP_CLK_CTRL_PMPCLK_REQ_PMP_EN_PMP_SF_MSK (0x00001)
#define PMP_CLK_CTRL_PMPCLK_REQ_PMP_EN_PMP_SF_POS (0)
#define PMP_CLK_CTRL_PMPCLK_REQ_ROOT_BYP		 (BASE_ADDRESS_PMP_CLK_CTRL + 0x28)
#define PMP_CLK_CTRL_PMPCLK_REQ_ROOT_BYP_ROOT_AO_TOP_MSK (0x00004)
#define PMP_CLK_CTRL_PMPCLK_REQ_ROOT_BYP_ROOT_AO_TOP_POS (2)
#define PMP_CLK_CTRL_PMPCLK_REQ_ROOT_BYP_ROOT_HW_TOP_MSK (0x00002)
#define PMP_CLK_CTRL_PMPCLK_REQ_ROOT_BYP_ROOT_HW_TOP_POS (1)
#define PMP_CLK_CTRL_PMPCLK_REQ_ROOT_BYP_ROOT_SW_TOP_MSK (0x00001)
#define PMP_CLK_CTRL_PMPCLK_REQ_ROOT_BYP_ROOT_SW_TOP_POS (0)
#define PMP_CLK_CTRL_PMPCLK_REQ_ROOT_EN			 (BASE_ADDRESS_PMP_CLK_CTRL + 0x2C)
#define PMP_CLK_CTRL_PMPCLK_REQ_ROOT_EN_ROOT_AO_TOP_MSK (0x00004)
#define PMP_CLK_CTRL_PMPCLK_REQ_ROOT_EN_ROOT_AO_TOP_POS (2)
#define PMP_CLK_CTRL_PMPCLK_REQ_ROOT_EN_ROOT_HW_TOP_MSK (0x00002)
#define PMP_CLK_CTRL_PMPCLK_REQ_ROOT_EN_ROOT_HW_TOP_POS (1)
#define PMP_CLK_CTRL_PMPCLK_REQ_ROOT_EN_ROOT_SW_TOP_MSK (0x00001)
#define PMP_CLK_CTRL_PMPCLK_REQ_ROOT_EN_ROOT_SW_TOP_POS (0)
#define PMP_CLK_CTRL_CLK32K_REQ_BYP				 (BASE_ADDRESS_PMP_CLK_CTRL + 0x30)
#define PMP_CLK_CTRL_CLK32K_REQ_BYP_CLK32K_SHADOW_TIMER_MSK (0x00001)
#define PMP_CLK_CTRL_CLK32K_REQ_BYP_CLK32K_SHADOW_TIMER_POS (0)
#define PMP_CLK_CTRL_CLK32K_REQ_EN				 (BASE_ADDRESS_PMP_CLK_CTRL + 0x34)
#define PMP_CLK_CTRL_CLK32K_REQ_EN_CLK32K_SHADOW_TIMER_MSK (0x00001)
#define PMP_CLK_CTRL_CLK32K_REQ_EN_CLK32K_SHADOW_TIMER_POS (0)
#define PMP_CLK_CTRL_PMP2SOC_CLK_GATE			 (BASE_ADDRESS_PMP_CLK_CTRL + 0x38)
#define PMP_CLK_CTRL_PMP2SOC_CLK_GATE_URCLK_GATE_MSK (0x00020)
#define PMP_CLK_CTRL_PMP2SOC_CLK_GATE_URCLK_GATE_POS (5)
#define PMP_CLK_CTRL_PMP2SOC_CLK_GATE_PLL0_CLK_GATE_MSK (0x00010)
#define PMP_CLK_CTRL_PMP2SOC_CLK_GATE_PLL0_CLK_GATE_POS (4)
#define PMP_CLK_CTRL_PMP2SOC_CLK_GATE_RCCLK_GATE_MSK (0x00008)
#define PMP_CLK_CTRL_PMP2SOC_CLK_GATE_RCCLK_GATE_POS (3)
#define PMP_CLK_CTRL_PMP2SOC_CLK_GATE_CLK32K_GATE_MSK (0x00004)
#define PMP_CLK_CTRL_PMP2SOC_CLK_GATE_CLK32K_GATE_POS (2)
#define PMP_CLK_CTRL_PMP2SOC_CLK_GATE_BOOTCLK_GATE_MSK (0x00002)
#define PMP_CLK_CTRL_PMP2SOC_CLK_GATE_BOOTCLK_GATE_POS (1)
#define PMP_CLK_CTRL_PMP2SOC_CLK_GATE_REFCLK_GATE_MSK (0x00001)
#define PMP_CLK_CTRL_PMP2SOC_CLK_GATE_REFCLK_GATE_POS (0)
#define PMP_CLK_CTRL_PMPCLK_CFG					 (BASE_ADDRESS_PMP_CLK_CTRL + 0x40)
#define PMP_CLK_CTRL_PMPCLK_CFG_GF_RST_MSK		 (0x00001)
#define PMP_CLK_CTRL_PMPCLK_CFG_GF_RST_POS		 (0)
#define PMP_CLK_CTRL_PMPCLK_CFG_GF_SEL_MSK		 (0x00002)
#define PMP_CLK_CTRL_PMPCLK_CFG_GF_SEL_POS		 (1)
#define PMP_CLK_CTRL_PMPCLK_CFG_CLK_SRC_SEL_MSK	 (0x00004)
#define PMP_CLK_CTRL_PMPCLK_CFG_CLK_SRC_SEL_POS	 (2)
#define PMP_CLK_CTRL_PMPCLK_CFG_CLK_SRC_GF_RST_MSK (0x00008)
#define PMP_CLK_CTRL_PMPCLK_CFG_CLK_SRC_GF_RST_POS (3)
#define PMP_CLK_CTRL_PMPCLK_CFG_PLL0_DIV_CTRL_MSK (0x00070)
#define PMP_CLK_CTRL_PMPCLK_CFG_PLL0_DIV_CTRL_POS (4)
#define PMP_CLK_CTRL_PMPCLK_CFG_CLK_SRC_GF_FORCE_CLK1_MSK (0x00100)
#define PMP_CLK_CTRL_PMPCLK_CFG_CLK_SRC_GF_FORCE_CLK1_POS (8)
#define PMP_CLK_CTRL_STAT_GATED_CLK0			 (BASE_ADDRESS_PMP_CLK_CTRL + 0x50)
#define PMP_CLK_CTRL_STAT_GATED_CLK0_ISECLK_AO_TOP_MSK (0x80000000)
#define PMP_CLK_CTRL_STAT_GATED_CLK0_ISECLK_AO_TOP_POS (31)
#define PMP_CLK_CTRL_STAT_GATED_CLK0_ISECLK_G_MSK (0x40000000)
#define PMP_CLK_CTRL_STAT_GATED_CLK0_ISECLK_G_POS (30)
#define PMP_CLK_CTRL_STAT_GATED_CLK0_PMPCLK_PMP_GPIO_MSK (0x8000000)
#define PMP_CLK_CTRL_STAT_GATED_CLK0_PMPCLK_PMP_GPIO_POS (27)
#define PMP_CLK_CTRL_STAT_GATED_CLK0_PMP_SSX_GPM_MSK (0x4000000)
#define PMP_CLK_CTRL_STAT_GATED_CLK0_PMP_SSX_GPM_POS (26)
#define PMP_CLK_CTRL_STAT_GATED_CLK0_PMPCLK_BIST_MSK (0x2000000)
#define PMP_CLK_CTRL_STAT_GATED_CLK0_PMPCLK_BIST_POS (25)
#define PMP_CLK_CTRL_STAT_GATED_CLK0_PMPCLK_DECOMP_CORE_MSK (0x800000)
#define PMP_CLK_CTRL_STAT_GATED_CLK0_PMPCLK_DECOMP_CORE_POS (23)
#define PMP_CLK_CTRL_STAT_GATED_CLK0_PMPCLK_DECOMP_MSK (0x400000)
#define PMP_CLK_CTRL_STAT_GATED_CLK0_PMPCLK_DECOMP_POS (22)
#define PMP_CLK_CTRL_STAT_GATED_CLK0_PMPCLK_OTP_MSK (0x200000)
#define PMP_CLK_CTRL_STAT_GATED_CLK0_PMPCLK_OTP_POS (21)
#define PMP_CLK_CTRL_STAT_GATED_CLK0_PMPCLK_REGPMP_MSK (0x100000)
#define PMP_CLK_CTRL_STAT_GATED_CLK0_PMPCLK_REGPMP_POS (20)
#define PMP_CLK_CTRL_STAT_GATED_CLK0_PMPCLK_SSX_MSK (0x80000)
#define PMP_CLK_CTRL_STAT_GATED_CLK0_PMPCLK_SSX_POS (19)
#define PMP_CLK_CTRL_STAT_GATED_CLK0_PLL0_CLK_G_MSK (0x40000)
#define PMP_CLK_CTRL_STAT_GATED_CLK0_PLL0_CLK_G_POS (18)
#define PMP_CLK_CTRL_STAT_GATED_CLK0_RCCLK_G_MSK (0x20000)
#define PMP_CLK_CTRL_STAT_GATED_CLK0_RCCLK_G_POS (17)
#define PMP_CLK_CTRL_STAT_GATED_CLK0_CLK32K_G_MSK (0x10000)
#define PMP_CLK_CTRL_STAT_GATED_CLK0_CLK32K_G_POS (16)
#define PMP_CLK_CTRL_STAT_GATED_CLK0_CLK32K_SHADOW_TIMER_TOP_MSK (0x04000)
#define PMP_CLK_CTRL_STAT_GATED_CLK0_CLK32K_SHADOW_TIMER_TOP_POS (14)
#define PMP_CLK_CTRL_STAT_GATED_CLK0_BOOTCLK_G_MSK (0x02000)
#define PMP_CLK_CTRL_STAT_GATED_CLK0_BOOTCLK_G_POS (13)
#define PMP_CLK_CTRL_STAT_GATED_CLK0_REFCLK_G_MSK (0x01000)
#define PMP_CLK_CTRL_STAT_GATED_CLK0_REFCLK_G_POS (12)
#define PMP_CLK_CTRL_STAT_GATED_CLK0_PMPCLK_TIMERS_MSK (0x00400)
#define PMP_CLK_CTRL_STAT_GATED_CLK0_PMPCLK_TIMERS_POS (10)
#define PMP_CLK_CTRL_STAT_GATED_CLK0_PMPCLK_UART_MSK (0x00200)
#define PMP_CLK_CTRL_STAT_GATED_CLK0_PMPCLK_UART_POS (9)
#define PMP_CLK_CTRL_STAT_GATED_CLK0_CLK32K_AO_MSK (0x00100)
#define PMP_CLK_CTRL_STAT_GATED_CLK0_CLK32K_AO_POS (8)
#define PMP_CLK_CTRL_STAT_GATED_CLK0_PMPCLK_AO_TOP_MSK (0x00080)
#define PMP_CLK_CTRL_STAT_GATED_CLK0_PMPCLK_AO_TOP_POS (7)
#define PMP_CLK_CTRL_STAT_GATED_CLK0_PMPCLK_G_MSK (0x00040)
#define PMP_CLK_CTRL_STAT_GATED_CLK0_PMPCLK_G_POS (6)
#define PMP_CLK_CTRL_STAT_GATED_CLK0_PMPCLK_HW_TOP_MSK (0x00020)
#define PMP_CLK_CTRL_STAT_GATED_CLK0_PMPCLK_HW_TOP_POS (5)
#define PMP_CLK_CTRL_STAT_GATED_CLK0_PMPCLK_PMP_DEBUG_MSK (0x00010)
#define PMP_CLK_CTRL_STAT_GATED_CLK0_PMPCLK_PMP_DEBUG_POS (4)
#define PMP_CLK_CTRL_STAT_GATED_CLK0_PMPCLK_PMP_MIPS_MSK (0x00008)
#define PMP_CLK_CTRL_STAT_GATED_CLK0_PMPCLK_PMP_MIPS_POS (3)
#define PMP_CLK_CTRL_STAT_GATED_CLK0_PMPCLK_SF_MSK (0x00004)
#define PMP_CLK_CTRL_STAT_GATED_CLK0_PMPCLK_SF_POS (2)
#define PMP_CLK_CTRL_STAT_GATED_CLK0_PMPCLK_SSX_CTRL_MSK (0x00002)
#define PMP_CLK_CTRL_STAT_GATED_CLK0_PMPCLK_SSX_CTRL_POS (1)
#define PMP_CLK_CTRL_STAT_GATED_CLK0_PMPCLK_SW_TOP_MSK (0x00001)
#define PMP_CLK_CTRL_STAT_GATED_CLK0_PMPCLK_SW_TOP_POS (0)
#define PMP_CLK_CTRL_STAT_GATED_CLK1			 (BASE_ADDRESS_PMP_CLK_CTRL + 0x54)
#define PMP_CLK_CTRL_STAT_GATED_CLK1_REFCLK_TIMERS_MSK (0x00400)
#define PMP_CLK_CTRL_STAT_GATED_CLK1_REFCLK_TIMERS_POS (10)
#define PMP_CLK_CTRL_STAT_GATED_CLK1_ISECLK_BIST_TOP_MSK (0x00100)
#define PMP_CLK_CTRL_STAT_GATED_CLK1_ISECLK_BIST_TOP_POS (8)
#define PMP_CLK_CTRL_STAT_GATED_CLK1_UART_CLK_ISE_MCU_MSK (0x00080)
#define PMP_CLK_CTRL_STAT_GATED_CLK1_UART_CLK_ISE_MCU_POS (7)
#define PMP_CLK_CTRL_STAT_GATED_CLK1_UART_CLK_ISE_MODEM_MSK (0x00040)
#define PMP_CLK_CTRL_STAT_GATED_CLK1_UART_CLK_ISE_MODEM_POS (6)
#define PMP_CLK_CTRL_STAT_GATED_CLK1_UART_CLK_MODEM_MCU_MSK (0x00020)
#define PMP_CLK_CTRL_STAT_GATED_CLK1_UART_CLK_MODEM_MCU_POS (5)
#define PMP_CLK_CTRL_STAT_GATED_CLK1_PMPCLK_SHA_MSK (0x00004)
#define PMP_CLK_CTRL_STAT_GATED_CLK1_PMPCLK_SHA_POS (2)
#define PMP_CLK_CTRL_STAT_GATED_CLK1_PMPCLK_ISE_MSK (0x00001)
#define PMP_CLK_CTRL_STAT_GATED_CLK1_PMPCLK_ISE_POS (0)
#define PMP_CLK_CTRL_ISECLK_REQ_ROOT_BYP		 (BASE_ADDRESS_PMP_CLK_CTRL + 0x60)
#define PMP_CLK_CTRL_ISECLK_REQ_ROOT_BYP_ISECLK_BIST_MSK (0x00002)
#define PMP_CLK_CTRL_ISECLK_REQ_ROOT_BYP_ISECLK_BIST_POS (1)
#define PMP_CLK_CTRL_ISECLK_REQ_ROOT_BYP_ISECLK_MSK (0x00001)
#define PMP_CLK_CTRL_ISECLK_REQ_ROOT_BYP_ISECLK_POS (0)
#define PMP_CLK_CTRL_ISECLK_REQ_ROOT_EN			 (BASE_ADDRESS_PMP_CLK_CTRL + 0x64)
#define PMP_CLK_CTRL_ISECLK_REQ_ROOT_EN_ISECLK_BIST_MSK (0x00002)
#define PMP_CLK_CTRL_ISECLK_REQ_ROOT_EN_ISECLK_BIST_POS (1)
#define PMP_CLK_CTRL_ISECLK_REQ_ROOT_EN_ISECLK_MSK (0x00001)
#define PMP_CLK_CTRL_ISECLK_REQ_ROOT_EN_ISECLK_POS (0)
#define PMP_CLK_CTRL_ISECLK_CFG					 (BASE_ADDRESS_PMP_CLK_CTRL + 0x70)
#define PMP_CLK_CTRL_ISECLK_CFG_ISECLK_DIS_MSK	 (0x00040)
#define PMP_CLK_CTRL_ISECLK_CFG_ISECLK_DIS_POS	 (6            )
#define PMP_CLK_CTRL_ISECLK_CFG_CLK_CTRL_ISECLK_SRC_SEL_MSK (0x00020)
#define PMP_CLK_CTRL_ISECLK_CFG_CLK_CTRL_ISECLK_SRC_SEL_POS ( 5 )
#define PMP_CLK_CTRL_ISECLK_CFG_ISECLK_CTRL_DIV_MSK (0x0001C)
#define PMP_CLK_CTRL_ISECLK_CFG_ISECLK_CTRL_DIV_POS (2 )
#define PMP_CLK_CTRL_ISECLK_CFG_ISECLK_GF_RST_MSK (0x00002)
#define PMP_CLK_CTRL_ISECLK_CFG_ISECLK_GF_RST_POS ( 1 )
#define PMP_CLK_CTRL_ISECLK_CFG_ISECLK_GF_SEL_MSK (0x00001)
#define PMP_CLK_CTRL_ISECLK_CFG_ISECLK_GF_SEL_POS ( 0 )
#define PMP_CLK_CTRL_UARTCLK_EXT_CFG			 (BASE_ADDRESS_PMP_CLK_CTRL + 0x78)
#define PMP_CLK_CTRL_UARTCLK_EXT_CFG_PMP_UART_EXT_CLK_DIS_MSK (0x00004)
#define PMP_CLK_CTRL_UARTCLK_EXT_CFG_PMP_UART_EXT_CLK_DIS_POS ( 2 )
#define PMP_CLK_CTRL_UARTCLK_EXT_CFG_MUX_UART_EXT_CLK_SEL_MSK (0x00002)
#define PMP_CLK_CTRL_UARTCLK_EXT_CFG_MUX_UART_EXT_CLK_SEL_POS ( 1 )
#define PMP_CLK_CTRL_UARTCLK_EXT_CFG_MUX_XO_URCLK_SEL_MSK (0x00001)
#define PMP_CLK_CTRL_UARTCLK_EXT_CFG_MUX_XO_URCLK_SEL_POS ( 0 )
#define PMP_CLK_CTRL_UARTCLK_INTERNAL_CFG		 (BASE_ADDRESS_PMP_CLK_CTRL + 0x7C)
#define PMP_CLK_CTRL_UARTCLK_INTERNAL_CFG_UART_CLK_ISE_MCU_DISABLE_MSK (0x40000)
#define PMP_CLK_CTRL_UARTCLK_INTERNAL_CFG_UART_CLK_ISE_MCU_DISABLE_POS (18)
#define PMP_CLK_CTRL_UARTCLK_INTERNAL_CFG_MUX_UR_RC_ISE_MCU_SEL_MSK (0x20000)
#define PMP_CLK_CTRL_UARTCLK_INTERNAL_CFG_MUX_UR_RC_ISE_MCU_SEL_POS (17)
#define PMP_CLK_CTRL_UARTCLK_INTERNAL_CFG_UART_CLK_ISE_MCU_SEL_MSK (0x10000)
#define PMP_CLK_CTRL_UARTCLK_INTERNAL_CFG_UART_CLK_ISE_MCU_SEL_POS (16)
#define PMP_CLK_CTRL_UARTCLK_INTERNAL_CFG_UART_CLK_ISE_MODEM_DISABLE_MSK (0x04000)
#define PMP_CLK_CTRL_UARTCLK_INTERNAL_CFG_UART_CLK_ISE_MODEM_DISABLE_POS (14)
#define PMP_CLK_CTRL_UARTCLK_INTERNAL_CFG_MUX_UR_RC_ISE_MODEM_SEL_MSK (0x02000)
#define PMP_CLK_CTRL_UARTCLK_INTERNAL_CFG_MUX_UR_RC_ISE_MODEM_SEL_POS (13)
#define PMP_CLK_CTRL_UARTCLK_INTERNAL_CFG_UART_CLK_ISE_MODEM_SEL_MSK (0x01000)
#define PMP_CLK_CTRL_UARTCLK_INTERNAL_CFG_UART_CLK_ISE_MODEM_SEL_POS (12)
#define PMP_CLK_CTRL_UARTCLK_INTERNAL_CFG_UART_CLK_MODEM_MCU_DISABLE_MSK (0x00400)
#define PMP_CLK_CTRL_UARTCLK_INTERNAL_CFG_UART_CLK_MODEM_MCU_DISABLE_POS (10)
#define PMP_CLK_CTRL_UARTCLK_INTERNAL_CFG_MUX_UR_RC_MODEM_MCU_SEL_MSK (0x00200)
#define PMP_CLK_CTRL_UARTCLK_INTERNAL_CFG_MUX_UR_RC_MODEM_MCU_SEL_POS (9)
#define PMP_CLK_CTRL_UARTCLK_INTERNAL_CFG_UART_CLK_MODEM_MCU_SEL_MSK (0x00100)
#define PMP_CLK_CTRL_UARTCLK_INTERNAL_CFG_UART_CLK_MODEM_MCU_SEL_POS (8)
#define PMP_CLK_CTRL_REFCLK_REQ_BYP				 (BASE_ADDRESS_PMP_CLK_CTRL + 0x80)
#define PMP_CLK_CTRL_REFCLK_REQ_BYP_REFCLK_TIMERS_MSK (0x00001)
#define PMP_CLK_CTRL_REFCLK_REQ_BYP_REFCLK_TIMERS_POS (0)
#define PMP_CLK_CTRL_REFCLK_REQ_EN				 (BASE_ADDRESS_PMP_CLK_CTRL + 0x84)
#define PMP_CLK_CTRL_REFCLK_REQ_EN_REFCLK_TIMERS_MSK (0x00001)
#define PMP_CLK_CTRL_REFCLK_REQ_EN_REFCLK_TIMERS_POS (0)
#define PMP_CLK_CTRL_PMP2GPM_CLK_GATE			 (BASE_ADDRESS_PMP_CLK_CTRL + 0x88)
#define PMP_CLK_CTRL_PMP2GPM_CLK_GATE_PLL0_CLK_GATE_MSK (0x00001)
#define PMP_CLK_CTRL_PMP2GPM_CLK_GATE_PLL0_CLK_GATE_POS (0)
#define BASE_ADDRESS_ATOMIC_COUNTER0			 0xBD001000
#define ATOMIC_COUNTER0_INC						 (BASE_ADDRESS_ATOMIC_COUNTER0 + 0x0000)
#define ATOMIC_COUNTER0_INC_INC_MSK				 (0x000FF)
#define ATOMIC_COUNTER0_INC_INC_POS				 (0)
#define ATOMIC_COUNTER0_DEC						 (BASE_ADDRESS_ATOMIC_COUNTER0 + 0x0004)
#define ATOMIC_COUNTER0_DEC_DEC_MSK				 (0x000FF)
#define ATOMIC_COUNTER0_DEC_DEC_POS				 (0)
#define ATOMIC_COUNTER0_CTRL					 (BASE_ADDRESS_ATOMIC_COUNTER0 + 0x0008)
#define ATOMIC_COUNTER0_CTRL_INT_EN_MSK			 (0x00001)
#define ATOMIC_COUNTER0_CTRL_INT_EN_POS			 (0)
#define ATOMIC_COUNTER0_CTRL_INT_MODE_MSK		 (0x00006)
#define ATOMIC_COUNTER0_CTRL_INT_MODE_POS		 (1)
#define ATOMIC_COUNTER0_CTRL_HW_EN_MSK			 (0x00008)
#define ATOMIC_COUNTER0_CTRL_HW_EN_POS			 (3)
#define ATOMIC_COUNTER0_INT_STAT				 (BASE_ADDRESS_ATOMIC_COUNTER0 + 0x000C)
#define ATOMIC_COUNTER0_INT_STAT_INT_STAT_MSK	 (0x00001)
#define ATOMIC_COUNTER0_INT_STAT_INT_STAT_POS	 (0)
#define ATOMIC_COUNTER0_VAL						 (BASE_ADDRESS_ATOMIC_COUNTER0 + 0x0010)
#define ATOMIC_COUNTER0_VAL_VAL_MSK				 (0x000FF)
#define ATOMIC_COUNTER0_VAL_VAL_POS				 (0)
#define BASE_ADDRESS_ATOMIC_COUNTER1			 0xBD001100
#define ATOMIC_COUNTER1_INC						 (BASE_ADDRESS_ATOMIC_COUNTER1 + 0x0000)
#define ATOMIC_COUNTER1_INC_INC_MSK				 (0x000FF)
#define ATOMIC_COUNTER1_INC_INC_POS				 (0)
#define ATOMIC_COUNTER1_DEC						 (BASE_ADDRESS_ATOMIC_COUNTER1 + 0x0004)
#define ATOMIC_COUNTER1_DEC_DEC_MSK				 (0x000FF)
#define ATOMIC_COUNTER1_DEC_DEC_POS				 (0)
#define ATOMIC_COUNTER1_CTRL					 (BASE_ADDRESS_ATOMIC_COUNTER1 + 0x0008)
#define ATOMIC_COUNTER1_CTRL_INT_EN_MSK			 (0x00001)
#define ATOMIC_COUNTER1_CTRL_INT_EN_POS			 (0)
#define ATOMIC_COUNTER1_CTRL_INT_MODE_MSK		 (0x00006)
#define ATOMIC_COUNTER1_CTRL_INT_MODE_POS		 (1)
#define ATOMIC_COUNTER1_CTRL_HW_EN_MSK			 (0x00008)
#define ATOMIC_COUNTER1_CTRL_HW_EN_POS			 (3)
#define ATOMIC_COUNTER1_INT_STAT				 (BASE_ADDRESS_ATOMIC_COUNTER1 + 0x000C)
#define ATOMIC_COUNTER1_INT_STAT_INT_STAT_MSK	 (0x00001)
#define ATOMIC_COUNTER1_INT_STAT_INT_STAT_POS	 (0)
#define ATOMIC_COUNTER1_VAL						 (BASE_ADDRESS_ATOMIC_COUNTER1 + 0x0010)
#define ATOMIC_COUNTER1_VAL_VAL_MSK				 (0x000FF)
#define ATOMIC_COUNTER1_VAL_VAL_POS				 (0)
#define BASE_ADDRESS_PMP_WD						 0xBD001200
#define PMP_WD_WD0_CONFIG						 (BASE_ADDRESS_PMP_WD + 0x0000)
#define PMP_WD_WD0_CONFIG_ENABLE_MSK			 (0x00001)
#define PMP_WD_WD0_CONFIG_ENABLE_POS			 (0)
#define PMP_WD_WD0_CONFIG_INT_MASK_MSK			 (0x00010)
#define PMP_WD_WD0_CONFIG_INT_MASK_POS			 (4)
#define PMP_WD_WD0_CONFIG_RST_EN_MSK			 (0x00300)
#define PMP_WD_WD0_CONFIG_RST_EN_POS			 (8)
#define PMP_WD_WD0_CONFIG_LTE_MIPS_EJ_DEBUGM_0_EN_MSK (0x01000)
#define PMP_WD_WD0_CONFIG_LTE_MIPS_EJ_DEBUGM_0_EN_POS (12)
#define PMP_WD_WD0_CONFIG_NET_MIPS_EJ_DEBUGM_0_EN_MSK (0x04000)
#define PMP_WD_WD0_CONFIG_NET_MIPS_EJ_DEBUGM_0_EN_POS (14)
#define PMP_WD_WD0_CONFIG_PHY_MIPS_EJ_DEBUGM_0_EN_MSK (0x40000)
#define PMP_WD_WD0_CONFIG_PHY_MIPS_EJ_DEBUGM_0_EN_POS (18)
#define PMP_WD_WD0_CONFIG_PMP_MIPS_EJ_DEBUGM_0_EN_MSK (0x80000)
#define PMP_WD_WD0_CONFIG_PMP_MIPS_EJ_DEBUGM_0_EN_POS (19)
#define PMP_WD_WD0_CONFIG_MCU_M4_DEBUG_MODE_0_EN_MSK (0x100000)
#define PMP_WD_WD0_CONFIG_MCU_M4_DEBUG_MODE_0_EN_POS (20)
#define PMP_WD_WD0_CNT_LOAD						 (BASE_ADDRESS_PMP_WD + 0x0004)
#define PMP_WD_WD0_CNT_LOAD_LOAD_VAL_MSK		 (0xFFFFFF00)
#define PMP_WD_WD0_CNT_LOAD_LOAD_VAL_POS		 (8)
#define PMP_WD_WD0_CLEAR_INT					 (BASE_ADDRESS_PMP_WD + 0x0008)
#define PMP_WD_WD0_CLEAR_INT_INT_STAT_MSK		 (0x00001)
#define PMP_WD_WD0_CLEAR_INT_INT_STAT_POS		 (0)
#define PMP_WD_WD0_CLEAR_INT_RST_LEVEL_MSK		 (0x00010)
#define PMP_WD_WD0_CLEAR_INT_RST_LEVEL_POS		 (4)
#define PMP_WD_WD0_STATUS						 (BASE_ADDRESS_PMP_WD + 0x000C)
#define PMP_WD_WD0_STATUS_INT_STAT_MSK			 (0x00001)
#define PMP_WD_WD0_STATUS_INT_STAT_POS			 (0)
#define PMP_WD_WD0_STATUS_RST_LEVEL_MSK			 (0x00010)
#define PMP_WD_WD0_STATUS_RST_LEVEL_POS			 (4)
#define PMP_WD_WD0_CNT_VAL						 (BASE_ADDRESS_PMP_WD + 0x0010)
#define PMP_WD_WD0_CNT_VAL_COUNTER_VAL_MSK		 (0xFFFFFFFF)
#define PMP_WD_WD0_CNT_VAL_COUNTER_VAL_POS		 (0)
#define PMP_WD_WD0_PROTECT						 (BASE_ADDRESS_PMP_WD + 0x0014)
#define PMP_WD_WD0_PROTECT_PROTECT_WORD_MSK		 (0x0FFFF)
#define PMP_WD_WD0_PROTECT_PROTECT_WORD_POS		 (0)
#define BASE_ADDRESS_PMP_GP_TIMER_CTRL			 0xBD001300
#define PMP_GP_TIMER_CTRL_GP_TIMER_CTRL			 (BASE_ADDRESS_PMP_GP_TIMER_CTRL + 0X000)
#define PMP_GP_TIMER_CTRL_GP_TIMER_CTRL_GP_TIMER_EN_MSK (0x00001)
#define PMP_GP_TIMER_CTRL_GP_TIMER_CTRL_GP_TIMER_EN_POS (0)
#define PMP_GP_TIMER_CTRL_GP_TIMER_PRESET_VALUE	 (BASE_ADDRESS_PMP_GP_TIMER_CTRL + 0X004)
#define PMP_GP_TIMER_CTRL_GP_TIMER_PRESET_VALUE_GP_TIMER_PRESET_VALUE_MSK (0xFFFFFFFF)
#define PMP_GP_TIMER_CTRL_GP_TIMER_PRESET_VALUE_GP_TIMER_PRESET_VALUE_POS (0)
#define PMP_GP_TIMER_CTRL_GP_TIMER_UPDT_OFFSET	 (BASE_ADDRESS_PMP_GP_TIMER_CTRL + 0X008)
#define PMP_GP_TIMER_CTRL_GP_TIMER_UPDT_OFFSET_GP_TIMER_OFFSET_VALUE_MSK (0xFFFFFFFF)
#define PMP_GP_TIMER_CTRL_GP_TIMER_UPDT_OFFSET_GP_TIMER_OFFSET_VALUE_POS (0)
#define PMP_GP_TIMER_CTRL_GP_TIMER_VALUE		 (BASE_ADDRESS_PMP_GP_TIMER_CTRL + 0X00C)
#define PMP_GP_TIMER_CTRL_GP_TIMER_VALUE_GP_TIMER_VALUE_MSK (0xFFFFFFFF)
#define PMP_GP_TIMER_CTRL_GP_TIMER_VALUE_GP_TIMER_VALUE_POS (0)
#define PMP_GP_TIMER_CTRL_GP_TIMER_INT			 (BASE_ADDRESS_PMP_GP_TIMER_CTRL + 0X010)
#define PMP_GP_TIMER_CTRL_GP_TIMER_INT_GP_TIMER_INT_PMP_0_MIPS_MSK (0x00001)
#define PMP_GP_TIMER_CTRL_GP_TIMER_INT_GP_TIMER_INT_PMP_0_MIPS_POS (0)
#define BASE_ADDRESS_PMP_GP_TIMER_INTR			 0xBD001400
#define PMP_GP_TIMER_INTR_GP_TIMER_INTR_EN		 (BASE_ADDRESS_PMP_GP_TIMER_INTR + 0x000)
#define PMP_GP_TIMER_INTR_GP_TIMER_INTR_EN_GP_TIMER_INTR_EN_MSK (0x00001)
#define PMP_GP_TIMER_INTR_GP_TIMER_INTR_EN_GP_TIMER_INTR_EN_POS (0)
#define PMP_GP_TIMER_INTR_GP_TIMER_INTR_SET_VALUE (BASE_ADDRESS_PMP_GP_TIMER_INTR + 0x004)
#define PMP_GP_TIMER_INTR_GP_TIMER_INTR_SET_VALUE_GP_TIMER_INTR_SET_VALUE_MSK (0xFFFFFFFF)
#define PMP_GP_TIMER_INTR_GP_TIMER_INTR_SET_VALUE_GP_TIMER_INTR_SET_VALUE_POS (0)
#define PMP_GP_TIMER_INTR_GP_TIMER_INTR_SET_OFFSET (BASE_ADDRESS_PMP_GP_TIMER_INTR + 0x008)
#define PMP_GP_TIMER_INTR_GP_TIMER_INTR_SET_OFFSET_GP_TIMER_INTR_SET_OFFSET_MSK (0x0FFFF)
#define PMP_GP_TIMER_INTR_GP_TIMER_INTR_SET_OFFSET_GP_TIMER_INTR_SET_OFFSET_POS (0)
#define PMP_GP_TIMER_INTR_GP_TIMER_INTR_TARGET	 (BASE_ADDRESS_PMP_GP_TIMER_INTR + 0x00C)
#define PMP_GP_TIMER_INTR_GP_TIMER_INTR_TARGET_GP_TIMER_INTR_TARGET_MSK (0xFFFFFFFF)
#define PMP_GP_TIMER_INTR_GP_TIMER_INTR_TARGET_GP_TIMER_INTR_TARGET_POS (0)
#define PMP_GP_TIMER_INTR_GP_TIMER_INTR_VALUE	 (BASE_ADDRESS_PMP_GP_TIMER_INTR + 0x010)
#define PMP_GP_TIMER_INTR_GP_TIMER_INTR_VALUE_GP_TIMER_INTR_VALUE_MSK (0xFFFFFFFF)
#define PMP_GP_TIMER_INTR_GP_TIMER_INTR_VALUE_GP_TIMER_INTR_VALUE_POS (0)
#define BASE_ADDRESS_PMP_NCO					 0xBD001500
#define PMP_NCO_PMP_NCO_CFG						 (BASE_ADDRESS_PMP_NCO + 0X00)
#define PMP_NCO_PMP_NCO_CFG_PMP_NCO_RATE_MSK	 (0x0FFFF)
#define PMP_NCO_PMP_NCO_CFG_PMP_NCO_RATE_POS	 (0)
#define PMP_NCO_PMP_NCO_CFG_PMP_NCO_ENABLE_MSK	 (0x10000)
#define PMP_NCO_PMP_NCO_CFG_PMP_NCO_ENABLE_POS	 (16)
#define PMP_NCO_PMP_NCO_WRAP_VALUE				 (BASE_ADDRESS_PMP_NCO + 0X04)
#define PMP_NCO_PMP_NCO_WRAP_VALUE_PMP_NCO_WRAP_VALUE_MSK (0x1FFFF)
#define PMP_NCO_PMP_NCO_WRAP_VALUE_PMP_NCO_WRAP_VALUE_POS (0)
#define PMP_NCO_PMP_NCO_ACC_VALUE				 (BASE_ADDRESS_PMP_NCO + 0X08)
#define PMP_NCO_PMP_NCO_ACC_VALUE_PMP_NCO_ACC_VALUE_MSK (0x0FFFF)
#define PMP_NCO_PMP_NCO_ACC_VALUE_PMP_NCO_ACC_VALUE_POS (0)
#define PMP_NCO_PMP_NCO_ACC_LOAD_VALUE			 (BASE_ADDRESS_PMP_NCO + 0X0c)
#define PMP_NCO_PMP_NCO_ACC_LOAD_VALUE_PMP_NCO_ACC_LOAD_VALUE_MSK (0x0FFFF)
#define PMP_NCO_PMP_NCO_ACC_LOAD_VALUE_PMP_NCO_ACC_LOAD_VALUE_POS (0)
#define BASE_ADDRESS_PMP_SLEEP_TIMERS			 0xBD001600
#define PMP_SLEEP_TIMERS_PMP_SLEEP_MODE_TIMERS_CTRL (BASE_ADDRESS_PMP_SLEEP_TIMERS + 0X00)
#define PMP_SLEEP_TIMERS_PMP_SLEEP_MODE_TIMERS_CTRL_HALT_TIMERS_MSK (0x00001)
#define PMP_SLEEP_TIMERS_PMP_SLEEP_MODE_TIMERS_CTRL_HALT_TIMERS_POS (0)
#define PMP_SLEEP_TIMERS_PMP_SLEEP_MODE_TIMERS_CTRL_RECOVER_TIMERS_MSK (0x00002)
#define PMP_SLEEP_TIMERS_PMP_SLEEP_MODE_TIMERS_CTRL_RECOVER_TIMERS_POS (1)
#define PMP_SLEEP_TIMERS_PMP_SLEEP_MODE_TIMERS_CTRL_STALL_TIMERS_MSK (0x00004)
#define PMP_SLEEP_TIMERS_PMP_SLEEP_MODE_TIMERS_CTRL_STALL_TIMERS_POS (2)
#define PMP_SLEEP_TIMERS_PMP_SLEEP_MODE_TIMERS_CTRL_TIMERS_HALT_DONE_MSK (0x00008)
#define PMP_SLEEP_TIMERS_PMP_SLEEP_MODE_TIMERS_CTRL_TIMERS_HALT_DONE_POS (3)
#define PMP_SLEEP_TIMERS_PMP_SLEEP_MODE_TIMERS_CTRL_TIMERS_RECOVER_DONE_MSK (0x00010)
#define PMP_SLEEP_TIMERS_PMP_SLEEP_MODE_TIMERS_CTRL_TIMERS_RECOVER_DONE_POS (4)
#define PMP_SLEEP_TIMERS_PMP_SLEEP_MODE_TIMERS_MASK_CTRL (BASE_ADDRESS_PMP_SLEEP_TIMERS + 0X04)
#define PMP_SLEEP_TIMERS_PMP_SLEEP_MODE_TIMERS_MASK_CTRL_PMP_TIMERS_MASK_MSK (0x003FF)
#define PMP_SLEEP_TIMERS_PMP_SLEEP_MODE_TIMERS_MASK_CTRL_PMP_TIMERS_MASK_POS (0)
#define PMP_SLEEP_TIMERS_PMP_SLEEP_MODE_TIMERS_MASK_CTRL_HALT_ON_REFCLK_MSK (0x10000)
#define PMP_SLEEP_TIMERS_PMP_SLEEP_MODE_TIMERS_MASK_CTRL_HALT_ON_REFCLK_POS (16)
#define BASE_ADDRESS_SCRATCH_PAD0				 0xBD001800
#define SCRATCH_PAD0_SET						 (BASE_ADDRESS_SCRATCH_PAD0 + 0x0000)
#define SCRATCH_PAD0_SET_SET_MSK				 (0x000FF)
#define SCRATCH_PAD0_SET_SET_POS				 (0)
#define SCRATCH_PAD0_CLR						 (BASE_ADDRESS_SCRATCH_PAD0 + 0x0004)
#define SCRATCH_PAD0_CLR_CLR_MSK				 (0x000FF)
#define SCRATCH_PAD0_CLR_CLR_POS				 (0)
#define SCRATCH_PAD0_VAL						 (BASE_ADDRESS_SCRATCH_PAD0 + 0x0008)
#define SCRATCH_PAD0_VAL_VAL_MSK				 (0x000FF)
#define SCRATCH_PAD0_VAL_VAL_POS				 (0)
#define BASE_ADDRESS_SCRATCH_PAD1				 0xBD001900
#define SCRATCH_PAD1_SET						 (BASE_ADDRESS_SCRATCH_PAD1 + 0x0000)
#define SCRATCH_PAD1_SET_SET_MSK				 (0x0000F)
#define SCRATCH_PAD1_SET_SET_POS				 (0)
#define SCRATCH_PAD1_CLR						 (BASE_ADDRESS_SCRATCH_PAD1 + 0x0004)
#define SCRATCH_PAD1_CLR_CLR_MSK				 (0x0000F)
#define SCRATCH_PAD1_CLR_CLR_POS				 (0)
#define SCRATCH_PAD1_VAL						 (BASE_ADDRESS_SCRATCH_PAD1 + 0x0008)
#define SCRATCH_PAD1_VAL_VAL_MSK				 (0x0000F)
#define SCRATCH_PAD1_VAL_VAL_POS				 (0)
#define BASE_ADDRESS_PMP_SHADOW_32K_TIMER_CTRL	 0xBD001A00
#define PMP_SHADOW_32K_TIMER_CTRL_SHADOW_32K_TIMER_CTRL (BASE_ADDRESS_PMP_SHADOW_32K_TIMER_CTRL + 0X000)
#define PMP_SHADOW_32K_TIMER_CTRL_SHADOW_32K_TIMER_CTRL_SHADOW_32K_TIMER_EN_MSK (0x00001)
#define PMP_SHADOW_32K_TIMER_CTRL_SHADOW_32K_TIMER_CTRL_SHADOW_32K_TIMER_EN_POS (0)
#define PMP_SHADOW_32K_TIMER_CTRL_SHADOW_32K_TIMER_PRESET_VALUE (BASE_ADDRESS_PMP_SHADOW_32K_TIMER_CTRL + 0X004)
#define PMP_SHADOW_32K_TIMER_CTRL_SHADOW_32K_TIMER_PRESET_VALUE_SHADOW_32K_TIMER_PRESET_VALUE_MSK (0xFFFFFFFF)
#define PMP_SHADOW_32K_TIMER_CTRL_SHADOW_32K_TIMER_PRESET_VALUE_SHADOW_32K_TIMER_PRESET_VALUE_POS (0)
#define PMP_SHADOW_32K_TIMER_CTRL_SHADOW_32K_TIMER_UPDT_OFFSET (BASE_ADDRESS_PMP_SHADOW_32K_TIMER_CTRL + 0X008)
#define PMP_SHADOW_32K_TIMER_CTRL_SHADOW_32K_TIMER_UPDT_OFFSET_SHADOW_32K_TIMER_OFFSET_VALUE_MSK (0xFFFFFFFF)
#define PMP_SHADOW_32K_TIMER_CTRL_SHADOW_32K_TIMER_UPDT_OFFSET_SHADOW_32K_TIMER_OFFSET_VALUE_POS (0)
#define PMP_SHADOW_32K_TIMER_CTRL_SHADOW_32K_TIMER_VALUE (BASE_ADDRESS_PMP_SHADOW_32K_TIMER_CTRL + 0X00C)
#define PMP_SHADOW_32K_TIMER_CTRL_SHADOW_32K_TIMER_VALUE_SHADOW_32K_TIMER_VALUE_MSK (0xFFFFFFFF)
#define PMP_SHADOW_32K_TIMER_CTRL_SHADOW_32K_TIMER_VALUE_SHADOW_32K_TIMER_VALUE_POS (0)
#define PMP_SHADOW_32K_TIMER_CTRL_SHADOW_32K_TIMER_INT (BASE_ADDRESS_PMP_SHADOW_32K_TIMER_CTRL + 0X010)
#define PMP_SHADOW_32K_TIMER_CTRL_SHADOW_32K_TIMER_INT_SHADOW_32K_IMER_INT_PMP_0_MIPS_MSK (0x00001)
#define PMP_SHADOW_32K_TIMER_CTRL_SHADOW_32K_TIMER_INT_SHADOW_32K_IMER_INT_PMP_0_MIPS_POS (0)
#define BASE_ADDRESS_PMP_SHADOW_32K_TIMER_INTR	 0xBD001B00
#define PMP_SHADOW_32K_TIMER_INTR_SHADOW_32K_TIMER_INTR_EN (BASE_ADDRESS_PMP_SHADOW_32K_TIMER_INTR + 0x000)
#define PMP_SHADOW_32K_TIMER_INTR_SHADOW_32K_TIMER_INTR_EN_SHADOW_32K_TIMER_INTR_EN_MSK (0x00001)
#define PMP_SHADOW_32K_TIMER_INTR_SHADOW_32K_TIMER_INTR_EN_SHADOW_32K_TIMER_INTR_EN_POS (0)
#define PMP_SHADOW_32K_TIMER_INTR_SHADOW_32K_TIMER_INTR_SET_VALUE (BASE_ADDRESS_PMP_SHADOW_32K_TIMER_INTR + 0x004)
#define PMP_SHADOW_32K_TIMER_INTR_SHADOW_32K_TIMER_INTR_SET_VALUE_SHADOW_32K_TIMER_INTR_SET_VALUE_MSK (0xFFFFFFFF)
#define PMP_SHADOW_32K_TIMER_INTR_SHADOW_32K_TIMER_INTR_SET_VALUE_SHADOW_32K_TIMER_INTR_SET_VALUE_POS (0)
#define PMP_SHADOW_32K_TIMER_INTR_SHADOW_32K_TIMER_INTR_SET_OFFSET (BASE_ADDRESS_PMP_SHADOW_32K_TIMER_INTR + 0x008)
#define PMP_SHADOW_32K_TIMER_INTR_SHADOW_32K_TIMER_INTR_SET_OFFSET_SHADOW_32K_TIMER_INTR_SET_OFFSET_MSK (0x0FFFF)
#define PMP_SHADOW_32K_TIMER_INTR_SHADOW_32K_TIMER_INTR_SET_OFFSET_SHADOW_32K_TIMER_INTR_SET_OFFSET_POS (0)
#define PMP_SHADOW_32K_TIMER_INTR_SHADOW_32K_TIMER_INTR_TARGET (BASE_ADDRESS_PMP_SHADOW_32K_TIMER_INTR + 0x00C)
#define PMP_SHADOW_32K_TIMER_INTR_SHADOW_32K_TIMER_INTR_TARGET_SHADOW_32K_TIMER_INTR_TARGET_MSK (0xFFFFFFFF)
#define PMP_SHADOW_32K_TIMER_INTR_SHADOW_32K_TIMER_INTR_TARGET_SHADOW_32K_TIMER_INTR_TARGET_POS (0)
#define PMP_SHADOW_32K_TIMER_INTR_SHADOW_32K_TIMER_INTR_VALUE (BASE_ADDRESS_PMP_SHADOW_32K_TIMER_INTR + 0x010)
#define PMP_SHADOW_32K_TIMER_INTR_SHADOW_32K_TIMER_INTR_VALUE_SHADOW_32K_TIMER_INTR_VALUE_MSK (0xFFFFFFFF)
#define PMP_SHADOW_32K_TIMER_INTR_SHADOW_32K_TIMER_INTR_VALUE_SHADOW_32K_TIMER_INTR_VALUE_POS (0)
#define BASE_ADDRESS_PMP_ERR_INTR				 0xBD002100
#define PMP_ERR_INTR_ERR_STAT					 (BASE_ADDRESS_PMP_ERR_INTR + 0x00)
#define PMP_ERR_INTR_ERR_STAT_OTP_PROG_ERROR_MSK (0x00001)
#define PMP_ERR_INTR_ERR_STAT_OTP_PROG_ERROR_POS (0)
#define PMP_ERR_INTR_ERR_STAT_OTP_READ_ERROR_MSK (0x00002)
#define PMP_ERR_INTR_ERR_STAT_OTP_READ_ERROR_POS (1)
#define PMP_ERR_INTR_ERR_STAT_SPI_SLAVE_ERROR_MSK (0x00004)
#define PMP_ERR_INTR_ERR_STAT_SPI_SLAVE_ERROR_POS (2)
#define PMP_ERR_INTR_ERR_STAT_RFC_ERROR_MSK		 (0x00008)
#define PMP_ERR_INTR_ERR_STAT_RFC_ERROR_POS		 (3)
#define PMP_ERR_INTR_ERR_STAT_WD0_ERROR_MSK		 (0x00010)
#define PMP_ERR_INTR_ERR_STAT_WD0_ERROR_POS		 (4)
#define PMP_ERR_INTR_ERR_STAT_WD1_ERROR_MSK		 (0x00020)
#define PMP_ERR_INTR_ERR_STAT_WD1_ERROR_POS		 (5)
#define PMP_ERR_INTR_ERR_STAT_OTP_BRIDGE_FSM_PROGRAM_ERROR_MSK (0x00040)
#define PMP_ERR_INTR_ERR_STAT_OTP_BRIDGE_FSM_PROGRAM_ERROR_POS (6)
#define PMP_ERR_INTR_ERR_STAT_SF_PP_ERROR_CAPTURE_MSK (0x00100)
#define PMP_ERR_INTR_ERR_STAT_SF_PP_ERROR_CAPTURE_POS (8)
#define PMP_ERR_INTR_ERR_STAT_ADDRESS_TRAPPER_MSK (0x00200)
#define PMP_ERR_INTR_ERR_STAT_ADDRESS_TRAPPER_POS (9)
#define PMP_ERR_INTR_ERR_STAT_PCM_ERROR_MSK		 (0x00800)
#define PMP_ERR_INTR_ERR_STAT_PCM_ERROR_POS		 (11)
#define PMP_ERR_INTR_ERR_STAT_I2C0_ERROR_MSK	 (0x01000)
#define PMP_ERR_INTR_ERR_STAT_I2C0_ERROR_POS	 (12)
#define PMP_ERR_INTR_ERR_STAT_UART0_ERROR_MSK	 (0x02000)
#define PMP_ERR_INTR_ERR_STAT_UART0_ERROR_POS	 (13)
#define PMP_ERR_INTR_ERR_STAT_UART1_ERROR_MSK	 (0x04000)
#define PMP_ERR_INTR_ERR_STAT_UART1_ERROR_POS	 (14)
#define PMP_ERR_INTR_ERR_STAT_PMP_WD0_ERROR_MSK	 (0x08000)
#define PMP_ERR_INTR_ERR_STAT_PMP_WD0_ERROR_POS	 (15)
#define PMP_ERR_INTR_ERR_STAT_SF_WR_ERROR_DEDICATED_PMP_MSK (0x10000)
#define PMP_ERR_INTR_ERR_STAT_SF_WR_ERROR_DEDICATED_PMP_POS (16)
#define PMP_ERR_INTR_ERR_STAT_SHA_ERROR_INT_MSK	 (0x20000)
#define PMP_ERR_INTR_ERR_STAT_SHA_ERROR_INT_POS	 (17)
#define PMP_ERR_INTR_ERR_STAT_DPLL0_SLIP_ERROR_INT_MSK (0x40000)
#define PMP_ERR_INTR_ERR_STAT_DPLL0_SLIP_ERROR_INT_POS (18)
#define PMP_ERR_INTR_ERR_MASK					 (BASE_ADDRESS_PMP_ERR_INTR + 0x04)
#define PMP_ERR_INTR_ERR_MASK_OTP_PROG_ERROR_MASK_MSK (0x00001)
#define PMP_ERR_INTR_ERR_MASK_OTP_PROG_ERROR_MASK_POS (0)
#define PMP_ERR_INTR_ERR_MASK_OTP_READ_ERROR_MASK_MSK (0x00002)
#define PMP_ERR_INTR_ERR_MASK_OTP_READ_ERROR_MASK_POS (1)
#define PMP_ERR_INTR_ERR_MASK_SPI_SLAVE_ERROR_MASK_MSK (0x00004)
#define PMP_ERR_INTR_ERR_MASK_SPI_SLAVE_ERROR_MASK_POS (2)
#define PMP_ERR_INTR_ERR_MASK_RFC_ERROR_MASK_MSK (0x00008)
#define PMP_ERR_INTR_ERR_MASK_RFC_ERROR_MASK_POS (3)
#define PMP_ERR_INTR_ERR_MASK_WD0_ERROR_MASK_MSK (0x00010)
#define PMP_ERR_INTR_ERR_MASK_WD0_ERROR_MASK_POS (4)
#define PMP_ERR_INTR_ERR_MASK_WD1_ERROR_MASK_MSK (0x00020)
#define PMP_ERR_INTR_ERR_MASK_WD1_ERROR_MASK_POS (5)
#define PMP_ERR_INTR_ERR_MASK_OTP_BRIDGE_FSM_PROGRAM_ERROR_MASK_MSK (0x00040)
#define PMP_ERR_INTR_ERR_MASK_OTP_BRIDGE_FSM_PROGRAM_ERROR_MASK_POS (6)
#define PMP_ERR_INTR_ERR_MASK_SF_PP_ERROR_CAPTURE_ERROR_MASK_MSK (0x00100)
#define PMP_ERR_INTR_ERR_MASK_SF_PP_ERROR_CAPTURE_ERROR_MASK_POS (8)
#define PMP_ERR_INTR_ERR_MASK_ADDRESS_TRAPPER_ERROR_MASK_MSK (0x00200)
#define PMP_ERR_INTR_ERR_MASK_ADDRESS_TRAPPER_ERROR_MASK_POS (9)
#define PMP_ERR_INTR_ERR_MASK_PCM_ERROR_MASK_MSK (0x00800)
#define PMP_ERR_INTR_ERR_MASK_PCM_ERROR_MASK_POS (11)
#define PMP_ERR_INTR_ERR_MASK_I2C0_ERROR_MASK_MSK (0x01000)
#define PMP_ERR_INTR_ERR_MASK_I2C0_ERROR_MASK_POS (12)
#define PMP_ERR_INTR_ERR_MASK_UART0_ERROR_MASK_MSK (0x02000)
#define PMP_ERR_INTR_ERR_MASK_UART0_ERROR_MASK_POS (13)
#define PMP_ERR_INTR_ERR_MASK_UART1_ERROR_MASK_MSK (0x04000)
#define PMP_ERR_INTR_ERR_MASK_UART1_ERROR_MASK_POS (14)
#define PMP_ERR_INTR_ERR_MASK_PMP_WD0_MASK_MSK	 (0x08000)
#define PMP_ERR_INTR_ERR_MASK_PMP_WD0_MASK_POS	 (15)
#define PMP_ERR_INTR_ERR_MASK_SF_WR_ERROR_DEDICATED_PMP_MSK (0x10000)
#define PMP_ERR_INTR_ERR_MASK_SF_WR_ERROR_DEDICATED_PMP_POS (16)
#define PMP_ERR_INTR_ERR_MASK_SHA_ERROR_INT_MSK	 (0x20000)
#define PMP_ERR_INTR_ERR_MASK_SHA_ERROR_INT_POS	 (17)
#define PMP_ERR_INTR_ERR_MASK_DPLL0_SLIP_ERROR_INT_MSK (0x40000)
#define PMP_ERR_INTR_ERR_MASK_DPLL0_SLIP_ERROR_INT_POS (18)
#define PMP_ERR_INTR_ERR_SRC					 (BASE_ADDRESS_PMP_ERR_INTR + 0x08)
#define PMP_ERR_INTR_ERR_SRC_OTP_PROG_SRC_MSK	 (0x00001)
#define PMP_ERR_INTR_ERR_SRC_OTP_PROG_SRC_POS	 (0)
#define PMP_ERR_INTR_ERR_SRC_OTP_READ_SRC_MSK	 (0x00002)
#define PMP_ERR_INTR_ERR_SRC_OTP_READ_SRC_POS	 (1)
#define PMP_ERR_INTR_ERR_SRC_SPI_SLAVE_SRC_MSK	 (0x00004)
#define PMP_ERR_INTR_ERR_SRC_SPI_SLAVE_SRC_POS	 (2)
#define PMP_ERR_INTR_ERR_SRC_RFC_SRC_MSK		 (0x00008)
#define PMP_ERR_INTR_ERR_SRC_RFC_SRC_POS		 (3)
#define PMP_ERR_INTR_ERR_SRC_WD0_SRC_MSK		 (0x00010)
#define PMP_ERR_INTR_ERR_SRC_WD0_SRC_POS		 (4)
#define PMP_ERR_INTR_ERR_SRC_WD1_SRC_MSK		 (0x00020)
#define PMP_ERR_INTR_ERR_SRC_WD1_SRC_POS		 (5)
#define PMP_ERR_INTR_ERR_SRC_OTP_BRIDGE_FSM_PROGRAM_SRC_MSK (0x00040)
#define PMP_ERR_INTR_ERR_SRC_OTP_BRIDGE_FSM_PROGRAM_SRC_POS (6)
#define PMP_ERR_INTR_ERR_SRC_SF_PP_ERROR_CAPTURE_SRC_MSK (0x00100)
#define PMP_ERR_INTR_ERR_SRC_SF_PP_ERROR_CAPTURE_SRC_POS (8)
#define PMP_ERR_INTR_ERR_SRC_ADDRESS_TRAPPER_SRC_MSK (0x00200)
#define PMP_ERR_INTR_ERR_SRC_ADDRESS_TRAPPER_SRC_POS (9)
#define PMP_ERR_INTR_ERR_SRC_PCM_SRC_MSK		 (0x00800)
#define PMP_ERR_INTR_ERR_SRC_PCM_SRC_POS		 (11)
#define PMP_ERR_INTR_ERR_SRC_I2C0_SRC_MSK		 (0x01000)
#define PMP_ERR_INTR_ERR_SRC_I2C0_SRC_POS		 (12)
#define PMP_ERR_INTR_ERR_SRC_UART0_SRC_MSK		 (0x02000)
#define PMP_ERR_INTR_ERR_SRC_UART0_SRC_POS		 (13)
#define PMP_ERR_INTR_ERR_SRC_UART1_SRC_MSK		 (0x04000)
#define PMP_ERR_INTR_ERR_SRC_UART1_SRC_POS		 (14)
#define PMP_ERR_INTR_ERR_SRC_PMP_WD0_SRC_MSK	 (0x08000)
#define PMP_ERR_INTR_ERR_SRC_PMP_WD0_SRC_POS	 (15)
#define PMP_ERR_INTR_ERR_SRC_SF_WR_ERROR_DEDICATED_PMP_MSK (0x10000)
#define PMP_ERR_INTR_ERR_SRC_SF_WR_ERROR_DEDICATED_PMP_POS (16)
#define PMP_ERR_INTR_ERR_SRC_SHA_ERROR_INT_MSK	 (0x20000)
#define PMP_ERR_INTR_ERR_SRC_SHA_ERROR_INT_POS	 (17)
#define PMP_ERR_INTR_ERR_SRC_DPLL0_SLIP_ERROR_INT_MSK (0x40000)
#define PMP_ERR_INTR_ERR_SRC_DPLL0_SLIP_ERROR_INT_POS (18)
#define PMP_ERR_INTR_ERR_SEL_ETC				 (BASE_ADDRESS_PMP_ERR_INTR + 0x0C)
#define PMP_ERR_INTR_ERR_SEL_ETC_ERR_SEL_ETC_MSK (0x0001F)
#define PMP_ERR_INTR_ERR_SEL_ETC_ERR_SEL_ETC_POS (0)
#define BASE_ADDRESS_PMP_PERF_CNTRS_RANGE		 0xBD002200
#define PMP_PERF_CNTRS_RANGE_OCP_ACCESS_ADDR_HI_0 (BASE_ADDRESS_PMP_PERF_CNTRS_RANGE + 0x00)
#define PMP_PERF_CNTRS_RANGE_OCP_ACCESS_ADDR_HI_0_OCP_ACCESS_ADDR_HI_0_MSK (0xFFFFFFFF)
#define PMP_PERF_CNTRS_RANGE_OCP_ACCESS_ADDR_HI_0_OCP_ACCESS_ADDR_HI_0_POS (0)
#define PMP_PERF_CNTRS_RANGE_OCP_ACCESS_ADDR_LO_0 (BASE_ADDRESS_PMP_PERF_CNTRS_RANGE + 0x04)
#define PMP_PERF_CNTRS_RANGE_OCP_ACCESS_ADDR_LO_0_OCP_ACCESS_ADDR_LO_0_MSK (0xFFFFFFFF)
#define PMP_PERF_CNTRS_RANGE_OCP_ACCESS_ADDR_LO_0_OCP_ACCESS_ADDR_LO_0_POS (0)
#define PMP_PERF_CNTRS_RANGE_OCP_ACCESS_ADDR_HI_1 (BASE_ADDRESS_PMP_PERF_CNTRS_RANGE + 0x08)
#define PMP_PERF_CNTRS_RANGE_OCP_ACCESS_ADDR_HI_1_OCP_ACCESS_ADDR_HI_1_MSK (0xFFFFFFFF)
#define PMP_PERF_CNTRS_RANGE_OCP_ACCESS_ADDR_HI_1_OCP_ACCESS_ADDR_HI_1_POS (0)
#define PMP_PERF_CNTRS_RANGE_OCP_ACCESS_ADDR_LO_1 (BASE_ADDRESS_PMP_PERF_CNTRS_RANGE + 0x0C)
#define PMP_PERF_CNTRS_RANGE_OCP_ACCESS_ADDR_LO_1_OCP_ACCESS_ADDR_LO_1_MSK (0xFFFFFFFF)
#define PMP_PERF_CNTRS_RANGE_OCP_ACCESS_ADDR_LO_1_OCP_ACCESS_ADDR_LO_1_POS (0)
#define PMP_PERF_CNTRS_RANGE_MIPS_PC_TRIGGER_GAP (BASE_ADDRESS_PMP_PERF_CNTRS_RANGE + 0x10)
#define PMP_PERF_CNTRS_RANGE_MIPS_PC_TRIGGER_GAP_MIPS_PC_TRIGGER_GAP_MSK (0x0FFFF)
#define PMP_PERF_CNTRS_RANGE_MIPS_PC_TRIGGER_GAP_MIPS_PC_TRIGGER_GAP_POS (0)
#define BASE_ADDRESS_PMP_MIPS_REGS				 0xBD002300
#define PMP_MIPS_REGS_CTRL						 (BASE_ADDRESS_PMP_MIPS_REGS + 0x00)
#define PMP_MIPS_REGS_CTRL_ENABLE_CLOCK_ON_DEBUG_MSK (0x00008)
#define PMP_MIPS_REGS_CTRL_ENABLE_CLOCK_ON_DEBUG_POS (3)
#define PMP_MIPS_REGS_CTRL_MIPS_SI_MERGEMODE_MSK (0x00006)
#define PMP_MIPS_REGS_CTRL_MIPS_SI_MERGEMODE_POS (1)
#define PMP_MIPS_REGS_CTRL_MIPS_SI_NMI_MSK		 (0x00001)
#define PMP_MIPS_REGS_CTRL_MIPS_SI_NMI_POS		 (0)
#define PMP_MIPS_REGS_STAT						 (BASE_ADDRESS_PMP_MIPS_REGS + 0x04)
#define PMP_MIPS_REGS_STAT_MIPS_SI_SLEEP_MSK	 (0x40000)
#define PMP_MIPS_REGS_STAT_MIPS_SI_SLEEP_POS	 (18)
#define PMP_MIPS_REGS_STAT_MIPS_SI_NESTERL_MSK	 (0x20000)
#define PMP_MIPS_REGS_STAT_MIPS_SI_NESTERL_POS	 (17)
#define PMP_MIPS_REGS_STAT_MIPS_SI_NESTEXL_MSK	 (0x10000)
#define PMP_MIPS_REGS_STAT_MIPS_SI_NESTEXL_POS	 (16)
#define PMP_MIPS_REGS_STAT_MIPS_SI_NMI_TAKEN_MSK (0x08000)
#define PMP_MIPS_REGS_STAT_MIPS_SI_NMI_TAKEN_POS (15)
#define PMP_MIPS_REGS_STAT_MIPS_SI_DBS_MSK		 (0x07800)
#define PMP_MIPS_REGS_STAT_MIPS_SI_DBS_POS		 (11)
#define PMP_MIPS_REGS_STAT_MIPS_SI_ERL_MSK		 (0x00400)
#define PMP_MIPS_REGS_STAT_MIPS_SI_ERL_POS		 (10)
#define PMP_MIPS_REGS_STAT_MIPS_SI_EXL_MSK		 (0x00200)
#define PMP_MIPS_REGS_STAT_MIPS_SI_EXL_POS		 (9)
#define PMP_MIPS_REGS_STAT_MIPS_SI_IBS_MSK		 (0x001FE)
#define PMP_MIPS_REGS_STAT_MIPS_SI_IBS_POS		 (1)
#define PMP_MIPS_REGS_STAT_MIPS_SI_RP_MSK		 (0x00001)
#define PMP_MIPS_REGS_STAT_MIPS_SI_RP_POS		 (0)
#define PMP_MIPS_REGS_PERF_CNT					 (BASE_ADDRESS_PMP_MIPS_REGS + 0x08)
#define PMP_MIPS_REGS_PERF_CNT_PERF_CNT_SI_SLEEP_INT_EN_MSK (0x08000)
#define PMP_MIPS_REGS_PERF_CNT_PERF_CNT_SI_SLEEP_INT_EN_POS (15)
#define PMP_MIPS_REGS_PERF_CNT_PERF_CNT_SI_SLEEP_EN_MSK (0x04000)
#define PMP_MIPS_REGS_PERF_CNT_PERF_CNT_SI_SLEEP_EN_POS (14)
#define PMP_MIPS_REGS_PERF_CNT_PERF_CNT1_EVENT_SEL_MSK (0x03800)
#define PMP_MIPS_REGS_PERF_CNT_PERF_CNT1_EVENT_SEL_POS (11)
#define PMP_MIPS_REGS_PERF_CNT_PERF_CNT0_EVENT_SEL_MSK (0x00700)
#define PMP_MIPS_REGS_PERF_CNT_PERF_CNT0_EVENT_SEL_POS (8)
#define PMP_MIPS_REGS_PERF_CNT_PERF_BURST_ACCESS_MASK_ACC0_MSK (0x00080)
#define PMP_MIPS_REGS_PERF_CNT_PERF_BURST_ACCESS_MASK_ACC0_POS (7)
#define PMP_MIPS_REGS_PERF_CNT_PERF_BURST_ACCESS_MASK_ACC1_MSK (0x00040)
#define PMP_MIPS_REGS_PERF_CNT_PERF_BURST_ACCESS_MASK_ACC1_POS (6)
#define PMP_MIPS_REGS_PERF_CNT_PERF_SINGLE_ACCESS_MASK_ACC0_MSK (0x00020)
#define PMP_MIPS_REGS_PERF_CNT_PERF_SINGLE_ACCESS_MASK_ACC0_POS (5)
#define PMP_MIPS_REGS_PERF_CNT_PERF_SINGLE_ACCESS_MASK_ACC1_MSK (0x00010)
#define PMP_MIPS_REGS_PERF_CNT_PERF_SINGLE_ACCESS_MASK_ACC1_POS (4)
#define PMP_MIPS_REGS_PERF_CNT_PERF_RD_ACCESS_MASK_ACC0_MSK (0x00008)
#define PMP_MIPS_REGS_PERF_CNT_PERF_RD_ACCESS_MASK_ACC0_POS (3)
#define PMP_MIPS_REGS_PERF_CNT_PERF_RD_ACCESS_MASK_ACC1_MSK (0x00004)
#define PMP_MIPS_REGS_PERF_CNT_PERF_RD_ACCESS_MASK_ACC1_POS (2)
#define PMP_MIPS_REGS_PERF_CNT_PERF_WR_ACCESS_MASK_ACC0_MSK (0x00002)
#define PMP_MIPS_REGS_PERF_CNT_PERF_WR_ACCESS_MASK_ACC0_POS (1)
#define PMP_MIPS_REGS_PERF_CNT_PERF_WR_ACCESS_MASK_ACC1_MSK (0x00001)
#define PMP_MIPS_REGS_PERF_CNT_PERF_WR_ACCESS_MASK_ACC1_POS (0)
#define PMP_MIPS_REGS_PROG_CNT					 (BASE_ADDRESS_PMP_MIPS_REGS + 0x0C)
#define PMP_MIPS_REGS_PROG_CNT_MIPS_PC_MSK		 (0xFFFFFFFF)
#define PMP_MIPS_REGS_PROG_CNT_MIPS_PC_POS		 (0)
#define PMP_MIPS_REGS_SLEEP_PERF_CNT			 (BASE_ADDRESS_PMP_MIPS_REGS + 0x10)
#define PMP_MIPS_REGS_SLEEP_PERF_CNT_SLEEP_PERF_CNT_VAL_MSK (0xFFFFFFFF)
#define PMP_MIPS_REGS_SLEEP_PERF_CNT_SLEEP_PERF_CNT_VAL_POS (0)
#define PMP_MIPS_REGS_MIPS_ADDR_ALIAS			 (BASE_ADDRESS_PMP_MIPS_REGS + 0x14)
#define PMP_MIPS_REGS_MIPS_ADDR_ALIAS_MIPS_ADDR_ALIAS_MSK (0x00001)
#define PMP_MIPS_REGS_MIPS_ADDR_ALIAS_MIPS_ADDR_ALIAS_POS (0)
#define BASE_ADDRESS_XO_SPI_MASTER				 0xBD002400
#define XO_SPI_MASTER_XO_SPI_MASTER_CFG1		 (BASE_ADDRESS_XO_SPI_MASTER + 0x0000)
#define XO_SPI_MASTER_XO_SPI_MASTER_CFG1_DATAOUT_PHASE_READ_MSK (0x0007F)
#define XO_SPI_MASTER_XO_SPI_MASTER_CFG1_DATAOUT_PHASE_READ_POS (0)
#define XO_SPI_MASTER_XO_SPI_MASTER_CFG1_DATAOUT_PHASE_WRITE_MSK (0x03F80)
#define XO_SPI_MASTER_XO_SPI_MASTER_CFG1_DATAOUT_PHASE_WRITE_POS (7)
#define XO_SPI_MASTER_XO_SPI_MASTER_CFG1_EN_SHIFT_DATA_OUT_FIRST_CYCLE_READ_MSK (0x04000)
#define XO_SPI_MASTER_XO_SPI_MASTER_CFG1_EN_SHIFT_DATA_OUT_FIRST_CYCLE_READ_POS (14)
#define XO_SPI_MASTER_XO_SPI_MASTER_CFG1_EN_SHIFT_DATA_OUT_FIRST_CYCLE_WRITE_MSK (0x08000)
#define XO_SPI_MASTER_XO_SPI_MASTER_CFG1_EN_SHIFT_DATA_OUT_FIRST_CYCLE_WRITE_POS (15)
#define XO_SPI_MASTER_XO_SPI_MASTER_CFG1_DATAIN_PHASE_MSK (0x7F0000)
#define XO_SPI_MASTER_XO_SPI_MASTER_CFG1_DATAIN_PHASE_POS (16)
#define XO_SPI_MASTER_XO_SPI_MASTER_CFG1_EN_SHIFT_DATA_IN_FIRST_CYCLE_MSK (0x800000)
#define XO_SPI_MASTER_XO_SPI_MASTER_CFG1_EN_SHIFT_DATA_IN_FIRST_CYCLE_POS (23)
#define XO_SPI_MASTER_XO_SPI_MASTER_CFG2		 (BASE_ADDRESS_XO_SPI_MASTER + 0x0004)
#define XO_SPI_MASTER_XO_SPI_MASTER_CFG2_ENA_TO_SCLK_SU_MSK (0x0000F)
#define XO_SPI_MASTER_XO_SPI_MASTER_CFG2_ENA_TO_SCLK_SU_POS (0)
#define XO_SPI_MASTER_XO_SPI_MASTER_CFG2_SCLK_TO_END_H_MSK (0x000F0)
#define XO_SPI_MASTER_XO_SPI_MASTER_CFG2_SCLK_TO_END_H_POS (4)
#define XO_SPI_MASTER_XO_SPI_MASTER_CFG2_SPI_EN_RECOVERY_MSK (0x03F00)
#define XO_SPI_MASTER_XO_SPI_MASTER_CFG2_SPI_EN_RECOVERY_POS (8)
#define XO_SPI_MASTER_XO_SPI_MASTER_CFG2_DATAOUT_SHIFT_DIR_MSK (0x04000)
#define XO_SPI_MASTER_XO_SPI_MASTER_CFG2_DATAOUT_SHIFT_DIR_POS (14)
#define XO_SPI_MASTER_XO_SPI_MASTER_CFG3		 (BASE_ADDRESS_XO_SPI_MASTER + 0x0008)
#define XO_SPI_MASTER_XO_SPI_MASTER_CFG3_DATALEN_READ_MSK (0x0003F)
#define XO_SPI_MASTER_XO_SPI_MASTER_CFG3_DATALEN_READ_POS (0)
#define XO_SPI_MASTER_XO_SPI_MASTER_CFG3_DATALEN_WRITE_MSK (0x00FC0)
#define XO_SPI_MASTER_XO_SPI_MASTER_CFG3_DATALEN_WRITE_POS (6)
#define XO_SPI_MASTER_XO_SPI_MASTER_CFG4		 (BASE_ADDRESS_XO_SPI_MASTER + 0x000C)
#define XO_SPI_MASTER_XO_SPI_MASTER_CFG4_CLK_HIGH_PHASE_READ_MSK (0x0007F)
#define XO_SPI_MASTER_XO_SPI_MASTER_CFG4_CLK_HIGH_PHASE_READ_POS (0)
#define XO_SPI_MASTER_XO_SPI_MASTER_CFG4_CLK_HIGH_PHASE_WRITE_MSK (0x03F80)
#define XO_SPI_MASTER_XO_SPI_MASTER_CFG4_CLK_HIGH_PHASE_WRITE_POS (7)
#define XO_SPI_MASTER_XO_SPI_MASTER_CFG4_CLK_LOW_PHASE_READ_MSK (0x1FC000)
#define XO_SPI_MASTER_XO_SPI_MASTER_CFG4_CLK_LOW_PHASE_READ_POS (14)
#define XO_SPI_MASTER_XO_SPI_MASTER_CFG4_CLK_LOW_PHASE_WRITE_MSK (0xFE00000)
#define XO_SPI_MASTER_XO_SPI_MASTER_CFG4_CLK_LOW_PHASE_WRITE_POS (21)
#define XO_SPI_MASTER_XO_SPI_MASTER_CFG5		 (BASE_ADDRESS_XO_SPI_MASTER + 0x0010)
#define XO_SPI_MASTER_XO_SPI_MASTER_CFG5_DIV_VALUE_READ_MSK (0x0007F)
#define XO_SPI_MASTER_XO_SPI_MASTER_CFG5_DIV_VALUE_READ_POS (0)
#define XO_SPI_MASTER_XO_SPI_MASTER_CFG5_DIV_VALUE_WRITE_MSK (0x03F80)
#define XO_SPI_MASTER_XO_SPI_MASTER_CFG5_DIV_VALUE_WRITE_POS (7)
#define XO_SPI_MASTER_XO_SPI_MASTER_CFG6		 (BASE_ADDRESS_XO_SPI_MASTER + 0x0014)
#define XO_SPI_MASTER_XO_SPI_MASTER_CFG6_SPI_CS_SEL_MSK (0x00001)
#define XO_SPI_MASTER_XO_SPI_MASTER_CFG6_SPI_CS_SEL_POS (0)
#define XO_SPI_MASTER_XO_SPI_MASTER_CFG6_SPI_RW_N_CYCLE_MSK (0x00002)
#define XO_SPI_MASTER_XO_SPI_MASTER_CFG6_SPI_RW_N_CYCLE_POS (1)
#define XO_SPI_MASTER_XO_SPI_MASTER_CFG6_SPI_READ_REG_SEL_MSK (0x0001C)
#define XO_SPI_MASTER_XO_SPI_MASTER_CFG6_SPI_READ_REG_SEL_POS (2)
#define XO_SPI_MASTER_XO_SPI_MASTER_CFG6_SPI_INT_EN_MSK (0x00020)
#define XO_SPI_MASTER_XO_SPI_MASTER_CFG6_SPI_INT_EN_POS (5)
#define XO_SPI_MASTER_XO_SPI_MASTER_READ_DATA	 (BASE_ADDRESS_XO_SPI_MASTER + 0x0018)
#define XO_SPI_MASTER_XO_SPI_MASTER_READ_DATA_DATA_MSK (0xFFFFFFFF)
#define XO_SPI_MASTER_XO_SPI_MASTER_READ_DATA_DATA_POS (0)
#define XO_SPI_MASTER_XO_SPI_MASTER_READ_REG0	 (BASE_ADDRESS_XO_SPI_MASTER + 0x001C)
#define XO_SPI_MASTER_XO_SPI_MASTER_READ_REG0_DATA_MSK (0xFFFFFFFF)
#define XO_SPI_MASTER_XO_SPI_MASTER_READ_REG0_DATA_POS (0)
#define XO_SPI_MASTER_XO_SPI_MASTER_READ_REG1	 (BASE_ADDRESS_XO_SPI_MASTER + 0x0020)
#define XO_SPI_MASTER_XO_SPI_MASTER_READ_REG1_DATA_MSK (0xFFFFFFFF)
#define XO_SPI_MASTER_XO_SPI_MASTER_READ_REG1_DATA_POS (0)
#define XO_SPI_MASTER_XO_SPI_MASTER_READ_REG2	 (BASE_ADDRESS_XO_SPI_MASTER + 0x0024)
#define XO_SPI_MASTER_XO_SPI_MASTER_READ_REG2_DATA_MSK (0xFFFFFFFF)
#define XO_SPI_MASTER_XO_SPI_MASTER_READ_REG2_DATA_POS (0)
#define XO_SPI_MASTER_XO_SPI_MASTER_READ_REG3	 (BASE_ADDRESS_XO_SPI_MASTER + 0x0028)
#define XO_SPI_MASTER_XO_SPI_MASTER_READ_REG3_DATA_MSK (0xFFFFFFFF)
#define XO_SPI_MASTER_XO_SPI_MASTER_READ_REG3_DATA_POS (0)
#define XO_SPI_MASTER_XO_SPI_MASTER_READ_REG4	 (BASE_ADDRESS_XO_SPI_MASTER + 0x002C)
#define XO_SPI_MASTER_XO_SPI_MASTER_READ_REG4_DATA_MSK (0xFFFFFFFF)
#define XO_SPI_MASTER_XO_SPI_MASTER_READ_REG4_DATA_POS (0)
#define XO_SPI_MASTER_XO_SPI_MASTER_READ_REG5	 (BASE_ADDRESS_XO_SPI_MASTER + 0x0030)
#define XO_SPI_MASTER_XO_SPI_MASTER_READ_REG5_DATA_MSK (0xFFFFFFFF)
#define XO_SPI_MASTER_XO_SPI_MASTER_READ_REG5_DATA_POS (0)
#define XO_SPI_MASTER_XO_SPI_MASTER_READ_REG6	 (BASE_ADDRESS_XO_SPI_MASTER + 0x0034)
#define XO_SPI_MASTER_XO_SPI_MASTER_READ_REG6_DATA_MSK (0xFFFFFFFF)
#define XO_SPI_MASTER_XO_SPI_MASTER_READ_REG6_DATA_POS (0)
#define XO_SPI_MASTER_XO_SPI_MASTER_READ_REG7	 (BASE_ADDRESS_XO_SPI_MASTER + 0x0038)
#define XO_SPI_MASTER_XO_SPI_MASTER_READ_REG7_DATA_MSK (0xFFFFFFFF)
#define XO_SPI_MASTER_XO_SPI_MASTER_READ_REG7_DATA_POS (0)
#define XO_SPI_MASTER_XO_SPI_MASTER_WRITE_DATA	 (BASE_ADDRESS_XO_SPI_MASTER + 0x003C)
#define XO_SPI_MASTER_XO_SPI_MASTER_WRITE_DATA_DATA_MSK (0xFFFFFFFF)
#define XO_SPI_MASTER_XO_SPI_MASTER_WRITE_DATA_DATA_POS (0)
#define XO_SPI_MASTER_XO_SPI_MASTER_DONE		 (BASE_ADDRESS_XO_SPI_MASTER + 0x0040)
#define XO_SPI_MASTER_XO_SPI_MASTER_DONE_XO_SPI_MASTER_DONE_MSK (0x00001)
#define XO_SPI_MASTER_XO_SPI_MASTER_DONE_XO_SPI_MASTER_DONE_POS (0)
#define XO_SPI_MASTER_XO_SPI_END_INT			 (BASE_ADDRESS_XO_SPI_MASTER + 0x0044)
#define XO_SPI_MASTER_XO_SPI_END_INT_XO_SPI_END_INT_MSK (0x00001)
#define XO_SPI_MASTER_XO_SPI_END_INT_XO_SPI_END_INT_POS (0)
#define XO_SPI_MASTER_XO_SPI_END_INTC			 (BASE_ADDRESS_XO_SPI_MASTER + 0x0048)
#define XO_SPI_MASTER_XO_SPI_END_INTC_XO_SPI_END_INTC_MSK (0x00001)
#define XO_SPI_MASTER_XO_SPI_END_INTC_XO_SPI_END_INTC_POS (0)
#define XO_SPI_MASTER_XO_SPI_STAT				 (BASE_ADDRESS_XO_SPI_MASTER + 0x004C)
#define XO_SPI_MASTER_XO_SPI_STAT_XO_SPI_EN_GEN_STATE_MSK (0x7FF0000)
#define XO_SPI_MASTER_XO_SPI_STAT_XO_SPI_EN_GEN_STATE_POS (16)
#define XO_SPI_MASTER_XO_SPI_STAT_XO_SPI_CLOCK_GEN_STATE_MSK (0x07F00)
#define XO_SPI_MASTER_XO_SPI_STAT_XO_SPI_CLOCK_GEN_STATE_POS (8)
#define XO_SPI_MASTER_XO_SPI_STAT_XO_SPI_END_STAT_MSK (0x00001)
#define XO_SPI_MASTER_XO_SPI_STAT_XO_SPI_END_STAT_POS (0)
#define BASE_ADDRESS_PMG_PMP					 0xBD002500
#define PMG_PMP_PMG_STAT						 (BASE_ADDRESS_PMG_PMP + 0x0004)
#define PMG_PMP_PMG_STAT_SLEEP_OK_MASK_MSK		 (0x00FC0)
#define PMG_PMP_PMG_STAT_SLEEP_OK_MASK_POS		 (6)
#define PMG_PMP_PMG_STAT_SLEEP_OK_MIPS_LTE_MSK	 (0x00020)
#define PMG_PMP_PMG_STAT_SLEEP_OK_MIPS_LTE_POS	 (5)
#define PMG_PMP_PMG_STAT_SLEEP_OK_MIPS_NET_MSK	 (0x00010)
#define PMG_PMP_PMG_STAT_SLEEP_OK_MIPS_NET_POS	 (4)
#define PMG_PMP_PMG_STAT_SLEEP_OK_MIPS_PHY_MSK	 (0x00008)
#define PMG_PMP_PMG_STAT_SLEEP_OK_MIPS_PHY_POS	 (3)
#define PMG_PMP_PMG_STAT_PWR_DOWN_OK_SSX_CTRL_MSK (0x00004)
#define PMG_PMP_PMG_STAT_PWR_DOWN_OK_SSX_CTRL_POS (2)
#define PMG_PMP_PMG_STAT_PWR_DOWN_OK_SSX_HOST_MSK (0x00002)
#define PMG_PMP_PMG_STAT_PWR_DOWN_OK_SSX_HOST_POS (1)
#define PMG_PMP_PMG_STAT_PWR_DOWN_OK_SSX_PHY_MSK (0x00001)
#define PMG_PMP_PMG_STAT_PWR_DOWN_OK_SSX_PHY_POS (0)
#define BASE_ADDRESS_PVSENSE_RETON				 0xBD002600
#define PVSENSE_RETON_PVSENSE_RETON				 (BASE_ADDRESS_PVSENSE_RETON + 0x0000)
#define PVSENSE_RETON_PVSENSE_RETON_PVSENSE_RETON_MSK (0x00001)
#define PVSENSE_RETON_PVSENSE_RETON_PVSENSE_RETON_POS (0)
#define BASE_ADDRESS_PMP_MISC					 0xBD002700
#define PMP_MISC_GDMA2_CHANNELS_MASK_LTE		 (BASE_ADDRESS_PMP_MISC + 0x04)
#define PMP_MISC_GDMA2_CHANNELS_MASK_LTE_MASK_FOR_LTE_MSK (0x000FF)
#define PMP_MISC_GDMA2_CHANNELS_MASK_LTE_MASK_FOR_LTE_POS (0)
#define PMP_MISC_GDMA2_CHANNELS_MASK_NET		 (BASE_ADDRESS_PMP_MISC + 0x08)
#define PMP_MISC_GDMA2_CHANNELS_MASK_NET_MASK_FOR_NET_MSK (0x000FF)
#define PMP_MISC_GDMA2_CHANNELS_MASK_NET_MASK_FOR_NET_POS (0)
#define PMP_MISC_DECOMP_ENDIAN_FLIP				 (BASE_ADDRESS_PMP_MISC + 0x0c)
#define PMP_MISC_DECOMP_ENDIAN_FLIP_DECOMP_ENDIAN_FLIP_DOUT_MSK (0x00002)
#define PMP_MISC_DECOMP_ENDIAN_FLIP_DECOMP_ENDIAN_FLIP_DOUT_POS (1)
#define PMP_MISC_DECOMP_ENDIAN_FLIP_DECOMP_ENDIAN_FLIP_DIN_MSK (0x00001)
#define PMP_MISC_DECOMP_ENDIAN_FLIP_DECOMP_ENDIAN_FLIP_DIN_POS (0)
#define PMP_MISC_CALIB_CLK_MUXS					 (BASE_ADDRESS_PMP_MISC + 0x20)
#define PMP_MISC_CALIB_CLK_MUXS_CALIB_SLOW_CLK_MUX_MSK (0x00003)
#define PMP_MISC_CALIB_CLK_MUXS_CALIB_SLOW_CLK_MUX_POS (0)
#define PMP_MISC_CALIB_CLK_MUXS_CALIB_FAST_CLK_MUX_MSK (0x00010)
#define PMP_MISC_CALIB_CLK_MUXS_CALIB_FAST_CLK_MUX_POS (4)
#define PMP_MISC_CALIB_TIMERS_CLR				 (BASE_ADDRESS_PMP_MISC + 0x24)
#define PMP_MISC_CALIB_TIMERS_CLR_CALIB_TIMERS_CLR_MSK (0x00001)
#define PMP_MISC_CALIB_TIMERS_CLR_CALIB_TIMERS_CLR_POS (0)
#define PMP_MISC_CALIB_TIMERS_EN				 (BASE_ADDRESS_PMP_MISC + 0x28)
#define PMP_MISC_CALIB_TIMERS_EN_CALIB_TIMERS_EN_MSK (0x00001)
#define PMP_MISC_CALIB_TIMERS_EN_CALIB_TIMERS_EN_POS (0)
#define PMP_MISC_CALIB_SLOW_CLK_TIMER_STAT		 (BASE_ADDRESS_PMP_MISC + 0x2C)
#define PMP_MISC_CALIB_SLOW_CLK_TIMER_STAT_CALIB_SLOW_CLK_TIMER_STAT_MSK (0xFFFFFFFF)
#define PMP_MISC_CALIB_SLOW_CLK_TIMER_STAT_CALIB_SLOW_CLK_TIMER_STAT_POS (0)
#define PMP_MISC_CALIB_FAST_CLK_TIMER_STAT		 (BASE_ADDRESS_PMP_MISC + 0x30)
#define PMP_MISC_CALIB_FAST_CLK_TIMER_STAT_CALIB_FAST_CLK_TIMER_STAT_MSK (0xFFFFFFFF)
#define PMP_MISC_CALIB_FAST_CLK_TIMER_STAT_CALIB_FAST_CLK_TIMER_STAT_POS (0)
#define PMP_MISC_PMP_GPIO_INT_STAT				 (BASE_ADDRESS_PMP_MISC + 0x40)
#define PMP_MISC_PMP_GPIO_INT_STAT_PMP_GPIO_INT_3_MSK (0x00008)
#define PMP_MISC_PMP_GPIO_INT_STAT_PMP_GPIO_INT_3_POS (3)
#define PMP_MISC_PMP_WAKEUP						 (BASE_ADDRESS_PMP_MISC + 0x44)
#define PMP_MISC_PMP_WAKEUP_PMP_WAKEUP_MSK		 (0x00001)
#define PMP_MISC_PMP_WAKEUP_PMP_WAKEUP_POS		 (0)
#define PMP_MISC_PMP_CLK32K_EDGE_INT_STAT		 (BASE_ADDRESS_PMP_MISC + 0x48)
#define PMP_MISC_PMP_CLK32K_EDGE_INT_STAT_PMP_CLK32K_EDGE_INT_STAT_MSK (0x00001)
#define PMP_MISC_PMP_CLK32K_EDGE_INT_STAT_PMP_CLK32K_EDGE_INT_STAT_POS (0)
#define PMP_MISC_PMP_CLK32K_EDGE_INT_RC			 (BASE_ADDRESS_PMP_MISC + 0x4C)
#define PMP_MISC_PMP_CLK32K_EDGE_INT_RC_PMP_CLK32K_EDGE_INT_RC_MSK (0x00001)
#define PMP_MISC_PMP_CLK32K_EDGE_INT_RC_PMP_CLK32K_EDGE_INT_RC_POS (0)
#define PMP_MISC_PMP_CLK32K_EDGE_INT_EN			 (BASE_ADDRESS_PMP_MISC + 0x50)
#define PMP_MISC_PMP_CLK32K_EDGE_INT_EN_PMP_CLK32K_EDGE_INT_EN_MSK (0x00001)
#define PMP_MISC_PMP_CLK32K_EDGE_INT_EN_PMP_CLK32K_EDGE_INT_EN_POS (0)
#define PMP_MISC_DECOMP_BOUNDARY_CFG			 (BASE_ADDRESS_PMP_MISC + 0x54)
#define PMP_MISC_DECOMP_BOUNDARY_CFG_DECOMP_BOUNDARY_SIZE_MSK (0x00003)
#define PMP_MISC_DECOMP_BOUNDARY_CFG_DECOMP_BOUNDARY_SIZE_POS (0)
#define PMP_MISC_BUS_FABRIC_HPROT				 (BASE_ADDRESS_PMP_MISC + 0x58)
#define PMP_MISC_BUS_FABRIC_HPROT_AHB_DECOMP_PROT2_VAL_MSK (0x00010)
#define PMP_MISC_BUS_FABRIC_HPROT_AHB_DECOMP_PROT2_VAL_POS (4)
#define PMP_MISC_BUS_FABRIC_HPROT_AHB_ISE_DPORT_PROT2_SEL_MSK (0x00008)
#define PMP_MISC_BUS_FABRIC_HPROT_AHB_ISE_DPORT_PROT2_SEL_POS (3)
#define PMP_MISC_BUS_FABRIC_HPROT_AHB_ISE_DPORT_PROT2_VAL_MSK (0x00004)
#define PMP_MISC_BUS_FABRIC_HPROT_AHB_ISE_DPORT_PROT2_VAL_POS (2)
#define PMP_MISC_BUS_FABRIC_HPROT_AHB_PMP_MIPS_PROT2_SEL_MSK (0x00002)
#define PMP_MISC_BUS_FABRIC_HPROT_AHB_PMP_MIPS_PROT2_SEL_POS (1)
#define PMP_MISC_BUS_FABRIC_HPROT_AHB_PMP_MIPS_PROT2_VAL_MSK (0x00001)
#define PMP_MISC_BUS_FABRIC_HPROT_AHB_PMP_MIPS_PROT2_VAL_POS (0)
#define BASE_ADDRESS_PMP_GP_REFCLK_TIMER		 0xBD002780
#define PMP_GP_REFCLK_TIMER_PMP_GP_REFCLK_TIMER_EN (BASE_ADDRESS_PMP_GP_REFCLK_TIMER + 0x00)
#define PMP_GP_REFCLK_TIMER_PMP_GP_REFCLK_TIMER_EN_PMP_GP_REFCLK_TIMER_EN_MSK (0x00001)
#define PMP_GP_REFCLK_TIMER_PMP_GP_REFCLK_TIMER_EN_PMP_GP_REFCLK_TIMER_EN_POS (0)
#define PMP_GP_REFCLK_TIMER_PMP_GP_REFCLK_TIMER_CLR (BASE_ADDRESS_PMP_GP_REFCLK_TIMER + 0x04)
#define PMP_GP_REFCLK_TIMER_PMP_GP_REFCLK_TIMER_CLR_PMP_GP_REFCLK_TIMER_CLR_MSK (0x00001)
#define PMP_GP_REFCLK_TIMER_PMP_GP_REFCLK_TIMER_CLR_PMP_GP_REFCLK_TIMER_CLR_POS (0)
#define PMP_GP_REFCLK_TIMER_PMP_GP_REFCLK_TIMER_VALUE (BASE_ADDRESS_PMP_GP_REFCLK_TIMER + 0x08)
#define PMP_GP_REFCLK_TIMER_PMP_GP_REFCLK_TIMER_VALUE_PMP_GP_REFCLK_TIMER_VALUE_MSK (0xFFFFFFFF)
#define PMP_GP_REFCLK_TIMER_PMP_GP_REFCLK_TIMER_VALUE_PMP_GP_REFCLK_TIMER_VALUE_POS (0)
#define BASE_ADDRESS_PMP_SECURED				 0xBD002800
#define PMP_SECURED_MAILBOX_WR_CONID0_SECTOR_EN	 (BASE_ADDRESS_PMP_SECURED + 0x00)
#define PMP_SECURED_MAILBOX_WR_CONID0_SECTOR_EN_MAILBOX_WR_CONID0_SECTOR_EN_MSK (0x0FFFF)
#define PMP_SECURED_MAILBOX_WR_CONID0_SECTOR_EN_MAILBOX_WR_CONID0_SECTOR_EN_POS (0)
#define PMP_SECURED_MAILBOX_WR_CONID1_SECTOR_EN	 (BASE_ADDRESS_PMP_SECURED + 0x04)
#define PMP_SECURED_MAILBOX_WR_CONID1_SECTOR_EN_MAILBOX_WR_CONID1_SECTOR_EN_MSK (0x0FFFF)
#define PMP_SECURED_MAILBOX_WR_CONID1_SECTOR_EN_MAILBOX_WR_CONID1_SECTOR_EN_POS (0)
#define PMP_SECURED_MAILBOX_WR_CONID2_SECTOR_EN	 (BASE_ADDRESS_PMP_SECURED + 0x08)
#define PMP_SECURED_MAILBOX_WR_CONID2_SECTOR_EN_MAILBOX_WR_CONID2_SECTOR_EN_MSK (0x0FFFF)
#define PMP_SECURED_MAILBOX_WR_CONID2_SECTOR_EN_MAILBOX_WR_CONID2_SECTOR_EN_POS (0)
#define PMP_SECURED_MAILBOX_WR_CONID3_SECTOR_EN	 (BASE_ADDRESS_PMP_SECURED + 0x0C)
#define PMP_SECURED_MAILBOX_WR_CONID3_SECTOR_EN_MAILBOX_WR_CONID3_SECTOR_EN_MSK (0x0FFFF)
#define PMP_SECURED_MAILBOX_WR_CONID3_SECTOR_EN_MAILBOX_WR_CONID3_SECTOR_EN_POS (0)
#define PMP_SECURED_MAILBOX_WR_CONID4_SECTOR_EN	 (BASE_ADDRESS_PMP_SECURED + 0x10)
#define PMP_SECURED_MAILBOX_WR_CONID4_SECTOR_EN_MAILBOX_WR_CONID4_SECTOR_EN_MSK (0x0FFFF)
#define PMP_SECURED_MAILBOX_WR_CONID4_SECTOR_EN_MAILBOX_WR_CONID4_SECTOR_EN_POS (0)
#define PMP_SECURED_MAILBOX_WR_CONID5_SECTOR_EN	 (BASE_ADDRESS_PMP_SECURED + 0x14)
#define PMP_SECURED_MAILBOX_WR_CONID5_SECTOR_EN_MAILBOX_WR_CONID5_SECTOR_EN_MSK (0x0FFFF)
#define PMP_SECURED_MAILBOX_WR_CONID5_SECTOR_EN_MAILBOX_WR_CONID5_SECTOR_EN_POS (0)
#define PMP_SECURED_MAILBOX_WR_CONID6_SECTOR_EN	 (BASE_ADDRESS_PMP_SECURED + 0x18)
#define PMP_SECURED_MAILBOX_WR_CONID6_SECTOR_EN_MAILBOX_WR_CONID6_SECTOR_EN_MSK (0x0FFFF)
#define PMP_SECURED_MAILBOX_WR_CONID6_SECTOR_EN_MAILBOX_WR_CONID6_SECTOR_EN_POS (0)
#define PMP_SECURED_MAILBOX_WR_CONID7_SECTOR_EN	 (BASE_ADDRESS_PMP_SECURED + 0x1C)
#define PMP_SECURED_MAILBOX_WR_CONID7_SECTOR_EN_MAILBOX_WR_CONID7_SECTOR_EN_MSK (0x0FFFF)
#define PMP_SECURED_MAILBOX_WR_CONID7_SECTOR_EN_MAILBOX_WR_CONID7_SECTOR_EN_POS (0)
#define PMP_SECURED_MAILBOX_RD_CONID0_SECTOR_EN	 (BASE_ADDRESS_PMP_SECURED + 0x20)
#define PMP_SECURED_MAILBOX_RD_CONID0_SECTOR_EN_MAILBOX_RD_CONID0_SECTOR_EN_MSK (0x0FFFF)
#define PMP_SECURED_MAILBOX_RD_CONID0_SECTOR_EN_MAILBOX_RD_CONID0_SECTOR_EN_POS (0)
#define PMP_SECURED_MAILBOX_RD_CONID1_SECTOR_EN	 (BASE_ADDRESS_PMP_SECURED + 0x24)
#define PMP_SECURED_MAILBOX_RD_CONID1_SECTOR_EN_MAILBOX_RD_CONID1_SECTOR_EN_MSK (0x0FFFF)
#define PMP_SECURED_MAILBOX_RD_CONID1_SECTOR_EN_MAILBOX_RD_CONID1_SECTOR_EN_POS (0)
#define PMP_SECURED_MAILBOX_RD_CONID2_SECTOR_EN	 (BASE_ADDRESS_PMP_SECURED + 0x28)
#define PMP_SECURED_MAILBOX_RD_CONID2_SECTOR_EN_MAILBOX_RD_CONID2_SECTOR_EN_MSK (0x0FFFF)
#define PMP_SECURED_MAILBOX_RD_CONID2_SECTOR_EN_MAILBOX_RD_CONID2_SECTOR_EN_POS (0)
#define PMP_SECURED_MAILBOX_RD_CONID3_SECTOR_EN	 (BASE_ADDRESS_PMP_SECURED + 0x2C)
#define PMP_SECURED_MAILBOX_RD_CONID3_SECTOR_EN_MAILBOX_RD_CONID3_SECTOR_EN_MSK (0x0FFFF)
#define PMP_SECURED_MAILBOX_RD_CONID3_SECTOR_EN_MAILBOX_RD_CONID3_SECTOR_EN_POS (0)
#define PMP_SECURED_MAILBOX_RD_CONID4_SECTOR_EN	 (BASE_ADDRESS_PMP_SECURED + 0x30)
#define PMP_SECURED_MAILBOX_RD_CONID4_SECTOR_EN_MAILBOX_RD_CONID4_SECTOR_EN_MSK (0x0FFFF)
#define PMP_SECURED_MAILBOX_RD_CONID4_SECTOR_EN_MAILBOX_RD_CONID4_SECTOR_EN_POS (0)
#define PMP_SECURED_MAILBOX_RD_CONID5_SECTOR_EN	 (BASE_ADDRESS_PMP_SECURED + 0x34)
#define PMP_SECURED_MAILBOX_RD_CONID5_SECTOR_EN_MAILBOX_RD_CONID5_SECTOR_EN_MSK (0x0FFFF)
#define PMP_SECURED_MAILBOX_RD_CONID5_SECTOR_EN_MAILBOX_RD_CONID5_SECTOR_EN_POS (0)
#define PMP_SECURED_MAILBOX_RD_CONID6_SECTOR_EN	 (BASE_ADDRESS_PMP_SECURED + 0x38)
#define PMP_SECURED_MAILBOX_RD_CONID6_SECTOR_EN_MAILBOX_RD_CONID6_SECTOR_EN_MSK (0x0FFFF)
#define PMP_SECURED_MAILBOX_RD_CONID6_SECTOR_EN_MAILBOX_RD_CONID6_SECTOR_EN_POS (0)
#define PMP_SECURED_MAILBOX_RD_CONID7_SECTOR_EN	 (BASE_ADDRESS_PMP_SECURED + 0x3C)
#define PMP_SECURED_MAILBOX_RD_CONID7_SECTOR_EN_MAILBOX_RD_CONID7_SECTOR_EN_MSK (0x0FFFF)
#define PMP_SECURED_MAILBOX_RD_CONID7_SECTOR_EN_MAILBOX_RD_CONID7_SECTOR_EN_POS (0)
#define PMP_SECURED_MEM_MAILBOX_SECURITY_DEBUG	 (BASE_ADDRESS_PMP_SECURED + 0x40)
#define PMP_SECURED_MEM_MAILBOX_SECURITY_DEBUG_MEM_MAILBOX_VIOLATION_ADDR_MSK (0x007FF)
#define PMP_SECURED_MEM_MAILBOX_SECURITY_DEBUG_MEM_MAILBOX_VIOLATION_ADDR_POS (0)
#define PMP_SECURED_MEM_MAILBOX_SECURITY_DEBUG_MEM_MAILBOX_VIOLATION_CONID_MSK (0x03800)
#define PMP_SECURED_MEM_MAILBOX_SECURITY_DEBUG_MEM_MAILBOX_VIOLATION_CONID_POS (11)
#define PMP_SECURED_MEM_MAILBOX_SECURITY_DEBUG_MEM_MAILBOX_VIOLATION_FLAG_MSK (0xC0000000)
#define PMP_SECURED_MEM_MAILBOX_SECURITY_DEBUG_MEM_MAILBOX_VIOLATION_FLAG_POS (30)
#define BASE_ADDRESS_PMP_SECURED_MASK			 0xBD002A00
#define PMP_SECURED_MASK_PMP_TIMERS_SEC_WR		 (BASE_ADDRESS_PMP_SECURED_MASK + 0x4)
#define PMP_SECURED_MASK_PMP_TIMERS_SEC_WR_PMP_TIMERS_SEC_WR_MSK (0x000FF)
#define PMP_SECURED_MASK_PMP_TIMERS_SEC_WR_PMP_TIMERS_SEC_WR_POS (0)
#define PMP_SECURED_MASK_PMP_TIMERS_SEC_RD		 (BASE_ADDRESS_PMP_SECURED_MASK + 0x8)
#define PMP_SECURED_MASK_PMP_TIMERS_SEC_RD_PMP_TIMERS_SEC_RD_MSK (0x000FF)
#define PMP_SECURED_MASK_PMP_TIMERS_SEC_RD_PMP_TIMERS_SEC_RD_POS (0)
#define PMP_SECURED_MASK_PMP_IO_LATCH_MCU_IO_LAT_SEC (BASE_ADDRESS_PMP_SECURED_MASK + 0xC)
#define PMP_SECURED_MASK_PMP_IO_LATCH_MCU_IO_LAT_SEC_PMP_IO_LATCH_MCU_IO_LAT_SEC_MSK (0x000FF)
#define PMP_SECURED_MASK_PMP_IO_LATCH_MCU_IO_LAT_SEC_PMP_IO_LATCH_MCU_IO_LAT_SEC_POS (0)
#define PMP_SECURED_MASK_PMP_IO_LATCH_SOC_IO_LAT_SEC (BASE_ADDRESS_PMP_SECURED_MASK + 0x10)
#define PMP_SECURED_MASK_PMP_IO_LATCH_SOC_IO_LAT_SEC_PMP_IO_LATCH_SOC_IO_LAT_SEC_MSK (0x000FF)
#define PMP_SECURED_MASK_PMP_IO_LATCH_SOC_IO_LAT_SEC_PMP_IO_LATCH_SOC_IO_LAT_SEC_POS (0)
#define PMP_SECURED_MASK_ATOMIC_COUNTER0_SEC	 (BASE_ADDRESS_PMP_SECURED_MASK + 0x14)
#define PMP_SECURED_MASK_ATOMIC_COUNTER0_SEC_ATOMIC_COUNTER0_SEC_MSK (0x000FF)
#define PMP_SECURED_MASK_ATOMIC_COUNTER0_SEC_ATOMIC_COUNTER0_SEC_POS (0)
#define PMP_SECURED_MASK_ATOMIC_COUNTER1_SEC	 (BASE_ADDRESS_PMP_SECURED_MASK + 0x18)
#define PMP_SECURED_MASK_ATOMIC_COUNTER1_SEC_ATOMIC_COUNTER1_SEC_MSK (0x000FF)
#define PMP_SECURED_MASK_ATOMIC_COUNTER1_SEC_ATOMIC_COUNTER1_SEC_POS (0)
#define PMP_SECURED_MASK_PMP_CLK_DPLL_SEC		 (BASE_ADDRESS_PMP_SECURED_MASK + 0x1C)
#define PMP_SECURED_MASK_PMP_CLK_DPLL_SEC_PMP_CLK_DPLL_SEC_MSK (0x000FF)
#define PMP_SECURED_MASK_PMP_CLK_DPLL_SEC_PMP_CLK_DPLL_SEC_POS (0)
#define PMP_SECURED_MASK_PMP_CLK_CFG_SEC		 (BASE_ADDRESS_PMP_SECURED_MASK + 0x20)
#define PMP_SECURED_MASK_PMP_CLK_CFG_SEC_PMP_CLK_CFG_SEC_MSK (0x000FF)
#define PMP_SECURED_MASK_PMP_CLK_CFG_SEC_PMP_CLK_CFG_SEC_POS (0)
#define PMP_SECURED_MASK_SCRATCH_PAD0_SEC		 (BASE_ADDRESS_PMP_SECURED_MASK + 0x24)
#define PMP_SECURED_MASK_SCRATCH_PAD0_SEC_SCRATCH_PAD0_SEC_MSK (0x000FF)
#define PMP_SECURED_MASK_SCRATCH_PAD0_SEC_SCRATCH_PAD0_SEC_POS (0)
#define PMP_SECURED_MASK_SCRATCH_PAD1_SEC		 (BASE_ADDRESS_PMP_SECURED_MASK + 0x28)
#define PMP_SECURED_MASK_SCRATCH_PAD1_SEC_SCRATCH_PAD1_SEC_MSK (0x000FF)
#define PMP_SECURED_MASK_SCRATCH_PAD1_SEC_SCRATCH_PAD1_SEC_POS (0)
#define PMP_SECURED_MASK_ISE_CLK_EN_SEC			 (BASE_ADDRESS_PMP_SECURED_MASK + 0x2C)
#define PMP_SECURED_MASK_ISE_CLK_EN_SEC_ISE_CLK_EN_SEC_MSK (0x000FF)
#define PMP_SECURED_MASK_ISE_CLK_EN_SEC_ISE_CLK_EN_SEC_POS (0)
#define PMP_SECURED_MASK_MSE_CLK_EN_SEC			 (BASE_ADDRESS_PMP_SECURED_MASK + 0x30)
#define PMP_SECURED_MASK_MSE_CLK_EN_SEC_MSE_CLK_EN_SEC_MSK (0x000FF)
#define PMP_SECURED_MASK_MSE_CLK_EN_SEC_MSE_CLK_EN_SEC_POS (0)
#define PMP_SECURED_MASK_XO_SPI_MASTER_SEC		 (BASE_ADDRESS_PMP_SECURED_MASK + 0x34)
#define PMP_SECURED_MASK_XO_SPI_MASTER_SEC_XO_SPI_MASTER_SEC_MSK (0x000FF)
#define PMP_SECURED_MASK_XO_SPI_MASTER_SEC_XO_SPI_MASTER_SEC_POS (0)
#define PMP_SECURED_MASK_ATOMIC_COUNTER_MAILBOX0_SEC (BASE_ADDRESS_PMP_SECURED_MASK + 0x38)
#define PMP_SECURED_MASK_ATOMIC_COUNTER_MAILBOX0_SEC_ATOMIC_COUNTER_MAILBOX0_SEC_MSK (0x000FF)
#define PMP_SECURED_MASK_ATOMIC_COUNTER_MAILBOX0_SEC_ATOMIC_COUNTER_MAILBOX0_SEC_POS (0)
#define PMP_SECURED_MASK_ATOMIC_COUNTER_MAILBOX1_SEC (BASE_ADDRESS_PMP_SECURED_MASK + 0x3c)
#define PMP_SECURED_MASK_ATOMIC_COUNTER_MAILBOX1_SEC_ATOMIC_COUNTER_MAILBOX1_SEC_MSK (0x000FF)
#define PMP_SECURED_MASK_ATOMIC_COUNTER_MAILBOX1_SEC_ATOMIC_COUNTER_MAILBOX1_SEC_POS (0)
#define PMP_SECURED_MASK_ATOMIC_COUNTER_MAILBOX2_SEC (BASE_ADDRESS_PMP_SECURED_MASK + 0x40)
#define PMP_SECURED_MASK_ATOMIC_COUNTER_MAILBOX2_SEC_ATOMIC_COUNTER_MAILBOX2_SEC_MSK (0x000FF)
#define PMP_SECURED_MASK_ATOMIC_COUNTER_MAILBOX2_SEC_ATOMIC_COUNTER_MAILBOX2_SEC_POS (0)
#define PMP_SECURED_MASK_ATOMIC_COUNTER_MAILBOX3_SEC (BASE_ADDRESS_PMP_SECURED_MASK + 0x44)
#define PMP_SECURED_MASK_ATOMIC_COUNTER_MAILBOX3_SEC_ATOMIC_COUNTER_MAILBOX3_SEC_MSK (0x000FF)
#define PMP_SECURED_MASK_ATOMIC_COUNTER_MAILBOX3_SEC_ATOMIC_COUNTER_MAILBOX3_SEC_POS (0)
#define PMP_SECURED_MASK_ATOMIC_COUNTER_MAILBOX4_SEC (BASE_ADDRESS_PMP_SECURED_MASK + 0x48)
#define PMP_SECURED_MASK_ATOMIC_COUNTER_MAILBOX4_SEC_ATOMIC_COUNTER_MAILBOX4_SEC_MSK (0x000FF)
#define PMP_SECURED_MASK_ATOMIC_COUNTER_MAILBOX4_SEC_ATOMIC_COUNTER_MAILBOX4_SEC_POS (0)
#define PMP_SECURED_MASK_ATOMIC_COUNTER_MAILBOX5_SEC (BASE_ADDRESS_PMP_SECURED_MASK + 0x4c)
#define PMP_SECURED_MASK_ATOMIC_COUNTER_MAILBOX5_SEC_ATOMIC_COUNTER_MAILBOX5_SEC_MSK (0x000FF)
#define PMP_SECURED_MASK_ATOMIC_COUNTER_MAILBOX5_SEC_ATOMIC_COUNTER_MAILBOX5_SEC_POS (0)
#define PMP_SECURED_MASK_ATOMIC_COUNTER_MAILBOX6_SEC (BASE_ADDRESS_PMP_SECURED_MASK + 0x50)
#define PMP_SECURED_MASK_ATOMIC_COUNTER_MAILBOX6_SEC_ATOMIC_COUNTER_MAILBOX6_SEC_MSK (0x000FF)
#define PMP_SECURED_MASK_ATOMIC_COUNTER_MAILBOX6_SEC_ATOMIC_COUNTER_MAILBOX6_SEC_POS (0)
#define PMP_SECURED_MASK_ATOMIC_COUNTER_MAILBOX7_SEC (BASE_ADDRESS_PMP_SECURED_MASK + 0x54)
#define PMP_SECURED_MASK_ATOMIC_COUNTER_MAILBOX7_SEC_ATOMIC_COUNTER_MAILBOX7_SEC_MSK (0x000FF)
#define PMP_SECURED_MASK_ATOMIC_COUNTER_MAILBOX7_SEC_ATOMIC_COUNTER_MAILBOX7_SEC_POS (0)
#define PMP_SECURED_MASK_ATOMIC_COUNTER_MAILBOX8_SEC (BASE_ADDRESS_PMP_SECURED_MASK + 0x58)
#define PMP_SECURED_MASK_ATOMIC_COUNTER_MAILBOX8_SEC_ATOMIC_COUNTER_MAILBOX8_SEC_MSK (0x000FF)
#define PMP_SECURED_MASK_ATOMIC_COUNTER_MAILBOX8_SEC_ATOMIC_COUNTER_MAILBOX8_SEC_POS (0)
#define PMP_SECURED_MASK_ATOMIC_COUNTER_MAILBOX9_SEC (BASE_ADDRESS_PMP_SECURED_MASK + 0x5c)
#define PMP_SECURED_MASK_ATOMIC_COUNTER_MAILBOX9_SEC_ATOMIC_COUNTER_MAILBOX9_SEC_MSK (0x000FF)
#define PMP_SECURED_MASK_ATOMIC_COUNTER_MAILBOX9_SEC_ATOMIC_COUNTER_MAILBOX9_SEC_POS (0)
#define PMP_SECURED_MASK_ATOMIC_COUNTER_MAILBOX10_SEC (BASE_ADDRESS_PMP_SECURED_MASK + 0x60)
#define PMP_SECURED_MASK_ATOMIC_COUNTER_MAILBOX10_SEC_ATOMIC_COUNTER_MAILBOX10_SEC_MSK (0x000FF)
#define PMP_SECURED_MASK_ATOMIC_COUNTER_MAILBOX10_SEC_ATOMIC_COUNTER_MAILBOX10_SEC_POS (0)
#define PMP_SECURED_MASK_ATOMIC_COUNTER_MAILBOX11_SEC (BASE_ADDRESS_PMP_SECURED_MASK + 0x64)
#define PMP_SECURED_MASK_ATOMIC_COUNTER_MAILBOX11_SEC_ATOMIC_COUNTER_MAILBOX11_SEC_MSK (0x000FF)
#define PMP_SECURED_MASK_ATOMIC_COUNTER_MAILBOX11_SEC_ATOMIC_COUNTER_MAILBOX11_SEC_POS (0)
#define PMP_SECURED_MASK_ATOMIC_COUNTER_MAILBOX12_SEC (BASE_ADDRESS_PMP_SECURED_MASK + 0x68)
#define PMP_SECURED_MASK_ATOMIC_COUNTER_MAILBOX12_SEC_ATOMIC_COUNTER_MAILBOX12_SEC_MSK (0x000FF)
#define PMP_SECURED_MASK_ATOMIC_COUNTER_MAILBOX12_SEC_ATOMIC_COUNTER_MAILBOX12_SEC_POS (0)
#define PMP_SECURED_MASK_ATOMIC_COUNTER_MAILBOX13_SEC (BASE_ADDRESS_PMP_SECURED_MASK + 0x6c)
#define PMP_SECURED_MASK_ATOMIC_COUNTER_MAILBOX13_SEC_ATOMIC_COUNTER_MAILBOX13_SEC_MSK (0x000FF)
#define PMP_SECURED_MASK_ATOMIC_COUNTER_MAILBOX13_SEC_ATOMIC_COUNTER_MAILBOX13_SEC_POS (0)
#define PMP_SECURED_MASK_ATOMIC_COUNTER_MAILBOX14_SEC (BASE_ADDRESS_PMP_SECURED_MASK + 0x70)
#define PMP_SECURED_MASK_ATOMIC_COUNTER_MAILBOX14_SEC_ATOMIC_COUNTER_MAILBOX14_SEC_MSK (0x000FF)
#define PMP_SECURED_MASK_ATOMIC_COUNTER_MAILBOX14_SEC_ATOMIC_COUNTER_MAILBOX14_SEC_POS (0)
#define PMP_SECURED_MASK_ATOMIC_COUNTER_MAILBOX15_SEC (BASE_ADDRESS_PMP_SECURED_MASK + 0x74)
#define PMP_SECURED_MASK_ATOMIC_COUNTER_MAILBOX15_SEC_ATOMIC_COUNTER_MAILBOX15_SEC_MSK (0x000FF)
#define PMP_SECURED_MASK_ATOMIC_COUNTER_MAILBOX15_SEC_ATOMIC_COUNTER_MAILBOX15_SEC_POS (0)
#define PMP_SECURED_MASK_SERIAL_FLASH_CTRL_GENERAL_SEC (BASE_ADDRESS_PMP_SECURED_MASK + 0x78)
#define PMP_SECURED_MASK_SERIAL_FLASH_CTRL_GENERAL_SEC_SERIAL_FLASH_CTRL_GENERAL_SEC_MSK (0x000FF)
#define PMP_SECURED_MASK_SERIAL_FLASH_CTRL_GENERAL_SEC_SERIAL_FLASH_CTRL_GENERAL_SEC_POS (0)
#define PMP_SECURED_MASK_SERIAL_FLASH_CTRL_CS0_SEC (BASE_ADDRESS_PMP_SECURED_MASK + 0x7c)
#define PMP_SECURED_MASK_SERIAL_FLASH_CTRL_CS0_SEC_SERIAL_FLASH_CTRL_CS0_SEC_MSK (0x000FF)
#define PMP_SECURED_MASK_SERIAL_FLASH_CTRL_CS0_SEC_SERIAL_FLASH_CTRL_CS0_SEC_POS (0)
#define PMP_SECURED_MASK_SERIAL_FLASH_CTRL_CS1_SEC (BASE_ADDRESS_PMP_SECURED_MASK + 0x80)
#define PMP_SECURED_MASK_SERIAL_FLASH_CTRL_CS1_SEC_SERIAL_FLASH_CTRL_CS1_SEC_MSK (0x000FF)
#define PMP_SECURED_MASK_SERIAL_FLASH_CTRL_CS1_SEC_SERIAL_FLASH_CTRL_CS1_SEC_POS (0)
#define PMP_SECURED_MASK_SERIAL_FLASH_CTRL_QOS_SEC (BASE_ADDRESS_PMP_SECURED_MASK + 0x84)
#define PMP_SECURED_MASK_SERIAL_FLASH_CTRL_QOS_SEC_SERIAL_FLASH_CTRL_QOS_SEC_MSK (0x000FF)
#define PMP_SECURED_MASK_SERIAL_FLASH_CTRL_QOS_SEC_SERIAL_FLASH_CTRL_QOS_SEC_POS (0)
#define PMP_SECURED_MASK_SERIAL_FLASH_CTRL_PERFORMANCE_COUNTER_SEC (BASE_ADDRESS_PMP_SECURED_MASK + 0xA0)
#define PMP_SECURED_MASK_SERIAL_FLASH_CTRL_PERFORMANCE_COUNTER_SEC_SERIAL_FLASH_CTRL_PERFORMANCE_COUNTER_SEC_MSK (0x000FF)
#define PMP_SECURED_MASK_SERIAL_FLASH_CTRL_PERFORMANCE_COUNTER_SEC_SERIAL_FLASH_CTRL_PERFORMANCE_COUNTER_SEC_POS (0)
#define PMP_SECURED_MASK_SERIAL_FLASH_CTRL_MANUAL_CS_SEL_SEC (BASE_ADDRESS_PMP_SECURED_MASK + 0xA8)
#define PMP_SECURED_MASK_SERIAL_FLASH_CTRL_MANUAL_CS_SEL_SEC_SERIAL_FLASH_CTRL_MANUAL_CS_SEL_SEC_MSK (0x000FF)
#define PMP_SECURED_MASK_SERIAL_FLASH_CTRL_MANUAL_CS_SEL_SEC_SERIAL_FLASH_CTRL_MANUAL_CS_SEL_SEC_POS (0)
#define PMP_SECURED_MASK_SERIAL_FLASH_CTRL_MANUAL_CMD_SEC (BASE_ADDRESS_PMP_SECURED_MASK + 0xAC)
#define PMP_SECURED_MASK_SERIAL_FLASH_CTRL_MANUAL_CMD_SEC_SERIAL_FLASH_CTRL_MANUAL_CMD_SEC_MSK (0x000FF)
#define PMP_SECURED_MASK_SERIAL_FLASH_CTRL_MANUAL_CMD_SEC_SERIAL_FLASH_CTRL_MANUAL_CMD_SEC_POS (0)
#define PMP_SECURED_MASK_SERIAL_FLASH_CTRL_MANUAL_CMD_16_SEC (BASE_ADDRESS_PMP_SECURED_MASK + 0xB0)
#define PMP_SECURED_MASK_SERIAL_FLASH_CTRL_MANUAL_CMD_16_SEC_SERIAL_FLASH_CTRL_MANUAL_CMD_16_SEC_MSK (0x000FF)
#define PMP_SECURED_MASK_SERIAL_FLASH_CTRL_MANUAL_CMD_16_SEC_SERIAL_FLASH_CTRL_MANUAL_CMD_16_SEC_POS (0)
#define PMP_SECURED_MASK_SERIAL_FLASH_CTRL_MANUAL_CMD_ADDR_SEC (BASE_ADDRESS_PMP_SECURED_MASK + 0xB4)
#define PMP_SECURED_MASK_SERIAL_FLASH_CTRL_MANUAL_CMD_ADDR_SEC_SERIAL_FLASH_CTRL_MANUAL_CMD_ADDR_SEC_MSK (0x000FF)
#define PMP_SECURED_MASK_SERIAL_FLASH_CTRL_MANUAL_CMD_ADDR_SEC_SERIAL_FLASH_CTRL_MANUAL_CMD_ADDR_SEC_POS (0)
#define PMP_SECURED_MASK_SERIAL_FLASH_CTRL_MANUAL_CMD_DATA_SEC (BASE_ADDRESS_PMP_SECURED_MASK + 0xB8)
#define PMP_SECURED_MASK_SERIAL_FLASH_CTRL_MANUAL_CMD_DATA_SEC_SERIAL_FLASH_CTRL_MANUAL_CMD_DATA_SEC_MSK (0x000FF)
#define PMP_SECURED_MASK_SERIAL_FLASH_CTRL_MANUAL_CMD_DATA_SEC_SERIAL_FLASH_CTRL_MANUAL_CMD_DATA_SEC_POS (0)
#define PMP_SECURED_MASK_SERIAL_FLASH_CTRL_MANUAL_CMD_RESULT0_SEC (BASE_ADDRESS_PMP_SECURED_MASK + 0xBC)
#define PMP_SECURED_MASK_SERIAL_FLASH_CTRL_MANUAL_CMD_RESULT0_SEC_SERIAL_FLASH_CTRL_MANUAL_CMD_RESULT0_SEC_MSK (0x000FF)
#define PMP_SECURED_MASK_SERIAL_FLASH_CTRL_MANUAL_CMD_RESULT0_SEC_SERIAL_FLASH_CTRL_MANUAL_CMD_RESULT0_SEC_POS (0)
#define PMP_SECURED_MASK_SERIAL_FLASH_CTRL_MANUAL_CMD_RESULT1_SEC (BASE_ADDRESS_PMP_SECURED_MASK + 0xC0)
#define PMP_SECURED_MASK_SERIAL_FLASH_CTRL_MANUAL_CMD_RESULT1_SEC_SERIAL_FLASH_CTRL_MANUAL_CMD_RESULT1_SEC_MSK (0x000FF)
#define PMP_SECURED_MASK_SERIAL_FLASH_CTRL_MANUAL_CMD_RESULT1_SEC_SERIAL_FLASH_CTRL_MANUAL_CMD_RESULT1_SEC_POS (0)
#define PMP_SECURED_MASK_SERIAL_FLASH_CTRL_MANUAL_INT_DATA_VALUE_SEC (BASE_ADDRESS_PMP_SECURED_MASK + 0xC4)
#define PMP_SECURED_MASK_SERIAL_FLASH_CTRL_MANUAL_INT_DATA_VALUE_SEC_SERIAL_FLASH_CTRL_MANUAL_INT_DATA_VALUE_SEC_MSK (0x000FF)
#define PMP_SECURED_MASK_SERIAL_FLASH_CTRL_MANUAL_INT_DATA_VALUE_SEC_SERIAL_FLASH_CTRL_MANUAL_INT_DATA_VALUE_SEC_POS (0)
#define PMP_SECURED_MASK_SERIAL_FLASH_CTRL_MANUAL_INT_DATA_MASK_SEC (BASE_ADDRESS_PMP_SECURED_MASK + 0xC8)
#define PMP_SECURED_MASK_SERIAL_FLASH_CTRL_MANUAL_INT_DATA_MASK_SEC_SERIAL_FLASH_CTRL_MANUAL_INT_DATA_MASK_SEC_MSK (0x000FF)
#define PMP_SECURED_MASK_SERIAL_FLASH_CTRL_MANUAL_INT_DATA_MASK_SEC_SERIAL_FLASH_CTRL_MANUAL_INT_DATA_MASK_SEC_POS (0)
#define PMP_SECURED_MASK_SERIAL_FLASH_CTRL_MANUAL_XIP_PAT_SEC (BASE_ADDRESS_PMP_SECURED_MASK + 0xCC)
#define PMP_SECURED_MASK_SERIAL_FLASH_CTRL_MANUAL_XIP_PAT_SEC_SERIAL_FLASH_CTRL_MANUAL_XIP_PAT_SEC_MSK (0x000FF)
#define PMP_SECURED_MASK_SERIAL_FLASH_CTRL_MANUAL_XIP_PAT_SEC_SERIAL_FLASH_CTRL_MANUAL_XIP_PAT_SEC_POS (0)
#define PMP_SECURED_MASK_SERIAL_FLASH_CTRL_MANUAL_INTERRUPT_MASK_SEC (BASE_ADDRESS_PMP_SECURED_MASK + 0xD0)
#define PMP_SECURED_MASK_SERIAL_FLASH_CTRL_MANUAL_INTERRUPT_MASK_SEC_SERIAL_FLASH_CTRL_MANUAL_INTERRUPT_MASK_SEC_MSK (0x000FF)
#define PMP_SECURED_MASK_SERIAL_FLASH_CTRL_MANUAL_INTERRUPT_MASK_SEC_SERIAL_FLASH_CTRL_MANUAL_INTERRUPT_MASK_SEC_POS (0)
#define PMP_SECURED_MASK_SERIAL_FLASH_CTRL_MANUAL_HALT_SEC (BASE_ADDRESS_PMP_SECURED_MASK + 0xD4)
#define PMP_SECURED_MASK_SERIAL_FLASH_CTRL_MANUAL_HALT_SEC_SERIAL_FLASH_CTRL_MANUAL_HALT_SEC_MSK (0x000FF)
#define PMP_SECURED_MASK_SERIAL_FLASH_CTRL_MANUAL_HALT_SEC_SERIAL_FLASH_CTRL_MANUAL_HALT_SEC_POS (0)
#define PMP_SECURED_MASK_SERIAL_FLASH_CTRL_MANUAL_DUMMY_PATTERN_SEC (BASE_ADDRESS_PMP_SECURED_MASK + 0xD8)
#define PMP_SECURED_MASK_SERIAL_FLASH_CTRL_MANUAL_DUMMY_PATTERN_SEC_SERIAL_FLASH_CTRL_MANUAL_DUMMY_PATTERN_SEC_MSK (0x000FF)
#define PMP_SECURED_MASK_SERIAL_FLASH_CTRL_MANUAL_DUMMY_PATTERN_SEC_SERIAL_FLASH_CTRL_MANUAL_DUMMY_PATTERN_SEC_POS (0)
#define PMP_SECURED_MASK_SERIAL_FLASH_CTRL_MANUAL_STATUS_SEC (BASE_ADDRESS_PMP_SECURED_MASK + 0xDC)
#define PMP_SECURED_MASK_SERIAL_FLASH_CTRL_MANUAL_STATUS_SEC_SERIAL_FLASH_CTRL_MANUAL_STATUS_SEC_MSK (0x000FF)
#define PMP_SECURED_MASK_SERIAL_FLASH_CTRL_MANUAL_STATUS_SEC_SERIAL_FLASH_CTRL_MANUAL_STATUS_SEC_POS (0)
#define PMP_SECURED_MASK_SERIAL_FLASH_CTRL_MANUAL_STATUS_RC_SEC (BASE_ADDRESS_PMP_SECURED_MASK + 0xE0)
#define PMP_SECURED_MASK_SERIAL_FLASH_CTRL_MANUAL_STATUS_RC_SEC_SERIAL_FLASH_CTRL_MANUAL_STATUS_RC_SEC_MSK (0x000FF)
#define PMP_SECURED_MASK_SERIAL_FLASH_CTRL_MANUAL_STATUS_RC_SEC_SERIAL_FLASH_CTRL_MANUAL_STATUS_RC_SEC_POS (0)
#define PMP_SECURED_MASK_SERIAL_FLASH_CTRL_MANUAL_ERR_STATUS_SEC (BASE_ADDRESS_PMP_SECURED_MASK + 0xE4)
#define PMP_SECURED_MASK_SERIAL_FLASH_CTRL_MANUAL_ERR_STATUS_SEC_SERIAL_FLASH_CTRL_MANUAL_ERR_STATUS_SEC_MSK (0x000FF)
#define PMP_SECURED_MASK_SERIAL_FLASH_CTRL_MANUAL_ERR_STATUS_SEC_SERIAL_FLASH_CTRL_MANUAL_ERR_STATUS_SEC_POS (0)
#define PMP_SECURED_MASK_SERIAL_FLASH_CTRL_MANUAL_ERR_STATUS_RC_SEC (BASE_ADDRESS_PMP_SECURED_MASK + 0xE8)
#define PMP_SECURED_MASK_SERIAL_FLASH_CTRL_MANUAL_ERR_STATUS_RC_SEC_SERIAL_FLASH_CTRL_MANUAL_ERR_STATUS_RC_SEC_MSK (0x000FF)
#define PMP_SECURED_MASK_SERIAL_FLASH_CTRL_MANUAL_ERR_STATUS_RC_SEC_SERIAL_FLASH_CTRL_MANUAL_ERR_STATUS_RC_SEC_POS (0)
#define PMP_SECURED_MASK_SERIAL_FLASH_CTRL_MANUAL_CUSTOM_OPCODE_EN_SEC (BASE_ADDRESS_PMP_SECURED_MASK + 0xEC)
#define PMP_SECURED_MASK_SERIAL_FLASH_CTRL_MANUAL_CUSTOM_OPCODE_EN_SEC_SERIAL_FLASH_CTRL_MANUAL_CUSTOM_OPCODE_EN_SEC_MSK (0x000FF)
#define PMP_SECURED_MASK_SERIAL_FLASH_CTRL_MANUAL_CUSTOM_OPCODE_EN_SEC_SERIAL_FLASH_CTRL_MANUAL_CUSTOM_OPCODE_EN_SEC_POS (0)
#define PMP_SECURED_MASK_SERIAL_FLASH_CTRL_MANUAL_CUSTOM_OPCODE_SEC (BASE_ADDRESS_PMP_SECURED_MASK + 0xF0)
#define PMP_SECURED_MASK_SERIAL_FLASH_CTRL_MANUAL_CUSTOM_OPCODE_SEC_SERIAL_FLASH_CTRL_MANUAL_CUSTOM_OPCODE_SEC_MSK (0x000FF)
#define PMP_SECURED_MASK_SERIAL_FLASH_CTRL_MANUAL_CUSTOM_OPCODE_SEC_SERIAL_FLASH_CTRL_MANUAL_CUSTOM_OPCODE_SEC_POS (0)
#define PMP_SECURED_MASK_PMP_RST_SEC			 (BASE_ADDRESS_PMP_SECURED_MASK + 0xF4)
#define PMP_SECURED_MASK_PMP_RST_SEC_PMP_RST_SEC_MSK (0x000FF)
#define PMP_SECURED_MASK_PMP_RST_SEC_PMP_RST_SEC_POS (0)
#define PMP_SECURED_MASK_ISE_RST_SEC			 (BASE_ADDRESS_PMP_SECURED_MASK + 0xF8)
#define PMP_SECURED_MASK_ISE_RST_SEC_ISE_RST_SEC_MSK (0x000FF)
#define PMP_SECURED_MASK_ISE_RST_SEC_ISE_RST_SEC_POS (0)
#define PMP_SECURED_MASK_MSE_RST_SEC			 (BASE_ADDRESS_PMP_SECURED_MASK + 0xFC)
#define PMP_SECURED_MASK_MSE_RST_SEC_MSE_RST_SEC_MSK (0x000FF)
#define PMP_SECURED_MASK_MSE_RST_SEC_MSE_RST_SEC_POS (0)
#define PMP_SECURED_MASK_OTP_BIST_SEC			 (BASE_ADDRESS_PMP_SECURED_MASK + 0x100)
#define PMP_SECURED_MASK_OTP_BIST_SEC_OTP_BIST_SEC_MSK (0x000FF)
#define PMP_SECURED_MASK_OTP_BIST_SEC_OTP_BIST_SEC_POS (0)
#define PMP_SECURED_MASK_OTP_TIMING_SEC			 (BASE_ADDRESS_PMP_SECURED_MASK + 0x104)
#define PMP_SECURED_MASK_OTP_TIMING_SEC_OTP_TIMING_SEC_MSK (0x000FF)
#define PMP_SECURED_MASK_OTP_TIMING_SEC_OTP_TIMING_SEC_POS (0)
#define PMP_SECURED_MASK_PMP_CLK_CTRL_SEC		 (BASE_ADDRESS_PMP_SECURED_MASK + 0x108)
#define PMP_SECURED_MASK_PMP_CLK_CTRL_SEC_PMP_CLK_CTRL_SEC_MSK (0x000FF)
#define PMP_SECURED_MASK_PMP_CLK_CTRL_SEC_PMP_CLK_CTRL_SEC_POS (0)
#define PMP_SECURED_MASK_ISE_CLK_CFG_SEC		 (BASE_ADDRESS_PMP_SECURED_MASK + 0x10C)
#define PMP_SECURED_MASK_ISE_CLK_CFG_SEC_ISE_CLK_CFG_SEC_MSK (0x000FF)
#define PMP_SECURED_MASK_ISE_CLK_CFG_SEC_ISE_CLK_CFG_SEC_POS (0)
#define PMP_SECURED_MASK_MSE_CLK_CFG_SEC		 (BASE_ADDRESS_PMP_SECURED_MASK + 0x110)
#define PMP_SECURED_MASK_MSE_CLK_CFG_SEC_MSE_CLK_CFG_SEC_MSK (0x000FF)
#define PMP_SECURED_MASK_MSE_CLK_CFG_SEC_MSE_CLK_CFG_SEC_POS (0)
#define PMP_SECURED_MASK_PMP_MEM_SEC			 (BASE_ADDRESS_PMP_SECURED_MASK + 0x114)
#define PMP_SECURED_MASK_PMP_MEM_SEC_PMP_MEM_SEC_MSK (0x000FF)
#define PMP_SECURED_MASK_PMP_MEM_SEC_PMP_MEM_SEC_POS (0)
#define PMP_SECURED_MASK_PMP_BIST_SEC			 (BASE_ADDRESS_PMP_SECURED_MASK + 0x118)
#define PMP_SECURED_MASK_PMP_BIST_SEC_PMP_BIST_SEC_MSK (0x000FF)
#define PMP_SECURED_MASK_PMP_BIST_SEC_PMP_BIST_SEC_POS (0)
#define PMP_SECURED_MASK_SHA_SEC				 (BASE_ADDRESS_PMP_SECURED_MASK + 0x11C)
#define PMP_SECURED_MASK_SHA_SEC_SHA_SEC_MSK	 (0x000FF)
#define PMP_SECURED_MASK_SHA_SEC_SHA_SEC_POS	 (0)
#define PMP_SECURED_MASK_PMP_IO_PAR_SEC			 (BASE_ADDRESS_PMP_SECURED_MASK + 0x120)
#define PMP_SECURED_MASK_PMP_IO_PAR_SEC_PMP_IO_PAR_SEC_MSK (0x000FF)
#define PMP_SECURED_MASK_PMP_IO_PAR_SEC_PMP_IO_PAR_SEC_POS (0)
#define PMP_SECURED_MASK_PMP_SECURED_SEC		 (BASE_ADDRESS_PMP_SECURED_MASK + 0x124)
#define PMP_SECURED_MASK_PMP_SECURED_SEC_PMP_SECURED_SEC_MSK (0x000FF)
#define PMP_SECURED_MASK_PMP_SECURED_SEC_PMP_SECURED_SEC_POS (0)
#define PMP_SECURED_MASK_PMP_SECURED_MASK_SEC	 (BASE_ADDRESS_PMP_SECURED_MASK + 0x128)
#define PMP_SECURED_MASK_PMP_SECURED_MASK_SEC_PMP_SECURED_MASK_SEC_MSK (0x000FF)
#define PMP_SECURED_MASK_PMP_SECURED_MASK_SEC_PMP_SECURED_MASK_SEC_POS (0)
#define PMP_SECURED_MASK_SERIAL_FLASH_CTRL_SEC	 (BASE_ADDRESS_PMP_SECURED_MASK + 0x12c)
#define PMP_SECURED_MASK_SERIAL_FLASH_CTRL_SEC_SERIAL_FLASH_CTRL_SEC_MSK (0x000FF)
#define PMP_SECURED_MASK_SERIAL_FLASH_CTRL_SEC_SERIAL_FLASH_CTRL_SEC_POS (0)
#define PMP_SECURED_MASK_MAILBOX_SC_MASKS_SEC	 (BASE_ADDRESS_PMP_SECURED_MASK + 0x130)
#define PMP_SECURED_MASK_MAILBOX_SC_MASKS_SEC_MAILBOX_SC_MASKS_SEC_MSK (0x000FF)
#define PMP_SECURED_MASK_MAILBOX_SC_MASKS_SEC_MAILBOX_SC_MASKS_SEC_POS (0)
#define PMP_SECURED_MASK_PMP_SLEEP_TIMERS_SEC_WR (BASE_ADDRESS_PMP_SECURED_MASK + 0x134)
#define PMP_SECURED_MASK_PMP_SLEEP_TIMERS_SEC_WR_PMP_SLEEP_TIMERS_SEC_WR_MSK (0x000FF)
#define PMP_SECURED_MASK_PMP_SLEEP_TIMERS_SEC_WR_PMP_SLEEP_TIMERS_SEC_WR_POS (0)
#define PMP_SECURED_MASK_PMP_SLEEP_TIMERS_SEC_RD (BASE_ADDRESS_PMP_SECURED_MASK + 0x138)
#define PMP_SECURED_MASK_PMP_SLEEP_TIMERS_SEC_RD_PMP_SLEEP_TIMERS_SEC_RD_MSK (0x000FF)
#define PMP_SECURED_MASK_PMP_SLEEP_TIMERS_SEC_RD_PMP_SLEEP_TIMERS_SEC_RD_POS (0)
#define PMP_SECURED_MASK_PMP_SHADOW_32K_TIMER_SEC (BASE_ADDRESS_PMP_SECURED_MASK + 0x13C)
#define PMP_SECURED_MASK_PMP_SHADOW_32K_TIMER_SEC_PMP_SHADOW_32K_TIMER_SEC_MSK (0x000FF)
#define PMP_SECURED_MASK_PMP_SHADOW_32K_TIMER_SEC_PMP_SHADOW_32K_TIMER_SEC_POS (0)
#define BASE_ADDRESS_PMP_SECURED_REGS			 0xBD002C00
#define PMP_SECURED_REGS_PMPA_EN				 (BASE_ADDRESS_PMP_SECURED_REGS + 0x0)
#define PMP_SECURED_REGS_PMPA_EN_PMPA_EN_MSK	 (0x00001)
#define PMP_SECURED_REGS_PMPA_EN_PMPA_EN_POS	 (0)
#define PMP_SECURED_REGS_PMPS_EN				 (BASE_ADDRESS_PMP_SECURED_REGS + 0x4)
#define PMP_SECURED_REGS_PMPS_EN_PMPS_EN_MSK	 (0x00001)
#define PMP_SECURED_REGS_PMPS_EN_PMPS_EN_POS	 (0)
#define PMP_SECURED_REGS_GPM_DEBUG				 (BASE_ADDRESS_PMP_SECURED_REGS + 0xC)
#define PMP_SECURED_REGS_GPM_DEBUG_ASSET_EN_MSK	 (0x00001)
#define PMP_SECURED_REGS_GPM_DEBUG_ASSET_EN_POS	 (0)
#define PMP_SECURED_REGS_GPM_DEBUG_MCU_ENABLE_MSK (0x00002)
#define PMP_SECURED_REGS_GPM_DEBUG_MCU_ENABLE_POS (1)
#define PMP_SECURED_REGS_GPM_DEBUG_MCU_SIC_ENABLE_MSK (0x00004)
#define PMP_SECURED_REGS_GPM_DEBUG_MCU_SIC_ENABLE_POS (2)
#define PMP_SECURED_REGS_GPM_DEBUG_ISE_ENABLE_MSK (0x00008)
#define PMP_SECURED_REGS_GPM_DEBUG_ISE_ENABLE_POS (3)
#define PMP_SECURED_REGS_GPM_DEBUG_ISE_SC_ENABLE_MSK (0x00010)
#define PMP_SECURED_REGS_GPM_DEBUG_ISE_SC_ENABLE_POS (4)
#define PMP_SECURED_REGS_GPM_DEBUG_MSE_ENABLE_MSK (0x00020)
#define PMP_SECURED_REGS_GPM_DEBUG_MSE_ENABLE_POS (5)
#define PMP_SECURED_REGS_GPM_DEBUG_MSE_SC_ENABLE_MSK (0x00040)
#define PMP_SECURED_REGS_GPM_DEBUG_MSE_SC_ENABLE_POS (6)
#define PMP_SECURED_REGS_GPM_DEBUG_MSE_MCU_MASTER_MSK (0x00080)
#define PMP_SECURED_REGS_GPM_DEBUG_MSE_MCU_MASTER_POS (7)
#define PMP_SECURED_REGS_GPM_DEBUG_SECURITY_ENABLE_MSK (0x00100)
#define PMP_SECURED_REGS_GPM_DEBUG_SECURITY_ENABLE_POS (8)
#define BASE_ADDRESS_PMP_ISE_REGS				 0xBD002C40
#define PMP_ISE_REGS_ISE_ERR_STAT				 (BASE_ADDRESS_PMP_ISE_REGS + 0x0)
#define PMP_ISE_REGS_ISE_ERR_STAT_ISE_ERR_STAT_MSK (0x0007F)
#define PMP_ISE_REGS_ISE_ERR_STAT_ISE_ERR_STAT_POS (0)
#define PMP_ISE_REGS_ISE_ERR_CLR				 (BASE_ADDRESS_PMP_ISE_REGS + 0x4)
#define PMP_ISE_REGS_ISE_ERR_CLR_ISE_ERR_CLR_MSK (0x0007F)
#define PMP_ISE_REGS_ISE_ERR_CLR_ISE_ERR_CLR_POS (0)
#define PMP_ISE_REGS_ISE_ERR_MASK				 (BASE_ADDRESS_PMP_ISE_REGS + 0x8)
#define PMP_ISE_REGS_ISE_ERR_MASK_ISE_ERR_MASK_MSK (0x0007F)
#define PMP_ISE_REGS_ISE_ERR_MASK_ISE_ERR_MASK_POS (0)
#define PMP_ISE_REGS_ISE_GPIO_OUT				 (BASE_ADDRESS_PMP_ISE_REGS + 0x10)
#define PMP_ISE_REGS_ISE_GPIO_OUT_ISE_GPIO_OUT_MSK (0xFFFFFFFF)
#define PMP_ISE_REGS_ISE_GPIO_OUT_ISE_GPIO_OUT_POS (0)
#define PMP_ISE_REGS_ISE_GPIO_IN				 (BASE_ADDRESS_PMP_ISE_REGS + 0x14)
#define PMP_ISE_REGS_ISE_GPIO_IN_ISE_GPIO_IN_MSK (0xFFFFFFFF)
#define PMP_ISE_REGS_ISE_GPIO_IN_ISE_GPIO_IN_POS (0)
#define PMP_ISE_REGS_ISE_GPIO_MASK				 (BASE_ADDRESS_PMP_ISE_REGS + 0x18)
#define PMP_ISE_REGS_ISE_GPIO_MASK_ISE_GPIO_MASK_MSK (0xFFFFFFFF)
#define PMP_ISE_REGS_ISE_GPIO_MASK_ISE_GPIO_MASK_POS (0)
#define PMP_ISE_REGS_ISE_SLEEP_OUT				 (BASE_ADDRESS_PMP_ISE_REGS + 0x20)
#define PMP_ISE_REGS_ISE_SLEEP_OUT_ISE_SLEEP_OUT_MSK (0x0003F)
#define PMP_ISE_REGS_ISE_SLEEP_OUT_ISE_SLEEP_OUT_POS (0)
#define PMP_ISE_REGS_ISE_SLEEP_IN				 (BASE_ADDRESS_PMP_ISE_REGS + 0x24)
#define PMP_ISE_REGS_ISE_SLEEP_IN_ISE_SLEEP_IN_MSK (0x0000F)
#define PMP_ISE_REGS_ISE_SLEEP_IN_ISE_SLEEP_IN_POS (0)
#define PMP_ISE_REGS_ISE_SLEEP_MASK				 (BASE_ADDRESS_PMP_ISE_REGS + 0x28)
#define PMP_ISE_REGS_ISE_SLEEP_MASK_ISE_SLEEP_MASK_MSK (0x000FF)
#define PMP_ISE_REGS_ISE_SLEEP_MASK_ISE_SLEEP_MASK_POS (0)
#define BASE_ADDRESS_ISE_REGS					 0xBD002E00
#define ISE_REGS_SEMC_CTRL						 (BASE_ADDRESS_ISE_REGS + 0x0)
#define ISE_REGS_SEMC_CTRL_FAIL_CTRL_IN_MSK		 (0x00001)
#define ISE_REGS_SEMC_CTRL_FAIL_CTRL_IN_POS		 (0)
#define ISE_REGS_SEMC_VALID						 (BASE_ADDRESS_ISE_REGS + 0x4)
#define ISE_REGS_SEMC_VALID_SEMC_ID_VALID_MSK	 (0x00002)
#define ISE_REGS_SEMC_VALID_SEMC_ID_VALID_POS	 (1)
#define ISE_REGS_SEMC_VALID_SEMC_SW_ID_VALID_MSK (0x00001)
#define ISE_REGS_SEMC_VALID_SEMC_SW_ID_VALID_POS (0)
#define ISE_REGS_ID_KPF0						 (BASE_ADDRESS_ISE_REGS + 0x8)
#define ISE_REGS_ID_KPF0_ID_KPF0_MSK			 (0xFFFFFFFF)
#define ISE_REGS_ID_KPF0_ID_KPF0_POS			 (0)
#define ISE_REGS_ID_KPF1						 (BASE_ADDRESS_ISE_REGS + 0xC)
#define ISE_REGS_ID_KPF1_ID_KPF1_MSK			 (0xFFFFFFFF)
#define ISE_REGS_ID_KPF1_ID_KPF1_POS			 (0)
#define ISE_REGS_ID_KPF2						 (BASE_ADDRESS_ISE_REGS + 0x10)
#define ISE_REGS_ID_KPF2_ID_KPF2_MSK			 (0xFFFFFFFF)
#define ISE_REGS_ID_KPF2_ID_KPF2_POS			 (0)
#define ISE_REGS_ID_KPF3						 (BASE_ADDRESS_ISE_REGS + 0x14)
#define ISE_REGS_ID_KPF3_ID_KPF3_MSK			 (0xFFFFFFFF)
#define ISE_REGS_ID_KPF3_ID_KPF3_POS			 (0)
#define ISE_REGS_ID_DUK0						 (BASE_ADDRESS_ISE_REGS + 0x18)
#define ISE_REGS_ID_DUK0_ID_DUK0_MSK			 (0xFFFFFFFF)
#define ISE_REGS_ID_DUK0_ID_DUK0_POS			 (0)
#define ISE_REGS_ID_DUK1						 (BASE_ADDRESS_ISE_REGS + 0x1C)
#define ISE_REGS_ID_DUK1_ID_DUK1_MSK			 (0xFFFFFFFF)
#define ISE_REGS_ID_DUK1_ID_DUK1_POS			 (0)
#define ISE_REGS_ID_DUK2						 (BASE_ADDRESS_ISE_REGS + 0x20)
#define ISE_REGS_ID_DUK2_ID_DUK2_MSK			 (0xFFFFFFFF)
#define ISE_REGS_ID_DUK2_ID_DUK2_POS			 (0)
#define ISE_REGS_ID_DUK3						 (BASE_ADDRESS_ISE_REGS + 0x24)
#define ISE_REGS_ID_DUK3_ID_DUK3_MSK			 (0xFFFFFFFF)
#define ISE_REGS_ID_DUK3_ID_DUK3_POS			 (0)
#define ISE_REGS_ID_DEVNUM						 (BASE_ADDRESS_ISE_REGS + 0x28)
#define ISE_REGS_ID_DEVNUM_ID_DEVNUM_MSK		 (0xFFFFFFFF)
#define ISE_REGS_ID_DEVNUM_ID_DEVNUM_POS		 (0)
#define ISE_REGS_TRNG_TEST_MODE					 (BASE_ADDRESS_ISE_REGS + 0x2C)
#define ISE_REGS_TRNG_TEST_MODE_TRNG_TEST_MODE_MSK (0x00003)
#define ISE_REGS_TRNG_TEST_MODE_TRNG_TEST_MODE_POS (0)
#define BASE_ADDRESS_PMP_INT_CTRL_P				 0xBD003000
#define PMP_INT_CTRL_P_IMR_SET					 (BASE_ADDRESS_PMP_INT_CTRL_P + 0x0000)
#define PMP_INT_CTRL_P_IMR_SET_IMR_SET_MSK		 (0xFFFFFFFF)
#define PMP_INT_CTRL_P_IMR_SET_IMR_SET_POS		 (0)
#define PMP_INT_CTRL_P_IMR_CLR					 (BASE_ADDRESS_PMP_INT_CTRL_P + 0x0004)
#define PMP_INT_CTRL_P_IMR_CLR_IMR_CLR_MSK		 (0xFFFFFFFF)
#define PMP_INT_CTRL_P_IMR_CLR_IMR_CLR_POS		 (0)
#define PMP_INT_CTRL_P_IMR						 (BASE_ADDRESS_PMP_INT_CTRL_P + 0x0008)
#define PMP_INT_CTRL_P_IMR_IMR_MSK				 (0xFFFFFFFF)
#define PMP_INT_CTRL_P_IMR_IMR_POS				 (0)
#define PMP_INT_CTRL_P_ISR						 (BASE_ADDRESS_PMP_INT_CTRL_P + 0x000C)
#define PMP_INT_CTRL_P_ISR_ISR_MSK				 (0xFFFFFFFF)
#define PMP_INT_CTRL_P_ISR_ISR_POS				 (0)
#define PMP_INT_CTRL_P_ICR						 (BASE_ADDRESS_PMP_INT_CTRL_P + 0x0010)
#define PMP_INT_CTRL_P_ICR_ICR_MSK				 (0xFFFFFFFF)
#define PMP_INT_CTRL_P_ICR_ICR_POS				 (0)
#define PMP_INT_CTRL_P_SWIR_SET					 (BASE_ADDRESS_PMP_INT_CTRL_P + 0x0014)
#define PMP_INT_CTRL_P_SWIR_SET_SWIR_SET_MSK	 (0xFFFFFFFF)
#define PMP_INT_CTRL_P_SWIR_SET_SWIR_SET_POS	 (0)
#define PMP_INT_CTRL_P_SWIR_CLR					 (BASE_ADDRESS_PMP_INT_CTRL_P + 0x0018)
#define PMP_INT_CTRL_P_SWIR_CLR_SWIR_CLR_MSK	 (0xFFFFFFFF)
#define PMP_INT_CTRL_P_SWIR_CLR_SWIR_CLR_POS	 (0)
#define PMP_INT_CTRL_P_SWIR						 (BASE_ADDRESS_PMP_INT_CTRL_P + 0x001C)
#define PMP_INT_CTRL_P_SWIR_SWIR_MSK			 (0xFFFFFFFF)
#define PMP_INT_CTRL_P_SWIR_SWIR_POS			 (0)
#define PMP_INT_CTRL_P_IP_SEL_0					 (BASE_ADDRESS_PMP_INT_CTRL_P + 0x0020)
#define PMP_INT_CTRL_P_IP_SEL_0_BIT_00_MSK		 (0x00007)
#define PMP_INT_CTRL_P_IP_SEL_0_BIT_00_POS		 (0)
#define PMP_INT_CTRL_P_IP_SEL_0_BIT_01_MSK		 (0x00070)
#define PMP_INT_CTRL_P_IP_SEL_0_BIT_01_POS		 (4)
#define PMP_INT_CTRL_P_IP_SEL_0_BIT_02_MSK		 (0x00700)
#define PMP_INT_CTRL_P_IP_SEL_0_BIT_02_POS		 (8)
#define PMP_INT_CTRL_P_IP_SEL_0_BIT_03_MSK		 (0x07000)
#define PMP_INT_CTRL_P_IP_SEL_0_BIT_03_POS		 (12)
#define PMP_INT_CTRL_P_IP_SEL_0_BIT_04_MSK		 (0x70000)
#define PMP_INT_CTRL_P_IP_SEL_0_BIT_04_POS		 (16)
#define PMP_INT_CTRL_P_IP_SEL_0_BIT_05_MSK		 (0x700000)
#define PMP_INT_CTRL_P_IP_SEL_0_BIT_05_POS		 (20)
#define PMP_INT_CTRL_P_IP_SEL_0_BIT_06_MSK		 (0x7000000)
#define PMP_INT_CTRL_P_IP_SEL_0_BIT_06_POS		 (24)
#define PMP_INT_CTRL_P_IP_SEL_0_BIT_07_MSK		 (0x70000000)
#define PMP_INT_CTRL_P_IP_SEL_0_BIT_07_POS		 (28)
#define PMP_INT_CTRL_P_IP_SEL_1					 (BASE_ADDRESS_PMP_INT_CTRL_P + 0x0024)
#define PMP_INT_CTRL_P_IP_SEL_1_BIT_08_MSK		 (0x00007)
#define PMP_INT_CTRL_P_IP_SEL_1_BIT_08_POS		 (0)
#define PMP_INT_CTRL_P_IP_SEL_1_BIT_09_MSK		 (0x00070)
#define PMP_INT_CTRL_P_IP_SEL_1_BIT_09_POS		 (4)
#define PMP_INT_CTRL_P_IP_SEL_1_BIT_10_MSK		 (0x00700)
#define PMP_INT_CTRL_P_IP_SEL_1_BIT_10_POS		 (8)
#define PMP_INT_CTRL_P_IP_SEL_1_BIT_11_MSK		 (0x07000)
#define PMP_INT_CTRL_P_IP_SEL_1_BIT_11_POS		 (12)
#define PMP_INT_CTRL_P_IP_SEL_1_BIT_12_MSK		 (0x70000)
#define PMP_INT_CTRL_P_IP_SEL_1_BIT_12_POS		 (16)
#define PMP_INT_CTRL_P_IP_SEL_1_BIT_13_MSK		 (0x700000)
#define PMP_INT_CTRL_P_IP_SEL_1_BIT_13_POS		 (20)
#define PMP_INT_CTRL_P_IP_SEL_1_BIT_14_MSK		 (0x7000000)
#define PMP_INT_CTRL_P_IP_SEL_1_BIT_14_POS		 (24)
#define PMP_INT_CTRL_P_IP_SEL_1_BIT_15_MSK		 (0x70000000)
#define PMP_INT_CTRL_P_IP_SEL_1_BIT_15_POS		 (28)
#define PMP_INT_CTRL_P_IP_SEL_2					 (BASE_ADDRESS_PMP_INT_CTRL_P + 0x0028)
#define PMP_INT_CTRL_P_IP_SEL_2_BIT_16_MSK		 (0x00007)
#define PMP_INT_CTRL_P_IP_SEL_2_BIT_16_POS		 (0)
#define PMP_INT_CTRL_P_IP_SEL_2_BIT_17_MSK		 (0x00070)
#define PMP_INT_CTRL_P_IP_SEL_2_BIT_17_POS		 (4)
#define PMP_INT_CTRL_P_IP_SEL_2_BIT_18_MSK		 (0x00700)
#define PMP_INT_CTRL_P_IP_SEL_2_BIT_18_POS		 (8)
#define PMP_INT_CTRL_P_IP_SEL_2_BIT_19_MSK		 (0x07000)
#define PMP_INT_CTRL_P_IP_SEL_2_BIT_19_POS		 (12)
#define PMP_INT_CTRL_P_IP_SEL_2_BIT_20_MSK		 (0x70000)
#define PMP_INT_CTRL_P_IP_SEL_2_BIT_20_POS		 (16)
#define PMP_INT_CTRL_P_IP_SEL_2_BIT_21_MSK		 (0x700000)
#define PMP_INT_CTRL_P_IP_SEL_2_BIT_21_POS		 (20)
#define PMP_INT_CTRL_P_IP_SEL_2_BIT_22_MSK		 (0x7000000)
#define PMP_INT_CTRL_P_IP_SEL_2_BIT_22_POS		 (24)
#define PMP_INT_CTRL_P_IP_SEL_2_BIT_23_MSK		 (0x70000000)
#define PMP_INT_CTRL_P_IP_SEL_2_BIT_23_POS		 (28)
#define PMP_INT_CTRL_P_IP_SEL_3					 (BASE_ADDRESS_PMP_INT_CTRL_P + 0x002C)
#define PMP_INT_CTRL_P_IP_SEL_3_BIT_24_MSK		 (0x00007)
#define PMP_INT_CTRL_P_IP_SEL_3_BIT_24_POS		 (0)
#define PMP_INT_CTRL_P_IP_SEL_3_BIT_25_MSK		 (0x00070)
#define PMP_INT_CTRL_P_IP_SEL_3_BIT_25_POS		 (4)
#define PMP_INT_CTRL_P_IP_SEL_3_BIT_26_MSK		 (0x00700)
#define PMP_INT_CTRL_P_IP_SEL_3_BIT_26_POS		 (8)
#define PMP_INT_CTRL_P_IP_SEL_3_BIT_27_MSK		 (0x07000)
#define PMP_INT_CTRL_P_IP_SEL_3_BIT_27_POS		 (12)
#define PMP_INT_CTRL_P_IP_SEL_3_BIT_28_MSK		 (0x70000)
#define PMP_INT_CTRL_P_IP_SEL_3_BIT_28_POS		 (16)
#define PMP_INT_CTRL_P_IP_SEL_3_BIT_29_MSK		 (0x700000)
#define PMP_INT_CTRL_P_IP_SEL_3_BIT_29_POS		 (20)
#define PMP_INT_CTRL_P_IP_SEL_3_BIT_30_MSK		 (0x7000000)
#define PMP_INT_CTRL_P_IP_SEL_3_BIT_30_POS		 (24)
#define PMP_INT_CTRL_P_IP_SEL_3_BIT_31_MSK		 (0x70000000)
#define PMP_INT_CTRL_P_IP_SEL_3_BIT_31_POS		 (28)
#define BASE_ADDRESS_PMP_INT_CTRL_S0			 0xBD003100
#define PMP_INT_CTRL_S0_IMR_SET					 (BASE_ADDRESS_PMP_INT_CTRL_S0 + 0x0000)
#define PMP_INT_CTRL_S0_IMR_SET_IMR_SET_MSK		 (0xFFFFFFFF)
#define PMP_INT_CTRL_S0_IMR_SET_IMR_SET_POS		 (0)
#define PMP_INT_CTRL_S0_IMR_CLR					 (BASE_ADDRESS_PMP_INT_CTRL_S0 + 0x0004)
#define PMP_INT_CTRL_S0_IMR_CLR_IMR_CLR_MSK		 (0xFFFFFFFF)
#define PMP_INT_CTRL_S0_IMR_CLR_IMR_CLR_POS		 (0)
#define PMP_INT_CTRL_S0_IMR						 (BASE_ADDRESS_PMP_INT_CTRL_S0 + 0x0008)
#define PMP_INT_CTRL_S0_IMR_IMR_MSK				 (0xFFFFFFFF)
#define PMP_INT_CTRL_S0_IMR_IMR_POS				 (0)
#define PMP_INT_CTRL_S0_ISR						 (BASE_ADDRESS_PMP_INT_CTRL_S0 + 0x000C)
#define PMP_INT_CTRL_S0_ISR_ISR_MSK				 (0xFFFFFFFF)
#define PMP_INT_CTRL_S0_ISR_ISR_POS				 (0)
#define PMP_INT_CTRL_S0_ICR						 (BASE_ADDRESS_PMP_INT_CTRL_S0 + 0x0010)
#define PMP_INT_CTRL_S0_ICR_ICR_MSK				 (0xFFFFFFFF)
#define PMP_INT_CTRL_S0_ICR_ICR_POS				 (0)
#define PMP_INT_CTRL_S0_SWIR_SET				 (BASE_ADDRESS_PMP_INT_CTRL_S0 + 0x0014)
#define PMP_INT_CTRL_S0_SWIR_SET_SWIR_SET_MSK	 (0xFFFFFFFF)
#define PMP_INT_CTRL_S0_SWIR_SET_SWIR_SET_POS	 (0)
#define PMP_INT_CTRL_S0_SWIR_CLR				 (BASE_ADDRESS_PMP_INT_CTRL_S0 + 0x0018)
#define PMP_INT_CTRL_S0_SWIR_CLR_SWIR_CLR_MSK	 (0xFFFFFFFF)
#define PMP_INT_CTRL_S0_SWIR_CLR_SWIR_CLR_POS	 (0)
#define PMP_INT_CTRL_S0_SWIR					 (BASE_ADDRESS_PMP_INT_CTRL_S0 + 0x001C)
#define PMP_INT_CTRL_S0_SWIR_SWIR_MSK			 (0xFFFFFFFF)
#define PMP_INT_CTRL_S0_SWIR_SWIR_POS			 (0)
#define PMP_INT_CTRL_S0_IP_SEL_0				 (BASE_ADDRESS_PMP_INT_CTRL_S0 + 0x0020)
#define PMP_INT_CTRL_S0_IP_SEL_0_BIT_00_MSK		 (0x00003)
#define PMP_INT_CTRL_S0_IP_SEL_0_BIT_00_POS		 (0)
#define PMP_INT_CTRL_S0_IP_SEL_0_BIT_01_MSK		 (0x00030)
#define PMP_INT_CTRL_S0_IP_SEL_0_BIT_01_POS		 (4)
#define PMP_INT_CTRL_S0_IP_SEL_0_BIT_02_MSK		 (0x00300)
#define PMP_INT_CTRL_S0_IP_SEL_0_BIT_02_POS		 (8)
#define PMP_INT_CTRL_S0_IP_SEL_0_BIT_03_MSK		 (0x03000)
#define PMP_INT_CTRL_S0_IP_SEL_0_BIT_03_POS		 (12)
#define PMP_INT_CTRL_S0_IP_SEL_0_BIT_04_MSK		 (0x30000)
#define PMP_INT_CTRL_S0_IP_SEL_0_BIT_04_POS		 (16)
#define PMP_INT_CTRL_S0_IP_SEL_0_BIT_05_MSK		 (0x300000)
#define PMP_INT_CTRL_S0_IP_SEL_0_BIT_05_POS		 (20)
#define PMP_INT_CTRL_S0_IP_SEL_0_BIT_06_MSK		 (0x3000000)
#define PMP_INT_CTRL_S0_IP_SEL_0_BIT_06_POS		 (24)
#define PMP_INT_CTRL_S0_IP_SEL_0_BIT_07_MSK		 (0x30000000)
#define PMP_INT_CTRL_S0_IP_SEL_0_BIT_07_POS		 (28)
#define PMP_INT_CTRL_S0_IP_SEL_1				 (BASE_ADDRESS_PMP_INT_CTRL_S0 + 0x0024)
#define PMP_INT_CTRL_S0_IP_SEL_1_BIT_08_MSK		 (0x00003)
#define PMP_INT_CTRL_S0_IP_SEL_1_BIT_08_POS		 (0)
#define PMP_INT_CTRL_S0_IP_SEL_1_BIT_09_MSK		 (0x00030)
#define PMP_INT_CTRL_S0_IP_SEL_1_BIT_09_POS		 (4)
#define PMP_INT_CTRL_S0_IP_SEL_1_BIT_10_MSK		 (0x00300)
#define PMP_INT_CTRL_S0_IP_SEL_1_BIT_10_POS		 (8)
#define PMP_INT_CTRL_S0_IP_SEL_1_BIT_11_MSK		 (0x03000)
#define PMP_INT_CTRL_S0_IP_SEL_1_BIT_11_POS		 (12)
#define PMP_INT_CTRL_S0_IP_SEL_1_BIT_12_MSK		 (0x30000)
#define PMP_INT_CTRL_S0_IP_SEL_1_BIT_12_POS		 (16)
#define PMP_INT_CTRL_S0_IP_SEL_1_BIT_13_MSK		 (0x300000)
#define PMP_INT_CTRL_S0_IP_SEL_1_BIT_13_POS		 (20)
#define PMP_INT_CTRL_S0_IP_SEL_1_BIT_14_MSK		 (0x3000000)
#define PMP_INT_CTRL_S0_IP_SEL_1_BIT_14_POS		 (24)
#define PMP_INT_CTRL_S0_IP_SEL_1_BIT_15_MSK		 (0x30000000)
#define PMP_INT_CTRL_S0_IP_SEL_1_BIT_15_POS		 (28)
#define PMP_INT_CTRL_S0_IP_SEL_2				 (BASE_ADDRESS_PMP_INT_CTRL_S0 + 0x0028)
#define PMP_INT_CTRL_S0_IP_SEL_2_BIT_16_MSK		 (0x00003)
#define PMP_INT_CTRL_S0_IP_SEL_2_BIT_16_POS		 (0)
#define PMP_INT_CTRL_S0_IP_SEL_2_BIT_17_MSK		 (0x00030)
#define PMP_INT_CTRL_S0_IP_SEL_2_BIT_17_POS		 (4)
#define PMP_INT_CTRL_S0_IP_SEL_2_BIT_18_MSK		 (0x00300)
#define PMP_INT_CTRL_S0_IP_SEL_2_BIT_18_POS		 (8)
#define PMP_INT_CTRL_S0_IP_SEL_2_BIT_19_MSK		 (0x03000)
#define PMP_INT_CTRL_S0_IP_SEL_2_BIT_19_POS		 (12)
#define PMP_INT_CTRL_S0_IP_SEL_2_BIT_20_MSK		 (0x30000)
#define PMP_INT_CTRL_S0_IP_SEL_2_BIT_20_POS		 (16)
#define PMP_INT_CTRL_S0_IP_SEL_2_BIT_21_MSK		 (0x300000)
#define PMP_INT_CTRL_S0_IP_SEL_2_BIT_21_POS		 (20)
#define PMP_INT_CTRL_S0_IP_SEL_2_BIT_22_MSK		 (0x3000000)
#define PMP_INT_CTRL_S0_IP_SEL_2_BIT_22_POS		 (24)
#define PMP_INT_CTRL_S0_IP_SEL_2_BIT_23_MSK		 (0x30000000)
#define PMP_INT_CTRL_S0_IP_SEL_2_BIT_23_POS		 (28)
#define PMP_INT_CTRL_S0_IP_SEL_3				 (BASE_ADDRESS_PMP_INT_CTRL_S0 + 0x002C)
#define PMP_INT_CTRL_S0_IP_SEL_3_BIT_24_MSK		 (0x00003)
#define PMP_INT_CTRL_S0_IP_SEL_3_BIT_24_POS		 (0)
#define PMP_INT_CTRL_S0_IP_SEL_3_BIT_25_MSK		 (0x00030)
#define PMP_INT_CTRL_S0_IP_SEL_3_BIT_25_POS		 (4)
#define PMP_INT_CTRL_S0_IP_SEL_3_BIT_26_MSK		 (0x00300)
#define PMP_INT_CTRL_S0_IP_SEL_3_BIT_26_POS		 (8)
#define PMP_INT_CTRL_S0_IP_SEL_3_BIT_27_MSK		 (0x03000)
#define PMP_INT_CTRL_S0_IP_SEL_3_BIT_27_POS		 (12)
#define PMP_INT_CTRL_S0_IP_SEL_3_BIT_28_MSK		 (0x30000)
#define PMP_INT_CTRL_S0_IP_SEL_3_BIT_28_POS		 (16)
#define PMP_INT_CTRL_S0_IP_SEL_3_BIT_29_MSK		 (0x300000)
#define PMP_INT_CTRL_S0_IP_SEL_3_BIT_29_POS		 (20)
#define PMP_INT_CTRL_S0_IP_SEL_3_BIT_30_MSK		 (0x3000000)
#define PMP_INT_CTRL_S0_IP_SEL_3_BIT_30_POS		 (24)
#define PMP_INT_CTRL_S0_IP_SEL_3_BIT_31_MSK		 (0x30000000)
#define PMP_INT_CTRL_S0_IP_SEL_3_BIT_31_POS		 (28)
#define BASE_ADDRESS_PMP_INT_CTRL_S1			 0xBD003200
#define PMP_INT_CTRL_S1_IMR_SET					 (BASE_ADDRESS_PMP_INT_CTRL_S1 + 0x0000)
#define PMP_INT_CTRL_S1_IMR_SET_IMR_SET_MSK		 (0xFFFFFFFF)
#define PMP_INT_CTRL_S1_IMR_SET_IMR_SET_POS		 (0)
#define PMP_INT_CTRL_S1_IMR_CLR					 (BASE_ADDRESS_PMP_INT_CTRL_S1 + 0x0004)
#define PMP_INT_CTRL_S1_IMR_CLR_IMR_CLR_MSK		 (0xFFFFFFFF)
#define PMP_INT_CTRL_S1_IMR_CLR_IMR_CLR_POS		 (0)
#define PMP_INT_CTRL_S1_IMR						 (BASE_ADDRESS_PMP_INT_CTRL_S1 + 0x0008)
#define PMP_INT_CTRL_S1_IMR_IMR_MSK				 (0xFFFFFFFF)
#define PMP_INT_CTRL_S1_IMR_IMR_POS				 (0)
#define PMP_INT_CTRL_S1_ISR						 (BASE_ADDRESS_PMP_INT_CTRL_S1 + 0x000C)
#define PMP_INT_CTRL_S1_ISR_ISR_MSK				 (0xFFFFFFFF)
#define PMP_INT_CTRL_S1_ISR_ISR_POS				 (0)
#define PMP_INT_CTRL_S1_ICR						 (BASE_ADDRESS_PMP_INT_CTRL_S1 + 0x0010)
#define PMP_INT_CTRL_S1_ICR_ICR_MSK				 (0xFFFFFFFF)
#define PMP_INT_CTRL_S1_ICR_ICR_POS				 (0)
#define PMP_INT_CTRL_S1_SWIR_SET				 (BASE_ADDRESS_PMP_INT_CTRL_S1 + 0x0014)
#define PMP_INT_CTRL_S1_SWIR_SET_SWIR_SET_MSK	 (0xFFFFFFFF)
#define PMP_INT_CTRL_S1_SWIR_SET_SWIR_SET_POS	 (0)
#define PMP_INT_CTRL_S1_SWIR_CLR				 (BASE_ADDRESS_PMP_INT_CTRL_S1 + 0x0018)
#define PMP_INT_CTRL_S1_SWIR_CLR_SWIR_CLR_MSK	 (0xFFFFFFFF)
#define PMP_INT_CTRL_S1_SWIR_CLR_SWIR_CLR_POS	 (0)
#define PMP_INT_CTRL_S1_SWIR					 (BASE_ADDRESS_PMP_INT_CTRL_S1 + 0x001C)
#define PMP_INT_CTRL_S1_SWIR_SWIR_MSK			 (0xFFFFFFFF)
#define PMP_INT_CTRL_S1_SWIR_SWIR_POS			 (0)
#define PMP_INT_CTRL_S1_IP_SEL_0				 (BASE_ADDRESS_PMP_INT_CTRL_S1 + 0x0020)
#define PMP_INT_CTRL_S1_IP_SEL_0_BIT_00_MSK		 (0x00003)
#define PMP_INT_CTRL_S1_IP_SEL_0_BIT_00_POS		 (0)
#define PMP_INT_CTRL_S1_IP_SEL_0_BIT_01_MSK		 (0x00030)
#define PMP_INT_CTRL_S1_IP_SEL_0_BIT_01_POS		 (4)
#define PMP_INT_CTRL_S1_IP_SEL_0_BIT_02_MSK		 (0x00300)
#define PMP_INT_CTRL_S1_IP_SEL_0_BIT_02_POS		 (8)
#define PMP_INT_CTRL_S1_IP_SEL_0_BIT_03_MSK		 (0x03000)
#define PMP_INT_CTRL_S1_IP_SEL_0_BIT_03_POS		 (12)
#define PMP_INT_CTRL_S1_IP_SEL_0_BIT_04_MSK		 (0x30000)
#define PMP_INT_CTRL_S1_IP_SEL_0_BIT_04_POS		 (16)
#define PMP_INT_CTRL_S1_IP_SEL_0_BIT_05_MSK		 (0x300000)
#define PMP_INT_CTRL_S1_IP_SEL_0_BIT_05_POS		 (20)
#define PMP_INT_CTRL_S1_IP_SEL_0_BIT_06_MSK		 (0x3000000)
#define PMP_INT_CTRL_S1_IP_SEL_0_BIT_06_POS		 (24)
#define PMP_INT_CTRL_S1_IP_SEL_0_BIT_07_MSK		 (0x30000000)
#define PMP_INT_CTRL_S1_IP_SEL_0_BIT_07_POS		 (28)
#define PMP_INT_CTRL_S1_IP_SEL_1				 (BASE_ADDRESS_PMP_INT_CTRL_S1 + 0x0024)
#define PMP_INT_CTRL_S1_IP_SEL_1_BIT_08_MSK		 (0x00003)
#define PMP_INT_CTRL_S1_IP_SEL_1_BIT_08_POS		 (0)
#define PMP_INT_CTRL_S1_IP_SEL_1_BIT_09_MSK		 (0x00030)
#define PMP_INT_CTRL_S1_IP_SEL_1_BIT_09_POS		 (4)
#define PMP_INT_CTRL_S1_IP_SEL_1_BIT_10_MSK		 (0x00300)
#define PMP_INT_CTRL_S1_IP_SEL_1_BIT_10_POS		 (8)
#define PMP_INT_CTRL_S1_IP_SEL_1_BIT_11_MSK		 (0x03000)
#define PMP_INT_CTRL_S1_IP_SEL_1_BIT_11_POS		 (12)
#define PMP_INT_CTRL_S1_IP_SEL_1_BIT_12_MSK		 (0x30000)
#define PMP_INT_CTRL_S1_IP_SEL_1_BIT_12_POS		 (16)
#define PMP_INT_CTRL_S1_IP_SEL_1_BIT_13_MSK		 (0x300000)
#define PMP_INT_CTRL_S1_IP_SEL_1_BIT_13_POS		 (20)
#define PMP_INT_CTRL_S1_IP_SEL_1_BIT_14_MSK		 (0x3000000)
#define PMP_INT_CTRL_S1_IP_SEL_1_BIT_14_POS		 (24)
#define PMP_INT_CTRL_S1_IP_SEL_1_BIT_15_MSK		 (0x30000000)
#define PMP_INT_CTRL_S1_IP_SEL_1_BIT_15_POS		 (28)
#define PMP_INT_CTRL_S1_IP_SEL_2				 (BASE_ADDRESS_PMP_INT_CTRL_S1 + 0x0028)
#define PMP_INT_CTRL_S1_IP_SEL_2_BIT_16_MSK		 (0x00003)
#define PMP_INT_CTRL_S1_IP_SEL_2_BIT_16_POS		 (0)
#define PMP_INT_CTRL_S1_IP_SEL_2_BIT_17_MSK		 (0x00030)
#define PMP_INT_CTRL_S1_IP_SEL_2_BIT_17_POS		 (4)
#define PMP_INT_CTRL_S1_IP_SEL_2_BIT_18_MSK		 (0x00300)
#define PMP_INT_CTRL_S1_IP_SEL_2_BIT_18_POS		 (8)
#define PMP_INT_CTRL_S1_IP_SEL_2_BIT_19_MSK		 (0x03000)
#define PMP_INT_CTRL_S1_IP_SEL_2_BIT_19_POS		 (12)
#define PMP_INT_CTRL_S1_IP_SEL_2_BIT_20_MSK		 (0x30000)
#define PMP_INT_CTRL_S1_IP_SEL_2_BIT_20_POS		 (16)
#define PMP_INT_CTRL_S1_IP_SEL_2_BIT_21_MSK		 (0x300000)
#define PMP_INT_CTRL_S1_IP_SEL_2_BIT_21_POS		 (20)
#define PMP_INT_CTRL_S1_IP_SEL_2_BIT_22_MSK		 (0x3000000)
#define PMP_INT_CTRL_S1_IP_SEL_2_BIT_22_POS		 (24)
#define PMP_INT_CTRL_S1_IP_SEL_2_BIT_23_MSK		 (0x30000000)
#define PMP_INT_CTRL_S1_IP_SEL_2_BIT_23_POS		 (28)
#define PMP_INT_CTRL_S1_IP_SEL_3				 (BASE_ADDRESS_PMP_INT_CTRL_S1 + 0x002C)
#define PMP_INT_CTRL_S1_IP_SEL_3_BIT_24_MSK		 (0x00003)
#define PMP_INT_CTRL_S1_IP_SEL_3_BIT_24_POS		 (0)
#define PMP_INT_CTRL_S1_IP_SEL_3_BIT_25_MSK		 (0x00030)
#define PMP_INT_CTRL_S1_IP_SEL_3_BIT_25_POS		 (4)
#define PMP_INT_CTRL_S1_IP_SEL_3_BIT_26_MSK		 (0x00300)
#define PMP_INT_CTRL_S1_IP_SEL_3_BIT_26_POS		 (8)
#define PMP_INT_CTRL_S1_IP_SEL_3_BIT_27_MSK		 (0x03000)
#define PMP_INT_CTRL_S1_IP_SEL_3_BIT_27_POS		 (12)
#define PMP_INT_CTRL_S1_IP_SEL_3_BIT_28_MSK		 (0x30000)
#define PMP_INT_CTRL_S1_IP_SEL_3_BIT_28_POS		 (16)
#define PMP_INT_CTRL_S1_IP_SEL_3_BIT_29_MSK		 (0x300000)
#define PMP_INT_CTRL_S1_IP_SEL_3_BIT_29_POS		 (20)
#define PMP_INT_CTRL_S1_IP_SEL_3_BIT_30_MSK		 (0x3000000)
#define PMP_INT_CTRL_S1_IP_SEL_3_BIT_30_POS		 (24)
#define PMP_INT_CTRL_S1_IP_SEL_3_BIT_31_MSK		 (0x30000000)
#define PMP_INT_CTRL_S1_IP_SEL_3_BIT_31_POS		 (28)
#define BASE_ADDRESS_PMP_INT_CTRL_S2			 0xBD003300
#define PMP_INT_CTRL_S2_IMR_SET					 (BASE_ADDRESS_PMP_INT_CTRL_S2 + 0x0000)
#define PMP_INT_CTRL_S2_IMR_SET_IMR_SET_MSK		 (0xFFFFFFFF)
#define PMP_INT_CTRL_S2_IMR_SET_IMR_SET_POS		 (0)
#define PMP_INT_CTRL_S2_IMR_CLR					 (BASE_ADDRESS_PMP_INT_CTRL_S2 + 0x0004)
#define PMP_INT_CTRL_S2_IMR_CLR_IMR_CLR_MSK		 (0xFFFFFFFF)
#define PMP_INT_CTRL_S2_IMR_CLR_IMR_CLR_POS		 (0)
#define PMP_INT_CTRL_S2_IMR						 (BASE_ADDRESS_PMP_INT_CTRL_S2 + 0x0008)
#define PMP_INT_CTRL_S2_IMR_IMR_MSK				 (0xFFFFFFFF)
#define PMP_INT_CTRL_S2_IMR_IMR_POS				 (0)
#define PMP_INT_CTRL_S2_ISR						 (BASE_ADDRESS_PMP_INT_CTRL_S2 + 0x000C)
#define PMP_INT_CTRL_S2_ISR_ISR_MSK				 (0xFFFFFFFF)
#define PMP_INT_CTRL_S2_ISR_ISR_POS				 (0)
#define PMP_INT_CTRL_S2_ICR						 (BASE_ADDRESS_PMP_INT_CTRL_S2 + 0x0010)
#define PMP_INT_CTRL_S2_ICR_ICR_MSK				 (0xFFFFFFFF)
#define PMP_INT_CTRL_S2_ICR_ICR_POS				 (0)
#define PMP_INT_CTRL_S2_SWIR_SET				 (BASE_ADDRESS_PMP_INT_CTRL_S2 + 0x0014)
#define PMP_INT_CTRL_S2_SWIR_SET_SWIR_SET_MSK	 (0xFFFFFFFF)
#define PMP_INT_CTRL_S2_SWIR_SET_SWIR_SET_POS	 (0)
#define PMP_INT_CTRL_S2_SWIR_CLR				 (BASE_ADDRESS_PMP_INT_CTRL_S2 + 0x0018)
#define PMP_INT_CTRL_S2_SWIR_CLR_SWIR_CLR_MSK	 (0xFFFFFFFF)
#define PMP_INT_CTRL_S2_SWIR_CLR_SWIR_CLR_POS	 (0)
#define PMP_INT_CTRL_S2_SWIR					 (BASE_ADDRESS_PMP_INT_CTRL_S2 + 0x001C)
#define PMP_INT_CTRL_S2_SWIR_SWIR_MSK			 (0xFFFFFFFF)
#define PMP_INT_CTRL_S2_SWIR_SWIR_POS			 (0)
#define PMP_INT_CTRL_S2_IP_SEL_0				 (BASE_ADDRESS_PMP_INT_CTRL_S2 + 0x0020)
#define PMP_INT_CTRL_S2_IP_SEL_0_BIT_00_MSK		 (0x00003)
#define PMP_INT_CTRL_S2_IP_SEL_0_BIT_00_POS		 (0)
#define PMP_INT_CTRL_S2_IP_SEL_0_BIT_01_MSK		 (0x00030)
#define PMP_INT_CTRL_S2_IP_SEL_0_BIT_01_POS		 (4)
#define PMP_INT_CTRL_S2_IP_SEL_0_BIT_02_MSK		 (0x00300)
#define PMP_INT_CTRL_S2_IP_SEL_0_BIT_02_POS		 (8)
#define PMP_INT_CTRL_S2_IP_SEL_0_BIT_03_MSK		 (0x03000)
#define PMP_INT_CTRL_S2_IP_SEL_0_BIT_03_POS		 (12)
#define PMP_INT_CTRL_S2_IP_SEL_0_BIT_04_MSK		 (0x30000)
#define PMP_INT_CTRL_S2_IP_SEL_0_BIT_04_POS		 (16)
#define PMP_INT_CTRL_S2_IP_SEL_0_BIT_05_MSK		 (0x300000)
#define PMP_INT_CTRL_S2_IP_SEL_0_BIT_05_POS		 (20)
#define PMP_INT_CTRL_S2_IP_SEL_0_BIT_06_MSK		 (0x3000000)
#define PMP_INT_CTRL_S2_IP_SEL_0_BIT_06_POS		 (24)
#define PMP_INT_CTRL_S2_IP_SEL_0_BIT_07_MSK		 (0x30000000)
#define PMP_INT_CTRL_S2_IP_SEL_0_BIT_07_POS		 (28)
#define PMP_INT_CTRL_S2_IP_SEL_1				 (BASE_ADDRESS_PMP_INT_CTRL_S2 + 0x0024)
#define PMP_INT_CTRL_S2_IP_SEL_1_BIT_08_MSK		 (0x00003)
#define PMP_INT_CTRL_S2_IP_SEL_1_BIT_08_POS		 (0)
#define PMP_INT_CTRL_S2_IP_SEL_1_BIT_09_MSK		 (0x00030)
#define PMP_INT_CTRL_S2_IP_SEL_1_BIT_09_POS		 (4)
#define PMP_INT_CTRL_S2_IP_SEL_1_BIT_10_MSK		 (0x00300)
#define PMP_INT_CTRL_S2_IP_SEL_1_BIT_10_POS		 (8)
#define PMP_INT_CTRL_S2_IP_SEL_1_BIT_11_MSK		 (0x03000)
#define PMP_INT_CTRL_S2_IP_SEL_1_BIT_11_POS		 (12)
#define PMP_INT_CTRL_S2_IP_SEL_1_BIT_12_MSK		 (0x30000)
#define PMP_INT_CTRL_S2_IP_SEL_1_BIT_12_POS		 (16)
#define PMP_INT_CTRL_S2_IP_SEL_1_BIT_13_MSK		 (0x300000)
#define PMP_INT_CTRL_S2_IP_SEL_1_BIT_13_POS		 (20)
#define PMP_INT_CTRL_S2_IP_SEL_1_BIT_14_MSK		 (0x3000000)
#define PMP_INT_CTRL_S2_IP_SEL_1_BIT_14_POS		 (24)
#define PMP_INT_CTRL_S2_IP_SEL_1_BIT_15_MSK		 (0x30000000)
#define PMP_INT_CTRL_S2_IP_SEL_1_BIT_15_POS		 (28)
#define PMP_INT_CTRL_S2_IP_SEL_2				 (BASE_ADDRESS_PMP_INT_CTRL_S2 + 0x0028)
#define PMP_INT_CTRL_S2_IP_SEL_2_BIT_16_MSK		 (0x00003)
#define PMP_INT_CTRL_S2_IP_SEL_2_BIT_16_POS		 (0)
#define PMP_INT_CTRL_S2_IP_SEL_2_BIT_17_MSK		 (0x00030)
#define PMP_INT_CTRL_S2_IP_SEL_2_BIT_17_POS		 (4)
#define PMP_INT_CTRL_S2_IP_SEL_2_BIT_18_MSK		 (0x00300)
#define PMP_INT_CTRL_S2_IP_SEL_2_BIT_18_POS		 (8)
#define PMP_INT_CTRL_S2_IP_SEL_2_BIT_19_MSK		 (0x03000)
#define PMP_INT_CTRL_S2_IP_SEL_2_BIT_19_POS		 (12)
#define PMP_INT_CTRL_S2_IP_SEL_2_BIT_20_MSK		 (0x30000)
#define PMP_INT_CTRL_S2_IP_SEL_2_BIT_20_POS		 (16)
#define PMP_INT_CTRL_S2_IP_SEL_2_BIT_21_MSK		 (0x300000)
#define PMP_INT_CTRL_S2_IP_SEL_2_BIT_21_POS		 (20)
#define PMP_INT_CTRL_S2_IP_SEL_2_BIT_22_MSK		 (0x3000000)
#define PMP_INT_CTRL_S2_IP_SEL_2_BIT_22_POS		 (24)
#define PMP_INT_CTRL_S2_IP_SEL_2_BIT_23_MSK		 (0x30000000)
#define PMP_INT_CTRL_S2_IP_SEL_2_BIT_23_POS		 (28)
#define PMP_INT_CTRL_S2_IP_SEL_3				 (BASE_ADDRESS_PMP_INT_CTRL_S2 + 0x002C)
#define PMP_INT_CTRL_S2_IP_SEL_3_BIT_24_MSK		 (0x00003)
#define PMP_INT_CTRL_S2_IP_SEL_3_BIT_24_POS		 (0)
#define PMP_INT_CTRL_S2_IP_SEL_3_BIT_25_MSK		 (0x00030)
#define PMP_INT_CTRL_S2_IP_SEL_3_BIT_25_POS		 (4)
#define PMP_INT_CTRL_S2_IP_SEL_3_BIT_26_MSK		 (0x00300)
#define PMP_INT_CTRL_S2_IP_SEL_3_BIT_26_POS		 (8)
#define PMP_INT_CTRL_S2_IP_SEL_3_BIT_27_MSK		 (0x03000)
#define PMP_INT_CTRL_S2_IP_SEL_3_BIT_27_POS		 (12)
#define PMP_INT_CTRL_S2_IP_SEL_3_BIT_28_MSK		 (0x30000)
#define PMP_INT_CTRL_S2_IP_SEL_3_BIT_28_POS		 (16)
#define PMP_INT_CTRL_S2_IP_SEL_3_BIT_29_MSK		 (0x300000)
#define PMP_INT_CTRL_S2_IP_SEL_3_BIT_29_POS		 (20)
#define PMP_INT_CTRL_S2_IP_SEL_3_BIT_30_MSK		 (0x3000000)
#define PMP_INT_CTRL_S2_IP_SEL_3_BIT_30_POS		 (24)
#define PMP_INT_CTRL_S2_IP_SEL_3_BIT_31_MSK		 (0x30000000)
#define PMP_INT_CTRL_S2_IP_SEL_3_BIT_31_POS		 (28)
#define BASE_ADDRESS_PMP_INT_CTRL_PRE_SLP_MSK	 0xBD003400
#define PMP_INT_CTRL_PRE_SLP_MSK_PRE_SLP_MASK	 (BASE_ADDRESS_PMP_INT_CTRL_PRE_SLP_MSK + 0x0000)
#define PMP_INT_CTRL_PRE_SLP_MSK_PRE_SLP_MASK_PRE_SLP_MASK_MSK (0x00001)
#define PMP_INT_CTRL_PRE_SLP_MSK_PRE_SLP_MASK_PRE_SLP_MASK_POS (0)
#define BASE_ADDRESS_PMP_INT_CTRL_DEBUG			 0xBD003F00
#define PMP_INT_CTRL_DEBUG_CNT_ENABLE_0			 (BASE_ADDRESS_PMP_INT_CTRL_DEBUG + 0x0000)
#define PMP_INT_CTRL_DEBUG_CNT_ENABLE_0_CNT_ENABLE_0_MSK (0x00001)
#define PMP_INT_CTRL_DEBUG_CNT_ENABLE_0_CNT_ENABLE_0_POS (0)
#define PMP_INT_CTRL_DEBUG_CNT_ENABLE_1			 (BASE_ADDRESS_PMP_INT_CTRL_DEBUG + 0x0004)
#define PMP_INT_CTRL_DEBUG_CNT_ENABLE_1_CNT_ENABLE_1_MSK (0x00001)
#define PMP_INT_CTRL_DEBUG_CNT_ENABLE_1_CNT_ENABLE_1_POS (0)
#define PMP_INT_CTRL_DEBUG_CNT_MASK_0			 (BASE_ADDRESS_PMP_INT_CTRL_DEBUG + 0x0008)
#define PMP_INT_CTRL_DEBUG_CNT_MASK_0_CNT_MASK_0_MSK (0xFFFFFFFF)
#define PMP_INT_CTRL_DEBUG_CNT_MASK_0_CNT_MASK_0_POS (0)
#define PMP_INT_CTRL_DEBUG_CNT_MASK_1			 (BASE_ADDRESS_PMP_INT_CTRL_DEBUG + 0x000C)
#define PMP_INT_CTRL_DEBUG_CNT_MASK_1_CNT_MASK_1_MSK (0xFFFFFFFF)
#define PMP_INT_CTRL_DEBUG_CNT_MASK_1_CNT_MASK_1_POS (0)
#define PMP_INT_CTRL_DEBUG_CNT_MUX_SEL_0		 (BASE_ADDRESS_PMP_INT_CTRL_DEBUG + 0x0010)
#define PMP_INT_CTRL_DEBUG_CNT_MUX_SEL_0_PRIORITY_GROUP_SEL_0_MSK (0x00003)
#define PMP_INT_CTRL_DEBUG_CNT_MUX_SEL_0_PRIORITY_GROUP_SEL_0_POS (0)
#define PMP_INT_CTRL_DEBUG_CNT_MUX_SEL_0_PROC_SEL_0_MSK (0x0001C)
#define PMP_INT_CTRL_DEBUG_CNT_MUX_SEL_0_PROC_SEL_0_POS (2)
#define PMP_INT_CTRL_DEBUG_CNT_MUX_SEL_1		 (BASE_ADDRESS_PMP_INT_CTRL_DEBUG + 0x0014)
#define PMP_INT_CTRL_DEBUG_CNT_MUX_SEL_1_PRIORITY_GROUP_SEL_1_MSK (0x00003)
#define PMP_INT_CTRL_DEBUG_CNT_MUX_SEL_1_PRIORITY_GROUP_SEL_1_POS (0)
#define PMP_INT_CTRL_DEBUG_CNT_MUX_SEL_1_PROC_SEL_1_MSK (0x0001C)
#define PMP_INT_CTRL_DEBUG_CNT_MUX_SEL_1_PROC_SEL_1_POS (2)
#define PMP_INT_CTRL_DEBUG_CNT_CLR_0			 (BASE_ADDRESS_PMP_INT_CTRL_DEBUG + 0x0018)
#define PMP_INT_CTRL_DEBUG_CNT_CLR_0_CNT_CLR_0_MSK (0x0FFFF)
#define PMP_INT_CTRL_DEBUG_CNT_CLR_0_CNT_CLR_0_POS (0)
#define PMP_INT_CTRL_DEBUG_CNT_CLR_1			 (BASE_ADDRESS_PMP_INT_CTRL_DEBUG + 0x001C)
#define PMP_INT_CTRL_DEBUG_CNT_CLR_1_CNT_CLR_1_MSK (0x0FFFF)
#define PMP_INT_CTRL_DEBUG_CNT_CLR_1_CNT_CLR_1_POS (0)
#define PMP_INT_CTRL_DEBUG_INT_CNT_0			 (BASE_ADDRESS_PMP_INT_CTRL_DEBUG + 0x0020)
#define PMP_INT_CTRL_DEBUG_INT_CNT_0_INT_CNT_0_MSK (0x0FFFF)
#define PMP_INT_CTRL_DEBUG_INT_CNT_0_INT_CNT_0_POS (0)
#define PMP_INT_CTRL_DEBUG_INT_CNT_1			 (BASE_ADDRESS_PMP_INT_CTRL_DEBUG + 0x0024)
#define PMP_INT_CTRL_DEBUG_INT_CNT_1_INT_CNT_1_MSK (0x0FFFF)
#define PMP_INT_CTRL_DEBUG_INT_CNT_1_INT_CNT_1_POS (0)
#define PMP_INT_CTRL_DEBUG_DURATION_CNT_0		 (BASE_ADDRESS_PMP_INT_CTRL_DEBUG + 0x0028)
#define PMP_INT_CTRL_DEBUG_DURATION_CNT_0_DURATION_CNT_0_MSK (0xFFFFFFFF)
#define PMP_INT_CTRL_DEBUG_DURATION_CNT_0_DURATION_CNT_0_POS (0)
#define PMP_INT_CTRL_DEBUG_DURATION_CNT_1		 (BASE_ADDRESS_PMP_INT_CTRL_DEBUG + 0x002C)
#define PMP_INT_CTRL_DEBUG_DURATION_CNT_1_DURATION_CNT_1_MSK (0xFFFFFFFF)
#define PMP_INT_CTRL_DEBUG_DURATION_CNT_1_DURATION_CNT_1_POS (0)
#define PMP_INT_CTRL_DEBUG_ETC_MUX_SEL_0		 (BASE_ADDRESS_PMP_INT_CTRL_DEBUG + 0x0030)
#define PMP_INT_CTRL_DEBUG_ETC_MUX_SEL_0_BIT_SEL_0_MSK (0x0001F)
#define PMP_INT_CTRL_DEBUG_ETC_MUX_SEL_0_BIT_SEL_0_POS (0)
#define PMP_INT_CTRL_DEBUG_ETC_MUX_SEL_0_PRIORITY_GROUP_SEL_0_MSK (0x00060)
#define PMP_INT_CTRL_DEBUG_ETC_MUX_SEL_0_PRIORITY_GROUP_SEL_0_POS (5)
#define PMP_INT_CTRL_DEBUG_ETC_MUX_SEL_0_PROC_SEL_0_MSK (0x00380)
#define PMP_INT_CTRL_DEBUG_ETC_MUX_SEL_0_PROC_SEL_0_POS (7)
#define BASE_ADDRESS_GDMA2						 0xBD004000
#define GDMA2_CMD0_CNT_INC						 (BASE_ADDRESS_GDMA2 + 0x0000)
#define GDMA2_CMD0_CNT_INC_DATA_MSK				 (0x000FF)
#define GDMA2_CMD0_CNT_INC_DATA_POS				 (0)
#define GDMA2_CMD0_BASE_ADDR					 (BASE_ADDRESS_GDMA2 + 0x0004)
#define GDMA2_CMD0_BASE_ADDR_DATA_MSK			 (0xFFFFFFFF)
#define GDMA2_CMD0_BASE_ADDR_DATA_POS			 (0)
#define GDMA2_CMD0_INDEX						 (BASE_ADDRESS_GDMA2 + 0x0008)
#define GDMA2_CMD0_INDEX_DATA_MSK				 (0x000FF)
#define GDMA2_CMD0_INDEX_DATA_POS				 (0)
#define GDMA2_CMD0_SIZE							 (BASE_ADDRESS_GDMA2 + 0x000C)
#define GDMA2_CMD0_SIZE_DATA_MSK				 (0x000FF)
#define GDMA2_CMD0_SIZE_DATA_POS				 (0)
#define GDMA2_CMD0_STATUS						 (BASE_ADDRESS_GDMA2 + 0x0010)
#define GDMA2_CMD0_STATUS_CNT_MSK				 (0x000FF)
#define GDMA2_CMD0_STATUS_CNT_POS				 (0)
#define GDMA2_CMD0_STATUS_EMPTY_MSK				 (0x00100)
#define GDMA2_CMD0_STATUS_EMPTY_POS				 (8)
#define GDMA2_CMD0_STATUS_FULL_MSK				 (0x00200)
#define GDMA2_CMD0_STATUS_FULL_POS				 (9)
#define GDMA2_STAT0_INDEX						 (BASE_ADDRESS_GDMA2 + 0x0020)
#define GDMA2_STAT0_INDEX_DATA_MSK				 (0x000FF)
#define GDMA2_STAT0_INDEX_DATA_POS				 (0)
#define GDMA2_CMD1_CNT_INC						 (BASE_ADDRESS_GDMA2 + 0x0040)
#define GDMA2_CMD1_CNT_INC_DATA_MSK				 (0x000FF)
#define GDMA2_CMD1_CNT_INC_DATA_POS				 (0)
#define GDMA2_CMD1_BASE_ADDR					 (BASE_ADDRESS_GDMA2 + 0x0044)
#define GDMA2_CMD1_BASE_ADDR_DATA_MSK			 (0xFFFFFFFF)
#define GDMA2_CMD1_BASE_ADDR_DATA_POS			 (0)
#define GDMA2_CMD1_INDEX						 (BASE_ADDRESS_GDMA2 + 0x0048)
#define GDMA2_CMD1_INDEX_DATA_MSK				 (0x000FF)
#define GDMA2_CMD1_INDEX_DATA_POS				 (0)
#define GDMA2_CMD1_SIZE							 (BASE_ADDRESS_GDMA2 + 0x004C)
#define GDMA2_CMD1_SIZE_DATA_MSK				 (0x000FF)
#define GDMA2_CMD1_SIZE_DATA_POS				 (0)
#define GDMA2_CMD1_STATUS						 (BASE_ADDRESS_GDMA2 + 0x0050)
#define GDMA2_CMD1_STATUS_CNT_MSK				 (0x000FF)
#define GDMA2_CMD1_STATUS_CNT_POS				 (0)
#define GDMA2_CMD1_STATUS_EMPTY_MSK				 (0x00100)
#define GDMA2_CMD1_STATUS_EMPTY_POS				 (8)
#define GDMA2_CMD1_STATUS_FULL_MSK				 (0x00200)
#define GDMA2_CMD1_STATUS_FULL_POS				 (9)
#define GDMA2_STAT1_INDEX						 (BASE_ADDRESS_GDMA2 + 0x0060)
#define GDMA2_STAT1_INDEX_DATA_MSK				 (0x000FF)
#define GDMA2_STAT1_INDEX_DATA_POS				 (0)
#define GDMA2_CMD2_CNT_INC						 (BASE_ADDRESS_GDMA2 + 0x0080)
#define GDMA2_CMD2_CNT_INC_DATA_MSK				 (0x000FF)
#define GDMA2_CMD2_CNT_INC_DATA_POS				 (0)
#define GDMA2_CMD2_BASE_ADDR					 (BASE_ADDRESS_GDMA2 + 0x0084)
#define GDMA2_CMD2_BASE_ADDR_DATA_MSK			 (0xFFFFFFFF)
#define GDMA2_CMD2_BASE_ADDR_DATA_POS			 (0)
#define GDMA2_CMD2_INDEX						 (BASE_ADDRESS_GDMA2 + 0x0088)
#define GDMA2_CMD2_INDEX_DATA_MSK				 (0x000FF)
#define GDMA2_CMD2_INDEX_DATA_POS				 (0)
#define GDMA2_CMD2_SIZE							 (BASE_ADDRESS_GDMA2 + 0x008C)
#define GDMA2_CMD2_SIZE_DATA_MSK				 (0x000FF)
#define GDMA2_CMD2_SIZE_DATA_POS				 (0)
#define GDMA2_CMD2_STATUS						 (BASE_ADDRESS_GDMA2 + 0x0090)
#define GDMA2_CMD2_STATUS_CNT_MSK				 (0x000FF)
#define GDMA2_CMD2_STATUS_CNT_POS				 (0)
#define GDMA2_CMD2_STATUS_EMPTY_MSK				 (0x00100)
#define GDMA2_CMD2_STATUS_EMPTY_POS				 (8)
#define GDMA2_CMD2_STATUS_FULL_MSK				 (0x00200)
#define GDMA2_CMD2_STATUS_FULL_POS				 (9)
#define GDMA2_STAT2_INDEX						 (BASE_ADDRESS_GDMA2 + 0x00A0)
#define GDMA2_STAT2_INDEX_DATA_MSK				 (0x000FF)
#define GDMA2_STAT2_INDEX_DATA_POS				 (0)
#define GDMA2_CMD3_CNT_INC						 (BASE_ADDRESS_GDMA2 + 0x00C0)
#define GDMA2_CMD3_CNT_INC_DATA_MSK				 (0x000FF)
#define GDMA2_CMD3_CNT_INC_DATA_POS				 (0)
#define GDMA2_CMD3_BASE_ADDR					 (BASE_ADDRESS_GDMA2 + 0x00C4)
#define GDMA2_CMD3_BASE_ADDR_DATA_MSK			 (0xFFFFFFFF)
#define GDMA2_CMD3_BASE_ADDR_DATA_POS			 (0)
#define GDMA2_CMD3_INDEX						 (BASE_ADDRESS_GDMA2 + 0x00C8)
#define GDMA2_CMD3_INDEX_DATA_MSK				 (0x000FF)
#define GDMA2_CMD3_INDEX_DATA_POS				 (0)
#define GDMA2_CMD3_SIZE							 (BASE_ADDRESS_GDMA2 + 0x00CC)
#define GDMA2_CMD3_SIZE_DATA_MSK				 (0x000FF)
#define GDMA2_CMD3_SIZE_DATA_POS				 (0)
#define GDMA2_CMD3_STATUS						 (BASE_ADDRESS_GDMA2 + 0x00D0)
#define GDMA2_CMD3_STATUS_CNT_MSK				 (0x000FF)
#define GDMA2_CMD3_STATUS_CNT_POS				 (0)
#define GDMA2_CMD3_STATUS_EMPTY_MSK				 (0x00100)
#define GDMA2_CMD3_STATUS_EMPTY_POS				 (8)
#define GDMA2_CMD3_STATUS_FULL_MSK				 (0x00200)
#define GDMA2_CMD3_STATUS_FULL_POS				 (9)
#define GDMA2_STAT3_INDEX						 (BASE_ADDRESS_GDMA2 + 0x00E0)
#define GDMA2_STAT3_INDEX_DATA_MSK				 (0x000FF)
#define GDMA2_STAT3_INDEX_DATA_POS				 (0)
#define GDMA2_CMD4_CNT_INC						 (BASE_ADDRESS_GDMA2 + 0x0100)
#define GDMA2_CMD4_CNT_INC_DATA_MSK				 (0x000FF)
#define GDMA2_CMD4_CNT_INC_DATA_POS				 (0)
#define GDMA2_CMD4_BASE_ADDR					 (BASE_ADDRESS_GDMA2 + 0x0104)
#define GDMA2_CMD4_BASE_ADDR_DATA_MSK			 (0xFFFFFFFF)
#define GDMA2_CMD4_BASE_ADDR_DATA_POS			 (0)
#define GDMA2_CMD4_INDEX						 (BASE_ADDRESS_GDMA2 + 0x0108)
#define GDMA2_CMD4_INDEX_DATA_MSK				 (0x000FF)
#define GDMA2_CMD4_INDEX_DATA_POS				 (0)
#define GDMA2_CMD4_SIZE							 (BASE_ADDRESS_GDMA2 + 0x010C)
#define GDMA2_CMD4_SIZE_DATA_MSK				 (0x000FF)
#define GDMA2_CMD4_SIZE_DATA_POS				 (0)
#define GDMA2_CMD4_STATUS						 (BASE_ADDRESS_GDMA2 + 0x0110)
#define GDMA2_CMD4_STATUS_CNT_MSK				 (0x000FF)
#define GDMA2_CMD4_STATUS_CNT_POS				 (0)
#define GDMA2_CMD4_STATUS_EMPTY_MSK				 (0x00100)
#define GDMA2_CMD4_STATUS_EMPTY_POS				 (8)
#define GDMA2_CMD4_STATUS_FULL_MSK				 (0x00200)
#define GDMA2_CMD4_STATUS_FULL_POS				 (9)
#define GDMA2_STAT4_INDEX						 (BASE_ADDRESS_GDMA2 + 0x0120)
#define GDMA2_STAT4_INDEX_DATA_MSK				 (0x000FF)
#define GDMA2_STAT4_INDEX_DATA_POS				 (0)
#define GDMA2_CMD5_CNT_INC						 (BASE_ADDRESS_GDMA2 + 0x0140)
#define GDMA2_CMD5_CNT_INC_DATA_MSK				 (0x000FF)
#define GDMA2_CMD5_CNT_INC_DATA_POS				 (0)
#define GDMA2_CMD5_BASE_ADDR					 (BASE_ADDRESS_GDMA2 + 0x0144)
#define GDMA2_CMD5_BASE_ADDR_DATA_MSK			 (0xFFFFFFFF)
#define GDMA2_CMD5_BASE_ADDR_DATA_POS			 (0)
#define GDMA2_CMD5_INDEX						 (BASE_ADDRESS_GDMA2 + 0x0148)
#define GDMA2_CMD5_INDEX_DATA_MSK				 (0x000FF)
#define GDMA2_CMD5_INDEX_DATA_POS				 (0)
#define GDMA2_CMD5_SIZE							 (BASE_ADDRESS_GDMA2 + 0x014C)
#define GDMA2_CMD5_SIZE_DATA_MSK				 (0x000FF)
#define GDMA2_CMD5_SIZE_DATA_POS				 (0)
#define GDMA2_CMD5_STATUS						 (BASE_ADDRESS_GDMA2 + 0x0150)
#define GDMA2_CMD5_STATUS_CNT_MSK				 (0x000FF)
#define GDMA2_CMD5_STATUS_CNT_POS				 (0)
#define GDMA2_CMD5_STATUS_EMPTY_MSK				 (0x00100)
#define GDMA2_CMD5_STATUS_EMPTY_POS				 (8)
#define GDMA2_CMD5_STATUS_FULL_MSK				 (0x00200)
#define GDMA2_CMD5_STATUS_FULL_POS				 (9)
#define GDMA2_STAT5_INDEX						 (BASE_ADDRESS_GDMA2 + 0x0160)
#define GDMA2_STAT5_INDEX_DATA_MSK				 (0x000FF)
#define GDMA2_STAT5_INDEX_DATA_POS				 (0)
#define GDMA2_CMD6_CNT_INC						 (BASE_ADDRESS_GDMA2 + 0x0180)
#define GDMA2_CMD6_CNT_INC_DATA_MSK				 (0x000FF)
#define GDMA2_CMD6_CNT_INC_DATA_POS				 (0)
#define GDMA2_CMD6_BASE_ADDR					 (BASE_ADDRESS_GDMA2 + 0x0184)
#define GDMA2_CMD6_BASE_ADDR_DATA_MSK			 (0xFFFFFFFF)
#define GDMA2_CMD6_BASE_ADDR_DATA_POS			 (0)
#define GDMA2_CMD6_INDEX						 (BASE_ADDRESS_GDMA2 + 0x0188)
#define GDMA2_CMD6_INDEX_DATA_MSK				 (0x000FF)
#define GDMA2_CMD6_INDEX_DATA_POS				 (0)
#define GDMA2_CMD6_SIZE							 (BASE_ADDRESS_GDMA2 + 0x018C)
#define GDMA2_CMD6_SIZE_DATA_MSK				 (0x000FF)
#define GDMA2_CMD6_SIZE_DATA_POS				 (0)
#define GDMA2_CMD6_STATUS						 (BASE_ADDRESS_GDMA2 + 0x0190)
#define GDMA2_CMD6_STATUS_CNT_MSK				 (0x000FF)
#define GDMA2_CMD6_STATUS_CNT_POS				 (0)
#define GDMA2_CMD6_STATUS_EMPTY_MSK				 (0x00100)
#define GDMA2_CMD6_STATUS_EMPTY_POS				 (8)
#define GDMA2_CMD6_STATUS_FULL_MSK				 (0x00200)
#define GDMA2_CMD6_STATUS_FULL_POS				 (9)
#define GDMA2_STAT6_INDEX						 (BASE_ADDRESS_GDMA2 + 0x01A0)
#define GDMA2_STAT6_INDEX_DATA_MSK				 (0x000FF)
#define GDMA2_STAT6_INDEX_DATA_POS				 (0)
#define GDMA2_CMD7_CNT_INC						 (BASE_ADDRESS_GDMA2 + 0x01C0)
#define GDMA2_CMD7_CNT_INC_DATA_MSK				 (0x000FF)
#define GDMA2_CMD7_CNT_INC_DATA_POS				 (0)
#define GDMA2_CMD7_BASE_ADDR					 (BASE_ADDRESS_GDMA2 + 0x01C4)
#define GDMA2_CMD7_BASE_ADDR_DATA_MSK			 (0xFFFFFFFF)
#define GDMA2_CMD7_BASE_ADDR_DATA_POS			 (0)
#define GDMA2_CMD7_INDEX						 (BASE_ADDRESS_GDMA2 + 0x01C8)
#define GDMA2_CMD7_INDEX_DATA_MSK				 (0x000FF)
#define GDMA2_CMD7_INDEX_DATA_POS				 (0)
#define GDMA2_CMD7_SIZE							 (BASE_ADDRESS_GDMA2 + 0x01CC)
#define GDMA2_CMD7_SIZE_DATA_MSK				 (0x000FF)
#define GDMA2_CMD7_SIZE_DATA_POS				 (0)
#define GDMA2_CMD7_STATUS						 (BASE_ADDRESS_GDMA2 + 0x01D0)
#define GDMA2_CMD7_STATUS_CNT_MSK				 (0x000FF)
#define GDMA2_CMD7_STATUS_CNT_POS				 (0)
#define GDMA2_CMD7_STATUS_EMPTY_MSK				 (0x00100)
#define GDMA2_CMD7_STATUS_EMPTY_POS				 (8)
#define GDMA2_CMD7_STATUS_FULL_MSK				 (0x00200)
#define GDMA2_CMD7_STATUS_FULL_POS				 (9)
#define GDMA2_STAT7_INDEX						 (BASE_ADDRESS_GDMA2 + 0x01E0)
#define GDMA2_STAT7_INDEX_DATA_MSK				 (0x000FF)
#define GDMA2_STAT7_INDEX_DATA_POS				 (0)
#define GDMA2_DMA_CTRL							 (BASE_ADDRESS_GDMA2 + 0x0400)
#define GDMA2_DMA_CTRL_STOP_MSK					 (0x00001)
#define GDMA2_DMA_CTRL_STOP_POS					 (0)
#define GDMA2_DMA_CTRL_FLUSH_MSK				 (0x00002)
#define GDMA2_DMA_CTRL_FLUSH_POS				 (1)
#define GDMA2_DMA_CTRL_CLEAR_FIFO_MSK			 (0x00004)
#define GDMA2_DMA_CTRL_CLEAR_FIFO_POS			 (2)
#define GDMA2_DMA_CTRL_RESET_MAIN_CTRL_MSK		 (0x00008)
#define GDMA2_DMA_CTRL_RESET_MAIN_CTRL_POS		 (3)
#define GDMA2_DMA_CTRL_RESET_WR_MSK				 (0x00010)
#define GDMA2_DMA_CTRL_RESET_WR_POS				 (4)
#define GDMA2_DMA_CTRL_RESET_WR_BUFF_MSK		 (0x00020)
#define GDMA2_DMA_CTRL_RESET_WR_BUFF_POS		 (5)
#define GDMA2_DMA_CTRL_RESET_WR_BD_MSK			 (0x00040)
#define GDMA2_DMA_CTRL_RESET_WR_BD_POS			 (6)
#define GDMA2_DMA_CTRL_RESET_RD_MSK				 (0x00080)
#define GDMA2_DMA_CTRL_RESET_RD_POS				 (7)
#define GDMA2_DMA_CTRL_RESET_RD_BUFF_MSK		 (0x00100)
#define GDMA2_DMA_CTRL_RESET_RD_BUFF_POS		 (8)
#define GDMA2_DMA_CTRL_RESET_RD_BD_MSK			 (0x00200)
#define GDMA2_DMA_CTRL_RESET_RD_BD_POS			 (9)
#define GDMA2_DMA_CTRL_WRITEBACK_BD_MODE_MSK	 (0x00400)
#define GDMA2_DMA_CTRL_WRITEBACK_BD_MODE_POS	 (10)
#define GDMA2_DMA_ARB_CTRL						 (BASE_ADDRESS_GDMA2 + 0x0404)
#define GDMA2_DMA_ARB_CTRL_MODE_MSK				 (0x00003)
#define GDMA2_DMA_ARB_CTRL_MODE_POS				 (0)
#define GDMA2_DMA_ARB_CTRL_PRIORITIES_MSK		 (0x00FF0)
#define GDMA2_DMA_ARB_CTRL_PRIORITIES_POS		 (4)
#define GDMA2_RD_FIFO_THRESHOLD					 (BASE_ADDRESS_GDMA2 + 0x0418)
#define GDMA2_RD_FIFO_THRESHOLD_DATA_MSK		 (0x001FF)
#define GDMA2_RD_FIFO_THRESHOLD_DATA_POS		 (0)
#define GDMA2_WR_FIFO_THRESHOLD					 (BASE_ADDRESS_GDMA2 + 0x041C)
#define GDMA2_WR_FIFO_THRESHOLD_DATA_MSK		 (0x001FF)
#define GDMA2_WR_FIFO_THRESHOLD_DATA_POS		 (0)
#define GDMA2_DMA_CHS_DONE_INT_STAT_NO_CLR		 (BASE_ADDRESS_GDMA2 + 0x0804)
#define GDMA2_DMA_CHS_DONE_INT_STAT_NO_CLR_CH0_STAT_MSK (0x00001)
#define GDMA2_DMA_CHS_DONE_INT_STAT_NO_CLR_CH0_STAT_POS (0)
#define GDMA2_DMA_CHS_DONE_INT_STAT_NO_CLR_CH1_STAT_MSK (0x00002)
#define GDMA2_DMA_CHS_DONE_INT_STAT_NO_CLR_CH1_STAT_POS (1)
#define GDMA2_DMA_CHS_DONE_INT_STAT_NO_CLR_CH2_STAT_MSK (0x00004)
#define GDMA2_DMA_CHS_DONE_INT_STAT_NO_CLR_CH2_STAT_POS (2)
#define GDMA2_DMA_CHS_DONE_INT_STAT_NO_CLR_CH3_STAT_MSK (0x00008)
#define GDMA2_DMA_CHS_DONE_INT_STAT_NO_CLR_CH3_STAT_POS (3)
#define GDMA2_DMA_CHS_DONE_INT_STAT_NO_CLR_CH4_STAT_MSK (0x00010)
#define GDMA2_DMA_CHS_DONE_INT_STAT_NO_CLR_CH4_STAT_POS (4)
#define GDMA2_DMA_CHS_DONE_INT_STAT_NO_CLR_CH5_STAT_MSK (0x00020)
#define GDMA2_DMA_CHS_DONE_INT_STAT_NO_CLR_CH5_STAT_POS (5)
#define GDMA2_DMA_CHS_DONE_INT_STAT_NO_CLR_CH6_STAT_MSK (0x00040)
#define GDMA2_DMA_CHS_DONE_INT_STAT_NO_CLR_CH6_STAT_POS (6)
#define GDMA2_DMA_CHS_DONE_INT_STAT_NO_CLR_CH7_STAT_MSK (0x00080)
#define GDMA2_DMA_CHS_DONE_INT_STAT_NO_CLR_CH7_STAT_POS (7)
#define GDMA2_DMA_CH0_DONE_INT_STAT				 (BASE_ADDRESS_GDMA2 + 0x0808)
#define GDMA2_DMA_CH0_DONE_INT_STAT_STAT_MSK	 (0x00001)
#define GDMA2_DMA_CH0_DONE_INT_STAT_STAT_POS	 (0)
#define GDMA2_DMA_CH1_DONE_INT_STAT				 (BASE_ADDRESS_GDMA2 + 0x080c)
#define GDMA2_DMA_CH1_DONE_INT_STAT_STAT_MSK	 (0x00001)
#define GDMA2_DMA_CH1_DONE_INT_STAT_STAT_POS	 (0)
#define GDMA2_DMA_CH2_DONE_INT_STAT				 (BASE_ADDRESS_GDMA2 + 0x0810)
#define GDMA2_DMA_CH2_DONE_INT_STAT_STAT_MSK	 (0x00001)
#define GDMA2_DMA_CH2_DONE_INT_STAT_STAT_POS	 (0)
#define GDMA2_DMA_CH3_DONE_INT_STAT				 (BASE_ADDRESS_GDMA2 + 0x0814)
#define GDMA2_DMA_CH3_DONE_INT_STAT_STAT_MSK	 (0x00001)
#define GDMA2_DMA_CH3_DONE_INT_STAT_STAT_POS	 (0)
#define GDMA2_DMA_CH4_DONE_INT_STAT				 (BASE_ADDRESS_GDMA2 + 0x0818)
#define GDMA2_DMA_CH4_DONE_INT_STAT_STAT_MSK	 (0x00001)
#define GDMA2_DMA_CH4_DONE_INT_STAT_STAT_POS	 (0)
#define GDMA2_DMA_CH5_DONE_INT_STAT				 (BASE_ADDRESS_GDMA2 + 0x081C)
#define GDMA2_DMA_CH5_DONE_INT_STAT_STAT_MSK	 (0x00001)
#define GDMA2_DMA_CH5_DONE_INT_STAT_STAT_POS	 (0)
#define GDMA2_DMA_CH6_DONE_INT_STAT				 (BASE_ADDRESS_GDMA2 + 0x0820)
#define GDMA2_DMA_CH6_DONE_INT_STAT_STAT_MSK	 (0x00001)
#define GDMA2_DMA_CH6_DONE_INT_STAT_STAT_POS	 (0)
#define GDMA2_DMA_CH7_DONE_INT_STAT				 (BASE_ADDRESS_GDMA2 + 0x0824)
#define GDMA2_DMA_CH7_DONE_INT_STAT_STAT_MSK	 (0x00001)
#define GDMA2_DMA_CH7_DONE_INT_STAT_STAT_POS	 (0)
#define GDMA2_MAIN_SM_STAT						 (BASE_ADDRESS_GDMA2 + 0x0C00)
#define GDMA2_MAIN_SM_STAT_STAT_DISPATCHER_SM_CS_MSK (0x700000)
#define GDMA2_MAIN_SM_STAT_STAT_DISPATCHER_SM_CS_POS (20)
#define GDMA2_MAIN_SM_STAT_CMD_FETCHR_SM_CS_MSK	 (0x70000)
#define GDMA2_MAIN_SM_STAT_CMD_FETCHR_SM_CS_POS	 (16)
#define GDMA2_MAIN_SM_STAT_WR_SM_CS_MSK			 (0x0C000)
#define GDMA2_MAIN_SM_STAT_WR_SM_CS_POS			 (14)
#define GDMA2_MAIN_SM_STAT_RD_SM_CS_MSK			 (0x03000)
#define GDMA2_MAIN_SM_STAT_RD_SM_CS_POS			 (12)
#define GDMA2_MAIN_SM_STAT_RD_CMD_CH_MSK		 (0x00FF0)
#define GDMA2_MAIN_SM_STAT_RD_CMD_CH_POS		 (4)
#define GDMA2_MAIN_SM_STAT_MAIN_SM_CS_MSK		 (0x00007)
#define GDMA2_MAIN_SM_STAT_MAIN_SM_CS_POS		 (0)
#define GDMA2_WR_SM_STAT						 (BASE_ADDRESS_GDMA2 + 0x0C04)
#define GDMA2_WR_SM_STAT_CMD_RESP_CNT_MSK		 (0x1F0000)
#define GDMA2_WR_SM_STAT_CMD_RESP_CNT_POS		 (16)
#define GDMA2_WR_SM_STAT_BD_CS_MSK				 (0x00700)
#define GDMA2_WR_SM_STAT_BD_CS_POS				 (8)
#define GDMA2_WR_SM_STAT_BUFF_CS_MSK			 (0x00007)
#define GDMA2_WR_SM_STAT_BUFF_CS_POS			 (0)
#define GDMA2_RD_SM_STAT						 (BASE_ADDRESS_GDMA2 + 0x0C08)
#define GDMA2_RD_SM_STAT_CMD_RESP_CNT_MSK		 (0x1F0000)
#define GDMA2_RD_SM_STAT_CMD_RESP_CNT_POS		 (16)
#define GDMA2_RD_SM_STAT_BD_CS_MSK				 (0x00700)
#define GDMA2_RD_SM_STAT_BD_CS_POS				 (8)
#define GDMA2_RD_SM_STAT_BUFF_CS_MSK			 (0x00007)
#define GDMA2_RD_SM_STAT_BUFF_CS_POS			 (0)
#define GDMA2_CUR_RD_ADDR_STAT					 (BASE_ADDRESS_GDMA2 + 0x0C0C)
#define GDMA2_CUR_RD_ADDR_STAT_ADDR_MSK			 (0xFFFFFFFF)
#define GDMA2_CUR_RD_ADDR_STAT_ADDR_POS			 (0)
#define GDMA2_CUR_RD_BD_STAT					 (BASE_ADDRESS_GDMA2 + 0x0C10)
#define GDMA2_CUR_RD_BD_STAT_BD_MSK				 (0xFFFFFFFF)
#define GDMA2_CUR_RD_BD_STAT_BD_POS				 (0)
#define GDMA2_CUR_RD_LEN_STAT					 (BASE_ADDRESS_GDMA2 + 0x0C14)
#define GDMA2_CUR_RD_LEN_STAT_LEN_MSK			 (0x0FFFF)
#define GDMA2_CUR_RD_LEN_STAT_LEN_POS			 (0)
#define GDMA2_CUR_WR_ADDR_STAT					 (BASE_ADDRESS_GDMA2 + 0x0C18)
#define GDMA2_CUR_WR_ADDR_STAT_ADDR_MSK			 (0xFFFFFFFF)
#define GDMA2_CUR_WR_ADDR_STAT_ADDR_POS			 (0)
#define GDMA2_CUR_WR_BD_STAT					 (BASE_ADDRESS_GDMA2 + 0x0C1C)
#define GDMA2_CUR_WR_BD_STAT_BD_MSK				 (0xFFFFFFFF)
#define GDMA2_CUR_WR_BD_STAT_BD_POS				 (0)
#define GDMA2_CUR_WR_LEN_STAT					 (BASE_ADDRESS_GDMA2 + 0x0C20)
#define GDMA2_CUR_WR_LEN_STAT_LEN_MSK			 (0x0FFFF)
#define GDMA2_CUR_WR_LEN_STAT_LEN_POS			 (0)
#define GDMA2_CUR_CMD_IDX						 (BASE_ADDRESS_GDMA2 + 0x0C24)
#define GDMA2_CUR_CMD_IDX_ID_MSK				 (0x000FF)
#define GDMA2_CUR_CMD_IDX_ID_POS				 (0)
#define GDMA2_ERRORS_STAT						 (BASE_ADDRESS_GDMA2 + 0x0C40)
#define GDMA2_ERRORS_STAT_CMD_FETCHER_MSK		 (0x00001)
#define GDMA2_ERRORS_STAT_CMD_FETCHER_POS		 (0)
#define GDMA2_ERRORS_STAT_RD_BD_MSK				 (0x00002)
#define GDMA2_ERRORS_STAT_RD_BD_POS				 (1)
#define GDMA2_ERRORS_STAT_RD_BD_SAMP_CNTR_MSK	 (0x00004)
#define GDMA2_ERRORS_STAT_RD_BD_SAMP_CNTR_POS	 (2)
#define GDMA2_ERRORS_STAT_RD_BD_ADDR_MSK		 (0x00008)
#define GDMA2_ERRORS_STAT_RD_BD_ADDR_POS		 (3)
#define GDMA2_ERRORS_STAT_RD_BD_NEXT_ADDR_MSK	 (0x00010)
#define GDMA2_ERRORS_STAT_RD_BD_NEXT_ADDR_POS	 (4)
#define GDMA2_ERRORS_STAT_WR_BD_MSK				 (0x00040)
#define GDMA2_ERRORS_STAT_WR_BD_POS				 (6)
#define GDMA2_ERRORS_STAT_WR_BD_SAMP_CNTR_MSK	 (0x00080)
#define GDMA2_ERRORS_STAT_WR_BD_SAMP_CNTR_POS	 (7)
#define GDMA2_ERRORS_STAT_WR_BD_ADDR_MSK		 (0x00100)
#define GDMA2_ERRORS_STAT_WR_BD_ADDR_POS		 (8)
#define GDMA2_ERRORS_STAT_WR_BD_NEXT_ADDR_MSK	 (0x00200)
#define GDMA2_ERRORS_STAT_WR_BD_NEXT_ADDR_POS	 (9)
#define GDMA2_TRANS_CNTR						 (BASE_ADDRESS_GDMA2 + 0x0C44)
#define GDMA2_TRANS_CNTR_DMA_TRANS_CNTR_MSK		 (0x000FF)
#define GDMA2_TRANS_CNTR_DMA_TRANS_CNTR_POS		 (0)
#define GDMA2_DMA_CUR_RD_ACUM_LEN_STAT			 (BASE_ADDRESS_GDMA2 + 0x0C48)
#define GDMA2_DMA_CUR_RD_ACUM_LEN_STAT_CUR_RD_ACUM_LEN_MSK (0xFFFFFF)
#define GDMA2_DMA_CUR_RD_ACUM_LEN_STAT_CUR_RD_ACUM_LEN_POS (0)
#define GDMA2_DMA_NEXT_RD_BD_ADDR_STAT			 (BASE_ADDRESS_GDMA2 + 0x0C4c)
#define GDMA2_DMA_NEXT_RD_BD_ADDR_STAT_NEXT_BD_RD_ADDR_MSK (0xFFFFFFFF)
#define GDMA2_DMA_NEXT_RD_BD_ADDR_STAT_NEXT_BD_RD_ADDR_POS (0)
#define GDMA2_DMA_START_RD_ADDR_STAT			 (BASE_ADDRESS_GDMA2 + 0x0C50)
#define GDMA2_DMA_START_RD_ADDR_STAT_START_RD_ADDR_MSK (0xFFFFFFFF)
#define GDMA2_DMA_START_RD_ADDR_STAT_START_RD_ADDR_POS (0)
#define GDMA2_DMA_CUR_WR_ACUM_LEN_STAT			 (BASE_ADDRESS_GDMA2 + 0x0C54)
#define GDMA2_DMA_CUR_WR_ACUM_LEN_STAT_CUR_WR_ACUM_LEN_MSK (0xFFFFFF)
#define GDMA2_DMA_CUR_WR_ACUM_LEN_STAT_CUR_WR_ACUM_LEN_POS (0)
#define GDMA2_DMA_NEXT_WR_BD_ADDR_STAT			 (BASE_ADDRESS_GDMA2 + 0x0C58)
#define GDMA2_DMA_NEXT_WR_BD_ADDR_STAT_NEXT_BD_WR_ADDR_MSK (0xFFFFFFFF)
#define GDMA2_DMA_NEXT_WR_BD_ADDR_STAT_NEXT_BD_WR_ADDR_POS (0)
#define GDMA2_DMA_START_WR_ADDR_STAT			 (BASE_ADDRESS_GDMA2 + 0x0C5c)
#define GDMA2_DMA_START_WR_ADDR_STAT_START_WR_ADDR_MSK (0xFFFFFFFF)
#define GDMA2_DMA_START_WR_ADDR_STAT_START_WR_ADDR_POS (0)
#define GDMA2_DMA_ALIGN_F2AL_AVAIL				 (BASE_ADDRESS_GDMA2 + 0x0C60)
#define GDMA2_DMA_ALIGN_F2AL_AVAIL_DATA_MSK		 (0x001FF)
#define GDMA2_DMA_ALIGN_F2AL_AVAIL_DATA_POS		 (0)
#define GDMA2_DMA_ALIGN_AL2F_AVAIL				 (BASE_ADDRESS_GDMA2 + 0x0C64)
#define GDMA2_DMA_ALIGN_AL2F_AVAIL_DATA_MSK		 (0x001FF)
#define GDMA2_DMA_ALIGN_AL2F_AVAIL_DATA_POS		 (0)
#define GDMA2_DMA_RD_BW_CTRL_STAT				 (BASE_ADDRESS_GDMA2 + 0x0C68)
#define GDMA2_DMA_RD_BW_CTRL_STAT_COUNTER_MSK	 (0xFFFF0000)
#define GDMA2_DMA_RD_BW_CTRL_STAT_COUNTER_POS	 (16)
#define GDMA2_DMA_RD_BW_CTRL_STAT_LIMIT_MSK		 (0x0FFFF)
#define GDMA2_DMA_RD_BW_CTRL_STAT_LIMIT_POS		 (0)
#define GDMA2_DMA_WR_BW_CTRL_STAT				 (BASE_ADDRESS_GDMA2 + 0x0C6C)
#define GDMA2_DMA_WR_BW_CTRL_STAT_COUNTER_MSK	 (0xFFFF0000)
#define GDMA2_DMA_WR_BW_CTRL_STAT_COUNTER_POS	 (16)
#define GDMA2_DMA_WR_BW_CTRL_STAT_LIMIT_MSK		 (0x0FFFF)
#define GDMA2_DMA_WR_BW_CTRL_STAT_LIMIT_POS		 (0)
#define GDMA2_DMA_RD_BW_CTRL_INT				 (BASE_ADDRESS_GDMA2 + 0x0C70)
#define GDMA2_DMA_RD_BW_CTRL_INT_WAIT_FOR_FIFO_MSK (0x00001)
#define GDMA2_DMA_RD_BW_CTRL_INT_WAIT_FOR_FIFO_POS (0)
#define GDMA2_DMA_RD_BW_CTRL_INT_LIMIT_MSK		 (0x00002)
#define GDMA2_DMA_RD_BW_CTRL_INT_LIMIT_POS		 (1)
#define GDMA2_DMA_WR_BW_CTRL_INT				 (BASE_ADDRESS_GDMA2 + 0x0C74)
#define GDMA2_DMA_WR_BW_CTRL_INT_WAIT_FOR_DATA_MSK (0x00001)
#define GDMA2_DMA_WR_BW_CTRL_INT_WAIT_FOR_DATA_POS (0)
#define GDMA2_DMA_WR_BW_CTRL_INT_LIMIT_MSK		 (0x00002)
#define GDMA2_DMA_WR_BW_CTRL_INT_LIMIT_POS		 (1)
#define GDMA2_DMA_CMD_RD_ADDR_STAT				 (BASE_ADDRESS_GDMA2 + 0x0C78)
#define GDMA2_DMA_CMD_RD_ADDR_STAT_DATA_MSK		 (0xFFFFFFFF)
#define GDMA2_DMA_CMD_RD_ADDR_STAT_DATA_POS		 (0)
#define GDMA2_DMA_CMD_WR_ADDR_STAT				 (BASE_ADDRESS_GDMA2 + 0x0C7C)
#define GDMA2_DMA_CMD_WR_ADDR_STAT_DATA_MSK		 (0xFFFFFFFF)
#define GDMA2_DMA_CMD_WR_ADDR_STAT_DATA_POS		 (0)
#define GDMA2_DMA_CMD_CMD_LEN_STAT				 (BASE_ADDRESS_GDMA2 + 0x0C80)
#define GDMA2_DMA_CMD_CMD_LEN_STAT_CMD_ID_MSK	 (0xFF000000)
#define GDMA2_DMA_CMD_CMD_LEN_STAT_CMD_ID_POS	 (24)
#define GDMA2_DMA_CMD_CMD_LEN_STAT_LENGTH_MSK	 (0xFFFFFF)
#define GDMA2_DMA_CMD_CMD_LEN_STAT_LENGTH_POS	 (0)
#define GDMA2_DMA_CMD_CTRL_STAT					 (BASE_ADDRESS_GDMA2 + 0x0C84)
#define GDMA2_DMA_CMD_CTRL_STAT_DATA_MSK		 (0xFFFFFFFF)
#define GDMA2_DMA_CMD_CTRL_STAT_DATA_POS		 (0)
#define GDMA2_DMA_CH0_SEL						 (BASE_ADDRESS_GDMA2 + 0x0CC0)
#define GDMA2_DMA_CH0_SEL_DATA_MSK				 (0x0000F)
#define GDMA2_DMA_CH0_SEL_DATA_POS				 (0)
#define GDMA2_DMA_CH1_SEL						 (BASE_ADDRESS_GDMA2 + 0x0CC4)
#define GDMA2_DMA_CH1_SEL_DATA_MSK				 (0x0000F)
#define GDMA2_DMA_CH1_SEL_DATA_POS				 (0)
#define GDMA2_DMA_CH2_SEL						 (BASE_ADDRESS_GDMA2 + 0x0CC8)
#define GDMA2_DMA_CH2_SEL_DATA_MSK				 (0x0000F)
#define GDMA2_DMA_CH2_SEL_DATA_POS				 (0)
#define GDMA2_DMA_CH3_SEL						 (BASE_ADDRESS_GDMA2 + 0x0CCC)
#define GDMA2_DMA_CH3_SEL_DATA_MSK				 (0x0000F)
#define GDMA2_DMA_CH3_SEL_DATA_POS				 (0)
#define GDMA2_DMA_CH4_SEL						 (BASE_ADDRESS_GDMA2 + 0x0CD0)
#define GDMA2_DMA_CH4_SEL_DATA_MSK				 (0x0000F)
#define GDMA2_DMA_CH4_SEL_DATA_POS				 (0)
#define GDMA2_DMA_CH5_SEL						 (BASE_ADDRESS_GDMA2 + 0x0CD4)
#define GDMA2_DMA_CH5_SEL_DATA_MSK				 (0x0000F)
#define GDMA2_DMA_CH5_SEL_DATA_POS				 (0)
#define GDMA2_DMA_CH6_SEL						 (BASE_ADDRESS_GDMA2 + 0x0CD8)
#define GDMA2_DMA_CH6_SEL_DATA_MSK				 (0x0000F)
#define GDMA2_DMA_CH6_SEL_DATA_POS				 (0)
#define GDMA2_DMA_CH7_SEL						 (BASE_ADDRESS_GDMA2 + 0x0CDC)
#define GDMA2_DMA_CH7_SEL_DATA_MSK				 (0x0000F)
#define GDMA2_DMA_CH7_SEL_DATA_POS				 (0)
#define GDMA2_DMA_ENDLESS_TRANS_EN				 (BASE_ADDRESS_GDMA2 + 0x0D40)
#define GDMA2_DMA_ENDLESS_TRANS_EN_ENDLESS_WR_TRANS_EN_MSK (0x00002)
#define GDMA2_DMA_ENDLESS_TRANS_EN_ENDLESS_WR_TRANS_EN_POS (1)
#define GDMA2_DMA_ENDLESS_TRANS_EN_ENDLESS_RD_TRANS_EN_MSK (0x00001)
#define GDMA2_DMA_ENDLESS_TRANS_EN_ENDLESS_RD_TRANS_EN_POS (0)
#define GDMA2_DMA_ENDLESS_TRANS_START_ADDR		 (BASE_ADDRESS_GDMA2 + 0x0D44)
#define GDMA2_DMA_ENDLESS_TRANS_START_ADDR_ENDLESS_TRANS_START_ADDR_MSK (0xFFFFFFFF)
#define GDMA2_DMA_ENDLESS_TRANS_START_ADDR_ENDLESS_TRANS_START_ADDR_POS (0)
#define GDMA2_DMA_ENDLESS_TRANS_END_ADDR		 (BASE_ADDRESS_GDMA2 + 0x0D48)
#define GDMA2_DMA_ENDLESS_TRANS_END_ADDR_ENDLESS_TRANS_END_ADDR_MSK (0xFFFFFFFF)
#define GDMA2_DMA_ENDLESS_TRANS_END_ADDR_ENDLESS_TRANS_END_ADDR_POS (0)
#define GDMA2_DMA_ENDLESS_TRANS_END_ADDR_ENDLESS_TRANS_END_ADDR_MSK_DUPLICATE_1 (0xFFFFFFFF)
#define GDMA2_DMA_ENDLESS_TRANS_END_ADDR_ENDLESS_TRANS_END_ADDR_POS (0)
#define BASE_ADDRESS_SERIAL_FLASH_CTRL_GENERAL	 0xBD006000
#define SERIAL_FLASH_CTRL_GENERAL_SFC_CFG		 (BASE_ADDRESS_SERIAL_FLASH_CTRL_GENERAL + 0x000)
#define SERIAL_FLASH_CTRL_GENERAL_SFC_CFG_SCK_TO_FLASH_ALWAYS_ENABLE_EN_MSK (0x80000000)
#define SERIAL_FLASH_CTRL_GENERAL_SFC_CFG_SCK_TO_FLASH_ALWAYS_ENABLE_EN_POS (31)
#define SERIAL_FLASH_CTRL_GENERAL_SFC_CFG_PSRAM_EN_CS1_MSK (0x40000000)
#define SERIAL_FLASH_CTRL_GENERAL_SFC_CFG_PSRAM_EN_CS1_POS (30)
#define SERIAL_FLASH_CTRL_GENERAL_SFC_CFG_PSRAM_EN_CS0_MSK (0x20000000)
#define SERIAL_FLASH_CTRL_GENERAL_SFC_CFG_PSRAM_EN_CS0_POS (29)
#define SERIAL_FLASH_CTRL_GENERAL_SFC_CFG_MASK_WRITE_ERASE_FROM_GENERAL_INT_MSK (0x10000000)
#define SERIAL_FLASH_CTRL_GENERAL_SFC_CFG_MASK_WRITE_ERASE_FROM_GENERAL_INT_POS (28)
#define SERIAL_FLASH_CTRL_GENERAL_SFC_CFG_WRITE_ERASE_STARVATION_CNT_EN_MSK (0x8000000)
#define SERIAL_FLASH_CTRL_GENERAL_SFC_CFG_WRITE_ERASE_STARVATION_CNT_EN_POS (27)
#define SERIAL_FLASH_CTRL_GENERAL_SFC_CFG_SFR_WR_STARV_MSK (0x4000000)
#define SERIAL_FLASH_CTRL_GENERAL_SFC_CFG_SFR_WR_STARV_POS (26)
#define SERIAL_FLASH_CTRL_GENERAL_SFC_CFG_SFR_SUS_RES_EN_MSK (0x2000000)
#define SERIAL_FLASH_CTRL_GENERAL_SFC_CFG_SFR_SUS_RES_EN_POS (25)
#define SERIAL_FLASH_CTRL_GENERAL_SFC_CFG_PSRAM_USE_DQS_CS1_MSK (0x1000000)
#define SERIAL_FLASH_CTRL_GENERAL_SFC_CFG_PSRAM_USE_DQS_CS1_POS (24)
#define SERIAL_FLASH_CTRL_GENERAL_SFC_CFG_PSRAM_USE_DQS_CS0_MSK (0x800000)
#define SERIAL_FLASH_CTRL_GENERAL_SFC_CFG_PSRAM_USE_DQS_CS0_POS (23)
#define SERIAL_FLASH_CTRL_GENERAL_SFC_CFG_PSRAM_NON_DM_BE_DIS_CS1_MSK (0x400000)
#define SERIAL_FLASH_CTRL_GENERAL_SFC_CFG_PSRAM_NON_DM_BE_DIS_CS1_POS (22)
#define SERIAL_FLASH_CTRL_GENERAL_SFC_CFG_PSRAM_NON_DM_BE_DIS_CS0_MSK (0x200000)
#define SERIAL_FLASH_CTRL_GENERAL_SFC_CFG_PSRAM_NON_DM_BE_DIS_CS0_POS (21)
#define SERIAL_FLASH_CTRL_GENERAL_SFC_CFG_EARLY_RESUME_EN_MSK (0x100000)
#define SERIAL_FLASH_CTRL_GENERAL_SFC_CFG_EARLY_RESUME_EN_POS (20)
#define SERIAL_FLASH_CTRL_GENERAL_SFC_CFG_DO_SELF_WREN_MSK (0x00100)
#define SERIAL_FLASH_CTRL_GENERAL_SFC_CFG_DO_SELF_WREN_POS (8)
#define SERIAL_FLASH_CTRL_GENERAL_SFC_CFG_DO_SELF_POLL_MSK (0x00080)
#define SERIAL_FLASH_CTRL_GENERAL_SFC_CFG_DO_SELF_POLL_POS (7)
#define SERIAL_FLASH_CTRL_GENERAL_SFC_CFG_SEPARATE_CUSTOM_MSK (0x00040)
#define SERIAL_FLASH_CTRL_GENERAL_SFC_CFG_SEPARATE_CUSTOM_POS (6)
#define SERIAL_FLASH_CTRL_GENERAL_SFC_CFG_CONT_DATA_MSK (0x00020)
#define SERIAL_FLASH_CTRL_GENERAL_SFC_CFG_CONT_DATA_POS (5)
#define SERIAL_FLASH_CTRL_GENERAL_SFC_CFG_HOLD_N_VAL_MSK (0x00010)
#define SERIAL_FLASH_CTRL_GENERAL_SFC_CFG_HOLD_N_VAL_POS (4)
#define SERIAL_FLASH_CTRL_GENERAL_SFC_CFG_HOLD_OEN_MSK (0x00008)
#define SERIAL_FLASH_CTRL_GENERAL_SFC_CFG_HOLD_OEN_POS (3)
#define SERIAL_FLASH_CTRL_GENERAL_SFC_CFG_READ_TYPE_MSK (0x00004)
#define SERIAL_FLASH_CTRL_GENERAL_SFC_CFG_READ_TYPE_POS (2)
#define SERIAL_FLASH_CTRL_GENERAL_SFC_CFG_WP_N_VAL_MSK (0x00002)
#define SERIAL_FLASH_CTRL_GENERAL_SFC_CFG_WP_N_VAL_POS (1)
#define SERIAL_FLASH_CTRL_GENERAL_SFC_CFG_WP_OEN_MSK (0x00001)
#define SERIAL_FLASH_CTRL_GENERAL_SFC_CFG_WP_OEN_POS (0)
#define SERIAL_FLASH_CTRL_GENERAL_ALWAYS_CONTINUE_COUNTER_MAX (BASE_ADDRESS_SERIAL_FLASH_CTRL_GENERAL + 0x004)
#define SERIAL_FLASH_CTRL_GENERAL_ALWAYS_CONTINUE_COUNTER_MAX_ALWAYS_CONTINUE_COUNTER_ENDLESS_MSK (0x10000)
#define SERIAL_FLASH_CTRL_GENERAL_ALWAYS_CONTINUE_COUNTER_MAX_ALWAYS_CONTINUE_COUNTER_ENDLESS_POS (16)
#define SERIAL_FLASH_CTRL_GENERAL_ALWAYS_CONTINUE_COUNTER_MAX_ALWAYS_CONTINUE_COUNTER_MAX_VALUE_MSK (0x0FFFF)
#define SERIAL_FLASH_CTRL_GENERAL_ALWAYS_CONTINUE_COUNTER_MAX_ALWAYS_CONTINUE_COUNTER_MAX_VALUE_POS (0)
#define SERIAL_FLASH_CTRL_GENERAL_SFC_DMA_REQ_CFG (BASE_ADDRESS_SERIAL_FLASH_CTRL_GENERAL + 0x008)
#define SERIAL_FLASH_CTRL_GENERAL_SFC_DMA_REQ_CFG_PROTECT_DMA_REQ_FROM_BP_EN_MSK (0x00002)
#define SERIAL_FLASH_CTRL_GENERAL_SFC_DMA_REQ_CFG_PROTECT_DMA_REQ_FROM_BP_EN_POS (1)
#define SERIAL_FLASH_CTRL_GENERAL_SFC_DMA_REQ_CFG_UNIFY_ANY_CONSEQUENT_REQ_EN_MSK (0x00001)
#define SERIAL_FLASH_CTRL_GENERAL_SFC_DMA_REQ_CFG_UNIFY_ANY_CONSEQUENT_REQ_EN_POS (0)
#define BASE_ADDRESS_SERIAL_FLASH_CTRL_CS0		 0xBD006080
#define SERIAL_FLASH_CTRL_CS0_SFC_CFG			 (BASE_ADDRESS_SERIAL_FLASH_CTRL_CS0 + 0x000)
#define SERIAL_FLASH_CTRL_CS0_SFC_CFG_CS_ACTIVE_CNT_EN_MSK (0x20000)
#define SERIAL_FLASH_CTRL_CS0_SFC_CFG_CS_ACTIVE_CNT_EN_POS (17)
#define SERIAL_FLASH_CTRL_CS0_SFC_CFG_BOUNDARY_CROSS_SIZE_MSK (0x18000)
#define SERIAL_FLASH_CTRL_CS0_SFC_CFG_BOUNDARY_CROSS_SIZE_POS (15)
#define SERIAL_FLASH_CTRL_CS0_SFC_CFG_DTR_DATA_WR_MSK (0x04000)
#define SERIAL_FLASH_CTRL_CS0_SFC_CFG_DTR_DATA_WR_POS (14)
#define SERIAL_FLASH_CTRL_CS0_SFC_CFG_DTR_ADDR_WR_MSK (0x02000)
#define SERIAL_FLASH_CTRL_CS0_SFC_CFG_DTR_ADDR_WR_POS (13)
#define SERIAL_FLASH_CTRL_CS0_SFC_CFG_DTR_SEL_MSK (0x01000)
#define SERIAL_FLASH_CTRL_CS0_SFC_CFG_DTR_SEL_POS (12)
#define SERIAL_FLASH_CTRL_CS0_SFC_CFG_DTR_OP_POLL_MSK (0x00800)
#define SERIAL_FLASH_CTRL_CS0_SFC_CFG_DTR_OP_POLL_POS (11)
#define SERIAL_FLASH_CTRL_CS0_SFC_CFG_DTR_ADDR_POLL_MSK (0x00400)
#define SERIAL_FLASH_CTRL_CS0_SFC_CFG_DTR_ADDR_POLL_POS (10)
#define SERIAL_FLASH_CTRL_CS0_SFC_CFG_DTR_DATA_POLL_MSK (0x00200)
#define SERIAL_FLASH_CTRL_CS0_SFC_CFG_DTR_DATA_POLL_POS (9)
#define SERIAL_FLASH_CTRL_CS0_SFC_CFG_DTR_RD_POS_EDGE_FIRST_MSK (0x00100)
#define SERIAL_FLASH_CTRL_CS0_SFC_CFG_DTR_RD_POS_EDGE_FIRST_POS (8)
#define SERIAL_FLASH_CTRL_CS0_SFC_CFG_DTR_DUMMY_MUL2_MSK (0x00080)
#define SERIAL_FLASH_CTRL_CS0_SFC_CFG_DTR_DUMMY_MUL2_POS (7)
#define SERIAL_FLASH_CTRL_CS0_SFC_CFG_LIMIT_1K_BOUNDARY_CROSS_MSK (0x00040)
#define SERIAL_FLASH_CTRL_CS0_SFC_CFG_LIMIT_1K_BOUNDARY_CROSS_POS (6)
#define SERIAL_FLASH_CTRL_CS0_SFC_CFG_SFR_DTR_MSK (0x00020)
#define SERIAL_FLASH_CTRL_CS0_SFC_CFG_SFR_DTR_POS (5)
#define SERIAL_FLASH_CTRL_CS0_SFC_CFG_WR_DTR_MSK (0x00010)
#define SERIAL_FLASH_CTRL_CS0_SFC_CFG_WR_DTR_POS (4)
#define SERIAL_FLASH_CTRL_CS0_SFC_CFG_DTR_FOR_CLOCK_MSK (0x00008)
#define SERIAL_FLASH_CTRL_CS0_SFC_CFG_DTR_FOR_CLOCK_POS (3)
#define SERIAL_FLASH_CTRL_CS0_SFC_CFG_DTR_FOR_OPCODE_MSK (0x00004)
#define SERIAL_FLASH_CTRL_CS0_SFC_CFG_DTR_FOR_OPCODE_POS (2)
#define SERIAL_FLASH_CTRL_CS0_SFC_CFG_DTR_FOR_ADDR_MSK (0x00002)
#define SERIAL_FLASH_CTRL_CS0_SFC_CFG_DTR_FOR_ADDR_POS (1)
#define SERIAL_FLASH_CTRL_CS0_SFC_CFG_DTR_FOR_DATA_MSK (0x00001)
#define SERIAL_FLASH_CTRL_CS0_SFC_CFG_DTR_FOR_DATA_POS (0)
#define SERIAL_FLASH_CTRL_CS0_SFC_OPCODES_RD	 (BASE_ADDRESS_SERIAL_FLASH_CTRL_CS0 + 0x004)
#define SERIAL_FLASH_CTRL_CS0_SFC_OPCODES_RD_READ_MSK (0xFF000000)
#define SERIAL_FLASH_CTRL_CS0_SFC_OPCODES_RD_READ_POS (24)
#define SERIAL_FLASH_CTRL_CS0_SFC_OPCODES_RD_READ2_MSK (0xFF0000)
#define SERIAL_FLASH_CTRL_CS0_SFC_OPCODES_RD_READ2_POS (16)
#define SERIAL_FLASH_CTRL_CS0_SFC_OPCODES_RD_FAST_READ_MSK (0x0FF00)
#define SERIAL_FLASH_CTRL_CS0_SFC_OPCODES_RD_FAST_READ_POS (8)
#define SERIAL_FLASH_CTRL_CS0_SFC_OPCODES_RD_FAST_READ2_MSK (0x000FF)
#define SERIAL_FLASH_CTRL_CS0_SFC_OPCODES_RD_FAST_READ2_POS (0)
#define SERIAL_FLASH_CTRL_CS0_SFC_OPCODES_WR	 (BASE_ADDRESS_SERIAL_FLASH_CTRL_CS0 + 0x008)
#define SERIAL_FLASH_CTRL_CS0_SFC_OPCODES_WR_WREN_MSK (0xFF000000)
#define SERIAL_FLASH_CTRL_CS0_SFC_OPCODES_WR_WREN_POS (24)
#define SERIAL_FLASH_CTRL_CS0_SFC_OPCODES_WR_WREN2_MSK (0xFF0000)
#define SERIAL_FLASH_CTRL_CS0_SFC_OPCODES_WR_WREN2_POS (16)
#define SERIAL_FLASH_CTRL_CS0_SFC_OPCODES_WR_PP_WRITE_MSK (0x0FF00)
#define SERIAL_FLASH_CTRL_CS0_SFC_OPCODES_WR_PP_WRITE_POS (8)
#define SERIAL_FLASH_CTRL_CS0_SFC_OPCODES_WR_PP_WRITE2_MSK (0x000FF)
#define SERIAL_FLASH_CTRL_CS0_SFC_OPCODES_WR_PP_WRITE2_POS (0)
#define SERIAL_FLASH_CTRL_CS0_SFC_OPCODES_SUS	 (BASE_ADDRESS_SERIAL_FLASH_CTRL_CS0 + 0x00C)
#define SERIAL_FLASH_CTRL_CS0_SFC_OPCODES_SUS_SUSPEND_OPCODE_MSK (0xFFFF0000)
#define SERIAL_FLASH_CTRL_CS0_SFC_OPCODES_SUS_SUSPEND_OPCODE_POS (16)
#define SERIAL_FLASH_CTRL_CS0_SFC_OPCODES_SUS_RESUME_OPCODE_MSK (0x0FFFF)
#define SERIAL_FLASH_CTRL_CS0_SFC_OPCODES_SUS_RESUME_OPCODE_POS (0)
#define SERIAL_FLASH_CTRL_CS0_CUSTOM_CFG		 (BASE_ADDRESS_SERIAL_FLASH_CTRL_CS0 + 0x010)
#define SERIAL_FLASH_CTRL_CS0_CUSTOM_CFG_DATA_WIDTH_MSK (0xC0000000)
#define SERIAL_FLASH_CTRL_CS0_CUSTOM_CFG_DATA_WIDTH_POS (30)
#define SERIAL_FLASH_CTRL_CS0_CUSTOM_CFG_ADDR_WIDTH_MSK (0x30000000)
#define SERIAL_FLASH_CTRL_CS0_CUSTOM_CFG_ADDR_WIDTH_POS (28)
#define SERIAL_FLASH_CTRL_CS0_CUSTOM_CFG_OPCODE_WIDTH_MSK (0xC000000)
#define SERIAL_FLASH_CTRL_CS0_CUSTOM_CFG_OPCODE_WIDTH_POS (26)
#define SERIAL_FLASH_CTRL_CS0_CUSTOM_CFG_DUMMY_CYCLE_COUNT_MSK (0x3F00000)
#define SERIAL_FLASH_CTRL_CS0_CUSTOM_CFG_DUMMY_CYCLE_COUNT_POS (20)
#define SERIAL_FLASH_CTRL_CS0_CUSTOM_CFG_GLOBAL_DUMMY_PATTERN_EN_MSK (0x80000)
#define SERIAL_FLASH_CTRL_CS0_CUSTOM_CFG_GLOBAL_DUMMY_PATTERN_EN_POS (19)
#define SERIAL_FLASH_CTRL_CS0_CUSTOM_CFG_DUMMY_RD_BOTH_3STATE_MSK (0x40000)
#define SERIAL_FLASH_CTRL_CS0_CUSTOM_CFG_DUMMY_RD_BOTH_3STATE_POS (18)
#define SERIAL_FLASH_CTRL_CS0_CUSTOM_CFG_OPCODE_SIZE_MSK (0x3F000)
#define SERIAL_FLASH_CTRL_CS0_CUSTOM_CFG_OPCODE_SIZE_POS (12)
#define SERIAL_FLASH_CTRL_CS0_CUSTOM_CFG_ADDRESS_SIZE_MSK (0x00FC0)
#define SERIAL_FLASH_CTRL_CS0_CUSTOM_CFG_ADDRESS_SIZE_POS (6)
#define SERIAL_FLASH_CTRL_CS0_CUSTOM_CFG_OPCODE_DUMMY_DATA_MSK (0x00020)
#define SERIAL_FLASH_CTRL_CS0_CUSTOM_CFG_OPCODE_DUMMY_DATA_POS (5)
#define SERIAL_FLASH_CTRL_CS0_CUSTOM_CFG_DUMMY_PATTERN_SIZE_MSK (0x0001F)
#define SERIAL_FLASH_CTRL_CS0_CUSTOM_CFG_DUMMY_PATTERN_SIZE_POS (0)
#define SERIAL_FLASH_CTRL_CS0_CUSTOM_DUMMY_WRITE (BASE_ADDRESS_SERIAL_FLASH_CTRL_CS0 + 0x014)
#define SERIAL_FLASH_CTRL_CS0_CUSTOM_DUMMY_WRITE_DUMMY_WR_BOTH_NOT_3STATE_MSK (0x80000000)
#define SERIAL_FLASH_CTRL_CS0_CUSTOM_DUMMY_WRITE_DUMMY_WR_BOTH_NOT_3STATE_POS (31)
#define SERIAL_FLASH_CTRL_CS0_CUSTOM_DUMMY_WRITE_DUMMY_WR_CYCLE_COUNT_MSK (0x3F0000)
#define SERIAL_FLASH_CTRL_CS0_CUSTOM_DUMMY_WRITE_DUMMY_WR_CYCLE_COUNT_POS (16)
#define SERIAL_FLASH_CTRL_CS0_CUSTOM_DUMMY_WRITE_DUMMY_WR_PATTERN_EN_MSK (0x01000)
#define SERIAL_FLASH_CTRL_CS0_CUSTOM_DUMMY_WRITE_DUMMY_WR_PATTERN_EN_POS (12)
#define SERIAL_FLASH_CTRL_CS0_CUSTOM_DUMMY_WRITE_DUMMY_WR_PATTERN_SIZE_MSK (0x001F0)
#define SERIAL_FLASH_CTRL_CS0_CUSTOM_DUMMY_WRITE_DUMMY_WR_PATTERN_SIZE_POS (4)
#define SERIAL_FLASH_CTRL_CS0_CUSTOM_DUMMY_WRITE_SEPORATE_CUSTOM_WRITE_MSK (0x00001)
#define SERIAL_FLASH_CTRL_CS0_CUSTOM_DUMMY_WRITE_SEPORATE_CUSTOM_WRITE_POS (0)
#define SERIAL_FLASH_CTRL_CS0_NUM_CLKS_BEF_DATA	 (BASE_ADDRESS_SERIAL_FLASH_CTRL_CS0 + 0x018)
#define SERIAL_FLASH_CTRL_CS0_NUM_CLKS_BEF_DATA_POLL_SYNC_MSK (0xFF000000)
#define SERIAL_FLASH_CTRL_CS0_NUM_CLKS_BEF_DATA_POLL_SYNC_POS (24)
#define SERIAL_FLASH_CTRL_CS0_NUM_CLKS_BEF_DATA_VAL_SYNC_MSK (0xFF0000)
#define SERIAL_FLASH_CTRL_CS0_NUM_CLKS_BEF_DATA_VAL_SYNC_POS (16)
#define SERIAL_FLASH_CTRL_CS0_NUM_CLKS_BEF_DATA_POLL_MSK (0x0FF00)
#define SERIAL_FLASH_CTRL_CS0_NUM_CLKS_BEF_DATA_POLL_POS (8)
#define SERIAL_FLASH_CTRL_CS0_NUM_CLKS_BEF_DATA_VAL_MSK (0x000FF)
#define SERIAL_FLASH_CTRL_CS0_NUM_CLKS_BEF_DATA_VAL_POS (0)
#define SERIAL_FLASH_CTRL_CS0_SM_WAIT			 (BASE_ADDRESS_SERIAL_FLASH_CTRL_CS0 + 0x01C)
#define SERIAL_FLASH_CTRL_CS0_SM_WAIT_WAIT3_CYCLES_MANIPULATION_DISABLE_MSK (0x8000000)
#define SERIAL_FLASH_CTRL_CS0_SM_WAIT_WAIT3_CYCLES_MANIPULATION_DISABLE_POS (27)
#define SERIAL_FLASH_CTRL_CS0_SM_WAIT_WAIT2_CYCLES_MANIPULATION_DISABLE_MSK (0x4000000)
#define SERIAL_FLASH_CTRL_CS0_SM_WAIT_WAIT2_CYCLES_MANIPULATION_DISABLE_POS (26)
#define SERIAL_FLASH_CTRL_CS0_SM_WAIT_WAIT1_CYCLES_MANIPULATION_DISABLE_MSK (0x2000000)
#define SERIAL_FLASH_CTRL_CS0_SM_WAIT_WAIT1_CYCLES_MANIPULATION_DISABLE_POS (25)
#define SERIAL_FLASH_CTRL_CS0_SM_WAIT_WAIT0_CYCLES_MANIPULATION_DISABLE_MSK (0x1000000)
#define SERIAL_FLASH_CTRL_CS0_SM_WAIT_WAIT0_CYCLES_MANIPULATION_DISABLE_POS (24)
#define SERIAL_FLASH_CTRL_CS0_SM_WAIT_WAIT3_CYCLES_MSK (0xFC0000)
#define SERIAL_FLASH_CTRL_CS0_SM_WAIT_WAIT3_CYCLES_POS (18)
#define SERIAL_FLASH_CTRL_CS0_SM_WAIT_WAIT2_CYCLES_MSK (0x3F000)
#define SERIAL_FLASH_CTRL_CS0_SM_WAIT_WAIT2_CYCLES_POS (12)
#define SERIAL_FLASH_CTRL_CS0_SM_WAIT_WAIT1_CYCLES_MSK (0x00FC0)
#define SERIAL_FLASH_CTRL_CS0_SM_WAIT_WAIT1_CYCLES_POS (6)
#define SERIAL_FLASH_CTRL_CS0_SM_WAIT_WAIT0_CYCLES_MSK (0x0003F)
#define SERIAL_FLASH_CTRL_CS0_SM_WAIT_WAIT0_CYCLES_POS (0)
#define SERIAL_FLASH_CTRL_CS0_INTERRUPT_DATA_CFG (BASE_ADDRESS_SERIAL_FLASH_CTRL_CS0 + 0x020)
#define SERIAL_FLASH_CTRL_CS0_INTERRUPT_DATA_CFG_INTERRUPT_ERASE_SUSPEND_VALUE_NEEDED_MSK (0x800000)
#define SERIAL_FLASH_CTRL_CS0_INTERRUPT_DATA_CFG_INTERRUPT_ERASE_SUSPEND_VALUE_NEEDED_POS (23)
#define SERIAL_FLASH_CTRL_CS0_INTERRUPT_DATA_CFG_INTERRUPT_ERASE_SUSPEND_PLACE_MSK (0x1F0000)
#define SERIAL_FLASH_CTRL_CS0_INTERRUPT_DATA_CFG_INTERRUPT_ERASE_SUSPEND_PLACE_POS (16)
#define SERIAL_FLASH_CTRL_CS0_INTERRUPT_DATA_CFG_INTERRUPT_WRITE_SUSPEND_VALUE_NEEDED_MSK (0x08000)
#define SERIAL_FLASH_CTRL_CS0_INTERRUPT_DATA_CFG_INTERRUPT_WRITE_SUSPEND_VALUE_NEEDED_POS (15)
#define SERIAL_FLASH_CTRL_CS0_INTERRUPT_DATA_CFG_INTERRUPT_WRITE_SUSPEND_PLACE_MSK (0x01F00)
#define SERIAL_FLASH_CTRL_CS0_INTERRUPT_DATA_CFG_INTERRUPT_WRITE_SUSPEND_PLACE_POS (8)
#define SERIAL_FLASH_CTRL_CS0_INTERRUPT_DATA_CFG_INTERRUPT_WIP_VALUE_NEEDED_MSK (0x00080)
#define SERIAL_FLASH_CTRL_CS0_INTERRUPT_DATA_CFG_INTERRUPT_WIP_VALUE_NEEDED_POS (7)
#define SERIAL_FLASH_CTRL_CS0_INTERRUPT_DATA_CFG_INTERRUPT_WIP_PLACE_MSK (0x0001F)
#define SERIAL_FLASH_CTRL_CS0_INTERRUPT_DATA_CFG_INTERRUPT_WIP_PLACE_POS (0)
#define SERIAL_FLASH_CTRL_CS0_SFC_ERASE_CFG		 (BASE_ADDRESS_SERIAL_FLASH_CTRL_CS0 + 0x024)
#define SERIAL_FLASH_CTRL_CS0_SFC_ERASE_CFG_ERASE_POSTCONFIG_WEN_EN_MSK (0x200000)
#define SERIAL_FLASH_CTRL_CS0_SFC_ERASE_CFG_ERASE_POSTCONFIG_WEN_EN_POS (21)
#define SERIAL_FLASH_CTRL_CS0_SFC_ERASE_CFG_ERASE_PRECONFIG_WEN_EN_MSK (0x100000)
#define SERIAL_FLASH_CTRL_CS0_SFC_ERASE_CFG_ERASE_PRECONFIG_WEN_EN_POS (20)
#define SERIAL_FLASH_CTRL_CS0_SFC_ERASE_CFG_ERASE_POSTCONFIG_OPCODE_WIDTH_MSK (0xC0000)
#define SERIAL_FLASH_CTRL_CS0_SFC_ERASE_CFG_ERASE_POSTCONFIG_OPCODE_WIDTH_POS (18)
#define SERIAL_FLASH_CTRL_CS0_SFC_ERASE_CFG_ERASE_POSTCONFIG_ADDR_WIDTH_MSK (0x30000)
#define SERIAL_FLASH_CTRL_CS0_SFC_ERASE_CFG_ERASE_POSTCONFIG_ADDR_WIDTH_POS (16)
#define SERIAL_FLASH_CTRL_CS0_SFC_ERASE_CFG_ER_ADDR_WIDTH_MSK (0x0C000)
#define SERIAL_FLASH_CTRL_CS0_SFC_ERASE_CFG_ER_ADDR_WIDTH_POS (14)
#define SERIAL_FLASH_CTRL_CS0_SFC_ERASE_CFG_ER_ADDR_SIZE_MSK (0x03F00)
#define SERIAL_FLASH_CTRL_CS0_SFC_ERASE_CFG_ER_ADDR_SIZE_POS (8)
#define SERIAL_FLASH_CTRL_CS0_SFC_ERASE_CFG_RESUME_OPCODE_WIDTH_MSK (0x000C0)
#define SERIAL_FLASH_CTRL_CS0_SFC_ERASE_CFG_RESUME_OPCODE_WIDTH_POS (6)
#define SERIAL_FLASH_CTRL_CS0_SFC_ERASE_CFG_SUSPEND_OPCODE_WIDTH_MSK (0x00030)
#define SERIAL_FLASH_CTRL_CS0_SFC_ERASE_CFG_SUSPEND_OPCODE_WIDTH_POS (4)
#define SERIAL_FLASH_CTRL_CS0_SFC_ERASE_CFG_ERASE_OPCODE_WIDTH_MSK (0x0000C)
#define SERIAL_FLASH_CTRL_CS0_SFC_ERASE_CFG_ERASE_OPCODE_WIDTH_POS (2)
#define SERIAL_FLASH_CTRL_CS0_SFC_ERASE_CFG_ERASE_POSTCONFIG_EN_MSK (0x00002)
#define SERIAL_FLASH_CTRL_CS0_SFC_ERASE_CFG_ERASE_POSTCONFIG_EN_POS (1)
#define SERIAL_FLASH_CTRL_CS0_SFC_ERASE_CFG_ERASE_PRECONFIG_EN_MSK (0x00001)
#define SERIAL_FLASH_CTRL_CS0_SFC_ERASE_CFG_ERASE_PRECONFIG_EN_POS (0)
#define SERIAL_FLASH_CTRL_CS0_SFC_ERASE_OPCODE_CFG (BASE_ADDRESS_SERIAL_FLASH_CTRL_CS0 + 0x028)
#define SERIAL_FLASH_CTRL_CS0_SFC_ERASE_OPCODE_CFG_ERASE_OPCODE_1_MSK (0xFFFF0000)
#define SERIAL_FLASH_CTRL_CS0_SFC_ERASE_OPCODE_CFG_ERASE_OPCODE_1_POS (16)
#define SERIAL_FLASH_CTRL_CS0_SFC_ERASE_OPCODE_CFG_ERASE_OPCODE_0_MSK (0x0FFFF)
#define SERIAL_FLASH_CTRL_CS0_SFC_ERASE_OPCODE_CFG_ERASE_OPCODE_0_POS (0)
#define SERIAL_FLASH_CTRL_CS0_SFC_ERASE_PRECONFIG_REG (BASE_ADDRESS_SERIAL_FLASH_CTRL_CS0 + 0x02C)
#define SERIAL_FLASH_CTRL_CS0_SFC_ERASE_PRECONFIG_REG_ERASE_PRECONFIG_ADDR_SIZE_MSK (0x380000)
#define SERIAL_FLASH_CTRL_CS0_SFC_ERASE_PRECONFIG_REG_ERASE_PRECONFIG_ADDR_SIZE_POS (19)
#define SERIAL_FLASH_CTRL_CS0_SFC_ERASE_PRECONFIG_REG_ERASE_PRECONFIG_DATA_SIZE_MSK (0x70000)
#define SERIAL_FLASH_CTRL_CS0_SFC_ERASE_PRECONFIG_REG_ERASE_PRECONFIG_DATA_SIZE_POS (16)
#define SERIAL_FLASH_CTRL_CS0_SFC_ERASE_PRECONFIG_REG_ERASE_PRECONFIG_OPCODE_MSK (0x0FFFF)
#define SERIAL_FLASH_CTRL_CS0_SFC_ERASE_PRECONFIG_REG_ERASE_PRECONFIG_OPCODE_POS (0)
#define SERIAL_FLASH_CTRL_CS0_SFC_ERASE_PRECONFIG_ADDR (BASE_ADDRESS_SERIAL_FLASH_CTRL_CS0 + 0x030)
#define SERIAL_FLASH_CTRL_CS0_SFC_ERASE_PRECONFIG_ADDR_ERASE_PRECONFIG_ADDR_MSK (0xFFFFFFFF)
#define SERIAL_FLASH_CTRL_CS0_SFC_ERASE_PRECONFIG_ADDR_ERASE_PRECONFIG_ADDR_POS (0)
#define SERIAL_FLASH_CTRL_CS0_SFC_ERASE_PRECONFIG_DATA_PRIOR (BASE_ADDRESS_SERIAL_FLASH_CTRL_CS0 + 0x034)
#define SERIAL_FLASH_CTRL_CS0_SFC_ERASE_PRECONFIG_DATA_PRIOR_ERASE_PRECONFIG_DATA_PRIOR_MSK (0xFFFFFFFF)
#define SERIAL_FLASH_CTRL_CS0_SFC_ERASE_PRECONFIG_DATA_PRIOR_ERASE_PRECONFIG_DATA_PRIOR_POS (0)
#define SERIAL_FLASH_CTRL_CS0_SFC_ERASE_PRECONFIG_DATA_POST (BASE_ADDRESS_SERIAL_FLASH_CTRL_CS0 + 0x038)
#define SERIAL_FLASH_CTRL_CS0_SFC_ERASE_PRECONFIG_DATA_POST_ERASE_PRECONFIG_DATA_POST_MSK (0xFFFFFFFF)
#define SERIAL_FLASH_CTRL_CS0_SFC_ERASE_PRECONFIG_DATA_POST_ERASE_PRECONFIG_DATA_POST_POS (0)
#define SERIAL_FLASH_CTRL_CS0_SUSPEND_WR_STT_CFG (BASE_ADDRESS_SERIAL_FLASH_CTRL_CS0 + 0x03C)
#define SERIAL_FLASH_CTRL_CS0_SUSPEND_WR_STT_CFG_SUSPEND_WR_STT_OPCODE_LSB8_FROM16_MSK (0xFF000000)
#define SERIAL_FLASH_CTRL_CS0_SUSPEND_WR_STT_CFG_SUSPEND_WR_STT_OPCODE_LSB8_FROM16_POS (24)
#define SERIAL_FLASH_CTRL_CS0_SUSPEND_WR_STT_CFG_SUSPEND_WR_STT_EN_MSK (0x10000)
#define SERIAL_FLASH_CTRL_CS0_SUSPEND_WR_STT_CFG_SUSPEND_WR_STT_EN_POS (16)
#define SERIAL_FLASH_CTRL_CS0_SUSPEND_WR_STT_CFG_SUSPEND_WR_STT_CMD_MSK (0x0FFFF)
#define SERIAL_FLASH_CTRL_CS0_SUSPEND_WR_STT_CFG_SUSPEND_WR_STT_CMD_POS (0)
#define SERIAL_FLASH_CTRL_CS0_SUSPEND_ERASE_STT_CFG (BASE_ADDRESS_SERIAL_FLASH_CTRL_CS0 + 0x040)
#define SERIAL_FLASH_CTRL_CS0_SUSPEND_ERASE_STT_CFG_SUSPEND_ERASE_STT_OPCODE_LSB8_FROM16_MSK (0xFF000000)
#define SERIAL_FLASH_CTRL_CS0_SUSPEND_ERASE_STT_CFG_SUSPEND_ERASE_STT_OPCODE_LSB8_FROM16_POS (24)
#define SERIAL_FLASH_CTRL_CS0_SUSPEND_ERASE_STT_CFG_SUSPEND_ERASE_STT_EN_MSK (0x10000)
#define SERIAL_FLASH_CTRL_CS0_SUSPEND_ERASE_STT_CFG_SUSPEND_ERASE_STT_EN_POS (16)
#define SERIAL_FLASH_CTRL_CS0_SUSPEND_ERASE_STT_CFG_SUSPEND_ERASE_STT_CMD_MSK (0x0FFFF)
#define SERIAL_FLASH_CTRL_CS0_SUSPEND_ERASE_STT_CFG_SUSPEND_ERASE_STT_CMD_POS (0)
#define SERIAL_FLASH_CTRL_CS0_WR_ATOMIC			 (BASE_ADDRESS_SERIAL_FLASH_CTRL_CS0 + 0x044)
#define SERIAL_FLASH_CTRL_CS0_WR_ATOMIC_SELF_POLL_OPCODE_LSB8_FROM16_MSK (0xFF000000)
#define SERIAL_FLASH_CTRL_CS0_WR_ATOMIC_SELF_POLL_OPCODE_LSB8_FROM16_POS (24)
#define SERIAL_FLASH_CTRL_CS0_WR_ATOMIC_POLL_DATA_WIDTH_MSK (0xC0000)
#define SERIAL_FLASH_CTRL_CS0_WR_ATOMIC_POLL_DATA_WIDTH_POS (18)
#define SERIAL_FLASH_CTRL_CS0_WR_ATOMIC_SELF_POLL_CMD_MSK (0x0FFFF)
#define SERIAL_FLASH_CTRL_CS0_WR_ATOMIC_SELF_POLL_CMD_POS (0)
#define SERIAL_FLASH_CTRL_CS0_SUSPEND_TIMING	 (BASE_ADDRESS_SERIAL_FLASH_CTRL_CS0 + 0x048)
#define SERIAL_FLASH_CTRL_CS0_SUSPEND_TIMING_SUSPEND_POLLING_AMOUNT_MSK (0xFFFF0000)
#define SERIAL_FLASH_CTRL_CS0_SUSPEND_TIMING_SUSPEND_POLLING_AMOUNT_POS (16)
#define SERIAL_FLASH_CTRL_CS0_SUSPEND_TIMING_SUSPEND_POLLING_CNT_MSK (0x0FFFF)
#define SERIAL_FLASH_CTRL_CS0_SUSPEND_TIMING_SUSPEND_POLLING_CNT_POS (0)
#define SERIAL_FLASH_CTRL_CS0_RESUME_TIMING		 (BASE_ADDRESS_SERIAL_FLASH_CTRL_CS0 + 0x04C)
#define SERIAL_FLASH_CTRL_CS0_RESUME_TIMING_MAX_UNTILL_SUSPEND_MSK (0xFFFF0000)
#define SERIAL_FLASH_CTRL_CS0_RESUME_TIMING_MAX_UNTILL_SUSPEND_POS (16)
#define SERIAL_FLASH_CTRL_CS0_RESUME_TIMING_MAX_UNTILL_RESUME_MSK (0x0FFFF)
#define SERIAL_FLASH_CTRL_CS0_RESUME_TIMING_MAX_UNTILL_RESUME_POS (0)
#define SERIAL_FLASH_CTRL_CS0_SUSPEND_RESUME_LATENCY (BASE_ADDRESS_SERIAL_FLASH_CTRL_CS0 + 0x050)
#define SERIAL_FLASH_CTRL_CS0_SUSPEND_RESUME_LATENCY_RESUME_LATENCY_CNT_MSK (0xFFFF0000)
#define SERIAL_FLASH_CTRL_CS0_SUSPEND_RESUME_LATENCY_RESUME_LATENCY_CNT_POS (16)
#define SERIAL_FLASH_CTRL_CS0_SUSPEND_RESUME_LATENCY_SUSPEND_LATENCY_CNT_MSK (0x0FFFF)
#define SERIAL_FLASH_CTRL_CS0_SUSPEND_RESUME_LATENCY_SUSPEND_LATENCY_CNT_POS (0)
#define SERIAL_FLASH_CTRL_CS0_CS_ACTIVE_COUNTER	 (BASE_ADDRESS_SERIAL_FLASH_CTRL_CS0 + 0x054)
#define SERIAL_FLASH_CTRL_CS0_CS_ACTIVE_COUNTER_CS_ACTIVE_COUNTER_MSK (0xFFFFFFFF)
#define SERIAL_FLASH_CTRL_CS0_CS_ACTIVE_COUNTER_CS_ACTIVE_COUNTER_POS (0)
#define SERIAL_FLASH_CTRL_CS0_RESUME_TIMING_MSB	 (BASE_ADDRESS_SERIAL_FLASH_CTRL_CS0 + 0x058)
#define SERIAL_FLASH_CTRL_CS0_RESUME_TIMING_MSB_MAX_UNTILL_SUSPEND_MSK (0xFFFF0000)
#define SERIAL_FLASH_CTRL_CS0_RESUME_TIMING_MSB_MAX_UNTILL_SUSPEND_POS (16)
#define SERIAL_FLASH_CTRL_CS0_RESUME_TIMING_MSB_MAX_UNTILL_RESUME_MSK (0x0FFFF)
#define SERIAL_FLASH_CTRL_CS0_RESUME_TIMING_MSB_MAX_UNTILL_RESUME_POS (0)
#define BASE_ADDRESS_SERIAL_FLASH_CTRL_CS1		 0xBD006100
#define SERIAL_FLASH_CTRL_CS1_SFC_CFG			 (BASE_ADDRESS_SERIAL_FLASH_CTRL_CS1 + 0x000)
#define SERIAL_FLASH_CTRL_CS1_SFC_CFG_CS_ACTIVE_CNT_EN_MSK (0x20000)
#define SERIAL_FLASH_CTRL_CS1_SFC_CFG_CS_ACTIVE_CNT_EN_POS (17)
#define SERIAL_FLASH_CTRL_CS1_SFC_CFG_BOUNDARY_CROSS_SIZE_MSK (0x18000)
#define SERIAL_FLASH_CTRL_CS1_SFC_CFG_BOUNDARY_CROSS_SIZE_POS (15)
#define SERIAL_FLASH_CTRL_CS1_SFC_CFG_DTR_DATA_WR_MSK (0x04000)
#define SERIAL_FLASH_CTRL_CS1_SFC_CFG_DTR_DATA_WR_POS (14)
#define SERIAL_FLASH_CTRL_CS1_SFC_CFG_DTR_ADDR_WR_MSK (0x02000)
#define SERIAL_FLASH_CTRL_CS1_SFC_CFG_DTR_ADDR_WR_POS (13)
#define SERIAL_FLASH_CTRL_CS1_SFC_CFG_DTR_SEL_MSK (0x01000)
#define SERIAL_FLASH_CTRL_CS1_SFC_CFG_DTR_SEL_POS (12)
#define SERIAL_FLASH_CTRL_CS1_SFC_CFG_DTR_OP_POLL_MSK (0x00800)
#define SERIAL_FLASH_CTRL_CS1_SFC_CFG_DTR_OP_POLL_POS (11)
#define SERIAL_FLASH_CTRL_CS1_SFC_CFG_DTR_ADDR_POLL_MSK (0x00400)
#define SERIAL_FLASH_CTRL_CS1_SFC_CFG_DTR_ADDR_POLL_POS (10)
#define SERIAL_FLASH_CTRL_CS1_SFC_CFG_DTR_DATA_POLL_MSK (0x00200)
#define SERIAL_FLASH_CTRL_CS1_SFC_CFG_DTR_DATA_POLL_POS (9)
#define SERIAL_FLASH_CTRL_CS1_SFC_CFG_DTR_RD_POS_EDGE_FIRST_MSK (0x00100)
#define SERIAL_FLASH_CTRL_CS1_SFC_CFG_DTR_RD_POS_EDGE_FIRST_POS (8)
#define SERIAL_FLASH_CTRL_CS1_SFC_CFG_DTR_DUMMY_MUL2_MSK (0x00080)
#define SERIAL_FLASH_CTRL_CS1_SFC_CFG_DTR_DUMMY_MUL2_POS (7)
#define SERIAL_FLASH_CTRL_CS1_SFC_CFG_LIMIT_1K_BOUNDARY_CROSS_MSK (0x00040)
#define SERIAL_FLASH_CTRL_CS1_SFC_CFG_LIMIT_1K_BOUNDARY_CROSS_POS (6)
#define SERIAL_FLASH_CTRL_CS1_SFC_CFG_SFR_DTR_MSK (0x00020)
#define SERIAL_FLASH_CTRL_CS1_SFC_CFG_SFR_DTR_POS (5)
#define SERIAL_FLASH_CTRL_CS1_SFC_CFG_WR_DTR_MSK (0x00010)
#define SERIAL_FLASH_CTRL_CS1_SFC_CFG_WR_DTR_POS (4)
#define SERIAL_FLASH_CTRL_CS1_SFC_CFG_DTR_FOR_CLOCK_MSK (0x00008)
#define SERIAL_FLASH_CTRL_CS1_SFC_CFG_DTR_FOR_CLOCK_POS (3)
#define SERIAL_FLASH_CTRL_CS1_SFC_CFG_DTR_FOR_OPCODE_MSK (0x00004)
#define SERIAL_FLASH_CTRL_CS1_SFC_CFG_DTR_FOR_OPCODE_POS (2)
#define SERIAL_FLASH_CTRL_CS1_SFC_CFG_DTR_FOR_ADDR_MSK (0x00002)
#define SERIAL_FLASH_CTRL_CS1_SFC_CFG_DTR_FOR_ADDR_POS (1)
#define SERIAL_FLASH_CTRL_CS1_SFC_CFG_DTR_FOR_DATA_MSK (0x00001)
#define SERIAL_FLASH_CTRL_CS1_SFC_CFG_DTR_FOR_DATA_POS (0)
#define SERIAL_FLASH_CTRL_CS1_SFC_OPCODES_RD	 (BASE_ADDRESS_SERIAL_FLASH_CTRL_CS1 + 0x004)
#define SERIAL_FLASH_CTRL_CS1_SFC_OPCODES_RD_READ_MSK (0xFF000000)
#define SERIAL_FLASH_CTRL_CS1_SFC_OPCODES_RD_READ_POS (24)
#define SERIAL_FLASH_CTRL_CS1_SFC_OPCODES_RD_READ2_MSK (0xFF0000)
#define SERIAL_FLASH_CTRL_CS1_SFC_OPCODES_RD_READ2_POS (16)
#define SERIAL_FLASH_CTRL_CS1_SFC_OPCODES_RD_FAST_READ_MSK (0x0FF00)
#define SERIAL_FLASH_CTRL_CS1_SFC_OPCODES_RD_FAST_READ_POS (8)
#define SERIAL_FLASH_CTRL_CS1_SFC_OPCODES_RD_FAST_READ2_MSK (0x000FF)
#define SERIAL_FLASH_CTRL_CS1_SFC_OPCODES_RD_FAST_READ2_POS (0)
#define SERIAL_FLASH_CTRL_CS1_SFC_OPCODES_WR	 (BASE_ADDRESS_SERIAL_FLASH_CTRL_CS1 + 0x008)
#define SERIAL_FLASH_CTRL_CS1_SFC_OPCODES_WR_WREN_MSK (0xFF000000)
#define SERIAL_FLASH_CTRL_CS1_SFC_OPCODES_WR_WREN_POS (24)
#define SERIAL_FLASH_CTRL_CS1_SFC_OPCODES_WR_WREN2_MSK (0xFF0000)
#define SERIAL_FLASH_CTRL_CS1_SFC_OPCODES_WR_WREN2_POS (16)
#define SERIAL_FLASH_CTRL_CS1_SFC_OPCODES_WR_PP_WRITE_MSK (0x0FF00)
#define SERIAL_FLASH_CTRL_CS1_SFC_OPCODES_WR_PP_WRITE_POS (8)
#define SERIAL_FLASH_CTRL_CS1_SFC_OPCODES_WR_PP_WRITE2_MSK (0x000FF)
#define SERIAL_FLASH_CTRL_CS1_SFC_OPCODES_WR_PP_WRITE2_POS (0)
#define SERIAL_FLASH_CTRL_CS1_SFC_OPCODES_SUS	 (BASE_ADDRESS_SERIAL_FLASH_CTRL_CS1 + 0x00C)
#define SERIAL_FLASH_CTRL_CS1_SFC_OPCODES_SUS_SUSPEND_OPCODE_MSK (0xFFFF0000)
#define SERIAL_FLASH_CTRL_CS1_SFC_OPCODES_SUS_SUSPEND_OPCODE_POS (16)
#define SERIAL_FLASH_CTRL_CS1_SFC_OPCODES_SUS_RESUME_OPCODE_MSK (0x0FFFF)
#define SERIAL_FLASH_CTRL_CS1_SFC_OPCODES_SUS_RESUME_OPCODE_POS (0)
#define SERIAL_FLASH_CTRL_CS1_CUSTOM_CFG		 (BASE_ADDRESS_SERIAL_FLASH_CTRL_CS1 + 0x010)
#define SERIAL_FLASH_CTRL_CS1_CUSTOM_CFG_DATA_WIDTH_MSK (0xC0000000)
#define SERIAL_FLASH_CTRL_CS1_CUSTOM_CFG_DATA_WIDTH_POS (30)
#define SERIAL_FLASH_CTRL_CS1_CUSTOM_CFG_ADDR_WIDTH_MSK (0x30000000)
#define SERIAL_FLASH_CTRL_CS1_CUSTOM_CFG_ADDR_WIDTH_POS (28)
#define SERIAL_FLASH_CTRL_CS1_CUSTOM_CFG_OPCODE_WIDTH_MSK (0xC000000)
#define SERIAL_FLASH_CTRL_CS1_CUSTOM_CFG_OPCODE_WIDTH_POS (26)
#define SERIAL_FLASH_CTRL_CS1_CUSTOM_CFG_DUMMY_CYCLE_COUNT_MSK (0x3F00000)
#define SERIAL_FLASH_CTRL_CS1_CUSTOM_CFG_DUMMY_CYCLE_COUNT_POS (20)
#define SERIAL_FLASH_CTRL_CS1_CUSTOM_CFG_GLOBAL_DUMMY_PATTERN_EN_MSK (0x80000)
#define SERIAL_FLASH_CTRL_CS1_CUSTOM_CFG_GLOBAL_DUMMY_PATTERN_EN_POS (19)
#define SERIAL_FLASH_CTRL_CS1_CUSTOM_CFG_DUMMY_RD_BOTH_3STATE_MSK (0x40000)
#define SERIAL_FLASH_CTRL_CS1_CUSTOM_CFG_DUMMY_RD_BOTH_3STATE_POS (18)
#define SERIAL_FLASH_CTRL_CS1_CUSTOM_CFG_OPCODE_SIZE_MSK (0x3F000)
#define SERIAL_FLASH_CTRL_CS1_CUSTOM_CFG_OPCODE_SIZE_POS (12)
#define SERIAL_FLASH_CTRL_CS1_CUSTOM_CFG_ADDRESS_SIZE_MSK (0x00FC0)
#define SERIAL_FLASH_CTRL_CS1_CUSTOM_CFG_ADDRESS_SIZE_POS (6)
#define SERIAL_FLASH_CTRL_CS1_CUSTOM_CFG_OPCODE_DUMMY_DATA_MSK (0x00020)
#define SERIAL_FLASH_CTRL_CS1_CUSTOM_CFG_OPCODE_DUMMY_DATA_POS (5)
#define SERIAL_FLASH_CTRL_CS1_CUSTOM_CFG_DUMMY_PATTERN_SIZE_MSK (0x0001F)
#define SERIAL_FLASH_CTRL_CS1_CUSTOM_CFG_DUMMY_PATTERN_SIZE_POS (0)
#define SERIAL_FLASH_CTRL_CS1_CUSTOM_DUMMY_WRITE (BASE_ADDRESS_SERIAL_FLASH_CTRL_CS1 + 0x014)
#define SERIAL_FLASH_CTRL_CS1_CUSTOM_DUMMY_WRITE_DUMMY_WR_BOTH_NOT_3STATE_MSK (0x80000000)
#define SERIAL_FLASH_CTRL_CS1_CUSTOM_DUMMY_WRITE_DUMMY_WR_BOTH_NOT_3STATE_POS (31)
#define SERIAL_FLASH_CTRL_CS1_CUSTOM_DUMMY_WRITE_DUMMY_WR_CYCLE_COUNT_MSK (0x3F0000)
#define SERIAL_FLASH_CTRL_CS1_CUSTOM_DUMMY_WRITE_DUMMY_WR_CYCLE_COUNT_POS (16)
#define SERIAL_FLASH_CTRL_CS1_CUSTOM_DUMMY_WRITE_DUMMY_WR_PATTERN_EN_MSK (0x01000)
#define SERIAL_FLASH_CTRL_CS1_CUSTOM_DUMMY_WRITE_DUMMY_WR_PATTERN_EN_POS (12)
#define SERIAL_FLASH_CTRL_CS1_CUSTOM_DUMMY_WRITE_DUMMY_WR_PATTERN_SIZE_MSK (0x001F0)
#define SERIAL_FLASH_CTRL_CS1_CUSTOM_DUMMY_WRITE_DUMMY_WR_PATTERN_SIZE_POS (4)
#define SERIAL_FLASH_CTRL_CS1_CUSTOM_DUMMY_WRITE_SEPORATE_CUSTOM_WRITE_MSK (0x00001)
#define SERIAL_FLASH_CTRL_CS1_CUSTOM_DUMMY_WRITE_SEPORATE_CUSTOM_WRITE_POS (0)
#define SERIAL_FLASH_CTRL_CS1_NUM_CLKS_BEF_DATA	 (BASE_ADDRESS_SERIAL_FLASH_CTRL_CS1 + 0x018)
#define SERIAL_FLASH_CTRL_CS1_NUM_CLKS_BEF_DATA_POLL_SYNC_MSK (0xFF000000)
#define SERIAL_FLASH_CTRL_CS1_NUM_CLKS_BEF_DATA_POLL_SYNC_POS (24)
#define SERIAL_FLASH_CTRL_CS1_NUM_CLKS_BEF_DATA_VAL_SYNC_MSK (0xFF0000)
#define SERIAL_FLASH_CTRL_CS1_NUM_CLKS_BEF_DATA_VAL_SYNC_POS (16)
#define SERIAL_FLASH_CTRL_CS1_NUM_CLKS_BEF_DATA_POLL_MSK (0x0FF00)
#define SERIAL_FLASH_CTRL_CS1_NUM_CLKS_BEF_DATA_POLL_POS (8)
#define SERIAL_FLASH_CTRL_CS1_NUM_CLKS_BEF_DATA_VAL_MSK (0x000FF)
#define SERIAL_FLASH_CTRL_CS1_NUM_CLKS_BEF_DATA_VAL_POS (0)
#define SERIAL_FLASH_CTRL_CS1_SM_WAIT			 (BASE_ADDRESS_SERIAL_FLASH_CTRL_CS1 + 0x01C)
#define SERIAL_FLASH_CTRL_CS1_SM_WAIT_WAIT3_CYCLES_MANIPULATION_DISABLE_MSK (0x8000000)
#define SERIAL_FLASH_CTRL_CS1_SM_WAIT_WAIT3_CYCLES_MANIPULATION_DISABLE_POS (27)
#define SERIAL_FLASH_CTRL_CS1_SM_WAIT_WAIT2_CYCLES_MANIPULATION_DISABLE_MSK (0x4000000)
#define SERIAL_FLASH_CTRL_CS1_SM_WAIT_WAIT2_CYCLES_MANIPULATION_DISABLE_POS (26)
#define SERIAL_FLASH_CTRL_CS1_SM_WAIT_WAIT1_CYCLES_MANIPULATION_DISABLE_MSK (0x2000000)
#define SERIAL_FLASH_CTRL_CS1_SM_WAIT_WAIT1_CYCLES_MANIPULATION_DISABLE_POS (25)
#define SERIAL_FLASH_CTRL_CS1_SM_WAIT_WAIT0_CYCLES_MANIPULATION_DISABLE_MSK (0x1000000)
#define SERIAL_FLASH_CTRL_CS1_SM_WAIT_WAIT0_CYCLES_MANIPULATION_DISABLE_POS (24)
#define SERIAL_FLASH_CTRL_CS1_SM_WAIT_WAIT3_CYCLES_MSK (0xFC0000)
#define SERIAL_FLASH_CTRL_CS1_SM_WAIT_WAIT3_CYCLES_POS (18)
#define SERIAL_FLASH_CTRL_CS1_SM_WAIT_WAIT2_CYCLES_MSK (0x3F000)
#define SERIAL_FLASH_CTRL_CS1_SM_WAIT_WAIT2_CYCLES_POS (12)
#define SERIAL_FLASH_CTRL_CS1_SM_WAIT_WAIT1_CYCLES_MSK (0x00FC0)
#define SERIAL_FLASH_CTRL_CS1_SM_WAIT_WAIT1_CYCLES_POS (6)
#define SERIAL_FLASH_CTRL_CS1_SM_WAIT_WAIT0_CYCLES_MSK (0x0003F)
#define SERIAL_FLASH_CTRL_CS1_SM_WAIT_WAIT0_CYCLES_POS (0)
#define SERIAL_FLASH_CTRL_CS1_INTERRUPT_DATA_CFG (BASE_ADDRESS_SERIAL_FLASH_CTRL_CS1 + 0x020)
#define SERIAL_FLASH_CTRL_CS1_INTERRUPT_DATA_CFG_INTERRUPT_ERASE_SUSPEND_VALUE_NEEDED_MSK (0x800000)
#define SERIAL_FLASH_CTRL_CS1_INTERRUPT_DATA_CFG_INTERRUPT_ERASE_SUSPEND_VALUE_NEEDED_POS (23)
#define SERIAL_FLASH_CTRL_CS1_INTERRUPT_DATA_CFG_INTERRUPT_ERASE_SUSPEND_PLACE_MSK (0x1F0000)
#define SERIAL_FLASH_CTRL_CS1_INTERRUPT_DATA_CFG_INTERRUPT_ERASE_SUSPEND_PLACE_POS (16)
#define SERIAL_FLASH_CTRL_CS1_INTERRUPT_DATA_CFG_INTERRUPT_WRITE_SUSPEND_VALUE_NEEDED_MSK (0x08000)
#define SERIAL_FLASH_CTRL_CS1_INTERRUPT_DATA_CFG_INTERRUPT_WRITE_SUSPEND_VALUE_NEEDED_POS (15)
#define SERIAL_FLASH_CTRL_CS1_INTERRUPT_DATA_CFG_INTERRUPT_WRITE_SUSPEND_PLACE_MSK (0x01F00)
#define SERIAL_FLASH_CTRL_CS1_INTERRUPT_DATA_CFG_INTERRUPT_WRITE_SUSPEND_PLACE_POS (8)
#define SERIAL_FLASH_CTRL_CS1_INTERRUPT_DATA_CFG_INTERRUPT_WIP_VALUE_NEEDED_MSK (0x00080)
#define SERIAL_FLASH_CTRL_CS1_INTERRUPT_DATA_CFG_INTERRUPT_WIP_VALUE_NEEDED_POS (7)
#define SERIAL_FLASH_CTRL_CS1_INTERRUPT_DATA_CFG_INTERRUPT_WIP_PLACE_MSK (0x0001F)
#define SERIAL_FLASH_CTRL_CS1_INTERRUPT_DATA_CFG_INTERRUPT_WIP_PLACE_POS (0)
#define SERIAL_FLASH_CTRL_CS1_SFC_ERASE_CFG		 (BASE_ADDRESS_SERIAL_FLASH_CTRL_CS1 + 0x024)
#define SERIAL_FLASH_CTRL_CS1_SFC_ERASE_CFG_ERASE_POSTCONFIG_WEN_EN_MSK (0x200000)
#define SERIAL_FLASH_CTRL_CS1_SFC_ERASE_CFG_ERASE_POSTCONFIG_WEN_EN_POS (21)
#define SERIAL_FLASH_CTRL_CS1_SFC_ERASE_CFG_ERASE_PRECONFIG_WEN_EN_MSK (0x100000)
#define SERIAL_FLASH_CTRL_CS1_SFC_ERASE_CFG_ERASE_PRECONFIG_WEN_EN_POS (20)
#define SERIAL_FLASH_CTRL_CS1_SFC_ERASE_CFG_ERASE_POSTCONFIG_OPCODE_WIDTH_MSK (0xC0000)
#define SERIAL_FLASH_CTRL_CS1_SFC_ERASE_CFG_ERASE_POSTCONFIG_OPCODE_WIDTH_POS (18)
#define SERIAL_FLASH_CTRL_CS1_SFC_ERASE_CFG_ERASE_POSTCONFIG_ADDR_WIDTH_MSK (0x30000)
#define SERIAL_FLASH_CTRL_CS1_SFC_ERASE_CFG_ERASE_POSTCONFIG_ADDR_WIDTH_POS (16)
#define SERIAL_FLASH_CTRL_CS1_SFC_ERASE_CFG_ER_ADDR_WIDTH_MSK (0x0C000)
#define SERIAL_FLASH_CTRL_CS1_SFC_ERASE_CFG_ER_ADDR_WIDTH_POS (14)
#define SERIAL_FLASH_CTRL_CS1_SFC_ERASE_CFG_ER_ADDR_SIZE_MSK (0x03F00)
#define SERIAL_FLASH_CTRL_CS1_SFC_ERASE_CFG_ER_ADDR_SIZE_POS (8)
#define SERIAL_FLASH_CTRL_CS1_SFC_ERASE_CFG_RESUME_OPCODE_WIDTH_MSK (0x000C0)
#define SERIAL_FLASH_CTRL_CS1_SFC_ERASE_CFG_RESUME_OPCODE_WIDTH_POS (6)
#define SERIAL_FLASH_CTRL_CS1_SFC_ERASE_CFG_SUSPEND_OPCODE_WIDTH_MSK (0x00030)
#define SERIAL_FLASH_CTRL_CS1_SFC_ERASE_CFG_SUSPEND_OPCODE_WIDTH_POS (4)
#define SERIAL_FLASH_CTRL_CS1_SFC_ERASE_CFG_ERASE_OPCODE_WIDTH_MSK (0x0000C)
#define SERIAL_FLASH_CTRL_CS1_SFC_ERASE_CFG_ERASE_OPCODE_WIDTH_POS (2)
#define SERIAL_FLASH_CTRL_CS1_SFC_ERASE_CFG_ERASE_POSTCONFIG_EN_MSK (0x00002)
#define SERIAL_FLASH_CTRL_CS1_SFC_ERASE_CFG_ERASE_POSTCONFIG_EN_POS (1)
#define SERIAL_FLASH_CTRL_CS1_SFC_ERASE_CFG_ERASE_PRECONFIG_EN_MSK (0x00001)
#define SERIAL_FLASH_CTRL_CS1_SFC_ERASE_CFG_ERASE_PRECONFIG_EN_POS (0)
#define SERIAL_FLASH_CTRL_CS1_SFC_ERASE_OPCODE_CFG (BASE_ADDRESS_SERIAL_FLASH_CTRL_CS1 + 0x028)
#define SERIAL_FLASH_CTRL_CS1_SFC_ERASE_OPCODE_CFG_ERASE_OPCODE_1_MSK (0xFFFF0000)
#define SERIAL_FLASH_CTRL_CS1_SFC_ERASE_OPCODE_CFG_ERASE_OPCODE_1_POS (16)
#define SERIAL_FLASH_CTRL_CS1_SFC_ERASE_OPCODE_CFG_ERASE_OPCODE_0_MSK (0x0FFFF)
#define SERIAL_FLASH_CTRL_CS1_SFC_ERASE_OPCODE_CFG_ERASE_OPCODE_0_POS (0)
#define SERIAL_FLASH_CTRL_CS1_SFC_ERASE_PRECONFIG_REG (BASE_ADDRESS_SERIAL_FLASH_CTRL_CS1 + 0x02C)
#define SERIAL_FLASH_CTRL_CS1_SFC_ERASE_PRECONFIG_REG_ERASE_PRECONFIG_ADDR_SIZE_MSK (0x380000)
#define SERIAL_FLASH_CTRL_CS1_SFC_ERASE_PRECONFIG_REG_ERASE_PRECONFIG_ADDR_SIZE_POS (19)
#define SERIAL_FLASH_CTRL_CS1_SFC_ERASE_PRECONFIG_REG_ERASE_PRECONFIG_DATA_SIZE_MSK (0x70000)
#define SERIAL_FLASH_CTRL_CS1_SFC_ERASE_PRECONFIG_REG_ERASE_PRECONFIG_DATA_SIZE_POS (16)
#define SERIAL_FLASH_CTRL_CS1_SFC_ERASE_PRECONFIG_REG_ERASE_PRECONFIG_OPCODE_MSK (0x0FFFF)
#define SERIAL_FLASH_CTRL_CS1_SFC_ERASE_PRECONFIG_REG_ERASE_PRECONFIG_OPCODE_POS (0)
#define SERIAL_FLASH_CTRL_CS1_SFC_ERASE_PRECONFIG_ADDR (BASE_ADDRESS_SERIAL_FLASH_CTRL_CS1 + 0x030)
#define SERIAL_FLASH_CTRL_CS1_SFC_ERASE_PRECONFIG_ADDR_ERASE_PRECONFIG_ADDR_MSK (0xFFFFFFFF)
#define SERIAL_FLASH_CTRL_CS1_SFC_ERASE_PRECONFIG_ADDR_ERASE_PRECONFIG_ADDR_POS (0)
#define SERIAL_FLASH_CTRL_CS1_SFC_ERASE_PRECONFIG_DATA_PRIOR (BASE_ADDRESS_SERIAL_FLASH_CTRL_CS1 + 0x034)
#define SERIAL_FLASH_CTRL_CS1_SFC_ERASE_PRECONFIG_DATA_PRIOR_ERASE_PRECONFIG_DATA_PRIOR_MSK (0xFFFFFFFF)
#define SERIAL_FLASH_CTRL_CS1_SFC_ERASE_PRECONFIG_DATA_PRIOR_ERASE_PRECONFIG_DATA_PRIOR_POS (0)
#define SERIAL_FLASH_CTRL_CS1_SFC_ERASE_PRECONFIG_DATA_POST (BASE_ADDRESS_SERIAL_FLASH_CTRL_CS1 + 0x038)
#define SERIAL_FLASH_CTRL_CS1_SFC_ERASE_PRECONFIG_DATA_POST_ERASE_PRECONFIG_DATA_POST_MSK (0xFFFFFFFF)
#define SERIAL_FLASH_CTRL_CS1_SFC_ERASE_PRECONFIG_DATA_POST_ERASE_PRECONFIG_DATA_POST_POS (0)
#define SERIAL_FLASH_CTRL_CS1_SUSPEND_WR_STT_CFG (BASE_ADDRESS_SERIAL_FLASH_CTRL_CS1 + 0x03C)
#define SERIAL_FLASH_CTRL_CS1_SUSPEND_WR_STT_CFG_SUSPEND_WR_STT_OPCODE_LSB8_FROM16_MSK (0xFF000000)
#define SERIAL_FLASH_CTRL_CS1_SUSPEND_WR_STT_CFG_SUSPEND_WR_STT_OPCODE_LSB8_FROM16_POS (24)
#define SERIAL_FLASH_CTRL_CS1_SUSPEND_WR_STT_CFG_SUSPEND_WR_STT_EN_MSK (0x10000)
#define SERIAL_FLASH_CTRL_CS1_SUSPEND_WR_STT_CFG_SUSPEND_WR_STT_EN_POS (16)
#define SERIAL_FLASH_CTRL_CS1_SUSPEND_WR_STT_CFG_SUSPEND_WR_STT_CMD_MSK (0x0FFFF)
#define SERIAL_FLASH_CTRL_CS1_SUSPEND_WR_STT_CFG_SUSPEND_WR_STT_CMD_POS (0)
#define SERIAL_FLASH_CTRL_CS1_SUSPEND_ERASE_STT_CFG (BASE_ADDRESS_SERIAL_FLASH_CTRL_CS1 + 0x040)
#define SERIAL_FLASH_CTRL_CS1_SUSPEND_ERASE_STT_CFG_SUSPEND_ERASE_STT_OPCODE_LSB8_FROM16_MSK (0xFF000000)
#define SERIAL_FLASH_CTRL_CS1_SUSPEND_ERASE_STT_CFG_SUSPEND_ERASE_STT_OPCODE_LSB8_FROM16_POS (24)
#define SERIAL_FLASH_CTRL_CS1_SUSPEND_ERASE_STT_CFG_SUSPEND_ERASE_STT_EN_MSK (0x10000)
#define SERIAL_FLASH_CTRL_CS1_SUSPEND_ERASE_STT_CFG_SUSPEND_ERASE_STT_EN_POS (16)
#define SERIAL_FLASH_CTRL_CS1_SUSPEND_ERASE_STT_CFG_SUSPEND_ERASE_STT_CMD_MSK (0x0FFFF)
#define SERIAL_FLASH_CTRL_CS1_SUSPEND_ERASE_STT_CFG_SUSPEND_ERASE_STT_CMD_POS (0)
#define SERIAL_FLASH_CTRL_CS1_WR_ATOMIC			 (BASE_ADDRESS_SERIAL_FLASH_CTRL_CS1 + 0x044)
#define SERIAL_FLASH_CTRL_CS1_WR_ATOMIC_SELF_POLL_OPCODE_LSB8_FROM16_MSK (0xFF000000)
#define SERIAL_FLASH_CTRL_CS1_WR_ATOMIC_SELF_POLL_OPCODE_LSB8_FROM16_POS (24)
#define SERIAL_FLASH_CTRL_CS1_WR_ATOMIC_POLL_DATA_WIDTH_MSK (0xC0000)
#define SERIAL_FLASH_CTRL_CS1_WR_ATOMIC_POLL_DATA_WIDTH_POS (18)
#define SERIAL_FLASH_CTRL_CS1_WR_ATOMIC_SELF_POLL_CMD_MSK (0x0FFFF)
#define SERIAL_FLASH_CTRL_CS1_WR_ATOMIC_SELF_POLL_CMD_POS (0)
#define SERIAL_FLASH_CTRL_CS1_SUSPEND_TIMING	 (BASE_ADDRESS_SERIAL_FLASH_CTRL_CS1 + 0x048)
#define SERIAL_FLASH_CTRL_CS1_SUSPEND_TIMING_SUSPEND_POLLING_AMOUNT_MSK (0xFFFF0000)
#define SERIAL_FLASH_CTRL_CS1_SUSPEND_TIMING_SUSPEND_POLLING_AMOUNT_POS (16)
#define SERIAL_FLASH_CTRL_CS1_SUSPEND_TIMING_SUSPEND_POLLING_CNT_MSK (0x0FFFF)
#define SERIAL_FLASH_CTRL_CS1_SUSPEND_TIMING_SUSPEND_POLLING_CNT_POS (0)
#define SERIAL_FLASH_CTRL_CS1_RESUME_TIMING		 (BASE_ADDRESS_SERIAL_FLASH_CTRL_CS1 + 0x04C)
#define SERIAL_FLASH_CTRL_CS1_RESUME_TIMING_MAX_UNTILL_SUSPEND_MSK (0xFFFF0000)
#define SERIAL_FLASH_CTRL_CS1_RESUME_TIMING_MAX_UNTILL_SUSPEND_POS (16)
#define SERIAL_FLASH_CTRL_CS1_RESUME_TIMING_MAX_UNTILL_RESUME_MSK (0x0FFFF)
#define SERIAL_FLASH_CTRL_CS1_RESUME_TIMING_MAX_UNTILL_RESUME_POS (0)
#define SERIAL_FLASH_CTRL_CS1_SUSPEND_RESUME_LATENCY (BASE_ADDRESS_SERIAL_FLASH_CTRL_CS1 + 0x050)
#define SERIAL_FLASH_CTRL_CS1_SUSPEND_RESUME_LATENCY_RESUME_LATENCY_CNT_MSK (0xFFFF0000)
#define SERIAL_FLASH_CTRL_CS1_SUSPEND_RESUME_LATENCY_RESUME_LATENCY_CNT_POS (16)
#define SERIAL_FLASH_CTRL_CS1_SUSPEND_RESUME_LATENCY_SUSPEND_LATENCY_CNT_MSK (0x0FFFF)
#define SERIAL_FLASH_CTRL_CS1_SUSPEND_RESUME_LATENCY_SUSPEND_LATENCY_CNT_POS (0)
#define SERIAL_FLASH_CTRL_CS1_CS_ACTIVE_COUNTER	 (BASE_ADDRESS_SERIAL_FLASH_CTRL_CS1 + 0x054)
#define SERIAL_FLASH_CTRL_CS1_CS_ACTIVE_COUNTER_CS_ACTIVE_COUNTER_MSK (0xFFFFFFFF)
#define SERIAL_FLASH_CTRL_CS1_CS_ACTIVE_COUNTER_CS_ACTIVE_COUNTER_POS (0)
#define SERIAL_FLASH_CTRL_CS1_RESUME_TIMING_MSB	 (BASE_ADDRESS_SERIAL_FLASH_CTRL_CS1 + 0x058)
#define SERIAL_FLASH_CTRL_CS1_RESUME_TIMING_MSB_MAX_UNTILL_SUSPEND_MSK (0xFFFF0000)
#define SERIAL_FLASH_CTRL_CS1_RESUME_TIMING_MSB_MAX_UNTILL_SUSPEND_POS (16)
#define SERIAL_FLASH_CTRL_CS1_RESUME_TIMING_MSB_MAX_UNTILL_RESUME_MSK (0x0FFFF)
#define SERIAL_FLASH_CTRL_CS1_RESUME_TIMING_MSB_MAX_UNTILL_RESUME_POS (0)
#define BASE_ADDRESS_SERIAL_FLASH_CTRL_QOS		 0xBD006180
#define SERIAL_FLASH_CTRL_QOS_TDM_CTRL			 (BASE_ADDRESS_SERIAL_FLASH_CTRL_QOS + 0x000)
#define SERIAL_FLASH_CTRL_QOS_TDM_CTRL_SFR_TDM_OPPORTUNISTIC_MODE_MSK (0x00004)
#define SERIAL_FLASH_CTRL_QOS_TDM_CTRL_SFR_TDM_OPPORTUNISTIC_MODE_POS (2)
#define SERIAL_FLASH_CTRL_QOS_TDM_CTRL_SFR_TDM_COUNT_ALWAYS_MSK (0x00002)
#define SERIAL_FLASH_CTRL_QOS_TDM_CTRL_SFR_TDM_COUNT_ALWAYS_POS (1)
#define SERIAL_FLASH_CTRL_QOS_TDM_CTRL_SFR_TDM_EN_MSK (0x00001)
#define SERIAL_FLASH_CTRL_QOS_TDM_CTRL_SFR_TDM_EN_POS (0)
#define SERIAL_FLASH_CTRL_QOS_TDM_PHASE0_TIME	 (BASE_ADDRESS_SERIAL_FLASH_CTRL_QOS + 0x004)
#define SERIAL_FLASH_CTRL_QOS_TDM_PHASE0_TIME_CYCLES_MSK (0xFFFFFFFF)
#define SERIAL_FLASH_CTRL_QOS_TDM_PHASE0_TIME_CYCLES_POS (0)
#define SERIAL_FLASH_CTRL_QOS_TDM_PHASE1_TIME	 (BASE_ADDRESS_SERIAL_FLASH_CTRL_QOS + 0x008)
#define SERIAL_FLASH_CTRL_QOS_TDM_PHASE1_TIME_CYCLES_MSK (0xFFFFFFFF)
#define SERIAL_FLASH_CTRL_QOS_TDM_PHASE1_TIME_CYCLES_POS (0)
#define SERIAL_FLASH_CTRL_QOS_TDM_PHASE0_AGENTS	 (BASE_ADDRESS_SERIAL_FLASH_CTRL_QOS + 0x00C)
#define SERIAL_FLASH_CTRL_QOS_TDM_PHASE0_AGENTS_AGENTS_MSK (0x0FFFF)
#define SERIAL_FLASH_CTRL_QOS_TDM_PHASE0_AGENTS_AGENTS_POS (0)
#define SERIAL_FLASH_CTRL_QOS_TDM_PHASE1_AGENTS	 (BASE_ADDRESS_SERIAL_FLASH_CTRL_QOS + 0x010)
#define SERIAL_FLASH_CTRL_QOS_TDM_PHASE1_AGENTS_AGENTS_MSK (0x0FFFF)
#define SERIAL_FLASH_CTRL_QOS_TDM_PHASE1_AGENTS_AGENTS_POS (0)
#define SERIAL_FLASH_CTRL_QOS_PRIORITY0_MAP		 (BASE_ADDRESS_SERIAL_FLASH_CTRL_QOS + 0x014)
#define SERIAL_FLASH_CTRL_QOS_PRIORITY0_MAP_PRIOR0_MSK (0x0FFFF)
#define SERIAL_FLASH_CTRL_QOS_PRIORITY0_MAP_PRIOR0_POS (0)
#define SERIAL_FLASH_CTRL_QOS_PRIORITY1_MAP		 (BASE_ADDRESS_SERIAL_FLASH_CTRL_QOS + 0x018)
#define SERIAL_FLASH_CTRL_QOS_PRIORITY1_MAP_PRIOR1_MSK (0x0FFFF)
#define SERIAL_FLASH_CTRL_QOS_PRIORITY1_MAP_PRIOR1_POS (0)
#define SERIAL_FLASH_CTRL_QOS_PRIORITY2_MAP		 (BASE_ADDRESS_SERIAL_FLASH_CTRL_QOS + 0x01C)
#define SERIAL_FLASH_CTRL_QOS_PRIORITY2_MAP_PRIOR2_MSK (0x0FFFF)
#define SERIAL_FLASH_CTRL_QOS_PRIORITY2_MAP_PRIOR2_POS (0)
#define SERIAL_FLASH_CTRL_QOS_PREFETCH_ALLOWED_CONFIG (BASE_ADDRESS_SERIAL_FLASH_CTRL_QOS + 0x020)
#define SERIAL_FLASH_CTRL_QOS_PREFETCH_ALLOWED_CONFIG_pref_allowed_also_when_active_MSK (0xFFFF0000)
#define SERIAL_FLASH_CTRL_QOS_PREFETCH_ALLOWED_CONFIG_pref_allowed_also_when_active_POS (16)
#define SERIAL_FLASH_CTRL_QOS_PREFETCH_ALLOWED_CONFIG_pref_allowed_MSK (0x0FFFF)
#define SERIAL_FLASH_CTRL_QOS_PREFETCH_ALLOWED_CONFIG_pref_allowed_POS (0)
#define SERIAL_FLASH_CTRL_QOS_PREFETCH_STOP_CONFIG (BASE_ADDRESS_SERIAL_FLASH_CTRL_QOS + 0x024)
#define SERIAL_FLASH_CTRL_QOS_PREFETCH_STOP_CONFIG_stop_pref_MSK (0x0FFFF)
#define SERIAL_FLASH_CTRL_QOS_PREFETCH_STOP_CONFIG_stop_pref_POS (0)
#define SERIAL_FLASH_CTRL_QOS_PREFETCH_INTERLEAVE_CONFIG (BASE_ADDRESS_SERIAL_FLASH_CTRL_QOS + 0x028)
#define SERIAL_FLASH_CTRL_QOS_PREFETCH_INTERLEAVE_CONFIG_sfr_interleave_en_MSK (0x0FFFF)
#define SERIAL_FLASH_CTRL_QOS_PREFETCH_INTERLEAVE_CONFIG_sfr_interleave_en_POS (0)
#define SERIAL_FLASH_CTRL_QOS_DMA_LIMIT			 (BASE_ADDRESS_SERIAL_FLASH_CTRL_QOS + 0x02C)
#define SERIAL_FLASH_CTRL_QOS_DMA_LIMIT_DMA9_MAX_REQ_UNLIMITED_MSK (0x80000000)
#define SERIAL_FLASH_CTRL_QOS_DMA_LIMIT_DMA9_MAX_REQ_UNLIMITED_POS (31)
#define SERIAL_FLASH_CTRL_QOS_DMA_LIMIT_DMA9_PREFETCH_CNT_MSK (0x78000000)
#define SERIAL_FLASH_CTRL_QOS_DMA_LIMIT_DMA9_PREFETCH_CNT_POS (27)
#define SERIAL_FLASH_CTRL_QOS_DMA_LIMIT_DMA9_MAX_REQ_MSK (0x7C00000)
#define SERIAL_FLASH_CTRL_QOS_DMA_LIMIT_DMA9_MAX_REQ_POS (22)
#define SERIAL_FLASH_CTRL_QOS_DMA_LIMIT_DMA1_MAX_REQ_UNLIMITED_MSK (0x200000)
#define SERIAL_FLASH_CTRL_QOS_DMA_LIMIT_DMA1_MAX_REQ_UNLIMITED_POS (21)
#define SERIAL_FLASH_CTRL_QOS_DMA_LIMIT_DMA1_PREFETCH_CNT_MSK (0x1E0000)
#define SERIAL_FLASH_CTRL_QOS_DMA_LIMIT_DMA1_PREFETCH_CNT_POS (17)
#define SERIAL_FLASH_CTRL_QOS_DMA_LIMIT_DMA1_MAX_REQ_MSK (0x1F000)
#define SERIAL_FLASH_CTRL_QOS_DMA_LIMIT_DMA1_MAX_REQ_POS (12)
#define SERIAL_FLASH_CTRL_QOS_DMA_LIMIT_DMA7_MAX_REQ_UNLIMITED_MSK (0x00800)
#define SERIAL_FLASH_CTRL_QOS_DMA_LIMIT_DMA7_MAX_REQ_UNLIMITED_POS (11)
#define SERIAL_FLASH_CTRL_QOS_DMA_LIMIT_DMA_PREFETCH_CNT_MSK (0x007E0)
#define SERIAL_FLASH_CTRL_QOS_DMA_LIMIT_DMA_PREFETCH_CNT_POS (5)
#define SERIAL_FLASH_CTRL_QOS_DMA_LIMIT_DMA_LIMIT_MSK (0x0001F)
#define SERIAL_FLASH_CTRL_QOS_DMA_LIMIT_DMA_LIMIT_POS (0)
#define SERIAL_FLASH_CTRL_QOS_WRITE_ERASE_START_STARVATION_CNT (BASE_ADDRESS_SERIAL_FLASH_CTRL_QOS + 0x030)
#define SERIAL_FLASH_CTRL_QOS_WRITE_ERASE_START_STARVATION_CNT_STARVATION_MAX_CYCLES_MSK (0xFFFFFF)
#define SERIAL_FLASH_CTRL_QOS_WRITE_ERASE_START_STARVATION_CNT_STARVATION_MAX_CYCLES_POS (0)
#define SERIAL_FLASH_CTRL_QOS_WRITE_ERASE_START_STARVATION_STAT (BASE_ADDRESS_SERIAL_FLASH_CTRL_QOS + 0x034)
#define SERIAL_FLASH_CTRL_QOS_WRITE_ERASE_START_STARVATION_STAT_WRITE_ERASE_STARVATION_CNT_STAT_MSK (0xFFFFFF)
#define SERIAL_FLASH_CTRL_QOS_WRITE_ERASE_START_STARVATION_STAT_WRITE_ERASE_STARVATION_CNT_STAT_POS (0)
#define BASE_ADDRESS_SERIAL_FLASH_CTRL_MANUAL	 0xBD006200
#define SERIAL_FLASH_CTRL_MANUAL_CS_SEL			 (BASE_ADDRESS_SERIAL_FLASH_CTRL_MANUAL + 0x000)
#define SERIAL_FLASH_CTRL_MANUAL_CS_SEL_CS_BY_ADDR_MSK (0x00006)
#define SERIAL_FLASH_CTRL_MANUAL_CS_SEL_CS_BY_ADDR_POS (1)
#define SERIAL_FLASH_CTRL_MANUAL_CS_SEL_CS_SEL_MSK (0x00001)
#define SERIAL_FLASH_CTRL_MANUAL_CS_SEL_CS_SEL_POS (0)
#define SERIAL_FLASH_CTRL_MANUAL_CMD			 (BASE_ADDRESS_SERIAL_FLASH_CTRL_MANUAL + 0x004)
#define SERIAL_FLASH_CTRL_MANUAL_CMD_DIRECTION_MSK (0x08000)
#define SERIAL_FLASH_CTRL_MANUAL_CMD_DIRECTION_POS (15)
#define SERIAL_FLASH_CTRL_MANUAL_CMD_INT_EN_MSK	 (0x04000)
#define SERIAL_FLASH_CTRL_MANUAL_CMD_INT_EN_POS	 (14)
#define SERIAL_FLASH_CTRL_MANUAL_CMD_DATA_SIZE_MSK (0x03800)
#define SERIAL_FLASH_CTRL_MANUAL_CMD_DATA_SIZE_POS (11)
#define SERIAL_FLASH_CTRL_MANUAL_CMD_ADDR_SIZE_MSK (0x00700)
#define SERIAL_FLASH_CTRL_MANUAL_CMD_ADDR_SIZE_POS (8)
#define SERIAL_FLASH_CTRL_MANUAL_CMD_CMD_OPCODE_MSK (0x000FF)
#define SERIAL_FLASH_CTRL_MANUAL_CMD_CMD_OPCODE_POS (0)
#define SERIAL_FLASH_CTRL_MANUAL_CMD_16			 (BASE_ADDRESS_SERIAL_FLASH_CTRL_MANUAL + 0x008)
#define SERIAL_FLASH_CTRL_MANUAL_CMD_16_DIRECTION_MSK (0x800000)
#define SERIAL_FLASH_CTRL_MANUAL_CMD_16_DIRECTION_POS (23)
#define SERIAL_FLASH_CTRL_MANUAL_CMD_16_INT_EN_MSK (0x400000)
#define SERIAL_FLASH_CTRL_MANUAL_CMD_16_INT_EN_POS (22)
#define SERIAL_FLASH_CTRL_MANUAL_CMD_16_DATA_SIZE_MSK (0x380000)
#define SERIAL_FLASH_CTRL_MANUAL_CMD_16_DATA_SIZE_POS (19)
#define SERIAL_FLASH_CTRL_MANUAL_CMD_16_ADDR_SIZE_MSK (0x70000)
#define SERIAL_FLASH_CTRL_MANUAL_CMD_16_ADDR_SIZE_POS (16)
#define SERIAL_FLASH_CTRL_MANUAL_CMD_16_CMD_OPCODE_MSK (0x0FFFF)
#define SERIAL_FLASH_CTRL_MANUAL_CMD_16_CMD_OPCODE_POS (0)
#define SERIAL_FLASH_CTRL_MANUAL_CMD_ADDR		 (BASE_ADDRESS_SERIAL_FLASH_CTRL_MANUAL + 0x00C)
#define SERIAL_FLASH_CTRL_MANUAL_CMD_ADDR_CMD_DATA_BYTE_EN_MSK (0xF0000000)
#define SERIAL_FLASH_CTRL_MANUAL_CMD_ADDR_CMD_DATA_BYTE_EN_POS (28)
#define SERIAL_FLASH_CTRL_MANUAL_CMD_ADDR_CMD_PSRAM_EN_MSK (0x8000000)
#define SERIAL_FLASH_CTRL_MANUAL_CMD_ADDR_CMD_PSRAM_EN_POS (27)
#define SERIAL_FLASH_CTRL_MANUAL_CMD_ADDR_CMD_ADDR_MSK (0x3FFFFFF)
#define SERIAL_FLASH_CTRL_MANUAL_CMD_ADDR_CMD_ADDR_POS (0)
#define SERIAL_FLASH_CTRL_MANUAL_CMD_DATA		 (BASE_ADDRESS_SERIAL_FLASH_CTRL_MANUAL + 0x010)
#define SERIAL_FLASH_CTRL_MANUAL_CMD_DATA_CMD_DATA_MSK (0xFFFFFFFF)
#define SERIAL_FLASH_CTRL_MANUAL_CMD_DATA_CMD_DATA_POS (0)
#define SERIAL_FLASH_CTRL_MANUAL_CMD_RESULT0	 (BASE_ADDRESS_SERIAL_FLASH_CTRL_MANUAL + 0x014)
#define SERIAL_FLASH_CTRL_MANUAL_CMD_RESULT0_CMD_RESULT0_MSK (0xFFFFFFFF)
#define SERIAL_FLASH_CTRL_MANUAL_CMD_RESULT0_CMD_RESULT0_POS (0)
#define SERIAL_FLASH_CTRL_MANUAL_CMD_RESULT1	 (BASE_ADDRESS_SERIAL_FLASH_CTRL_MANUAL + 0x018)
#define SERIAL_FLASH_CTRL_MANUAL_CMD_RESULT1_CMD_RESULT1_MSK (0xFFFFFFFF)
#define SERIAL_FLASH_CTRL_MANUAL_CMD_RESULT1_CMD_RESULT1_POS (0)
#define SERIAL_FLASH_CTRL_MANUAL_INT_DATA_VALUE	 (BASE_ADDRESS_SERIAL_FLASH_CTRL_MANUAL + 0x01C)
#define SERIAL_FLASH_CTRL_MANUAL_INT_DATA_VALUE_INT_DATA_VALUE_MSK (0xFFFFFFFF)
#define SERIAL_FLASH_CTRL_MANUAL_INT_DATA_VALUE_INT_DATA_VALUE_POS (0)
#define SERIAL_FLASH_CTRL_MANUAL_INT_DATA_MASK	 (BASE_ADDRESS_SERIAL_FLASH_CTRL_MANUAL + 0x020)
#define SERIAL_FLASH_CTRL_MANUAL_INT_DATA_MASK_INT_DATA_MASK_MSK (0xFFFFFFFF)
#define SERIAL_FLASH_CTRL_MANUAL_INT_DATA_MASK_INT_DATA_MASK_POS (0)
#define SERIAL_FLASH_CTRL_MANUAL_XIP_PAT		 (BASE_ADDRESS_SERIAL_FLASH_CTRL_MANUAL + 0x024)
#define SERIAL_FLASH_CTRL_MANUAL_XIP_PAT_XIP_EN_MSK (0x80000000)
#define SERIAL_FLASH_CTRL_MANUAL_XIP_PAT_XIP_EN_POS (31)
#define SERIAL_FLASH_CTRL_MANUAL_XIP_PAT_XIP_PAT_DURING_XIP_MSK (0x40000000)
#define SERIAL_FLASH_CTRL_MANUAL_XIP_PAT_XIP_PAT_DURING_XIP_POS (30)
#define SERIAL_FLASH_CTRL_MANUAL_XIP_PAT_XIP_OUT_PAT_SIZE_MSK (0x7000000)
#define SERIAL_FLASH_CTRL_MANUAL_XIP_PAT_XIP_OUT_PAT_SIZE_POS (24)
#define SERIAL_FLASH_CTRL_MANUAL_XIP_PAT_XIP_OUT_PATTERN_MSK (0xFF0000)
#define SERIAL_FLASH_CTRL_MANUAL_XIP_PAT_XIP_OUT_PATTERN_POS (16)
#define SERIAL_FLASH_CTRL_MANUAL_XIP_PAT_XIP_IN_PAT_SIZE_MSK (0x00700)
#define SERIAL_FLASH_CTRL_MANUAL_XIP_PAT_XIP_IN_PAT_SIZE_POS (8)
#define SERIAL_FLASH_CTRL_MANUAL_XIP_PAT_XIP_IN_PATTERN_MSK (0x000FF)
#define SERIAL_FLASH_CTRL_MANUAL_XIP_PAT_XIP_IN_PATTERN_POS (0)
#define SERIAL_FLASH_CTRL_MANUAL_INTERRUPT_MASK	 (BASE_ADDRESS_SERIAL_FLASH_CTRL_MANUAL + 0x028)
#define SERIAL_FLASH_CTRL_MANUAL_INTERRUPT_MASK_PERF_CNTR_MSB_MSK (0x00008)
#define SERIAL_FLASH_CTRL_MANUAL_INTERRUPT_MASK_PERF_CNTR_MSB_POS (3)
#define SERIAL_FLASH_CTRL_MANUAL_INTERRUPT_MASK_CMD_RESULT1_MSK (0x00004)
#define SERIAL_FLASH_CTRL_MANUAL_INTERRUPT_MASK_CMD_RESULT1_POS (2)
#define SERIAL_FLASH_CTRL_MANUAL_INTERRUPT_MASK_CMD_RESULT0_MSK (0x00002)
#define SERIAL_FLASH_CTRL_MANUAL_INTERRUPT_MASK_CMD_RESULT0_POS (1)
#define SERIAL_FLASH_CTRL_MANUAL_INTERRUPT_MASK_SFCI_INT_MSK (0x00001)
#define SERIAL_FLASH_CTRL_MANUAL_INTERRUPT_MASK_SFCI_INT_POS (0)
#define SERIAL_FLASH_CTRL_MANUAL_HALT			 (BASE_ADDRESS_SERIAL_FLASH_CTRL_MANUAL + 0x02C)
#define SERIAL_FLASH_CTRL_MANUAL_HALT_SEL_MSK	 (0x00001)
#define SERIAL_FLASH_CTRL_MANUAL_HALT_SEL_POS	 (0)
#define SERIAL_FLASH_CTRL_MANUAL_DUMMY_PATTERN	 (BASE_ADDRESS_SERIAL_FLASH_CTRL_MANUAL + 0x030)
#define SERIAL_FLASH_CTRL_MANUAL_DUMMY_PATTERN_DUMMY_PATTERN_MSK (0xFFFFFFFF)
#define SERIAL_FLASH_CTRL_MANUAL_DUMMY_PATTERN_DUMMY_PATTERN_POS (0)
#define SERIAL_FLASH_CTRL_MANUAL_STATUS			 (BASE_ADDRESS_SERIAL_FLASH_CTRL_MANUAL + 0x034)
#define SERIAL_FLASH_CTRL_MANUAL_STATUS_ER_WR_ACTIVE_AGENT_MSK (0xE0000000)
#define SERIAL_FLASH_CTRL_MANUAL_STATUS_ER_WR_ACTIVE_AGENT_POS (29)
#define SERIAL_FLASH_CTRL_MANUAL_STATUS_ER_WR_ACTIVE_MSK (0x10000000)
#define SERIAL_FLASH_CTRL_MANUAL_STATUS_ER_WR_ACTIVE_POS (28)
#define SERIAL_FLASH_CTRL_MANUAL_STATUS_SUSPEN_ACTIVE_MSK (0x8000000)
#define SERIAL_FLASH_CTRL_MANUAL_STATUS_SUSPEN_ACTIVE_POS (27)
#define SERIAL_FLASH_CTRL_MANUAL_STATUS_RESUME_ACTIVE_MSK (0x4000000)
#define SERIAL_FLASH_CTRL_MANUAL_STATUS_RESUME_ACTIVE_POS (26)
#define SERIAL_FLASH_CTRL_MANUAL_STATUS_ERASE_ACTIVE_MSK (0x2000000)
#define SERIAL_FLASH_CTRL_MANUAL_STATUS_ERASE_ACTIVE_POS (25)
#define SERIAL_FLASH_CTRL_MANUAL_STATUS_WR_ACTIVE_MSK (0x1000000)
#define SERIAL_FLASH_CTRL_MANUAL_STATUS_WR_ACTIVE_POS (24)
#define SERIAL_FLASH_CTRL_MANUAL_STATUS_PERF_MSB_FLIP_MSK (0x800000)
#define SERIAL_FLASH_CTRL_MANUAL_STATUS_PERF_MSB_FLIP_POS (23)
#define SERIAL_FLASH_CTRL_MANUAL_STATUS_WR_FIFO_EMPTY_MSK (0x7C0000)
#define SERIAL_FLASH_CTRL_MANUAL_STATUS_WR_FIFO_EMPTY_POS (18)
#define SERIAL_FLASH_CTRL_MANUAL_STATUS_WR_FIFO_FULL_MSK (0x3E000)
#define SERIAL_FLASH_CTRL_MANUAL_STATUS_WR_FIFO_FULL_POS (13)
#define SERIAL_FLASH_CTRL_MANUAL_STATUS_MAIN_SM_MSK (0x01F00)
#define SERIAL_FLASH_CTRL_MANUAL_STATUS_MAIN_SM_POS (8)
#define SERIAL_FLASH_CTRL_MANUAL_STATUS_SM_MSK	 (0x000F0)
#define SERIAL_FLASH_CTRL_MANUAL_STATUS_SM_POS	 (4)
#define SERIAL_FLASH_CTRL_MANUAL_STATUS_HALT_ACTIVE_MSK (0x00008)
#define SERIAL_FLASH_CTRL_MANUAL_STATUS_HALT_ACTIVE_POS (3)
#define SERIAL_FLASH_CTRL_MANUAL_STATUS_CMD_RESULT0_VALID_MSK (0x00004)
#define SERIAL_FLASH_CTRL_MANUAL_STATUS_CMD_RESULT0_VALID_POS (2)
#define SERIAL_FLASH_CTRL_MANUAL_STATUS_CMD_RESULT1_VALID_MSK (0x00002)
#define SERIAL_FLASH_CTRL_MANUAL_STATUS_CMD_RESULT1_VALID_POS (1)
#define SERIAL_FLASH_CTRL_MANUAL_STATUS_INT_STAT_MSK (0x00001)
#define SERIAL_FLASH_CTRL_MANUAL_STATUS_INT_STAT_POS (0)
#define SERIAL_FLASH_CTRL_MANUAL_STATUS_RC		 (BASE_ADDRESS_SERIAL_FLASH_CTRL_MANUAL + 0x038)
#define SERIAL_FLASH_CTRL_MANUAL_STATUS_RC_ER_WR_ACTIVE_AGENT_MSK (0xE0000000)
#define SERIAL_FLASH_CTRL_MANUAL_STATUS_RC_ER_WR_ACTIVE_AGENT_POS (29)
#define SERIAL_FLASH_CTRL_MANUAL_STATUS_RC_ER_WR_ACTIVE_MSK (0x10000000)
#define SERIAL_FLASH_CTRL_MANUAL_STATUS_RC_ER_WR_ACTIVE_POS (28)
#define SERIAL_FLASH_CTRL_MANUAL_STATUS_RC_SUSPEN_ACTIVE_MSK (0x8000000)
#define SERIAL_FLASH_CTRL_MANUAL_STATUS_RC_SUSPEN_ACTIVE_POS (27)
#define SERIAL_FLASH_CTRL_MANUAL_STATUS_RC_RESUME_ACTIVE_MSK (0x4000000)
#define SERIAL_FLASH_CTRL_MANUAL_STATUS_RC_RESUME_ACTIVE_POS (26)
#define SERIAL_FLASH_CTRL_MANUAL_STATUS_RC_ERASE_ACTIVE_MSK (0x2000000)
#define SERIAL_FLASH_CTRL_MANUAL_STATUS_RC_ERASE_ACTIVE_POS (25)
#define SERIAL_FLASH_CTRL_MANUAL_STATUS_RC_WR_ACTIVE_MSK (0x1000000)
#define SERIAL_FLASH_CTRL_MANUAL_STATUS_RC_WR_ACTIVE_POS (24)
#define SERIAL_FLASH_CTRL_MANUAL_STATUS_RC_PERF_MSB_FLIP_MSK (0x800000)
#define SERIAL_FLASH_CTRL_MANUAL_STATUS_RC_PERF_MSB_FLIP_POS (23)
#define SERIAL_FLASH_CTRL_MANUAL_STATUS_RC_WR_FIFO_EMPTY_MSK (0x7C0000)
#define SERIAL_FLASH_CTRL_MANUAL_STATUS_RC_WR_FIFO_EMPTY_POS (18)
#define SERIAL_FLASH_CTRL_MANUAL_STATUS_RC_WR_FIFO_FULL_MSK (0x3E000)
#define SERIAL_FLASH_CTRL_MANUAL_STATUS_RC_WR_FIFO_FULL_POS (13)
#define SERIAL_FLASH_CTRL_MANUAL_STATUS_RC_MAIN_SM_MSK (0x01F00)
#define SERIAL_FLASH_CTRL_MANUAL_STATUS_RC_MAIN_SM_POS (8)
#define SERIAL_FLASH_CTRL_MANUAL_STATUS_RC_SM_MSK (0x000F0)
#define SERIAL_FLASH_CTRL_MANUAL_STATUS_RC_SM_POS (4)
#define SERIAL_FLASH_CTRL_MANUAL_STATUS_RC_HALT_ACTIVE_MSK (0x00008)
#define SERIAL_FLASH_CTRL_MANUAL_STATUS_RC_HALT_ACTIVE_POS (3)
#define SERIAL_FLASH_CTRL_MANUAL_STATUS_RC_CMD_RESULT0_VALID_MSK (0x00004)
#define SERIAL_FLASH_CTRL_MANUAL_STATUS_RC_CMD_RESULT0_VALID_POS (2)
#define SERIAL_FLASH_CTRL_MANUAL_STATUS_RC_CMD_RESULT1_VALID_MSK (0x00002)
#define SERIAL_FLASH_CTRL_MANUAL_STATUS_RC_CMD_RESULT1_VALID_POS (1)
#define SERIAL_FLASH_CTRL_MANUAL_STATUS_RC_INT_STAT_MSK (0x00001)
#define SERIAL_FLASH_CTRL_MANUAL_STATUS_RC_INT_STAT_POS (0)
#define SERIAL_FLASH_CTRL_MANUAL_ERR_STATUS		 (BASE_ADDRESS_SERIAL_FLASH_CTRL_MANUAL + 0x03C)
#define SERIAL_FLASH_CTRL_MANUAL_ERR_STATUS_WR_ERROR_AGENT_MSK (0x38000000)
#define SERIAL_FLASH_CTRL_MANUAL_ERR_STATUS_WR_ERROR_AGENT_POS (27)
#define SERIAL_FLASH_CTRL_MANUAL_ERR_STATUS_WR_ERROR_FIRST_ADDR_MSK (0x7FFFFF8)
#define SERIAL_FLASH_CTRL_MANUAL_ERR_STATUS_WR_ERROR_FIRST_ADDR_POS (3)
#define SERIAL_FLASH_CTRL_MANUAL_ERR_STATUS_PP_ERROR_MSK (0x00004)
#define SERIAL_FLASH_CTRL_MANUAL_ERR_STATUS_PP_ERROR_POS (2)
#define SERIAL_FLASH_CTRL_MANUAL_ERR_STATUS_WR_ERROR_MSK (0x00002)
#define SERIAL_FLASH_CTRL_MANUAL_ERR_STATUS_WR_ERROR_POS (1)
#define SERIAL_FLASH_CTRL_MANUAL_ERR_STATUS_ERR_STAT_MSK (0x00001)
#define SERIAL_FLASH_CTRL_MANUAL_ERR_STATUS_ERR_STAT_POS (0)
#define SERIAL_FLASH_CTRL_MANUAL_ERR_STATUS_RC	 (BASE_ADDRESS_SERIAL_FLASH_CTRL_MANUAL + 0x040)
#define SERIAL_FLASH_CTRL_MANUAL_ERR_STATUS_RC_WR_ERROR_AGENT_MSK (0x38000000)
#define SERIAL_FLASH_CTRL_MANUAL_ERR_STATUS_RC_WR_ERROR_AGENT_POS (27)
#define SERIAL_FLASH_CTRL_MANUAL_ERR_STATUS_RC_WR_ERROR_FIRST_ADDR_MSK (0x7FFFFF8)
#define SERIAL_FLASH_CTRL_MANUAL_ERR_STATUS_RC_WR_ERROR_FIRST_ADDR_POS (3)
#define SERIAL_FLASH_CTRL_MANUAL_ERR_STATUS_RC_PP_ERROR_MSK (0x00004)
#define SERIAL_FLASH_CTRL_MANUAL_ERR_STATUS_RC_PP_ERROR_POS (2)
#define SERIAL_FLASH_CTRL_MANUAL_ERR_STATUS_RC_WR_ERROR_MSK (0x00002)
#define SERIAL_FLASH_CTRL_MANUAL_ERR_STATUS_RC_WR_ERROR_POS (1)
#define SERIAL_FLASH_CTRL_MANUAL_ERR_STATUS_RC_ERR_STAT_MSK (0x00001)
#define SERIAL_FLASH_CTRL_MANUAL_ERR_STATUS_RC_ERR_STAT_POS (0)
#define SERIAL_FLASH_CTRL_MANUAL_CUSTOM_OPCODE_EN (BASE_ADDRESS_SERIAL_FLASH_CTRL_MANUAL + 0x044)
#define SERIAL_FLASH_CTRL_MANUAL_CUSTOM_OPCODE_EN_CUSTOM_OPCODE_EN_MSK (0x00001)
#define SERIAL_FLASH_CTRL_MANUAL_CUSTOM_OPCODE_EN_CUSTOM_OPCODE_EN_POS (0)
#define SERIAL_FLASH_CTRL_MANUAL_CUSTOM_OPCODE	 (BASE_ADDRESS_SERIAL_FLASH_CTRL_MANUAL + 0x048)
#define SERIAL_FLASH_CTRL_MANUAL_CUSTOM_OPCODE_CUSTOM_OPCODE_MSK (0xFFFFFFFF)
#define SERIAL_FLASH_CTRL_MANUAL_CUSTOM_OPCODE_CUSTOM_OPCODE_POS (0)
#define SERIAL_FLASH_CTRL_MANUAL_STATUS2		 (BASE_ADDRESS_SERIAL_FLASH_CTRL_MANUAL + 0x04C)
#define SERIAL_FLASH_CTRL_MANUAL_STATUS2_ER_WR_ACTIVE_AGENT_MSK (0xE0000000)
#define SERIAL_FLASH_CTRL_MANUAL_STATUS2_ER_WR_ACTIVE_AGENT_POS (29)
#define SERIAL_FLASH_CTRL_MANUAL_STATUS2_ER_WR_ACTIVE_MSK (0x10000000)
#define SERIAL_FLASH_CTRL_MANUAL_STATUS2_ER_WR_ACTIVE_POS (28)
#define SERIAL_FLASH_CTRL_MANUAL_STATUS2_SUSPEN_ACTIVE_MSK (0x8000000)
#define SERIAL_FLASH_CTRL_MANUAL_STATUS2_SUSPEN_ACTIVE_POS (27)
#define SERIAL_FLASH_CTRL_MANUAL_STATUS2_RESUME_ACTIVE_MSK (0x4000000)
#define SERIAL_FLASH_CTRL_MANUAL_STATUS2_RESUME_ACTIVE_POS (26)
#define SERIAL_FLASH_CTRL_MANUAL_STATUS2_ERASE_ACTIVE_MSK (0x2000000)
#define SERIAL_FLASH_CTRL_MANUAL_STATUS2_ERASE_ACTIVE_POS (25)
#define SERIAL_FLASH_CTRL_MANUAL_STATUS2_WR_ACTIVE_MSK (0x1000000)
#define SERIAL_FLASH_CTRL_MANUAL_STATUS2_WR_ACTIVE_POS (24)
#define SERIAL_FLASH_CTRL_MANUAL_STATUS2_RD_ACTIVE_MSK (0x800000)
#define SERIAL_FLASH_CTRL_MANUAL_STATUS2_RD_ACTIVE_POS (23)
#define SERIAL_FLASH_CTRL_MANUAL_STATUS2_WR_FIFO_EMPTY_MSK (0x7C0000)
#define SERIAL_FLASH_CTRL_MANUAL_STATUS2_WR_FIFO_EMPTY_POS (18)
#define SERIAL_FLASH_CTRL_MANUAL_STATUS2_WR_FIFO_FULL_MSK (0x3E000)
#define SERIAL_FLASH_CTRL_MANUAL_STATUS2_WR_FIFO_FULL_POS (13)
#define SERIAL_FLASH_CTRL_MANUAL_STATUS2_MAIN_SM_MSK (0x01F00)
#define SERIAL_FLASH_CTRL_MANUAL_STATUS2_MAIN_SM_POS (8)
#define SERIAL_FLASH_CTRL_MANUAL_STATUS2_SM_MSK	 (0x000F0)
#define SERIAL_FLASH_CTRL_MANUAL_STATUS2_SM_POS	 (4)
#define SERIAL_FLASH_CTRL_MANUAL_STATUS2_HALT_ACTIVE_MSK (0x00008)
#define SERIAL_FLASH_CTRL_MANUAL_STATUS2_HALT_ACTIVE_POS (3)
#define SERIAL_FLASH_CTRL_MANUAL_STATUS2_CMD_RESULT0_VALID_MSK (0x00004)
#define SERIAL_FLASH_CTRL_MANUAL_STATUS2_CMD_RESULT0_VALID_POS (2)
#define SERIAL_FLASH_CTRL_MANUAL_STATUS2_CMD_RESULT1_VALID_MSK (0x00002)
#define SERIAL_FLASH_CTRL_MANUAL_STATUS2_CMD_RESULT1_VALID_POS (1)
#define SERIAL_FLASH_CTRL_MANUAL_STATUS2_INT_STAT_MSK (0x00001)
#define SERIAL_FLASH_CTRL_MANUAL_STATUS2_INT_STAT_POS (0)
#define BASE_ADDRESS_SERIAL_FLASH_CTRL_MCU_SUBSYS 0x0D006280
#define SERIAL_FLASH_CTRL_MCU_SUBSYS_CFG_SYSTEM	 (BASE_ADDRESS_SERIAL_FLASH_CTRL_MCU_SUBSYS + 0x000)
#define SERIAL_FLASH_CTRL_MCU_SUBSYS_CFG_SYSTEM_CLEAR_PREFETCH_MCU_OTHER_PULSE_MSK (0x00002)
#define SERIAL_FLASH_CTRL_MCU_SUBSYS_CFG_SYSTEM_CLEAR_PREFETCH_MCU_OTHER_PULSE_POS (1)
#define SERIAL_FLASH_CTRL_MCU_SUBSYS_CFG_SYSTEM_CLEAR_PREFETCH_MCU_PULSE_MSK (0x00001)
#define SERIAL_FLASH_CTRL_MCU_SUBSYS_CFG_SYSTEM_CLEAR_PREFETCH_MCU_PULSE_POS (0)
#define SERIAL_FLASH_CTRL_MCU_SUBSYS_STATUS_MCU	 (BASE_ADDRESS_SERIAL_FLASH_CTRL_MCU_SUBSYS + 0x004)
#define SERIAL_FLASH_CTRL_MCU_SUBSYS_STATUS_MCU_ERASE_EXECUTING_MSK (0x00800)
#define SERIAL_FLASH_CTRL_MCU_SUBSYS_STATUS_MCU_ERASE_EXECUTING_POS (11)
#define SERIAL_FLASH_CTRL_MCU_SUBSYS_STATUS_MCU_ERASE_PENDING_TO_ARB_MSK (0x00400)
#define SERIAL_FLASH_CTRL_MCU_SUBSYS_STATUS_MCU_ERASE_PENDING_TO_ARB_POS (10)
#define SERIAL_FLASH_CTRL_MCU_SUBSYS_STATUS_MCU_WRITE_EXECUTING_MSK (0x00200)
#define SERIAL_FLASH_CTRL_MCU_SUBSYS_STATUS_MCU_WRITE_EXECUTING_POS (9)
#define SERIAL_FLASH_CTRL_MCU_SUBSYS_STATUS_MCU_WRITE_PENDING_TO_ARB_MSK (0x00100)
#define SERIAL_FLASH_CTRL_MCU_SUBSYS_STATUS_MCU_WRITE_PENDING_TO_ARB_POS (8)
#define SERIAL_FLASH_CTRL_MCU_SUBSYS_STATUS_MCU_WR_FIFO_ALL_WRITE_IN_FIFO_MSK (0x00040)
#define SERIAL_FLASH_CTRL_MCU_SUBSYS_STATUS_MCU_WR_FIFO_ALL_WRITE_IN_FIFO_POS (6)
#define SERIAL_FLASH_CTRL_MCU_SUBSYS_STATUS_MCU_WR_FIFO_FULL_MSK (0x00020)
#define SERIAL_FLASH_CTRL_MCU_SUBSYS_STATUS_MCU_WR_FIFO_FULL_POS (5)
#define SERIAL_FLASH_CTRL_MCU_SUBSYS_STATUS_MCU_WR_FIFO_EMPTY_MSK (0x00010)
#define SERIAL_FLASH_CTRL_MCU_SUBSYS_STATUS_MCU_WR_FIFO_EMPTY_POS (4)
#define SERIAL_FLASH_CTRL_MCU_SUBSYS_STATUS_MCU_INT_STAT_MSK (0x00001)
#define SERIAL_FLASH_CTRL_MCU_SUBSYS_STATUS_MCU_INT_STAT_POS (0)
#define SERIAL_FLASH_CTRL_MCU_SUBSYS_STATUS_MCU_RC (BASE_ADDRESS_SERIAL_FLASH_CTRL_MCU_SUBSYS + 0x008)
#define SERIAL_FLASH_CTRL_MCU_SUBSYS_STATUS_MCU_RC_ERASE_EXECUTING_MSK (0x00800)
#define SERIAL_FLASH_CTRL_MCU_SUBSYS_STATUS_MCU_RC_ERASE_EXECUTING_POS (11)
#define SERIAL_FLASH_CTRL_MCU_SUBSYS_STATUS_MCU_RC_ERASE_PENDING_TO_ARB_MSK (0x00400)
#define SERIAL_FLASH_CTRL_MCU_SUBSYS_STATUS_MCU_RC_ERASE_PENDING_TO_ARB_POS (10)
#define SERIAL_FLASH_CTRL_MCU_SUBSYS_STATUS_MCU_RC_WRITE_EXECUTING_MSK (0x00200)
#define SERIAL_FLASH_CTRL_MCU_SUBSYS_STATUS_MCU_RC_WRITE_EXECUTING_POS (9)
#define SERIAL_FLASH_CTRL_MCU_SUBSYS_STATUS_MCU_RC_WRITE_PENDING_TO_ARB_MSK (0x00100)
#define SERIAL_FLASH_CTRL_MCU_SUBSYS_STATUS_MCU_RC_WRITE_PENDING_TO_ARB_POS (8)
#define SERIAL_FLASH_CTRL_MCU_SUBSYS_STATUS_MCU_RC_WR_FIFO_ALL_WRITE_IN_FIFO_MSK (0x00040)
#define SERIAL_FLASH_CTRL_MCU_SUBSYS_STATUS_MCU_RC_WR_FIFO_ALL_WRITE_IN_FIFO_POS (6)
#define SERIAL_FLASH_CTRL_MCU_SUBSYS_STATUS_MCU_RC_WR_FIFO_FULL_MSK (0x00020)
#define SERIAL_FLASH_CTRL_MCU_SUBSYS_STATUS_MCU_RC_WR_FIFO_FULL_POS (5)
#define SERIAL_FLASH_CTRL_MCU_SUBSYS_STATUS_MCU_RC_WR_FIFO_EMPTY_MSK (0x00010)
#define SERIAL_FLASH_CTRL_MCU_SUBSYS_STATUS_MCU_RC_WR_FIFO_EMPTY_POS (4)
#define SERIAL_FLASH_CTRL_MCU_SUBSYS_STATUS_MCU_RC_INT_STAT_MSK (0x00001)
#define SERIAL_FLASH_CTRL_MCU_SUBSYS_STATUS_MCU_RC_INT_STAT_POS (0)
#define SERIAL_FLASH_CTRL_MCU_SUBSYS_WRITE_COUNT (BASE_ADDRESS_SERIAL_FLASH_CTRL_MCU_SUBSYS + 0x00C)
#define SERIAL_FLASH_CTRL_MCU_SUBSYS_WRITE_COUNT_COUNT_CLR_MSK (0x80000000)
#define SERIAL_FLASH_CTRL_MCU_SUBSYS_WRITE_COUNT_COUNT_CLR_POS (31)
#define SERIAL_FLASH_CTRL_MCU_SUBSYS_WRITE_COUNT_IN_COUNTER_MSK (0x7F000000)
#define SERIAL_FLASH_CTRL_MCU_SUBSYS_WRITE_COUNT_IN_COUNTER_POS (24)
#define SERIAL_FLASH_CTRL_MCU_SUBSYS_WRITE_COUNT_OUT_COUNTER_MSK (0x7F0000)
#define SERIAL_FLASH_CTRL_MCU_SUBSYS_WRITE_COUNT_OUT_COUNTER_POS (16)
#define SERIAL_FLASH_CTRL_MCU_SUBSYS_WRITE_COUNT_VAL_MSK (0x001FC)
#define SERIAL_FLASH_CTRL_MCU_SUBSYS_WRITE_COUNT_VAL_POS (2)
#define SERIAL_FLASH_CTRL_MCU_SUBSYS_SFC_ERASE_CFG (BASE_ADDRESS_SERIAL_FLASH_CTRL_MCU_SUBSYS + 0x010)
#define SERIAL_FLASH_CTRL_MCU_SUBSYS_SFC_ERASE_CFG_ADDR_MSK (0xFFFFFF00)
#define SERIAL_FLASH_CTRL_MCU_SUBSYS_SFC_ERASE_CFG_ADDR_POS (8)
#define SERIAL_FLASH_CTRL_MCU_SUBSYS_SFC_ERASE_CFG_OPCODE_SEL_MSK (0x00010)
#define SERIAL_FLASH_CTRL_MCU_SUBSYS_SFC_ERASE_CFG_OPCODE_SEL_POS (4)
#define SERIAL_FLASH_CTRL_MCU_SUBSYS_SFC_ERASE_CFG_REQUEST_ERASE_MSK (0x00001)
#define SERIAL_FLASH_CTRL_MCU_SUBSYS_SFC_ERASE_CFG_REQUEST_ERASE_POS (0)
#define SERIAL_FLASH_CTRL_MCU_SUBSYS_ERROR_STATUS (BASE_ADDRESS_SERIAL_FLASH_CTRL_MCU_SUBSYS + 0x014)
#define SERIAL_FLASH_CTRL_MCU_SUBSYS_ERROR_STATUS_WR_ERROR_FIRST_ADDR_MSK (0x7FFFFF8)
#define SERIAL_FLASH_CTRL_MCU_SUBSYS_ERROR_STATUS_WR_ERROR_FIRST_ADDR_POS (3)
#define SERIAL_FLASH_CTRL_MCU_SUBSYS_ERROR_STATUS_PP_ERROR_MSK (0x00004)
#define SERIAL_FLASH_CTRL_MCU_SUBSYS_ERROR_STATUS_PP_ERROR_POS (2)
#define SERIAL_FLASH_CTRL_MCU_SUBSYS_ERROR_STATUS_WR_ERR_STAT_MSK (0x00001)
#define SERIAL_FLASH_CTRL_MCU_SUBSYS_ERROR_STATUS_WR_ERR_STAT_POS (0)
#define SERIAL_FLASH_CTRL_MCU_SUBSYS_ERROR_STATUS_RC (BASE_ADDRESS_SERIAL_FLASH_CTRL_MCU_SUBSYS + 0x018)
#define SERIAL_FLASH_CTRL_MCU_SUBSYS_ERROR_STATUS_RC_WR_ERROR_FIRST_ADDR_MSK (0x7FFFFF8)
#define SERIAL_FLASH_CTRL_MCU_SUBSYS_ERROR_STATUS_RC_WR_ERROR_FIRST_ADDR_POS (3)
#define SERIAL_FLASH_CTRL_MCU_SUBSYS_ERROR_STATUS_RC_PP_ERROR_MSK (0x00004)
#define SERIAL_FLASH_CTRL_MCU_SUBSYS_ERROR_STATUS_RC_PP_ERROR_POS (2)
#define SERIAL_FLASH_CTRL_MCU_SUBSYS_ERROR_STATUS_RC_WR_ERR_STAT_MSK (0x00001)
#define SERIAL_FLASH_CTRL_MCU_SUBSYS_ERROR_STATUS_RC_WR_ERR_STAT_POS (0)
#define SERIAL_FLASH_CTRL_MCU_SUBSYS_WRITE_PROTECT (BASE_ADDRESS_SERIAL_FLASH_CTRL_MCU_SUBSYS + 0x01C)
#define SERIAL_FLASH_CTRL_MCU_SUBSYS_WRITE_PROTECT_WRITE_PROTECT_MSK (0x00001)
#define SERIAL_FLASH_CTRL_MCU_SUBSYS_WRITE_PROTECT_WRITE_PROTECT_POS (0)
#define BASE_ADDRESS_SERIAL_FLASH_CTRL_PMP_SUBSYS 0xBD006380
#define SERIAL_FLASH_CTRL_PMP_SUBSYS_CFG_SYSTEM	 (BASE_ADDRESS_SERIAL_FLASH_CTRL_PMP_SUBSYS + 0x000)
#define SERIAL_FLASH_CTRL_PMP_SUBSYS_CFG_SYSTEM_CLEAR_PREFETCH_PMP_PULSE_MSK (0x00002)
#define SERIAL_FLASH_CTRL_PMP_SUBSYS_CFG_SYSTEM_CLEAR_PREFETCH_PMP_PULSE_POS (1)
#define SERIAL_FLASH_CTRL_PMP_SUBSYS_CFG_SYSTEM_CLEAR_PREFETCH_PMP_OTHER_PULSE_MSK (0x00001)
#define SERIAL_FLASH_CTRL_PMP_SUBSYS_CFG_SYSTEM_CLEAR_PREFETCH_PMP_OTHER_PULSE_POS (0)
#define SERIAL_FLASH_CTRL_PMP_SUBSYS_STATUS_PMP	 (BASE_ADDRESS_SERIAL_FLASH_CTRL_PMP_SUBSYS + 0x004)
#define SERIAL_FLASH_CTRL_PMP_SUBSYS_STATUS_PMP_ERASE_EXECUTING_MSK (0x00800)
#define SERIAL_FLASH_CTRL_PMP_SUBSYS_STATUS_PMP_ERASE_EXECUTING_POS (11)
#define SERIAL_FLASH_CTRL_PMP_SUBSYS_STATUS_PMP_ERASE_PENDING_TO_ARB_MSK (0x00400)
#define SERIAL_FLASH_CTRL_PMP_SUBSYS_STATUS_PMP_ERASE_PENDING_TO_ARB_POS (10)
#define SERIAL_FLASH_CTRL_PMP_SUBSYS_STATUS_PMP_WRITE_EXECUTING_MSK (0x00200)
#define SERIAL_FLASH_CTRL_PMP_SUBSYS_STATUS_PMP_WRITE_EXECUTING_POS (9)
#define SERIAL_FLASH_CTRL_PMP_SUBSYS_STATUS_PMP_WRITE_PENDING_TO_ARB_MSK (0x00100)
#define SERIAL_FLASH_CTRL_PMP_SUBSYS_STATUS_PMP_WRITE_PENDING_TO_ARB_POS (8)
#define SERIAL_FLASH_CTRL_PMP_SUBSYS_STATUS_PMP_WR_FIFO_ALL_WRITE_IN_FIFO_MSK (0x00040)
#define SERIAL_FLASH_CTRL_PMP_SUBSYS_STATUS_PMP_WR_FIFO_ALL_WRITE_IN_FIFO_POS (6)
#define SERIAL_FLASH_CTRL_PMP_SUBSYS_STATUS_PMP_WR_FIFO_FULL_MSK (0x00020)
#define SERIAL_FLASH_CTRL_PMP_SUBSYS_STATUS_PMP_WR_FIFO_FULL_POS (5)
#define SERIAL_FLASH_CTRL_PMP_SUBSYS_STATUS_PMP_WR_FIFO_EMPTY_MSK (0x00010)
#define SERIAL_FLASH_CTRL_PMP_SUBSYS_STATUS_PMP_WR_FIFO_EMPTY_POS (4)
#define SERIAL_FLASH_CTRL_PMP_SUBSYS_STATUS_PMP_INT_STAT_MSK (0x00001)
#define SERIAL_FLASH_CTRL_PMP_SUBSYS_STATUS_PMP_INT_STAT_POS (0)
#define SERIAL_FLASH_CTRL_PMP_SUBSYS_STATUS_PMP_RC (BASE_ADDRESS_SERIAL_FLASH_CTRL_PMP_SUBSYS + 0x008)
#define SERIAL_FLASH_CTRL_PMP_SUBSYS_STATUS_PMP_RC_ERASE_EXECUTING_MSK (0x00800)
#define SERIAL_FLASH_CTRL_PMP_SUBSYS_STATUS_PMP_RC_ERASE_EXECUTING_POS (11)
#define SERIAL_FLASH_CTRL_PMP_SUBSYS_STATUS_PMP_RC_ERASE_PENDING_TO_ARB_MSK (0x00400)
#define SERIAL_FLASH_CTRL_PMP_SUBSYS_STATUS_PMP_RC_ERASE_PENDING_TO_ARB_POS (10)
#define SERIAL_FLASH_CTRL_PMP_SUBSYS_STATUS_PMP_RC_WRITE_EXECUTING_MSK (0x00200)
#define SERIAL_FLASH_CTRL_PMP_SUBSYS_STATUS_PMP_RC_WRITE_EXECUTING_POS (9)
#define SERIAL_FLASH_CTRL_PMP_SUBSYS_STATUS_PMP_RC_WRITE_PENDING_TO_ARB_MSK (0x00100)
#define SERIAL_FLASH_CTRL_PMP_SUBSYS_STATUS_PMP_RC_WRITE_PENDING_TO_ARB_POS (8)
#define SERIAL_FLASH_CTRL_PMP_SUBSYS_STATUS_PMP_RC_WR_FIFO_ALL_WRITE_IN_FIFO_MSK (0x00040)
#define SERIAL_FLASH_CTRL_PMP_SUBSYS_STATUS_PMP_RC_WR_FIFO_ALL_WRITE_IN_FIFO_POS (6)
#define SERIAL_FLASH_CTRL_PMP_SUBSYS_STATUS_PMP_RC_WR_FIFO_FULL_MSK (0x00020)
#define SERIAL_FLASH_CTRL_PMP_SUBSYS_STATUS_PMP_RC_WR_FIFO_FULL_POS (5)
#define SERIAL_FLASH_CTRL_PMP_SUBSYS_STATUS_PMP_RC_WR_FIFO_EMPTY_MSK (0x00010)
#define SERIAL_FLASH_CTRL_PMP_SUBSYS_STATUS_PMP_RC_WR_FIFO_EMPTY_POS (4)
#define SERIAL_FLASH_CTRL_PMP_SUBSYS_STATUS_PMP_RC_INT_STAT_MSK (0x00001)
#define SERIAL_FLASH_CTRL_PMP_SUBSYS_STATUS_PMP_RC_INT_STAT_POS (0)
#define SERIAL_FLASH_CTRL_PMP_SUBSYS_WRITE_COUNT (BASE_ADDRESS_SERIAL_FLASH_CTRL_PMP_SUBSYS + 0x00C)
#define SERIAL_FLASH_CTRL_PMP_SUBSYS_WRITE_COUNT_COUNT_CLR_MSK (0x80000000)
#define SERIAL_FLASH_CTRL_PMP_SUBSYS_WRITE_COUNT_COUNT_CLR_POS (31)
#define SERIAL_FLASH_CTRL_PMP_SUBSYS_WRITE_COUNT_IN_COUNTER_MSK (0x7F000000)
#define SERIAL_FLASH_CTRL_PMP_SUBSYS_WRITE_COUNT_IN_COUNTER_POS (24)
#define SERIAL_FLASH_CTRL_PMP_SUBSYS_WRITE_COUNT_OUT_COUNTER_MSK (0x7F0000)
#define SERIAL_FLASH_CTRL_PMP_SUBSYS_WRITE_COUNT_OUT_COUNTER_POS (16)
#define SERIAL_FLASH_CTRL_PMP_SUBSYS_WRITE_COUNT_VAL_MSK (0x001FC)
#define SERIAL_FLASH_CTRL_PMP_SUBSYS_WRITE_COUNT_VAL_POS (2)
#define SERIAL_FLASH_CTRL_PMP_SUBSYS_SFC_ERASE_CFG (BASE_ADDRESS_SERIAL_FLASH_CTRL_PMP_SUBSYS + 0x010)
#define SERIAL_FLASH_CTRL_PMP_SUBSYS_SFC_ERASE_CFG_ADDR_MSK (0xFFFFFF00)
#define SERIAL_FLASH_CTRL_PMP_SUBSYS_SFC_ERASE_CFG_ADDR_POS (8)
#define SERIAL_FLASH_CTRL_PMP_SUBSYS_SFC_ERASE_CFG_OPCODE_SEL_MSK (0x00010)
#define SERIAL_FLASH_CTRL_PMP_SUBSYS_SFC_ERASE_CFG_OPCODE_SEL_POS (4)
#define SERIAL_FLASH_CTRL_PMP_SUBSYS_SFC_ERASE_CFG_REQUEST_ERASE_MSK (0x00001)
#define SERIAL_FLASH_CTRL_PMP_SUBSYS_SFC_ERASE_CFG_REQUEST_ERASE_POS (0)
#define SERIAL_FLASH_CTRL_PMP_SUBSYS_ERROR_STATUS (BASE_ADDRESS_SERIAL_FLASH_CTRL_PMP_SUBSYS + 0x014)
#define SERIAL_FLASH_CTRL_PMP_SUBSYS_ERROR_STATUS_WR_ERROR_FIRST_ADDR_MSK (0x7FFFFF8)
#define SERIAL_FLASH_CTRL_PMP_SUBSYS_ERROR_STATUS_WR_ERROR_FIRST_ADDR_POS (3)
#define SERIAL_FLASH_CTRL_PMP_SUBSYS_ERROR_STATUS_PP_ERROR_MSK (0x00004)
#define SERIAL_FLASH_CTRL_PMP_SUBSYS_ERROR_STATUS_PP_ERROR_POS (2)
#define SERIAL_FLASH_CTRL_PMP_SUBSYS_ERROR_STATUS_WR_ERR_STAT_MSK (0x00001)
#define SERIAL_FLASH_CTRL_PMP_SUBSYS_ERROR_STATUS_WR_ERR_STAT_POS (0)
#define SERIAL_FLASH_CTRL_PMP_SUBSYS_ERROR_STATUS_RC (BASE_ADDRESS_SERIAL_FLASH_CTRL_PMP_SUBSYS + 0x018)
#define SERIAL_FLASH_CTRL_PMP_SUBSYS_ERROR_STATUS_RC_WR_ERROR_FIRST_ADDR_MSK (0x7FFFFF8)
#define SERIAL_FLASH_CTRL_PMP_SUBSYS_ERROR_STATUS_RC_WR_ERROR_FIRST_ADDR_POS (3)
#define SERIAL_FLASH_CTRL_PMP_SUBSYS_ERROR_STATUS_RC_PP_ERROR_MSK (0x00004)
#define SERIAL_FLASH_CTRL_PMP_SUBSYS_ERROR_STATUS_RC_PP_ERROR_POS (2)
#define SERIAL_FLASH_CTRL_PMP_SUBSYS_ERROR_STATUS_RC_WR_ERR_STAT_MSK (0x00001)
#define SERIAL_FLASH_CTRL_PMP_SUBSYS_ERROR_STATUS_RC_WR_ERR_STAT_POS (0)
#define SERIAL_FLASH_CTRL_PMP_SUBSYS_WRITE_PROTECT (BASE_ADDRESS_SERIAL_FLASH_CTRL_PMP_SUBSYS + 0x01C)
#define SERIAL_FLASH_CTRL_PMP_SUBSYS_WRITE_PROTECT_WRITE_PROTECT_MSK (0x00001)
#define SERIAL_FLASH_CTRL_PMP_SUBSYS_WRITE_PROTECT_WRITE_PROTECT_POS (0)
#define BASE_ADDRESS_SERIAL_FLASH_CTRL_MODEM_SUBSYS 0xBD006400
#define SERIAL_FLASH_CTRL_MODEM_SUBSYS_CFG_SYSTEM (BASE_ADDRESS_SERIAL_FLASH_CTRL_MODEM_SUBSYS + 0x000)
#define SERIAL_FLASH_CTRL_MODEM_SUBSYS_CFG_SYSTEM_CLEAR_PREFETCH_MODEM_OTHER_PULSE_MSK (0x00008)
#define SERIAL_FLASH_CTRL_MODEM_SUBSYS_CFG_SYSTEM_CLEAR_PREFETCH_MODEM_OTHER_PULSE_POS (3)
#define SERIAL_FLASH_CTRL_MODEM_SUBSYS_CFG_SYSTEM_CLEAR_PREFETCH_NET_PULSE_MSK (0x00004)
#define SERIAL_FLASH_CTRL_MODEM_SUBSYS_CFG_SYSTEM_CLEAR_PREFETCH_NET_PULSE_POS (2)
#define SERIAL_FLASH_CTRL_MODEM_SUBSYS_CFG_SYSTEM_CLEAR_PREFETCH_LTE_PULSE_MSK (0x00002)
#define SERIAL_FLASH_CTRL_MODEM_SUBSYS_CFG_SYSTEM_CLEAR_PREFETCH_LTE_PULSE_POS (1)
#define SERIAL_FLASH_CTRL_MODEM_SUBSYS_CFG_SYSTEM_CLEAR_PREFETCH_PHY_PULSE_MSK (0x00001)
#define SERIAL_FLASH_CTRL_MODEM_SUBSYS_CFG_SYSTEM_CLEAR_PREFETCH_PHY_PULSE_POS (0)
#define SERIAL_FLASH_CTRL_MODEM_SUBSYS_STATUS_MODEM (BASE_ADDRESS_SERIAL_FLASH_CTRL_MODEM_SUBSYS + 0x004)
#define SERIAL_FLASH_CTRL_MODEM_SUBSYS_STATUS_MODEM_ERASE_EXECUTING_MSK (0x00800)
#define SERIAL_FLASH_CTRL_MODEM_SUBSYS_STATUS_MODEM_ERASE_EXECUTING_POS (11)
#define SERIAL_FLASH_CTRL_MODEM_SUBSYS_STATUS_MODEM_ERASE_PENDING_TO_ARB_MSK (0x00400)
#define SERIAL_FLASH_CTRL_MODEM_SUBSYS_STATUS_MODEM_ERASE_PENDING_TO_ARB_POS (10)
#define SERIAL_FLASH_CTRL_MODEM_SUBSYS_STATUS_MODEM_WRITE_EXECUTING_MSK (0x00200)
#define SERIAL_FLASH_CTRL_MODEM_SUBSYS_STATUS_MODEM_WRITE_EXECUTING_POS (9)
#define SERIAL_FLASH_CTRL_MODEM_SUBSYS_STATUS_MODEM_WRITE_PENDING_TO_ARB_MSK (0x00100)
#define SERIAL_FLASH_CTRL_MODEM_SUBSYS_STATUS_MODEM_WRITE_PENDING_TO_ARB_POS (8)
#define SERIAL_FLASH_CTRL_MODEM_SUBSYS_STATUS_MODEM_WR_FIFO_ALL_WRITE_IN_FIFO_MSK (0x00040)
#define SERIAL_FLASH_CTRL_MODEM_SUBSYS_STATUS_MODEM_WR_FIFO_ALL_WRITE_IN_FIFO_POS (6)
#define SERIAL_FLASH_CTRL_MODEM_SUBSYS_STATUS_MODEM_WR_FIFO_FULL_MSK (0x00020)
#define SERIAL_FLASH_CTRL_MODEM_SUBSYS_STATUS_MODEM_WR_FIFO_FULL_POS (5)
#define SERIAL_FLASH_CTRL_MODEM_SUBSYS_STATUS_MODEM_WR_FIFO_EMPTY_MSK (0x00010)
#define SERIAL_FLASH_CTRL_MODEM_SUBSYS_STATUS_MODEM_WR_FIFO_EMPTY_POS (4)
#define SERIAL_FLASH_CTRL_MODEM_SUBSYS_STATUS_MODEM_INT_STAT_MSK (0x00001)
#define SERIAL_FLASH_CTRL_MODEM_SUBSYS_STATUS_MODEM_INT_STAT_POS (0)
#define SERIAL_FLASH_CTRL_MODEM_SUBSYS_STATUS_MODEM_RC (BASE_ADDRESS_SERIAL_FLASH_CTRL_MODEM_SUBSYS + 0x008)
#define SERIAL_FLASH_CTRL_MODEM_SUBSYS_STATUS_MODEM_RC_ERASE_EXECUTING_MSK (0x00800)
#define SERIAL_FLASH_CTRL_MODEM_SUBSYS_STATUS_MODEM_RC_ERASE_EXECUTING_POS (11)
#define SERIAL_FLASH_CTRL_MODEM_SUBSYS_STATUS_MODEM_RC_ERASE_PENDING_TO_ARB_MSK (0x00400)
#define SERIAL_FLASH_CTRL_MODEM_SUBSYS_STATUS_MODEM_RC_ERASE_PENDING_TO_ARB_POS (10)
#define SERIAL_FLASH_CTRL_MODEM_SUBSYS_STATUS_MODEM_RC_WRITE_EXECUTING_MSK (0x00200)
#define SERIAL_FLASH_CTRL_MODEM_SUBSYS_STATUS_MODEM_RC_WRITE_EXECUTING_POS (9)
#define SERIAL_FLASH_CTRL_MODEM_SUBSYS_STATUS_MODEM_RC_WRITE_PENDING_TO_ARB_MSK (0x00100)
#define SERIAL_FLASH_CTRL_MODEM_SUBSYS_STATUS_MODEM_RC_WRITE_PENDING_TO_ARB_POS (8)
#define SERIAL_FLASH_CTRL_MODEM_SUBSYS_STATUS_MODEM_RC_WR_FIFO_ALL_WRITE_IN_FIFO_MSK (0x00040)
#define SERIAL_FLASH_CTRL_MODEM_SUBSYS_STATUS_MODEM_RC_WR_FIFO_ALL_WRITE_IN_FIFO_POS (6)
#define SERIAL_FLASH_CTRL_MODEM_SUBSYS_STATUS_MODEM_RC_WR_FIFO_FULL_MSK (0x00020)
#define SERIAL_FLASH_CTRL_MODEM_SUBSYS_STATUS_MODEM_RC_WR_FIFO_FULL_POS (5)
#define SERIAL_FLASH_CTRL_MODEM_SUBSYS_STATUS_MODEM_RC_WR_FIFO_EMPTY_MSK (0x00010)
#define SERIAL_FLASH_CTRL_MODEM_SUBSYS_STATUS_MODEM_RC_WR_FIFO_EMPTY_POS (4)
#define SERIAL_FLASH_CTRL_MODEM_SUBSYS_STATUS_MODEM_RC_INT_STAT_MSK (0x00001)
#define SERIAL_FLASH_CTRL_MODEM_SUBSYS_STATUS_MODEM_RC_INT_STAT_POS (0)
#define SERIAL_FLASH_CTRL_MODEM_SUBSYS_WRITE_COUNT (BASE_ADDRESS_SERIAL_FLASH_CTRL_MODEM_SUBSYS + 0x00C)
#define SERIAL_FLASH_CTRL_MODEM_SUBSYS_WRITE_COUNT_COUNT_CLR_MSK (0x80000000)
#define SERIAL_FLASH_CTRL_MODEM_SUBSYS_WRITE_COUNT_COUNT_CLR_POS (31)
#define SERIAL_FLASH_CTRL_MODEM_SUBSYS_WRITE_COUNT_IN_COUNTER_MSK (0x7F000000)
#define SERIAL_FLASH_CTRL_MODEM_SUBSYS_WRITE_COUNT_IN_COUNTER_POS (24)
#define SERIAL_FLASH_CTRL_MODEM_SUBSYS_WRITE_COUNT_OUT_COUNTER_MSK (0x7F0000)
#define SERIAL_FLASH_CTRL_MODEM_SUBSYS_WRITE_COUNT_OUT_COUNTER_POS (16)
#define SERIAL_FLASH_CTRL_MODEM_SUBSYS_WRITE_COUNT_VAL_MSK (0x001FC)
#define SERIAL_FLASH_CTRL_MODEM_SUBSYS_WRITE_COUNT_VAL_POS (2)
#define SERIAL_FLASH_CTRL_MODEM_SUBSYS_SFC_ERASE_CFG (BASE_ADDRESS_SERIAL_FLASH_CTRL_MODEM_SUBSYS + 0x010)
#define SERIAL_FLASH_CTRL_MODEM_SUBSYS_SFC_ERASE_CFG_ADDR_MSK (0xFFFFFF00)
#define SERIAL_FLASH_CTRL_MODEM_SUBSYS_SFC_ERASE_CFG_ADDR_POS (8)
#define SERIAL_FLASH_CTRL_MODEM_SUBSYS_SFC_ERASE_CFG_OPCODE_SEL_MSK (0x00010)
#define SERIAL_FLASH_CTRL_MODEM_SUBSYS_SFC_ERASE_CFG_OPCODE_SEL_POS (4)
#define SERIAL_FLASH_CTRL_MODEM_SUBSYS_SFC_ERASE_CFG_REQUEST_ERASE_MSK (0x00001)
#define SERIAL_FLASH_CTRL_MODEM_SUBSYS_SFC_ERASE_CFG_REQUEST_ERASE_POS (0)
#define SERIAL_FLASH_CTRL_MODEM_SUBSYS_ERROR_STATUS (BASE_ADDRESS_SERIAL_FLASH_CTRL_MODEM_SUBSYS + 0x014)
#define SERIAL_FLASH_CTRL_MODEM_SUBSYS_ERROR_STATUS_WR_ERROR_FIRST_ADDR_MSK (0x7FFFFF8)
#define SERIAL_FLASH_CTRL_MODEM_SUBSYS_ERROR_STATUS_WR_ERROR_FIRST_ADDR_POS (3)
#define SERIAL_FLASH_CTRL_MODEM_SUBSYS_ERROR_STATUS_PP_ERROR_MSK (0x00004)
#define SERIAL_FLASH_CTRL_MODEM_SUBSYS_ERROR_STATUS_PP_ERROR_POS (2)
#define SERIAL_FLASH_CTRL_MODEM_SUBSYS_ERROR_STATUS_WR_ERR_STAT_MSK (0x00001)
#define SERIAL_FLASH_CTRL_MODEM_SUBSYS_ERROR_STATUS_WR_ERR_STAT_POS (0)
#define SERIAL_FLASH_CTRL_MODEM_SUBSYS_ERROR_STATUS_RC (BASE_ADDRESS_SERIAL_FLASH_CTRL_MODEM_SUBSYS + 0x018)
#define SERIAL_FLASH_CTRL_MODEM_SUBSYS_ERROR_STATUS_RC_WR_ERROR_FIRST_ADDR_MSK (0x7FFFFF8)
#define SERIAL_FLASH_CTRL_MODEM_SUBSYS_ERROR_STATUS_RC_WR_ERROR_FIRST_ADDR_POS (3)
#define SERIAL_FLASH_CTRL_MODEM_SUBSYS_ERROR_STATUS_RC_PP_ERROR_MSK (0x00004)
#define SERIAL_FLASH_CTRL_MODEM_SUBSYS_ERROR_STATUS_RC_PP_ERROR_POS (2)
#define SERIAL_FLASH_CTRL_MODEM_SUBSYS_ERROR_STATUS_RC_WR_ERR_STAT_MSK (0x00001)
#define SERIAL_FLASH_CTRL_MODEM_SUBSYS_ERROR_STATUS_RC_WR_ERR_STAT_POS (0)
#define SERIAL_FLASH_CTRL_MODEM_SUBSYS_WRITE_PROTECT (BASE_ADDRESS_SERIAL_FLASH_CTRL_MODEM_SUBSYS + 0x01C)
#define SERIAL_FLASH_CTRL_MODEM_SUBSYS_WRITE_PROTECT_WRITE_PROTECT_MSK (0x00001)
#define SERIAL_FLASH_CTRL_MODEM_SUBSYS_WRITE_PROTECT_WRITE_PROTECT_POS (0)
#define BASE_ADDRESS_SERIAL_FLASH_CTRL_ISE_SUBSYS 0xBD006480
#define SERIAL_FLASH_CTRL_ISE_SUBSYS_CFG_SYSTEM	 (BASE_ADDRESS_SERIAL_FLASH_CTRL_ISE_SUBSYS + 0x000)
#define SERIAL_FLASH_CTRL_ISE_SUBSYS_CFG_SYSTEM_CLEAR_PREFETCH_ISE_PULSE_MSK (0x00001)
#define SERIAL_FLASH_CTRL_ISE_SUBSYS_CFG_SYSTEM_CLEAR_PREFETCH_ISE_PULSE_POS (0)
#define SERIAL_FLASH_CTRL_ISE_SUBSYS_STATUS_ISE	 (BASE_ADDRESS_SERIAL_FLASH_CTRL_ISE_SUBSYS + 0x004)
#define SERIAL_FLASH_CTRL_ISE_SUBSYS_STATUS_ISE_ERASE_EXECUTING_MSK (0x00800)
#define SERIAL_FLASH_CTRL_ISE_SUBSYS_STATUS_ISE_ERASE_EXECUTING_POS (11)
#define SERIAL_FLASH_CTRL_ISE_SUBSYS_STATUS_ISE_ERASE_PENDING_TO_ARB_MSK (0x00400)
#define SERIAL_FLASH_CTRL_ISE_SUBSYS_STATUS_ISE_ERASE_PENDING_TO_ARB_POS (10)
#define SERIAL_FLASH_CTRL_ISE_SUBSYS_STATUS_ISE_WRITE_EXECUTING_MSK (0x00200)
#define SERIAL_FLASH_CTRL_ISE_SUBSYS_STATUS_ISE_WRITE_EXECUTING_POS (9)
#define SERIAL_FLASH_CTRL_ISE_SUBSYS_STATUS_ISE_WRITE_PENDING_TO_ARB_MSK (0x00100)
#define SERIAL_FLASH_CTRL_ISE_SUBSYS_STATUS_ISE_WRITE_PENDING_TO_ARB_POS (8)
#define SERIAL_FLASH_CTRL_ISE_SUBSYS_STATUS_ISE_WR_FIFO_ALL_WRITE_IN_FIFO_MSK (0x00040)
#define SERIAL_FLASH_CTRL_ISE_SUBSYS_STATUS_ISE_WR_FIFO_ALL_WRITE_IN_FIFO_POS (6)
#define SERIAL_FLASH_CTRL_ISE_SUBSYS_STATUS_ISE_WR_FIFO_FULL_MSK (0x00020)
#define SERIAL_FLASH_CTRL_ISE_SUBSYS_STATUS_ISE_WR_FIFO_FULL_POS (5)
#define SERIAL_FLASH_CTRL_ISE_SUBSYS_STATUS_ISE_WR_FIFO_EMPTY_MSK (0x00010)
#define SERIAL_FLASH_CTRL_ISE_SUBSYS_STATUS_ISE_WR_FIFO_EMPTY_POS (4)
#define SERIAL_FLASH_CTRL_ISE_SUBSYS_STATUS_ISE_INT_STAT_MSK (0x00001)
#define SERIAL_FLASH_CTRL_ISE_SUBSYS_STATUS_ISE_INT_STAT_POS (0)
#define SERIAL_FLASH_CTRL_ISE_SUBSYS_STATUS_ISE_RC (BASE_ADDRESS_SERIAL_FLASH_CTRL_ISE_SUBSYS + 0x008)
#define SERIAL_FLASH_CTRL_ISE_SUBSYS_STATUS_ISE_RC_ERASE_EXECUTING_MSK (0x00800)
#define SERIAL_FLASH_CTRL_ISE_SUBSYS_STATUS_ISE_RC_ERASE_EXECUTING_POS (11)
#define SERIAL_FLASH_CTRL_ISE_SUBSYS_STATUS_ISE_RC_ERASE_PENDING_TO_ARB_MSK (0x00400)
#define SERIAL_FLASH_CTRL_ISE_SUBSYS_STATUS_ISE_RC_ERASE_PENDING_TO_ARB_POS (10)
#define SERIAL_FLASH_CTRL_ISE_SUBSYS_STATUS_ISE_RC_WRITE_EXECUTING_MSK (0x00200)
#define SERIAL_FLASH_CTRL_ISE_SUBSYS_STATUS_ISE_RC_WRITE_EXECUTING_POS (9)
#define SERIAL_FLASH_CTRL_ISE_SUBSYS_STATUS_ISE_RC_WRITE_PENDING_TO_ARB_MSK (0x00100)
#define SERIAL_FLASH_CTRL_ISE_SUBSYS_STATUS_ISE_RC_WRITE_PENDING_TO_ARB_POS (8)
#define SERIAL_FLASH_CTRL_ISE_SUBSYS_STATUS_ISE_RC_WR_FIFO_ALL_WRITE_IN_FIFO_MSK (0x00040)
#define SERIAL_FLASH_CTRL_ISE_SUBSYS_STATUS_ISE_RC_WR_FIFO_ALL_WRITE_IN_FIFO_POS (6)
#define SERIAL_FLASH_CTRL_ISE_SUBSYS_STATUS_ISE_RC_WR_FIFO_FULL_MSK (0x00020)
#define SERIAL_FLASH_CTRL_ISE_SUBSYS_STATUS_ISE_RC_WR_FIFO_FULL_POS (5)
#define SERIAL_FLASH_CTRL_ISE_SUBSYS_STATUS_ISE_RC_WR_FIFO_EMPTY_MSK (0x00010)
#define SERIAL_FLASH_CTRL_ISE_SUBSYS_STATUS_ISE_RC_WR_FIFO_EMPTY_POS (4)
#define SERIAL_FLASH_CTRL_ISE_SUBSYS_STATUS_ISE_RC_INT_STAT_MSK (0x00001)
#define SERIAL_FLASH_CTRL_ISE_SUBSYS_STATUS_ISE_RC_INT_STAT_POS (0)
#define SERIAL_FLASH_CTRL_ISE_SUBSYS_WRITE_COUNT (BASE_ADDRESS_SERIAL_FLASH_CTRL_ISE_SUBSYS + 0x00C)
#define SERIAL_FLASH_CTRL_ISE_SUBSYS_WRITE_COUNT_COUNT_CLR_MSK (0x80000000)
#define SERIAL_FLASH_CTRL_ISE_SUBSYS_WRITE_COUNT_COUNT_CLR_POS (31)
#define SERIAL_FLASH_CTRL_ISE_SUBSYS_WRITE_COUNT_IN_COUNTER_MSK (0x7F000000)
#define SERIAL_FLASH_CTRL_ISE_SUBSYS_WRITE_COUNT_IN_COUNTER_POS (24)
#define SERIAL_FLASH_CTRL_ISE_SUBSYS_WRITE_COUNT_OUT_COUNTER_MSK (0x7F0000)
#define SERIAL_FLASH_CTRL_ISE_SUBSYS_WRITE_COUNT_OUT_COUNTER_POS (16)
#define SERIAL_FLASH_CTRL_ISE_SUBSYS_WRITE_COUNT_VAL_MSK (0x001FC)
#define SERIAL_FLASH_CTRL_ISE_SUBSYS_WRITE_COUNT_VAL_POS (2)
#define SERIAL_FLASH_CTRL_ISE_SUBSYS_SFC_ERASE_CFG (BASE_ADDRESS_SERIAL_FLASH_CTRL_ISE_SUBSYS + 0x010)
#define SERIAL_FLASH_CTRL_ISE_SUBSYS_SFC_ERASE_CFG_ADDR_MSK (0xFFFFFF00)
#define SERIAL_FLASH_CTRL_ISE_SUBSYS_SFC_ERASE_CFG_ADDR_POS (8)
#define SERIAL_FLASH_CTRL_ISE_SUBSYS_SFC_ERASE_CFG_OPCODE_SEL_MSK (0x00010)
#define SERIAL_FLASH_CTRL_ISE_SUBSYS_SFC_ERASE_CFG_OPCODE_SEL_POS (4)
#define SERIAL_FLASH_CTRL_ISE_SUBSYS_SFC_ERASE_CFG_REQUEST_ERASE_MSK (0x00001)
#define SERIAL_FLASH_CTRL_ISE_SUBSYS_SFC_ERASE_CFG_REQUEST_ERASE_POS (0)
#define SERIAL_FLASH_CTRL_ISE_SUBSYS_ERROR_STATUS (BASE_ADDRESS_SERIAL_FLASH_CTRL_ISE_SUBSYS + 0x014)
#define SERIAL_FLASH_CTRL_ISE_SUBSYS_ERROR_STATUS_WR_ERROR_FIRST_ADDR_MSK (0x7FFFFF8)
#define SERIAL_FLASH_CTRL_ISE_SUBSYS_ERROR_STATUS_WR_ERROR_FIRST_ADDR_POS (3)
#define SERIAL_FLASH_CTRL_ISE_SUBSYS_ERROR_STATUS_PP_ERROR_MSK (0x00004)
#define SERIAL_FLASH_CTRL_ISE_SUBSYS_ERROR_STATUS_PP_ERROR_POS (2)
#define SERIAL_FLASH_CTRL_ISE_SUBSYS_ERROR_STATUS_WR_ERR_STAT_MSK (0x00001)
#define SERIAL_FLASH_CTRL_ISE_SUBSYS_ERROR_STATUS_WR_ERR_STAT_POS (0)
#define SERIAL_FLASH_CTRL_ISE_SUBSYS_ERROR_STATUS_RC (BASE_ADDRESS_SERIAL_FLASH_CTRL_ISE_SUBSYS + 0x018)
#define SERIAL_FLASH_CTRL_ISE_SUBSYS_ERROR_STATUS_RC_WR_ERROR_FIRST_ADDR_MSK (0x7FFFFF8)
#define SERIAL_FLASH_CTRL_ISE_SUBSYS_ERROR_STATUS_RC_WR_ERROR_FIRST_ADDR_POS (3)
#define SERIAL_FLASH_CTRL_ISE_SUBSYS_ERROR_STATUS_RC_PP_ERROR_MSK (0x00004)
#define SERIAL_FLASH_CTRL_ISE_SUBSYS_ERROR_STATUS_RC_PP_ERROR_POS (2)
#define SERIAL_FLASH_CTRL_ISE_SUBSYS_ERROR_STATUS_RC_WR_ERR_STAT_MSK (0x00001)
#define SERIAL_FLASH_CTRL_ISE_SUBSYS_ERROR_STATUS_RC_WR_ERR_STAT_POS (0)
#define SERIAL_FLASH_CTRL_ISE_SUBSYS_WRITE_PROTECT (BASE_ADDRESS_SERIAL_FLASH_CTRL_ISE_SUBSYS + 0x01C)
#define SERIAL_FLASH_CTRL_ISE_SUBSYS_WRITE_PROTECT_WRITE_PROTECT_MSK (0x00001)
#define SERIAL_FLASH_CTRL_ISE_SUBSYS_WRITE_PROTECT_WRITE_PROTECT_POS (0)
#define BASE_ADDRESS_SERIAL_FLASH_CTRL_PERFORMANCE_COUNTER 0xBD006800
#define SERIAL_FLASH_CTRL_PERFORMANCE_COUNTER_CYCLE_CNTR (BASE_ADDRESS_SERIAL_FLASH_CTRL_PERFORMANCE_COUNTER + 0x0000)
#define SERIAL_FLASH_CTRL_PERFORMANCE_COUNTER_CYCLE_CNTR_CYCLES_MSK (0xFFFFFFFF)
#define SERIAL_FLASH_CTRL_PERFORMANCE_COUNTER_CYCLE_CNTR_CYCLES_POS (0)
#define SERIAL_FLASH_CTRL_PERFORMANCE_COUNTER_IDLE0_CNTR (BASE_ADDRESS_SERIAL_FLASH_CTRL_PERFORMANCE_COUNTER + 0x0004)
#define SERIAL_FLASH_CTRL_PERFORMANCE_COUNTER_IDLE0_CNTR_CYCLES_MSK (0xFFFFFFFF)
#define SERIAL_FLASH_CTRL_PERFORMANCE_COUNTER_IDLE0_CNTR_CYCLES_POS (0)
#define SERIAL_FLASH_CTRL_PERFORMANCE_COUNTER_IDLE1_CNTR (BASE_ADDRESS_SERIAL_FLASH_CTRL_PERFORMANCE_COUNTER + 0x0008)
#define SERIAL_FLASH_CTRL_PERFORMANCE_COUNTER_IDLE1_CNTR_CYCLES_MSK (0xFFFFFFFF)
#define SERIAL_FLASH_CTRL_PERFORMANCE_COUNTER_IDLE1_CNTR_CYCLES_POS (0)
#define SERIAL_FLASH_CTRL_PERFORMANCE_COUNTER_WR_CNTR (BASE_ADDRESS_SERIAL_FLASH_CTRL_PERFORMANCE_COUNTER + 0x000C)
#define SERIAL_FLASH_CTRL_PERFORMANCE_COUNTER_WR_CNTR_WORDS_MSK (0xFFFFFFFF)
#define SERIAL_FLASH_CTRL_PERFORMANCE_COUNTER_WR_CNTR_WORDS_POS (0)
#define SERIAL_FLASH_CTRL_PERFORMANCE_COUNTER_RD_CNTR (BASE_ADDRESS_SERIAL_FLASH_CTRL_PERFORMANCE_COUNTER + 0x0010)
#define SERIAL_FLASH_CTRL_PERFORMANCE_COUNTER_RD_CNTR_WORDS_MSK (0xFFFFFFFF)
#define SERIAL_FLASH_CTRL_PERFORMANCE_COUNTER_RD_CNTR_WORDS_POS (0)
#define SERIAL_FLASH_CTRL_PERFORMANCE_COUNTER_CMD_CNTR (BASE_ADDRESS_SERIAL_FLASH_CTRL_PERFORMANCE_COUNTER + 0x0014)
#define SERIAL_FLASH_CTRL_PERFORMANCE_COUNTER_CMD_CNTR_EVENTS_MSK (0xFFFFFFFF)
#define SERIAL_FLASH_CTRL_PERFORMANCE_COUNTER_CMD_CNTR_EVENTS_POS (0)
#define SERIAL_FLASH_CTRL_PERFORMANCE_COUNTER_POLL_CNTR (BASE_ADDRESS_SERIAL_FLASH_CTRL_PERFORMANCE_COUNTER + 0x0018)
#define SERIAL_FLASH_CTRL_PERFORMANCE_COUNTER_POLL_CNTR_EVENTS_MSK (0xFFFFFFFF)
#define SERIAL_FLASH_CTRL_PERFORMANCE_COUNTER_POLL_CNTR_EVENTS_POS (0)
#define SERIAL_FLASH_CTRL_PERFORMANCE_COUNTER_CNTR_WAIT0 (BASE_ADDRESS_SERIAL_FLASH_CTRL_PERFORMANCE_COUNTER + 0x001C)
#define SERIAL_FLASH_CTRL_PERFORMANCE_COUNTER_CNTR_WAIT0_LONG_WAIT_MSK (0xFFFF0000)
#define SERIAL_FLASH_CTRL_PERFORMANCE_COUNTER_CNTR_WAIT0_LONG_WAIT_POS (16)
#define SERIAL_FLASH_CTRL_PERFORMANCE_COUNTER_CNTR_WAIT0_WORD_REQUESTED_MSK (0x0FFFF)
#define SERIAL_FLASH_CTRL_PERFORMANCE_COUNTER_CNTR_WAIT0_WORD_REQUESTED_POS (0)
#define SERIAL_FLASH_CTRL_PERFORMANCE_COUNTER_CNTR_WAIT1 (BASE_ADDRESS_SERIAL_FLASH_CTRL_PERFORMANCE_COUNTER + 0x0020)
#define SERIAL_FLASH_CTRL_PERFORMANCE_COUNTER_CNTR_WAIT1_LONG_WAIT_MSK (0xFFFF0000)
#define SERIAL_FLASH_CTRL_PERFORMANCE_COUNTER_CNTR_WAIT1_LONG_WAIT_POS (16)
#define SERIAL_FLASH_CTRL_PERFORMANCE_COUNTER_CNTR_WAIT1_WORD_REQUESTED_MSK (0x0FFFF)
#define SERIAL_FLASH_CTRL_PERFORMANCE_COUNTER_CNTR_WAIT1_WORD_REQUESTED_POS (0)
#define SERIAL_FLASH_CTRL_PERFORMANCE_COUNTER_CNTR_WAIT3 (BASE_ADDRESS_SERIAL_FLASH_CTRL_PERFORMANCE_COUNTER + 0x0028)
#define SERIAL_FLASH_CTRL_PERFORMANCE_COUNTER_CNTR_WAIT3_LONG_WAIT_MSK (0xFFFF0000)
#define SERIAL_FLASH_CTRL_PERFORMANCE_COUNTER_CNTR_WAIT3_LONG_WAIT_POS (16)
#define SERIAL_FLASH_CTRL_PERFORMANCE_COUNTER_CNTR_WAIT3_WORD_REQUESTED_MSK (0x0FFFF)
#define SERIAL_FLASH_CTRL_PERFORMANCE_COUNTER_CNTR_WAIT3_WORD_REQUESTED_POS (0)
#define SERIAL_FLASH_CTRL_PERFORMANCE_COUNTER_CNTR_WAIT7 (BASE_ADDRESS_SERIAL_FLASH_CTRL_PERFORMANCE_COUNTER + 0x002C)
#define SERIAL_FLASH_CTRL_PERFORMANCE_COUNTER_CNTR_WAIT7_LONG_WAIT_MSK (0xFFFF0000)
#define SERIAL_FLASH_CTRL_PERFORMANCE_COUNTER_CNTR_WAIT7_LONG_WAIT_POS (16)
#define SERIAL_FLASH_CTRL_PERFORMANCE_COUNTER_CNTR_WAIT7_WORD_REQUESTED_MSK (0x0FFFF)
#define SERIAL_FLASH_CTRL_PERFORMANCE_COUNTER_CNTR_WAIT7_WORD_REQUESTED_POS (0)
#define SERIAL_FLASH_CTRL_PERFORMANCE_COUNTER_TOTAL_CLK_PEND0 (BASE_ADDRESS_SERIAL_FLASH_CTRL_PERFORMANCE_COUNTER + 0x0030)
#define SERIAL_FLASH_CTRL_PERFORMANCE_COUNTER_TOTAL_CLK_PEND0_CYCLES_MSK (0xFFFFFFFF)
#define SERIAL_FLASH_CTRL_PERFORMANCE_COUNTER_TOTAL_CLK_PEND0_CYCLES_POS (0)
#define SERIAL_FLASH_CTRL_PERFORMANCE_COUNTER_TOTAL_CLK_PEND1 (BASE_ADDRESS_SERIAL_FLASH_CTRL_PERFORMANCE_COUNTER + 0x0034)
#define SERIAL_FLASH_CTRL_PERFORMANCE_COUNTER_TOTAL_CLK_PEND1_CYCLES_MSK (0xFFFFFFFF)
#define SERIAL_FLASH_CTRL_PERFORMANCE_COUNTER_TOTAL_CLK_PEND1_CYCLES_POS (0)
#define SERIAL_FLASH_CTRL_PERFORMANCE_COUNTER_TOTAL_CLK_PEND3 (BASE_ADDRESS_SERIAL_FLASH_CTRL_PERFORMANCE_COUNTER + 0x003C)
#define SERIAL_FLASH_CTRL_PERFORMANCE_COUNTER_TOTAL_CLK_PEND3_CYCLES_MSK (0xFFFFFFFF)
#define SERIAL_FLASH_CTRL_PERFORMANCE_COUNTER_TOTAL_CLK_PEND3_CYCLES_POS (0)
#define SERIAL_FLASH_CTRL_PERFORMANCE_COUNTER_TOTAL_CLK_PEND7 (BASE_ADDRESS_SERIAL_FLASH_CTRL_PERFORMANCE_COUNTER + 0x0040)
#define SERIAL_FLASH_CTRL_PERFORMANCE_COUNTER_TOTAL_CLK_PEND7_CYCLES_MSK (0xFFFFFFFF)
#define SERIAL_FLASH_CTRL_PERFORMANCE_COUNTER_TOTAL_CLK_PEND7_CYCLES_POS (0)
#define SERIAL_FLASH_CTRL_PERFORMANCE_COUNTER_HIT0_CNTR (BASE_ADDRESS_SERIAL_FLASH_CTRL_PERFORMANCE_COUNTER + 0x0044)
#define SERIAL_FLASH_CTRL_PERFORMANCE_COUNTER_HIT0_CNTR_WORD_MSK (0xFFFFFFFF)
#define SERIAL_FLASH_CTRL_PERFORMANCE_COUNTER_HIT0_CNTR_WORD_POS (0)
#define SERIAL_FLASH_CTRL_PERFORMANCE_COUNTER_HIT1_CNTR (BASE_ADDRESS_SERIAL_FLASH_CTRL_PERFORMANCE_COUNTER + 0x0048)
#define SERIAL_FLASH_CTRL_PERFORMANCE_COUNTER_HIT1_CNTR_WORD_MSK (0xFFFFFFFF)
#define SERIAL_FLASH_CTRL_PERFORMANCE_COUNTER_HIT1_CNTR_WORD_POS (0)
#define SERIAL_FLASH_CTRL_PERFORMANCE_COUNTER_HIT3_CNTR (BASE_ADDRESS_SERIAL_FLASH_CTRL_PERFORMANCE_COUNTER + 0x0050)
#define SERIAL_FLASH_CTRL_PERFORMANCE_COUNTER_HIT3_CNTR_WORD_MSK (0xFFFFFFFF)
#define SERIAL_FLASH_CTRL_PERFORMANCE_COUNTER_HIT3_CNTR_WORD_POS (0)
#define SERIAL_FLASH_CTRL_PERFORMANCE_COUNTER_CLEAR0_CNTR (BASE_ADDRESS_SERIAL_FLASH_CTRL_PERFORMANCE_COUNTER + 0x0054)
#define SERIAL_FLASH_CTRL_PERFORMANCE_COUNTER_CLEAR0_CNTR_DIFF_ADDR_MSK (0xFFFF0000)
#define SERIAL_FLASH_CTRL_PERFORMANCE_COUNTER_CLEAR0_CNTR_DIFF_ADDR_POS (16)
#define SERIAL_FLASH_CTRL_PERFORMANCE_COUNTER_CLEAR0_CNTR_NOT_ENOUGH_MSK (0x0FFFF)
#define SERIAL_FLASH_CTRL_PERFORMANCE_COUNTER_CLEAR0_CNTR_NOT_ENOUGH_POS (0)
#define SERIAL_FLASH_CTRL_PERFORMANCE_COUNTER_CLEAR1_CNTR (BASE_ADDRESS_SERIAL_FLASH_CTRL_PERFORMANCE_COUNTER + 0x0058)
#define SERIAL_FLASH_CTRL_PERFORMANCE_COUNTER_CLEAR1_CNTR_DIFF_ADDR_MSK (0xFFFF0000)
#define SERIAL_FLASH_CTRL_PERFORMANCE_COUNTER_CLEAR1_CNTR_DIFF_ADDR_POS (16)
#define SERIAL_FLASH_CTRL_PERFORMANCE_COUNTER_CLEAR1_CNTR_NOT_ENOUGH_MSK (0x0FFFF)
#define SERIAL_FLASH_CTRL_PERFORMANCE_COUNTER_CLEAR1_CNTR_NOT_ENOUGH_POS (0)
#define SERIAL_FLASH_CTRL_PERFORMANCE_COUNTER_CLEAR3_CNTR (BASE_ADDRESS_SERIAL_FLASH_CTRL_PERFORMANCE_COUNTER + 0x0060)
#define SERIAL_FLASH_CTRL_PERFORMANCE_COUNTER_CLEAR3_CNTR_DIFF_ADDR_MSK (0xFFFF0000)
#define SERIAL_FLASH_CTRL_PERFORMANCE_COUNTER_CLEAR3_CNTR_DIFF_ADDR_POS (16)
#define SERIAL_FLASH_CTRL_PERFORMANCE_COUNTER_CLEAR3_CNTR_NOT_ENOUGH_MSK (0x0FFFF)
#define SERIAL_FLASH_CTRL_PERFORMANCE_COUNTER_CLEAR3_CNTR_NOT_ENOUGH_POS (0)
#define SERIAL_FLASH_CTRL_PERFORMANCE_COUNTER_WAIT0_LONGST_CNTR (BASE_ADDRESS_SERIAL_FLASH_CTRL_PERFORMANCE_COUNTER + 0x0064)
#define SERIAL_FLASH_CTRL_PERFORMANCE_COUNTER_WAIT0_LONGST_CNTR_CYCLES_MSK (0xFFFFFFFF)
#define SERIAL_FLASH_CTRL_PERFORMANCE_COUNTER_WAIT0_LONGST_CNTR_CYCLES_POS (0)
#define SERIAL_FLASH_CTRL_PERFORMANCE_COUNTER_WAIT1_LONGST_CNTR (BASE_ADDRESS_SERIAL_FLASH_CTRL_PERFORMANCE_COUNTER + 0x0068)
#define SERIAL_FLASH_CTRL_PERFORMANCE_COUNTER_WAIT1_LONGST_CNTR_CYCLES_MSK (0xFFFFFFFF)
#define SERIAL_FLASH_CTRL_PERFORMANCE_COUNTER_WAIT1_LONGST_CNTR_CYCLES_POS (0)
#define SERIAL_FLASH_CTRL_PERFORMANCE_COUNTER_WAIT3_LONGST_CNTR (BASE_ADDRESS_SERIAL_FLASH_CTRL_PERFORMANCE_COUNTER + 0x0070)
#define SERIAL_FLASH_CTRL_PERFORMANCE_COUNTER_WAIT3_LONGST_CNTR_CYCLES_MSK (0xFFFFFFFF)
#define SERIAL_FLASH_CTRL_PERFORMANCE_COUNTER_WAIT3_LONGST_CNTR_CYCLES_POS (0)
#define SERIAL_FLASH_CTRL_PERFORMANCE_COUNTER_WAIT7_LONGST_CNTR (BASE_ADDRESS_SERIAL_FLASH_CTRL_PERFORMANCE_COUNTER + 0x0074)
#define SERIAL_FLASH_CTRL_PERFORMANCE_COUNTER_WAIT7_LONGST_CNTR_CYCLES_MSK (0xFFFFFFFF)
#define SERIAL_FLASH_CTRL_PERFORMANCE_COUNTER_WAIT7_LONGST_CNTR_CYCLES_POS (0)
#define SERIAL_FLASH_CTRL_PERFORMANCE_COUNTER_WIP_TIME (BASE_ADDRESS_SERIAL_FLASH_CTRL_PERFORMANCE_COUNTER + 0x0078)
#define SERIAL_FLASH_CTRL_PERFORMANCE_COUNTER_WIP_TIME_CYCLES_MSK (0xFFFFFFFF)
#define SERIAL_FLASH_CTRL_PERFORMANCE_COUNTER_WIP_TIME_CYCLES_POS (0)
#define SERIAL_FLASH_CTRL_PERFORMANCE_COUNTER_WR_WORD (BASE_ADDRESS_SERIAL_FLASH_CTRL_PERFORMANCE_COUNTER + 0x007C)
#define SERIAL_FLASH_CTRL_PERFORMANCE_COUNTER_WR_WORD_WORD_MSK (0xFFFFFFFF)
#define SERIAL_FLASH_CTRL_PERFORMANCE_COUNTER_WR_WORD_WORD_POS (0)
#define SERIAL_FLASH_CTRL_PERFORMANCE_COUNTER_CYCLE_CNTR_RC (BASE_ADDRESS_SERIAL_FLASH_CTRL_PERFORMANCE_COUNTER + 0x0080)
#define SERIAL_FLASH_CTRL_PERFORMANCE_COUNTER_CYCLE_CNTR_RC_CYCLES_MSK (0xFFFFFFFF)
#define SERIAL_FLASH_CTRL_PERFORMANCE_COUNTER_CYCLE_CNTR_RC_CYCLES_POS (0)
#define SERIAL_FLASH_CTRL_PERFORMANCE_COUNTER_IDLE0_CNTR_RC (BASE_ADDRESS_SERIAL_FLASH_CTRL_PERFORMANCE_COUNTER + 0x0084)
#define SERIAL_FLASH_CTRL_PERFORMANCE_COUNTER_IDLE0_CNTR_RC_CYCLES_MSK (0xFFFFFFFF)
#define SERIAL_FLASH_CTRL_PERFORMANCE_COUNTER_IDLE0_CNTR_RC_CYCLES_POS (0)
#define SERIAL_FLASH_CTRL_PERFORMANCE_COUNTER_IDLE1_CNTR_RC (BASE_ADDRESS_SERIAL_FLASH_CTRL_PERFORMANCE_COUNTER + 0x0088)
#define SERIAL_FLASH_CTRL_PERFORMANCE_COUNTER_IDLE1_CNTR_RC_CYCLES_MSK (0xFFFFFFFF)
#define SERIAL_FLASH_CTRL_PERFORMANCE_COUNTER_IDLE1_CNTR_RC_CYCLES_POS (0)
#define SERIAL_FLASH_CTRL_PERFORMANCE_COUNTER_WR_CNTR_RC (BASE_ADDRESS_SERIAL_FLASH_CTRL_PERFORMANCE_COUNTER + 0x008C)
#define SERIAL_FLASH_CTRL_PERFORMANCE_COUNTER_WR_CNTR_RC_EVENTS_MSK (0xFFFFFFFF)
#define SERIAL_FLASH_CTRL_PERFORMANCE_COUNTER_WR_CNTR_RC_EVENTS_POS (0)
#define SERIAL_FLASH_CTRL_PERFORMANCE_COUNTER_RD_CNTR_RC (BASE_ADDRESS_SERIAL_FLASH_CTRL_PERFORMANCE_COUNTER + 0x0090)
#define SERIAL_FLASH_CTRL_PERFORMANCE_COUNTER_RD_CNTR_RC_EVENTS_MSK (0xFFFFFFFF)
#define SERIAL_FLASH_CTRL_PERFORMANCE_COUNTER_RD_CNTR_RC_EVENTS_POS (0)
#define SERIAL_FLASH_CTRL_PERFORMANCE_COUNTER_CMD_CNTR_RC (BASE_ADDRESS_SERIAL_FLASH_CTRL_PERFORMANCE_COUNTER + 0x0094)
#define SERIAL_FLASH_CTRL_PERFORMANCE_COUNTER_CMD_CNTR_RC_EVENTS_MSK (0xFFFFFFFF)
#define SERIAL_FLASH_CTRL_PERFORMANCE_COUNTER_CMD_CNTR_RC_EVENTS_POS (0)
#define SERIAL_FLASH_CTRL_PERFORMANCE_COUNTER_POLL_CNTR_RC (BASE_ADDRESS_SERIAL_FLASH_CTRL_PERFORMANCE_COUNTER + 0x0098)
#define SERIAL_FLASH_CTRL_PERFORMANCE_COUNTER_POLL_CNTR_RC_EVENTS_MSK (0xFFFFFFFF)
#define SERIAL_FLASH_CTRL_PERFORMANCE_COUNTER_POLL_CNTR_RC_EVENTS_POS (0)
#define SERIAL_FLASH_CTRL_PERFORMANCE_COUNTER_CNTR_WAIT0_RC (BASE_ADDRESS_SERIAL_FLASH_CTRL_PERFORMANCE_COUNTER + 0x009C)
#define SERIAL_FLASH_CTRL_PERFORMANCE_COUNTER_CNTR_WAIT0_RC_LONG_WAIT_MSK (0xFFFF0000)
#define SERIAL_FLASH_CTRL_PERFORMANCE_COUNTER_CNTR_WAIT0_RC_LONG_WAIT_POS (16)
#define SERIAL_FLASH_CTRL_PERFORMANCE_COUNTER_CNTR_WAIT0_RC_WORD_REQUESTED_MSK (0x0FFFF)
#define SERIAL_FLASH_CTRL_PERFORMANCE_COUNTER_CNTR_WAIT0_RC_WORD_REQUESTED_POS (0)
#define SERIAL_FLASH_CTRL_PERFORMANCE_COUNTER_CNTR_WAIT1_RC (BASE_ADDRESS_SERIAL_FLASH_CTRL_PERFORMANCE_COUNTER + 0x00A0)
#define SERIAL_FLASH_CTRL_PERFORMANCE_COUNTER_CNTR_WAIT1_RC_LONG_WAIT_MSK (0xFFFF0000)
#define SERIAL_FLASH_CTRL_PERFORMANCE_COUNTER_CNTR_WAIT1_RC_LONG_WAIT_POS (16)
#define SERIAL_FLASH_CTRL_PERFORMANCE_COUNTER_CNTR_WAIT1_RC_WORD_REQUESTED_MSK (0x0FFFF)
#define SERIAL_FLASH_CTRL_PERFORMANCE_COUNTER_CNTR_WAIT1_RC_WORD_REQUESTED_POS (0)
#define SERIAL_FLASH_CTRL_PERFORMANCE_COUNTER_CNTR_WAIT3_RC (BASE_ADDRESS_SERIAL_FLASH_CTRL_PERFORMANCE_COUNTER + 0x00A8)
#define SERIAL_FLASH_CTRL_PERFORMANCE_COUNTER_CNTR_WAIT3_RC_LONG_WAIT_MSK (0xFFFF0000)
#define SERIAL_FLASH_CTRL_PERFORMANCE_COUNTER_CNTR_WAIT3_RC_LONG_WAIT_POS (16)
#define SERIAL_FLASH_CTRL_PERFORMANCE_COUNTER_CNTR_WAIT3_RC_WORD_REQUESTED_MSK (0x0FFFF)
#define SERIAL_FLASH_CTRL_PERFORMANCE_COUNTER_CNTR_WAIT3_RC_WORD_REQUESTED_POS (0)
#define SERIAL_FLASH_CTRL_PERFORMANCE_COUNTER_CNTR_WAIT7_RC (BASE_ADDRESS_SERIAL_FLASH_CTRL_PERFORMANCE_COUNTER + 0x00AC)
#define SERIAL_FLASH_CTRL_PERFORMANCE_COUNTER_CNTR_WAIT7_RC_LONG_WAIT_MSK (0xFFFF0000)
#define SERIAL_FLASH_CTRL_PERFORMANCE_COUNTER_CNTR_WAIT7_RC_LONG_WAIT_POS (16)
#define SERIAL_FLASH_CTRL_PERFORMANCE_COUNTER_CNTR_WAIT7_RC_WORD_REQUESTED_MSK (0x0FFFF)
#define SERIAL_FLASH_CTRL_PERFORMANCE_COUNTER_CNTR_WAIT7_RC_WORD_REQUESTED_POS (0)
#define SERIAL_FLASH_CTRL_PERFORMANCE_COUNTER_TOTAL_CLK_PEND0_RC (BASE_ADDRESS_SERIAL_FLASH_CTRL_PERFORMANCE_COUNTER + 0x00B0)
#define SERIAL_FLASH_CTRL_PERFORMANCE_COUNTER_TOTAL_CLK_PEND0_RC_CYCLES_MSK (0xFFFFFFFF)
#define SERIAL_FLASH_CTRL_PERFORMANCE_COUNTER_TOTAL_CLK_PEND0_RC_CYCLES_POS (0)
#define SERIAL_FLASH_CTRL_PERFORMANCE_COUNTER_TOTAL_CLK_PEND1_RC (BASE_ADDRESS_SERIAL_FLASH_CTRL_PERFORMANCE_COUNTER + 0x00B4)
#define SERIAL_FLASH_CTRL_PERFORMANCE_COUNTER_TOTAL_CLK_PEND1_RC_CYCLES_MSK (0xFFFFFFFF)
#define SERIAL_FLASH_CTRL_PERFORMANCE_COUNTER_TOTAL_CLK_PEND1_RC_CYCLES_POS (0)
#define SERIAL_FLASH_CTRL_PERFORMANCE_COUNTER_TOTAL_CLK_PEND3_RC (BASE_ADDRESS_SERIAL_FLASH_CTRL_PERFORMANCE_COUNTER + 0x00BC)
#define SERIAL_FLASH_CTRL_PERFORMANCE_COUNTER_TOTAL_CLK_PEND3_RC_CYCLES_MSK (0xFFFFFFFF)
#define SERIAL_FLASH_CTRL_PERFORMANCE_COUNTER_TOTAL_CLK_PEND3_RC_CYCLES_POS (0)
#define SERIAL_FLASH_CTRL_PERFORMANCE_COUNTER_TOTAL_CLK_PEND7_RC (BASE_ADDRESS_SERIAL_FLASH_CTRL_PERFORMANCE_COUNTER + 0x00C0)
#define SERIAL_FLASH_CTRL_PERFORMANCE_COUNTER_TOTAL_CLK_PEND7_RC_CYCLES_MSK (0xFFFFFFFF)
#define SERIAL_FLASH_CTRL_PERFORMANCE_COUNTER_TOTAL_CLK_PEND7_RC_CYCLES_POS (0)
#define SERIAL_FLASH_CTRL_PERFORMANCE_COUNTER_HIT0_CNTR_RC (BASE_ADDRESS_SERIAL_FLASH_CTRL_PERFORMANCE_COUNTER + 0x00C4)
#define SERIAL_FLASH_CTRL_PERFORMANCE_COUNTER_HIT0_CNTR_RC_WORD_MSK (0xFFFFFFFF)
#define SERIAL_FLASH_CTRL_PERFORMANCE_COUNTER_HIT0_CNTR_RC_WORD_POS (0)
#define SERIAL_FLASH_CTRL_PERFORMANCE_COUNTER_HIT1_CNTR_RC (BASE_ADDRESS_SERIAL_FLASH_CTRL_PERFORMANCE_COUNTER + 0x00C8)
#define SERIAL_FLASH_CTRL_PERFORMANCE_COUNTER_HIT1_CNTR_RC_WORD_MSK (0xFFFFFFFF)
#define SERIAL_FLASH_CTRL_PERFORMANCE_COUNTER_HIT1_CNTR_RC_WORD_POS (0)
#define SERIAL_FLASH_CTRL_PERFORMANCE_COUNTER_HIT3_CNTR_RC (BASE_ADDRESS_SERIAL_FLASH_CTRL_PERFORMANCE_COUNTER + 0x00D0)
#define SERIAL_FLASH_CTRL_PERFORMANCE_COUNTER_HIT3_CNTR_RC_WORD_MSK (0xFFFFFFFF)
#define SERIAL_FLASH_CTRL_PERFORMANCE_COUNTER_HIT3_CNTR_RC_WORD_POS (0)
#define SERIAL_FLASH_CTRL_PERFORMANCE_COUNTER_CLEAR0_CNTR_RC (BASE_ADDRESS_SERIAL_FLASH_CTRL_PERFORMANCE_COUNTER + 0x00D4)
#define SERIAL_FLASH_CTRL_PERFORMANCE_COUNTER_CLEAR0_CNTR_RC_DIFF_ADDR_MSK (0xFFFF0000)
#define SERIAL_FLASH_CTRL_PERFORMANCE_COUNTER_CLEAR0_CNTR_RC_DIFF_ADDR_POS (16)
#define SERIAL_FLASH_CTRL_PERFORMANCE_COUNTER_CLEAR0_CNTR_RC_NOT_ENOUGH_MSK (0x0FFFF)
#define SERIAL_FLASH_CTRL_PERFORMANCE_COUNTER_CLEAR0_CNTR_RC_NOT_ENOUGH_POS (0)
#define SERIAL_FLASH_CTRL_PERFORMANCE_COUNTER_CLEAR1_CNTR_RC (BASE_ADDRESS_SERIAL_FLASH_CTRL_PERFORMANCE_COUNTER + 0x00D8)
#define SERIAL_FLASH_CTRL_PERFORMANCE_COUNTER_CLEAR1_CNTR_RC_DIFF_ADDR_MSK (0xFFFF0000)
#define SERIAL_FLASH_CTRL_PERFORMANCE_COUNTER_CLEAR1_CNTR_RC_DIFF_ADDR_POS (16)
#define SERIAL_FLASH_CTRL_PERFORMANCE_COUNTER_CLEAR1_CNTR_RC_NOT_ENOUGH_MSK (0x0FFFF)
#define SERIAL_FLASH_CTRL_PERFORMANCE_COUNTER_CLEAR1_CNTR_RC_NOT_ENOUGH_POS (0)
#define SERIAL_FLASH_CTRL_PERFORMANCE_COUNTER_CLEAR3_CNTR_RC (BASE_ADDRESS_SERIAL_FLASH_CTRL_PERFORMANCE_COUNTER + 0x00E0)
#define SERIAL_FLASH_CTRL_PERFORMANCE_COUNTER_CLEAR3_CNTR_RC_DIFF_ADDR_MSK (0xFFFF0000)
#define SERIAL_FLASH_CTRL_PERFORMANCE_COUNTER_CLEAR3_CNTR_RC_DIFF_ADDR_POS (16)
#define SERIAL_FLASH_CTRL_PERFORMANCE_COUNTER_CLEAR3_CNTR_RC_NOT_ENOUGH_MSK (0x0FFFF)
#define SERIAL_FLASH_CTRL_PERFORMANCE_COUNTER_CLEAR3_CNTR_RC_NOT_ENOUGH_POS (0)
#define SERIAL_FLASH_CTRL_PERFORMANCE_COUNTER_WAIT0_LONGST_CNTR_RC (BASE_ADDRESS_SERIAL_FLASH_CTRL_PERFORMANCE_COUNTER + 0x00E4)
#define SERIAL_FLASH_CTRL_PERFORMANCE_COUNTER_WAIT0_LONGST_CNTR_RC_CYCLES_MSK (0xFFFFFFFF)
#define SERIAL_FLASH_CTRL_PERFORMANCE_COUNTER_WAIT0_LONGST_CNTR_RC_CYCLES_POS (0)
#define SERIAL_FLASH_CTRL_PERFORMANCE_COUNTER_WAIT1_LONGST_CNTR_RC (BASE_ADDRESS_SERIAL_FLASH_CTRL_PERFORMANCE_COUNTER + 0x00E8)
#define SERIAL_FLASH_CTRL_PERFORMANCE_COUNTER_WAIT1_LONGST_CNTR_RC_CYCLES_MSK (0xFFFFFFFF)
#define SERIAL_FLASH_CTRL_PERFORMANCE_COUNTER_WAIT1_LONGST_CNTR_RC_CYCLES_POS (0)
#define SERIAL_FLASH_CTRL_PERFORMANCE_COUNTER_WAIT3_LONGST_CNTR_RC (BASE_ADDRESS_SERIAL_FLASH_CTRL_PERFORMANCE_COUNTER + 0x00F0)
#define SERIAL_FLASH_CTRL_PERFORMANCE_COUNTER_WAIT3_LONGST_CNTR_RC_CYCLES_MSK (0xFFFFFFFF)
#define SERIAL_FLASH_CTRL_PERFORMANCE_COUNTER_WAIT3_LONGST_CNTR_RC_CYCLES_POS (0)
#define SERIAL_FLASH_CTRL_PERFORMANCE_COUNTER_WAIT7_LONGST_CNTR_RC (BASE_ADDRESS_SERIAL_FLASH_CTRL_PERFORMANCE_COUNTER + 0x00F4)
#define SERIAL_FLASH_CTRL_PERFORMANCE_COUNTER_WAIT7_LONGST_CNTR_RC_CYCLES_MSK (0xFFFFFFFF)
#define SERIAL_FLASH_CTRL_PERFORMANCE_COUNTER_WAIT7_LONGST_CNTR_RC_CYCLES_POS (0)
#define SERIAL_FLASH_CTRL_PERFORMANCE_COUNTER_WIP_TIME_RC (BASE_ADDRESS_SERIAL_FLASH_CTRL_PERFORMANCE_COUNTER + 0x00F8)
#define SERIAL_FLASH_CTRL_PERFORMANCE_COUNTER_WIP_TIME_RC_CYCLES_MSK (0xFFFFFFFF)
#define SERIAL_FLASH_CTRL_PERFORMANCE_COUNTER_WIP_TIME_RC_CYCLES_POS (0)
#define SERIAL_FLASH_CTRL_PERFORMANCE_COUNTER_WR_WORD_RC (BASE_ADDRESS_SERIAL_FLASH_CTRL_PERFORMANCE_COUNTER + 0x00FC)
#define SERIAL_FLASH_CTRL_PERFORMANCE_COUNTER_WR_WORD_RC_WORD_MSK (0xFFFFFFFF)
#define SERIAL_FLASH_CTRL_PERFORMANCE_COUNTER_WR_WORD_RC_WORD_POS (0)
#define SERIAL_FLASH_CTRL_PERFORMANCE_COUNTER_RD_WORD_REQ (BASE_ADDRESS_SERIAL_FLASH_CTRL_PERFORMANCE_COUNTER + 0x0100)
#define SERIAL_FLASH_CTRL_PERFORMANCE_COUNTER_RD_WORD_REQ_WORD_MSK (0xFFFFFFFF)
#define SERIAL_FLASH_CTRL_PERFORMANCE_COUNTER_RD_WORD_REQ_WORD_POS (0)
#define SERIAL_FLASH_CTRL_PERFORMANCE_COUNTER_SF_CLK_REQ (BASE_ADDRESS_SERIAL_FLASH_CTRL_PERFORMANCE_COUNTER + 0x0104)
#define SERIAL_FLASH_CTRL_PERFORMANCE_COUNTER_SF_CLK_REQ_CYCLES_MSK (0xFFFFFFFF)
#define SERIAL_FLASH_CTRL_PERFORMANCE_COUNTER_SF_CLK_REQ_CYCLES_POS (0)
#define SERIAL_FLASH_CTRL_PERFORMANCE_COUNTER_RD_WORD_REQ_RC (BASE_ADDRESS_SERIAL_FLASH_CTRL_PERFORMANCE_COUNTER + 0x0108)
#define SERIAL_FLASH_CTRL_PERFORMANCE_COUNTER_RD_WORD_REQ_RC_WORD_MSK (0xFFFFFFFF)
#define SERIAL_FLASH_CTRL_PERFORMANCE_COUNTER_RD_WORD_REQ_RC_WORD_POS (0)
#define SERIAL_FLASH_CTRL_PERFORMANCE_COUNTER_SF_CLK_REQ_RC (BASE_ADDRESS_SERIAL_FLASH_CTRL_PERFORMANCE_COUNTER + 0x010C)
#define SERIAL_FLASH_CTRL_PERFORMANCE_COUNTER_SF_CLK_REQ_RC_CYCLES_MSK (0xFFFFFFFF)
#define SERIAL_FLASH_CTRL_PERFORMANCE_COUNTER_SF_CLK_REQ_RC_CYCLES_POS (0)
#define SERIAL_FLASH_CTRL_PERFORMANCE_COUNTER_WR_PREF0 (BASE_ADDRESS_SERIAL_FLASH_CTRL_PERFORMANCE_COUNTER + 0x0110)
#define SERIAL_FLASH_CTRL_PERFORMANCE_COUNTER_WR_PREF0_WORDS_MSK (0xFFFFFFFF)
#define SERIAL_FLASH_CTRL_PERFORMANCE_COUNTER_WR_PREF0_WORDS_POS (0)
#define SERIAL_FLASH_CTRL_PERFORMANCE_COUNTER_RD_PREF0 (BASE_ADDRESS_SERIAL_FLASH_CTRL_PERFORMANCE_COUNTER + 0x0114)
#define SERIAL_FLASH_CTRL_PERFORMANCE_COUNTER_RD_PREF0_WORDS_MSK (0xFFFFFFFF)
#define SERIAL_FLASH_CTRL_PERFORMANCE_COUNTER_RD_PREF0_WORDS_POS (0)
#define SERIAL_FLASH_CTRL_PERFORMANCE_COUNTER_WR_PREF1 (BASE_ADDRESS_SERIAL_FLASH_CTRL_PERFORMANCE_COUNTER + 0x0118)
#define SERIAL_FLASH_CTRL_PERFORMANCE_COUNTER_WR_PREF1_WORDS_MSK (0xFFFFFFFF)
#define SERIAL_FLASH_CTRL_PERFORMANCE_COUNTER_WR_PREF1_WORDS_POS (0)
#define SERIAL_FLASH_CTRL_PERFORMANCE_COUNTER_RD_PREF1 (BASE_ADDRESS_SERIAL_FLASH_CTRL_PERFORMANCE_COUNTER + 0x011C)
#define SERIAL_FLASH_CTRL_PERFORMANCE_COUNTER_RD_PREF1_WORDS_MSK (0xFFFFFFFF)
#define SERIAL_FLASH_CTRL_PERFORMANCE_COUNTER_RD_PREF1_WORDS_POS (0)
#define SERIAL_FLASH_CTRL_PERFORMANCE_COUNTER_WR_PREF3 (BASE_ADDRESS_SERIAL_FLASH_CTRL_PERFORMANCE_COUNTER + 0x0128)
#define SERIAL_FLASH_CTRL_PERFORMANCE_COUNTER_WR_PREF3_WORDS_MSK (0xFFFFFFFF)
#define SERIAL_FLASH_CTRL_PERFORMANCE_COUNTER_WR_PREF3_WORDS_POS (0)
#define SERIAL_FLASH_CTRL_PERFORMANCE_COUNTER_RD_PREF3 (BASE_ADDRESS_SERIAL_FLASH_CTRL_PERFORMANCE_COUNTER + 0x012C)
#define SERIAL_FLASH_CTRL_PERFORMANCE_COUNTER_RD_PREF3_WORDS_MSK (0xFFFFFFFF)
#define SERIAL_FLASH_CTRL_PERFORMANCE_COUNTER_RD_PREF3_WORDS_POS (0)
#define SERIAL_FLASH_CTRL_PERFORMANCE_COUNTER_WR_PREF7 (BASE_ADDRESS_SERIAL_FLASH_CTRL_PERFORMANCE_COUNTER + 0x0130)
#define SERIAL_FLASH_CTRL_PERFORMANCE_COUNTER_WR_PREF7_WORDS_MSK (0xFFFFFFFF)
#define SERIAL_FLASH_CTRL_PERFORMANCE_COUNTER_WR_PREF7_WORDS_POS (0)
#define SERIAL_FLASH_CTRL_PERFORMANCE_COUNTER_RD_PREF7 (BASE_ADDRESS_SERIAL_FLASH_CTRL_PERFORMANCE_COUNTER + 0x0134)
#define SERIAL_FLASH_CTRL_PERFORMANCE_COUNTER_RD_PREF7_WORDS_MSK (0xFFFFFFFF)
#define SERIAL_FLASH_CTRL_PERFORMANCE_COUNTER_RD_PREF7_WORDS_POS (0)
#define SERIAL_FLASH_CTRL_PERFORMANCE_COUNTER_WR_PREF0_RC (BASE_ADDRESS_SERIAL_FLASH_CTRL_PERFORMANCE_COUNTER + 0x0138)
#define SERIAL_FLASH_CTRL_PERFORMANCE_COUNTER_WR_PREF0_RC_WORDS_MSK (0xFFFFFFFF)
#define SERIAL_FLASH_CTRL_PERFORMANCE_COUNTER_WR_PREF0_RC_WORDS_POS (0)
#define SERIAL_FLASH_CTRL_PERFORMANCE_COUNTER_RD_PREF0_RC (BASE_ADDRESS_SERIAL_FLASH_CTRL_PERFORMANCE_COUNTER + 0x013C)
#define SERIAL_FLASH_CTRL_PERFORMANCE_COUNTER_RD_PREF0_RC_WORDS_MSK (0xFFFFFFFF)
#define SERIAL_FLASH_CTRL_PERFORMANCE_COUNTER_RD_PREF0_RC_WORDS_POS (0)
#define SERIAL_FLASH_CTRL_PERFORMANCE_COUNTER_WR_PREF1_RC (BASE_ADDRESS_SERIAL_FLASH_CTRL_PERFORMANCE_COUNTER + 0x0140)
#define SERIAL_FLASH_CTRL_PERFORMANCE_COUNTER_WR_PREF1_RC_WORDS_MSK (0xFFFFFFFF)
#define SERIAL_FLASH_CTRL_PERFORMANCE_COUNTER_WR_PREF1_RC_WORDS_POS (0)
#define SERIAL_FLASH_CTRL_PERFORMANCE_COUNTER_RD_PREF1_RC (BASE_ADDRESS_SERIAL_FLASH_CTRL_PERFORMANCE_COUNTER + 0x0144)
#define SERIAL_FLASH_CTRL_PERFORMANCE_COUNTER_RD_PREF1_RC_WORDS_MSK (0xFFFFFFFF)
#define SERIAL_FLASH_CTRL_PERFORMANCE_COUNTER_RD_PREF1_RC_WORDS_POS (0)
#define SERIAL_FLASH_CTRL_PERFORMANCE_COUNTER_WR_PREF3_RC (BASE_ADDRESS_SERIAL_FLASH_CTRL_PERFORMANCE_COUNTER + 0x0150)
#define SERIAL_FLASH_CTRL_PERFORMANCE_COUNTER_WR_PREF3_RC_WORDS_MSK (0xFFFFFFFF)
#define SERIAL_FLASH_CTRL_PERFORMANCE_COUNTER_WR_PREF3_RC_WORDS_POS (0)
#define SERIAL_FLASH_CTRL_PERFORMANCE_COUNTER_RD_PREF3_RC (BASE_ADDRESS_SERIAL_FLASH_CTRL_PERFORMANCE_COUNTER + 0x0154)
#define SERIAL_FLASH_CTRL_PERFORMANCE_COUNTER_RD_PREF3_RC_WORDS_MSK (0xFFFFFFFF)
#define SERIAL_FLASH_CTRL_PERFORMANCE_COUNTER_RD_PREF3_RC_WORDS_POS (0)
#define SERIAL_FLASH_CTRL_PERFORMANCE_COUNTER_WR_PREF7_RC (BASE_ADDRESS_SERIAL_FLASH_CTRL_PERFORMANCE_COUNTER + 0x0158)
#define SERIAL_FLASH_CTRL_PERFORMANCE_COUNTER_WR_PREF7_RC_WORDS_MSK (0xFFFFFFFF)
#define SERIAL_FLASH_CTRL_PERFORMANCE_COUNTER_WR_PREF7_RC_WORDS_POS (0)
#define SERIAL_FLASH_CTRL_PERFORMANCE_COUNTER_RD_PREF7_RC (BASE_ADDRESS_SERIAL_FLASH_CTRL_PERFORMANCE_COUNTER + 0x015C)
#define SERIAL_FLASH_CTRL_PERFORMANCE_COUNTER_RD_PREF7_RC_WORDS_MSK (0xFFFFFFFF)
#define SERIAL_FLASH_CTRL_PERFORMANCE_COUNTER_RD_PREF7_RC_WORDS_POS (0)
#define SERIAL_FLASH_CTRL_PERFORMANCE_COUNTER_PERF_MASK (BASE_ADDRESS_SERIAL_FLASH_CTRL_PERFORMANCE_COUNTER + 0x0160)
#define SERIAL_FLASH_CTRL_PERFORMANCE_COUNTER_PERF_MASK_MASK_MSK (0x7FFFF)
#define SERIAL_FLASH_CTRL_PERFORMANCE_COUNTER_PERF_MASK_MASK_POS (0)
#define SERIAL_FLASH_CTRL_PERFORMANCE_COUNTER_WAIT_THRSH (BASE_ADDRESS_SERIAL_FLASH_CTRL_PERFORMANCE_COUNTER + 0x0164)
#define SERIAL_FLASH_CTRL_PERFORMANCE_COUNTER_WAIT_THRSH_WAIT_CNTR_THRES_MSK (0xFFFFF)
#define SERIAL_FLASH_CTRL_PERFORMANCE_COUNTER_WAIT_THRSH_WAIT_CNTR_THRES_POS (0)
#define BASE_ADDRESS_SERIAL_FLASH_CTRL_SECURITY	 0xBD006C00
#define SERIAL_FLASH_CTRL_SECURITY_SFR_SECURED_CONID0_WINDOW0 (BASE_ADDRESS_SERIAL_FLASH_CTRL_SECURITY + 0x0000)
#define SERIAL_FLASH_CTRL_SECURITY_SFR_SECURED_CONID0_WINDOW0_START_MSK (0x00FFF)
#define SERIAL_FLASH_CTRL_SECURITY_SFR_SECURED_CONID0_WINDOW0_START_POS (0)
#define SERIAL_FLASH_CTRL_SECURITY_SFR_SECURED_CONID0_WINDOW0_END_MSK (0xFFF000)
#define SERIAL_FLASH_CTRL_SECURITY_SFR_SECURED_CONID0_WINDOW0_END_POS (12)
#define SERIAL_FLASH_CTRL_SECURITY_SFR_SECURED_CONID0_WINDOW0_CMD_EN_MSK (0x7000000)
#define SERIAL_FLASH_CTRL_SECURITY_SFR_SECURED_CONID0_WINDOW0_CMD_EN_POS (24)
#define SERIAL_FLASH_CTRL_SECURITY_SFR_SECURED_CONID0_WINDOW1 (BASE_ADDRESS_SERIAL_FLASH_CTRL_SECURITY + 0x0004)
#define SERIAL_FLASH_CTRL_SECURITY_SFR_SECURED_CONID0_WINDOW1_START_MSK (0x00FFF)
#define SERIAL_FLASH_CTRL_SECURITY_SFR_SECURED_CONID0_WINDOW1_START_POS (0)
#define SERIAL_FLASH_CTRL_SECURITY_SFR_SECURED_CONID0_WINDOW1_END_MSK (0xFFF000)
#define SERIAL_FLASH_CTRL_SECURITY_SFR_SECURED_CONID0_WINDOW1_END_POS (12)
#define SERIAL_FLASH_CTRL_SECURITY_SFR_SECURED_CONID0_WINDOW1_CMD_EN_MSK (0x7000000)
#define SERIAL_FLASH_CTRL_SECURITY_SFR_SECURED_CONID0_WINDOW1_CMD_EN_POS (24)
#define SERIAL_FLASH_CTRL_SECURITY_SFR_SECURED_CONID1_WINDOW0 (BASE_ADDRESS_SERIAL_FLASH_CTRL_SECURITY + 0x0008)
#define SERIAL_FLASH_CTRL_SECURITY_SFR_SECURED_CONID1_WINDOW0_START_MSK (0x00FFF)
#define SERIAL_FLASH_CTRL_SECURITY_SFR_SECURED_CONID1_WINDOW0_START_POS (0)
#define SERIAL_FLASH_CTRL_SECURITY_SFR_SECURED_CONID1_WINDOW0_END_MSK (0xFFF000)
#define SERIAL_FLASH_CTRL_SECURITY_SFR_SECURED_CONID1_WINDOW0_END_POS (12)
#define SERIAL_FLASH_CTRL_SECURITY_SFR_SECURED_CONID1_WINDOW0_CMD_EN_MSK (0x7000000)
#define SERIAL_FLASH_CTRL_SECURITY_SFR_SECURED_CONID1_WINDOW0_CMD_EN_POS (24)
#define SERIAL_FLASH_CTRL_SECURITY_SFR_SECURED_CONID1_WINDOW1 (BASE_ADDRESS_SERIAL_FLASH_CTRL_SECURITY + 0x000C)
#define SERIAL_FLASH_CTRL_SECURITY_SFR_SECURED_CONID1_WINDOW1_START_MSK (0x00FFF)
#define SERIAL_FLASH_CTRL_SECURITY_SFR_SECURED_CONID1_WINDOW1_START_POS (0)
#define SERIAL_FLASH_CTRL_SECURITY_SFR_SECURED_CONID1_WINDOW1_END_MSK (0xFFF000)
#define SERIAL_FLASH_CTRL_SECURITY_SFR_SECURED_CONID1_WINDOW1_END_POS (12)
#define SERIAL_FLASH_CTRL_SECURITY_SFR_SECURED_CONID1_WINDOW1_CMD_EN_MSK (0x7000000)
#define SERIAL_FLASH_CTRL_SECURITY_SFR_SECURED_CONID1_WINDOW1_CMD_EN_POS (24)
#define SERIAL_FLASH_CTRL_SECURITY_SFR_SECURED_CONID2_WINDOW0 (BASE_ADDRESS_SERIAL_FLASH_CTRL_SECURITY + 0x0010)
#define SERIAL_FLASH_CTRL_SECURITY_SFR_SECURED_CONID2_WINDOW0_START_MSK (0x00FFF)
#define SERIAL_FLASH_CTRL_SECURITY_SFR_SECURED_CONID2_WINDOW0_START_POS (0)
#define SERIAL_FLASH_CTRL_SECURITY_SFR_SECURED_CONID2_WINDOW0_END_MSK (0xFFF000)
#define SERIAL_FLASH_CTRL_SECURITY_SFR_SECURED_CONID2_WINDOW0_END_POS (12)
#define SERIAL_FLASH_CTRL_SECURITY_SFR_SECURED_CONID2_WINDOW0_CMD_EN_MSK (0x7000000)
#define SERIAL_FLASH_CTRL_SECURITY_SFR_SECURED_CONID2_WINDOW0_CMD_EN_POS (24)
#define SERIAL_FLASH_CTRL_SECURITY_SFR_SECURED_CONID2_WINDOW1 (BASE_ADDRESS_SERIAL_FLASH_CTRL_SECURITY + 0x0014)
#define SERIAL_FLASH_CTRL_SECURITY_SFR_SECURED_CONID2_WINDOW1_START_MSK (0x00FFF)
#define SERIAL_FLASH_CTRL_SECURITY_SFR_SECURED_CONID2_WINDOW1_START_POS (0)
#define SERIAL_FLASH_CTRL_SECURITY_SFR_SECURED_CONID2_WINDOW1_END_MSK (0xFFF000)
#define SERIAL_FLASH_CTRL_SECURITY_SFR_SECURED_CONID2_WINDOW1_END_POS (12)
#define SERIAL_FLASH_CTRL_SECURITY_SFR_SECURED_CONID2_WINDOW1_CMD_EN_MSK (0x7000000)
#define SERIAL_FLASH_CTRL_SECURITY_SFR_SECURED_CONID2_WINDOW1_CMD_EN_POS (24)
#define SERIAL_FLASH_CTRL_SECURITY_SFR_SECURED_CONID3_WINDOW0 (BASE_ADDRESS_SERIAL_FLASH_CTRL_SECURITY + 0x0018)
#define SERIAL_FLASH_CTRL_SECURITY_SFR_SECURED_CONID3_WINDOW0_START_MSK (0x00FFF)
#define SERIAL_FLASH_CTRL_SECURITY_SFR_SECURED_CONID3_WINDOW0_START_POS (0)
#define SERIAL_FLASH_CTRL_SECURITY_SFR_SECURED_CONID3_WINDOW0_END_MSK (0xFFF000)
#define SERIAL_FLASH_CTRL_SECURITY_SFR_SECURED_CONID3_WINDOW0_END_POS (12)
#define SERIAL_FLASH_CTRL_SECURITY_SFR_SECURED_CONID3_WINDOW0_CMD_EN_MSK (0x7000000)
#define SERIAL_FLASH_CTRL_SECURITY_SFR_SECURED_CONID3_WINDOW0_CMD_EN_POS (24)
#define SERIAL_FLASH_CTRL_SECURITY_SFR_SECURED_CONID3_WINDOW1 (BASE_ADDRESS_SERIAL_FLASH_CTRL_SECURITY + 0x001C)
#define SERIAL_FLASH_CTRL_SECURITY_SFR_SECURED_CONID3_WINDOW1_START_MSK (0x00FFF)
#define SERIAL_FLASH_CTRL_SECURITY_SFR_SECURED_CONID3_WINDOW1_START_POS (0)
#define SERIAL_FLASH_CTRL_SECURITY_SFR_SECURED_CONID3_WINDOW1_END_MSK (0xFFF000)
#define SERIAL_FLASH_CTRL_SECURITY_SFR_SECURED_CONID3_WINDOW1_END_POS (12)
#define SERIAL_FLASH_CTRL_SECURITY_SFR_SECURED_CONID3_WINDOW1_CMD_EN_MSK (0x7000000)
#define SERIAL_FLASH_CTRL_SECURITY_SFR_SECURED_CONID3_WINDOW1_CMD_EN_POS (24)
#define SERIAL_FLASH_CTRL_SECURITY_SFR_SECURED_CONID4_WINDOW0 (BASE_ADDRESS_SERIAL_FLASH_CTRL_SECURITY + 0x0020)
#define SERIAL_FLASH_CTRL_SECURITY_SFR_SECURED_CONID4_WINDOW0_START_MSK (0x00FFF)
#define SERIAL_FLASH_CTRL_SECURITY_SFR_SECURED_CONID4_WINDOW0_START_POS (0)
#define SERIAL_FLASH_CTRL_SECURITY_SFR_SECURED_CONID4_WINDOW0_END_MSK (0xFFF000)
#define SERIAL_FLASH_CTRL_SECURITY_SFR_SECURED_CONID4_WINDOW0_END_POS (12)
#define SERIAL_FLASH_CTRL_SECURITY_SFR_SECURED_CONID4_WINDOW0_CMD_EN_MSK (0x7000000)
#define SERIAL_FLASH_CTRL_SECURITY_SFR_SECURED_CONID4_WINDOW0_CMD_EN_POS (24)
#define SERIAL_FLASH_CTRL_SECURITY_SFR_SECURED_CONID4_WINDOW1 (BASE_ADDRESS_SERIAL_FLASH_CTRL_SECURITY + 0x0024)
#define SERIAL_FLASH_CTRL_SECURITY_SFR_SECURED_CONID4_WINDOW1_START_MSK (0x00FFF)
#define SERIAL_FLASH_CTRL_SECURITY_SFR_SECURED_CONID4_WINDOW1_START_POS (0)
#define SERIAL_FLASH_CTRL_SECURITY_SFR_SECURED_CONID4_WINDOW1_END_MSK (0xFFF000)
#define SERIAL_FLASH_CTRL_SECURITY_SFR_SECURED_CONID4_WINDOW1_END_POS (12)
#define SERIAL_FLASH_CTRL_SECURITY_SFR_SECURED_CONID4_WINDOW1_CMD_EN_MSK (0x7000000)
#define SERIAL_FLASH_CTRL_SECURITY_SFR_SECURED_CONID4_WINDOW1_CMD_EN_POS (24)
#define SERIAL_FLASH_CTRL_SECURITY_SFR_SECURED_CONID5_WINDOW0 (BASE_ADDRESS_SERIAL_FLASH_CTRL_SECURITY + 0x0028)
#define SERIAL_FLASH_CTRL_SECURITY_SFR_SECURED_CONID5_WINDOW0_START_MSK (0x00FFF)
#define SERIAL_FLASH_CTRL_SECURITY_SFR_SECURED_CONID5_WINDOW0_START_POS (0)
#define SERIAL_FLASH_CTRL_SECURITY_SFR_SECURED_CONID5_WINDOW0_END_MSK (0xFFF000)
#define SERIAL_FLASH_CTRL_SECURITY_SFR_SECURED_CONID5_WINDOW0_END_POS (12)
#define SERIAL_FLASH_CTRL_SECURITY_SFR_SECURED_CONID5_WINDOW0_CMD_EN_MSK (0x7000000)
#define SERIAL_FLASH_CTRL_SECURITY_SFR_SECURED_CONID5_WINDOW0_CMD_EN_POS (24)
#define SERIAL_FLASH_CTRL_SECURITY_SFR_SECURED_CONID5_WINDOW1 (BASE_ADDRESS_SERIAL_FLASH_CTRL_SECURITY + 0x002C)
#define SERIAL_FLASH_CTRL_SECURITY_SFR_SECURED_CONID5_WINDOW1_START_MSK (0x00FFF)
#define SERIAL_FLASH_CTRL_SECURITY_SFR_SECURED_CONID5_WINDOW1_START_POS (0)
#define SERIAL_FLASH_CTRL_SECURITY_SFR_SECURED_CONID5_WINDOW1_END_MSK (0xFFF000)
#define SERIAL_FLASH_CTRL_SECURITY_SFR_SECURED_CONID5_WINDOW1_END_POS (12)
#define SERIAL_FLASH_CTRL_SECURITY_SFR_SECURED_CONID5_WINDOW1_CMD_EN_MSK (0x7000000)
#define SERIAL_FLASH_CTRL_SECURITY_SFR_SECURED_CONID5_WINDOW1_CMD_EN_POS (24)
#define SERIAL_FLASH_CTRL_SECURITY_SFR_SECURED_CONID6_WINDOW0 (BASE_ADDRESS_SERIAL_FLASH_CTRL_SECURITY + 0x0030)
#define SERIAL_FLASH_CTRL_SECURITY_SFR_SECURED_CONID6_WINDOW0_START_MSK (0x00FFF)
#define SERIAL_FLASH_CTRL_SECURITY_SFR_SECURED_CONID6_WINDOW0_START_POS (0)
#define SERIAL_FLASH_CTRL_SECURITY_SFR_SECURED_CONID6_WINDOW0_END_MSK (0xFFF000)
#define SERIAL_FLASH_CTRL_SECURITY_SFR_SECURED_CONID6_WINDOW0_END_POS (12)
#define SERIAL_FLASH_CTRL_SECURITY_SFR_SECURED_CONID6_WINDOW0_CMD_EN_MSK (0x7000000)
#define SERIAL_FLASH_CTRL_SECURITY_SFR_SECURED_CONID6_WINDOW0_CMD_EN_POS (24)
#define SERIAL_FLASH_CTRL_SECURITY_SFR_SECURED_CONID6_WINDOW1 (BASE_ADDRESS_SERIAL_FLASH_CTRL_SECURITY + 0x0034)
#define SERIAL_FLASH_CTRL_SECURITY_SFR_SECURED_CONID6_WINDOW1_START_MSK (0x00FFF)
#define SERIAL_FLASH_CTRL_SECURITY_SFR_SECURED_CONID6_WINDOW1_START_POS (0)
#define SERIAL_FLASH_CTRL_SECURITY_SFR_SECURED_CONID6_WINDOW1_END_MSK (0xFFF000)
#define SERIAL_FLASH_CTRL_SECURITY_SFR_SECURED_CONID6_WINDOW1_END_POS (12)
#define SERIAL_FLASH_CTRL_SECURITY_SFR_SECURED_CONID6_WINDOW1_CMD_EN_MSK (0x7000000)
#define SERIAL_FLASH_CTRL_SECURITY_SFR_SECURED_CONID6_WINDOW1_CMD_EN_POS (24)
#define SERIAL_FLASH_CTRL_SECURITY_SFR_SECURED_CONID7_WINDOW0 (BASE_ADDRESS_SERIAL_FLASH_CTRL_SECURITY + 0x0038)
#define SERIAL_FLASH_CTRL_SECURITY_SFR_SECURED_CONID7_WINDOW0_START_MSK (0x00FFF)
#define SERIAL_FLASH_CTRL_SECURITY_SFR_SECURED_CONID7_WINDOW0_START_POS (0)
#define SERIAL_FLASH_CTRL_SECURITY_SFR_SECURED_CONID7_WINDOW0_END_MSK (0xFFF000)
#define SERIAL_FLASH_CTRL_SECURITY_SFR_SECURED_CONID7_WINDOW0_END_POS (12)
#define SERIAL_FLASH_CTRL_SECURITY_SFR_SECURED_CONID7_WINDOW0_CMD_EN_MSK (0x7000000)
#define SERIAL_FLASH_CTRL_SECURITY_SFR_SECURED_CONID7_WINDOW0_CMD_EN_POS (24)
#define SERIAL_FLASH_CTRL_SECURITY_SFR_SECURED_CONID7_WINDOW1 (BASE_ADDRESS_SERIAL_FLASH_CTRL_SECURITY + 0x003C)
#define SERIAL_FLASH_CTRL_SECURITY_SFR_SECURED_CONID7_WINDOW1_START_MSK (0x00FFF)
#define SERIAL_FLASH_CTRL_SECURITY_SFR_SECURED_CONID7_WINDOW1_START_POS (0)
#define SERIAL_FLASH_CTRL_SECURITY_SFR_SECURED_CONID7_WINDOW1_END_MSK (0xFFF000)
#define SERIAL_FLASH_CTRL_SECURITY_SFR_SECURED_CONID7_WINDOW1_END_POS (12)
#define SERIAL_FLASH_CTRL_SECURITY_SFR_SECURED_CONID7_WINDOW1_CMD_EN_MSK (0x7000000)
#define SERIAL_FLASH_CTRL_SECURITY_SFR_SECURED_CONID7_WINDOW1_CMD_EN_POS (24)
#define SERIAL_FLASH_CTRL_SECURITY_SFR_SECURED_FREE_WINDOW0 (BASE_ADDRESS_SERIAL_FLASH_CTRL_SECURITY + 0x0080)
#define SERIAL_FLASH_CTRL_SECURITY_SFR_SECURED_FREE_WINDOW0_START_MSK (0x00FFF)
#define SERIAL_FLASH_CTRL_SECURITY_SFR_SECURED_FREE_WINDOW0_START_POS (0)
#define SERIAL_FLASH_CTRL_SECURITY_SFR_SECURED_FREE_WINDOW0_END_MSK (0xFFF000)
#define SERIAL_FLASH_CTRL_SECURITY_SFR_SECURED_FREE_WINDOW0_END_POS (12)
#define SERIAL_FLASH_CTRL_SECURITY_SFR_SECURED_FREE_WINDOW0_CMD_EN_MSK (0x7000000)
#define SERIAL_FLASH_CTRL_SECURITY_SFR_SECURED_FREE_WINDOW0_CMD_EN_POS (24)
#define SERIAL_FLASH_CTRL_SECURITY_SFR_SECURED_FREE_WINDOW0_CONID_MSK (0x38000000)
#define SERIAL_FLASH_CTRL_SECURITY_SFR_SECURED_FREE_WINDOW0_CONID_POS (27)
#define SERIAL_FLASH_CTRL_SECURITY_SFR_SECURED_FREE_WINDOW1 (BASE_ADDRESS_SERIAL_FLASH_CTRL_SECURITY + 0x0084)
#define SERIAL_FLASH_CTRL_SECURITY_SFR_SECURED_FREE_WINDOW1_START_MSK (0x00FFF)
#define SERIAL_FLASH_CTRL_SECURITY_SFR_SECURED_FREE_WINDOW1_START_POS (0)
#define SERIAL_FLASH_CTRL_SECURITY_SFR_SECURED_FREE_WINDOW1_END_MSK (0xFFF000)
#define SERIAL_FLASH_CTRL_SECURITY_SFR_SECURED_FREE_WINDOW1_END_POS (12)
#define SERIAL_FLASH_CTRL_SECURITY_SFR_SECURED_FREE_WINDOW1_CMD_EN_MSK (0x7000000)
#define SERIAL_FLASH_CTRL_SECURITY_SFR_SECURED_FREE_WINDOW1_CMD_EN_POS (24)
#define SERIAL_FLASH_CTRL_SECURITY_SFR_SECURED_FREE_WINDOW1_CONID_MSK (0x38000000)
#define SERIAL_FLASH_CTRL_SECURITY_SFR_SECURED_FREE_WINDOW1_CONID_POS (27)
#define SERIAL_FLASH_CTRL_SECURITY_SFR_SECURED_WR_JUNK_ADDR (BASE_ADDRESS_SERIAL_FLASH_CTRL_SECURITY + 0x0088)
#define SERIAL_FLASH_CTRL_SECURITY_SFR_SECURED_WR_JUNK_ADDR_WR_JUNK_ADDR_MSK (0x3FFFFFF)
#define SERIAL_FLASH_CTRL_SECURITY_SFR_SECURED_WR_JUNK_ADDR_WR_JUNK_ADDR_POS (0)
#define SERIAL_FLASH_CTRL_SECURITY_SFR_SECURED_RD_JUNK_ADDR (BASE_ADDRESS_SERIAL_FLASH_CTRL_SECURITY + 0x008C)
#define SERIAL_FLASH_CTRL_SECURITY_SFR_SECURED_RD_JUNK_ADDR_RD_JUNK_ADDR_MSK (0x3FFFFFF)
#define SERIAL_FLASH_CTRL_SECURITY_SFR_SECURED_RD_JUNK_ADDR_RD_JUNK_ADDR_POS (0)
#define SERIAL_FLASH_CTRL_SECURITY_SFR_SECURED_CONID0_OFFSET (BASE_ADDRESS_SERIAL_FLASH_CTRL_SECURITY + 0x0090)
#define SERIAL_FLASH_CTRL_SECURITY_SFR_SECURED_CONID0_OFFSET_OFFSET_MSK (0x00FFF)
#define SERIAL_FLASH_CTRL_SECURITY_SFR_SECURED_CONID0_OFFSET_OFFSET_POS (0)
#define SERIAL_FLASH_CTRL_SECURITY_SFR_SECURED_CONID1_OFFSET (BASE_ADDRESS_SERIAL_FLASH_CTRL_SECURITY + 0x0094)
#define SERIAL_FLASH_CTRL_SECURITY_SFR_SECURED_CONID1_OFFSET_OFFSET_MSK (0x00FFF)
#define SERIAL_FLASH_CTRL_SECURITY_SFR_SECURED_CONID1_OFFSET_OFFSET_POS (0)
#define SERIAL_FLASH_CTRL_SECURITY_SFR_SECURED_CONID2_OFFSET (BASE_ADDRESS_SERIAL_FLASH_CTRL_SECURITY + 0x0098)
#define SERIAL_FLASH_CTRL_SECURITY_SFR_SECURED_CONID2_OFFSET_OFFSET_MSK (0x00FFF)
#define SERIAL_FLASH_CTRL_SECURITY_SFR_SECURED_CONID2_OFFSET_OFFSET_POS (0)
#define SERIAL_FLASH_CTRL_SECURITY_SFR_SECURED_CONID3_OFFSET (BASE_ADDRESS_SERIAL_FLASH_CTRL_SECURITY + 0x009C)
#define SERIAL_FLASH_CTRL_SECURITY_SFR_SECURED_CONID3_OFFSET_OFFSET_MSK (0x00FFF)
#define SERIAL_FLASH_CTRL_SECURITY_SFR_SECURED_CONID3_OFFSET_OFFSET_POS (0)
#define SERIAL_FLASH_CTRL_SECURITY_SFR_SECURED_CONID4_OFFSET (BASE_ADDRESS_SERIAL_FLASH_CTRL_SECURITY + 0x00A0)
#define SERIAL_FLASH_CTRL_SECURITY_SFR_SECURED_CONID4_OFFSET_OFFSET_MSK (0x00FFF)
#define SERIAL_FLASH_CTRL_SECURITY_SFR_SECURED_CONID4_OFFSET_OFFSET_POS (0)
#define SERIAL_FLASH_CTRL_SECURITY_SFR_SECURED_CONID5_OFFSET (BASE_ADDRESS_SERIAL_FLASH_CTRL_SECURITY + 0x00A4)
#define SERIAL_FLASH_CTRL_SECURITY_SFR_SECURED_CONID5_OFFSET_OFFSET_MSK (0x00FFF)
#define SERIAL_FLASH_CTRL_SECURITY_SFR_SECURED_CONID5_OFFSET_OFFSET_POS (0)
#define SERIAL_FLASH_CTRL_SECURITY_SFR_SECURED_CONID6_OFFSET (BASE_ADDRESS_SERIAL_FLASH_CTRL_SECURITY + 0x00A8)
#define SERIAL_FLASH_CTRL_SECURITY_SFR_SECURED_CONID6_OFFSET_OFFSET_MSK (0x00FFF)
#define SERIAL_FLASH_CTRL_SECURITY_SFR_SECURED_CONID6_OFFSET_OFFSET_POS (0)
#define SERIAL_FLASH_CTRL_SECURITY_SFR_SECURED_CONID7_OFFSET (BASE_ADDRESS_SERIAL_FLASH_CTRL_SECURITY + 0x00AC)
#define SERIAL_FLASH_CTRL_SECURITY_SFR_SECURED_CONID7_OFFSET_OFFSET_MSK (0x00FFF)
#define SERIAL_FLASH_CTRL_SECURITY_SFR_SECURED_CONID7_OFFSET_OFFSET_POS (0)
#define SERIAL_FLASH_CTRL_SECURITY_SFR_SECURITY_RD_WR_DEBUG (BASE_ADDRESS_SERIAL_FLASH_CTRL_SECURITY + 0x00CC)
#define SERIAL_FLASH_CTRL_SECURITY_SFR_SECURITY_RD_WR_DEBUG_SFC_VIOLATION_ADDR_MSK (0x3FFFFFF)
#define SERIAL_FLASH_CTRL_SECURITY_SFR_SECURITY_RD_WR_DEBUG_SFC_VIOLATION_ADDR_POS (0)
#define SERIAL_FLASH_CTRL_SECURITY_SFR_SECURITY_RD_WR_DEBUG_SFC_VIOLATION_CONID_MSK (0x1C000000)
#define SERIAL_FLASH_CTRL_SECURITY_SFR_SECURITY_RD_WR_DEBUG_SFC_VIOLATION_CONID_POS (26)
#define SERIAL_FLASH_CTRL_SECURITY_SFR_SECURITY_RD_WR_DEBUG_SFC_VIOLATION_FLAG_MSK (0x20000000)
#define SERIAL_FLASH_CTRL_SECURITY_SFR_SECURITY_RD_WR_DEBUG_SFC_VIOLATION_FLAG_POS (29)
#define SERIAL_FLASH_CTRL_SECURITY_SFR_SECURITY_ER_DEBUG (BASE_ADDRESS_SERIAL_FLASH_CTRL_SECURITY + 0x00D0)
#define SERIAL_FLASH_CTRL_SECURITY_SFR_SECURITY_ER_DEBUG_SFC_VIOLATION_ADDR_MSK (0x3FFFFFF)
#define SERIAL_FLASH_CTRL_SECURITY_SFR_SECURITY_ER_DEBUG_SFC_VIOLATION_ADDR_POS (0)
#define SERIAL_FLASH_CTRL_SECURITY_SFR_SECURITY_ER_DEBUG_SFC_VIOLATION_CONID_MSK (0x1C000000)
#define SERIAL_FLASH_CTRL_SECURITY_SFR_SECURITY_ER_DEBUG_SFC_VIOLATION_CONID_POS (26)
#define SERIAL_FLASH_CTRL_SECURITY_SFR_SECURITY_ER_DEBUG_SFC_VIOLATION_FLAG_MSK (0x20000000)
#define SERIAL_FLASH_CTRL_SECURITY_SFR_SECURITY_ER_DEBUG_SFC_VIOLATION_FLAG_POS (29)
#define BASE_ADDRESS_ATOMIC_COUNTER_MAILBOX0	 0xBD008000
#define ATOMIC_COUNTER_MAILBOX0_INC				 (BASE_ADDRESS_ATOMIC_COUNTER_MAILBOX0 + 0x0000)
#define ATOMIC_COUNTER_MAILBOX0_INC_INC_MSK		 (0x000FF)
#define ATOMIC_COUNTER_MAILBOX0_INC_INC_POS		 (0)
#define ATOMIC_COUNTER_MAILBOX0_DEC				 (BASE_ADDRESS_ATOMIC_COUNTER_MAILBOX0 + 0x0004)
#define ATOMIC_COUNTER_MAILBOX0_DEC_DEC_MSK		 (0x000FF)
#define ATOMIC_COUNTER_MAILBOX0_DEC_DEC_POS		 (0)
#define ATOMIC_COUNTER_MAILBOX0_CTRL			 (BASE_ADDRESS_ATOMIC_COUNTER_MAILBOX0 + 0x0008)
#define ATOMIC_COUNTER_MAILBOX0_CTRL_INT_EN_MSK	 (0x00001)
#define ATOMIC_COUNTER_MAILBOX0_CTRL_INT_EN_POS	 (0)
#define ATOMIC_COUNTER_MAILBOX0_CTRL_INT_MODE_MSK (0x00006)
#define ATOMIC_COUNTER_MAILBOX0_CTRL_INT_MODE_POS (1)
#define ATOMIC_COUNTER_MAILBOX0_CTRL_HW_EN_MSK	 (0x00008)
#define ATOMIC_COUNTER_MAILBOX0_CTRL_HW_EN_POS	 (3)
#define ATOMIC_COUNTER_MAILBOX0_INT_STAT		 (BASE_ADDRESS_ATOMIC_COUNTER_MAILBOX0 + 0x000C)
#define ATOMIC_COUNTER_MAILBOX0_INT_STAT_INT_STAT_MSK (0x00001)
#define ATOMIC_COUNTER_MAILBOX0_INT_STAT_INT_STAT_POS (0)
#define ATOMIC_COUNTER_MAILBOX0_VAL				 (BASE_ADDRESS_ATOMIC_COUNTER_MAILBOX0 + 0x0010)
#define ATOMIC_COUNTER_MAILBOX0_VAL_VAL_MSK		 (0x000FF)
#define ATOMIC_COUNTER_MAILBOX0_VAL_VAL_POS		 (0)
#define BASE_ADDRESS_ATOMIC_COUNTER_MAILBOX1	 0xBD008100
#define ATOMIC_COUNTER_MAILBOX1_INC				 (BASE_ADDRESS_ATOMIC_COUNTER_MAILBOX1 + 0x0000)
#define ATOMIC_COUNTER_MAILBOX1_INC_INC_MSK		 (0x000FF)
#define ATOMIC_COUNTER_MAILBOX1_INC_INC_POS		 (0)
#define ATOMIC_COUNTER_MAILBOX1_DEC				 (BASE_ADDRESS_ATOMIC_COUNTER_MAILBOX1 + 0x0004)
#define ATOMIC_COUNTER_MAILBOX1_DEC_DEC_MSK		 (0x000FF)
#define ATOMIC_COUNTER_MAILBOX1_DEC_DEC_POS		 (0)
#define ATOMIC_COUNTER_MAILBOX1_CTRL			 (BASE_ADDRESS_ATOMIC_COUNTER_MAILBOX1 + 0x0008)
#define ATOMIC_COUNTER_MAILBOX1_CTRL_INT_EN_MSK	 (0x00001)
#define ATOMIC_COUNTER_MAILBOX1_CTRL_INT_EN_POS	 (0)
#define ATOMIC_COUNTER_MAILBOX1_CTRL_INT_MODE_MSK (0x00006)
#define ATOMIC_COUNTER_MAILBOX1_CTRL_INT_MODE_POS (1)
#define ATOMIC_COUNTER_MAILBOX1_CTRL_HW_EN_MSK	 (0x00008)
#define ATOMIC_COUNTER_MAILBOX1_CTRL_HW_EN_POS	 (3)
#define ATOMIC_COUNTER_MAILBOX1_INT_STAT		 (BASE_ADDRESS_ATOMIC_COUNTER_MAILBOX1 + 0x000C)
#define ATOMIC_COUNTER_MAILBOX1_INT_STAT_INT_STAT_MSK (0x00001)
#define ATOMIC_COUNTER_MAILBOX1_INT_STAT_INT_STAT_POS (0)
#define ATOMIC_COUNTER_MAILBOX1_VAL				 (BASE_ADDRESS_ATOMIC_COUNTER_MAILBOX1 + 0x0010)
#define ATOMIC_COUNTER_MAILBOX1_VAL_VAL_MSK		 (0x000FF)
#define ATOMIC_COUNTER_MAILBOX1_VAL_VAL_POS		 (0)
#define BASE_ADDRESS_ATOMIC_COUNTER_MAILBOX2	 0xBD008200
#define ATOMIC_COUNTER_MAILBOX2_INC				 (BASE_ADDRESS_ATOMIC_COUNTER_MAILBOX2 + 0x0000)
#define ATOMIC_COUNTER_MAILBOX2_INC_INC_MSK		 (0x000FF)
#define ATOMIC_COUNTER_MAILBOX2_INC_INC_POS		 (0)
#define ATOMIC_COUNTER_MAILBOX2_DEC				 (BASE_ADDRESS_ATOMIC_COUNTER_MAILBOX2 + 0x0004)
#define ATOMIC_COUNTER_MAILBOX2_DEC_DEC_MSK		 (0x000FF)
#define ATOMIC_COUNTER_MAILBOX2_DEC_DEC_POS		 (0)
#define ATOMIC_COUNTER_MAILBOX2_CTRL			 (BASE_ADDRESS_ATOMIC_COUNTER_MAILBOX2 + 0x0008)
#define ATOMIC_COUNTER_MAILBOX2_CTRL_INT_EN_MSK	 (0x00001)
#define ATOMIC_COUNTER_MAILBOX2_CTRL_INT_EN_POS	 (0)
#define ATOMIC_COUNTER_MAILBOX2_CTRL_INT_MODE_MSK (0x00006)
#define ATOMIC_COUNTER_MAILBOX2_CTRL_INT_MODE_POS (1)
#define ATOMIC_COUNTER_MAILBOX2_CTRL_HW_EN_MSK	 (0x00008)
#define ATOMIC_COUNTER_MAILBOX2_CTRL_HW_EN_POS	 (3)
#define ATOMIC_COUNTER_MAILBOX2_INT_STAT		 (BASE_ADDRESS_ATOMIC_COUNTER_MAILBOX2 + 0x000C)
#define ATOMIC_COUNTER_MAILBOX2_INT_STAT_INT_STAT_MSK (0x00001)
#define ATOMIC_COUNTER_MAILBOX2_INT_STAT_INT_STAT_POS (0)
#define ATOMIC_COUNTER_MAILBOX2_VAL				 (BASE_ADDRESS_ATOMIC_COUNTER_MAILBOX2 + 0x0010)
#define ATOMIC_COUNTER_MAILBOX2_VAL_VAL_MSK		 (0x000FF)
#define ATOMIC_COUNTER_MAILBOX2_VAL_VAL_POS		 (0)
#define BASE_ADDRESS_ATOMIC_COUNTER_MAILBOX3	 0xBD008300
#define ATOMIC_COUNTER_MAILBOX3_INC				 (BASE_ADDRESS_ATOMIC_COUNTER_MAILBOX3 + 0x0000)
#define ATOMIC_COUNTER_MAILBOX3_INC_INC_MSK		 (0x000FF)
#define ATOMIC_COUNTER_MAILBOX3_INC_INC_POS		 (0)
#define ATOMIC_COUNTER_MAILBOX3_DEC				 (BASE_ADDRESS_ATOMIC_COUNTER_MAILBOX3 + 0x0004)
#define ATOMIC_COUNTER_MAILBOX3_DEC_DEC_MSK		 (0x000FF)
#define ATOMIC_COUNTER_MAILBOX3_DEC_DEC_POS		 (0)
#define ATOMIC_COUNTER_MAILBOX3_CTRL			 (BASE_ADDRESS_ATOMIC_COUNTER_MAILBOX3 + 0x0008)
#define ATOMIC_COUNTER_MAILBOX3_CTRL_INT_EN_MSK	 (0x00001)
#define ATOMIC_COUNTER_MAILBOX3_CTRL_INT_EN_POS	 (0)
#define ATOMIC_COUNTER_MAILBOX3_CTRL_INT_MODE_MSK (0x00006)
#define ATOMIC_COUNTER_MAILBOX3_CTRL_INT_MODE_POS (1)
#define ATOMIC_COUNTER_MAILBOX3_CTRL_HW_EN_MSK	 (0x00008)
#define ATOMIC_COUNTER_MAILBOX3_CTRL_HW_EN_POS	 (3)
#define ATOMIC_COUNTER_MAILBOX3_INT_STAT		 (BASE_ADDRESS_ATOMIC_COUNTER_MAILBOX3 + 0x000C)
#define ATOMIC_COUNTER_MAILBOX3_INT_STAT_INT_STAT_MSK (0x00001)
#define ATOMIC_COUNTER_MAILBOX3_INT_STAT_INT_STAT_POS (0)
#define ATOMIC_COUNTER_MAILBOX3_VAL				 (BASE_ADDRESS_ATOMIC_COUNTER_MAILBOX3 + 0x0010)
#define ATOMIC_COUNTER_MAILBOX3_VAL_VAL_MSK		 (0x000FF)
#define ATOMIC_COUNTER_MAILBOX3_VAL_VAL_POS		 (0)
#define BASE_ADDRESS_ATOMIC_COUNTER_MAILBOX4	 0xBD008400
#define ATOMIC_COUNTER_MAILBOX4_INC				 (BASE_ADDRESS_ATOMIC_COUNTER_MAILBOX4 + 0x0000)
#define ATOMIC_COUNTER_MAILBOX4_INC_INC_MSK		 (0x000FF)
#define ATOMIC_COUNTER_MAILBOX4_INC_INC_POS		 (0)
#define ATOMIC_COUNTER_MAILBOX4_DEC				 (BASE_ADDRESS_ATOMIC_COUNTER_MAILBOX4 + 0x0004)
#define ATOMIC_COUNTER_MAILBOX4_DEC_DEC_MSK		 (0x000FF)
#define ATOMIC_COUNTER_MAILBOX4_DEC_DEC_POS		 (0)
#define ATOMIC_COUNTER_MAILBOX4_CTRL			 (BASE_ADDRESS_ATOMIC_COUNTER_MAILBOX4 + 0x0008)
#define ATOMIC_COUNTER_MAILBOX4_CTRL_INT_EN_MSK	 (0x00001)
#define ATOMIC_COUNTER_MAILBOX4_CTRL_INT_EN_POS	 (0)
#define ATOMIC_COUNTER_MAILBOX4_CTRL_INT_MODE_MSK (0x00006)
#define ATOMIC_COUNTER_MAILBOX4_CTRL_INT_MODE_POS (1)
#define ATOMIC_COUNTER_MAILBOX4_CTRL_HW_EN_MSK	 (0x00008)
#define ATOMIC_COUNTER_MAILBOX4_CTRL_HW_EN_POS	 (3)
#define ATOMIC_COUNTER_MAILBOX4_INT_STAT		 (BASE_ADDRESS_ATOMIC_COUNTER_MAILBOX4 + 0x000C)
#define ATOMIC_COUNTER_MAILBOX4_INT_STAT_INT_STAT_MSK (0x00001)
#define ATOMIC_COUNTER_MAILBOX4_INT_STAT_INT_STAT_POS (0)
#define ATOMIC_COUNTER_MAILBOX4_VAL				 (BASE_ADDRESS_ATOMIC_COUNTER_MAILBOX4 + 0x0010)
#define ATOMIC_COUNTER_MAILBOX4_VAL_VAL_MSK		 (0x000FF)
#define ATOMIC_COUNTER_MAILBOX4_VAL_VAL_POS		 (0)
#define BASE_ADDRESS_ATOMIC_COUNTER_MAILBOX5	 0xBD008500
#define ATOMIC_COUNTER_MAILBOX5_INC				 (BASE_ADDRESS_ATOMIC_COUNTER_MAILBOX5 + 0x0000)
#define ATOMIC_COUNTER_MAILBOX5_INC_INC_MSK		 (0x000FF)
#define ATOMIC_COUNTER_MAILBOX5_INC_INC_POS		 (0)
#define ATOMIC_COUNTER_MAILBOX5_DEC				 (BASE_ADDRESS_ATOMIC_COUNTER_MAILBOX5 + 0x0004)
#define ATOMIC_COUNTER_MAILBOX5_DEC_DEC_MSK		 (0x000FF)
#define ATOMIC_COUNTER_MAILBOX5_DEC_DEC_POS		 (0)
#define ATOMIC_COUNTER_MAILBOX5_CTRL			 (BASE_ADDRESS_ATOMIC_COUNTER_MAILBOX5 + 0x0008)
#define ATOMIC_COUNTER_MAILBOX5_CTRL_INT_EN_MSK	 (0x00001)
#define ATOMIC_COUNTER_MAILBOX5_CTRL_INT_EN_POS	 (0)
#define ATOMIC_COUNTER_MAILBOX5_CTRL_INT_MODE_MSK (0x00006)
#define ATOMIC_COUNTER_MAILBOX5_CTRL_INT_MODE_POS (1)
#define ATOMIC_COUNTER_MAILBOX5_CTRL_HW_EN_MSK	 (0x00008)
#define ATOMIC_COUNTER_MAILBOX5_CTRL_HW_EN_POS	 (3)
#define ATOMIC_COUNTER_MAILBOX5_INT_STAT		 (BASE_ADDRESS_ATOMIC_COUNTER_MAILBOX5 + 0x000C)
#define ATOMIC_COUNTER_MAILBOX5_INT_STAT_INT_STAT_MSK (0x00001)
#define ATOMIC_COUNTER_MAILBOX5_INT_STAT_INT_STAT_POS (0)
#define ATOMIC_COUNTER_MAILBOX5_VAL				 (BASE_ADDRESS_ATOMIC_COUNTER_MAILBOX5 + 0x0010)
#define ATOMIC_COUNTER_MAILBOX5_VAL_VAL_MSK		 (0x000FF)
#define ATOMIC_COUNTER_MAILBOX5_VAL_VAL_POS		 (0)
#define BASE_ADDRESS_ATOMIC_COUNTER_MAILBOX6	 0xBD008600
#define ATOMIC_COUNTER_MAILBOX6_INC				 (BASE_ADDRESS_ATOMIC_COUNTER_MAILBOX6 + 0x0000)
#define ATOMIC_COUNTER_MAILBOX6_INC_INC_MSK		 (0x000FF)
#define ATOMIC_COUNTER_MAILBOX6_INC_INC_POS		 (0)
#define ATOMIC_COUNTER_MAILBOX6_DEC				 (BASE_ADDRESS_ATOMIC_COUNTER_MAILBOX6 + 0x0004)
#define ATOMIC_COUNTER_MAILBOX6_DEC_DEC_MSK		 (0x000FF)
#define ATOMIC_COUNTER_MAILBOX6_DEC_DEC_POS		 (0)
#define ATOMIC_COUNTER_MAILBOX6_CTRL			 (BASE_ADDRESS_ATOMIC_COUNTER_MAILBOX6 + 0x0008)
#define ATOMIC_COUNTER_MAILBOX6_CTRL_INT_EN_MSK	 (0x00001)
#define ATOMIC_COUNTER_MAILBOX6_CTRL_INT_EN_POS	 (0)
#define ATOMIC_COUNTER_MAILBOX6_CTRL_INT_MODE_MSK (0x00006)
#define ATOMIC_COUNTER_MAILBOX6_CTRL_INT_MODE_POS (1)
#define ATOMIC_COUNTER_MAILBOX6_CTRL_HW_EN_MSK	 (0x00008)
#define ATOMIC_COUNTER_MAILBOX6_CTRL_HW_EN_POS	 (3)
#define ATOMIC_COUNTER_MAILBOX6_INT_STAT		 (BASE_ADDRESS_ATOMIC_COUNTER_MAILBOX6 + 0x000C)
#define ATOMIC_COUNTER_MAILBOX6_INT_STAT_INT_STAT_MSK (0x00001)
#define ATOMIC_COUNTER_MAILBOX6_INT_STAT_INT_STAT_POS (0)
#define ATOMIC_COUNTER_MAILBOX6_VAL				 (BASE_ADDRESS_ATOMIC_COUNTER_MAILBOX6 + 0x0010)
#define ATOMIC_COUNTER_MAILBOX6_VAL_VAL_MSK		 (0x000FF)
#define ATOMIC_COUNTER_MAILBOX6_VAL_VAL_POS		 (0)
#define BASE_ADDRESS_ATOMIC_COUNTER_MAILBOX7	 0xBD008700
#define ATOMIC_COUNTER_MAILBOX7_INC				 (BASE_ADDRESS_ATOMIC_COUNTER_MAILBOX7 + 0x0000)
#define ATOMIC_COUNTER_MAILBOX7_INC_INC_MSK		 (0x000FF)
#define ATOMIC_COUNTER_MAILBOX7_INC_INC_POS		 (0)
#define ATOMIC_COUNTER_MAILBOX7_DEC				 (BASE_ADDRESS_ATOMIC_COUNTER_MAILBOX7 + 0x0004)
#define ATOMIC_COUNTER_MAILBOX7_DEC_DEC_MSK		 (0x000FF)
#define ATOMIC_COUNTER_MAILBOX7_DEC_DEC_POS		 (0)
#define ATOMIC_COUNTER_MAILBOX7_CTRL			 (BASE_ADDRESS_ATOMIC_COUNTER_MAILBOX7 + 0x0008)
#define ATOMIC_COUNTER_MAILBOX7_CTRL_INT_EN_MSK	 (0x00001)
#define ATOMIC_COUNTER_MAILBOX7_CTRL_INT_EN_POS	 (0)
#define ATOMIC_COUNTER_MAILBOX7_CTRL_INT_MODE_MSK (0x00006)
#define ATOMIC_COUNTER_MAILBOX7_CTRL_INT_MODE_POS (1)
#define ATOMIC_COUNTER_MAILBOX7_CTRL_HW_EN_MSK	 (0x00008)
#define ATOMIC_COUNTER_MAILBOX7_CTRL_HW_EN_POS	 (3)
#define ATOMIC_COUNTER_MAILBOX7_INT_STAT		 (BASE_ADDRESS_ATOMIC_COUNTER_MAILBOX7 + 0x000C)
#define ATOMIC_COUNTER_MAILBOX7_INT_STAT_INT_STAT_MSK (0x00001)
#define ATOMIC_COUNTER_MAILBOX7_INT_STAT_INT_STAT_POS (0)
#define ATOMIC_COUNTER_MAILBOX7_VAL				 (BASE_ADDRESS_ATOMIC_COUNTER_MAILBOX7 + 0x0010)
#define ATOMIC_COUNTER_MAILBOX7_VAL_VAL_MSK		 (0x000FF)
#define ATOMIC_COUNTER_MAILBOX7_VAL_VAL_POS		 (0)
#define BASE_ADDRESS_ATOMIC_COUNTER_MAILBOX8	 0xBD008800
#define ATOMIC_COUNTER_MAILBOX8_INC				 (BASE_ADDRESS_ATOMIC_COUNTER_MAILBOX8 + 0x0000)
#define ATOMIC_COUNTER_MAILBOX8_INC_INC_MSK		 (0x000FF)
#define ATOMIC_COUNTER_MAILBOX8_INC_INC_POS		 (0)
#define ATOMIC_COUNTER_MAILBOX8_DEC				 (BASE_ADDRESS_ATOMIC_COUNTER_MAILBOX8 + 0x0004)
#define ATOMIC_COUNTER_MAILBOX8_DEC_DEC_MSK		 (0x000FF)
#define ATOMIC_COUNTER_MAILBOX8_DEC_DEC_POS		 (0)
#define ATOMIC_COUNTER_MAILBOX8_CTRL			 (BASE_ADDRESS_ATOMIC_COUNTER_MAILBOX8 + 0x0008)
#define ATOMIC_COUNTER_MAILBOX8_CTRL_INT_EN_MSK	 (0x00001)
#define ATOMIC_COUNTER_MAILBOX8_CTRL_INT_EN_POS	 (0)
#define ATOMIC_COUNTER_MAILBOX8_CTRL_INT_MODE_MSK (0x00006)
#define ATOMIC_COUNTER_MAILBOX8_CTRL_INT_MODE_POS (1)
#define ATOMIC_COUNTER_MAILBOX8_CTRL_HW_EN_MSK	 (0x00008)
#define ATOMIC_COUNTER_MAILBOX8_CTRL_HW_EN_POS	 (3)
#define ATOMIC_COUNTER_MAILBOX8_INT_STAT		 (BASE_ADDRESS_ATOMIC_COUNTER_MAILBOX8 + 0x000C)
#define ATOMIC_COUNTER_MAILBOX8_INT_STAT_INT_STAT_MSK (0x00001)
#define ATOMIC_COUNTER_MAILBOX8_INT_STAT_INT_STAT_POS (0)
#define ATOMIC_COUNTER_MAILBOX8_VAL				 (BASE_ADDRESS_ATOMIC_COUNTER_MAILBOX8 + 0x0010)
#define ATOMIC_COUNTER_MAILBOX8_VAL_VAL_MSK		 (0x000FF)
#define ATOMIC_COUNTER_MAILBOX8_VAL_VAL_POS		 (0)
#define BASE_ADDRESS_ATOMIC_COUNTER_MAILBOX9	 0xBD008900
#define ATOMIC_COUNTER_MAILBOX9_INC				 (BASE_ADDRESS_ATOMIC_COUNTER_MAILBOX9 + 0x0000)
#define ATOMIC_COUNTER_MAILBOX9_INC_INC_MSK		 (0x000FF)
#define ATOMIC_COUNTER_MAILBOX9_INC_INC_POS		 (0)
#define ATOMIC_COUNTER_MAILBOX9_DEC				 (BASE_ADDRESS_ATOMIC_COUNTER_MAILBOX9 + 0x0004)
#define ATOMIC_COUNTER_MAILBOX9_DEC_DEC_MSK		 (0x000FF)
#define ATOMIC_COUNTER_MAILBOX9_DEC_DEC_POS		 (0)
#define ATOMIC_COUNTER_MAILBOX9_CTRL			 (BASE_ADDRESS_ATOMIC_COUNTER_MAILBOX9 + 0x0008)
#define ATOMIC_COUNTER_MAILBOX9_CTRL_INT_EN_MSK	 (0x00001)
#define ATOMIC_COUNTER_MAILBOX9_CTRL_INT_EN_POS	 (0)
#define ATOMIC_COUNTER_MAILBOX9_CTRL_INT_MODE_MSK (0x00006)
#define ATOMIC_COUNTER_MAILBOX9_CTRL_INT_MODE_POS (1)
#define ATOMIC_COUNTER_MAILBOX9_CTRL_HW_EN_MSK	 (0x00008)
#define ATOMIC_COUNTER_MAILBOX9_CTRL_HW_EN_POS	 (3)
#define ATOMIC_COUNTER_MAILBOX9_INT_STAT		 (BASE_ADDRESS_ATOMIC_COUNTER_MAILBOX9 + 0x000C)
#define ATOMIC_COUNTER_MAILBOX9_INT_STAT_INT_STAT_MSK (0x00001)
#define ATOMIC_COUNTER_MAILBOX9_INT_STAT_INT_STAT_POS (0)
#define ATOMIC_COUNTER_MAILBOX9_VAL				 (BASE_ADDRESS_ATOMIC_COUNTER_MAILBOX9 + 0x0010)
#define ATOMIC_COUNTER_MAILBOX9_VAL_VAL_MSK		 (0x000FF)
#define ATOMIC_COUNTER_MAILBOX9_VAL_VAL_POS		 (0)
#define BASE_ADDRESS_ATOMIC_COUNTER_MAILBOX10	 0xBD008A00
#define ATOMIC_COUNTER_MAILBOX10_INC			 (BASE_ADDRESS_ATOMIC_COUNTER_MAILBOX10 + 0x0000)
#define ATOMIC_COUNTER_MAILBOX10_INC_INC_MSK	 (0x000FF)
#define ATOMIC_COUNTER_MAILBOX10_INC_INC_POS	 (0)
#define ATOMIC_COUNTER_MAILBOX10_DEC			 (BASE_ADDRESS_ATOMIC_COUNTER_MAILBOX10 + 0x0004)
#define ATOMIC_COUNTER_MAILBOX10_DEC_DEC_MSK	 (0x000FF)
#define ATOMIC_COUNTER_MAILBOX10_DEC_DEC_POS	 (0)
#define ATOMIC_COUNTER_MAILBOX10_CTRL			 (BASE_ADDRESS_ATOMIC_COUNTER_MAILBOX10 + 0x0008)
#define ATOMIC_COUNTER_MAILBOX10_CTRL_INT_EN_MSK (0x00001)
#define ATOMIC_COUNTER_MAILBOX10_CTRL_INT_EN_POS (0)
#define ATOMIC_COUNTER_MAILBOX10_CTRL_INT_MODE_MSK (0x00006)
#define ATOMIC_COUNTER_MAILBOX10_CTRL_INT_MODE_POS (1)
#define ATOMIC_COUNTER_MAILBOX10_CTRL_HW_EN_MSK	 (0x00008)
#define ATOMIC_COUNTER_MAILBOX10_CTRL_HW_EN_POS	 (3)
#define ATOMIC_COUNTER_MAILBOX10_INT_STAT		 (BASE_ADDRESS_ATOMIC_COUNTER_MAILBOX10 + 0x000C)
#define ATOMIC_COUNTER_MAILBOX10_INT_STAT_INT_STAT_MSK (0x00001)
#define ATOMIC_COUNTER_MAILBOX10_INT_STAT_INT_STAT_POS (0)
#define ATOMIC_COUNTER_MAILBOX10_VAL			 (BASE_ADDRESS_ATOMIC_COUNTER_MAILBOX10 + 0x0010)
#define ATOMIC_COUNTER_MAILBOX10_VAL_VAL_MSK	 (0x000FF)
#define ATOMIC_COUNTER_MAILBOX10_VAL_VAL_POS	 (0)
#define BASE_ADDRESS_ATOMIC_COUNTER_MAILBOX11	 0xBD008B00
#define ATOMIC_COUNTER_MAILBOX11_INC			 (BASE_ADDRESS_ATOMIC_COUNTER_MAILBOX11 + 0x0000)
#define ATOMIC_COUNTER_MAILBOX11_INC_INC_MSK	 (0x000FF)
#define ATOMIC_COUNTER_MAILBOX11_INC_INC_POS	 (0)
#define ATOMIC_COUNTER_MAILBOX11_DEC			 (BASE_ADDRESS_ATOMIC_COUNTER_MAILBOX11 + 0x0004)
#define ATOMIC_COUNTER_MAILBOX11_DEC_DEC_MSK	 (0x000FF)
#define ATOMIC_COUNTER_MAILBOX11_DEC_DEC_POS	 (0)
#define ATOMIC_COUNTER_MAILBOX11_CTRL			 (BASE_ADDRESS_ATOMIC_COUNTER_MAILBOX11 + 0x0008)
#define ATOMIC_COUNTER_MAILBOX11_CTRL_INT_EN_MSK (0x00001)
#define ATOMIC_COUNTER_MAILBOX11_CTRL_INT_EN_POS (0)
#define ATOMIC_COUNTER_MAILBOX11_CTRL_INT_MODE_MSK (0x00006)
#define ATOMIC_COUNTER_MAILBOX11_CTRL_INT_MODE_POS (1)
#define ATOMIC_COUNTER_MAILBOX11_CTRL_HW_EN_MSK	 (0x00008)
#define ATOMIC_COUNTER_MAILBOX11_CTRL_HW_EN_POS	 (3)
#define ATOMIC_COUNTER_MAILBOX11_INT_STAT		 (BASE_ADDRESS_ATOMIC_COUNTER_MAILBOX11 + 0x000C)
#define ATOMIC_COUNTER_MAILBOX11_INT_STAT_INT_STAT_MSK (0x00001)
#define ATOMIC_COUNTER_MAILBOX11_INT_STAT_INT_STAT_POS (0)
#define ATOMIC_COUNTER_MAILBOX11_VAL			 (BASE_ADDRESS_ATOMIC_COUNTER_MAILBOX11 + 0x0010)
#define ATOMIC_COUNTER_MAILBOX11_VAL_VAL_MSK	 (0x000FF)
#define ATOMIC_COUNTER_MAILBOX11_VAL_VAL_POS	 (0)
#define BASE_ADDRESS_ATOMIC_COUNTER_MAILBOX12	 0xBD008C00
#define ATOMIC_COUNTER_MAILBOX12_INC			 (BASE_ADDRESS_ATOMIC_COUNTER_MAILBOX12 + 0x0000)
#define ATOMIC_COUNTER_MAILBOX12_INC_INC_MSK	 (0x000FF)
#define ATOMIC_COUNTER_MAILBOX12_INC_INC_POS	 (0)
#define ATOMIC_COUNTER_MAILBOX12_DEC			 (BASE_ADDRESS_ATOMIC_COUNTER_MAILBOX12 + 0x0004)
#define ATOMIC_COUNTER_MAILBOX12_DEC_DEC_MSK	 (0x000FF)
#define ATOMIC_COUNTER_MAILBOX12_DEC_DEC_POS	 (0)
#define ATOMIC_COUNTER_MAILBOX12_CTRL			 (BASE_ADDRESS_ATOMIC_COUNTER_MAILBOX12 + 0x0008)
#define ATOMIC_COUNTER_MAILBOX12_CTRL_INT_EN_MSK (0x00001)
#define ATOMIC_COUNTER_MAILBOX12_CTRL_INT_EN_POS (0)
#define ATOMIC_COUNTER_MAILBOX12_CTRL_INT_MODE_MSK (0x00006)
#define ATOMIC_COUNTER_MAILBOX12_CTRL_INT_MODE_POS (1)
#define ATOMIC_COUNTER_MAILBOX12_CTRL_HW_EN_MSK	 (0x00008)
#define ATOMIC_COUNTER_MAILBOX12_CTRL_HW_EN_POS	 (3)
#define ATOMIC_COUNTER_MAILBOX12_INT_STAT		 (BASE_ADDRESS_ATOMIC_COUNTER_MAILBOX12 + 0x000C)
#define ATOMIC_COUNTER_MAILBOX12_INT_STAT_INT_STAT_MSK (0x00001)
#define ATOMIC_COUNTER_MAILBOX12_INT_STAT_INT_STAT_POS (0)
#define ATOMIC_COUNTER_MAILBOX12_VAL			 (BASE_ADDRESS_ATOMIC_COUNTER_MAILBOX12 + 0x0010)
#define ATOMIC_COUNTER_MAILBOX12_VAL_VAL_MSK	 (0x000FF)
#define ATOMIC_COUNTER_MAILBOX12_VAL_VAL_POS	 (0)
#define BASE_ADDRESS_ATOMIC_COUNTER_MAILBOX13	 0xBD008D00
#define ATOMIC_COUNTER_MAILBOX13_INC			 (BASE_ADDRESS_ATOMIC_COUNTER_MAILBOX13 + 0x0000)
#define ATOMIC_COUNTER_MAILBOX13_INC_INC_MSK	 (0x000FF)
#define ATOMIC_COUNTER_MAILBOX13_INC_INC_POS	 (0)
#define ATOMIC_COUNTER_MAILBOX13_DEC			 (BASE_ADDRESS_ATOMIC_COUNTER_MAILBOX13 + 0x0004)
#define ATOMIC_COUNTER_MAILBOX13_DEC_DEC_MSK	 (0x000FF)
#define ATOMIC_COUNTER_MAILBOX13_DEC_DEC_POS	 (0)
#define ATOMIC_COUNTER_MAILBOX13_CTRL			 (BASE_ADDRESS_ATOMIC_COUNTER_MAILBOX13 + 0x0008)
#define ATOMIC_COUNTER_MAILBOX13_CTRL_INT_EN_MSK (0x00001)
#define ATOMIC_COUNTER_MAILBOX13_CTRL_INT_EN_POS (0)
#define ATOMIC_COUNTER_MAILBOX13_CTRL_INT_MODE_MSK (0x00006)
#define ATOMIC_COUNTER_MAILBOX13_CTRL_INT_MODE_POS (1)
#define ATOMIC_COUNTER_MAILBOX13_CTRL_HW_EN_MSK	 (0x00008)
#define ATOMIC_COUNTER_MAILBOX13_CTRL_HW_EN_POS	 (3)
#define ATOMIC_COUNTER_MAILBOX13_INT_STAT		 (BASE_ADDRESS_ATOMIC_COUNTER_MAILBOX13 + 0x000C)
#define ATOMIC_COUNTER_MAILBOX13_INT_STAT_INT_STAT_MSK (0x00001)
#define ATOMIC_COUNTER_MAILBOX13_INT_STAT_INT_STAT_POS (0)
#define ATOMIC_COUNTER_MAILBOX13_VAL			 (BASE_ADDRESS_ATOMIC_COUNTER_MAILBOX13 + 0x0010)
#define ATOMIC_COUNTER_MAILBOX13_VAL_VAL_MSK	 (0x000FF)
#define ATOMIC_COUNTER_MAILBOX13_VAL_VAL_POS	 (0)
#define BASE_ADDRESS_ATOMIC_COUNTER_MAILBOX14	 0xBD008E00
#define ATOMIC_COUNTER_MAILBOX14_INC			 (BASE_ADDRESS_ATOMIC_COUNTER_MAILBOX14 + 0x0000)
#define ATOMIC_COUNTER_MAILBOX14_INC_INC_MSK	 (0x000FF)
#define ATOMIC_COUNTER_MAILBOX14_INC_INC_POS	 (0)
#define ATOMIC_COUNTER_MAILBOX14_DEC			 (BASE_ADDRESS_ATOMIC_COUNTER_MAILBOX14 + 0x0004)
#define ATOMIC_COUNTER_MAILBOX14_DEC_DEC_MSK	 (0x000FF)
#define ATOMIC_COUNTER_MAILBOX14_DEC_DEC_POS	 (0)
#define ATOMIC_COUNTER_MAILBOX14_CTRL			 (BASE_ADDRESS_ATOMIC_COUNTER_MAILBOX14 + 0x0008)
#define ATOMIC_COUNTER_MAILBOX14_CTRL_INT_EN_MSK (0x00001)
#define ATOMIC_COUNTER_MAILBOX14_CTRL_INT_EN_POS (0)
#define ATOMIC_COUNTER_MAILBOX14_CTRL_INT_MODE_MSK (0x00006)
#define ATOMIC_COUNTER_MAILBOX14_CTRL_INT_MODE_POS (1)
#define ATOMIC_COUNTER_MAILBOX14_CTRL_HW_EN_MSK	 (0x00008)
#define ATOMIC_COUNTER_MAILBOX14_CTRL_HW_EN_POS	 (3)
#define ATOMIC_COUNTER_MAILBOX14_INT_STAT		 (BASE_ADDRESS_ATOMIC_COUNTER_MAILBOX14 + 0x000C)
#define ATOMIC_COUNTER_MAILBOX14_INT_STAT_INT_STAT_MSK (0x00001)
#define ATOMIC_COUNTER_MAILBOX14_INT_STAT_INT_STAT_POS (0)
#define ATOMIC_COUNTER_MAILBOX14_VAL			 (BASE_ADDRESS_ATOMIC_COUNTER_MAILBOX14 + 0x0010)
#define ATOMIC_COUNTER_MAILBOX14_VAL_VAL_MSK	 (0x000FF)
#define ATOMIC_COUNTER_MAILBOX14_VAL_VAL_POS	 (0)
#define BASE_ADDRESS_ATOMIC_COUNTER_MAILBOX15	 0xBD008F00
#define ATOMIC_COUNTER_MAILBOX15_INC			 (BASE_ADDRESS_ATOMIC_COUNTER_MAILBOX15 + 0x0000)
#define ATOMIC_COUNTER_MAILBOX15_INC_INC_MSK	 (0x000FF)
#define ATOMIC_COUNTER_MAILBOX15_INC_INC_POS	 (0)
#define ATOMIC_COUNTER_MAILBOX15_DEC			 (BASE_ADDRESS_ATOMIC_COUNTER_MAILBOX15 + 0x0004)
#define ATOMIC_COUNTER_MAILBOX15_DEC_DEC_MSK	 (0x000FF)
#define ATOMIC_COUNTER_MAILBOX15_DEC_DEC_POS	 (0)
#define ATOMIC_COUNTER_MAILBOX15_CTRL			 (BASE_ADDRESS_ATOMIC_COUNTER_MAILBOX15 + 0x0008)
#define ATOMIC_COUNTER_MAILBOX15_CTRL_INT_EN_MSK (0x00001)
#define ATOMIC_COUNTER_MAILBOX15_CTRL_INT_EN_POS (0)
#define ATOMIC_COUNTER_MAILBOX15_CTRL_INT_MODE_MSK (0x00006)
#define ATOMIC_COUNTER_MAILBOX15_CTRL_INT_MODE_POS (1)
#define ATOMIC_COUNTER_MAILBOX15_CTRL_HW_EN_MSK	 (0x00008)
#define ATOMIC_COUNTER_MAILBOX15_CTRL_HW_EN_POS	 (3)
#define ATOMIC_COUNTER_MAILBOX15_INT_STAT		 (BASE_ADDRESS_ATOMIC_COUNTER_MAILBOX15 + 0x000C)
#define ATOMIC_COUNTER_MAILBOX15_INT_STAT_INT_STAT_MSK (0x00001)
#define ATOMIC_COUNTER_MAILBOX15_INT_STAT_INT_STAT_POS (0)
#define ATOMIC_COUNTER_MAILBOX15_VAL			 (BASE_ADDRESS_ATOMIC_COUNTER_MAILBOX15 + 0x0010)
#define ATOMIC_COUNTER_MAILBOX15_VAL_VAL_MSK	 (0x000FF)
#define ATOMIC_COUNTER_MAILBOX15_VAL_VAL_POS	 (0)
#define BASE_ADDRESS_ATOMIC_COUNTER_MAILBOX_SC_MASKS 0xBD009000
#define ATOMIC_COUNTER_MAILBOX_SC_MASKS_ATOMIC_COUNTER_MAILBOX_MASK_MODEM (BASE_ADDRESS_ATOMIC_COUNTER_MAILBOX_SC_MASKS + 0x0000)
#define ATOMIC_COUNTER_MAILBOX_SC_MASKS_ATOMIC_COUNTER_MAILBOX_MASK_MODEM_ATOMIC_COUNTER_MAILBOX_MASK_MODEM_MSK (0x0FFFF)
#define ATOMIC_COUNTER_MAILBOX_SC_MASKS_ATOMIC_COUNTER_MAILBOX_MASK_MODEM_ATOMIC_COUNTER_MAILBOX_MASK_MODEM_POS (0)
#define ATOMIC_COUNTER_MAILBOX_SC_MASKS_ATOMIC_COUNTER_MAILBOX_MASK_PMP (BASE_ADDRESS_ATOMIC_COUNTER_MAILBOX_SC_MASKS + 0x0004)
#define ATOMIC_COUNTER_MAILBOX_SC_MASKS_ATOMIC_COUNTER_MAILBOX_MASK_PMP_ATOMIC_COUNTER_MAILBOX_MASK_PMP_MSK (0x0FFFF)
#define ATOMIC_COUNTER_MAILBOX_SC_MASKS_ATOMIC_COUNTER_MAILBOX_MASK_PMP_ATOMIC_COUNTER_MAILBOX_MASK_PMP_POS (0)
#define ATOMIC_COUNTER_MAILBOX_SC_MASKS_ATOMIC_COUNTER_MAILBOX_MASK_MCU (BASE_ADDRESS_ATOMIC_COUNTER_MAILBOX_SC_MASKS + 0x0008)
#define ATOMIC_COUNTER_MAILBOX_SC_MASKS_ATOMIC_COUNTER_MAILBOX_MASK_MCU_ATOMIC_COUNTER_MAILBOX_MASK_MCU_MSK (0x0FFFF)
#define ATOMIC_COUNTER_MAILBOX_SC_MASKS_ATOMIC_COUNTER_MAILBOX_MASK_MCU_ATOMIC_COUNTER_MAILBOX_MASK_MCU_POS (0)
#define ATOMIC_COUNTER_MAILBOX_SC_MASKS_ATOMIC_COUNTER_MAILBOX_MASK_ISE (BASE_ADDRESS_ATOMIC_COUNTER_MAILBOX_SC_MASKS + 0x000C)
#define ATOMIC_COUNTER_MAILBOX_SC_MASKS_ATOMIC_COUNTER_MAILBOX_MASK_ISE_ATOMIC_COUNTER_MAILBOX_MASK_ISE_MSK (0x0FFFF)
#define ATOMIC_COUNTER_MAILBOX_SC_MASKS_ATOMIC_COUNTER_MAILBOX_MASK_ISE_ATOMIC_COUNTER_MAILBOX_MASK_ISE_POS (0)
#define BASE_ADDRESS_PMP_GPIO_3					 0xBD00A000
#define PMP_GPIO_3_DATA							 (BASE_ADDRESS_PMP_GPIO_3 + 0x3FC)
#define PMP_GPIO_3_DATA_DATA_MSK				 (0x000FF)
#define PMP_GPIO_3_DATA_DATA_POS				 (0)
#define PMP_GPIO_3_DIR_SET						 (BASE_ADDRESS_PMP_GPIO_3 + 0x400)
#define PMP_GPIO_3_DIR_SET_DIR_SET_MSK			 (0x000FF)
#define PMP_GPIO_3_DIR_SET_DIR_SET_POS			 (0)
#define PMP_GPIO_3_DIR_CLR						 (BASE_ADDRESS_PMP_GPIO_3 + 0x404)
#define PMP_GPIO_3_DIR_CLR_DIR_CLR_MSK			 (0x000FF)
#define PMP_GPIO_3_DIR_CLR_DIR_CLR_POS			 (0)
#define PMP_GPIO_3_DIR							 (BASE_ADDRESS_PMP_GPIO_3 + 0x408)
#define PMP_GPIO_3_DIR_DIR_MSK					 (0x000FF)
#define PMP_GPIO_3_DIR_DIR_POS					 (0)
#define PMP_GPIO_3_INT_SENSE_SET				 (BASE_ADDRESS_PMP_GPIO_3 + 0x40C)
#define PMP_GPIO_3_INT_SENSE_SET_INT_SENSE_SET_MSK (0x000FF)
#define PMP_GPIO_3_INT_SENSE_SET_INT_SENSE_SET_POS (0)
#define PMP_GPIO_3_INT_SENSE_CLR				 (BASE_ADDRESS_PMP_GPIO_3 + 0x410)
#define PMP_GPIO_3_INT_SENSE_CLR_INT_SENSE_CLR_MSK (0x000FF)
#define PMP_GPIO_3_INT_SENSE_CLR_INT_SENSE_CLR_POS (0)
#define PMP_GPIO_3_INT_SENSE					 (BASE_ADDRESS_PMP_GPIO_3 + 0x414)
#define PMP_GPIO_3_INT_SENSE_INT_SENSE_MSK		 (0x000FF)
#define PMP_GPIO_3_INT_SENSE_INT_SENSE_POS		 (0)
#define PMP_GPIO_3_INT_BOTH_EDGES_SET			 (BASE_ADDRESS_PMP_GPIO_3 + 0x418)
#define PMP_GPIO_3_INT_BOTH_EDGES_SET_INT_BOTH_EDGES_SET_MSK (0x000FF)
#define PMP_GPIO_3_INT_BOTH_EDGES_SET_INT_BOTH_EDGES_SET_POS (0)
#define PMP_GPIO_3_INT_BOTH_EDGES_CLR			 (BASE_ADDRESS_PMP_GPIO_3 + 0x41C)
#define PMP_GPIO_3_INT_BOTH_EDGES_CLR_INT_BOTH_EDGES_CLR_MSK (0x000FF)
#define PMP_GPIO_3_INT_BOTH_EDGES_CLR_INT_BOTH_EDGES_CLR_POS (0)
#define PMP_GPIO_3_INT_BOTH_EDGES				 (BASE_ADDRESS_PMP_GPIO_3 + 0x420)
#define PMP_GPIO_3_INT_BOTH_EDGES_INT_BOTH_EDGES_MSK (0x000FF)
#define PMP_GPIO_3_INT_BOTH_EDGES_INT_BOTH_EDGES_POS (0)
#define PMP_GPIO_3_INT_EVENT_SET				 (BASE_ADDRESS_PMP_GPIO_3 + 0x424)
#define PMP_GPIO_3_INT_EVENT_SET_INT_EVENT_SET_MSK (0x000FF)
#define PMP_GPIO_3_INT_EVENT_SET_INT_EVENT_SET_POS (0)
#define PMP_GPIO_3_INT_EVENT_CLR				 (BASE_ADDRESS_PMP_GPIO_3 + 0x428)
#define PMP_GPIO_3_INT_EVENT_CLR_INT_EVENT_CLR_MSK (0x000FF)
#define PMP_GPIO_3_INT_EVENT_CLR_INT_EVENT_CLR_POS (0)
#define PMP_GPIO_3_INT_EVENT					 (BASE_ADDRESS_PMP_GPIO_3 + 0x42C)
#define PMP_GPIO_3_INT_EVENT_INT_EVENT_MSK		 (0x000FF)
#define PMP_GPIO_3_INT_EVENT_INT_EVENT_POS		 (0)
#define PMP_GPIO_3_INT_MASK_SET					 (BASE_ADDRESS_PMP_GPIO_3 + 0x430)
#define PMP_GPIO_3_INT_MASK_SET_INT_MASK_SET_MSK (0x000FF)
#define PMP_GPIO_3_INT_MASK_SET_INT_MASK_SET_POS (0)
#define PMP_GPIO_3_INT_MASK_CLR					 (BASE_ADDRESS_PMP_GPIO_3 + 0x434)
#define PMP_GPIO_3_INT_MASK_CLR_INT_MASK_CLR_MSK (0x000FF)
#define PMP_GPIO_3_INT_MASK_CLR_INT_MASK_CLR_POS (0)
#define PMP_GPIO_3_INT_MASK						 (BASE_ADDRESS_PMP_GPIO_3 + 0x438)
#define PMP_GPIO_3_INT_MASK_INT_MASK_MSK		 (0x000FF)
#define PMP_GPIO_3_INT_MASK_INT_MASK_POS		 (0)
#define PMP_GPIO_3_INT_STATUS					 (BASE_ADDRESS_PMP_GPIO_3 + 0x43C)
#define PMP_GPIO_3_INT_STATUS_INT_STATUS_MSK	 (0x000FF)
#define PMP_GPIO_3_INT_STATUS_INT_STATUS_POS	 (0)
#define PMP_GPIO_3_INT_MASKED_STATUS			 (BASE_ADDRESS_PMP_GPIO_3 + 0x440)
#define PMP_GPIO_3_INT_MASKED_STATUS_INT_MASKED_STATUS_MSK (0x000FF)
#define PMP_GPIO_3_INT_MASKED_STATUS_INT_MASKED_STATUS_POS (0)
#define PMP_GPIO_3_INT_CLR						 (BASE_ADDRESS_PMP_GPIO_3 + 0x444)
#define PMP_GPIO_3_INT_CLR_INT_CLR_MSK			 (0x000FF)
#define PMP_GPIO_3_INT_CLR_INT_CLR_POS			 (0)
#define PMP_GPIO_3_DISABLE						 (BASE_ADDRESS_PMP_GPIO_3 + 0x448)
#define PMP_GPIO_3_DISABLE_DISABLE_MSK			 (0x00001)
#define PMP_GPIO_3_DISABLE_DISABLE_POS			 (0)
#define PMP_GPIO_3_DATA_FOR_OUTPUT				 (BASE_ADDRESS_PMP_GPIO_3 + 0x44C)
#define PMP_GPIO_3_DATA_FOR_OUTPUT_DATA_FOR_OUTPUT_MSK (0x000FF)
#define PMP_GPIO_3_DATA_FOR_OUTPUT_DATA_FOR_OUTPUT_POS (0)
#define PMP_GPIO_3_INT_TICK_TYPE0_SET			 (BASE_ADDRESS_PMP_GPIO_3 + 0x450)
#define PMP_GPIO_3_INT_TICK_TYPE0_SET_INT_TICK_TYPE0_SET_MSK (0x000FF)
#define PMP_GPIO_3_INT_TICK_TYPE0_SET_INT_TICK_TYPE0_SET_POS (0)
#define PMP_GPIO_3_INT_TICK_TYPE0_CLR			 (BASE_ADDRESS_PMP_GPIO_3 + 0x454)
#define PMP_GPIO_3_INT_TICK_TYPE0_CLR_INT_TICK_TYPE0_CLR_MSK (0x000FF)
#define PMP_GPIO_3_INT_TICK_TYPE0_CLR_INT_TICK_TYPE0_CLR_POS (0)
#define PMP_GPIO_3_INT_TICK_TYPE0				 (BASE_ADDRESS_PMP_GPIO_3 + 0x458)
#define PMP_GPIO_3_INT_TICK_TYPE0_INT_TICK_TYPE0_MSK (0x000FF)
#define PMP_GPIO_3_INT_TICK_TYPE0_INT_TICK_TYPE0_POS (0)
#define PMP_GPIO_3_INT_TICK_TYPE1_SET			 (BASE_ADDRESS_PMP_GPIO_3 + 0x45C)
#define PMP_GPIO_3_INT_TICK_TYPE1_SET_INT_TICK_TYPE1_SET_MSK (0x000FF)
#define PMP_GPIO_3_INT_TICK_TYPE1_SET_INT_TICK_TYPE1_SET_POS (0)
#define PMP_GPIO_3_INT_TICK_TYPE1_CLR			 (BASE_ADDRESS_PMP_GPIO_3 + 0x460)
#define PMP_GPIO_3_INT_TICK_TYPE1_CLR_INT_TICK_TYPE1_CLR_MSK (0x000FF)
#define PMP_GPIO_3_INT_TICK_TYPE1_CLR_INT_TICK_TYPE1_CLR_POS (0)
#define PMP_GPIO_3_INT_TICK_TYPE1				 (BASE_ADDRESS_PMP_GPIO_3 + 0x464)
#define PMP_GPIO_3_INT_TICK_TYPE1_INT_TICK_TYPE1_MSK (0x000FF)
#define PMP_GPIO_3_INT_TICK_TYPE1_INT_TICK_TYPE1_POS (0)
#define BASE_ADDRESS_GPM_MEM					 0xBC000000
#define GPM_MEM_GPM_MEM0_0_LSB_0				 (BASE_ADDRESS_GPM_MEM + 0x000000)
#define GPM_MEM_GPM_MEM0_0_LSB_1				 (BASE_ADDRESS_GPM_MEM + 0x000008)
#define GPM_MEM_GPM_VIRTUAL_MEM_0_0_LSB			 (BASE_ADDRESS_GPM_MEM + 0x000000)
#define GPM_MEM_GPM_MEM1_0_LSB_0				 (BASE_ADDRESS_GPM_MEM + 0x010000)
#define GPM_MEM_GPM_MEM1_0_LSB_1				 (BASE_ADDRESS_GPM_MEM + 0x010008)
#define GPM_MEM_GPM_VIRTUAL_MEM_1_0_LSB			 (BASE_ADDRESS_GPM_MEM + 0x010000)
#define GPM_MEM_GPM_MEM2_0_LSB_0				 (BASE_ADDRESS_GPM_MEM + 0x020000)
#define GPM_MEM_GPM_MEM2_0_LSB_1				 (BASE_ADDRESS_GPM_MEM + 0x020008)
#define GPM_MEM_GPM_VIRTUAL_MEM_2_0_LSB			 (BASE_ADDRESS_GPM_MEM + 0x020000)
#define GPM_MEM_GPM_MEM3_0_LSB_0				 (BASE_ADDRESS_GPM_MEM + 0x030000)
#define GPM_MEM_GPM_MEM3_0_LSB_1				 (BASE_ADDRESS_GPM_MEM + 0x030008)
#define GPM_MEM_GPM_VIRTUAL_MEM_3_0_LSB			 (BASE_ADDRESS_GPM_MEM + 0x030000)
#define GPM_MEM_GPM_MEM4_0_LSB_0				 (BASE_ADDRESS_GPM_MEM + 0x040000)
#define GPM_MEM_GPM_MEM4_0_LSB_1				 (BASE_ADDRESS_GPM_MEM + 0x040008)
#define GPM_MEM_GPM_VIRTUAL_MEM_4_0_LSB			 (BASE_ADDRESS_GPM_MEM + 0x040000)
#define GPM_MEM_GPM_MEM5_0_LSB_0				 (BASE_ADDRESS_GPM_MEM + 0x050000)
#define GPM_MEM_GPM_MEM5_0_LSB_1				 (BASE_ADDRESS_GPM_MEM + 0x050008)
#define GPM_MEM_GPM_VIRTUAL_MEM_5_0_LSB			 (BASE_ADDRESS_GPM_MEM + 0x050000)
#define GPM_MEM_GPM_MEM6_0_LSB_0				 (BASE_ADDRESS_GPM_MEM + 0x060000)
#define GPM_MEM_GPM_MEM6_0_LSB_1				 (BASE_ADDRESS_GPM_MEM + 0x060008)
#define GPM_MEM_GPM_VIRTUAL_MEM_6_0_LSB			 (BASE_ADDRESS_GPM_MEM + 0x060000)
#define GPM_MEM_GPM_MEM7_0_LSB_0				 (BASE_ADDRESS_GPM_MEM + 0x070000)
#define GPM_MEM_GPM_MEM7_0_LSB_1				 (BASE_ADDRESS_GPM_MEM + 0x070008)
#define GPM_MEM_GPM_VIRTUAL_MEM_7_0_LSB			 (BASE_ADDRESS_GPM_MEM + 0x070000)
#define GPM_MEM_GPM_MEM8_0_LSB_0				 (BASE_ADDRESS_GPM_MEM + 0x080000)
#define GPM_MEM_GPM_MEM8_0_LSB_1				 (BASE_ADDRESS_GPM_MEM + 0x080008)
#define GPM_MEM_GPM_VIRTUAL_MEM_8_0_LSB			 (BASE_ADDRESS_GPM_MEM + 0x080000)
#define GPM_MEM_GPM_MEM9_0_LSB_0				 (BASE_ADDRESS_GPM_MEM + 0x090000)
#define GPM_MEM_GPM_MEM9_0_LSB_1				 (BASE_ADDRESS_GPM_MEM + 0x090008)
#define GPM_MEM_GPM_VIRTUAL_MEM_9_0_LSB			 (BASE_ADDRESS_GPM_MEM + 0x090000)
#define GPM_MEM_GPM_MEM10_0_LSB_0				 (BASE_ADDRESS_GPM_MEM + 0x0A0000)
#define GPM_MEM_GPM_MEM10_0_LSB_1				 (BASE_ADDRESS_GPM_MEM + 0x0A0008)
#define GPM_MEM_GPM_VIRTUAL_MEM_10_0_LSB		 (BASE_ADDRESS_GPM_MEM + 0x0A0000)
#define GPM_MEM_GPM_MEM11_0_LSB_0				 (BASE_ADDRESS_GPM_MEM + 0x0B0000)
#define GPM_MEM_GPM_MEM11_0_LSB_1				 (BASE_ADDRESS_GPM_MEM + 0x0B0008)
#define GPM_MEM_GPM_VIRTUAL_MEM_11_0_LSB		 (BASE_ADDRESS_GPM_MEM + 0x0B0000)
#define GPM_MEM_GPM_MEM12_0_LSB_0				 (BASE_ADDRESS_GPM_MEM + 0x0C0000)
#define GPM_MEM_GPM_MEM12_0_LSB_1				 (BASE_ADDRESS_GPM_MEM + 0x0C0008)
#define GPM_MEM_GPM_VIRTUAL_MEM_12_0_LSB		 (BASE_ADDRESS_GPM_MEM + 0x0C0000)
#define GPM_MEM_GPM_MEM13_0_LSB_0				 (BASE_ADDRESS_GPM_MEM + 0x0D0000)
#define GPM_MEM_GPM_MEM13_0_LSB_1				 (BASE_ADDRESS_GPM_MEM + 0x0D0008)
#define GPM_MEM_GPM_VIRTUAL_MEM_13_0_LSB		 (BASE_ADDRESS_GPM_MEM + 0x0D0000)
#define GPM_MEM_GPM_MEM14_0_LSB_0				 (BASE_ADDRESS_GPM_MEM + 0x0E0000)
#define GPM_MEM_GPM_MEM14_0_LSB_1				 (BASE_ADDRESS_GPM_MEM + 0x0E0008)
#define GPM_MEM_GPM_VIRTUAL_MEM_14_0_LSB		 (BASE_ADDRESS_GPM_MEM + 0x0E0000)
#define GPM_MEM_GPM_MEM15_0_LSB_0				 (BASE_ADDRESS_GPM_MEM + 0x0F0000)
#define GPM_MEM_GPM_MEM15_0_LSB_1				 (BASE_ADDRESS_GPM_MEM + 0x0F0008)
#define GPM_MEM_GPM_VIRTUAL_MEM_15_0_LSB		 (BASE_ADDRESS_GPM_MEM + 0x0F0000)
#define GPM_MEM_GPMMEM_AO2K						 (BASE_ADDRESS_GPM_MEM + 0x100000)
#define BASE_ADDRESS_PMU						 0xBC110000
#define PMU_APC_CFG								 (BASE_ADDRESS_PMU + 0x0)
#define PMU_APC_CFG_EN_LOW_PWR_MSK				 (0x00001)
#define PMU_APC_CFG_EN_LOW_PWR_POS				 (0)
#define PMU_APC_CFG_EMON_MSK					 (0x00002)
#define PMU_APC_CFG_EMON_POS					 (1)
#define PMU_APC_CFG_CLKREFEN_MSK				 (0x00004)
#define PMU_APC_CFG_CLKREFEN_POS				 (2)
#define PMU_APC_CFG_SW_POR_RESET_MSK			 (0x00008)
#define PMU_APC_CFG_SW_POR_RESET_POS			 (3)
#define PMU_APC_CFG_RTC_PMU_MODE_MSK			 (0x000F0)
#define PMU_APC_CFG_RTC_PMU_MODE_POS			 (4)
#define PMU_APC_CFG_TEST_MSK					 (0x0FF00)
#define PMU_APC_CFG_TEST_POS					 (8)
#define PMU_APC_CFG_DTBRTC_MSK					 (0x1000000)
#define PMU_APC_CFG_DTBRTC_POS					 (24)
#define PMU_APC_CFG_DTBAPC_MSK					 (0x2000000)
#define PMU_APC_CFG_DTBAPC_POS					 (25)
#define PMU_APC_CFG_DTBDCDC_MSK					 (0x4000000)
#define PMU_APC_CFG_DTBDCDC_POS					 (26)
#define PMU_APC_CFG_OVP_MSK						 (0x8000000)
#define PMU_APC_CFG_OVP_POS						 (27)
#define PMU_APC_CFG_BOR_MSK						 (0x10000000)
#define PMU_APC_CFG_BOR_POS						 (28)
#define PMU_LDO_GPM_CFG							 (BASE_ADDRESS_PMU + 0x4)
#define PMU_LDO_GPM_CFG_DIS_MSK					 (0x00001)
#define PMU_LDO_GPM_CFG_DIS_POS					 (0)
#define PMU_LDO_GPM_CFG_DISSINK_MSK				 (0x00002)
#define PMU_LDO_GPM_CFG_DISSINK_POS				 (1)
#define PMU_LDO_GPM_CFG_DI_MSK					 (0x001F0)
#define PMU_LDO_GPM_CFG_DI_POS					 (4)
#define PMU_LDO_GPM_CFG_TEST_MSK				 (0x0F000)
#define PMU_LDO_GPM_CFG_TEST_POS				 (12)
#define PMU_LDO_GPM_CFG_HIZ_MSK					 (0x10000000)
#define PMU_LDO_GPM_CFG_HIZ_POS					 (28)
#define PMU_LDO_GPM_CFG_OVER_MSK				 (0x20000000)
#define PMU_LDO_GPM_CFG_OVER_POS				 (29)
#define PMU_LDO_GPM_CFG_FULL_MSK				 (0x40000000)
#define PMU_LDO_GPM_CFG_FULL_POS				 (30)
#define PMU_LDO_GPM_CFG_PG_MSK					 (0x80000000)
#define PMU_LDO_GPM_CFG_PG_POS					 (31)
#define PMU_LDO_VDDIO_CFG						 (BASE_ADDRESS_PMU + 0x8)
#define PMU_LDO_VDDIO_CFG_DIS_MSK				 (0x00001)
#define PMU_LDO_VDDIO_CFG_DIS_POS				 (0)
#define PMU_LDO_VDDIO_CFG_DISSINK_MSK			 (0x00002)
#define PMU_LDO_VDDIO_CFG_DISSINK_POS			 (1)
#define PMU_LDO_VDDIO_CFG_DI_MSK				 (0x001F0)
#define PMU_LDO_VDDIO_CFG_DI_POS				 (4)
#define PMU_LDO_VDDIO_CFG_TEST_MSK				 (0x0F000)
#define PMU_LDO_VDDIO_CFG_TEST_POS				 (12)
#define PMU_LDO_VDDIO_CFG_HIZ_MSK				 (0x10000000)
#define PMU_LDO_VDDIO_CFG_HIZ_POS				 (28)
#define PMU_LDO_VDDIO_CFG_OVER_MSK				 (0x20000000)
#define PMU_LDO_VDDIO_CFG_OVER_POS				 (29)
#define PMU_LDO_VDDIO_CFG_FULL_MSK				 (0x40000000)
#define PMU_LDO_VDDIO_CFG_FULL_POS				 (30)
#define PMU_LDO_VDDIO_CFG_PG_MSK				 (0x80000000)
#define PMU_LDO_VDDIO_CFG_PG_POS				 (31)
#define PMU_LDO_RF_CFG							 (BASE_ADDRESS_PMU + 0xC)
#define PMU_LDO_RF_CFG_DIS_MSK					 (0x00001)
#define PMU_LDO_RF_CFG_DIS_POS					 (0)
#define PMU_LDO_RF_CFG_DISSINK_MSK				 (0x00002)
#define PMU_LDO_RF_CFG_DISSINK_POS				 (1)
#define PMU_LDO_RF_CFG_DI_MSK					 (0x001F0)
#define PMU_LDO_RF_CFG_DI_POS					 (4)
#define PMU_LDO_RF_CFG_TEST_MSK					 (0x0F000)
#define PMU_LDO_RF_CFG_TEST_POS					 (12)
#define PMU_LDO_RF_CFG_HIZ_MSK					 (0x10000000)
#define PMU_LDO_RF_CFG_HIZ_POS					 (28)
#define PMU_LDO_RF_CFG_OVER_MSK					 (0x20000000)
#define PMU_LDO_RF_CFG_OVER_POS					 (29)
#define PMU_LDO_RF_CFG_FULL_MSK					 (0x40000000)
#define PMU_LDO_RF_CFG_FULL_POS					 (30)
#define PMU_LDO_RF_CFG_PG_MSK					 (0x80000000)
#define PMU_LDO_RF_CFG_PG_POS					 (31)
#define PMU_DCDC_CFG0							 (BASE_ADDRESS_PMU + 0x10)
#define PMU_DCDC_CFG0_DIS_MSK					 (0x00001)
#define PMU_DCDC_CFG0_DIS_POS					 (0)
#define PMU_DCDC_CFG0_DI_MSK					 (0x000FE)
#define PMU_DCDC_CFG0_DI_POS					 (1)
#define PMU_DCDC_CFG0_MODE_MSK					 (0x00300)
#define PMU_DCDC_CFG0_MODE_POS					 (8)
#define PMU_DCDC_CFG0_ENCCMTRAN_MSK				 (0x00400)
#define PMU_DCDC_CFG0_ENCCMTRAN_POS				 (10)
#define PMU_DCDC_CFG0_ENDSTDBY_MSK				 (0x00800)
#define PMU_DCDC_CFG0_ENDSTDBY_POS				 (11)
#define PMU_DCDC_CFG0_IMIN_MSK					 (0x07000)
#define PMU_DCDC_CFG0_IMIN_POS					 (12)
#define PMU_DCDC_CFG0_DIS_PWM_EN_MSK			 (0x08000)
#define PMU_DCDC_CFG0_DIS_PWM_EN_POS			 (15)
#define PMU_DCDC_CFG0_STDBY_MSK					 (0x10000)
#define PMU_DCDC_CFG0_STDBY_POS					 (16)
#define PMU_DCDC_CFG0_PFM_MSK					 (0x20000)
#define PMU_DCDC_CFG0_PFM_POS					 (17)
#define PMU_DCDC_CFG0_PG_MSK					 (0x40000)
#define PMU_DCDC_CFG0_PG_POS					 (18)
#define PMU_DCDC_CFG0_DISSINK_MSK				 (0x80000)
#define PMU_DCDC_CFG0_DISSINK_POS				 (19)
#define PMU_DCDC_CFG1							 (BASE_ADDRESS_PMU + 0x14)
#define PMU_DCDC_CFG1_TEST_MSK					 (0x0001F)
#define PMU_DCDC_CFG1_TEST_POS					 (0)
#define PMU_DCDC_CFG1_IMAX_MSK					 (0x000E0)
#define PMU_DCDC_CFG1_IMAX_POS					 (5)
#define PMU_DCDC_CFG1_TRIMLC_MSK				 (0x0FF00)
#define PMU_DCDC_CFG1_TRIMLC_POS				 (8)
#define PMU_DCDC_CFG2							 (BASE_ADDRESS_PMU + 0x18)
#define PMU_DCDC_CFG2_FREQSEL_MSK				 (0x00001)
#define PMU_DCDC_CFG2_FREQSEL_POS				 (0)
#define PMU_DCDC_CFG2_SWITCHTIMESEL_MSK			 (0x0000E)
#define PMU_DCDC_CFG2_SWITCHTIMESEL_POS			 (1)
#define PMU_LDO_DIG_CFG							 (BASE_ADDRESS_PMU + 0x1C)
#define PMU_LDO_DIG_CFG_DIS_MSK					 (0x00001)
#define PMU_LDO_DIG_CFG_DIS_POS					 (0)
#define PMU_LDO_DIG_CFG_DISSINK_MSK				 (0x00002)
#define PMU_LDO_DIG_CFG_DISSINK_POS				 (1)
#define PMU_LDO_DIG_CFG_BYPASS_MSK				 (0x00004)
#define PMU_LDO_DIG_CFG_BYPASS_POS				 (2)
#define PMU_LDO_DIG_CFG_DISGATE_MSK				 (0x00008)
#define PMU_LDO_DIG_CFG_DISGATE_POS				 (3)
#define PMU_LDO_DIG_CFG_DI_MSK					 (0x001F0)
#define PMU_LDO_DIG_CFG_DI_POS					 (4)
#define PMU_LDO_DIG_CFG_TEST_MSK				 (0x0F000)
#define PMU_LDO_DIG_CFG_TEST_POS				 (12)
#define PMU_LDO_DIG_CFG_HIZ_MSK					 (0x10000000)
#define PMU_LDO_DIG_CFG_HIZ_POS					 (28)
#define PMU_LDO_DIG_CFG_OVER_MSK				 (0x20000000)
#define PMU_LDO_DIG_CFG_OVER_POS				 (29)
#define PMU_LDO_DIG_CFG_FULL_MSK				 (0x40000000)
#define PMU_LDO_DIG_CFG_FULL_POS				 (30)
#define PMU_LDO_DIG_CFG_PG_MSK					 (0x80000000)
#define PMU_LDO_DIG_CFG_PG_POS					 (31)
#define PMU_LDO_FLASH_CFG						 (BASE_ADDRESS_PMU + 0x20)
#define PMU_LDO_FLASH_CFG_DIS_MSK				 (0x00001)
#define PMU_LDO_FLASH_CFG_DIS_POS				 (0)
#define PMU_LDO_FLASH_CFG_DISSINK_MSK			 (0x00002)
#define PMU_LDO_FLASH_CFG_DISSINK_POS			 (1)
#define PMU_LDO_FLASH_CFG_DI_MSK				 (0x001F0)
#define PMU_LDO_FLASH_CFG_DI_POS				 (4)
#define PMU_LDO_FLASH_CFG_TEST_MSK				 (0x0F000)
#define PMU_LDO_FLASH_CFG_TEST_POS				 (12)
#define PMU_LDO_FLASH_CFG_HIZ_MSK				 (0x10000000)
#define PMU_LDO_FLASH_CFG_HIZ_POS				 (28)
#define PMU_LDO_FLASH_CFG_OVER_MSK				 (0x20000000)
#define PMU_LDO_FLASH_CFG_OVER_POS				 (29)
#define PMU_LDO_FLASH_CFG_FULL_MSK				 (0x40000000)
#define PMU_LDO_FLASH_CFG_FULL_POS				 (30)
#define PMU_LDO_FLASH_CFG_PG_MSK				 (0x80000000)
#define PMU_LDO_FLASH_CFG_PG_POS				 (31)
#define PMU_LDO_XO_CFG							 (BASE_ADDRESS_PMU + 0x24)
#define PMU_LDO_XO_CFG_DIS_MSK					 (0x00001)
#define PMU_LDO_XO_CFG_DIS_POS					 (0)
#define PMU_LDO_XO_CFG_DISSINK_MSK				 (0x00002)
#define PMU_LDO_XO_CFG_DISSINK_POS				 (1)
#define PMU_LDO_XO_CFG_DI_MSK					 (0x001F0)
#define PMU_LDO_XO_CFG_DI_POS					 (4)
#define PMU_LDO_XO_CFG_TEST_MSK					 (0x0F000)
#define PMU_LDO_XO_CFG_TEST_POS					 (12)
#define PMU_LDO_XO_CFG_HIZ_MSK					 (0x10000000)
#define PMU_LDO_XO_CFG_HIZ_POS					 (28)
#define PMU_LDO_XO_CFG_OVER_MSK					 (0x20000000)
#define PMU_LDO_XO_CFG_OVER_POS					 (29)
#define PMU_LDO_XO_CFG_FULL_MSK					 (0x40000000)
#define PMU_LDO_XO_CFG_FULL_POS					 (30)
#define PMU_LDO_XO_CFG_PG_MSK					 (0x80000000)
#define PMU_LDO_XO_CFG_PG_POS					 (31)
#define PMU_LDO_SIM_CFG							 (BASE_ADDRESS_PMU + 0x28)
#define PMU_LDO_SIM_CFG_DIS_MSK					 (0x00001)
#define PMU_LDO_SIM_CFG_DIS_POS					 (0)
#define PMU_LDO_SIM_CFG_DISSINK_MSK				 (0x00002)
#define PMU_LDO_SIM_CFG_DISSINK_POS				 (1)
#define PMU_LDO_SIM_CFG_DI_MSK					 (0x001F0)
#define PMU_LDO_SIM_CFG_DI_POS					 (4)
#define PMU_LDO_SIM_CFG_TEST_MSK				 (0x0F000)
#define PMU_LDO_SIM_CFG_TEST_POS				 (12)
#define PMU_LDO_SIM_CFG_HIZ_MSK					 (0x10000000)
#define PMU_LDO_SIM_CFG_HIZ_POS					 (28)
#define PMU_LDO_SIM_CFG_OVER_MSK				 (0x20000000)
#define PMU_LDO_SIM_CFG_OVER_POS				 (29)
#define PMU_LDO_SIM_CFG_FULL_MSK				 (0x40000000)
#define PMU_LDO_SIM_CFG_FULL_POS				 (30)
#define PMU_LDO_SIM_CFG_PG_MSK					 (0x80000000)
#define PMU_LDO_SIM_CFG_PG_POS					 (31)
#define PMU_LDO_EXTRA_CFG						 (BASE_ADDRESS_PMU + 0x2C)
#define PMU_LDO_EXTRA_CFG_DIS_MSK				 (0x00001)
#define PMU_LDO_EXTRA_CFG_DIS_POS				 (0)
#define PMU_LDO_EXTRA_CFG_DISSINK_MSK			 (0x00002)
#define PMU_LDO_EXTRA_CFG_DISSINK_POS			 (1)
#define PMU_LDO_EXTRA_CFG_DI_MSK				 (0x001F0)
#define PMU_LDO_EXTRA_CFG_DI_POS				 (4)
#define PMU_LDO_EXTRA_CFG_TEST_MSK				 (0x0F000)
#define PMU_LDO_EXTRA_CFG_TEST_POS				 (12)
#define PMU_LDO_EXTRA_CFG_HIZ_MSK				 (0x10000000)
#define PMU_LDO_EXTRA_CFG_HIZ_POS				 (28)
#define PMU_LDO_EXTRA_CFG_OVER_MSK				 (0x20000000)
#define PMU_LDO_EXTRA_CFG_OVER_POS				 (29)
#define PMU_LDO_EXTRA_CFG_FULL_MSK				 (0x40000000)
#define PMU_LDO_EXTRA_CFG_FULL_POS				 (30)
#define PMU_LDO_EXTRA_CFG_PG_MSK				 (0x80000000)
#define PMU_LDO_EXTRA_CFG_PG_POS				 (31)
#define PMU_RTC_CFG								 (BASE_ADDRESS_PMU + 0x30)
#define PMU_RTC_CFG_DIS_MSK						 (0x00001)
#define PMU_RTC_CFG_DIS_POS						 (0)
#define PMU_RTC_CFG_CLKE_MSK					 (0x00002)
#define PMU_RTC_CFG_CLKE_POS					 (1)
#define PMU_RTC_CFG_CKE_MSK						 (0x00004)
#define PMU_RTC_CFG_CKE_POS						 (2)
#define PMU_RTC_CFG_TEST_MSK					 (0x01F00)
#define PMU_RTC_CFG_TEST_POS					 (8)
#define PMU_RTC_CFG_GPR_BUS_MSK					 (0xFF0000)
#define PMU_RTC_CFG_GPR_BUS_POS					 (16)
#define PMU_RTC_CFG_WAKEUP_MSK					 (0x1000000)
#define PMU_RTC_CFG_WAKEUP_POS					 (24)
#define PMU_RTC_CFG_POWERBUTTON_MSK				 (0x2000000)
#define PMU_RTC_CFG_POWERBUTTON_POS				 (25)
#define PMU_RTC_CFG_32K_OK_MSK					 (0x80000000)
#define PMU_RTC_CFG_32K_OK_POS					 (31)
#define PMU_RTC_CMD								 (BASE_ADDRESS_PMU + 0x34)
#define PMU_RTC_CMD_GO_MSK						 (0x00001)
#define PMU_RTC_CMD_GO_POS						 (0)
#define PMU_RTC_CMD_WR_MSK						 (0x00002)
#define PMU_RTC_CMD_WR_POS						 (1)
#define PMU_RTC_CMD_WAIT_FOR_POS_START_MSK		 (0x00004)
#define PMU_RTC_CMD_WAIT_FOR_POS_START_POS		 (2)
#define PMU_RTC_CMD_WAIT_FOR_NEG_START_MSK		 (0x00008)
#define PMU_RTC_CMD_WAIT_FOR_NEG_START_POS		 (3)
#define PMU_RTC_CMD_ADD_CE_MSK					 (0x00010)
#define PMU_RTC_CMD_ADD_CE_POS					 (4)
#define PMU_RTC_CMD_WAIT_FOR_POS_END_MSK		 (0x00020)
#define PMU_RTC_CMD_WAIT_FOR_POS_END_POS		 (5)
#define PMU_RTC_CMD_WAIT_FOR_NEG_END_MSK		 (0x00040)
#define PMU_RTC_CMD_WAIT_FOR_NEG_END_POS		 (6)
#define PMU_RTC_CMD_CE_MSK						 (0x0F000)
#define PMU_RTC_CMD_CE_POS						 (12)
#define PMU_RTC_CMD_HALT_MSK					 (0xF0000)
#define PMU_RTC_CMD_HALT_POS					 (16)
#define PMU_RTC_CMD_RECOVER_MSK					 (0xF00000)
#define PMU_RTC_CMD_RECOVER_POS					 (20)
#define PMU_RTC_CMD_VALID_MSK					 (0x80000000)
#define PMU_RTC_CMD_VALID_POS					 (31)
#define PMU_RTC_CMD_MSB							 (BASE_ADDRESS_PMU + 0x38)
#define PMU_RTC_CMD_MSB_HALT_MSK				 (0x0000F)
#define PMU_RTC_CMD_MSB_HALT_POS				 (0)
#define PMU_RTC_CMD_MSB_RECOVER_MSK				 (0x000F0)
#define PMU_RTC_CMD_MSB_RECOVER_POS				 (4)
#define PMU_RTC_CMD_MSB_VALID_MSK				 (0x08000)
#define PMU_RTC_CMD_MSB_VALID_POS				 (15)
#define PMU_RTC_DATA							 (BASE_ADDRESS_PMU + 0x3C)
#define PMU_RTC_DATA_DATA_MSK					 (0xFFFFFFFF)
#define PMU_RTC_DATA_DATA_POS					 (0)
#define PMU_RTC_DATA_MSB						 (BASE_ADDRESS_PMU + 0x40)
#define PMU_RTC_DATA_MSB_DATA_MSK				 (0x0FFFF)
#define PMU_RTC_DATA_MSB_DATA_POS				 (0)
#define PMU_RTC_IF_CFG							 (BASE_ADDRESS_PMU + 0x44)
#define PMU_RTC_IF_CFG_NUM_OF_CYCLES_MSK		 (0x000FF)
#define PMU_RTC_IF_CFG_NUM_OF_CYCLES_POS		 (0)
#define PMU_RTC_IF_CFG_GUARD_TIME_MSK			 (0x0FF00)
#define PMU_RTC_IF_CFG_GUARD_TIME_POS			 (8)
#define PMU_RTC_IF_CFG_LATCH_TIME_MSK			 (0xFF0000)
#define PMU_RTC_IF_CFG_LATCH_TIME_POS			 (16)
#define PMU_RTC_IF_CFG_NUM_OF_BITS_MSK			 (0x3F000000)
#define PMU_RTC_IF_CFG_NUM_OF_BITS_POS			 (24)
#define PMU_RTC_IF_CFG_SW_CTRL_MSK				 (0x80000000)
#define PMU_RTC_IF_CFG_SW_CTRL_POS				 (31)
#define PMU_RTC_IF_CFG_MSB						 (BASE_ADDRESS_PMU + 0x48)
#define PMU_RTC_IF_CFG_MSB_LATCH_TIME_MSK		 (0x000FF)
#define PMU_RTC_IF_CFG_MSB_LATCH_TIME_POS		 (0)
#define PMU_RTC_IF_CFG_MSB_NUM_OF_BITS_MSK		 (0x03F00)
#define PMU_RTC_IF_CFG_MSB_NUM_OF_BITS_POS		 (8)
#define PMU_RTC_IF_CFG_MSB_SW_CTRL_MSK			 (0x08000)
#define PMU_RTC_IF_CFG_MSB_SW_CTRL_POS			 (15)
#define PMU_RTC_SW_CTRL							 (BASE_ADDRESS_PMU + 0x4C)
#define PMU_RTC_SW_CTRL_CE_MSK					 (0x0000F)
#define PMU_RTC_SW_CTRL_CE_POS					 (0)
#define PMU_RTC_SW_CTRL_C_MSK					 (0x00100)
#define PMU_RTC_SW_CTRL_C_POS					 (8)
#define PMU_RTC_SW_CTRL_WR_MSK					 (0x00200)
#define PMU_RTC_SW_CTRL_WR_POS					 (9)
#define PMU_RTC_SW_CTRL_SI_MSK					 (0x00400)
#define PMU_RTC_SW_CTRL_SI_POS					 (10)
#define PMU_RTC_SW_CTRL_SO_MSK					 (0x80000000)
#define PMU_RTC_SW_CTRL_SO_POS					 (31)
#define PMU_CAUSE								 (BASE_ADDRESS_PMU + 0x50)
#define PMU_CAUSE_DATA_MSK						 (0x03FFF)
#define PMU_CAUSE_DATA_POS						 (0)
#define PMU_STATUS								 (BASE_ADDRESS_PMU + 0x54)
#define PMU_STATUS_DATA_MSK						 (0x03FFF)
#define PMU_STATUS_DATA_POS						 (0)
#define PMU_MASK								 (BASE_ADDRESS_PMU + 0x58)
#define PMU_MASK_DATA_MSK						 (0x03FFF)
#define PMU_MASK_DATA_POS						 (0)
#define PMU_CLEAR								 (BASE_ADDRESS_PMU + 0x5C)
#define PMU_CLEAR_DATA_MSK						 (0x03FFF)
#define PMU_CLEAR_DATA_POS						 (0)
#define PMU_RTC_GPIO							 (BASE_ADDRESS_PMU + 0x60)
#define PMU_RTC_GPIO_GPIO2_MSK					 (0x00008)
#define PMU_RTC_GPIO_GPIO2_POS					 (3)
#define PMU_CR_WRITE_PROTECT					 (BASE_ADDRESS_PMU + 0x7C)
#define PMU_CR_WRITE_PROTECT_DATA_MSK			 (0x0FFFF)
#define PMU_CR_WRITE_PROTECT_DATA_POS			 (0)
#define BASE_ADDRESS_MFV						 0xBC110080
#define MFV_MFV									 (BASE_ADDRESS_MFV + 0x00)
#define MFV_MFV_MFV_STATUS3_MSK					 (0x00008)
#define MFV_MFV_MFV_STATUS3_POS					 (3)
#define MFV_MFV_MFV_STATUS2_MSK					 (0x00004)
#define MFV_MFV_MFV_STATUS2_POS					 (2)
#define MFV_MFV_MFV_STATUS1_MSK					 (0x00002)
#define MFV_MFV_MFV_STATUS1_POS					 (1)
#define MFV_MFV_MFV_STATUS0_MSK					 (0x00001)
#define MFV_MFV_MFV_STATUS0_POS					 (0)
#define BASE_ADDRESS_RF							 0xBC110100
#define RF_RF_CFG								 (BASE_ADDRESS_RF + 0x000)
#define RF_RF_CFG_RF_SPARE_1_MSK				 (0x02000)
#define RF_RF_CFG_RF_SPARE_1_POS				 (13)
#define RF_RF_CFG_RF_SPARE_0_MSK				 (0x01000)
#define RF_RF_CFG_RF_SPARE_0_POS				 (12)
#define RF_RF_CFG_SYNT_LDO_MUX_MSK				 (0x00800)
#define RF_RF_CFG_SYNT_LDO_MUX_POS				 (11)
#define RF_RF_CFG_SYNT_LDO_BYPASS_MSK			 (0x00400)
#define RF_RF_CFG_SYNT_LDO_BYPASS_POS			 (10)
#define RF_RF_CFG_SYNT_LDO_EN_MSK				 (0x00200)
#define RF_RF_CFG_SYNT_LDO_EN_POS				 (9)
#define RF_RF_CFG_RX_LDO_MUX_MSK				 (0x00100)
#define RF_RF_CFG_RX_LDO_MUX_POS				 (8)
#define RF_RF_CFG_RX_LDO_BYPASS_MSK				 (0x00080)
#define RF_RF_CFG_RX_LDO_BYPASS_POS				 (7)
#define RF_RF_CFG_RX_LDO_EN_MSK					 (0x00040)
#define RF_RF_CFG_RX_LDO_EN_POS					 (6)
#define RF_RF_CFG_TX_LDO_MUX_MSK				 (0x00020)
#define RF_RF_CFG_TX_LDO_MUX_POS				 (5)
#define RF_RF_CFG_TX_LDO_BYPASS_MSK				 (0x00010)
#define RF_RF_CFG_TX_LDO_BYPASS_POS				 (4)
#define RF_RF_CFG_TX_LDO_EN_MSK					 (0x00008)
#define RF_RF_CFG_TX_LDO_EN_POS					 (3)
#define RF_RF_CFG_RF_SYNT_MAIN_EN_MSK			 (0x00004)
#define RF_RF_CFG_RF_SYNT_MAIN_EN_POS			 (2)
#define RF_RF_CFG_RF_SYNT_PSM_EN_MSK			 (0x00002)
#define RF_RF_CFG_RF_SYNT_PSM_EN_POS			 (1)
#define RF_XO_CFG								 (BASE_ADDRESS_RF + 0x004)
#define RF_XO_CFG_RFXO_SPARE_0_MSK				 (0x00010)
#define RF_XO_CFG_RFXO_SPARE_0_POS				 (4)
#define RF_XO_CFG_RFXO_PSM_EN_MSK				 (0x00008)
#define RF_XO_CFG_RFXO_PSM_EN_POS				 (3)
#define RF_XO_CFG_RFXO_LDO_MUX_MSK				 (0x00004)
#define RF_XO_CFG_RFXO_LDO_MUX_POS				 (2)
#define RF_XO_CFG_RFXO_LDO_BYPASS_MSK			 (0x00002)
#define RF_XO_CFG_RFXO_LDO_BYPASS_POS			 (1)
#define RF_XO_CFG_RFXO_LDO_EN_MSK				 (0x00001)
#define RF_XO_CFG_RFXO_LDO_EN_POS				 (0)
#define BASE_ADDRESS_GPM_PMG					 0xBC110200
#define GPM_PMG_ISOLATION_EN_REG				 (BASE_ADDRESS_GPM_PMG + 0x0)
#define GPM_PMG_ISOLATION_EN_REG_RF_ISOLATION_MSK (0x00400)
#define GPM_PMG_ISOLATION_EN_REG_RF_ISOLATION_POS (10)
#define GPM_PMG_ISOLATION_EN_REG_RF_TXPOLAR_ISOLATION_MSK (0x00200)
#define GPM_PMG_ISOLATION_EN_REG_RF_TXPOLAR_ISOLATION_POS (9)
#define GPM_PMG_ISOLATION_EN_REG_RF_TX_ISOLATION_MSK (0x00100)
#define GPM_PMG_ISOLATION_EN_REG_RF_TX_ISOLATION_POS (8)
#define GPM_PMG_ISOLATION_EN_REG_RF_RX_ISOLATION_MSK (0x00080)
#define GPM_PMG_ISOLATION_EN_REG_RF_RX_ISOLATION_POS (7)
#define GPM_PMG_ISOLATION_EN_REG_XO_ISOLATION_MSK (0x00040)
#define GPM_PMG_ISOLATION_EN_REG_XO_ISOLATION_POS (6)
#define GPM_PMG_ISOLATION_EN_REG_PMP_ISOLATION_MSK (0x00020)
#define GPM_PMG_ISOLATION_EN_REG_PMP_ISOLATION_POS (5)
#define GPM_PMG_ISOLATION_EN_REG_AUXADC_ISOLATION_MSK (0x00010)
#define GPM_PMG_ISOLATION_EN_REG_AUXADC_ISOLATION_POS (4)
#define GPM_PMG_ISOLATION_EN_REG_GSP_ISOLATION_MSK (0x00004)
#define GPM_PMG_ISOLATION_EN_REG_GSP_ISOLATION_POS (2)
#define GPM_PMG_ISOLATION_EN_REG_IO_SYS_ISOLATION_MSK (0x00002)
#define GPM_PMG_ISOLATION_EN_REG_IO_SYS_ISOLATION_POS (1)
#define GPM_PMG_ISOLATION_EN_REG_MODEM_ISOLATION_MSK (0x00001)
#define GPM_PMG_ISOLATION_EN_REG_MODEM_ISOLATION_POS (0)
#define GPM_PMG_ISOLATION_EN_SET				 (BASE_ADDRESS_GPM_PMG + 0x4)
#define GPM_PMG_ISOLATION_EN_SET_RF_ISOLATION_MSK (0x00400)
#define GPM_PMG_ISOLATION_EN_SET_RF_ISOLATION_POS (10)
#define GPM_PMG_ISOLATION_EN_SET_RF_TXPOLAR_ISOLATION_MSK (0x00200)
#define GPM_PMG_ISOLATION_EN_SET_RF_TXPOLAR_ISOLATION_POS (9)
#define GPM_PMG_ISOLATION_EN_SET_RF_TX_ISOLATION_MSK (0x00100)
#define GPM_PMG_ISOLATION_EN_SET_RF_TX_ISOLATION_POS (8)
#define GPM_PMG_ISOLATION_EN_SET_RF_RX_ISOLATION_MSK (0x00080)
#define GPM_PMG_ISOLATION_EN_SET_RF_RX_ISOLATION_POS (7)
#define GPM_PMG_ISOLATION_EN_SET_XO_ISOLATION_MSK (0x00040)
#define GPM_PMG_ISOLATION_EN_SET_XO_ISOLATION_POS (6)
#define GPM_PMG_ISOLATION_EN_SET_PMP_ISOLATION_MSK (0x00020)
#define GPM_PMG_ISOLATION_EN_SET_PMP_ISOLATION_POS (5)
#define GPM_PMG_ISOLATION_EN_SET_AUXADC_ISOLATION_MSK (0x00010)
#define GPM_PMG_ISOLATION_EN_SET_AUXADC_ISOLATION_POS (4)
#define GPM_PMG_ISOLATION_EN_SET_GSP_ISOLATION_MSK (0x00004)
#define GPM_PMG_ISOLATION_EN_SET_GSP_ISOLATION_POS (2)
#define GPM_PMG_ISOLATION_EN_SET_IO_SYS_ISOLATION_MSK (0x00002)
#define GPM_PMG_ISOLATION_EN_SET_IO_SYS_ISOLATION_POS (1)
#define GPM_PMG_ISOLATION_EN_SET_MODEM_ISOLATION_MSK (0x00001)
#define GPM_PMG_ISOLATION_EN_SET_MODEM_ISOLATION_POS (0)
#define GPM_PMG_ISOLATION_EN_CLR				 (BASE_ADDRESS_GPM_PMG + 0x8)
#define GPM_PMG_ISOLATION_EN_CLR_RF_ISOLATION_MSK (0x00400)
#define GPM_PMG_ISOLATION_EN_CLR_RF_ISOLATION_POS (10)
#define GPM_PMG_ISOLATION_EN_CLR_RF_TXPOLAR_ISOLATION_MSK (0x00200)
#define GPM_PMG_ISOLATION_EN_CLR_RF_TXPOLAR_ISOLATION_POS (9)
#define GPM_PMG_ISOLATION_EN_CLR_RF_TX_ISOLATION_MSK (0x00100)
#define GPM_PMG_ISOLATION_EN_CLR_RF_TX_ISOLATION_POS (8)
#define GPM_PMG_ISOLATION_EN_CLR_RF_RX_ISOLATION_MSK (0x00080)
#define GPM_PMG_ISOLATION_EN_CLR_RF_RX_ISOLATION_POS (7)
#define GPM_PMG_ISOLATION_EN_CLR_XO_ISOLATION_MSK (0x00040)
#define GPM_PMG_ISOLATION_EN_CLR_XO_ISOLATION_POS (6)
#define GPM_PMG_ISOLATION_EN_CLR_PMP_ISOLATION_MSK (0x00020)
#define GPM_PMG_ISOLATION_EN_CLR_PMP_ISOLATION_POS (5)
#define GPM_PMG_ISOLATION_EN_CLR_AUXADC_ISOLATION_MSK (0x00010)
#define GPM_PMG_ISOLATION_EN_CLR_AUXADC_ISOLATION_POS (4)
#define GPM_PMG_ISOLATION_EN_CLR_GSP_ISOLATION_MSK (0x00004)
#define GPM_PMG_ISOLATION_EN_CLR_GSP_ISOLATION_POS (2)
#define GPM_PMG_ISOLATION_EN_CLR_IO_SYS_ISOLATION_MSK (0x00002)
#define GPM_PMG_ISOLATION_EN_CLR_IO_SYS_ISOLATION_POS (1)
#define GPM_PMG_ISOLATION_EN_CLR_MODEM_ISOLATION_MSK (0x00001)
#define GPM_PMG_ISOLATION_EN_CLR_MODEM_ISOLATION_POS (0)
#define GPM_PMG_PWR_EN_REG						 (BASE_ADDRESS_GPM_PMG + 0xC)
#define GPM_PMG_PWR_EN_REG_PWR_ON_10_ACK_AUXADC_MSK (0x2000000)
#define GPM_PMG_PWR_EN_REG_PWR_ON_10_ACK_AUXADC_POS (25)
#define GPM_PMG_PWR_EN_REG_PWR_ON_90_ACK_AUXADC_MSK (0x1000000)
#define GPM_PMG_PWR_EN_REG_PWR_ON_90_ACK_AUXADC_POS (24)
#define GPM_PMG_PWR_EN_REG_PWR_ON_10_ACK_GSP_MSK (0x200000)
#define GPM_PMG_PWR_EN_REG_PWR_ON_10_ACK_GSP_POS (21)
#define GPM_PMG_PWR_EN_REG_PWR_ON_90_ACK_GSP_MSK (0x100000)
#define GPM_PMG_PWR_EN_REG_PWR_ON_90_ACK_GSP_POS (20)
#define GPM_PMG_PWR_EN_REG_PWR_ON_10_ACK_IO_SYS_MSK (0x80000)
#define GPM_PMG_PWR_EN_REG_PWR_ON_10_ACK_IO_SYS_POS (19)
#define GPM_PMG_PWR_EN_REG_PWR_ON_90_ACK_IO_SYS_MSK (0x40000)
#define GPM_PMG_PWR_EN_REG_PWR_ON_90_ACK_IO_SYS_POS (18)
#define GPM_PMG_PWR_EN_REG_PWR_ON_10_ACK_MODEM_MSK (0x20000)
#define GPM_PMG_PWR_EN_REG_PWR_ON_10_ACK_MODEM_POS (17)
#define GPM_PMG_PWR_EN_REG_PWR_ON_90_ACK_MODEM_MSK (0x10000)
#define GPM_PMG_PWR_EN_REG_PWR_ON_90_ACK_MODEM_POS (16)
#define GPM_PMG_PWR_EN_REG_PMG_LAST_STATE_OPERATE_MSK (0x08000)
#define GPM_PMG_PWR_EN_REG_PMG_LAST_STATE_OPERATE_POS (15)
#define GPM_PMG_PWR_EN_REG_AUXADC_PWR_ON10_MSK	 (0x00200)
#define GPM_PMG_PWR_EN_REG_AUXADC_PWR_ON10_POS	 (9)
#define GPM_PMG_PWR_EN_REG_AUXADC_PWR_ON90_MSK	 (0x00100)
#define GPM_PMG_PWR_EN_REG_AUXADC_PWR_ON90_POS	 (8)
#define GPM_PMG_PWR_EN_REG_GSP_PWR_ON10_MSK		 (0x00020)
#define GPM_PMG_PWR_EN_REG_GSP_PWR_ON10_POS		 (5)
#define GPM_PMG_PWR_EN_REG_GSP_PWR_ON90_MSK		 (0x00010)
#define GPM_PMG_PWR_EN_REG_GSP_PWR_ON90_POS		 (4)
#define GPM_PMG_PWR_EN_REG_IO_SYS_PWR_ON10_MSK	 (0x00008)
#define GPM_PMG_PWR_EN_REG_IO_SYS_PWR_ON10_POS	 (3)
#define GPM_PMG_PWR_EN_REG_IO_SYS_PWR_ON90_MSK	 (0x00004)
#define GPM_PMG_PWR_EN_REG_IO_SYS_PWR_ON90_POS	 (2)
#define GPM_PMG_PWR_EN_REG_MODEM_PWR_ON10_MSK	 (0x00002)
#define GPM_PMG_PWR_EN_REG_MODEM_PWR_ON10_POS	 (1)
#define GPM_PMG_PWR_EN_REG_MODEM_PWR_ON90_MSK	 (0x00001)
#define GPM_PMG_PWR_EN_REG_MODEM_PWR_ON90_POS	 (0)
#define GPM_PMG_PWR_EN_SET						 (BASE_ADDRESS_GPM_PMG + 0x10)
#define GPM_PMG_PWR_EN_SET_PWR_ON_10_ACK_AUXADC_MSK (0x2000000)
#define GPM_PMG_PWR_EN_SET_PWR_ON_10_ACK_AUXADC_POS (25)
#define GPM_PMG_PWR_EN_SET_PWR_ON_90_ACK_AUXADC_MSK (0x1000000)
#define GPM_PMG_PWR_EN_SET_PWR_ON_90_ACK_AUXADC_POS (24)
#define GPM_PMG_PWR_EN_SET_PWR_ON_10_ACK_GSP_MSK (0x200000)
#define GPM_PMG_PWR_EN_SET_PWR_ON_10_ACK_GSP_POS (21)
#define GPM_PMG_PWR_EN_SET_PWR_ON_90_ACK_GSP_MSK (0x100000)
#define GPM_PMG_PWR_EN_SET_PWR_ON_90_ACK_GSP_POS (20)
#define GPM_PMG_PWR_EN_SET_PWR_ON_10_ACK_IO_SYS_MSK (0x80000)
#define GPM_PMG_PWR_EN_SET_PWR_ON_10_ACK_IO_SYS_POS (19)
#define GPM_PMG_PWR_EN_SET_PWR_ON_90_ACK_IO_SYS_MSK (0x40000)
#define GPM_PMG_PWR_EN_SET_PWR_ON_90_ACK_IO_SYS_POS (18)
#define GPM_PMG_PWR_EN_SET_PWR_ON_10_ACK_MODEM_MSK (0x20000)
#define GPM_PMG_PWR_EN_SET_PWR_ON_10_ACK_MODEM_POS (17)
#define GPM_PMG_PWR_EN_SET_PWR_ON_90_ACK_MODEM_MSK (0x10000)
#define GPM_PMG_PWR_EN_SET_PWR_ON_90_ACK_MODEM_POS (16)
#define GPM_PMG_PWR_EN_SET_PMG_LAST_STATE_OPERATE_MSK (0x08000)
#define GPM_PMG_PWR_EN_SET_PMG_LAST_STATE_OPERATE_POS (15)
#define GPM_PMG_PWR_EN_SET_AUXADC_PWR_ON10_MSK	 (0x00200)
#define GPM_PMG_PWR_EN_SET_AUXADC_PWR_ON10_POS	 (9)
#define GPM_PMG_PWR_EN_SET_AUXADC_PWR_ON90_MSK	 (0x00100)
#define GPM_PMG_PWR_EN_SET_AUXADC_PWR_ON90_POS	 (8)
#define GPM_PMG_PWR_EN_SET_GSP_PWR_ON10_MSK		 (0x00020)
#define GPM_PMG_PWR_EN_SET_GSP_PWR_ON10_POS		 (5)
#define GPM_PMG_PWR_EN_SET_GSP_PWR_ON90_MSK		 (0x00010)
#define GPM_PMG_PWR_EN_SET_GSP_PWR_ON90_POS		 (4)
#define GPM_PMG_PWR_EN_SET_IO_SYS_PWR_ON10_MSK	 (0x00008)
#define GPM_PMG_PWR_EN_SET_IO_SYS_PWR_ON10_POS	 (3)
#define GPM_PMG_PWR_EN_SET_IO_SYS_PWR_ON90_MSK	 (0x00004)
#define GPM_PMG_PWR_EN_SET_IO_SYS_PWR_ON90_POS	 (2)
#define GPM_PMG_PWR_EN_SET_MODEM_PWR_ON10_MSK	 (0x00002)
#define GPM_PMG_PWR_EN_SET_MODEM_PWR_ON10_POS	 (1)
#define GPM_PMG_PWR_EN_SET_MODEM_PWR_ON90_MSK	 (0x00001)
#define GPM_PMG_PWR_EN_SET_MODEM_PWR_ON90_POS	 (0)
#define GPM_PMG_PWR_EN_CLR						 (BASE_ADDRESS_GPM_PMG + 0x14)
#define GPM_PMG_PWR_EN_CLR_PWR_ON_10_ACK_AUXADC_MSK (0x2000000)
#define GPM_PMG_PWR_EN_CLR_PWR_ON_10_ACK_AUXADC_POS (25)
#define GPM_PMG_PWR_EN_CLR_PWR_ON_90_ACK_AUXADC_MSK (0x1000000)
#define GPM_PMG_PWR_EN_CLR_PWR_ON_90_ACK_AUXADC_POS (24)
#define GPM_PMG_PWR_EN_CLR_PWR_ON_10_ACK_GSP_MSK (0x200000)
#define GPM_PMG_PWR_EN_CLR_PWR_ON_10_ACK_GSP_POS (21)
#define GPM_PMG_PWR_EN_CLR_PWR_ON_90_ACK_GSP_MSK (0x100000)
#define GPM_PMG_PWR_EN_CLR_PWR_ON_90_ACK_GSP_POS (20)
#define GPM_PMG_PWR_EN_CLR_PWR_ON_10_ACK_IO_SYS_MSK (0x80000)
#define GPM_PMG_PWR_EN_CLR_PWR_ON_10_ACK_IO_SYS_POS (19)
#define GPM_PMG_PWR_EN_CLR_PWR_ON_90_ACK_IO_SYS_MSK (0x40000)
#define GPM_PMG_PWR_EN_CLR_PWR_ON_90_ACK_IO_SYS_POS (18)
#define GPM_PMG_PWR_EN_CLR_PWR_ON_10_ACK_MODEM_MSK (0x20000)
#define GPM_PMG_PWR_EN_CLR_PWR_ON_10_ACK_MODEM_POS (17)
#define GPM_PMG_PWR_EN_CLR_PWR_ON_90_ACK_MODEM_MSK (0x10000)
#define GPM_PMG_PWR_EN_CLR_PWR_ON_90_ACK_MODEM_POS (16)
#define GPM_PMG_PWR_EN_CLR_PMG_LAST_STATE_OPERATE_MSK (0x08000)
#define GPM_PMG_PWR_EN_CLR_PMG_LAST_STATE_OPERATE_POS (15)
#define GPM_PMG_PWR_EN_CLR_AUXADC_PWR_ON10_MSK	 (0x00200)
#define GPM_PMG_PWR_EN_CLR_AUXADC_PWR_ON10_POS	 (9)
#define GPM_PMG_PWR_EN_CLR_AUXADC_PWR_ON90_MSK	 (0x00100)
#define GPM_PMG_PWR_EN_CLR_AUXADC_PWR_ON90_POS	 (8)
#define GPM_PMG_PWR_EN_CLR_GSP_PWR_ON10_MSK		 (0x00020)
#define GPM_PMG_PWR_EN_CLR_GSP_PWR_ON10_POS		 (5)
#define GPM_PMG_PWR_EN_CLR_GSP_PWR_ON90_MSK		 (0x00010)
#define GPM_PMG_PWR_EN_CLR_GSP_PWR_ON90_POS		 (4)
#define GPM_PMG_PWR_EN_CLR_IO_SYS_PWR_ON10_MSK	 (0x00008)
#define GPM_PMG_PWR_EN_CLR_IO_SYS_PWR_ON10_POS	 (3)
#define GPM_PMG_PWR_EN_CLR_IO_SYS_PWR_ON90_MSK	 (0x00004)
#define GPM_PMG_PWR_EN_CLR_IO_SYS_PWR_ON90_POS	 (2)
#define GPM_PMG_PWR_EN_CLR_MODEM_PWR_ON10_MSK	 (0x00002)
#define GPM_PMG_PWR_EN_CLR_MODEM_PWR_ON10_POS	 (1)
#define GPM_PMG_PWR_EN_CLR_MODEM_PWR_ON90_MSK	 (0x00001)
#define GPM_PMG_PWR_EN_CLR_MODEM_PWR_ON90_POS	 (0)
#define GPM_PMG_PWR_FLOW0_REG					 (BASE_ADDRESS_GPM_PMG + 0x20)
#define GPM_PMG_PWR_FLOW0_REG_PMP_CLK_DIS_MSK	 (0x08000)
#define GPM_PMG_PWR_FLOW0_REG_PMP_CLK_DIS_POS	 (15)
#define GPM_PMG_PWR_FLOW0_REG_MODEM_CLK_DIS_MSK	 (0x04000)
#define GPM_PMG_PWR_FLOW0_REG_MODEM_CLK_DIS_POS	 (14)
#define GPM_PMG_PWR_FLOW0_REG_GSP_CLK_DIS_MSK	 (0x02000)
#define GPM_PMG_PWR_FLOW0_REG_GSP_CLK_DIS_POS	 (13)
#define GPM_PMG_PWR_FLOW0_REG_IO_SYS_CLK_DIS_MSK (0x01000)
#define GPM_PMG_PWR_FLOW0_REG_IO_SYS_CLK_DIS_POS (12)
#define GPM_PMG_PWR_FLOW0_REG_BIST_TCK_EXT_DIS_MSK (0x00800)
#define GPM_PMG_PWR_FLOW0_REG_BIST_TCK_EXT_DIS_POS (11)
#define GPM_PMG_PWR_FLOW0_REG_MCU_CLK_DIS_MSK	 (0x00400)
#define GPM_PMG_PWR_FLOW0_REG_MCU_CLK_DIS_POS	 (10)
#define GPM_PMG_PWR_FLOW0_REG_PMP_REFCLK_CLK_DIS_MSK (0x00200)
#define GPM_PMG_PWR_FLOW0_REG_PMP_REFCLK_CLK_DIS_POS (9)
#define GPM_PMG_PWR_FLOW0_REG_ROOT_CLK_GATE_MODEM_MSK (0x00010)
#define GPM_PMG_PWR_FLOW0_REG_ROOT_CLK_GATE_MODEM_POS (4)
#define GPM_PMG_PWR_FLOW0_REG_ROOT_CLK_GATE_PMP_MSK (0x00008)
#define GPM_PMG_PWR_FLOW0_REG_ROOT_CLK_GATE_PMP_POS (3)
#define GPM_PMG_PWR_FLOW0_REG_ROOT_CLK_GATE_MODEM_PCLK_MSK (0x00004)
#define GPM_PMG_PWR_FLOW0_REG_ROOT_CLK_GATE_MODEM_PCLK_POS (2)
#define GPM_PMG_PWR_FLOW0_REG_ROOT_CLK_GATE_MODEM_PHYCLK_MSK (0x00002)
#define GPM_PMG_PWR_FLOW0_REG_ROOT_CLK_GATE_MODEM_PHYCLK_POS (1)
#define GPM_PMG_PWR_FLOW0_SET					 (BASE_ADDRESS_GPM_PMG + 0x24)
#define GPM_PMG_PWR_FLOW0_SET_PMP_CLK_DIS_MSK	 (0x08000)
#define GPM_PMG_PWR_FLOW0_SET_PMP_CLK_DIS_POS	 (15)
#define GPM_PMG_PWR_FLOW0_SET_MODEM_CLK_DIS_MSK	 (0x04000)
#define GPM_PMG_PWR_FLOW0_SET_MODEM_CLK_DIS_POS	 (14)
#define GPM_PMG_PWR_FLOW0_SET_GSP_CLK_DIS_MSK	 (0x02000)
#define GPM_PMG_PWR_FLOW0_SET_GSP_CLK_DIS_POS	 (13)
#define GPM_PMG_PWR_FLOW0_SET_IO_SYS_CLK_DIS_MSK (0x01000)
#define GPM_PMG_PWR_FLOW0_SET_IO_SYS_CLK_DIS_POS (12)
#define GPM_PMG_PWR_FLOW0_SET_BIST_TCK_EXT_DIS_MSK (0x00800)
#define GPM_PMG_PWR_FLOW0_SET_BIST_TCK_EXT_DIS_POS (11)
#define GPM_PMG_PWR_FLOW0_SET_MCU_CLK_DIS_MSK	 (0x00400)
#define GPM_PMG_PWR_FLOW0_SET_MCU_CLK_DIS_POS	 (10)
#define GPM_PMG_PWR_FLOW0_SET_PMP_REFCLK_CLK_DIS_MSK (0x00200)
#define GPM_PMG_PWR_FLOW0_SET_PMP_REFCLK_CLK_DIS_POS (9)
#define GPM_PMG_PWR_FLOW0_SET_ROOT_CLK_GATE_MODEM_MSK (0x00010)
#define GPM_PMG_PWR_FLOW0_SET_ROOT_CLK_GATE_MODEM_POS (4)
#define GPM_PMG_PWR_FLOW0_SET_ROOT_CLK_GATE_PMP_MSK (0x00008)
#define GPM_PMG_PWR_FLOW0_SET_ROOT_CLK_GATE_PMP_POS (3)
#define GPM_PMG_PWR_FLOW0_SET_ROOT_CLK_GATE_MODEM_PCLK_MSK (0x00004)
#define GPM_PMG_PWR_FLOW0_SET_ROOT_CLK_GATE_MODEM_PCLK_POS (2)
#define GPM_PMG_PWR_FLOW0_SET_ROOT_CLK_GATE_MODEM_PHYCLK_MSK (0x00002)
#define GPM_PMG_PWR_FLOW0_SET_ROOT_CLK_GATE_MODEM_PHYCLK_POS (1)
#define GPM_PMG_PWR_FLOW0_CLR					 (BASE_ADDRESS_GPM_PMG + 0x28)
#define GPM_PMG_PWR_FLOW0_CLR_PMP_CLK_DIS_MSK	 (0x08000)
#define GPM_PMG_PWR_FLOW0_CLR_PMP_CLK_DIS_POS	 (15)
#define GPM_PMG_PWR_FLOW0_CLR_MODEM_CLK_DIS_MSK	 (0x04000)
#define GPM_PMG_PWR_FLOW0_CLR_MODEM_CLK_DIS_POS	 (14)
#define GPM_PMG_PWR_FLOW0_CLR_GSP_CLK_DIS_MSK	 (0x02000)
#define GPM_PMG_PWR_FLOW0_CLR_GSP_CLK_DIS_POS	 (13)
#define GPM_PMG_PWR_FLOW0_CLR_IO_SYS_CLK_DIS_MSK (0x01000)
#define GPM_PMG_PWR_FLOW0_CLR_IO_SYS_CLK_DIS_POS (12)
#define GPM_PMG_PWR_FLOW0_CLR_BIST_TCK_EXT_DIS_MSK (0x00800)
#define GPM_PMG_PWR_FLOW0_CLR_BIST_TCK_EXT_DIS_POS (11)
#define GPM_PMG_PWR_FLOW0_CLR_MCU_CLK_DIS_MSK	 (0x00400)
#define GPM_PMG_PWR_FLOW0_CLR_MCU_CLK_DIS_POS	 (10)
#define GPM_PMG_PWR_FLOW0_CLR_PMP_REFCLK_CLK_DIS_MSK (0x00200)
#define GPM_PMG_PWR_FLOW0_CLR_PMP_REFCLK_CLK_DIS_POS (9)
#define GPM_PMG_PWR_FLOW0_CLR_ROOT_CLK_GATE_MODEM_MSK (0x00010)
#define GPM_PMG_PWR_FLOW0_CLR_ROOT_CLK_GATE_MODEM_POS (4)
#define GPM_PMG_PWR_FLOW0_CLR_ROOT_CLK_GATE_PMP_MSK (0x00008)
#define GPM_PMG_PWR_FLOW0_CLR_ROOT_CLK_GATE_PMP_POS (3)
#define GPM_PMG_PWR_FLOW0_CLR_ROOT_CLK_GATE_MODEM_PCLK_MSK (0x00004)
#define GPM_PMG_PWR_FLOW0_CLR_ROOT_CLK_GATE_MODEM_PCLK_POS (2)
#define GPM_PMG_PWR_FLOW0_CLR_ROOT_CLK_GATE_MODEM_PHYCLK_MSK (0x00002)
#define GPM_PMG_PWR_FLOW0_CLR_ROOT_CLK_GATE_MODEM_PHYCLK_POS (1)
#define GPM_PMG_PMG_LAST_STEP_REG				 (BASE_ADDRESS_GPM_PMG + 0x2C)
#define GPM_PMG_PMG_LAST_STEP_REG_CLKE_MSK		 (0x08000)
#define GPM_PMG_PMG_LAST_STEP_REG_CLKE_POS		 (15)
#define GPM_PMG_PMG_LAST_STEP_REG_DIDCDC_MSK	 (0x07F00)
#define GPM_PMG_PMG_LAST_STEP_REG_DIDCDC_POS	 (8)
#define GPM_PMG_PMG_LAST_STEP_REG_CKE_MSK		 (0x00080)
#define GPM_PMG_PMG_LAST_STEP_REG_CKE_POS		 (7)
#define GPM_PMG_PMG_LAST_STEP_REG_DIGPM_MSK		 (0x0007C)
#define GPM_PMG_PMG_LAST_STEP_REG_DIGPM_POS		 (2)
#define GPM_PMG_PMG_LAST_STEP_REG_GPM_MEM_LOW_POWER_MSK (0x00002)
#define GPM_PMG_PMG_LAST_STEP_REG_GPM_MEM_LOW_POWER_POS (1)
#define GPM_PMG_PMG_LAST_STEP_REG_ENLOWPOWER_MSK (0x00001)
#define GPM_PMG_PMG_LAST_STEP_REG_ENLOWPOWER_POS (0)
#define GPM_PMG_PMG_LAST_STEP_REG2				 (BASE_ADDRESS_GPM_PMG + 0x30)
#define GPM_PMG_PMG_LAST_STEP_REG2_GPM_MEM_LOW_POWER_RET2_MSK (0x00040)
#define GPM_PMG_PMG_LAST_STEP_REG2_GPM_MEM_LOW_POWER_RET2_POS (6)
#define GPM_PMG_PMG_LAST_STEP_REG2_GPM_MEM_LOW_POWER_RET1_MSK (0x00020)
#define GPM_PMG_PMG_LAST_STEP_REG2_GPM_MEM_LOW_POWER_RET1_POS (5)
#define GPM_PMG_PMG_LAST_STEP_REG2_DIDIG_MSK	 (0x0001F)
#define GPM_PMG_PMG_LAST_STEP_REG2_DIDIG_POS	 (0)
#define GPM_PMG_PWR_FLOW1_REG					 (BASE_ADDRESS_GPM_PMG + 0x34)
#define GPM_PMG_PWR_FLOW1_REG_GSP_MEM_LOW_POWER_MSK (0x00800)
#define GPM_PMG_PWR_FLOW1_REG_GSP_MEM_LOW_POWER_POS (11)
#define GPM_PMG_PWR_FLOW1_REG_PMP_MEM_LOW_POWER_MSK (0x00400)
#define GPM_PMG_PWR_FLOW1_REG_PMP_MEM_LOW_POWER_POS (10)
#define GPM_PMG_PWR_FLOW1_REG_MODEM_MEM_LOW_POWER_MSK (0x00200)
#define GPM_PMG_PWR_FLOW1_REG_MODEM_MEM_LOW_POWER_POS (9)
#define GPM_PMG_PWR_FLOW1_REG_GPM_MEM_LOW_POWER_MSK (0x00100)
#define GPM_PMG_PWR_FLOW1_REG_GPM_MEM_LOW_POWER_POS (8)
#define GPM_PMG_PWR_FLOW1_REG_GSP_MEM_LOW_POWER_RET1_MSK (0x00080)
#define GPM_PMG_PWR_FLOW1_REG_GSP_MEM_LOW_POWER_RET1_POS (7)
#define GPM_PMG_PWR_FLOW1_REG_GSP_MEM_LOW_POWER_RET2_MSK (0x00040)
#define GPM_PMG_PWR_FLOW1_REG_GSP_MEM_LOW_POWER_RET2_POS (6)
#define GPM_PMG_PWR_FLOW1_REG_GPM_MEM_LOW_POWER_RET1_MSK (0x00020)
#define GPM_PMG_PWR_FLOW1_REG_GPM_MEM_LOW_POWER_RET1_POS (5)
#define GPM_PMG_PWR_FLOW1_REG_GPM_MEM_LOW_POWER_RET2_MSK (0x00010)
#define GPM_PMG_PWR_FLOW1_REG_GPM_MEM_LOW_POWER_RET2_POS (4)
#define GPM_PMG_PWR_FLOW1_REG_PMP_MEM_LOW_POWER_RET1_MSK (0x00008)
#define GPM_PMG_PWR_FLOW1_REG_PMP_MEM_LOW_POWER_RET1_POS (3)
#define GPM_PMG_PWR_FLOW1_REG_PMP_MEM_LOW_POWER_RET2_MSK (0x00004)
#define GPM_PMG_PWR_FLOW1_REG_PMP_MEM_LOW_POWER_RET2_POS (2)
#define GPM_PMG_PWR_FLOW1_REG_MODEM_MEM_LOW_POWER_RET1_MSK (0x00002)
#define GPM_PMG_PWR_FLOW1_REG_MODEM_MEM_LOW_POWER_RET1_POS (1)
#define GPM_PMG_PWR_FLOW1_REG_MODEM_MEM_LOW_POWER_RET2_MSK (0x00001)
#define GPM_PMG_PWR_FLOW1_REG_MODEM_MEM_LOW_POWER_RET2_POS (0)
#define GPM_PMG_PWR_FLOW1_SET					 (BASE_ADDRESS_GPM_PMG + 0x38)
#define GPM_PMG_PWR_FLOW1_SET_GSP_MEM_LOW_POWER_MSK (0x00800)
#define GPM_PMG_PWR_FLOW1_SET_GSP_MEM_LOW_POWER_POS (11)
#define GPM_PMG_PWR_FLOW1_SET_PMP_MEM_LOW_POWER_MSK (0x00400)
#define GPM_PMG_PWR_FLOW1_SET_PMP_MEM_LOW_POWER_POS (10)
#define GPM_PMG_PWR_FLOW1_SET_MODEM_MEM_LOW_POWER_MSK (0x00200)
#define GPM_PMG_PWR_FLOW1_SET_MODEM_MEM_LOW_POWER_POS (9)
#define GPM_PMG_PWR_FLOW1_SET_GPM_MEM_LOW_POWER_MSK (0x00100)
#define GPM_PMG_PWR_FLOW1_SET_GPM_MEM_LOW_POWER_POS (8)
#define GPM_PMG_PWR_FLOW1_SET_GSP_MEM_LOW_POWER_RET1_MSK (0x00080)
#define GPM_PMG_PWR_FLOW1_SET_GSP_MEM_LOW_POWER_RET1_POS (7)
#define GPM_PMG_PWR_FLOW1_SET_GSP_MEM_LOW_POWER_RET2_MSK (0x00040)
#define GPM_PMG_PWR_FLOW1_SET_GSP_MEM_LOW_POWER_RET2_POS (6)
#define GPM_PMG_PWR_FLOW1_SET_GPM_MEM_LOW_POWER_RET1_MSK (0x00020)
#define GPM_PMG_PWR_FLOW1_SET_GPM_MEM_LOW_POWER_RET1_POS (5)
#define GPM_PMG_PWR_FLOW1_SET_GPM_MEM_LOW_POWER_RET2_MSK (0x00010)
#define GPM_PMG_PWR_FLOW1_SET_GPM_MEM_LOW_POWER_RET2_POS (4)
#define GPM_PMG_PWR_FLOW1_SET_PMP_MEM_LOW_POWER_RET1_MSK (0x00008)
#define GPM_PMG_PWR_FLOW1_SET_PMP_MEM_LOW_POWER_RET1_POS (3)
#define GPM_PMG_PWR_FLOW1_SET_PMP_MEM_LOW_POWER_RET2_MSK (0x00004)
#define GPM_PMG_PWR_FLOW1_SET_PMP_MEM_LOW_POWER_RET2_POS (2)
#define GPM_PMG_PWR_FLOW1_SET_MODEM_MEM_LOW_POWER_RET1_MSK (0x00002)
#define GPM_PMG_PWR_FLOW1_SET_MODEM_MEM_LOW_POWER_RET1_POS (1)
#define GPM_PMG_PWR_FLOW1_SET_MODEM_MEM_LOW_POWER_RET2_MSK (0x00001)
#define GPM_PMG_PWR_FLOW1_SET_MODEM_MEM_LOW_POWER_RET2_POS (0)
#define GPM_PMG_PWR_FLOW1_CLR					 (BASE_ADDRESS_GPM_PMG + 0x3C)
#define GPM_PMG_PWR_FLOW1_CLR_GSP_MEM_LOW_POWER_MSK (0x00800)
#define GPM_PMG_PWR_FLOW1_CLR_GSP_MEM_LOW_POWER_POS (11)
#define GPM_PMG_PWR_FLOW1_CLR_PMP_MEM_LOW_POWER_MSK (0x00400)
#define GPM_PMG_PWR_FLOW1_CLR_PMP_MEM_LOW_POWER_POS (10)
#define GPM_PMG_PWR_FLOW1_CLR_MODEM_MEM_LOW_POWER_MSK (0x00200)
#define GPM_PMG_PWR_FLOW1_CLR_MODEM_MEM_LOW_POWER_POS (9)
#define GPM_PMG_PWR_FLOW1_CLR_GPM_MEM_LOW_POWER_MSK (0x00100)
#define GPM_PMG_PWR_FLOW1_CLR_GPM_MEM_LOW_POWER_POS (8)
#define GPM_PMG_PWR_FLOW1_CLR_GSP_MEM_LOW_POWER_RET1_MSK (0x00080)
#define GPM_PMG_PWR_FLOW1_CLR_GSP_MEM_LOW_POWER_RET1_POS (7)
#define GPM_PMG_PWR_FLOW1_CLR_GSP_MEM_LOW_POWER_RET2_MSK (0x00040)
#define GPM_PMG_PWR_FLOW1_CLR_GSP_MEM_LOW_POWER_RET2_POS (6)
#define GPM_PMG_PWR_FLOW1_CLR_GPM_MEM_LOW_POWER_RET1_MSK (0x00020)
#define GPM_PMG_PWR_FLOW1_CLR_GPM_MEM_LOW_POWER_RET1_POS (5)
#define GPM_PMG_PWR_FLOW1_CLR_GPM_MEM_LOW_POWER_RET2_MSK (0x00010)
#define GPM_PMG_PWR_FLOW1_CLR_GPM_MEM_LOW_POWER_RET2_POS (4)
#define GPM_PMG_PWR_FLOW1_CLR_PMP_MEM_LOW_POWER_RET1_MSK (0x00008)
#define GPM_PMG_PWR_FLOW1_CLR_PMP_MEM_LOW_POWER_RET1_POS (3)
#define GPM_PMG_PWR_FLOW1_CLR_PMP_MEM_LOW_POWER_RET2_MSK (0x00004)
#define GPM_PMG_PWR_FLOW1_CLR_PMP_MEM_LOW_POWER_RET2_POS (2)
#define GPM_PMG_PWR_FLOW1_CLR_MODEM_MEM_LOW_POWER_RET1_MSK (0x00002)
#define GPM_PMG_PWR_FLOW1_CLR_MODEM_MEM_LOW_POWER_RET1_POS (1)
#define GPM_PMG_PWR_FLOW1_CLR_MODEM_MEM_LOW_POWER_RET2_MSK (0x00001)
#define GPM_PMG_PWR_FLOW1_CLR_MODEM_MEM_LOW_POWER_RET2_POS (0)
#define GPM_PMG_PMG_SSX_PMP_CFG					 (BASE_ADDRESS_GPM_PMG + 0x40)
#define GPM_PMG_PMG_SSX_PMP_CFG_REG_SSX_MCU_IN_POWER_DOWN_MSK (0x04000)
#define GPM_PMG_PMG_SSX_PMP_CFG_REG_SSX_MCU_IN_POWER_DOWN_POS (14)
#define GPM_PMG_PMG_SSX_PMP_CFG_REG_SSX_CTRL_IN_POWER_DOWN_MSK (0x02000)
#define GPM_PMG_PMG_SSX_PMP_CFG_REG_SSX_CTRL_IN_POWER_DOWN_POS (13)
#define GPM_PMG_PMG_SSX_PMP_CFG_KEEP_SSX_PMP_UP_ON_PROC_EN_MSK (0x01000)
#define GPM_PMG_PMG_SSX_PMP_CFG_KEEP_SSX_PMP_UP_ON_PROC_EN_POS (12)
#define GPM_PMG_PMG_SSX_PMP_CFG_GRF_SONICS_CLK_PMP_CNT_TARGET_MSK (0x003FF)
#define GPM_PMG_PMG_SSX_PMP_CFG_GRF_SONICS_CLK_PMP_CNT_TARGET_POS (0)
#define GPM_PMG_1V8_SWITCH						 (BASE_ADDRESS_GPM_PMG + 0x44)
#define GPM_PMG_1V8_SWITCH_EN_MSK				 (0x00001)
#define GPM_PMG_1V8_SWITCH_EN_POS				 (0)
#define GPM_PMG_1V8_SWITCH_AUXADC				 (BASE_ADDRESS_GPM_PMG + 0x48)
#define GPM_PMG_1V8_SWITCH_AUXADC_EN_MSK		 (0x00001)
#define GPM_PMG_1V8_SWITCH_AUXADC_EN_POS		 (0)
#define GPM_PMG_PMG_ISOLATION_EN_RET0_REG		 (BASE_ADDRESS_GPM_PMG + 0x50)
#define GPM_PMG_PMG_ISOLATION_EN_RET0_REG_RET_MEM15_ISOLATION_MSK (0x08000)
#define GPM_PMG_PMG_ISOLATION_EN_RET0_REG_RET_MEM15_ISOLATION_POS (15)
#define GPM_PMG_PMG_ISOLATION_EN_RET0_REG_RET_MEM14_ISOLATION_MSK (0x04000)
#define GPM_PMG_PMG_ISOLATION_EN_RET0_REG_RET_MEM14_ISOLATION_POS (14)
#define GPM_PMG_PMG_ISOLATION_EN_RET0_REG_RET_MEM13_ISOLATION_MSK (0x02000)
#define GPM_PMG_PMG_ISOLATION_EN_RET0_REG_RET_MEM13_ISOLATION_POS (13)
#define GPM_PMG_PMG_ISOLATION_EN_RET0_REG_RET_MEM12_ISOLATION_MSK (0x01000)
#define GPM_PMG_PMG_ISOLATION_EN_RET0_REG_RET_MEM12_ISOLATION_POS (12)
#define GPM_PMG_PMG_ISOLATION_EN_RET0_REG_RET_MEM11_ISOLATION_MSK (0x00800)
#define GPM_PMG_PMG_ISOLATION_EN_RET0_REG_RET_MEM11_ISOLATION_POS (11)
#define GPM_PMG_PMG_ISOLATION_EN_RET0_REG_RET_MEM10_ISOLATION_MSK (0x00400)
#define GPM_PMG_PMG_ISOLATION_EN_RET0_REG_RET_MEM10_ISOLATION_POS (10)
#define GPM_PMG_PMG_ISOLATION_EN_RET0_REG_RET_MEM9_ISOLATION_MSK (0x00200)
#define GPM_PMG_PMG_ISOLATION_EN_RET0_REG_RET_MEM9_ISOLATION_POS (9)
#define GPM_PMG_PMG_ISOLATION_EN_RET0_REG_RET_MEM8_ISOLATION_MSK (0x00100)
#define GPM_PMG_PMG_ISOLATION_EN_RET0_REG_RET_MEM8_ISOLATION_POS (8)
#define GPM_PMG_PMG_ISOLATION_EN_RET0_REG_RET_MEM7_ISOLATION_MSK (0x00080)
#define GPM_PMG_PMG_ISOLATION_EN_RET0_REG_RET_MEM7_ISOLATION_POS (7)
#define GPM_PMG_PMG_ISOLATION_EN_RET0_REG_RET_MEM6_ISOLATION_MSK (0x00040)
#define GPM_PMG_PMG_ISOLATION_EN_RET0_REG_RET_MEM6_ISOLATION_POS (6)
#define GPM_PMG_PMG_ISOLATION_EN_RET0_REG_RET_MEM5_ISOLATION_MSK (0x00020)
#define GPM_PMG_PMG_ISOLATION_EN_RET0_REG_RET_MEM5_ISOLATION_POS (5)
#define GPM_PMG_PMG_ISOLATION_EN_RET0_REG_RET_MEM4_ISOLATION_MSK (0x00010)
#define GPM_PMG_PMG_ISOLATION_EN_RET0_REG_RET_MEM4_ISOLATION_POS (4)
#define GPM_PMG_PMG_ISOLATION_EN_RET0_REG_RET_MEM3_ISOLATION_MSK (0x00008)
#define GPM_PMG_PMG_ISOLATION_EN_RET0_REG_RET_MEM3_ISOLATION_POS (3)
#define GPM_PMG_PMG_ISOLATION_EN_RET0_REG_RET_MEM2_ISOLATION_MSK (0x00004)
#define GPM_PMG_PMG_ISOLATION_EN_RET0_REG_RET_MEM2_ISOLATION_POS (2)
#define GPM_PMG_PMG_ISOLATION_EN_RET0_REG_RET_MEM1_ISOLATION_MSK (0x00002)
#define GPM_PMG_PMG_ISOLATION_EN_RET0_REG_RET_MEM1_ISOLATION_POS (1)
#define GPM_PMG_PMG_ISOLATION_EN_RET0_REG_RET_MEM0_ISOLATION_MSK (0x00001)
#define GPM_PMG_PMG_ISOLATION_EN_RET0_REG_RET_MEM0_ISOLATION_POS (0)
#define GPM_PMG_PMG_ISOLATION_EN_RET0_SET		 (BASE_ADDRESS_GPM_PMG + 0x54)
#define GPM_PMG_PMG_ISOLATION_EN_RET0_SET_RET_MEM15_ISOLATION_MSK (0x08000)
#define GPM_PMG_PMG_ISOLATION_EN_RET0_SET_RET_MEM15_ISOLATION_POS (15)
#define GPM_PMG_PMG_ISOLATION_EN_RET0_SET_RET_MEM14_ISOLATION_MSK (0x04000)
#define GPM_PMG_PMG_ISOLATION_EN_RET0_SET_RET_MEM14_ISOLATION_POS (14)
#define GPM_PMG_PMG_ISOLATION_EN_RET0_SET_RET_MEM13_ISOLATION_MSK (0x02000)
#define GPM_PMG_PMG_ISOLATION_EN_RET0_SET_RET_MEM13_ISOLATION_POS (13)
#define GPM_PMG_PMG_ISOLATION_EN_RET0_SET_RET_MEM12_ISOLATION_MSK (0x01000)
#define GPM_PMG_PMG_ISOLATION_EN_RET0_SET_RET_MEM12_ISOLATION_POS (12)
#define GPM_PMG_PMG_ISOLATION_EN_RET0_SET_RET_MEM11_ISOLATION_MSK (0x00800)
#define GPM_PMG_PMG_ISOLATION_EN_RET0_SET_RET_MEM11_ISOLATION_POS (11)
#define GPM_PMG_PMG_ISOLATION_EN_RET0_SET_RET_MEM10_ISOLATION_MSK (0x00400)
#define GPM_PMG_PMG_ISOLATION_EN_RET0_SET_RET_MEM10_ISOLATION_POS (10)
#define GPM_PMG_PMG_ISOLATION_EN_RET0_SET_RET_MEM9_ISOLATION_MSK (0x00200)
#define GPM_PMG_PMG_ISOLATION_EN_RET0_SET_RET_MEM9_ISOLATION_POS (9)
#define GPM_PMG_PMG_ISOLATION_EN_RET0_SET_RET_MEM8_ISOLATION_MSK (0x00100)
#define GPM_PMG_PMG_ISOLATION_EN_RET0_SET_RET_MEM8_ISOLATION_POS (8)
#define GPM_PMG_PMG_ISOLATION_EN_RET0_SET_RET_MEM7_ISOLATION_MSK (0x00080)
#define GPM_PMG_PMG_ISOLATION_EN_RET0_SET_RET_MEM7_ISOLATION_POS (7)
#define GPM_PMG_PMG_ISOLATION_EN_RET0_SET_RET_MEM6_ISOLATION_MSK (0x00040)
#define GPM_PMG_PMG_ISOLATION_EN_RET0_SET_RET_MEM6_ISOLATION_POS (6)
#define GPM_PMG_PMG_ISOLATION_EN_RET0_SET_RET_MEM5_ISOLATION_MSK (0x00020)
#define GPM_PMG_PMG_ISOLATION_EN_RET0_SET_RET_MEM5_ISOLATION_POS (5)
#define GPM_PMG_PMG_ISOLATION_EN_RET0_SET_RET_MEM4_ISOLATION_MSK (0x00010)
#define GPM_PMG_PMG_ISOLATION_EN_RET0_SET_RET_MEM4_ISOLATION_POS (4)
#define GPM_PMG_PMG_ISOLATION_EN_RET0_SET_RET_MEM3_ISOLATION_MSK (0x00008)
#define GPM_PMG_PMG_ISOLATION_EN_RET0_SET_RET_MEM3_ISOLATION_POS (3)
#define GPM_PMG_PMG_ISOLATION_EN_RET0_SET_RET_MEM2_ISOLATION_MSK (0x00004)
#define GPM_PMG_PMG_ISOLATION_EN_RET0_SET_RET_MEM2_ISOLATION_POS (2)
#define GPM_PMG_PMG_ISOLATION_EN_RET0_SET_RET_MEM1_ISOLATION_MSK (0x00002)
#define GPM_PMG_PMG_ISOLATION_EN_RET0_SET_RET_MEM1_ISOLATION_POS (1)
#define GPM_PMG_PMG_ISOLATION_EN_RET0_SET_RET_MEM0_ISOLATION_MSK (0x00001)
#define GPM_PMG_PMG_ISOLATION_EN_RET0_SET_RET_MEM0_ISOLATION_POS (0)
#define GPM_PMG_PMG_ISOLATION_EN_RET0_CLR		 (BASE_ADDRESS_GPM_PMG + 0x58)
#define GPM_PMG_PMG_ISOLATION_EN_RET0_CLR_RET_MEM15_ISOLATION_MSK (0x08000)
#define GPM_PMG_PMG_ISOLATION_EN_RET0_CLR_RET_MEM15_ISOLATION_POS (15)
#define GPM_PMG_PMG_ISOLATION_EN_RET0_CLR_RET_MEM14_ISOLATION_MSK (0x04000)
#define GPM_PMG_PMG_ISOLATION_EN_RET0_CLR_RET_MEM14_ISOLATION_POS (14)
#define GPM_PMG_PMG_ISOLATION_EN_RET0_CLR_RET_MEM13_ISOLATION_MSK (0x02000)
#define GPM_PMG_PMG_ISOLATION_EN_RET0_CLR_RET_MEM13_ISOLATION_POS (13)
#define GPM_PMG_PMG_ISOLATION_EN_RET0_CLR_RET_MEM12_ISOLATION_MSK (0x01000)
#define GPM_PMG_PMG_ISOLATION_EN_RET0_CLR_RET_MEM12_ISOLATION_POS (12)
#define GPM_PMG_PMG_ISOLATION_EN_RET0_CLR_RET_MEM11_ISOLATION_MSK (0x00800)
#define GPM_PMG_PMG_ISOLATION_EN_RET0_CLR_RET_MEM11_ISOLATION_POS (11)
#define GPM_PMG_PMG_ISOLATION_EN_RET0_CLR_RET_MEM10_ISOLATION_MSK (0x00400)
#define GPM_PMG_PMG_ISOLATION_EN_RET0_CLR_RET_MEM10_ISOLATION_POS (10)
#define GPM_PMG_PMG_ISOLATION_EN_RET0_CLR_RET_MEM9_ISOLATION_MSK (0x00200)
#define GPM_PMG_PMG_ISOLATION_EN_RET0_CLR_RET_MEM9_ISOLATION_POS (9)
#define GPM_PMG_PMG_ISOLATION_EN_RET0_CLR_RET_MEM8_ISOLATION_MSK (0x00100)
#define GPM_PMG_PMG_ISOLATION_EN_RET0_CLR_RET_MEM8_ISOLATION_POS (8)
#define GPM_PMG_PMG_ISOLATION_EN_RET0_CLR_RET_MEM7_ISOLATION_MSK (0x00080)
#define GPM_PMG_PMG_ISOLATION_EN_RET0_CLR_RET_MEM7_ISOLATION_POS (7)
#define GPM_PMG_PMG_ISOLATION_EN_RET0_CLR_RET_MEM6_ISOLATION_MSK (0x00040)
#define GPM_PMG_PMG_ISOLATION_EN_RET0_CLR_RET_MEM6_ISOLATION_POS (6)
#define GPM_PMG_PMG_ISOLATION_EN_RET0_CLR_RET_MEM5_ISOLATION_MSK (0x00020)
#define GPM_PMG_PMG_ISOLATION_EN_RET0_CLR_RET_MEM5_ISOLATION_POS (5)
#define GPM_PMG_PMG_ISOLATION_EN_RET0_CLR_RET_MEM4_ISOLATION_MSK (0x00010)
#define GPM_PMG_PMG_ISOLATION_EN_RET0_CLR_RET_MEM4_ISOLATION_POS (4)
#define GPM_PMG_PMG_ISOLATION_EN_RET0_CLR_RET_MEM3_ISOLATION_MSK (0x00008)
#define GPM_PMG_PMG_ISOLATION_EN_RET0_CLR_RET_MEM3_ISOLATION_POS (3)
#define GPM_PMG_PMG_ISOLATION_EN_RET0_CLR_RET_MEM2_ISOLATION_MSK (0x00004)
#define GPM_PMG_PMG_ISOLATION_EN_RET0_CLR_RET_MEM2_ISOLATION_POS (2)
#define GPM_PMG_PMG_ISOLATION_EN_RET0_CLR_RET_MEM1_ISOLATION_MSK (0x00002)
#define GPM_PMG_PMG_ISOLATION_EN_RET0_CLR_RET_MEM1_ISOLATION_POS (1)
#define GPM_PMG_PMG_ISOLATION_EN_RET0_CLR_RET_MEM0_ISOLATION_MSK (0x00001)
#define GPM_PMG_PMG_ISOLATION_EN_RET0_CLR_RET_MEM0_ISOLATION_POS (0)
#define GPM_PMG_PMG_PWR_EN_RET0_REG				 (BASE_ADDRESS_GPM_PMG + 0x60)
#define GPM_PMG_PMG_PWR_EN_RET0_REG_PWR_ON_10_ACK_RET_MEM7_MSK (0x80000000)
#define GPM_PMG_PMG_PWR_EN_RET0_REG_PWR_ON_10_ACK_RET_MEM7_POS (31)
#define GPM_PMG_PMG_PWR_EN_RET0_REG_PWR_ON_90_ACK_RET_MEM7_MSK (0x40000000)
#define GPM_PMG_PMG_PWR_EN_RET0_REG_PWR_ON_90_ACK_RET_MEM7_POS (30)
#define GPM_PMG_PMG_PWR_EN_RET0_REG_PWR_ON_10_ACK_RET_MEM6_MSK (0x20000000)
#define GPM_PMG_PMG_PWR_EN_RET0_REG_PWR_ON_10_ACK_RET_MEM6_POS (29)
#define GPM_PMG_PMG_PWR_EN_RET0_REG_PWR_ON_90_ACK_RET_MEM6_MSK (0x10000000)
#define GPM_PMG_PMG_PWR_EN_RET0_REG_PWR_ON_90_ACK_RET_MEM6_POS (28)
#define GPM_PMG_PMG_PWR_EN_RET0_REG_PWR_ON_10_ACK_RET_MEM5_MSK (0x8000000)
#define GPM_PMG_PMG_PWR_EN_RET0_REG_PWR_ON_10_ACK_RET_MEM5_POS (27)
#define GPM_PMG_PMG_PWR_EN_RET0_REG_PWR_ON_90_ACK_RET_MEM5_MSK (0x4000000)
#define GPM_PMG_PMG_PWR_EN_RET0_REG_PWR_ON_90_ACK_RET_MEM5_POS (26)
#define GPM_PMG_PMG_PWR_EN_RET0_REG_PWR_ON_10_ACK_RET_MEM4_MSK (0x2000000)
#define GPM_PMG_PMG_PWR_EN_RET0_REG_PWR_ON_10_ACK_RET_MEM4_POS (25)
#define GPM_PMG_PMG_PWR_EN_RET0_REG_PWR_ON_90_ACK_RET_MEM4_MSK (0x1000000)
#define GPM_PMG_PMG_PWR_EN_RET0_REG_PWR_ON_90_ACK_RET_MEM4_POS (24)
#define GPM_PMG_PMG_PWR_EN_RET0_REG_PWR_ON_10_ACK_RET_MEM3_MSK (0x800000)
#define GPM_PMG_PMG_PWR_EN_RET0_REG_PWR_ON_10_ACK_RET_MEM3_POS (23)
#define GPM_PMG_PMG_PWR_EN_RET0_REG_PWR_ON_90_ACK_RET_MEM3_MSK (0x400000)
#define GPM_PMG_PMG_PWR_EN_RET0_REG_PWR_ON_90_ACK_RET_MEM3_POS (22)
#define GPM_PMG_PMG_PWR_EN_RET0_REG_PWR_ON_10_ACK_RET_MEM2_MSK (0x200000)
#define GPM_PMG_PMG_PWR_EN_RET0_REG_PWR_ON_10_ACK_RET_MEM2_POS (21)
#define GPM_PMG_PMG_PWR_EN_RET0_REG_PWR_ON_90_ACK_RET_MEM2_MSK (0x100000)
#define GPM_PMG_PMG_PWR_EN_RET0_REG_PWR_ON_90_ACK_RET_MEM2_POS (20)
#define GPM_PMG_PMG_PWR_EN_RET0_REG_PWR_ON_10_ACK_RET_MEM1_MSK (0x80000)
#define GPM_PMG_PMG_PWR_EN_RET0_REG_PWR_ON_10_ACK_RET_MEM1_POS (19)
#define GPM_PMG_PMG_PWR_EN_RET0_REG_PWR_ON_90_ACK_RET_MEM1_MSK (0x40000)
#define GPM_PMG_PMG_PWR_EN_RET0_REG_PWR_ON_90_ACK_RET_MEM1_POS (18)
#define GPM_PMG_PMG_PWR_EN_RET0_REG_PWR_ON_10_ACK_RET_MEM0_MSK (0x20000)
#define GPM_PMG_PMG_PWR_EN_RET0_REG_PWR_ON_10_ACK_RET_MEM0_POS (17)
#define GPM_PMG_PMG_PWR_EN_RET0_REG_PWR_ON_90_ACK_RET_MEM0_MSK (0x10000)
#define GPM_PMG_PMG_PWR_EN_RET0_REG_PWR_ON_90_ACK_RET_MEM0_POS (16)
#define GPM_PMG_PMG_PWR_EN_RET0_REG_RET_MEM7_PWR_ON10_MSK (0x08000)
#define GPM_PMG_PMG_PWR_EN_RET0_REG_RET_MEM7_PWR_ON10_POS (15)
#define GPM_PMG_PMG_PWR_EN_RET0_REG_RET_MEM7_PWR_ON90_MSK (0x04000)
#define GPM_PMG_PMG_PWR_EN_RET0_REG_RET_MEM7_PWR_ON90_POS (14)
#define GPM_PMG_PMG_PWR_EN_RET0_REG_RET_MEM6_PWR_ON10_MSK (0x02000)
#define GPM_PMG_PMG_PWR_EN_RET0_REG_RET_MEM6_PWR_ON10_POS (13)
#define GPM_PMG_PMG_PWR_EN_RET0_REG_RET_MEM6_PWR_ON90_MSK (0x01000)
#define GPM_PMG_PMG_PWR_EN_RET0_REG_RET_MEM6_PWR_ON90_POS (12)
#define GPM_PMG_PMG_PWR_EN_RET0_REG_RET_MEM5_PWR_ON10_MSK (0x00800)
#define GPM_PMG_PMG_PWR_EN_RET0_REG_RET_MEM5_PWR_ON10_POS (11)
#define GPM_PMG_PMG_PWR_EN_RET0_REG_RET_MEM5_PWR_ON90_MSK (0x00400)
#define GPM_PMG_PMG_PWR_EN_RET0_REG_RET_MEM5_PWR_ON90_POS (10)
#define GPM_PMG_PMG_PWR_EN_RET0_REG_RET_MEM4_PWR_ON10_MSK (0x00200)
#define GPM_PMG_PMG_PWR_EN_RET0_REG_RET_MEM4_PWR_ON10_POS (9)
#define GPM_PMG_PMG_PWR_EN_RET0_REG_RET_MEM4_PWR_ON90_MSK (0x00100)
#define GPM_PMG_PMG_PWR_EN_RET0_REG_RET_MEM4_PWR_ON90_POS (8)
#define GPM_PMG_PMG_PWR_EN_RET0_REG_RET_MEM3_PWR_ON10_MSK (0x00080)
#define GPM_PMG_PMG_PWR_EN_RET0_REG_RET_MEM3_PWR_ON10_POS (7)
#define GPM_PMG_PMG_PWR_EN_RET0_REG_RET_MEM3_PWR_ON90_MSK (0x00040)
#define GPM_PMG_PMG_PWR_EN_RET0_REG_RET_MEM3_PWR_ON90_POS (6)
#define GPM_PMG_PMG_PWR_EN_RET0_REG_RET_MEM2_PWR_ON10_MSK (0x00020)
#define GPM_PMG_PMG_PWR_EN_RET0_REG_RET_MEM2_PWR_ON10_POS (5)
#define GPM_PMG_PMG_PWR_EN_RET0_REG_RET_MEM2_PWR_ON90_MSK (0x00010)
#define GPM_PMG_PMG_PWR_EN_RET0_REG_RET_MEM2_PWR_ON90_POS (4)
#define GPM_PMG_PMG_PWR_EN_RET0_REG_RET_MEM1_PWR_ON10_MSK (0x00008)
#define GPM_PMG_PMG_PWR_EN_RET0_REG_RET_MEM1_PWR_ON10_POS (3)
#define GPM_PMG_PMG_PWR_EN_RET0_REG_RET_MEM1_PWR_ON90_MSK (0x00004)
#define GPM_PMG_PMG_PWR_EN_RET0_REG_RET_MEM1_PWR_ON90_POS (2)
#define GPM_PMG_PMG_PWR_EN_RET0_REG_RET_MEM0_PWR_ON10_MSK (0x00002)
#define GPM_PMG_PMG_PWR_EN_RET0_REG_RET_MEM0_PWR_ON10_POS (1)
#define GPM_PMG_PMG_PWR_EN_RET0_REG_RET_MEM0_PWR_ON90_MSK (0x00001)
#define GPM_PMG_PMG_PWR_EN_RET0_REG_RET_MEM0_PWR_ON90_POS (0)
#define GPM_PMG_PMG_PWR_EN_RET0_SET				 (BASE_ADDRESS_GPM_PMG + 0x64)
#define GPM_PMG_PMG_PWR_EN_RET0_SET_PWR_ON_10_ACK_RET_MEM7_MSK (0x80000000)
#define GPM_PMG_PMG_PWR_EN_RET0_SET_PWR_ON_10_ACK_RET_MEM7_POS (31)
#define GPM_PMG_PMG_PWR_EN_RET0_SET_PWR_ON_90_ACK_RET_MEM7_MSK (0x40000000)
#define GPM_PMG_PMG_PWR_EN_RET0_SET_PWR_ON_90_ACK_RET_MEM7_POS (30)
#define GPM_PMG_PMG_PWR_EN_RET0_SET_PWR_ON_10_ACK_RET_MEM6_MSK (0x20000000)
#define GPM_PMG_PMG_PWR_EN_RET0_SET_PWR_ON_10_ACK_RET_MEM6_POS (29)
#define GPM_PMG_PMG_PWR_EN_RET0_SET_PWR_ON_90_ACK_RET_MEM6_MSK (0x10000000)
#define GPM_PMG_PMG_PWR_EN_RET0_SET_PWR_ON_90_ACK_RET_MEM6_POS (28)
#define GPM_PMG_PMG_PWR_EN_RET0_SET_PWR_ON_10_ACK_RET_MEM5_MSK (0x8000000)
#define GPM_PMG_PMG_PWR_EN_RET0_SET_PWR_ON_10_ACK_RET_MEM5_POS (27)
#define GPM_PMG_PMG_PWR_EN_RET0_SET_PWR_ON_90_ACK_RET_MEM5_MSK (0x4000000)
#define GPM_PMG_PMG_PWR_EN_RET0_SET_PWR_ON_90_ACK_RET_MEM5_POS (26)
#define GPM_PMG_PMG_PWR_EN_RET0_SET_PWR_ON_10_ACK_RET_MEM4_MSK (0x2000000)
#define GPM_PMG_PMG_PWR_EN_RET0_SET_PWR_ON_10_ACK_RET_MEM4_POS (25)
#define GPM_PMG_PMG_PWR_EN_RET0_SET_PWR_ON_90_ACK_RET_MEM4_MSK (0x1000000)
#define GPM_PMG_PMG_PWR_EN_RET0_SET_PWR_ON_90_ACK_RET_MEM4_POS (24)
#define GPM_PMG_PMG_PWR_EN_RET0_SET_PWR_ON_10_ACK_RET_MEM3_MSK (0x800000)
#define GPM_PMG_PMG_PWR_EN_RET0_SET_PWR_ON_10_ACK_RET_MEM3_POS (23)
#define GPM_PMG_PMG_PWR_EN_RET0_SET_PWR_ON_90_ACK_RET_MEM3_MSK (0x400000)
#define GPM_PMG_PMG_PWR_EN_RET0_SET_PWR_ON_90_ACK_RET_MEM3_POS (22)
#define GPM_PMG_PMG_PWR_EN_RET0_SET_PWR_ON_10_ACK_RET_MEM2_MSK (0x200000)
#define GPM_PMG_PMG_PWR_EN_RET0_SET_PWR_ON_10_ACK_RET_MEM2_POS (21)
#define GPM_PMG_PMG_PWR_EN_RET0_SET_PWR_ON_90_ACK_RET_MEM2_MSK (0x100000)
#define GPM_PMG_PMG_PWR_EN_RET0_SET_PWR_ON_90_ACK_RET_MEM2_POS (20)
#define GPM_PMG_PMG_PWR_EN_RET0_SET_PWR_ON_10_ACK_RET_MEM1_MSK (0x80000)
#define GPM_PMG_PMG_PWR_EN_RET0_SET_PWR_ON_10_ACK_RET_MEM1_POS (19)
#define GPM_PMG_PMG_PWR_EN_RET0_SET_PWR_ON_90_ACK_RET_MEM1_MSK (0x40000)
#define GPM_PMG_PMG_PWR_EN_RET0_SET_PWR_ON_90_ACK_RET_MEM1_POS (18)
#define GPM_PMG_PMG_PWR_EN_RET0_SET_PWR_ON_10_ACK_RET_MEM0_MSK (0x20000)
#define GPM_PMG_PMG_PWR_EN_RET0_SET_PWR_ON_10_ACK_RET_MEM0_POS (17)
#define GPM_PMG_PMG_PWR_EN_RET0_SET_PWR_ON_90_ACK_RET_MEM0_MSK (0x10000)
#define GPM_PMG_PMG_PWR_EN_RET0_SET_PWR_ON_90_ACK_RET_MEM0_POS (16)
#define GPM_PMG_PMG_PWR_EN_RET0_SET_RET_MEM7_PWR_ON10_MSK (0x08000)
#define GPM_PMG_PMG_PWR_EN_RET0_SET_RET_MEM7_PWR_ON10_POS (15)
#define GPM_PMG_PMG_PWR_EN_RET0_SET_RET_MEM7_PWR_ON90_MSK (0x04000)
#define GPM_PMG_PMG_PWR_EN_RET0_SET_RET_MEM7_PWR_ON90_POS (14)
#define GPM_PMG_PMG_PWR_EN_RET0_SET_RET_MEM6_PWR_ON10_MSK (0x02000)
#define GPM_PMG_PMG_PWR_EN_RET0_SET_RET_MEM6_PWR_ON10_POS (13)
#define GPM_PMG_PMG_PWR_EN_RET0_SET_RET_MEM6_PWR_ON90_MSK (0x01000)
#define GPM_PMG_PMG_PWR_EN_RET0_SET_RET_MEM6_PWR_ON90_POS (12)
#define GPM_PMG_PMG_PWR_EN_RET0_SET_RET_MEM5_PWR_ON10_MSK (0x00800)
#define GPM_PMG_PMG_PWR_EN_RET0_SET_RET_MEM5_PWR_ON10_POS (11)
#define GPM_PMG_PMG_PWR_EN_RET0_SET_RET_MEM5_PWR_ON90_MSK (0x00400)
#define GPM_PMG_PMG_PWR_EN_RET0_SET_RET_MEM5_PWR_ON90_POS (10)
#define GPM_PMG_PMG_PWR_EN_RET0_SET_RET_MEM4_PWR_ON10_MSK (0x00200)
#define GPM_PMG_PMG_PWR_EN_RET0_SET_RET_MEM4_PWR_ON10_POS (9)
#define GPM_PMG_PMG_PWR_EN_RET0_SET_RET_MEM4_PWR_ON90_MSK (0x00100)
#define GPM_PMG_PMG_PWR_EN_RET0_SET_RET_MEM4_PWR_ON90_POS (8)
#define GPM_PMG_PMG_PWR_EN_RET0_SET_RET_MEM3_PWR_ON10_MSK (0x00080)
#define GPM_PMG_PMG_PWR_EN_RET0_SET_RET_MEM3_PWR_ON10_POS (7)
#define GPM_PMG_PMG_PWR_EN_RET0_SET_RET_MEM3_PWR_ON90_MSK (0x00040)
#define GPM_PMG_PMG_PWR_EN_RET0_SET_RET_MEM3_PWR_ON90_POS (6)
#define GPM_PMG_PMG_PWR_EN_RET0_SET_RET_MEM2_PWR_ON10_MSK (0x00020)
#define GPM_PMG_PMG_PWR_EN_RET0_SET_RET_MEM2_PWR_ON10_POS (5)
#define GPM_PMG_PMG_PWR_EN_RET0_SET_RET_MEM2_PWR_ON90_MSK (0x00010)
#define GPM_PMG_PMG_PWR_EN_RET0_SET_RET_MEM2_PWR_ON90_POS (4)
#define GPM_PMG_PMG_PWR_EN_RET0_SET_RET_MEM1_PWR_ON10_MSK (0x00008)
#define GPM_PMG_PMG_PWR_EN_RET0_SET_RET_MEM1_PWR_ON10_POS (3)
#define GPM_PMG_PMG_PWR_EN_RET0_SET_RET_MEM1_PWR_ON90_MSK (0x00004)
#define GPM_PMG_PMG_PWR_EN_RET0_SET_RET_MEM1_PWR_ON90_POS (2)
#define GPM_PMG_PMG_PWR_EN_RET0_SET_RET_MEM0_PWR_ON10_MSK (0x00002)
#define GPM_PMG_PMG_PWR_EN_RET0_SET_RET_MEM0_PWR_ON10_POS (1)
#define GPM_PMG_PMG_PWR_EN_RET0_SET_RET_MEM0_PWR_ON90_MSK (0x00001)
#define GPM_PMG_PMG_PWR_EN_RET0_SET_RET_MEM0_PWR_ON90_POS (0)
#define GPM_PMG_PMG_PWR_EN_RET0_CLR				 (BASE_ADDRESS_GPM_PMG + 0x68)
#define GPM_PMG_PMG_PWR_EN_RET0_CLR_PWR_ON_10_ACK_RET_MEM7_MSK (0x80000000)
#define GPM_PMG_PMG_PWR_EN_RET0_CLR_PWR_ON_10_ACK_RET_MEM7_POS (31)
#define GPM_PMG_PMG_PWR_EN_RET0_CLR_PWR_ON_90_ACK_RET_MEM7_MSK (0x40000000)
#define GPM_PMG_PMG_PWR_EN_RET0_CLR_PWR_ON_90_ACK_RET_MEM7_POS (30)
#define GPM_PMG_PMG_PWR_EN_RET0_CLR_PWR_ON_10_ACK_RET_MEM6_MSK (0x20000000)
#define GPM_PMG_PMG_PWR_EN_RET0_CLR_PWR_ON_10_ACK_RET_MEM6_POS (29)
#define GPM_PMG_PMG_PWR_EN_RET0_CLR_PWR_ON_90_ACK_RET_MEM6_MSK (0x10000000)
#define GPM_PMG_PMG_PWR_EN_RET0_CLR_PWR_ON_90_ACK_RET_MEM6_POS (28)
#define GPM_PMG_PMG_PWR_EN_RET0_CLR_PWR_ON_10_ACK_RET_MEM5_MSK (0x8000000)
#define GPM_PMG_PMG_PWR_EN_RET0_CLR_PWR_ON_10_ACK_RET_MEM5_POS (27)
#define GPM_PMG_PMG_PWR_EN_RET0_CLR_PWR_ON_90_ACK_RET_MEM5_MSK (0x4000000)
#define GPM_PMG_PMG_PWR_EN_RET0_CLR_PWR_ON_90_ACK_RET_MEM5_POS (26)
#define GPM_PMG_PMG_PWR_EN_RET0_CLR_PWR_ON_10_ACK_RET_MEM4_MSK (0x2000000)
#define GPM_PMG_PMG_PWR_EN_RET0_CLR_PWR_ON_10_ACK_RET_MEM4_POS (25)
#define GPM_PMG_PMG_PWR_EN_RET0_CLR_PWR_ON_90_ACK_RET_MEM4_MSK (0x1000000)
#define GPM_PMG_PMG_PWR_EN_RET0_CLR_PWR_ON_90_ACK_RET_MEM4_POS (24)
#define GPM_PMG_PMG_PWR_EN_RET0_CLR_PWR_ON_10_ACK_RET_MEM3_MSK (0x800000)
#define GPM_PMG_PMG_PWR_EN_RET0_CLR_PWR_ON_10_ACK_RET_MEM3_POS (23)
#define GPM_PMG_PMG_PWR_EN_RET0_CLR_PWR_ON_90_ACK_RET_MEM3_MSK (0x400000)
#define GPM_PMG_PMG_PWR_EN_RET0_CLR_PWR_ON_90_ACK_RET_MEM3_POS (22)
#define GPM_PMG_PMG_PWR_EN_RET0_CLR_PWR_ON_10_ACK_RET_MEM2_MSK (0x200000)
#define GPM_PMG_PMG_PWR_EN_RET0_CLR_PWR_ON_10_ACK_RET_MEM2_POS (21)
#define GPM_PMG_PMG_PWR_EN_RET0_CLR_PWR_ON_90_ACK_RET_MEM2_MSK (0x100000)
#define GPM_PMG_PMG_PWR_EN_RET0_CLR_PWR_ON_90_ACK_RET_MEM2_POS (20)
#define GPM_PMG_PMG_PWR_EN_RET0_CLR_PWR_ON_10_ACK_RET_MEM1_MSK (0x80000)
#define GPM_PMG_PMG_PWR_EN_RET0_CLR_PWR_ON_10_ACK_RET_MEM1_POS (19)
#define GPM_PMG_PMG_PWR_EN_RET0_CLR_PWR_ON_90_ACK_RET_MEM1_MSK (0x40000)
#define GPM_PMG_PMG_PWR_EN_RET0_CLR_PWR_ON_90_ACK_RET_MEM1_POS (18)
#define GPM_PMG_PMG_PWR_EN_RET0_CLR_PWR_ON_10_ACK_RET_MEM0_MSK (0x20000)
#define GPM_PMG_PMG_PWR_EN_RET0_CLR_PWR_ON_10_ACK_RET_MEM0_POS (17)
#define GPM_PMG_PMG_PWR_EN_RET0_CLR_PWR_ON_90_ACK_RET_MEM0_MSK (0x10000)
#define GPM_PMG_PMG_PWR_EN_RET0_CLR_PWR_ON_90_ACK_RET_MEM0_POS (16)
#define GPM_PMG_PMG_PWR_EN_RET0_CLR_RET_MEM7_PWR_ON10_MSK (0x08000)
#define GPM_PMG_PMG_PWR_EN_RET0_CLR_RET_MEM7_PWR_ON10_POS (15)
#define GPM_PMG_PMG_PWR_EN_RET0_CLR_RET_MEM7_PWR_ON90_MSK (0x04000)
#define GPM_PMG_PMG_PWR_EN_RET0_CLR_RET_MEM7_PWR_ON90_POS (14)
#define GPM_PMG_PMG_PWR_EN_RET0_CLR_RET_MEM6_PWR_ON10_MSK (0x02000)
#define GPM_PMG_PMG_PWR_EN_RET0_CLR_RET_MEM6_PWR_ON10_POS (13)
#define GPM_PMG_PMG_PWR_EN_RET0_CLR_RET_MEM6_PWR_ON90_MSK (0x01000)
#define GPM_PMG_PMG_PWR_EN_RET0_CLR_RET_MEM6_PWR_ON90_POS (12)
#define GPM_PMG_PMG_PWR_EN_RET0_CLR_RET_MEM5_PWR_ON10_MSK (0x00800)
#define GPM_PMG_PMG_PWR_EN_RET0_CLR_RET_MEM5_PWR_ON10_POS (11)
#define GPM_PMG_PMG_PWR_EN_RET0_CLR_RET_MEM5_PWR_ON90_MSK (0x00400)
#define GPM_PMG_PMG_PWR_EN_RET0_CLR_RET_MEM5_PWR_ON90_POS (10)
#define GPM_PMG_PMG_PWR_EN_RET0_CLR_RET_MEM4_PWR_ON10_MSK (0x00200)
#define GPM_PMG_PMG_PWR_EN_RET0_CLR_RET_MEM4_PWR_ON10_POS (9)
#define GPM_PMG_PMG_PWR_EN_RET0_CLR_RET_MEM4_PWR_ON90_MSK (0x00100)
#define GPM_PMG_PMG_PWR_EN_RET0_CLR_RET_MEM4_PWR_ON90_POS (8)
#define GPM_PMG_PMG_PWR_EN_RET0_CLR_RET_MEM3_PWR_ON10_MSK (0x00080)
#define GPM_PMG_PMG_PWR_EN_RET0_CLR_RET_MEM3_PWR_ON10_POS (7)
#define GPM_PMG_PMG_PWR_EN_RET0_CLR_RET_MEM3_PWR_ON90_MSK (0x00040)
#define GPM_PMG_PMG_PWR_EN_RET0_CLR_RET_MEM3_PWR_ON90_POS (6)
#define GPM_PMG_PMG_PWR_EN_RET0_CLR_RET_MEM2_PWR_ON10_MSK (0x00020)
#define GPM_PMG_PMG_PWR_EN_RET0_CLR_RET_MEM2_PWR_ON10_POS (5)
#define GPM_PMG_PMG_PWR_EN_RET0_CLR_RET_MEM2_PWR_ON90_MSK (0x00010)
#define GPM_PMG_PMG_PWR_EN_RET0_CLR_RET_MEM2_PWR_ON90_POS (4)
#define GPM_PMG_PMG_PWR_EN_RET0_CLR_RET_MEM1_PWR_ON10_MSK (0x00008)
#define GPM_PMG_PMG_PWR_EN_RET0_CLR_RET_MEM1_PWR_ON10_POS (3)
#define GPM_PMG_PMG_PWR_EN_RET0_CLR_RET_MEM1_PWR_ON90_MSK (0x00004)
#define GPM_PMG_PMG_PWR_EN_RET0_CLR_RET_MEM1_PWR_ON90_POS (2)
#define GPM_PMG_PMG_PWR_EN_RET0_CLR_RET_MEM0_PWR_ON10_MSK (0x00002)
#define GPM_PMG_PMG_PWR_EN_RET0_CLR_RET_MEM0_PWR_ON10_POS (1)
#define GPM_PMG_PMG_PWR_EN_RET0_CLR_RET_MEM0_PWR_ON90_MSK (0x00001)
#define GPM_PMG_PMG_PWR_EN_RET0_CLR_RET_MEM0_PWR_ON90_POS (0)
#define GPM_PMG_PMG_PWR_EN_RET1_REG				 (BASE_ADDRESS_GPM_PMG + 0x6C)
#define GPM_PMG_PMG_PWR_EN_RET1_REG_PWR_ON_10_ACK_RET_MEM15_MSK (0x80000000)
#define GPM_PMG_PMG_PWR_EN_RET1_REG_PWR_ON_10_ACK_RET_MEM15_POS (31)
#define GPM_PMG_PMG_PWR_EN_RET1_REG_PWR_ON_90_ACK_RET_MEM15_MSK (0x40000000)
#define GPM_PMG_PMG_PWR_EN_RET1_REG_PWR_ON_90_ACK_RET_MEM15_POS (30)
#define GPM_PMG_PMG_PWR_EN_RET1_REG_PWR_ON_10_ACK_RET_MEM14_MSK (0x20000000)
#define GPM_PMG_PMG_PWR_EN_RET1_REG_PWR_ON_10_ACK_RET_MEM14_POS (29)
#define GPM_PMG_PMG_PWR_EN_RET1_REG_PWR_ON_90_ACK_RET_MEM14_MSK (0x10000000)
#define GPM_PMG_PMG_PWR_EN_RET1_REG_PWR_ON_90_ACK_RET_MEM14_POS (28)
#define GPM_PMG_PMG_PWR_EN_RET1_REG_PWR_ON_10_ACK_RET_MEM13_MSK (0x8000000)
#define GPM_PMG_PMG_PWR_EN_RET1_REG_PWR_ON_10_ACK_RET_MEM13_POS (27)
#define GPM_PMG_PMG_PWR_EN_RET1_REG_PWR_ON_90_ACK_RET_MEM13_MSK (0x4000000)
#define GPM_PMG_PMG_PWR_EN_RET1_REG_PWR_ON_90_ACK_RET_MEM13_POS (26)
#define GPM_PMG_PMG_PWR_EN_RET1_REG_PWR_ON_10_ACK_RET_MEM12_MSK (0x2000000)
#define GPM_PMG_PMG_PWR_EN_RET1_REG_PWR_ON_10_ACK_RET_MEM12_POS (25)
#define GPM_PMG_PMG_PWR_EN_RET1_REG_PWR_ON_90_ACK_RET_MEM12_MSK (0x1000000)
#define GPM_PMG_PMG_PWR_EN_RET1_REG_PWR_ON_90_ACK_RET_MEM12_POS (24)
#define GPM_PMG_PMG_PWR_EN_RET1_REG_PWR_ON_10_ACK_RET_MEM11_MSK (0x800000)
#define GPM_PMG_PMG_PWR_EN_RET1_REG_PWR_ON_10_ACK_RET_MEM11_POS (23)
#define GPM_PMG_PMG_PWR_EN_RET1_REG_PWR_ON_90_ACK_RET_MEM11_MSK (0x400000)
#define GPM_PMG_PMG_PWR_EN_RET1_REG_PWR_ON_90_ACK_RET_MEM11_POS (22)
#define GPM_PMG_PMG_PWR_EN_RET1_REG_PWR_ON_10_ACK_RET_MEM10_MSK (0x200000)
#define GPM_PMG_PMG_PWR_EN_RET1_REG_PWR_ON_10_ACK_RET_MEM10_POS (21)
#define GPM_PMG_PMG_PWR_EN_RET1_REG_PWR_ON_90_ACK_RET_MEM10_MSK (0x100000)
#define GPM_PMG_PMG_PWR_EN_RET1_REG_PWR_ON_90_ACK_RET_MEM10_POS (20)
#define GPM_PMG_PMG_PWR_EN_RET1_REG_PWR_ON_10_ACK_RET_MEM9_MSK (0x80000)
#define GPM_PMG_PMG_PWR_EN_RET1_REG_PWR_ON_10_ACK_RET_MEM9_POS (19)
#define GPM_PMG_PMG_PWR_EN_RET1_REG_PWR_ON_90_ACK_RET_MEM9_MSK (0x40000)
#define GPM_PMG_PMG_PWR_EN_RET1_REG_PWR_ON_90_ACK_RET_MEM9_POS (18)
#define GPM_PMG_PMG_PWR_EN_RET1_REG_PWR_ON_10_ACK_RET_MEM8_MSK (0x20000)
#define GPM_PMG_PMG_PWR_EN_RET1_REG_PWR_ON_10_ACK_RET_MEM8_POS (17)
#define GPM_PMG_PMG_PWR_EN_RET1_REG_PWR_ON_90_ACK_RET_MEM8_MSK (0x10000)
#define GPM_PMG_PMG_PWR_EN_RET1_REG_PWR_ON_90_ACK_RET_MEM8_POS (16)
#define GPM_PMG_PMG_PWR_EN_RET1_REG_RET_MEM15_PWR_ON10_MSK (0x08000)
#define GPM_PMG_PMG_PWR_EN_RET1_REG_RET_MEM15_PWR_ON10_POS (15)
#define GPM_PMG_PMG_PWR_EN_RET1_REG_RET_MEM15_PWR_ON90_MSK (0x04000)
#define GPM_PMG_PMG_PWR_EN_RET1_REG_RET_MEM15_PWR_ON90_POS (14)
#define GPM_PMG_PMG_PWR_EN_RET1_REG_RET_MEM14_PWR_ON10_MSK (0x02000)
#define GPM_PMG_PMG_PWR_EN_RET1_REG_RET_MEM14_PWR_ON10_POS (13)
#define GPM_PMG_PMG_PWR_EN_RET1_REG_RET_MEM14_PWR_ON90_MSK (0x01000)
#define GPM_PMG_PMG_PWR_EN_RET1_REG_RET_MEM14_PWR_ON90_POS (12)
#define GPM_PMG_PMG_PWR_EN_RET1_REG_RET_MEM13_PWR_ON10_MSK (0x00800)
#define GPM_PMG_PMG_PWR_EN_RET1_REG_RET_MEM13_PWR_ON10_POS (11)
#define GPM_PMG_PMG_PWR_EN_RET1_REG_RET_MEM13_PWR_ON90_MSK (0x00400)
#define GPM_PMG_PMG_PWR_EN_RET1_REG_RET_MEM13_PWR_ON90_POS (10)
#define GPM_PMG_PMG_PWR_EN_RET1_REG_RET_MEM12_PWR_ON10_MSK (0x00200)
#define GPM_PMG_PMG_PWR_EN_RET1_REG_RET_MEM12_PWR_ON10_POS (9)
#define GPM_PMG_PMG_PWR_EN_RET1_REG_RET_MEM12_PWR_ON90_MSK (0x00100)
#define GPM_PMG_PMG_PWR_EN_RET1_REG_RET_MEM12_PWR_ON90_POS (8)
#define GPM_PMG_PMG_PWR_EN_RET1_REG_RET_MEM11_PWR_ON10_MSK (0x00080)
#define GPM_PMG_PMG_PWR_EN_RET1_REG_RET_MEM11_PWR_ON10_POS (7)
#define GPM_PMG_PMG_PWR_EN_RET1_REG_RET_MEM11_PWR_ON90_MSK (0x00040)
#define GPM_PMG_PMG_PWR_EN_RET1_REG_RET_MEM11_PWR_ON90_POS (6)
#define GPM_PMG_PMG_PWR_EN_RET1_REG_RET_MEM10_PWR_ON10_MSK (0x00020)
#define GPM_PMG_PMG_PWR_EN_RET1_REG_RET_MEM10_PWR_ON10_POS (5)
#define GPM_PMG_PMG_PWR_EN_RET1_REG_RET_MEM10_PWR_ON90_MSK (0x00010)
#define GPM_PMG_PMG_PWR_EN_RET1_REG_RET_MEM10_PWR_ON90_POS (4)
#define GPM_PMG_PMG_PWR_EN_RET1_REG_RET_MEM9_PWR_ON10_MSK (0x00008)
#define GPM_PMG_PMG_PWR_EN_RET1_REG_RET_MEM9_PWR_ON10_POS (3)
#define GPM_PMG_PMG_PWR_EN_RET1_REG_RET_MEM9_PWR_ON90_MSK (0x00004)
#define GPM_PMG_PMG_PWR_EN_RET1_REG_RET_MEM9_PWR_ON90_POS (2)
#define GPM_PMG_PMG_PWR_EN_RET1_REG_RET_MEM8_PWR_ON10_MSK (0x00002)
#define GPM_PMG_PMG_PWR_EN_RET1_REG_RET_MEM8_PWR_ON10_POS (1)
#define GPM_PMG_PMG_PWR_EN_RET1_REG_RET_MEM8_PWR_ON90_MSK (0x00001)
#define GPM_PMG_PMG_PWR_EN_RET1_REG_RET_MEM8_PWR_ON90_POS (0)
#define GPM_PMG_PMG_PWR_EN_RET1_SET				 (BASE_ADDRESS_GPM_PMG + 0x70)
#define GPM_PMG_PMG_PWR_EN_RET1_SET_PWR_ON_10_ACK_RET_MEM15_MSK (0x80000000)
#define GPM_PMG_PMG_PWR_EN_RET1_SET_PWR_ON_10_ACK_RET_MEM15_POS (31)
#define GPM_PMG_PMG_PWR_EN_RET1_SET_PWR_ON_90_ACK_RET_MEM15_MSK (0x40000000)
#define GPM_PMG_PMG_PWR_EN_RET1_SET_PWR_ON_90_ACK_RET_MEM15_POS (30)
#define GPM_PMG_PMG_PWR_EN_RET1_SET_PWR_ON_10_ACK_RET_MEM14_MSK (0x20000000)
#define GPM_PMG_PMG_PWR_EN_RET1_SET_PWR_ON_10_ACK_RET_MEM14_POS (29)
#define GPM_PMG_PMG_PWR_EN_RET1_SET_PWR_ON_90_ACK_RET_MEM14_MSK (0x10000000)
#define GPM_PMG_PMG_PWR_EN_RET1_SET_PWR_ON_90_ACK_RET_MEM14_POS (28)
#define GPM_PMG_PMG_PWR_EN_RET1_SET_PWR_ON_10_ACK_RET_MEM13_MSK (0x8000000)
#define GPM_PMG_PMG_PWR_EN_RET1_SET_PWR_ON_10_ACK_RET_MEM13_POS (27)
#define GPM_PMG_PMG_PWR_EN_RET1_SET_PWR_ON_90_ACK_RET_MEM13_MSK (0x4000000)
#define GPM_PMG_PMG_PWR_EN_RET1_SET_PWR_ON_90_ACK_RET_MEM13_POS (26)
#define GPM_PMG_PMG_PWR_EN_RET1_SET_PWR_ON_10_ACK_RET_MEM12_MSK (0x2000000)
#define GPM_PMG_PMG_PWR_EN_RET1_SET_PWR_ON_10_ACK_RET_MEM12_POS (25)
#define GPM_PMG_PMG_PWR_EN_RET1_SET_PWR_ON_90_ACK_RET_MEM12_MSK (0x1000000)
#define GPM_PMG_PMG_PWR_EN_RET1_SET_PWR_ON_90_ACK_RET_MEM12_POS (24)
#define GPM_PMG_PMG_PWR_EN_RET1_SET_PWR_ON_10_ACK_RET_MEM11_MSK (0x800000)
#define GPM_PMG_PMG_PWR_EN_RET1_SET_PWR_ON_10_ACK_RET_MEM11_POS (23)
#define GPM_PMG_PMG_PWR_EN_RET1_SET_PWR_ON_90_ACK_RET_MEM11_MSK (0x400000)
#define GPM_PMG_PMG_PWR_EN_RET1_SET_PWR_ON_90_ACK_RET_MEM11_POS (22)
#define GPM_PMG_PMG_PWR_EN_RET1_SET_PWR_ON_10_ACK_RET_MEM10_MSK (0x200000)
#define GPM_PMG_PMG_PWR_EN_RET1_SET_PWR_ON_10_ACK_RET_MEM10_POS (21)
#define GPM_PMG_PMG_PWR_EN_RET1_SET_PWR_ON_90_ACK_RET_MEM10_MSK (0x100000)
#define GPM_PMG_PMG_PWR_EN_RET1_SET_PWR_ON_90_ACK_RET_MEM10_POS (20)
#define GPM_PMG_PMG_PWR_EN_RET1_SET_PWR_ON_10_ACK_RET_MEM9_MSK (0x80000)
#define GPM_PMG_PMG_PWR_EN_RET1_SET_PWR_ON_10_ACK_RET_MEM9_POS (19)
#define GPM_PMG_PMG_PWR_EN_RET1_SET_PWR_ON_90_ACK_RET_MEM9_MSK (0x40000)
#define GPM_PMG_PMG_PWR_EN_RET1_SET_PWR_ON_90_ACK_RET_MEM9_POS (18)
#define GPM_PMG_PMG_PWR_EN_RET1_SET_PWR_ON_10_ACK_RET_MEM8_MSK (0x20000)
#define GPM_PMG_PMG_PWR_EN_RET1_SET_PWR_ON_10_ACK_RET_MEM8_POS (17)
#define GPM_PMG_PMG_PWR_EN_RET1_SET_PWR_ON_90_ACK_RET_MEM8_MSK (0x10000)
#define GPM_PMG_PMG_PWR_EN_RET1_SET_PWR_ON_90_ACK_RET_MEM8_POS (16)
#define GPM_PMG_PMG_PWR_EN_RET1_SET_RET_MEM15_PWR_ON10_MSK (0x08000)
#define GPM_PMG_PMG_PWR_EN_RET1_SET_RET_MEM15_PWR_ON10_POS (15)
#define GPM_PMG_PMG_PWR_EN_RET1_SET_RET_MEM15_PWR_ON90_MSK (0x04000)
#define GPM_PMG_PMG_PWR_EN_RET1_SET_RET_MEM15_PWR_ON90_POS (14)
#define GPM_PMG_PMG_PWR_EN_RET1_SET_RET_MEM14_PWR_ON10_MSK (0x02000)
#define GPM_PMG_PMG_PWR_EN_RET1_SET_RET_MEM14_PWR_ON10_POS (13)
#define GPM_PMG_PMG_PWR_EN_RET1_SET_RET_MEM14_PWR_ON90_MSK (0x01000)
#define GPM_PMG_PMG_PWR_EN_RET1_SET_RET_MEM14_PWR_ON90_POS (12)
#define GPM_PMG_PMG_PWR_EN_RET1_SET_RET_MEM13_PWR_ON10_MSK (0x00800)
#define GPM_PMG_PMG_PWR_EN_RET1_SET_RET_MEM13_PWR_ON10_POS (11)
#define GPM_PMG_PMG_PWR_EN_RET1_SET_RET_MEM13_PWR_ON90_MSK (0x00400)
#define GPM_PMG_PMG_PWR_EN_RET1_SET_RET_MEM13_PWR_ON90_POS (10)
#define GPM_PMG_PMG_PWR_EN_RET1_SET_RET_MEM12_PWR_ON10_MSK (0x00200)
#define GPM_PMG_PMG_PWR_EN_RET1_SET_RET_MEM12_PWR_ON10_POS (9)
#define GPM_PMG_PMG_PWR_EN_RET1_SET_RET_MEM12_PWR_ON90_MSK (0x00100)
#define GPM_PMG_PMG_PWR_EN_RET1_SET_RET_MEM12_PWR_ON90_POS (8)
#define GPM_PMG_PMG_PWR_EN_RET1_SET_RET_MEM11_PWR_ON10_MSK (0x00080)
#define GPM_PMG_PMG_PWR_EN_RET1_SET_RET_MEM11_PWR_ON10_POS (7)
#define GPM_PMG_PMG_PWR_EN_RET1_SET_RET_MEM11_PWR_ON90_MSK (0x00040)
#define GPM_PMG_PMG_PWR_EN_RET1_SET_RET_MEM11_PWR_ON90_POS (6)
#define GPM_PMG_PMG_PWR_EN_RET1_SET_RET_MEM10_PWR_ON10_MSK (0x00020)
#define GPM_PMG_PMG_PWR_EN_RET1_SET_RET_MEM10_PWR_ON10_POS (5)
#define GPM_PMG_PMG_PWR_EN_RET1_SET_RET_MEM10_PWR_ON90_MSK (0x00010)
#define GPM_PMG_PMG_PWR_EN_RET1_SET_RET_MEM10_PWR_ON90_POS (4)
#define GPM_PMG_PMG_PWR_EN_RET1_SET_RET_MEM9_PWR_ON10_MSK (0x00008)
#define GPM_PMG_PMG_PWR_EN_RET1_SET_RET_MEM9_PWR_ON10_POS (3)
#define GPM_PMG_PMG_PWR_EN_RET1_SET_RET_MEM9_PWR_ON90_MSK (0x00004)
#define GPM_PMG_PMG_PWR_EN_RET1_SET_RET_MEM9_PWR_ON90_POS (2)
#define GPM_PMG_PMG_PWR_EN_RET1_SET_RET_MEM8_PWR_ON10_MSK (0x00002)
#define GPM_PMG_PMG_PWR_EN_RET1_SET_RET_MEM8_PWR_ON10_POS (1)
#define GPM_PMG_PMG_PWR_EN_RET1_SET_RET_MEM8_PWR_ON90_MSK (0x00001)
#define GPM_PMG_PMG_PWR_EN_RET1_SET_RET_MEM8_PWR_ON90_POS (0)
#define GPM_PMG_PMG_PWR_EN_RET1_CLR				 (BASE_ADDRESS_GPM_PMG + 0x74)
#define GPM_PMG_PMG_PWR_EN_RET1_CLR_PWR_ON_10_ACK_RET_MEM15_MSK (0x80000000)
#define GPM_PMG_PMG_PWR_EN_RET1_CLR_PWR_ON_10_ACK_RET_MEM15_POS (31)
#define GPM_PMG_PMG_PWR_EN_RET1_CLR_PWR_ON_90_ACK_RET_MEM15_MSK (0x40000000)
#define GPM_PMG_PMG_PWR_EN_RET1_CLR_PWR_ON_90_ACK_RET_MEM15_POS (30)
#define GPM_PMG_PMG_PWR_EN_RET1_CLR_PWR_ON_10_ACK_RET_MEM14_MSK (0x20000000)
#define GPM_PMG_PMG_PWR_EN_RET1_CLR_PWR_ON_10_ACK_RET_MEM14_POS (29)
#define GPM_PMG_PMG_PWR_EN_RET1_CLR_PWR_ON_90_ACK_RET_MEM14_MSK (0x10000000)
#define GPM_PMG_PMG_PWR_EN_RET1_CLR_PWR_ON_90_ACK_RET_MEM14_POS (28)
#define GPM_PMG_PMG_PWR_EN_RET1_CLR_PWR_ON_10_ACK_RET_MEM13_MSK (0x8000000)
#define GPM_PMG_PMG_PWR_EN_RET1_CLR_PWR_ON_10_ACK_RET_MEM13_POS (27)
#define GPM_PMG_PMG_PWR_EN_RET1_CLR_PWR_ON_90_ACK_RET_MEM13_MSK (0x4000000)
#define GPM_PMG_PMG_PWR_EN_RET1_CLR_PWR_ON_90_ACK_RET_MEM13_POS (26)
#define GPM_PMG_PMG_PWR_EN_RET1_CLR_PWR_ON_10_ACK_RET_MEM12_MSK (0x2000000)
#define GPM_PMG_PMG_PWR_EN_RET1_CLR_PWR_ON_10_ACK_RET_MEM12_POS (25)
#define GPM_PMG_PMG_PWR_EN_RET1_CLR_PWR_ON_90_ACK_RET_MEM12_MSK (0x1000000)
#define GPM_PMG_PMG_PWR_EN_RET1_CLR_PWR_ON_90_ACK_RET_MEM12_POS (24)
#define GPM_PMG_PMG_PWR_EN_RET1_CLR_PWR_ON_10_ACK_RET_MEM11_MSK (0x800000)
#define GPM_PMG_PMG_PWR_EN_RET1_CLR_PWR_ON_10_ACK_RET_MEM11_POS (23)
#define GPM_PMG_PMG_PWR_EN_RET1_CLR_PWR_ON_90_ACK_RET_MEM11_MSK (0x400000)
#define GPM_PMG_PMG_PWR_EN_RET1_CLR_PWR_ON_90_ACK_RET_MEM11_POS (22)
#define GPM_PMG_PMG_PWR_EN_RET1_CLR_PWR_ON_10_ACK_RET_MEM10_MSK (0x200000)
#define GPM_PMG_PMG_PWR_EN_RET1_CLR_PWR_ON_10_ACK_RET_MEM10_POS (21)
#define GPM_PMG_PMG_PWR_EN_RET1_CLR_PWR_ON_90_ACK_RET_MEM10_MSK (0x100000)
#define GPM_PMG_PMG_PWR_EN_RET1_CLR_PWR_ON_90_ACK_RET_MEM10_POS (20)
#define GPM_PMG_PMG_PWR_EN_RET1_CLR_PWR_ON_10_ACK_RET_MEM9_MSK (0x80000)
#define GPM_PMG_PMG_PWR_EN_RET1_CLR_PWR_ON_10_ACK_RET_MEM9_POS (19)
#define GPM_PMG_PMG_PWR_EN_RET1_CLR_PWR_ON_90_ACK_RET_MEM9_MSK (0x40000)
#define GPM_PMG_PMG_PWR_EN_RET1_CLR_PWR_ON_90_ACK_RET_MEM9_POS (18)
#define GPM_PMG_PMG_PWR_EN_RET1_CLR_PWR_ON_10_ACK_RET_MEM8_MSK (0x20000)
#define GPM_PMG_PMG_PWR_EN_RET1_CLR_PWR_ON_10_ACK_RET_MEM8_POS (17)
#define GPM_PMG_PMG_PWR_EN_RET1_CLR_PWR_ON_90_ACK_RET_MEM8_MSK (0x10000)
#define GPM_PMG_PMG_PWR_EN_RET1_CLR_PWR_ON_90_ACK_RET_MEM8_POS (16)
#define GPM_PMG_PMG_PWR_EN_RET1_CLR_RET_MEM15_PWR_ON10_MSK (0x08000)
#define GPM_PMG_PMG_PWR_EN_RET1_CLR_RET_MEM15_PWR_ON10_POS (15)
#define GPM_PMG_PMG_PWR_EN_RET1_CLR_RET_MEM15_PWR_ON90_MSK (0x04000)
#define GPM_PMG_PMG_PWR_EN_RET1_CLR_RET_MEM15_PWR_ON90_POS (14)
#define GPM_PMG_PMG_PWR_EN_RET1_CLR_RET_MEM14_PWR_ON10_MSK (0x02000)
#define GPM_PMG_PMG_PWR_EN_RET1_CLR_RET_MEM14_PWR_ON10_POS (13)
#define GPM_PMG_PMG_PWR_EN_RET1_CLR_RET_MEM14_PWR_ON90_MSK (0x01000)
#define GPM_PMG_PMG_PWR_EN_RET1_CLR_RET_MEM14_PWR_ON90_POS (12)
#define GPM_PMG_PMG_PWR_EN_RET1_CLR_RET_MEM13_PWR_ON10_MSK (0x00800)
#define GPM_PMG_PMG_PWR_EN_RET1_CLR_RET_MEM13_PWR_ON10_POS (11)
#define GPM_PMG_PMG_PWR_EN_RET1_CLR_RET_MEM13_PWR_ON90_MSK (0x00400)
#define GPM_PMG_PMG_PWR_EN_RET1_CLR_RET_MEM13_PWR_ON90_POS (10)
#define GPM_PMG_PMG_PWR_EN_RET1_CLR_RET_MEM12_PWR_ON10_MSK (0x00200)
#define GPM_PMG_PMG_PWR_EN_RET1_CLR_RET_MEM12_PWR_ON10_POS (9)
#define GPM_PMG_PMG_PWR_EN_RET1_CLR_RET_MEM12_PWR_ON90_MSK (0x00100)
#define GPM_PMG_PMG_PWR_EN_RET1_CLR_RET_MEM12_PWR_ON90_POS (8)
#define GPM_PMG_PMG_PWR_EN_RET1_CLR_RET_MEM11_PWR_ON10_MSK (0x00080)
#define GPM_PMG_PMG_PWR_EN_RET1_CLR_RET_MEM11_PWR_ON10_POS (7)
#define GPM_PMG_PMG_PWR_EN_RET1_CLR_RET_MEM11_PWR_ON90_MSK (0x00040)
#define GPM_PMG_PMG_PWR_EN_RET1_CLR_RET_MEM11_PWR_ON90_POS (6)
#define GPM_PMG_PMG_PWR_EN_RET1_CLR_RET_MEM10_PWR_ON10_MSK (0x00020)
#define GPM_PMG_PMG_PWR_EN_RET1_CLR_RET_MEM10_PWR_ON10_POS (5)
#define GPM_PMG_PMG_PWR_EN_RET1_CLR_RET_MEM10_PWR_ON90_MSK (0x00010)
#define GPM_PMG_PMG_PWR_EN_RET1_CLR_RET_MEM10_PWR_ON90_POS (4)
#define GPM_PMG_PMG_PWR_EN_RET1_CLR_RET_MEM9_PWR_ON10_MSK (0x00008)
#define GPM_PMG_PMG_PWR_EN_RET1_CLR_RET_MEM9_PWR_ON10_POS (3)
#define GPM_PMG_PMG_PWR_EN_RET1_CLR_RET_MEM9_PWR_ON90_MSK (0x00004)
#define GPM_PMG_PMG_PWR_EN_RET1_CLR_RET_MEM9_PWR_ON90_POS (2)
#define GPM_PMG_PMG_PWR_EN_RET1_CLR_RET_MEM8_PWR_ON10_MSK (0x00002)
#define GPM_PMG_PMG_PWR_EN_RET1_CLR_RET_MEM8_PWR_ON10_POS (1)
#define GPM_PMG_PMG_PWR_EN_RET1_CLR_RET_MEM8_PWR_ON90_MSK (0x00001)
#define GPM_PMG_PMG_PWR_EN_RET1_CLR_RET_MEM8_PWR_ON90_POS (0)
#define BASE_ADDRESS_GPM_PMG_RST				 0xBC110280
#define GPM_PMG_RST_RST_REG						 (BASE_ADDRESS_GPM_PMG_RST + 0x0)
#define GPM_PMG_RST_RST_REG_MASK_RST_GSP_CLK_CTRL_MSK (0x00040)
#define GPM_PMG_RST_RST_REG_MASK_RST_GSP_CLK_CTRL_POS (6)
#define GPM_PMG_RST_RST_REG_IO_SYS_CLK_CTRL_RST_MSK (0x00020)
#define GPM_PMG_RST_RST_REG_IO_SYS_CLK_CTRL_RST_POS (5)
#define GPM_PMG_RST_RST_REG_GSP_RST_MSK			 (0x00010)
#define GPM_PMG_RST_RST_REG_GSP_RST_POS			 (4)
#define GPM_PMG_RST_RST_REG_PMP_RST_MSK			 (0x00008)
#define GPM_PMG_RST_RST_REG_PMP_RST_POS			 (3)
#define GPM_PMG_RST_RST_REG_MODEM_RST_MSK		 (0x00004)
#define GPM_PMG_RST_RST_REG_MODEM_RST_POS		 (2)
#define GPM_PMG_RST_RST_REG_MASK_RST_PMP_CLK_CTRL_MSK (0x00002)
#define GPM_PMG_RST_RST_REG_MASK_RST_PMP_CLK_CTRL_POS (1)
#define GPM_PMG_RST_RST_REG_MASK_RST_MODEM_CLK_CTRL_MSK (0x00001)
#define GPM_PMG_RST_RST_REG_MASK_RST_MODEM_CLK_CTRL_POS (0)
#define GPM_PMG_RST_RST_SET						 (BASE_ADDRESS_GPM_PMG_RST + 0x4)
#define GPM_PMG_RST_RST_SET_MASK_RST_GSP_CLK_CTRL_MSK (0x00040)
#define GPM_PMG_RST_RST_SET_MASK_RST_GSP_CLK_CTRL_POS (6)
#define GPM_PMG_RST_RST_SET_IO_SYS_CLK_CTRL_RST_MSK (0x00020)
#define GPM_PMG_RST_RST_SET_IO_SYS_CLK_CTRL_RST_POS (5)
#define GPM_PMG_RST_RST_SET_GSP_RST_MSK			 (0x00010)
#define GPM_PMG_RST_RST_SET_GSP_RST_POS			 (4)
#define GPM_PMG_RST_RST_SET_PMP_RST_MSK			 (0x00008)
#define GPM_PMG_RST_RST_SET_PMP_RST_POS			 (3)
#define GPM_PMG_RST_RST_SET_MODEM_RST_MSK		 (0x00004)
#define GPM_PMG_RST_RST_SET_MODEM_RST_POS		 (2)
#define GPM_PMG_RST_RST_SET_MASK_RST_PMP_CLK_CTRL_MSK (0x00002)
#define GPM_PMG_RST_RST_SET_MASK_RST_PMP_CLK_CTRL_POS (1)
#define GPM_PMG_RST_RST_SET_MASK_RST_MODEM_CLK_CTRL_MSK (0x00001)
#define GPM_PMG_RST_RST_SET_MASK_RST_MODEM_CLK_CTRL_POS (0)
#define GPM_PMG_RST_RST_CLR						 (BASE_ADDRESS_GPM_PMG_RST + 0x8)
#define GPM_PMG_RST_RST_CLR_MASK_RST_GSP_CLK_CTRL_MSK (0x00040)
#define GPM_PMG_RST_RST_CLR_MASK_RST_GSP_CLK_CTRL_POS (6)
#define GPM_PMG_RST_RST_CLR_IO_SYS_CLK_CTRL_RST_MSK (0x00020)
#define GPM_PMG_RST_RST_CLR_IO_SYS_CLK_CTRL_RST_POS (5)
#define GPM_PMG_RST_RST_CLR_GSP_RST_MSK			 (0x00010)
#define GPM_PMG_RST_RST_CLR_GSP_RST_POS			 (4)
#define GPM_PMG_RST_RST_CLR_PMP_RST_MSK			 (0x00008)
#define GPM_PMG_RST_RST_CLR_PMP_RST_POS			 (3)
#define GPM_PMG_RST_RST_CLR_MODEM_RST_MSK		 (0x00004)
#define GPM_PMG_RST_RST_CLR_MODEM_RST_POS		 (2)
#define GPM_PMG_RST_RST_CLR_MASK_RST_PMP_CLK_CTRL_MSK (0x00002)
#define GPM_PMG_RST_RST_CLR_MASK_RST_PMP_CLK_CTRL_POS (1)
#define GPM_PMG_RST_RST_CLR_MASK_RST_MODEM_CLK_CTRL_MSK (0x00001)
#define GPM_PMG_RST_RST_CLR_MASK_RST_MODEM_CLK_CTRL_POS (0)
#define BASE_ADDRESS_WKUP_PROCESSORS			 0xBC110300
#define WKUP_PROCESSORS_PMG_WAKEUP_MASK_LTE0	 (BASE_ADDRESS_WKUP_PROCESSORS + 0x00)
#define WKUP_PROCESSORS_PMG_WAKEUP_MASK_LTE0_WAKEUP_MASK_MSK (0xFFFFFFFF)
#define WKUP_PROCESSORS_PMG_WAKEUP_MASK_LTE0_WAKEUP_MASK_POS (0)
#define WKUP_PROCESSORS_PMG_WAKEUP_MASK_LTE1	 (BASE_ADDRESS_WKUP_PROCESSORS + 0x04)
#define WKUP_PROCESSORS_PMG_WAKEUP_MASK_LTE1_WAKEUP_MASK_MSK (0x0001F)
#define WKUP_PROCESSORS_PMG_WAKEUP_MASK_LTE1_WAKEUP_MASK_POS (0)
#define WKUP_PROCESSORS_PMG_WAKEUP_STAT_LTE0	 (BASE_ADDRESS_WKUP_PROCESSORS + 0x08)
#define WKUP_PROCESSORS_PMG_WAKEUP_STAT_LTE0_WAKEUP_STAT_MSK (0xFFFFFFFF)
#define WKUP_PROCESSORS_PMG_WAKEUP_STAT_LTE0_WAKEUP_STAT_POS (0)
#define WKUP_PROCESSORS_PMG_WAKEUP_STAT_LTE1	 (BASE_ADDRESS_WKUP_PROCESSORS + 0x0C)
#define WKUP_PROCESSORS_PMG_WAKEUP_STAT_LTE1_WAKEUP_STAT_MSK (0x0001F)
#define WKUP_PROCESSORS_PMG_WAKEUP_STAT_LTE1_WAKEUP_STAT_POS (0)
#define WKUP_PROCESSORS_PMG_WAKEUP_MASK_NET0	 (BASE_ADDRESS_WKUP_PROCESSORS + 0x10)
#define WKUP_PROCESSORS_PMG_WAKEUP_MASK_NET0_WAKEUP_MASK_MSK (0xFFFFFFFF)
#define WKUP_PROCESSORS_PMG_WAKEUP_MASK_NET0_WAKEUP_MASK_POS (0)
#define WKUP_PROCESSORS_PMG_WAKEUP_MASK_NET1	 (BASE_ADDRESS_WKUP_PROCESSORS + 0x14)
#define WKUP_PROCESSORS_PMG_WAKEUP_MASK_NET1_WAKEUP_MASK_MSK (0x0001F)
#define WKUP_PROCESSORS_PMG_WAKEUP_MASK_NET1_WAKEUP_MASK_POS (0)
#define WKUP_PROCESSORS_PMG_WAKEUP_STAT_NET0	 (BASE_ADDRESS_WKUP_PROCESSORS + 0x18)
#define WKUP_PROCESSORS_PMG_WAKEUP_STAT_NET0_WAKEUP_STAT_MSK (0xFFFFFFFF)
#define WKUP_PROCESSORS_PMG_WAKEUP_STAT_NET0_WAKEUP_STAT_POS (0)
#define WKUP_PROCESSORS_PMG_WAKEUP_STAT_NET1	 (BASE_ADDRESS_WKUP_PROCESSORS + 0x1C)
#define WKUP_PROCESSORS_PMG_WAKEUP_STAT_NET1_WAKEUP_STAT_MSK (0x0001F)
#define WKUP_PROCESSORS_PMG_WAKEUP_STAT_NET1_WAKEUP_STAT_POS (0)
#define WKUP_PROCESSORS_PMG_WAKEUP_MASK_PMP0	 (BASE_ADDRESS_WKUP_PROCESSORS + 0x20)
#define WKUP_PROCESSORS_PMG_WAKEUP_MASK_PMP0_WAKEUP_MASK_MSK (0xFFFFFFFF)
#define WKUP_PROCESSORS_PMG_WAKEUP_MASK_PMP0_WAKEUP_MASK_POS (0)
#define WKUP_PROCESSORS_PMG_WAKEUP_MASK_PMP1	 (BASE_ADDRESS_WKUP_PROCESSORS + 0x24)
#define WKUP_PROCESSORS_PMG_WAKEUP_MASK_PMP1_WAKEUP_MASK_MSK (0x0001F)
#define WKUP_PROCESSORS_PMG_WAKEUP_MASK_PMP1_WAKEUP_MASK_POS (0)
#define WKUP_PROCESSORS_PMG_WAKEUP_STAT_PMP0	 (BASE_ADDRESS_WKUP_PROCESSORS + 0x28)
#define WKUP_PROCESSORS_PMG_WAKEUP_STAT_PMP0_WAKEUP_STAT_MSK (0xFFFFFFFF)
#define WKUP_PROCESSORS_PMG_WAKEUP_STAT_PMP0_WAKEUP_STAT_POS (0)
#define WKUP_PROCESSORS_PMG_WAKEUP_STAT_PMP1	 (BASE_ADDRESS_WKUP_PROCESSORS + 0x2C)
#define WKUP_PROCESSORS_PMG_WAKEUP_STAT_PMP1_WAKEUP_STAT_MSK (0x0001F)
#define WKUP_PROCESSORS_PMG_WAKEUP_STAT_PMP1_WAKEUP_STAT_POS (0)
#define WKUP_PROCESSORS_PMG_WAKEUP_MASK_MCU0	 (BASE_ADDRESS_WKUP_PROCESSORS + 0x30)
#define WKUP_PROCESSORS_PMG_WAKEUP_MASK_MCU0_WAKEUP_MASK_MSK (0xFFFFFFFF)
#define WKUP_PROCESSORS_PMG_WAKEUP_MASK_MCU0_WAKEUP_MASK_POS (0)
#define WKUP_PROCESSORS_PMG_WAKEUP_MASK_MCU1	 (BASE_ADDRESS_WKUP_PROCESSORS + 0x34)
#define WKUP_PROCESSORS_PMG_WAKEUP_MASK_MCU1_WAKEUP_MASK_MSK (0x0001F)
#define WKUP_PROCESSORS_PMG_WAKEUP_MASK_MCU1_WAKEUP_MASK_POS (0)
#define WKUP_PROCESSORS_PMG_WAKEUP_STAT_MCU0	 (BASE_ADDRESS_WKUP_PROCESSORS + 0x38)
#define WKUP_PROCESSORS_PMG_WAKEUP_STAT_MCU0_WAKEUP_STAT_MSK (0xFFFFFFFF)
#define WKUP_PROCESSORS_PMG_WAKEUP_STAT_MCU0_WAKEUP_STAT_POS (0)
#define WKUP_PROCESSORS_PMG_WAKEUP_STAT_MCU1	 (BASE_ADDRESS_WKUP_PROCESSORS + 0x3C)
#define WKUP_PROCESSORS_PMG_WAKEUP_STAT_MCU1_WAKEUP_STAT_MSK (0x0001F)
#define WKUP_PROCESSORS_PMG_WAKEUP_STAT_MCU1_WAKEUP_STAT_POS (0)
#define WKUP_PROCESSORS_PMG_WAKEUP_MASK_GPM0	 (BASE_ADDRESS_WKUP_PROCESSORS + 0x40)
#define WKUP_PROCESSORS_PMG_WAKEUP_MASK_GPM0_WAKEUP_MASK_MSK (0xFFFFFFFF)
#define WKUP_PROCESSORS_PMG_WAKEUP_MASK_GPM0_WAKEUP_MASK_POS (0)
#define WKUP_PROCESSORS_PMG_WAKEUP_MASK_GPM1	 (BASE_ADDRESS_WKUP_PROCESSORS + 0x44)
#define WKUP_PROCESSORS_PMG_WAKEUP_MASK_GPM1_WAKEUP_MASK_MSK (0x0001F)
#define WKUP_PROCESSORS_PMG_WAKEUP_MASK_GPM1_WAKEUP_MASK_POS (0)
#define WKUP_PROCESSORS_PMG_WAKEUP_STAT_GPM0	 (BASE_ADDRESS_WKUP_PROCESSORS + 0x48)
#define WKUP_PROCESSORS_PMG_WAKEUP_STAT_GPM0_WAKEUP_STAT_MSK (0xFFFFFFFF)
#define WKUP_PROCESSORS_PMG_WAKEUP_STAT_GPM0_WAKEUP_STAT_POS (0)
#define WKUP_PROCESSORS_PMG_WAKEUP_STAT_GPM1	 (BASE_ADDRESS_WKUP_PROCESSORS + 0x4C)
#define WKUP_PROCESSORS_PMG_WAKEUP_STAT_GPM1_WAKEUP_STAT_MSK (0x0001F)
#define WKUP_PROCESSORS_PMG_WAKEUP_STAT_GPM1_WAKEUP_STAT_POS (0)
#define BASE_ADDRESS_CLKDIV_WAKEUP				 0xBC110400
#define CLKDIV_WAKEUP_CLKDIV_WAKEUP				 (BASE_ADDRESS_CLKDIV_WAKEUP + 0x00)
#define CLKDIV_WAKEUP_CLKDIV_WAKEUP_CLKDIV_EN_MSK (0x00004)
#define CLKDIV_WAKEUP_CLKDIV_WAKEUP_CLKDIV_EN_POS (2)
#define CLKDIV_WAKEUP_CLKDIV_WAKEUP_CLKDIV_LAST_MASK_MSK (0x00002)
#define CLKDIV_WAKEUP_CLKDIV_WAKEUP_CLKDIV_LAST_MASK_POS (1)
#define CLKDIV_WAKEUP_CLKDIV_WAKEUP_CLKDIV_RST_MSK (0x00001)
#define CLKDIV_WAKEUP_CLKDIV_WAKEUP_CLKDIV_RST_POS (0)
#define BASE_ADDRESS_MASK_WKUP_PAR				 0xBC110500
#define MASK_WKUP_PAR_WAKEUP_PAR_MASK_LTE0		 (BASE_ADDRESS_MASK_WKUP_PAR + 0x0)
#define MASK_WKUP_PAR_WAKEUP_PAR_MASK_LTE0_WAKEUP_PAR_MASK_LTE0_MSK (0xFFFFFFFF)
#define MASK_WKUP_PAR_WAKEUP_PAR_MASK_LTE0_WAKEUP_PAR_MASK_LTE0_POS (0)
#define MASK_WKUP_PAR_WAKEUP_PAR_MASK_LTE1		 (BASE_ADDRESS_MASK_WKUP_PAR + 0x4)
#define MASK_WKUP_PAR_WAKEUP_PAR_MASK_LTE1_WAKEUP_PAR_MASK_LTE1_MSK (0x0001F)
#define MASK_WKUP_PAR_WAKEUP_PAR_MASK_LTE1_WAKEUP_PAR_MASK_LTE1_POS (0)
#define MASK_WKUP_PAR_WAKEUP_PAR_MASK_NET0		 (BASE_ADDRESS_MASK_WKUP_PAR + 0x8)
#define MASK_WKUP_PAR_WAKEUP_PAR_MASK_NET0_WAKEUP_PAR_MASK_NET0_MSK (0xFFFFFFFF)
#define MASK_WKUP_PAR_WAKEUP_PAR_MASK_NET0_WAKEUP_PAR_MASK_NET0_POS (0)
#define MASK_WKUP_PAR_WAKEUP_PAR_MASK_NET1		 (BASE_ADDRESS_MASK_WKUP_PAR + 0xC)
#define MASK_WKUP_PAR_WAKEUP_PAR_MASK_NET1_WAKEUP_PAR_MASK_NET1_MSK (0x0001F)
#define MASK_WKUP_PAR_WAKEUP_PAR_MASK_NET1_WAKEUP_PAR_MASK_NET1_POS (0)
#define MASK_WKUP_PAR_WAKEUP_PAR_MASK_PMP0		 (BASE_ADDRESS_MASK_WKUP_PAR + 0x10)
#define MASK_WKUP_PAR_WAKEUP_PAR_MASK_PMP0_WAKEUP_PAR_MASK_PMP0_MSK (0xFFFFFFFF)
#define MASK_WKUP_PAR_WAKEUP_PAR_MASK_PMP0_WAKEUP_PAR_MASK_PMP0_POS (0)
#define MASK_WKUP_PAR_WAKEUP_PAR_MASK_PMP1		 (BASE_ADDRESS_MASK_WKUP_PAR + 0x14)
#define MASK_WKUP_PAR_WAKEUP_PAR_MASK_PMP1_WAKEUP_PAR_MASK_PMP1_MSK (0x0001F)
#define MASK_WKUP_PAR_WAKEUP_PAR_MASK_PMP1_WAKEUP_PAR_MASK_PMP1_POS (0)
#define MASK_WKUP_PAR_WAKEUP_PAR_MASK_MCU0		 (BASE_ADDRESS_MASK_WKUP_PAR + 0x18)
#define MASK_WKUP_PAR_WAKEUP_PAR_MASK_MCU0_WAKEUP_PAR_MASK_MCU0_MSK (0xFFFFFFFF)
#define MASK_WKUP_PAR_WAKEUP_PAR_MASK_MCU0_WAKEUP_PAR_MASK_MCU0_POS (0)
#define MASK_WKUP_PAR_WAKEUP_PAR_MASK_MCU1		 (BASE_ADDRESS_MASK_WKUP_PAR + 0x1C)
#define MASK_WKUP_PAR_WAKEUP_PAR_MASK_MCU1_WAKEUP_PAR_MASK_MCU1_MSK (0x0001F)
#define MASK_WKUP_PAR_WAKEUP_PAR_MASK_MCU1_WAKEUP_PAR_MASK_MCU1_POS (0)
#define MASK_WKUP_PAR_WAKEUP_PAR_MASK_GPM0		 (BASE_ADDRESS_MASK_WKUP_PAR + 0x20)
#define MASK_WKUP_PAR_WAKEUP_PAR_MASK_GPM0_WAKEUP_PAR_MASK_GPM0_MSK (0xFFFFFFFF)
#define MASK_WKUP_PAR_WAKEUP_PAR_MASK_GPM0_WAKEUP_PAR_MASK_GPM0_POS (0)
#define MASK_WKUP_PAR_WAKEUP_PAR_MASK_GPM1		 (BASE_ADDRESS_MASK_WKUP_PAR + 0x24)
#define MASK_WKUP_PAR_WAKEUP_PAR_MASK_GPM1_WAKEUP_PAR_MASK_GPM1_MSK (0x0001F)
#define MASK_WKUP_PAR_WAKEUP_PAR_MASK_GPM1_WAKEUP_PAR_MASK_GPM1_POS (0)
#define BASE_ADDRESS_GPM_CTRL					 0xBC110600
#define GPM_CTRL_GPMCTRL_CFG					 (BASE_ADDRESS_GPM_CTRL + 0x0)
#define GPM_CTRL_GPMCTRL_CFG_CMD_BASE_ADDRESS_MSK (0x01F80)
#define GPM_CTRL_GPMCTRL_CFG_CMD_BASE_ADDRESS_POS (7)
#define GPM_CTRL_GPMCTRL_CFG_FORCE_BLOCK_MODE_MSK (0x00040)
#define GPM_CTRL_GPMCTRL_CFG_FORCE_BLOCK_MODE_POS (6)
#define GPM_CTRL_GPMCTRL_CFG_BRANCH_REG_MSK		 (0x0003C)
#define GPM_CTRL_GPMCTRL_CFG_BRANCH_REG_POS		 (2)
#define GPM_CTRL_GPMCTRL_CFG_STATE_TRIGGER_MSK	 (0x00002)
#define GPM_CTRL_GPMCTRL_CFG_STATE_TRIGGER_POS	 (1)
#define GPM_CTRL_GPMCTRL_CFG_PWR_DOWN_PULSE_MSK	 (0x00001)
#define GPM_CTRL_GPMCTRL_CFG_PWR_DOWN_PULSE_POS	 (0)
#define GPM_CTRL_GPMCTRL_LOOP					 (BASE_ADDRESS_GPM_CTRL + 0x4)
#define GPM_CTRL_GPMCTRL_LOOP_LOOP_CNT_STAT_MSK	 (0xFF0000)
#define GPM_CTRL_GPMCTRL_LOOP_LOOP_CNT_STAT_POS	 (16)
#define GPM_CTRL_GPMCTRL_LOOP_LOOP_CNT_SET_MSK	 (0x00100)
#define GPM_CTRL_GPMCTRL_LOOP_LOOP_CNT_SET_POS	 (8)
#define GPM_CTRL_GPMCTRL_LOOP_LOOP_CNT_VAL_MSK	 (0x000FF)
#define GPM_CTRL_GPMCTRL_LOOP_LOOP_CNT_VAL_POS	 (0)
#define GPM_CTRL_GPMCTRL_STAT					 (BASE_ADDRESS_GPM_CTRL + 0x8)
#define GPM_CTRL_GPMCTRL_STAT_PWR_UP_INT_MSK	 (0x00200)
#define GPM_CTRL_GPMCTRL_STAT_PWR_UP_INT_POS	 (9)
#define GPM_CTRL_GPMCTRL_STAT_PWR_UP_STATE_MSK	 (0x00100)
#define GPM_CTRL_GPMCTRL_STAT_PWR_UP_STATE_POS	 (8)
#define GPM_CTRL_GPMCTRL_STAT_CUR_CMD_ADDR_MSK	 (0x000FF)
#define GPM_CTRL_GPMCTRL_STAT_CUR_CMD_ADDR_POS	 (0)
#define GPM_CTRL_GPMCTRL_PWR_ON_INT_CFG			 (BASE_ADDRESS_GPM_CTRL + 0xC)
#define GPM_CTRL_GPMCTRL_PWR_ON_INT_CFG_PWR_ON_INT_CLR_MSK (0x00002)
#define GPM_CTRL_GPMCTRL_PWR_ON_INT_CFG_PWR_ON_INT_CLR_POS (1)
#define GPM_CTRL_GPMCTRL_PWR_ON_INT_CFG_PWR_ON_INT_EN_MSK (0x00001)
#define GPM_CTRL_GPMCTRL_PWR_ON_INT_CFG_PWR_ON_INT_EN_POS (0)
#define GPM_CTRL_GPMCTRL_NOP_REG				 (BASE_ADDRESS_GPM_CTRL + 0x10)
#define GPM_CTRL_GPMCTRL_NOP_REG_DATA_MSK		 (0x00001)
#define GPM_CTRL_GPMCTRL_NOP_REG_DATA_POS		 (0)
#define BASE_ADDRESS_GPM_CLK_CONTROL			 0xBC110700
#define GPM_CLK_CONTROL_GPMCLK_REQ_GPM_BYP		 (BASE_ADDRESS_GPM_CLK_CONTROL + 0x000)
#define GPM_CLK_CONTROL_GPMCLK_REQ_GPM_BYP_GPM_GSP_DEBUG_MSK (0x02000)
#define GPM_CLK_CONTROL_GPMCLK_REQ_GPM_BYP_GPM_GSP_DEBUG_POS (13)
#define GPM_CLK_CONTROL_GPMCLK_REQ_GPM_BYP_GPM_REGGSP_MSK (0x01000)
#define GPM_CLK_CONTROL_GPMCLK_REQ_GPM_BYP_GPM_REGGSP_POS (12)
#define GPM_CLK_CONTROL_GPMCLK_REQ_GPM_BYP_GPM_UART3_MSK (0x00800)
#define GPM_CLK_CONTROL_GPMCLK_REQ_GPM_BYP_GPM_UART3_POS (11)
#define GPM_CLK_CONTROL_GPMCLK_REQ_GPM_BYP_GPM_GSP_MSK (0x00400)
#define GPM_CLK_CONTROL_GPMCLK_REQ_GPM_BYP_GPM_GSP_POS (10)
#define GPM_CLK_CONTROL_GPMCLK_REQ_GPM_BYP_GPM_SSX_MSK (0x00200)
#define GPM_CLK_CONTROL_GPMCLK_REQ_GPM_BYP_GPM_SSX_POS (9)
#define GPM_CLK_CONTROL_GPMCLK_REQ_GPM_BYP_GPM_BIST_MSK (0x00100)
#define GPM_CLK_CONTROL_GPMCLK_REQ_GPM_BYP_GPM_BIST_POS (8)
#define GPM_CLK_CONTROL_GPMCLK_REQ_GPM_BYP_GPM_AUXADC_MSK (0x00080)
#define GPM_CLK_CONTROL_GPMCLK_REQ_GPM_BYP_GPM_AUXADC_POS (7)
#define GPM_CLK_CONTROL_GPMCLK_REQ_GPM_BYP_GPM_REGGPM_MSK (0x00040)
#define GPM_CLK_CONTROL_GPMCLK_REQ_GPM_BYP_GPM_REGGPM_POS (6)
#define GPM_CLK_CONTROL_GPMCLK_REQ_GPM_BYP_GPM_RTC_IF_MSK (0x00020)
#define GPM_CLK_CONTROL_GPMCLK_REQ_GPM_BYP_GPM_RTC_IF_POS (5)
#define GPM_CLK_CONTROL_GPMCLK_REQ_GPM_BYP_GPM_PSRAM_MSK (0x00010)
#define GPM_CLK_CONTROL_GPMCLK_REQ_GPM_BYP_GPM_PSRAM_POS (4)
#define GPM_CLK_CONTROL_GPMCLK_REQ_GPM_BYP_GPM_PMG_SW_MSK (0x00008)
#define GPM_CLK_CONTROL_GPMCLK_REQ_GPM_BYP_GPM_PMG_SW_POS (3)
#define GPM_CLK_CONTROL_GPMCLK_REQ_GPM_BYP_GPM_WAKEUP_MSK (0x00004)
#define GPM_CLK_CONTROL_GPMCLK_REQ_GPM_BYP_GPM_WAKEUP_POS (2)
#define GPM_CLK_CONTROL_GPMCLK_REQ_GPM_BYP_GPM_SYS_MSK (0x00002)
#define GPM_CLK_CONTROL_GPMCLK_REQ_GPM_BYP_GPM_SYS_POS (1)
#define GPM_CLK_CONTROL_GPMCLK_REQ_GPM_BYP_GPM_AO_MSK (0x00001)
#define GPM_CLK_CONTROL_GPMCLK_REQ_GPM_BYP_GPM_AO_POS (0)
#define GPM_CLK_CONTROL_GPMCLK_REQ_GPM_EN		 (BASE_ADDRESS_GPM_CLK_CONTROL + 0x004)
#define GPM_CLK_CONTROL_GPMCLK_REQ_GPM_EN_GPM_GSP_DEBUG_MSK (0x02000)
#define GPM_CLK_CONTROL_GPMCLK_REQ_GPM_EN_GPM_GSP_DEBUG_POS (13)
#define GPM_CLK_CONTROL_GPMCLK_REQ_GPM_EN_GPM_REGGSP_MSK (0x01000)
#define GPM_CLK_CONTROL_GPMCLK_REQ_GPM_EN_GPM_REGGSP_POS (12)
#define GPM_CLK_CONTROL_GPMCLK_REQ_GPM_EN_GPM_UART3_MSK (0x00800)
#define GPM_CLK_CONTROL_GPMCLK_REQ_GPM_EN_GPM_UART3_POS (11)
#define GPM_CLK_CONTROL_GPMCLK_REQ_GPM_EN_GPM_GSP_MSK (0x00400)
#define GPM_CLK_CONTROL_GPMCLK_REQ_GPM_EN_GPM_GSP_POS (10)
#define GPM_CLK_CONTROL_GPMCLK_REQ_GPM_EN_GPM_SSX_MSK (0x00200)
#define GPM_CLK_CONTROL_GPMCLK_REQ_GPM_EN_GPM_SSX_POS (9)
#define GPM_CLK_CONTROL_GPMCLK_REQ_GPM_EN_GPM_BIST_MSK (0x00100)
#define GPM_CLK_CONTROL_GPMCLK_REQ_GPM_EN_GPM_BIST_POS (8)
#define GPM_CLK_CONTROL_GPMCLK_REQ_GPM_EN_GPM_AUXADC_MSK (0x00080)
#define GPM_CLK_CONTROL_GPMCLK_REQ_GPM_EN_GPM_AUXADC_POS (7)
#define GPM_CLK_CONTROL_GPMCLK_REQ_GPM_EN_GPM_REGGPM_MSK (0x00040)
#define GPM_CLK_CONTROL_GPMCLK_REQ_GPM_EN_GPM_REGGPM_POS (6)
#define GPM_CLK_CONTROL_GPMCLK_REQ_GPM_EN_GPM_RTC_IF_MSK (0x00020)
#define GPM_CLK_CONTROL_GPMCLK_REQ_GPM_EN_GPM_RTC_IF_POS (5)
#define GPM_CLK_CONTROL_GPMCLK_REQ_GPM_EN_GPM_PSRAM_MSK (0x00010)
#define GPM_CLK_CONTROL_GPMCLK_REQ_GPM_EN_GPM_PSRAM_POS (4)
#define GPM_CLK_CONTROL_GPMCLK_REQ_GPM_EN_GPM_PMG_SW_MSK (0x00008)
#define GPM_CLK_CONTROL_GPMCLK_REQ_GPM_EN_GPM_PMG_SW_POS (3)
#define GPM_CLK_CONTROL_GPMCLK_REQ_GPM_EN_GPM_WAKEUP_MSK (0x00004)
#define GPM_CLK_CONTROL_GPMCLK_REQ_GPM_EN_GPM_WAKEUP_POS (2)
#define GPM_CLK_CONTROL_GPMCLK_REQ_GPM_EN_GPM_SYS_MSK (0x00002)
#define GPM_CLK_CONTROL_GPMCLK_REQ_GPM_EN_GPM_SYS_POS (1)
#define GPM_CLK_CONTROL_GPMCLK_REQ_GPM_EN_GPM_AO_MSK (0x00001)
#define GPM_CLK_CONTROL_GPMCLK_REQ_GPM_EN_GPM_AO_POS (0)
#define GPM_CLK_CONTROL_GPMCLK_CFG				 (BASE_ADDRESS_GPM_CLK_CONTROL + 0x008)
#define GPM_CLK_CONTROL_GPMCLK_CFG_GPMCLK_LP_GF_FORCE1_MSK (0x00800)
#define GPM_CLK_CONTROL_GPMCLK_CFG_GPMCLK_LP_GF_FORCE1_POS (11)
#define GPM_CLK_CONTROL_GPMCLK_CFG_GPMCLK_TOP_GF_FORCE1_MSK (0x00400)
#define GPM_CLK_CONTROL_GPMCLK_CFG_GPMCLK_TOP_GF_FORCE1_POS (10)
#define GPM_CLK_CONTROL_GPMCLK_CFG_GPMCLK_FAST_GF_FORCE1_MSK (0x00200)
#define GPM_CLK_CONTROL_GPMCLK_CFG_GPMCLK_FAST_GF_FORCE1_POS (9)
#define GPM_CLK_CONTROL_GPMCLK_CFG_GPMCLK_SLOW_GF_FORCE1_MSK (0x00100)
#define GPM_CLK_CONTROL_GPMCLK_CFG_GPMCLK_SLOW_GF_FORCE1_POS (8)
#define GPM_CLK_CONTROL_GPMCLK_CFG_GPMCLK_LP_GF_SEL_MSK (0x00080)
#define GPM_CLK_CONTROL_GPMCLK_CFG_GPMCLK_LP_GF_SEL_POS (7)
#define GPM_CLK_CONTROL_GPMCLK_CFG_GPMCLK_LP_GF_RST_MSK (0x00040)
#define GPM_CLK_CONTROL_GPMCLK_CFG_GPMCLK_LP_GF_RST_POS (6)
#define GPM_CLK_CONTROL_GPMCLK_CFG_GPMCLK_TOP_GF_SEL_MSK (0x00020)
#define GPM_CLK_CONTROL_GPMCLK_CFG_GPMCLK_TOP_GF_SEL_POS (5)
#define GPM_CLK_CONTROL_GPMCLK_CFG_GPMCLK_TOP_GF_RST_MSK (0x00010)
#define GPM_CLK_CONTROL_GPMCLK_CFG_GPMCLK_TOP_GF_RST_POS (4)
#define GPM_CLK_CONTROL_GPMCLK_CFG_GPMCLK_FAST_GF_SEL_MSK (0x00008)
#define GPM_CLK_CONTROL_GPMCLK_CFG_GPMCLK_FAST_GF_SEL_POS (3)
#define GPM_CLK_CONTROL_GPMCLK_CFG_GPMCLK_FAST_GF_RST_MSK (0x00004)
#define GPM_CLK_CONTROL_GPMCLK_CFG_GPMCLK_FAST_GF_RST_POS (2)
#define GPM_CLK_CONTROL_GPMCLK_CFG_GPMCLK_SLOW_GF_SEL_MSK (0x00002)
#define GPM_CLK_CONTROL_GPMCLK_CFG_GPMCLK_SLOW_GF_SEL_POS (1)
#define GPM_CLK_CONTROL_GPMCLK_CFG_GPMCLK_SLOW_GF_RST_MSK (0x00001)
#define GPM_CLK_CONTROL_GPMCLK_CFG_GPMCLK_SLOW_GF_RST_POS (0)
#define GPM_CLK_CONTROL_EXT32K_CLK_CFG			 (BASE_ADDRESS_GPM_CLK_CONTROL + 0x00C)
#define GPM_CLK_CONTROL_EXT32K_CLK_CFG_EXT32K_DIV_CNT_SET_VAL_MSK (0xFFFF0000)
#define GPM_CLK_CONTROL_EXT32K_CLK_CFG_EXT32K_DIV_CNT_SET_VAL_POS (16)
#define GPM_CLK_CONTROL_EXT32K_CLK_CFG_EXT32K_STAT_MSK (0x08000)
#define GPM_CLK_CONTROL_EXT32K_CLK_CFG_EXT32K_STAT_POS (15)
#define GPM_CLK_CONTROL_EXT32K_CLK_CFG_EXT32K_DIV_CLR_MSK (0x00004)
#define GPM_CLK_CONTROL_EXT32K_CLK_CFG_EXT32K_DIV_CLR_POS (2)
#define GPM_CLK_CONTROL_EXT32K_CLK_CFG_EXT32K_DIV_EN_MSK (0x00002)
#define GPM_CLK_CONTROL_EXT32K_CLK_CFG_EXT32K_DIV_EN_POS (1)
#define GPM_CLK_CONTROL_EXT32K_CLK_CFG_EXT32K_SOURCE_IO_OR_DIVXO_MSK (0x00001)
#define GPM_CLK_CONTROL_EXT32K_CLK_CFG_EXT32K_SOURCE_IO_OR_DIVXO_POS (0)
#define GPM_CLK_CONTROL_BOOTCLK_CFG				 (BASE_ADDRESS_GPM_CLK_CONTROL + 0x010)
#define GPM_CLK_CONTROL_BOOTCLK_CFG_BOOTCLK_FORCE_REFCLK_MSK (0x00100)
#define GPM_CLK_CONTROL_BOOTCLK_CFG_BOOTCLK_FORCE_REFCLK_POS (8)
#define GPM_CLK_CONTROL_BOOTCLK_CFG_BOOTCLK_SEL_OTP_MSK (0x00030)
#define GPM_CLK_CONTROL_BOOTCLK_CFG_BOOTCLK_SEL_OTP_POS (4)
#define GPM_CLK_CONTROL_BOOTCLK_CFG_BOOTCLK_GF_SEL_MSK (0x00002)
#define GPM_CLK_CONTROL_BOOTCLK_CFG_BOOTCLK_GF_SEL_POS (1)
#define GPM_CLK_CONTROL_BOOTCLK_CFG_BOOTCLK_GF_RST_MSK (0x00001)
#define GPM_CLK_CONTROL_BOOTCLK_CFG_BOOTCLK_GF_RST_POS (0)
#define GPM_CLK_CONTROL_CLK32K_REQ_GPM_BYP		 (BASE_ADDRESS_GPM_CLK_CONTROL + 0x014)
#define GPM_CLK_CONTROL_CLK32K_REQ_GPM_BYP_GPM_WAKEUP_MSK (0x00001)
#define GPM_CLK_CONTROL_CLK32K_REQ_GPM_BYP_GPM_WAKEUP_POS (0)
#define GPM_CLK_CONTROL_CLK32K_REQ_GPM_EN		 (BASE_ADDRESS_GPM_CLK_CONTROL + 0x018)
#define GPM_CLK_CONTROL_CLK32K_REQ_GPM_EN_GPM_WAKEUP_MSK (0x00001)
#define GPM_CLK_CONTROL_CLK32K_REQ_GPM_EN_GPM_WAKEUP_POS (0)
#define GPM_CLK_CONTROL_REFCLK_CFG				 (BASE_ADDRESS_GPM_CLK_CONTROL + 0x01C)
#define GPM_CLK_CONTROL_REFCLK_CFG_REFCLK_SEL_EXT_MSK (0x00001)
#define GPM_CLK_CONTROL_REFCLK_CFG_REFCLK_SEL_EXT_POS (0)
#define GPM_CLK_CONTROL_GPMCLK_RETCLK_CFG		 (BASE_ADDRESS_GPM_CLK_CONTROL + 0x020)
#define GPM_CLK_CONTROL_GPMCLK_RETCLK_CFG_CLK_SRC_SEL_MSK (0x00004)
#define GPM_CLK_CONTROL_GPMCLK_RETCLK_CFG_CLK_SRC_SEL_POS (2)
#define GPM_CLK_CONTROL_GPMCLK_RETCLK_CFG_PLL0_DIV_CTRL_MSK (0x00070)
#define GPM_CLK_CONTROL_GPMCLK_RETCLK_CFG_PLL0_DIV_CTRL_POS (4)
#define GPM_CLK_CONTROL_GPMCLK_RETCLK_CFG_GPMCLK_RETCLK_DIV_CTRL_MSK (0x00700)
#define GPM_CLK_CONTROL_GPMCLK_RETCLK_CFG_GPMCLK_RETCLK_DIV_CTRL_POS (8)
#define BASE_ADDRESS_GPM_RST_CONTROL			 0xBC110800
#define GPM_RST_CONTROL_RST_CAUSE				 (BASE_ADDRESS_GPM_RST_CONTROL + 0x000)
#define GPM_RST_CONTROL_RST_CAUSE_RST_CAUSE_MSK	 (0xFFFFF)
#define GPM_RST_CONTROL_RST_CAUSE_RST_CAUSE_POS	 (0)
#define GPM_RST_CONTROL_MASTER_SOFT_RST			 (BASE_ADDRESS_GPM_RST_CONTROL + 0x004)
#define GPM_RST_CONTROL_MASTER_SOFT_RST_MASTER_SOFT_RST_MSK (0x03FFF)
#define GPM_RST_CONTROL_MASTER_SOFT_RST_MASTER_SOFT_RST_POS (0)
#define GPM_RST_CONTROL_GPM_RESET_REG_SET		 (BASE_ADDRESS_GPM_RST_CONTROL + 0x00C)
#define GPM_RST_CONTROL_GPM_RESET_REG_SET_RESET_WAKEUP_MSK (0x00001)
#define GPM_RST_CONTROL_GPM_RESET_REG_SET_RESET_WAKEUP_POS (0)
#define GPM_RST_CONTROL_GPM_RESET_REG_SET_RESET_RTC_IF_MSK (0x00002)
#define GPM_RST_CONTROL_GPM_RESET_REG_SET_RESET_RTC_IF_POS (1)
#define GPM_RST_CONTROL_GPM_RESET_REG_SET_RESET_GPM_CTRL_MSK (0x00004)
#define GPM_RST_CONTROL_GPM_RESET_REG_SET_RESET_GPM_CTRL_POS (2)
#define GPM_RST_CONTROL_GPM_RESET_REG_SET_RESET_AUXADCIF_MSK (0x00008)
#define GPM_RST_CONTROL_GPM_RESET_REG_SET_RESET_AUXADCIF_POS (3)
#define GPM_RST_CONTROL_GPM_RESET_REG_SET_RESET_GPM_DECODER_MSK (0x00010)
#define GPM_RST_CONTROL_GPM_RESET_REG_SET_RESET_GPM_DECODER_POS (4)
#define GPM_RST_CONTROL_GPM_RESET_REG_SET_RESET_IO_SYS_MSK (0x00020)
#define GPM_RST_CONTROL_GPM_RESET_REG_SET_RESET_IO_SYS_POS (5)
#define GPM_RST_CONTROL_GPM_RESET_REG_SET_RESET_UART3_MSK (0x00040)
#define GPM_RST_CONTROL_GPM_RESET_REG_SET_RESET_UART3_POS (6)
#define GPM_RST_CONTROL_GPM_RESET_REG_SET_RESET_PSRAM_MSK (0x00080)
#define GPM_RST_CONTROL_GPM_RESET_REG_SET_RESET_PSRAM_POS (7)
#define GPM_RST_CONTROL_GPM_RESET_REG_CLR		 (BASE_ADDRESS_GPM_RST_CONTROL + 0x010)
#define GPM_RST_CONTROL_GPM_RESET_REG_CLR_RESET_WAKEUP_MSK (0x00001)
#define GPM_RST_CONTROL_GPM_RESET_REG_CLR_RESET_WAKEUP_POS (0)
#define GPM_RST_CONTROL_GPM_RESET_REG_CLR_RESET_RTC_IF_MSK (0x00002)
#define GPM_RST_CONTROL_GPM_RESET_REG_CLR_RESET_RTC_IF_POS (1)
#define GPM_RST_CONTROL_GPM_RESET_REG_CLR_RESET_GPM_CTRL_MSK (0x00004)
#define GPM_RST_CONTROL_GPM_RESET_REG_CLR_RESET_GPM_CTRL_POS (2)
#define GPM_RST_CONTROL_GPM_RESET_REG_CLR_RESET_AUXADCIF_MSK (0x00008)
#define GPM_RST_CONTROL_GPM_RESET_REG_CLR_RESET_AUXADCIF_POS (3)
#define GPM_RST_CONTROL_GPM_RESET_REG_CLR_RESET_GPM_DECODER_MSK (0x00010)
#define GPM_RST_CONTROL_GPM_RESET_REG_CLR_RESET_GPM_DECODER_POS (4)
#define GPM_RST_CONTROL_GPM_RESET_REG_CLR_RESET_IO_SYS_MSK (0x00020)
#define GPM_RST_CONTROL_GPM_RESET_REG_CLR_RESET_IO_SYS_POS (5)
#define GPM_RST_CONTROL_GPM_RESET_REG_CLR_RESET_UART3_MSK (0x00040)
#define GPM_RST_CONTROL_GPM_RESET_REG_CLR_RESET_UART3_POS (6)
#define GPM_RST_CONTROL_GPM_RESET_REG_CLR_RESET_PSRAM_MSK (0x00080)
#define GPM_RST_CONTROL_GPM_RESET_REG_CLR_RESET_PSRAM_POS (7)
#define GPM_RST_CONTROL_GPM_RESET_REG			 (BASE_ADDRESS_GPM_RST_CONTROL + 0x014)
#define GPM_RST_CONTROL_GPM_RESET_REG_RESET_WAKEUP_MSK (0x00001)
#define GPM_RST_CONTROL_GPM_RESET_REG_RESET_WAKEUP_POS (0)
#define GPM_RST_CONTROL_GPM_RESET_REG_RESET_RTC_IF_MSK (0x00002)
#define GPM_RST_CONTROL_GPM_RESET_REG_RESET_RTC_IF_POS (1)
#define GPM_RST_CONTROL_GPM_RESET_REG_RESET_GPM_CTRL_MSK (0x00004)
#define GPM_RST_CONTROL_GPM_RESET_REG_RESET_GPM_CTRL_POS (2)
#define GPM_RST_CONTROL_GPM_RESET_REG_RESET_AUXADCIF_MSK (0x00008)
#define GPM_RST_CONTROL_GPM_RESET_REG_RESET_AUXADCIF_POS (3)
#define GPM_RST_CONTROL_GPM_RESET_REG_RESET_GPM_DECODER_MSK (0x00010)
#define GPM_RST_CONTROL_GPM_RESET_REG_RESET_GPM_DECODER_POS (4)
#define GPM_RST_CONTROL_GPM_RESET_REG_RESET_IO_SYS_MSK (0x00020)
#define GPM_RST_CONTROL_GPM_RESET_REG_RESET_IO_SYS_POS (5)
#define GPM_RST_CONTROL_GPM_RESET_REG_RESET_UART3_MSK (0x00040)
#define GPM_RST_CONTROL_GPM_RESET_REG_RESET_UART3_POS (6)
#define GPM_RST_CONTROL_GPM_RESET_REG_RESET_PSRAM_MSK (0x00080)
#define GPM_RST_CONTROL_GPM_RESET_REG_RESET_PSRAM_POS (7)
#define GPM_RST_CONTROL_GPM_RES_REQ_TARGET		 (BASE_ADDRESS_GPM_RST_CONTROL + 0x018)
#define GPM_RST_CONTROL_GPM_RES_REQ_TARGET_TARGET_MCU_RESET_REQ_MSK (0x0C000)
#define GPM_RST_CONTROL_GPM_RES_REQ_TARGET_TARGET_MCU_RESET_REQ_POS (14)
#define GPM_RST_CONTROL_GPM_RES_REQ_TARGET_TARGET_SOC_WD1_MSK (0x00C00)
#define GPM_RST_CONTROL_GPM_RES_REQ_TARGET_TARGET_SOC_WD1_POS (10)
#define GPM_RST_CONTROL_GPM_RES_REQ_TARGET_TARGET_SOC_WD0_MSK (0x00300)
#define GPM_RST_CONTROL_GPM_RES_REQ_TARGET_TARGET_SOC_WD0_POS (8)
#define GPM_RST_CONTROL_GPM_RES_REQ_TARGET_TARGET_WD_MSK (0x00030)
#define GPM_RST_CONTROL_GPM_RES_REQ_TARGET_TARGET_WD_POS (4)
#define GPM_RST_CONTROL_GPM_RES_REQ_TARGET_TARGET_SOFT_RST0_MSK (0x0000C)
#define GPM_RST_CONTROL_GPM_RES_REQ_TARGET_TARGET_SOFT_RST0_POS (2)
#define GPM_RST_CONTROL_GPM_RES_REQ_TARGET_TARGET_SOFT_RST1_MSK (0x00003)
#define GPM_RST_CONTROL_GPM_RES_REQ_TARGET_TARGET_SOFT_RST1_POS (0)
#define BASE_ADDRESS_GPM_EJTAG_CONTROL			 0xBC110900
#define GPM_EJTAG_CONTROL_GPM_EJTAG_CTRL		 (BASE_ADDRESS_GPM_EJTAG_CONTROL + 0x000)
#define GPM_EJTAG_CONTROL_GPM_EJTAG_CTRL_EJTAG0_CHAIN_SEL_MSK (0x00003)
#define GPM_EJTAG_CONTROL_GPM_EJTAG_CTRL_EJTAG0_CHAIN_SEL_POS (0)
#define GPM_EJTAG_CONTROL_GPM_EJTAG_CTRL_DISABLE_PMP_MODEM_MSK (0x00100)
#define GPM_EJTAG_CONTROL_GPM_EJTAG_CTRL_DISABLE_PMP_MODEM_POS (8)
#define GPM_EJTAG_CONTROL_GPM_EJTAG_CTRL_DISABLE_MCU_MSK (0x01000)
#define GPM_EJTAG_CONTROL_GPM_EJTAG_CTRL_DISABLE_MCU_POS (12)
#define GPM_EJTAG_CONTROL_GPM_EJTAG_CTRL_DISABLE_ISE_MSK (0x100000)
#define GPM_EJTAG_CONTROL_GPM_EJTAG_CTRL_DISABLE_ISE_POS (20)
#define GPM_EJTAG_CONTROL_GPM_EJTAG_CTRL_EJTAG_SET_SEL_MSK (0x10000000)
#define GPM_EJTAG_CONTROL_GPM_EJTAG_CTRL_EJTAG_SET_SEL_POS (28)
#define GPM_EJTAG_CONTROL_BYPASS_SOC_MIPS		 (BASE_ADDRESS_GPM_EJTAG_CONTROL + 0x004)
#define GPM_EJTAG_CONTROL_BYPASS_SOC_MIPS_BYPASS_SOC_MIPS_MSK (0x00001)
#define GPM_EJTAG_CONTROL_BYPASS_SOC_MIPS_BYPASS_SOC_MIPS_POS (0)
#define GPM_EJTAG_CONTROL_EJTAG_MIPS_SEL		 (BASE_ADDRESS_GPM_EJTAG_CONTROL + 0x008)
#define GPM_EJTAG_CONTROL_EJTAG_MIPS_SEL_EJTAG_MIPS_SEL_MSK (0x00001)
#define GPM_EJTAG_CONTROL_EJTAG_MIPS_SEL_EJTAG_MIPS_SEL_POS (0)
#define BASE_ADDRESS_GPM_DEBUG					 0xBC110A00
#define GPM_DEBUG_GPM_DEBUG						 (BASE_ADDRESS_GPM_DEBUG + 0x000)
#define GPM_DEBUG_GPM_DEBUG_ASSET_EN_MSK		 (0x00001)
#define GPM_DEBUG_GPM_DEBUG_ASSET_EN_POS		 (0)
#define GPM_DEBUG_GPM_DEBUG_MCU_ENABLE_MSK		 (0x00002)
#define GPM_DEBUG_GPM_DEBUG_MCU_ENABLE_POS		 (1)
#define GPM_DEBUG_GPM_DEBUG_MCU_SIC_ENABLE_MSK	 (0x00004)
#define GPM_DEBUG_GPM_DEBUG_MCU_SIC_ENABLE_POS	 (2)
#define GPM_DEBUG_GPM_DEBUG_ISE_ENABLE_MSK		 (0x00008)
#define GPM_DEBUG_GPM_DEBUG_ISE_ENABLE_POS		 (3)
#define GPM_DEBUG_GPM_DEBUG_ISE_SC_ENABLE_MSK	 (0x00010)
#define GPM_DEBUG_GPM_DEBUG_ISE_SC_ENABLE_POS	 (4)
#define GPM_DEBUG_GPM_DEBUG_MSE_ENABLE_MSK		 (0x00020)
#define GPM_DEBUG_GPM_DEBUG_MSE_ENABLE_POS		 (5)
#define GPM_DEBUG_GPM_DEBUG_MSE_SC_ENABLE_MSK	 (0x00040)
#define GPM_DEBUG_GPM_DEBUG_MSE_SC_ENABLE_POS	 (6)
#define GPM_DEBUG_GPM_DEBUG_MSE_MCU_MASTER_MSK	 (0x00080)
#define GPM_DEBUG_GPM_DEBUG_MSE_MCU_MASTER_POS	 (7)
#define GPM_DEBUG_GPM_DEBUG_SECURITY_DISABLE_MSK (0x00100)
#define GPM_DEBUG_GPM_DEBUG_SECURITY_DISABLE_POS (8)
#define BASE_ADDRESS_GPM_REGMEM_REGS			 0xBC110B00
#define GPM_REGMEM_REGS_REGMEM_0L				 (BASE_ADDRESS_GPM_REGMEM_REGS + 0x000)
#define GPM_REGMEM_REGS_REGMEM_0L_DATA_MSK		 (0xFFFFFFFF)
#define GPM_REGMEM_REGS_REGMEM_0L_DATA_POS		 (0)
#define GPM_REGMEM_REGS_REGMEM_0H				 (BASE_ADDRESS_GPM_REGMEM_REGS + 0x004)
#define GPM_REGMEM_REGS_REGMEM_0H_DATA_MSK		 (0xFFFFFFFF)
#define GPM_REGMEM_REGS_REGMEM_0H_DATA_POS		 (0)
#define GPM_REGMEM_REGS_REGMEM_1L				 (BASE_ADDRESS_GPM_REGMEM_REGS + 0x008)
#define GPM_REGMEM_REGS_REGMEM_1L_DATA_MSK		 (0xFFFFFFFF)
#define GPM_REGMEM_REGS_REGMEM_1L_DATA_POS		 (0)
#define GPM_REGMEM_REGS_REGMEM_1H				 (BASE_ADDRESS_GPM_REGMEM_REGS + 0x00C)
#define GPM_REGMEM_REGS_REGMEM_1H_DATA_MSK		 (0xFFFFFFFF)
#define GPM_REGMEM_REGS_REGMEM_1H_DATA_POS		 (0)
#define GPM_REGMEM_REGS_REGMEM_2L				 (BASE_ADDRESS_GPM_REGMEM_REGS + 0x010)
#define GPM_REGMEM_REGS_REGMEM_2L_DATA_MSK		 (0xFFFFFFFF)
#define GPM_REGMEM_REGS_REGMEM_2L_DATA_POS		 (0)
#define GPM_REGMEM_REGS_REGMEM_2H				 (BASE_ADDRESS_GPM_REGMEM_REGS + 0x014)
#define GPM_REGMEM_REGS_REGMEM_2H_DATA_MSK		 (0xFFFFFFFF)
#define GPM_REGMEM_REGS_REGMEM_2H_DATA_POS		 (0)
#define GPM_REGMEM_REGS_REGMEM_3L				 (BASE_ADDRESS_GPM_REGMEM_REGS + 0x018)
#define GPM_REGMEM_REGS_REGMEM_3L_DATA_MSK		 (0xFFFFFFFF)
#define GPM_REGMEM_REGS_REGMEM_3L_DATA_POS		 (0)
#define GPM_REGMEM_REGS_REGMEM_3H				 (BASE_ADDRESS_GPM_REGMEM_REGS + 0x01C)
#define GPM_REGMEM_REGS_REGMEM_3H_DATA_MSK		 (0xFFFFFFFF)
#define GPM_REGMEM_REGS_REGMEM_3H_DATA_POS		 (0)
#define BASE_ADDRESS_GPM_GPR_REGS				 0xBC110B20
#define GPM_GPR_REGS_GPM_GPR0					 (BASE_ADDRESS_GPM_GPR_REGS + 0x000)
#define GPM_GPR_REGS_GPM_GPR0_DATA_MSK			 (0xFFFFFFFF)
#define GPM_GPR_REGS_GPM_GPR0_DATA_POS			 (0)
#define GPM_GPR_REGS_GPM_GPR1					 (BASE_ADDRESS_GPM_GPR_REGS + 0x004)
#define GPM_GPR_REGS_GPM_GPR1_DATA_MSK			 (0xFFFFFFFF)
#define GPM_GPR_REGS_GPM_GPR1_DATA_POS			 (0)
#define GPM_GPR_REGS_GPM_GPR_POR				 (BASE_ADDRESS_GPM_GPR_REGS + 0x008)
#define GPM_GPR_REGS_GPM_GPR_POR_DATA_MSK		 (0x0FFFF)
#define GPM_GPR_REGS_GPM_GPR_POR_DATA_POS		 (0)
#define BASE_ADDRESS_XO_RESET_N					 0xBC110C00
#define XO_RESET_N_XO_RESET_N					 (BASE_ADDRESS_XO_RESET_N + 0x000)
#define XO_RESET_N_XO_RESET_N_XO_RESET_N_MSK	 (0x00001)
#define XO_RESET_N_XO_RESET_N_XO_RESET_N_POS	 (0)
#define BASE_ADDRESS_GPM_MEM_CONTROL			 0xBC110D00
#define GPM_MEM_CONTROL_GPM_MEM_LOW_PWR_EN_0	 (BASE_ADDRESS_GPM_MEM_CONTROL + 0x000)
#define GPM_MEM_CONTROL_GPM_MEM_LOW_PWR_EN_0_GPM_MEM_LOW_POWER_EN_MSK (0x0FFFF)
#define GPM_MEM_CONTROL_GPM_MEM_LOW_PWR_EN_0_GPM_MEM_LOW_POWER_EN_POS (0)
#define GPM_MEM_CONTROL_GPM_MEM_LOW_PWR_EN_1	 (BASE_ADDRESS_GPM_MEM_CONTROL + 0x004)
#define GPM_MEM_CONTROL_GPM_MEM_LOW_PWR_EN_1_GPM_MEM_LOW_POWER_EN_MSK (0x0FFFF)
#define GPM_MEM_CONTROL_GPM_MEM_LOW_PWR_EN_1_GPM_MEM_LOW_POWER_EN_POS (0)
#define GPM_MEM_CONTROL_GPM_MEM_LOW_PWR_EN_2	 (BASE_ADDRESS_GPM_MEM_CONTROL + 0x008)
#define GPM_MEM_CONTROL_GPM_MEM_LOW_PWR_EN_2_GPM_MEM_LOW_POWER_EN_MSK (0x00001)
#define GPM_MEM_CONTROL_GPM_MEM_LOW_PWR_EN_2_GPM_MEM_LOW_POWER_EN_POS (0)
#define GPM_MEM_CONTROL_GPM_MEM_LOW_PWR_EN_LPR_0 (BASE_ADDRESS_GPM_MEM_CONTROL + 0x00C)
#define GPM_MEM_CONTROL_GPM_MEM_LOW_PWR_EN_LPR_0_GPM_MEM_LOW_POWER_EN_LPR_MSK (0x0FFFF)
#define GPM_MEM_CONTROL_GPM_MEM_LOW_PWR_EN_LPR_0_GPM_MEM_LOW_POWER_EN_LPR_POS (0)
#define GPM_MEM_CONTROL_GPM_MEM_LOW_PWR_EN_LPR_1 (BASE_ADDRESS_GPM_MEM_CONTROL + 0x010)
#define GPM_MEM_CONTROL_GPM_MEM_LOW_PWR_EN_LPR_1_GPM_MEM_LOW_POWER_EN_LPR_MSK (0x0FFFF)
#define GPM_MEM_CONTROL_GPM_MEM_LOW_PWR_EN_LPR_1_GPM_MEM_LOW_POWER_EN_LPR_POS (0)
#define GPM_MEM_CONTROL_GPM_MEM_LOW_PWR_EN_LPR_2 (BASE_ADDRESS_GPM_MEM_CONTROL + 0x014)
#define GPM_MEM_CONTROL_GPM_MEM_LOW_PWR_EN_LPR_2_GPM_MEM_LOW_POWER_EN_LPR_MSK (0x00001)
#define GPM_MEM_CONTROL_GPM_MEM_LOW_PWR_EN_LPR_2_GPM_MEM_LOW_POWER_EN_LPR_POS (0)
#define GPM_MEM_CONTROL_GPM_MEM_LOW_PWR_RET1N_0	 (BASE_ADDRESS_GPM_MEM_CONTROL + 0x018)
#define GPM_MEM_CONTROL_GPM_MEM_LOW_PWR_RET1N_0_GPM_MEM_LOW_POWER_RET1N_MSK (0x0FFFF)
#define GPM_MEM_CONTROL_GPM_MEM_LOW_PWR_RET1N_0_GPM_MEM_LOW_POWER_RET1N_POS (0)
#define GPM_MEM_CONTROL_GPM_MEM_LOW_PWR_RET1N_1	 (BASE_ADDRESS_GPM_MEM_CONTROL + 0x01C)
#define GPM_MEM_CONTROL_GPM_MEM_LOW_PWR_RET1N_1_GPM_MEM_LOW_POWER_RET1N_MSK (0x0FFFF)
#define GPM_MEM_CONTROL_GPM_MEM_LOW_PWR_RET1N_1_GPM_MEM_LOW_POWER_RET1N_POS (0)
#define GPM_MEM_CONTROL_GPM_MEM_LOW_PWR_RET1N_2	 (BASE_ADDRESS_GPM_MEM_CONTROL + 0x020)
#define GPM_MEM_CONTROL_GPM_MEM_LOW_PWR_RET1N_2_GPM_MEM_LOW_POWER_RET1N_MSK (0x00001)
#define GPM_MEM_CONTROL_GPM_MEM_LOW_PWR_RET1N_2_GPM_MEM_LOW_POWER_RET1N_POS (0)
#define GPM_MEM_CONTROL_GPM_MEM_LOW_PWR_RET1N_LPR_0 (BASE_ADDRESS_GPM_MEM_CONTROL + 0x024)
#define GPM_MEM_CONTROL_GPM_MEM_LOW_PWR_RET1N_LPR_0_GPM_MEM_LOW_POWER_RET1N_LPR_MSK (0x0FFFF)
#define GPM_MEM_CONTROL_GPM_MEM_LOW_PWR_RET1N_LPR_0_GPM_MEM_LOW_POWER_RET1N_LPR_POS (0)
#define GPM_MEM_CONTROL_GPM_MEM_LOW_PWR_RET1N_LPR_1 (BASE_ADDRESS_GPM_MEM_CONTROL + 0x028)
#define GPM_MEM_CONTROL_GPM_MEM_LOW_PWR_RET1N_LPR_1_GPM_MEM_LOW_POWER_RET1N_LPR_MSK (0x0FFFF)
#define GPM_MEM_CONTROL_GPM_MEM_LOW_PWR_RET1N_LPR_1_GPM_MEM_LOW_POWER_RET1N_LPR_POS (0)
#define GPM_MEM_CONTROL_GPM_MEM_LOW_PWR_RET1N_LPR_2 (BASE_ADDRESS_GPM_MEM_CONTROL + 0x02C)
#define GPM_MEM_CONTROL_GPM_MEM_LOW_PWR_RET1N_LPR_2_GPM_MEM_LOW_POWER_RET1N_LPR_MSK (0x00001)
#define GPM_MEM_CONTROL_GPM_MEM_LOW_PWR_RET1N_LPR_2_GPM_MEM_LOW_POWER_RET1N_LPR_POS (0)
#define GPM_MEM_CONTROL_GPM_MEM_LOW_PWR_RET2N_0	 (BASE_ADDRESS_GPM_MEM_CONTROL + 0x030)
#define GPM_MEM_CONTROL_GPM_MEM_LOW_PWR_RET2N_0_GPM_MEM_LOW_POWER_RET2N_MSK (0x0FFFF)
#define GPM_MEM_CONTROL_GPM_MEM_LOW_PWR_RET2N_0_GPM_MEM_LOW_POWER_RET2N_POS (0)
#define GPM_MEM_CONTROL_GPM_MEM_LOW_PWR_RET2N_1	 (BASE_ADDRESS_GPM_MEM_CONTROL + 0x034)
#define GPM_MEM_CONTROL_GPM_MEM_LOW_PWR_RET2N_1_GPM_MEM_LOW_POWER_RET2N_MSK (0x0FFFF)
#define GPM_MEM_CONTROL_GPM_MEM_LOW_PWR_RET2N_1_GPM_MEM_LOW_POWER_RET2N_POS (0)
#define GPM_MEM_CONTROL_GPM_MEM_LOW_PWR_RET2N_2	 (BASE_ADDRESS_GPM_MEM_CONTROL + 0x038)
#define GPM_MEM_CONTROL_GPM_MEM_LOW_PWR_RET2N_2_GPM_MEM_LOW_POWER_RET2N_MSK (0x00001)
#define GPM_MEM_CONTROL_GPM_MEM_LOW_PWR_RET2N_2_GPM_MEM_LOW_POWER_RET2N_POS (0)
#define GPM_MEM_CONTROL_GPM_MEM_LOW_PWR_RET2N_LPR_0 (BASE_ADDRESS_GPM_MEM_CONTROL + 0x03C)
#define GPM_MEM_CONTROL_GPM_MEM_LOW_PWR_RET2N_LPR_0_GPM_MEM_LOW_POWER_RET2N_LPR_MSK (0x0FFFF)
#define GPM_MEM_CONTROL_GPM_MEM_LOW_PWR_RET2N_LPR_0_GPM_MEM_LOW_POWER_RET2N_LPR_POS (0)
#define GPM_MEM_CONTROL_GPM_MEM_LOW_PWR_RET2N_LPR_1 (BASE_ADDRESS_GPM_MEM_CONTROL + 0x040)
#define GPM_MEM_CONTROL_GPM_MEM_LOW_PWR_RET2N_LPR_1_GPM_MEM_LOW_POWER_RET2N_LPR_MSK (0x0FFFF)
#define GPM_MEM_CONTROL_GPM_MEM_LOW_PWR_RET2N_LPR_1_GPM_MEM_LOW_POWER_RET2N_LPR_POS (0)
#define GPM_MEM_CONTROL_GPM_MEM_LOW_PWR_RET2N_LPR_2 (BASE_ADDRESS_GPM_MEM_CONTROL + 0x044)
#define GPM_MEM_CONTROL_GPM_MEM_LOW_PWR_RET2N_LPR_2_GPM_MEM_LOW_POWER_RET2N_LPR_MSK (0x00001)
#define GPM_MEM_CONTROL_GPM_MEM_LOW_PWR_RET2N_LPR_2_GPM_MEM_LOW_POWER_RET2N_LPR_POS (0)
#define GPM_MEM_CONTROL_GPM_MEM_EMA_RF_SP_HDF_HVT_RVT (BASE_ADDRESS_GPM_MEM_CONTROL + 0x048)
#define GPM_MEM_CONTROL_GPM_MEM_EMA_RF_SP_HDF_HVT_RVT_EMA_MSK (0x00007)
#define GPM_MEM_CONTROL_GPM_MEM_EMA_RF_SP_HDF_HVT_RVT_EMA_POS (0)
#define GPM_MEM_CONTROL_GPM_MEM_EMA_RF_SP_HDF_HVT_RVT_EMAW_MSK (0x00018)
#define GPM_MEM_CONTROL_GPM_MEM_EMA_RF_SP_HDF_HVT_RVT_EMAW_POS (3)
#define BASE_ADDRESS_GPM_IO_LATCH				 0xBC110E00
#define GPM_IO_LATCH_MCU_IO_LAT					 (BASE_ADDRESS_GPM_IO_LATCH + 0x000)
#define GPM_IO_LATCH_MCU_IO_LAT_MCU_IO_LAT_MSK	 (0x00001)
#define GPM_IO_LATCH_MCU_IO_LAT_MCU_IO_LAT_POS	 (0)
#define GPM_IO_LATCH_PMP_IO_LAT					 (BASE_ADDRESS_GPM_IO_LATCH + 0x004)
#define GPM_IO_LATCH_PMP_IO_LAT_PMP_IO_LAT_MSK	 (0x00001)
#define GPM_IO_LATCH_PMP_IO_LAT_PMP_IO_LAT_POS	 (0)
#define GPM_IO_LATCH_SOC_IO_LAT					 (BASE_ADDRESS_GPM_IO_LATCH + 0x008)
#define GPM_IO_LATCH_SOC_IO_LAT_SOC_IO_LAT_MSK	 (0x00001)
#define GPM_IO_LATCH_SOC_IO_LAT_SOC_IO_LAT_POS	 (0)
#define GPM_IO_LATCH_PSRAM_JTAG_IO_LAT			 (BASE_ADDRESS_GPM_IO_LATCH + 0x00C)
#define GPM_IO_LATCH_PSRAM_JTAG_IO_LAT_PSRAM_JTAG_IO_LAT_MSK (0x00001)
#define GPM_IO_LATCH_PSRAM_JTAG_IO_LAT_PSRAM_JTAG_IO_LAT_POS (0)
#define BASE_ADDRESS_SOR_STAT					 0xBC110F00
#define SOR_STAT_SOR_STAT						 (BASE_ADDRESS_SOR_STAT + 0x000)
#define SOR_STAT_SOR_STAT_SOR_LATCH_VAL_MSK		 (0x400000)
#define SOR_STAT_SOR_STAT_SOR_LATCH_VAL_POS		 (22)
#define SOR_STAT_SOR_STAT_SF_ADDR_WIDTH_MSK		 (0x20000)
#define SOR_STAT_SOR_STAT_SF_ADDR_WIDTH_POS		 (17)
#define BASE_ADDRESS_GSP_REGFILE				 0xBC112000
#define GSP_REGFILE_MCU_ROM_ADDR_0X0			 (BASE_ADDRESS_GSP_REGFILE + 0x0)
#define GSP_REGFILE_MCU_ROM_ADDR_0X0_MCU_ROM_ADDR_0X0_MSK (0xFFFFFFFF)
#define GSP_REGFILE_MCU_ROM_ADDR_0X0_MCU_ROM_ADDR_0X0_POS (0)
#define GSP_REGFILE_MCU_ROM_ADDR_0X4			 (BASE_ADDRESS_GSP_REGFILE + 0x4)
#define GSP_REGFILE_MCU_ROM_ADDR_0X4_MCU_ROM_ADDR_0X4_MSK (0xFFFFFFFF)
#define GSP_REGFILE_MCU_ROM_ADDR_0X4_MCU_ROM_ADDR_0X4_POS (0)
#define GSP_REGFILE_MCU_ROM_ADDR_0X8			 (BASE_ADDRESS_GSP_REGFILE + 0x8)
#define GSP_REGFILE_MCU_ROM_ADDR_0X8_MCU_ROM_ADDR_0X8_MSK (0xFFFFFFFF)
#define GSP_REGFILE_MCU_ROM_ADDR_0X8_MCU_ROM_ADDR_0X8_POS (0)
#define GSP_REGFILE_MCU_ROM_ADDR_0XC			 (BASE_ADDRESS_GSP_REGFILE + 0xC)
#define GSP_REGFILE_MCU_ROM_ADDR_0XC_MCU_ROM_ADDR_0XC_MSK (0xFFFFFFFF)
#define GSP_REGFILE_MCU_ROM_ADDR_0XC_MCU_ROM_ADDR_0XC_POS (0)
#define GSP_REGFILE_M4_RST_REQ_TARGET			 (BASE_ADDRESS_GSP_REGFILE + 0x10)
#define GSP_REGFILE_M4_RST_REQ_TARGET_M4_RST_REQ_TARGET_MSK (0x00003)
#define GSP_REGFILE_M4_RST_REQ_TARGET_M4_RST_REQ_TARGET_POS (0)
#define GSP_REGFILE_MCU_CLK_EN					 (BASE_ADDRESS_GSP_REGFILE + 0x14)
#define GSP_REGFILE_MCU_CLK_EN_MCU_CLK_EN_MSK	 (0x00001)
#define GSP_REGFILE_MCU_CLK_EN_MCU_CLK_EN_POS	 (0)
#define GSP_REGFILE_MCU_STATUS_MASKED_RCLR		 (BASE_ADDRESS_GSP_REGFILE + 0x18)
#define GSP_REGFILE_MCU_STATUS_MASKED_RCLR_MCU_STATUS_MASKED_RCLR_MSK (0x0FFFF)
#define GSP_REGFILE_MCU_STATUS_MASKED_RCLR_MCU_STATUS_MASKED_RCLR_POS (0)
#define GSP_REGFILE_MCU_STATUS_MASKED			 (BASE_ADDRESS_GSP_REGFILE + 0x20)
#define GSP_REGFILE_MCU_STATUS_MASKED_MCU_STATUS_MASKED_MSK (0x0FFFF)
#define GSP_REGFILE_MCU_STATUS_MASKED_MCU_STATUS_MASKED_POS (0)
#define GSP_REGFILE_GPM_RST_REQ					 (BASE_ADDRESS_GSP_REGFILE + 0x24)
#define GSP_REGFILE_GPM_RST_REQ_GPM_RST_REQ_MSK	 (0x00001)
#define GSP_REGFILE_GPM_RST_REQ_GPM_RST_REQ_POS	 (0)
#define GSP_REGFILE_SEG0_SEL					 (BASE_ADDRESS_GSP_REGFILE + 0x2C)
#define GSP_REGFILE_SEG0_SEL_SEG0_SEL_MSK		 (0x00001)
#define GSP_REGFILE_SEG0_SEL_SEG0_SEL_POS		 (0)
#define GSP_REGFILE_RC_CFG						 (BASE_ADDRESS_GSP_REGFILE + 0x30)
#define GSP_REGFILE_RC_CFG_EN_MSK				 (0x10000)
#define GSP_REGFILE_RC_CFG_EN_POS				 (16)
#define GSP_REGFILE_RC_CFG_FREQ_SEL_MSK			 (0x07800)
#define GSP_REGFILE_RC_CFG_FREQ_SEL_POS			 (11)
#define GSP_REGFILE_RC_CFG_TRIM_MSK				 (0x007FF)
#define GSP_REGFILE_RC_CFG_TRIM_POS				 (0)
#define GSP_REGFILE_RC_STT						 (BASE_ADDRESS_GSP_REGFILE + 0x34)
#define GSP_REGFILE_RC_STT_LOCK_MSK				 (0x00002)
#define GSP_REGFILE_RC_STT_LOCK_POS				 (1)
#define GSP_REGFILE_RC_RST_N					 (BASE_ADDRESS_GSP_REGFILE + 0x38)
#define GSP_REGFILE_RC_RST_N_RST_N_MSK			 (0x00001)
#define GSP_REGFILE_RC_RST_N_RST_N_POS			 (0)
#define GSP_REGFILE_M4_CFG						 (BASE_ADDRESS_GSP_REGFILE + 0x40)
#define GSP_REGFILE_M4_CFG_M4_MPU_DISABLE_MSK	 (0x00001)
#define GSP_REGFILE_M4_CFG_M4_MPU_DISABLE_POS	 (0)
#define GSP_REGFILE_M4_INFO						 (BASE_ADDRESS_GSP_REGFILE + 0x44)
#define GSP_REGFILE_M4_INFO_M4_JTAGNSW_MSK		 (0x00001)
#define GSP_REGFILE_M4_INFO_M4_JTAGNSW_POS		 (0)
#define GSP_REGFILE_PMG_SSX_GSP_CFG				 (BASE_ADDRESS_GSP_REGFILE + 0x48)
#define GSP_REGFILE_PMG_SSX_GSP_CFG_SLEEP_OK_MASK_MSK (0x07000)
#define GSP_REGFILE_PMG_SSX_GSP_CFG_SLEEP_OK_MASK_POS (12)
#define GSP_REGFILE_PMG_SSX_GSP_CFG_REGGSP_SSX_PMP_IN_POWER_DOWN_MSK (0x00800)
#define GSP_REGFILE_PMG_SSX_GSP_CFG_REGGSP_SSX_PMP_IN_POWER_DOWN_POS (11)
#define GSP_REGFILE_PMG_SSX_GSP_CFG_REGGSP_SSX_MCU_IN_POWER_DOWN_MSK (0x00400)
#define GSP_REGFILE_PMG_SSX_GSP_CFG_REGGSP_SSX_MCU_IN_POWER_DOWN_POS (10)
#define GSP_REGFILE_PMG_SSX_GSP_CFG_REGGSP_SONICS_CLK_GSP_CNT_TARGET_MSK (0x003FF)
#define GSP_REGFILE_PMG_SSX_GSP_CFG_REGGSP_SONICS_CLK_GSP_CNT_TARGET_POS (0)
#define GSP_REGFILE_RESET_GSP_SSX_REG			 (BASE_ADDRESS_GSP_REGFILE + 0x050)
#define GSP_REGFILE_RESET_GSP_SSX_REG_RESET_GSP_SSX_REG_MSK (0x00001)
#define GSP_REGFILE_RESET_GSP_SSX_REG_RESET_GSP_SSX_REG_POS (0)
#define GSP_REGFILE_RESET_MCU_REG				 (BASE_ADDRESS_GSP_REGFILE + 0x054)
#define GSP_REGFILE_RESET_MCU_REG_RESET_MCU_REG_MSK (0x00001)
#define GSP_REGFILE_RESET_MCU_REG_RESET_MCU_REG_POS (0)
#define GSP_REGFILE_RESET_M4_REG				 (BASE_ADDRESS_GSP_REGFILE + 0x058)
#define GSP_REGFILE_RESET_M4_REG_RESET_M4_REG_MSK (0x00001)
#define GSP_REGFILE_RESET_M4_REG_RESET_M4_REG_POS (0)
#define GSP_REGFILE_POLICY_CFG					 (BASE_ADDRESS_GSP_REGFILE + 0x05c)
#define GSP_REGFILE_POLICY_CFG_DIS_ENLOWPOWER_MSK (0x00001)
#define GSP_REGFILE_POLICY_CFG_DIS_ENLOWPOWER_POS (0)
#define GSP_REGFILE_POLICY_CFG_DIS_XO_ISO_EN_MSK (0x00002)
#define GSP_REGFILE_POLICY_CFG_DIS_XO_ISO_EN_POS (1)
#define GSP_REGFILE_MCU_RC_CFG					 (BASE_ADDRESS_GSP_REGFILE + 0x060)
#define GSP_REGFILE_MCU_RC_CFG_EN_MSK			 (0x00001)
#define GSP_REGFILE_MCU_RC_CFG_EN_POS			 (0)
#define GSP_REGFILE_MCU_URCLK_CFG				 (BASE_ADDRESS_GSP_REGFILE + 0x064)
#define GSP_REGFILE_MCU_URCLK_CFG_EN_MSK		 (0x00001)
#define GSP_REGFILE_MCU_URCLK_CFG_EN_POS		 (0)
#define GSP_REGFILE_MCU_XO_CFG					 (BASE_ADDRESS_GSP_REGFILE + 0x068)
#define GSP_REGFILE_MCU_XO_CFG_XO_LDO_EN_MSK	 (0x00001)
#define GSP_REGFILE_MCU_XO_CFG_XO_LDO_EN_POS	 (0)
#define GSP_REGFILE_MCU_XO_CFG_RFXO_LDO_EN_MSK	 (0x00002)
#define GSP_REGFILE_MCU_XO_CFG_RFXO_LDO_EN_POS	 (1)
#define GSP_REGFILE_MCU_XO_CFG_XO_ISO_EN_MSK	 (0x00004)
#define GSP_REGFILE_MCU_XO_CFG_XO_ISO_EN_POS	 (2)
#define GSP_REGFILE_MCU_APC_CFG					 (BASE_ADDRESS_GSP_REGFILE + 0x06C)
#define GSP_REGFILE_MCU_APC_CFG_EN_LOW_PWR_MSK	 (0x00001)
#define GSP_REGFILE_MCU_APC_CFG_EN_LOW_PWR_POS	 (0)
#define GSP_REGFILE_MCU_SIM_CFG					 (BASE_ADDRESS_GSP_REGFILE + 0x070)
#define GSP_REGFILE_MCU_SIM_CFG_SIM_LDO_EN_MSK	 (0x00001)
#define GSP_REGFILE_MCU_SIM_CFG_SIM_LDO_EN_POS	 (0)
#define GSP_REGFILE_MCU_EXTRA_CFG				 (BASE_ADDRESS_GSP_REGFILE + 0x074)
#define GSP_REGFILE_MCU_EXTRA_CFG_EXTRA_LDO_EN_MSK (0x00001)
#define GSP_REGFILE_MCU_EXTRA_CFG_EXTRA_LDO_EN_POS (0)
#define GSP_REGFILE_PMP_RC_CFG					 (BASE_ADDRESS_GSP_REGFILE + 0x078)
#define GSP_REGFILE_PMP_RC_CFG_EN_MSK			 (0x00001)
#define GSP_REGFILE_PMP_RC_CFG_EN_POS			 (0)
#define GSP_REGFILE_PMP_URCLK_CFG				 (BASE_ADDRESS_GSP_REGFILE + 0x07C)
#define GSP_REGFILE_PMP_URCLK_CFG_EN_MSK		 (0x00001)
#define GSP_REGFILE_PMP_URCLK_CFG_EN_POS		 (0)
#define GSP_REGFILE_PMP_XO_CFG					 (BASE_ADDRESS_GSP_REGFILE + 0x080)
#define GSP_REGFILE_PMP_XO_CFG_XO_LDO_EN_MSK	 (0x00001)
#define GSP_REGFILE_PMP_XO_CFG_XO_LDO_EN_POS	 (0)
#define GSP_REGFILE_PMP_XO_CFG_RFXO_LDO_EN_MSK	 (0x00002)
#define GSP_REGFILE_PMP_XO_CFG_RFXO_LDO_EN_POS	 (1)
#define GSP_REGFILE_PMP_XO_CFG_XO_ISO_EN_MSK	 (0x00004)
#define GSP_REGFILE_PMP_XO_CFG_XO_ISO_EN_POS	 (2)
#define GSP_REGFILE_PMP_APC_CFG					 (BASE_ADDRESS_GSP_REGFILE + 0x084)
#define GSP_REGFILE_PMP_APC_CFG_EN_LOW_PWR_MSK	 (0x00001)
#define GSP_REGFILE_PMP_APC_CFG_EN_LOW_PWR_POS	 (0)
#define GSP_REGFILE_PMP_SIM_CFG					 (BASE_ADDRESS_GSP_REGFILE + 0x088)
#define GSP_REGFILE_PMP_SIM_CFG_SIM_LDO_EN_MSK	 (0x00001)
#define GSP_REGFILE_PMP_SIM_CFG_SIM_LDO_EN_POS	 (0)
#define GSP_REGFILE_PMP_EXTRA_CFG				 (BASE_ADDRESS_GSP_REGFILE + 0x090)
#define GSP_REGFILE_PMP_EXTRA_CFG_EXTRA_LDO_EN_MSK (0x00001)
#define GSP_REGFILE_PMP_EXTRA_CFG_EXTRA_LDO_EN_POS (0)
#define GSP_REGFILE_M4_STCALIB					 (BASE_ADDRESS_GSP_REGFILE + 0x094)
#define GSP_REGFILE_M4_STCALIB_M4_ST_NOREF_MSK	 (0x2000000)
#define GSP_REGFILE_M4_STCALIB_M4_ST_NOREF_POS	 (25)
#define GSP_REGFILE_M4_STCALIB_M4_ST_SKEW_MSK	 (0x1000000)
#define GSP_REGFILE_M4_STCALIB_M4_ST_SKEW_POS	 (24)
#define GSP_REGFILE_M4_STCALIB_M4_ST_TENMS_MSK	 (0xFFFFFF)
#define GSP_REGFILE_M4_STCALIB_M4_ST_TENMS_POS	 (0)
#define GSP_REGFILE_MCU_RC_GATE					 (BASE_ADDRESS_GSP_REGFILE + 0x098)
#define GSP_REGFILE_MCU_RC_GATE_RCCLK_MCU_GALTE_MSK (0x00001)
#define GSP_REGFILE_MCU_RC_GATE_RCCLK_MCU_GALTE_POS (0)
#define GSP_REGFILE_PMP_RC_GATE					 (BASE_ADDRESS_GSP_REGFILE + 0x09C)
#define GSP_REGFILE_PMP_RC_GATE_RCCLK_PMP_GATE_MSK (0x00001)
#define GSP_REGFILE_PMP_RC_GATE_RCCLK_PMP_GATE_POS (0)
#define GSP_REGFILE_MCU_DEBUG_MODE				 (BASE_ADDRESS_GSP_REGFILE + 0xA0)
#define GSP_REGFILE_MCU_DEBUG_MODE_MCU_DEBUG_MODE_MSK (0x00001)
#define GSP_REGFILE_MCU_DEBUG_MODE_MCU_DEBUG_MODE_POS (0)
#define GSP_REGFILE_CHIP_RST_STAT				 (BASE_ADDRESS_GSP_REGFILE + 0x0B0)
#define GSP_REGFILE_CHIP_RST_STAT_MODEM_RST_MSK	 (0x00001)
#define GSP_REGFILE_CHIP_RST_STAT_MODEM_RST_POS	 (0)
#define GSP_REGFILE_CHIP_RST_STAT_PMP_RST_MSK	 (0x00002)
#define GSP_REGFILE_CHIP_RST_STAT_PMP_RST_POS	 (1)
#define GSP_REGFILE_CHIP_RST_STAT_GSP_RST_MSK	 (0x00004)
#define GSP_REGFILE_CHIP_RST_STAT_GSP_RST_POS	 (2)
#define GSP_REGFILE_REDUCE_MCU_INTERNAL_MEM		 (BASE_ADDRESS_GSP_REGFILE + 0x0C0)
#define GSP_REGFILE_REDUCE_MCU_INTERNAL_MEM_REDUCE_MCU_INTERNAL_MEM_MSK (0x00001)
#define GSP_REGFILE_REDUCE_MCU_INTERNAL_MEM_REDUCE_MCU_INTERNAL_MEM_POS (0)
#define BASE_ADDRESS_GSP_BIST_CONTROL			 0xBC113000
#define GSP_BIST_CONTROL_BIST_GSP_RST			 (BASE_ADDRESS_GSP_BIST_CONTROL + 0x0040)
#define GSP_BIST_CONTROL_BIST_GSP_RST_BIST_RST_MSK (0x00001)
#define GSP_BIST_CONTROL_BIST_GSP_RST_BIST_RST_POS (0)
#define GSP_BIST_CONTROL_BIST_GSP_SMART_CTRL	 (BASE_ADDRESS_GSP_BIST_CONTROL + 0x0044)
#define GSP_BIST_CONTROL_BIST_GSP_SMART_CTRL_BIST_FAST_MODE_MSK (0x00008)
#define GSP_BIST_CONTROL_BIST_GSP_SMART_CTRL_BIST_FAST_MODE_POS (3)
#define GSP_BIST_CONTROL_BIST_GSP_SMART_OPERATION (BASE_ADDRESS_GSP_BIST_CONTROL + 0x0048)
#define GSP_BIST_CONTROL_BIST_GSP_SMART_OPERATION_BIST_SMART_MSK (0x00001)
#define GSP_BIST_CONTROL_BIST_GSP_SMART_OPERATION_BIST_SMART_POS (0)
#define GSP_BIST_CONTROL_BIST_GSP_STAT			 (BASE_ADDRESS_GSP_BIST_CONTROL + 0x004C)
#define GSP_BIST_CONTROL_BIST_GSP_STAT_SERVER_SM_MSK (0x7F000000)
#define GSP_BIST_CONTROL_BIST_GSP_STAT_SERVER_SM_POS (24)
#define GSP_BIST_CONTROL_BIST_GSP_STAT_SERVER_INSTR_MSK (0xFC0000)
#define GSP_BIST_CONTROL_BIST_GSP_STAT_SERVER_INSTR_POS (18)
#define GSP_BIST_CONTROL_BIST_GSP_STAT_SFP_FAIL_MSK (0x20000)
#define GSP_BIST_CONTROL_BIST_GSP_STAT_SFP_FAIL_POS (17)
#define GSP_BIST_CONTROL_BIST_GSP_STAT_SFP_READY_MSK (0x10000)
#define GSP_BIST_CONTROL_BIST_GSP_STAT_SFP_READY_POS (16)
#define GSP_BIST_CONTROL_BIST_GSP_STAT_FAIL_SMS_PROC_5_MSK (0x01000)
#define GSP_BIST_CONTROL_BIST_GSP_STAT_FAIL_SMS_PROC_5_POS (12)
#define GSP_BIST_CONTROL_BIST_GSP_STAT_FAIL_SMS_PROC_4_MSK (0x00800)
#define GSP_BIST_CONTROL_BIST_GSP_STAT_FAIL_SMS_PROC_4_POS (11)
#define GSP_BIST_CONTROL_BIST_GSP_STAT_FAIL_SMS_PROC_3_MSK (0x00400)
#define GSP_BIST_CONTROL_BIST_GSP_STAT_FAIL_SMS_PROC_3_POS (10)
#define GSP_BIST_CONTROL_BIST_GSP_STAT_FAIL_SMS_PROC_2_MSK (0x00200)
#define GSP_BIST_CONTROL_BIST_GSP_STAT_FAIL_SMS_PROC_2_POS (9)
#define GSP_BIST_CONTROL_BIST_GSP_STAT_FAIL_SMS_PROC_1_MSK (0x00100)
#define GSP_BIST_CONTROL_BIST_GSP_STAT_FAIL_SMS_PROC_1_POS (8)
#define GSP_BIST_CONTROL_BIST_GSP_STAT_READY_SMS_PROC_5_MSK (0x00010)
#define GSP_BIST_CONTROL_BIST_GSP_STAT_READY_SMS_PROC_5_POS (4)
#define GSP_BIST_CONTROL_BIST_GSP_STAT_READY_SMS_PROC_4_MSK (0x00008)
#define GSP_BIST_CONTROL_BIST_GSP_STAT_READY_SMS_PROC_4_POS (3)
#define GSP_BIST_CONTROL_BIST_GSP_STAT_READY_SMS_PROC_3_MSK (0x00004)
#define GSP_BIST_CONTROL_BIST_GSP_STAT_READY_SMS_PROC_3_POS (2)
#define GSP_BIST_CONTROL_BIST_GSP_STAT_READY_SMS_PROC_2_MSK (0x00002)
#define GSP_BIST_CONTROL_BIST_GSP_STAT_READY_SMS_PROC_2_POS (1)
#define GSP_BIST_CONTROL_BIST_GSP_STAT_READY_SMS_PROC_1_MSK (0x00001)
#define GSP_BIST_CONTROL_BIST_GSP_STAT_READY_SMS_PROC_1_POS (0)
#define BASE_ADDRESS_GSP_MEM_CONTROL			 0xBC114000
#define GSP_MEM_CONTROL_GSP_MEM_LOW_PWR_EN		 (BASE_ADDRESS_GSP_MEM_CONTROL + 0x050)
#define GSP_MEM_CONTROL_GSP_MEM_LOW_PWR_EN_GSP_MEM_LOW_POWER_EN_MSK (0x007FF)
#define GSP_MEM_CONTROL_GSP_MEM_LOW_PWR_EN_GSP_MEM_LOW_POWER_EN_POS (0)
#define GSP_MEM_CONTROL_GSP_MEM_LOW_PWR_EN_LPR	 (BASE_ADDRESS_GSP_MEM_CONTROL + 0x054)
#define GSP_MEM_CONTROL_GSP_MEM_LOW_PWR_EN_LPR_GSP_MEM_LOW_POWER_EN_LPR_MSK (0x007FF)
#define GSP_MEM_CONTROL_GSP_MEM_LOW_PWR_EN_LPR_GSP_MEM_LOW_POWER_EN_LPR_POS (0)
#define GSP_MEM_CONTROL_GSP_MEM_LOW_PWR_RET1N	 (BASE_ADDRESS_GSP_MEM_CONTROL + 0x058)
#define GSP_MEM_CONTROL_GSP_MEM_LOW_PWR_RET1N_GSP_MEM_LOW_POWER_RET1N_MSK (0x007FF)
#define GSP_MEM_CONTROL_GSP_MEM_LOW_PWR_RET1N_GSP_MEM_LOW_POWER_RET1N_POS (0)
#define GSP_MEM_CONTROL_GSP_MEM_LOW_PWR_RET1N_LPR (BASE_ADDRESS_GSP_MEM_CONTROL + 0x05C)
#define GSP_MEM_CONTROL_GSP_MEM_LOW_PWR_RET1N_LPR_GSP_MEM_LOW_POWER_RET1N_LPR_MSK (0x007FF)
#define GSP_MEM_CONTROL_GSP_MEM_LOW_PWR_RET1N_LPR_GSP_MEM_LOW_POWER_RET1N_LPR_POS (0)
#define GSP_MEM_CONTROL_GSP_MEM_LOW_PWR_RET2N	 (BASE_ADDRESS_GSP_MEM_CONTROL + 0x060)
#define GSP_MEM_CONTROL_GSP_MEM_LOW_PWR_RET2N_GSP_MEM_LOW_POWER_RET2N_MSK (0x007FF)
#define GSP_MEM_CONTROL_GSP_MEM_LOW_PWR_RET2N_GSP_MEM_LOW_POWER_RET2N_POS (0)
#define GSP_MEM_CONTROL_GSP_MEM_LOW_PWR_RET2N_LPR (BASE_ADDRESS_GSP_MEM_CONTROL + 0x064)
#define GSP_MEM_CONTROL_GSP_MEM_LOW_PWR_RET2N_LPR_GSP_MEM_LOW_POWER_RET2N_LPR_MSK (0x007FF)
#define GSP_MEM_CONTROL_GSP_MEM_LOW_PWR_RET2N_LPR_GSP_MEM_LOW_POWER_RET2N_LPR_POS (0)
#define GSP_MEM_CONTROL_GSP_MEM_EMA_RF_2P_HDE_HVT_RVT_M1 (BASE_ADDRESS_GSP_MEM_CONTROL + 0x068)
#define GSP_MEM_CONTROL_GSP_MEM_EMA_RF_2P_HDE_HVT_RVT_M1_EMAB_MSK (0x00007)
#define GSP_MEM_CONTROL_GSP_MEM_EMA_RF_2P_HDE_HVT_RVT_M1_EMAB_POS (0)
#define GSP_MEM_CONTROL_GSP_MEM_EMA_RF_2P_HDE_HVT_RVT_M1_EMAA_MSK (0x00038)
#define GSP_MEM_CONTROL_GSP_MEM_EMA_RF_2P_HDE_HVT_RVT_M1_EMAA_POS (3)
#define GSP_MEM_CONTROL_GSP_MEM_EMA_RF_SP_HDF_HVT_RVT (BASE_ADDRESS_GSP_MEM_CONTROL + 0x06C)
#define GSP_MEM_CONTROL_GSP_MEM_EMA_RF_SP_HDF_HVT_RVT_EMA_MSK (0x00007)
#define GSP_MEM_CONTROL_GSP_MEM_EMA_RF_SP_HDF_HVT_RVT_EMA_POS (0)
#define GSP_MEM_CONTROL_GSP_MEM_EMA_RF_SP_HDF_HVT_RVT_EMAW_MSK (0x00018)
#define GSP_MEM_CONTROL_GSP_MEM_EMA_RF_SP_HDF_HVT_RVT_EMAW_POS (3)
#define GSP_MEM_CONTROL_GSP_MEM_EMA_SRAM_SP_HDE_HVT_RVT (BASE_ADDRESS_GSP_MEM_CONTROL + 0x070)
#define GSP_MEM_CONTROL_GSP_MEM_EMA_SRAM_SP_HDE_HVT_RVT_EMA_MSK (0x00007)
#define GSP_MEM_CONTROL_GSP_MEM_EMA_SRAM_SP_HDE_HVT_RVT_EMA_POS (0)
#define GSP_MEM_CONTROL_GSP_MEM_EMA_SRAM_SP_HDE_HVT_RVT_EMAW_MSK (0x00018)
#define GSP_MEM_CONTROL_GSP_MEM_EMA_SRAM_SP_HDE_HVT_RVT_EMAW_POS (3)
#define BASE_ADDRESS_GSP_SECURED				 0xBC115000
#define GSP_SECURED_RETMEM_CONID0_SECTOR_EN_31_0 (BASE_ADDRESS_GSP_SECURED + 0x80)
#define GSP_SECURED_RETMEM_CONID0_SECTOR_EN_31_0_RETMEM_CONID0_SECTOR_EN_31_0_MSK (0xFFFFFFFF)
#define GSP_SECURED_RETMEM_CONID0_SECTOR_EN_31_0_RETMEM_CONID0_SECTOR_EN_31_0_POS (0)
#define GSP_SECURED_RETMEM_CONID0_SECTOR_EN_63_32 (BASE_ADDRESS_GSP_SECURED + 0x84)
#define GSP_SECURED_RETMEM_CONID0_SECTOR_EN_63_32_RETMEM_CONID0_SECTOR_EN_63_62_MSK (0xFFFFFFFF)
#define GSP_SECURED_RETMEM_CONID0_SECTOR_EN_63_32_RETMEM_CONID0_SECTOR_EN_63_62_POS (0)
#define GSP_SECURED_RETMEM_CONID0_SECTOR_EN_64	 (BASE_ADDRESS_GSP_SECURED + 0x88)
#define GSP_SECURED_RETMEM_CONID0_SECTOR_EN_64_RETMEM_CONID0_SECTOR_EN_64_MSK (0x00001)
#define GSP_SECURED_RETMEM_CONID0_SECTOR_EN_64_RETMEM_CONID0_SECTOR_EN_64_POS (0)
#define GSP_SECURED_RETMEM_CONID1_SECTOR_EN_31_0 (BASE_ADDRESS_GSP_SECURED + 0x8C)
#define GSP_SECURED_RETMEM_CONID1_SECTOR_EN_31_0_RETMEM_CONID1_SECTOR_EN_31_0_MSK (0xFFFFFFFF)
#define GSP_SECURED_RETMEM_CONID1_SECTOR_EN_31_0_RETMEM_CONID1_SECTOR_EN_31_0_POS (0)
#define GSP_SECURED_RETMEM_CONID1_SECTOR_EN_63_32 (BASE_ADDRESS_GSP_SECURED + 0x90)
#define GSP_SECURED_RETMEM_CONID1_SECTOR_EN_63_32_RETMEM_CONID1_SECTOR_EN_63_62_MSK (0xFFFFFFFF)
#define GSP_SECURED_RETMEM_CONID1_SECTOR_EN_63_32_RETMEM_CONID1_SECTOR_EN_63_62_POS (0)
#define GSP_SECURED_RETMEM_CONID1_SECTOR_EN_64	 (BASE_ADDRESS_GSP_SECURED + 0x94)
#define GSP_SECURED_RETMEM_CONID1_SECTOR_EN_64_RETMEM_CONID1_SECTOR_EN_64_MSK (0x00001)
#define GSP_SECURED_RETMEM_CONID1_SECTOR_EN_64_RETMEM_CONID1_SECTOR_EN_64_POS (0)
#define GSP_SECURED_RETMEM_CONID2_SECTOR_EN_31_0 (BASE_ADDRESS_GSP_SECURED + 0x98)
#define GSP_SECURED_RETMEM_CONID2_SECTOR_EN_31_0_RETMEM_CONID2_SECTOR_EN_31_0_MSK (0xFFFFFFFF)
#define GSP_SECURED_RETMEM_CONID2_SECTOR_EN_31_0_RETMEM_CONID2_SECTOR_EN_31_0_POS (0)
#define GSP_SECURED_RETMEM_CONID2_SECTOR_EN_63_32 (BASE_ADDRESS_GSP_SECURED + 0x9C)
#define GSP_SECURED_RETMEM_CONID2_SECTOR_EN_63_32_RETMEM_CONID2_SECTOR_EN_63_62_MSK (0xFFFFFFFF)
#define GSP_SECURED_RETMEM_CONID2_SECTOR_EN_63_32_RETMEM_CONID2_SECTOR_EN_63_62_POS (0)
#define GSP_SECURED_RETMEM_CONID2_SECTOR_EN_64	 (BASE_ADDRESS_GSP_SECURED + 0xA0)
#define GSP_SECURED_RETMEM_CONID2_SECTOR_EN_64_RETMEM_CONID2_SECTOR_EN_64_MSK (0x00001)
#define GSP_SECURED_RETMEM_CONID2_SECTOR_EN_64_RETMEM_CONID2_SECTOR_EN_64_POS (0)
#define GSP_SECURED_RETMEM_CONID3_SECTOR_EN_31_0 (BASE_ADDRESS_GSP_SECURED + 0xA4)
#define GSP_SECURED_RETMEM_CONID3_SECTOR_EN_31_0_RETMEM_CONID3_SECTOR_EN_31_0_MSK (0xFFFFFFFF)
#define GSP_SECURED_RETMEM_CONID3_SECTOR_EN_31_0_RETMEM_CONID3_SECTOR_EN_31_0_POS (0)
#define GSP_SECURED_RETMEM_CONID3_SECTOR_EN_63_32 (BASE_ADDRESS_GSP_SECURED + 0xA8)
#define GSP_SECURED_RETMEM_CONID3_SECTOR_EN_63_32_RETMEM_CONID3_SECTOR_EN_63_62_MSK (0xFFFFFFFF)
#define GSP_SECURED_RETMEM_CONID3_SECTOR_EN_63_32_RETMEM_CONID3_SECTOR_EN_63_62_POS (0)
#define GSP_SECURED_RETMEM_CONID3_SECTOR_EN_64	 (BASE_ADDRESS_GSP_SECURED + 0xAC)
#define GSP_SECURED_RETMEM_CONID3_SECTOR_EN_64_RETMEM_CONID3_SECTOR_EN_64_MSK (0x00001)
#define GSP_SECURED_RETMEM_CONID3_SECTOR_EN_64_RETMEM_CONID3_SECTOR_EN_64_POS (0)
#define GSP_SECURED_RETMEM_CONID4_SECTOR_EN_31_0 (BASE_ADDRESS_GSP_SECURED + 0xB0)
#define GSP_SECURED_RETMEM_CONID4_SECTOR_EN_31_0_RETMEM_CONID4_SECTOR_EN_31_0_MSK (0xFFFFFFFF)
#define GSP_SECURED_RETMEM_CONID4_SECTOR_EN_31_0_RETMEM_CONID4_SECTOR_EN_31_0_POS (0)
#define GSP_SECURED_RETMEM_CONID4_SECTOR_EN_63_32 (BASE_ADDRESS_GSP_SECURED + 0xB4)
#define GSP_SECURED_RETMEM_CONID4_SECTOR_EN_63_32_RETMEM_CONID4_SECTOR_EN_63_62_MSK (0xFFFFFFFF)
#define GSP_SECURED_RETMEM_CONID4_SECTOR_EN_63_32_RETMEM_CONID4_SECTOR_EN_63_62_POS (0)
#define GSP_SECURED_RETMEM_CONID4_SECTOR_EN_64	 (BASE_ADDRESS_GSP_SECURED + 0xB8)
#define GSP_SECURED_RETMEM_CONID4_SECTOR_EN_64_RETMEM_CONID4_SECTOR_EN_64_MSK (0x00001)
#define GSP_SECURED_RETMEM_CONID4_SECTOR_EN_64_RETMEM_CONID4_SECTOR_EN_64_POS (0)
#define GSP_SECURED_RETMEM_CONID5_SECTOR_EN_31_0 (BASE_ADDRESS_GSP_SECURED + 0xBC)
#define GSP_SECURED_RETMEM_CONID5_SECTOR_EN_31_0_RETMEM_CONID5_SECTOR_EN_31_0_MSK (0xFFFFFFFF)
#define GSP_SECURED_RETMEM_CONID5_SECTOR_EN_31_0_RETMEM_CONID5_SECTOR_EN_31_0_POS (0)
#define GSP_SECURED_RETMEM_CONID5_SECTOR_EN_63_32 (BASE_ADDRESS_GSP_SECURED + 0xC0)
#define GSP_SECURED_RETMEM_CONID5_SECTOR_EN_63_32_RETMEM_CONID5_SECTOR_EN_63_62_MSK (0xFFFFFFFF)
#define GSP_SECURED_RETMEM_CONID5_SECTOR_EN_63_32_RETMEM_CONID5_SECTOR_EN_63_62_POS (0)
#define GSP_SECURED_RETMEM_CONID5_SECTOR_EN_64	 (BASE_ADDRESS_GSP_SECURED + 0xC4)
#define GSP_SECURED_RETMEM_CONID5_SECTOR_EN_64_RETMEM_CONID5_SECTOR_EN_64_MSK (0x00001)
#define GSP_SECURED_RETMEM_CONID5_SECTOR_EN_64_RETMEM_CONID5_SECTOR_EN_64_POS (0)
#define GSP_SECURED_RETMEM_CONID6_SECTOR_EN_31_0 (BASE_ADDRESS_GSP_SECURED + 0xC8)
#define GSP_SECURED_RETMEM_CONID6_SECTOR_EN_31_0_RETMEM_CONID6_SECTOR_EN_31_0_MSK (0xFFFFFFFF)
#define GSP_SECURED_RETMEM_CONID6_SECTOR_EN_31_0_RETMEM_CONID6_SECTOR_EN_31_0_POS (0)
#define GSP_SECURED_RETMEM_CONID6_SECTOR_EN_63_32 (BASE_ADDRESS_GSP_SECURED + 0xCC)
#define GSP_SECURED_RETMEM_CONID6_SECTOR_EN_63_32_RETMEM_CONID6_SECTOR_EN_63_62_MSK (0xFFFFFFFF)
#define GSP_SECURED_RETMEM_CONID6_SECTOR_EN_63_32_RETMEM_CONID6_SECTOR_EN_63_62_POS (0)
#define GSP_SECURED_RETMEM_CONID6_SECTOR_EN_64	 (BASE_ADDRESS_GSP_SECURED + 0xD0)
#define GSP_SECURED_RETMEM_CONID6_SECTOR_EN_64_RETMEM_CONID6_SECTOR_EN_64_MSK (0x00001)
#define GSP_SECURED_RETMEM_CONID6_SECTOR_EN_64_RETMEM_CONID6_SECTOR_EN_64_POS (0)
#define GSP_SECURED_RETMEM_CONID7_SECTOR_EN_31_0 (BASE_ADDRESS_GSP_SECURED + 0xD4)
#define GSP_SECURED_RETMEM_CONID7_SECTOR_EN_31_0_RETMEM_CONID7_SECTOR_EN_31_0_MSK (0xFFFFFFFF)
#define GSP_SECURED_RETMEM_CONID7_SECTOR_EN_31_0_RETMEM_CONID7_SECTOR_EN_31_0_POS (0)
#define GSP_SECURED_RETMEM_CONID7_SECTOR_EN_63_32 (BASE_ADDRESS_GSP_SECURED + 0xD8)
#define GSP_SECURED_RETMEM_CONID7_SECTOR_EN_63_32_RETMEM_CONID7_SECTOR_EN_63_62_MSK (0xFFFFFFFF)
#define GSP_SECURED_RETMEM_CONID7_SECTOR_EN_63_32_RETMEM_CONID7_SECTOR_EN_63_62_POS (0)
#define GSP_SECURED_RETMEM_CONID7_SECTOR_EN_64	 (BASE_ADDRESS_GSP_SECURED + 0xDC)
#define GSP_SECURED_RETMEM_CONID7_SECTOR_EN_64_RETMEM_CONID7_SECTOR_EN_64_MSK (0x00001)
#define GSP_SECURED_RETMEM_CONID7_SECTOR_EN_64_RETMEM_CONID7_SECTOR_EN_64_POS (0)
#define GSP_SECURED_RETMEM_GPMCTRL_SECTOR_EN	 (BASE_ADDRESS_GSP_SECURED + 0xF0)
#define GSP_SECURED_RETMEM_GPMCTRL_SECTOR_EN_RETMEM_GPMCTRL_SECTOR_EN_MSK (0x0000F)
#define GSP_SECURED_RETMEM_GPMCTRL_SECTOR_EN_RETMEM_GPMCTRL_SECTOR_EN_POS (0)
#define GSP_SECURED_RETMEM_SECURITY_DEBUG		 (BASE_ADDRESS_GSP_SECURED + 0xF4)
#define GSP_SECURED_RETMEM_SECURITY_DEBUG_RETMEM_VIOLATION_ADDR_MSK (0x1FFFFF)
#define GSP_SECURED_RETMEM_SECURITY_DEBUG_RETMEM_VIOLATION_ADDR_POS (0)
#define GSP_SECURED_RETMEM_SECURITY_DEBUG_RETMEM_VIOLATION_CONID_MSK (0xE00000)
#define GSP_SECURED_RETMEM_SECURITY_DEBUG_RETMEM_VIOLATION_CONID_POS (21)
#define GSP_SECURED_RETMEM_SECURITY_DEBUG_RETMEM_VIOLATION_FLAG_MSK (0x80000000)
#define GSP_SECURED_RETMEM_SECURITY_DEBUG_RETMEM_VIOLATION_FLAG_POS (31)
#define BASE_ADDRESS_GPM_SECURED_MASK			 0xBC116000
#define GPM_SECURED_MASK_GPM_SEC				 (BASE_ADDRESS_GPM_SECURED_MASK + 0x0)
#define GPM_SECURED_MASK_GPM_SEC_GPM_SEC_MSK	 (0x000FF)
#define GPM_SECURED_MASK_GPM_SEC_GPM_SEC_POS	 (0)
#define GPM_SECURED_MASK_WAKEUP0_SEC			 (BASE_ADDRESS_GPM_SECURED_MASK + 0x4)
#define GPM_SECURED_MASK_WAKEUP0_SEC_WAKEUP0_SEC_MSK (0x000FF)
#define GPM_SECURED_MASK_WAKEUP0_SEC_WAKEUP0_SEC_POS (0)
#define GPM_SECURED_MASK_WAKEUP1_SEC			 (BASE_ADDRESS_GPM_SECURED_MASK + 0x8)
#define GPM_SECURED_MASK_WAKEUP1_SEC_WAKEUP1_SEC_MSK (0x000FF)
#define GPM_SECURED_MASK_WAKEUP1_SEC_WAKEUP1_SEC_POS (0)
#define GPM_SECURED_MASK_WAKEUP2_SEC			 (BASE_ADDRESS_GPM_SECURED_MASK + 0xC)
#define GPM_SECURED_MASK_WAKEUP2_SEC_WAKEUP2_SEC_MSK (0x000FF)
#define GPM_SECURED_MASK_WAKEUP2_SEC_WAKEUP2_SEC_POS (0)
#define GPM_SECURED_MASK_WAKEUP3_SEC			 (BASE_ADDRESS_GPM_SECURED_MASK + 0x10)
#define GPM_SECURED_MASK_WAKEUP3_SEC_WAKEUP3_SEC_MSK (0x000FF)
#define GPM_SECURED_MASK_WAKEUP3_SEC_WAKEUP3_SEC_POS (0)
#define GPM_SECURED_MASK_WAKEUP4_SEC			 (BASE_ADDRESS_GPM_SECURED_MASK + 0x14)
#define GPM_SECURED_MASK_WAKEUP4_SEC_WAKEUP4_SEC_MSK (0x000FF)
#define GPM_SECURED_MASK_WAKEUP4_SEC_WAKEUP4_SEC_POS (0)
#define GPM_SECURED_MASK_WAKEUP5_SEC			 (BASE_ADDRESS_GPM_SECURED_MASK + 0x18)
#define GPM_SECURED_MASK_WAKEUP5_SEC_WAKEUP5_SEC_MSK (0x000FF)
#define GPM_SECURED_MASK_WAKEUP5_SEC_WAKEUP5_SEC_POS (0)
#define GPM_SECURED_MASK_WAKEUP6_SEC			 (BASE_ADDRESS_GPM_SECURED_MASK + 0x1C)
#define GPM_SECURED_MASK_WAKEUP6_SEC_WAKEUP6_SEC_MSK (0x000FF)
#define GPM_SECURED_MASK_WAKEUP6_SEC_WAKEUP6_SEC_POS (0)
#define GPM_SECURED_MASK_WAKEUP7_SEC			 (BASE_ADDRESS_GPM_SECURED_MASK + 0x20)
#define GPM_SECURED_MASK_WAKEUP7_SEC_WAKEUP7_SEC_MSK (0x000FF)
#define GPM_SECURED_MASK_WAKEUP7_SEC_WAKEUP7_SEC_POS (0)
#define GPM_SECURED_MASK_WAKEUP8_SEC			 (BASE_ADDRESS_GPM_SECURED_MASK + 0x24)
#define GPM_SECURED_MASK_WAKEUP8_SEC_WAKEUP8_SEC_MSK (0x000FF)
#define GPM_SECURED_MASK_WAKEUP8_SEC_WAKEUP8_SEC_POS (0)
#define GPM_SECURED_MASK_WAKEUP9_SEC			 (BASE_ADDRESS_GPM_SECURED_MASK + 0x28)
#define GPM_SECURED_MASK_WAKEUP9_SEC_WAKEUP9_SEC_MSK (0x000FF)
#define GPM_SECURED_MASK_WAKEUP9_SEC_WAKEUP9_SEC_POS (0)
#define GPM_SECURED_MASK_WAKEUP_UART0_SEC		 (BASE_ADDRESS_GPM_SECURED_MASK + 0x2C)
#define GPM_SECURED_MASK_WAKEUP_UART0_SEC_UART0_SEC_MSK (0x000FF)
#define GPM_SECURED_MASK_WAKEUP_UART0_SEC_UART0_SEC_POS (0)
#define GPM_SECURED_MASK_WAKEUP_UART1_SEC		 (BASE_ADDRESS_GPM_SECURED_MASK + 0x30)
#define GPM_SECURED_MASK_WAKEUP_UART1_SEC_UART1_SEC_MSK (0x000FF)
#define GPM_SECURED_MASK_WAKEUP_UART1_SEC_UART1_SEC_POS (0)
#define GPM_SECURED_MASK_KEYPAD_SEC				 (BASE_ADDRESS_GPM_SECURED_MASK + 0x34)
#define GPM_SECURED_MASK_KEYPAD_SEC_KEYPAD_SEC_MSK (0x000FF)
#define GPM_SECURED_MASK_KEYPAD_SEC_KEYPAD_SEC_POS (0)
#define GPM_SECURED_MASK_AUX_ADC_SEC_WR			 (BASE_ADDRESS_GPM_SECURED_MASK + 0x3C)
#define GPM_SECURED_MASK_AUX_ADC_SEC_WR_AUX_ADC_SEC_WR_MSK (0x000FF)
#define GPM_SECURED_MASK_AUX_ADC_SEC_WR_AUX_ADC_SEC_WR_POS (0)
#define GPM_SECURED_MASK_AUX_ADC_SEC_RD			 (BASE_ADDRESS_GPM_SECURED_MASK + 0x40)
#define GPM_SECURED_MASK_AUX_ADC_SEC_RD_AUX_ADC_SEC_RD_MSK (0x000FF)
#define GPM_SECURED_MASK_AUX_ADC_SEC_RD_AUX_ADC_SEC_RD_POS (0)
#define GPM_SECURED_MASK_AUX_ADC_B0_SEC			 (BASE_ADDRESS_GPM_SECURED_MASK + 0x44)
#define GPM_SECURED_MASK_AUX_ADC_B0_SEC_AUX_ADC_B0_SEC_MSK (0x000FF)
#define GPM_SECURED_MASK_AUX_ADC_B0_SEC_AUX_ADC_B0_SEC_POS (0)
#define GPM_SECURED_MASK_AUX_ADC_B1_SEC			 (BASE_ADDRESS_GPM_SECURED_MASK + 0x48)
#define GPM_SECURED_MASK_AUX_ADC_B1_SEC_AUX_ADC_B1_SEC_MSK (0x000FF)
#define GPM_SECURED_MASK_AUX_ADC_B1_SEC_AUX_ADC_B1_SEC_POS (0)
#define GPM_SECURED_MASK_AUX_ADC_B2_SEC			 (BASE_ADDRESS_GPM_SECURED_MASK + 0x4C)
#define GPM_SECURED_MASK_AUX_ADC_B2_SEC_AUX_ADC_B2_SEC_MSK (0x000FF)
#define GPM_SECURED_MASK_AUX_ADC_B2_SEC_AUX_ADC_B2_SEC_POS (0)
#define GPM_SECURED_MASK_AUX_ADC_B3_SEC			 (BASE_ADDRESS_GPM_SECURED_MASK + 0x50)
#define GPM_SECURED_MASK_AUX_ADC_B3_SEC_AUX_ADC_B3_SEC_MSK (0x000FF)
#define GPM_SECURED_MASK_AUX_ADC_B3_SEC_AUX_ADC_B3_SEC_POS (0)
#define GPM_SECURED_MASK_AUX_ADC_B4_SEC			 (BASE_ADDRESS_GPM_SECURED_MASK + 0x54)
#define GPM_SECURED_MASK_AUX_ADC_B4_SEC_AUX_ADC_B4_SEC_MSK (0x000FF)
#define GPM_SECURED_MASK_AUX_ADC_B4_SEC_AUX_ADC_B4_SEC_POS (0)
#define GPM_SECURED_MASK_AUX_ADC_B5_SEC			 (BASE_ADDRESS_GPM_SECURED_MASK + 0x58)
#define GPM_SECURED_MASK_AUX_ADC_B5_SEC_AUX_ADC_B5_SEC_MSK (0x000FF)
#define GPM_SECURED_MASK_AUX_ADC_B5_SEC_AUX_ADC_B5_SEC_POS (0)
#define GPM_SECURED_MASK_AUX_ADC_B6_SEC			 (BASE_ADDRESS_GPM_SECURED_MASK + 0x5C)
#define GPM_SECURED_MASK_AUX_ADC_B6_SEC_AUX_ADC_B6_SEC_MSK (0x000FF)
#define GPM_SECURED_MASK_AUX_ADC_B6_SEC_AUX_ADC_B6_SEC_POS (0)
#define GPM_SECURED_MASK_AUX_ADC_B7_SEC			 (BASE_ADDRESS_GPM_SECURED_MASK + 0x60)
#define GPM_SECURED_MASK_AUX_ADC_B7_SEC_AUX_ADC_B7_SEC_MSK (0x000FF)
#define GPM_SECURED_MASK_AUX_ADC_B7_SEC_AUX_ADC_B7_SEC_POS (0)
#define GPM_SECURED_MASK_GPM_IO_LATCH_MCU_IO_LAT_SEC (BASE_ADDRESS_GPM_SECURED_MASK + 0x64)
#define GPM_SECURED_MASK_GPM_IO_LATCH_MCU_IO_LAT_SEC_GPM_IO_LATCH_MCU_IO_LAT_SEC_MSK (0x000FF)
#define GPM_SECURED_MASK_GPM_IO_LATCH_MCU_IO_LAT_SEC_GPM_IO_LATCH_MCU_IO_LAT_SEC_POS (0)
#define GPM_SECURED_MASK_GPM_IO_LATCH_PMP_IO_LAT_SEC (BASE_ADDRESS_GPM_SECURED_MASK + 0x68)
#define GPM_SECURED_MASK_GPM_IO_LATCH_PMP_IO_LAT_SEC_GPM_IO_LATCH_PMP_IO_LAT_SEC_MSK (0x000FF)
#define GPM_SECURED_MASK_GPM_IO_LATCH_PMP_IO_LAT_SEC_GPM_IO_LATCH_PMP_IO_LAT_SEC_POS (0)
#define GPM_SECURED_MASK_GPM_IO_LATCH_SOC_IO_LAT_SEC (BASE_ADDRESS_GPM_SECURED_MASK + 0x6C)
#define GPM_SECURED_MASK_GPM_IO_LATCH_SOC_IO_LAT_SEC_GPM_IO_LATCH_SOC_IO_LAT_SEC_MSK (0x000FF)
#define GPM_SECURED_MASK_GPM_IO_LATCH_SOC_IO_LAT_SEC_GPM_IO_LATCH_SOC_IO_LAT_SEC_POS (0)
#define GPM_SECURED_MASK_GPM_GPR_REGS_SEC		 (BASE_ADDRESS_GPM_SECURED_MASK + 0x70)
#define GPM_SECURED_MASK_GPM_GPR_REGS_SEC_GPM_GPR_REGS_SEC_MSK (0x000FF)
#define GPM_SECURED_MASK_GPM_GPR_REGS_SEC_GPM_GPR_REGS_SEC_POS (0)
#define GPM_SECURED_MASK_XO_RESET_N_SEC			 (BASE_ADDRESS_GPM_SECURED_MASK + 0x74)
#define GPM_SECURED_MASK_XO_RESET_N_SEC_XO_RESET_N_SEC_MSK (0x000FF)
#define GPM_SECURED_MASK_XO_RESET_N_SEC_XO_RESET_N_SEC_POS (0)
#define GPM_SECURED_MASK_M4_CFG_SEC				 (BASE_ADDRESS_GPM_SECURED_MASK + 0x78)
#define GPM_SECURED_MASK_M4_CFG_SEC_M4_CFG_SEC_MSK (0x000FF)
#define GPM_SECURED_MASK_M4_CFG_SEC_M4_CFG_SEC_POS (0)
#define GPM_SECURED_MASK_UART3_SEC				 (BASE_ADDRESS_GPM_SECURED_MASK + 0x7C)
#define GPM_SECURED_MASK_UART3_SEC_UART3_SEC_MSK (0x000FF)
#define GPM_SECURED_MASK_UART3_SEC_UART3_SEC_POS (0)
#define GPM_SECURED_MASK_AUX_ADC_SECURED_SEC	 (BASE_ADDRESS_GPM_SECURED_MASK + 0x80)
#define GPM_SECURED_MASK_AUX_ADC_SECURED_SEC_AUX_ADC_SECURED_SEC_MSK (0x000FF)
#define GPM_SECURED_MASK_AUX_ADC_SECURED_SEC_AUX_ADC_SECURED_SEC_POS (0)
#define GPM_SECURED_MASK_MASK_WKUP_PAR_SEC		 (BASE_ADDRESS_GPM_SECURED_MASK + 0x84)
#define GPM_SECURED_MASK_MASK_WKUP_PAR_SEC_MASK_WKUP_PAR_SEC_MSK (0x000FF)
#define GPM_SECURED_MASK_MASK_WKUP_PAR_SEC_MASK_WKUP_PAR_SEC_POS (0)
#define GPM_SECURED_MASK_GPM_REGMEM_SEC			 (BASE_ADDRESS_GPM_SECURED_MASK + 0x88)
#define GPM_SECURED_MASK_GPM_REGMEM_SEC_GPM_REGMEM_SEC_MSK (0x000FF)
#define GPM_SECURED_MASK_GPM_REGMEM_SEC_GPM_REGMEM_SEC_POS (0)
#define GPM_SECURED_MASK_GPM_DEBUG_SEC			 (BASE_ADDRESS_GPM_SECURED_MASK + 0x8C)
#define GPM_SECURED_MASK_GPM_DEBUG_SEC_GPM_DEBUG_SEC_MSK (0x000FF)
#define GPM_SECURED_MASK_GPM_DEBUG_SEC_GPM_DEBUG_SEC_POS (0)
#define GPM_SECURED_MASK_GPM_EJTAG_CONTROL_SEC	 (BASE_ADDRESS_GPM_SECURED_MASK + 0x90)
#define GPM_SECURED_MASK_GPM_EJTAG_CONTROL_SEC_GPM_EJTAG_CONTROL_SEC_MSK (0x000FF)
#define GPM_SECURED_MASK_GPM_EJTAG_CONTROL_SEC_GPM_EJTAG_CONTROL_SEC_POS (0)
#define GPM_SECURED_MASK_MCU_BOOT_SEC			 (BASE_ADDRESS_GPM_SECURED_MASK + 0x94)
#define GPM_SECURED_MASK_MCU_BOOT_SEC_MCU_BOOT_SEC_MSK (0x000FF)
#define GPM_SECURED_MASK_MCU_BOOT_SEC_MCU_BOOT_SEC_POS (0)
#define GPM_SECURED_MASK_MCU_DEVICE_SEC			 (BASE_ADDRESS_GPM_SECURED_MASK + 0x98)
#define GPM_SECURED_MASK_MCU_DEVICE_SEC_MCU_DEVICE_SEC_MSK (0x000FF)
#define GPM_SECURED_MASK_MCU_DEVICE_SEC_MCU_DEVICE_SEC_POS (0)
#define GPM_SECURED_MASK_RC_CFG_SEC				 (BASE_ADDRESS_GPM_SECURED_MASK + 0x9C)
#define GPM_SECURED_MASK_RC_CFG_SEC_RC_CFG_SEC_MSK (0x000FF)
#define GPM_SECURED_MASK_RC_CFG_SEC_RC_CFG_SEC_POS (0)
#define GPM_SECURED_MASK_GSP_RST_SEC			 (BASE_ADDRESS_GPM_SECURED_MASK + 0xA0)
#define GPM_SECURED_MASK_GSP_RST_SEC_GSP_RST_SEC_MSK (0x000FF)
#define GPM_SECURED_MASK_GSP_RST_SEC_GSP_RST_SEC_POS (0)
#define GPM_SECURED_MASK_MCU_CLK_SEC			 (BASE_ADDRESS_GPM_SECURED_MASK + 0xA4)
#define GPM_SECURED_MASK_MCU_CLK_SEC_MCU_CLK_SEC_MSK (0x000FF)
#define GPM_SECURED_MASK_MCU_CLK_SEC_MCU_CLK_SEC_POS (0)
#define GPM_SECURED_MASK_MCU_POLICY_CFG_SEC		 (BASE_ADDRESS_GPM_SECURED_MASK + 0xA8)
#define GPM_SECURED_MASK_MCU_POLICY_CFG_SEC_MCU_POLICY_CFG_SEC_MSK (0x000FF)
#define GPM_SECURED_MASK_MCU_POLICY_CFG_SEC_MCU_POLICY_CFG_SEC_POS (0)
#define GPM_SECURED_MASK_PMP_POLICY_CFG_SEC		 (BASE_ADDRESS_GPM_SECURED_MASK + 0xAC)
#define GPM_SECURED_MASK_PMP_POLICY_CFG_SEC_PMP_POLICY_CFG_SEC_MSK (0x000FF)
#define GPM_SECURED_MASK_PMP_POLICY_CFG_SEC_PMP_POLICY_CFG_SEC_POS (0)
#define GPM_SECURED_MASK_GPM_CLK_CONTROL_SEC	 (BASE_ADDRESS_GPM_SECURED_MASK + 0xB0)
#define GPM_SECURED_MASK_GPM_CLK_CONTROL_SEC_GPM_CLK_CONTROL_SEC_MSK (0x000FF)
#define GPM_SECURED_MASK_GPM_CLK_CONTROL_SEC_GPM_CLK_CONTROL_SEC_POS (0)
#define GPM_SECURED_MASK_GPM_RST_CONTROL_SEC	 (BASE_ADDRESS_GPM_SECURED_MASK + 0xB4)
#define GPM_SECURED_MASK_GPM_RST_CONTROL_SEC_GPM_RST_CONTROL_SEC_MSK (0x000FF)
#define GPM_SECURED_MASK_GPM_RST_CONTROL_SEC_GPM_RST_CONTROL_SEC_POS (0)
#define GPM_SECURED_MASK_RTC_CFG_SEC			 (BASE_ADDRESS_GPM_SECURED_MASK + 0xB8)
#define GPM_SECURED_MASK_RTC_CFG_SEC_RTC_CFG_SEC_MSK (0x000FF)
#define GPM_SECURED_MASK_RTC_CFG_SEC_RTC_CFG_SEC_POS (0)
#define GPM_SECURED_MASK_LDO_XO_CFG_SEC			 (BASE_ADDRESS_GPM_SECURED_MASK + 0xBC)
#define GPM_SECURED_MASK_LDO_XO_CFG_SEC_LDO_XO_CFG_SEC_MSK (0x000FF)
#define GPM_SECURED_MASK_LDO_XO_CFG_SEC_LDO_XO_CFG_SEC_POS (0)
#define GPM_SECURED_MASK_LDO_SIM_CFG_SEC		 (BASE_ADDRESS_GPM_SECURED_MASK + 0xC0)
#define GPM_SECURED_MASK_LDO_SIM_CFG_SEC_LDO_SIM_CFG_SEC_MSK (0x000FF)
#define GPM_SECURED_MASK_LDO_SIM_CFG_SEC_LDO_SIM_CFG_SEC_POS (0)
#define GPM_SECURED_MASK_LDO_EXTRA_CFG_SEC		 (BASE_ADDRESS_GPM_SECURED_MASK + 0xC4)
#define GPM_SECURED_MASK_LDO_EXTRA_CFG_SEC_LDO_EXTRA_CFG_SEC_MSK (0x000FF)
#define GPM_SECURED_MASK_LDO_EXTRA_CFG_SEC_LDO_EXTRA_CFG_SEC_POS (0)
#define GPM_SECURED_MASK_RF_RF_CFG_SEC			 (BASE_ADDRESS_GPM_SECURED_MASK + 0xC8)
#define GPM_SECURED_MASK_RF_RF_CFG_SEC_RF_RF_CFG_SEC_MSK (0x000FF)
#define GPM_SECURED_MASK_RF_RF_CFG_SEC_RF_RF_CFG_SEC_POS (0)
#define GPM_SECURED_MASK_RF_XO_CFG_SEC			 (BASE_ADDRESS_GPM_SECURED_MASK + 0xCC)
#define GPM_SECURED_MASK_RF_XO_CFG_SEC_RF_XO_CFG_SEC_MSK (0x000FF)
#define GPM_SECURED_MASK_RF_XO_CFG_SEC_RF_XO_CFG_SEC_POS (0)
#define GPM_SECURED_MASK_GPM_PMG_SEC			 (BASE_ADDRESS_GPM_SECURED_MASK + 0xD0)
#define GPM_SECURED_MASK_GPM_PMG_SEC_GPM_PMG_SEC_MSK (0x000FF)
#define GPM_SECURED_MASK_GPM_PMG_SEC_GPM_PMG_SEC_POS (0)
#define GPM_SECURED_MASK_GPM_CTRL_SEC			 (BASE_ADDRESS_GPM_SECURED_MASK + 0xD4)
#define GPM_SECURED_MASK_GPM_CTRL_SEC_GPM_CTRL_SEC_MSK (0x000FF)
#define GPM_SECURED_MASK_GPM_CTRL_SEC_GPM_CTRL_SEC_POS (0)
#define GPM_SECURED_MASK_URCLK_CFG_SEC			 (BASE_ADDRESS_GPM_SECURED_MASK + 0xD8)
#define GPM_SECURED_MASK_URCLK_CFG_SEC_URCLK_CFG_SEC_MSK (0x000FF)
#define GPM_SECURED_MASK_URCLK_CFG_SEC_URCLK_CFG_SEC_POS (0)
#define GPM_SECURED_MASK_AUX_ADC_RFARM_SEC_WR	 (BASE_ADDRESS_GPM_SECURED_MASK + 0xDC)
#define GPM_SECURED_MASK_AUX_ADC_RFARM_SEC_WR_AUX_ADC_RFARM_SEC_WR_MSK (0x000FF)
#define GPM_SECURED_MASK_AUX_ADC_RFARM_SEC_WR_AUX_ADC_RFARM_SEC_WR_POS (0)
#define GPM_SECURED_MASK_AUX_ADC_RFARM_SEC_RD	 (BASE_ADDRESS_GPM_SECURED_MASK + 0xE0)
#define GPM_SECURED_MASK_AUX_ADC_RFARM_SEC_RD_AUX_ADC_RFARM_SEC_RD_MSK (0x000FF)
#define GPM_SECURED_MASK_AUX_ADC_RFARM_SEC_RD_AUX_ADC_RFARM_SEC_RD_POS (0)
#define GPM_SECURED_MASK_CLKDIV_WAKEUP_SEC		 (BASE_ADDRESS_GPM_SECURED_MASK + 0xE4)
#define GPM_SECURED_MASK_CLKDIV_WAKEUP_SEC_CLKDIV_WAKEUP_SEC_MSK (0x000FF)
#define GPM_SECURED_MASK_CLKDIV_WAKEUP_SEC_CLKDIV_WAKEUP_SEC_POS (0)
#define GPM_SECURED_MASK_GPM_PMG_RST_SEC		 (BASE_ADDRESS_GPM_SECURED_MASK + 0xE8)
#define GPM_SECURED_MASK_GPM_PMG_RST_SEC_GPM_PMG_RST_SEC_MSK (0x000FF)
#define GPM_SECURED_MASK_GPM_PMG_RST_SEC_GPM_PMG_RST_SEC_POS (0)
#define GPM_SECURED_MASK_MCU_RST_SEC			 (BASE_ADDRESS_GPM_SECURED_MASK + 0xEC)
#define GPM_SECURED_MASK_MCU_RST_SEC_MCU_RST_SEC_MSK (0x000FF)
#define GPM_SECURED_MASK_MCU_RST_SEC_MCU_RST_SEC_POS (0)
#define GPM_SECURED_MASK_RTC_GPIO_SEC			 (BASE_ADDRESS_GPM_SECURED_MASK + 0xF0)
#define GPM_SECURED_MASK_RTC_GPIO_SEC_RTC_GPIO_SEC_MSK (0x000FF)
#define GPM_SECURED_MASK_RTC_GPIO_SEC_RTC_GPIO_SEC_POS (0)
#define GPM_SECURED_MASK_BOOT_CLK_CONTROL_SEC	 (BASE_ADDRESS_GPM_SECURED_MASK + 0xF4)
#define GPM_SECURED_MASK_BOOT_CLK_CONTROL_SEC_BOOT_CLK_CONTROL_SEC_MSK (0x000FF)
#define GPM_SECURED_MASK_BOOT_CLK_CONTROL_SEC_BOOT_CLK_CONTROL_SEC_POS (0)
#define GPM_SECURED_MASK_GSP_BIST_CONTROL_SEC	 (BASE_ADDRESS_GPM_SECURED_MASK + 0xF8)
#define GPM_SECURED_MASK_GSP_BIST_CONTROL_SEC_GSP_BIST_CONTROL_SEC_MSK (0x000FF)
#define GPM_SECURED_MASK_GSP_BIST_CONTROL_SEC_GSP_BIST_CONTROL_SEC_POS (0)
#define GPM_SECURED_MASK_GSP_MEM_CONTROL_SEC	 (BASE_ADDRESS_GPM_SECURED_MASK + 0xFC)
#define GPM_SECURED_MASK_GSP_MEM_CONTROL_SEC_GSP_MEM_CONTROL_SEC_MSK (0x000FF)
#define GPM_SECURED_MASK_GSP_MEM_CONTROL_SEC_GSP_MEM_CONTROL_SEC_POS (0)
#define GPM_SECURED_MASK_GPM_IO_PAR_SEC			 (BASE_ADDRESS_GPM_SECURED_MASK + 0x100)
#define GPM_SECURED_MASK_GPM_IO_PAR_SEC_GPM_IO_PAR_SEC_MSK (0x000FF)
#define GPM_SECURED_MASK_GPM_IO_PAR_SEC_GPM_IO_PAR_SEC_POS (0)
#define GPM_SECURED_MASK_GSP_SECURED_SEC		 (BASE_ADDRESS_GPM_SECURED_MASK + 0x104)
#define GPM_SECURED_MASK_GSP_SECURED_SEC_GSP_SECURED_SEC_MSK (0x000FF)
#define GPM_SECURED_MASK_GSP_SECURED_SEC_GSP_SECURED_SEC_POS (0)
#define GPM_SECURED_MASK_GPM_SECURED_MASK_SEC	 (BASE_ADDRESS_GPM_SECURED_MASK + 0x108)
#define GPM_SECURED_MASK_GPM_SECURED_MASK_SEC_GPM_SECURED_MASK_SEC_MSK (0x000FF)
#define GPM_SECURED_MASK_GPM_SECURED_MASK_SEC_GPM_SECURED_MASK_SEC_POS (0)
#define GPM_SECURED_MASK_PSRAM_CTRL_GENERAL_SEC	 (BASE_ADDRESS_GPM_SECURED_MASK + 0x10C)
#define GPM_SECURED_MASK_PSRAM_CTRL_GENERAL_SEC_PSRAM_CTRL_GENERAL_SEC_MSK (0x000FF)
#define GPM_SECURED_MASK_PSRAM_CTRL_GENERAL_SEC_PSRAM_CTRL_GENERAL_SEC_POS (0)
#define GPM_SECURED_MASK_PSRAM_CTRL_CS0_SEC		 (BASE_ADDRESS_GPM_SECURED_MASK + 0x110)
#define GPM_SECURED_MASK_PSRAM_CTRL_CS0_SEC_PSRAM_CTRL_CS0_SEC_MSK (0x000FF)
#define GPM_SECURED_MASK_PSRAM_CTRL_CS0_SEC_PSRAM_CTRL_CS0_SEC_POS (0)
#define GPM_SECURED_MASK_PSRAM_CTRL_CS1_SEC		 (BASE_ADDRESS_GPM_SECURED_MASK + 0x114)
#define GPM_SECURED_MASK_PSRAM_CTRL_CS1_SEC_PSRAM_CTRL_CS1_SEC_MSK (0x000FF)
#define GPM_SECURED_MASK_PSRAM_CTRL_CS1_SEC_PSRAM_CTRL_CS1_SEC_POS (0)
#define GPM_SECURED_MASK_PSRAM_CTRL_QOS_SEC		 (BASE_ADDRESS_GPM_SECURED_MASK + 0x118)
#define GPM_SECURED_MASK_PSRAM_CTRL_QOS_SEC_PSRAM_CTRL_QOS_SEC_MSK (0x000FF)
#define GPM_SECURED_MASK_PSRAM_CTRL_QOS_SEC_PSRAM_CTRL_QOS_SEC_POS (0)
#define GPM_SECURED_MASK_PSRAM_CTRL_PERFORMANCE_COUNTER_SEC (BASE_ADDRESS_GPM_SECURED_MASK + 0x11C)
#define GPM_SECURED_MASK_PSRAM_CTRL_PERFORMANCE_COUNTER_SEC_PSRAM_CTRL_PERFORMANCE_COUNTER_SEC_MSK (0x000FF)
#define GPM_SECURED_MASK_PSRAM_CTRL_PERFORMANCE_COUNTER_SEC_PSRAM_CTRL_PERFORMANCE_COUNTER_SEC_POS (0)
#define GPM_SECURED_MASK_PSRAM_CTRL_SEC			 (BASE_ADDRESS_GPM_SECURED_MASK + 0x120)
#define GPM_SECURED_MASK_PSRAM_CTRL_SEC_PSRAM_CTRL_SEC_MSK (0x000FF)
#define GPM_SECURED_MASK_PSRAM_CTRL_SEC_PSRAM_CTRL_SEC_POS (0)
#define GPM_SECURED_MASK_PSRAM_CTRL_MANUAL_CS_SEL_SEC (BASE_ADDRESS_GPM_SECURED_MASK + 0x124)
#define GPM_SECURED_MASK_PSRAM_CTRL_MANUAL_CS_SEL_SEC_PSRAM_CTRL_MANUAL_CS_SEL_SEC_MSK (0x000FF)
#define GPM_SECURED_MASK_PSRAM_CTRL_MANUAL_CS_SEL_SEC_PSRAM_CTRL_MANUAL_CS_SEL_SEC_POS (0)
#define GPM_SECURED_MASK_PSRAM_CTRL_MANUAL_CMD_SEC (BASE_ADDRESS_GPM_SECURED_MASK + 0x128)
#define GPM_SECURED_MASK_PSRAM_CTRL_MANUAL_CMD_SEC_PSRAM_CTRL_MANUAL_CMD_SEC_MSK (0x000FF)
#define GPM_SECURED_MASK_PSRAM_CTRL_MANUAL_CMD_SEC_PSRAM_CTRL_MANUAL_CMD_SEC_POS (0)
#define GPM_SECURED_MASK_PSRAM_CTRL_MANUAL_CMD_16_SEC (BASE_ADDRESS_GPM_SECURED_MASK + 0x12C)
#define GPM_SECURED_MASK_PSRAM_CTRL_MANUAL_CMD_16_SEC_PSRAM_CTRL_MANUAL_CMD_16_SEC_MSK (0x000FF)
#define GPM_SECURED_MASK_PSRAM_CTRL_MANUAL_CMD_16_SEC_PSRAM_CTRL_MANUAL_CMD_16_SEC_POS (0)
#define GPM_SECURED_MASK_PSRAM_CTRL_MANUAL_CMD_ADDR_SEC (BASE_ADDRESS_GPM_SECURED_MASK + 0x130)
#define GPM_SECURED_MASK_PSRAM_CTRL_MANUAL_CMD_ADDR_SEC_PSRAM_CTRL_MANUAL_CMD_ADDR_SEC_MSK (0x000FF)
#define GPM_SECURED_MASK_PSRAM_CTRL_MANUAL_CMD_ADDR_SEC_PSRAM_CTRL_MANUAL_CMD_ADDR_SEC_POS (0)
#define GPM_SECURED_MASK_PSRAM_CTRL_MANUAL_CMD_DATA_SEC (BASE_ADDRESS_GPM_SECURED_MASK + 0x134)
#define GPM_SECURED_MASK_PSRAM_CTRL_MANUAL_CMD_DATA_SEC_PSRAM_CTRL_MANUAL_CMD_DATA_SEC_MSK (0x000FF)
#define GPM_SECURED_MASK_PSRAM_CTRL_MANUAL_CMD_DATA_SEC_PSRAM_CTRL_MANUAL_CMD_DATA_SEC_POS (0)
#define GPM_SECURED_MASK_PSRAM_CTRL_MANUAL_CMD_RESULT0_SEC (BASE_ADDRESS_GPM_SECURED_MASK + 0x138)
#define GPM_SECURED_MASK_PSRAM_CTRL_MANUAL_CMD_RESULT0_SEC_PSRAM_CTRL_MANUAL_CMD_RESULT0_SEC_MSK (0x000FF)
#define GPM_SECURED_MASK_PSRAM_CTRL_MANUAL_CMD_RESULT0_SEC_PSRAM_CTRL_MANUAL_CMD_RESULT0_SEC_POS (0)
#define GPM_SECURED_MASK_PSRAM_CTRL_MANUAL_CMD_RESULT1_SEC (BASE_ADDRESS_GPM_SECURED_MASK + 0x13C)
#define GPM_SECURED_MASK_PSRAM_CTRL_MANUAL_CMD_RESULT1_SEC_PSRAM_CTRL_MANUAL_CMD_RESULT1_SEC_MSK (0x000FF)
#define GPM_SECURED_MASK_PSRAM_CTRL_MANUAL_CMD_RESULT1_SEC_PSRAM_CTRL_MANUAL_CMD_RESULT1_SEC_POS (0)
#define GPM_SECURED_MASK_PSRAM_CTRL_MANUAL_INT_DATA_VALUE_SEC (BASE_ADDRESS_GPM_SECURED_MASK + 0x140)
#define GPM_SECURED_MASK_PSRAM_CTRL_MANUAL_INT_DATA_VALUE_SEC_PSRAM_CTRL_MANUAL_INT_DATA_VALUE_SEC_MSK (0x000FF)
#define GPM_SECURED_MASK_PSRAM_CTRL_MANUAL_INT_DATA_VALUE_SEC_PSRAM_CTRL_MANUAL_INT_DATA_VALUE_SEC_POS (0)
#define GPM_SECURED_MASK_PSRAM_CTRL_MANUAL_INT_DATA_MASK_SEC (BASE_ADDRESS_GPM_SECURED_MASK + 0x144)
#define GPM_SECURED_MASK_PSRAM_CTRL_MANUAL_INT_DATA_MASK_SEC_PSRAM_CTRL_MANUAL_INT_DATA_MASK_SEC_MSK (0x000FF)
#define GPM_SECURED_MASK_PSRAM_CTRL_MANUAL_INT_DATA_MASK_SEC_PSRAM_CTRL_MANUAL_INT_DATA_MASK_SEC_POS (0)
#define GPM_SECURED_MASK_PSRAM_CTRL_MANUAL_XIP_PAT_SEC (BASE_ADDRESS_GPM_SECURED_MASK + 0x148)
#define GPM_SECURED_MASK_PSRAM_CTRL_MANUAL_XIP_PAT_SEC_PSRAM_CTRL_MANUAL_XIP_PAT_SEC_MSK (0x000FF)
#define GPM_SECURED_MASK_PSRAM_CTRL_MANUAL_XIP_PAT_SEC_PSRAM_CTRL_MANUAL_XIP_PAT_SEC_POS (0)
#define GPM_SECURED_MASK_PSRAM_CTRL_MANUAL_INTERRUPT_MASK_SEC (BASE_ADDRESS_GPM_SECURED_MASK + 0x14C)
#define GPM_SECURED_MASK_PSRAM_CTRL_MANUAL_INTERRUPT_MASK_SEC_PSRAM_CTRL_MANUAL_INTERRUPT_MASK_SEC_MSK (0x000FF)
#define GPM_SECURED_MASK_PSRAM_CTRL_MANUAL_INTERRUPT_MASK_SEC_PSRAM_CTRL_MANUAL_INTERRUPT_MASK_SEC_POS (0)
#define GPM_SECURED_MASK_PSRAM_CTRL_MANUAL_HALT_SEC (BASE_ADDRESS_GPM_SECURED_MASK + 0x150)
#define GPM_SECURED_MASK_PSRAM_CTRL_MANUAL_HALT_SEC_PSRAM_CTRL_MANUAL_HALT_SEC_MSK (0x000FF)
#define GPM_SECURED_MASK_PSRAM_CTRL_MANUAL_HALT_SEC_PSRAM_CTRL_MANUAL_HALT_SEC_POS (0)
#define GPM_SECURED_MASK_PSRAM_CTRL_MANUAL_DUMMY_PATTERN_SEC (BASE_ADDRESS_GPM_SECURED_MASK + 0x154)
#define GPM_SECURED_MASK_PSRAM_CTRL_MANUAL_DUMMY_PATTERN_SEC_PSRAM_CTRL_MANUAL_DUMMY_PATTERN_SEC_MSK (0x000FF)
#define GPM_SECURED_MASK_PSRAM_CTRL_MANUAL_DUMMY_PATTERN_SEC_PSRAM_CTRL_MANUAL_DUMMY_PATTERN_SEC_POS (0)
#define GPM_SECURED_MASK_PSRAM_CTRL_MANUAL_STATUS_SEC (BASE_ADDRESS_GPM_SECURED_MASK + 0x158)
#define GPM_SECURED_MASK_PSRAM_CTRL_MANUAL_STATUS_SEC_PSRAM_CTRL_MANUAL_STATUS_SEC_MSK (0x000FF)
#define GPM_SECURED_MASK_PSRAM_CTRL_MANUAL_STATUS_SEC_PSRAM_CTRL_MANUAL_STATUS_SEC_POS (0)
#define GPM_SECURED_MASK_PSRAM_CTRL_MANUAL_STATUS_RC_SEC (BASE_ADDRESS_GPM_SECURED_MASK + 0x15C)
#define GPM_SECURED_MASK_PSRAM_CTRL_MANUAL_STATUS_RC_SEC_PSRAM_CTRL_MANUAL_STATUS_RC_SEC_MSK (0x000FF)
#define GPM_SECURED_MASK_PSRAM_CTRL_MANUAL_STATUS_RC_SEC_PSRAM_CTRL_MANUAL_STATUS_RC_SEC_POS (0)
#define GPM_SECURED_MASK_PSRAM_CTRL_MANUAL_ERR_STATUS_SEC (BASE_ADDRESS_GPM_SECURED_MASK + 0x160)
#define GPM_SECURED_MASK_PSRAM_CTRL_MANUAL_ERR_STATUS_SEC_PSRAM_CTRL_MANUAL_ERR_STATUS_SEC_MSK (0x000FF)
#define GPM_SECURED_MASK_PSRAM_CTRL_MANUAL_ERR_STATUS_SEC_PSRAM_CTRL_MANUAL_ERR_STATUS_SEC_POS (0)
#define GPM_SECURED_MASK_PSRAM_CTRL_MANUAL_ERR_STATUS_RC_SEC (BASE_ADDRESS_GPM_SECURED_MASK + 0x164)
#define GPM_SECURED_MASK_PSRAM_CTRL_MANUAL_ERR_STATUS_RC_SEC_PSRAM_CTRL_MANUAL_ERR_STATUS_RC_SEC_MSK (0x000FF)
#define GPM_SECURED_MASK_PSRAM_CTRL_MANUAL_ERR_STATUS_RC_SEC_PSRAM_CTRL_MANUAL_ERR_STATUS_RC_SEC_POS (0)
#define GPM_SECURED_MASK_PSRAM_CTRL_MANUAL_CUSTOM_OPCODE_EN_SEC (BASE_ADDRESS_GPM_SECURED_MASK + 0x168)
#define GPM_SECURED_MASK_PSRAM_CTRL_MANUAL_CUSTOM_OPCODE_EN_SEC_PSRAM_CTRL_MANUAL_CUSTOM_OPCODE_EN_SEC_MSK (0x000FF)
#define GPM_SECURED_MASK_PSRAM_CTRL_MANUAL_CUSTOM_OPCODE_EN_SEC_PSRAM_CTRL_MANUAL_CUSTOM_OPCODE_EN_SEC_POS (0)
#define GPM_SECURED_MASK_PSRAM_CTRL_MANUAL_CUSTOM_OPCODE_SEC (BASE_ADDRESS_GPM_SECURED_MASK + 0x16C)
#define GPM_SECURED_MASK_PSRAM_CTRL_MANUAL_CUSTOM_OPCODE_SEC_PSRAM_CTRL_MANUAL_CUSTOM_OPCODE_SEC_MSK (0x000FF)
#define GPM_SECURED_MASK_PSRAM_CTRL_MANUAL_CUSTOM_OPCODE_SEC_PSRAM_CTRL_MANUAL_CUSTOM_OPCODE_SEC_POS (0)
#define GPM_SECURED_MASK_GPM_IO_LATCH_PSRAM_JTAG_IO_LAT_SEC (BASE_ADDRESS_GPM_SECURED_MASK + 0x170)
#define GPM_SECURED_MASK_GPM_IO_LATCH_PSRAM_JTAG_IO_LAT_SEC_GPM_IO_LATCH_PSRAM_JTAG_IO_LAT_SEC_MSK (0x000FF)
#define GPM_SECURED_MASK_GPM_IO_LATCH_PSRAM_JTAG_IO_LAT_SEC_GPM_IO_LATCH_PSRAM_JTAG_IO_LAT_SEC_POS (0)
#define GPM_SECURED_MASK_SOURCE_SELECT_SEC		 (BASE_ADDRESS_GPM_SECURED_MASK + 0x174)
#define GPM_SECURED_MASK_SOURCE_SELECT_SEC_SOURCE_SELECT_SEC_MSK (0x000FF)
#define GPM_SECURED_MASK_SOURCE_SELECT_SEC_SOURCE_SELECT_SEC_POS (0)
#define BASE_ADDRESS_PSRAM_CTRL_GENERAL			 0xBC117000
#define PSRAM_CTRL_GENERAL_SFC_CFG				 (BASE_ADDRESS_PSRAM_CTRL_GENERAL + 0x000)
#define PSRAM_CTRL_GENERAL_SFC_CFG_SCK_TO_FLASH_ALWAYS_ENABLE_EN_MSK (0x80000000)
#define PSRAM_CTRL_GENERAL_SFC_CFG_SCK_TO_FLASH_ALWAYS_ENABLE_EN_POS (31)
#define PSRAM_CTRL_GENERAL_SFC_CFG_PSRAM_EN_CS1_MSK (0x40000000)
#define PSRAM_CTRL_GENERAL_SFC_CFG_PSRAM_EN_CS1_POS (30)
#define PSRAM_CTRL_GENERAL_SFC_CFG_PSRAM_EN_CS0_MSK (0x20000000)
#define PSRAM_CTRL_GENERAL_SFC_CFG_PSRAM_EN_CS0_POS (29)
#define PSRAM_CTRL_GENERAL_SFC_CFG_MASK_WRITE_ERASE_FROM_GENERAL_INT_MSK (0x10000000)
#define PSRAM_CTRL_GENERAL_SFC_CFG_MASK_WRITE_ERASE_FROM_GENERAL_INT_POS (28)
#define PSRAM_CTRL_GENERAL_SFC_CFG_WRITE_ERASE_STARVATION_CNT_EN_MSK (0x8000000)
#define PSRAM_CTRL_GENERAL_SFC_CFG_WRITE_ERASE_STARVATION_CNT_EN_POS (27)
#define PSRAM_CTRL_GENERAL_SFC_CFG_SFR_WR_STARV_MSK (0x4000000)
#define PSRAM_CTRL_GENERAL_SFC_CFG_SFR_WR_STARV_POS (26)
#define PSRAM_CTRL_GENERAL_SFC_CFG_SFR_SUS_RES_EN_MSK (0x2000000)
#define PSRAM_CTRL_GENERAL_SFC_CFG_SFR_SUS_RES_EN_POS (25)
#define PSRAM_CTRL_GENERAL_SFC_CFG_PSRAM_USE_DQS_CS1_MSK (0x1000000)
#define PSRAM_CTRL_GENERAL_SFC_CFG_PSRAM_USE_DQS_CS1_POS (24)
#define PSRAM_CTRL_GENERAL_SFC_CFG_PSRAM_USE_DQS_CS0_MSK (0x800000)
#define PSRAM_CTRL_GENERAL_SFC_CFG_PSRAM_USE_DQS_CS0_POS (23)
#define PSRAM_CTRL_GENERAL_SFC_CFG_PSRAM_NON_DM_BE_DIS_CS1_MSK (0x400000)
#define PSRAM_CTRL_GENERAL_SFC_CFG_PSRAM_NON_DM_BE_DIS_CS1_POS (22)
#define PSRAM_CTRL_GENERAL_SFC_CFG_PSRAM_NON_DM_BE_DIS_CS0_MSK (0x200000)
#define PSRAM_CTRL_GENERAL_SFC_CFG_PSRAM_NON_DM_BE_DIS_CS0_POS (21)
#define PSRAM_CTRL_GENERAL_SFC_CFG_EARLY_RESUME_EN_MSK (0x100000)
#define PSRAM_CTRL_GENERAL_SFC_CFG_EARLY_RESUME_EN_POS (20)
#define PSRAM_CTRL_GENERAL_SFC_CFG_DO_SELF_WREN_MSK (0x00100)
#define PSRAM_CTRL_GENERAL_SFC_CFG_DO_SELF_WREN_POS (8)
#define PSRAM_CTRL_GENERAL_SFC_CFG_DO_SELF_POLL_MSK (0x00080)
#define PSRAM_CTRL_GENERAL_SFC_CFG_DO_SELF_POLL_POS (7)
#define PSRAM_CTRL_GENERAL_SFC_CFG_SEPARATE_CUSTOM_MSK (0x00040)
#define PSRAM_CTRL_GENERAL_SFC_CFG_SEPARATE_CUSTOM_POS (6)
#define PSRAM_CTRL_GENERAL_SFC_CFG_CONT_DATA_MSK (0x00020)
#define PSRAM_CTRL_GENERAL_SFC_CFG_CONT_DATA_POS (5)
#define PSRAM_CTRL_GENERAL_SFC_CFG_HOLD_N_VAL_MSK (0x00010)
#define PSRAM_CTRL_GENERAL_SFC_CFG_HOLD_N_VAL_POS (4)
#define PSRAM_CTRL_GENERAL_SFC_CFG_HOLD_OEN_MSK	 (0x00008)
#define PSRAM_CTRL_GENERAL_SFC_CFG_HOLD_OEN_POS	 (3)
#define PSRAM_CTRL_GENERAL_SFC_CFG_READ_TYPE_MSK (0x00004)
#define PSRAM_CTRL_GENERAL_SFC_CFG_READ_TYPE_POS (2)
#define PSRAM_CTRL_GENERAL_SFC_CFG_WP_N_VAL_MSK	 (0x00002)
#define PSRAM_CTRL_GENERAL_SFC_CFG_WP_N_VAL_POS	 (1)
#define PSRAM_CTRL_GENERAL_SFC_CFG_WP_OEN_MSK	 (0x00001)
#define PSRAM_CTRL_GENERAL_SFC_CFG_WP_OEN_POS	 (0)
#define PSRAM_CTRL_GENERAL_ALWAYS_CONTINUE_COUNTER_MAX (BASE_ADDRESS_PSRAM_CTRL_GENERAL + 0x004)
#define PSRAM_CTRL_GENERAL_ALWAYS_CONTINUE_COUNTER_MAX_ALWAYS_CONTINUE_COUNTER_ENDLESS_MSK (0x10000)
#define PSRAM_CTRL_GENERAL_ALWAYS_CONTINUE_COUNTER_MAX_ALWAYS_CONTINUE_COUNTER_ENDLESS_POS (16)
#define PSRAM_CTRL_GENERAL_ALWAYS_CONTINUE_COUNTER_MAX_ALWAYS_CONTINUE_COUNTER_MAX_VALUE_MSK (0x0FFFF)
#define PSRAM_CTRL_GENERAL_ALWAYS_CONTINUE_COUNTER_MAX_ALWAYS_CONTINUE_COUNTER_MAX_VALUE_POS (0)
#define PSRAM_CTRL_GENERAL_SFC_DMA_REQ_CFG		 (BASE_ADDRESS_PSRAM_CTRL_GENERAL + 0x008)
#define PSRAM_CTRL_GENERAL_SFC_DMA_REQ_CFG_PROTECT_DMA_REQ_FROM_BP_EN_MSK (0x00002)
#define PSRAM_CTRL_GENERAL_SFC_DMA_REQ_CFG_PROTECT_DMA_REQ_FROM_BP_EN_POS (1)
#define PSRAM_CTRL_GENERAL_SFC_DMA_REQ_CFG_UNIFY_ANY_CONSEQUENT_REQ_EN_MSK (0x00001)
#define PSRAM_CTRL_GENERAL_SFC_DMA_REQ_CFG_UNIFY_ANY_CONSEQUENT_REQ_EN_POS (0)
#define BASE_ADDRESS_PSRAM_CTRL_CS0				 0xBC117080
#define PSRAM_CTRL_CS0_SFC_CFG					 (BASE_ADDRESS_PSRAM_CTRL_CS0 + 0x000)
#define PSRAM_CTRL_CS0_SFC_CFG_CS_ACTIVE_CNT_EN_MSK (0x20000)
#define PSRAM_CTRL_CS0_SFC_CFG_CS_ACTIVE_CNT_EN_POS (17)
#define PSRAM_CTRL_CS0_SFC_CFG_BOUNDARY_CROSS_SIZE_MSK (0x18000)
#define PSRAM_CTRL_CS0_SFC_CFG_BOUNDARY_CROSS_SIZE_POS (15)
#define PSRAM_CTRL_CS0_SFC_CFG_DTR_DATA_WR_MSK	 (0x04000)
#define PSRAM_CTRL_CS0_SFC_CFG_DTR_DATA_WR_POS	 (14)
#define PSRAM_CTRL_CS0_SFC_CFG_DTR_ADDR_WR_MSK	 (0x02000)
#define PSRAM_CTRL_CS0_SFC_CFG_DTR_ADDR_WR_POS	 (13)
#define PSRAM_CTRL_CS0_SFC_CFG_DTR_SEL_MSK		 (0x01000)
#define PSRAM_CTRL_CS0_SFC_CFG_DTR_SEL_POS		 (12)
#define PSRAM_CTRL_CS0_SFC_CFG_DTR_OP_POLL_MSK	 (0x00800)
#define PSRAM_CTRL_CS0_SFC_CFG_DTR_OP_POLL_POS	 (11)
#define PSRAM_CTRL_CS0_SFC_CFG_DTR_ADDR_POLL_MSK (0x00400)
#define PSRAM_CTRL_CS0_SFC_CFG_DTR_ADDR_POLL_POS (10)
#define PSRAM_CTRL_CS0_SFC_CFG_DTR_DATA_POLL_MSK (0x00200)
#define PSRAM_CTRL_CS0_SFC_CFG_DTR_DATA_POLL_POS (9)
#define PSRAM_CTRL_CS0_SFC_CFG_DTR_RD_POS_EDGE_FIRST_MSK (0x00100)
#define PSRAM_CTRL_CS0_SFC_CFG_DTR_RD_POS_EDGE_FIRST_POS (8)
#define PSRAM_CTRL_CS0_SFC_CFG_DTR_DUMMY_MUL2_MSK (0x00080)
#define PSRAM_CTRL_CS0_SFC_CFG_DTR_DUMMY_MUL2_POS (7)
#define PSRAM_CTRL_CS0_SFC_CFG_LIMIT_1K_BOUNDARY_CROSS_MSK (0x00040)
#define PSRAM_CTRL_CS0_SFC_CFG_LIMIT_1K_BOUNDARY_CROSS_POS (6)
#define PSRAM_CTRL_CS0_SFC_CFG_SFR_DTR_MSK		 (0x00020)
#define PSRAM_CTRL_CS0_SFC_CFG_SFR_DTR_POS		 (5)
#define PSRAM_CTRL_CS0_SFC_CFG_WR_DTR_MSK		 (0x00010)
#define PSRAM_CTRL_CS0_SFC_CFG_WR_DTR_POS		 (4)
#define PSRAM_CTRL_CS0_SFC_CFG_DTR_FOR_CLOCK_MSK (0x00008)
#define PSRAM_CTRL_CS0_SFC_CFG_DTR_FOR_CLOCK_POS (3)
#define PSRAM_CTRL_CS0_SFC_CFG_DTR_FOR_OPCODE_MSK (0x00004)
#define PSRAM_CTRL_CS0_SFC_CFG_DTR_FOR_OPCODE_POS (2)
#define PSRAM_CTRL_CS0_SFC_CFG_DTR_FOR_ADDR_MSK	 (0x00002)
#define PSRAM_CTRL_CS0_SFC_CFG_DTR_FOR_ADDR_POS	 (1)
#define PSRAM_CTRL_CS0_SFC_CFG_DTR_FOR_DATA_MSK	 (0x00001)
#define PSRAM_CTRL_CS0_SFC_CFG_DTR_FOR_DATA_POS	 (0)
#define PSRAM_CTRL_CS0_SFC_OPCODES_RD			 (BASE_ADDRESS_PSRAM_CTRL_CS0 + 0x004)
#define PSRAM_CTRL_CS0_SFC_OPCODES_RD_READ_MSK	 (0xFF000000)
#define PSRAM_CTRL_CS0_SFC_OPCODES_RD_READ_POS	 (24)
#define PSRAM_CTRL_CS0_SFC_OPCODES_RD_READ2_MSK	 (0xFF0000)
#define PSRAM_CTRL_CS0_SFC_OPCODES_RD_READ2_POS	 (16)
#define PSRAM_CTRL_CS0_SFC_OPCODES_RD_FAST_READ_MSK (0x0FF00)
#define PSRAM_CTRL_CS0_SFC_OPCODES_RD_FAST_READ_POS (8)
#define PSRAM_CTRL_CS0_SFC_OPCODES_RD_FAST_READ2_MSK (0x000FF)
#define PSRAM_CTRL_CS0_SFC_OPCODES_RD_FAST_READ2_POS (0)
#define PSRAM_CTRL_CS0_SFC_OPCODES_WR			 (BASE_ADDRESS_PSRAM_CTRL_CS0 + 0x008)
#define PSRAM_CTRL_CS0_SFC_OPCODES_WR_WREN_MSK	 (0xFF000000)
#define PSRAM_CTRL_CS0_SFC_OPCODES_WR_WREN_POS	 (24)
#define PSRAM_CTRL_CS0_SFC_OPCODES_WR_WREN2_MSK	 (0xFF0000)
#define PSRAM_CTRL_CS0_SFC_OPCODES_WR_WREN2_POS	 (16)
#define PSRAM_CTRL_CS0_SFC_OPCODES_WR_PP_WRITE_MSK (0x0FF00)
#define PSRAM_CTRL_CS0_SFC_OPCODES_WR_PP_WRITE_POS (8)
#define PSRAM_CTRL_CS0_SFC_OPCODES_WR_PP_WRITE2_MSK (0x000FF)
#define PSRAM_CTRL_CS0_SFC_OPCODES_WR_PP_WRITE2_POS (0)
#define PSRAM_CTRL_CS0_SFC_OPCODES_SUS			 (BASE_ADDRESS_PSRAM_CTRL_CS0 + 0x00C)
#define PSRAM_CTRL_CS0_SFC_OPCODES_SUS_SUSPEND_OPCODE_MSK (0xFFFF0000)
#define PSRAM_CTRL_CS0_SFC_OPCODES_SUS_SUSPEND_OPCODE_POS (16)
#define PSRAM_CTRL_CS0_SFC_OPCODES_SUS_RESUME_OPCODE_MSK (0x0FFFF)
#define PSRAM_CTRL_CS0_SFC_OPCODES_SUS_RESUME_OPCODE_POS (0)
#define PSRAM_CTRL_CS0_CUSTOM_CFG				 (BASE_ADDRESS_PSRAM_CTRL_CS0 + 0x010)
#define PSRAM_CTRL_CS0_CUSTOM_CFG_DATA_WIDTH_MSK (0xC0000000)
#define PSRAM_CTRL_CS0_CUSTOM_CFG_DATA_WIDTH_POS (30)
#define PSRAM_CTRL_CS0_CUSTOM_CFG_ADDR_WIDTH_MSK (0x30000000)
#define PSRAM_CTRL_CS0_CUSTOM_CFG_ADDR_WIDTH_POS (28)
#define PSRAM_CTRL_CS0_CUSTOM_CFG_OPCODE_WIDTH_MSK (0xC000000)
#define PSRAM_CTRL_CS0_CUSTOM_CFG_OPCODE_WIDTH_POS (26)
#define PSRAM_CTRL_CS0_CUSTOM_CFG_DUMMY_CYCLE_COUNT_MSK (0x3F00000)
#define PSRAM_CTRL_CS0_CUSTOM_CFG_DUMMY_CYCLE_COUNT_POS (20)
#define PSRAM_CTRL_CS0_CUSTOM_CFG_GLOBAL_DUMMY_PATTERN_EN_MSK (0x80000)
#define PSRAM_CTRL_CS0_CUSTOM_CFG_GLOBAL_DUMMY_PATTERN_EN_POS (19)
#define PSRAM_CTRL_CS0_CUSTOM_CFG_DUMMY_RD_BOTH_3STATE_MSK (0x40000)
#define PSRAM_CTRL_CS0_CUSTOM_CFG_DUMMY_RD_BOTH_3STATE_POS (18)
#define PSRAM_CTRL_CS0_CUSTOM_CFG_OPCODE_SIZE_MSK (0x3F000)
#define PSRAM_CTRL_CS0_CUSTOM_CFG_OPCODE_SIZE_POS (12)
#define PSRAM_CTRL_CS0_CUSTOM_CFG_ADDRESS_SIZE_MSK (0x00FC0)
#define PSRAM_CTRL_CS0_CUSTOM_CFG_ADDRESS_SIZE_POS (6)
#define PSRAM_CTRL_CS0_CUSTOM_CFG_OPCODE_DUMMY_DATA_MSK (0x00020)
#define PSRAM_CTRL_CS0_CUSTOM_CFG_OPCODE_DUMMY_DATA_POS (5)
#define PSRAM_CTRL_CS0_CUSTOM_CFG_DUMMY_PATTERN_SIZE_MSK (0x0001F)
#define PSRAM_CTRL_CS0_CUSTOM_CFG_DUMMY_PATTERN_SIZE_POS (0)
#define PSRAM_CTRL_CS0_CUSTOM_DUMMY_WRITE		 (BASE_ADDRESS_PSRAM_CTRL_CS0 + 0x014)
#define PSRAM_CTRL_CS0_CUSTOM_DUMMY_WRITE_DUMMY_WR_BOTH_NOT_3STATE_MSK (0x80000000)
#define PSRAM_CTRL_CS0_CUSTOM_DUMMY_WRITE_DUMMY_WR_BOTH_NOT_3STATE_POS (31)
#define PSRAM_CTRL_CS0_CUSTOM_DUMMY_WRITE_DUMMY_WR_CYCLE_COUNT_MSK (0x3F0000)
#define PSRAM_CTRL_CS0_CUSTOM_DUMMY_WRITE_DUMMY_WR_CYCLE_COUNT_POS (16)
#define PSRAM_CTRL_CS0_CUSTOM_DUMMY_WRITE_DUMMY_WR_PATTERN_EN_MSK (0x01000)
#define PSRAM_CTRL_CS0_CUSTOM_DUMMY_WRITE_DUMMY_WR_PATTERN_EN_POS (12)
#define PSRAM_CTRL_CS0_CUSTOM_DUMMY_WRITE_DUMMY_WR_PATTERN_SIZE_MSK (0x001F0)
#define PSRAM_CTRL_CS0_CUSTOM_DUMMY_WRITE_DUMMY_WR_PATTERN_SIZE_POS (4)
#define PSRAM_CTRL_CS0_CUSTOM_DUMMY_WRITE_SEPORATE_CUSTOM_WRITE_MSK (0x00001)
#define PSRAM_CTRL_CS0_CUSTOM_DUMMY_WRITE_SEPORATE_CUSTOM_WRITE_POS (0)
#define PSRAM_CTRL_CS0_NUM_CLKS_BEF_DATA		 (BASE_ADDRESS_PSRAM_CTRL_CS0 + 0x018)
#define PSRAM_CTRL_CS0_NUM_CLKS_BEF_DATA_POLL_SYNC_MSK (0xFF000000)
#define PSRAM_CTRL_CS0_NUM_CLKS_BEF_DATA_POLL_SYNC_POS (24)
#define PSRAM_CTRL_CS0_NUM_CLKS_BEF_DATA_VAL_SYNC_MSK (0xFF0000)
#define PSRAM_CTRL_CS0_NUM_CLKS_BEF_DATA_VAL_SYNC_POS (16)
#define PSRAM_CTRL_CS0_NUM_CLKS_BEF_DATA_POLL_MSK (0x0FF00)
#define PSRAM_CTRL_CS0_NUM_CLKS_BEF_DATA_POLL_POS (8)
#define PSRAM_CTRL_CS0_NUM_CLKS_BEF_DATA_VAL_MSK (0x000FF)
#define PSRAM_CTRL_CS0_NUM_CLKS_BEF_DATA_VAL_POS (0)
#define PSRAM_CTRL_CS0_SM_WAIT					 (BASE_ADDRESS_PSRAM_CTRL_CS0 + 0x01C)
#define PSRAM_CTRL_CS0_SM_WAIT_WAIT3_CYCLES_MANIPULATION_DISABLE_MSK (0x8000000)
#define PSRAM_CTRL_CS0_SM_WAIT_WAIT3_CYCLES_MANIPULATION_DISABLE_POS (27)
#define PSRAM_CTRL_CS0_SM_WAIT_WAIT2_CYCLES_MANIPULATION_DISABLE_MSK (0x4000000)
#define PSRAM_CTRL_CS0_SM_WAIT_WAIT2_CYCLES_MANIPULATION_DISABLE_POS (26)
#define PSRAM_CTRL_CS0_SM_WAIT_WAIT1_CYCLES_MANIPULATION_DISABLE_MSK (0x2000000)
#define PSRAM_CTRL_CS0_SM_WAIT_WAIT1_CYCLES_MANIPULATION_DISABLE_POS (25)
#define PSRAM_CTRL_CS0_SM_WAIT_WAIT0_CYCLES_MANIPULATION_DISABLE_MSK (0x1000000)
#define PSRAM_CTRL_CS0_SM_WAIT_WAIT0_CYCLES_MANIPULATION_DISABLE_POS (24)
#define PSRAM_CTRL_CS0_SM_WAIT_WAIT3_CYCLES_MSK	 (0xFC0000)
#define PSRAM_CTRL_CS0_SM_WAIT_WAIT3_CYCLES_POS	 (18)
#define PSRAM_CTRL_CS0_SM_WAIT_WAIT2_CYCLES_MSK	 (0x3F000)
#define PSRAM_CTRL_CS0_SM_WAIT_WAIT2_CYCLES_POS	 (12)
#define PSRAM_CTRL_CS0_SM_WAIT_WAIT1_CYCLES_MSK	 (0x00FC0)
#define PSRAM_CTRL_CS0_SM_WAIT_WAIT1_CYCLES_POS	 (6)
#define PSRAM_CTRL_CS0_SM_WAIT_WAIT0_CYCLES_MSK	 (0x0003F)
#define PSRAM_CTRL_CS0_SM_WAIT_WAIT0_CYCLES_POS	 (0)
#define PSRAM_CTRL_CS0_INTERRUPT_DATA_CFG		 (BASE_ADDRESS_PSRAM_CTRL_CS0 + 0x020)
#define PSRAM_CTRL_CS0_INTERRUPT_DATA_CFG_INTERRUPT_ERASE_SUSPEND_VALUE_NEEDED_MSK (0x800000)
#define PSRAM_CTRL_CS0_INTERRUPT_DATA_CFG_INTERRUPT_ERASE_SUSPEND_VALUE_NEEDED_POS (23)
#define PSRAM_CTRL_CS0_INTERRUPT_DATA_CFG_INTERRUPT_ERASE_SUSPEND_PLACE_MSK (0x1F0000)
#define PSRAM_CTRL_CS0_INTERRUPT_DATA_CFG_INTERRUPT_ERASE_SUSPEND_PLACE_POS (16)
#define PSRAM_CTRL_CS0_INTERRUPT_DATA_CFG_INTERRUPT_WRITE_SUSPEND_VALUE_NEEDED_MSK (0x08000)
#define PSRAM_CTRL_CS0_INTERRUPT_DATA_CFG_INTERRUPT_WRITE_SUSPEND_VALUE_NEEDED_POS (15)
#define PSRAM_CTRL_CS0_INTERRUPT_DATA_CFG_INTERRUPT_WRITE_SUSPEND_PLACE_MSK (0x01F00)
#define PSRAM_CTRL_CS0_INTERRUPT_DATA_CFG_INTERRUPT_WRITE_SUSPEND_PLACE_POS (8)
#define PSRAM_CTRL_CS0_INTERRUPT_DATA_CFG_INTERRUPT_WIP_VALUE_NEEDED_MSK (0x00080)
#define PSRAM_CTRL_CS0_INTERRUPT_DATA_CFG_INTERRUPT_WIP_VALUE_NEEDED_POS (7)
#define PSRAM_CTRL_CS0_INTERRUPT_DATA_CFG_INTERRUPT_WIP_PLACE_MSK (0x0001F)
#define PSRAM_CTRL_CS0_INTERRUPT_DATA_CFG_INTERRUPT_WIP_PLACE_POS (0)
#define PSRAM_CTRL_CS0_SFC_ERASE_CFG			 (BASE_ADDRESS_PSRAM_CTRL_CS0 + 0x024)
#define PSRAM_CTRL_CS0_SFC_ERASE_CFG_ERASE_POSTCONFIG_WEN_EN_MSK (0x200000)
#define PSRAM_CTRL_CS0_SFC_ERASE_CFG_ERASE_POSTCONFIG_WEN_EN_POS (21)
#define PSRAM_CTRL_CS0_SFC_ERASE_CFG_ERASE_PRECONFIG_WEN_EN_MSK (0x100000)
#define PSRAM_CTRL_CS0_SFC_ERASE_CFG_ERASE_PRECONFIG_WEN_EN_POS (20)
#define PSRAM_CTRL_CS0_SFC_ERASE_CFG_ERASE_POSTCONFIG_OPCODE_WIDTH_MSK (0xC0000)
#define PSRAM_CTRL_CS0_SFC_ERASE_CFG_ERASE_POSTCONFIG_OPCODE_WIDTH_POS (18)
#define PSRAM_CTRL_CS0_SFC_ERASE_CFG_ERASE_POSTCONFIG_ADDR_WIDTH_MSK (0x30000)
#define PSRAM_CTRL_CS0_SFC_ERASE_CFG_ERASE_POSTCONFIG_ADDR_WIDTH_POS (16)
#define PSRAM_CTRL_CS0_SFC_ERASE_CFG_ER_ADDR_WIDTH_MSK (0x0C000)
#define PSRAM_CTRL_CS0_SFC_ERASE_CFG_ER_ADDR_WIDTH_POS (14)
#define PSRAM_CTRL_CS0_SFC_ERASE_CFG_ER_ADDR_SIZE_MSK (0x03F00)
#define PSRAM_CTRL_CS0_SFC_ERASE_CFG_ER_ADDR_SIZE_POS (8)
#define PSRAM_CTRL_CS0_SFC_ERASE_CFG_RESUME_OPCODE_WIDTH_MSK (0x000C0)
#define PSRAM_CTRL_CS0_SFC_ERASE_CFG_RESUME_OPCODE_WIDTH_POS (6)
#define PSRAM_CTRL_CS0_SFC_ERASE_CFG_SUSPEND_OPCODE_WIDTH_MSK (0x00030)
#define PSRAM_CTRL_CS0_SFC_ERASE_CFG_SUSPEND_OPCODE_WIDTH_POS (4)
#define PSRAM_CTRL_CS0_SFC_ERASE_CFG_ERASE_OPCODE_WIDTH_MSK (0x0000C)
#define PSRAM_CTRL_CS0_SFC_ERASE_CFG_ERASE_OPCODE_WIDTH_POS (2)
#define PSRAM_CTRL_CS0_SFC_ERASE_CFG_ERASE_POSTCONFIG_EN_MSK (0x00002)
#define PSRAM_CTRL_CS0_SFC_ERASE_CFG_ERASE_POSTCONFIG_EN_POS (1)
#define PSRAM_CTRL_CS0_SFC_ERASE_CFG_ERASE_PRECONFIG_EN_MSK (0x00001)
#define PSRAM_CTRL_CS0_SFC_ERASE_CFG_ERASE_PRECONFIG_EN_POS (0)
#define PSRAM_CTRL_CS0_SFC_ERASE_OPCODE_CFG		 (BASE_ADDRESS_PSRAM_CTRL_CS0 + 0x028)
#define PSRAM_CTRL_CS0_SFC_ERASE_OPCODE_CFG_ERASE_OPCODE_1_MSK (0xFFFF0000)
#define PSRAM_CTRL_CS0_SFC_ERASE_OPCODE_CFG_ERASE_OPCODE_1_POS (16)
#define PSRAM_CTRL_CS0_SFC_ERASE_OPCODE_CFG_ERASE_OPCODE_0_MSK (0x0FFFF)
#define PSRAM_CTRL_CS0_SFC_ERASE_OPCODE_CFG_ERASE_OPCODE_0_POS (0)
#define PSRAM_CTRL_CS0_SFC_ERASE_PRECONFIG_REG	 (BASE_ADDRESS_PSRAM_CTRL_CS0 + 0x02C)
#define PSRAM_CTRL_CS0_SFC_ERASE_PRECONFIG_REG_ERASE_PRECONFIG_ADDR_SIZE_MSK (0x380000)
#define PSRAM_CTRL_CS0_SFC_ERASE_PRECONFIG_REG_ERASE_PRECONFIG_ADDR_SIZE_POS (19)
#define PSRAM_CTRL_CS0_SFC_ERASE_PRECONFIG_REG_ERASE_PRECONFIG_DATA_SIZE_MSK (0x70000)
#define PSRAM_CTRL_CS0_SFC_ERASE_PRECONFIG_REG_ERASE_PRECONFIG_DATA_SIZE_POS (16)
#define PSRAM_CTRL_CS0_SFC_ERASE_PRECONFIG_REG_ERASE_PRECONFIG_OPCODE_MSK (0x0FFFF)
#define PSRAM_CTRL_CS0_SFC_ERASE_PRECONFIG_REG_ERASE_PRECONFIG_OPCODE_POS (0)
#define PSRAM_CTRL_CS0_SFC_ERASE_PRECONFIG_ADDR	 (BASE_ADDRESS_PSRAM_CTRL_CS0 + 0x030)
#define PSRAM_CTRL_CS0_SFC_ERASE_PRECONFIG_ADDR_ERASE_PRECONFIG_ADDR_MSK (0xFFFFFFFF)
#define PSRAM_CTRL_CS0_SFC_ERASE_PRECONFIG_ADDR_ERASE_PRECONFIG_ADDR_POS (0)
#define PSRAM_CTRL_CS0_SFC_ERASE_PRECONFIG_DATA_PRIOR (BASE_ADDRESS_PSRAM_CTRL_CS0 + 0x034)
#define PSRAM_CTRL_CS0_SFC_ERASE_PRECONFIG_DATA_PRIOR_ERASE_PRECONFIG_DATA_PRIOR_MSK (0xFFFFFFFF)
#define PSRAM_CTRL_CS0_SFC_ERASE_PRECONFIG_DATA_PRIOR_ERASE_PRECONFIG_DATA_PRIOR_POS (0)
#define PSRAM_CTRL_CS0_SFC_ERASE_PRECONFIG_DATA_POST (BASE_ADDRESS_PSRAM_CTRL_CS0 + 0x038)
#define PSRAM_CTRL_CS0_SFC_ERASE_PRECONFIG_DATA_POST_ERASE_PRECONFIG_DATA_POST_MSK (0xFFFFFFFF)
#define PSRAM_CTRL_CS0_SFC_ERASE_PRECONFIG_DATA_POST_ERASE_PRECONFIG_DATA_POST_POS (0)
#define PSRAM_CTRL_CS0_SUSPEND_WR_STT_CFG		 (BASE_ADDRESS_PSRAM_CTRL_CS0 + 0x03C)
#define PSRAM_CTRL_CS0_SUSPEND_WR_STT_CFG_SUSPEND_WR_STT_OPCODE_LSB8_FROM16_MSK (0xFF000000)
#define PSRAM_CTRL_CS0_SUSPEND_WR_STT_CFG_SUSPEND_WR_STT_OPCODE_LSB8_FROM16_POS (24)
#define PSRAM_CTRL_CS0_SUSPEND_WR_STT_CFG_SUSPEND_WR_STT_EN_MSK (0x10000)
#define PSRAM_CTRL_CS0_SUSPEND_WR_STT_CFG_SUSPEND_WR_STT_EN_POS (16)
#define PSRAM_CTRL_CS0_SUSPEND_WR_STT_CFG_SUSPEND_WR_STT_CMD_MSK (0x0FFFF)
#define PSRAM_CTRL_CS0_SUSPEND_WR_STT_CFG_SUSPEND_WR_STT_CMD_POS (0)
#define PSRAM_CTRL_CS0_SUSPEND_ERASE_STT_CFG	 (BASE_ADDRESS_PSRAM_CTRL_CS0 + 0x040)
#define PSRAM_CTRL_CS0_SUSPEND_ERASE_STT_CFG_SUSPEND_ERASE_STT_OPCODE_LSB8_FROM16_MSK (0xFF000000)
#define PSRAM_CTRL_CS0_SUSPEND_ERASE_STT_CFG_SUSPEND_ERASE_STT_OPCODE_LSB8_FROM16_POS (24)
#define PSRAM_CTRL_CS0_SUSPEND_ERASE_STT_CFG_SUSPEND_ERASE_STT_EN_MSK (0x10000)
#define PSRAM_CTRL_CS0_SUSPEND_ERASE_STT_CFG_SUSPEND_ERASE_STT_EN_POS (16)
#define PSRAM_CTRL_CS0_SUSPEND_ERASE_STT_CFG_SUSPEND_ERASE_STT_CMD_MSK (0x0FFFF)
#define PSRAM_CTRL_CS0_SUSPEND_ERASE_STT_CFG_SUSPEND_ERASE_STT_CMD_POS (0)
#define PSRAM_CTRL_CS0_WR_ATOMIC				 (BASE_ADDRESS_PSRAM_CTRL_CS0 + 0x044)
#define PSRAM_CTRL_CS0_WR_ATOMIC_SELF_POLL_OPCODE_LSB8_FROM16_MSK (0xFF000000)
#define PSRAM_CTRL_CS0_WR_ATOMIC_SELF_POLL_OPCODE_LSB8_FROM16_POS (24)
#define PSRAM_CTRL_CS0_WR_ATOMIC_POLL_DATA_WIDTH_MSK (0xC0000)
#define PSRAM_CTRL_CS0_WR_ATOMIC_POLL_DATA_WIDTH_POS (18)
#define PSRAM_CTRL_CS0_WR_ATOMIC_SELF_POLL_CMD_MSK (0x0FFFF)
#define PSRAM_CTRL_CS0_WR_ATOMIC_SELF_POLL_CMD_POS (0)
#define PSRAM_CTRL_CS0_SUSPEND_TIMING			 (BASE_ADDRESS_PSRAM_CTRL_CS0 + 0x048)
#define PSRAM_CTRL_CS0_SUSPEND_TIMING_SUSPEND_POLLING_AMOUNT_MSK (0xFFFF0000)
#define PSRAM_CTRL_CS0_SUSPEND_TIMING_SUSPEND_POLLING_AMOUNT_POS (16)
#define PSRAM_CTRL_CS0_SUSPEND_TIMING_SUSPEND_POLLING_CNT_MSK (0x0FFFF)
#define PSRAM_CTRL_CS0_SUSPEND_TIMING_SUSPEND_POLLING_CNT_POS (0)
#define PSRAM_CTRL_CS0_RESUME_TIMING			 (BASE_ADDRESS_PSRAM_CTRL_CS0 + 0x04C)
#define PSRAM_CTRL_CS0_RESUME_TIMING_MAX_UNTILL_SUSPEND_MSK (0xFFFF0000)
#define PSRAM_CTRL_CS0_RESUME_TIMING_MAX_UNTILL_SUSPEND_POS (16)
#define PSRAM_CTRL_CS0_RESUME_TIMING_MAX_UNTILL_RESUME_MSK (0x0FFFF)
#define PSRAM_CTRL_CS0_RESUME_TIMING_MAX_UNTILL_RESUME_POS (0)
#define PSRAM_CTRL_CS0_SUSPEND_RESUME_LATENCY	 (BASE_ADDRESS_PSRAM_CTRL_CS0 + 0x050)
#define PSRAM_CTRL_CS0_SUSPEND_RESUME_LATENCY_RESUME_LATENCY_CNT_MSK (0xFFFF0000)
#define PSRAM_CTRL_CS0_SUSPEND_RESUME_LATENCY_RESUME_LATENCY_CNT_POS (16)
#define PSRAM_CTRL_CS0_SUSPEND_RESUME_LATENCY_SUSPEND_LATENCY_CNT_MSK (0x0FFFF)
#define PSRAM_CTRL_CS0_SUSPEND_RESUME_LATENCY_SUSPEND_LATENCY_CNT_POS (0)
#define PSRAM_CTRL_CS0_CS_ACTIVE_COUNTER		 (BASE_ADDRESS_PSRAM_CTRL_CS0 + 0x054)
#define PSRAM_CTRL_CS0_CS_ACTIVE_COUNTER_CS_ACTIVE_COUNTER_MSK (0xFFFFFFFF)
#define PSRAM_CTRL_CS0_CS_ACTIVE_COUNTER_CS_ACTIVE_COUNTER_POS (0)
#define PSRAM_CTRL_CS0_RESUME_TIMING_MSB		 (BASE_ADDRESS_PSRAM_CTRL_CS0 + 0x058)
#define PSRAM_CTRL_CS0_RESUME_TIMING_MSB_MAX_UNTILL_SUSPEND_MSK (0xFFFF0000)
#define PSRAM_CTRL_CS0_RESUME_TIMING_MSB_MAX_UNTILL_SUSPEND_POS (16)
#define PSRAM_CTRL_CS0_RESUME_TIMING_MSB_MAX_UNTILL_RESUME_MSK (0x0FFFF)
#define PSRAM_CTRL_CS0_RESUME_TIMING_MSB_MAX_UNTILL_RESUME_POS (0)
#define BASE_ADDRESS_PSRAM_CTRL_QOS				 0xBC117180
#define PSRAM_CTRL_QOS_TDM_CTRL					 (BASE_ADDRESS_PSRAM_CTRL_QOS + 0x000)
#define PSRAM_CTRL_QOS_TDM_CTRL_SFR_TDM_OPPORTUNISTIC_MODE_MSK (0x00004)
#define PSRAM_CTRL_QOS_TDM_CTRL_SFR_TDM_OPPORTUNISTIC_MODE_POS (2)
#define PSRAM_CTRL_QOS_TDM_CTRL_SFR_TDM_COUNT_ALWAYS_MSK (0x00002)
#define PSRAM_CTRL_QOS_TDM_CTRL_SFR_TDM_COUNT_ALWAYS_POS (1)
#define PSRAM_CTRL_QOS_TDM_CTRL_SFR_TDM_EN_MSK	 (0x00001)
#define PSRAM_CTRL_QOS_TDM_CTRL_SFR_TDM_EN_POS	 (0)
#define PSRAM_CTRL_QOS_TDM_PHASE0_TIME			 (BASE_ADDRESS_PSRAM_CTRL_QOS + 0x004)
#define PSRAM_CTRL_QOS_TDM_PHASE0_TIME_CYCLES_MSK (0xFFFFFFFF)
#define PSRAM_CTRL_QOS_TDM_PHASE0_TIME_CYCLES_POS (0)
#define PSRAM_CTRL_QOS_TDM_PHASE1_TIME			 (BASE_ADDRESS_PSRAM_CTRL_QOS + 0x008)
#define PSRAM_CTRL_QOS_TDM_PHASE1_TIME_CYCLES_MSK (0xFFFFFFFF)
#define PSRAM_CTRL_QOS_TDM_PHASE1_TIME_CYCLES_POS (0)
#define PSRAM_CTRL_QOS_TDM_PHASE0_AGENTS		 (BASE_ADDRESS_PSRAM_CTRL_QOS + 0x00C)
#define PSRAM_CTRL_QOS_TDM_PHASE0_AGENTS_AGENTS_MSK (0x0FFFF)
#define PSRAM_CTRL_QOS_TDM_PHASE0_AGENTS_AGENTS_POS (0)
#define PSRAM_CTRL_QOS_TDM_PHASE1_AGENTS		 (BASE_ADDRESS_PSRAM_CTRL_QOS + 0x010)
#define PSRAM_CTRL_QOS_TDM_PHASE1_AGENTS_AGENTS_MSK (0x0FFFF)
#define PSRAM_CTRL_QOS_TDM_PHASE1_AGENTS_AGENTS_POS (0)
#define PSRAM_CTRL_QOS_PRIORITY0_MAP			 (BASE_ADDRESS_PSRAM_CTRL_QOS + 0x014)
#define PSRAM_CTRL_QOS_PRIORITY0_MAP_PRIOR0_MSK	 (0x0FFFF)
#define PSRAM_CTRL_QOS_PRIORITY0_MAP_PRIOR0_POS	 (0)
#define PSRAM_CTRL_QOS_PRIORITY1_MAP			 (BASE_ADDRESS_PSRAM_CTRL_QOS + 0x018)
#define PSRAM_CTRL_QOS_PRIORITY1_MAP_PRIOR1_MSK	 (0x0FFFF)
#define PSRAM_CTRL_QOS_PRIORITY1_MAP_PRIOR1_POS	 (0)
#define PSRAM_CTRL_QOS_PRIORITY2_MAP			 (BASE_ADDRESS_PSRAM_CTRL_QOS + 0x01C)
#define PSRAM_CTRL_QOS_PRIORITY2_MAP_PRIOR2_MSK	 (0x0FFFF)
#define PSRAM_CTRL_QOS_PRIORITY2_MAP_PRIOR2_POS	 (0)
#define PSRAM_CTRL_QOS_PREFETCH_ALLOWED_CONFIG	 (BASE_ADDRESS_PSRAM_CTRL_QOS + 0x020)
#define PSRAM_CTRL_QOS_PREFETCH_ALLOWED_CONFIG_pref_allowed_also_when_active_MSK (0xFFFF0000)
#define PSRAM_CTRL_QOS_PREFETCH_ALLOWED_CONFIG_pref_allowed_also_when_active_POS (16)
#define PSRAM_CTRL_QOS_PREFETCH_ALLOWED_CONFIG_pref_allowed_MSK (0x0FFFF)
#define PSRAM_CTRL_QOS_PREFETCH_ALLOWED_CONFIG_pref_allowed_POS (0)
#define PSRAM_CTRL_QOS_PREFETCH_STOP_CONFIG		 (BASE_ADDRESS_PSRAM_CTRL_QOS + 0x024)
#define PSRAM_CTRL_QOS_PREFETCH_STOP_CONFIG_stop_pref_MSK (0x0FFFF)
#define PSRAM_CTRL_QOS_PREFETCH_STOP_CONFIG_stop_pref_POS (0)
#define PSRAM_CTRL_QOS_PREFETCH_INTERLEAVE_CONFIG (BASE_ADDRESS_PSRAM_CTRL_QOS + 0x028)
#define PSRAM_CTRL_QOS_PREFETCH_INTERLEAVE_CONFIG_sfr_interleave_en_MSK (0x0FFFF)
#define PSRAM_CTRL_QOS_PREFETCH_INTERLEAVE_CONFIG_sfr_interleave_en_POS (0)
#define PSRAM_CTRL_QOS_DMA_LIMIT				 (BASE_ADDRESS_PSRAM_CTRL_QOS + 0x02C)
#define PSRAM_CTRL_QOS_DMA_LIMIT_DMA9_MAX_REQ_UNLIMITED_MSK (0x80000000)
#define PSRAM_CTRL_QOS_DMA_LIMIT_DMA9_MAX_REQ_UNLIMITED_POS (31)
#define PSRAM_CTRL_QOS_DMA_LIMIT_DMA9_PREFETCH_CNT_MSK (0x78000000)
#define PSRAM_CTRL_QOS_DMA_LIMIT_DMA9_PREFETCH_CNT_POS (27)
#define PSRAM_CTRL_QOS_DMA_LIMIT_DMA9_MAX_REQ_MSK (0x7C00000)
#define PSRAM_CTRL_QOS_DMA_LIMIT_DMA9_MAX_REQ_POS (22)
#define PSRAM_CTRL_QOS_DMA_LIMIT_DMA1_MAX_REQ_UNLIMITED_MSK (0x200000)
#define PSRAM_CTRL_QOS_DMA_LIMIT_DMA1_MAX_REQ_UNLIMITED_POS (21)
#define PSRAM_CTRL_QOS_DMA_LIMIT_DMA1_PREFETCH_CNT_MSK (0x1E0000)
#define PSRAM_CTRL_QOS_DMA_LIMIT_DMA1_PREFETCH_CNT_POS (17)
#define PSRAM_CTRL_QOS_DMA_LIMIT_DMA1_MAX_REQ_MSK (0x1F000)
#define PSRAM_CTRL_QOS_DMA_LIMIT_DMA1_MAX_REQ_POS (12)
#define PSRAM_CTRL_QOS_DMA_LIMIT_DMA7_MAX_REQ_UNLIMITED_MSK (0x00800)
#define PSRAM_CTRL_QOS_DMA_LIMIT_DMA7_MAX_REQ_UNLIMITED_POS (11)
#define PSRAM_CTRL_QOS_DMA_LIMIT_DMA_PREFETCH_CNT_MSK (0x007E0)
#define PSRAM_CTRL_QOS_DMA_LIMIT_DMA_PREFETCH_CNT_POS (5)
#define PSRAM_CTRL_QOS_DMA_LIMIT_DMA_LIMIT_MSK	 (0x0001F)
#define PSRAM_CTRL_QOS_DMA_LIMIT_DMA_LIMIT_POS	 (0)
#define PSRAM_CTRL_QOS_WRITE_ERASE_START_STARVATION_CNT (BASE_ADDRESS_PSRAM_CTRL_QOS + 0x030)
#define PSRAM_CTRL_QOS_WRITE_ERASE_START_STARVATION_CNT_STARVATION_MAX_CYCLES_MSK (0xFFFFFF)
#define PSRAM_CTRL_QOS_WRITE_ERASE_START_STARVATION_CNT_STARVATION_MAX_CYCLES_POS (0)
#define PSRAM_CTRL_QOS_WRITE_ERASE_START_STARVATION_STAT (BASE_ADDRESS_PSRAM_CTRL_QOS + 0x034)
#define PSRAM_CTRL_QOS_WRITE_ERASE_START_STARVATION_STAT_WRITE_ERASE_STARVATION_CNT_STAT_MSK (0xFFFFFF)
#define PSRAM_CTRL_QOS_WRITE_ERASE_START_STARVATION_STAT_WRITE_ERASE_STARVATION_CNT_STAT_POS (0)
#define BASE_ADDRESS_PSRAM_CTRL_MANUAL			 0xBC117200
#define PSRAM_CTRL_MANUAL_CS_SEL				 (BASE_ADDRESS_PSRAM_CTRL_MANUAL + 0x000)
#define PSRAM_CTRL_MANUAL_CS_SEL_CS_BY_ADDR_MSK	 (0x00006)
#define PSRAM_CTRL_MANUAL_CS_SEL_CS_BY_ADDR_POS	 (1)
#define PSRAM_CTRL_MANUAL_CS_SEL_CS_SEL_MSK		 (0x00001)
#define PSRAM_CTRL_MANUAL_CS_SEL_CS_SEL_POS		 (0)
#define PSRAM_CTRL_MANUAL_CMD					 (BASE_ADDRESS_PSRAM_CTRL_MANUAL + 0x004)
#define PSRAM_CTRL_MANUAL_CMD_DIRECTION_MSK		 (0x08000)
#define PSRAM_CTRL_MANUAL_CMD_DIRECTION_POS		 (15)
#define PSRAM_CTRL_MANUAL_CMD_INT_EN_MSK		 (0x04000)
#define PSRAM_CTRL_MANUAL_CMD_INT_EN_POS		 (14)
#define PSRAM_CTRL_MANUAL_CMD_DATA_SIZE_MSK		 (0x03800)
#define PSRAM_CTRL_MANUAL_CMD_DATA_SIZE_POS		 (11)
#define PSRAM_CTRL_MANUAL_CMD_ADDR_SIZE_MSK		 (0x00700)
#define PSRAM_CTRL_MANUAL_CMD_ADDR_SIZE_POS		 (8)
#define PSRAM_CTRL_MANUAL_CMD_CMD_OPCODE_MSK	 (0x000FF)
#define PSRAM_CTRL_MANUAL_CMD_CMD_OPCODE_POS	 (0)
#define PSRAM_CTRL_MANUAL_CMD_16				 (BASE_ADDRESS_PSRAM_CTRL_MANUAL + 0x008)
#define PSRAM_CTRL_MANUAL_CMD_16_DIRECTION_MSK	 (0x800000)
#define PSRAM_CTRL_MANUAL_CMD_16_DIRECTION_POS	 (23)
#define PSRAM_CTRL_MANUAL_CMD_16_INT_EN_MSK		 (0x400000)
#define PSRAM_CTRL_MANUAL_CMD_16_INT_EN_POS		 (22)
#define PSRAM_CTRL_MANUAL_CMD_16_DATA_SIZE_MSK	 (0x380000)
#define PSRAM_CTRL_MANUAL_CMD_16_DATA_SIZE_POS	 (19)
#define PSRAM_CTRL_MANUAL_CMD_16_ADDR_SIZE_MSK	 (0x70000)
#define PSRAM_CTRL_MANUAL_CMD_16_ADDR_SIZE_POS	 (16)
#define PSRAM_CTRL_MANUAL_CMD_16_CMD_OPCODE_MSK	 (0x0FFFF)
#define PSRAM_CTRL_MANUAL_CMD_16_CMD_OPCODE_POS	 (0)
#define PSRAM_CTRL_MANUAL_CMD_ADDR				 (BASE_ADDRESS_PSRAM_CTRL_MANUAL + 0x00C)
#define PSRAM_CTRL_MANUAL_CMD_ADDR_CMD_DATA_BYTE_EN_MSK (0xF0000000)
#define PSRAM_CTRL_MANUAL_CMD_ADDR_CMD_DATA_BYTE_EN_POS (28)
#define PSRAM_CTRL_MANUAL_CMD_ADDR_CMD_PSRAM_EN_MSK (0x8000000)
#define PSRAM_CTRL_MANUAL_CMD_ADDR_CMD_PSRAM_EN_POS (27)
#define PSRAM_CTRL_MANUAL_CMD_ADDR_CMD_ADDR_MSK	 (0x3FFFFFF)
#define PSRAM_CTRL_MANUAL_CMD_ADDR_CMD_ADDR_POS	 (0)
#define PSRAM_CTRL_MANUAL_CMD_DATA				 (BASE_ADDRESS_PSRAM_CTRL_MANUAL + 0x010)
#define PSRAM_CTRL_MANUAL_CMD_DATA_CMD_DATA_MSK	 (0xFFFFFFFF)
#define PSRAM_CTRL_MANUAL_CMD_DATA_CMD_DATA_POS	 (0)
#define PSRAM_CTRL_MANUAL_CMD_RESULT0			 (BASE_ADDRESS_PSRAM_CTRL_MANUAL + 0x014)
#define PSRAM_CTRL_MANUAL_CMD_RESULT0_CMD_RESULT0_MSK (0xFFFFFFFF)
#define PSRAM_CTRL_MANUAL_CMD_RESULT0_CMD_RESULT0_POS (0)
#define PSRAM_CTRL_MANUAL_CMD_RESULT1			 (BASE_ADDRESS_PSRAM_CTRL_MANUAL + 0x018)
#define PSRAM_CTRL_MANUAL_CMD_RESULT1_CMD_RESULT1_MSK (0xFFFFFFFF)
#define PSRAM_CTRL_MANUAL_CMD_RESULT1_CMD_RESULT1_POS (0)
#define PSRAM_CTRL_MANUAL_INT_DATA_VALUE		 (BASE_ADDRESS_PSRAM_CTRL_MANUAL + 0x01C)
#define PSRAM_CTRL_MANUAL_INT_DATA_VALUE_INT_DATA_VALUE_MSK (0xFFFFFFFF)
#define PSRAM_CTRL_MANUAL_INT_DATA_VALUE_INT_DATA_VALUE_POS (0)
#define PSRAM_CTRL_MANUAL_INT_DATA_MASK			 (BASE_ADDRESS_PSRAM_CTRL_MANUAL + 0x020)
#define PSRAM_CTRL_MANUAL_INT_DATA_MASK_INT_DATA_MASK_MSK (0xFFFFFFFF)
#define PSRAM_CTRL_MANUAL_INT_DATA_MASK_INT_DATA_MASK_POS (0)
#define PSRAM_CTRL_MANUAL_XIP_PAT				 (BASE_ADDRESS_PSRAM_CTRL_MANUAL + 0x024)
#define PSRAM_CTRL_MANUAL_XIP_PAT_XIP_EN_MSK	 (0x80000000)
#define PSRAM_CTRL_MANUAL_XIP_PAT_XIP_EN_POS	 (31)
#define PSRAM_CTRL_MANUAL_XIP_PAT_XIP_PAT_DURING_XIP_MSK (0x40000000)
#define PSRAM_CTRL_MANUAL_XIP_PAT_XIP_PAT_DURING_XIP_POS (30)
#define PSRAM_CTRL_MANUAL_XIP_PAT_XIP_OUT_PAT_SIZE_MSK (0x7000000)
#define PSRAM_CTRL_MANUAL_XIP_PAT_XIP_OUT_PAT_SIZE_POS (24)
#define PSRAM_CTRL_MANUAL_XIP_PAT_XIP_OUT_PATTERN_MSK (0xFF0000)
#define PSRAM_CTRL_MANUAL_XIP_PAT_XIP_OUT_PATTERN_POS (16)
#define PSRAM_CTRL_MANUAL_XIP_PAT_XIP_IN_PAT_SIZE_MSK (0x00700)
#define PSRAM_CTRL_MANUAL_XIP_PAT_XIP_IN_PAT_SIZE_POS (8)
#define PSRAM_CTRL_MANUAL_XIP_PAT_XIP_IN_PATTERN_MSK (0x000FF)
#define PSRAM_CTRL_MANUAL_XIP_PAT_XIP_IN_PATTERN_POS (0)
#define PSRAM_CTRL_MANUAL_INTERRUPT_MASK		 (BASE_ADDRESS_PSRAM_CTRL_MANUAL + 0x028)
#define PSRAM_CTRL_MANUAL_INTERRUPT_MASK_PERF_CNTR_MSB_MSK (0x00008)
#define PSRAM_CTRL_MANUAL_INTERRUPT_MASK_PERF_CNTR_MSB_POS (3)
#define PSRAM_CTRL_MANUAL_INTERRUPT_MASK_CMD_RESULT1_MSK (0x00004)
#define PSRAM_CTRL_MANUAL_INTERRUPT_MASK_CMD_RESULT1_POS (2)
#define PSRAM_CTRL_MANUAL_INTERRUPT_MASK_CMD_RESULT0_MSK (0x00002)
#define PSRAM_CTRL_MANUAL_INTERRUPT_MASK_CMD_RESULT0_POS (1)
#define PSRAM_CTRL_MANUAL_INTERRUPT_MASK_SFCI_INT_MSK (0x00001)
#define PSRAM_CTRL_MANUAL_INTERRUPT_MASK_SFCI_INT_POS (0)
#define PSRAM_CTRL_MANUAL_HALT					 (BASE_ADDRESS_PSRAM_CTRL_MANUAL + 0x02C)
#define PSRAM_CTRL_MANUAL_HALT_SEL_MSK			 (0x00001)
#define PSRAM_CTRL_MANUAL_HALT_SEL_POS			 (0)
#define PSRAM_CTRL_MANUAL_DUMMY_PATTERN			 (BASE_ADDRESS_PSRAM_CTRL_MANUAL + 0x030)
#define PSRAM_CTRL_MANUAL_DUMMY_PATTERN_DUMMY_PATTERN_MSK (0xFFFFFFFF)
#define PSRAM_CTRL_MANUAL_DUMMY_PATTERN_DUMMY_PATTERN_POS (0)
#define PSRAM_CTRL_MANUAL_STATUS				 (BASE_ADDRESS_PSRAM_CTRL_MANUAL + 0x034)
#define PSRAM_CTRL_MANUAL_STATUS_ER_WR_ACTIVE_AGENT_MSK (0xE0000000)
#define PSRAM_CTRL_MANUAL_STATUS_ER_WR_ACTIVE_AGENT_POS (29)
#define PSRAM_CTRL_MANUAL_STATUS_ER_WR_ACTIVE_MSK (0x10000000)
#define PSRAM_CTRL_MANUAL_STATUS_ER_WR_ACTIVE_POS (28)
#define PSRAM_CTRL_MANUAL_STATUS_SUSPEN_ACTIVE_MSK (0x8000000)
#define PSRAM_CTRL_MANUAL_STATUS_SUSPEN_ACTIVE_POS (27)
#define PSRAM_CTRL_MANUAL_STATUS_RESUME_ACTIVE_MSK (0x4000000)
#define PSRAM_CTRL_MANUAL_STATUS_RESUME_ACTIVE_POS (26)
#define PSRAM_CTRL_MANUAL_STATUS_ERASE_ACTIVE_MSK (0x2000000)
#define PSRAM_CTRL_MANUAL_STATUS_ERASE_ACTIVE_POS (25)
#define PSRAM_CTRL_MANUAL_STATUS_WR_ACTIVE_MSK	 (0x1000000)
#define PSRAM_CTRL_MANUAL_STATUS_WR_ACTIVE_POS	 (24)
#define PSRAM_CTRL_MANUAL_STATUS_PERF_MSB_FLIP_MSK (0x800000)
#define PSRAM_CTRL_MANUAL_STATUS_PERF_MSB_FLIP_POS (23)
#define PSRAM_CTRL_MANUAL_STATUS_WR_FIFO_EMPTY_MSK (0x7C0000)
#define PSRAM_CTRL_MANUAL_STATUS_WR_FIFO_EMPTY_POS (18)
#define PSRAM_CTRL_MANUAL_STATUS_WR_FIFO_FULL_MSK (0x3E000)
#define PSRAM_CTRL_MANUAL_STATUS_WR_FIFO_FULL_POS (13)
#define PSRAM_CTRL_MANUAL_STATUS_MAIN_SM_MSK	 (0x01F00)
#define PSRAM_CTRL_MANUAL_STATUS_MAIN_SM_POS	 (8)
#define PSRAM_CTRL_MANUAL_STATUS_SM_MSK			 (0x000F0)
#define PSRAM_CTRL_MANUAL_STATUS_SM_POS			 (4)
#define PSRAM_CTRL_MANUAL_STATUS_HALT_ACTIVE_MSK (0x00008)
#define PSRAM_CTRL_MANUAL_STATUS_HALT_ACTIVE_POS (3)
#define PSRAM_CTRL_MANUAL_STATUS_CMD_RESULT0_VALID_MSK (0x00004)
#define PSRAM_CTRL_MANUAL_STATUS_CMD_RESULT0_VALID_POS (2)
#define PSRAM_CTRL_MANUAL_STATUS_CMD_RESULT1_VALID_MSK (0x00002)
#define PSRAM_CTRL_MANUAL_STATUS_CMD_RESULT1_VALID_POS (1)
#define PSRAM_CTRL_MANUAL_STATUS_INT_STAT_MSK	 (0x00001)
#define PSRAM_CTRL_MANUAL_STATUS_INT_STAT_POS	 (0)
#define PSRAM_CTRL_MANUAL_STATUS_RC				 (BASE_ADDRESS_PSRAM_CTRL_MANUAL + 0x038)
#define PSRAM_CTRL_MANUAL_STATUS_RC_ER_WR_ACTIVE_AGENT_MSK (0xE0000000)
#define PSRAM_CTRL_MANUAL_STATUS_RC_ER_WR_ACTIVE_AGENT_POS (29)
#define PSRAM_CTRL_MANUAL_STATUS_RC_ER_WR_ACTIVE_MSK (0x10000000)
#define PSRAM_CTRL_MANUAL_STATUS_RC_ER_WR_ACTIVE_POS (28)
#define PSRAM_CTRL_MANUAL_STATUS_RC_SUSPEN_ACTIVE_MSK (0x8000000)
#define PSRAM_CTRL_MANUAL_STATUS_RC_SUSPEN_ACTIVE_POS (27)
#define PSRAM_CTRL_MANUAL_STATUS_RC_RESUME_ACTIVE_MSK (0x4000000)
#define PSRAM_CTRL_MANUAL_STATUS_RC_RESUME_ACTIVE_POS (26)
#define PSRAM_CTRL_MANUAL_STATUS_RC_ERASE_ACTIVE_MSK (0x2000000)
#define PSRAM_CTRL_MANUAL_STATUS_RC_ERASE_ACTIVE_POS (25)
#define PSRAM_CTRL_MANUAL_STATUS_RC_WR_ACTIVE_MSK (0x1000000)
#define PSRAM_CTRL_MANUAL_STATUS_RC_WR_ACTIVE_POS (24)
#define PSRAM_CTRL_MANUAL_STATUS_RC_PERF_MSB_FLIP_MSK (0x800000)
#define PSRAM_CTRL_MANUAL_STATUS_RC_PERF_MSB_FLIP_POS (23)
#define PSRAM_CTRL_MANUAL_STATUS_RC_WR_FIFO_EMPTY_MSK (0x7C0000)
#define PSRAM_CTRL_MANUAL_STATUS_RC_WR_FIFO_EMPTY_POS (18)
#define PSRAM_CTRL_MANUAL_STATUS_RC_WR_FIFO_FULL_MSK (0x3E000)
#define PSRAM_CTRL_MANUAL_STATUS_RC_WR_FIFO_FULL_POS (13)
#define PSRAM_CTRL_MANUAL_STATUS_RC_MAIN_SM_MSK	 (0x01F00)
#define PSRAM_CTRL_MANUAL_STATUS_RC_MAIN_SM_POS	 (8)
#define PSRAM_CTRL_MANUAL_STATUS_RC_SM_MSK		 (0x000F0)
#define PSRAM_CTRL_MANUAL_STATUS_RC_SM_POS		 (4)
#define PSRAM_CTRL_MANUAL_STATUS_RC_HALT_ACTIVE_MSK (0x00008)
#define PSRAM_CTRL_MANUAL_STATUS_RC_HALT_ACTIVE_POS (3)
#define PSRAM_CTRL_MANUAL_STATUS_RC_CMD_RESULT0_VALID_MSK (0x00004)
#define PSRAM_CTRL_MANUAL_STATUS_RC_CMD_RESULT0_VALID_POS (2)
#define PSRAM_CTRL_MANUAL_STATUS_RC_CMD_RESULT1_VALID_MSK (0x00002)
#define PSRAM_CTRL_MANUAL_STATUS_RC_CMD_RESULT1_VALID_POS (1)
#define PSRAM_CTRL_MANUAL_STATUS_RC_INT_STAT_MSK (0x00001)
#define PSRAM_CTRL_MANUAL_STATUS_RC_INT_STAT_POS (0)
#define PSRAM_CTRL_MANUAL_ERR_STATUS			 (BASE_ADDRESS_PSRAM_CTRL_MANUAL + 0x03C)
#define PSRAM_CTRL_MANUAL_ERR_STATUS_WR_ERROR_AGENT_MSK (0x38000000)
#define PSRAM_CTRL_MANUAL_ERR_STATUS_WR_ERROR_AGENT_POS (27)
#define PSRAM_CTRL_MANUAL_ERR_STATUS_WR_ERROR_FIRST_ADDR_MSK (0x7FFFFF8)
#define PSRAM_CTRL_MANUAL_ERR_STATUS_WR_ERROR_FIRST_ADDR_POS (3)
#define PSRAM_CTRL_MANUAL_ERR_STATUS_PP_ERROR_MSK (0x00004)
#define PSRAM_CTRL_MANUAL_ERR_STATUS_PP_ERROR_POS (2)
#define PSRAM_CTRL_MANUAL_ERR_STATUS_WR_ERROR_MSK (0x00002)
#define PSRAM_CTRL_MANUAL_ERR_STATUS_WR_ERROR_POS (1)
#define PSRAM_CTRL_MANUAL_ERR_STATUS_ERR_STAT_MSK (0x00001)
#define PSRAM_CTRL_MANUAL_ERR_STATUS_ERR_STAT_POS (0)
#define PSRAM_CTRL_MANUAL_ERR_STATUS_RC			 (BASE_ADDRESS_PSRAM_CTRL_MANUAL + 0x040)
#define PSRAM_CTRL_MANUAL_ERR_STATUS_RC_WR_ERROR_AGENT_MSK (0x38000000)
#define PSRAM_CTRL_MANUAL_ERR_STATUS_RC_WR_ERROR_AGENT_POS (27)
#define PSRAM_CTRL_MANUAL_ERR_STATUS_RC_WR_ERROR_FIRST_ADDR_MSK (0x7FFFFF8)
#define PSRAM_CTRL_MANUAL_ERR_STATUS_RC_WR_ERROR_FIRST_ADDR_POS (3)
#define PSRAM_CTRL_MANUAL_ERR_STATUS_RC_PP_ERROR_MSK (0x00004)
#define PSRAM_CTRL_MANUAL_ERR_STATUS_RC_PP_ERROR_POS (2)
#define PSRAM_CTRL_MANUAL_ERR_STATUS_RC_WR_ERROR_MSK (0x00002)
#define PSRAM_CTRL_MANUAL_ERR_STATUS_RC_WR_ERROR_POS (1)
#define PSRAM_CTRL_MANUAL_ERR_STATUS_RC_ERR_STAT_MSK (0x00001)
#define PSRAM_CTRL_MANUAL_ERR_STATUS_RC_ERR_STAT_POS (0)
#define PSRAM_CTRL_MANUAL_CUSTOM_OPCODE_EN		 (BASE_ADDRESS_PSRAM_CTRL_MANUAL + 0x044)
#define PSRAM_CTRL_MANUAL_CUSTOM_OPCODE_EN_CUSTOM_OPCODE_EN_MSK (0x00001)
#define PSRAM_CTRL_MANUAL_CUSTOM_OPCODE_EN_CUSTOM_OPCODE_EN_POS (0)
#define PSRAM_CTRL_MANUAL_CUSTOM_OPCODE			 (BASE_ADDRESS_PSRAM_CTRL_MANUAL + 0x048)
#define PSRAM_CTRL_MANUAL_CUSTOM_OPCODE_CUSTOM_OPCODE_MSK (0xFFFFFFFF)
#define PSRAM_CTRL_MANUAL_CUSTOM_OPCODE_CUSTOM_OPCODE_POS (0)
#define PSRAM_CTRL_MANUAL_STATUS2				 (BASE_ADDRESS_PSRAM_CTRL_MANUAL + 0x04C)
#define PSRAM_CTRL_MANUAL_STATUS2_ER_WR_ACTIVE_AGENT_MSK (0xE0000000)
#define PSRAM_CTRL_MANUAL_STATUS2_ER_WR_ACTIVE_AGENT_POS (29)
#define PSRAM_CTRL_MANUAL_STATUS2_ER_WR_ACTIVE_MSK (0x10000000)
#define PSRAM_CTRL_MANUAL_STATUS2_ER_WR_ACTIVE_POS (28)
#define PSRAM_CTRL_MANUAL_STATUS2_SUSPEN_ACTIVE_MSK (0x8000000)
#define PSRAM_CTRL_MANUAL_STATUS2_SUSPEN_ACTIVE_POS (27)
#define PSRAM_CTRL_MANUAL_STATUS2_RESUME_ACTIVE_MSK (0x4000000)
#define PSRAM_CTRL_MANUAL_STATUS2_RESUME_ACTIVE_POS (26)
#define PSRAM_CTRL_MANUAL_STATUS2_ERASE_ACTIVE_MSK (0x2000000)
#define PSRAM_CTRL_MANUAL_STATUS2_ERASE_ACTIVE_POS (25)
#define PSRAM_CTRL_MANUAL_STATUS2_WR_ACTIVE_MSK	 (0x1000000)
#define PSRAM_CTRL_MANUAL_STATUS2_WR_ACTIVE_POS	 (24)
#define PSRAM_CTRL_MANUAL_STATUS2_RD_ACTIVE_MSK	 (0x800000)
#define PSRAM_CTRL_MANUAL_STATUS2_RD_ACTIVE_POS	 (23)
#define PSRAM_CTRL_MANUAL_STATUS2_WR_FIFO_EMPTY_MSK (0x7C0000)
#define PSRAM_CTRL_MANUAL_STATUS2_WR_FIFO_EMPTY_POS (18)
#define PSRAM_CTRL_MANUAL_STATUS2_WR_FIFO_FULL_MSK (0x3E000)
#define PSRAM_CTRL_MANUAL_STATUS2_WR_FIFO_FULL_POS (13)
#define PSRAM_CTRL_MANUAL_STATUS2_MAIN_SM_MSK	 (0x01F00)
#define PSRAM_CTRL_MANUAL_STATUS2_MAIN_SM_POS	 (8)
#define PSRAM_CTRL_MANUAL_STATUS2_SM_MSK		 (0x000F0)
#define PSRAM_CTRL_MANUAL_STATUS2_SM_POS		 (4)
#define PSRAM_CTRL_MANUAL_STATUS2_HALT_ACTIVE_MSK (0x00008)
#define PSRAM_CTRL_MANUAL_STATUS2_HALT_ACTIVE_POS (3)
#define PSRAM_CTRL_MANUAL_STATUS2_CMD_RESULT0_VALID_MSK (0x00004)
#define PSRAM_CTRL_MANUAL_STATUS2_CMD_RESULT0_VALID_POS (2)
#define PSRAM_CTRL_MANUAL_STATUS2_CMD_RESULT1_VALID_MSK (0x00002)
#define PSRAM_CTRL_MANUAL_STATUS2_CMD_RESULT1_VALID_POS (1)
#define PSRAM_CTRL_MANUAL_STATUS2_INT_STAT_MSK	 (0x00001)
#define PSRAM_CTRL_MANUAL_STATUS2_INT_STAT_POS	 (0)
#define BASE_ADDRESS_PSRAM_CTRL_MCU_SUBSYS		 0xBC117280
#define PSRAM_CTRL_MCU_SUBSYS_CFG_SYSTEM		 (BASE_ADDRESS_PSRAM_CTRL_MCU_SUBSYS + 0x000)
#define PSRAM_CTRL_MCU_SUBSYS_CFG_SYSTEM_CLEAR_PREFETCH_MCU_OTHER_PULSE_MSK (0x00002)
#define PSRAM_CTRL_MCU_SUBSYS_CFG_SYSTEM_CLEAR_PREFETCH_MCU_OTHER_PULSE_POS (1)
#define PSRAM_CTRL_MCU_SUBSYS_CFG_SYSTEM_CLEAR_PREFETCH_MCU_PULSE_MSK (0x00001)
#define PSRAM_CTRL_MCU_SUBSYS_CFG_SYSTEM_CLEAR_PREFETCH_MCU_PULSE_POS (0)
#define PSRAM_CTRL_MCU_SUBSYS_STATUS_MCU		 (BASE_ADDRESS_PSRAM_CTRL_MCU_SUBSYS + 0x004)
#define PSRAM_CTRL_MCU_SUBSYS_STATUS_MCU_ERASE_EXECUTING_MSK (0x00800)
#define PSRAM_CTRL_MCU_SUBSYS_STATUS_MCU_ERASE_EXECUTING_POS (11)
#define PSRAM_CTRL_MCU_SUBSYS_STATUS_MCU_ERASE_PENDING_TO_ARB_MSK (0x00400)
#define PSRAM_CTRL_MCU_SUBSYS_STATUS_MCU_ERASE_PENDING_TO_ARB_POS (10)
#define PSRAM_CTRL_MCU_SUBSYS_STATUS_MCU_WRITE_EXECUTING_MSK (0x00200)
#define PSRAM_CTRL_MCU_SUBSYS_STATUS_MCU_WRITE_EXECUTING_POS (9)
#define PSRAM_CTRL_MCU_SUBSYS_STATUS_MCU_WRITE_PENDING_TO_ARB_MSK (0x00100)
#define PSRAM_CTRL_MCU_SUBSYS_STATUS_MCU_WRITE_PENDING_TO_ARB_POS (8)
#define PSRAM_CTRL_MCU_SUBSYS_STATUS_MCU_WR_FIFO_ALL_WRITE_IN_FIFO_MSK (0x00040)
#define PSRAM_CTRL_MCU_SUBSYS_STATUS_MCU_WR_FIFO_ALL_WRITE_IN_FIFO_POS (6)
#define PSRAM_CTRL_MCU_SUBSYS_STATUS_MCU_WR_FIFO_FULL_MSK (0x00020)
#define PSRAM_CTRL_MCU_SUBSYS_STATUS_MCU_WR_FIFO_FULL_POS (5)
#define PSRAM_CTRL_MCU_SUBSYS_STATUS_MCU_WR_FIFO_EMPTY_MSK (0x00010)
#define PSRAM_CTRL_MCU_SUBSYS_STATUS_MCU_WR_FIFO_EMPTY_POS (4)
#define PSRAM_CTRL_MCU_SUBSYS_STATUS_MCU_INT_STAT_MSK (0x00001)
#define PSRAM_CTRL_MCU_SUBSYS_STATUS_MCU_INT_STAT_POS (0)
#define PSRAM_CTRL_MCU_SUBSYS_STATUS_MCU_RC		 (BASE_ADDRESS_PSRAM_CTRL_MCU_SUBSYS + 0x008)
#define PSRAM_CTRL_MCU_SUBSYS_STATUS_MCU_RC_ERASE_EXECUTING_MSK (0x00800)
#define PSRAM_CTRL_MCU_SUBSYS_STATUS_MCU_RC_ERASE_EXECUTING_POS (11)
#define PSRAM_CTRL_MCU_SUBSYS_STATUS_MCU_RC_ERASE_PENDING_TO_ARB_MSK (0x00400)
#define PSRAM_CTRL_MCU_SUBSYS_STATUS_MCU_RC_ERASE_PENDING_TO_ARB_POS (10)
#define PSRAM_CTRL_MCU_SUBSYS_STATUS_MCU_RC_WRITE_EXECUTING_MSK (0x00200)
#define PSRAM_CTRL_MCU_SUBSYS_STATUS_MCU_RC_WRITE_EXECUTING_POS (9)
#define PSRAM_CTRL_MCU_SUBSYS_STATUS_MCU_RC_WRITE_PENDING_TO_ARB_MSK (0x00100)
#define PSRAM_CTRL_MCU_SUBSYS_STATUS_MCU_RC_WRITE_PENDING_TO_ARB_POS (8)
#define PSRAM_CTRL_MCU_SUBSYS_STATUS_MCU_RC_WR_FIFO_ALL_WRITE_IN_FIFO_MSK (0x00040)
#define PSRAM_CTRL_MCU_SUBSYS_STATUS_MCU_RC_WR_FIFO_ALL_WRITE_IN_FIFO_POS (6)
#define PSRAM_CTRL_MCU_SUBSYS_STATUS_MCU_RC_WR_FIFO_FULL_MSK (0x00020)
#define PSRAM_CTRL_MCU_SUBSYS_STATUS_MCU_RC_WR_FIFO_FULL_POS (5)
#define PSRAM_CTRL_MCU_SUBSYS_STATUS_MCU_RC_WR_FIFO_EMPTY_MSK (0x00010)
#define PSRAM_CTRL_MCU_SUBSYS_STATUS_MCU_RC_WR_FIFO_EMPTY_POS (4)
#define PSRAM_CTRL_MCU_SUBSYS_STATUS_MCU_RC_INT_STAT_MSK (0x00001)
#define PSRAM_CTRL_MCU_SUBSYS_STATUS_MCU_RC_INT_STAT_POS (0)
#define PSRAM_CTRL_MCU_SUBSYS_WRITE_COUNT		 (BASE_ADDRESS_PSRAM_CTRL_MCU_SUBSYS + 0x00C)
#define PSRAM_CTRL_MCU_SUBSYS_WRITE_COUNT_COUNT_CLR_MSK (0x80000000)
#define PSRAM_CTRL_MCU_SUBSYS_WRITE_COUNT_COUNT_CLR_POS (31)
#define PSRAM_CTRL_MCU_SUBSYS_WRITE_COUNT_IN_COUNTER_MSK (0x7F000000)
#define PSRAM_CTRL_MCU_SUBSYS_WRITE_COUNT_IN_COUNTER_POS (24)
#define PSRAM_CTRL_MCU_SUBSYS_WRITE_COUNT_OUT_COUNTER_MSK (0x7F0000)
#define PSRAM_CTRL_MCU_SUBSYS_WRITE_COUNT_OUT_COUNTER_POS (16)
#define PSRAM_CTRL_MCU_SUBSYS_WRITE_COUNT_VAL_MSK (0x001FC)
#define PSRAM_CTRL_MCU_SUBSYS_WRITE_COUNT_VAL_POS (2)
#define PSRAM_CTRL_MCU_SUBSYS_SFC_ERASE_CFG		 (BASE_ADDRESS_PSRAM_CTRL_MCU_SUBSYS + 0x010)
#define PSRAM_CTRL_MCU_SUBSYS_SFC_ERASE_CFG_ADDR_MSK (0xFFFFFF00)
#define PSRAM_CTRL_MCU_SUBSYS_SFC_ERASE_CFG_ADDR_POS (8)
#define PSRAM_CTRL_MCU_SUBSYS_SFC_ERASE_CFG_OPCODE_SEL_MSK (0x00010)
#define PSRAM_CTRL_MCU_SUBSYS_SFC_ERASE_CFG_OPCODE_SEL_POS (4)
#define PSRAM_CTRL_MCU_SUBSYS_SFC_ERASE_CFG_REQUEST_ERASE_MSK (0x00001)
#define PSRAM_CTRL_MCU_SUBSYS_SFC_ERASE_CFG_REQUEST_ERASE_POS (0)
#define PSRAM_CTRL_MCU_SUBSYS_ERROR_STATUS		 (BASE_ADDRESS_PSRAM_CTRL_MCU_SUBSYS + 0x014)
#define PSRAM_CTRL_MCU_SUBSYS_ERROR_STATUS_WR_ERROR_FIRST_ADDR_MSK (0x7FFFFF8)
#define PSRAM_CTRL_MCU_SUBSYS_ERROR_STATUS_WR_ERROR_FIRST_ADDR_POS (3)
#define PSRAM_CTRL_MCU_SUBSYS_ERROR_STATUS_PP_ERROR_MSK (0x00004)
#define PSRAM_CTRL_MCU_SUBSYS_ERROR_STATUS_PP_ERROR_POS (2)
#define PSRAM_CTRL_MCU_SUBSYS_ERROR_STATUS_WR_ERR_STAT_MSK (0x00001)
#define PSRAM_CTRL_MCU_SUBSYS_ERROR_STATUS_WR_ERR_STAT_POS (0)
#define PSRAM_CTRL_MCU_SUBSYS_ERROR_STATUS_RC	 (BASE_ADDRESS_PSRAM_CTRL_MCU_SUBSYS + 0x018)
#define PSRAM_CTRL_MCU_SUBSYS_ERROR_STATUS_RC_WR_ERROR_FIRST_ADDR_MSK (0x7FFFFF8)
#define PSRAM_CTRL_MCU_SUBSYS_ERROR_STATUS_RC_WR_ERROR_FIRST_ADDR_POS (3)
#define PSRAM_CTRL_MCU_SUBSYS_ERROR_STATUS_RC_PP_ERROR_MSK (0x00004)
#define PSRAM_CTRL_MCU_SUBSYS_ERROR_STATUS_RC_PP_ERROR_POS (2)
#define PSRAM_CTRL_MCU_SUBSYS_ERROR_STATUS_RC_WR_ERR_STAT_MSK (0x00001)
#define PSRAM_CTRL_MCU_SUBSYS_ERROR_STATUS_RC_WR_ERR_STAT_POS (0)
#define PSRAM_CTRL_MCU_SUBSYS_WRITE_PROTECT		 (BASE_ADDRESS_PSRAM_CTRL_MCU_SUBSYS + 0x01C)
#define PSRAM_CTRL_MCU_SUBSYS_WRITE_PROTECT_WRITE_PROTECT_MSK (0x00001)
#define PSRAM_CTRL_MCU_SUBSYS_WRITE_PROTECT_WRITE_PROTECT_POS (0)
#define BASE_ADDRESS_PSRAM_CTRL_PMP_SUBSYS		 0xBC117380
#define PSRAM_CTRL_PMP_SUBSYS_CFG_SYSTEM		 (BASE_ADDRESS_PSRAM_CTRL_PMP_SUBSYS + 0x000)
#define PSRAM_CTRL_PMP_SUBSYS_CFG_SYSTEM_CLEAR_PREFETCH_PMP_PULSE_MSK (0x00002)
#define PSRAM_CTRL_PMP_SUBSYS_CFG_SYSTEM_CLEAR_PREFETCH_PMP_PULSE_POS (1)
#define PSRAM_CTRL_PMP_SUBSYS_CFG_SYSTEM_CLEAR_PREFETCH_PMP_OTHER_PULSE_MSK (0x00001)
#define PSRAM_CTRL_PMP_SUBSYS_CFG_SYSTEM_CLEAR_PREFETCH_PMP_OTHER_PULSE_POS (0)
#define PSRAM_CTRL_PMP_SUBSYS_STATUS_PMP		 (BASE_ADDRESS_PSRAM_CTRL_PMP_SUBSYS + 0x004)
#define PSRAM_CTRL_PMP_SUBSYS_STATUS_PMP_ERASE_EXECUTING_MSK (0x00800)
#define PSRAM_CTRL_PMP_SUBSYS_STATUS_PMP_ERASE_EXECUTING_POS (11)
#define PSRAM_CTRL_PMP_SUBSYS_STATUS_PMP_ERASE_PENDING_TO_ARB_MSK (0x00400)
#define PSRAM_CTRL_PMP_SUBSYS_STATUS_PMP_ERASE_PENDING_TO_ARB_POS (10)
#define PSRAM_CTRL_PMP_SUBSYS_STATUS_PMP_WRITE_EXECUTING_MSK (0x00200)
#define PSRAM_CTRL_PMP_SUBSYS_STATUS_PMP_WRITE_EXECUTING_POS (9)
#define PSRAM_CTRL_PMP_SUBSYS_STATUS_PMP_WRITE_PENDING_TO_ARB_MSK (0x00100)
#define PSRAM_CTRL_PMP_SUBSYS_STATUS_PMP_WRITE_PENDING_TO_ARB_POS (8)
#define PSRAM_CTRL_PMP_SUBSYS_STATUS_PMP_WR_FIFO_ALL_WRITE_IN_FIFO_MSK (0x00040)
#define PSRAM_CTRL_PMP_SUBSYS_STATUS_PMP_WR_FIFO_ALL_WRITE_IN_FIFO_POS (6)
#define PSRAM_CTRL_PMP_SUBSYS_STATUS_PMP_WR_FIFO_FULL_MSK (0x00020)
#define PSRAM_CTRL_PMP_SUBSYS_STATUS_PMP_WR_FIFO_FULL_POS (5)
#define PSRAM_CTRL_PMP_SUBSYS_STATUS_PMP_WR_FIFO_EMPTY_MSK (0x00010)
#define PSRAM_CTRL_PMP_SUBSYS_STATUS_PMP_WR_FIFO_EMPTY_POS (4)
#define PSRAM_CTRL_PMP_SUBSYS_STATUS_PMP_INT_STAT_MSK (0x00001)
#define PSRAM_CTRL_PMP_SUBSYS_STATUS_PMP_INT_STAT_POS (0)
#define PSRAM_CTRL_PMP_SUBSYS_STATUS_PMP_RC		 (BASE_ADDRESS_PSRAM_CTRL_PMP_SUBSYS + 0x008)
#define PSRAM_CTRL_PMP_SUBSYS_STATUS_PMP_RC_ERASE_EXECUTING_MSK (0x00800)
#define PSRAM_CTRL_PMP_SUBSYS_STATUS_PMP_RC_ERASE_EXECUTING_POS (11)
#define PSRAM_CTRL_PMP_SUBSYS_STATUS_PMP_RC_ERASE_PENDING_TO_ARB_MSK (0x00400)
#define PSRAM_CTRL_PMP_SUBSYS_STATUS_PMP_RC_ERASE_PENDING_TO_ARB_POS (10)
#define PSRAM_CTRL_PMP_SUBSYS_STATUS_PMP_RC_WRITE_EXECUTING_MSK (0x00200)
#define PSRAM_CTRL_PMP_SUBSYS_STATUS_PMP_RC_WRITE_EXECUTING_POS (9)
#define PSRAM_CTRL_PMP_SUBSYS_STATUS_PMP_RC_WRITE_PENDING_TO_ARB_MSK (0x00100)
#define PSRAM_CTRL_PMP_SUBSYS_STATUS_PMP_RC_WRITE_PENDING_TO_ARB_POS (8)
#define PSRAM_CTRL_PMP_SUBSYS_STATUS_PMP_RC_WR_FIFO_ALL_WRITE_IN_FIFO_MSK (0x00040)
#define PSRAM_CTRL_PMP_SUBSYS_STATUS_PMP_RC_WR_FIFO_ALL_WRITE_IN_FIFO_POS (6)
#define PSRAM_CTRL_PMP_SUBSYS_STATUS_PMP_RC_WR_FIFO_FULL_MSK (0x00020)
#define PSRAM_CTRL_PMP_SUBSYS_STATUS_PMP_RC_WR_FIFO_FULL_POS (5)
#define PSRAM_CTRL_PMP_SUBSYS_STATUS_PMP_RC_WR_FIFO_EMPTY_MSK (0x00010)
#define PSRAM_CTRL_PMP_SUBSYS_STATUS_PMP_RC_WR_FIFO_EMPTY_POS (4)
#define PSRAM_CTRL_PMP_SUBSYS_STATUS_PMP_RC_INT_STAT_MSK (0x00001)
#define PSRAM_CTRL_PMP_SUBSYS_STATUS_PMP_RC_INT_STAT_POS (0)
#define PSRAM_CTRL_PMP_SUBSYS_WRITE_COUNT		 (BASE_ADDRESS_PSRAM_CTRL_PMP_SUBSYS + 0x00C)
#define PSRAM_CTRL_PMP_SUBSYS_WRITE_COUNT_COUNT_CLR_MSK (0x80000000)
#define PSRAM_CTRL_PMP_SUBSYS_WRITE_COUNT_COUNT_CLR_POS (31)
#define PSRAM_CTRL_PMP_SUBSYS_WRITE_COUNT_IN_COUNTER_MSK (0x7F000000)
#define PSRAM_CTRL_PMP_SUBSYS_WRITE_COUNT_IN_COUNTER_POS (24)
#define PSRAM_CTRL_PMP_SUBSYS_WRITE_COUNT_OUT_COUNTER_MSK (0x7F0000)
#define PSRAM_CTRL_PMP_SUBSYS_WRITE_COUNT_OUT_COUNTER_POS (16)
#define PSRAM_CTRL_PMP_SUBSYS_WRITE_COUNT_VAL_MSK (0x001FC)
#define PSRAM_CTRL_PMP_SUBSYS_WRITE_COUNT_VAL_POS (2)
#define PSRAM_CTRL_PMP_SUBSYS_SFC_ERASE_CFG		 (BASE_ADDRESS_PSRAM_CTRL_PMP_SUBSYS + 0x010)
#define PSRAM_CTRL_PMP_SUBSYS_SFC_ERASE_CFG_ADDR_MSK (0xFFFFFF00)
#define PSRAM_CTRL_PMP_SUBSYS_SFC_ERASE_CFG_ADDR_POS (8)
#define PSRAM_CTRL_PMP_SUBSYS_SFC_ERASE_CFG_OPCODE_SEL_MSK (0x00010)
#define PSRAM_CTRL_PMP_SUBSYS_SFC_ERASE_CFG_OPCODE_SEL_POS (4)
#define PSRAM_CTRL_PMP_SUBSYS_SFC_ERASE_CFG_REQUEST_ERASE_MSK (0x00001)
#define PSRAM_CTRL_PMP_SUBSYS_SFC_ERASE_CFG_REQUEST_ERASE_POS (0)
#define PSRAM_CTRL_PMP_SUBSYS_ERROR_STATUS		 (BASE_ADDRESS_PSRAM_CTRL_PMP_SUBSYS + 0x014)
#define PSRAM_CTRL_PMP_SUBSYS_ERROR_STATUS_WR_ERROR_FIRST_ADDR_MSK (0x7FFFFF8)
#define PSRAM_CTRL_PMP_SUBSYS_ERROR_STATUS_WR_ERROR_FIRST_ADDR_POS (3)
#define PSRAM_CTRL_PMP_SUBSYS_ERROR_STATUS_PP_ERROR_MSK (0x00004)
#define PSRAM_CTRL_PMP_SUBSYS_ERROR_STATUS_PP_ERROR_POS (2)
#define PSRAM_CTRL_PMP_SUBSYS_ERROR_STATUS_WR_ERR_STAT_MSK (0x00001)
#define PSRAM_CTRL_PMP_SUBSYS_ERROR_STATUS_WR_ERR_STAT_POS (0)
#define PSRAM_CTRL_PMP_SUBSYS_ERROR_STATUS_RC	 (BASE_ADDRESS_PSRAM_CTRL_PMP_SUBSYS + 0x018)
#define PSRAM_CTRL_PMP_SUBSYS_ERROR_STATUS_RC_WR_ERROR_FIRST_ADDR_MSK (0x7FFFFF8)
#define PSRAM_CTRL_PMP_SUBSYS_ERROR_STATUS_RC_WR_ERROR_FIRST_ADDR_POS (3)
#define PSRAM_CTRL_PMP_SUBSYS_ERROR_STATUS_RC_PP_ERROR_MSK (0x00004)
#define PSRAM_CTRL_PMP_SUBSYS_ERROR_STATUS_RC_PP_ERROR_POS (2)
#define PSRAM_CTRL_PMP_SUBSYS_ERROR_STATUS_RC_WR_ERR_STAT_MSK (0x00001)
#define PSRAM_CTRL_PMP_SUBSYS_ERROR_STATUS_RC_WR_ERR_STAT_POS (0)
#define PSRAM_CTRL_PMP_SUBSYS_WRITE_PROTECT		 (BASE_ADDRESS_PSRAM_CTRL_PMP_SUBSYS + 0x01C)
#define PSRAM_CTRL_PMP_SUBSYS_WRITE_PROTECT_WRITE_PROTECT_MSK (0x00001)
#define PSRAM_CTRL_PMP_SUBSYS_WRITE_PROTECT_WRITE_PROTECT_POS (0)
#define BASE_ADDRESS_PSRAM_CTRL_MODEM_SUBSYS	 0xBC117400
#define PSRAM_CTRL_MODEM_SUBSYS_CFG_SYSTEM		 (BASE_ADDRESS_PSRAM_CTRL_MODEM_SUBSYS + 0x000)
#define PSRAM_CTRL_MODEM_SUBSYS_CFG_SYSTEM_CLEAR_PREFETCH_MODEM_OTHER_PULSE_MSK (0x00008)
#define PSRAM_CTRL_MODEM_SUBSYS_CFG_SYSTEM_CLEAR_PREFETCH_MODEM_OTHER_PULSE_POS (3)
#define PSRAM_CTRL_MODEM_SUBSYS_CFG_SYSTEM_CLEAR_PREFETCH_NET_PULSE_MSK (0x00004)
#define PSRAM_CTRL_MODEM_SUBSYS_CFG_SYSTEM_CLEAR_PREFETCH_NET_PULSE_POS (2)
#define PSRAM_CTRL_MODEM_SUBSYS_CFG_SYSTEM_CLEAR_PREFETCH_LTE_PULSE_MSK (0x00002)
#define PSRAM_CTRL_MODEM_SUBSYS_CFG_SYSTEM_CLEAR_PREFETCH_LTE_PULSE_POS (1)
#define PSRAM_CTRL_MODEM_SUBSYS_CFG_SYSTEM_CLEAR_PREFETCH_PHY_PULSE_MSK (0x00001)
#define PSRAM_CTRL_MODEM_SUBSYS_CFG_SYSTEM_CLEAR_PREFETCH_PHY_PULSE_POS (0)
#define PSRAM_CTRL_MODEM_SUBSYS_STATUS_MODEM	 (BASE_ADDRESS_PSRAM_CTRL_MODEM_SUBSYS + 0x004)
#define PSRAM_CTRL_MODEM_SUBSYS_STATUS_MODEM_ERASE_EXECUTING_MSK (0x00800)
#define PSRAM_CTRL_MODEM_SUBSYS_STATUS_MODEM_ERASE_EXECUTING_POS (11)
#define PSRAM_CTRL_MODEM_SUBSYS_STATUS_MODEM_ERASE_PENDING_TO_ARB_MSK (0x00400)
#define PSRAM_CTRL_MODEM_SUBSYS_STATUS_MODEM_ERASE_PENDING_TO_ARB_POS (10)
#define PSRAM_CTRL_MODEM_SUBSYS_STATUS_MODEM_WRITE_EXECUTING_MSK (0x00200)
#define PSRAM_CTRL_MODEM_SUBSYS_STATUS_MODEM_WRITE_EXECUTING_POS (9)
#define PSRAM_CTRL_MODEM_SUBSYS_STATUS_MODEM_WRITE_PENDING_TO_ARB_MSK (0x00100)
#define PSRAM_CTRL_MODEM_SUBSYS_STATUS_MODEM_WRITE_PENDING_TO_ARB_POS (8)
#define PSRAM_CTRL_MODEM_SUBSYS_STATUS_MODEM_WR_FIFO_ALL_WRITE_IN_FIFO_MSK (0x00040)
#define PSRAM_CTRL_MODEM_SUBSYS_STATUS_MODEM_WR_FIFO_ALL_WRITE_IN_FIFO_POS (6)
#define PSRAM_CTRL_MODEM_SUBSYS_STATUS_MODEM_WR_FIFO_FULL_MSK (0x00020)
#define PSRAM_CTRL_MODEM_SUBSYS_STATUS_MODEM_WR_FIFO_FULL_POS (5)
#define PSRAM_CTRL_MODEM_SUBSYS_STATUS_MODEM_WR_FIFO_EMPTY_MSK (0x00010)
#define PSRAM_CTRL_MODEM_SUBSYS_STATUS_MODEM_WR_FIFO_EMPTY_POS (4)
#define PSRAM_CTRL_MODEM_SUBSYS_STATUS_MODEM_INT_STAT_MSK (0x00001)
#define PSRAM_CTRL_MODEM_SUBSYS_STATUS_MODEM_INT_STAT_POS (0)
#define PSRAM_CTRL_MODEM_SUBSYS_STATUS_MODEM_RC	 (BASE_ADDRESS_PSRAM_CTRL_MODEM_SUBSYS + 0x008)
#define PSRAM_CTRL_MODEM_SUBSYS_STATUS_MODEM_RC_ERASE_EXECUTING_MSK (0x00800)
#define PSRAM_CTRL_MODEM_SUBSYS_STATUS_MODEM_RC_ERASE_EXECUTING_POS (11)
#define PSRAM_CTRL_MODEM_SUBSYS_STATUS_MODEM_RC_ERASE_PENDING_TO_ARB_MSK (0x00400)
#define PSRAM_CTRL_MODEM_SUBSYS_STATUS_MODEM_RC_ERASE_PENDING_TO_ARB_POS (10)
#define PSRAM_CTRL_MODEM_SUBSYS_STATUS_MODEM_RC_WRITE_EXECUTING_MSK (0x00200)
#define PSRAM_CTRL_MODEM_SUBSYS_STATUS_MODEM_RC_WRITE_EXECUTING_POS (9)
#define PSRAM_CTRL_MODEM_SUBSYS_STATUS_MODEM_RC_WRITE_PENDING_TO_ARB_MSK (0x00100)
#define PSRAM_CTRL_MODEM_SUBSYS_STATUS_MODEM_RC_WRITE_PENDING_TO_ARB_POS (8)
#define PSRAM_CTRL_MODEM_SUBSYS_STATUS_MODEM_RC_WR_FIFO_ALL_WRITE_IN_FIFO_MSK (0x00040)
#define PSRAM_CTRL_MODEM_SUBSYS_STATUS_MODEM_RC_WR_FIFO_ALL_WRITE_IN_FIFO_POS (6)
#define PSRAM_CTRL_MODEM_SUBSYS_STATUS_MODEM_RC_WR_FIFO_FULL_MSK (0x00020)
#define PSRAM_CTRL_MODEM_SUBSYS_STATUS_MODEM_RC_WR_FIFO_FULL_POS (5)
#define PSRAM_CTRL_MODEM_SUBSYS_STATUS_MODEM_RC_WR_FIFO_EMPTY_MSK (0x00010)
#define PSRAM_CTRL_MODEM_SUBSYS_STATUS_MODEM_RC_WR_FIFO_EMPTY_POS (4)
#define PSRAM_CTRL_MODEM_SUBSYS_STATUS_MODEM_RC_INT_STAT_MSK (0x00001)
#define PSRAM_CTRL_MODEM_SUBSYS_STATUS_MODEM_RC_INT_STAT_POS (0)
#define PSRAM_CTRL_MODEM_SUBSYS_WRITE_COUNT		 (BASE_ADDRESS_PSRAM_CTRL_MODEM_SUBSYS + 0x00C)
#define PSRAM_CTRL_MODEM_SUBSYS_WRITE_COUNT_COUNT_CLR_MSK (0x80000000)
#define PSRAM_CTRL_MODEM_SUBSYS_WRITE_COUNT_COUNT_CLR_POS (31)
#define PSRAM_CTRL_MODEM_SUBSYS_WRITE_COUNT_IN_COUNTER_MSK (0x7F000000)
#define PSRAM_CTRL_MODEM_SUBSYS_WRITE_COUNT_IN_COUNTER_POS (24)
#define PSRAM_CTRL_MODEM_SUBSYS_WRITE_COUNT_OUT_COUNTER_MSK (0x7F0000)
#define PSRAM_CTRL_MODEM_SUBSYS_WRITE_COUNT_OUT_COUNTER_POS (16)
#define PSRAM_CTRL_MODEM_SUBSYS_WRITE_COUNT_VAL_MSK (0x001FC)
#define PSRAM_CTRL_MODEM_SUBSYS_WRITE_COUNT_VAL_POS (2)
#define PSRAM_CTRL_MODEM_SUBSYS_SFC_ERASE_CFG	 (BASE_ADDRESS_PSRAM_CTRL_MODEM_SUBSYS + 0x010)
#define PSRAM_CTRL_MODEM_SUBSYS_SFC_ERASE_CFG_ADDR_MSK (0xFFFFFF00)
#define PSRAM_CTRL_MODEM_SUBSYS_SFC_ERASE_CFG_ADDR_POS (8)
#define PSRAM_CTRL_MODEM_SUBSYS_SFC_ERASE_CFG_OPCODE_SEL_MSK (0x00010)
#define PSRAM_CTRL_MODEM_SUBSYS_SFC_ERASE_CFG_OPCODE_SEL_POS (4)
#define PSRAM_CTRL_MODEM_SUBSYS_SFC_ERASE_CFG_REQUEST_ERASE_MSK (0x00001)
#define PSRAM_CTRL_MODEM_SUBSYS_SFC_ERASE_CFG_REQUEST_ERASE_POS (0)
#define PSRAM_CTRL_MODEM_SUBSYS_ERROR_STATUS	 (BASE_ADDRESS_PSRAM_CTRL_MODEM_SUBSYS + 0x014)
#define PSRAM_CTRL_MODEM_SUBSYS_ERROR_STATUS_WR_ERROR_FIRST_ADDR_MSK (0x7FFFFF8)
#define PSRAM_CTRL_MODEM_SUBSYS_ERROR_STATUS_WR_ERROR_FIRST_ADDR_POS (3)
#define PSRAM_CTRL_MODEM_SUBSYS_ERROR_STATUS_PP_ERROR_MSK (0x00004)
#define PSRAM_CTRL_MODEM_SUBSYS_ERROR_STATUS_PP_ERROR_POS (2)
#define PSRAM_CTRL_MODEM_SUBSYS_ERROR_STATUS_WR_ERR_STAT_MSK (0x00001)
#define PSRAM_CTRL_MODEM_SUBSYS_ERROR_STATUS_WR_ERR_STAT_POS (0)
#define PSRAM_CTRL_MODEM_SUBSYS_ERROR_STATUS_RC	 (BASE_ADDRESS_PSRAM_CTRL_MODEM_SUBSYS + 0x018)
#define PSRAM_CTRL_MODEM_SUBSYS_ERROR_STATUS_RC_WR_ERROR_FIRST_ADDR_MSK (0x7FFFFF8)
#define PSRAM_CTRL_MODEM_SUBSYS_ERROR_STATUS_RC_WR_ERROR_FIRST_ADDR_POS (3)
#define PSRAM_CTRL_MODEM_SUBSYS_ERROR_STATUS_RC_PP_ERROR_MSK (0x00004)
#define PSRAM_CTRL_MODEM_SUBSYS_ERROR_STATUS_RC_PP_ERROR_POS (2)
#define PSRAM_CTRL_MODEM_SUBSYS_ERROR_STATUS_RC_WR_ERR_STAT_MSK (0x00001)
#define PSRAM_CTRL_MODEM_SUBSYS_ERROR_STATUS_RC_WR_ERR_STAT_POS (0)
#define PSRAM_CTRL_MODEM_SUBSYS_WRITE_PROTECT	 (BASE_ADDRESS_PSRAM_CTRL_MODEM_SUBSYS + 0x01C)
#define PSRAM_CTRL_MODEM_SUBSYS_WRITE_PROTECT_WRITE_PROTECT_MSK (0x00001)
#define PSRAM_CTRL_MODEM_SUBSYS_WRITE_PROTECT_WRITE_PROTECT_POS (0)
#define BASE_ADDRESS_PSRAM_CTRL_ISE_SUBSYS		 0xBC117480
#define PSRAM_CTRL_ISE_SUBSYS_CFG_SYSTEM		 (BASE_ADDRESS_PSRAM_CTRL_ISE_SUBSYS + 0x000)
#define PSRAM_CTRL_ISE_SUBSYS_CFG_SYSTEM_CLEAR_PREFETCH_ISE_PULSE_MSK (0x00001)
#define PSRAM_CTRL_ISE_SUBSYS_CFG_SYSTEM_CLEAR_PREFETCH_ISE_PULSE_POS (0)
#define PSRAM_CTRL_ISE_SUBSYS_STATUS_ISE		 (BASE_ADDRESS_PSRAM_CTRL_ISE_SUBSYS + 0x004)
#define PSRAM_CTRL_ISE_SUBSYS_STATUS_ISE_ERASE_EXECUTING_MSK (0x00800)
#define PSRAM_CTRL_ISE_SUBSYS_STATUS_ISE_ERASE_EXECUTING_POS (11)
#define PSRAM_CTRL_ISE_SUBSYS_STATUS_ISE_ERASE_PENDING_TO_ARB_MSK (0x00400)
#define PSRAM_CTRL_ISE_SUBSYS_STATUS_ISE_ERASE_PENDING_TO_ARB_POS (10)
#define PSRAM_CTRL_ISE_SUBSYS_STATUS_ISE_WRITE_EXECUTING_MSK (0x00200)
#define PSRAM_CTRL_ISE_SUBSYS_STATUS_ISE_WRITE_EXECUTING_POS (9)
#define PSRAM_CTRL_ISE_SUBSYS_STATUS_ISE_WRITE_PENDING_TO_ARB_MSK (0x00100)
#define PSRAM_CTRL_ISE_SUBSYS_STATUS_ISE_WRITE_PENDING_TO_ARB_POS (8)
#define PSRAM_CTRL_ISE_SUBSYS_STATUS_ISE_WR_FIFO_ALL_WRITE_IN_FIFO_MSK (0x00040)
#define PSRAM_CTRL_ISE_SUBSYS_STATUS_ISE_WR_FIFO_ALL_WRITE_IN_FIFO_POS (6)
#define PSRAM_CTRL_ISE_SUBSYS_STATUS_ISE_WR_FIFO_FULL_MSK (0x00020)
#define PSRAM_CTRL_ISE_SUBSYS_STATUS_ISE_WR_FIFO_FULL_POS (5)
#define PSRAM_CTRL_ISE_SUBSYS_STATUS_ISE_WR_FIFO_EMPTY_MSK (0x00010)
#define PSRAM_CTRL_ISE_SUBSYS_STATUS_ISE_WR_FIFO_EMPTY_POS (4)
#define PSRAM_CTRL_ISE_SUBSYS_STATUS_ISE_INT_STAT_MSK (0x00001)
#define PSRAM_CTRL_ISE_SUBSYS_STATUS_ISE_INT_STAT_POS (0)
#define PSRAM_CTRL_ISE_SUBSYS_STATUS_ISE_RC		 (BASE_ADDRESS_PSRAM_CTRL_ISE_SUBSYS + 0x008)
#define PSRAM_CTRL_ISE_SUBSYS_STATUS_ISE_RC_ERASE_EXECUTING_MSK (0x00800)
#define PSRAM_CTRL_ISE_SUBSYS_STATUS_ISE_RC_ERASE_EXECUTING_POS (11)
#define PSRAM_CTRL_ISE_SUBSYS_STATUS_ISE_RC_ERASE_PENDING_TO_ARB_MSK (0x00400)
#define PSRAM_CTRL_ISE_SUBSYS_STATUS_ISE_RC_ERASE_PENDING_TO_ARB_POS (10)
#define PSRAM_CTRL_ISE_SUBSYS_STATUS_ISE_RC_WRITE_EXECUTING_MSK (0x00200)
#define PSRAM_CTRL_ISE_SUBSYS_STATUS_ISE_RC_WRITE_EXECUTING_POS (9)
#define PSRAM_CTRL_ISE_SUBSYS_STATUS_ISE_RC_WRITE_PENDING_TO_ARB_MSK (0x00100)
#define PSRAM_CTRL_ISE_SUBSYS_STATUS_ISE_RC_WRITE_PENDING_TO_ARB_POS (8)
#define PSRAM_CTRL_ISE_SUBSYS_STATUS_ISE_RC_WR_FIFO_ALL_WRITE_IN_FIFO_MSK (0x00040)
#define PSRAM_CTRL_ISE_SUBSYS_STATUS_ISE_RC_WR_FIFO_ALL_WRITE_IN_FIFO_POS (6)
#define PSRAM_CTRL_ISE_SUBSYS_STATUS_ISE_RC_WR_FIFO_FULL_MSK (0x00020)
#define PSRAM_CTRL_ISE_SUBSYS_STATUS_ISE_RC_WR_FIFO_FULL_POS (5)
#define PSRAM_CTRL_ISE_SUBSYS_STATUS_ISE_RC_WR_FIFO_EMPTY_MSK (0x00010)
#define PSRAM_CTRL_ISE_SUBSYS_STATUS_ISE_RC_WR_FIFO_EMPTY_POS (4)
#define PSRAM_CTRL_ISE_SUBSYS_STATUS_ISE_RC_INT_STAT_MSK (0x00001)
#define PSRAM_CTRL_ISE_SUBSYS_STATUS_ISE_RC_INT_STAT_POS (0)
#define PSRAM_CTRL_ISE_SUBSYS_WRITE_COUNT		 (BASE_ADDRESS_PSRAM_CTRL_ISE_SUBSYS + 0x00C)
#define PSRAM_CTRL_ISE_SUBSYS_WRITE_COUNT_COUNT_CLR_MSK (0x80000000)
#define PSRAM_CTRL_ISE_SUBSYS_WRITE_COUNT_COUNT_CLR_POS (31)
#define PSRAM_CTRL_ISE_SUBSYS_WRITE_COUNT_IN_COUNTER_MSK (0x7F000000)
#define PSRAM_CTRL_ISE_SUBSYS_WRITE_COUNT_IN_COUNTER_POS (24)
#define PSRAM_CTRL_ISE_SUBSYS_WRITE_COUNT_OUT_COUNTER_MSK (0x7F0000)
#define PSRAM_CTRL_ISE_SUBSYS_WRITE_COUNT_OUT_COUNTER_POS (16)
#define PSRAM_CTRL_ISE_SUBSYS_WRITE_COUNT_VAL_MSK (0x001FC)
#define PSRAM_CTRL_ISE_SUBSYS_WRITE_COUNT_VAL_POS (2)
#define PSRAM_CTRL_ISE_SUBSYS_SFC_ERASE_CFG		 (BASE_ADDRESS_PSRAM_CTRL_ISE_SUBSYS + 0x010)
#define PSRAM_CTRL_ISE_SUBSYS_SFC_ERASE_CFG_ADDR_MSK (0xFFFFFF00)
#define PSRAM_CTRL_ISE_SUBSYS_SFC_ERASE_CFG_ADDR_POS (8)
#define PSRAM_CTRL_ISE_SUBSYS_SFC_ERASE_CFG_OPCODE_SEL_MSK (0x00010)
#define PSRAM_CTRL_ISE_SUBSYS_SFC_ERASE_CFG_OPCODE_SEL_POS (4)
#define PSRAM_CTRL_ISE_SUBSYS_SFC_ERASE_CFG_REQUEST_ERASE_MSK (0x00001)
#define PSRAM_CTRL_ISE_SUBSYS_SFC_ERASE_CFG_REQUEST_ERASE_POS (0)
#define PSRAM_CTRL_ISE_SUBSYS_ERROR_STATUS		 (BASE_ADDRESS_PSRAM_CTRL_ISE_SUBSYS + 0x014)
#define PSRAM_CTRL_ISE_SUBSYS_ERROR_STATUS_WR_ERROR_FIRST_ADDR_MSK (0x7FFFFF8)
#define PSRAM_CTRL_ISE_SUBSYS_ERROR_STATUS_WR_ERROR_FIRST_ADDR_POS (3)
#define PSRAM_CTRL_ISE_SUBSYS_ERROR_STATUS_PP_ERROR_MSK (0x00004)
#define PSRAM_CTRL_ISE_SUBSYS_ERROR_STATUS_PP_ERROR_POS (2)
#define PSRAM_CTRL_ISE_SUBSYS_ERROR_STATUS_WR_ERR_STAT_MSK (0x00001)
#define PSRAM_CTRL_ISE_SUBSYS_ERROR_STATUS_WR_ERR_STAT_POS (0)
#define PSRAM_CTRL_ISE_SUBSYS_ERROR_STATUS_RC	 (BASE_ADDRESS_PSRAM_CTRL_ISE_SUBSYS + 0x018)
#define PSRAM_CTRL_ISE_SUBSYS_ERROR_STATUS_RC_WR_ERROR_FIRST_ADDR_MSK (0x7FFFFF8)
#define PSRAM_CTRL_ISE_SUBSYS_ERROR_STATUS_RC_WR_ERROR_FIRST_ADDR_POS (3)
#define PSRAM_CTRL_ISE_SUBSYS_ERROR_STATUS_RC_PP_ERROR_MSK (0x00004)
#define PSRAM_CTRL_ISE_SUBSYS_ERROR_STATUS_RC_PP_ERROR_POS (2)
#define PSRAM_CTRL_ISE_SUBSYS_ERROR_STATUS_RC_WR_ERR_STAT_MSK (0x00001)
#define PSRAM_CTRL_ISE_SUBSYS_ERROR_STATUS_RC_WR_ERR_STAT_POS (0)
#define PSRAM_CTRL_ISE_SUBSYS_WRITE_PROTECT		 (BASE_ADDRESS_PSRAM_CTRL_ISE_SUBSYS + 0x01C)
#define PSRAM_CTRL_ISE_SUBSYS_WRITE_PROTECT_WRITE_PROTECT_MSK (0x00001)
#define PSRAM_CTRL_ISE_SUBSYS_WRITE_PROTECT_WRITE_PROTECT_POS (0)
#define BASE_ADDRESS_PSRAM_CTRL_PERFORMANCE_COUNTER 0xBC117800
#define PSRAM_CTRL_PERFORMANCE_COUNTER_CYCLE_CNTR (BASE_ADDRESS_PSRAM_CTRL_PERFORMANCE_COUNTER + 0x0000)
#define PSRAM_CTRL_PERFORMANCE_COUNTER_CYCLE_CNTR_CYCLES_MSK (0xFFFFFFFF)
#define PSRAM_CTRL_PERFORMANCE_COUNTER_CYCLE_CNTR_CYCLES_POS (0)
#define PSRAM_CTRL_PERFORMANCE_COUNTER_IDLE0_CNTR (BASE_ADDRESS_PSRAM_CTRL_PERFORMANCE_COUNTER + 0x0004)
#define PSRAM_CTRL_PERFORMANCE_COUNTER_IDLE0_CNTR_CYCLES_MSK (0xFFFFFFFF)
#define PSRAM_CTRL_PERFORMANCE_COUNTER_IDLE0_CNTR_CYCLES_POS (0)
#define PSRAM_CTRL_PERFORMANCE_COUNTER_IDLE1_CNTR (BASE_ADDRESS_PSRAM_CTRL_PERFORMANCE_COUNTER + 0x0008)
#define PSRAM_CTRL_PERFORMANCE_COUNTER_IDLE1_CNTR_CYCLES_MSK (0xFFFFFFFF)
#define PSRAM_CTRL_PERFORMANCE_COUNTER_IDLE1_CNTR_CYCLES_POS (0)
#define PSRAM_CTRL_PERFORMANCE_COUNTER_WR_CNTR	 (BASE_ADDRESS_PSRAM_CTRL_PERFORMANCE_COUNTER + 0x000C)
#define PSRAM_CTRL_PERFORMANCE_COUNTER_WR_CNTR_WORDS_MSK (0xFFFFFFFF)
#define PSRAM_CTRL_PERFORMANCE_COUNTER_WR_CNTR_WORDS_POS (0)
#define PSRAM_CTRL_PERFORMANCE_COUNTER_RD_CNTR	 (BASE_ADDRESS_PSRAM_CTRL_PERFORMANCE_COUNTER + 0x0010)
#define PSRAM_CTRL_PERFORMANCE_COUNTER_RD_CNTR_WORDS_MSK (0xFFFFFFFF)
#define PSRAM_CTRL_PERFORMANCE_COUNTER_RD_CNTR_WORDS_POS (0)
#define PSRAM_CTRL_PERFORMANCE_COUNTER_CMD_CNTR	 (BASE_ADDRESS_PSRAM_CTRL_PERFORMANCE_COUNTER + 0x0014)
#define PSRAM_CTRL_PERFORMANCE_COUNTER_CMD_CNTR_EVENTS_MSK (0xFFFFFFFF)
#define PSRAM_CTRL_PERFORMANCE_COUNTER_CMD_CNTR_EVENTS_POS (0)
#define PSRAM_CTRL_PERFORMANCE_COUNTER_POLL_CNTR (BASE_ADDRESS_PSRAM_CTRL_PERFORMANCE_COUNTER + 0x0018)
#define PSRAM_CTRL_PERFORMANCE_COUNTER_POLL_CNTR_EVENTS_MSK (0xFFFFFFFF)
#define PSRAM_CTRL_PERFORMANCE_COUNTER_POLL_CNTR_EVENTS_POS (0)
#define PSRAM_CTRL_PERFORMANCE_COUNTER_CNTR_WAIT0 (BASE_ADDRESS_PSRAM_CTRL_PERFORMANCE_COUNTER + 0x001C)
#define PSRAM_CTRL_PERFORMANCE_COUNTER_CNTR_WAIT0_LONG_WAIT_MSK (0xFFFF0000)
#define PSRAM_CTRL_PERFORMANCE_COUNTER_CNTR_WAIT0_LONG_WAIT_POS (16)
#define PSRAM_CTRL_PERFORMANCE_COUNTER_CNTR_WAIT0_WORD_REQUESTED_MSK (0x0FFFF)
#define PSRAM_CTRL_PERFORMANCE_COUNTER_CNTR_WAIT0_WORD_REQUESTED_POS (0)
#define PSRAM_CTRL_PERFORMANCE_COUNTER_CNTR_WAIT1 (BASE_ADDRESS_PSRAM_CTRL_PERFORMANCE_COUNTER + 0x0020)
#define PSRAM_CTRL_PERFORMANCE_COUNTER_CNTR_WAIT1_LONG_WAIT_MSK (0xFFFF0000)
#define PSRAM_CTRL_PERFORMANCE_COUNTER_CNTR_WAIT1_LONG_WAIT_POS (16)
#define PSRAM_CTRL_PERFORMANCE_COUNTER_CNTR_WAIT1_WORD_REQUESTED_MSK (0x0FFFF)
#define PSRAM_CTRL_PERFORMANCE_COUNTER_CNTR_WAIT1_WORD_REQUESTED_POS (0)
#define PSRAM_CTRL_PERFORMANCE_COUNTER_CNTR_WAIT3 (BASE_ADDRESS_PSRAM_CTRL_PERFORMANCE_COUNTER + 0x0028)
#define PSRAM_CTRL_PERFORMANCE_COUNTER_CNTR_WAIT3_LONG_WAIT_MSK (0xFFFF0000)
#define PSRAM_CTRL_PERFORMANCE_COUNTER_CNTR_WAIT3_LONG_WAIT_POS (16)
#define PSRAM_CTRL_PERFORMANCE_COUNTER_CNTR_WAIT3_WORD_REQUESTED_MSK (0x0FFFF)
#define PSRAM_CTRL_PERFORMANCE_COUNTER_CNTR_WAIT3_WORD_REQUESTED_POS (0)
#define PSRAM_CTRL_PERFORMANCE_COUNTER_CNTR_WAIT7 (BASE_ADDRESS_PSRAM_CTRL_PERFORMANCE_COUNTER + 0x002C)
#define PSRAM_CTRL_PERFORMANCE_COUNTER_CNTR_WAIT7_LONG_WAIT_MSK (0xFFFF0000)
#define PSRAM_CTRL_PERFORMANCE_COUNTER_CNTR_WAIT7_LONG_WAIT_POS (16)
#define PSRAM_CTRL_PERFORMANCE_COUNTER_CNTR_WAIT7_WORD_REQUESTED_MSK (0x0FFFF)
#define PSRAM_CTRL_PERFORMANCE_COUNTER_CNTR_WAIT7_WORD_REQUESTED_POS (0)
#define PSRAM_CTRL_PERFORMANCE_COUNTER_TOTAL_CLK_PEND0 (BASE_ADDRESS_PSRAM_CTRL_PERFORMANCE_COUNTER + 0x0030)
#define PSRAM_CTRL_PERFORMANCE_COUNTER_TOTAL_CLK_PEND0_CYCLES_MSK (0xFFFFFFFF)
#define PSRAM_CTRL_PERFORMANCE_COUNTER_TOTAL_CLK_PEND0_CYCLES_POS (0)
#define PSRAM_CTRL_PERFORMANCE_COUNTER_TOTAL_CLK_PEND1 (BASE_ADDRESS_PSRAM_CTRL_PERFORMANCE_COUNTER + 0x0034)
#define PSRAM_CTRL_PERFORMANCE_COUNTER_TOTAL_CLK_PEND1_CYCLES_MSK (0xFFFFFFFF)
#define PSRAM_CTRL_PERFORMANCE_COUNTER_TOTAL_CLK_PEND1_CYCLES_POS (0)
#define PSRAM_CTRL_PERFORMANCE_COUNTER_TOTAL_CLK_PEND3 (BASE_ADDRESS_PSRAM_CTRL_PERFORMANCE_COUNTER + 0x003C)
#define PSRAM_CTRL_PERFORMANCE_COUNTER_TOTAL_CLK_PEND3_CYCLES_MSK (0xFFFFFFFF)
#define PSRAM_CTRL_PERFORMANCE_COUNTER_TOTAL_CLK_PEND3_CYCLES_POS (0)
#define PSRAM_CTRL_PERFORMANCE_COUNTER_TOTAL_CLK_PEND7 (BASE_ADDRESS_PSRAM_CTRL_PERFORMANCE_COUNTER + 0x0040)
#define PSRAM_CTRL_PERFORMANCE_COUNTER_TOTAL_CLK_PEND7_CYCLES_MSK (0xFFFFFFFF)
#define PSRAM_CTRL_PERFORMANCE_COUNTER_TOTAL_CLK_PEND7_CYCLES_POS (0)
#define PSRAM_CTRL_PERFORMANCE_COUNTER_HIT0_CNTR (BASE_ADDRESS_PSRAM_CTRL_PERFORMANCE_COUNTER + 0x0044)
#define PSRAM_CTRL_PERFORMANCE_COUNTER_HIT0_CNTR_WORD_MSK (0xFFFFFFFF)
#define PSRAM_CTRL_PERFORMANCE_COUNTER_HIT0_CNTR_WORD_POS (0)
#define PSRAM_CTRL_PERFORMANCE_COUNTER_HIT1_CNTR (BASE_ADDRESS_PSRAM_CTRL_PERFORMANCE_COUNTER + 0x0048)
#define PSRAM_CTRL_PERFORMANCE_COUNTER_HIT1_CNTR_WORD_MSK (0xFFFFFFFF)
#define PSRAM_CTRL_PERFORMANCE_COUNTER_HIT1_CNTR_WORD_POS (0)
#define PSRAM_CTRL_PERFORMANCE_COUNTER_HIT3_CNTR (BASE_ADDRESS_PSRAM_CTRL_PERFORMANCE_COUNTER + 0x0050)
#define PSRAM_CTRL_PERFORMANCE_COUNTER_HIT3_CNTR_WORD_MSK (0xFFFFFFFF)
#define PSRAM_CTRL_PERFORMANCE_COUNTER_HIT3_CNTR_WORD_POS (0)
#define PSRAM_CTRL_PERFORMANCE_COUNTER_CLEAR0_CNTR (BASE_ADDRESS_PSRAM_CTRL_PERFORMANCE_COUNTER + 0x0054)
#define PSRAM_CTRL_PERFORMANCE_COUNTER_CLEAR0_CNTR_DIFF_ADDR_MSK (0xFFFF0000)
#define PSRAM_CTRL_PERFORMANCE_COUNTER_CLEAR0_CNTR_DIFF_ADDR_POS (16)
#define PSRAM_CTRL_PERFORMANCE_COUNTER_CLEAR0_CNTR_NOT_ENOUGH_MSK (0x0FFFF)
#define PSRAM_CTRL_PERFORMANCE_COUNTER_CLEAR0_CNTR_NOT_ENOUGH_POS (0)
#define PSRAM_CTRL_PERFORMANCE_COUNTER_CLEAR1_CNTR (BASE_ADDRESS_PSRAM_CTRL_PERFORMANCE_COUNTER + 0x0058)
#define PSRAM_CTRL_PERFORMANCE_COUNTER_CLEAR1_CNTR_DIFF_ADDR_MSK (0xFFFF0000)
#define PSRAM_CTRL_PERFORMANCE_COUNTER_CLEAR1_CNTR_DIFF_ADDR_POS (16)
#define PSRAM_CTRL_PERFORMANCE_COUNTER_CLEAR1_CNTR_NOT_ENOUGH_MSK (0x0FFFF)
#define PSRAM_CTRL_PERFORMANCE_COUNTER_CLEAR1_CNTR_NOT_ENOUGH_POS (0)
#define PSRAM_CTRL_PERFORMANCE_COUNTER_CLEAR3_CNTR (BASE_ADDRESS_PSRAM_CTRL_PERFORMANCE_COUNTER + 0x0060)
#define PSRAM_CTRL_PERFORMANCE_COUNTER_CLEAR3_CNTR_DIFF_ADDR_MSK (0xFFFF0000)
#define PSRAM_CTRL_PERFORMANCE_COUNTER_CLEAR3_CNTR_DIFF_ADDR_POS (16)
#define PSRAM_CTRL_PERFORMANCE_COUNTER_CLEAR3_CNTR_NOT_ENOUGH_MSK (0x0FFFF)
#define PSRAM_CTRL_PERFORMANCE_COUNTER_CLEAR3_CNTR_NOT_ENOUGH_POS (0)
#define PSRAM_CTRL_PERFORMANCE_COUNTER_WAIT0_LONGST_CNTR (BASE_ADDRESS_PSRAM_CTRL_PERFORMANCE_COUNTER + 0x0064)
#define PSRAM_CTRL_PERFORMANCE_COUNTER_WAIT0_LONGST_CNTR_CYCLES_MSK (0xFFFFFFFF)
#define PSRAM_CTRL_PERFORMANCE_COUNTER_WAIT0_LONGST_CNTR_CYCLES_POS (0)
#define PSRAM_CTRL_PERFORMANCE_COUNTER_WAIT1_LONGST_CNTR (BASE_ADDRESS_PSRAM_CTRL_PERFORMANCE_COUNTER + 0x0068)
#define PSRAM_CTRL_PERFORMANCE_COUNTER_WAIT1_LONGST_CNTR_CYCLES_MSK (0xFFFFFFFF)
#define PSRAM_CTRL_PERFORMANCE_COUNTER_WAIT1_LONGST_CNTR_CYCLES_POS (0)
#define PSRAM_CTRL_PERFORMANCE_COUNTER_WAIT3_LONGST_CNTR (BASE_ADDRESS_PSRAM_CTRL_PERFORMANCE_COUNTER + 0x0070)
#define PSRAM_CTRL_PERFORMANCE_COUNTER_WAIT3_LONGST_CNTR_CYCLES_MSK (0xFFFFFFFF)
#define PSRAM_CTRL_PERFORMANCE_COUNTER_WAIT3_LONGST_CNTR_CYCLES_POS (0)
#define PSRAM_CTRL_PERFORMANCE_COUNTER_WAIT7_LONGST_CNTR (BASE_ADDRESS_PSRAM_CTRL_PERFORMANCE_COUNTER + 0x0074)
#define PSRAM_CTRL_PERFORMANCE_COUNTER_WAIT7_LONGST_CNTR_CYCLES_MSK (0xFFFFFFFF)
#define PSRAM_CTRL_PERFORMANCE_COUNTER_WAIT7_LONGST_CNTR_CYCLES_POS (0)
#define PSRAM_CTRL_PERFORMANCE_COUNTER_WIP_TIME	 (BASE_ADDRESS_PSRAM_CTRL_PERFORMANCE_COUNTER + 0x0078)
#define PSRAM_CTRL_PERFORMANCE_COUNTER_WIP_TIME_CYCLES_MSK (0xFFFFFFFF)
#define PSRAM_CTRL_PERFORMANCE_COUNTER_WIP_TIME_CYCLES_POS (0)
#define PSRAM_CTRL_PERFORMANCE_COUNTER_WR_WORD	 (BASE_ADDRESS_PSRAM_CTRL_PERFORMANCE_COUNTER + 0x007C)
#define PSRAM_CTRL_PERFORMANCE_COUNTER_WR_WORD_WORD_MSK (0xFFFFFFFF)
#define PSRAM_CTRL_PERFORMANCE_COUNTER_WR_WORD_WORD_POS (0)
#define PSRAM_CTRL_PERFORMANCE_COUNTER_CYCLE_CNTR_RC (BASE_ADDRESS_PSRAM_CTRL_PERFORMANCE_COUNTER + 0x0080)
#define PSRAM_CTRL_PERFORMANCE_COUNTER_CYCLE_CNTR_RC_CYCLES_MSK (0xFFFFFFFF)
#define PSRAM_CTRL_PERFORMANCE_COUNTER_CYCLE_CNTR_RC_CYCLES_POS (0)
#define PSRAM_CTRL_PERFORMANCE_COUNTER_IDLE0_CNTR_RC (BASE_ADDRESS_PSRAM_CTRL_PERFORMANCE_COUNTER + 0x0084)
#define PSRAM_CTRL_PERFORMANCE_COUNTER_IDLE0_CNTR_RC_CYCLES_MSK (0xFFFFFFFF)
#define PSRAM_CTRL_PERFORMANCE_COUNTER_IDLE0_CNTR_RC_CYCLES_POS (0)
#define PSRAM_CTRL_PERFORMANCE_COUNTER_IDLE1_CNTR_RC (BASE_ADDRESS_PSRAM_CTRL_PERFORMANCE_COUNTER + 0x0088)
#define PSRAM_CTRL_PERFORMANCE_COUNTER_IDLE1_CNTR_RC_CYCLES_MSK (0xFFFFFFFF)
#define PSRAM_CTRL_PERFORMANCE_COUNTER_IDLE1_CNTR_RC_CYCLES_POS (0)
#define PSRAM_CTRL_PERFORMANCE_COUNTER_WR_CNTR_RC (BASE_ADDRESS_PSRAM_CTRL_PERFORMANCE_COUNTER + 0x008C)
#define PSRAM_CTRL_PERFORMANCE_COUNTER_WR_CNTR_RC_EVENTS_MSK (0xFFFFFFFF)
#define PSRAM_CTRL_PERFORMANCE_COUNTER_WR_CNTR_RC_EVENTS_POS (0)
#define PSRAM_CTRL_PERFORMANCE_COUNTER_RD_CNTR_RC (BASE_ADDRESS_PSRAM_CTRL_PERFORMANCE_COUNTER + 0x0090)
#define PSRAM_CTRL_PERFORMANCE_COUNTER_RD_CNTR_RC_EVENTS_MSK (0xFFFFFFFF)
#define PSRAM_CTRL_PERFORMANCE_COUNTER_RD_CNTR_RC_EVENTS_POS (0)
#define PSRAM_CTRL_PERFORMANCE_COUNTER_CMD_CNTR_RC (BASE_ADDRESS_PSRAM_CTRL_PERFORMANCE_COUNTER + 0x0094)
#define PSRAM_CTRL_PERFORMANCE_COUNTER_CMD_CNTR_RC_EVENTS_MSK (0xFFFFFFFF)
#define PSRAM_CTRL_PERFORMANCE_COUNTER_CMD_CNTR_RC_EVENTS_POS (0)
#define PSRAM_CTRL_PERFORMANCE_COUNTER_POLL_CNTR_RC (BASE_ADDRESS_PSRAM_CTRL_PERFORMANCE_COUNTER + 0x0098)
#define PSRAM_CTRL_PERFORMANCE_COUNTER_POLL_CNTR_RC_EVENTS_MSK (0xFFFFFFFF)
#define PSRAM_CTRL_PERFORMANCE_COUNTER_POLL_CNTR_RC_EVENTS_POS (0)
#define PSRAM_CTRL_PERFORMANCE_COUNTER_CNTR_WAIT0_RC (BASE_ADDRESS_PSRAM_CTRL_PERFORMANCE_COUNTER + 0x009C)
#define PSRAM_CTRL_PERFORMANCE_COUNTER_CNTR_WAIT0_RC_LONG_WAIT_MSK (0xFFFF0000)
#define PSRAM_CTRL_PERFORMANCE_COUNTER_CNTR_WAIT0_RC_LONG_WAIT_POS (16)
#define PSRAM_CTRL_PERFORMANCE_COUNTER_CNTR_WAIT0_RC_WORD_REQUESTED_MSK (0x0FFFF)
#define PSRAM_CTRL_PERFORMANCE_COUNTER_CNTR_WAIT0_RC_WORD_REQUESTED_POS (0)
#define PSRAM_CTRL_PERFORMANCE_COUNTER_CNTR_WAIT1_RC (BASE_ADDRESS_PSRAM_CTRL_PERFORMANCE_COUNTER + 0x00A0)
#define PSRAM_CTRL_PERFORMANCE_COUNTER_CNTR_WAIT1_RC_LONG_WAIT_MSK (0xFFFF0000)
#define PSRAM_CTRL_PERFORMANCE_COUNTER_CNTR_WAIT1_RC_LONG_WAIT_POS (16)
#define PSRAM_CTRL_PERFORMANCE_COUNTER_CNTR_WAIT1_RC_WORD_REQUESTED_MSK (0x0FFFF)
#define PSRAM_CTRL_PERFORMANCE_COUNTER_CNTR_WAIT1_RC_WORD_REQUESTED_POS (0)
#define PSRAM_CTRL_PERFORMANCE_COUNTER_CNTR_WAIT3_RC (BASE_ADDRESS_PSRAM_CTRL_PERFORMANCE_COUNTER + 0x00A8)
#define PSRAM_CTRL_PERFORMANCE_COUNTER_CNTR_WAIT3_RC_LONG_WAIT_MSK (0xFFFF0000)
#define PSRAM_CTRL_PERFORMANCE_COUNTER_CNTR_WAIT3_RC_LONG_WAIT_POS (16)
#define PSRAM_CTRL_PERFORMANCE_COUNTER_CNTR_WAIT3_RC_WORD_REQUESTED_MSK (0x0FFFF)
#define PSRAM_CTRL_PERFORMANCE_COUNTER_CNTR_WAIT3_RC_WORD_REQUESTED_POS (0)
#define PSRAM_CTRL_PERFORMANCE_COUNTER_CNTR_WAIT7_RC (BASE_ADDRESS_PSRAM_CTRL_PERFORMANCE_COUNTER + 0x00AC)
#define PSRAM_CTRL_PERFORMANCE_COUNTER_CNTR_WAIT7_RC_LONG_WAIT_MSK (0xFFFF0000)
#define PSRAM_CTRL_PERFORMANCE_COUNTER_CNTR_WAIT7_RC_LONG_WAIT_POS (16)
#define PSRAM_CTRL_PERFORMANCE_COUNTER_CNTR_WAIT7_RC_WORD_REQUESTED_MSK (0x0FFFF)
#define PSRAM_CTRL_PERFORMANCE_COUNTER_CNTR_WAIT7_RC_WORD_REQUESTED_POS (0)
#define PSRAM_CTRL_PERFORMANCE_COUNTER_TOTAL_CLK_PEND0_RC (BASE_ADDRESS_PSRAM_CTRL_PERFORMANCE_COUNTER + 0x00B0)
#define PSRAM_CTRL_PERFORMANCE_COUNTER_TOTAL_CLK_PEND0_RC_CYCLES_MSK (0xFFFFFFFF)
#define PSRAM_CTRL_PERFORMANCE_COUNTER_TOTAL_CLK_PEND0_RC_CYCLES_POS (0)
#define PSRAM_CTRL_PERFORMANCE_COUNTER_TOTAL_CLK_PEND1_RC (BASE_ADDRESS_PSRAM_CTRL_PERFORMANCE_COUNTER + 0x00B4)
#define PSRAM_CTRL_PERFORMANCE_COUNTER_TOTAL_CLK_PEND1_RC_CYCLES_MSK (0xFFFFFFFF)
#define PSRAM_CTRL_PERFORMANCE_COUNTER_TOTAL_CLK_PEND1_RC_CYCLES_POS (0)
#define PSRAM_CTRL_PERFORMANCE_COUNTER_TOTAL_CLK_PEND3_RC (BASE_ADDRESS_PSRAM_CTRL_PERFORMANCE_COUNTER + 0x00BC)
#define PSRAM_CTRL_PERFORMANCE_COUNTER_TOTAL_CLK_PEND3_RC_CYCLES_MSK (0xFFFFFFFF)
#define PSRAM_CTRL_PERFORMANCE_COUNTER_TOTAL_CLK_PEND3_RC_CYCLES_POS (0)
#define PSRAM_CTRL_PERFORMANCE_COUNTER_TOTAL_CLK_PEND7_RC (BASE_ADDRESS_PSRAM_CTRL_PERFORMANCE_COUNTER + 0x00C0)
#define PSRAM_CTRL_PERFORMANCE_COUNTER_TOTAL_CLK_PEND7_RC_CYCLES_MSK (0xFFFFFFFF)
#define PSRAM_CTRL_PERFORMANCE_COUNTER_TOTAL_CLK_PEND7_RC_CYCLES_POS (0)
#define PSRAM_CTRL_PERFORMANCE_COUNTER_HIT0_CNTR_RC (BASE_ADDRESS_PSRAM_CTRL_PERFORMANCE_COUNTER + 0x00C4)
#define PSRAM_CTRL_PERFORMANCE_COUNTER_HIT0_CNTR_RC_WORD_MSK (0xFFFFFFFF)
#define PSRAM_CTRL_PERFORMANCE_COUNTER_HIT0_CNTR_RC_WORD_POS (0)
#define PSRAM_CTRL_PERFORMANCE_COUNTER_HIT1_CNTR_RC (BASE_ADDRESS_PSRAM_CTRL_PERFORMANCE_COUNTER + 0x00C8)
#define PSRAM_CTRL_PERFORMANCE_COUNTER_HIT1_CNTR_RC_WORD_MSK (0xFFFFFFFF)
#define PSRAM_CTRL_PERFORMANCE_COUNTER_HIT1_CNTR_RC_WORD_POS (0)
#define PSRAM_CTRL_PERFORMANCE_COUNTER_HIT3_CNTR_RC (BASE_ADDRESS_PSRAM_CTRL_PERFORMANCE_COUNTER + 0x00D0)
#define PSRAM_CTRL_PERFORMANCE_COUNTER_HIT3_CNTR_RC_WORD_MSK (0xFFFFFFFF)
#define PSRAM_CTRL_PERFORMANCE_COUNTER_HIT3_CNTR_RC_WORD_POS (0)
#define PSRAM_CTRL_PERFORMANCE_COUNTER_CLEAR0_CNTR_RC (BASE_ADDRESS_PSRAM_CTRL_PERFORMANCE_COUNTER + 0x00D4)
#define PSRAM_CTRL_PERFORMANCE_COUNTER_CLEAR0_CNTR_RC_DIFF_ADDR_MSK (0xFFFF0000)
#define PSRAM_CTRL_PERFORMANCE_COUNTER_CLEAR0_CNTR_RC_DIFF_ADDR_POS (16)
#define PSRAM_CTRL_PERFORMANCE_COUNTER_CLEAR0_CNTR_RC_NOT_ENOUGH_MSK (0x0FFFF)
#define PSRAM_CTRL_PERFORMANCE_COUNTER_CLEAR0_CNTR_RC_NOT_ENOUGH_POS (0)
#define PSRAM_CTRL_PERFORMANCE_COUNTER_CLEAR1_CNTR_RC (BASE_ADDRESS_PSRAM_CTRL_PERFORMANCE_COUNTER + 0x00D8)
#define PSRAM_CTRL_PERFORMANCE_COUNTER_CLEAR1_CNTR_RC_DIFF_ADDR_MSK (0xFFFF0000)
#define PSRAM_CTRL_PERFORMANCE_COUNTER_CLEAR1_CNTR_RC_DIFF_ADDR_POS (16)
#define PSRAM_CTRL_PERFORMANCE_COUNTER_CLEAR1_CNTR_RC_NOT_ENOUGH_MSK (0x0FFFF)
#define PSRAM_CTRL_PERFORMANCE_COUNTER_CLEAR1_CNTR_RC_NOT_ENOUGH_POS (0)
#define PSRAM_CTRL_PERFORMANCE_COUNTER_CLEAR3_CNTR_RC (BASE_ADDRESS_PSRAM_CTRL_PERFORMANCE_COUNTER + 0x00E0)
#define PSRAM_CTRL_PERFORMANCE_COUNTER_CLEAR3_CNTR_RC_DIFF_ADDR_MSK (0xFFFF0000)
#define PSRAM_CTRL_PERFORMANCE_COUNTER_CLEAR3_CNTR_RC_DIFF_ADDR_POS (16)
#define PSRAM_CTRL_PERFORMANCE_COUNTER_CLEAR3_CNTR_RC_NOT_ENOUGH_MSK (0x0FFFF)
#define PSRAM_CTRL_PERFORMANCE_COUNTER_CLEAR3_CNTR_RC_NOT_ENOUGH_POS (0)
#define PSRAM_CTRL_PERFORMANCE_COUNTER_WAIT0_LONGST_CNTR_RC (BASE_ADDRESS_PSRAM_CTRL_PERFORMANCE_COUNTER + 0x00E4)
#define PSRAM_CTRL_PERFORMANCE_COUNTER_WAIT0_LONGST_CNTR_RC_CYCLES_MSK (0xFFFFFFFF)
#define PSRAM_CTRL_PERFORMANCE_COUNTER_WAIT0_LONGST_CNTR_RC_CYCLES_POS (0)
#define PSRAM_CTRL_PERFORMANCE_COUNTER_WAIT1_LONGST_CNTR_RC (BASE_ADDRESS_PSRAM_CTRL_PERFORMANCE_COUNTER + 0x00E8)
#define PSRAM_CTRL_PERFORMANCE_COUNTER_WAIT1_LONGST_CNTR_RC_CYCLES_MSK (0xFFFFFFFF)
#define PSRAM_CTRL_PERFORMANCE_COUNTER_WAIT1_LONGST_CNTR_RC_CYCLES_POS (0)
#define PSRAM_CTRL_PERFORMANCE_COUNTER_WAIT3_LONGST_CNTR_RC (BASE_ADDRESS_PSRAM_CTRL_PERFORMANCE_COUNTER + 0x00F0)
#define PSRAM_CTRL_PERFORMANCE_COUNTER_WAIT3_LONGST_CNTR_RC_CYCLES_MSK (0xFFFFFFFF)
#define PSRAM_CTRL_PERFORMANCE_COUNTER_WAIT3_LONGST_CNTR_RC_CYCLES_POS (0)
#define PSRAM_CTRL_PERFORMANCE_COUNTER_WAIT7_LONGST_CNTR_RC (BASE_ADDRESS_PSRAM_CTRL_PERFORMANCE_COUNTER + 0x00F4)
#define PSRAM_CTRL_PERFORMANCE_COUNTER_WAIT7_LONGST_CNTR_RC_CYCLES_MSK (0xFFFFFFFF)
#define PSRAM_CTRL_PERFORMANCE_COUNTER_WAIT7_LONGST_CNTR_RC_CYCLES_POS (0)
#define PSRAM_CTRL_PERFORMANCE_COUNTER_WIP_TIME_RC (BASE_ADDRESS_PSRAM_CTRL_PERFORMANCE_COUNTER + 0x00F8)
#define PSRAM_CTRL_PERFORMANCE_COUNTER_WIP_TIME_RC_CYCLES_MSK (0xFFFFFFFF)
#define PSRAM_CTRL_PERFORMANCE_COUNTER_WIP_TIME_RC_CYCLES_POS (0)
#define PSRAM_CTRL_PERFORMANCE_COUNTER_WR_WORD_RC (BASE_ADDRESS_PSRAM_CTRL_PERFORMANCE_COUNTER + 0x00FC)
#define PSRAM_CTRL_PERFORMANCE_COUNTER_WR_WORD_RC_WORD_MSK (0xFFFFFFFF)
#define PSRAM_CTRL_PERFORMANCE_COUNTER_WR_WORD_RC_WORD_POS (0)
#define PSRAM_CTRL_PERFORMANCE_COUNTER_RD_WORD_REQ (BASE_ADDRESS_PSRAM_CTRL_PERFORMANCE_COUNTER + 0x0100)
#define PSRAM_CTRL_PERFORMANCE_COUNTER_RD_WORD_REQ_WORD_MSK (0xFFFFFFFF)
#define PSRAM_CTRL_PERFORMANCE_COUNTER_RD_WORD_REQ_WORD_POS (0)
#define PSRAM_CTRL_PERFORMANCE_COUNTER_SF_CLK_REQ (BASE_ADDRESS_PSRAM_CTRL_PERFORMANCE_COUNTER + 0x0104)
#define PSRAM_CTRL_PERFORMANCE_COUNTER_SF_CLK_REQ_CYCLES_MSK (0xFFFFFFFF)
#define PSRAM_CTRL_PERFORMANCE_COUNTER_SF_CLK_REQ_CYCLES_POS (0)
#define PSRAM_CTRL_PERFORMANCE_COUNTER_RD_WORD_REQ_RC (BASE_ADDRESS_PSRAM_CTRL_PERFORMANCE_COUNTER + 0x0108)
#define PSRAM_CTRL_PERFORMANCE_COUNTER_RD_WORD_REQ_RC_WORD_MSK (0xFFFFFFFF)
#define PSRAM_CTRL_PERFORMANCE_COUNTER_RD_WORD_REQ_RC_WORD_POS (0)
#define PSRAM_CTRL_PERFORMANCE_COUNTER_SF_CLK_REQ_RC (BASE_ADDRESS_PSRAM_CTRL_PERFORMANCE_COUNTER + 0x010C)
#define PSRAM_CTRL_PERFORMANCE_COUNTER_SF_CLK_REQ_RC_CYCLES_MSK (0xFFFFFFFF)
#define PSRAM_CTRL_PERFORMANCE_COUNTER_SF_CLK_REQ_RC_CYCLES_POS (0)
#define PSRAM_CTRL_PERFORMANCE_COUNTER_WR_PREF0	 (BASE_ADDRESS_PSRAM_CTRL_PERFORMANCE_COUNTER + 0x0110)
#define PSRAM_CTRL_PERFORMANCE_COUNTER_WR_PREF0_WORDS_MSK (0xFFFFFFFF)
#define PSRAM_CTRL_PERFORMANCE_COUNTER_WR_PREF0_WORDS_POS (0)
#define PSRAM_CTRL_PERFORMANCE_COUNTER_RD_PREF0	 (BASE_ADDRESS_PSRAM_CTRL_PERFORMANCE_COUNTER + 0x0114)
#define PSRAM_CTRL_PERFORMANCE_COUNTER_RD_PREF0_WORDS_MSK (0xFFFFFFFF)
#define PSRAM_CTRL_PERFORMANCE_COUNTER_RD_PREF0_WORDS_POS (0)
#define PSRAM_CTRL_PERFORMANCE_COUNTER_WR_PREF1	 (BASE_ADDRESS_PSRAM_CTRL_PERFORMANCE_COUNTER + 0x0118)
#define PSRAM_CTRL_PERFORMANCE_COUNTER_WR_PREF1_WORDS_MSK (0xFFFFFFFF)
#define PSRAM_CTRL_PERFORMANCE_COUNTER_WR_PREF1_WORDS_POS (0)
#define PSRAM_CTRL_PERFORMANCE_COUNTER_RD_PREF1	 (BASE_ADDRESS_PSRAM_CTRL_PERFORMANCE_COUNTER + 0x011C)
#define PSRAM_CTRL_PERFORMANCE_COUNTER_RD_PREF1_WORDS_MSK (0xFFFFFFFF)
#define PSRAM_CTRL_PERFORMANCE_COUNTER_RD_PREF1_WORDS_POS (0)
#define PSRAM_CTRL_PERFORMANCE_COUNTER_WR_PREF3	 (BASE_ADDRESS_PSRAM_CTRL_PERFORMANCE_COUNTER + 0x0128)
#define PSRAM_CTRL_PERFORMANCE_COUNTER_WR_PREF3_WORDS_MSK (0xFFFFFFFF)
#define PSRAM_CTRL_PERFORMANCE_COUNTER_WR_PREF3_WORDS_POS (0)
#define PSRAM_CTRL_PERFORMANCE_COUNTER_RD_PREF3	 (BASE_ADDRESS_PSRAM_CTRL_PERFORMANCE_COUNTER + 0x012C)
#define PSRAM_CTRL_PERFORMANCE_COUNTER_RD_PREF3_WORDS_MSK (0xFFFFFFFF)
#define PSRAM_CTRL_PERFORMANCE_COUNTER_RD_PREF3_WORDS_POS (0)
#define PSRAM_CTRL_PERFORMANCE_COUNTER_WR_PREF7	 (BASE_ADDRESS_PSRAM_CTRL_PERFORMANCE_COUNTER + 0x0130)
#define PSRAM_CTRL_PERFORMANCE_COUNTER_WR_PREF7_WORDS_MSK (0xFFFFFFFF)
#define PSRAM_CTRL_PERFORMANCE_COUNTER_WR_PREF7_WORDS_POS (0)
#define PSRAM_CTRL_PERFORMANCE_COUNTER_RD_PREF7	 (BASE_ADDRESS_PSRAM_CTRL_PERFORMANCE_COUNTER + 0x0134)
#define PSRAM_CTRL_PERFORMANCE_COUNTER_RD_PREF7_WORDS_MSK (0xFFFFFFFF)
#define PSRAM_CTRL_PERFORMANCE_COUNTER_RD_PREF7_WORDS_POS (0)
#define PSRAM_CTRL_PERFORMANCE_COUNTER_WR_PREF0_RC (BASE_ADDRESS_PSRAM_CTRL_PERFORMANCE_COUNTER + 0x0138)
#define PSRAM_CTRL_PERFORMANCE_COUNTER_WR_PREF0_RC_WORDS_MSK (0xFFFFFFFF)
#define PSRAM_CTRL_PERFORMANCE_COUNTER_WR_PREF0_RC_WORDS_POS (0)
#define PSRAM_CTRL_PERFORMANCE_COUNTER_RD_PREF0_RC (BASE_ADDRESS_PSRAM_CTRL_PERFORMANCE_COUNTER + 0x013C)
#define PSRAM_CTRL_PERFORMANCE_COUNTER_RD_PREF0_RC_WORDS_MSK (0xFFFFFFFF)
#define PSRAM_CTRL_PERFORMANCE_COUNTER_RD_PREF0_RC_WORDS_POS (0)
#define PSRAM_CTRL_PERFORMANCE_COUNTER_WR_PREF1_RC (BASE_ADDRESS_PSRAM_CTRL_PERFORMANCE_COUNTER + 0x0140)
#define PSRAM_CTRL_PERFORMANCE_COUNTER_WR_PREF1_RC_WORDS_MSK (0xFFFFFFFF)
#define PSRAM_CTRL_PERFORMANCE_COUNTER_WR_PREF1_RC_WORDS_POS (0)
#define PSRAM_CTRL_PERFORMANCE_COUNTER_RD_PREF1_RC (BASE_ADDRESS_PSRAM_CTRL_PERFORMANCE_COUNTER + 0x0144)
#define PSRAM_CTRL_PERFORMANCE_COUNTER_RD_PREF1_RC_WORDS_MSK (0xFFFFFFFF)
#define PSRAM_CTRL_PERFORMANCE_COUNTER_RD_PREF1_RC_WORDS_POS (0)
#define PSRAM_CTRL_PERFORMANCE_COUNTER_WR_PREF3_RC (BASE_ADDRESS_PSRAM_CTRL_PERFORMANCE_COUNTER + 0x0150)
#define PSRAM_CTRL_PERFORMANCE_COUNTER_WR_PREF3_RC_WORDS_MSK (0xFFFFFFFF)
#define PSRAM_CTRL_PERFORMANCE_COUNTER_WR_PREF3_RC_WORDS_POS (0)
#define PSRAM_CTRL_PERFORMANCE_COUNTER_RD_PREF3_RC (BASE_ADDRESS_PSRAM_CTRL_PERFORMANCE_COUNTER + 0x0154)
#define PSRAM_CTRL_PERFORMANCE_COUNTER_RD_PREF3_RC_WORDS_MSK (0xFFFFFFFF)
#define PSRAM_CTRL_PERFORMANCE_COUNTER_RD_PREF3_RC_WORDS_POS (0)
#define PSRAM_CTRL_PERFORMANCE_COUNTER_WR_PREF7_RC (BASE_ADDRESS_PSRAM_CTRL_PERFORMANCE_COUNTER + 0x0158)
#define PSRAM_CTRL_PERFORMANCE_COUNTER_WR_PREF7_RC_WORDS_MSK (0xFFFFFFFF)
#define PSRAM_CTRL_PERFORMANCE_COUNTER_WR_PREF7_RC_WORDS_POS (0)
#define PSRAM_CTRL_PERFORMANCE_COUNTER_RD_PREF7_RC (BASE_ADDRESS_PSRAM_CTRL_PERFORMANCE_COUNTER + 0x015C)
#define PSRAM_CTRL_PERFORMANCE_COUNTER_RD_PREF7_RC_WORDS_MSK (0xFFFFFFFF)
#define PSRAM_CTRL_PERFORMANCE_COUNTER_RD_PREF7_RC_WORDS_POS (0)
#define PSRAM_CTRL_PERFORMANCE_COUNTER_PERF_MASK (BASE_ADDRESS_PSRAM_CTRL_PERFORMANCE_COUNTER + 0x0160)
#define PSRAM_CTRL_PERFORMANCE_COUNTER_PERF_MASK_MASK_MSK (0x7FFFF)
#define PSRAM_CTRL_PERFORMANCE_COUNTER_PERF_MASK_MASK_POS (0)
#define PSRAM_CTRL_PERFORMANCE_COUNTER_WAIT_THRSH (BASE_ADDRESS_PSRAM_CTRL_PERFORMANCE_COUNTER + 0x0164)
#define PSRAM_CTRL_PERFORMANCE_COUNTER_WAIT_THRSH_WAIT_CNTR_THRES_MSK (0xFFFFF)
#define PSRAM_CTRL_PERFORMANCE_COUNTER_WAIT_THRSH_WAIT_CNTR_THRES_POS (0)
#define BASE_ADDRESS_PSRAM_CTRL_SECURITY		 0xBC117C00
#define PSRAM_CTRL_SECURITY_SFR_SECURED_CONID0_WINDOW0 (BASE_ADDRESS_PSRAM_CTRL_SECURITY + 0x0000)
#define PSRAM_CTRL_SECURITY_SFR_SECURED_CONID0_WINDOW0_START_MSK (0x00FFF)
#define PSRAM_CTRL_SECURITY_SFR_SECURED_CONID0_WINDOW0_START_POS (0)
#define PSRAM_CTRL_SECURITY_SFR_SECURED_CONID0_WINDOW0_END_MSK (0xFFF000)
#define PSRAM_CTRL_SECURITY_SFR_SECURED_CONID0_WINDOW0_END_POS (12)
#define PSRAM_CTRL_SECURITY_SFR_SECURED_CONID0_WINDOW0_CMD_EN_MSK (0x7000000)
#define PSRAM_CTRL_SECURITY_SFR_SECURED_CONID0_WINDOW0_CMD_EN_POS (24)
#define PSRAM_CTRL_SECURITY_SFR_SECURED_CONID0_WINDOW1 (BASE_ADDRESS_PSRAM_CTRL_SECURITY + 0x0004)
#define PSRAM_CTRL_SECURITY_SFR_SECURED_CONID0_WINDOW1_START_MSK (0x00FFF)
#define PSRAM_CTRL_SECURITY_SFR_SECURED_CONID0_WINDOW1_START_POS (0)
#define PSRAM_CTRL_SECURITY_SFR_SECURED_CONID0_WINDOW1_END_MSK (0xFFF000)
#define PSRAM_CTRL_SECURITY_SFR_SECURED_CONID0_WINDOW1_END_POS (12)
#define PSRAM_CTRL_SECURITY_SFR_SECURED_CONID0_WINDOW1_CMD_EN_MSK (0x7000000)
#define PSRAM_CTRL_SECURITY_SFR_SECURED_CONID0_WINDOW1_CMD_EN_POS (24)
#define PSRAM_CTRL_SECURITY_SFR_SECURED_CONID1_WINDOW0 (BASE_ADDRESS_PSRAM_CTRL_SECURITY + 0x0008)
#define PSRAM_CTRL_SECURITY_SFR_SECURED_CONID1_WINDOW0_START_MSK (0x00FFF)
#define PSRAM_CTRL_SECURITY_SFR_SECURED_CONID1_WINDOW0_START_POS (0)
#define PSRAM_CTRL_SECURITY_SFR_SECURED_CONID1_WINDOW0_END_MSK (0xFFF000)
#define PSRAM_CTRL_SECURITY_SFR_SECURED_CONID1_WINDOW0_END_POS (12)
#define PSRAM_CTRL_SECURITY_SFR_SECURED_CONID1_WINDOW0_CMD_EN_MSK (0x7000000)
#define PSRAM_CTRL_SECURITY_SFR_SECURED_CONID1_WINDOW0_CMD_EN_POS (24)
#define PSRAM_CTRL_SECURITY_SFR_SECURED_CONID1_WINDOW1 (BASE_ADDRESS_PSRAM_CTRL_SECURITY + 0x000C)
#define PSRAM_CTRL_SECURITY_SFR_SECURED_CONID1_WINDOW1_START_MSK (0x00FFF)
#define PSRAM_CTRL_SECURITY_SFR_SECURED_CONID1_WINDOW1_START_POS (0)
#define PSRAM_CTRL_SECURITY_SFR_SECURED_CONID1_WINDOW1_END_MSK (0xFFF000)
#define PSRAM_CTRL_SECURITY_SFR_SECURED_CONID1_WINDOW1_END_POS (12)
#define PSRAM_CTRL_SECURITY_SFR_SECURED_CONID1_WINDOW1_CMD_EN_MSK (0x7000000)
#define PSRAM_CTRL_SECURITY_SFR_SECURED_CONID1_WINDOW1_CMD_EN_POS (24)
#define PSRAM_CTRL_SECURITY_SFR_SECURED_CONID2_WINDOW0 (BASE_ADDRESS_PSRAM_CTRL_SECURITY + 0x0010)
#define PSRAM_CTRL_SECURITY_SFR_SECURED_CONID2_WINDOW0_START_MSK (0x00FFF)
#define PSRAM_CTRL_SECURITY_SFR_SECURED_CONID2_WINDOW0_START_POS (0)
#define PSRAM_CTRL_SECURITY_SFR_SECURED_CONID2_WINDOW0_END_MSK (0xFFF000)
#define PSRAM_CTRL_SECURITY_SFR_SECURED_CONID2_WINDOW0_END_POS (12)
#define PSRAM_CTRL_SECURITY_SFR_SECURED_CONID2_WINDOW0_CMD_EN_MSK (0x7000000)
#define PSRAM_CTRL_SECURITY_SFR_SECURED_CONID2_WINDOW0_CMD_EN_POS (24)
#define PSRAM_CTRL_SECURITY_SFR_SECURED_CONID2_WINDOW1 (BASE_ADDRESS_PSRAM_CTRL_SECURITY + 0x0014)
#define PSRAM_CTRL_SECURITY_SFR_SECURED_CONID2_WINDOW1_START_MSK (0x00FFF)
#define PSRAM_CTRL_SECURITY_SFR_SECURED_CONID2_WINDOW1_START_POS (0)
#define PSRAM_CTRL_SECURITY_SFR_SECURED_CONID2_WINDOW1_END_MSK (0xFFF000)
#define PSRAM_CTRL_SECURITY_SFR_SECURED_CONID2_WINDOW1_END_POS (12)
#define PSRAM_CTRL_SECURITY_SFR_SECURED_CONID2_WINDOW1_CMD_EN_MSK (0x7000000)
#define PSRAM_CTRL_SECURITY_SFR_SECURED_CONID2_WINDOW1_CMD_EN_POS (24)
#define PSRAM_CTRL_SECURITY_SFR_SECURED_CONID3_WINDOW0 (BASE_ADDRESS_PSRAM_CTRL_SECURITY + 0x0018)
#define PSRAM_CTRL_SECURITY_SFR_SECURED_CONID3_WINDOW0_START_MSK (0x00FFF)
#define PSRAM_CTRL_SECURITY_SFR_SECURED_CONID3_WINDOW0_START_POS (0)
#define PSRAM_CTRL_SECURITY_SFR_SECURED_CONID3_WINDOW0_END_MSK (0xFFF000)
#define PSRAM_CTRL_SECURITY_SFR_SECURED_CONID3_WINDOW0_END_POS (12)
#define PSRAM_CTRL_SECURITY_SFR_SECURED_CONID3_WINDOW0_CMD_EN_MSK (0x7000000)
#define PSRAM_CTRL_SECURITY_SFR_SECURED_CONID3_WINDOW0_CMD_EN_POS (24)
#define PSRAM_CTRL_SECURITY_SFR_SECURED_CONID3_WINDOW1 (BASE_ADDRESS_PSRAM_CTRL_SECURITY + 0x001C)
#define PSRAM_CTRL_SECURITY_SFR_SECURED_CONID3_WINDOW1_START_MSK (0x00FFF)
#define PSRAM_CTRL_SECURITY_SFR_SECURED_CONID3_WINDOW1_START_POS (0)
#define PSRAM_CTRL_SECURITY_SFR_SECURED_CONID3_WINDOW1_END_MSK (0xFFF000)
#define PSRAM_CTRL_SECURITY_SFR_SECURED_CONID3_WINDOW1_END_POS (12)
#define PSRAM_CTRL_SECURITY_SFR_SECURED_CONID3_WINDOW1_CMD_EN_MSK (0x7000000)
#define PSRAM_CTRL_SECURITY_SFR_SECURED_CONID3_WINDOW1_CMD_EN_POS (24)
#define PSRAM_CTRL_SECURITY_SFR_SECURED_CONID4_WINDOW0 (BASE_ADDRESS_PSRAM_CTRL_SECURITY + 0x0020)
#define PSRAM_CTRL_SECURITY_SFR_SECURED_CONID4_WINDOW0_START_MSK (0x00FFF)
#define PSRAM_CTRL_SECURITY_SFR_SECURED_CONID4_WINDOW0_START_POS (0)
#define PSRAM_CTRL_SECURITY_SFR_SECURED_CONID4_WINDOW0_END_MSK (0xFFF000)
#define PSRAM_CTRL_SECURITY_SFR_SECURED_CONID4_WINDOW0_END_POS (12)
#define PSRAM_CTRL_SECURITY_SFR_SECURED_CONID4_WINDOW0_CMD_EN_MSK (0x7000000)
#define PSRAM_CTRL_SECURITY_SFR_SECURED_CONID4_WINDOW0_CMD_EN_POS (24)
#define PSRAM_CTRL_SECURITY_SFR_SECURED_CONID4_WINDOW1 (BASE_ADDRESS_PSRAM_CTRL_SECURITY + 0x0024)
#define PSRAM_CTRL_SECURITY_SFR_SECURED_CONID4_WINDOW1_START_MSK (0x00FFF)
#define PSRAM_CTRL_SECURITY_SFR_SECURED_CONID4_WINDOW1_START_POS (0)
#define PSRAM_CTRL_SECURITY_SFR_SECURED_CONID4_WINDOW1_END_MSK (0xFFF000)
#define PSRAM_CTRL_SECURITY_SFR_SECURED_CONID4_WINDOW1_END_POS (12)
#define PSRAM_CTRL_SECURITY_SFR_SECURED_CONID4_WINDOW1_CMD_EN_MSK (0x7000000)
#define PSRAM_CTRL_SECURITY_SFR_SECURED_CONID4_WINDOW1_CMD_EN_POS (24)
#define PSRAM_CTRL_SECURITY_SFR_SECURED_CONID5_WINDOW0 (BASE_ADDRESS_PSRAM_CTRL_SECURITY + 0x0028)
#define PSRAM_CTRL_SECURITY_SFR_SECURED_CONID5_WINDOW0_START_MSK (0x00FFF)
#define PSRAM_CTRL_SECURITY_SFR_SECURED_CONID5_WINDOW0_START_POS (0)
#define PSRAM_CTRL_SECURITY_SFR_SECURED_CONID5_WINDOW0_END_MSK (0xFFF000)
#define PSRAM_CTRL_SECURITY_SFR_SECURED_CONID5_WINDOW0_END_POS (12)
#define PSRAM_CTRL_SECURITY_SFR_SECURED_CONID5_WINDOW0_CMD_EN_MSK (0x7000000)
#define PSRAM_CTRL_SECURITY_SFR_SECURED_CONID5_WINDOW0_CMD_EN_POS (24)
#define PSRAM_CTRL_SECURITY_SFR_SECURED_CONID5_WINDOW1 (BASE_ADDRESS_PSRAM_CTRL_SECURITY + 0x002C)
#define PSRAM_CTRL_SECURITY_SFR_SECURED_CONID5_WINDOW1_START_MSK (0x00FFF)
#define PSRAM_CTRL_SECURITY_SFR_SECURED_CONID5_WINDOW1_START_POS (0)
#define PSRAM_CTRL_SECURITY_SFR_SECURED_CONID5_WINDOW1_END_MSK (0xFFF000)
#define PSRAM_CTRL_SECURITY_SFR_SECURED_CONID5_WINDOW1_END_POS (12)
#define PSRAM_CTRL_SECURITY_SFR_SECURED_CONID5_WINDOW1_CMD_EN_MSK (0x7000000)
#define PSRAM_CTRL_SECURITY_SFR_SECURED_CONID5_WINDOW1_CMD_EN_POS (24)
#define PSRAM_CTRL_SECURITY_SFR_SECURED_CONID6_WINDOW0 (BASE_ADDRESS_PSRAM_CTRL_SECURITY + 0x0030)
#define PSRAM_CTRL_SECURITY_SFR_SECURED_CONID6_WINDOW0_START_MSK (0x00FFF)
#define PSRAM_CTRL_SECURITY_SFR_SECURED_CONID6_WINDOW0_START_POS (0)
#define PSRAM_CTRL_SECURITY_SFR_SECURED_CONID6_WINDOW0_END_MSK (0xFFF000)
#define PSRAM_CTRL_SECURITY_SFR_SECURED_CONID6_WINDOW0_END_POS (12)
#define PSRAM_CTRL_SECURITY_SFR_SECURED_CONID6_WINDOW0_CMD_EN_MSK (0x7000000)
#define PSRAM_CTRL_SECURITY_SFR_SECURED_CONID6_WINDOW0_CMD_EN_POS (24)
#define PSRAM_CTRL_SECURITY_SFR_SECURED_CONID6_WINDOW1 (BASE_ADDRESS_PSRAM_CTRL_SECURITY + 0x0034)
#define PSRAM_CTRL_SECURITY_SFR_SECURED_CONID6_WINDOW1_START_MSK (0x00FFF)
#define PSRAM_CTRL_SECURITY_SFR_SECURED_CONID6_WINDOW1_START_POS (0)
#define PSRAM_CTRL_SECURITY_SFR_SECURED_CONID6_WINDOW1_END_MSK (0xFFF000)
#define PSRAM_CTRL_SECURITY_SFR_SECURED_CONID6_WINDOW1_END_POS (12)
#define PSRAM_CTRL_SECURITY_SFR_SECURED_CONID6_WINDOW1_CMD_EN_MSK (0x7000000)
#define PSRAM_CTRL_SECURITY_SFR_SECURED_CONID6_WINDOW1_CMD_EN_POS (24)
#define PSRAM_CTRL_SECURITY_SFR_SECURED_CONID7_WINDOW0 (BASE_ADDRESS_PSRAM_CTRL_SECURITY + 0x0038)
#define PSRAM_CTRL_SECURITY_SFR_SECURED_CONID7_WINDOW0_START_MSK (0x00FFF)
#define PSRAM_CTRL_SECURITY_SFR_SECURED_CONID7_WINDOW0_START_POS (0)
#define PSRAM_CTRL_SECURITY_SFR_SECURED_CONID7_WINDOW0_END_MSK (0xFFF000)
#define PSRAM_CTRL_SECURITY_SFR_SECURED_CONID7_WINDOW0_END_POS (12)
#define PSRAM_CTRL_SECURITY_SFR_SECURED_CONID7_WINDOW0_CMD_EN_MSK (0x7000000)
#define PSRAM_CTRL_SECURITY_SFR_SECURED_CONID7_WINDOW0_CMD_EN_POS (24)
#define PSRAM_CTRL_SECURITY_SFR_SECURED_CONID7_WINDOW1 (BASE_ADDRESS_PSRAM_CTRL_SECURITY + 0x003C)
#define PSRAM_CTRL_SECURITY_SFR_SECURED_CONID7_WINDOW1_START_MSK (0x00FFF)
#define PSRAM_CTRL_SECURITY_SFR_SECURED_CONID7_WINDOW1_START_POS (0)
#define PSRAM_CTRL_SECURITY_SFR_SECURED_CONID7_WINDOW1_END_MSK (0xFFF000)
#define PSRAM_CTRL_SECURITY_SFR_SECURED_CONID7_WINDOW1_END_POS (12)
#define PSRAM_CTRL_SECURITY_SFR_SECURED_CONID7_WINDOW1_CMD_EN_MSK (0x7000000)
#define PSRAM_CTRL_SECURITY_SFR_SECURED_CONID7_WINDOW1_CMD_EN_POS (24)
#define PSRAM_CTRL_SECURITY_SFR_SECURED_FREE_WINDOW0 (BASE_ADDRESS_PSRAM_CTRL_SECURITY + 0x0080)
#define PSRAM_CTRL_SECURITY_SFR_SECURED_FREE_WINDOW0_START_MSK (0x00FFF)
#define PSRAM_CTRL_SECURITY_SFR_SECURED_FREE_WINDOW0_START_POS (0)
#define PSRAM_CTRL_SECURITY_SFR_SECURED_FREE_WINDOW0_END_MSK (0xFFF000)
#define PSRAM_CTRL_SECURITY_SFR_SECURED_FREE_WINDOW0_END_POS (12)
#define PSRAM_CTRL_SECURITY_SFR_SECURED_FREE_WINDOW0_CMD_EN_MSK (0x7000000)
#define PSRAM_CTRL_SECURITY_SFR_SECURED_FREE_WINDOW0_CMD_EN_POS (24)
#define PSRAM_CTRL_SECURITY_SFR_SECURED_FREE_WINDOW0_CONID_MSK (0x38000000)
#define PSRAM_CTRL_SECURITY_SFR_SECURED_FREE_WINDOW0_CONID_POS (27)
#define PSRAM_CTRL_SECURITY_SFR_SECURED_FREE_WINDOW1 (BASE_ADDRESS_PSRAM_CTRL_SECURITY + 0x0084)
#define PSRAM_CTRL_SECURITY_SFR_SECURED_FREE_WINDOW1_START_MSK (0x00FFF)
#define PSRAM_CTRL_SECURITY_SFR_SECURED_FREE_WINDOW1_START_POS (0)
#define PSRAM_CTRL_SECURITY_SFR_SECURED_FREE_WINDOW1_END_MSK (0xFFF000)
#define PSRAM_CTRL_SECURITY_SFR_SECURED_FREE_WINDOW1_END_POS (12)
#define PSRAM_CTRL_SECURITY_SFR_SECURED_FREE_WINDOW1_CMD_EN_MSK (0x7000000)
#define PSRAM_CTRL_SECURITY_SFR_SECURED_FREE_WINDOW1_CMD_EN_POS (24)
#define PSRAM_CTRL_SECURITY_SFR_SECURED_FREE_WINDOW1_CONID_MSK (0x38000000)
#define PSRAM_CTRL_SECURITY_SFR_SECURED_FREE_WINDOW1_CONID_POS (27)
#define PSRAM_CTRL_SECURITY_SFR_SECURED_WR_JUNK_ADDR (BASE_ADDRESS_PSRAM_CTRL_SECURITY + 0x0088)
#define PSRAM_CTRL_SECURITY_SFR_SECURED_WR_JUNK_ADDR_WR_JUNK_ADDR_MSK (0x3FFFFFF)
#define PSRAM_CTRL_SECURITY_SFR_SECURED_WR_JUNK_ADDR_WR_JUNK_ADDR_POS (0)
#define PSRAM_CTRL_SECURITY_SFR_SECURED_RD_JUNK_ADDR (BASE_ADDRESS_PSRAM_CTRL_SECURITY + 0x008C)
#define PSRAM_CTRL_SECURITY_SFR_SECURED_RD_JUNK_ADDR_RD_JUNK_ADDR_MSK (0x3FFFFFF)
#define PSRAM_CTRL_SECURITY_SFR_SECURED_RD_JUNK_ADDR_RD_JUNK_ADDR_POS (0)
#define PSRAM_CTRL_SECURITY_SFR_SECURED_CONID0_OFFSET (BASE_ADDRESS_PSRAM_CTRL_SECURITY + 0x0090)
#define PSRAM_CTRL_SECURITY_SFR_SECURED_CONID0_OFFSET_OFFSET_MSK (0x00FFF)
#define PSRAM_CTRL_SECURITY_SFR_SECURED_CONID0_OFFSET_OFFSET_POS (0)
#define PSRAM_CTRL_SECURITY_SFR_SECURED_CONID1_OFFSET (BASE_ADDRESS_PSRAM_CTRL_SECURITY + 0x0094)
#define PSRAM_CTRL_SECURITY_SFR_SECURED_CONID1_OFFSET_OFFSET_MSK (0x00FFF)
#define PSRAM_CTRL_SECURITY_SFR_SECURED_CONID1_OFFSET_OFFSET_POS (0)
#define PSRAM_CTRL_SECURITY_SFR_SECURED_CONID2_OFFSET (BASE_ADDRESS_PSRAM_CTRL_SECURITY + 0x0098)
#define PSRAM_CTRL_SECURITY_SFR_SECURED_CONID2_OFFSET_OFFSET_MSK (0x00FFF)
#define PSRAM_CTRL_SECURITY_SFR_SECURED_CONID2_OFFSET_OFFSET_POS (0)
#define PSRAM_CTRL_SECURITY_SFR_SECURED_CONID3_OFFSET (BASE_ADDRESS_PSRAM_CTRL_SECURITY + 0x009C)
#define PSRAM_CTRL_SECURITY_SFR_SECURED_CONID3_OFFSET_OFFSET_MSK (0x00FFF)
#define PSRAM_CTRL_SECURITY_SFR_SECURED_CONID3_OFFSET_OFFSET_POS (0)
#define PSRAM_CTRL_SECURITY_SFR_SECURED_CONID4_OFFSET (BASE_ADDRESS_PSRAM_CTRL_SECURITY + 0x00A0)
#define PSRAM_CTRL_SECURITY_SFR_SECURED_CONID4_OFFSET_OFFSET_MSK (0x00FFF)
#define PSRAM_CTRL_SECURITY_SFR_SECURED_CONID4_OFFSET_OFFSET_POS (0)
#define PSRAM_CTRL_SECURITY_SFR_SECURED_CONID5_OFFSET (BASE_ADDRESS_PSRAM_CTRL_SECURITY + 0x00A4)
#define PSRAM_CTRL_SECURITY_SFR_SECURED_CONID5_OFFSET_OFFSET_MSK (0x00FFF)
#define PSRAM_CTRL_SECURITY_SFR_SECURED_CONID5_OFFSET_OFFSET_POS (0)
#define PSRAM_CTRL_SECURITY_SFR_SECURED_CONID6_OFFSET (BASE_ADDRESS_PSRAM_CTRL_SECURITY + 0x00A8)
#define PSRAM_CTRL_SECURITY_SFR_SECURED_CONID6_OFFSET_OFFSET_MSK (0x00FFF)
#define PSRAM_CTRL_SECURITY_SFR_SECURED_CONID6_OFFSET_OFFSET_POS (0)
#define PSRAM_CTRL_SECURITY_SFR_SECURED_CONID7_OFFSET (BASE_ADDRESS_PSRAM_CTRL_SECURITY + 0x00AC)
#define PSRAM_CTRL_SECURITY_SFR_SECURED_CONID7_OFFSET_OFFSET_MSK (0x00FFF)
#define PSRAM_CTRL_SECURITY_SFR_SECURED_CONID7_OFFSET_OFFSET_POS (0)
#define PSRAM_CTRL_SECURITY_SFR_SECURITY_RD_WR_DEBUG (BASE_ADDRESS_PSRAM_CTRL_SECURITY + 0x00CC)
#define PSRAM_CTRL_SECURITY_SFR_SECURITY_RD_WR_DEBUG_SFC_VIOLATION_ADDR_MSK (0x3FFFFFF)
#define PSRAM_CTRL_SECURITY_SFR_SECURITY_RD_WR_DEBUG_SFC_VIOLATION_ADDR_POS (0)
#define PSRAM_CTRL_SECURITY_SFR_SECURITY_RD_WR_DEBUG_SFC_VIOLATION_CONID_MSK (0x1C000000)
#define PSRAM_CTRL_SECURITY_SFR_SECURITY_RD_WR_DEBUG_SFC_VIOLATION_CONID_POS (26)
#define PSRAM_CTRL_SECURITY_SFR_SECURITY_RD_WR_DEBUG_SFC_VIOLATION_FLAG_MSK (0x20000000)
#define PSRAM_CTRL_SECURITY_SFR_SECURITY_RD_WR_DEBUG_SFC_VIOLATION_FLAG_POS (29)
#define PSRAM_CTRL_SECURITY_SFR_SECURITY_ER_DEBUG (BASE_ADDRESS_PSRAM_CTRL_SECURITY + 0x00D0)
#define PSRAM_CTRL_SECURITY_SFR_SECURITY_ER_DEBUG_SFC_VIOLATION_ADDR_MSK (0x3FFFFFF)
#define PSRAM_CTRL_SECURITY_SFR_SECURITY_ER_DEBUG_SFC_VIOLATION_ADDR_POS (0)
#define PSRAM_CTRL_SECURITY_SFR_SECURITY_ER_DEBUG_SFC_VIOLATION_CONID_MSK (0x1C000000)
#define PSRAM_CTRL_SECURITY_SFR_SECURITY_ER_DEBUG_SFC_VIOLATION_CONID_POS (26)
#define PSRAM_CTRL_SECURITY_SFR_SECURITY_ER_DEBUG_SFC_VIOLATION_FLAG_MSK (0x20000000)
#define PSRAM_CTRL_SECURITY_SFR_SECURITY_ER_DEBUG_SFC_VIOLATION_FLAG_POS (29)
#define BASE_ADDRESS_GPM_IO_CFG					 0xBC111800
#define GPM_IO_CFG_IO_CFG_GPIO0					 (BASE_ADDRESS_GPM_IO_CFG + 0x0038)
#define GPM_IO_CFG_IO_CFG_GPIO0_IO_CFG_IE_GPIO0_MSK (0x00040)
#define GPM_IO_CFG_IO_CFG_GPIO0_IO_CFG_IE_GPIO0_POS (6)
#define GPM_IO_CFG_IO_CFG_GPIO0_IO_CFG_IS_GPIO0_MSK (0x00020)
#define GPM_IO_CFG_IO_CFG_GPIO0_IO_CFG_IS_GPIO0_POS (5)
#define GPM_IO_CFG_IO_CFG_GPIO0_IO_CFG_SR_GPIO0_MSK (0x00010)
#define GPM_IO_CFG_IO_CFG_GPIO0_IO_CFG_SR_GPIO0_POS (4)
#define GPM_IO_CFG_IO_CFG_GPIO0_IO_CFG_PE_GPIO0_MSK (0x00008)
#define GPM_IO_CFG_IO_CFG_GPIO0_IO_CFG_PE_GPIO0_POS (3)
#define GPM_IO_CFG_IO_CFG_GPIO0_IO_CFG_PS_GPIO0_MSK (0x00004)
#define GPM_IO_CFG_IO_CFG_GPIO0_IO_CFG_PS_GPIO0_POS (2)
#define GPM_IO_CFG_IO_CFG_GPIO0_IO_CFG_DS0_GPIO0_MSK (0x00002)
#define GPM_IO_CFG_IO_CFG_GPIO0_IO_CFG_DS0_GPIO0_POS (1)
#define GPM_IO_CFG_IO_CFG_GPIO0_IO_CFG_DS1_GPIO0_MSK (0x00001)
#define GPM_IO_CFG_IO_CFG_GPIO0_IO_CFG_DS1_GPIO0_POS (0)
#define GPM_IO_CFG_IO_CFG_GPIO1					 (BASE_ADDRESS_GPM_IO_CFG + 0x003c)
#define GPM_IO_CFG_IO_CFG_GPIO1_IO_CFG_IE_GPIO1_MSK (0x00040)
#define GPM_IO_CFG_IO_CFG_GPIO1_IO_CFG_IE_GPIO1_POS (6)
#define GPM_IO_CFG_IO_CFG_GPIO1_IO_CFG_IS_GPIO1_MSK (0x00020)
#define GPM_IO_CFG_IO_CFG_GPIO1_IO_CFG_IS_GPIO1_POS (5)
#define GPM_IO_CFG_IO_CFG_GPIO1_IO_CFG_SR_GPIO1_MSK (0x00010)
#define GPM_IO_CFG_IO_CFG_GPIO1_IO_CFG_SR_GPIO1_POS (4)
#define GPM_IO_CFG_IO_CFG_GPIO1_IO_CFG_PE_GPIO1_MSK (0x00008)
#define GPM_IO_CFG_IO_CFG_GPIO1_IO_CFG_PE_GPIO1_POS (3)
#define GPM_IO_CFG_IO_CFG_GPIO1_IO_CFG_PS_GPIO1_MSK (0x00004)
#define GPM_IO_CFG_IO_CFG_GPIO1_IO_CFG_PS_GPIO1_POS (2)
#define GPM_IO_CFG_IO_CFG_GPIO1_IO_CFG_DS0_GPIO1_MSK (0x00002)
#define GPM_IO_CFG_IO_CFG_GPIO1_IO_CFG_DS0_GPIO1_POS (1)
#define GPM_IO_CFG_IO_CFG_GPIO1_IO_CFG_DS1_GPIO1_MSK (0x00001)
#define GPM_IO_CFG_IO_CFG_GPIO1_IO_CFG_DS1_GPIO1_POS (0)
#define GPM_IO_CFG_IO_CFG_GPIO2					 (BASE_ADDRESS_GPM_IO_CFG + 0x0040)
#define GPM_IO_CFG_IO_CFG_GPIO2_IO_CFG_IE_GPIO2_MSK (0x00040)
#define GPM_IO_CFG_IO_CFG_GPIO2_IO_CFG_IE_GPIO2_POS (6)
#define GPM_IO_CFG_IO_CFG_GPIO2_IO_CFG_IS_GPIO2_MSK (0x00020)
#define GPM_IO_CFG_IO_CFG_GPIO2_IO_CFG_IS_GPIO2_POS (5)
#define GPM_IO_CFG_IO_CFG_GPIO2_IO_CFG_SR_GPIO2_MSK (0x00010)
#define GPM_IO_CFG_IO_CFG_GPIO2_IO_CFG_SR_GPIO2_POS (4)
#define GPM_IO_CFG_IO_CFG_GPIO2_IO_CFG_PE_GPIO2_MSK (0x00008)
#define GPM_IO_CFG_IO_CFG_GPIO2_IO_CFG_PE_GPIO2_POS (3)
#define GPM_IO_CFG_IO_CFG_GPIO2_IO_CFG_PS_GPIO2_MSK (0x00004)
#define GPM_IO_CFG_IO_CFG_GPIO2_IO_CFG_PS_GPIO2_POS (2)
#define GPM_IO_CFG_IO_CFG_GPIO2_IO_CFG_DS0_GPIO2_MSK (0x00002)
#define GPM_IO_CFG_IO_CFG_GPIO2_IO_CFG_DS0_GPIO2_POS (1)
#define GPM_IO_CFG_IO_CFG_GPIO2_IO_CFG_DS1_GPIO2_MSK (0x00001)
#define GPM_IO_CFG_IO_CFG_GPIO2_IO_CFG_DS1_GPIO2_POS (0)
#define GPM_IO_CFG_IO_CFG_RFFE_SCLK				 (BASE_ADDRESS_GPM_IO_CFG + 0x0054)
#define GPM_IO_CFG_IO_CFG_RFFE_SCLK_IO_CFG_IE_RFFE_SCLK_MSK (0x00040)
#define GPM_IO_CFG_IO_CFG_RFFE_SCLK_IO_CFG_IE_RFFE_SCLK_POS (6)
#define GPM_IO_CFG_IO_CFG_RFFE_SCLK_IO_CFG_IS_RFFE_SCLK_MSK (0x00020)
#define GPM_IO_CFG_IO_CFG_RFFE_SCLK_IO_CFG_IS_RFFE_SCLK_POS (5)
#define GPM_IO_CFG_IO_CFG_RFFE_SCLK_IO_CFG_SR_RFFE_SCLK_MSK (0x00010)
#define GPM_IO_CFG_IO_CFG_RFFE_SCLK_IO_CFG_SR_RFFE_SCLK_POS (4)
#define GPM_IO_CFG_IO_CFG_RFFE_SCLK_IO_CFG_PE_RFFE_SCLK_MSK (0x00008)
#define GPM_IO_CFG_IO_CFG_RFFE_SCLK_IO_CFG_PE_RFFE_SCLK_POS (3)
#define GPM_IO_CFG_IO_CFG_RFFE_SCLK_IO_CFG_PS_RFFE_SCLK_MSK (0x00004)
#define GPM_IO_CFG_IO_CFG_RFFE_SCLK_IO_CFG_PS_RFFE_SCLK_POS (2)
#define GPM_IO_CFG_IO_CFG_RFFE_SCLK_IO_CFG_DS0_RFFE_SCLK_MSK (0x00002)
#define GPM_IO_CFG_IO_CFG_RFFE_SCLK_IO_CFG_DS0_RFFE_SCLK_POS (1)
#define GPM_IO_CFG_IO_CFG_RFFE_SCLK_IO_CFG_DS1_RFFE_SCLK_MSK (0x00001)
#define GPM_IO_CFG_IO_CFG_RFFE_SCLK_IO_CFG_DS1_RFFE_SCLK_POS (0)
#define GPM_IO_CFG_IO_CFG_RFFE_SDATA			 (BASE_ADDRESS_GPM_IO_CFG + 0x0058)
#define GPM_IO_CFG_IO_CFG_RFFE_SDATA_IO_CFG_IE_RFFE_SDATA_MSK (0x00040)
#define GPM_IO_CFG_IO_CFG_RFFE_SDATA_IO_CFG_IE_RFFE_SDATA_POS (6)
#define GPM_IO_CFG_IO_CFG_RFFE_SDATA_IO_CFG_IS_RFFE_SDATA_MSK (0x00020)
#define GPM_IO_CFG_IO_CFG_RFFE_SDATA_IO_CFG_IS_RFFE_SDATA_POS (5)
#define GPM_IO_CFG_IO_CFG_RFFE_SDATA_IO_CFG_SR_RFFE_SDATA_MSK (0x00010)
#define GPM_IO_CFG_IO_CFG_RFFE_SDATA_IO_CFG_SR_RFFE_SDATA_POS (4)
#define GPM_IO_CFG_IO_CFG_RFFE_SDATA_IO_CFG_PE_RFFE_SDATA_MSK (0x00008)
#define GPM_IO_CFG_IO_CFG_RFFE_SDATA_IO_CFG_PE_RFFE_SDATA_POS (3)
#define GPM_IO_CFG_IO_CFG_RFFE_SDATA_IO_CFG_PS_RFFE_SDATA_MSK (0x00004)
#define GPM_IO_CFG_IO_CFG_RFFE_SDATA_IO_CFG_PS_RFFE_SDATA_POS (2)
#define GPM_IO_CFG_IO_CFG_RFFE_SDATA_IO_CFG_DS0_RFFE_SDATA_MSK (0x00002)
#define GPM_IO_CFG_IO_CFG_RFFE_SDATA_IO_CFG_DS0_RFFE_SDATA_POS (1)
#define GPM_IO_CFG_IO_CFG_RFFE_SDATA_IO_CFG_DS1_RFFE_SDATA_MSK (0x00001)
#define GPM_IO_CFG_IO_CFG_RFFE_SDATA_IO_CFG_DS1_RFFE_SDATA_POS (0)
#define GPM_IO_CFG_IO_CFG_SC_RST				 (BASE_ADDRESS_GPM_IO_CFG + 0x005c)
#define GPM_IO_CFG_IO_CFG_SC_RST_IO_CFG_IE_SC_RST_MSK (0x00040)
#define GPM_IO_CFG_IO_CFG_SC_RST_IO_CFG_IE_SC_RST_POS (6)
#define GPM_IO_CFG_IO_CFG_SC_RST_IO_CFG_IS_SC_RST_MSK (0x00020)
#define GPM_IO_CFG_IO_CFG_SC_RST_IO_CFG_IS_SC_RST_POS (5)
#define GPM_IO_CFG_IO_CFG_SC_RST_IO_CFG_SR_SC_RST_MSK (0x00010)
#define GPM_IO_CFG_IO_CFG_SC_RST_IO_CFG_SR_SC_RST_POS (4)
#define GPM_IO_CFG_IO_CFG_SC_RST_IO_CFG_PE_SC_RST_MSK (0x00008)
#define GPM_IO_CFG_IO_CFG_SC_RST_IO_CFG_PE_SC_RST_POS (3)
#define GPM_IO_CFG_IO_CFG_SC_RST_IO_CFG_PS_SC_RST_MSK (0x00004)
#define GPM_IO_CFG_IO_CFG_SC_RST_IO_CFG_PS_SC_RST_POS (2)
#define GPM_IO_CFG_IO_CFG_SC_RST_IO_CFG_DS0_SC_RST_MSK (0x00002)
#define GPM_IO_CFG_IO_CFG_SC_RST_IO_CFG_DS0_SC_RST_POS (1)
#define GPM_IO_CFG_IO_CFG_SC_RST_IO_CFG_DS1_SC_RST_MSK (0x00001)
#define GPM_IO_CFG_IO_CFG_SC_RST_IO_CFG_DS1_SC_RST_POS (0)
#define GPM_IO_CFG_IO_CFG_SC_IO					 (BASE_ADDRESS_GPM_IO_CFG + 0x0060)
#define GPM_IO_CFG_IO_CFG_SC_IO_IO_CFG_IE_SC_IO_MSK (0x00040)
#define GPM_IO_CFG_IO_CFG_SC_IO_IO_CFG_IE_SC_IO_POS (6)
#define GPM_IO_CFG_IO_CFG_SC_IO_IO_CFG_IS_SC_IO_MSK (0x00020)
#define GPM_IO_CFG_IO_CFG_SC_IO_IO_CFG_IS_SC_IO_POS (5)
#define GPM_IO_CFG_IO_CFG_SC_IO_IO_CFG_SR_SC_IO_MSK (0x00010)
#define GPM_IO_CFG_IO_CFG_SC_IO_IO_CFG_SR_SC_IO_POS (4)
#define GPM_IO_CFG_IO_CFG_SC_IO_IO_CFG_PE_SC_IO_MSK (0x00008)
#define GPM_IO_CFG_IO_CFG_SC_IO_IO_CFG_PE_SC_IO_POS (3)
#define GPM_IO_CFG_IO_CFG_SC_IO_IO_CFG_PS_SC_IO_MSK (0x00004)
#define GPM_IO_CFG_IO_CFG_SC_IO_IO_CFG_PS_SC_IO_POS (2)
#define GPM_IO_CFG_IO_CFG_SC_IO_IO_CFG_DS0_SC_IO_MSK (0x00002)
#define GPM_IO_CFG_IO_CFG_SC_IO_IO_CFG_DS0_SC_IO_POS (1)
#define GPM_IO_CFG_IO_CFG_SC_IO_IO_CFG_DS1_SC_IO_MSK (0x00001)
#define GPM_IO_CFG_IO_CFG_SC_IO_IO_CFG_DS1_SC_IO_POS (0)
#define GPM_IO_CFG_IO_CFG_SC_CLK				 (BASE_ADDRESS_GPM_IO_CFG + 0x0064)
#define GPM_IO_CFG_IO_CFG_SC_CLK_IO_CFG_IE_SC_CLK_MSK (0x00040)
#define GPM_IO_CFG_IO_CFG_SC_CLK_IO_CFG_IE_SC_CLK_POS (6)
#define GPM_IO_CFG_IO_CFG_SC_CLK_IO_CFG_IS_SC_CLK_MSK (0x00020)
#define GPM_IO_CFG_IO_CFG_SC_CLK_IO_CFG_IS_SC_CLK_POS (5)
#define GPM_IO_CFG_IO_CFG_SC_CLK_IO_CFG_SR_SC_CLK_MSK (0x00010)
#define GPM_IO_CFG_IO_CFG_SC_CLK_IO_CFG_SR_SC_CLK_POS (4)
#define GPM_IO_CFG_IO_CFG_SC_CLK_IO_CFG_PE_SC_CLK_MSK (0x00008)
#define GPM_IO_CFG_IO_CFG_SC_CLK_IO_CFG_PE_SC_CLK_POS (3)
#define GPM_IO_CFG_IO_CFG_SC_CLK_IO_CFG_PS_SC_CLK_MSK (0x00004)
#define GPM_IO_CFG_IO_CFG_SC_CLK_IO_CFG_PS_SC_CLK_POS (2)
#define GPM_IO_CFG_IO_CFG_SC_CLK_IO_CFG_DS0_SC_CLK_MSK (0x00002)
#define GPM_IO_CFG_IO_CFG_SC_CLK_IO_CFG_DS0_SC_CLK_POS (1)
#define GPM_IO_CFG_IO_CFG_SC_CLK_IO_CFG_DS1_SC_CLK_MSK (0x00001)
#define GPM_IO_CFG_IO_CFG_SC_CLK_IO_CFG_DS1_SC_CLK_POS (0)
#define GPM_IO_CFG_IO_CFG_SC_DET				 (BASE_ADDRESS_GPM_IO_CFG + 0x0068)
#define GPM_IO_CFG_IO_CFG_SC_DET_IO_CFG_IE_SC_DET_MSK (0x00040)
#define GPM_IO_CFG_IO_CFG_SC_DET_IO_CFG_IE_SC_DET_POS (6)
#define GPM_IO_CFG_IO_CFG_SC_DET_IO_CFG_IS_SC_DET_MSK (0x00020)
#define GPM_IO_CFG_IO_CFG_SC_DET_IO_CFG_IS_SC_DET_POS (5)
#define GPM_IO_CFG_IO_CFG_SC_DET_IO_CFG_SR_SC_DET_MSK (0x00010)
#define GPM_IO_CFG_IO_CFG_SC_DET_IO_CFG_SR_SC_DET_POS (4)
#define GPM_IO_CFG_IO_CFG_SC_DET_IO_CFG_PE_SC_DET_MSK (0x00008)
#define GPM_IO_CFG_IO_CFG_SC_DET_IO_CFG_PE_SC_DET_POS (3)
#define GPM_IO_CFG_IO_CFG_SC_DET_IO_CFG_PS_SC_DET_MSK (0x00004)
#define GPM_IO_CFG_IO_CFG_SC_DET_IO_CFG_PS_SC_DET_POS (2)
#define GPM_IO_CFG_IO_CFG_SC_DET_IO_CFG_DS0_SC_DET_MSK (0x00002)
#define GPM_IO_CFG_IO_CFG_SC_DET_IO_CFG_DS0_SC_DET_POS (1)
#define GPM_IO_CFG_IO_CFG_SC_DET_IO_CFG_DS1_SC_DET_MSK (0x00001)
#define GPM_IO_CFG_IO_CFG_SC_DET_IO_CFG_DS1_SC_DET_POS (0)
#define GPM_IO_CFG_IO_CFG_EJ_TRST				 (BASE_ADDRESS_GPM_IO_CFG + 0x0078)
#define GPM_IO_CFG_IO_CFG_EJ_TRST_IO_CFG_IE_EJ_TRST_MSK (0x00040)
#define GPM_IO_CFG_IO_CFG_EJ_TRST_IO_CFG_IE_EJ_TRST_POS (6)
#define GPM_IO_CFG_IO_CFG_EJ_TRST_IO_CFG_IS_EJ_TRST_MSK (0x00020)
#define GPM_IO_CFG_IO_CFG_EJ_TRST_IO_CFG_IS_EJ_TRST_POS (5)
#define GPM_IO_CFG_IO_CFG_EJ_TRST_IO_CFG_SR_EJ_TRST_MSK (0x00010)
#define GPM_IO_CFG_IO_CFG_EJ_TRST_IO_CFG_SR_EJ_TRST_POS (4)
#define GPM_IO_CFG_IO_CFG_EJ_TRST_IO_CFG_PE_EJ_TRST_MSK (0x00008)
#define GPM_IO_CFG_IO_CFG_EJ_TRST_IO_CFG_PE_EJ_TRST_POS (3)
#define GPM_IO_CFG_IO_CFG_EJ_TRST_IO_CFG_PS_EJ_TRST_MSK (0x00004)
#define GPM_IO_CFG_IO_CFG_EJ_TRST_IO_CFG_PS_EJ_TRST_POS (2)
#define GPM_IO_CFG_IO_CFG_EJ_TRST_IO_CFG_DS0_EJ_TRST_MSK (0x00002)
#define GPM_IO_CFG_IO_CFG_EJ_TRST_IO_CFG_DS0_EJ_TRST_POS (1)
#define GPM_IO_CFG_IO_CFG_EJ_TRST_IO_CFG_DS1_EJ_TRST_MSK (0x00001)
#define GPM_IO_CFG_IO_CFG_EJ_TRST_IO_CFG_DS1_EJ_TRST_POS (0)
#define GPM_IO_CFG_IO_CFG_EJ_TDO				 (BASE_ADDRESS_GPM_IO_CFG + 0x0080)
#define GPM_IO_CFG_IO_CFG_EJ_TDO_IO_CFG_IE_EJ_TDO_MSK (0x00040)
#define GPM_IO_CFG_IO_CFG_EJ_TDO_IO_CFG_IE_EJ_TDO_POS (6)
#define GPM_IO_CFG_IO_CFG_EJ_TDO_IO_CFG_IS_EJ_TDO_MSK (0x00020)
#define GPM_IO_CFG_IO_CFG_EJ_TDO_IO_CFG_IS_EJ_TDO_POS (5)
#define GPM_IO_CFG_IO_CFG_EJ_TDO_IO_CFG_SR_EJ_TDO_MSK (0x00010)
#define GPM_IO_CFG_IO_CFG_EJ_TDO_IO_CFG_SR_EJ_TDO_POS (4)
#define GPM_IO_CFG_IO_CFG_EJ_TDO_IO_CFG_PE_EJ_TDO_MSK (0x00008)
#define GPM_IO_CFG_IO_CFG_EJ_TDO_IO_CFG_PE_EJ_TDO_POS (3)
#define GPM_IO_CFG_IO_CFG_EJ_TDO_IO_CFG_PS_EJ_TDO_MSK (0x00004)
#define GPM_IO_CFG_IO_CFG_EJ_TDO_IO_CFG_PS_EJ_TDO_POS (2)
#define GPM_IO_CFG_IO_CFG_EJ_TDO_IO_CFG_DS0_EJ_TDO_MSK (0x00002)
#define GPM_IO_CFG_IO_CFG_EJ_TDO_IO_CFG_DS0_EJ_TDO_POS (1)
#define GPM_IO_CFG_IO_CFG_EJ_TDO_IO_CFG_DS1_EJ_TDO_MSK (0x00001)
#define GPM_IO_CFG_IO_CFG_EJ_TDO_IO_CFG_DS1_EJ_TDO_POS (0)
#define GPM_IO_CFG_IO_CFG_UART0_RX				 (BASE_ADDRESS_GPM_IO_CFG + 0x0084)
#define GPM_IO_CFG_IO_CFG_UART0_RX_IO_CFG_IE_UART0_RX_MSK (0x00040)
#define GPM_IO_CFG_IO_CFG_UART0_RX_IO_CFG_IE_UART0_RX_POS (6)
#define GPM_IO_CFG_IO_CFG_UART0_RX_IO_CFG_IS_UART0_RX_MSK (0x00020)
#define GPM_IO_CFG_IO_CFG_UART0_RX_IO_CFG_IS_UART0_RX_POS (5)
#define GPM_IO_CFG_IO_CFG_UART0_RX_IO_CFG_SR_UART0_RX_MSK (0x00010)
#define GPM_IO_CFG_IO_CFG_UART0_RX_IO_CFG_SR_UART0_RX_POS (4)
#define GPM_IO_CFG_IO_CFG_UART0_RX_IO_CFG_PE_UART0_RX_MSK (0x00008)
#define GPM_IO_CFG_IO_CFG_UART0_RX_IO_CFG_PE_UART0_RX_POS (3)
#define GPM_IO_CFG_IO_CFG_UART0_RX_IO_CFG_PS_UART0_RX_MSK (0x00004)
#define GPM_IO_CFG_IO_CFG_UART0_RX_IO_CFG_PS_UART0_RX_POS (2)
#define GPM_IO_CFG_IO_CFG_UART0_RX_IO_CFG_DS0_UART0_RX_MSK (0x00002)
#define GPM_IO_CFG_IO_CFG_UART0_RX_IO_CFG_DS0_UART0_RX_POS (1)
#define GPM_IO_CFG_IO_CFG_UART0_RX_IO_CFG_DS1_UART0_RX_MSK (0x00001)
#define GPM_IO_CFG_IO_CFG_UART0_RX_IO_CFG_DS1_UART0_RX_POS (0)
#define GPM_IO_CFG_IO_CFG_UART0_TX				 (BASE_ADDRESS_GPM_IO_CFG + 0x0088)
#define GPM_IO_CFG_IO_CFG_UART0_TX_IO_CFG_IE_UART0_TX_MSK (0x00040)
#define GPM_IO_CFG_IO_CFG_UART0_TX_IO_CFG_IE_UART0_TX_POS (6)
#define GPM_IO_CFG_IO_CFG_UART0_TX_IO_CFG_IS_UART0_TX_MSK (0x00020)
#define GPM_IO_CFG_IO_CFG_UART0_TX_IO_CFG_IS_UART0_TX_POS (5)
#define GPM_IO_CFG_IO_CFG_UART0_TX_IO_CFG_SR_UART0_TX_MSK (0x00010)
#define GPM_IO_CFG_IO_CFG_UART0_TX_IO_CFG_SR_UART0_TX_POS (4)
#define GPM_IO_CFG_IO_CFG_UART0_TX_IO_CFG_PE_UART0_TX_MSK (0x00008)
#define GPM_IO_CFG_IO_CFG_UART0_TX_IO_CFG_PE_UART0_TX_POS (3)
#define GPM_IO_CFG_IO_CFG_UART0_TX_IO_CFG_PS_UART0_TX_MSK (0x00004)
#define GPM_IO_CFG_IO_CFG_UART0_TX_IO_CFG_PS_UART0_TX_POS (2)
#define GPM_IO_CFG_IO_CFG_UART0_TX_IO_CFG_DS0_UART0_TX_MSK (0x00002)
#define GPM_IO_CFG_IO_CFG_UART0_TX_IO_CFG_DS0_UART0_TX_POS (1)
#define GPM_IO_CFG_IO_CFG_UART0_TX_IO_CFG_DS1_UART0_TX_MSK (0x00001)
#define GPM_IO_CFG_IO_CFG_UART0_TX_IO_CFG_DS1_UART0_TX_POS (0)
#define GPM_IO_CFG_IO_CFG_UART0_CTS				 (BASE_ADDRESS_GPM_IO_CFG + 0x008c)
#define GPM_IO_CFG_IO_CFG_UART0_CTS_IO_CFG_IE_UART0_CTS_MSK (0x00040)
#define GPM_IO_CFG_IO_CFG_UART0_CTS_IO_CFG_IE_UART0_CTS_POS (6)
#define GPM_IO_CFG_IO_CFG_UART0_CTS_IO_CFG_IS_UART0_CTS_MSK (0x00020)
#define GPM_IO_CFG_IO_CFG_UART0_CTS_IO_CFG_IS_UART0_CTS_POS (5)
#define GPM_IO_CFG_IO_CFG_UART0_CTS_IO_CFG_SR_UART0_CTS_MSK (0x00010)
#define GPM_IO_CFG_IO_CFG_UART0_CTS_IO_CFG_SR_UART0_CTS_POS (4)
#define GPM_IO_CFG_IO_CFG_UART0_CTS_IO_CFG_PE_UART0_CTS_MSK (0x00008)
#define GPM_IO_CFG_IO_CFG_UART0_CTS_IO_CFG_PE_UART0_CTS_POS (3)
#define GPM_IO_CFG_IO_CFG_UART0_CTS_IO_CFG_PS_UART0_CTS_MSK (0x00004)
#define GPM_IO_CFG_IO_CFG_UART0_CTS_IO_CFG_PS_UART0_CTS_POS (2)
#define GPM_IO_CFG_IO_CFG_UART0_CTS_IO_CFG_DS0_UART0_CTS_MSK (0x00002)
#define GPM_IO_CFG_IO_CFG_UART0_CTS_IO_CFG_DS0_UART0_CTS_POS (1)
#define GPM_IO_CFG_IO_CFG_UART0_CTS_IO_CFG_DS1_UART0_CTS_MSK (0x00001)
#define GPM_IO_CFG_IO_CFG_UART0_CTS_IO_CFG_DS1_UART0_CTS_POS (0)
#define GPM_IO_CFG_IO_CFG_UART0_RTS				 (BASE_ADDRESS_GPM_IO_CFG + 0x0090)
#define GPM_IO_CFG_IO_CFG_UART0_RTS_IO_CFG_IE_UART0_RTS_MSK (0x00040)
#define GPM_IO_CFG_IO_CFG_UART0_RTS_IO_CFG_IE_UART0_RTS_POS (6)
#define GPM_IO_CFG_IO_CFG_UART0_RTS_IO_CFG_IS_UART0_RTS_MSK (0x00020)
#define GPM_IO_CFG_IO_CFG_UART0_RTS_IO_CFG_IS_UART0_RTS_POS (5)
#define GPM_IO_CFG_IO_CFG_UART0_RTS_IO_CFG_SR_UART0_RTS_MSK (0x00010)
#define GPM_IO_CFG_IO_CFG_UART0_RTS_IO_CFG_SR_UART0_RTS_POS (4)
#define GPM_IO_CFG_IO_CFG_UART0_RTS_IO_CFG_PE_UART0_RTS_MSK (0x00008)
#define GPM_IO_CFG_IO_CFG_UART0_RTS_IO_CFG_PE_UART0_RTS_POS (3)
#define GPM_IO_CFG_IO_CFG_UART0_RTS_IO_CFG_PS_UART0_RTS_MSK (0x00004)
#define GPM_IO_CFG_IO_CFG_UART0_RTS_IO_CFG_PS_UART0_RTS_POS (2)
#define GPM_IO_CFG_IO_CFG_UART0_RTS_IO_CFG_DS0_UART0_RTS_MSK (0x00002)
#define GPM_IO_CFG_IO_CFG_UART0_RTS_IO_CFG_DS0_UART0_RTS_POS (1)
#define GPM_IO_CFG_IO_CFG_UART0_RTS_IO_CFG_DS1_UART0_RTS_MSK (0x00001)
#define GPM_IO_CFG_IO_CFG_UART0_RTS_IO_CFG_DS1_UART0_RTS_POS (0)
#define GPM_IO_CFG_IO_CFG_UART2_RX				 (BASE_ADDRESS_GPM_IO_CFG + 0x0094)
#define GPM_IO_CFG_IO_CFG_UART2_RX_IO_CFG_IE_UART2_RX_MSK (0x00040)
#define GPM_IO_CFG_IO_CFG_UART2_RX_IO_CFG_IE_UART2_RX_POS (6)
#define GPM_IO_CFG_IO_CFG_UART2_RX_IO_CFG_IS_UART2_RX_MSK (0x00020)
#define GPM_IO_CFG_IO_CFG_UART2_RX_IO_CFG_IS_UART2_RX_POS (5)
#define GPM_IO_CFG_IO_CFG_UART2_RX_IO_CFG_SR_UART2_RX_MSK (0x00010)
#define GPM_IO_CFG_IO_CFG_UART2_RX_IO_CFG_SR_UART2_RX_POS (4)
#define GPM_IO_CFG_IO_CFG_UART2_RX_IO_CFG_PE_UART2_RX_MSK (0x00008)
#define GPM_IO_CFG_IO_CFG_UART2_RX_IO_CFG_PE_UART2_RX_POS (3)
#define GPM_IO_CFG_IO_CFG_UART2_RX_IO_CFG_PS_UART2_RX_MSK (0x00004)
#define GPM_IO_CFG_IO_CFG_UART2_RX_IO_CFG_PS_UART2_RX_POS (2)
#define GPM_IO_CFG_IO_CFG_UART2_RX_IO_CFG_DS0_UART2_RX_MSK (0x00002)
#define GPM_IO_CFG_IO_CFG_UART2_RX_IO_CFG_DS0_UART2_RX_POS (1)
#define GPM_IO_CFG_IO_CFG_UART2_RX_IO_CFG_DS1_UART2_RX_MSK (0x00001)
#define GPM_IO_CFG_IO_CFG_UART2_RX_IO_CFG_DS1_UART2_RX_POS (0)
#define GPM_IO_CFG_IO_CFG_UART2_TX				 (BASE_ADDRESS_GPM_IO_CFG + 0x0098)
#define GPM_IO_CFG_IO_CFG_UART2_TX_IO_CFG_IE_UART2_TX_MSK (0x00040)
#define GPM_IO_CFG_IO_CFG_UART2_TX_IO_CFG_IE_UART2_TX_POS (6)
#define GPM_IO_CFG_IO_CFG_UART2_TX_IO_CFG_IS_UART2_TX_MSK (0x00020)
#define GPM_IO_CFG_IO_CFG_UART2_TX_IO_CFG_IS_UART2_TX_POS (5)
#define GPM_IO_CFG_IO_CFG_UART2_TX_IO_CFG_SR_UART2_TX_MSK (0x00010)
#define GPM_IO_CFG_IO_CFG_UART2_TX_IO_CFG_SR_UART2_TX_POS (4)
#define GPM_IO_CFG_IO_CFG_UART2_TX_IO_CFG_PE_UART2_TX_MSK (0x00008)
#define GPM_IO_CFG_IO_CFG_UART2_TX_IO_CFG_PE_UART2_TX_POS (3)
#define GPM_IO_CFG_IO_CFG_UART2_TX_IO_CFG_PS_UART2_TX_MSK (0x00004)
#define GPM_IO_CFG_IO_CFG_UART2_TX_IO_CFG_PS_UART2_TX_POS (2)
#define GPM_IO_CFG_IO_CFG_UART2_TX_IO_CFG_DS0_UART2_TX_MSK (0x00002)
#define GPM_IO_CFG_IO_CFG_UART2_TX_IO_CFG_DS0_UART2_TX_POS (1)
#define GPM_IO_CFG_IO_CFG_UART2_TX_IO_CFG_DS1_UART2_TX_MSK (0x00001)
#define GPM_IO_CFG_IO_CFG_UART2_TX_IO_CFG_DS1_UART2_TX_POS (0)
#define GPM_IO_CFG_IO_CFG_UART2_CTS				 (BASE_ADDRESS_GPM_IO_CFG + 0x009c)
#define GPM_IO_CFG_IO_CFG_UART2_CTS_IO_CFG_IE_UART2_CTS_MSK (0x00040)
#define GPM_IO_CFG_IO_CFG_UART2_CTS_IO_CFG_IE_UART2_CTS_POS (6)
#define GPM_IO_CFG_IO_CFG_UART2_CTS_IO_CFG_IS_UART2_CTS_MSK (0x00020)
#define GPM_IO_CFG_IO_CFG_UART2_CTS_IO_CFG_IS_UART2_CTS_POS (5)
#define GPM_IO_CFG_IO_CFG_UART2_CTS_IO_CFG_SR_UART2_CTS_MSK (0x00010)
#define GPM_IO_CFG_IO_CFG_UART2_CTS_IO_CFG_SR_UART2_CTS_POS (4)
#define GPM_IO_CFG_IO_CFG_UART2_CTS_IO_CFG_PE_UART2_CTS_MSK (0x00008)
#define GPM_IO_CFG_IO_CFG_UART2_CTS_IO_CFG_PE_UART2_CTS_POS (3)
#define GPM_IO_CFG_IO_CFG_UART2_CTS_IO_CFG_PS_UART2_CTS_MSK (0x00004)
#define GPM_IO_CFG_IO_CFG_UART2_CTS_IO_CFG_PS_UART2_CTS_POS (2)
#define GPM_IO_CFG_IO_CFG_UART2_CTS_IO_CFG_DS0_UART2_CTS_MSK (0x00002)
#define GPM_IO_CFG_IO_CFG_UART2_CTS_IO_CFG_DS0_UART2_CTS_POS (1)
#define GPM_IO_CFG_IO_CFG_UART2_CTS_IO_CFG_DS1_UART2_CTS_MSK (0x00001)
#define GPM_IO_CFG_IO_CFG_UART2_CTS_IO_CFG_DS1_UART2_CTS_POS (0)
#define GPM_IO_CFG_IO_CFG_UART2_RTS				 (BASE_ADDRESS_GPM_IO_CFG + 0x00a0)
#define GPM_IO_CFG_IO_CFG_UART2_RTS_IO_CFG_IE_UART2_RTS_MSK (0x00040)
#define GPM_IO_CFG_IO_CFG_UART2_RTS_IO_CFG_IE_UART2_RTS_POS (6)
#define GPM_IO_CFG_IO_CFG_UART2_RTS_IO_CFG_IS_UART2_RTS_MSK (0x00020)
#define GPM_IO_CFG_IO_CFG_UART2_RTS_IO_CFG_IS_UART2_RTS_POS (5)
#define GPM_IO_CFG_IO_CFG_UART2_RTS_IO_CFG_SR_UART2_RTS_MSK (0x00010)
#define GPM_IO_CFG_IO_CFG_UART2_RTS_IO_CFG_SR_UART2_RTS_POS (4)
#define GPM_IO_CFG_IO_CFG_UART2_RTS_IO_CFG_PE_UART2_RTS_MSK (0x00008)
#define GPM_IO_CFG_IO_CFG_UART2_RTS_IO_CFG_PE_UART2_RTS_POS (3)
#define GPM_IO_CFG_IO_CFG_UART2_RTS_IO_CFG_PS_UART2_RTS_MSK (0x00004)
#define GPM_IO_CFG_IO_CFG_UART2_RTS_IO_CFG_PS_UART2_RTS_POS (2)
#define GPM_IO_CFG_IO_CFG_UART2_RTS_IO_CFG_DS0_UART2_RTS_MSK (0x00002)
#define GPM_IO_CFG_IO_CFG_UART2_RTS_IO_CFG_DS0_UART2_RTS_POS (1)
#define GPM_IO_CFG_IO_CFG_UART2_RTS_IO_CFG_DS1_UART2_RTS_MSK (0x00001)
#define GPM_IO_CFG_IO_CFG_UART2_RTS_IO_CFG_DS1_UART2_RTS_POS (0)
#define GPM_IO_CFG_IO_CFG_SPIM1_MOSI			 (BASE_ADDRESS_GPM_IO_CFG + 0x00c0)
#define GPM_IO_CFG_IO_CFG_SPIM1_MOSI_IO_CFG_IE_SPIM1_MOSI_MSK (0x00040)
#define GPM_IO_CFG_IO_CFG_SPIM1_MOSI_IO_CFG_IE_SPIM1_MOSI_POS (6)
#define GPM_IO_CFG_IO_CFG_SPIM1_MOSI_IO_CFG_IS_SPIM1_MOSI_MSK (0x00020)
#define GPM_IO_CFG_IO_CFG_SPIM1_MOSI_IO_CFG_IS_SPIM1_MOSI_POS (5)
#define GPM_IO_CFG_IO_CFG_SPIM1_MOSI_IO_CFG_SR_SPIM1_MOSI_MSK (0x00010)
#define GPM_IO_CFG_IO_CFG_SPIM1_MOSI_IO_CFG_SR_SPIM1_MOSI_POS (4)
#define GPM_IO_CFG_IO_CFG_SPIM1_MOSI_IO_CFG_PE_SPIM1_MOSI_MSK (0x00008)
#define GPM_IO_CFG_IO_CFG_SPIM1_MOSI_IO_CFG_PE_SPIM1_MOSI_POS (3)
#define GPM_IO_CFG_IO_CFG_SPIM1_MOSI_IO_CFG_PS_SPIM1_MOSI_MSK (0x00004)
#define GPM_IO_CFG_IO_CFG_SPIM1_MOSI_IO_CFG_PS_SPIM1_MOSI_POS (2)
#define GPM_IO_CFG_IO_CFG_SPIM1_MOSI_IO_CFG_DS0_SPIM1_MOSI_MSK (0x00002)
#define GPM_IO_CFG_IO_CFG_SPIM1_MOSI_IO_CFG_DS0_SPIM1_MOSI_POS (1)
#define GPM_IO_CFG_IO_CFG_SPIM1_MOSI_IO_CFG_DS1_SPIM1_MOSI_MSK (0x00001)
#define GPM_IO_CFG_IO_CFG_SPIM1_MOSI_IO_CFG_DS1_SPIM1_MOSI_POS (0)
#define GPM_IO_CFG_IO_CFG_SPIM1_MISO			 (BASE_ADDRESS_GPM_IO_CFG + 0x00c4)
#define GPM_IO_CFG_IO_CFG_SPIM1_MISO_IO_CFG_IE_SPIM1_MISO_MSK (0x00040)
#define GPM_IO_CFG_IO_CFG_SPIM1_MISO_IO_CFG_IE_SPIM1_MISO_POS (6)
#define GPM_IO_CFG_IO_CFG_SPIM1_MISO_IO_CFG_IS_SPIM1_MISO_MSK (0x00020)
#define GPM_IO_CFG_IO_CFG_SPIM1_MISO_IO_CFG_IS_SPIM1_MISO_POS (5)
#define GPM_IO_CFG_IO_CFG_SPIM1_MISO_IO_CFG_SR_SPIM1_MISO_MSK (0x00010)
#define GPM_IO_CFG_IO_CFG_SPIM1_MISO_IO_CFG_SR_SPIM1_MISO_POS (4)
#define GPM_IO_CFG_IO_CFG_SPIM1_MISO_IO_CFG_PE_SPIM1_MISO_MSK (0x00008)
#define GPM_IO_CFG_IO_CFG_SPIM1_MISO_IO_CFG_PE_SPIM1_MISO_POS (3)
#define GPM_IO_CFG_IO_CFG_SPIM1_MISO_IO_CFG_PS_SPIM1_MISO_MSK (0x00004)
#define GPM_IO_CFG_IO_CFG_SPIM1_MISO_IO_CFG_PS_SPIM1_MISO_POS (2)
#define GPM_IO_CFG_IO_CFG_SPIM1_MISO_IO_CFG_DS0_SPIM1_MISO_MSK (0x00002)
#define GPM_IO_CFG_IO_CFG_SPIM1_MISO_IO_CFG_DS0_SPIM1_MISO_POS (1)
#define GPM_IO_CFG_IO_CFG_SPIM1_MISO_IO_CFG_DS1_SPIM1_MISO_MSK (0x00001)
#define GPM_IO_CFG_IO_CFG_SPIM1_MISO_IO_CFG_DS1_SPIM1_MISO_POS (0)
#define GPM_IO_CFG_IO_CFG_SPIM1_EN				 (BASE_ADDRESS_GPM_IO_CFG + 0x00c8)
#define GPM_IO_CFG_IO_CFG_SPIM1_EN_IO_CFG_IE_SPIM1_EN_MSK (0x00040)
#define GPM_IO_CFG_IO_CFG_SPIM1_EN_IO_CFG_IE_SPIM1_EN_POS (6)
#define GPM_IO_CFG_IO_CFG_SPIM1_EN_IO_CFG_IS_SPIM1_EN_MSK (0x00020)
#define GPM_IO_CFG_IO_CFG_SPIM1_EN_IO_CFG_IS_SPIM1_EN_POS (5)
#define GPM_IO_CFG_IO_CFG_SPIM1_EN_IO_CFG_SR_SPIM1_EN_MSK (0x00010)
#define GPM_IO_CFG_IO_CFG_SPIM1_EN_IO_CFG_SR_SPIM1_EN_POS (4)
#define GPM_IO_CFG_IO_CFG_SPIM1_EN_IO_CFG_PE_SPIM1_EN_MSK (0x00008)
#define GPM_IO_CFG_IO_CFG_SPIM1_EN_IO_CFG_PE_SPIM1_EN_POS (3)
#define GPM_IO_CFG_IO_CFG_SPIM1_EN_IO_CFG_PS_SPIM1_EN_MSK (0x00004)
#define GPM_IO_CFG_IO_CFG_SPIM1_EN_IO_CFG_PS_SPIM1_EN_POS (2)
#define GPM_IO_CFG_IO_CFG_SPIM1_EN_IO_CFG_DS0_SPIM1_EN_MSK (0x00002)
#define GPM_IO_CFG_IO_CFG_SPIM1_EN_IO_CFG_DS0_SPIM1_EN_POS (1)
#define GPM_IO_CFG_IO_CFG_SPIM1_EN_IO_CFG_DS1_SPIM1_EN_MSK (0x00001)
#define GPM_IO_CFG_IO_CFG_SPIM1_EN_IO_CFG_DS1_SPIM1_EN_POS (0)
#define GPM_IO_CFG_IO_CFG_SPIM1_CLK				 (BASE_ADDRESS_GPM_IO_CFG + 0x00cc)
#define GPM_IO_CFG_IO_CFG_SPIM1_CLK_IO_CFG_IE_SPIM1_CLK_MSK (0x00040)
#define GPM_IO_CFG_IO_CFG_SPIM1_CLK_IO_CFG_IE_SPIM1_CLK_POS (6)
#define GPM_IO_CFG_IO_CFG_SPIM1_CLK_IO_CFG_IS_SPIM1_CLK_MSK (0x00020)
#define GPM_IO_CFG_IO_CFG_SPIM1_CLK_IO_CFG_IS_SPIM1_CLK_POS (5)
#define GPM_IO_CFG_IO_CFG_SPIM1_CLK_IO_CFG_SR_SPIM1_CLK_MSK (0x00010)
#define GPM_IO_CFG_IO_CFG_SPIM1_CLK_IO_CFG_SR_SPIM1_CLK_POS (4)
#define GPM_IO_CFG_IO_CFG_SPIM1_CLK_IO_CFG_PE_SPIM1_CLK_MSK (0x00008)
#define GPM_IO_CFG_IO_CFG_SPIM1_CLK_IO_CFG_PE_SPIM1_CLK_POS (3)
#define GPM_IO_CFG_IO_CFG_SPIM1_CLK_IO_CFG_PS_SPIM1_CLK_MSK (0x00004)
#define GPM_IO_CFG_IO_CFG_SPIM1_CLK_IO_CFG_PS_SPIM1_CLK_POS (2)
#define GPM_IO_CFG_IO_CFG_SPIM1_CLK_IO_CFG_DS0_SPIM1_CLK_MSK (0x00002)
#define GPM_IO_CFG_IO_CFG_SPIM1_CLK_IO_CFG_DS0_SPIM1_CLK_POS (1)
#define GPM_IO_CFG_IO_CFG_SPIM1_CLK_IO_CFG_DS1_SPIM1_CLK_MSK (0x00001)
#define GPM_IO_CFG_IO_CFG_SPIM1_CLK_IO_CFG_DS1_SPIM1_CLK_POS (0)
#define GPM_IO_CFG_IO_CFG_I2C0_SDA				 (BASE_ADDRESS_GPM_IO_CFG + 0x00d0)
#define GPM_IO_CFG_IO_CFG_I2C0_SDA_IO_CFG_IE_I2C0_SDA_MSK (0x00040)
#define GPM_IO_CFG_IO_CFG_I2C0_SDA_IO_CFG_IE_I2C0_SDA_POS (6)
#define GPM_IO_CFG_IO_CFG_I2C0_SDA_IO_CFG_IS_I2C0_SDA_MSK (0x00020)
#define GPM_IO_CFG_IO_CFG_I2C0_SDA_IO_CFG_IS_I2C0_SDA_POS (5)
#define GPM_IO_CFG_IO_CFG_I2C0_SDA_IO_CFG_SR_I2C0_SDA_MSK (0x00010)
#define GPM_IO_CFG_IO_CFG_I2C0_SDA_IO_CFG_SR_I2C0_SDA_POS (4)
#define GPM_IO_CFG_IO_CFG_I2C0_SDA_IO_CFG_PE_I2C0_SDA_MSK (0x00008)
#define GPM_IO_CFG_IO_CFG_I2C0_SDA_IO_CFG_PE_I2C0_SDA_POS (3)
#define GPM_IO_CFG_IO_CFG_I2C0_SDA_IO_CFG_PS_I2C0_SDA_MSK (0x00004)
#define GPM_IO_CFG_IO_CFG_I2C0_SDA_IO_CFG_PS_I2C0_SDA_POS (2)
#define GPM_IO_CFG_IO_CFG_I2C0_SDA_IO_CFG_DS0_I2C0_SDA_MSK (0x00002)
#define GPM_IO_CFG_IO_CFG_I2C0_SDA_IO_CFG_DS0_I2C0_SDA_POS (1)
#define GPM_IO_CFG_IO_CFG_I2C0_SDA_IO_CFG_DS1_I2C0_SDA_MSK (0x00001)
#define GPM_IO_CFG_IO_CFG_I2C0_SDA_IO_CFG_DS1_I2C0_SDA_POS (0)
#define GPM_IO_CFG_IO_CFG_I2C0_SCL				 (BASE_ADDRESS_GPM_IO_CFG + 0x00d4)
#define GPM_IO_CFG_IO_CFG_I2C0_SCL_IO_CFG_IE_I2C0_SCL_MSK (0x00040)
#define GPM_IO_CFG_IO_CFG_I2C0_SCL_IO_CFG_IE_I2C0_SCL_POS (6)
#define GPM_IO_CFG_IO_CFG_I2C0_SCL_IO_CFG_IS_I2C0_SCL_MSK (0x00020)
#define GPM_IO_CFG_IO_CFG_I2C0_SCL_IO_CFG_IS_I2C0_SCL_POS (5)
#define GPM_IO_CFG_IO_CFG_I2C0_SCL_IO_CFG_SR_I2C0_SCL_MSK (0x00010)
#define GPM_IO_CFG_IO_CFG_I2C0_SCL_IO_CFG_SR_I2C0_SCL_POS (4)
#define GPM_IO_CFG_IO_CFG_I2C0_SCL_IO_CFG_PE_I2C0_SCL_MSK (0x00008)
#define GPM_IO_CFG_IO_CFG_I2C0_SCL_IO_CFG_PE_I2C0_SCL_POS (3)
#define GPM_IO_CFG_IO_CFG_I2C0_SCL_IO_CFG_PS_I2C0_SCL_MSK (0x00004)
#define GPM_IO_CFG_IO_CFG_I2C0_SCL_IO_CFG_PS_I2C0_SCL_POS (2)
#define GPM_IO_CFG_IO_CFG_I2C0_SCL_IO_CFG_DS0_I2C0_SCL_MSK (0x00002)
#define GPM_IO_CFG_IO_CFG_I2C0_SCL_IO_CFG_DS0_I2C0_SCL_POS (1)
#define GPM_IO_CFG_IO_CFG_I2C0_SCL_IO_CFG_DS1_I2C0_SCL_MSK (0x00001)
#define GPM_IO_CFG_IO_CFG_I2C0_SCL_IO_CFG_DS1_I2C0_SCL_POS (0)
#define GPM_IO_CFG_IO_CFG_FLASH1_IO0			 (BASE_ADDRESS_GPM_IO_CFG + 0x0108)
#define GPM_IO_CFG_IO_CFG_FLASH1_IO0_IO_CFG_IE_FLASH1_IO0_MSK (0x00040)
#define GPM_IO_CFG_IO_CFG_FLASH1_IO0_IO_CFG_IE_FLASH1_IO0_POS (6)
#define GPM_IO_CFG_IO_CFG_FLASH1_IO0_IO_CFG_IS_FLASH1_IO0_MSK (0x00020)
#define GPM_IO_CFG_IO_CFG_FLASH1_IO0_IO_CFG_IS_FLASH1_IO0_POS (5)
#define GPM_IO_CFG_IO_CFG_FLASH1_IO0_IO_CFG_SR_FLASH1_IO0_MSK (0x00010)
#define GPM_IO_CFG_IO_CFG_FLASH1_IO0_IO_CFG_SR_FLASH1_IO0_POS (4)
#define GPM_IO_CFG_IO_CFG_FLASH1_IO0_IO_CFG_PE_FLASH1_IO0_MSK (0x00008)
#define GPM_IO_CFG_IO_CFG_FLASH1_IO0_IO_CFG_PE_FLASH1_IO0_POS (3)
#define GPM_IO_CFG_IO_CFG_FLASH1_IO0_IO_CFG_PS_FLASH1_IO0_MSK (0x00004)
#define GPM_IO_CFG_IO_CFG_FLASH1_IO0_IO_CFG_PS_FLASH1_IO0_POS (2)
#define GPM_IO_CFG_IO_CFG_FLASH1_IO0_IO_CFG_DS0_FLASH1_IO0_MSK (0x00002)
#define GPM_IO_CFG_IO_CFG_FLASH1_IO0_IO_CFG_DS0_FLASH1_IO0_POS (1)
#define GPM_IO_CFG_IO_CFG_FLASH1_IO0_IO_CFG_DS1_FLASH1_IO0_MSK (0x00001)
#define GPM_IO_CFG_IO_CFG_FLASH1_IO0_IO_CFG_DS1_FLASH1_IO0_POS (0)
#define GPM_IO_CFG_IO_CFG_FLASH1_IO1			 (BASE_ADDRESS_GPM_IO_CFG + 0x010c)
#define GPM_IO_CFG_IO_CFG_FLASH1_IO1_IO_CFG_IE_FLASH1_IO1_MSK (0x00040)
#define GPM_IO_CFG_IO_CFG_FLASH1_IO1_IO_CFG_IE_FLASH1_IO1_POS (6)
#define GPM_IO_CFG_IO_CFG_FLASH1_IO1_IO_CFG_IS_FLASH1_IO1_MSK (0x00020)
#define GPM_IO_CFG_IO_CFG_FLASH1_IO1_IO_CFG_IS_FLASH1_IO1_POS (5)
#define GPM_IO_CFG_IO_CFG_FLASH1_IO1_IO_CFG_SR_FLASH1_IO1_MSK (0x00010)
#define GPM_IO_CFG_IO_CFG_FLASH1_IO1_IO_CFG_SR_FLASH1_IO1_POS (4)
#define GPM_IO_CFG_IO_CFG_FLASH1_IO1_IO_CFG_PE_FLASH1_IO1_MSK (0x00008)
#define GPM_IO_CFG_IO_CFG_FLASH1_IO1_IO_CFG_PE_FLASH1_IO1_POS (3)
#define GPM_IO_CFG_IO_CFG_FLASH1_IO1_IO_CFG_PS_FLASH1_IO1_MSK (0x00004)
#define GPM_IO_CFG_IO_CFG_FLASH1_IO1_IO_CFG_PS_FLASH1_IO1_POS (2)
#define GPM_IO_CFG_IO_CFG_FLASH1_IO1_IO_CFG_DS0_FLASH1_IO1_MSK (0x00002)
#define GPM_IO_CFG_IO_CFG_FLASH1_IO1_IO_CFG_DS0_FLASH1_IO1_POS (1)
#define GPM_IO_CFG_IO_CFG_FLASH1_IO1_IO_CFG_DS1_FLASH1_IO1_MSK (0x00001)
#define GPM_IO_CFG_IO_CFG_FLASH1_IO1_IO_CFG_DS1_FLASH1_IO1_POS (0)
#define GPM_IO_CFG_IO_CFG_FLASH1_IO2			 (BASE_ADDRESS_GPM_IO_CFG + 0x0110)
#define GPM_IO_CFG_IO_CFG_FLASH1_IO2_IO_CFG_IE_FLASH1_IO2_MSK (0x00040)
#define GPM_IO_CFG_IO_CFG_FLASH1_IO2_IO_CFG_IE_FLASH1_IO2_POS (6)
#define GPM_IO_CFG_IO_CFG_FLASH1_IO2_IO_CFG_IS_FLASH1_IO2_MSK (0x00020)
#define GPM_IO_CFG_IO_CFG_FLASH1_IO2_IO_CFG_IS_FLASH1_IO2_POS (5)
#define GPM_IO_CFG_IO_CFG_FLASH1_IO2_IO_CFG_SR_FLASH1_IO2_MSK (0x00010)
#define GPM_IO_CFG_IO_CFG_FLASH1_IO2_IO_CFG_SR_FLASH1_IO2_POS (4)
#define GPM_IO_CFG_IO_CFG_FLASH1_IO2_IO_CFG_PE_FLASH1_IO2_MSK (0x00008)
#define GPM_IO_CFG_IO_CFG_FLASH1_IO2_IO_CFG_PE_FLASH1_IO2_POS (3)
#define GPM_IO_CFG_IO_CFG_FLASH1_IO2_IO_CFG_PS_FLASH1_IO2_MSK (0x00004)
#define GPM_IO_CFG_IO_CFG_FLASH1_IO2_IO_CFG_PS_FLASH1_IO2_POS (2)
#define GPM_IO_CFG_IO_CFG_FLASH1_IO2_IO_CFG_DS0_FLASH1_IO2_MSK (0x00002)
#define GPM_IO_CFG_IO_CFG_FLASH1_IO2_IO_CFG_DS0_FLASH1_IO2_POS (1)
#define GPM_IO_CFG_IO_CFG_FLASH1_IO2_IO_CFG_DS1_FLASH1_IO2_MSK (0x00001)
#define GPM_IO_CFG_IO_CFG_FLASH1_IO2_IO_CFG_DS1_FLASH1_IO2_POS (0)
#define GPM_IO_CFG_IO_CFG_FLASH1_IO3			 (BASE_ADDRESS_GPM_IO_CFG + 0x0114)
#define GPM_IO_CFG_IO_CFG_FLASH1_IO3_IO_CFG_IE_FLASH1_IO3_MSK (0x00040)
#define GPM_IO_CFG_IO_CFG_FLASH1_IO3_IO_CFG_IE_FLASH1_IO3_POS (6)
#define GPM_IO_CFG_IO_CFG_FLASH1_IO3_IO_CFG_IS_FLASH1_IO3_MSK (0x00020)
#define GPM_IO_CFG_IO_CFG_FLASH1_IO3_IO_CFG_IS_FLASH1_IO3_POS (5)
#define GPM_IO_CFG_IO_CFG_FLASH1_IO3_IO_CFG_SR_FLASH1_IO3_MSK (0x00010)
#define GPM_IO_CFG_IO_CFG_FLASH1_IO3_IO_CFG_SR_FLASH1_IO3_POS (4)
#define GPM_IO_CFG_IO_CFG_FLASH1_IO3_IO_CFG_PE_FLASH1_IO3_MSK (0x00008)
#define GPM_IO_CFG_IO_CFG_FLASH1_IO3_IO_CFG_PE_FLASH1_IO3_POS (3)
#define GPM_IO_CFG_IO_CFG_FLASH1_IO3_IO_CFG_PS_FLASH1_IO3_MSK (0x00004)
#define GPM_IO_CFG_IO_CFG_FLASH1_IO3_IO_CFG_PS_FLASH1_IO3_POS (2)
#define GPM_IO_CFG_IO_CFG_FLASH1_IO3_IO_CFG_DS0_FLASH1_IO3_MSK (0x00002)
#define GPM_IO_CFG_IO_CFG_FLASH1_IO3_IO_CFG_DS0_FLASH1_IO3_POS (1)
#define GPM_IO_CFG_IO_CFG_FLASH1_IO3_IO_CFG_DS1_FLASH1_IO3_MSK (0x00001)
#define GPM_IO_CFG_IO_CFG_FLASH1_IO3_IO_CFG_DS1_FLASH1_IO3_POS (0)
#define GPM_IO_CFG_IO_CFG_CLKOUT				 (BASE_ADDRESS_GPM_IO_CFG + 0x0118)
#define GPM_IO_CFG_IO_CFG_CLKOUT_IO_CFG_IE_CLKOUT_MSK (0x00040)
#define GPM_IO_CFG_IO_CFG_CLKOUT_IO_CFG_IE_CLKOUT_POS (6)
#define GPM_IO_CFG_IO_CFG_CLKOUT_IO_CFG_IS_CLKOUT_MSK (0x00020)
#define GPM_IO_CFG_IO_CFG_CLKOUT_IO_CFG_IS_CLKOUT_POS (5)
#define GPM_IO_CFG_IO_CFG_CLKOUT_IO_CFG_SR_CLKOUT_MSK (0x00010)
#define GPM_IO_CFG_IO_CFG_CLKOUT_IO_CFG_SR_CLKOUT_POS (4)
#define GPM_IO_CFG_IO_CFG_CLKOUT_IO_CFG_PE_CLKOUT_MSK (0x00008)
#define GPM_IO_CFG_IO_CFG_CLKOUT_IO_CFG_PE_CLKOUT_POS (3)
#define GPM_IO_CFG_IO_CFG_CLKOUT_IO_CFG_PS_CLKOUT_MSK (0x00004)
#define GPM_IO_CFG_IO_CFG_CLKOUT_IO_CFG_PS_CLKOUT_POS (2)
#define GPM_IO_CFG_IO_CFG_CLKOUT_IO_CFG_DS0_CLKOUT_MSK (0x00002)
#define GPM_IO_CFG_IO_CFG_CLKOUT_IO_CFG_DS0_CLKOUT_POS (1)
#define GPM_IO_CFG_IO_CFG_CLKOUT_IO_CFG_DS1_CLKOUT_MSK (0x00001)
#define GPM_IO_CFG_IO_CFG_CLKOUT_IO_CFG_DS1_CLKOUT_POS (0)
#define BASE_ADDRESS_GPM_IO_PAR					 0xBC111A00
#define GPM_IO_PAR_IO_PAR_SEL_GPIO0				 (BASE_ADDRESS_GPM_IO_PAR + 0x038)
#define GPM_IO_PAR_IO_PAR_SEL_GPIO0_IO_PAR_SEL_GPIO0_MSK (0x00003)
#define GPM_IO_PAR_IO_PAR_SEL_GPIO0_IO_PAR_SEL_GPIO0_POS (0)
#define GPM_IO_PAR_IO_PAR_SEL_GPIO1				 (BASE_ADDRESS_GPM_IO_PAR + 0x03c)
#define GPM_IO_PAR_IO_PAR_SEL_GPIO1_IO_PAR_SEL_GPIO1_MSK (0x00003)
#define GPM_IO_PAR_IO_PAR_SEL_GPIO1_IO_PAR_SEL_GPIO1_POS (0)
#define GPM_IO_PAR_IO_PAR_SEL_GPIO2				 (BASE_ADDRESS_GPM_IO_PAR + 0x040)
#define GPM_IO_PAR_IO_PAR_SEL_GPIO2_IO_PAR_SEL_GPIO2_MSK (0x00003)
#define GPM_IO_PAR_IO_PAR_SEL_GPIO2_IO_PAR_SEL_GPIO2_POS (0)
#define GPM_IO_PAR_IO_PAR_SEL_RFFE_SCLK			 (BASE_ADDRESS_GPM_IO_PAR + 0x054)
#define GPM_IO_PAR_IO_PAR_SEL_RFFE_SCLK_IO_PAR_SEL_RFFE_SCLK_MSK (0x00003)
#define GPM_IO_PAR_IO_PAR_SEL_RFFE_SCLK_IO_PAR_SEL_RFFE_SCLK_POS (0)
#define GPM_IO_PAR_IO_PAR_SEL_RFFE_SDATA		 (BASE_ADDRESS_GPM_IO_PAR + 0x058)
#define GPM_IO_PAR_IO_PAR_SEL_RFFE_SDATA_IO_PAR_SEL_RFFE_SDATA_MSK (0x00003)
#define GPM_IO_PAR_IO_PAR_SEL_RFFE_SDATA_IO_PAR_SEL_RFFE_SDATA_POS (0)
#define GPM_IO_PAR_IO_PAR_SEL_SC_RST			 (BASE_ADDRESS_GPM_IO_PAR + 0x05c)
#define GPM_IO_PAR_IO_PAR_SEL_SC_RST_IO_PAR_SEL_SC_RST_MSK (0x00003)
#define GPM_IO_PAR_IO_PAR_SEL_SC_RST_IO_PAR_SEL_SC_RST_POS (0)
#define GPM_IO_PAR_IO_PAR_SEL_SC_IO				 (BASE_ADDRESS_GPM_IO_PAR + 0x060)
#define GPM_IO_PAR_IO_PAR_SEL_SC_IO_IO_PAR_SEL_SC_IO_MSK (0x00003)
#define GPM_IO_PAR_IO_PAR_SEL_SC_IO_IO_PAR_SEL_SC_IO_POS (0)
#define GPM_IO_PAR_IO_PAR_SEL_SC_CLK			 (BASE_ADDRESS_GPM_IO_PAR + 0x064)
#define GPM_IO_PAR_IO_PAR_SEL_SC_CLK_IO_PAR_SEL_SC_CLK_MSK (0x00003)
#define GPM_IO_PAR_IO_PAR_SEL_SC_CLK_IO_PAR_SEL_SC_CLK_POS (0)
#define GPM_IO_PAR_IO_PAR_SEL_SC_DET			 (BASE_ADDRESS_GPM_IO_PAR + 0x068)
#define GPM_IO_PAR_IO_PAR_SEL_SC_DET_IO_PAR_SEL_SC_DET_MSK (0x00003)
#define GPM_IO_PAR_IO_PAR_SEL_SC_DET_IO_PAR_SEL_SC_DET_POS (0)
#define GPM_IO_PAR_IO_PAR_SEL_EJ_TRST			 (BASE_ADDRESS_GPM_IO_PAR + 0x078)
#define GPM_IO_PAR_IO_PAR_SEL_EJ_TRST_IO_PAR_SEL_EJ_TRST_MSK (0x00003)
#define GPM_IO_PAR_IO_PAR_SEL_EJ_TRST_IO_PAR_SEL_EJ_TRST_POS (0)
#define GPM_IO_PAR_IO_PAR_SEL_EJ_TDO			 (BASE_ADDRESS_GPM_IO_PAR + 0x080)
#define GPM_IO_PAR_IO_PAR_SEL_EJ_TDO_IO_PAR_SEL_EJ_TDO_MSK (0x00003)
#define GPM_IO_PAR_IO_PAR_SEL_EJ_TDO_IO_PAR_SEL_EJ_TDO_POS (0)
#define GPM_IO_PAR_IO_PAR_SEL_UART0_RX			 (BASE_ADDRESS_GPM_IO_PAR + 0x084)
#define GPM_IO_PAR_IO_PAR_SEL_UART0_RX_IO_PAR_SEL_UART0_RX_MSK (0x00003)
#define GPM_IO_PAR_IO_PAR_SEL_UART0_RX_IO_PAR_SEL_UART0_RX_POS (0)
#define GPM_IO_PAR_IO_PAR_SEL_UART0_TX			 (BASE_ADDRESS_GPM_IO_PAR + 0x088)
#define GPM_IO_PAR_IO_PAR_SEL_UART0_TX_IO_PAR_SEL_UART0_TX_MSK (0x00003)
#define GPM_IO_PAR_IO_PAR_SEL_UART0_TX_IO_PAR_SEL_UART0_TX_POS (0)
#define GPM_IO_PAR_IO_PAR_SEL_UART0_CTS			 (BASE_ADDRESS_GPM_IO_PAR + 0x08c)
#define GPM_IO_PAR_IO_PAR_SEL_UART0_CTS_IO_PAR_SEL_UART0_CTS_MSK (0x00003)
#define GPM_IO_PAR_IO_PAR_SEL_UART0_CTS_IO_PAR_SEL_UART0_CTS_POS (0)
#define GPM_IO_PAR_IO_PAR_SEL_UART0_RTS			 (BASE_ADDRESS_GPM_IO_PAR + 0x090)
#define GPM_IO_PAR_IO_PAR_SEL_UART0_RTS_IO_PAR_SEL_UART0_RTS_MSK (0x00003)
#define GPM_IO_PAR_IO_PAR_SEL_UART0_RTS_IO_PAR_SEL_UART0_RTS_POS (0)
#define GPM_IO_PAR_IO_PAR_SEL_UART2_RX			 (BASE_ADDRESS_GPM_IO_PAR + 0x094)
#define GPM_IO_PAR_IO_PAR_SEL_UART2_RX_IO_PAR_SEL_UART2_RX_MSK (0x00003)
#define GPM_IO_PAR_IO_PAR_SEL_UART2_RX_IO_PAR_SEL_UART2_RX_POS (0)
#define GPM_IO_PAR_IO_PAR_SEL_UART2_TX			 (BASE_ADDRESS_GPM_IO_PAR + 0x098)
#define GPM_IO_PAR_IO_PAR_SEL_UART2_TX_IO_PAR_SEL_UART2_TX_MSK (0x00003)
#define GPM_IO_PAR_IO_PAR_SEL_UART2_TX_IO_PAR_SEL_UART2_TX_POS (0)
#define GPM_IO_PAR_IO_PAR_SEL_UART2_CTS			 (BASE_ADDRESS_GPM_IO_PAR + 0x09c)
#define GPM_IO_PAR_IO_PAR_SEL_UART2_CTS_IO_PAR_SEL_UART2_CTS_MSK (0x00003)
#define GPM_IO_PAR_IO_PAR_SEL_UART2_CTS_IO_PAR_SEL_UART2_CTS_POS (0)
#define GPM_IO_PAR_IO_PAR_SEL_UART2_RTS			 (BASE_ADDRESS_GPM_IO_PAR + 0x0a0)
#define GPM_IO_PAR_IO_PAR_SEL_UART2_RTS_IO_PAR_SEL_UART2_RTS_MSK (0x00003)
#define GPM_IO_PAR_IO_PAR_SEL_UART2_RTS_IO_PAR_SEL_UART2_RTS_POS (0)
#define GPM_IO_PAR_IO_PAR_SEL_SPIM1_MOSI		 (BASE_ADDRESS_GPM_IO_PAR + 0x0c0)
#define GPM_IO_PAR_IO_PAR_SEL_SPIM1_MOSI_IO_PAR_SEL_SPIM1_MOSI_MSK (0x00003)
#define GPM_IO_PAR_IO_PAR_SEL_SPIM1_MOSI_IO_PAR_SEL_SPIM1_MOSI_POS (0)
#define GPM_IO_PAR_IO_PAR_SEL_SPIM1_MISO		 (BASE_ADDRESS_GPM_IO_PAR + 0x0c4)
#define GPM_IO_PAR_IO_PAR_SEL_SPIM1_MISO_IO_PAR_SEL_SPIM1_MISO_MSK (0x00003)
#define GPM_IO_PAR_IO_PAR_SEL_SPIM1_MISO_IO_PAR_SEL_SPIM1_MISO_POS (0)
#define GPM_IO_PAR_IO_PAR_SEL_SPIM1_EN			 (BASE_ADDRESS_GPM_IO_PAR + 0x0c8)
#define GPM_IO_PAR_IO_PAR_SEL_SPIM1_EN_IO_PAR_SEL_SPIM1_EN_MSK (0x00003)
#define GPM_IO_PAR_IO_PAR_SEL_SPIM1_EN_IO_PAR_SEL_SPIM1_EN_POS (0)
#define GPM_IO_PAR_IO_PAR_SEL_SPIM1_CLK			 (BASE_ADDRESS_GPM_IO_PAR + 0x0cc)
#define GPM_IO_PAR_IO_PAR_SEL_SPIM1_CLK_IO_PAR_SEL_SPIM1_CLK_MSK (0x00003)
#define GPM_IO_PAR_IO_PAR_SEL_SPIM1_CLK_IO_PAR_SEL_SPIM1_CLK_POS (0)
#define GPM_IO_PAR_IO_PAR_SEL_I2C0_SDA			 (BASE_ADDRESS_GPM_IO_PAR + 0x0d0)
#define GPM_IO_PAR_IO_PAR_SEL_I2C0_SDA_IO_PAR_SEL_I2C0_SDA_MSK (0x00003)
#define GPM_IO_PAR_IO_PAR_SEL_I2C0_SDA_IO_PAR_SEL_I2C0_SDA_POS (0)
#define GPM_IO_PAR_IO_PAR_SEL_I2C0_SCL			 (BASE_ADDRESS_GPM_IO_PAR + 0x0d4)
#define GPM_IO_PAR_IO_PAR_SEL_I2C0_SCL_IO_PAR_SEL_I2C0_SCL_MSK (0x00003)
#define GPM_IO_PAR_IO_PAR_SEL_I2C0_SCL_IO_PAR_SEL_I2C0_SCL_POS (0)
#define GPM_IO_PAR_IO_PAR_SEL_FLASH1_IO0		 (BASE_ADDRESS_GPM_IO_PAR + 0x108)
#define GPM_IO_PAR_IO_PAR_SEL_FLASH1_IO0_IO_PAR_SEL_FLASH1_IO0_MSK (0x00003)
#define GPM_IO_PAR_IO_PAR_SEL_FLASH1_IO0_IO_PAR_SEL_FLASH1_IO0_POS (0)
#define GPM_IO_PAR_IO_PAR_SEL_FLASH1_IO1		 (BASE_ADDRESS_GPM_IO_PAR + 0x10c)
#define GPM_IO_PAR_IO_PAR_SEL_FLASH1_IO1_IO_PAR_SEL_FLASH1_IO1_MSK (0x00003)
#define GPM_IO_PAR_IO_PAR_SEL_FLASH1_IO1_IO_PAR_SEL_FLASH1_IO1_POS (0)
#define GPM_IO_PAR_IO_PAR_SEL_FLASH1_IO2		 (BASE_ADDRESS_GPM_IO_PAR + 0x110)
#define GPM_IO_PAR_IO_PAR_SEL_FLASH1_IO2_IO_PAR_SEL_FLASH1_IO2_MSK (0x00003)
#define GPM_IO_PAR_IO_PAR_SEL_FLASH1_IO2_IO_PAR_SEL_FLASH1_IO2_POS (0)
#define GPM_IO_PAR_IO_PAR_SEL_FLASH1_IO3		 (BASE_ADDRESS_GPM_IO_PAR + 0x114)
#define GPM_IO_PAR_IO_PAR_SEL_FLASH1_IO3_IO_PAR_SEL_FLASH1_IO3_MSK (0x00003)
#define GPM_IO_PAR_IO_PAR_SEL_FLASH1_IO3_IO_PAR_SEL_FLASH1_IO3_POS (0)
#define GPM_IO_PAR_IO_PAR_SEL_CLKOUT			 (BASE_ADDRESS_GPM_IO_PAR + 0x118)
#define GPM_IO_PAR_IO_PAR_SEL_CLKOUT_IO_PAR_SEL_CLKOUT_MSK (0x00003)
#define GPM_IO_PAR_IO_PAR_SEL_CLKOUT_IO_PAR_SEL_CLKOUT_POS (0)
#define GPM_IO_PAR_IO_PAR_SEL_WAKEUP			 (BASE_ADDRESS_GPM_IO_PAR + 0x11c)
#define GPM_IO_PAR_IO_PAR_SEL_WAKEUP_IO_PAR_SEL_WAKEUP_MSK (0x00003)
#define GPM_IO_PAR_IO_PAR_SEL_WAKEUP_IO_PAR_SEL_WAKEUP_POS (0)
#define BASE_ADDRESS_GPM_IO_FUNC_SEL			 0xBC111C00
#define GPM_IO_FUNC_SEL_IO_SEL_GPIO1			 (BASE_ADDRESS_GPM_IO_FUNC_SEL + 0x03C)
#define GPM_IO_FUNC_SEL_IO_SEL_GPIO1_IO_SEL_GPIO1_MSK (0x00003)
#define GPM_IO_FUNC_SEL_IO_SEL_GPIO1_IO_SEL_GPIO1_POS (0)
#define GPM_IO_FUNC_SEL_IO_SEL_SC_IO			 (BASE_ADDRESS_GPM_IO_FUNC_SEL + 0x060)
#define GPM_IO_FUNC_SEL_IO_SEL_SC_IO_IO_SEL_SC_IO_MSK (0x00003)
#define GPM_IO_FUNC_SEL_IO_SEL_SC_IO_IO_SEL_SC_IO_POS (0)
#define GPM_IO_FUNC_SEL_IO_SEL_SC_DET			 (BASE_ADDRESS_GPM_IO_FUNC_SEL + 0x068)
#define GPM_IO_FUNC_SEL_IO_SEL_SC_DET_IO_SEL_SC_DET_MSK (0x00003)
#define GPM_IO_FUNC_SEL_IO_SEL_SC_DET_IO_SEL_SC_DET_POS (0)
#define GPM_IO_FUNC_SEL_IO_SEL_EJ_TDO			 (BASE_ADDRESS_GPM_IO_FUNC_SEL + 0x080)
#define GPM_IO_FUNC_SEL_IO_SEL_EJ_TDO_IO_SEL_EJ_TDO_MSK (0x00003)
#define GPM_IO_FUNC_SEL_IO_SEL_EJ_TDO_IO_SEL_EJ_TDO_POS (0)
#define GPM_IO_FUNC_SEL_IO_SEL_UART0_RTS		 (BASE_ADDRESS_GPM_IO_FUNC_SEL + 0x090)
#define GPM_IO_FUNC_SEL_IO_SEL_UART0_RTS_IO_SEL_UART0_RTS_MSK (0x00003)
#define GPM_IO_FUNC_SEL_IO_SEL_UART0_RTS_IO_SEL_UART0_RTS_POS (0)
#define GPM_IO_FUNC_SEL_IO_SEL_UART2_TX			 (BASE_ADDRESS_GPM_IO_FUNC_SEL + 0x098)
#define GPM_IO_FUNC_SEL_IO_SEL_UART2_TX_IO_SEL_UART2_TX_MSK (0x00003)
#define GPM_IO_FUNC_SEL_IO_SEL_UART2_TX_IO_SEL_UART2_TX_POS (0)
#define GPM_IO_FUNC_SEL_IO_SEL_UART2_RTS		 (BASE_ADDRESS_GPM_IO_FUNC_SEL + 0x0A0)
#define GPM_IO_FUNC_SEL_IO_SEL_UART2_RTS_IO_SEL_UART2_RTS_MSK (0x00003)
#define GPM_IO_FUNC_SEL_IO_SEL_UART2_RTS_IO_SEL_UART2_RTS_POS (0)
#define GPM_IO_FUNC_SEL_IO_SEL_SPIM1_MISO		 (BASE_ADDRESS_GPM_IO_FUNC_SEL + 0x0C4)
#define GPM_IO_FUNC_SEL_IO_SEL_SPIM1_MISO_IO_SEL_SPIM1_MISO_MSK (0x00003)
#define GPM_IO_FUNC_SEL_IO_SEL_SPIM1_MISO_IO_SEL_SPIM1_MISO_POS (0)
#define GPM_IO_FUNC_SEL_IO_SEL_SPIM1_CLK		 (BASE_ADDRESS_GPM_IO_FUNC_SEL + 0x0CC)
#define GPM_IO_FUNC_SEL_IO_SEL_SPIM1_CLK_IO_SEL_SPIM1_CLK_MSK (0x00003)
#define GPM_IO_FUNC_SEL_IO_SEL_SPIM1_CLK_IO_SEL_SPIM1_CLK_POS (0)
#define GPM_IO_FUNC_SEL_IO_SEL_I2C0_SDA			 (BASE_ADDRESS_GPM_IO_FUNC_SEL + 0x0D0)
#define GPM_IO_FUNC_SEL_IO_SEL_I2C0_SDA_IO_SEL_I2C0_SDA_MSK (0x00007)
#define GPM_IO_FUNC_SEL_IO_SEL_I2C0_SDA_IO_SEL_I2C0_SDA_POS (0)
#define GPM_IO_FUNC_SEL_IO_SEL_I2C0_SCL			 (BASE_ADDRESS_GPM_IO_FUNC_SEL + 0x0D4)
#define GPM_IO_FUNC_SEL_IO_SEL_I2C0_SCL_IO_SEL_I2C0_SCL_MSK (0x00007)
#define GPM_IO_FUNC_SEL_IO_SEL_I2C0_SCL_IO_SEL_I2C0_SCL_POS (0)
#define GPM_IO_FUNC_SEL_IO_SEL_FLASH1_IO0		 (BASE_ADDRESS_GPM_IO_FUNC_SEL + 0x108)
#define GPM_IO_FUNC_SEL_IO_SEL_FLASH1_IO0_IO_SEL_FLASH1_IO0_MSK (0x00007)
#define GPM_IO_FUNC_SEL_IO_SEL_FLASH1_IO0_IO_SEL_FLASH1_IO0_POS (0)
#define GPM_IO_FUNC_SEL_IO_SEL_FLASH1_IO1		 (BASE_ADDRESS_GPM_IO_FUNC_SEL + 0x10C)
#define GPM_IO_FUNC_SEL_IO_SEL_FLASH1_IO1_IO_SEL_FLASH1_IO1_MSK (0x00007)
#define GPM_IO_FUNC_SEL_IO_SEL_FLASH1_IO1_IO_SEL_FLASH1_IO1_POS (0)
#define GPM_IO_FUNC_SEL_IO_SEL_FLASH1_IO2		 (BASE_ADDRESS_GPM_IO_FUNC_SEL + 0x110)
#define GPM_IO_FUNC_SEL_IO_SEL_FLASH1_IO2_IO_SEL_FLASH1_IO2_MSK (0x00007)
#define GPM_IO_FUNC_SEL_IO_SEL_FLASH1_IO2_IO_SEL_FLASH1_IO2_POS (0)
#define GPM_IO_FUNC_SEL_IO_SEL_FLASH1_IO3		 (BASE_ADDRESS_GPM_IO_FUNC_SEL + 0x114)
#define GPM_IO_FUNC_SEL_IO_SEL_FLASH1_IO3_IO_SEL_FLASH1_IO3_MSK (0x00007)
#define GPM_IO_FUNC_SEL_IO_SEL_FLASH1_IO3_IO_SEL_FLASH1_IO3_POS (0)
#define GPM_IO_FUNC_SEL_IO_SEL_CLKOUT			 (BASE_ADDRESS_GPM_IO_FUNC_SEL + 0x118)
#define GPM_IO_FUNC_SEL_IO_SEL_CLKOUT_IO_SEL_CLKOUT_MSK (0x00007)
#define GPM_IO_FUNC_SEL_IO_SEL_CLKOUT_IO_SEL_CLKOUT_POS (0)
#define BASE_ADDRESS_IO_WKUP_PAR				 0xBC111D80
#define IO_WKUP_PAR_IO_WAKEUP_0_PAR_SEL			 (BASE_ADDRESS_IO_WKUP_PAR + 0x0)
#define IO_WKUP_PAR_IO_WAKEUP_0_PAR_SEL_IO_WAKEUP_0_PAR_SEL_MSK (0x00003)
#define IO_WKUP_PAR_IO_WAKEUP_0_PAR_SEL_IO_WAKEUP_0_PAR_SEL_POS (0)
#define IO_WKUP_PAR_IO_WAKEUP_1_PAR_SEL			 (BASE_ADDRESS_IO_WKUP_PAR + 0x4)
#define IO_WKUP_PAR_IO_WAKEUP_1_PAR_SEL_IO_WAKEUP_1_PAR_SEL_MSK (0x00003)
#define IO_WKUP_PAR_IO_WAKEUP_1_PAR_SEL_IO_WAKEUP_1_PAR_SEL_POS (0)
#define IO_WKUP_PAR_IO_WAKEUP_2_PAR_SEL			 (BASE_ADDRESS_IO_WKUP_PAR + 0x8)
#define IO_WKUP_PAR_IO_WAKEUP_2_PAR_SEL_IO_WAKEUP_2_PAR_SEL_MSK (0x00003)
#define IO_WKUP_PAR_IO_WAKEUP_2_PAR_SEL_IO_WAKEUP_2_PAR_SEL_POS (0)
#define IO_WKUP_PAR_IO_WAKEUP_3_PAR_SEL			 (BASE_ADDRESS_IO_WKUP_PAR + 0xC)
#define IO_WKUP_PAR_IO_WAKEUP_3_PAR_SEL_IO_WAKEUP_3_PAR_SEL_MSK (0x00003)
#define IO_WKUP_PAR_IO_WAKEUP_3_PAR_SEL_IO_WAKEUP_3_PAR_SEL_POS (0)
#define IO_WKUP_PAR_IO_WAKEUP_4_PAR_SEL			 (BASE_ADDRESS_IO_WKUP_PAR + 0x10)
#define IO_WKUP_PAR_IO_WAKEUP_4_PAR_SEL_IO_WAKEUP_4_PAR_SEL_MSK (0x00003)
#define IO_WKUP_PAR_IO_WAKEUP_4_PAR_SEL_IO_WAKEUP_4_PAR_SEL_POS (0)
#define IO_WKUP_PAR_IO_WAKEUP_5_PAR_SEL			 (BASE_ADDRESS_IO_WKUP_PAR + 0x14)
#define IO_WKUP_PAR_IO_WAKEUP_5_PAR_SEL_IO_WAKEUP_5_PAR_SEL_MSK (0x00003)
#define IO_WKUP_PAR_IO_WAKEUP_5_PAR_SEL_IO_WAKEUP_5_PAR_SEL_POS (0)
#define IO_WKUP_PAR_IO_WAKEUP_6_PAR_SEL			 (BASE_ADDRESS_IO_WKUP_PAR + 0x18)
#define IO_WKUP_PAR_IO_WAKEUP_6_PAR_SEL_IO_WAKEUP_6_PAR_SEL_MSK (0x00003)
#define IO_WKUP_PAR_IO_WAKEUP_6_PAR_SEL_IO_WAKEUP_6_PAR_SEL_POS (0)
#define IO_WKUP_PAR_IO_WAKEUP_7_PAR_SEL			 (BASE_ADDRESS_IO_WKUP_PAR + 0x1C)
#define IO_WKUP_PAR_IO_WAKEUP_7_PAR_SEL_IO_WAKEUP_7_PAR_SEL_MSK (0x00003)
#define IO_WKUP_PAR_IO_WAKEUP_7_PAR_SEL_IO_WAKEUP_7_PAR_SEL_POS (0)
#define IO_WKUP_PAR_IO_WAKEUP_8_PAR_SEL			 (BASE_ADDRESS_IO_WKUP_PAR + 0x20)
#define IO_WKUP_PAR_IO_WAKEUP_8_PAR_SEL_IO_WAKEUP_8_PAR_SEL_MSK (0x00003)
#define IO_WKUP_PAR_IO_WAKEUP_8_PAR_SEL_IO_WAKEUP_8_PAR_SEL_POS (0)
#define IO_WKUP_PAR_IO_WAKEUP_9_PAR_SEL			 (BASE_ADDRESS_IO_WKUP_PAR + 0x24)
#define IO_WKUP_PAR_IO_WAKEUP_9_PAR_SEL_IO_WAKEUP_9_PAR_SEL_MSK (0x00003)
#define IO_WKUP_PAR_IO_WAKEUP_9_PAR_SEL_IO_WAKEUP_9_PAR_SEL_POS (0)
#define IO_WKUP_PAR_IO_WAKEUP_UART0_PAR_SEL		 (BASE_ADDRESS_IO_WKUP_PAR + 0x28)
#define IO_WKUP_PAR_IO_WAKEUP_UART0_PAR_SEL_IO_WAKEUP_UART0_PAR_SEL_MSK (0x00003)
#define IO_WKUP_PAR_IO_WAKEUP_UART0_PAR_SEL_IO_WAKEUP_UART0_PAR_SEL_POS (0)
#define IO_WKUP_PAR_IO_WAKEUP_UART1_PAR_SEL		 (BASE_ADDRESS_IO_WKUP_PAR + 0x2C)
#define IO_WKUP_PAR_IO_WAKEUP_UART1_PAR_SEL_IO_WAKEUP_UART1_PAR_SEL_MSK (0x00003)
#define IO_WKUP_PAR_IO_WAKEUP_UART1_PAR_SEL_IO_WAKEUP_UART1_PAR_SEL_POS (0)
#define BASE_ADDRESS_UART3_PAR					 0xBC111DC0
#define UART3_PAR_UART3_PAR_SEL					 (BASE_ADDRESS_UART3_PAR + 0x0)
#define UART3_PAR_UART3_PAR_SEL_UART3_PAR_SEL_MSK (0x00003)
#define UART3_PAR_UART3_PAR_SEL_UART3_PAR_SEL_POS (0)
#define BASE_ADDRESS_IO_WKUP_CTRL				 0xBC111E00
#define IO_WKUP_CTRL_IO_WAKEUP_0_CTRL0			 (BASE_ADDRESS_IO_WKUP_CTRL + 0x000)
#define IO_WKUP_CTRL_IO_WAKEUP_0_CTRL0_CLK_SELECT_MSK (0x00040)
#define IO_WKUP_CTRL_IO_WAKEUP_0_CTRL0_CLK_SELECT_POS (6)
#define IO_WKUP_CTRL_IO_WAKEUP_0_CTRL0_DEBOUNCE_EN_MSK (0x00020)
#define IO_WKUP_CTRL_IO_WAKEUP_0_CTRL0_DEBOUNCE_EN_POS (5)
#define IO_WKUP_CTRL_IO_WAKEUP_0_CTRL0_POL_CHANGE_MSK (0x00010)
#define IO_WKUP_CTRL_IO_WAKEUP_0_CTRL0_POL_CHANGE_POS (4)
#define IO_WKUP_CTRL_IO_WAKEUP_0_CTRL0_ASYNC_WAKEUP_MSK (0x00008)
#define IO_WKUP_CTRL_IO_WAKEUP_0_CTRL0_ASYNC_WAKEUP_POS (3)
#define IO_WKUP_CTRL_IO_WAKEUP_0_CTRL0_EDGE_KIND_MSK (0x00006)
#define IO_WKUP_CTRL_IO_WAKEUP_0_CTRL0_EDGE_KIND_POS (1)
#define IO_WKUP_CTRL_IO_WAKEUP_0_CTRL0_EDGE_EN_MSK (0x00001)
#define IO_WKUP_CTRL_IO_WAKEUP_0_CTRL0_EDGE_EN_POS (0)
#define IO_WKUP_CTRL_IO_WAKEUP_0_CTRL1			 (BASE_ADDRESS_IO_WKUP_CTRL + 0x004)
#define IO_WKUP_CTRL_IO_WAKEUP_0_CTRL1_WAKEUP_IO_SEL_MSK (0x0FC00)
#define IO_WKUP_CTRL_IO_WAKEUP_0_CTRL1_WAKEUP_IO_SEL_POS (10)
#define IO_WKUP_CTRL_IO_WAKEUP_0_CTRL1_DEBOUNCE_MAX_VAL_MSK (0x003FF)
#define IO_WKUP_CTRL_IO_WAKEUP_0_CTRL1_DEBOUNCE_MAX_VAL_POS (0)
#define IO_WKUP_CTRL_IO_WAKEUP_0_EN				 (BASE_ADDRESS_IO_WKUP_CTRL + 0x008)
#define IO_WKUP_CTRL_IO_WAKEUP_0_EN_WAKEUP_EN_MSK (0x00001)
#define IO_WKUP_CTRL_IO_WAKEUP_0_EN_WAKEUP_EN_POS (0)
#define IO_WKUP_CTRL_IO_WAKEUP_0_INT_EN			 (BASE_ADDRESS_IO_WKUP_CTRL + 0x00C)
#define IO_WKUP_CTRL_IO_WAKEUP_0_INT_EN_INT_EN_MSK (0x00001)
#define IO_WKUP_CTRL_IO_WAKEUP_0_INT_EN_INT_EN_POS (0)
#define IO_WKUP_CTRL_IO_WAKEUP_0_INT			 (BASE_ADDRESS_IO_WKUP_CTRL + 0x010)
#define IO_WKUP_CTRL_IO_WAKEUP_0_INT_IO_RAW_DATA_MSK (0x00002)
#define IO_WKUP_CTRL_IO_WAKEUP_0_INT_IO_RAW_DATA_POS (1)
#define IO_WKUP_CTRL_IO_WAKEUP_0_INT_INT_GPMCLK_MSK (0x00001)
#define IO_WKUP_CTRL_IO_WAKEUP_0_INT_INT_GPMCLK_POS (0)
#define IO_WKUP_CTRL_IO_WAKEUP_0_INT_RCLR		 (BASE_ADDRESS_IO_WKUP_CTRL + 0x014)
#define IO_WKUP_CTRL_IO_WAKEUP_0_INT_RCLR_INT_GPMCLK_RCLK_MSK (0x00001)
#define IO_WKUP_CTRL_IO_WAKEUP_0_INT_RCLR_INT_GPMCLK_RCLK_POS (0)
#define IO_WKUP_CTRL_IO_WAKEUP_1_CTRL0			 (BASE_ADDRESS_IO_WKUP_CTRL + 0x020)
#define IO_WKUP_CTRL_IO_WAKEUP_1_CTRL0_CLK_SELECT_MSK (0x00040)
#define IO_WKUP_CTRL_IO_WAKEUP_1_CTRL0_CLK_SELECT_POS (6)
#define IO_WKUP_CTRL_IO_WAKEUP_1_CTRL0_DEBOUNCE_EN_MSK (0x00020)
#define IO_WKUP_CTRL_IO_WAKEUP_1_CTRL0_DEBOUNCE_EN_POS (5)
#define IO_WKUP_CTRL_IO_WAKEUP_1_CTRL0_POL_CHANGE_MSK (0x00010)
#define IO_WKUP_CTRL_IO_WAKEUP_1_CTRL0_POL_CHANGE_POS (4)
#define IO_WKUP_CTRL_IO_WAKEUP_1_CTRL0_ASYNC_WAKEUP_MSK (0x00008)
#define IO_WKUP_CTRL_IO_WAKEUP_1_CTRL0_ASYNC_WAKEUP_POS (3)
#define IO_WKUP_CTRL_IO_WAKEUP_1_CTRL0_EDGE_KIND_MSK (0x00006)
#define IO_WKUP_CTRL_IO_WAKEUP_1_CTRL0_EDGE_KIND_POS (1)
#define IO_WKUP_CTRL_IO_WAKEUP_1_CTRL0_EDGE_EN_MSK (0x00001)
#define IO_WKUP_CTRL_IO_WAKEUP_1_CTRL0_EDGE_EN_POS (0)
#define IO_WKUP_CTRL_IO_WAKEUP_1_CTRL1			 (BASE_ADDRESS_IO_WKUP_CTRL + 0x024)
#define IO_WKUP_CTRL_IO_WAKEUP_1_CTRL1_WAKEUP_IO_SEL_MSK (0x0FC00)
#define IO_WKUP_CTRL_IO_WAKEUP_1_CTRL1_WAKEUP_IO_SEL_POS (10)
#define IO_WKUP_CTRL_IO_WAKEUP_1_CTRL1_DEBOUNCE_MAX_VAL_MSK (0x003FF)
#define IO_WKUP_CTRL_IO_WAKEUP_1_CTRL1_DEBOUNCE_MAX_VAL_POS (0)
#define IO_WKUP_CTRL_IO_WAKEUP_1_EN				 (BASE_ADDRESS_IO_WKUP_CTRL + 0x028)
#define IO_WKUP_CTRL_IO_WAKEUP_1_EN_WAKEUP_EN_MSK (0x00001)
#define IO_WKUP_CTRL_IO_WAKEUP_1_EN_WAKEUP_EN_POS (0)
#define IO_WKUP_CTRL_IO_WAKEUP_1_INT_EN			 (BASE_ADDRESS_IO_WKUP_CTRL + 0x02C)
#define IO_WKUP_CTRL_IO_WAKEUP_1_INT_EN_INT_EN_MSK (0x00001)
#define IO_WKUP_CTRL_IO_WAKEUP_1_INT_EN_INT_EN_POS (0)
#define IO_WKUP_CTRL_IO_WAKEUP_1_INT			 (BASE_ADDRESS_IO_WKUP_CTRL + 0x030)
#define IO_WKUP_CTRL_IO_WAKEUP_1_INT_IO_RAW_DATA_MSK (0x00002)
#define IO_WKUP_CTRL_IO_WAKEUP_1_INT_IO_RAW_DATA_POS (1)
#define IO_WKUP_CTRL_IO_WAKEUP_1_INT_INT_GPMCLK_MSK (0x00001)
#define IO_WKUP_CTRL_IO_WAKEUP_1_INT_INT_GPMCLK_POS (0)
#define IO_WKUP_CTRL_IO_WAKEUP_1_INT_RCLR		 (BASE_ADDRESS_IO_WKUP_CTRL + 0x034)
#define IO_WKUP_CTRL_IO_WAKEUP_1_INT_RCLR_INT_GPMCLK_RCLK_MSK (0x00001)
#define IO_WKUP_CTRL_IO_WAKEUP_1_INT_RCLR_INT_GPMCLK_RCLK_POS (0)
#define IO_WKUP_CTRL_IO_WAKEUP_2_CTRL0			 (BASE_ADDRESS_IO_WKUP_CTRL + 0x040)
#define IO_WKUP_CTRL_IO_WAKEUP_2_CTRL0_CLK_SELECT_MSK (0x00040)
#define IO_WKUP_CTRL_IO_WAKEUP_2_CTRL0_CLK_SELECT_POS (6)
#define IO_WKUP_CTRL_IO_WAKEUP_2_CTRL0_DEBOUNCE_EN_MSK (0x00020)
#define IO_WKUP_CTRL_IO_WAKEUP_2_CTRL0_DEBOUNCE_EN_POS (5)
#define IO_WKUP_CTRL_IO_WAKEUP_2_CTRL0_POL_CHANGE_MSK (0x00010)
#define IO_WKUP_CTRL_IO_WAKEUP_2_CTRL0_POL_CHANGE_POS (4)
#define IO_WKUP_CTRL_IO_WAKEUP_2_CTRL0_ASYNC_WAKEUP_MSK (0x00008)
#define IO_WKUP_CTRL_IO_WAKEUP_2_CTRL0_ASYNC_WAKEUP_POS (3)
#define IO_WKUP_CTRL_IO_WAKEUP_2_CTRL0_EDGE_KIND_MSK (0x00006)
#define IO_WKUP_CTRL_IO_WAKEUP_2_CTRL0_EDGE_KIND_POS (1)
#define IO_WKUP_CTRL_IO_WAKEUP_2_CTRL0_EDGE_EN_MSK (0x00001)
#define IO_WKUP_CTRL_IO_WAKEUP_2_CTRL0_EDGE_EN_POS (0)
#define IO_WKUP_CTRL_IO_WAKEUP_2_CTRL1			 (BASE_ADDRESS_IO_WKUP_CTRL + 0x044)
#define IO_WKUP_CTRL_IO_WAKEUP_2_CTRL1_WAKEUP_IO_SEL_MSK (0x0FC00)
#define IO_WKUP_CTRL_IO_WAKEUP_2_CTRL1_WAKEUP_IO_SEL_POS (10)
#define IO_WKUP_CTRL_IO_WAKEUP_2_CTRL1_DEBOUNCE_MAX_VAL_MSK (0x003FF)
#define IO_WKUP_CTRL_IO_WAKEUP_2_CTRL1_DEBOUNCE_MAX_VAL_POS (0)
#define IO_WKUP_CTRL_IO_WAKEUP_2_EN				 (BASE_ADDRESS_IO_WKUP_CTRL + 0x048)
#define IO_WKUP_CTRL_IO_WAKEUP_2_EN_WAKEUP_EN_MSK (0x00001)
#define IO_WKUP_CTRL_IO_WAKEUP_2_EN_WAKEUP_EN_POS (0)
#define IO_WKUP_CTRL_IO_WAKEUP_2_INT_EN			 (BASE_ADDRESS_IO_WKUP_CTRL + 0x04C)
#define IO_WKUP_CTRL_IO_WAKEUP_2_INT_EN_INT_EN_MSK (0x00001)
#define IO_WKUP_CTRL_IO_WAKEUP_2_INT_EN_INT_EN_POS (0)
#define IO_WKUP_CTRL_IO_WAKEUP_2_INT			 (BASE_ADDRESS_IO_WKUP_CTRL + 0x050)
#define IO_WKUP_CTRL_IO_WAKEUP_2_INT_IO_RAW_DATA_MSK (0x00002)
#define IO_WKUP_CTRL_IO_WAKEUP_2_INT_IO_RAW_DATA_POS (1)
#define IO_WKUP_CTRL_IO_WAKEUP_2_INT_INT_GPMCLK_MSK (0x00001)
#define IO_WKUP_CTRL_IO_WAKEUP_2_INT_INT_GPMCLK_POS (0)
#define IO_WKUP_CTRL_IO_WAKEUP_2_INT_RCLR		 (BASE_ADDRESS_IO_WKUP_CTRL + 0x054)
#define IO_WKUP_CTRL_IO_WAKEUP_2_INT_RCLR_INT_GPMCLK_RCLK_MSK (0x00001)
#define IO_WKUP_CTRL_IO_WAKEUP_2_INT_RCLR_INT_GPMCLK_RCLK_POS (0)
#define IO_WKUP_CTRL_IO_WAKEUP_3_CTRL0			 (BASE_ADDRESS_IO_WKUP_CTRL + 0x060)
#define IO_WKUP_CTRL_IO_WAKEUP_3_CTRL0_CLK_SELECT_MSK (0x00040)
#define IO_WKUP_CTRL_IO_WAKEUP_3_CTRL0_CLK_SELECT_POS (6)
#define IO_WKUP_CTRL_IO_WAKEUP_3_CTRL0_DEBOUNCE_EN_MSK (0x00020)
#define IO_WKUP_CTRL_IO_WAKEUP_3_CTRL0_DEBOUNCE_EN_POS (5)
#define IO_WKUP_CTRL_IO_WAKEUP_3_CTRL0_POL_CHANGE_MSK (0x00010)
#define IO_WKUP_CTRL_IO_WAKEUP_3_CTRL0_POL_CHANGE_POS (4)
#define IO_WKUP_CTRL_IO_WAKEUP_3_CTRL0_ASYNC_WAKEUP_MSK (0x00008)
#define IO_WKUP_CTRL_IO_WAKEUP_3_CTRL0_ASYNC_WAKEUP_POS (3)
#define IO_WKUP_CTRL_IO_WAKEUP_3_CTRL0_EDGE_KIND_MSK (0x00006)
#define IO_WKUP_CTRL_IO_WAKEUP_3_CTRL0_EDGE_KIND_POS (1)
#define IO_WKUP_CTRL_IO_WAKEUP_3_CTRL0_EDGE_EN_MSK (0x00001)
#define IO_WKUP_CTRL_IO_WAKEUP_3_CTRL0_EDGE_EN_POS (0)
#define IO_WKUP_CTRL_IO_WAKEUP_3_CTRL1			 (BASE_ADDRESS_IO_WKUP_CTRL + 0x064)
#define IO_WKUP_CTRL_IO_WAKEUP_3_CTRL1_WAKEUP_IO_SEL_MSK (0x0FC00)
#define IO_WKUP_CTRL_IO_WAKEUP_3_CTRL1_WAKEUP_IO_SEL_POS (10)
#define IO_WKUP_CTRL_IO_WAKEUP_3_CTRL1_DEBOUNCE_MAX_VAL_MSK (0x003FF)
#define IO_WKUP_CTRL_IO_WAKEUP_3_CTRL1_DEBOUNCE_MAX_VAL_POS (0)
#define IO_WKUP_CTRL_IO_WAKEUP_3_EN				 (BASE_ADDRESS_IO_WKUP_CTRL + 0x068)
#define IO_WKUP_CTRL_IO_WAKEUP_3_EN_WAKEUP_EN_MSK (0x00001)
#define IO_WKUP_CTRL_IO_WAKEUP_3_EN_WAKEUP_EN_POS (0)
#define IO_WKUP_CTRL_IO_WAKEUP_3_INT_EN			 (BASE_ADDRESS_IO_WKUP_CTRL + 0x06C)
#define IO_WKUP_CTRL_IO_WAKEUP_3_INT_EN_INT_EN_MSK (0x00001)
#define IO_WKUP_CTRL_IO_WAKEUP_3_INT_EN_INT_EN_POS (0)
#define IO_WKUP_CTRL_IO_WAKEUP_3_INT			 (BASE_ADDRESS_IO_WKUP_CTRL + 0x070)
#define IO_WKUP_CTRL_IO_WAKEUP_3_INT_IO_RAW_DATA_MSK (0x00002)
#define IO_WKUP_CTRL_IO_WAKEUP_3_INT_IO_RAW_DATA_POS (1)
#define IO_WKUP_CTRL_IO_WAKEUP_3_INT_INT_GPMCLK_MSK (0x00001)
#define IO_WKUP_CTRL_IO_WAKEUP_3_INT_INT_GPMCLK_POS (0)
#define IO_WKUP_CTRL_IO_WAKEUP_3_INT_RCLR		 (BASE_ADDRESS_IO_WKUP_CTRL + 0x074)
#define IO_WKUP_CTRL_IO_WAKEUP_3_INT_RCLR_INT_GPMCLK_RCLK_MSK (0x00001)
#define IO_WKUP_CTRL_IO_WAKEUP_3_INT_RCLR_INT_GPMCLK_RCLK_POS (0)
#define IO_WKUP_CTRL_IO_WAKEUP_4_CTRL0			 (BASE_ADDRESS_IO_WKUP_CTRL + 0x080)
#define IO_WKUP_CTRL_IO_WAKEUP_4_CTRL0_CLK_SELECT_MSK (0x00040)
#define IO_WKUP_CTRL_IO_WAKEUP_4_CTRL0_CLK_SELECT_POS (6)
#define IO_WKUP_CTRL_IO_WAKEUP_4_CTRL0_DEBOUNCE_EN_MSK (0x00020)
#define IO_WKUP_CTRL_IO_WAKEUP_4_CTRL0_DEBOUNCE_EN_POS (5)
#define IO_WKUP_CTRL_IO_WAKEUP_4_CTRL0_POL_CHANGE_MSK (0x00010)
#define IO_WKUP_CTRL_IO_WAKEUP_4_CTRL0_POL_CHANGE_POS (4)
#define IO_WKUP_CTRL_IO_WAKEUP_4_CTRL0_ASYNC_WAKEUP_MSK (0x00008)
#define IO_WKUP_CTRL_IO_WAKEUP_4_CTRL0_ASYNC_WAKEUP_POS (3)
#define IO_WKUP_CTRL_IO_WAKEUP_4_CTRL0_EDGE_KIND_MSK (0x00006)
#define IO_WKUP_CTRL_IO_WAKEUP_4_CTRL0_EDGE_KIND_POS (1)
#define IO_WKUP_CTRL_IO_WAKEUP_4_CTRL0_EDGE_EN_MSK (0x00001)
#define IO_WKUP_CTRL_IO_WAKEUP_4_CTRL0_EDGE_EN_POS (0)
#define IO_WKUP_CTRL_IO_WAKEUP_4_CTRL1			 (BASE_ADDRESS_IO_WKUP_CTRL + 0x084)
#define IO_WKUP_CTRL_IO_WAKEUP_4_CTRL1_WAKEUP_IO_SEL_MSK (0x0FC00)
#define IO_WKUP_CTRL_IO_WAKEUP_4_CTRL1_WAKEUP_IO_SEL_POS (10)
#define IO_WKUP_CTRL_IO_WAKEUP_4_CTRL1_DEBOUNCE_MAX_VAL_MSK (0x003FF)
#define IO_WKUP_CTRL_IO_WAKEUP_4_CTRL1_DEBOUNCE_MAX_VAL_POS (0)
#define IO_WKUP_CTRL_IO_WAKEUP_4_EN				 (BASE_ADDRESS_IO_WKUP_CTRL + 0x088)
#define IO_WKUP_CTRL_IO_WAKEUP_4_EN_WAKEUP_EN_MSK (0x00001)
#define IO_WKUP_CTRL_IO_WAKEUP_4_EN_WAKEUP_EN_POS (0)
#define IO_WKUP_CTRL_IO_WAKEUP_4_INT_EN			 (BASE_ADDRESS_IO_WKUP_CTRL + 0x08C)
#define IO_WKUP_CTRL_IO_WAKEUP_4_INT_EN_INT_EN_MSK (0x00001)
#define IO_WKUP_CTRL_IO_WAKEUP_4_INT_EN_INT_EN_POS (0)
#define IO_WKUP_CTRL_IO_WAKEUP_4_INT			 (BASE_ADDRESS_IO_WKUP_CTRL + 0x090)
#define IO_WKUP_CTRL_IO_WAKEUP_4_INT_IO_RAW_DATA_MSK (0x00002)
#define IO_WKUP_CTRL_IO_WAKEUP_4_INT_IO_RAW_DATA_POS (1)
#define IO_WKUP_CTRL_IO_WAKEUP_4_INT_INT_GPMCLK_MSK (0x00001)
#define IO_WKUP_CTRL_IO_WAKEUP_4_INT_INT_GPMCLK_POS (0)
#define IO_WKUP_CTRL_IO_WAKEUP_4_INT_RCLR		 (BASE_ADDRESS_IO_WKUP_CTRL + 0x094)
#define IO_WKUP_CTRL_IO_WAKEUP_4_INT_RCLR_INT_GPMCLK_RCLK_MSK (0x00001)
#define IO_WKUP_CTRL_IO_WAKEUP_4_INT_RCLR_INT_GPMCLK_RCLK_POS (0)
#define IO_WKUP_CTRL_IO_WAKEUP_5_CTRL0			 (BASE_ADDRESS_IO_WKUP_CTRL + 0x0A0)
#define IO_WKUP_CTRL_IO_WAKEUP_5_CTRL0_CLK_SELECT_MSK (0x00040)
#define IO_WKUP_CTRL_IO_WAKEUP_5_CTRL0_CLK_SELECT_POS (6)
#define IO_WKUP_CTRL_IO_WAKEUP_5_CTRL0_POL_CHANGE_MSK (0x00010)
#define IO_WKUP_CTRL_IO_WAKEUP_5_CTRL0_POL_CHANGE_POS (4)
#define IO_WKUP_CTRL_IO_WAKEUP_5_CTRL0_ASYNC_WAKEUP_MSK (0x00008)
#define IO_WKUP_CTRL_IO_WAKEUP_5_CTRL0_ASYNC_WAKEUP_POS (3)
#define IO_WKUP_CTRL_IO_WAKEUP_5_CTRL0_EDGE_KIND_MSK (0x00006)
#define IO_WKUP_CTRL_IO_WAKEUP_5_CTRL0_EDGE_KIND_POS (1)
#define IO_WKUP_CTRL_IO_WAKEUP_5_CTRL0_EDGE_EN_MSK (0x00001)
#define IO_WKUP_CTRL_IO_WAKEUP_5_CTRL0_EDGE_EN_POS (0)
#define IO_WKUP_CTRL_IO_WAKEUP_5_CTRL1			 (BASE_ADDRESS_IO_WKUP_CTRL + 0x0A4)
#define IO_WKUP_CTRL_IO_WAKEUP_5_CTRL1_WAKEUP_IO_SEL_MSK (0x0FC00)
#define IO_WKUP_CTRL_IO_WAKEUP_5_CTRL1_WAKEUP_IO_SEL_POS (10)
#define IO_WKUP_CTRL_IO_WAKEUP_5_EN				 (BASE_ADDRESS_IO_WKUP_CTRL + 0x0A8)
#define IO_WKUP_CTRL_IO_WAKEUP_5_EN_WAKEUP_EN_MSK (0x00001)
#define IO_WKUP_CTRL_IO_WAKEUP_5_EN_WAKEUP_EN_POS (0)
#define IO_WKUP_CTRL_IO_WAKEUP_5_INT_EN			 (BASE_ADDRESS_IO_WKUP_CTRL + 0x0AC)
#define IO_WKUP_CTRL_IO_WAKEUP_5_INT_EN_INT_EN_MSK (0x00001)
#define IO_WKUP_CTRL_IO_WAKEUP_5_INT_EN_INT_EN_POS (0)
#define IO_WKUP_CTRL_IO_WAKEUP_5_INT			 (BASE_ADDRESS_IO_WKUP_CTRL + 0x0B0)
#define IO_WKUP_CTRL_IO_WAKEUP_5_INT_IO_RAW_DATA_MSK (0x00002)
#define IO_WKUP_CTRL_IO_WAKEUP_5_INT_IO_RAW_DATA_POS (1)
#define IO_WKUP_CTRL_IO_WAKEUP_5_INT_INT_GPMCLK_MSK (0x00001)
#define IO_WKUP_CTRL_IO_WAKEUP_5_INT_INT_GPMCLK_POS (0)
#define IO_WKUP_CTRL_IO_WAKEUP_5_INT_RCLR		 (BASE_ADDRESS_IO_WKUP_CTRL + 0x0B4)
#define IO_WKUP_CTRL_IO_WAKEUP_5_INT_RCLR_INT_GPMCLK_RCLK_MSK (0x00001)
#define IO_WKUP_CTRL_IO_WAKEUP_5_INT_RCLR_INT_GPMCLK_RCLK_POS (0)
#define IO_WKUP_CTRL_IO_WAKEUP_6_CTRL0			 (BASE_ADDRESS_IO_WKUP_CTRL + 0x0C0)
#define IO_WKUP_CTRL_IO_WAKEUP_6_CTRL0_CLK_SELECT_MSK (0x00040)
#define IO_WKUP_CTRL_IO_WAKEUP_6_CTRL0_CLK_SELECT_POS (6)
#define IO_WKUP_CTRL_IO_WAKEUP_6_CTRL0_POL_CHANGE_MSK (0x00010)
#define IO_WKUP_CTRL_IO_WAKEUP_6_CTRL0_POL_CHANGE_POS (4)
#define IO_WKUP_CTRL_IO_WAKEUP_6_CTRL0_ASYNC_WAKEUP_MSK (0x00008)
#define IO_WKUP_CTRL_IO_WAKEUP_6_CTRL0_ASYNC_WAKEUP_POS (3)
#define IO_WKUP_CTRL_IO_WAKEUP_6_CTRL0_EDGE_KIND_MSK (0x00006)
#define IO_WKUP_CTRL_IO_WAKEUP_6_CTRL0_EDGE_KIND_POS (1)
#define IO_WKUP_CTRL_IO_WAKEUP_6_CTRL0_EDGE_EN_MSK (0x00001)
#define IO_WKUP_CTRL_IO_WAKEUP_6_CTRL0_EDGE_EN_POS (0)
#define IO_WKUP_CTRL_IO_WAKEUP_6_CTRL1			 (BASE_ADDRESS_IO_WKUP_CTRL + 0x0C4)
#define IO_WKUP_CTRL_IO_WAKEUP_6_CTRL1_WAKEUP_IO_SEL_MSK (0x0FC00)
#define IO_WKUP_CTRL_IO_WAKEUP_6_CTRL1_WAKEUP_IO_SEL_POS (10)
#define IO_WKUP_CTRL_IO_WAKEUP_6_EN				 (BASE_ADDRESS_IO_WKUP_CTRL + 0x0C8)
#define IO_WKUP_CTRL_IO_WAKEUP_6_EN_WAKEUP_EN_MSK (0x00001)
#define IO_WKUP_CTRL_IO_WAKEUP_6_EN_WAKEUP_EN_POS (0)
#define IO_WKUP_CTRL_IO_WAKEUP_6_INT_EN			 (BASE_ADDRESS_IO_WKUP_CTRL + 0x0CC)
#define IO_WKUP_CTRL_IO_WAKEUP_6_INT_EN_INT_EN_MSK (0x00001)
#define IO_WKUP_CTRL_IO_WAKEUP_6_INT_EN_INT_EN_POS (0)
#define IO_WKUP_CTRL_IO_WAKEUP_6_INT			 (BASE_ADDRESS_IO_WKUP_CTRL + 0x0D0)
#define IO_WKUP_CTRL_IO_WAKEUP_6_INT_IO_RAW_DATA_MSK (0x00002)
#define IO_WKUP_CTRL_IO_WAKEUP_6_INT_IO_RAW_DATA_POS (1)
#define IO_WKUP_CTRL_IO_WAKEUP_6_INT_INT_GPMCLK_MSK (0x00001)
#define IO_WKUP_CTRL_IO_WAKEUP_6_INT_INT_GPMCLK_POS (0)
#define IO_WKUP_CTRL_IO_WAKEUP_6_INT_RCLR		 (BASE_ADDRESS_IO_WKUP_CTRL + 0x0D4)
#define IO_WKUP_CTRL_IO_WAKEUP_6_INT_RCLR_INT_GPMCLK_RCLK_MSK (0x00001)
#define IO_WKUP_CTRL_IO_WAKEUP_6_INT_RCLR_INT_GPMCLK_RCLK_POS (0)
#define IO_WKUP_CTRL_IO_WAKEUP_7_CTRL0			 (BASE_ADDRESS_IO_WKUP_CTRL + 0x0E0)
#define IO_WKUP_CTRL_IO_WAKEUP_7_CTRL0_CLK_SELECT_MSK (0x00040)
#define IO_WKUP_CTRL_IO_WAKEUP_7_CTRL0_CLK_SELECT_POS (6)
#define IO_WKUP_CTRL_IO_WAKEUP_7_CTRL0_POL_CHANGE_MSK (0x00010)
#define IO_WKUP_CTRL_IO_WAKEUP_7_CTRL0_POL_CHANGE_POS (4)
#define IO_WKUP_CTRL_IO_WAKEUP_7_CTRL0_ASYNC_WAKEUP_MSK (0x00008)
#define IO_WKUP_CTRL_IO_WAKEUP_7_CTRL0_ASYNC_WAKEUP_POS (3)
#define IO_WKUP_CTRL_IO_WAKEUP_7_CTRL0_EDGE_KIND_MSK (0x00006)
#define IO_WKUP_CTRL_IO_WAKEUP_7_CTRL0_EDGE_KIND_POS (1)
#define IO_WKUP_CTRL_IO_WAKEUP_7_CTRL0_EDGE_EN_MSK (0x00001)
#define IO_WKUP_CTRL_IO_WAKEUP_7_CTRL0_EDGE_EN_POS (0)
#define IO_WKUP_CTRL_IO_WAKEUP_7_CTRL1			 (BASE_ADDRESS_IO_WKUP_CTRL + 0x0E4)
#define IO_WKUP_CTRL_IO_WAKEUP_7_CTRL1_WAKEUP_IO_SEL_MSK (0x0FC00)
#define IO_WKUP_CTRL_IO_WAKEUP_7_CTRL1_WAKEUP_IO_SEL_POS (10)
#define IO_WKUP_CTRL_IO_WAKEUP_7_EN				 (BASE_ADDRESS_IO_WKUP_CTRL + 0x0E8)
#define IO_WKUP_CTRL_IO_WAKEUP_7_EN_WAKEUP_EN_MSK (0x00001)
#define IO_WKUP_CTRL_IO_WAKEUP_7_EN_WAKEUP_EN_POS (0)
#define IO_WKUP_CTRL_IO_WAKEUP_7_INT_EN			 (BASE_ADDRESS_IO_WKUP_CTRL + 0x0EC)
#define IO_WKUP_CTRL_IO_WAKEUP_7_INT_EN_INT_EN_MSK (0x00001)
#define IO_WKUP_CTRL_IO_WAKEUP_7_INT_EN_INT_EN_POS (0)
#define IO_WKUP_CTRL_IO_WAKEUP_7_INT			 (BASE_ADDRESS_IO_WKUP_CTRL + 0x0F0)
#define IO_WKUP_CTRL_IO_WAKEUP_7_INT_IO_RAW_DATA_MSK (0x00002)
#define IO_WKUP_CTRL_IO_WAKEUP_7_INT_IO_RAW_DATA_POS (1)
#define IO_WKUP_CTRL_IO_WAKEUP_7_INT_INT_GPMCLK_MSK (0x00001)
#define IO_WKUP_CTRL_IO_WAKEUP_7_INT_INT_GPMCLK_POS (0)
#define IO_WKUP_CTRL_IO_WAKEUP_7_INT_RCLR		 (BASE_ADDRESS_IO_WKUP_CTRL + 0x0F4)
#define IO_WKUP_CTRL_IO_WAKEUP_7_INT_RCLR_INT_GPMCLK_RCLK_MSK (0x00001)
#define IO_WKUP_CTRL_IO_WAKEUP_7_INT_RCLR_INT_GPMCLK_RCLK_POS (0)
#define IO_WKUP_CTRL_IO_WAKEUP_8_CTRL0			 (BASE_ADDRESS_IO_WKUP_CTRL + 0x100)
#define IO_WKUP_CTRL_IO_WAKEUP_8_CTRL0_CLK_SELECT_MSK (0x00040)
#define IO_WKUP_CTRL_IO_WAKEUP_8_CTRL0_CLK_SELECT_POS (6)
#define IO_WKUP_CTRL_IO_WAKEUP_8_CTRL0_POL_CHANGE_MSK (0x00010)
#define IO_WKUP_CTRL_IO_WAKEUP_8_CTRL0_POL_CHANGE_POS (4)
#define IO_WKUP_CTRL_IO_WAKEUP_8_CTRL0_ASYNC_WAKEUP_MSK (0x00008)
#define IO_WKUP_CTRL_IO_WAKEUP_8_CTRL0_ASYNC_WAKEUP_POS (3)
#define IO_WKUP_CTRL_IO_WAKEUP_8_CTRL0_EDGE_KIND_MSK (0x00006)
#define IO_WKUP_CTRL_IO_WAKEUP_8_CTRL0_EDGE_KIND_POS (1)
#define IO_WKUP_CTRL_IO_WAKEUP_8_CTRL0_EDGE_EN_MSK (0x00001)
#define IO_WKUP_CTRL_IO_WAKEUP_8_CTRL0_EDGE_EN_POS (0)
#define IO_WKUP_CTRL_IO_WAKEUP_8_CTRL1			 (BASE_ADDRESS_IO_WKUP_CTRL + 0x104)
#define IO_WKUP_CTRL_IO_WAKEUP_8_CTRL1_WAKEUP_IO_SEL_MSK (0x0FC00)
#define IO_WKUP_CTRL_IO_WAKEUP_8_CTRL1_WAKEUP_IO_SEL_POS (10)
#define IO_WKUP_CTRL_IO_WAKEUP_8_EN				 (BASE_ADDRESS_IO_WKUP_CTRL + 0x108)
#define IO_WKUP_CTRL_IO_WAKEUP_8_EN_WAKEUP_EN_MSK (0x00001)
#define IO_WKUP_CTRL_IO_WAKEUP_8_EN_WAKEUP_EN_POS (0)
#define IO_WKUP_CTRL_IO_WAKEUP_8_INT_EN			 (BASE_ADDRESS_IO_WKUP_CTRL + 0x10C)
#define IO_WKUP_CTRL_IO_WAKEUP_8_INT_EN_INT_EN_MSK (0x00001)
#define IO_WKUP_CTRL_IO_WAKEUP_8_INT_EN_INT_EN_POS (0)
#define IO_WKUP_CTRL_IO_WAKEUP_8_INT			 (BASE_ADDRESS_IO_WKUP_CTRL + 0x110)
#define IO_WKUP_CTRL_IO_WAKEUP_8_INT_IO_RAW_DATA_MSK (0x00002)
#define IO_WKUP_CTRL_IO_WAKEUP_8_INT_IO_RAW_DATA_POS (1)
#define IO_WKUP_CTRL_IO_WAKEUP_8_INT_INT_GPMCLK_MSK (0x00001)
#define IO_WKUP_CTRL_IO_WAKEUP_8_INT_INT_GPMCLK_POS (0)
#define IO_WKUP_CTRL_IO_WAKEUP_8_INT_RCLR		 (BASE_ADDRESS_IO_WKUP_CTRL + 0x114)
#define IO_WKUP_CTRL_IO_WAKEUP_8_INT_RCLR_INT_GPMCLK_RCLK_MSK (0x00001)
#define IO_WKUP_CTRL_IO_WAKEUP_8_INT_RCLR_INT_GPMCLK_RCLK_POS (0)
#define IO_WKUP_CTRL_IO_WAKEUP_9_CTRL0			 (BASE_ADDRESS_IO_WKUP_CTRL + 0x120)
#define IO_WKUP_CTRL_IO_WAKEUP_9_CTRL0_CLK_SELECT_MSK (0x00040)
#define IO_WKUP_CTRL_IO_WAKEUP_9_CTRL0_CLK_SELECT_POS (6)
#define IO_WKUP_CTRL_IO_WAKEUP_9_CTRL0_POL_CHANGE_MSK (0x00010)
#define IO_WKUP_CTRL_IO_WAKEUP_9_CTRL0_POL_CHANGE_POS (4)
#define IO_WKUP_CTRL_IO_WAKEUP_9_CTRL0_ASYNC_WAKEUP_MSK (0x00008)
#define IO_WKUP_CTRL_IO_WAKEUP_9_CTRL0_ASYNC_WAKEUP_POS (3)
#define IO_WKUP_CTRL_IO_WAKEUP_9_CTRL0_EDGE_KIND_MSK (0x00006)
#define IO_WKUP_CTRL_IO_WAKEUP_9_CTRL0_EDGE_KIND_POS (1)
#define IO_WKUP_CTRL_IO_WAKEUP_9_CTRL0_EDGE_EN_MSK (0x00001)
#define IO_WKUP_CTRL_IO_WAKEUP_9_CTRL0_EDGE_EN_POS (0)
#define IO_WKUP_CTRL_IO_WAKEUP_9_CTRL1			 (BASE_ADDRESS_IO_WKUP_CTRL + 0x124)
#define IO_WKUP_CTRL_IO_WAKEUP_9_CTRL1_WAKEUP_IO_SEL_MSK (0x0FC00)
#define IO_WKUP_CTRL_IO_WAKEUP_9_CTRL1_WAKEUP_IO_SEL_POS (10)
#define IO_WKUP_CTRL_IO_WAKEUP_9_EN				 (BASE_ADDRESS_IO_WKUP_CTRL + 0x128)
#define IO_WKUP_CTRL_IO_WAKEUP_9_EN_WAKEUP_EN_MSK (0x00001)
#define IO_WKUP_CTRL_IO_WAKEUP_9_EN_WAKEUP_EN_POS (0)
#define IO_WKUP_CTRL_IO_WAKEUP_9_INT_EN			 (BASE_ADDRESS_IO_WKUP_CTRL + 0x12C)
#define IO_WKUP_CTRL_IO_WAKEUP_9_INT_EN_INT_EN_MSK (0x00001)
#define IO_WKUP_CTRL_IO_WAKEUP_9_INT_EN_INT_EN_POS (0)
#define IO_WKUP_CTRL_IO_WAKEUP_9_INT			 (BASE_ADDRESS_IO_WKUP_CTRL + 0x130)
#define IO_WKUP_CTRL_IO_WAKEUP_9_INT_IO_RAW_DATA_MSK (0x00002)
#define IO_WKUP_CTRL_IO_WAKEUP_9_INT_IO_RAW_DATA_POS (1)
#define IO_WKUP_CTRL_IO_WAKEUP_9_INT_INT_GPMCLK_MSK (0x00001)
#define IO_WKUP_CTRL_IO_WAKEUP_9_INT_INT_GPMCLK_POS (0)
#define IO_WKUP_CTRL_IO_WAKEUP_9_INT_RCLR		 (BASE_ADDRESS_IO_WKUP_CTRL + 0x134)
#define IO_WKUP_CTRL_IO_WAKEUP_9_INT_RCLR_INT_GPMCLK_RCLK_MSK (0x00001)
#define IO_WKUP_CTRL_IO_WAKEUP_9_INT_RCLR_INT_GPMCLK_RCLK_POS (0)
#define IO_WKUP_CTRL_IO_WAKEUP_UART0_CTRL		 (BASE_ADDRESS_IO_WKUP_CTRL + 0x140)
#define IO_WKUP_CTRL_IO_WAKEUP_UART0_CTRL_RTS_POL_MSK (0x00008)
#define IO_WKUP_CTRL_IO_WAKEUP_UART0_CTRL_RTS_POL_POS (3)
#define IO_WKUP_CTRL_IO_WAKEUP_UART0_CTRL_WKUP_RX_POL_MSK (0x00004)
#define IO_WKUP_CTRL_IO_WAKEUP_UART0_CTRL_WKUP_RX_POL_POS (2)
#define IO_WKUP_CTRL_IO_WAKEUP_UART0_CTRL_WKUP_INT_EN_MSK (0x00001)
#define IO_WKUP_CTRL_IO_WAKEUP_UART0_CTRL_WKUP_INT_EN_POS (0)
#define IO_WKUP_CTRL_IO_WAKEUP_UART0_IN_SEL		 (BASE_ADDRESS_IO_WKUP_CTRL + 0x144)
#define IO_WKUP_CTRL_IO_WAKEUP_UART0_IN_SEL_IN_SEL_MSK (0x00007)
#define IO_WKUP_CTRL_IO_WAKEUP_UART0_IN_SEL_IN_SEL_POS (0)
#define IO_WKUP_CTRL_IO_WAKEUP_UART0_INT		 (BASE_ADDRESS_IO_WKUP_CTRL + 0x148)
#define IO_WKUP_CTRL_IO_WAKEUP_UART0_INT_IO_WAKEUP_INT_MSK (0x00001)
#define IO_WKUP_CTRL_IO_WAKEUP_UART0_INT_IO_WAKEUP_INT_POS (0)
#define IO_WKUP_CTRL_IO_WAKEUP_UART0_INT_RCLR	 (BASE_ADDRESS_IO_WKUP_CTRL + 0x14C)
#define IO_WKUP_CTRL_IO_WAKEUP_UART0_INT_RCLR_IO_WAKEUP_INT_RCLR_MSK (0x00001)
#define IO_WKUP_CTRL_IO_WAKEUP_UART0_INT_RCLR_IO_WAKEUP_INT_RCLR_POS (0)
#define IO_WKUP_CTRL_IO_WAKEUP_UART1_CTRL		 (BASE_ADDRESS_IO_WKUP_CTRL + 0x150)
#define IO_WKUP_CTRL_IO_WAKEUP_UART1_CTRL_RTS_POL_MSK (0x00008)
#define IO_WKUP_CTRL_IO_WAKEUP_UART1_CTRL_RTS_POL_POS (3)
#define IO_WKUP_CTRL_IO_WAKEUP_UART1_CTRL_WKUP_RX_POL_MSK (0x00004)
#define IO_WKUP_CTRL_IO_WAKEUP_UART1_CTRL_WKUP_RX_POL_POS (2)
#define IO_WKUP_CTRL_IO_WAKEUP_UART1_CTRL_WKUP_INT_EN_MSK (0x00001)
#define IO_WKUP_CTRL_IO_WAKEUP_UART1_CTRL_WKUP_INT_EN_POS (0)
#define IO_WKUP_CTRL_IO_WAKEUP_UART1_IN_SEL		 (BASE_ADDRESS_IO_WKUP_CTRL + 0x154)
#define IO_WKUP_CTRL_IO_WAKEUP_UART1_IN_SEL_IN_SEL_MSK (0x00007)
#define IO_WKUP_CTRL_IO_WAKEUP_UART1_IN_SEL_IN_SEL_POS (0)
#define IO_WKUP_CTRL_IO_WAKEUP_UART1_INT		 (BASE_ADDRESS_IO_WKUP_CTRL + 0x158)
#define IO_WKUP_CTRL_IO_WAKEUP_UART1_INT_IO_WAKEUP_INT_MSK (0x00001)
#define IO_WKUP_CTRL_IO_WAKEUP_UART1_INT_IO_WAKEUP_INT_POS (0)
#define IO_WKUP_CTRL_IO_WAKEUP_UART1_INT_RCLR	 (BASE_ADDRESS_IO_WKUP_CTRL + 0x15C)
#define IO_WKUP_CTRL_IO_WAKEUP_UART1_INT_RCLR_IO_WAKEUP_INT_RCLR_MSK (0x00001)
#define IO_WKUP_CTRL_IO_WAKEUP_UART1_INT_RCLR_IO_WAKEUP_INT_RCLR_POS (0)
#define IO_WKUP_CTRL_IO_WAKEUP_KEYPAD_CTRL0		 (BASE_ADDRESS_IO_WKUP_CTRL + 0x170)
#define IO_WKUP_CTRL_IO_WAKEUP_KEYPAD_CTRL0_KEYPAD_WAKEUP_CLK_SEL_MSK (0x10000)
#define IO_WKUP_CTRL_IO_WAKEUP_KEYPAD_CTRL0_KEYPAD_WAKEUP_CLK_SEL_POS (16)
#define IO_WKUP_CTRL_IO_WAKEUP_KEYPAD_CTRL0_KEYPAD_WAKEUP_INT_EN_MSK (0x04000)
#define IO_WKUP_CTRL_IO_WAKEUP_KEYPAD_CTRL0_KEYPAD_WAKEUP_INT_EN_POS (14)
#define IO_WKUP_CTRL_IO_WAKEUP_KEYPAD_CTRL0_DEBOUNCE_MAX_VAL_MSK (0x03FFC)
#define IO_WKUP_CTRL_IO_WAKEUP_KEYPAD_CTRL0_DEBOUNCE_MAX_VAL_POS (2)
#define IO_WKUP_CTRL_IO_WAKEUP_KEYPAD_CTRL0_KAYPAD_WAKEUP_START_VAL_CAPTURE_MSK (0x00002)
#define IO_WKUP_CTRL_IO_WAKEUP_KEYPAD_CTRL0_KAYPAD_WAKEUP_START_VAL_CAPTURE_POS (1)
#define IO_WKUP_CTRL_IO_WAKEUP_KEYPAD_CTRL0_KEYPAD_WAKEUP_EN_MSK (0x00001)
#define IO_WKUP_CTRL_IO_WAKEUP_KEYPAD_CTRL0_KEYPAD_WAKEUP_EN_POS (0)
#define IO_WKUP_CTRL_IO_WAKEUP_KEYPAD_START_DATA_VAL (BASE_ADDRESS_IO_WKUP_CTRL + 0x174)
#define IO_WKUP_CTRL_IO_WAKEUP_KEYPAD_START_DATA_VAL_KEYPAD_START_DATA_VAL_MSK (0x003FF)
#define IO_WKUP_CTRL_IO_WAKEUP_KEYPAD_START_DATA_VAL_KEYPAD_START_DATA_VAL_POS (0)
#define IO_WKUP_CTRL_IO_WAKEUP_KEYPAD_INT_STAT	 (BASE_ADDRESS_IO_WKUP_CTRL + 0x178)
#define IO_WKUP_CTRL_IO_WAKEUP_KEYPAD_INT_STAT_KEYPAD_WAKEUP_EN_STAT_MSK (0x80000000)
#define IO_WKUP_CTRL_IO_WAKEUP_KEYPAD_INT_STAT_KEYPAD_WAKEUP_EN_STAT_POS (31)
#define IO_WKUP_CTRL_IO_WAKEUP_KEYPAD_INT_STAT_KEYPAD_WAKEUP_INT_DIFF_ARRAY_MSK (0x00FFC)
#define IO_WKUP_CTRL_IO_WAKEUP_KEYPAD_INT_STAT_KEYPAD_WAKEUP_INT_DIFF_ARRAY_POS (2)
#define IO_WKUP_CTRL_IO_WAKEUP_KEYPAD_INT_STAT_KEYPAD_WAKEUP_INT_ASYNC_MSK (0x00002)
#define IO_WKUP_CTRL_IO_WAKEUP_KEYPAD_INT_STAT_KEYPAD_WAKEUP_INT_ASYNC_POS (1)
#define IO_WKUP_CTRL_IO_WAKEUP_KEYPAD_INT_STAT_KEYPAD_WAKEUP_INT_GPMCLK_MSK (0x00001)
#define IO_WKUP_CTRL_IO_WAKEUP_KEYPAD_INT_STAT_KEYPAD_WAKEUP_INT_GPMCLK_POS (0)
#define IO_WKUP_CTRL_IO_WAKEUP_KEYPAD_INT_STAT_RCLR (BASE_ADDRESS_IO_WKUP_CTRL + 0x17C)
#define IO_WKUP_CTRL_IO_WAKEUP_KEYPAD_INT_STAT_RCLR_KEYPAD_WAKEUP_EN_STAT_RCLR_MSK (0x80000000)
#define IO_WKUP_CTRL_IO_WAKEUP_KEYPAD_INT_STAT_RCLR_KEYPAD_WAKEUP_EN_STAT_RCLR_POS (31)
#define IO_WKUP_CTRL_IO_WAKEUP_KEYPAD_INT_STAT_RCLR_KEYPAD_WAKEUP_INT_DIFF_ARRAY_RCLR_MSK (0x00FFC)
#define IO_WKUP_CTRL_IO_WAKEUP_KEYPAD_INT_STAT_RCLR_KEYPAD_WAKEUP_INT_DIFF_ARRAY_RCLR_POS (2)
#define IO_WKUP_CTRL_IO_WAKEUP_KEYPAD_INT_STAT_RCLR_KEYPAD_WAKEUP_INT_ASYNC_RCLR_MSK (0x00002)
#define IO_WKUP_CTRL_IO_WAKEUP_KEYPAD_INT_STAT_RCLR_KEYPAD_WAKEUP_INT_ASYNC_RCLR_POS (1)
#define IO_WKUP_CTRL_IO_WAKEUP_KEYPAD_INT_STAT_RCLR_KEYPAD_WAKEUP_INT_GPMCLK_RCLR_MSK (0x00001)
#define IO_WKUP_CTRL_IO_WAKEUP_KEYPAD_INT_STAT_RCLR_KEYPAD_WAKEUP_INT_GPMCLK_RCLR_POS (0)
#define IO_WKUP_CTRL_IO_WAKEUP_KEYPAD_IO_SEL0	 (BASE_ADDRESS_IO_WKUP_CTRL + 0x180)
#define IO_WKUP_CTRL_IO_WAKEUP_KEYPAD_IO_SEL0_KEYPAD_WAKEUP_IO_SEL7_MSK (0x04000)
#define IO_WKUP_CTRL_IO_WAKEUP_KEYPAD_IO_SEL0_KEYPAD_WAKEUP_IO_SEL7_POS (14)
#define IO_WKUP_CTRL_IO_WAKEUP_KEYPAD_IO_SEL0_KEYPAD_WAKEUP_IO_SEL6_MSK (0x01000)
#define IO_WKUP_CTRL_IO_WAKEUP_KEYPAD_IO_SEL0_KEYPAD_WAKEUP_IO_SEL6_POS (12)
#define IO_WKUP_CTRL_IO_WAKEUP_KEYPAD_IO_SEL0_KEYPAD_WAKEUP_IO_SEL5_MSK (0x00400)
#define IO_WKUP_CTRL_IO_WAKEUP_KEYPAD_IO_SEL0_KEYPAD_WAKEUP_IO_SEL5_POS (10)
#define IO_WKUP_CTRL_IO_WAKEUP_KEYPAD_IO_SEL0_KEYPAD_WAKEUP_IO_SEL4_MSK (0x00100)
#define IO_WKUP_CTRL_IO_WAKEUP_KEYPAD_IO_SEL0_KEYPAD_WAKEUP_IO_SEL4_POS (8)
#define IO_WKUP_CTRL_IO_WAKEUP_KEYPAD_IO_SEL0_KEYPAD_WAKEUP_IO_SEL3_MSK (0x00040)
#define IO_WKUP_CTRL_IO_WAKEUP_KEYPAD_IO_SEL0_KEYPAD_WAKEUP_IO_SEL3_POS (6)
#define IO_WKUP_CTRL_IO_WAKEUP_KEYPAD_IO_SEL0_KEYPAD_WAKEUP_IO_SEL2_MSK (0x00010)
#define IO_WKUP_CTRL_IO_WAKEUP_KEYPAD_IO_SEL0_KEYPAD_WAKEUP_IO_SEL2_POS (4)
#define IO_WKUP_CTRL_IO_WAKEUP_KEYPAD_IO_SEL0_KEYPAD_WAKEUP_IO_SEL1_MSK (0x00004)
#define IO_WKUP_CTRL_IO_WAKEUP_KEYPAD_IO_SEL0_KEYPAD_WAKEUP_IO_SEL1_POS (2)
#define IO_WKUP_CTRL_IO_WAKEUP_KEYPAD_IO_SEL0_KEYPAD_WAKEUP_IO_SEL0_MSK (0x00001)
#define IO_WKUP_CTRL_IO_WAKEUP_KEYPAD_IO_SEL0_KEYPAD_WAKEUP_IO_SEL0_POS (0)
#define IO_WKUP_CTRL_IO_WAKEUP_KEYPAD_IO_SEL1	 (BASE_ADDRESS_IO_WKUP_CTRL + 0x184)
#define IO_WKUP_CTRL_IO_WAKEUP_KEYPAD_IO_SEL1_KEYPAD_WAKEUP_IO_SEL9_MSK (0x00004)
#define IO_WKUP_CTRL_IO_WAKEUP_KEYPAD_IO_SEL1_KEYPAD_WAKEUP_IO_SEL9_POS (2)
#define IO_WKUP_CTRL_IO_WAKEUP_KEYPAD_IO_SEL1_KEYPAD_WAKEUP_IO_SEL8_MSK (0x00001)
#define IO_WKUP_CTRL_IO_WAKEUP_KEYPAD_IO_SEL1_KEYPAD_WAKEUP_IO_SEL8_POS (0)
#define IO_WKUP_CTRL_IO_EXTRET_STAT				 (BASE_ADDRESS_IO_WKUP_CTRL + 0x190)
#define IO_WKUP_CTRL_IO_EXTRET_STAT_EXTRET_0_MSK (0x00001)
#define IO_WKUP_CTRL_IO_EXTRET_STAT_EXTRET_0_POS (0)
#define BASE_ADDRESS_URCLK_CFG					 0xBC111FA0
#define URCLK_CFG_URCLK_CFG						 (BASE_ADDRESS_URCLK_CFG + 0x000)
#define URCLK_CFG_URCLK_CFG_RING_OSC_UR_EN_MSK	 (0x00001)
#define URCLK_CFG_URCLK_CFG_RING_OSC_UR_EN_POS	 (0)
#define URCLK_CFG_URCLK_CFG_RING_OSC_UR_TUNE_MSK (0x0000E)
#define URCLK_CFG_URCLK_CFG_RING_OSC_UR_TUNE_POS (1)
#define URCLK_CFG_URCLK_DIV_CFG					 (BASE_ADDRESS_URCLK_CFG + 0x004)
#define URCLK_CFG_URCLK_DIV_CFG_URCLK_DIV_SEL_MSK (0x00007)
#define URCLK_CFG_URCLK_DIV_CFG_URCLK_DIV_SEL_POS (0)
#define BASE_ADDRESS_UART3_CFG					 0xBC111FC0
#define UART3_CFG_UART3_CLK_SEL					 (BASE_ADDRESS_UART3_CFG + 0x000)
#define UART3_CFG_UART3_CLK_SEL_MUX_UART_CLK_SEL_MSK (0x00002)
#define UART3_CFG_UART3_CLK_SEL_MUX_UART_CLK_SEL_POS (1)
#define UART3_CFG_UART3_CLK_SEL_MUX_XO_URCLK_SEL_MSK (0x00001)
#define UART3_CFG_UART3_CLK_SEL_MUX_XO_URCLK_SEL_POS (0)
#define UART3_CFG_UART3_CTRL					 (BASE_ADDRESS_UART3_CFG + 0x004)
#define UART3_CFG_UART3_CTRL_UART3_IO_SEL_MSK	 (0x00002)
#define UART3_CFG_UART3_CTRL_UART3_IO_SEL_POS	 (1)
#define UART3_CFG_UART3_CTRL_UART3_EN_MSK		 (0x00001)
#define UART3_CFG_UART3_CTRL_UART3_EN_POS		 (0)
#define BASE_ADDRESS_UART3						 0xBC118000
#define UART3_UARTDR							 (BASE_ADDRESS_UART3 + 0x000)
#define UART3_UARTDR_DATA_MSK					 (0x000FF)
#define UART3_UARTDR_DATA_POS					 (0)
#define UART3_UARTDR_FE_MSK						 (0x00100)
#define UART3_UARTDR_FE_POS						 (8)
#define UART3_UARTDR_PE_MSK						 (0x00200)
#define UART3_UARTDR_PE_POS						 (9)
#define UART3_UARTDR_BE_MSK						 (0x00400)
#define UART3_UARTDR_BE_POS						 (10)
#define UART3_UARTDR_OE_MSK						 (0x00800)
#define UART3_UARTDR_OE_POS						 (11)
#define UART3_UARTRSR							 (BASE_ADDRESS_UART3 + 0x004)
#define UART3_UARTRSR_FE_MSK					 (0x00001)
#define UART3_UARTRSR_FE_POS					 (0)
#define UART3_UARTRSR_PE_MSK					 (0x00002)
#define UART3_UARTRSR_PE_POS					 (1)
#define UART3_UARTRSR_BE_MSK					 (0x00004)
#define UART3_UARTRSR_BE_POS					 (2)
#define UART3_UARTRSR_OE_MSK					 (0x00008)
#define UART3_UARTRSR_OE_POS					 (3)
#define UART3_UARTECR							 (BASE_ADDRESS_UART3 + 0x004)
#define UART3_UARTECR_CLEAR_ALL_MSK				 (0x000FF)
#define UART3_UARTECR_CLEAR_ALL_POS				 (0)
#define UART3_UARTFR							 (BASE_ADDRESS_UART3 + 0x018)
#define UART3_UARTFR_CTS_MSK					 (0x00001)
#define UART3_UARTFR_CTS_POS					 (0)
#define UART3_UARTFR_DSR_MSK					 (0x00002)
#define UART3_UARTFR_DSR_POS					 (1)
#define UART3_UARTFR_DCD_MSK					 (0x00004)
#define UART3_UARTFR_DCD_POS					 (2)
#define UART3_UARTFR_BUSY_MSK					 (0x00008)
#define UART3_UARTFR_BUSY_POS					 (3)
#define UART3_UARTFR_RXFE_MSK					 (0x00010)
#define UART3_UARTFR_RXFE_POS					 (4)
#define UART3_UARTFR_TXFF_MSK					 (0x00020)
#define UART3_UARTFR_TXFF_POS					 (5)
#define UART3_UARTFR_RXFF_MSK					 (0x00040)
#define UART3_UARTFR_RXFF_POS					 (6)
#define UART3_UARTFR_TXFE_MSK					 (0x00080)
#define UART3_UARTFR_TXFE_POS					 (7)
#define UART3_UARTFR_RI_MSK						 (0x00100)
#define UART3_UARTFR_RI_POS						 (8)
#define UART3_UARTILPR							 (BASE_ADDRESS_UART3 + 0x020)
#define UART3_UARTILPR_ILPDVSR_MSK				 (0x000FF)
#define UART3_UARTILPR_ILPDVSR_POS				 (0)
#define UART3_UARTIBRD							 (BASE_ADDRESS_UART3 + 0x024)
#define UART3_UARTIBRD_BAUD_DIVINT_MSK			 (0x0FFFF)
#define UART3_UARTIBRD_BAUD_DIVINT_POS			 (0)
#define UART3_UARTFBRD							 (BASE_ADDRESS_UART3 + 0x028)
#define UART3_UARTFBRD_BAUD_DIVFRAC_MSK			 (0x0003F)
#define UART3_UARTFBRD_BAUD_DIVFRAC_POS			 (0)
#define UART3_UARTLCR_H							 (BASE_ADDRESS_UART3 + 0x02c)
#define UART3_UARTLCR_H_BRK_MSK					 (0x00001)
#define UART3_UARTLCR_H_BRK_POS					 (0)
#define UART3_UARTLCR_H_PEN_MSK					 (0x00002)
#define UART3_UARTLCR_H_PEN_POS					 (1)
#define UART3_UARTLCR_H_EPS_MSK					 (0x00004)
#define UART3_UARTLCR_H_EPS_POS					 (2)
#define UART3_UARTLCR_H_STP2_MSK				 (0x00008)
#define UART3_UARTLCR_H_STP2_POS				 (3)
#define UART3_UARTLCR_H_FEN_MSK					 (0x00010)
#define UART3_UARTLCR_H_FEN_POS					 (4)
#define UART3_UARTLCR_H_WLEN_MSK				 (0x00060)
#define UART3_UARTLCR_H_WLEN_POS				 (5)
#define UART3_UARTLCR_H_SPS_MSK					 (0x00080)
#define UART3_UARTLCR_H_SPS_POS					 (7)
#define UART3_UARTCR							 (BASE_ADDRESS_UART3 + 0x030)
#define UART3_UARTCR_UARTEN_MSK					 (0x00001)
#define UART3_UARTCR_UARTEN_POS					 (0)
#define UART3_UARTCR_SIREN_MSK					 (0x00002)
#define UART3_UARTCR_SIREN_POS					 (1)
#define UART3_UARTCR_SIRLP_MSK					 (0x00004)
#define UART3_UARTCR_SIRLP_POS					 (2)
#define UART3_UARTCR_LBE_MSK					 (0x00080)
#define UART3_UARTCR_LBE_POS					 (7)
#define UART3_UARTCR_TXE_MSK					 (0x00100)
#define UART3_UARTCR_TXE_POS					 (8)
#define UART3_UARTCR_RXE_MSK					 (0x00200)
#define UART3_UARTCR_RXE_POS					 (9)
#define UART3_UARTCR_DTR_MSK					 (0x00400)
#define UART3_UARTCR_DTR_POS					 (10)
#define UART3_UARTCR_RTS_MSK					 (0x00800)
#define UART3_UARTCR_RTS_POS					 (11)
#define UART3_UARTCR_OUT1_MSK					 (0x01000)
#define UART3_UARTCR_OUT1_POS					 (12)
#define UART3_UARTCR_OUT2_MSK					 (0x02000)
#define UART3_UARTCR_OUT2_POS					 (13)
#define UART3_UARTCR_RTSEN_MSK					 (0x04000)
#define UART3_UARTCR_RTSEN_POS					 (14)
#define UART3_UARTCR_CTSEN_MSK					 (0x08000)
#define UART3_UARTCR_CTSEN_POS					 (15)
#define UART3_UARTIFLS							 (BASE_ADDRESS_UART3 + 0x034)
#define UART3_UARTIFLS_TXIFLSEL_MSK				 (0x0000F)
#define UART3_UARTIFLS_TXIFLSEL_POS				 (0)
#define UART3_UARTIFLS_RXIFLSEL_MSK				 (0x000F0)
#define UART3_UARTIFLS_RXIFLSEL_POS				 (4)
#define UART3_UARTIMSC							 (BASE_ADDRESS_UART3 + 0x038)
#define UART3_UARTIMSC_RIMIM_MSK				 (0x00001)
#define UART3_UARTIMSC_RIMIM_POS				 (0)
#define UART3_UARTIMSC_CTSMIM_MSK				 (0x00002)
#define UART3_UARTIMSC_CTSMIM_POS				 (1)
#define UART3_UARTIMSC_DCDMIM_MSK				 (0x00004)
#define UART3_UARTIMSC_DCDMIM_POS				 (2)
#define UART3_UARTIMSC_DSRMIM_MSK				 (0x00008)
#define UART3_UARTIMSC_DSRMIM_POS				 (3)
#define UART3_UARTIMSC_RXIM_MSK					 (0x00010)
#define UART3_UARTIMSC_RXIM_POS					 (4)
#define UART3_UARTIMSC_TXIM_MSK					 (0x00020)
#define UART3_UARTIMSC_TXIM_POS					 (5)
#define UART3_UARTIMSC_RTIM_MSK					 (0x00040)
#define UART3_UARTIMSC_RTIM_POS					 (6)
#define UART3_UARTIMSC_FEIM_MSK					 (0x00080)
#define UART3_UARTIMSC_FEIM_POS					 (7)
#define UART3_UARTIMSC_PEIM_MSK					 (0x00100)
#define UART3_UARTIMSC_PEIM_POS					 (8)
#define UART3_UARTIMSC_BEIM_MSK					 (0x00200)
#define UART3_UARTIMSC_BEIM_POS					 (9)
#define UART3_UARTIMSC_OEIM_MSK					 (0x00400)
#define UART3_UARTIMSC_OEIM_POS					 (10)
#define UART3_UARTRIS							 (BASE_ADDRESS_UART3 + 0x03c)
#define UART3_UARTRIS_RIRMIS_MSK				 (0x00001)
#define UART3_UARTRIS_RIRMIS_POS				 (0)
#define UART3_UARTRIS_CTSRMIS_MSK				 (0x00002)
#define UART3_UARTRIS_CTSRMIS_POS				 (1)
#define UART3_UARTRIS_DCDRMIS_MSK				 (0x00004)
#define UART3_UARTRIS_DCDRMIS_POS				 (2)
#define UART3_UARTRIS_DSRRMIS_MSK				 (0x00008)
#define UART3_UARTRIS_DSRRMIS_POS				 (3)
#define UART3_UARTRIS_RXRIS_MSK					 (0x00010)
#define UART3_UARTRIS_RXRIS_POS					 (4)
#define UART3_UARTRIS_TXRIS_MSK					 (0x00020)
#define UART3_UARTRIS_TXRIS_POS					 (5)
#define UART3_UARTRIS_RTRIS_MSK					 (0x00040)
#define UART3_UARTRIS_RTRIS_POS					 (6)
#define UART3_UARTRIS_FERIS_MSK					 (0x00080)
#define UART3_UARTRIS_FERIS_POS					 (7)
#define UART3_UARTRIS_PERIS_MSK					 (0x00100)
#define UART3_UARTRIS_PERIS_POS					 (8)
#define UART3_UARTRIS_BERIS_MSK					 (0x00200)
#define UART3_UARTRIS_BERIS_POS					 (9)
#define UART3_UARTRIS_OERIS_MSK					 (0x00400)
#define UART3_UARTRIS_OERIS_POS					 (10)
#define UART3_UARTMIS							 (BASE_ADDRESS_UART3 + 0x040)
#define UART3_UARTMIS_RIMMIS_MSK				 (0x00001)
#define UART3_UARTMIS_RIMMIS_POS				 (0)
#define UART3_UARTMIS_CTSMMIS_MSK				 (0x00002)
#define UART3_UARTMIS_CTSMMIS_POS				 (1)
#define UART3_UARTMIS_DCDMMIS_MSK				 (0x00004)
#define UART3_UARTMIS_DCDMMIS_POS				 (2)
#define UART3_UARTMIS_DSRMMIS_MSK				 (0x00008)
#define UART3_UARTMIS_DSRMMIS_POS				 (3)
#define UART3_UARTMIS_RXMIS_MSK					 (0x00010)
#define UART3_UARTMIS_RXMIS_POS					 (4)
#define UART3_UARTMIS_TXMIS_MSK					 (0x00020)
#define UART3_UARTMIS_TXMIS_POS					 (5)
#define UART3_UARTMIS_RTMIS_MSK					 (0x00040)
#define UART3_UARTMIS_RTMIS_POS					 (6)
#define UART3_UARTMIS_FEMIS_MSK					 (0x00080)
#define UART3_UARTMIS_FEMIS_POS					 (7)
#define UART3_UARTMIS_PEMIS_MSK					 (0x00100)
#define UART3_UARTMIS_PEMIS_POS					 (8)
#define UART3_UARTMIS_BEMIS_MSK					 (0x00200)
#define UART3_UARTMIS_BEMIS_POS					 (9)
#define UART3_UARTMIS_OEMIS_MSK					 (0x00400)
#define UART3_UARTMIS_OEMIS_POS					 (10)
#define UART3_UARTICR							 (BASE_ADDRESS_UART3 + 0x044)
#define UART3_UARTICR_RIMIC_MSK					 (0x00001)
#define UART3_UARTICR_RIMIC_POS					 (0)
#define UART3_UARTICR_CTSMIC_MSK				 (0x00002)
#define UART3_UARTICR_CTSMIC_POS				 (1)
#define UART3_UARTICR_DCDMIC_MSK				 (0x00004)
#define UART3_UARTICR_DCDMIC_POS				 (2)
#define UART3_UARTICR_DSRMIC_MSK				 (0x00008)
#define UART3_UARTICR_DSRMIC_POS				 (3)
#define UART3_UARTICR_RXIC_MSK					 (0x00010)
#define UART3_UARTICR_RXIC_POS					 (4)
#define UART3_UARTICR_TXIC_MSK					 (0x00020)
#define UART3_UARTICR_TXIC_POS					 (5)
#define UART3_UARTICR_RTIC_MSK					 (0x00040)
#define UART3_UARTICR_RTIC_POS					 (6)
#define UART3_UARTICR_FEIC_MSK					 (0x00080)
#define UART3_UARTICR_FEIC_POS					 (7)
#define UART3_UARTICR_PEIC_MSK					 (0x00100)
#define UART3_UARTICR_PEIC_POS					 (8)
#define UART3_UARTICR_BEIC_MSK					 (0x00200)
#define UART3_UARTICR_BEIC_POS					 (9)
#define UART3_UARTICR_OEIC_MSK					 (0x00400)
#define UART3_UARTICR_OEIC_POS					 (10)
#define UART3_UARTICR_EN_REG_WR_MSK				 (0xFFFFFFFE)
#define UART3_UARTICR_EN_REG_WR_POS				 (1)
#define UART3_UARTICR_REG_WR_EN_STAT_MSK		 (0x00001)
#define UART3_UARTICR_REG_WR_EN_STAT_POS		 (0)
#define BASE_ADDRESS_AUX_ADC_B0					 0xBC111000
#define AUX_ADC_B0_B0_RESULT					 (BASE_ADDRESS_AUX_ADC_B0 + 0x000)
#define AUX_ADC_B0_B0_RESULT_B0_RESULT_MSK		 (0x00FFF)
#define AUX_ADC_B0_B0_RESULT_B0_RESULT_POS		 (0)
#define AUX_ADC_B0_B0_RESULT_AND_MARKER			 (BASE_ADDRESS_AUX_ADC_B0 + 0x004)
#define AUX_ADC_B0_B0_RESULT_AND_MARKER_B0_RESULT_MSK (0x00FFF)
#define AUX_ADC_B0_B0_RESULT_AND_MARKER_B0_RESULT_POS (0)
#define AUX_ADC_B0_B0_RESULT_AND_MARKER_B0_MARKER_MSK (0x01000)
#define AUX_ADC_B0_B0_RESULT_AND_MARKER_B0_MARKER_POS (12)
#define AUX_ADC_B0_B0_RESULT_AND_MARKER_CLR		 (BASE_ADDRESS_AUX_ADC_B0 + 0x008)
#define AUX_ADC_B0_B0_RESULT_AND_MARKER_CLR_B0_RESULT_MSK (0x00FFF)
#define AUX_ADC_B0_B0_RESULT_AND_MARKER_CLR_B0_RESULT_POS (0)
#define AUX_ADC_B0_B0_RESULT_AND_MARKER_CLR_B0_MARKER_MSK (0x01000)
#define AUX_ADC_B0_B0_RESULT_AND_MARKER_CLR_B0_MARKER_POS (12)
#define AUX_ADC_B0_B0_SOURCE_SELECT				 (BASE_ADDRESS_AUX_ADC_B0 + 0x00C)
#define AUX_ADC_B0_B0_SOURCE_SELECT_B0_SOURCE_SELECT_MSK (0x00007)
#define AUX_ADC_B0_B0_SOURCE_SELECT_B0_SOURCE_SELECT_POS (0)
#define AUX_ADC_B0_B0_CFG						 (BASE_ADDRESS_AUX_ADC_B0 + 0x010)
#define AUX_ADC_B0_B0_CFG_B0_EN_SAMPLE_MSK		 (0x00001)
#define AUX_ADC_B0_B0_CFG_B0_EN_SAMPLE_POS		 (0)
#define AUX_ADC_B0_B0_CFG_B0_EN_OVERWRITE_MSK	 (0x00002)
#define AUX_ADC_B0_B0_CFG_B0_EN_OVERWRITE_POS	 (1)
#define AUX_ADC_B0_B0_CFG_B0_EN_AGU_MSK			 (0x00004)
#define AUX_ADC_B0_B0_CFG_B0_EN_AGU_POS			 (2)
#define AUX_ADC_B0_B0_CFG_B0_AGU_ACCUMULATE_MSK	 (0x00008)
#define AUX_ADC_B0_B0_CFG_B0_AGU_ACCUMULATE_POS	 (3)
#define AUX_ADC_B0_B0_CFG_B0_EN_GATED_MSK		 (0x00010)
#define AUX_ADC_B0_B0_CFG_B0_EN_GATED_POS		 (4)
#define AUX_ADC_B0_B0_CFG_B0_AVG_PROGRAM_MSK	 (0x07F00)
#define AUX_ADC_B0_B0_CFG_B0_AVG_PROGRAM_POS	 (8)
#define AUX_ADC_B0_B0_CFG_B0_AVG_PROGRAM_EN_MSK	 (0x08000)
#define AUX_ADC_B0_B0_CFG_B0_AVG_PROGRAM_EN_POS	 (15)
#define AUX_ADC_B0_B0_AGU_STATUS				 (BASE_ADDRESS_AUX_ADC_B0 + 0x014)
#define AUX_ADC_B0_B0_AGU_STATUS_B0_AGU_STATUS_MSK (0x1FFFFF)
#define AUX_ADC_B0_B0_AGU_STATUS_B0_AGU_STATUS_POS (0)
#define AUX_ADC_B0_B0_AVG_CNT					 (BASE_ADDRESS_AUX_ADC_B0 + 0x018)
#define AUX_ADC_B0_B0_AVG_CNT_B0_AVG_CNT_MSK	 (0x0007F)
#define AUX_ADC_B0_B0_AVG_CNT_B0_AVG_CNT_POS	 (0)
#define AUX_ADC_B0_B0_AVG_ACC					 (BASE_ADDRESS_AUX_ADC_B0 + 0x01C)
#define AUX_ADC_B0_B0_AVG_ACC_B0_AVG_ACC_MSK	 (0x7FFFF)
#define AUX_ADC_B0_B0_AVG_ACC_B0_AVG_ACC_POS	 (0)
#define AUX_ADC_B0_B0_AVG_64_RESULT				 (BASE_ADDRESS_AUX_ADC_B0 + 0x020)
#define AUX_ADC_B0_B0_AVG_64_RESULT_B0_AVG_64_RESULT_MSK (0x00FFF)
#define AUX_ADC_B0_B0_AVG_64_RESULT_B0_AVG_64_RESULT_POS (0)
#define AUX_ADC_B0_B0_AVG_MAX					 (BASE_ADDRESS_AUX_ADC_B0 + 0x024)
#define AUX_ADC_B0_B0_AVG_MAX_B0_AVG_MAX_MSK	 (0x00FFF)
#define AUX_ADC_B0_B0_AVG_MAX_B0_AVG_MAX_POS	 (0)
#define AUX_ADC_B0_B0_AVG_MIN					 (BASE_ADDRESS_AUX_ADC_B0 + 0x028)
#define AUX_ADC_B0_B0_AVG_MIN_B0_AVG_MIN_MSK	 (0x00FFF)
#define AUX_ADC_B0_B0_AVG_MIN_B0_AVG_MIN_POS	 (0)
#define AUX_ADC_B0_B0_ALRM_CFG					 (BASE_ADDRESS_AUX_ADC_B0 + 0x02C)
#define AUX_ADC_B0_B0_ALRM_CFG_B0_ALRM_TH_MSK	 (0x00FFF)
#define AUX_ADC_B0_B0_ALRM_CFG_B0_ALRM_TH_POS	 (0)
#define AUX_ADC_B0_B0_ALRM_CFG_B0_ALRM_EN_TH_HIGH_MSK (0x01000)
#define AUX_ADC_B0_B0_ALRM_CFG_B0_ALRM_EN_TH_HIGH_POS (12)
#define AUX_ADC_B0_B0_ALRM_CFG_B0_ALRM_EN_TH_LOW_MSK (0x02000)
#define AUX_ADC_B0_B0_ALRM_CFG_B0_ALRM_EN_TH_LOW_POS (13)
#define AUX_ADC_B0_B0_ALRM_CFG_B0_AVG8_ALRM_EN_TH_HIGH_MSK (0x04000)
#define AUX_ADC_B0_B0_ALRM_CFG_B0_AVG8_ALRM_EN_TH_HIGH_POS (14)
#define AUX_ADC_B0_B0_ALRM_CFG_B0_AVG8_ALRM_EN_TH_LOW_MSK (0x08000)
#define AUX_ADC_B0_B0_ALRM_CFG_B0_AVG8_ALRM_EN_TH_LOW_POS (15)
#define AUX_ADC_B0_B0_ALRM_READ					 (BASE_ADDRESS_AUX_ADC_B0 + 0x030)
#define AUX_ADC_B0_B0_ALRM_READ_B0_ALRM_READ_MSK (0x00FFF)
#define AUX_ADC_B0_B0_ALRM_READ_B0_ALRM_READ_POS (0)
#define AUX_ADC_B0_B0_IRPT						 (BASE_ADDRESS_AUX_ADC_B0 + 0x034)
#define AUX_ADC_B0_B0_IRPT_AVG_DONE_MSK			 (0x00001)
#define AUX_ADC_B0_B0_IRPT_AVG_DONE_POS			 (0)
#define AUX_ADC_B0_B0_IRPT_ALRM_MSK				 (0x00002)
#define AUX_ADC_B0_B0_IRPT_ALRM_POS				 (1)
#define AUX_ADC_B0_B0_IRPT_OVERWRITE_MSK		 (0x00004)
#define AUX_ADC_B0_B0_IRPT_OVERWRITE_POS		 (2)
#define AUX_ADC_B0_B0_IRPT_RETENTION_FAILURE_MSK (0x00008)
#define AUX_ADC_B0_B0_IRPT_RETENTION_FAILURE_POS (3)
#define AUX_ADC_B0_B0_IRPT_CLR					 (BASE_ADDRESS_AUX_ADC_B0 + 0x038)
#define AUX_ADC_B0_B0_IRPT_CLR_AVG_DONE_MSK		 (0x00001)
#define AUX_ADC_B0_B0_IRPT_CLR_AVG_DONE_POS		 (0)
#define AUX_ADC_B0_B0_IRPT_CLR_ALRM_MSK			 (0x00002)
#define AUX_ADC_B0_B0_IRPT_CLR_ALRM_POS			 (1)
#define AUX_ADC_B0_B0_IRPT_CLR_OVERWRITE_MSK	 (0x00004)
#define AUX_ADC_B0_B0_IRPT_CLR_OVERWRITE_POS	 (2)
#define AUX_ADC_B0_B0_IRPT_CLR_RETENTION_FAILURE_MSK (0x00008)
#define AUX_ADC_B0_B0_IRPT_CLR_RETENTION_FAILURE_POS (3)
#define AUX_ADC_B0_B0_IRPT_EN					 (BASE_ADDRESS_AUX_ADC_B0 + 0x03C)
#define AUX_ADC_B0_B0_IRPT_EN_AVG_DONE_MSK		 (0x00001)
#define AUX_ADC_B0_B0_IRPT_EN_AVG_DONE_POS		 (0)
#define AUX_ADC_B0_B0_IRPT_EN_ALRM_MSK			 (0x00002)
#define AUX_ADC_B0_B0_IRPT_EN_ALRM_POS			 (1)
#define AUX_ADC_B0_B0_IRPT_EN_OVERWRITE_MSK		 (0x00004)
#define AUX_ADC_B0_B0_IRPT_EN_OVERWRITE_POS		 (2)
#define AUX_ADC_B0_B0_IRPT_EN_RETENTION_FAILURE_MSK (0x00008)
#define AUX_ADC_B0_B0_IRPT_EN_RETENTION_FAILURE_POS (3)
#define BASE_ADDRESS_AUX_ADC_B1					 0xBC111040
#define AUX_ADC_B1_B1_RESULT					 (BASE_ADDRESS_AUX_ADC_B1 + 0x000)
#define AUX_ADC_B1_B1_RESULT_B1_RESULT_MSK		 (0x00FFF)
#define AUX_ADC_B1_B1_RESULT_B1_RESULT_POS		 (0)
#define AUX_ADC_B1_B1_RESULT_AND_MARKER			 (BASE_ADDRESS_AUX_ADC_B1 + 0x004)
#define AUX_ADC_B1_B1_RESULT_AND_MARKER_B1_RESULT_MSK (0x00FFF)
#define AUX_ADC_B1_B1_RESULT_AND_MARKER_B1_RESULT_POS (0)
#define AUX_ADC_B1_B1_RESULT_AND_MARKER_B1_MARKER_MSK (0x01000)
#define AUX_ADC_B1_B1_RESULT_AND_MARKER_B1_MARKER_POS (12)
#define AUX_ADC_B1_B1_RESULT_AND_MARKER_CLR		 (BASE_ADDRESS_AUX_ADC_B1 + 0x008)
#define AUX_ADC_B1_B1_RESULT_AND_MARKER_CLR_B1_RESULT_MSK (0x00FFF)
#define AUX_ADC_B1_B1_RESULT_AND_MARKER_CLR_B1_RESULT_POS (0)
#define AUX_ADC_B1_B1_RESULT_AND_MARKER_CLR_B1_MARKER_MSK (0x01000)
#define AUX_ADC_B1_B1_RESULT_AND_MARKER_CLR_B1_MARKER_POS (12)
#define AUX_ADC_B1_B1_SOURCE_SELECT				 (BASE_ADDRESS_AUX_ADC_B1 + 0x00C)
#define AUX_ADC_B1_B1_SOURCE_SELECT_B1_SOURCE_SELECT_MSK (0x00007)
#define AUX_ADC_B1_B1_SOURCE_SELECT_B1_SOURCE_SELECT_POS (0)
#define AUX_ADC_B1_B1_CFG						 (BASE_ADDRESS_AUX_ADC_B1 + 0x010)
#define AUX_ADC_B1_B1_CFG_B1_EN_SAMPLE_MSK		 (0x00001)
#define AUX_ADC_B1_B1_CFG_B1_EN_SAMPLE_POS		 (0)
#define AUX_ADC_B1_B1_CFG_B1_EN_OVERWRITE_MSK	 (0x00002)
#define AUX_ADC_B1_B1_CFG_B1_EN_OVERWRITE_POS	 (1)
#define AUX_ADC_B1_B1_CFG_B1_EN_AGU_MSK			 (0x00004)
#define AUX_ADC_B1_B1_CFG_B1_EN_AGU_POS			 (2)
#define AUX_ADC_B1_B1_CFG_B1_AGU_ACCUMULATE_MSK	 (0x00008)
#define AUX_ADC_B1_B1_CFG_B1_AGU_ACCUMULATE_POS	 (3)
#define AUX_ADC_B1_B1_CFG_B1_EN_GATED_MSK		 (0x00010)
#define AUX_ADC_B1_B1_CFG_B1_EN_GATED_POS		 (4)
#define AUX_ADC_B1_B1_CFG_B1_AVG_PROGRAM_MSK	 (0x07F00)
#define AUX_ADC_B1_B1_CFG_B1_AVG_PROGRAM_POS	 (8)
#define AUX_ADC_B1_B1_CFG_B1_AVG_PROGRAM_EN_MSK	 (0x08000)
#define AUX_ADC_B1_B1_CFG_B1_AVG_PROGRAM_EN_POS	 (15)
#define AUX_ADC_B1_B1_AGU_STATUS				 (BASE_ADDRESS_AUX_ADC_B1 + 0x014)
#define AUX_ADC_B1_B1_AGU_STATUS_B1_AGU_STATUS_MSK (0x1FFFFF)
#define AUX_ADC_B1_B1_AGU_STATUS_B1_AGU_STATUS_POS (0)
#define AUX_ADC_B1_B1_AVG_CNT					 (BASE_ADDRESS_AUX_ADC_B1 + 0x018)
#define AUX_ADC_B1_B1_AVG_CNT_B1_AVG_CNT_MSK	 (0x0007F)
#define AUX_ADC_B1_B1_AVG_CNT_B1_AVG_CNT_POS	 (0)
#define AUX_ADC_B1_B1_AVG_ACC					 (BASE_ADDRESS_AUX_ADC_B1 + 0x01C)
#define AUX_ADC_B1_B1_AVG_ACC_B1_AVG_ACC_MSK	 (0x7FFFF)
#define AUX_ADC_B1_B1_AVG_ACC_B1_AVG_ACC_POS	 (0)
#define AUX_ADC_B1_B1_AVG_64_RESULT				 (BASE_ADDRESS_AUX_ADC_B1 + 0x020)
#define AUX_ADC_B1_B1_AVG_64_RESULT_B1_AVG_64_RESULT_MSK (0x00FFF)
#define AUX_ADC_B1_B1_AVG_64_RESULT_B1_AVG_64_RESULT_POS (0)
#define AUX_ADC_B1_B1_AVG_MAX					 (BASE_ADDRESS_AUX_ADC_B1 + 0x024)
#define AUX_ADC_B1_B1_AVG_MAX_B1_AVG_MAX_MSK	 (0x00FFF)
#define AUX_ADC_B1_B1_AVG_MAX_B1_AVG_MAX_POS	 (0)
#define AUX_ADC_B1_B1_AVG_MIN					 (BASE_ADDRESS_AUX_ADC_B1 + 0x028)
#define AUX_ADC_B1_B1_AVG_MIN_B1_AVG_MIN_MSK	 (0x00FFF)
#define AUX_ADC_B1_B1_AVG_MIN_B1_AVG_MIN_POS	 (0)
#define AUX_ADC_B1_B1_ALRM_CFG					 (BASE_ADDRESS_AUX_ADC_B1 + 0x02C)
#define AUX_ADC_B1_B1_ALRM_CFG_B1_ALRM_TH_MSK	 (0x00FFF)
#define AUX_ADC_B1_B1_ALRM_CFG_B1_ALRM_TH_POS	 (0)
#define AUX_ADC_B1_B1_ALRM_CFG_B1_ALRM_EN_TH_HIGH_MSK (0x01000)
#define AUX_ADC_B1_B1_ALRM_CFG_B1_ALRM_EN_TH_HIGH_POS (12)
#define AUX_ADC_B1_B1_ALRM_CFG_B1_ALRM_EN_TH_LOW_MSK (0x02000)
#define AUX_ADC_B1_B1_ALRM_CFG_B1_ALRM_EN_TH_LOW_POS (13)
#define AUX_ADC_B1_B1_ALRM_CFG_B1_AVG8_ALRM_EN_TH_HIGH_MSK (0x04000)
#define AUX_ADC_B1_B1_ALRM_CFG_B1_AVG8_ALRM_EN_TH_HIGH_POS (14)
#define AUX_ADC_B1_B1_ALRM_CFG_B1_AVG8_ALRM_EN_TH_LOW_MSK (0x08000)
#define AUX_ADC_B1_B1_ALRM_CFG_B1_AVG8_ALRM_EN_TH_LOW_POS (15)
#define AUX_ADC_B1_B1_ALRM_READ					 (BASE_ADDRESS_AUX_ADC_B1 + 0x030)
#define AUX_ADC_B1_B1_ALRM_READ_B1_ALRM_READ_MSK (0x00FFF)
#define AUX_ADC_B1_B1_ALRM_READ_B1_ALRM_READ_POS (0)
#define AUX_ADC_B1_B1_IRPT						 (BASE_ADDRESS_AUX_ADC_B1 + 0x034)
#define AUX_ADC_B1_B1_IRPT_AVG_DONE_MSK			 (0x00001)
#define AUX_ADC_B1_B1_IRPT_AVG_DONE_POS			 (0)
#define AUX_ADC_B1_B1_IRPT_ALRM_MSK				 (0x00002)
#define AUX_ADC_B1_B1_IRPT_ALRM_POS				 (1)
#define AUX_ADC_B1_B1_IRPT_OVERWRITE_MSK		 (0x00004)
#define AUX_ADC_B1_B1_IRPT_OVERWRITE_POS		 (2)
#define AUX_ADC_B1_B1_IRPT_RETENTION_FAILURE_MSK (0x00008)
#define AUX_ADC_B1_B1_IRPT_RETENTION_FAILURE_POS (3)
#define AUX_ADC_B1_B1_IRPT_CLR					 (BASE_ADDRESS_AUX_ADC_B1 + 0x038)
#define AUX_ADC_B1_B1_IRPT_CLR_AVG_DONE_MSK		 (0x00001)
#define AUX_ADC_B1_B1_IRPT_CLR_AVG_DONE_POS		 (0)
#define AUX_ADC_B1_B1_IRPT_CLR_ALRM_MSK			 (0x00002)
#define AUX_ADC_B1_B1_IRPT_CLR_ALRM_POS			 (1)
#define AUX_ADC_B1_B1_IRPT_CLR_OVERWRITE_MSK	 (0x00004)
#define AUX_ADC_B1_B1_IRPT_CLR_OVERWRITE_POS	 (2)
#define AUX_ADC_B1_B1_IRPT_CLR_RETENTION_FAILURE_MSK (0x00008)
#define AUX_ADC_B1_B1_IRPT_CLR_RETENTION_FAILURE_POS (3)
#define AUX_ADC_B1_B1_IRPT_EN					 (BASE_ADDRESS_AUX_ADC_B1 + 0x03C)
#define AUX_ADC_B1_B1_IRPT_EN_AVG_DONE_MSK		 (0x00001)
#define AUX_ADC_B1_B1_IRPT_EN_AVG_DONE_POS		 (0)
#define AUX_ADC_B1_B1_IRPT_EN_ALRM_MSK			 (0x00002)
#define AUX_ADC_B1_B1_IRPT_EN_ALRM_POS			 (1)
#define AUX_ADC_B1_B1_IRPT_EN_OVERWRITE_MSK		 (0x00004)
#define AUX_ADC_B1_B1_IRPT_EN_OVERWRITE_POS		 (2)
#define AUX_ADC_B1_B1_IRPT_EN_RETENTION_FAILURE_MSK (0x00008)
#define AUX_ADC_B1_B1_IRPT_EN_RETENTION_FAILURE_POS (3)
#define BASE_ADDRESS_AUX_ADC_B2					 0xBC111080
#define AUX_ADC_B2_B2_RESULT					 (BASE_ADDRESS_AUX_ADC_B2 + 0x000)
#define AUX_ADC_B2_B2_RESULT_B2_RESULT_MSK		 (0x00FFF)
#define AUX_ADC_B2_B2_RESULT_B2_RESULT_POS		 (0)
#define AUX_ADC_B2_B2_RESULT_AND_MARKER			 (BASE_ADDRESS_AUX_ADC_B2 + 0x004)
#define AUX_ADC_B2_B2_RESULT_AND_MARKER_B2_RESULT_MSK (0x00FFF)
#define AUX_ADC_B2_B2_RESULT_AND_MARKER_B2_RESULT_POS (0)
#define AUX_ADC_B2_B2_RESULT_AND_MARKER_B2_MARKER_MSK (0x01000)
#define AUX_ADC_B2_B2_RESULT_AND_MARKER_B2_MARKER_POS (12)
#define AUX_ADC_B2_B2_RESULT_AND_MARKER_CLR		 (BASE_ADDRESS_AUX_ADC_B2 + 0x008)
#define AUX_ADC_B2_B2_RESULT_AND_MARKER_CLR_B2_RESULT_MSK (0x00FFF)
#define AUX_ADC_B2_B2_RESULT_AND_MARKER_CLR_B2_RESULT_POS (0)
#define AUX_ADC_B2_B2_RESULT_AND_MARKER_CLR_B2_MARKER_MSK (0x01000)
#define AUX_ADC_B2_B2_RESULT_AND_MARKER_CLR_B2_MARKER_POS (12)
#define AUX_ADC_B2_B2_SOURCE_SELECT				 (BASE_ADDRESS_AUX_ADC_B2 + 0x00C)
#define AUX_ADC_B2_B2_SOURCE_SELECT_B2_SOURCE_SELECT_MSK (0x00007)
#define AUX_ADC_B2_B2_SOURCE_SELECT_B2_SOURCE_SELECT_POS (0)
#define AUX_ADC_B2_B2_CFG						 (BASE_ADDRESS_AUX_ADC_B2 + 0x010)
#define AUX_ADC_B2_B2_CFG_B2_EN_SAMPLE_MSK		 (0x00001)
#define AUX_ADC_B2_B2_CFG_B2_EN_SAMPLE_POS		 (0)
#define AUX_ADC_B2_B2_CFG_B2_EN_OVERWRITE_MSK	 (0x00002)
#define AUX_ADC_B2_B2_CFG_B2_EN_OVERWRITE_POS	 (1)
#define AUX_ADC_B2_B2_CFG_B2_EN_AGU_MSK			 (0x00004)
#define AUX_ADC_B2_B2_CFG_B2_EN_AGU_POS			 (2)
#define AUX_ADC_B2_B2_CFG_B2_AGU_ACCUMULATE_MSK	 (0x00008)
#define AUX_ADC_B2_B2_CFG_B2_AGU_ACCUMULATE_POS	 (3)
#define AUX_ADC_B2_B2_CFG_B2_EN_GATED_MSK		 (0x00010)
#define AUX_ADC_B2_B2_CFG_B2_EN_GATED_POS		 (4)
#define AUX_ADC_B2_B2_CFG_B2_AVG_PROGRAM_MSK	 (0x07F00)
#define AUX_ADC_B2_B2_CFG_B2_AVG_PROGRAM_POS	 (8)
#define AUX_ADC_B2_B2_CFG_B2_AVG_PROGRAM_EN_MSK	 (0x08000)
#define AUX_ADC_B2_B2_CFG_B2_AVG_PROGRAM_EN_POS	 (15)
#define AUX_ADC_B2_B2_AGU_STATUS				 (BASE_ADDRESS_AUX_ADC_B2 + 0x014)
#define AUX_ADC_B2_B2_AGU_STATUS_B2_AGU_STATUS_MSK (0x1FFFFF)
#define AUX_ADC_B2_B2_AGU_STATUS_B2_AGU_STATUS_POS (0)
#define AUX_ADC_B2_B2_AVG_CNT					 (BASE_ADDRESS_AUX_ADC_B2 + 0x018)
#define AUX_ADC_B2_B2_AVG_CNT_B2_AVG_CNT_MSK	 (0x0007F)
#define AUX_ADC_B2_B2_AVG_CNT_B2_AVG_CNT_POS	 (0)
#define AUX_ADC_B2_B2_AVG_ACC					 (BASE_ADDRESS_AUX_ADC_B2 + 0x01C)
#define AUX_ADC_B2_B2_AVG_ACC_B2_AVG_ACC_MSK	 (0x7FFFF)
#define AUX_ADC_B2_B2_AVG_ACC_B2_AVG_ACC_POS	 (0)
#define AUX_ADC_B2_B2_AVG_64_RESULT				 (BASE_ADDRESS_AUX_ADC_B2 + 0x020)
#define AUX_ADC_B2_B2_AVG_64_RESULT_B2_AVG_64_RESULT_MSK (0x00FFF)
#define AUX_ADC_B2_B2_AVG_64_RESULT_B2_AVG_64_RESULT_POS (0)
#define AUX_ADC_B2_B2_AVG_MAX					 (BASE_ADDRESS_AUX_ADC_B2 + 0x024)
#define AUX_ADC_B2_B2_AVG_MAX_B2_AVG_MAX_MSK	 (0x00FFF)
#define AUX_ADC_B2_B2_AVG_MAX_B2_AVG_MAX_POS	 (0)
#define AUX_ADC_B2_B2_AVG_MIN					 (BASE_ADDRESS_AUX_ADC_B2 + 0x028)
#define AUX_ADC_B2_B2_AVG_MIN_B2_AVG_MIN_MSK	 (0x00FFF)
#define AUX_ADC_B2_B2_AVG_MIN_B2_AVG_MIN_POS	 (0)
#define AUX_ADC_B2_B2_ALRM_CFG					 (BASE_ADDRESS_AUX_ADC_B2 + 0x02C)
#define AUX_ADC_B2_B2_ALRM_CFG_B2_ALRM_TH_MSK	 (0x00FFF)
#define AUX_ADC_B2_B2_ALRM_CFG_B2_ALRM_TH_POS	 (0)
#define AUX_ADC_B2_B2_ALRM_CFG_B2_ALRM_EN_TH_HIGH_MSK (0x01000)
#define AUX_ADC_B2_B2_ALRM_CFG_B2_ALRM_EN_TH_HIGH_POS (12)
#define AUX_ADC_B2_B2_ALRM_CFG_B2_ALRM_EN_TH_LOW_MSK (0x02000)
#define AUX_ADC_B2_B2_ALRM_CFG_B2_ALRM_EN_TH_LOW_POS (13)
#define AUX_ADC_B2_B2_ALRM_CFG_B2_AVG8_ALRM_EN_TH_HIGH_MSK (0x04000)
#define AUX_ADC_B2_B2_ALRM_CFG_B2_AVG8_ALRM_EN_TH_HIGH_POS (14)
#define AUX_ADC_B2_B2_ALRM_CFG_B2_AVG8_ALRM_EN_TH_LOW_MSK (0x08000)
#define AUX_ADC_B2_B2_ALRM_CFG_B2_AVG8_ALRM_EN_TH_LOW_POS (15)
#define AUX_ADC_B2_B2_ALRM_READ					 (BASE_ADDRESS_AUX_ADC_B2 + 0x030)
#define AUX_ADC_B2_B2_ALRM_READ_B2_ALRM_READ_MSK (0x00FFF)
#define AUX_ADC_B2_B2_ALRM_READ_B2_ALRM_READ_POS (0)
#define AUX_ADC_B2_B2_IRPT						 (BASE_ADDRESS_AUX_ADC_B2 + 0x034)
#define AUX_ADC_B2_B2_IRPT_AVG_DONE_MSK			 (0x00001)
#define AUX_ADC_B2_B2_IRPT_AVG_DONE_POS			 (0)
#define AUX_ADC_B2_B2_IRPT_ALRM_MSK				 (0x00002)
#define AUX_ADC_B2_B2_IRPT_ALRM_POS				 (1)
#define AUX_ADC_B2_B2_IRPT_OVERWRITE_MSK		 (0x00004)
#define AUX_ADC_B2_B2_IRPT_OVERWRITE_POS		 (2)
#define AUX_ADC_B2_B2_IRPT_RETENTION_FAILURE_MSK (0x00008)
#define AUX_ADC_B2_B2_IRPT_RETENTION_FAILURE_POS (3)
#define AUX_ADC_B2_B2_IRPT_CLR					 (BASE_ADDRESS_AUX_ADC_B2 + 0x038)
#define AUX_ADC_B2_B2_IRPT_CLR_AVG_DONE_MSK		 (0x00001)
#define AUX_ADC_B2_B2_IRPT_CLR_AVG_DONE_POS		 (0)
#define AUX_ADC_B2_B2_IRPT_CLR_ALRM_MSK			 (0x00002)
#define AUX_ADC_B2_B2_IRPT_CLR_ALRM_POS			 (1)
#define AUX_ADC_B2_B2_IRPT_CLR_OVERWRITE_MSK	 (0x00004)
#define AUX_ADC_B2_B2_IRPT_CLR_OVERWRITE_POS	 (2)
#define AUX_ADC_B2_B2_IRPT_CLR_RETENTION_FAILURE_MSK (0x00008)
#define AUX_ADC_B2_B2_IRPT_CLR_RETENTION_FAILURE_POS (3)
#define AUX_ADC_B2_B2_IRPT_EN					 (BASE_ADDRESS_AUX_ADC_B2 + 0x03C)
#define AUX_ADC_B2_B2_IRPT_EN_AVG_DONE_MSK		 (0x00001)
#define AUX_ADC_B2_B2_IRPT_EN_AVG_DONE_POS		 (0)
#define AUX_ADC_B2_B2_IRPT_EN_ALRM_MSK			 (0x00002)
#define AUX_ADC_B2_B2_IRPT_EN_ALRM_POS			 (1)
#define AUX_ADC_B2_B2_IRPT_EN_OVERWRITE_MSK		 (0x00004)
#define AUX_ADC_B2_B2_IRPT_EN_OVERWRITE_POS		 (2)
#define AUX_ADC_B2_B2_IRPT_EN_RETENTION_FAILURE_MSK (0x00008)
#define AUX_ADC_B2_B2_IRPT_EN_RETENTION_FAILURE_POS (3)
#define BASE_ADDRESS_AUX_ADC_B3					 0xBC1110C0
#define AUX_ADC_B3_B3_RESULT					 (BASE_ADDRESS_AUX_ADC_B3 + 0x000)
#define AUX_ADC_B3_B3_RESULT_B3_RESULT_MSK		 (0x00FFF)
#define AUX_ADC_B3_B3_RESULT_B3_RESULT_POS		 (0)
#define AUX_ADC_B3_B3_RESULT_AND_MARKER			 (BASE_ADDRESS_AUX_ADC_B3 + 0x004)
#define AUX_ADC_B3_B3_RESULT_AND_MARKER_B3_RESULT_MSK (0x00FFF)
#define AUX_ADC_B3_B3_RESULT_AND_MARKER_B3_RESULT_POS (0)
#define AUX_ADC_B3_B3_RESULT_AND_MARKER_B3_MARKER_MSK (0x01000)
#define AUX_ADC_B3_B3_RESULT_AND_MARKER_B3_MARKER_POS (12)
#define AUX_ADC_B3_B3_RESULT_AND_MARKER_CLR		 (BASE_ADDRESS_AUX_ADC_B3 + 0x008)
#define AUX_ADC_B3_B3_RESULT_AND_MARKER_CLR_B3_RESULT_MSK (0x00FFF)
#define AUX_ADC_B3_B3_RESULT_AND_MARKER_CLR_B3_RESULT_POS (0)
#define AUX_ADC_B3_B3_RESULT_AND_MARKER_CLR_B3_MARKER_MSK (0x01000)
#define AUX_ADC_B3_B3_RESULT_AND_MARKER_CLR_B3_MARKER_POS (12)
#define AUX_ADC_B3_B3_SOURCE_SELECT				 (BASE_ADDRESS_AUX_ADC_B3 + 0x00C)
#define AUX_ADC_B3_B3_SOURCE_SELECT_B3_SOURCE_SELECT_MSK (0x00007)
#define AUX_ADC_B3_B3_SOURCE_SELECT_B3_SOURCE_SELECT_POS (0)
#define AUX_ADC_B3_B3_CFG						 (BASE_ADDRESS_AUX_ADC_B3 + 0x010)
#define AUX_ADC_B3_B3_CFG_B3_EN_SAMPLE_MSK		 (0x00001)
#define AUX_ADC_B3_B3_CFG_B3_EN_SAMPLE_POS		 (0)
#define AUX_ADC_B3_B3_CFG_B3_EN_OVERWRITE_MSK	 (0x00002)
#define AUX_ADC_B3_B3_CFG_B3_EN_OVERWRITE_POS	 (1)
#define AUX_ADC_B3_B3_CFG_B3_EN_AGU_MSK			 (0x00004)
#define AUX_ADC_B3_B3_CFG_B3_EN_AGU_POS			 (2)
#define AUX_ADC_B3_B3_CFG_B3_AGU_ACCUMULATE_MSK	 (0x00008)
#define AUX_ADC_B3_B3_CFG_B3_AGU_ACCUMULATE_POS	 (3)
#define AUX_ADC_B3_B3_CFG_B3_EN_GATED_MSK		 (0x00010)
#define AUX_ADC_B3_B3_CFG_B3_EN_GATED_POS		 (4)
#define AUX_ADC_B3_B3_CFG_B3_AVG_PROGRAM_MSK	 (0x07F00)
#define AUX_ADC_B3_B3_CFG_B3_AVG_PROGRAM_POS	 (8)
#define AUX_ADC_B3_B3_CFG_B3_AVG_PROGRAM_EN_MSK	 (0x08000)
#define AUX_ADC_B3_B3_CFG_B3_AVG_PROGRAM_EN_POS	 (15)
#define AUX_ADC_B3_B3_AGU_STATUS				 (BASE_ADDRESS_AUX_ADC_B3 + 0x014)
#define AUX_ADC_B3_B3_AGU_STATUS_B3_AGU_STATUS_MSK (0x1FFFFF)
#define AUX_ADC_B3_B3_AGU_STATUS_B3_AGU_STATUS_POS (0)
#define AUX_ADC_B3_B3_AVG_CNT					 (BASE_ADDRESS_AUX_ADC_B3 + 0x018)
#define AUX_ADC_B3_B3_AVG_CNT_B3_AVG_CNT_MSK	 (0x0007F)
#define AUX_ADC_B3_B3_AVG_CNT_B3_AVG_CNT_POS	 (0)
#define AUX_ADC_B3_B3_AVG_ACC					 (BASE_ADDRESS_AUX_ADC_B3 + 0x01C)
#define AUX_ADC_B3_B3_AVG_ACC_B3_AVG_ACC_MSK	 (0x7FFFF)
#define AUX_ADC_B3_B3_AVG_ACC_B3_AVG_ACC_POS	 (0)
#define AUX_ADC_B3_B3_AVG_64_RESULT				 (BASE_ADDRESS_AUX_ADC_B3 + 0x020)
#define AUX_ADC_B3_B3_AVG_64_RESULT_B3_AVG_64_RESULT_MSK (0x00FFF)
#define AUX_ADC_B3_B3_AVG_64_RESULT_B3_AVG_64_RESULT_POS (0)
#define AUX_ADC_B3_B3_AVG_MAX					 (BASE_ADDRESS_AUX_ADC_B3 + 0x024)
#define AUX_ADC_B3_B3_AVG_MAX_B3_AVG_MAX_MSK	 (0x00FFF)
#define AUX_ADC_B3_B3_AVG_MAX_B3_AVG_MAX_POS	 (0)
#define AUX_ADC_B3_B3_AVG_MIN					 (BASE_ADDRESS_AUX_ADC_B3 + 0x028)
#define AUX_ADC_B3_B3_AVG_MIN_B3_AVG_MIN_MSK	 (0x00FFF)
#define AUX_ADC_B3_B3_AVG_MIN_B3_AVG_MIN_POS	 (0)
#define AUX_ADC_B3_B3_ALRM_CFG					 (BASE_ADDRESS_AUX_ADC_B3 + 0x02C)
#define AUX_ADC_B3_B3_ALRM_CFG_B3_ALRM_TH_MSK	 (0x00FFF)
#define AUX_ADC_B3_B3_ALRM_CFG_B3_ALRM_TH_POS	 (0)
#define AUX_ADC_B3_B3_ALRM_CFG_B3_ALRM_EN_TH_HIGH_MSK (0x01000)
#define AUX_ADC_B3_B3_ALRM_CFG_B3_ALRM_EN_TH_HIGH_POS (12)
#define AUX_ADC_B3_B3_ALRM_CFG_B3_ALRM_EN_TH_LOW_MSK (0x02000)
#define AUX_ADC_B3_B3_ALRM_CFG_B3_ALRM_EN_TH_LOW_POS (13)
#define AUX_ADC_B3_B3_ALRM_CFG_B3_AVG8_ALRM_EN_TH_HIGH_MSK (0x04000)
#define AUX_ADC_B3_B3_ALRM_CFG_B3_AVG8_ALRM_EN_TH_HIGH_POS (14)
#define AUX_ADC_B3_B3_ALRM_CFG_B3_AVG8_ALRM_EN_TH_LOW_MSK (0x08000)
#define AUX_ADC_B3_B3_ALRM_CFG_B3_AVG8_ALRM_EN_TH_LOW_POS (15)
#define AUX_ADC_B3_B3_ALRM_READ					 (BASE_ADDRESS_AUX_ADC_B3 + 0x030)
#define AUX_ADC_B3_B3_ALRM_READ_B3_ALRM_READ_MSK (0x00FFF)
#define AUX_ADC_B3_B3_ALRM_READ_B3_ALRM_READ_POS (0)
#define AUX_ADC_B3_B3_IRPT						 (BASE_ADDRESS_AUX_ADC_B3 + 0x034)
#define AUX_ADC_B3_B3_IRPT_AVG_DONE_MSK			 (0x00001)
#define AUX_ADC_B3_B3_IRPT_AVG_DONE_POS			 (0)
#define AUX_ADC_B3_B3_IRPT_ALRM_MSK				 (0x00002)
#define AUX_ADC_B3_B3_IRPT_ALRM_POS				 (1)
#define AUX_ADC_B3_B3_IRPT_OVERWRITE_MSK		 (0x00004)
#define AUX_ADC_B3_B3_IRPT_OVERWRITE_POS		 (2)
#define AUX_ADC_B3_B3_IRPT_RETENTION_FAILURE_MSK (0x00008)
#define AUX_ADC_B3_B3_IRPT_RETENTION_FAILURE_POS (3)
#define AUX_ADC_B3_B3_IRPT_CLR					 (BASE_ADDRESS_AUX_ADC_B3 + 0x038)
#define AUX_ADC_B3_B3_IRPT_CLR_AVG_DONE_MSK		 (0x00001)
#define AUX_ADC_B3_B3_IRPT_CLR_AVG_DONE_POS		 (0)
#define AUX_ADC_B3_B3_IRPT_CLR_ALRM_MSK			 (0x00002)
#define AUX_ADC_B3_B3_IRPT_CLR_ALRM_POS			 (1)
#define AUX_ADC_B3_B3_IRPT_CLR_OVERWRITE_MSK	 (0x00004)
#define AUX_ADC_B3_B3_IRPT_CLR_OVERWRITE_POS	 (2)
#define AUX_ADC_B3_B3_IRPT_CLR_RETENTION_FAILURE_MSK (0x00008)
#define AUX_ADC_B3_B3_IRPT_CLR_RETENTION_FAILURE_POS (3)
#define AUX_ADC_B3_B3_IRPT_EN					 (BASE_ADDRESS_AUX_ADC_B3 + 0x03C)
#define AUX_ADC_B3_B3_IRPT_EN_AVG_DONE_MSK		 (0x00001)
#define AUX_ADC_B3_B3_IRPT_EN_AVG_DONE_POS		 (0)
#define AUX_ADC_B3_B3_IRPT_EN_ALRM_MSK			 (0x00002)
#define AUX_ADC_B3_B3_IRPT_EN_ALRM_POS			 (1)
#define AUX_ADC_B3_B3_IRPT_EN_OVERWRITE_MSK		 (0x00004)
#define AUX_ADC_B3_B3_IRPT_EN_OVERWRITE_POS		 (2)
#define AUX_ADC_B3_B3_IRPT_EN_RETENTION_FAILURE_MSK (0x00008)
#define AUX_ADC_B3_B3_IRPT_EN_RETENTION_FAILURE_POS (3)
#define BASE_ADDRESS_AUX_ADC_B4					 0xBC111100
#define AUX_ADC_B4_B4_RESULT					 (BASE_ADDRESS_AUX_ADC_B4 + 0x000)
#define AUX_ADC_B4_B4_RESULT_B4_RESULT_MSK		 (0x00FFF)
#define AUX_ADC_B4_B4_RESULT_B4_RESULT_POS		 (0)
#define AUX_ADC_B4_B4_RESULT_AND_MARKER			 (BASE_ADDRESS_AUX_ADC_B4 + 0x004)
#define AUX_ADC_B4_B4_RESULT_AND_MARKER_B4_RESULT_MSK (0x00FFF)
#define AUX_ADC_B4_B4_RESULT_AND_MARKER_B4_RESULT_POS (0)
#define AUX_ADC_B4_B4_RESULT_AND_MARKER_B4_MARKER_MSK (0x01000)
#define AUX_ADC_B4_B4_RESULT_AND_MARKER_B4_MARKER_POS (12)
#define AUX_ADC_B4_B4_RESULT_AND_MARKER_CLR		 (BASE_ADDRESS_AUX_ADC_B4 + 0x008)
#define AUX_ADC_B4_B4_RESULT_AND_MARKER_CLR_B4_RESULT_MSK (0x00FFF)
#define AUX_ADC_B4_B4_RESULT_AND_MARKER_CLR_B4_RESULT_POS (0)
#define AUX_ADC_B4_B4_RESULT_AND_MARKER_CLR_B4_MARKER_MSK (0x01000)
#define AUX_ADC_B4_B4_RESULT_AND_MARKER_CLR_B4_MARKER_POS (12)
#define AUX_ADC_B4_B4_SOURCE_SELECT				 (BASE_ADDRESS_AUX_ADC_B4 + 0x00C)
#define AUX_ADC_B4_B4_SOURCE_SELECT_B4_SOURCE_SELECT_MSK (0x00007)
#define AUX_ADC_B4_B4_SOURCE_SELECT_B4_SOURCE_SELECT_POS (0)
#define AUX_ADC_B4_B4_CFG						 (BASE_ADDRESS_AUX_ADC_B4 + 0x010)
#define AUX_ADC_B4_B4_CFG_B4_EN_SAMPLE_MSK		 (0x00001)
#define AUX_ADC_B4_B4_CFG_B4_EN_SAMPLE_POS		 (0)
#define AUX_ADC_B4_B4_CFG_B4_EN_OVERWRITE_MSK	 (0x00002)
#define AUX_ADC_B4_B4_CFG_B4_EN_OVERWRITE_POS	 (1)
#define AUX_ADC_B4_B4_CFG_B4_EN_AGU_MSK			 (0x00004)
#define AUX_ADC_B4_B4_CFG_B4_EN_AGU_POS			 (2)
#define AUX_ADC_B4_B4_CFG_B4_AGU_ACCUMULATE_MSK	 (0x00008)
#define AUX_ADC_B4_B4_CFG_B4_AGU_ACCUMULATE_POS	 (3)
#define AUX_ADC_B4_B4_CFG_B4_EN_GATED_MSK		 (0x00010)
#define AUX_ADC_B4_B4_CFG_B4_EN_GATED_POS		 (4)
#define AUX_ADC_B4_B4_CFG_B4_AVG_PROGRAM_MSK	 (0x07F00)
#define AUX_ADC_B4_B4_CFG_B4_AVG_PROGRAM_POS	 (8)
#define AUX_ADC_B4_B4_CFG_B4_AVG_PROGRAM_EN_MSK	 (0x08000)
#define AUX_ADC_B4_B4_CFG_B4_AVG_PROGRAM_EN_POS	 (15)
#define AUX_ADC_B4_B4_AGU_STATUS				 (BASE_ADDRESS_AUX_ADC_B4 + 0x014)
#define AUX_ADC_B4_B4_AGU_STATUS_B4_AGU_STATUS_MSK (0x1FFFFF)
#define AUX_ADC_B4_B4_AGU_STATUS_B4_AGU_STATUS_POS (0)
#define AUX_ADC_B4_B4_AVG_CNT					 (BASE_ADDRESS_AUX_ADC_B4 + 0x018)
#define AUX_ADC_B4_B4_AVG_CNT_B4_AVG_CNT_MSK	 (0x0007F)
#define AUX_ADC_B4_B4_AVG_CNT_B4_AVG_CNT_POS	 (0)
#define AUX_ADC_B4_B4_AVG_ACC					 (BASE_ADDRESS_AUX_ADC_B4 + 0x01C)
#define AUX_ADC_B4_B4_AVG_ACC_B4_AVG_ACC_MSK	 (0x7FFFF)
#define AUX_ADC_B4_B4_AVG_ACC_B4_AVG_ACC_POS	 (0)
#define AUX_ADC_B4_B4_AVG_64_RESULT				 (BASE_ADDRESS_AUX_ADC_B4 + 0x020)
#define AUX_ADC_B4_B4_AVG_64_RESULT_B4_AVG_64_RESULT_MSK (0x00FFF)
#define AUX_ADC_B4_B4_AVG_64_RESULT_B4_AVG_64_RESULT_POS (0)
#define AUX_ADC_B4_B4_AVG_MAX					 (BASE_ADDRESS_AUX_ADC_B4 + 0x024)
#define AUX_ADC_B4_B4_AVG_MAX_B4_AVG_MAX_MSK	 (0x00FFF)
#define AUX_ADC_B4_B4_AVG_MAX_B4_AVG_MAX_POS	 (0)
#define AUX_ADC_B4_B4_AVG_MIN					 (BASE_ADDRESS_AUX_ADC_B4 + 0x028)
#define AUX_ADC_B4_B4_AVG_MIN_B4_AVG_MIN_MSK	 (0x00FFF)
#define AUX_ADC_B4_B4_AVG_MIN_B4_AVG_MIN_POS	 (0)
#define AUX_ADC_B4_B4_ALRM_CFG					 (BASE_ADDRESS_AUX_ADC_B4 + 0x02C)
#define AUX_ADC_B4_B4_ALRM_CFG_B4_ALRM_TH_MSK	 (0x00FFF)
#define AUX_ADC_B4_B4_ALRM_CFG_B4_ALRM_TH_POS	 (0)
#define AUX_ADC_B4_B4_ALRM_CFG_B4_ALRM_EN_TH_HIGH_MSK (0x01000)
#define AUX_ADC_B4_B4_ALRM_CFG_B4_ALRM_EN_TH_HIGH_POS (12)
#define AUX_ADC_B4_B4_ALRM_CFG_B4_ALRM_EN_TH_LOW_MSK (0x02000)
#define AUX_ADC_B4_B4_ALRM_CFG_B4_ALRM_EN_TH_LOW_POS (13)
#define AUX_ADC_B4_B4_ALRM_CFG_B4_AVG8_ALRM_EN_TH_HIGH_MSK (0x04000)
#define AUX_ADC_B4_B4_ALRM_CFG_B4_AVG8_ALRM_EN_TH_HIGH_POS (14)
#define AUX_ADC_B4_B4_ALRM_CFG_B4_AVG8_ALRM_EN_TH_LOW_MSK (0x08000)
#define AUX_ADC_B4_B4_ALRM_CFG_B4_AVG8_ALRM_EN_TH_LOW_POS (15)
#define AUX_ADC_B4_B4_ALRM_READ					 (BASE_ADDRESS_AUX_ADC_B4 + 0x030)
#define AUX_ADC_B4_B4_ALRM_READ_B4_ALRM_READ_MSK (0x00FFF)
#define AUX_ADC_B4_B4_ALRM_READ_B4_ALRM_READ_POS (0)
#define AUX_ADC_B4_B4_IRPT						 (BASE_ADDRESS_AUX_ADC_B4 + 0x034)
#define AUX_ADC_B4_B4_IRPT_AVG_DONE_MSK			 (0x00001)
#define AUX_ADC_B4_B4_IRPT_AVG_DONE_POS			 (0)
#define AUX_ADC_B4_B4_IRPT_ALRM_MSK				 (0x00002)
#define AUX_ADC_B4_B4_IRPT_ALRM_POS				 (1)
#define AUX_ADC_B4_B4_IRPT_OVERWRITE_MSK		 (0x00004)
#define AUX_ADC_B4_B4_IRPT_OVERWRITE_POS		 (2)
#define AUX_ADC_B4_B4_IRPT_RETENTION_FAILURE_MSK (0x00008)
#define AUX_ADC_B4_B4_IRPT_RETENTION_FAILURE_POS (3)
#define AUX_ADC_B4_B4_IRPT_CLR					 (BASE_ADDRESS_AUX_ADC_B4 + 0x038)
#define AUX_ADC_B4_B4_IRPT_CLR_AVG_DONE_MSK		 (0x00001)
#define AUX_ADC_B4_B4_IRPT_CLR_AVG_DONE_POS		 (0)
#define AUX_ADC_B4_B4_IRPT_CLR_ALRM_MSK			 (0x00002)
#define AUX_ADC_B4_B4_IRPT_CLR_ALRM_POS			 (1)
#define AUX_ADC_B4_B4_IRPT_CLR_OVERWRITE_MSK	 (0x00004)
#define AUX_ADC_B4_B4_IRPT_CLR_OVERWRITE_POS	 (2)
#define AUX_ADC_B4_B4_IRPT_CLR_RETENTION_FAILURE_MSK (0x00008)
#define AUX_ADC_B4_B4_IRPT_CLR_RETENTION_FAILURE_POS (3)
#define AUX_ADC_B4_B4_IRPT_EN					 (BASE_ADDRESS_AUX_ADC_B4 + 0x03C)
#define AUX_ADC_B4_B4_IRPT_EN_AVG_DONE_MSK		 (0x00001)
#define AUX_ADC_B4_B4_IRPT_EN_AVG_DONE_POS		 (0)
#define AUX_ADC_B4_B4_IRPT_EN_ALRM_MSK			 (0x00002)
#define AUX_ADC_B4_B4_IRPT_EN_ALRM_POS			 (1)
#define AUX_ADC_B4_B4_IRPT_EN_OVERWRITE_MSK		 (0x00004)
#define AUX_ADC_B4_B4_IRPT_EN_OVERWRITE_POS		 (2)
#define AUX_ADC_B4_B4_IRPT_EN_RETENTION_FAILURE_MSK (0x00008)
#define AUX_ADC_B4_B4_IRPT_EN_RETENTION_FAILURE_POS (3)
#define BASE_ADDRESS_AUX_ADC_B5					 0xBC111140
#define AUX_ADC_B5_B5_RESULT					 (BASE_ADDRESS_AUX_ADC_B5 + 0x000)
#define AUX_ADC_B5_B5_RESULT_B5_RESULT_MSK		 (0x00FFF)
#define AUX_ADC_B5_B5_RESULT_B5_RESULT_POS		 (0)
#define AUX_ADC_B5_B5_RESULT_AND_MARKER			 (BASE_ADDRESS_AUX_ADC_B5 + 0x004)
#define AUX_ADC_B5_B5_RESULT_AND_MARKER_B5_RESULT_MSK (0x00FFF)
#define AUX_ADC_B5_B5_RESULT_AND_MARKER_B5_RESULT_POS (0)
#define AUX_ADC_B5_B5_RESULT_AND_MARKER_B5_MARKER_MSK (0x01000)
#define AUX_ADC_B5_B5_RESULT_AND_MARKER_B5_MARKER_POS (12)
#define AUX_ADC_B5_B5_RESULT_AND_MARKER_CLR		 (BASE_ADDRESS_AUX_ADC_B5 + 0x008)
#define AUX_ADC_B5_B5_RESULT_AND_MARKER_CLR_B5_RESULT_MSK (0x00FFF)
#define AUX_ADC_B5_B5_RESULT_AND_MARKER_CLR_B5_RESULT_POS (0)
#define AUX_ADC_B5_B5_RESULT_AND_MARKER_CLR_B5_MARKER_MSK (0x01000)
#define AUX_ADC_B5_B5_RESULT_AND_MARKER_CLR_B5_MARKER_POS (12)
#define AUX_ADC_B5_B5_SOURCE_SELECT				 (BASE_ADDRESS_AUX_ADC_B5 + 0x00C)
#define AUX_ADC_B5_B5_SOURCE_SELECT_B5_SOURCE_SELECT_MSK (0x00007)
#define AUX_ADC_B5_B5_SOURCE_SELECT_B5_SOURCE_SELECT_POS (0)
#define AUX_ADC_B5_B5_CFG						 (BASE_ADDRESS_AUX_ADC_B5 + 0x010)
#define AUX_ADC_B5_B5_CFG_B5_EN_SAMPLE_MSK		 (0x00001)
#define AUX_ADC_B5_B5_CFG_B5_EN_SAMPLE_POS		 (0)
#define AUX_ADC_B5_B5_CFG_B5_EN_OVERWRITE_MSK	 (0x00002)
#define AUX_ADC_B5_B5_CFG_B5_EN_OVERWRITE_POS	 (1)
#define AUX_ADC_B5_B5_CFG_B5_EN_AGU_MSK			 (0x00004)
#define AUX_ADC_B5_B5_CFG_B5_EN_AGU_POS			 (2)
#define AUX_ADC_B5_B5_CFG_B5_AGU_ACCUMULATE_MSK	 (0x00008)
#define AUX_ADC_B5_B5_CFG_B5_AGU_ACCUMULATE_POS	 (3)
#define AUX_ADC_B5_B5_CFG_B5_EN_GATED_MSK		 (0x00010)
#define AUX_ADC_B5_B5_CFG_B5_EN_GATED_POS		 (4)
#define AUX_ADC_B5_B5_CFG_B5_AVG_PROGRAM_MSK	 (0x07F00)
#define AUX_ADC_B5_B5_CFG_B5_AVG_PROGRAM_POS	 (8)
#define AUX_ADC_B5_B5_CFG_B5_AVG_PROGRAM_EN_MSK	 (0x08000)
#define AUX_ADC_B5_B5_CFG_B5_AVG_PROGRAM_EN_POS	 (15)
#define AUX_ADC_B5_B5_AGU_STATUS				 (BASE_ADDRESS_AUX_ADC_B5 + 0x014)
#define AUX_ADC_B5_B5_AGU_STATUS_B5_AGU_STATUS_MSK (0x1FFFFF)
#define AUX_ADC_B5_B5_AGU_STATUS_B5_AGU_STATUS_POS (0)
#define AUX_ADC_B5_B5_AVG_CNT					 (BASE_ADDRESS_AUX_ADC_B5 + 0x018)
#define AUX_ADC_B5_B5_AVG_CNT_B5_AVG_CNT_MSK	 (0x0007F)
#define AUX_ADC_B5_B5_AVG_CNT_B5_AVG_CNT_POS	 (0)
#define AUX_ADC_B5_B5_AVG_ACC					 (BASE_ADDRESS_AUX_ADC_B5 + 0x01C)
#define AUX_ADC_B5_B5_AVG_ACC_B5_AVG_ACC_MSK	 (0x7FFFF)
#define AUX_ADC_B5_B5_AVG_ACC_B5_AVG_ACC_POS	 (0)
#define AUX_ADC_B5_B5_AVG_64_RESULT				 (BASE_ADDRESS_AUX_ADC_B5 + 0x020)
#define AUX_ADC_B5_B5_AVG_64_RESULT_B5_AVG_64_RESULT_MSK (0x00FFF)
#define AUX_ADC_B5_B5_AVG_64_RESULT_B5_AVG_64_RESULT_POS (0)
#define AUX_ADC_B5_B5_AVG_MAX					 (BASE_ADDRESS_AUX_ADC_B5 + 0x024)
#define AUX_ADC_B5_B5_AVG_MAX_B5_AVG_MAX_MSK	 (0x00FFF)
#define AUX_ADC_B5_B5_AVG_MAX_B5_AVG_MAX_POS	 (0)
#define AUX_ADC_B5_B5_AVG_MIN					 (BASE_ADDRESS_AUX_ADC_B5 + 0x028)
#define AUX_ADC_B5_B5_AVG_MIN_B5_AVG_MIN_MSK	 (0x00FFF)
#define AUX_ADC_B5_B5_AVG_MIN_B5_AVG_MIN_POS	 (0)
#define AUX_ADC_B5_B5_ALRM_CFG					 (BASE_ADDRESS_AUX_ADC_B5 + 0x02C)
#define AUX_ADC_B5_B5_ALRM_CFG_B5_ALRM_TH_MSK	 (0x00FFF)
#define AUX_ADC_B5_B5_ALRM_CFG_B5_ALRM_TH_POS	 (0)
#define AUX_ADC_B5_B5_ALRM_CFG_B5_ALRM_EN_TH_HIGH_MSK (0x01000)
#define AUX_ADC_B5_B5_ALRM_CFG_B5_ALRM_EN_TH_HIGH_POS (12)
#define AUX_ADC_B5_B5_ALRM_CFG_B5_ALRM_EN_TH_LOW_MSK (0x02000)
#define AUX_ADC_B5_B5_ALRM_CFG_B5_ALRM_EN_TH_LOW_POS (13)
#define AUX_ADC_B5_B5_ALRM_CFG_B5_AVG8_ALRM_EN_TH_HIGH_MSK (0x04000)
#define AUX_ADC_B5_B5_ALRM_CFG_B5_AVG8_ALRM_EN_TH_HIGH_POS (14)
#define AUX_ADC_B5_B5_ALRM_CFG_B5_AVG8_ALRM_EN_TH_LOW_MSK (0x08000)
#define AUX_ADC_B5_B5_ALRM_CFG_B5_AVG8_ALRM_EN_TH_LOW_POS (15)
#define AUX_ADC_B5_B5_ALRM_READ					 (BASE_ADDRESS_AUX_ADC_B5 + 0x030)
#define AUX_ADC_B5_B5_ALRM_READ_B5_ALRM_READ_MSK (0x00FFF)
#define AUX_ADC_B5_B5_ALRM_READ_B5_ALRM_READ_POS (0)
#define AUX_ADC_B5_B5_IRPT						 (BASE_ADDRESS_AUX_ADC_B5 + 0x034)
#define AUX_ADC_B5_B5_IRPT_AVG_DONE_MSK			 (0x00001)
#define AUX_ADC_B5_B5_IRPT_AVG_DONE_POS			 (0)
#define AUX_ADC_B5_B5_IRPT_ALRM_MSK				 (0x00002)
#define AUX_ADC_B5_B5_IRPT_ALRM_POS				 (1)
#define AUX_ADC_B5_B5_IRPT_OVERWRITE_MSK		 (0x00004)
#define AUX_ADC_B5_B5_IRPT_OVERWRITE_POS		 (2)
#define AUX_ADC_B5_B5_IRPT_RETENTION_FAILURE_MSK (0x00008)
#define AUX_ADC_B5_B5_IRPT_RETENTION_FAILURE_POS (3)
#define AUX_ADC_B5_B5_IRPT_CLR					 (BASE_ADDRESS_AUX_ADC_B5 + 0x038)
#define AUX_ADC_B5_B5_IRPT_CLR_AVG_DONE_MSK		 (0x00001)
#define AUX_ADC_B5_B5_IRPT_CLR_AVG_DONE_POS		 (0)
#define AUX_ADC_B5_B5_IRPT_CLR_ALRM_MSK			 (0x00002)
#define AUX_ADC_B5_B5_IRPT_CLR_ALRM_POS			 (1)
#define AUX_ADC_B5_B5_IRPT_CLR_OVERWRITE_MSK	 (0x00004)
#define AUX_ADC_B5_B5_IRPT_CLR_OVERWRITE_POS	 (2)
#define AUX_ADC_B5_B5_IRPT_CLR_RETENTION_FAILURE_MSK (0x00008)
#define AUX_ADC_B5_B5_IRPT_CLR_RETENTION_FAILURE_POS (3)
#define AUX_ADC_B5_B5_IRPT_EN					 (BASE_ADDRESS_AUX_ADC_B5 + 0x03C)
#define AUX_ADC_B5_B5_IRPT_EN_AVG_DONE_MSK		 (0x00001)
#define AUX_ADC_B5_B5_IRPT_EN_AVG_DONE_POS		 (0)
#define AUX_ADC_B5_B5_IRPT_EN_ALRM_MSK			 (0x00002)
#define AUX_ADC_B5_B5_IRPT_EN_ALRM_POS			 (1)
#define AUX_ADC_B5_B5_IRPT_EN_OVERWRITE_MSK		 (0x00004)
#define AUX_ADC_B5_B5_IRPT_EN_OVERWRITE_POS		 (2)
#define AUX_ADC_B5_B5_IRPT_EN_RETENTION_FAILURE_MSK (0x00008)
#define AUX_ADC_B5_B5_IRPT_EN_RETENTION_FAILURE_POS (3)
#define BASE_ADDRESS_AUX_ADC_B6					 0xBC111180
#define AUX_ADC_B6_B6_RESULT					 (BASE_ADDRESS_AUX_ADC_B6 + 0x000)
#define AUX_ADC_B6_B6_RESULT_B6_RESULT_MSK		 (0x00FFF)
#define AUX_ADC_B6_B6_RESULT_B6_RESULT_POS		 (0)
#define AUX_ADC_B6_B6_RESULT_AND_MARKER			 (BASE_ADDRESS_AUX_ADC_B6 + 0x004)
#define AUX_ADC_B6_B6_RESULT_AND_MARKER_B6_RESULT_MSK (0x00FFF)
#define AUX_ADC_B6_B6_RESULT_AND_MARKER_B6_RESULT_POS (0)
#define AUX_ADC_B6_B6_RESULT_AND_MARKER_B6_MARKER_MSK (0x01000)
#define AUX_ADC_B6_B6_RESULT_AND_MARKER_B6_MARKER_POS (12)
#define AUX_ADC_B6_B6_RESULT_AND_MARKER_CLR		 (BASE_ADDRESS_AUX_ADC_B6 + 0x008)
#define AUX_ADC_B6_B6_RESULT_AND_MARKER_CLR_B6_RESULT_MSK (0x00FFF)
#define AUX_ADC_B6_B6_RESULT_AND_MARKER_CLR_B6_RESULT_POS (0)
#define AUX_ADC_B6_B6_RESULT_AND_MARKER_CLR_B6_MARKER_MSK (0x01000)
#define AUX_ADC_B6_B6_RESULT_AND_MARKER_CLR_B6_MARKER_POS (12)
#define AUX_ADC_B6_B6_SOURCE_SELECT				 (BASE_ADDRESS_AUX_ADC_B6 + 0x00C)
#define AUX_ADC_B6_B6_SOURCE_SELECT_B6_SOURCE_SELECT_MSK (0x00007)
#define AUX_ADC_B6_B6_SOURCE_SELECT_B6_SOURCE_SELECT_POS (0)
#define AUX_ADC_B6_B6_CFG						 (BASE_ADDRESS_AUX_ADC_B6 + 0x010)
#define AUX_ADC_B6_B6_CFG_B6_EN_SAMPLE_MSK		 (0x00001)
#define AUX_ADC_B6_B6_CFG_B6_EN_SAMPLE_POS		 (0)
#define AUX_ADC_B6_B6_CFG_B6_EN_OVERWRITE_MSK	 (0x00002)
#define AUX_ADC_B6_B6_CFG_B6_EN_OVERWRITE_POS	 (1)
#define AUX_ADC_B6_B6_CFG_B6_EN_AGU_MSK			 (0x00004)
#define AUX_ADC_B6_B6_CFG_B6_EN_AGU_POS			 (2)
#define AUX_ADC_B6_B6_CFG_B6_AGU_ACCUMULATE_MSK	 (0x00008)
#define AUX_ADC_B6_B6_CFG_B6_AGU_ACCUMULATE_POS	 (3)
#define AUX_ADC_B6_B6_CFG_B6_EN_GATED_MSK		 (0x00010)
#define AUX_ADC_B6_B6_CFG_B6_EN_GATED_POS		 (4)
#define AUX_ADC_B6_B6_CFG_B6_AVG_PROGRAM_MSK	 (0x07F00)
#define AUX_ADC_B6_B6_CFG_B6_AVG_PROGRAM_POS	 (8)
#define AUX_ADC_B6_B6_CFG_B6_AVG_PROGRAM_EN_MSK	 (0x08000)
#define AUX_ADC_B6_B6_CFG_B6_AVG_PROGRAM_EN_POS	 (15)
#define AUX_ADC_B6_B6_AGU_STATUS				 (BASE_ADDRESS_AUX_ADC_B6 + 0x014)
#define AUX_ADC_B6_B6_AGU_STATUS_B6_AGU_STATUS_MSK (0x1FFFFF)
#define AUX_ADC_B6_B6_AGU_STATUS_B6_AGU_STATUS_POS (0)
#define AUX_ADC_B6_B6_AVG_CNT					 (BASE_ADDRESS_AUX_ADC_B6 + 0x018)
#define AUX_ADC_B6_B6_AVG_CNT_B6_AVG_CNT_MSK	 (0x0007F)
#define AUX_ADC_B6_B6_AVG_CNT_B6_AVG_CNT_POS	 (0)
#define AUX_ADC_B6_B6_AVG_ACC					 (BASE_ADDRESS_AUX_ADC_B6 + 0x01C)
#define AUX_ADC_B6_B6_AVG_ACC_B6_AVG_ACC_MSK	 (0x7FFFF)
#define AUX_ADC_B6_B6_AVG_ACC_B6_AVG_ACC_POS	 (0)
#define AUX_ADC_B6_B6_AVG_64_RESULT				 (BASE_ADDRESS_AUX_ADC_B6 + 0x020)
#define AUX_ADC_B6_B6_AVG_64_RESULT_B6_AVG_64_RESULT_MSK (0x00FFF)
#define AUX_ADC_B6_B6_AVG_64_RESULT_B6_AVG_64_RESULT_POS (0)
#define AUX_ADC_B6_B6_AVG_MAX					 (BASE_ADDRESS_AUX_ADC_B6 + 0x024)
#define AUX_ADC_B6_B6_AVG_MAX_B6_AVG_MAX_MSK	 (0x00FFF)
#define AUX_ADC_B6_B6_AVG_MAX_B6_AVG_MAX_POS	 (0)
#define AUX_ADC_B6_B6_AVG_MIN					 (BASE_ADDRESS_AUX_ADC_B6 + 0x028)
#define AUX_ADC_B6_B6_AVG_MIN_B6_AVG_MIN_MSK	 (0x00FFF)
#define AUX_ADC_B6_B6_AVG_MIN_B6_AVG_MIN_POS	 (0)
#define AUX_ADC_B6_B6_ALRM_CFG					 (BASE_ADDRESS_AUX_ADC_B6 + 0x02C)
#define AUX_ADC_B6_B6_ALRM_CFG_B6_ALRM_TH_MSK	 (0x00FFF)
#define AUX_ADC_B6_B6_ALRM_CFG_B6_ALRM_TH_POS	 (0)
#define AUX_ADC_B6_B6_ALRM_CFG_B6_ALRM_EN_TH_HIGH_MSK (0x01000)
#define AUX_ADC_B6_B6_ALRM_CFG_B6_ALRM_EN_TH_HIGH_POS (12)
#define AUX_ADC_B6_B6_ALRM_CFG_B6_ALRM_EN_TH_LOW_MSK (0x02000)
#define AUX_ADC_B6_B6_ALRM_CFG_B6_ALRM_EN_TH_LOW_POS (13)
#define AUX_ADC_B6_B6_ALRM_CFG_B6_AVG8_ALRM_EN_TH_HIGH_MSK (0x04000)
#define AUX_ADC_B6_B6_ALRM_CFG_B6_AVG8_ALRM_EN_TH_HIGH_POS (14)
#define AUX_ADC_B6_B6_ALRM_CFG_B6_AVG8_ALRM_EN_TH_LOW_MSK (0x08000)
#define AUX_ADC_B6_B6_ALRM_CFG_B6_AVG8_ALRM_EN_TH_LOW_POS (15)
#define AUX_ADC_B6_B6_ALRM_READ					 (BASE_ADDRESS_AUX_ADC_B6 + 0x030)
#define AUX_ADC_B6_B6_ALRM_READ_B6_ALRM_READ_MSK (0x00FFF)
#define AUX_ADC_B6_B6_ALRM_READ_B6_ALRM_READ_POS (0)
#define AUX_ADC_B6_B6_IRPT						 (BASE_ADDRESS_AUX_ADC_B6 + 0x034)
#define AUX_ADC_B6_B6_IRPT_AVG_DONE_MSK			 (0x00001)
#define AUX_ADC_B6_B6_IRPT_AVG_DONE_POS			 (0)
#define AUX_ADC_B6_B6_IRPT_ALRM_MSK				 (0x00002)
#define AUX_ADC_B6_B6_IRPT_ALRM_POS				 (1)
#define AUX_ADC_B6_B6_IRPT_OVERWRITE_MSK		 (0x00004)
#define AUX_ADC_B6_B6_IRPT_OVERWRITE_POS		 (2)
#define AUX_ADC_B6_B6_IRPT_RETENTION_FAILURE_MSK (0x00008)
#define AUX_ADC_B6_B6_IRPT_RETENTION_FAILURE_POS (3)
#define AUX_ADC_B6_B6_IRPT_CLR					 (BASE_ADDRESS_AUX_ADC_B6 + 0x038)
#define AUX_ADC_B6_B6_IRPT_CLR_AVG_DONE_MSK		 (0x00001)
#define AUX_ADC_B6_B6_IRPT_CLR_AVG_DONE_POS		 (0)
#define AUX_ADC_B6_B6_IRPT_CLR_ALRM_MSK			 (0x00002)
#define AUX_ADC_B6_B6_IRPT_CLR_ALRM_POS			 (1)
#define AUX_ADC_B6_B6_IRPT_CLR_OVERWRITE_MSK	 (0x00004)
#define AUX_ADC_B6_B6_IRPT_CLR_OVERWRITE_POS	 (2)
#define AUX_ADC_B6_B6_IRPT_CLR_RETENTION_FAILURE_MSK (0x00008)
#define AUX_ADC_B6_B6_IRPT_CLR_RETENTION_FAILURE_POS (3)
#define AUX_ADC_B6_B6_IRPT_EN					 (BASE_ADDRESS_AUX_ADC_B6 + 0x03C)
#define AUX_ADC_B6_B6_IRPT_EN_AVG_DONE_MSK		 (0x00001)
#define AUX_ADC_B6_B6_IRPT_EN_AVG_DONE_POS		 (0)
#define AUX_ADC_B6_B6_IRPT_EN_ALRM_MSK			 (0x00002)
#define AUX_ADC_B6_B6_IRPT_EN_ALRM_POS			 (1)
#define AUX_ADC_B6_B6_IRPT_EN_OVERWRITE_MSK		 (0x00004)
#define AUX_ADC_B6_B6_IRPT_EN_OVERWRITE_POS		 (2)
#define AUX_ADC_B6_B6_IRPT_EN_RETENTION_FAILURE_MSK (0x00008)
#define AUX_ADC_B6_B6_IRPT_EN_RETENTION_FAILURE_POS (3)
#define BASE_ADDRESS_AUX_ADC_B7					 0xBC1111C0
#define AUX_ADC_B7_B7_RESULT					 (BASE_ADDRESS_AUX_ADC_B7 + 0x000)
#define AUX_ADC_B7_B7_RESULT_B7_RESULT_MSK		 (0x00FFF)
#define AUX_ADC_B7_B7_RESULT_B7_RESULT_POS		 (0)
#define AUX_ADC_B7_B7_RESULT_AND_MARKER			 (BASE_ADDRESS_AUX_ADC_B7 + 0x004)
#define AUX_ADC_B7_B7_RESULT_AND_MARKER_B7_RESULT_MSK (0x00FFF)
#define AUX_ADC_B7_B7_RESULT_AND_MARKER_B7_RESULT_POS (0)
#define AUX_ADC_B7_B7_RESULT_AND_MARKER_B7_MARKER_MSK (0x01000)
#define AUX_ADC_B7_B7_RESULT_AND_MARKER_B7_MARKER_POS (12)
#define AUX_ADC_B7_B7_RESULT_AND_MARKER_CLR		 (BASE_ADDRESS_AUX_ADC_B7 + 0x008)
#define AUX_ADC_B7_B7_RESULT_AND_MARKER_CLR_B7_RESULT_MSK (0x00FFF)
#define AUX_ADC_B7_B7_RESULT_AND_MARKER_CLR_B7_RESULT_POS (0)
#define AUX_ADC_B7_B7_RESULT_AND_MARKER_CLR_B7_MARKER_MSK (0x01000)
#define AUX_ADC_B7_B7_RESULT_AND_MARKER_CLR_B7_MARKER_POS (12)
#define AUX_ADC_B7_B7_SOURCE_SELECT				 (BASE_ADDRESS_AUX_ADC_B7 + 0x00C)
#define AUX_ADC_B7_B7_SOURCE_SELECT_B7_SOURCE_SELECT_MSK (0x00007)
#define AUX_ADC_B7_B7_SOURCE_SELECT_B7_SOURCE_SELECT_POS (0)
#define AUX_ADC_B7_B7_CFG						 (BASE_ADDRESS_AUX_ADC_B7 + 0x010)
#define AUX_ADC_B7_B7_CFG_B7_EN_SAMPLE_MSK		 (0x00001)
#define AUX_ADC_B7_B7_CFG_B7_EN_SAMPLE_POS		 (0)
#define AUX_ADC_B7_B7_CFG_B7_EN_OVERWRITE_MSK	 (0x00002)
#define AUX_ADC_B7_B7_CFG_B7_EN_OVERWRITE_POS	 (1)
#define AUX_ADC_B7_B7_CFG_B7_EN_AGU_MSK			 (0x00004)
#define AUX_ADC_B7_B7_CFG_B7_EN_AGU_POS			 (2)
#define AUX_ADC_B7_B7_CFG_B7_AGU_ACCUMULATE_MSK	 (0x00008)
#define AUX_ADC_B7_B7_CFG_B7_AGU_ACCUMULATE_POS	 (3)
#define AUX_ADC_B7_B7_CFG_B7_EN_GATED_MSK		 (0x00010)
#define AUX_ADC_B7_B7_CFG_B7_EN_GATED_POS		 (4)
#define AUX_ADC_B7_B7_CFG_B7_AVG_PROGRAM_MSK	 (0x07F00)
#define AUX_ADC_B7_B7_CFG_B7_AVG_PROGRAM_POS	 (8)
#define AUX_ADC_B7_B7_CFG_B7_AVG_PROGRAM_EN_MSK	 (0x08000)
#define AUX_ADC_B7_B7_CFG_B7_AVG_PROGRAM_EN_POS	 (15)
#define AUX_ADC_B7_B7_AGU_STATUS				 (BASE_ADDRESS_AUX_ADC_B7 + 0x014)
#define AUX_ADC_B7_B7_AGU_STATUS_B7_AGU_STATUS_MSK (0x1FFFFF)
#define AUX_ADC_B7_B7_AGU_STATUS_B7_AGU_STATUS_POS (0)
#define AUX_ADC_B7_B7_AVG_CNT					 (BASE_ADDRESS_AUX_ADC_B7 + 0x018)
#define AUX_ADC_B7_B7_AVG_CNT_B7_AVG_CNT_MSK	 (0x0007F)
#define AUX_ADC_B7_B7_AVG_CNT_B7_AVG_CNT_POS	 (0)
#define AUX_ADC_B7_B7_AVG_ACC					 (BASE_ADDRESS_AUX_ADC_B7 + 0x01C)
#define AUX_ADC_B7_B7_AVG_ACC_B7_AVG_ACC_MSK	 (0x7FFFF)
#define AUX_ADC_B7_B7_AVG_ACC_B7_AVG_ACC_POS	 (0)
#define AUX_ADC_B7_B7_AVG_64_RESULT				 (BASE_ADDRESS_AUX_ADC_B7 + 0x020)
#define AUX_ADC_B7_B7_AVG_64_RESULT_B7_AVG_64_RESULT_MSK (0x00FFF)
#define AUX_ADC_B7_B7_AVG_64_RESULT_B7_AVG_64_RESULT_POS (0)
#define AUX_ADC_B7_B7_AVG_MAX					 (BASE_ADDRESS_AUX_ADC_B7 + 0x024)
#define AUX_ADC_B7_B7_AVG_MAX_B7_AVG_MAX_MSK	 (0x00FFF)
#define AUX_ADC_B7_B7_AVG_MAX_B7_AVG_MAX_POS	 (0)
#define AUX_ADC_B7_B7_AVG_MIN					 (BASE_ADDRESS_AUX_ADC_B7 + 0x028)
#define AUX_ADC_B7_B7_AVG_MIN_B7_AVG_MIN_MSK	 (0x00FFF)
#define AUX_ADC_B7_B7_AVG_MIN_B7_AVG_MIN_POS	 (0)
#define AUX_ADC_B7_B7_ALRM_CFG					 (BASE_ADDRESS_AUX_ADC_B7 + 0x02C)
#define AUX_ADC_B7_B7_ALRM_CFG_B7_ALRM_TH_MSK	 (0x00FFF)
#define AUX_ADC_B7_B7_ALRM_CFG_B7_ALRM_TH_POS	 (0)
#define AUX_ADC_B7_B7_ALRM_CFG_B7_ALRM_EN_TH_HIGH_MSK (0x01000)
#define AUX_ADC_B7_B7_ALRM_CFG_B7_ALRM_EN_TH_HIGH_POS (12)
#define AUX_ADC_B7_B7_ALRM_CFG_B7_ALRM_EN_TH_LOW_MSK (0x02000)
#define AUX_ADC_B7_B7_ALRM_CFG_B7_ALRM_EN_TH_LOW_POS (13)
#define AUX_ADC_B7_B7_ALRM_CFG_B7_AVG8_ALRM_EN_TH_HIGH_MSK (0x04000)
#define AUX_ADC_B7_B7_ALRM_CFG_B7_AVG8_ALRM_EN_TH_HIGH_POS (14)
#define AUX_ADC_B7_B7_ALRM_CFG_B7_AVG8_ALRM_EN_TH_LOW_MSK (0x08000)
#define AUX_ADC_B7_B7_ALRM_CFG_B7_AVG8_ALRM_EN_TH_LOW_POS (15)
#define AUX_ADC_B7_B7_ALRM_READ					 (BASE_ADDRESS_AUX_ADC_B7 + 0x030)
#define AUX_ADC_B7_B7_ALRM_READ_B7_ALRM_READ_MSK (0x00FFF)
#define AUX_ADC_B7_B7_ALRM_READ_B7_ALRM_READ_POS (0)
#define AUX_ADC_B7_B7_IRPT						 (BASE_ADDRESS_AUX_ADC_B7 + 0x034)
#define AUX_ADC_B7_B7_IRPT_AVG_DONE_MSK			 (0x00001)
#define AUX_ADC_B7_B7_IRPT_AVG_DONE_POS			 (0)
#define AUX_ADC_B7_B7_IRPT_ALRM_MSK				 (0x00002)
#define AUX_ADC_B7_B7_IRPT_ALRM_POS				 (1)
#define AUX_ADC_B7_B7_IRPT_OVERWRITE_MSK		 (0x00004)
#define AUX_ADC_B7_B7_IRPT_OVERWRITE_POS		 (2)
#define AUX_ADC_B7_B7_IRPT_RETENTION_FAILURE_MSK (0x00008)
#define AUX_ADC_B7_B7_IRPT_RETENTION_FAILURE_POS (3)
#define AUX_ADC_B7_B7_IRPT_CLR					 (BASE_ADDRESS_AUX_ADC_B7 + 0x038)
#define AUX_ADC_B7_B7_IRPT_CLR_AVG_DONE_MSK		 (0x00001)
#define AUX_ADC_B7_B7_IRPT_CLR_AVG_DONE_POS		 (0)
#define AUX_ADC_B7_B7_IRPT_CLR_ALRM_MSK			 (0x00002)
#define AUX_ADC_B7_B7_IRPT_CLR_ALRM_POS			 (1)
#define AUX_ADC_B7_B7_IRPT_CLR_OVERWRITE_MSK	 (0x00004)
#define AUX_ADC_B7_B7_IRPT_CLR_OVERWRITE_POS	 (2)
#define AUX_ADC_B7_B7_IRPT_CLR_RETENTION_FAILURE_MSK (0x00008)
#define AUX_ADC_B7_B7_IRPT_CLR_RETENTION_FAILURE_POS (3)
#define AUX_ADC_B7_B7_IRPT_EN					 (BASE_ADDRESS_AUX_ADC_B7 + 0x03C)
#define AUX_ADC_B7_B7_IRPT_EN_AVG_DONE_MSK		 (0x00001)
#define AUX_ADC_B7_B7_IRPT_EN_AVG_DONE_POS		 (0)
#define AUX_ADC_B7_B7_IRPT_EN_ALRM_MSK			 (0x00002)
#define AUX_ADC_B7_B7_IRPT_EN_ALRM_POS			 (1)
#define AUX_ADC_B7_B7_IRPT_EN_OVERWRITE_MSK		 (0x00004)
#define AUX_ADC_B7_B7_IRPT_EN_OVERWRITE_POS		 (2)
#define AUX_ADC_B7_B7_IRPT_EN_RETENTION_FAILURE_MSK (0x00008)
#define AUX_ADC_B7_B7_IRPT_EN_RETENTION_FAILURE_POS (3)
#define BASE_ADDRESS_AUX_ADC					 0xBC111200
#define AUX_ADC_AUX_ADC_CONTROL					 (BASE_ADDRESS_AUX_ADC + 0x000)
#define AUX_ADC_AUX_ADC_CONTROL_TDM_EN_MSK		 (0x00001)
#define AUX_ADC_AUX_ADC_CONTROL_TDM_EN_POS		 (0)
#define AUX_ADC_AUX_ADC_CONTROL_TDM_CONTINUOUS_MSK (0x00002)
#define AUX_ADC_AUX_ADC_CONTROL_TDM_CONTINUOUS_POS (1)
#define AUX_ADC_AUX_ADC_CONTROL_RESET_MSK		 (0x00004)
#define AUX_ADC_AUX_ADC_CONTROL_RESET_POS		 (2)
#define AUX_ADC_AUX_ADC_CONTROL_ENADC_MSK		 (0x00008)
#define AUX_ADC_AUX_ADC_CONTROL_ENADC_POS		 (3)
#define AUX_ADC_AUX_ADC_CONTROL_SEL_MSK			 (0x000E0)
#define AUX_ADC_AUX_ADC_CONTROL_SEL_POS			 (5)
#define AUX_ADC_AUX_ADC_CONTROL_EXTERNAL_TRIGGER_EN_MSK (0x00100)
#define AUX_ADC_AUX_ADC_CONTROL_EXTERNAL_TRIGGER_EN_POS (8)
#define AUX_ADC_AUX_ADC_CONTROL_USE_INTERNAL_EOC_MSK (0x00200)
#define AUX_ADC_AUX_ADC_CONTROL_USE_INTERNAL_EOC_POS (9)
#define AUX_ADC_AUX_ADC_CONTROL_STRETCH_SOC_MSK	 (0x00400)
#define AUX_ADC_AUX_ADC_CONTROL_STRETCH_SOC_POS	 (10)
#define AUX_ADC_AUX_ADC_SOC						 (BASE_ADDRESS_AUX_ADC + 0x004)
#define AUX_ADC_AUX_ADC_SOC_SOC_MSK				 (0x00080)
#define AUX_ADC_AUX_ADC_SOC_SOC_POS				 (7)
#define AUX_ADC_AUX_ADC_EOC						 (BASE_ADDRESS_AUX_ADC + 0x008)
#define AUX_ADC_AUX_ADC_EOC_EOC_MSK				 (0x00001)
#define AUX_ADC_AUX_ADC_EOC_EOC_POS				 (0)
#define AUX_ADC_AUX_ADC_CFG						 (BASE_ADDRESS_AUX_ADC + 0x00C)
#define AUX_ADC_AUX_ADC_CFG_SELBG_MSK			 (0x00001)
#define AUX_ADC_AUX_ADC_CFG_SELBG_POS			 (0)
#define AUX_ADC_AUX_ADC_CFG_SELREF_MSK			 (0x00002)
#define AUX_ADC_AUX_ADC_CFG_SELREF_POS			 (1)
#define AUX_ADC_AUX_ADC_CFG_SELDIFF_MSK			 (0x00004)
#define AUX_ADC_AUX_ADC_CFG_SELDIFF_POS			 (2)
#define AUX_ADC_AUX_ADC_CFG_SEL_RES_MSK			 (0x00018)
#define AUX_ADC_AUX_ADC_CFG_SEL_RES_POS			 (3)
#define AUX_ADC_AUX_ADC_CFG_EN_CTR_MSK			 (0x000E0)
#define AUX_ADC_AUX_ADC_CFG_EN_CTR_POS			 (5)
#define AUX_ADC_AUX_ADC_CFG_ACK_CYCLES			 (BASE_ADDRESS_AUX_ADC + 0x010)
#define AUX_ADC_AUX_ADC_CFG_ACK_CYCLES_CFG_ACK_CYCLES_MSK (0x00FFF)
#define AUX_ADC_AUX_ADC_CFG_ACK_CYCLES_CFG_ACK_CYCLES_POS (0)
#define AUX_ADC_AUX_ADC_CFG_ACK_CYCLES_CFG_ACK_CYCLES_EN_MSK (0x01000)
#define AUX_ADC_AUX_ADC_CFG_ACK_CYCLES_CFG_ACK_CYCLES_EN_POS (12)
#define AUX_ADC_TDM_STATUS						 (BASE_ADDRESS_AUX_ADC + 0x014)
#define AUX_ADC_TDM_STATUS_TDM_STATUS_MSK		 (0x00003)
#define AUX_ADC_TDM_STATUS_TDM_STATUS_POS		 (0)
#define AUX_ADC_TDM_STATUS_INIT_DONE_MSK		 (0x00004)
#define AUX_ADC_TDM_STATUS_INIT_DONE_POS		 (2)
#define AUX_ADC_TDM_DUTY_CYCLE					 (BASE_ADDRESS_AUX_ADC + 0x018)
#define AUX_ADC_TDM_DUTY_CYCLE_TDM_DUTY_CYCLE_MSK (0x00FFF)
#define AUX_ADC_TDM_DUTY_CYCLE_TDM_DUTY_CYCLE_POS (0)
#define AUX_ADC_TDM_SOURCE_WRAP					 (BASE_ADDRESS_AUX_ADC + 0x01C)
#define AUX_ADC_TDM_SOURCE_WRAP_TDM_SOURCE_WRAP_MSK (0x00007)
#define AUX_ADC_TDM_SOURCE_WRAP_TDM_SOURCE_WRAP_POS (0)
#define BASE_ADDRESS_AUX_ADC_RFARM				 0xBC111220
#define AUX_ADC_RFARM_RFARM						 (BASE_ADDRESS_AUX_ADC_RFARM + 0x000)
#define AUX_ADC_RFARM_RFARM_RFARM_CTRL_MSK		 (0x00003)
#define AUX_ADC_RFARM_RFARM_RFARM_CTRL_POS		 (0)
#define BASE_ADDRESS_AUX_ADC_SECURED			 0xBC111300
#define AUX_ADC_SECURED_SOURCE_SELECT			 (BASE_ADDRESS_AUX_ADC_SECURED + 0x028)
#define AUX_ADC_SECURED_SOURCE_SELECT_B0_SOURCE_SELECT_MSK (0x00007)
#define AUX_ADC_SECURED_SOURCE_SELECT_B0_SOURCE_SELECT_POS (0)
#define AUX_ADC_SECURED_SOURCE_SELECT_B1_SOURCE_SELECT_MSK (0x00038)
#define AUX_ADC_SECURED_SOURCE_SELECT_B1_SOURCE_SELECT_POS (3)
#define AUX_ADC_SECURED_SOURCE_SELECT_B2_SOURCE_SELECT_MSK (0x001C0)
#define AUX_ADC_SECURED_SOURCE_SELECT_B2_SOURCE_SELECT_POS (6)
#define AUX_ADC_SECURED_SOURCE_SELECT_B3_SOURCE_SELECT_MSK (0x00E00)
#define AUX_ADC_SECURED_SOURCE_SELECT_B3_SOURCE_SELECT_POS (9)
#define AUX_ADC_SECURED_SOURCE_SELECT_B4_SOURCE_SELECT_MSK (0x07000)
#define AUX_ADC_SECURED_SOURCE_SELECT_B4_SOURCE_SELECT_POS (12)
#define AUX_ADC_SECURED_SOURCE_SELECT_B5_SOURCE_SELECT_MSK (0x38000)
#define AUX_ADC_SECURED_SOURCE_SELECT_B5_SOURCE_SELECT_POS (15)
#define AUX_ADC_SECURED_SOURCE_SELECT_B6_SOURCE_SELECT_MSK (0x1C0000)
#define AUX_ADC_SECURED_SOURCE_SELECT_B6_SOURCE_SELECT_POS (18)
#define AUX_ADC_SECURED_SOURCE_SELECT_B7_SOURCE_SELECT_MSK (0xE00000)
#define AUX_ADC_SECURED_SOURCE_SELECT_B7_SOURCE_SELECT_POS (21)
#define AUX_ADC_SECURED_B0_AGU_BASE				 (BASE_ADDRESS_AUX_ADC_SECURED + 0x030)
#define AUX_ADC_SECURED_B0_AGU_BASE_B0_AGU_BASE_MSK (0x1FFF00)
#define AUX_ADC_SECURED_B0_AGU_BASE_B0_AGU_BASE_POS (8)
#define AUX_ADC_SECURED_B0_AGU_WRAP				 (BASE_ADDRESS_AUX_ADC_SECURED + 0x034)
#define AUX_ADC_SECURED_B0_AGU_WRAP_B0_AGU_WRAP_MSK (0x1FFF00)
#define AUX_ADC_SECURED_B0_AGU_WRAP_B0_AGU_WRAP_POS (8)
#define AUX_ADC_SECURED_B1_AGU_BASE				 (BASE_ADDRESS_AUX_ADC_SECURED + 0x038)
#define AUX_ADC_SECURED_B1_AGU_BASE_B1_AGU_BASE_MSK (0x1FFF00)
#define AUX_ADC_SECURED_B1_AGU_BASE_B1_AGU_BASE_POS (8)
#define AUX_ADC_SECURED_B1_AGU_WRAP				 (BASE_ADDRESS_AUX_ADC_SECURED + 0x03C)
#define AUX_ADC_SECURED_B1_AGU_WRAP_B1_AGU_WRAP_MSK (0x1FFF00)
#define AUX_ADC_SECURED_B1_AGU_WRAP_B1_AGU_WRAP_POS (8)
#define AUX_ADC_SECURED_B2_AGU_BASE				 (BASE_ADDRESS_AUX_ADC_SECURED + 0x040)
#define AUX_ADC_SECURED_B2_AGU_BASE_B2_AGU_BASE_MSK (0x1FFF00)
#define AUX_ADC_SECURED_B2_AGU_BASE_B2_AGU_BASE_POS (8)
#define AUX_ADC_SECURED_B2_AGU_WRAP				 (BASE_ADDRESS_AUX_ADC_SECURED + 0x044)
#define AUX_ADC_SECURED_B2_AGU_WRAP_B2_AGU_WRAP_MSK (0x1FFF00)
#define AUX_ADC_SECURED_B2_AGU_WRAP_B2_AGU_WRAP_POS (8)
#define AUX_ADC_SECURED_B3_AGU_BASE				 (BASE_ADDRESS_AUX_ADC_SECURED + 0x048)
#define AUX_ADC_SECURED_B3_AGU_BASE_B3_AGU_BASE_MSK (0x1FFF00)
#define AUX_ADC_SECURED_B3_AGU_BASE_B3_AGU_BASE_POS (8)
#define AUX_ADC_SECURED_B3_AGU_WRAP				 (BASE_ADDRESS_AUX_ADC_SECURED + 0x04C)
#define AUX_ADC_SECURED_B3_AGU_WRAP_B3_AGU_WRAP_MSK (0x1FFF00)
#define AUX_ADC_SECURED_B3_AGU_WRAP_B3_AGU_WRAP_POS (8)
#define AUX_ADC_SECURED_B4_AGU_BASE				 (BASE_ADDRESS_AUX_ADC_SECURED + 0x050)
#define AUX_ADC_SECURED_B4_AGU_BASE_B4_AGU_BASE_MSK (0x1FFF00)
#define AUX_ADC_SECURED_B4_AGU_BASE_B4_AGU_BASE_POS (8)
#define AUX_ADC_SECURED_B4_AGU_WRAP				 (BASE_ADDRESS_AUX_ADC_SECURED + 0x054)
#define AUX_ADC_SECURED_B4_AGU_WRAP_B4_AGU_WRAP_MSK (0x1FFF00)
#define AUX_ADC_SECURED_B4_AGU_WRAP_B4_AGU_WRAP_POS (8)
#define AUX_ADC_SECURED_B5_AGU_BASE				 (BASE_ADDRESS_AUX_ADC_SECURED + 0x058)
#define AUX_ADC_SECURED_B5_AGU_BASE_B5_AGU_BASE_MSK (0x1FFF00)
#define AUX_ADC_SECURED_B5_AGU_BASE_B5_AGU_BASE_POS (8)
#define AUX_ADC_SECURED_B5_AGU_WRAP				 (BASE_ADDRESS_AUX_ADC_SECURED + 0x05C)
#define AUX_ADC_SECURED_B5_AGU_WRAP_B5_AGU_WRAP_MSK (0x1FFF00)
#define AUX_ADC_SECURED_B5_AGU_WRAP_B5_AGU_WRAP_POS (8)
#define AUX_ADC_SECURED_B6_AGU_BASE				 (BASE_ADDRESS_AUX_ADC_SECURED + 0x060)
#define AUX_ADC_SECURED_B6_AGU_BASE_B6_AGU_BASE_MSK (0x1FFF00)
#define AUX_ADC_SECURED_B6_AGU_BASE_B6_AGU_BASE_POS (8)
#define AUX_ADC_SECURED_B6_AGU_WRAP				 (BASE_ADDRESS_AUX_ADC_SECURED + 0x064)
#define AUX_ADC_SECURED_B6_AGU_WRAP_B6_AGU_WRAP_MSK (0x1FFF00)
#define AUX_ADC_SECURED_B6_AGU_WRAP_B6_AGU_WRAP_POS (8)
#define AUX_ADC_SECURED_B7_AGU_BASE				 (BASE_ADDRESS_AUX_ADC_SECURED + 0x068)
#define AUX_ADC_SECURED_B7_AGU_BASE_B7_AGU_BASE_MSK (0x1FFF00)
#define AUX_ADC_SECURED_B7_AGU_BASE_B7_AGU_BASE_POS (8)
#define AUX_ADC_SECURED_B7_AGU_WRAP				 (BASE_ADDRESS_AUX_ADC_SECURED + 0x06C)
#define AUX_ADC_SECURED_B7_AGU_WRAP_B7_AGU_WRAP_MSK (0x1FFF00)
#define AUX_ADC_SECURED_B7_AGU_WRAP_B7_AGU_WRAP_POS (8)

#endif /* ifndef TOP_GLOBAL_REGISTERS_FILE */
