Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Sat Jan  7 22:14:26 2023
| Host         : LAPTOP-9152C9NR running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_module_timing_summary_routed.rpt -pb top_module_timing_summary_routed.pb -rpx top_module_timing_summary_routed.rpx -warn_on_violation
| Design       : top_module
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 67 register/latch pins with no clock driven by root clock pin: u_risc_v_soc/u_risc_v_pipe_top/u_id_ex/inst_o_reg[0]/Q (HIGH)

 There are 67 register/latch pins with no clock driven by root clock pin: u_risc_v_soc/u_risc_v_pipe_top/u_id_ex/inst_o_reg[13]/Q (HIGH)

 There are 67 register/latch pins with no clock driven by root clock pin: u_risc_v_soc/u_risc_v_pipe_top/u_id_ex/inst_o_reg[14]/Q (HIGH)

 There are 67 register/latch pins with no clock driven by root clock pin: u_risc_v_soc/u_risc_v_pipe_top/u_id_ex/inst_o_reg[1]/Q (HIGH)

 There are 67 register/latch pins with no clock driven by root clock pin: u_risc_v_soc/u_risc_v_pipe_top/u_id_ex/inst_o_reg[25]/Q (HIGH)

 There are 67 register/latch pins with no clock driven by root clock pin: u_risc_v_soc/u_risc_v_pipe_top/u_id_ex/inst_o_reg[26]/Q (HIGH)

 There are 67 register/latch pins with no clock driven by root clock pin: u_risc_v_soc/u_risc_v_pipe_top/u_id_ex/inst_o_reg[27]/Q (HIGH)

 There are 67 register/latch pins with no clock driven by root clock pin: u_risc_v_soc/u_risc_v_pipe_top/u_id_ex/inst_o_reg[28]/Q (HIGH)

 There are 67 register/latch pins with no clock driven by root clock pin: u_risc_v_soc/u_risc_v_pipe_top/u_id_ex/inst_o_reg[29]/Q (HIGH)

 There are 67 register/latch pins with no clock driven by root clock pin: u_risc_v_soc/u_risc_v_pipe_top/u_id_ex/inst_o_reg[2]/Q (HIGH)

 There are 67 register/latch pins with no clock driven by root clock pin: u_risc_v_soc/u_risc_v_pipe_top/u_id_ex/inst_o_reg[30]/Q (HIGH)

 There are 67 register/latch pins with no clock driven by root clock pin: u_risc_v_soc/u_risc_v_pipe_top/u_id_ex/inst_o_reg[31]/Q (HIGH)

 There are 67 register/latch pins with no clock driven by root clock pin: u_risc_v_soc/u_risc_v_pipe_top/u_id_ex/inst_o_reg[3]/Q (HIGH)

 There are 67 register/latch pins with no clock driven by root clock pin: u_risc_v_soc/u_risc_v_pipe_top/u_id_ex/inst_o_reg[4]/Q (HIGH)

 There are 67 register/latch pins with no clock driven by root clock pin: u_risc_v_soc/u_risc_v_pipe_top/u_id_ex/inst_o_reg[5]/Q (HIGH)

 There are 67 register/latch pins with no clock driven by root clock pin: u_risc_v_soc/u_risc_v_pipe_top/u_id_ex/inst_o_reg[6]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 67 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 14 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.635        0.000                      0                 7482        0.122        0.000                      0                 7482        3.000        0.000                       0                  3894  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                             Waveform(ns)       Period(ns)      Frequency(MHz)
-----                             ------------       ----------      --------------
clk_100MHz                        {0.000 10.000}     20.000          50.000          
u_vga_top/u_vga_clk/inst/clk_in1  {0.000 5.000}      10.000          100.000         
  clk_out1_vga_clk                {0.000 20.000}     40.000          25.000          
  clkfbout_vga_clk                {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                 WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                 -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_100MHz                              0.635        0.000                      0                 7342        0.122        0.000                      0                 7342        8.750        0.000                       0                  3800  
u_vga_top/u_vga_clk/inst/clk_in1                                                                                                                                                    3.000        0.000                       0                     1  
  clk_out1_vga_clk                     29.309        0.000                      0                  140        0.206        0.000                      0                  140       19.500        0.000                       0                    90  
  clkfbout_vga_clk                                                                                                                                                                  7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock        To Clock              WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------        --------              -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_100MHz        clk_out1_vga_clk       10.790        0.000                      0                   12        1.117        0.000                      0                   12  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_100MHz
  To Clock:  clk_100MHz

Setup :            0  Failing Endpoints,  Worst Slack        0.635ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.122ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        8.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.635ns  (required time - arrival time)
  Source:                 u_risc_v_soc/u_risc_v_pipe_top/u_id_ex/reg2_r_addr_o_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_100MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_risc_v_soc/u_risc_v_pipe_top/u_ex_mem/reg_w_data_o_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by clk_100MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_100MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_100MHz rise@20.000ns - clk_100MHz rise@0.000ns)
  Data Path Delay:        19.392ns  (logic 10.574ns (54.529%)  route 8.818ns (45.471%))
  Logic Levels:           20  (CARRY4=7 DSP48E1=2 LUT1=2 LUT2=1 LUT3=1 LUT4=1 LUT5=3 LUT6=3)
  Clock Path Skew:        0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns = ( 24.859 - 20.000 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=3800, routed)        1.567     5.088    u_risc_v_soc/u_risc_v_pipe_top/u_id_ex/clk_100MHz
    SLICE_X47Y43         FDCE                                         r  u_risc_v_soc/u_risc_v_pipe_top/u_id_ex/reg2_r_addr_o_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y43         FDCE (Prop_fdce_C_Q)         0.419     5.507 r  u_risc_v_soc/u_risc_v_pipe_top/u_id_ex/reg2_r_addr_o_reg[3]/Q
                         net (fo=3, routed)           0.904     6.411    u_risc_v_soc/u_risc_v_pipe_top/u_id_ex/reg2_r_addr_o_reg[4]_0[1]
    SLICE_X51Y43         LUT6 (Prop_lut6_I3_O)        0.299     6.710 f  u_risc_v_soc/u_risc_v_pipe_top/u_id_ex/reg_w_data_o2_i_75/O
                         net (fo=1, routed)           0.795     7.505    u_risc_v_soc/u_risc_v_pipe_top/u_ex_mem/reg_w_data_o0__4_0
    SLICE_X50Y43         LUT6 (Prop_lut6_I1_O)        0.124     7.629 r  u_risc_v_soc/u_risc_v_pipe_top/u_ex_mem/reg_w_data_o2_i_40/O
                         net (fo=34, routed)          0.799     8.428    u_risc_v_soc/u_risc_v_pipe_top/u_ex_mem/reg_w_data_o2_i_40_n_1
    SLICE_X47Y46         LUT5 (Prop_lut5_I1_O)        0.124     8.552 f  u_risc_v_soc/u_risc_v_pipe_top/u_ex_mem/reg_w_data_o0__2_i_27/O
                         net (fo=12, routed)          0.730     9.282    u_risc_v_soc/u_risc_v_pipe_top/u_ex_mem/ex_in_reg2_r_data[5]
    SLICE_X52Y45         LUT1 (Prop_lut1_I0_O)        0.124     9.406 r  u_risc_v_soc/u_risc_v_pipe_top/u_ex_mem/reg_w_data_o2_i_68/O
                         net (fo=1, routed)           0.000     9.406    u_risc_v_soc/u_risc_v_pipe_top/u_ex_mem/reg_w_data_o2_i_68_n_1
    SLICE_X52Y45         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     9.919 r  u_risc_v_soc/u_risc_v_pipe_top/u_ex_mem/reg_w_data_o2_i_38/CO[3]
                         net (fo=1, routed)           0.000     9.919    u_risc_v_soc/u_risc_v_pipe_top/u_ex_mem/reg_w_data_o2_i_38_n_1
    SLICE_X52Y46         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    10.234 r  u_risc_v_soc/u_risc_v_pipe_top/u_ex_mem/reg_w_data_o2_i_37/O[3]
                         net (fo=1, routed)           0.480    10.714    u_risc_v_soc/u_risc_v_pipe_top/u_ex_mem/u_ex/reg2_r_data_com[12]
    SLICE_X51Y46         LUT3 (Prop_lut3_I0_O)        0.307    11.021 r  u_risc_v_soc/u_risc_v_pipe_top/u_ex_mem/reg_w_data_o2_i_19/O
                         net (fo=4, routed)           0.719    11.740    u_risc_v_soc/u_risc_v_pipe_top/u_ex/A[12]
    DSP48_X1Y18          DSP48E1 (Prop_dsp48e1_B[12]_P[37])
                                                      3.656    15.396 r  u_risc_v_soc/u_risc_v_pipe_top/u_ex/reg_w_data_o0/P[37]
                         net (fo=2, routed)           1.139    16.535    u_risc_v_soc/u_risc_v_pipe_top/u_ex/reg_w_data_o0_n_69
    DSP48_X1Y17          DSP48E1 (Prop_dsp48e1_C[20]_P[0])
                                                      1.820    18.355 r  u_risc_v_soc/u_risc_v_pipe_top/u_ex/reg_w_data_o2__0/P[0]
                         net (fo=2, routed)           0.767    19.121    u_risc_v_soc/u_risc_v_pipe_top/u_ex/reg_w_data_o2__0_n_106
    SLICE_X54Y39         LUT2 (Prop_lut2_I0_O)        0.124    19.245 r  u_risc_v_soc/u_risc_v_pipe_top/u_ex/reg_w_data_o[16]_i_27/O
                         net (fo=1, routed)           0.000    19.245    u_risc_v_soc/u_risc_v_pipe_top/u_ex/reg_w_data_o[16]_i_27_n_1
    SLICE_X54Y39         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    19.778 r  u_risc_v_soc/u_risc_v_pipe_top/u_ex/reg_w_data_o_reg[16]_i_21/CO[3]
                         net (fo=1, routed)           0.000    19.778    u_risc_v_soc/u_risc_v_pipe_top/u_ex/reg_w_data_o_reg[16]_i_21_n_1
    SLICE_X54Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.895 r  u_risc_v_soc/u_risc_v_pipe_top/u_ex/reg_w_data_o_reg[24]_i_51/CO[3]
                         net (fo=1, routed)           0.000    19.895    u_risc_v_soc/u_risc_v_pipe_top/u_ex/reg_w_data_o_reg[24]_i_51_n_1
    SLICE_X54Y41         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    20.134 f  u_risc_v_soc/u_risc_v_pipe_top/u_ex/reg_w_data_o_reg[24]_i_50/O[2]
                         net (fo=1, routed)           0.574    20.708    u_risc_v_soc/u_risc_v_pipe_top/u_ex/reg_w_data_o_reg[24]_i_50_n_6
    SLICE_X53Y42         LUT1 (Prop_lut1_I0_O)        0.301    21.009 r  u_risc_v_soc/u_risc_v_pipe_top/u_ex/reg_w_data_o[28]_i_25/O
                         net (fo=1, routed)           0.000    21.009    u_risc_v_soc/u_risc_v_pipe_top/u_ex/reg_w_data_o[28]_i_25_n_1
    SLICE_X53Y42         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.559 r  u_risc_v_soc/u_risc_v_pipe_top/u_ex/reg_w_data_o_reg[28]_i_20/CO[3]
                         net (fo=1, routed)           0.000    21.559    u_risc_v_soc/u_risc_v_pipe_top/u_ex/reg_w_data_o_reg[28]_i_20_n_1
    SLICE_X53Y43         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    21.893 r  u_risc_v_soc/u_risc_v_pipe_top/u_ex/reg_w_data_o_reg[30]_i_20/O[1]
                         net (fo=1, routed)           0.599    22.492    u_risc_v_soc/u_risc_v_pipe_top/u_ex/p_1_out[30]
    SLICE_X56Y44         LUT5 (Prop_lut5_I0_O)        0.303    22.795 r  u_risc_v_soc/u_risc_v_pipe_top/u_ex/reg_w_data_o[30]_i_12/O
                         net (fo=1, routed)           0.390    23.185    u_risc_v_soc/u_risc_v_pipe_top/u_id_ex/reg_w_data_o[30]_i_2_1
    SLICE_X58Y44         LUT4 (Prop_lut4_I1_O)        0.124    23.309 f  u_risc_v_soc/u_risc_v_pipe_top/u_id_ex/reg_w_data_o[30]_i_6/O
                         net (fo=1, routed)           0.433    23.742    u_risc_v_soc/u_risc_v_pipe_top/u_id_ex/reg_w_data_o[30]_i_6_n_1
    SLICE_X58Y44         LUT6 (Prop_lut6_I2_O)        0.124    23.866 f  u_risc_v_soc/u_risc_v_pipe_top/u_id_ex/reg_w_data_o[30]_i_2/O
                         net (fo=1, routed)           0.490    24.356    u_risc_v_soc/u_risc_v_pipe_top/u_id_ex/reg_w_data_o[30]_i_2_n_1
    SLICE_X58Y44         LUT5 (Prop_lut5_I0_O)        0.124    24.480 r  u_risc_v_soc/u_risc_v_pipe_top/u_id_ex/reg_w_data_o[30]_i_1/O
                         net (fo=1, routed)           0.000    24.480    u_risc_v_soc/u_risc_v_pipe_top/u_ex_mem/reg_w_data_o_reg[31]_4[30]
    SLICE_X58Y44         FDCE                                         r  u_risc_v_soc/u_risc_v_pipe_top/u_ex_mem/reg_w_data_o_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    20.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.250    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.341 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=3800, routed)        1.518    24.859    u_risc_v_soc/u_risc_v_pipe_top/u_ex_mem/clk_100MHz
    SLICE_X58Y44         FDCE                                         r  u_risc_v_soc/u_risc_v_pipe_top/u_ex_mem/reg_w_data_o_reg[30]/C
                         clock pessimism              0.260    25.119    
                         clock uncertainty           -0.035    25.084    
    SLICE_X58Y44         FDCE (Setup_fdce_C_D)        0.031    25.115    u_risc_v_soc/u_risc_v_pipe_top/u_ex_mem/reg_w_data_o_reg[30]
  -------------------------------------------------------------------
                         required time                         25.115    
                         arrival time                         -24.480    
  -------------------------------------------------------------------
                         slack                                  0.635    

Slack (MET) :             0.899ns  (required time - arrival time)
  Source:                 u_risc_v_soc/u_risc_v_pipe_top/u_id_ex/reg2_r_addr_o_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_100MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_risc_v_soc/u_risc_v_pipe_top/u_ex_mem/reg_w_data_o_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by clk_100MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_100MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_100MHz rise@20.000ns - clk_100MHz rise@0.000ns)
  Data Path Delay:        19.126ns  (logic 10.341ns (54.068%)  route 8.785ns (45.932%))
  Logic Levels:           19  (CARRY4=6 DSP48E1=2 LUT1=2 LUT2=1 LUT3=1 LUT4=1 LUT5=2 LUT6=4)
  Clock Path Skew:        0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns = ( 24.859 - 20.000 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=3800, routed)        1.567     5.088    u_risc_v_soc/u_risc_v_pipe_top/u_id_ex/clk_100MHz
    SLICE_X47Y43         FDCE                                         r  u_risc_v_soc/u_risc_v_pipe_top/u_id_ex/reg2_r_addr_o_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y43         FDCE (Prop_fdce_C_Q)         0.419     5.507 r  u_risc_v_soc/u_risc_v_pipe_top/u_id_ex/reg2_r_addr_o_reg[3]/Q
                         net (fo=3, routed)           0.904     6.411    u_risc_v_soc/u_risc_v_pipe_top/u_id_ex/reg2_r_addr_o_reg[4]_0[1]
    SLICE_X51Y43         LUT6 (Prop_lut6_I3_O)        0.299     6.710 f  u_risc_v_soc/u_risc_v_pipe_top/u_id_ex/reg_w_data_o2_i_75/O
                         net (fo=1, routed)           0.795     7.505    u_risc_v_soc/u_risc_v_pipe_top/u_ex_mem/reg_w_data_o0__4_0
    SLICE_X50Y43         LUT6 (Prop_lut6_I1_O)        0.124     7.629 r  u_risc_v_soc/u_risc_v_pipe_top/u_ex_mem/reg_w_data_o2_i_40/O
                         net (fo=34, routed)          0.799     8.428    u_risc_v_soc/u_risc_v_pipe_top/u_ex_mem/reg_w_data_o2_i_40_n_1
    SLICE_X47Y46         LUT5 (Prop_lut5_I1_O)        0.124     8.552 f  u_risc_v_soc/u_risc_v_pipe_top/u_ex_mem/reg_w_data_o0__2_i_27/O
                         net (fo=12, routed)          0.730     9.282    u_risc_v_soc/u_risc_v_pipe_top/u_ex_mem/ex_in_reg2_r_data[5]
    SLICE_X52Y45         LUT1 (Prop_lut1_I0_O)        0.124     9.406 r  u_risc_v_soc/u_risc_v_pipe_top/u_ex_mem/reg_w_data_o2_i_68/O
                         net (fo=1, routed)           0.000     9.406    u_risc_v_soc/u_risc_v_pipe_top/u_ex_mem/reg_w_data_o2_i_68_n_1
    SLICE_X52Y45         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     9.919 r  u_risc_v_soc/u_risc_v_pipe_top/u_ex_mem/reg_w_data_o2_i_38/CO[3]
                         net (fo=1, routed)           0.000     9.919    u_risc_v_soc/u_risc_v_pipe_top/u_ex_mem/reg_w_data_o2_i_38_n_1
    SLICE_X52Y46         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    10.234 r  u_risc_v_soc/u_risc_v_pipe_top/u_ex_mem/reg_w_data_o2_i_37/O[3]
                         net (fo=1, routed)           0.480    10.714    u_risc_v_soc/u_risc_v_pipe_top/u_ex_mem/u_ex/reg2_r_data_com[12]
    SLICE_X51Y46         LUT3 (Prop_lut3_I0_O)        0.307    11.021 r  u_risc_v_soc/u_risc_v_pipe_top/u_ex_mem/reg_w_data_o2_i_19/O
                         net (fo=4, routed)           0.719    11.740    u_risc_v_soc/u_risc_v_pipe_top/u_ex/A[12]
    DSP48_X1Y18          DSP48E1 (Prop_dsp48e1_B[12]_P[37])
                                                      3.656    15.396 r  u_risc_v_soc/u_risc_v_pipe_top/u_ex/reg_w_data_o0/P[37]
                         net (fo=2, routed)           1.139    16.535    u_risc_v_soc/u_risc_v_pipe_top/u_ex/reg_w_data_o0_n_69
    DSP48_X1Y17          DSP48E1 (Prop_dsp48e1_C[20]_P[0])
                                                      1.820    18.355 r  u_risc_v_soc/u_risc_v_pipe_top/u_ex/reg_w_data_o2__0/P[0]
                         net (fo=2, routed)           0.767    19.121    u_risc_v_soc/u_risc_v_pipe_top/u_ex/reg_w_data_o2__0_n_106
    SLICE_X54Y39         LUT2 (Prop_lut2_I0_O)        0.124    19.245 r  u_risc_v_soc/u_risc_v_pipe_top/u_ex/reg_w_data_o[16]_i_27/O
                         net (fo=1, routed)           0.000    19.245    u_risc_v_soc/u_risc_v_pipe_top/u_ex/reg_w_data_o[16]_i_27_n_1
    SLICE_X54Y39         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    19.778 r  u_risc_v_soc/u_risc_v_pipe_top/u_ex/reg_w_data_o_reg[16]_i_21/CO[3]
                         net (fo=1, routed)           0.000    19.778    u_risc_v_soc/u_risc_v_pipe_top/u_ex/reg_w_data_o_reg[16]_i_21_n_1
    SLICE_X54Y40         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    20.017 f  u_risc_v_soc/u_risc_v_pipe_top/u_ex/reg_w_data_o_reg[24]_i_51/O[2]
                         net (fo=1, routed)           0.574    20.591    u_risc_v_soc/u_risc_v_pipe_top/u_ex/reg_w_data_o_reg[24]_i_51_n_6
    SLICE_X53Y41         LUT1 (Prop_lut1_I0_O)        0.301    20.892 r  u_risc_v_soc/u_risc_v_pipe_top/u_ex/reg_w_data_o[24]_i_39/O
                         net (fo=1, routed)           0.000    20.892    u_risc_v_soc/u_risc_v_pipe_top/u_ex/reg_w_data_o[24]_i_39_n_1
    SLICE_X53Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.442 r  u_risc_v_soc/u_risc_v_pipe_top/u_ex/reg_w_data_o_reg[24]_i_22/CO[3]
                         net (fo=1, routed)           0.000    21.442    u_risc_v_soc/u_risc_v_pipe_top/u_ex/reg_w_data_o_reg[24]_i_22_n_1
    SLICE_X53Y42         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    21.664 r  u_risc_v_soc/u_risc_v_pipe_top/u_ex/reg_w_data_o_reg[28]_i_20/O[0]
                         net (fo=1, routed)           0.726    22.390    u_risc_v_soc/u_risc_v_pipe_top/u_ex/p_1_out[25]
    SLICE_X58Y41         LUT5 (Prop_lut5_I0_O)        0.299    22.689 r  u_risc_v_soc/u_risc_v_pipe_top/u_ex/reg_w_data_o[25]_i_10/O
                         net (fo=1, routed)           0.452    23.141    u_risc_v_soc/u_risc_v_pipe_top/u_id_ex/reg_w_data_o[25]_i_2_0
    SLICE_X59Y41         LUT4 (Prop_lut4_I1_O)        0.124    23.265 f  u_risc_v_soc/u_risc_v_pipe_top/u_id_ex/reg_w_data_o[25]_i_4/O
                         net (fo=1, routed)           0.547    23.812    u_risc_v_soc/u_risc_v_pipe_top/u_id_ex/reg_w_data_o[25]_i_4_n_1
    SLICE_X59Y44         LUT6 (Prop_lut6_I0_O)        0.124    23.936 f  u_risc_v_soc/u_risc_v_pipe_top/u_id_ex/reg_w_data_o[25]_i_2/O
                         net (fo=1, routed)           0.154    24.090    u_risc_v_soc/u_risc_v_pipe_top/u_id_ex/reg_w_data_o[25]_i_2_n_1
    SLICE_X59Y44         LUT6 (Prop_lut6_I2_O)        0.124    24.214 r  u_risc_v_soc/u_risc_v_pipe_top/u_id_ex/reg_w_data_o[25]_i_1/O
                         net (fo=1, routed)           0.000    24.214    u_risc_v_soc/u_risc_v_pipe_top/u_ex_mem/reg_w_data_o_reg[31]_4[25]
    SLICE_X59Y44         FDCE                                         r  u_risc_v_soc/u_risc_v_pipe_top/u_ex_mem/reg_w_data_o_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    20.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.250    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.341 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=3800, routed)        1.518    24.859    u_risc_v_soc/u_risc_v_pipe_top/u_ex_mem/clk_100MHz
    SLICE_X59Y44         FDCE                                         r  u_risc_v_soc/u_risc_v_pipe_top/u_ex_mem/reg_w_data_o_reg[25]/C
                         clock pessimism              0.260    25.119    
                         clock uncertainty           -0.035    25.084    
    SLICE_X59Y44         FDCE (Setup_fdce_C_D)        0.029    25.113    u_risc_v_soc/u_risc_v_pipe_top/u_ex_mem/reg_w_data_o_reg[25]
  -------------------------------------------------------------------
                         required time                         25.113    
                         arrival time                         -24.214    
  -------------------------------------------------------------------
                         slack                                  0.899    

Slack (MET) :             0.944ns  (required time - arrival time)
  Source:                 u_risc_v_soc/u_risc_v_pipe_top/u_id_ex/reg2_r_addr_o_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_100MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_risc_v_soc/u_risc_v_pipe_top/u_ex_mem/reg_w_data_o_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by clk_100MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_100MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_100MHz rise@20.000ns - clk_100MHz rise@0.000ns)
  Data Path Delay:        19.080ns  (logic 10.439ns (54.712%)  route 8.641ns (45.288%))
  Logic Levels:           19  (CARRY4=6 DSP48E1=2 LUT1=2 LUT2=1 LUT3=1 LUT4=1 LUT5=2 LUT6=4)
  Clock Path Skew:        0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns = ( 24.858 - 20.000 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=3800, routed)        1.567     5.088    u_risc_v_soc/u_risc_v_pipe_top/u_id_ex/clk_100MHz
    SLICE_X47Y43         FDCE                                         r  u_risc_v_soc/u_risc_v_pipe_top/u_id_ex/reg2_r_addr_o_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y43         FDCE (Prop_fdce_C_Q)         0.419     5.507 r  u_risc_v_soc/u_risc_v_pipe_top/u_id_ex/reg2_r_addr_o_reg[3]/Q
                         net (fo=3, routed)           0.904     6.411    u_risc_v_soc/u_risc_v_pipe_top/u_id_ex/reg2_r_addr_o_reg[4]_0[1]
    SLICE_X51Y43         LUT6 (Prop_lut6_I3_O)        0.299     6.710 f  u_risc_v_soc/u_risc_v_pipe_top/u_id_ex/reg_w_data_o2_i_75/O
                         net (fo=1, routed)           0.795     7.505    u_risc_v_soc/u_risc_v_pipe_top/u_ex_mem/reg_w_data_o0__4_0
    SLICE_X50Y43         LUT6 (Prop_lut6_I1_O)        0.124     7.629 r  u_risc_v_soc/u_risc_v_pipe_top/u_ex_mem/reg_w_data_o2_i_40/O
                         net (fo=34, routed)          0.799     8.428    u_risc_v_soc/u_risc_v_pipe_top/u_ex_mem/reg_w_data_o2_i_40_n_1
    SLICE_X47Y46         LUT5 (Prop_lut5_I1_O)        0.124     8.552 f  u_risc_v_soc/u_risc_v_pipe_top/u_ex_mem/reg_w_data_o0__2_i_27/O
                         net (fo=12, routed)          0.730     9.282    u_risc_v_soc/u_risc_v_pipe_top/u_ex_mem/ex_in_reg2_r_data[5]
    SLICE_X52Y45         LUT1 (Prop_lut1_I0_O)        0.124     9.406 r  u_risc_v_soc/u_risc_v_pipe_top/u_ex_mem/reg_w_data_o2_i_68/O
                         net (fo=1, routed)           0.000     9.406    u_risc_v_soc/u_risc_v_pipe_top/u_ex_mem/reg_w_data_o2_i_68_n_1
    SLICE_X52Y45         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     9.919 r  u_risc_v_soc/u_risc_v_pipe_top/u_ex_mem/reg_w_data_o2_i_38/CO[3]
                         net (fo=1, routed)           0.000     9.919    u_risc_v_soc/u_risc_v_pipe_top/u_ex_mem/reg_w_data_o2_i_38_n_1
    SLICE_X52Y46         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    10.234 r  u_risc_v_soc/u_risc_v_pipe_top/u_ex_mem/reg_w_data_o2_i_37/O[3]
                         net (fo=1, routed)           0.480    10.714    u_risc_v_soc/u_risc_v_pipe_top/u_ex_mem/u_ex/reg2_r_data_com[12]
    SLICE_X51Y46         LUT3 (Prop_lut3_I0_O)        0.307    11.021 r  u_risc_v_soc/u_risc_v_pipe_top/u_ex_mem/reg_w_data_o2_i_19/O
                         net (fo=4, routed)           0.719    11.740    u_risc_v_soc/u_risc_v_pipe_top/u_ex/A[12]
    DSP48_X1Y18          DSP48E1 (Prop_dsp48e1_B[12]_P[37])
                                                      3.656    15.396 r  u_risc_v_soc/u_risc_v_pipe_top/u_ex/reg_w_data_o0/P[37]
                         net (fo=2, routed)           1.139    16.535    u_risc_v_soc/u_risc_v_pipe_top/u_ex/reg_w_data_o0_n_69
    DSP48_X1Y17          DSP48E1 (Prop_dsp48e1_C[20]_P[0])
                                                      1.820    18.355 r  u_risc_v_soc/u_risc_v_pipe_top/u_ex/reg_w_data_o2__0/P[0]
                         net (fo=2, routed)           0.767    19.121    u_risc_v_soc/u_risc_v_pipe_top/u_ex/reg_w_data_o2__0_n_106
    SLICE_X54Y39         LUT2 (Prop_lut2_I0_O)        0.124    19.245 r  u_risc_v_soc/u_risc_v_pipe_top/u_ex/reg_w_data_o[16]_i_27/O
                         net (fo=1, routed)           0.000    19.245    u_risc_v_soc/u_risc_v_pipe_top/u_ex/reg_w_data_o[16]_i_27_n_1
    SLICE_X54Y39         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    19.778 r  u_risc_v_soc/u_risc_v_pipe_top/u_ex/reg_w_data_o_reg[16]_i_21/CO[3]
                         net (fo=1, routed)           0.000    19.778    u_risc_v_soc/u_risc_v_pipe_top/u_ex/reg_w_data_o_reg[16]_i_21_n_1
    SLICE_X54Y40         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    20.017 f  u_risc_v_soc/u_risc_v_pipe_top/u_ex/reg_w_data_o_reg[24]_i_51/O[2]
                         net (fo=1, routed)           0.574    20.591    u_risc_v_soc/u_risc_v_pipe_top/u_ex/reg_w_data_o_reg[24]_i_51_n_6
    SLICE_X53Y41         LUT1 (Prop_lut1_I0_O)        0.301    20.892 r  u_risc_v_soc/u_risc_v_pipe_top/u_ex/reg_w_data_o[24]_i_39/O
                         net (fo=1, routed)           0.000    20.892    u_risc_v_soc/u_risc_v_pipe_top/u_ex/reg_w_data_o[24]_i_39_n_1
    SLICE_X53Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.442 r  u_risc_v_soc/u_risc_v_pipe_top/u_ex/reg_w_data_o_reg[24]_i_22/CO[3]
                         net (fo=1, routed)           0.000    21.442    u_risc_v_soc/u_risc_v_pipe_top/u_ex/reg_w_data_o_reg[24]_i_22_n_1
    SLICE_X53Y42         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    21.755 r  u_risc_v_soc/u_risc_v_pipe_top/u_ex/reg_w_data_o_reg[28]_i_20/O[3]
                         net (fo=1, routed)           0.716    22.471    u_risc_v_soc/u_risc_v_pipe_top/u_ex/p_1_out[28]
    SLICE_X58Y42         LUT5 (Prop_lut5_I0_O)        0.306    22.777 r  u_risc_v_soc/u_risc_v_pipe_top/u_ex/reg_w_data_o[28]_i_14/O
                         net (fo=1, routed)           0.283    23.060    u_risc_v_soc/u_risc_v_pipe_top/u_id_ex/reg_w_data_o[28]_i_2_2
    SLICE_X61Y42         LUT4 (Prop_lut4_I1_O)        0.124    23.184 f  u_risc_v_soc/u_risc_v_pipe_top/u_id_ex/reg_w_data_o[28]_i_5/O
                         net (fo=1, routed)           0.292    23.476    u_risc_v_soc/u_risc_v_pipe_top/u_id_ex/reg_w_data_o[28]_i_5_n_1
    SLICE_X58Y42         LUT6 (Prop_lut6_I2_O)        0.124    23.600 f  u_risc_v_soc/u_risc_v_pipe_top/u_id_ex/reg_w_data_o[28]_i_2/O
                         net (fo=1, routed)           0.444    24.044    u_risc_v_soc/u_risc_v_pipe_top/u_id_ex/reg_w_data_o[28]_i_2_n_1
    SLICE_X58Y42         LUT6 (Prop_lut6_I0_O)        0.124    24.168 r  u_risc_v_soc/u_risc_v_pipe_top/u_id_ex/reg_w_data_o[28]_i_1/O
                         net (fo=1, routed)           0.000    24.168    u_risc_v_soc/u_risc_v_pipe_top/u_ex_mem/reg_w_data_o_reg[31]_4[28]
    SLICE_X58Y42         FDCE                                         r  u_risc_v_soc/u_risc_v_pipe_top/u_ex_mem/reg_w_data_o_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    20.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.250    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.341 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=3800, routed)        1.517    24.858    u_risc_v_soc/u_risc_v_pipe_top/u_ex_mem/clk_100MHz
    SLICE_X58Y42         FDCE                                         r  u_risc_v_soc/u_risc_v_pipe_top/u_ex_mem/reg_w_data_o_reg[28]/C
                         clock pessimism              0.260    25.118    
                         clock uncertainty           -0.035    25.083    
    SLICE_X58Y42         FDCE (Setup_fdce_C_D)        0.029    25.112    u_risc_v_soc/u_risc_v_pipe_top/u_ex_mem/reg_w_data_o_reg[28]
  -------------------------------------------------------------------
                         required time                         25.112    
                         arrival time                         -24.168    
  -------------------------------------------------------------------
                         slack                                  0.944    

Slack (MET) :             0.993ns  (required time - arrival time)
  Source:                 u_risc_v_soc/u_risc_v_pipe_top/u_id_ex/reg2_r_addr_o_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_100MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_risc_v_soc/u_risc_v_pipe_top/u_ex_mem/reg_w_data_o_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by clk_100MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_100MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_100MHz rise@20.000ns - clk_100MHz rise@0.000ns)
  Data Path Delay:        18.969ns  (logic 10.361ns (54.621%)  route 8.608ns (45.379%))
  Logic Levels:           19  (CARRY4=6 DSP48E1=2 LUT1=2 LUT2=1 LUT3=1 LUT4=1 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.794ns = ( 24.794 - 20.000 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=3800, routed)        1.567     5.088    u_risc_v_soc/u_risc_v_pipe_top/u_id_ex/clk_100MHz
    SLICE_X47Y43         FDCE                                         r  u_risc_v_soc/u_risc_v_pipe_top/u_id_ex/reg2_r_addr_o_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y43         FDCE (Prop_fdce_C_Q)         0.419     5.507 r  u_risc_v_soc/u_risc_v_pipe_top/u_id_ex/reg2_r_addr_o_reg[3]/Q
                         net (fo=3, routed)           0.904     6.411    u_risc_v_soc/u_risc_v_pipe_top/u_id_ex/reg2_r_addr_o_reg[4]_0[1]
    SLICE_X51Y43         LUT6 (Prop_lut6_I3_O)        0.299     6.710 f  u_risc_v_soc/u_risc_v_pipe_top/u_id_ex/reg_w_data_o2_i_75/O
                         net (fo=1, routed)           0.795     7.505    u_risc_v_soc/u_risc_v_pipe_top/u_ex_mem/reg_w_data_o0__4_0
    SLICE_X50Y43         LUT6 (Prop_lut6_I1_O)        0.124     7.629 r  u_risc_v_soc/u_risc_v_pipe_top/u_ex_mem/reg_w_data_o2_i_40/O
                         net (fo=34, routed)          0.799     8.428    u_risc_v_soc/u_risc_v_pipe_top/u_ex_mem/reg_w_data_o2_i_40_n_1
    SLICE_X47Y46         LUT5 (Prop_lut5_I1_O)        0.124     8.552 f  u_risc_v_soc/u_risc_v_pipe_top/u_ex_mem/reg_w_data_o0__2_i_27/O
                         net (fo=12, routed)          0.730     9.282    u_risc_v_soc/u_risc_v_pipe_top/u_ex_mem/ex_in_reg2_r_data[5]
    SLICE_X52Y45         LUT1 (Prop_lut1_I0_O)        0.124     9.406 r  u_risc_v_soc/u_risc_v_pipe_top/u_ex_mem/reg_w_data_o2_i_68/O
                         net (fo=1, routed)           0.000     9.406    u_risc_v_soc/u_risc_v_pipe_top/u_ex_mem/reg_w_data_o2_i_68_n_1
    SLICE_X52Y45         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     9.919 r  u_risc_v_soc/u_risc_v_pipe_top/u_ex_mem/reg_w_data_o2_i_38/CO[3]
                         net (fo=1, routed)           0.000     9.919    u_risc_v_soc/u_risc_v_pipe_top/u_ex_mem/reg_w_data_o2_i_38_n_1
    SLICE_X52Y46         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    10.234 r  u_risc_v_soc/u_risc_v_pipe_top/u_ex_mem/reg_w_data_o2_i_37/O[3]
                         net (fo=1, routed)           0.480    10.714    u_risc_v_soc/u_risc_v_pipe_top/u_ex_mem/u_ex/reg2_r_data_com[12]
    SLICE_X51Y46         LUT3 (Prop_lut3_I0_O)        0.307    11.021 r  u_risc_v_soc/u_risc_v_pipe_top/u_ex_mem/reg_w_data_o2_i_19/O
                         net (fo=4, routed)           0.719    11.740    u_risc_v_soc/u_risc_v_pipe_top/u_ex/A[12]
    DSP48_X1Y18          DSP48E1 (Prop_dsp48e1_B[12]_P[37])
                                                      3.656    15.396 r  u_risc_v_soc/u_risc_v_pipe_top/u_ex/reg_w_data_o0/P[37]
                         net (fo=2, routed)           1.139    16.535    u_risc_v_soc/u_risc_v_pipe_top/u_ex/reg_w_data_o0_n_69
    DSP48_X1Y17          DSP48E1 (Prop_dsp48e1_C[20]_P[0])
                                                      1.820    18.355 r  u_risc_v_soc/u_risc_v_pipe_top/u_ex/reg_w_data_o2__0/P[0]
                         net (fo=2, routed)           0.767    19.121    u_risc_v_soc/u_risc_v_pipe_top/u_ex/reg_w_data_o2__0_n_106
    SLICE_X54Y39         LUT2 (Prop_lut2_I0_O)        0.124    19.245 r  u_risc_v_soc/u_risc_v_pipe_top/u_ex/reg_w_data_o[16]_i_27/O
                         net (fo=1, routed)           0.000    19.245    u_risc_v_soc/u_risc_v_pipe_top/u_ex/reg_w_data_o[16]_i_27_n_1
    SLICE_X54Y39         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    19.778 r  u_risc_v_soc/u_risc_v_pipe_top/u_ex/reg_w_data_o_reg[16]_i_21/CO[3]
                         net (fo=1, routed)           0.000    19.778    u_risc_v_soc/u_risc_v_pipe_top/u_ex/reg_w_data_o_reg[16]_i_21_n_1
    SLICE_X54Y40         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    20.017 f  u_risc_v_soc/u_risc_v_pipe_top/u_ex/reg_w_data_o_reg[24]_i_51/O[2]
                         net (fo=1, routed)           0.574    20.591    u_risc_v_soc/u_risc_v_pipe_top/u_ex/reg_w_data_o_reg[24]_i_51_n_6
    SLICE_X53Y41         LUT1 (Prop_lut1_I0_O)        0.301    20.892 r  u_risc_v_soc/u_risc_v_pipe_top/u_ex/reg_w_data_o[24]_i_39/O
                         net (fo=1, routed)           0.000    20.892    u_risc_v_soc/u_risc_v_pipe_top/u_ex/reg_w_data_o[24]_i_39_n_1
    SLICE_X53Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.442 r  u_risc_v_soc/u_risc_v_pipe_top/u_ex/reg_w_data_o_reg[24]_i_22/CO[3]
                         net (fo=1, routed)           0.000    21.442    u_risc_v_soc/u_risc_v_pipe_top/u_ex/reg_w_data_o_reg[24]_i_22_n_1
    SLICE_X53Y42         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    21.681 r  u_risc_v_soc/u_risc_v_pipe_top/u_ex/reg_w_data_o_reg[28]_i_20/O[2]
                         net (fo=1, routed)           0.488    22.169    u_risc_v_soc/u_risc_v_pipe_top/u_ex/p_1_out[27]
    SLICE_X56Y42         LUT5 (Prop_lut5_I2_O)        0.302    22.471 r  u_risc_v_soc/u_risc_v_pipe_top/u_ex/reg_w_data_o[27]_i_14/O
                         net (fo=1, routed)           0.312    22.783    u_risc_v_soc/u_risc_v_pipe_top/u_id_ex/reg_w_data_o[27]_i_4_1
    SLICE_X56Y43         LUT4 (Prop_lut4_I0_O)        0.124    22.907 r  u_risc_v_soc/u_risc_v_pipe_top/u_id_ex/reg_w_data_o[27]_i_9/O
                         net (fo=1, routed)           0.495    23.402    u_risc_v_soc/u_risc_v_pipe_top/u_id_ex/reg_w_data_o[27]_i_9_n_1
    SLICE_X57Y43         LUT6 (Prop_lut6_I2_O)        0.124    23.526 r  u_risc_v_soc/u_risc_v_pipe_top/u_id_ex/reg_w_data_o[27]_i_4/O
                         net (fo=1, routed)           0.407    23.933    u_risc_v_soc/u_risc_v_pipe_top/u_id_ex/reg_w_data_o[27]_i_4_n_1
    SLICE_X57Y43         LUT6 (Prop_lut6_I5_O)        0.124    24.057 r  u_risc_v_soc/u_risc_v_pipe_top/u_id_ex/reg_w_data_o[27]_i_1/O
                         net (fo=1, routed)           0.000    24.057    u_risc_v_soc/u_risc_v_pipe_top/u_ex_mem/reg_w_data_o_reg[31]_4[27]
    SLICE_X57Y43         FDCE                                         r  u_risc_v_soc/u_risc_v_pipe_top/u_ex_mem/reg_w_data_o_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    20.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.250    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.341 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=3800, routed)        1.453    24.794    u_risc_v_soc/u_risc_v_pipe_top/u_ex_mem/clk_100MHz
    SLICE_X57Y43         FDCE                                         r  u_risc_v_soc/u_risc_v_pipe_top/u_ex_mem/reg_w_data_o_reg[27]/C
                         clock pessimism              0.260    25.054    
                         clock uncertainty           -0.035    25.019    
    SLICE_X57Y43         FDCE (Setup_fdce_C_D)        0.031    25.050    u_risc_v_soc/u_risc_v_pipe_top/u_ex_mem/reg_w_data_o_reg[27]
  -------------------------------------------------------------------
                         required time                         25.050    
                         arrival time                         -24.057    
  -------------------------------------------------------------------
                         slack                                  0.993    

Slack (MET) :             1.028ns  (required time - arrival time)
  Source:                 u_risc_v_soc/u_risc_v_pipe_top/u_id_ex/reg2_r_addr_o_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_100MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_risc_v_soc/u_risc_v_pipe_top/u_ex_mem/reg_w_data_o_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by clk_100MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_100MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_100MHz rise@20.000ns - clk_100MHz rise@0.000ns)
  Data Path Delay:        18.996ns  (logic 10.167ns (53.523%)  route 8.829ns (46.477%))
  Logic Levels:           18  (CARRY4=5 DSP48E1=2 LUT1=2 LUT2=1 LUT3=1 LUT4=1 LUT5=2 LUT6=4)
  Clock Path Skew:        0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns = ( 24.858 - 20.000 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=3800, routed)        1.567     5.088    u_risc_v_soc/u_risc_v_pipe_top/u_id_ex/clk_100MHz
    SLICE_X47Y43         FDCE                                         r  u_risc_v_soc/u_risc_v_pipe_top/u_id_ex/reg2_r_addr_o_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y43         FDCE (Prop_fdce_C_Q)         0.419     5.507 r  u_risc_v_soc/u_risc_v_pipe_top/u_id_ex/reg2_r_addr_o_reg[3]/Q
                         net (fo=3, routed)           0.904     6.411    u_risc_v_soc/u_risc_v_pipe_top/u_id_ex/reg2_r_addr_o_reg[4]_0[1]
    SLICE_X51Y43         LUT6 (Prop_lut6_I3_O)        0.299     6.710 f  u_risc_v_soc/u_risc_v_pipe_top/u_id_ex/reg_w_data_o2_i_75/O
                         net (fo=1, routed)           0.795     7.505    u_risc_v_soc/u_risc_v_pipe_top/u_ex_mem/reg_w_data_o0__4_0
    SLICE_X50Y43         LUT6 (Prop_lut6_I1_O)        0.124     7.629 r  u_risc_v_soc/u_risc_v_pipe_top/u_ex_mem/reg_w_data_o2_i_40/O
                         net (fo=34, routed)          0.799     8.428    u_risc_v_soc/u_risc_v_pipe_top/u_ex_mem/reg_w_data_o2_i_40_n_1
    SLICE_X47Y46         LUT5 (Prop_lut5_I1_O)        0.124     8.552 f  u_risc_v_soc/u_risc_v_pipe_top/u_ex_mem/reg_w_data_o0__2_i_27/O
                         net (fo=12, routed)          0.730     9.282    u_risc_v_soc/u_risc_v_pipe_top/u_ex_mem/ex_in_reg2_r_data[5]
    SLICE_X52Y45         LUT1 (Prop_lut1_I0_O)        0.124     9.406 r  u_risc_v_soc/u_risc_v_pipe_top/u_ex_mem/reg_w_data_o2_i_68/O
                         net (fo=1, routed)           0.000     9.406    u_risc_v_soc/u_risc_v_pipe_top/u_ex_mem/reg_w_data_o2_i_68_n_1
    SLICE_X52Y45         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     9.919 r  u_risc_v_soc/u_risc_v_pipe_top/u_ex_mem/reg_w_data_o2_i_38/CO[3]
                         net (fo=1, routed)           0.000     9.919    u_risc_v_soc/u_risc_v_pipe_top/u_ex_mem/reg_w_data_o2_i_38_n_1
    SLICE_X52Y46         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    10.234 r  u_risc_v_soc/u_risc_v_pipe_top/u_ex_mem/reg_w_data_o2_i_37/O[3]
                         net (fo=1, routed)           0.480    10.714    u_risc_v_soc/u_risc_v_pipe_top/u_ex_mem/u_ex/reg2_r_data_com[12]
    SLICE_X51Y46         LUT3 (Prop_lut3_I0_O)        0.307    11.021 r  u_risc_v_soc/u_risc_v_pipe_top/u_ex_mem/reg_w_data_o2_i_19/O
                         net (fo=4, routed)           0.719    11.740    u_risc_v_soc/u_risc_v_pipe_top/u_ex/A[12]
    DSP48_X1Y18          DSP48E1 (Prop_dsp48e1_B[12]_P[37])
                                                      3.656    15.396 r  u_risc_v_soc/u_risc_v_pipe_top/u_ex/reg_w_data_o0/P[37]
                         net (fo=2, routed)           1.139    16.535    u_risc_v_soc/u_risc_v_pipe_top/u_ex/reg_w_data_o0_n_69
    DSP48_X1Y17          DSP48E1 (Prop_dsp48e1_C[20]_P[0])
                                                      1.820    18.355 r  u_risc_v_soc/u_risc_v_pipe_top/u_ex/reg_w_data_o2__0/P[0]
                         net (fo=2, routed)           0.767    19.121    u_risc_v_soc/u_risc_v_pipe_top/u_ex/reg_w_data_o2__0_n_106
    SLICE_X54Y39         LUT2 (Prop_lut2_I0_O)        0.124    19.245 r  u_risc_v_soc/u_risc_v_pipe_top/u_ex/reg_w_data_o[16]_i_27/O
                         net (fo=1, routed)           0.000    19.245    u_risc_v_soc/u_risc_v_pipe_top/u_ex/reg_w_data_o[16]_i_27_n_1
    SLICE_X54Y39         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    19.823 f  u_risc_v_soc/u_risc_v_pipe_top/u_ex/reg_w_data_o_reg[16]_i_21/O[2]
                         net (fo=1, routed)           0.574    20.397    u_risc_v_soc/u_risc_v_pipe_top/u_ex/reg_w_data_o_reg[16]_i_21_n_6
    SLICE_X53Y40         LUT1 (Prop_lut1_I0_O)        0.301    20.698 r  u_risc_v_soc/u_risc_v_pipe_top/u_ex/reg_w_data_o[18]_i_46/O
                         net (fo=1, routed)           0.000    20.698    u_risc_v_soc/u_risc_v_pipe_top/u_ex/reg_w_data_o[18]_i_46_n_1
    SLICE_X53Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.248 r  u_risc_v_soc/u_risc_v_pipe_top/u_ex/reg_w_data_o_reg[18]_i_30/CO[3]
                         net (fo=1, routed)           0.000    21.248    u_risc_v_soc/u_risc_v_pipe_top/u_ex/reg_w_data_o_reg[18]_i_30_n_1
    SLICE_X53Y41         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    21.487 r  u_risc_v_soc/u_risc_v_pipe_top/u_ex/reg_w_data_o_reg[24]_i_22/O[2]
                         net (fo=1, routed)           0.694    22.182    u_risc_v_soc/u_risc_v_pipe_top/u_ex/p_1_out[23]
    SLICE_X61Y41         LUT5 (Prop_lut5_I0_O)        0.302    22.484 r  u_risc_v_soc/u_risc_v_pipe_top/u_ex/reg_w_data_o[23]_i_11/O
                         net (fo=1, routed)           0.294    22.778    u_risc_v_soc/u_risc_v_pipe_top/u_id_ex/reg_w_data_o[23]_i_2_0
    SLICE_X58Y41         LUT4 (Prop_lut4_I1_O)        0.124    22.902 f  u_risc_v_soc/u_risc_v_pipe_top/u_id_ex/reg_w_data_o[23]_i_4/O
                         net (fo=1, routed)           0.490    23.392    u_risc_v_soc/u_risc_v_pipe_top/u_id_ex/reg_w_data_o[23]_i_4_n_1
    SLICE_X58Y41         LUT6 (Prop_lut6_I0_O)        0.124    23.516 f  u_risc_v_soc/u_risc_v_pipe_top/u_id_ex/reg_w_data_o[23]_i_2/O
                         net (fo=1, routed)           0.444    23.960    u_risc_v_soc/u_risc_v_pipe_top/u_id_ex/reg_w_data_o[23]_i_2_n_1
    SLICE_X58Y41         LUT6 (Prop_lut6_I2_O)        0.124    24.084 r  u_risc_v_soc/u_risc_v_pipe_top/u_id_ex/reg_w_data_o[23]_i_1/O
                         net (fo=1, routed)           0.000    24.084    u_risc_v_soc/u_risc_v_pipe_top/u_ex_mem/reg_w_data_o_reg[31]_4[23]
    SLICE_X58Y41         FDCE                                         r  u_risc_v_soc/u_risc_v_pipe_top/u_ex_mem/reg_w_data_o_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    20.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.250    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.341 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=3800, routed)        1.517    24.858    u_risc_v_soc/u_risc_v_pipe_top/u_ex_mem/clk_100MHz
    SLICE_X58Y41         FDCE                                         r  u_risc_v_soc/u_risc_v_pipe_top/u_ex_mem/reg_w_data_o_reg[23]/C
                         clock pessimism              0.260    25.118    
                         clock uncertainty           -0.035    25.083    
    SLICE_X58Y41         FDCE (Setup_fdce_C_D)        0.029    25.112    u_risc_v_soc/u_risc_v_pipe_top/u_ex_mem/reg_w_data_o_reg[23]
  -------------------------------------------------------------------
                         required time                         25.112    
                         arrival time                         -24.084    
  -------------------------------------------------------------------
                         slack                                  1.028    

Slack (MET) :             1.069ns  (required time - arrival time)
  Source:                 u_risc_v_soc/u_risc_v_pipe_top/u_id_ex/reg2_r_addr_o_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_100MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_risc_v_soc/u_risc_v_pipe_top/u_ex_mem/reg_w_data_o_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by clk_100MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_100MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_100MHz rise@20.000ns - clk_100MHz rise@0.000ns)
  Data Path Delay:        18.956ns  (logic 10.457ns (55.165%)  route 8.499ns (44.835%))
  Logic Levels:           19  (CARRY4=6 DSP48E1=2 LUT1=2 LUT2=1 LUT3=1 LUT4=1 LUT5=3 LUT6=3)
  Clock Path Skew:        0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns = ( 24.859 - 20.000 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=3800, routed)        1.567     5.088    u_risc_v_soc/u_risc_v_pipe_top/u_id_ex/clk_100MHz
    SLICE_X47Y43         FDCE                                         r  u_risc_v_soc/u_risc_v_pipe_top/u_id_ex/reg2_r_addr_o_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y43         FDCE (Prop_fdce_C_Q)         0.419     5.507 r  u_risc_v_soc/u_risc_v_pipe_top/u_id_ex/reg2_r_addr_o_reg[3]/Q
                         net (fo=3, routed)           0.904     6.411    u_risc_v_soc/u_risc_v_pipe_top/u_id_ex/reg2_r_addr_o_reg[4]_0[1]
    SLICE_X51Y43         LUT6 (Prop_lut6_I3_O)        0.299     6.710 f  u_risc_v_soc/u_risc_v_pipe_top/u_id_ex/reg_w_data_o2_i_75/O
                         net (fo=1, routed)           0.795     7.505    u_risc_v_soc/u_risc_v_pipe_top/u_ex_mem/reg_w_data_o0__4_0
    SLICE_X50Y43         LUT6 (Prop_lut6_I1_O)        0.124     7.629 r  u_risc_v_soc/u_risc_v_pipe_top/u_ex_mem/reg_w_data_o2_i_40/O
                         net (fo=34, routed)          0.799     8.428    u_risc_v_soc/u_risc_v_pipe_top/u_ex_mem/reg_w_data_o2_i_40_n_1
    SLICE_X47Y46         LUT5 (Prop_lut5_I1_O)        0.124     8.552 f  u_risc_v_soc/u_risc_v_pipe_top/u_ex_mem/reg_w_data_o0__2_i_27/O
                         net (fo=12, routed)          0.730     9.282    u_risc_v_soc/u_risc_v_pipe_top/u_ex_mem/ex_in_reg2_r_data[5]
    SLICE_X52Y45         LUT1 (Prop_lut1_I0_O)        0.124     9.406 r  u_risc_v_soc/u_risc_v_pipe_top/u_ex_mem/reg_w_data_o2_i_68/O
                         net (fo=1, routed)           0.000     9.406    u_risc_v_soc/u_risc_v_pipe_top/u_ex_mem/reg_w_data_o2_i_68_n_1
    SLICE_X52Y45         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     9.919 r  u_risc_v_soc/u_risc_v_pipe_top/u_ex_mem/reg_w_data_o2_i_38/CO[3]
                         net (fo=1, routed)           0.000     9.919    u_risc_v_soc/u_risc_v_pipe_top/u_ex_mem/reg_w_data_o2_i_38_n_1
    SLICE_X52Y46         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    10.234 r  u_risc_v_soc/u_risc_v_pipe_top/u_ex_mem/reg_w_data_o2_i_37/O[3]
                         net (fo=1, routed)           0.480    10.714    u_risc_v_soc/u_risc_v_pipe_top/u_ex_mem/u_ex/reg2_r_data_com[12]
    SLICE_X51Y46         LUT3 (Prop_lut3_I0_O)        0.307    11.021 r  u_risc_v_soc/u_risc_v_pipe_top/u_ex_mem/reg_w_data_o2_i_19/O
                         net (fo=4, routed)           0.719    11.740    u_risc_v_soc/u_risc_v_pipe_top/u_ex/A[12]
    DSP48_X1Y18          DSP48E1 (Prop_dsp48e1_B[12]_P[37])
                                                      3.656    15.396 r  u_risc_v_soc/u_risc_v_pipe_top/u_ex/reg_w_data_o0/P[37]
                         net (fo=2, routed)           1.139    16.535    u_risc_v_soc/u_risc_v_pipe_top/u_ex/reg_w_data_o0_n_69
    DSP48_X1Y17          DSP48E1 (Prop_dsp48e1_C[20]_P[0])
                                                      1.820    18.355 r  u_risc_v_soc/u_risc_v_pipe_top/u_ex/reg_w_data_o2__0/P[0]
                         net (fo=2, routed)           0.767    19.121    u_risc_v_soc/u_risc_v_pipe_top/u_ex/reg_w_data_o2__0_n_106
    SLICE_X54Y39         LUT2 (Prop_lut2_I0_O)        0.124    19.245 r  u_risc_v_soc/u_risc_v_pipe_top/u_ex/reg_w_data_o[16]_i_27/O
                         net (fo=1, routed)           0.000    19.245    u_risc_v_soc/u_risc_v_pipe_top/u_ex/reg_w_data_o[16]_i_27_n_1
    SLICE_X54Y39         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    19.778 r  u_risc_v_soc/u_risc_v_pipe_top/u_ex/reg_w_data_o_reg[16]_i_21/CO[3]
                         net (fo=1, routed)           0.000    19.778    u_risc_v_soc/u_risc_v_pipe_top/u_ex/reg_w_data_o_reg[16]_i_21_n_1
    SLICE_X54Y40         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    20.017 f  u_risc_v_soc/u_risc_v_pipe_top/u_ex/reg_w_data_o_reg[24]_i_51/O[2]
                         net (fo=1, routed)           0.574    20.591    u_risc_v_soc/u_risc_v_pipe_top/u_ex/reg_w_data_o_reg[24]_i_51_n_6
    SLICE_X53Y41         LUT1 (Prop_lut1_I0_O)        0.301    20.892 r  u_risc_v_soc/u_risc_v_pipe_top/u_ex/reg_w_data_o[24]_i_39/O
                         net (fo=1, routed)           0.000    20.892    u_risc_v_soc/u_risc_v_pipe_top/u_ex/reg_w_data_o[24]_i_39_n_1
    SLICE_X53Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.442 r  u_risc_v_soc/u_risc_v_pipe_top/u_ex/reg_w_data_o_reg[24]_i_22/CO[3]
                         net (fo=1, routed)           0.000    21.442    u_risc_v_soc/u_risc_v_pipe_top/u_ex/reg_w_data_o_reg[24]_i_22_n_1
    SLICE_X53Y42         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    21.776 r  u_risc_v_soc/u_risc_v_pipe_top/u_ex/reg_w_data_o_reg[28]_i_20/O[1]
                         net (fo=1, routed)           0.460    22.236    u_risc_v_soc/u_risc_v_pipe_top/u_ex/p_1_out[26]
    SLICE_X55Y43         LUT5 (Prop_lut5_I2_O)        0.303    22.539 r  u_risc_v_soc/u_risc_v_pipe_top/u_ex/reg_w_data_o[26]_i_15/O
                         net (fo=1, routed)           0.551    23.090    u_risc_v_soc/u_risc_v_pipe_top/u_id_ex/reg_w_data_o[26]_i_4_2
    SLICE_X58Y43         LUT4 (Prop_lut4_I0_O)        0.124    23.214 r  u_risc_v_soc/u_risc_v_pipe_top/u_id_ex/reg_w_data_o[26]_i_10/O
                         net (fo=1, routed)           0.280    23.493    u_risc_v_soc/u_risc_v_pipe_top/u_id_ex/reg_w_data_o[26]_i_10_n_1
    SLICE_X58Y43         LUT5 (Prop_lut5_I0_O)        0.124    23.617 r  u_risc_v_soc/u_risc_v_pipe_top/u_id_ex/reg_w_data_o[26]_i_4/O
                         net (fo=1, routed)           0.303    23.920    u_risc_v_soc/u_risc_v_pipe_top/u_id_ex/reg_w_data_o[26]_i_4_n_1
    SLICE_X58Y44         LUT6 (Prop_lut6_I5_O)        0.124    24.044 r  u_risc_v_soc/u_risc_v_pipe_top/u_id_ex/reg_w_data_o[26]_i_1/O
                         net (fo=1, routed)           0.000    24.044    u_risc_v_soc/u_risc_v_pipe_top/u_ex_mem/reg_w_data_o_reg[31]_4[26]
    SLICE_X58Y44         FDCE                                         r  u_risc_v_soc/u_risc_v_pipe_top/u_ex_mem/reg_w_data_o_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    20.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.250    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.341 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=3800, routed)        1.518    24.859    u_risc_v_soc/u_risc_v_pipe_top/u_ex_mem/clk_100MHz
    SLICE_X58Y44         FDCE                                         r  u_risc_v_soc/u_risc_v_pipe_top/u_ex_mem/reg_w_data_o_reg[26]/C
                         clock pessimism              0.260    25.119    
                         clock uncertainty           -0.035    25.084    
    SLICE_X58Y44         FDCE (Setup_fdce_C_D)        0.029    25.113    u_risc_v_soc/u_risc_v_pipe_top/u_ex_mem/reg_w_data_o_reg[26]
  -------------------------------------------------------------------
                         required time                         25.113    
                         arrival time                         -24.044    
  -------------------------------------------------------------------
                         slack                                  1.069    

Slack (MET) :             1.095ns  (required time - arrival time)
  Source:                 u_risc_v_soc/u_risc_v_pipe_top/u_id_ex/reg2_r_addr_o_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_100MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_risc_v_soc/u_risc_v_pipe_top/u_ex_mem/reg_w_data_o_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by clk_100MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_100MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_100MHz rise@20.000ns - clk_100MHz rise@0.000ns)
  Data Path Delay:        18.932ns  (logic 10.458ns (55.240%)  route 8.474ns (44.760%))
  Logic Levels:           20  (CARRY4=7 DSP48E1=2 LUT1=2 LUT2=1 LUT3=1 LUT4=1 LUT5=3 LUT6=3)
  Clock Path Skew:        0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns = ( 24.859 - 20.000 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=3800, routed)        1.567     5.088    u_risc_v_soc/u_risc_v_pipe_top/u_id_ex/clk_100MHz
    SLICE_X47Y43         FDCE                                         r  u_risc_v_soc/u_risc_v_pipe_top/u_id_ex/reg2_r_addr_o_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y43         FDCE (Prop_fdce_C_Q)         0.419     5.507 r  u_risc_v_soc/u_risc_v_pipe_top/u_id_ex/reg2_r_addr_o_reg[3]/Q
                         net (fo=3, routed)           0.904     6.411    u_risc_v_soc/u_risc_v_pipe_top/u_id_ex/reg2_r_addr_o_reg[4]_0[1]
    SLICE_X51Y43         LUT6 (Prop_lut6_I3_O)        0.299     6.710 f  u_risc_v_soc/u_risc_v_pipe_top/u_id_ex/reg_w_data_o2_i_75/O
                         net (fo=1, routed)           0.795     7.505    u_risc_v_soc/u_risc_v_pipe_top/u_ex_mem/reg_w_data_o0__4_0
    SLICE_X50Y43         LUT6 (Prop_lut6_I1_O)        0.124     7.629 r  u_risc_v_soc/u_risc_v_pipe_top/u_ex_mem/reg_w_data_o2_i_40/O
                         net (fo=34, routed)          0.799     8.428    u_risc_v_soc/u_risc_v_pipe_top/u_ex_mem/reg_w_data_o2_i_40_n_1
    SLICE_X47Y46         LUT5 (Prop_lut5_I1_O)        0.124     8.552 f  u_risc_v_soc/u_risc_v_pipe_top/u_ex_mem/reg_w_data_o0__2_i_27/O
                         net (fo=12, routed)          0.730     9.282    u_risc_v_soc/u_risc_v_pipe_top/u_ex_mem/ex_in_reg2_r_data[5]
    SLICE_X52Y45         LUT1 (Prop_lut1_I0_O)        0.124     9.406 r  u_risc_v_soc/u_risc_v_pipe_top/u_ex_mem/reg_w_data_o2_i_68/O
                         net (fo=1, routed)           0.000     9.406    u_risc_v_soc/u_risc_v_pipe_top/u_ex_mem/reg_w_data_o2_i_68_n_1
    SLICE_X52Y45         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     9.919 r  u_risc_v_soc/u_risc_v_pipe_top/u_ex_mem/reg_w_data_o2_i_38/CO[3]
                         net (fo=1, routed)           0.000     9.919    u_risc_v_soc/u_risc_v_pipe_top/u_ex_mem/reg_w_data_o2_i_38_n_1
    SLICE_X52Y46         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    10.234 r  u_risc_v_soc/u_risc_v_pipe_top/u_ex_mem/reg_w_data_o2_i_37/O[3]
                         net (fo=1, routed)           0.480    10.714    u_risc_v_soc/u_risc_v_pipe_top/u_ex_mem/u_ex/reg2_r_data_com[12]
    SLICE_X51Y46         LUT3 (Prop_lut3_I0_O)        0.307    11.021 r  u_risc_v_soc/u_risc_v_pipe_top/u_ex_mem/reg_w_data_o2_i_19/O
                         net (fo=4, routed)           0.719    11.740    u_risc_v_soc/u_risc_v_pipe_top/u_ex/A[12]
    DSP48_X1Y18          DSP48E1 (Prop_dsp48e1_B[12]_P[37])
                                                      3.656    15.396 r  u_risc_v_soc/u_risc_v_pipe_top/u_ex/reg_w_data_o0/P[37]
                         net (fo=2, routed)           1.139    16.535    u_risc_v_soc/u_risc_v_pipe_top/u_ex/reg_w_data_o0_n_69
    DSP48_X1Y17          DSP48E1 (Prop_dsp48e1_C[20]_P[0])
                                                      1.820    18.355 r  u_risc_v_soc/u_risc_v_pipe_top/u_ex/reg_w_data_o2__0/P[0]
                         net (fo=2, routed)           0.767    19.121    u_risc_v_soc/u_risc_v_pipe_top/u_ex/reg_w_data_o2__0_n_106
    SLICE_X54Y39         LUT2 (Prop_lut2_I0_O)        0.124    19.245 r  u_risc_v_soc/u_risc_v_pipe_top/u_ex/reg_w_data_o[16]_i_27/O
                         net (fo=1, routed)           0.000    19.245    u_risc_v_soc/u_risc_v_pipe_top/u_ex/reg_w_data_o[16]_i_27_n_1
    SLICE_X54Y39         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    19.778 r  u_risc_v_soc/u_risc_v_pipe_top/u_ex/reg_w_data_o_reg[16]_i_21/CO[3]
                         net (fo=1, routed)           0.000    19.778    u_risc_v_soc/u_risc_v_pipe_top/u_ex/reg_w_data_o_reg[16]_i_21_n_1
    SLICE_X54Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.895 r  u_risc_v_soc/u_risc_v_pipe_top/u_ex/reg_w_data_o_reg[24]_i_51/CO[3]
                         net (fo=1, routed)           0.000    19.895    u_risc_v_soc/u_risc_v_pipe_top/u_ex/reg_w_data_o_reg[24]_i_51_n_1
    SLICE_X54Y41         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    20.134 f  u_risc_v_soc/u_risc_v_pipe_top/u_ex/reg_w_data_o_reg[24]_i_50/O[2]
                         net (fo=1, routed)           0.574    20.708    u_risc_v_soc/u_risc_v_pipe_top/u_ex/reg_w_data_o_reg[24]_i_50_n_6
    SLICE_X53Y42         LUT1 (Prop_lut1_I0_O)        0.301    21.009 r  u_risc_v_soc/u_risc_v_pipe_top/u_ex/reg_w_data_o[28]_i_25/O
                         net (fo=1, routed)           0.000    21.009    u_risc_v_soc/u_risc_v_pipe_top/u_ex/reg_w_data_o[28]_i_25_n_1
    SLICE_X53Y42         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.559 r  u_risc_v_soc/u_risc_v_pipe_top/u_ex/reg_w_data_o_reg[28]_i_20/CO[3]
                         net (fo=1, routed)           0.000    21.559    u_risc_v_soc/u_risc_v_pipe_top/u_ex/reg_w_data_o_reg[28]_i_20_n_1
    SLICE_X53Y43         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    21.781 r  u_risc_v_soc/u_risc_v_pipe_top/u_ex/reg_w_data_o_reg[30]_i_20/O[0]
                         net (fo=1, routed)           0.590    22.371    u_risc_v_soc/u_risc_v_pipe_top/u_ex/p_1_out[29]
    SLICE_X59Y42         LUT5 (Prop_lut5_I0_O)        0.299    22.670 r  u_risc_v_soc/u_risc_v_pipe_top/u_ex/reg_w_data_o[29]_i_10/O
                         net (fo=1, routed)           0.154    22.824    u_risc_v_soc/u_risc_v_pipe_top/u_id_ex/reg_w_data_o[29]_i_2_0
    SLICE_X59Y42         LUT4 (Prop_lut4_I1_O)        0.124    22.948 f  u_risc_v_soc/u_risc_v_pipe_top/u_id_ex/reg_w_data_o[29]_i_5/O
                         net (fo=1, routed)           0.343    23.291    u_risc_v_soc/u_risc_v_pipe_top/u_id_ex/reg_w_data_o[29]_i_5_n_1
    SLICE_X59Y43         LUT6 (Prop_lut6_I2_O)        0.124    23.415 f  u_risc_v_soc/u_risc_v_pipe_top/u_id_ex/reg_w_data_o[29]_i_2/O
                         net (fo=1, routed)           0.481    23.896    u_risc_v_soc/u_risc_v_pipe_top/u_id_ex/reg_w_data_o[29]_i_2_n_1
    SLICE_X59Y44         LUT5 (Prop_lut5_I0_O)        0.124    24.020 r  u_risc_v_soc/u_risc_v_pipe_top/u_id_ex/reg_w_data_o[29]_i_1/O
                         net (fo=1, routed)           0.000    24.020    u_risc_v_soc/u_risc_v_pipe_top/u_ex_mem/reg_w_data_o_reg[31]_4[29]
    SLICE_X59Y44         FDCE                                         r  u_risc_v_soc/u_risc_v_pipe_top/u_ex_mem/reg_w_data_o_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    20.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.250    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.341 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=3800, routed)        1.518    24.859    u_risc_v_soc/u_risc_v_pipe_top/u_ex_mem/clk_100MHz
    SLICE_X59Y44         FDCE                                         r  u_risc_v_soc/u_risc_v_pipe_top/u_ex_mem/reg_w_data_o_reg[29]/C
                         clock pessimism              0.260    25.119    
                         clock uncertainty           -0.035    25.084    
    SLICE_X59Y44         FDCE (Setup_fdce_C_D)        0.031    25.115    u_risc_v_soc/u_risc_v_pipe_top/u_ex_mem/reg_w_data_o_reg[29]
  -------------------------------------------------------------------
                         required time                         25.115    
                         arrival time                         -24.020    
  -------------------------------------------------------------------
                         slack                                  1.095    

Slack (MET) :             1.111ns  (required time - arrival time)
  Source:                 u_risc_v_soc/u_risc_v_pipe_top/u_id_ex/reg2_r_addr_o_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_100MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_risc_v_soc/u_risc_v_pipe_top/u_ex_mem/reg_w_data_o_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by clk_100MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_100MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_100MHz rise@20.000ns - clk_100MHz rise@0.000ns)
  Data Path Delay:        18.894ns  (logic 10.022ns (53.042%)  route 8.872ns (46.958%))
  Logic Levels:           17  (CARRY4=4 DSP48E1=2 LUT1=2 LUT2=1 LUT3=1 LUT4=1 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.792ns = ( 24.792 - 20.000 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=3800, routed)        1.567     5.088    u_risc_v_soc/u_risc_v_pipe_top/u_id_ex/clk_100MHz
    SLICE_X47Y43         FDCE                                         r  u_risc_v_soc/u_risc_v_pipe_top/u_id_ex/reg2_r_addr_o_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y43         FDCE (Prop_fdce_C_Q)         0.419     5.507 r  u_risc_v_soc/u_risc_v_pipe_top/u_id_ex/reg2_r_addr_o_reg[3]/Q
                         net (fo=3, routed)           0.904     6.411    u_risc_v_soc/u_risc_v_pipe_top/u_id_ex/reg2_r_addr_o_reg[4]_0[1]
    SLICE_X51Y43         LUT6 (Prop_lut6_I3_O)        0.299     6.710 f  u_risc_v_soc/u_risc_v_pipe_top/u_id_ex/reg_w_data_o2_i_75/O
                         net (fo=1, routed)           0.795     7.505    u_risc_v_soc/u_risc_v_pipe_top/u_ex_mem/reg_w_data_o0__4_0
    SLICE_X50Y43         LUT6 (Prop_lut6_I1_O)        0.124     7.629 r  u_risc_v_soc/u_risc_v_pipe_top/u_ex_mem/reg_w_data_o2_i_40/O
                         net (fo=34, routed)          0.799     8.428    u_risc_v_soc/u_risc_v_pipe_top/u_ex_mem/reg_w_data_o2_i_40_n_1
    SLICE_X47Y46         LUT5 (Prop_lut5_I1_O)        0.124     8.552 f  u_risc_v_soc/u_risc_v_pipe_top/u_ex_mem/reg_w_data_o0__2_i_27/O
                         net (fo=12, routed)          0.730     9.282    u_risc_v_soc/u_risc_v_pipe_top/u_ex_mem/ex_in_reg2_r_data[5]
    SLICE_X52Y45         LUT1 (Prop_lut1_I0_O)        0.124     9.406 r  u_risc_v_soc/u_risc_v_pipe_top/u_ex_mem/reg_w_data_o2_i_68/O
                         net (fo=1, routed)           0.000     9.406    u_risc_v_soc/u_risc_v_pipe_top/u_ex_mem/reg_w_data_o2_i_68_n_1
    SLICE_X52Y45         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     9.919 r  u_risc_v_soc/u_risc_v_pipe_top/u_ex_mem/reg_w_data_o2_i_38/CO[3]
                         net (fo=1, routed)           0.000     9.919    u_risc_v_soc/u_risc_v_pipe_top/u_ex_mem/reg_w_data_o2_i_38_n_1
    SLICE_X52Y46         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    10.234 r  u_risc_v_soc/u_risc_v_pipe_top/u_ex_mem/reg_w_data_o2_i_37/O[3]
                         net (fo=1, routed)           0.480    10.714    u_risc_v_soc/u_risc_v_pipe_top/u_ex_mem/u_ex/reg2_r_data_com[12]
    SLICE_X51Y46         LUT3 (Prop_lut3_I0_O)        0.307    11.021 r  u_risc_v_soc/u_risc_v_pipe_top/u_ex_mem/reg_w_data_o2_i_19/O
                         net (fo=4, routed)           0.719    11.740    u_risc_v_soc/u_risc_v_pipe_top/u_ex/A[12]
    DSP48_X1Y18          DSP48E1 (Prop_dsp48e1_B[12]_P[37])
                                                      3.656    15.396 r  u_risc_v_soc/u_risc_v_pipe_top/u_ex/reg_w_data_o0/P[37]
                         net (fo=2, routed)           1.139    16.535    u_risc_v_soc/u_risc_v_pipe_top/u_ex/reg_w_data_o0_n_69
    DSP48_X1Y17          DSP48E1 (Prop_dsp48e1_C[20]_P[0])
                                                      1.820    18.355 r  u_risc_v_soc/u_risc_v_pipe_top/u_ex/reg_w_data_o2__0/P[0]
                         net (fo=2, routed)           0.767    19.121    u_risc_v_soc/u_risc_v_pipe_top/u_ex/reg_w_data_o2__0_n_106
    SLICE_X54Y39         LUT2 (Prop_lut2_I0_O)        0.124    19.245 r  u_risc_v_soc/u_risc_v_pipe_top/u_ex/reg_w_data_o[16]_i_27/O
                         net (fo=1, routed)           0.000    19.245    u_risc_v_soc/u_risc_v_pipe_top/u_ex/reg_w_data_o[16]_i_27_n_1
    SLICE_X54Y39         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    19.823 f  u_risc_v_soc/u_risc_v_pipe_top/u_ex/reg_w_data_o_reg[16]_i_21/O[2]
                         net (fo=1, routed)           0.574    20.397    u_risc_v_soc/u_risc_v_pipe_top/u_ex/reg_w_data_o_reg[16]_i_21_n_6
    SLICE_X53Y40         LUT1 (Prop_lut1_I0_O)        0.301    20.698 r  u_risc_v_soc/u_risc_v_pipe_top/u_ex/reg_w_data_o[18]_i_46/O
                         net (fo=1, routed)           0.000    20.698    u_risc_v_soc/u_risc_v_pipe_top/u_ex/reg_w_data_o[18]_i_46_n_1
    SLICE_X53Y40         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    21.338 r  u_risc_v_soc/u_risc_v_pipe_top/u_ex/reg_w_data_o_reg[18]_i_30/O[3]
                         net (fo=1, routed)           0.474    21.812    u_risc_v_soc/u_risc_v_pipe_top/u_ex/p_1_out[20]
    SLICE_X54Y38         LUT5 (Prop_lut5_I0_O)        0.306    22.118 r  u_risc_v_soc/u_risc_v_pipe_top/u_ex/reg_w_data_o[20]_i_23/O
                         net (fo=1, routed)           0.466    22.584    u_risc_v_soc/u_risc_v_pipe_top/u_id_ex/reg_w_data_o[20]_i_4_0
    SLICE_X54Y38         LUT4 (Prop_lut4_I0_O)        0.124    22.708 r  u_risc_v_soc/u_risc_v_pipe_top/u_id_ex/reg_w_data_o[20]_i_11/O
                         net (fo=1, routed)           0.470    23.178    u_risc_v_soc/u_risc_v_pipe_top/u_id_ex/reg_w_data_o[20]_i_11_n_1
    SLICE_X52Y39         LUT6 (Prop_lut6_I2_O)        0.124    23.302 r  u_risc_v_soc/u_risc_v_pipe_top/u_id_ex/reg_w_data_o[20]_i_4/O
                         net (fo=1, routed)           0.557    23.859    u_risc_v_soc/u_risc_v_pipe_top/u_id_ex/reg_w_data_o[20]_i_4_n_1
    SLICE_X52Y41         LUT6 (Prop_lut6_I5_O)        0.124    23.983 r  u_risc_v_soc/u_risc_v_pipe_top/u_id_ex/reg_w_data_o[20]_i_1/O
                         net (fo=1, routed)           0.000    23.983    u_risc_v_soc/u_risc_v_pipe_top/u_ex_mem/reg_w_data_o_reg[31]_4[20]
    SLICE_X52Y41         FDCE                                         r  u_risc_v_soc/u_risc_v_pipe_top/u_ex_mem/reg_w_data_o_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    20.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.250    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.341 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=3800, routed)        1.451    24.792    u_risc_v_soc/u_risc_v_pipe_top/u_ex_mem/clk_100MHz
    SLICE_X52Y41         FDCE                                         r  u_risc_v_soc/u_risc_v_pipe_top/u_ex_mem/reg_w_data_o_reg[20]/C
                         clock pessimism              0.260    25.052    
                         clock uncertainty           -0.035    25.017    
    SLICE_X52Y41         FDCE (Setup_fdce_C_D)        0.077    25.094    u_risc_v_soc/u_risc_v_pipe_top/u_ex_mem/reg_w_data_o_reg[20]
  -------------------------------------------------------------------
                         required time                         25.094    
                         arrival time                         -23.983    
  -------------------------------------------------------------------
                         slack                                  1.111    

Slack (MET) :             1.132ns  (required time - arrival time)
  Source:                 u_risc_v_soc/u_risc_v_pipe_top/u_id_ex/reg2_r_addr_o_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_100MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_risc_v_soc/u_risc_v_pipe_top/u_ex_mem/reg_w_data_o_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by clk_100MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_100MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_100MHz rise@20.000ns - clk_100MHz rise@0.000ns)
  Data Path Delay:        18.829ns  (logic 10.263ns (54.508%)  route 8.566ns (45.492%))
  Logic Levels:           18  (CARRY4=5 DSP48E1=2 LUT1=2 LUT2=1 LUT3=1 LUT4=1 LUT5=3 LUT6=3)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.793ns = ( 24.793 - 20.000 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=3800, routed)        1.567     5.088    u_risc_v_soc/u_risc_v_pipe_top/u_id_ex/clk_100MHz
    SLICE_X47Y43         FDCE                                         r  u_risc_v_soc/u_risc_v_pipe_top/u_id_ex/reg2_r_addr_o_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y43         FDCE (Prop_fdce_C_Q)         0.419     5.507 r  u_risc_v_soc/u_risc_v_pipe_top/u_id_ex/reg2_r_addr_o_reg[3]/Q
                         net (fo=3, routed)           0.904     6.411    u_risc_v_soc/u_risc_v_pipe_top/u_id_ex/reg2_r_addr_o_reg[4]_0[1]
    SLICE_X51Y43         LUT6 (Prop_lut6_I3_O)        0.299     6.710 f  u_risc_v_soc/u_risc_v_pipe_top/u_id_ex/reg_w_data_o2_i_75/O
                         net (fo=1, routed)           0.795     7.505    u_risc_v_soc/u_risc_v_pipe_top/u_ex_mem/reg_w_data_o0__4_0
    SLICE_X50Y43         LUT6 (Prop_lut6_I1_O)        0.124     7.629 r  u_risc_v_soc/u_risc_v_pipe_top/u_ex_mem/reg_w_data_o2_i_40/O
                         net (fo=34, routed)          0.799     8.428    u_risc_v_soc/u_risc_v_pipe_top/u_ex_mem/reg_w_data_o2_i_40_n_1
    SLICE_X47Y46         LUT5 (Prop_lut5_I1_O)        0.124     8.552 f  u_risc_v_soc/u_risc_v_pipe_top/u_ex_mem/reg_w_data_o0__2_i_27/O
                         net (fo=12, routed)          0.730     9.282    u_risc_v_soc/u_risc_v_pipe_top/u_ex_mem/ex_in_reg2_r_data[5]
    SLICE_X52Y45         LUT1 (Prop_lut1_I0_O)        0.124     9.406 r  u_risc_v_soc/u_risc_v_pipe_top/u_ex_mem/reg_w_data_o2_i_68/O
                         net (fo=1, routed)           0.000     9.406    u_risc_v_soc/u_risc_v_pipe_top/u_ex_mem/reg_w_data_o2_i_68_n_1
    SLICE_X52Y45         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     9.919 r  u_risc_v_soc/u_risc_v_pipe_top/u_ex_mem/reg_w_data_o2_i_38/CO[3]
                         net (fo=1, routed)           0.000     9.919    u_risc_v_soc/u_risc_v_pipe_top/u_ex_mem/reg_w_data_o2_i_38_n_1
    SLICE_X52Y46         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    10.234 r  u_risc_v_soc/u_risc_v_pipe_top/u_ex_mem/reg_w_data_o2_i_37/O[3]
                         net (fo=1, routed)           0.480    10.714    u_risc_v_soc/u_risc_v_pipe_top/u_ex_mem/u_ex/reg2_r_data_com[12]
    SLICE_X51Y46         LUT3 (Prop_lut3_I0_O)        0.307    11.021 r  u_risc_v_soc/u_risc_v_pipe_top/u_ex_mem/reg_w_data_o2_i_19/O
                         net (fo=4, routed)           0.719    11.740    u_risc_v_soc/u_risc_v_pipe_top/u_ex/A[12]
    DSP48_X1Y18          DSP48E1 (Prop_dsp48e1_B[12]_P[37])
                                                      3.656    15.396 r  u_risc_v_soc/u_risc_v_pipe_top/u_ex/reg_w_data_o0/P[37]
                         net (fo=2, routed)           1.139    16.535    u_risc_v_soc/u_risc_v_pipe_top/u_ex/reg_w_data_o0_n_69
    DSP48_X1Y17          DSP48E1 (Prop_dsp48e1_C[20]_P[0])
                                                      1.820    18.355 r  u_risc_v_soc/u_risc_v_pipe_top/u_ex/reg_w_data_o2__0/P[0]
                         net (fo=2, routed)           0.767    19.121    u_risc_v_soc/u_risc_v_pipe_top/u_ex/reg_w_data_o2__0_n_106
    SLICE_X54Y39         LUT2 (Prop_lut2_I0_O)        0.124    19.245 r  u_risc_v_soc/u_risc_v_pipe_top/u_ex/reg_w_data_o[16]_i_27/O
                         net (fo=1, routed)           0.000    19.245    u_risc_v_soc/u_risc_v_pipe_top/u_ex/reg_w_data_o[16]_i_27_n_1
    SLICE_X54Y39         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    19.823 f  u_risc_v_soc/u_risc_v_pipe_top/u_ex/reg_w_data_o_reg[16]_i_21/O[2]
                         net (fo=1, routed)           0.574    20.397    u_risc_v_soc/u_risc_v_pipe_top/u_ex/reg_w_data_o_reg[16]_i_21_n_6
    SLICE_X53Y40         LUT1 (Prop_lut1_I0_O)        0.301    20.698 r  u_risc_v_soc/u_risc_v_pipe_top/u_ex/reg_w_data_o[18]_i_46/O
                         net (fo=1, routed)           0.000    20.698    u_risc_v_soc/u_risc_v_pipe_top/u_ex/reg_w_data_o[18]_i_46_n_1
    SLICE_X53Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.248 r  u_risc_v_soc/u_risc_v_pipe_top/u_ex/reg_w_data_o_reg[18]_i_30/CO[3]
                         net (fo=1, routed)           0.000    21.248    u_risc_v_soc/u_risc_v_pipe_top/u_ex/reg_w_data_o_reg[18]_i_30_n_1
    SLICE_X53Y41         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    21.582 r  u_risc_v_soc/u_risc_v_pipe_top/u_ex/reg_w_data_o_reg[24]_i_22/O[1]
                         net (fo=1, routed)           0.480    22.062    u_risc_v_soc/u_risc_v_pipe_top/u_ex/p_1_out[22]
    SLICE_X56Y41         LUT5 (Prop_lut5_I0_O)        0.303    22.365 r  u_risc_v_soc/u_risc_v_pipe_top/u_ex/reg_w_data_o[22]_i_10/O
                         net (fo=1, routed)           0.340    22.706    u_risc_v_soc/u_risc_v_pipe_top/u_id_ex/reg_w_data_o[22]_i_2_2
    SLICE_X57Y41         LUT4 (Prop_lut4_I1_O)        0.124    22.830 f  u_risc_v_soc/u_risc_v_pipe_top/u_id_ex/reg_w_data_o[22]_i_4/O
                         net (fo=1, routed)           0.433    23.262    u_risc_v_soc/u_risc_v_pipe_top/u_id_ex/reg_w_data_o[22]_i_4_n_1
    SLICE_X57Y41         LUT5 (Prop_lut5_I0_O)        0.124    23.386 f  u_risc_v_soc/u_risc_v_pipe_top/u_id_ex/reg_w_data_o[22]_i_2/O
                         net (fo=1, routed)           0.406    23.793    u_risc_v_soc/u_risc_v_pipe_top/u_id_ex/reg_w_data_o[22]_i_2_n_1
    SLICE_X57Y42         LUT6 (Prop_lut6_I2_O)        0.124    23.917 r  u_risc_v_soc/u_risc_v_pipe_top/u_id_ex/reg_w_data_o[22]_i_1/O
                         net (fo=1, routed)           0.000    23.917    u_risc_v_soc/u_risc_v_pipe_top/u_ex_mem/reg_w_data_o_reg[31]_4[22]
    SLICE_X57Y42         FDCE                                         r  u_risc_v_soc/u_risc_v_pipe_top/u_ex_mem/reg_w_data_o_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    20.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.250    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.341 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=3800, routed)        1.452    24.793    u_risc_v_soc/u_risc_v_pipe_top/u_ex_mem/clk_100MHz
    SLICE_X57Y42         FDCE                                         r  u_risc_v_soc/u_risc_v_pipe_top/u_ex_mem/reg_w_data_o_reg[22]/C
                         clock pessimism              0.260    25.053    
                         clock uncertainty           -0.035    25.018    
    SLICE_X57Y42         FDCE (Setup_fdce_C_D)        0.031    25.049    u_risc_v_soc/u_risc_v_pipe_top/u_ex_mem/reg_w_data_o_reg[22]
  -------------------------------------------------------------------
                         required time                         25.049    
                         arrival time                         -23.917    
  -------------------------------------------------------------------
                         slack                                  1.132    

Slack (MET) :             1.173ns  (required time - arrival time)
  Source:                 u_risc_v_soc/u_risc_v_pipe_top/u_id_ex/reg2_r_addr_o_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_100MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_risc_v_soc/u_risc_v_pipe_top/u_ex_mem/reg_w_data_o_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by clk_100MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_100MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_100MHz rise@20.000ns - clk_100MHz rise@0.000ns)
  Data Path Delay:        18.832ns  (logic 9.958ns (52.879%)  route 8.874ns (47.121%))
  Logic Levels:           17  (CARRY4=4 DSP48E1=2 LUT1=2 LUT2=1 LUT3=1 LUT4=1 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.791ns = ( 24.791 - 20.000 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=3800, routed)        1.567     5.088    u_risc_v_soc/u_risc_v_pipe_top/u_id_ex/clk_100MHz
    SLICE_X47Y43         FDCE                                         r  u_risc_v_soc/u_risc_v_pipe_top/u_id_ex/reg2_r_addr_o_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y43         FDCE (Prop_fdce_C_Q)         0.419     5.507 r  u_risc_v_soc/u_risc_v_pipe_top/u_id_ex/reg2_r_addr_o_reg[3]/Q
                         net (fo=3, routed)           0.904     6.411    u_risc_v_soc/u_risc_v_pipe_top/u_id_ex/reg2_r_addr_o_reg[4]_0[1]
    SLICE_X51Y43         LUT6 (Prop_lut6_I3_O)        0.299     6.710 f  u_risc_v_soc/u_risc_v_pipe_top/u_id_ex/reg_w_data_o2_i_75/O
                         net (fo=1, routed)           0.795     7.505    u_risc_v_soc/u_risc_v_pipe_top/u_ex_mem/reg_w_data_o0__4_0
    SLICE_X50Y43         LUT6 (Prop_lut6_I1_O)        0.124     7.629 r  u_risc_v_soc/u_risc_v_pipe_top/u_ex_mem/reg_w_data_o2_i_40/O
                         net (fo=34, routed)          0.799     8.428    u_risc_v_soc/u_risc_v_pipe_top/u_ex_mem/reg_w_data_o2_i_40_n_1
    SLICE_X47Y46         LUT5 (Prop_lut5_I1_O)        0.124     8.552 f  u_risc_v_soc/u_risc_v_pipe_top/u_ex_mem/reg_w_data_o0__2_i_27/O
                         net (fo=12, routed)          0.730     9.282    u_risc_v_soc/u_risc_v_pipe_top/u_ex_mem/ex_in_reg2_r_data[5]
    SLICE_X52Y45         LUT1 (Prop_lut1_I0_O)        0.124     9.406 r  u_risc_v_soc/u_risc_v_pipe_top/u_ex_mem/reg_w_data_o2_i_68/O
                         net (fo=1, routed)           0.000     9.406    u_risc_v_soc/u_risc_v_pipe_top/u_ex_mem/reg_w_data_o2_i_68_n_1
    SLICE_X52Y45         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     9.919 r  u_risc_v_soc/u_risc_v_pipe_top/u_ex_mem/reg_w_data_o2_i_38/CO[3]
                         net (fo=1, routed)           0.000     9.919    u_risc_v_soc/u_risc_v_pipe_top/u_ex_mem/reg_w_data_o2_i_38_n_1
    SLICE_X52Y46         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    10.234 r  u_risc_v_soc/u_risc_v_pipe_top/u_ex_mem/reg_w_data_o2_i_37/O[3]
                         net (fo=1, routed)           0.480    10.714    u_risc_v_soc/u_risc_v_pipe_top/u_ex_mem/u_ex/reg2_r_data_com[12]
    SLICE_X51Y46         LUT3 (Prop_lut3_I0_O)        0.307    11.021 r  u_risc_v_soc/u_risc_v_pipe_top/u_ex_mem/reg_w_data_o2_i_19/O
                         net (fo=4, routed)           0.719    11.740    u_risc_v_soc/u_risc_v_pipe_top/u_ex/A[12]
    DSP48_X1Y18          DSP48E1 (Prop_dsp48e1_B[12]_P[37])
                                                      3.656    15.396 r  u_risc_v_soc/u_risc_v_pipe_top/u_ex/reg_w_data_o0/P[37]
                         net (fo=2, routed)           1.139    16.535    u_risc_v_soc/u_risc_v_pipe_top/u_ex/reg_w_data_o0_n_69
    DSP48_X1Y17          DSP48E1 (Prop_dsp48e1_C[20]_P[0])
                                                      1.820    18.355 r  u_risc_v_soc/u_risc_v_pipe_top/u_ex/reg_w_data_o2__0/P[0]
                         net (fo=2, routed)           0.767    19.121    u_risc_v_soc/u_risc_v_pipe_top/u_ex/reg_w_data_o2__0_n_106
    SLICE_X54Y39         LUT2 (Prop_lut2_I0_O)        0.124    19.245 r  u_risc_v_soc/u_risc_v_pipe_top/u_ex/reg_w_data_o[16]_i_27/O
                         net (fo=1, routed)           0.000    19.245    u_risc_v_soc/u_risc_v_pipe_top/u_ex/reg_w_data_o[16]_i_27_n_1
    SLICE_X54Y39         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    19.823 f  u_risc_v_soc/u_risc_v_pipe_top/u_ex/reg_w_data_o_reg[16]_i_21/O[2]
                         net (fo=1, routed)           0.574    20.397    u_risc_v_soc/u_risc_v_pipe_top/u_ex/reg_w_data_o_reg[16]_i_21_n_6
    SLICE_X53Y40         LUT1 (Prop_lut1_I0_O)        0.301    20.698 r  u_risc_v_soc/u_risc_v_pipe_top/u_ex/reg_w_data_o[18]_i_46/O
                         net (fo=1, routed)           0.000    20.698    u_risc_v_soc/u_risc_v_pipe_top/u_ex/reg_w_data_o[18]_i_46_n_1
    SLICE_X53Y40         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    21.278 r  u_risc_v_soc/u_risc_v_pipe_top/u_ex/reg_w_data_o_reg[18]_i_30/O[2]
                         net (fo=1, routed)           0.606    21.884    u_risc_v_soc/u_risc_v_pipe_top/u_ex/p_1_out[19]
    SLICE_X56Y39         LUT5 (Prop_lut5_I0_O)        0.302    22.186 r  u_risc_v_soc/u_risc_v_pipe_top/u_ex/reg_w_data_o[19]_i_11/O
                         net (fo=1, routed)           0.412    22.598    u_risc_v_soc/u_risc_v_pipe_top/u_id_ex/reg_w_data_o[19]_i_2_0
    SLICE_X55Y38         LUT4 (Prop_lut4_I1_O)        0.124    22.722 f  u_risc_v_soc/u_risc_v_pipe_top/u_id_ex/reg_w_data_o[19]_i_4/O
                         net (fo=1, routed)           0.453    23.175    u_risc_v_soc/u_risc_v_pipe_top/u_id_ex/reg_w_data_o[19]_i_4_n_1
    SLICE_X52Y38         LUT6 (Prop_lut6_I0_O)        0.124    23.299 f  u_risc_v_soc/u_risc_v_pipe_top/u_id_ex/reg_w_data_o[19]_i_2/O
                         net (fo=1, routed)           0.497    23.796    u_risc_v_soc/u_risc_v_pipe_top/u_id_ex/reg_w_data_o[19]_i_2_n_1
    SLICE_X52Y40         LUT6 (Prop_lut6_I2_O)        0.124    23.920 r  u_risc_v_soc/u_risc_v_pipe_top/u_id_ex/reg_w_data_o[19]_i_1/O
                         net (fo=1, routed)           0.000    23.920    u_risc_v_soc/u_risc_v_pipe_top/u_ex_mem/reg_w_data_o_reg[31]_4[19]
    SLICE_X52Y40         FDCE                                         r  u_risc_v_soc/u_risc_v_pipe_top/u_ex_mem/reg_w_data_o_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    20.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.250    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.341 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=3800, routed)        1.450    24.791    u_risc_v_soc/u_risc_v_pipe_top/u_ex_mem/clk_100MHz
    SLICE_X52Y40         FDCE                                         r  u_risc_v_soc/u_risc_v_pipe_top/u_ex_mem/reg_w_data_o_reg[19]/C
                         clock pessimism              0.260    25.051    
                         clock uncertainty           -0.035    25.016    
    SLICE_X52Y40         FDCE (Setup_fdce_C_D)        0.077    25.093    u_risc_v_soc/u_risc_v_pipe_top/u_ex_mem/reg_w_data_o_reg[19]
  -------------------------------------------------------------------
                         required time                         25.093    
                         arrival time                         -23.920    
  -------------------------------------------------------------------
                         slack                                  1.173    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 u_risc_v_soc/u_risc_v_pipe_top/u_ex_mem/mem_w_addr_o_reg[23]/C
                            (rising edge-triggered cell FDCE clocked by clk_100MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_risc_v_soc/u_risc_v_pipe_top/u_mem_wb/mem_w_addr_o_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by clk_100MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_100MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz rise@0.000ns - clk_100MHz rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.964ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=3800, routed)        0.567     1.450    u_risc_v_soc/u_risc_v_pipe_top/u_ex_mem/clk_100MHz
    SLICE_X49Y48         FDCE                                         r  u_risc_v_soc/u_risc_v_pipe_top/u_ex_mem/mem_w_addr_o_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y48         FDCE (Prop_fdce_C_Q)         0.141     1.591 r  u_risc_v_soc/u_risc_v_pipe_top/u_ex_mem/mem_w_addr_o_reg[23]/Q
                         net (fo=1, routed)           0.056     1.647    u_risc_v_soc/u_risc_v_pipe_top/u_mem_wb/mem_w_addr_o_reg[31]_0[23]
    SLICE_X49Y48         FDCE                                         r  u_risc_v_soc/u_risc_v_pipe_top/u_mem_wb/mem_w_addr_o_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=3800, routed)        0.837     1.964    u_risc_v_soc/u_risc_v_pipe_top/u_mem_wb/clk_100MHz
    SLICE_X49Y48         FDCE                                         r  u_risc_v_soc/u_risc_v_pipe_top/u_mem_wb/mem_w_addr_o_reg[23]/C
                         clock pessimism             -0.514     1.450    
    SLICE_X49Y48         FDCE (Hold_fdce_C_D)         0.075     1.525    u_risc_v_soc/u_risc_v_pipe_top/u_mem_wb/mem_w_addr_o_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.525    
                         arrival time                           1.647    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 u_risc_v_soc/u_risc_v_pipe_top/u_ex_mem/mem_w_addr_o_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_100MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_risc_v_soc/u_risc_v_pipe_top/u_mem_wb/mem_w_addr_o_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_100MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_100MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz rise@0.000ns - clk_100MHz rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=3800, routed)        0.563     1.446    u_risc_v_soc/u_risc_v_pipe_top/u_ex_mem/clk_100MHz
    SLICE_X45Y50         FDCE                                         r  u_risc_v_soc/u_risc_v_pipe_top/u_ex_mem/mem_w_addr_o_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y50         FDCE (Prop_fdce_C_Q)         0.141     1.587 r  u_risc_v_soc/u_risc_v_pipe_top/u_ex_mem/mem_w_addr_o_reg[2]/Q
                         net (fo=1, routed)           0.056     1.643    u_risc_v_soc/u_risc_v_pipe_top/u_mem_wb/mem_w_addr_o_reg[31]_0[2]
    SLICE_X45Y50         FDCE                                         r  u_risc_v_soc/u_risc_v_pipe_top/u_mem_wb/mem_w_addr_o_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=3800, routed)        0.833     1.960    u_risc_v_soc/u_risc_v_pipe_top/u_mem_wb/clk_100MHz
    SLICE_X45Y50         FDCE                                         r  u_risc_v_soc/u_risc_v_pipe_top/u_mem_wb/mem_w_addr_o_reg[2]/C
                         clock pessimism             -0.514     1.446    
    SLICE_X45Y50         FDCE (Hold_fdce_C_D)         0.075     1.521    u_risc_v_soc/u_risc_v_pipe_top/u_mem_wb/mem_w_addr_o_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.521    
                         arrival time                           1.643    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 u_risc_v_soc/u_risc_v_pipe_top/u_ex_mem/mem_w_addr_o_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_100MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_risc_v_soc/u_risc_v_pipe_top/u_mem_wb/mem_w_addr_o_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_100MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_100MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz rise@0.000ns - clk_100MHz rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=3800, routed)        0.562     1.445    u_risc_v_soc/u_risc_v_pipe_top/u_ex_mem/clk_100MHz
    SLICE_X41Y51         FDCE                                         r  u_risc_v_soc/u_risc_v_pipe_top/u_ex_mem/mem_w_addr_o_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y51         FDCE (Prop_fdce_C_Q)         0.141     1.586 r  u_risc_v_soc/u_risc_v_pipe_top/u_ex_mem/mem_w_addr_o_reg[3]/Q
                         net (fo=1, routed)           0.056     1.642    u_risc_v_soc/u_risc_v_pipe_top/u_mem_wb/mem_w_addr_o_reg[31]_0[3]
    SLICE_X41Y51         FDCE                                         r  u_risc_v_soc/u_risc_v_pipe_top/u_mem_wb/mem_w_addr_o_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=3800, routed)        0.832     1.959    u_risc_v_soc/u_risc_v_pipe_top/u_mem_wb/clk_100MHz
    SLICE_X41Y51         FDCE                                         r  u_risc_v_soc/u_risc_v_pipe_top/u_mem_wb/mem_w_addr_o_reg[3]/C
                         clock pessimism             -0.514     1.445    
    SLICE_X41Y51         FDCE (Hold_fdce_C_D)         0.075     1.520    u_risc_v_soc/u_risc_v_pipe_top/u_mem_wb/mem_w_addr_o_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.520    
                         arrival time                           1.642    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 u_risc_v_soc/u_risc_v_pipe_top/u_ex_mem/mem_w_addr_o_reg[31]/C
                            (rising edge-triggered cell FDCE clocked by clk_100MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_risc_v_soc/u_risc_v_pipe_top/u_mem_wb/mem_w_addr_o_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by clk_100MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_100MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz rise@0.000ns - clk_100MHz rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=3800, routed)        0.563     1.446    u_risc_v_soc/u_risc_v_pipe_top/u_ex_mem/clk_100MHz
    SLICE_X45Y50         FDCE                                         r  u_risc_v_soc/u_risc_v_pipe_top/u_ex_mem/mem_w_addr_o_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y50         FDCE (Prop_fdce_C_Q)         0.141     1.587 r  u_risc_v_soc/u_risc_v_pipe_top/u_ex_mem/mem_w_addr_o_reg[31]/Q
                         net (fo=1, routed)           0.056     1.643    u_risc_v_soc/u_risc_v_pipe_top/u_mem_wb/mem_w_addr_o_reg[31]_0[31]
    SLICE_X45Y50         FDCE                                         r  u_risc_v_soc/u_risc_v_pipe_top/u_mem_wb/mem_w_addr_o_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=3800, routed)        0.833     1.960    u_risc_v_soc/u_risc_v_pipe_top/u_mem_wb/clk_100MHz
    SLICE_X45Y50         FDCE                                         r  u_risc_v_soc/u_risc_v_pipe_top/u_mem_wb/mem_w_addr_o_reg[31]/C
                         clock pessimism             -0.514     1.446    
    SLICE_X45Y50         FDCE (Hold_fdce_C_D)         0.071     1.517    u_risc_v_soc/u_risc_v_pipe_top/u_mem_wb/mem_w_addr_o_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.517    
                         arrival time                           1.643    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 u_risc_v_soc/u_risc_v_pipe_top/u_ex_mem/mem_w_addr_o_reg[21]/C
                            (rising edge-triggered cell FDCE clocked by clk_100MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_risc_v_soc/u_risc_v_pipe_top/u_mem_wb/mem_w_addr_o_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by clk_100MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_100MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz rise@0.000ns - clk_100MHz rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.964ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=3800, routed)        0.567     1.450    u_risc_v_soc/u_risc_v_pipe_top/u_ex_mem/clk_100MHz
    SLICE_X48Y49         FDCE                                         r  u_risc_v_soc/u_risc_v_pipe_top/u_ex_mem/mem_w_addr_o_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y49         FDCE (Prop_fdce_C_Q)         0.141     1.591 r  u_risc_v_soc/u_risc_v_pipe_top/u_ex_mem/mem_w_addr_o_reg[21]/Q
                         net (fo=1, routed)           0.065     1.656    u_risc_v_soc/u_risc_v_pipe_top/u_mem_wb/mem_w_addr_o_reg[31]_0[21]
    SLICE_X48Y49         FDCE                                         r  u_risc_v_soc/u_risc_v_pipe_top/u_mem_wb/mem_w_addr_o_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=3800, routed)        0.837     1.964    u_risc_v_soc/u_risc_v_pipe_top/u_mem_wb/clk_100MHz
    SLICE_X48Y49         FDCE                                         r  u_risc_v_soc/u_risc_v_pipe_top/u_mem_wb/mem_w_addr_o_reg[21]/C
                         clock pessimism             -0.514     1.450    
    SLICE_X48Y49         FDCE (Hold_fdce_C_D)         0.075     1.525    u_risc_v_soc/u_risc_v_pipe_top/u_mem_wb/mem_w_addr_o_reg[21]
  -------------------------------------------------------------------
                         required time                         -1.525    
                         arrival time                           1.656    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 u_risc_v_soc/u_risc_v_pipe_top/u_ex_mem/mem_w_addr_o_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_100MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_risc_v_soc/u_risc_v_pipe_top/u_mem_wb/mem_w_addr_o_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_100MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_100MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz rise@0.000ns - clk_100MHz rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=3800, routed)        0.565     1.448    u_risc_v_soc/u_risc_v_pipe_top/u_ex_mem/clk_100MHz
    SLICE_X44Y49         FDCE                                         r  u_risc_v_soc/u_risc_v_pipe_top/u_ex_mem/mem_w_addr_o_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y49         FDCE (Prop_fdce_C_Q)         0.141     1.589 r  u_risc_v_soc/u_risc_v_pipe_top/u_ex_mem/mem_w_addr_o_reg[0]/Q
                         net (fo=1, routed)           0.065     1.654    u_risc_v_soc/u_risc_v_pipe_top/u_mem_wb/mem_w_addr_o_reg[31]_0[0]
    SLICE_X44Y49         FDCE                                         r  u_risc_v_soc/u_risc_v_pipe_top/u_mem_wb/mem_w_addr_o_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=3800, routed)        0.835     1.962    u_risc_v_soc/u_risc_v_pipe_top/u_mem_wb/clk_100MHz
    SLICE_X44Y49         FDCE                                         r  u_risc_v_soc/u_risc_v_pipe_top/u_mem_wb/mem_w_addr_o_reg[0]/C
                         clock pessimism             -0.514     1.448    
    SLICE_X44Y49         FDCE (Hold_fdce_C_D)         0.075     1.523    u_risc_v_soc/u_risc_v_pipe_top/u_mem_wb/mem_w_addr_o_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.523    
                         arrival time                           1.654    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 u_risc_v_soc/u_risc_v_pipe_top/u_ex_mem/mem_w_addr_o_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_100MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_risc_v_soc/u_risc_v_pipe_top/u_mem_wb/mem_w_addr_o_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk_100MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_100MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz rise@0.000ns - clk_100MHz rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=3800, routed)        0.564     1.447    u_risc_v_soc/u_risc_v_pipe_top/u_ex_mem/clk_100MHz
    SLICE_X44Y45         FDCE                                         r  u_risc_v_soc/u_risc_v_pipe_top/u_ex_mem/mem_w_addr_o_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y45         FDCE (Prop_fdce_C_Q)         0.141     1.588 r  u_risc_v_soc/u_risc_v_pipe_top/u_ex_mem/mem_w_addr_o_reg[11]/Q
                         net (fo=1, routed)           0.065     1.653    u_risc_v_soc/u_risc_v_pipe_top/u_mem_wb/mem_w_addr_o_reg[31]_0[11]
    SLICE_X44Y45         FDCE                                         r  u_risc_v_soc/u_risc_v_pipe_top/u_mem_wb/mem_w_addr_o_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=3800, routed)        0.834     1.961    u_risc_v_soc/u_risc_v_pipe_top/u_mem_wb/clk_100MHz
    SLICE_X44Y45         FDCE                                         r  u_risc_v_soc/u_risc_v_pipe_top/u_mem_wb/mem_w_addr_o_reg[11]/C
                         clock pessimism             -0.514     1.447    
    SLICE_X44Y45         FDCE (Hold_fdce_C_D)         0.075     1.522    u_risc_v_soc/u_risc_v_pipe_top/u_mem_wb/mem_w_addr_o_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.522    
                         arrival time                           1.653    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 u_risc_v_soc/u_risc_v_pipe_top/u_ex_mem/mem_w_addr_o_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_100MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_risc_v_soc/u_risc_v_pipe_top/u_mem_wb/mem_w_addr_o_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_100MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_100MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz rise@0.000ns - clk_100MHz rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=3800, routed)        0.564     1.447    u_risc_v_soc/u_risc_v_pipe_top/u_ex_mem/clk_100MHz
    SLICE_X38Y47         FDCE                                         r  u_risc_v_soc/u_risc_v_pipe_top/u_ex_mem/mem_w_addr_o_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y47         FDCE (Prop_fdce_C_Q)         0.164     1.611 r  u_risc_v_soc/u_risc_v_pipe_top/u_ex_mem/mem_w_addr_o_reg[6]/Q
                         net (fo=1, routed)           0.056     1.667    u_risc_v_soc/u_risc_v_pipe_top/u_mem_wb/mem_w_addr_o_reg[31]_0[6]
    SLICE_X38Y47         FDCE                                         r  u_risc_v_soc/u_risc_v_pipe_top/u_mem_wb/mem_w_addr_o_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=3800, routed)        0.833     1.960    u_risc_v_soc/u_risc_v_pipe_top/u_mem_wb/clk_100MHz
    SLICE_X38Y47         FDCE                                         r  u_risc_v_soc/u_risc_v_pipe_top/u_mem_wb/mem_w_addr_o_reg[6]/C
                         clock pessimism             -0.513     1.447    
    SLICE_X38Y47         FDCE (Hold_fdce_C_D)         0.053     1.500    u_risc_v_soc/u_risc_v_pipe_top/u_mem_wb/mem_w_addr_o_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.500    
                         arrival time                           1.667    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 u_risc_v_soc/u_rom/counter_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_100MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_risc_v_soc/u_rom/u_code/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_100MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_100MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz rise@0.000ns - clk_100MHz rise@0.000ns)
  Data Path Delay:        0.668ns  (logic 0.141ns (21.096%)  route 0.527ns (78.904%))
  Logic Levels:           0  
  Clock Path Skew:        0.313ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.004ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=3800, routed)        0.558     1.441    u_risc_v_soc/u_rom/clk_100MHz
    SLICE_X28Y33         FDCE                                         r  u_risc_v_soc/u_rom/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y33         FDCE (Prop_fdce_C_Q)         0.141     1.582 r  u_risc_v_soc/u_rom/counter_reg[4]/Q
                         net (fo=8, routed)           0.527     2.110    u_risc_v_soc/u_rom/u_code/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[4]
    RAMB18_X1Y14         RAMB18E1                                     r  u_risc_v_soc/u_rom/u_code/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=3800, routed)        0.876     2.004    u_risc_v_soc/u_rom/u_code/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X1Y14         RAMB18E1                                     r  u_risc_v_soc/u_rom/u_code/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.249     1.755    
    RAMB18_X1Y14         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[9])
                                                      0.183     1.938    u_risc_v_soc/u_rom/u_code/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.938    
                         arrival time                           2.110    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 u_risc_v_soc/u_rom/counter_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_100MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_risc_v_soc/u_rom/u_code/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_100MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_100MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz rise@0.000ns - clk_100MHz rise@0.000ns)
  Data Path Delay:        0.667ns  (logic 0.141ns (21.145%)  route 0.526ns (78.855%))
  Logic Levels:           0  
  Clock Path Skew:        0.310ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.001ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=3800, routed)        0.558     1.441    u_risc_v_soc/u_rom/clk_100MHz
    SLICE_X28Y33         FDCE                                         r  u_risc_v_soc/u_rom/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y33         FDCE (Prop_fdce_C_Q)         0.141     1.582 r  u_risc_v_soc/u_rom/counter_reg[4]/Q
                         net (fo=8, routed)           0.526     2.108    u_risc_v_soc/u_rom/u_code/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[4]
    RAMB18_X1Y14         RAMB18E1                                     r  u_risc_v_soc/u_rom/u_code/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=3800, routed)        0.873     2.001    u_risc_v_soc/u_rom/u_code/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X1Y14         RAMB18E1                                     r  u_risc_v_soc/u_rom/u_code/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism             -0.249     1.752    
    RAMB18_X1Y14         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                      0.183     1.935    u_risc_v_soc/u_rom/u_code/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.935    
                         arrival time                           2.108    
  -------------------------------------------------------------------
                         slack                                  0.173    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_100MHz
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { clk_100MHz }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB18_X1Y14   u_risc_v_soc/u_rom/u_code/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         20.000      17.424     RAMB18_X1Y14   u_risc_v_soc/u_rom/u_code/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         20.000      17.845     BUFGCTRL_X0Y0  clk_100MHz_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000     SLICE_X40Y53   u_risc_v_soc/u_ram/_ram_reg[0][0]/C
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000     SLICE_X12Y59   u_risc_v_soc/u_ram/_ram_reg[0][10]/C
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000     SLICE_X32Y55   u_risc_v_soc/u_ram/_ram_reg[0][11]/C
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000     SLICE_X33Y70   u_risc_v_soc/u_ram/_ram_reg[0][12]/C
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000     SLICE_X43Y60   u_risc_v_soc/u_ram/_ram_reg[0][13]/C
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000     SLICE_X43Y60   u_risc_v_soc/u_ram/_ram_reg[0][14]/C
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000     SLICE_X33Y70   u_risc_v_soc/u_ram/_ram_reg[0][15]/C
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         10.000      8.750      SLICE_X30Y33   u_risc_v_soc/u_rom/_rom_reg_0_63_0_2/RAMA/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         10.000      8.750      SLICE_X30Y33   u_risc_v_soc/u_rom/_rom_reg_0_63_0_2/RAMB/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         10.000      8.750      SLICE_X30Y33   u_risc_v_soc/u_rom/_rom_reg_0_63_0_2/RAMC/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         10.000      8.750      SLICE_X30Y33   u_risc_v_soc/u_rom/_rom_reg_0_63_0_2/RAMD/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         10.000      8.750      SLICE_X34Y32   u_risc_v_soc/u_rom/_rom_reg_0_63_12_14/RAMA/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         10.000      8.750      SLICE_X34Y32   u_risc_v_soc/u_rom/_rom_reg_0_63_12_14/RAMB/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         10.000      8.750      SLICE_X34Y32   u_risc_v_soc/u_rom/_rom_reg_0_63_12_14/RAMC/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         10.000      8.750      SLICE_X34Y32   u_risc_v_soc/u_rom/_rom_reg_0_63_12_14/RAMD/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         10.000      8.750      SLICE_X30Y35   u_risc_v_soc/u_rom/_rom_reg_0_63_15_17/RAMA/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         10.000      8.750      SLICE_X30Y35   u_risc_v_soc/u_rom/_rom_reg_0_63_15_17/RAMB/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         10.000      8.750      SLICE_X30Y33   u_risc_v_soc/u_rom/_rom_reg_0_63_0_2/RAMA/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         10.000      8.750      SLICE_X30Y33   u_risc_v_soc/u_rom/_rom_reg_0_63_0_2/RAMB/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         10.000      8.750      SLICE_X30Y33   u_risc_v_soc/u_rom/_rom_reg_0_63_0_2/RAMC/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         10.000      8.750      SLICE_X30Y33   u_risc_v_soc/u_rom/_rom_reg_0_63_0_2/RAMD/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         10.000      8.750      SLICE_X34Y32   u_risc_v_soc/u_rom/_rom_reg_0_63_12_14/RAMA/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         10.000      8.750      SLICE_X34Y32   u_risc_v_soc/u_rom/_rom_reg_0_63_12_14/RAMB/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         10.000      8.750      SLICE_X34Y32   u_risc_v_soc/u_rom/_rom_reg_0_63_12_14/RAMC/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         10.000      8.750      SLICE_X34Y32   u_risc_v_soc/u_rom/_rom_reg_0_63_12_14/RAMD/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         10.000      8.750      SLICE_X30Y35   u_risc_v_soc/u_rom/_rom_reg_0_63_15_17/RAMA/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         10.000      8.750      SLICE_X30Y35   u_risc_v_soc/u_rom/_rom_reg_0_63_15_17/RAMB/CLK



---------------------------------------------------------------------------------------------------
From Clock:  u_vga_top/u_vga_clk/inst/clk_in1
  To Clock:  u_vga_top/u_vga_clk/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         u_vga_top/u_vga_clk/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { u_vga_top/u_vga_clk/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  u_vga_top/u_vga_clk/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  u_vga_top/u_vga_clk/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  u_vga_top/u_vga_clk/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  u_vga_top/u_vga_clk/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  u_vga_top/u_vga_clk/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  u_vga_top/u_vga_clk/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_vga_clk
  To Clock:  clk_out1_vga_clk

Setup :            0  Failing Endpoints,  Worst Slack       29.309ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.206ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             29.309ns  (required time - arrival time)
  Source:                 u_vga_top/u_vga_control/addr_v_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_vga_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_vga_top/u_vga_drive/rgb_data_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_vga_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_vga_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_vga_clk rise@40.000ns - clk_out1_vga_clk rise@0.000ns)
  Data Path Delay:        10.062ns  (logic 1.814ns (18.028%)  route 8.248ns (81.972%))
  Logic Levels:           8  (LUT2=3 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.437ns = ( 41.437 - 40.000 ) 
    Source Clock Delay      (SCD):    1.547ns
    Clock Pessimism Removal (CPR):    0.008ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_vga_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=3800, routed)        1.575     1.575    u_vga_top/u_vga_clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  u_vga_top/u_vga_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    u_vga_top/u_vga_clk/inst/clk_out1_vga_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  u_vga_top/u_vga_clk/inst/clkout1_buf/O
                         net (fo=88, routed)          1.547     1.547    u_vga_top/u_vga_control/clk_out1
    SLICE_X35Y27         FDCE                                         r  u_vga_top/u_vga_control/addr_v_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y27         FDCE (Prop_fdce_C_Q)         0.419     1.966 r  u_vga_top/u_vga_control/addr_v_reg[4]/Q
                         net (fo=13, routed)          0.842     2.808    u_vga_top/u_vga_control/addr_v_reg_n_1_[4]
    SLICE_X35Y28         LUT5 (Prop_lut5_I2_O)        0.297     3.105 f  u_vga_top/u_vga_control/rgb_data[15]_i_39/O
                         net (fo=1, routed)           0.667     3.772    u_vga_top/u_vga_control/rgb_data[15]_i_39_n_1
    SLICE_X35Y28         LUT6 (Prop_lut6_I0_O)        0.124     3.896 f  u_vga_top/u_vga_control/rgb_data[15]_i_38/O
                         net (fo=2, routed)           0.567     4.463    u_vga_top/u_vga_control/u_vga_drive/p_15_in
    SLICE_X36Y27         LUT4 (Prop_lut4_I0_O)        0.124     4.587 f  u_vga_top/u_vga_control/rgb_data[15]_i_26/O
                         net (fo=8, routed)           1.048     5.635    u_vga_top/u_vga_control/rgb_data[15]_i_26_n_1
    SLICE_X40Y27         LUT6 (Prop_lut6_I5_O)        0.124     5.759 f  u_vga_top/u_vga_control/cell_addr[3]_i_12/O
                         net (fo=10, routed)          0.968     6.727    u_vga_top/u_vga_control/addr_h_reg[7]_5
    SLICE_X43Y25         LUT2 (Prop_lut2_I0_O)        0.124     6.851 f  u_vga_top/u_vga_control/rgb_data[15]_i_25/O
                         net (fo=5, routed)           1.027     7.878    u_vga_top/u_vga_control/rgb_data[15]_i_25_n_1
    SLICE_X43Y24         LUT2 (Prop_lut2_I1_O)        0.152     8.030 r  u_vga_top/u_vga_control/rgb_data[15]_i_9/O
                         net (fo=13, routed)          1.793     9.823    u_vga_top/u_vga_control/rgb_data[15]_i_25_0
    SLICE_X42Y27         LUT6 (Prop_lut6_I0_O)        0.326    10.149 f  u_vga_top/u_vga_control/rgb_data[15]_i_3/O
                         net (fo=11, routed)          0.317    10.466    u_vga_top/u_vga_control/E[0]
    SLICE_X44Y27         LUT2 (Prop_lut2_I0_O)        0.124    10.590 r  u_vga_top/u_vga_control/rgb_data[15]_i_1/O
                         net (fo=12, routed)          1.020    11.609    u_vga_top/u_vga_drive/SR[0]
    SLICE_X48Y27         FDRE                                         r  u_vga_top/u_vga_drive/rgb_data_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_vga_clk rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    40.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=3800, routed)        1.457    41.457    u_vga_top/u_vga_clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.328 r  u_vga_top/u_vga_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.909    u_vga_top/u_vga_clk/inst/clk_out1_vga_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    40.000 r  u_vga_top/u_vga_clk/inst/clkout1_buf/O
                         net (fo=88, routed)          1.437    41.437    u_vga_top/u_vga_drive/CLK
    SLICE_X48Y27         FDRE                                         r  u_vga_top/u_vga_drive/rgb_data_reg[3]/C
                         clock pessimism              0.008    41.445    
                         clock uncertainty           -0.098    41.348    
    SLICE_X48Y27         FDRE (Setup_fdre_C_R)       -0.429    40.919    u_vga_top/u_vga_drive/rgb_data_reg[3]
  -------------------------------------------------------------------
                         required time                         40.919    
                         arrival time                         -11.609    
  -------------------------------------------------------------------
                         slack                                 29.309    

Slack (MET) :             29.447ns  (required time - arrival time)
  Source:                 u_vga_top/u_vga_control/addr_v_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_vga_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_vga_top/u_vga_drive/rgb_data_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_vga_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_vga_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_vga_clk rise@40.000ns - clk_out1_vga_clk rise@0.000ns)
  Data Path Delay:        9.924ns  (logic 1.814ns (18.280%)  route 8.110ns (81.720%))
  Logic Levels:           8  (LUT2=3 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.436ns = ( 41.436 - 40.000 ) 
    Source Clock Delay      (SCD):    1.547ns
    Clock Pessimism Removal (CPR):    0.008ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_vga_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=3800, routed)        1.575     1.575    u_vga_top/u_vga_clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  u_vga_top/u_vga_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    u_vga_top/u_vga_clk/inst/clk_out1_vga_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  u_vga_top/u_vga_clk/inst/clkout1_buf/O
                         net (fo=88, routed)          1.547     1.547    u_vga_top/u_vga_control/clk_out1
    SLICE_X35Y27         FDCE                                         r  u_vga_top/u_vga_control/addr_v_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y27         FDCE (Prop_fdce_C_Q)         0.419     1.966 r  u_vga_top/u_vga_control/addr_v_reg[4]/Q
                         net (fo=13, routed)          0.842     2.808    u_vga_top/u_vga_control/addr_v_reg_n_1_[4]
    SLICE_X35Y28         LUT5 (Prop_lut5_I2_O)        0.297     3.105 f  u_vga_top/u_vga_control/rgb_data[15]_i_39/O
                         net (fo=1, routed)           0.667     3.772    u_vga_top/u_vga_control/rgb_data[15]_i_39_n_1
    SLICE_X35Y28         LUT6 (Prop_lut6_I0_O)        0.124     3.896 f  u_vga_top/u_vga_control/rgb_data[15]_i_38/O
                         net (fo=2, routed)           0.567     4.463    u_vga_top/u_vga_control/u_vga_drive/p_15_in
    SLICE_X36Y27         LUT4 (Prop_lut4_I0_O)        0.124     4.587 f  u_vga_top/u_vga_control/rgb_data[15]_i_26/O
                         net (fo=8, routed)           1.048     5.635    u_vga_top/u_vga_control/rgb_data[15]_i_26_n_1
    SLICE_X40Y27         LUT6 (Prop_lut6_I5_O)        0.124     5.759 f  u_vga_top/u_vga_control/cell_addr[3]_i_12/O
                         net (fo=10, routed)          0.968     6.727    u_vga_top/u_vga_control/addr_h_reg[7]_5
    SLICE_X43Y25         LUT2 (Prop_lut2_I0_O)        0.124     6.851 f  u_vga_top/u_vga_control/rgb_data[15]_i_25/O
                         net (fo=5, routed)           1.027     7.878    u_vga_top/u_vga_control/rgb_data[15]_i_25_n_1
    SLICE_X43Y24         LUT2 (Prop_lut2_I1_O)        0.152     8.030 r  u_vga_top/u_vga_control/rgb_data[15]_i_9/O
                         net (fo=13, routed)          1.793     9.823    u_vga_top/u_vga_control/rgb_data[15]_i_25_0
    SLICE_X42Y27         LUT6 (Prop_lut6_I0_O)        0.326    10.149 f  u_vga_top/u_vga_control/rgb_data[15]_i_3/O
                         net (fo=11, routed)          0.317    10.466    u_vga_top/u_vga_control/E[0]
    SLICE_X44Y27         LUT2 (Prop_lut2_I0_O)        0.124    10.590 r  u_vga_top/u_vga_control/rgb_data[15]_i_1/O
                         net (fo=12, routed)          0.881    11.471    u_vga_top/u_vga_drive/SR[0]
    SLICE_X48Y26         FDRE                                         r  u_vga_top/u_vga_drive/rgb_data_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_vga_clk rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    40.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=3800, routed)        1.457    41.457    u_vga_top/u_vga_clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.328 r  u_vga_top/u_vga_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.909    u_vga_top/u_vga_clk/inst/clk_out1_vga_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    40.000 r  u_vga_top/u_vga_clk/inst/clkout1_buf/O
                         net (fo=88, routed)          1.436    41.436    u_vga_top/u_vga_drive/CLK
    SLICE_X48Y26         FDRE                                         r  u_vga_top/u_vga_drive/rgb_data_reg[14]/C
                         clock pessimism              0.008    41.444    
                         clock uncertainty           -0.098    41.347    
    SLICE_X48Y26         FDRE (Setup_fdre_C_R)       -0.429    40.918    u_vga_top/u_vga_drive/rgb_data_reg[14]
  -------------------------------------------------------------------
                         required time                         40.918    
                         arrival time                         -11.471    
  -------------------------------------------------------------------
                         slack                                 29.447    

Slack (MET) :             29.447ns  (required time - arrival time)
  Source:                 u_vga_top/u_vga_control/addr_v_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_vga_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_vga_top/u_vga_drive/rgb_data_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_vga_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_vga_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_vga_clk rise@40.000ns - clk_out1_vga_clk rise@0.000ns)
  Data Path Delay:        9.924ns  (logic 1.814ns (18.280%)  route 8.110ns (81.720%))
  Logic Levels:           8  (LUT2=3 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.436ns = ( 41.436 - 40.000 ) 
    Source Clock Delay      (SCD):    1.547ns
    Clock Pessimism Removal (CPR):    0.008ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_vga_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=3800, routed)        1.575     1.575    u_vga_top/u_vga_clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  u_vga_top/u_vga_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    u_vga_top/u_vga_clk/inst/clk_out1_vga_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  u_vga_top/u_vga_clk/inst/clkout1_buf/O
                         net (fo=88, routed)          1.547     1.547    u_vga_top/u_vga_control/clk_out1
    SLICE_X35Y27         FDCE                                         r  u_vga_top/u_vga_control/addr_v_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y27         FDCE (Prop_fdce_C_Q)         0.419     1.966 r  u_vga_top/u_vga_control/addr_v_reg[4]/Q
                         net (fo=13, routed)          0.842     2.808    u_vga_top/u_vga_control/addr_v_reg_n_1_[4]
    SLICE_X35Y28         LUT5 (Prop_lut5_I2_O)        0.297     3.105 f  u_vga_top/u_vga_control/rgb_data[15]_i_39/O
                         net (fo=1, routed)           0.667     3.772    u_vga_top/u_vga_control/rgb_data[15]_i_39_n_1
    SLICE_X35Y28         LUT6 (Prop_lut6_I0_O)        0.124     3.896 f  u_vga_top/u_vga_control/rgb_data[15]_i_38/O
                         net (fo=2, routed)           0.567     4.463    u_vga_top/u_vga_control/u_vga_drive/p_15_in
    SLICE_X36Y27         LUT4 (Prop_lut4_I0_O)        0.124     4.587 f  u_vga_top/u_vga_control/rgb_data[15]_i_26/O
                         net (fo=8, routed)           1.048     5.635    u_vga_top/u_vga_control/rgb_data[15]_i_26_n_1
    SLICE_X40Y27         LUT6 (Prop_lut6_I5_O)        0.124     5.759 f  u_vga_top/u_vga_control/cell_addr[3]_i_12/O
                         net (fo=10, routed)          0.968     6.727    u_vga_top/u_vga_control/addr_h_reg[7]_5
    SLICE_X43Y25         LUT2 (Prop_lut2_I0_O)        0.124     6.851 f  u_vga_top/u_vga_control/rgb_data[15]_i_25/O
                         net (fo=5, routed)           1.027     7.878    u_vga_top/u_vga_control/rgb_data[15]_i_25_n_1
    SLICE_X43Y24         LUT2 (Prop_lut2_I1_O)        0.152     8.030 r  u_vga_top/u_vga_control/rgb_data[15]_i_9/O
                         net (fo=13, routed)          1.793     9.823    u_vga_top/u_vga_control/rgb_data[15]_i_25_0
    SLICE_X42Y27         LUT6 (Prop_lut6_I0_O)        0.326    10.149 f  u_vga_top/u_vga_control/rgb_data[15]_i_3/O
                         net (fo=11, routed)          0.317    10.466    u_vga_top/u_vga_control/E[0]
    SLICE_X44Y27         LUT2 (Prop_lut2_I0_O)        0.124    10.590 r  u_vga_top/u_vga_control/rgb_data[15]_i_1/O
                         net (fo=12, routed)          0.881    11.471    u_vga_top/u_vga_drive/SR[0]
    SLICE_X48Y26         FDRE                                         r  u_vga_top/u_vga_drive/rgb_data_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_vga_clk rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    40.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=3800, routed)        1.457    41.457    u_vga_top/u_vga_clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.328 r  u_vga_top/u_vga_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.909    u_vga_top/u_vga_clk/inst/clk_out1_vga_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    40.000 r  u_vga_top/u_vga_clk/inst/clkout1_buf/O
                         net (fo=88, routed)          1.436    41.436    u_vga_top/u_vga_drive/CLK
    SLICE_X48Y26         FDRE                                         r  u_vga_top/u_vga_drive/rgb_data_reg[15]/C
                         clock pessimism              0.008    41.444    
                         clock uncertainty           -0.098    41.347    
    SLICE_X48Y26         FDRE (Setup_fdre_C_R)       -0.429    40.918    u_vga_top/u_vga_drive/rgb_data_reg[15]
  -------------------------------------------------------------------
                         required time                         40.918    
                         arrival time                         -11.471    
  -------------------------------------------------------------------
                         slack                                 29.447    

Slack (MET) :             29.567ns  (required time - arrival time)
  Source:                 u_vga_top/u_vga_control/addr_v_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_vga_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_vga_top/u_vga_drive/rgb_data_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_vga_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_vga_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_vga_clk rise@40.000ns - clk_out1_vga_clk rise@0.000ns)
  Data Path Delay:        9.703ns  (logic 1.814ns (18.694%)  route 7.889ns (81.306%))
  Logic Levels:           8  (LUT2=3 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.431ns = ( 41.431 - 40.000 ) 
    Source Clock Delay      (SCD):    1.547ns
    Clock Pessimism Removal (CPR):    0.008ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_vga_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=3800, routed)        1.575     1.575    u_vga_top/u_vga_clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  u_vga_top/u_vga_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    u_vga_top/u_vga_clk/inst/clk_out1_vga_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  u_vga_top/u_vga_clk/inst/clkout1_buf/O
                         net (fo=88, routed)          1.547     1.547    u_vga_top/u_vga_control/clk_out1
    SLICE_X35Y27         FDCE                                         r  u_vga_top/u_vga_control/addr_v_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y27         FDCE (Prop_fdce_C_Q)         0.419     1.966 r  u_vga_top/u_vga_control/addr_v_reg[4]/Q
                         net (fo=13, routed)          0.842     2.808    u_vga_top/u_vga_control/addr_v_reg_n_1_[4]
    SLICE_X35Y28         LUT5 (Prop_lut5_I2_O)        0.297     3.105 f  u_vga_top/u_vga_control/rgb_data[15]_i_39/O
                         net (fo=1, routed)           0.667     3.772    u_vga_top/u_vga_control/rgb_data[15]_i_39_n_1
    SLICE_X35Y28         LUT6 (Prop_lut6_I0_O)        0.124     3.896 f  u_vga_top/u_vga_control/rgb_data[15]_i_38/O
                         net (fo=2, routed)           0.567     4.463    u_vga_top/u_vga_control/u_vga_drive/p_15_in
    SLICE_X36Y27         LUT4 (Prop_lut4_I0_O)        0.124     4.587 f  u_vga_top/u_vga_control/rgb_data[15]_i_26/O
                         net (fo=8, routed)           1.048     5.635    u_vga_top/u_vga_control/rgb_data[15]_i_26_n_1
    SLICE_X40Y27         LUT6 (Prop_lut6_I5_O)        0.124     5.759 f  u_vga_top/u_vga_control/cell_addr[3]_i_12/O
                         net (fo=10, routed)          0.968     6.727    u_vga_top/u_vga_control/addr_h_reg[7]_5
    SLICE_X43Y25         LUT2 (Prop_lut2_I0_O)        0.124     6.851 f  u_vga_top/u_vga_control/rgb_data[15]_i_25/O
                         net (fo=5, routed)           1.027     7.878    u_vga_top/u_vga_control/rgb_data[15]_i_25_n_1
    SLICE_X43Y24         LUT2 (Prop_lut2_I1_O)        0.152     8.030 r  u_vga_top/u_vga_control/rgb_data[15]_i_9/O
                         net (fo=13, routed)          1.793     9.823    u_vga_top/u_vga_control/rgb_data[15]_i_25_0
    SLICE_X42Y27         LUT6 (Prop_lut6_I0_O)        0.326    10.149 f  u_vga_top/u_vga_control/rgb_data[15]_i_3/O
                         net (fo=11, routed)          0.317    10.466    u_vga_top/u_vga_control/E[0]
    SLICE_X44Y27         LUT2 (Prop_lut2_I0_O)        0.124    10.590 r  u_vga_top/u_vga_control/rgb_data[15]_i_1/O
                         net (fo=12, routed)          0.661    11.251    u_vga_top/u_vga_drive/SR[0]
    SLICE_X46Y25         FDRE                                         r  u_vga_top/u_vga_drive/rgb_data_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_vga_clk rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    40.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=3800, routed)        1.457    41.457    u_vga_top/u_vga_clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.328 r  u_vga_top/u_vga_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.909    u_vga_top/u_vga_clk/inst/clk_out1_vga_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    40.000 r  u_vga_top/u_vga_clk/inst/clkout1_buf/O
                         net (fo=88, routed)          1.431    41.431    u_vga_top/u_vga_drive/CLK
    SLICE_X46Y25         FDRE                                         r  u_vga_top/u_vga_drive/rgb_data_reg[1]/C
                         clock pessimism              0.008    41.439    
                         clock uncertainty           -0.098    41.342    
    SLICE_X46Y25         FDRE (Setup_fdre_C_R)       -0.524    40.818    u_vga_top/u_vga_drive/rgb_data_reg[1]
  -------------------------------------------------------------------
                         required time                         40.818    
                         arrival time                         -11.251    
  -------------------------------------------------------------------
                         slack                                 29.567    

Slack (MET) :             29.662ns  (required time - arrival time)
  Source:                 u_vga_top/u_vga_control/addr_v_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_vga_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_vga_top/u_vga_drive/rgb_data_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_vga_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_vga_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_vga_clk rise@40.000ns - clk_out1_vga_clk rise@0.000ns)
  Data Path Delay:        9.703ns  (logic 1.814ns (18.694%)  route 7.889ns (81.306%))
  Logic Levels:           8  (LUT2=3 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.431ns = ( 41.431 - 40.000 ) 
    Source Clock Delay      (SCD):    1.547ns
    Clock Pessimism Removal (CPR):    0.008ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_vga_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=3800, routed)        1.575     1.575    u_vga_top/u_vga_clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  u_vga_top/u_vga_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    u_vga_top/u_vga_clk/inst/clk_out1_vga_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  u_vga_top/u_vga_clk/inst/clkout1_buf/O
                         net (fo=88, routed)          1.547     1.547    u_vga_top/u_vga_control/clk_out1
    SLICE_X35Y27         FDCE                                         r  u_vga_top/u_vga_control/addr_v_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y27         FDCE (Prop_fdce_C_Q)         0.419     1.966 r  u_vga_top/u_vga_control/addr_v_reg[4]/Q
                         net (fo=13, routed)          0.842     2.808    u_vga_top/u_vga_control/addr_v_reg_n_1_[4]
    SLICE_X35Y28         LUT5 (Prop_lut5_I2_O)        0.297     3.105 f  u_vga_top/u_vga_control/rgb_data[15]_i_39/O
                         net (fo=1, routed)           0.667     3.772    u_vga_top/u_vga_control/rgb_data[15]_i_39_n_1
    SLICE_X35Y28         LUT6 (Prop_lut6_I0_O)        0.124     3.896 f  u_vga_top/u_vga_control/rgb_data[15]_i_38/O
                         net (fo=2, routed)           0.567     4.463    u_vga_top/u_vga_control/u_vga_drive/p_15_in
    SLICE_X36Y27         LUT4 (Prop_lut4_I0_O)        0.124     4.587 f  u_vga_top/u_vga_control/rgb_data[15]_i_26/O
                         net (fo=8, routed)           1.048     5.635    u_vga_top/u_vga_control/rgb_data[15]_i_26_n_1
    SLICE_X40Y27         LUT6 (Prop_lut6_I5_O)        0.124     5.759 f  u_vga_top/u_vga_control/cell_addr[3]_i_12/O
                         net (fo=10, routed)          0.968     6.727    u_vga_top/u_vga_control/addr_h_reg[7]_5
    SLICE_X43Y25         LUT2 (Prop_lut2_I0_O)        0.124     6.851 f  u_vga_top/u_vga_control/rgb_data[15]_i_25/O
                         net (fo=5, routed)           1.027     7.878    u_vga_top/u_vga_control/rgb_data[15]_i_25_n_1
    SLICE_X43Y24         LUT2 (Prop_lut2_I1_O)        0.152     8.030 r  u_vga_top/u_vga_control/rgb_data[15]_i_9/O
                         net (fo=13, routed)          1.793     9.823    u_vga_top/u_vga_control/rgb_data[15]_i_25_0
    SLICE_X42Y27         LUT6 (Prop_lut6_I0_O)        0.326    10.149 f  u_vga_top/u_vga_control/rgb_data[15]_i_3/O
                         net (fo=11, routed)          0.317    10.466    u_vga_top/u_vga_control/E[0]
    SLICE_X44Y27         LUT2 (Prop_lut2_I0_O)        0.124    10.590 r  u_vga_top/u_vga_control/rgb_data[15]_i_1/O
                         net (fo=12, routed)          0.661    11.251    u_vga_top/u_vga_drive/SR[0]
    SLICE_X47Y25         FDRE                                         r  u_vga_top/u_vga_drive/rgb_data_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_vga_clk rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    40.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=3800, routed)        1.457    41.457    u_vga_top/u_vga_clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.328 r  u_vga_top/u_vga_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.909    u_vga_top/u_vga_clk/inst/clk_out1_vga_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    40.000 r  u_vga_top/u_vga_clk/inst/clkout1_buf/O
                         net (fo=88, routed)          1.431    41.431    u_vga_top/u_vga_drive/CLK
    SLICE_X47Y25         FDRE                                         r  u_vga_top/u_vga_drive/rgb_data_reg[2]/C
                         clock pessimism              0.008    41.439    
                         clock uncertainty           -0.098    41.342    
    SLICE_X47Y25         FDRE (Setup_fdre_C_R)       -0.429    40.913    u_vga_top/u_vga_drive/rgb_data_reg[2]
  -------------------------------------------------------------------
                         required time                         40.913    
                         arrival time                         -11.251    
  -------------------------------------------------------------------
                         slack                                 29.662    

Slack (MET) :             29.669ns  (required time - arrival time)
  Source:                 u_vga_top/u_vga_control/addr_v_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_vga_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_vga_top/u_vga_drive/rgb_data_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_vga_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_vga_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_vga_clk rise@40.000ns - clk_out1_vga_clk rise@0.000ns)
  Data Path Delay:        9.605ns  (logic 1.814ns (18.887%)  route 7.791ns (81.113%))
  Logic Levels:           8  (LUT2=3 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.434ns = ( 41.434 - 40.000 ) 
    Source Clock Delay      (SCD):    1.547ns
    Clock Pessimism Removal (CPR):    0.008ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_vga_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=3800, routed)        1.575     1.575    u_vga_top/u_vga_clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  u_vga_top/u_vga_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    u_vga_top/u_vga_clk/inst/clk_out1_vga_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  u_vga_top/u_vga_clk/inst/clkout1_buf/O
                         net (fo=88, routed)          1.547     1.547    u_vga_top/u_vga_control/clk_out1
    SLICE_X35Y27         FDCE                                         r  u_vga_top/u_vga_control/addr_v_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y27         FDCE (Prop_fdce_C_Q)         0.419     1.966 r  u_vga_top/u_vga_control/addr_v_reg[4]/Q
                         net (fo=13, routed)          0.842     2.808    u_vga_top/u_vga_control/addr_v_reg_n_1_[4]
    SLICE_X35Y28         LUT5 (Prop_lut5_I2_O)        0.297     3.105 f  u_vga_top/u_vga_control/rgb_data[15]_i_39/O
                         net (fo=1, routed)           0.667     3.772    u_vga_top/u_vga_control/rgb_data[15]_i_39_n_1
    SLICE_X35Y28         LUT6 (Prop_lut6_I0_O)        0.124     3.896 f  u_vga_top/u_vga_control/rgb_data[15]_i_38/O
                         net (fo=2, routed)           0.567     4.463    u_vga_top/u_vga_control/u_vga_drive/p_15_in
    SLICE_X36Y27         LUT4 (Prop_lut4_I0_O)        0.124     4.587 f  u_vga_top/u_vga_control/rgb_data[15]_i_26/O
                         net (fo=8, routed)           1.048     5.635    u_vga_top/u_vga_control/rgb_data[15]_i_26_n_1
    SLICE_X40Y27         LUT6 (Prop_lut6_I5_O)        0.124     5.759 f  u_vga_top/u_vga_control/cell_addr[3]_i_12/O
                         net (fo=10, routed)          0.968     6.727    u_vga_top/u_vga_control/addr_h_reg[7]_5
    SLICE_X43Y25         LUT2 (Prop_lut2_I0_O)        0.124     6.851 f  u_vga_top/u_vga_control/rgb_data[15]_i_25/O
                         net (fo=5, routed)           1.027     7.878    u_vga_top/u_vga_control/rgb_data[15]_i_25_n_1
    SLICE_X43Y24         LUT2 (Prop_lut2_I1_O)        0.152     8.030 r  u_vga_top/u_vga_control/rgb_data[15]_i_9/O
                         net (fo=13, routed)          1.793     9.823    u_vga_top/u_vga_control/rgb_data[15]_i_25_0
    SLICE_X42Y27         LUT6 (Prop_lut6_I0_O)        0.326    10.149 f  u_vga_top/u_vga_control/rgb_data[15]_i_3/O
                         net (fo=11, routed)          0.317    10.466    u_vga_top/u_vga_control/E[0]
    SLICE_X44Y27         LUT2 (Prop_lut2_I0_O)        0.124    10.590 r  u_vga_top/u_vga_control/rgb_data[15]_i_1/O
                         net (fo=12, routed)          0.562    11.152    u_vga_top/u_vga_drive/SR[0]
    SLICE_X46Y27         FDRE                                         r  u_vga_top/u_vga_drive/rgb_data_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_vga_clk rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    40.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=3800, routed)        1.457    41.457    u_vga_top/u_vga_clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.328 r  u_vga_top/u_vga_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.909    u_vga_top/u_vga_clk/inst/clk_out1_vga_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    40.000 r  u_vga_top/u_vga_clk/inst/clkout1_buf/O
                         net (fo=88, routed)          1.434    41.434    u_vga_top/u_vga_drive/CLK
    SLICE_X46Y27         FDRE                                         r  u_vga_top/u_vga_drive/rgb_data_reg[12]/C
                         clock pessimism              0.008    41.442    
                         clock uncertainty           -0.098    41.345    
    SLICE_X46Y27         FDRE (Setup_fdre_C_R)       -0.524    40.821    u_vga_top/u_vga_drive/rgb_data_reg[12]
  -------------------------------------------------------------------
                         required time                         40.821    
                         arrival time                         -11.152    
  -------------------------------------------------------------------
                         slack                                 29.669    

Slack (MET) :             29.669ns  (required time - arrival time)
  Source:                 u_vga_top/u_vga_control/addr_v_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_vga_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_vga_top/u_vga_drive/rgb_data_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_vga_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_vga_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_vga_clk rise@40.000ns - clk_out1_vga_clk rise@0.000ns)
  Data Path Delay:        9.605ns  (logic 1.814ns (18.887%)  route 7.791ns (81.113%))
  Logic Levels:           8  (LUT2=3 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.434ns = ( 41.434 - 40.000 ) 
    Source Clock Delay      (SCD):    1.547ns
    Clock Pessimism Removal (CPR):    0.008ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_vga_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=3800, routed)        1.575     1.575    u_vga_top/u_vga_clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  u_vga_top/u_vga_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    u_vga_top/u_vga_clk/inst/clk_out1_vga_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  u_vga_top/u_vga_clk/inst/clkout1_buf/O
                         net (fo=88, routed)          1.547     1.547    u_vga_top/u_vga_control/clk_out1
    SLICE_X35Y27         FDCE                                         r  u_vga_top/u_vga_control/addr_v_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y27         FDCE (Prop_fdce_C_Q)         0.419     1.966 r  u_vga_top/u_vga_control/addr_v_reg[4]/Q
                         net (fo=13, routed)          0.842     2.808    u_vga_top/u_vga_control/addr_v_reg_n_1_[4]
    SLICE_X35Y28         LUT5 (Prop_lut5_I2_O)        0.297     3.105 f  u_vga_top/u_vga_control/rgb_data[15]_i_39/O
                         net (fo=1, routed)           0.667     3.772    u_vga_top/u_vga_control/rgb_data[15]_i_39_n_1
    SLICE_X35Y28         LUT6 (Prop_lut6_I0_O)        0.124     3.896 f  u_vga_top/u_vga_control/rgb_data[15]_i_38/O
                         net (fo=2, routed)           0.567     4.463    u_vga_top/u_vga_control/u_vga_drive/p_15_in
    SLICE_X36Y27         LUT4 (Prop_lut4_I0_O)        0.124     4.587 f  u_vga_top/u_vga_control/rgb_data[15]_i_26/O
                         net (fo=8, routed)           1.048     5.635    u_vga_top/u_vga_control/rgb_data[15]_i_26_n_1
    SLICE_X40Y27         LUT6 (Prop_lut6_I5_O)        0.124     5.759 f  u_vga_top/u_vga_control/cell_addr[3]_i_12/O
                         net (fo=10, routed)          0.968     6.727    u_vga_top/u_vga_control/addr_h_reg[7]_5
    SLICE_X43Y25         LUT2 (Prop_lut2_I0_O)        0.124     6.851 f  u_vga_top/u_vga_control/rgb_data[15]_i_25/O
                         net (fo=5, routed)           1.027     7.878    u_vga_top/u_vga_control/rgb_data[15]_i_25_n_1
    SLICE_X43Y24         LUT2 (Prop_lut2_I1_O)        0.152     8.030 r  u_vga_top/u_vga_control/rgb_data[15]_i_9/O
                         net (fo=13, routed)          1.793     9.823    u_vga_top/u_vga_control/rgb_data[15]_i_25_0
    SLICE_X42Y27         LUT6 (Prop_lut6_I0_O)        0.326    10.149 f  u_vga_top/u_vga_control/rgb_data[15]_i_3/O
                         net (fo=11, routed)          0.317    10.466    u_vga_top/u_vga_control/E[0]
    SLICE_X44Y27         LUT2 (Prop_lut2_I0_O)        0.124    10.590 r  u_vga_top/u_vga_control/rgb_data[15]_i_1/O
                         net (fo=12, routed)          0.562    11.152    u_vga_top/u_vga_drive/SR[0]
    SLICE_X46Y27         FDRE                                         r  u_vga_top/u_vga_drive/rgb_data_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_vga_clk rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    40.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=3800, routed)        1.457    41.457    u_vga_top/u_vga_clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.328 r  u_vga_top/u_vga_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.909    u_vga_top/u_vga_clk/inst/clk_out1_vga_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    40.000 r  u_vga_top/u_vga_clk/inst/clkout1_buf/O
                         net (fo=88, routed)          1.434    41.434    u_vga_top/u_vga_drive/CLK
    SLICE_X46Y27         FDRE                                         r  u_vga_top/u_vga_drive/rgb_data_reg[13]/C
                         clock pessimism              0.008    41.442    
                         clock uncertainty           -0.098    41.345    
    SLICE_X46Y27         FDRE (Setup_fdre_C_R)       -0.524    40.821    u_vga_top/u_vga_drive/rgb_data_reg[13]
  -------------------------------------------------------------------
                         required time                         40.821    
                         arrival time                         -11.152    
  -------------------------------------------------------------------
                         slack                                 29.669    

Slack (MET) :             29.719ns  (required time - arrival time)
  Source:                 u_vga_top/u_vga_control/addr_v_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_vga_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_vga_top/u_vga_drive/rgb_data_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_vga_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_vga_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_vga_clk rise@40.000ns - clk_out1_vga_clk rise@0.000ns)
  Data Path Delay:        9.554ns  (logic 1.814ns (18.988%)  route 7.740ns (81.012%))
  Logic Levels:           8  (LUT2=3 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.433ns = ( 41.433 - 40.000 ) 
    Source Clock Delay      (SCD):    1.547ns
    Clock Pessimism Removal (CPR):    0.008ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_vga_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=3800, routed)        1.575     1.575    u_vga_top/u_vga_clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  u_vga_top/u_vga_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    u_vga_top/u_vga_clk/inst/clk_out1_vga_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  u_vga_top/u_vga_clk/inst/clkout1_buf/O
                         net (fo=88, routed)          1.547     1.547    u_vga_top/u_vga_control/clk_out1
    SLICE_X35Y27         FDCE                                         r  u_vga_top/u_vga_control/addr_v_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y27         FDCE (Prop_fdce_C_Q)         0.419     1.966 r  u_vga_top/u_vga_control/addr_v_reg[4]/Q
                         net (fo=13, routed)          0.842     2.808    u_vga_top/u_vga_control/addr_v_reg_n_1_[4]
    SLICE_X35Y28         LUT5 (Prop_lut5_I2_O)        0.297     3.105 f  u_vga_top/u_vga_control/rgb_data[15]_i_39/O
                         net (fo=1, routed)           0.667     3.772    u_vga_top/u_vga_control/rgb_data[15]_i_39_n_1
    SLICE_X35Y28         LUT6 (Prop_lut6_I0_O)        0.124     3.896 f  u_vga_top/u_vga_control/rgb_data[15]_i_38/O
                         net (fo=2, routed)           0.567     4.463    u_vga_top/u_vga_control/u_vga_drive/p_15_in
    SLICE_X36Y27         LUT4 (Prop_lut4_I0_O)        0.124     4.587 f  u_vga_top/u_vga_control/rgb_data[15]_i_26/O
                         net (fo=8, routed)           1.048     5.635    u_vga_top/u_vga_control/rgb_data[15]_i_26_n_1
    SLICE_X40Y27         LUT6 (Prop_lut6_I5_O)        0.124     5.759 f  u_vga_top/u_vga_control/cell_addr[3]_i_12/O
                         net (fo=10, routed)          0.968     6.727    u_vga_top/u_vga_control/addr_h_reg[7]_5
    SLICE_X43Y25         LUT2 (Prop_lut2_I0_O)        0.124     6.851 f  u_vga_top/u_vga_control/rgb_data[15]_i_25/O
                         net (fo=5, routed)           1.027     7.878    u_vga_top/u_vga_control/rgb_data[15]_i_25_n_1
    SLICE_X43Y24         LUT2 (Prop_lut2_I1_O)        0.152     8.030 r  u_vga_top/u_vga_control/rgb_data[15]_i_9/O
                         net (fo=13, routed)          1.793     9.823    u_vga_top/u_vga_control/rgb_data[15]_i_25_0
    SLICE_X42Y27         LUT6 (Prop_lut6_I0_O)        0.326    10.149 f  u_vga_top/u_vga_control/rgb_data[15]_i_3/O
                         net (fo=11, routed)          0.317    10.466    u_vga_top/u_vga_control/E[0]
    SLICE_X44Y27         LUT2 (Prop_lut2_I0_O)        0.124    10.590 r  u_vga_top/u_vga_control/rgb_data[15]_i_1/O
                         net (fo=12, routed)          0.511    11.101    u_vga_top/u_vga_drive/SR[0]
    SLICE_X46Y26         FDRE                                         r  u_vga_top/u_vga_drive/rgb_data_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_vga_clk rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    40.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=3800, routed)        1.457    41.457    u_vga_top/u_vga_clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.328 r  u_vga_top/u_vga_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.909    u_vga_top/u_vga_clk/inst/clk_out1_vga_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    40.000 r  u_vga_top/u_vga_clk/inst/clkout1_buf/O
                         net (fo=88, routed)          1.433    41.433    u_vga_top/u_vga_drive/CLK
    SLICE_X46Y26         FDRE                                         r  u_vga_top/u_vga_drive/rgb_data_reg[7]/C
                         clock pessimism              0.008    41.441    
                         clock uncertainty           -0.098    41.344    
    SLICE_X46Y26         FDRE (Setup_fdre_C_R)       -0.524    40.820    u_vga_top/u_vga_drive/rgb_data_reg[7]
  -------------------------------------------------------------------
                         required time                         40.820    
                         arrival time                         -11.101    
  -------------------------------------------------------------------
                         slack                                 29.719    

Slack (MET) :             29.719ns  (required time - arrival time)
  Source:                 u_vga_top/u_vga_control/addr_v_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_vga_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_vga_top/u_vga_drive/rgb_data_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_vga_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_vga_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_vga_clk rise@40.000ns - clk_out1_vga_clk rise@0.000ns)
  Data Path Delay:        9.554ns  (logic 1.814ns (18.988%)  route 7.740ns (81.012%))
  Logic Levels:           8  (LUT2=3 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.433ns = ( 41.433 - 40.000 ) 
    Source Clock Delay      (SCD):    1.547ns
    Clock Pessimism Removal (CPR):    0.008ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_vga_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=3800, routed)        1.575     1.575    u_vga_top/u_vga_clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  u_vga_top/u_vga_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    u_vga_top/u_vga_clk/inst/clk_out1_vga_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  u_vga_top/u_vga_clk/inst/clkout1_buf/O
                         net (fo=88, routed)          1.547     1.547    u_vga_top/u_vga_control/clk_out1
    SLICE_X35Y27         FDCE                                         r  u_vga_top/u_vga_control/addr_v_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y27         FDCE (Prop_fdce_C_Q)         0.419     1.966 r  u_vga_top/u_vga_control/addr_v_reg[4]/Q
                         net (fo=13, routed)          0.842     2.808    u_vga_top/u_vga_control/addr_v_reg_n_1_[4]
    SLICE_X35Y28         LUT5 (Prop_lut5_I2_O)        0.297     3.105 f  u_vga_top/u_vga_control/rgb_data[15]_i_39/O
                         net (fo=1, routed)           0.667     3.772    u_vga_top/u_vga_control/rgb_data[15]_i_39_n_1
    SLICE_X35Y28         LUT6 (Prop_lut6_I0_O)        0.124     3.896 f  u_vga_top/u_vga_control/rgb_data[15]_i_38/O
                         net (fo=2, routed)           0.567     4.463    u_vga_top/u_vga_control/u_vga_drive/p_15_in
    SLICE_X36Y27         LUT4 (Prop_lut4_I0_O)        0.124     4.587 f  u_vga_top/u_vga_control/rgb_data[15]_i_26/O
                         net (fo=8, routed)           1.048     5.635    u_vga_top/u_vga_control/rgb_data[15]_i_26_n_1
    SLICE_X40Y27         LUT6 (Prop_lut6_I5_O)        0.124     5.759 f  u_vga_top/u_vga_control/cell_addr[3]_i_12/O
                         net (fo=10, routed)          0.968     6.727    u_vga_top/u_vga_control/addr_h_reg[7]_5
    SLICE_X43Y25         LUT2 (Prop_lut2_I0_O)        0.124     6.851 f  u_vga_top/u_vga_control/rgb_data[15]_i_25/O
                         net (fo=5, routed)           1.027     7.878    u_vga_top/u_vga_control/rgb_data[15]_i_25_n_1
    SLICE_X43Y24         LUT2 (Prop_lut2_I1_O)        0.152     8.030 r  u_vga_top/u_vga_control/rgb_data[15]_i_9/O
                         net (fo=13, routed)          1.793     9.823    u_vga_top/u_vga_control/rgb_data[15]_i_25_0
    SLICE_X42Y27         LUT6 (Prop_lut6_I0_O)        0.326    10.149 f  u_vga_top/u_vga_control/rgb_data[15]_i_3/O
                         net (fo=11, routed)          0.317    10.466    u_vga_top/u_vga_control/E[0]
    SLICE_X44Y27         LUT2 (Prop_lut2_I0_O)        0.124    10.590 r  u_vga_top/u_vga_control/rgb_data[15]_i_1/O
                         net (fo=12, routed)          0.511    11.101    u_vga_top/u_vga_drive/SR[0]
    SLICE_X46Y26         FDRE                                         r  u_vga_top/u_vga_drive/rgb_data_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_vga_clk rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    40.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=3800, routed)        1.457    41.457    u_vga_top/u_vga_clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.328 r  u_vga_top/u_vga_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.909    u_vga_top/u_vga_clk/inst/clk_out1_vga_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    40.000 r  u_vga_top/u_vga_clk/inst/clkout1_buf/O
                         net (fo=88, routed)          1.433    41.433    u_vga_top/u_vga_drive/CLK
    SLICE_X46Y26         FDRE                                         r  u_vga_top/u_vga_drive/rgb_data_reg[8]/C
                         clock pessimism              0.008    41.441    
                         clock uncertainty           -0.098    41.344    
    SLICE_X46Y26         FDRE (Setup_fdre_C_R)       -0.524    40.820    u_vga_top/u_vga_drive/rgb_data_reg[8]
  -------------------------------------------------------------------
                         required time                         40.820    
                         arrival time                         -11.101    
  -------------------------------------------------------------------
                         slack                                 29.719    

Slack (MET) :             29.764ns  (required time - arrival time)
  Source:                 u_vga_top/u_vga_control/addr_v_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_vga_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_vga_top/u_vga_drive/rgb_data_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_vga_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_vga_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_vga_clk rise@40.000ns - clk_out1_vga_clk rise@0.000ns)
  Data Path Delay:        9.605ns  (logic 1.814ns (18.887%)  route 7.791ns (81.113%))
  Logic Levels:           8  (LUT2=3 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.434ns = ( 41.434 - 40.000 ) 
    Source Clock Delay      (SCD):    1.547ns
    Clock Pessimism Removal (CPR):    0.008ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_vga_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=3800, routed)        1.575     1.575    u_vga_top/u_vga_clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  u_vga_top/u_vga_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    u_vga_top/u_vga_clk/inst/clk_out1_vga_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  u_vga_top/u_vga_clk/inst/clkout1_buf/O
                         net (fo=88, routed)          1.547     1.547    u_vga_top/u_vga_control/clk_out1
    SLICE_X35Y27         FDCE                                         r  u_vga_top/u_vga_control/addr_v_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y27         FDCE (Prop_fdce_C_Q)         0.419     1.966 r  u_vga_top/u_vga_control/addr_v_reg[4]/Q
                         net (fo=13, routed)          0.842     2.808    u_vga_top/u_vga_control/addr_v_reg_n_1_[4]
    SLICE_X35Y28         LUT5 (Prop_lut5_I2_O)        0.297     3.105 f  u_vga_top/u_vga_control/rgb_data[15]_i_39/O
                         net (fo=1, routed)           0.667     3.772    u_vga_top/u_vga_control/rgb_data[15]_i_39_n_1
    SLICE_X35Y28         LUT6 (Prop_lut6_I0_O)        0.124     3.896 f  u_vga_top/u_vga_control/rgb_data[15]_i_38/O
                         net (fo=2, routed)           0.567     4.463    u_vga_top/u_vga_control/u_vga_drive/p_15_in
    SLICE_X36Y27         LUT4 (Prop_lut4_I0_O)        0.124     4.587 f  u_vga_top/u_vga_control/rgb_data[15]_i_26/O
                         net (fo=8, routed)           1.048     5.635    u_vga_top/u_vga_control/rgb_data[15]_i_26_n_1
    SLICE_X40Y27         LUT6 (Prop_lut6_I5_O)        0.124     5.759 f  u_vga_top/u_vga_control/cell_addr[3]_i_12/O
                         net (fo=10, routed)          0.968     6.727    u_vga_top/u_vga_control/addr_h_reg[7]_5
    SLICE_X43Y25         LUT2 (Prop_lut2_I0_O)        0.124     6.851 f  u_vga_top/u_vga_control/rgb_data[15]_i_25/O
                         net (fo=5, routed)           1.027     7.878    u_vga_top/u_vga_control/rgb_data[15]_i_25_n_1
    SLICE_X43Y24         LUT2 (Prop_lut2_I1_O)        0.152     8.030 r  u_vga_top/u_vga_control/rgb_data[15]_i_9/O
                         net (fo=13, routed)          1.793     9.823    u_vga_top/u_vga_control/rgb_data[15]_i_25_0
    SLICE_X42Y27         LUT6 (Prop_lut6_I0_O)        0.326    10.149 f  u_vga_top/u_vga_control/rgb_data[15]_i_3/O
                         net (fo=11, routed)          0.317    10.466    u_vga_top/u_vga_control/E[0]
    SLICE_X44Y27         LUT2 (Prop_lut2_I0_O)        0.124    10.590 r  u_vga_top/u_vga_control/rgb_data[15]_i_1/O
                         net (fo=12, routed)          0.562    11.152    u_vga_top/u_vga_drive/SR[0]
    SLICE_X47Y27         FDRE                                         r  u_vga_top/u_vga_drive/rgb_data_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_vga_clk rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    40.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=3800, routed)        1.457    41.457    u_vga_top/u_vga_clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.328 r  u_vga_top/u_vga_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.909    u_vga_top/u_vga_clk/inst/clk_out1_vga_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    40.000 r  u_vga_top/u_vga_clk/inst/clkout1_buf/O
                         net (fo=88, routed)          1.434    41.434    u_vga_top/u_vga_drive/CLK
    SLICE_X47Y27         FDRE                                         r  u_vga_top/u_vga_drive/rgb_data_reg[10]/C
                         clock pessimism              0.008    41.442    
                         clock uncertainty           -0.098    41.345    
    SLICE_X47Y27         FDRE (Setup_fdre_C_R)       -0.429    40.916    u_vga_top/u_vga_drive/rgb_data_reg[10]
  -------------------------------------------------------------------
                         required time                         40.916    
                         arrival time                         -11.152    
  -------------------------------------------------------------------
                         slack                                 29.764    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.206ns  (arrival time - required time)
  Source:                 u_vga_top/u_vga_control/cnt_h_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_vga_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_vga_top/u_vga_control/addr_h_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_vga_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_vga_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_vga_clk rise@0.000ns - clk_out1_vga_clk rise@0.000ns)
  Data Path Delay:        0.559ns  (logic 0.209ns (37.384%)  route 0.350ns (62.616%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.816ns
    Source Clock Delay      (SCD):    0.549ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_vga_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=3800, routed)        0.549     0.549    u_vga_top/u_vga_clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  u_vga_top/u_vga_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    u_vga_top/u_vga_clk/inst/clk_out1_vga_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  u_vga_top/u_vga_clk/inst/clkout1_buf/O
                         net (fo=88, routed)          0.549     0.549    u_vga_top/u_vga_control/clk_out1
    SLICE_X34Y24         FDCE                                         r  u_vga_top/u_vga_control/cnt_h_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y24         FDCE (Prop_fdce_C_Q)         0.164     0.713 f  u_vga_top/u_vga_control/cnt_h_reg[0]/Q
                         net (fo=6, routed)           0.350     1.063    u_vga_top/u_vga_control/cnt_h_reg[0]
    SLICE_X36Y25         LUT2 (Prop_lut2_I1_O)        0.045     1.108 r  u_vga_top/u_vga_control/addr_h[0]_i_1/O
                         net (fo=1, routed)           0.000     1.108    u_vga_top/u_vga_control/p_0_in[0]
    SLICE_X36Y25         FDCE                                         r  u_vga_top/u_vga_control/addr_h_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_vga_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=3800, routed)        0.817     0.817    u_vga_top/u_vga_clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  u_vga_top/u_vga_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    u_vga_top/u_vga_clk/inst/clk_out1_vga_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  u_vga_top/u_vga_clk/inst/clkout1_buf/O
                         net (fo=88, routed)          0.816     0.816    u_vga_top/u_vga_control/clk_out1
    SLICE_X36Y25         FDCE                                         r  u_vga_top/u_vga_control/addr_h_reg[0]/C
                         clock pessimism             -0.005     0.811    
    SLICE_X36Y25         FDCE (Hold_fdce_C_D)         0.091     0.902    u_vga_top/u_vga_control/addr_h_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.902    
                         arrival time                           1.108    
  -------------------------------------------------------------------
                         slack                                  0.206    

Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 u_vga_top/u_vga_control/addr_h_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_vga_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_vga_top/u_vga_drive/cell_addr_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_vga_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_vga_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_vga_clk rise@0.000ns - clk_out1_vga_clk rise@0.000ns)
  Data Path Delay:        0.304ns  (logic 0.141ns (46.418%)  route 0.163ns (53.582%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.817ns
    Source Clock Delay      (SCD):    0.550ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_vga_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=3800, routed)        0.549     0.549    u_vga_top/u_vga_clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  u_vga_top/u_vga_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    u_vga_top/u_vga_clk/inst/clk_out1_vga_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  u_vga_top/u_vga_clk/inst/clkout1_buf/O
                         net (fo=88, routed)          0.550     0.550    u_vga_top/u_vga_control/clk_out1
    SLICE_X36Y25         FDCE                                         r  u_vga_top/u_vga_control/addr_h_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y25         FDCE (Prop_fdce_C_Q)         0.141     0.691 r  u_vga_top/u_vga_control/addr_h_reg[0]/Q
                         net (fo=1, routed)           0.163     0.853    u_vga_top/u_vga_drive/addr_h[0]
    SLICE_X40Y25         FDRE                                         r  u_vga_top/u_vga_drive/cell_addr_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_vga_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=3800, routed)        0.817     0.817    u_vga_top/u_vga_clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  u_vga_top/u_vga_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    u_vga_top/u_vga_clk/inst/clk_out1_vga_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  u_vga_top/u_vga_clk/inst/clkout1_buf/O
                         net (fo=88, routed)          0.817     0.817    u_vga_top/u_vga_drive/CLK
    SLICE_X40Y25         FDRE                                         r  u_vga_top/u_vga_drive/cell_addr_reg[0]/C
                         clock pessimism             -0.234     0.583    
    SLICE_X40Y25         FDRE (Hold_fdre_C_D)         0.057     0.640    u_vga_top/u_vga_drive/cell_addr_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.640    
                         arrival time                           0.853    
  -------------------------------------------------------------------
                         slack                                  0.214    

Slack (MET) :             0.219ns  (arrival time - required time)
  Source:                 u_vga_top/u_vga_drive/rgb_data_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_vga_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_vga_top/u_vga_control/rgb_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_vga_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_vga_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_vga_clk rise@0.000ns - clk_out1_vga_clk rise@0.000ns)
  Data Path Delay:        0.612ns  (logic 0.207ns (33.812%)  route 0.405ns (66.188%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.818ns
    Source Clock Delay      (SCD):    0.551ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_vga_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=3800, routed)        0.549     0.549    u_vga_top/u_vga_clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  u_vga_top/u_vga_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    u_vga_top/u_vga_clk/inst/clk_out1_vga_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  u_vga_top/u_vga_clk/inst/clkout1_buf/O
                         net (fo=88, routed)          0.551     0.551    u_vga_top/u_vga_drive/CLK
    SLICE_X46Y25         FDRE                                         r  u_vga_top/u_vga_drive/rgb_data_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y25         FDRE (Prop_fdre_C_Q)         0.164     0.715 r  u_vga_top/u_vga_drive/rgb_data_reg[1]/Q
                         net (fo=1, routed)           0.405     1.120    u_vga_top/u_vga_control/Q[0]
    SLICE_X34Y27         LUT2 (Prop_lut2_I1_O)        0.043     1.163 r  u_vga_top/u_vga_control/rgb[1]_i_1/O
                         net (fo=1, routed)           0.000     1.163    u_vga_top/u_vga_control/rgb[1]_i_1_n_1
    SLICE_X34Y27         FDCE                                         r  u_vga_top/u_vga_control/rgb_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_vga_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=3800, routed)        0.817     0.817    u_vga_top/u_vga_clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  u_vga_top/u_vga_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    u_vga_top/u_vga_clk/inst/clk_out1_vga_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  u_vga_top/u_vga_clk/inst/clkout1_buf/O
                         net (fo=88, routed)          0.818     0.818    u_vga_top/u_vga_control/clk_out1
    SLICE_X34Y27         FDCE                                         r  u_vga_top/u_vga_control/rgb_reg[1]/C
                         clock pessimism             -0.005     0.813    
    SLICE_X34Y27         FDCE (Hold_fdce_C_D)         0.131     0.944    u_vga_top/u_vga_control/rgb_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.944    
                         arrival time                           1.163    
  -------------------------------------------------------------------
                         slack                                  0.219    

Slack (MET) :             0.233ns  (arrival time - required time)
  Source:                 u_vga_top/u_vga_drive/rgb_data_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_vga_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_vga_top/u_vga_control/rgb_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_vga_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_vga_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_vga_clk rise@0.000ns - clk_out1_vga_clk rise@0.000ns)
  Data Path Delay:        0.585ns  (logic 0.209ns (35.752%)  route 0.376ns (64.248%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.819ns
    Source Clock Delay      (SCD):    0.554ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_vga_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=3800, routed)        0.549     0.549    u_vga_top/u_vga_clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  u_vga_top/u_vga_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    u_vga_top/u_vga_clk/inst/clk_out1_vga_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  u_vga_top/u_vga_clk/inst/clkout1_buf/O
                         net (fo=88, routed)          0.554     0.554    u_vga_top/u_vga_drive/CLK
    SLICE_X46Y27         FDRE                                         r  u_vga_top/u_vga_drive/rgb_data_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y27         FDRE (Prop_fdre_C_Q)         0.164     0.718 r  u_vga_top/u_vga_drive/rgb_data_reg[13]/Q
                         net (fo=1, routed)           0.376     1.093    u_vga_top/u_vga_control/Q[9]
    SLICE_X33Y27         LUT2 (Prop_lut2_I1_O)        0.045     1.138 r  u_vga_top/u_vga_control/rgb[13]_i_1/O
                         net (fo=1, routed)           0.000     1.138    u_vga_top/u_vga_control/rgb[13]_i_1_n_1
    SLICE_X33Y27         FDCE                                         r  u_vga_top/u_vga_control/rgb_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_vga_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=3800, routed)        0.817     0.817    u_vga_top/u_vga_clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  u_vga_top/u_vga_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    u_vga_top/u_vga_clk/inst/clk_out1_vga_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  u_vga_top/u_vga_clk/inst/clkout1_buf/O
                         net (fo=88, routed)          0.819     0.819    u_vga_top/u_vga_control/clk_out1
    SLICE_X33Y27         FDCE                                         r  u_vga_top/u_vga_control/rgb_reg[13]/C
                         clock pessimism             -0.005     0.814    
    SLICE_X33Y27         FDCE (Hold_fdce_C_D)         0.092     0.906    u_vga_top/u_vga_control/rgb_reg[13]
  -------------------------------------------------------------------
                         required time                         -0.906    
                         arrival time                           1.138    
  -------------------------------------------------------------------
                         slack                                  0.233    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 u_vga_top/u_vga_drive/rgb_data_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_vga_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_vga_top/u_vga_control/rgb_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_vga_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_vga_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_vga_clk rise@0.000ns - clk_out1_vga_clk rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.186ns (47.291%)  route 0.207ns (52.709%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.820ns
    Source Clock Delay      (SCD):    0.552ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_vga_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=3800, routed)        0.549     0.549    u_vga_top/u_vga_clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  u_vga_top/u_vga_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    u_vga_top/u_vga_clk/inst/clk_out1_vga_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  u_vga_top/u_vga_clk/inst/clkout1_buf/O
                         net (fo=88, routed)          0.552     0.552    u_vga_top/u_vga_drive/CLK
    SLICE_X47Y26         FDRE                                         r  u_vga_top/u_vga_drive/rgb_data_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y26         FDRE (Prop_fdre_C_Q)         0.141     0.693 r  u_vga_top/u_vga_drive/rgb_data_reg[4]/Q
                         net (fo=1, routed)           0.207     0.900    u_vga_top/u_vga_control/Q[3]
    SLICE_X42Y27         LUT2 (Prop_lut2_I1_O)        0.045     0.945 r  u_vga_top/u_vga_control/rgb[4]_i_1/O
                         net (fo=1, routed)           0.000     0.945    u_vga_top/u_vga_control/rgb[4]_i_1_n_1
    SLICE_X42Y27         FDCE                                         r  u_vga_top/u_vga_control/rgb_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_vga_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=3800, routed)        0.817     0.817    u_vga_top/u_vga_clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  u_vga_top/u_vga_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    u_vga_top/u_vga_clk/inst/clk_out1_vga_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  u_vga_top/u_vga_clk/inst/clkout1_buf/O
                         net (fo=88, routed)          0.820     0.820    u_vga_top/u_vga_control/clk_out1
    SLICE_X42Y27         FDCE                                         r  u_vga_top/u_vga_control/rgb_reg[4]/C
                         clock pessimism             -0.234     0.586    
    SLICE_X42Y27         FDCE (Hold_fdce_C_D)         0.121     0.707    u_vga_top/u_vga_control/rgb_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.707    
                         arrival time                           0.945    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.242ns  (arrival time - required time)
  Source:                 u_vga_top/u_vga_drive/cell_addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_vga_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_vga_top/u_vga_drive/u_pic_drive/u_one_cell/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_vga_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_vga_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_vga_clk rise@0.000ns - clk_out1_vga_clk rise@0.000ns)
  Data Path Delay:        0.507ns  (logic 0.141ns (27.786%)  route 0.366ns (72.214%))
  Logic Levels:           0  
  Clock Path Skew:        0.082ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.866ns
    Source Clock Delay      (SCD):    0.550ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_vga_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=3800, routed)        0.549     0.549    u_vga_top/u_vga_clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  u_vga_top/u_vga_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    u_vga_top/u_vga_clk/inst/clk_out1_vga_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  u_vga_top/u_vga_clk/inst/clkout1_buf/O
                         net (fo=88, routed)          0.550     0.550    u_vga_top/u_vga_drive/CLK
    SLICE_X40Y24         FDRE                                         r  u_vga_top/u_vga_drive/cell_addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y24         FDRE (Prop_fdre_C_Q)         0.141     0.691 r  u_vga_top/u_vga_drive/cell_addr_reg[1]/Q
                         net (fo=2, routed)           0.366     1.057    u_vga_top/u_vga_drive/u_pic_drive/u_one_cell/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[1]
    RAMB18_X1Y10         RAMB18E1                                     r  u_vga_top/u_vga_drive/u_pic_drive/u_one_cell/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_vga_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=3800, routed)        0.817     0.817    u_vga_top/u_vga_clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  u_vga_top/u_vga_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    u_vga_top/u_vga_clk/inst/clk_out1_vga_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  u_vga_top/u_vga_clk/inst/clkout1_buf/O
                         net (fo=88, routed)          0.866     0.866    u_vga_top/u_vga_drive/u_pic_drive/u_one_cell/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X1Y10         RAMB18E1                                     r  u_vga_top/u_vga_drive/u_pic_drive/u_one_cell/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.234     0.632    
    RAMB18_X1Y10         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[5])
                                                      0.183     0.815    u_vga_top/u_vga_drive/u_pic_drive/u_one_cell/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -0.815    
                         arrival time                           1.057    
  -------------------------------------------------------------------
                         slack                                  0.242    

Slack (MET) :             0.242ns  (arrival time - required time)
  Source:                 u_vga_top/u_vga_drive/cell_addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_vga_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_vga_top/u_vga_drive/u_pic_drive/u_zero_cell/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_vga_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_vga_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_vga_clk rise@0.000ns - clk_out1_vga_clk rise@0.000ns)
  Data Path Delay:        0.507ns  (logic 0.141ns (27.786%)  route 0.366ns (72.214%))
  Logic Levels:           0  
  Clock Path Skew:        0.082ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.866ns
    Source Clock Delay      (SCD):    0.550ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_vga_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=3800, routed)        0.549     0.549    u_vga_top/u_vga_clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  u_vga_top/u_vga_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    u_vga_top/u_vga_clk/inst/clk_out1_vga_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  u_vga_top/u_vga_clk/inst/clkout1_buf/O
                         net (fo=88, routed)          0.550     0.550    u_vga_top/u_vga_drive/CLK
    SLICE_X40Y24         FDRE                                         r  u_vga_top/u_vga_drive/cell_addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y24         FDRE (Prop_fdre_C_Q)         0.141     0.691 r  u_vga_top/u_vga_drive/cell_addr_reg[1]/Q
                         net (fo=2, routed)           0.366     1.057    u_vga_top/u_vga_drive/u_pic_drive/u_zero_cell/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[1]
    RAMB18_X1Y11         RAMB18E1                                     r  u_vga_top/u_vga_drive/u_pic_drive/u_zero_cell/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_vga_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=3800, routed)        0.817     0.817    u_vga_top/u_vga_clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  u_vga_top/u_vga_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    u_vga_top/u_vga_clk/inst/clk_out1_vga_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  u_vga_top/u_vga_clk/inst/clkout1_buf/O
                         net (fo=88, routed)          0.866     0.866    u_vga_top/u_vga_drive/u_pic_drive/u_zero_cell/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X1Y11         RAMB18E1                                     r  u_vga_top/u_vga_drive/u_pic_drive/u_zero_cell/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.234     0.632    
    RAMB18_X1Y11         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[5])
                                                      0.183     0.815    u_vga_top/u_vga_drive/u_pic_drive/u_zero_cell/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -0.815    
                         arrival time                           1.057    
  -------------------------------------------------------------------
                         slack                                  0.242    

Slack (MET) :             0.242ns  (arrival time - required time)
  Source:                 u_vga_top/u_vga_control/addr_h_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_vga_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_vga_top/u_vga_drive/cell_addr_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_vga_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_vga_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_vga_clk rise@0.000ns - clk_out1_vga_clk rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.164ns (47.919%)  route 0.178ns (52.081%))
  Logic Levels:           0  
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.817ns
    Source Clock Delay      (SCD):    0.553ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_vga_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=3800, routed)        0.549     0.549    u_vga_top/u_vga_clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  u_vga_top/u_vga_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    u_vga_top/u_vga_clk/inst/clk_out1_vga_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  u_vga_top/u_vga_clk/inst/clkout1_buf/O
                         net (fo=88, routed)          0.553     0.553    u_vga_top/u_vga_control/clk_out1
    SLICE_X38Y22         FDCE                                         r  u_vga_top/u_vga_control/addr_h_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y22         FDCE (Prop_fdce_C_Q)         0.164     0.717 r  u_vga_top/u_vga_control/addr_h_reg[1]/Q
                         net (fo=1, routed)           0.178     0.895    u_vga_top/u_vga_drive/addr_h[1]
    SLICE_X40Y24         FDRE                                         r  u_vga_top/u_vga_drive/cell_addr_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_vga_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=3800, routed)        0.817     0.817    u_vga_top/u_vga_clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  u_vga_top/u_vga_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    u_vga_top/u_vga_clk/inst/clk_out1_vga_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  u_vga_top/u_vga_clk/inst/clkout1_buf/O
                         net (fo=88, routed)          0.817     0.817    u_vga_top/u_vga_drive/CLK
    SLICE_X40Y24         FDRE                                         r  u_vga_top/u_vga_drive/cell_addr_reg[1]/C
                         clock pessimism             -0.234     0.583    
    SLICE_X40Y24         FDRE (Hold_fdre_C_D)         0.070     0.653    u_vga_top/u_vga_drive/cell_addr_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.653    
                         arrival time                           0.895    
  -------------------------------------------------------------------
                         slack                                  0.242    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 u_vga_top/u_vga_control/cnt_v_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_vga_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_vga_top/u_vga_control/v_sync_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_vga_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_vga_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_vga_clk rise@0.000ns - clk_out1_vga_clk rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.209ns (59.062%)  route 0.145ns (40.938%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.819ns
    Source Clock Delay      (SCD):    0.553ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_vga_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=3800, routed)        0.549     0.549    u_vga_top/u_vga_clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  u_vga_top/u_vga_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    u_vga_top/u_vga_clk/inst/clk_out1_vga_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  u_vga_top/u_vga_clk/inst/clkout1_buf/O
                         net (fo=88, routed)          0.553     0.553    u_vga_top/u_vga_control/clk_out1
    SLICE_X30Y27         FDCE                                         r  u_vga_top/u_vga_control/cnt_v_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y27         FDCE (Prop_fdce_C_Q)         0.164     0.717 f  u_vga_top/u_vga_control/cnt_v_reg[3]/Q
                         net (fo=5, routed)           0.145     0.861    u_vga_top/u_vga_control/cnt_v_reg[3]
    SLICE_X32Y27         LUT6 (Prop_lut6_I0_O)        0.045     0.906 r  u_vga_top/u_vga_control/v_sync_i_2/O
                         net (fo=2, routed)           0.000     0.906    u_vga_top/u_vga_control/v_sync_i_2_n_1
    SLICE_X32Y27         FDCE                                         r  u_vga_top/u_vga_control/v_sync_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_vga_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=3800, routed)        0.817     0.817    u_vga_top/u_vga_clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  u_vga_top/u_vga_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    u_vga_top/u_vga_clk/inst/clk_out1_vga_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  u_vga_top/u_vga_clk/inst/clkout1_buf/O
                         net (fo=88, routed)          0.819     0.819    u_vga_top/u_vga_control/clk_out1
    SLICE_X32Y27         FDCE                                         r  u_vga_top/u_vga_control/v_sync_reg/C
                         clock pessimism             -0.253     0.566    
    SLICE_X32Y27         FDCE (Hold_fdce_C_D)         0.091     0.657    u_vga_top/u_vga_control/v_sync_reg
  -------------------------------------------------------------------
                         required time                         -0.657    
                         arrival time                           0.906    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.253ns  (arrival time - required time)
  Source:                 u_vga_top/u_vga_drive/rgb_data_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_vga_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_vga_top/u_vga_control/rgb_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_vga_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_vga_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_vga_clk rise@0.000ns - clk_out1_vga_clk rise@0.000ns)
  Data Path Delay:        0.604ns  (logic 0.186ns (30.772%)  route 0.418ns (69.228%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.819ns
    Source Clock Delay      (SCD):    0.554ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_vga_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=3800, routed)        0.549     0.549    u_vga_top/u_vga_clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  u_vga_top/u_vga_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    u_vga_top/u_vga_clk/inst/clk_out1_vga_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  u_vga_top/u_vga_clk/inst/clkout1_buf/O
                         net (fo=88, routed)          0.554     0.554    u_vga_top/u_vga_drive/CLK
    SLICE_X47Y27         FDRE                                         r  u_vga_top/u_vga_drive/rgb_data_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y27         FDRE (Prop_fdre_C_Q)         0.141     0.695 r  u_vga_top/u_vga_drive/rgb_data_reg[10]/Q
                         net (fo=1, routed)           0.418     1.113    u_vga_top/u_vga_control/Q[7]
    SLICE_X33Y27         LUT2 (Prop_lut2_I1_O)        0.045     1.158 r  u_vga_top/u_vga_control/rgb[10]_i_1/O
                         net (fo=1, routed)           0.000     1.158    u_vga_top/u_vga_control/rgb[10]_i_1_n_1
    SLICE_X33Y27         FDCE                                         r  u_vga_top/u_vga_control/rgb_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_vga_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=3800, routed)        0.817     0.817    u_vga_top/u_vga_clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  u_vga_top/u_vga_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    u_vga_top/u_vga_clk/inst/clk_out1_vga_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  u_vga_top/u_vga_clk/inst/clkout1_buf/O
                         net (fo=88, routed)          0.819     0.819    u_vga_top/u_vga_control/clk_out1
    SLICE_X33Y27         FDCE                                         r  u_vga_top/u_vga_control/rgb_reg[10]/C
                         clock pessimism             -0.005     0.814    
    SLICE_X33Y27         FDCE (Hold_fdce_C_D)         0.091     0.905    u_vga_top/u_vga_control/rgb_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.905    
                         arrival time                           1.158    
  -------------------------------------------------------------------
                         slack                                  0.253    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_vga_clk
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { u_vga_top/u_vga_clk/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         40.000      37.424     RAMB18_X1Y10     u_vga_top/u_vga_drive/u_pic_drive/u_one_cell/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB18_X1Y10     u_vga_top/u_vga_drive/u_pic_drive/u_one_cell/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         40.000      37.424     RAMB18_X1Y11     u_vga_top/u_vga_drive/u_pic_drive/u_zero_cell/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB18_X1Y11     u_vga_top/u_vga_drive/u_pic_drive/u_zero_cell/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         40.000      37.845     BUFGCTRL_X0Y1    u_vga_top/u_vga_clk/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y0  u_vga_top/u_vga_clk/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000     SLICE_X36Y25     u_vga_top/u_vga_control/addr_h_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000     SLICE_X35Y27     u_vga_top/u_vga_control/addr_h_reg[10]/C
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000     SLICE_X35Y27     u_vga_top/u_vga_control/addr_h_reg[11]/C
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000     SLICE_X38Y22     u_vga_top/u_vga_control/addr_h_reg[1]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y0  u_vga_top/u_vga_clk/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X38Y22     u_vga_top/u_vga_control/addr_h_reg[1]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X38Y22     u_vga_top/u_vga_control/addr_h_reg[2]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X36Y22     u_vga_top/u_vga_control/addr_h_reg[3]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X36Y22     u_vga_top/u_vga_control/addr_h_reg[4]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X36Y22     u_vga_top/u_vga_control/addr_h_reg[5]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X36Y22     u_vga_top/u_vga_control/addr_h_reg[6]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X36Y22     u_vga_top/u_vga_control/addr_h_reg[9]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X36Y22     u_vga_top/u_vga_control/addr_v_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X34Y24     u_vga_top/u_vga_control/cnt_h_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X34Y26     u_vga_top/u_vga_control/cnt_h_reg[10]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X30Y29     u_vga_top/u_vga_control/cnt_v_reg[10]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X30Y29     u_vga_top/u_vga_control/cnt_v_reg[11]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X30Y29     u_vga_top/u_vga_control/cnt_v_reg[8]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X30Y29     u_vga_top/u_vga_control/cnt_v_reg[9]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X48Y26     u_vga_top/u_vga_drive/rgb_data_reg[14]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X48Y26     u_vga_top/u_vga_drive/rgb_data_reg[15]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X36Y25     u_vga_top/u_vga_control/addr_h_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X36Y25     u_vga_top/u_vga_control/addr_h_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X35Y27     u_vga_top/u_vga_control/addr_h_reg[10]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X35Y27     u_vga_top/u_vga_control/addr_h_reg[10]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_vga_clk
  To Clock:  clkfbout_vga_clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_vga_clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { u_vga_top/u_vga_clk/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y3    u_vga_top/u_vga_clk/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  u_vga_top/u_vga_clk/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  u_vga_top/u_vga_clk/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  u_vga_top/u_vga_clk/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  u_vga_top/u_vga_clk/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_100MHz
  To Clock:  clk_out1_vga_clk

Setup :            0  Failing Endpoints,  Worst Slack       10.790ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.117ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             10.790ns  (required time - arrival time)
  Source:                 u_risc_v_soc/u_ram/_ram_reg[59][5]/C
                            (rising edge-triggered cell FDCE clocked by clk_100MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_vga_top/u_vga_drive/rgb_data_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_vga_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_vga_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_vga_clk rise@40.000ns - clk_100MHz rise@20.000ns)
  Data Path Delay:        5.388ns  (logic 1.148ns (21.305%)  route 4.240ns (78.695%))
  Logic Levels:           4  (LUT3=1 LUT6=3)
  Clock Path Skew:        -3.651ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.436ns = ( 41.436 - 40.000 ) 
    Source Clock Delay      (SCD):    5.087ns = ( 25.087 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    20.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458    21.458 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967    23.425    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    23.521 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=3800, routed)        1.566    25.087    u_risc_v_soc/u_ram/clk_100MHz
    SLICE_X36Y47         FDCE                                         r  u_risc_v_soc/u_ram/_ram_reg[59][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y47         FDCE (Prop_fdce_C_Q)         0.456    25.543 f  u_risc_v_soc/u_ram/_ram_reg[59][5]/Q
                         net (fo=3, routed)           1.556    27.099    u_risc_v_soc/u_ram/ram_data_1[5]
    SLICE_X38Y27         LUT6 (Prop_lut6_I4_O)        0.124    27.223 r  u_risc_v_soc/u_ram/rgb_data[15]_i_35/O
                         net (fo=1, routed)           0.483    27.707    u_risc_v_soc/u_ram/rgb_data[15]_i_35_n_1
    SLICE_X38Y27         LUT3 (Prop_lut3_I2_O)        0.116    27.823 r  u_risc_v_soc/u_ram/rgb_data[15]_i_18/O
                         net (fo=12, routed)          1.574    29.397    u_risc_v_soc/u_ram/rgb_data[15]_i_18_n_1
    SLICE_X49Y26         LUT6 (Prop_lut6_I0_O)        0.328    29.725 r  u_risc_v_soc/u_ram/rgb_data[15]_i_6/O
                         net (fo=1, routed)           0.627    30.352    u_risc_v_soc/u_ram/rgb_data[15]_i_6_n_1
    SLICE_X48Y26         LUT6 (Prop_lut6_I2_O)        0.124    30.476 r  u_risc_v_soc/u_ram/rgb_data[15]_i_2/O
                         net (fo=1, routed)           0.000    30.476    u_vga_top/u_vga_drive/D[11]
    SLICE_X48Y26         FDRE                                         r  u_vga_top/u_vga_drive/rgb_data_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_vga_clk rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    40.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=3800, routed)        1.457    41.457    u_vga_top/u_vga_clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.328 r  u_vga_top/u_vga_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.909    u_vga_top/u_vga_clk/inst/clk_out1_vga_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    40.000 r  u_vga_top/u_vga_clk/inst/clkout1_buf/O
                         net (fo=88, routed)          1.436    41.436    u_vga_top/u_vga_drive/CLK
    SLICE_X48Y26         FDRE                                         r  u_vga_top/u_vga_drive/rgb_data_reg[15]/C
                         clock pessimism              0.000    41.436    
                         clock uncertainty           -0.202    41.234    
    SLICE_X48Y26         FDRE (Setup_fdre_C_D)        0.031    41.265    u_vga_top/u_vga_drive/rgb_data_reg[15]
  -------------------------------------------------------------------
                         required time                         41.265    
                         arrival time                         -30.476    
  -------------------------------------------------------------------
                         slack                                 10.790    

Slack (MET) :             10.908ns  (required time - arrival time)
  Source:                 u_risc_v_soc/u_ram/_ram_reg[59][5]/C
                            (rising edge-triggered cell FDCE clocked by clk_100MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_vga_top/u_vga_drive/rgb_data_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_vga_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_vga_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_vga_clk rise@40.000ns - clk_100MHz rise@20.000ns)
  Data Path Delay:        5.268ns  (logic 1.148ns (21.792%)  route 4.120ns (78.208%))
  Logic Levels:           4  (LUT3=1 LUT6=3)
  Clock Path Skew:        -3.651ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.436ns = ( 41.436 - 40.000 ) 
    Source Clock Delay      (SCD):    5.087ns = ( 25.087 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    20.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458    21.458 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967    23.425    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    23.521 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=3800, routed)        1.566    25.087    u_risc_v_soc/u_ram/clk_100MHz
    SLICE_X36Y47         FDCE                                         r  u_risc_v_soc/u_ram/_ram_reg[59][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y47         FDCE (Prop_fdce_C_Q)         0.456    25.543 f  u_risc_v_soc/u_ram/_ram_reg[59][5]/Q
                         net (fo=3, routed)           1.556    27.099    u_risc_v_soc/u_ram/ram_data_1[5]
    SLICE_X38Y27         LUT6 (Prop_lut6_I4_O)        0.124    27.223 r  u_risc_v_soc/u_ram/rgb_data[15]_i_35/O
                         net (fo=1, routed)           0.483    27.707    u_risc_v_soc/u_ram/rgb_data[15]_i_35_n_1
    SLICE_X38Y27         LUT3 (Prop_lut3_I2_O)        0.116    27.823 r  u_risc_v_soc/u_ram/rgb_data[15]_i_18/O
                         net (fo=12, routed)          1.575    29.398    u_risc_v_soc/u_ram/rgb_data[15]_i_18_n_1
    SLICE_X49Y26         LUT6 (Prop_lut6_I0_O)        0.328    29.726 r  u_risc_v_soc/u_ram/rgb_data[14]_i_2/O
                         net (fo=1, routed)           0.505    30.231    u_risc_v_soc/u_ram/rgb_data[14]_i_2_n_1
    SLICE_X48Y26         LUT6 (Prop_lut6_I2_O)        0.124    30.355 r  u_risc_v_soc/u_ram/rgb_data[14]_i_1/O
                         net (fo=1, routed)           0.000    30.355    u_vga_top/u_vga_drive/D[10]
    SLICE_X48Y26         FDRE                                         r  u_vga_top/u_vga_drive/rgb_data_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_vga_clk rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    40.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=3800, routed)        1.457    41.457    u_vga_top/u_vga_clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.328 r  u_vga_top/u_vga_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.909    u_vga_top/u_vga_clk/inst/clk_out1_vga_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    40.000 r  u_vga_top/u_vga_clk/inst/clkout1_buf/O
                         net (fo=88, routed)          1.436    41.436    u_vga_top/u_vga_drive/CLK
    SLICE_X48Y26         FDRE                                         r  u_vga_top/u_vga_drive/rgb_data_reg[14]/C
                         clock pessimism              0.000    41.436    
                         clock uncertainty           -0.202    41.234    
    SLICE_X48Y26         FDRE (Setup_fdre_C_D)        0.029    41.263    u_vga_top/u_vga_drive/rgb_data_reg[14]
  -------------------------------------------------------------------
                         required time                         41.263    
                         arrival time                         -30.355    
  -------------------------------------------------------------------
                         slack                                 10.908    

Slack (MET) :             11.041ns  (required time - arrival time)
  Source:                 u_risc_v_soc/u_ram/_ram_reg[59][10]/C
                            (rising edge-triggered cell FDCE clocked by clk_100MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_vga_top/u_vga_drive/rgb_data_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_vga_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_vga_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_vga_clk rise@40.000ns - clk_100MHz rise@20.000ns)
  Data Path Delay:        5.148ns  (logic 1.064ns (20.668%)  route 4.084ns (79.332%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -3.638ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.433ns = ( 41.433 - 40.000 ) 
    Source Clock Delay      (SCD):    5.072ns = ( 25.072 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    20.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458    21.458 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967    23.425    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    23.521 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=3800, routed)        1.551    25.072    u_risc_v_soc/u_ram/clk_100MHz
    SLICE_X41Y61         FDCE                                         r  u_risc_v_soc/u_ram/_ram_reg[59][10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y61         FDCE (Prop_fdce_C_Q)         0.456    25.528 f  u_risc_v_soc/u_ram/_ram_reg[59][10]/Q
                         net (fo=3, routed)           1.817    27.345    u_risc_v_soc/u_ram/ram_data_1[10]
    SLICE_X43Y25         LUT6 (Prop_lut6_I0_O)        0.124    27.469 r  u_risc_v_soc/u_ram/rgb_data[15]_i_21/O
                         net (fo=12, routed)          1.219    28.688    u_risc_v_soc/u_ram/rgb_data[15]_i_21_n_1
    SLICE_X48Y27         LUT2 (Prop_lut2_I0_O)        0.152    28.840 r  u_risc_v_soc/u_ram/rgb_data[4]_i_3/O
                         net (fo=1, routed)           1.048    29.888    u_risc_v_soc/u_ram/rgb_data[4]_i_3_n_1
    SLICE_X47Y26         LUT6 (Prop_lut6_I3_O)        0.332    30.220 r  u_risc_v_soc/u_ram/rgb_data[4]_i_1/O
                         net (fo=1, routed)           0.000    30.220    u_vga_top/u_vga_drive/D[3]
    SLICE_X47Y26         FDRE                                         r  u_vga_top/u_vga_drive/rgb_data_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_vga_clk rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    40.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=3800, routed)        1.457    41.457    u_vga_top/u_vga_clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.328 r  u_vga_top/u_vga_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.909    u_vga_top/u_vga_clk/inst/clk_out1_vga_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    40.000 r  u_vga_top/u_vga_clk/inst/clkout1_buf/O
                         net (fo=88, routed)          1.433    41.433    u_vga_top/u_vga_drive/CLK
    SLICE_X47Y26         FDRE                                         r  u_vga_top/u_vga_drive/rgb_data_reg[4]/C
                         clock pessimism              0.000    41.433    
                         clock uncertainty           -0.202    41.231    
    SLICE_X47Y26         FDRE (Setup_fdre_C_D)        0.029    41.260    u_vga_top/u_vga_drive/rgb_data_reg[4]
  -------------------------------------------------------------------
                         required time                         41.260    
                         arrival time                         -30.220    
  -------------------------------------------------------------------
                         slack                                 11.041    

Slack (MET) :             11.109ns  (required time - arrival time)
  Source:                 u_risc_v_soc/u_ram/_ram_reg[59][10]/C
                            (rising edge-triggered cell FDCE clocked by clk_100MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_vga_top/u_vga_drive/rgb_data_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_vga_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_vga_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_vga_clk rise@40.000ns - clk_100MHz rise@20.000ns)
  Data Path Delay:        5.128ns  (logic 1.062ns (20.711%)  route 4.066ns (79.289%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -3.638ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.433ns = ( 41.433 - 40.000 ) 
    Source Clock Delay      (SCD):    5.072ns = ( 25.072 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    20.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458    21.458 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967    23.425    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    23.521 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=3800, routed)        1.551    25.072    u_risc_v_soc/u_ram/clk_100MHz
    SLICE_X41Y61         FDCE                                         r  u_risc_v_soc/u_ram/_ram_reg[59][10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y61         FDCE (Prop_fdce_C_Q)         0.456    25.528 f  u_risc_v_soc/u_ram/_ram_reg[59][10]/Q
                         net (fo=3, routed)           1.817    27.345    u_risc_v_soc/u_ram/ram_data_1[10]
    SLICE_X43Y25         LUT6 (Prop_lut6_I0_O)        0.124    27.469 r  u_risc_v_soc/u_ram/rgb_data[15]_i_21/O
                         net (fo=12, routed)          1.556    29.026    u_risc_v_soc/u_ram/rgb_data[15]_i_21_n_1
    SLICE_X48Y26         LUT2 (Prop_lut2_I0_O)        0.150    29.176 r  u_risc_v_soc/u_ram/rgb_data[7]_i_3/O
                         net (fo=1, routed)           0.692    29.867    u_risc_v_soc/u_ram/rgb_data[7]_i_3_n_1
    SLICE_X46Y26         LUT6 (Prop_lut6_I3_O)        0.332    30.199 r  u_risc_v_soc/u_ram/rgb_data[7]_i_1/O
                         net (fo=1, routed)           0.000    30.199    u_vga_top/u_vga_drive/D[4]
    SLICE_X46Y26         FDRE                                         r  u_vga_top/u_vga_drive/rgb_data_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_vga_clk rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    40.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=3800, routed)        1.457    41.457    u_vga_top/u_vga_clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.328 r  u_vga_top/u_vga_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.909    u_vga_top/u_vga_clk/inst/clk_out1_vga_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    40.000 r  u_vga_top/u_vga_clk/inst/clkout1_buf/O
                         net (fo=88, routed)          1.433    41.433    u_vga_top/u_vga_drive/CLK
    SLICE_X46Y26         FDRE                                         r  u_vga_top/u_vga_drive/rgb_data_reg[7]/C
                         clock pessimism              0.000    41.433    
                         clock uncertainty           -0.202    41.231    
    SLICE_X46Y26         FDRE (Setup_fdre_C_D)        0.077    41.308    u_vga_top/u_vga_drive/rgb_data_reg[7]
  -------------------------------------------------------------------
                         required time                         41.308    
                         arrival time                         -30.199    
  -------------------------------------------------------------------
                         slack                                 11.109    

Slack (MET) :             11.308ns  (required time - arrival time)
  Source:                 u_risc_v_soc/u_ram/_ram_reg[59][10]/C
                            (rising edge-triggered cell FDCE clocked by clk_100MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_vga_top/u_vga_drive/rgb_data_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_vga_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_vga_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_vga_clk rise@40.000ns - clk_100MHz rise@20.000ns)
  Data Path Delay:        4.932ns  (logic 1.062ns (21.531%)  route 3.870ns (78.469%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -3.638ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.433ns = ( 41.433 - 40.000 ) 
    Source Clock Delay      (SCD):    5.072ns = ( 25.072 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    20.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458    21.458 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967    23.425    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    23.521 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=3800, routed)        1.551    25.072    u_risc_v_soc/u_ram/clk_100MHz
    SLICE_X41Y61         FDCE                                         r  u_risc_v_soc/u_ram/_ram_reg[59][10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y61         FDCE (Prop_fdce_C_Q)         0.456    25.528 f  u_risc_v_soc/u_ram/_ram_reg[59][10]/Q
                         net (fo=3, routed)           1.817    27.345    u_risc_v_soc/u_ram/ram_data_1[10]
    SLICE_X43Y25         LUT6 (Prop_lut6_I0_O)        0.124    27.469 r  u_risc_v_soc/u_ram/rgb_data[15]_i_21/O
                         net (fo=12, routed)          1.142    28.611    u_risc_v_soc/u_ram/rgb_data[15]_i_21_n_1
    SLICE_X48Y26         LUT2 (Prop_lut2_I0_O)        0.150    28.761 r  u_risc_v_soc/u_ram/rgb_data[8]_i_3/O
                         net (fo=1, routed)           0.911    29.672    u_risc_v_soc/u_ram/rgb_data[8]_i_3_n_1
    SLICE_X46Y26         LUT6 (Prop_lut6_I3_O)        0.332    30.004 r  u_risc_v_soc/u_ram/rgb_data[8]_i_1/O
                         net (fo=1, routed)           0.000    30.004    u_vga_top/u_vga_drive/D[5]
    SLICE_X46Y26         FDRE                                         r  u_vga_top/u_vga_drive/rgb_data_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_vga_clk rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    40.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=3800, routed)        1.457    41.457    u_vga_top/u_vga_clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.328 r  u_vga_top/u_vga_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.909    u_vga_top/u_vga_clk/inst/clk_out1_vga_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    40.000 r  u_vga_top/u_vga_clk/inst/clkout1_buf/O
                         net (fo=88, routed)          1.433    41.433    u_vga_top/u_vga_drive/CLK
    SLICE_X46Y26         FDRE                                         r  u_vga_top/u_vga_drive/rgb_data_reg[8]/C
                         clock pessimism              0.000    41.433    
                         clock uncertainty           -0.202    41.231    
    SLICE_X46Y26         FDRE (Setup_fdre_C_D)        0.081    41.312    u_vga_top/u_vga_drive/rgb_data_reg[8]
  -------------------------------------------------------------------
                         required time                         41.312    
                         arrival time                         -30.004    
  -------------------------------------------------------------------
                         slack                                 11.308    

Slack (MET) :             11.380ns  (required time - arrival time)
  Source:                 u_risc_v_soc/u_ram/_ram_reg[59][5]/C
                            (rising edge-triggered cell FDCE clocked by clk_100MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_vga_top/u_vga_drive/rgb_data_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_vga_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_vga_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_vga_clk rise@40.000ns - clk_100MHz rise@20.000ns)
  Data Path Delay:        4.839ns  (logic 1.148ns (23.724%)  route 3.691ns (76.276%))
  Logic Levels:           4  (LUT3=1 LUT6=3)
  Clock Path Skew:        -3.656ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.431ns = ( 41.431 - 40.000 ) 
    Source Clock Delay      (SCD):    5.087ns = ( 25.087 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    20.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458    21.458 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967    23.425    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    23.521 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=3800, routed)        1.566    25.087    u_risc_v_soc/u_ram/clk_100MHz
    SLICE_X36Y47         FDCE                                         r  u_risc_v_soc/u_ram/_ram_reg[59][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y47         FDCE (Prop_fdce_C_Q)         0.456    25.543 f  u_risc_v_soc/u_ram/_ram_reg[59][5]/Q
                         net (fo=3, routed)           1.556    27.099    u_risc_v_soc/u_ram/ram_data_1[5]
    SLICE_X38Y27         LUT6 (Prop_lut6_I4_O)        0.124    27.223 r  u_risc_v_soc/u_ram/rgb_data[15]_i_35/O
                         net (fo=1, routed)           0.483    27.707    u_risc_v_soc/u_ram/rgb_data[15]_i_35_n_1
    SLICE_X38Y27         LUT3 (Prop_lut3_I2_O)        0.116    27.823 r  u_risc_v_soc/u_ram/rgb_data[15]_i_18/O
                         net (fo=12, routed)          1.200    29.022    u_risc_v_soc/u_ram/rgb_data[15]_i_18_n_1
    SLICE_X46Y25         LUT6 (Prop_lut6_I0_O)        0.328    29.350 r  u_risc_v_soc/u_ram/rgb_data[1]_i_2/O
                         net (fo=1, routed)           0.452    29.802    u_risc_v_soc/u_ram/rgb_data[1]_i_2_n_1
    SLICE_X46Y25         LUT6 (Prop_lut6_I2_O)        0.124    29.926 r  u_risc_v_soc/u_ram/rgb_data[1]_i_1/O
                         net (fo=1, routed)           0.000    29.926    u_vga_top/u_vga_drive/D[0]
    SLICE_X46Y25         FDRE                                         r  u_vga_top/u_vga_drive/rgb_data_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_vga_clk rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    40.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=3800, routed)        1.457    41.457    u_vga_top/u_vga_clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.328 r  u_vga_top/u_vga_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.909    u_vga_top/u_vga_clk/inst/clk_out1_vga_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    40.000 r  u_vga_top/u_vga_clk/inst/clkout1_buf/O
                         net (fo=88, routed)          1.431    41.431    u_vga_top/u_vga_drive/CLK
    SLICE_X46Y25         FDRE                                         r  u_vga_top/u_vga_drive/rgb_data_reg[1]/C
                         clock pessimism              0.000    41.431    
                         clock uncertainty           -0.202    41.229    
    SLICE_X46Y25         FDRE (Setup_fdre_C_D)        0.077    41.306    u_vga_top/u_vga_drive/rgb_data_reg[1]
  -------------------------------------------------------------------
                         required time                         41.306    
                         arrival time                         -29.926    
  -------------------------------------------------------------------
                         slack                                 11.380    

Slack (MET) :             11.510ns  (required time - arrival time)
  Source:                 u_risc_v_soc/u_ram/_ram_reg[59][1]/C
                            (rising edge-triggered cell FDCE clocked by clk_100MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_vga_top/u_vga_drive/rgb_data_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_vga_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_vga_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_vga_clk rise@40.000ns - clk_100MHz rise@20.000ns)
  Data Path Delay:        4.722ns  (logic 1.182ns (25.033%)  route 3.540ns (74.967%))
  Logic Levels:           4  (LUT3=1 LUT6=3)
  Clock Path Skew:        -3.648ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.434ns = ( 41.434 - 40.000 ) 
    Source Clock Delay      (SCD):    5.082ns = ( 25.082 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    20.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458    21.458 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967    23.425    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    23.521 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=3800, routed)        1.561    25.082    u_risc_v_soc/u_ram/clk_100MHz
    SLICE_X40Y36         FDCE                                         r  u_risc_v_soc/u_ram/_ram_reg[59][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y36         FDCE (Prop_fdce_C_Q)         0.456    25.538 f  u_risc_v_soc/u_ram/_ram_reg[59][1]/Q
                         net (fo=3, routed)           1.210    26.748    u_risc_v_soc/u_ram/ram_data_1[1]
    SLICE_X40Y28         LUT6 (Prop_lut6_I4_O)        0.124    26.872 r  u_risc_v_soc/u_ram/rgb_data[15]_i_37/O
                         net (fo=1, routed)           0.656    27.528    u_risc_v_soc/u_ram/rgb_data[15]_i_37_n_1
    SLICE_X41Y28         LUT3 (Prop_lut3_I2_O)        0.152    27.680 r  u_risc_v_soc/u_ram/rgb_data[15]_i_20/O
                         net (fo=12, routed)          1.004    28.684    u_risc_v_soc/u_ram/rgb_data[15]_i_20_n_1
    SLICE_X46Y27         LUT6 (Prop_lut6_I4_O)        0.326    29.010 r  u_risc_v_soc/u_ram/rgb_data[13]_i_2/O
                         net (fo=1, routed)           0.670    29.680    u_risc_v_soc/u_ram/rgb_data[13]_i_2_n_1
    SLICE_X46Y27         LUT6 (Prop_lut6_I2_O)        0.124    29.804 r  u_risc_v_soc/u_ram/rgb_data[13]_i_1/O
                         net (fo=1, routed)           0.000    29.804    u_vga_top/u_vga_drive/D[9]
    SLICE_X46Y27         FDRE                                         r  u_vga_top/u_vga_drive/rgb_data_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_vga_clk rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    40.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=3800, routed)        1.457    41.457    u_vga_top/u_vga_clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.328 r  u_vga_top/u_vga_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.909    u_vga_top/u_vga_clk/inst/clk_out1_vga_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    40.000 r  u_vga_top/u_vga_clk/inst/clkout1_buf/O
                         net (fo=88, routed)          1.434    41.434    u_vga_top/u_vga_drive/CLK
    SLICE_X46Y27         FDRE                                         r  u_vga_top/u_vga_drive/rgb_data_reg[13]/C
                         clock pessimism              0.000    41.434    
                         clock uncertainty           -0.202    41.232    
    SLICE_X46Y27         FDRE (Setup_fdre_C_D)        0.081    41.313    u_vga_top/u_vga_drive/rgb_data_reg[13]
  -------------------------------------------------------------------
                         required time                         41.313    
                         arrival time                         -29.804    
  -------------------------------------------------------------------
                         slack                                 11.510    

Slack (MET) :             11.573ns  (required time - arrival time)
  Source:                 u_risc_v_soc/u_ram/_ram_reg[59][10]/C
                            (rising edge-triggered cell FDCE clocked by clk_100MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_vga_top/u_vga_drive/rgb_data_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_vga_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_vga_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_vga_clk rise@40.000ns - clk_100MHz rise@20.000ns)
  Data Path Delay:        4.616ns  (logic 1.064ns (23.049%)  route 3.552ns (76.951%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -3.637ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.434ns = ( 41.434 - 40.000 ) 
    Source Clock Delay      (SCD):    5.072ns = ( 25.072 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    20.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458    21.458 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967    23.425    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    23.521 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=3800, routed)        1.551    25.072    u_risc_v_soc/u_ram/clk_100MHz
    SLICE_X41Y61         FDCE                                         r  u_risc_v_soc/u_ram/_ram_reg[59][10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y61         FDCE (Prop_fdce_C_Q)         0.456    25.528 f  u_risc_v_soc/u_ram/_ram_reg[59][10]/Q
                         net (fo=3, routed)           1.817    27.345    u_risc_v_soc/u_ram/ram_data_1[10]
    SLICE_X43Y25         LUT6 (Prop_lut6_I0_O)        0.124    27.469 r  u_risc_v_soc/u_ram/rgb_data[15]_i_21/O
                         net (fo=12, routed)          1.164    28.633    u_risc_v_soc/u_ram/rgb_data[15]_i_21_n_1
    SLICE_X46Y27         LUT2 (Prop_lut2_I0_O)        0.153    28.786 r  u_risc_v_soc/u_ram/rgb_data[9]_i_3/O
                         net (fo=1, routed)           0.571    29.357    u_risc_v_soc/u_ram/rgb_data[9]_i_3_n_1
    SLICE_X45Y27         LUT6 (Prop_lut6_I3_O)        0.331    29.688 r  u_risc_v_soc/u_ram/rgb_data[9]_i_1/O
                         net (fo=1, routed)           0.000    29.688    u_vga_top/u_vga_drive/D[6]
    SLICE_X45Y27         FDRE                                         r  u_vga_top/u_vga_drive/rgb_data_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_vga_clk rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    40.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=3800, routed)        1.457    41.457    u_vga_top/u_vga_clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.328 r  u_vga_top/u_vga_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.909    u_vga_top/u_vga_clk/inst/clk_out1_vga_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    40.000 r  u_vga_top/u_vga_clk/inst/clkout1_buf/O
                         net (fo=88, routed)          1.434    41.434    u_vga_top/u_vga_drive/CLK
    SLICE_X45Y27         FDRE                                         r  u_vga_top/u_vga_drive/rgb_data_reg[9]/C
                         clock pessimism              0.000    41.434    
                         clock uncertainty           -0.202    41.232    
    SLICE_X45Y27         FDRE (Setup_fdre_C_D)        0.029    41.261    u_vga_top/u_vga_drive/rgb_data_reg[9]
  -------------------------------------------------------------------
                         required time                         41.261    
                         arrival time                         -29.688    
  -------------------------------------------------------------------
                         slack                                 11.573    

Slack (MET) :             11.662ns  (required time - arrival time)
  Source:                 u_risc_v_soc/u_ram/_ram_reg[59][1]/C
                            (rising edge-triggered cell FDCE clocked by clk_100MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_vga_top/u_vga_drive/rgb_data_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_vga_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_vga_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_vga_clk rise@40.000ns - clk_100MHz rise@20.000ns)
  Data Path Delay:        4.516ns  (logic 1.182ns (26.173%)  route 3.334ns (73.827%))
  Logic Levels:           4  (LUT3=1 LUT6=3)
  Clock Path Skew:        -3.651ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.431ns = ( 41.431 - 40.000 ) 
    Source Clock Delay      (SCD):    5.082ns = ( 25.082 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    20.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458    21.458 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967    23.425    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    23.521 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=3800, routed)        1.561    25.082    u_risc_v_soc/u_ram/clk_100MHz
    SLICE_X40Y36         FDCE                                         r  u_risc_v_soc/u_ram/_ram_reg[59][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y36         FDCE (Prop_fdce_C_Q)         0.456    25.538 f  u_risc_v_soc/u_ram/_ram_reg[59][1]/Q
                         net (fo=3, routed)           1.210    26.748    u_risc_v_soc/u_ram/ram_data_1[1]
    SLICE_X40Y28         LUT6 (Prop_lut6_I4_O)        0.124    26.872 r  u_risc_v_soc/u_ram/rgb_data[15]_i_37/O
                         net (fo=1, routed)           0.656    27.528    u_risc_v_soc/u_ram/rgb_data[15]_i_37_n_1
    SLICE_X41Y28         LUT3 (Prop_lut3_I2_O)        0.152    27.680 r  u_risc_v_soc/u_ram/rgb_data[15]_i_20/O
                         net (fo=12, routed)          1.317    28.997    u_risc_v_soc/u_ram/rgb_data[15]_i_20_n_1
    SLICE_X47Y25         LUT6 (Prop_lut6_I4_O)        0.326    29.323 r  u_risc_v_soc/u_ram/rgb_data[2]_i_2/O
                         net (fo=1, routed)           0.151    29.474    u_risc_v_soc/u_ram/rgb_data[2]_i_2_n_1
    SLICE_X47Y25         LUT6 (Prop_lut6_I2_O)        0.124    29.598 r  u_risc_v_soc/u_ram/rgb_data[2]_i_1/O
                         net (fo=1, routed)           0.000    29.598    u_vga_top/u_vga_drive/D[1]
    SLICE_X47Y25         FDRE                                         r  u_vga_top/u_vga_drive/rgb_data_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_vga_clk rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    40.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=3800, routed)        1.457    41.457    u_vga_top/u_vga_clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.328 r  u_vga_top/u_vga_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.909    u_vga_top/u_vga_clk/inst/clk_out1_vga_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    40.000 r  u_vga_top/u_vga_clk/inst/clkout1_buf/O
                         net (fo=88, routed)          1.431    41.431    u_vga_top/u_vga_drive/CLK
    SLICE_X47Y25         FDRE                                         r  u_vga_top/u_vga_drive/rgb_data_reg[2]/C
                         clock pessimism              0.000    41.431    
                         clock uncertainty           -0.202    41.229    
    SLICE_X47Y25         FDRE (Setup_fdre_C_D)        0.031    41.260    u_vga_top/u_vga_drive/rgb_data_reg[2]
  -------------------------------------------------------------------
                         required time                         41.260    
                         arrival time                         -29.598    
  -------------------------------------------------------------------
                         slack                                 11.662    

Slack (MET) :             11.690ns  (required time - arrival time)
  Source:                 u_risc_v_soc/u_ram/_ram_reg[59][5]/C
                            (rising edge-triggered cell FDCE clocked by clk_100MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_vga_top/u_vga_drive/rgb_data_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_vga_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_vga_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_vga_clk rise@40.000ns - clk_100MHz rise@20.000ns)
  Data Path Delay:        4.487ns  (logic 1.148ns (25.585%)  route 3.339ns (74.416%))
  Logic Levels:           4  (LUT3=1 LUT6=3)
  Clock Path Skew:        -3.650ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.437ns = ( 41.437 - 40.000 ) 
    Source Clock Delay      (SCD):    5.087ns = ( 25.087 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    20.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458    21.458 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967    23.425    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    23.521 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=3800, routed)        1.566    25.087    u_risc_v_soc/u_ram/clk_100MHz
    SLICE_X36Y47         FDCE                                         r  u_risc_v_soc/u_ram/_ram_reg[59][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y47         FDCE (Prop_fdce_C_Q)         0.456    25.543 f  u_risc_v_soc/u_ram/_ram_reg[59][5]/Q
                         net (fo=3, routed)           1.556    27.099    u_risc_v_soc/u_ram/ram_data_1[5]
    SLICE_X38Y27         LUT6 (Prop_lut6_I4_O)        0.124    27.223 r  u_risc_v_soc/u_ram/rgb_data[15]_i_35/O
                         net (fo=1, routed)           0.483    27.707    u_risc_v_soc/u_ram/rgb_data[15]_i_35_n_1
    SLICE_X38Y27         LUT3 (Prop_lut3_I2_O)        0.116    27.823 r  u_risc_v_soc/u_ram/rgb_data[15]_i_18/O
                         net (fo=12, routed)          1.138    28.961    u_risc_v_soc/u_ram/rgb_data[15]_i_18_n_1
    SLICE_X48Y27         LUT6 (Prop_lut6_I0_O)        0.328    29.289 r  u_risc_v_soc/u_ram/rgb_data[3]_i_2/O
                         net (fo=1, routed)           0.162    29.450    u_risc_v_soc/u_ram/rgb_data[3]_i_2_n_1
    SLICE_X48Y27         LUT6 (Prop_lut6_I2_O)        0.124    29.574 r  u_risc_v_soc/u_ram/rgb_data[3]_i_1/O
                         net (fo=1, routed)           0.000    29.574    u_vga_top/u_vga_drive/D[2]
    SLICE_X48Y27         FDRE                                         r  u_vga_top/u_vga_drive/rgb_data_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_vga_clk rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    40.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=3800, routed)        1.457    41.457    u_vga_top/u_vga_clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.328 r  u_vga_top/u_vga_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.909    u_vga_top/u_vga_clk/inst/clk_out1_vga_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    40.000 r  u_vga_top/u_vga_clk/inst/clkout1_buf/O
                         net (fo=88, routed)          1.437    41.437    u_vga_top/u_vga_drive/CLK
    SLICE_X48Y27         FDRE                                         r  u_vga_top/u_vga_drive/rgb_data_reg[3]/C
                         clock pessimism              0.000    41.437    
                         clock uncertainty           -0.202    41.235    
    SLICE_X48Y27         FDRE (Setup_fdre_C_D)        0.029    41.264    u_vga_top/u_vga_drive/rgb_data_reg[3]
  -------------------------------------------------------------------
                         required time                         41.264    
                         arrival time                         -29.574    
  -------------------------------------------------------------------
                         slack                                 11.690    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.117ns  (arrival time - required time)
  Source:                 u_risc_v_soc/u_ram/_ram_reg[59][9]/C
                            (rising edge-triggered cell FDCE clocked by clk_100MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_vga_top/u_vga_drive/rgb_data_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_vga_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_vga_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_vga_clk rise@0.000ns - clk_100MHz rise@0.000ns)
  Data Path Delay:        0.814ns  (logic 0.254ns (31.188%)  route 0.560ns (68.812%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.625ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.818ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=3800, routed)        0.559     1.442    u_risc_v_soc/u_ram/clk_100MHz
    SLICE_X42Y36         FDCE                                         r  u_risc_v_soc/u_ram/_ram_reg[59][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y36         FDCE (Prop_fdce_C_Q)         0.164     1.606 r  u_risc_v_soc/u_ram/_ram_reg[59][9]/Q
                         net (fo=3, routed)           0.422     2.028    u_risc_v_soc/u_ram/ram_data_1[9]
    SLICE_X43Y25         LUT6 (Prop_lut6_I5_O)        0.045     2.073 r  u_risc_v_soc/u_ram/rgb_data[15]_i_8/O
                         net (fo=12, routed)          0.138     2.212    u_risc_v_soc/u_ram/rgb_data[15]_i_8_n_1
    SLICE_X46Y25         LUT6 (Prop_lut6_I5_O)        0.045     2.257 r  u_risc_v_soc/u_ram/rgb_data[1]_i_1/O
                         net (fo=1, routed)           0.000     2.257    u_vga_top/u_vga_drive/D[0]
    SLICE_X46Y25         FDRE                                         r  u_vga_top/u_vga_drive/rgb_data_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_vga_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=3800, routed)        0.817     0.817    u_vga_top/u_vga_clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  u_vga_top/u_vga_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    u_vga_top/u_vga_clk/inst/clk_out1_vga_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  u_vga_top/u_vga_clk/inst/clkout1_buf/O
                         net (fo=88, routed)          0.818     0.818    u_vga_top/u_vga_drive/CLK
    SLICE_X46Y25         FDRE                                         r  u_vga_top/u_vga_drive/rgb_data_reg[1]/C
                         clock pessimism              0.000     0.818    
                         clock uncertainty            0.202     1.020    
    SLICE_X46Y25         FDRE (Hold_fdre_C_D)         0.120     1.140    u_vga_top/u_vga_drive/rgb_data_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.140    
                         arrival time                           2.257    
  -------------------------------------------------------------------
                         slack                                  1.117    

Slack (MET) :             1.224ns  (arrival time - required time)
  Source:                 u_risc_v_soc/u_ram/_ram_reg[59][9]/C
                            (rising edge-triggered cell FDCE clocked by clk_100MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_vga_top/u_vga_drive/rgb_data_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_vga_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_vga_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_vga_clk rise@0.000ns - clk_100MHz rise@0.000ns)
  Data Path Delay:        0.895ns  (logic 0.254ns (28.365%)  route 0.641ns (71.635%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.622ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.821ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=3800, routed)        0.559     1.442    u_risc_v_soc/u_ram/clk_100MHz
    SLICE_X42Y36         FDCE                                         r  u_risc_v_soc/u_ram/_ram_reg[59][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y36         FDCE (Prop_fdce_C_Q)         0.164     1.606 r  u_risc_v_soc/u_ram/_ram_reg[59][9]/Q
                         net (fo=3, routed)           0.422     2.028    u_risc_v_soc/u_ram/ram_data_1[9]
    SLICE_X43Y25         LUT6 (Prop_lut6_I5_O)        0.045     2.073 r  u_risc_v_soc/u_ram/rgb_data[15]_i_8/O
                         net (fo=12, routed)          0.219     2.293    u_risc_v_soc/u_ram/rgb_data[15]_i_8_n_1
    SLICE_X45Y27         LUT6 (Prop_lut6_I5_O)        0.045     2.338 r  u_risc_v_soc/u_ram/rgb_data[9]_i_1/O
                         net (fo=1, routed)           0.000     2.338    u_vga_top/u_vga_drive/D[6]
    SLICE_X45Y27         FDRE                                         r  u_vga_top/u_vga_drive/rgb_data_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_vga_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=3800, routed)        0.817     0.817    u_vga_top/u_vga_clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  u_vga_top/u_vga_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    u_vga_top/u_vga_clk/inst/clk_out1_vga_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  u_vga_top/u_vga_clk/inst/clkout1_buf/O
                         net (fo=88, routed)          0.821     0.821    u_vga_top/u_vga_drive/CLK
    SLICE_X45Y27         FDRE                                         r  u_vga_top/u_vga_drive/rgb_data_reg[9]/C
                         clock pessimism              0.000     0.821    
                         clock uncertainty            0.202     1.023    
    SLICE_X45Y27         FDRE (Hold_fdre_C_D)         0.091     1.114    u_vga_top/u_vga_drive/rgb_data_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.114    
                         arrival time                           2.338    
  -------------------------------------------------------------------
                         slack                                  1.224    

Slack (MET) :             1.278ns  (arrival time - required time)
  Source:                 u_risc_v_soc/u_ram/_ram_reg[59][7]/C
                            (rising edge-triggered cell FDCE clocked by clk_100MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_vga_top/u_vga_drive/rgb_data_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_vga_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_vga_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_vga_clk rise@0.000ns - clk_100MHz rise@0.000ns)
  Data Path Delay:        0.979ns  (logic 0.231ns (23.607%)  route 0.748ns (76.393%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.622ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.821ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=3800, routed)        0.559     1.442    u_risc_v_soc/u_ram/clk_100MHz
    SLICE_X40Y36         FDCE                                         r  u_risc_v_soc/u_ram/_ram_reg[59][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y36         FDCE (Prop_fdce_C_Q)         0.141     1.583 r  u_risc_v_soc/u_ram/_ram_reg[59][7]/Q
                         net (fo=3, routed)           0.509     2.092    u_risc_v_soc/u_ram/ram_data_1[7]
    SLICE_X38Y27         LUT3 (Prop_lut3_I0_O)        0.045     2.137 r  u_risc_v_soc/u_ram/rgb_data[15]_i_5/O
                         net (fo=12, routed)          0.238     2.376    u_risc_v_soc/u_ram/rgb_data[15]_i_5_n_1
    SLICE_X46Y27         LUT6 (Prop_lut6_I1_O)        0.045     2.421 r  u_risc_v_soc/u_ram/rgb_data[12]_i_1/O
                         net (fo=1, routed)           0.000     2.421    u_vga_top/u_vga_drive/D[8]
    SLICE_X46Y27         FDRE                                         r  u_vga_top/u_vga_drive/rgb_data_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_vga_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=3800, routed)        0.817     0.817    u_vga_top/u_vga_clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  u_vga_top/u_vga_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    u_vga_top/u_vga_clk/inst/clk_out1_vga_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  u_vga_top/u_vga_clk/inst/clkout1_buf/O
                         net (fo=88, routed)          0.821     0.821    u_vga_top/u_vga_drive/CLK
    SLICE_X46Y27         FDRE                                         r  u_vga_top/u_vga_drive/rgb_data_reg[12]/C
                         clock pessimism              0.000     0.821    
                         clock uncertainty            0.202     1.023    
    SLICE_X46Y27         FDRE (Hold_fdre_C_D)         0.120     1.143    u_vga_top/u_vga_drive/rgb_data_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.143    
                         arrival time                           2.421    
  -------------------------------------------------------------------
                         slack                                  1.278    

Slack (MET) :             1.281ns  (arrival time - required time)
  Source:                 u_risc_v_soc/u_ram/_ram_reg[59][7]/C
                            (rising edge-triggered cell FDCE clocked by clk_100MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_vga_top/u_vga_drive/rgb_data_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_vga_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_vga_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_vga_clk rise@0.000ns - clk_100MHz rise@0.000ns)
  Data Path Delay:        0.983ns  (logic 0.231ns (23.511%)  route 0.752ns (76.489%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.622ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.821ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=3800, routed)        0.559     1.442    u_risc_v_soc/u_ram/clk_100MHz
    SLICE_X40Y36         FDCE                                         r  u_risc_v_soc/u_ram/_ram_reg[59][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y36         FDCE (Prop_fdce_C_Q)         0.141     1.583 r  u_risc_v_soc/u_ram/_ram_reg[59][7]/Q
                         net (fo=3, routed)           0.509     2.092    u_risc_v_soc/u_ram/ram_data_1[7]
    SLICE_X38Y27         LUT3 (Prop_lut3_I0_O)        0.045     2.137 r  u_risc_v_soc/u_ram/rgb_data[15]_i_5/O
                         net (fo=12, routed)          0.242     2.380    u_risc_v_soc/u_ram/rgb_data[15]_i_5_n_1
    SLICE_X46Y27         LUT6 (Prop_lut6_I1_O)        0.045     2.425 r  u_risc_v_soc/u_ram/rgb_data[13]_i_1/O
                         net (fo=1, routed)           0.000     2.425    u_vga_top/u_vga_drive/D[9]
    SLICE_X46Y27         FDRE                                         r  u_vga_top/u_vga_drive/rgb_data_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_vga_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=3800, routed)        0.817     0.817    u_vga_top/u_vga_clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  u_vga_top/u_vga_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    u_vga_top/u_vga_clk/inst/clk_out1_vga_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  u_vga_top/u_vga_clk/inst/clkout1_buf/O
                         net (fo=88, routed)          0.821     0.821    u_vga_top/u_vga_drive/CLK
    SLICE_X46Y27         FDRE                                         r  u_vga_top/u_vga_drive/rgb_data_reg[13]/C
                         clock pessimism              0.000     0.821    
                         clock uncertainty            0.202     1.023    
    SLICE_X46Y27         FDRE (Hold_fdre_C_D)         0.121     1.144    u_vga_top/u_vga_drive/rgb_data_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.144    
                         arrival time                           2.425    
  -------------------------------------------------------------------
                         slack                                  1.281    

Slack (MET) :             1.285ns  (arrival time - required time)
  Source:                 u_risc_v_soc/u_ram/_ram_reg[59][9]/C
                            (rising edge-triggered cell FDCE clocked by clk_100MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_vga_top/u_vga_drive/rgb_data_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_vga_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_vga_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_vga_clk rise@0.000ns - clk_100MHz rise@0.000ns)
  Data Path Delay:        0.954ns  (logic 0.254ns (26.627%)  route 0.700ns (73.373%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.625ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.818ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=3800, routed)        0.559     1.442    u_risc_v_soc/u_ram/clk_100MHz
    SLICE_X42Y36         FDCE                                         r  u_risc_v_soc/u_ram/_ram_reg[59][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y36         FDCE (Prop_fdce_C_Q)         0.164     1.606 r  u_risc_v_soc/u_ram/_ram_reg[59][9]/Q
                         net (fo=3, routed)           0.422     2.028    u_risc_v_soc/u_ram/ram_data_1[9]
    SLICE_X43Y25         LUT6 (Prop_lut6_I5_O)        0.045     2.073 r  u_risc_v_soc/u_ram/rgb_data[15]_i_8/O
                         net (fo=12, routed)          0.278     2.351    u_risc_v_soc/u_ram/rgb_data[15]_i_8_n_1
    SLICE_X47Y25         LUT6 (Prop_lut6_I5_O)        0.045     2.396 r  u_risc_v_soc/u_ram/rgb_data[2]_i_1/O
                         net (fo=1, routed)           0.000     2.396    u_vga_top/u_vga_drive/D[1]
    SLICE_X47Y25         FDRE                                         r  u_vga_top/u_vga_drive/rgb_data_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_vga_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=3800, routed)        0.817     0.817    u_vga_top/u_vga_clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  u_vga_top/u_vga_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    u_vga_top/u_vga_clk/inst/clk_out1_vga_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  u_vga_top/u_vga_clk/inst/clkout1_buf/O
                         net (fo=88, routed)          0.818     0.818    u_vga_top/u_vga_drive/CLK
    SLICE_X47Y25         FDRE                                         r  u_vga_top/u_vga_drive/rgb_data_reg[2]/C
                         clock pessimism              0.000     0.818    
                         clock uncertainty            0.202     1.020    
    SLICE_X47Y25         FDRE (Hold_fdre_C_D)         0.092     1.112    u_vga_top/u_vga_drive/rgb_data_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.112    
                         arrival time                           2.396    
  -------------------------------------------------------------------
                         slack                                  1.285    

Slack (MET) :             1.302ns  (arrival time - required time)
  Source:                 u_risc_v_soc/u_ram/_ram_reg[59][7]/C
                            (rising edge-triggered cell FDCE clocked by clk_100MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_vga_top/u_vga_drive/rgb_data_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_vga_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_vga_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_vga_clk rise@0.000ns - clk_100MHz rise@0.000ns)
  Data Path Delay:        0.975ns  (logic 0.231ns (23.704%)  route 0.744ns (76.296%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.622ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.821ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=3800, routed)        0.559     1.442    u_risc_v_soc/u_ram/clk_100MHz
    SLICE_X40Y36         FDCE                                         r  u_risc_v_soc/u_ram/_ram_reg[59][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y36         FDCE (Prop_fdce_C_Q)         0.141     1.583 r  u_risc_v_soc/u_ram/_ram_reg[59][7]/Q
                         net (fo=3, routed)           0.509     2.092    u_risc_v_soc/u_ram/ram_data_1[7]
    SLICE_X38Y27         LUT3 (Prop_lut3_I0_O)        0.045     2.137 r  u_risc_v_soc/u_ram/rgb_data[15]_i_5/O
                         net (fo=12, routed)          0.234     2.372    u_risc_v_soc/u_ram/rgb_data[15]_i_5_n_1
    SLICE_X47Y27         LUT6 (Prop_lut6_I1_O)        0.045     2.417 r  u_risc_v_soc/u_ram/rgb_data[10]_i_1/O
                         net (fo=1, routed)           0.000     2.417    u_vga_top/u_vga_drive/D[7]
    SLICE_X47Y27         FDRE                                         r  u_vga_top/u_vga_drive/rgb_data_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_vga_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=3800, routed)        0.817     0.817    u_vga_top/u_vga_clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  u_vga_top/u_vga_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    u_vga_top/u_vga_clk/inst/clk_out1_vga_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  u_vga_top/u_vga_clk/inst/clkout1_buf/O
                         net (fo=88, routed)          0.821     0.821    u_vga_top/u_vga_drive/CLK
    SLICE_X47Y27         FDRE                                         r  u_vga_top/u_vga_drive/rgb_data_reg[10]/C
                         clock pessimism              0.000     0.821    
                         clock uncertainty            0.202     1.023    
    SLICE_X47Y27         FDRE (Hold_fdre_C_D)         0.092     1.115    u_vga_top/u_vga_drive/rgb_data_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.115    
                         arrival time                           2.417    
  -------------------------------------------------------------------
                         slack                                  1.302    

Slack (MET) :             1.364ns  (arrival time - required time)
  Source:                 u_risc_v_soc/u_ram/_ram_reg[59][9]/C
                            (rising edge-triggered cell FDCE clocked by clk_100MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_vga_top/u_vga_drive/rgb_data_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_vga_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_vga_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_vga_clk rise@0.000ns - clk_100MHz rise@0.000ns)
  Data Path Delay:        1.063ns  (logic 0.254ns (23.888%)  route 0.809ns (76.112%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.624ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.819ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=3800, routed)        0.559     1.442    u_risc_v_soc/u_ram/clk_100MHz
    SLICE_X42Y36         FDCE                                         r  u_risc_v_soc/u_ram/_ram_reg[59][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y36         FDCE (Prop_fdce_C_Q)         0.164     1.606 r  u_risc_v_soc/u_ram/_ram_reg[59][9]/Q
                         net (fo=3, routed)           0.422     2.028    u_risc_v_soc/u_ram/ram_data_1[9]
    SLICE_X43Y25         LUT6 (Prop_lut6_I5_O)        0.045     2.073 r  u_risc_v_soc/u_ram/rgb_data[15]_i_8/O
                         net (fo=12, routed)          0.387     2.460    u_risc_v_soc/u_ram/rgb_data[15]_i_8_n_1
    SLICE_X46Y26         LUT6 (Prop_lut6_I5_O)        0.045     2.505 r  u_risc_v_soc/u_ram/rgb_data[8]_i_1/O
                         net (fo=1, routed)           0.000     2.505    u_vga_top/u_vga_drive/D[5]
    SLICE_X46Y26         FDRE                                         r  u_vga_top/u_vga_drive/rgb_data_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_vga_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=3800, routed)        0.817     0.817    u_vga_top/u_vga_clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  u_vga_top/u_vga_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    u_vga_top/u_vga_clk/inst/clk_out1_vga_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  u_vga_top/u_vga_clk/inst/clkout1_buf/O
                         net (fo=88, routed)          0.819     0.819    u_vga_top/u_vga_drive/CLK
    SLICE_X46Y26         FDRE                                         r  u_vga_top/u_vga_drive/rgb_data_reg[8]/C
                         clock pessimism              0.000     0.819    
                         clock uncertainty            0.202     1.021    
    SLICE_X46Y26         FDRE (Hold_fdre_C_D)         0.121     1.142    u_vga_top/u_vga_drive/rgb_data_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.142    
                         arrival time                           2.505    
  -------------------------------------------------------------------
                         slack                                  1.364    

Slack (MET) :             1.367ns  (arrival time - required time)
  Source:                 u_risc_v_soc/u_ram/_ram_reg[59][9]/C
                            (rising edge-triggered cell FDCE clocked by clk_100MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_vga_top/u_vga_drive/rgb_data_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_vga_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_vga_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_vga_clk rise@0.000ns - clk_100MHz rise@0.000ns)
  Data Path Delay:        1.065ns  (logic 0.254ns (23.843%)  route 0.811ns (76.157%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.624ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.819ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=3800, routed)        0.559     1.442    u_risc_v_soc/u_ram/clk_100MHz
    SLICE_X42Y36         FDCE                                         r  u_risc_v_soc/u_ram/_ram_reg[59][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y36         FDCE (Prop_fdce_C_Q)         0.164     1.606 r  u_risc_v_soc/u_ram/_ram_reg[59][9]/Q
                         net (fo=3, routed)           0.422     2.028    u_risc_v_soc/u_ram/ram_data_1[9]
    SLICE_X43Y25         LUT6 (Prop_lut6_I5_O)        0.045     2.073 r  u_risc_v_soc/u_ram/rgb_data[15]_i_8/O
                         net (fo=12, routed)          0.389     2.462    u_risc_v_soc/u_ram/rgb_data[15]_i_8_n_1
    SLICE_X46Y26         LUT6 (Prop_lut6_I5_O)        0.045     2.507 r  u_risc_v_soc/u_ram/rgb_data[7]_i_1/O
                         net (fo=1, routed)           0.000     2.507    u_vga_top/u_vga_drive/D[4]
    SLICE_X46Y26         FDRE                                         r  u_vga_top/u_vga_drive/rgb_data_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_vga_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=3800, routed)        0.817     0.817    u_vga_top/u_vga_clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  u_vga_top/u_vga_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    u_vga_top/u_vga_clk/inst/clk_out1_vga_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  u_vga_top/u_vga_clk/inst/clkout1_buf/O
                         net (fo=88, routed)          0.819     0.819    u_vga_top/u_vga_drive/CLK
    SLICE_X46Y26         FDRE                                         r  u_vga_top/u_vga_drive/rgb_data_reg[7]/C
                         clock pessimism              0.000     0.819    
                         clock uncertainty            0.202     1.021    
    SLICE_X46Y26         FDRE (Hold_fdre_C_D)         0.120     1.141    u_vga_top/u_vga_drive/rgb_data_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.141    
                         arrival time                           2.507    
  -------------------------------------------------------------------
                         slack                                  1.367    

Slack (MET) :             1.392ns  (arrival time - required time)
  Source:                 u_risc_v_soc/u_ram/_ram_reg[59][9]/C
                            (rising edge-triggered cell FDCE clocked by clk_100MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_vga_top/u_vga_drive/rgb_data_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_vga_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_vga_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_vga_clk rise@0.000ns - clk_100MHz rise@0.000ns)
  Data Path Delay:        1.061ns  (logic 0.254ns (23.933%)  route 0.807ns (76.067%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.624ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.819ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=3800, routed)        0.559     1.442    u_risc_v_soc/u_ram/clk_100MHz
    SLICE_X42Y36         FDCE                                         r  u_risc_v_soc/u_ram/_ram_reg[59][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y36         FDCE (Prop_fdce_C_Q)         0.164     1.606 r  u_risc_v_soc/u_ram/_ram_reg[59][9]/Q
                         net (fo=3, routed)           0.422     2.028    u_risc_v_soc/u_ram/ram_data_1[9]
    SLICE_X43Y25         LUT6 (Prop_lut6_I5_O)        0.045     2.073 r  u_risc_v_soc/u_ram/rgb_data[15]_i_8/O
                         net (fo=12, routed)          0.385     2.458    u_risc_v_soc/u_ram/rgb_data[15]_i_8_n_1
    SLICE_X47Y26         LUT6 (Prop_lut6_I5_O)        0.045     2.503 r  u_risc_v_soc/u_ram/rgb_data[4]_i_1/O
                         net (fo=1, routed)           0.000     2.503    u_vga_top/u_vga_drive/D[3]
    SLICE_X47Y26         FDRE                                         r  u_vga_top/u_vga_drive/rgb_data_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_vga_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=3800, routed)        0.817     0.817    u_vga_top/u_vga_clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  u_vga_top/u_vga_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    u_vga_top/u_vga_clk/inst/clk_out1_vga_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  u_vga_top/u_vga_clk/inst/clkout1_buf/O
                         net (fo=88, routed)          0.819     0.819    u_vga_top/u_vga_drive/CLK
    SLICE_X47Y26         FDRE                                         r  u_vga_top/u_vga_drive/rgb_data_reg[4]/C
                         clock pessimism              0.000     0.819    
                         clock uncertainty            0.202     1.021    
    SLICE_X47Y26         FDRE (Hold_fdre_C_D)         0.091     1.112    u_vga_top/u_vga_drive/rgb_data_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.112    
                         arrival time                           2.503    
  -------------------------------------------------------------------
                         slack                                  1.392    

Slack (MET) :             1.545ns  (arrival time - required time)
  Source:                 u_risc_v_soc/u_ram/_ram_reg[59][7]/C
                            (rising edge-triggered cell FDCE clocked by clk_100MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_vga_top/u_vga_drive/rgb_data_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_vga_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_vga_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_vga_clk rise@0.000ns - clk_100MHz rise@0.000ns)
  Data Path Delay:        1.217ns  (logic 0.231ns (18.973%)  route 0.986ns (81.027%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.622ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.821ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=3800, routed)        0.559     1.442    u_risc_v_soc/u_ram/clk_100MHz
    SLICE_X40Y36         FDCE                                         r  u_risc_v_soc/u_ram/_ram_reg[59][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y36         FDCE (Prop_fdce_C_Q)         0.141     1.583 r  u_risc_v_soc/u_ram/_ram_reg[59][7]/Q
                         net (fo=3, routed)           0.509     2.092    u_risc_v_soc/u_ram/ram_data_1[7]
    SLICE_X38Y27         LUT3 (Prop_lut3_I0_O)        0.045     2.137 r  u_risc_v_soc/u_ram/rgb_data[15]_i_5/O
                         net (fo=12, routed)          0.477     2.615    u_risc_v_soc/u_ram/rgb_data[15]_i_5_n_1
    SLICE_X48Y26         LUT6 (Prop_lut6_I1_O)        0.045     2.660 r  u_risc_v_soc/u_ram/rgb_data[15]_i_2/O
                         net (fo=1, routed)           0.000     2.660    u_vga_top/u_vga_drive/D[11]
    SLICE_X48Y26         FDRE                                         r  u_vga_top/u_vga_drive/rgb_data_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_vga_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=3800, routed)        0.817     0.817    u_vga_top/u_vga_clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  u_vga_top/u_vga_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    u_vga_top/u_vga_clk/inst/clk_out1_vga_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  u_vga_top/u_vga_clk/inst/clkout1_buf/O
                         net (fo=88, routed)          0.821     0.821    u_vga_top/u_vga_drive/CLK
    SLICE_X48Y26         FDRE                                         r  u_vga_top/u_vga_drive/rgb_data_reg[15]/C
                         clock pessimism              0.000     0.821    
                         clock uncertainty            0.202     1.023    
    SLICE_X48Y26         FDRE (Hold_fdre_C_D)         0.092     1.115    u_vga_top/u_vga_drive/rgb_data_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.115    
                         arrival time                           2.660    
  -------------------------------------------------------------------
                         slack                                  1.545    





