/****************************************************************************
 *     Copyright (c) 1999-2014, Broadcom Corporation
 *     All Rights Reserved
 *     Confidential Property of Broadcom Corporation
 *
 *
 * THIS SOFTWARE MAY ONLY BE USED SUBJECT TO AN EXECUTED SOFTWARE LICENSE
 * AGREEMENT  BETWEEN THE USER AND BROADCOM.  YOU HAVE NO RIGHT TO USE OR
 * EXPLOIT THIS MATERIAL EXCEPT SUBJECT TO THE TERMS OF SUCH AN AGREEMENT.
 *
 * Module Description:
 *                     DO NOT EDIT THIS FILE DIRECTLY
 *
 * This module was generated magically with RDB from a source description
 * file. You must edit the source file for changes to be made to this file.
 *
 *
 * Date:           Generated on               Wed Feb 11 10:14:00 2015
 *                 Full Compile MD5 Checksum  f7f4bd55341805fcfe958ba5e47e65f4
 *                     (minus title and desc)
 *                 MD5 Checksum               95b679a9655597a92593cae55222c397
 *
 * Compiled with:  RDB Utility                combo_header.pl
 *                 RDB.pm                     15653
 *                 unknown                    unknown
 *                 Perl Interpreter           5.008008
 *                 Operating System           linux
 *
 *
 ***************************************************************************/

#ifndef BCHP_IQCAL_CCA_CCM_L2_H__
#define BCHP_IQCAL_CCA_CCM_L2_H__

/***************************************************************************
 *IQCAL_CCA_CCM_L2 - IQCAL CCA and CCM Interrupts (MAC_L2_2) registers
 ***************************************************************************/
#define BCHP_IQCAL_CCA_CCM_L2_CPU_STATUS         0x014e0800 /* [RO] CPU interrupt Status Register */
#define BCHP_IQCAL_CCA_CCM_L2_CPU_SET            0x014e0804 /* [WO] CPU interrupt Set Register */
#define BCHP_IQCAL_CCA_CCM_L2_CPU_CLEAR          0x014e0808 /* [WO] CPU interrupt Clear Register */
#define BCHP_IQCAL_CCA_CCM_L2_CPU_MASK_STATUS    0x014e080c /* [RO] CPU interrupt Mask Status Register */
#define BCHP_IQCAL_CCA_CCM_L2_CPU_MASK_SET       0x014e0810 /* [WO] CPU interrupt Mask Set Register */
#define BCHP_IQCAL_CCA_CCM_L2_CPU_MASK_CLEAR     0x014e0814 /* [WO] CPU interrupt Mask Clear Register */

/***************************************************************************
 *CPU_STATUS - CPU interrupt Status Register
 ***************************************************************************/
/* IQCAL_CCA_CCM_L2 :: CPU_STATUS :: RSVD [31:03] */
#define BCHP_IQCAL_CCA_CCM_L2_CPU_STATUS_RSVD_MASK                 0xfffffff8
#define BCHP_IQCAL_CCA_CCM_L2_CPU_STATUS_RSVD_SHIFT                3
#define BCHP_IQCAL_CCA_CCM_L2_CPU_STATUS_RSVD_DEFAULT              0x00000000

/* IQCAL_CCA_CCM_L2 :: CPU_STATUS :: IQ_COMP_INTR [02:02] */
#define BCHP_IQCAL_CCA_CCM_L2_CPU_STATUS_IQ_COMP_INTR_MASK         0x00000004
#define BCHP_IQCAL_CCA_CCM_L2_CPU_STATUS_IQ_COMP_INTR_SHIFT        2
#define BCHP_IQCAL_CCA_CCM_L2_CPU_STATUS_IQ_COMP_INTR_DEFAULT      0x00000000

/* IQCAL_CCA_CCM_L2 :: CPU_STATUS :: CCA_COMPLETE_INTR [01:01] */
#define BCHP_IQCAL_CCA_CCM_L2_CPU_STATUS_CCA_COMPLETE_INTR_MASK    0x00000002
#define BCHP_IQCAL_CCA_CCM_L2_CPU_STATUS_CCA_COMPLETE_INTR_SHIFT   1
#define BCHP_IQCAL_CCA_CCM_L2_CPU_STATUS_CCA_COMPLETE_INTR_DEFAULT 0x00000000

/* IQCAL_CCA_CCM_L2 :: CPU_STATUS :: CCM_COMPLETE_INTR [00:00] */
#define BCHP_IQCAL_CCA_CCM_L2_CPU_STATUS_CCM_COMPLETE_INTR_MASK    0x00000001
#define BCHP_IQCAL_CCA_CCM_L2_CPU_STATUS_CCM_COMPLETE_INTR_SHIFT   0
#define BCHP_IQCAL_CCA_CCM_L2_CPU_STATUS_CCM_COMPLETE_INTR_DEFAULT 0x00000000

/***************************************************************************
 *CPU_SET - CPU interrupt Set Register
 ***************************************************************************/
/* IQCAL_CCA_CCM_L2 :: CPU_SET :: RSVD [31:03] */
#define BCHP_IQCAL_CCA_CCM_L2_CPU_SET_RSVD_MASK                    0xfffffff8
#define BCHP_IQCAL_CCA_CCM_L2_CPU_SET_RSVD_SHIFT                   3
#define BCHP_IQCAL_CCA_CCM_L2_CPU_SET_RSVD_DEFAULT                 0x00000000

/* IQCAL_CCA_CCM_L2 :: CPU_SET :: IQ_COMP_INTR [02:02] */
#define BCHP_IQCAL_CCA_CCM_L2_CPU_SET_IQ_COMP_INTR_MASK            0x00000004
#define BCHP_IQCAL_CCA_CCM_L2_CPU_SET_IQ_COMP_INTR_SHIFT           2
#define BCHP_IQCAL_CCA_CCM_L2_CPU_SET_IQ_COMP_INTR_DEFAULT         0x00000000

/* IQCAL_CCA_CCM_L2 :: CPU_SET :: CCA_COMPLETE_INTR [01:01] */
#define BCHP_IQCAL_CCA_CCM_L2_CPU_SET_CCA_COMPLETE_INTR_MASK       0x00000002
#define BCHP_IQCAL_CCA_CCM_L2_CPU_SET_CCA_COMPLETE_INTR_SHIFT      1
#define BCHP_IQCAL_CCA_CCM_L2_CPU_SET_CCA_COMPLETE_INTR_DEFAULT    0x00000000

/* IQCAL_CCA_CCM_L2 :: CPU_SET :: CCM_COMPLETE_INTR [00:00] */
#define BCHP_IQCAL_CCA_CCM_L2_CPU_SET_CCM_COMPLETE_INTR_MASK       0x00000001
#define BCHP_IQCAL_CCA_CCM_L2_CPU_SET_CCM_COMPLETE_INTR_SHIFT      0
#define BCHP_IQCAL_CCA_CCM_L2_CPU_SET_CCM_COMPLETE_INTR_DEFAULT    0x00000000

/***************************************************************************
 *CPU_CLEAR - CPU interrupt Clear Register
 ***************************************************************************/
/* IQCAL_CCA_CCM_L2 :: CPU_CLEAR :: RSVD [31:03] */
#define BCHP_IQCAL_CCA_CCM_L2_CPU_CLEAR_RSVD_MASK                  0xfffffff8
#define BCHP_IQCAL_CCA_CCM_L2_CPU_CLEAR_RSVD_SHIFT                 3
#define BCHP_IQCAL_CCA_CCM_L2_CPU_CLEAR_RSVD_DEFAULT               0x00000000

/* IQCAL_CCA_CCM_L2 :: CPU_CLEAR :: IQ_COMP_INTR [02:02] */
#define BCHP_IQCAL_CCA_CCM_L2_CPU_CLEAR_IQ_COMP_INTR_MASK          0x00000004
#define BCHP_IQCAL_CCA_CCM_L2_CPU_CLEAR_IQ_COMP_INTR_SHIFT         2
#define BCHP_IQCAL_CCA_CCM_L2_CPU_CLEAR_IQ_COMP_INTR_DEFAULT       0x00000000

/* IQCAL_CCA_CCM_L2 :: CPU_CLEAR :: CCA_COMPLETE_INTR [01:01] */
#define BCHP_IQCAL_CCA_CCM_L2_CPU_CLEAR_CCA_COMPLETE_INTR_MASK     0x00000002
#define BCHP_IQCAL_CCA_CCM_L2_CPU_CLEAR_CCA_COMPLETE_INTR_SHIFT    1
#define BCHP_IQCAL_CCA_CCM_L2_CPU_CLEAR_CCA_COMPLETE_INTR_DEFAULT  0x00000000

/* IQCAL_CCA_CCM_L2 :: CPU_CLEAR :: CCM_COMPLETE_INTR [00:00] */
#define BCHP_IQCAL_CCA_CCM_L2_CPU_CLEAR_CCM_COMPLETE_INTR_MASK     0x00000001
#define BCHP_IQCAL_CCA_CCM_L2_CPU_CLEAR_CCM_COMPLETE_INTR_SHIFT    0
#define BCHP_IQCAL_CCA_CCM_L2_CPU_CLEAR_CCM_COMPLETE_INTR_DEFAULT  0x00000000

/***************************************************************************
 *CPU_MASK_STATUS - CPU interrupt Mask Status Register
 ***************************************************************************/
/* IQCAL_CCA_CCM_L2 :: CPU_MASK_STATUS :: RSVD [31:03] */
#define BCHP_IQCAL_CCA_CCM_L2_CPU_MASK_STATUS_RSVD_MASK            0xfffffff8
#define BCHP_IQCAL_CCA_CCM_L2_CPU_MASK_STATUS_RSVD_SHIFT           3
#define BCHP_IQCAL_CCA_CCM_L2_CPU_MASK_STATUS_RSVD_DEFAULT         0x000000ff

/* IQCAL_CCA_CCM_L2 :: CPU_MASK_STATUS :: IQ_COMP_INTR [02:02] */
#define BCHP_IQCAL_CCA_CCM_L2_CPU_MASK_STATUS_IQ_COMP_INTR_MASK    0x00000004
#define BCHP_IQCAL_CCA_CCM_L2_CPU_MASK_STATUS_IQ_COMP_INTR_SHIFT   2
#define BCHP_IQCAL_CCA_CCM_L2_CPU_MASK_STATUS_IQ_COMP_INTR_DEFAULT 0x00000000

/* IQCAL_CCA_CCM_L2 :: CPU_MASK_STATUS :: CCA_COMPLETE_INTR [01:01] */
#define BCHP_IQCAL_CCA_CCM_L2_CPU_MASK_STATUS_CCA_COMPLETE_INTR_MASK 0x00000002
#define BCHP_IQCAL_CCA_CCM_L2_CPU_MASK_STATUS_CCA_COMPLETE_INTR_SHIFT 1
#define BCHP_IQCAL_CCA_CCM_L2_CPU_MASK_STATUS_CCA_COMPLETE_INTR_DEFAULT 0x00000001

/* IQCAL_CCA_CCM_L2 :: CPU_MASK_STATUS :: CCM_COMPLETE_INTR [00:00] */
#define BCHP_IQCAL_CCA_CCM_L2_CPU_MASK_STATUS_CCM_COMPLETE_INTR_MASK 0x00000001
#define BCHP_IQCAL_CCA_CCM_L2_CPU_MASK_STATUS_CCM_COMPLETE_INTR_SHIFT 0
#define BCHP_IQCAL_CCA_CCM_L2_CPU_MASK_STATUS_CCM_COMPLETE_INTR_DEFAULT 0x00000001

/***************************************************************************
 *CPU_MASK_SET - CPU interrupt Mask Set Register
 ***************************************************************************/
/* IQCAL_CCA_CCM_L2 :: CPU_MASK_SET :: RSVD [31:03] */
#define BCHP_IQCAL_CCA_CCM_L2_CPU_MASK_SET_RSVD_MASK               0xfffffff8
#define BCHP_IQCAL_CCA_CCM_L2_CPU_MASK_SET_RSVD_SHIFT              3
#define BCHP_IQCAL_CCA_CCM_L2_CPU_MASK_SET_RSVD_DEFAULT            0x000000ff

/* IQCAL_CCA_CCM_L2 :: CPU_MASK_SET :: IQ_COMP_INTR [02:02] */
#define BCHP_IQCAL_CCA_CCM_L2_CPU_MASK_SET_IQ_COMP_INTR_MASK       0x00000004
#define BCHP_IQCAL_CCA_CCM_L2_CPU_MASK_SET_IQ_COMP_INTR_SHIFT      2
#define BCHP_IQCAL_CCA_CCM_L2_CPU_MASK_SET_IQ_COMP_INTR_DEFAULT    0x00000000

/* IQCAL_CCA_CCM_L2 :: CPU_MASK_SET :: CCA_COMPLETE_INTR [01:01] */
#define BCHP_IQCAL_CCA_CCM_L2_CPU_MASK_SET_CCA_COMPLETE_INTR_MASK  0x00000002
#define BCHP_IQCAL_CCA_CCM_L2_CPU_MASK_SET_CCA_COMPLETE_INTR_SHIFT 1
#define BCHP_IQCAL_CCA_CCM_L2_CPU_MASK_SET_CCA_COMPLETE_INTR_DEFAULT 0x00000001

/* IQCAL_CCA_CCM_L2 :: CPU_MASK_SET :: CCM_COMPLETE_INTR [00:00] */
#define BCHP_IQCAL_CCA_CCM_L2_CPU_MASK_SET_CCM_COMPLETE_INTR_MASK  0x00000001
#define BCHP_IQCAL_CCA_CCM_L2_CPU_MASK_SET_CCM_COMPLETE_INTR_SHIFT 0
#define BCHP_IQCAL_CCA_CCM_L2_CPU_MASK_SET_CCM_COMPLETE_INTR_DEFAULT 0x00000001

/***************************************************************************
 *CPU_MASK_CLEAR - CPU interrupt Mask Clear Register
 ***************************************************************************/
/* IQCAL_CCA_CCM_L2 :: CPU_MASK_CLEAR :: RSVD [31:03] */
#define BCHP_IQCAL_CCA_CCM_L2_CPU_MASK_CLEAR_RSVD_MASK             0xfffffff8
#define BCHP_IQCAL_CCA_CCM_L2_CPU_MASK_CLEAR_RSVD_SHIFT            3
#define BCHP_IQCAL_CCA_CCM_L2_CPU_MASK_CLEAR_RSVD_DEFAULT          0x000000ff

/* IQCAL_CCA_CCM_L2 :: CPU_MASK_CLEAR :: IQ_COMP_INTR [02:02] */
#define BCHP_IQCAL_CCA_CCM_L2_CPU_MASK_CLEAR_IQ_COMP_INTR_MASK     0x00000004
#define BCHP_IQCAL_CCA_CCM_L2_CPU_MASK_CLEAR_IQ_COMP_INTR_SHIFT    2
#define BCHP_IQCAL_CCA_CCM_L2_CPU_MASK_CLEAR_IQ_COMP_INTR_DEFAULT  0x00000000

/* IQCAL_CCA_CCM_L2 :: CPU_MASK_CLEAR :: CCA_COMPLETE_INTR [01:01] */
#define BCHP_IQCAL_CCA_CCM_L2_CPU_MASK_CLEAR_CCA_COMPLETE_INTR_MASK 0x00000002
#define BCHP_IQCAL_CCA_CCM_L2_CPU_MASK_CLEAR_CCA_COMPLETE_INTR_SHIFT 1
#define BCHP_IQCAL_CCA_CCM_L2_CPU_MASK_CLEAR_CCA_COMPLETE_INTR_DEFAULT 0x00000001

/* IQCAL_CCA_CCM_L2 :: CPU_MASK_CLEAR :: CCM_COMPLETE_INTR [00:00] */
#define BCHP_IQCAL_CCA_CCM_L2_CPU_MASK_CLEAR_CCM_COMPLETE_INTR_MASK 0x00000001
#define BCHP_IQCAL_CCA_CCM_L2_CPU_MASK_CLEAR_CCM_COMPLETE_INTR_SHIFT 0
#define BCHP_IQCAL_CCA_CCM_L2_CPU_MASK_CLEAR_CCM_COMPLETE_INTR_DEFAULT 0x00000001

#endif /* #ifndef BCHP_IQCAL_CCA_CCM_L2_H__ */

/* End of File */
