#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1110-g18392a46)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2009.vpi";
S_000001cc7540df10 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_000001cc7540d300 .scope module, "downtoptesttest" "downtoptesttest" 3 2;
 .timescale 0 0;
v000001cc75481320_0 .var "amount", 31 0;
v000001cc754815a0_0 .net "cancelled_orders", 31 0, v000001cc75414640_0;  1 drivers
v000001cc754816e0_0 .var "client_id", 4 0;
v000001cc754810a0_0 .var "clk", 0 0;
v000001cc75481140_0 .net "memwr", 0 0, v000001cc75481780_0;  1 drivers
S_000001cc7540ee40 .scope module, "DOWNSTREAMTOP" "downstream_top" 3 21, 4 10 0, S_000001cc7540d300;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 5 "client_id";
    .port_info 2 /INPUT 32 "amount";
    .port_info 3 /OUTPUT 32 "cancelled_orders";
    .port_info 4 /OUTPUT 1 "memwr";
v000001cc75481c80_0 .net "ack", 0 0, L_000001cc75424170;  1 drivers
v000001cc75481aa0_0 .net "amount", 31 0, v000001cc75481320_0;  1 drivers
v000001cc75481fa0_0 .net "cancelled_orders", 31 0, v000001cc75414640_0;  alias, 1 drivers
v000001cc75481a00_0 .net "client_id", 4 0, v000001cc754816e0_0;  1 drivers
v000001cc75481f00_0 .net "clk", 0 0, v000001cc754810a0_0;  1 drivers
v000001cc754818c0_0 .net "memwr", 0 0, v000001cc75481780_0;  alias, 1 drivers
v000001cc75481960_0 .net "update_memory", 0 0, L_000001cc75481280;  1 drivers
L_000001cc754811e0 .arith/sum 32, v000001cc75481320_0, v000001cc75414640_0;
S_000001cc7540efd0 .scope module, "DOWNSTREAMPROCESSOR" "downstream_processor" 4 34, 5 6 0, S_000001cc7540ee40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "ack";
    .port_info 2 /INPUT 1 "memwr";
    .port_info 3 /OUTPUT 1 "out";
P_000001cc753e3220 .param/l "IDLE" 0 5 16, C4<01>;
P_000001cc753e3258 .param/l "STATE_UPDATE_MEM" 0 5 17, C4<10>;
L_000001cc75482068 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v000001cc7540d490_0 .net/2u *"_ivl_0", 1 0, L_000001cc75482068;  1 drivers
v000001cc753cb9a0_0 .net "ack", 0 0, L_000001cc75424170;  alias, 1 drivers
v000001cc753cbc10_0 .net "clk", 0 0, v000001cc754810a0_0;  alias, 1 drivers
v000001cc7541b500_0 .net "memwr", 0 0, v000001cc75481780_0;  alias, 1 drivers
v000001cc7540f160_0 .net "out", 0 0, L_000001cc75481280;  alias, 1 drivers
v000001cc7540c5b0_0 .var "state", 1 0;
E_000001cc754086f0 .event posedge, v000001cc753cbc10_0;
L_000001cc75481280 .cmp/eq 2, v000001cc7540c5b0_0, L_000001cc75482068;
S_000001cc75414410 .scope module, "RAMDOWNSTREAM" "ramdownstream" 4 22, 6 7 0, S_000001cc7540ee40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_write";
    .port_info 1 /INPUT 5 "downstream_address_write";
    .port_info 2 /INPUT 32 "data_write";
    .port_info 3 /INPUT 1 "downstream_write_enable";
    .port_info 4 /INPUT 1 "clk_read";
    .port_info 5 /INPUT 5 "address_read";
    .port_info 6 /OUTPUT 32 "data_read";
    .port_info 7 /OUTPUT 1 "memwr";
P_000001cc753cb610 .param/l "A_MAX" 0 6 13, +C4<00000000000000000000000000100000>;
P_000001cc753cb648 .param/l "A_WIDTH" 0 6 12, +C4<00000000000000000000000000000101>;
P_000001cc753cb680 .param/l "D_WIDTH" 0 6 11, +C4<00000000000000000000000000100000>;
v000001cc7540bca0_0 .net "address_read", 4 0, v000001cc754816e0_0;  alias, 1 drivers
v000001cc7540bd40_0 .net "clk_read", 0 0, v000001cc754810a0_0;  alias, 1 drivers
v000001cc754145a0_0 .net "clk_write", 0 0, v000001cc754810a0_0;  alias, 1 drivers
v000001cc75414640_0 .var "data_read", 31 0;
v000001cc754146e0_0 .net "data_write", 31 0, L_000001cc754811e0;  1 drivers
v000001cc75423550_0 .net "downstream_address_write", 4 0, v000001cc754816e0_0;  alias, 1 drivers
v000001cc75481460_0 .net "downstream_write_enable", 0 0, L_000001cc75481280;  alias, 1 drivers
v000001cc75481500_0 .var/i "i", 31 0;
v000001cc754813c0 .array "memory", 0 31, 31 0;
v000001cc75481780_0 .var "memwr", 0 0;
S_000001cc754235f0 .scope module, "get_Cxl" "get_Cxl" 4 40, 7 4 0, S_000001cc7540ee40;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "client_id";
    .port_info 1 /INPUT 32 "amount";
    .port_info 2 /OUTPUT 1 "ack";
    .port_info 3 /INPUT 1 "clk";
L_000001cc75424170 .functor BUFZ 1, v000001cc75481b40_0, C4<0>, C4<0>, C4<0>;
v000001cc75481820_0 .net "ack", 0 0, L_000001cc75424170;  alias, 1 drivers
v000001cc75481be0_0 .net "amount", 31 0, v000001cc75481320_0;  alias, 1 drivers
v000001cc75481640_0 .net "client_id", 4 0, v000001cc754816e0_0;  alias, 1 drivers
v000001cc75481dc0_0 .net "clk", 0 0, v000001cc754810a0_0;  alias, 1 drivers
v000001cc75481b40_0 .var "new_cancel", 0 0;
v000001cc75481e60_0 .var "past_amount", 31 0;
v000001cc75481d20_0 .var "past_client", 4 0;
S_000001cc75423780 .scope task, "toggle_clk" "toggle_clk" 3 79, 3 79 0, S_000001cc7540d300;
 .timescale 0 0;
TD_downtoptesttest.toggle_clk ;
    %delay 10, 0;
    %load/vec4 v000001cc754810a0_0;
    %inv;
    %store/vec4 v000001cc754810a0_0, 0, 1;
    %delay 10, 0;
    %load/vec4 v000001cc754810a0_0;
    %inv;
    %store/vec4 v000001cc754810a0_0, 0, 1;
    %end;
    .scope S_000001cc75414410;
T_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001cc75481500_0, 0, 32;
T_1.0 ;
    %load/vec4 v000001cc75481500_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_1.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v000001cc75481500_0;
    %store/vec4a v000001cc754813c0, 4, 0;
    %load/vec4 v000001cc75481500_0;
    %addi 1, 0, 32;
    %store/vec4 v000001cc75481500_0, 0, 32;
    %jmp T_1.0;
T_1.1 ;
    %end;
    .thread T_1;
    .scope S_000001cc75414410;
T_2 ;
    %wait E_000001cc754086f0;
    %load/vec4 v000001cc75481460_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_2.0, 4;
    %load/vec4 v000001cc754146e0_0;
    %load/vec4 v000001cc75423550_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001cc754813c0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001cc75481780_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001cc75481780_0, 0;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_000001cc75414410;
T_3 ;
    %wait E_000001cc754086f0;
    %load/vec4 v000001cc7540bca0_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v000001cc754813c0, 4;
    %assign/vec4 v000001cc75414640_0, 0;
    %jmp T_3;
    .thread T_3;
    .scope S_000001cc7540efd0;
T_4 ;
    %wait E_000001cc754086f0;
    %load/vec4 v000001cc7540c5b0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_4.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_4.1, 6;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v000001cc7540c5b0_0, 0;
    %jmp T_4.3;
T_4.0 ;
    %load/vec4 v000001cc753cb9a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.4, 8;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v000001cc7540c5b0_0, 0;
    %jmp T_4.5;
T_4.4 ;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v000001cc7540c5b0_0, 0;
T_4.5 ;
    %jmp T_4.3;
T_4.1 ;
    %load/vec4 v000001cc7541b500_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.6, 8;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v000001cc7540c5b0_0, 0;
    %jmp T_4.7;
T_4.6 ;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v000001cc7540c5b0_0, 0;
T_4.7 ;
    %jmp T_4.3;
T_4.3 ;
    %pop/vec4 1;
    %jmp T_4;
    .thread T_4;
    .scope S_000001cc754235f0;
T_5 ;
    %wait E_000001cc754086f0;
    %load/vec4 v000001cc75481640_0;
    %load/vec4 v000001cc75481d20_0;
    %cmp/ne;
    %jmp/0xz  T_5.0, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001cc75481b40_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v000001cc75481be0_0;
    %load/vec4 v000001cc75481e60_0;
    %cmp/ne;
    %jmp/0xz  T_5.2, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001cc75481b40_0, 0;
    %jmp T_5.3;
T_5.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001cc75481b40_0, 0;
T_5.3 ;
T_5.1 ;
    %load/vec4 v000001cc75481640_0;
    %assign/vec4 v000001cc75481d20_0, 0;
    %load/vec4 v000001cc75481be0_0;
    %assign/vec4 v000001cc75481e60_0, 0;
    %jmp T_5;
    .thread T_5;
    .scope S_000001cc7540d300;
T_6 ;
    %vpi_call/w 3 30 "$dumpfile", "../testbench/outputs/Module/downstreamtop.vcd" {0 0 0};
    %vpi_call/w 3 31 "$dumpvars", 32'sb00000000000000000000000000000001, S_000001cc7540d300 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001cc754810a0_0, 0, 1;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v000001cc75481320_0, 0, 32;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v000001cc754816e0_0, 0, 5;
    %fork TD_downtoptesttest.toggle_clk, S_000001cc75423780;
    %join;
    %vpi_call/w 3 40 "$display", "Read initial data." {0 0 0};
    %vpi_call/w 3 41 "$display", "cancelled orders for client : [%0h]: %0h,  %0h", v000001cc754816e0_0, v000001cc754815a0_0, v000001cc75481140_0 {0 0 0};
    %fork TD_downtoptesttest.toggle_clk, S_000001cc75423780;
    %join;
    %vpi_call/w 3 45 "$display", "Write new data." {0 0 0};
    %pushi/vec4 27, 0, 5;
    %store/vec4 v000001cc754816e0_0, 0, 5;
    %pushi/vec4 197, 0, 32;
    %store/vec4 v000001cc75481320_0, 0, 32;
    %fork TD_downtoptesttest.toggle_clk, S_000001cc75423780;
    %join;
    %fork TD_downtoptesttest.toggle_clk, S_000001cc75423780;
    %join;
    %vpi_call/w 3 50 "$display", "wait for state machine" {0 0 0};
    %vpi_call/w 3 51 "$display", "cancelled orders for client : [%0h]: %0h,  %0h", v000001cc754816e0_0, v000001cc754815a0_0, v000001cc75481140_0 {0 0 0};
    %fork TD_downtoptesttest.toggle_clk, S_000001cc75423780;
    %join;
    %vpi_call/w 3 55 "$display", "Write new data." {0 0 0};
    %pushi/vec4 1477, 0, 32;
    %store/vec4 v000001cc75481320_0, 0, 32;
    %fork TD_downtoptesttest.toggle_clk, S_000001cc75423780;
    %join;
    %vpi_call/w 3 59 "$display", "Read new data." {0 0 0};
    %vpi_call/w 3 60 "$display", "cancelled orders for client : [%0h]: %0h,  %0h", v000001cc754816e0_0, v000001cc754815a0_0, v000001cc75481140_0 {0 0 0};
    %fork TD_downtoptesttest.toggle_clk, S_000001cc75423780;
    %join;
    %vpi_call/w 3 64 "$display", "Read new data." {0 0 0};
    %vpi_call/w 3 65 "$display", "cancelled orders for client : [%0h]: %0h,  %0h", v000001cc754816e0_0, v000001cc754815a0_0, v000001cc75481140_0 {0 0 0};
    %fork TD_downtoptesttest.toggle_clk, S_000001cc75423780;
    %join;
    %vpi_call/w 3 69 "$display", "Read new data." {0 0 0};
    %vpi_call/w 3 70 "$display", "cancelled orders for client : [%0h]: %0h,  %0h", v000001cc754816e0_0, v000001cc754815a0_0, v000001cc75481140_0 {0 0 0};
    %fork TD_downtoptesttest.toggle_clk, S_000001cc75423780;
    %join;
    %vpi_call/w 3 74 "$display", "Read new data." {0 0 0};
    %vpi_call/w 3 75 "$display", "cancelled orders for client : [%0h]: %0h,  %0h", v000001cc754816e0_0, v000001cc754815a0_0, v000001cc75481140_0 {0 0 0};
    %end;
    .thread T_6;
# The file index is used to find the file name in the following table.
:file_names 8;
    "N/A";
    "<interactive>";
    "-";
    "downtoptestbench.sv";
    "downstream_top.sv";
    "./downstream.sv";
    "./../shared/ramdownstream.sv";
    "./get_cxl.sv";
