

================================================================
== Vivado HLS Report for 'cnn'
================================================================
* Date:           Thu Jan 25 15:52:37 2024

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        cnn
* Solution:       solution3
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  40.00|    34.961|        5.00|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +---------+---------+---------+---------+---------+
    |      Latency      |      Interval     | Pipeline|
    |   min   |   max   |   min   |   max   |   Type  |
    +---------+---------+---------+---------+---------+
    |  5609368|  5609368|  5609368|  5609368|   none  |
    +---------+---------+---------+---------+---------+

    + Detail: 
        * Instance: 
        +-----------------------+------------+---------+---------+---------+---------+---------+
        |                       |            |      Latency      |      Interval     | Pipeline|
        |        Instance       |   Module   |   min   |   max   |   min   |   max   |   Type  |
        +-----------------------+------------+---------+---------+---------+---------+---------+
        |grp_flat_fu_240        |flat        |      802|      802|      802|      802|   none  |
        |grp_dense_fu_248       |dense       |    32051|    32051|    32051|    32051|   none  |
        |grp_conv_2_fu_258      |conv_2      |  4507009|  4507009|  4507009|  4507009|   none  |
        |grp_conv_1_fu_270      |conv_1      |   996477|   996477|   996477|   996477|   none  |
        |grp_max_pool_1_fu_280  |max_pool_1  |    37857|    37857|    37857|    37857|   none  |
        |grp_max_pool_2_fu_287  |max_pool_2  |    11201|    11201|    11201|    11201|   none  |
        +-----------------------+------------+---------+---------+---------+---------+---------+

        * Loop: 
        +------------------------+-------+-------+----------+-----------+-----------+------+----------+
        |                        |    Latency    | Iteration|  Initiation Interval  | Trip |          |
        |        Loop Name       |  min  |  max  |  Latency |  achieved |   target  | Count| Pipelined|
        +------------------------+-------+-------+----------+-----------+-----------+------+----------+
        |- Loop 1                |   1624|   1624|        58|          -|          -|    28|    no    |
        | + Loop 1.1             |     56|     56|         2|          -|          -|    28|    no    |
        |- memset_conv_1_out     |  22333|  22333|       859|          -|          -|    26|    no    |
        | + memset_conv_1_out    |    857|    857|        33|          -|          -|    26|    no    |
        |  ++ memset_conv_1_out  |     31|     31|         1|          -|          -|    32|    no    |
        +------------------------+-------+-------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 19
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 5 
3 --> 4 2 
4 --> 3 
5 --> 6 
6 --> 7 
7 --> 7 6 5 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.25>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([784 x float]* %cnn_input) nounwind, !map !31"   --->   Operation 20 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([10 x float]* %prediction) nounwind, !map !37"   --->   Operation 21 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([4 x i8]* @cnn_str) nounwind"   --->   Operation 22 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (3.25ns)   --->   "%conv_1_input_0 = alloca [784 x float], align 4" [cnn/cnn.cpp:13]   --->   Operation 23 'alloca' 'conv_1_input_0' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1600> <RAM>
ST_1 : Operation 24 [1/1] (3.25ns)   --->   "%conv_1_out = alloca [21632 x float], align 4" [cnn/cnn.cpp:29]   --->   Operation 24 'alloca' 'conv_1_out' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1600> <RAM>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface([784 x float]* %cnn_input, [5 x i8]* @p_str36, i32 0, i32 0, [1 x i8]* @p_str137, i32 0, i32 0, [1 x i8]* @p_str137, [1 x i8]* @p_str137, [1 x i8]* @p_str137, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str137, [1 x i8]* @p_str137) nounwind" [cnn/cnn.cpp:12]   --->   Operation 25 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface([10 x float]* %prediction, [5 x i8]* @p_str36, i32 0, i32 0, [1 x i8]* @p_str137, i32 0, i32 0, [1 x i8]* @p_str137, [1 x i8]* @p_str137, [1 x i8]* @p_str137, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str137, [1 x i8]* @p_str137) nounwind" [cnn/cnn.cpp:12]   --->   Operation 26 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 0, [10 x i8]* @p_str238, i32 0, i32 0, [1 x i8]* @p_str137, i32 0, i32 0, [9 x i8]* @p_str339, [1 x i8]* @p_str137, [1 x i8]* @p_str137, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str137, [1 x i8]* @p_str137) nounwind" [cnn/cnn.cpp:12]   --->   Operation 27 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([10 x float]* %prediction, [1 x i8]* @p_str137, [12 x i8]* @p_str440, [1 x i8]* @p_str137, i32 -1, [1 x i8]* @p_str137, [1 x i8]* @p_str137, [1 x i8]* @p_str137, [1 x i8]* @p_str137, [1 x i8]* @p_str137) nounwind" [cnn/cnn.cpp:12]   --->   Operation 28 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (1.76ns)   --->   "br label %.loopexit" [cnn/cnn.cpp:17]   --->   Operation 29 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 1.78>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%i_0 = phi i5 [ 0, %0 ], [ %i, %.loopexit.loopexit ]"   --->   Operation 30 'phi' 'i_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%ix_in_0 = phi i10 [ 0, %0 ], [ %ix_in, %.loopexit.loopexit ]"   --->   Operation 31 'phi' 'ix_in_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (1.36ns)   --->   "%icmp_ln17 = icmp eq i5 %i_0, -4" [cnn/cnn.cpp:17]   --->   Operation 32 'icmp' 'icmp_ln17' <Predicate = true> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 28, i64 28, i64 28) nounwind"   --->   Operation 33 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (1.78ns)   --->   "%i = add i5 %i_0, 1" [cnn/cnn.cpp:17]   --->   Operation 34 'add' 'i' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "br i1 %icmp_ln17, label %meminst.preheader, label %1" [cnn/cnn.cpp:17]   --->   Operation 35 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (1.73ns)   --->   "%ix_in = add i10 %ix_in_0, 28" [cnn/cnn.cpp:24]   --->   Operation 36 'add' 'ix_in' <Predicate = (!icmp_ln17)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%tmp = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %i_0, i5 0)" [cnn/cnn.cpp:23]   --->   Operation 37 'bitconcatenate' 'tmp' <Predicate = (!icmp_ln17)> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%zext_ln23 = zext i10 %tmp to i11" [cnn/cnn.cpp:23]   --->   Operation 38 'zext' 'zext_ln23' <Predicate = (!icmp_ln17)> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%tmp_s = call i7 @_ssdm_op_BitConcatenate.i7.i5.i2(i5 %i_0, i2 0)" [cnn/cnn.cpp:23]   --->   Operation 39 'bitconcatenate' 'tmp_s' <Predicate = (!icmp_ln17)> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%zext_ln23_1 = zext i7 %tmp_s to i11" [cnn/cnn.cpp:23]   --->   Operation 40 'zext' 'zext_ln23_1' <Predicate = (!icmp_ln17)> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (1.73ns)   --->   "%sub_ln23 = sub i11 %zext_ln23, %zext_ln23_1" [cnn/cnn.cpp:23]   --->   Operation 41 'sub' 'sub_ln23' <Predicate = (!icmp_ln17)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 42 [1/1] (1.76ns)   --->   "br label %2" [cnn/cnn.cpp:19]   --->   Operation 42 'br' <Predicate = (!icmp_ln17)> <Delay = 1.76>
ST_2 : Operation 43 [1/1] (1.76ns)   --->   "br label %meminst" [cnn/cnn.cpp:29]   --->   Operation 43 'br' <Predicate = (icmp_ln17)> <Delay = 1.76>

State 3 <SV = 2> <Delay = 3.25>
ST_3 : Operation 44 [1/1] (0.00ns)   --->   "%ix_in_1 = phi i10 [ %ix_in_0, %1 ], [ %add_ln24, %3 ]" [cnn/cnn.cpp:24]   --->   Operation 44 'phi' 'ix_in_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 45 [1/1] (0.00ns)   --->   "%j_0 = phi i5 [ 0, %1 ], [ %j, %3 ]"   --->   Operation 45 'phi' 'j_0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 46 [1/1] (1.36ns)   --->   "%icmp_ln19 = icmp eq i5 %j_0, -4" [cnn/cnn.cpp:19]   --->   Operation 46 'icmp' 'icmp_ln19' <Predicate = true> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 47 [1/1] (0.00ns)   --->   "%empty_27 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 28, i64 28, i64 28) nounwind"   --->   Operation 47 'speclooptripcount' 'empty_27' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 48 [1/1] (1.78ns)   --->   "%j = add i5 %j_0, 1" [cnn/cnn.cpp:19]   --->   Operation 48 'add' 'j' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 49 [1/1] (0.00ns)   --->   "br i1 %icmp_ln19, label %.loopexit.loopexit, label %3" [cnn/cnn.cpp:19]   --->   Operation 49 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 50 [1/1] (1.73ns)   --->   "%add_ln24 = add i10 %ix_in_1, 1" [cnn/cnn.cpp:24]   --->   Operation 50 'add' 'add_ln24' <Predicate = (!icmp_ln19)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 51 [1/1] (0.00ns)   --->   "%zext_ln23_3 = zext i5 %j_0 to i11" [cnn/cnn.cpp:23]   --->   Operation 51 'zext' 'zext_ln23_3' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_3 : Operation 52 [1/1] (1.63ns)   --->   "%add_ln23 = add i11 %sub_ln23, %zext_ln23_3" [cnn/cnn.cpp:23]   --->   Operation 52 'add' 'add_ln23' <Predicate = (!icmp_ln19)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 53 [1/1] (0.00ns)   --->   "%zext_ln23_2 = zext i10 %ix_in_1 to i64" [cnn/cnn.cpp:23]   --->   Operation 53 'zext' 'zext_ln23_2' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_3 : Operation 54 [1/1] (0.00ns)   --->   "%cnn_input_addr = getelementptr [784 x float]* %cnn_input, i64 0, i64 %zext_ln23_2" [cnn/cnn.cpp:23]   --->   Operation 54 'getelementptr' 'cnn_input_addr' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_3 : Operation 55 [2/2] (3.25ns)   --->   "%cnn_input_load = load float* %cnn_input_addr, align 4" [cnn/cnn.cpp:23]   --->   Operation 55 'load' 'cnn_input_load' <Predicate = (!icmp_ln19)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1600> <RAM>
ST_3 : Operation 56 [1/1] (0.00ns)   --->   "br label %.loopexit"   --->   Operation 56 'br' <Predicate = (icmp_ln19)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 6.50>
ST_4 : Operation 57 [1/1] (0.00ns)   --->   "%sext_ln23 = sext i11 %add_ln23 to i64" [cnn/cnn.cpp:23]   --->   Operation 57 'sext' 'sext_ln23' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 58 [1/1] (0.00ns)   --->   "%conv_1_input_0_addr = getelementptr [784 x float]* %conv_1_input_0, i64 0, i64 %sext_ln23" [cnn/cnn.cpp:23]   --->   Operation 58 'getelementptr' 'conv_1_input_0_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 59 [1/2] (3.25ns)   --->   "%cnn_input_load = load float* %cnn_input_addr, align 4" [cnn/cnn.cpp:23]   --->   Operation 59 'load' 'cnn_input_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1600> <RAM>
ST_4 : Operation 60 [1/1] (3.25ns)   --->   "store float %cnn_input_load, float* %conv_1_input_0_addr, align 4" [cnn/cnn.cpp:23]   --->   Operation 60 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1600> <RAM>
ST_4 : Operation 61 [1/1] (0.00ns)   --->   "br label %2" [cnn/cnn.cpp:19]   --->   Operation 61 'br' <Predicate = true> <Delay = 0.00>

State 5 <SV = 2> <Delay = 1.78>
ST_5 : Operation 62 [1/1] (0.00ns)   --->   "%phi_ln29 = phi i5 [ %add_ln29, %meminst1 ], [ 0, %meminst.preheader ]" [cnn/cnn.cpp:29]   --->   Operation 62 'phi' 'phi_ln29' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 63 [1/1] (0.00ns)   --->   "%phi_mul = phi i10 [ %add_ln29_4, %meminst1 ], [ 0, %meminst.preheader ]" [cnn/cnn.cpp:29]   --->   Operation 63 'phi' 'phi_mul' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 64 [1/1] (1.73ns)   --->   "%add_ln29_4 = add i10 %phi_mul, 26" [cnn/cnn.cpp:29]   --->   Operation 64 'add' 'add_ln29_4' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 65 [1/1] (1.78ns)   --->   "%add_ln29 = add i5 %phi_ln29, 1" [cnn/cnn.cpp:29]   --->   Operation 65 'add' 'add_ln29' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 66 [1/1] (0.00ns)   --->   "%empty_28 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 26, i64 26, i64 26) nounwind"   --->   Operation 66 'speclooptripcount' 'empty_28' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 67 [1/1] (1.76ns)   --->   "br label %meminst2"   --->   Operation 67 'br' <Predicate = true> <Delay = 1.76>

State 6 <SV = 3> <Delay = 1.78>
ST_6 : Operation 68 [1/1] (0.00ns)   --->   "%phi_ln29_1 = phi i5 [ 0, %meminst ], [ %add_ln29_1, %meminst25 ]" [cnn/cnn.cpp:29]   --->   Operation 68 'phi' 'phi_ln29_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 69 [1/1] (1.78ns)   --->   "%add_ln29_1 = add i5 %phi_ln29_1, 1" [cnn/cnn.cpp:29]   --->   Operation 69 'add' 'add_ln29_1' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 70 [1/1] (0.00ns)   --->   "%zext_ln29 = zext i5 %phi_ln29_1 to i10" [cnn/cnn.cpp:29]   --->   Operation 70 'zext' 'zext_ln29' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 71 [1/1] (1.73ns)   --->   "%add_ln29_3 = add i10 %zext_ln29, %phi_mul" [cnn/cnn.cpp:29]   --->   Operation 71 'add' 'add_ln29_3' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 72 [1/1] (0.00ns)   --->   "%empty_29 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 26, i64 26, i64 26) nounwind"   --->   Operation 72 'speclooptripcount' 'empty_29' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 73 [1/1] (1.76ns)   --->   "br label %meminst6"   --->   Operation 73 'br' <Predicate = true> <Delay = 1.76>

State 7 <SV = 4> <Delay = 3.25>
ST_7 : Operation 74 [1/1] (0.00ns)   --->   "%phi_ln29_2 = phi i5 [ 0, %meminst2 ], [ %add_ln29_2, %meminst6 ]" [cnn/cnn.cpp:29]   --->   Operation 74 'phi' 'phi_ln29_2' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 75 [1/1] (1.78ns)   --->   "%add_ln29_2 = add i5 %phi_ln29_2, 1" [cnn/cnn.cpp:29]   --->   Operation 75 'add' 'add_ln29_2' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 76 [1/1] (0.00ns)   --->   "%tmp_11 = call i15 @_ssdm_op_BitConcatenate.i15.i10.i5(i10 %add_ln29_3, i5 %phi_ln29_2)" [cnn/cnn.cpp:29]   --->   Operation 76 'bitconcatenate' 'tmp_11' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 77 [1/1] (0.00ns)   --->   "%zext_ln29_1 = zext i15 %tmp_11 to i64" [cnn/cnn.cpp:29]   --->   Operation 77 'zext' 'zext_ln29_1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 78 [1/1] (0.00ns)   --->   "%conv_1_out_addr = getelementptr [21632 x float]* %conv_1_out, i64 0, i64 %zext_ln29_1" [cnn/cnn.cpp:29]   --->   Operation 78 'getelementptr' 'conv_1_out_addr' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 79 [1/1] (3.25ns)   --->   "store float 0.000000e+00, float* %conv_1_out_addr, align 4" [cnn/cnn.cpp:29]   --->   Operation 79 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1600> <RAM>
ST_7 : Operation 80 [1/1] (1.36ns)   --->   "%icmp_ln29 = icmp eq i5 %phi_ln29_2, -1" [cnn/cnn.cpp:29]   --->   Operation 80 'icmp' 'icmp_ln29' <Predicate = true> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 81 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([18 x i8]* @memset_conv_1_out_st)"   --->   Operation 81 'specloopname' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 82 [1/1] (0.00ns)   --->   "%empty_30 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 32, i64 32, i64 32) nounwind"   --->   Operation 82 'speclooptripcount' 'empty_30' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 83 [1/1] (0.00ns)   --->   "br i1 %icmp_ln29, label %meminst25, label %meminst6" [cnn/cnn.cpp:29]   --->   Operation 83 'br' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 84 [1/1] (1.36ns)   --->   "%icmp_ln29_1 = icmp eq i5 %phi_ln29_1, -7" [cnn/cnn.cpp:29]   --->   Operation 84 'icmp' 'icmp_ln29_1' <Predicate = (icmp_ln29)> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 85 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([18 x i8]* @memset_conv_1_out_st)"   --->   Operation 85 'specloopname' <Predicate = (icmp_ln29)> <Delay = 0.00>
ST_7 : Operation 86 [1/1] (0.00ns)   --->   "br i1 %icmp_ln29_1, label %meminst1, label %meminst2" [cnn/cnn.cpp:29]   --->   Operation 86 'br' <Predicate = (icmp_ln29)> <Delay = 0.00>
ST_7 : Operation 87 [1/1] (1.36ns)   --->   "%icmp_ln29_2 = icmp eq i5 %phi_ln29, -7" [cnn/cnn.cpp:29]   --->   Operation 87 'icmp' 'icmp_ln29_2' <Predicate = (icmp_ln29 & icmp_ln29_1)> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 88 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([18 x i8]* @memset_conv_1_out_st)"   --->   Operation 88 'specloopname' <Predicate = (icmp_ln29 & icmp_ln29_1)> <Delay = 0.00>
ST_7 : Operation 89 [1/1] (0.00ns)   --->   "br i1 %icmp_ln29_2, label %4, label %meminst" [cnn/cnn.cpp:29]   --->   Operation 89 'br' <Predicate = (icmp_ln29 & icmp_ln29_1)> <Delay = 0.00>

State 8 <SV = 5> <Delay = 0.00>
ST_8 : Operation 90 [2/2] (0.00ns)   --->   "call fastcc void @conv_1([784 x float]* %conv_1_input_0, [21632 x float]* %conv_1_out) nounwind" [cnn/cnn.cpp:30]   --->   Operation 90 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 9 <SV = 6> <Delay = 0.00>
ST_9 : Operation 91 [1/2] (0.00ns)   --->   "call fastcc void @conv_1([784 x float]* %conv_1_input_0, [21632 x float]* %conv_1_out) nounwind" [cnn/cnn.cpp:30]   --->   Operation 91 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 10 <SV = 7> <Delay = 0.00>
ST_10 : Operation 92 [2/2] (0.00ns)   --->   "call fastcc void @max_pool_1([21632 x float]* %conv_1_out, [5408 x float]* @max_pool_1_out) nounwind" [cnn/cnn.cpp:36]   --->   Operation 92 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 11 <SV = 8> <Delay = 0.00>
ST_11 : Operation 93 [1/2] (0.00ns)   --->   "call fastcc void @max_pool_1([21632 x float]* %conv_1_out, [5408 x float]* @max_pool_1_out) nounwind" [cnn/cnn.cpp:36]   --->   Operation 93 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 12 <SV = 9> <Delay = 0.00>
ST_12 : Operation 94 [2/2] (0.00ns)   --->   "call fastcc void @conv_2([7744 x float]* @conv_2_out) nounwind" [cnn/cnn.cpp:41]   --->   Operation 94 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 13 <SV = 10> <Delay = 0.00>
ST_13 : Operation 95 [1/2] (0.00ns)   --->   "call fastcc void @conv_2([7744 x float]* @conv_2_out) nounwind" [cnn/cnn.cpp:41]   --->   Operation 95 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 14 <SV = 11> <Delay = 0.00>
ST_14 : Operation 96 [2/2] (0.00ns)   --->   "call fastcc void @max_pool_2([1600 x float]* @max_pool_2_out) nounwind" [cnn/cnn.cpp:46]   --->   Operation 96 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 15 <SV = 12> <Delay = 0.00>
ST_15 : Operation 97 [1/2] (0.00ns)   --->   "call fastcc void @max_pool_2([1600 x float]* @max_pool_2_out) nounwind" [cnn/cnn.cpp:46]   --->   Operation 97 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 16 <SV = 13> <Delay = 0.00>
ST_16 : Operation 98 [2/2] (0.00ns)   --->   "call fastcc void @flat([1600 x float]* @flat_array) nounwind" [cnn/cnn.cpp:49]   --->   Operation 98 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 17 <SV = 14> <Delay = 0.00>
ST_17 : Operation 99 [1/2] (0.00ns)   --->   "call fastcc void @flat([1600 x float]* @flat_array) nounwind" [cnn/cnn.cpp:49]   --->   Operation 99 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 18 <SV = 15> <Delay = 0.00>
ST_18 : Operation 100 [2/2] (0.00ns)   --->   "call fastcc void @dense([10 x float]* %prediction) nounwind" [cnn/cnn.cpp:51]   --->   Operation 100 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 19 <SV = 16> <Delay = 0.00>
ST_19 : Operation 101 [1/2] (0.00ns)   --->   "call fastcc void @dense([10 x float]* %prediction) nounwind" [cnn/cnn.cpp:51]   --->   Operation 101 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_19 : Operation 102 [1/1] (0.00ns)   --->   "ret void" [cnn/cnn.cpp:52]   --->   Operation 102 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ cnn_input]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=bram:ce=0
Port [ prediction]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[0]; IO mode=bram:ce=0
Port [ conv_1_weights_0]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_1_bias]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ max_pool_1_out]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ conv_2_weights]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_2_bias]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_2_out]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ max_pool_2_out]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[21]; IO mode=ap_memory:ce=0
Port [ flat_array]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[20]; IO mode=ap_memory:ce=0
Port [ dense_weights]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specbitsmap_ln0     (specbitsmap      ) [ 00000000000000000000]
specbitsmap_ln0     (specbitsmap      ) [ 00000000000000000000]
spectopmodule_ln0   (spectopmodule    ) [ 00000000000000000000]
conv_1_input_0      (alloca           ) [ 00111111110000000000]
conv_1_out          (alloca           ) [ 00111111111100000000]
specinterface_ln12  (specinterface    ) [ 00000000000000000000]
specinterface_ln12  (specinterface    ) [ 00000000000000000000]
specinterface_ln12  (specinterface    ) [ 00000000000000000000]
specmemcore_ln12    (specmemcore      ) [ 00000000000000000000]
br_ln17             (br               ) [ 01111000000000000000]
i_0                 (phi              ) [ 00100000000000000000]
ix_in_0             (phi              ) [ 00111000000000000000]
icmp_ln17           (icmp             ) [ 00111000000000000000]
empty               (speclooptripcount) [ 00000000000000000000]
i                   (add              ) [ 01111000000000000000]
br_ln17             (br               ) [ 00000000000000000000]
ix_in               (add              ) [ 01111000000000000000]
tmp                 (bitconcatenate   ) [ 00000000000000000000]
zext_ln23           (zext             ) [ 00000000000000000000]
tmp_s               (bitconcatenate   ) [ 00000000000000000000]
zext_ln23_1         (zext             ) [ 00000000000000000000]
sub_ln23            (sub              ) [ 00011000000000000000]
br_ln19             (br               ) [ 00111000000000000000]
br_ln29             (br               ) [ 00111111000000000000]
ix_in_1             (phi              ) [ 00010000000000000000]
j_0                 (phi              ) [ 00010000000000000000]
icmp_ln19           (icmp             ) [ 00111000000000000000]
empty_27            (speclooptripcount) [ 00000000000000000000]
j                   (add              ) [ 00111000000000000000]
br_ln19             (br               ) [ 00000000000000000000]
add_ln24            (add              ) [ 00111000000000000000]
zext_ln23_3         (zext             ) [ 00000000000000000000]
add_ln23            (add              ) [ 00001000000000000000]
zext_ln23_2         (zext             ) [ 00000000000000000000]
cnn_input_addr      (getelementptr    ) [ 00001000000000000000]
br_ln0              (br               ) [ 01111000000000000000]
sext_ln23           (sext             ) [ 00000000000000000000]
conv_1_input_0_addr (getelementptr    ) [ 00000000000000000000]
cnn_input_load      (load             ) [ 00000000000000000000]
store_ln23          (store            ) [ 00000000000000000000]
br_ln19             (br               ) [ 00111000000000000000]
phi_ln29            (phi              ) [ 00000111000000000000]
phi_mul             (phi              ) [ 00000110000000000000]
add_ln29_4          (add              ) [ 00100111000000000000]
add_ln29            (add              ) [ 00100111000000000000]
empty_28            (speclooptripcount) [ 00000000000000000000]
br_ln0              (br               ) [ 00000111000000000000]
phi_ln29_1          (phi              ) [ 00000011000000000000]
add_ln29_1          (add              ) [ 00000111000000000000]
zext_ln29           (zext             ) [ 00000000000000000000]
add_ln29_3          (add              ) [ 00000001000000000000]
empty_29            (speclooptripcount) [ 00000000000000000000]
br_ln0              (br               ) [ 00000111000000000000]
phi_ln29_2          (phi              ) [ 00000001000000000000]
add_ln29_2          (add              ) [ 00000111000000000000]
tmp_11              (bitconcatenate   ) [ 00000000000000000000]
zext_ln29_1         (zext             ) [ 00000000000000000000]
conv_1_out_addr     (getelementptr    ) [ 00000000000000000000]
store_ln29          (store            ) [ 00000000000000000000]
icmp_ln29           (icmp             ) [ 00000111000000000000]
specloopname_ln0    (specloopname     ) [ 00000000000000000000]
empty_30            (speclooptripcount) [ 00000000000000000000]
br_ln29             (br               ) [ 00000111000000000000]
icmp_ln29_1         (icmp             ) [ 00000111000000000000]
specloopname_ln0    (specloopname     ) [ 00000000000000000000]
br_ln29             (br               ) [ 00000111000000000000]
icmp_ln29_2         (icmp             ) [ 00000111000000000000]
specloopname_ln0    (specloopname     ) [ 00000000000000000000]
br_ln29             (br               ) [ 00100111000000000000]
call_ln30           (call             ) [ 00000000000000000000]
call_ln36           (call             ) [ 00000000000000000000]
call_ln41           (call             ) [ 00000000000000000000]
call_ln46           (call             ) [ 00000000000000000000]
call_ln49           (call             ) [ 00000000000000000000]
call_ln51           (call             ) [ 00000000000000000000]
ret_ln52            (ret              ) [ 00000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="cnn_input">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cnn_input"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="prediction">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="prediction"/><MemPortTyVec>0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="conv_1_weights_0">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_1_weights_0"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="conv_1_bias">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_1_bias"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="max_pool_1_out">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="max_pool_1_out"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="conv_2_weights">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_2_weights"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="conv_2_bias">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_2_bias"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="conv_2_out">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_2_out"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="max_pool_2_out">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="max_pool_2_out"/><MemPortTyVec>2 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="flat_array">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="flat_array"/><MemPortTyVec>2 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="dense_weights">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dense_weights"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="cnn_str"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str36"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str137"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str238"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str339"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str440"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i10.i5.i5"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i7.i5.i2"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i15.i10.i5"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="memset_conv_1_out_st"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_1"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="max_pool_1"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_2"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="max_pool_2"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="flat"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dense"/></StgValue>
</bind>
</comp>

<comp id="102" class="1004" name="conv_1_input_0_alloca_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="1" slack="0"/>
<pin id="104" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="conv_1_input_0/1 "/>
</bind>
</comp>

<comp id="106" class="1004" name="conv_1_out_alloca_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="1" slack="0"/>
<pin id="108" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="conv_1_out/1 "/>
</bind>
</comp>

<comp id="110" class="1004" name="cnn_input_addr_gep_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="32" slack="0"/>
<pin id="112" dir="0" index="1" bw="1" slack="0"/>
<pin id="113" dir="0" index="2" bw="10" slack="0"/>
<pin id="114" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="cnn_input_addr/3 "/>
</bind>
</comp>

<comp id="117" class="1004" name="grp_access_fu_117">
<pin_list>
<pin id="118" dir="0" index="0" bw="10" slack="0"/>
<pin id="119" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="120" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="121" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="cnn_input_load/3 "/>
</bind>
</comp>

<comp id="123" class="1004" name="conv_1_input_0_addr_gep_fu_123">
<pin_list>
<pin id="124" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="125" dir="0" index="1" bw="1" slack="0"/>
<pin id="126" dir="0" index="2" bw="11" slack="0"/>
<pin id="127" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv_1_input_0_addr/4 "/>
</bind>
</comp>

<comp id="129" class="1004" name="store_ln23_access_fu_129">
<pin_list>
<pin id="130" dir="0" index="0" bw="10" slack="0"/>
<pin id="131" dir="0" index="1" bw="32" slack="0"/>
<pin id="132" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="133" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln23/4 "/>
</bind>
</comp>

<comp id="136" class="1004" name="conv_1_out_addr_gep_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="138" dir="0" index="1" bw="1" slack="0"/>
<pin id="139" dir="0" index="2" bw="15" slack="0"/>
<pin id="140" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv_1_out_addr/7 "/>
</bind>
</comp>

<comp id="142" class="1004" name="store_ln29_access_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="15" slack="0"/>
<pin id="144" dir="0" index="1" bw="32" slack="0"/>
<pin id="145" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="146" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln29/7 "/>
</bind>
</comp>

<comp id="149" class="1005" name="i_0_reg_149">
<pin_list>
<pin id="150" dir="0" index="0" bw="5" slack="1"/>
<pin id="151" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="i_0 (phireg) "/>
</bind>
</comp>

<comp id="153" class="1004" name="i_0_phi_fu_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="1" slack="1"/>
<pin id="155" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="156" dir="0" index="2" bw="5" slack="0"/>
<pin id="157" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="158" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_0/2 "/>
</bind>
</comp>

<comp id="160" class="1005" name="ix_in_0_reg_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="10" slack="1"/>
<pin id="162" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="ix_in_0 (phireg) "/>
</bind>
</comp>

<comp id="164" class="1004" name="ix_in_0_phi_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="1" slack="1"/>
<pin id="166" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="167" dir="0" index="2" bw="10" slack="0"/>
<pin id="168" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="169" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="ix_in_0/2 "/>
</bind>
</comp>

<comp id="172" class="1005" name="ix_in_1_reg_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="10" slack="2147483647"/>
<pin id="174" dir="1" index="1" bw="10" slack="2147483647"/>
</pin_list>
<bind>
<opset="ix_in_1 (phireg) "/>
</bind>
</comp>

<comp id="175" class="1004" name="ix_in_1_phi_fu_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="10" slack="1"/>
<pin id="177" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="178" dir="0" index="2" bw="10" slack="0"/>
<pin id="179" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="180" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="ix_in_1/3 "/>
</bind>
</comp>

<comp id="182" class="1005" name="j_0_reg_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="5" slack="1"/>
<pin id="184" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="j_0 (phireg) "/>
</bind>
</comp>

<comp id="186" class="1004" name="j_0_phi_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="1" slack="1"/>
<pin id="188" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="189" dir="0" index="2" bw="5" slack="0"/>
<pin id="190" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="191" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j_0/3 "/>
</bind>
</comp>

<comp id="193" class="1005" name="phi_ln29_reg_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="5" slack="1"/>
<pin id="195" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="phi_ln29 (phireg) "/>
</bind>
</comp>

<comp id="197" class="1004" name="phi_ln29_phi_fu_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="5" slack="0"/>
<pin id="199" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="200" dir="0" index="2" bw="1" slack="1"/>
<pin id="201" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="202" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="phi_ln29/5 "/>
</bind>
</comp>

<comp id="205" class="1005" name="phi_mul_reg_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="10" slack="1"/>
<pin id="207" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="phi_mul (phireg) "/>
</bind>
</comp>

<comp id="209" class="1004" name="phi_mul_phi_fu_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="10" slack="0"/>
<pin id="211" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="212" dir="0" index="2" bw="1" slack="1"/>
<pin id="213" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="214" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="phi_mul/5 "/>
</bind>
</comp>

<comp id="217" class="1005" name="phi_ln29_1_reg_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="5" slack="1"/>
<pin id="219" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="phi_ln29_1 (phireg) "/>
</bind>
</comp>

<comp id="221" class="1004" name="phi_ln29_1_phi_fu_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="1" slack="1"/>
<pin id="223" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="224" dir="0" index="2" bw="5" slack="0"/>
<pin id="225" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="226" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="phi_ln29_1/6 "/>
</bind>
</comp>

<comp id="229" class="1005" name="phi_ln29_2_reg_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="5" slack="1"/>
<pin id="231" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="phi_ln29_2 (phireg) "/>
</bind>
</comp>

<comp id="233" class="1004" name="phi_ln29_2_phi_fu_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="1" slack="1"/>
<pin id="235" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="236" dir="0" index="2" bw="5" slack="0"/>
<pin id="237" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="238" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="phi_ln29_2/7 "/>
</bind>
</comp>

<comp id="240" class="1004" name="grp_flat_fu_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="0" slack="0"/>
<pin id="242" dir="0" index="1" bw="32" slack="0"/>
<pin id="243" dir="0" index="2" bw="32" slack="0"/>
<pin id="244" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln49/16 "/>
</bind>
</comp>

<comp id="248" class="1004" name="grp_dense_fu_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="0" slack="0"/>
<pin id="250" dir="0" index="1" bw="32" slack="0"/>
<pin id="251" dir="0" index="2" bw="32" slack="0"/>
<pin id="252" dir="0" index="3" bw="32" slack="0"/>
<pin id="253" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln51/18 "/>
</bind>
</comp>

<comp id="258" class="1004" name="grp_conv_2_fu_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="0" slack="0"/>
<pin id="260" dir="0" index="1" bw="32" slack="0"/>
<pin id="261" dir="0" index="2" bw="32" slack="0"/>
<pin id="262" dir="0" index="3" bw="32" slack="0"/>
<pin id="263" dir="0" index="4" bw="32" slack="0"/>
<pin id="264" dir="1" index="5" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln41/12 "/>
</bind>
</comp>

<comp id="270" class="1004" name="grp_conv_1_fu_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="0" slack="0"/>
<pin id="272" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="273" dir="0" index="2" bw="32" slack="2147483647"/>
<pin id="274" dir="0" index="3" bw="32" slack="0"/>
<pin id="275" dir="0" index="4" bw="32" slack="0"/>
<pin id="276" dir="1" index="5" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln30/8 "/>
</bind>
</comp>

<comp id="280" class="1004" name="grp_max_pool_1_fu_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="0" slack="0"/>
<pin id="282" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="283" dir="0" index="2" bw="32" slack="0"/>
<pin id="284" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln36/10 "/>
</bind>
</comp>

<comp id="287" class="1004" name="grp_max_pool_2_fu_287">
<pin_list>
<pin id="288" dir="0" index="0" bw="0" slack="0"/>
<pin id="289" dir="0" index="1" bw="32" slack="0"/>
<pin id="290" dir="0" index="2" bw="32" slack="0"/>
<pin id="291" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln46/14 "/>
</bind>
</comp>

<comp id="295" class="1004" name="icmp_ln17_fu_295">
<pin_list>
<pin id="296" dir="0" index="0" bw="5" slack="0"/>
<pin id="297" dir="0" index="1" bw="3" slack="0"/>
<pin id="298" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln17/2 "/>
</bind>
</comp>

<comp id="301" class="1004" name="i_fu_301">
<pin_list>
<pin id="302" dir="0" index="0" bw="5" slack="0"/>
<pin id="303" dir="0" index="1" bw="1" slack="0"/>
<pin id="304" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="307" class="1004" name="ix_in_fu_307">
<pin_list>
<pin id="308" dir="0" index="0" bw="10" slack="0"/>
<pin id="309" dir="0" index="1" bw="6" slack="0"/>
<pin id="310" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ix_in/2 "/>
</bind>
</comp>

<comp id="313" class="1004" name="tmp_fu_313">
<pin_list>
<pin id="314" dir="0" index="0" bw="10" slack="0"/>
<pin id="315" dir="0" index="1" bw="5" slack="0"/>
<pin id="316" dir="0" index="2" bw="1" slack="0"/>
<pin id="317" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="321" class="1004" name="zext_ln23_fu_321">
<pin_list>
<pin id="322" dir="0" index="0" bw="10" slack="0"/>
<pin id="323" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln23/2 "/>
</bind>
</comp>

<comp id="325" class="1004" name="tmp_s_fu_325">
<pin_list>
<pin id="326" dir="0" index="0" bw="7" slack="0"/>
<pin id="327" dir="0" index="1" bw="5" slack="0"/>
<pin id="328" dir="0" index="2" bw="1" slack="0"/>
<pin id="329" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_s/2 "/>
</bind>
</comp>

<comp id="333" class="1004" name="zext_ln23_1_fu_333">
<pin_list>
<pin id="334" dir="0" index="0" bw="7" slack="0"/>
<pin id="335" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln23_1/2 "/>
</bind>
</comp>

<comp id="337" class="1004" name="sub_ln23_fu_337">
<pin_list>
<pin id="338" dir="0" index="0" bw="10" slack="0"/>
<pin id="339" dir="0" index="1" bw="7" slack="0"/>
<pin id="340" dir="1" index="2" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln23/2 "/>
</bind>
</comp>

<comp id="343" class="1004" name="icmp_ln19_fu_343">
<pin_list>
<pin id="344" dir="0" index="0" bw="5" slack="0"/>
<pin id="345" dir="0" index="1" bw="3" slack="0"/>
<pin id="346" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln19/3 "/>
</bind>
</comp>

<comp id="349" class="1004" name="j_fu_349">
<pin_list>
<pin id="350" dir="0" index="0" bw="5" slack="0"/>
<pin id="351" dir="0" index="1" bw="1" slack="0"/>
<pin id="352" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j/3 "/>
</bind>
</comp>

<comp id="355" class="1004" name="add_ln24_fu_355">
<pin_list>
<pin id="356" dir="0" index="0" bw="10" slack="0"/>
<pin id="357" dir="0" index="1" bw="1" slack="0"/>
<pin id="358" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln24/3 "/>
</bind>
</comp>

<comp id="361" class="1004" name="zext_ln23_3_fu_361">
<pin_list>
<pin id="362" dir="0" index="0" bw="5" slack="0"/>
<pin id="363" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln23_3/3 "/>
</bind>
</comp>

<comp id="365" class="1004" name="add_ln23_fu_365">
<pin_list>
<pin id="366" dir="0" index="0" bw="11" slack="1"/>
<pin id="367" dir="0" index="1" bw="5" slack="0"/>
<pin id="368" dir="1" index="2" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln23/3 "/>
</bind>
</comp>

<comp id="370" class="1004" name="zext_ln23_2_fu_370">
<pin_list>
<pin id="371" dir="0" index="0" bw="10" slack="0"/>
<pin id="372" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln23_2/3 "/>
</bind>
</comp>

<comp id="375" class="1004" name="sext_ln23_fu_375">
<pin_list>
<pin id="376" dir="0" index="0" bw="11" slack="1"/>
<pin id="377" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln23/4 "/>
</bind>
</comp>

<comp id="379" class="1004" name="add_ln29_4_fu_379">
<pin_list>
<pin id="380" dir="0" index="0" bw="10" slack="0"/>
<pin id="381" dir="0" index="1" bw="6" slack="0"/>
<pin id="382" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln29_4/5 "/>
</bind>
</comp>

<comp id="385" class="1004" name="add_ln29_fu_385">
<pin_list>
<pin id="386" dir="0" index="0" bw="5" slack="0"/>
<pin id="387" dir="0" index="1" bw="1" slack="0"/>
<pin id="388" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln29/5 "/>
</bind>
</comp>

<comp id="391" class="1004" name="add_ln29_1_fu_391">
<pin_list>
<pin id="392" dir="0" index="0" bw="5" slack="0"/>
<pin id="393" dir="0" index="1" bw="1" slack="0"/>
<pin id="394" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln29_1/6 "/>
</bind>
</comp>

<comp id="397" class="1004" name="zext_ln29_fu_397">
<pin_list>
<pin id="398" dir="0" index="0" bw="5" slack="0"/>
<pin id="399" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln29/6 "/>
</bind>
</comp>

<comp id="401" class="1004" name="add_ln29_3_fu_401">
<pin_list>
<pin id="402" dir="0" index="0" bw="5" slack="0"/>
<pin id="403" dir="0" index="1" bw="10" slack="1"/>
<pin id="404" dir="1" index="2" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln29_3/6 "/>
</bind>
</comp>

<comp id="407" class="1004" name="add_ln29_2_fu_407">
<pin_list>
<pin id="408" dir="0" index="0" bw="5" slack="0"/>
<pin id="409" dir="0" index="1" bw="1" slack="0"/>
<pin id="410" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln29_2/7 "/>
</bind>
</comp>

<comp id="413" class="1004" name="tmp_11_fu_413">
<pin_list>
<pin id="414" dir="0" index="0" bw="15" slack="0"/>
<pin id="415" dir="0" index="1" bw="10" slack="1"/>
<pin id="416" dir="0" index="2" bw="5" slack="0"/>
<pin id="417" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_11/7 "/>
</bind>
</comp>

<comp id="420" class="1004" name="zext_ln29_1_fu_420">
<pin_list>
<pin id="421" dir="0" index="0" bw="15" slack="0"/>
<pin id="422" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln29_1/7 "/>
</bind>
</comp>

<comp id="425" class="1004" name="icmp_ln29_fu_425">
<pin_list>
<pin id="426" dir="0" index="0" bw="5" slack="0"/>
<pin id="427" dir="0" index="1" bw="1" slack="0"/>
<pin id="428" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln29/7 "/>
</bind>
</comp>

<comp id="431" class="1004" name="icmp_ln29_1_fu_431">
<pin_list>
<pin id="432" dir="0" index="0" bw="5" slack="1"/>
<pin id="433" dir="0" index="1" bw="4" slack="0"/>
<pin id="434" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln29_1/7 "/>
</bind>
</comp>

<comp id="437" class="1004" name="icmp_ln29_2_fu_437">
<pin_list>
<pin id="438" dir="0" index="0" bw="5" slack="2"/>
<pin id="439" dir="0" index="1" bw="4" slack="0"/>
<pin id="440" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln29_2/7 "/>
</bind>
</comp>

<comp id="446" class="1005" name="i_reg_446">
<pin_list>
<pin id="447" dir="0" index="0" bw="5" slack="0"/>
<pin id="448" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="451" class="1005" name="ix_in_reg_451">
<pin_list>
<pin id="452" dir="0" index="0" bw="10" slack="0"/>
<pin id="453" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="ix_in "/>
</bind>
</comp>

<comp id="456" class="1005" name="sub_ln23_reg_456">
<pin_list>
<pin id="457" dir="0" index="0" bw="11" slack="1"/>
<pin id="458" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln23 "/>
</bind>
</comp>

<comp id="464" class="1005" name="j_reg_464">
<pin_list>
<pin id="465" dir="0" index="0" bw="5" slack="0"/>
<pin id="466" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="j "/>
</bind>
</comp>

<comp id="469" class="1005" name="add_ln24_reg_469">
<pin_list>
<pin id="470" dir="0" index="0" bw="10" slack="0"/>
<pin id="471" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="add_ln24 "/>
</bind>
</comp>

<comp id="474" class="1005" name="add_ln23_reg_474">
<pin_list>
<pin id="475" dir="0" index="0" bw="11" slack="1"/>
<pin id="476" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="add_ln23 "/>
</bind>
</comp>

<comp id="479" class="1005" name="cnn_input_addr_reg_479">
<pin_list>
<pin id="480" dir="0" index="0" bw="10" slack="1"/>
<pin id="481" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="cnn_input_addr "/>
</bind>
</comp>

<comp id="484" class="1005" name="add_ln29_4_reg_484">
<pin_list>
<pin id="485" dir="0" index="0" bw="10" slack="0"/>
<pin id="486" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="add_ln29_4 "/>
</bind>
</comp>

<comp id="489" class="1005" name="add_ln29_reg_489">
<pin_list>
<pin id="490" dir="0" index="0" bw="5" slack="0"/>
<pin id="491" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="add_ln29 "/>
</bind>
</comp>

<comp id="494" class="1005" name="add_ln29_1_reg_494">
<pin_list>
<pin id="495" dir="0" index="0" bw="5" slack="0"/>
<pin id="496" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="add_ln29_1 "/>
</bind>
</comp>

<comp id="499" class="1005" name="add_ln29_3_reg_499">
<pin_list>
<pin id="500" dir="0" index="0" bw="10" slack="1"/>
<pin id="501" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="add_ln29_3 "/>
</bind>
</comp>

<comp id="504" class="1005" name="add_ln29_2_reg_504">
<pin_list>
<pin id="505" dir="0" index="0" bw="5" slack="0"/>
<pin id="506" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="add_ln29_2 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="105"><net_src comp="28" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="109"><net_src comp="28" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="115"><net_src comp="0" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="116"><net_src comp="70" pin="0"/><net_sink comp="110" pin=1"/></net>

<net id="122"><net_src comp="110" pin="3"/><net_sink comp="117" pin=0"/></net>

<net id="128"><net_src comp="70" pin="0"/><net_sink comp="123" pin=1"/></net>

<net id="134"><net_src comp="117" pin="3"/><net_sink comp="129" pin=1"/></net>

<net id="135"><net_src comp="123" pin="3"/><net_sink comp="129" pin=0"/></net>

<net id="141"><net_src comp="70" pin="0"/><net_sink comp="136" pin=1"/></net>

<net id="147"><net_src comp="78" pin="0"/><net_sink comp="142" pin=1"/></net>

<net id="148"><net_src comp="136" pin="3"/><net_sink comp="142" pin=0"/></net>

<net id="152"><net_src comp="48" pin="0"/><net_sink comp="149" pin=0"/></net>

<net id="159"><net_src comp="149" pin="1"/><net_sink comp="153" pin=0"/></net>

<net id="163"><net_src comp="50" pin="0"/><net_sink comp="160" pin=0"/></net>

<net id="170"><net_src comp="160" pin="1"/><net_sink comp="164" pin=0"/></net>

<net id="171"><net_src comp="164" pin="4"/><net_sink comp="160" pin=0"/></net>

<net id="181"><net_src comp="160" pin="1"/><net_sink comp="175" pin=0"/></net>

<net id="185"><net_src comp="48" pin="0"/><net_sink comp="182" pin=0"/></net>

<net id="192"><net_src comp="182" pin="1"/><net_sink comp="186" pin=0"/></net>

<net id="196"><net_src comp="48" pin="0"/><net_sink comp="193" pin=0"/></net>

<net id="203"><net_src comp="193" pin="1"/><net_sink comp="197" pin=2"/></net>

<net id="204"><net_src comp="197" pin="4"/><net_sink comp="193" pin=0"/></net>

<net id="208"><net_src comp="50" pin="0"/><net_sink comp="205" pin=0"/></net>

<net id="215"><net_src comp="205" pin="1"/><net_sink comp="209" pin=2"/></net>

<net id="216"><net_src comp="209" pin="4"/><net_sink comp="205" pin=0"/></net>

<net id="220"><net_src comp="48" pin="0"/><net_sink comp="217" pin=0"/></net>

<net id="227"><net_src comp="217" pin="1"/><net_sink comp="221" pin=0"/></net>

<net id="228"><net_src comp="221" pin="4"/><net_sink comp="217" pin=0"/></net>

<net id="232"><net_src comp="48" pin="0"/><net_sink comp="229" pin=0"/></net>

<net id="239"><net_src comp="229" pin="1"/><net_sink comp="233" pin=0"/></net>

<net id="245"><net_src comp="98" pin="0"/><net_sink comp="240" pin=0"/></net>

<net id="246"><net_src comp="18" pin="0"/><net_sink comp="240" pin=1"/></net>

<net id="247"><net_src comp="16" pin="0"/><net_sink comp="240" pin=2"/></net>

<net id="254"><net_src comp="100" pin="0"/><net_sink comp="248" pin=0"/></net>

<net id="255"><net_src comp="2" pin="0"/><net_sink comp="248" pin=1"/></net>

<net id="256"><net_src comp="20" pin="0"/><net_sink comp="248" pin=2"/></net>

<net id="257"><net_src comp="18" pin="0"/><net_sink comp="248" pin=3"/></net>

<net id="265"><net_src comp="94" pin="0"/><net_sink comp="258" pin=0"/></net>

<net id="266"><net_src comp="14" pin="0"/><net_sink comp="258" pin=1"/></net>

<net id="267"><net_src comp="10" pin="0"/><net_sink comp="258" pin=2"/></net>

<net id="268"><net_src comp="8" pin="0"/><net_sink comp="258" pin=3"/></net>

<net id="269"><net_src comp="12" pin="0"/><net_sink comp="258" pin=4"/></net>

<net id="277"><net_src comp="90" pin="0"/><net_sink comp="270" pin=0"/></net>

<net id="278"><net_src comp="4" pin="0"/><net_sink comp="270" pin=3"/></net>

<net id="279"><net_src comp="6" pin="0"/><net_sink comp="270" pin=4"/></net>

<net id="285"><net_src comp="92" pin="0"/><net_sink comp="280" pin=0"/></net>

<net id="286"><net_src comp="8" pin="0"/><net_sink comp="280" pin=2"/></net>

<net id="292"><net_src comp="96" pin="0"/><net_sink comp="287" pin=0"/></net>

<net id="293"><net_src comp="16" pin="0"/><net_sink comp="287" pin=1"/></net>

<net id="294"><net_src comp="14" pin="0"/><net_sink comp="287" pin=2"/></net>

<net id="299"><net_src comp="153" pin="4"/><net_sink comp="295" pin=0"/></net>

<net id="300"><net_src comp="52" pin="0"/><net_sink comp="295" pin=1"/></net>

<net id="305"><net_src comp="153" pin="4"/><net_sink comp="301" pin=0"/></net>

<net id="306"><net_src comp="58" pin="0"/><net_sink comp="301" pin=1"/></net>

<net id="311"><net_src comp="164" pin="4"/><net_sink comp="307" pin=0"/></net>

<net id="312"><net_src comp="60" pin="0"/><net_sink comp="307" pin=1"/></net>

<net id="318"><net_src comp="62" pin="0"/><net_sink comp="313" pin=0"/></net>

<net id="319"><net_src comp="153" pin="4"/><net_sink comp="313" pin=1"/></net>

<net id="320"><net_src comp="48" pin="0"/><net_sink comp="313" pin=2"/></net>

<net id="324"><net_src comp="313" pin="3"/><net_sink comp="321" pin=0"/></net>

<net id="330"><net_src comp="64" pin="0"/><net_sink comp="325" pin=0"/></net>

<net id="331"><net_src comp="153" pin="4"/><net_sink comp="325" pin=1"/></net>

<net id="332"><net_src comp="66" pin="0"/><net_sink comp="325" pin=2"/></net>

<net id="336"><net_src comp="325" pin="3"/><net_sink comp="333" pin=0"/></net>

<net id="341"><net_src comp="321" pin="1"/><net_sink comp="337" pin=0"/></net>

<net id="342"><net_src comp="333" pin="1"/><net_sink comp="337" pin=1"/></net>

<net id="347"><net_src comp="186" pin="4"/><net_sink comp="343" pin=0"/></net>

<net id="348"><net_src comp="52" pin="0"/><net_sink comp="343" pin=1"/></net>

<net id="353"><net_src comp="186" pin="4"/><net_sink comp="349" pin=0"/></net>

<net id="354"><net_src comp="58" pin="0"/><net_sink comp="349" pin=1"/></net>

<net id="359"><net_src comp="175" pin="4"/><net_sink comp="355" pin=0"/></net>

<net id="360"><net_src comp="68" pin="0"/><net_sink comp="355" pin=1"/></net>

<net id="364"><net_src comp="186" pin="4"/><net_sink comp="361" pin=0"/></net>

<net id="369"><net_src comp="361" pin="1"/><net_sink comp="365" pin=1"/></net>

<net id="373"><net_src comp="175" pin="4"/><net_sink comp="370" pin=0"/></net>

<net id="374"><net_src comp="370" pin="1"/><net_sink comp="110" pin=2"/></net>

<net id="378"><net_src comp="375" pin="1"/><net_sink comp="123" pin=2"/></net>

<net id="383"><net_src comp="209" pin="4"/><net_sink comp="379" pin=0"/></net>

<net id="384"><net_src comp="72" pin="0"/><net_sink comp="379" pin=1"/></net>

<net id="389"><net_src comp="197" pin="4"/><net_sink comp="385" pin=0"/></net>

<net id="390"><net_src comp="58" pin="0"/><net_sink comp="385" pin=1"/></net>

<net id="395"><net_src comp="221" pin="4"/><net_sink comp="391" pin=0"/></net>

<net id="396"><net_src comp="58" pin="0"/><net_sink comp="391" pin=1"/></net>

<net id="400"><net_src comp="221" pin="4"/><net_sink comp="397" pin=0"/></net>

<net id="405"><net_src comp="397" pin="1"/><net_sink comp="401" pin=0"/></net>

<net id="406"><net_src comp="205" pin="1"/><net_sink comp="401" pin=1"/></net>

<net id="411"><net_src comp="233" pin="4"/><net_sink comp="407" pin=0"/></net>

<net id="412"><net_src comp="58" pin="0"/><net_sink comp="407" pin=1"/></net>

<net id="418"><net_src comp="76" pin="0"/><net_sink comp="413" pin=0"/></net>

<net id="419"><net_src comp="233" pin="4"/><net_sink comp="413" pin=2"/></net>

<net id="423"><net_src comp="413" pin="3"/><net_sink comp="420" pin=0"/></net>

<net id="424"><net_src comp="420" pin="1"/><net_sink comp="136" pin=2"/></net>

<net id="429"><net_src comp="233" pin="4"/><net_sink comp="425" pin=0"/></net>

<net id="430"><net_src comp="80" pin="0"/><net_sink comp="425" pin=1"/></net>

<net id="435"><net_src comp="217" pin="1"/><net_sink comp="431" pin=0"/></net>

<net id="436"><net_src comp="88" pin="0"/><net_sink comp="431" pin=1"/></net>

<net id="441"><net_src comp="193" pin="1"/><net_sink comp="437" pin=0"/></net>

<net id="442"><net_src comp="88" pin="0"/><net_sink comp="437" pin=1"/></net>

<net id="449"><net_src comp="301" pin="2"/><net_sink comp="446" pin=0"/></net>

<net id="450"><net_src comp="446" pin="1"/><net_sink comp="153" pin=2"/></net>

<net id="454"><net_src comp="307" pin="2"/><net_sink comp="451" pin=0"/></net>

<net id="455"><net_src comp="451" pin="1"/><net_sink comp="164" pin=2"/></net>

<net id="459"><net_src comp="337" pin="2"/><net_sink comp="456" pin=0"/></net>

<net id="460"><net_src comp="456" pin="1"/><net_sink comp="365" pin=0"/></net>

<net id="467"><net_src comp="349" pin="2"/><net_sink comp="464" pin=0"/></net>

<net id="468"><net_src comp="464" pin="1"/><net_sink comp="186" pin=2"/></net>

<net id="472"><net_src comp="355" pin="2"/><net_sink comp="469" pin=0"/></net>

<net id="473"><net_src comp="469" pin="1"/><net_sink comp="175" pin=2"/></net>

<net id="477"><net_src comp="365" pin="2"/><net_sink comp="474" pin=0"/></net>

<net id="478"><net_src comp="474" pin="1"/><net_sink comp="375" pin=0"/></net>

<net id="482"><net_src comp="110" pin="3"/><net_sink comp="479" pin=0"/></net>

<net id="483"><net_src comp="479" pin="1"/><net_sink comp="117" pin=0"/></net>

<net id="487"><net_src comp="379" pin="2"/><net_sink comp="484" pin=0"/></net>

<net id="488"><net_src comp="484" pin="1"/><net_sink comp="209" pin=0"/></net>

<net id="492"><net_src comp="385" pin="2"/><net_sink comp="489" pin=0"/></net>

<net id="493"><net_src comp="489" pin="1"/><net_sink comp="197" pin=0"/></net>

<net id="497"><net_src comp="391" pin="2"/><net_sink comp="494" pin=0"/></net>

<net id="498"><net_src comp="494" pin="1"/><net_sink comp="221" pin=2"/></net>

<net id="502"><net_src comp="401" pin="2"/><net_sink comp="499" pin=0"/></net>

<net id="503"><net_src comp="499" pin="1"/><net_sink comp="413" pin=1"/></net>

<net id="507"><net_src comp="407" pin="2"/><net_sink comp="504" pin=0"/></net>

<net id="508"><net_src comp="504" pin="1"/><net_sink comp="233" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: prediction | {18 19 }
	Port: max_pool_1_out | {10 11 }
	Port: conv_2_out | {12 13 }
	Port: max_pool_2_out | {14 15 }
	Port: flat_array | {16 17 }
 - Input state : 
	Port: cnn : cnn_input | {3 4 }
	Port: cnn : conv_1_weights_0 | {8 9 }
	Port: cnn : conv_1_bias | {8 9 }
	Port: cnn : max_pool_1_out | {12 13 }
	Port: cnn : conv_2_weights | {12 13 }
	Port: cnn : conv_2_bias | {12 13 }
	Port: cnn : conv_2_out | {14 15 }
	Port: cnn : max_pool_2_out | {16 17 }
	Port: cnn : flat_array | {18 19 }
	Port: cnn : dense_weights | {18 19 }
  - Chain level:
	State 1
	State 2
		icmp_ln17 : 1
		i : 1
		br_ln17 : 2
		ix_in : 1
		tmp : 1
		zext_ln23 : 2
		tmp_s : 1
		zext_ln23_1 : 2
		sub_ln23 : 3
	State 3
		icmp_ln19 : 1
		j : 1
		br_ln19 : 2
		add_ln24 : 1
		zext_ln23_3 : 1
		add_ln23 : 2
		zext_ln23_2 : 1
		cnn_input_addr : 2
		cnn_input_load : 3
	State 4
		conv_1_input_0_addr : 1
		store_ln23 : 2
	State 5
		add_ln29_4 : 1
		add_ln29 : 1
	State 6
		add_ln29_1 : 1
		zext_ln29 : 1
		add_ln29_3 : 2
	State 7
		add_ln29_2 : 1
		tmp_11 : 1
		zext_ln29_1 : 2
		conv_1_out_addr : 3
		store_ln29 : 4
		icmp_ln29 : 1
		br_ln29 : 2
		br_ln29 : 1
		br_ln29 : 1
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------|---------|---------|---------|---------|---------|---------|
| Operation|    Functional Unit    |   BRAM  |  DSP48E |  Delay  |    FF   |   LUT   |   URAM  |
|----------|-----------------------|---------|---------|---------|---------|---------|---------|
|          |    grp_flat_fu_240    |    0    |    0    | 16.2605 |   3664  |  11457  |    0    |
|          |    grp_dense_fu_248   |    0    |    14   | 17.7815 |   1465  |   3246  |    0    |
|   call   |   grp_conv_2_fu_258   |    0    |    7    | 14.2435 |   838   |   1511  |    0    |
|          |   grp_conv_1_fu_270   |    0    |    5    | 19.5505 |   800   |   1382  |    0    |
|          | grp_max_pool_1_fu_280 |    0    |    1    |  5.307  |   284   |   665   |    0    |
|          | grp_max_pool_2_fu_287 |    0    |    1    |  5.307  |   263   |   640   |    0    |
|----------|-----------------------|---------|---------|---------|---------|---------|---------|
|          |        i_fu_301       |    0    |    0    |    0    |    0    |    15   |    0    |
|          |      ix_in_fu_307     |    0    |    0    |    0    |    0    |    14   |    0    |
|          |        j_fu_349       |    0    |    0    |    0    |    0    |    15   |    0    |
|          |    add_ln24_fu_355    |    0    |    0    |    0    |    0    |    14   |    0    |
|    add   |    add_ln23_fu_365    |    0    |    0    |    0    |    0    |    13   |    0    |
|          |   add_ln29_4_fu_379   |    0    |    0    |    0    |    0    |    14   |    0    |
|          |    add_ln29_fu_385    |    0    |    0    |    0    |    0    |    15   |    0    |
|          |   add_ln29_1_fu_391   |    0    |    0    |    0    |    0    |    15   |    0    |
|          |   add_ln29_3_fu_401   |    0    |    0    |    0    |    0    |    14   |    0    |
|          |   add_ln29_2_fu_407   |    0    |    0    |    0    |    0    |    15   |    0    |
|----------|-----------------------|---------|---------|---------|---------|---------|---------|
|          |    icmp_ln17_fu_295   |    0    |    0    |    0    |    0    |    11   |    0    |
|          |    icmp_ln19_fu_343   |    0    |    0    |    0    |    0    |    11   |    0    |
|   icmp   |    icmp_ln29_fu_425   |    0    |    0    |    0    |    0    |    11   |    0    |
|          |   icmp_ln29_1_fu_431  |    0    |    0    |    0    |    0    |    11   |    0    |
|          |   icmp_ln29_2_fu_437  |    0    |    0    |    0    |    0    |    11   |    0    |
|----------|-----------------------|---------|---------|---------|---------|---------|---------|
|    sub   |    sub_ln23_fu_337    |    0    |    0    |    0    |    0    |    14   |    0    |
|----------|-----------------------|---------|---------|---------|---------|---------|---------|
|          |       tmp_fu_313      |    0    |    0    |    0    |    0    |    0    |    0    |
|bitconcatenate|      tmp_s_fu_325     |    0    |    0    |    0    |    0    |    0    |    0    |
|          |     tmp_11_fu_413     |    0    |    0    |    0    |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|---------|---------|---------|
|          |    zext_ln23_fu_321   |    0    |    0    |    0    |    0    |    0    |    0    |
|          |   zext_ln23_1_fu_333  |    0    |    0    |    0    |    0    |    0    |    0    |
|   zext   |   zext_ln23_3_fu_361  |    0    |    0    |    0    |    0    |    0    |    0    |
|          |   zext_ln23_2_fu_370  |    0    |    0    |    0    |    0    |    0    |    0    |
|          |    zext_ln29_fu_397   |    0    |    0    |    0    |    0    |    0    |    0    |
|          |   zext_ln29_1_fu_420  |    0    |    0    |    0    |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|---------|---------|---------|
|   sext   |    sext_ln23_fu_375   |    0    |    0    |    0    |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|---------|---------|---------|
|   Total  |                       |    0    |    28   |  78.45  |   7314  |  19114  |    0    |
|----------|-----------------------|---------|---------|---------|---------|---------|---------|

Memories:
+----------------+--------+--------+--------+--------+
|                |  BRAM  |   FF   |   LUT  |  URAM  |
+----------------+--------+--------+--------+--------+
|   conv_1_bias  |    1   |    0   |    0   |    -   |
| conv_1_input_0 |    2   |    0   |    0   |    0   |
|   conv_1_out   |   64   |    0   |    0   |    0   |
|conv_1_weights_0|    1   |    0   |    0   |    -   |
|   conv_2_bias  |    1   |    0   |    0   |    -   |
|   conv_2_out   |   16   |    0   |    0   |    0   |
| conv_2_weights |   64   |    0   |    0   |    -   |
|  dense_weights |   32   |    0   |    0   |    -   |
|   flat_array   |    4   |    0   |    0   |    0   |
| max_pool_1_out |   16   |    0   |    0   |    0   |
| max_pool_2_out |    4   |    0   |    0   |    0   |
+----------------+--------+--------+--------+--------+
|      Total     |   205  |    0   |    0   |    0   |
+----------------+--------+--------+--------+--------+

* Register list:
+----------------------+--------+
|                      |   FF   |
+----------------------+--------+
|   add_ln23_reg_474   |   11   |
|   add_ln24_reg_469   |   10   |
|  add_ln29_1_reg_494  |    5   |
|  add_ln29_2_reg_504  |    5   |
|  add_ln29_3_reg_499  |   10   |
|  add_ln29_4_reg_484  |   10   |
|   add_ln29_reg_489   |    5   |
|cnn_input_addr_reg_479|   10   |
|      i_0_reg_149     |    5   |
|       i_reg_446      |    5   |
|    ix_in_0_reg_160   |   10   |
|    ix_in_1_reg_172   |   10   |
|     ix_in_reg_451    |   10   |
|      j_0_reg_182     |    5   |
|       j_reg_464      |    5   |
|  phi_ln29_1_reg_217  |    5   |
|  phi_ln29_2_reg_229  |    5   |
|   phi_ln29_reg_193   |    5   |
|    phi_mul_reg_205   |   10   |
|   sub_ln23_reg_456   |   11   |
+----------------------+--------+
|         Total        |   152  |
+----------------------+--------+

* Multiplexer (MUX) list: 
|--------------------|------|------|------|--------||---------||---------|
|        Comp        |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|--------------------|------|------|------|--------||---------||---------|
|  grp_access_fu_117 |  p0  |   2  |  10  |   20   ||    9    |
|   ix_in_0_reg_160  |  p0  |   2  |  10  |   20   ||    9    |
|  phi_ln29_reg_193  |  p0  |   2  |   5  |   10   ||    9    |
|   phi_mul_reg_205  |  p0  |   2  |  10  |   20   ||    9    |
| phi_ln29_1_reg_217 |  p0  |   2  |   5  |   10   ||    9    |
|--------------------|------|------|------|--------||---------||---------|
|        Total       |      |      |      |   80   ||  8.845  ||    45   |
|--------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+--------+
|           |  BRAM  | DSP48E |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+--------+
|  Function |    0   |   28   |   78   |  7314  |  19114 |    0   |
|   Memory  |   205  |    -   |    -   |    0   |    0   |    0   |
|Multiplexer|    -   |    -   |    8   |    -   |   45   |    -   |
|  Register |    -   |    -   |    -   |   152  |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+--------+
|   Total   |   205  |   28   |   87   |  7466  |  19159 |    0   |
+-----------+--------+--------+--------+--------+--------+--------+
