
AcrocanthoMD.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001d8  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000b060  080001d8  080001d8  000011d8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000020  0800b238  0800b238  0000c238  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800b258  0800b258  0000d064  2**0
                  CONTENTS
  4 .ARM          00000000  0800b258  0800b258  0000d064  2**0
                  CONTENTS
  5 .preinit_array 00000000  0800b258  0800b258  0000d064  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000010  0800b258  0800b258  0000c258  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   0000000c  0800b268  0800b268  0000c268  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000064  20000000  0800b274  0000d000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000004fc  20000064  0800b2d8  0000d064  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000560  0800b2d8  0000d560  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000d064  2**0
                  CONTENTS, READONLY
 12 .debug_info   0002e071  00000000  00000000  0000d094  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00005a90  00000000  00000000  0003b105  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001d88  00000000  00000000  00040b98  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 000016aa  00000000  00000000  00042920  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0002eca9  00000000  00000000  00043fca  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00021d93  00000000  00000000  00072c73  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    001237c4  00000000  00000000  00094a06  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  001b81ca  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00008698  00000000  00000000  001b8210  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000065  00000000  00000000  001c08a8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001d8 <__do_global_dtors_aux>:
 80001d8:	b510      	push	{r4, lr}
 80001da:	4c05      	ldr	r4, [pc, #20]	@ (80001f0 <__do_global_dtors_aux+0x18>)
 80001dc:	7823      	ldrb	r3, [r4, #0]
 80001de:	b933      	cbnz	r3, 80001ee <__do_global_dtors_aux+0x16>
 80001e0:	4b04      	ldr	r3, [pc, #16]	@ (80001f4 <__do_global_dtors_aux+0x1c>)
 80001e2:	b113      	cbz	r3, 80001ea <__do_global_dtors_aux+0x12>
 80001e4:	4804      	ldr	r0, [pc, #16]	@ (80001f8 <__do_global_dtors_aux+0x20>)
 80001e6:	f3af 8000 	nop.w
 80001ea:	2301      	movs	r3, #1
 80001ec:	7023      	strb	r3, [r4, #0]
 80001ee:	bd10      	pop	{r4, pc}
 80001f0:	20000064 	.word	0x20000064
 80001f4:	00000000 	.word	0x00000000
 80001f8:	0800b220 	.word	0x0800b220

080001fc <frame_dummy>:
 80001fc:	b508      	push	{r3, lr}
 80001fe:	4b03      	ldr	r3, [pc, #12]	@ (800020c <frame_dummy+0x10>)
 8000200:	b11b      	cbz	r3, 800020a <frame_dummy+0xe>
 8000202:	4903      	ldr	r1, [pc, #12]	@ (8000210 <frame_dummy+0x14>)
 8000204:	4803      	ldr	r0, [pc, #12]	@ (8000214 <frame_dummy+0x18>)
 8000206:	f3af 8000 	nop.w
 800020a:	bd08      	pop	{r3, pc}
 800020c:	00000000 	.word	0x00000000
 8000210:	20000068 	.word	0x20000068
 8000214:	0800b220 	.word	0x0800b220

08000218 <__aeabi_drsub>:
 8000218:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 800021c:	e002      	b.n	8000224 <__adddf3>
 800021e:	bf00      	nop

08000220 <__aeabi_dsub>:
 8000220:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

08000224 <__adddf3>:
 8000224:	b530      	push	{r4, r5, lr}
 8000226:	ea4f 0441 	mov.w	r4, r1, lsl #1
 800022a:	ea4f 0543 	mov.w	r5, r3, lsl #1
 800022e:	ea94 0f05 	teq	r4, r5
 8000232:	bf08      	it	eq
 8000234:	ea90 0f02 	teqeq	r0, r2
 8000238:	bf1f      	itttt	ne
 800023a:	ea54 0c00 	orrsne.w	ip, r4, r0
 800023e:	ea55 0c02 	orrsne.w	ip, r5, r2
 8000242:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 8000246:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 800024a:	f000 80e2 	beq.w	8000412 <__adddf3+0x1ee>
 800024e:	ea4f 5454 	mov.w	r4, r4, lsr #21
 8000252:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 8000256:	bfb8      	it	lt
 8000258:	426d      	neglt	r5, r5
 800025a:	dd0c      	ble.n	8000276 <__adddf3+0x52>
 800025c:	442c      	add	r4, r5
 800025e:	ea80 0202 	eor.w	r2, r0, r2
 8000262:	ea81 0303 	eor.w	r3, r1, r3
 8000266:	ea82 0000 	eor.w	r0, r2, r0
 800026a:	ea83 0101 	eor.w	r1, r3, r1
 800026e:	ea80 0202 	eor.w	r2, r0, r2
 8000272:	ea81 0303 	eor.w	r3, r1, r3
 8000276:	2d36      	cmp	r5, #54	@ 0x36
 8000278:	bf88      	it	hi
 800027a:	bd30      	pophi	{r4, r5, pc}
 800027c:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000280:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000284:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000288:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 800028c:	d002      	beq.n	8000294 <__adddf3+0x70>
 800028e:	4240      	negs	r0, r0
 8000290:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000294:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000298:	ea4f 3303 	mov.w	r3, r3, lsl #12
 800029c:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80002a0:	d002      	beq.n	80002a8 <__adddf3+0x84>
 80002a2:	4252      	negs	r2, r2
 80002a4:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80002a8:	ea94 0f05 	teq	r4, r5
 80002ac:	f000 80a7 	beq.w	80003fe <__adddf3+0x1da>
 80002b0:	f1a4 0401 	sub.w	r4, r4, #1
 80002b4:	f1d5 0e20 	rsbs	lr, r5, #32
 80002b8:	db0d      	blt.n	80002d6 <__adddf3+0xb2>
 80002ba:	fa02 fc0e 	lsl.w	ip, r2, lr
 80002be:	fa22 f205 	lsr.w	r2, r2, r5
 80002c2:	1880      	adds	r0, r0, r2
 80002c4:	f141 0100 	adc.w	r1, r1, #0
 80002c8:	fa03 f20e 	lsl.w	r2, r3, lr
 80002cc:	1880      	adds	r0, r0, r2
 80002ce:	fa43 f305 	asr.w	r3, r3, r5
 80002d2:	4159      	adcs	r1, r3
 80002d4:	e00e      	b.n	80002f4 <__adddf3+0xd0>
 80002d6:	f1a5 0520 	sub.w	r5, r5, #32
 80002da:	f10e 0e20 	add.w	lr, lr, #32
 80002de:	2a01      	cmp	r2, #1
 80002e0:	fa03 fc0e 	lsl.w	ip, r3, lr
 80002e4:	bf28      	it	cs
 80002e6:	f04c 0c02 	orrcs.w	ip, ip, #2
 80002ea:	fa43 f305 	asr.w	r3, r3, r5
 80002ee:	18c0      	adds	r0, r0, r3
 80002f0:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80002f4:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80002f8:	d507      	bpl.n	800030a <__adddf3+0xe6>
 80002fa:	f04f 0e00 	mov.w	lr, #0
 80002fe:	f1dc 0c00 	rsbs	ip, ip, #0
 8000302:	eb7e 0000 	sbcs.w	r0, lr, r0
 8000306:	eb6e 0101 	sbc.w	r1, lr, r1
 800030a:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 800030e:	d31b      	bcc.n	8000348 <__adddf3+0x124>
 8000310:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 8000314:	d30c      	bcc.n	8000330 <__adddf3+0x10c>
 8000316:	0849      	lsrs	r1, r1, #1
 8000318:	ea5f 0030 	movs.w	r0, r0, rrx
 800031c:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000320:	f104 0401 	add.w	r4, r4, #1
 8000324:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000328:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 800032c:	f080 809a 	bcs.w	8000464 <__adddf3+0x240>
 8000330:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 8000334:	bf08      	it	eq
 8000336:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 800033a:	f150 0000 	adcs.w	r0, r0, #0
 800033e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000342:	ea41 0105 	orr.w	r1, r1, r5
 8000346:	bd30      	pop	{r4, r5, pc}
 8000348:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 800034c:	4140      	adcs	r0, r0
 800034e:	eb41 0101 	adc.w	r1, r1, r1
 8000352:	3c01      	subs	r4, #1
 8000354:	bf28      	it	cs
 8000356:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 800035a:	d2e9      	bcs.n	8000330 <__adddf3+0x10c>
 800035c:	f091 0f00 	teq	r1, #0
 8000360:	bf04      	itt	eq
 8000362:	4601      	moveq	r1, r0
 8000364:	2000      	moveq	r0, #0
 8000366:	fab1 f381 	clz	r3, r1
 800036a:	bf08      	it	eq
 800036c:	3320      	addeq	r3, #32
 800036e:	f1a3 030b 	sub.w	r3, r3, #11
 8000372:	f1b3 0220 	subs.w	r2, r3, #32
 8000376:	da0c      	bge.n	8000392 <__adddf3+0x16e>
 8000378:	320c      	adds	r2, #12
 800037a:	dd08      	ble.n	800038e <__adddf3+0x16a>
 800037c:	f102 0c14 	add.w	ip, r2, #20
 8000380:	f1c2 020c 	rsb	r2, r2, #12
 8000384:	fa01 f00c 	lsl.w	r0, r1, ip
 8000388:	fa21 f102 	lsr.w	r1, r1, r2
 800038c:	e00c      	b.n	80003a8 <__adddf3+0x184>
 800038e:	f102 0214 	add.w	r2, r2, #20
 8000392:	bfd8      	it	le
 8000394:	f1c2 0c20 	rsble	ip, r2, #32
 8000398:	fa01 f102 	lsl.w	r1, r1, r2
 800039c:	fa20 fc0c 	lsr.w	ip, r0, ip
 80003a0:	bfdc      	itt	le
 80003a2:	ea41 010c 	orrle.w	r1, r1, ip
 80003a6:	4090      	lslle	r0, r2
 80003a8:	1ae4      	subs	r4, r4, r3
 80003aa:	bfa2      	ittt	ge
 80003ac:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80003b0:	4329      	orrge	r1, r5
 80003b2:	bd30      	popge	{r4, r5, pc}
 80003b4:	ea6f 0404 	mvn.w	r4, r4
 80003b8:	3c1f      	subs	r4, #31
 80003ba:	da1c      	bge.n	80003f6 <__adddf3+0x1d2>
 80003bc:	340c      	adds	r4, #12
 80003be:	dc0e      	bgt.n	80003de <__adddf3+0x1ba>
 80003c0:	f104 0414 	add.w	r4, r4, #20
 80003c4:	f1c4 0220 	rsb	r2, r4, #32
 80003c8:	fa20 f004 	lsr.w	r0, r0, r4
 80003cc:	fa01 f302 	lsl.w	r3, r1, r2
 80003d0:	ea40 0003 	orr.w	r0, r0, r3
 80003d4:	fa21 f304 	lsr.w	r3, r1, r4
 80003d8:	ea45 0103 	orr.w	r1, r5, r3
 80003dc:	bd30      	pop	{r4, r5, pc}
 80003de:	f1c4 040c 	rsb	r4, r4, #12
 80003e2:	f1c4 0220 	rsb	r2, r4, #32
 80003e6:	fa20 f002 	lsr.w	r0, r0, r2
 80003ea:	fa01 f304 	lsl.w	r3, r1, r4
 80003ee:	ea40 0003 	orr.w	r0, r0, r3
 80003f2:	4629      	mov	r1, r5
 80003f4:	bd30      	pop	{r4, r5, pc}
 80003f6:	fa21 f004 	lsr.w	r0, r1, r4
 80003fa:	4629      	mov	r1, r5
 80003fc:	bd30      	pop	{r4, r5, pc}
 80003fe:	f094 0f00 	teq	r4, #0
 8000402:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 8000406:	bf06      	itte	eq
 8000408:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 800040c:	3401      	addeq	r4, #1
 800040e:	3d01      	subne	r5, #1
 8000410:	e74e      	b.n	80002b0 <__adddf3+0x8c>
 8000412:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000416:	bf18      	it	ne
 8000418:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 800041c:	d029      	beq.n	8000472 <__adddf3+0x24e>
 800041e:	ea94 0f05 	teq	r4, r5
 8000422:	bf08      	it	eq
 8000424:	ea90 0f02 	teqeq	r0, r2
 8000428:	d005      	beq.n	8000436 <__adddf3+0x212>
 800042a:	ea54 0c00 	orrs.w	ip, r4, r0
 800042e:	bf04      	itt	eq
 8000430:	4619      	moveq	r1, r3
 8000432:	4610      	moveq	r0, r2
 8000434:	bd30      	pop	{r4, r5, pc}
 8000436:	ea91 0f03 	teq	r1, r3
 800043a:	bf1e      	ittt	ne
 800043c:	2100      	movne	r1, #0
 800043e:	2000      	movne	r0, #0
 8000440:	bd30      	popne	{r4, r5, pc}
 8000442:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 8000446:	d105      	bne.n	8000454 <__adddf3+0x230>
 8000448:	0040      	lsls	r0, r0, #1
 800044a:	4149      	adcs	r1, r1
 800044c:	bf28      	it	cs
 800044e:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 8000452:	bd30      	pop	{r4, r5, pc}
 8000454:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 8000458:	bf3c      	itt	cc
 800045a:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 800045e:	bd30      	popcc	{r4, r5, pc}
 8000460:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000464:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 8000468:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800046c:	f04f 0000 	mov.w	r0, #0
 8000470:	bd30      	pop	{r4, r5, pc}
 8000472:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000476:	bf1a      	itte	ne
 8000478:	4619      	movne	r1, r3
 800047a:	4610      	movne	r0, r2
 800047c:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000480:	bf1c      	itt	ne
 8000482:	460b      	movne	r3, r1
 8000484:	4602      	movne	r2, r0
 8000486:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800048a:	bf06      	itte	eq
 800048c:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000490:	ea91 0f03 	teqeq	r1, r3
 8000494:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000498:	bd30      	pop	{r4, r5, pc}
 800049a:	bf00      	nop

0800049c <__aeabi_ui2d>:
 800049c:	f090 0f00 	teq	r0, #0
 80004a0:	bf04      	itt	eq
 80004a2:	2100      	moveq	r1, #0
 80004a4:	4770      	bxeq	lr
 80004a6:	b530      	push	{r4, r5, lr}
 80004a8:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80004ac:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80004b0:	f04f 0500 	mov.w	r5, #0
 80004b4:	f04f 0100 	mov.w	r1, #0
 80004b8:	e750      	b.n	800035c <__adddf3+0x138>
 80004ba:	bf00      	nop

080004bc <__aeabi_i2d>:
 80004bc:	f090 0f00 	teq	r0, #0
 80004c0:	bf04      	itt	eq
 80004c2:	2100      	moveq	r1, #0
 80004c4:	4770      	bxeq	lr
 80004c6:	b530      	push	{r4, r5, lr}
 80004c8:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80004cc:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80004d0:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 80004d4:	bf48      	it	mi
 80004d6:	4240      	negmi	r0, r0
 80004d8:	f04f 0100 	mov.w	r1, #0
 80004dc:	e73e      	b.n	800035c <__adddf3+0x138>
 80004de:	bf00      	nop

080004e0 <__aeabi_f2d>:
 80004e0:	0042      	lsls	r2, r0, #1
 80004e2:	ea4f 01e2 	mov.w	r1, r2, asr #3
 80004e6:	ea4f 0131 	mov.w	r1, r1, rrx
 80004ea:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80004ee:	bf1f      	itttt	ne
 80004f0:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 80004f4:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 80004f8:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 80004fc:	4770      	bxne	lr
 80004fe:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 8000502:	bf08      	it	eq
 8000504:	4770      	bxeq	lr
 8000506:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 800050a:	bf04      	itt	eq
 800050c:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000510:	4770      	bxeq	lr
 8000512:	b530      	push	{r4, r5, lr}
 8000514:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000518:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 800051c:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000520:	e71c      	b.n	800035c <__adddf3+0x138>
 8000522:	bf00      	nop

08000524 <__aeabi_ul2d>:
 8000524:	ea50 0201 	orrs.w	r2, r0, r1
 8000528:	bf08      	it	eq
 800052a:	4770      	bxeq	lr
 800052c:	b530      	push	{r4, r5, lr}
 800052e:	f04f 0500 	mov.w	r5, #0
 8000532:	e00a      	b.n	800054a <__aeabi_l2d+0x16>

08000534 <__aeabi_l2d>:
 8000534:	ea50 0201 	orrs.w	r2, r0, r1
 8000538:	bf08      	it	eq
 800053a:	4770      	bxeq	lr
 800053c:	b530      	push	{r4, r5, lr}
 800053e:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 8000542:	d502      	bpl.n	800054a <__aeabi_l2d+0x16>
 8000544:	4240      	negs	r0, r0
 8000546:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800054a:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 800054e:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000552:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 8000556:	f43f aed8 	beq.w	800030a <__adddf3+0xe6>
 800055a:	f04f 0203 	mov.w	r2, #3
 800055e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000562:	bf18      	it	ne
 8000564:	3203      	addne	r2, #3
 8000566:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800056a:	bf18      	it	ne
 800056c:	3203      	addne	r2, #3
 800056e:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 8000572:	f1c2 0320 	rsb	r3, r2, #32
 8000576:	fa00 fc03 	lsl.w	ip, r0, r3
 800057a:	fa20 f002 	lsr.w	r0, r0, r2
 800057e:	fa01 fe03 	lsl.w	lr, r1, r3
 8000582:	ea40 000e 	orr.w	r0, r0, lr
 8000586:	fa21 f102 	lsr.w	r1, r1, r2
 800058a:	4414      	add	r4, r2
 800058c:	e6bd      	b.n	800030a <__adddf3+0xe6>
 800058e:	bf00      	nop

08000590 <__aeabi_dmul>:
 8000590:	b570      	push	{r4, r5, r6, lr}
 8000592:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000596:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 800059a:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800059e:	bf1d      	ittte	ne
 80005a0:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80005a4:	ea94 0f0c 	teqne	r4, ip
 80005a8:	ea95 0f0c 	teqne	r5, ip
 80005ac:	f000 f8de 	bleq	800076c <__aeabi_dmul+0x1dc>
 80005b0:	442c      	add	r4, r5
 80005b2:	ea81 0603 	eor.w	r6, r1, r3
 80005b6:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 80005ba:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 80005be:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 80005c2:	bf18      	it	ne
 80005c4:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 80005c8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80005cc:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80005d0:	d038      	beq.n	8000644 <__aeabi_dmul+0xb4>
 80005d2:	fba0 ce02 	umull	ip, lr, r0, r2
 80005d6:	f04f 0500 	mov.w	r5, #0
 80005da:	fbe1 e502 	umlal	lr, r5, r1, r2
 80005de:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 80005e2:	fbe0 e503 	umlal	lr, r5, r0, r3
 80005e6:	f04f 0600 	mov.w	r6, #0
 80005ea:	fbe1 5603 	umlal	r5, r6, r1, r3
 80005ee:	f09c 0f00 	teq	ip, #0
 80005f2:	bf18      	it	ne
 80005f4:	f04e 0e01 	orrne.w	lr, lr, #1
 80005f8:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 80005fc:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000600:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 8000604:	d204      	bcs.n	8000610 <__aeabi_dmul+0x80>
 8000606:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 800060a:	416d      	adcs	r5, r5
 800060c:	eb46 0606 	adc.w	r6, r6, r6
 8000610:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 8000614:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000618:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 800061c:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000620:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 8000624:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000628:	bf88      	it	hi
 800062a:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 800062e:	d81e      	bhi.n	800066e <__aeabi_dmul+0xde>
 8000630:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 8000634:	bf08      	it	eq
 8000636:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 800063a:	f150 0000 	adcs.w	r0, r0, #0
 800063e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000642:	bd70      	pop	{r4, r5, r6, pc}
 8000644:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 8000648:	ea46 0101 	orr.w	r1, r6, r1
 800064c:	ea40 0002 	orr.w	r0, r0, r2
 8000650:	ea81 0103 	eor.w	r1, r1, r3
 8000654:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000658:	bfc2      	ittt	gt
 800065a:	ebd4 050c 	rsbsgt	r5, r4, ip
 800065e:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000662:	bd70      	popgt	{r4, r5, r6, pc}
 8000664:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000668:	f04f 0e00 	mov.w	lr, #0
 800066c:	3c01      	subs	r4, #1
 800066e:	f300 80ab 	bgt.w	80007c8 <__aeabi_dmul+0x238>
 8000672:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 8000676:	bfde      	ittt	le
 8000678:	2000      	movle	r0, #0
 800067a:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 800067e:	bd70      	pople	{r4, r5, r6, pc}
 8000680:	f1c4 0400 	rsb	r4, r4, #0
 8000684:	3c20      	subs	r4, #32
 8000686:	da35      	bge.n	80006f4 <__aeabi_dmul+0x164>
 8000688:	340c      	adds	r4, #12
 800068a:	dc1b      	bgt.n	80006c4 <__aeabi_dmul+0x134>
 800068c:	f104 0414 	add.w	r4, r4, #20
 8000690:	f1c4 0520 	rsb	r5, r4, #32
 8000694:	fa00 f305 	lsl.w	r3, r0, r5
 8000698:	fa20 f004 	lsr.w	r0, r0, r4
 800069c:	fa01 f205 	lsl.w	r2, r1, r5
 80006a0:	ea40 0002 	orr.w	r0, r0, r2
 80006a4:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 80006a8:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80006ac:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80006b0:	fa21 f604 	lsr.w	r6, r1, r4
 80006b4:	eb42 0106 	adc.w	r1, r2, r6
 80006b8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006bc:	bf08      	it	eq
 80006be:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006c2:	bd70      	pop	{r4, r5, r6, pc}
 80006c4:	f1c4 040c 	rsb	r4, r4, #12
 80006c8:	f1c4 0520 	rsb	r5, r4, #32
 80006cc:	fa00 f304 	lsl.w	r3, r0, r4
 80006d0:	fa20 f005 	lsr.w	r0, r0, r5
 80006d4:	fa01 f204 	lsl.w	r2, r1, r4
 80006d8:	ea40 0002 	orr.w	r0, r0, r2
 80006dc:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80006e0:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80006e4:	f141 0100 	adc.w	r1, r1, #0
 80006e8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006ec:	bf08      	it	eq
 80006ee:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006f2:	bd70      	pop	{r4, r5, r6, pc}
 80006f4:	f1c4 0520 	rsb	r5, r4, #32
 80006f8:	fa00 f205 	lsl.w	r2, r0, r5
 80006fc:	ea4e 0e02 	orr.w	lr, lr, r2
 8000700:	fa20 f304 	lsr.w	r3, r0, r4
 8000704:	fa01 f205 	lsl.w	r2, r1, r5
 8000708:	ea43 0302 	orr.w	r3, r3, r2
 800070c:	fa21 f004 	lsr.w	r0, r1, r4
 8000710:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000714:	fa21 f204 	lsr.w	r2, r1, r4
 8000718:	ea20 0002 	bic.w	r0, r0, r2
 800071c:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000720:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000724:	bf08      	it	eq
 8000726:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800072a:	bd70      	pop	{r4, r5, r6, pc}
 800072c:	f094 0f00 	teq	r4, #0
 8000730:	d10f      	bne.n	8000752 <__aeabi_dmul+0x1c2>
 8000732:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 8000736:	0040      	lsls	r0, r0, #1
 8000738:	eb41 0101 	adc.w	r1, r1, r1
 800073c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000740:	bf08      	it	eq
 8000742:	3c01      	subeq	r4, #1
 8000744:	d0f7      	beq.n	8000736 <__aeabi_dmul+0x1a6>
 8000746:	ea41 0106 	orr.w	r1, r1, r6
 800074a:	f095 0f00 	teq	r5, #0
 800074e:	bf18      	it	ne
 8000750:	4770      	bxne	lr
 8000752:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 8000756:	0052      	lsls	r2, r2, #1
 8000758:	eb43 0303 	adc.w	r3, r3, r3
 800075c:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 8000760:	bf08      	it	eq
 8000762:	3d01      	subeq	r5, #1
 8000764:	d0f7      	beq.n	8000756 <__aeabi_dmul+0x1c6>
 8000766:	ea43 0306 	orr.w	r3, r3, r6
 800076a:	4770      	bx	lr
 800076c:	ea94 0f0c 	teq	r4, ip
 8000770:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000774:	bf18      	it	ne
 8000776:	ea95 0f0c 	teqne	r5, ip
 800077a:	d00c      	beq.n	8000796 <__aeabi_dmul+0x206>
 800077c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000780:	bf18      	it	ne
 8000782:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000786:	d1d1      	bne.n	800072c <__aeabi_dmul+0x19c>
 8000788:	ea81 0103 	eor.w	r1, r1, r3
 800078c:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000790:	f04f 0000 	mov.w	r0, #0
 8000794:	bd70      	pop	{r4, r5, r6, pc}
 8000796:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 800079a:	bf06      	itte	eq
 800079c:	4610      	moveq	r0, r2
 800079e:	4619      	moveq	r1, r3
 80007a0:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007a4:	d019      	beq.n	80007da <__aeabi_dmul+0x24a>
 80007a6:	ea94 0f0c 	teq	r4, ip
 80007aa:	d102      	bne.n	80007b2 <__aeabi_dmul+0x222>
 80007ac:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80007b0:	d113      	bne.n	80007da <__aeabi_dmul+0x24a>
 80007b2:	ea95 0f0c 	teq	r5, ip
 80007b6:	d105      	bne.n	80007c4 <__aeabi_dmul+0x234>
 80007b8:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 80007bc:	bf1c      	itt	ne
 80007be:	4610      	movne	r0, r2
 80007c0:	4619      	movne	r1, r3
 80007c2:	d10a      	bne.n	80007da <__aeabi_dmul+0x24a>
 80007c4:	ea81 0103 	eor.w	r1, r1, r3
 80007c8:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007cc:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 80007d0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80007d4:	f04f 0000 	mov.w	r0, #0
 80007d8:	bd70      	pop	{r4, r5, r6, pc}
 80007da:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 80007de:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 80007e2:	bd70      	pop	{r4, r5, r6, pc}

080007e4 <__aeabi_ddiv>:
 80007e4:	b570      	push	{r4, r5, r6, lr}
 80007e6:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80007ea:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 80007ee:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80007f2:	bf1d      	ittte	ne
 80007f4:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80007f8:	ea94 0f0c 	teqne	r4, ip
 80007fc:	ea95 0f0c 	teqne	r5, ip
 8000800:	f000 f8a7 	bleq	8000952 <__aeabi_ddiv+0x16e>
 8000804:	eba4 0405 	sub.w	r4, r4, r5
 8000808:	ea81 0e03 	eor.w	lr, r1, r3
 800080c:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000810:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000814:	f000 8088 	beq.w	8000928 <__aeabi_ddiv+0x144>
 8000818:	ea4f 3303 	mov.w	r3, r3, lsl #12
 800081c:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000820:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 8000824:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000828:	ea4f 2202 	mov.w	r2, r2, lsl #8
 800082c:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000830:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 8000834:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000838:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 800083c:	429d      	cmp	r5, r3
 800083e:	bf08      	it	eq
 8000840:	4296      	cmpeq	r6, r2
 8000842:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 8000846:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 800084a:	d202      	bcs.n	8000852 <__aeabi_ddiv+0x6e>
 800084c:	085b      	lsrs	r3, r3, #1
 800084e:	ea4f 0232 	mov.w	r2, r2, rrx
 8000852:	1ab6      	subs	r6, r6, r2
 8000854:	eb65 0503 	sbc.w	r5, r5, r3
 8000858:	085b      	lsrs	r3, r3, #1
 800085a:	ea4f 0232 	mov.w	r2, r2, rrx
 800085e:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 8000862:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 8000866:	ebb6 0e02 	subs.w	lr, r6, r2
 800086a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800086e:	bf22      	ittt	cs
 8000870:	1ab6      	subcs	r6, r6, r2
 8000872:	4675      	movcs	r5, lr
 8000874:	ea40 000c 	orrcs.w	r0, r0, ip
 8000878:	085b      	lsrs	r3, r3, #1
 800087a:	ea4f 0232 	mov.w	r2, r2, rrx
 800087e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000882:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000886:	bf22      	ittt	cs
 8000888:	1ab6      	subcs	r6, r6, r2
 800088a:	4675      	movcs	r5, lr
 800088c:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000890:	085b      	lsrs	r3, r3, #1
 8000892:	ea4f 0232 	mov.w	r2, r2, rrx
 8000896:	ebb6 0e02 	subs.w	lr, r6, r2
 800089a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800089e:	bf22      	ittt	cs
 80008a0:	1ab6      	subcs	r6, r6, r2
 80008a2:	4675      	movcs	r5, lr
 80008a4:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80008a8:	085b      	lsrs	r3, r3, #1
 80008aa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ae:	ebb6 0e02 	subs.w	lr, r6, r2
 80008b2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008b6:	bf22      	ittt	cs
 80008b8:	1ab6      	subcs	r6, r6, r2
 80008ba:	4675      	movcs	r5, lr
 80008bc:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 80008c0:	ea55 0e06 	orrs.w	lr, r5, r6
 80008c4:	d018      	beq.n	80008f8 <__aeabi_ddiv+0x114>
 80008c6:	ea4f 1505 	mov.w	r5, r5, lsl #4
 80008ca:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 80008ce:	ea4f 1606 	mov.w	r6, r6, lsl #4
 80008d2:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 80008d6:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 80008da:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 80008de:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 80008e2:	d1c0      	bne.n	8000866 <__aeabi_ddiv+0x82>
 80008e4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80008e8:	d10b      	bne.n	8000902 <__aeabi_ddiv+0x11e>
 80008ea:	ea41 0100 	orr.w	r1, r1, r0
 80008ee:	f04f 0000 	mov.w	r0, #0
 80008f2:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 80008f6:	e7b6      	b.n	8000866 <__aeabi_ddiv+0x82>
 80008f8:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80008fc:	bf04      	itt	eq
 80008fe:	4301      	orreq	r1, r0
 8000900:	2000      	moveq	r0, #0
 8000902:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000906:	bf88      	it	hi
 8000908:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 800090c:	f63f aeaf 	bhi.w	800066e <__aeabi_dmul+0xde>
 8000910:	ebb5 0c03 	subs.w	ip, r5, r3
 8000914:	bf04      	itt	eq
 8000916:	ebb6 0c02 	subseq.w	ip, r6, r2
 800091a:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 800091e:	f150 0000 	adcs.w	r0, r0, #0
 8000922:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000926:	bd70      	pop	{r4, r5, r6, pc}
 8000928:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 800092c:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000930:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 8000934:	bfc2      	ittt	gt
 8000936:	ebd4 050c 	rsbsgt	r5, r4, ip
 800093a:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800093e:	bd70      	popgt	{r4, r5, r6, pc}
 8000940:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000944:	f04f 0e00 	mov.w	lr, #0
 8000948:	3c01      	subs	r4, #1
 800094a:	e690      	b.n	800066e <__aeabi_dmul+0xde>
 800094c:	ea45 0e06 	orr.w	lr, r5, r6
 8000950:	e68d      	b.n	800066e <__aeabi_dmul+0xde>
 8000952:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000956:	ea94 0f0c 	teq	r4, ip
 800095a:	bf08      	it	eq
 800095c:	ea95 0f0c 	teqeq	r5, ip
 8000960:	f43f af3b 	beq.w	80007da <__aeabi_dmul+0x24a>
 8000964:	ea94 0f0c 	teq	r4, ip
 8000968:	d10a      	bne.n	8000980 <__aeabi_ddiv+0x19c>
 800096a:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800096e:	f47f af34 	bne.w	80007da <__aeabi_dmul+0x24a>
 8000972:	ea95 0f0c 	teq	r5, ip
 8000976:	f47f af25 	bne.w	80007c4 <__aeabi_dmul+0x234>
 800097a:	4610      	mov	r0, r2
 800097c:	4619      	mov	r1, r3
 800097e:	e72c      	b.n	80007da <__aeabi_dmul+0x24a>
 8000980:	ea95 0f0c 	teq	r5, ip
 8000984:	d106      	bne.n	8000994 <__aeabi_ddiv+0x1b0>
 8000986:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 800098a:	f43f aefd 	beq.w	8000788 <__aeabi_dmul+0x1f8>
 800098e:	4610      	mov	r0, r2
 8000990:	4619      	mov	r1, r3
 8000992:	e722      	b.n	80007da <__aeabi_dmul+0x24a>
 8000994:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000998:	bf18      	it	ne
 800099a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800099e:	f47f aec5 	bne.w	800072c <__aeabi_dmul+0x19c>
 80009a2:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80009a6:	f47f af0d 	bne.w	80007c4 <__aeabi_dmul+0x234>
 80009aa:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 80009ae:	f47f aeeb 	bne.w	8000788 <__aeabi_dmul+0x1f8>
 80009b2:	e712      	b.n	80007da <__aeabi_dmul+0x24a>

080009b4 <__aeabi_d2f>:
 80009b4:	ea4f 0241 	mov.w	r2, r1, lsl #1
 80009b8:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 80009bc:	bf24      	itt	cs
 80009be:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 80009c2:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 80009c6:	d90d      	bls.n	80009e4 <__aeabi_d2f+0x30>
 80009c8:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 80009cc:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 80009d0:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 80009d4:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 80009d8:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 80009dc:	bf08      	it	eq
 80009de:	f020 0001 	biceq.w	r0, r0, #1
 80009e2:	4770      	bx	lr
 80009e4:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 80009e8:	d121      	bne.n	8000a2e <__aeabi_d2f+0x7a>
 80009ea:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 80009ee:	bfbc      	itt	lt
 80009f0:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 80009f4:	4770      	bxlt	lr
 80009f6:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009fa:	ea4f 5252 	mov.w	r2, r2, lsr #21
 80009fe:	f1c2 0218 	rsb	r2, r2, #24
 8000a02:	f1c2 0c20 	rsb	ip, r2, #32
 8000a06:	fa10 f30c 	lsls.w	r3, r0, ip
 8000a0a:	fa20 f002 	lsr.w	r0, r0, r2
 8000a0e:	bf18      	it	ne
 8000a10:	f040 0001 	orrne.w	r0, r0, #1
 8000a14:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a18:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000a1c:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000a20:	ea40 000c 	orr.w	r0, r0, ip
 8000a24:	fa23 f302 	lsr.w	r3, r3, r2
 8000a28:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000a2c:	e7cc      	b.n	80009c8 <__aeabi_d2f+0x14>
 8000a2e:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000a32:	d107      	bne.n	8000a44 <__aeabi_d2f+0x90>
 8000a34:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000a38:	bf1e      	ittt	ne
 8000a3a:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000a3e:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000a42:	4770      	bxne	lr
 8000a44:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000a48:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000a4c:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000a50:	4770      	bx	lr
 8000a52:	bf00      	nop

08000a54 <_ZN3Ang7raw2radEt>:

  void elecAngVel();

  void mechAngleVelLPF();
  
  float raw2rad(uint16_t raw){
 8000a54:	b480      	push	{r7}
 8000a56:	b083      	sub	sp, #12
 8000a58:	af00      	add	r7, sp, #0
 8000a5a:	6078      	str	r0, [r7, #4]
 8000a5c:	460b      	mov	r3, r1
 8000a5e:	807b      	strh	r3, [r7, #2]
    return static_cast<float>(raw) * user2pi / 4096.0f;
 8000a60:	887b      	ldrh	r3, [r7, #2]
 8000a62:	ee07 3a90 	vmov	s15, r3
 8000a66:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8000a6a:	ed9f 7a08 	vldr	s14, [pc, #32]	@ 8000a8c <_ZN3Ang7raw2radEt+0x38>
 8000a6e:	ee67 7a87 	vmul.f32	s15, s15, s14
 8000a72:	ed9f 7a07 	vldr	s14, [pc, #28]	@ 8000a90 <_ZN3Ang7raw2radEt+0x3c>
 8000a76:	eec7 6a87 	vdiv.f32	s13, s15, s14
 8000a7a:	eef0 7a66 	vmov.f32	s15, s13
  }
 8000a7e:	eeb0 0a67 	vmov.f32	s0, s15
 8000a82:	370c      	adds	r7, #12
 8000a84:	46bd      	mov	sp, r7
 8000a86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a8a:	4770      	bx	lr
 8000a8c:	40c90fdb 	.word	0x40c90fdb
 8000a90:	45800000 	.word	0x45800000
 8000a94:	00000000 	.word	0x00000000

08000a98 <_ZN3Ang8raw2radsEs>:
  
  float raw2rads(int16_t raw){
 8000a98:	b5b0      	push	{r4, r5, r7, lr}
 8000a9a:	b082      	sub	sp, #8
 8000a9c:	af00      	add	r7, sp, #0
 8000a9e:	6078      	str	r0, [r7, #4]
 8000aa0:	460b      	mov	r3, r1
 8000aa2:	807b      	strh	r3, [r7, #2]
    return static_cast<float>(raw) * user2pi / 4096.0f / (TASK_TIME * static_cast<float>(compTime));
 8000aa4:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8000aa8:	ee07 3a90 	vmov	s15, r3
 8000aac:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8000ab0:	ed9f 7a1b 	vldr	s14, [pc, #108]	@ 8000b20 <_ZN3Ang8raw2radsEs+0x88>
 8000ab4:	ee67 7a87 	vmul.f32	s15, s15, s14
 8000ab8:	ed9f 7a1a 	vldr	s14, [pc, #104]	@ 8000b24 <_ZN3Ang8raw2radsEs+0x8c>
 8000abc:	eec7 6a87 	vdiv.f32	s13, s15, s14
 8000ac0:	ee16 0a90 	vmov	r0, s13
 8000ac4:	f7ff fd0c 	bl	80004e0 <__aeabi_f2d>
 8000ac8:	4604      	mov	r4, r0
 8000aca:	460d      	mov	r5, r1
 8000acc:	687b      	ldr	r3, [r7, #4]
 8000ace:	7b9b      	ldrb	r3, [r3, #14]
 8000ad0:	ee07 3a90 	vmov	s15, r3
 8000ad4:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8000ad8:	ee17 0a90 	vmov	r0, s15
 8000adc:	f7ff fd00 	bl	80004e0 <__aeabi_f2d>
 8000ae0:	a30d      	add	r3, pc, #52	@ (adr r3, 8000b18 <_ZN3Ang8raw2radsEs+0x80>)
 8000ae2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000ae6:	f7ff fd53 	bl	8000590 <__aeabi_dmul>
 8000aea:	4602      	mov	r2, r0
 8000aec:	460b      	mov	r3, r1
 8000aee:	4620      	mov	r0, r4
 8000af0:	4629      	mov	r1, r5
 8000af2:	f7ff fe77 	bl	80007e4 <__aeabi_ddiv>
 8000af6:	4602      	mov	r2, r0
 8000af8:	460b      	mov	r3, r1
 8000afa:	4610      	mov	r0, r2
 8000afc:	4619      	mov	r1, r3
 8000afe:	f7ff ff59 	bl	80009b4 <__aeabi_d2f>
 8000b02:	4603      	mov	r3, r0
 8000b04:	ee07 3a90 	vmov	s15, r3
  }
 8000b08:	eeb0 0a67 	vmov.f32	s0, s15
 8000b0c:	3708      	adds	r7, #8
 8000b0e:	46bd      	mov	sp, r7
 8000b10:	bdb0      	pop	{r4, r5, r7, pc}
 8000b12:	bf00      	nop
 8000b14:	f3af 8000 	nop.w
 8000b18:	cd630163 	.word	0xcd630163
 8000b1c:	3f0a3618 	.word	0x3f0a3618
 8000b20:	40c90fdb 	.word	0x40c90fdb
 8000b24:	45800000 	.word	0x45800000

08000b28 <_ZN3AngC1ER19__I2C_HandleTypeDef>:
#include "param.h"
#include "user_task.h"

extern Ang ang;

Ang::Ang(I2C_HandleTypeDef& i2cHandle)
 8000b28:	b580      	push	{r7, lr}
 8000b2a:	b082      	sub	sp, #8
 8000b2c:	af00      	add	r7, sp, #0
 8000b2e:	6078      	str	r0, [r7, #4]
 8000b30:	6039      	str	r1, [r7, #0]
  : hi2c1(i2cHandle), readStart(false), actAngle(0.0f), i2c_rx_complete(false), i2c_tx_complete(false),
    rawAng(0), rawAngPast(0), diffRaw(0), data(std::make_unique<angData>()) {}
 8000b32:	687b      	ldr	r3, [r7, #4]
 8000b34:	4618      	mov	r0, r3
 8000b36:	f000 fa7e 	bl	8001036 <_ZSt11make_uniqueIN3Ang7angDataEJEENSt8__detail9_MakeUniqIT_E15__single_objectEDpOT0_>
 8000b3a:	687b      	ldr	r3, [r7, #4]
 8000b3c:	4a17      	ldr	r2, [pc, #92]	@ (8000b9c <_ZN3AngC1ER19__I2C_HandleTypeDef+0x74>)
 8000b3e:	605a      	str	r2, [r3, #4]
  : hi2c1(i2cHandle), readStart(false), actAngle(0.0f), i2c_rx_complete(false), i2c_tx_complete(false),
 8000b40:	687b      	ldr	r3, [r7, #4]
 8000b42:	683a      	ldr	r2, [r7, #0]
 8000b44:	609a      	str	r2, [r3, #8]
 8000b46:	687b      	ldr	r3, [r7, #4]
 8000b48:	2200      	movs	r2, #0
 8000b4a:	731a      	strb	r2, [r3, #12]
    rawAng(0), rawAngPast(0), diffRaw(0), data(std::make_unique<angData>()) {}
 8000b4c:	687b      	ldr	r3, [r7, #4]
 8000b4e:	2200      	movs	r2, #0
 8000b50:	735a      	strb	r2, [r3, #13]
 8000b52:	687b      	ldr	r3, [r7, #4]
 8000b54:	2200      	movs	r2, #0
 8000b56:	739a      	strb	r2, [r3, #14]
  : hi2c1(i2cHandle), readStart(false), actAngle(0.0f), i2c_rx_complete(false), i2c_tx_complete(false),
 8000b58:	687b      	ldr	r3, [r7, #4]
 8000b5a:	f04f 0200 	mov.w	r2, #0
 8000b5e:	611a      	str	r2, [r3, #16]
    rawAng(0), rawAngPast(0), diffRaw(0), data(std::make_unique<angData>()) {}
 8000b60:	687b      	ldr	r3, [r7, #4]
 8000b62:	2200      	movs	r2, #0
 8000b64:	82da      	strh	r2, [r3, #22]
 8000b66:	687b      	ldr	r3, [r7, #4]
 8000b68:	2200      	movs	r2, #0
 8000b6a:	831a      	strh	r2, [r3, #24]
 8000b6c:	687b      	ldr	r3, [r7, #4]
 8000b6e:	2200      	movs	r2, #0
 8000b70:	851a      	strh	r2, [r3, #40]	@ 0x28
  : hi2c1(i2cHandle), readStart(false), actAngle(0.0f), i2c_rx_complete(false), i2c_tx_complete(false),
 8000b72:	687b      	ldr	r3, [r7, #4]
 8000b74:	2200      	movs	r2, #0
 8000b76:	f883 202a 	strb.w	r2, [r3, #42]	@ 0x2a
 8000b7a:	687b      	ldr	r3, [r7, #4]
 8000b7c:	2200      	movs	r2, #0
 8000b7e:	f883 202b 	strb.w	r2, [r3, #43]	@ 0x2b
    rawAng(0), rawAngPast(0), diffRaw(0), data(std::make_unique<angData>()) {}
 8000b82:	687b      	ldr	r3, [r7, #4]
 8000b84:	f04f 0200 	mov.w	r2, #0
 8000b88:	62da      	str	r2, [r3, #44]	@ 0x2c
 8000b8a:	687b      	ldr	r3, [r7, #4]
 8000b8c:	2200      	movs	r2, #0
 8000b8e:	861a      	strh	r2, [r3, #48]	@ 0x30
 8000b90:	687b      	ldr	r3, [r7, #4]
 8000b92:	4618      	mov	r0, r3
 8000b94:	3708      	adds	r7, #8
 8000b96:	46bd      	mov	sp, r7
 8000b98:	bd80      	pop	{r7, pc}
 8000b9a:	bf00      	nop
 8000b9c:	42480000 	.word	0x42480000

08000ba0 <_ZN3Ang4readEv>:

void Ang::read() {
 8000ba0:	b580      	push	{r7, lr}
 8000ba2:	b084      	sub	sp, #16
 8000ba4:	af00      	add	r7, sp, #0
 8000ba6:	6078      	str	r0, [r7, #4]
  if (!readStart) {
 8000ba8:	687b      	ldr	r3, [r7, #4]
 8000baa:	7b1b      	ldrb	r3, [r3, #12]
 8000bac:	f083 0301 	eor.w	r3, r3, #1
 8000bb0:	b2db      	uxtb	r3, r3
 8000bb2:	2b00      	cmp	r3, #0
 8000bb4:	d00c      	beq.n	8000bd0 <_ZN3Ang4readEv+0x30>
    uint8_t readRegAddr = 0x0C;
 8000bb6:	230c      	movs	r3, #12
 8000bb8:	73fb      	strb	r3, [r7, #15]
    HAL_I2C_Master_Transmit_DMA(&hi2c1, AS5600ADDR, &readRegAddr, 1);
 8000bba:	687b      	ldr	r3, [r7, #4]
 8000bbc:	6898      	ldr	r0, [r3, #8]
 8000bbe:	f107 020f 	add.w	r2, r7, #15
 8000bc2:	2301      	movs	r3, #1
 8000bc4:	216c      	movs	r1, #108	@ 0x6c
 8000bc6:	f006 f993 	bl	8006ef0 <HAL_I2C_Master_Transmit_DMA>
    readStart = true;
 8000bca:	687b      	ldr	r3, [r7, #4]
 8000bcc:	2201      	movs	r2, #1
 8000bce:	731a      	strb	r2, [r3, #12]
  }
}
 8000bd0:	bf00      	nop
 8000bd2:	3710      	adds	r7, #16
 8000bd4:	46bd      	mov	sp, r7
 8000bd6:	bd80      	pop	{r7, pc}

08000bd8 <_ZN3Ang7receiveEv>:

void Ang::receive() {
 8000bd8:	b580      	push	{r7, lr}
 8000bda:	b082      	sub	sp, #8
 8000bdc:	af00      	add	r7, sp, #0
 8000bde:	6078      	str	r0, [r7, #4]
  if (i2c_tx_complete) {
 8000be0:	687b      	ldr	r3, [r7, #4]
 8000be2:	f893 302a 	ldrb.w	r3, [r3, #42]	@ 0x2a
 8000be6:	b25b      	sxtb	r3, r3
 8000be8:	2b00      	cmp	r3, #0
 8000bea:	bf14      	ite	ne
 8000bec:	2301      	movne	r3, #1
 8000bee:	2300      	moveq	r3, #0
 8000bf0:	b2db      	uxtb	r3, r3
 8000bf2:	2b00      	cmp	r3, #0
 8000bf4:	d00c      	beq.n	8000c10 <_ZN3Ang7receiveEv+0x38>
    HAL_I2C_Master_Receive_DMA(&hi2c1, AS5600ADDR, rawEnc, 2);
 8000bf6:	687b      	ldr	r3, [r7, #4]
 8000bf8:	6898      	ldr	r0, [r3, #8]
 8000bfa:	687b      	ldr	r3, [r7, #4]
 8000bfc:	f103 0214 	add.w	r2, r3, #20
 8000c00:	2302      	movs	r3, #2
 8000c02:	216c      	movs	r1, #108	@ 0x6c
 8000c04:	f006 fa88 	bl	8007118 <HAL_I2C_Master_Receive_DMA>
    i2c_tx_complete = false;
 8000c08:	687b      	ldr	r3, [r7, #4]
 8000c0a:	2200      	movs	r2, #0
 8000c0c:	f883 202a 	strb.w	r2, [r3, #42]	@ 0x2a
  }
}
 8000c10:	bf00      	nop
 8000c12:	3708      	adds	r7, #8
 8000c14:	46bd      	mov	sp, r7
 8000c16:	bd80      	pop	{r7, pc}

08000c18 <_ZN3Ang8getAngleEv>:

void Ang::getAngle() {
 8000c18:	b5b0      	push	{r4, r5, r7, lr}
 8000c1a:	b082      	sub	sp, #8
 8000c1c:	af00      	add	r7, sp, #0
 8000c1e:	6078      	str	r0, [r7, #4]
  read();
 8000c20:	6878      	ldr	r0, [r7, #4]
 8000c22:	f7ff ffbd 	bl	8000ba0 <_ZN3Ang4readEv>
  receive();
 8000c26:	6878      	ldr	r0, [r7, #4]
 8000c28:	f7ff ffd6 	bl	8000bd8 <_ZN3Ang7receiveEv>

  if (i2c_rx_complete) {
 8000c2c:	687b      	ldr	r3, [r7, #4]
 8000c2e:	f893 302b 	ldrb.w	r3, [r3, #43]	@ 0x2b
 8000c32:	b25b      	sxtb	r3, r3
 8000c34:	2b00      	cmp	r3, #0
 8000c36:	bf14      	ite	ne
 8000c38:	2301      	movne	r3, #1
 8000c3a:	2300      	moveq	r3, #0
 8000c3c:	b2db      	uxtb	r3, r3
 8000c3e:	2b00      	cmp	r3, #0
 8000c40:	d033      	beq.n	8000caa <_ZN3Ang8getAngleEv+0x92>
    rawAngPast = rawAng;
 8000c42:	687b      	ldr	r3, [r7, #4]
 8000c44:	8ada      	ldrh	r2, [r3, #22]
 8000c46:	687b      	ldr	r3, [r7, #4]
 8000c48:	831a      	strh	r2, [r3, #24]
    rawAng = static_cast<uint16_t>(rawEnc[0] << 8) | rawEnc[1];
 8000c4a:	687b      	ldr	r3, [r7, #4]
 8000c4c:	7d1b      	ldrb	r3, [r3, #20]
 8000c4e:	021b      	lsls	r3, r3, #8
 8000c50:	b29b      	uxth	r3, r3
 8000c52:	687a      	ldr	r2, [r7, #4]
 8000c54:	7d52      	ldrb	r2, [r2, #21]
 8000c56:	4313      	orrs	r3, r2
 8000c58:	b29a      	uxth	r2, r3
 8000c5a:	687b      	ldr	r3, [r7, #4]
 8000c5c:	82da      	strh	r2, [r3, #22]
    mechAngPast = data->mechAng;
 8000c5e:	687b      	ldr	r3, [r7, #4]
 8000c60:	4618      	mov	r0, r3
 8000c62:	f000 fa05 	bl	8001070 <_ZNKSt10unique_ptrIN3Ang7angDataESt14default_deleteIS1_EEptEv>
 8000c66:	4603      	mov	r3, r0
 8000c68:	689a      	ldr	r2, [r3, #8]
 8000c6a:	687b      	ldr	r3, [r7, #4]
 8000c6c:	61da      	str	r2, [r3, #28]
    data->mechAng = raw2rad(rawAng);
 8000c6e:	687b      	ldr	r3, [r7, #4]
 8000c70:	8add      	ldrh	r5, [r3, #22]
 8000c72:	687b      	ldr	r3, [r7, #4]
 8000c74:	4618      	mov	r0, r3
 8000c76:	f000 f9fb 	bl	8001070 <_ZNKSt10unique_ptrIN3Ang7angDataESt14default_deleteIS1_EEptEv>
 8000c7a:	4604      	mov	r4, r0
 8000c7c:	4629      	mov	r1, r5
 8000c7e:	6878      	ldr	r0, [r7, #4]
 8000c80:	f7ff fee8 	bl	8000a54 <_ZN3Ang7raw2radEt>
 8000c84:	eef0 7a40 	vmov.f32	s15, s0
 8000c88:	edc4 7a02 	vstr	s15, [r4, #8]
    
    readStart = false;
 8000c8c:	687b      	ldr	r3, [r7, #4]
 8000c8e:	2200      	movs	r2, #0
 8000c90:	731a      	strb	r2, [r3, #12]
    i2c_rx_complete = false;
 8000c92:	687b      	ldr	r3, [r7, #4]
 8000c94:	2200      	movs	r2, #0
 8000c96:	f883 202b 	strb.w	r2, [r3, #43]	@ 0x2b
    // 速度時間割りのためのカウンタ保存
    compTime = comp;
 8000c9a:	687b      	ldr	r3, [r7, #4]
 8000c9c:	7b5a      	ldrb	r2, [r3, #13]
 8000c9e:	687b      	ldr	r3, [r7, #4]
 8000ca0:	739a      	strb	r2, [r3, #14]
    comp = 0;
 8000ca2:	687b      	ldr	r3, [r7, #4]
 8000ca4:	2200      	movs	r2, #0
 8000ca6:	735a      	strb	r2, [r3, #13]

  } else ++comp;

}
 8000ca8:	e005      	b.n	8000cb6 <_ZN3Ang8getAngleEv+0x9e>
  } else ++comp;
 8000caa:	687b      	ldr	r3, [r7, #4]
 8000cac:	7b5b      	ldrb	r3, [r3, #13]
 8000cae:	3301      	adds	r3, #1
 8000cb0:	b2da      	uxtb	r2, r3
 8000cb2:	687b      	ldr	r3, [r7, #4]
 8000cb4:	735a      	strb	r2, [r3, #13]
}
 8000cb6:	bf00      	nop
 8000cb8:	3708      	adds	r7, #8
 8000cba:	46bd      	mov	sp, r7
 8000cbc:	bdb0      	pop	{r4, r5, r7, pc}

08000cbe <_ZN3Ang6getVelEv>:

void Ang::getVel() {
 8000cbe:	b5b0      	push	{r4, r5, r7, lr}
 8000cc0:	b082      	sub	sp, #8
 8000cc2:	af00      	add	r7, sp, #0
 8000cc4:	6078      	str	r0, [r7, #4]
  if (comp) {
 8000cc6:	687b      	ldr	r3, [r7, #4]
 8000cc8:	7b5b      	ldrb	r3, [r3, #13]
 8000cca:	2b00      	cmp	r3, #0
 8000ccc:	d13c      	bne.n	8000d48 <_ZN3Ang6getVelEv+0x8a>
    // 更新なしのため速度更新不要
  } else {
    // 速度計算
    diff = static_cast<int16_t>(rawAng - rawAngPast);
 8000cce:	687b      	ldr	r3, [r7, #4]
 8000cd0:	8ada      	ldrh	r2, [r3, #22]
 8000cd2:	687b      	ldr	r3, [r7, #4]
 8000cd4:	8b1b      	ldrh	r3, [r3, #24]
 8000cd6:	1ad3      	subs	r3, r2, r3
 8000cd8:	b29b      	uxth	r3, r3
 8000cda:	b21a      	sxth	r2, r3
 8000cdc:	687b      	ldr	r3, [r7, #4]
 8000cde:	841a      	strh	r2, [r3, #32]

    //HAL_GPIO_TogglePin(GPIOA, GPIO_PIN_8);
    if (diff > 2048) {
 8000ce0:	687b      	ldr	r3, [r7, #4]
 8000ce2:	f9b3 3020 	ldrsh.w	r3, [r3, #32]
 8000ce6:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8000cea:	dd0a      	ble.n	8000d02 <_ZN3Ang6getVelEv+0x44>
      diff -= 4096;
 8000cec:	687b      	ldr	r3, [r7, #4]
 8000cee:	f9b3 3020 	ldrsh.w	r3, [r3, #32]
 8000cf2:	b29b      	uxth	r3, r3
 8000cf4:	f5a3 5380 	sub.w	r3, r3, #4096	@ 0x1000
 8000cf8:	b29b      	uxth	r3, r3
 8000cfa:	b21a      	sxth	r2, r3
 8000cfc:	687b      	ldr	r3, [r7, #4]
 8000cfe:	841a      	strh	r2, [r3, #32]
 8000d00:	e00f      	b.n	8000d22 <_ZN3Ang6getVelEv+0x64>
    } else if (diff < -2048) {
 8000d02:	687b      	ldr	r3, [r7, #4]
 8000d04:	f9b3 3020 	ldrsh.w	r3, [r3, #32]
 8000d08:	f513 6f00 	cmn.w	r3, #2048	@ 0x800
 8000d0c:	da09      	bge.n	8000d22 <_ZN3Ang6getVelEv+0x64>
      diff += 4096;
 8000d0e:	687b      	ldr	r3, [r7, #4]
 8000d10:	f9b3 3020 	ldrsh.w	r3, [r3, #32]
 8000d14:	b29b      	uxth	r3, r3
 8000d16:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8000d1a:	b29b      	uxth	r3, r3
 8000d1c:	b21a      	sxth	r2, r3
 8000d1e:	687b      	ldr	r3, [r7, #4]
 8000d20:	841a      	strh	r2, [r3, #32]
    }
    
    data->actVel = raw2rads(diff);
 8000d22:	687b      	ldr	r3, [r7, #4]
 8000d24:	f9b3 5020 	ldrsh.w	r5, [r3, #32]
 8000d28:	687b      	ldr	r3, [r7, #4]
 8000d2a:	4618      	mov	r0, r3
 8000d2c:	f000 f9a0 	bl	8001070 <_ZNKSt10unique_ptrIN3Ang7angDataESt14default_deleteIS1_EEptEv>
 8000d30:	4604      	mov	r4, r0
 8000d32:	4629      	mov	r1, r5
 8000d34:	6878      	ldr	r0, [r7, #4]
 8000d36:	f7ff feaf 	bl	8000a98 <_ZN3Ang8raw2radsEs>
 8000d3a:	eef0 7a40 	vmov.f32	s15, s0
 8000d3e:	edc4 7a04 	vstr	s15, [r4, #16]
    mechAngleVelLPF();
 8000d42:	6878      	ldr	r0, [r7, #4]
 8000d44:	f000 f810 	bl	8000d68 <_ZN3Ang15mechAngleVelLPFEv>
  }
  data->veltemp = diff;
 8000d48:	687b      	ldr	r3, [r7, #4]
 8000d4a:	4618      	mov	r0, r3
 8000d4c:	f000 f990 	bl	8001070 <_ZNKSt10unique_ptrIN3Ang7angDataESt14default_deleteIS1_EEptEv>
 8000d50:	4602      	mov	r2, r0
 8000d52:	687b      	ldr	r3, [r7, #4]
 8000d54:	f9b3 3020 	ldrsh.w	r3, [r3, #32]
 8000d58:	8313      	strh	r3, [r2, #24]
}
 8000d5a:	bf00      	nop
 8000d5c:	3708      	adds	r7, #8
 8000d5e:	46bd      	mov	sp, r7
 8000d60:	bdb0      	pop	{r4, r5, r7, pc}
 8000d62:	0000      	movs	r0, r0
 8000d64:	0000      	movs	r0, r0
	...

08000d68 <_ZN3Ang15mechAngleVelLPFEv>:

void Ang::mechAngleVelLPF(){
 8000d68:	b5b0      	push	{r4, r5, r7, lr}
 8000d6a:	ed2d 8b02 	vpush	{d8}
 8000d6e:	b084      	sub	sp, #16
 8000d70:	af00      	add	r7, sp, #0
 8000d72:	6078      	str	r0, [r7, #4]
  float timeConst, alpha;
  
  timeConst = 1.0f / (user2pi * lpfFreq);
 8000d74:	687b      	ldr	r3, [r7, #4]
 8000d76:	edd3 7a01 	vldr	s15, [r3, #4]
 8000d7a:	ed9f 7a2d 	vldr	s14, [pc, #180]	@ 8000e30 <_ZN3Ang15mechAngleVelLPFEv+0xc8>
 8000d7e:	ee27 7a87 	vmul.f32	s14, s15, s14
 8000d82:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8000d86:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8000d8a:	edc7 7a03 	vstr	s15, [r7, #12]
  alpha = (TASK_TIME * static_cast<float>(compTime)) / timeConst;
 8000d8e:	687b      	ldr	r3, [r7, #4]
 8000d90:	7b9b      	ldrb	r3, [r3, #14]
 8000d92:	ee07 3a90 	vmov	s15, r3
 8000d96:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8000d9a:	ee17 0a90 	vmov	r0, s15
 8000d9e:	f7ff fb9f 	bl	80004e0 <__aeabi_f2d>
 8000da2:	a321      	add	r3, pc, #132	@ (adr r3, 8000e28 <_ZN3Ang15mechAngleVelLPFEv+0xc0>)
 8000da4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000da8:	f7ff fbf2 	bl	8000590 <__aeabi_dmul>
 8000dac:	4602      	mov	r2, r0
 8000dae:	460b      	mov	r3, r1
 8000db0:	4614      	mov	r4, r2
 8000db2:	461d      	mov	r5, r3
 8000db4:	68f8      	ldr	r0, [r7, #12]
 8000db6:	f7ff fb93 	bl	80004e0 <__aeabi_f2d>
 8000dba:	4602      	mov	r2, r0
 8000dbc:	460b      	mov	r3, r1
 8000dbe:	4620      	mov	r0, r4
 8000dc0:	4629      	mov	r1, r5
 8000dc2:	f7ff fd0f 	bl	80007e4 <__aeabi_ddiv>
 8000dc6:	4602      	mov	r2, r0
 8000dc8:	460b      	mov	r3, r1
 8000dca:	4610      	mov	r0, r2
 8000dcc:	4619      	mov	r1, r3
 8000dce:	f7ff fdf1 	bl	80009b4 <__aeabi_d2f>
 8000dd2:	4603      	mov	r3, r0
 8000dd4:	60bb      	str	r3, [r7, #8]
  data->actVelLPF = alpha * data->actVel + (1.0f - alpha) * data->actVelLPF;
 8000dd6:	687b      	ldr	r3, [r7, #4]
 8000dd8:	4618      	mov	r0, r3
 8000dda:	f000 f949 	bl	8001070 <_ZNKSt10unique_ptrIN3Ang7angDataESt14default_deleteIS1_EEptEv>
 8000dde:	4603      	mov	r3, r0
 8000de0:	ed93 7a04 	vldr	s14, [r3, #16]
 8000de4:	edd7 7a02 	vldr	s15, [r7, #8]
 8000de8:	ee67 8a27 	vmul.f32	s17, s14, s15
 8000dec:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8000df0:	edd7 7a02 	vldr	s15, [r7, #8]
 8000df4:	ee37 8a67 	vsub.f32	s16, s14, s15
 8000df8:	687b      	ldr	r3, [r7, #4]
 8000dfa:	4618      	mov	r0, r3
 8000dfc:	f000 f938 	bl	8001070 <_ZNKSt10unique_ptrIN3Ang7angDataESt14default_deleteIS1_EEptEv>
 8000e00:	4603      	mov	r3, r0
 8000e02:	edd3 7a05 	vldr	s15, [r3, #20]
 8000e06:	ee28 8a27 	vmul.f32	s16, s16, s15
 8000e0a:	687b      	ldr	r3, [r7, #4]
 8000e0c:	4618      	mov	r0, r3
 8000e0e:	f000 f92f 	bl	8001070 <_ZNKSt10unique_ptrIN3Ang7angDataESt14default_deleteIS1_EEptEv>
 8000e12:	4603      	mov	r3, r0
 8000e14:	ee78 7a88 	vadd.f32	s15, s17, s16
 8000e18:	edc3 7a05 	vstr	s15, [r3, #20]

}
 8000e1c:	bf00      	nop
 8000e1e:	3710      	adds	r7, #16
 8000e20:	46bd      	mov	sp, r7
 8000e22:	ecbd 8b02 	vpop	{d8}
 8000e26:	bdb0      	pop	{r4, r5, r7, pc}
 8000e28:	cd630163 	.word	0xcd630163
 8000e2c:	3f0a3618 	.word	0x3f0a3618
 8000e30:	40c90fdb 	.word	0x40c90fdb

08000e34 <_ZN3Ang7elecAngEv>:

void Ang::elecAng() {
 8000e34:	b580      	push	{r7, lr}
 8000e36:	ed2d 8b02 	vpush	{d8}
 8000e3a:	b082      	sub	sp, #8
 8000e3c:	af00      	add	r7, sp, #0
 8000e3e:	6078      	str	r0, [r7, #4]
  // comp = 0のときサンプル値更新あり
  // 次の更新まで2周期を補間するので3で割った値を足す
  if (comp == 0) rawElecComp = rawAng;
 8000e40:	687b      	ldr	r3, [r7, #4]
 8000e42:	7b5b      	ldrb	r3, [r3, #13]
 8000e44:	2b00      	cmp	r3, #0
 8000e46:	d104      	bne.n	8000e52 <_ZN3Ang7elecAngEv+0x1e>
 8000e48:	687b      	ldr	r3, [r7, #4]
 8000e4a:	8ada      	ldrh	r2, [r3, #22]
 8000e4c:	687b      	ldr	r3, [r7, #4]
 8000e4e:	861a      	strh	r2, [r3, #48]	@ 0x30
 8000e50:	e00f      	b.n	8000e72 <_ZN3Ang7elecAngEv+0x3e>
  else rawElecComp = rawAng + (diff / 3);
 8000e52:	687b      	ldr	r3, [r7, #4]
 8000e54:	8ada      	ldrh	r2, [r3, #22]
 8000e56:	687b      	ldr	r3, [r7, #4]
 8000e58:	f9b3 3020 	ldrsh.w	r3, [r3, #32]
 8000e5c:	492a      	ldr	r1, [pc, #168]	@ (8000f08 <_ZN3Ang7elecAngEv+0xd4>)
 8000e5e:	fb81 0103 	smull	r0, r1, r1, r3
 8000e62:	17db      	asrs	r3, r3, #31
 8000e64:	1acb      	subs	r3, r1, r3
 8000e66:	b21b      	sxth	r3, r3
 8000e68:	b29b      	uxth	r3, r3
 8000e6a:	4413      	add	r3, r2
 8000e6c:	b29a      	uxth	r2, r3
 8000e6e:	687b      	ldr	r3, [r7, #4]
 8000e70:	861a      	strh	r2, [r3, #48]	@ 0x30
  
  // 電気角反転
  static uint16_t elecAngtemp_ = 0;
  if (elecAngDir > 0) {
    elecAngtemp_ = rawElecComp;
 8000e72:	687b      	ldr	r3, [r7, #4]
 8000e74:	8e1a      	ldrh	r2, [r3, #48]	@ 0x30
 8000e76:	4b25      	ldr	r3, [pc, #148]	@ (8000f0c <_ZN3Ang7elecAngEv+0xd8>)
 8000e78:	801a      	strh	r2, [r3, #0]

  // CWとCCWを切替
  static float ofs_ = 0.0f;
  if (rotDir > 0) {
    ofs_ = elecAngOfs + user2pi;
  }else ofs_ = elecAngOfs; // 極性反転不要
 8000e7a:	687b      	ldr	r3, [r7, #4]
 8000e7c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8000e7e:	4a24      	ldr	r2, [pc, #144]	@ (8000f10 <_ZN3Ang7elecAngEv+0xdc>)
 8000e80:	6013      	str	r3, [r2, #0]

  static uint16_t offset_ = 0;
  static uint16_t elecAngtemp2_ = 0;
  
  offset_ = static_cast<uint16_t>(ofs_ * 4096.0f / user2pi);
 8000e82:	4b23      	ldr	r3, [pc, #140]	@ (8000f10 <_ZN3Ang7elecAngEv+0xdc>)
 8000e84:	edd3 7a00 	vldr	s15, [r3]
 8000e88:	ed9f 7a22 	vldr	s14, [pc, #136]	@ 8000f14 <_ZN3Ang7elecAngEv+0xe0>
 8000e8c:	ee27 7a87 	vmul.f32	s14, s15, s14
 8000e90:	eddf 6a21 	vldr	s13, [pc, #132]	@ 8000f18 <_ZN3Ang7elecAngEv+0xe4>
 8000e94:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8000e98:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8000e9c:	ee17 3a90 	vmov	r3, s15
 8000ea0:	b29a      	uxth	r2, r3
 8000ea2:	4b1e      	ldr	r3, [pc, #120]	@ (8000f1c <_ZN3Ang7elecAngEv+0xe8>)
 8000ea4:	801a      	strh	r2, [r3, #0]
  elecAngtemp2_ = (elecAngtemp_ * polePairs + offset_) % 4096;
 8000ea6:	4b19      	ldr	r3, [pc, #100]	@ (8000f0c <_ZN3Ang7elecAngEv+0xd8>)
 8000ea8:	881b      	ldrh	r3, [r3, #0]
 8000eaa:	461a      	mov	r2, r3
 8000eac:	4613      	mov	r3, r2
 8000eae:	00db      	lsls	r3, r3, #3
 8000eb0:	1a9b      	subs	r3, r3, r2
 8000eb2:	005b      	lsls	r3, r3, #1
 8000eb4:	461a      	mov	r2, r3
 8000eb6:	4b19      	ldr	r3, [pc, #100]	@ (8000f1c <_ZN3Ang7elecAngEv+0xe8>)
 8000eb8:	881b      	ldrh	r3, [r3, #0]
 8000eba:	4413      	add	r3, r2
 8000ebc:	425a      	negs	r2, r3
 8000ebe:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8000ec2:	f3c2 020b 	ubfx	r2, r2, #0, #12
 8000ec6:	bf58      	it	pl
 8000ec8:	4253      	negpl	r3, r2
 8000eca:	b29a      	uxth	r2, r3
 8000ecc:	4b14      	ldr	r3, [pc, #80]	@ (8000f20 <_ZN3Ang7elecAngEv+0xec>)
 8000ece:	801a      	strh	r2, [r3, #0]
  data->elecAng = static_cast<float>(elecAngtemp2_) / 4096.0f * user2pi;
 8000ed0:	4b13      	ldr	r3, [pc, #76]	@ (8000f20 <_ZN3Ang7elecAngEv+0xec>)
 8000ed2:	881b      	ldrh	r3, [r3, #0]
 8000ed4:	ee07 3a90 	vmov	s15, r3
 8000ed8:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8000edc:	ed9f 7a0d 	vldr	s14, [pc, #52]	@ 8000f14 <_ZN3Ang7elecAngEv+0xe0>
 8000ee0:	ee87 8a87 	vdiv.f32	s16, s15, s14
 8000ee4:	687b      	ldr	r3, [r7, #4]
 8000ee6:	4618      	mov	r0, r3
 8000ee8:	f000 f8c2 	bl	8001070 <_ZNKSt10unique_ptrIN3Ang7angDataESt14default_deleteIS1_EEptEv>
 8000eec:	4603      	mov	r3, r0
 8000eee:	eddf 7a0a 	vldr	s15, [pc, #40]	@ 8000f18 <_ZN3Ang7elecAngEv+0xe4>
 8000ef2:	ee68 7a27 	vmul.f32	s15, s16, s15
 8000ef6:	edc3 7a00 	vstr	s15, [r3]

}
 8000efa:	bf00      	nop
 8000efc:	3708      	adds	r7, #8
 8000efe:	46bd      	mov	sp, r7
 8000f00:	ecbd 8b02 	vpop	{d8}
 8000f04:	bd80      	pop	{r7, pc}
 8000f06:	bf00      	nop
 8000f08:	55555556 	.word	0x55555556
 8000f0c:	20000080 	.word	0x20000080
 8000f10:	20000084 	.word	0x20000084
 8000f14:	45800000 	.word	0x45800000
 8000f18:	40c90fdb 	.word	0x40c90fdb
 8000f1c:	20000088 	.word	0x20000088
 8000f20:	2000008a 	.word	0x2000008a

08000f24 <_ZN3Ang11elecAngleInEv>:
  static float elecAngtemp = 0.0f;
  elecAngtemp = data->mechAng * polePairs;
  data->elecAng = elecAngtemp;
}

void Ang::elecAngleIn(){
 8000f24:	b580      	push	{r7, lr}
 8000f26:	b082      	sub	sp, #8
 8000f28:	af00      	add	r7, sp, #0
 8000f2a:	6078      	str	r0, [r7, #4]
  elecAng();
 8000f2c:	6878      	ldr	r0, [r7, #4]
 8000f2e:	f7ff ff81 	bl	8000e34 <_ZN3Ang7elecAngEv>

}
 8000f32:	bf00      	nop
 8000f34:	3708      	adds	r7, #8
 8000f36:	46bd      	mov	sp, r7
 8000f38:	bd80      	pop	{r7, pc}

08000f3a <_ZNK3Ang14prepareCanDataEPhj>:
int16_t Ang::compAng() {
  return 0;
}


void Ang::prepareCanData(uint8_t* buffer, size_t bufferSize) const {
 8000f3a:	b580      	push	{r7, lr}
 8000f3c:	b084      	sub	sp, #16
 8000f3e:	af00      	add	r7, sp, #0
 8000f40:	60f8      	str	r0, [r7, #12]
 8000f42:	60b9      	str	r1, [r7, #8]
 8000f44:	607a      	str	r2, [r7, #4]

  memcpy(buffer, &(data->elecAng), sizeof(data->elecAng));
 8000f46:	68fb      	ldr	r3, [r7, #12]
 8000f48:	4618      	mov	r0, r3
 8000f4a:	f000 f891 	bl	8001070 <_ZNKSt10unique_ptrIN3Ang7angDataESt14default_deleteIS1_EEptEv>
 8000f4e:	4603      	mov	r3, r0
 8000f50:	681b      	ldr	r3, [r3, #0]
 8000f52:	461a      	mov	r2, r3
 8000f54:	68bb      	ldr	r3, [r7, #8]
 8000f56:	601a      	str	r2, [r3, #0]
}
 8000f58:	bf00      	nop
 8000f5a:	3710      	adds	r7, #16
 8000f5c:	46bd      	mov	sp, r7
 8000f5e:	bd80      	pop	{r7, pc}

08000f60 <_ZN3Ang19i2cMasterTxCallbackEv>:

void Ang::i2cMasterTxCallback() {
 8000f60:	b480      	push	{r7}
 8000f62:	b083      	sub	sp, #12
 8000f64:	af00      	add	r7, sp, #0
 8000f66:	6078      	str	r0, [r7, #4]
  i2c_tx_complete = true;    
 8000f68:	687b      	ldr	r3, [r7, #4]
 8000f6a:	2201      	movs	r2, #1
 8000f6c:	f883 202a 	strb.w	r2, [r3, #42]	@ 0x2a
}
 8000f70:	bf00      	nop
 8000f72:	370c      	adds	r7, #12
 8000f74:	46bd      	mov	sp, r7
 8000f76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f7a:	4770      	bx	lr

08000f7c <_ZN3Ang19i2cMasterRxCallbackEv>:

void Ang::i2cMasterRxCallback() {
 8000f7c:	b480      	push	{r7}
 8000f7e:	b083      	sub	sp, #12
 8000f80:	af00      	add	r7, sp, #0
 8000f82:	6078      	str	r0, [r7, #4]
  i2c_rx_complete = true;
 8000f84:	687b      	ldr	r3, [r7, #4]
 8000f86:	2201      	movs	r2, #1
 8000f88:	f883 202b 	strb.w	r2, [r3, #43]	@ 0x2b
}
 8000f8c:	bf00      	nop
 8000f8e:	370c      	adds	r7, #12
 8000f90:	46bd      	mov	sp, r7
 8000f92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f96:	4770      	bx	lr

08000f98 <HAL_I2C_MasterTxCpltCallback>:

void HAL_I2C_MasterTxCpltCallback(I2C_HandleTypeDef *hi2c) {
 8000f98:	b580      	push	{r7, lr}
 8000f9a:	b082      	sub	sp, #8
 8000f9c:	af00      	add	r7, sp, #0
 8000f9e:	6078      	str	r0, [r7, #4]
  ang.i2cMasterTxCallback();
 8000fa0:	4803      	ldr	r0, [pc, #12]	@ (8000fb0 <HAL_I2C_MasterTxCpltCallback+0x18>)
 8000fa2:	f7ff ffdd 	bl	8000f60 <_ZN3Ang19i2cMasterTxCallbackEv>
}
 8000fa6:	bf00      	nop
 8000fa8:	3708      	adds	r7, #8
 8000faa:	46bd      	mov	sp, r7
 8000fac:	bd80      	pop	{r7, pc}
 8000fae:	bf00      	nop
 8000fb0:	200003b8 	.word	0x200003b8

08000fb4 <HAL_I2C_MasterRxCpltCallback>:

void HAL_I2C_MasterRxCpltCallback(I2C_HandleTypeDef *hi2c) {
 8000fb4:	b580      	push	{r7, lr}
 8000fb6:	b082      	sub	sp, #8
 8000fb8:	af00      	add	r7, sp, #0
 8000fba:	6078      	str	r0, [r7, #4]
  ang.i2cMasterRxCallback();
 8000fbc:	4803      	ldr	r0, [pc, #12]	@ (8000fcc <HAL_I2C_MasterRxCpltCallback+0x18>)
 8000fbe:	f7ff ffdd 	bl	8000f7c <_ZN3Ang19i2cMasterRxCallbackEv>
}
 8000fc2:	bf00      	nop
 8000fc4:	3708      	adds	r7, #8
 8000fc6:	46bd      	mov	sp, r7
 8000fc8:	bd80      	pop	{r7, pc}
 8000fca:	bf00      	nop
 8000fcc:	200003b8 	.word	0x200003b8

08000fd0 <_ZNKSt10unique_ptrIN3Ang7angDataESt14default_deleteIS1_EE3getEv>:
      }

      /// Return the stored pointer.
      _GLIBCXX23_CONSTEXPR
      pointer
      get() const noexcept
 8000fd0:	b580      	push	{r7, lr}
 8000fd2:	b082      	sub	sp, #8
 8000fd4:	af00      	add	r7, sp, #0
 8000fd6:	6078      	str	r0, [r7, #4]
      { return _M_t._M_ptr(); }
 8000fd8:	687b      	ldr	r3, [r7, #4]
 8000fda:	4618      	mov	r0, r3
 8000fdc:	f000 f854 	bl	8001088 <_ZNKSt15__uniq_ptr_implIN3Ang7angDataESt14default_deleteIS1_EE6_M_ptrEv>
 8000fe0:	4603      	mov	r3, r0
 8000fe2:	4618      	mov	r0, r3
 8000fe4:	3708      	adds	r7, #8
 8000fe6:	46bd      	mov	sp, r7
 8000fe8:	bd80      	pop	{r7, pc}

08000fea <_ZN3Ang7angDataC1Ev>:
  struct angData{
 8000fea:	b480      	push	{r7}
 8000fec:	b083      	sub	sp, #12
 8000fee:	af00      	add	r7, sp, #0
 8000ff0:	6078      	str	r0, [r7, #4]
 8000ff2:	687b      	ldr	r3, [r7, #4]
 8000ff4:	f04f 0200 	mov.w	r2, #0
 8000ff8:	601a      	str	r2, [r3, #0]
 8000ffa:	687b      	ldr	r3, [r7, #4]
 8000ffc:	f04f 0200 	mov.w	r2, #0
 8001000:	605a      	str	r2, [r3, #4]
 8001002:	687b      	ldr	r3, [r7, #4]
 8001004:	f04f 0200 	mov.w	r2, #0
 8001008:	609a      	str	r2, [r3, #8]
 800100a:	687b      	ldr	r3, [r7, #4]
 800100c:	f04f 0200 	mov.w	r2, #0
 8001010:	60da      	str	r2, [r3, #12]
 8001012:	687b      	ldr	r3, [r7, #4]
 8001014:	f04f 0200 	mov.w	r2, #0
 8001018:	611a      	str	r2, [r3, #16]
 800101a:	687b      	ldr	r3, [r7, #4]
 800101c:	f04f 0200 	mov.w	r2, #0
 8001020:	615a      	str	r2, [r3, #20]
 8001022:	687b      	ldr	r3, [r7, #4]
 8001024:	2200      	movs	r2, #0
 8001026:	831a      	strh	r2, [r3, #24]
 8001028:	687b      	ldr	r3, [r7, #4]
 800102a:	4618      	mov	r0, r3
 800102c:	370c      	adds	r7, #12
 800102e:	46bd      	mov	sp, r7
 8001030:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001034:	4770      	bx	lr

08001036 <_ZSt11make_uniqueIN3Ang7angDataEJEENSt8__detail9_MakeUniqIT_E15__single_objectEDpOT0_>:
   *  @relates unique_ptr
   */
  template<typename _Tp, typename... _Args>
    _GLIBCXX23_CONSTEXPR
    inline __detail::__unique_ptr_t<_Tp>
    make_unique(_Args&&... __args)
 8001036:	b590      	push	{r4, r7, lr}
 8001038:	b083      	sub	sp, #12
 800103a:	af00      	add	r7, sp, #0
 800103c:	6078      	str	r0, [r7, #4]
    { return unique_ptr<_Tp>(new _Tp(std::forward<_Args>(__args)...)); }
 800103e:	201c      	movs	r0, #28
 8001040:	f009 ff3a 	bl	800aeb8 <_Znwj>
 8001044:	4603      	mov	r3, r0
 8001046:	461c      	mov	r4, r3
 8001048:	4622      	mov	r2, r4
 800104a:	2300      	movs	r3, #0
 800104c:	6013      	str	r3, [r2, #0]
 800104e:	6053      	str	r3, [r2, #4]
 8001050:	6093      	str	r3, [r2, #8]
 8001052:	60d3      	str	r3, [r2, #12]
 8001054:	6113      	str	r3, [r2, #16]
 8001056:	6153      	str	r3, [r2, #20]
 8001058:	6193      	str	r3, [r2, #24]
 800105a:	4620      	mov	r0, r4
 800105c:	f7ff ffc5 	bl	8000fea <_ZN3Ang7angDataC1Ev>
 8001060:	4621      	mov	r1, r4
 8001062:	6878      	ldr	r0, [r7, #4]
 8001064:	f000 f82e 	bl	80010c4 <_ZNSt10unique_ptrIN3Ang7angDataESt14default_deleteIS1_EEC1IS3_vEEPS1_>
 8001068:	6878      	ldr	r0, [r7, #4]
 800106a:	370c      	adds	r7, #12
 800106c:	46bd      	mov	sp, r7
 800106e:	bd90      	pop	{r4, r7, pc}

08001070 <_ZNKSt10unique_ptrIN3Ang7angDataESt14default_deleteIS1_EEptEv>:
      operator->() const noexcept
 8001070:	b580      	push	{r7, lr}
 8001072:	b082      	sub	sp, #8
 8001074:	af00      	add	r7, sp, #0
 8001076:	6078      	str	r0, [r7, #4]
	return get();
 8001078:	6878      	ldr	r0, [r7, #4]
 800107a:	f7ff ffa9 	bl	8000fd0 <_ZNKSt10unique_ptrIN3Ang7angDataESt14default_deleteIS1_EE3getEv>
 800107e:	4603      	mov	r3, r0
      }
 8001080:	4618      	mov	r0, r3
 8001082:	3708      	adds	r7, #8
 8001084:	46bd      	mov	sp, r7
 8001086:	bd80      	pop	{r7, pc}

08001088 <_ZNKSt15__uniq_ptr_implIN3Ang7angDataESt14default_deleteIS1_EE6_M_ptrEv>:
      pointer    _M_ptr() const noexcept { return std::get<0>(_M_t); }
 8001088:	b580      	push	{r7, lr}
 800108a:	b082      	sub	sp, #8
 800108c:	af00      	add	r7, sp, #0
 800108e:	6078      	str	r0, [r7, #4]
 8001090:	687b      	ldr	r3, [r7, #4]
 8001092:	4618      	mov	r0, r3
 8001094:	f000 f832 	bl	80010fc <_ZSt3getILj0EJPN3Ang7angDataESt14default_deleteIS1_EEERKNSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeERKS9_>
 8001098:	4603      	mov	r3, r0
 800109a:	681b      	ldr	r3, [r3, #0]
 800109c:	4618      	mov	r0, r3
 800109e:	3708      	adds	r7, #8
 80010a0:	46bd      	mov	sp, r7
 80010a2:	bd80      	pop	{r7, pc}

080010a4 <_ZNSt15__uniq_ptr_dataIN3Ang7angDataESt14default_deleteIS1_ELb1ELb1EECI1St15__uniq_ptr_implIS1_S3_EEPS1_>:
      using __uniq_ptr_impl<_Tp, _Dp>::__uniq_ptr_impl;
 80010a4:	b580      	push	{r7, lr}
 80010a6:	b082      	sub	sp, #8
 80010a8:	af00      	add	r7, sp, #0
 80010aa:	6078      	str	r0, [r7, #4]
 80010ac:	6039      	str	r1, [r7, #0]
 80010ae:	687b      	ldr	r3, [r7, #4]
 80010b0:	683a      	ldr	r2, [r7, #0]
 80010b2:	4611      	mov	r1, r2
 80010b4:	4618      	mov	r0, r3
 80010b6:	f000 f82e 	bl	8001116 <_ZNSt15__uniq_ptr_implIN3Ang7angDataESt14default_deleteIS1_EEC1EPS1_>
 80010ba:	687b      	ldr	r3, [r7, #4]
 80010bc:	4618      	mov	r0, r3
 80010be:	3708      	adds	r7, #8
 80010c0:	46bd      	mov	sp, r7
 80010c2:	bd80      	pop	{r7, pc}

080010c4 <_ZNSt10unique_ptrIN3Ang7angDataESt14default_deleteIS1_EEC1IS3_vEEPS1_>:
	unique_ptr(pointer __p) noexcept
 80010c4:	b580      	push	{r7, lr}
 80010c6:	b082      	sub	sp, #8
 80010c8:	af00      	add	r7, sp, #0
 80010ca:	6078      	str	r0, [r7, #4]
 80010cc:	6039      	str	r1, [r7, #0]
	: _M_t(__p)
 80010ce:	687b      	ldr	r3, [r7, #4]
 80010d0:	6839      	ldr	r1, [r7, #0]
 80010d2:	4618      	mov	r0, r3
 80010d4:	f7ff ffe6 	bl	80010a4 <_ZNSt15__uniq_ptr_dataIN3Ang7angDataESt14default_deleteIS1_ELb1ELb1EECI1St15__uniq_ptr_implIS1_S3_EEPS1_>
        { }
 80010d8:	687b      	ldr	r3, [r7, #4]
 80010da:	4618      	mov	r0, r3
 80010dc:	3708      	adds	r7, #8
 80010de:	46bd      	mov	sp, r7
 80010e0:	bd80      	pop	{r7, pc}

080010e2 <_ZNSt15__uniq_ptr_implIN3Ang7angDataESt14default_deleteIS1_EE6_M_ptrEv>:
      pointer&   _M_ptr() noexcept { return std::get<0>(_M_t); }
 80010e2:	b580      	push	{r7, lr}
 80010e4:	b082      	sub	sp, #8
 80010e6:	af00      	add	r7, sp, #0
 80010e8:	6078      	str	r0, [r7, #4]
 80010ea:	687b      	ldr	r3, [r7, #4]
 80010ec:	4618      	mov	r0, r3
 80010ee:	f000 f826 	bl	800113e <_ZSt3getILj0EJPN3Ang7angDataESt14default_deleteIS1_EEERNSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeERS9_>
 80010f2:	4603      	mov	r3, r0
 80010f4:	4618      	mov	r0, r3
 80010f6:	3708      	adds	r7, #8
 80010f8:	46bd      	mov	sp, r7
 80010fa:	bd80      	pop	{r7, pc}

080010fc <_ZSt3getILj0EJPN3Ang7angDataESt14default_deleteIS1_EEERKNSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeERKS9_>:
    { return std::__get_helper<__i>(__t); }

  /// Return a const reference to the ith element of a const tuple.
  template<size_t __i, typename... _Elements>
    constexpr const __tuple_element_t<__i, tuple<_Elements...>>&
    get(const tuple<_Elements...>& __t) noexcept
 80010fc:	b580      	push	{r7, lr}
 80010fe:	b082      	sub	sp, #8
 8001100:	af00      	add	r7, sp, #0
 8001102:	6078      	str	r0, [r7, #4]
    { return std::__get_helper<__i>(__t); }
 8001104:	687b      	ldr	r3, [r7, #4]
 8001106:	4618      	mov	r0, r3
 8001108:	f000 f826 	bl	8001158 <_ZSt12__get_helperILj0EPN3Ang7angDataEJSt14default_deleteIS1_EEERKT0_RKSt11_Tuple_implIXT_EJS5_DpT1_EE>
 800110c:	4603      	mov	r3, r0
 800110e:	4618      	mov	r0, r3
 8001110:	3708      	adds	r7, #8
 8001112:	46bd      	mov	sp, r7
 8001114:	bd80      	pop	{r7, pc}

08001116 <_ZNSt15__uniq_ptr_implIN3Ang7angDataESt14default_deleteIS1_EEC1EPS1_>:
      __uniq_ptr_impl(pointer __p) : _M_t() { _M_ptr() = __p; }
 8001116:	b580      	push	{r7, lr}
 8001118:	b082      	sub	sp, #8
 800111a:	af00      	add	r7, sp, #0
 800111c:	6078      	str	r0, [r7, #4]
 800111e:	6039      	str	r1, [r7, #0]
 8001120:	687b      	ldr	r3, [r7, #4]
 8001122:	4618      	mov	r0, r3
 8001124:	f000 f824 	bl	8001170 <_ZNSt5tupleIJPN3Ang7angDataESt14default_deleteIS1_EEEC1ILb1ELb1EEEv>
 8001128:	6878      	ldr	r0, [r7, #4]
 800112a:	f7ff ffda 	bl	80010e2 <_ZNSt15__uniq_ptr_implIN3Ang7angDataESt14default_deleteIS1_EE6_M_ptrEv>
 800112e:	4602      	mov	r2, r0
 8001130:	683b      	ldr	r3, [r7, #0]
 8001132:	6013      	str	r3, [r2, #0]
 8001134:	687b      	ldr	r3, [r7, #4]
 8001136:	4618      	mov	r0, r3
 8001138:	3708      	adds	r7, #8
 800113a:	46bd      	mov	sp, r7
 800113c:	bd80      	pop	{r7, pc}

0800113e <_ZSt3getILj0EJPN3Ang7angDataESt14default_deleteIS1_EEERNSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeERS9_>:
    get(tuple<_Elements...>& __t) noexcept
 800113e:	b580      	push	{r7, lr}
 8001140:	b082      	sub	sp, #8
 8001142:	af00      	add	r7, sp, #0
 8001144:	6078      	str	r0, [r7, #4]
    { return std::__get_helper<__i>(__t); }
 8001146:	687b      	ldr	r3, [r7, #4]
 8001148:	4618      	mov	r0, r3
 800114a:	f000 f81e 	bl	800118a <_ZSt12__get_helperILj0EPN3Ang7angDataEJSt14default_deleteIS1_EEERT0_RSt11_Tuple_implIXT_EJS5_DpT1_EE>
 800114e:	4603      	mov	r3, r0
 8001150:	4618      	mov	r0, r3
 8001152:	3708      	adds	r7, #8
 8001154:	46bd      	mov	sp, r7
 8001156:	bd80      	pop	{r7, pc}

08001158 <_ZSt12__get_helperILj0EPN3Ang7angDataEJSt14default_deleteIS1_EEERKT0_RKSt11_Tuple_implIXT_EJS5_DpT1_EE>:
    __get_helper(const _Tuple_impl<__i, _Head, _Tail...>& __t) noexcept
 8001158:	b580      	push	{r7, lr}
 800115a:	b082      	sub	sp, #8
 800115c:	af00      	add	r7, sp, #0
 800115e:	6078      	str	r0, [r7, #4]
    { return _Tuple_impl<__i, _Head, _Tail...>::_M_head(__t); }
 8001160:	6878      	ldr	r0, [r7, #4]
 8001162:	f000 f81e 	bl	80011a2 <_ZNSt11_Tuple_implILj0EJPN3Ang7angDataESt14default_deleteIS1_EEE7_M_headERKS5_>
 8001166:	4603      	mov	r3, r0
 8001168:	4618      	mov	r0, r3
 800116a:	3708      	adds	r7, #8
 800116c:	46bd      	mov	sp, r7
 800116e:	bd80      	pop	{r7, pc}

08001170 <_ZNSt5tupleIJPN3Ang7angDataESt14default_deleteIS1_EEEC1ILb1ELb1EEEv>:
	tuple()
 8001170:	b580      	push	{r7, lr}
 8001172:	b082      	sub	sp, #8
 8001174:	af00      	add	r7, sp, #0
 8001176:	6078      	str	r0, [r7, #4]
	: _Inherited() { }
 8001178:	687b      	ldr	r3, [r7, #4]
 800117a:	4618      	mov	r0, r3
 800117c:	f000 f81e 	bl	80011bc <_ZNSt11_Tuple_implILj0EJPN3Ang7angDataESt14default_deleteIS1_EEEC1Ev>
 8001180:	687b      	ldr	r3, [r7, #4]
 8001182:	4618      	mov	r0, r3
 8001184:	3708      	adds	r7, #8
 8001186:	46bd      	mov	sp, r7
 8001188:	bd80      	pop	{r7, pc}

0800118a <_ZSt12__get_helperILj0EPN3Ang7angDataEJSt14default_deleteIS1_EEERT0_RSt11_Tuple_implIXT_EJS5_DpT1_EE>:
    __get_helper(_Tuple_impl<__i, _Head, _Tail...>& __t) noexcept
 800118a:	b580      	push	{r7, lr}
 800118c:	b082      	sub	sp, #8
 800118e:	af00      	add	r7, sp, #0
 8001190:	6078      	str	r0, [r7, #4]
    { return _Tuple_impl<__i, _Head, _Tail...>::_M_head(__t); }
 8001192:	6878      	ldr	r0, [r7, #4]
 8001194:	f000 f822 	bl	80011dc <_ZNSt11_Tuple_implILj0EJPN3Ang7angDataESt14default_deleteIS1_EEE7_M_headERS5_>
 8001198:	4603      	mov	r3, r0
 800119a:	4618      	mov	r0, r3
 800119c:	3708      	adds	r7, #8
 800119e:	46bd      	mov	sp, r7
 80011a0:	bd80      	pop	{r7, pc}

080011a2 <_ZNSt11_Tuple_implILj0EJPN3Ang7angDataESt14default_deleteIS1_EEE7_M_headERKS5_>:
      _M_head(const _Tuple_impl& __t) noexcept { return _Base::_M_head(__t); }
 80011a2:	b580      	push	{r7, lr}
 80011a4:	b082      	sub	sp, #8
 80011a6:	af00      	add	r7, sp, #0
 80011a8:	6078      	str	r0, [r7, #4]
 80011aa:	687b      	ldr	r3, [r7, #4]
 80011ac:	4618      	mov	r0, r3
 80011ae:	f000 f822 	bl	80011f6 <_ZNSt10_Head_baseILj0EPN3Ang7angDataELb0EE7_M_headERKS3_>
 80011b2:	4603      	mov	r3, r0
 80011b4:	4618      	mov	r0, r3
 80011b6:	3708      	adds	r7, #8
 80011b8:	46bd      	mov	sp, r7
 80011ba:	bd80      	pop	{r7, pc}

080011bc <_ZNSt11_Tuple_implILj0EJPN3Ang7angDataESt14default_deleteIS1_EEEC1Ev>:
      constexpr _Tuple_impl()
 80011bc:	b580      	push	{r7, lr}
 80011be:	b082      	sub	sp, #8
 80011c0:	af00      	add	r7, sp, #0
 80011c2:	6078      	str	r0, [r7, #4]
      : _Inherited(), _Base() { }
 80011c4:	6878      	ldr	r0, [r7, #4]
 80011c6:	f000 f821 	bl	800120c <_ZNSt11_Tuple_implILj1EJSt14default_deleteIN3Ang7angDataEEEEC1Ev>
 80011ca:	687b      	ldr	r3, [r7, #4]
 80011cc:	4618      	mov	r0, r3
 80011ce:	f000 f829 	bl	8001224 <_ZNSt10_Head_baseILj0EPN3Ang7angDataELb0EEC1Ev>
 80011d2:	687b      	ldr	r3, [r7, #4]
 80011d4:	4618      	mov	r0, r3
 80011d6:	3708      	adds	r7, #8
 80011d8:	46bd      	mov	sp, r7
 80011da:	bd80      	pop	{r7, pc}

080011dc <_ZNSt11_Tuple_implILj0EJPN3Ang7angDataESt14default_deleteIS1_EEE7_M_headERS5_>:
      _M_head(_Tuple_impl& __t) noexcept { return _Base::_M_head(__t); }
 80011dc:	b580      	push	{r7, lr}
 80011de:	b082      	sub	sp, #8
 80011e0:	af00      	add	r7, sp, #0
 80011e2:	6078      	str	r0, [r7, #4]
 80011e4:	687b      	ldr	r3, [r7, #4]
 80011e6:	4618      	mov	r0, r3
 80011e8:	f000 f82a 	bl	8001240 <_ZNSt10_Head_baseILj0EPN3Ang7angDataELb0EE7_M_headERS3_>
 80011ec:	4603      	mov	r3, r0
 80011ee:	4618      	mov	r0, r3
 80011f0:	3708      	adds	r7, #8
 80011f2:	46bd      	mov	sp, r7
 80011f4:	bd80      	pop	{r7, pc}

080011f6 <_ZNSt10_Head_baseILj0EPN3Ang7angDataELb0EE7_M_headERKS3_>:
      _M_head(const _Head_base& __b) noexcept { return __b._M_head_impl; }
 80011f6:	b480      	push	{r7}
 80011f8:	b083      	sub	sp, #12
 80011fa:	af00      	add	r7, sp, #0
 80011fc:	6078      	str	r0, [r7, #4]
 80011fe:	687b      	ldr	r3, [r7, #4]
 8001200:	4618      	mov	r0, r3
 8001202:	370c      	adds	r7, #12
 8001204:	46bd      	mov	sp, r7
 8001206:	f85d 7b04 	ldr.w	r7, [sp], #4
 800120a:	4770      	bx	lr

0800120c <_ZNSt11_Tuple_implILj1EJSt14default_deleteIN3Ang7angDataEEEEC1Ev>:
      _Tuple_impl()
 800120c:	b580      	push	{r7, lr}
 800120e:	b082      	sub	sp, #8
 8001210:	af00      	add	r7, sp, #0
 8001212:	6078      	str	r0, [r7, #4]
      : _Base() { }
 8001214:	6878      	ldr	r0, [r7, #4]
 8001216:	f000 f81e 	bl	8001256 <_ZNSt10_Head_baseILj1ESt14default_deleteIN3Ang7angDataEELb1EEC1Ev>
 800121a:	687b      	ldr	r3, [r7, #4]
 800121c:	4618      	mov	r0, r3
 800121e:	3708      	adds	r7, #8
 8001220:	46bd      	mov	sp, r7
 8001222:	bd80      	pop	{r7, pc}

08001224 <_ZNSt10_Head_baseILj0EPN3Ang7angDataELb0EEC1Ev>:
      constexpr _Head_base()
 8001224:	b480      	push	{r7}
 8001226:	b083      	sub	sp, #12
 8001228:	af00      	add	r7, sp, #0
 800122a:	6078      	str	r0, [r7, #4]
      : _M_head_impl() { }
 800122c:	687b      	ldr	r3, [r7, #4]
 800122e:	2200      	movs	r2, #0
 8001230:	601a      	str	r2, [r3, #0]
 8001232:	687b      	ldr	r3, [r7, #4]
 8001234:	4618      	mov	r0, r3
 8001236:	370c      	adds	r7, #12
 8001238:	46bd      	mov	sp, r7
 800123a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800123e:	4770      	bx	lr

08001240 <_ZNSt10_Head_baseILj0EPN3Ang7angDataELb0EE7_M_headERS3_>:
      _M_head(_Head_base& __b) noexcept { return __b._M_head_impl; }
 8001240:	b480      	push	{r7}
 8001242:	b083      	sub	sp, #12
 8001244:	af00      	add	r7, sp, #0
 8001246:	6078      	str	r0, [r7, #4]
 8001248:	687b      	ldr	r3, [r7, #4]
 800124a:	4618      	mov	r0, r3
 800124c:	370c      	adds	r7, #12
 800124e:	46bd      	mov	sp, r7
 8001250:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001254:	4770      	bx	lr

08001256 <_ZNSt10_Head_baseILj1ESt14default_deleteIN3Ang7angDataEELb1EEC1Ev>:
      constexpr _Head_base()
 8001256:	b480      	push	{r7}
 8001258:	b083      	sub	sp, #12
 800125a:	af00      	add	r7, sp, #0
 800125c:	6078      	str	r0, [r7, #4]
      : _M_head_impl() { }
 800125e:	687b      	ldr	r3, [r7, #4]
 8001260:	4618      	mov	r0, r3
 8001262:	370c      	adds	r7, #12
 8001264:	46bd      	mov	sp, r7
 8001266:	f85d 7b04 	ldr.w	r7, [sp], #4
 800126a:	4770      	bx	lr

0800126c <_ZN6CanComC1ER19FDCAN_HandleTypeDef>:

// グローバルなインスタンスを使用
extern CanCom cancom;
extern Ang ang;

CanCom::CanCom(FDCAN_HandleTypeDef& fdcanHandle)
 800126c:	b580      	push	{r7, lr}
 800126e:	b082      	sub	sp, #8
 8001270:	af00      	add	r7, sp, #0
 8001272:	6078      	str	r0, [r7, #4]
 8001274:	6039      	str	r1, [r7, #0]
  : hfdcan(fdcanHandle), canRxInterrupt(0), prevGenFuncRef(0), canTxFlag(0),
    data(std::make_unique<canData>()) {}
 8001276:	687b      	ldr	r3, [r7, #4]
 8001278:	4618      	mov	r0, r3
 800127a:	f000 f96f 	bl	800155c <_ZSt11make_uniqueIN6CanCom7canDataEJEENSt8__detail9_MakeUniqIT_E15__single_objectEDpOT0_>
  : hfdcan(fdcanHandle), canRxInterrupt(0), prevGenFuncRef(0), canTxFlag(0),
 800127e:	687b      	ldr	r3, [r7, #4]
 8001280:	683a      	ldr	r2, [r7, #0]
 8001282:	605a      	str	r2, [r3, #4]
 8001284:	687b      	ldr	r3, [r7, #4]
 8001286:	2200      	movs	r2, #0
 8001288:	f883 2064 	strb.w	r2, [r3, #100]	@ 0x64
 800128c:	687b      	ldr	r3, [r7, #4]
 800128e:	2200      	movs	r2, #0
 8001290:	f883 2065 	strb.w	r2, [r3, #101]	@ 0x65
 8001294:	687b      	ldr	r3, [r7, #4]
 8001296:	2200      	movs	r2, #0
 8001298:	f883 2066 	strb.w	r2, [r3, #102]	@ 0x66
    data(std::make_unique<canData>()) {}
 800129c:	687b      	ldr	r3, [r7, #4]
 800129e:	4618      	mov	r0, r3
 80012a0:	3708      	adds	r7, #8
 80012a2:	46bd      	mov	sp, r7
 80012a4:	bd80      	pop	{r7, pc}

080012a6 <_ZN6CanCom12initTxHeaderEmbb>:

void CanCom::initTxHeader(uint32_t canId, bool extendedId, bool fdFormat) {
 80012a6:	b480      	push	{r7}
 80012a8:	b085      	sub	sp, #20
 80012aa:	af00      	add	r7, sp, #0
 80012ac:	60f8      	str	r0, [r7, #12]
 80012ae:	60b9      	str	r1, [r7, #8]
 80012b0:	4611      	mov	r1, r2
 80012b2:	461a      	mov	r2, r3
 80012b4:	460b      	mov	r3, r1
 80012b6:	71fb      	strb	r3, [r7, #7]
 80012b8:	4613      	mov	r3, r2
 80012ba:	71bb      	strb	r3, [r7, #6]
  txHeader.Identifier = canId;
 80012bc:	68fb      	ldr	r3, [r7, #12]
 80012be:	68ba      	ldr	r2, [r7, #8]
 80012c0:	609a      	str	r2, [r3, #8]
  txHeader.IdType = extendedId ? FDCAN_EXTENDED_ID : FDCAN_STANDARD_ID;
 80012c2:	79fb      	ldrb	r3, [r7, #7]
 80012c4:	2b00      	cmp	r3, #0
 80012c6:	d002      	beq.n	80012ce <_ZN6CanCom12initTxHeaderEmbb+0x28>
 80012c8:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 80012cc:	e000      	b.n	80012d0 <_ZN6CanCom12initTxHeaderEmbb+0x2a>
 80012ce:	2200      	movs	r2, #0
 80012d0:	68fb      	ldr	r3, [r7, #12]
 80012d2:	60da      	str	r2, [r3, #12]
  txHeader.TxFrameType = FDCAN_DATA_FRAME;
 80012d4:	68fb      	ldr	r3, [r7, #12]
 80012d6:	2200      	movs	r2, #0
 80012d8:	611a      	str	r2, [r3, #16]
  txHeader.DataLength = FDCAN_DLC_BYTES_8;
 80012da:	68fb      	ldr	r3, [r7, #12]
 80012dc:	2208      	movs	r2, #8
 80012de:	615a      	str	r2, [r3, #20]
  txHeader.ErrorStateIndicator = FDCAN_ESI_ACTIVE;
 80012e0:	68fb      	ldr	r3, [r7, #12]
 80012e2:	2200      	movs	r2, #0
 80012e4:	619a      	str	r2, [r3, #24]
  txHeader.BitRateSwitch = fdFormat ? FDCAN_BRS_ON : FDCAN_BRS_OFF;
 80012e6:	79bb      	ldrb	r3, [r7, #6]
 80012e8:	2b00      	cmp	r3, #0
 80012ea:	d002      	beq.n	80012f2 <_ZN6CanCom12initTxHeaderEmbb+0x4c>
 80012ec:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 80012f0:	e000      	b.n	80012f4 <_ZN6CanCom12initTxHeaderEmbb+0x4e>
 80012f2:	2200      	movs	r2, #0
 80012f4:	68fb      	ldr	r3, [r7, #12]
 80012f6:	61da      	str	r2, [r3, #28]
  txHeader.FDFormat = fdFormat ? FDCAN_FD_CAN : FDCAN_CLASSIC_CAN;
 80012f8:	79bb      	ldrb	r3, [r7, #6]
 80012fa:	2b00      	cmp	r3, #0
 80012fc:	d002      	beq.n	8001304 <_ZN6CanCom12initTxHeaderEmbb+0x5e>
 80012fe:	f44f 1200 	mov.w	r2, #2097152	@ 0x200000
 8001302:	e000      	b.n	8001306 <_ZN6CanCom12initTxHeaderEmbb+0x60>
 8001304:	2200      	movs	r2, #0
 8001306:	68fb      	ldr	r3, [r7, #12]
 8001308:	621a      	str	r2, [r3, #32]
  txHeader.TxEventFifoControl = FDCAN_NO_TX_EVENTS;
 800130a:	68fb      	ldr	r3, [r7, #12]
 800130c:	2200      	movs	r2, #0
 800130e:	625a      	str	r2, [r3, #36]	@ 0x24
  txHeader.MessageMarker = 0;
 8001310:	68fb      	ldr	r3, [r7, #12]
 8001312:	2200      	movs	r2, #0
 8001314:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8001316:	bf00      	nop
 8001318:	3714      	adds	r7, #20
 800131a:	46bd      	mov	sp, r7
 800131c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001320:	4770      	bx	lr

08001322 <_ZN6CanCom8sendDataEPKhj>:

void CanCom::sendData(const uint8_t* data, size_t size) {
 8001322:	b580      	push	{r7, lr}
 8001324:	b088      	sub	sp, #32
 8001326:	af00      	add	r7, sp, #0
 8001328:	60f8      	str	r0, [r7, #12]
 800132a:	60b9      	str	r1, [r7, #8]
 800132c:	607a      	str	r2, [r7, #4]
  if (size > 8) {
 800132e:	687b      	ldr	r3, [r7, #4]
 8001330:	2b08      	cmp	r3, #8
 8001332:	d902      	bls.n	800133a <_ZN6CanCom8sendDataEPKhj+0x18>
  // CANデータ長の上限は8バイト（クラシックCANの場合）
    Error_Handler();
 8001334:	f000 fede 	bl	80020f4 <Error_Handler>
 8001338:	e02a      	b.n	8001390 <_ZN6CanCom8sendDataEPKhj+0x6e>
    return;
  }

  uint8_t txData[8] = {0};
 800133a:	2300      	movs	r3, #0
 800133c:	617b      	str	r3, [r7, #20]
 800133e:	2300      	movs	r3, #0
 8001340:	61bb      	str	r3, [r7, #24]
  for (size_t i = 0; i < size; ++i) {
 8001342:	2300      	movs	r3, #0
 8001344:	61fb      	str	r3, [r7, #28]
 8001346:	e00c      	b.n	8001362 <_ZN6CanCom8sendDataEPKhj+0x40>
    txData[i] = data[i];
 8001348:	68ba      	ldr	r2, [r7, #8]
 800134a:	69fb      	ldr	r3, [r7, #28]
 800134c:	4413      	add	r3, r2
 800134e:	7819      	ldrb	r1, [r3, #0]
 8001350:	f107 0214 	add.w	r2, r7, #20
 8001354:	69fb      	ldr	r3, [r7, #28]
 8001356:	4413      	add	r3, r2
 8001358:	460a      	mov	r2, r1
 800135a:	701a      	strb	r2, [r3, #0]
  for (size_t i = 0; i < size; ++i) {
 800135c:	69fb      	ldr	r3, [r7, #28]
 800135e:	3301      	adds	r3, #1
 8001360:	61fb      	str	r3, [r7, #28]
 8001362:	69fa      	ldr	r2, [r7, #28]
 8001364:	687b      	ldr	r3, [r7, #4]
 8001366:	429a      	cmp	r2, r3
 8001368:	d3ee      	bcc.n	8001348 <_ZN6CanCom8sendDataEPKhj+0x26>
  }

  if (HAL_FDCAN_AddMessageToTxFifoQ(&hfdcan, &txHeader, txData) != HAL_OK) {
 800136a:	68fb      	ldr	r3, [r7, #12]
 800136c:	6858      	ldr	r0, [r3, #4]
 800136e:	68fb      	ldr	r3, [r7, #12]
 8001370:	3308      	adds	r3, #8
 8001372:	f107 0214 	add.w	r2, r7, #20
 8001376:	4619      	mov	r1, r3
 8001378:	f004 feba 	bl	80060f0 <HAL_FDCAN_AddMessageToTxFifoQ>
 800137c:	4603      	mov	r3, r0
 800137e:	2b00      	cmp	r3, #0
 8001380:	bf14      	ite	ne
 8001382:	2301      	movne	r3, #1
 8001384:	2300      	moveq	r3, #0
 8001386:	b2db      	uxtb	r3, r3
 8001388:	2b00      	cmp	r3, #0
 800138a:	d001      	beq.n	8001390 <_ZN6CanCom8sendDataEPKhj+0x6e>
    Error_Handler();
 800138c:	f000 feb2 	bl	80020f4 <Error_Handler>
  }
}
 8001390:	3720      	adds	r7, #32
 8001392:	46bd      	mov	sp, r7
 8001394:	bd80      	pop	{r7, pc}

08001396 <_ZN6CanCom15rxFifo0CallbackEm>:

void CanCom::rxFifo0Callback(uint32_t RxFifo0ITs) {
 8001396:	b580      	push	{r7, lr}
 8001398:	b082      	sub	sp, #8
 800139a:	af00      	add	r7, sp, #0
 800139c:	6078      	str	r0, [r7, #4]
 800139e:	6039      	str	r1, [r7, #0]
  if ((RxFifo0ITs & FDCAN_IT_RX_FIFO0_NEW_MESSAGE) != RESET) {
 80013a0:	683b      	ldr	r3, [r7, #0]
 80013a2:	f003 0301 	and.w	r3, r3, #1
 80013a6:	2b00      	cmp	r3, #0
 80013a8:	d028      	beq.n	80013fc <_ZN6CanCom15rxFifo0CallbackEm+0x66>
    if (HAL_FDCAN_GetRxMessage(&hfdcan, FDCAN_RX_FIFO0, &rxHeader, rxData) != HAL_OK) {
 80013aa:	687b      	ldr	r3, [r7, #4]
 80013ac:	6858      	ldr	r0, [r3, #4]
 80013ae:	687b      	ldr	r3, [r7, #4]
 80013b0:	f103 022c 	add.w	r2, r3, #44	@ 0x2c
 80013b4:	687b      	ldr	r3, [r7, #4]
 80013b6:	335c      	adds	r3, #92	@ 0x5c
 80013b8:	2140      	movs	r1, #64	@ 0x40
 80013ba:	f004 fedd 	bl	8006178 <HAL_FDCAN_GetRxMessage>
 80013be:	4603      	mov	r3, r0
 80013c0:	2b00      	cmp	r3, #0
 80013c2:	bf14      	ite	ne
 80013c4:	2301      	movne	r3, #1
 80013c6:	2300      	moveq	r3, #0
 80013c8:	b2db      	uxtb	r3, r3
 80013ca:	2b00      	cmp	r3, #0
 80013cc:	d001      	beq.n	80013d2 <_ZN6CanCom15rxFifo0CallbackEm+0x3c>
      Error_Handler();
 80013ce:	f000 fe91 	bl	80020f4 <Error_Handler>
    }

    if (HAL_FDCAN_ActivateNotification(&hfdcan, FDCAN_IT_RX_FIFO0_NEW_MESSAGE, 0) != HAL_OK) {
 80013d2:	687b      	ldr	r3, [r7, #4]
 80013d4:	685b      	ldr	r3, [r3, #4]
 80013d6:	2200      	movs	r2, #0
 80013d8:	2101      	movs	r1, #1
 80013da:	4618      	mov	r0, r3
 80013dc:	f004 ffd4 	bl	8006388 <HAL_FDCAN_ActivateNotification>
 80013e0:	4603      	mov	r3, r0
 80013e2:	2b00      	cmp	r3, #0
 80013e4:	bf14      	ite	ne
 80013e6:	2301      	movne	r3, #1
 80013e8:	2300      	moveq	r3, #0
 80013ea:	b2db      	uxtb	r3, r3
 80013ec:	2b00      	cmp	r3, #0
 80013ee:	d001      	beq.n	80013f4 <_ZN6CanCom15rxFifo0CallbackEm+0x5e>
      Error_Handler();
 80013f0:	f000 fe80 	bl	80020f4 <Error_Handler>
    }

    canRxInterrupt = true;
 80013f4:	687b      	ldr	r3, [r7, #4]
 80013f6:	2201      	movs	r2, #1
 80013f8:	f883 2065 	strb.w	r2, [r3, #101]	@ 0x65

  }
}
 80013fc:	bf00      	nop
 80013fe:	3708      	adds	r7, #8
 8001400:	46bd      	mov	sp, r7
 8001402:	bd80      	pop	{r7, pc}

08001404 <_ZN6CanCom12handleRxDataEv>:

void CanCom::handleRxData() {
 8001404:	b580      	push	{r7, lr}
 8001406:	b082      	sub	sp, #8
 8001408:	af00      	add	r7, sp, #0
 800140a:	6078      	str	r0, [r7, #4]
  if (canRxInterrupt == true) {
 800140c:	687b      	ldr	r3, [r7, #4]
 800140e:	f893 3065 	ldrb.w	r3, [r3, #101]	@ 0x65
 8001412:	b2db      	uxtb	r3, r3
 8001414:	2b01      	cmp	r3, #1
 8001416:	bf0c      	ite	eq
 8001418:	2301      	moveq	r3, #1
 800141a:	2300      	movne	r3, #0
 800141c:	b2db      	uxtb	r3, r3
 800141e:	2b00      	cmp	r3, #0
 8001420:	d019      	beq.n	8001456 <_ZN6CanCom12handleRxDataEv+0x52>
    data->genFuncRef = rxData[0];
 8001422:	687b      	ldr	r3, [r7, #4]
 8001424:	4618      	mov	r0, r3
 8001426:	f000 f8b4 	bl	8001592 <_ZNKSt10unique_ptrIN6CanCom7canDataESt14default_deleteIS1_EEptEv>
 800142a:	4602      	mov	r2, r0
 800142c:	687b      	ldr	r3, [r7, #4]
 800142e:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 8001432:	7013      	strb	r3, [r2, #0]
    data->drvMdRef = rxData[1];
 8001434:	687b      	ldr	r3, [r7, #4]
 8001436:	4618      	mov	r0, r3
 8001438:	f000 f8ab 	bl	8001592 <_ZNKSt10unique_ptrIN6CanCom7canDataESt14default_deleteIS1_EEptEv>
 800143c:	4602      	mov	r2, r0
 800143e:	687b      	ldr	r3, [r7, #4]
 8001440:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8001444:	7053      	strb	r3, [r2, #1]
    canRxInterrupt = false;
 8001446:	687b      	ldr	r3, [r7, #4]
 8001448:	2200      	movs	r2, #0
 800144a:	f883 2065 	strb.w	r2, [r3, #101]	@ 0x65
    canTxFlag = true;
 800144e:	687b      	ldr	r3, [r7, #4]
 8001450:	2201      	movs	r2, #1
 8001452:	f883 2066 	strb.w	r2, [r3, #102]	@ 0x66
  }
}
 8001456:	bf00      	nop
 8001458:	3708      	adds	r7, #8
 800145a:	46bd      	mov	sp, r7
 800145c:	bd80      	pop	{r7, pc}

0800145e <_ZN6CanCom6rxTaskEv>:

void CanCom::rxTask() {
 800145e:	b580      	push	{r7, lr}
 8001460:	b084      	sub	sp, #16
 8001462:	af00      	add	r7, sp, #0
 8001464:	6078      	str	r0, [r7, #4]
  handleRxData();
 8001466:	6878      	ldr	r0, [r7, #4]
 8001468:	f7ff ffcc 	bl	8001404 <_ZN6CanCom12handleRxDataEv>
 
  uint8_t currentGenFuncRef = data->genFuncRef;
 800146c:	687b      	ldr	r3, [r7, #4]
 800146e:	4618      	mov	r0, r3
 8001470:	f000 f88f 	bl	8001592 <_ZNKSt10unique_ptrIN6CanCom7canDataESt14default_deleteIS1_EEptEv>
 8001474:	4603      	mov	r3, r0
 8001476:	781b      	ldrb	r3, [r3, #0]
 8001478:	73fb      	strb	r3, [r7, #15]

  if (currentGenFuncRef == prevGenFuncRef) {
 800147a:	687b      	ldr	r3, [r7, #4]
 800147c:	f893 3064 	ldrb.w	r3, [r3, #100]	@ 0x64
 8001480:	7bfa      	ldrb	r2, [r7, #15]
 8001482:	429a      	cmp	r2, r3
 8001484:	d004      	beq.n	8001490 <_ZN6CanCom6rxTaskEv+0x32>
/*   if (data->genFuncRef == 0) {
    HAL_GPIO_WritePin(GPIOA, GPIO_PIN_5, GPIO_PIN_RESET);
  } else if (data->genFuncRef == 1) {
    HAL_GPIO_WritePin(GPIOA, GPIO_PIN_5, GPIO_PIN_SET);
  } */
  prevGenFuncRef = currentGenFuncRef;
 8001486:	687b      	ldr	r3, [r7, #4]
 8001488:	7bfa      	ldrb	r2, [r7, #15]
 800148a:	f883 2064 	strb.w	r2, [r3, #100]	@ 0x64
 800148e:	e000      	b.n	8001492 <_ZN6CanCom6rxTaskEv+0x34>
    return;
 8001490:	bf00      	nop
}
 8001492:	3710      	adds	r7, #16
 8001494:	46bd      	mov	sp, r7
 8001496:	bd80      	pop	{r7, pc}

08001498 <_ZN6CanCom6txTaskEv>:

void CanCom::txTask(){
 8001498:	b580      	push	{r7, lr}
 800149a:	b082      	sub	sp, #8
 800149c:	af00      	add	r7, sp, #0
 800149e:	6078      	str	r0, [r7, #4]
  if (canTxFlag) {
 80014a0:	687b      	ldr	r3, [r7, #4]
 80014a2:	f893 3066 	ldrb.w	r3, [r3, #102]	@ 0x66
 80014a6:	b2db      	uxtb	r3, r3
 80014a8:	2b00      	cmp	r3, #0
 80014aa:	d019      	beq.n	80014e0 <_ZN6CanCom6txTaskEv+0x48>
    ang.prepareCanData(data->txBuff, sizeof(data->txBuff));
 80014ac:	687b      	ldr	r3, [r7, #4]
 80014ae:	4618      	mov	r0, r3
 80014b0:	f000 f86f 	bl	8001592 <_ZNKSt10unique_ptrIN6CanCom7canDataESt14default_deleteIS1_EEptEv>
 80014b4:	4603      	mov	r3, r0
 80014b6:	3302      	adds	r3, #2
 80014b8:	2208      	movs	r2, #8
 80014ba:	4619      	mov	r1, r3
 80014bc:	480a      	ldr	r0, [pc, #40]	@ (80014e8 <_ZN6CanCom6txTaskEv+0x50>)
 80014be:	f7ff fd3c 	bl	8000f3a <_ZNK3Ang14prepareCanDataEPhj>
    sendData(data->txBuff, sizeof(data->txBuff));
 80014c2:	687b      	ldr	r3, [r7, #4]
 80014c4:	4618      	mov	r0, r3
 80014c6:	f000 f864 	bl	8001592 <_ZNKSt10unique_ptrIN6CanCom7canDataESt14default_deleteIS1_EEptEv>
 80014ca:	4603      	mov	r3, r0
 80014cc:	3302      	adds	r3, #2
 80014ce:	2208      	movs	r2, #8
 80014d0:	4619      	mov	r1, r3
 80014d2:	6878      	ldr	r0, [r7, #4]
 80014d4:	f7ff ff25 	bl	8001322 <_ZN6CanCom8sendDataEPKhj>
    canTxFlag = false;
 80014d8:	687b      	ldr	r3, [r7, #4]
 80014da:	2200      	movs	r2, #0
 80014dc:	f883 2066 	strb.w	r2, [r3, #102]	@ 0x66
  }
}
 80014e0:	bf00      	nop
 80014e2:	3708      	adds	r7, #8
 80014e4:	46bd      	mov	sp, r7
 80014e6:	bd80      	pop	{r7, pc}
 80014e8:	200003b8 	.word	0x200003b8

080014ec <HAL_FDCAN_RxFifo0Callback>:

void HAL_FDCAN_RxFifo0Callback(FDCAN_HandleTypeDef* hfdcan, uint32_t RxFifo0ITs) {
 80014ec:	b580      	push	{r7, lr}
 80014ee:	b082      	sub	sp, #8
 80014f0:	af00      	add	r7, sp, #0
 80014f2:	6078      	str	r0, [r7, #4]
 80014f4:	6039      	str	r1, [r7, #0]
      cancom.rxFifo0Callback(RxFifo0ITs);
 80014f6:	6839      	ldr	r1, [r7, #0]
 80014f8:	4803      	ldr	r0, [pc, #12]	@ (8001508 <HAL_FDCAN_RxFifo0Callback+0x1c>)
 80014fa:	f7ff ff4c 	bl	8001396 <_ZN6CanCom15rxFifo0CallbackEm>
}
 80014fe:	bf00      	nop
 8001500:	3708      	adds	r7, #8
 8001502:	46bd      	mov	sp, r7
 8001504:	bd80      	pop	{r7, pc}
 8001506:	bf00      	nop
 8001508:	20000350 	.word	0x20000350

0800150c <_ZNKSt10unique_ptrIN6CanCom7canDataESt14default_deleteIS1_EE3getEv>:
      get() const noexcept
 800150c:	b580      	push	{r7, lr}
 800150e:	b082      	sub	sp, #8
 8001510:	af00      	add	r7, sp, #0
 8001512:	6078      	str	r0, [r7, #4]
      { return _M_t._M_ptr(); }
 8001514:	687b      	ldr	r3, [r7, #4]
 8001516:	4618      	mov	r0, r3
 8001518:	f000 f847 	bl	80015aa <_ZNKSt15__uniq_ptr_implIN6CanCom7canDataESt14default_deleteIS1_EE6_M_ptrEv>
 800151c:	4603      	mov	r3, r0
 800151e:	4618      	mov	r0, r3
 8001520:	3708      	adds	r7, #8
 8001522:	46bd      	mov	sp, r7
 8001524:	bd80      	pop	{r7, pc}

08001526 <_ZN6CanCom7canDataC1Ev>:
#include <memory>
#include "main.h"

class CanCom {
public:
  struct canData {
 8001526:	b480      	push	{r7}
 8001528:	b083      	sub	sp, #12
 800152a:	af00      	add	r7, sp, #0
 800152c:	6078      	str	r0, [r7, #4]
 800152e:	687b      	ldr	r3, [r7, #4]
 8001530:	2200      	movs	r2, #0
 8001532:	701a      	strb	r2, [r3, #0]
 8001534:	687b      	ldr	r3, [r7, #4]
 8001536:	2200      	movs	r2, #0
 8001538:	705a      	strb	r2, [r3, #1]
 800153a:	687b      	ldr	r3, [r7, #4]
 800153c:	3302      	adds	r3, #2
 800153e:	2200      	movs	r2, #0
 8001540:	601a      	str	r2, [r3, #0]
 8001542:	605a      	str	r2, [r3, #4]
 8001544:	687b      	ldr	r3, [r7, #4]
 8001546:	330a      	adds	r3, #10
 8001548:	2200      	movs	r2, #0
 800154a:	601a      	str	r2, [r3, #0]
 800154c:	605a      	str	r2, [r3, #4]
 800154e:	687b      	ldr	r3, [r7, #4]
 8001550:	4618      	mov	r0, r3
 8001552:	370c      	adds	r7, #12
 8001554:	46bd      	mov	sp, r7
 8001556:	f85d 7b04 	ldr.w	r7, [sp], #4
 800155a:	4770      	bx	lr

0800155c <_ZSt11make_uniqueIN6CanCom7canDataEJEENSt8__detail9_MakeUniqIT_E15__single_objectEDpOT0_>:
    make_unique(_Args&&... __args)
 800155c:	b590      	push	{r4, r7, lr}
 800155e:	b083      	sub	sp, #12
 8001560:	af00      	add	r7, sp, #0
 8001562:	6078      	str	r0, [r7, #4]
    { return unique_ptr<_Tp>(new _Tp(std::forward<_Args>(__args)...)); }
 8001564:	2012      	movs	r0, #18
 8001566:	f009 fca7 	bl	800aeb8 <_Znwj>
 800156a:	4603      	mov	r3, r0
 800156c:	461c      	mov	r4, r3
 800156e:	4622      	mov	r2, r4
 8001570:	2300      	movs	r3, #0
 8001572:	6013      	str	r3, [r2, #0]
 8001574:	6053      	str	r3, [r2, #4]
 8001576:	6093      	str	r3, [r2, #8]
 8001578:	60d3      	str	r3, [r2, #12]
 800157a:	8213      	strh	r3, [r2, #16]
 800157c:	4620      	mov	r0, r4
 800157e:	f7ff ffd2 	bl	8001526 <_ZN6CanCom7canDataC1Ev>
 8001582:	4621      	mov	r1, r4
 8001584:	6878      	ldr	r0, [r7, #4]
 8001586:	f000 f82e 	bl	80015e6 <_ZNSt10unique_ptrIN6CanCom7canDataESt14default_deleteIS1_EEC1IS3_vEEPS1_>
 800158a:	6878      	ldr	r0, [r7, #4]
 800158c:	370c      	adds	r7, #12
 800158e:	46bd      	mov	sp, r7
 8001590:	bd90      	pop	{r4, r7, pc}

08001592 <_ZNKSt10unique_ptrIN6CanCom7canDataESt14default_deleteIS1_EEptEv>:
      operator->() const noexcept
 8001592:	b580      	push	{r7, lr}
 8001594:	b082      	sub	sp, #8
 8001596:	af00      	add	r7, sp, #0
 8001598:	6078      	str	r0, [r7, #4]
	return get();
 800159a:	6878      	ldr	r0, [r7, #4]
 800159c:	f7ff ffb6 	bl	800150c <_ZNKSt10unique_ptrIN6CanCom7canDataESt14default_deleteIS1_EE3getEv>
 80015a0:	4603      	mov	r3, r0
      }
 80015a2:	4618      	mov	r0, r3
 80015a4:	3708      	adds	r7, #8
 80015a6:	46bd      	mov	sp, r7
 80015a8:	bd80      	pop	{r7, pc}

080015aa <_ZNKSt15__uniq_ptr_implIN6CanCom7canDataESt14default_deleteIS1_EE6_M_ptrEv>:
      pointer    _M_ptr() const noexcept { return std::get<0>(_M_t); }
 80015aa:	b580      	push	{r7, lr}
 80015ac:	b082      	sub	sp, #8
 80015ae:	af00      	add	r7, sp, #0
 80015b0:	6078      	str	r0, [r7, #4]
 80015b2:	687b      	ldr	r3, [r7, #4]
 80015b4:	4618      	mov	r0, r3
 80015b6:	f000 f832 	bl	800161e <_ZSt3getILj0EJPN6CanCom7canDataESt14default_deleteIS1_EEERKNSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeERKS9_>
 80015ba:	4603      	mov	r3, r0
 80015bc:	681b      	ldr	r3, [r3, #0]
 80015be:	4618      	mov	r0, r3
 80015c0:	3708      	adds	r7, #8
 80015c2:	46bd      	mov	sp, r7
 80015c4:	bd80      	pop	{r7, pc}

080015c6 <_ZNSt15__uniq_ptr_dataIN6CanCom7canDataESt14default_deleteIS1_ELb1ELb1EECI1St15__uniq_ptr_implIS1_S3_EEPS1_>:
      using __uniq_ptr_impl<_Tp, _Dp>::__uniq_ptr_impl;
 80015c6:	b580      	push	{r7, lr}
 80015c8:	b082      	sub	sp, #8
 80015ca:	af00      	add	r7, sp, #0
 80015cc:	6078      	str	r0, [r7, #4]
 80015ce:	6039      	str	r1, [r7, #0]
 80015d0:	687b      	ldr	r3, [r7, #4]
 80015d2:	683a      	ldr	r2, [r7, #0]
 80015d4:	4611      	mov	r1, r2
 80015d6:	4618      	mov	r0, r3
 80015d8:	f000 f82e 	bl	8001638 <_ZNSt15__uniq_ptr_implIN6CanCom7canDataESt14default_deleteIS1_EEC1EPS1_>
 80015dc:	687b      	ldr	r3, [r7, #4]
 80015de:	4618      	mov	r0, r3
 80015e0:	3708      	adds	r7, #8
 80015e2:	46bd      	mov	sp, r7
 80015e4:	bd80      	pop	{r7, pc}

080015e6 <_ZNSt10unique_ptrIN6CanCom7canDataESt14default_deleteIS1_EEC1IS3_vEEPS1_>:
	unique_ptr(pointer __p) noexcept
 80015e6:	b580      	push	{r7, lr}
 80015e8:	b082      	sub	sp, #8
 80015ea:	af00      	add	r7, sp, #0
 80015ec:	6078      	str	r0, [r7, #4]
 80015ee:	6039      	str	r1, [r7, #0]
	: _M_t(__p)
 80015f0:	687b      	ldr	r3, [r7, #4]
 80015f2:	6839      	ldr	r1, [r7, #0]
 80015f4:	4618      	mov	r0, r3
 80015f6:	f7ff ffe6 	bl	80015c6 <_ZNSt15__uniq_ptr_dataIN6CanCom7canDataESt14default_deleteIS1_ELb1ELb1EECI1St15__uniq_ptr_implIS1_S3_EEPS1_>
        { }
 80015fa:	687b      	ldr	r3, [r7, #4]
 80015fc:	4618      	mov	r0, r3
 80015fe:	3708      	adds	r7, #8
 8001600:	46bd      	mov	sp, r7
 8001602:	bd80      	pop	{r7, pc}

08001604 <_ZNSt15__uniq_ptr_implIN6CanCom7canDataESt14default_deleteIS1_EE6_M_ptrEv>:
      pointer&   _M_ptr() noexcept { return std::get<0>(_M_t); }
 8001604:	b580      	push	{r7, lr}
 8001606:	b082      	sub	sp, #8
 8001608:	af00      	add	r7, sp, #0
 800160a:	6078      	str	r0, [r7, #4]
 800160c:	687b      	ldr	r3, [r7, #4]
 800160e:	4618      	mov	r0, r3
 8001610:	f000 f826 	bl	8001660 <_ZSt3getILj0EJPN6CanCom7canDataESt14default_deleteIS1_EEERNSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeERS9_>
 8001614:	4603      	mov	r3, r0
 8001616:	4618      	mov	r0, r3
 8001618:	3708      	adds	r7, #8
 800161a:	46bd      	mov	sp, r7
 800161c:	bd80      	pop	{r7, pc}

0800161e <_ZSt3getILj0EJPN6CanCom7canDataESt14default_deleteIS1_EEERKNSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeERKS9_>:
    get(const tuple<_Elements...>& __t) noexcept
 800161e:	b580      	push	{r7, lr}
 8001620:	b082      	sub	sp, #8
 8001622:	af00      	add	r7, sp, #0
 8001624:	6078      	str	r0, [r7, #4]
    { return std::__get_helper<__i>(__t); }
 8001626:	687b      	ldr	r3, [r7, #4]
 8001628:	4618      	mov	r0, r3
 800162a:	f000 f826 	bl	800167a <_ZSt12__get_helperILj0EPN6CanCom7canDataEJSt14default_deleteIS1_EEERKT0_RKSt11_Tuple_implIXT_EJS5_DpT1_EE>
 800162e:	4603      	mov	r3, r0
 8001630:	4618      	mov	r0, r3
 8001632:	3708      	adds	r7, #8
 8001634:	46bd      	mov	sp, r7
 8001636:	bd80      	pop	{r7, pc}

08001638 <_ZNSt15__uniq_ptr_implIN6CanCom7canDataESt14default_deleteIS1_EEC1EPS1_>:
      __uniq_ptr_impl(pointer __p) : _M_t() { _M_ptr() = __p; }
 8001638:	b580      	push	{r7, lr}
 800163a:	b082      	sub	sp, #8
 800163c:	af00      	add	r7, sp, #0
 800163e:	6078      	str	r0, [r7, #4]
 8001640:	6039      	str	r1, [r7, #0]
 8001642:	687b      	ldr	r3, [r7, #4]
 8001644:	4618      	mov	r0, r3
 8001646:	f000 f824 	bl	8001692 <_ZNSt5tupleIJPN6CanCom7canDataESt14default_deleteIS1_EEEC1ILb1ELb1EEEv>
 800164a:	6878      	ldr	r0, [r7, #4]
 800164c:	f7ff ffda 	bl	8001604 <_ZNSt15__uniq_ptr_implIN6CanCom7canDataESt14default_deleteIS1_EE6_M_ptrEv>
 8001650:	4602      	mov	r2, r0
 8001652:	683b      	ldr	r3, [r7, #0]
 8001654:	6013      	str	r3, [r2, #0]
 8001656:	687b      	ldr	r3, [r7, #4]
 8001658:	4618      	mov	r0, r3
 800165a:	3708      	adds	r7, #8
 800165c:	46bd      	mov	sp, r7
 800165e:	bd80      	pop	{r7, pc}

08001660 <_ZSt3getILj0EJPN6CanCom7canDataESt14default_deleteIS1_EEERNSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeERS9_>:
    get(tuple<_Elements...>& __t) noexcept
 8001660:	b580      	push	{r7, lr}
 8001662:	b082      	sub	sp, #8
 8001664:	af00      	add	r7, sp, #0
 8001666:	6078      	str	r0, [r7, #4]
    { return std::__get_helper<__i>(__t); }
 8001668:	687b      	ldr	r3, [r7, #4]
 800166a:	4618      	mov	r0, r3
 800166c:	f000 f81e 	bl	80016ac <_ZSt12__get_helperILj0EPN6CanCom7canDataEJSt14default_deleteIS1_EEERT0_RSt11_Tuple_implIXT_EJS5_DpT1_EE>
 8001670:	4603      	mov	r3, r0
 8001672:	4618      	mov	r0, r3
 8001674:	3708      	adds	r7, #8
 8001676:	46bd      	mov	sp, r7
 8001678:	bd80      	pop	{r7, pc}

0800167a <_ZSt12__get_helperILj0EPN6CanCom7canDataEJSt14default_deleteIS1_EEERKT0_RKSt11_Tuple_implIXT_EJS5_DpT1_EE>:
    __get_helper(const _Tuple_impl<__i, _Head, _Tail...>& __t) noexcept
 800167a:	b580      	push	{r7, lr}
 800167c:	b082      	sub	sp, #8
 800167e:	af00      	add	r7, sp, #0
 8001680:	6078      	str	r0, [r7, #4]
    { return _Tuple_impl<__i, _Head, _Tail...>::_M_head(__t); }
 8001682:	6878      	ldr	r0, [r7, #4]
 8001684:	f000 f81e 	bl	80016c4 <_ZNSt11_Tuple_implILj0EJPN6CanCom7canDataESt14default_deleteIS1_EEE7_M_headERKS5_>
 8001688:	4603      	mov	r3, r0
 800168a:	4618      	mov	r0, r3
 800168c:	3708      	adds	r7, #8
 800168e:	46bd      	mov	sp, r7
 8001690:	bd80      	pop	{r7, pc}

08001692 <_ZNSt5tupleIJPN6CanCom7canDataESt14default_deleteIS1_EEEC1ILb1ELb1EEEv>:
	tuple()
 8001692:	b580      	push	{r7, lr}
 8001694:	b082      	sub	sp, #8
 8001696:	af00      	add	r7, sp, #0
 8001698:	6078      	str	r0, [r7, #4]
	: _Inherited() { }
 800169a:	687b      	ldr	r3, [r7, #4]
 800169c:	4618      	mov	r0, r3
 800169e:	f000 f81e 	bl	80016de <_ZNSt11_Tuple_implILj0EJPN6CanCom7canDataESt14default_deleteIS1_EEEC1Ev>
 80016a2:	687b      	ldr	r3, [r7, #4]
 80016a4:	4618      	mov	r0, r3
 80016a6:	3708      	adds	r7, #8
 80016a8:	46bd      	mov	sp, r7
 80016aa:	bd80      	pop	{r7, pc}

080016ac <_ZSt12__get_helperILj0EPN6CanCom7canDataEJSt14default_deleteIS1_EEERT0_RSt11_Tuple_implIXT_EJS5_DpT1_EE>:
    __get_helper(_Tuple_impl<__i, _Head, _Tail...>& __t) noexcept
 80016ac:	b580      	push	{r7, lr}
 80016ae:	b082      	sub	sp, #8
 80016b0:	af00      	add	r7, sp, #0
 80016b2:	6078      	str	r0, [r7, #4]
    { return _Tuple_impl<__i, _Head, _Tail...>::_M_head(__t); }
 80016b4:	6878      	ldr	r0, [r7, #4]
 80016b6:	f000 f822 	bl	80016fe <_ZNSt11_Tuple_implILj0EJPN6CanCom7canDataESt14default_deleteIS1_EEE7_M_headERS5_>
 80016ba:	4603      	mov	r3, r0
 80016bc:	4618      	mov	r0, r3
 80016be:	3708      	adds	r7, #8
 80016c0:	46bd      	mov	sp, r7
 80016c2:	bd80      	pop	{r7, pc}

080016c4 <_ZNSt11_Tuple_implILj0EJPN6CanCom7canDataESt14default_deleteIS1_EEE7_M_headERKS5_>:
      _M_head(const _Tuple_impl& __t) noexcept { return _Base::_M_head(__t); }
 80016c4:	b580      	push	{r7, lr}
 80016c6:	b082      	sub	sp, #8
 80016c8:	af00      	add	r7, sp, #0
 80016ca:	6078      	str	r0, [r7, #4]
 80016cc:	687b      	ldr	r3, [r7, #4]
 80016ce:	4618      	mov	r0, r3
 80016d0:	f000 f822 	bl	8001718 <_ZNSt10_Head_baseILj0EPN6CanCom7canDataELb0EE7_M_headERKS3_>
 80016d4:	4603      	mov	r3, r0
 80016d6:	4618      	mov	r0, r3
 80016d8:	3708      	adds	r7, #8
 80016da:	46bd      	mov	sp, r7
 80016dc:	bd80      	pop	{r7, pc}

080016de <_ZNSt11_Tuple_implILj0EJPN6CanCom7canDataESt14default_deleteIS1_EEEC1Ev>:
      constexpr _Tuple_impl()
 80016de:	b580      	push	{r7, lr}
 80016e0:	b082      	sub	sp, #8
 80016e2:	af00      	add	r7, sp, #0
 80016e4:	6078      	str	r0, [r7, #4]
      : _Inherited(), _Base() { }
 80016e6:	6878      	ldr	r0, [r7, #4]
 80016e8:	f000 f821 	bl	800172e <_ZNSt11_Tuple_implILj1EJSt14default_deleteIN6CanCom7canDataEEEEC1Ev>
 80016ec:	687b      	ldr	r3, [r7, #4]
 80016ee:	4618      	mov	r0, r3
 80016f0:	f000 f829 	bl	8001746 <_ZNSt10_Head_baseILj0EPN6CanCom7canDataELb0EEC1Ev>
 80016f4:	687b      	ldr	r3, [r7, #4]
 80016f6:	4618      	mov	r0, r3
 80016f8:	3708      	adds	r7, #8
 80016fa:	46bd      	mov	sp, r7
 80016fc:	bd80      	pop	{r7, pc}

080016fe <_ZNSt11_Tuple_implILj0EJPN6CanCom7canDataESt14default_deleteIS1_EEE7_M_headERS5_>:
      _M_head(_Tuple_impl& __t) noexcept { return _Base::_M_head(__t); }
 80016fe:	b580      	push	{r7, lr}
 8001700:	b082      	sub	sp, #8
 8001702:	af00      	add	r7, sp, #0
 8001704:	6078      	str	r0, [r7, #4]
 8001706:	687b      	ldr	r3, [r7, #4]
 8001708:	4618      	mov	r0, r3
 800170a:	f000 f82a 	bl	8001762 <_ZNSt10_Head_baseILj0EPN6CanCom7canDataELb0EE7_M_headERS3_>
 800170e:	4603      	mov	r3, r0
 8001710:	4618      	mov	r0, r3
 8001712:	3708      	adds	r7, #8
 8001714:	46bd      	mov	sp, r7
 8001716:	bd80      	pop	{r7, pc}

08001718 <_ZNSt10_Head_baseILj0EPN6CanCom7canDataELb0EE7_M_headERKS3_>:
      _M_head(const _Head_base& __b) noexcept { return __b._M_head_impl; }
 8001718:	b480      	push	{r7}
 800171a:	b083      	sub	sp, #12
 800171c:	af00      	add	r7, sp, #0
 800171e:	6078      	str	r0, [r7, #4]
 8001720:	687b      	ldr	r3, [r7, #4]
 8001722:	4618      	mov	r0, r3
 8001724:	370c      	adds	r7, #12
 8001726:	46bd      	mov	sp, r7
 8001728:	f85d 7b04 	ldr.w	r7, [sp], #4
 800172c:	4770      	bx	lr

0800172e <_ZNSt11_Tuple_implILj1EJSt14default_deleteIN6CanCom7canDataEEEEC1Ev>:
      _Tuple_impl()
 800172e:	b580      	push	{r7, lr}
 8001730:	b082      	sub	sp, #8
 8001732:	af00      	add	r7, sp, #0
 8001734:	6078      	str	r0, [r7, #4]
      : _Base() { }
 8001736:	6878      	ldr	r0, [r7, #4]
 8001738:	f000 f81e 	bl	8001778 <_ZNSt10_Head_baseILj1ESt14default_deleteIN6CanCom7canDataEELb1EEC1Ev>
 800173c:	687b      	ldr	r3, [r7, #4]
 800173e:	4618      	mov	r0, r3
 8001740:	3708      	adds	r7, #8
 8001742:	46bd      	mov	sp, r7
 8001744:	bd80      	pop	{r7, pc}

08001746 <_ZNSt10_Head_baseILj0EPN6CanCom7canDataELb0EEC1Ev>:
      constexpr _Head_base()
 8001746:	b480      	push	{r7}
 8001748:	b083      	sub	sp, #12
 800174a:	af00      	add	r7, sp, #0
 800174c:	6078      	str	r0, [r7, #4]
      : _M_head_impl() { }
 800174e:	687b      	ldr	r3, [r7, #4]
 8001750:	2200      	movs	r2, #0
 8001752:	601a      	str	r2, [r3, #0]
 8001754:	687b      	ldr	r3, [r7, #4]
 8001756:	4618      	mov	r0, r3
 8001758:	370c      	adds	r7, #12
 800175a:	46bd      	mov	sp, r7
 800175c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001760:	4770      	bx	lr

08001762 <_ZNSt10_Head_baseILj0EPN6CanCom7canDataELb0EE7_M_headERS3_>:
      _M_head(_Head_base& __b) noexcept { return __b._M_head_impl; }
 8001762:	b480      	push	{r7}
 8001764:	b083      	sub	sp, #12
 8001766:	af00      	add	r7, sp, #0
 8001768:	6078      	str	r0, [r7, #4]
 800176a:	687b      	ldr	r3, [r7, #4]
 800176c:	4618      	mov	r0, r3
 800176e:	370c      	adds	r7, #12
 8001770:	46bd      	mov	sp, r7
 8001772:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001776:	4770      	bx	lr

08001778 <_ZNSt10_Head_baseILj1ESt14default_deleteIN6CanCom7canDataEELb1EEC1Ev>:
      constexpr _Head_base()
 8001778:	b480      	push	{r7}
 800177a:	b083      	sub	sp, #12
 800177c:	af00      	add	r7, sp, #0
 800177e:	6078      	str	r0, [r7, #4]
      : _M_head_impl() { }
 8001780:	687b      	ldr	r3, [r7, #4]
 8001782:	4618      	mov	r0, r3
 8001784:	370c      	adds	r7, #12
 8001786:	46bd      	mov	sp, r7
 8001788:	f85d 7b04 	ldr.w	r7, [sp], #4
 800178c:	4770      	bx	lr
	...

08001790 <LL_CORDIC_Config>:
  *         @arg @ref LL_CORDIC_OUTSIZE_16BITS
  * @retval None
  */
__STATIC_INLINE void LL_CORDIC_Config(CORDIC_TypeDef *CORDICx, uint32_t Function, uint32_t Precision, uint32_t Scale,
                                      uint32_t NbWrite, uint32_t NbRead, uint32_t InSize, uint32_t OutSize)
{
 8001790:	b480      	push	{r7}
 8001792:	b085      	sub	sp, #20
 8001794:	af00      	add	r7, sp, #0
 8001796:	60f8      	str	r0, [r7, #12]
 8001798:	60b9      	str	r1, [r7, #8]
 800179a:	607a      	str	r2, [r7, #4]
 800179c:	603b      	str	r3, [r7, #0]
  MODIFY_REG(CORDICx->CSR,
 800179e:	68fb      	ldr	r3, [r7, #12]
 80017a0:	681a      	ldr	r2, [r3, #0]
 80017a2:	4b0c      	ldr	r3, [pc, #48]	@ (80017d4 <LL_CORDIC_Config+0x44>)
 80017a4:	4013      	ands	r3, r2
 80017a6:	68b9      	ldr	r1, [r7, #8]
 80017a8:	687a      	ldr	r2, [r7, #4]
 80017aa:	4311      	orrs	r1, r2
 80017ac:	683a      	ldr	r2, [r7, #0]
 80017ae:	4311      	orrs	r1, r2
 80017b0:	69ba      	ldr	r2, [r7, #24]
 80017b2:	4311      	orrs	r1, r2
 80017b4:	69fa      	ldr	r2, [r7, #28]
 80017b6:	4311      	orrs	r1, r2
 80017b8:	6a3a      	ldr	r2, [r7, #32]
 80017ba:	4311      	orrs	r1, r2
 80017bc:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80017be:	430a      	orrs	r2, r1
 80017c0:	431a      	orrs	r2, r3
 80017c2:	68fb      	ldr	r3, [r7, #12]
 80017c4:	601a      	str	r2, [r3, #0]
             CORDIC_CSR_FUNC | CORDIC_CSR_PRECISION | CORDIC_CSR_SCALE |
             CORDIC_CSR_NARGS | CORDIC_CSR_NRES | CORDIC_CSR_ARGSIZE | CORDIC_CSR_RESSIZE,
             Function | Precision | Scale |
             NbWrite | NbRead | InSize | OutSize);
}
 80017c6:	bf00      	nop
 80017c8:	3714      	adds	r7, #20
 80017ca:	46bd      	mov	sp, r7
 80017cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017d0:	4770      	bx	lr
 80017d2:	bf00      	nop
 80017d4:	ff87f800 	.word	0xff87f800

080017d8 <_ZN10Acrocantho6CordicC1Ev>:
  return static_cast<int32_t>(((mod > 0.5f) ? (mod - 1.0f) : mod) * 4294967296.0f);
}

class Cordic {
  public:
  Cordic() {
 80017d8:	b580      	push	{r7, lr}
 80017da:	b088      	sub	sp, #32
 80017dc:	af04      	add	r7, sp, #16
 80017de:	6078      	str	r0, [r7, #4]
    __HAL_RCC_CORDIC_CLK_ENABLE();
 80017e0:	4b0f      	ldr	r3, [pc, #60]	@ (8001820 <_ZN10Acrocantho6CordicC1Ev+0x48>)
 80017e2:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80017e4:	4a0e      	ldr	r2, [pc, #56]	@ (8001820 <_ZN10Acrocantho6CordicC1Ev+0x48>)
 80017e6:	f043 0308 	orr.w	r3, r3, #8
 80017ea:	6493      	str	r3, [r2, #72]	@ 0x48
 80017ec:	4b0c      	ldr	r3, [pc, #48]	@ (8001820 <_ZN10Acrocantho6CordicC1Ev+0x48>)
 80017ee:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80017f0:	f003 0308 	and.w	r3, r3, #8
 80017f4:	60fb      	str	r3, [r7, #12]
 80017f6:	68fb      	ldr	r3, [r7, #12]
    LL_CORDIC_Config(
 80017f8:	2300      	movs	r3, #0
 80017fa:	9303      	str	r3, [sp, #12]
 80017fc:	2300      	movs	r3, #0
 80017fe:	9302      	str	r3, [sp, #8]
 8001800:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
 8001804:	9301      	str	r3, [sp, #4]
 8001806:	2300      	movs	r3, #0
 8001808:	9300      	str	r3, [sp, #0]
 800180a:	2300      	movs	r3, #0
 800180c:	2250      	movs	r2, #80	@ 0x50
 800180e:	2100      	movs	r1, #0
 8001810:	4804      	ldr	r0, [pc, #16]	@ (8001824 <_ZN10Acrocantho6CordicC1Ev+0x4c>)
 8001812:	f7ff ffbd 	bl	8001790 <LL_CORDIC_Config>
        LL_CORDIC_SCALE_0,
        LL_CORDIC_NBWRITE_1,
        LL_CORDIC_NBREAD_2,
        LL_CORDIC_INSIZE_32BITS,
        LL_CORDIC_OUTSIZE_32BITS);
  }
 8001816:	687b      	ldr	r3, [r7, #4]
 8001818:	4618      	mov	r0, r3
 800181a:	3710      	adds	r7, #16
 800181c:	46bd      	mov	sp, r7
 800181e:	bd80      	pop	{r7, pc}
 8001820:	40021000 	.word	0x40021000
 8001824:	40020c00 	.word	0x40020c00

08001828 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001828:	b580      	push	{r7, lr}
 800182a:	b088      	sub	sp, #32
 800182c:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800182e:	f001 fd32 	bl	8003296 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001832:	f000 f883 	bl	800193c <_Z18SystemClock_Configv>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001836:	f000 fbc7 	bl	8001fc8 <_ZL12MX_GPIO_Initv>
  MX_DMA_Init();
 800183a:	f000 fb93 	bl	8001f64 <_ZL11MX_DMA_Initv>
  MX_ADC1_Init();
 800183e:	f000 f8d3 	bl	80019e8 <_ZL12MX_ADC1_Initv>
  MX_ADC2_Init();
 8001842:	f000 f967 	bl	8001b14 <_ZL12MX_ADC2_Initv>
  MX_FDCAN1_Init();
 8001846:	f000 fa21 	bl	8001c8c <_ZL14MX_FDCAN1_Initv>
  MX_I2C1_Init();
 800184a:	f000 fa6b 	bl	8001d24 <_ZL12MX_I2C1_Initv>
  MX_TIM1_Init();
 800184e:	f000 fabb 	bl	8001dc8 <_ZL12MX_TIM1_Initv>
  MX_CORDIC_Init();
 8001852:	f000 fa03 	bl	8001c5c <_ZL14MX_CORDIC_Initv>

  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  HAL_ADCEx_Calibration_Start(&hadc1, ADC_SINGLE_ENDED);
 8001856:	217f      	movs	r1, #127	@ 0x7f
 8001858:	4833      	ldr	r0, [pc, #204]	@ (8001928 <main+0x100>)
 800185a:	f002 fe7f 	bl	800455c <HAL_ADCEx_Calibration_Start>
  HAL_ADCEx_Calibration_Start(&hadc2, ADC_SINGLE_ENDED);
 800185e:	217f      	movs	r1, #127	@ 0x7f
 8001860:	4832      	ldr	r0, [pc, #200]	@ (800192c <main+0x104>)
 8001862:	f002 fe7b 	bl	800455c <HAL_ADCEx_Calibration_Start>
  HAL_ADC_Start(&hadc1);
 8001866:	4830      	ldr	r0, [pc, #192]	@ (8001928 <main+0x100>)
 8001868:	f002 f87c 	bl	8003964 <HAL_ADC_Start>
  HAL_ADC_Start(&hadc2);
 800186c:	482f      	ldr	r0, [pc, #188]	@ (800192c <main+0x104>)
 800186e:	f002 f879 	bl	8003964 <HAL_ADC_Start>
  HAL_ADCEx_InjectedStart_IT(&hadc1);
 8001872:	482d      	ldr	r0, [pc, #180]	@ (8001928 <main+0x100>)
 8001874:	f002 fed4 	bl	8004620 <HAL_ADCEx_InjectedStart_IT>
  //  HAL_TIM_Base_Start_IT(&htim1);
  HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_1);
 8001878:	2100      	movs	r1, #0
 800187a:	482d      	ldr	r0, [pc, #180]	@ (8001930 <main+0x108>)
 800187c:	f008 facc 	bl	8009e18 <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_2);
 8001880:	2104      	movs	r1, #4
 8001882:	482b      	ldr	r0, [pc, #172]	@ (8001930 <main+0x108>)
 8001884:	f008 fac8 	bl	8009e18 <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_3);
 8001888:	2108      	movs	r1, #8
 800188a:	4829      	ldr	r0, [pc, #164]	@ (8001930 <main+0x108>)
 800188c:	f008 fac4 	bl	8009e18 <HAL_TIM_PWM_Start>
  HAL_TIMEx_PWMN_Start(&htim1, TIM_CHANNEL_1);
 8001890:	2100      	movs	r1, #0
 8001892:	4827      	ldr	r0, [pc, #156]	@ (8001930 <main+0x108>)
 8001894:	f009 f8ea 	bl	800aa6c <HAL_TIMEx_PWMN_Start>
  HAL_TIMEx_PWMN_Start(&htim1, TIM_CHANNEL_2);
 8001898:	2104      	movs	r1, #4
 800189a:	4825      	ldr	r0, [pc, #148]	@ (8001930 <main+0x108>)
 800189c:	f009 f8e6 	bl	800aa6c <HAL_TIMEx_PWMN_Start>
  HAL_TIMEx_PWMN_Start(&htim1, TIM_CHANNEL_3);
 80018a0:	2108      	movs	r1, #8
 80018a2:	4823      	ldr	r0, [pc, #140]	@ (8001930 <main+0x108>)
 80018a4:	f009 f8e2 	bl	800aa6c <HAL_TIMEx_PWMN_Start>

  // CANフィルタ
  FDCAN_FilterTypeDef CAN_FilterConfig;
  CAN_FilterConfig.IdType = FDCAN_STANDARD_ID;
 80018a8:	2300      	movs	r3, #0
 80018aa:	60bb      	str	r3, [r7, #8]
  CAN_FilterConfig.FilterIndex = 0;
 80018ac:	2300      	movs	r3, #0
 80018ae:	60fb      	str	r3, [r7, #12]
  CAN_FilterConfig.FilterType = FDCAN_FILTER_MASK;
 80018b0:	2302      	movs	r3, #2
 80018b2:	613b      	str	r3, [r7, #16]
  CAN_FilterConfig.FilterConfig = FDCAN_FILTER_TO_RXFIFO0;
 80018b4:	2301      	movs	r3, #1
 80018b6:	617b      	str	r3, [r7, #20]
  CAN_FilterConfig.FilterID1 = 0x000;  // フィルタID
 80018b8:	2300      	movs	r3, #0
 80018ba:	61bb      	str	r3, [r7, #24]
  CAN_FilterConfig.FilterID2 = 0x000;  // マスク
 80018bc:	2300      	movs	r3, #0
 80018be:	61fb      	str	r3, [r7, #28]

    if (HAL_FDCAN_ConfigFilter(&hfdcan1, &CAN_FilterConfig) != HAL_OK)
 80018c0:	f107 0308 	add.w	r3, r7, #8
 80018c4:	4619      	mov	r1, r3
 80018c6:	481b      	ldr	r0, [pc, #108]	@ (8001934 <main+0x10c>)
 80018c8:	f004 fb90 	bl	8005fec <HAL_FDCAN_ConfigFilter>
 80018cc:	4603      	mov	r3, r0
 80018ce:	2b00      	cmp	r3, #0
 80018d0:	bf14      	ite	ne
 80018d2:	2301      	movne	r3, #1
 80018d4:	2300      	moveq	r3, #0
 80018d6:	b2db      	uxtb	r3, r3
 80018d8:	2b00      	cmp	r3, #0
 80018da:	d001      	beq.n	80018e0 <main+0xb8>
    {
        // フィルタ設定エラー
        Error_Handler();
 80018dc:	f000 fc0a 	bl	80020f4 <Error_Handler>
    } 
  // STart FDCAN1
  if(HAL_FDCAN_Start(&hfdcan1)!= HAL_OK) {
 80018e0:	4814      	ldr	r0, [pc, #80]	@ (8001934 <main+0x10c>)
 80018e2:	f004 fbdd 	bl	80060a0 <HAL_FDCAN_Start>
 80018e6:	4603      	mov	r3, r0
 80018e8:	2b00      	cmp	r3, #0
 80018ea:	bf14      	ite	ne
 80018ec:	2301      	movne	r3, #1
 80018ee:	2300      	moveq	r3, #0
 80018f0:	b2db      	uxtb	r3, r3
 80018f2:	2b00      	cmp	r3, #0
 80018f4:	d001      	beq.n	80018fa <main+0xd2>
	  Error_Handler();
 80018f6:	f000 fbfd 	bl	80020f4 <Error_Handler>
  }

  // Activate the notification for new data in FIFO0 for FDCAN1
  if (HAL_FDCAN_ActivateNotification(&hfdcan1, FDCAN_IT_RX_FIFO0_NEW_MESSAGE, 0) != HAL_OK) {
 80018fa:	2200      	movs	r2, #0
 80018fc:	2101      	movs	r1, #1
 80018fe:	480d      	ldr	r0, [pc, #52]	@ (8001934 <main+0x10c>)
 8001900:	f004 fd42 	bl	8006388 <HAL_FDCAN_ActivateNotification>
 8001904:	4603      	mov	r3, r0
 8001906:	2b00      	cmp	r3, #0
 8001908:	bf14      	ite	ne
 800190a:	2301      	movne	r3, #1
 800190c:	2300      	moveq	r3, #0
 800190e:	b2db      	uxtb	r3, r3
 8001910:	2b00      	cmp	r3, #0
 8001912:	d001      	beq.n	8001918 <main+0xf0>
    /* Notification Error */
    Error_Handler();
 8001914:	f000 fbee 	bl	80020f4 <Error_Handler>
  }

  Acrocantho::Cordic cordic;
 8001918:	1d3b      	adds	r3, r7, #4
 800191a:	4618      	mov	r0, r3
 800191c:	f7ff ff5c 	bl	80017d8 <_ZN10Acrocantho6CordicC1Ev>
  {
    //Acrocantho::SinCos result = cordic.radians(Acrocantho::userpi);
    //a = result.c;
    //b = result.s;
    
    usertask.idleTask();
 8001920:	4805      	ldr	r0, [pc, #20]	@ (8001938 <main+0x110>)
 8001922:	f001 fc21 	bl	8003168 <_ZN8UserTask8idleTaskEv>
 8001926:	e7fb      	b.n	8001920 <main+0xf8>
 8001928:	2000008c 	.word	0x2000008c
 800192c:	200000f8 	.word	0x200000f8
 8001930:	20000304 	.word	0x20000304
 8001934:	2000018c 	.word	0x2000018c
 8001938:	2000040c 	.word	0x2000040c

0800193c <_Z18SystemClock_Configv>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800193c:	b580      	push	{r7, lr}
 800193e:	b094      	sub	sp, #80	@ 0x50
 8001940:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001942:	f107 0318 	add.w	r3, r7, #24
 8001946:	2238      	movs	r2, #56	@ 0x38
 8001948:	2100      	movs	r1, #0
 800194a:	4618      	mov	r0, r3
 800194c:	f009 fb96 	bl	800b07c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001950:	1d3b      	adds	r3, r7, #4
 8001952:	2200      	movs	r2, #0
 8001954:	601a      	str	r2, [r3, #0]
 8001956:	605a      	str	r2, [r3, #4]
 8001958:	609a      	str	r2, [r3, #8]
 800195a:	60da      	str	r2, [r3, #12]
 800195c:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1_BOOST);
 800195e:	2000      	movs	r0, #0
 8001960:	f007 fa0a 	bl	8008d78 <HAL_PWREx_ControlVoltageScaling>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8001964:	2302      	movs	r3, #2
 8001966:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001968:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800196c:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 800196e:	2340      	movs	r3, #64	@ 0x40
 8001970:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001972:	2302      	movs	r3, #2
 8001974:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8001976:	2302      	movs	r3, #2
 8001978:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLM = RCC_PLLM_DIV4;
 800197a:	2304      	movs	r3, #4
 800197c:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLN = 85;
 800197e:	2355      	movs	r3, #85	@ 0x55
 8001980:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8001982:	2302      	movs	r3, #2
 8001984:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 8001986:	2302      	movs	r3, #2
 8001988:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 800198a:	2302      	movs	r3, #2
 800198c:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800198e:	f107 0318 	add.w	r3, r7, #24
 8001992:	4618      	mov	r0, r3
 8001994:	f007 faa4 	bl	8008ee0 <HAL_RCC_OscConfig>
 8001998:	4603      	mov	r3, r0
 800199a:	2b00      	cmp	r3, #0
 800199c:	bf14      	ite	ne
 800199e:	2301      	movne	r3, #1
 80019a0:	2300      	moveq	r3, #0
 80019a2:	b2db      	uxtb	r3, r3
 80019a4:	2b00      	cmp	r3, #0
 80019a6:	d001      	beq.n	80019ac <_Z18SystemClock_Configv+0x70>
  {
    Error_Handler();
 80019a8:	f000 fba4 	bl	80020f4 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80019ac:	230f      	movs	r3, #15
 80019ae:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80019b0:	2303      	movs	r3, #3
 80019b2:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80019b4:	2300      	movs	r3, #0
 80019b6:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80019b8:	2300      	movs	r3, #0
 80019ba:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80019bc:	2300      	movs	r3, #0
 80019be:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 80019c0:	1d3b      	adds	r3, r7, #4
 80019c2:	2104      	movs	r1, #4
 80019c4:	4618      	mov	r0, r3
 80019c6:	f007 fd9d 	bl	8009504 <HAL_RCC_ClockConfig>
 80019ca:	4603      	mov	r3, r0
 80019cc:	2b00      	cmp	r3, #0
 80019ce:	bf14      	ite	ne
 80019d0:	2301      	movne	r3, #1
 80019d2:	2300      	moveq	r3, #0
 80019d4:	b2db      	uxtb	r3, r3
 80019d6:	2b00      	cmp	r3, #0
 80019d8:	d001      	beq.n	80019de <_Z18SystemClock_Configv+0xa2>
  {
    Error_Handler();
 80019da:	f000 fb8b 	bl	80020f4 <Error_Handler>
  }
}
 80019de:	bf00      	nop
 80019e0:	3750      	adds	r7, #80	@ 0x50
 80019e2:	46bd      	mov	sp, r7
 80019e4:	bd80      	pop	{r7, pc}
	...

080019e8 <_ZL12MX_ADC1_Initv>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 80019e8:	b580      	push	{r7, lr}
 80019ea:	b092      	sub	sp, #72	@ 0x48
 80019ec:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_MultiModeTypeDef multimode = {0};
 80019ee:	f107 033c 	add.w	r3, r7, #60	@ 0x3c
 80019f2:	2200      	movs	r2, #0
 80019f4:	601a      	str	r2, [r3, #0]
 80019f6:	605a      	str	r2, [r3, #4]
 80019f8:	609a      	str	r2, [r3, #8]
  ADC_InjectionConfTypeDef sConfigInjected = {0};
 80019fa:	463b      	mov	r3, r7
 80019fc:	223c      	movs	r2, #60	@ 0x3c
 80019fe:	2100      	movs	r1, #0
 8001a00:	4618      	mov	r0, r3
 8001a02:	f009 fb3b 	bl	800b07c <memset>

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 8001a06:	4b41      	ldr	r3, [pc, #260]	@ (8001b0c <_ZL12MX_ADC1_Initv+0x124>)
 8001a08:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
 8001a0c:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 8001a0e:	4b3f      	ldr	r3, [pc, #252]	@ (8001b0c <_ZL12MX_ADC1_Initv+0x124>)
 8001a10:	f44f 3240 	mov.w	r2, #196608	@ 0x30000
 8001a14:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8001a16:	4b3d      	ldr	r3, [pc, #244]	@ (8001b0c <_ZL12MX_ADC1_Initv+0x124>)
 8001a18:	2200      	movs	r2, #0
 8001a1a:	609a      	str	r2, [r3, #8]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8001a1c:	4b3b      	ldr	r3, [pc, #236]	@ (8001b0c <_ZL12MX_ADC1_Initv+0x124>)
 8001a1e:	2200      	movs	r2, #0
 8001a20:	60da      	str	r2, [r3, #12]
  hadc1.Init.GainCompensation = 0;
 8001a22:	4b3a      	ldr	r3, [pc, #232]	@ (8001b0c <_ZL12MX_ADC1_Initv+0x124>)
 8001a24:	2200      	movs	r2, #0
 8001a26:	611a      	str	r2, [r3, #16]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8001a28:	4b38      	ldr	r3, [pc, #224]	@ (8001b0c <_ZL12MX_ADC1_Initv+0x124>)
 8001a2a:	2200      	movs	r2, #0
 8001a2c:	615a      	str	r2, [r3, #20]
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8001a2e:	4b37      	ldr	r3, [pc, #220]	@ (8001b0c <_ZL12MX_ADC1_Initv+0x124>)
 8001a30:	2204      	movs	r2, #4
 8001a32:	619a      	str	r2, [r3, #24]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 8001a34:	4b35      	ldr	r3, [pc, #212]	@ (8001b0c <_ZL12MX_ADC1_Initv+0x124>)
 8001a36:	2200      	movs	r2, #0
 8001a38:	771a      	strb	r2, [r3, #28]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8001a3a:	4b34      	ldr	r3, [pc, #208]	@ (8001b0c <_ZL12MX_ADC1_Initv+0x124>)
 8001a3c:	2200      	movs	r2, #0
 8001a3e:	775a      	strb	r2, [r3, #29]
  hadc1.Init.NbrOfConversion = 1;
 8001a40:	4b32      	ldr	r3, [pc, #200]	@ (8001b0c <_ZL12MX_ADC1_Initv+0x124>)
 8001a42:	2201      	movs	r2, #1
 8001a44:	621a      	str	r2, [r3, #32]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8001a46:	4b31      	ldr	r3, [pc, #196]	@ (8001b0c <_ZL12MX_ADC1_Initv+0x124>)
 8001a48:	2200      	movs	r2, #0
 8001a4a:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  hadc1.Init.DMAContinuousRequests = DISABLE;
 8001a4e:	4b2f      	ldr	r3, [pc, #188]	@ (8001b0c <_ZL12MX_ADC1_Initv+0x124>)
 8001a50:	2200      	movs	r2, #0
 8001a52:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
  hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 8001a56:	4b2d      	ldr	r3, [pc, #180]	@ (8001b0c <_ZL12MX_ADC1_Initv+0x124>)
 8001a58:	2200      	movs	r2, #0
 8001a5a:	63da      	str	r2, [r3, #60]	@ 0x3c
  hadc1.Init.OversamplingMode = DISABLE;
 8001a5c:	4b2b      	ldr	r3, [pc, #172]	@ (8001b0c <_ZL12MX_ADC1_Initv+0x124>)
 8001a5e:	2200      	movs	r2, #0
 8001a60:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8001a64:	4829      	ldr	r0, [pc, #164]	@ (8001b0c <_ZL12MX_ADC1_Initv+0x124>)
 8001a66:	f001 fdc1 	bl	80035ec <HAL_ADC_Init>
 8001a6a:	4603      	mov	r3, r0
 8001a6c:	2b00      	cmp	r3, #0
 8001a6e:	bf14      	ite	ne
 8001a70:	2301      	movne	r3, #1
 8001a72:	2300      	moveq	r3, #0
 8001a74:	b2db      	uxtb	r3, r3
 8001a76:	2b00      	cmp	r3, #0
 8001a78:	d001      	beq.n	8001a7e <_ZL12MX_ADC1_Initv+0x96>
  {
    Error_Handler();
 8001a7a:	f000 fb3b 	bl	80020f4 <Error_Handler>
  }

  /** Configure the ADC multi-mode
  */
  multimode.Mode = ADC_DUALMODE_INJECSIMULT;
 8001a7e:	2305      	movs	r3, #5
 8001a80:	63fb      	str	r3, [r7, #60]	@ 0x3c
  multimode.DMAAccessMode = ADC_DMAACCESSMODE_DISABLED;
 8001a82:	2300      	movs	r3, #0
 8001a84:	643b      	str	r3, [r7, #64]	@ 0x40
  multimode.TwoSamplingDelay = ADC_TWOSAMPLINGDELAY_1CYCLE;
 8001a86:	2300      	movs	r3, #0
 8001a88:	647b      	str	r3, [r7, #68]	@ 0x44
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 8001a8a:	f107 033c 	add.w	r3, r7, #60	@ 0x3c
 8001a8e:	4619      	mov	r1, r3
 8001a90:	481e      	ldr	r0, [pc, #120]	@ (8001b0c <_ZL12MX_ADC1_Initv+0x124>)
 8001a92:	f003 fc1f 	bl	80052d4 <HAL_ADCEx_MultiModeConfigChannel>
 8001a96:	4603      	mov	r3, r0
 8001a98:	2b00      	cmp	r3, #0
 8001a9a:	bf14      	ite	ne
 8001a9c:	2301      	movne	r3, #1
 8001a9e:	2300      	moveq	r3, #0
 8001aa0:	b2db      	uxtb	r3, r3
 8001aa2:	2b00      	cmp	r3, #0
 8001aa4:	d001      	beq.n	8001aaa <_ZL12MX_ADC1_Initv+0xc2>
  {
    Error_Handler();
 8001aa6:	f000 fb25 	bl	80020f4 <Error_Handler>
  }

  /** Configure Injected Channel
  */
  sConfigInjected.InjectedChannel = ADC_CHANNEL_1;
 8001aaa:	4b19      	ldr	r3, [pc, #100]	@ (8001b10 <_ZL12MX_ADC1_Initv+0x128>)
 8001aac:	603b      	str	r3, [r7, #0]
  sConfigInjected.InjectedRank = ADC_INJECTED_RANK_1;
 8001aae:	2309      	movs	r3, #9
 8001ab0:	607b      	str	r3, [r7, #4]
  sConfigInjected.InjectedSamplingTime = ADC_SAMPLETIME_2CYCLES_5;
 8001ab2:	2300      	movs	r3, #0
 8001ab4:	60bb      	str	r3, [r7, #8]
  sConfigInjected.InjectedSingleDiff = ADC_SINGLE_ENDED;
 8001ab6:	237f      	movs	r3, #127	@ 0x7f
 8001ab8:	60fb      	str	r3, [r7, #12]
  sConfigInjected.InjectedOffsetNumber = ADC_OFFSET_NONE;
 8001aba:	2304      	movs	r3, #4
 8001abc:	613b      	str	r3, [r7, #16]
  sConfigInjected.InjectedOffset = 0;
 8001abe:	2300      	movs	r3, #0
 8001ac0:	617b      	str	r3, [r7, #20]
  sConfigInjected.InjectedNbrOfConversion = 1;
 8001ac2:	2301      	movs	r3, #1
 8001ac4:	623b      	str	r3, [r7, #32]
  sConfigInjected.InjectedDiscontinuousConvMode = DISABLE;
 8001ac6:	2300      	movs	r3, #0
 8001ac8:	f887 3024 	strb.w	r3, [r7, #36]	@ 0x24
  sConfigInjected.AutoInjectedConv = DISABLE;
 8001acc:	2300      	movs	r3, #0
 8001ace:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25
  sConfigInjected.QueueInjectedContext = DISABLE;
 8001ad2:	2300      	movs	r3, #0
 8001ad4:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
  sConfigInjected.ExternalTrigInjecConv = ADC_EXTERNALTRIGINJEC_T1_TRGO;
 8001ad8:	2380      	movs	r3, #128	@ 0x80
 8001ada:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfigInjected.ExternalTrigInjecConvEdge = ADC_EXTERNALTRIGINJECCONV_EDGE_RISING;
 8001adc:	2380      	movs	r3, #128	@ 0x80
 8001ade:	62fb      	str	r3, [r7, #44]	@ 0x2c
  sConfigInjected.InjecOversamplingMode = DISABLE;
 8001ae0:	2300      	movs	r3, #0
 8001ae2:	f887 3030 	strb.w	r3, [r7, #48]	@ 0x30
  if (HAL_ADCEx_InjectedConfigChannel(&hadc1, &sConfigInjected) != HAL_OK)
 8001ae6:	463b      	mov	r3, r7
 8001ae8:	4619      	mov	r1, r3
 8001aea:	4808      	ldr	r0, [pc, #32]	@ (8001b0c <_ZL12MX_ADC1_Initv+0x124>)
 8001aec:	f002 fec6 	bl	800487c <HAL_ADCEx_InjectedConfigChannel>
 8001af0:	4603      	mov	r3, r0
 8001af2:	2b00      	cmp	r3, #0
 8001af4:	bf14      	ite	ne
 8001af6:	2301      	movne	r3, #1
 8001af8:	2300      	moveq	r3, #0
 8001afa:	b2db      	uxtb	r3, r3
 8001afc:	2b00      	cmp	r3, #0
 8001afe:	d001      	beq.n	8001b04 <_ZL12MX_ADC1_Initv+0x11c>
  {
    Error_Handler();
 8001b00:	f000 faf8 	bl	80020f4 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8001b04:	bf00      	nop
 8001b06:	3748      	adds	r7, #72	@ 0x48
 8001b08:	46bd      	mov	sp, r7
 8001b0a:	bd80      	pop	{r7, pc}
 8001b0c:	2000008c 	.word	0x2000008c
 8001b10:	04300002 	.word	0x04300002

08001b14 <_ZL12MX_ADC2_Initv>:
  * @brief ADC2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC2_Init(void)
{
 8001b14:	b580      	push	{r7, lr}
 8001b16:	b090      	sub	sp, #64	@ 0x40
 8001b18:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC2_Init 0 */

  /* USER CODE END ADC2_Init 0 */

  ADC_InjectionConfTypeDef sConfigInjected = {0};
 8001b1a:	1d3b      	adds	r3, r7, #4
 8001b1c:	223c      	movs	r2, #60	@ 0x3c
 8001b1e:	2100      	movs	r1, #0
 8001b20:	4618      	mov	r0, r3
 8001b22:	f009 faab 	bl	800b07c <memset>

  /* USER CODE END ADC2_Init 1 */

  /** Common config
  */
  hadc2.Instance = ADC2;
 8001b26:	4b48      	ldr	r3, [pc, #288]	@ (8001c48 <_ZL12MX_ADC2_Initv+0x134>)
 8001b28:	4a48      	ldr	r2, [pc, #288]	@ (8001c4c <_ZL12MX_ADC2_Initv+0x138>)
 8001b2a:	601a      	str	r2, [r3, #0]
  hadc2.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 8001b2c:	4b46      	ldr	r3, [pc, #280]	@ (8001c48 <_ZL12MX_ADC2_Initv+0x134>)
 8001b2e:	f44f 3240 	mov.w	r2, #196608	@ 0x30000
 8001b32:	605a      	str	r2, [r3, #4]
  hadc2.Init.Resolution = ADC_RESOLUTION_12B;
 8001b34:	4b44      	ldr	r3, [pc, #272]	@ (8001c48 <_ZL12MX_ADC2_Initv+0x134>)
 8001b36:	2200      	movs	r2, #0
 8001b38:	609a      	str	r2, [r3, #8]
  hadc2.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8001b3a:	4b43      	ldr	r3, [pc, #268]	@ (8001c48 <_ZL12MX_ADC2_Initv+0x134>)
 8001b3c:	2200      	movs	r2, #0
 8001b3e:	60da      	str	r2, [r3, #12]
  hadc2.Init.GainCompensation = 0;
 8001b40:	4b41      	ldr	r3, [pc, #260]	@ (8001c48 <_ZL12MX_ADC2_Initv+0x134>)
 8001b42:	2200      	movs	r2, #0
 8001b44:	611a      	str	r2, [r3, #16]
  hadc2.Init.ScanConvMode = ADC_SCAN_ENABLE;
 8001b46:	4b40      	ldr	r3, [pc, #256]	@ (8001c48 <_ZL12MX_ADC2_Initv+0x134>)
 8001b48:	2201      	movs	r2, #1
 8001b4a:	615a      	str	r2, [r3, #20]
  hadc2.Init.EOCSelection = ADC_EOC_SEQ_CONV;
 8001b4c:	4b3e      	ldr	r3, [pc, #248]	@ (8001c48 <_ZL12MX_ADC2_Initv+0x134>)
 8001b4e:	2208      	movs	r2, #8
 8001b50:	619a      	str	r2, [r3, #24]
  hadc2.Init.LowPowerAutoWait = DISABLE;
 8001b52:	4b3d      	ldr	r3, [pc, #244]	@ (8001c48 <_ZL12MX_ADC2_Initv+0x134>)
 8001b54:	2200      	movs	r2, #0
 8001b56:	771a      	strb	r2, [r3, #28]
  hadc2.Init.ContinuousConvMode = DISABLE;
 8001b58:	4b3b      	ldr	r3, [pc, #236]	@ (8001c48 <_ZL12MX_ADC2_Initv+0x134>)
 8001b5a:	2200      	movs	r2, #0
 8001b5c:	775a      	strb	r2, [r3, #29]
  hadc2.Init.NbrOfConversion = 1;
 8001b5e:	4b3a      	ldr	r3, [pc, #232]	@ (8001c48 <_ZL12MX_ADC2_Initv+0x134>)
 8001b60:	2201      	movs	r2, #1
 8001b62:	621a      	str	r2, [r3, #32]
  hadc2.Init.DiscontinuousConvMode = DISABLE;
 8001b64:	4b38      	ldr	r3, [pc, #224]	@ (8001c48 <_ZL12MX_ADC2_Initv+0x134>)
 8001b66:	2200      	movs	r2, #0
 8001b68:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  hadc2.Init.DMAContinuousRequests = DISABLE;
 8001b6c:	4b36      	ldr	r3, [pc, #216]	@ (8001c48 <_ZL12MX_ADC2_Initv+0x134>)
 8001b6e:	2200      	movs	r2, #0
 8001b70:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
  hadc2.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 8001b74:	4b34      	ldr	r3, [pc, #208]	@ (8001c48 <_ZL12MX_ADC2_Initv+0x134>)
 8001b76:	2200      	movs	r2, #0
 8001b78:	63da      	str	r2, [r3, #60]	@ 0x3c
  hadc2.Init.OversamplingMode = DISABLE;
 8001b7a:	4b33      	ldr	r3, [pc, #204]	@ (8001c48 <_ZL12MX_ADC2_Initv+0x134>)
 8001b7c:	2200      	movs	r2, #0
 8001b7e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
  if (HAL_ADC_Init(&hadc2) != HAL_OK)
 8001b82:	4831      	ldr	r0, [pc, #196]	@ (8001c48 <_ZL12MX_ADC2_Initv+0x134>)
 8001b84:	f001 fd32 	bl	80035ec <HAL_ADC_Init>
 8001b88:	4603      	mov	r3, r0
 8001b8a:	2b00      	cmp	r3, #0
 8001b8c:	bf14      	ite	ne
 8001b8e:	2301      	movne	r3, #1
 8001b90:	2300      	moveq	r3, #0
 8001b92:	b2db      	uxtb	r3, r3
 8001b94:	2b00      	cmp	r3, #0
 8001b96:	d001      	beq.n	8001b9c <_ZL12MX_ADC2_Initv+0x88>
  {
    Error_Handler();
 8001b98:	f000 faac 	bl	80020f4 <Error_Handler>
  }

  /** Configure Injected Channel
  */
  sConfigInjected.InjectedChannel = ADC_CHANNEL_2;
 8001b9c:	4b2c      	ldr	r3, [pc, #176]	@ (8001c50 <_ZL12MX_ADC2_Initv+0x13c>)
 8001b9e:	607b      	str	r3, [r7, #4]
  sConfigInjected.InjectedRank = ADC_INJECTED_RANK_1;
 8001ba0:	2309      	movs	r3, #9
 8001ba2:	60bb      	str	r3, [r7, #8]
  sConfigInjected.InjectedSamplingTime = ADC_SAMPLETIME_2CYCLES_5;
 8001ba4:	2300      	movs	r3, #0
 8001ba6:	60fb      	str	r3, [r7, #12]
  sConfigInjected.InjectedSingleDiff = ADC_SINGLE_ENDED;
 8001ba8:	237f      	movs	r3, #127	@ 0x7f
 8001baa:	613b      	str	r3, [r7, #16]
  sConfigInjected.InjectedOffsetNumber = ADC_OFFSET_NONE;
 8001bac:	2304      	movs	r3, #4
 8001bae:	617b      	str	r3, [r7, #20]
  sConfigInjected.InjectedOffset = 0;
 8001bb0:	2300      	movs	r3, #0
 8001bb2:	61bb      	str	r3, [r7, #24]
  sConfigInjected.InjectedNbrOfConversion = 3;
 8001bb4:	2303      	movs	r3, #3
 8001bb6:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfigInjected.InjectedDiscontinuousConvMode = DISABLE;
 8001bb8:	2300      	movs	r3, #0
 8001bba:	f887 3028 	strb.w	r3, [r7, #40]	@ 0x28
  sConfigInjected.AutoInjectedConv = DISABLE;
 8001bbe:	2300      	movs	r3, #0
 8001bc0:	f887 3029 	strb.w	r3, [r7, #41]	@ 0x29
  sConfigInjected.QueueInjectedContext = DISABLE;
 8001bc4:	2300      	movs	r3, #0
 8001bc6:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
  sConfigInjected.InjecOversamplingMode = DISABLE;
 8001bca:	2300      	movs	r3, #0
 8001bcc:	f887 3034 	strb.w	r3, [r7, #52]	@ 0x34
  if (HAL_ADCEx_InjectedConfigChannel(&hadc2, &sConfigInjected) != HAL_OK)
 8001bd0:	1d3b      	adds	r3, r7, #4
 8001bd2:	4619      	mov	r1, r3
 8001bd4:	481c      	ldr	r0, [pc, #112]	@ (8001c48 <_ZL12MX_ADC2_Initv+0x134>)
 8001bd6:	f002 fe51 	bl	800487c <HAL_ADCEx_InjectedConfigChannel>
 8001bda:	4603      	mov	r3, r0
 8001bdc:	2b00      	cmp	r3, #0
 8001bde:	bf14      	ite	ne
 8001be0:	2301      	movne	r3, #1
 8001be2:	2300      	moveq	r3, #0
 8001be4:	b2db      	uxtb	r3, r3
 8001be6:	2b00      	cmp	r3, #0
 8001be8:	d001      	beq.n	8001bee <_ZL12MX_ADC2_Initv+0xda>
  {
    Error_Handler();
 8001bea:	f000 fa83 	bl	80020f4 <Error_Handler>
  }

  /** Configure Injected Channel
  */
  sConfigInjected.InjectedChannel = ADC_CHANNEL_3;
 8001bee:	4b19      	ldr	r3, [pc, #100]	@ (8001c54 <_ZL12MX_ADC2_Initv+0x140>)
 8001bf0:	607b      	str	r3, [r7, #4]
  sConfigInjected.InjectedRank = ADC_INJECTED_RANK_2;
 8001bf2:	f240 130f 	movw	r3, #271	@ 0x10f
 8001bf6:	60bb      	str	r3, [r7, #8]
  if (HAL_ADCEx_InjectedConfigChannel(&hadc2, &sConfigInjected) != HAL_OK)
 8001bf8:	1d3b      	adds	r3, r7, #4
 8001bfa:	4619      	mov	r1, r3
 8001bfc:	4812      	ldr	r0, [pc, #72]	@ (8001c48 <_ZL12MX_ADC2_Initv+0x134>)
 8001bfe:	f002 fe3d 	bl	800487c <HAL_ADCEx_InjectedConfigChannel>
 8001c02:	4603      	mov	r3, r0
 8001c04:	2b00      	cmp	r3, #0
 8001c06:	bf14      	ite	ne
 8001c08:	2301      	movne	r3, #1
 8001c0a:	2300      	moveq	r3, #0
 8001c0c:	b2db      	uxtb	r3, r3
 8001c0e:	2b00      	cmp	r3, #0
 8001c10:	d001      	beq.n	8001c16 <_ZL12MX_ADC2_Initv+0x102>
  {
    Error_Handler();
 8001c12:	f000 fa6f 	bl	80020f4 <Error_Handler>
  }

  /** Configure Injected Channel
  */
  sConfigInjected.InjectedChannel = ADC_CHANNEL_4;
 8001c16:	4b10      	ldr	r3, [pc, #64]	@ (8001c58 <_ZL12MX_ADC2_Initv+0x144>)
 8001c18:	607b      	str	r3, [r7, #4]
  sConfigInjected.InjectedRank = ADC_INJECTED_RANK_3;
 8001c1a:	f240 2315 	movw	r3, #533	@ 0x215
 8001c1e:	60bb      	str	r3, [r7, #8]
  if (HAL_ADCEx_InjectedConfigChannel(&hadc2, &sConfigInjected) != HAL_OK)
 8001c20:	1d3b      	adds	r3, r7, #4
 8001c22:	4619      	mov	r1, r3
 8001c24:	4808      	ldr	r0, [pc, #32]	@ (8001c48 <_ZL12MX_ADC2_Initv+0x134>)
 8001c26:	f002 fe29 	bl	800487c <HAL_ADCEx_InjectedConfigChannel>
 8001c2a:	4603      	mov	r3, r0
 8001c2c:	2b00      	cmp	r3, #0
 8001c2e:	bf14      	ite	ne
 8001c30:	2301      	movne	r3, #1
 8001c32:	2300      	moveq	r3, #0
 8001c34:	b2db      	uxtb	r3, r3
 8001c36:	2b00      	cmp	r3, #0
 8001c38:	d001      	beq.n	8001c3e <_ZL12MX_ADC2_Initv+0x12a>
  {
    Error_Handler();
 8001c3a:	f000 fa5b 	bl	80020f4 <Error_Handler>
  }
  /* USER CODE BEGIN ADC2_Init 2 */

  /* USER CODE END ADC2_Init 2 */

}
 8001c3e:	bf00      	nop
 8001c40:	3740      	adds	r7, #64	@ 0x40
 8001c42:	46bd      	mov	sp, r7
 8001c44:	bd80      	pop	{r7, pc}
 8001c46:	bf00      	nop
 8001c48:	200000f8 	.word	0x200000f8
 8001c4c:	50000100 	.word	0x50000100
 8001c50:	08600004 	.word	0x08600004
 8001c54:	0c900008 	.word	0x0c900008
 8001c58:	10c00010 	.word	0x10c00010

08001c5c <_ZL14MX_CORDIC_Initv>:
  * @brief CORDIC Initialization Function
  * @param None
  * @retval None
  */
static void MX_CORDIC_Init(void)
{
 8001c5c:	b580      	push	{r7, lr}
 8001c5e:	af00      	add	r7, sp, #0
  /* USER CODE END CORDIC_Init 0 */

  /* USER CODE BEGIN CORDIC_Init 1 */

  /* USER CODE END CORDIC_Init 1 */
  hcordic.Instance = CORDIC;
 8001c60:	4b08      	ldr	r3, [pc, #32]	@ (8001c84 <_ZL14MX_CORDIC_Initv+0x28>)
 8001c62:	4a09      	ldr	r2, [pc, #36]	@ (8001c88 <_ZL14MX_CORDIC_Initv+0x2c>)
 8001c64:	601a      	str	r2, [r3, #0]
  if (HAL_CORDIC_Init(&hcordic) != HAL_OK)
 8001c66:	4807      	ldr	r0, [pc, #28]	@ (8001c84 <_ZL14MX_CORDIC_Initv+0x28>)
 8001c68:	f003 fc3c 	bl	80054e4 <HAL_CORDIC_Init>
 8001c6c:	4603      	mov	r3, r0
 8001c6e:	2b00      	cmp	r3, #0
 8001c70:	bf14      	ite	ne
 8001c72:	2301      	movne	r3, #1
 8001c74:	2300      	moveq	r3, #0
 8001c76:	b2db      	uxtb	r3, r3
 8001c78:	2b00      	cmp	r3, #0
 8001c7a:	d001      	beq.n	8001c80 <_ZL14MX_CORDIC_Initv+0x24>
  {
    Error_Handler();
 8001c7c:	f000 fa3a 	bl	80020f4 <Error_Handler>
  }
  /* USER CODE BEGIN CORDIC_Init 2 */

  /* USER CODE END CORDIC_Init 2 */

}
 8001c80:	bf00      	nop
 8001c82:	bd80      	pop	{r7, pc}
 8001c84:	20000164 	.word	0x20000164
 8001c88:	40020c00 	.word	0x40020c00

08001c8c <_ZL14MX_FDCAN1_Initv>:
  * @brief FDCAN1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_FDCAN1_Init(void)
{
 8001c8c:	b580      	push	{r7, lr}
 8001c8e:	af00      	add	r7, sp, #0
  /* USER CODE END FDCAN1_Init 0 */

  /* USER CODE BEGIN FDCAN1_Init 1 */

  /* USER CODE END FDCAN1_Init 1 */
  hfdcan1.Instance = FDCAN1;
 8001c90:	4b22      	ldr	r3, [pc, #136]	@ (8001d1c <_ZL14MX_FDCAN1_Initv+0x90>)
 8001c92:	4a23      	ldr	r2, [pc, #140]	@ (8001d20 <_ZL14MX_FDCAN1_Initv+0x94>)
 8001c94:	601a      	str	r2, [r3, #0]
  hfdcan1.Init.ClockDivider = FDCAN_CLOCK_DIV1;
 8001c96:	4b21      	ldr	r3, [pc, #132]	@ (8001d1c <_ZL14MX_FDCAN1_Initv+0x90>)
 8001c98:	2200      	movs	r2, #0
 8001c9a:	605a      	str	r2, [r3, #4]
  hfdcan1.Init.FrameFormat = FDCAN_FRAME_CLASSIC;
 8001c9c:	4b1f      	ldr	r3, [pc, #124]	@ (8001d1c <_ZL14MX_FDCAN1_Initv+0x90>)
 8001c9e:	2200      	movs	r2, #0
 8001ca0:	609a      	str	r2, [r3, #8]
  hfdcan1.Init.Mode = FDCAN_MODE_NORMAL;
 8001ca2:	4b1e      	ldr	r3, [pc, #120]	@ (8001d1c <_ZL14MX_FDCAN1_Initv+0x90>)
 8001ca4:	2200      	movs	r2, #0
 8001ca6:	60da      	str	r2, [r3, #12]
  hfdcan1.Init.AutoRetransmission = DISABLE;
 8001ca8:	4b1c      	ldr	r3, [pc, #112]	@ (8001d1c <_ZL14MX_FDCAN1_Initv+0x90>)
 8001caa:	2200      	movs	r2, #0
 8001cac:	741a      	strb	r2, [r3, #16]
  hfdcan1.Init.TransmitPause = DISABLE;
 8001cae:	4b1b      	ldr	r3, [pc, #108]	@ (8001d1c <_ZL14MX_FDCAN1_Initv+0x90>)
 8001cb0:	2200      	movs	r2, #0
 8001cb2:	745a      	strb	r2, [r3, #17]
  hfdcan1.Init.ProtocolException = DISABLE;
 8001cb4:	4b19      	ldr	r3, [pc, #100]	@ (8001d1c <_ZL14MX_FDCAN1_Initv+0x90>)
 8001cb6:	2200      	movs	r2, #0
 8001cb8:	749a      	strb	r2, [r3, #18]
  hfdcan1.Init.NominalPrescaler = 5;
 8001cba:	4b18      	ldr	r3, [pc, #96]	@ (8001d1c <_ZL14MX_FDCAN1_Initv+0x90>)
 8001cbc:	2205      	movs	r2, #5
 8001cbe:	615a      	str	r2, [r3, #20]
  hfdcan1.Init.NominalSyncJumpWidth = 11;
 8001cc0:	4b16      	ldr	r3, [pc, #88]	@ (8001d1c <_ZL14MX_FDCAN1_Initv+0x90>)
 8001cc2:	220b      	movs	r2, #11
 8001cc4:	619a      	str	r2, [r3, #24]
  hfdcan1.Init.NominalTimeSeg1 = 56;
 8001cc6:	4b15      	ldr	r3, [pc, #84]	@ (8001d1c <_ZL14MX_FDCAN1_Initv+0x90>)
 8001cc8:	2238      	movs	r2, #56	@ 0x38
 8001cca:	61da      	str	r2, [r3, #28]
  hfdcan1.Init.NominalTimeSeg2 = 11;
 8001ccc:	4b13      	ldr	r3, [pc, #76]	@ (8001d1c <_ZL14MX_FDCAN1_Initv+0x90>)
 8001cce:	220b      	movs	r2, #11
 8001cd0:	621a      	str	r2, [r3, #32]
  hfdcan1.Init.DataPrescaler = 5;
 8001cd2:	4b12      	ldr	r3, [pc, #72]	@ (8001d1c <_ZL14MX_FDCAN1_Initv+0x90>)
 8001cd4:	2205      	movs	r2, #5
 8001cd6:	625a      	str	r2, [r3, #36]	@ 0x24
  hfdcan1.Init.DataSyncJumpWidth = 4;
 8001cd8:	4b10      	ldr	r3, [pc, #64]	@ (8001d1c <_ZL14MX_FDCAN1_Initv+0x90>)
 8001cda:	2204      	movs	r2, #4
 8001cdc:	629a      	str	r2, [r3, #40]	@ 0x28
  hfdcan1.Init.DataTimeSeg1 = 12;
 8001cde:	4b0f      	ldr	r3, [pc, #60]	@ (8001d1c <_ZL14MX_FDCAN1_Initv+0x90>)
 8001ce0:	220c      	movs	r2, #12
 8001ce2:	62da      	str	r2, [r3, #44]	@ 0x2c
  hfdcan1.Init.DataTimeSeg2 = 4;
 8001ce4:	4b0d      	ldr	r3, [pc, #52]	@ (8001d1c <_ZL14MX_FDCAN1_Initv+0x90>)
 8001ce6:	2204      	movs	r2, #4
 8001ce8:	631a      	str	r2, [r3, #48]	@ 0x30
  hfdcan1.Init.StdFiltersNbr = 1;
 8001cea:	4b0c      	ldr	r3, [pc, #48]	@ (8001d1c <_ZL14MX_FDCAN1_Initv+0x90>)
 8001cec:	2201      	movs	r2, #1
 8001cee:	635a      	str	r2, [r3, #52]	@ 0x34
  hfdcan1.Init.ExtFiltersNbr = 0;
 8001cf0:	4b0a      	ldr	r3, [pc, #40]	@ (8001d1c <_ZL14MX_FDCAN1_Initv+0x90>)
 8001cf2:	2200      	movs	r2, #0
 8001cf4:	639a      	str	r2, [r3, #56]	@ 0x38
  hfdcan1.Init.TxFifoQueueMode = FDCAN_TX_FIFO_OPERATION;
 8001cf6:	4b09      	ldr	r3, [pc, #36]	@ (8001d1c <_ZL14MX_FDCAN1_Initv+0x90>)
 8001cf8:	2200      	movs	r2, #0
 8001cfa:	63da      	str	r2, [r3, #60]	@ 0x3c
  if (HAL_FDCAN_Init(&hfdcan1) != HAL_OK)
 8001cfc:	4807      	ldr	r0, [pc, #28]	@ (8001d1c <_ZL14MX_FDCAN1_Initv+0x90>)
 8001cfe:	f004 f81b 	bl	8005d38 <HAL_FDCAN_Init>
 8001d02:	4603      	mov	r3, r0
 8001d04:	2b00      	cmp	r3, #0
 8001d06:	bf14      	ite	ne
 8001d08:	2301      	movne	r3, #1
 8001d0a:	2300      	moveq	r3, #0
 8001d0c:	b2db      	uxtb	r3, r3
 8001d0e:	2b00      	cmp	r3, #0
 8001d10:	d001      	beq.n	8001d16 <_ZL14MX_FDCAN1_Initv+0x8a>
  {
    Error_Handler();
 8001d12:	f000 f9ef 	bl	80020f4 <Error_Handler>
  }
  /* USER CODE BEGIN FDCAN1_Init 2 */

  /* USER CODE END FDCAN1_Init 2 */

}
 8001d16:	bf00      	nop
 8001d18:	bd80      	pop	{r7, pc}
 8001d1a:	bf00      	nop
 8001d1c:	2000018c 	.word	0x2000018c
 8001d20:	40006400 	.word	0x40006400

08001d24 <_ZL12MX_I2C1_Initv>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8001d24:	b580      	push	{r7, lr}
 8001d26:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8001d28:	4b24      	ldr	r3, [pc, #144]	@ (8001dbc <_ZL12MX_I2C1_Initv+0x98>)
 8001d2a:	4a25      	ldr	r2, [pc, #148]	@ (8001dc0 <_ZL12MX_I2C1_Initv+0x9c>)
 8001d2c:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x4052060F;
 8001d2e:	4b23      	ldr	r3, [pc, #140]	@ (8001dbc <_ZL12MX_I2C1_Initv+0x98>)
 8001d30:	4a24      	ldr	r2, [pc, #144]	@ (8001dc4 <_ZL12MX_I2C1_Initv+0xa0>)
 8001d32:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 8001d34:	4b21      	ldr	r3, [pc, #132]	@ (8001dbc <_ZL12MX_I2C1_Initv+0x98>)
 8001d36:	2200      	movs	r2, #0
 8001d38:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001d3a:	4b20      	ldr	r3, [pc, #128]	@ (8001dbc <_ZL12MX_I2C1_Initv+0x98>)
 8001d3c:	2201      	movs	r2, #1
 8001d3e:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001d40:	4b1e      	ldr	r3, [pc, #120]	@ (8001dbc <_ZL12MX_I2C1_Initv+0x98>)
 8001d42:	2200      	movs	r2, #0
 8001d44:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 8001d46:	4b1d      	ldr	r3, [pc, #116]	@ (8001dbc <_ZL12MX_I2C1_Initv+0x98>)
 8001d48:	2200      	movs	r2, #0
 8001d4a:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8001d4c:	4b1b      	ldr	r3, [pc, #108]	@ (8001dbc <_ZL12MX_I2C1_Initv+0x98>)
 8001d4e:	2200      	movs	r2, #0
 8001d50:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001d52:	4b1a      	ldr	r3, [pc, #104]	@ (8001dbc <_ZL12MX_I2C1_Initv+0x98>)
 8001d54:	2200      	movs	r2, #0
 8001d56:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001d58:	4b18      	ldr	r3, [pc, #96]	@ (8001dbc <_ZL12MX_I2C1_Initv+0x98>)
 8001d5a:	2200      	movs	r2, #0
 8001d5c:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8001d5e:	4817      	ldr	r0, [pc, #92]	@ (8001dbc <_ZL12MX_I2C1_Initv+0x98>)
 8001d60:	f005 f82b 	bl	8006dba <HAL_I2C_Init>
 8001d64:	4603      	mov	r3, r0
 8001d66:	2b00      	cmp	r3, #0
 8001d68:	bf14      	ite	ne
 8001d6a:	2301      	movne	r3, #1
 8001d6c:	2300      	moveq	r3, #0
 8001d6e:	b2db      	uxtb	r3, r3
 8001d70:	2b00      	cmp	r3, #0
 8001d72:	d001      	beq.n	8001d78 <_ZL12MX_I2C1_Initv+0x54>
  {
    Error_Handler();
 8001d74:	f000 f9be 	bl	80020f4 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8001d78:	2100      	movs	r1, #0
 8001d7a:	4810      	ldr	r0, [pc, #64]	@ (8001dbc <_ZL12MX_I2C1_Initv+0x98>)
 8001d7c:	f006 ff44 	bl	8008c08 <HAL_I2CEx_ConfigAnalogFilter>
 8001d80:	4603      	mov	r3, r0
 8001d82:	2b00      	cmp	r3, #0
 8001d84:	bf14      	ite	ne
 8001d86:	2301      	movne	r3, #1
 8001d88:	2300      	moveq	r3, #0
 8001d8a:	b2db      	uxtb	r3, r3
 8001d8c:	2b00      	cmp	r3, #0
 8001d8e:	d001      	beq.n	8001d94 <_ZL12MX_I2C1_Initv+0x70>
  {
    Error_Handler();
 8001d90:	f000 f9b0 	bl	80020f4 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 8001d94:	2100      	movs	r1, #0
 8001d96:	4809      	ldr	r0, [pc, #36]	@ (8001dbc <_ZL12MX_I2C1_Initv+0x98>)
 8001d98:	f006 ff81 	bl	8008c9e <HAL_I2CEx_ConfigDigitalFilter>
 8001d9c:	4603      	mov	r3, r0
 8001d9e:	2b00      	cmp	r3, #0
 8001da0:	bf14      	ite	ne
 8001da2:	2301      	movne	r3, #1
 8001da4:	2300      	moveq	r3, #0
 8001da6:	b2db      	uxtb	r3, r3
 8001da8:	2b00      	cmp	r3, #0
 8001daa:	d001      	beq.n	8001db0 <_ZL12MX_I2C1_Initv+0x8c>
  {
    Error_Handler();
 8001dac:	f000 f9a2 	bl	80020f4 <Error_Handler>
  }

  /** I2C Fast mode Plus enable
  */
  HAL_I2CEx_EnableFastModePlus(I2C_FASTMODEPLUS_I2C1);
 8001db0:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 8001db4:	f006 ffc0 	bl	8008d38 <HAL_I2CEx_EnableFastModePlus>
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8001db8:	bf00      	nop
 8001dba:	bd80      	pop	{r7, pc}
 8001dbc:	200001f0 	.word	0x200001f0
 8001dc0:	40005400 	.word	0x40005400
 8001dc4:	4052060f 	.word	0x4052060f

08001dc8 <_ZL12MX_TIM1_Initv>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 8001dc8:	b580      	push	{r7, lr}
 8001dca:	b098      	sub	sp, #96	@ 0x60
 8001dcc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001dce:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8001dd2:	2200      	movs	r2, #0
 8001dd4:	601a      	str	r2, [r3, #0]
 8001dd6:	605a      	str	r2, [r3, #4]
 8001dd8:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001dda:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 8001dde:	2200      	movs	r2, #0
 8001de0:	601a      	str	r2, [r3, #0]
 8001de2:	605a      	str	r2, [r3, #4]
 8001de4:	609a      	str	r2, [r3, #8]
 8001de6:	60da      	str	r2, [r3, #12]
 8001de8:	611a      	str	r2, [r3, #16]
 8001dea:	615a      	str	r2, [r3, #20]
 8001dec:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8001dee:	1d3b      	adds	r3, r7, #4
 8001df0:	2234      	movs	r2, #52	@ 0x34
 8001df2:	2100      	movs	r1, #0
 8001df4:	4618      	mov	r0, r3
 8001df6:	f009 f941 	bl	800b07c <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8001dfa:	4b58      	ldr	r3, [pc, #352]	@ (8001f5c <_ZL12MX_TIM1_Initv+0x194>)
 8001dfc:	4a58      	ldr	r2, [pc, #352]	@ (8001f60 <_ZL12MX_TIM1_Initv+0x198>)
 8001dfe:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 0;
 8001e00:	4b56      	ldr	r3, [pc, #344]	@ (8001f5c <_ZL12MX_TIM1_Initv+0x194>)
 8001e02:	2200      	movs	r2, #0
 8001e04:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_CENTERALIGNED1;
 8001e06:	4b55      	ldr	r3, [pc, #340]	@ (8001f5c <_ZL12MX_TIM1_Initv+0x194>)
 8001e08:	2220      	movs	r2, #32
 8001e0a:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 8499;
 8001e0c:	4b53      	ldr	r3, [pc, #332]	@ (8001f5c <_ZL12MX_TIM1_Initv+0x194>)
 8001e0e:	f242 1233 	movw	r2, #8499	@ 0x2133
 8001e12:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001e14:	4b51      	ldr	r3, [pc, #324]	@ (8001f5c <_ZL12MX_TIM1_Initv+0x194>)
 8001e16:	2200      	movs	r2, #0
 8001e18:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 1;
 8001e1a:	4b50      	ldr	r3, [pc, #320]	@ (8001f5c <_ZL12MX_TIM1_Initv+0x194>)
 8001e1c:	2201      	movs	r2, #1
 8001e1e:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8001e20:	4b4e      	ldr	r3, [pc, #312]	@ (8001f5c <_ZL12MX_TIM1_Initv+0x194>)
 8001e22:	2280      	movs	r2, #128	@ 0x80
 8001e24:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 8001e26:	484d      	ldr	r0, [pc, #308]	@ (8001f5c <_ZL12MX_TIM1_Initv+0x194>)
 8001e28:	f007 ff9e 	bl	8009d68 <HAL_TIM_PWM_Init>
 8001e2c:	4603      	mov	r3, r0
 8001e2e:	2b00      	cmp	r3, #0
 8001e30:	bf14      	ite	ne
 8001e32:	2301      	movne	r3, #1
 8001e34:	2300      	moveq	r3, #0
 8001e36:	b2db      	uxtb	r3, r3
 8001e38:	2b00      	cmp	r3, #0
 8001e3a:	d001      	beq.n	8001e40 <_ZL12MX_TIM1_Initv+0x78>
  {
    Error_Handler();
 8001e3c:	f000 f95a 	bl	80020f4 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 8001e40:	2320      	movs	r3, #32
 8001e42:	657b      	str	r3, [r7, #84]	@ 0x54
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_UPDATE;
 8001e44:	f44f 1300 	mov.w	r3, #2097152	@ 0x200000
 8001e48:	65bb      	str	r3, [r7, #88]	@ 0x58
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_ENABLE;
 8001e4a:	2380      	movs	r3, #128	@ 0x80
 8001e4c:	65fb      	str	r3, [r7, #92]	@ 0x5c
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8001e4e:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8001e52:	4619      	mov	r1, r3
 8001e54:	4841      	ldr	r0, [pc, #260]	@ (8001f5c <_ZL12MX_TIM1_Initv+0x194>)
 8001e56:	f008 fecb 	bl	800abf0 <HAL_TIMEx_MasterConfigSynchronization>
 8001e5a:	4603      	mov	r3, r0
 8001e5c:	2b00      	cmp	r3, #0
 8001e5e:	bf14      	ite	ne
 8001e60:	2301      	movne	r3, #1
 8001e62:	2300      	moveq	r3, #0
 8001e64:	b2db      	uxtb	r3, r3
 8001e66:	2b00      	cmp	r3, #0
 8001e68:	d001      	beq.n	8001e6e <_ZL12MX_TIM1_Initv+0xa6>
  {
    Error_Handler();
 8001e6a:	f000 f943 	bl	80020f4 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001e6e:	2360      	movs	r3, #96	@ 0x60
 8001e70:	63bb      	str	r3, [r7, #56]	@ 0x38
  sConfigOC.Pulse = 0;
 8001e72:	2300      	movs	r3, #0
 8001e74:	63fb      	str	r3, [r7, #60]	@ 0x3c
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001e76:	2300      	movs	r3, #0
 8001e78:	643b      	str	r3, [r7, #64]	@ 0x40
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8001e7a:	2300      	movs	r3, #0
 8001e7c:	647b      	str	r3, [r7, #68]	@ 0x44
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001e7e:	2300      	movs	r3, #0
 8001e80:	64bb      	str	r3, [r7, #72]	@ 0x48
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8001e82:	2300      	movs	r3, #0
 8001e84:	64fb      	str	r3, [r7, #76]	@ 0x4c
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8001e86:	2300      	movs	r3, #0
 8001e88:	653b      	str	r3, [r7, #80]	@ 0x50
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001e8a:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 8001e8e:	2200      	movs	r2, #0
 8001e90:	4619      	mov	r1, r3
 8001e92:	4832      	ldr	r0, [pc, #200]	@ (8001f5c <_ZL12MX_TIM1_Initv+0x194>)
 8001e94:	f008 f8d2 	bl	800a03c <HAL_TIM_PWM_ConfigChannel>
 8001e98:	4603      	mov	r3, r0
 8001e9a:	2b00      	cmp	r3, #0
 8001e9c:	bf14      	ite	ne
 8001e9e:	2301      	movne	r3, #1
 8001ea0:	2300      	moveq	r3, #0
 8001ea2:	b2db      	uxtb	r3, r3
 8001ea4:	2b00      	cmp	r3, #0
 8001ea6:	d001      	beq.n	8001eac <_ZL12MX_TIM1_Initv+0xe4>
  {
    Error_Handler();
 8001ea8:	f000 f924 	bl	80020f4 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8001eac:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 8001eb0:	2204      	movs	r2, #4
 8001eb2:	4619      	mov	r1, r3
 8001eb4:	4829      	ldr	r0, [pc, #164]	@ (8001f5c <_ZL12MX_TIM1_Initv+0x194>)
 8001eb6:	f008 f8c1 	bl	800a03c <HAL_TIM_PWM_ConfigChannel>
 8001eba:	4603      	mov	r3, r0
 8001ebc:	2b00      	cmp	r3, #0
 8001ebe:	bf14      	ite	ne
 8001ec0:	2301      	movne	r3, #1
 8001ec2:	2300      	moveq	r3, #0
 8001ec4:	b2db      	uxtb	r3, r3
 8001ec6:	2b00      	cmp	r3, #0
 8001ec8:	d001      	beq.n	8001ece <_ZL12MX_TIM1_Initv+0x106>
  {
    Error_Handler();
 8001eca:	f000 f913 	bl	80020f4 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8001ece:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 8001ed2:	2208      	movs	r2, #8
 8001ed4:	4619      	mov	r1, r3
 8001ed6:	4821      	ldr	r0, [pc, #132]	@ (8001f5c <_ZL12MX_TIM1_Initv+0x194>)
 8001ed8:	f008 f8b0 	bl	800a03c <HAL_TIM_PWM_ConfigChannel>
 8001edc:	4603      	mov	r3, r0
 8001ede:	2b00      	cmp	r3, #0
 8001ee0:	bf14      	ite	ne
 8001ee2:	2301      	movne	r3, #1
 8001ee4:	2300      	moveq	r3, #0
 8001ee6:	b2db      	uxtb	r3, r3
 8001ee8:	2b00      	cmp	r3, #0
 8001eea:	d001      	beq.n	8001ef0 <_ZL12MX_TIM1_Initv+0x128>
  {
    Error_Handler();
 8001eec:	f000 f902 	bl	80020f4 <Error_Handler>
  }
  HAL_TIMEx_EnableDeadTimePreload(&htim1);
 8001ef0:	481a      	ldr	r0, [pc, #104]	@ (8001f5c <_ZL12MX_TIM1_Initv+0x194>)
 8001ef2:	f008 ffa7 	bl	800ae44 <HAL_TIMEx_EnableDeadTimePreload>
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8001ef6:	2300      	movs	r3, #0
 8001ef8:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8001efa:	2300      	movs	r3, #0
 8001efc:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8001efe:	2300      	movs	r3, #0
 8001f00:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 20;
 8001f02:	2314      	movs	r3, #20
 8001f04:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8001f06:	2300      	movs	r3, #0
 8001f08:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8001f0a:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8001f0e:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.BreakFilter = 0;
 8001f10:	2300      	movs	r3, #0
 8001f12:	61fb      	str	r3, [r7, #28]
  sBreakDeadTimeConfig.BreakAFMode = TIM_BREAK_AFMODE_INPUT;
 8001f14:	2300      	movs	r3, #0
 8001f16:	623b      	str	r3, [r7, #32]
  sBreakDeadTimeConfig.Break2State = TIM_BREAK2_DISABLE;
 8001f18:	2300      	movs	r3, #0
 8001f1a:	627b      	str	r3, [r7, #36]	@ 0x24
  sBreakDeadTimeConfig.Break2Polarity = TIM_BREAK2POLARITY_HIGH;
 8001f1c:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8001f20:	62bb      	str	r3, [r7, #40]	@ 0x28
  sBreakDeadTimeConfig.Break2Filter = 0;
 8001f22:	2300      	movs	r3, #0
 8001f24:	62fb      	str	r3, [r7, #44]	@ 0x2c
  sBreakDeadTimeConfig.Break2AFMode = TIM_BREAK_AFMODE_INPUT;
 8001f26:	2300      	movs	r3, #0
 8001f28:	633b      	str	r3, [r7, #48]	@ 0x30
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8001f2a:	2300      	movs	r3, #0
 8001f2c:	637b      	str	r3, [r7, #52]	@ 0x34
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 8001f2e:	1d3b      	adds	r3, r7, #4
 8001f30:	4619      	mov	r1, r3
 8001f32:	480a      	ldr	r0, [pc, #40]	@ (8001f5c <_ZL12MX_TIM1_Initv+0x194>)
 8001f34:	f008 fef2 	bl	800ad1c <HAL_TIMEx_ConfigBreakDeadTime>
 8001f38:	4603      	mov	r3, r0
 8001f3a:	2b00      	cmp	r3, #0
 8001f3c:	bf14      	ite	ne
 8001f3e:	2301      	movne	r3, #1
 8001f40:	2300      	moveq	r3, #0
 8001f42:	b2db      	uxtb	r3, r3
 8001f44:	2b00      	cmp	r3, #0
 8001f46:	d001      	beq.n	8001f4c <_ZL12MX_TIM1_Initv+0x184>
  {
    Error_Handler();
 8001f48:	f000 f8d4 	bl	80020f4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 8001f4c:	4803      	ldr	r0, [pc, #12]	@ (8001f5c <_ZL12MX_TIM1_Initv+0x194>)
 8001f4e:	f000 ff3d 	bl	8002dcc <HAL_TIM_MspPostInit>

}
 8001f52:	bf00      	nop
 8001f54:	3760      	adds	r7, #96	@ 0x60
 8001f56:	46bd      	mov	sp, r7
 8001f58:	bd80      	pop	{r7, pc}
 8001f5a:	bf00      	nop
 8001f5c:	20000304 	.word	0x20000304
 8001f60:	40012c00 	.word	0x40012c00

08001f64 <_ZL11MX_DMA_Initv>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8001f64:	b580      	push	{r7, lr}
 8001f66:	b082      	sub	sp, #8
 8001f68:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMAMUX1_CLK_ENABLE();
 8001f6a:	4b16      	ldr	r3, [pc, #88]	@ (8001fc4 <_ZL11MX_DMA_Initv+0x60>)
 8001f6c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001f6e:	4a15      	ldr	r2, [pc, #84]	@ (8001fc4 <_ZL11MX_DMA_Initv+0x60>)
 8001f70:	f043 0304 	orr.w	r3, r3, #4
 8001f74:	6493      	str	r3, [r2, #72]	@ 0x48
 8001f76:	4b13      	ldr	r3, [pc, #76]	@ (8001fc4 <_ZL11MX_DMA_Initv+0x60>)
 8001f78:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001f7a:	f003 0304 	and.w	r3, r3, #4
 8001f7e:	607b      	str	r3, [r7, #4]
 8001f80:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_DMA1_CLK_ENABLE();
 8001f82:	4b10      	ldr	r3, [pc, #64]	@ (8001fc4 <_ZL11MX_DMA_Initv+0x60>)
 8001f84:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001f86:	4a0f      	ldr	r2, [pc, #60]	@ (8001fc4 <_ZL11MX_DMA_Initv+0x60>)
 8001f88:	f043 0301 	orr.w	r3, r3, #1
 8001f8c:	6493      	str	r3, [r2, #72]	@ 0x48
 8001f8e:	4b0d      	ldr	r3, [pc, #52]	@ (8001fc4 <_ZL11MX_DMA_Initv+0x60>)
 8001f90:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001f92:	f003 0301 	and.w	r3, r3, #1
 8001f96:	603b      	str	r3, [r7, #0]
 8001f98:	683b      	ldr	r3, [r7, #0]

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 8001f9a:	2200      	movs	r2, #0
 8001f9c:	2100      	movs	r1, #0
 8001f9e:	200b      	movs	r0, #11
 8001fa0:	f003 fbad 	bl	80056fe <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 8001fa4:	200b      	movs	r0, #11
 8001fa6:	f003 fbc4 	bl	8005732 <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel2_IRQn, 0, 0);
 8001faa:	2200      	movs	r2, #0
 8001fac:	2100      	movs	r1, #0
 8001fae:	200c      	movs	r0, #12
 8001fb0:	f003 fba5 	bl	80056fe <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel2_IRQn);
 8001fb4:	200c      	movs	r0, #12
 8001fb6:	f003 fbbc 	bl	8005732 <HAL_NVIC_EnableIRQ>

}
 8001fba:	bf00      	nop
 8001fbc:	3708      	adds	r7, #8
 8001fbe:	46bd      	mov	sp, r7
 8001fc0:	bd80      	pop	{r7, pc}
 8001fc2:	bf00      	nop
 8001fc4:	40021000 	.word	0x40021000

08001fc8 <_ZL12MX_GPIO_Initv>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001fc8:	b580      	push	{r7, lr}
 8001fca:	b08a      	sub	sp, #40	@ 0x28
 8001fcc:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001fce:	f107 0314 	add.w	r3, r7, #20
 8001fd2:	2200      	movs	r2, #0
 8001fd4:	601a      	str	r2, [r3, #0]
 8001fd6:	605a      	str	r2, [r3, #4]
 8001fd8:	609a      	str	r2, [r3, #8]
 8001fda:	60da      	str	r2, [r3, #12]
 8001fdc:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001fde:	4b43      	ldr	r3, [pc, #268]	@ (80020ec <_ZL12MX_GPIO_Initv+0x124>)
 8001fe0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001fe2:	4a42      	ldr	r2, [pc, #264]	@ (80020ec <_ZL12MX_GPIO_Initv+0x124>)
 8001fe4:	f043 0304 	orr.w	r3, r3, #4
 8001fe8:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001fea:	4b40      	ldr	r3, [pc, #256]	@ (80020ec <_ZL12MX_GPIO_Initv+0x124>)
 8001fec:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001fee:	f003 0304 	and.w	r3, r3, #4
 8001ff2:	613b      	str	r3, [r7, #16]
 8001ff4:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8001ff6:	4b3d      	ldr	r3, [pc, #244]	@ (80020ec <_ZL12MX_GPIO_Initv+0x124>)
 8001ff8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001ffa:	4a3c      	ldr	r2, [pc, #240]	@ (80020ec <_ZL12MX_GPIO_Initv+0x124>)
 8001ffc:	f043 0320 	orr.w	r3, r3, #32
 8002000:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8002002:	4b3a      	ldr	r3, [pc, #232]	@ (80020ec <_ZL12MX_GPIO_Initv+0x124>)
 8002004:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002006:	f003 0320 	and.w	r3, r3, #32
 800200a:	60fb      	str	r3, [r7, #12]
 800200c:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800200e:	4b37      	ldr	r3, [pc, #220]	@ (80020ec <_ZL12MX_GPIO_Initv+0x124>)
 8002010:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002012:	4a36      	ldr	r2, [pc, #216]	@ (80020ec <_ZL12MX_GPIO_Initv+0x124>)
 8002014:	f043 0301 	orr.w	r3, r3, #1
 8002018:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800201a:	4b34      	ldr	r3, [pc, #208]	@ (80020ec <_ZL12MX_GPIO_Initv+0x124>)
 800201c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800201e:	f003 0301 	and.w	r3, r3, #1
 8002022:	60bb      	str	r3, [r7, #8]
 8002024:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8002026:	4b31      	ldr	r3, [pc, #196]	@ (80020ec <_ZL12MX_GPIO_Initv+0x124>)
 8002028:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800202a:	4a30      	ldr	r2, [pc, #192]	@ (80020ec <_ZL12MX_GPIO_Initv+0x124>)
 800202c:	f043 0302 	orr.w	r3, r3, #2
 8002030:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8002032:	4b2e      	ldr	r3, [pc, #184]	@ (80020ec <_ZL12MX_GPIO_Initv+0x124>)
 8002034:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002036:	f003 0302 	and.w	r3, r3, #2
 800203a:	607b      	str	r3, [r7, #4]
 800203c:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, LD2_Pin|GPIO_PIN_8, GPIO_PIN_RESET);
 800203e:	2200      	movs	r2, #0
 8002040:	f44f 7190 	mov.w	r1, #288	@ 0x120
 8002044:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8002048:	f004 fe7c 	bl	8006d44 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_9, GPIO_PIN_RESET);
 800204c:	2200      	movs	r2, #0
 800204e:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8002052:	4827      	ldr	r0, [pc, #156]	@ (80020f0 <_ZL12MX_GPIO_Initv+0x128>)
 8002054:	f004 fe76 	bl	8006d44 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 8002058:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800205c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 800205e:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 8002062:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002064:	2300      	movs	r3, #0
 8002066:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8002068:	f107 0314 	add.w	r3, r7, #20
 800206c:	4619      	mov	r1, r3
 800206e:	4820      	ldr	r0, [pc, #128]	@ (80020f0 <_ZL12MX_GPIO_Initv+0x128>)
 8002070:	f004 fce6 	bl	8006a40 <HAL_GPIO_Init>

  /*Configure GPIO pins : LPUART1_TX_Pin LPUART1_RX_Pin */
  GPIO_InitStruct.Pin = LPUART1_TX_Pin|LPUART1_RX_Pin;
 8002074:	230c      	movs	r3, #12
 8002076:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002078:	2302      	movs	r3, #2
 800207a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800207c:	2300      	movs	r3, #0
 800207e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002080:	2300      	movs	r3, #0
 8002082:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Alternate = GPIO_AF12_LPUART1;
 8002084:	230c      	movs	r3, #12
 8002086:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002088:	f107 0314 	add.w	r3, r7, #20
 800208c:	4619      	mov	r1, r3
 800208e:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8002092:	f004 fcd5 	bl	8006a40 <HAL_GPIO_Init>

  /*Configure GPIO pins : LD2_Pin PA8 */
  GPIO_InitStruct.Pin = LD2_Pin|GPIO_PIN_8;
 8002096:	f44f 7390 	mov.w	r3, #288	@ 0x120
 800209a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800209c:	2301      	movs	r3, #1
 800209e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80020a0:	2300      	movs	r3, #0
 80020a2:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80020a4:	2300      	movs	r3, #0
 80020a6:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80020a8:	f107 0314 	add.w	r3, r7, #20
 80020ac:	4619      	mov	r1, r3
 80020ae:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80020b2:	f004 fcc5 	bl	8006a40 <HAL_GPIO_Init>

  /*Configure GPIO pin : PC9 */
  GPIO_InitStruct.Pin = GPIO_PIN_9;
 80020b6:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80020ba:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80020bc:	2301      	movs	r3, #1
 80020be:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80020c0:	2300      	movs	r3, #0
 80020c2:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80020c4:	2300      	movs	r3, #0
 80020c6:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80020c8:	f107 0314 	add.w	r3, r7, #20
 80020cc:	4619      	mov	r1, r3
 80020ce:	4808      	ldr	r0, [pc, #32]	@ (80020f0 <_ZL12MX_GPIO_Initv+0x128>)
 80020d0:	f004 fcb6 	bl	8006a40 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 80020d4:	2200      	movs	r2, #0
 80020d6:	2100      	movs	r1, #0
 80020d8:	2028      	movs	r0, #40	@ 0x28
 80020da:	f003 fb10 	bl	80056fe <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 80020de:	2028      	movs	r0, #40	@ 0x28
 80020e0:	f003 fb27 	bl	8005732 <HAL_NVIC_EnableIRQ>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 80020e4:	bf00      	nop
 80020e6:	3728      	adds	r7, #40	@ 0x28
 80020e8:	46bd      	mov	sp, r7
 80020ea:	bd80      	pop	{r7, pc}
 80020ec:	40021000 	.word	0x40021000
 80020f0:	48000800 	.word	0x48000800

080020f4 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80020f4:	b480      	push	{r7}
 80020f6:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80020f8:	b672      	cpsid	i
}
 80020fa:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80020fc:	bf00      	nop
 80020fe:	e7fd      	b.n	80020fc <Error_Handler+0x8>

08002100 <_ZN3AngD1Ev>:
class Ang {
 8002100:	b580      	push	{r7, lr}
 8002102:	b082      	sub	sp, #8
 8002104:	af00      	add	r7, sp, #0
 8002106:	6078      	str	r0, [r7, #4]
 8002108:	687b      	ldr	r3, [r7, #4]
 800210a:	4618      	mov	r0, r3
 800210c:	f000 f842 	bl	8002194 <_ZNSt10unique_ptrIN3Ang7angDataESt14default_deleteIS1_EED1Ev>
 8002110:	687b      	ldr	r3, [r7, #4]
 8002112:	4618      	mov	r0, r3
 8002114:	3708      	adds	r7, #8
 8002116:	46bd      	mov	sp, r7
 8002118:	bd80      	pop	{r7, pc}

0800211a <_ZN6CanComD1Ev>:
class CanCom {
 800211a:	b580      	push	{r7, lr}
 800211c:	b082      	sub	sp, #8
 800211e:	af00      	add	r7, sp, #0
 8002120:	6078      	str	r0, [r7, #4]
 8002122:	687b      	ldr	r3, [r7, #4]
 8002124:	4618      	mov	r0, r3
 8002126:	f000 f857 	bl	80021d8 <_ZNSt10unique_ptrIN6CanCom7canDataESt14default_deleteIS1_EED1Ev>
 800212a:	687b      	ldr	r3, [r7, #4]
 800212c:	4618      	mov	r0, r3
 800212e:	3708      	adds	r7, #8
 8002130:	46bd      	mov	sp, r7
 8002132:	bd80      	pop	{r7, pc}

08002134 <_Z41__static_initialization_and_destruction_0ii>:
  {
  }
  /* USER CODE END Error_Handler_Debug */
}
 8002134:	b580      	push	{r7, lr}
 8002136:	b082      	sub	sp, #8
 8002138:	af00      	add	r7, sp, #0
 800213a:	6078      	str	r0, [r7, #4]
 800213c:	6039      	str	r1, [r7, #0]
 800213e:	687b      	ldr	r3, [r7, #4]
 8002140:	2b01      	cmp	r3, #1
 8002142:	d10c      	bne.n	800215e <_Z41__static_initialization_and_destruction_0ii+0x2a>
 8002144:	683b      	ldr	r3, [r7, #0]
 8002146:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800214a:	4293      	cmp	r3, r2
 800214c:	d107      	bne.n	800215e <_Z41__static_initialization_and_destruction_0ii+0x2a>
CanCom cancom(hfdcan1);
 800214e:	490d      	ldr	r1, [pc, #52]	@ (8002184 <_Z41__static_initialization_and_destruction_0ii+0x50>)
 8002150:	480d      	ldr	r0, [pc, #52]	@ (8002188 <_Z41__static_initialization_and_destruction_0ii+0x54>)
 8002152:	f7ff f88b 	bl	800126c <_ZN6CanComC1ER19FDCAN_HandleTypeDef>
Ang ang(hi2c1);
 8002156:	490d      	ldr	r1, [pc, #52]	@ (800218c <_Z41__static_initialization_and_destruction_0ii+0x58>)
 8002158:	480d      	ldr	r0, [pc, #52]	@ (8002190 <_Z41__static_initialization_and_destruction_0ii+0x5c>)
 800215a:	f7fe fce5 	bl	8000b28 <_ZN3AngC1ER19__I2C_HandleTypeDef>
 800215e:	687b      	ldr	r3, [r7, #4]
 8002160:	2b00      	cmp	r3, #0
 8002162:	d10a      	bne.n	800217a <_Z41__static_initialization_and_destruction_0ii+0x46>
 8002164:	683b      	ldr	r3, [r7, #0]
 8002166:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800216a:	4293      	cmp	r3, r2
 800216c:	d105      	bne.n	800217a <_Z41__static_initialization_and_destruction_0ii+0x46>
 800216e:	4808      	ldr	r0, [pc, #32]	@ (8002190 <_Z41__static_initialization_and_destruction_0ii+0x5c>)
 8002170:	f7ff ffc6 	bl	8002100 <_ZN3AngD1Ev>
CanCom cancom(hfdcan1);
 8002174:	4804      	ldr	r0, [pc, #16]	@ (8002188 <_Z41__static_initialization_and_destruction_0ii+0x54>)
 8002176:	f7ff ffd0 	bl	800211a <_ZN6CanComD1Ev>
}
 800217a:	bf00      	nop
 800217c:	3708      	adds	r7, #8
 800217e:	46bd      	mov	sp, r7
 8002180:	bd80      	pop	{r7, pc}
 8002182:	bf00      	nop
 8002184:	2000018c 	.word	0x2000018c
 8002188:	20000350 	.word	0x20000350
 800218c:	200001f0 	.word	0x200001f0
 8002190:	200003b8 	.word	0x200003b8

08002194 <_ZNSt10unique_ptrIN3Ang7angDataESt14default_deleteIS1_EED1Ev>:
      ~unique_ptr() noexcept
 8002194:	b590      	push	{r4, r7, lr}
 8002196:	b085      	sub	sp, #20
 8002198:	af00      	add	r7, sp, #0
 800219a:	6078      	str	r0, [r7, #4]
	auto& __ptr = _M_t._M_ptr();
 800219c:	687b      	ldr	r3, [r7, #4]
 800219e:	4618      	mov	r0, r3
 80021a0:	f7fe ff9f 	bl	80010e2 <_ZNSt15__uniq_ptr_implIN3Ang7angDataESt14default_deleteIS1_EE6_M_ptrEv>
 80021a4:	60f8      	str	r0, [r7, #12]
	if (__ptr != nullptr)
 80021a6:	68fb      	ldr	r3, [r7, #12]
 80021a8:	681b      	ldr	r3, [r3, #0]
 80021aa:	2b00      	cmp	r3, #0
 80021ac:	d00c      	beq.n	80021c8 <_ZNSt10unique_ptrIN3Ang7angDataESt14default_deleteIS1_EED1Ev+0x34>
	  get_deleter()(std::move(__ptr));
 80021ae:	6878      	ldr	r0, [r7, #4]
 80021b0:	f000 f834 	bl	800221c <_ZNSt10unique_ptrIN3Ang7angDataESt14default_deleteIS1_EE11get_deleterEv>
 80021b4:	4604      	mov	r4, r0
 80021b6:	68f8      	ldr	r0, [r7, #12]
 80021b8:	f000 f83d 	bl	8002236 <_ZSt4moveIRPN3Ang7angDataEEONSt16remove_referenceIT_E4typeEOS5_>
 80021bc:	4603      	mov	r3, r0
 80021be:	681b      	ldr	r3, [r3, #0]
 80021c0:	4619      	mov	r1, r3
 80021c2:	4620      	mov	r0, r4
 80021c4:	f000 f842 	bl	800224c <_ZNKSt14default_deleteIN3Ang7angDataEEclEPS1_>
	__ptr = pointer();
 80021c8:	68fb      	ldr	r3, [r7, #12]
 80021ca:	2200      	movs	r2, #0
 80021cc:	601a      	str	r2, [r3, #0]
      }
 80021ce:	687b      	ldr	r3, [r7, #4]
 80021d0:	4618      	mov	r0, r3
 80021d2:	3714      	adds	r7, #20
 80021d4:	46bd      	mov	sp, r7
 80021d6:	bd90      	pop	{r4, r7, pc}

080021d8 <_ZNSt10unique_ptrIN6CanCom7canDataESt14default_deleteIS1_EED1Ev>:
      ~unique_ptr() noexcept
 80021d8:	b590      	push	{r4, r7, lr}
 80021da:	b085      	sub	sp, #20
 80021dc:	af00      	add	r7, sp, #0
 80021de:	6078      	str	r0, [r7, #4]
	auto& __ptr = _M_t._M_ptr();
 80021e0:	687b      	ldr	r3, [r7, #4]
 80021e2:	4618      	mov	r0, r3
 80021e4:	f7ff fa0e 	bl	8001604 <_ZNSt15__uniq_ptr_implIN6CanCom7canDataESt14default_deleteIS1_EE6_M_ptrEv>
 80021e8:	60f8      	str	r0, [r7, #12]
	if (__ptr != nullptr)
 80021ea:	68fb      	ldr	r3, [r7, #12]
 80021ec:	681b      	ldr	r3, [r3, #0]
 80021ee:	2b00      	cmp	r3, #0
 80021f0:	d00c      	beq.n	800220c <_ZNSt10unique_ptrIN6CanCom7canDataESt14default_deleteIS1_EED1Ev+0x34>
	  get_deleter()(std::move(__ptr));
 80021f2:	6878      	ldr	r0, [r7, #4]
 80021f4:	f000 f83a 	bl	800226c <_ZNSt10unique_ptrIN6CanCom7canDataESt14default_deleteIS1_EE11get_deleterEv>
 80021f8:	4604      	mov	r4, r0
 80021fa:	68f8      	ldr	r0, [r7, #12]
 80021fc:	f000 f843 	bl	8002286 <_ZSt4moveIRPN6CanCom7canDataEEONSt16remove_referenceIT_E4typeEOS5_>
 8002200:	4603      	mov	r3, r0
 8002202:	681b      	ldr	r3, [r3, #0]
 8002204:	4619      	mov	r1, r3
 8002206:	4620      	mov	r0, r4
 8002208:	f000 f848 	bl	800229c <_ZNKSt14default_deleteIN6CanCom7canDataEEclEPS1_>
	__ptr = pointer();
 800220c:	68fb      	ldr	r3, [r7, #12]
 800220e:	2200      	movs	r2, #0
 8002210:	601a      	str	r2, [r3, #0]
      }
 8002212:	687b      	ldr	r3, [r7, #4]
 8002214:	4618      	mov	r0, r3
 8002216:	3714      	adds	r7, #20
 8002218:	46bd      	mov	sp, r7
 800221a:	bd90      	pop	{r4, r7, pc}

0800221c <_ZNSt10unique_ptrIN3Ang7angDataESt14default_deleteIS1_EE11get_deleterEv>:
      get_deleter() noexcept
 800221c:	b580      	push	{r7, lr}
 800221e:	b082      	sub	sp, #8
 8002220:	af00      	add	r7, sp, #0
 8002222:	6078      	str	r0, [r7, #4]
      { return _M_t._M_deleter(); }
 8002224:	687b      	ldr	r3, [r7, #4]
 8002226:	4618      	mov	r0, r3
 8002228:	f000 f848 	bl	80022bc <_ZNSt15__uniq_ptr_implIN3Ang7angDataESt14default_deleteIS1_EE10_M_deleterEv>
 800222c:	4603      	mov	r3, r0
 800222e:	4618      	mov	r0, r3
 8002230:	3708      	adds	r7, #8
 8002232:	46bd      	mov	sp, r7
 8002234:	bd80      	pop	{r7, pc}

08002236 <_ZSt4moveIRPN3Ang7angDataEEONSt16remove_referenceIT_E4typeEOS5_>:
   *  @return The parameter cast to an rvalue-reference to allow moving it.
  */
  template<typename _Tp>
    _GLIBCXX_NODISCARD
    constexpr typename std::remove_reference<_Tp>::type&&
    move(_Tp&& __t) noexcept
 8002236:	b480      	push	{r7}
 8002238:	b083      	sub	sp, #12
 800223a:	af00      	add	r7, sp, #0
 800223c:	6078      	str	r0, [r7, #4]
    { return static_cast<typename std::remove_reference<_Tp>::type&&>(__t); }
 800223e:	687b      	ldr	r3, [r7, #4]
 8002240:	4618      	mov	r0, r3
 8002242:	370c      	adds	r7, #12
 8002244:	46bd      	mov	sp, r7
 8002246:	f85d 7b04 	ldr.w	r7, [sp], #4
 800224a:	4770      	bx	lr

0800224c <_ZNKSt14default_deleteIN3Ang7angDataEEclEPS1_>:
      operator()(_Tp* __ptr) const
 800224c:	b580      	push	{r7, lr}
 800224e:	b082      	sub	sp, #8
 8002250:	af00      	add	r7, sp, #0
 8002252:	6078      	str	r0, [r7, #4]
 8002254:	6039      	str	r1, [r7, #0]
	delete __ptr;
 8002256:	683b      	ldr	r3, [r7, #0]
 8002258:	2b00      	cmp	r3, #0
 800225a:	d003      	beq.n	8002264 <_ZNKSt14default_deleteIN3Ang7angDataEEclEPS1_+0x18>
 800225c:	211c      	movs	r1, #28
 800225e:	4618      	mov	r0, r3
 8002260:	f008 fe28 	bl	800aeb4 <_ZdlPvj>
      }
 8002264:	bf00      	nop
 8002266:	3708      	adds	r7, #8
 8002268:	46bd      	mov	sp, r7
 800226a:	bd80      	pop	{r7, pc}

0800226c <_ZNSt10unique_ptrIN6CanCom7canDataESt14default_deleteIS1_EE11get_deleterEv>:
      get_deleter() noexcept
 800226c:	b580      	push	{r7, lr}
 800226e:	b082      	sub	sp, #8
 8002270:	af00      	add	r7, sp, #0
 8002272:	6078      	str	r0, [r7, #4]
      { return _M_t._M_deleter(); }
 8002274:	687b      	ldr	r3, [r7, #4]
 8002276:	4618      	mov	r0, r3
 8002278:	f000 f82d 	bl	80022d6 <_ZNSt15__uniq_ptr_implIN6CanCom7canDataESt14default_deleteIS1_EE10_M_deleterEv>
 800227c:	4603      	mov	r3, r0
 800227e:	4618      	mov	r0, r3
 8002280:	3708      	adds	r7, #8
 8002282:	46bd      	mov	sp, r7
 8002284:	bd80      	pop	{r7, pc}

08002286 <_ZSt4moveIRPN6CanCom7canDataEEONSt16remove_referenceIT_E4typeEOS5_>:
    move(_Tp&& __t) noexcept
 8002286:	b480      	push	{r7}
 8002288:	b083      	sub	sp, #12
 800228a:	af00      	add	r7, sp, #0
 800228c:	6078      	str	r0, [r7, #4]
    { return static_cast<typename std::remove_reference<_Tp>::type&&>(__t); }
 800228e:	687b      	ldr	r3, [r7, #4]
 8002290:	4618      	mov	r0, r3
 8002292:	370c      	adds	r7, #12
 8002294:	46bd      	mov	sp, r7
 8002296:	f85d 7b04 	ldr.w	r7, [sp], #4
 800229a:	4770      	bx	lr

0800229c <_ZNKSt14default_deleteIN6CanCom7canDataEEclEPS1_>:
      operator()(_Tp* __ptr) const
 800229c:	b580      	push	{r7, lr}
 800229e:	b082      	sub	sp, #8
 80022a0:	af00      	add	r7, sp, #0
 80022a2:	6078      	str	r0, [r7, #4]
 80022a4:	6039      	str	r1, [r7, #0]
	delete __ptr;
 80022a6:	683b      	ldr	r3, [r7, #0]
 80022a8:	2b00      	cmp	r3, #0
 80022aa:	d003      	beq.n	80022b4 <_ZNKSt14default_deleteIN6CanCom7canDataEEclEPS1_+0x18>
 80022ac:	2112      	movs	r1, #18
 80022ae:	4618      	mov	r0, r3
 80022b0:	f008 fe00 	bl	800aeb4 <_ZdlPvj>
      }
 80022b4:	bf00      	nop
 80022b6:	3708      	adds	r7, #8
 80022b8:	46bd      	mov	sp, r7
 80022ba:	bd80      	pop	{r7, pc}

080022bc <_ZNSt15__uniq_ptr_implIN3Ang7angDataESt14default_deleteIS1_EE10_M_deleterEv>:
      _Dp&       _M_deleter() noexcept { return std::get<1>(_M_t); }
 80022bc:	b580      	push	{r7, lr}
 80022be:	b082      	sub	sp, #8
 80022c0:	af00      	add	r7, sp, #0
 80022c2:	6078      	str	r0, [r7, #4]
 80022c4:	687b      	ldr	r3, [r7, #4]
 80022c6:	4618      	mov	r0, r3
 80022c8:	f000 f812 	bl	80022f0 <_ZSt3getILj1EJPN3Ang7angDataESt14default_deleteIS1_EEERNSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeERS9_>
 80022cc:	4603      	mov	r3, r0
 80022ce:	4618      	mov	r0, r3
 80022d0:	3708      	adds	r7, #8
 80022d2:	46bd      	mov	sp, r7
 80022d4:	bd80      	pop	{r7, pc}

080022d6 <_ZNSt15__uniq_ptr_implIN6CanCom7canDataESt14default_deleteIS1_EE10_M_deleterEv>:
 80022d6:	b580      	push	{r7, lr}
 80022d8:	b082      	sub	sp, #8
 80022da:	af00      	add	r7, sp, #0
 80022dc:	6078      	str	r0, [r7, #4]
 80022de:	687b      	ldr	r3, [r7, #4]
 80022e0:	4618      	mov	r0, r3
 80022e2:	f000 f811 	bl	8002308 <_ZSt3getILj1EJPN6CanCom7canDataESt14default_deleteIS1_EEERNSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeERS9_>
 80022e6:	4603      	mov	r3, r0
 80022e8:	4618      	mov	r0, r3
 80022ea:	3708      	adds	r7, #8
 80022ec:	46bd      	mov	sp, r7
 80022ee:	bd80      	pop	{r7, pc}

080022f0 <_ZSt3getILj1EJPN3Ang7angDataESt14default_deleteIS1_EEERNSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeERS9_>:
    get(tuple<_Elements...>& __t) noexcept
 80022f0:	b580      	push	{r7, lr}
 80022f2:	b082      	sub	sp, #8
 80022f4:	af00      	add	r7, sp, #0
 80022f6:	6078      	str	r0, [r7, #4]
    { return std::__get_helper<__i>(__t); }
 80022f8:	6878      	ldr	r0, [r7, #4]
 80022fa:	f000 f811 	bl	8002320 <_ZSt12__get_helperILj1ESt14default_deleteIN3Ang7angDataEEJEERT0_RSt11_Tuple_implIXT_EJS4_DpT1_EE>
 80022fe:	4603      	mov	r3, r0
 8002300:	4618      	mov	r0, r3
 8002302:	3708      	adds	r7, #8
 8002304:	46bd      	mov	sp, r7
 8002306:	bd80      	pop	{r7, pc}

08002308 <_ZSt3getILj1EJPN6CanCom7canDataESt14default_deleteIS1_EEERNSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeERS9_>:
    get(tuple<_Elements...>& __t) noexcept
 8002308:	b580      	push	{r7, lr}
 800230a:	b082      	sub	sp, #8
 800230c:	af00      	add	r7, sp, #0
 800230e:	6078      	str	r0, [r7, #4]
    { return std::__get_helper<__i>(__t); }
 8002310:	6878      	ldr	r0, [r7, #4]
 8002312:	f000 f811 	bl	8002338 <_ZSt12__get_helperILj1ESt14default_deleteIN6CanCom7canDataEEJEERT0_RSt11_Tuple_implIXT_EJS4_DpT1_EE>
 8002316:	4603      	mov	r3, r0
 8002318:	4618      	mov	r0, r3
 800231a:	3708      	adds	r7, #8
 800231c:	46bd      	mov	sp, r7
 800231e:	bd80      	pop	{r7, pc}

08002320 <_ZSt12__get_helperILj1ESt14default_deleteIN3Ang7angDataEEJEERT0_RSt11_Tuple_implIXT_EJS4_DpT1_EE>:
    __get_helper(_Tuple_impl<__i, _Head, _Tail...>& __t) noexcept
 8002320:	b580      	push	{r7, lr}
 8002322:	b082      	sub	sp, #8
 8002324:	af00      	add	r7, sp, #0
 8002326:	6078      	str	r0, [r7, #4]
    { return _Tuple_impl<__i, _Head, _Tail...>::_M_head(__t); }
 8002328:	6878      	ldr	r0, [r7, #4]
 800232a:	f000 f811 	bl	8002350 <_ZNSt11_Tuple_implILj1EJSt14default_deleteIN3Ang7angDataEEEE7_M_headERS4_>
 800232e:	4603      	mov	r3, r0
 8002330:	4618      	mov	r0, r3
 8002332:	3708      	adds	r7, #8
 8002334:	46bd      	mov	sp, r7
 8002336:	bd80      	pop	{r7, pc}

08002338 <_ZSt12__get_helperILj1ESt14default_deleteIN6CanCom7canDataEEJEERT0_RSt11_Tuple_implIXT_EJS4_DpT1_EE>:
    __get_helper(_Tuple_impl<__i, _Head, _Tail...>& __t) noexcept
 8002338:	b580      	push	{r7, lr}
 800233a:	b082      	sub	sp, #8
 800233c:	af00      	add	r7, sp, #0
 800233e:	6078      	str	r0, [r7, #4]
    { return _Tuple_impl<__i, _Head, _Tail...>::_M_head(__t); }
 8002340:	6878      	ldr	r0, [r7, #4]
 8002342:	f000 f811 	bl	8002368 <_ZNSt11_Tuple_implILj1EJSt14default_deleteIN6CanCom7canDataEEEE7_M_headERS4_>
 8002346:	4603      	mov	r3, r0
 8002348:	4618      	mov	r0, r3
 800234a:	3708      	adds	r7, #8
 800234c:	46bd      	mov	sp, r7
 800234e:	bd80      	pop	{r7, pc}

08002350 <_ZNSt11_Tuple_implILj1EJSt14default_deleteIN3Ang7angDataEEEE7_M_headERS4_>:
      _M_head(_Tuple_impl& __t) noexcept { return _Base::_M_head(__t); }
 8002350:	b580      	push	{r7, lr}
 8002352:	b082      	sub	sp, #8
 8002354:	af00      	add	r7, sp, #0
 8002356:	6078      	str	r0, [r7, #4]
 8002358:	6878      	ldr	r0, [r7, #4]
 800235a:	f000 f811 	bl	8002380 <_ZNSt10_Head_baseILj1ESt14default_deleteIN3Ang7angDataEELb1EE7_M_headERS4_>
 800235e:	4603      	mov	r3, r0
 8002360:	4618      	mov	r0, r3
 8002362:	3708      	adds	r7, #8
 8002364:	46bd      	mov	sp, r7
 8002366:	bd80      	pop	{r7, pc}

08002368 <_ZNSt11_Tuple_implILj1EJSt14default_deleteIN6CanCom7canDataEEEE7_M_headERS4_>:
 8002368:	b580      	push	{r7, lr}
 800236a:	b082      	sub	sp, #8
 800236c:	af00      	add	r7, sp, #0
 800236e:	6078      	str	r0, [r7, #4]
 8002370:	6878      	ldr	r0, [r7, #4]
 8002372:	f000 f810 	bl	8002396 <_ZNSt10_Head_baseILj1ESt14default_deleteIN6CanCom7canDataEELb1EE7_M_headERS4_>
 8002376:	4603      	mov	r3, r0
 8002378:	4618      	mov	r0, r3
 800237a:	3708      	adds	r7, #8
 800237c:	46bd      	mov	sp, r7
 800237e:	bd80      	pop	{r7, pc}

08002380 <_ZNSt10_Head_baseILj1ESt14default_deleteIN3Ang7angDataEELb1EE7_M_headERS4_>:
      _M_head(_Head_base& __b) noexcept { return __b._M_head_impl; }
 8002380:	b480      	push	{r7}
 8002382:	b083      	sub	sp, #12
 8002384:	af00      	add	r7, sp, #0
 8002386:	6078      	str	r0, [r7, #4]
 8002388:	687b      	ldr	r3, [r7, #4]
 800238a:	4618      	mov	r0, r3
 800238c:	370c      	adds	r7, #12
 800238e:	46bd      	mov	sp, r7
 8002390:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002394:	4770      	bx	lr

08002396 <_ZNSt10_Head_baseILj1ESt14default_deleteIN6CanCom7canDataEELb1EE7_M_headERS4_>:
 8002396:	b480      	push	{r7}
 8002398:	b083      	sub	sp, #12
 800239a:	af00      	add	r7, sp, #0
 800239c:	6078      	str	r0, [r7, #4]
 800239e:	687b      	ldr	r3, [r7, #4]
 80023a0:	4618      	mov	r0, r3
 80023a2:	370c      	adds	r7, #12
 80023a4:	46bd      	mov	sp, r7
 80023a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023aa:	4770      	bx	lr

080023ac <_GLOBAL__sub_I_hadc1>:
 80023ac:	b580      	push	{r7, lr}
 80023ae:	af00      	add	r7, sp, #0
 80023b0:	f64f 71ff 	movw	r1, #65535	@ 0xffff
 80023b4:	2001      	movs	r0, #1
 80023b6:	f7ff febd 	bl	8002134 <_Z41__static_initialization_and_destruction_0ii>
 80023ba:	bd80      	pop	{r7, pc}

080023bc <_GLOBAL__sub_D_hadc1>:
 80023bc:	b580      	push	{r7, lr}
 80023be:	af00      	add	r7, sp, #0
 80023c0:	f64f 71ff 	movw	r1, #65535	@ 0xffff
 80023c4:	2000      	movs	r0, #0
 80023c6:	f7ff feb5 	bl	8002134 <_Z41__static_initialization_and_destruction_0ii>
 80023ca:	bd80      	pop	{r7, pc}

080023cc <_ZN6OutPwmC1Ev>:
#include "param.h"
#include "can_communication.h"

OutPwm outpwm;

OutPwm::OutPwm()
 80023cc:	b580      	push	{r7, lr}
 80023ce:	b082      	sub	sp, #8
 80023d0:	af00      	add	r7, sp, #0
 80023d2:	6078      	str	r0, [r7, #4]
    : data(std::make_unique<outPwmData>()) {}
 80023d4:	687b      	ldr	r3, [r7, #4]
 80023d6:	f04f 0200 	mov.w	r2, #0
 80023da:	601a      	str	r2, [r3, #0]
 80023dc:	687b      	ldr	r3, [r7, #4]
 80023de:	f04f 0200 	mov.w	r2, #0
 80023e2:	605a      	str	r2, [r3, #4]
 80023e4:	687b      	ldr	r3, [r7, #4]
 80023e6:	f04f 0200 	mov.w	r2, #0
 80023ea:	609a      	str	r2, [r3, #8]
 80023ec:	687b      	ldr	r3, [r7, #4]
 80023ee:	4a07      	ldr	r2, [pc, #28]	@ (800240c <_ZN6OutPwmC1Ev+0x40>)
 80023f0:	60da      	str	r2, [r3, #12]
 80023f2:	687b      	ldr	r3, [r7, #4]
 80023f4:	4a06      	ldr	r2, [pc, #24]	@ (8002410 <_ZN6OutPwmC1Ev+0x44>)
 80023f6:	611a      	str	r2, [r3, #16]
 80023f8:	687b      	ldr	r3, [r7, #4]
 80023fa:	3314      	adds	r3, #20
 80023fc:	4618      	mov	r0, r3
 80023fe:	f000 f8e0 	bl	80025c2 <_ZSt11make_uniqueI10outPwmDataJEENSt8__detail9_MakeUniqIT_E15__single_objectEDpOT0_>
 8002402:	687b      	ldr	r3, [r7, #4]
 8002404:	4618      	mov	r0, r3
 8002406:	3708      	adds	r7, #8
 8002408:	46bd      	mov	sp, r7
 800240a:	bd80      	pop	{r7, pc}
 800240c:	3c23d70a 	.word	0x3c23d70a
 8002410:	3f733333 	.word	0x3f733333

08002414 <_ZN6OutPwm3PonEv>:

void OutPwm::Pon(){
 8002414:	b580      	push	{r7, lr}
 8002416:	b082      	sub	sp, #8
 8002418:	af00      	add	r7, sp, #0
 800241a:	6078      	str	r0, [r7, #4]
  setReg(DUTY_BASE, DUTY_BASE, DUTY_BASE);
 800241c:	eeb6 1a00 	vmov.f32	s2, #96	@ 0x3f000000  0.5
 8002420:	eef6 0a00 	vmov.f32	s1, #96	@ 0x3f000000  0.5
 8002424:	eeb6 0a00 	vmov.f32	s0, #96	@ 0x3f000000  0.5
 8002428:	6878      	ldr	r0, [r7, #4]
 800242a:	f000 f81b 	bl	8002464 <_ZN6OutPwm6setRegEfff>
}
 800242e:	bf00      	nop
 8002430:	3708      	adds	r7, #8
 8002432:	46bd      	mov	sp, r7
 8002434:	bd80      	pop	{r7, pc}
	...

08002438 <_ZN6OutPwm4PoffEv>:

void OutPwm::Poff(){
 8002438:	b480      	push	{r7}
 800243a:	b083      	sub	sp, #12
 800243c:	af00      	add	r7, sp, #0
 800243e:	6078      	str	r0, [r7, #4]
  TIM1->CCR1 = 0; 
 8002440:	4b07      	ldr	r3, [pc, #28]	@ (8002460 <_ZN6OutPwm4PoffEv+0x28>)
 8002442:	2200      	movs	r2, #0
 8002444:	635a      	str	r2, [r3, #52]	@ 0x34
  TIM1->CCR2 = 0; 
 8002446:	4b06      	ldr	r3, [pc, #24]	@ (8002460 <_ZN6OutPwm4PoffEv+0x28>)
 8002448:	2200      	movs	r2, #0
 800244a:	639a      	str	r2, [r3, #56]	@ 0x38
  TIM1->CCR3 = 0; 
 800244c:	4b04      	ldr	r3, [pc, #16]	@ (8002460 <_ZN6OutPwm4PoffEv+0x28>)
 800244e:	2200      	movs	r2, #0
 8002450:	63da      	str	r2, [r3, #60]	@ 0x3c
}
 8002452:	bf00      	nop
 8002454:	370c      	adds	r7, #12
 8002456:	46bd      	mov	sp, r7
 8002458:	f85d 7b04 	ldr.w	r7, [sp], #4
 800245c:	4770      	bx	lr
 800245e:	bf00      	nop
 8002460:	40012c00 	.word	0x40012c00

08002464 <_ZN6OutPwm6setRegEfff>:

void OutPwm::setReg(float u, float v, float w){
 8002464:	b580      	push	{r7, lr}
 8002466:	b084      	sub	sp, #16
 8002468:	af00      	add	r7, sp, #0
 800246a:	60f8      	str	r0, [r7, #12]
 800246c:	ed87 0a02 	vstr	s0, [r7, #8]
 8002470:	edc7 0a01 	vstr	s1, [r7, #4]
 8002474:	ed87 1a00 	vstr	s2, [r7]

  TIM1->CCR1 = (uint16_t)((1.0f - dutyGuard(u)) * (float)CCR_MAX);
 8002478:	ed97 0a02 	vldr	s0, [r7, #8]
 800247c:	68f8      	ldr	r0, [r7, #12]
 800247e:	f000 f845 	bl	800250c <_ZN6OutPwm9dutyGuardEf>
 8002482:	eef0 7a40 	vmov.f32	s15, s0
 8002486:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800248a:	ee77 7a67 	vsub.f32	s15, s14, s15
 800248e:	ed9f 7a1d 	vldr	s14, [pc, #116]	@ 8002504 <_ZN6OutPwm6setRegEfff+0xa0>
 8002492:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002496:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800249a:	ee17 3a90 	vmov	r3, s15
 800249e:	b29a      	uxth	r2, r3
 80024a0:	4b19      	ldr	r3, [pc, #100]	@ (8002508 <_ZN6OutPwm6setRegEfff+0xa4>)
 80024a2:	635a      	str	r2, [r3, #52]	@ 0x34
  TIM1->CCR2 = (uint16_t)((1.0f - dutyGuard(v)) * (float)CCR_MAX);
 80024a4:	ed97 0a01 	vldr	s0, [r7, #4]
 80024a8:	68f8      	ldr	r0, [r7, #12]
 80024aa:	f000 f82f 	bl	800250c <_ZN6OutPwm9dutyGuardEf>
 80024ae:	eef0 7a40 	vmov.f32	s15, s0
 80024b2:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 80024b6:	ee77 7a67 	vsub.f32	s15, s14, s15
 80024ba:	ed9f 7a12 	vldr	s14, [pc, #72]	@ 8002504 <_ZN6OutPwm6setRegEfff+0xa0>
 80024be:	ee67 7a87 	vmul.f32	s15, s15, s14
 80024c2:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80024c6:	ee17 3a90 	vmov	r3, s15
 80024ca:	b29a      	uxth	r2, r3
 80024cc:	4b0e      	ldr	r3, [pc, #56]	@ (8002508 <_ZN6OutPwm6setRegEfff+0xa4>)
 80024ce:	639a      	str	r2, [r3, #56]	@ 0x38
  TIM1->CCR3 = (uint16_t)((1.0f - dutyGuard(w)) * (float)CCR_MAX);
 80024d0:	ed97 0a00 	vldr	s0, [r7]
 80024d4:	68f8      	ldr	r0, [r7, #12]
 80024d6:	f000 f819 	bl	800250c <_ZN6OutPwm9dutyGuardEf>
 80024da:	eef0 7a40 	vmov.f32	s15, s0
 80024de:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 80024e2:	ee77 7a67 	vsub.f32	s15, s14, s15
 80024e6:	ed9f 7a07 	vldr	s14, [pc, #28]	@ 8002504 <_ZN6OutPwm6setRegEfff+0xa0>
 80024ea:	ee67 7a87 	vmul.f32	s15, s15, s14
 80024ee:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80024f2:	ee17 3a90 	vmov	r3, s15
 80024f6:	b29a      	uxth	r2, r3
 80024f8:	4b03      	ldr	r3, [pc, #12]	@ (8002508 <_ZN6OutPwm6setRegEfff+0xa4>)
 80024fa:	63da      	str	r2, [r3, #60]	@ 0x3c
}
 80024fc:	bf00      	nop
 80024fe:	3710      	adds	r7, #16
 8002500:	46bd      	mov	sp, r7
 8002502:	bd80      	pop	{r7, pc}
 8002504:	4604cc00 	.word	0x4604cc00
 8002508:	40012c00 	.word	0x40012c00

0800250c <_ZN6OutPwm9dutyGuardEf>:

float OutPwm::dutyGuard(float _rawDuty){
 800250c:	b480      	push	{r7}
 800250e:	b085      	sub	sp, #20
 8002510:	af00      	add	r7, sp, #0
 8002512:	6078      	str	r0, [r7, #4]
 8002514:	ed87 0a00 	vstr	s0, [r7]
    float result = 0.0f;
 8002518:	f04f 0300 	mov.w	r3, #0
 800251c:	60fb      	str	r3, [r7, #12]
    float sum = 0.0f;
 800251e:	f04f 0300 	mov.w	r3, #0
 8002522:	60bb      	str	r3, [r7, #8]
    static float limp = 0.95f;
    static float limm = 0.01f;
    
    sum = (_rawDuty / VOLT_PBM) + DUTY_BASE;
 8002524:	ed97 7a00 	vldr	s14, [r7]
 8002528:	eef3 6a08 	vmov.f32	s13, #56	@ 0x41c00000  24.0
 800252c:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8002530:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 8002534:	ee77 7a87 	vadd.f32	s15, s15, s14
 8002538:	edc7 7a02 	vstr	s15, [r7, #8]
    
    if (sum > limp){
 800253c:	4b13      	ldr	r3, [pc, #76]	@ (800258c <_ZN6OutPwm9dutyGuardEf+0x80>)
 800253e:	edd3 7a00 	vldr	s15, [r3]
 8002542:	ed97 7a02 	vldr	s14, [r7, #8]
 8002546:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800254a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800254e:	dd03      	ble.n	8002558 <_ZN6OutPwm9dutyGuardEf+0x4c>
        result = limp;
 8002550:	4b0e      	ldr	r3, [pc, #56]	@ (800258c <_ZN6OutPwm9dutyGuardEf+0x80>)
 8002552:	681b      	ldr	r3, [r3, #0]
 8002554:	60fb      	str	r3, [r7, #12]
 8002556:	e00f      	b.n	8002578 <_ZN6OutPwm9dutyGuardEf+0x6c>
    }else if(sum < limm){
 8002558:	4b0d      	ldr	r3, [pc, #52]	@ (8002590 <_ZN6OutPwm9dutyGuardEf+0x84>)
 800255a:	edd3 7a00 	vldr	s15, [r3]
 800255e:	ed97 7a02 	vldr	s14, [r7, #8]
 8002562:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8002566:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800256a:	d503      	bpl.n	8002574 <_ZN6OutPwm9dutyGuardEf+0x68>
        result = limm;
 800256c:	4b08      	ldr	r3, [pc, #32]	@ (8002590 <_ZN6OutPwm9dutyGuardEf+0x84>)
 800256e:	681b      	ldr	r3, [r3, #0]
 8002570:	60fb      	str	r3, [r7, #12]
 8002572:	e001      	b.n	8002578 <_ZN6OutPwm9dutyGuardEf+0x6c>
    }else{
        result = sum;
 8002574:	68bb      	ldr	r3, [r7, #8]
 8002576:	60fb      	str	r3, [r7, #12]
    }
    return result;
 8002578:	68fb      	ldr	r3, [r7, #12]
 800257a:	ee07 3a90 	vmov	s15, r3
}
 800257e:	eeb0 0a67 	vmov.f32	s0, s15
 8002582:	3714      	adds	r7, #20
 8002584:	46bd      	mov	sp, r7
 8002586:	f85d 7b04 	ldr.w	r7, [sp], #4
 800258a:	4770      	bx	lr
 800258c:	20000000 	.word	0x20000000
 8002590:	20000004 	.word	0x20000004

08002594 <_ZN10outPwmDataC1Ev>:
#include <memory>
#include "main.h"
#include "user_math.h"


struct outPwmData {
 8002594:	b480      	push	{r7}
 8002596:	b083      	sub	sp, #12
 8002598:	af00      	add	r7, sp, #0
 800259a:	6078      	str	r0, [r7, #4]
 800259c:	687b      	ldr	r3, [r7, #4]
 800259e:	f04f 0200 	mov.w	r2, #0
 80025a2:	601a      	str	r2, [r3, #0]
 80025a4:	687b      	ldr	r3, [r7, #4]
 80025a6:	f04f 0200 	mov.w	r2, #0
 80025aa:	605a      	str	r2, [r3, #4]
 80025ac:	687b      	ldr	r3, [r7, #4]
 80025ae:	f04f 0200 	mov.w	r2, #0
 80025b2:	609a      	str	r2, [r3, #8]
 80025b4:	687b      	ldr	r3, [r7, #4]
 80025b6:	4618      	mov	r0, r3
 80025b8:	370c      	adds	r7, #12
 80025ba:	46bd      	mov	sp, r7
 80025bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025c0:	4770      	bx	lr

080025c2 <_ZSt11make_uniqueI10outPwmDataJEENSt8__detail9_MakeUniqIT_E15__single_objectEDpOT0_>:
    make_unique(_Args&&... __args)
 80025c2:	b590      	push	{r4, r7, lr}
 80025c4:	b083      	sub	sp, #12
 80025c6:	af00      	add	r7, sp, #0
 80025c8:	6078      	str	r0, [r7, #4]
    { return unique_ptr<_Tp>(new _Tp(std::forward<_Args>(__args)...)); }
 80025ca:	200c      	movs	r0, #12
 80025cc:	f008 fc74 	bl	800aeb8 <_Znwj>
 80025d0:	4603      	mov	r3, r0
 80025d2:	461c      	mov	r4, r3
 80025d4:	f04f 0300 	mov.w	r3, #0
 80025d8:	6023      	str	r3, [r4, #0]
 80025da:	f04f 0300 	mov.w	r3, #0
 80025de:	6063      	str	r3, [r4, #4]
 80025e0:	f04f 0300 	mov.w	r3, #0
 80025e4:	60a3      	str	r3, [r4, #8]
 80025e6:	4620      	mov	r0, r4
 80025e8:	f7ff ffd4 	bl	8002594 <_ZN10outPwmDataC1Ev>
 80025ec:	4621      	mov	r1, r4
 80025ee:	6878      	ldr	r0, [r7, #4]
 80025f0:	f000 f836 	bl	8002660 <_ZNSt10unique_ptrI10outPwmDataSt14default_deleteIS0_EEC1IS2_vEEPS0_>
 80025f4:	6878      	ldr	r0, [r7, #4]
 80025f6:	370c      	adds	r7, #12
 80025f8:	46bd      	mov	sp, r7
 80025fa:	bd90      	pop	{r4, r7, pc}

080025fc <_ZNSt10unique_ptrI10outPwmDataSt14default_deleteIS0_EED1Ev>:
      ~unique_ptr() noexcept
 80025fc:	b590      	push	{r4, r7, lr}
 80025fe:	b085      	sub	sp, #20
 8002600:	af00      	add	r7, sp, #0
 8002602:	6078      	str	r0, [r7, #4]
	auto& __ptr = _M_t._M_ptr();
 8002604:	687b      	ldr	r3, [r7, #4]
 8002606:	4618      	mov	r0, r3
 8002608:	f000 f839 	bl	800267e <_ZNSt15__uniq_ptr_implI10outPwmDataSt14default_deleteIS0_EE6_M_ptrEv>
 800260c:	60f8      	str	r0, [r7, #12]
	if (__ptr != nullptr)
 800260e:	68fb      	ldr	r3, [r7, #12]
 8002610:	681b      	ldr	r3, [r3, #0]
 8002612:	2b00      	cmp	r3, #0
 8002614:	d00c      	beq.n	8002630 <_ZNSt10unique_ptrI10outPwmDataSt14default_deleteIS0_EED1Ev+0x34>
	  get_deleter()(std::move(__ptr));
 8002616:	6878      	ldr	r0, [r7, #4]
 8002618:	f000 f83e 	bl	8002698 <_ZNSt10unique_ptrI10outPwmDataSt14default_deleteIS0_EE11get_deleterEv>
 800261c:	4604      	mov	r4, r0
 800261e:	68f8      	ldr	r0, [r7, #12]
 8002620:	f000 f847 	bl	80026b2 <_ZSt4moveIRP10outPwmDataEONSt16remove_referenceIT_E4typeEOS4_>
 8002624:	4603      	mov	r3, r0
 8002626:	681b      	ldr	r3, [r3, #0]
 8002628:	4619      	mov	r1, r3
 800262a:	4620      	mov	r0, r4
 800262c:	f000 f84c 	bl	80026c8 <_ZNKSt14default_deleteI10outPwmDataEclEPS0_>
	__ptr = pointer();
 8002630:	68fb      	ldr	r3, [r7, #12]
 8002632:	2200      	movs	r2, #0
 8002634:	601a      	str	r2, [r3, #0]
      }
 8002636:	687b      	ldr	r3, [r7, #4]
 8002638:	4618      	mov	r0, r3
 800263a:	3714      	adds	r7, #20
 800263c:	46bd      	mov	sp, r7
 800263e:	bd90      	pop	{r4, r7, pc}

08002640 <_ZNSt15__uniq_ptr_dataI10outPwmDataSt14default_deleteIS0_ELb1ELb1EECI1St15__uniq_ptr_implIS0_S2_EEPS0_>:
      using __uniq_ptr_impl<_Tp, _Dp>::__uniq_ptr_impl;
 8002640:	b580      	push	{r7, lr}
 8002642:	b082      	sub	sp, #8
 8002644:	af00      	add	r7, sp, #0
 8002646:	6078      	str	r0, [r7, #4]
 8002648:	6039      	str	r1, [r7, #0]
 800264a:	687b      	ldr	r3, [r7, #4]
 800264c:	683a      	ldr	r2, [r7, #0]
 800264e:	4611      	mov	r1, r2
 8002650:	4618      	mov	r0, r3
 8002652:	f000 f849 	bl	80026e8 <_ZNSt15__uniq_ptr_implI10outPwmDataSt14default_deleteIS0_EEC1EPS0_>
 8002656:	687b      	ldr	r3, [r7, #4]
 8002658:	4618      	mov	r0, r3
 800265a:	3708      	adds	r7, #8
 800265c:	46bd      	mov	sp, r7
 800265e:	bd80      	pop	{r7, pc}

08002660 <_ZNSt10unique_ptrI10outPwmDataSt14default_deleteIS0_EEC1IS2_vEEPS0_>:
	unique_ptr(pointer __p) noexcept
 8002660:	b580      	push	{r7, lr}
 8002662:	b082      	sub	sp, #8
 8002664:	af00      	add	r7, sp, #0
 8002666:	6078      	str	r0, [r7, #4]
 8002668:	6039      	str	r1, [r7, #0]
	: _M_t(__p)
 800266a:	687b      	ldr	r3, [r7, #4]
 800266c:	6839      	ldr	r1, [r7, #0]
 800266e:	4618      	mov	r0, r3
 8002670:	f7ff ffe6 	bl	8002640 <_ZNSt15__uniq_ptr_dataI10outPwmDataSt14default_deleteIS0_ELb1ELb1EECI1St15__uniq_ptr_implIS0_S2_EEPS0_>
        { }
 8002674:	687b      	ldr	r3, [r7, #4]
 8002676:	4618      	mov	r0, r3
 8002678:	3708      	adds	r7, #8
 800267a:	46bd      	mov	sp, r7
 800267c:	bd80      	pop	{r7, pc}

0800267e <_ZNSt15__uniq_ptr_implI10outPwmDataSt14default_deleteIS0_EE6_M_ptrEv>:
      pointer&   _M_ptr() noexcept { return std::get<0>(_M_t); }
 800267e:	b580      	push	{r7, lr}
 8002680:	b082      	sub	sp, #8
 8002682:	af00      	add	r7, sp, #0
 8002684:	6078      	str	r0, [r7, #4]
 8002686:	687b      	ldr	r3, [r7, #4]
 8002688:	4618      	mov	r0, r3
 800268a:	f000 f841 	bl	8002710 <_ZSt3getILj0EJP10outPwmDataSt14default_deleteIS0_EEERNSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeERS8_>
 800268e:	4603      	mov	r3, r0
 8002690:	4618      	mov	r0, r3
 8002692:	3708      	adds	r7, #8
 8002694:	46bd      	mov	sp, r7
 8002696:	bd80      	pop	{r7, pc}

08002698 <_ZNSt10unique_ptrI10outPwmDataSt14default_deleteIS0_EE11get_deleterEv>:
      get_deleter() noexcept
 8002698:	b580      	push	{r7, lr}
 800269a:	b082      	sub	sp, #8
 800269c:	af00      	add	r7, sp, #0
 800269e:	6078      	str	r0, [r7, #4]
      { return _M_t._M_deleter(); }
 80026a0:	687b      	ldr	r3, [r7, #4]
 80026a2:	4618      	mov	r0, r3
 80026a4:	f000 f841 	bl	800272a <_ZNSt15__uniq_ptr_implI10outPwmDataSt14default_deleteIS0_EE10_M_deleterEv>
 80026a8:	4603      	mov	r3, r0
 80026aa:	4618      	mov	r0, r3
 80026ac:	3708      	adds	r7, #8
 80026ae:	46bd      	mov	sp, r7
 80026b0:	bd80      	pop	{r7, pc}

080026b2 <_ZSt4moveIRP10outPwmDataEONSt16remove_referenceIT_E4typeEOS4_>:
    move(_Tp&& __t) noexcept
 80026b2:	b480      	push	{r7}
 80026b4:	b083      	sub	sp, #12
 80026b6:	af00      	add	r7, sp, #0
 80026b8:	6078      	str	r0, [r7, #4]
    { return static_cast<typename std::remove_reference<_Tp>::type&&>(__t); }
 80026ba:	687b      	ldr	r3, [r7, #4]
 80026bc:	4618      	mov	r0, r3
 80026be:	370c      	adds	r7, #12
 80026c0:	46bd      	mov	sp, r7
 80026c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026c6:	4770      	bx	lr

080026c8 <_ZNKSt14default_deleteI10outPwmDataEclEPS0_>:
      operator()(_Tp* __ptr) const
 80026c8:	b580      	push	{r7, lr}
 80026ca:	b082      	sub	sp, #8
 80026cc:	af00      	add	r7, sp, #0
 80026ce:	6078      	str	r0, [r7, #4]
 80026d0:	6039      	str	r1, [r7, #0]
	delete __ptr;
 80026d2:	683b      	ldr	r3, [r7, #0]
 80026d4:	2b00      	cmp	r3, #0
 80026d6:	d003      	beq.n	80026e0 <_ZNKSt14default_deleteI10outPwmDataEclEPS0_+0x18>
 80026d8:	210c      	movs	r1, #12
 80026da:	4618      	mov	r0, r3
 80026dc:	f008 fbea 	bl	800aeb4 <_ZdlPvj>
      }
 80026e0:	bf00      	nop
 80026e2:	3708      	adds	r7, #8
 80026e4:	46bd      	mov	sp, r7
 80026e6:	bd80      	pop	{r7, pc}

080026e8 <_ZNSt15__uniq_ptr_implI10outPwmDataSt14default_deleteIS0_EEC1EPS0_>:
      __uniq_ptr_impl(pointer __p) : _M_t() { _M_ptr() = __p; }
 80026e8:	b580      	push	{r7, lr}
 80026ea:	b082      	sub	sp, #8
 80026ec:	af00      	add	r7, sp, #0
 80026ee:	6078      	str	r0, [r7, #4]
 80026f0:	6039      	str	r1, [r7, #0]
 80026f2:	687b      	ldr	r3, [r7, #4]
 80026f4:	4618      	mov	r0, r3
 80026f6:	f000 f825 	bl	8002744 <_ZNSt5tupleIJP10outPwmDataSt14default_deleteIS0_EEEC1ILb1ELb1EEEv>
 80026fa:	6878      	ldr	r0, [r7, #4]
 80026fc:	f7ff ffbf 	bl	800267e <_ZNSt15__uniq_ptr_implI10outPwmDataSt14default_deleteIS0_EE6_M_ptrEv>
 8002700:	4602      	mov	r2, r0
 8002702:	683b      	ldr	r3, [r7, #0]
 8002704:	6013      	str	r3, [r2, #0]
 8002706:	687b      	ldr	r3, [r7, #4]
 8002708:	4618      	mov	r0, r3
 800270a:	3708      	adds	r7, #8
 800270c:	46bd      	mov	sp, r7
 800270e:	bd80      	pop	{r7, pc}

08002710 <_ZSt3getILj0EJP10outPwmDataSt14default_deleteIS0_EEERNSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeERS8_>:
    get(tuple<_Elements...>& __t) noexcept
 8002710:	b580      	push	{r7, lr}
 8002712:	b082      	sub	sp, #8
 8002714:	af00      	add	r7, sp, #0
 8002716:	6078      	str	r0, [r7, #4]
    { return std::__get_helper<__i>(__t); }
 8002718:	687b      	ldr	r3, [r7, #4]
 800271a:	4618      	mov	r0, r3
 800271c:	f000 f81f 	bl	800275e <_ZSt12__get_helperILj0EP10outPwmDataJSt14default_deleteIS0_EEERT0_RSt11_Tuple_implIXT_EJS4_DpT1_EE>
 8002720:	4603      	mov	r3, r0
 8002722:	4618      	mov	r0, r3
 8002724:	3708      	adds	r7, #8
 8002726:	46bd      	mov	sp, r7
 8002728:	bd80      	pop	{r7, pc}

0800272a <_ZNSt15__uniq_ptr_implI10outPwmDataSt14default_deleteIS0_EE10_M_deleterEv>:
      _Dp&       _M_deleter() noexcept { return std::get<1>(_M_t); }
 800272a:	b580      	push	{r7, lr}
 800272c:	b082      	sub	sp, #8
 800272e:	af00      	add	r7, sp, #0
 8002730:	6078      	str	r0, [r7, #4]
 8002732:	687b      	ldr	r3, [r7, #4]
 8002734:	4618      	mov	r0, r3
 8002736:	f000 f81e 	bl	8002776 <_ZSt3getILj1EJP10outPwmDataSt14default_deleteIS0_EEERNSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeERS8_>
 800273a:	4603      	mov	r3, r0
 800273c:	4618      	mov	r0, r3
 800273e:	3708      	adds	r7, #8
 8002740:	46bd      	mov	sp, r7
 8002742:	bd80      	pop	{r7, pc}

08002744 <_ZNSt5tupleIJP10outPwmDataSt14default_deleteIS0_EEEC1ILb1ELb1EEEv>:
	tuple()
 8002744:	b580      	push	{r7, lr}
 8002746:	b082      	sub	sp, #8
 8002748:	af00      	add	r7, sp, #0
 800274a:	6078      	str	r0, [r7, #4]
	: _Inherited() { }
 800274c:	687b      	ldr	r3, [r7, #4]
 800274e:	4618      	mov	r0, r3
 8002750:	f000 f81d 	bl	800278e <_ZNSt11_Tuple_implILj0EJP10outPwmDataSt14default_deleteIS0_EEEC1Ev>
 8002754:	687b      	ldr	r3, [r7, #4]
 8002756:	4618      	mov	r0, r3
 8002758:	3708      	adds	r7, #8
 800275a:	46bd      	mov	sp, r7
 800275c:	bd80      	pop	{r7, pc}

0800275e <_ZSt12__get_helperILj0EP10outPwmDataJSt14default_deleteIS0_EEERT0_RSt11_Tuple_implIXT_EJS4_DpT1_EE>:
    __get_helper(_Tuple_impl<__i, _Head, _Tail...>& __t) noexcept
 800275e:	b580      	push	{r7, lr}
 8002760:	b082      	sub	sp, #8
 8002762:	af00      	add	r7, sp, #0
 8002764:	6078      	str	r0, [r7, #4]
    { return _Tuple_impl<__i, _Head, _Tail...>::_M_head(__t); }
 8002766:	6878      	ldr	r0, [r7, #4]
 8002768:	f000 f821 	bl	80027ae <_ZNSt11_Tuple_implILj0EJP10outPwmDataSt14default_deleteIS0_EEE7_M_headERS4_>
 800276c:	4603      	mov	r3, r0
 800276e:	4618      	mov	r0, r3
 8002770:	3708      	adds	r7, #8
 8002772:	46bd      	mov	sp, r7
 8002774:	bd80      	pop	{r7, pc}

08002776 <_ZSt3getILj1EJP10outPwmDataSt14default_deleteIS0_EEERNSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeERS8_>:
    get(tuple<_Elements...>& __t) noexcept
 8002776:	b580      	push	{r7, lr}
 8002778:	b082      	sub	sp, #8
 800277a:	af00      	add	r7, sp, #0
 800277c:	6078      	str	r0, [r7, #4]
    { return std::__get_helper<__i>(__t); }
 800277e:	6878      	ldr	r0, [r7, #4]
 8002780:	f000 f822 	bl	80027c8 <_ZSt12__get_helperILj1ESt14default_deleteI10outPwmDataEJEERT0_RSt11_Tuple_implIXT_EJS3_DpT1_EE>
 8002784:	4603      	mov	r3, r0
 8002786:	4618      	mov	r0, r3
 8002788:	3708      	adds	r7, #8
 800278a:	46bd      	mov	sp, r7
 800278c:	bd80      	pop	{r7, pc}

0800278e <_ZNSt11_Tuple_implILj0EJP10outPwmDataSt14default_deleteIS0_EEEC1Ev>:
      constexpr _Tuple_impl()
 800278e:	b580      	push	{r7, lr}
 8002790:	b082      	sub	sp, #8
 8002792:	af00      	add	r7, sp, #0
 8002794:	6078      	str	r0, [r7, #4]
      : _Inherited(), _Base() { }
 8002796:	6878      	ldr	r0, [r7, #4]
 8002798:	f000 f822 	bl	80027e0 <_ZNSt11_Tuple_implILj1EJSt14default_deleteI10outPwmDataEEEC1Ev>
 800279c:	687b      	ldr	r3, [r7, #4]
 800279e:	4618      	mov	r0, r3
 80027a0:	f000 f82a 	bl	80027f8 <_ZNSt10_Head_baseILj0EP10outPwmDataLb0EEC1Ev>
 80027a4:	687b      	ldr	r3, [r7, #4]
 80027a6:	4618      	mov	r0, r3
 80027a8:	3708      	adds	r7, #8
 80027aa:	46bd      	mov	sp, r7
 80027ac:	bd80      	pop	{r7, pc}

080027ae <_ZNSt11_Tuple_implILj0EJP10outPwmDataSt14default_deleteIS0_EEE7_M_headERS4_>:
      _M_head(_Tuple_impl& __t) noexcept { return _Base::_M_head(__t); }
 80027ae:	b580      	push	{r7, lr}
 80027b0:	b082      	sub	sp, #8
 80027b2:	af00      	add	r7, sp, #0
 80027b4:	6078      	str	r0, [r7, #4]
 80027b6:	687b      	ldr	r3, [r7, #4]
 80027b8:	4618      	mov	r0, r3
 80027ba:	f000 f82b 	bl	8002814 <_ZNSt10_Head_baseILj0EP10outPwmDataLb0EE7_M_headERS2_>
 80027be:	4603      	mov	r3, r0
 80027c0:	4618      	mov	r0, r3
 80027c2:	3708      	adds	r7, #8
 80027c4:	46bd      	mov	sp, r7
 80027c6:	bd80      	pop	{r7, pc}

080027c8 <_ZSt12__get_helperILj1ESt14default_deleteI10outPwmDataEJEERT0_RSt11_Tuple_implIXT_EJS3_DpT1_EE>:
    __get_helper(_Tuple_impl<__i, _Head, _Tail...>& __t) noexcept
 80027c8:	b580      	push	{r7, lr}
 80027ca:	b082      	sub	sp, #8
 80027cc:	af00      	add	r7, sp, #0
 80027ce:	6078      	str	r0, [r7, #4]
    { return _Tuple_impl<__i, _Head, _Tail...>::_M_head(__t); }
 80027d0:	6878      	ldr	r0, [r7, #4]
 80027d2:	f000 f82a 	bl	800282a <_ZNSt11_Tuple_implILj1EJSt14default_deleteI10outPwmDataEEE7_M_headERS3_>
 80027d6:	4603      	mov	r3, r0
 80027d8:	4618      	mov	r0, r3
 80027da:	3708      	adds	r7, #8
 80027dc:	46bd      	mov	sp, r7
 80027de:	bd80      	pop	{r7, pc}

080027e0 <_ZNSt11_Tuple_implILj1EJSt14default_deleteI10outPwmDataEEEC1Ev>:
      _Tuple_impl()
 80027e0:	b580      	push	{r7, lr}
 80027e2:	b082      	sub	sp, #8
 80027e4:	af00      	add	r7, sp, #0
 80027e6:	6078      	str	r0, [r7, #4]
      : _Base() { }
 80027e8:	6878      	ldr	r0, [r7, #4]
 80027ea:	f000 f82a 	bl	8002842 <_ZNSt10_Head_baseILj1ESt14default_deleteI10outPwmDataELb1EEC1Ev>
 80027ee:	687b      	ldr	r3, [r7, #4]
 80027f0:	4618      	mov	r0, r3
 80027f2:	3708      	adds	r7, #8
 80027f4:	46bd      	mov	sp, r7
 80027f6:	bd80      	pop	{r7, pc}

080027f8 <_ZNSt10_Head_baseILj0EP10outPwmDataLb0EEC1Ev>:
      constexpr _Head_base()
 80027f8:	b480      	push	{r7}
 80027fa:	b083      	sub	sp, #12
 80027fc:	af00      	add	r7, sp, #0
 80027fe:	6078      	str	r0, [r7, #4]
      : _M_head_impl() { }
 8002800:	687b      	ldr	r3, [r7, #4]
 8002802:	2200      	movs	r2, #0
 8002804:	601a      	str	r2, [r3, #0]
 8002806:	687b      	ldr	r3, [r7, #4]
 8002808:	4618      	mov	r0, r3
 800280a:	370c      	adds	r7, #12
 800280c:	46bd      	mov	sp, r7
 800280e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002812:	4770      	bx	lr

08002814 <_ZNSt10_Head_baseILj0EP10outPwmDataLb0EE7_M_headERS2_>:
      _M_head(_Head_base& __b) noexcept { return __b._M_head_impl; }
 8002814:	b480      	push	{r7}
 8002816:	b083      	sub	sp, #12
 8002818:	af00      	add	r7, sp, #0
 800281a:	6078      	str	r0, [r7, #4]
 800281c:	687b      	ldr	r3, [r7, #4]
 800281e:	4618      	mov	r0, r3
 8002820:	370c      	adds	r7, #12
 8002822:	46bd      	mov	sp, r7
 8002824:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002828:	4770      	bx	lr

0800282a <_ZNSt11_Tuple_implILj1EJSt14default_deleteI10outPwmDataEEE7_M_headERS3_>:
      _M_head(_Tuple_impl& __t) noexcept { return _Base::_M_head(__t); }
 800282a:	b580      	push	{r7, lr}
 800282c:	b082      	sub	sp, #8
 800282e:	af00      	add	r7, sp, #0
 8002830:	6078      	str	r0, [r7, #4]
 8002832:	6878      	ldr	r0, [r7, #4]
 8002834:	f000 f810 	bl	8002858 <_ZNSt10_Head_baseILj1ESt14default_deleteI10outPwmDataELb1EE7_M_headERS3_>
 8002838:	4603      	mov	r3, r0
 800283a:	4618      	mov	r0, r3
 800283c:	3708      	adds	r7, #8
 800283e:	46bd      	mov	sp, r7
 8002840:	bd80      	pop	{r7, pc}

08002842 <_ZNSt10_Head_baseILj1ESt14default_deleteI10outPwmDataELb1EEC1Ev>:
      constexpr _Head_base()
 8002842:	b480      	push	{r7}
 8002844:	b083      	sub	sp, #12
 8002846:	af00      	add	r7, sp, #0
 8002848:	6078      	str	r0, [r7, #4]
      : _M_head_impl() { }
 800284a:	687b      	ldr	r3, [r7, #4]
 800284c:	4618      	mov	r0, r3
 800284e:	370c      	adds	r7, #12
 8002850:	46bd      	mov	sp, r7
 8002852:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002856:	4770      	bx	lr

08002858 <_ZNSt10_Head_baseILj1ESt14default_deleteI10outPwmDataELb1EE7_M_headERS3_>:
      _M_head(_Head_base& __b) noexcept { return __b._M_head_impl; }
 8002858:	b480      	push	{r7}
 800285a:	b083      	sub	sp, #12
 800285c:	af00      	add	r7, sp, #0
 800285e:	6078      	str	r0, [r7, #4]
 8002860:	687b      	ldr	r3, [r7, #4]
 8002862:	4618      	mov	r0, r3
 8002864:	370c      	adds	r7, #12
 8002866:	46bd      	mov	sp, r7
 8002868:	f85d 7b04 	ldr.w	r7, [sp], #4
 800286c:	4770      	bx	lr

0800286e <_ZN6OutPwmD1Ev>:
  float dutyU = 0.0f;
  float dutyV = 0.0f;
  float dutyW = 0.0f;
};

class OutPwm{
 800286e:	b580      	push	{r7, lr}
 8002870:	b082      	sub	sp, #8
 8002872:	af00      	add	r7, sp, #0
 8002874:	6078      	str	r0, [r7, #4]
 8002876:	687b      	ldr	r3, [r7, #4]
 8002878:	3314      	adds	r3, #20
 800287a:	4618      	mov	r0, r3
 800287c:	f7ff febe 	bl	80025fc <_ZNSt10unique_ptrI10outPwmDataSt14default_deleteIS0_EED1Ev>
 8002880:	687b      	ldr	r3, [r7, #4]
 8002882:	4618      	mov	r0, r3
 8002884:	3708      	adds	r7, #8
 8002886:	46bd      	mov	sp, r7
 8002888:	bd80      	pop	{r7, pc}
	...

0800288c <_Z41__static_initialization_and_destruction_0ii>:
 800288c:	b580      	push	{r7, lr}
 800288e:	b082      	sub	sp, #8
 8002890:	af00      	add	r7, sp, #0
 8002892:	6078      	str	r0, [r7, #4]
 8002894:	6039      	str	r1, [r7, #0]
 8002896:	687b      	ldr	r3, [r7, #4]
 8002898:	2b01      	cmp	r3, #1
 800289a:	d107      	bne.n	80028ac <_Z41__static_initialization_and_destruction_0ii+0x20>
 800289c:	683b      	ldr	r3, [r7, #0]
 800289e:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80028a2:	4293      	cmp	r3, r2
 80028a4:	d102      	bne.n	80028ac <_Z41__static_initialization_and_destruction_0ii+0x20>
OutPwm outpwm;
 80028a6:	4809      	ldr	r0, [pc, #36]	@ (80028cc <_Z41__static_initialization_and_destruction_0ii+0x40>)
 80028a8:	f7ff fd90 	bl	80023cc <_ZN6OutPwmC1Ev>
 80028ac:	687b      	ldr	r3, [r7, #4]
 80028ae:	2b00      	cmp	r3, #0
 80028b0:	d107      	bne.n	80028c2 <_Z41__static_initialization_and_destruction_0ii+0x36>
 80028b2:	683b      	ldr	r3, [r7, #0]
 80028b4:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80028b8:	4293      	cmp	r3, r2
 80028ba:	d102      	bne.n	80028c2 <_Z41__static_initialization_and_destruction_0ii+0x36>
 80028bc:	4803      	ldr	r0, [pc, #12]	@ (80028cc <_Z41__static_initialization_and_destruction_0ii+0x40>)
 80028be:	f7ff ffd6 	bl	800286e <_ZN6OutPwmD1Ev>
}
 80028c2:	bf00      	nop
 80028c4:	3708      	adds	r7, #8
 80028c6:	46bd      	mov	sp, r7
 80028c8:	bd80      	pop	{r7, pc}
 80028ca:	bf00      	nop
 80028cc:	200003ec 	.word	0x200003ec

080028d0 <_GLOBAL__sub_I_outpwm>:
 80028d0:	b580      	push	{r7, lr}
 80028d2:	af00      	add	r7, sp, #0
 80028d4:	f64f 71ff 	movw	r1, #65535	@ 0xffff
 80028d8:	2001      	movs	r0, #1
 80028da:	f7ff ffd7 	bl	800288c <_Z41__static_initialization_and_destruction_0ii>
 80028de:	bd80      	pop	{r7, pc}

080028e0 <_GLOBAL__sub_D_outpwm>:
 80028e0:	b580      	push	{r7, lr}
 80028e2:	af00      	add	r7, sp, #0
 80028e4:	f64f 71ff 	movw	r1, #65535	@ 0xffff
 80028e8:	2000      	movs	r0, #0
 80028ea:	f7ff ffcf 	bl	800288c <_Z41__static_initialization_and_destruction_0ii>
 80028ee:	bd80      	pop	{r7, pc}

080028f0 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80028f0:	b580      	push	{r7, lr}
 80028f2:	b082      	sub	sp, #8
 80028f4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80028f6:	4b0f      	ldr	r3, [pc, #60]	@ (8002934 <HAL_MspInit+0x44>)
 80028f8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80028fa:	4a0e      	ldr	r2, [pc, #56]	@ (8002934 <HAL_MspInit+0x44>)
 80028fc:	f043 0301 	orr.w	r3, r3, #1
 8002900:	6613      	str	r3, [r2, #96]	@ 0x60
 8002902:	4b0c      	ldr	r3, [pc, #48]	@ (8002934 <HAL_MspInit+0x44>)
 8002904:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002906:	f003 0301 	and.w	r3, r3, #1
 800290a:	607b      	str	r3, [r7, #4]
 800290c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800290e:	4b09      	ldr	r3, [pc, #36]	@ (8002934 <HAL_MspInit+0x44>)
 8002910:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002912:	4a08      	ldr	r2, [pc, #32]	@ (8002934 <HAL_MspInit+0x44>)
 8002914:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002918:	6593      	str	r3, [r2, #88]	@ 0x58
 800291a:	4b06      	ldr	r3, [pc, #24]	@ (8002934 <HAL_MspInit+0x44>)
 800291c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800291e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002922:	603b      	str	r3, [r7, #0]
 8002924:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/

  /** Disable the internal Pull-Up in Dead Battery pins of UCPD peripheral
  */
  HAL_PWREx_DisableUCPDDeadBattery();
 8002926:	f006 facb 	bl	8008ec0 <HAL_PWREx_DisableUCPDDeadBattery>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800292a:	bf00      	nop
 800292c:	3708      	adds	r7, #8
 800292e:	46bd      	mov	sp, r7
 8002930:	bd80      	pop	{r7, pc}
 8002932:	bf00      	nop
 8002934:	40021000 	.word	0x40021000

08002938 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8002938:	b580      	push	{r7, lr}
 800293a:	b0a0      	sub	sp, #128	@ 0x80
 800293c:	af00      	add	r7, sp, #0
 800293e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002940:	f107 036c 	add.w	r3, r7, #108	@ 0x6c
 8002944:	2200      	movs	r2, #0
 8002946:	601a      	str	r2, [r3, #0]
 8002948:	605a      	str	r2, [r3, #4]
 800294a:	609a      	str	r2, [r3, #8]
 800294c:	60da      	str	r2, [r3, #12]
 800294e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8002950:	f107 0318 	add.w	r3, r7, #24
 8002954:	2254      	movs	r2, #84	@ 0x54
 8002956:	2100      	movs	r1, #0
 8002958:	4618      	mov	r0, r3
 800295a:	f008 fb8f 	bl	800b07c <memset>
  if(hadc->Instance==ADC1)
 800295e:	687b      	ldr	r3, [r7, #4]
 8002960:	681b      	ldr	r3, [r3, #0]
 8002962:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8002966:	d146      	bne.n	80029f6 <HAL_ADC_MspInit+0xbe>

  /* USER CODE END ADC1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC12;
 8002968:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800296c:	61bb      	str	r3, [r7, #24]
    PeriphClkInit.Adc12ClockSelection = RCC_ADC12CLKSOURCE_SYSCLK;
 800296e:	f04f 5300 	mov.w	r3, #536870912	@ 0x20000000
 8002972:	65fb      	str	r3, [r7, #92]	@ 0x5c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8002974:	f107 0318 	add.w	r3, r7, #24
 8002978:	4618      	mov	r0, r3
 800297a:	f006 ffa7 	bl	80098cc <HAL_RCCEx_PeriphCLKConfig>
 800297e:	4603      	mov	r3, r0
 8002980:	2b00      	cmp	r3, #0
 8002982:	d001      	beq.n	8002988 <HAL_ADC_MspInit+0x50>
    {
      Error_Handler();
 8002984:	f7ff fbb6 	bl	80020f4 <Error_Handler>
    }

    /* Peripheral clock enable */
    HAL_RCC_ADC12_CLK_ENABLED++;
 8002988:	4b42      	ldr	r3, [pc, #264]	@ (8002a94 <HAL_ADC_MspInit+0x15c>)
 800298a:	681b      	ldr	r3, [r3, #0]
 800298c:	3301      	adds	r3, #1
 800298e:	4a41      	ldr	r2, [pc, #260]	@ (8002a94 <HAL_ADC_MspInit+0x15c>)
 8002990:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_ADC12_CLK_ENABLED==1){
 8002992:	4b40      	ldr	r3, [pc, #256]	@ (8002a94 <HAL_ADC_MspInit+0x15c>)
 8002994:	681b      	ldr	r3, [r3, #0]
 8002996:	2b01      	cmp	r3, #1
 8002998:	d10b      	bne.n	80029b2 <HAL_ADC_MspInit+0x7a>
      __HAL_RCC_ADC12_CLK_ENABLE();
 800299a:	4b3f      	ldr	r3, [pc, #252]	@ (8002a98 <HAL_ADC_MspInit+0x160>)
 800299c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800299e:	4a3e      	ldr	r2, [pc, #248]	@ (8002a98 <HAL_ADC_MspInit+0x160>)
 80029a0:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 80029a4:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80029a6:	4b3c      	ldr	r3, [pc, #240]	@ (8002a98 <HAL_ADC_MspInit+0x160>)
 80029a8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80029aa:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80029ae:	617b      	str	r3, [r7, #20]
 80029b0:	697b      	ldr	r3, [r7, #20]
    }

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80029b2:	4b39      	ldr	r3, [pc, #228]	@ (8002a98 <HAL_ADC_MspInit+0x160>)
 80029b4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80029b6:	4a38      	ldr	r2, [pc, #224]	@ (8002a98 <HAL_ADC_MspInit+0x160>)
 80029b8:	f043 0301 	orr.w	r3, r3, #1
 80029bc:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80029be:	4b36      	ldr	r3, [pc, #216]	@ (8002a98 <HAL_ADC_MspInit+0x160>)
 80029c0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80029c2:	f003 0301 	and.w	r3, r3, #1
 80029c6:	613b      	str	r3, [r7, #16]
 80029c8:	693b      	ldr	r3, [r7, #16]
    /**ADC1 GPIO Configuration
    PA0     ------> ADC1_IN1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 80029ca:	2301      	movs	r3, #1
 80029cc:	66fb      	str	r3, [r7, #108]	@ 0x6c
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80029ce:	2303      	movs	r3, #3
 80029d0:	673b      	str	r3, [r7, #112]	@ 0x70
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80029d2:	2300      	movs	r3, #0
 80029d4:	677b      	str	r3, [r7, #116]	@ 0x74
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80029d6:	f107 036c 	add.w	r3, r7, #108	@ 0x6c
 80029da:	4619      	mov	r1, r3
 80029dc:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80029e0:	f004 f82e 	bl	8006a40 <HAL_GPIO_Init>

    /* ADC1 interrupt Init */
    HAL_NVIC_SetPriority(ADC1_2_IRQn, 0, 0);
 80029e4:	2200      	movs	r2, #0
 80029e6:	2100      	movs	r1, #0
 80029e8:	2012      	movs	r0, #18
 80029ea:	f002 fe88 	bl	80056fe <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC1_2_IRQn);
 80029ee:	2012      	movs	r0, #18
 80029f0:	f002 fe9f 	bl	8005732 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN ADC2_MspInit 1 */

  /* USER CODE END ADC2_MspInit 1 */
  }

}
 80029f4:	e04a      	b.n	8002a8c <HAL_ADC_MspInit+0x154>
  else if(hadc->Instance==ADC2)
 80029f6:	687b      	ldr	r3, [r7, #4]
 80029f8:	681b      	ldr	r3, [r3, #0]
 80029fa:	4a28      	ldr	r2, [pc, #160]	@ (8002a9c <HAL_ADC_MspInit+0x164>)
 80029fc:	4293      	cmp	r3, r2
 80029fe:	d145      	bne.n	8002a8c <HAL_ADC_MspInit+0x154>
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC12;
 8002a00:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8002a04:	61bb      	str	r3, [r7, #24]
    PeriphClkInit.Adc12ClockSelection = RCC_ADC12CLKSOURCE_SYSCLK;
 8002a06:	f04f 5300 	mov.w	r3, #536870912	@ 0x20000000
 8002a0a:	65fb      	str	r3, [r7, #92]	@ 0x5c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8002a0c:	f107 0318 	add.w	r3, r7, #24
 8002a10:	4618      	mov	r0, r3
 8002a12:	f006 ff5b 	bl	80098cc <HAL_RCCEx_PeriphCLKConfig>
 8002a16:	4603      	mov	r3, r0
 8002a18:	2b00      	cmp	r3, #0
 8002a1a:	d001      	beq.n	8002a20 <HAL_ADC_MspInit+0xe8>
      Error_Handler();
 8002a1c:	f7ff fb6a 	bl	80020f4 <Error_Handler>
    HAL_RCC_ADC12_CLK_ENABLED++;
 8002a20:	4b1c      	ldr	r3, [pc, #112]	@ (8002a94 <HAL_ADC_MspInit+0x15c>)
 8002a22:	681b      	ldr	r3, [r3, #0]
 8002a24:	3301      	adds	r3, #1
 8002a26:	4a1b      	ldr	r2, [pc, #108]	@ (8002a94 <HAL_ADC_MspInit+0x15c>)
 8002a28:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_ADC12_CLK_ENABLED==1){
 8002a2a:	4b1a      	ldr	r3, [pc, #104]	@ (8002a94 <HAL_ADC_MspInit+0x15c>)
 8002a2c:	681b      	ldr	r3, [r3, #0]
 8002a2e:	2b01      	cmp	r3, #1
 8002a30:	d10b      	bne.n	8002a4a <HAL_ADC_MspInit+0x112>
      __HAL_RCC_ADC12_CLK_ENABLE();
 8002a32:	4b19      	ldr	r3, [pc, #100]	@ (8002a98 <HAL_ADC_MspInit+0x160>)
 8002a34:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002a36:	4a18      	ldr	r2, [pc, #96]	@ (8002a98 <HAL_ADC_MspInit+0x160>)
 8002a38:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8002a3c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8002a3e:	4b16      	ldr	r3, [pc, #88]	@ (8002a98 <HAL_ADC_MspInit+0x160>)
 8002a40:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002a42:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8002a46:	60fb      	str	r3, [r7, #12]
 8002a48:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002a4a:	4b13      	ldr	r3, [pc, #76]	@ (8002a98 <HAL_ADC_MspInit+0x160>)
 8002a4c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002a4e:	4a12      	ldr	r2, [pc, #72]	@ (8002a98 <HAL_ADC_MspInit+0x160>)
 8002a50:	f043 0301 	orr.w	r3, r3, #1
 8002a54:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8002a56:	4b10      	ldr	r3, [pc, #64]	@ (8002a98 <HAL_ADC_MspInit+0x160>)
 8002a58:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002a5a:	f003 0301 	and.w	r3, r3, #1
 8002a5e:	60bb      	str	r3, [r7, #8]
 8002a60:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_6|GPIO_PIN_7;
 8002a62:	23c2      	movs	r3, #194	@ 0xc2
 8002a64:	66fb      	str	r3, [r7, #108]	@ 0x6c
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8002a66:	2303      	movs	r3, #3
 8002a68:	673b      	str	r3, [r7, #112]	@ 0x70
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002a6a:	2300      	movs	r3, #0
 8002a6c:	677b      	str	r3, [r7, #116]	@ 0x74
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002a6e:	f107 036c 	add.w	r3, r7, #108	@ 0x6c
 8002a72:	4619      	mov	r1, r3
 8002a74:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8002a78:	f003 ffe2 	bl	8006a40 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(ADC1_2_IRQn, 0, 0);
 8002a7c:	2200      	movs	r2, #0
 8002a7e:	2100      	movs	r1, #0
 8002a80:	2012      	movs	r0, #18
 8002a82:	f002 fe3c 	bl	80056fe <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC1_2_IRQn);
 8002a86:	2012      	movs	r0, #18
 8002a88:	f002 fe53 	bl	8005732 <HAL_NVIC_EnableIRQ>
}
 8002a8c:	bf00      	nop
 8002a8e:	3780      	adds	r7, #128	@ 0x80
 8002a90:	46bd      	mov	sp, r7
 8002a92:	bd80      	pop	{r7, pc}
 8002a94:	20000404 	.word	0x20000404
 8002a98:	40021000 	.word	0x40021000
 8002a9c:	50000100 	.word	0x50000100

08002aa0 <HAL_CORDIC_MspInit>:
* This function configures the hardware resources used in this example
* @param hcordic: CORDIC handle pointer
* @retval None
*/
void HAL_CORDIC_MspInit(CORDIC_HandleTypeDef* hcordic)
{
 8002aa0:	b480      	push	{r7}
 8002aa2:	b085      	sub	sp, #20
 8002aa4:	af00      	add	r7, sp, #0
 8002aa6:	6078      	str	r0, [r7, #4]
  if(hcordic->Instance==CORDIC)
 8002aa8:	687b      	ldr	r3, [r7, #4]
 8002aaa:	681b      	ldr	r3, [r3, #0]
 8002aac:	4a0a      	ldr	r2, [pc, #40]	@ (8002ad8 <HAL_CORDIC_MspInit+0x38>)
 8002aae:	4293      	cmp	r3, r2
 8002ab0:	d10b      	bne.n	8002aca <HAL_CORDIC_MspInit+0x2a>
  {
  /* USER CODE BEGIN CORDIC_MspInit 0 */

  /* USER CODE END CORDIC_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_CORDIC_CLK_ENABLE();
 8002ab2:	4b0a      	ldr	r3, [pc, #40]	@ (8002adc <HAL_CORDIC_MspInit+0x3c>)
 8002ab4:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002ab6:	4a09      	ldr	r2, [pc, #36]	@ (8002adc <HAL_CORDIC_MspInit+0x3c>)
 8002ab8:	f043 0308 	orr.w	r3, r3, #8
 8002abc:	6493      	str	r3, [r2, #72]	@ 0x48
 8002abe:	4b07      	ldr	r3, [pc, #28]	@ (8002adc <HAL_CORDIC_MspInit+0x3c>)
 8002ac0:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002ac2:	f003 0308 	and.w	r3, r3, #8
 8002ac6:	60fb      	str	r3, [r7, #12]
 8002ac8:	68fb      	ldr	r3, [r7, #12]

  /* USER CODE END CORDIC_MspInit 1 */

  }

}
 8002aca:	bf00      	nop
 8002acc:	3714      	adds	r7, #20
 8002ace:	46bd      	mov	sp, r7
 8002ad0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ad4:	4770      	bx	lr
 8002ad6:	bf00      	nop
 8002ad8:	40020c00 	.word	0x40020c00
 8002adc:	40021000 	.word	0x40021000

08002ae0 <HAL_FDCAN_MspInit>:
* This function configures the hardware resources used in this example
* @param hfdcan: FDCAN handle pointer
* @retval None
*/
void HAL_FDCAN_MspInit(FDCAN_HandleTypeDef* hfdcan)
{
 8002ae0:	b580      	push	{r7, lr}
 8002ae2:	b09e      	sub	sp, #120	@ 0x78
 8002ae4:	af00      	add	r7, sp, #0
 8002ae6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002ae8:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 8002aec:	2200      	movs	r2, #0
 8002aee:	601a      	str	r2, [r3, #0]
 8002af0:	605a      	str	r2, [r3, #4]
 8002af2:	609a      	str	r2, [r3, #8]
 8002af4:	60da      	str	r2, [r3, #12]
 8002af6:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8002af8:	f107 0310 	add.w	r3, r7, #16
 8002afc:	2254      	movs	r2, #84	@ 0x54
 8002afe:	2100      	movs	r1, #0
 8002b00:	4618      	mov	r0, r3
 8002b02:	f008 fabb 	bl	800b07c <memset>
  if(hfdcan->Instance==FDCAN1)
 8002b06:	687b      	ldr	r3, [r7, #4]
 8002b08:	681b      	ldr	r3, [r3, #0]
 8002b0a:	4a2d      	ldr	r2, [pc, #180]	@ (8002bc0 <HAL_FDCAN_MspInit+0xe0>)
 8002b0c:	4293      	cmp	r3, r2
 8002b0e:	d153      	bne.n	8002bb8 <HAL_FDCAN_MspInit+0xd8>

  /* USER CODE END FDCAN1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_FDCAN;
 8002b10:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8002b14:	613b      	str	r3, [r7, #16]
    PeriphClkInit.FdcanClockSelection = RCC_FDCANCLKSOURCE_PCLK1;
 8002b16:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8002b1a:	64bb      	str	r3, [r7, #72]	@ 0x48
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8002b1c:	f107 0310 	add.w	r3, r7, #16
 8002b20:	4618      	mov	r0, r3
 8002b22:	f006 fed3 	bl	80098cc <HAL_RCCEx_PeriphCLKConfig>
 8002b26:	4603      	mov	r3, r0
 8002b28:	2b00      	cmp	r3, #0
 8002b2a:	d001      	beq.n	8002b30 <HAL_FDCAN_MspInit+0x50>
    {
      Error_Handler();
 8002b2c:	f7ff fae2 	bl	80020f4 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_FDCAN_CLK_ENABLE();
 8002b30:	4b24      	ldr	r3, [pc, #144]	@ (8002bc4 <HAL_FDCAN_MspInit+0xe4>)
 8002b32:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002b34:	4a23      	ldr	r2, [pc, #140]	@ (8002bc4 <HAL_FDCAN_MspInit+0xe4>)
 8002b36:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8002b3a:	6593      	str	r3, [r2, #88]	@ 0x58
 8002b3c:	4b21      	ldr	r3, [pc, #132]	@ (8002bc4 <HAL_FDCAN_MspInit+0xe4>)
 8002b3e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002b40:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002b44:	60fb      	str	r3, [r7, #12]
 8002b46:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002b48:	4b1e      	ldr	r3, [pc, #120]	@ (8002bc4 <HAL_FDCAN_MspInit+0xe4>)
 8002b4a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002b4c:	4a1d      	ldr	r2, [pc, #116]	@ (8002bc4 <HAL_FDCAN_MspInit+0xe4>)
 8002b4e:	f043 0301 	orr.w	r3, r3, #1
 8002b52:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8002b54:	4b1b      	ldr	r3, [pc, #108]	@ (8002bc4 <HAL_FDCAN_MspInit+0xe4>)
 8002b56:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002b58:	f003 0301 	and.w	r3, r3, #1
 8002b5c:	60bb      	str	r3, [r7, #8]
 8002b5e:	68bb      	ldr	r3, [r7, #8]
    /**FDCAN1 GPIO Configuration
    PA11     ------> FDCAN1_RX
    PA12     ------> FDCAN1_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_11;
 8002b60:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8002b64:	667b      	str	r3, [r7, #100]	@ 0x64
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002b66:	2302      	movs	r3, #2
 8002b68:	66bb      	str	r3, [r7, #104]	@ 0x68
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8002b6a:	2301      	movs	r3, #1
 8002b6c:	66fb      	str	r3, [r7, #108]	@ 0x6c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002b6e:	2303      	movs	r3, #3
 8002b70:	673b      	str	r3, [r7, #112]	@ 0x70
    GPIO_InitStruct.Alternate = GPIO_AF9_FDCAN1;
 8002b72:	2309      	movs	r3, #9
 8002b74:	677b      	str	r3, [r7, #116]	@ 0x74
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002b76:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 8002b7a:	4619      	mov	r1, r3
 8002b7c:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8002b80:	f003 ff5e 	bl	8006a40 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_12;
 8002b84:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8002b88:	667b      	str	r3, [r7, #100]	@ 0x64
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002b8a:	2302      	movs	r3, #2
 8002b8c:	66bb      	str	r3, [r7, #104]	@ 0x68
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002b8e:	2300      	movs	r3, #0
 8002b90:	66fb      	str	r3, [r7, #108]	@ 0x6c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002b92:	2303      	movs	r3, #3
 8002b94:	673b      	str	r3, [r7, #112]	@ 0x70
    GPIO_InitStruct.Alternate = GPIO_AF9_FDCAN1;
 8002b96:	2309      	movs	r3, #9
 8002b98:	677b      	str	r3, [r7, #116]	@ 0x74
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002b9a:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 8002b9e:	4619      	mov	r1, r3
 8002ba0:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8002ba4:	f003 ff4c 	bl	8006a40 <HAL_GPIO_Init>

    /* FDCAN1 interrupt Init */
    HAL_NVIC_SetPriority(FDCAN1_IT0_IRQn, 0, 0);
 8002ba8:	2200      	movs	r2, #0
 8002baa:	2100      	movs	r1, #0
 8002bac:	2015      	movs	r0, #21
 8002bae:	f002 fda6 	bl	80056fe <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(FDCAN1_IT0_IRQn);
 8002bb2:	2015      	movs	r0, #21
 8002bb4:	f002 fdbd 	bl	8005732 <HAL_NVIC_EnableIRQ>

  /* USER CODE END FDCAN1_MspInit 1 */

  }

}
 8002bb8:	bf00      	nop
 8002bba:	3778      	adds	r7, #120	@ 0x78
 8002bbc:	46bd      	mov	sp, r7
 8002bbe:	bd80      	pop	{r7, pc}
 8002bc0:	40006400 	.word	0x40006400
 8002bc4:	40021000 	.word	0x40021000

08002bc8 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8002bc8:	b580      	push	{r7, lr}
 8002bca:	b0a0      	sub	sp, #128	@ 0x80
 8002bcc:	af00      	add	r7, sp, #0
 8002bce:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002bd0:	f107 036c 	add.w	r3, r7, #108	@ 0x6c
 8002bd4:	2200      	movs	r2, #0
 8002bd6:	601a      	str	r2, [r3, #0]
 8002bd8:	605a      	str	r2, [r3, #4]
 8002bda:	609a      	str	r2, [r3, #8]
 8002bdc:	60da      	str	r2, [r3, #12]
 8002bde:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8002be0:	f107 0318 	add.w	r3, r7, #24
 8002be4:	2254      	movs	r2, #84	@ 0x54
 8002be6:	2100      	movs	r1, #0
 8002be8:	4618      	mov	r0, r3
 8002bea:	f008 fa47 	bl	800b07c <memset>
  if(hi2c->Instance==I2C1)
 8002bee:	687b      	ldr	r3, [r7, #4]
 8002bf0:	681b      	ldr	r3, [r3, #0]
 8002bf2:	4a5f      	ldr	r2, [pc, #380]	@ (8002d70 <HAL_I2C_MspInit+0x1a8>)
 8002bf4:	4293      	cmp	r3, r2
 8002bf6:	f040 80b6 	bne.w	8002d66 <HAL_I2C_MspInit+0x19e>

  /* USER CODE END I2C1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 8002bfa:	2340      	movs	r3, #64	@ 0x40
 8002bfc:	61bb      	str	r3, [r7, #24]
    PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 8002bfe:	2300      	movs	r3, #0
 8002c00:	637b      	str	r3, [r7, #52]	@ 0x34
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8002c02:	f107 0318 	add.w	r3, r7, #24
 8002c06:	4618      	mov	r0, r3
 8002c08:	f006 fe60 	bl	80098cc <HAL_RCCEx_PeriphCLKConfig>
 8002c0c:	4603      	mov	r3, r0
 8002c0e:	2b00      	cmp	r3, #0
 8002c10:	d001      	beq.n	8002c16 <HAL_I2C_MspInit+0x4e>
    {
      Error_Handler();
 8002c12:	f7ff fa6f 	bl	80020f4 <Error_Handler>
    }

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002c16:	4b57      	ldr	r3, [pc, #348]	@ (8002d74 <HAL_I2C_MspInit+0x1ac>)
 8002c18:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002c1a:	4a56      	ldr	r2, [pc, #344]	@ (8002d74 <HAL_I2C_MspInit+0x1ac>)
 8002c1c:	f043 0301 	orr.w	r3, r3, #1
 8002c20:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8002c22:	4b54      	ldr	r3, [pc, #336]	@ (8002d74 <HAL_I2C_MspInit+0x1ac>)
 8002c24:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002c26:	f003 0301 	and.w	r3, r3, #1
 8002c2a:	617b      	str	r3, [r7, #20]
 8002c2c:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002c2e:	4b51      	ldr	r3, [pc, #324]	@ (8002d74 <HAL_I2C_MspInit+0x1ac>)
 8002c30:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002c32:	4a50      	ldr	r2, [pc, #320]	@ (8002d74 <HAL_I2C_MspInit+0x1ac>)
 8002c34:	f043 0302 	orr.w	r3, r3, #2
 8002c38:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8002c3a:	4b4e      	ldr	r3, [pc, #312]	@ (8002d74 <HAL_I2C_MspInit+0x1ac>)
 8002c3c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002c3e:	f003 0302 	and.w	r3, r3, #2
 8002c42:	613b      	str	r3, [r7, #16]
 8002c44:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PA15     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_15;
 8002c46:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8002c4a:	66fb      	str	r3, [r7, #108]	@ 0x6c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8002c4c:	2312      	movs	r3, #18
 8002c4e:	673b      	str	r3, [r7, #112]	@ 0x70
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002c50:	2300      	movs	r3, #0
 8002c52:	677b      	str	r3, [r7, #116]	@ 0x74
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002c54:	2300      	movs	r3, #0
 8002c56:	67bb      	str	r3, [r7, #120]	@ 0x78
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8002c58:	2304      	movs	r3, #4
 8002c5a:	67fb      	str	r3, [r7, #124]	@ 0x7c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002c5c:	f107 036c 	add.w	r3, r7, #108	@ 0x6c
 8002c60:	4619      	mov	r1, r3
 8002c62:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8002c66:	f003 feeb 	bl	8006a40 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_7;
 8002c6a:	2380      	movs	r3, #128	@ 0x80
 8002c6c:	66fb      	str	r3, [r7, #108]	@ 0x6c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8002c6e:	2312      	movs	r3, #18
 8002c70:	673b      	str	r3, [r7, #112]	@ 0x70
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002c72:	2300      	movs	r3, #0
 8002c74:	677b      	str	r3, [r7, #116]	@ 0x74
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002c76:	2300      	movs	r3, #0
 8002c78:	67bb      	str	r3, [r7, #120]	@ 0x78
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8002c7a:	2304      	movs	r3, #4
 8002c7c:	67fb      	str	r3, [r7, #124]	@ 0x7c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002c7e:	f107 036c 	add.w	r3, r7, #108	@ 0x6c
 8002c82:	4619      	mov	r1, r3
 8002c84:	483c      	ldr	r0, [pc, #240]	@ (8002d78 <HAL_I2C_MspInit+0x1b0>)
 8002c86:	f003 fedb 	bl	8006a40 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8002c8a:	4b3a      	ldr	r3, [pc, #232]	@ (8002d74 <HAL_I2C_MspInit+0x1ac>)
 8002c8c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002c8e:	4a39      	ldr	r2, [pc, #228]	@ (8002d74 <HAL_I2C_MspInit+0x1ac>)
 8002c90:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8002c94:	6593      	str	r3, [r2, #88]	@ 0x58
 8002c96:	4b37      	ldr	r3, [pc, #220]	@ (8002d74 <HAL_I2C_MspInit+0x1ac>)
 8002c98:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002c9a:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002c9e:	60fb      	str	r3, [r7, #12]
 8002ca0:	68fb      	ldr	r3, [r7, #12]

    /* I2C1 DMA Init */
    /* I2C1_RX Init */
    hdma_i2c1_rx.Instance = DMA1_Channel1;
 8002ca2:	4b36      	ldr	r3, [pc, #216]	@ (8002d7c <HAL_I2C_MspInit+0x1b4>)
 8002ca4:	4a36      	ldr	r2, [pc, #216]	@ (8002d80 <HAL_I2C_MspInit+0x1b8>)
 8002ca6:	601a      	str	r2, [r3, #0]
    hdma_i2c1_rx.Init.Request = DMA_REQUEST_I2C1_RX;
 8002ca8:	4b34      	ldr	r3, [pc, #208]	@ (8002d7c <HAL_I2C_MspInit+0x1b4>)
 8002caa:	2210      	movs	r2, #16
 8002cac:	605a      	str	r2, [r3, #4]
    hdma_i2c1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8002cae:	4b33      	ldr	r3, [pc, #204]	@ (8002d7c <HAL_I2C_MspInit+0x1b4>)
 8002cb0:	2200      	movs	r2, #0
 8002cb2:	609a      	str	r2, [r3, #8]
    hdma_i2c1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8002cb4:	4b31      	ldr	r3, [pc, #196]	@ (8002d7c <HAL_I2C_MspInit+0x1b4>)
 8002cb6:	2200      	movs	r2, #0
 8002cb8:	60da      	str	r2, [r3, #12]
    hdma_i2c1_rx.Init.MemInc = DMA_MINC_ENABLE;
 8002cba:	4b30      	ldr	r3, [pc, #192]	@ (8002d7c <HAL_I2C_MspInit+0x1b4>)
 8002cbc:	2280      	movs	r2, #128	@ 0x80
 8002cbe:	611a      	str	r2, [r3, #16]
    hdma_i2c1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8002cc0:	4b2e      	ldr	r3, [pc, #184]	@ (8002d7c <HAL_I2C_MspInit+0x1b4>)
 8002cc2:	2200      	movs	r2, #0
 8002cc4:	615a      	str	r2, [r3, #20]
    hdma_i2c1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8002cc6:	4b2d      	ldr	r3, [pc, #180]	@ (8002d7c <HAL_I2C_MspInit+0x1b4>)
 8002cc8:	2200      	movs	r2, #0
 8002cca:	619a      	str	r2, [r3, #24]
    hdma_i2c1_rx.Init.Mode = DMA_NORMAL;
 8002ccc:	4b2b      	ldr	r3, [pc, #172]	@ (8002d7c <HAL_I2C_MspInit+0x1b4>)
 8002cce:	2200      	movs	r2, #0
 8002cd0:	61da      	str	r2, [r3, #28]
    hdma_i2c1_rx.Init.Priority = DMA_PRIORITY_LOW;
 8002cd2:	4b2a      	ldr	r3, [pc, #168]	@ (8002d7c <HAL_I2C_MspInit+0x1b4>)
 8002cd4:	2200      	movs	r2, #0
 8002cd6:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_i2c1_rx) != HAL_OK)
 8002cd8:	4828      	ldr	r0, [pc, #160]	@ (8002d7c <HAL_I2C_MspInit+0x1b4>)
 8002cda:	f002 fd45 	bl	8005768 <HAL_DMA_Init>
 8002cde:	4603      	mov	r3, r0
 8002ce0:	2b00      	cmp	r3, #0
 8002ce2:	d001      	beq.n	8002ce8 <HAL_I2C_MspInit+0x120>
    {
      Error_Handler();
 8002ce4:	f7ff fa06 	bl	80020f4 <Error_Handler>
    }

    __HAL_LINKDMA(hi2c,hdmarx,hdma_i2c1_rx);
 8002ce8:	687b      	ldr	r3, [r7, #4]
 8002cea:	4a24      	ldr	r2, [pc, #144]	@ (8002d7c <HAL_I2C_MspInit+0x1b4>)
 8002cec:	63da      	str	r2, [r3, #60]	@ 0x3c
 8002cee:	4a23      	ldr	r2, [pc, #140]	@ (8002d7c <HAL_I2C_MspInit+0x1b4>)
 8002cf0:	687b      	ldr	r3, [r7, #4]
 8002cf2:	6293      	str	r3, [r2, #40]	@ 0x28

    /* I2C1_TX Init */
    hdma_i2c1_tx.Instance = DMA1_Channel2;
 8002cf4:	4b23      	ldr	r3, [pc, #140]	@ (8002d84 <HAL_I2C_MspInit+0x1bc>)
 8002cf6:	4a24      	ldr	r2, [pc, #144]	@ (8002d88 <HAL_I2C_MspInit+0x1c0>)
 8002cf8:	601a      	str	r2, [r3, #0]
    hdma_i2c1_tx.Init.Request = DMA_REQUEST_I2C1_TX;
 8002cfa:	4b22      	ldr	r3, [pc, #136]	@ (8002d84 <HAL_I2C_MspInit+0x1bc>)
 8002cfc:	2211      	movs	r2, #17
 8002cfe:	605a      	str	r2, [r3, #4]
    hdma_i2c1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8002d00:	4b20      	ldr	r3, [pc, #128]	@ (8002d84 <HAL_I2C_MspInit+0x1bc>)
 8002d02:	2210      	movs	r2, #16
 8002d04:	609a      	str	r2, [r3, #8]
    hdma_i2c1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8002d06:	4b1f      	ldr	r3, [pc, #124]	@ (8002d84 <HAL_I2C_MspInit+0x1bc>)
 8002d08:	2200      	movs	r2, #0
 8002d0a:	60da      	str	r2, [r3, #12]
    hdma_i2c1_tx.Init.MemInc = DMA_MINC_ENABLE;
 8002d0c:	4b1d      	ldr	r3, [pc, #116]	@ (8002d84 <HAL_I2C_MspInit+0x1bc>)
 8002d0e:	2280      	movs	r2, #128	@ 0x80
 8002d10:	611a      	str	r2, [r3, #16]
    hdma_i2c1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8002d12:	4b1c      	ldr	r3, [pc, #112]	@ (8002d84 <HAL_I2C_MspInit+0x1bc>)
 8002d14:	2200      	movs	r2, #0
 8002d16:	615a      	str	r2, [r3, #20]
    hdma_i2c1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8002d18:	4b1a      	ldr	r3, [pc, #104]	@ (8002d84 <HAL_I2C_MspInit+0x1bc>)
 8002d1a:	2200      	movs	r2, #0
 8002d1c:	619a      	str	r2, [r3, #24]
    hdma_i2c1_tx.Init.Mode = DMA_NORMAL;
 8002d1e:	4b19      	ldr	r3, [pc, #100]	@ (8002d84 <HAL_I2C_MspInit+0x1bc>)
 8002d20:	2200      	movs	r2, #0
 8002d22:	61da      	str	r2, [r3, #28]
    hdma_i2c1_tx.Init.Priority = DMA_PRIORITY_LOW;
 8002d24:	4b17      	ldr	r3, [pc, #92]	@ (8002d84 <HAL_I2C_MspInit+0x1bc>)
 8002d26:	2200      	movs	r2, #0
 8002d28:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_i2c1_tx) != HAL_OK)
 8002d2a:	4816      	ldr	r0, [pc, #88]	@ (8002d84 <HAL_I2C_MspInit+0x1bc>)
 8002d2c:	f002 fd1c 	bl	8005768 <HAL_DMA_Init>
 8002d30:	4603      	mov	r3, r0
 8002d32:	2b00      	cmp	r3, #0
 8002d34:	d001      	beq.n	8002d3a <HAL_I2C_MspInit+0x172>
    {
      Error_Handler();
 8002d36:	f7ff f9dd 	bl	80020f4 <Error_Handler>
    }

    __HAL_LINKDMA(hi2c,hdmatx,hdma_i2c1_tx);
 8002d3a:	687b      	ldr	r3, [r7, #4]
 8002d3c:	4a11      	ldr	r2, [pc, #68]	@ (8002d84 <HAL_I2C_MspInit+0x1bc>)
 8002d3e:	639a      	str	r2, [r3, #56]	@ 0x38
 8002d40:	4a10      	ldr	r2, [pc, #64]	@ (8002d84 <HAL_I2C_MspInit+0x1bc>)
 8002d42:	687b      	ldr	r3, [r7, #4]
 8002d44:	6293      	str	r3, [r2, #40]	@ 0x28

    /* I2C1 interrupt Init */
    HAL_NVIC_SetPriority(I2C1_EV_IRQn, 0, 0);
 8002d46:	2200      	movs	r2, #0
 8002d48:	2100      	movs	r1, #0
 8002d4a:	201f      	movs	r0, #31
 8002d4c:	f002 fcd7 	bl	80056fe <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C1_EV_IRQn);
 8002d50:	201f      	movs	r0, #31
 8002d52:	f002 fcee 	bl	8005732 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(I2C1_ER_IRQn, 0, 0);
 8002d56:	2200      	movs	r2, #0
 8002d58:	2100      	movs	r1, #0
 8002d5a:	2020      	movs	r0, #32
 8002d5c:	f002 fccf 	bl	80056fe <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C1_ER_IRQn);
 8002d60:	2020      	movs	r0, #32
 8002d62:	f002 fce6 	bl	8005732 <HAL_NVIC_EnableIRQ>

  /* USER CODE END I2C1_MspInit 1 */

  }

}
 8002d66:	bf00      	nop
 8002d68:	3780      	adds	r7, #128	@ 0x80
 8002d6a:	46bd      	mov	sp, r7
 8002d6c:	bd80      	pop	{r7, pc}
 8002d6e:	bf00      	nop
 8002d70:	40005400 	.word	0x40005400
 8002d74:	40021000 	.word	0x40021000
 8002d78:	48000400 	.word	0x48000400
 8002d7c:	20000244 	.word	0x20000244
 8002d80:	40020008 	.word	0x40020008
 8002d84:	200002a4 	.word	0x200002a4
 8002d88:	4002001c 	.word	0x4002001c

08002d8c <HAL_TIM_PWM_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_pwm: TIM_PWM handle pointer
* @retval None
*/
void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* htim_pwm)
{
 8002d8c:	b480      	push	{r7}
 8002d8e:	b085      	sub	sp, #20
 8002d90:	af00      	add	r7, sp, #0
 8002d92:	6078      	str	r0, [r7, #4]
  if(htim_pwm->Instance==TIM1)
 8002d94:	687b      	ldr	r3, [r7, #4]
 8002d96:	681b      	ldr	r3, [r3, #0]
 8002d98:	4a0a      	ldr	r2, [pc, #40]	@ (8002dc4 <HAL_TIM_PWM_MspInit+0x38>)
 8002d9a:	4293      	cmp	r3, r2
 8002d9c:	d10b      	bne.n	8002db6 <HAL_TIM_PWM_MspInit+0x2a>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8002d9e:	4b0a      	ldr	r3, [pc, #40]	@ (8002dc8 <HAL_TIM_PWM_MspInit+0x3c>)
 8002da0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002da2:	4a09      	ldr	r2, [pc, #36]	@ (8002dc8 <HAL_TIM_PWM_MspInit+0x3c>)
 8002da4:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8002da8:	6613      	str	r3, [r2, #96]	@ 0x60
 8002daa:	4b07      	ldr	r3, [pc, #28]	@ (8002dc8 <HAL_TIM_PWM_MspInit+0x3c>)
 8002dac:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002dae:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8002db2:	60fb      	str	r3, [r7, #12]
 8002db4:	68fb      	ldr	r3, [r7, #12]

  /* USER CODE END TIM1_MspInit 1 */

  }

}
 8002db6:	bf00      	nop
 8002db8:	3714      	adds	r7, #20
 8002dba:	46bd      	mov	sp, r7
 8002dbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002dc0:	4770      	bx	lr
 8002dc2:	bf00      	nop
 8002dc4:	40012c00 	.word	0x40012c00
 8002dc8:	40021000 	.word	0x40021000

08002dcc <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8002dcc:	b580      	push	{r7, lr}
 8002dce:	b08a      	sub	sp, #40	@ 0x28
 8002dd0:	af00      	add	r7, sp, #0
 8002dd2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002dd4:	f107 0314 	add.w	r3, r7, #20
 8002dd8:	2200      	movs	r2, #0
 8002dda:	601a      	str	r2, [r3, #0]
 8002ddc:	605a      	str	r2, [r3, #4]
 8002dde:	609a      	str	r2, [r3, #8]
 8002de0:	60da      	str	r2, [r3, #12]
 8002de2:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM1)
 8002de4:	687b      	ldr	r3, [r7, #4]
 8002de6:	681b      	ldr	r3, [r3, #0]
 8002de8:	4a1f      	ldr	r2, [pc, #124]	@ (8002e68 <HAL_TIM_MspPostInit+0x9c>)
 8002dea:	4293      	cmp	r3, r2
 8002dec:	d138      	bne.n	8002e60 <HAL_TIM_MspPostInit+0x94>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8002dee:	4b1f      	ldr	r3, [pc, #124]	@ (8002e6c <HAL_TIM_MspPostInit+0xa0>)
 8002df0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002df2:	4a1e      	ldr	r2, [pc, #120]	@ (8002e6c <HAL_TIM_MspPostInit+0xa0>)
 8002df4:	f043 0304 	orr.w	r3, r3, #4
 8002df8:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8002dfa:	4b1c      	ldr	r3, [pc, #112]	@ (8002e6c <HAL_TIM_MspPostInit+0xa0>)
 8002dfc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002dfe:	f003 0304 	and.w	r3, r3, #4
 8002e02:	613b      	str	r3, [r7, #16]
 8002e04:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002e06:	4b19      	ldr	r3, [pc, #100]	@ (8002e6c <HAL_TIM_MspPostInit+0xa0>)
 8002e08:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002e0a:	4a18      	ldr	r2, [pc, #96]	@ (8002e6c <HAL_TIM_MspPostInit+0xa0>)
 8002e0c:	f043 0302 	orr.w	r3, r3, #2
 8002e10:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8002e12:	4b16      	ldr	r3, [pc, #88]	@ (8002e6c <HAL_TIM_MspPostInit+0xa0>)
 8002e14:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002e16:	f003 0302 	and.w	r3, r3, #2
 8002e1a:	60fb      	str	r3, [r7, #12]
 8002e1c:	68fb      	ldr	r3, [r7, #12]
    PC2     ------> TIM1_CH3
    PB0     ------> TIM1_CH2N
    PB1     ------> TIM1_CH3N
    PB13     ------> TIM1_CH1N
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2;
 8002e1e:	2307      	movs	r3, #7
 8002e20:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002e22:	2302      	movs	r3, #2
 8002e24:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002e26:	2300      	movs	r3, #0
 8002e28:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002e2a:	2300      	movs	r3, #0
 8002e2c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM1;
 8002e2e:	2302      	movs	r3, #2
 8002e30:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002e32:	f107 0314 	add.w	r3, r7, #20
 8002e36:	4619      	mov	r1, r3
 8002e38:	480d      	ldr	r0, [pc, #52]	@ (8002e70 <HAL_TIM_MspPostInit+0xa4>)
 8002e3a:	f003 fe01 	bl	8006a40 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_13;
 8002e3e:	f242 0303 	movw	r3, #8195	@ 0x2003
 8002e42:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002e44:	2302      	movs	r3, #2
 8002e46:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002e48:	2300      	movs	r3, #0
 8002e4a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002e4c:	2300      	movs	r3, #0
 8002e4e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF6_TIM1;
 8002e50:	2306      	movs	r3, #6
 8002e52:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002e54:	f107 0314 	add.w	r3, r7, #20
 8002e58:	4619      	mov	r1, r3
 8002e5a:	4806      	ldr	r0, [pc, #24]	@ (8002e74 <HAL_TIM_MspPostInit+0xa8>)
 8002e5c:	f003 fdf0 	bl	8006a40 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM1_MspPostInit 1 */

  /* USER CODE END TIM1_MspPostInit 1 */
  }

}
 8002e60:	bf00      	nop
 8002e62:	3728      	adds	r7, #40	@ 0x28
 8002e64:	46bd      	mov	sp, r7
 8002e66:	bd80      	pop	{r7, pc}
 8002e68:	40012c00 	.word	0x40012c00
 8002e6c:	40021000 	.word	0x40021000
 8002e70:	48000800 	.word	0x48000800
 8002e74:	48000400 	.word	0x48000400

08002e78 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002e78:	b480      	push	{r7}
 8002e7a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8002e7c:	bf00      	nop
 8002e7e:	e7fd      	b.n	8002e7c <NMI_Handler+0x4>

08002e80 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002e80:	b480      	push	{r7}
 8002e82:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002e84:	bf00      	nop
 8002e86:	e7fd      	b.n	8002e84 <HardFault_Handler+0x4>

08002e88 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002e88:	b480      	push	{r7}
 8002e8a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002e8c:	bf00      	nop
 8002e8e:	e7fd      	b.n	8002e8c <MemManage_Handler+0x4>

08002e90 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002e90:	b480      	push	{r7}
 8002e92:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002e94:	bf00      	nop
 8002e96:	e7fd      	b.n	8002e94 <BusFault_Handler+0x4>

08002e98 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002e98:	b480      	push	{r7}
 8002e9a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002e9c:	bf00      	nop
 8002e9e:	e7fd      	b.n	8002e9c <UsageFault_Handler+0x4>

08002ea0 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8002ea0:	b480      	push	{r7}
 8002ea2:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8002ea4:	bf00      	nop
 8002ea6:	46bd      	mov	sp, r7
 8002ea8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002eac:	4770      	bx	lr

08002eae <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002eae:	b480      	push	{r7}
 8002eb0:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002eb2:	bf00      	nop
 8002eb4:	46bd      	mov	sp, r7
 8002eb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002eba:	4770      	bx	lr

08002ebc <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8002ebc:	b480      	push	{r7}
 8002ebe:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8002ec0:	bf00      	nop
 8002ec2:	46bd      	mov	sp, r7
 8002ec4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ec8:	4770      	bx	lr

08002eca <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8002eca:	b580      	push	{r7, lr}
 8002ecc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8002ece:	f000 fa35 	bl	800333c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8002ed2:	bf00      	nop
 8002ed4:	bd80      	pop	{r7, pc}
	...

08002ed8 <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel1 global interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 8002ed8:	b580      	push	{r7, lr}
 8002eda:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_i2c1_rx);
 8002edc:	4802      	ldr	r0, [pc, #8]	@ (8002ee8 <DMA1_Channel1_IRQHandler+0x10>)
 8002ede:	f002 fdcd 	bl	8005a7c <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 8002ee2:	bf00      	nop
 8002ee4:	bd80      	pop	{r7, pc}
 8002ee6:	bf00      	nop
 8002ee8:	20000244 	.word	0x20000244

08002eec <DMA1_Channel2_IRQHandler>:

/**
  * @brief This function handles DMA1 channel2 global interrupt.
  */
void DMA1_Channel2_IRQHandler(void)
{
 8002eec:	b580      	push	{r7, lr}
 8002eee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel2_IRQn 0 */

  /* USER CODE END DMA1_Channel2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_i2c1_tx);
 8002ef0:	4802      	ldr	r0, [pc, #8]	@ (8002efc <DMA1_Channel2_IRQHandler+0x10>)
 8002ef2:	f002 fdc3 	bl	8005a7c <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel2_IRQn 1 */

  /* USER CODE END DMA1_Channel2_IRQn 1 */
}
 8002ef6:	bf00      	nop
 8002ef8:	bd80      	pop	{r7, pc}
 8002efa:	bf00      	nop
 8002efc:	200002a4 	.word	0x200002a4

08002f00 <ADC1_2_IRQHandler>:

/**
  * @brief This function handles ADC1 and ADC2 global interrupt.
  */
void ADC1_2_IRQHandler(void)
{
 8002f00:	b580      	push	{r7, lr}
 8002f02:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN ADC1_2_IRQn 0 */

  /* USER CODE END ADC1_2_IRQn 0 */
  HAL_ADC_IRQHandler(&hadc1);
 8002f04:	4803      	ldr	r0, [pc, #12]	@ (8002f14 <ADC1_2_IRQHandler+0x14>)
 8002f06:	f000 fe11 	bl	8003b2c <HAL_ADC_IRQHandler>
  HAL_ADC_IRQHandler(&hadc2);
 8002f0a:	4803      	ldr	r0, [pc, #12]	@ (8002f18 <ADC1_2_IRQHandler+0x18>)
 8002f0c:	f000 fe0e 	bl	8003b2c <HAL_ADC_IRQHandler>
  /* USER CODE BEGIN ADC1_2_IRQn 1 */

  /* USER CODE END ADC1_2_IRQn 1 */
}
 8002f10:	bf00      	nop
 8002f12:	bd80      	pop	{r7, pc}
 8002f14:	2000008c 	.word	0x2000008c
 8002f18:	200000f8 	.word	0x200000f8

08002f1c <FDCAN1_IT0_IRQHandler>:

/**
  * @brief This function handles FDCAN1 interrupt 0.
  */
void FDCAN1_IT0_IRQHandler(void)
{
 8002f1c:	b580      	push	{r7, lr}
 8002f1e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN FDCAN1_IT0_IRQn 0 */

  /* USER CODE END FDCAN1_IT0_IRQn 0 */
  HAL_FDCAN_IRQHandler(&hfdcan1);
 8002f20:	4802      	ldr	r0, [pc, #8]	@ (8002f2c <FDCAN1_IT0_IRQHandler+0x10>)
 8002f22:	f003 fb17 	bl	8006554 <HAL_FDCAN_IRQHandler>
  /* USER CODE BEGIN FDCAN1_IT0_IRQn 1 */

  /* USER CODE END FDCAN1_IT0_IRQn 1 */
}
 8002f26:	bf00      	nop
 8002f28:	bd80      	pop	{r7, pc}
 8002f2a:	bf00      	nop
 8002f2c:	2000018c 	.word	0x2000018c

08002f30 <I2C1_EV_IRQHandler>:

/**
  * @brief This function handles I2C1 event interrupt / I2C1 wake-up interrupt through EXTI line 23.
  */
void I2C1_EV_IRQHandler(void)
{
 8002f30:	b580      	push	{r7, lr}
 8002f32:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2C1_EV_IRQn 0 */

  /* USER CODE END I2C1_EV_IRQn 0 */
  HAL_I2C_EV_IRQHandler(&hi2c1);
 8002f34:	4802      	ldr	r0, [pc, #8]	@ (8002f40 <I2C1_EV_IRQHandler+0x10>)
 8002f36:	f004 f9df 	bl	80072f8 <HAL_I2C_EV_IRQHandler>
  /* USER CODE BEGIN I2C1_EV_IRQn 1 */

  /* USER CODE END I2C1_EV_IRQn 1 */
}
 8002f3a:	bf00      	nop
 8002f3c:	bd80      	pop	{r7, pc}
 8002f3e:	bf00      	nop
 8002f40:	200001f0 	.word	0x200001f0

08002f44 <I2C1_ER_IRQHandler>:

/**
  * @brief This function handles I2C1 error interrupt.
  */
void I2C1_ER_IRQHandler(void)
{
 8002f44:	b580      	push	{r7, lr}
 8002f46:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2C1_ER_IRQn 0 */

  /* USER CODE END I2C1_ER_IRQn 0 */
  HAL_I2C_ER_IRQHandler(&hi2c1);
 8002f48:	4802      	ldr	r0, [pc, #8]	@ (8002f54 <I2C1_ER_IRQHandler+0x10>)
 8002f4a:	f004 f9ef 	bl	800732c <HAL_I2C_ER_IRQHandler>
  /* USER CODE BEGIN I2C1_ER_IRQn 1 */

  /* USER CODE END I2C1_ER_IRQn 1 */
}
 8002f4e:	bf00      	nop
 8002f50:	bd80      	pop	{r7, pc}
 8002f52:	bf00      	nop
 8002f54:	200001f0 	.word	0x200001f0

08002f58 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 8002f58:	b580      	push	{r7, lr}
 8002f5a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(B1_Pin);
 8002f5c:	f44f 5000 	mov.w	r0, #8192	@ 0x2000
 8002f60:	f003 ff08 	bl	8006d74 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 8002f64:	bf00      	nop
 8002f66:	bd80      	pop	{r7, pc}

08002f68 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8002f68:	b480      	push	{r7}
 8002f6a:	af00      	add	r7, sp, #0
  return 1;
 8002f6c:	2301      	movs	r3, #1
}
 8002f6e:	4618      	mov	r0, r3
 8002f70:	46bd      	mov	sp, r7
 8002f72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f76:	4770      	bx	lr

08002f78 <_kill>:

int _kill(int pid, int sig)
{
 8002f78:	b580      	push	{r7, lr}
 8002f7a:	b082      	sub	sp, #8
 8002f7c:	af00      	add	r7, sp, #0
 8002f7e:	6078      	str	r0, [r7, #4]
 8002f80:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8002f82:	f008 f8d7 	bl	800b134 <__errno>
 8002f86:	4603      	mov	r3, r0
 8002f88:	2216      	movs	r2, #22
 8002f8a:	601a      	str	r2, [r3, #0]
  return -1;
 8002f8c:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002f90:	4618      	mov	r0, r3
 8002f92:	3708      	adds	r7, #8
 8002f94:	46bd      	mov	sp, r7
 8002f96:	bd80      	pop	{r7, pc}

08002f98 <_exit>:

void _exit (int status)
{
 8002f98:	b580      	push	{r7, lr}
 8002f9a:	b082      	sub	sp, #8
 8002f9c:	af00      	add	r7, sp, #0
 8002f9e:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8002fa0:	f04f 31ff 	mov.w	r1, #4294967295
 8002fa4:	6878      	ldr	r0, [r7, #4]
 8002fa6:	f7ff ffe7 	bl	8002f78 <_kill>
  while (1) {}    /* Make sure we hang here */
 8002faa:	bf00      	nop
 8002fac:	e7fd      	b.n	8002faa <_exit+0x12>
	...

08002fb0 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8002fb0:	b580      	push	{r7, lr}
 8002fb2:	b086      	sub	sp, #24
 8002fb4:	af00      	add	r7, sp, #0
 8002fb6:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002fb8:	4a14      	ldr	r2, [pc, #80]	@ (800300c <_sbrk+0x5c>)
 8002fba:	4b15      	ldr	r3, [pc, #84]	@ (8003010 <_sbrk+0x60>)
 8002fbc:	1ad3      	subs	r3, r2, r3
 8002fbe:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8002fc0:	697b      	ldr	r3, [r7, #20]
 8002fc2:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8002fc4:	4b13      	ldr	r3, [pc, #76]	@ (8003014 <_sbrk+0x64>)
 8002fc6:	681b      	ldr	r3, [r3, #0]
 8002fc8:	2b00      	cmp	r3, #0
 8002fca:	d102      	bne.n	8002fd2 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8002fcc:	4b11      	ldr	r3, [pc, #68]	@ (8003014 <_sbrk+0x64>)
 8002fce:	4a12      	ldr	r2, [pc, #72]	@ (8003018 <_sbrk+0x68>)
 8002fd0:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8002fd2:	4b10      	ldr	r3, [pc, #64]	@ (8003014 <_sbrk+0x64>)
 8002fd4:	681a      	ldr	r2, [r3, #0]
 8002fd6:	687b      	ldr	r3, [r7, #4]
 8002fd8:	4413      	add	r3, r2
 8002fda:	693a      	ldr	r2, [r7, #16]
 8002fdc:	429a      	cmp	r2, r3
 8002fde:	d207      	bcs.n	8002ff0 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8002fe0:	f008 f8a8 	bl	800b134 <__errno>
 8002fe4:	4603      	mov	r3, r0
 8002fe6:	220c      	movs	r2, #12
 8002fe8:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8002fea:	f04f 33ff 	mov.w	r3, #4294967295
 8002fee:	e009      	b.n	8003004 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8002ff0:	4b08      	ldr	r3, [pc, #32]	@ (8003014 <_sbrk+0x64>)
 8002ff2:	681b      	ldr	r3, [r3, #0]
 8002ff4:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8002ff6:	4b07      	ldr	r3, [pc, #28]	@ (8003014 <_sbrk+0x64>)
 8002ff8:	681a      	ldr	r2, [r3, #0]
 8002ffa:	687b      	ldr	r3, [r7, #4]
 8002ffc:	4413      	add	r3, r2
 8002ffe:	4a05      	ldr	r2, [pc, #20]	@ (8003014 <_sbrk+0x64>)
 8003000:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8003002:	68fb      	ldr	r3, [r7, #12]
}
 8003004:	4618      	mov	r0, r3
 8003006:	3718      	adds	r7, #24
 8003008:	46bd      	mov	sp, r7
 800300a:	bd80      	pop	{r7, pc}
 800300c:	20020000 	.word	0x20020000
 8003010:	00000400 	.word	0x00000400
 8003014:	20000408 	.word	0x20000408
 8003018:	20000560 	.word	0x20000560

0800301c <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 800301c:	b480      	push	{r7}
 800301e:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8003020:	4b06      	ldr	r3, [pc, #24]	@ (800303c <SystemInit+0x20>)
 8003022:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003026:	4a05      	ldr	r2, [pc, #20]	@ (800303c <SystemInit+0x20>)
 8003028:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 800302c:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8003030:	bf00      	nop
 8003032:	46bd      	mov	sp, r7
 8003034:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003038:	4770      	bx	lr
 800303a:	bf00      	nop
 800303c:	e000ed00 	.word	0xe000ed00

08003040 <_ZN6CanCom7getDataEv>:
  void rxFifo0Callback(uint32_t RxFifo0ITs);
  void handleRxData();
  void rxTask();
  void txTask();

  canData* getData() { return data.get(); }
 8003040:	b580      	push	{r7, lr}
 8003042:	b082      	sub	sp, #8
 8003044:	af00      	add	r7, sp, #0
 8003046:	6078      	str	r0, [r7, #4]
 8003048:	687b      	ldr	r3, [r7, #4]
 800304a:	4618      	mov	r0, r3
 800304c:	f7fe fa5e 	bl	800150c <_ZNKSt10unique_ptrIN6CanCom7canDataESt14default_deleteIS1_EE3getEv>
 8003050:	4603      	mov	r3, r0
 8003052:	4618      	mov	r0, r3
 8003054:	3708      	adds	r7, #8
 8003056:	46bd      	mov	sp, r7
 8003058:	bd80      	pop	{r7, pc}

0800305a <_ZN8UserTaskC1Ev>:

extern Ang ang;
extern OutPwm outpwm;
extern CanCom cancom;

UserTask::UserTask()
 800305a:	b480      	push	{r7}
 800305c:	b083      	sub	sp, #12
 800305e:	af00      	add	r7, sp, #0
 8003060:	6078      	str	r0, [r7, #4]
  : count(0){}
 8003062:	687b      	ldr	r3, [r7, #4]
 8003064:	2200      	movs	r2, #0
 8003066:	701a      	strb	r2, [r3, #0]
 8003068:	687b      	ldr	r3, [r7, #4]
 800306a:	2200      	movs	r2, #0
 800306c:	705a      	strb	r2, [r3, #1]
 800306e:	687b      	ldr	r3, [r7, #4]
 8003070:	2200      	movs	r2, #0
 8003072:	709a      	strb	r2, [r3, #2]
 8003074:	687b      	ldr	r3, [r7, #4]
 8003076:	4618      	mov	r0, r3
 8003078:	370c      	adds	r7, #12
 800307a:	46bd      	mov	sp, r7
 800307c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003080:	4770      	bx	lr
	...

08003084 <_ZN8UserTask10cyclicTaskEv>:


void UserTask::cyclicTask() {
 8003084:	b580      	push	{r7, lr}
 8003086:	b082      	sub	sp, #8
 8003088:	af00      	add	r7, sp, #0
 800308a:	6078      	str	r0, [r7, #4]
  static SeqID_t seqID = STEP00;

   switch (seqID) {
 800308c:	4b33      	ldr	r3, [pc, #204]	@ (800315c <_ZN8UserTask10cyclicTaskEv+0xd8>)
 800308e:	781b      	ldrb	r3, [r3, #0]
 8003090:	2b0d      	cmp	r3, #13
 8003092:	d028      	beq.n	80030e6 <_ZN8UserTask10cyclicTaskEv+0x62>
 8003094:	2b0d      	cmp	r3, #13
 8003096:	dc58      	bgt.n	800314a <_ZN8UserTask10cyclicTaskEv+0xc6>
 8003098:	2b00      	cmp	r3, #0
 800309a:	d03c      	beq.n	8003116 <_ZN8UserTask10cyclicTaskEv+0x92>
 800309c:	2b0b      	cmp	r3, #11
 800309e:	d154      	bne.n	800314a <_ZN8UserTask10cyclicTaskEv+0xc6>
    case LOOP:

      // 強制停止
      if (!servoCheck()) {
 80030a0:	6878      	ldr	r0, [r7, #4]
 80030a2:	f000 f889 	bl	80031b8 <_ZN8UserTask10servoCheckEv>
 80030a6:	4603      	mov	r3, r0
 80030a8:	f083 0301 	eor.w	r3, r3, #1
 80030ac:	b2db      	uxtb	r3, r3
 80030ae:	2b00      	cmp	r3, #0
 80030b0:	d006      	beq.n	80030c0 <_ZN8UserTask10cyclicTaskEv+0x3c>
        outpwm.Poff();
 80030b2:	482b      	ldr	r0, [pc, #172]	@ (8003160 <_ZN8UserTask10cyclicTaskEv+0xdc>)
 80030b4:	f7ff f9c0 	bl	8002438 <_ZN6OutPwm4PoffEv>
        seqID = STEP00;
 80030b8:	4b28      	ldr	r3, [pc, #160]	@ (800315c <_ZN8UserTask10cyclicTaskEv+0xd8>)
 80030ba:	2200      	movs	r2, #0
 80030bc:	701a      	strb	r2, [r3, #0]
        break;
 80030be:	e048      	b.n	8003152 <_ZN8UserTask10cyclicTaskEv+0xce>
      }

      HAL_GPIO_WritePin(GPIOA, GPIO_PIN_5, GPIO_PIN_SET);
 80030c0:	2201      	movs	r2, #1
 80030c2:	2120      	movs	r1, #32
 80030c4:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80030c8:	f003 fe3c 	bl	8006d44 <HAL_GPIO_WritePin>
      ang.getAngle();
 80030cc:	4825      	ldr	r0, [pc, #148]	@ (8003164 <_ZN8UserTask10cyclicTaskEv+0xe0>)
 80030ce:	f7fd fda3 	bl	8000c18 <_ZN3Ang8getAngleEv>
      ang.getVel();
 80030d2:	4824      	ldr	r0, [pc, #144]	@ (8003164 <_ZN8UserTask10cyclicTaskEv+0xe0>)
 80030d4:	f7fd fdf3 	bl	8000cbe <_ZN3Ang6getVelEv>
      ang.elecAngleIn();
 80030d8:	4822      	ldr	r0, [pc, #136]	@ (8003164 <_ZN8UserTask10cyclicTaskEv+0xe0>)
 80030da:	f7fd ff23 	bl	8000f24 <_ZN3Ang11elecAngleInEv>
      motorControl();
 80030de:	6878      	ldr	r0, [r7, #4]
 80030e0:	f000 f860 	bl	80031a4 <_ZN8UserTask12motorControlEv>

      break;
 80030e4:	e035      	b.n	8003152 <_ZN8UserTask10cyclicTaskEv+0xce>
    case INIT:
      // 初期化のためにエンコーダ値の初回読み取り
      if (count < 10) {
 80030e6:	687b      	ldr	r3, [r7, #4]
 80030e8:	781b      	ldrb	r3, [r3, #0]
 80030ea:	2b09      	cmp	r3, #9
 80030ec:	d809      	bhi.n	8003102 <_ZN8UserTask10cyclicTaskEv+0x7e>
        ang.getAngle();
 80030ee:	481d      	ldr	r0, [pc, #116]	@ (8003164 <_ZN8UserTask10cyclicTaskEv+0xe0>)
 80030f0:	f7fd fd92 	bl	8000c18 <_ZN3Ang8getAngleEv>
        count++;
 80030f4:	687b      	ldr	r3, [r7, #4]
 80030f6:	781b      	ldrb	r3, [r3, #0]
 80030f8:	3301      	adds	r3, #1
 80030fa:	b2da      	uxtb	r2, r3
 80030fc:	687b      	ldr	r3, [r7, #4]
 80030fe:	701a      	strb	r2, [r3, #0]
      } else {
        ang.getAngle();
        count = 0;
        seqID = STEP00;
      }
      break;
 8003100:	e027      	b.n	8003152 <_ZN8UserTask10cyclicTaskEv+0xce>
        ang.getAngle();
 8003102:	4818      	ldr	r0, [pc, #96]	@ (8003164 <_ZN8UserTask10cyclicTaskEv+0xe0>)
 8003104:	f7fd fd88 	bl	8000c18 <_ZN3Ang8getAngleEv>
        count = 0;
 8003108:	687b      	ldr	r3, [r7, #4]
 800310a:	2200      	movs	r2, #0
 800310c:	701a      	strb	r2, [r3, #0]
        seqID = STEP00;
 800310e:	4b13      	ldr	r3, [pc, #76]	@ (800315c <_ZN8UserTask10cyclicTaskEv+0xd8>)
 8003110:	2200      	movs	r2, #0
 8003112:	701a      	strb	r2, [r3, #0]
      break;
 8003114:	e01d      	b.n	8003152 <_ZN8UserTask10cyclicTaskEv+0xce>
    case STEP00:
      ang.getAngle();
 8003116:	4813      	ldr	r0, [pc, #76]	@ (8003164 <_ZN8UserTask10cyclicTaskEv+0xe0>)
 8003118:	f7fd fd7e 	bl	8000c18 <_ZN3Ang8getAngleEv>
      if (servoCheck()){
 800311c:	6878      	ldr	r0, [r7, #4]
 800311e:	f000 f84b 	bl	80031b8 <_ZN8UserTask10servoCheckEv>
 8003122:	4603      	mov	r3, r0
 8003124:	2b00      	cmp	r3, #0
 8003126:	d006      	beq.n	8003136 <_ZN8UserTask10cyclicTaskEv+0xb2>
        outpwm.Pon();
 8003128:	480d      	ldr	r0, [pc, #52]	@ (8003160 <_ZN8UserTask10cyclicTaskEv+0xdc>)
 800312a:	f7ff f973 	bl	8002414 <_ZN6OutPwm3PonEv>
        seqID = LOOP;
 800312e:	4b0b      	ldr	r3, [pc, #44]	@ (800315c <_ZN8UserTask10cyclicTaskEv+0xd8>)
 8003130:	220b      	movs	r2, #11
 8003132:	701a      	strb	r2, [r3, #0]
        break;
 8003134:	e00d      	b.n	8003152 <_ZN8UserTask10cyclicTaskEv+0xce>
      }
      HAL_GPIO_WritePin(GPIOA, GPIO_PIN_5, GPIO_PIN_RESET);
 8003136:	2200      	movs	r2, #0
 8003138:	2120      	movs	r1, #32
 800313a:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800313e:	f003 fe01 	bl	8006d44 <HAL_GPIO_WritePin>
      outpwm.Poff();
 8003142:	4807      	ldr	r0, [pc, #28]	@ (8003160 <_ZN8UserTask10cyclicTaskEv+0xdc>)
 8003144:	f7ff f978 	bl	8002438 <_ZN6OutPwm4PoffEv>
      break;
 8003148:	e003      	b.n	8003152 <_ZN8UserTask10cyclicTaskEv+0xce>

    default:
      seqID = INIT;
 800314a:	4b04      	ldr	r3, [pc, #16]	@ (800315c <_ZN8UserTask10cyclicTaskEv+0xd8>)
 800314c:	220d      	movs	r2, #13
 800314e:	701a      	strb	r2, [r3, #0]
      break;
 8003150:	bf00      	nop
    }
}
 8003152:	bf00      	nop
 8003154:	3708      	adds	r7, #8
 8003156:	46bd      	mov	sp, r7
 8003158:	bd80      	pop	{r7, pc}
 800315a:	bf00      	nop
 800315c:	2000040f 	.word	0x2000040f
 8003160:	200003ec 	.word	0x200003ec
 8003164:	200003b8 	.word	0x200003b8

08003168 <_ZN8UserTask8idleTaskEv>:

void UserTask::idleTask() {
 8003168:	b580      	push	{r7, lr}
 800316a:	b082      	sub	sp, #8
 800316c:	af00      	add	r7, sp, #0
 800316e:	6078      	str	r0, [r7, #4]
  cancom.initTxHeader(0x01, false, false);
 8003170:	2300      	movs	r3, #0
 8003172:	2200      	movs	r2, #0
 8003174:	2101      	movs	r1, #1
 8003176:	480a      	ldr	r0, [pc, #40]	@ (80031a0 <_ZN8UserTask8idleTaskEv+0x38>)
 8003178:	f7fe f895 	bl	80012a6 <_ZN6CanCom12initTxHeaderEmbb>
  cancom.rxTask();
 800317c:	4808      	ldr	r0, [pc, #32]	@ (80031a0 <_ZN8UserTask8idleTaskEv+0x38>)
 800317e:	f7fe f96e 	bl	800145e <_ZN6CanCom6rxTaskEv>
  cancom.txTask();
 8003182:	4807      	ldr	r0, [pc, #28]	@ (80031a0 <_ZN8UserTask8idleTaskEv+0x38>)
 8003184:	f7fe f988 	bl	8001498 <_ZN6CanCom6txTaskEv>
  servocheck = servoCheck();
 8003188:	6878      	ldr	r0, [r7, #4]
 800318a:	f000 f815 	bl	80031b8 <_ZN8UserTask10servoCheckEv>
 800318e:	4603      	mov	r3, r0
 8003190:	461a      	mov	r2, r3
 8003192:	687b      	ldr	r3, [r7, #4]
 8003194:	705a      	strb	r2, [r3, #1]
}
 8003196:	bf00      	nop
 8003198:	3708      	adds	r7, #8
 800319a:	46bd      	mov	sp, r7
 800319c:	bd80      	pop	{r7, pc}
 800319e:	bf00      	nop
 80031a0:	20000350 	.word	0x20000350

080031a4 <_ZN8UserTask12motorControlEv>:

void UserTask::motorControl() {
 80031a4:	b480      	push	{r7}
 80031a6:	b083      	sub	sp, #12
 80031a8:	af00      	add	r7, sp, #0
 80031aa:	6078      	str	r0, [r7, #4]
}
 80031ac:	bf00      	nop
 80031ae:	370c      	adds	r7, #12
 80031b0:	46bd      	mov	sp, r7
 80031b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031b6:	4770      	bx	lr

080031b8 <_ZN8UserTask10servoCheckEv>:

// Poffのみfalseを返す
bool UserTask::servoCheck() {
 80031b8:	b580      	push	{r7, lr}
 80031ba:	b084      	sub	sp, #16
 80031bc:	af00      	add	r7, sp, #0
 80031be:	6078      	str	r0, [r7, #4]
  CanCom::canData* candata = cancom.getData();
 80031c0:	4809      	ldr	r0, [pc, #36]	@ (80031e8 <_ZN8UserTask10servoCheckEv+0x30>)
 80031c2:	f7ff ff3d 	bl	8003040 <_ZN6CanCom7getDataEv>
 80031c6:	60f8      	str	r0, [r7, #12]
  
  switch (candata->genFuncRef) {
 80031c8:	68fb      	ldr	r3, [r7, #12]
 80031ca:	781b      	ldrb	r3, [r3, #0]
 80031cc:	2b00      	cmp	r3, #0
 80031ce:	d002      	beq.n	80031d6 <_ZN8UserTask10servoCheckEv+0x1e>
 80031d0:	2b01      	cmp	r3, #1
 80031d2:	d002      	beq.n	80031da <_ZN8UserTask10servoCheckEv+0x22>
 80031d4:	e003      	b.n	80031de <_ZN8UserTask10servoCheckEv+0x26>
    case 0x00:
      return false;
 80031d6:	2300      	movs	r3, #0
 80031d8:	e002      	b.n	80031e0 <_ZN8UserTask10servoCheckEv+0x28>
    case 0x01:
      return true;
 80031da:	2301      	movs	r3, #1
 80031dc:	e000      	b.n	80031e0 <_ZN8UserTask10servoCheckEv+0x28>
    default:
      return false;
 80031de:	2300      	movs	r3, #0
  }
}
 80031e0:	4618      	mov	r0, r3
 80031e2:	3710      	adds	r7, #16
 80031e4:	46bd      	mov	sp, r7
 80031e6:	bd80      	pop	{r7, pc}
 80031e8:	20000350 	.word	0x20000350

080031ec <HAL_ADCEx_InjectedConvCpltCallback>:

void HAL_ADCEx_InjectedConvCpltCallback(ADC_HandleTypeDef *hadc){
 80031ec:	b580      	push	{r7, lr}
 80031ee:	b082      	sub	sp, #8
 80031f0:	af00      	add	r7, sp, #0
 80031f2:	6078      	str	r0, [r7, #4]
  usertask.cyclicTask();
 80031f4:	4803      	ldr	r0, [pc, #12]	@ (8003204 <HAL_ADCEx_InjectedConvCpltCallback+0x18>)
 80031f6:	f7ff ff45 	bl	8003084 <_ZN8UserTask10cyclicTaskEv>
}
 80031fa:	bf00      	nop
 80031fc:	3708      	adds	r7, #8
 80031fe:	46bd      	mov	sp, r7
 8003200:	bd80      	pop	{r7, pc}
 8003202:	bf00      	nop
 8003204:	2000040c 	.word	0x2000040c

08003208 <_Z41__static_initialization_and_destruction_0ii>:
 8003208:	b580      	push	{r7, lr}
 800320a:	b082      	sub	sp, #8
 800320c:	af00      	add	r7, sp, #0
 800320e:	6078      	str	r0, [r7, #4]
 8003210:	6039      	str	r1, [r7, #0]
 8003212:	687b      	ldr	r3, [r7, #4]
 8003214:	2b01      	cmp	r3, #1
 8003216:	d107      	bne.n	8003228 <_Z41__static_initialization_and_destruction_0ii+0x20>
 8003218:	683b      	ldr	r3, [r7, #0]
 800321a:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800321e:	4293      	cmp	r3, r2
 8003220:	d102      	bne.n	8003228 <_Z41__static_initialization_and_destruction_0ii+0x20>
UserTask usertask;
 8003222:	4803      	ldr	r0, [pc, #12]	@ (8003230 <_Z41__static_initialization_and_destruction_0ii+0x28>)
 8003224:	f7ff ff19 	bl	800305a <_ZN8UserTaskC1Ev>
}
 8003228:	bf00      	nop
 800322a:	3708      	adds	r7, #8
 800322c:	46bd      	mov	sp, r7
 800322e:	bd80      	pop	{r7, pc}
 8003230:	2000040c 	.word	0x2000040c

08003234 <_GLOBAL__sub_I_usertask>:
 8003234:	b580      	push	{r7, lr}
 8003236:	af00      	add	r7, sp, #0
 8003238:	f64f 71ff 	movw	r1, #65535	@ 0xffff
 800323c:	2001      	movs	r0, #1
 800323e:	f7ff ffe3 	bl	8003208 <_Z41__static_initialization_and_destruction_0ii>
 8003242:	bd80      	pop	{r7, pc}

08003244 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8003244:	480d      	ldr	r0, [pc, #52]	@ (800327c <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8003246:	4685      	mov	sp, r0

/* Call the clock system initialization function.*/
    bl  SystemInit
 8003248:	f7ff fee8 	bl	800301c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 800324c:	480c      	ldr	r0, [pc, #48]	@ (8003280 <LoopForever+0x6>)
  ldr r1, =_edata
 800324e:	490d      	ldr	r1, [pc, #52]	@ (8003284 <LoopForever+0xa>)
  ldr r2, =_sidata
 8003250:	4a0d      	ldr	r2, [pc, #52]	@ (8003288 <LoopForever+0xe>)
  movs r3, #0
 8003252:	2300      	movs	r3, #0
  b	LoopCopyDataInit
 8003254:	e002      	b.n	800325c <LoopCopyDataInit>

08003256 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8003256:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8003258:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800325a:	3304      	adds	r3, #4

0800325c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800325c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800325e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8003260:	d3f9      	bcc.n	8003256 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8003262:	4a0a      	ldr	r2, [pc, #40]	@ (800328c <LoopForever+0x12>)
  ldr r4, =_ebss
 8003264:	4c0a      	ldr	r4, [pc, #40]	@ (8003290 <LoopForever+0x16>)
  movs r3, #0
 8003266:	2300      	movs	r3, #0
  b LoopFillZerobss
 8003268:	e001      	b.n	800326e <LoopFillZerobss>

0800326a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800326a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800326c:	3204      	adds	r2, #4

0800326e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800326e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8003270:	d3fb      	bcc.n	800326a <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8003272:	f007 ff65 	bl	800b140 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8003276:	f7fe fad7 	bl	8001828 <main>

0800327a <LoopForever>:

LoopForever:
    b LoopForever
 800327a:	e7fe      	b.n	800327a <LoopForever>
  ldr   r0, =_estack
 800327c:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8003280:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8003284:	20000064 	.word	0x20000064
  ldr r2, =_sidata
 8003288:	0800b274 	.word	0x0800b274
  ldr r2, =_sbss
 800328c:	20000064 	.word	0x20000064
  ldr r4, =_ebss
 8003290:	20000560 	.word	0x20000560

08003294 <ADC3_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8003294:	e7fe      	b.n	8003294 <ADC3_IRQHandler>

08003296 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8003296:	b580      	push	{r7, lr}
 8003298:	b082      	sub	sp, #8
 800329a:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 800329c:	2300      	movs	r3, #0
 800329e:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80032a0:	2003      	movs	r0, #3
 80032a2:	f002 fa21 	bl	80056e8 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 80032a6:	2000      	movs	r0, #0
 80032a8:	f000 f80e 	bl	80032c8 <HAL_InitTick>
 80032ac:	4603      	mov	r3, r0
 80032ae:	2b00      	cmp	r3, #0
 80032b0:	d002      	beq.n	80032b8 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 80032b2:	2301      	movs	r3, #1
 80032b4:	71fb      	strb	r3, [r7, #7]
 80032b6:	e001      	b.n	80032bc <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 80032b8:	f7ff fb1a 	bl	80028f0 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 80032bc:	79fb      	ldrb	r3, [r7, #7]

}
 80032be:	4618      	mov	r0, r3
 80032c0:	3708      	adds	r7, #8
 80032c2:	46bd      	mov	sp, r7
 80032c4:	bd80      	pop	{r7, pc}
	...

080032c8 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80032c8:	b580      	push	{r7, lr}
 80032ca:	b084      	sub	sp, #16
 80032cc:	af00      	add	r7, sp, #0
 80032ce:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 80032d0:	2300      	movs	r3, #0
 80032d2:	73fb      	strb	r3, [r7, #15]

  if (uwTickFreq != 0U)
 80032d4:	4b16      	ldr	r3, [pc, #88]	@ (8003330 <HAL_InitTick+0x68>)
 80032d6:	681b      	ldr	r3, [r3, #0]
 80032d8:	2b00      	cmp	r3, #0
 80032da:	d022      	beq.n	8003322 <HAL_InitTick+0x5a>
  {
    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) == 0U)
 80032dc:	4b15      	ldr	r3, [pc, #84]	@ (8003334 <HAL_InitTick+0x6c>)
 80032de:	681a      	ldr	r2, [r3, #0]
 80032e0:	4b13      	ldr	r3, [pc, #76]	@ (8003330 <HAL_InitTick+0x68>)
 80032e2:	681b      	ldr	r3, [r3, #0]
 80032e4:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 80032e8:	fbb1 f3f3 	udiv	r3, r1, r3
 80032ec:	fbb2 f3f3 	udiv	r3, r2, r3
 80032f0:	4618      	mov	r0, r3
 80032f2:	f002 fa2c 	bl	800574e <HAL_SYSTICK_Config>
 80032f6:	4603      	mov	r3, r0
 80032f8:	2b00      	cmp	r3, #0
 80032fa:	d10f      	bne.n	800331c <HAL_InitTick+0x54>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80032fc:	687b      	ldr	r3, [r7, #4]
 80032fe:	2b0f      	cmp	r3, #15
 8003300:	d809      	bhi.n	8003316 <HAL_InitTick+0x4e>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8003302:	2200      	movs	r2, #0
 8003304:	6879      	ldr	r1, [r7, #4]
 8003306:	f04f 30ff 	mov.w	r0, #4294967295
 800330a:	f002 f9f8 	bl	80056fe <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 800330e:	4a0a      	ldr	r2, [pc, #40]	@ (8003338 <HAL_InitTick+0x70>)
 8003310:	687b      	ldr	r3, [r7, #4]
 8003312:	6013      	str	r3, [r2, #0]
 8003314:	e007      	b.n	8003326 <HAL_InitTick+0x5e>
      }
      else
      {
        status = HAL_ERROR;
 8003316:	2301      	movs	r3, #1
 8003318:	73fb      	strb	r3, [r7, #15]
 800331a:	e004      	b.n	8003326 <HAL_InitTick+0x5e>
      }
    }
    else
    {
      status = HAL_ERROR;
 800331c:	2301      	movs	r3, #1
 800331e:	73fb      	strb	r3, [r7, #15]
 8003320:	e001      	b.n	8003326 <HAL_InitTick+0x5e>
    }
  }
  else
  {
    status = HAL_ERROR;
 8003322:	2301      	movs	r3, #1
 8003324:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8003326:	7bfb      	ldrb	r3, [r7, #15]
}
 8003328:	4618      	mov	r0, r3
 800332a:	3710      	adds	r7, #16
 800332c:	46bd      	mov	sp, r7
 800332e:	bd80      	pop	{r7, pc}
 8003330:	20000010 	.word	0x20000010
 8003334:	20000008 	.word	0x20000008
 8003338:	2000000c 	.word	0x2000000c

0800333c <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800333c:	b480      	push	{r7}
 800333e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8003340:	4b05      	ldr	r3, [pc, #20]	@ (8003358 <HAL_IncTick+0x1c>)
 8003342:	681a      	ldr	r2, [r3, #0]
 8003344:	4b05      	ldr	r3, [pc, #20]	@ (800335c <HAL_IncTick+0x20>)
 8003346:	681b      	ldr	r3, [r3, #0]
 8003348:	4413      	add	r3, r2
 800334a:	4a03      	ldr	r2, [pc, #12]	@ (8003358 <HAL_IncTick+0x1c>)
 800334c:	6013      	str	r3, [r2, #0]
}
 800334e:	bf00      	nop
 8003350:	46bd      	mov	sp, r7
 8003352:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003356:	4770      	bx	lr
 8003358:	20000410 	.word	0x20000410
 800335c:	20000010 	.word	0x20000010

08003360 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8003360:	b480      	push	{r7}
 8003362:	af00      	add	r7, sp, #0
  return uwTick;
 8003364:	4b03      	ldr	r3, [pc, #12]	@ (8003374 <HAL_GetTick+0x14>)
 8003366:	681b      	ldr	r3, [r3, #0]
}
 8003368:	4618      	mov	r0, r3
 800336a:	46bd      	mov	sp, r7
 800336c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003370:	4770      	bx	lr
 8003372:	bf00      	nop
 8003374:	20000410 	.word	0x20000410

08003378 <LL_ADC_SetCommonClock>:
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV128
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV256
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonClock(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t CommonClock)
{
 8003378:	b480      	push	{r7}
 800337a:	b083      	sub	sp, #12
 800337c:	af00      	add	r7, sp, #0
 800337e:	6078      	str	r0, [r7, #4]
 8003380:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 8003382:	687b      	ldr	r3, [r7, #4]
 8003384:	689b      	ldr	r3, [r3, #8]
 8003386:	f423 127c 	bic.w	r2, r3, #4128768	@ 0x3f0000
 800338a:	683b      	ldr	r3, [r7, #0]
 800338c:	431a      	orrs	r2, r3
 800338e:	687b      	ldr	r3, [r7, #4]
 8003390:	609a      	str	r2, [r3, #8]
}
 8003392:	bf00      	nop
 8003394:	370c      	adds	r7, #12
 8003396:	46bd      	mov	sp, r7
 8003398:	f85d 7b04 	ldr.w	r7, [sp], #4
 800339c:	4770      	bx	lr

0800339e <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 800339e:	b480      	push	{r7}
 80033a0:	b083      	sub	sp, #12
 80033a2:	af00      	add	r7, sp, #0
 80033a4:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL));
 80033a6:	687b      	ldr	r3, [r7, #4]
 80033a8:	689b      	ldr	r3, [r3, #8]
 80033aa:	f003 73e0 	and.w	r3, r3, #29360128	@ 0x1c00000
}
 80033ae:	4618      	mov	r0, r3
 80033b0:	370c      	adds	r7, #12
 80033b2:	46bd      	mov	sp, r7
 80033b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033b8:	4770      	bx	lr

080033ba <LL_ADC_REG_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsTriggerSourceSWStart(const ADC_TypeDef *ADCx)
{
 80033ba:	b480      	push	{r7}
 80033bc:	b083      	sub	sp, #12
 80033be:	af00      	add	r7, sp, #0
 80033c0:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CFGR, ADC_CFGR_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR_EXTEN)) ? 1UL : 0UL);
 80033c2:	687b      	ldr	r3, [r7, #4]
 80033c4:	68db      	ldr	r3, [r3, #12]
 80033c6:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 80033ca:	2b00      	cmp	r3, #0
 80033cc:	d101      	bne.n	80033d2 <LL_ADC_REG_IsTriggerSourceSWStart+0x18>
 80033ce:	2301      	movs	r3, #1
 80033d0:	e000      	b.n	80033d4 <LL_ADC_REG_IsTriggerSourceSWStart+0x1a>
 80033d2:	2300      	movs	r3, #0
}
 80033d4:	4618      	mov	r0, r3
 80033d6:	370c      	adds	r7, #12
 80033d8:	46bd      	mov	sp, r7
 80033da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033de:	4770      	bx	lr

080033e0 <LL_ADC_INJ_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsTriggerSourceSWStart(const ADC_TypeDef *ADCx)
{
 80033e0:	b480      	push	{r7}
 80033e2:	b083      	sub	sp, #12
 80033e4:	af00      	add	r7, sp, #0
 80033e6:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->JSQR, ADC_JSQR_JEXTEN) == (LL_ADC_INJ_TRIG_SOFTWARE & ADC_JSQR_JEXTEN)) ? 1UL : 0UL);
 80033e8:	687b      	ldr	r3, [r7, #4]
 80033ea:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80033ec:	f403 73c0 	and.w	r3, r3, #384	@ 0x180
 80033f0:	2b00      	cmp	r3, #0
 80033f2:	d101      	bne.n	80033f8 <LL_ADC_INJ_IsTriggerSourceSWStart+0x18>
 80033f4:	2301      	movs	r3, #1
 80033f6:	e000      	b.n	80033fa <LL_ADC_INJ_IsTriggerSourceSWStart+0x1a>
 80033f8:	2300      	movs	r3, #0
}
 80033fa:	4618      	mov	r0, r3
 80033fc:	370c      	adds	r7, #12
 80033fe:	46bd      	mov	sp, r7
 8003400:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003404:	4770      	bx	lr

08003406 <LL_ADC_GetMultimode>:
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_SIM
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_ALT
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_INT_INJ_SIM
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultimode(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 8003406:	b480      	push	{r7}
 8003408:	b083      	sub	sp, #12
 800340a:	af00      	add	r7, sp, #0
 800340c:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DUAL));
 800340e:	687b      	ldr	r3, [r7, #4]
 8003410:	689b      	ldr	r3, [r3, #8]
 8003412:	f003 031f 	and.w	r3, r3, #31
}
 8003416:	4618      	mov	r0, r3
 8003418:	370c      	adds	r7, #12
 800341a:	46bd      	mov	sp, r7
 800341c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003420:	4770      	bx	lr

08003422 <LL_ADC_GetMultiDMATransfer>:
  *         @arg @ref LL_ADC_MULTI_REG_DMA_LIMIT_RES8_6B
  *         @arg @ref LL_ADC_MULTI_REG_DMA_UNLMT_RES12_10B
  *         @arg @ref LL_ADC_MULTI_REG_DMA_UNLMT_RES8_6B
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultiDMATransfer(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 8003422:	b480      	push	{r7}
 8003424:	b083      	sub	sp, #12
 8003426:	af00      	add	r7, sp, #0
 8003428:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG));
 800342a:	687b      	ldr	r3, [r7, #4]
 800342c:	689b      	ldr	r3, [r3, #8]
 800342e:	f403 4360 	and.w	r3, r3, #57344	@ 0xe000
}
 8003432:	4618      	mov	r0, r3
 8003434:	370c      	adds	r7, #12
 8003436:	46bd      	mov	sp, r7
 8003438:	f85d 7b04 	ldr.w	r7, [sp], #4
 800343c:	4770      	bx	lr

0800343e <LL_ADC_DisableDeepPowerDown>:
  * @rmtoll CR       DEEPPWD        LL_ADC_DisableDeepPowerDown
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableDeepPowerDown(ADC_TypeDef *ADCx)
{
 800343e:	b480      	push	{r7}
 8003440:	b083      	sub	sp, #12
 8003442:	af00      	add	r7, sp, #0
 8003444:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 8003446:	687b      	ldr	r3, [r7, #4]
 8003448:	689b      	ldr	r3, [r3, #8]
 800344a:	f023 4320 	bic.w	r3, r3, #2684354560	@ 0xa0000000
 800344e:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8003452:	687a      	ldr	r2, [r7, #4]
 8003454:	6093      	str	r3, [r2, #8]
}
 8003456:	bf00      	nop
 8003458:	370c      	adds	r7, #12
 800345a:	46bd      	mov	sp, r7
 800345c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003460:	4770      	bx	lr

08003462 <LL_ADC_IsDeepPowerDownEnabled>:
  * @rmtoll CR       DEEPPWD        LL_ADC_IsDeepPowerDownEnabled
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(const ADC_TypeDef *ADCx)
{
 8003462:	b480      	push	{r7}
 8003464:	b083      	sub	sp, #12
 8003466:	af00      	add	r7, sp, #0
 8003468:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 800346a:	687b      	ldr	r3, [r7, #4]
 800346c:	689b      	ldr	r3, [r3, #8]
 800346e:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8003472:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8003476:	d101      	bne.n	800347c <LL_ADC_IsDeepPowerDownEnabled+0x1a>
 8003478:	2301      	movs	r3, #1
 800347a:	e000      	b.n	800347e <LL_ADC_IsDeepPowerDownEnabled+0x1c>
 800347c:	2300      	movs	r3, #0
}
 800347e:	4618      	mov	r0, r3
 8003480:	370c      	adds	r7, #12
 8003482:	46bd      	mov	sp, r7
 8003484:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003488:	4770      	bx	lr

0800348a <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 800348a:	b480      	push	{r7}
 800348c:	b083      	sub	sp, #12
 800348e:	af00      	add	r7, sp, #0
 8003490:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8003492:	687b      	ldr	r3, [r7, #4]
 8003494:	689b      	ldr	r3, [r3, #8]
 8003496:	f023 4310 	bic.w	r3, r3, #2415919104	@ 0x90000000
 800349a:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 800349e:	f043 5280 	orr.w	r2, r3, #268435456	@ 0x10000000
 80034a2:	687b      	ldr	r3, [r7, #4]
 80034a4:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 80034a6:	bf00      	nop
 80034a8:	370c      	adds	r7, #12
 80034aa:	46bd      	mov	sp, r7
 80034ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034b0:	4770      	bx	lr

080034b2 <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(const ADC_TypeDef *ADCx)
{
 80034b2:	b480      	push	{r7}
 80034b4:	b083      	sub	sp, #12
 80034b6:	af00      	add	r7, sp, #0
 80034b8:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 80034ba:	687b      	ldr	r3, [r7, #4]
 80034bc:	689b      	ldr	r3, [r3, #8]
 80034be:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80034c2:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80034c6:	d101      	bne.n	80034cc <LL_ADC_IsInternalRegulatorEnabled+0x1a>
 80034c8:	2301      	movs	r3, #1
 80034ca:	e000      	b.n	80034ce <LL_ADC_IsInternalRegulatorEnabled+0x1c>
 80034cc:	2300      	movs	r3, #0
}
 80034ce:	4618      	mov	r0, r3
 80034d0:	370c      	adds	r7, #12
 80034d2:	46bd      	mov	sp, r7
 80034d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034d8:	4770      	bx	lr

080034da <LL_ADC_Enable>:
  * @rmtoll CR       ADEN           LL_ADC_Enable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Enable(ADC_TypeDef *ADCx)
{
 80034da:	b480      	push	{r7}
 80034dc:	b083      	sub	sp, #12
 80034de:	af00      	add	r7, sp, #0
 80034e0:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 80034e2:	687b      	ldr	r3, [r7, #4]
 80034e4:	689b      	ldr	r3, [r3, #8]
 80034e6:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 80034ea:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 80034ee:	f043 0201 	orr.w	r2, r3, #1
 80034f2:	687b      	ldr	r3, [r7, #4]
 80034f4:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADEN);
}
 80034f6:	bf00      	nop
 80034f8:	370c      	adds	r7, #12
 80034fa:	46bd      	mov	sp, r7
 80034fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003500:	4770      	bx	lr

08003502 <LL_ADC_Disable>:
  * @rmtoll CR       ADDIS          LL_ADC_Disable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Disable(ADC_TypeDef *ADCx)
{
 8003502:	b480      	push	{r7}
 8003504:	b083      	sub	sp, #12
 8003506:	af00      	add	r7, sp, #0
 8003508:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 800350a:	687b      	ldr	r3, [r7, #4]
 800350c:	689b      	ldr	r3, [r3, #8]
 800350e:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8003512:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8003516:	f043 0202 	orr.w	r2, r3, #2
 800351a:	687b      	ldr	r3, [r7, #4]
 800351c:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADDIS);
}
 800351e:	bf00      	nop
 8003520:	370c      	adds	r7, #12
 8003522:	46bd      	mov	sp, r7
 8003524:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003528:	4770      	bx	lr

0800352a <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(const ADC_TypeDef *ADCx)
{
 800352a:	b480      	push	{r7}
 800352c:	b083      	sub	sp, #12
 800352e:	af00      	add	r7, sp, #0
 8003530:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8003532:	687b      	ldr	r3, [r7, #4]
 8003534:	689b      	ldr	r3, [r3, #8]
 8003536:	f003 0301 	and.w	r3, r3, #1
 800353a:	2b01      	cmp	r3, #1
 800353c:	d101      	bne.n	8003542 <LL_ADC_IsEnabled+0x18>
 800353e:	2301      	movs	r3, #1
 8003540:	e000      	b.n	8003544 <LL_ADC_IsEnabled+0x1a>
 8003542:	2300      	movs	r3, #0
}
 8003544:	4618      	mov	r0, r3
 8003546:	370c      	adds	r7, #12
 8003548:	46bd      	mov	sp, r7
 800354a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800354e:	4770      	bx	lr

08003550 <LL_ADC_IsDisableOngoing>:
  * @rmtoll CR       ADDIS          LL_ADC_IsDisableOngoing
  * @param  ADCx ADC instance
  * @retval 0: no ADC disable command on going.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDisableOngoing(const ADC_TypeDef *ADCx)
{
 8003550:	b480      	push	{r7}
 8003552:	b083      	sub	sp, #12
 8003554:	af00      	add	r7, sp, #0
 8003556:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADDIS) == (ADC_CR_ADDIS)) ? 1UL : 0UL);
 8003558:	687b      	ldr	r3, [r7, #4]
 800355a:	689b      	ldr	r3, [r3, #8]
 800355c:	f003 0302 	and.w	r3, r3, #2
 8003560:	2b02      	cmp	r3, #2
 8003562:	d101      	bne.n	8003568 <LL_ADC_IsDisableOngoing+0x18>
 8003564:	2301      	movs	r3, #1
 8003566:	e000      	b.n	800356a <LL_ADC_IsDisableOngoing+0x1a>
 8003568:	2300      	movs	r3, #0
}
 800356a:	4618      	mov	r0, r3
 800356c:	370c      	adds	r7, #12
 800356e:	46bd      	mov	sp, r7
 8003570:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003574:	4770      	bx	lr

08003576 <LL_ADC_REG_StartConversion>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_StartConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StartConversion(ADC_TypeDef *ADCx)
{
 8003576:	b480      	push	{r7}
 8003578:	b083      	sub	sp, #12
 800357a:	af00      	add	r7, sp, #0
 800357c:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 800357e:	687b      	ldr	r3, [r7, #4]
 8003580:	689b      	ldr	r3, [r3, #8]
 8003582:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8003586:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 800358a:	f043 0204 	orr.w	r2, r3, #4
 800358e:	687b      	ldr	r3, [r7, #4]
 8003590:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTART);
}
 8003592:	bf00      	nop
 8003594:	370c      	adds	r7, #12
 8003596:	46bd      	mov	sp, r7
 8003598:	f85d 7b04 	ldr.w	r7, [sp], #4
 800359c:	4770      	bx	lr

0800359e <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 800359e:	b480      	push	{r7}
 80035a0:	b083      	sub	sp, #12
 80035a2:	af00      	add	r7, sp, #0
 80035a4:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 80035a6:	687b      	ldr	r3, [r7, #4]
 80035a8:	689b      	ldr	r3, [r3, #8]
 80035aa:	f003 0304 	and.w	r3, r3, #4
 80035ae:	2b04      	cmp	r3, #4
 80035b0:	d101      	bne.n	80035b6 <LL_ADC_REG_IsConversionOngoing+0x18>
 80035b2:	2301      	movs	r3, #1
 80035b4:	e000      	b.n	80035b8 <LL_ADC_REG_IsConversionOngoing+0x1a>
 80035b6:	2300      	movs	r3, #0
}
 80035b8:	4618      	mov	r0, r3
 80035ba:	370c      	adds	r7, #12
 80035bc:	46bd      	mov	sp, r7
 80035be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035c2:	4770      	bx	lr

080035c4 <LL_ADC_INJ_IsConversionOngoing>:
  * @rmtoll CR       JADSTART       LL_ADC_INJ_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 80035c4:	b480      	push	{r7}
 80035c6:	b083      	sub	sp, #12
 80035c8:	af00      	add	r7, sp, #0
 80035ca:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 80035cc:	687b      	ldr	r3, [r7, #4]
 80035ce:	689b      	ldr	r3, [r3, #8]
 80035d0:	f003 0308 	and.w	r3, r3, #8
 80035d4:	2b08      	cmp	r3, #8
 80035d6:	d101      	bne.n	80035dc <LL_ADC_INJ_IsConversionOngoing+0x18>
 80035d8:	2301      	movs	r3, #1
 80035da:	e000      	b.n	80035de <LL_ADC_INJ_IsConversionOngoing+0x1a>
 80035dc:	2300      	movs	r3, #0
}
 80035de:	4618      	mov	r0, r3
 80035e0:	370c      	adds	r7, #12
 80035e2:	46bd      	mov	sp, r7
 80035e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035e8:	4770      	bx	lr
	...

080035ec <HAL_ADC_Init>:
  *         without  disabling the other ADCs.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 80035ec:	b590      	push	{r4, r7, lr}
 80035ee:	b089      	sub	sp, #36	@ 0x24
 80035f0:	af00      	add	r7, sp, #0
 80035f2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80035f4:	2300      	movs	r3, #0
 80035f6:	77fb      	strb	r3, [r7, #31]
  uint32_t tmp_cfgr;
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;
  __IO uint32_t wait_loop_index = 0UL;
 80035f8:	2300      	movs	r3, #0
 80035fa:	60fb      	str	r3, [r7, #12]

  /* Check ADC handle */
  if (hadc == NULL)
 80035fc:	687b      	ldr	r3, [r7, #4]
 80035fe:	2b00      	cmp	r3, #0
 8003600:	d101      	bne.n	8003606 <HAL_ADC_Init+0x1a>
  {
    return HAL_ERROR;
 8003602:	2301      	movs	r3, #1
 8003604:	e1a9      	b.n	800395a <HAL_ADC_Init+0x36e>
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.OversamplingMode));

  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 8003606:	687b      	ldr	r3, [r7, #4]
 8003608:	695b      	ldr	r3, [r3, #20]
 800360a:	2b00      	cmp	r3, #0
  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 800360c:	687b      	ldr	r3, [r7, #4]
 800360e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003610:	2b00      	cmp	r3, #0
 8003612:	d109      	bne.n	8003628 <HAL_ADC_Init+0x3c>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8003614:	6878      	ldr	r0, [r7, #4]
 8003616:	f7ff f98f 	bl	8002938 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 800361a:	687b      	ldr	r3, [r7, #4]
 800361c:	2200      	movs	r2, #0
 800361e:	661a      	str	r2, [r3, #96]	@ 0x60

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 8003620:	687b      	ldr	r3, [r7, #4]
 8003622:	2200      	movs	r2, #0
 8003624:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
  }

  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 8003628:	687b      	ldr	r3, [r7, #4]
 800362a:	681b      	ldr	r3, [r3, #0]
 800362c:	4618      	mov	r0, r3
 800362e:	f7ff ff18 	bl	8003462 <LL_ADC_IsDeepPowerDownEnabled>
 8003632:	4603      	mov	r3, r0
 8003634:	2b00      	cmp	r3, #0
 8003636:	d004      	beq.n	8003642 <HAL_ADC_Init+0x56>
  {
    /* Disable ADC deep power down mode */
    LL_ADC_DisableDeepPowerDown(hadc->Instance);
 8003638:	687b      	ldr	r3, [r7, #4]
 800363a:	681b      	ldr	r3, [r3, #0]
 800363c:	4618      	mov	r0, r3
 800363e:	f7ff fefe 	bl	800343e <LL_ADC_DisableDeepPowerDown>
    /* System was in deep power down mode, calibration must
     be relaunched or a previously saved calibration factor
     re-applied once the ADC voltage regulator is enabled */
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8003642:	687b      	ldr	r3, [r7, #4]
 8003644:	681b      	ldr	r3, [r3, #0]
 8003646:	4618      	mov	r0, r3
 8003648:	f7ff ff33 	bl	80034b2 <LL_ADC_IsInternalRegulatorEnabled>
 800364c:	4603      	mov	r3, r0
 800364e:	2b00      	cmp	r3, #0
 8003650:	d115      	bne.n	800367e <HAL_ADC_Init+0x92>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 8003652:	687b      	ldr	r3, [r7, #4]
 8003654:	681b      	ldr	r3, [r3, #0]
 8003656:	4618      	mov	r0, r3
 8003658:	f7ff ff17 	bl	800348a <LL_ADC_EnableInternalRegulator>

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 800365c:	4b9c      	ldr	r3, [pc, #624]	@ (80038d0 <HAL_ADC_Init+0x2e4>)
 800365e:	681b      	ldr	r3, [r3, #0]
 8003660:	099b      	lsrs	r3, r3, #6
 8003662:	4a9c      	ldr	r2, [pc, #624]	@ (80038d4 <HAL_ADC_Init+0x2e8>)
 8003664:	fba2 2303 	umull	r2, r3, r2, r3
 8003668:	099b      	lsrs	r3, r3, #6
 800366a:	3301      	adds	r3, #1
 800366c:	005b      	lsls	r3, r3, #1
 800366e:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 8003670:	e002      	b.n	8003678 <HAL_ADC_Init+0x8c>
    {
      wait_loop_index--;
 8003672:	68fb      	ldr	r3, [r7, #12]
 8003674:	3b01      	subs	r3, #1
 8003676:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 8003678:	68fb      	ldr	r3, [r7, #12]
 800367a:	2b00      	cmp	r3, #0
 800367c:	d1f9      	bne.n	8003672 <HAL_ADC_Init+0x86>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 800367e:	687b      	ldr	r3, [r7, #4]
 8003680:	681b      	ldr	r3, [r3, #0]
 8003682:	4618      	mov	r0, r3
 8003684:	f7ff ff15 	bl	80034b2 <LL_ADC_IsInternalRegulatorEnabled>
 8003688:	4603      	mov	r3, r0
 800368a:	2b00      	cmp	r3, #0
 800368c:	d10d      	bne.n	80036aa <HAL_ADC_Init+0xbe>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800368e:	687b      	ldr	r3, [r7, #4]
 8003690:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003692:	f043 0210 	orr.w	r2, r3, #16
 8003696:	687b      	ldr	r3, [r7, #4]
 8003698:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800369a:	687b      	ldr	r3, [r7, #4]
 800369c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800369e:	f043 0201 	orr.w	r2, r3, #1
 80036a2:	687b      	ldr	r3, [r7, #4]
 80036a4:	661a      	str	r2, [r3, #96]	@ 0x60

    tmp_hal_status = HAL_ERROR;
 80036a6:	2301      	movs	r3, #1
 80036a8:	77fb      	strb	r3, [r7, #31]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 80036aa:	687b      	ldr	r3, [r7, #4]
 80036ac:	681b      	ldr	r3, [r3, #0]
 80036ae:	4618      	mov	r0, r3
 80036b0:	f7ff ff75 	bl	800359e <LL_ADC_REG_IsConversionOngoing>
 80036b4:	6178      	str	r0, [r7, #20]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 80036b6:	687b      	ldr	r3, [r7, #4]
 80036b8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80036ba:	f003 0310 	and.w	r3, r3, #16
 80036be:	2b00      	cmp	r3, #0
 80036c0:	f040 8142 	bne.w	8003948 <HAL_ADC_Init+0x35c>
      && (tmp_adc_is_conversion_on_going_regular == 0UL)
 80036c4:	697b      	ldr	r3, [r7, #20]
 80036c6:	2b00      	cmp	r3, #0
 80036c8:	f040 813e 	bne.w	8003948 <HAL_ADC_Init+0x35c>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80036cc:	687b      	ldr	r3, [r7, #4]
 80036ce:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80036d0:	f423 7381 	bic.w	r3, r3, #258	@ 0x102
 80036d4:	f043 0202 	orr.w	r2, r3, #2
 80036d8:	687b      	ldr	r3, [r7, #4]
 80036da:	65da      	str	r2, [r3, #92]	@ 0x5c
    /* Configuration of common ADC parameters                                 */

    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 80036dc:	687b      	ldr	r3, [r7, #4]
 80036de:	681b      	ldr	r3, [r3, #0]
 80036e0:	4618      	mov	r0, r3
 80036e2:	f7ff ff22 	bl	800352a <LL_ADC_IsEnabled>
 80036e6:	4603      	mov	r3, r0
 80036e8:	2b00      	cmp	r3, #0
 80036ea:	d141      	bne.n	8003770 <HAL_ADC_Init+0x184>
    {
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 80036ec:	687b      	ldr	r3, [r7, #4]
 80036ee:	681b      	ldr	r3, [r3, #0]
 80036f0:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80036f4:	d004      	beq.n	8003700 <HAL_ADC_Init+0x114>
 80036f6:	687b      	ldr	r3, [r7, #4]
 80036f8:	681b      	ldr	r3, [r3, #0]
 80036fa:	4a77      	ldr	r2, [pc, #476]	@ (80038d8 <HAL_ADC_Init+0x2ec>)
 80036fc:	4293      	cmp	r3, r2
 80036fe:	d10f      	bne.n	8003720 <HAL_ADC_Init+0x134>
 8003700:	f04f 40a0 	mov.w	r0, #1342177280	@ 0x50000000
 8003704:	f7ff ff11 	bl	800352a <LL_ADC_IsEnabled>
 8003708:	4604      	mov	r4, r0
 800370a:	4873      	ldr	r0, [pc, #460]	@ (80038d8 <HAL_ADC_Init+0x2ec>)
 800370c:	f7ff ff0d 	bl	800352a <LL_ADC_IsEnabled>
 8003710:	4603      	mov	r3, r0
 8003712:	4323      	orrs	r3, r4
 8003714:	2b00      	cmp	r3, #0
 8003716:	bf0c      	ite	eq
 8003718:	2301      	moveq	r3, #1
 800371a:	2300      	movne	r3, #0
 800371c:	b2db      	uxtb	r3, r3
 800371e:	e012      	b.n	8003746 <HAL_ADC_Init+0x15a>
 8003720:	486e      	ldr	r0, [pc, #440]	@ (80038dc <HAL_ADC_Init+0x2f0>)
 8003722:	f7ff ff02 	bl	800352a <LL_ADC_IsEnabled>
 8003726:	4604      	mov	r4, r0
 8003728:	486d      	ldr	r0, [pc, #436]	@ (80038e0 <HAL_ADC_Init+0x2f4>)
 800372a:	f7ff fefe 	bl	800352a <LL_ADC_IsEnabled>
 800372e:	4603      	mov	r3, r0
 8003730:	431c      	orrs	r4, r3
 8003732:	486c      	ldr	r0, [pc, #432]	@ (80038e4 <HAL_ADC_Init+0x2f8>)
 8003734:	f7ff fef9 	bl	800352a <LL_ADC_IsEnabled>
 8003738:	4603      	mov	r3, r0
 800373a:	4323      	orrs	r3, r4
 800373c:	2b00      	cmp	r3, #0
 800373e:	bf0c      	ite	eq
 8003740:	2301      	moveq	r3, #1
 8003742:	2300      	movne	r3, #0
 8003744:	b2db      	uxtb	r3, r3
 8003746:	2b00      	cmp	r3, #0
 8003748:	d012      	beq.n	8003770 <HAL_ADC_Init+0x184>
        /*     parameters: MDMA, DMACFG, DELAY, DUAL (set by API                */
        /*     HAL_ADCEx_MultiModeConfigChannel() )                             */
        /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
        /*     (set into HAL_ADC_ConfigChannel() or                             */
        /*     HAL_ADCEx_InjectedConfigChannel() )                              */
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 800374a:	687b      	ldr	r3, [r7, #4]
 800374c:	681b      	ldr	r3, [r3, #0]
 800374e:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8003752:	d004      	beq.n	800375e <HAL_ADC_Init+0x172>
 8003754:	687b      	ldr	r3, [r7, #4]
 8003756:	681b      	ldr	r3, [r3, #0]
 8003758:	4a5f      	ldr	r2, [pc, #380]	@ (80038d8 <HAL_ADC_Init+0x2ec>)
 800375a:	4293      	cmp	r3, r2
 800375c:	d101      	bne.n	8003762 <HAL_ADC_Init+0x176>
 800375e:	4a62      	ldr	r2, [pc, #392]	@ (80038e8 <HAL_ADC_Init+0x2fc>)
 8003760:	e000      	b.n	8003764 <HAL_ADC_Init+0x178>
 8003762:	4a62      	ldr	r2, [pc, #392]	@ (80038ec <HAL_ADC_Init+0x300>)
 8003764:	687b      	ldr	r3, [r7, #4]
 8003766:	685b      	ldr	r3, [r3, #4]
 8003768:	4619      	mov	r1, r3
 800376a:	4610      	mov	r0, r2
 800376c:	f7ff fe04 	bl	8003378 <LL_ADC_SetCommonClock>
    /*  - external trigger polarity                Init.ExternalTrigConvEdge  */
    /*  - continuous conversion mode               Init.ContinuousConvMode    */
    /*  - overrun                                  Init.Overrun               */
    /*  - discontinuous mode                       Init.DiscontinuousConvMode */
    /*  - discontinuous mode channel count         Init.NbrOfDiscConversion   */
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8003770:	687b      	ldr	r3, [r7, #4]
 8003772:	7f5b      	ldrb	r3, [r3, #29]
 8003774:	035a      	lsls	r2, r3, #13
                 hadc->Init.Overrun                                                     |
 8003776:	687b      	ldr	r3, [r7, #4]
 8003778:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 800377a:	431a      	orrs	r2, r3
                 hadc->Init.DataAlign                                                   |
 800377c:	687b      	ldr	r3, [r7, #4]
 800377e:	68db      	ldr	r3, [r3, #12]
                 hadc->Init.Overrun                                                     |
 8003780:	431a      	orrs	r2, r3
                 hadc->Init.Resolution                                                  |
 8003782:	687b      	ldr	r3, [r7, #4]
 8003784:	689b      	ldr	r3, [r3, #8]
                 hadc->Init.DataAlign                                                   |
 8003786:	431a      	orrs	r2, r3
                 ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 8003788:	687b      	ldr	r3, [r7, #4]
 800378a:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 800378e:	041b      	lsls	r3, r3, #16
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8003790:	4313      	orrs	r3, r2
 8003792:	61bb      	str	r3, [r7, #24]

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8003794:	687b      	ldr	r3, [r7, #4]
 8003796:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 800379a:	2b01      	cmp	r3, #1
 800379c:	d106      	bne.n	80037ac <HAL_ADC_Init+0x1c0>
    {
      tmp_cfgr |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 800379e:	687b      	ldr	r3, [r7, #4]
 80037a0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80037a2:	3b01      	subs	r3, #1
 80037a4:	045b      	lsls	r3, r3, #17
 80037a6:	69ba      	ldr	r2, [r7, #24]
 80037a8:	4313      	orrs	r3, r2
 80037aa:	61bb      	str	r3, [r7, #24]
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 80037ac:	687b      	ldr	r3, [r7, #4]
 80037ae:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80037b0:	2b00      	cmp	r3, #0
 80037b2:	d009      	beq.n	80037c8 <HAL_ADC_Init+0x1dc>
    {
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 80037b4:	687b      	ldr	r3, [r7, #4]
 80037b6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80037b8:	f403 7278 	and.w	r2, r3, #992	@ 0x3e0
                   | hadc->Init.ExternalTrigConvEdge
 80037bc:	687b      	ldr	r3, [r7, #4]
 80037be:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80037c0:	4313      	orrs	r3, r2
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 80037c2:	69ba      	ldr	r2, [r7, #24]
 80037c4:	4313      	orrs	r3, r2
 80037c6:	61bb      	str	r3, [r7, #24]
                  );
    }

    /* Update Configuration Register CFGR */
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmp_cfgr);
 80037c8:	687b      	ldr	r3, [r7, #4]
 80037ca:	681b      	ldr	r3, [r3, #0]
 80037cc:	68da      	ldr	r2, [r3, #12]
 80037ce:	4b48      	ldr	r3, [pc, #288]	@ (80038f0 <HAL_ADC_Init+0x304>)
 80037d0:	4013      	ands	r3, r2
 80037d2:	687a      	ldr	r2, [r7, #4]
 80037d4:	6812      	ldr	r2, [r2, #0]
 80037d6:	69b9      	ldr	r1, [r7, #24]
 80037d8:	430b      	orrs	r3, r1
 80037da:	60d3      	str	r3, [r2, #12]

    /* Configuration of sampling mode */
    MODIFY_REG(hadc->Instance->CFGR2, ADC_CFGR2_BULB | ADC_CFGR2_SMPTRIG, hadc->Init.SamplingMode);
 80037dc:	687b      	ldr	r3, [r7, #4]
 80037de:	681b      	ldr	r3, [r3, #0]
 80037e0:	691b      	ldr	r3, [r3, #16]
 80037e2:	f023 6140 	bic.w	r1, r3, #201326592	@ 0xc000000
 80037e6:	687b      	ldr	r3, [r7, #4]
 80037e8:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80037ea:	687b      	ldr	r3, [r7, #4]
 80037ec:	681b      	ldr	r3, [r3, #0]
 80037ee:	430a      	orrs	r2, r1
 80037f0:	611a      	str	r2, [r3, #16]
    /* conversion on going on regular and injected groups:                    */
    /*  - Gain Compensation               Init.GainCompensation               */
    /*  - DMA continuous request          Init.DMAContinuousRequests          */
    /*  - LowPowerAutoWait feature        Init.LowPowerAutoWait               */
    /*  - Oversampling parameters         Init.Oversampling                   */
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 80037f2:	687b      	ldr	r3, [r7, #4]
 80037f4:	681b      	ldr	r3, [r3, #0]
 80037f6:	4618      	mov	r0, r3
 80037f8:	f7ff fee4 	bl	80035c4 <LL_ADC_INJ_IsConversionOngoing>
 80037fc:	6138      	str	r0, [r7, #16]
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 80037fe:	697b      	ldr	r3, [r7, #20]
 8003800:	2b00      	cmp	r3, #0
 8003802:	d17f      	bne.n	8003904 <HAL_ADC_Init+0x318>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8003804:	693b      	ldr	r3, [r7, #16]
 8003806:	2b00      	cmp	r3, #0
 8003808:	d17c      	bne.n	8003904 <HAL_ADC_Init+0x318>
       )
    {
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
                   ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 800380a:	687b      	ldr	r3, [r7, #4]
 800380c:	7f1b      	ldrb	r3, [r3, #28]
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 800380e:	039a      	lsls	r2, r3, #14
                   ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 8003810:	687b      	ldr	r3, [r7, #4]
 8003812:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 8003816:	005b      	lsls	r3, r3, #1
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 8003818:	4313      	orrs	r3, r2
 800381a:	61bb      	str	r3, [r7, #24]

      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmp_cfgr);
 800381c:	687b      	ldr	r3, [r7, #4]
 800381e:	681b      	ldr	r3, [r3, #0]
 8003820:	68db      	ldr	r3, [r3, #12]
 8003822:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8003826:	f023 0302 	bic.w	r3, r3, #2
 800382a:	687a      	ldr	r2, [r7, #4]
 800382c:	6812      	ldr	r2, [r2, #0]
 800382e:	69b9      	ldr	r1, [r7, #24]
 8003830:	430b      	orrs	r3, r1
 8003832:	60d3      	str	r3, [r2, #12]

      if (hadc->Init.GainCompensation != 0UL)
 8003834:	687b      	ldr	r3, [r7, #4]
 8003836:	691b      	ldr	r3, [r3, #16]
 8003838:	2b00      	cmp	r3, #0
 800383a:	d017      	beq.n	800386c <HAL_ADC_Init+0x280>
      {
        SET_BIT(hadc->Instance->CFGR2, ADC_CFGR2_GCOMP);
 800383c:	687b      	ldr	r3, [r7, #4]
 800383e:	681b      	ldr	r3, [r3, #0]
 8003840:	691a      	ldr	r2, [r3, #16]
 8003842:	687b      	ldr	r3, [r7, #4]
 8003844:	681b      	ldr	r3, [r3, #0]
 8003846:	f442 3280 	orr.w	r2, r2, #65536	@ 0x10000
 800384a:	611a      	str	r2, [r3, #16]
        MODIFY_REG(hadc->Instance->GCOMP, ADC_GCOMP_GCOMPCOEFF, hadc->Init.GainCompensation);
 800384c:	687b      	ldr	r3, [r7, #4]
 800384e:	681b      	ldr	r3, [r3, #0]
 8003850:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 8003854:	f423 537f 	bic.w	r3, r3, #16320	@ 0x3fc0
 8003858:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 800385c:	687a      	ldr	r2, [r7, #4]
 800385e:	6911      	ldr	r1, [r2, #16]
 8003860:	687a      	ldr	r2, [r7, #4]
 8003862:	6812      	ldr	r2, [r2, #0]
 8003864:	430b      	orrs	r3, r1
 8003866:	f8c2 30c0 	str.w	r3, [r2, #192]	@ 0xc0
 800386a:	e013      	b.n	8003894 <HAL_ADC_Init+0x2a8>
      }
      else
      {
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_GCOMP);
 800386c:	687b      	ldr	r3, [r7, #4]
 800386e:	681b      	ldr	r3, [r3, #0]
 8003870:	691a      	ldr	r2, [r3, #16]
 8003872:	687b      	ldr	r3, [r7, #4]
 8003874:	681b      	ldr	r3, [r3, #0]
 8003876:	f422 3280 	bic.w	r2, r2, #65536	@ 0x10000
 800387a:	611a      	str	r2, [r3, #16]
        MODIFY_REG(hadc->Instance->GCOMP, ADC_GCOMP_GCOMPCOEFF, 0UL);
 800387c:	687b      	ldr	r3, [r7, #4]
 800387e:	681b      	ldr	r3, [r3, #0]
 8003880:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 8003884:	687a      	ldr	r2, [r7, #4]
 8003886:	6812      	ldr	r2, [r2, #0]
 8003888:	f423 537f 	bic.w	r3, r3, #16320	@ 0x3fc0
 800388c:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8003890:	f8c2 30c0 	str.w	r3, [r2, #192]	@ 0xc0
      }

      if (hadc->Init.OversamplingMode == ENABLE)
 8003894:	687b      	ldr	r3, [r7, #4]
 8003896:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800389a:	2b01      	cmp	r3, #1
 800389c:	d12a      	bne.n	80038f4 <HAL_ADC_Init+0x308>
        /* Configuration of Oversampler:                                      */
        /*  - Oversampling Ratio                                              */
        /*  - Right bit shift                                                 */
        /*  - Triggered mode                                                  */
        /*  - Oversampling mode (continued/resumed)                           */
        MODIFY_REG(hadc->Instance->CFGR2,
 800389e:	687b      	ldr	r3, [r7, #4]
 80038a0:	681b      	ldr	r3, [r3, #0]
 80038a2:	691b      	ldr	r3, [r3, #16]
 80038a4:	f423 63ff 	bic.w	r3, r3, #2040	@ 0x7f8
 80038a8:	f023 0304 	bic.w	r3, r3, #4
 80038ac:	687a      	ldr	r2, [r7, #4]
 80038ae:	6c51      	ldr	r1, [r2, #68]	@ 0x44
 80038b0:	687a      	ldr	r2, [r7, #4]
 80038b2:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 80038b4:	4311      	orrs	r1, r2
 80038b6:	687a      	ldr	r2, [r7, #4]
 80038b8:	6cd2      	ldr	r2, [r2, #76]	@ 0x4c
 80038ba:	4311      	orrs	r1, r2
 80038bc:	687a      	ldr	r2, [r7, #4]
 80038be:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 80038c0:	430a      	orrs	r2, r1
 80038c2:	431a      	orrs	r2, r3
 80038c4:	687b      	ldr	r3, [r7, #4]
 80038c6:	681b      	ldr	r3, [r3, #0]
 80038c8:	f042 0201 	orr.w	r2, r2, #1
 80038cc:	611a      	str	r2, [r3, #16]
 80038ce:	e019      	b.n	8003904 <HAL_ADC_Init+0x318>
 80038d0:	20000008 	.word	0x20000008
 80038d4:	053e2d63 	.word	0x053e2d63
 80038d8:	50000100 	.word	0x50000100
 80038dc:	50000400 	.word	0x50000400
 80038e0:	50000500 	.word	0x50000500
 80038e4:	50000600 	.word	0x50000600
 80038e8:	50000300 	.word	0x50000300
 80038ec:	50000700 	.word	0x50000700
 80038f0:	fff04007 	.word	0xfff04007
                  );
      }
      else
      {
        /* Disable ADC oversampling scope on ADC group regular */
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 80038f4:	687b      	ldr	r3, [r7, #4]
 80038f6:	681b      	ldr	r3, [r3, #0]
 80038f8:	691a      	ldr	r2, [r3, #16]
 80038fa:	687b      	ldr	r3, [r7, #4]
 80038fc:	681b      	ldr	r3, [r3, #0]
 80038fe:	f022 0201 	bic.w	r2, r2, #1
 8003902:	611a      	str	r2, [r3, #16]
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 8003904:	687b      	ldr	r3, [r7, #4]
 8003906:	695b      	ldr	r3, [r3, #20]
 8003908:	2b01      	cmp	r3, #1
 800390a:	d10c      	bne.n	8003926 <HAL_ADC_Init+0x33a>
    {
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 800390c:	687b      	ldr	r3, [r7, #4]
 800390e:	681b      	ldr	r3, [r3, #0]
 8003910:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003912:	f023 010f 	bic.w	r1, r3, #15
 8003916:	687b      	ldr	r3, [r7, #4]
 8003918:	6a1b      	ldr	r3, [r3, #32]
 800391a:	1e5a      	subs	r2, r3, #1
 800391c:	687b      	ldr	r3, [r7, #4]
 800391e:	681b      	ldr	r3, [r3, #0]
 8003920:	430a      	orrs	r2, r1
 8003922:	631a      	str	r2, [r3, #48]	@ 0x30
 8003924:	e007      	b.n	8003936 <HAL_ADC_Init+0x34a>
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 8003926:	687b      	ldr	r3, [r7, #4]
 8003928:	681b      	ldr	r3, [r3, #0]
 800392a:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800392c:	687b      	ldr	r3, [r7, #4]
 800392e:	681b      	ldr	r3, [r3, #0]
 8003930:	f022 020f 	bic.w	r2, r2, #15
 8003934:	631a      	str	r2, [r3, #48]	@ 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 8003936:	687b      	ldr	r3, [r7, #4]
 8003938:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800393a:	f023 0303 	bic.w	r3, r3, #3
 800393e:	f043 0201 	orr.w	r2, r3, #1
 8003942:	687b      	ldr	r3, [r7, #4]
 8003944:	65da      	str	r2, [r3, #92]	@ 0x5c
 8003946:	e007      	b.n	8003958 <HAL_ADC_Init+0x36c>
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003948:	687b      	ldr	r3, [r7, #4]
 800394a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800394c:	f043 0210 	orr.w	r2, r3, #16
 8003950:	687b      	ldr	r3, [r7, #4]
 8003952:	65da      	str	r2, [r3, #92]	@ 0x5c

    tmp_hal_status = HAL_ERROR;
 8003954:	2301      	movs	r3, #1
 8003956:	77fb      	strb	r3, [r7, #31]
  }

  /* Return function status */
  return tmp_hal_status;
 8003958:	7ffb      	ldrb	r3, [r7, #31]
}
 800395a:	4618      	mov	r0, r3
 800395c:	3724      	adds	r7, #36	@ 0x24
 800395e:	46bd      	mov	sp, r7
 8003960:	bd90      	pop	{r4, r7, pc}
 8003962:	bf00      	nop

08003964 <HAL_ADC_Start>:
  *           if ADC is master, ADC is enabled and multimode conversion is started.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef *hadc)
{
 8003964:	b580      	push	{r7, lr}
 8003966:	b086      	sub	sp, #24
 8003968:	af00      	add	r7, sp, #0
 800396a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status;
#if defined(ADC_MULTIMODE_SUPPORT)
  const ADC_TypeDef *tmpADC_Master;
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 800396c:	687b      	ldr	r3, [r7, #4]
 800396e:	681b      	ldr	r3, [r3, #0]
 8003970:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8003974:	d004      	beq.n	8003980 <HAL_ADC_Start+0x1c>
 8003976:	687b      	ldr	r3, [r7, #4]
 8003978:	681b      	ldr	r3, [r3, #0]
 800397a:	4a67      	ldr	r2, [pc, #412]	@ (8003b18 <HAL_ADC_Start+0x1b4>)
 800397c:	4293      	cmp	r3, r2
 800397e:	d101      	bne.n	8003984 <HAL_ADC_Start+0x20>
 8003980:	4b66      	ldr	r3, [pc, #408]	@ (8003b1c <HAL_ADC_Start+0x1b8>)
 8003982:	e000      	b.n	8003986 <HAL_ADC_Start+0x22>
 8003984:	4b66      	ldr	r3, [pc, #408]	@ (8003b20 <HAL_ADC_Start+0x1bc>)
 8003986:	4618      	mov	r0, r3
 8003988:	f7ff fd3d 	bl	8003406 <LL_ADC_GetMultimode>
 800398c:	6138      	str	r0, [r7, #16]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Perform ADC enable and conversion start if no conversion is on going */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 800398e:	687b      	ldr	r3, [r7, #4]
 8003990:	681b      	ldr	r3, [r3, #0]
 8003992:	4618      	mov	r0, r3
 8003994:	f7ff fe03 	bl	800359e <LL_ADC_REG_IsConversionOngoing>
 8003998:	4603      	mov	r3, r0
 800399a:	2b00      	cmp	r3, #0
 800399c:	f040 80b4 	bne.w	8003b08 <HAL_ADC_Start+0x1a4>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 80039a0:	687b      	ldr	r3, [r7, #4]
 80039a2:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 80039a6:	2b01      	cmp	r3, #1
 80039a8:	d101      	bne.n	80039ae <HAL_ADC_Start+0x4a>
 80039aa:	2302      	movs	r3, #2
 80039ac:	e0af      	b.n	8003b0e <HAL_ADC_Start+0x1aa>
 80039ae:	687b      	ldr	r3, [r7, #4]
 80039b0:	2201      	movs	r2, #1
 80039b2:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

    /* Enable the ADC peripheral */
    tmp_hal_status = ADC_Enable(hadc);
 80039b6:	6878      	ldr	r0, [r7, #4]
 80039b8:	f000 fb36 	bl	8004028 <ADC_Enable>
 80039bc:	4603      	mov	r3, r0
 80039be:	75fb      	strb	r3, [r7, #23]

    /* Start conversion if ADC is effectively enabled */
    if (tmp_hal_status == HAL_OK)
 80039c0:	7dfb      	ldrb	r3, [r7, #23]
 80039c2:	2b00      	cmp	r3, #0
 80039c4:	f040 809b 	bne.w	8003afe <HAL_ADC_Start+0x19a>
    {
      /* Set ADC state                                                        */
      /* - Clear state bitfield related to regular group conversion results   */
      /* - Set state bitfield related to regular operation                    */
      ADC_STATE_CLR_SET(hadc->State,
 80039c8:	687b      	ldr	r3, [r7, #4]
 80039ca:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80039cc:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 80039d0:	f023 0301 	bic.w	r3, r3, #1
 80039d4:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 80039d8:	687b      	ldr	r3, [r7, #4]
 80039da:	65da      	str	r2, [r3, #92]	@ 0x5c

#if defined(ADC_MULTIMODE_SUPPORT)
      /* Reset HAL_ADC_STATE_MULTIMODE_SLAVE bit
        - if ADC instance is master or if multimode feature is not available
        - if multimode setting is disabled (ADC instance slave in independent mode) */
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 80039dc:	687b      	ldr	r3, [r7, #4]
 80039de:	681b      	ldr	r3, [r3, #0]
 80039e0:	4a4d      	ldr	r2, [pc, #308]	@ (8003b18 <HAL_ADC_Start+0x1b4>)
 80039e2:	4293      	cmp	r3, r2
 80039e4:	d009      	beq.n	80039fa <HAL_ADC_Start+0x96>
 80039e6:	687b      	ldr	r3, [r7, #4]
 80039e8:	681b      	ldr	r3, [r3, #0]
 80039ea:	4a4e      	ldr	r2, [pc, #312]	@ (8003b24 <HAL_ADC_Start+0x1c0>)
 80039ec:	4293      	cmp	r3, r2
 80039ee:	d002      	beq.n	80039f6 <HAL_ADC_Start+0x92>
 80039f0:	687b      	ldr	r3, [r7, #4]
 80039f2:	681b      	ldr	r3, [r3, #0]
 80039f4:	e003      	b.n	80039fe <HAL_ADC_Start+0x9a>
 80039f6:	4b4c      	ldr	r3, [pc, #304]	@ (8003b28 <HAL_ADC_Start+0x1c4>)
 80039f8:	e001      	b.n	80039fe <HAL_ADC_Start+0x9a>
 80039fa:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 80039fe:	687a      	ldr	r2, [r7, #4]
 8003a00:	6812      	ldr	r2, [r2, #0]
 8003a02:	4293      	cmp	r3, r2
 8003a04:	d002      	beq.n	8003a0c <HAL_ADC_Start+0xa8>
          || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8003a06:	693b      	ldr	r3, [r7, #16]
 8003a08:	2b00      	cmp	r3, #0
 8003a0a:	d105      	bne.n	8003a18 <HAL_ADC_Start+0xb4>
         )
      {
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8003a0c:	687b      	ldr	r3, [r7, #4]
 8003a0e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003a10:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 8003a14:	687b      	ldr	r3, [r7, #4]
 8003a16:	65da      	str	r2, [r3, #92]	@ 0x5c
      }
#endif /* ADC_MULTIMODE_SUPPORT */

      /* Set ADC error code */
      /* Check if a conversion is on going on ADC group injected */
      if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8003a18:	687b      	ldr	r3, [r7, #4]
 8003a1a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003a1c:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8003a20:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003a24:	d106      	bne.n	8003a34 <HAL_ADC_Start+0xd0>
      {
        /* Reset ADC error code fields related to regular conversions only */
        CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 8003a26:	687b      	ldr	r3, [r7, #4]
 8003a28:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003a2a:	f023 0206 	bic.w	r2, r3, #6
 8003a2e:	687b      	ldr	r3, [r7, #4]
 8003a30:	661a      	str	r2, [r3, #96]	@ 0x60
 8003a32:	e002      	b.n	8003a3a <HAL_ADC_Start+0xd6>
      }
      else
      {
        /* Reset all ADC error code fields */
        ADC_CLEAR_ERRORCODE(hadc);
 8003a34:	687b      	ldr	r3, [r7, #4]
 8003a36:	2200      	movs	r2, #0
 8003a38:	661a      	str	r2, [r3, #96]	@ 0x60
      }

      /* Clear ADC group regular conversion flag and overrun flag               */
      /* (To ensure of no unknown state from potential previous ADC operations) */
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 8003a3a:	687b      	ldr	r3, [r7, #4]
 8003a3c:	681b      	ldr	r3, [r3, #0]
 8003a3e:	221c      	movs	r2, #28
 8003a40:	601a      	str	r2, [r3, #0]

      /* Process unlocked */
      /* Unlock before starting ADC conversions: in case of potential         */
      /* interruption, to let the process to ADC IRQ Handler.                 */
      __HAL_UNLOCK(hadc);
 8003a42:	687b      	ldr	r3, [r7, #4]
 8003a44:	2200      	movs	r2, #0
 8003a46:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
      /* Case of multimode enabled (when multimode feature is available):     */
      /*  - if ADC is slave and dual regular conversions are enabled, ADC is  */
      /*    enabled only (conversion is not started),                         */
      /*  - if ADC is master, ADC is enabled and conversion is started.       */
#if defined(ADC_MULTIMODE_SUPPORT)
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8003a4a:	687b      	ldr	r3, [r7, #4]
 8003a4c:	681b      	ldr	r3, [r3, #0]
 8003a4e:	4a32      	ldr	r2, [pc, #200]	@ (8003b18 <HAL_ADC_Start+0x1b4>)
 8003a50:	4293      	cmp	r3, r2
 8003a52:	d009      	beq.n	8003a68 <HAL_ADC_Start+0x104>
 8003a54:	687b      	ldr	r3, [r7, #4]
 8003a56:	681b      	ldr	r3, [r3, #0]
 8003a58:	4a32      	ldr	r2, [pc, #200]	@ (8003b24 <HAL_ADC_Start+0x1c0>)
 8003a5a:	4293      	cmp	r3, r2
 8003a5c:	d002      	beq.n	8003a64 <HAL_ADC_Start+0x100>
 8003a5e:	687b      	ldr	r3, [r7, #4]
 8003a60:	681b      	ldr	r3, [r3, #0]
 8003a62:	e003      	b.n	8003a6c <HAL_ADC_Start+0x108>
 8003a64:	4b30      	ldr	r3, [pc, #192]	@ (8003b28 <HAL_ADC_Start+0x1c4>)
 8003a66:	e001      	b.n	8003a6c <HAL_ADC_Start+0x108>
 8003a68:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 8003a6c:	687a      	ldr	r2, [r7, #4]
 8003a6e:	6812      	ldr	r2, [r2, #0]
 8003a70:	4293      	cmp	r3, r2
 8003a72:	d008      	beq.n	8003a86 <HAL_ADC_Start+0x122>
          || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8003a74:	693b      	ldr	r3, [r7, #16]
 8003a76:	2b00      	cmp	r3, #0
 8003a78:	d005      	beq.n	8003a86 <HAL_ADC_Start+0x122>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 8003a7a:	693b      	ldr	r3, [r7, #16]
 8003a7c:	2b05      	cmp	r3, #5
 8003a7e:	d002      	beq.n	8003a86 <HAL_ADC_Start+0x122>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 8003a80:	693b      	ldr	r3, [r7, #16]
 8003a82:	2b09      	cmp	r3, #9
 8003a84:	d114      	bne.n	8003ab0 <HAL_ADC_Start+0x14c>
         )
      {
        /* ADC instance is not a multimode slave instance with multimode regular conversions enabled */
        if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_JAUTO) != 0UL)
 8003a86:	687b      	ldr	r3, [r7, #4]
 8003a88:	681b      	ldr	r3, [r3, #0]
 8003a8a:	68db      	ldr	r3, [r3, #12]
 8003a8c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003a90:	2b00      	cmp	r3, #0
 8003a92:	d007      	beq.n	8003aa4 <HAL_ADC_Start+0x140>
        {
          ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8003a94:	687b      	ldr	r3, [r7, #4]
 8003a96:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003a98:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 8003a9c:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 8003aa0:	687b      	ldr	r3, [r7, #4]
 8003aa2:	65da      	str	r2, [r3, #92]	@ 0x5c
        }

        /* Start ADC group regular conversion */
        LL_ADC_REG_StartConversion(hadc->Instance);
 8003aa4:	687b      	ldr	r3, [r7, #4]
 8003aa6:	681b      	ldr	r3, [r3, #0]
 8003aa8:	4618      	mov	r0, r3
 8003aaa:	f7ff fd64 	bl	8003576 <LL_ADC_REG_StartConversion>
 8003aae:	e02d      	b.n	8003b0c <HAL_ADC_Start+0x1a8>
      }
      else
      {
        /* ADC instance is a multimode slave instance with multimode regular conversions enabled */
        SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8003ab0:	687b      	ldr	r3, [r7, #4]
 8003ab2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003ab4:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 8003ab8:	687b      	ldr	r3, [r7, #4]
 8003aba:	65da      	str	r2, [r3, #92]	@ 0x5c
        /* if Master ADC JAUTO bit is set, update Slave State in setting
           HAL_ADC_STATE_INJ_BUSY bit and in resetting HAL_ADC_STATE_INJ_EOC bit */
        tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
 8003abc:	687b      	ldr	r3, [r7, #4]
 8003abe:	681b      	ldr	r3, [r3, #0]
 8003ac0:	4a15      	ldr	r2, [pc, #84]	@ (8003b18 <HAL_ADC_Start+0x1b4>)
 8003ac2:	4293      	cmp	r3, r2
 8003ac4:	d009      	beq.n	8003ada <HAL_ADC_Start+0x176>
 8003ac6:	687b      	ldr	r3, [r7, #4]
 8003ac8:	681b      	ldr	r3, [r3, #0]
 8003aca:	4a16      	ldr	r2, [pc, #88]	@ (8003b24 <HAL_ADC_Start+0x1c0>)
 8003acc:	4293      	cmp	r3, r2
 8003ace:	d002      	beq.n	8003ad6 <HAL_ADC_Start+0x172>
 8003ad0:	687b      	ldr	r3, [r7, #4]
 8003ad2:	681b      	ldr	r3, [r3, #0]
 8003ad4:	e003      	b.n	8003ade <HAL_ADC_Start+0x17a>
 8003ad6:	4b14      	ldr	r3, [pc, #80]	@ (8003b28 <HAL_ADC_Start+0x1c4>)
 8003ad8:	e001      	b.n	8003ade <HAL_ADC_Start+0x17a>
 8003ada:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 8003ade:	60fb      	str	r3, [r7, #12]
        if (READ_BIT(tmpADC_Master->CFGR, ADC_CFGR_JAUTO) != 0UL)
 8003ae0:	68fb      	ldr	r3, [r7, #12]
 8003ae2:	68db      	ldr	r3, [r3, #12]
 8003ae4:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003ae8:	2b00      	cmp	r3, #0
 8003aea:	d00f      	beq.n	8003b0c <HAL_ADC_Start+0x1a8>
        {
          ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8003aec:	687b      	ldr	r3, [r7, #4]
 8003aee:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003af0:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 8003af4:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 8003af8:	687b      	ldr	r3, [r7, #4]
 8003afa:	65da      	str	r2, [r3, #92]	@ 0x5c
 8003afc:	e006      	b.n	8003b0c <HAL_ADC_Start+0x1a8>
#endif /* ADC_MULTIMODE_SUPPORT */
    }
    else
    {
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 8003afe:	687b      	ldr	r3, [r7, #4]
 8003b00:	2200      	movs	r2, #0
 8003b02:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
 8003b06:	e001      	b.n	8003b0c <HAL_ADC_Start+0x1a8>
    }
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 8003b08:	2302      	movs	r3, #2
 8003b0a:	75fb      	strb	r3, [r7, #23]
  }

  /* Return function status */
  return tmp_hal_status;
 8003b0c:	7dfb      	ldrb	r3, [r7, #23]
}
 8003b0e:	4618      	mov	r0, r3
 8003b10:	3718      	adds	r7, #24
 8003b12:	46bd      	mov	sp, r7
 8003b14:	bd80      	pop	{r7, pc}
 8003b16:	bf00      	nop
 8003b18:	50000100 	.word	0x50000100
 8003b1c:	50000300 	.word	0x50000300
 8003b20:	50000700 	.word	0x50000700
 8003b24:	50000500 	.word	0x50000500
 8003b28:	50000400 	.word	0x50000400

08003b2c <HAL_ADC_IRQHandler>:
  * @brief  Handle ADC interrupt request.
  * @param hadc ADC handle
  * @retval None
  */
void HAL_ADC_IRQHandler(ADC_HandleTypeDef *hadc)
{
 8003b2c:	b580      	push	{r7, lr}
 8003b2e:	b08a      	sub	sp, #40	@ 0x28
 8003b30:	af00      	add	r7, sp, #0
 8003b32:	6078      	str	r0, [r7, #4]
  uint32_t overrun_error = 0UL; /* flag set if overrun occurrence has to be considered as an error */
 8003b34:	2300      	movs	r3, #0
 8003b36:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t tmp_isr = hadc->Instance->ISR;
 8003b38:	687b      	ldr	r3, [r7, #4]
 8003b3a:	681b      	ldr	r3, [r3, #0]
 8003b3c:	681b      	ldr	r3, [r3, #0]
 8003b3e:	61fb      	str	r3, [r7, #28]
  uint32_t tmp_ier = hadc->Instance->IER;
 8003b40:	687b      	ldr	r3, [r7, #4]
 8003b42:	681b      	ldr	r3, [r3, #0]
 8003b44:	685b      	ldr	r3, [r3, #4]
 8003b46:	61bb      	str	r3, [r7, #24]
  uint32_t tmp_adc_inj_is_trigger_source_sw_start;
  uint32_t tmp_adc_reg_is_trigger_source_sw_start;
  uint32_t tmp_cfgr;
#if defined(ADC_MULTIMODE_SUPPORT)
  const ADC_TypeDef *tmpADC_Master;
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8003b48:	687b      	ldr	r3, [r7, #4]
 8003b4a:	681b      	ldr	r3, [r3, #0]
 8003b4c:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8003b50:	d004      	beq.n	8003b5c <HAL_ADC_IRQHandler+0x30>
 8003b52:	687b      	ldr	r3, [r7, #4]
 8003b54:	681b      	ldr	r3, [r3, #0]
 8003b56:	4a8e      	ldr	r2, [pc, #568]	@ (8003d90 <HAL_ADC_IRQHandler+0x264>)
 8003b58:	4293      	cmp	r3, r2
 8003b5a:	d101      	bne.n	8003b60 <HAL_ADC_IRQHandler+0x34>
 8003b5c:	4b8d      	ldr	r3, [pc, #564]	@ (8003d94 <HAL_ADC_IRQHandler+0x268>)
 8003b5e:	e000      	b.n	8003b62 <HAL_ADC_IRQHandler+0x36>
 8003b60:	4b8d      	ldr	r3, [pc, #564]	@ (8003d98 <HAL_ADC_IRQHandler+0x26c>)
 8003b62:	4618      	mov	r0, r3
 8003b64:	f7ff fc4f 	bl	8003406 <LL_ADC_GetMultimode>
 8003b68:	6178      	str	r0, [r7, #20]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));

  /* ========== Check End of Sampling flag for ADC group regular ========== */
  if (((tmp_isr & ADC_FLAG_EOSMP) == ADC_FLAG_EOSMP) && ((tmp_ier & ADC_IT_EOSMP) == ADC_IT_EOSMP))
 8003b6a:	69fb      	ldr	r3, [r7, #28]
 8003b6c:	f003 0302 	and.w	r3, r3, #2
 8003b70:	2b00      	cmp	r3, #0
 8003b72:	d017      	beq.n	8003ba4 <HAL_ADC_IRQHandler+0x78>
 8003b74:	69bb      	ldr	r3, [r7, #24]
 8003b76:	f003 0302 	and.w	r3, r3, #2
 8003b7a:	2b00      	cmp	r3, #0
 8003b7c:	d012      	beq.n	8003ba4 <HAL_ADC_IRQHandler+0x78>
  {
    /* Update state machine on end of sampling status if not in error state */
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8003b7e:	687b      	ldr	r3, [r7, #4]
 8003b80:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003b82:	f003 0310 	and.w	r3, r3, #16
 8003b86:	2b00      	cmp	r3, #0
 8003b88:	d105      	bne.n	8003b96 <HAL_ADC_IRQHandler+0x6a>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOSMP);
 8003b8a:	687b      	ldr	r3, [r7, #4]
 8003b8c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003b8e:	f443 6200 	orr.w	r2, r3, #2048	@ 0x800
 8003b92:	687b      	ldr	r3, [r7, #4]
 8003b94:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* End Of Sampling callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->EndOfSamplingCallback(hadc);
#else
    HAL_ADCEx_EndOfSamplingCallback(hadc);
 8003b96:	6878      	ldr	r0, [r7, #4]
 8003b98:	f000 fe66 	bl	8004868 <HAL_ADCEx_EndOfSamplingCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear regular group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOSMP);
 8003b9c:	687b      	ldr	r3, [r7, #4]
 8003b9e:	681b      	ldr	r3, [r3, #0]
 8003ba0:	2202      	movs	r2, #2
 8003ba2:	601a      	str	r2, [r3, #0]
  }

  /* ====== Check ADC group regular end of unitary conversion sequence conversions ===== */
  if ((((tmp_isr & ADC_FLAG_EOC) == ADC_FLAG_EOC) && ((tmp_ier & ADC_IT_EOC) == ADC_IT_EOC)) ||
 8003ba4:	69fb      	ldr	r3, [r7, #28]
 8003ba6:	f003 0304 	and.w	r3, r3, #4
 8003baa:	2b00      	cmp	r3, #0
 8003bac:	d004      	beq.n	8003bb8 <HAL_ADC_IRQHandler+0x8c>
 8003bae:	69bb      	ldr	r3, [r7, #24]
 8003bb0:	f003 0304 	and.w	r3, r3, #4
 8003bb4:	2b00      	cmp	r3, #0
 8003bb6:	d10b      	bne.n	8003bd0 <HAL_ADC_IRQHandler+0xa4>
      (((tmp_isr & ADC_FLAG_EOS) == ADC_FLAG_EOS) && ((tmp_ier & ADC_IT_EOS) == ADC_IT_EOS)))
 8003bb8:	69fb      	ldr	r3, [r7, #28]
 8003bba:	f003 0308 	and.w	r3, r3, #8
  if ((((tmp_isr & ADC_FLAG_EOC) == ADC_FLAG_EOC) && ((tmp_ier & ADC_IT_EOC) == ADC_IT_EOC)) ||
 8003bbe:	2b00      	cmp	r3, #0
 8003bc0:	f000 8094 	beq.w	8003cec <HAL_ADC_IRQHandler+0x1c0>
      (((tmp_isr & ADC_FLAG_EOS) == ADC_FLAG_EOS) && ((tmp_ier & ADC_IT_EOS) == ADC_IT_EOS)))
 8003bc4:	69bb      	ldr	r3, [r7, #24]
 8003bc6:	f003 0308 	and.w	r3, r3, #8
 8003bca:	2b00      	cmp	r3, #0
 8003bcc:	f000 808e 	beq.w	8003cec <HAL_ADC_IRQHandler+0x1c0>
  {
    /* Update state machine on conversion status if not in error state */
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8003bd0:	687b      	ldr	r3, [r7, #4]
 8003bd2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003bd4:	f003 0310 	and.w	r3, r3, #16
 8003bd8:	2b00      	cmp	r3, #0
 8003bda:	d105      	bne.n	8003be8 <HAL_ADC_IRQHandler+0xbc>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8003bdc:	687b      	ldr	r3, [r7, #4]
 8003bde:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003be0:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 8003be4:	687b      	ldr	r3, [r7, #4]
 8003be6:	65da      	str	r2, [r3, #92]	@ 0x5c
    }

    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going         */
    /* to disable interruption.                                               */
    if (LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 8003be8:	687b      	ldr	r3, [r7, #4]
 8003bea:	681b      	ldr	r3, [r3, #0]
 8003bec:	4618      	mov	r0, r3
 8003bee:	f7ff fbe4 	bl	80033ba <LL_ADC_REG_IsTriggerSourceSWStart>
 8003bf2:	4603      	mov	r3, r0
 8003bf4:	2b00      	cmp	r3, #0
 8003bf6:	d072      	beq.n	8003cde <HAL_ADC_IRQHandler+0x1b2>
    {
      /* Get relevant register CFGR in ADC instance of ADC master or slave    */
      /* in function of multimode state (for devices with multimode           */
      /* available).                                                          */
#if defined(ADC_MULTIMODE_SUPPORT)
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8003bf8:	687b      	ldr	r3, [r7, #4]
 8003bfa:	681b      	ldr	r3, [r3, #0]
 8003bfc:	4a64      	ldr	r2, [pc, #400]	@ (8003d90 <HAL_ADC_IRQHandler+0x264>)
 8003bfe:	4293      	cmp	r3, r2
 8003c00:	d009      	beq.n	8003c16 <HAL_ADC_IRQHandler+0xea>
 8003c02:	687b      	ldr	r3, [r7, #4]
 8003c04:	681b      	ldr	r3, [r3, #0]
 8003c06:	4a65      	ldr	r2, [pc, #404]	@ (8003d9c <HAL_ADC_IRQHandler+0x270>)
 8003c08:	4293      	cmp	r3, r2
 8003c0a:	d002      	beq.n	8003c12 <HAL_ADC_IRQHandler+0xe6>
 8003c0c:	687b      	ldr	r3, [r7, #4]
 8003c0e:	681b      	ldr	r3, [r3, #0]
 8003c10:	e003      	b.n	8003c1a <HAL_ADC_IRQHandler+0xee>
 8003c12:	4b63      	ldr	r3, [pc, #396]	@ (8003da0 <HAL_ADC_IRQHandler+0x274>)
 8003c14:	e001      	b.n	8003c1a <HAL_ADC_IRQHandler+0xee>
 8003c16:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 8003c1a:	687a      	ldr	r2, [r7, #4]
 8003c1c:	6812      	ldr	r2, [r2, #0]
 8003c1e:	4293      	cmp	r3, r2
 8003c20:	d008      	beq.n	8003c34 <HAL_ADC_IRQHandler+0x108>
          || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8003c22:	697b      	ldr	r3, [r7, #20]
 8003c24:	2b00      	cmp	r3, #0
 8003c26:	d005      	beq.n	8003c34 <HAL_ADC_IRQHandler+0x108>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 8003c28:	697b      	ldr	r3, [r7, #20]
 8003c2a:	2b05      	cmp	r3, #5
 8003c2c:	d002      	beq.n	8003c34 <HAL_ADC_IRQHandler+0x108>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 8003c2e:	697b      	ldr	r3, [r7, #20]
 8003c30:	2b09      	cmp	r3, #9
 8003c32:	d104      	bne.n	8003c3e <HAL_ADC_IRQHandler+0x112>
         )
      {
        /* check CONT bit directly in handle ADC CFGR register */
        tmp_cfgr = READ_REG(hadc->Instance->CFGR);
 8003c34:	687b      	ldr	r3, [r7, #4]
 8003c36:	681b      	ldr	r3, [r3, #0]
 8003c38:	68db      	ldr	r3, [r3, #12]
 8003c3a:	623b      	str	r3, [r7, #32]
 8003c3c:	e014      	b.n	8003c68 <HAL_ADC_IRQHandler+0x13c>
      }
      else
      {
        /* else need to check Master ADC CONT bit */
        tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
 8003c3e:	687b      	ldr	r3, [r7, #4]
 8003c40:	681b      	ldr	r3, [r3, #0]
 8003c42:	4a53      	ldr	r2, [pc, #332]	@ (8003d90 <HAL_ADC_IRQHandler+0x264>)
 8003c44:	4293      	cmp	r3, r2
 8003c46:	d009      	beq.n	8003c5c <HAL_ADC_IRQHandler+0x130>
 8003c48:	687b      	ldr	r3, [r7, #4]
 8003c4a:	681b      	ldr	r3, [r3, #0]
 8003c4c:	4a53      	ldr	r2, [pc, #332]	@ (8003d9c <HAL_ADC_IRQHandler+0x270>)
 8003c4e:	4293      	cmp	r3, r2
 8003c50:	d002      	beq.n	8003c58 <HAL_ADC_IRQHandler+0x12c>
 8003c52:	687b      	ldr	r3, [r7, #4]
 8003c54:	681b      	ldr	r3, [r3, #0]
 8003c56:	e003      	b.n	8003c60 <HAL_ADC_IRQHandler+0x134>
 8003c58:	4b51      	ldr	r3, [pc, #324]	@ (8003da0 <HAL_ADC_IRQHandler+0x274>)
 8003c5a:	e001      	b.n	8003c60 <HAL_ADC_IRQHandler+0x134>
 8003c5c:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 8003c60:	613b      	str	r3, [r7, #16]
        tmp_cfgr = READ_REG(tmpADC_Master->CFGR);
 8003c62:	693b      	ldr	r3, [r7, #16]
 8003c64:	68db      	ldr	r3, [r3, #12]
 8003c66:	623b      	str	r3, [r7, #32]
#else
      tmp_cfgr = READ_REG(hadc->Instance->CFGR);
#endif /* ADC_MULTIMODE_SUPPORT */

      /* Carry on if continuous mode is disabled */
      if (READ_BIT(tmp_cfgr, ADC_CFGR_CONT) != ADC_CFGR_CONT)
 8003c68:	6a3b      	ldr	r3, [r7, #32]
 8003c6a:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8003c6e:	2b00      	cmp	r3, #0
 8003c70:	d135      	bne.n	8003cde <HAL_ADC_IRQHandler+0x1b2>
      {
        /* If End of Sequence is reached, disable interrupts */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS))
 8003c72:	687b      	ldr	r3, [r7, #4]
 8003c74:	681b      	ldr	r3, [r3, #0]
 8003c76:	681b      	ldr	r3, [r3, #0]
 8003c78:	f003 0308 	and.w	r3, r3, #8
 8003c7c:	2b08      	cmp	r3, #8
 8003c7e:	d12e      	bne.n	8003cde <HAL_ADC_IRQHandler+0x1b2>
        {
          /* Allowed to modify bits ADC_IT_EOC/ADC_IT_EOS only if bit         */
          /* ADSTART==0 (no conversion on going)                              */
          if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8003c80:	687b      	ldr	r3, [r7, #4]
 8003c82:	681b      	ldr	r3, [r3, #0]
 8003c84:	4618      	mov	r0, r3
 8003c86:	f7ff fc8a 	bl	800359e <LL_ADC_REG_IsConversionOngoing>
 8003c8a:	4603      	mov	r3, r0
 8003c8c:	2b00      	cmp	r3, #0
 8003c8e:	d11a      	bne.n	8003cc6 <HAL_ADC_IRQHandler+0x19a>
          {
            /* Disable ADC end of sequence conversion interrupt */
            /* Note: Overrun interrupt was enabled with EOC interrupt in      */
            /* HAL_Start_IT(), but is not disabled here because can be used   */
            /* by overrun IRQ process below.                                  */
            __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC | ADC_IT_EOS);
 8003c90:	687b      	ldr	r3, [r7, #4]
 8003c92:	681b      	ldr	r3, [r3, #0]
 8003c94:	685a      	ldr	r2, [r3, #4]
 8003c96:	687b      	ldr	r3, [r7, #4]
 8003c98:	681b      	ldr	r3, [r3, #0]
 8003c9a:	f022 020c 	bic.w	r2, r2, #12
 8003c9e:	605a      	str	r2, [r3, #4]

            /* Set ADC state */
            CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8003ca0:	687b      	ldr	r3, [r7, #4]
 8003ca2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003ca4:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8003ca8:	687b      	ldr	r3, [r7, #4]
 8003caa:	65da      	str	r2, [r3, #92]	@ 0x5c

            if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 8003cac:	687b      	ldr	r3, [r7, #4]
 8003cae:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003cb0:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8003cb4:	2b00      	cmp	r3, #0
 8003cb6:	d112      	bne.n	8003cde <HAL_ADC_IRQHandler+0x1b2>
            {
              SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8003cb8:	687b      	ldr	r3, [r7, #4]
 8003cba:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003cbc:	f043 0201 	orr.w	r2, r3, #1
 8003cc0:	687b      	ldr	r3, [r7, #4]
 8003cc2:	65da      	str	r2, [r3, #92]	@ 0x5c
 8003cc4:	e00b      	b.n	8003cde <HAL_ADC_IRQHandler+0x1b2>
            }
          }
          else
          {
            /* Change ADC state to error state */
            SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003cc6:	687b      	ldr	r3, [r7, #4]
 8003cc8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003cca:	f043 0210 	orr.w	r2, r3, #16
 8003cce:	687b      	ldr	r3, [r7, #4]
 8003cd0:	65da      	str	r2, [r3, #92]	@ 0x5c

            /* Set ADC error code to ADC peripheral internal error */
            SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003cd2:	687b      	ldr	r3, [r7, #4]
 8003cd4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003cd6:	f043 0201 	orr.w	r2, r3, #1
 8003cda:	687b      	ldr	r3, [r7, #4]
 8003cdc:	661a      	str	r2, [r3, #96]	@ 0x60
    /*       possibility to use:                                              */
    /*        " if ( __HAL_ADC_GET_FLAG(&hadc, ADC_FLAG_EOS)) "               */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8003cde:	6878      	ldr	r0, [r7, #4]
 8003ce0:	f000 f984 	bl	8003fec <HAL_ADC_ConvCpltCallback>
    /* Clear regular group conversion flag */
    /* Note: in case of overrun set to ADC_OVR_DATA_PRESERVED, end of         */
    /*       conversion flags clear induces the release of the preserved data.*/
    /*       Therefore, if the preserved data value is needed, it must be     */
    /*       read preliminarily into HAL_ADC_ConvCpltCallback().              */
    __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS));
 8003ce4:	687b      	ldr	r3, [r7, #4]
 8003ce6:	681b      	ldr	r3, [r3, #0]
 8003ce8:	220c      	movs	r2, #12
 8003cea:	601a      	str	r2, [r3, #0]
  }

  /* ====== Check ADC group injected end of unitary conversion sequence conversions ===== */
  if ((((tmp_isr & ADC_FLAG_JEOC) == ADC_FLAG_JEOC) && ((tmp_ier & ADC_IT_JEOC) == ADC_IT_JEOC)) ||
 8003cec:	69fb      	ldr	r3, [r7, #28]
 8003cee:	f003 0320 	and.w	r3, r3, #32
 8003cf2:	2b00      	cmp	r3, #0
 8003cf4:	d004      	beq.n	8003d00 <HAL_ADC_IRQHandler+0x1d4>
 8003cf6:	69bb      	ldr	r3, [r7, #24]
 8003cf8:	f003 0320 	and.w	r3, r3, #32
 8003cfc:	2b00      	cmp	r3, #0
 8003cfe:	d10b      	bne.n	8003d18 <HAL_ADC_IRQHandler+0x1ec>
      (((tmp_isr & ADC_FLAG_JEOS) == ADC_FLAG_JEOS) && ((tmp_ier & ADC_IT_JEOS) == ADC_IT_JEOS)))
 8003d00:	69fb      	ldr	r3, [r7, #28]
 8003d02:	f003 0340 	and.w	r3, r3, #64	@ 0x40
  if ((((tmp_isr & ADC_FLAG_JEOC) == ADC_FLAG_JEOC) && ((tmp_ier & ADC_IT_JEOC) == ADC_IT_JEOC)) ||
 8003d06:	2b00      	cmp	r3, #0
 8003d08:	f000 80b3 	beq.w	8003e72 <HAL_ADC_IRQHandler+0x346>
      (((tmp_isr & ADC_FLAG_JEOS) == ADC_FLAG_JEOS) && ((tmp_ier & ADC_IT_JEOS) == ADC_IT_JEOS)))
 8003d0c:	69bb      	ldr	r3, [r7, #24]
 8003d0e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003d12:	2b00      	cmp	r3, #0
 8003d14:	f000 80ad 	beq.w	8003e72 <HAL_ADC_IRQHandler+0x346>
  {
    /* Update state machine on conversion status if not in error state */
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8003d18:	687b      	ldr	r3, [r7, #4]
 8003d1a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003d1c:	f003 0310 	and.w	r3, r3, #16
 8003d20:	2b00      	cmp	r3, #0
 8003d22:	d105      	bne.n	8003d30 <HAL_ADC_IRQHandler+0x204>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_INJ_EOC);
 8003d24:	687b      	ldr	r3, [r7, #4]
 8003d26:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003d28:	f443 5200 	orr.w	r2, r3, #8192	@ 0x2000
 8003d2c:	687b      	ldr	r3, [r7, #4]
 8003d2e:	65da      	str	r2, [r3, #92]	@ 0x5c
    }

    /* Retrieve ADC configuration */
    tmp_adc_inj_is_trigger_source_sw_start = LL_ADC_INJ_IsTriggerSourceSWStart(hadc->Instance);
 8003d30:	687b      	ldr	r3, [r7, #4]
 8003d32:	681b      	ldr	r3, [r3, #0]
 8003d34:	4618      	mov	r0, r3
 8003d36:	f7ff fb53 	bl	80033e0 <LL_ADC_INJ_IsTriggerSourceSWStart>
 8003d3a:	60f8      	str	r0, [r7, #12]
    tmp_adc_reg_is_trigger_source_sw_start = LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance);
 8003d3c:	687b      	ldr	r3, [r7, #4]
 8003d3e:	681b      	ldr	r3, [r3, #0]
 8003d40:	4618      	mov	r0, r3
 8003d42:	f7ff fb3a 	bl	80033ba <LL_ADC_REG_IsTriggerSourceSWStart>
 8003d46:	60b8      	str	r0, [r7, #8]
    /* Get relevant register CFGR in ADC instance of ADC master or slave  */
    /* in function of multimode state (for devices with multimode         */
    /* available).                                                        */
#if defined(ADC_MULTIMODE_SUPPORT)
    if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8003d48:	687b      	ldr	r3, [r7, #4]
 8003d4a:	681b      	ldr	r3, [r3, #0]
 8003d4c:	4a10      	ldr	r2, [pc, #64]	@ (8003d90 <HAL_ADC_IRQHandler+0x264>)
 8003d4e:	4293      	cmp	r3, r2
 8003d50:	d009      	beq.n	8003d66 <HAL_ADC_IRQHandler+0x23a>
 8003d52:	687b      	ldr	r3, [r7, #4]
 8003d54:	681b      	ldr	r3, [r3, #0]
 8003d56:	4a11      	ldr	r2, [pc, #68]	@ (8003d9c <HAL_ADC_IRQHandler+0x270>)
 8003d58:	4293      	cmp	r3, r2
 8003d5a:	d002      	beq.n	8003d62 <HAL_ADC_IRQHandler+0x236>
 8003d5c:	687b      	ldr	r3, [r7, #4]
 8003d5e:	681b      	ldr	r3, [r3, #0]
 8003d60:	e003      	b.n	8003d6a <HAL_ADC_IRQHandler+0x23e>
 8003d62:	4b0f      	ldr	r3, [pc, #60]	@ (8003da0 <HAL_ADC_IRQHandler+0x274>)
 8003d64:	e001      	b.n	8003d6a <HAL_ADC_IRQHandler+0x23e>
 8003d66:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 8003d6a:	687a      	ldr	r2, [r7, #4]
 8003d6c:	6812      	ldr	r2, [r2, #0]
 8003d6e:	4293      	cmp	r3, r2
 8003d70:	d008      	beq.n	8003d84 <HAL_ADC_IRQHandler+0x258>
        || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8003d72:	697b      	ldr	r3, [r7, #20]
 8003d74:	2b00      	cmp	r3, #0
 8003d76:	d005      	beq.n	8003d84 <HAL_ADC_IRQHandler+0x258>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_REG_SIMULT)
 8003d78:	697b      	ldr	r3, [r7, #20]
 8003d7a:	2b06      	cmp	r3, #6
 8003d7c:	d002      	beq.n	8003d84 <HAL_ADC_IRQHandler+0x258>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_REG_INTERL)
 8003d7e:	697b      	ldr	r3, [r7, #20]
 8003d80:	2b07      	cmp	r3, #7
 8003d82:	d10f      	bne.n	8003da4 <HAL_ADC_IRQHandler+0x278>
       )
    {
      tmp_cfgr = READ_REG(hadc->Instance->CFGR);
 8003d84:	687b      	ldr	r3, [r7, #4]
 8003d86:	681b      	ldr	r3, [r3, #0]
 8003d88:	68db      	ldr	r3, [r3, #12]
 8003d8a:	623b      	str	r3, [r7, #32]
 8003d8c:	e01f      	b.n	8003dce <HAL_ADC_IRQHandler+0x2a2>
 8003d8e:	bf00      	nop
 8003d90:	50000100 	.word	0x50000100
 8003d94:	50000300 	.word	0x50000300
 8003d98:	50000700 	.word	0x50000700
 8003d9c:	50000500 	.word	0x50000500
 8003da0:	50000400 	.word	0x50000400
    }
    else
    {
      tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
 8003da4:	687b      	ldr	r3, [r7, #4]
 8003da6:	681b      	ldr	r3, [r3, #0]
 8003da8:	4a8b      	ldr	r2, [pc, #556]	@ (8003fd8 <HAL_ADC_IRQHandler+0x4ac>)
 8003daa:	4293      	cmp	r3, r2
 8003dac:	d009      	beq.n	8003dc2 <HAL_ADC_IRQHandler+0x296>
 8003dae:	687b      	ldr	r3, [r7, #4]
 8003db0:	681b      	ldr	r3, [r3, #0]
 8003db2:	4a8a      	ldr	r2, [pc, #552]	@ (8003fdc <HAL_ADC_IRQHandler+0x4b0>)
 8003db4:	4293      	cmp	r3, r2
 8003db6:	d002      	beq.n	8003dbe <HAL_ADC_IRQHandler+0x292>
 8003db8:	687b      	ldr	r3, [r7, #4]
 8003dba:	681b      	ldr	r3, [r3, #0]
 8003dbc:	e003      	b.n	8003dc6 <HAL_ADC_IRQHandler+0x29a>
 8003dbe:	4b88      	ldr	r3, [pc, #544]	@ (8003fe0 <HAL_ADC_IRQHandler+0x4b4>)
 8003dc0:	e001      	b.n	8003dc6 <HAL_ADC_IRQHandler+0x29a>
 8003dc2:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 8003dc6:	613b      	str	r3, [r7, #16]
      tmp_cfgr = READ_REG(tmpADC_Master->CFGR);
 8003dc8:	693b      	ldr	r3, [r7, #16]
 8003dca:	68db      	ldr	r3, [r3, #12]
 8003dcc:	623b      	str	r3, [r7, #32]
    /* Disable interruption if no further conversion upcoming by injected     */
    /* external trigger or by automatic injected conversion with regular      */
    /* group having no further conversion upcoming (same conditions as        */
    /* regular group interruption disabling above),                           */
    /* and if injected scan sequence is completed.                            */
    if (tmp_adc_inj_is_trigger_source_sw_start != 0UL)
 8003dce:	68fb      	ldr	r3, [r7, #12]
 8003dd0:	2b00      	cmp	r3, #0
 8003dd2:	d047      	beq.n	8003e64 <HAL_ADC_IRQHandler+0x338>
    {
      if ((READ_BIT(tmp_cfgr, ADC_CFGR_JAUTO) == 0UL) ||
 8003dd4:	6a3b      	ldr	r3, [r7, #32]
 8003dd6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003dda:	2b00      	cmp	r3, #0
 8003ddc:	d007      	beq.n	8003dee <HAL_ADC_IRQHandler+0x2c2>
 8003dde:	68bb      	ldr	r3, [r7, #8]
 8003de0:	2b00      	cmp	r3, #0
 8003de2:	d03f      	beq.n	8003e64 <HAL_ADC_IRQHandler+0x338>
          ((tmp_adc_reg_is_trigger_source_sw_start != 0UL) &&
           (READ_BIT(tmp_cfgr, ADC_CFGR_CONT) == 0UL)))
 8003de4:	6a3b      	ldr	r3, [r7, #32]
 8003de6:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
          ((tmp_adc_reg_is_trigger_source_sw_start != 0UL) &&
 8003dea:	2b00      	cmp	r3, #0
 8003dec:	d13a      	bne.n	8003e64 <HAL_ADC_IRQHandler+0x338>
      {
        /* If End of Sequence is reached, disable interrupts */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOS))
 8003dee:	687b      	ldr	r3, [r7, #4]
 8003df0:	681b      	ldr	r3, [r3, #0]
 8003df2:	681b      	ldr	r3, [r3, #0]
 8003df4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003df8:	2b40      	cmp	r3, #64	@ 0x40
 8003dfa:	d133      	bne.n	8003e64 <HAL_ADC_IRQHandler+0x338>
          /* when the last context has been fully processed, JSQR is reset      */
          /* by the hardware. Even if no injected conversion is planned to come */
          /* (queue empty, triggers are ignored), it can start again            */
          /* immediately after setting a new context (JADSTART is still set).   */
          /* Therefore, state of HAL ADC injected group is kept to busy.        */
          if (READ_BIT(tmp_cfgr, ADC_CFGR_JQM) == 0UL)
 8003dfc:	6a3b      	ldr	r3, [r7, #32]
 8003dfe:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8003e02:	2b00      	cmp	r3, #0
 8003e04:	d12e      	bne.n	8003e64 <HAL_ADC_IRQHandler+0x338>
          {
            /* Allowed to modify bits ADC_IT_JEOC/ADC_IT_JEOS only if bit       */
            /* JADSTART==0 (no conversion on going)                             */
            if (LL_ADC_INJ_IsConversionOngoing(hadc->Instance) == 0UL)
 8003e06:	687b      	ldr	r3, [r7, #4]
 8003e08:	681b      	ldr	r3, [r3, #0]
 8003e0a:	4618      	mov	r0, r3
 8003e0c:	f7ff fbda 	bl	80035c4 <LL_ADC_INJ_IsConversionOngoing>
 8003e10:	4603      	mov	r3, r0
 8003e12:	2b00      	cmp	r3, #0
 8003e14:	d11a      	bne.n	8003e4c <HAL_ADC_IRQHandler+0x320>
            {
              /* Disable ADC end of sequence conversion interrupt  */
              __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC | ADC_IT_JEOS);
 8003e16:	687b      	ldr	r3, [r7, #4]
 8003e18:	681b      	ldr	r3, [r3, #0]
 8003e1a:	685a      	ldr	r2, [r3, #4]
 8003e1c:	687b      	ldr	r3, [r7, #4]
 8003e1e:	681b      	ldr	r3, [r3, #0]
 8003e20:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 8003e24:	605a      	str	r2, [r3, #4]

              /* Set ADC state */
              CLEAR_BIT(hadc->State, HAL_ADC_STATE_INJ_BUSY);
 8003e26:	687b      	ldr	r3, [r7, #4]
 8003e28:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003e2a:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8003e2e:	687b      	ldr	r3, [r7, #4]
 8003e30:	65da      	str	r2, [r3, #92]	@ 0x5c

              if ((hadc->State & HAL_ADC_STATE_REG_BUSY) == 0UL)
 8003e32:	687b      	ldr	r3, [r7, #4]
 8003e34:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003e36:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003e3a:	2b00      	cmp	r3, #0
 8003e3c:	d112      	bne.n	8003e64 <HAL_ADC_IRQHandler+0x338>
              {
                SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8003e3e:	687b      	ldr	r3, [r7, #4]
 8003e40:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003e42:	f043 0201 	orr.w	r2, r3, #1
 8003e46:	687b      	ldr	r3, [r7, #4]
 8003e48:	65da      	str	r2, [r3, #92]	@ 0x5c
 8003e4a:	e00b      	b.n	8003e64 <HAL_ADC_IRQHandler+0x338>
              }
            }
            else
            {
              /* Update ADC state machine to error */
              SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003e4c:	687b      	ldr	r3, [r7, #4]
 8003e4e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003e50:	f043 0210 	orr.w	r2, r3, #16
 8003e54:	687b      	ldr	r3, [r7, #4]
 8003e56:	65da      	str	r2, [r3, #92]	@ 0x5c

              /* Set ADC error code to ADC peripheral internal error */
              SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003e58:	687b      	ldr	r3, [r7, #4]
 8003e5a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003e5c:	f043 0201 	orr.w	r2, r3, #1
 8003e60:	687b      	ldr	r3, [r7, #4]
 8003e62:	661a      	str	r2, [r3, #96]	@ 0x60
              interruption has been triggered by end of conversion or end of
              sequence.    */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->InjectedConvCpltCallback(hadc);
#else
    HAL_ADCEx_InjectedConvCpltCallback(hadc);
 8003e64:	6878      	ldr	r0, [r7, #4]
 8003e66:	f7ff f9c1 	bl	80031ec <HAL_ADCEx_InjectedConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear injected group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JEOC | ADC_FLAG_JEOS);
 8003e6a:	687b      	ldr	r3, [r7, #4]
 8003e6c:	681b      	ldr	r3, [r3, #0]
 8003e6e:	2260      	movs	r2, #96	@ 0x60
 8003e70:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check Analog watchdog 1 flag ========== */
  if (((tmp_isr & ADC_FLAG_AWD1) == ADC_FLAG_AWD1) && ((tmp_ier & ADC_IT_AWD1) == ADC_IT_AWD1))
 8003e72:	69fb      	ldr	r3, [r7, #28]
 8003e74:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003e78:	2b00      	cmp	r3, #0
 8003e7a:	d011      	beq.n	8003ea0 <HAL_ADC_IRQHandler+0x374>
 8003e7c:	69bb      	ldr	r3, [r7, #24]
 8003e7e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003e82:	2b00      	cmp	r3, #0
 8003e84:	d00c      	beq.n	8003ea0 <HAL_ADC_IRQHandler+0x374>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 8003e86:	687b      	ldr	r3, [r7, #4]
 8003e88:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003e8a:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 8003e8e:	687b      	ldr	r3, [r7, #4]
 8003e90:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Level out of window 1 callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->LevelOutOfWindowCallback(hadc);
#else
    HAL_ADC_LevelOutOfWindowCallback(hadc);
 8003e92:	6878      	ldr	r0, [r7, #4]
 8003e94:	f000 f8b4 	bl	8004000 <HAL_ADC_LevelOutOfWindowCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear ADC analog watchdog flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD1);
 8003e98:	687b      	ldr	r3, [r7, #4]
 8003e9a:	681b      	ldr	r3, [r3, #0]
 8003e9c:	2280      	movs	r2, #128	@ 0x80
 8003e9e:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check analog watchdog 2 flag ========== */
  if (((tmp_isr & ADC_FLAG_AWD2) == ADC_FLAG_AWD2) && ((tmp_ier & ADC_IT_AWD2) == ADC_IT_AWD2))
 8003ea0:	69fb      	ldr	r3, [r7, #28]
 8003ea2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003ea6:	2b00      	cmp	r3, #0
 8003ea8:	d012      	beq.n	8003ed0 <HAL_ADC_IRQHandler+0x3a4>
 8003eaa:	69bb      	ldr	r3, [r7, #24]
 8003eac:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003eb0:	2b00      	cmp	r3, #0
 8003eb2:	d00d      	beq.n	8003ed0 <HAL_ADC_IRQHandler+0x3a4>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD2);
 8003eb4:	687b      	ldr	r3, [r7, #4]
 8003eb6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003eb8:	f443 3200 	orr.w	r2, r3, #131072	@ 0x20000
 8003ebc:	687b      	ldr	r3, [r7, #4]
 8003ebe:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Level out of window 2 callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->LevelOutOfWindow2Callback(hadc);
#else
    HAL_ADCEx_LevelOutOfWindow2Callback(hadc);
 8003ec0:	6878      	ldr	r0, [r7, #4]
 8003ec2:	f000 fcbd 	bl	8004840 <HAL_ADCEx_LevelOutOfWindow2Callback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear ADC analog watchdog flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD2);
 8003ec6:	687b      	ldr	r3, [r7, #4]
 8003ec8:	681b      	ldr	r3, [r3, #0]
 8003eca:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8003ece:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check analog watchdog 3 flag ========== */
  if (((tmp_isr & ADC_FLAG_AWD3) == ADC_FLAG_AWD3) && ((tmp_ier & ADC_IT_AWD3) == ADC_IT_AWD3))
 8003ed0:	69fb      	ldr	r3, [r7, #28]
 8003ed2:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8003ed6:	2b00      	cmp	r3, #0
 8003ed8:	d012      	beq.n	8003f00 <HAL_ADC_IRQHandler+0x3d4>
 8003eda:	69bb      	ldr	r3, [r7, #24]
 8003edc:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8003ee0:	2b00      	cmp	r3, #0
 8003ee2:	d00d      	beq.n	8003f00 <HAL_ADC_IRQHandler+0x3d4>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD3);
 8003ee4:	687b      	ldr	r3, [r7, #4]
 8003ee6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003ee8:	f443 2280 	orr.w	r2, r3, #262144	@ 0x40000
 8003eec:	687b      	ldr	r3, [r7, #4]
 8003eee:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Level out of window 3 callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->LevelOutOfWindow3Callback(hadc);
#else
    HAL_ADCEx_LevelOutOfWindow3Callback(hadc);
 8003ef0:	6878      	ldr	r0, [r7, #4]
 8003ef2:	f000 fcaf 	bl	8004854 <HAL_ADCEx_LevelOutOfWindow3Callback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear ADC analog watchdog flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD3);
 8003ef6:	687b      	ldr	r3, [r7, #4]
 8003ef8:	681b      	ldr	r3, [r3, #0]
 8003efa:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8003efe:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check Overrun flag ========== */
  if (((tmp_isr & ADC_FLAG_OVR) == ADC_FLAG_OVR) && ((tmp_ier & ADC_IT_OVR) == ADC_IT_OVR))
 8003f00:	69fb      	ldr	r3, [r7, #28]
 8003f02:	f003 0310 	and.w	r3, r3, #16
 8003f06:	2b00      	cmp	r3, #0
 8003f08:	d043      	beq.n	8003f92 <HAL_ADC_IRQHandler+0x466>
 8003f0a:	69bb      	ldr	r3, [r7, #24]
 8003f0c:	f003 0310 	and.w	r3, r3, #16
 8003f10:	2b00      	cmp	r3, #0
 8003f12:	d03e      	beq.n	8003f92 <HAL_ADC_IRQHandler+0x466>
    /* overrun event is not considered as an error.                           */
    /* (cf ref manual "Managing conversions without using the DMA and without */
    /* overrun ")                                                             */
    /* Exception for usage with DMA overrun event always considered as an     */
    /* error.                                                                 */
    if (hadc->Init.Overrun == ADC_OVR_DATA_PRESERVED)
 8003f14:	687b      	ldr	r3, [r7, #4]
 8003f16:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003f18:	2b00      	cmp	r3, #0
 8003f1a:	d102      	bne.n	8003f22 <HAL_ADC_IRQHandler+0x3f6>
    {
      overrun_error = 1UL;
 8003f1c:	2301      	movs	r3, #1
 8003f1e:	627b      	str	r3, [r7, #36]	@ 0x24
 8003f20:	e021      	b.n	8003f66 <HAL_ADC_IRQHandler+0x43a>
    }
    else
    {
      /* Check DMA configuration */
#if defined(ADC_MULTIMODE_SUPPORT)
      if (tmp_multimode_config != LL_ADC_MULTI_INDEPENDENT)
 8003f22:	697b      	ldr	r3, [r7, #20]
 8003f24:	2b00      	cmp	r3, #0
 8003f26:	d015      	beq.n	8003f54 <HAL_ADC_IRQHandler+0x428>
      {
        /* Multimode (when feature is available) is enabled,
           Common Control Register MDMA bits must be checked. */
        if (LL_ADC_GetMultiDMATransfer(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) != LL_ADC_MULTI_REG_DMA_EACH_ADC)
 8003f28:	687b      	ldr	r3, [r7, #4]
 8003f2a:	681b      	ldr	r3, [r3, #0]
 8003f2c:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8003f30:	d004      	beq.n	8003f3c <HAL_ADC_IRQHandler+0x410>
 8003f32:	687b      	ldr	r3, [r7, #4]
 8003f34:	681b      	ldr	r3, [r3, #0]
 8003f36:	4a28      	ldr	r2, [pc, #160]	@ (8003fd8 <HAL_ADC_IRQHandler+0x4ac>)
 8003f38:	4293      	cmp	r3, r2
 8003f3a:	d101      	bne.n	8003f40 <HAL_ADC_IRQHandler+0x414>
 8003f3c:	4b29      	ldr	r3, [pc, #164]	@ (8003fe4 <HAL_ADC_IRQHandler+0x4b8>)
 8003f3e:	e000      	b.n	8003f42 <HAL_ADC_IRQHandler+0x416>
 8003f40:	4b29      	ldr	r3, [pc, #164]	@ (8003fe8 <HAL_ADC_IRQHandler+0x4bc>)
 8003f42:	4618      	mov	r0, r3
 8003f44:	f7ff fa6d 	bl	8003422 <LL_ADC_GetMultiDMATransfer>
 8003f48:	4603      	mov	r3, r0
 8003f4a:	2b00      	cmp	r3, #0
 8003f4c:	d00b      	beq.n	8003f66 <HAL_ADC_IRQHandler+0x43a>
        {
          overrun_error = 1UL;
 8003f4e:	2301      	movs	r3, #1
 8003f50:	627b      	str	r3, [r7, #36]	@ 0x24
 8003f52:	e008      	b.n	8003f66 <HAL_ADC_IRQHandler+0x43a>
      }
      else
#endif /* ADC_MULTIMODE_SUPPORT */
      {
        /* Multimode not set or feature not available or ADC independent */
        if ((hadc->Instance->CFGR & ADC_CFGR_DMAEN) != 0UL)
 8003f54:	687b      	ldr	r3, [r7, #4]
 8003f56:	681b      	ldr	r3, [r3, #0]
 8003f58:	68db      	ldr	r3, [r3, #12]
 8003f5a:	f003 0301 	and.w	r3, r3, #1
 8003f5e:	2b00      	cmp	r3, #0
 8003f60:	d001      	beq.n	8003f66 <HAL_ADC_IRQHandler+0x43a>
        {
          overrun_error = 1UL;
 8003f62:	2301      	movs	r3, #1
 8003f64:	627b      	str	r3, [r7, #36]	@ 0x24
        }
      }
    }

    if (overrun_error == 1UL)
 8003f66:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003f68:	2b01      	cmp	r3, #1
 8003f6a:	d10e      	bne.n	8003f8a <HAL_ADC_IRQHandler+0x45e>
    {
      /* Change ADC state to error state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_OVR);
 8003f6c:	687b      	ldr	r3, [r7, #4]
 8003f6e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003f70:	f443 6280 	orr.w	r2, r3, #1024	@ 0x400
 8003f74:	687b      	ldr	r3, [r7, #4]
 8003f76:	65da      	str	r2, [r3, #92]	@ 0x5c

      /* Set ADC error code to overrun */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_OVR);
 8003f78:	687b      	ldr	r3, [r7, #4]
 8003f7a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003f7c:	f043 0202 	orr.w	r2, r3, #2
 8003f80:	687b      	ldr	r3, [r7, #4]
 8003f82:	661a      	str	r2, [r3, #96]	@ 0x60
      /*       Therefore, old ADC conversion data can be retrieved in         */
      /*       function "HAL_ADC_ErrorCallback()".                            */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->ErrorCallback(hadc);
#else
      HAL_ADC_ErrorCallback(hadc);
 8003f84:	6878      	ldr	r0, [r7, #4]
 8003f86:	f000 f845 	bl	8004014 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    }

    /* Clear ADC overrun flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 8003f8a:	687b      	ldr	r3, [r7, #4]
 8003f8c:	681b      	ldr	r3, [r3, #0]
 8003f8e:	2210      	movs	r2, #16
 8003f90:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check Injected context queue overflow flag ========== */
  if (((tmp_isr & ADC_FLAG_JQOVF) == ADC_FLAG_JQOVF) && ((tmp_ier & ADC_IT_JQOVF) == ADC_IT_JQOVF))
 8003f92:	69fb      	ldr	r3, [r7, #28]
 8003f94:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003f98:	2b00      	cmp	r3, #0
 8003f9a:	d018      	beq.n	8003fce <HAL_ADC_IRQHandler+0x4a2>
 8003f9c:	69bb      	ldr	r3, [r7, #24]
 8003f9e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003fa2:	2b00      	cmp	r3, #0
 8003fa4:	d013      	beq.n	8003fce <HAL_ADC_IRQHandler+0x4a2>
  {
    /* Change ADC state to overrun state */
    SET_BIT(hadc->State, HAL_ADC_STATE_INJ_JQOVF);
 8003fa6:	687b      	ldr	r3, [r7, #4]
 8003fa8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003faa:	f443 4280 	orr.w	r2, r3, #16384	@ 0x4000
 8003fae:	687b      	ldr	r3, [r7, #4]
 8003fb0:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Set ADC error code to Injected context queue overflow */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_JQOVF);
 8003fb2:	687b      	ldr	r3, [r7, #4]
 8003fb4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003fb6:	f043 0208 	orr.w	r2, r3, #8
 8003fba:	687b      	ldr	r3, [r7, #4]
 8003fbc:	661a      	str	r2, [r3, #96]	@ 0x60

    /* Clear the Injected context queue overflow flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JQOVF);
 8003fbe:	687b      	ldr	r3, [r7, #4]
 8003fc0:	681b      	ldr	r3, [r3, #0]
 8003fc2:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8003fc6:	601a      	str	r2, [r3, #0]

    /* Injected context queue overflow callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->InjectedQueueOverflowCallback(hadc);
#else
    HAL_ADCEx_InjectedQueueOverflowCallback(hadc);
 8003fc8:	6878      	ldr	r0, [r7, #4]
 8003fca:	f000 fc2f 	bl	800482c <HAL_ADCEx_InjectedQueueOverflowCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
  }

}
 8003fce:	bf00      	nop
 8003fd0:	3728      	adds	r7, #40	@ 0x28
 8003fd2:	46bd      	mov	sp, r7
 8003fd4:	bd80      	pop	{r7, pc}
 8003fd6:	bf00      	nop
 8003fd8:	50000100 	.word	0x50000100
 8003fdc:	50000500 	.word	0x50000500
 8003fe0:	50000400 	.word	0x50000400
 8003fe4:	50000300 	.word	0x50000300
 8003fe8:	50000700 	.word	0x50000700

08003fec <HAL_ADC_ConvCpltCallback>:
  * @brief  Conversion complete callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef *hadc)
{
 8003fec:	b480      	push	{r7}
 8003fee:	b083      	sub	sp, #12
 8003ff0:	af00      	add	r7, sp, #0
 8003ff2:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvCpltCallback must be implemented in the user file.
   */
}
 8003ff4:	bf00      	nop
 8003ff6:	370c      	adds	r7, #12
 8003ff8:	46bd      	mov	sp, r7
 8003ffa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ffe:	4770      	bx	lr

08004000 <HAL_ADC_LevelOutOfWindowCallback>:
  * @brief  Analog watchdog 1 callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_LevelOutOfWindowCallback(ADC_HandleTypeDef *hadc)
{
 8004000:	b480      	push	{r7}
 8004002:	b083      	sub	sp, #12
 8004004:	af00      	add	r7, sp, #0
 8004006:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_LevelOutOfWindowCallback must be implemented in the user file.
  */
}
 8004008:	bf00      	nop
 800400a:	370c      	adds	r7, #12
 800400c:	46bd      	mov	sp, r7
 800400e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004012:	4770      	bx	lr

08004014 <HAL_ADC_ErrorCallback>:
  *           (this function is also clearing overrun flag)
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 8004014:	b480      	push	{r7}
 8004016:	b083      	sub	sp, #12
 8004018:	af00      	add	r7, sp, #0
 800401a:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ErrorCallback must be implemented in the user file.
  */
}
 800401c:	bf00      	nop
 800401e:	370c      	adds	r7, #12
 8004020:	46bd      	mov	sp, r7
 8004022:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004026:	4770      	bx	lr

08004028 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef *hadc)
{
 8004028:	b580      	push	{r7, lr}
 800402a:	b084      	sub	sp, #16
 800402c:	af00      	add	r7, sp, #0
 800402e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  __IO uint32_t wait_loop_index = 0UL;
 8004030:	2300      	movs	r3, #0
 8004032:	60bb      	str	r3, [r7, #8]

  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8004034:	687b      	ldr	r3, [r7, #4]
 8004036:	681b      	ldr	r3, [r3, #0]
 8004038:	4618      	mov	r0, r3
 800403a:	f7ff fa76 	bl	800352a <LL_ADC_IsEnabled>
 800403e:	4603      	mov	r3, r0
 8004040:	2b00      	cmp	r3, #0
 8004042:	d176      	bne.n	8004132 <ADC_Enable+0x10a>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_JADSTP | ADC_CR_ADSTP | ADC_CR_JADSTART | ADC_CR_ADSTART
 8004044:	687b      	ldr	r3, [r7, #4]
 8004046:	681b      	ldr	r3, [r3, #0]
 8004048:	689a      	ldr	r2, [r3, #8]
 800404a:	4b3c      	ldr	r3, [pc, #240]	@ (800413c <ADC_Enable+0x114>)
 800404c:	4013      	ands	r3, r2
 800404e:	2b00      	cmp	r3, #0
 8004050:	d00d      	beq.n	800406e <ADC_Enable+0x46>
                               | ADC_CR_ADDIS | ADC_CR_ADEN)) != 0UL)
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8004052:	687b      	ldr	r3, [r7, #4]
 8004054:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004056:	f043 0210 	orr.w	r2, r3, #16
 800405a:	687b      	ldr	r3, [r7, #4]
 800405c:	65da      	str	r2, [r3, #92]	@ 0x5c

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800405e:	687b      	ldr	r3, [r7, #4]
 8004060:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004062:	f043 0201 	orr.w	r2, r3, #1
 8004066:	687b      	ldr	r3, [r7, #4]
 8004068:	661a      	str	r2, [r3, #96]	@ 0x60

      return HAL_ERROR;
 800406a:	2301      	movs	r3, #1
 800406c:	e062      	b.n	8004134 <ADC_Enable+0x10c>
    }

    /* Enable the ADC peripheral */
    LL_ADC_Enable(hadc->Instance);
 800406e:	687b      	ldr	r3, [r7, #4]
 8004070:	681b      	ldr	r3, [r3, #0]
 8004072:	4618      	mov	r0, r3
 8004074:	f7ff fa31 	bl	80034da <LL_ADC_Enable>

    if ((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance))
 8004078:	687b      	ldr	r3, [r7, #4]
 800407a:	681b      	ldr	r3, [r3, #0]
 800407c:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8004080:	d004      	beq.n	800408c <ADC_Enable+0x64>
 8004082:	687b      	ldr	r3, [r7, #4]
 8004084:	681b      	ldr	r3, [r3, #0]
 8004086:	4a2e      	ldr	r2, [pc, #184]	@ (8004140 <ADC_Enable+0x118>)
 8004088:	4293      	cmp	r3, r2
 800408a:	d101      	bne.n	8004090 <ADC_Enable+0x68>
 800408c:	4b2d      	ldr	r3, [pc, #180]	@ (8004144 <ADC_Enable+0x11c>)
 800408e:	e000      	b.n	8004092 <ADC_Enable+0x6a>
 8004090:	4b2d      	ldr	r3, [pc, #180]	@ (8004148 <ADC_Enable+0x120>)
 8004092:	4618      	mov	r0, r3
 8004094:	f7ff f983 	bl	800339e <LL_ADC_GetCommonPathInternalCh>
 8004098:	4603      	mov	r3, r0
         & LL_ADC_PATH_INTERNAL_TEMPSENSOR) != 0UL)
 800409a:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
    if ((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance))
 800409e:	2b00      	cmp	r3, #0
 80040a0:	d013      	beq.n	80040ca <ADC_Enable+0xa2>

      /* Wait loop initialization and execution */
      /* Note: Variable divided by 2 to compensate partially              */
      /*       CPU processing cycles, scaling in us split to not          */
      /*       exceed 32 bits register capacity and handle low frequency. */
      wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 80040a2:	4b2a      	ldr	r3, [pc, #168]	@ (800414c <ADC_Enable+0x124>)
 80040a4:	681b      	ldr	r3, [r3, #0]
 80040a6:	099b      	lsrs	r3, r3, #6
 80040a8:	4a29      	ldr	r2, [pc, #164]	@ (8004150 <ADC_Enable+0x128>)
 80040aa:	fba2 2303 	umull	r2, r3, r2, r3
 80040ae:	099b      	lsrs	r3, r3, #6
 80040b0:	1c5a      	adds	r2, r3, #1
 80040b2:	4613      	mov	r3, r2
 80040b4:	005b      	lsls	r3, r3, #1
 80040b6:	4413      	add	r3, r2
 80040b8:	009b      	lsls	r3, r3, #2
 80040ba:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 80040bc:	e002      	b.n	80040c4 <ADC_Enable+0x9c>
      {
        wait_loop_index--;
 80040be:	68bb      	ldr	r3, [r7, #8]
 80040c0:	3b01      	subs	r3, #1
 80040c2:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 80040c4:	68bb      	ldr	r3, [r7, #8]
 80040c6:	2b00      	cmp	r3, #0
 80040c8:	d1f9      	bne.n	80040be <ADC_Enable+0x96>
      }
    }

    /* Wait for ADC effectively enabled */
    tickstart = HAL_GetTick();
 80040ca:	f7ff f949 	bl	8003360 <HAL_GetTick>
 80040ce:	60f8      	str	r0, [r7, #12]

    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 80040d0:	e028      	b.n	8004124 <ADC_Enable+0xfc>
          The workaround is to continue setting ADEN until ADRDY is becomes 1.
          Additionally, ADC_ENABLE_TIMEOUT is defined to encompass this
          4 ADC clock cycle duration */
      /* Note: Test of ADC enabled required due to hardware constraint to     */
      /*       not enable ADC if already enabled.                             */
      if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 80040d2:	687b      	ldr	r3, [r7, #4]
 80040d4:	681b      	ldr	r3, [r3, #0]
 80040d6:	4618      	mov	r0, r3
 80040d8:	f7ff fa27 	bl	800352a <LL_ADC_IsEnabled>
 80040dc:	4603      	mov	r3, r0
 80040de:	2b00      	cmp	r3, #0
 80040e0:	d104      	bne.n	80040ec <ADC_Enable+0xc4>
      {
        LL_ADC_Enable(hadc->Instance);
 80040e2:	687b      	ldr	r3, [r7, #4]
 80040e4:	681b      	ldr	r3, [r3, #0]
 80040e6:	4618      	mov	r0, r3
 80040e8:	f7ff f9f7 	bl	80034da <LL_ADC_Enable>
      }

      if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 80040ec:	f7ff f938 	bl	8003360 <HAL_GetTick>
 80040f0:	4602      	mov	r2, r0
 80040f2:	68fb      	ldr	r3, [r7, #12]
 80040f4:	1ad3      	subs	r3, r2, r3
 80040f6:	2b02      	cmp	r3, #2
 80040f8:	d914      	bls.n	8004124 <ADC_Enable+0xfc>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 80040fa:	687b      	ldr	r3, [r7, #4]
 80040fc:	681b      	ldr	r3, [r3, #0]
 80040fe:	681b      	ldr	r3, [r3, #0]
 8004100:	f003 0301 	and.w	r3, r3, #1
 8004104:	2b01      	cmp	r3, #1
 8004106:	d00d      	beq.n	8004124 <ADC_Enable+0xfc>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8004108:	687b      	ldr	r3, [r7, #4]
 800410a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800410c:	f043 0210 	orr.w	r2, r3, #16
 8004110:	687b      	ldr	r3, [r7, #4]
 8004112:	65da      	str	r2, [r3, #92]	@ 0x5c

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8004114:	687b      	ldr	r3, [r7, #4]
 8004116:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004118:	f043 0201 	orr.w	r2, r3, #1
 800411c:	687b      	ldr	r3, [r7, #4]
 800411e:	661a      	str	r2, [r3, #96]	@ 0x60

          return HAL_ERROR;
 8004120:	2301      	movs	r3, #1
 8004122:	e007      	b.n	8004134 <ADC_Enable+0x10c>
    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8004124:	687b      	ldr	r3, [r7, #4]
 8004126:	681b      	ldr	r3, [r3, #0]
 8004128:	681b      	ldr	r3, [r3, #0]
 800412a:	f003 0301 	and.w	r3, r3, #1
 800412e:	2b01      	cmp	r3, #1
 8004130:	d1cf      	bne.n	80040d2 <ADC_Enable+0xaa>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 8004132:	2300      	movs	r3, #0
}
 8004134:	4618      	mov	r0, r3
 8004136:	3710      	adds	r7, #16
 8004138:	46bd      	mov	sp, r7
 800413a:	bd80      	pop	{r7, pc}
 800413c:	8000003f 	.word	0x8000003f
 8004140:	50000100 	.word	0x50000100
 8004144:	50000300 	.word	0x50000300
 8004148:	50000700 	.word	0x50000700
 800414c:	20000008 	.word	0x20000008
 8004150:	053e2d63 	.word	0x053e2d63

08004154 <ADC_Disable>:
  *         stopped.
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Disable(ADC_HandleTypeDef *hadc)
{
 8004154:	b580      	push	{r7, lr}
 8004156:	b084      	sub	sp, #16
 8004158:	af00      	add	r7, sp, #0
 800415a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  const uint32_t tmp_adc_is_disable_on_going = LL_ADC_IsDisableOngoing(hadc->Instance);
 800415c:	687b      	ldr	r3, [r7, #4]
 800415e:	681b      	ldr	r3, [r3, #0]
 8004160:	4618      	mov	r0, r3
 8004162:	f7ff f9f5 	bl	8003550 <LL_ADC_IsDisableOngoing>
 8004166:	60f8      	str	r0, [r7, #12]

  /* Verification if ADC is not already disabled:                             */
  /* Note: forbidden to disable ADC (set bit ADC_CR_ADDIS) if ADC is already  */
  /*       disabled.                                                          */
  if ((LL_ADC_IsEnabled(hadc->Instance) != 0UL)
 8004168:	687b      	ldr	r3, [r7, #4]
 800416a:	681b      	ldr	r3, [r3, #0]
 800416c:	4618      	mov	r0, r3
 800416e:	f7ff f9dc 	bl	800352a <LL_ADC_IsEnabled>
 8004172:	4603      	mov	r3, r0
 8004174:	2b00      	cmp	r3, #0
 8004176:	d047      	beq.n	8004208 <ADC_Disable+0xb4>
      && (tmp_adc_is_disable_on_going == 0UL)
 8004178:	68fb      	ldr	r3, [r7, #12]
 800417a:	2b00      	cmp	r3, #0
 800417c:	d144      	bne.n	8004208 <ADC_Disable+0xb4>
     )
  {
    /* Check if conditions to disable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_JADSTART | ADC_CR_ADSTART | ADC_CR_ADEN)) == ADC_CR_ADEN)
 800417e:	687b      	ldr	r3, [r7, #4]
 8004180:	681b      	ldr	r3, [r3, #0]
 8004182:	689b      	ldr	r3, [r3, #8]
 8004184:	f003 030d 	and.w	r3, r3, #13
 8004188:	2b01      	cmp	r3, #1
 800418a:	d10c      	bne.n	80041a6 <ADC_Disable+0x52>
    {
      /* Disable the ADC peripheral */
      LL_ADC_Disable(hadc->Instance);
 800418c:	687b      	ldr	r3, [r7, #4]
 800418e:	681b      	ldr	r3, [r3, #0]
 8004190:	4618      	mov	r0, r3
 8004192:	f7ff f9b6 	bl	8003502 <LL_ADC_Disable>
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOSMP | ADC_FLAG_RDY));
 8004196:	687b      	ldr	r3, [r7, #4]
 8004198:	681b      	ldr	r3, [r3, #0]
 800419a:	2203      	movs	r2, #3
 800419c:	601a      	str	r2, [r3, #0]
      return HAL_ERROR;
    }

    /* Wait for ADC effectively disabled */
    /* Get tick count */
    tickstart = HAL_GetTick();
 800419e:	f7ff f8df 	bl	8003360 <HAL_GetTick>
 80041a2:	60b8      	str	r0, [r7, #8]

    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 80041a4:	e029      	b.n	80041fa <ADC_Disable+0xa6>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80041a6:	687b      	ldr	r3, [r7, #4]
 80041a8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80041aa:	f043 0210 	orr.w	r2, r3, #16
 80041ae:	687b      	ldr	r3, [r7, #4]
 80041b0:	65da      	str	r2, [r3, #92]	@ 0x5c
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80041b2:	687b      	ldr	r3, [r7, #4]
 80041b4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80041b6:	f043 0201 	orr.w	r2, r3, #1
 80041ba:	687b      	ldr	r3, [r7, #4]
 80041bc:	661a      	str	r2, [r3, #96]	@ 0x60
      return HAL_ERROR;
 80041be:	2301      	movs	r3, #1
 80041c0:	e023      	b.n	800420a <ADC_Disable+0xb6>
    {
      if ((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 80041c2:	f7ff f8cd 	bl	8003360 <HAL_GetTick>
 80041c6:	4602      	mov	r2, r0
 80041c8:	68bb      	ldr	r3, [r7, #8]
 80041ca:	1ad3      	subs	r3, r2, r3
 80041cc:	2b02      	cmp	r3, #2
 80041ce:	d914      	bls.n	80041fa <ADC_Disable+0xa6>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 80041d0:	687b      	ldr	r3, [r7, #4]
 80041d2:	681b      	ldr	r3, [r3, #0]
 80041d4:	689b      	ldr	r3, [r3, #8]
 80041d6:	f003 0301 	and.w	r3, r3, #1
 80041da:	2b00      	cmp	r3, #0
 80041dc:	d00d      	beq.n	80041fa <ADC_Disable+0xa6>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80041de:	687b      	ldr	r3, [r7, #4]
 80041e0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80041e2:	f043 0210 	orr.w	r2, r3, #16
 80041e6:	687b      	ldr	r3, [r7, #4]
 80041e8:	65da      	str	r2, [r3, #92]	@ 0x5c

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80041ea:	687b      	ldr	r3, [r7, #4]
 80041ec:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80041ee:	f043 0201 	orr.w	r2, r3, #1
 80041f2:	687b      	ldr	r3, [r7, #4]
 80041f4:	661a      	str	r2, [r3, #96]	@ 0x60

          return HAL_ERROR;
 80041f6:	2301      	movs	r3, #1
 80041f8:	e007      	b.n	800420a <ADC_Disable+0xb6>
    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 80041fa:	687b      	ldr	r3, [r7, #4]
 80041fc:	681b      	ldr	r3, [r3, #0]
 80041fe:	689b      	ldr	r3, [r3, #8]
 8004200:	f003 0301 	and.w	r3, r3, #1
 8004204:	2b00      	cmp	r3, #0
 8004206:	d1dc      	bne.n	80041c2 <ADC_Disable+0x6e>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 8004208:	2300      	movs	r3, #0
}
 800420a:	4618      	mov	r0, r3
 800420c:	3710      	adds	r7, #16
 800420e:	46bd      	mov	sp, r7
 8004210:	bd80      	pop	{r7, pc}

08004212 <LL_ADC_SetCommonPathInternalCh>:
{
 8004212:	b480      	push	{r7}
 8004214:	b083      	sub	sp, #12
 8004216:	af00      	add	r7, sp, #0
 8004218:	6078      	str	r0, [r7, #4]
 800421a:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL, PathInternal);
 800421c:	687b      	ldr	r3, [r7, #4]
 800421e:	689b      	ldr	r3, [r3, #8]
 8004220:	f023 72e0 	bic.w	r2, r3, #29360128	@ 0x1c00000
 8004224:	683b      	ldr	r3, [r7, #0]
 8004226:	431a      	orrs	r2, r3
 8004228:	687b      	ldr	r3, [r7, #4]
 800422a:	609a      	str	r2, [r3, #8]
}
 800422c:	bf00      	nop
 800422e:	370c      	adds	r7, #12
 8004230:	46bd      	mov	sp, r7
 8004232:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004236:	4770      	bx	lr

08004238 <LL_ADC_GetCommonPathInternalCh>:
{
 8004238:	b480      	push	{r7}
 800423a:	b083      	sub	sp, #12
 800423c:	af00      	add	r7, sp, #0
 800423e:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL));
 8004240:	687b      	ldr	r3, [r7, #4]
 8004242:	689b      	ldr	r3, [r3, #8]
 8004244:	f003 73e0 	and.w	r3, r3, #29360128	@ 0x1c00000
}
 8004248:	4618      	mov	r0, r3
 800424a:	370c      	adds	r7, #12
 800424c:	46bd      	mov	sp, r7
 800424e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004252:	4770      	bx	lr

08004254 <LL_ADC_SetOffset>:
{
 8004254:	b480      	push	{r7}
 8004256:	b087      	sub	sp, #28
 8004258:	af00      	add	r7, sp, #0
 800425a:	60f8      	str	r0, [r7, #12]
 800425c:	60b9      	str	r1, [r7, #8]
 800425e:	607a      	str	r2, [r7, #4]
 8004260:	603b      	str	r3, [r7, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8004262:	68fb      	ldr	r3, [r7, #12]
 8004264:	3360      	adds	r3, #96	@ 0x60
 8004266:	461a      	mov	r2, r3
 8004268:	68bb      	ldr	r3, [r7, #8]
 800426a:	009b      	lsls	r3, r3, #2
 800426c:	4413      	add	r3, r2
 800426e:	617b      	str	r3, [r7, #20]
  MODIFY_REG(*preg,
 8004270:	697b      	ldr	r3, [r7, #20]
 8004272:	681a      	ldr	r2, [r3, #0]
 8004274:	4b08      	ldr	r3, [pc, #32]	@ (8004298 <LL_ADC_SetOffset+0x44>)
 8004276:	4013      	ands	r3, r2
 8004278:	687a      	ldr	r2, [r7, #4]
 800427a:	f002 41f8 	and.w	r1, r2, #2080374784	@ 0x7c000000
 800427e:	683a      	ldr	r2, [r7, #0]
 8004280:	430a      	orrs	r2, r1
 8004282:	4313      	orrs	r3, r2
 8004284:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 8004288:	697b      	ldr	r3, [r7, #20]
 800428a:	601a      	str	r2, [r3, #0]
}
 800428c:	bf00      	nop
 800428e:	371c      	adds	r7, #28
 8004290:	46bd      	mov	sp, r7
 8004292:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004296:	4770      	bx	lr
 8004298:	03fff000 	.word	0x03fff000

0800429c <LL_ADC_GetOffsetChannel>:
{
 800429c:	b480      	push	{r7}
 800429e:	b085      	sub	sp, #20
 80042a0:	af00      	add	r7, sp, #0
 80042a2:	6078      	str	r0, [r7, #4]
 80042a4:	6039      	str	r1, [r7, #0]
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80042a6:	687b      	ldr	r3, [r7, #4]
 80042a8:	3360      	adds	r3, #96	@ 0x60
 80042aa:	461a      	mov	r2, r3
 80042ac:	683b      	ldr	r3, [r7, #0]
 80042ae:	009b      	lsls	r3, r3, #2
 80042b0:	4413      	add	r3, r2
 80042b2:	60fb      	str	r3, [r7, #12]
  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 80042b4:	68fb      	ldr	r3, [r7, #12]
 80042b6:	681b      	ldr	r3, [r3, #0]
 80042b8:	f003 43f8 	and.w	r3, r3, #2080374784	@ 0x7c000000
}
 80042bc:	4618      	mov	r0, r3
 80042be:	3714      	adds	r7, #20
 80042c0:	46bd      	mov	sp, r7
 80042c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042c6:	4770      	bx	lr

080042c8 <LL_ADC_SetOffsetState>:
{
 80042c8:	b480      	push	{r7}
 80042ca:	b087      	sub	sp, #28
 80042cc:	af00      	add	r7, sp, #0
 80042ce:	60f8      	str	r0, [r7, #12]
 80042d0:	60b9      	str	r1, [r7, #8]
 80042d2:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80042d4:	68fb      	ldr	r3, [r7, #12]
 80042d6:	3360      	adds	r3, #96	@ 0x60
 80042d8:	461a      	mov	r2, r3
 80042da:	68bb      	ldr	r3, [r7, #8]
 80042dc:	009b      	lsls	r3, r3, #2
 80042de:	4413      	add	r3, r2
 80042e0:	617b      	str	r3, [r7, #20]
  MODIFY_REG(*preg,
 80042e2:	697b      	ldr	r3, [r7, #20]
 80042e4:	681b      	ldr	r3, [r3, #0]
 80042e6:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 80042ea:	687b      	ldr	r3, [r7, #4]
 80042ec:	431a      	orrs	r2, r3
 80042ee:	697b      	ldr	r3, [r7, #20]
 80042f0:	601a      	str	r2, [r3, #0]
}
 80042f2:	bf00      	nop
 80042f4:	371c      	adds	r7, #28
 80042f6:	46bd      	mov	sp, r7
 80042f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042fc:	4770      	bx	lr

080042fe <LL_ADC_SetOffsetSign>:
{
 80042fe:	b480      	push	{r7}
 8004300:	b087      	sub	sp, #28
 8004302:	af00      	add	r7, sp, #0
 8004304:	60f8      	str	r0, [r7, #12]
 8004306:	60b9      	str	r1, [r7, #8]
 8004308:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 800430a:	68fb      	ldr	r3, [r7, #12]
 800430c:	3360      	adds	r3, #96	@ 0x60
 800430e:	461a      	mov	r2, r3
 8004310:	68bb      	ldr	r3, [r7, #8]
 8004312:	009b      	lsls	r3, r3, #2
 8004314:	4413      	add	r3, r2
 8004316:	617b      	str	r3, [r7, #20]
  MODIFY_REG(*preg,
 8004318:	697b      	ldr	r3, [r7, #20]
 800431a:	681b      	ldr	r3, [r3, #0]
 800431c:	f023 7280 	bic.w	r2, r3, #16777216	@ 0x1000000
 8004320:	687b      	ldr	r3, [r7, #4]
 8004322:	431a      	orrs	r2, r3
 8004324:	697b      	ldr	r3, [r7, #20]
 8004326:	601a      	str	r2, [r3, #0]
}
 8004328:	bf00      	nop
 800432a:	371c      	adds	r7, #28
 800432c:	46bd      	mov	sp, r7
 800432e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004332:	4770      	bx	lr

08004334 <LL_ADC_SetOffsetSaturation>:
{
 8004334:	b480      	push	{r7}
 8004336:	b087      	sub	sp, #28
 8004338:	af00      	add	r7, sp, #0
 800433a:	60f8      	str	r0, [r7, #12]
 800433c:	60b9      	str	r1, [r7, #8]
 800433e:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8004340:	68fb      	ldr	r3, [r7, #12]
 8004342:	3360      	adds	r3, #96	@ 0x60
 8004344:	461a      	mov	r2, r3
 8004346:	68bb      	ldr	r3, [r7, #8]
 8004348:	009b      	lsls	r3, r3, #2
 800434a:	4413      	add	r3, r2
 800434c:	617b      	str	r3, [r7, #20]
  MODIFY_REG(*preg,
 800434e:	697b      	ldr	r3, [r7, #20]
 8004350:	681b      	ldr	r3, [r3, #0]
 8004352:	f023 7200 	bic.w	r2, r3, #33554432	@ 0x2000000
 8004356:	687b      	ldr	r3, [r7, #4]
 8004358:	431a      	orrs	r2, r3
 800435a:	697b      	ldr	r3, [r7, #20]
 800435c:	601a      	str	r2, [r3, #0]
}
 800435e:	bf00      	nop
 8004360:	371c      	adds	r7, #28
 8004362:	46bd      	mov	sp, r7
 8004364:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004368:	4770      	bx	lr

0800436a <LL_ADC_SetSamplingTimeCommonConfig>:
{
 800436a:	b480      	push	{r7}
 800436c:	b083      	sub	sp, #12
 800436e:	af00      	add	r7, sp, #0
 8004370:	6078      	str	r0, [r7, #4]
 8004372:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->SMPR1, ADC_SMPR1_SMPPLUS, SamplingTimeCommonConfig);
 8004374:	687b      	ldr	r3, [r7, #4]
 8004376:	695b      	ldr	r3, [r3, #20]
 8004378:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 800437c:	683b      	ldr	r3, [r7, #0]
 800437e:	431a      	orrs	r2, r3
 8004380:	687b      	ldr	r3, [r7, #4]
 8004382:	615a      	str	r2, [r3, #20]
}
 8004384:	bf00      	nop
 8004386:	370c      	adds	r7, #12
 8004388:	46bd      	mov	sp, r7
 800438a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800438e:	4770      	bx	lr

08004390 <LL_ADC_INJ_GetTrigAuto>:
{
 8004390:	b480      	push	{r7}
 8004392:	b083      	sub	sp, #12
 8004394:	af00      	add	r7, sp, #0
 8004396:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCx->CFGR, ADC_CFGR_JAUTO));
 8004398:	687b      	ldr	r3, [r7, #4]
 800439a:	68db      	ldr	r3, [r3, #12]
 800439c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
}
 80043a0:	4618      	mov	r0, r3
 80043a2:	370c      	adds	r7, #12
 80043a4:	46bd      	mov	sp, r7
 80043a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043aa:	4770      	bx	lr

080043ac <LL_ADC_SetChannelSamplingTime>:
{
 80043ac:	b480      	push	{r7}
 80043ae:	b087      	sub	sp, #28
 80043b0:	af00      	add	r7, sp, #0
 80043b2:	60f8      	str	r0, [r7, #12]
 80043b4:	60b9      	str	r1, [r7, #8]
 80043b6:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1,
 80043b8:	68fb      	ldr	r3, [r7, #12]
 80043ba:	3314      	adds	r3, #20
 80043bc:	461a      	mov	r2, r3
 80043be:	68bb      	ldr	r3, [r7, #8]
 80043c0:	0e5b      	lsrs	r3, r3, #25
 80043c2:	009b      	lsls	r3, r3, #2
 80043c4:	f003 0304 	and.w	r3, r3, #4
 80043c8:	4413      	add	r3, r2
 80043ca:	617b      	str	r3, [r7, #20]
  MODIFY_REG(*preg,
 80043cc:	697b      	ldr	r3, [r7, #20]
 80043ce:	681a      	ldr	r2, [r3, #0]
 80043d0:	68bb      	ldr	r3, [r7, #8]
 80043d2:	0d1b      	lsrs	r3, r3, #20
 80043d4:	f003 031f 	and.w	r3, r3, #31
 80043d8:	2107      	movs	r1, #7
 80043da:	fa01 f303 	lsl.w	r3, r1, r3
 80043de:	43db      	mvns	r3, r3
 80043e0:	401a      	ands	r2, r3
 80043e2:	68bb      	ldr	r3, [r7, #8]
 80043e4:	0d1b      	lsrs	r3, r3, #20
 80043e6:	f003 031f 	and.w	r3, r3, #31
 80043ea:	6879      	ldr	r1, [r7, #4]
 80043ec:	fa01 f303 	lsl.w	r3, r1, r3
 80043f0:	431a      	orrs	r2, r3
 80043f2:	697b      	ldr	r3, [r7, #20]
 80043f4:	601a      	str	r2, [r3, #0]
}
 80043f6:	bf00      	nop
 80043f8:	371c      	adds	r7, #28
 80043fa:	46bd      	mov	sp, r7
 80043fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004400:	4770      	bx	lr
	...

08004404 <LL_ADC_SetChannelSingleDiff>:
{
 8004404:	b480      	push	{r7}
 8004406:	b085      	sub	sp, #20
 8004408:	af00      	add	r7, sp, #0
 800440a:	60f8      	str	r0, [r7, #12]
 800440c:	60b9      	str	r1, [r7, #8]
 800440e:	607a      	str	r2, [r7, #4]
  MODIFY_REG(ADCx->DIFSEL,
 8004410:	68fb      	ldr	r3, [r7, #12]
 8004412:	f8d3 20b0 	ldr.w	r2, [r3, #176]	@ 0xb0
 8004416:	68bb      	ldr	r3, [r7, #8]
 8004418:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800441c:	43db      	mvns	r3, r3
 800441e:	401a      	ands	r2, r3
 8004420:	687b      	ldr	r3, [r7, #4]
 8004422:	f003 0318 	and.w	r3, r3, #24
 8004426:	4908      	ldr	r1, [pc, #32]	@ (8004448 <LL_ADC_SetChannelSingleDiff+0x44>)
 8004428:	40d9      	lsrs	r1, r3
 800442a:	68bb      	ldr	r3, [r7, #8]
 800442c:	400b      	ands	r3, r1
 800442e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004432:	431a      	orrs	r2, r3
 8004434:	68fb      	ldr	r3, [r7, #12]
 8004436:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0
}
 800443a:	bf00      	nop
 800443c:	3714      	adds	r7, #20
 800443e:	46bd      	mov	sp, r7
 8004440:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004444:	4770      	bx	lr
 8004446:	bf00      	nop
 8004448:	0007ffff 	.word	0x0007ffff

0800444c <LL_ADC_GetMultimode>:
{
 800444c:	b480      	push	{r7}
 800444e:	b083      	sub	sp, #12
 8004450:	af00      	add	r7, sp, #0
 8004452:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DUAL));
 8004454:	687b      	ldr	r3, [r7, #4]
 8004456:	689b      	ldr	r3, [r3, #8]
 8004458:	f003 031f 	and.w	r3, r3, #31
}
 800445c:	4618      	mov	r0, r3
 800445e:	370c      	adds	r7, #12
 8004460:	46bd      	mov	sp, r7
 8004462:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004466:	4770      	bx	lr

08004468 <LL_ADC_IsEnabled>:
{
 8004468:	b480      	push	{r7}
 800446a:	b083      	sub	sp, #12
 800446c:	af00      	add	r7, sp, #0
 800446e:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8004470:	687b      	ldr	r3, [r7, #4]
 8004472:	689b      	ldr	r3, [r3, #8]
 8004474:	f003 0301 	and.w	r3, r3, #1
 8004478:	2b01      	cmp	r3, #1
 800447a:	d101      	bne.n	8004480 <LL_ADC_IsEnabled+0x18>
 800447c:	2301      	movs	r3, #1
 800447e:	e000      	b.n	8004482 <LL_ADC_IsEnabled+0x1a>
 8004480:	2300      	movs	r3, #0
}
 8004482:	4618      	mov	r0, r3
 8004484:	370c      	adds	r7, #12
 8004486:	46bd      	mov	sp, r7
 8004488:	f85d 7b04 	ldr.w	r7, [sp], #4
 800448c:	4770      	bx	lr

0800448e <LL_ADC_StartCalibration>:
{
 800448e:	b480      	push	{r7}
 8004490:	b083      	sub	sp, #12
 8004492:	af00      	add	r7, sp, #0
 8004494:	6078      	str	r0, [r7, #4]
 8004496:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->CR,
 8004498:	687b      	ldr	r3, [r7, #4]
 800449a:	689b      	ldr	r3, [r3, #8]
 800449c:	f023 4340 	bic.w	r3, r3, #3221225472	@ 0xc0000000
 80044a0:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 80044a4:	683a      	ldr	r2, [r7, #0]
 80044a6:	f002 4280 	and.w	r2, r2, #1073741824	@ 0x40000000
 80044aa:	4313      	orrs	r3, r2
 80044ac:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 80044b0:	687b      	ldr	r3, [r7, #4]
 80044b2:	609a      	str	r2, [r3, #8]
}
 80044b4:	bf00      	nop
 80044b6:	370c      	adds	r7, #12
 80044b8:	46bd      	mov	sp, r7
 80044ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044be:	4770      	bx	lr

080044c0 <LL_ADC_IsCalibrationOnGoing>:
{
 80044c0:	b480      	push	{r7}
 80044c2:	b083      	sub	sp, #12
 80044c4:	af00      	add	r7, sp, #0
 80044c6:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADCAL) == (ADC_CR_ADCAL)) ? 1UL : 0UL);
 80044c8:	687b      	ldr	r3, [r7, #4]
 80044ca:	689b      	ldr	r3, [r3, #8]
 80044cc:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 80044d0:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80044d4:	d101      	bne.n	80044da <LL_ADC_IsCalibrationOnGoing+0x1a>
 80044d6:	2301      	movs	r3, #1
 80044d8:	e000      	b.n	80044dc <LL_ADC_IsCalibrationOnGoing+0x1c>
 80044da:	2300      	movs	r3, #0
}
 80044dc:	4618      	mov	r0, r3
 80044de:	370c      	adds	r7, #12
 80044e0:	46bd      	mov	sp, r7
 80044e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044e6:	4770      	bx	lr

080044e8 <LL_ADC_REG_IsConversionOngoing>:
{
 80044e8:	b480      	push	{r7}
 80044ea:	b083      	sub	sp, #12
 80044ec:	af00      	add	r7, sp, #0
 80044ee:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 80044f0:	687b      	ldr	r3, [r7, #4]
 80044f2:	689b      	ldr	r3, [r3, #8]
 80044f4:	f003 0304 	and.w	r3, r3, #4
 80044f8:	2b04      	cmp	r3, #4
 80044fa:	d101      	bne.n	8004500 <LL_ADC_REG_IsConversionOngoing+0x18>
 80044fc:	2301      	movs	r3, #1
 80044fe:	e000      	b.n	8004502 <LL_ADC_REG_IsConversionOngoing+0x1a>
 8004500:	2300      	movs	r3, #0
}
 8004502:	4618      	mov	r0, r3
 8004504:	370c      	adds	r7, #12
 8004506:	46bd      	mov	sp, r7
 8004508:	f85d 7b04 	ldr.w	r7, [sp], #4
 800450c:	4770      	bx	lr

0800450e <LL_ADC_INJ_StartConversion>:
{
 800450e:	b480      	push	{r7}
 8004510:	b083      	sub	sp, #12
 8004512:	af00      	add	r7, sp, #0
 8004514:	6078      	str	r0, [r7, #4]
  MODIFY_REG(ADCx->CR,
 8004516:	687b      	ldr	r3, [r7, #4]
 8004518:	689b      	ldr	r3, [r3, #8]
 800451a:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800451e:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8004522:	f043 0208 	orr.w	r2, r3, #8
 8004526:	687b      	ldr	r3, [r7, #4]
 8004528:	609a      	str	r2, [r3, #8]
}
 800452a:	bf00      	nop
 800452c:	370c      	adds	r7, #12
 800452e:	46bd      	mov	sp, r7
 8004530:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004534:	4770      	bx	lr

08004536 <LL_ADC_INJ_IsConversionOngoing>:
{
 8004536:	b480      	push	{r7}
 8004538:	b083      	sub	sp, #12
 800453a:	af00      	add	r7, sp, #0
 800453c:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 800453e:	687b      	ldr	r3, [r7, #4]
 8004540:	689b      	ldr	r3, [r3, #8]
 8004542:	f003 0308 	and.w	r3, r3, #8
 8004546:	2b08      	cmp	r3, #8
 8004548:	d101      	bne.n	800454e <LL_ADC_INJ_IsConversionOngoing+0x18>
 800454a:	2301      	movs	r3, #1
 800454c:	e000      	b.n	8004550 <LL_ADC_INJ_IsConversionOngoing+0x1a>
 800454e:	2300      	movs	r3, #0
}
 8004550:	4618      	mov	r0, r3
 8004552:	370c      	adds	r7, #12
 8004554:	46bd      	mov	sp, r7
 8004556:	f85d 7b04 	ldr.w	r7, [sp], #4
 800455a:	4770      	bx	lr

0800455c <HAL_ADCEx_Calibration_Start>:
  *           @arg @ref ADC_SINGLE_ENDED       Channel in mode input single ended
  *           @arg @ref ADC_DIFFERENTIAL_ENDED Channel in mode input differential ended
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_Calibration_Start(ADC_HandleTypeDef *hadc, uint32_t SingleDiff)
{
 800455c:	b580      	push	{r7, lr}
 800455e:	b084      	sub	sp, #16
 8004560:	af00      	add	r7, sp, #0
 8004562:	6078      	str	r0, [r7, #4]
 8004564:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status;
  __IO uint32_t wait_loop_index = 0UL;
 8004566:	2300      	movs	r3, #0
 8004568:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_SINGLE_DIFFERENTIAL(SingleDiff));

  /* Process locked */
  __HAL_LOCK(hadc);
 800456a:	687b      	ldr	r3, [r7, #4]
 800456c:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 8004570:	2b01      	cmp	r3, #1
 8004572:	d101      	bne.n	8004578 <HAL_ADCEx_Calibration_Start+0x1c>
 8004574:	2302      	movs	r3, #2
 8004576:	e04d      	b.n	8004614 <HAL_ADCEx_Calibration_Start+0xb8>
 8004578:	687b      	ldr	r3, [r7, #4]
 800457a:	2201      	movs	r2, #1
 800457c:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  /* Calibration prerequisite: ADC must be disabled. */

  /* Disable the ADC (if not already disabled) */
  tmp_hal_status = ADC_Disable(hadc);
 8004580:	6878      	ldr	r0, [r7, #4]
 8004582:	f7ff fde7 	bl	8004154 <ADC_Disable>
 8004586:	4603      	mov	r3, r0
 8004588:	73fb      	strb	r3, [r7, #15]

  /* Check if ADC is effectively disabled */
  if (tmp_hal_status == HAL_OK)
 800458a:	7bfb      	ldrb	r3, [r7, #15]
 800458c:	2b00      	cmp	r3, #0
 800458e:	d136      	bne.n	80045fe <HAL_ADCEx_Calibration_Start+0xa2>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8004590:	687b      	ldr	r3, [r7, #4]
 8004592:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004594:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 8004598:	f023 0302 	bic.w	r3, r3, #2
 800459c:	f043 0202 	orr.w	r2, r3, #2
 80045a0:	687b      	ldr	r3, [r7, #4]
 80045a2:	65da      	str	r2, [r3, #92]	@ 0x5c
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);

    /* Start ADC calibration in mode single-ended or differential */
    LL_ADC_StartCalibration(hadc->Instance, SingleDiff);
 80045a4:	687b      	ldr	r3, [r7, #4]
 80045a6:	681b      	ldr	r3, [r3, #0]
 80045a8:	6839      	ldr	r1, [r7, #0]
 80045aa:	4618      	mov	r0, r3
 80045ac:	f7ff ff6f 	bl	800448e <LL_ADC_StartCalibration>

    /* Wait for calibration completion */
    while (LL_ADC_IsCalibrationOnGoing(hadc->Instance) != 0UL)
 80045b0:	e014      	b.n	80045dc <HAL_ADCEx_Calibration_Start+0x80>
    {
      wait_loop_index++;
 80045b2:	68bb      	ldr	r3, [r7, #8]
 80045b4:	3301      	adds	r3, #1
 80045b6:	60bb      	str	r3, [r7, #8]
      if (wait_loop_index >= ADC_CALIBRATION_TIMEOUT)
 80045b8:	68bb      	ldr	r3, [r7, #8]
 80045ba:	4a18      	ldr	r2, [pc, #96]	@ (800461c <HAL_ADCEx_Calibration_Start+0xc0>)
 80045bc:	4293      	cmp	r3, r2
 80045be:	d90d      	bls.n	80045dc <HAL_ADCEx_Calibration_Start+0x80>
      {
        /* Update ADC state machine to error */
        ADC_STATE_CLR_SET(hadc->State,
 80045c0:	687b      	ldr	r3, [r7, #4]
 80045c2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80045c4:	f023 0312 	bic.w	r3, r3, #18
 80045c8:	f043 0210 	orr.w	r2, r3, #16
 80045cc:	687b      	ldr	r3, [r7, #4]
 80045ce:	65da      	str	r2, [r3, #92]	@ 0x5c
                          HAL_ADC_STATE_BUSY_INTERNAL,
                          HAL_ADC_STATE_ERROR_INTERNAL);

        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 80045d0:	687b      	ldr	r3, [r7, #4]
 80045d2:	2200      	movs	r2, #0
 80045d4:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

        return HAL_ERROR;
 80045d8:	2301      	movs	r3, #1
 80045da:	e01b      	b.n	8004614 <HAL_ADCEx_Calibration_Start+0xb8>
    while (LL_ADC_IsCalibrationOnGoing(hadc->Instance) != 0UL)
 80045dc:	687b      	ldr	r3, [r7, #4]
 80045de:	681b      	ldr	r3, [r3, #0]
 80045e0:	4618      	mov	r0, r3
 80045e2:	f7ff ff6d 	bl	80044c0 <LL_ADC_IsCalibrationOnGoing>
 80045e6:	4603      	mov	r3, r0
 80045e8:	2b00      	cmp	r3, #0
 80045ea:	d1e2      	bne.n	80045b2 <HAL_ADCEx_Calibration_Start+0x56>
      }
    }

    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80045ec:	687b      	ldr	r3, [r7, #4]
 80045ee:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80045f0:	f023 0303 	bic.w	r3, r3, #3
 80045f4:	f043 0201 	orr.w	r2, r3, #1
 80045f8:	687b      	ldr	r3, [r7, #4]
 80045fa:	65da      	str	r2, [r3, #92]	@ 0x5c
 80045fc:	e005      	b.n	800460a <HAL_ADCEx_Calibration_Start+0xae>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80045fe:	687b      	ldr	r3, [r7, #4]
 8004600:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004602:	f043 0210 	orr.w	r2, r3, #16
 8004606:	687b      	ldr	r3, [r7, #4]
 8004608:	65da      	str	r2, [r3, #92]	@ 0x5c
    /* Note: No need to update variable "tmp_hal_status" here: already set    */
    /*       to state "HAL_ERROR" by function disabling the ADC.              */
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800460a:	687b      	ldr	r3, [r7, #4]
 800460c:	2200      	movs	r2, #0
 800460e:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  /* Return function status */
  return tmp_hal_status;
 8004612:	7bfb      	ldrb	r3, [r7, #15]
}
 8004614:	4618      	mov	r0, r3
 8004616:	3710      	adds	r7, #16
 8004618:	46bd      	mov	sp, r7
 800461a:	bd80      	pop	{r7, pc}
 800461c:	0004de01 	.word	0x0004de01

08004620 <HAL_ADCEx_InjectedStart_IT>:
  *         For ADC master, ADC is enabled and multimode conversion is started.
  * @param hadc ADC handle.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADCEx_InjectedStart_IT(ADC_HandleTypeDef *hadc)
{
 8004620:	b580      	push	{r7, lr}
 8004622:	b086      	sub	sp, #24
 8004624:	af00      	add	r7, sp, #0
 8004626:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status;
  uint32_t tmp_config_injected_queue;
#if defined(ADC_MULTIMODE_SUPPORT)
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8004628:	687b      	ldr	r3, [r7, #4]
 800462a:	681b      	ldr	r3, [r3, #0]
 800462c:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8004630:	d004      	beq.n	800463c <HAL_ADCEx_InjectedStart_IT+0x1c>
 8004632:	687b      	ldr	r3, [r7, #4]
 8004634:	681b      	ldr	r3, [r3, #0]
 8004636:	4a78      	ldr	r2, [pc, #480]	@ (8004818 <HAL_ADCEx_InjectedStart_IT+0x1f8>)
 8004638:	4293      	cmp	r3, r2
 800463a:	d101      	bne.n	8004640 <HAL_ADCEx_InjectedStart_IT+0x20>
 800463c:	4b77      	ldr	r3, [pc, #476]	@ (800481c <HAL_ADCEx_InjectedStart_IT+0x1fc>)
 800463e:	e000      	b.n	8004642 <HAL_ADCEx_InjectedStart_IT+0x22>
 8004640:	4b77      	ldr	r3, [pc, #476]	@ (8004820 <HAL_ADCEx_InjectedStart_IT+0x200>)
 8004642:	4618      	mov	r0, r3
 8004644:	f7ff ff02 	bl	800444c <LL_ADC_GetMultimode>
 8004648:	6178      	str	r0, [r7, #20]
#endif /* ADC_MULTIMODE_SUPPORT */

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  if (LL_ADC_INJ_IsConversionOngoing(hadc->Instance) != 0UL)
 800464a:	687b      	ldr	r3, [r7, #4]
 800464c:	681b      	ldr	r3, [r3, #0]
 800464e:	4618      	mov	r0, r3
 8004650:	f7ff ff71 	bl	8004536 <LL_ADC_INJ_IsConversionOngoing>
 8004654:	4603      	mov	r3, r0
 8004656:	2b00      	cmp	r3, #0
 8004658:	d001      	beq.n	800465e <HAL_ADCEx_InjectedStart_IT+0x3e>
  {
    return HAL_BUSY;
 800465a:	2302      	movs	r3, #2
 800465c:	e0d8      	b.n	8004810 <HAL_ADCEx_InjectedStart_IT+0x1f0>
       If JQDIS is not set at that point, returns an error
       - since software trigger detection is disabled. User needs to
       resort to HAL_ADCEx_DisableInjectedQueue() API to set JQDIS.
       - or (if JQDIS is intentionally reset) since JEXTEN = 0 which means
         the queue is empty */
    tmp_config_injected_queue = READ_BIT(hadc->Instance->CFGR, ADC_CFGR_JQDIS);
 800465e:	687b      	ldr	r3, [r7, #4]
 8004660:	681b      	ldr	r3, [r3, #0]
 8004662:	68db      	ldr	r3, [r3, #12]
 8004664:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8004668:	613b      	str	r3, [r7, #16]

    if ((READ_BIT(hadc->Instance->JSQR, ADC_JSQR_JEXTEN) == 0UL)
 800466a:	687b      	ldr	r3, [r7, #4]
 800466c:	681b      	ldr	r3, [r3, #0]
 800466e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004670:	f403 73c0 	and.w	r3, r3, #384	@ 0x180
 8004674:	2b00      	cmp	r3, #0
 8004676:	d10a      	bne.n	800468e <HAL_ADCEx_InjectedStart_IT+0x6e>
        && (tmp_config_injected_queue == 0UL)
 8004678:	693b      	ldr	r3, [r7, #16]
 800467a:	2b00      	cmp	r3, #0
 800467c:	d107      	bne.n	800468e <HAL_ADCEx_InjectedStart_IT+0x6e>
       )
    {
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800467e:	687b      	ldr	r3, [r7, #4]
 8004680:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004682:	f043 0220 	orr.w	r2, r3, #32
 8004686:	687b      	ldr	r3, [r7, #4]
 8004688:	65da      	str	r2, [r3, #92]	@ 0x5c
      return HAL_ERROR;
 800468a:	2301      	movs	r3, #1
 800468c:	e0c0      	b.n	8004810 <HAL_ADCEx_InjectedStart_IT+0x1f0>
    }

    /* Process locked */
    __HAL_LOCK(hadc);
 800468e:	687b      	ldr	r3, [r7, #4]
 8004690:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 8004694:	2b01      	cmp	r3, #1
 8004696:	d101      	bne.n	800469c <HAL_ADCEx_InjectedStart_IT+0x7c>
 8004698:	2302      	movs	r3, #2
 800469a:	e0b9      	b.n	8004810 <HAL_ADCEx_InjectedStart_IT+0x1f0>
 800469c:	687b      	ldr	r3, [r7, #4]
 800469e:	2201      	movs	r2, #1
 80046a0:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

    /* Enable the ADC peripheral */
    tmp_hal_status = ADC_Enable(hadc);
 80046a4:	6878      	ldr	r0, [r7, #4]
 80046a6:	f7ff fcbf 	bl	8004028 <ADC_Enable>
 80046aa:	4603      	mov	r3, r0
 80046ac:	73fb      	strb	r3, [r7, #15]

    /* Start conversion if ADC is effectively enabled */
    if (tmp_hal_status == HAL_OK)
 80046ae:	7bfb      	ldrb	r3, [r7, #15]
 80046b0:	2b00      	cmp	r3, #0
 80046b2:	f040 80a8 	bne.w	8004806 <HAL_ADCEx_InjectedStart_IT+0x1e6>
    {
      /* Check if a regular conversion is ongoing */
      if ((hadc->State & HAL_ADC_STATE_REG_BUSY) != 0UL)
 80046b6:	687b      	ldr	r3, [r7, #4]
 80046b8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80046ba:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80046be:	2b00      	cmp	r3, #0
 80046c0:	d006      	beq.n	80046d0 <HAL_ADCEx_InjectedStart_IT+0xb0>
      {
        /* Reset ADC error code field related to injected conversions only */
        CLEAR_BIT(hadc->ErrorCode, HAL_ADC_ERROR_JQOVF);
 80046c2:	687b      	ldr	r3, [r7, #4]
 80046c4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80046c6:	f023 0208 	bic.w	r2, r3, #8
 80046ca:	687b      	ldr	r3, [r7, #4]
 80046cc:	661a      	str	r2, [r3, #96]	@ 0x60
 80046ce:	e002      	b.n	80046d6 <HAL_ADCEx_InjectedStart_IT+0xb6>
      }
      else
      {
        /* Set ADC error code to none */
        ADC_CLEAR_ERRORCODE(hadc);
 80046d0:	687b      	ldr	r3, [r7, #4]
 80046d2:	2200      	movs	r2, #0
 80046d4:	661a      	str	r2, [r3, #96]	@ 0x60
      }

      /* Set ADC state                                                        */
      /* - Clear state bitfield related to injected group conversion results  */
      /* - Set state bitfield related to injected operation                   */
      ADC_STATE_CLR_SET(hadc->State,
 80046d6:	687b      	ldr	r3, [r7, #4]
 80046d8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80046da:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 80046de:	f023 0301 	bic.w	r3, r3, #1
 80046e2:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 80046e6:	687b      	ldr	r3, [r7, #4]
 80046e8:	65da      	str	r2, [r3, #92]	@ 0x5c

#if defined(ADC_MULTIMODE_SUPPORT)
      /* Reset HAL_ADC_STATE_MULTIMODE_SLAVE bit
        - if ADC instance is master or if multimode feature is not available
        - if multimode setting is disabled (ADC instance slave in independent mode) */
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 80046ea:	687b      	ldr	r3, [r7, #4]
 80046ec:	681b      	ldr	r3, [r3, #0]
 80046ee:	4a4a      	ldr	r2, [pc, #296]	@ (8004818 <HAL_ADCEx_InjectedStart_IT+0x1f8>)
 80046f0:	4293      	cmp	r3, r2
 80046f2:	d009      	beq.n	8004708 <HAL_ADCEx_InjectedStart_IT+0xe8>
 80046f4:	687b      	ldr	r3, [r7, #4]
 80046f6:	681b      	ldr	r3, [r3, #0]
 80046f8:	4a4a      	ldr	r2, [pc, #296]	@ (8004824 <HAL_ADCEx_InjectedStart_IT+0x204>)
 80046fa:	4293      	cmp	r3, r2
 80046fc:	d002      	beq.n	8004704 <HAL_ADCEx_InjectedStart_IT+0xe4>
 80046fe:	687b      	ldr	r3, [r7, #4]
 8004700:	681b      	ldr	r3, [r3, #0]
 8004702:	e003      	b.n	800470c <HAL_ADCEx_InjectedStart_IT+0xec>
 8004704:	4b48      	ldr	r3, [pc, #288]	@ (8004828 <HAL_ADCEx_InjectedStart_IT+0x208>)
 8004706:	e001      	b.n	800470c <HAL_ADCEx_InjectedStart_IT+0xec>
 8004708:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 800470c:	687a      	ldr	r2, [r7, #4]
 800470e:	6812      	ldr	r2, [r2, #0]
 8004710:	4293      	cmp	r3, r2
 8004712:	d002      	beq.n	800471a <HAL_ADCEx_InjectedStart_IT+0xfa>
          || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8004714:	697b      	ldr	r3, [r7, #20]
 8004716:	2b00      	cmp	r3, #0
 8004718:	d105      	bne.n	8004726 <HAL_ADCEx_InjectedStart_IT+0x106>
         )
      {
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 800471a:	687b      	ldr	r3, [r7, #4]
 800471c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800471e:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 8004722:	687b      	ldr	r3, [r7, #4]
 8004724:	65da      	str	r2, [r3, #92]	@ 0x5c
      }
#endif /* ADC_MULTIMODE_SUPPORT */

      /* Clear ADC group injected group conversion flag */
      /* (To ensure of no unknown state from potential previous ADC operations) */
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_JEOC | ADC_FLAG_JEOS));
 8004726:	687b      	ldr	r3, [r7, #4]
 8004728:	681b      	ldr	r3, [r3, #0]
 800472a:	2260      	movs	r2, #96	@ 0x60
 800472c:	601a      	str	r2, [r3, #0]

      /* Process unlocked */
      /* Unlock before starting ADC conversions: in case of potential         */
      /* interruption, to let the process to ADC IRQ Handler.                 */
      __HAL_UNLOCK(hadc);
 800472e:	687b      	ldr	r3, [r7, #4]
 8004730:	2200      	movs	r2, #0
 8004732:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

      /* Enable ADC Injected context queue overflow interrupt if this feature   */
      /* is enabled.                                                            */
      if ((hadc->Instance->CFGR & ADC_CFGR_JQM) != 0UL)
 8004736:	687b      	ldr	r3, [r7, #4]
 8004738:	681b      	ldr	r3, [r3, #0]
 800473a:	68db      	ldr	r3, [r3, #12]
 800473c:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8004740:	2b00      	cmp	r3, #0
 8004742:	d007      	beq.n	8004754 <HAL_ADCEx_InjectedStart_IT+0x134>
      {
        __HAL_ADC_ENABLE_IT(hadc, ADC_FLAG_JQOVF);
 8004744:	687b      	ldr	r3, [r7, #4]
 8004746:	681b      	ldr	r3, [r3, #0]
 8004748:	685a      	ldr	r2, [r3, #4]
 800474a:	687b      	ldr	r3, [r7, #4]
 800474c:	681b      	ldr	r3, [r3, #0]
 800474e:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8004752:	605a      	str	r2, [r3, #4]
      }

      /* Enable ADC end of conversion interrupt */
      switch (hadc->Init.EOCSelection)
 8004754:	687b      	ldr	r3, [r7, #4]
 8004756:	699b      	ldr	r3, [r3, #24]
 8004758:	2b08      	cmp	r3, #8
 800475a:	d110      	bne.n	800477e <HAL_ADCEx_InjectedStart_IT+0x15e>
      {
        case ADC_EOC_SEQ_CONV:
          __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC);
 800475c:	687b      	ldr	r3, [r7, #4]
 800475e:	681b      	ldr	r3, [r3, #0]
 8004760:	685a      	ldr	r2, [r3, #4]
 8004762:	687b      	ldr	r3, [r7, #4]
 8004764:	681b      	ldr	r3, [r3, #0]
 8004766:	f022 0220 	bic.w	r2, r2, #32
 800476a:	605a      	str	r2, [r3, #4]
          __HAL_ADC_ENABLE_IT(hadc, ADC_IT_JEOS);
 800476c:	687b      	ldr	r3, [r7, #4]
 800476e:	681b      	ldr	r3, [r3, #0]
 8004770:	685a      	ldr	r2, [r3, #4]
 8004772:	687b      	ldr	r3, [r7, #4]
 8004774:	681b      	ldr	r3, [r3, #0]
 8004776:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800477a:	605a      	str	r2, [r3, #4]
          break;
 800477c:	e010      	b.n	80047a0 <HAL_ADCEx_InjectedStart_IT+0x180>
        /* case ADC_EOC_SINGLE_CONV */
        default:
          __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOS);
 800477e:	687b      	ldr	r3, [r7, #4]
 8004780:	681b      	ldr	r3, [r3, #0]
 8004782:	685a      	ldr	r2, [r3, #4]
 8004784:	687b      	ldr	r3, [r7, #4]
 8004786:	681b      	ldr	r3, [r3, #0]
 8004788:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800478c:	605a      	str	r2, [r3, #4]
          __HAL_ADC_ENABLE_IT(hadc, ADC_IT_JEOC);
 800478e:	687b      	ldr	r3, [r7, #4]
 8004790:	681b      	ldr	r3, [r3, #0]
 8004792:	685a      	ldr	r2, [r3, #4]
 8004794:	687b      	ldr	r3, [r7, #4]
 8004796:	681b      	ldr	r3, [r3, #0]
 8004798:	f042 0220 	orr.w	r2, r2, #32
 800479c:	605a      	str	r2, [r3, #4]
          break;
 800479e:	bf00      	nop
      /*    - if multimode only concerns regular conversion, ADC is enabled     */
      /*     and conversion is started.                                         */
      /* If ADC is master or independent,                                       */
      /*    - ADC is enabled and conversion is started.                         */
#if defined(ADC_MULTIMODE_SUPPORT)
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 80047a0:	687b      	ldr	r3, [r7, #4]
 80047a2:	681b      	ldr	r3, [r3, #0]
 80047a4:	4a1c      	ldr	r2, [pc, #112]	@ (8004818 <HAL_ADCEx_InjectedStart_IT+0x1f8>)
 80047a6:	4293      	cmp	r3, r2
 80047a8:	d009      	beq.n	80047be <HAL_ADCEx_InjectedStart_IT+0x19e>
 80047aa:	687b      	ldr	r3, [r7, #4]
 80047ac:	681b      	ldr	r3, [r3, #0]
 80047ae:	4a1d      	ldr	r2, [pc, #116]	@ (8004824 <HAL_ADCEx_InjectedStart_IT+0x204>)
 80047b0:	4293      	cmp	r3, r2
 80047b2:	d002      	beq.n	80047ba <HAL_ADCEx_InjectedStart_IT+0x19a>
 80047b4:	687b      	ldr	r3, [r7, #4]
 80047b6:	681b      	ldr	r3, [r3, #0]
 80047b8:	e003      	b.n	80047c2 <HAL_ADCEx_InjectedStart_IT+0x1a2>
 80047ba:	4b1b      	ldr	r3, [pc, #108]	@ (8004828 <HAL_ADCEx_InjectedStart_IT+0x208>)
 80047bc:	e001      	b.n	80047c2 <HAL_ADCEx_InjectedStart_IT+0x1a2>
 80047be:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 80047c2:	687a      	ldr	r2, [r7, #4]
 80047c4:	6812      	ldr	r2, [r2, #0]
 80047c6:	4293      	cmp	r3, r2
 80047c8:	d008      	beq.n	80047dc <HAL_ADCEx_InjectedStart_IT+0x1bc>
          || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 80047ca:	697b      	ldr	r3, [r7, #20]
 80047cc:	2b00      	cmp	r3, #0
 80047ce:	d005      	beq.n	80047dc <HAL_ADCEx_InjectedStart_IT+0x1bc>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_REG_SIMULT)
 80047d0:	697b      	ldr	r3, [r7, #20]
 80047d2:	2b06      	cmp	r3, #6
 80047d4:	d002      	beq.n	80047dc <HAL_ADCEx_InjectedStart_IT+0x1bc>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_REG_INTERL)
 80047d6:	697b      	ldr	r3, [r7, #20]
 80047d8:	2b07      	cmp	r3, #7
 80047da:	d10d      	bne.n	80047f8 <HAL_ADCEx_InjectedStart_IT+0x1d8>
         )
      {
        /* ADC instance is not a multimode slave instance with multimode injected conversions enabled */
        if (LL_ADC_INJ_GetTrigAuto(hadc->Instance) == LL_ADC_INJ_TRIG_INDEPENDENT)
 80047dc:	687b      	ldr	r3, [r7, #4]
 80047de:	681b      	ldr	r3, [r3, #0]
 80047e0:	4618      	mov	r0, r3
 80047e2:	f7ff fdd5 	bl	8004390 <LL_ADC_INJ_GetTrigAuto>
 80047e6:	4603      	mov	r3, r0
 80047e8:	2b00      	cmp	r3, #0
 80047ea:	d110      	bne.n	800480e <HAL_ADCEx_InjectedStart_IT+0x1ee>
        {
          LL_ADC_INJ_StartConversion(hadc->Instance);
 80047ec:	687b      	ldr	r3, [r7, #4]
 80047ee:	681b      	ldr	r3, [r3, #0]
 80047f0:	4618      	mov	r0, r3
 80047f2:	f7ff fe8c 	bl	800450e <LL_ADC_INJ_StartConversion>
        if (LL_ADC_INJ_GetTrigAuto(hadc->Instance) == LL_ADC_INJ_TRIG_INDEPENDENT)
 80047f6:	e00a      	b.n	800480e <HAL_ADCEx_InjectedStart_IT+0x1ee>
        }
      }
      else
      {
        /* ADC instance is not a multimode slave instance with multimode injected conversions enabled */
        SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 80047f8:	687b      	ldr	r3, [r7, #4]
 80047fa:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80047fc:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 8004800:	687b      	ldr	r3, [r7, #4]
 8004802:	65da      	str	r2, [r3, #92]	@ 0x5c
 8004804:	e003      	b.n	800480e <HAL_ADCEx_InjectedStart_IT+0x1ee>

    }
    else
    {
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 8004806:	687b      	ldr	r3, [r7, #4]
 8004808:	2200      	movs	r2, #0
 800480a:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
    }

    /* Return function status */
    return tmp_hal_status;
 800480e:	7bfb      	ldrb	r3, [r7, #15]
  }
}
 8004810:	4618      	mov	r0, r3
 8004812:	3718      	adds	r7, #24
 8004814:	46bd      	mov	sp, r7
 8004816:	bd80      	pop	{r7, pc}
 8004818:	50000100 	.word	0x50000100
 800481c:	50000300 	.word	0x50000300
 8004820:	50000700 	.word	0x50000700
 8004824:	50000500 	.word	0x50000500
 8004828:	50000400 	.word	0x50000400

0800482c <HAL_ADCEx_InjectedQueueOverflowCallback>:
            contexts).
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_InjectedQueueOverflowCallback(ADC_HandleTypeDef *hadc)
{
 800482c:	b480      	push	{r7}
 800482e:	b083      	sub	sp, #12
 8004830:	af00      	add	r7, sp, #0
 8004832:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_InjectedQueueOverflowCallback must be implemented in the user file.
  */
}
 8004834:	bf00      	nop
 8004836:	370c      	adds	r7, #12
 8004838:	46bd      	mov	sp, r7
 800483a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800483e:	4770      	bx	lr

08004840 <HAL_ADCEx_LevelOutOfWindow2Callback>:
  * @brief  Analog watchdog 2 callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_LevelOutOfWindow2Callback(ADC_HandleTypeDef *hadc)
{
 8004840:	b480      	push	{r7}
 8004842:	b083      	sub	sp, #12
 8004844:	af00      	add	r7, sp, #0
 8004846:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_LevelOutOfWindow2Callback must be implemented in the user file.
  */
}
 8004848:	bf00      	nop
 800484a:	370c      	adds	r7, #12
 800484c:	46bd      	mov	sp, r7
 800484e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004852:	4770      	bx	lr

08004854 <HAL_ADCEx_LevelOutOfWindow3Callback>:
  * @brief  Analog watchdog 3 callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_LevelOutOfWindow3Callback(ADC_HandleTypeDef *hadc)
{
 8004854:	b480      	push	{r7}
 8004856:	b083      	sub	sp, #12
 8004858:	af00      	add	r7, sp, #0
 800485a:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_LevelOutOfWindow3Callback must be implemented in the user file.
  */
}
 800485c:	bf00      	nop
 800485e:	370c      	adds	r7, #12
 8004860:	46bd      	mov	sp, r7
 8004862:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004866:	4770      	bx	lr

08004868 <HAL_ADCEx_EndOfSamplingCallback>:
  * @brief  End Of Sampling callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_EndOfSamplingCallback(ADC_HandleTypeDef *hadc)
{
 8004868:	b480      	push	{r7}
 800486a:	b083      	sub	sp, #12
 800486c:	af00      	add	r7, sp, #0
 800486e:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_EndOfSamplingCallback must be implemented in the user file.
  */
}
 8004870:	bf00      	nop
 8004872:	370c      	adds	r7, #12
 8004874:	46bd      	mov	sp, r7
 8004876:	f85d 7b04 	ldr.w	r7, [sp], #4
 800487a:	4770      	bx	lr

0800487c <HAL_ADCEx_InjectedConfigChannel>:
  *         injected group.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_InjectedConfigChannel(ADC_HandleTypeDef *hadc,
                                                  const ADC_InjectionConfTypeDef *pConfigInjected)
{
 800487c:	b580      	push	{r7, lr}
 800487e:	b0b6      	sub	sp, #216	@ 0xd8
 8004880:	af00      	add	r7, sp, #0
 8004882:	6078      	str	r0, [r7, #4]
 8004884:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8004886:	2300      	movs	r3, #0
 8004888:	f887 30d7 	strb.w	r3, [r7, #215]	@ 0xd7
  uint32_t tmp_offset_shifted;
  uint32_t tmp_config_internal_channel;
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;
  __IO uint32_t wait_loop_index = 0;
 800488c:	2300      	movs	r3, #0
 800488e:	60bb      	str	r3, [r7, #8]

  uint32_t tmp_jsqr_context_queue_being_built = 0U;
 8004890:	2300      	movs	r3, #0
 8004892:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
  {
    assert_param(IS_ADC_DIFF_CHANNEL(hadc, pConfigInjected->InjectedChannel));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8004896:	687b      	ldr	r3, [r7, #4]
 8004898:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 800489c:	2b01      	cmp	r3, #1
 800489e:	d102      	bne.n	80048a6 <HAL_ADCEx_InjectedConfigChannel+0x2a>
 80048a0:	2302      	movs	r3, #2
 80048a2:	f000 bcfd 	b.w	80052a0 <HAL_ADCEx_InjectedConfigChannel+0xa24>
 80048a6:	687b      	ldr	r3, [r7, #4]
 80048a8:	2201      	movs	r2, #1
 80048aa:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
  /*      injected channel rank. It is entered into queue only when all       */
  /*      injected ranks have been set.                                       */
  /*   Note: Scan mode is not present by hardware on this device, but used    */
  /*   by software for alignment over all STM32 devices.                      */

  if ((hadc->Init.ScanConvMode == ADC_SCAN_DISABLE)  ||
 80048ae:	687b      	ldr	r3, [r7, #4]
 80048b0:	695b      	ldr	r3, [r3, #20]
 80048b2:	2b00      	cmp	r3, #0
 80048b4:	d003      	beq.n	80048be <HAL_ADCEx_InjectedConfigChannel+0x42>
      (pConfigInjected->InjectedNbrOfConversion == 1U))
 80048b6:	683b      	ldr	r3, [r7, #0]
 80048b8:	6a1b      	ldr	r3, [r3, #32]
  if ((hadc->Init.ScanConvMode == ADC_SCAN_DISABLE)  ||
 80048ba:	2b01      	cmp	r3, #1
 80048bc:	d130      	bne.n	8004920 <HAL_ADCEx_InjectedConfigChannel+0xa4>
    /*    (scan mode disabled, only rank 1 used)                              */
    /*  - external trigger to start conversion                                */
    /*  - external trigger polarity                                           */
    /*  - channel set to rank 1 (scan mode disabled, only rank 1 can be used) */

    if (pConfigInjected->InjectedRank == ADC_INJECTED_RANK_1)
 80048be:	683b      	ldr	r3, [r7, #0]
 80048c0:	685b      	ldr	r3, [r3, #4]
 80048c2:	2b09      	cmp	r3, #9
 80048c4:	d179      	bne.n	80049ba <HAL_ADCEx_InjectedConfigChannel+0x13e>
      /* Enable external trigger if trigger selection is different of         */
      /* software start.                                                      */
      /* Note: This configuration keeps the hardware feature of parameter     */
      /*       ExternalTrigInjecConvEdge "trigger edge none" equivalent to    */
      /*       software start.                                                */
      if (pConfigInjected->ExternalTrigInjecConv != ADC_INJECTED_SOFTWARE_START)
 80048c6:	683b      	ldr	r3, [r7, #0]
 80048c8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80048ca:	2b00      	cmp	r3, #0
 80048cc:	d010      	beq.n	80048f0 <HAL_ADCEx_InjectedConfigChannel+0x74>
      {
        tmp_jsqr_context_queue_being_built = (ADC_JSQR_RK(pConfigInjected->InjectedChannel, ADC_INJECTED_RANK_1)
 80048ce:	683b      	ldr	r3, [r7, #0]
 80048d0:	681b      	ldr	r3, [r3, #0]
 80048d2:	0e9b      	lsrs	r3, r3, #26
 80048d4:	025b      	lsls	r3, r3, #9
 80048d6:	f403 5278 	and.w	r2, r3, #15872	@ 0x3e00
                                              | (pConfigInjected->ExternalTrigInjecConv & ADC_JSQR_JEXTSEL)
 80048da:	683b      	ldr	r3, [r7, #0]
 80048dc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80048de:	f003 037c 	and.w	r3, r3, #124	@ 0x7c
 80048e2:	431a      	orrs	r2, r3
                                              | pConfigInjected->ExternalTrigInjecConvEdge
 80048e4:	683b      	ldr	r3, [r7, #0]
 80048e6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
        tmp_jsqr_context_queue_being_built = (ADC_JSQR_RK(pConfigInjected->InjectedChannel, ADC_INJECTED_RANK_1)
 80048e8:	4313      	orrs	r3, r2
 80048ea:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 80048ee:	e007      	b.n	8004900 <HAL_ADCEx_InjectedConfigChannel+0x84>
                                             );
      }
      else
      {
        tmp_jsqr_context_queue_being_built = (ADC_JSQR_RK(pConfigInjected->InjectedChannel, ADC_INJECTED_RANK_1));
 80048f0:	683b      	ldr	r3, [r7, #0]
 80048f2:	681b      	ldr	r3, [r3, #0]
 80048f4:	0e9b      	lsrs	r3, r3, #26
 80048f6:	025b      	lsls	r3, r3, #9
 80048f8:	f403 5378 	and.w	r3, r3, #15872	@ 0x3e00
 80048fc:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
      }

      MODIFY_REG(hadc->Instance->JSQR, ADC_JSQR_FIELDS, tmp_jsqr_context_queue_being_built);
 8004900:	687b      	ldr	r3, [r7, #4]
 8004902:	681b      	ldr	r3, [r3, #0]
 8004904:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8004906:	4b84      	ldr	r3, [pc, #528]	@ (8004b18 <HAL_ADCEx_InjectedConfigChannel+0x29c>)
 8004908:	4013      	ands	r3, r2
 800490a:	687a      	ldr	r2, [r7, #4]
 800490c:	6812      	ldr	r2, [r2, #0]
 800490e:	f8d7 10d0 	ldr.w	r1, [r7, #208]	@ 0xd0
 8004912:	430b      	orrs	r3, r1
 8004914:	64d3      	str	r3, [r2, #76]	@ 0x4c
      /* For debug and informative reasons, hadc handle saves JSQR setting */
      hadc->InjectionConfig.ContextQueue = tmp_jsqr_context_queue_being_built;
 8004916:	687b      	ldr	r3, [r7, #4]
 8004918:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 800491c:	665a      	str	r2, [r3, #100]	@ 0x64
    if (pConfigInjected->InjectedRank == ADC_INJECTED_RANK_1)
 800491e:	e04c      	b.n	80049ba <HAL_ADCEx_InjectedConfigChannel+0x13e>
    /* 1. Start new context and set parameters related to all injected        */
    /*    channels: injected sequence length and trigger.                     */

    /* if hadc->InjectionConfig.ChannelCount is equal to 0, this is the first */
    /*   call of the context under setting                                    */
    if (hadc->InjectionConfig.ChannelCount == 0U)
 8004920:	687b      	ldr	r3, [r7, #4]
 8004922:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8004924:	2b00      	cmp	r3, #0
 8004926:	d11d      	bne.n	8004964 <HAL_ADCEx_InjectedConfigChannel+0xe8>
    {
      /* Initialize number of channels that will be configured on the context */
      /*  being built                                                         */
      hadc->InjectionConfig.ChannelCount = pConfigInjected->InjectedNbrOfConversion;
 8004928:	683b      	ldr	r3, [r7, #0]
 800492a:	6a1a      	ldr	r2, [r3, #32]
 800492c:	687b      	ldr	r3, [r7, #4]
 800492e:	669a      	str	r2, [r3, #104]	@ 0x68
      /* Handle hadc saves the context under build up over each HAL_ADCEx_InjectedConfigChannel()
         call, this context will be written in JSQR register at the last call.
         At this point, the context is merely reset  */
      hadc->InjectionConfig.ContextQueue = 0x00000000U;
 8004930:	687b      	ldr	r3, [r7, #4]
 8004932:	2200      	movs	r2, #0
 8004934:	665a      	str	r2, [r3, #100]	@ 0x64
      /* Enable external trigger if trigger selection is different of         */
      /* software start.                                                      */
      /* Note: This configuration keeps the hardware feature of parameter     */
      /*       ExternalTrigInjecConvEdge "trigger edge none" equivalent to    */
      /*       software start.                                                */
      if (pConfigInjected->ExternalTrigInjecConv != ADC_INJECTED_SOFTWARE_START)
 8004936:	683b      	ldr	r3, [r7, #0]
 8004938:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800493a:	2b00      	cmp	r3, #0
 800493c:	d00d      	beq.n	800495a <HAL_ADCEx_InjectedConfigChannel+0xde>
      {
        tmp_jsqr_context_queue_being_built = ((pConfigInjected->InjectedNbrOfConversion - 1U)
 800493e:	683b      	ldr	r3, [r7, #0]
 8004940:	6a1b      	ldr	r3, [r3, #32]
 8004942:	1e5a      	subs	r2, r3, #1
                                              | (pConfigInjected->ExternalTrigInjecConv & ADC_JSQR_JEXTSEL)
 8004944:	683b      	ldr	r3, [r7, #0]
 8004946:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004948:	f003 037c 	and.w	r3, r3, #124	@ 0x7c
 800494c:	431a      	orrs	r2, r3
                                              | pConfigInjected->ExternalTrigInjecConvEdge
 800494e:	683b      	ldr	r3, [r7, #0]
 8004950:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
        tmp_jsqr_context_queue_being_built = ((pConfigInjected->InjectedNbrOfConversion - 1U)
 8004952:	4313      	orrs	r3, r2
 8004954:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8004958:	e004      	b.n	8004964 <HAL_ADCEx_InjectedConfigChannel+0xe8>
                                             );
      }
      else
      {
        tmp_jsqr_context_queue_being_built = ((pConfigInjected->InjectedNbrOfConversion - 1U));
 800495a:	683b      	ldr	r3, [r7, #0]
 800495c:	6a1b      	ldr	r3, [r3, #32]
 800495e:	3b01      	subs	r3, #1
 8004960:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
    /*    related to each channel: channel rank sequence                    */
    /* Clear the old JSQx bits for the selected rank */
    tmp_jsqr_context_queue_being_built &= ~ADC_JSQR_RK(ADC_SQR3_SQ10, pConfigInjected->InjectedRank);

    /* Set the JSQx bits for the selected rank */
    tmp_jsqr_context_queue_being_built |= ADC_JSQR_RK(pConfigInjected->InjectedChannel, pConfigInjected->InjectedRank);
 8004964:	683b      	ldr	r3, [r7, #0]
 8004966:	681b      	ldr	r3, [r3, #0]
 8004968:	0e9b      	lsrs	r3, r3, #26
 800496a:	f003 021f 	and.w	r2, r3, #31
 800496e:	683b      	ldr	r3, [r7, #0]
 8004970:	685b      	ldr	r3, [r3, #4]
 8004972:	f003 031f 	and.w	r3, r3, #31
 8004976:	fa02 f303 	lsl.w	r3, r2, r3
 800497a:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 800497e:	4313      	orrs	r3, r2
 8004980:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0

    /* Decrease channel count  */
    hadc->InjectionConfig.ChannelCount--;
 8004984:	687b      	ldr	r3, [r7, #4]
 8004986:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8004988:	1e5a      	subs	r2, r3, #1
 800498a:	687b      	ldr	r3, [r7, #4]
 800498c:	669a      	str	r2, [r3, #104]	@ 0x68

    /* 3. tmp_jsqr_context_queue_being_built is fully built for this HAL_ADCEx_InjectedConfigChannel()
          call, aggregate the setting to those already built during the previous
          HAL_ADCEx_InjectedConfigChannel() calls (for the same context of course)  */
    hadc->InjectionConfig.ContextQueue |= tmp_jsqr_context_queue_being_built;
 800498e:	687b      	ldr	r3, [r7, #4]
 8004990:	6e5a      	ldr	r2, [r3, #100]	@ 0x64
 8004992:	f8d7 30d0 	ldr.w	r3, [r7, #208]	@ 0xd0
 8004996:	431a      	orrs	r2, r3
 8004998:	687b      	ldr	r3, [r7, #4]
 800499a:	665a      	str	r2, [r3, #100]	@ 0x64

    /* 4. End of context setting: if this is the last channel set, then write context
        into register JSQR and make it enter into queue                   */
    if (hadc->InjectionConfig.ChannelCount == 0U)
 800499c:	687b      	ldr	r3, [r7, #4]
 800499e:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80049a0:	2b00      	cmp	r3, #0
 80049a2:	d10a      	bne.n	80049ba <HAL_ADCEx_InjectedConfigChannel+0x13e>
    {
      MODIFY_REG(hadc->Instance->JSQR, ADC_JSQR_FIELDS, hadc->InjectionConfig.ContextQueue);
 80049a4:	687b      	ldr	r3, [r7, #4]
 80049a6:	681b      	ldr	r3, [r3, #0]
 80049a8:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 80049aa:	4b5b      	ldr	r3, [pc, #364]	@ (8004b18 <HAL_ADCEx_InjectedConfigChannel+0x29c>)
 80049ac:	4013      	ands	r3, r2
 80049ae:	687a      	ldr	r2, [r7, #4]
 80049b0:	6e51      	ldr	r1, [r2, #100]	@ 0x64
 80049b2:	687a      	ldr	r2, [r7, #4]
 80049b4:	6812      	ldr	r2, [r2, #0]
 80049b6:	430b      	orrs	r3, r1
 80049b8:	64d3      	str	r3, [r2, #76]	@ 0x4c
  /* conversion on going on injected group:                                   */
  /*  - Injected context queue: Queue disable (active context is kept) or     */
  /*    enable (context decremented, up to 2 contexts queued)                 */
  /*  - Injected discontinuous mode: can be enabled only if auto-injected     */
  /*    mode is disabled.                                                     */
  if (LL_ADC_INJ_IsConversionOngoing(hadc->Instance) == 0UL)
 80049ba:	687b      	ldr	r3, [r7, #4]
 80049bc:	681b      	ldr	r3, [r3, #0]
 80049be:	4618      	mov	r0, r3
 80049c0:	f7ff fdb9 	bl	8004536 <LL_ADC_INJ_IsConversionOngoing>
 80049c4:	4603      	mov	r3, r0
 80049c6:	2b00      	cmp	r3, #0
 80049c8:	d124      	bne.n	8004a14 <HAL_ADCEx_InjectedConfigChannel+0x198>
  {
    /* If auto-injected mode is disabled: no constraint                       */
    if (pConfigInjected->AutoInjectedConv == DISABLE)
 80049ca:	683b      	ldr	r3, [r7, #0]
 80049cc:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 80049d0:	2b00      	cmp	r3, #0
 80049d2:	d112      	bne.n	80049fa <HAL_ADCEx_InjectedConfigChannel+0x17e>
    {
      MODIFY_REG(hadc->Instance->CFGR,
 80049d4:	687b      	ldr	r3, [r7, #4]
 80049d6:	681b      	ldr	r3, [r3, #0]
 80049d8:	68db      	ldr	r3, [r3, #12]
 80049da:	f423 1140 	bic.w	r1, r3, #3145728	@ 0x300000
 80049de:	683b      	ldr	r3, [r7, #0]
 80049e0:	f893 3026 	ldrb.w	r3, [r3, #38]	@ 0x26
 80049e4:	055a      	lsls	r2, r3, #21
 80049e6:	683b      	ldr	r3, [r7, #0]
 80049e8:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 80049ec:	051b      	lsls	r3, r3, #20
 80049ee:	431a      	orrs	r2, r3
 80049f0:	687b      	ldr	r3, [r7, #4]
 80049f2:	681b      	ldr	r3, [r3, #0]
 80049f4:	430a      	orrs	r2, r1
 80049f6:	60da      	str	r2, [r3, #12]
 80049f8:	e00c      	b.n	8004a14 <HAL_ADCEx_InjectedConfigChannel+0x198>
    }
    /* If auto-injected mode is enabled: Injected discontinuous setting is    */
    /* discarded.                                                             */
    else
    {
      MODIFY_REG(hadc->Instance->CFGR,
 80049fa:	687b      	ldr	r3, [r7, #4]
 80049fc:	681b      	ldr	r3, [r3, #0]
 80049fe:	68db      	ldr	r3, [r3, #12]
 8004a00:	f423 1140 	bic.w	r1, r3, #3145728	@ 0x300000
 8004a04:	683b      	ldr	r3, [r7, #0]
 8004a06:	f893 3026 	ldrb.w	r3, [r3, #38]	@ 0x26
 8004a0a:	055a      	lsls	r2, r3, #21
 8004a0c:	687b      	ldr	r3, [r7, #4]
 8004a0e:	681b      	ldr	r3, [r3, #0]
 8004a10:	430a      	orrs	r2, r1
 8004a12:	60da      	str	r2, [r3, #12]
  /* conversion on going on regular and injected groups:                      */
  /*  - Automatic injected conversion: can be enabled if injected group       */
  /*    external triggers are disabled.                                       */
  /*  - Channel sampling time                                                 */
  /*  - Channel offset                                                        */
  tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8004a14:	687b      	ldr	r3, [r7, #4]
 8004a16:	681b      	ldr	r3, [r3, #0]
 8004a18:	4618      	mov	r0, r3
 8004a1a:	f7ff fd65 	bl	80044e8 <LL_ADC_REG_IsConversionOngoing>
 8004a1e:	f8c7 00cc 	str.w	r0, [r7, #204]	@ 0xcc
  tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8004a22:	687b      	ldr	r3, [r7, #4]
 8004a24:	681b      	ldr	r3, [r3, #0]
 8004a26:	4618      	mov	r0, r3
 8004a28:	f7ff fd85 	bl	8004536 <LL_ADC_INJ_IsConversionOngoing>
 8004a2c:	f8c7 00c8 	str.w	r0, [r7, #200]	@ 0xc8

  if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8004a30:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8004a34:	2b00      	cmp	r3, #0
 8004a36:	f040 822e 	bne.w	8004e96 <HAL_ADCEx_InjectedConfigChannel+0x61a>
      && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8004a3a:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8004a3e:	2b00      	cmp	r3, #0
 8004a40:	f040 8229 	bne.w	8004e96 <HAL_ADCEx_InjectedConfigChannel+0x61a>
     )
  {
    /* If injected group external triggers are disabled (set to injected      */
    /* software start): no constraint                                         */
    if ((pConfigInjected->ExternalTrigInjecConv == ADC_INJECTED_SOFTWARE_START)
 8004a44:	683b      	ldr	r3, [r7, #0]
 8004a46:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004a48:	2b00      	cmp	r3, #0
 8004a4a:	d003      	beq.n	8004a54 <HAL_ADCEx_InjectedConfigChannel+0x1d8>
        || (pConfigInjected->ExternalTrigInjecConvEdge == ADC_EXTERNALTRIGINJECCONV_EDGE_NONE))
 8004a4c:	683b      	ldr	r3, [r7, #0]
 8004a4e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004a50:	2b00      	cmp	r3, #0
 8004a52:	d116      	bne.n	8004a82 <HAL_ADCEx_InjectedConfigChannel+0x206>
    {
      if (pConfigInjected->AutoInjectedConv == ENABLE)
 8004a54:	683b      	ldr	r3, [r7, #0]
 8004a56:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8004a5a:	2b01      	cmp	r3, #1
 8004a5c:	d108      	bne.n	8004a70 <HAL_ADCEx_InjectedConfigChannel+0x1f4>
      {
        SET_BIT(hadc->Instance->CFGR, ADC_CFGR_JAUTO);
 8004a5e:	687b      	ldr	r3, [r7, #4]
 8004a60:	681b      	ldr	r3, [r3, #0]
 8004a62:	68da      	ldr	r2, [r3, #12]
 8004a64:	687b      	ldr	r3, [r7, #4]
 8004a66:	681b      	ldr	r3, [r3, #0]
 8004a68:	f042 7200 	orr.w	r2, r2, #33554432	@ 0x2000000
 8004a6c:	60da      	str	r2, [r3, #12]
      if (pConfigInjected->AutoInjectedConv == ENABLE)
 8004a6e:	e01f      	b.n	8004ab0 <HAL_ADCEx_InjectedConfigChannel+0x234>
      }
      else
      {
        CLEAR_BIT(hadc->Instance->CFGR, ADC_CFGR_JAUTO);
 8004a70:	687b      	ldr	r3, [r7, #4]
 8004a72:	681b      	ldr	r3, [r3, #0]
 8004a74:	68da      	ldr	r2, [r3, #12]
 8004a76:	687b      	ldr	r3, [r7, #4]
 8004a78:	681b      	ldr	r3, [r3, #0]
 8004a7a:	f022 7200 	bic.w	r2, r2, #33554432	@ 0x2000000
 8004a7e:	60da      	str	r2, [r3, #12]
      if (pConfigInjected->AutoInjectedConv == ENABLE)
 8004a80:	e016      	b.n	8004ab0 <HAL_ADCEx_InjectedConfigChannel+0x234>
    }
    /* If Automatic injected conversion was intended to be set and could not  */
    /* due to injected group external triggers enabled, error is reported.    */
    else
    {
      if (pConfigInjected->AutoInjectedConv == ENABLE)
 8004a82:	683b      	ldr	r3, [r7, #0]
 8004a84:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8004a88:	2b01      	cmp	r3, #1
 8004a8a:	d109      	bne.n	8004aa0 <HAL_ADCEx_InjectedConfigChannel+0x224>
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8004a8c:	687b      	ldr	r3, [r7, #4]
 8004a8e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004a90:	f043 0220 	orr.w	r2, r3, #32
 8004a94:	687b      	ldr	r3, [r7, #4]
 8004a96:	65da      	str	r2, [r3, #92]	@ 0x5c

        tmp_hal_status = HAL_ERROR;
 8004a98:	2301      	movs	r3, #1
 8004a9a:	f887 30d7 	strb.w	r3, [r7, #215]	@ 0xd7
 8004a9e:	e007      	b.n	8004ab0 <HAL_ADCEx_InjectedConfigChannel+0x234>
      }
      else
      {
        CLEAR_BIT(hadc->Instance->CFGR, ADC_CFGR_JAUTO);
 8004aa0:	687b      	ldr	r3, [r7, #4]
 8004aa2:	681b      	ldr	r3, [r3, #0]
 8004aa4:	68da      	ldr	r2, [r3, #12]
 8004aa6:	687b      	ldr	r3, [r7, #4]
 8004aa8:	681b      	ldr	r3, [r3, #0]
 8004aaa:	f022 7200 	bic.w	r2, r2, #33554432	@ 0x2000000
 8004aae:	60da      	str	r2, [r3, #12]
      }
    }

    if (pConfigInjected->InjecOversamplingMode == ENABLE)
 8004ab0:	683b      	ldr	r3, [r7, #0]
 8004ab2:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8004ab6:	2b01      	cmp	r3, #1
 8004ab8:	d110      	bne.n	8004adc <HAL_ADCEx_InjectedConfigChannel+0x260>
      /* Configuration of Injected Oversampler:                                 */
      /*  - Oversampling Ratio                                                  */
      /*  - Right bit shift                                                     */

      /* Enable OverSampling mode */
      MODIFY_REG(hadc->Instance->CFGR2,
 8004aba:	687b      	ldr	r3, [r7, #4]
 8004abc:	681b      	ldr	r3, [r3, #0]
 8004abe:	691b      	ldr	r3, [r3, #16]
 8004ac0:	f423 72ff 	bic.w	r2, r3, #510	@ 0x1fe
 8004ac4:	683b      	ldr	r3, [r7, #0]
 8004ac6:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 8004ac8:	683b      	ldr	r3, [r7, #0]
 8004aca:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004acc:	430b      	orrs	r3, r1
 8004ace:	431a      	orrs	r2, r3
 8004ad0:	687b      	ldr	r3, [r7, #4]
 8004ad2:	681b      	ldr	r3, [r3, #0]
 8004ad4:	f042 0202 	orr.w	r2, r2, #2
 8004ad8:	611a      	str	r2, [r3, #16]
 8004ada:	e007      	b.n	8004aec <HAL_ADCEx_InjectedConfigChannel+0x270>
                );
    }
    else
    {
      /* Disable Regular OverSampling */
      CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_JOVSE);
 8004adc:	687b      	ldr	r3, [r7, #4]
 8004ade:	681b      	ldr	r3, [r3, #0]
 8004ae0:	691a      	ldr	r2, [r3, #16]
 8004ae2:	687b      	ldr	r3, [r7, #4]
 8004ae4:	681b      	ldr	r3, [r3, #0]
 8004ae6:	f022 0202 	bic.w	r2, r2, #2
 8004aea:	611a      	str	r2, [r3, #16]
    }

    /* Manage specific case of sampling time 3.5 cycles replacing 2.5 cyles */
    if (pConfigInjected->InjectedSamplingTime == ADC_SAMPLETIME_3CYCLES_5)
 8004aec:	683b      	ldr	r3, [r7, #0]
 8004aee:	689b      	ldr	r3, [r3, #8]
 8004af0:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8004af4:	d112      	bne.n	8004b1c <HAL_ADCEx_InjectedConfigChannel+0x2a0>
    {
      /* Set sampling time of the selected ADC channel */
      LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfigInjected->InjectedChannel, LL_ADC_SAMPLINGTIME_2CYCLES_5);
 8004af6:	687b      	ldr	r3, [r7, #4]
 8004af8:	6818      	ldr	r0, [r3, #0]
 8004afa:	683b      	ldr	r3, [r7, #0]
 8004afc:	681b      	ldr	r3, [r3, #0]
 8004afe:	2200      	movs	r2, #0
 8004b00:	4619      	mov	r1, r3
 8004b02:	f7ff fc53 	bl	80043ac <LL_ADC_SetChannelSamplingTime>

      /* Set ADC sampling time common configuration */
      LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5);
 8004b06:	687b      	ldr	r3, [r7, #4]
 8004b08:	681b      	ldr	r3, [r3, #0]
 8004b0a:	f04f 4100 	mov.w	r1, #2147483648	@ 0x80000000
 8004b0e:	4618      	mov	r0, r3
 8004b10:	f7ff fc2b 	bl	800436a <LL_ADC_SetSamplingTimeCommonConfig>
 8004b14:	e011      	b.n	8004b3a <HAL_ADCEx_InjectedConfigChannel+0x2be>
 8004b16:	bf00      	nop
 8004b18:	04104000 	.word	0x04104000
    }
    else
    {
      /* Set sampling time of the selected ADC channel */
      LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfigInjected->InjectedChannel,
 8004b1c:	687b      	ldr	r3, [r7, #4]
 8004b1e:	6818      	ldr	r0, [r3, #0]
 8004b20:	683b      	ldr	r3, [r7, #0]
 8004b22:	6819      	ldr	r1, [r3, #0]
                                    pConfigInjected->InjectedSamplingTime);
 8004b24:	683b      	ldr	r3, [r7, #0]
 8004b26:	689b      	ldr	r3, [r3, #8]
      LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfigInjected->InjectedChannel,
 8004b28:	461a      	mov	r2, r3
 8004b2a:	f7ff fc3f 	bl	80043ac <LL_ADC_SetChannelSamplingTime>

      /* Set ADC sampling time common configuration */
      LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_DEFAULT);
 8004b2e:	687b      	ldr	r3, [r7, #4]
 8004b30:	681b      	ldr	r3, [r3, #0]
 8004b32:	2100      	movs	r1, #0
 8004b34:	4618      	mov	r0, r3
 8004b36:	f7ff fc18 	bl	800436a <LL_ADC_SetSamplingTimeCommonConfig>

    /* Configure the offset: offset enable/disable, channel, offset value */

    /* Shift the offset with respect to the selected ADC resolution. */
    /* Offset has to be left-aligned on bit 11, the LSB (right bits) are set to 0 */
    tmp_offset_shifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, pConfigInjected->InjectedOffset);
 8004b3a:	683b      	ldr	r3, [r7, #0]
 8004b3c:	695a      	ldr	r2, [r3, #20]
 8004b3e:	687b      	ldr	r3, [r7, #4]
 8004b40:	681b      	ldr	r3, [r3, #0]
 8004b42:	68db      	ldr	r3, [r3, #12]
 8004b44:	08db      	lsrs	r3, r3, #3
 8004b46:	f003 0303 	and.w	r3, r3, #3
 8004b4a:	005b      	lsls	r3, r3, #1
 8004b4c:	fa02 f303 	lsl.w	r3, r2, r3
 8004b50:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4

    if (pConfigInjected->InjectedOffsetNumber != ADC_OFFSET_NONE)
 8004b54:	683b      	ldr	r3, [r7, #0]
 8004b56:	691b      	ldr	r3, [r3, #16]
 8004b58:	2b04      	cmp	r3, #4
 8004b5a:	d022      	beq.n	8004ba2 <HAL_ADCEx_InjectedConfigChannel+0x326>
    {
      /* Set ADC selected offset number */
      LL_ADC_SetOffset(hadc->Instance, pConfigInjected->InjectedOffsetNumber, pConfigInjected->InjectedChannel,
 8004b5c:	687b      	ldr	r3, [r7, #4]
 8004b5e:	6818      	ldr	r0, [r3, #0]
 8004b60:	683b      	ldr	r3, [r7, #0]
 8004b62:	6919      	ldr	r1, [r3, #16]
 8004b64:	683b      	ldr	r3, [r7, #0]
 8004b66:	681a      	ldr	r2, [r3, #0]
 8004b68:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8004b6c:	f7ff fb72 	bl	8004254 <LL_ADC_SetOffset>
                       tmp_offset_shifted);

      /* Set ADC selected offset sign & saturation */
      LL_ADC_SetOffsetSign(hadc->Instance, pConfigInjected->InjectedOffsetNumber, pConfigInjected->InjectedOffsetSign);
 8004b70:	687b      	ldr	r3, [r7, #4]
 8004b72:	6818      	ldr	r0, [r3, #0]
 8004b74:	683b      	ldr	r3, [r7, #0]
 8004b76:	6919      	ldr	r1, [r3, #16]
 8004b78:	683b      	ldr	r3, [r7, #0]
 8004b7a:	699b      	ldr	r3, [r3, #24]
 8004b7c:	461a      	mov	r2, r3
 8004b7e:	f7ff fbbe 	bl	80042fe <LL_ADC_SetOffsetSign>
      LL_ADC_SetOffsetSaturation(hadc->Instance, pConfigInjected->InjectedOffsetNumber,
 8004b82:	687b      	ldr	r3, [r7, #4]
 8004b84:	6818      	ldr	r0, [r3, #0]
 8004b86:	683b      	ldr	r3, [r7, #0]
 8004b88:	6919      	ldr	r1, [r3, #16]
                                 (pConfigInjected->InjectedOffsetSaturation == ENABLE) ?
 8004b8a:	683b      	ldr	r3, [r7, #0]
 8004b8c:	7f1b      	ldrb	r3, [r3, #28]
      LL_ADC_SetOffsetSaturation(hadc->Instance, pConfigInjected->InjectedOffsetNumber,
 8004b8e:	2b01      	cmp	r3, #1
 8004b90:	d102      	bne.n	8004b98 <HAL_ADCEx_InjectedConfigChannel+0x31c>
 8004b92:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8004b96:	e000      	b.n	8004b9a <HAL_ADCEx_InjectedConfigChannel+0x31e>
 8004b98:	2300      	movs	r3, #0
 8004b9a:	461a      	mov	r2, r3
 8004b9c:	f7ff fbca 	bl	8004334 <LL_ADC_SetOffsetSaturation>
 8004ba0:	e179      	b.n	8004e96 <HAL_ADCEx_InjectedConfigChannel+0x61a>
    }
    else
    {
      /* Scan each offset register to check if the selected channel is targeted. */
      /* If this is the case, the corresponding offset number is disabled.       */
      if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 8004ba2:	687b      	ldr	r3, [r7, #4]
 8004ba4:	681b      	ldr	r3, [r3, #0]
 8004ba6:	2100      	movs	r1, #0
 8004ba8:	4618      	mov	r0, r3
 8004baa:	f7ff fb77 	bl	800429c <LL_ADC_GetOffsetChannel>
 8004bae:	4603      	mov	r3, r0
 8004bb0:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004bb4:	2b00      	cmp	r3, #0
 8004bb6:	d10a      	bne.n	8004bce <HAL_ADCEx_InjectedConfigChannel+0x352>
 8004bb8:	687b      	ldr	r3, [r7, #4]
 8004bba:	681b      	ldr	r3, [r3, #0]
 8004bbc:	2100      	movs	r1, #0
 8004bbe:	4618      	mov	r0, r3
 8004bc0:	f7ff fb6c 	bl	800429c <LL_ADC_GetOffsetChannel>
 8004bc4:	4603      	mov	r3, r0
 8004bc6:	0e9b      	lsrs	r3, r3, #26
 8004bc8:	f003 021f 	and.w	r2, r3, #31
 8004bcc:	e01e      	b.n	8004c0c <HAL_ADCEx_InjectedConfigChannel+0x390>
 8004bce:	687b      	ldr	r3, [r7, #4]
 8004bd0:	681b      	ldr	r3, [r3, #0]
 8004bd2:	2100      	movs	r1, #0
 8004bd4:	4618      	mov	r0, r3
 8004bd6:	f7ff fb61 	bl	800429c <LL_ADC_GetOffsetChannel>
 8004bda:	4603      	mov	r3, r0
 8004bdc:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004be0:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8004be4:	fa93 f3a3 	rbit	r3, r3
 8004be8:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8004bec:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8004bf0:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 8004bf4:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 8004bf8:	2b00      	cmp	r3, #0
 8004bfa:	d101      	bne.n	8004c00 <HAL_ADCEx_InjectedConfigChannel+0x384>
  {
    return 32U;
 8004bfc:	2320      	movs	r3, #32
 8004bfe:	e004      	b.n	8004c0a <HAL_ADCEx_InjectedConfigChannel+0x38e>
  }
  return __builtin_clz(value);
 8004c00:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 8004c04:	fab3 f383 	clz	r3, r3
 8004c08:	b2db      	uxtb	r3, r3
 8004c0a:	461a      	mov	r2, r3
          == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfigInjected->InjectedChannel))
 8004c0c:	683b      	ldr	r3, [r7, #0]
 8004c0e:	681b      	ldr	r3, [r3, #0]
 8004c10:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004c14:	2b00      	cmp	r3, #0
 8004c16:	d105      	bne.n	8004c24 <HAL_ADCEx_InjectedConfigChannel+0x3a8>
 8004c18:	683b      	ldr	r3, [r7, #0]
 8004c1a:	681b      	ldr	r3, [r3, #0]
 8004c1c:	0e9b      	lsrs	r3, r3, #26
 8004c1e:	f003 031f 	and.w	r3, r3, #31
 8004c22:	e018      	b.n	8004c56 <HAL_ADCEx_InjectedConfigChannel+0x3da>
 8004c24:	683b      	ldr	r3, [r7, #0]
 8004c26:	681b      	ldr	r3, [r3, #0]
 8004c28:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004c2c:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8004c30:	fa93 f3a3 	rbit	r3, r3
 8004c34:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
  return result;
 8004c38:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8004c3c:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
  if (value == 0U)
 8004c40:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8004c44:	2b00      	cmp	r3, #0
 8004c46:	d101      	bne.n	8004c4c <HAL_ADCEx_InjectedConfigChannel+0x3d0>
    return 32U;
 8004c48:	2320      	movs	r3, #32
 8004c4a:	e004      	b.n	8004c56 <HAL_ADCEx_InjectedConfigChannel+0x3da>
  return __builtin_clz(value);
 8004c4c:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8004c50:	fab3 f383 	clz	r3, r3
 8004c54:	b2db      	uxtb	r3, r3
      if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 8004c56:	429a      	cmp	r2, r3
 8004c58:	d106      	bne.n	8004c68 <HAL_ADCEx_InjectedConfigChannel+0x3ec>
      {
        LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_1, LL_ADC_OFFSET_DISABLE);
 8004c5a:	687b      	ldr	r3, [r7, #4]
 8004c5c:	681b      	ldr	r3, [r3, #0]
 8004c5e:	2200      	movs	r2, #0
 8004c60:	2100      	movs	r1, #0
 8004c62:	4618      	mov	r0, r3
 8004c64:	f7ff fb30 	bl	80042c8 <LL_ADC_SetOffsetState>
      }
      if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8004c68:	687b      	ldr	r3, [r7, #4]
 8004c6a:	681b      	ldr	r3, [r3, #0]
 8004c6c:	2101      	movs	r1, #1
 8004c6e:	4618      	mov	r0, r3
 8004c70:	f7ff fb14 	bl	800429c <LL_ADC_GetOffsetChannel>
 8004c74:	4603      	mov	r3, r0
 8004c76:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004c7a:	2b00      	cmp	r3, #0
 8004c7c:	d10a      	bne.n	8004c94 <HAL_ADCEx_InjectedConfigChannel+0x418>
 8004c7e:	687b      	ldr	r3, [r7, #4]
 8004c80:	681b      	ldr	r3, [r3, #0]
 8004c82:	2101      	movs	r1, #1
 8004c84:	4618      	mov	r0, r3
 8004c86:	f7ff fb09 	bl	800429c <LL_ADC_GetOffsetChannel>
 8004c8a:	4603      	mov	r3, r0
 8004c8c:	0e9b      	lsrs	r3, r3, #26
 8004c8e:	f003 021f 	and.w	r2, r3, #31
 8004c92:	e01e      	b.n	8004cd2 <HAL_ADCEx_InjectedConfigChannel+0x456>
 8004c94:	687b      	ldr	r3, [r7, #4]
 8004c96:	681b      	ldr	r3, [r3, #0]
 8004c98:	2101      	movs	r1, #1
 8004c9a:	4618      	mov	r0, r3
 8004c9c:	f7ff fafe 	bl	800429c <LL_ADC_GetOffsetChannel>
 8004ca0:	4603      	mov	r3, r0
 8004ca2:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004ca6:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8004caa:	fa93 f3a3 	rbit	r3, r3
 8004cae:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
  return result;
 8004cb2:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8004cb6:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
  if (value == 0U)
 8004cba:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8004cbe:	2b00      	cmp	r3, #0
 8004cc0:	d101      	bne.n	8004cc6 <HAL_ADCEx_InjectedConfigChannel+0x44a>
    return 32U;
 8004cc2:	2320      	movs	r3, #32
 8004cc4:	e004      	b.n	8004cd0 <HAL_ADCEx_InjectedConfigChannel+0x454>
  return __builtin_clz(value);
 8004cc6:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8004cca:	fab3 f383 	clz	r3, r3
 8004cce:	b2db      	uxtb	r3, r3
 8004cd0:	461a      	mov	r2, r3
          == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfigInjected->InjectedChannel))
 8004cd2:	683b      	ldr	r3, [r7, #0]
 8004cd4:	681b      	ldr	r3, [r3, #0]
 8004cd6:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004cda:	2b00      	cmp	r3, #0
 8004cdc:	d105      	bne.n	8004cea <HAL_ADCEx_InjectedConfigChannel+0x46e>
 8004cde:	683b      	ldr	r3, [r7, #0]
 8004ce0:	681b      	ldr	r3, [r3, #0]
 8004ce2:	0e9b      	lsrs	r3, r3, #26
 8004ce4:	f003 031f 	and.w	r3, r3, #31
 8004ce8:	e018      	b.n	8004d1c <HAL_ADCEx_InjectedConfigChannel+0x4a0>
 8004cea:	683b      	ldr	r3, [r7, #0]
 8004cec:	681b      	ldr	r3, [r3, #0]
 8004cee:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004cf2:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8004cf6:	fa93 f3a3 	rbit	r3, r3
 8004cfa:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
  return result;
 8004cfe:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8004d02:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
  if (value == 0U)
 8004d06:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8004d0a:	2b00      	cmp	r3, #0
 8004d0c:	d101      	bne.n	8004d12 <HAL_ADCEx_InjectedConfigChannel+0x496>
    return 32U;
 8004d0e:	2320      	movs	r3, #32
 8004d10:	e004      	b.n	8004d1c <HAL_ADCEx_InjectedConfigChannel+0x4a0>
  return __builtin_clz(value);
 8004d12:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8004d16:	fab3 f383 	clz	r3, r3
 8004d1a:	b2db      	uxtb	r3, r3
      if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8004d1c:	429a      	cmp	r2, r3
 8004d1e:	d106      	bne.n	8004d2e <HAL_ADCEx_InjectedConfigChannel+0x4b2>
      {
        LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_2, LL_ADC_OFFSET_DISABLE);
 8004d20:	687b      	ldr	r3, [r7, #4]
 8004d22:	681b      	ldr	r3, [r3, #0]
 8004d24:	2200      	movs	r2, #0
 8004d26:	2101      	movs	r1, #1
 8004d28:	4618      	mov	r0, r3
 8004d2a:	f7ff facd 	bl	80042c8 <LL_ADC_SetOffsetState>
      }
      if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8004d2e:	687b      	ldr	r3, [r7, #4]
 8004d30:	681b      	ldr	r3, [r3, #0]
 8004d32:	2102      	movs	r1, #2
 8004d34:	4618      	mov	r0, r3
 8004d36:	f7ff fab1 	bl	800429c <LL_ADC_GetOffsetChannel>
 8004d3a:	4603      	mov	r3, r0
 8004d3c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004d40:	2b00      	cmp	r3, #0
 8004d42:	d10a      	bne.n	8004d5a <HAL_ADCEx_InjectedConfigChannel+0x4de>
 8004d44:	687b      	ldr	r3, [r7, #4]
 8004d46:	681b      	ldr	r3, [r3, #0]
 8004d48:	2102      	movs	r1, #2
 8004d4a:	4618      	mov	r0, r3
 8004d4c:	f7ff faa6 	bl	800429c <LL_ADC_GetOffsetChannel>
 8004d50:	4603      	mov	r3, r0
 8004d52:	0e9b      	lsrs	r3, r3, #26
 8004d54:	f003 021f 	and.w	r2, r3, #31
 8004d58:	e01e      	b.n	8004d98 <HAL_ADCEx_InjectedConfigChannel+0x51c>
 8004d5a:	687b      	ldr	r3, [r7, #4]
 8004d5c:	681b      	ldr	r3, [r3, #0]
 8004d5e:	2102      	movs	r1, #2
 8004d60:	4618      	mov	r0, r3
 8004d62:	f7ff fa9b 	bl	800429c <LL_ADC_GetOffsetChannel>
 8004d66:	4603      	mov	r3, r0
 8004d68:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004d6c:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8004d70:	fa93 f3a3 	rbit	r3, r3
 8004d74:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
  return result;
 8004d78:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8004d7c:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
  if (value == 0U)
 8004d80:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8004d84:	2b00      	cmp	r3, #0
 8004d86:	d101      	bne.n	8004d8c <HAL_ADCEx_InjectedConfigChannel+0x510>
    return 32U;
 8004d88:	2320      	movs	r3, #32
 8004d8a:	e004      	b.n	8004d96 <HAL_ADCEx_InjectedConfigChannel+0x51a>
  return __builtin_clz(value);
 8004d8c:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8004d90:	fab3 f383 	clz	r3, r3
 8004d94:	b2db      	uxtb	r3, r3
 8004d96:	461a      	mov	r2, r3
          == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfigInjected->InjectedChannel))
 8004d98:	683b      	ldr	r3, [r7, #0]
 8004d9a:	681b      	ldr	r3, [r3, #0]
 8004d9c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004da0:	2b00      	cmp	r3, #0
 8004da2:	d105      	bne.n	8004db0 <HAL_ADCEx_InjectedConfigChannel+0x534>
 8004da4:	683b      	ldr	r3, [r7, #0]
 8004da6:	681b      	ldr	r3, [r3, #0]
 8004da8:	0e9b      	lsrs	r3, r3, #26
 8004daa:	f003 031f 	and.w	r3, r3, #31
 8004dae:	e014      	b.n	8004dda <HAL_ADCEx_InjectedConfigChannel+0x55e>
 8004db0:	683b      	ldr	r3, [r7, #0]
 8004db2:	681b      	ldr	r3, [r3, #0]
 8004db4:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004db6:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8004db8:	fa93 f3a3 	rbit	r3, r3
 8004dbc:	67bb      	str	r3, [r7, #120]	@ 0x78
  return result;
 8004dbe:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8004dc0:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
  if (value == 0U)
 8004dc4:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8004dc8:	2b00      	cmp	r3, #0
 8004dca:	d101      	bne.n	8004dd0 <HAL_ADCEx_InjectedConfigChannel+0x554>
    return 32U;
 8004dcc:	2320      	movs	r3, #32
 8004dce:	e004      	b.n	8004dda <HAL_ADCEx_InjectedConfigChannel+0x55e>
  return __builtin_clz(value);
 8004dd0:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8004dd4:	fab3 f383 	clz	r3, r3
 8004dd8:	b2db      	uxtb	r3, r3
      if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8004dda:	429a      	cmp	r2, r3
 8004ddc:	d106      	bne.n	8004dec <HAL_ADCEx_InjectedConfigChannel+0x570>
      {
        LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_3, LL_ADC_OFFSET_DISABLE);
 8004dde:	687b      	ldr	r3, [r7, #4]
 8004de0:	681b      	ldr	r3, [r3, #0]
 8004de2:	2200      	movs	r2, #0
 8004de4:	2102      	movs	r1, #2
 8004de6:	4618      	mov	r0, r3
 8004de8:	f7ff fa6e 	bl	80042c8 <LL_ADC_SetOffsetState>
      }
      if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8004dec:	687b      	ldr	r3, [r7, #4]
 8004dee:	681b      	ldr	r3, [r3, #0]
 8004df0:	2103      	movs	r1, #3
 8004df2:	4618      	mov	r0, r3
 8004df4:	f7ff fa52 	bl	800429c <LL_ADC_GetOffsetChannel>
 8004df8:	4603      	mov	r3, r0
 8004dfa:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004dfe:	2b00      	cmp	r3, #0
 8004e00:	d10a      	bne.n	8004e18 <HAL_ADCEx_InjectedConfigChannel+0x59c>
 8004e02:	687b      	ldr	r3, [r7, #4]
 8004e04:	681b      	ldr	r3, [r3, #0]
 8004e06:	2103      	movs	r1, #3
 8004e08:	4618      	mov	r0, r3
 8004e0a:	f7ff fa47 	bl	800429c <LL_ADC_GetOffsetChannel>
 8004e0e:	4603      	mov	r3, r0
 8004e10:	0e9b      	lsrs	r3, r3, #26
 8004e12:	f003 021f 	and.w	r2, r3, #31
 8004e16:	e017      	b.n	8004e48 <HAL_ADCEx_InjectedConfigChannel+0x5cc>
 8004e18:	687b      	ldr	r3, [r7, #4]
 8004e1a:	681b      	ldr	r3, [r3, #0]
 8004e1c:	2103      	movs	r1, #3
 8004e1e:	4618      	mov	r0, r3
 8004e20:	f7ff fa3c 	bl	800429c <LL_ADC_GetOffsetChannel>
 8004e24:	4603      	mov	r3, r0
 8004e26:	673b      	str	r3, [r7, #112]	@ 0x70
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004e28:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8004e2a:	fa93 f3a3 	rbit	r3, r3
 8004e2e:	66fb      	str	r3, [r7, #108]	@ 0x6c
  return result;
 8004e30:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8004e32:	677b      	str	r3, [r7, #116]	@ 0x74
  if (value == 0U)
 8004e34:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8004e36:	2b00      	cmp	r3, #0
 8004e38:	d101      	bne.n	8004e3e <HAL_ADCEx_InjectedConfigChannel+0x5c2>
    return 32U;
 8004e3a:	2320      	movs	r3, #32
 8004e3c:	e003      	b.n	8004e46 <HAL_ADCEx_InjectedConfigChannel+0x5ca>
  return __builtin_clz(value);
 8004e3e:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8004e40:	fab3 f383 	clz	r3, r3
 8004e44:	b2db      	uxtb	r3, r3
 8004e46:	461a      	mov	r2, r3
          == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfigInjected->InjectedChannel))
 8004e48:	683b      	ldr	r3, [r7, #0]
 8004e4a:	681b      	ldr	r3, [r3, #0]
 8004e4c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004e50:	2b00      	cmp	r3, #0
 8004e52:	d105      	bne.n	8004e60 <HAL_ADCEx_InjectedConfigChannel+0x5e4>
 8004e54:	683b      	ldr	r3, [r7, #0]
 8004e56:	681b      	ldr	r3, [r3, #0]
 8004e58:	0e9b      	lsrs	r3, r3, #26
 8004e5a:	f003 031f 	and.w	r3, r3, #31
 8004e5e:	e011      	b.n	8004e84 <HAL_ADCEx_InjectedConfigChannel+0x608>
 8004e60:	683b      	ldr	r3, [r7, #0]
 8004e62:	681b      	ldr	r3, [r3, #0]
 8004e64:	667b      	str	r3, [r7, #100]	@ 0x64
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004e66:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8004e68:	fa93 f3a3 	rbit	r3, r3
 8004e6c:	663b      	str	r3, [r7, #96]	@ 0x60
  return result;
 8004e6e:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8004e70:	66bb      	str	r3, [r7, #104]	@ 0x68
  if (value == 0U)
 8004e72:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8004e74:	2b00      	cmp	r3, #0
 8004e76:	d101      	bne.n	8004e7c <HAL_ADCEx_InjectedConfigChannel+0x600>
    return 32U;
 8004e78:	2320      	movs	r3, #32
 8004e7a:	e003      	b.n	8004e84 <HAL_ADCEx_InjectedConfigChannel+0x608>
  return __builtin_clz(value);
 8004e7c:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8004e7e:	fab3 f383 	clz	r3, r3
 8004e82:	b2db      	uxtb	r3, r3
      if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8004e84:	429a      	cmp	r2, r3
 8004e86:	d106      	bne.n	8004e96 <HAL_ADCEx_InjectedConfigChannel+0x61a>
      {
        LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_4, LL_ADC_OFFSET_DISABLE);
 8004e88:	687b      	ldr	r3, [r7, #4]
 8004e8a:	681b      	ldr	r3, [r3, #0]
 8004e8c:	2200      	movs	r2, #0
 8004e8e:	2103      	movs	r1, #3
 8004e90:	4618      	mov	r0, r3
 8004e92:	f7ff fa19 	bl	80042c8 <LL_ADC_SetOffsetState>
  }

  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated only when ADC is disabled:                */
  /*  - Single or differential mode                                           */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8004e96:	687b      	ldr	r3, [r7, #4]
 8004e98:	681b      	ldr	r3, [r3, #0]
 8004e9a:	4618      	mov	r0, r3
 8004e9c:	f7ff fae4 	bl	8004468 <LL_ADC_IsEnabled>
 8004ea0:	4603      	mov	r3, r0
 8004ea2:	2b00      	cmp	r3, #0
 8004ea4:	f040 813d 	bne.w	8005122 <HAL_ADCEx_InjectedConfigChannel+0x8a6>
  {
    /* Set mode single-ended or differential input of the selected ADC channel */
    LL_ADC_SetChannelSingleDiff(hadc->Instance, pConfigInjected->InjectedChannel, pConfigInjected->InjectedSingleDiff);
 8004ea8:	687b      	ldr	r3, [r7, #4]
 8004eaa:	6818      	ldr	r0, [r3, #0]
 8004eac:	683b      	ldr	r3, [r7, #0]
 8004eae:	6819      	ldr	r1, [r3, #0]
 8004eb0:	683b      	ldr	r3, [r7, #0]
 8004eb2:	68db      	ldr	r3, [r3, #12]
 8004eb4:	461a      	mov	r2, r3
 8004eb6:	f7ff faa5 	bl	8004404 <LL_ADC_SetChannelSingleDiff>

    /* Configuration of differential mode */
    /* Note: ADC channel number masked with value "0x1F" to ensure shift value within 32 bits range */
    if (pConfigInjected->InjectedSingleDiff == ADC_DIFFERENTIAL_ENDED)
 8004eba:	683b      	ldr	r3, [r7, #0]
 8004ebc:	68db      	ldr	r3, [r3, #12]
 8004ebe:	4aa2      	ldr	r2, [pc, #648]	@ (8005148 <HAL_ADCEx_InjectedConfigChannel+0x8cc>)
 8004ec0:	4293      	cmp	r3, r2
 8004ec2:	f040 812e 	bne.w	8005122 <HAL_ADCEx_InjectedConfigChannel+0x8a6>
    {
      /* Set sampling time of the selected ADC channel */
      LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8004ec6:	687b      	ldr	r3, [r7, #4]
 8004ec8:	6818      	ldr	r0, [r3, #0]
                                    (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8004eca:	683b      	ldr	r3, [r7, #0]
 8004ecc:	681b      	ldr	r3, [r3, #0]
 8004ece:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004ed2:	2b00      	cmp	r3, #0
 8004ed4:	d10b      	bne.n	8004eee <HAL_ADCEx_InjectedConfigChannel+0x672>
 8004ed6:	683b      	ldr	r3, [r7, #0]
 8004ed8:	681b      	ldr	r3, [r3, #0]
 8004eda:	0e9b      	lsrs	r3, r3, #26
 8004edc:	3301      	adds	r3, #1
 8004ede:	f003 031f 	and.w	r3, r3, #31
 8004ee2:	2b09      	cmp	r3, #9
 8004ee4:	bf94      	ite	ls
 8004ee6:	2301      	movls	r3, #1
 8004ee8:	2300      	movhi	r3, #0
 8004eea:	b2db      	uxtb	r3, r3
 8004eec:	e019      	b.n	8004f22 <HAL_ADCEx_InjectedConfigChannel+0x6a6>
 8004eee:	683b      	ldr	r3, [r7, #0]
 8004ef0:	681b      	ldr	r3, [r3, #0]
 8004ef2:	65bb      	str	r3, [r7, #88]	@ 0x58
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004ef4:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8004ef6:	fa93 f3a3 	rbit	r3, r3
 8004efa:	657b      	str	r3, [r7, #84]	@ 0x54
  return result;
 8004efc:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8004efe:	65fb      	str	r3, [r7, #92]	@ 0x5c
  if (value == 0U)
 8004f00:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8004f02:	2b00      	cmp	r3, #0
 8004f04:	d101      	bne.n	8004f0a <HAL_ADCEx_InjectedConfigChannel+0x68e>
    return 32U;
 8004f06:	2320      	movs	r3, #32
 8004f08:	e003      	b.n	8004f12 <HAL_ADCEx_InjectedConfigChannel+0x696>
  return __builtin_clz(value);
 8004f0a:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8004f0c:	fab3 f383 	clz	r3, r3
 8004f10:	b2db      	uxtb	r3, r3
 8004f12:	3301      	adds	r3, #1
 8004f14:	f003 031f 	and.w	r3, r3, #31
 8004f18:	2b09      	cmp	r3, #9
 8004f1a:	bf94      	ite	ls
 8004f1c:	2301      	movls	r3, #1
 8004f1e:	2300      	movhi	r3, #0
 8004f20:	b2db      	uxtb	r3, r3
      LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8004f22:	2b00      	cmp	r3, #0
 8004f24:	d079      	beq.n	800501a <HAL_ADCEx_InjectedConfigChannel+0x79e>
                                    (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8004f26:	683b      	ldr	r3, [r7, #0]
 8004f28:	681b      	ldr	r3, [r3, #0]
 8004f2a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004f2e:	2b00      	cmp	r3, #0
 8004f30:	d107      	bne.n	8004f42 <HAL_ADCEx_InjectedConfigChannel+0x6c6>
 8004f32:	683b      	ldr	r3, [r7, #0]
 8004f34:	681b      	ldr	r3, [r3, #0]
 8004f36:	0e9b      	lsrs	r3, r3, #26
 8004f38:	3301      	adds	r3, #1
 8004f3a:	069b      	lsls	r3, r3, #26
 8004f3c:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8004f40:	e015      	b.n	8004f6e <HAL_ADCEx_InjectedConfigChannel+0x6f2>
 8004f42:	683b      	ldr	r3, [r7, #0]
 8004f44:	681b      	ldr	r3, [r3, #0]
 8004f46:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004f48:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8004f4a:	fa93 f3a3 	rbit	r3, r3
 8004f4e:	64bb      	str	r3, [r7, #72]	@ 0x48
  return result;
 8004f50:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8004f52:	653b      	str	r3, [r7, #80]	@ 0x50
  if (value == 0U)
 8004f54:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8004f56:	2b00      	cmp	r3, #0
 8004f58:	d101      	bne.n	8004f5e <HAL_ADCEx_InjectedConfigChannel+0x6e2>
    return 32U;
 8004f5a:	2320      	movs	r3, #32
 8004f5c:	e003      	b.n	8004f66 <HAL_ADCEx_InjectedConfigChannel+0x6ea>
  return __builtin_clz(value);
 8004f5e:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8004f60:	fab3 f383 	clz	r3, r3
 8004f64:	b2db      	uxtb	r3, r3
 8004f66:	3301      	adds	r3, #1
 8004f68:	069b      	lsls	r3, r3, #26
 8004f6a:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8004f6e:	683b      	ldr	r3, [r7, #0]
 8004f70:	681b      	ldr	r3, [r3, #0]
 8004f72:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004f76:	2b00      	cmp	r3, #0
 8004f78:	d109      	bne.n	8004f8e <HAL_ADCEx_InjectedConfigChannel+0x712>
 8004f7a:	683b      	ldr	r3, [r7, #0]
 8004f7c:	681b      	ldr	r3, [r3, #0]
 8004f7e:	0e9b      	lsrs	r3, r3, #26
 8004f80:	3301      	adds	r3, #1
 8004f82:	f003 031f 	and.w	r3, r3, #31
 8004f86:	2101      	movs	r1, #1
 8004f88:	fa01 f303 	lsl.w	r3, r1, r3
 8004f8c:	e017      	b.n	8004fbe <HAL_ADCEx_InjectedConfigChannel+0x742>
 8004f8e:	683b      	ldr	r3, [r7, #0]
 8004f90:	681b      	ldr	r3, [r3, #0]
 8004f92:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004f94:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8004f96:	fa93 f3a3 	rbit	r3, r3
 8004f9a:	63fb      	str	r3, [r7, #60]	@ 0x3c
  return result;
 8004f9c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004f9e:	647b      	str	r3, [r7, #68]	@ 0x44
  if (value == 0U)
 8004fa0:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8004fa2:	2b00      	cmp	r3, #0
 8004fa4:	d101      	bne.n	8004faa <HAL_ADCEx_InjectedConfigChannel+0x72e>
    return 32U;
 8004fa6:	2320      	movs	r3, #32
 8004fa8:	e003      	b.n	8004fb2 <HAL_ADCEx_InjectedConfigChannel+0x736>
  return __builtin_clz(value);
 8004faa:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8004fac:	fab3 f383 	clz	r3, r3
 8004fb0:	b2db      	uxtb	r3, r3
 8004fb2:	3301      	adds	r3, #1
 8004fb4:	f003 031f 	and.w	r3, r3, #31
 8004fb8:	2101      	movs	r1, #1
 8004fba:	fa01 f303 	lsl.w	r3, r1, r3
 8004fbe:	ea42 0103 	orr.w	r1, r2, r3
 8004fc2:	683b      	ldr	r3, [r7, #0]
 8004fc4:	681b      	ldr	r3, [r3, #0]
 8004fc6:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004fca:	2b00      	cmp	r3, #0
 8004fcc:	d10a      	bne.n	8004fe4 <HAL_ADCEx_InjectedConfigChannel+0x768>
 8004fce:	683b      	ldr	r3, [r7, #0]
 8004fd0:	681b      	ldr	r3, [r3, #0]
 8004fd2:	0e9b      	lsrs	r3, r3, #26
 8004fd4:	3301      	adds	r3, #1
 8004fd6:	f003 021f 	and.w	r2, r3, #31
 8004fda:	4613      	mov	r3, r2
 8004fdc:	005b      	lsls	r3, r3, #1
 8004fde:	4413      	add	r3, r2
 8004fe0:	051b      	lsls	r3, r3, #20
 8004fe2:	e018      	b.n	8005016 <HAL_ADCEx_InjectedConfigChannel+0x79a>
 8004fe4:	683b      	ldr	r3, [r7, #0]
 8004fe6:	681b      	ldr	r3, [r3, #0]
 8004fe8:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004fea:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004fec:	fa93 f3a3 	rbit	r3, r3
 8004ff0:	633b      	str	r3, [r7, #48]	@ 0x30
  return result;
 8004ff2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004ff4:	63bb      	str	r3, [r7, #56]	@ 0x38
  if (value == 0U)
 8004ff6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004ff8:	2b00      	cmp	r3, #0
 8004ffa:	d101      	bne.n	8005000 <HAL_ADCEx_InjectedConfigChannel+0x784>
    return 32U;
 8004ffc:	2320      	movs	r3, #32
 8004ffe:	e003      	b.n	8005008 <HAL_ADCEx_InjectedConfigChannel+0x78c>
  return __builtin_clz(value);
 8005000:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005002:	fab3 f383 	clz	r3, r3
 8005006:	b2db      	uxtb	r3, r3
 8005008:	3301      	adds	r3, #1
 800500a:	f003 021f 	and.w	r2, r3, #31
 800500e:	4613      	mov	r3, r2
 8005010:	005b      	lsls	r3, r3, #1
 8005012:	4413      	add	r3, r2
 8005014:	051b      	lsls	r3, r3, #20
      LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8005016:	430b      	orrs	r3, r1
 8005018:	e07e      	b.n	8005118 <HAL_ADCEx_InjectedConfigChannel+0x89c>
                                    (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 800501a:	683b      	ldr	r3, [r7, #0]
 800501c:	681b      	ldr	r3, [r3, #0]
 800501e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8005022:	2b00      	cmp	r3, #0
 8005024:	d107      	bne.n	8005036 <HAL_ADCEx_InjectedConfigChannel+0x7ba>
 8005026:	683b      	ldr	r3, [r7, #0]
 8005028:	681b      	ldr	r3, [r3, #0]
 800502a:	0e9b      	lsrs	r3, r3, #26
 800502c:	3301      	adds	r3, #1
 800502e:	069b      	lsls	r3, r3, #26
 8005030:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8005034:	e015      	b.n	8005062 <HAL_ADCEx_InjectedConfigChannel+0x7e6>
 8005036:	683b      	ldr	r3, [r7, #0]
 8005038:	681b      	ldr	r3, [r3, #0]
 800503a:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800503c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800503e:	fa93 f3a3 	rbit	r3, r3
 8005042:	627b      	str	r3, [r7, #36]	@ 0x24
  return result;
 8005044:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005046:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (value == 0U)
 8005048:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800504a:	2b00      	cmp	r3, #0
 800504c:	d101      	bne.n	8005052 <HAL_ADCEx_InjectedConfigChannel+0x7d6>
    return 32U;
 800504e:	2320      	movs	r3, #32
 8005050:	e003      	b.n	800505a <HAL_ADCEx_InjectedConfigChannel+0x7de>
  return __builtin_clz(value);
 8005052:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005054:	fab3 f383 	clz	r3, r3
 8005058:	b2db      	uxtb	r3, r3
 800505a:	3301      	adds	r3, #1
 800505c:	069b      	lsls	r3, r3, #26
 800505e:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8005062:	683b      	ldr	r3, [r7, #0]
 8005064:	681b      	ldr	r3, [r3, #0]
 8005066:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800506a:	2b00      	cmp	r3, #0
 800506c:	d109      	bne.n	8005082 <HAL_ADCEx_InjectedConfigChannel+0x806>
 800506e:	683b      	ldr	r3, [r7, #0]
 8005070:	681b      	ldr	r3, [r3, #0]
 8005072:	0e9b      	lsrs	r3, r3, #26
 8005074:	3301      	adds	r3, #1
 8005076:	f003 031f 	and.w	r3, r3, #31
 800507a:	2101      	movs	r1, #1
 800507c:	fa01 f303 	lsl.w	r3, r1, r3
 8005080:	e017      	b.n	80050b2 <HAL_ADCEx_InjectedConfigChannel+0x836>
 8005082:	683b      	ldr	r3, [r7, #0]
 8005084:	681b      	ldr	r3, [r3, #0]
 8005086:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005088:	69fb      	ldr	r3, [r7, #28]
 800508a:	fa93 f3a3 	rbit	r3, r3
 800508e:	61bb      	str	r3, [r7, #24]
  return result;
 8005090:	69bb      	ldr	r3, [r7, #24]
 8005092:	623b      	str	r3, [r7, #32]
  if (value == 0U)
 8005094:	6a3b      	ldr	r3, [r7, #32]
 8005096:	2b00      	cmp	r3, #0
 8005098:	d101      	bne.n	800509e <HAL_ADCEx_InjectedConfigChannel+0x822>
    return 32U;
 800509a:	2320      	movs	r3, #32
 800509c:	e003      	b.n	80050a6 <HAL_ADCEx_InjectedConfigChannel+0x82a>
  return __builtin_clz(value);
 800509e:	6a3b      	ldr	r3, [r7, #32]
 80050a0:	fab3 f383 	clz	r3, r3
 80050a4:	b2db      	uxtb	r3, r3
 80050a6:	3301      	adds	r3, #1
 80050a8:	f003 031f 	and.w	r3, r3, #31
 80050ac:	2101      	movs	r1, #1
 80050ae:	fa01 f303 	lsl.w	r3, r1, r3
 80050b2:	ea42 0103 	orr.w	r1, r2, r3
 80050b6:	683b      	ldr	r3, [r7, #0]
 80050b8:	681b      	ldr	r3, [r3, #0]
 80050ba:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80050be:	2b00      	cmp	r3, #0
 80050c0:	d10d      	bne.n	80050de <HAL_ADCEx_InjectedConfigChannel+0x862>
 80050c2:	683b      	ldr	r3, [r7, #0]
 80050c4:	681b      	ldr	r3, [r3, #0]
 80050c6:	0e9b      	lsrs	r3, r3, #26
 80050c8:	3301      	adds	r3, #1
 80050ca:	f003 021f 	and.w	r2, r3, #31
 80050ce:	4613      	mov	r3, r2
 80050d0:	005b      	lsls	r3, r3, #1
 80050d2:	4413      	add	r3, r2
 80050d4:	3b1e      	subs	r3, #30
 80050d6:	051b      	lsls	r3, r3, #20
 80050d8:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 80050dc:	e01b      	b.n	8005116 <HAL_ADCEx_InjectedConfigChannel+0x89a>
 80050de:	683b      	ldr	r3, [r7, #0]
 80050e0:	681b      	ldr	r3, [r3, #0]
 80050e2:	613b      	str	r3, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80050e4:	693b      	ldr	r3, [r7, #16]
 80050e6:	fa93 f3a3 	rbit	r3, r3
 80050ea:	60fb      	str	r3, [r7, #12]
  return result;
 80050ec:	68fb      	ldr	r3, [r7, #12]
 80050ee:	617b      	str	r3, [r7, #20]
  if (value == 0U)
 80050f0:	697b      	ldr	r3, [r7, #20]
 80050f2:	2b00      	cmp	r3, #0
 80050f4:	d101      	bne.n	80050fa <HAL_ADCEx_InjectedConfigChannel+0x87e>
    return 32U;
 80050f6:	2320      	movs	r3, #32
 80050f8:	e003      	b.n	8005102 <HAL_ADCEx_InjectedConfigChannel+0x886>
  return __builtin_clz(value);
 80050fa:	697b      	ldr	r3, [r7, #20]
 80050fc:	fab3 f383 	clz	r3, r3
 8005100:	b2db      	uxtb	r3, r3
 8005102:	3301      	adds	r3, #1
 8005104:	f003 021f 	and.w	r2, r3, #31
 8005108:	4613      	mov	r3, r2
 800510a:	005b      	lsls	r3, r3, #1
 800510c:	4413      	add	r3, r2
 800510e:	3b1e      	subs	r3, #30
 8005110:	051b      	lsls	r3, r3, #20
 8005112:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
      LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8005116:	430b      	orrs	r3, r1
                                                 (__LL_ADC_CHANNEL_TO_DECIMAL_NB(
                                                    (uint32_t)pConfigInjected->InjectedChannel)
                                                  + 1UL) & 0x1FUL)),
                                    pConfigInjected->InjectedSamplingTime);
 8005118:	683a      	ldr	r2, [r7, #0]
 800511a:	6892      	ldr	r2, [r2, #8]
      LL_ADC_SetChannelSamplingTime(hadc->Instance,
 800511c:	4619      	mov	r1, r3
 800511e:	f7ff f945 	bl	80043ac <LL_ADC_SetChannelSamplingTime>
  /* internal measurement paths enable: If internal channel selected,       */
  /* enable dedicated internal buffers and path.                            */
  /* Note: these internal measurement paths can be disabled using           */
  /* HAL_ADC_DeInit().                                                      */

  if (__LL_ADC_IS_CHANNEL_INTERNAL(pConfigInjected->InjectedChannel))
 8005122:	683b      	ldr	r3, [r7, #0]
 8005124:	681a      	ldr	r2, [r3, #0]
 8005126:	4b09      	ldr	r3, [pc, #36]	@ (800514c <HAL_ADCEx_InjectedConfigChannel+0x8d0>)
 8005128:	4013      	ands	r3, r2
 800512a:	2b00      	cmp	r3, #0
 800512c:	f000 80b2 	beq.w	8005294 <HAL_ADCEx_InjectedConfigChannel+0xa18>
  {
    tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8005130:	687b      	ldr	r3, [r7, #4]
 8005132:	681b      	ldr	r3, [r3, #0]
 8005134:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8005138:	d004      	beq.n	8005144 <HAL_ADCEx_InjectedConfigChannel+0x8c8>
 800513a:	687b      	ldr	r3, [r7, #4]
 800513c:	681b      	ldr	r3, [r3, #0]
 800513e:	4a04      	ldr	r2, [pc, #16]	@ (8005150 <HAL_ADCEx_InjectedConfigChannel+0x8d4>)
 8005140:	4293      	cmp	r3, r2
 8005142:	d109      	bne.n	8005158 <HAL_ADCEx_InjectedConfigChannel+0x8dc>
 8005144:	4b03      	ldr	r3, [pc, #12]	@ (8005154 <HAL_ADCEx_InjectedConfigChannel+0x8d8>)
 8005146:	e008      	b.n	800515a <HAL_ADCEx_InjectedConfigChannel+0x8de>
 8005148:	407f0000 	.word	0x407f0000
 800514c:	80080000 	.word	0x80080000
 8005150:	50000100 	.word	0x50000100
 8005154:	50000300 	.word	0x50000300
 8005158:	4b53      	ldr	r3, [pc, #332]	@ (80052a8 <HAL_ADCEx_InjectedConfigChannel+0xa2c>)
 800515a:	4618      	mov	r0, r3
 800515c:	f7ff f86c 	bl	8004238 <LL_ADC_GetCommonPathInternalCh>
 8005160:	f8c7 00c0 	str.w	r0, [r7, #192]	@ 0xc0

    /* If the requested internal measurement path has already been enabled,   */
    /* bypass the configuration processing.                                   */
    if (((pConfigInjected->InjectedChannel == ADC_CHANNEL_TEMPSENSOR_ADC1)
 8005164:	683b      	ldr	r3, [r7, #0]
 8005166:	681b      	ldr	r3, [r3, #0]
 8005168:	4a50      	ldr	r2, [pc, #320]	@ (80052ac <HAL_ADCEx_InjectedConfigChannel+0xa30>)
 800516a:	4293      	cmp	r3, r2
 800516c:	d004      	beq.n	8005178 <HAL_ADCEx_InjectedConfigChannel+0x8fc>
         || (pConfigInjected->InjectedChannel == ADC_CHANNEL_TEMPSENSOR_ADC5))
 800516e:	683b      	ldr	r3, [r7, #0]
 8005170:	681b      	ldr	r3, [r3, #0]
 8005172:	4a4f      	ldr	r2, [pc, #316]	@ (80052b0 <HAL_ADCEx_InjectedConfigChannel+0xa34>)
 8005174:	4293      	cmp	r3, r2
 8005176:	d139      	bne.n	80051ec <HAL_ADCEx_InjectedConfigChannel+0x970>
        && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 8005178:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 800517c:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8005180:	2b00      	cmp	r3, #0
 8005182:	d133      	bne.n	80051ec <HAL_ADCEx_InjectedConfigChannel+0x970>
    {
      if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8005184:	687b      	ldr	r3, [r7, #4]
 8005186:	681b      	ldr	r3, [r3, #0]
 8005188:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800518c:	d004      	beq.n	8005198 <HAL_ADCEx_InjectedConfigChannel+0x91c>
 800518e:	687b      	ldr	r3, [r7, #4]
 8005190:	681b      	ldr	r3, [r3, #0]
 8005192:	4a48      	ldr	r2, [pc, #288]	@ (80052b4 <HAL_ADCEx_InjectedConfigChannel+0xa38>)
 8005194:	4293      	cmp	r3, r2
 8005196:	d17a      	bne.n	800528e <HAL_ADCEx_InjectedConfigChannel+0xa12>
      {
        LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8005198:	687b      	ldr	r3, [r7, #4]
 800519a:	681b      	ldr	r3, [r3, #0]
 800519c:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80051a0:	d004      	beq.n	80051ac <HAL_ADCEx_InjectedConfigChannel+0x930>
 80051a2:	687b      	ldr	r3, [r7, #4]
 80051a4:	681b      	ldr	r3, [r3, #0]
 80051a6:	4a44      	ldr	r2, [pc, #272]	@ (80052b8 <HAL_ADCEx_InjectedConfigChannel+0xa3c>)
 80051a8:	4293      	cmp	r3, r2
 80051aa:	d101      	bne.n	80051b0 <HAL_ADCEx_InjectedConfigChannel+0x934>
 80051ac:	4a43      	ldr	r2, [pc, #268]	@ (80052bc <HAL_ADCEx_InjectedConfigChannel+0xa40>)
 80051ae:	e000      	b.n	80051b2 <HAL_ADCEx_InjectedConfigChannel+0x936>
 80051b0:	4a3d      	ldr	r2, [pc, #244]	@ (80052a8 <HAL_ADCEx_InjectedConfigChannel+0xa2c>)
 80051b2:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 80051b6:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 80051ba:	4619      	mov	r1, r3
 80051bc:	4610      	mov	r0, r2
 80051be:	f7ff f828 	bl	8004212 <LL_ADC_SetCommonPathInternalCh>
        /* Wait loop initialization and execution */
        /* Note: Variable divided by 2 to compensate partially              */
        /*       CPU processing cycles, scaling in us split to not          */
        /*       exceed 32 bits register capacity and handle low frequency. */
        wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL)
                           * (((SystemCoreClock / (100000UL * 2UL)) + 1UL) + 1UL));
 80051c2:	4b3f      	ldr	r3, [pc, #252]	@ (80052c0 <HAL_ADCEx_InjectedConfigChannel+0xa44>)
 80051c4:	681b      	ldr	r3, [r3, #0]
 80051c6:	099b      	lsrs	r3, r3, #6
 80051c8:	4a3e      	ldr	r2, [pc, #248]	@ (80052c4 <HAL_ADCEx_InjectedConfigChannel+0xa48>)
 80051ca:	fba2 2303 	umull	r2, r3, r2, r3
 80051ce:	099a      	lsrs	r2, r3, #6
 80051d0:	4613      	mov	r3, r2
 80051d2:	005b      	lsls	r3, r3, #1
 80051d4:	4413      	add	r3, r2
 80051d6:	009b      	lsls	r3, r3, #2
 80051d8:	3318      	adds	r3, #24
        wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL)
 80051da:	60bb      	str	r3, [r7, #8]
        while (wait_loop_index != 0UL)
 80051dc:	e002      	b.n	80051e4 <HAL_ADCEx_InjectedConfigChannel+0x968>
        {
          wait_loop_index--;
 80051de:	68bb      	ldr	r3, [r7, #8]
 80051e0:	3b01      	subs	r3, #1
 80051e2:	60bb      	str	r3, [r7, #8]
        while (wait_loop_index != 0UL)
 80051e4:	68bb      	ldr	r3, [r7, #8]
 80051e6:	2b00      	cmp	r3, #0
 80051e8:	d1f9      	bne.n	80051de <HAL_ADCEx_InjectedConfigChannel+0x962>
      if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 80051ea:	e050      	b.n	800528e <HAL_ADCEx_InjectedConfigChannel+0xa12>
        }
      }
    }
    else if ((pConfigInjected->InjectedChannel == ADC_CHANNEL_VBAT)
 80051ec:	683b      	ldr	r3, [r7, #0]
 80051ee:	681b      	ldr	r3, [r3, #0]
 80051f0:	4a35      	ldr	r2, [pc, #212]	@ (80052c8 <HAL_ADCEx_InjectedConfigChannel+0xa4c>)
 80051f2:	4293      	cmp	r3, r2
 80051f4:	d125      	bne.n	8005242 <HAL_ADCEx_InjectedConfigChannel+0x9c6>
             && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 80051f6:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 80051fa:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80051fe:	2b00      	cmp	r3, #0
 8005200:	d11f      	bne.n	8005242 <HAL_ADCEx_InjectedConfigChannel+0x9c6>
    {
      if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8005202:	687b      	ldr	r3, [r7, #4]
 8005204:	681b      	ldr	r3, [r3, #0]
 8005206:	4a2c      	ldr	r2, [pc, #176]	@ (80052b8 <HAL_ADCEx_InjectedConfigChannel+0xa3c>)
 8005208:	4293      	cmp	r3, r2
 800520a:	d104      	bne.n	8005216 <HAL_ADCEx_InjectedConfigChannel+0x99a>
 800520c:	687b      	ldr	r3, [r7, #4]
 800520e:	681b      	ldr	r3, [r3, #0]
 8005210:	4a2e      	ldr	r2, [pc, #184]	@ (80052cc <HAL_ADCEx_InjectedConfigChannel+0xa50>)
 8005212:	4293      	cmp	r3, r2
 8005214:	d03d      	beq.n	8005292 <HAL_ADCEx_InjectedConfigChannel+0xa16>
      {
        LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8005216:	687b      	ldr	r3, [r7, #4]
 8005218:	681b      	ldr	r3, [r3, #0]
 800521a:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800521e:	d004      	beq.n	800522a <HAL_ADCEx_InjectedConfigChannel+0x9ae>
 8005220:	687b      	ldr	r3, [r7, #4]
 8005222:	681b      	ldr	r3, [r3, #0]
 8005224:	4a24      	ldr	r2, [pc, #144]	@ (80052b8 <HAL_ADCEx_InjectedConfigChannel+0xa3c>)
 8005226:	4293      	cmp	r3, r2
 8005228:	d101      	bne.n	800522e <HAL_ADCEx_InjectedConfigChannel+0x9b2>
 800522a:	4a24      	ldr	r2, [pc, #144]	@ (80052bc <HAL_ADCEx_InjectedConfigChannel+0xa40>)
 800522c:	e000      	b.n	8005230 <HAL_ADCEx_InjectedConfigChannel+0x9b4>
 800522e:	4a1e      	ldr	r2, [pc, #120]	@ (80052a8 <HAL_ADCEx_InjectedConfigChannel+0xa2c>)
 8005230:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8005234:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8005238:	4619      	mov	r1, r3
 800523a:	4610      	mov	r0, r2
 800523c:	f7fe ffe9 	bl	8004212 <LL_ADC_SetCommonPathInternalCh>
      if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8005240:	e027      	b.n	8005292 <HAL_ADCEx_InjectedConfigChannel+0xa16>
                                       LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
      }
    }
    else if ((pConfigInjected->InjectedChannel == ADC_CHANNEL_VREFINT)
 8005242:	683b      	ldr	r3, [r7, #0]
 8005244:	681b      	ldr	r3, [r3, #0]
 8005246:	4a22      	ldr	r2, [pc, #136]	@ (80052d0 <HAL_ADCEx_InjectedConfigChannel+0xa54>)
 8005248:	4293      	cmp	r3, r2
 800524a:	d123      	bne.n	8005294 <HAL_ADCEx_InjectedConfigChannel+0xa18>
             && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 800524c:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8005250:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8005254:	2b00      	cmp	r3, #0
 8005256:	d11d      	bne.n	8005294 <HAL_ADCEx_InjectedConfigChannel+0xa18>
    {
      if (ADC_VREFINT_INSTANCE(hadc))
 8005258:	687b      	ldr	r3, [r7, #4]
 800525a:	681b      	ldr	r3, [r3, #0]
 800525c:	4a16      	ldr	r2, [pc, #88]	@ (80052b8 <HAL_ADCEx_InjectedConfigChannel+0xa3c>)
 800525e:	4293      	cmp	r3, r2
 8005260:	d018      	beq.n	8005294 <HAL_ADCEx_InjectedConfigChannel+0xa18>
      {
        LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8005262:	687b      	ldr	r3, [r7, #4]
 8005264:	681b      	ldr	r3, [r3, #0]
 8005266:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800526a:	d004      	beq.n	8005276 <HAL_ADCEx_InjectedConfigChannel+0x9fa>
 800526c:	687b      	ldr	r3, [r7, #4]
 800526e:	681b      	ldr	r3, [r3, #0]
 8005270:	4a11      	ldr	r2, [pc, #68]	@ (80052b8 <HAL_ADCEx_InjectedConfigChannel+0xa3c>)
 8005272:	4293      	cmp	r3, r2
 8005274:	d101      	bne.n	800527a <HAL_ADCEx_InjectedConfigChannel+0x9fe>
 8005276:	4a11      	ldr	r2, [pc, #68]	@ (80052bc <HAL_ADCEx_InjectedConfigChannel+0xa40>)
 8005278:	e000      	b.n	800527c <HAL_ADCEx_InjectedConfigChannel+0xa00>
 800527a:	4a0b      	ldr	r2, [pc, #44]	@ (80052a8 <HAL_ADCEx_InjectedConfigChannel+0xa2c>)
 800527c:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8005280:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8005284:	4619      	mov	r1, r3
 8005286:	4610      	mov	r0, r2
 8005288:	f7fe ffc3 	bl	8004212 <LL_ADC_SetCommonPathInternalCh>
 800528c:	e002      	b.n	8005294 <HAL_ADCEx_InjectedConfigChannel+0xa18>
      if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 800528e:	bf00      	nop
 8005290:	e000      	b.n	8005294 <HAL_ADCEx_InjectedConfigChannel+0xa18>
      if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8005292:	bf00      	nop
      /* nothing to do */
    }
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8005294:	687b      	ldr	r3, [r7, #4]
 8005296:	2200      	movs	r2, #0
 8005298:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  /* Return function status */
  return tmp_hal_status;
 800529c:	f897 30d7 	ldrb.w	r3, [r7, #215]	@ 0xd7
}
 80052a0:	4618      	mov	r0, r3
 80052a2:	37d8      	adds	r7, #216	@ 0xd8
 80052a4:	46bd      	mov	sp, r7
 80052a6:	bd80      	pop	{r7, pc}
 80052a8:	50000700 	.word	0x50000700
 80052ac:	c3210000 	.word	0xc3210000
 80052b0:	90c00010 	.word	0x90c00010
 80052b4:	50000600 	.word	0x50000600
 80052b8:	50000100 	.word	0x50000100
 80052bc:	50000300 	.word	0x50000300
 80052c0:	20000008 	.word	0x20000008
 80052c4:	053e2d63 	.word	0x053e2d63
 80052c8:	c7520000 	.word	0xc7520000
 80052cc:	50000500 	.word	0x50000500
 80052d0:	cb840000 	.word	0xcb840000

080052d4 <HAL_ADCEx_MultiModeConfigChannel>:
  * @param hadc Master ADC handle
  * @param pMultimode Structure of ADC multimode configuration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_MultiModeConfigChannel(ADC_HandleTypeDef *hadc, const ADC_MultiModeTypeDef *pMultimode)
{
 80052d4:	b590      	push	{r4, r7, lr}
 80052d6:	b0a1      	sub	sp, #132	@ 0x84
 80052d8:	af00      	add	r7, sp, #0
 80052da:	6078      	str	r0, [r7, #4]
 80052dc:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80052de:	2300      	movs	r3, #0
 80052e0:	f887 307f 	strb.w	r3, [r7, #127]	@ 0x7f
    assert_param(IS_ADC_DMA_ACCESS_MULTIMODE(pMultimode->DMAAccessMode));
    assert_param(IS_ADC_SAMPLING_DELAY(pMultimode->TwoSamplingDelay));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 80052e4:	687b      	ldr	r3, [r7, #4]
 80052e6:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 80052ea:	2b01      	cmp	r3, #1
 80052ec:	d101      	bne.n	80052f2 <HAL_ADCEx_MultiModeConfigChannel+0x1e>
 80052ee:	2302      	movs	r3, #2
 80052f0:	e0e7      	b.n	80054c2 <HAL_ADCEx_MultiModeConfigChannel+0x1ee>
 80052f2:	687b      	ldr	r3, [r7, #4]
 80052f4:	2201      	movs	r2, #1
 80052f6:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  /* Temporary handle minimum initialization */
  __HAL_ADC_RESET_HANDLE_STATE(&tmp_hadc_slave);
 80052fa:	2300      	movs	r3, #0
 80052fc:	667b      	str	r3, [r7, #100]	@ 0x64
  ADC_CLEAR_ERRORCODE(&tmp_hadc_slave);
 80052fe:	2300      	movs	r3, #0
 8005300:	66bb      	str	r3, [r7, #104]	@ 0x68

  ADC_MULTI_SLAVE(hadc, &tmp_hadc_slave);
 8005302:	687b      	ldr	r3, [r7, #4]
 8005304:	681b      	ldr	r3, [r3, #0]
 8005306:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800530a:	d102      	bne.n	8005312 <HAL_ADCEx_MultiModeConfigChannel+0x3e>
 800530c:	4b6f      	ldr	r3, [pc, #444]	@ (80054cc <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 800530e:	60bb      	str	r3, [r7, #8]
 8005310:	e009      	b.n	8005326 <HAL_ADCEx_MultiModeConfigChannel+0x52>
 8005312:	687b      	ldr	r3, [r7, #4]
 8005314:	681b      	ldr	r3, [r3, #0]
 8005316:	4a6e      	ldr	r2, [pc, #440]	@ (80054d0 <HAL_ADCEx_MultiModeConfigChannel+0x1fc>)
 8005318:	4293      	cmp	r3, r2
 800531a:	d102      	bne.n	8005322 <HAL_ADCEx_MultiModeConfigChannel+0x4e>
 800531c:	4b6d      	ldr	r3, [pc, #436]	@ (80054d4 <HAL_ADCEx_MultiModeConfigChannel+0x200>)
 800531e:	60bb      	str	r3, [r7, #8]
 8005320:	e001      	b.n	8005326 <HAL_ADCEx_MultiModeConfigChannel+0x52>
 8005322:	2300      	movs	r3, #0
 8005324:	60bb      	str	r3, [r7, #8]

  if (tmp_hadc_slave.Instance == NULL)
 8005326:	68bb      	ldr	r3, [r7, #8]
 8005328:	2b00      	cmp	r3, #0
 800532a:	d10b      	bne.n	8005344 <HAL_ADCEx_MultiModeConfigChannel+0x70>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800532c:	687b      	ldr	r3, [r7, #4]
 800532e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005330:	f043 0220 	orr.w	r2, r3, #32
 8005334:	687b      	ldr	r3, [r7, #4]
 8005336:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8005338:	687b      	ldr	r3, [r7, #4]
 800533a:	2200      	movs	r2, #0
 800533c:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

    return HAL_ERROR;
 8005340:	2301      	movs	r3, #1
 8005342:	e0be      	b.n	80054c2 <HAL_ADCEx_MultiModeConfigChannel+0x1ee>
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Multimode DMA configuration                                           */
  /*  - Multimode DMA mode                                                    */
  tmp_hadc_slave_conversion_on_going = LL_ADC_REG_IsConversionOngoing((&tmp_hadc_slave)->Instance);
 8005344:	68bb      	ldr	r3, [r7, #8]
 8005346:	4618      	mov	r0, r3
 8005348:	f7ff f8ce 	bl	80044e8 <LL_ADC_REG_IsConversionOngoing>
 800534c:	67b8      	str	r0, [r7, #120]	@ 0x78
  if ((LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 800534e:	687b      	ldr	r3, [r7, #4]
 8005350:	681b      	ldr	r3, [r3, #0]
 8005352:	4618      	mov	r0, r3
 8005354:	f7ff f8c8 	bl	80044e8 <LL_ADC_REG_IsConversionOngoing>
 8005358:	4603      	mov	r3, r0
 800535a:	2b00      	cmp	r3, #0
 800535c:	f040 80a0 	bne.w	80054a0 <HAL_ADCEx_MultiModeConfigChannel+0x1cc>
      && (tmp_hadc_slave_conversion_on_going == 0UL))
 8005360:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8005362:	2b00      	cmp	r3, #0
 8005364:	f040 809c 	bne.w	80054a0 <HAL_ADCEx_MultiModeConfigChannel+0x1cc>
  {
    /* Pointer to the common control register */
    tmpADC_Common = __LL_ADC_COMMON_INSTANCE(hadc->Instance);
 8005368:	687b      	ldr	r3, [r7, #4]
 800536a:	681b      	ldr	r3, [r3, #0]
 800536c:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8005370:	d004      	beq.n	800537c <HAL_ADCEx_MultiModeConfigChannel+0xa8>
 8005372:	687b      	ldr	r3, [r7, #4]
 8005374:	681b      	ldr	r3, [r3, #0]
 8005376:	4a55      	ldr	r2, [pc, #340]	@ (80054cc <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 8005378:	4293      	cmp	r3, r2
 800537a:	d101      	bne.n	8005380 <HAL_ADCEx_MultiModeConfigChannel+0xac>
 800537c:	4b56      	ldr	r3, [pc, #344]	@ (80054d8 <HAL_ADCEx_MultiModeConfigChannel+0x204>)
 800537e:	e000      	b.n	8005382 <HAL_ADCEx_MultiModeConfigChannel+0xae>
 8005380:	4b56      	ldr	r3, [pc, #344]	@ (80054dc <HAL_ADCEx_MultiModeConfigChannel+0x208>)
 8005382:	677b      	str	r3, [r7, #116]	@ 0x74

    /* If multimode is selected, configure all multimode parameters.          */
    /* Otherwise, reset multimode parameters (can be used in case of          */
    /* transition from multimode to independent mode).                        */
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 8005384:	683b      	ldr	r3, [r7, #0]
 8005386:	681b      	ldr	r3, [r3, #0]
 8005388:	2b00      	cmp	r3, #0
 800538a:	d04b      	beq.n	8005424 <HAL_ADCEx_MultiModeConfigChannel+0x150>
    {
      MODIFY_REG(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG,
 800538c:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800538e:	689b      	ldr	r3, [r3, #8]
 8005390:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8005394:	683b      	ldr	r3, [r7, #0]
 8005396:	6859      	ldr	r1, [r3, #4]
 8005398:	687b      	ldr	r3, [r7, #4]
 800539a:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 800539e:	035b      	lsls	r3, r3, #13
 80053a0:	430b      	orrs	r3, r1
 80053a2:	431a      	orrs	r2, r3
 80053a4:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80053a6:	609a      	str	r2, [r3, #8]
      /*      from 1 to 10 clock cycles for 10 bits,                              */
      /*      from 1 to 8 clock cycles for 8 bits                                 */
      /*      from 1 to 6 clock cycles for 6 bits                                 */
      /*    If a higher delay is selected, it will be clipped to maximum delay    */
      /*    range                                                                 */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 80053a8:	687b      	ldr	r3, [r7, #4]
 80053aa:	681b      	ldr	r3, [r3, #0]
 80053ac:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80053b0:	d004      	beq.n	80053bc <HAL_ADCEx_MultiModeConfigChannel+0xe8>
 80053b2:	687b      	ldr	r3, [r7, #4]
 80053b4:	681b      	ldr	r3, [r3, #0]
 80053b6:	4a45      	ldr	r2, [pc, #276]	@ (80054cc <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 80053b8:	4293      	cmp	r3, r2
 80053ba:	d10f      	bne.n	80053dc <HAL_ADCEx_MultiModeConfigChannel+0x108>
 80053bc:	f04f 40a0 	mov.w	r0, #1342177280	@ 0x50000000
 80053c0:	f7ff f852 	bl	8004468 <LL_ADC_IsEnabled>
 80053c4:	4604      	mov	r4, r0
 80053c6:	4841      	ldr	r0, [pc, #260]	@ (80054cc <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 80053c8:	f7ff f84e 	bl	8004468 <LL_ADC_IsEnabled>
 80053cc:	4603      	mov	r3, r0
 80053ce:	4323      	orrs	r3, r4
 80053d0:	2b00      	cmp	r3, #0
 80053d2:	bf0c      	ite	eq
 80053d4:	2301      	moveq	r3, #1
 80053d6:	2300      	movne	r3, #0
 80053d8:	b2db      	uxtb	r3, r3
 80053da:	e012      	b.n	8005402 <HAL_ADCEx_MultiModeConfigChannel+0x12e>
 80053dc:	483c      	ldr	r0, [pc, #240]	@ (80054d0 <HAL_ADCEx_MultiModeConfigChannel+0x1fc>)
 80053de:	f7ff f843 	bl	8004468 <LL_ADC_IsEnabled>
 80053e2:	4604      	mov	r4, r0
 80053e4:	483b      	ldr	r0, [pc, #236]	@ (80054d4 <HAL_ADCEx_MultiModeConfigChannel+0x200>)
 80053e6:	f7ff f83f 	bl	8004468 <LL_ADC_IsEnabled>
 80053ea:	4603      	mov	r3, r0
 80053ec:	431c      	orrs	r4, r3
 80053ee:	483c      	ldr	r0, [pc, #240]	@ (80054e0 <HAL_ADCEx_MultiModeConfigChannel+0x20c>)
 80053f0:	f7ff f83a 	bl	8004468 <LL_ADC_IsEnabled>
 80053f4:	4603      	mov	r3, r0
 80053f6:	4323      	orrs	r3, r4
 80053f8:	2b00      	cmp	r3, #0
 80053fa:	bf0c      	ite	eq
 80053fc:	2301      	moveq	r3, #1
 80053fe:	2300      	movne	r3, #0
 8005400:	b2db      	uxtb	r3, r3
 8005402:	2b00      	cmp	r3, #0
 8005404:	d056      	beq.n	80054b4 <HAL_ADCEx_MultiModeConfigChannel+0x1e0>
      {
        MODIFY_REG(tmpADC_Common->CCR,
 8005406:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8005408:	689b      	ldr	r3, [r3, #8]
 800540a:	f423 6371 	bic.w	r3, r3, #3856	@ 0xf10
 800540e:	f023 030f 	bic.w	r3, r3, #15
 8005412:	683a      	ldr	r2, [r7, #0]
 8005414:	6811      	ldr	r1, [r2, #0]
 8005416:	683a      	ldr	r2, [r7, #0]
 8005418:	6892      	ldr	r2, [r2, #8]
 800541a:	430a      	orrs	r2, r1
 800541c:	431a      	orrs	r2, r3
 800541e:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8005420:	609a      	str	r2, [r3, #8]
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 8005422:	e047      	b.n	80054b4 <HAL_ADCEx_MultiModeConfigChannel+0x1e0>
                  );
      }
    }
    else /* ADC_MODE_INDEPENDENT */
    {
      CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG);
 8005424:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8005426:	689b      	ldr	r3, [r3, #8]
 8005428:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 800542c:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800542e:	609a      	str	r2, [r3, #8]

      /* Parameters that can be updated only when ADC is disabled:                */
      /*  - Multimode mode selection                                              */
      /*  - Multimode delay                                                       */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8005430:	687b      	ldr	r3, [r7, #4]
 8005432:	681b      	ldr	r3, [r3, #0]
 8005434:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8005438:	d004      	beq.n	8005444 <HAL_ADCEx_MultiModeConfigChannel+0x170>
 800543a:	687b      	ldr	r3, [r7, #4]
 800543c:	681b      	ldr	r3, [r3, #0]
 800543e:	4a23      	ldr	r2, [pc, #140]	@ (80054cc <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 8005440:	4293      	cmp	r3, r2
 8005442:	d10f      	bne.n	8005464 <HAL_ADCEx_MultiModeConfigChannel+0x190>
 8005444:	f04f 40a0 	mov.w	r0, #1342177280	@ 0x50000000
 8005448:	f7ff f80e 	bl	8004468 <LL_ADC_IsEnabled>
 800544c:	4604      	mov	r4, r0
 800544e:	481f      	ldr	r0, [pc, #124]	@ (80054cc <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 8005450:	f7ff f80a 	bl	8004468 <LL_ADC_IsEnabled>
 8005454:	4603      	mov	r3, r0
 8005456:	4323      	orrs	r3, r4
 8005458:	2b00      	cmp	r3, #0
 800545a:	bf0c      	ite	eq
 800545c:	2301      	moveq	r3, #1
 800545e:	2300      	movne	r3, #0
 8005460:	b2db      	uxtb	r3, r3
 8005462:	e012      	b.n	800548a <HAL_ADCEx_MultiModeConfigChannel+0x1b6>
 8005464:	481a      	ldr	r0, [pc, #104]	@ (80054d0 <HAL_ADCEx_MultiModeConfigChannel+0x1fc>)
 8005466:	f7fe ffff 	bl	8004468 <LL_ADC_IsEnabled>
 800546a:	4604      	mov	r4, r0
 800546c:	4819      	ldr	r0, [pc, #100]	@ (80054d4 <HAL_ADCEx_MultiModeConfigChannel+0x200>)
 800546e:	f7fe fffb 	bl	8004468 <LL_ADC_IsEnabled>
 8005472:	4603      	mov	r3, r0
 8005474:	431c      	orrs	r4, r3
 8005476:	481a      	ldr	r0, [pc, #104]	@ (80054e0 <HAL_ADCEx_MultiModeConfigChannel+0x20c>)
 8005478:	f7fe fff6 	bl	8004468 <LL_ADC_IsEnabled>
 800547c:	4603      	mov	r3, r0
 800547e:	4323      	orrs	r3, r4
 8005480:	2b00      	cmp	r3, #0
 8005482:	bf0c      	ite	eq
 8005484:	2301      	moveq	r3, #1
 8005486:	2300      	movne	r3, #0
 8005488:	b2db      	uxtb	r3, r3
 800548a:	2b00      	cmp	r3, #0
 800548c:	d012      	beq.n	80054b4 <HAL_ADCEx_MultiModeConfigChannel+0x1e0>
      {
        CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_DUAL | ADC_CCR_DELAY);
 800548e:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8005490:	689b      	ldr	r3, [r3, #8]
 8005492:	f423 6371 	bic.w	r3, r3, #3856	@ 0xf10
 8005496:	f023 030f 	bic.w	r3, r3, #15
 800549a:	6f7a      	ldr	r2, [r7, #116]	@ 0x74
 800549c:	6093      	str	r3, [r2, #8]
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 800549e:	e009      	b.n	80054b4 <HAL_ADCEx_MultiModeConfigChannel+0x1e0>
  /* If one of the ADC sharing the same common group is enabled, no update    */
  /* could be done on neither of the multimode structure parameters.          */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80054a0:	687b      	ldr	r3, [r7, #4]
 80054a2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80054a4:	f043 0220 	orr.w	r2, r3, #32
 80054a8:	687b      	ldr	r3, [r7, #4]
 80054aa:	65da      	str	r2, [r3, #92]	@ 0x5c

    tmp_hal_status = HAL_ERROR;
 80054ac:	2301      	movs	r3, #1
 80054ae:	f887 307f 	strb.w	r3, [r7, #127]	@ 0x7f
 80054b2:	e000      	b.n	80054b6 <HAL_ADCEx_MultiModeConfigChannel+0x1e2>
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 80054b4:	bf00      	nop
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80054b6:	687b      	ldr	r3, [r7, #4]
 80054b8:	2200      	movs	r2, #0
 80054ba:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  /* Return function status */
  return tmp_hal_status;
 80054be:	f897 307f 	ldrb.w	r3, [r7, #127]	@ 0x7f
}
 80054c2:	4618      	mov	r0, r3
 80054c4:	3784      	adds	r7, #132	@ 0x84
 80054c6:	46bd      	mov	sp, r7
 80054c8:	bd90      	pop	{r4, r7, pc}
 80054ca:	bf00      	nop
 80054cc:	50000100 	.word	0x50000100
 80054d0:	50000400 	.word	0x50000400
 80054d4:	50000500 	.word	0x50000500
 80054d8:	50000300 	.word	0x50000300
 80054dc:	50000700 	.word	0x50000700
 80054e0:	50000600 	.word	0x50000600

080054e4 <HAL_CORDIC_Init>:
  * @brief  Initialize the CORDIC peripheral and the associated handle.
  * @param  hcordic pointer to a CORDIC_HandleTypeDef structure.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CORDIC_Init(CORDIC_HandleTypeDef *hcordic)
{
 80054e4:	b580      	push	{r7, lr}
 80054e6:	b082      	sub	sp, #8
 80054e8:	af00      	add	r7, sp, #0
 80054ea:	6078      	str	r0, [r7, #4]
  /* Check the CORDIC handle allocation */
  if (hcordic == NULL)
 80054ec:	687b      	ldr	r3, [r7, #4]
 80054ee:	2b00      	cmp	r3, #0
 80054f0:	d101      	bne.n	80054f6 <HAL_CORDIC_Init+0x12>
  {
    /* Return error status */
    return HAL_ERROR;
 80054f2:	2301      	movs	r3, #1
 80054f4:	e023      	b.n	800553e <HAL_CORDIC_Init+0x5a>

    /* Initialize the low level hardware */
    hcordic->MspInitCallback(hcordic);
  }
#else
  if (hcordic->State == HAL_CORDIC_STATE_RESET)
 80054f6:	687b      	ldr	r3, [r7, #4]
 80054f8:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 80054fc:	b2db      	uxtb	r3, r3
 80054fe:	2b00      	cmp	r3, #0
 8005500:	d106      	bne.n	8005510 <HAL_CORDIC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hcordic->Lock = HAL_UNLOCKED;
 8005502:	687b      	ldr	r3, [r7, #4]
 8005504:	2200      	movs	r2, #0
 8005506:	f883 2020 	strb.w	r2, [r3, #32]

    /* Initialize the low level hardware */
    HAL_CORDIC_MspInit(hcordic);
 800550a:	6878      	ldr	r0, [r7, #4]
 800550c:	f7fd fac8 	bl	8002aa0 <HAL_CORDIC_MspInit>
  }
#endif /* (USE_HAL_CORDIC_REGISTER_CALLBACKS) */

  /* Set CORDIC error code to none */
  hcordic->ErrorCode = HAL_CORDIC_ERROR_NONE;
 8005510:	687b      	ldr	r3, [r7, #4]
 8005512:	2200      	movs	r2, #0
 8005514:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Reset pInBuff and pOutBuff */
  hcordic->pInBuff = NULL;
 8005516:	687b      	ldr	r3, [r7, #4]
 8005518:	2200      	movs	r2, #0
 800551a:	605a      	str	r2, [r3, #4]
  hcordic->pOutBuff = NULL;
 800551c:	687b      	ldr	r3, [r7, #4]
 800551e:	2200      	movs	r2, #0
 8005520:	609a      	str	r2, [r3, #8]

  /* Reset NbCalcToOrder and NbCalcToGet */
  hcordic->NbCalcToOrder = 0U;
 8005522:	687b      	ldr	r3, [r7, #4]
 8005524:	2200      	movs	r2, #0
 8005526:	60da      	str	r2, [r3, #12]
  hcordic->NbCalcToGet = 0U;
 8005528:	687b      	ldr	r3, [r7, #4]
 800552a:	2200      	movs	r2, #0
 800552c:	611a      	str	r2, [r3, #16]

  /* Reset DMADirection */
  hcordic->DMADirection = CORDIC_DMA_DIR_NONE;
 800552e:	687b      	ldr	r3, [r7, #4]
 8005530:	2200      	movs	r2, #0
 8005532:	615a      	str	r2, [r3, #20]

  /* Change CORDIC peripheral state */
  hcordic->State = HAL_CORDIC_STATE_READY;
 8005534:	687b      	ldr	r3, [r7, #4]
 8005536:	2201      	movs	r2, #1
 8005538:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  /* Return function status */
  return HAL_OK;
 800553c:	2300      	movs	r3, #0
}
 800553e:	4618      	mov	r0, r3
 8005540:	3708      	adds	r7, #8
 8005542:	46bd      	mov	sp, r7
 8005544:	bd80      	pop	{r7, pc}
	...

08005548 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8005548:	b480      	push	{r7}
 800554a:	b085      	sub	sp, #20
 800554c:	af00      	add	r7, sp, #0
 800554e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8005550:	687b      	ldr	r3, [r7, #4]
 8005552:	f003 0307 	and.w	r3, r3, #7
 8005556:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8005558:	4b0c      	ldr	r3, [pc, #48]	@ (800558c <__NVIC_SetPriorityGrouping+0x44>)
 800555a:	68db      	ldr	r3, [r3, #12]
 800555c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800555e:	68ba      	ldr	r2, [r7, #8]
 8005560:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8005564:	4013      	ands	r3, r2
 8005566:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8005568:	68fb      	ldr	r3, [r7, #12]
 800556a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800556c:	68bb      	ldr	r3, [r7, #8]
 800556e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8005570:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8005574:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8005578:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800557a:	4a04      	ldr	r2, [pc, #16]	@ (800558c <__NVIC_SetPriorityGrouping+0x44>)
 800557c:	68bb      	ldr	r3, [r7, #8]
 800557e:	60d3      	str	r3, [r2, #12]
}
 8005580:	bf00      	nop
 8005582:	3714      	adds	r7, #20
 8005584:	46bd      	mov	sp, r7
 8005586:	f85d 7b04 	ldr.w	r7, [sp], #4
 800558a:	4770      	bx	lr
 800558c:	e000ed00 	.word	0xe000ed00

08005590 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8005590:	b480      	push	{r7}
 8005592:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8005594:	4b04      	ldr	r3, [pc, #16]	@ (80055a8 <__NVIC_GetPriorityGrouping+0x18>)
 8005596:	68db      	ldr	r3, [r3, #12]
 8005598:	0a1b      	lsrs	r3, r3, #8
 800559a:	f003 0307 	and.w	r3, r3, #7
}
 800559e:	4618      	mov	r0, r3
 80055a0:	46bd      	mov	sp, r7
 80055a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055a6:	4770      	bx	lr
 80055a8:	e000ed00 	.word	0xe000ed00

080055ac <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80055ac:	b480      	push	{r7}
 80055ae:	b083      	sub	sp, #12
 80055b0:	af00      	add	r7, sp, #0
 80055b2:	4603      	mov	r3, r0
 80055b4:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80055b6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80055ba:	2b00      	cmp	r3, #0
 80055bc:	db0b      	blt.n	80055d6 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80055be:	79fb      	ldrb	r3, [r7, #7]
 80055c0:	f003 021f 	and.w	r2, r3, #31
 80055c4:	4907      	ldr	r1, [pc, #28]	@ (80055e4 <__NVIC_EnableIRQ+0x38>)
 80055c6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80055ca:	095b      	lsrs	r3, r3, #5
 80055cc:	2001      	movs	r0, #1
 80055ce:	fa00 f202 	lsl.w	r2, r0, r2
 80055d2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 80055d6:	bf00      	nop
 80055d8:	370c      	adds	r7, #12
 80055da:	46bd      	mov	sp, r7
 80055dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055e0:	4770      	bx	lr
 80055e2:	bf00      	nop
 80055e4:	e000e100 	.word	0xe000e100

080055e8 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80055e8:	b480      	push	{r7}
 80055ea:	b083      	sub	sp, #12
 80055ec:	af00      	add	r7, sp, #0
 80055ee:	4603      	mov	r3, r0
 80055f0:	6039      	str	r1, [r7, #0]
 80055f2:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80055f4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80055f8:	2b00      	cmp	r3, #0
 80055fa:	db0a      	blt.n	8005612 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80055fc:	683b      	ldr	r3, [r7, #0]
 80055fe:	b2da      	uxtb	r2, r3
 8005600:	490c      	ldr	r1, [pc, #48]	@ (8005634 <__NVIC_SetPriority+0x4c>)
 8005602:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005606:	0112      	lsls	r2, r2, #4
 8005608:	b2d2      	uxtb	r2, r2
 800560a:	440b      	add	r3, r1
 800560c:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8005610:	e00a      	b.n	8005628 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8005612:	683b      	ldr	r3, [r7, #0]
 8005614:	b2da      	uxtb	r2, r3
 8005616:	4908      	ldr	r1, [pc, #32]	@ (8005638 <__NVIC_SetPriority+0x50>)
 8005618:	79fb      	ldrb	r3, [r7, #7]
 800561a:	f003 030f 	and.w	r3, r3, #15
 800561e:	3b04      	subs	r3, #4
 8005620:	0112      	lsls	r2, r2, #4
 8005622:	b2d2      	uxtb	r2, r2
 8005624:	440b      	add	r3, r1
 8005626:	761a      	strb	r2, [r3, #24]
}
 8005628:	bf00      	nop
 800562a:	370c      	adds	r7, #12
 800562c:	46bd      	mov	sp, r7
 800562e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005632:	4770      	bx	lr
 8005634:	e000e100 	.word	0xe000e100
 8005638:	e000ed00 	.word	0xe000ed00

0800563c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800563c:	b480      	push	{r7}
 800563e:	b089      	sub	sp, #36	@ 0x24
 8005640:	af00      	add	r7, sp, #0
 8005642:	60f8      	str	r0, [r7, #12]
 8005644:	60b9      	str	r1, [r7, #8]
 8005646:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8005648:	68fb      	ldr	r3, [r7, #12]
 800564a:	f003 0307 	and.w	r3, r3, #7
 800564e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8005650:	69fb      	ldr	r3, [r7, #28]
 8005652:	f1c3 0307 	rsb	r3, r3, #7
 8005656:	2b04      	cmp	r3, #4
 8005658:	bf28      	it	cs
 800565a:	2304      	movcs	r3, #4
 800565c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800565e:	69fb      	ldr	r3, [r7, #28]
 8005660:	3304      	adds	r3, #4
 8005662:	2b06      	cmp	r3, #6
 8005664:	d902      	bls.n	800566c <NVIC_EncodePriority+0x30>
 8005666:	69fb      	ldr	r3, [r7, #28]
 8005668:	3b03      	subs	r3, #3
 800566a:	e000      	b.n	800566e <NVIC_EncodePriority+0x32>
 800566c:	2300      	movs	r3, #0
 800566e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8005670:	f04f 32ff 	mov.w	r2, #4294967295
 8005674:	69bb      	ldr	r3, [r7, #24]
 8005676:	fa02 f303 	lsl.w	r3, r2, r3
 800567a:	43da      	mvns	r2, r3
 800567c:	68bb      	ldr	r3, [r7, #8]
 800567e:	401a      	ands	r2, r3
 8005680:	697b      	ldr	r3, [r7, #20]
 8005682:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8005684:	f04f 31ff 	mov.w	r1, #4294967295
 8005688:	697b      	ldr	r3, [r7, #20]
 800568a:	fa01 f303 	lsl.w	r3, r1, r3
 800568e:	43d9      	mvns	r1, r3
 8005690:	687b      	ldr	r3, [r7, #4]
 8005692:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8005694:	4313      	orrs	r3, r2
         );
}
 8005696:	4618      	mov	r0, r3
 8005698:	3724      	adds	r7, #36	@ 0x24
 800569a:	46bd      	mov	sp, r7
 800569c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80056a0:	4770      	bx	lr
	...

080056a4 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80056a4:	b580      	push	{r7, lr}
 80056a6:	b082      	sub	sp, #8
 80056a8:	af00      	add	r7, sp, #0
 80056aa:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80056ac:	687b      	ldr	r3, [r7, #4]
 80056ae:	3b01      	subs	r3, #1
 80056b0:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80056b4:	d301      	bcc.n	80056ba <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80056b6:	2301      	movs	r3, #1
 80056b8:	e00f      	b.n	80056da <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80056ba:	4a0a      	ldr	r2, [pc, #40]	@ (80056e4 <SysTick_Config+0x40>)
 80056bc:	687b      	ldr	r3, [r7, #4]
 80056be:	3b01      	subs	r3, #1
 80056c0:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80056c2:	210f      	movs	r1, #15
 80056c4:	f04f 30ff 	mov.w	r0, #4294967295
 80056c8:	f7ff ff8e 	bl	80055e8 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80056cc:	4b05      	ldr	r3, [pc, #20]	@ (80056e4 <SysTick_Config+0x40>)
 80056ce:	2200      	movs	r2, #0
 80056d0:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80056d2:	4b04      	ldr	r3, [pc, #16]	@ (80056e4 <SysTick_Config+0x40>)
 80056d4:	2207      	movs	r2, #7
 80056d6:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80056d8:	2300      	movs	r3, #0
}
 80056da:	4618      	mov	r0, r3
 80056dc:	3708      	adds	r7, #8
 80056de:	46bd      	mov	sp, r7
 80056e0:	bd80      	pop	{r7, pc}
 80056e2:	bf00      	nop
 80056e4:	e000e010 	.word	0xe000e010

080056e8 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80056e8:	b580      	push	{r7, lr}
 80056ea:	b082      	sub	sp, #8
 80056ec:	af00      	add	r7, sp, #0
 80056ee:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80056f0:	6878      	ldr	r0, [r7, #4]
 80056f2:	f7ff ff29 	bl	8005548 <__NVIC_SetPriorityGrouping>
}
 80056f6:	bf00      	nop
 80056f8:	3708      	adds	r7, #8
 80056fa:	46bd      	mov	sp, r7
 80056fc:	bd80      	pop	{r7, pc}

080056fe <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80056fe:	b580      	push	{r7, lr}
 8005700:	b086      	sub	sp, #24
 8005702:	af00      	add	r7, sp, #0
 8005704:	4603      	mov	r3, r0
 8005706:	60b9      	str	r1, [r7, #8]
 8005708:	607a      	str	r2, [r7, #4]
 800570a:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 800570c:	f7ff ff40 	bl	8005590 <__NVIC_GetPriorityGrouping>
 8005710:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8005712:	687a      	ldr	r2, [r7, #4]
 8005714:	68b9      	ldr	r1, [r7, #8]
 8005716:	6978      	ldr	r0, [r7, #20]
 8005718:	f7ff ff90 	bl	800563c <NVIC_EncodePriority>
 800571c:	4602      	mov	r2, r0
 800571e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8005722:	4611      	mov	r1, r2
 8005724:	4618      	mov	r0, r3
 8005726:	f7ff ff5f 	bl	80055e8 <__NVIC_SetPriority>
}
 800572a:	bf00      	nop
 800572c:	3718      	adds	r7, #24
 800572e:	46bd      	mov	sp, r7
 8005730:	bd80      	pop	{r7, pc}

08005732 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32g4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8005732:	b580      	push	{r7, lr}
 8005734:	b082      	sub	sp, #8
 8005736:	af00      	add	r7, sp, #0
 8005738:	4603      	mov	r3, r0
 800573a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800573c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005740:	4618      	mov	r0, r3
 8005742:	f7ff ff33 	bl	80055ac <__NVIC_EnableIRQ>
}
 8005746:	bf00      	nop
 8005748:	3708      	adds	r7, #8
 800574a:	46bd      	mov	sp, r7
 800574c:	bd80      	pop	{r7, pc}

0800574e <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800574e:	b580      	push	{r7, lr}
 8005750:	b082      	sub	sp, #8
 8005752:	af00      	add	r7, sp, #0
 8005754:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8005756:	6878      	ldr	r0, [r7, #4]
 8005758:	f7ff ffa4 	bl	80056a4 <SysTick_Config>
 800575c:	4603      	mov	r3, r0
}
 800575e:	4618      	mov	r0, r3
 8005760:	3708      	adds	r7, #8
 8005762:	46bd      	mov	sp, r7
 8005764:	bd80      	pop	{r7, pc}
	...

08005768 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8005768:	b580      	push	{r7, lr}
 800576a:	b084      	sub	sp, #16
 800576c:	af00      	add	r7, sp, #0
 800576e:	6078      	str	r0, [r7, #4]
  uint32_t tmp;

  /* Check the DMA handle allocation */
  if (hdma == NULL)
 8005770:	687b      	ldr	r3, [r7, #4]
 8005772:	2b00      	cmp	r3, #0
 8005774:	d101      	bne.n	800577a <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 8005776:	2301      	movs	r3, #1
 8005778:	e08d      	b.n	8005896 <HAL_DMA_Init+0x12e>
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  assert_param(IS_DMA_ALL_REQUEST(hdma->Init.Request));

  /* Compute the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 800577a:	687b      	ldr	r3, [r7, #4]
 800577c:	681b      	ldr	r3, [r3, #0]
 800577e:	461a      	mov	r2, r3
 8005780:	4b47      	ldr	r3, [pc, #284]	@ (80058a0 <HAL_DMA_Init+0x138>)
 8005782:	429a      	cmp	r2, r3
 8005784:	d80f      	bhi.n	80057a6 <HAL_DMA_Init+0x3e>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 8005786:	687b      	ldr	r3, [r7, #4]
 8005788:	681b      	ldr	r3, [r3, #0]
 800578a:	461a      	mov	r2, r3
 800578c:	4b45      	ldr	r3, [pc, #276]	@ (80058a4 <HAL_DMA_Init+0x13c>)
 800578e:	4413      	add	r3, r2
 8005790:	4a45      	ldr	r2, [pc, #276]	@ (80058a8 <HAL_DMA_Init+0x140>)
 8005792:	fba2 2303 	umull	r2, r3, r2, r3
 8005796:	091b      	lsrs	r3, r3, #4
 8005798:	009a      	lsls	r2, r3, #2
 800579a:	687b      	ldr	r3, [r7, #4]
 800579c:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA1;
 800579e:	687b      	ldr	r3, [r7, #4]
 80057a0:	4a42      	ldr	r2, [pc, #264]	@ (80058ac <HAL_DMA_Init+0x144>)
 80057a2:	641a      	str	r2, [r3, #64]	@ 0x40
 80057a4:	e00e      	b.n	80057c4 <HAL_DMA_Init+0x5c>
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
 80057a6:	687b      	ldr	r3, [r7, #4]
 80057a8:	681b      	ldr	r3, [r3, #0]
 80057aa:	461a      	mov	r2, r3
 80057ac:	4b40      	ldr	r3, [pc, #256]	@ (80058b0 <HAL_DMA_Init+0x148>)
 80057ae:	4413      	add	r3, r2
 80057b0:	4a3d      	ldr	r2, [pc, #244]	@ (80058a8 <HAL_DMA_Init+0x140>)
 80057b2:	fba2 2303 	umull	r2, r3, r2, r3
 80057b6:	091b      	lsrs	r3, r3, #4
 80057b8:	009a      	lsls	r2, r3, #2
 80057ba:	687b      	ldr	r3, [r7, #4]
 80057bc:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA2;
 80057be:	687b      	ldr	r3, [r7, #4]
 80057c0:	4a3c      	ldr	r2, [pc, #240]	@ (80058b4 <HAL_DMA_Init+0x14c>)
 80057c2:	641a      	str	r2, [r3, #64]	@ 0x40
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 80057c4:	687b      	ldr	r3, [r7, #4]
 80057c6:	2202      	movs	r2, #2
 80057c8:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 80057cc:	687b      	ldr	r3, [r7, #4]
 80057ce:	681b      	ldr	r3, [r3, #0]
 80057d0:	681b      	ldr	r3, [r3, #0]
 80057d2:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 80057d4:	68fb      	ldr	r3, [r7, #12]
 80057d6:	f423 43ff 	bic.w	r3, r3, #32640	@ 0x7f80
 80057da:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80057de:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   |
                      DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 80057e0:	687b      	ldr	r3, [r7, #4]
 80057e2:	689a      	ldr	r2, [r3, #8]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80057e4:	687b      	ldr	r3, [r7, #4]
 80057e6:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Direction        |
 80057e8:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80057ea:	687b      	ldr	r3, [r7, #4]
 80057ec:	691b      	ldr	r3, [r3, #16]
 80057ee:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80057f0:	687b      	ldr	r3, [r7, #4]
 80057f2:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80057f4:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80057f6:	687b      	ldr	r3, [r7, #4]
 80057f8:	699b      	ldr	r3, [r3, #24]
 80057fa:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80057fc:	687b      	ldr	r3, [r7, #4]
 80057fe:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8005800:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8005802:	687b      	ldr	r3, [r7, #4]
 8005804:	6a1b      	ldr	r3, [r3, #32]
 8005806:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 8005808:	68fa      	ldr	r2, [r7, #12]
 800580a:	4313      	orrs	r3, r2
 800580c:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 800580e:	687b      	ldr	r3, [r7, #4]
 8005810:	681b      	ldr	r3, [r3, #0]
 8005812:	68fa      	ldr	r2, [r7, #12]
 8005814:	601a      	str	r2, [r3, #0]

  /* Initialize parameters for DMAMUX channel :
     DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask
  */
  DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 8005816:	6878      	ldr	r0, [r7, #4]
 8005818:	f000 fa2c 	bl	8005c74 <DMA_CalcDMAMUXChannelBaseAndMask>

  if (hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 800581c:	687b      	ldr	r3, [r7, #4]
 800581e:	689b      	ldr	r3, [r3, #8]
 8005820:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8005824:	d102      	bne.n	800582c <HAL_DMA_Init+0xc4>
  {
    /* if memory to memory force the request to 0*/
    hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 8005826:	687b      	ldr	r3, [r7, #4]
 8005828:	2200      	movs	r2, #0
 800582a:	605a      	str	r2, [r3, #4]
  }

  /* Set peripheral request  to DMAMUX channel */
  hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 800582c:	687b      	ldr	r3, [r7, #4]
 800582e:	685a      	ldr	r2, [r3, #4]
 8005830:	687b      	ldr	r3, [r7, #4]
 8005832:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005834:	b2d2      	uxtb	r2, r2
 8005836:	601a      	str	r2, [r3, #0]

  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8005838:	687b      	ldr	r3, [r7, #4]
 800583a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800583c:	687a      	ldr	r2, [r7, #4]
 800583e:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8005840:	605a      	str	r2, [r3, #4]

  if (((hdma->Init.Request >  0U) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR3)))
 8005842:	687b      	ldr	r3, [r7, #4]
 8005844:	685b      	ldr	r3, [r3, #4]
 8005846:	2b00      	cmp	r3, #0
 8005848:	d010      	beq.n	800586c <HAL_DMA_Init+0x104>
 800584a:	687b      	ldr	r3, [r7, #4]
 800584c:	685b      	ldr	r3, [r3, #4]
 800584e:	2b04      	cmp	r3, #4
 8005850:	d80c      	bhi.n	800586c <HAL_DMA_Init+0x104>
  {
    /* Initialize parameters for DMAMUX request generator :
       DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask
    */
    DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 8005852:	6878      	ldr	r0, [r7, #4]
 8005854:	f000 fa4c 	bl	8005cf0 <DMA_CalcDMAMUXRequestGenBaseAndMask>

    /* Reset the DMAMUX request generator register*/
    hdma->DMAmuxRequestGen->RGCR = 0U;
 8005858:	687b      	ldr	r3, [r7, #4]
 800585a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800585c:	2200      	movs	r2, #0
 800585e:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8005860:	687b      	ldr	r3, [r7, #4]
 8005862:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005864:	687a      	ldr	r2, [r7, #4]
 8005866:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 8005868:	605a      	str	r2, [r3, #4]
 800586a:	e008      	b.n	800587e <HAL_DMA_Init+0x116>
  }
  else
  {
    hdma->DMAmuxRequestGen = 0U;
 800586c:	687b      	ldr	r3, [r7, #4]
 800586e:	2200      	movs	r2, #0
 8005870:	655a      	str	r2, [r3, #84]	@ 0x54
    hdma->DMAmuxRequestGenStatus = 0U;
 8005872:	687b      	ldr	r3, [r7, #4]
 8005874:	2200      	movs	r2, #0
 8005876:	659a      	str	r2, [r3, #88]	@ 0x58
    hdma->DMAmuxRequestGenStatusMask = 0U;
 8005878:	687b      	ldr	r3, [r7, #4]
 800587a:	2200      	movs	r2, #0
 800587c:	65da      	str	r2, [r3, #92]	@ 0x5c
  }

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800587e:	687b      	ldr	r3, [r7, #4]
 8005880:	2200      	movs	r2, #0
 8005882:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Initialize the DMA state*/
  hdma->State  = HAL_DMA_STATE_READY;
 8005884:	687b      	ldr	r3, [r7, #4]
 8005886:	2201      	movs	r2, #1
 8005888:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 800588c:	687b      	ldr	r3, [r7, #4]
 800588e:	2200      	movs	r2, #0
 8005890:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  return HAL_OK;
 8005894:	2300      	movs	r3, #0
}
 8005896:	4618      	mov	r0, r3
 8005898:	3710      	adds	r7, #16
 800589a:	46bd      	mov	sp, r7
 800589c:	bd80      	pop	{r7, pc}
 800589e:	bf00      	nop
 80058a0:	40020407 	.word	0x40020407
 80058a4:	bffdfff8 	.word	0xbffdfff8
 80058a8:	cccccccd 	.word	0xcccccccd
 80058ac:	40020000 	.word	0x40020000
 80058b0:	bffdfbf8 	.word	0xbffdfbf8
 80058b4:	40020400 	.word	0x40020400

080058b8 <HAL_DMA_Start_IT>:
  * @param  DataLength The length of data to be transferred from source to destination (up to 256Kbytes-1)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress,
                                   uint32_t DataLength)
{
 80058b8:	b580      	push	{r7, lr}
 80058ba:	b086      	sub	sp, #24
 80058bc:	af00      	add	r7, sp, #0
 80058be:	60f8      	str	r0, [r7, #12]
 80058c0:	60b9      	str	r1, [r7, #8]
 80058c2:	607a      	str	r2, [r7, #4]
 80058c4:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80058c6:	2300      	movs	r3, #0
 80058c8:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 80058ca:	68fb      	ldr	r3, [r7, #12]
 80058cc:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 80058d0:	2b01      	cmp	r3, #1
 80058d2:	d101      	bne.n	80058d8 <HAL_DMA_Start_IT+0x20>
 80058d4:	2302      	movs	r3, #2
 80058d6:	e066      	b.n	80059a6 <HAL_DMA_Start_IT+0xee>
 80058d8:	68fb      	ldr	r3, [r7, #12]
 80058da:	2201      	movs	r2, #1
 80058dc:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  if (HAL_DMA_STATE_READY == hdma->State)
 80058e0:	68fb      	ldr	r3, [r7, #12]
 80058e2:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 80058e6:	b2db      	uxtb	r3, r3
 80058e8:	2b01      	cmp	r3, #1
 80058ea:	d155      	bne.n	8005998 <HAL_DMA_Start_IT+0xe0>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 80058ec:	68fb      	ldr	r3, [r7, #12]
 80058ee:	2202      	movs	r2, #2
 80058f0:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80058f4:	68fb      	ldr	r3, [r7, #12]
 80058f6:	2200      	movs	r2, #0
 80058f8:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 80058fa:	68fb      	ldr	r3, [r7, #12]
 80058fc:	681b      	ldr	r3, [r3, #0]
 80058fe:	681a      	ldr	r2, [r3, #0]
 8005900:	68fb      	ldr	r3, [r7, #12]
 8005902:	681b      	ldr	r3, [r3, #0]
 8005904:	f022 0201 	bic.w	r2, r2, #1
 8005908:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 800590a:	683b      	ldr	r3, [r7, #0]
 800590c:	687a      	ldr	r2, [r7, #4]
 800590e:	68b9      	ldr	r1, [r7, #8]
 8005910:	68f8      	ldr	r0, [r7, #12]
 8005912:	f000 f970 	bl	8005bf6 <DMA_SetConfig>

    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if (NULL != hdma->XferHalfCpltCallback)
 8005916:	68fb      	ldr	r3, [r7, #12]
 8005918:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800591a:	2b00      	cmp	r3, #0
 800591c:	d008      	beq.n	8005930 <HAL_DMA_Start_IT+0x78>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800591e:	68fb      	ldr	r3, [r7, #12]
 8005920:	681b      	ldr	r3, [r3, #0]
 8005922:	681a      	ldr	r2, [r3, #0]
 8005924:	68fb      	ldr	r3, [r7, #12]
 8005926:	681b      	ldr	r3, [r3, #0]
 8005928:	f042 020e 	orr.w	r2, r2, #14
 800592c:	601a      	str	r2, [r3, #0]
 800592e:	e00f      	b.n	8005950 <HAL_DMA_Start_IT+0x98>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8005930:	68fb      	ldr	r3, [r7, #12]
 8005932:	681b      	ldr	r3, [r3, #0]
 8005934:	681a      	ldr	r2, [r3, #0]
 8005936:	68fb      	ldr	r3, [r7, #12]
 8005938:	681b      	ldr	r3, [r3, #0]
 800593a:	f022 0204 	bic.w	r2, r2, #4
 800593e:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 8005940:	68fb      	ldr	r3, [r7, #12]
 8005942:	681b      	ldr	r3, [r3, #0]
 8005944:	681a      	ldr	r2, [r3, #0]
 8005946:	68fb      	ldr	r3, [r7, #12]
 8005948:	681b      	ldr	r3, [r3, #0]
 800594a:	f042 020a 	orr.w	r2, r2, #10
 800594e:	601a      	str	r2, [r3, #0]
    }

    /* Check if DMAMUX Synchronization is enabled*/
    if ((hdma->DMAmuxChannel->CCR & DMAMUX_CxCR_SE) != 0U)
 8005950:	68fb      	ldr	r3, [r7, #12]
 8005952:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005954:	681b      	ldr	r3, [r3, #0]
 8005956:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800595a:	2b00      	cmp	r3, #0
 800595c:	d007      	beq.n	800596e <HAL_DMA_Start_IT+0xb6>
    {
      /* Enable DMAMUX sync overrun IT*/
      hdma->DMAmuxChannel->CCR |= DMAMUX_CxCR_SOIE;
 800595e:	68fb      	ldr	r3, [r7, #12]
 8005960:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005962:	681a      	ldr	r2, [r3, #0]
 8005964:	68fb      	ldr	r3, [r7, #12]
 8005966:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005968:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800596c:	601a      	str	r2, [r3, #0]
    }

    if (hdma->DMAmuxRequestGen != 0U)
 800596e:	68fb      	ldr	r3, [r7, #12]
 8005970:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005972:	2b00      	cmp	r3, #0
 8005974:	d007      	beq.n	8005986 <HAL_DMA_Start_IT+0xce>
    {
      /* if using DMAMUX request generator, enable the DMAMUX request generator overrun IT*/
      /* enable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR |= DMAMUX_RGxCR_OIE;
 8005976:	68fb      	ldr	r3, [r7, #12]
 8005978:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800597a:	681a      	ldr	r2, [r3, #0]
 800597c:	68fb      	ldr	r3, [r7, #12]
 800597e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005980:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8005984:	601a      	str	r2, [r3, #0]
    }

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8005986:	68fb      	ldr	r3, [r7, #12]
 8005988:	681b      	ldr	r3, [r3, #0]
 800598a:	681a      	ldr	r2, [r3, #0]
 800598c:	68fb      	ldr	r3, [r7, #12]
 800598e:	681b      	ldr	r3, [r3, #0]
 8005990:	f042 0201 	orr.w	r2, r2, #1
 8005994:	601a      	str	r2, [r3, #0]
 8005996:	e005      	b.n	80059a4 <HAL_DMA_Start_IT+0xec>
  }
  else
  {
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8005998:	68fb      	ldr	r3, [r7, #12]
 800599a:	2200      	movs	r2, #0
 800599c:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Remain BUSY */
    status = HAL_BUSY;
 80059a0:	2302      	movs	r3, #2
 80059a2:	75fb      	strb	r3, [r7, #23]
  }
  return status;
 80059a4:	7dfb      	ldrb	r3, [r7, #23]
}
 80059a6:	4618      	mov	r0, r3
 80059a8:	3718      	adds	r7, #24
 80059aa:	46bd      	mov	sp, r7
 80059ac:	bd80      	pop	{r7, pc}

080059ae <HAL_DMA_Abort_IT>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 80059ae:	b580      	push	{r7, lr}
 80059b0:	b084      	sub	sp, #16
 80059b2:	af00      	add	r7, sp, #0
 80059b4:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80059b6:	2300      	movs	r3, #0
 80059b8:	73fb      	strb	r3, [r7, #15]

  if (HAL_DMA_STATE_BUSY != hdma->State)
 80059ba:	687b      	ldr	r3, [r7, #4]
 80059bc:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 80059c0:	b2db      	uxtb	r3, r3
 80059c2:	2b02      	cmp	r3, #2
 80059c4:	d00d      	beq.n	80059e2 <HAL_DMA_Abort_IT+0x34>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80059c6:	687b      	ldr	r3, [r7, #4]
 80059c8:	2204      	movs	r2, #4
 80059ca:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80059cc:	687b      	ldr	r3, [r7, #4]
 80059ce:	2201      	movs	r2, #1
 80059d0:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80059d4:	687b      	ldr	r3, [r7, #4]
 80059d6:	2200      	movs	r2, #0
 80059d8:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    status = HAL_ERROR;
 80059dc:	2301      	movs	r3, #1
 80059de:	73fb      	strb	r3, [r7, #15]
 80059e0:	e047      	b.n	8005a72 <HAL_DMA_Abort_IT+0xc4>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80059e2:	687b      	ldr	r3, [r7, #4]
 80059e4:	681b      	ldr	r3, [r3, #0]
 80059e6:	681a      	ldr	r2, [r3, #0]
 80059e8:	687b      	ldr	r3, [r7, #4]
 80059ea:	681b      	ldr	r3, [r3, #0]
 80059ec:	f022 020e 	bic.w	r2, r2, #14
 80059f0:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 80059f2:	687b      	ldr	r3, [r7, #4]
 80059f4:	681b      	ldr	r3, [r3, #0]
 80059f6:	681a      	ldr	r2, [r3, #0]
 80059f8:	687b      	ldr	r3, [r7, #4]
 80059fa:	681b      	ldr	r3, [r3, #0]
 80059fc:	f022 0201 	bic.w	r2, r2, #1
 8005a00:	601a      	str	r2, [r3, #0]

    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8005a02:	687b      	ldr	r3, [r7, #4]
 8005a04:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005a06:	681a      	ldr	r2, [r3, #0]
 8005a08:	687b      	ldr	r3, [r7, #4]
 8005a0a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005a0c:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8005a10:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 8005a12:	687b      	ldr	r3, [r7, #4]
 8005a14:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005a16:	f003 021f 	and.w	r2, r3, #31
 8005a1a:	687b      	ldr	r3, [r7, #4]
 8005a1c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005a1e:	2101      	movs	r1, #1
 8005a20:	fa01 f202 	lsl.w	r2, r1, r2
 8005a24:	605a      	str	r2, [r3, #4]

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8005a26:	687b      	ldr	r3, [r7, #4]
 8005a28:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005a2a:	687a      	ldr	r2, [r7, #4]
 8005a2c:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8005a2e:	605a      	str	r2, [r3, #4]

    if (hdma->DMAmuxRequestGen != 0U)
 8005a30:	687b      	ldr	r3, [r7, #4]
 8005a32:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005a34:	2b00      	cmp	r3, #0
 8005a36:	d00c      	beq.n	8005a52 <HAL_DMA_Abort_IT+0xa4>
    {
      /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
      /* disable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8005a38:	687b      	ldr	r3, [r7, #4]
 8005a3a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005a3c:	681a      	ldr	r2, [r3, #0]
 8005a3e:	687b      	ldr	r3, [r7, #4]
 8005a40:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005a42:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8005a46:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8005a48:	687b      	ldr	r3, [r7, #4]
 8005a4a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005a4c:	687a      	ldr	r2, [r7, #4]
 8005a4e:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 8005a50:	605a      	str	r2, [r3, #4]
    }

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8005a52:	687b      	ldr	r3, [r7, #4]
 8005a54:	2201      	movs	r2, #1
 8005a56:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8005a5a:	687b      	ldr	r3, [r7, #4]
 8005a5c:	2200      	movs	r2, #0
 8005a5e:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Call User Abort callback */
    if (hdma->XferAbortCallback != NULL)
 8005a62:	687b      	ldr	r3, [r7, #4]
 8005a64:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005a66:	2b00      	cmp	r3, #0
 8005a68:	d003      	beq.n	8005a72 <HAL_DMA_Abort_IT+0xc4>
    {
      hdma->XferAbortCallback(hdma);
 8005a6a:	687b      	ldr	r3, [r7, #4]
 8005a6c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005a6e:	6878      	ldr	r0, [r7, #4]
 8005a70:	4798      	blx	r3
    }
  }
  return status;
 8005a72:	7bfb      	ldrb	r3, [r7, #15]
}
 8005a74:	4618      	mov	r0, r3
 8005a76:	3710      	adds	r7, #16
 8005a78:	46bd      	mov	sp, r7
 8005a7a:	bd80      	pop	{r7, pc}

08005a7c <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8005a7c:	b580      	push	{r7, lr}
 8005a7e:	b084      	sub	sp, #16
 8005a80:	af00      	add	r7, sp, #0
 8005a82:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8005a84:	687b      	ldr	r3, [r7, #4]
 8005a86:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005a88:	681b      	ldr	r3, [r3, #0]
 8005a8a:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 8005a8c:	687b      	ldr	r3, [r7, #4]
 8005a8e:	681b      	ldr	r3, [r3, #0]
 8005a90:	681b      	ldr	r3, [r3, #0]
 8005a92:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if ((0U != (flag_it & ((uint32_t)DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1FU)))) && (0U != (source_it & DMA_IT_HT)))
 8005a94:	687b      	ldr	r3, [r7, #4]
 8005a96:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005a98:	f003 031f 	and.w	r3, r3, #31
 8005a9c:	2204      	movs	r2, #4
 8005a9e:	409a      	lsls	r2, r3
 8005aa0:	68fb      	ldr	r3, [r7, #12]
 8005aa2:	4013      	ands	r3, r2
 8005aa4:	2b00      	cmp	r3, #0
 8005aa6:	d026      	beq.n	8005af6 <HAL_DMA_IRQHandler+0x7a>
 8005aa8:	68bb      	ldr	r3, [r7, #8]
 8005aaa:	f003 0304 	and.w	r3, r3, #4
 8005aae:	2b00      	cmp	r3, #0
 8005ab0:	d021      	beq.n	8005af6 <HAL_DMA_IRQHandler+0x7a>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8005ab2:	687b      	ldr	r3, [r7, #4]
 8005ab4:	681b      	ldr	r3, [r3, #0]
 8005ab6:	681b      	ldr	r3, [r3, #0]
 8005ab8:	f003 0320 	and.w	r3, r3, #32
 8005abc:	2b00      	cmp	r3, #0
 8005abe:	d107      	bne.n	8005ad0 <HAL_DMA_IRQHandler+0x54>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8005ac0:	687b      	ldr	r3, [r7, #4]
 8005ac2:	681b      	ldr	r3, [r3, #0]
 8005ac4:	681a      	ldr	r2, [r3, #0]
 8005ac6:	687b      	ldr	r3, [r7, #4]
 8005ac8:	681b      	ldr	r3, [r3, #0]
 8005aca:	f022 0204 	bic.w	r2, r2, #4
 8005ace:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1FU));
 8005ad0:	687b      	ldr	r3, [r7, #4]
 8005ad2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005ad4:	f003 021f 	and.w	r2, r3, #31
 8005ad8:	687b      	ldr	r3, [r7, #4]
 8005ada:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005adc:	2104      	movs	r1, #4
 8005ade:	fa01 f202 	lsl.w	r2, r1, r2
 8005ae2:	605a      	str	r2, [r3, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if (hdma->XferHalfCpltCallback != NULL)
 8005ae4:	687b      	ldr	r3, [r7, #4]
 8005ae6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005ae8:	2b00      	cmp	r3, #0
 8005aea:	d071      	beq.n	8005bd0 <HAL_DMA_IRQHandler+0x154>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 8005aec:	687b      	ldr	r3, [r7, #4]
 8005aee:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005af0:	6878      	ldr	r0, [r7, #4]
 8005af2:	4798      	blx	r3
    if (hdma->XferHalfCpltCallback != NULL)
 8005af4:	e06c      	b.n	8005bd0 <HAL_DMA_IRQHandler+0x154>
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  else if ((0U != (flag_it & ((uint32_t)DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1FU))))
 8005af6:	687b      	ldr	r3, [r7, #4]
 8005af8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005afa:	f003 031f 	and.w	r3, r3, #31
 8005afe:	2202      	movs	r2, #2
 8005b00:	409a      	lsls	r2, r3
 8005b02:	68fb      	ldr	r3, [r7, #12]
 8005b04:	4013      	ands	r3, r2
 8005b06:	2b00      	cmp	r3, #0
 8005b08:	d02e      	beq.n	8005b68 <HAL_DMA_IRQHandler+0xec>
           && (0U != (source_it & DMA_IT_TC)))
 8005b0a:	68bb      	ldr	r3, [r7, #8]
 8005b0c:	f003 0302 	and.w	r3, r3, #2
 8005b10:	2b00      	cmp	r3, #0
 8005b12:	d029      	beq.n	8005b68 <HAL_DMA_IRQHandler+0xec>
  {
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8005b14:	687b      	ldr	r3, [r7, #4]
 8005b16:	681b      	ldr	r3, [r3, #0]
 8005b18:	681b      	ldr	r3, [r3, #0]
 8005b1a:	f003 0320 	and.w	r3, r3, #32
 8005b1e:	2b00      	cmp	r3, #0
 8005b20:	d10b      	bne.n	8005b3a <HAL_DMA_IRQHandler+0xbe>
    {
      /* Disable the transfer complete and error interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 8005b22:	687b      	ldr	r3, [r7, #4]
 8005b24:	681b      	ldr	r3, [r3, #0]
 8005b26:	681a      	ldr	r2, [r3, #0]
 8005b28:	687b      	ldr	r3, [r7, #4]
 8005b2a:	681b      	ldr	r3, [r3, #0]
 8005b2c:	f022 020a 	bic.w	r2, r2, #10
 8005b30:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8005b32:	687b      	ldr	r3, [r7, #4]
 8005b34:	2201      	movs	r2, #1
 8005b36:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    }
    /* Clear the transfer complete flag */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_TCIF1 << (hdma->ChannelIndex & 0x1FU));
 8005b3a:	687b      	ldr	r3, [r7, #4]
 8005b3c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005b3e:	f003 021f 	and.w	r2, r3, #31
 8005b42:	687b      	ldr	r3, [r7, #4]
 8005b44:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005b46:	2102      	movs	r1, #2
 8005b48:	fa01 f202 	lsl.w	r2, r1, r2
 8005b4c:	605a      	str	r2, [r3, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8005b4e:	687b      	ldr	r3, [r7, #4]
 8005b50:	2200      	movs	r2, #0
 8005b52:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    if (hdma->XferCpltCallback != NULL)
 8005b56:	687b      	ldr	r3, [r7, #4]
 8005b58:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005b5a:	2b00      	cmp	r3, #0
 8005b5c:	d038      	beq.n	8005bd0 <HAL_DMA_IRQHandler+0x154>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 8005b5e:	687b      	ldr	r3, [r7, #4]
 8005b60:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005b62:	6878      	ldr	r0, [r7, #4]
 8005b64:	4798      	blx	r3
    if (hdma->XferCpltCallback != NULL)
 8005b66:	e033      	b.n	8005bd0 <HAL_DMA_IRQHandler+0x154>
    }
  }
  /* Transfer Error Interrupt management **************************************/
  else if ((0U != (flag_it & ((uint32_t)DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1FU))))
 8005b68:	687b      	ldr	r3, [r7, #4]
 8005b6a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005b6c:	f003 031f 	and.w	r3, r3, #31
 8005b70:	2208      	movs	r2, #8
 8005b72:	409a      	lsls	r2, r3
 8005b74:	68fb      	ldr	r3, [r7, #12]
 8005b76:	4013      	ands	r3, r2
 8005b78:	2b00      	cmp	r3, #0
 8005b7a:	d02a      	beq.n	8005bd2 <HAL_DMA_IRQHandler+0x156>
           && (0U != (source_it & DMA_IT_TE)))
 8005b7c:	68bb      	ldr	r3, [r7, #8]
 8005b7e:	f003 0308 	and.w	r3, r3, #8
 8005b82:	2b00      	cmp	r3, #0
 8005b84:	d025      	beq.n	8005bd2 <HAL_DMA_IRQHandler+0x156>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8005b86:	687b      	ldr	r3, [r7, #4]
 8005b88:	681b      	ldr	r3, [r3, #0]
 8005b8a:	681a      	ldr	r2, [r3, #0]
 8005b8c:	687b      	ldr	r3, [r7, #4]
 8005b8e:	681b      	ldr	r3, [r3, #0]
 8005b90:	f022 020e 	bic.w	r2, r2, #14
 8005b94:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 8005b96:	687b      	ldr	r3, [r7, #4]
 8005b98:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005b9a:	f003 021f 	and.w	r2, r3, #31
 8005b9e:	687b      	ldr	r3, [r7, #4]
 8005ba0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005ba2:	2101      	movs	r1, #1
 8005ba4:	fa01 f202 	lsl.w	r2, r1, r2
 8005ba8:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8005baa:	687b      	ldr	r3, [r7, #4]
 8005bac:	2201      	movs	r2, #1
 8005bae:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8005bb0:	687b      	ldr	r3, [r7, #4]
 8005bb2:	2201      	movs	r2, #1
 8005bb4:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8005bb8:	687b      	ldr	r3, [r7, #4]
 8005bba:	2200      	movs	r2, #0
 8005bbc:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    if (hdma->XferErrorCallback != NULL)
 8005bc0:	687b      	ldr	r3, [r7, #4]
 8005bc2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005bc4:	2b00      	cmp	r3, #0
 8005bc6:	d004      	beq.n	8005bd2 <HAL_DMA_IRQHandler+0x156>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8005bc8:	687b      	ldr	r3, [r7, #4]
 8005bca:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005bcc:	6878      	ldr	r0, [r7, #4]
 8005bce:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 8005bd0:	bf00      	nop
 8005bd2:	bf00      	nop
}
 8005bd4:	3710      	adds	r7, #16
 8005bd6:	46bd      	mov	sp, r7
 8005bd8:	bd80      	pop	{r7, pc}

08005bda <HAL_DMA_GetState>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL state
  */
HAL_DMA_StateTypeDef HAL_DMA_GetState(DMA_HandleTypeDef *hdma)
{
 8005bda:	b480      	push	{r7}
 8005bdc:	b083      	sub	sp, #12
 8005bde:	af00      	add	r7, sp, #0
 8005be0:	6078      	str	r0, [r7, #4]
  /* Return DMA handle state */
  return hdma->State;
 8005be2:	687b      	ldr	r3, [r7, #4]
 8005be4:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8005be8:	b2db      	uxtb	r3, r3
}
 8005bea:	4618      	mov	r0, r3
 8005bec:	370c      	adds	r7, #12
 8005bee:	46bd      	mov	sp, r7
 8005bf0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005bf4:	4770      	bx	lr

08005bf6 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8005bf6:	b480      	push	{r7}
 8005bf8:	b085      	sub	sp, #20
 8005bfa:	af00      	add	r7, sp, #0
 8005bfc:	60f8      	str	r0, [r7, #12]
 8005bfe:	60b9      	str	r1, [r7, #8]
 8005c00:	607a      	str	r2, [r7, #4]
 8005c02:	603b      	str	r3, [r7, #0]
  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8005c04:	68fb      	ldr	r3, [r7, #12]
 8005c06:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005c08:	68fa      	ldr	r2, [r7, #12]
 8005c0a:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8005c0c:	605a      	str	r2, [r3, #4]

  if (hdma->DMAmuxRequestGen != 0U)
 8005c0e:	68fb      	ldr	r3, [r7, #12]
 8005c10:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005c12:	2b00      	cmp	r3, #0
 8005c14:	d004      	beq.n	8005c20 <DMA_SetConfig+0x2a>
  {
    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8005c16:	68fb      	ldr	r3, [r7, #12]
 8005c18:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005c1a:	68fa      	ldr	r2, [r7, #12]
 8005c1c:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 8005c1e:	605a      	str	r2, [r3, #4]
  }

  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 8005c20:	68fb      	ldr	r3, [r7, #12]
 8005c22:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005c24:	f003 021f 	and.w	r2, r3, #31
 8005c28:	68fb      	ldr	r3, [r7, #12]
 8005c2a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005c2c:	2101      	movs	r1, #1
 8005c2e:	fa01 f202 	lsl.w	r2, r1, r2
 8005c32:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8005c34:	68fb      	ldr	r3, [r7, #12]
 8005c36:	681b      	ldr	r3, [r3, #0]
 8005c38:	683a      	ldr	r2, [r7, #0]
 8005c3a:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if ((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8005c3c:	68fb      	ldr	r3, [r7, #12]
 8005c3e:	689b      	ldr	r3, [r3, #8]
 8005c40:	2b10      	cmp	r3, #16
 8005c42:	d108      	bne.n	8005c56 <DMA_SetConfig+0x60>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 8005c44:	68fb      	ldr	r3, [r7, #12]
 8005c46:	681b      	ldr	r3, [r3, #0]
 8005c48:	687a      	ldr	r2, [r7, #4]
 8005c4a:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 8005c4c:	68fb      	ldr	r3, [r7, #12]
 8005c4e:	681b      	ldr	r3, [r3, #0]
 8005c50:	68ba      	ldr	r2, [r7, #8]
 8005c52:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 8005c54:	e007      	b.n	8005c66 <DMA_SetConfig+0x70>
    hdma->Instance->CPAR = SrcAddress;
 8005c56:	68fb      	ldr	r3, [r7, #12]
 8005c58:	681b      	ldr	r3, [r3, #0]
 8005c5a:	68ba      	ldr	r2, [r7, #8]
 8005c5c:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 8005c5e:	68fb      	ldr	r3, [r7, #12]
 8005c60:	681b      	ldr	r3, [r3, #0]
 8005c62:	687a      	ldr	r2, [r7, #4]
 8005c64:	60da      	str	r2, [r3, #12]
}
 8005c66:	bf00      	nop
 8005c68:	3714      	adds	r7, #20
 8005c6a:	46bd      	mov	sp, r7
 8005c6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c70:	4770      	bx	lr
	...

08005c74 <DMA_CalcDMAMUXChannelBaseAndMask>:
  * @param  hdma        pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval None
  */
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8005c74:	b480      	push	{r7}
 8005c76:	b087      	sub	sp, #28
 8005c78:	af00      	add	r7, sp, #0
 8005c7a:	6078      	str	r0, [r7, #4]
  uint32_t dmamux_base_addr;
  uint32_t channel_number;
  DMAMUX_Channel_TypeDef *DMAMUX1_ChannelBase;

  /* check if instance is not outside the DMA channel range */
  if ((uint32_t)hdma->Instance < (uint32_t)DMA2_Channel1)
 8005c7c:	687b      	ldr	r3, [r7, #4]
 8005c7e:	681b      	ldr	r3, [r3, #0]
 8005c80:	461a      	mov	r2, r3
 8005c82:	4b16      	ldr	r3, [pc, #88]	@ (8005cdc <DMA_CalcDMAMUXChannelBaseAndMask+0x68>)
 8005c84:	429a      	cmp	r2, r3
 8005c86:	d802      	bhi.n	8005c8e <DMA_CalcDMAMUXChannelBaseAndMask+0x1a>
  {
    /* DMA1 */
    DMAMUX1_ChannelBase = DMAMUX1_Channel0;
 8005c88:	4b15      	ldr	r3, [pc, #84]	@ (8005ce0 <DMA_CalcDMAMUXChannelBaseAndMask+0x6c>)
 8005c8a:	617b      	str	r3, [r7, #20]
 8005c8c:	e001      	b.n	8005c92 <DMA_CalcDMAMUXChannelBaseAndMask+0x1e>
  }
  else
  {
    /* DMA2 */
#if defined (STM32G471xx) || defined (STM32G473xx) || defined (STM32G474xx) || defined (STM32G414xx) || defined (STM32G483xx) || defined (STM32G484xx) || defined (STM32G491xx) || defined (STM32G4A1xx) || defined (STM32G411xC)
    DMAMUX1_ChannelBase = DMAMUX1_Channel8;
 8005c8e:	4b15      	ldr	r3, [pc, #84]	@ (8005ce4 <DMA_CalcDMAMUXChannelBaseAndMask+0x70>)
 8005c90:	617b      	str	r3, [r7, #20]
    DMAMUX1_ChannelBase = DMAMUX1_Channel6;
#else
    DMAMUX1_ChannelBase = DMAMUX1_Channel7;
#endif /* STM32G4x1xx) */
  }
  dmamux_base_addr = (uint32_t)DMAMUX1_ChannelBase;
 8005c92:	697b      	ldr	r3, [r7, #20]
 8005c94:	613b      	str	r3, [r7, #16]
  channel_number = (((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U;
 8005c96:	687b      	ldr	r3, [r7, #4]
 8005c98:	681b      	ldr	r3, [r3, #0]
 8005c9a:	b2db      	uxtb	r3, r3
 8005c9c:	3b08      	subs	r3, #8
 8005c9e:	4a12      	ldr	r2, [pc, #72]	@ (8005ce8 <DMA_CalcDMAMUXChannelBaseAndMask+0x74>)
 8005ca0:	fba2 2303 	umull	r2, r3, r2, r3
 8005ca4:	091b      	lsrs	r3, r3, #4
 8005ca6:	60fb      	str	r3, [r7, #12]
  hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)(uint32_t)(dmamux_base_addr + ((hdma->ChannelIndex >> 2U) * ((uint32_t)DMAMUX1_Channel1 - (uint32_t)DMAMUX1_Channel0)));
 8005ca8:	687b      	ldr	r3, [r7, #4]
 8005caa:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005cac:	089b      	lsrs	r3, r3, #2
 8005cae:	009a      	lsls	r2, r3, #2
 8005cb0:	693b      	ldr	r3, [r7, #16]
 8005cb2:	4413      	add	r3, r2
 8005cb4:	461a      	mov	r2, r3
 8005cb6:	687b      	ldr	r3, [r7, #4]
 8005cb8:	649a      	str	r2, [r3, #72]	@ 0x48
  hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 8005cba:	687b      	ldr	r3, [r7, #4]
 8005cbc:	4a0b      	ldr	r2, [pc, #44]	@ (8005cec <DMA_CalcDMAMUXChannelBaseAndMask+0x78>)
 8005cbe:	64da      	str	r2, [r3, #76]	@ 0x4c
  hdma->DMAmuxChannelStatusMask = 1UL << (channel_number & 0x1FU);
 8005cc0:	68fb      	ldr	r3, [r7, #12]
 8005cc2:	f003 031f 	and.w	r3, r3, #31
 8005cc6:	2201      	movs	r2, #1
 8005cc8:	409a      	lsls	r2, r3
 8005cca:	687b      	ldr	r3, [r7, #4]
 8005ccc:	651a      	str	r2, [r3, #80]	@ 0x50
}
 8005cce:	bf00      	nop
 8005cd0:	371c      	adds	r7, #28
 8005cd2:	46bd      	mov	sp, r7
 8005cd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005cd8:	4770      	bx	lr
 8005cda:	bf00      	nop
 8005cdc:	40020407 	.word	0x40020407
 8005ce0:	40020800 	.word	0x40020800
 8005ce4:	40020820 	.word	0x40020820
 8005ce8:	cccccccd 	.word	0xcccccccd
 8005cec:	40020880 	.word	0x40020880

08005cf0 <DMA_CalcDMAMUXRequestGenBaseAndMask>:
  *                     the configuration information for the specified DMA Channel.
  * @retval None
  */

static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8005cf0:	b480      	push	{r7}
 8005cf2:	b085      	sub	sp, #20
 8005cf4:	af00      	add	r7, sp, #0
 8005cf6:	6078      	str	r0, [r7, #4]
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;
 8005cf8:	687b      	ldr	r3, [r7, #4]
 8005cfa:	685b      	ldr	r3, [r3, #4]
 8005cfc:	b2db      	uxtb	r3, r3
 8005cfe:	60fb      	str	r3, [r7, #12]

  /* DMA Channels are connected to DMAMUX1 request generator blocks*/
  hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 8005d00:	68fa      	ldr	r2, [r7, #12]
 8005d02:	4b0b      	ldr	r3, [pc, #44]	@ (8005d30 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x40>)
 8005d04:	4413      	add	r3, r2
 8005d06:	009b      	lsls	r3, r3, #2
 8005d08:	461a      	mov	r2, r3
 8005d0a:	687b      	ldr	r3, [r7, #4]
 8005d0c:	655a      	str	r2, [r3, #84]	@ 0x54

  hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 8005d0e:	687b      	ldr	r3, [r7, #4]
 8005d10:	4a08      	ldr	r2, [pc, #32]	@ (8005d34 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x44>)
 8005d12:	659a      	str	r2, [r3, #88]	@ 0x58

  hdma->DMAmuxRequestGenStatusMask = 1UL << ((request - 1U) & 0x1FU);
 8005d14:	68fb      	ldr	r3, [r7, #12]
 8005d16:	3b01      	subs	r3, #1
 8005d18:	f003 031f 	and.w	r3, r3, #31
 8005d1c:	2201      	movs	r2, #1
 8005d1e:	409a      	lsls	r2, r3
 8005d20:	687b      	ldr	r3, [r7, #4]
 8005d22:	65da      	str	r2, [r3, #92]	@ 0x5c
}
 8005d24:	bf00      	nop
 8005d26:	3714      	adds	r7, #20
 8005d28:	46bd      	mov	sp, r7
 8005d2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d2e:	4770      	bx	lr
 8005d30:	1000823f 	.word	0x1000823f
 8005d34:	40020940 	.word	0x40020940

08005d38 <HAL_FDCAN_Init>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_Init(FDCAN_HandleTypeDef *hfdcan)
{
 8005d38:	b580      	push	{r7, lr}
 8005d3a:	b084      	sub	sp, #16
 8005d3c:	af00      	add	r7, sp, #0
 8005d3e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check FDCAN handle */
  if (hfdcan == NULL)
 8005d40:	687b      	ldr	r3, [r7, #4]
 8005d42:	2b00      	cmp	r3, #0
 8005d44:	d101      	bne.n	8005d4a <HAL_FDCAN_Init+0x12>
  {
    return HAL_ERROR;
 8005d46:	2301      	movs	r3, #1
 8005d48:	e147      	b.n	8005fda <HAL_FDCAN_Init+0x2a2>

    /* Init the low level hardware: CLOCK, NVIC */
    hfdcan->MspInitCallback(hfdcan);
  }
#else
  if (hfdcan->State == HAL_FDCAN_STATE_RESET)
 8005d4a:	687b      	ldr	r3, [r7, #4]
 8005d4c:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 8005d50:	b2db      	uxtb	r3, r3
 8005d52:	2b00      	cmp	r3, #0
 8005d54:	d106      	bne.n	8005d64 <HAL_FDCAN_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hfdcan->Lock = HAL_UNLOCKED;
 8005d56:	687b      	ldr	r3, [r7, #4]
 8005d58:	2200      	movs	r2, #0
 8005d5a:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

    /* Init the low level hardware: CLOCK, NVIC */
    HAL_FDCAN_MspInit(hfdcan);
 8005d5e:	6878      	ldr	r0, [r7, #4]
 8005d60:	f7fc febe 	bl	8002ae0 <HAL_FDCAN_MspInit>
  }
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */

  /* Exit from Sleep mode */
  CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_CSR);
 8005d64:	687b      	ldr	r3, [r7, #4]
 8005d66:	681b      	ldr	r3, [r3, #0]
 8005d68:	699a      	ldr	r2, [r3, #24]
 8005d6a:	687b      	ldr	r3, [r7, #4]
 8005d6c:	681b      	ldr	r3, [r3, #0]
 8005d6e:	f022 0210 	bic.w	r2, r2, #16
 8005d72:	619a      	str	r2, [r3, #24]

  /* Get tick */
  tickstart = HAL_GetTick();
 8005d74:	f7fd faf4 	bl	8003360 <HAL_GetTick>
 8005d78:	60f8      	str	r0, [r7, #12]

  /* Check Sleep mode acknowledge */
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_CSA) == FDCAN_CCCR_CSA)
 8005d7a:	e012      	b.n	8005da2 <HAL_FDCAN_Init+0x6a>
  {
    if ((HAL_GetTick() - tickstart) > FDCAN_TIMEOUT_VALUE)
 8005d7c:	f7fd faf0 	bl	8003360 <HAL_GetTick>
 8005d80:	4602      	mov	r2, r0
 8005d82:	68fb      	ldr	r3, [r7, #12]
 8005d84:	1ad3      	subs	r3, r2, r3
 8005d86:	2b0a      	cmp	r3, #10
 8005d88:	d90b      	bls.n	8005da2 <HAL_FDCAN_Init+0x6a>
    {
      /* Update error code */
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_TIMEOUT;
 8005d8a:	687b      	ldr	r3, [r7, #4]
 8005d8c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005d8e:	f043 0201 	orr.w	r2, r3, #1
 8005d92:	687b      	ldr	r3, [r7, #4]
 8005d94:	661a      	str	r2, [r3, #96]	@ 0x60

      /* Change FDCAN state */
      hfdcan->State = HAL_FDCAN_STATE_ERROR;
 8005d96:	687b      	ldr	r3, [r7, #4]
 8005d98:	2203      	movs	r2, #3
 8005d9a:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

      return HAL_ERROR;
 8005d9e:	2301      	movs	r3, #1
 8005da0:	e11b      	b.n	8005fda <HAL_FDCAN_Init+0x2a2>
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_CSA) == FDCAN_CCCR_CSA)
 8005da2:	687b      	ldr	r3, [r7, #4]
 8005da4:	681b      	ldr	r3, [r3, #0]
 8005da6:	699b      	ldr	r3, [r3, #24]
 8005da8:	f003 0308 	and.w	r3, r3, #8
 8005dac:	2b08      	cmp	r3, #8
 8005dae:	d0e5      	beq.n	8005d7c <HAL_FDCAN_Init+0x44>
    }
  }

  /* Request initialisation */
  SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_INIT);
 8005db0:	687b      	ldr	r3, [r7, #4]
 8005db2:	681b      	ldr	r3, [r3, #0]
 8005db4:	699a      	ldr	r2, [r3, #24]
 8005db6:	687b      	ldr	r3, [r7, #4]
 8005db8:	681b      	ldr	r3, [r3, #0]
 8005dba:	f042 0201 	orr.w	r2, r2, #1
 8005dbe:	619a      	str	r2, [r3, #24]

  /* Get tick */
  tickstart = HAL_GetTick();
 8005dc0:	f7fd face 	bl	8003360 <HAL_GetTick>
 8005dc4:	60f8      	str	r0, [r7, #12]

  /* Wait until the INIT bit into CCCR register is set */
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_INIT) == 0U)
 8005dc6:	e012      	b.n	8005dee <HAL_FDCAN_Init+0xb6>
  {
    /* Check for the Timeout */
    if ((HAL_GetTick() - tickstart) > FDCAN_TIMEOUT_VALUE)
 8005dc8:	f7fd faca 	bl	8003360 <HAL_GetTick>
 8005dcc:	4602      	mov	r2, r0
 8005dce:	68fb      	ldr	r3, [r7, #12]
 8005dd0:	1ad3      	subs	r3, r2, r3
 8005dd2:	2b0a      	cmp	r3, #10
 8005dd4:	d90b      	bls.n	8005dee <HAL_FDCAN_Init+0xb6>
    {
      /* Update error code */
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_TIMEOUT;
 8005dd6:	687b      	ldr	r3, [r7, #4]
 8005dd8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005dda:	f043 0201 	orr.w	r2, r3, #1
 8005dde:	687b      	ldr	r3, [r7, #4]
 8005de0:	661a      	str	r2, [r3, #96]	@ 0x60

      /* Change FDCAN state */
      hfdcan->State = HAL_FDCAN_STATE_ERROR;
 8005de2:	687b      	ldr	r3, [r7, #4]
 8005de4:	2203      	movs	r2, #3
 8005de6:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

      return HAL_ERROR;
 8005dea:	2301      	movs	r3, #1
 8005dec:	e0f5      	b.n	8005fda <HAL_FDCAN_Init+0x2a2>
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_INIT) == 0U)
 8005dee:	687b      	ldr	r3, [r7, #4]
 8005df0:	681b      	ldr	r3, [r3, #0]
 8005df2:	699b      	ldr	r3, [r3, #24]
 8005df4:	f003 0301 	and.w	r3, r3, #1
 8005df8:	2b00      	cmp	r3, #0
 8005dfa:	d0e5      	beq.n	8005dc8 <HAL_FDCAN_Init+0x90>
    }
  }

  /* Enable configuration change */
  SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_CCE);
 8005dfc:	687b      	ldr	r3, [r7, #4]
 8005dfe:	681b      	ldr	r3, [r3, #0]
 8005e00:	699a      	ldr	r2, [r3, #24]
 8005e02:	687b      	ldr	r3, [r7, #4]
 8005e04:	681b      	ldr	r3, [r3, #0]
 8005e06:	f042 0202 	orr.w	r2, r2, #2
 8005e0a:	619a      	str	r2, [r3, #24]

  /* Check FDCAN instance */
  if (hfdcan->Instance == FDCAN1)
 8005e0c:	687b      	ldr	r3, [r7, #4]
 8005e0e:	681b      	ldr	r3, [r3, #0]
 8005e10:	4a74      	ldr	r2, [pc, #464]	@ (8005fe4 <HAL_FDCAN_Init+0x2ac>)
 8005e12:	4293      	cmp	r3, r2
 8005e14:	d103      	bne.n	8005e1e <HAL_FDCAN_Init+0xe6>
  {
    /* Configure Clock divider */
    FDCAN_CONFIG->CKDIV = hfdcan->Init.ClockDivider;
 8005e16:	4a74      	ldr	r2, [pc, #464]	@ (8005fe8 <HAL_FDCAN_Init+0x2b0>)
 8005e18:	687b      	ldr	r3, [r7, #4]
 8005e1a:	685b      	ldr	r3, [r3, #4]
 8005e1c:	6013      	str	r3, [r2, #0]
  }

  /* Set the no automatic retransmission */
  if (hfdcan->Init.AutoRetransmission == ENABLE)
 8005e1e:	687b      	ldr	r3, [r7, #4]
 8005e20:	7c1b      	ldrb	r3, [r3, #16]
 8005e22:	2b01      	cmp	r3, #1
 8005e24:	d108      	bne.n	8005e38 <HAL_FDCAN_Init+0x100>
  {
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_DAR);
 8005e26:	687b      	ldr	r3, [r7, #4]
 8005e28:	681b      	ldr	r3, [r3, #0]
 8005e2a:	699a      	ldr	r2, [r3, #24]
 8005e2c:	687b      	ldr	r3, [r7, #4]
 8005e2e:	681b      	ldr	r3, [r3, #0]
 8005e30:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8005e34:	619a      	str	r2, [r3, #24]
 8005e36:	e007      	b.n	8005e48 <HAL_FDCAN_Init+0x110>
  }
  else
  {
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_DAR);
 8005e38:	687b      	ldr	r3, [r7, #4]
 8005e3a:	681b      	ldr	r3, [r3, #0]
 8005e3c:	699a      	ldr	r2, [r3, #24]
 8005e3e:	687b      	ldr	r3, [r7, #4]
 8005e40:	681b      	ldr	r3, [r3, #0]
 8005e42:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8005e46:	619a      	str	r2, [r3, #24]
  }

  /* Set the transmit pause feature */
  if (hfdcan->Init.TransmitPause == ENABLE)
 8005e48:	687b      	ldr	r3, [r7, #4]
 8005e4a:	7c5b      	ldrb	r3, [r3, #17]
 8005e4c:	2b01      	cmp	r3, #1
 8005e4e:	d108      	bne.n	8005e62 <HAL_FDCAN_Init+0x12a>
  {
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TXP);
 8005e50:	687b      	ldr	r3, [r7, #4]
 8005e52:	681b      	ldr	r3, [r3, #0]
 8005e54:	699a      	ldr	r2, [r3, #24]
 8005e56:	687b      	ldr	r3, [r7, #4]
 8005e58:	681b      	ldr	r3, [r3, #0]
 8005e5a:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8005e5e:	619a      	str	r2, [r3, #24]
 8005e60:	e007      	b.n	8005e72 <HAL_FDCAN_Init+0x13a>
  }
  else
  {
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TXP);
 8005e62:	687b      	ldr	r3, [r7, #4]
 8005e64:	681b      	ldr	r3, [r3, #0]
 8005e66:	699a      	ldr	r2, [r3, #24]
 8005e68:	687b      	ldr	r3, [r7, #4]
 8005e6a:	681b      	ldr	r3, [r3, #0]
 8005e6c:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 8005e70:	619a      	str	r2, [r3, #24]
  }

  /* Set the Protocol Exception Handling */
  if (hfdcan->Init.ProtocolException == ENABLE)
 8005e72:	687b      	ldr	r3, [r7, #4]
 8005e74:	7c9b      	ldrb	r3, [r3, #18]
 8005e76:	2b01      	cmp	r3, #1
 8005e78:	d108      	bne.n	8005e8c <HAL_FDCAN_Init+0x154>
  {
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_PXHD);
 8005e7a:	687b      	ldr	r3, [r7, #4]
 8005e7c:	681b      	ldr	r3, [r3, #0]
 8005e7e:	699a      	ldr	r2, [r3, #24]
 8005e80:	687b      	ldr	r3, [r7, #4]
 8005e82:	681b      	ldr	r3, [r3, #0]
 8005e84:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8005e88:	619a      	str	r2, [r3, #24]
 8005e8a:	e007      	b.n	8005e9c <HAL_FDCAN_Init+0x164>
  }
  else
  {
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_PXHD);
 8005e8c:	687b      	ldr	r3, [r7, #4]
 8005e8e:	681b      	ldr	r3, [r3, #0]
 8005e90:	699a      	ldr	r2, [r3, #24]
 8005e92:	687b      	ldr	r3, [r7, #4]
 8005e94:	681b      	ldr	r3, [r3, #0]
 8005e96:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8005e9a:	619a      	str	r2, [r3, #24]
  }

  /* Set FDCAN Frame Format */
  MODIFY_REG(hfdcan->Instance->CCCR, FDCAN_FRAME_FD_BRS, hfdcan->Init.FrameFormat);
 8005e9c:	687b      	ldr	r3, [r7, #4]
 8005e9e:	681b      	ldr	r3, [r3, #0]
 8005ea0:	699b      	ldr	r3, [r3, #24]
 8005ea2:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 8005ea6:	687b      	ldr	r3, [r7, #4]
 8005ea8:	689a      	ldr	r2, [r3, #8]
 8005eaa:	687b      	ldr	r3, [r7, #4]
 8005eac:	681b      	ldr	r3, [r3, #0]
 8005eae:	430a      	orrs	r2, r1
 8005eb0:	619a      	str	r2, [r3, #24]

  /* Reset FDCAN Operation Mode */
  CLEAR_BIT(hfdcan->Instance->CCCR, (FDCAN_CCCR_TEST | FDCAN_CCCR_MON | FDCAN_CCCR_ASM));
 8005eb2:	687b      	ldr	r3, [r7, #4]
 8005eb4:	681b      	ldr	r3, [r3, #0]
 8005eb6:	699a      	ldr	r2, [r3, #24]
 8005eb8:	687b      	ldr	r3, [r7, #4]
 8005eba:	681b      	ldr	r3, [r3, #0]
 8005ebc:	f022 02a4 	bic.w	r2, r2, #164	@ 0xa4
 8005ec0:	619a      	str	r2, [r3, #24]
  CLEAR_BIT(hfdcan->Instance->TEST, FDCAN_TEST_LBCK);
 8005ec2:	687b      	ldr	r3, [r7, #4]
 8005ec4:	681b      	ldr	r3, [r3, #0]
 8005ec6:	691a      	ldr	r2, [r3, #16]
 8005ec8:	687b      	ldr	r3, [r7, #4]
 8005eca:	681b      	ldr	r3, [r3, #0]
 8005ecc:	f022 0210 	bic.w	r2, r2, #16
 8005ed0:	611a      	str	r2, [r3, #16]
     CCCR.TEST |   0    |     0      |     0      |    1     |    1
     CCCR.MON  |   0    |     0      |     1      |    1     |    0
     TEST.LBCK |   0    |     0      |     0      |    1     |    1
     CCCR.ASM  |   0    |     1      |     0      |    0     |    0
  */
  if (hfdcan->Init.Mode == FDCAN_MODE_RESTRICTED_OPERATION)
 8005ed2:	687b      	ldr	r3, [r7, #4]
 8005ed4:	68db      	ldr	r3, [r3, #12]
 8005ed6:	2b01      	cmp	r3, #1
 8005ed8:	d108      	bne.n	8005eec <HAL_FDCAN_Init+0x1b4>
  {
    /* Enable Restricted Operation mode */
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_ASM);
 8005eda:	687b      	ldr	r3, [r7, #4]
 8005edc:	681b      	ldr	r3, [r3, #0]
 8005ede:	699a      	ldr	r2, [r3, #24]
 8005ee0:	687b      	ldr	r3, [r7, #4]
 8005ee2:	681b      	ldr	r3, [r3, #0]
 8005ee4:	f042 0204 	orr.w	r2, r2, #4
 8005ee8:	619a      	str	r2, [r3, #24]
 8005eea:	e02c      	b.n	8005f46 <HAL_FDCAN_Init+0x20e>
  }
  else if (hfdcan->Init.Mode != FDCAN_MODE_NORMAL)
 8005eec:	687b      	ldr	r3, [r7, #4]
 8005eee:	68db      	ldr	r3, [r3, #12]
 8005ef0:	2b00      	cmp	r3, #0
 8005ef2:	d028      	beq.n	8005f46 <HAL_FDCAN_Init+0x20e>
  {
    if (hfdcan->Init.Mode != FDCAN_MODE_BUS_MONITORING)
 8005ef4:	687b      	ldr	r3, [r7, #4]
 8005ef6:	68db      	ldr	r3, [r3, #12]
 8005ef8:	2b02      	cmp	r3, #2
 8005efa:	d01c      	beq.n	8005f36 <HAL_FDCAN_Init+0x1fe>
    {
      /* Enable write access to TEST register */
      SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TEST);
 8005efc:	687b      	ldr	r3, [r7, #4]
 8005efe:	681b      	ldr	r3, [r3, #0]
 8005f00:	699a      	ldr	r2, [r3, #24]
 8005f02:	687b      	ldr	r3, [r7, #4]
 8005f04:	681b      	ldr	r3, [r3, #0]
 8005f06:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 8005f0a:	619a      	str	r2, [r3, #24]

      /* Enable LoopBack mode */
      SET_BIT(hfdcan->Instance->TEST, FDCAN_TEST_LBCK);
 8005f0c:	687b      	ldr	r3, [r7, #4]
 8005f0e:	681b      	ldr	r3, [r3, #0]
 8005f10:	691a      	ldr	r2, [r3, #16]
 8005f12:	687b      	ldr	r3, [r7, #4]
 8005f14:	681b      	ldr	r3, [r3, #0]
 8005f16:	f042 0210 	orr.w	r2, r2, #16
 8005f1a:	611a      	str	r2, [r3, #16]

      if (hfdcan->Init.Mode == FDCAN_MODE_INTERNAL_LOOPBACK)
 8005f1c:	687b      	ldr	r3, [r7, #4]
 8005f1e:	68db      	ldr	r3, [r3, #12]
 8005f20:	2b03      	cmp	r3, #3
 8005f22:	d110      	bne.n	8005f46 <HAL_FDCAN_Init+0x20e>
      {
        SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_MON);
 8005f24:	687b      	ldr	r3, [r7, #4]
 8005f26:	681b      	ldr	r3, [r3, #0]
 8005f28:	699a      	ldr	r2, [r3, #24]
 8005f2a:	687b      	ldr	r3, [r7, #4]
 8005f2c:	681b      	ldr	r3, [r3, #0]
 8005f2e:	f042 0220 	orr.w	r2, r2, #32
 8005f32:	619a      	str	r2, [r3, #24]
 8005f34:	e007      	b.n	8005f46 <HAL_FDCAN_Init+0x20e>
      }
    }
    else
    {
      /* Enable bus monitoring mode */
      SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_MON);
 8005f36:	687b      	ldr	r3, [r7, #4]
 8005f38:	681b      	ldr	r3, [r3, #0]
 8005f3a:	699a      	ldr	r2, [r3, #24]
 8005f3c:	687b      	ldr	r3, [r7, #4]
 8005f3e:	681b      	ldr	r3, [r3, #0]
 8005f40:	f042 0220 	orr.w	r2, r2, #32
 8005f44:	619a      	str	r2, [r3, #24]
  {
    /* Nothing to do: normal mode */
  }

  /* Set the nominal bit timing register */
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 8005f46:	687b      	ldr	r3, [r7, #4]
 8005f48:	699b      	ldr	r3, [r3, #24]
 8005f4a:	3b01      	subs	r3, #1
 8005f4c:	065a      	lsls	r2, r3, #25
                            (((uint32_t)hfdcan->Init.NominalTimeSeg1 - 1U) << FDCAN_NBTP_NTSEG1_Pos)    | \
 8005f4e:	687b      	ldr	r3, [r7, #4]
 8005f50:	69db      	ldr	r3, [r3, #28]
 8005f52:	3b01      	subs	r3, #1
 8005f54:	021b      	lsls	r3, r3, #8
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 8005f56:	431a      	orrs	r2, r3
                            (((uint32_t)hfdcan->Init.NominalTimeSeg2 - 1U) << FDCAN_NBTP_NTSEG2_Pos)    | \
 8005f58:	687b      	ldr	r3, [r7, #4]
 8005f5a:	6a1b      	ldr	r3, [r3, #32]
 8005f5c:	3b01      	subs	r3, #1
                            (((uint32_t)hfdcan->Init.NominalTimeSeg1 - 1U) << FDCAN_NBTP_NTSEG1_Pos)    | \
 8005f5e:	ea42 0103 	orr.w	r1, r2, r3
                            (((uint32_t)hfdcan->Init.NominalPrescaler - 1U) << FDCAN_NBTP_NBRP_Pos));
 8005f62:	687b      	ldr	r3, [r7, #4]
 8005f64:	695b      	ldr	r3, [r3, #20]
 8005f66:	3b01      	subs	r3, #1
 8005f68:	041a      	lsls	r2, r3, #16
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 8005f6a:	687b      	ldr	r3, [r7, #4]
 8005f6c:	681b      	ldr	r3, [r3, #0]
                            (((uint32_t)hfdcan->Init.NominalTimeSeg2 - 1U) << FDCAN_NBTP_NTSEG2_Pos)    | \
 8005f6e:	430a      	orrs	r2, r1
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 8005f70:	61da      	str	r2, [r3, #28]

  /* If FD operation with BRS is selected, set the data bit timing register */
  if (hfdcan->Init.FrameFormat == FDCAN_FRAME_FD_BRS)
 8005f72:	687b      	ldr	r3, [r7, #4]
 8005f74:	689b      	ldr	r3, [r3, #8]
 8005f76:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8005f7a:	d115      	bne.n	8005fa8 <HAL_FDCAN_Init+0x270>
  {
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 8005f7c:	687b      	ldr	r3, [r7, #4]
 8005f7e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005f80:	1e5a      	subs	r2, r3, #1
                              (((uint32_t)hfdcan->Init.DataTimeSeg1 - 1U) << FDCAN_DBTP_DTSEG1_Pos)     | \
 8005f82:	687b      	ldr	r3, [r7, #4]
 8005f84:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005f86:	3b01      	subs	r3, #1
 8005f88:	021b      	lsls	r3, r3, #8
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 8005f8a:	431a      	orrs	r2, r3
                              (((uint32_t)hfdcan->Init.DataTimeSeg2 - 1U) << FDCAN_DBTP_DTSEG2_Pos)     | \
 8005f8c:	687b      	ldr	r3, [r7, #4]
 8005f8e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005f90:	3b01      	subs	r3, #1
 8005f92:	011b      	lsls	r3, r3, #4
                              (((uint32_t)hfdcan->Init.DataTimeSeg1 - 1U) << FDCAN_DBTP_DTSEG1_Pos)     | \
 8005f94:	ea42 0103 	orr.w	r1, r2, r3
                              (((uint32_t)hfdcan->Init.DataPrescaler - 1U) << FDCAN_DBTP_DBRP_Pos));
 8005f98:	687b      	ldr	r3, [r7, #4]
 8005f9a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005f9c:	3b01      	subs	r3, #1
 8005f9e:	041a      	lsls	r2, r3, #16
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 8005fa0:	687b      	ldr	r3, [r7, #4]
 8005fa2:	681b      	ldr	r3, [r3, #0]
                              (((uint32_t)hfdcan->Init.DataTimeSeg2 - 1U) << FDCAN_DBTP_DTSEG2_Pos)     | \
 8005fa4:	430a      	orrs	r2, r1
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 8005fa6:	60da      	str	r2, [r3, #12]
  }

  /* Select between Tx FIFO and Tx Queue operation modes */
  SET_BIT(hfdcan->Instance->TXBC, hfdcan->Init.TxFifoQueueMode);
 8005fa8:	687b      	ldr	r3, [r7, #4]
 8005faa:	681b      	ldr	r3, [r3, #0]
 8005fac:	f8d3 10c0 	ldr.w	r1, [r3, #192]	@ 0xc0
 8005fb0:	687b      	ldr	r3, [r7, #4]
 8005fb2:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8005fb4:	687b      	ldr	r3, [r7, #4]
 8005fb6:	681b      	ldr	r3, [r3, #0]
 8005fb8:	430a      	orrs	r2, r1
 8005fba:	f8c3 20c0 	str.w	r2, [r3, #192]	@ 0xc0

  /* Calculate each RAM block address */
  FDCAN_CalcultateRamBlockAddresses(hfdcan);
 8005fbe:	6878      	ldr	r0, [r7, #4]
 8005fc0:	f000 fc56 	bl	8006870 <FDCAN_CalcultateRamBlockAddresses>

  /* Initialize the Latest Tx request buffer index */
  hfdcan->LatestTxFifoQRequest = 0U;
 8005fc4:	687b      	ldr	r3, [r7, #4]
 8005fc6:	2200      	movs	r2, #0
 8005fc8:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Initialize the error code */
  hfdcan->ErrorCode = HAL_FDCAN_ERROR_NONE;
 8005fca:	687b      	ldr	r3, [r7, #4]
 8005fcc:	2200      	movs	r2, #0
 8005fce:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Initialize the FDCAN state */
  hfdcan->State = HAL_FDCAN_STATE_READY;
 8005fd0:	687b      	ldr	r3, [r7, #4]
 8005fd2:	2201      	movs	r2, #1
 8005fd4:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Return function status */
  return HAL_OK;
 8005fd8:	2300      	movs	r3, #0
}
 8005fda:	4618      	mov	r0, r3
 8005fdc:	3710      	adds	r7, #16
 8005fde:	46bd      	mov	sp, r7
 8005fe0:	bd80      	pop	{r7, pc}
 8005fe2:	bf00      	nop
 8005fe4:	40006400 	.word	0x40006400
 8005fe8:	40006500 	.word	0x40006500

08005fec <HAL_FDCAN_ConfigFilter>:
  * @param  sFilterConfig pointer to an FDCAN_FilterTypeDef structure that
  *         contains the filter configuration information
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_ConfigFilter(FDCAN_HandleTypeDef *hfdcan, const FDCAN_FilterTypeDef *sFilterConfig)
{
 8005fec:	b480      	push	{r7}
 8005fee:	b087      	sub	sp, #28
 8005ff0:	af00      	add	r7, sp, #0
 8005ff2:	6078      	str	r0, [r7, #4]
 8005ff4:	6039      	str	r1, [r7, #0]
  uint32_t FilterElementW1;
  uint32_t FilterElementW2;
  uint32_t *FilterAddress;
  HAL_FDCAN_StateTypeDef state = hfdcan->State;
 8005ff6:	687b      	ldr	r3, [r7, #4]
 8005ff8:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 8005ffc:	75fb      	strb	r3, [r7, #23]

  if ((state == HAL_FDCAN_STATE_READY) || (state == HAL_FDCAN_STATE_BUSY))
 8005ffe:	7dfb      	ldrb	r3, [r7, #23]
 8006000:	2b01      	cmp	r3, #1
 8006002:	d002      	beq.n	800600a <HAL_FDCAN_ConfigFilter+0x1e>
 8006004:	7dfb      	ldrb	r3, [r7, #23]
 8006006:	2b02      	cmp	r3, #2
 8006008:	d13d      	bne.n	8006086 <HAL_FDCAN_ConfigFilter+0x9a>
  {
    /* Check function parameters */
    assert_param(IS_FDCAN_ID_TYPE(sFilterConfig->IdType));
    assert_param(IS_FDCAN_FILTER_CFG(sFilterConfig->FilterConfig));

    if (sFilterConfig->IdType == FDCAN_STANDARD_ID)
 800600a:	683b      	ldr	r3, [r7, #0]
 800600c:	681b      	ldr	r3, [r3, #0]
 800600e:	2b00      	cmp	r3, #0
 8006010:	d119      	bne.n	8006046 <HAL_FDCAN_ConfigFilter+0x5a>
      assert_param(IS_FDCAN_MAX_VALUE(sFilterConfig->FilterID1, 0x7FFU));
      assert_param(IS_FDCAN_MAX_VALUE(sFilterConfig->FilterID2, 0x7FFU));
      assert_param(IS_FDCAN_STD_FILTER_TYPE(sFilterConfig->FilterType));

      /* Build filter element */
      FilterElementW1 = ((sFilterConfig->FilterType << 30U)   |
 8006012:	683b      	ldr	r3, [r7, #0]
 8006014:	689b      	ldr	r3, [r3, #8]
 8006016:	079a      	lsls	r2, r3, #30
                         (sFilterConfig->FilterConfig << 27U) |
 8006018:	683b      	ldr	r3, [r7, #0]
 800601a:	68db      	ldr	r3, [r3, #12]
 800601c:	06db      	lsls	r3, r3, #27
      FilterElementW1 = ((sFilterConfig->FilterType << 30U)   |
 800601e:	431a      	orrs	r2, r3
                         (sFilterConfig->FilterID1 << 16U)    |
 8006020:	683b      	ldr	r3, [r7, #0]
 8006022:	691b      	ldr	r3, [r3, #16]
 8006024:	041b      	lsls	r3, r3, #16
                         (sFilterConfig->FilterConfig << 27U) |
 8006026:	431a      	orrs	r2, r3
                         sFilterConfig->FilterID2);
 8006028:	683b      	ldr	r3, [r7, #0]
 800602a:	695b      	ldr	r3, [r3, #20]
      FilterElementW1 = ((sFilterConfig->FilterType << 30U)   |
 800602c:	4313      	orrs	r3, r2
 800602e:	613b      	str	r3, [r7, #16]

      /* Calculate filter address */
      FilterAddress = (uint32_t *)(hfdcan->msgRam.StandardFilterSA + (sFilterConfig->FilterIndex * SRAMCAN_FLS_SIZE));
 8006030:	687b      	ldr	r3, [r7, #4]
 8006032:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8006034:	683b      	ldr	r3, [r7, #0]
 8006036:	685b      	ldr	r3, [r3, #4]
 8006038:	009b      	lsls	r3, r3, #2
 800603a:	4413      	add	r3, r2
 800603c:	60bb      	str	r3, [r7, #8]

      /* Write filter element to the message RAM */
      *FilterAddress = FilterElementW1;
 800603e:	68bb      	ldr	r3, [r7, #8]
 8006040:	693a      	ldr	r2, [r7, #16]
 8006042:	601a      	str	r2, [r3, #0]
 8006044:	e01d      	b.n	8006082 <HAL_FDCAN_ConfigFilter+0x96>
      assert_param(IS_FDCAN_MAX_VALUE(sFilterConfig->FilterID1, 0x1FFFFFFFU));
      assert_param(IS_FDCAN_MAX_VALUE(sFilterConfig->FilterID2, 0x1FFFFFFFU));
      assert_param(IS_FDCAN_EXT_FILTER_TYPE(sFilterConfig->FilterType));

      /* Build first word of filter element */
      FilterElementW1 = ((sFilterConfig->FilterConfig << 29U) | sFilterConfig->FilterID1);
 8006046:	683b      	ldr	r3, [r7, #0]
 8006048:	68db      	ldr	r3, [r3, #12]
 800604a:	075a      	lsls	r2, r3, #29
 800604c:	683b      	ldr	r3, [r7, #0]
 800604e:	691b      	ldr	r3, [r3, #16]
 8006050:	4313      	orrs	r3, r2
 8006052:	613b      	str	r3, [r7, #16]

      /* Build second word of filter element */
      FilterElementW2 = ((sFilterConfig->FilterType << 30U) | sFilterConfig->FilterID2);
 8006054:	683b      	ldr	r3, [r7, #0]
 8006056:	689b      	ldr	r3, [r3, #8]
 8006058:	079a      	lsls	r2, r3, #30
 800605a:	683b      	ldr	r3, [r7, #0]
 800605c:	695b      	ldr	r3, [r3, #20]
 800605e:	4313      	orrs	r3, r2
 8006060:	60fb      	str	r3, [r7, #12]

      /* Calculate filter address */
      FilterAddress = (uint32_t *)(hfdcan->msgRam.ExtendedFilterSA + (sFilterConfig->FilterIndex * SRAMCAN_FLE_SIZE));
 8006062:	687b      	ldr	r3, [r7, #4]
 8006064:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8006066:	683b      	ldr	r3, [r7, #0]
 8006068:	685b      	ldr	r3, [r3, #4]
 800606a:	00db      	lsls	r3, r3, #3
 800606c:	4413      	add	r3, r2
 800606e:	60bb      	str	r3, [r7, #8]

      /* Write filter element to the message RAM */
      *FilterAddress = FilterElementW1;
 8006070:	68bb      	ldr	r3, [r7, #8]
 8006072:	693a      	ldr	r2, [r7, #16]
 8006074:	601a      	str	r2, [r3, #0]
      FilterAddress++;
 8006076:	68bb      	ldr	r3, [r7, #8]
 8006078:	3304      	adds	r3, #4
 800607a:	60bb      	str	r3, [r7, #8]
      *FilterAddress = FilterElementW2;
 800607c:	68bb      	ldr	r3, [r7, #8]
 800607e:	68fa      	ldr	r2, [r7, #12]
 8006080:	601a      	str	r2, [r3, #0]
    }

    /* Return function status */
    return HAL_OK;
 8006082:	2300      	movs	r3, #0
 8006084:	e006      	b.n	8006094 <HAL_FDCAN_ConfigFilter+0xa8>
  }
  else
  {
    /* Update error code */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_INITIALIZED;
 8006086:	687b      	ldr	r3, [r7, #4]
 8006088:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800608a:	f043 0202 	orr.w	r2, r3, #2
 800608e:	687b      	ldr	r3, [r7, #4]
 8006090:	661a      	str	r2, [r3, #96]	@ 0x60

    return HAL_ERROR;
 8006092:	2301      	movs	r3, #1
  }
}
 8006094:	4618      	mov	r0, r3
 8006096:	371c      	adds	r7, #28
 8006098:	46bd      	mov	sp, r7
 800609a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800609e:	4770      	bx	lr

080060a0 <HAL_FDCAN_Start>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_Start(FDCAN_HandleTypeDef *hfdcan)
{
 80060a0:	b480      	push	{r7}
 80060a2:	b083      	sub	sp, #12
 80060a4:	af00      	add	r7, sp, #0
 80060a6:	6078      	str	r0, [r7, #4]
  if (hfdcan->State == HAL_FDCAN_STATE_READY)
 80060a8:	687b      	ldr	r3, [r7, #4]
 80060aa:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 80060ae:	b2db      	uxtb	r3, r3
 80060b0:	2b01      	cmp	r3, #1
 80060b2:	d110      	bne.n	80060d6 <HAL_FDCAN_Start+0x36>
  {
    /* Change FDCAN peripheral state */
    hfdcan->State = HAL_FDCAN_STATE_BUSY;
 80060b4:	687b      	ldr	r3, [r7, #4]
 80060b6:	2202      	movs	r2, #2
 80060b8:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

    /* Request leave initialisation */
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_INIT);
 80060bc:	687b      	ldr	r3, [r7, #4]
 80060be:	681b      	ldr	r3, [r3, #0]
 80060c0:	699a      	ldr	r2, [r3, #24]
 80060c2:	687b      	ldr	r3, [r7, #4]
 80060c4:	681b      	ldr	r3, [r3, #0]
 80060c6:	f022 0201 	bic.w	r2, r2, #1
 80060ca:	619a      	str	r2, [r3, #24]

    /* Reset the FDCAN ErrorCode */
    hfdcan->ErrorCode = HAL_FDCAN_ERROR_NONE;
 80060cc:	687b      	ldr	r3, [r7, #4]
 80060ce:	2200      	movs	r2, #0
 80060d0:	661a      	str	r2, [r3, #96]	@ 0x60

    /* Return function status */
    return HAL_OK;
 80060d2:	2300      	movs	r3, #0
 80060d4:	e006      	b.n	80060e4 <HAL_FDCAN_Start+0x44>
  }
  else
  {
    /* Update error code */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_READY;
 80060d6:	687b      	ldr	r3, [r7, #4]
 80060d8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80060da:	f043 0204 	orr.w	r2, r3, #4
 80060de:	687b      	ldr	r3, [r7, #4]
 80060e0:	661a      	str	r2, [r3, #96]	@ 0x60

    return HAL_ERROR;
 80060e2:	2301      	movs	r3, #1
  }
}
 80060e4:	4618      	mov	r0, r3
 80060e6:	370c      	adds	r7, #12
 80060e8:	46bd      	mov	sp, r7
 80060ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80060ee:	4770      	bx	lr

080060f0 <HAL_FDCAN_AddMessageToTxFifoQ>:
  * @param  pTxData pointer to a buffer containing the payload of the Tx frame.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_AddMessageToTxFifoQ(FDCAN_HandleTypeDef *hfdcan, const FDCAN_TxHeaderTypeDef *pTxHeader,
                                                const uint8_t *pTxData)
{
 80060f0:	b580      	push	{r7, lr}
 80060f2:	b086      	sub	sp, #24
 80060f4:	af00      	add	r7, sp, #0
 80060f6:	60f8      	str	r0, [r7, #12]
 80060f8:	60b9      	str	r1, [r7, #8]
 80060fa:	607a      	str	r2, [r7, #4]
  assert_param(IS_FDCAN_BRS(pTxHeader->BitRateSwitch));
  assert_param(IS_FDCAN_FDF(pTxHeader->FDFormat));
  assert_param(IS_FDCAN_EFC(pTxHeader->TxEventFifoControl));
  assert_param(IS_FDCAN_MAX_VALUE(pTxHeader->MessageMarker, 0xFFU));

  if (hfdcan->State == HAL_FDCAN_STATE_BUSY)
 80060fc:	68fb      	ldr	r3, [r7, #12]
 80060fe:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 8006102:	b2db      	uxtb	r3, r3
 8006104:	2b02      	cmp	r3, #2
 8006106:	d12c      	bne.n	8006162 <HAL_FDCAN_AddMessageToTxFifoQ+0x72>
  {
    /* Check that the Tx FIFO/Queue is not full */
    if ((hfdcan->Instance->TXFQS & FDCAN_TXFQS_TFQF) != 0U)
 8006108:	68fb      	ldr	r3, [r7, #12]
 800610a:	681b      	ldr	r3, [r3, #0]
 800610c:	f8d3 30c4 	ldr.w	r3, [r3, #196]	@ 0xc4
 8006110:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8006114:	2b00      	cmp	r3, #0
 8006116:	d007      	beq.n	8006128 <HAL_FDCAN_AddMessageToTxFifoQ+0x38>
    {
      /* Update error code */
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_FIFO_FULL;
 8006118:	68fb      	ldr	r3, [r7, #12]
 800611a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800611c:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 8006120:	68fb      	ldr	r3, [r7, #12]
 8006122:	661a      	str	r2, [r3, #96]	@ 0x60

      return HAL_ERROR;
 8006124:	2301      	movs	r3, #1
 8006126:	e023      	b.n	8006170 <HAL_FDCAN_AddMessageToTxFifoQ+0x80>
    }
    else
    {
      /* Retrieve the Tx FIFO PutIndex */
      PutIndex = ((hfdcan->Instance->TXFQS & FDCAN_TXFQS_TFQPI) >> FDCAN_TXFQS_TFQPI_Pos);
 8006128:	68fb      	ldr	r3, [r7, #12]
 800612a:	681b      	ldr	r3, [r3, #0]
 800612c:	f8d3 30c4 	ldr.w	r3, [r3, #196]	@ 0xc4
 8006130:	0c1b      	lsrs	r3, r3, #16
 8006132:	f003 0303 	and.w	r3, r3, #3
 8006136:	617b      	str	r3, [r7, #20]

      /* Add the message to the Tx FIFO/Queue */
      FDCAN_CopyMessageToRAM(hfdcan, pTxHeader, pTxData, PutIndex);
 8006138:	697b      	ldr	r3, [r7, #20]
 800613a:	687a      	ldr	r2, [r7, #4]
 800613c:	68b9      	ldr	r1, [r7, #8]
 800613e:	68f8      	ldr	r0, [r7, #12]
 8006140:	f000 fc02 	bl	8006948 <FDCAN_CopyMessageToRAM>

      /* Activate the corresponding transmission request */
      hfdcan->Instance->TXBAR = ((uint32_t)1 << PutIndex);
 8006144:	68fb      	ldr	r3, [r7, #12]
 8006146:	681b      	ldr	r3, [r3, #0]
 8006148:	2101      	movs	r1, #1
 800614a:	697a      	ldr	r2, [r7, #20]
 800614c:	fa01 f202 	lsl.w	r2, r1, r2
 8006150:	f8c3 20cc 	str.w	r2, [r3, #204]	@ 0xcc

      /* Store the Latest Tx FIFO/Queue Request Buffer Index */
      hfdcan->LatestTxFifoQRequest = ((uint32_t)1 << PutIndex);
 8006154:	2201      	movs	r2, #1
 8006156:	697b      	ldr	r3, [r7, #20]
 8006158:	409a      	lsls	r2, r3
 800615a:	68fb      	ldr	r3, [r7, #12]
 800615c:	659a      	str	r2, [r3, #88]	@ 0x58
    }

    /* Return function status */
    return HAL_OK;
 800615e:	2300      	movs	r3, #0
 8006160:	e006      	b.n	8006170 <HAL_FDCAN_AddMessageToTxFifoQ+0x80>
  }
  else
  {
    /* Update error code */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_STARTED;
 8006162:	68fb      	ldr	r3, [r7, #12]
 8006164:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006166:	f043 0208 	orr.w	r2, r3, #8
 800616a:	68fb      	ldr	r3, [r7, #12]
 800616c:	661a      	str	r2, [r3, #96]	@ 0x60

    return HAL_ERROR;
 800616e:	2301      	movs	r3, #1
  }
}
 8006170:	4618      	mov	r0, r3
 8006172:	3718      	adds	r7, #24
 8006174:	46bd      	mov	sp, r7
 8006176:	bd80      	pop	{r7, pc}

08006178 <HAL_FDCAN_GetRxMessage>:
  * @param  pRxData pointer to a buffer where the payload of the Rx frame will be stored.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_GetRxMessage(FDCAN_HandleTypeDef *hfdcan, uint32_t RxLocation,
                                         FDCAN_RxHeaderTypeDef *pRxHeader, uint8_t *pRxData)
{
 8006178:	b480      	push	{r7}
 800617a:	b08b      	sub	sp, #44	@ 0x2c
 800617c:	af00      	add	r7, sp, #0
 800617e:	60f8      	str	r0, [r7, #12]
 8006180:	60b9      	str	r1, [r7, #8]
 8006182:	607a      	str	r2, [r7, #4]
 8006184:	603b      	str	r3, [r7, #0]
  uint32_t *RxAddress;
  uint8_t  *pData;
  uint32_t ByteCounter;
  uint32_t GetIndex = 0;
 8006186:	2300      	movs	r3, #0
 8006188:	61fb      	str	r3, [r7, #28]
  HAL_FDCAN_StateTypeDef state = hfdcan->State;
 800618a:	68fb      	ldr	r3, [r7, #12]
 800618c:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 8006190:	76fb      	strb	r3, [r7, #27]

  /* Check function parameters */
  assert_param(IS_FDCAN_RX_FIFO(RxLocation));

  if (state == HAL_FDCAN_STATE_BUSY)
 8006192:	7efb      	ldrb	r3, [r7, #27]
 8006194:	2b02      	cmp	r3, #2
 8006196:	f040 80e8 	bne.w	800636a <HAL_FDCAN_GetRxMessage+0x1f2>
  {
    if (RxLocation == FDCAN_RX_FIFO0) /* Rx element is assigned to the Rx FIFO 0 */
 800619a:	68bb      	ldr	r3, [r7, #8]
 800619c:	2b40      	cmp	r3, #64	@ 0x40
 800619e:	d137      	bne.n	8006210 <HAL_FDCAN_GetRxMessage+0x98>
    {
      /* Check that the Rx FIFO 0 is not empty */
      if ((hfdcan->Instance->RXF0S & FDCAN_RXF0S_F0FL) == 0U)
 80061a0:	68fb      	ldr	r3, [r7, #12]
 80061a2:	681b      	ldr	r3, [r3, #0]
 80061a4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80061a8:	f003 030f 	and.w	r3, r3, #15
 80061ac:	2b00      	cmp	r3, #0
 80061ae:	d107      	bne.n	80061c0 <HAL_FDCAN_GetRxMessage+0x48>
      {
        /* Update error code */
        hfdcan->ErrorCode |= HAL_FDCAN_ERROR_FIFO_EMPTY;
 80061b0:	68fb      	ldr	r3, [r7, #12]
 80061b2:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80061b4:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 80061b8:	68fb      	ldr	r3, [r7, #12]
 80061ba:	661a      	str	r2, [r3, #96]	@ 0x60

        return HAL_ERROR;
 80061bc:	2301      	movs	r3, #1
 80061be:	e0db      	b.n	8006378 <HAL_FDCAN_GetRxMessage+0x200>
      }
      else
      {
        /* Check that the Rx FIFO 0 is full & overwrite mode is on */
        if (((hfdcan->Instance->RXF0S & FDCAN_RXF0S_F0F) >> FDCAN_RXF0S_F0F_Pos) == 1U)
 80061c0:	68fb      	ldr	r3, [r7, #12]
 80061c2:	681b      	ldr	r3, [r3, #0]
 80061c4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80061c8:	0e1b      	lsrs	r3, r3, #24
 80061ca:	f003 0301 	and.w	r3, r3, #1
 80061ce:	2b01      	cmp	r3, #1
 80061d0:	d10a      	bne.n	80061e8 <HAL_FDCAN_GetRxMessage+0x70>
        {
          if (((hfdcan->Instance->RXGFC & FDCAN_RXGFC_F0OM) >> FDCAN_RXGFC_F0OM_Pos) == FDCAN_RX_FIFO_OVERWRITE)
 80061d2:	68fb      	ldr	r3, [r7, #12]
 80061d4:	681b      	ldr	r3, [r3, #0]
 80061d6:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80061da:	0a5b      	lsrs	r3, r3, #9
 80061dc:	f003 0301 	and.w	r3, r3, #1
 80061e0:	2b01      	cmp	r3, #1
 80061e2:	d101      	bne.n	80061e8 <HAL_FDCAN_GetRxMessage+0x70>
          {
            /* When overwrite status is on discard first message in FIFO */
            GetIndex = 1U;
 80061e4:	2301      	movs	r3, #1
 80061e6:	61fb      	str	r3, [r7, #28]
          }
        }

        /* Calculate Rx FIFO 0 element index */
        GetIndex += ((hfdcan->Instance->RXF0S & FDCAN_RXF0S_F0GI) >> FDCAN_RXF0S_F0GI_Pos);
 80061e8:	68fb      	ldr	r3, [r7, #12]
 80061ea:	681b      	ldr	r3, [r3, #0]
 80061ec:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80061f0:	0a1b      	lsrs	r3, r3, #8
 80061f2:	f003 0303 	and.w	r3, r3, #3
 80061f6:	69fa      	ldr	r2, [r7, #28]
 80061f8:	4413      	add	r3, r2
 80061fa:	61fb      	str	r3, [r7, #28]

        /* Calculate Rx FIFO 0 element address */
        RxAddress = (uint32_t *)(hfdcan->msgRam.RxFIFO0SA + (GetIndex * SRAMCAN_RF0_SIZE));
 80061fc:	68fb      	ldr	r3, [r7, #12]
 80061fe:	6c99      	ldr	r1, [r3, #72]	@ 0x48
 8006200:	69fa      	ldr	r2, [r7, #28]
 8006202:	4613      	mov	r3, r2
 8006204:	00db      	lsls	r3, r3, #3
 8006206:	4413      	add	r3, r2
 8006208:	00db      	lsls	r3, r3, #3
 800620a:	440b      	add	r3, r1
 800620c:	627b      	str	r3, [r7, #36]	@ 0x24
 800620e:	e036      	b.n	800627e <HAL_FDCAN_GetRxMessage+0x106>
      }
    }
    else /* Rx element is assigned to the Rx FIFO 1 */
    {
      /* Check that the Rx FIFO 1 is not empty */
      if ((hfdcan->Instance->RXF1S & FDCAN_RXF1S_F1FL) == 0U)
 8006210:	68fb      	ldr	r3, [r7, #12]
 8006212:	681b      	ldr	r3, [r3, #0]
 8006214:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8006218:	f003 030f 	and.w	r3, r3, #15
 800621c:	2b00      	cmp	r3, #0
 800621e:	d107      	bne.n	8006230 <HAL_FDCAN_GetRxMessage+0xb8>
      {
        /* Update error code */
        hfdcan->ErrorCode |= HAL_FDCAN_ERROR_FIFO_EMPTY;
 8006220:	68fb      	ldr	r3, [r7, #12]
 8006222:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006224:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8006228:	68fb      	ldr	r3, [r7, #12]
 800622a:	661a      	str	r2, [r3, #96]	@ 0x60

        return HAL_ERROR;
 800622c:	2301      	movs	r3, #1
 800622e:	e0a3      	b.n	8006378 <HAL_FDCAN_GetRxMessage+0x200>
      }
      else
      {
        /* Check that the Rx FIFO 1 is full & overwrite mode is on */
        if (((hfdcan->Instance->RXF1S & FDCAN_RXF1S_F1F) >> FDCAN_RXF1S_F1F_Pos) == 1U)
 8006230:	68fb      	ldr	r3, [r7, #12]
 8006232:	681b      	ldr	r3, [r3, #0]
 8006234:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8006238:	0e1b      	lsrs	r3, r3, #24
 800623a:	f003 0301 	and.w	r3, r3, #1
 800623e:	2b01      	cmp	r3, #1
 8006240:	d10a      	bne.n	8006258 <HAL_FDCAN_GetRxMessage+0xe0>
        {
          if (((hfdcan->Instance->RXGFC & FDCAN_RXGFC_F1OM) >> FDCAN_RXGFC_F1OM_Pos) == FDCAN_RX_FIFO_OVERWRITE)
 8006242:	68fb      	ldr	r3, [r7, #12]
 8006244:	681b      	ldr	r3, [r3, #0]
 8006246:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800624a:	0a1b      	lsrs	r3, r3, #8
 800624c:	f003 0301 	and.w	r3, r3, #1
 8006250:	2b01      	cmp	r3, #1
 8006252:	d101      	bne.n	8006258 <HAL_FDCAN_GetRxMessage+0xe0>
          {
            /* When overwrite status is on discard first message in FIFO */
            GetIndex = 1U;
 8006254:	2301      	movs	r3, #1
 8006256:	61fb      	str	r3, [r7, #28]
          }
        }

        /* Calculate Rx FIFO 1 element index */
        GetIndex += ((hfdcan->Instance->RXF1S & FDCAN_RXF1S_F1GI) >> FDCAN_RXF1S_F1GI_Pos);
 8006258:	68fb      	ldr	r3, [r7, #12]
 800625a:	681b      	ldr	r3, [r3, #0]
 800625c:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8006260:	0a1b      	lsrs	r3, r3, #8
 8006262:	f003 0303 	and.w	r3, r3, #3
 8006266:	69fa      	ldr	r2, [r7, #28]
 8006268:	4413      	add	r3, r2
 800626a:	61fb      	str	r3, [r7, #28]
        /* Calculate Rx FIFO 1 element address */
        RxAddress = (uint32_t *)(hfdcan->msgRam.RxFIFO1SA + (GetIndex * SRAMCAN_RF1_SIZE));
 800626c:	68fb      	ldr	r3, [r7, #12]
 800626e:	6cd9      	ldr	r1, [r3, #76]	@ 0x4c
 8006270:	69fa      	ldr	r2, [r7, #28]
 8006272:	4613      	mov	r3, r2
 8006274:	00db      	lsls	r3, r3, #3
 8006276:	4413      	add	r3, r2
 8006278:	00db      	lsls	r3, r3, #3
 800627a:	440b      	add	r3, r1
 800627c:	627b      	str	r3, [r7, #36]	@ 0x24
      }
    }

    /* Retrieve IdType */
    pRxHeader->IdType = *RxAddress & FDCAN_ELEMENT_MASK_XTD;
 800627e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006280:	681b      	ldr	r3, [r3, #0]
 8006282:	f003 4280 	and.w	r2, r3, #1073741824	@ 0x40000000
 8006286:	687b      	ldr	r3, [r7, #4]
 8006288:	605a      	str	r2, [r3, #4]

    /* Retrieve Identifier */
    if (pRxHeader->IdType == FDCAN_STANDARD_ID) /* Standard ID element */
 800628a:	687b      	ldr	r3, [r7, #4]
 800628c:	685b      	ldr	r3, [r3, #4]
 800628e:	2b00      	cmp	r3, #0
 8006290:	d107      	bne.n	80062a2 <HAL_FDCAN_GetRxMessage+0x12a>
    {
      pRxHeader->Identifier = ((*RxAddress & FDCAN_ELEMENT_MASK_STDID) >> 18U);
 8006292:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006294:	681b      	ldr	r3, [r3, #0]
 8006296:	0c9b      	lsrs	r3, r3, #18
 8006298:	f3c3 020a 	ubfx	r2, r3, #0, #11
 800629c:	687b      	ldr	r3, [r7, #4]
 800629e:	601a      	str	r2, [r3, #0]
 80062a0:	e005      	b.n	80062ae <HAL_FDCAN_GetRxMessage+0x136>
    }
    else /* Extended ID element */
    {
      pRxHeader->Identifier = (*RxAddress & FDCAN_ELEMENT_MASK_EXTID);
 80062a2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80062a4:	681b      	ldr	r3, [r3, #0]
 80062a6:	f023 4260 	bic.w	r2, r3, #3758096384	@ 0xe0000000
 80062aa:	687b      	ldr	r3, [r7, #4]
 80062ac:	601a      	str	r2, [r3, #0]
    }

    /* Retrieve RxFrameType */
    pRxHeader->RxFrameType = (*RxAddress & FDCAN_ELEMENT_MASK_RTR);
 80062ae:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80062b0:	681b      	ldr	r3, [r3, #0]
 80062b2:	f003 5200 	and.w	r2, r3, #536870912	@ 0x20000000
 80062b6:	687b      	ldr	r3, [r7, #4]
 80062b8:	609a      	str	r2, [r3, #8]

    /* Retrieve ErrorStateIndicator */
    pRxHeader->ErrorStateIndicator = (*RxAddress & FDCAN_ELEMENT_MASK_ESI);
 80062ba:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80062bc:	681b      	ldr	r3, [r3, #0]
 80062be:	f003 4200 	and.w	r2, r3, #2147483648	@ 0x80000000
 80062c2:	687b      	ldr	r3, [r7, #4]
 80062c4:	611a      	str	r2, [r3, #16]

    /* Increment RxAddress pointer to second word of Rx FIFO element */
    RxAddress++;
 80062c6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80062c8:	3304      	adds	r3, #4
 80062ca:	627b      	str	r3, [r7, #36]	@ 0x24

    /* Retrieve RxTimestamp */
    pRxHeader->RxTimestamp = (*RxAddress & FDCAN_ELEMENT_MASK_TS);
 80062cc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80062ce:	681b      	ldr	r3, [r3, #0]
 80062d0:	b29a      	uxth	r2, r3
 80062d2:	687b      	ldr	r3, [r7, #4]
 80062d4:	61da      	str	r2, [r3, #28]

    /* Retrieve DataLength */
    pRxHeader->DataLength = ((*RxAddress & FDCAN_ELEMENT_MASK_DLC) >> 16U);
 80062d6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80062d8:	681b      	ldr	r3, [r3, #0]
 80062da:	0c1b      	lsrs	r3, r3, #16
 80062dc:	f003 020f 	and.w	r2, r3, #15
 80062e0:	687b      	ldr	r3, [r7, #4]
 80062e2:	60da      	str	r2, [r3, #12]

    /* Retrieve BitRateSwitch */
    pRxHeader->BitRateSwitch = (*RxAddress & FDCAN_ELEMENT_MASK_BRS);
 80062e4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80062e6:	681b      	ldr	r3, [r3, #0]
 80062e8:	f403 1280 	and.w	r2, r3, #1048576	@ 0x100000
 80062ec:	687b      	ldr	r3, [r7, #4]
 80062ee:	615a      	str	r2, [r3, #20]

    /* Retrieve FDFormat */
    pRxHeader->FDFormat = (*RxAddress & FDCAN_ELEMENT_MASK_FDF);
 80062f0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80062f2:	681b      	ldr	r3, [r3, #0]
 80062f4:	f403 1200 	and.w	r2, r3, #2097152	@ 0x200000
 80062f8:	687b      	ldr	r3, [r7, #4]
 80062fa:	619a      	str	r2, [r3, #24]

    /* Retrieve FilterIndex */
    pRxHeader->FilterIndex = ((*RxAddress & FDCAN_ELEMENT_MASK_FIDX) >> 24U);
 80062fc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80062fe:	681b      	ldr	r3, [r3, #0]
 8006300:	0e1b      	lsrs	r3, r3, #24
 8006302:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8006306:	687b      	ldr	r3, [r7, #4]
 8006308:	621a      	str	r2, [r3, #32]

    /* Retrieve NonMatchingFrame */
    pRxHeader->IsFilterMatchingFrame = ((*RxAddress & FDCAN_ELEMENT_MASK_ANMF) >> 31U);
 800630a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800630c:	681b      	ldr	r3, [r3, #0]
 800630e:	0fda      	lsrs	r2, r3, #31
 8006310:	687b      	ldr	r3, [r7, #4]
 8006312:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Increment RxAddress pointer to payload of Rx FIFO element */
    RxAddress++;
 8006314:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006316:	3304      	adds	r3, #4
 8006318:	627b      	str	r3, [r7, #36]	@ 0x24

    /* Retrieve Rx payload */
    pData = (uint8_t *)RxAddress;
 800631a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800631c:	617b      	str	r3, [r7, #20]
    for (ByteCounter = 0; ByteCounter < DLCtoBytes[pRxHeader->DataLength]; ByteCounter++)
 800631e:	2300      	movs	r3, #0
 8006320:	623b      	str	r3, [r7, #32]
 8006322:	e00a      	b.n	800633a <HAL_FDCAN_GetRxMessage+0x1c2>
    {
      pRxData[ByteCounter] = pData[ByteCounter];
 8006324:	697a      	ldr	r2, [r7, #20]
 8006326:	6a3b      	ldr	r3, [r7, #32]
 8006328:	441a      	add	r2, r3
 800632a:	6839      	ldr	r1, [r7, #0]
 800632c:	6a3b      	ldr	r3, [r7, #32]
 800632e:	440b      	add	r3, r1
 8006330:	7812      	ldrb	r2, [r2, #0]
 8006332:	701a      	strb	r2, [r3, #0]
    for (ByteCounter = 0; ByteCounter < DLCtoBytes[pRxHeader->DataLength]; ByteCounter++)
 8006334:	6a3b      	ldr	r3, [r7, #32]
 8006336:	3301      	adds	r3, #1
 8006338:	623b      	str	r3, [r7, #32]
 800633a:	687b      	ldr	r3, [r7, #4]
 800633c:	68db      	ldr	r3, [r3, #12]
 800633e:	4a11      	ldr	r2, [pc, #68]	@ (8006384 <HAL_FDCAN_GetRxMessage+0x20c>)
 8006340:	5cd3      	ldrb	r3, [r2, r3]
 8006342:	461a      	mov	r2, r3
 8006344:	6a3b      	ldr	r3, [r7, #32]
 8006346:	4293      	cmp	r3, r2
 8006348:	d3ec      	bcc.n	8006324 <HAL_FDCAN_GetRxMessage+0x1ac>
    }

    if (RxLocation == FDCAN_RX_FIFO0) /* Rx element is assigned to the Rx FIFO 0 */
 800634a:	68bb      	ldr	r3, [r7, #8]
 800634c:	2b40      	cmp	r3, #64	@ 0x40
 800634e:	d105      	bne.n	800635c <HAL_FDCAN_GetRxMessage+0x1e4>
    {
      /* Acknowledge the Rx FIFO 0 that the oldest element is read so that it increments the GetIndex */
      hfdcan->Instance->RXF0A = GetIndex;
 8006350:	68fb      	ldr	r3, [r7, #12]
 8006352:	681b      	ldr	r3, [r3, #0]
 8006354:	69fa      	ldr	r2, [r7, #28]
 8006356:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94
 800635a:	e004      	b.n	8006366 <HAL_FDCAN_GetRxMessage+0x1ee>
    }
    else /* Rx element is assigned to the Rx FIFO 1 */
    {
      /* Acknowledge the Rx FIFO 1 that the oldest element is read so that it increments the GetIndex */
      hfdcan->Instance->RXF1A = GetIndex;
 800635c:	68fb      	ldr	r3, [r7, #12]
 800635e:	681b      	ldr	r3, [r3, #0]
 8006360:	69fa      	ldr	r2, [r7, #28]
 8006362:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c
    }

    /* Return function status */
    return HAL_OK;
 8006366:	2300      	movs	r3, #0
 8006368:	e006      	b.n	8006378 <HAL_FDCAN_GetRxMessage+0x200>
  }
  else
  {
    /* Update error code */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_STARTED;
 800636a:	68fb      	ldr	r3, [r7, #12]
 800636c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800636e:	f043 0208 	orr.w	r2, r3, #8
 8006372:	68fb      	ldr	r3, [r7, #12]
 8006374:	661a      	str	r2, [r3, #96]	@ 0x60

    return HAL_ERROR;
 8006376:	2301      	movs	r3, #1
  }
}
 8006378:	4618      	mov	r0, r3
 800637a:	372c      	adds	r7, #44	@ 0x2c
 800637c:	46bd      	mov	sp, r7
 800637e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006382:	4770      	bx	lr
 8006384:	0800b248 	.word	0x0800b248

08006388 <HAL_FDCAN_ActivateNotification>:
  *           - FDCAN_IT_TX_ABORT_COMPLETE
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_ActivateNotification(FDCAN_HandleTypeDef *hfdcan, uint32_t ActiveITs,
                                                 uint32_t BufferIndexes)
{
 8006388:	b480      	push	{r7}
 800638a:	b087      	sub	sp, #28
 800638c:	af00      	add	r7, sp, #0
 800638e:	60f8      	str	r0, [r7, #12]
 8006390:	60b9      	str	r1, [r7, #8]
 8006392:	607a      	str	r2, [r7, #4]
  HAL_FDCAN_StateTypeDef state = hfdcan->State;
 8006394:	68fb      	ldr	r3, [r7, #12]
 8006396:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 800639a:	75fb      	strb	r3, [r7, #23]
  if ((ActiveITs & (FDCAN_IT_TX_COMPLETE | FDCAN_IT_TX_ABORT_COMPLETE)) != 0U)
  {
    assert_param(IS_FDCAN_TX_LOCATION_LIST(BufferIndexes));
  }

  if ((state == HAL_FDCAN_STATE_READY) || (state == HAL_FDCAN_STATE_BUSY))
 800639c:	7dfb      	ldrb	r3, [r7, #23]
 800639e:	2b01      	cmp	r3, #1
 80063a0:	d003      	beq.n	80063aa <HAL_FDCAN_ActivateNotification+0x22>
 80063a2:	7dfb      	ldrb	r3, [r7, #23]
 80063a4:	2b02      	cmp	r3, #2
 80063a6:	f040 80c8 	bne.w	800653a <HAL_FDCAN_ActivateNotification+0x1b2>
  {
    /* Get interrupts line selection */
    ITs_lines_selection = hfdcan->Instance->ILS;
 80063aa:	68fb      	ldr	r3, [r7, #12]
 80063ac:	681b      	ldr	r3, [r3, #0]
 80063ae:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80063b0:	613b      	str	r3, [r7, #16]

    /* Enable Interrupt lines */
    if ((((ActiveITs & FDCAN_IT_LIST_RX_FIFO0) != 0U)
 80063b2:	68bb      	ldr	r3, [r7, #8]
 80063b4:	f003 0307 	and.w	r3, r3, #7
 80063b8:	2b00      	cmp	r3, #0
 80063ba:	d004      	beq.n	80063c6 <HAL_FDCAN_ActivateNotification+0x3e>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_RX_FIFO0) == 0U)) || \
 80063bc:	693b      	ldr	r3, [r7, #16]
 80063be:	f003 0301 	and.w	r3, r3, #1
 80063c2:	2b00      	cmp	r3, #0
 80063c4:	d03b      	beq.n	800643e <HAL_FDCAN_ActivateNotification+0xb6>
        (((ActiveITs & FDCAN_IT_LIST_RX_FIFO1)       != 0U)
 80063c6:	68bb      	ldr	r3, [r7, #8]
 80063c8:	f003 0338 	and.w	r3, r3, #56	@ 0x38
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_RX_FIFO0) == 0U)) || \
 80063cc:	2b00      	cmp	r3, #0
 80063ce:	d004      	beq.n	80063da <HAL_FDCAN_ActivateNotification+0x52>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_RX_FIFO1) == 0U)) || \
 80063d0:	693b      	ldr	r3, [r7, #16]
 80063d2:	f003 0302 	and.w	r3, r3, #2
 80063d6:	2b00      	cmp	r3, #0
 80063d8:	d031      	beq.n	800643e <HAL_FDCAN_ActivateNotification+0xb6>
        (((ActiveITs & FDCAN_IT_LIST_SMSG)           != 0U)
 80063da:	68bb      	ldr	r3, [r7, #8]
 80063dc:	f403 73e0 	and.w	r3, r3, #448	@ 0x1c0
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_RX_FIFO1) == 0U)) || \
 80063e0:	2b00      	cmp	r3, #0
 80063e2:	d004      	beq.n	80063ee <HAL_FDCAN_ActivateNotification+0x66>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_SMSG)     == 0U)) || \
 80063e4:	693b      	ldr	r3, [r7, #16]
 80063e6:	f003 0304 	and.w	r3, r3, #4
 80063ea:	2b00      	cmp	r3, #0
 80063ec:	d027      	beq.n	800643e <HAL_FDCAN_ActivateNotification+0xb6>
        (((ActiveITs & FDCAN_IT_LIST_TX_FIFO_ERROR)  != 0U)
 80063ee:	68bb      	ldr	r3, [r7, #8]
 80063f0:	f403 53f0 	and.w	r3, r3, #7680	@ 0x1e00
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_SMSG)     == 0U)) || \
 80063f4:	2b00      	cmp	r3, #0
 80063f6:	d004      	beq.n	8006402 <HAL_FDCAN_ActivateNotification+0x7a>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_TX_FIFO_ERROR)  == 0U)) || \
 80063f8:	693b      	ldr	r3, [r7, #16]
 80063fa:	f003 0308 	and.w	r3, r3, #8
 80063fe:	2b00      	cmp	r3, #0
 8006400:	d01d      	beq.n	800643e <HAL_FDCAN_ActivateNotification+0xb6>
        (((ActiveITs & FDCAN_IT_LIST_MISC)           != 0U)
 8006402:	68bb      	ldr	r3, [r7, #8]
 8006404:	f403 4360 	and.w	r3, r3, #57344	@ 0xe000
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_TX_FIFO_ERROR)  == 0U)) || \
 8006408:	2b00      	cmp	r3, #0
 800640a:	d004      	beq.n	8006416 <HAL_FDCAN_ActivateNotification+0x8e>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_MISC)           == 0U)) || \
 800640c:	693b      	ldr	r3, [r7, #16]
 800640e:	f003 0310 	and.w	r3, r3, #16
 8006412:	2b00      	cmp	r3, #0
 8006414:	d013      	beq.n	800643e <HAL_FDCAN_ActivateNotification+0xb6>
        (((ActiveITs & FDCAN_IT_LIST_BIT_LINE_ERROR) != 0U)
 8006416:	68bb      	ldr	r3, [r7, #8]
 8006418:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_MISC)           == 0U)) || \
 800641c:	2b00      	cmp	r3, #0
 800641e:	d004      	beq.n	800642a <HAL_FDCAN_ActivateNotification+0xa2>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_BIT_LINE_ERROR) == 0U)) || \
 8006420:	693b      	ldr	r3, [r7, #16]
 8006422:	f003 0320 	and.w	r3, r3, #32
 8006426:	2b00      	cmp	r3, #0
 8006428:	d009      	beq.n	800643e <HAL_FDCAN_ActivateNotification+0xb6>
        (((ActiveITs & FDCAN_IT_LIST_PROTOCOL_ERROR) != 0U)
 800642a:	68bb      	ldr	r3, [r7, #8]
 800642c:	f403 037c 	and.w	r3, r3, #16515072	@ 0xfc0000
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_BIT_LINE_ERROR) == 0U)) || \
 8006430:	2b00      	cmp	r3, #0
 8006432:	d00c      	beq.n	800644e <HAL_FDCAN_ActivateNotification+0xc6>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_PROTOCOL_ERROR) == 0U)))
 8006434:	693b      	ldr	r3, [r7, #16]
 8006436:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800643a:	2b00      	cmp	r3, #0
 800643c:	d107      	bne.n	800644e <HAL_FDCAN_ActivateNotification+0xc6>
    {
      /* Enable Interrupt line 0 */
      SET_BIT(hfdcan->Instance->ILE, FDCAN_INTERRUPT_LINE0);
 800643e:	68fb      	ldr	r3, [r7, #12]
 8006440:	681b      	ldr	r3, [r3, #0]
 8006442:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8006444:	68fb      	ldr	r3, [r7, #12]
 8006446:	681b      	ldr	r3, [r3, #0]
 8006448:	f042 0201 	orr.w	r2, r2, #1
 800644c:	65da      	str	r2, [r3, #92]	@ 0x5c
    }
    if ((((ActiveITs & FDCAN_IT_LIST_RX_FIFO0)       != 0U)
 800644e:	68bb      	ldr	r3, [r7, #8]
 8006450:	f003 0307 	and.w	r3, r3, #7
 8006454:	2b00      	cmp	r3, #0
 8006456:	d004      	beq.n	8006462 <HAL_FDCAN_ActivateNotification+0xda>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_RX_FIFO0)      != 0U)) || \
 8006458:	693b      	ldr	r3, [r7, #16]
 800645a:	f003 0301 	and.w	r3, r3, #1
 800645e:	2b00      	cmp	r3, #0
 8006460:	d13b      	bne.n	80064da <HAL_FDCAN_ActivateNotification+0x152>
        (((ActiveITs & FDCAN_IT_LIST_RX_FIFO1)       != 0U)
 8006462:	68bb      	ldr	r3, [r7, #8]
 8006464:	f003 0338 	and.w	r3, r3, #56	@ 0x38
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_RX_FIFO0)      != 0U)) || \
 8006468:	2b00      	cmp	r3, #0
 800646a:	d004      	beq.n	8006476 <HAL_FDCAN_ActivateNotification+0xee>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_RX_FIFO1)       != 0U)) || \
 800646c:	693b      	ldr	r3, [r7, #16]
 800646e:	f003 0302 	and.w	r3, r3, #2
 8006472:	2b00      	cmp	r3, #0
 8006474:	d131      	bne.n	80064da <HAL_FDCAN_ActivateNotification+0x152>
        (((ActiveITs & FDCAN_IT_LIST_SMSG)           != 0U)
 8006476:	68bb      	ldr	r3, [r7, #8]
 8006478:	f403 73e0 	and.w	r3, r3, #448	@ 0x1c0
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_RX_FIFO1)       != 0U)) || \
 800647c:	2b00      	cmp	r3, #0
 800647e:	d004      	beq.n	800648a <HAL_FDCAN_ActivateNotification+0x102>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_SMSG)           != 0U)) || \
 8006480:	693b      	ldr	r3, [r7, #16]
 8006482:	f003 0304 	and.w	r3, r3, #4
 8006486:	2b00      	cmp	r3, #0
 8006488:	d127      	bne.n	80064da <HAL_FDCAN_ActivateNotification+0x152>
        (((ActiveITs & FDCAN_IT_LIST_TX_FIFO_ERROR)  != 0U)
 800648a:	68bb      	ldr	r3, [r7, #8]
 800648c:	f403 53f0 	and.w	r3, r3, #7680	@ 0x1e00
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_SMSG)           != 0U)) || \
 8006490:	2b00      	cmp	r3, #0
 8006492:	d004      	beq.n	800649e <HAL_FDCAN_ActivateNotification+0x116>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_TX_FIFO_ERROR)  != 0U)) || \
 8006494:	693b      	ldr	r3, [r7, #16]
 8006496:	f003 0308 	and.w	r3, r3, #8
 800649a:	2b00      	cmp	r3, #0
 800649c:	d11d      	bne.n	80064da <HAL_FDCAN_ActivateNotification+0x152>
        (((ActiveITs & FDCAN_IT_LIST_MISC)           != 0U)
 800649e:	68bb      	ldr	r3, [r7, #8]
 80064a0:	f403 4360 	and.w	r3, r3, #57344	@ 0xe000
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_TX_FIFO_ERROR)  != 0U)) || \
 80064a4:	2b00      	cmp	r3, #0
 80064a6:	d004      	beq.n	80064b2 <HAL_FDCAN_ActivateNotification+0x12a>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_MISC)           != 0U)) || \
 80064a8:	693b      	ldr	r3, [r7, #16]
 80064aa:	f003 0310 	and.w	r3, r3, #16
 80064ae:	2b00      	cmp	r3, #0
 80064b0:	d113      	bne.n	80064da <HAL_FDCAN_ActivateNotification+0x152>
        (((ActiveITs & FDCAN_IT_LIST_BIT_LINE_ERROR) != 0U)
 80064b2:	68bb      	ldr	r3, [r7, #8]
 80064b4:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_MISC)           != 0U)) || \
 80064b8:	2b00      	cmp	r3, #0
 80064ba:	d004      	beq.n	80064c6 <HAL_FDCAN_ActivateNotification+0x13e>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_BIT_LINE_ERROR) != 0U)) || \
 80064bc:	693b      	ldr	r3, [r7, #16]
 80064be:	f003 0320 	and.w	r3, r3, #32
 80064c2:	2b00      	cmp	r3, #0
 80064c4:	d109      	bne.n	80064da <HAL_FDCAN_ActivateNotification+0x152>
        (((ActiveITs & FDCAN_IT_LIST_PROTOCOL_ERROR) != 0U)
 80064c6:	68bb      	ldr	r3, [r7, #8]
 80064c8:	f403 037c 	and.w	r3, r3, #16515072	@ 0xfc0000
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_BIT_LINE_ERROR) != 0U)) || \
 80064cc:	2b00      	cmp	r3, #0
 80064ce:	d00c      	beq.n	80064ea <HAL_FDCAN_ActivateNotification+0x162>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_PROTOCOL_ERROR) != 0U)))
 80064d0:	693b      	ldr	r3, [r7, #16]
 80064d2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80064d6:	2b00      	cmp	r3, #0
 80064d8:	d007      	beq.n	80064ea <HAL_FDCAN_ActivateNotification+0x162>
    {
      /* Enable Interrupt line 1 */
      SET_BIT(hfdcan->Instance->ILE, FDCAN_INTERRUPT_LINE1);
 80064da:	68fb      	ldr	r3, [r7, #12]
 80064dc:	681b      	ldr	r3, [r3, #0]
 80064de:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 80064e0:	68fb      	ldr	r3, [r7, #12]
 80064e2:	681b      	ldr	r3, [r3, #0]
 80064e4:	f042 0202 	orr.w	r2, r2, #2
 80064e8:	65da      	str	r2, [r3, #92]	@ 0x5c
    }

    if ((ActiveITs & FDCAN_IT_TX_COMPLETE) != 0U)
 80064ea:	68bb      	ldr	r3, [r7, #8]
 80064ec:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80064f0:	2b00      	cmp	r3, #0
 80064f2:	d009      	beq.n	8006508 <HAL_FDCAN_ActivateNotification+0x180>
    {
      /* Enable Tx Buffer Transmission Interrupt to set TC flag in IR register,
         but interrupt will only occur if TC is enabled in IE register */
      SET_BIT(hfdcan->Instance->TXBTIE, BufferIndexes);
 80064f4:	68fb      	ldr	r3, [r7, #12]
 80064f6:	681b      	ldr	r3, [r3, #0]
 80064f8:	f8d3 10dc 	ldr.w	r1, [r3, #220]	@ 0xdc
 80064fc:	68fb      	ldr	r3, [r7, #12]
 80064fe:	681b      	ldr	r3, [r3, #0]
 8006500:	687a      	ldr	r2, [r7, #4]
 8006502:	430a      	orrs	r2, r1
 8006504:	f8c3 20dc 	str.w	r2, [r3, #220]	@ 0xdc
    }

    if ((ActiveITs & FDCAN_IT_TX_ABORT_COMPLETE) != 0U)
 8006508:	68bb      	ldr	r3, [r7, #8]
 800650a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800650e:	2b00      	cmp	r3, #0
 8006510:	d009      	beq.n	8006526 <HAL_FDCAN_ActivateNotification+0x19e>
    {
      /* Enable Tx Buffer Cancellation Finished Interrupt to set TCF flag in IR register,
         but interrupt will only occur if TCF is enabled in IE register */
      SET_BIT(hfdcan->Instance->TXBCIE, BufferIndexes);
 8006512:	68fb      	ldr	r3, [r7, #12]
 8006514:	681b      	ldr	r3, [r3, #0]
 8006516:	f8d3 10e0 	ldr.w	r1, [r3, #224]	@ 0xe0
 800651a:	68fb      	ldr	r3, [r7, #12]
 800651c:	681b      	ldr	r3, [r3, #0]
 800651e:	687a      	ldr	r2, [r7, #4]
 8006520:	430a      	orrs	r2, r1
 8006522:	f8c3 20e0 	str.w	r2, [r3, #224]	@ 0xe0
    }

    /* Enable the selected interrupts */
    __HAL_FDCAN_ENABLE_IT(hfdcan, ActiveITs);
 8006526:	68fb      	ldr	r3, [r7, #12]
 8006528:	681b      	ldr	r3, [r3, #0]
 800652a:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 800652c:	68fb      	ldr	r3, [r7, #12]
 800652e:	681b      	ldr	r3, [r3, #0]
 8006530:	68ba      	ldr	r2, [r7, #8]
 8006532:	430a      	orrs	r2, r1
 8006534:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Return function status */
    return HAL_OK;
 8006536:	2300      	movs	r3, #0
 8006538:	e006      	b.n	8006548 <HAL_FDCAN_ActivateNotification+0x1c0>
  }
  else
  {
    /* Update error code */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_INITIALIZED;
 800653a:	68fb      	ldr	r3, [r7, #12]
 800653c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800653e:	f043 0202 	orr.w	r2, r3, #2
 8006542:	68fb      	ldr	r3, [r7, #12]
 8006544:	661a      	str	r2, [r3, #96]	@ 0x60

    return HAL_ERROR;
 8006546:	2301      	movs	r3, #1
  }
}
 8006548:	4618      	mov	r0, r3
 800654a:	371c      	adds	r7, #28
 800654c:	46bd      	mov	sp, r7
 800654e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006552:	4770      	bx	lr

08006554 <HAL_FDCAN_IRQHandler>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval HAL status
  */
void HAL_FDCAN_IRQHandler(FDCAN_HandleTypeDef *hfdcan)
{
 8006554:	b580      	push	{r7, lr}
 8006556:	b08c      	sub	sp, #48	@ 0x30
 8006558:	af00      	add	r7, sp, #0
 800655a:	6078      	str	r0, [r7, #4]
  uint32_t TransmittedBuffers;
  uint32_t AbortedBuffers;
  uint32_t itsource;
  uint32_t itflag;

  TxEventFifoITs = hfdcan->Instance->IR & FDCAN_TX_EVENT_FIFO_MASK;
 800655c:	687b      	ldr	r3, [r7, #4]
 800655e:	681b      	ldr	r3, [r3, #0]
 8006560:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006562:	f403 53e0 	and.w	r3, r3, #7168	@ 0x1c00
 8006566:	62fb      	str	r3, [r7, #44]	@ 0x2c
  TxEventFifoITs &= hfdcan->Instance->IE;
 8006568:	687b      	ldr	r3, [r7, #4]
 800656a:	681b      	ldr	r3, [r3, #0]
 800656c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800656e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8006570:	4013      	ands	r3, r2
 8006572:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RxFifo0ITs = hfdcan->Instance->IR & FDCAN_RX_FIFO0_MASK;
 8006574:	687b      	ldr	r3, [r7, #4]
 8006576:	681b      	ldr	r3, [r3, #0]
 8006578:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800657a:	f003 0307 	and.w	r3, r3, #7
 800657e:	62bb      	str	r3, [r7, #40]	@ 0x28
  RxFifo0ITs &= hfdcan->Instance->IE;
 8006580:	687b      	ldr	r3, [r7, #4]
 8006582:	681b      	ldr	r3, [r3, #0]
 8006584:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006586:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8006588:	4013      	ands	r3, r2
 800658a:	62bb      	str	r3, [r7, #40]	@ 0x28
  RxFifo1ITs = hfdcan->Instance->IR & FDCAN_RX_FIFO1_MASK;
 800658c:	687b      	ldr	r3, [r7, #4]
 800658e:	681b      	ldr	r3, [r3, #0]
 8006590:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006592:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8006596:	627b      	str	r3, [r7, #36]	@ 0x24
  RxFifo1ITs &= hfdcan->Instance->IE;
 8006598:	687b      	ldr	r3, [r7, #4]
 800659a:	681b      	ldr	r3, [r3, #0]
 800659c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800659e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80065a0:	4013      	ands	r3, r2
 80065a2:	627b      	str	r3, [r7, #36]	@ 0x24
  Errors = hfdcan->Instance->IR & FDCAN_ERROR_MASK;
 80065a4:	687b      	ldr	r3, [r7, #4]
 80065a6:	681b      	ldr	r3, [r3, #0]
 80065a8:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80065aa:	f403 0371 	and.w	r3, r3, #15794176	@ 0xf10000
 80065ae:	623b      	str	r3, [r7, #32]
  Errors &= hfdcan->Instance->IE;
 80065b0:	687b      	ldr	r3, [r7, #4]
 80065b2:	681b      	ldr	r3, [r3, #0]
 80065b4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80065b6:	6a3a      	ldr	r2, [r7, #32]
 80065b8:	4013      	ands	r3, r2
 80065ba:	623b      	str	r3, [r7, #32]
  ErrorStatusITs = hfdcan->Instance->IR & FDCAN_ERROR_STATUS_MASK;
 80065bc:	687b      	ldr	r3, [r7, #4]
 80065be:	681b      	ldr	r3, [r3, #0]
 80065c0:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80065c2:	f403 2360 	and.w	r3, r3, #917504	@ 0xe0000
 80065c6:	61fb      	str	r3, [r7, #28]
  ErrorStatusITs &= hfdcan->Instance->IE;
 80065c8:	687b      	ldr	r3, [r7, #4]
 80065ca:	681b      	ldr	r3, [r3, #0]
 80065cc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80065ce:	69fa      	ldr	r2, [r7, #28]
 80065d0:	4013      	ands	r3, r2
 80065d2:	61fb      	str	r3, [r7, #28]
  itsource = hfdcan->Instance->IE;
 80065d4:	687b      	ldr	r3, [r7, #4]
 80065d6:	681b      	ldr	r3, [r3, #0]
 80065d8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80065da:	61bb      	str	r3, [r7, #24]
  itflag = hfdcan->Instance->IR;
 80065dc:	687b      	ldr	r3, [r7, #4]
 80065de:	681b      	ldr	r3, [r3, #0]
 80065e0:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80065e2:	617b      	str	r3, [r7, #20]

  /* High Priority Message interrupt management *******************************/
  if (FDCAN_CHECK_FLAG(itflag, FDCAN_FLAG_RX_HIGH_PRIORITY_MSG) != RESET)
 80065e4:	697b      	ldr	r3, [r7, #20]
 80065e6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80065ea:	2b00      	cmp	r3, #0
 80065ec:	d00b      	beq.n	8006606 <HAL_FDCAN_IRQHandler+0xb2>
  {
    if (FDCAN_CHECK_IT_SOURCE(itsource, FDCAN_IT_RX_HIGH_PRIORITY_MSG) != RESET)
 80065ee:	69bb      	ldr	r3, [r7, #24]
 80065f0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80065f4:	2b00      	cmp	r3, #0
 80065f6:	d006      	beq.n	8006606 <HAL_FDCAN_IRQHandler+0xb2>
    {
      /* Clear the High Priority Message flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_RX_HIGH_PRIORITY_MSG);
 80065f8:	687b      	ldr	r3, [r7, #4]
 80065fa:	681b      	ldr	r3, [r3, #0]
 80065fc:	2240      	movs	r2, #64	@ 0x40
 80065fe:	651a      	str	r2, [r3, #80]	@ 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->HighPriorityMessageCallback(hfdcan);
#else
      /* High Priority Message Callback */
      HAL_FDCAN_HighPriorityMessageCallback(hfdcan);
 8006600:	6878      	ldr	r0, [r7, #4]
 8006602:	f000 f916 	bl	8006832 <HAL_FDCAN_HighPriorityMessageCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Transmission Abort interrupt management **********************************/
  if (FDCAN_CHECK_FLAG(itflag, FDCAN_FLAG_TX_ABORT_COMPLETE) != RESET)
 8006606:	697b      	ldr	r3, [r7, #20]
 8006608:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800660c:	2b00      	cmp	r3, #0
 800660e:	d019      	beq.n	8006644 <HAL_FDCAN_IRQHandler+0xf0>
  {
    if (FDCAN_CHECK_IT_SOURCE(itsource, FDCAN_IT_TX_ABORT_COMPLETE) != RESET)
 8006610:	69bb      	ldr	r3, [r7, #24]
 8006612:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006616:	2b00      	cmp	r3, #0
 8006618:	d014      	beq.n	8006644 <HAL_FDCAN_IRQHandler+0xf0>
    {
      /* List of aborted monitored buffers */
      AbortedBuffers = hfdcan->Instance->TXBCF;
 800661a:	687b      	ldr	r3, [r7, #4]
 800661c:	681b      	ldr	r3, [r3, #0]
 800661e:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8006622:	613b      	str	r3, [r7, #16]
      AbortedBuffers &= hfdcan->Instance->TXBCIE;
 8006624:	687b      	ldr	r3, [r7, #4]
 8006626:	681b      	ldr	r3, [r3, #0]
 8006628:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800662c:	693a      	ldr	r2, [r7, #16]
 800662e:	4013      	ands	r3, r2
 8006630:	613b      	str	r3, [r7, #16]

      /* Clear the Transmission Cancellation flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_TX_ABORT_COMPLETE);
 8006632:	687b      	ldr	r3, [r7, #4]
 8006634:	681b      	ldr	r3, [r3, #0]
 8006636:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800663a:	651a      	str	r2, [r3, #80]	@ 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->TxBufferAbortCallback(hfdcan, AbortedBuffers);
#else
      /* Transmission Cancellation Callback */
      HAL_FDCAN_TxBufferAbortCallback(hfdcan, AbortedBuffers);
 800663c:	6939      	ldr	r1, [r7, #16]
 800663e:	6878      	ldr	r0, [r7, #4]
 8006640:	f000 f8d8 	bl	80067f4 <HAL_FDCAN_TxBufferAbortCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Tx event FIFO interrupts management **************************************/
  if (TxEventFifoITs != 0U)
 8006644:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006646:	2b00      	cmp	r3, #0
 8006648:	d007      	beq.n	800665a <HAL_FDCAN_IRQHandler+0x106>
  {
    /* Clear the Tx Event FIFO flags */
    __HAL_FDCAN_CLEAR_FLAG(hfdcan, TxEventFifoITs);
 800664a:	687b      	ldr	r3, [r7, #4]
 800664c:	681b      	ldr	r3, [r3, #0]
 800664e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8006650:	651a      	str	r2, [r3, #80]	@ 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hfdcan->TxEventFifoCallback(hfdcan, TxEventFifoITs);
#else
    /* Tx Event FIFO Callback */
    HAL_FDCAN_TxEventFifoCallback(hfdcan, TxEventFifoITs);
 8006652:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8006654:	6878      	ldr	r0, [r7, #4]
 8006656:	f000 f8a2 	bl	800679e <HAL_FDCAN_TxEventFifoCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
  }

  /* Rx FIFO 0 interrupts management ******************************************/
  if (RxFifo0ITs != 0U)
 800665a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800665c:	2b00      	cmp	r3, #0
 800665e:	d007      	beq.n	8006670 <HAL_FDCAN_IRQHandler+0x11c>
  {
    /* Clear the Rx FIFO 0 flags */
    __HAL_FDCAN_CLEAR_FLAG(hfdcan, RxFifo0ITs);
 8006660:	687b      	ldr	r3, [r7, #4]
 8006662:	681b      	ldr	r3, [r3, #0]
 8006664:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8006666:	651a      	str	r2, [r3, #80]	@ 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hfdcan->RxFifo0Callback(hfdcan, RxFifo0ITs);
#else
    /* Rx FIFO 0 Callback */
    HAL_FDCAN_RxFifo0Callback(hfdcan, RxFifo0ITs);
 8006668:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800666a:	6878      	ldr	r0, [r7, #4]
 800666c:	f7fa ff3e 	bl	80014ec <HAL_FDCAN_RxFifo0Callback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
  }

  /* Rx FIFO 1 interrupts management ******************************************/
  if (RxFifo1ITs != 0U)
 8006670:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006672:	2b00      	cmp	r3, #0
 8006674:	d007      	beq.n	8006686 <HAL_FDCAN_IRQHandler+0x132>
  {
    /* Clear the Rx FIFO 1 flags */
    __HAL_FDCAN_CLEAR_FLAG(hfdcan, RxFifo1ITs);
 8006676:	687b      	ldr	r3, [r7, #4]
 8006678:	681b      	ldr	r3, [r3, #0]
 800667a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800667c:	651a      	str	r2, [r3, #80]	@ 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hfdcan->RxFifo1Callback(hfdcan, RxFifo1ITs);
#else
    /* Rx FIFO 1 Callback */
    HAL_FDCAN_RxFifo1Callback(hfdcan, RxFifo1ITs);
 800667e:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8006680:	6878      	ldr	r0, [r7, #4]
 8006682:	f000 f897 	bl	80067b4 <HAL_FDCAN_RxFifo1Callback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
  }

  /* Tx FIFO empty interrupt management ***************************************/
  if (FDCAN_CHECK_FLAG(itflag, FDCAN_FLAG_TX_FIFO_EMPTY) != RESET)
 8006686:	697b      	ldr	r3, [r7, #20]
 8006688:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800668c:	2b00      	cmp	r3, #0
 800668e:	d00c      	beq.n	80066aa <HAL_FDCAN_IRQHandler+0x156>
  {
    if (FDCAN_CHECK_IT_SOURCE(itsource, FDCAN_IT_TX_FIFO_EMPTY) != RESET)
 8006690:	69bb      	ldr	r3, [r7, #24]
 8006692:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8006696:	2b00      	cmp	r3, #0
 8006698:	d007      	beq.n	80066aa <HAL_FDCAN_IRQHandler+0x156>
    {
      /* Clear the Tx FIFO empty flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_TX_FIFO_EMPTY);
 800669a:	687b      	ldr	r3, [r7, #4]
 800669c:	681b      	ldr	r3, [r3, #0]
 800669e:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80066a2:	651a      	str	r2, [r3, #80]	@ 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->TxFifoEmptyCallback(hfdcan);
#else
      /* Tx FIFO empty Callback */
      HAL_FDCAN_TxFifoEmptyCallback(hfdcan);
 80066a4:	6878      	ldr	r0, [r7, #4]
 80066a6:	f000 f890 	bl	80067ca <HAL_FDCAN_TxFifoEmptyCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Transmission Complete interrupt management *******************************/
  if (FDCAN_CHECK_FLAG(itflag, FDCAN_FLAG_TX_COMPLETE) != RESET)
 80066aa:	697b      	ldr	r3, [r7, #20]
 80066ac:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80066b0:	2b00      	cmp	r3, #0
 80066b2:	d018      	beq.n	80066e6 <HAL_FDCAN_IRQHandler+0x192>
  {
    if (FDCAN_CHECK_IT_SOURCE(itsource, FDCAN_IT_TX_COMPLETE) != RESET)
 80066b4:	69bb      	ldr	r3, [r7, #24]
 80066b6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80066ba:	2b00      	cmp	r3, #0
 80066bc:	d013      	beq.n	80066e6 <HAL_FDCAN_IRQHandler+0x192>
    {
      /* List of transmitted monitored buffers */
      TransmittedBuffers = hfdcan->Instance->TXBTO;
 80066be:	687b      	ldr	r3, [r7, #4]
 80066c0:	681b      	ldr	r3, [r3, #0]
 80066c2:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 80066c6:	60fb      	str	r3, [r7, #12]
      TransmittedBuffers &= hfdcan->Instance->TXBTIE;
 80066c8:	687b      	ldr	r3, [r7, #4]
 80066ca:	681b      	ldr	r3, [r3, #0]
 80066cc:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 80066d0:	68fa      	ldr	r2, [r7, #12]
 80066d2:	4013      	ands	r3, r2
 80066d4:	60fb      	str	r3, [r7, #12]

      /* Clear the Transmission Complete flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_TX_COMPLETE);
 80066d6:	687b      	ldr	r3, [r7, #4]
 80066d8:	681b      	ldr	r3, [r3, #0]
 80066da:	2280      	movs	r2, #128	@ 0x80
 80066dc:	651a      	str	r2, [r3, #80]	@ 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->TxBufferCompleteCallback(hfdcan, TransmittedBuffers);
#else
      /* Transmission Complete Callback */
      HAL_FDCAN_TxBufferCompleteCallback(hfdcan, TransmittedBuffers);
 80066de:	68f9      	ldr	r1, [r7, #12]
 80066e0:	6878      	ldr	r0, [r7, #4]
 80066e2:	f000 f87c 	bl	80067de <HAL_FDCAN_TxBufferCompleteCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Timestamp Wraparound interrupt management ********************************/
  if (FDCAN_CHECK_FLAG(itflag, FDCAN_FLAG_TIMESTAMP_WRAPAROUND) != RESET)
 80066e6:	697b      	ldr	r3, [r7, #20]
 80066e8:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80066ec:	2b00      	cmp	r3, #0
 80066ee:	d00c      	beq.n	800670a <HAL_FDCAN_IRQHandler+0x1b6>
  {
    if (FDCAN_CHECK_IT_SOURCE(itsource, FDCAN_IT_TIMESTAMP_WRAPAROUND) != RESET)
 80066f0:	69bb      	ldr	r3, [r7, #24]
 80066f2:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80066f6:	2b00      	cmp	r3, #0
 80066f8:	d007      	beq.n	800670a <HAL_FDCAN_IRQHandler+0x1b6>
    {
      /* Clear the Timestamp Wraparound flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_TIMESTAMP_WRAPAROUND);
 80066fa:	687b      	ldr	r3, [r7, #4]
 80066fc:	681b      	ldr	r3, [r3, #0]
 80066fe:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8006702:	651a      	str	r2, [r3, #80]	@ 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->TimestampWraparoundCallback(hfdcan);
#else
      /* Timestamp Wraparound Callback */
      HAL_FDCAN_TimestampWraparoundCallback(hfdcan);
 8006704:	6878      	ldr	r0, [r7, #4]
 8006706:	f000 f880 	bl	800680a <HAL_FDCAN_TimestampWraparoundCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Timeout Occurred interrupt management ************************************/
  if (FDCAN_CHECK_FLAG(itflag, FDCAN_FLAG_TIMEOUT_OCCURRED) != RESET)
 800670a:	697b      	ldr	r3, [r7, #20]
 800670c:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8006710:	2b00      	cmp	r3, #0
 8006712:	d00c      	beq.n	800672e <HAL_FDCAN_IRQHandler+0x1da>
  {
    if (FDCAN_CHECK_IT_SOURCE(itsource, FDCAN_IT_TIMEOUT_OCCURRED) != RESET)
 8006714:	69bb      	ldr	r3, [r7, #24]
 8006716:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800671a:	2b00      	cmp	r3, #0
 800671c:	d007      	beq.n	800672e <HAL_FDCAN_IRQHandler+0x1da>
    {
      /* Clear the Timeout Occurred flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_TIMEOUT_OCCURRED);
 800671e:	687b      	ldr	r3, [r7, #4]
 8006720:	681b      	ldr	r3, [r3, #0]
 8006722:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
 8006726:	651a      	str	r2, [r3, #80]	@ 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->TimeoutOccurredCallback(hfdcan);
#else
      /* Timeout Occurred Callback */
      HAL_FDCAN_TimeoutOccurredCallback(hfdcan);
 8006728:	6878      	ldr	r0, [r7, #4]
 800672a:	f000 f878 	bl	800681e <HAL_FDCAN_TimeoutOccurredCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Message RAM access failure interrupt management **************************/
  if (FDCAN_CHECK_FLAG(itflag, FDCAN_FLAG_RAM_ACCESS_FAILURE) != RESET)
 800672e:	697b      	ldr	r3, [r7, #20]
 8006730:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8006734:	2b00      	cmp	r3, #0
 8006736:	d00f      	beq.n	8006758 <HAL_FDCAN_IRQHandler+0x204>
  {
    if (FDCAN_CHECK_IT_SOURCE(itsource, FDCAN_IT_RAM_ACCESS_FAILURE) != RESET)
 8006738:	69bb      	ldr	r3, [r7, #24]
 800673a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800673e:	2b00      	cmp	r3, #0
 8006740:	d00a      	beq.n	8006758 <HAL_FDCAN_IRQHandler+0x204>
    {
      /* Clear the Message RAM access failure flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_RAM_ACCESS_FAILURE);
 8006742:	687b      	ldr	r3, [r7, #4]
 8006744:	681b      	ldr	r3, [r3, #0]
 8006746:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 800674a:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Update error code */
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_RAM_ACCESS;
 800674c:	687b      	ldr	r3, [r7, #4]
 800674e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006750:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 8006754:	687b      	ldr	r3, [r7, #4]
 8006756:	661a      	str	r2, [r3, #96]	@ 0x60
    }
  }

  /* Error Status interrupts management ***************************************/
  if (ErrorStatusITs != 0U)
 8006758:	69fb      	ldr	r3, [r7, #28]
 800675a:	2b00      	cmp	r3, #0
 800675c:	d007      	beq.n	800676e <HAL_FDCAN_IRQHandler+0x21a>
  {
    /* Clear the Error flags */
    __HAL_FDCAN_CLEAR_FLAG(hfdcan, ErrorStatusITs);
 800675e:	687b      	ldr	r3, [r7, #4]
 8006760:	681b      	ldr	r3, [r3, #0]
 8006762:	69fa      	ldr	r2, [r7, #28]
 8006764:	651a      	str	r2, [r3, #80]	@ 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hfdcan->ErrorStatusCallback(hfdcan, ErrorStatusITs);
#else
    /* Error Status Callback */
    HAL_FDCAN_ErrorStatusCallback(hfdcan, ErrorStatusITs);
 8006766:	69f9      	ldr	r1, [r7, #28]
 8006768:	6878      	ldr	r0, [r7, #4]
 800676a:	f000 f876 	bl	800685a <HAL_FDCAN_ErrorStatusCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
  }

  /* Error interrupts management **********************************************/
  if (Errors != 0U)
 800676e:	6a3b      	ldr	r3, [r7, #32]
 8006770:	2b00      	cmp	r3, #0
 8006772:	d009      	beq.n	8006788 <HAL_FDCAN_IRQHandler+0x234>
  {
    /* Clear the Error flags */
    __HAL_FDCAN_CLEAR_FLAG(hfdcan, Errors);
 8006774:	687b      	ldr	r3, [r7, #4]
 8006776:	681b      	ldr	r3, [r3, #0]
 8006778:	6a3a      	ldr	r2, [r7, #32]
 800677a:	651a      	str	r2, [r3, #80]	@ 0x50

    /* Update error code */
    hfdcan->ErrorCode |= Errors;
 800677c:	687b      	ldr	r3, [r7, #4]
 800677e:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8006780:	6a3b      	ldr	r3, [r7, #32]
 8006782:	431a      	orrs	r2, r3
 8006784:	687b      	ldr	r3, [r7, #4]
 8006786:	661a      	str	r2, [r3, #96]	@ 0x60
  }

  if (hfdcan->ErrorCode != HAL_FDCAN_ERROR_NONE)
 8006788:	687b      	ldr	r3, [r7, #4]
 800678a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800678c:	2b00      	cmp	r3, #0
 800678e:	d002      	beq.n	8006796 <HAL_FDCAN_IRQHandler+0x242>
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hfdcan->ErrorCallback(hfdcan);
#else
    /* Error Callback */
    HAL_FDCAN_ErrorCallback(hfdcan);
 8006790:	6878      	ldr	r0, [r7, #4]
 8006792:	f000 f858 	bl	8006846 <HAL_FDCAN_ErrorCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
  }
}
 8006796:	bf00      	nop
 8006798:	3730      	adds	r7, #48	@ 0x30
 800679a:	46bd      	mov	sp, r7
 800679c:	bd80      	pop	{r7, pc}

0800679e <HAL_FDCAN_TxEventFifoCallback>:
  * @param  TxEventFifoITs indicates which Tx Event FIFO interrupts are signaled.
  *         This parameter can be any combination of @arg FDCAN_Tx_Event_Fifo_Interrupts.
  * @retval None
  */
__weak void HAL_FDCAN_TxEventFifoCallback(FDCAN_HandleTypeDef *hfdcan, uint32_t TxEventFifoITs)
{
 800679e:	b480      	push	{r7}
 80067a0:	b083      	sub	sp, #12
 80067a2:	af00      	add	r7, sp, #0
 80067a4:	6078      	str	r0, [r7, #4]
 80067a6:	6039      	str	r1, [r7, #0]
  UNUSED(TxEventFifoITs);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TxEventFifoCallback could be implemented in the user file
   */
}
 80067a8:	bf00      	nop
 80067aa:	370c      	adds	r7, #12
 80067ac:	46bd      	mov	sp, r7
 80067ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80067b2:	4770      	bx	lr

080067b4 <HAL_FDCAN_RxFifo1Callback>:
  * @param  RxFifo1ITs indicates which Rx FIFO 1 interrupts are signaled.
  *         This parameter can be any combination of @arg FDCAN_Rx_Fifo1_Interrupts.
  * @retval None
  */
__weak void HAL_FDCAN_RxFifo1Callback(FDCAN_HandleTypeDef *hfdcan, uint32_t RxFifo1ITs)
{
 80067b4:	b480      	push	{r7}
 80067b6:	b083      	sub	sp, #12
 80067b8:	af00      	add	r7, sp, #0
 80067ba:	6078      	str	r0, [r7, #4]
 80067bc:	6039      	str	r1, [r7, #0]
  UNUSED(RxFifo1ITs);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_RxFifo1Callback could be implemented in the user file
   */
}
 80067be:	bf00      	nop
 80067c0:	370c      	adds	r7, #12
 80067c2:	46bd      	mov	sp, r7
 80067c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80067c8:	4770      	bx	lr

080067ca <HAL_FDCAN_TxFifoEmptyCallback>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval None
  */
__weak void HAL_FDCAN_TxFifoEmptyCallback(FDCAN_HandleTypeDef *hfdcan)
{
 80067ca:	b480      	push	{r7}
 80067cc:	b083      	sub	sp, #12
 80067ce:	af00      	add	r7, sp, #0
 80067d0:	6078      	str	r0, [r7, #4]
  UNUSED(hfdcan);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TxFifoEmptyCallback could be implemented in the user file
   */
}
 80067d2:	bf00      	nop
 80067d4:	370c      	adds	r7, #12
 80067d6:	46bd      	mov	sp, r7
 80067d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80067dc:	4770      	bx	lr

080067de <HAL_FDCAN_TxBufferCompleteCallback>:
  * @param  BufferIndexes Indexes of the transmitted buffers.
  *         This parameter can be any combination of @arg FDCAN_Tx_location.
  * @retval None
  */
__weak void HAL_FDCAN_TxBufferCompleteCallback(FDCAN_HandleTypeDef *hfdcan, uint32_t BufferIndexes)
{
 80067de:	b480      	push	{r7}
 80067e0:	b083      	sub	sp, #12
 80067e2:	af00      	add	r7, sp, #0
 80067e4:	6078      	str	r0, [r7, #4]
 80067e6:	6039      	str	r1, [r7, #0]
  UNUSED(BufferIndexes);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TxBufferCompleteCallback could be implemented in the user file
   */
}
 80067e8:	bf00      	nop
 80067ea:	370c      	adds	r7, #12
 80067ec:	46bd      	mov	sp, r7
 80067ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80067f2:	4770      	bx	lr

080067f4 <HAL_FDCAN_TxBufferAbortCallback>:
  * @param  BufferIndexes Indexes of the aborted buffers.
  *         This parameter can be any combination of @arg FDCAN_Tx_location.
  * @retval None
  */
__weak void HAL_FDCAN_TxBufferAbortCallback(FDCAN_HandleTypeDef *hfdcan, uint32_t BufferIndexes)
{
 80067f4:	b480      	push	{r7}
 80067f6:	b083      	sub	sp, #12
 80067f8:	af00      	add	r7, sp, #0
 80067fa:	6078      	str	r0, [r7, #4]
 80067fc:	6039      	str	r1, [r7, #0]
  UNUSED(BufferIndexes);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TxBufferAbortCallback could be implemented in the user file
   */
}
 80067fe:	bf00      	nop
 8006800:	370c      	adds	r7, #12
 8006802:	46bd      	mov	sp, r7
 8006804:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006808:	4770      	bx	lr

0800680a <HAL_FDCAN_TimestampWraparoundCallback>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval None
  */
__weak void HAL_FDCAN_TimestampWraparoundCallback(FDCAN_HandleTypeDef *hfdcan)
{
 800680a:	b480      	push	{r7}
 800680c:	b083      	sub	sp, #12
 800680e:	af00      	add	r7, sp, #0
 8006810:	6078      	str	r0, [r7, #4]
  UNUSED(hfdcan);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TimestampWraparoundCallback could be implemented in the user file
   */
}
 8006812:	bf00      	nop
 8006814:	370c      	adds	r7, #12
 8006816:	46bd      	mov	sp, r7
 8006818:	f85d 7b04 	ldr.w	r7, [sp], #4
 800681c:	4770      	bx	lr

0800681e <HAL_FDCAN_TimeoutOccurredCallback>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval None
  */
__weak void HAL_FDCAN_TimeoutOccurredCallback(FDCAN_HandleTypeDef *hfdcan)
{
 800681e:	b480      	push	{r7}
 8006820:	b083      	sub	sp, #12
 8006822:	af00      	add	r7, sp, #0
 8006824:	6078      	str	r0, [r7, #4]
  UNUSED(hfdcan);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TimeoutOccurredCallback could be implemented in the user file
   */
}
 8006826:	bf00      	nop
 8006828:	370c      	adds	r7, #12
 800682a:	46bd      	mov	sp, r7
 800682c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006830:	4770      	bx	lr

08006832 <HAL_FDCAN_HighPriorityMessageCallback>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval None
  */
__weak void HAL_FDCAN_HighPriorityMessageCallback(FDCAN_HandleTypeDef *hfdcan)
{
 8006832:	b480      	push	{r7}
 8006834:	b083      	sub	sp, #12
 8006836:	af00      	add	r7, sp, #0
 8006838:	6078      	str	r0, [r7, #4]
  UNUSED(hfdcan);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_HighPriorityMessageCallback could be implemented in the user file
   */
}
 800683a:	bf00      	nop
 800683c:	370c      	adds	r7, #12
 800683e:	46bd      	mov	sp, r7
 8006840:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006844:	4770      	bx	lr

08006846 <HAL_FDCAN_ErrorCallback>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval None
  */
__weak void HAL_FDCAN_ErrorCallback(FDCAN_HandleTypeDef *hfdcan)
{
 8006846:	b480      	push	{r7}
 8006848:	b083      	sub	sp, #12
 800684a:	af00      	add	r7, sp, #0
 800684c:	6078      	str	r0, [r7, #4]
  UNUSED(hfdcan);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_ErrorCallback could be implemented in the user file
   */
}
 800684e:	bf00      	nop
 8006850:	370c      	adds	r7, #12
 8006852:	46bd      	mov	sp, r7
 8006854:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006858:	4770      	bx	lr

0800685a <HAL_FDCAN_ErrorStatusCallback>:
  * @param  ErrorStatusITs indicates which Error Status interrupts are signaled.
  *         This parameter can be any combination of @arg FDCAN_Error_Status_Interrupts.
  * @retval None
  */
__weak void HAL_FDCAN_ErrorStatusCallback(FDCAN_HandleTypeDef *hfdcan, uint32_t ErrorStatusITs)
{
 800685a:	b480      	push	{r7}
 800685c:	b083      	sub	sp, #12
 800685e:	af00      	add	r7, sp, #0
 8006860:	6078      	str	r0, [r7, #4]
 8006862:	6039      	str	r1, [r7, #0]
  UNUSED(ErrorStatusITs);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_ErrorStatusCallback could be implemented in the user file
   */
}
 8006864:	bf00      	nop
 8006866:	370c      	adds	r7, #12
 8006868:	46bd      	mov	sp, r7
 800686a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800686e:	4770      	bx	lr

08006870 <FDCAN_CalcultateRamBlockAddresses>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval none
 */
static void FDCAN_CalcultateRamBlockAddresses(FDCAN_HandleTypeDef *hfdcan)
{
 8006870:	b480      	push	{r7}
 8006872:	b085      	sub	sp, #20
 8006874:	af00      	add	r7, sp, #0
 8006876:	6078      	str	r0, [r7, #4]
  uint32_t RAMcounter;
  uint32_t SramCanInstanceBase = SRAMCAN_BASE;
 8006878:	4b30      	ldr	r3, [pc, #192]	@ (800693c <FDCAN_CalcultateRamBlockAddresses+0xcc>)
 800687a:	60bb      	str	r3, [r7, #8]
#if defined(FDCAN2)

  if (hfdcan->Instance == FDCAN2)
 800687c:	687b      	ldr	r3, [r7, #4]
 800687e:	681b      	ldr	r3, [r3, #0]
 8006880:	4a2f      	ldr	r2, [pc, #188]	@ (8006940 <FDCAN_CalcultateRamBlockAddresses+0xd0>)
 8006882:	4293      	cmp	r3, r2
 8006884:	d103      	bne.n	800688e <FDCAN_CalcultateRamBlockAddresses+0x1e>
  {
    SramCanInstanceBase += SRAMCAN_SIZE;
 8006886:	68bb      	ldr	r3, [r7, #8]
 8006888:	f503 7354 	add.w	r3, r3, #848	@ 0x350
 800688c:	60bb      	str	r3, [r7, #8]
  }
#endif /* FDCAN2 */
#if defined(FDCAN3)
  if (hfdcan->Instance == FDCAN3)
 800688e:	687b      	ldr	r3, [r7, #4]
 8006890:	681b      	ldr	r3, [r3, #0]
 8006892:	4a2c      	ldr	r2, [pc, #176]	@ (8006944 <FDCAN_CalcultateRamBlockAddresses+0xd4>)
 8006894:	4293      	cmp	r3, r2
 8006896:	d103      	bne.n	80068a0 <FDCAN_CalcultateRamBlockAddresses+0x30>
  {
    SramCanInstanceBase += SRAMCAN_SIZE * 2U;
 8006898:	68bb      	ldr	r3, [r7, #8]
 800689a:	f503 63d4 	add.w	r3, r3, #1696	@ 0x6a0
 800689e:	60bb      	str	r3, [r7, #8]
  }
#endif /* FDCAN3 */

  /* Standard filter list start address */
  hfdcan->msgRam.StandardFilterSA = SramCanInstanceBase + SRAMCAN_FLSSA;
 80068a0:	687b      	ldr	r3, [r7, #4]
 80068a2:	68ba      	ldr	r2, [r7, #8]
 80068a4:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Standard filter elements number */
  MODIFY_REG(hfdcan->Instance->RXGFC, FDCAN_RXGFC_LSS, (hfdcan->Init.StdFiltersNbr << FDCAN_RXGFC_LSS_Pos));
 80068a6:	687b      	ldr	r3, [r7, #4]
 80068a8:	681b      	ldr	r3, [r3, #0]
 80068aa:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80068ae:	f423 11f8 	bic.w	r1, r3, #2031616	@ 0x1f0000
 80068b2:	687b      	ldr	r3, [r7, #4]
 80068b4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80068b6:	041a      	lsls	r2, r3, #16
 80068b8:	687b      	ldr	r3, [r7, #4]
 80068ba:	681b      	ldr	r3, [r3, #0]
 80068bc:	430a      	orrs	r2, r1
 80068be:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

  /* Extended filter list start address */
  hfdcan->msgRam.ExtendedFilterSA = SramCanInstanceBase + SRAMCAN_FLESA;
 80068c2:	68bb      	ldr	r3, [r7, #8]
 80068c4:	f103 0270 	add.w	r2, r3, #112	@ 0x70
 80068c8:	687b      	ldr	r3, [r7, #4]
 80068ca:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Extended filter elements number */
  MODIFY_REG(hfdcan->Instance->RXGFC, FDCAN_RXGFC_LSE, (hfdcan->Init.ExtFiltersNbr << FDCAN_RXGFC_LSE_Pos));
 80068cc:	687b      	ldr	r3, [r7, #4]
 80068ce:	681b      	ldr	r3, [r3, #0]
 80068d0:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80068d4:	f023 6170 	bic.w	r1, r3, #251658240	@ 0xf000000
 80068d8:	687b      	ldr	r3, [r7, #4]
 80068da:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80068dc:	061a      	lsls	r2, r3, #24
 80068de:	687b      	ldr	r3, [r7, #4]
 80068e0:	681b      	ldr	r3, [r3, #0]
 80068e2:	430a      	orrs	r2, r1
 80068e4:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

  /* Rx FIFO 0 start address */
  hfdcan->msgRam.RxFIFO0SA = SramCanInstanceBase + SRAMCAN_RF0SA;
 80068e8:	68bb      	ldr	r3, [r7, #8]
 80068ea:	f103 02b0 	add.w	r2, r3, #176	@ 0xb0
 80068ee:	687b      	ldr	r3, [r7, #4]
 80068f0:	649a      	str	r2, [r3, #72]	@ 0x48

  /* Rx FIFO 1 start address */
  hfdcan->msgRam.RxFIFO1SA = SramCanInstanceBase + SRAMCAN_RF1SA;
 80068f2:	68bb      	ldr	r3, [r7, #8]
 80068f4:	f503 72c4 	add.w	r2, r3, #392	@ 0x188
 80068f8:	687b      	ldr	r3, [r7, #4]
 80068fa:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Tx event FIFO start address */
  hfdcan->msgRam.TxEventFIFOSA = SramCanInstanceBase + SRAMCAN_TEFSA;
 80068fc:	68bb      	ldr	r3, [r7, #8]
 80068fe:	f503 7218 	add.w	r2, r3, #608	@ 0x260
 8006902:	687b      	ldr	r3, [r7, #4]
 8006904:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Tx FIFO/queue start address */
  hfdcan->msgRam.TxFIFOQSA = SramCanInstanceBase + SRAMCAN_TFQSA;
 8006906:	68bb      	ldr	r3, [r7, #8]
 8006908:	f503 721e 	add.w	r2, r3, #632	@ 0x278
 800690c:	687b      	ldr	r3, [r7, #4]
 800690e:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Flush the allocated Message RAM area */
  for (RAMcounter = SramCanInstanceBase; RAMcounter < (SramCanInstanceBase + SRAMCAN_SIZE); RAMcounter += 4U)
 8006910:	68bb      	ldr	r3, [r7, #8]
 8006912:	60fb      	str	r3, [r7, #12]
 8006914:	e005      	b.n	8006922 <FDCAN_CalcultateRamBlockAddresses+0xb2>
  {
    *(uint32_t *)(RAMcounter) = 0x00000000U;
 8006916:	68fb      	ldr	r3, [r7, #12]
 8006918:	2200      	movs	r2, #0
 800691a:	601a      	str	r2, [r3, #0]
  for (RAMcounter = SramCanInstanceBase; RAMcounter < (SramCanInstanceBase + SRAMCAN_SIZE); RAMcounter += 4U)
 800691c:	68fb      	ldr	r3, [r7, #12]
 800691e:	3304      	adds	r3, #4
 8006920:	60fb      	str	r3, [r7, #12]
 8006922:	68bb      	ldr	r3, [r7, #8]
 8006924:	f503 7354 	add.w	r3, r3, #848	@ 0x350
 8006928:	68fa      	ldr	r2, [r7, #12]
 800692a:	429a      	cmp	r2, r3
 800692c:	d3f3      	bcc.n	8006916 <FDCAN_CalcultateRamBlockAddresses+0xa6>
  }
}
 800692e:	bf00      	nop
 8006930:	bf00      	nop
 8006932:	3714      	adds	r7, #20
 8006934:	46bd      	mov	sp, r7
 8006936:	f85d 7b04 	ldr.w	r7, [sp], #4
 800693a:	4770      	bx	lr
 800693c:	4000a400 	.word	0x4000a400
 8006940:	40006800 	.word	0x40006800
 8006944:	40006c00 	.word	0x40006c00

08006948 <FDCAN_CopyMessageToRAM>:
  * @param  BufferIndex index of the buffer to be configured.
  * @retval none
 */
static void FDCAN_CopyMessageToRAM(const FDCAN_HandleTypeDef *hfdcan, const FDCAN_TxHeaderTypeDef *pTxHeader,
                                   const uint8_t *pTxData, uint32_t BufferIndex)
{
 8006948:	b480      	push	{r7}
 800694a:	b089      	sub	sp, #36	@ 0x24
 800694c:	af00      	add	r7, sp, #0
 800694e:	60f8      	str	r0, [r7, #12]
 8006950:	60b9      	str	r1, [r7, #8]
 8006952:	607a      	str	r2, [r7, #4]
 8006954:	603b      	str	r3, [r7, #0]
  uint32_t TxElementW2;
  uint32_t *TxAddress;
  uint32_t ByteCounter;

  /* Build first word of Tx header element */
  if (pTxHeader->IdType == FDCAN_STANDARD_ID)
 8006956:	68bb      	ldr	r3, [r7, #8]
 8006958:	685b      	ldr	r3, [r3, #4]
 800695a:	2b00      	cmp	r3, #0
 800695c:	d10a      	bne.n	8006974 <FDCAN_CopyMessageToRAM+0x2c>
  {
    TxElementW1 = (pTxHeader->ErrorStateIndicator |
 800695e:	68bb      	ldr	r3, [r7, #8]
 8006960:	691a      	ldr	r2, [r3, #16]
                   FDCAN_STANDARD_ID |
                   pTxHeader->TxFrameType |
 8006962:	68bb      	ldr	r3, [r7, #8]
 8006964:	689b      	ldr	r3, [r3, #8]
                   FDCAN_STANDARD_ID |
 8006966:	431a      	orrs	r2, r3
                   (pTxHeader->Identifier << 18U));
 8006968:	68bb      	ldr	r3, [r7, #8]
 800696a:	681b      	ldr	r3, [r3, #0]
 800696c:	049b      	lsls	r3, r3, #18
    TxElementW1 = (pTxHeader->ErrorStateIndicator |
 800696e:	4313      	orrs	r3, r2
 8006970:	61fb      	str	r3, [r7, #28]
 8006972:	e00a      	b.n	800698a <FDCAN_CopyMessageToRAM+0x42>
  }
  else /* pTxHeader->IdType == FDCAN_EXTENDED_ID */
  {
    TxElementW1 = (pTxHeader->ErrorStateIndicator |
 8006974:	68bb      	ldr	r3, [r7, #8]
 8006976:	691a      	ldr	r2, [r3, #16]
                   FDCAN_EXTENDED_ID |
                   pTxHeader->TxFrameType |
 8006978:	68bb      	ldr	r3, [r7, #8]
 800697a:	689b      	ldr	r3, [r3, #8]
                   FDCAN_EXTENDED_ID |
 800697c:	431a      	orrs	r2, r3
                   pTxHeader->Identifier);
 800697e:	68bb      	ldr	r3, [r7, #8]
 8006980:	681b      	ldr	r3, [r3, #0]
                   pTxHeader->TxFrameType |
 8006982:	4313      	orrs	r3, r2
    TxElementW1 = (pTxHeader->ErrorStateIndicator |
 8006984:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8006988:	61fb      	str	r3, [r7, #28]
  }

  /* Build second word of Tx header element */
  TxElementW2 = ((pTxHeader->MessageMarker << 24U) |
 800698a:	68bb      	ldr	r3, [r7, #8]
 800698c:	6a1b      	ldr	r3, [r3, #32]
 800698e:	061a      	lsls	r2, r3, #24
                 pTxHeader->TxEventFifoControl |
 8006990:	68bb      	ldr	r3, [r7, #8]
 8006992:	69db      	ldr	r3, [r3, #28]
  TxElementW2 = ((pTxHeader->MessageMarker << 24U) |
 8006994:	431a      	orrs	r2, r3
                 pTxHeader->FDFormat |
 8006996:	68bb      	ldr	r3, [r7, #8]
 8006998:	699b      	ldr	r3, [r3, #24]
                 pTxHeader->TxEventFifoControl |
 800699a:	431a      	orrs	r2, r3
                 pTxHeader->BitRateSwitch |
 800699c:	68bb      	ldr	r3, [r7, #8]
 800699e:	695b      	ldr	r3, [r3, #20]
                 pTxHeader->FDFormat |
 80069a0:	431a      	orrs	r2, r3
                 (pTxHeader->DataLength << 16U));
 80069a2:	68bb      	ldr	r3, [r7, #8]
 80069a4:	68db      	ldr	r3, [r3, #12]
 80069a6:	041b      	lsls	r3, r3, #16
  TxElementW2 = ((pTxHeader->MessageMarker << 24U) |
 80069a8:	4313      	orrs	r3, r2
 80069aa:	613b      	str	r3, [r7, #16]

  /* Calculate Tx element address */
  TxAddress = (uint32_t *)(hfdcan->msgRam.TxFIFOQSA + (BufferIndex * SRAMCAN_TFQ_SIZE));
 80069ac:	68fb      	ldr	r3, [r7, #12]
 80069ae:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 80069b0:	683a      	ldr	r2, [r7, #0]
 80069b2:	4613      	mov	r3, r2
 80069b4:	00db      	lsls	r3, r3, #3
 80069b6:	4413      	add	r3, r2
 80069b8:	00db      	lsls	r3, r3, #3
 80069ba:	440b      	add	r3, r1
 80069bc:	61bb      	str	r3, [r7, #24]

  /* Write Tx element header to the message RAM */
  *TxAddress = TxElementW1;
 80069be:	69bb      	ldr	r3, [r7, #24]
 80069c0:	69fa      	ldr	r2, [r7, #28]
 80069c2:	601a      	str	r2, [r3, #0]
  TxAddress++;
 80069c4:	69bb      	ldr	r3, [r7, #24]
 80069c6:	3304      	adds	r3, #4
 80069c8:	61bb      	str	r3, [r7, #24]
  *TxAddress = TxElementW2;
 80069ca:	69bb      	ldr	r3, [r7, #24]
 80069cc:	693a      	ldr	r2, [r7, #16]
 80069ce:	601a      	str	r2, [r3, #0]
  TxAddress++;
 80069d0:	69bb      	ldr	r3, [r7, #24]
 80069d2:	3304      	adds	r3, #4
 80069d4:	61bb      	str	r3, [r7, #24]

  /* Write Tx payload to the message RAM */
  for (ByteCounter = 0; ByteCounter < DLCtoBytes[pTxHeader->DataLength]; ByteCounter += 4U)
 80069d6:	2300      	movs	r3, #0
 80069d8:	617b      	str	r3, [r7, #20]
 80069da:	e020      	b.n	8006a1e <FDCAN_CopyMessageToRAM+0xd6>
  {
    *TxAddress = (((uint32_t)pTxData[ByteCounter + 3U] << 24U) |
 80069dc:	697b      	ldr	r3, [r7, #20]
 80069de:	3303      	adds	r3, #3
 80069e0:	687a      	ldr	r2, [r7, #4]
 80069e2:	4413      	add	r3, r2
 80069e4:	781b      	ldrb	r3, [r3, #0]
 80069e6:	061a      	lsls	r2, r3, #24
                  ((uint32_t)pTxData[ByteCounter + 2U] << 16U) |
 80069e8:	697b      	ldr	r3, [r7, #20]
 80069ea:	3302      	adds	r3, #2
 80069ec:	6879      	ldr	r1, [r7, #4]
 80069ee:	440b      	add	r3, r1
 80069f0:	781b      	ldrb	r3, [r3, #0]
 80069f2:	041b      	lsls	r3, r3, #16
    *TxAddress = (((uint32_t)pTxData[ByteCounter + 3U] << 24U) |
 80069f4:	431a      	orrs	r2, r3
                  ((uint32_t)pTxData[ByteCounter + 1U] << 8U)  |
 80069f6:	697b      	ldr	r3, [r7, #20]
 80069f8:	3301      	adds	r3, #1
 80069fa:	6879      	ldr	r1, [r7, #4]
 80069fc:	440b      	add	r3, r1
 80069fe:	781b      	ldrb	r3, [r3, #0]
 8006a00:	021b      	lsls	r3, r3, #8
                  ((uint32_t)pTxData[ByteCounter + 2U] << 16U) |
 8006a02:	4313      	orrs	r3, r2
                  (uint32_t)pTxData[ByteCounter]);
 8006a04:	6879      	ldr	r1, [r7, #4]
 8006a06:	697a      	ldr	r2, [r7, #20]
 8006a08:	440a      	add	r2, r1
 8006a0a:	7812      	ldrb	r2, [r2, #0]
                  ((uint32_t)pTxData[ByteCounter + 1U] << 8U)  |
 8006a0c:	431a      	orrs	r2, r3
    *TxAddress = (((uint32_t)pTxData[ByteCounter + 3U] << 24U) |
 8006a0e:	69bb      	ldr	r3, [r7, #24]
 8006a10:	601a      	str	r2, [r3, #0]
    TxAddress++;
 8006a12:	69bb      	ldr	r3, [r7, #24]
 8006a14:	3304      	adds	r3, #4
 8006a16:	61bb      	str	r3, [r7, #24]
  for (ByteCounter = 0; ByteCounter < DLCtoBytes[pTxHeader->DataLength]; ByteCounter += 4U)
 8006a18:	697b      	ldr	r3, [r7, #20]
 8006a1a:	3304      	adds	r3, #4
 8006a1c:	617b      	str	r3, [r7, #20]
 8006a1e:	68bb      	ldr	r3, [r7, #8]
 8006a20:	68db      	ldr	r3, [r3, #12]
 8006a22:	4a06      	ldr	r2, [pc, #24]	@ (8006a3c <FDCAN_CopyMessageToRAM+0xf4>)
 8006a24:	5cd3      	ldrb	r3, [r2, r3]
 8006a26:	461a      	mov	r2, r3
 8006a28:	697b      	ldr	r3, [r7, #20]
 8006a2a:	4293      	cmp	r3, r2
 8006a2c:	d3d6      	bcc.n	80069dc <FDCAN_CopyMessageToRAM+0x94>
  }
}
 8006a2e:	bf00      	nop
 8006a30:	bf00      	nop
 8006a32:	3724      	adds	r7, #36	@ 0x24
 8006a34:	46bd      	mov	sp, r7
 8006a36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a3a:	4770      	bx	lr
 8006a3c:	0800b248 	.word	0x0800b248

08006a40 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8006a40:	b480      	push	{r7}
 8006a42:	b087      	sub	sp, #28
 8006a44:	af00      	add	r7, sp, #0
 8006a46:	6078      	str	r0, [r7, #4]
 8006a48:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 8006a4a:	2300      	movs	r3, #0
 8006a4c:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0U)
 8006a4e:	e15a      	b.n	8006d06 <HAL_GPIO_Init+0x2c6>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 8006a50:	683b      	ldr	r3, [r7, #0]
 8006a52:	681a      	ldr	r2, [r3, #0]
 8006a54:	2101      	movs	r1, #1
 8006a56:	697b      	ldr	r3, [r7, #20]
 8006a58:	fa01 f303 	lsl.w	r3, r1, r3
 8006a5c:	4013      	ands	r3, r2
 8006a5e:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8006a60:	68fb      	ldr	r3, [r7, #12]
 8006a62:	2b00      	cmp	r3, #0
 8006a64:	f000 814c 	beq.w	8006d00 <HAL_GPIO_Init+0x2c0>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8006a68:	683b      	ldr	r3, [r7, #0]
 8006a6a:	685b      	ldr	r3, [r3, #4]
 8006a6c:	f003 0303 	and.w	r3, r3, #3
 8006a70:	2b01      	cmp	r3, #1
 8006a72:	d005      	beq.n	8006a80 <HAL_GPIO_Init+0x40>
         ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8006a74:	683b      	ldr	r3, [r7, #0]
 8006a76:	685b      	ldr	r3, [r3, #4]
 8006a78:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8006a7c:	2b02      	cmp	r3, #2
 8006a7e:	d130      	bne.n	8006ae2 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8006a80:	687b      	ldr	r3, [r7, #4]
 8006a82:	689b      	ldr	r3, [r3, #8]
 8006a84:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8006a86:	697b      	ldr	r3, [r7, #20]
 8006a88:	005b      	lsls	r3, r3, #1
 8006a8a:	2203      	movs	r2, #3
 8006a8c:	fa02 f303 	lsl.w	r3, r2, r3
 8006a90:	43db      	mvns	r3, r3
 8006a92:	693a      	ldr	r2, [r7, #16]
 8006a94:	4013      	ands	r3, r2
 8006a96:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8006a98:	683b      	ldr	r3, [r7, #0]
 8006a9a:	68da      	ldr	r2, [r3, #12]
 8006a9c:	697b      	ldr	r3, [r7, #20]
 8006a9e:	005b      	lsls	r3, r3, #1
 8006aa0:	fa02 f303 	lsl.w	r3, r2, r3
 8006aa4:	693a      	ldr	r2, [r7, #16]
 8006aa6:	4313      	orrs	r3, r2
 8006aa8:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8006aaa:	687b      	ldr	r3, [r7, #4]
 8006aac:	693a      	ldr	r2, [r7, #16]
 8006aae:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8006ab0:	687b      	ldr	r3, [r7, #4]
 8006ab2:	685b      	ldr	r3, [r3, #4]
 8006ab4:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8006ab6:	2201      	movs	r2, #1
 8006ab8:	697b      	ldr	r3, [r7, #20]
 8006aba:	fa02 f303 	lsl.w	r3, r2, r3
 8006abe:	43db      	mvns	r3, r3
 8006ac0:	693a      	ldr	r2, [r7, #16]
 8006ac2:	4013      	ands	r3, r2
 8006ac4:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8006ac6:	683b      	ldr	r3, [r7, #0]
 8006ac8:	685b      	ldr	r3, [r3, #4]
 8006aca:	091b      	lsrs	r3, r3, #4
 8006acc:	f003 0201 	and.w	r2, r3, #1
 8006ad0:	697b      	ldr	r3, [r7, #20]
 8006ad2:	fa02 f303 	lsl.w	r3, r2, r3
 8006ad6:	693a      	ldr	r2, [r7, #16]
 8006ad8:	4313      	orrs	r3, r2
 8006ada:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8006adc:	687b      	ldr	r3, [r7, #4]
 8006ade:	693a      	ldr	r2, [r7, #16]
 8006ae0:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8006ae2:	683b      	ldr	r3, [r7, #0]
 8006ae4:	685b      	ldr	r3, [r3, #4]
 8006ae6:	f003 0303 	and.w	r3, r3, #3
 8006aea:	2b03      	cmp	r3, #3
 8006aec:	d017      	beq.n	8006b1e <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8006aee:	687b      	ldr	r3, [r7, #4]
 8006af0:	68db      	ldr	r3, [r3, #12]
 8006af2:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8006af4:	697b      	ldr	r3, [r7, #20]
 8006af6:	005b      	lsls	r3, r3, #1
 8006af8:	2203      	movs	r2, #3
 8006afa:	fa02 f303 	lsl.w	r3, r2, r3
 8006afe:	43db      	mvns	r3, r3
 8006b00:	693a      	ldr	r2, [r7, #16]
 8006b02:	4013      	ands	r3, r2
 8006b04:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8006b06:	683b      	ldr	r3, [r7, #0]
 8006b08:	689a      	ldr	r2, [r3, #8]
 8006b0a:	697b      	ldr	r3, [r7, #20]
 8006b0c:	005b      	lsls	r3, r3, #1
 8006b0e:	fa02 f303 	lsl.w	r3, r2, r3
 8006b12:	693a      	ldr	r2, [r7, #16]
 8006b14:	4313      	orrs	r3, r2
 8006b16:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8006b18:	687b      	ldr	r3, [r7, #4]
 8006b1a:	693a      	ldr	r2, [r7, #16]
 8006b1c:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8006b1e:	683b      	ldr	r3, [r7, #0]
 8006b20:	685b      	ldr	r3, [r3, #4]
 8006b22:	f003 0303 	and.w	r3, r3, #3
 8006b26:	2b02      	cmp	r3, #2
 8006b28:	d123      	bne.n	8006b72 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8006b2a:	697b      	ldr	r3, [r7, #20]
 8006b2c:	08da      	lsrs	r2, r3, #3
 8006b2e:	687b      	ldr	r3, [r7, #4]
 8006b30:	3208      	adds	r2, #8
 8006b32:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006b36:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8006b38:	697b      	ldr	r3, [r7, #20]
 8006b3a:	f003 0307 	and.w	r3, r3, #7
 8006b3e:	009b      	lsls	r3, r3, #2
 8006b40:	220f      	movs	r2, #15
 8006b42:	fa02 f303 	lsl.w	r3, r2, r3
 8006b46:	43db      	mvns	r3, r3
 8006b48:	693a      	ldr	r2, [r7, #16]
 8006b4a:	4013      	ands	r3, r2
 8006b4c:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 8006b4e:	683b      	ldr	r3, [r7, #0]
 8006b50:	691a      	ldr	r2, [r3, #16]
 8006b52:	697b      	ldr	r3, [r7, #20]
 8006b54:	f003 0307 	and.w	r3, r3, #7
 8006b58:	009b      	lsls	r3, r3, #2
 8006b5a:	fa02 f303 	lsl.w	r3, r2, r3
 8006b5e:	693a      	ldr	r2, [r7, #16]
 8006b60:	4313      	orrs	r3, r2
 8006b62:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3U] = temp;
 8006b64:	697b      	ldr	r3, [r7, #20]
 8006b66:	08da      	lsrs	r2, r3, #3
 8006b68:	687b      	ldr	r3, [r7, #4]
 8006b6a:	3208      	adds	r2, #8
 8006b6c:	6939      	ldr	r1, [r7, #16]
 8006b6e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8006b72:	687b      	ldr	r3, [r7, #4]
 8006b74:	681b      	ldr	r3, [r3, #0]
 8006b76:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8006b78:	697b      	ldr	r3, [r7, #20]
 8006b7a:	005b      	lsls	r3, r3, #1
 8006b7c:	2203      	movs	r2, #3
 8006b7e:	fa02 f303 	lsl.w	r3, r2, r3
 8006b82:	43db      	mvns	r3, r3
 8006b84:	693a      	ldr	r2, [r7, #16]
 8006b86:	4013      	ands	r3, r2
 8006b88:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8006b8a:	683b      	ldr	r3, [r7, #0]
 8006b8c:	685b      	ldr	r3, [r3, #4]
 8006b8e:	f003 0203 	and.w	r2, r3, #3
 8006b92:	697b      	ldr	r3, [r7, #20]
 8006b94:	005b      	lsls	r3, r3, #1
 8006b96:	fa02 f303 	lsl.w	r3, r2, r3
 8006b9a:	693a      	ldr	r2, [r7, #16]
 8006b9c:	4313      	orrs	r3, r2
 8006b9e:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8006ba0:	687b      	ldr	r3, [r7, #4]
 8006ba2:	693a      	ldr	r2, [r7, #16]
 8006ba4:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8006ba6:	683b      	ldr	r3, [r7, #0]
 8006ba8:	685b      	ldr	r3, [r3, #4]
 8006baa:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8006bae:	2b00      	cmp	r3, #0
 8006bb0:	f000 80a6 	beq.w	8006d00 <HAL_GPIO_Init+0x2c0>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8006bb4:	4b5b      	ldr	r3, [pc, #364]	@ (8006d24 <HAL_GPIO_Init+0x2e4>)
 8006bb6:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006bb8:	4a5a      	ldr	r2, [pc, #360]	@ (8006d24 <HAL_GPIO_Init+0x2e4>)
 8006bba:	f043 0301 	orr.w	r3, r3, #1
 8006bbe:	6613      	str	r3, [r2, #96]	@ 0x60
 8006bc0:	4b58      	ldr	r3, [pc, #352]	@ (8006d24 <HAL_GPIO_Init+0x2e4>)
 8006bc2:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006bc4:	f003 0301 	and.w	r3, r3, #1
 8006bc8:	60bb      	str	r3, [r7, #8]
 8006bca:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2U];
 8006bcc:	4a56      	ldr	r2, [pc, #344]	@ (8006d28 <HAL_GPIO_Init+0x2e8>)
 8006bce:	697b      	ldr	r3, [r7, #20]
 8006bd0:	089b      	lsrs	r3, r3, #2
 8006bd2:	3302      	adds	r3, #2
 8006bd4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8006bd8:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8006bda:	697b      	ldr	r3, [r7, #20]
 8006bdc:	f003 0303 	and.w	r3, r3, #3
 8006be0:	009b      	lsls	r3, r3, #2
 8006be2:	220f      	movs	r2, #15
 8006be4:	fa02 f303 	lsl.w	r3, r2, r3
 8006be8:	43db      	mvns	r3, r3
 8006bea:	693a      	ldr	r2, [r7, #16]
 8006bec:	4013      	ands	r3, r2
 8006bee:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8006bf0:	687b      	ldr	r3, [r7, #4]
 8006bf2:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 8006bf6:	d01f      	beq.n	8006c38 <HAL_GPIO_Init+0x1f8>
 8006bf8:	687b      	ldr	r3, [r7, #4]
 8006bfa:	4a4c      	ldr	r2, [pc, #304]	@ (8006d2c <HAL_GPIO_Init+0x2ec>)
 8006bfc:	4293      	cmp	r3, r2
 8006bfe:	d019      	beq.n	8006c34 <HAL_GPIO_Init+0x1f4>
 8006c00:	687b      	ldr	r3, [r7, #4]
 8006c02:	4a4b      	ldr	r2, [pc, #300]	@ (8006d30 <HAL_GPIO_Init+0x2f0>)
 8006c04:	4293      	cmp	r3, r2
 8006c06:	d013      	beq.n	8006c30 <HAL_GPIO_Init+0x1f0>
 8006c08:	687b      	ldr	r3, [r7, #4]
 8006c0a:	4a4a      	ldr	r2, [pc, #296]	@ (8006d34 <HAL_GPIO_Init+0x2f4>)
 8006c0c:	4293      	cmp	r3, r2
 8006c0e:	d00d      	beq.n	8006c2c <HAL_GPIO_Init+0x1ec>
 8006c10:	687b      	ldr	r3, [r7, #4]
 8006c12:	4a49      	ldr	r2, [pc, #292]	@ (8006d38 <HAL_GPIO_Init+0x2f8>)
 8006c14:	4293      	cmp	r3, r2
 8006c16:	d007      	beq.n	8006c28 <HAL_GPIO_Init+0x1e8>
 8006c18:	687b      	ldr	r3, [r7, #4]
 8006c1a:	4a48      	ldr	r2, [pc, #288]	@ (8006d3c <HAL_GPIO_Init+0x2fc>)
 8006c1c:	4293      	cmp	r3, r2
 8006c1e:	d101      	bne.n	8006c24 <HAL_GPIO_Init+0x1e4>
 8006c20:	2305      	movs	r3, #5
 8006c22:	e00a      	b.n	8006c3a <HAL_GPIO_Init+0x1fa>
 8006c24:	2306      	movs	r3, #6
 8006c26:	e008      	b.n	8006c3a <HAL_GPIO_Init+0x1fa>
 8006c28:	2304      	movs	r3, #4
 8006c2a:	e006      	b.n	8006c3a <HAL_GPIO_Init+0x1fa>
 8006c2c:	2303      	movs	r3, #3
 8006c2e:	e004      	b.n	8006c3a <HAL_GPIO_Init+0x1fa>
 8006c30:	2302      	movs	r3, #2
 8006c32:	e002      	b.n	8006c3a <HAL_GPIO_Init+0x1fa>
 8006c34:	2301      	movs	r3, #1
 8006c36:	e000      	b.n	8006c3a <HAL_GPIO_Init+0x1fa>
 8006c38:	2300      	movs	r3, #0
 8006c3a:	697a      	ldr	r2, [r7, #20]
 8006c3c:	f002 0203 	and.w	r2, r2, #3
 8006c40:	0092      	lsls	r2, r2, #2
 8006c42:	4093      	lsls	r3, r2
 8006c44:	693a      	ldr	r2, [r7, #16]
 8006c46:	4313      	orrs	r3, r2
 8006c48:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8006c4a:	4937      	ldr	r1, [pc, #220]	@ (8006d28 <HAL_GPIO_Init+0x2e8>)
 8006c4c:	697b      	ldr	r3, [r7, #20]
 8006c4e:	089b      	lsrs	r3, r3, #2
 8006c50:	3302      	adds	r3, #2
 8006c52:	693a      	ldr	r2, [r7, #16]
 8006c54:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8006c58:	4b39      	ldr	r3, [pc, #228]	@ (8006d40 <HAL_GPIO_Init+0x300>)
 8006c5a:	689b      	ldr	r3, [r3, #8]
 8006c5c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8006c5e:	68fb      	ldr	r3, [r7, #12]
 8006c60:	43db      	mvns	r3, r3
 8006c62:	693a      	ldr	r2, [r7, #16]
 8006c64:	4013      	ands	r3, r2
 8006c66:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8006c68:	683b      	ldr	r3, [r7, #0]
 8006c6a:	685b      	ldr	r3, [r3, #4]
 8006c6c:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8006c70:	2b00      	cmp	r3, #0
 8006c72:	d003      	beq.n	8006c7c <HAL_GPIO_Init+0x23c>
        {
          temp |= iocurrent;
 8006c74:	693a      	ldr	r2, [r7, #16]
 8006c76:	68fb      	ldr	r3, [r7, #12]
 8006c78:	4313      	orrs	r3, r2
 8006c7a:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8006c7c:	4a30      	ldr	r2, [pc, #192]	@ (8006d40 <HAL_GPIO_Init+0x300>)
 8006c7e:	693b      	ldr	r3, [r7, #16]
 8006c80:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8006c82:	4b2f      	ldr	r3, [pc, #188]	@ (8006d40 <HAL_GPIO_Init+0x300>)
 8006c84:	68db      	ldr	r3, [r3, #12]
 8006c86:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8006c88:	68fb      	ldr	r3, [r7, #12]
 8006c8a:	43db      	mvns	r3, r3
 8006c8c:	693a      	ldr	r2, [r7, #16]
 8006c8e:	4013      	ands	r3, r2
 8006c90:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8006c92:	683b      	ldr	r3, [r7, #0]
 8006c94:	685b      	ldr	r3, [r3, #4]
 8006c96:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8006c9a:	2b00      	cmp	r3, #0
 8006c9c:	d003      	beq.n	8006ca6 <HAL_GPIO_Init+0x266>
        {
          temp |= iocurrent;
 8006c9e:	693a      	ldr	r2, [r7, #16]
 8006ca0:	68fb      	ldr	r3, [r7, #12]
 8006ca2:	4313      	orrs	r3, r2
 8006ca4:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8006ca6:	4a26      	ldr	r2, [pc, #152]	@ (8006d40 <HAL_GPIO_Init+0x300>)
 8006ca8:	693b      	ldr	r3, [r7, #16]
 8006caa:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR1;
 8006cac:	4b24      	ldr	r3, [pc, #144]	@ (8006d40 <HAL_GPIO_Init+0x300>)
 8006cae:	685b      	ldr	r3, [r3, #4]
 8006cb0:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8006cb2:	68fb      	ldr	r3, [r7, #12]
 8006cb4:	43db      	mvns	r3, r3
 8006cb6:	693a      	ldr	r2, [r7, #16]
 8006cb8:	4013      	ands	r3, r2
 8006cba:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8006cbc:	683b      	ldr	r3, [r7, #0]
 8006cbe:	685b      	ldr	r3, [r3, #4]
 8006cc0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006cc4:	2b00      	cmp	r3, #0
 8006cc6:	d003      	beq.n	8006cd0 <HAL_GPIO_Init+0x290>
        {
          temp |= iocurrent;
 8006cc8:	693a      	ldr	r2, [r7, #16]
 8006cca:	68fb      	ldr	r3, [r7, #12]
 8006ccc:	4313      	orrs	r3, r2
 8006cce:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8006cd0:	4a1b      	ldr	r2, [pc, #108]	@ (8006d40 <HAL_GPIO_Init+0x300>)
 8006cd2:	693b      	ldr	r3, [r7, #16]
 8006cd4:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 8006cd6:	4b1a      	ldr	r3, [pc, #104]	@ (8006d40 <HAL_GPIO_Init+0x300>)
 8006cd8:	681b      	ldr	r3, [r3, #0]
 8006cda:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8006cdc:	68fb      	ldr	r3, [r7, #12]
 8006cde:	43db      	mvns	r3, r3
 8006ce0:	693a      	ldr	r2, [r7, #16]
 8006ce2:	4013      	ands	r3, r2
 8006ce4:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8006ce6:	683b      	ldr	r3, [r7, #0]
 8006ce8:	685b      	ldr	r3, [r3, #4]
 8006cea:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8006cee:	2b00      	cmp	r3, #0
 8006cf0:	d003      	beq.n	8006cfa <HAL_GPIO_Init+0x2ba>
        {
          temp |= iocurrent;
 8006cf2:	693a      	ldr	r2, [r7, #16]
 8006cf4:	68fb      	ldr	r3, [r7, #12]
 8006cf6:	4313      	orrs	r3, r2
 8006cf8:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8006cfa:	4a11      	ldr	r2, [pc, #68]	@ (8006d40 <HAL_GPIO_Init+0x300>)
 8006cfc:	693b      	ldr	r3, [r7, #16]
 8006cfe:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8006d00:	697b      	ldr	r3, [r7, #20]
 8006d02:	3301      	adds	r3, #1
 8006d04:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0U)
 8006d06:	683b      	ldr	r3, [r7, #0]
 8006d08:	681a      	ldr	r2, [r3, #0]
 8006d0a:	697b      	ldr	r3, [r7, #20]
 8006d0c:	fa22 f303 	lsr.w	r3, r2, r3
 8006d10:	2b00      	cmp	r3, #0
 8006d12:	f47f ae9d 	bne.w	8006a50 <HAL_GPIO_Init+0x10>
  }
}
 8006d16:	bf00      	nop
 8006d18:	bf00      	nop
 8006d1a:	371c      	adds	r7, #28
 8006d1c:	46bd      	mov	sp, r7
 8006d1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d22:	4770      	bx	lr
 8006d24:	40021000 	.word	0x40021000
 8006d28:	40010000 	.word	0x40010000
 8006d2c:	48000400 	.word	0x48000400
 8006d30:	48000800 	.word	0x48000800
 8006d34:	48000c00 	.word	0x48000c00
 8006d38:	48001000 	.word	0x48001000
 8006d3c:	48001400 	.word	0x48001400
 8006d40:	40010400 	.word	0x40010400

08006d44 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8006d44:	b480      	push	{r7}
 8006d46:	b083      	sub	sp, #12
 8006d48:	af00      	add	r7, sp, #0
 8006d4a:	6078      	str	r0, [r7, #4]
 8006d4c:	460b      	mov	r3, r1
 8006d4e:	807b      	strh	r3, [r7, #2]
 8006d50:	4613      	mov	r3, r2
 8006d52:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8006d54:	787b      	ldrb	r3, [r7, #1]
 8006d56:	2b00      	cmp	r3, #0
 8006d58:	d003      	beq.n	8006d62 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8006d5a:	887a      	ldrh	r2, [r7, #2]
 8006d5c:	687b      	ldr	r3, [r7, #4]
 8006d5e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8006d60:	e002      	b.n	8006d68 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8006d62:	887a      	ldrh	r2, [r7, #2]
 8006d64:	687b      	ldr	r3, [r7, #4]
 8006d66:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8006d68:	bf00      	nop
 8006d6a:	370c      	adds	r7, #12
 8006d6c:	46bd      	mov	sp, r7
 8006d6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d72:	4770      	bx	lr

08006d74 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8006d74:	b580      	push	{r7, lr}
 8006d76:	b082      	sub	sp, #8
 8006d78:	af00      	add	r7, sp, #0
 8006d7a:	4603      	mov	r3, r0
 8006d7c:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 8006d7e:	4b08      	ldr	r3, [pc, #32]	@ (8006da0 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8006d80:	695a      	ldr	r2, [r3, #20]
 8006d82:	88fb      	ldrh	r3, [r7, #6]
 8006d84:	4013      	ands	r3, r2
 8006d86:	2b00      	cmp	r3, #0
 8006d88:	d006      	beq.n	8006d98 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8006d8a:	4a05      	ldr	r2, [pc, #20]	@ (8006da0 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8006d8c:	88fb      	ldrh	r3, [r7, #6]
 8006d8e:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8006d90:	88fb      	ldrh	r3, [r7, #6]
 8006d92:	4618      	mov	r0, r3
 8006d94:	f000 f806 	bl	8006da4 <HAL_GPIO_EXTI_Callback>
  }
}
 8006d98:	bf00      	nop
 8006d9a:	3708      	adds	r7, #8
 8006d9c:	46bd      	mov	sp, r7
 8006d9e:	bd80      	pop	{r7, pc}
 8006da0:	40010400 	.word	0x40010400

08006da4 <HAL_GPIO_EXTI_Callback>:
  * @brief  EXTI line detection callback.
  * @param  GPIO_Pin: Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
__weak void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8006da4:	b480      	push	{r7}
 8006da6:	b083      	sub	sp, #12
 8006da8:	af00      	add	r7, sp, #0
 8006daa:	4603      	mov	r3, r0
 8006dac:	80fb      	strh	r3, [r7, #6]
  UNUSED(GPIO_Pin);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_GPIO_EXTI_Callback could be implemented in the user file
   */
}
 8006dae:	bf00      	nop
 8006db0:	370c      	adds	r7, #12
 8006db2:	46bd      	mov	sp, r7
 8006db4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006db8:	4770      	bx	lr

08006dba <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8006dba:	b580      	push	{r7, lr}
 8006dbc:	b082      	sub	sp, #8
 8006dbe:	af00      	add	r7, sp, #0
 8006dc0:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8006dc2:	687b      	ldr	r3, [r7, #4]
 8006dc4:	2b00      	cmp	r3, #0
 8006dc6:	d101      	bne.n	8006dcc <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8006dc8:	2301      	movs	r3, #1
 8006dca:	e08d      	b.n	8006ee8 <HAL_I2C_Init+0x12e>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8006dcc:	687b      	ldr	r3, [r7, #4]
 8006dce:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8006dd2:	b2db      	uxtb	r3, r3
 8006dd4:	2b00      	cmp	r3, #0
 8006dd6:	d106      	bne.n	8006de6 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8006dd8:	687b      	ldr	r3, [r7, #4]
 8006dda:	2200      	movs	r2, #0
 8006ddc:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 8006de0:	6878      	ldr	r0, [r7, #4]
 8006de2:	f7fb fef1 	bl	8002bc8 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8006de6:	687b      	ldr	r3, [r7, #4]
 8006de8:	2224      	movs	r2, #36	@ 0x24
 8006dea:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8006dee:	687b      	ldr	r3, [r7, #4]
 8006df0:	681b      	ldr	r3, [r3, #0]
 8006df2:	681a      	ldr	r2, [r3, #0]
 8006df4:	687b      	ldr	r3, [r7, #4]
 8006df6:	681b      	ldr	r3, [r3, #0]
 8006df8:	f022 0201 	bic.w	r2, r2, #1
 8006dfc:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8006dfe:	687b      	ldr	r3, [r7, #4]
 8006e00:	685a      	ldr	r2, [r3, #4]
 8006e02:	687b      	ldr	r3, [r7, #4]
 8006e04:	681b      	ldr	r3, [r3, #0]
 8006e06:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8006e0a:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8006e0c:	687b      	ldr	r3, [r7, #4]
 8006e0e:	681b      	ldr	r3, [r3, #0]
 8006e10:	689a      	ldr	r2, [r3, #8]
 8006e12:	687b      	ldr	r3, [r7, #4]
 8006e14:	681b      	ldr	r3, [r3, #0]
 8006e16:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8006e1a:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8006e1c:	687b      	ldr	r3, [r7, #4]
 8006e1e:	68db      	ldr	r3, [r3, #12]
 8006e20:	2b01      	cmp	r3, #1
 8006e22:	d107      	bne.n	8006e34 <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8006e24:	687b      	ldr	r3, [r7, #4]
 8006e26:	689a      	ldr	r2, [r3, #8]
 8006e28:	687b      	ldr	r3, [r7, #4]
 8006e2a:	681b      	ldr	r3, [r3, #0]
 8006e2c:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8006e30:	609a      	str	r2, [r3, #8]
 8006e32:	e006      	b.n	8006e42 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8006e34:	687b      	ldr	r3, [r7, #4]
 8006e36:	689a      	ldr	r2, [r3, #8]
 8006e38:	687b      	ldr	r3, [r7, #4]
 8006e3a:	681b      	ldr	r3, [r3, #0]
 8006e3c:	f442 4204 	orr.w	r2, r2, #33792	@ 0x8400
 8006e40:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8006e42:	687b      	ldr	r3, [r7, #4]
 8006e44:	68db      	ldr	r3, [r3, #12]
 8006e46:	2b02      	cmp	r3, #2
 8006e48:	d108      	bne.n	8006e5c <HAL_I2C_Init+0xa2>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8006e4a:	687b      	ldr	r3, [r7, #4]
 8006e4c:	681b      	ldr	r3, [r3, #0]
 8006e4e:	685a      	ldr	r2, [r3, #4]
 8006e50:	687b      	ldr	r3, [r7, #4]
 8006e52:	681b      	ldr	r3, [r3, #0]
 8006e54:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8006e58:	605a      	str	r2, [r3, #4]
 8006e5a:	e007      	b.n	8006e6c <HAL_I2C_Init+0xb2>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8006e5c:	687b      	ldr	r3, [r7, #4]
 8006e5e:	681b      	ldr	r3, [r3, #0]
 8006e60:	685a      	ldr	r2, [r3, #4]
 8006e62:	687b      	ldr	r3, [r7, #4]
 8006e64:	681b      	ldr	r3, [r3, #0]
 8006e66:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8006e6a:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8006e6c:	687b      	ldr	r3, [r7, #4]
 8006e6e:	681b      	ldr	r3, [r3, #0]
 8006e70:	685b      	ldr	r3, [r3, #4]
 8006e72:	687a      	ldr	r2, [r7, #4]
 8006e74:	6812      	ldr	r2, [r2, #0]
 8006e76:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8006e7a:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8006e7e:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8006e80:	687b      	ldr	r3, [r7, #4]
 8006e82:	681b      	ldr	r3, [r3, #0]
 8006e84:	68da      	ldr	r2, [r3, #12]
 8006e86:	687b      	ldr	r3, [r7, #4]
 8006e88:	681b      	ldr	r3, [r3, #0]
 8006e8a:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8006e8e:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8006e90:	687b      	ldr	r3, [r7, #4]
 8006e92:	691a      	ldr	r2, [r3, #16]
 8006e94:	687b      	ldr	r3, [r7, #4]
 8006e96:	695b      	ldr	r3, [r3, #20]
 8006e98:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 8006e9c:	687b      	ldr	r3, [r7, #4]
 8006e9e:	699b      	ldr	r3, [r3, #24]
 8006ea0:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8006ea2:	687b      	ldr	r3, [r7, #4]
 8006ea4:	681b      	ldr	r3, [r3, #0]
 8006ea6:	430a      	orrs	r2, r1
 8006ea8:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8006eaa:	687b      	ldr	r3, [r7, #4]
 8006eac:	69d9      	ldr	r1, [r3, #28]
 8006eae:	687b      	ldr	r3, [r7, #4]
 8006eb0:	6a1a      	ldr	r2, [r3, #32]
 8006eb2:	687b      	ldr	r3, [r7, #4]
 8006eb4:	681b      	ldr	r3, [r3, #0]
 8006eb6:	430a      	orrs	r2, r1
 8006eb8:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8006eba:	687b      	ldr	r3, [r7, #4]
 8006ebc:	681b      	ldr	r3, [r3, #0]
 8006ebe:	681a      	ldr	r2, [r3, #0]
 8006ec0:	687b      	ldr	r3, [r7, #4]
 8006ec2:	681b      	ldr	r3, [r3, #0]
 8006ec4:	f042 0201 	orr.w	r2, r2, #1
 8006ec8:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8006eca:	687b      	ldr	r3, [r7, #4]
 8006ecc:	2200      	movs	r2, #0
 8006ece:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8006ed0:	687b      	ldr	r3, [r7, #4]
 8006ed2:	2220      	movs	r2, #32
 8006ed4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 8006ed8:	687b      	ldr	r3, [r7, #4]
 8006eda:	2200      	movs	r2, #0
 8006edc:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8006ede:	687b      	ldr	r3, [r7, #4]
 8006ee0:	2200      	movs	r2, #0
 8006ee2:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  return HAL_OK;
 8006ee6:	2300      	movs	r3, #0
}
 8006ee8:	4618      	mov	r0, r3
 8006eea:	3708      	adds	r7, #8
 8006eec:	46bd      	mov	sp, r7
 8006eee:	bd80      	pop	{r7, pc}

08006ef0 <HAL_I2C_Master_Transmit_DMA>:
  * @param  Size Amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit_DMA(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData,
                                              uint16_t Size)
{
 8006ef0:	b580      	push	{r7, lr}
 8006ef2:	b08a      	sub	sp, #40	@ 0x28
 8006ef4:	af02      	add	r7, sp, #8
 8006ef6:	60f8      	str	r0, [r7, #12]
 8006ef8:	607a      	str	r2, [r7, #4]
 8006efa:	461a      	mov	r2, r3
 8006efc:	460b      	mov	r3, r1
 8006efe:	817b      	strh	r3, [r7, #10]
 8006f00:	4613      	mov	r3, r2
 8006f02:	813b      	strh	r3, [r7, #8]
  uint32_t xfermode;
  HAL_StatusTypeDef dmaxferstatus;
  uint32_t sizetoxfer = 0U;
 8006f04:	2300      	movs	r3, #0
 8006f06:	61bb      	str	r3, [r7, #24]

  if (hi2c->State == HAL_I2C_STATE_READY)
 8006f08:	68fb      	ldr	r3, [r7, #12]
 8006f0a:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8006f0e:	b2db      	uxtb	r3, r3
 8006f10:	2b20      	cmp	r3, #32
 8006f12:	f040 80ef 	bne.w	80070f4 <HAL_I2C_Master_Transmit_DMA+0x204>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) == SET)
 8006f16:	68fb      	ldr	r3, [r7, #12]
 8006f18:	681b      	ldr	r3, [r3, #0]
 8006f1a:	699b      	ldr	r3, [r3, #24]
 8006f1c:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8006f20:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8006f24:	d101      	bne.n	8006f2a <HAL_I2C_Master_Transmit_DMA+0x3a>
    {
      return HAL_BUSY;
 8006f26:	2302      	movs	r3, #2
 8006f28:	e0e5      	b.n	80070f6 <HAL_I2C_Master_Transmit_DMA+0x206>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8006f2a:	68fb      	ldr	r3, [r7, #12]
 8006f2c:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8006f30:	2b01      	cmp	r3, #1
 8006f32:	d101      	bne.n	8006f38 <HAL_I2C_Master_Transmit_DMA+0x48>
 8006f34:	2302      	movs	r3, #2
 8006f36:	e0de      	b.n	80070f6 <HAL_I2C_Master_Transmit_DMA+0x206>
 8006f38:	68fb      	ldr	r3, [r7, #12]
 8006f3a:	2201      	movs	r2, #1
 8006f3c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 8006f40:	68fb      	ldr	r3, [r7, #12]
 8006f42:	2221      	movs	r2, #33	@ 0x21
 8006f44:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 8006f48:	68fb      	ldr	r3, [r7, #12]
 8006f4a:	2210      	movs	r2, #16
 8006f4c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 8006f50:	68fb      	ldr	r3, [r7, #12]
 8006f52:	2200      	movs	r2, #0
 8006f54:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8006f56:	68fb      	ldr	r3, [r7, #12]
 8006f58:	687a      	ldr	r2, [r7, #4]
 8006f5a:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8006f5c:	68fb      	ldr	r3, [r7, #12]
 8006f5e:	893a      	ldrh	r2, [r7, #8]
 8006f60:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8006f62:	68fb      	ldr	r3, [r7, #12]
 8006f64:	4a66      	ldr	r2, [pc, #408]	@ (8007100 <HAL_I2C_Master_Transmit_DMA+0x210>)
 8006f66:	62da      	str	r2, [r3, #44]	@ 0x2c
    hi2c->XferISR     = I2C_Master_ISR_DMA;
 8006f68:	68fb      	ldr	r3, [r7, #12]
 8006f6a:	4a66      	ldr	r2, [pc, #408]	@ (8007104 <HAL_I2C_Master_Transmit_DMA+0x214>)
 8006f6c:	635a      	str	r2, [r3, #52]	@ 0x34

    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8006f6e:	68fb      	ldr	r3, [r7, #12]
 8006f70:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006f72:	b29b      	uxth	r3, r3
 8006f74:	2bff      	cmp	r3, #255	@ 0xff
 8006f76:	d906      	bls.n	8006f86 <HAL_I2C_Master_Transmit_DMA+0x96>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8006f78:	68fb      	ldr	r3, [r7, #12]
 8006f7a:	22ff      	movs	r2, #255	@ 0xff
 8006f7c:	851a      	strh	r2, [r3, #40]	@ 0x28
      xfermode = I2C_RELOAD_MODE;
 8006f7e:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8006f82:	61fb      	str	r3, [r7, #28]
 8006f84:	e007      	b.n	8006f96 <HAL_I2C_Master_Transmit_DMA+0xa6>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8006f86:	68fb      	ldr	r3, [r7, #12]
 8006f88:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006f8a:	b29a      	uxth	r2, r3
 8006f8c:	68fb      	ldr	r3, [r7, #12]
 8006f8e:	851a      	strh	r2, [r3, #40]	@ 0x28
      xfermode = I2C_AUTOEND_MODE;
 8006f90:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8006f94:	61fb      	str	r3, [r7, #28]
    }

    if (hi2c->XferSize > 0U)
 8006f96:	68fb      	ldr	r3, [r7, #12]
 8006f98:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006f9a:	2b00      	cmp	r3, #0
 8006f9c:	d01a      	beq.n	8006fd4 <HAL_I2C_Master_Transmit_DMA+0xe4>
    {
      /* Preload TX register */
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8006f9e:	68fb      	ldr	r3, [r7, #12]
 8006fa0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006fa2:	781a      	ldrb	r2, [r3, #0]
 8006fa4:	68fb      	ldr	r3, [r7, #12]
 8006fa6:	681b      	ldr	r3, [r3, #0]
 8006fa8:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8006faa:	68fb      	ldr	r3, [r7, #12]
 8006fac:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006fae:	1c5a      	adds	r2, r3, #1
 8006fb0:	68fb      	ldr	r3, [r7, #12]
 8006fb2:	625a      	str	r2, [r3, #36]	@ 0x24

      sizetoxfer = hi2c->XferSize;
 8006fb4:	68fb      	ldr	r3, [r7, #12]
 8006fb6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006fb8:	61bb      	str	r3, [r7, #24]
      hi2c->XferCount--;
 8006fba:	68fb      	ldr	r3, [r7, #12]
 8006fbc:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006fbe:	b29b      	uxth	r3, r3
 8006fc0:	3b01      	subs	r3, #1
 8006fc2:	b29a      	uxth	r2, r3
 8006fc4:	68fb      	ldr	r3, [r7, #12]
 8006fc6:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 8006fc8:	68fb      	ldr	r3, [r7, #12]
 8006fca:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006fcc:	3b01      	subs	r3, #1
 8006fce:	b29a      	uxth	r2, r3
 8006fd0:	68fb      	ldr	r3, [r7, #12]
 8006fd2:	851a      	strh	r2, [r3, #40]	@ 0x28
    }

    if (hi2c->XferSize > 0U)
 8006fd4:	68fb      	ldr	r3, [r7, #12]
 8006fd6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006fd8:	2b00      	cmp	r3, #0
 8006fda:	d074      	beq.n	80070c6 <HAL_I2C_Master_Transmit_DMA+0x1d6>
    {
      if (hi2c->hdmatx != NULL)
 8006fdc:	68fb      	ldr	r3, [r7, #12]
 8006fde:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006fe0:	2b00      	cmp	r3, #0
 8006fe2:	d022      	beq.n	800702a <HAL_I2C_Master_Transmit_DMA+0x13a>
      {
        /* Set the I2C DMA transfer complete callback */
        hi2c->hdmatx->XferCpltCallback = I2C_DMAMasterTransmitCplt;
 8006fe4:	68fb      	ldr	r3, [r7, #12]
 8006fe6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006fe8:	4a47      	ldr	r2, [pc, #284]	@ (8007108 <HAL_I2C_Master_Transmit_DMA+0x218>)
 8006fea:	62da      	str	r2, [r3, #44]	@ 0x2c

        /* Set the DMA error callback */
        hi2c->hdmatx->XferErrorCallback = I2C_DMAError;
 8006fec:	68fb      	ldr	r3, [r7, #12]
 8006fee:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006ff0:	4a46      	ldr	r2, [pc, #280]	@ (800710c <HAL_I2C_Master_Transmit_DMA+0x21c>)
 8006ff2:	635a      	str	r2, [r3, #52]	@ 0x34

        /* Set the unused DMA callbacks to NULL */
        hi2c->hdmatx->XferHalfCpltCallback = NULL;
 8006ff4:	68fb      	ldr	r3, [r7, #12]
 8006ff6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006ff8:	2200      	movs	r2, #0
 8006ffa:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->hdmatx->XferAbortCallback = NULL;
 8006ffc:	68fb      	ldr	r3, [r7, #12]
 8006ffe:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007000:	2200      	movs	r2, #0
 8007002:	639a      	str	r2, [r3, #56]	@ 0x38

        /* Enable the DMA channel */
        dmaxferstatus = HAL_DMA_Start_IT(hi2c->hdmatx, (uint32_t)hi2c->pBuffPtr,
 8007004:	68fb      	ldr	r3, [r7, #12]
 8007006:	6b98      	ldr	r0, [r3, #56]	@ 0x38
 8007008:	68fb      	ldr	r3, [r7, #12]
 800700a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800700c:	4619      	mov	r1, r3
                                         (uint32_t)&hi2c->Instance->TXDR, hi2c->XferSize);
 800700e:	68fb      	ldr	r3, [r7, #12]
 8007010:	681b      	ldr	r3, [r3, #0]
 8007012:	3328      	adds	r3, #40	@ 0x28
        dmaxferstatus = HAL_DMA_Start_IT(hi2c->hdmatx, (uint32_t)hi2c->pBuffPtr,
 8007014:	461a      	mov	r2, r3
                                         (uint32_t)&hi2c->Instance->TXDR, hi2c->XferSize);
 8007016:	68fb      	ldr	r3, [r7, #12]
 8007018:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
        dmaxferstatus = HAL_DMA_Start_IT(hi2c->hdmatx, (uint32_t)hi2c->pBuffPtr,
 800701a:	f7fe fc4d 	bl	80058b8 <HAL_DMA_Start_IT>
 800701e:	4603      	mov	r3, r0
 8007020:	75fb      	strb	r3, [r7, #23]
        __HAL_UNLOCK(hi2c);

        return HAL_ERROR;
      }

      if (dmaxferstatus == HAL_OK)
 8007022:	7dfb      	ldrb	r3, [r7, #23]
 8007024:	2b00      	cmp	r3, #0
 8007026:	d13a      	bne.n	800709e <HAL_I2C_Master_Transmit_DMA+0x1ae>
 8007028:	e013      	b.n	8007052 <HAL_I2C_Master_Transmit_DMA+0x162>
        hi2c->State     = HAL_I2C_STATE_READY;
 800702a:	68fb      	ldr	r3, [r7, #12]
 800702c:	2220      	movs	r2, #32
 800702e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
        hi2c->Mode      = HAL_I2C_MODE_NONE;
 8007032:	68fb      	ldr	r3, [r7, #12]
 8007034:	2200      	movs	r2, #0
 8007036:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
        hi2c->ErrorCode |= HAL_I2C_ERROR_DMA_PARAM;
 800703a:	68fb      	ldr	r3, [r7, #12]
 800703c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800703e:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 8007042:	68fb      	ldr	r3, [r7, #12]
 8007044:	645a      	str	r2, [r3, #68]	@ 0x44
        __HAL_UNLOCK(hi2c);
 8007046:	68fb      	ldr	r3, [r7, #12]
 8007048:	2200      	movs	r2, #0
 800704a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
        return HAL_ERROR;
 800704e:	2301      	movs	r3, #1
 8007050:	e051      	b.n	80070f6 <HAL_I2C_Master_Transmit_DMA+0x206>
      {
        /* Send Slave Address */
        /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
        I2C_TransferConfig(hi2c, DevAddress, (uint8_t)(hi2c->XferSize + 1U),
 8007052:	68fb      	ldr	r3, [r7, #12]
 8007054:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8007056:	b2db      	uxtb	r3, r3
 8007058:	3301      	adds	r3, #1
 800705a:	b2da      	uxtb	r2, r3
 800705c:	8979      	ldrh	r1, [r7, #10]
 800705e:	4b2c      	ldr	r3, [pc, #176]	@ (8007110 <HAL_I2C_Master_Transmit_DMA+0x220>)
 8007060:	9300      	str	r3, [sp, #0]
 8007062:	69fb      	ldr	r3, [r7, #28]
 8007064:	68f8      	ldr	r0, [r7, #12]
 8007066:	f001 fcbb 	bl	80089e0 <I2C_TransferConfig>
                           xfermode, I2C_GENERATE_START_WRITE);

        /* Update XferCount value */
        hi2c->XferCount -= hi2c->XferSize;
 800706a:	68fb      	ldr	r3, [r7, #12]
 800706c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800706e:	b29a      	uxth	r2, r3
 8007070:	68fb      	ldr	r3, [r7, #12]
 8007072:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8007074:	1ad3      	subs	r3, r2, r3
 8007076:	b29a      	uxth	r2, r3
 8007078:	68fb      	ldr	r3, [r7, #12]
 800707a:	855a      	strh	r2, [r3, #42]	@ 0x2a

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800707c:	68fb      	ldr	r3, [r7, #12]
 800707e:	2200      	movs	r2, #0
 8007080:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        /* Note : The I2C interrupts must be enabled after unlocking current process
                  to avoid the risk of I2C interrupt handle execution before current
                  process unlock */
        /* Enable ERR and NACK interrupts */
        I2C_Enable_IRQ(hi2c, I2C_XFER_ERROR_IT);
 8007084:	2110      	movs	r1, #16
 8007086:	68f8      	ldr	r0, [r7, #12]
 8007088:	f001 fcdc 	bl	8008a44 <I2C_Enable_IRQ>

        /* Enable DMA Request */
        hi2c->Instance->CR1 |= I2C_CR1_TXDMAEN;
 800708c:	68fb      	ldr	r3, [r7, #12]
 800708e:	681b      	ldr	r3, [r3, #0]
 8007090:	681a      	ldr	r2, [r3, #0]
 8007092:	68fb      	ldr	r3, [r7, #12]
 8007094:	681b      	ldr	r3, [r3, #0]
 8007096:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800709a:	601a      	str	r2, [r3, #0]
 800709c:	e028      	b.n	80070f0 <HAL_I2C_Master_Transmit_DMA+0x200>
      }
      else
      {
        /* Update I2C state */
        hi2c->State     = HAL_I2C_STATE_READY;
 800709e:	68fb      	ldr	r3, [r7, #12]
 80070a0:	2220      	movs	r2, #32
 80070a2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
        hi2c->Mode      = HAL_I2C_MODE_NONE;
 80070a6:	68fb      	ldr	r3, [r7, #12]
 80070a8:	2200      	movs	r2, #0
 80070aa:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

        /* Update I2C error code */
        hi2c->ErrorCode |= HAL_I2C_ERROR_DMA;
 80070ae:	68fb      	ldr	r3, [r7, #12]
 80070b0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80070b2:	f043 0210 	orr.w	r2, r3, #16
 80070b6:	68fb      	ldr	r3, [r7, #12]
 80070b8:	645a      	str	r2, [r3, #68]	@ 0x44

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80070ba:	68fb      	ldr	r3, [r7, #12]
 80070bc:	2200      	movs	r2, #0
 80070be:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        return HAL_ERROR;
 80070c2:	2301      	movs	r3, #1
 80070c4:	e017      	b.n	80070f6 <HAL_I2C_Master_Transmit_DMA+0x206>
      }
    }
    else
    {
      /* Update Transfer ISR function pointer */
      hi2c->XferISR = I2C_Master_ISR_IT;
 80070c6:	68fb      	ldr	r3, [r7, #12]
 80070c8:	4a12      	ldr	r2, [pc, #72]	@ (8007114 <HAL_I2C_Master_Transmit_DMA+0x224>)
 80070ca:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Send Slave Address */
      /* Set NBYTES to write and generate START condition */
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)sizetoxfer, I2C_AUTOEND_MODE,
 80070cc:	69bb      	ldr	r3, [r7, #24]
 80070ce:	b2da      	uxtb	r2, r3
 80070d0:	8979      	ldrh	r1, [r7, #10]
 80070d2:	4b0f      	ldr	r3, [pc, #60]	@ (8007110 <HAL_I2C_Master_Transmit_DMA+0x220>)
 80070d4:	9300      	str	r3, [sp, #0]
 80070d6:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 80070da:	68f8      	ldr	r0, [r7, #12]
 80070dc:	f001 fc80 	bl	80089e0 <I2C_TransferConfig>
                         I2C_GENERATE_START_WRITE);

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80070e0:	68fb      	ldr	r3, [r7, #12]
 80070e2:	2200      	movs	r2, #0
 80070e4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
                process unlock */
      /* Enable ERR, TC, STOP, NACK, TXI interrupt */
      /* possible to enable all of these */
      /* I2C_IT_ERRI | I2C_IT_TCI | I2C_IT_STOPI | I2C_IT_NACKI |
        I2C_IT_ADDRI | I2C_IT_RXI | I2C_IT_TXI */
      I2C_Enable_IRQ(hi2c, I2C_XFER_TX_IT);
 80070e8:	2101      	movs	r1, #1
 80070ea:	68f8      	ldr	r0, [r7, #12]
 80070ec:	f001 fcaa 	bl	8008a44 <I2C_Enable_IRQ>
    }

    return HAL_OK;
 80070f0:	2300      	movs	r3, #0
 80070f2:	e000      	b.n	80070f6 <HAL_I2C_Master_Transmit_DMA+0x206>
  }
  else
  {
    return HAL_BUSY;
 80070f4:	2302      	movs	r3, #2
  }
}
 80070f6:	4618      	mov	r0, r3
 80070f8:	3720      	adds	r7, #32
 80070fa:	46bd      	mov	sp, r7
 80070fc:	bd80      	pop	{r7, pc}
 80070fe:	bf00      	nop
 8007100:	ffff0000 	.word	0xffff0000
 8007104:	080078cb 	.word	0x080078cb
 8007108:	0800884b 	.word	0x0800884b
 800710c:	08008977 	.word	0x08008977
 8007110:	80002000 	.word	0x80002000
 8007114:	0800748b 	.word	0x0800748b

08007118 <HAL_I2C_Master_Receive_DMA>:
  * @param  Size Amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Receive_DMA(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData,
                                             uint16_t Size)
{
 8007118:	b580      	push	{r7, lr}
 800711a:	b088      	sub	sp, #32
 800711c:	af02      	add	r7, sp, #8
 800711e:	60f8      	str	r0, [r7, #12]
 8007120:	607a      	str	r2, [r7, #4]
 8007122:	461a      	mov	r2, r3
 8007124:	460b      	mov	r3, r1
 8007126:	817b      	strh	r3, [r7, #10]
 8007128:	4613      	mov	r3, r2
 800712a:	813b      	strh	r3, [r7, #8]
  uint32_t xfermode;
  HAL_StatusTypeDef dmaxferstatus;

  if (hi2c->State == HAL_I2C_STATE_READY)
 800712c:	68fb      	ldr	r3, [r7, #12]
 800712e:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8007132:	b2db      	uxtb	r3, r3
 8007134:	2b20      	cmp	r3, #32
 8007136:	f040 80cd 	bne.w	80072d4 <HAL_I2C_Master_Receive_DMA+0x1bc>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) == SET)
 800713a:	68fb      	ldr	r3, [r7, #12]
 800713c:	681b      	ldr	r3, [r3, #0]
 800713e:	699b      	ldr	r3, [r3, #24]
 8007140:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8007144:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8007148:	d101      	bne.n	800714e <HAL_I2C_Master_Receive_DMA+0x36>
    {
      return HAL_BUSY;
 800714a:	2302      	movs	r3, #2
 800714c:	e0c3      	b.n	80072d6 <HAL_I2C_Master_Receive_DMA+0x1be>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 800714e:	68fb      	ldr	r3, [r7, #12]
 8007150:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8007154:	2b01      	cmp	r3, #1
 8007156:	d101      	bne.n	800715c <HAL_I2C_Master_Receive_DMA+0x44>
 8007158:	2302      	movs	r3, #2
 800715a:	e0bc      	b.n	80072d6 <HAL_I2C_Master_Receive_DMA+0x1be>
 800715c:	68fb      	ldr	r3, [r7, #12]
 800715e:	2201      	movs	r2, #1
 8007160:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State       = HAL_I2C_STATE_BUSY_RX;
 8007164:	68fb      	ldr	r3, [r7, #12]
 8007166:	2222      	movs	r2, #34	@ 0x22
 8007168:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 800716c:	68fb      	ldr	r3, [r7, #12]
 800716e:	2210      	movs	r2, #16
 8007170:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 8007174:	68fb      	ldr	r3, [r7, #12]
 8007176:	2200      	movs	r2, #0
 8007178:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 800717a:	68fb      	ldr	r3, [r7, #12]
 800717c:	687a      	ldr	r2, [r7, #4]
 800717e:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8007180:	68fb      	ldr	r3, [r7, #12]
 8007182:	893a      	ldrh	r2, [r7, #8]
 8007184:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8007186:	68fb      	ldr	r3, [r7, #12]
 8007188:	4a55      	ldr	r2, [pc, #340]	@ (80072e0 <HAL_I2C_Master_Receive_DMA+0x1c8>)
 800718a:	62da      	str	r2, [r3, #44]	@ 0x2c
    hi2c->XferISR     = I2C_Master_ISR_DMA;
 800718c:	68fb      	ldr	r3, [r7, #12]
 800718e:	4a55      	ldr	r2, [pc, #340]	@ (80072e4 <HAL_I2C_Master_Receive_DMA+0x1cc>)
 8007190:	635a      	str	r2, [r3, #52]	@ 0x34

    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8007192:	68fb      	ldr	r3, [r7, #12]
 8007194:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8007196:	b29b      	uxth	r3, r3
 8007198:	2bff      	cmp	r3, #255	@ 0xff
 800719a:	d906      	bls.n	80071aa <HAL_I2C_Master_Receive_DMA+0x92>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 800719c:	68fb      	ldr	r3, [r7, #12]
 800719e:	22ff      	movs	r2, #255	@ 0xff
 80071a0:	851a      	strh	r2, [r3, #40]	@ 0x28
      xfermode = I2C_RELOAD_MODE;
 80071a2:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 80071a6:	617b      	str	r3, [r7, #20]
 80071a8:	e007      	b.n	80071ba <HAL_I2C_Master_Receive_DMA+0xa2>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 80071aa:	68fb      	ldr	r3, [r7, #12]
 80071ac:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80071ae:	b29a      	uxth	r2, r3
 80071b0:	68fb      	ldr	r3, [r7, #12]
 80071b2:	851a      	strh	r2, [r3, #40]	@ 0x28
      xfermode = I2C_AUTOEND_MODE;
 80071b4:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 80071b8:	617b      	str	r3, [r7, #20]
    }

    if (hi2c->XferSize > 0U)
 80071ba:	68fb      	ldr	r3, [r7, #12]
 80071bc:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80071be:	2b00      	cmp	r3, #0
 80071c0:	d070      	beq.n	80072a4 <HAL_I2C_Master_Receive_DMA+0x18c>
    {
      if (hi2c->hdmarx != NULL)
 80071c2:	68fb      	ldr	r3, [r7, #12]
 80071c4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80071c6:	2b00      	cmp	r3, #0
 80071c8:	d020      	beq.n	800720c <HAL_I2C_Master_Receive_DMA+0xf4>
      {
        /* Set the I2C DMA transfer complete callback */
        hi2c->hdmarx->XferCpltCallback = I2C_DMAMasterReceiveCplt;
 80071ca:	68fb      	ldr	r3, [r7, #12]
 80071cc:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80071ce:	4a46      	ldr	r2, [pc, #280]	@ (80072e8 <HAL_I2C_Master_Receive_DMA+0x1d0>)
 80071d0:	62da      	str	r2, [r3, #44]	@ 0x2c

        /* Set the DMA error callback */
        hi2c->hdmarx->XferErrorCallback = I2C_DMAError;
 80071d2:	68fb      	ldr	r3, [r7, #12]
 80071d4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80071d6:	4a45      	ldr	r2, [pc, #276]	@ (80072ec <HAL_I2C_Master_Receive_DMA+0x1d4>)
 80071d8:	635a      	str	r2, [r3, #52]	@ 0x34

        /* Set the unused DMA callbacks to NULL */
        hi2c->hdmarx->XferHalfCpltCallback = NULL;
 80071da:	68fb      	ldr	r3, [r7, #12]
 80071dc:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80071de:	2200      	movs	r2, #0
 80071e0:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->hdmarx->XferAbortCallback = NULL;
 80071e2:	68fb      	ldr	r3, [r7, #12]
 80071e4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80071e6:	2200      	movs	r2, #0
 80071e8:	639a      	str	r2, [r3, #56]	@ 0x38

        /* Enable the DMA channel */
        dmaxferstatus = HAL_DMA_Start_IT(hi2c->hdmarx, (uint32_t)&hi2c->Instance->RXDR, (uint32_t)pData,
 80071ea:	68fb      	ldr	r3, [r7, #12]
 80071ec:	6bd8      	ldr	r0, [r3, #60]	@ 0x3c
 80071ee:	68fb      	ldr	r3, [r7, #12]
 80071f0:	681b      	ldr	r3, [r3, #0]
 80071f2:	3324      	adds	r3, #36	@ 0x24
 80071f4:	4619      	mov	r1, r3
 80071f6:	687a      	ldr	r2, [r7, #4]
                                         hi2c->XferSize);
 80071f8:	68fb      	ldr	r3, [r7, #12]
 80071fa:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
        dmaxferstatus = HAL_DMA_Start_IT(hi2c->hdmarx, (uint32_t)&hi2c->Instance->RXDR, (uint32_t)pData,
 80071fc:	f7fe fb5c 	bl	80058b8 <HAL_DMA_Start_IT>
 8007200:	4603      	mov	r3, r0
 8007202:	74fb      	strb	r3, [r7, #19]
        __HAL_UNLOCK(hi2c);

        return HAL_ERROR;
      }

      if (dmaxferstatus == HAL_OK)
 8007204:	7cfb      	ldrb	r3, [r7, #19]
 8007206:	2b00      	cmp	r3, #0
 8007208:	d138      	bne.n	800727c <HAL_I2C_Master_Receive_DMA+0x164>
 800720a:	e013      	b.n	8007234 <HAL_I2C_Master_Receive_DMA+0x11c>
        hi2c->State     = HAL_I2C_STATE_READY;
 800720c:	68fb      	ldr	r3, [r7, #12]
 800720e:	2220      	movs	r2, #32
 8007210:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
        hi2c->Mode      = HAL_I2C_MODE_NONE;
 8007214:	68fb      	ldr	r3, [r7, #12]
 8007216:	2200      	movs	r2, #0
 8007218:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
        hi2c->ErrorCode |= HAL_I2C_ERROR_DMA_PARAM;
 800721c:	68fb      	ldr	r3, [r7, #12]
 800721e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007220:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 8007224:	68fb      	ldr	r3, [r7, #12]
 8007226:	645a      	str	r2, [r3, #68]	@ 0x44
        __HAL_UNLOCK(hi2c);
 8007228:	68fb      	ldr	r3, [r7, #12]
 800722a:	2200      	movs	r2, #0
 800722c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
        return HAL_ERROR;
 8007230:	2301      	movs	r3, #1
 8007232:	e050      	b.n	80072d6 <HAL_I2C_Master_Receive_DMA+0x1be>
      {
        /* Send Slave Address */
        /* Set NBYTES to read and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
        I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, xfermode, I2C_GENERATE_START_READ);
 8007234:	68fb      	ldr	r3, [r7, #12]
 8007236:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8007238:	b2da      	uxtb	r2, r3
 800723a:	8979      	ldrh	r1, [r7, #10]
 800723c:	4b2c      	ldr	r3, [pc, #176]	@ (80072f0 <HAL_I2C_Master_Receive_DMA+0x1d8>)
 800723e:	9300      	str	r3, [sp, #0]
 8007240:	697b      	ldr	r3, [r7, #20]
 8007242:	68f8      	ldr	r0, [r7, #12]
 8007244:	f001 fbcc 	bl	80089e0 <I2C_TransferConfig>

        /* Update XferCount value */
        hi2c->XferCount -= hi2c->XferSize;
 8007248:	68fb      	ldr	r3, [r7, #12]
 800724a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800724c:	b29a      	uxth	r2, r3
 800724e:	68fb      	ldr	r3, [r7, #12]
 8007250:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8007252:	1ad3      	subs	r3, r2, r3
 8007254:	b29a      	uxth	r2, r3
 8007256:	68fb      	ldr	r3, [r7, #12]
 8007258:	855a      	strh	r2, [r3, #42]	@ 0x2a

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800725a:	68fb      	ldr	r3, [r7, #12]
 800725c:	2200      	movs	r2, #0
 800725e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        /* Note : The I2C interrupts must be enabled after unlocking current process
                  to avoid the risk of I2C interrupt handle execution before current
                  process unlock */
        /* Enable ERR and NACK interrupts */
        I2C_Enable_IRQ(hi2c, I2C_XFER_ERROR_IT);
 8007262:	2110      	movs	r1, #16
 8007264:	68f8      	ldr	r0, [r7, #12]
 8007266:	f001 fbed 	bl	8008a44 <I2C_Enable_IRQ>

        /* Enable DMA Request */
        hi2c->Instance->CR1 |= I2C_CR1_RXDMAEN;
 800726a:	68fb      	ldr	r3, [r7, #12]
 800726c:	681b      	ldr	r3, [r3, #0]
 800726e:	681a      	ldr	r2, [r3, #0]
 8007270:	68fb      	ldr	r3, [r7, #12]
 8007272:	681b      	ldr	r3, [r3, #0]
 8007274:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8007278:	601a      	str	r2, [r3, #0]
 800727a:	e029      	b.n	80072d0 <HAL_I2C_Master_Receive_DMA+0x1b8>
      }
      else
      {
        /* Update I2C state */
        hi2c->State     = HAL_I2C_STATE_READY;
 800727c:	68fb      	ldr	r3, [r7, #12]
 800727e:	2220      	movs	r2, #32
 8007280:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
        hi2c->Mode      = HAL_I2C_MODE_NONE;
 8007284:	68fb      	ldr	r3, [r7, #12]
 8007286:	2200      	movs	r2, #0
 8007288:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

        /* Update I2C error code */
        hi2c->ErrorCode |= HAL_I2C_ERROR_DMA;
 800728c:	68fb      	ldr	r3, [r7, #12]
 800728e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007290:	f043 0210 	orr.w	r2, r3, #16
 8007294:	68fb      	ldr	r3, [r7, #12]
 8007296:	645a      	str	r2, [r3, #68]	@ 0x44

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8007298:	68fb      	ldr	r3, [r7, #12]
 800729a:	2200      	movs	r2, #0
 800729c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        return HAL_ERROR;
 80072a0:	2301      	movs	r3, #1
 80072a2:	e018      	b.n	80072d6 <HAL_I2C_Master_Receive_DMA+0x1be>
      }
    }
    else
    {
      /* Update Transfer ISR function pointer */
      hi2c->XferISR = I2C_Master_ISR_IT;
 80072a4:	68fb      	ldr	r3, [r7, #12]
 80072a6:	4a13      	ldr	r2, [pc, #76]	@ (80072f4 <HAL_I2C_Master_Receive_DMA+0x1dc>)
 80072a8:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Send Slave Address */
      /* Set NBYTES to read and generate START condition */
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 80072aa:	68fb      	ldr	r3, [r7, #12]
 80072ac:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80072ae:	b2da      	uxtb	r2, r3
 80072b0:	8979      	ldrh	r1, [r7, #10]
 80072b2:	4b0f      	ldr	r3, [pc, #60]	@ (80072f0 <HAL_I2C_Master_Receive_DMA+0x1d8>)
 80072b4:	9300      	str	r3, [sp, #0]
 80072b6:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 80072ba:	68f8      	ldr	r0, [r7, #12]
 80072bc:	f001 fb90 	bl	80089e0 <I2C_TransferConfig>
                         I2C_GENERATE_START_READ);

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80072c0:	68fb      	ldr	r3, [r7, #12]
 80072c2:	2200      	movs	r2, #0
 80072c4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
                process unlock */
      /* Enable ERR, TC, STOP, NACK, RXI interrupt */
      /* possible to enable all of these */
      /* I2C_IT_ERRI | I2C_IT_TCI | I2C_IT_STOPI | I2C_IT_NACKI |
        I2C_IT_ADDRI | I2C_IT_RXI | I2C_IT_TXI */
      I2C_Enable_IRQ(hi2c, I2C_XFER_RX_IT);
 80072c8:	2102      	movs	r1, #2
 80072ca:	68f8      	ldr	r0, [r7, #12]
 80072cc:	f001 fbba 	bl	8008a44 <I2C_Enable_IRQ>
    }

    return HAL_OK;
 80072d0:	2300      	movs	r3, #0
 80072d2:	e000      	b.n	80072d6 <HAL_I2C_Master_Receive_DMA+0x1be>
  }
  else
  {
    return HAL_BUSY;
 80072d4:	2302      	movs	r3, #2
  }
}
 80072d6:	4618      	mov	r0, r3
 80072d8:	3718      	adds	r7, #24
 80072da:	46bd      	mov	sp, r7
 80072dc:	bd80      	pop	{r7, pc}
 80072de:	bf00      	nop
 80072e0:	ffff0000 	.word	0xffff0000
 80072e4:	080078cb 	.word	0x080078cb
 80072e8:	080088e1 	.word	0x080088e1
 80072ec:	08008977 	.word	0x08008977
 80072f0:	80002400 	.word	0x80002400
 80072f4:	0800748b 	.word	0x0800748b

080072f8 <HAL_I2C_EV_IRQHandler>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
void HAL_I2C_EV_IRQHandler(I2C_HandleTypeDef *hi2c) /* Derogation MISRAC2012-Rule-8.13 */
{
 80072f8:	b580      	push	{r7, lr}
 80072fa:	b084      	sub	sp, #16
 80072fc:	af00      	add	r7, sp, #0
 80072fe:	6078      	str	r0, [r7, #4]
  /* Get current IT Flags and IT sources value */
  uint32_t itflags   = READ_REG(hi2c->Instance->ISR);
 8007300:	687b      	ldr	r3, [r7, #4]
 8007302:	681b      	ldr	r3, [r3, #0]
 8007304:	699b      	ldr	r3, [r3, #24]
 8007306:	60fb      	str	r3, [r7, #12]
  uint32_t itsources = READ_REG(hi2c->Instance->CR1);
 8007308:	687b      	ldr	r3, [r7, #4]
 800730a:	681b      	ldr	r3, [r3, #0]
 800730c:	681b      	ldr	r3, [r3, #0]
 800730e:	60bb      	str	r3, [r7, #8]

  /* I2C events treatment -------------------------------------*/
  if (hi2c->XferISR != NULL)
 8007310:	687b      	ldr	r3, [r7, #4]
 8007312:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8007314:	2b00      	cmp	r3, #0
 8007316:	d005      	beq.n	8007324 <HAL_I2C_EV_IRQHandler+0x2c>
  {
    hi2c->XferISR(hi2c, itflags, itsources);
 8007318:	687b      	ldr	r3, [r7, #4]
 800731a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800731c:	68ba      	ldr	r2, [r7, #8]
 800731e:	68f9      	ldr	r1, [r7, #12]
 8007320:	6878      	ldr	r0, [r7, #4]
 8007322:	4798      	blx	r3
  }
}
 8007324:	bf00      	nop
 8007326:	3710      	adds	r7, #16
 8007328:	46bd      	mov	sp, r7
 800732a:	bd80      	pop	{r7, pc}

0800732c <HAL_I2C_ER_IRQHandler>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
void HAL_I2C_ER_IRQHandler(I2C_HandleTypeDef *hi2c)
{
 800732c:	b580      	push	{r7, lr}
 800732e:	b086      	sub	sp, #24
 8007330:	af00      	add	r7, sp, #0
 8007332:	6078      	str	r0, [r7, #4]
  uint32_t itflags   = READ_REG(hi2c->Instance->ISR);
 8007334:	687b      	ldr	r3, [r7, #4]
 8007336:	681b      	ldr	r3, [r3, #0]
 8007338:	699b      	ldr	r3, [r3, #24]
 800733a:	617b      	str	r3, [r7, #20]
  uint32_t itsources = READ_REG(hi2c->Instance->CR1);
 800733c:	687b      	ldr	r3, [r7, #4]
 800733e:	681b      	ldr	r3, [r3, #0]
 8007340:	681b      	ldr	r3, [r3, #0]
 8007342:	613b      	str	r3, [r7, #16]
  uint32_t tmperror;

  /* I2C Bus error interrupt occurred ------------------------------------*/
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_BERR) != RESET) && \
 8007344:	697b      	ldr	r3, [r7, #20]
 8007346:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800734a:	2b00      	cmp	r3, #0
 800734c:	d00f      	beq.n	800736e <HAL_I2C_ER_IRQHandler+0x42>
      (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERRI) != RESET))
 800734e:	693b      	ldr	r3, [r7, #16]
 8007350:	f003 0380 	and.w	r3, r3, #128	@ 0x80
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_BERR) != RESET) && \
 8007354:	2b00      	cmp	r3, #0
 8007356:	d00a      	beq.n	800736e <HAL_I2C_ER_IRQHandler+0x42>
  {
    hi2c->ErrorCode |= HAL_I2C_ERROR_BERR;
 8007358:	687b      	ldr	r3, [r7, #4]
 800735a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800735c:	f043 0201 	orr.w	r2, r3, #1
 8007360:	687b      	ldr	r3, [r7, #4]
 8007362:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 8007364:	687b      	ldr	r3, [r7, #4]
 8007366:	681b      	ldr	r3, [r3, #0]
 8007368:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800736c:	61da      	str	r2, [r3, #28]
  }

  /* I2C Over-Run/Under-Run interrupt occurred ----------------------------------------*/
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_OVR) != RESET) && \
 800736e:	697b      	ldr	r3, [r7, #20]
 8007370:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8007374:	2b00      	cmp	r3, #0
 8007376:	d00f      	beq.n	8007398 <HAL_I2C_ER_IRQHandler+0x6c>
      (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERRI) != RESET))
 8007378:	693b      	ldr	r3, [r7, #16]
 800737a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_OVR) != RESET) && \
 800737e:	2b00      	cmp	r3, #0
 8007380:	d00a      	beq.n	8007398 <HAL_I2C_ER_IRQHandler+0x6c>
  {
    hi2c->ErrorCode |= HAL_I2C_ERROR_OVR;
 8007382:	687b      	ldr	r3, [r7, #4]
 8007384:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007386:	f043 0208 	orr.w	r2, r3, #8
 800738a:	687b      	ldr	r3, [r7, #4]
 800738c:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 800738e:	687b      	ldr	r3, [r7, #4]
 8007390:	681b      	ldr	r3, [r3, #0]
 8007392:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8007396:	61da      	str	r2, [r3, #28]
  }

  /* I2C Arbitration Loss error interrupt occurred -------------------------------------*/
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_ARLO) != RESET) && \
 8007398:	697b      	ldr	r3, [r7, #20]
 800739a:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800739e:	2b00      	cmp	r3, #0
 80073a0:	d00f      	beq.n	80073c2 <HAL_I2C_ER_IRQHandler+0x96>
      (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERRI) != RESET))
 80073a2:	693b      	ldr	r3, [r7, #16]
 80073a4:	f003 0380 	and.w	r3, r3, #128	@ 0x80
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_ARLO) != RESET) && \
 80073a8:	2b00      	cmp	r3, #0
 80073aa:	d00a      	beq.n	80073c2 <HAL_I2C_ER_IRQHandler+0x96>
  {
    hi2c->ErrorCode |= HAL_I2C_ERROR_ARLO;
 80073ac:	687b      	ldr	r3, [r7, #4]
 80073ae:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80073b0:	f043 0202 	orr.w	r2, r3, #2
 80073b4:	687b      	ldr	r3, [r7, #4]
 80073b6:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 80073b8:	687b      	ldr	r3, [r7, #4]
 80073ba:	681b      	ldr	r3, [r3, #0]
 80073bc:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80073c0:	61da      	str	r2, [r3, #28]
  }

  /* Store current volatile hi2c->ErrorCode, misra rule */
  tmperror = hi2c->ErrorCode;
 80073c2:	687b      	ldr	r3, [r7, #4]
 80073c4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80073c6:	60fb      	str	r3, [r7, #12]

  /* Call the Error Callback in case of Error detected */
  if ((tmperror & (HAL_I2C_ERROR_BERR | HAL_I2C_ERROR_OVR | HAL_I2C_ERROR_ARLO)) !=  HAL_I2C_ERROR_NONE)
 80073c8:	68fb      	ldr	r3, [r7, #12]
 80073ca:	f003 030b 	and.w	r3, r3, #11
 80073ce:	2b00      	cmp	r3, #0
 80073d0:	d003      	beq.n	80073da <HAL_I2C_ER_IRQHandler+0xae>
  {
    I2C_ITError(hi2c, tmperror);
 80073d2:	68f9      	ldr	r1, [r7, #12]
 80073d4:	6878      	ldr	r0, [r7, #4]
 80073d6:	f001 f8fd 	bl	80085d4 <I2C_ITError>
  }
}
 80073da:	bf00      	nop
 80073dc:	3718      	adds	r7, #24
 80073de:	46bd      	mov	sp, r7
 80073e0:	bd80      	pop	{r7, pc}

080073e2 <HAL_I2C_SlaveTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 80073e2:	b480      	push	{r7}
 80073e4:	b083      	sub	sp, #12
 80073e6:	af00      	add	r7, sp, #0
 80073e8:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveTxCpltCallback could be implemented in the user file
   */
}
 80073ea:	bf00      	nop
 80073ec:	370c      	adds	r7, #12
 80073ee:	46bd      	mov	sp, r7
 80073f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80073f4:	4770      	bx	lr

080073f6 <HAL_I2C_SlaveRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 80073f6:	b480      	push	{r7}
 80073f8:	b083      	sub	sp, #12
 80073fa:	af00      	add	r7, sp, #0
 80073fc:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveRxCpltCallback could be implemented in the user file
   */
}
 80073fe:	bf00      	nop
 8007400:	370c      	adds	r7, #12
 8007402:	46bd      	mov	sp, r7
 8007404:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007408:	4770      	bx	lr

0800740a <HAL_I2C_AddrCallback>:
  * @param  TransferDirection Master request Transfer Direction (Write/Read), value of @ref I2C_XFERDIRECTION
  * @param  AddrMatchCode Address Match Code
  * @retval None
  */
__weak void HAL_I2C_AddrCallback(I2C_HandleTypeDef *hi2c, uint8_t TransferDirection, uint16_t AddrMatchCode)
{
 800740a:	b480      	push	{r7}
 800740c:	b083      	sub	sp, #12
 800740e:	af00      	add	r7, sp, #0
 8007410:	6078      	str	r0, [r7, #4]
 8007412:	460b      	mov	r3, r1
 8007414:	70fb      	strb	r3, [r7, #3]
 8007416:	4613      	mov	r3, r2
 8007418:	803b      	strh	r3, [r7, #0]
  UNUSED(AddrMatchCode);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AddrCallback() could be implemented in the user file
   */
}
 800741a:	bf00      	nop
 800741c:	370c      	adds	r7, #12
 800741e:	46bd      	mov	sp, r7
 8007420:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007424:	4770      	bx	lr

08007426 <HAL_I2C_ListenCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_ListenCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8007426:	b480      	push	{r7}
 8007428:	b083      	sub	sp, #12
 800742a:	af00      	add	r7, sp, #0
 800742c:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_ListenCpltCallback() could be implemented in the user file
   */
}
 800742e:	bf00      	nop
 8007430:	370c      	adds	r7, #12
 8007432:	46bd      	mov	sp, r7
 8007434:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007438:	4770      	bx	lr

0800743a <HAL_I2C_MemTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MemTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 800743a:	b480      	push	{r7}
 800743c:	b083      	sub	sp, #12
 800743e:	af00      	add	r7, sp, #0
 8007440:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MemTxCpltCallback could be implemented in the user file
   */
}
 8007442:	bf00      	nop
 8007444:	370c      	adds	r7, #12
 8007446:	46bd      	mov	sp, r7
 8007448:	f85d 7b04 	ldr.w	r7, [sp], #4
 800744c:	4770      	bx	lr

0800744e <HAL_I2C_MemRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MemRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 800744e:	b480      	push	{r7}
 8007450:	b083      	sub	sp, #12
 8007452:	af00      	add	r7, sp, #0
 8007454:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MemRxCpltCallback could be implemented in the user file
   */
}
 8007456:	bf00      	nop
 8007458:	370c      	adds	r7, #12
 800745a:	46bd      	mov	sp, r7
 800745c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007460:	4770      	bx	lr

08007462 <HAL_I2C_ErrorCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_ErrorCallback(I2C_HandleTypeDef *hi2c)
{
 8007462:	b480      	push	{r7}
 8007464:	b083      	sub	sp, #12
 8007466:	af00      	add	r7, sp, #0
 8007468:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_ErrorCallback could be implemented in the user file
   */
}
 800746a:	bf00      	nop
 800746c:	370c      	adds	r7, #12
 800746e:	46bd      	mov	sp, r7
 8007470:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007474:	4770      	bx	lr

08007476 <HAL_I2C_AbortCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_AbortCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8007476:	b480      	push	{r7}
 8007478:	b083      	sub	sp, #12
 800747a:	af00      	add	r7, sp, #0
 800747c:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AbortCpltCallback could be implemented in the user file
   */
}
 800747e:	bf00      	nop
 8007480:	370c      	adds	r7, #12
 8007482:	46bd      	mov	sp, r7
 8007484:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007488:	4770      	bx	lr

0800748a <I2C_Master_ISR_IT>:
  * @param  ITSources Interrupt sources enabled.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_Master_ISR_IT(struct __I2C_HandleTypeDef *hi2c, uint32_t ITFlags,
                                           uint32_t ITSources)
{
 800748a:	b580      	push	{r7, lr}
 800748c:	b088      	sub	sp, #32
 800748e:	af02      	add	r7, sp, #8
 8007490:	60f8      	str	r0, [r7, #12]
 8007492:	60b9      	str	r1, [r7, #8]
 8007494:	607a      	str	r2, [r7, #4]
  uint16_t devaddress;
  uint32_t tmpITFlags = ITFlags;
 8007496:	68bb      	ldr	r3, [r7, #8]
 8007498:	617b      	str	r3, [r7, #20]

  /* Process Locked */
  __HAL_LOCK(hi2c);
 800749a:	68fb      	ldr	r3, [r7, #12]
 800749c:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80074a0:	2b01      	cmp	r3, #1
 80074a2:	d101      	bne.n	80074a8 <I2C_Master_ISR_IT+0x1e>
 80074a4:	2302      	movs	r3, #2
 80074a6:	e113      	b.n	80076d0 <I2C_Master_ISR_IT+0x246>
 80074a8:	68fb      	ldr	r3, [r7, #12]
 80074aa:	2201      	movs	r2, #1
 80074ac:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET) && \
 80074b0:	697b      	ldr	r3, [r7, #20]
 80074b2:	f003 0310 	and.w	r3, r3, #16
 80074b6:	2b00      	cmp	r3, #0
 80074b8:	d012      	beq.n	80074e0 <I2C_Master_ISR_IT+0x56>
      (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_NACKI) != RESET))
 80074ba:	687b      	ldr	r3, [r7, #4]
 80074bc:	f003 0310 	and.w	r3, r3, #16
  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET) && \
 80074c0:	2b00      	cmp	r3, #0
 80074c2:	d00d      	beq.n	80074e0 <I2C_Master_ISR_IT+0x56>
  {
    /* Clear NACK Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80074c4:	68fb      	ldr	r3, [r7, #12]
 80074c6:	681b      	ldr	r3, [r3, #0]
 80074c8:	2210      	movs	r2, #16
 80074ca:	61da      	str	r2, [r3, #28]

    /* Set corresponding Error Code */
    /* No need to generate STOP, it is automatically done */
    /* Error callback will be send during stop flag treatment */
    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 80074cc:	68fb      	ldr	r3, [r7, #12]
 80074ce:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80074d0:	f043 0204 	orr.w	r2, r3, #4
 80074d4:	68fb      	ldr	r3, [r7, #12]
 80074d6:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 80074d8:	68f8      	ldr	r0, [r7, #12]
 80074da:	f001 f992 	bl	8008802 <I2C_Flush_TXDR>
 80074de:	e0e4      	b.n	80076aa <I2C_Master_ISR_IT+0x220>
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET) && \
 80074e0:	697b      	ldr	r3, [r7, #20]
 80074e2:	f003 0304 	and.w	r3, r3, #4
 80074e6:	2b00      	cmp	r3, #0
 80074e8:	d022      	beq.n	8007530 <I2C_Master_ISR_IT+0xa6>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_RXI) != RESET))
 80074ea:	687b      	ldr	r3, [r7, #4]
 80074ec:	f003 0304 	and.w	r3, r3, #4
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET) && \
 80074f0:	2b00      	cmp	r3, #0
 80074f2:	d01d      	beq.n	8007530 <I2C_Master_ISR_IT+0xa6>
  {
    /* Remove RXNE flag on temporary variable as read done */
    tmpITFlags &= ~I2C_FLAG_RXNE;
 80074f4:	697b      	ldr	r3, [r7, #20]
 80074f6:	f023 0304 	bic.w	r3, r3, #4
 80074fa:	617b      	str	r3, [r7, #20]

    /* Read data from RXDR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 80074fc:	68fb      	ldr	r3, [r7, #12]
 80074fe:	681b      	ldr	r3, [r3, #0]
 8007500:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8007502:	68fb      	ldr	r3, [r7, #12]
 8007504:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007506:	b2d2      	uxtb	r2, r2
 8007508:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 800750a:	68fb      	ldr	r3, [r7, #12]
 800750c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800750e:	1c5a      	adds	r2, r3, #1
 8007510:	68fb      	ldr	r3, [r7, #12]
 8007512:	625a      	str	r2, [r3, #36]	@ 0x24

    hi2c->XferSize--;
 8007514:	68fb      	ldr	r3, [r7, #12]
 8007516:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8007518:	3b01      	subs	r3, #1
 800751a:	b29a      	uxth	r2, r3
 800751c:	68fb      	ldr	r3, [r7, #12]
 800751e:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferCount--;
 8007520:	68fb      	ldr	r3, [r7, #12]
 8007522:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8007524:	b29b      	uxth	r3, r3
 8007526:	3b01      	subs	r3, #1
 8007528:	b29a      	uxth	r2, r3
 800752a:	68fb      	ldr	r3, [r7, #12]
 800752c:	855a      	strh	r2, [r3, #42]	@ 0x2a
 800752e:	e0bc      	b.n	80076aa <I2C_Master_ISR_IT+0x220>
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TC) == RESET) && \
 8007530:	697b      	ldr	r3, [r7, #20]
 8007532:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007536:	2b00      	cmp	r3, #0
 8007538:	d128      	bne.n	800758c <I2C_Master_ISR_IT+0x102>
           ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TXIS) != RESET) && \
 800753a:	697b      	ldr	r3, [r7, #20]
 800753c:	f003 0302 	and.w	r3, r3, #2
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TC) == RESET) && \
 8007540:	2b00      	cmp	r3, #0
 8007542:	d023      	beq.n	800758c <I2C_Master_ISR_IT+0x102>
            (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TXI) != RESET)))
 8007544:	687b      	ldr	r3, [r7, #4]
 8007546:	f003 0302 	and.w	r3, r3, #2
           ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TXIS) != RESET) && \
 800754a:	2b00      	cmp	r3, #0
 800754c:	d01e      	beq.n	800758c <I2C_Master_ISR_IT+0x102>
  {
    /* Write data to TXDR */
    if (hi2c->XferCount != 0U)
 800754e:	68fb      	ldr	r3, [r7, #12]
 8007550:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8007552:	b29b      	uxth	r3, r3
 8007554:	2b00      	cmp	r3, #0
 8007556:	f000 80a8 	beq.w	80076aa <I2C_Master_ISR_IT+0x220>
    {
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 800755a:	68fb      	ldr	r3, [r7, #12]
 800755c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800755e:	781a      	ldrb	r2, [r3, #0]
 8007560:	68fb      	ldr	r3, [r7, #12]
 8007562:	681b      	ldr	r3, [r3, #0]
 8007564:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8007566:	68fb      	ldr	r3, [r7, #12]
 8007568:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800756a:	1c5a      	adds	r2, r3, #1
 800756c:	68fb      	ldr	r3, [r7, #12]
 800756e:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferSize--;
 8007570:	68fb      	ldr	r3, [r7, #12]
 8007572:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8007574:	3b01      	subs	r3, #1
 8007576:	b29a      	uxth	r2, r3
 8007578:	68fb      	ldr	r3, [r7, #12]
 800757a:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 800757c:	68fb      	ldr	r3, [r7, #12]
 800757e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8007580:	b29b      	uxth	r3, r3
 8007582:	3b01      	subs	r3, #1
 8007584:	b29a      	uxth	r2, r3
 8007586:	68fb      	ldr	r3, [r7, #12]
 8007588:	855a      	strh	r2, [r3, #42]	@ 0x2a
    if (hi2c->XferCount != 0U)
 800758a:	e08e      	b.n	80076aa <I2C_Master_ISR_IT+0x220>
    }
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TCR) != RESET) && \
 800758c:	697b      	ldr	r3, [r7, #20]
 800758e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007592:	2b00      	cmp	r3, #0
 8007594:	d05c      	beq.n	8007650 <I2C_Master_ISR_IT+0x1c6>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TCI) != RESET))
 8007596:	687b      	ldr	r3, [r7, #4]
 8007598:	f003 0340 	and.w	r3, r3, #64	@ 0x40
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TCR) != RESET) && \
 800759c:	2b00      	cmp	r3, #0
 800759e:	d057      	beq.n	8007650 <I2C_Master_ISR_IT+0x1c6>
  {
    if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 80075a0:	68fb      	ldr	r3, [r7, #12]
 80075a2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80075a4:	b29b      	uxth	r3, r3
 80075a6:	2b00      	cmp	r3, #0
 80075a8:	d040      	beq.n	800762c <I2C_Master_ISR_IT+0x1a2>
 80075aa:	68fb      	ldr	r3, [r7, #12]
 80075ac:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80075ae:	2b00      	cmp	r3, #0
 80075b0:	d13c      	bne.n	800762c <I2C_Master_ISR_IT+0x1a2>
    {
      devaddress = (uint16_t)(hi2c->Instance->CR2 & I2C_CR2_SADD);
 80075b2:	68fb      	ldr	r3, [r7, #12]
 80075b4:	681b      	ldr	r3, [r3, #0]
 80075b6:	685b      	ldr	r3, [r3, #4]
 80075b8:	b29b      	uxth	r3, r3
 80075ba:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80075be:	827b      	strh	r3, [r7, #18]

      if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80075c0:	68fb      	ldr	r3, [r7, #12]
 80075c2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80075c4:	b29b      	uxth	r3, r3
 80075c6:	2bff      	cmp	r3, #255	@ 0xff
 80075c8:	d90e      	bls.n	80075e8 <I2C_Master_ISR_IT+0x15e>
      {
        hi2c->XferSize = MAX_NBYTE_SIZE;
 80075ca:	68fb      	ldr	r3, [r7, #12]
 80075cc:	22ff      	movs	r2, #255	@ 0xff
 80075ce:	851a      	strh	r2, [r3, #40]	@ 0x28
        I2C_TransferConfig(hi2c, devaddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 80075d0:	68fb      	ldr	r3, [r7, #12]
 80075d2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80075d4:	b2da      	uxtb	r2, r3
 80075d6:	8a79      	ldrh	r1, [r7, #18]
 80075d8:	2300      	movs	r3, #0
 80075da:	9300      	str	r3, [sp, #0]
 80075dc:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 80075e0:	68f8      	ldr	r0, [r7, #12]
 80075e2:	f001 f9fd 	bl	80089e0 <I2C_TransferConfig>
      if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80075e6:	e032      	b.n	800764e <I2C_Master_ISR_IT+0x1c4>
      }
      else
      {
        hi2c->XferSize = hi2c->XferCount;
 80075e8:	68fb      	ldr	r3, [r7, #12]
 80075ea:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80075ec:	b29a      	uxth	r2, r3
 80075ee:	68fb      	ldr	r3, [r7, #12]
 80075f0:	851a      	strh	r2, [r3, #40]	@ 0x28
        if (hi2c->XferOptions != I2C_NO_OPTION_FRAME)
 80075f2:	68fb      	ldr	r3, [r7, #12]
 80075f4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80075f6:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 80075fa:	d00b      	beq.n	8007614 <I2C_Master_ISR_IT+0x18a>
        {
          I2C_TransferConfig(hi2c, devaddress, (uint8_t)hi2c->XferSize,
 80075fc:	68fb      	ldr	r3, [r7, #12]
 80075fe:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8007600:	b2da      	uxtb	r2, r3
                             hi2c->XferOptions, I2C_NO_STARTSTOP);
 8007602:	68fb      	ldr	r3, [r7, #12]
 8007604:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
          I2C_TransferConfig(hi2c, devaddress, (uint8_t)hi2c->XferSize,
 8007606:	8a79      	ldrh	r1, [r7, #18]
 8007608:	2000      	movs	r0, #0
 800760a:	9000      	str	r0, [sp, #0]
 800760c:	68f8      	ldr	r0, [r7, #12]
 800760e:	f001 f9e7 	bl	80089e0 <I2C_TransferConfig>
      if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8007612:	e01c      	b.n	800764e <I2C_Master_ISR_IT+0x1c4>
        }
        else
        {
          I2C_TransferConfig(hi2c, devaddress, (uint8_t)hi2c->XferSize,
 8007614:	68fb      	ldr	r3, [r7, #12]
 8007616:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8007618:	b2da      	uxtb	r2, r3
 800761a:	8a79      	ldrh	r1, [r7, #18]
 800761c:	2300      	movs	r3, #0
 800761e:	9300      	str	r3, [sp, #0]
 8007620:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8007624:	68f8      	ldr	r0, [r7, #12]
 8007626:	f001 f9db 	bl	80089e0 <I2C_TransferConfig>
      if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800762a:	e010      	b.n	800764e <I2C_Master_ISR_IT+0x1c4>
      }
    }
    else
    {
      /* Call TxCpltCallback() if no stop mode is set */
      if (I2C_GET_STOP_MODE(hi2c) != I2C_AUTOEND_MODE)
 800762c:	68fb      	ldr	r3, [r7, #12]
 800762e:	681b      	ldr	r3, [r3, #0]
 8007630:	685b      	ldr	r3, [r3, #4]
 8007632:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8007636:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800763a:	d003      	beq.n	8007644 <I2C_Master_ISR_IT+0x1ba>
      {
        /* Call I2C Master Sequential complete process */
        I2C_ITMasterSeqCplt(hi2c);
 800763c:	68f8      	ldr	r0, [r7, #12]
 800763e:	f000 fcb0 	bl	8007fa2 <I2C_ITMasterSeqCplt>
    if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8007642:	e032      	b.n	80076aa <I2C_Master_ISR_IT+0x220>
      }
      else
      {
        /* Wrong size Status regarding TCR flag event */
        /* Call the corresponding callback to inform upper layer of End of Transfer */
        I2C_ITError(hi2c, HAL_I2C_ERROR_SIZE);
 8007644:	2140      	movs	r1, #64	@ 0x40
 8007646:	68f8      	ldr	r0, [r7, #12]
 8007648:	f000 ffc4 	bl	80085d4 <I2C_ITError>
    if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 800764c:	e02d      	b.n	80076aa <I2C_Master_ISR_IT+0x220>
 800764e:	e02c      	b.n	80076aa <I2C_Master_ISR_IT+0x220>
      }
    }
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TC) != RESET) && \
 8007650:	697b      	ldr	r3, [r7, #20]
 8007652:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007656:	2b00      	cmp	r3, #0
 8007658:	d027      	beq.n	80076aa <I2C_Master_ISR_IT+0x220>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TCI) != RESET))
 800765a:	687b      	ldr	r3, [r7, #4]
 800765c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TC) != RESET) && \
 8007660:	2b00      	cmp	r3, #0
 8007662:	d022      	beq.n	80076aa <I2C_Master_ISR_IT+0x220>
  {
    if (hi2c->XferCount == 0U)
 8007664:	68fb      	ldr	r3, [r7, #12]
 8007666:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8007668:	b29b      	uxth	r3, r3
 800766a:	2b00      	cmp	r3, #0
 800766c:	d119      	bne.n	80076a2 <I2C_Master_ISR_IT+0x218>
    {
      if (I2C_GET_STOP_MODE(hi2c) != I2C_AUTOEND_MODE)
 800766e:	68fb      	ldr	r3, [r7, #12]
 8007670:	681b      	ldr	r3, [r3, #0]
 8007672:	685b      	ldr	r3, [r3, #4]
 8007674:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8007678:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800767c:	d015      	beq.n	80076aa <I2C_Master_ISR_IT+0x220>
      {
        /* Generate a stop condition in case of no transfer option */
        if (hi2c->XferOptions == I2C_NO_OPTION_FRAME)
 800767e:	68fb      	ldr	r3, [r7, #12]
 8007680:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007682:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8007686:	d108      	bne.n	800769a <I2C_Master_ISR_IT+0x210>
        {
          /* Generate Stop */
          hi2c->Instance->CR2 |= I2C_CR2_STOP;
 8007688:	68fb      	ldr	r3, [r7, #12]
 800768a:	681b      	ldr	r3, [r3, #0]
 800768c:	685a      	ldr	r2, [r3, #4]
 800768e:	68fb      	ldr	r3, [r7, #12]
 8007690:	681b      	ldr	r3, [r3, #0]
 8007692:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8007696:	605a      	str	r2, [r3, #4]
 8007698:	e007      	b.n	80076aa <I2C_Master_ISR_IT+0x220>
        }
        else
        {
          /* Call I2C Master Sequential complete process */
          I2C_ITMasterSeqCplt(hi2c);
 800769a:	68f8      	ldr	r0, [r7, #12]
 800769c:	f000 fc81 	bl	8007fa2 <I2C_ITMasterSeqCplt>
 80076a0:	e003      	b.n	80076aa <I2C_Master_ISR_IT+0x220>
    }
    else
    {
      /* Wrong size Status regarding TC flag event */
      /* Call the corresponding callback to inform upper layer of End of Transfer */
      I2C_ITError(hi2c, HAL_I2C_ERROR_SIZE);
 80076a2:	2140      	movs	r1, #64	@ 0x40
 80076a4:	68f8      	ldr	r0, [r7, #12]
 80076a6:	f000 ff95 	bl	80085d4 <I2C_ITError>
  else
  {
    /* Nothing to do */
  }

  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_STOPF) != RESET) && \
 80076aa:	697b      	ldr	r3, [r7, #20]
 80076ac:	f003 0320 	and.w	r3, r3, #32
 80076b0:	2b00      	cmp	r3, #0
 80076b2:	d008      	beq.n	80076c6 <I2C_Master_ISR_IT+0x23c>
      (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_STOPI) != RESET))
 80076b4:	687b      	ldr	r3, [r7, #4]
 80076b6:	f003 0320 	and.w	r3, r3, #32
  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_STOPF) != RESET) && \
 80076ba:	2b00      	cmp	r3, #0
 80076bc:	d003      	beq.n	80076c6 <I2C_Master_ISR_IT+0x23c>
  {
    /* Call I2C Master complete process */
    I2C_ITMasterCplt(hi2c, tmpITFlags);
 80076be:	6979      	ldr	r1, [r7, #20]
 80076c0:	68f8      	ldr	r0, [r7, #12]
 80076c2:	f000 fd07 	bl	80080d4 <I2C_ITMasterCplt>
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hi2c);
 80076c6:	68fb      	ldr	r3, [r7, #12]
 80076c8:	2200      	movs	r2, #0
 80076ca:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  return HAL_OK;
 80076ce:	2300      	movs	r3, #0
}
 80076d0:	4618      	mov	r0, r3
 80076d2:	3718      	adds	r7, #24
 80076d4:	46bd      	mov	sp, r7
 80076d6:	bd80      	pop	{r7, pc}

080076d8 <I2C_Slave_ISR_IT>:
  * @param  ITSources Interrupt sources enabled.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_Slave_ISR_IT(struct __I2C_HandleTypeDef *hi2c, uint32_t ITFlags,
                                          uint32_t ITSources)
{
 80076d8:	b580      	push	{r7, lr}
 80076da:	b086      	sub	sp, #24
 80076dc:	af00      	add	r7, sp, #0
 80076de:	60f8      	str	r0, [r7, #12]
 80076e0:	60b9      	str	r1, [r7, #8]
 80076e2:	607a      	str	r2, [r7, #4]
  uint32_t tmpoptions = hi2c->XferOptions;
 80076e4:	68fb      	ldr	r3, [r7, #12]
 80076e6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80076e8:	617b      	str	r3, [r7, #20]
  uint32_t tmpITFlags = ITFlags;
 80076ea:	68bb      	ldr	r3, [r7, #8]
 80076ec:	613b      	str	r3, [r7, #16]

  /* Process locked */
  __HAL_LOCK(hi2c);
 80076ee:	68fb      	ldr	r3, [r7, #12]
 80076f0:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80076f4:	2b01      	cmp	r3, #1
 80076f6:	d101      	bne.n	80076fc <I2C_Slave_ISR_IT+0x24>
 80076f8:	2302      	movs	r3, #2
 80076fa:	e0e2      	b.n	80078c2 <I2C_Slave_ISR_IT+0x1ea>
 80076fc:	68fb      	ldr	r3, [r7, #12]
 80076fe:	2201      	movs	r2, #1
 8007700:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  /* Check if STOPF is set */
  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_STOPF) != RESET) && \
 8007704:	693b      	ldr	r3, [r7, #16]
 8007706:	f003 0320 	and.w	r3, r3, #32
 800770a:	2b00      	cmp	r3, #0
 800770c:	d009      	beq.n	8007722 <I2C_Slave_ISR_IT+0x4a>
      (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_STOPI) != RESET))
 800770e:	687b      	ldr	r3, [r7, #4]
 8007710:	f003 0320 	and.w	r3, r3, #32
  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_STOPF) != RESET) && \
 8007714:	2b00      	cmp	r3, #0
 8007716:	d004      	beq.n	8007722 <I2C_Slave_ISR_IT+0x4a>
  {
    /* Call I2C Slave complete process */
    I2C_ITSlaveCplt(hi2c, tmpITFlags);
 8007718:	6939      	ldr	r1, [r7, #16]
 800771a:	68f8      	ldr	r0, [r7, #12]
 800771c:	f000 fda2 	bl	8008264 <I2C_ITSlaveCplt>
 8007720:	e0ca      	b.n	80078b8 <I2C_Slave_ISR_IT+0x1e0>
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET) && \
 8007722:	693b      	ldr	r3, [r7, #16]
 8007724:	f003 0310 	and.w	r3, r3, #16
 8007728:	2b00      	cmp	r3, #0
 800772a:	d04b      	beq.n	80077c4 <I2C_Slave_ISR_IT+0xec>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_NACKI) != RESET))
 800772c:	687b      	ldr	r3, [r7, #4]
 800772e:	f003 0310 	and.w	r3, r3, #16
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET) && \
 8007732:	2b00      	cmp	r3, #0
 8007734:	d046      	beq.n	80077c4 <I2C_Slave_ISR_IT+0xec>
  {
    /* Check that I2C transfer finished */
    /* if yes, normal use case, a NACK is sent by the MASTER when Transfer is finished */
    /* Mean XferCount == 0*/
    /* So clear Flag NACKF only */
    if (hi2c->XferCount == 0U)
 8007736:	68fb      	ldr	r3, [r7, #12]
 8007738:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800773a:	b29b      	uxth	r3, r3
 800773c:	2b00      	cmp	r3, #0
 800773e:	d128      	bne.n	8007792 <I2C_Slave_ISR_IT+0xba>
    {
      if ((hi2c->State == HAL_I2C_STATE_LISTEN) && (tmpoptions == I2C_FIRST_AND_LAST_FRAME))
 8007740:	68fb      	ldr	r3, [r7, #12]
 8007742:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8007746:	b2db      	uxtb	r3, r3
 8007748:	2b28      	cmp	r3, #40	@ 0x28
 800774a:	d108      	bne.n	800775e <I2C_Slave_ISR_IT+0x86>
 800774c:	697b      	ldr	r3, [r7, #20]
 800774e:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8007752:	d104      	bne.n	800775e <I2C_Slave_ISR_IT+0x86>
        /* Same action must be done for (tmpoptions == I2C_LAST_FRAME) which removed for
           Warning[Pa134]: left and right operands are identical */
      {
        /* Call I2C Listen complete process */
        I2C_ITListenCplt(hi2c, tmpITFlags);
 8007754:	6939      	ldr	r1, [r7, #16]
 8007756:	68f8      	ldr	r0, [r7, #12]
 8007758:	f000 fee8 	bl	800852c <I2C_ITListenCplt>
 800775c:	e031      	b.n	80077c2 <I2C_Slave_ISR_IT+0xea>
      }
      else if ((hi2c->State == HAL_I2C_STATE_BUSY_TX_LISTEN) && (tmpoptions != I2C_NO_OPTION_FRAME))
 800775e:	68fb      	ldr	r3, [r7, #12]
 8007760:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8007764:	b2db      	uxtb	r3, r3
 8007766:	2b29      	cmp	r3, #41	@ 0x29
 8007768:	d10e      	bne.n	8007788 <I2C_Slave_ISR_IT+0xb0>
 800776a:	697b      	ldr	r3, [r7, #20]
 800776c:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8007770:	d00a      	beq.n	8007788 <I2C_Slave_ISR_IT+0xb0>
      {
        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8007772:	68fb      	ldr	r3, [r7, #12]
 8007774:	681b      	ldr	r3, [r3, #0]
 8007776:	2210      	movs	r2, #16
 8007778:	61da      	str	r2, [r3, #28]

        /* Flush TX register */
        I2C_Flush_TXDR(hi2c);
 800777a:	68f8      	ldr	r0, [r7, #12]
 800777c:	f001 f841 	bl	8008802 <I2C_Flush_TXDR>

        /* Last Byte is Transmitted */
        /* Call I2C Slave Sequential complete process */
        I2C_ITSlaveSeqCplt(hi2c);
 8007780:	68f8      	ldr	r0, [r7, #12]
 8007782:	f000 fc4b 	bl	800801c <I2C_ITSlaveSeqCplt>
 8007786:	e01c      	b.n	80077c2 <I2C_Slave_ISR_IT+0xea>
      }
      else
      {
        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8007788:	68fb      	ldr	r3, [r7, #12]
 800778a:	681b      	ldr	r3, [r3, #0]
 800778c:	2210      	movs	r2, #16
 800778e:	61da      	str	r2, [r3, #28]
    if (hi2c->XferCount == 0U)
 8007790:	e08f      	b.n	80078b2 <I2C_Slave_ISR_IT+0x1da>
    }
    else
    {
      /* if no, error use case, a Non-Acknowledge of last Data is generated by the MASTER*/
      /* Clear NACK Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8007792:	68fb      	ldr	r3, [r7, #12]
 8007794:	681b      	ldr	r3, [r3, #0]
 8007796:	2210      	movs	r2, #16
 8007798:	61da      	str	r2, [r3, #28]

      /* Set ErrorCode corresponding to a Non-Acknowledge */
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 800779a:	68fb      	ldr	r3, [r7, #12]
 800779c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800779e:	f043 0204 	orr.w	r2, r3, #4
 80077a2:	68fb      	ldr	r3, [r7, #12]
 80077a4:	645a      	str	r2, [r3, #68]	@ 0x44

      if ((tmpoptions == I2C_FIRST_FRAME) || (tmpoptions == I2C_NEXT_FRAME))
 80077a6:	697b      	ldr	r3, [r7, #20]
 80077a8:	2b00      	cmp	r3, #0
 80077aa:	d003      	beq.n	80077b4 <I2C_Slave_ISR_IT+0xdc>
 80077ac:	697b      	ldr	r3, [r7, #20]
 80077ae:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80077b2:	d17e      	bne.n	80078b2 <I2C_Slave_ISR_IT+0x1da>
      {
        /* Call the corresponding callback to inform upper layer of End of Transfer */
        I2C_ITError(hi2c, hi2c->ErrorCode);
 80077b4:	68fb      	ldr	r3, [r7, #12]
 80077b6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80077b8:	4619      	mov	r1, r3
 80077ba:	68f8      	ldr	r0, [r7, #12]
 80077bc:	f000 ff0a 	bl	80085d4 <I2C_ITError>
    if (hi2c->XferCount == 0U)
 80077c0:	e077      	b.n	80078b2 <I2C_Slave_ISR_IT+0x1da>
 80077c2:	e076      	b.n	80078b2 <I2C_Slave_ISR_IT+0x1da>
      }
    }
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET) && \
 80077c4:	693b      	ldr	r3, [r7, #16]
 80077c6:	f003 0304 	and.w	r3, r3, #4
 80077ca:	2b00      	cmp	r3, #0
 80077cc:	d02f      	beq.n	800782e <I2C_Slave_ISR_IT+0x156>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_RXI) != RESET))
 80077ce:	687b      	ldr	r3, [r7, #4]
 80077d0:	f003 0304 	and.w	r3, r3, #4
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET) && \
 80077d4:	2b00      	cmp	r3, #0
 80077d6:	d02a      	beq.n	800782e <I2C_Slave_ISR_IT+0x156>
  {
    if (hi2c->XferCount > 0U)
 80077d8:	68fb      	ldr	r3, [r7, #12]
 80077da:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80077dc:	b29b      	uxth	r3, r3
 80077de:	2b00      	cmp	r3, #0
 80077e0:	d018      	beq.n	8007814 <I2C_Slave_ISR_IT+0x13c>
    {
      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 80077e2:	68fb      	ldr	r3, [r7, #12]
 80077e4:	681b      	ldr	r3, [r3, #0]
 80077e6:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80077e8:	68fb      	ldr	r3, [r7, #12]
 80077ea:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80077ec:	b2d2      	uxtb	r2, r2
 80077ee:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80077f0:	68fb      	ldr	r3, [r7, #12]
 80077f2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80077f4:	1c5a      	adds	r2, r3, #1
 80077f6:	68fb      	ldr	r3, [r7, #12]
 80077f8:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferSize--;
 80077fa:	68fb      	ldr	r3, [r7, #12]
 80077fc:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80077fe:	3b01      	subs	r3, #1
 8007800:	b29a      	uxth	r2, r3
 8007802:	68fb      	ldr	r3, [r7, #12]
 8007804:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 8007806:	68fb      	ldr	r3, [r7, #12]
 8007808:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800780a:	b29b      	uxth	r3, r3
 800780c:	3b01      	subs	r3, #1
 800780e:	b29a      	uxth	r2, r3
 8007810:	68fb      	ldr	r3, [r7, #12]
 8007812:	855a      	strh	r2, [r3, #42]	@ 0x2a
    }

    if ((hi2c->XferCount == 0U) && \
 8007814:	68fb      	ldr	r3, [r7, #12]
 8007816:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8007818:	b29b      	uxth	r3, r3
 800781a:	2b00      	cmp	r3, #0
 800781c:	d14b      	bne.n	80078b6 <I2C_Slave_ISR_IT+0x1de>
 800781e:	697b      	ldr	r3, [r7, #20]
 8007820:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8007824:	d047      	beq.n	80078b6 <I2C_Slave_ISR_IT+0x1de>
        (tmpoptions != I2C_NO_OPTION_FRAME))
    {
      /* Call I2C Slave Sequential complete process */
      I2C_ITSlaveSeqCplt(hi2c);
 8007826:	68f8      	ldr	r0, [r7, #12]
 8007828:	f000 fbf8 	bl	800801c <I2C_ITSlaveSeqCplt>
    if ((hi2c->XferCount == 0U) && \
 800782c:	e043      	b.n	80078b6 <I2C_Slave_ISR_IT+0x1de>
    }
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_ADDR) != RESET) && \
 800782e:	693b      	ldr	r3, [r7, #16]
 8007830:	f003 0308 	and.w	r3, r3, #8
 8007834:	2b00      	cmp	r3, #0
 8007836:	d009      	beq.n	800784c <I2C_Slave_ISR_IT+0x174>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_ADDRI) != RESET))
 8007838:	687b      	ldr	r3, [r7, #4]
 800783a:	f003 0308 	and.w	r3, r3, #8
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_ADDR) != RESET) && \
 800783e:	2b00      	cmp	r3, #0
 8007840:	d004      	beq.n	800784c <I2C_Slave_ISR_IT+0x174>
  {
    I2C_ITAddrCplt(hi2c, tmpITFlags);
 8007842:	6939      	ldr	r1, [r7, #16]
 8007844:	68f8      	ldr	r0, [r7, #12]
 8007846:	f000 fb28 	bl	8007e9a <I2C_ITAddrCplt>
 800784a:	e035      	b.n	80078b8 <I2C_Slave_ISR_IT+0x1e0>
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TXIS) != RESET) && \
 800784c:	693b      	ldr	r3, [r7, #16]
 800784e:	f003 0302 	and.w	r3, r3, #2
 8007852:	2b00      	cmp	r3, #0
 8007854:	d030      	beq.n	80078b8 <I2C_Slave_ISR_IT+0x1e0>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TXI) != RESET))
 8007856:	687b      	ldr	r3, [r7, #4]
 8007858:	f003 0302 	and.w	r3, r3, #2
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TXIS) != RESET) && \
 800785c:	2b00      	cmp	r3, #0
 800785e:	d02b      	beq.n	80078b8 <I2C_Slave_ISR_IT+0x1e0>
  {
    /* Write data to TXDR only if XferCount not reach "0" */
    /* A TXIS flag can be set, during STOP treatment      */
    /* Check if all Data have already been sent */
    /* If it is the case, this last write in TXDR is not sent, correspond to a dummy TXIS event */
    if (hi2c->XferCount > 0U)
 8007860:	68fb      	ldr	r3, [r7, #12]
 8007862:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8007864:	b29b      	uxth	r3, r3
 8007866:	2b00      	cmp	r3, #0
 8007868:	d018      	beq.n	800789c <I2C_Slave_ISR_IT+0x1c4>
    {
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 800786a:	68fb      	ldr	r3, [r7, #12]
 800786c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800786e:	781a      	ldrb	r2, [r3, #0]
 8007870:	68fb      	ldr	r3, [r7, #12]
 8007872:	681b      	ldr	r3, [r3, #0]
 8007874:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8007876:	68fb      	ldr	r3, [r7, #12]
 8007878:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800787a:	1c5a      	adds	r2, r3, #1
 800787c:	68fb      	ldr	r3, [r7, #12]
 800787e:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 8007880:	68fb      	ldr	r3, [r7, #12]
 8007882:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8007884:	b29b      	uxth	r3, r3
 8007886:	3b01      	subs	r3, #1
 8007888:	b29a      	uxth	r2, r3
 800788a:	68fb      	ldr	r3, [r7, #12]
 800788c:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 800788e:	68fb      	ldr	r3, [r7, #12]
 8007890:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8007892:	3b01      	subs	r3, #1
 8007894:	b29a      	uxth	r2, r3
 8007896:	68fb      	ldr	r3, [r7, #12]
 8007898:	851a      	strh	r2, [r3, #40]	@ 0x28
 800789a:	e00d      	b.n	80078b8 <I2C_Slave_ISR_IT+0x1e0>
    }
    else
    {
      if ((tmpoptions == I2C_NEXT_FRAME) || (tmpoptions == I2C_FIRST_FRAME))
 800789c:	697b      	ldr	r3, [r7, #20]
 800789e:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80078a2:	d002      	beq.n	80078aa <I2C_Slave_ISR_IT+0x1d2>
 80078a4:	697b      	ldr	r3, [r7, #20]
 80078a6:	2b00      	cmp	r3, #0
 80078a8:	d106      	bne.n	80078b8 <I2C_Slave_ISR_IT+0x1e0>
      {
        /* Last Byte is Transmitted */
        /* Call I2C Slave Sequential complete process */
        I2C_ITSlaveSeqCplt(hi2c);
 80078aa:	68f8      	ldr	r0, [r7, #12]
 80078ac:	f000 fbb6 	bl	800801c <I2C_ITSlaveSeqCplt>
 80078b0:	e002      	b.n	80078b8 <I2C_Slave_ISR_IT+0x1e0>
    if (hi2c->XferCount == 0U)
 80078b2:	bf00      	nop
 80078b4:	e000      	b.n	80078b8 <I2C_Slave_ISR_IT+0x1e0>
    if ((hi2c->XferCount == 0U) && \
 80078b6:	bf00      	nop
  {
    /* Nothing to do */
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hi2c);
 80078b8:	68fb      	ldr	r3, [r7, #12]
 80078ba:	2200      	movs	r2, #0
 80078bc:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  return HAL_OK;
 80078c0:	2300      	movs	r3, #0
}
 80078c2:	4618      	mov	r0, r3
 80078c4:	3718      	adds	r7, #24
 80078c6:	46bd      	mov	sp, r7
 80078c8:	bd80      	pop	{r7, pc}

080078ca <I2C_Master_ISR_DMA>:
  * @param  ITSources Interrupt sources enabled.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_Master_ISR_DMA(struct __I2C_HandleTypeDef *hi2c, uint32_t ITFlags,
                                            uint32_t ITSources)
{
 80078ca:	b580      	push	{r7, lr}
 80078cc:	b088      	sub	sp, #32
 80078ce:	af02      	add	r7, sp, #8
 80078d0:	60f8      	str	r0, [r7, #12]
 80078d2:	60b9      	str	r1, [r7, #8]
 80078d4:	607a      	str	r2, [r7, #4]
  uint16_t devaddress;
  uint32_t xfermode;

  /* Process Locked */
  __HAL_LOCK(hi2c);
 80078d6:	68fb      	ldr	r3, [r7, #12]
 80078d8:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80078dc:	2b01      	cmp	r3, #1
 80078de:	d101      	bne.n	80078e4 <I2C_Master_ISR_DMA+0x1a>
 80078e0:	2302      	movs	r3, #2
 80078e2:	e0d9      	b.n	8007a98 <I2C_Master_ISR_DMA+0x1ce>
 80078e4:	68fb      	ldr	r3, [r7, #12]
 80078e6:	2201      	movs	r2, #1
 80078e8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_AF) != RESET) && \
 80078ec:	68bb      	ldr	r3, [r7, #8]
 80078ee:	f003 0310 	and.w	r3, r3, #16
 80078f2:	2b00      	cmp	r3, #0
 80078f4:	d016      	beq.n	8007924 <I2C_Master_ISR_DMA+0x5a>
      (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_NACKI) != RESET))
 80078f6:	687b      	ldr	r3, [r7, #4]
 80078f8:	f003 0310 	and.w	r3, r3, #16
  if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_AF) != RESET) && \
 80078fc:	2b00      	cmp	r3, #0
 80078fe:	d011      	beq.n	8007924 <I2C_Master_ISR_DMA+0x5a>
  {
    /* Clear NACK Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8007900:	68fb      	ldr	r3, [r7, #12]
 8007902:	681b      	ldr	r3, [r3, #0]
 8007904:	2210      	movs	r2, #16
 8007906:	61da      	str	r2, [r3, #28]

    /* Set corresponding Error Code */
    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8007908:	68fb      	ldr	r3, [r7, #12]
 800790a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800790c:	f043 0204 	orr.w	r2, r3, #4
 8007910:	68fb      	ldr	r3, [r7, #12]
 8007912:	645a      	str	r2, [r3, #68]	@ 0x44

    /* No need to generate STOP, it is automatically done */
    /* But enable STOP interrupt, to treat it */
    /* Error callback will be send during stop flag treatment */
    I2C_Enable_IRQ(hi2c, I2C_XFER_CPLT_IT);
 8007914:	2120      	movs	r1, #32
 8007916:	68f8      	ldr	r0, [r7, #12]
 8007918:	f001 f894 	bl	8008a44 <I2C_Enable_IRQ>

    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 800791c:	68f8      	ldr	r0, [r7, #12]
 800791e:	f000 ff70 	bl	8008802 <I2C_Flush_TXDR>
 8007922:	e0b4      	b.n	8007a8e <I2C_Master_ISR_DMA+0x1c4>
  }
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TCR) != RESET) && \
 8007924:	68bb      	ldr	r3, [r7, #8]
 8007926:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800792a:	2b00      	cmp	r3, #0
 800792c:	d071      	beq.n	8007a12 <I2C_Master_ISR_DMA+0x148>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TCI) != RESET))
 800792e:	687b      	ldr	r3, [r7, #4]
 8007930:	f003 0340 	and.w	r3, r3, #64	@ 0x40
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TCR) != RESET) && \
 8007934:	2b00      	cmp	r3, #0
 8007936:	d06c      	beq.n	8007a12 <I2C_Master_ISR_DMA+0x148>
  {
    /* Disable TC interrupt */
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_TCI);
 8007938:	68fb      	ldr	r3, [r7, #12]
 800793a:	681b      	ldr	r3, [r3, #0]
 800793c:	681a      	ldr	r2, [r3, #0]
 800793e:	68fb      	ldr	r3, [r7, #12]
 8007940:	681b      	ldr	r3, [r3, #0]
 8007942:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8007946:	601a      	str	r2, [r3, #0]

    if (hi2c->XferCount != 0U)
 8007948:	68fb      	ldr	r3, [r7, #12]
 800794a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800794c:	b29b      	uxth	r3, r3
 800794e:	2b00      	cmp	r3, #0
 8007950:	d04e      	beq.n	80079f0 <I2C_Master_ISR_DMA+0x126>
    {
      /* Recover Slave address */
      devaddress = (uint16_t)(hi2c->Instance->CR2 & I2C_CR2_SADD);
 8007952:	68fb      	ldr	r3, [r7, #12]
 8007954:	681b      	ldr	r3, [r3, #0]
 8007956:	685b      	ldr	r3, [r3, #4]
 8007958:	b29b      	uxth	r3, r3
 800795a:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800795e:	827b      	strh	r3, [r7, #18]

      /* Prepare the new XferSize to transfer */
      if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8007960:	68fb      	ldr	r3, [r7, #12]
 8007962:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8007964:	b29b      	uxth	r3, r3
 8007966:	2bff      	cmp	r3, #255	@ 0xff
 8007968:	d906      	bls.n	8007978 <I2C_Master_ISR_DMA+0xae>
      {
        hi2c->XferSize = MAX_NBYTE_SIZE;
 800796a:	68fb      	ldr	r3, [r7, #12]
 800796c:	22ff      	movs	r2, #255	@ 0xff
 800796e:	851a      	strh	r2, [r3, #40]	@ 0x28
        xfermode = I2C_RELOAD_MODE;
 8007970:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8007974:	617b      	str	r3, [r7, #20]
 8007976:	e010      	b.n	800799a <I2C_Master_ISR_DMA+0xd0>
      }
      else
      {
        hi2c->XferSize = hi2c->XferCount;
 8007978:	68fb      	ldr	r3, [r7, #12]
 800797a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800797c:	b29a      	uxth	r2, r3
 800797e:	68fb      	ldr	r3, [r7, #12]
 8007980:	851a      	strh	r2, [r3, #40]	@ 0x28
        if (hi2c->XferOptions != I2C_NO_OPTION_FRAME)
 8007982:	68fb      	ldr	r3, [r7, #12]
 8007984:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007986:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 800798a:	d003      	beq.n	8007994 <I2C_Master_ISR_DMA+0xca>
        {
          xfermode = hi2c->XferOptions;
 800798c:	68fb      	ldr	r3, [r7, #12]
 800798e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007990:	617b      	str	r3, [r7, #20]
 8007992:	e002      	b.n	800799a <I2C_Master_ISR_DMA+0xd0>
        }
        else
        {
          xfermode = I2C_AUTOEND_MODE;
 8007994:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8007998:	617b      	str	r3, [r7, #20]
        }
      }

      /* Set the new XferSize in Nbytes register */
      I2C_TransferConfig(hi2c, devaddress, (uint8_t)hi2c->XferSize, xfermode, I2C_NO_STARTSTOP);
 800799a:	68fb      	ldr	r3, [r7, #12]
 800799c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800799e:	b2da      	uxtb	r2, r3
 80079a0:	8a79      	ldrh	r1, [r7, #18]
 80079a2:	2300      	movs	r3, #0
 80079a4:	9300      	str	r3, [sp, #0]
 80079a6:	697b      	ldr	r3, [r7, #20]
 80079a8:	68f8      	ldr	r0, [r7, #12]
 80079aa:	f001 f819 	bl	80089e0 <I2C_TransferConfig>

      /* Update XferCount value */
      hi2c->XferCount -= hi2c->XferSize;
 80079ae:	68fb      	ldr	r3, [r7, #12]
 80079b0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80079b2:	b29a      	uxth	r2, r3
 80079b4:	68fb      	ldr	r3, [r7, #12]
 80079b6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80079b8:	1ad3      	subs	r3, r2, r3
 80079ba:	b29a      	uxth	r2, r3
 80079bc:	68fb      	ldr	r3, [r7, #12]
 80079be:	855a      	strh	r2, [r3, #42]	@ 0x2a

      /* Enable DMA Request */
      if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 80079c0:	68fb      	ldr	r3, [r7, #12]
 80079c2:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80079c6:	b2db      	uxtb	r3, r3
 80079c8:	2b22      	cmp	r3, #34	@ 0x22
 80079ca:	d108      	bne.n	80079de <I2C_Master_ISR_DMA+0x114>
      {
        hi2c->Instance->CR1 |= I2C_CR1_RXDMAEN;
 80079cc:	68fb      	ldr	r3, [r7, #12]
 80079ce:	681b      	ldr	r3, [r3, #0]
 80079d0:	681a      	ldr	r2, [r3, #0]
 80079d2:	68fb      	ldr	r3, [r7, #12]
 80079d4:	681b      	ldr	r3, [r3, #0]
 80079d6:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 80079da:	601a      	str	r2, [r3, #0]
    if (hi2c->XferCount != 0U)
 80079dc:	e057      	b.n	8007a8e <I2C_Master_ISR_DMA+0x1c4>
      }
      else
      {
        hi2c->Instance->CR1 |= I2C_CR1_TXDMAEN;
 80079de:	68fb      	ldr	r3, [r7, #12]
 80079e0:	681b      	ldr	r3, [r3, #0]
 80079e2:	681a      	ldr	r2, [r3, #0]
 80079e4:	68fb      	ldr	r3, [r7, #12]
 80079e6:	681b      	ldr	r3, [r3, #0]
 80079e8:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 80079ec:	601a      	str	r2, [r3, #0]
    if (hi2c->XferCount != 0U)
 80079ee:	e04e      	b.n	8007a8e <I2C_Master_ISR_DMA+0x1c4>
      }
    }
    else
    {
      /* Call TxCpltCallback() if no stop mode is set */
      if (I2C_GET_STOP_MODE(hi2c) != I2C_AUTOEND_MODE)
 80079f0:	68fb      	ldr	r3, [r7, #12]
 80079f2:	681b      	ldr	r3, [r3, #0]
 80079f4:	685b      	ldr	r3, [r3, #4]
 80079f6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80079fa:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 80079fe:	d003      	beq.n	8007a08 <I2C_Master_ISR_DMA+0x13e>
      {
        /* Call I2C Master Sequential complete process */
        I2C_ITMasterSeqCplt(hi2c);
 8007a00:	68f8      	ldr	r0, [r7, #12]
 8007a02:	f000 face 	bl	8007fa2 <I2C_ITMasterSeqCplt>
    if (hi2c->XferCount != 0U)
 8007a06:	e042      	b.n	8007a8e <I2C_Master_ISR_DMA+0x1c4>
      }
      else
      {
        /* Wrong size Status regarding TCR flag event */
        /* Call the corresponding callback to inform upper layer of End of Transfer */
        I2C_ITError(hi2c, HAL_I2C_ERROR_SIZE);
 8007a08:	2140      	movs	r1, #64	@ 0x40
 8007a0a:	68f8      	ldr	r0, [r7, #12]
 8007a0c:	f000 fde2 	bl	80085d4 <I2C_ITError>
    if (hi2c->XferCount != 0U)
 8007a10:	e03d      	b.n	8007a8e <I2C_Master_ISR_DMA+0x1c4>
      }
    }
  }
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TC) != RESET) && \
 8007a12:	68bb      	ldr	r3, [r7, #8]
 8007a14:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007a18:	2b00      	cmp	r3, #0
 8007a1a:	d028      	beq.n	8007a6e <I2C_Master_ISR_DMA+0x1a4>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TCI) != RESET))
 8007a1c:	687b      	ldr	r3, [r7, #4]
 8007a1e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TC) != RESET) && \
 8007a22:	2b00      	cmp	r3, #0
 8007a24:	d023      	beq.n	8007a6e <I2C_Master_ISR_DMA+0x1a4>
  {
    if (hi2c->XferCount == 0U)
 8007a26:	68fb      	ldr	r3, [r7, #12]
 8007a28:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8007a2a:	b29b      	uxth	r3, r3
 8007a2c:	2b00      	cmp	r3, #0
 8007a2e:	d119      	bne.n	8007a64 <I2C_Master_ISR_DMA+0x19a>
    {
      if (I2C_GET_STOP_MODE(hi2c) != I2C_AUTOEND_MODE)
 8007a30:	68fb      	ldr	r3, [r7, #12]
 8007a32:	681b      	ldr	r3, [r3, #0]
 8007a34:	685b      	ldr	r3, [r3, #4]
 8007a36:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8007a3a:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8007a3e:	d025      	beq.n	8007a8c <I2C_Master_ISR_DMA+0x1c2>
      {
        /* Generate a stop condition in case of no transfer option */
        if (hi2c->XferOptions == I2C_NO_OPTION_FRAME)
 8007a40:	68fb      	ldr	r3, [r7, #12]
 8007a42:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007a44:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8007a48:	d108      	bne.n	8007a5c <I2C_Master_ISR_DMA+0x192>
        {
          /* Generate Stop */
          hi2c->Instance->CR2 |= I2C_CR2_STOP;
 8007a4a:	68fb      	ldr	r3, [r7, #12]
 8007a4c:	681b      	ldr	r3, [r3, #0]
 8007a4e:	685a      	ldr	r2, [r3, #4]
 8007a50:	68fb      	ldr	r3, [r7, #12]
 8007a52:	681b      	ldr	r3, [r3, #0]
 8007a54:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8007a58:	605a      	str	r2, [r3, #4]
    if (hi2c->XferCount == 0U)
 8007a5a:	e017      	b.n	8007a8c <I2C_Master_ISR_DMA+0x1c2>
        }
        else
        {
          /* Call I2C Master Sequential complete process */
          I2C_ITMasterSeqCplt(hi2c);
 8007a5c:	68f8      	ldr	r0, [r7, #12]
 8007a5e:	f000 faa0 	bl	8007fa2 <I2C_ITMasterSeqCplt>
    if (hi2c->XferCount == 0U)
 8007a62:	e013      	b.n	8007a8c <I2C_Master_ISR_DMA+0x1c2>
    }
    else
    {
      /* Wrong size Status regarding TC flag event */
      /* Call the corresponding callback to inform upper layer of End of Transfer */
      I2C_ITError(hi2c, HAL_I2C_ERROR_SIZE);
 8007a64:	2140      	movs	r1, #64	@ 0x40
 8007a66:	68f8      	ldr	r0, [r7, #12]
 8007a68:	f000 fdb4 	bl	80085d4 <I2C_ITError>
    if (hi2c->XferCount == 0U)
 8007a6c:	e00e      	b.n	8007a8c <I2C_Master_ISR_DMA+0x1c2>
    }
  }
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_STOPF) != RESET) && \
 8007a6e:	68bb      	ldr	r3, [r7, #8]
 8007a70:	f003 0320 	and.w	r3, r3, #32
 8007a74:	2b00      	cmp	r3, #0
 8007a76:	d00a      	beq.n	8007a8e <I2C_Master_ISR_DMA+0x1c4>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_STOPI) != RESET))
 8007a78:	687b      	ldr	r3, [r7, #4]
 8007a7a:	f003 0320 	and.w	r3, r3, #32
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_STOPF) != RESET) && \
 8007a7e:	2b00      	cmp	r3, #0
 8007a80:	d005      	beq.n	8007a8e <I2C_Master_ISR_DMA+0x1c4>
  {
    /* Call I2C Master complete process */
    I2C_ITMasterCplt(hi2c, ITFlags);
 8007a82:	68b9      	ldr	r1, [r7, #8]
 8007a84:	68f8      	ldr	r0, [r7, #12]
 8007a86:	f000 fb25 	bl	80080d4 <I2C_ITMasterCplt>
 8007a8a:	e000      	b.n	8007a8e <I2C_Master_ISR_DMA+0x1c4>
    if (hi2c->XferCount == 0U)
 8007a8c:	bf00      	nop
  {
    /* Nothing to do */
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hi2c);
 8007a8e:	68fb      	ldr	r3, [r7, #12]
 8007a90:	2200      	movs	r2, #0
 8007a92:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  return HAL_OK;
 8007a96:	2300      	movs	r3, #0
}
 8007a98:	4618      	mov	r0, r3
 8007a9a:	3718      	adds	r7, #24
 8007a9c:	46bd      	mov	sp, r7
 8007a9e:	bd80      	pop	{r7, pc}

08007aa0 <I2C_Mem_ISR_DMA>:
  * @param  ITSources Interrupt sources enabled.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_Mem_ISR_DMA(struct __I2C_HandleTypeDef *hi2c, uint32_t ITFlags,
                                         uint32_t ITSources)
{
 8007aa0:	b580      	push	{r7, lr}
 8007aa2:	b088      	sub	sp, #32
 8007aa4:	af02      	add	r7, sp, #8
 8007aa6:	60f8      	str	r0, [r7, #12]
 8007aa8:	60b9      	str	r1, [r7, #8]
 8007aaa:	607a      	str	r2, [r7, #4]
  uint32_t direction = I2C_GENERATE_START_WRITE;
 8007aac:	4b8d      	ldr	r3, [pc, #564]	@ (8007ce4 <I2C_Mem_ISR_DMA+0x244>)
 8007aae:	617b      	str	r3, [r7, #20]

  /* Process Locked */
  __HAL_LOCK(hi2c);
 8007ab0:	68fb      	ldr	r3, [r7, #12]
 8007ab2:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8007ab6:	2b01      	cmp	r3, #1
 8007ab8:	d101      	bne.n	8007abe <I2C_Mem_ISR_DMA+0x1e>
 8007aba:	2302      	movs	r3, #2
 8007abc:	e10e      	b.n	8007cdc <I2C_Mem_ISR_DMA+0x23c>
 8007abe:	68fb      	ldr	r3, [r7, #12]
 8007ac0:	2201      	movs	r2, #1
 8007ac2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_AF) != RESET) && \
 8007ac6:	68bb      	ldr	r3, [r7, #8]
 8007ac8:	f003 0310 	and.w	r3, r3, #16
 8007acc:	2b00      	cmp	r3, #0
 8007ace:	d016      	beq.n	8007afe <I2C_Mem_ISR_DMA+0x5e>
      (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_NACKI) != RESET))
 8007ad0:	687b      	ldr	r3, [r7, #4]
 8007ad2:	f003 0310 	and.w	r3, r3, #16
  if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_AF) != RESET) && \
 8007ad6:	2b00      	cmp	r3, #0
 8007ad8:	d011      	beq.n	8007afe <I2C_Mem_ISR_DMA+0x5e>
  {
    /* Clear NACK Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8007ada:	68fb      	ldr	r3, [r7, #12]
 8007adc:	681b      	ldr	r3, [r3, #0]
 8007ade:	2210      	movs	r2, #16
 8007ae0:	61da      	str	r2, [r3, #28]

    /* Set corresponding Error Code */
    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8007ae2:	68fb      	ldr	r3, [r7, #12]
 8007ae4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007ae6:	f043 0204 	orr.w	r2, r3, #4
 8007aea:	68fb      	ldr	r3, [r7, #12]
 8007aec:	645a      	str	r2, [r3, #68]	@ 0x44

    /* No need to generate STOP, it is automatically done */
    /* But enable STOP interrupt, to treat it */
    /* Error callback will be send during stop flag treatment */
    I2C_Enable_IRQ(hi2c, I2C_XFER_CPLT_IT);
 8007aee:	2120      	movs	r1, #32
 8007af0:	68f8      	ldr	r0, [r7, #12]
 8007af2:	f000 ffa7 	bl	8008a44 <I2C_Enable_IRQ>

    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 8007af6:	68f8      	ldr	r0, [r7, #12]
 8007af8:	f000 fe83 	bl	8008802 <I2C_Flush_TXDR>
 8007afc:	e0e9      	b.n	8007cd2 <I2C_Mem_ISR_DMA+0x232>
  }
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TXIS) != RESET) && \
 8007afe:	68bb      	ldr	r3, [r7, #8]
 8007b00:	f003 0302 	and.w	r3, r3, #2
 8007b04:	2b00      	cmp	r3, #0
 8007b06:	d00e      	beq.n	8007b26 <I2C_Mem_ISR_DMA+0x86>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TXI) != RESET))
 8007b08:	687b      	ldr	r3, [r7, #4]
 8007b0a:	f003 0302 	and.w	r3, r3, #2
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TXIS) != RESET) && \
 8007b0e:	2b00      	cmp	r3, #0
 8007b10:	d009      	beq.n	8007b26 <I2C_Mem_ISR_DMA+0x86>
  {
    /* Write LSB part of Memory Address */
    hi2c->Instance->TXDR = hi2c->Memaddress;
 8007b12:	68fb      	ldr	r3, [r7, #12]
 8007b14:	681b      	ldr	r3, [r3, #0]
 8007b16:	68fa      	ldr	r2, [r7, #12]
 8007b18:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8007b1a:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Reset Memaddress content */
    hi2c->Memaddress = 0xFFFFFFFFU;
 8007b1c:	68fb      	ldr	r3, [r7, #12]
 8007b1e:	f04f 32ff 	mov.w	r2, #4294967295
 8007b22:	651a      	str	r2, [r3, #80]	@ 0x50
 8007b24:	e0d5      	b.n	8007cd2 <I2C_Mem_ISR_DMA+0x232>
  }
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TCR) != RESET) && \
 8007b26:	68bb      	ldr	r3, [r7, #8]
 8007b28:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007b2c:	2b00      	cmp	r3, #0
 8007b2e:	d05f      	beq.n	8007bf0 <I2C_Mem_ISR_DMA+0x150>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TCI) != RESET))
 8007b30:	687b      	ldr	r3, [r7, #4]
 8007b32:	f003 0340 	and.w	r3, r3, #64	@ 0x40
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TCR) != RESET) && \
 8007b36:	2b00      	cmp	r3, #0
 8007b38:	d05a      	beq.n	8007bf0 <I2C_Mem_ISR_DMA+0x150>
  {
    /* Disable Interrupt related to address step */
    I2C_Disable_IRQ(hi2c, I2C_XFER_TX_IT);
 8007b3a:	2101      	movs	r1, #1
 8007b3c:	68f8      	ldr	r0, [r7, #12]
 8007b3e:	f001 f805 	bl	8008b4c <I2C_Disable_IRQ>

    /* Enable only Error interrupt */
    I2C_Enable_IRQ(hi2c, I2C_XFER_ERROR_IT);
 8007b42:	2110      	movs	r1, #16
 8007b44:	68f8      	ldr	r0, [r7, #12]
 8007b46:	f000 ff7d 	bl	8008a44 <I2C_Enable_IRQ>

    if (hi2c->XferCount != 0U)
 8007b4a:	68fb      	ldr	r3, [r7, #12]
 8007b4c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8007b4e:	b29b      	uxth	r3, r3
 8007b50:	2b00      	cmp	r3, #0
 8007b52:	d048      	beq.n	8007be6 <I2C_Mem_ISR_DMA+0x146>
    {
      /* Prepare the new XferSize to transfer */
      if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8007b54:	68fb      	ldr	r3, [r7, #12]
 8007b56:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8007b58:	b29b      	uxth	r3, r3
 8007b5a:	2bff      	cmp	r3, #255	@ 0xff
 8007b5c:	d910      	bls.n	8007b80 <I2C_Mem_ISR_DMA+0xe0>
      {
        hi2c->XferSize = MAX_NBYTE_SIZE;
 8007b5e:	68fb      	ldr	r3, [r7, #12]
 8007b60:	22ff      	movs	r2, #255	@ 0xff
 8007b62:	851a      	strh	r2, [r3, #40]	@ 0x28
        I2C_TransferConfig(hi2c, (uint16_t)hi2c->Devaddress, (uint8_t)hi2c->XferSize,
 8007b64:	68fb      	ldr	r3, [r7, #12]
 8007b66:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8007b68:	b299      	uxth	r1, r3
 8007b6a:	68fb      	ldr	r3, [r7, #12]
 8007b6c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8007b6e:	b2da      	uxtb	r2, r3
 8007b70:	2300      	movs	r3, #0
 8007b72:	9300      	str	r3, [sp, #0]
 8007b74:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8007b78:	68f8      	ldr	r0, [r7, #12]
 8007b7a:	f000 ff31 	bl	80089e0 <I2C_TransferConfig>
 8007b7e:	e011      	b.n	8007ba4 <I2C_Mem_ISR_DMA+0x104>
                           I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
      }
      else
      {
        hi2c->XferSize = hi2c->XferCount;
 8007b80:	68fb      	ldr	r3, [r7, #12]
 8007b82:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8007b84:	b29a      	uxth	r2, r3
 8007b86:	68fb      	ldr	r3, [r7, #12]
 8007b88:	851a      	strh	r2, [r3, #40]	@ 0x28
        I2C_TransferConfig(hi2c, (uint16_t)hi2c->Devaddress, (uint8_t)hi2c->XferSize,
 8007b8a:	68fb      	ldr	r3, [r7, #12]
 8007b8c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8007b8e:	b299      	uxth	r1, r3
 8007b90:	68fb      	ldr	r3, [r7, #12]
 8007b92:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8007b94:	b2da      	uxtb	r2, r3
 8007b96:	2300      	movs	r3, #0
 8007b98:	9300      	str	r3, [sp, #0]
 8007b9a:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8007b9e:	68f8      	ldr	r0, [r7, #12]
 8007ba0:	f000 ff1e 	bl	80089e0 <I2C_TransferConfig>
                           I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
      }

      /* Update XferCount value */
      hi2c->XferCount -= hi2c->XferSize;
 8007ba4:	68fb      	ldr	r3, [r7, #12]
 8007ba6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8007ba8:	b29a      	uxth	r2, r3
 8007baa:	68fb      	ldr	r3, [r7, #12]
 8007bac:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8007bae:	1ad3      	subs	r3, r2, r3
 8007bb0:	b29a      	uxth	r2, r3
 8007bb2:	68fb      	ldr	r3, [r7, #12]
 8007bb4:	855a      	strh	r2, [r3, #42]	@ 0x2a

      /* Enable DMA Request */
      if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8007bb6:	68fb      	ldr	r3, [r7, #12]
 8007bb8:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8007bbc:	b2db      	uxtb	r3, r3
 8007bbe:	2b22      	cmp	r3, #34	@ 0x22
 8007bc0:	d108      	bne.n	8007bd4 <I2C_Mem_ISR_DMA+0x134>
      {
        hi2c->Instance->CR1 |= I2C_CR1_RXDMAEN;
 8007bc2:	68fb      	ldr	r3, [r7, #12]
 8007bc4:	681b      	ldr	r3, [r3, #0]
 8007bc6:	681a      	ldr	r2, [r3, #0]
 8007bc8:	68fb      	ldr	r3, [r7, #12]
 8007bca:	681b      	ldr	r3, [r3, #0]
 8007bcc:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8007bd0:	601a      	str	r2, [r3, #0]
    if (hi2c->XferCount != 0U)
 8007bd2:	e07e      	b.n	8007cd2 <I2C_Mem_ISR_DMA+0x232>
      }
      else
      {
        hi2c->Instance->CR1 |= I2C_CR1_TXDMAEN;
 8007bd4:	68fb      	ldr	r3, [r7, #12]
 8007bd6:	681b      	ldr	r3, [r3, #0]
 8007bd8:	681a      	ldr	r2, [r3, #0]
 8007bda:	68fb      	ldr	r3, [r7, #12]
 8007bdc:	681b      	ldr	r3, [r3, #0]
 8007bde:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8007be2:	601a      	str	r2, [r3, #0]
    if (hi2c->XferCount != 0U)
 8007be4:	e075      	b.n	8007cd2 <I2C_Mem_ISR_DMA+0x232>
    }
    else
    {
      /* Wrong size Status regarding TCR flag event */
      /* Call the corresponding callback to inform upper layer of End of Transfer */
      I2C_ITError(hi2c, HAL_I2C_ERROR_SIZE);
 8007be6:	2140      	movs	r1, #64	@ 0x40
 8007be8:	68f8      	ldr	r0, [r7, #12]
 8007bea:	f000 fcf3 	bl	80085d4 <I2C_ITError>
    if (hi2c->XferCount != 0U)
 8007bee:	e070      	b.n	8007cd2 <I2C_Mem_ISR_DMA+0x232>
    }
  }
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TC) != RESET) && \
 8007bf0:	68bb      	ldr	r3, [r7, #8]
 8007bf2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007bf6:	2b00      	cmp	r3, #0
 8007bf8:	d05d      	beq.n	8007cb6 <I2C_Mem_ISR_DMA+0x216>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TCI) != RESET))
 8007bfa:	687b      	ldr	r3, [r7, #4]
 8007bfc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TC) != RESET) && \
 8007c00:	2b00      	cmp	r3, #0
 8007c02:	d058      	beq.n	8007cb6 <I2C_Mem_ISR_DMA+0x216>
  {
    /* Disable Interrupt related to address step */
    I2C_Disable_IRQ(hi2c, I2C_XFER_TX_IT);
 8007c04:	2101      	movs	r1, #1
 8007c06:	68f8      	ldr	r0, [r7, #12]
 8007c08:	f000 ffa0 	bl	8008b4c <I2C_Disable_IRQ>

    /* Enable only Error and NACK interrupt for data transfer */
    I2C_Enable_IRQ(hi2c, I2C_XFER_ERROR_IT);
 8007c0c:	2110      	movs	r1, #16
 8007c0e:	68f8      	ldr	r0, [r7, #12]
 8007c10:	f000 ff18 	bl	8008a44 <I2C_Enable_IRQ>

    if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8007c14:	68fb      	ldr	r3, [r7, #12]
 8007c16:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8007c1a:	b2db      	uxtb	r3, r3
 8007c1c:	2b22      	cmp	r3, #34	@ 0x22
 8007c1e:	d101      	bne.n	8007c24 <I2C_Mem_ISR_DMA+0x184>
    {
      direction = I2C_GENERATE_START_READ;
 8007c20:	4b31      	ldr	r3, [pc, #196]	@ (8007ce8 <I2C_Mem_ISR_DMA+0x248>)
 8007c22:	617b      	str	r3, [r7, #20]
    }

    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8007c24:	68fb      	ldr	r3, [r7, #12]
 8007c26:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8007c28:	b29b      	uxth	r3, r3
 8007c2a:	2bff      	cmp	r3, #255	@ 0xff
 8007c2c:	d910      	bls.n	8007c50 <I2C_Mem_ISR_DMA+0x1b0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8007c2e:	68fb      	ldr	r3, [r7, #12]
 8007c30:	22ff      	movs	r2, #255	@ 0xff
 8007c32:	851a      	strh	r2, [r3, #40]	@ 0x28

      /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
      I2C_TransferConfig(hi2c, (uint16_t)hi2c->Devaddress, (uint8_t)hi2c->XferSize,
 8007c34:	68fb      	ldr	r3, [r7, #12]
 8007c36:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8007c38:	b299      	uxth	r1, r3
 8007c3a:	68fb      	ldr	r3, [r7, #12]
 8007c3c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8007c3e:	b2da      	uxtb	r2, r3
 8007c40:	697b      	ldr	r3, [r7, #20]
 8007c42:	9300      	str	r3, [sp, #0]
 8007c44:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8007c48:	68f8      	ldr	r0, [r7, #12]
 8007c4a:	f000 fec9 	bl	80089e0 <I2C_TransferConfig>
 8007c4e:	e011      	b.n	8007c74 <I2C_Mem_ISR_DMA+0x1d4>
                         I2C_RELOAD_MODE, direction);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8007c50:	68fb      	ldr	r3, [r7, #12]
 8007c52:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8007c54:	b29a      	uxth	r2, r3
 8007c56:	68fb      	ldr	r3, [r7, #12]
 8007c58:	851a      	strh	r2, [r3, #40]	@ 0x28

      /* Set NBYTES to write and generate RESTART */
      I2C_TransferConfig(hi2c, (uint16_t)hi2c->Devaddress, (uint8_t)hi2c->XferSize,
 8007c5a:	68fb      	ldr	r3, [r7, #12]
 8007c5c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8007c5e:	b299      	uxth	r1, r3
 8007c60:	68fb      	ldr	r3, [r7, #12]
 8007c62:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8007c64:	b2da      	uxtb	r2, r3
 8007c66:	697b      	ldr	r3, [r7, #20]
 8007c68:	9300      	str	r3, [sp, #0]
 8007c6a:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8007c6e:	68f8      	ldr	r0, [r7, #12]
 8007c70:	f000 feb6 	bl	80089e0 <I2C_TransferConfig>
                         I2C_AUTOEND_MODE, direction);
    }

    /* Update XferCount value */
    hi2c->XferCount -= hi2c->XferSize;
 8007c74:	68fb      	ldr	r3, [r7, #12]
 8007c76:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8007c78:	b29a      	uxth	r2, r3
 8007c7a:	68fb      	ldr	r3, [r7, #12]
 8007c7c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8007c7e:	1ad3      	subs	r3, r2, r3
 8007c80:	b29a      	uxth	r2, r3
 8007c82:	68fb      	ldr	r3, [r7, #12]
 8007c84:	855a      	strh	r2, [r3, #42]	@ 0x2a

    /* Enable DMA Request */
    if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8007c86:	68fb      	ldr	r3, [r7, #12]
 8007c88:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8007c8c:	b2db      	uxtb	r3, r3
 8007c8e:	2b22      	cmp	r3, #34	@ 0x22
 8007c90:	d108      	bne.n	8007ca4 <I2C_Mem_ISR_DMA+0x204>
    {
      hi2c->Instance->CR1 |= I2C_CR1_RXDMAEN;
 8007c92:	68fb      	ldr	r3, [r7, #12]
 8007c94:	681b      	ldr	r3, [r3, #0]
 8007c96:	681a      	ldr	r2, [r3, #0]
 8007c98:	68fb      	ldr	r3, [r7, #12]
 8007c9a:	681b      	ldr	r3, [r3, #0]
 8007c9c:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8007ca0:	601a      	str	r2, [r3, #0]
    if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8007ca2:	e016      	b.n	8007cd2 <I2C_Mem_ISR_DMA+0x232>
    }
    else
    {
      hi2c->Instance->CR1 |= I2C_CR1_TXDMAEN;
 8007ca4:	68fb      	ldr	r3, [r7, #12]
 8007ca6:	681b      	ldr	r3, [r3, #0]
 8007ca8:	681a      	ldr	r2, [r3, #0]
 8007caa:	68fb      	ldr	r3, [r7, #12]
 8007cac:	681b      	ldr	r3, [r3, #0]
 8007cae:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8007cb2:	601a      	str	r2, [r3, #0]
    if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8007cb4:	e00d      	b.n	8007cd2 <I2C_Mem_ISR_DMA+0x232>
    }
  }
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_STOPF) != RESET) && \
 8007cb6:	68bb      	ldr	r3, [r7, #8]
 8007cb8:	f003 0320 	and.w	r3, r3, #32
 8007cbc:	2b00      	cmp	r3, #0
 8007cbe:	d008      	beq.n	8007cd2 <I2C_Mem_ISR_DMA+0x232>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_STOPI) != RESET))
 8007cc0:	687b      	ldr	r3, [r7, #4]
 8007cc2:	f003 0320 	and.w	r3, r3, #32
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_STOPF) != RESET) && \
 8007cc6:	2b00      	cmp	r3, #0
 8007cc8:	d003      	beq.n	8007cd2 <I2C_Mem_ISR_DMA+0x232>
  {
    /* Call I2C Master complete process */
    I2C_ITMasterCplt(hi2c, ITFlags);
 8007cca:	68b9      	ldr	r1, [r7, #8]
 8007ccc:	68f8      	ldr	r0, [r7, #12]
 8007cce:	f000 fa01 	bl	80080d4 <I2C_ITMasterCplt>
  {
    /* Nothing to do */
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hi2c);
 8007cd2:	68fb      	ldr	r3, [r7, #12]
 8007cd4:	2200      	movs	r2, #0
 8007cd6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  return HAL_OK;
 8007cda:	2300      	movs	r3, #0
}
 8007cdc:	4618      	mov	r0, r3
 8007cde:	3718      	adds	r7, #24
 8007ce0:	46bd      	mov	sp, r7
 8007ce2:	bd80      	pop	{r7, pc}
 8007ce4:	80002000 	.word	0x80002000
 8007ce8:	80002400 	.word	0x80002400

08007cec <I2C_Slave_ISR_DMA>:
  * @param  ITSources Interrupt sources enabled.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_Slave_ISR_DMA(struct __I2C_HandleTypeDef *hi2c, uint32_t ITFlags,
                                           uint32_t ITSources)
{
 8007cec:	b580      	push	{r7, lr}
 8007cee:	b088      	sub	sp, #32
 8007cf0:	af00      	add	r7, sp, #0
 8007cf2:	60f8      	str	r0, [r7, #12]
 8007cf4:	60b9      	str	r1, [r7, #8]
 8007cf6:	607a      	str	r2, [r7, #4]
  uint32_t tmpoptions = hi2c->XferOptions;
 8007cf8:	68fb      	ldr	r3, [r7, #12]
 8007cfa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007cfc:	61bb      	str	r3, [r7, #24]
  uint32_t treatdmanack = 0U;
 8007cfe:	2300      	movs	r3, #0
 8007d00:	61fb      	str	r3, [r7, #28]
  HAL_I2C_StateTypeDef tmpstate;

  /* Process locked */
  __HAL_LOCK(hi2c);
 8007d02:	68fb      	ldr	r3, [r7, #12]
 8007d04:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8007d08:	2b01      	cmp	r3, #1
 8007d0a:	d101      	bne.n	8007d10 <I2C_Slave_ISR_DMA+0x24>
 8007d0c:	2302      	movs	r3, #2
 8007d0e:	e0c0      	b.n	8007e92 <I2C_Slave_ISR_DMA+0x1a6>
 8007d10:	68fb      	ldr	r3, [r7, #12]
 8007d12:	2201      	movs	r2, #1
 8007d14:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  /* Check if STOPF is set */
  if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_STOPF) != RESET) && \
 8007d18:	68bb      	ldr	r3, [r7, #8]
 8007d1a:	f003 0320 	and.w	r3, r3, #32
 8007d1e:	2b00      	cmp	r3, #0
 8007d20:	d009      	beq.n	8007d36 <I2C_Slave_ISR_DMA+0x4a>
      (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_STOPI) != RESET))
 8007d22:	687b      	ldr	r3, [r7, #4]
 8007d24:	f003 0320 	and.w	r3, r3, #32
  if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_STOPF) != RESET) && \
 8007d28:	2b00      	cmp	r3, #0
 8007d2a:	d004      	beq.n	8007d36 <I2C_Slave_ISR_DMA+0x4a>
  {
    /* Call I2C Slave complete process */
    I2C_ITSlaveCplt(hi2c, ITFlags);
 8007d2c:	68b9      	ldr	r1, [r7, #8]
 8007d2e:	68f8      	ldr	r0, [r7, #12]
 8007d30:	f000 fa98 	bl	8008264 <I2C_ITSlaveCplt>
 8007d34:	e0a8      	b.n	8007e88 <I2C_Slave_ISR_DMA+0x19c>
  }
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_AF) != RESET) && \
 8007d36:	68bb      	ldr	r3, [r7, #8]
 8007d38:	f003 0310 	and.w	r3, r3, #16
 8007d3c:	2b00      	cmp	r3, #0
 8007d3e:	f000 8095 	beq.w	8007e6c <I2C_Slave_ISR_DMA+0x180>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_NACKI) != RESET))
 8007d42:	687b      	ldr	r3, [r7, #4]
 8007d44:	f003 0310 	and.w	r3, r3, #16
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_AF) != RESET) && \
 8007d48:	2b00      	cmp	r3, #0
 8007d4a:	f000 808f 	beq.w	8007e6c <I2C_Slave_ISR_DMA+0x180>
  {
    /* Check that I2C transfer finished */
    /* if yes, normal use case, a NACK is sent by the MASTER when Transfer is finished */
    /* Mean XferCount == 0 */
    /* So clear Flag NACKF only */
    if ((I2C_CHECK_IT_SOURCE(ITSources, I2C_CR1_TXDMAEN) != RESET) ||
 8007d4e:	687b      	ldr	r3, [r7, #4]
 8007d50:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8007d54:	2b00      	cmp	r3, #0
 8007d56:	d104      	bne.n	8007d62 <I2C_Slave_ISR_DMA+0x76>
        (I2C_CHECK_IT_SOURCE(ITSources, I2C_CR1_RXDMAEN) != RESET))
 8007d58:	687b      	ldr	r3, [r7, #4]
 8007d5a:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
    if ((I2C_CHECK_IT_SOURCE(ITSources, I2C_CR1_TXDMAEN) != RESET) ||
 8007d5e:	2b00      	cmp	r3, #0
 8007d60:	d07d      	beq.n	8007e5e <I2C_Slave_ISR_DMA+0x172>
    {
      /* Split check of hdmarx, for MISRA compliance */
      if (hi2c->hdmarx != NULL)
 8007d62:	68fb      	ldr	r3, [r7, #12]
 8007d64:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007d66:	2b00      	cmp	r3, #0
 8007d68:	d00c      	beq.n	8007d84 <I2C_Slave_ISR_DMA+0x98>
      {
        if (I2C_CHECK_IT_SOURCE(ITSources, I2C_CR1_RXDMAEN) != RESET)
 8007d6a:	687b      	ldr	r3, [r7, #4]
 8007d6c:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8007d70:	2b00      	cmp	r3, #0
 8007d72:	d007      	beq.n	8007d84 <I2C_Slave_ISR_DMA+0x98>
        {
          if (I2C_GET_DMA_REMAIN_DATA(hi2c->hdmarx) == 0U)
 8007d74:	68fb      	ldr	r3, [r7, #12]
 8007d76:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007d78:	681b      	ldr	r3, [r3, #0]
 8007d7a:	685b      	ldr	r3, [r3, #4]
 8007d7c:	2b00      	cmp	r3, #0
 8007d7e:	d101      	bne.n	8007d84 <I2C_Slave_ISR_DMA+0x98>
          {
            treatdmanack = 1U;
 8007d80:	2301      	movs	r3, #1
 8007d82:	61fb      	str	r3, [r7, #28]
          }
        }
      }

      /* Split check of hdmatx, for MISRA compliance  */
      if (hi2c->hdmatx != NULL)
 8007d84:	68fb      	ldr	r3, [r7, #12]
 8007d86:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007d88:	2b00      	cmp	r3, #0
 8007d8a:	d00c      	beq.n	8007da6 <I2C_Slave_ISR_DMA+0xba>
      {
        if (I2C_CHECK_IT_SOURCE(ITSources, I2C_CR1_TXDMAEN) != RESET)
 8007d8c:	687b      	ldr	r3, [r7, #4]
 8007d8e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8007d92:	2b00      	cmp	r3, #0
 8007d94:	d007      	beq.n	8007da6 <I2C_Slave_ISR_DMA+0xba>
        {
          if (I2C_GET_DMA_REMAIN_DATA(hi2c->hdmatx) == 0U)
 8007d96:	68fb      	ldr	r3, [r7, #12]
 8007d98:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007d9a:	681b      	ldr	r3, [r3, #0]
 8007d9c:	685b      	ldr	r3, [r3, #4]
 8007d9e:	2b00      	cmp	r3, #0
 8007da0:	d101      	bne.n	8007da6 <I2C_Slave_ISR_DMA+0xba>
          {
            treatdmanack = 1U;
 8007da2:	2301      	movs	r3, #1
 8007da4:	61fb      	str	r3, [r7, #28]
          }
        }
      }

      if (treatdmanack == 1U)
 8007da6:	69fb      	ldr	r3, [r7, #28]
 8007da8:	2b01      	cmp	r3, #1
 8007daa:	d128      	bne.n	8007dfe <I2C_Slave_ISR_DMA+0x112>
      {
        if ((hi2c->State == HAL_I2C_STATE_LISTEN) && (tmpoptions == I2C_FIRST_AND_LAST_FRAME))
 8007dac:	68fb      	ldr	r3, [r7, #12]
 8007dae:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8007db2:	b2db      	uxtb	r3, r3
 8007db4:	2b28      	cmp	r3, #40	@ 0x28
 8007db6:	d108      	bne.n	8007dca <I2C_Slave_ISR_DMA+0xde>
 8007db8:	69bb      	ldr	r3, [r7, #24]
 8007dba:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8007dbe:	d104      	bne.n	8007dca <I2C_Slave_ISR_DMA+0xde>
          /* Same action must be done for (tmpoptions == I2C_LAST_FRAME) which removed for
             Warning[Pa134]: left and right operands are identical */
        {
          /* Call I2C Listen complete process */
          I2C_ITListenCplt(hi2c, ITFlags);
 8007dc0:	68b9      	ldr	r1, [r7, #8]
 8007dc2:	68f8      	ldr	r0, [r7, #12]
 8007dc4:	f000 fbb2 	bl	800852c <I2C_ITListenCplt>
 8007dc8:	e048      	b.n	8007e5c <I2C_Slave_ISR_DMA+0x170>
        }
        else if ((hi2c->State == HAL_I2C_STATE_BUSY_TX_LISTEN) && (tmpoptions != I2C_NO_OPTION_FRAME))
 8007dca:	68fb      	ldr	r3, [r7, #12]
 8007dcc:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8007dd0:	b2db      	uxtb	r3, r3
 8007dd2:	2b29      	cmp	r3, #41	@ 0x29
 8007dd4:	d10e      	bne.n	8007df4 <I2C_Slave_ISR_DMA+0x108>
 8007dd6:	69bb      	ldr	r3, [r7, #24]
 8007dd8:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8007ddc:	d00a      	beq.n	8007df4 <I2C_Slave_ISR_DMA+0x108>
        {
          /* Clear NACK Flag */
          __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8007dde:	68fb      	ldr	r3, [r7, #12]
 8007de0:	681b      	ldr	r3, [r3, #0]
 8007de2:	2210      	movs	r2, #16
 8007de4:	61da      	str	r2, [r3, #28]

          /* Flush TX register */
          I2C_Flush_TXDR(hi2c);
 8007de6:	68f8      	ldr	r0, [r7, #12]
 8007de8:	f000 fd0b 	bl	8008802 <I2C_Flush_TXDR>

          /* Last Byte is Transmitted */
          /* Call I2C Slave Sequential complete process */
          I2C_ITSlaveSeqCplt(hi2c);
 8007dec:	68f8      	ldr	r0, [r7, #12]
 8007dee:	f000 f915 	bl	800801c <I2C_ITSlaveSeqCplt>
 8007df2:	e033      	b.n	8007e5c <I2C_Slave_ISR_DMA+0x170>
        }
        else
        {
          /* Clear NACK Flag */
          __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8007df4:	68fb      	ldr	r3, [r7, #12]
 8007df6:	681b      	ldr	r3, [r3, #0]
 8007df8:	2210      	movs	r2, #16
 8007dfa:	61da      	str	r2, [r3, #28]
      if (treatdmanack == 1U)
 8007dfc:	e034      	b.n	8007e68 <I2C_Slave_ISR_DMA+0x17c>
      }
      else
      {
        /* if no, error use case, a Non-Acknowledge of last Data is generated by the MASTER*/
        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8007dfe:	68fb      	ldr	r3, [r7, #12]
 8007e00:	681b      	ldr	r3, [r3, #0]
 8007e02:	2210      	movs	r2, #16
 8007e04:	61da      	str	r2, [r3, #28]

        /* Set ErrorCode corresponding to a Non-Acknowledge */
        hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8007e06:	68fb      	ldr	r3, [r7, #12]
 8007e08:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007e0a:	f043 0204 	orr.w	r2, r3, #4
 8007e0e:	68fb      	ldr	r3, [r7, #12]
 8007e10:	645a      	str	r2, [r3, #68]	@ 0x44

        /* Store current hi2c->State, solve MISRA2012-Rule-13.5 */
        tmpstate = hi2c->State;
 8007e12:	68fb      	ldr	r3, [r7, #12]
 8007e14:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8007e18:	75fb      	strb	r3, [r7, #23]

        if ((tmpoptions == I2C_FIRST_FRAME) || (tmpoptions == I2C_NEXT_FRAME))
 8007e1a:	69bb      	ldr	r3, [r7, #24]
 8007e1c:	2b00      	cmp	r3, #0
 8007e1e:	d003      	beq.n	8007e28 <I2C_Slave_ISR_DMA+0x13c>
 8007e20:	69bb      	ldr	r3, [r7, #24]
 8007e22:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8007e26:	d11f      	bne.n	8007e68 <I2C_Slave_ISR_DMA+0x17c>
        {
          if ((tmpstate == HAL_I2C_STATE_BUSY_TX) || (tmpstate == HAL_I2C_STATE_BUSY_TX_LISTEN))
 8007e28:	7dfb      	ldrb	r3, [r7, #23]
 8007e2a:	2b21      	cmp	r3, #33	@ 0x21
 8007e2c:	d002      	beq.n	8007e34 <I2C_Slave_ISR_DMA+0x148>
 8007e2e:	7dfb      	ldrb	r3, [r7, #23]
 8007e30:	2b29      	cmp	r3, #41	@ 0x29
 8007e32:	d103      	bne.n	8007e3c <I2C_Slave_ISR_DMA+0x150>
          {
            hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 8007e34:	68fb      	ldr	r3, [r7, #12]
 8007e36:	2221      	movs	r2, #33	@ 0x21
 8007e38:	631a      	str	r2, [r3, #48]	@ 0x30
 8007e3a:	e008      	b.n	8007e4e <I2C_Slave_ISR_DMA+0x162>
          }
          else if ((tmpstate == HAL_I2C_STATE_BUSY_RX) || (tmpstate == HAL_I2C_STATE_BUSY_RX_LISTEN))
 8007e3c:	7dfb      	ldrb	r3, [r7, #23]
 8007e3e:	2b22      	cmp	r3, #34	@ 0x22
 8007e40:	d002      	beq.n	8007e48 <I2C_Slave_ISR_DMA+0x15c>
 8007e42:	7dfb      	ldrb	r3, [r7, #23]
 8007e44:	2b2a      	cmp	r3, #42	@ 0x2a
 8007e46:	d102      	bne.n	8007e4e <I2C_Slave_ISR_DMA+0x162>
          {
            hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 8007e48:	68fb      	ldr	r3, [r7, #12]
 8007e4a:	2222      	movs	r2, #34	@ 0x22
 8007e4c:	631a      	str	r2, [r3, #48]	@ 0x30
          {
            /* Do nothing */
          }

          /* Call the corresponding callback to inform upper layer of End of Transfer */
          I2C_ITError(hi2c, hi2c->ErrorCode);
 8007e4e:	68fb      	ldr	r3, [r7, #12]
 8007e50:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007e52:	4619      	mov	r1, r3
 8007e54:	68f8      	ldr	r0, [r7, #12]
 8007e56:	f000 fbbd 	bl	80085d4 <I2C_ITError>
      if (treatdmanack == 1U)
 8007e5a:	e005      	b.n	8007e68 <I2C_Slave_ISR_DMA+0x17c>
 8007e5c:	e004      	b.n	8007e68 <I2C_Slave_ISR_DMA+0x17c>
      }
    }
    else
    {
      /* Only Clear NACK Flag, no DMA treatment is pending */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8007e5e:	68fb      	ldr	r3, [r7, #12]
 8007e60:	681b      	ldr	r3, [r3, #0]
 8007e62:	2210      	movs	r2, #16
 8007e64:	61da      	str	r2, [r3, #28]
    if ((I2C_CHECK_IT_SOURCE(ITSources, I2C_CR1_TXDMAEN) != RESET) ||
 8007e66:	e00f      	b.n	8007e88 <I2C_Slave_ISR_DMA+0x19c>
      if (treatdmanack == 1U)
 8007e68:	bf00      	nop
    if ((I2C_CHECK_IT_SOURCE(ITSources, I2C_CR1_TXDMAEN) != RESET) ||
 8007e6a:	e00d      	b.n	8007e88 <I2C_Slave_ISR_DMA+0x19c>
    }
  }
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_ADDR) != RESET) && \
 8007e6c:	68bb      	ldr	r3, [r7, #8]
 8007e6e:	f003 0308 	and.w	r3, r3, #8
 8007e72:	2b00      	cmp	r3, #0
 8007e74:	d008      	beq.n	8007e88 <I2C_Slave_ISR_DMA+0x19c>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_ADDRI) != RESET))
 8007e76:	687b      	ldr	r3, [r7, #4]
 8007e78:	f003 0308 	and.w	r3, r3, #8
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_ADDR) != RESET) && \
 8007e7c:	2b00      	cmp	r3, #0
 8007e7e:	d003      	beq.n	8007e88 <I2C_Slave_ISR_DMA+0x19c>
  {
    I2C_ITAddrCplt(hi2c, ITFlags);
 8007e80:	68b9      	ldr	r1, [r7, #8]
 8007e82:	68f8      	ldr	r0, [r7, #12]
 8007e84:	f000 f809 	bl	8007e9a <I2C_ITAddrCplt>
  {
    /* Nothing to do */
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hi2c);
 8007e88:	68fb      	ldr	r3, [r7, #12]
 8007e8a:	2200      	movs	r2, #0
 8007e8c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  return HAL_OK;
 8007e90:	2300      	movs	r3, #0
}
 8007e92:	4618      	mov	r0, r3
 8007e94:	3720      	adds	r7, #32
 8007e96:	46bd      	mov	sp, r7
 8007e98:	bd80      	pop	{r7, pc}

08007e9a <I2C_ITAddrCplt>:
  * @param  hi2c I2C handle.
  * @param  ITFlags Interrupt flags to handle.
  * @retval None
  */
static void I2C_ITAddrCplt(I2C_HandleTypeDef *hi2c, uint32_t ITFlags)
{
 8007e9a:	b580      	push	{r7, lr}
 8007e9c:	b084      	sub	sp, #16
 8007e9e:	af00      	add	r7, sp, #0
 8007ea0:	6078      	str	r0, [r7, #4]
 8007ea2:	6039      	str	r1, [r7, #0]

  /* Prevent unused argument(s) compilation warning */
  UNUSED(ITFlags);

  /* In case of Listen state, need to inform upper layer of address match code event */
  if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 8007ea4:	687b      	ldr	r3, [r7, #4]
 8007ea6:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8007eaa:	b2db      	uxtb	r3, r3
 8007eac:	f003 0328 	and.w	r3, r3, #40	@ 0x28
 8007eb0:	2b28      	cmp	r3, #40	@ 0x28
 8007eb2:	d16a      	bne.n	8007f8a <I2C_ITAddrCplt+0xf0>
  {
    transferdirection = I2C_GET_DIR(hi2c);
 8007eb4:	687b      	ldr	r3, [r7, #4]
 8007eb6:	681b      	ldr	r3, [r3, #0]
 8007eb8:	699b      	ldr	r3, [r3, #24]
 8007eba:	0c1b      	lsrs	r3, r3, #16
 8007ebc:	b2db      	uxtb	r3, r3
 8007ebe:	f003 0301 	and.w	r3, r3, #1
 8007ec2:	73fb      	strb	r3, [r7, #15]
    slaveaddrcode     = I2C_GET_ADDR_MATCH(hi2c);
 8007ec4:	687b      	ldr	r3, [r7, #4]
 8007ec6:	681b      	ldr	r3, [r3, #0]
 8007ec8:	699b      	ldr	r3, [r3, #24]
 8007eca:	0c1b      	lsrs	r3, r3, #16
 8007ecc:	b29b      	uxth	r3, r3
 8007ece:	f003 03fe 	and.w	r3, r3, #254	@ 0xfe
 8007ed2:	81bb      	strh	r3, [r7, #12]
    ownadd1code       = I2C_GET_OWN_ADDRESS1(hi2c);
 8007ed4:	687b      	ldr	r3, [r7, #4]
 8007ed6:	681b      	ldr	r3, [r3, #0]
 8007ed8:	689b      	ldr	r3, [r3, #8]
 8007eda:	b29b      	uxth	r3, r3
 8007edc:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8007ee0:	817b      	strh	r3, [r7, #10]
    ownadd2code       = I2C_GET_OWN_ADDRESS2(hi2c);
 8007ee2:	687b      	ldr	r3, [r7, #4]
 8007ee4:	681b      	ldr	r3, [r3, #0]
 8007ee6:	68db      	ldr	r3, [r3, #12]
 8007ee8:	b29b      	uxth	r3, r3
 8007eea:	f003 03fe 	and.w	r3, r3, #254	@ 0xfe
 8007eee:	813b      	strh	r3, [r7, #8]

    /* If 10bits addressing mode is selected */
    if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8007ef0:	687b      	ldr	r3, [r7, #4]
 8007ef2:	68db      	ldr	r3, [r3, #12]
 8007ef4:	2b02      	cmp	r3, #2
 8007ef6:	d138      	bne.n	8007f6a <I2C_ITAddrCplt+0xd0>
    {
      if ((slaveaddrcode & SLAVE_ADDR_MSK) == ((ownadd1code >> SLAVE_ADDR_SHIFT) & SLAVE_ADDR_MSK))
 8007ef8:	897b      	ldrh	r3, [r7, #10]
 8007efa:	09db      	lsrs	r3, r3, #7
 8007efc:	b29a      	uxth	r2, r3
 8007efe:	89bb      	ldrh	r3, [r7, #12]
 8007f00:	4053      	eors	r3, r2
 8007f02:	b29b      	uxth	r3, r3
 8007f04:	f003 0306 	and.w	r3, r3, #6
 8007f08:	2b00      	cmp	r3, #0
 8007f0a:	d11c      	bne.n	8007f46 <I2C_ITAddrCplt+0xac>
      {
        slaveaddrcode = ownadd1code;
 8007f0c:	897b      	ldrh	r3, [r7, #10]
 8007f0e:	81bb      	strh	r3, [r7, #12]
        hi2c->AddrEventCount++;
 8007f10:	687b      	ldr	r3, [r7, #4]
 8007f12:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8007f14:	1c5a      	adds	r2, r3, #1
 8007f16:	687b      	ldr	r3, [r7, #4]
 8007f18:	649a      	str	r2, [r3, #72]	@ 0x48
        if (hi2c->AddrEventCount == 2U)
 8007f1a:	687b      	ldr	r3, [r7, #4]
 8007f1c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8007f1e:	2b02      	cmp	r3, #2
 8007f20:	d13b      	bne.n	8007f9a <I2C_ITAddrCplt+0x100>
        {
          /* Reset Address Event counter */
          hi2c->AddrEventCount = 0U;
 8007f22:	687b      	ldr	r3, [r7, #4]
 8007f24:	2200      	movs	r2, #0
 8007f26:	649a      	str	r2, [r3, #72]	@ 0x48

          /* Clear ADDR flag */
          __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);
 8007f28:	687b      	ldr	r3, [r7, #4]
 8007f2a:	681b      	ldr	r3, [r3, #0]
 8007f2c:	2208      	movs	r2, #8
 8007f2e:	61da      	str	r2, [r3, #28]

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8007f30:	687b      	ldr	r3, [r7, #4]
 8007f32:	2200      	movs	r2, #0
 8007f34:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          /* Call Slave Addr callback */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
          hi2c->AddrCallback(hi2c, transferdirection, slaveaddrcode);
#else
          HAL_I2C_AddrCallback(hi2c, transferdirection, slaveaddrcode);
 8007f38:	89ba      	ldrh	r2, [r7, #12]
 8007f3a:	7bfb      	ldrb	r3, [r7, #15]
 8007f3c:	4619      	mov	r1, r3
 8007f3e:	6878      	ldr	r0, [r7, #4]
 8007f40:	f7ff fa63 	bl	800740a <HAL_I2C_AddrCallback>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
  }
}
 8007f44:	e029      	b.n	8007f9a <I2C_ITAddrCplt+0x100>
        slaveaddrcode = ownadd2code;
 8007f46:	893b      	ldrh	r3, [r7, #8]
 8007f48:	81bb      	strh	r3, [r7, #12]
        I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT);
 8007f4a:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8007f4e:	6878      	ldr	r0, [r7, #4]
 8007f50:	f000 fdfc 	bl	8008b4c <I2C_Disable_IRQ>
        __HAL_UNLOCK(hi2c);
 8007f54:	687b      	ldr	r3, [r7, #4]
 8007f56:	2200      	movs	r2, #0
 8007f58:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
        HAL_I2C_AddrCallback(hi2c, transferdirection, slaveaddrcode);
 8007f5c:	89ba      	ldrh	r2, [r7, #12]
 8007f5e:	7bfb      	ldrb	r3, [r7, #15]
 8007f60:	4619      	mov	r1, r3
 8007f62:	6878      	ldr	r0, [r7, #4]
 8007f64:	f7ff fa51 	bl	800740a <HAL_I2C_AddrCallback>
}
 8007f68:	e017      	b.n	8007f9a <I2C_ITAddrCplt+0x100>
      I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT);
 8007f6a:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8007f6e:	6878      	ldr	r0, [r7, #4]
 8007f70:	f000 fdec 	bl	8008b4c <I2C_Disable_IRQ>
      __HAL_UNLOCK(hi2c);
 8007f74:	687b      	ldr	r3, [r7, #4]
 8007f76:	2200      	movs	r2, #0
 8007f78:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      HAL_I2C_AddrCallback(hi2c, transferdirection, slaveaddrcode);
 8007f7c:	89ba      	ldrh	r2, [r7, #12]
 8007f7e:	7bfb      	ldrb	r3, [r7, #15]
 8007f80:	4619      	mov	r1, r3
 8007f82:	6878      	ldr	r0, [r7, #4]
 8007f84:	f7ff fa41 	bl	800740a <HAL_I2C_AddrCallback>
}
 8007f88:	e007      	b.n	8007f9a <I2C_ITAddrCplt+0x100>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);
 8007f8a:	687b      	ldr	r3, [r7, #4]
 8007f8c:	681b      	ldr	r3, [r3, #0]
 8007f8e:	2208      	movs	r2, #8
 8007f90:	61da      	str	r2, [r3, #28]
    __HAL_UNLOCK(hi2c);
 8007f92:	687b      	ldr	r3, [r7, #4]
 8007f94:	2200      	movs	r2, #0
 8007f96:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
}
 8007f9a:	bf00      	nop
 8007f9c:	3710      	adds	r7, #16
 8007f9e:	46bd      	mov	sp, r7
 8007fa0:	bd80      	pop	{r7, pc}

08007fa2 <I2C_ITMasterSeqCplt>:
  * @brief  I2C Master sequential complete process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_ITMasterSeqCplt(I2C_HandleTypeDef *hi2c)
{
 8007fa2:	b580      	push	{r7, lr}
 8007fa4:	b082      	sub	sp, #8
 8007fa6:	af00      	add	r7, sp, #0
 8007fa8:	6078      	str	r0, [r7, #4]
  /* Reset I2C handle mode */
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8007faa:	687b      	ldr	r3, [r7, #4]
 8007fac:	2200      	movs	r2, #0
 8007fae:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  /* No Generate Stop, to permit restart mode */
  /* The stop will be done at the end of transfer, when I2C_AUTOEND_MODE enable */
  if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 8007fb2:	687b      	ldr	r3, [r7, #4]
 8007fb4:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8007fb8:	b2db      	uxtb	r3, r3
 8007fba:	2b21      	cmp	r3, #33	@ 0x21
 8007fbc:	d115      	bne.n	8007fea <I2C_ITMasterSeqCplt+0x48>
  {
    hi2c->State         = HAL_I2C_STATE_READY;
 8007fbe:	687b      	ldr	r3, [r7, #4]
 8007fc0:	2220      	movs	r2, #32
 8007fc2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->PreviousState = I2C_STATE_MASTER_BUSY_TX;
 8007fc6:	687b      	ldr	r3, [r7, #4]
 8007fc8:	2211      	movs	r2, #17
 8007fca:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->XferISR       = NULL;
 8007fcc:	687b      	ldr	r3, [r7, #4]
 8007fce:	2200      	movs	r2, #0
 8007fd0:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Disable Interrupts */
    I2C_Disable_IRQ(hi2c, I2C_XFER_TX_IT);
 8007fd2:	2101      	movs	r1, #1
 8007fd4:	6878      	ldr	r0, [r7, #4]
 8007fd6:	f000 fdb9 	bl	8008b4c <I2C_Disable_IRQ>

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8007fda:	687b      	ldr	r3, [r7, #4]
 8007fdc:	2200      	movs	r2, #0
 8007fde:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->MasterTxCpltCallback(hi2c);
#else
    HAL_I2C_MasterTxCpltCallback(hi2c);
 8007fe2:	6878      	ldr	r0, [r7, #4]
 8007fe4:	f7f8 ffd8 	bl	8000f98 <HAL_I2C_MasterTxCpltCallback>
    hi2c->MasterRxCpltCallback(hi2c);
#else
    HAL_I2C_MasterRxCpltCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 8007fe8:	e014      	b.n	8008014 <I2C_ITMasterSeqCplt+0x72>
    hi2c->State         = HAL_I2C_STATE_READY;
 8007fea:	687b      	ldr	r3, [r7, #4]
 8007fec:	2220      	movs	r2, #32
 8007fee:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->PreviousState = I2C_STATE_MASTER_BUSY_RX;
 8007ff2:	687b      	ldr	r3, [r7, #4]
 8007ff4:	2212      	movs	r2, #18
 8007ff6:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->XferISR       = NULL;
 8007ff8:	687b      	ldr	r3, [r7, #4]
 8007ffa:	2200      	movs	r2, #0
 8007ffc:	635a      	str	r2, [r3, #52]	@ 0x34
    I2C_Disable_IRQ(hi2c, I2C_XFER_RX_IT);
 8007ffe:	2102      	movs	r1, #2
 8008000:	6878      	ldr	r0, [r7, #4]
 8008002:	f000 fda3 	bl	8008b4c <I2C_Disable_IRQ>
    __HAL_UNLOCK(hi2c);
 8008006:	687b      	ldr	r3, [r7, #4]
 8008008:	2200      	movs	r2, #0
 800800a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
    HAL_I2C_MasterRxCpltCallback(hi2c);
 800800e:	6878      	ldr	r0, [r7, #4]
 8008010:	f7f8 ffd0 	bl	8000fb4 <HAL_I2C_MasterRxCpltCallback>
}
 8008014:	bf00      	nop
 8008016:	3708      	adds	r7, #8
 8008018:	46bd      	mov	sp, r7
 800801a:	bd80      	pop	{r7, pc}

0800801c <I2C_ITSlaveSeqCplt>:
  * @brief  I2C Slave sequential complete process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_ITSlaveSeqCplt(I2C_HandleTypeDef *hi2c)
{
 800801c:	b580      	push	{r7, lr}
 800801e:	b084      	sub	sp, #16
 8008020:	af00      	add	r7, sp, #0
 8008022:	6078      	str	r0, [r7, #4]
  uint32_t tmpcr1value = READ_REG(hi2c->Instance->CR1);
 8008024:	687b      	ldr	r3, [r7, #4]
 8008026:	681b      	ldr	r3, [r3, #0]
 8008028:	681b      	ldr	r3, [r3, #0]
 800802a:	60fb      	str	r3, [r7, #12]

  /* Reset I2C handle mode */
  hi2c->Mode = HAL_I2C_MODE_NONE;
 800802c:	687b      	ldr	r3, [r7, #4]
 800802e:	2200      	movs	r2, #0
 8008030:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  /* If a DMA is ongoing, Update handle size context */
  if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_TXDMAEN) != RESET)
 8008034:	68fb      	ldr	r3, [r7, #12]
 8008036:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800803a:	2b00      	cmp	r3, #0
 800803c:	d008      	beq.n	8008050 <I2C_ITSlaveSeqCplt+0x34>
  {
    /* Disable DMA Request */
    hi2c->Instance->CR1 &= ~I2C_CR1_TXDMAEN;
 800803e:	687b      	ldr	r3, [r7, #4]
 8008040:	681b      	ldr	r3, [r3, #0]
 8008042:	681a      	ldr	r2, [r3, #0]
 8008044:	687b      	ldr	r3, [r7, #4]
 8008046:	681b      	ldr	r3, [r3, #0]
 8008048:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 800804c:	601a      	str	r2, [r3, #0]
 800804e:	e00c      	b.n	800806a <I2C_ITSlaveSeqCplt+0x4e>
  }
  else if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_RXDMAEN) != RESET)
 8008050:	68fb      	ldr	r3, [r7, #12]
 8008052:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8008056:	2b00      	cmp	r3, #0
 8008058:	d007      	beq.n	800806a <I2C_ITSlaveSeqCplt+0x4e>
  {
    /* Disable DMA Request */
    hi2c->Instance->CR1 &= ~I2C_CR1_RXDMAEN;
 800805a:	687b      	ldr	r3, [r7, #4]
 800805c:	681b      	ldr	r3, [r3, #0]
 800805e:	681a      	ldr	r2, [r3, #0]
 8008060:	687b      	ldr	r3, [r7, #4]
 8008062:	681b      	ldr	r3, [r3, #0]
 8008064:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8008068:	601a      	str	r2, [r3, #0]
  else
  {
    /* Do nothing */
  }

  if (hi2c->State == HAL_I2C_STATE_BUSY_TX_LISTEN)
 800806a:	687b      	ldr	r3, [r7, #4]
 800806c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8008070:	b2db      	uxtb	r3, r3
 8008072:	2b29      	cmp	r3, #41	@ 0x29
 8008074:	d112      	bne.n	800809c <I2C_ITSlaveSeqCplt+0x80>
  {
    /* Remove HAL_I2C_STATE_SLAVE_BUSY_TX, keep only HAL_I2C_STATE_LISTEN */
    hi2c->State         = HAL_I2C_STATE_LISTEN;
 8008076:	687b      	ldr	r3, [r7, #4]
 8008078:	2228      	movs	r2, #40	@ 0x28
 800807a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 800807e:	687b      	ldr	r3, [r7, #4]
 8008080:	2221      	movs	r2, #33	@ 0x21
 8008082:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Disable Interrupts */
    I2C_Disable_IRQ(hi2c, I2C_XFER_TX_IT);
 8008084:	2101      	movs	r1, #1
 8008086:	6878      	ldr	r0, [r7, #4]
 8008088:	f000 fd60 	bl	8008b4c <I2C_Disable_IRQ>

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800808c:	687b      	ldr	r3, [r7, #4]
 800808e:	2200      	movs	r2, #0
 8008090:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->SlaveTxCpltCallback(hi2c);
#else
    HAL_I2C_SlaveTxCpltCallback(hi2c);
 8008094:	6878      	ldr	r0, [r7, #4]
 8008096:	f7ff f9a4 	bl	80073e2 <HAL_I2C_SlaveTxCpltCallback>
  }
  else
  {
    /* Nothing to do */
  }
}
 800809a:	e017      	b.n	80080cc <I2C_ITSlaveSeqCplt+0xb0>
  else if (hi2c->State == HAL_I2C_STATE_BUSY_RX_LISTEN)
 800809c:	687b      	ldr	r3, [r7, #4]
 800809e:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80080a2:	b2db      	uxtb	r3, r3
 80080a4:	2b2a      	cmp	r3, #42	@ 0x2a
 80080a6:	d111      	bne.n	80080cc <I2C_ITSlaveSeqCplt+0xb0>
    hi2c->State         = HAL_I2C_STATE_LISTEN;
 80080a8:	687b      	ldr	r3, [r7, #4]
 80080aa:	2228      	movs	r2, #40	@ 0x28
 80080ac:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 80080b0:	687b      	ldr	r3, [r7, #4]
 80080b2:	2222      	movs	r2, #34	@ 0x22
 80080b4:	631a      	str	r2, [r3, #48]	@ 0x30
    I2C_Disable_IRQ(hi2c, I2C_XFER_RX_IT);
 80080b6:	2102      	movs	r1, #2
 80080b8:	6878      	ldr	r0, [r7, #4]
 80080ba:	f000 fd47 	bl	8008b4c <I2C_Disable_IRQ>
    __HAL_UNLOCK(hi2c);
 80080be:	687b      	ldr	r3, [r7, #4]
 80080c0:	2200      	movs	r2, #0
 80080c2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
    HAL_I2C_SlaveRxCpltCallback(hi2c);
 80080c6:	6878      	ldr	r0, [r7, #4]
 80080c8:	f7ff f995 	bl	80073f6 <HAL_I2C_SlaveRxCpltCallback>
}
 80080cc:	bf00      	nop
 80080ce:	3710      	adds	r7, #16
 80080d0:	46bd      	mov	sp, r7
 80080d2:	bd80      	pop	{r7, pc}

080080d4 <I2C_ITMasterCplt>:
  * @param  hi2c I2C handle.
  * @param  ITFlags Interrupt flags to handle.
  * @retval None
  */
static void I2C_ITMasterCplt(I2C_HandleTypeDef *hi2c, uint32_t ITFlags)
{
 80080d4:	b580      	push	{r7, lr}
 80080d6:	b086      	sub	sp, #24
 80080d8:	af00      	add	r7, sp, #0
 80080da:	6078      	str	r0, [r7, #4]
 80080dc:	6039      	str	r1, [r7, #0]
  uint32_t tmperror;
  uint32_t tmpITFlags = ITFlags;
 80080de:	683b      	ldr	r3, [r7, #0]
 80080e0:	617b      	str	r3, [r7, #20]
  __IO uint32_t tmpreg;

  /* Clear STOP Flag */
  __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80080e2:	687b      	ldr	r3, [r7, #4]
 80080e4:	681b      	ldr	r3, [r3, #0]
 80080e6:	2220      	movs	r2, #32
 80080e8:	61da      	str	r2, [r3, #28]

  /* Disable Interrupts and Store Previous state */
  if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 80080ea:	687b      	ldr	r3, [r7, #4]
 80080ec:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80080f0:	b2db      	uxtb	r3, r3
 80080f2:	2b21      	cmp	r3, #33	@ 0x21
 80080f4:	d107      	bne.n	8008106 <I2C_ITMasterCplt+0x32>
  {
    I2C_Disable_IRQ(hi2c, I2C_XFER_TX_IT);
 80080f6:	2101      	movs	r1, #1
 80080f8:	6878      	ldr	r0, [r7, #4]
 80080fa:	f000 fd27 	bl	8008b4c <I2C_Disable_IRQ>
    hi2c->PreviousState = I2C_STATE_MASTER_BUSY_TX;
 80080fe:	687b      	ldr	r3, [r7, #4]
 8008100:	2211      	movs	r2, #17
 8008102:	631a      	str	r2, [r3, #48]	@ 0x30
 8008104:	e00c      	b.n	8008120 <I2C_ITMasterCplt+0x4c>
  }
  else if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8008106:	687b      	ldr	r3, [r7, #4]
 8008108:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800810c:	b2db      	uxtb	r3, r3
 800810e:	2b22      	cmp	r3, #34	@ 0x22
 8008110:	d106      	bne.n	8008120 <I2C_ITMasterCplt+0x4c>
  {
    I2C_Disable_IRQ(hi2c, I2C_XFER_RX_IT);
 8008112:	2102      	movs	r1, #2
 8008114:	6878      	ldr	r0, [r7, #4]
 8008116:	f000 fd19 	bl	8008b4c <I2C_Disable_IRQ>
    hi2c->PreviousState = I2C_STATE_MASTER_BUSY_RX;
 800811a:	687b      	ldr	r3, [r7, #4]
 800811c:	2212      	movs	r2, #18
 800811e:	631a      	str	r2, [r3, #48]	@ 0x30
  {
    /* Do nothing */
  }

  /* Clear Configuration Register 2 */
  I2C_RESET_CR2(hi2c);
 8008120:	687b      	ldr	r3, [r7, #4]
 8008122:	681b      	ldr	r3, [r3, #0]
 8008124:	6859      	ldr	r1, [r3, #4]
 8008126:	687b      	ldr	r3, [r7, #4]
 8008128:	681a      	ldr	r2, [r3, #0]
 800812a:	4b4c      	ldr	r3, [pc, #304]	@ (800825c <I2C_ITMasterCplt+0x188>)
 800812c:	400b      	ands	r3, r1
 800812e:	6053      	str	r3, [r2, #4]

  /* Reset handle parameters */
  hi2c->XferISR       = NULL;
 8008130:	687b      	ldr	r3, [r7, #4]
 8008132:	2200      	movs	r2, #0
 8008134:	635a      	str	r2, [r3, #52]	@ 0x34
  hi2c->XferOptions   = I2C_NO_OPTION_FRAME;
 8008136:	687b      	ldr	r3, [r7, #4]
 8008138:	4a49      	ldr	r2, [pc, #292]	@ (8008260 <I2C_ITMasterCplt+0x18c>)
 800813a:	62da      	str	r2, [r3, #44]	@ 0x2c

  if (I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET)
 800813c:	697b      	ldr	r3, [r7, #20]
 800813e:	f003 0310 	and.w	r3, r3, #16
 8008142:	2b00      	cmp	r3, #0
 8008144:	d009      	beq.n	800815a <I2C_ITMasterCplt+0x86>
  {
    /* Clear NACK Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8008146:	687b      	ldr	r3, [r7, #4]
 8008148:	681b      	ldr	r3, [r3, #0]
 800814a:	2210      	movs	r2, #16
 800814c:	61da      	str	r2, [r3, #28]

    /* Set acknowledge error code */
    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 800814e:	687b      	ldr	r3, [r7, #4]
 8008150:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008152:	f043 0204 	orr.w	r2, r3, #4
 8008156:	687b      	ldr	r3, [r7, #4]
 8008158:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Fetch Last receive data if any */
  if ((hi2c->State == HAL_I2C_STATE_ABORT) && (I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET))
 800815a:	687b      	ldr	r3, [r7, #4]
 800815c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8008160:	b2db      	uxtb	r3, r3
 8008162:	2b60      	cmp	r3, #96	@ 0x60
 8008164:	d10a      	bne.n	800817c <I2C_ITMasterCplt+0xa8>
 8008166:	697b      	ldr	r3, [r7, #20]
 8008168:	f003 0304 	and.w	r3, r3, #4
 800816c:	2b00      	cmp	r3, #0
 800816e:	d005      	beq.n	800817c <I2C_ITMasterCplt+0xa8>
  {
    /* Read data from RXDR */
    tmpreg = (uint8_t)hi2c->Instance->RXDR;
 8008170:	687b      	ldr	r3, [r7, #4]
 8008172:	681b      	ldr	r3, [r3, #0]
 8008174:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008176:	b2db      	uxtb	r3, r3
 8008178:	60fb      	str	r3, [r7, #12]
    UNUSED(tmpreg);
 800817a:	68fb      	ldr	r3, [r7, #12]
  }

  /* Flush TX register */
  I2C_Flush_TXDR(hi2c);
 800817c:	6878      	ldr	r0, [r7, #4]
 800817e:	f000 fb40 	bl	8008802 <I2C_Flush_TXDR>

  /* Store current volatile hi2c->ErrorCode, misra rule */
  tmperror = hi2c->ErrorCode;
 8008182:	687b      	ldr	r3, [r7, #4]
 8008184:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008186:	613b      	str	r3, [r7, #16]

  /* Call the corresponding callback to inform upper layer of End of Transfer */
  if ((hi2c->State == HAL_I2C_STATE_ABORT) || (tmperror != HAL_I2C_ERROR_NONE))
 8008188:	687b      	ldr	r3, [r7, #4]
 800818a:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800818e:	b2db      	uxtb	r3, r3
 8008190:	2b60      	cmp	r3, #96	@ 0x60
 8008192:	d002      	beq.n	800819a <I2C_ITMasterCplt+0xc6>
 8008194:	693b      	ldr	r3, [r7, #16]
 8008196:	2b00      	cmp	r3, #0
 8008198:	d006      	beq.n	80081a8 <I2C_ITMasterCplt+0xd4>
  {
    /* Call the corresponding callback to inform upper layer of End of Transfer */
    I2C_ITError(hi2c, hi2c->ErrorCode);
 800819a:	687b      	ldr	r3, [r7, #4]
 800819c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800819e:	4619      	mov	r1, r3
 80081a0:	6878      	ldr	r0, [r7, #4]
 80081a2:	f000 fa17 	bl	80085d4 <I2C_ITError>
  }
  else
  {
    /* Nothing to do */
  }
}
 80081a6:	e054      	b.n	8008252 <I2C_ITMasterCplt+0x17e>
  else if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 80081a8:	687b      	ldr	r3, [r7, #4]
 80081aa:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80081ae:	b2db      	uxtb	r3, r3
 80081b0:	2b21      	cmp	r3, #33	@ 0x21
 80081b2:	d124      	bne.n	80081fe <I2C_ITMasterCplt+0x12a>
    hi2c->State = HAL_I2C_STATE_READY;
 80081b4:	687b      	ldr	r3, [r7, #4]
 80081b6:	2220      	movs	r2, #32
 80081b8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->PreviousState = I2C_STATE_NONE;
 80081bc:	687b      	ldr	r3, [r7, #4]
 80081be:	2200      	movs	r2, #0
 80081c0:	631a      	str	r2, [r3, #48]	@ 0x30
    if (hi2c->Mode == HAL_I2C_MODE_MEM)
 80081c2:	687b      	ldr	r3, [r7, #4]
 80081c4:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 80081c8:	b2db      	uxtb	r3, r3
 80081ca:	2b40      	cmp	r3, #64	@ 0x40
 80081cc:	d10b      	bne.n	80081e6 <I2C_ITMasterCplt+0x112>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 80081ce:	687b      	ldr	r3, [r7, #4]
 80081d0:	2200      	movs	r2, #0
 80081d2:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
      __HAL_UNLOCK(hi2c);
 80081d6:	687b      	ldr	r3, [r7, #4]
 80081d8:	2200      	movs	r2, #0
 80081da:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      HAL_I2C_MemTxCpltCallback(hi2c);
 80081de:	6878      	ldr	r0, [r7, #4]
 80081e0:	f7ff f92b 	bl	800743a <HAL_I2C_MemTxCpltCallback>
}
 80081e4:	e035      	b.n	8008252 <I2C_ITMasterCplt+0x17e>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 80081e6:	687b      	ldr	r3, [r7, #4]
 80081e8:	2200      	movs	r2, #0
 80081ea:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
      __HAL_UNLOCK(hi2c);
 80081ee:	687b      	ldr	r3, [r7, #4]
 80081f0:	2200      	movs	r2, #0
 80081f2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      HAL_I2C_MasterTxCpltCallback(hi2c);
 80081f6:	6878      	ldr	r0, [r7, #4]
 80081f8:	f7f8 fece 	bl	8000f98 <HAL_I2C_MasterTxCpltCallback>
}
 80081fc:	e029      	b.n	8008252 <I2C_ITMasterCplt+0x17e>
  else if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 80081fe:	687b      	ldr	r3, [r7, #4]
 8008200:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8008204:	b2db      	uxtb	r3, r3
 8008206:	2b22      	cmp	r3, #34	@ 0x22
 8008208:	d123      	bne.n	8008252 <I2C_ITMasterCplt+0x17e>
    hi2c->State = HAL_I2C_STATE_READY;
 800820a:	687b      	ldr	r3, [r7, #4]
 800820c:	2220      	movs	r2, #32
 800820e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->PreviousState = I2C_STATE_NONE;
 8008212:	687b      	ldr	r3, [r7, #4]
 8008214:	2200      	movs	r2, #0
 8008216:	631a      	str	r2, [r3, #48]	@ 0x30
    if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8008218:	687b      	ldr	r3, [r7, #4]
 800821a:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800821e:	b2db      	uxtb	r3, r3
 8008220:	2b40      	cmp	r3, #64	@ 0x40
 8008222:	d10b      	bne.n	800823c <I2C_ITMasterCplt+0x168>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8008224:	687b      	ldr	r3, [r7, #4]
 8008226:	2200      	movs	r2, #0
 8008228:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
      __HAL_UNLOCK(hi2c);
 800822c:	687b      	ldr	r3, [r7, #4]
 800822e:	2200      	movs	r2, #0
 8008230:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      HAL_I2C_MemRxCpltCallback(hi2c);
 8008234:	6878      	ldr	r0, [r7, #4]
 8008236:	f7ff f90a 	bl	800744e <HAL_I2C_MemRxCpltCallback>
}
 800823a:	e00a      	b.n	8008252 <I2C_ITMasterCplt+0x17e>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 800823c:	687b      	ldr	r3, [r7, #4]
 800823e:	2200      	movs	r2, #0
 8008240:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
      __HAL_UNLOCK(hi2c);
 8008244:	687b      	ldr	r3, [r7, #4]
 8008246:	2200      	movs	r2, #0
 8008248:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      HAL_I2C_MasterRxCpltCallback(hi2c);
 800824c:	6878      	ldr	r0, [r7, #4]
 800824e:	f7f8 feb1 	bl	8000fb4 <HAL_I2C_MasterRxCpltCallback>
}
 8008252:	bf00      	nop
 8008254:	3718      	adds	r7, #24
 8008256:	46bd      	mov	sp, r7
 8008258:	bd80      	pop	{r7, pc}
 800825a:	bf00      	nop
 800825c:	fe00e800 	.word	0xfe00e800
 8008260:	ffff0000 	.word	0xffff0000

08008264 <I2C_ITSlaveCplt>:
  * @param  hi2c I2C handle.
  * @param  ITFlags Interrupt flags to handle.
  * @retval None
  */
static void I2C_ITSlaveCplt(I2C_HandleTypeDef *hi2c, uint32_t ITFlags)
{
 8008264:	b580      	push	{r7, lr}
 8008266:	b086      	sub	sp, #24
 8008268:	af00      	add	r7, sp, #0
 800826a:	6078      	str	r0, [r7, #4]
 800826c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1value = READ_REG(hi2c->Instance->CR1);
 800826e:	687b      	ldr	r3, [r7, #4]
 8008270:	681b      	ldr	r3, [r3, #0]
 8008272:	681b      	ldr	r3, [r3, #0]
 8008274:	613b      	str	r3, [r7, #16]
  uint32_t tmpITFlags = ITFlags;
 8008276:	683b      	ldr	r3, [r7, #0]
 8008278:	617b      	str	r3, [r7, #20]
  uint32_t tmpoptions = hi2c->XferOptions;
 800827a:	687b      	ldr	r3, [r7, #4]
 800827c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800827e:	60fb      	str	r3, [r7, #12]
  HAL_I2C_StateTypeDef tmpstate = hi2c->State;
 8008280:	687b      	ldr	r3, [r7, #4]
 8008282:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8008286:	72fb      	strb	r3, [r7, #11]

  /* Clear STOP Flag */
  __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8008288:	687b      	ldr	r3, [r7, #4]
 800828a:	681b      	ldr	r3, [r3, #0]
 800828c:	2220      	movs	r2, #32
 800828e:	61da      	str	r2, [r3, #28]

  /* Disable Interrupts and Store Previous state */
  if ((tmpstate == HAL_I2C_STATE_BUSY_TX) || (tmpstate == HAL_I2C_STATE_BUSY_TX_LISTEN))
 8008290:	7afb      	ldrb	r3, [r7, #11]
 8008292:	2b21      	cmp	r3, #33	@ 0x21
 8008294:	d002      	beq.n	800829c <I2C_ITSlaveCplt+0x38>
 8008296:	7afb      	ldrb	r3, [r7, #11]
 8008298:	2b29      	cmp	r3, #41	@ 0x29
 800829a:	d108      	bne.n	80082ae <I2C_ITSlaveCplt+0x4a>
  {
    I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_TX_IT);
 800829c:	f248 0101 	movw	r1, #32769	@ 0x8001
 80082a0:	6878      	ldr	r0, [r7, #4]
 80082a2:	f000 fc53 	bl	8008b4c <I2C_Disable_IRQ>
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 80082a6:	687b      	ldr	r3, [r7, #4]
 80082a8:	2221      	movs	r2, #33	@ 0x21
 80082aa:	631a      	str	r2, [r3, #48]	@ 0x30
 80082ac:	e019      	b.n	80082e2 <I2C_ITSlaveCplt+0x7e>
  }
  else if ((tmpstate == HAL_I2C_STATE_BUSY_RX) || (tmpstate == HAL_I2C_STATE_BUSY_RX_LISTEN))
 80082ae:	7afb      	ldrb	r3, [r7, #11]
 80082b0:	2b22      	cmp	r3, #34	@ 0x22
 80082b2:	d002      	beq.n	80082ba <I2C_ITSlaveCplt+0x56>
 80082b4:	7afb      	ldrb	r3, [r7, #11]
 80082b6:	2b2a      	cmp	r3, #42	@ 0x2a
 80082b8:	d108      	bne.n	80082cc <I2C_ITSlaveCplt+0x68>
  {
    I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_RX_IT);
 80082ba:	f248 0102 	movw	r1, #32770	@ 0x8002
 80082be:	6878      	ldr	r0, [r7, #4]
 80082c0:	f000 fc44 	bl	8008b4c <I2C_Disable_IRQ>
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 80082c4:	687b      	ldr	r3, [r7, #4]
 80082c6:	2222      	movs	r2, #34	@ 0x22
 80082c8:	631a      	str	r2, [r3, #48]	@ 0x30
 80082ca:	e00a      	b.n	80082e2 <I2C_ITSlaveCplt+0x7e>
  }
  else if (tmpstate == HAL_I2C_STATE_LISTEN)
 80082cc:	7afb      	ldrb	r3, [r7, #11]
 80082ce:	2b28      	cmp	r3, #40	@ 0x28
 80082d0:	d107      	bne.n	80082e2 <I2C_ITSlaveCplt+0x7e>
  {
    I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_TX_IT | I2C_XFER_RX_IT);
 80082d2:	f248 0103 	movw	r1, #32771	@ 0x8003
 80082d6:	6878      	ldr	r0, [r7, #4]
 80082d8:	f000 fc38 	bl	8008b4c <I2C_Disable_IRQ>
    hi2c->PreviousState = I2C_STATE_NONE;
 80082dc:	687b      	ldr	r3, [r7, #4]
 80082de:	2200      	movs	r2, #0
 80082e0:	631a      	str	r2, [r3, #48]	@ 0x30
  {
    /* Do nothing */
  }

  /* Disable Address Acknowledge */
  hi2c->Instance->CR2 |= I2C_CR2_NACK;
 80082e2:	687b      	ldr	r3, [r7, #4]
 80082e4:	681b      	ldr	r3, [r3, #0]
 80082e6:	685a      	ldr	r2, [r3, #4]
 80082e8:	687b      	ldr	r3, [r7, #4]
 80082ea:	681b      	ldr	r3, [r3, #0]
 80082ec:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 80082f0:	605a      	str	r2, [r3, #4]

  /* Clear Configuration Register 2 */
  I2C_RESET_CR2(hi2c);
 80082f2:	687b      	ldr	r3, [r7, #4]
 80082f4:	681b      	ldr	r3, [r3, #0]
 80082f6:	6859      	ldr	r1, [r3, #4]
 80082f8:	687b      	ldr	r3, [r7, #4]
 80082fa:	681a      	ldr	r2, [r3, #0]
 80082fc:	4b89      	ldr	r3, [pc, #548]	@ (8008524 <I2C_ITSlaveCplt+0x2c0>)
 80082fe:	400b      	ands	r3, r1
 8008300:	6053      	str	r3, [r2, #4]

  /* Flush TX register */
  I2C_Flush_TXDR(hi2c);
 8008302:	6878      	ldr	r0, [r7, #4]
 8008304:	f000 fa7d 	bl	8008802 <I2C_Flush_TXDR>

  /* If a DMA is ongoing, Update handle size context */
  if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_TXDMAEN) != RESET)
 8008308:	693b      	ldr	r3, [r7, #16]
 800830a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800830e:	2b00      	cmp	r3, #0
 8008310:	d013      	beq.n	800833a <I2C_ITSlaveCplt+0xd6>
  {
    /* Disable DMA Request */
    hi2c->Instance->CR1 &= ~I2C_CR1_TXDMAEN;
 8008312:	687b      	ldr	r3, [r7, #4]
 8008314:	681b      	ldr	r3, [r3, #0]
 8008316:	681a      	ldr	r2, [r3, #0]
 8008318:	687b      	ldr	r3, [r7, #4]
 800831a:	681b      	ldr	r3, [r3, #0]
 800831c:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 8008320:	601a      	str	r2, [r3, #0]

    if (hi2c->hdmatx != NULL)
 8008322:	687b      	ldr	r3, [r7, #4]
 8008324:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008326:	2b00      	cmp	r3, #0
 8008328:	d01f      	beq.n	800836a <I2C_ITSlaveCplt+0x106>
    {
      hi2c->XferCount = (uint16_t)I2C_GET_DMA_REMAIN_DATA(hi2c->hdmatx);
 800832a:	687b      	ldr	r3, [r7, #4]
 800832c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800832e:	681b      	ldr	r3, [r3, #0]
 8008330:	685b      	ldr	r3, [r3, #4]
 8008332:	b29a      	uxth	r2, r3
 8008334:	687b      	ldr	r3, [r7, #4]
 8008336:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8008338:	e017      	b.n	800836a <I2C_ITSlaveCplt+0x106>
    }
  }
  else if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_RXDMAEN) != RESET)
 800833a:	693b      	ldr	r3, [r7, #16]
 800833c:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8008340:	2b00      	cmp	r3, #0
 8008342:	d012      	beq.n	800836a <I2C_ITSlaveCplt+0x106>
  {
    /* Disable DMA Request */
    hi2c->Instance->CR1 &= ~I2C_CR1_RXDMAEN;
 8008344:	687b      	ldr	r3, [r7, #4]
 8008346:	681b      	ldr	r3, [r3, #0]
 8008348:	681a      	ldr	r2, [r3, #0]
 800834a:	687b      	ldr	r3, [r7, #4]
 800834c:	681b      	ldr	r3, [r3, #0]
 800834e:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8008352:	601a      	str	r2, [r3, #0]

    if (hi2c->hdmarx != NULL)
 8008354:	687b      	ldr	r3, [r7, #4]
 8008356:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008358:	2b00      	cmp	r3, #0
 800835a:	d006      	beq.n	800836a <I2C_ITSlaveCplt+0x106>
    {
      hi2c->XferCount = (uint16_t)I2C_GET_DMA_REMAIN_DATA(hi2c->hdmarx);
 800835c:	687b      	ldr	r3, [r7, #4]
 800835e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008360:	681b      	ldr	r3, [r3, #0]
 8008362:	685b      	ldr	r3, [r3, #4]
 8008364:	b29a      	uxth	r2, r3
 8008366:	687b      	ldr	r3, [r7, #4]
 8008368:	855a      	strh	r2, [r3, #42]	@ 0x2a
  {
    /* Do nothing */
  }

  /* Store Last receive data if any */
  if (I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET)
 800836a:	697b      	ldr	r3, [r7, #20]
 800836c:	f003 0304 	and.w	r3, r3, #4
 8008370:	2b00      	cmp	r3, #0
 8008372:	d020      	beq.n	80083b6 <I2C_ITSlaveCplt+0x152>
  {
    /* Remove RXNE flag on temporary variable as read done */
    tmpITFlags &= ~I2C_FLAG_RXNE;
 8008374:	697b      	ldr	r3, [r7, #20]
 8008376:	f023 0304 	bic.w	r3, r3, #4
 800837a:	617b      	str	r3, [r7, #20]

    /* Read data from RXDR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 800837c:	687b      	ldr	r3, [r7, #4]
 800837e:	681b      	ldr	r3, [r3, #0]
 8008380:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8008382:	687b      	ldr	r3, [r7, #4]
 8008384:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008386:	b2d2      	uxtb	r2, r2
 8008388:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 800838a:	687b      	ldr	r3, [r7, #4]
 800838c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800838e:	1c5a      	adds	r2, r3, #1
 8008390:	687b      	ldr	r3, [r7, #4]
 8008392:	625a      	str	r2, [r3, #36]	@ 0x24

    if ((hi2c->XferSize > 0U))
 8008394:	687b      	ldr	r3, [r7, #4]
 8008396:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8008398:	2b00      	cmp	r3, #0
 800839a:	d00c      	beq.n	80083b6 <I2C_ITSlaveCplt+0x152>
    {
      hi2c->XferSize--;
 800839c:	687b      	ldr	r3, [r7, #4]
 800839e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80083a0:	3b01      	subs	r3, #1
 80083a2:	b29a      	uxth	r2, r3
 80083a4:	687b      	ldr	r3, [r7, #4]
 80083a6:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 80083a8:	687b      	ldr	r3, [r7, #4]
 80083aa:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80083ac:	b29b      	uxth	r3, r3
 80083ae:	3b01      	subs	r3, #1
 80083b0:	b29a      	uxth	r2, r3
 80083b2:	687b      	ldr	r3, [r7, #4]
 80083b4:	855a      	strh	r2, [r3, #42]	@ 0x2a
    }
  }

  /* All data are not transferred, so set error code accordingly */
  if (hi2c->XferCount != 0U)
 80083b6:	687b      	ldr	r3, [r7, #4]
 80083b8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80083ba:	b29b      	uxth	r3, r3
 80083bc:	2b00      	cmp	r3, #0
 80083be:	d005      	beq.n	80083cc <I2C_ITSlaveCplt+0x168>
  {
    /* Set ErrorCode corresponding to a Non-Acknowledge */
    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 80083c0:	687b      	ldr	r3, [r7, #4]
 80083c2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80083c4:	f043 0204 	orr.w	r2, r3, #4
 80083c8:	687b      	ldr	r3, [r7, #4]
 80083ca:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET) && \
 80083cc:	697b      	ldr	r3, [r7, #20]
 80083ce:	f003 0310 	and.w	r3, r3, #16
 80083d2:	2b00      	cmp	r3, #0
 80083d4:	d049      	beq.n	800846a <I2C_ITSlaveCplt+0x206>
      (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_IT_NACKI) != RESET))
 80083d6:	693b      	ldr	r3, [r7, #16]
 80083d8:	f003 0310 	and.w	r3, r3, #16
  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET) && \
 80083dc:	2b00      	cmp	r3, #0
 80083de:	d044      	beq.n	800846a <I2C_ITSlaveCplt+0x206>
  {
    /* Check that I2C transfer finished */
    /* if yes, normal use case, a NACK is sent by the MASTER when Transfer is finished */
    /* Mean XferCount == 0*/
    /* So clear Flag NACKF only */
    if (hi2c->XferCount == 0U)
 80083e0:	687b      	ldr	r3, [r7, #4]
 80083e2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80083e4:	b29b      	uxth	r3, r3
 80083e6:	2b00      	cmp	r3, #0
 80083e8:	d128      	bne.n	800843c <I2C_ITSlaveCplt+0x1d8>
    {
      if ((hi2c->State == HAL_I2C_STATE_LISTEN) && (tmpoptions == I2C_FIRST_AND_LAST_FRAME))
 80083ea:	687b      	ldr	r3, [r7, #4]
 80083ec:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80083f0:	b2db      	uxtb	r3, r3
 80083f2:	2b28      	cmp	r3, #40	@ 0x28
 80083f4:	d108      	bne.n	8008408 <I2C_ITSlaveCplt+0x1a4>
 80083f6:	68fb      	ldr	r3, [r7, #12]
 80083f8:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 80083fc:	d104      	bne.n	8008408 <I2C_ITSlaveCplt+0x1a4>
        /* Same action must be done for (tmpoptions == I2C_LAST_FRAME) which removed for
           Warning[Pa134]: left and right operands are identical */
      {
        /* Call I2C Listen complete process */
        I2C_ITListenCplt(hi2c, tmpITFlags);
 80083fe:	6979      	ldr	r1, [r7, #20]
 8008400:	6878      	ldr	r0, [r7, #4]
 8008402:	f000 f893 	bl	800852c <I2C_ITListenCplt>
 8008406:	e030      	b.n	800846a <I2C_ITSlaveCplt+0x206>
      }
      else if ((hi2c->State == HAL_I2C_STATE_BUSY_TX_LISTEN) && (tmpoptions != I2C_NO_OPTION_FRAME))
 8008408:	687b      	ldr	r3, [r7, #4]
 800840a:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800840e:	b2db      	uxtb	r3, r3
 8008410:	2b29      	cmp	r3, #41	@ 0x29
 8008412:	d10e      	bne.n	8008432 <I2C_ITSlaveCplt+0x1ce>
 8008414:	68fb      	ldr	r3, [r7, #12]
 8008416:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 800841a:	d00a      	beq.n	8008432 <I2C_ITSlaveCplt+0x1ce>
      {
        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800841c:	687b      	ldr	r3, [r7, #4]
 800841e:	681b      	ldr	r3, [r3, #0]
 8008420:	2210      	movs	r2, #16
 8008422:	61da      	str	r2, [r3, #28]

        /* Flush TX register */
        I2C_Flush_TXDR(hi2c);
 8008424:	6878      	ldr	r0, [r7, #4]
 8008426:	f000 f9ec 	bl	8008802 <I2C_Flush_TXDR>

        /* Last Byte is Transmitted */
        /* Call I2C Slave Sequential complete process */
        I2C_ITSlaveSeqCplt(hi2c);
 800842a:	6878      	ldr	r0, [r7, #4]
 800842c:	f7ff fdf6 	bl	800801c <I2C_ITSlaveSeqCplt>
 8008430:	e01b      	b.n	800846a <I2C_ITSlaveCplt+0x206>
      }
      else
      {
        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8008432:	687b      	ldr	r3, [r7, #4]
 8008434:	681b      	ldr	r3, [r3, #0]
 8008436:	2210      	movs	r2, #16
 8008438:	61da      	str	r2, [r3, #28]
 800843a:	e016      	b.n	800846a <I2C_ITSlaveCplt+0x206>
    }
    else
    {
      /* if no, error use case, a Non-Acknowledge of last Data is generated by the MASTER*/
      /* Clear NACK Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800843c:	687b      	ldr	r3, [r7, #4]
 800843e:	681b      	ldr	r3, [r3, #0]
 8008440:	2210      	movs	r2, #16
 8008442:	61da      	str	r2, [r3, #28]

      /* Set ErrorCode corresponding to a Non-Acknowledge */
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8008444:	687b      	ldr	r3, [r7, #4]
 8008446:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008448:	f043 0204 	orr.w	r2, r3, #4
 800844c:	687b      	ldr	r3, [r7, #4]
 800844e:	645a      	str	r2, [r3, #68]	@ 0x44

      if ((tmpoptions == I2C_FIRST_FRAME) || (tmpoptions == I2C_NEXT_FRAME))
 8008450:	68fb      	ldr	r3, [r7, #12]
 8008452:	2b00      	cmp	r3, #0
 8008454:	d003      	beq.n	800845e <I2C_ITSlaveCplt+0x1fa>
 8008456:	68fb      	ldr	r3, [r7, #12]
 8008458:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800845c:	d105      	bne.n	800846a <I2C_ITSlaveCplt+0x206>
      {
        /* Call the corresponding callback to inform upper layer of End of Transfer */
        I2C_ITError(hi2c, hi2c->ErrorCode);
 800845e:	687b      	ldr	r3, [r7, #4]
 8008460:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008462:	4619      	mov	r1, r3
 8008464:	6878      	ldr	r0, [r7, #4]
 8008466:	f000 f8b5 	bl	80085d4 <I2C_ITError>
      }
    }
  }

  hi2c->Mode = HAL_I2C_MODE_NONE;
 800846a:	687b      	ldr	r3, [r7, #4]
 800846c:	2200      	movs	r2, #0
 800846e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  hi2c->XferISR = NULL;
 8008472:	687b      	ldr	r3, [r7, #4]
 8008474:	2200      	movs	r2, #0
 8008476:	635a      	str	r2, [r3, #52]	@ 0x34

  if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 8008478:	687b      	ldr	r3, [r7, #4]
 800847a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800847c:	2b00      	cmp	r3, #0
 800847e:	d010      	beq.n	80084a2 <I2C_ITSlaveCplt+0x23e>
  {
    /* Call the corresponding callback to inform upper layer of End of Transfer */
    I2C_ITError(hi2c, hi2c->ErrorCode);
 8008480:	687b      	ldr	r3, [r7, #4]
 8008482:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008484:	4619      	mov	r1, r3
 8008486:	6878      	ldr	r0, [r7, #4]
 8008488:	f000 f8a4 	bl	80085d4 <I2C_ITError>

    /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
    if (hi2c->State == HAL_I2C_STATE_LISTEN)
 800848c:	687b      	ldr	r3, [r7, #4]
 800848e:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8008492:	b2db      	uxtb	r3, r3
 8008494:	2b28      	cmp	r3, #40	@ 0x28
 8008496:	d141      	bne.n	800851c <I2C_ITSlaveCplt+0x2b8>
    {
      /* Call I2C Listen complete process */
      I2C_ITListenCplt(hi2c, tmpITFlags);
 8008498:	6979      	ldr	r1, [r7, #20]
 800849a:	6878      	ldr	r0, [r7, #4]
 800849c:	f000 f846 	bl	800852c <I2C_ITListenCplt>
    hi2c->SlaveTxCpltCallback(hi2c);
#else
    HAL_I2C_SlaveTxCpltCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 80084a0:	e03c      	b.n	800851c <I2C_ITSlaveCplt+0x2b8>
  else if (hi2c->XferOptions != I2C_NO_OPTION_FRAME)
 80084a2:	687b      	ldr	r3, [r7, #4]
 80084a4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80084a6:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 80084aa:	d014      	beq.n	80084d6 <I2C_ITSlaveCplt+0x272>
    I2C_ITSlaveSeqCplt(hi2c);
 80084ac:	6878      	ldr	r0, [r7, #4]
 80084ae:	f7ff fdb5 	bl	800801c <I2C_ITSlaveSeqCplt>
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80084b2:	687b      	ldr	r3, [r7, #4]
 80084b4:	4a1c      	ldr	r2, [pc, #112]	@ (8008528 <I2C_ITSlaveCplt+0x2c4>)
 80084b6:	62da      	str	r2, [r3, #44]	@ 0x2c
    hi2c->State = HAL_I2C_STATE_READY;
 80084b8:	687b      	ldr	r3, [r7, #4]
 80084ba:	2220      	movs	r2, #32
 80084bc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->PreviousState = I2C_STATE_NONE;
 80084c0:	687b      	ldr	r3, [r7, #4]
 80084c2:	2200      	movs	r2, #0
 80084c4:	631a      	str	r2, [r3, #48]	@ 0x30
    __HAL_UNLOCK(hi2c);
 80084c6:	687b      	ldr	r3, [r7, #4]
 80084c8:	2200      	movs	r2, #0
 80084ca:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
    HAL_I2C_ListenCpltCallback(hi2c);
 80084ce:	6878      	ldr	r0, [r7, #4]
 80084d0:	f7fe ffa9 	bl	8007426 <HAL_I2C_ListenCpltCallback>
}
 80084d4:	e022      	b.n	800851c <I2C_ITSlaveCplt+0x2b8>
  else if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 80084d6:	687b      	ldr	r3, [r7, #4]
 80084d8:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80084dc:	b2db      	uxtb	r3, r3
 80084de:	2b22      	cmp	r3, #34	@ 0x22
 80084e0:	d10e      	bne.n	8008500 <I2C_ITSlaveCplt+0x29c>
    hi2c->State = HAL_I2C_STATE_READY;
 80084e2:	687b      	ldr	r3, [r7, #4]
 80084e4:	2220      	movs	r2, #32
 80084e6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->PreviousState = I2C_STATE_NONE;
 80084ea:	687b      	ldr	r3, [r7, #4]
 80084ec:	2200      	movs	r2, #0
 80084ee:	631a      	str	r2, [r3, #48]	@ 0x30
    __HAL_UNLOCK(hi2c);
 80084f0:	687b      	ldr	r3, [r7, #4]
 80084f2:	2200      	movs	r2, #0
 80084f4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
    HAL_I2C_SlaveRxCpltCallback(hi2c);
 80084f8:	6878      	ldr	r0, [r7, #4]
 80084fa:	f7fe ff7c 	bl	80073f6 <HAL_I2C_SlaveRxCpltCallback>
}
 80084fe:	e00d      	b.n	800851c <I2C_ITSlaveCplt+0x2b8>
    hi2c->State = HAL_I2C_STATE_READY;
 8008500:	687b      	ldr	r3, [r7, #4]
 8008502:	2220      	movs	r2, #32
 8008504:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->PreviousState = I2C_STATE_NONE;
 8008508:	687b      	ldr	r3, [r7, #4]
 800850a:	2200      	movs	r2, #0
 800850c:	631a      	str	r2, [r3, #48]	@ 0x30
    __HAL_UNLOCK(hi2c);
 800850e:	687b      	ldr	r3, [r7, #4]
 8008510:	2200      	movs	r2, #0
 8008512:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
    HAL_I2C_SlaveTxCpltCallback(hi2c);
 8008516:	6878      	ldr	r0, [r7, #4]
 8008518:	f7fe ff63 	bl	80073e2 <HAL_I2C_SlaveTxCpltCallback>
}
 800851c:	bf00      	nop
 800851e:	3718      	adds	r7, #24
 8008520:	46bd      	mov	sp, r7
 8008522:	bd80      	pop	{r7, pc}
 8008524:	fe00e800 	.word	0xfe00e800
 8008528:	ffff0000 	.word	0xffff0000

0800852c <I2C_ITListenCplt>:
  * @param  hi2c I2C handle.
  * @param  ITFlags Interrupt flags to handle.
  * @retval None
  */
static void I2C_ITListenCplt(I2C_HandleTypeDef *hi2c, uint32_t ITFlags)
{
 800852c:	b580      	push	{r7, lr}
 800852e:	b082      	sub	sp, #8
 8008530:	af00      	add	r7, sp, #0
 8008532:	6078      	str	r0, [r7, #4]
 8008534:	6039      	str	r1, [r7, #0]
  /* Reset handle parameters */
  hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8008536:	687b      	ldr	r3, [r7, #4]
 8008538:	4a25      	ldr	r2, [pc, #148]	@ (80085d0 <I2C_ITListenCplt+0xa4>)
 800853a:	62da      	str	r2, [r3, #44]	@ 0x2c
  hi2c->PreviousState = I2C_STATE_NONE;
 800853c:	687b      	ldr	r3, [r7, #4]
 800853e:	2200      	movs	r2, #0
 8008540:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->State = HAL_I2C_STATE_READY;
 8008542:	687b      	ldr	r3, [r7, #4]
 8008544:	2220      	movs	r2, #32
 8008546:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2c->Mode = HAL_I2C_MODE_NONE;
 800854a:	687b      	ldr	r3, [r7, #4]
 800854c:	2200      	movs	r2, #0
 800854e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  hi2c->XferISR = NULL;
 8008552:	687b      	ldr	r3, [r7, #4]
 8008554:	2200      	movs	r2, #0
 8008556:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Store Last receive data if any */
  if (I2C_CHECK_FLAG(ITFlags, I2C_FLAG_RXNE) != RESET)
 8008558:	683b      	ldr	r3, [r7, #0]
 800855a:	f003 0304 	and.w	r3, r3, #4
 800855e:	2b00      	cmp	r3, #0
 8008560:	d022      	beq.n	80085a8 <I2C_ITListenCplt+0x7c>
  {
    /* Read data from RXDR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8008562:	687b      	ldr	r3, [r7, #4]
 8008564:	681b      	ldr	r3, [r3, #0]
 8008566:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8008568:	687b      	ldr	r3, [r7, #4]
 800856a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800856c:	b2d2      	uxtb	r2, r2
 800856e:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8008570:	687b      	ldr	r3, [r7, #4]
 8008572:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008574:	1c5a      	adds	r2, r3, #1
 8008576:	687b      	ldr	r3, [r7, #4]
 8008578:	625a      	str	r2, [r3, #36]	@ 0x24

    if ((hi2c->XferSize > 0U))
 800857a:	687b      	ldr	r3, [r7, #4]
 800857c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800857e:	2b00      	cmp	r3, #0
 8008580:	d012      	beq.n	80085a8 <I2C_ITListenCplt+0x7c>
    {
      hi2c->XferSize--;
 8008582:	687b      	ldr	r3, [r7, #4]
 8008584:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8008586:	3b01      	subs	r3, #1
 8008588:	b29a      	uxth	r2, r3
 800858a:	687b      	ldr	r3, [r7, #4]
 800858c:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 800858e:	687b      	ldr	r3, [r7, #4]
 8008590:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8008592:	b29b      	uxth	r3, r3
 8008594:	3b01      	subs	r3, #1
 8008596:	b29a      	uxth	r2, r3
 8008598:	687b      	ldr	r3, [r7, #4]
 800859a:	855a      	strh	r2, [r3, #42]	@ 0x2a

      /* Set ErrorCode corresponding to a Non-Acknowledge */
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 800859c:	687b      	ldr	r3, [r7, #4]
 800859e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80085a0:	f043 0204 	orr.w	r2, r3, #4
 80085a4:	687b      	ldr	r3, [r7, #4]
 80085a6:	645a      	str	r2, [r3, #68]	@ 0x44
    }
  }

  /* Disable all Interrupts*/
  I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_RX_IT | I2C_XFER_TX_IT);
 80085a8:	f248 0103 	movw	r1, #32771	@ 0x8003
 80085ac:	6878      	ldr	r0, [r7, #4]
 80085ae:	f000 facd 	bl	8008b4c <I2C_Disable_IRQ>

  /* Clear NACK Flag */
  __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80085b2:	687b      	ldr	r3, [r7, #4]
 80085b4:	681b      	ldr	r3, [r3, #0]
 80085b6:	2210      	movs	r2, #16
 80085b8:	61da      	str	r2, [r3, #28]

  /* Process Unlocked */
  __HAL_UNLOCK(hi2c);
 80085ba:	687b      	ldr	r3, [r7, #4]
 80085bc:	2200      	movs	r2, #0
 80085be:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
  hi2c->ListenCpltCallback(hi2c);
#else
  HAL_I2C_ListenCpltCallback(hi2c);
 80085c2:	6878      	ldr	r0, [r7, #4]
 80085c4:	f7fe ff2f 	bl	8007426 <HAL_I2C_ListenCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
}
 80085c8:	bf00      	nop
 80085ca:	3708      	adds	r7, #8
 80085cc:	46bd      	mov	sp, r7
 80085ce:	bd80      	pop	{r7, pc}
 80085d0:	ffff0000 	.word	0xffff0000

080085d4 <I2C_ITError>:
  * @param  hi2c I2C handle.
  * @param  ErrorCode Error code to handle.
  * @retval None
  */
static void I2C_ITError(I2C_HandleTypeDef *hi2c, uint32_t ErrorCode)
{
 80085d4:	b580      	push	{r7, lr}
 80085d6:	b084      	sub	sp, #16
 80085d8:	af00      	add	r7, sp, #0
 80085da:	6078      	str	r0, [r7, #4]
 80085dc:	6039      	str	r1, [r7, #0]
  HAL_I2C_StateTypeDef tmpstate = hi2c->State;
 80085de:	687b      	ldr	r3, [r7, #4]
 80085e0:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80085e4:	73fb      	strb	r3, [r7, #15]

  uint32_t tmppreviousstate;

  /* Reset handle parameters */
  hi2c->Mode          = HAL_I2C_MODE_NONE;
 80085e6:	687b      	ldr	r3, [r7, #4]
 80085e8:	2200      	movs	r2, #0
 80085ea:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  hi2c->XferOptions   = I2C_NO_OPTION_FRAME;
 80085ee:	687b      	ldr	r3, [r7, #4]
 80085f0:	4a6d      	ldr	r2, [pc, #436]	@ (80087a8 <I2C_ITError+0x1d4>)
 80085f2:	62da      	str	r2, [r3, #44]	@ 0x2c
  hi2c->XferCount     = 0U;
 80085f4:	687b      	ldr	r3, [r7, #4]
 80085f6:	2200      	movs	r2, #0
 80085f8:	855a      	strh	r2, [r3, #42]	@ 0x2a

  /* Set new error code */
  hi2c->ErrorCode |= ErrorCode;
 80085fa:	687b      	ldr	r3, [r7, #4]
 80085fc:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80085fe:	683b      	ldr	r3, [r7, #0]
 8008600:	431a      	orrs	r2, r3
 8008602:	687b      	ldr	r3, [r7, #4]
 8008604:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Disable Interrupts */
  if ((tmpstate == HAL_I2C_STATE_LISTEN)         ||
 8008606:	7bfb      	ldrb	r3, [r7, #15]
 8008608:	2b28      	cmp	r3, #40	@ 0x28
 800860a:	d005      	beq.n	8008618 <I2C_ITError+0x44>
 800860c:	7bfb      	ldrb	r3, [r7, #15]
 800860e:	2b29      	cmp	r3, #41	@ 0x29
 8008610:	d002      	beq.n	8008618 <I2C_ITError+0x44>
      (tmpstate == HAL_I2C_STATE_BUSY_TX_LISTEN) ||
 8008612:	7bfb      	ldrb	r3, [r7, #15]
 8008614:	2b2a      	cmp	r3, #42	@ 0x2a
 8008616:	d10b      	bne.n	8008630 <I2C_ITError+0x5c>
      (tmpstate == HAL_I2C_STATE_BUSY_RX_LISTEN))
  {
    /* Disable all interrupts, except interrupts related to LISTEN state */
    I2C_Disable_IRQ(hi2c, I2C_XFER_RX_IT | I2C_XFER_TX_IT);
 8008618:	2103      	movs	r1, #3
 800861a:	6878      	ldr	r0, [r7, #4]
 800861c:	f000 fa96 	bl	8008b4c <I2C_Disable_IRQ>

    /* keep HAL_I2C_STATE_LISTEN if set */
    hi2c->State         = HAL_I2C_STATE_LISTEN;
 8008620:	687b      	ldr	r3, [r7, #4]
 8008622:	2228      	movs	r2, #40	@ 0x28
 8008624:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->XferISR       = I2C_Slave_ISR_IT;
 8008628:	687b      	ldr	r3, [r7, #4]
 800862a:	4a60      	ldr	r2, [pc, #384]	@ (80087ac <I2C_ITError+0x1d8>)
 800862c:	635a      	str	r2, [r3, #52]	@ 0x34
 800862e:	e030      	b.n	8008692 <I2C_ITError+0xbe>
  }
  else
  {
    /* Disable all interrupts */
    I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_RX_IT | I2C_XFER_TX_IT);
 8008630:	f248 0103 	movw	r1, #32771	@ 0x8003
 8008634:	6878      	ldr	r0, [r7, #4]
 8008636:	f000 fa89 	bl	8008b4c <I2C_Disable_IRQ>

    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 800863a:	6878      	ldr	r0, [r7, #4]
 800863c:	f000 f8e1 	bl	8008802 <I2C_Flush_TXDR>

    /* If state is an abort treatment on going, don't change state */
    /* This change will be do later */
    if (hi2c->State != HAL_I2C_STATE_ABORT)
 8008640:	687b      	ldr	r3, [r7, #4]
 8008642:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8008646:	b2db      	uxtb	r3, r3
 8008648:	2b60      	cmp	r3, #96	@ 0x60
 800864a:	d01f      	beq.n	800868c <I2C_ITError+0xb8>
    {
      /* Set HAL_I2C_STATE_READY */
      hi2c->State         = HAL_I2C_STATE_READY;
 800864c:	687b      	ldr	r3, [r7, #4]
 800864e:	2220      	movs	r2, #32
 8008650:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      /* Check if a STOPF is detected */
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 8008654:	687b      	ldr	r3, [r7, #4]
 8008656:	681b      	ldr	r3, [r3, #0]
 8008658:	699b      	ldr	r3, [r3, #24]
 800865a:	f003 0320 	and.w	r3, r3, #32
 800865e:	2b20      	cmp	r3, #32
 8008660:	d114      	bne.n	800868c <I2C_ITError+0xb8>
      {
        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8008662:	687b      	ldr	r3, [r7, #4]
 8008664:	681b      	ldr	r3, [r3, #0]
 8008666:	699b      	ldr	r3, [r3, #24]
 8008668:	f003 0310 	and.w	r3, r3, #16
 800866c:	2b10      	cmp	r3, #16
 800866e:	d109      	bne.n	8008684 <I2C_ITError+0xb0>
        {
          __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8008670:	687b      	ldr	r3, [r7, #4]
 8008672:	681b      	ldr	r3, [r3, #0]
 8008674:	2210      	movs	r2, #16
 8008676:	61da      	str	r2, [r3, #28]
          hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8008678:	687b      	ldr	r3, [r7, #4]
 800867a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800867c:	f043 0204 	orr.w	r2, r3, #4
 8008680:	687b      	ldr	r3, [r7, #4]
 8008682:	645a      	str	r2, [r3, #68]	@ 0x44
        }

        /* Clear STOP Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8008684:	687b      	ldr	r3, [r7, #4]
 8008686:	681b      	ldr	r3, [r3, #0]
 8008688:	2220      	movs	r2, #32
 800868a:	61da      	str	r2, [r3, #28]
      }

    }
    hi2c->XferISR       = NULL;
 800868c:	687b      	ldr	r3, [r7, #4]
 800868e:	2200      	movs	r2, #0
 8008690:	635a      	str	r2, [r3, #52]	@ 0x34
  }

  /* Abort DMA TX transfer if any */
  tmppreviousstate = hi2c->PreviousState;
 8008692:	687b      	ldr	r3, [r7, #4]
 8008694:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008696:	60bb      	str	r3, [r7, #8]

  if ((hi2c->hdmatx != NULL) && ((tmppreviousstate == I2C_STATE_MASTER_BUSY_TX) || \
 8008698:	687b      	ldr	r3, [r7, #4]
 800869a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800869c:	2b00      	cmp	r3, #0
 800869e:	d039      	beq.n	8008714 <I2C_ITError+0x140>
 80086a0:	68bb      	ldr	r3, [r7, #8]
 80086a2:	2b11      	cmp	r3, #17
 80086a4:	d002      	beq.n	80086ac <I2C_ITError+0xd8>
 80086a6:	68bb      	ldr	r3, [r7, #8]
 80086a8:	2b21      	cmp	r3, #33	@ 0x21
 80086aa:	d133      	bne.n	8008714 <I2C_ITError+0x140>
                                 (tmppreviousstate == I2C_STATE_SLAVE_BUSY_TX)))
  {
    if ((hi2c->Instance->CR1 & I2C_CR1_TXDMAEN) == I2C_CR1_TXDMAEN)
 80086ac:	687b      	ldr	r3, [r7, #4]
 80086ae:	681b      	ldr	r3, [r3, #0]
 80086b0:	681b      	ldr	r3, [r3, #0]
 80086b2:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80086b6:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80086ba:	d107      	bne.n	80086cc <I2C_ITError+0xf8>
    {
      hi2c->Instance->CR1 &= ~I2C_CR1_TXDMAEN;
 80086bc:	687b      	ldr	r3, [r7, #4]
 80086be:	681b      	ldr	r3, [r3, #0]
 80086c0:	681a      	ldr	r2, [r3, #0]
 80086c2:	687b      	ldr	r3, [r7, #4]
 80086c4:	681b      	ldr	r3, [r3, #0]
 80086c6:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 80086ca:	601a      	str	r2, [r3, #0]
    }

    if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 80086cc:	687b      	ldr	r3, [r7, #4]
 80086ce:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80086d0:	4618      	mov	r0, r3
 80086d2:	f7fd fa82 	bl	8005bda <HAL_DMA_GetState>
 80086d6:	4603      	mov	r3, r0
 80086d8:	2b01      	cmp	r3, #1
 80086da:	d017      	beq.n	800870c <I2C_ITError+0x138>
    {
      /* Set the I2C DMA Abort callback :
       will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmatx->XferAbortCallback = I2C_DMAAbort;
 80086dc:	687b      	ldr	r3, [r7, #4]
 80086de:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80086e0:	4a33      	ldr	r2, [pc, #204]	@ (80087b0 <I2C_ITError+0x1dc>)
 80086e2:	639a      	str	r2, [r3, #56]	@ 0x38

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80086e4:	687b      	ldr	r3, [r7, #4]
 80086e6:	2200      	movs	r2, #0
 80086e8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

      /* Abort DMA TX */
      if (HAL_DMA_Abort_IT(hi2c->hdmatx) != HAL_OK)
 80086ec:	687b      	ldr	r3, [r7, #4]
 80086ee:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80086f0:	4618      	mov	r0, r3
 80086f2:	f7fd f95c 	bl	80059ae <HAL_DMA_Abort_IT>
 80086f6:	4603      	mov	r3, r0
 80086f8:	2b00      	cmp	r3, #0
 80086fa:	d04d      	beq.n	8008798 <I2C_ITError+0x1c4>
      {
        /* Call Directly XferAbortCallback function in case of error */
        hi2c->hdmatx->XferAbortCallback(hi2c->hdmatx);
 80086fc:	687b      	ldr	r3, [r7, #4]
 80086fe:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008700:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008702:	687a      	ldr	r2, [r7, #4]
 8008704:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 8008706:	4610      	mov	r0, r2
 8008708:	4798      	blx	r3
    if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 800870a:	e045      	b.n	8008798 <I2C_ITError+0x1c4>
      }
    }
    else
    {
      I2C_TreatErrorCallback(hi2c);
 800870c:	6878      	ldr	r0, [r7, #4]
 800870e:	f000 f851 	bl	80087b4 <I2C_TreatErrorCallback>
    if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 8008712:	e041      	b.n	8008798 <I2C_ITError+0x1c4>
    }
  }
  /* Abort DMA RX transfer if any */
  else if ((hi2c->hdmarx != NULL) && ((tmppreviousstate == I2C_STATE_MASTER_BUSY_RX) || \
 8008714:	687b      	ldr	r3, [r7, #4]
 8008716:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008718:	2b00      	cmp	r3, #0
 800871a:	d039      	beq.n	8008790 <I2C_ITError+0x1bc>
 800871c:	68bb      	ldr	r3, [r7, #8]
 800871e:	2b12      	cmp	r3, #18
 8008720:	d002      	beq.n	8008728 <I2C_ITError+0x154>
 8008722:	68bb      	ldr	r3, [r7, #8]
 8008724:	2b22      	cmp	r3, #34	@ 0x22
 8008726:	d133      	bne.n	8008790 <I2C_ITError+0x1bc>
                                      (tmppreviousstate == I2C_STATE_SLAVE_BUSY_RX)))
  {
    if ((hi2c->Instance->CR1 & I2C_CR1_RXDMAEN) == I2C_CR1_RXDMAEN)
 8008728:	687b      	ldr	r3, [r7, #4]
 800872a:	681b      	ldr	r3, [r3, #0]
 800872c:	681b      	ldr	r3, [r3, #0]
 800872e:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8008732:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8008736:	d107      	bne.n	8008748 <I2C_ITError+0x174>
    {
      hi2c->Instance->CR1 &= ~I2C_CR1_RXDMAEN;
 8008738:	687b      	ldr	r3, [r7, #4]
 800873a:	681b      	ldr	r3, [r3, #0]
 800873c:	681a      	ldr	r2, [r3, #0]
 800873e:	687b      	ldr	r3, [r7, #4]
 8008740:	681b      	ldr	r3, [r3, #0]
 8008742:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8008746:	601a      	str	r2, [r3, #0]
    }

    if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 8008748:	687b      	ldr	r3, [r7, #4]
 800874a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800874c:	4618      	mov	r0, r3
 800874e:	f7fd fa44 	bl	8005bda <HAL_DMA_GetState>
 8008752:	4603      	mov	r3, r0
 8008754:	2b01      	cmp	r3, #1
 8008756:	d017      	beq.n	8008788 <I2C_ITError+0x1b4>
    {
      /* Set the I2C DMA Abort callback :
        will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmarx->XferAbortCallback = I2C_DMAAbort;
 8008758:	687b      	ldr	r3, [r7, #4]
 800875a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800875c:	4a14      	ldr	r2, [pc, #80]	@ (80087b0 <I2C_ITError+0x1dc>)
 800875e:	639a      	str	r2, [r3, #56]	@ 0x38

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8008760:	687b      	ldr	r3, [r7, #4]
 8008762:	2200      	movs	r2, #0
 8008764:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

      /* Abort DMA RX */
      if (HAL_DMA_Abort_IT(hi2c->hdmarx) != HAL_OK)
 8008768:	687b      	ldr	r3, [r7, #4]
 800876a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800876c:	4618      	mov	r0, r3
 800876e:	f7fd f91e 	bl	80059ae <HAL_DMA_Abort_IT>
 8008772:	4603      	mov	r3, r0
 8008774:	2b00      	cmp	r3, #0
 8008776:	d011      	beq.n	800879c <I2C_ITError+0x1c8>
      {
        /* Call Directly hi2c->hdmarx->XferAbortCallback function in case of error */
        hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx);
 8008778:	687b      	ldr	r3, [r7, #4]
 800877a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800877c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800877e:	687a      	ldr	r2, [r7, #4]
 8008780:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8008782:	4610      	mov	r0, r2
 8008784:	4798      	blx	r3
    if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 8008786:	e009      	b.n	800879c <I2C_ITError+0x1c8>
      }
    }
    else
    {
      I2C_TreatErrorCallback(hi2c);
 8008788:	6878      	ldr	r0, [r7, #4]
 800878a:	f000 f813 	bl	80087b4 <I2C_TreatErrorCallback>
    if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 800878e:	e005      	b.n	800879c <I2C_ITError+0x1c8>
    }
  }
  else
  {
    I2C_TreatErrorCallback(hi2c);
 8008790:	6878      	ldr	r0, [r7, #4]
 8008792:	f000 f80f 	bl	80087b4 <I2C_TreatErrorCallback>
  }
}
 8008796:	e002      	b.n	800879e <I2C_ITError+0x1ca>
    if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 8008798:	bf00      	nop
 800879a:	e000      	b.n	800879e <I2C_ITError+0x1ca>
    if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 800879c:	bf00      	nop
}
 800879e:	bf00      	nop
 80087a0:	3710      	adds	r7, #16
 80087a2:	46bd      	mov	sp, r7
 80087a4:	bd80      	pop	{r7, pc}
 80087a6:	bf00      	nop
 80087a8:	ffff0000 	.word	0xffff0000
 80087ac:	080076d9 	.word	0x080076d9
 80087b0:	080089a5 	.word	0x080089a5

080087b4 <I2C_TreatErrorCallback>:
  * @brief  I2C Error callback treatment.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_TreatErrorCallback(I2C_HandleTypeDef *hi2c)
{
 80087b4:	b580      	push	{r7, lr}
 80087b6:	b082      	sub	sp, #8
 80087b8:	af00      	add	r7, sp, #0
 80087ba:	6078      	str	r0, [r7, #4]
  if (hi2c->State == HAL_I2C_STATE_ABORT)
 80087bc:	687b      	ldr	r3, [r7, #4]
 80087be:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80087c2:	b2db      	uxtb	r3, r3
 80087c4:	2b60      	cmp	r3, #96	@ 0x60
 80087c6:	d10e      	bne.n	80087e6 <I2C_TreatErrorCallback+0x32>
  {
    hi2c->State = HAL_I2C_STATE_READY;
 80087c8:	687b      	ldr	r3, [r7, #4]
 80087ca:	2220      	movs	r2, #32
 80087cc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->PreviousState = I2C_STATE_NONE;
 80087d0:	687b      	ldr	r3, [r7, #4]
 80087d2:	2200      	movs	r2, #0
 80087d4:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80087d6:	687b      	ldr	r3, [r7, #4]
 80087d8:	2200      	movs	r2, #0
 80087da:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AbortCpltCallback(hi2c);
#else
    HAL_I2C_AbortCpltCallback(hi2c);
 80087de:	6878      	ldr	r0, [r7, #4]
 80087e0:	f7fe fe49 	bl	8007476 <HAL_I2C_AbortCpltCallback>
    hi2c->ErrorCallback(hi2c);
#else
    HAL_I2C_ErrorCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 80087e4:	e009      	b.n	80087fa <I2C_TreatErrorCallback+0x46>
    hi2c->PreviousState = I2C_STATE_NONE;
 80087e6:	687b      	ldr	r3, [r7, #4]
 80087e8:	2200      	movs	r2, #0
 80087ea:	631a      	str	r2, [r3, #48]	@ 0x30
    __HAL_UNLOCK(hi2c);
 80087ec:	687b      	ldr	r3, [r7, #4]
 80087ee:	2200      	movs	r2, #0
 80087f0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
    HAL_I2C_ErrorCallback(hi2c);
 80087f4:	6878      	ldr	r0, [r7, #4]
 80087f6:	f7fe fe34 	bl	8007462 <HAL_I2C_ErrorCallback>
}
 80087fa:	bf00      	nop
 80087fc:	3708      	adds	r7, #8
 80087fe:	46bd      	mov	sp, r7
 8008800:	bd80      	pop	{r7, pc}

08008802 <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 8008802:	b480      	push	{r7}
 8008804:	b083      	sub	sp, #12
 8008806:	af00      	add	r7, sp, #0
 8008808:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 800880a:	687b      	ldr	r3, [r7, #4]
 800880c:	681b      	ldr	r3, [r3, #0]
 800880e:	699b      	ldr	r3, [r3, #24]
 8008810:	f003 0302 	and.w	r3, r3, #2
 8008814:	2b02      	cmp	r3, #2
 8008816:	d103      	bne.n	8008820 <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 8008818:	687b      	ldr	r3, [r7, #4]
 800881a:	681b      	ldr	r3, [r3, #0]
 800881c:	2200      	movs	r2, #0
 800881e:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8008820:	687b      	ldr	r3, [r7, #4]
 8008822:	681b      	ldr	r3, [r3, #0]
 8008824:	699b      	ldr	r3, [r3, #24]
 8008826:	f003 0301 	and.w	r3, r3, #1
 800882a:	2b01      	cmp	r3, #1
 800882c:	d007      	beq.n	800883e <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 800882e:	687b      	ldr	r3, [r7, #4]
 8008830:	681b      	ldr	r3, [r3, #0]
 8008832:	699a      	ldr	r2, [r3, #24]
 8008834:	687b      	ldr	r3, [r7, #4]
 8008836:	681b      	ldr	r3, [r3, #0]
 8008838:	f042 0201 	orr.w	r2, r2, #1
 800883c:	619a      	str	r2, [r3, #24]
  }
}
 800883e:	bf00      	nop
 8008840:	370c      	adds	r7, #12
 8008842:	46bd      	mov	sp, r7
 8008844:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008848:	4770      	bx	lr

0800884a <I2C_DMAMasterTransmitCplt>:
  * @brief  DMA I2C master transmit process complete callback.
  * @param  hdma DMA handle
  * @retval None
  */
static void I2C_DMAMasterTransmitCplt(DMA_HandleTypeDef *hdma)
{
 800884a:	b580      	push	{r7, lr}
 800884c:	b084      	sub	sp, #16
 800884e:	af00      	add	r7, sp, #0
 8008850:	6078      	str	r0, [r7, #4]
  /* Derogation MISRAC2012-Rule-11.5 */
  I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 8008852:	687b      	ldr	r3, [r7, #4]
 8008854:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008856:	60fb      	str	r3, [r7, #12]

  /* Disable DMA Request */
  hi2c->Instance->CR1 &= ~I2C_CR1_TXDMAEN;
 8008858:	68fb      	ldr	r3, [r7, #12]
 800885a:	681b      	ldr	r3, [r3, #0]
 800885c:	681a      	ldr	r2, [r3, #0]
 800885e:	68fb      	ldr	r3, [r7, #12]
 8008860:	681b      	ldr	r3, [r3, #0]
 8008862:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 8008866:	601a      	str	r2, [r3, #0]

  /* If last transfer, enable STOP interrupt */
  if (hi2c->XferCount == 0U)
 8008868:	68fb      	ldr	r3, [r7, #12]
 800886a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800886c:	b29b      	uxth	r3, r3
 800886e:	2b00      	cmp	r3, #0
 8008870:	d104      	bne.n	800887c <I2C_DMAMasterTransmitCplt+0x32>
  {
    /* Enable STOP interrupt */
    I2C_Enable_IRQ(hi2c, I2C_XFER_CPLT_IT);
 8008872:	2120      	movs	r1, #32
 8008874:	68f8      	ldr	r0, [r7, #12]
 8008876:	f000 f8e5 	bl	8008a44 <I2C_Enable_IRQ>
    {
      /* Enable TC interrupts */
      I2C_Enable_IRQ(hi2c, I2C_XFER_RELOAD_IT);
    }
  }
}
 800887a:	e02d      	b.n	80088d8 <I2C_DMAMasterTransmitCplt+0x8e>
    hi2c->pBuffPtr += hi2c->XferSize;
 800887c:	68fb      	ldr	r3, [r7, #12]
 800887e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008880:	68fa      	ldr	r2, [r7, #12]
 8008882:	8d12      	ldrh	r2, [r2, #40]	@ 0x28
 8008884:	441a      	add	r2, r3
 8008886:	68fb      	ldr	r3, [r7, #12]
 8008888:	625a      	str	r2, [r3, #36]	@ 0x24
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800888a:	68fb      	ldr	r3, [r7, #12]
 800888c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800888e:	b29b      	uxth	r3, r3
 8008890:	2bff      	cmp	r3, #255	@ 0xff
 8008892:	d903      	bls.n	800889c <I2C_DMAMasterTransmitCplt+0x52>
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8008894:	68fb      	ldr	r3, [r7, #12]
 8008896:	22ff      	movs	r2, #255	@ 0xff
 8008898:	851a      	strh	r2, [r3, #40]	@ 0x28
 800889a:	e004      	b.n	80088a6 <I2C_DMAMasterTransmitCplt+0x5c>
      hi2c->XferSize = hi2c->XferCount;
 800889c:	68fb      	ldr	r3, [r7, #12]
 800889e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80088a0:	b29a      	uxth	r2, r3
 80088a2:	68fb      	ldr	r3, [r7, #12]
 80088a4:	851a      	strh	r2, [r3, #40]	@ 0x28
    if (HAL_DMA_Start_IT(hi2c->hdmatx, (uint32_t)hi2c->pBuffPtr, (uint32_t)&hi2c->Instance->TXDR,
 80088a6:	68fb      	ldr	r3, [r7, #12]
 80088a8:	6b98      	ldr	r0, [r3, #56]	@ 0x38
 80088aa:	68fb      	ldr	r3, [r7, #12]
 80088ac:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80088ae:	4619      	mov	r1, r3
 80088b0:	68fb      	ldr	r3, [r7, #12]
 80088b2:	681b      	ldr	r3, [r3, #0]
 80088b4:	3328      	adds	r3, #40	@ 0x28
 80088b6:	461a      	mov	r2, r3
                         hi2c->XferSize) != HAL_OK)
 80088b8:	68fb      	ldr	r3, [r7, #12]
 80088ba:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
    if (HAL_DMA_Start_IT(hi2c->hdmatx, (uint32_t)hi2c->pBuffPtr, (uint32_t)&hi2c->Instance->TXDR,
 80088bc:	f7fc fffc 	bl	80058b8 <HAL_DMA_Start_IT>
 80088c0:	4603      	mov	r3, r0
 80088c2:	2b00      	cmp	r3, #0
 80088c4:	d004      	beq.n	80088d0 <I2C_DMAMasterTransmitCplt+0x86>
      I2C_ITError(hi2c, HAL_I2C_ERROR_DMA);
 80088c6:	2110      	movs	r1, #16
 80088c8:	68f8      	ldr	r0, [r7, #12]
 80088ca:	f7ff fe83 	bl	80085d4 <I2C_ITError>
}
 80088ce:	e003      	b.n	80088d8 <I2C_DMAMasterTransmitCplt+0x8e>
      I2C_Enable_IRQ(hi2c, I2C_XFER_RELOAD_IT);
 80088d0:	2140      	movs	r1, #64	@ 0x40
 80088d2:	68f8      	ldr	r0, [r7, #12]
 80088d4:	f000 f8b6 	bl	8008a44 <I2C_Enable_IRQ>
}
 80088d8:	bf00      	nop
 80088da:	3710      	adds	r7, #16
 80088dc:	46bd      	mov	sp, r7
 80088de:	bd80      	pop	{r7, pc}

080088e0 <I2C_DMAMasterReceiveCplt>:
  * @brief DMA I2C master receive process complete callback.
  * @param  hdma DMA handle
  * @retval None
  */
static void I2C_DMAMasterReceiveCplt(DMA_HandleTypeDef *hdma)
{
 80088e0:	b580      	push	{r7, lr}
 80088e2:	b084      	sub	sp, #16
 80088e4:	af00      	add	r7, sp, #0
 80088e6:	6078      	str	r0, [r7, #4]
  /* Derogation MISRAC2012-Rule-11.5 */
  I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 80088e8:	687b      	ldr	r3, [r7, #4]
 80088ea:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80088ec:	60fb      	str	r3, [r7, #12]

  /* Disable DMA Request */
  hi2c->Instance->CR1 &= ~I2C_CR1_RXDMAEN;
 80088ee:	68fb      	ldr	r3, [r7, #12]
 80088f0:	681b      	ldr	r3, [r3, #0]
 80088f2:	681a      	ldr	r2, [r3, #0]
 80088f4:	68fb      	ldr	r3, [r7, #12]
 80088f6:	681b      	ldr	r3, [r3, #0]
 80088f8:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 80088fc:	601a      	str	r2, [r3, #0]

  /* If last transfer, enable STOP interrupt */
  if (hi2c->XferCount == 0U)
 80088fe:	68fb      	ldr	r3, [r7, #12]
 8008900:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8008902:	b29b      	uxth	r3, r3
 8008904:	2b00      	cmp	r3, #0
 8008906:	d104      	bne.n	8008912 <I2C_DMAMasterReceiveCplt+0x32>
  {
    /* Enable STOP interrupt */
    I2C_Enable_IRQ(hi2c, I2C_XFER_CPLT_IT);
 8008908:	2120      	movs	r1, #32
 800890a:	68f8      	ldr	r0, [r7, #12]
 800890c:	f000 f89a 	bl	8008a44 <I2C_Enable_IRQ>
    {
      /* Enable TC interrupts */
      I2C_Enable_IRQ(hi2c, I2C_XFER_RELOAD_IT);
    }
  }
}
 8008910:	e02d      	b.n	800896e <I2C_DMAMasterReceiveCplt+0x8e>
    hi2c->pBuffPtr += hi2c->XferSize;
 8008912:	68fb      	ldr	r3, [r7, #12]
 8008914:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008916:	68fa      	ldr	r2, [r7, #12]
 8008918:	8d12      	ldrh	r2, [r2, #40]	@ 0x28
 800891a:	441a      	add	r2, r3
 800891c:	68fb      	ldr	r3, [r7, #12]
 800891e:	625a      	str	r2, [r3, #36]	@ 0x24
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8008920:	68fb      	ldr	r3, [r7, #12]
 8008922:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8008924:	b29b      	uxth	r3, r3
 8008926:	2bff      	cmp	r3, #255	@ 0xff
 8008928:	d903      	bls.n	8008932 <I2C_DMAMasterReceiveCplt+0x52>
      hi2c->XferSize = MAX_NBYTE_SIZE;
 800892a:	68fb      	ldr	r3, [r7, #12]
 800892c:	22ff      	movs	r2, #255	@ 0xff
 800892e:	851a      	strh	r2, [r3, #40]	@ 0x28
 8008930:	e004      	b.n	800893c <I2C_DMAMasterReceiveCplt+0x5c>
      hi2c->XferSize = hi2c->XferCount;
 8008932:	68fb      	ldr	r3, [r7, #12]
 8008934:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8008936:	b29a      	uxth	r2, r3
 8008938:	68fb      	ldr	r3, [r7, #12]
 800893a:	851a      	strh	r2, [r3, #40]	@ 0x28
    if (HAL_DMA_Start_IT(hi2c->hdmarx, (uint32_t)&hi2c->Instance->RXDR, (uint32_t)hi2c->pBuffPtr,
 800893c:	68fb      	ldr	r3, [r7, #12]
 800893e:	6bd8      	ldr	r0, [r3, #60]	@ 0x3c
 8008940:	68fb      	ldr	r3, [r7, #12]
 8008942:	681b      	ldr	r3, [r3, #0]
 8008944:	3324      	adds	r3, #36	@ 0x24
 8008946:	4619      	mov	r1, r3
 8008948:	68fb      	ldr	r3, [r7, #12]
 800894a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800894c:	461a      	mov	r2, r3
                         hi2c->XferSize) != HAL_OK)
 800894e:	68fb      	ldr	r3, [r7, #12]
 8008950:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
    if (HAL_DMA_Start_IT(hi2c->hdmarx, (uint32_t)&hi2c->Instance->RXDR, (uint32_t)hi2c->pBuffPtr,
 8008952:	f7fc ffb1 	bl	80058b8 <HAL_DMA_Start_IT>
 8008956:	4603      	mov	r3, r0
 8008958:	2b00      	cmp	r3, #0
 800895a:	d004      	beq.n	8008966 <I2C_DMAMasterReceiveCplt+0x86>
      I2C_ITError(hi2c, HAL_I2C_ERROR_DMA);
 800895c:	2110      	movs	r1, #16
 800895e:	68f8      	ldr	r0, [r7, #12]
 8008960:	f7ff fe38 	bl	80085d4 <I2C_ITError>
}
 8008964:	e003      	b.n	800896e <I2C_DMAMasterReceiveCplt+0x8e>
      I2C_Enable_IRQ(hi2c, I2C_XFER_RELOAD_IT);
 8008966:	2140      	movs	r1, #64	@ 0x40
 8008968:	68f8      	ldr	r0, [r7, #12]
 800896a:	f000 f86b 	bl	8008a44 <I2C_Enable_IRQ>
}
 800896e:	bf00      	nop
 8008970:	3710      	adds	r7, #16
 8008972:	46bd      	mov	sp, r7
 8008974:	bd80      	pop	{r7, pc}

08008976 <I2C_DMAError>:
  * @brief  DMA I2C communication error callback.
  * @param hdma DMA handle
  * @retval None
  */
static void I2C_DMAError(DMA_HandleTypeDef *hdma)
{
 8008976:	b580      	push	{r7, lr}
 8008978:	b084      	sub	sp, #16
 800897a:	af00      	add	r7, sp, #0
 800897c:	6078      	str	r0, [r7, #4]
  /* Derogation MISRAC2012-Rule-11.5 */
  I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 800897e:	687b      	ldr	r3, [r7, #4]
 8008980:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008982:	60fb      	str	r3, [r7, #12]

  /* Disable Acknowledge */
  hi2c->Instance->CR2 |= I2C_CR2_NACK;
 8008984:	68fb      	ldr	r3, [r7, #12]
 8008986:	681b      	ldr	r3, [r3, #0]
 8008988:	685a      	ldr	r2, [r3, #4]
 800898a:	68fb      	ldr	r3, [r7, #12]
 800898c:	681b      	ldr	r3, [r3, #0]
 800898e:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8008992:	605a      	str	r2, [r3, #4]

  /* Call the corresponding callback to inform upper layer of End of Transfer */
  I2C_ITError(hi2c, HAL_I2C_ERROR_DMA);
 8008994:	2110      	movs	r1, #16
 8008996:	68f8      	ldr	r0, [r7, #12]
 8008998:	f7ff fe1c 	bl	80085d4 <I2C_ITError>
}
 800899c:	bf00      	nop
 800899e:	3710      	adds	r7, #16
 80089a0:	46bd      	mov	sp, r7
 80089a2:	bd80      	pop	{r7, pc}

080089a4 <I2C_DMAAbort>:
  *        (To be called at end of DMA Abort procedure).
  * @param hdma DMA handle.
  * @retval None
  */
static void I2C_DMAAbort(DMA_HandleTypeDef *hdma)
{
 80089a4:	b580      	push	{r7, lr}
 80089a6:	b084      	sub	sp, #16
 80089a8:	af00      	add	r7, sp, #0
 80089aa:	6078      	str	r0, [r7, #4]
  /* Derogation MISRAC2012-Rule-11.5 */
  I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 80089ac:	687b      	ldr	r3, [r7, #4]
 80089ae:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80089b0:	60fb      	str	r3, [r7, #12]

  /* Reset AbortCpltCallback */
  if (hi2c->hdmatx != NULL)
 80089b2:	68fb      	ldr	r3, [r7, #12]
 80089b4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80089b6:	2b00      	cmp	r3, #0
 80089b8:	d003      	beq.n	80089c2 <I2C_DMAAbort+0x1e>
  {
    hi2c->hdmatx->XferAbortCallback = NULL;
 80089ba:	68fb      	ldr	r3, [r7, #12]
 80089bc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80089be:	2200      	movs	r2, #0
 80089c0:	639a      	str	r2, [r3, #56]	@ 0x38
  }
  if (hi2c->hdmarx != NULL)
 80089c2:	68fb      	ldr	r3, [r7, #12]
 80089c4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80089c6:	2b00      	cmp	r3, #0
 80089c8:	d003      	beq.n	80089d2 <I2C_DMAAbort+0x2e>
  {
    hi2c->hdmarx->XferAbortCallback = NULL;
 80089ca:	68fb      	ldr	r3, [r7, #12]
 80089cc:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80089ce:	2200      	movs	r2, #0
 80089d0:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  I2C_TreatErrorCallback(hi2c);
 80089d2:	68f8      	ldr	r0, [r7, #12]
 80089d4:	f7ff feee 	bl	80087b4 <I2C_TreatErrorCallback>
}
 80089d8:	bf00      	nop
 80089da:	3710      	adds	r7, #16
 80089dc:	46bd      	mov	sp, r7
 80089de:	bd80      	pop	{r7, pc}

080089e0 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 80089e0:	b480      	push	{r7}
 80089e2:	b087      	sub	sp, #28
 80089e4:	af00      	add	r7, sp, #0
 80089e6:	60f8      	str	r0, [r7, #12]
 80089e8:	607b      	str	r3, [r7, #4]
 80089ea:	460b      	mov	r3, r1
 80089ec:	817b      	strh	r3, [r7, #10]
 80089ee:	4613      	mov	r3, r2
 80089f0:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 80089f2:	897b      	ldrh	r3, [r7, #10]
 80089f4:	f3c3 0209 	ubfx	r2, r3, #0, #10
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 80089f8:	7a7b      	ldrb	r3, [r7, #9]
 80089fa:	041b      	lsls	r3, r3, #16
 80089fc:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8008a00:	431a      	orrs	r2, r3
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8008a02:	687b      	ldr	r3, [r7, #4]
 8008a04:	431a      	orrs	r2, r3
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8008a06:	6a3b      	ldr	r3, [r7, #32]
 8008a08:	4313      	orrs	r3, r2
 8008a0a:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8008a0e:	617b      	str	r3, [r7, #20]
                             (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 8008a10:	68fb      	ldr	r3, [r7, #12]
 8008a12:	681b      	ldr	r3, [r3, #0]
 8008a14:	685a      	ldr	r2, [r3, #4]
 8008a16:	6a3b      	ldr	r3, [r7, #32]
 8008a18:	0d5b      	lsrs	r3, r3, #21
 8008a1a:	f403 6180 	and.w	r1, r3, #1024	@ 0x400
 8008a1e:	4b08      	ldr	r3, [pc, #32]	@ (8008a40 <I2C_TransferConfig+0x60>)
 8008a20:	430b      	orrs	r3, r1
 8008a22:	43db      	mvns	r3, r3
 8008a24:	ea02 0103 	and.w	r1, r2, r3
 8008a28:	68fb      	ldr	r3, [r7, #12]
 8008a2a:	681b      	ldr	r3, [r3, #0]
 8008a2c:	697a      	ldr	r2, [r7, #20]
 8008a2e:	430a      	orrs	r2, r1
 8008a30:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 8008a32:	bf00      	nop
 8008a34:	371c      	adds	r7, #28
 8008a36:	46bd      	mov	sp, r7
 8008a38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a3c:	4770      	bx	lr
 8008a3e:	bf00      	nop
 8008a40:	03ff63ff 	.word	0x03ff63ff

08008a44 <I2C_Enable_IRQ>:
  *                the configuration information for the specified I2C.
  * @param  InterruptRequest Value of @ref I2C_Interrupt_configuration_definition.
  * @retval None
  */
static void I2C_Enable_IRQ(I2C_HandleTypeDef *hi2c, uint16_t InterruptRequest)
{
 8008a44:	b480      	push	{r7}
 8008a46:	b085      	sub	sp, #20
 8008a48:	af00      	add	r7, sp, #0
 8008a4a:	6078      	str	r0, [r7, #4]
 8008a4c:	460b      	mov	r3, r1
 8008a4e:	807b      	strh	r3, [r7, #2]
  uint32_t tmpisr = 0U;
 8008a50:	2300      	movs	r3, #0
 8008a52:	60fb      	str	r3, [r7, #12]

  if ((hi2c->XferISR != I2C_Master_ISR_DMA) && \
 8008a54:	687b      	ldr	r3, [r7, #4]
 8008a56:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8008a58:	4a39      	ldr	r2, [pc, #228]	@ (8008b40 <I2C_Enable_IRQ+0xfc>)
 8008a5a:	4293      	cmp	r3, r2
 8008a5c:	d032      	beq.n	8008ac4 <I2C_Enable_IRQ+0x80>
      (hi2c->XferISR != I2C_Slave_ISR_DMA) && \
 8008a5e:	687b      	ldr	r3, [r7, #4]
 8008a60:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
  if ((hi2c->XferISR != I2C_Master_ISR_DMA) && \
 8008a62:	4a38      	ldr	r2, [pc, #224]	@ (8008b44 <I2C_Enable_IRQ+0x100>)
 8008a64:	4293      	cmp	r3, r2
 8008a66:	d02d      	beq.n	8008ac4 <I2C_Enable_IRQ+0x80>
      (hi2c->XferISR != I2C_Mem_ISR_DMA))
 8008a68:	687b      	ldr	r3, [r7, #4]
 8008a6a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
      (hi2c->XferISR != I2C_Slave_ISR_DMA) && \
 8008a6c:	4a36      	ldr	r2, [pc, #216]	@ (8008b48 <I2C_Enable_IRQ+0x104>)
 8008a6e:	4293      	cmp	r3, r2
 8008a70:	d028      	beq.n	8008ac4 <I2C_Enable_IRQ+0x80>
  {
    if ((InterruptRequest & I2C_XFER_LISTEN_IT) == I2C_XFER_LISTEN_IT)
 8008a72:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8008a76:	2b00      	cmp	r3, #0
 8008a78:	da03      	bge.n	8008a82 <I2C_Enable_IRQ+0x3e>
    {
      /* Enable ERR, STOP, NACK and ADDR interrupts */
      tmpisr |= I2C_IT_ADDRI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 8008a7a:	68fb      	ldr	r3, [r7, #12]
 8008a7c:	f043 03b8 	orr.w	r3, r3, #184	@ 0xb8
 8008a80:	60fb      	str	r3, [r7, #12]
    }

    if ((InterruptRequest & I2C_XFER_TX_IT) == I2C_XFER_TX_IT)
 8008a82:	887b      	ldrh	r3, [r7, #2]
 8008a84:	f003 0301 	and.w	r3, r3, #1
 8008a88:	2b00      	cmp	r3, #0
 8008a8a:	d003      	beq.n	8008a94 <I2C_Enable_IRQ+0x50>
    {
      /* Enable ERR, TC, STOP, NACK and TXI interrupts */
      tmpisr |= I2C_IT_ERRI | I2C_IT_TCI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_TXI;
 8008a8c:	68fb      	ldr	r3, [r7, #12]
 8008a8e:	f043 03f2 	orr.w	r3, r3, #242	@ 0xf2
 8008a92:	60fb      	str	r3, [r7, #12]
    }

    if ((InterruptRequest & I2C_XFER_RX_IT) == I2C_XFER_RX_IT)
 8008a94:	887b      	ldrh	r3, [r7, #2]
 8008a96:	f003 0302 	and.w	r3, r3, #2
 8008a9a:	2b00      	cmp	r3, #0
 8008a9c:	d003      	beq.n	8008aa6 <I2C_Enable_IRQ+0x62>
    {
      /* Enable ERR, TC, STOP, NACK and RXI interrupts */
      tmpisr |= I2C_IT_ERRI | I2C_IT_TCI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_RXI;
 8008a9e:	68fb      	ldr	r3, [r7, #12]
 8008aa0:	f043 03f4 	orr.w	r3, r3, #244	@ 0xf4
 8008aa4:	60fb      	str	r3, [r7, #12]
    }

    if (InterruptRequest == I2C_XFER_ERROR_IT)
 8008aa6:	887b      	ldrh	r3, [r7, #2]
 8008aa8:	2b10      	cmp	r3, #16
 8008aaa:	d103      	bne.n	8008ab4 <I2C_Enable_IRQ+0x70>
    {
      /* Enable ERR and NACK interrupts */
      tmpisr |= I2C_IT_ERRI | I2C_IT_NACKI;
 8008aac:	68fb      	ldr	r3, [r7, #12]
 8008aae:	f043 0390 	orr.w	r3, r3, #144	@ 0x90
 8008ab2:	60fb      	str	r3, [r7, #12]
    }

    if (InterruptRequest == I2C_XFER_CPLT_IT)
 8008ab4:	887b      	ldrh	r3, [r7, #2]
 8008ab6:	2b20      	cmp	r3, #32
 8008ab8:	d133      	bne.n	8008b22 <I2C_Enable_IRQ+0xde>
    {
      /* Enable STOP interrupts */
      tmpisr |= I2C_IT_STOPI;
 8008aba:	68fb      	ldr	r3, [r7, #12]
 8008abc:	f043 0320 	orr.w	r3, r3, #32
 8008ac0:	60fb      	str	r3, [r7, #12]
    if (InterruptRequest == I2C_XFER_CPLT_IT)
 8008ac2:	e02e      	b.n	8008b22 <I2C_Enable_IRQ+0xde>
    }
  }

  else
  {
    if ((InterruptRequest & I2C_XFER_LISTEN_IT) == I2C_XFER_LISTEN_IT)
 8008ac4:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8008ac8:	2b00      	cmp	r3, #0
 8008aca:	da03      	bge.n	8008ad4 <I2C_Enable_IRQ+0x90>
    {
      /* Enable ERR, STOP, NACK and ADDR interrupts */
      tmpisr |= I2C_IT_ADDRI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 8008acc:	68fb      	ldr	r3, [r7, #12]
 8008ace:	f043 03b8 	orr.w	r3, r3, #184	@ 0xb8
 8008ad2:	60fb      	str	r3, [r7, #12]
    }

    if ((InterruptRequest & I2C_XFER_TX_IT) == I2C_XFER_TX_IT)
 8008ad4:	887b      	ldrh	r3, [r7, #2]
 8008ad6:	f003 0301 	and.w	r3, r3, #1
 8008ada:	2b00      	cmp	r3, #0
 8008adc:	d003      	beq.n	8008ae6 <I2C_Enable_IRQ+0xa2>
    {
      /* Enable ERR, TC, STOP, NACK and TXI interrupts */
      tmpisr |= I2C_IT_ERRI | I2C_IT_TCI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_TXI;
 8008ade:	68fb      	ldr	r3, [r7, #12]
 8008ae0:	f043 03f2 	orr.w	r3, r3, #242	@ 0xf2
 8008ae4:	60fb      	str	r3, [r7, #12]
    }

    if ((InterruptRequest & I2C_XFER_RX_IT) == I2C_XFER_RX_IT)
 8008ae6:	887b      	ldrh	r3, [r7, #2]
 8008ae8:	f003 0302 	and.w	r3, r3, #2
 8008aec:	2b00      	cmp	r3, #0
 8008aee:	d003      	beq.n	8008af8 <I2C_Enable_IRQ+0xb4>
    {
      /* Enable ERR, TC, STOP, NACK and RXI interrupts */
      tmpisr |= I2C_IT_ERRI | I2C_IT_TCI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_RXI;
 8008af0:	68fb      	ldr	r3, [r7, #12]
 8008af2:	f043 03f4 	orr.w	r3, r3, #244	@ 0xf4
 8008af6:	60fb      	str	r3, [r7, #12]
    }

    if (InterruptRequest == I2C_XFER_ERROR_IT)
 8008af8:	887b      	ldrh	r3, [r7, #2]
 8008afa:	2b10      	cmp	r3, #16
 8008afc:	d103      	bne.n	8008b06 <I2C_Enable_IRQ+0xc2>
    {
      /* Enable ERR and NACK interrupts */
      tmpisr |= I2C_IT_ERRI | I2C_IT_NACKI;
 8008afe:	68fb      	ldr	r3, [r7, #12]
 8008b00:	f043 0390 	orr.w	r3, r3, #144	@ 0x90
 8008b04:	60fb      	str	r3, [r7, #12]
    }

    if (InterruptRequest == I2C_XFER_CPLT_IT)
 8008b06:	887b      	ldrh	r3, [r7, #2]
 8008b08:	2b20      	cmp	r3, #32
 8008b0a:	d103      	bne.n	8008b14 <I2C_Enable_IRQ+0xd0>
    {
      /* Enable STOP interrupts */
      tmpisr |= (I2C_IT_STOPI | I2C_IT_TCI);
 8008b0c:	68fb      	ldr	r3, [r7, #12]
 8008b0e:	f043 0360 	orr.w	r3, r3, #96	@ 0x60
 8008b12:	60fb      	str	r3, [r7, #12]
    }

    if (InterruptRequest == I2C_XFER_RELOAD_IT)
 8008b14:	887b      	ldrh	r3, [r7, #2]
 8008b16:	2b40      	cmp	r3, #64	@ 0x40
 8008b18:	d103      	bne.n	8008b22 <I2C_Enable_IRQ+0xde>
    {
      /* Enable TC interrupts */
      tmpisr |= I2C_IT_TCI;
 8008b1a:	68fb      	ldr	r3, [r7, #12]
 8008b1c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8008b20:	60fb      	str	r3, [r7, #12]
  }

  /* Enable interrupts only at the end */
  /* to avoid the risk of I2C interrupt handle execution before */
  /* all interrupts requested done */
  __HAL_I2C_ENABLE_IT(hi2c, tmpisr);
 8008b22:	687b      	ldr	r3, [r7, #4]
 8008b24:	681b      	ldr	r3, [r3, #0]
 8008b26:	6819      	ldr	r1, [r3, #0]
 8008b28:	687b      	ldr	r3, [r7, #4]
 8008b2a:	681b      	ldr	r3, [r3, #0]
 8008b2c:	68fa      	ldr	r2, [r7, #12]
 8008b2e:	430a      	orrs	r2, r1
 8008b30:	601a      	str	r2, [r3, #0]
}
 8008b32:	bf00      	nop
 8008b34:	3714      	adds	r7, #20
 8008b36:	46bd      	mov	sp, r7
 8008b38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b3c:	4770      	bx	lr
 8008b3e:	bf00      	nop
 8008b40:	080078cb 	.word	0x080078cb
 8008b44:	08007ced 	.word	0x08007ced
 8008b48:	08007aa1 	.word	0x08007aa1

08008b4c <I2C_Disable_IRQ>:
  *                the configuration information for the specified I2C.
  * @param  InterruptRequest Value of @ref I2C_Interrupt_configuration_definition.
  * @retval None
  */
static void I2C_Disable_IRQ(I2C_HandleTypeDef *hi2c, uint16_t InterruptRequest)
{
 8008b4c:	b480      	push	{r7}
 8008b4e:	b085      	sub	sp, #20
 8008b50:	af00      	add	r7, sp, #0
 8008b52:	6078      	str	r0, [r7, #4]
 8008b54:	460b      	mov	r3, r1
 8008b56:	807b      	strh	r3, [r7, #2]
  uint32_t tmpisr = 0U;
 8008b58:	2300      	movs	r3, #0
 8008b5a:	60fb      	str	r3, [r7, #12]

  if ((InterruptRequest & I2C_XFER_TX_IT) == I2C_XFER_TX_IT)
 8008b5c:	887b      	ldrh	r3, [r7, #2]
 8008b5e:	f003 0301 	and.w	r3, r3, #1
 8008b62:	2b00      	cmp	r3, #0
 8008b64:	d00f      	beq.n	8008b86 <I2C_Disable_IRQ+0x3a>
  {
    /* Disable TC and TXI interrupts */
    tmpisr |= I2C_IT_TCI | I2C_IT_TXI;
 8008b66:	68fb      	ldr	r3, [r7, #12]
 8008b68:	f043 0342 	orr.w	r3, r3, #66	@ 0x42
 8008b6c:	60fb      	str	r3, [r7, #12]

    if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) != (uint32_t)HAL_I2C_STATE_LISTEN)
 8008b6e:	687b      	ldr	r3, [r7, #4]
 8008b70:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8008b74:	b2db      	uxtb	r3, r3
 8008b76:	f003 0328 	and.w	r3, r3, #40	@ 0x28
 8008b7a:	2b28      	cmp	r3, #40	@ 0x28
 8008b7c:	d003      	beq.n	8008b86 <I2C_Disable_IRQ+0x3a>
    {
      /* Disable NACK and STOP interrupts */
      tmpisr |= I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 8008b7e:	68fb      	ldr	r3, [r7, #12]
 8008b80:	f043 03b0 	orr.w	r3, r3, #176	@ 0xb0
 8008b84:	60fb      	str	r3, [r7, #12]
    }
  }

  if ((InterruptRequest & I2C_XFER_RX_IT) == I2C_XFER_RX_IT)
 8008b86:	887b      	ldrh	r3, [r7, #2]
 8008b88:	f003 0302 	and.w	r3, r3, #2
 8008b8c:	2b00      	cmp	r3, #0
 8008b8e:	d00f      	beq.n	8008bb0 <I2C_Disable_IRQ+0x64>
  {
    /* Disable TC and RXI interrupts */
    tmpisr |= I2C_IT_TCI | I2C_IT_RXI;
 8008b90:	68fb      	ldr	r3, [r7, #12]
 8008b92:	f043 0344 	orr.w	r3, r3, #68	@ 0x44
 8008b96:	60fb      	str	r3, [r7, #12]

    if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) != (uint32_t)HAL_I2C_STATE_LISTEN)
 8008b98:	687b      	ldr	r3, [r7, #4]
 8008b9a:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8008b9e:	b2db      	uxtb	r3, r3
 8008ba0:	f003 0328 	and.w	r3, r3, #40	@ 0x28
 8008ba4:	2b28      	cmp	r3, #40	@ 0x28
 8008ba6:	d003      	beq.n	8008bb0 <I2C_Disable_IRQ+0x64>
    {
      /* Disable NACK and STOP interrupts */
      tmpisr |= I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 8008ba8:	68fb      	ldr	r3, [r7, #12]
 8008baa:	f043 03b0 	orr.w	r3, r3, #176	@ 0xb0
 8008bae:	60fb      	str	r3, [r7, #12]
    }
  }

  if ((InterruptRequest & I2C_XFER_LISTEN_IT) == I2C_XFER_LISTEN_IT)
 8008bb0:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8008bb4:	2b00      	cmp	r3, #0
 8008bb6:	da03      	bge.n	8008bc0 <I2C_Disable_IRQ+0x74>
  {
    /* Disable ADDR, NACK and STOP interrupts */
    tmpisr |= I2C_IT_ADDRI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 8008bb8:	68fb      	ldr	r3, [r7, #12]
 8008bba:	f043 03b8 	orr.w	r3, r3, #184	@ 0xb8
 8008bbe:	60fb      	str	r3, [r7, #12]
  }

  if (InterruptRequest == I2C_XFER_ERROR_IT)
 8008bc0:	887b      	ldrh	r3, [r7, #2]
 8008bc2:	2b10      	cmp	r3, #16
 8008bc4:	d103      	bne.n	8008bce <I2C_Disable_IRQ+0x82>
  {
    /* Enable ERR and NACK interrupts */
    tmpisr |= I2C_IT_ERRI | I2C_IT_NACKI;
 8008bc6:	68fb      	ldr	r3, [r7, #12]
 8008bc8:	f043 0390 	orr.w	r3, r3, #144	@ 0x90
 8008bcc:	60fb      	str	r3, [r7, #12]
  }

  if (InterruptRequest == I2C_XFER_CPLT_IT)
 8008bce:	887b      	ldrh	r3, [r7, #2]
 8008bd0:	2b20      	cmp	r3, #32
 8008bd2:	d103      	bne.n	8008bdc <I2C_Disable_IRQ+0x90>
  {
    /* Enable STOP interrupts */
    tmpisr |= I2C_IT_STOPI;
 8008bd4:	68fb      	ldr	r3, [r7, #12]
 8008bd6:	f043 0320 	orr.w	r3, r3, #32
 8008bda:	60fb      	str	r3, [r7, #12]
  }

  if (InterruptRequest == I2C_XFER_RELOAD_IT)
 8008bdc:	887b      	ldrh	r3, [r7, #2]
 8008bde:	2b40      	cmp	r3, #64	@ 0x40
 8008be0:	d103      	bne.n	8008bea <I2C_Disable_IRQ+0x9e>
  {
    /* Enable TC interrupts */
    tmpisr |= I2C_IT_TCI;
 8008be2:	68fb      	ldr	r3, [r7, #12]
 8008be4:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8008be8:	60fb      	str	r3, [r7, #12]
  }

  /* Disable interrupts only at the end */
  /* to avoid a breaking situation like at "t" time */
  /* all disable interrupts request are not done */
  __HAL_I2C_DISABLE_IT(hi2c, tmpisr);
 8008bea:	687b      	ldr	r3, [r7, #4]
 8008bec:	681b      	ldr	r3, [r3, #0]
 8008bee:	6819      	ldr	r1, [r3, #0]
 8008bf0:	68fb      	ldr	r3, [r7, #12]
 8008bf2:	43da      	mvns	r2, r3
 8008bf4:	687b      	ldr	r3, [r7, #4]
 8008bf6:	681b      	ldr	r3, [r3, #0]
 8008bf8:	400a      	ands	r2, r1
 8008bfa:	601a      	str	r2, [r3, #0]
}
 8008bfc:	bf00      	nop
 8008bfe:	3714      	adds	r7, #20
 8008c00:	46bd      	mov	sp, r7
 8008c02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008c06:	4770      	bx	lr

08008c08 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8008c08:	b480      	push	{r7}
 8008c0a:	b083      	sub	sp, #12
 8008c0c:	af00      	add	r7, sp, #0
 8008c0e:	6078      	str	r0, [r7, #4]
 8008c10:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8008c12:	687b      	ldr	r3, [r7, #4]
 8008c14:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8008c18:	b2db      	uxtb	r3, r3
 8008c1a:	2b20      	cmp	r3, #32
 8008c1c:	d138      	bne.n	8008c90 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8008c1e:	687b      	ldr	r3, [r7, #4]
 8008c20:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8008c24:	2b01      	cmp	r3, #1
 8008c26:	d101      	bne.n	8008c2c <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8008c28:	2302      	movs	r3, #2
 8008c2a:	e032      	b.n	8008c92 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8008c2c:	687b      	ldr	r3, [r7, #4]
 8008c2e:	2201      	movs	r2, #1
 8008c30:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8008c34:	687b      	ldr	r3, [r7, #4]
 8008c36:	2224      	movs	r2, #36	@ 0x24
 8008c38:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8008c3c:	687b      	ldr	r3, [r7, #4]
 8008c3e:	681b      	ldr	r3, [r3, #0]
 8008c40:	681a      	ldr	r2, [r3, #0]
 8008c42:	687b      	ldr	r3, [r7, #4]
 8008c44:	681b      	ldr	r3, [r3, #0]
 8008c46:	f022 0201 	bic.w	r2, r2, #1
 8008c4a:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8008c4c:	687b      	ldr	r3, [r7, #4]
 8008c4e:	681b      	ldr	r3, [r3, #0]
 8008c50:	681a      	ldr	r2, [r3, #0]
 8008c52:	687b      	ldr	r3, [r7, #4]
 8008c54:	681b      	ldr	r3, [r3, #0]
 8008c56:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8008c5a:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8008c5c:	687b      	ldr	r3, [r7, #4]
 8008c5e:	681b      	ldr	r3, [r3, #0]
 8008c60:	6819      	ldr	r1, [r3, #0]
 8008c62:	687b      	ldr	r3, [r7, #4]
 8008c64:	681b      	ldr	r3, [r3, #0]
 8008c66:	683a      	ldr	r2, [r7, #0]
 8008c68:	430a      	orrs	r2, r1
 8008c6a:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8008c6c:	687b      	ldr	r3, [r7, #4]
 8008c6e:	681b      	ldr	r3, [r3, #0]
 8008c70:	681a      	ldr	r2, [r3, #0]
 8008c72:	687b      	ldr	r3, [r7, #4]
 8008c74:	681b      	ldr	r3, [r3, #0]
 8008c76:	f042 0201 	orr.w	r2, r2, #1
 8008c7a:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8008c7c:	687b      	ldr	r3, [r7, #4]
 8008c7e:	2220      	movs	r2, #32
 8008c80:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8008c84:	687b      	ldr	r3, [r7, #4]
 8008c86:	2200      	movs	r2, #0
 8008c88:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8008c8c:	2300      	movs	r3, #0
 8008c8e:	e000      	b.n	8008c92 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8008c90:	2302      	movs	r3, #2
  }
}
 8008c92:	4618      	mov	r0, r3
 8008c94:	370c      	adds	r7, #12
 8008c96:	46bd      	mov	sp, r7
 8008c98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008c9c:	4770      	bx	lr

08008c9e <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8008c9e:	b480      	push	{r7}
 8008ca0:	b085      	sub	sp, #20
 8008ca2:	af00      	add	r7, sp, #0
 8008ca4:	6078      	str	r0, [r7, #4]
 8008ca6:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8008ca8:	687b      	ldr	r3, [r7, #4]
 8008caa:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8008cae:	b2db      	uxtb	r3, r3
 8008cb0:	2b20      	cmp	r3, #32
 8008cb2:	d139      	bne.n	8008d28 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8008cb4:	687b      	ldr	r3, [r7, #4]
 8008cb6:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8008cba:	2b01      	cmp	r3, #1
 8008cbc:	d101      	bne.n	8008cc2 <HAL_I2CEx_ConfigDigitalFilter+0x24>
 8008cbe:	2302      	movs	r3, #2
 8008cc0:	e033      	b.n	8008d2a <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 8008cc2:	687b      	ldr	r3, [r7, #4]
 8008cc4:	2201      	movs	r2, #1
 8008cc6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8008cca:	687b      	ldr	r3, [r7, #4]
 8008ccc:	2224      	movs	r2, #36	@ 0x24
 8008cce:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8008cd2:	687b      	ldr	r3, [r7, #4]
 8008cd4:	681b      	ldr	r3, [r3, #0]
 8008cd6:	681a      	ldr	r2, [r3, #0]
 8008cd8:	687b      	ldr	r3, [r7, #4]
 8008cda:	681b      	ldr	r3, [r3, #0]
 8008cdc:	f022 0201 	bic.w	r2, r2, #1
 8008ce0:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8008ce2:	687b      	ldr	r3, [r7, #4]
 8008ce4:	681b      	ldr	r3, [r3, #0]
 8008ce6:	681b      	ldr	r3, [r3, #0]
 8008ce8:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8008cea:	68fb      	ldr	r3, [r7, #12]
 8008cec:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 8008cf0:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8008cf2:	683b      	ldr	r3, [r7, #0]
 8008cf4:	021b      	lsls	r3, r3, #8
 8008cf6:	68fa      	ldr	r2, [r7, #12]
 8008cf8:	4313      	orrs	r3, r2
 8008cfa:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8008cfc:	687b      	ldr	r3, [r7, #4]
 8008cfe:	681b      	ldr	r3, [r3, #0]
 8008d00:	68fa      	ldr	r2, [r7, #12]
 8008d02:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8008d04:	687b      	ldr	r3, [r7, #4]
 8008d06:	681b      	ldr	r3, [r3, #0]
 8008d08:	681a      	ldr	r2, [r3, #0]
 8008d0a:	687b      	ldr	r3, [r7, #4]
 8008d0c:	681b      	ldr	r3, [r3, #0]
 8008d0e:	f042 0201 	orr.w	r2, r2, #1
 8008d12:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8008d14:	687b      	ldr	r3, [r7, #4]
 8008d16:	2220      	movs	r2, #32
 8008d18:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8008d1c:	687b      	ldr	r3, [r7, #4]
 8008d1e:	2200      	movs	r2, #0
 8008d20:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8008d24:	2300      	movs	r3, #0
 8008d26:	e000      	b.n	8008d2a <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 8008d28:	2302      	movs	r3, #2
  }
}
 8008d2a:	4618      	mov	r0, r3
 8008d2c:	3714      	adds	r7, #20
 8008d2e:	46bd      	mov	sp, r7
 8008d30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008d34:	4770      	bx	lr
	...

08008d38 <HAL_I2CEx_EnableFastModePlus>:
  * @note  For all I2C4 pins fast mode plus driving capability can be enabled
  *        only by using I2C_FASTMODEPLUS_I2C4 parameter.
  * @retval None
  */
void HAL_I2CEx_EnableFastModePlus(uint32_t ConfigFastModePlus)
{
 8008d38:	b480      	push	{r7}
 8008d3a:	b085      	sub	sp, #20
 8008d3c:	af00      	add	r7, sp, #0
 8008d3e:	6078      	str	r0, [r7, #4]
  /* Check the parameter */
  assert_param(IS_I2C_FASTMODEPLUS(ConfigFastModePlus));

  /* Enable SYSCFG clock */
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8008d40:	4b0b      	ldr	r3, [pc, #44]	@ (8008d70 <HAL_I2CEx_EnableFastModePlus+0x38>)
 8008d42:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8008d44:	4a0a      	ldr	r2, [pc, #40]	@ (8008d70 <HAL_I2CEx_EnableFastModePlus+0x38>)
 8008d46:	f043 0301 	orr.w	r3, r3, #1
 8008d4a:	6613      	str	r3, [r2, #96]	@ 0x60
 8008d4c:	4b08      	ldr	r3, [pc, #32]	@ (8008d70 <HAL_I2CEx_EnableFastModePlus+0x38>)
 8008d4e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8008d50:	f003 0301 	and.w	r3, r3, #1
 8008d54:	60fb      	str	r3, [r7, #12]
 8008d56:	68fb      	ldr	r3, [r7, #12]

  /* Enable fast mode plus driving capability for selected pin */
  SET_BIT(SYSCFG->CFGR1, (uint32_t)ConfigFastModePlus);
 8008d58:	4b06      	ldr	r3, [pc, #24]	@ (8008d74 <HAL_I2CEx_EnableFastModePlus+0x3c>)
 8008d5a:	685a      	ldr	r2, [r3, #4]
 8008d5c:	4905      	ldr	r1, [pc, #20]	@ (8008d74 <HAL_I2CEx_EnableFastModePlus+0x3c>)
 8008d5e:	687b      	ldr	r3, [r7, #4]
 8008d60:	4313      	orrs	r3, r2
 8008d62:	604b      	str	r3, [r1, #4]
}
 8008d64:	bf00      	nop
 8008d66:	3714      	adds	r7, #20
 8008d68:	46bd      	mov	sp, r7
 8008d6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008d6e:	4770      	bx	lr
 8008d70:	40021000 	.word	0x40021000
 8008d74:	40010000 	.word	0x40010000

08008d78 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8008d78:	b480      	push	{r7}
 8008d7a:	b085      	sub	sp, #20
 8008d7c:	af00      	add	r7, sp, #0
 8008d7e:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
 8008d80:	687b      	ldr	r3, [r7, #4]
 8008d82:	2b00      	cmp	r3, #0
 8008d84:	d141      	bne.n	8008e0a <HAL_PWREx_ControlVoltageScaling+0x92>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8008d86:	4b4b      	ldr	r3, [pc, #300]	@ (8008eb4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8008d88:	681b      	ldr	r3, [r3, #0]
 8008d8a:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8008d8e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8008d92:	d131      	bne.n	8008df8 <HAL_PWREx_ControlVoltageScaling+0x80>
    {
      /* Make sure Range 1 Boost is enabled */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8008d94:	4b47      	ldr	r3, [pc, #284]	@ (8008eb4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8008d96:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8008d9a:	4a46      	ldr	r2, [pc, #280]	@ (8008eb4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8008d9c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8008da0:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8008da4:	4b43      	ldr	r3, [pc, #268]	@ (8008eb4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8008da6:	681b      	ldr	r3, [r3, #0]
 8008da8:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8008dac:	4a41      	ldr	r2, [pc, #260]	@ (8008eb4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8008dae:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8008db2:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8008db4:	4b40      	ldr	r3, [pc, #256]	@ (8008eb8 <HAL_PWREx_ControlVoltageScaling+0x140>)
 8008db6:	681b      	ldr	r3, [r3, #0]
 8008db8:	2232      	movs	r2, #50	@ 0x32
 8008dba:	fb02 f303 	mul.w	r3, r2, r3
 8008dbe:	4a3f      	ldr	r2, [pc, #252]	@ (8008ebc <HAL_PWREx_ControlVoltageScaling+0x144>)
 8008dc0:	fba2 2303 	umull	r2, r3, r2, r3
 8008dc4:	0c9b      	lsrs	r3, r3, #18
 8008dc6:	3301      	adds	r3, #1
 8008dc8:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8008dca:	e002      	b.n	8008dd2 <HAL_PWREx_ControlVoltageScaling+0x5a>
      {
        wait_loop_index--;
 8008dcc:	68fb      	ldr	r3, [r7, #12]
 8008dce:	3b01      	subs	r3, #1
 8008dd0:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8008dd2:	4b38      	ldr	r3, [pc, #224]	@ (8008eb4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8008dd4:	695b      	ldr	r3, [r3, #20]
 8008dd6:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8008dda:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8008dde:	d102      	bne.n	8008de6 <HAL_PWREx_ControlVoltageScaling+0x6e>
 8008de0:	68fb      	ldr	r3, [r7, #12]
 8008de2:	2b00      	cmp	r3, #0
 8008de4:	d1f2      	bne.n	8008dcc <HAL_PWREx_ControlVoltageScaling+0x54>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8008de6:	4b33      	ldr	r3, [pc, #204]	@ (8008eb4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8008de8:	695b      	ldr	r3, [r3, #20]
 8008dea:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8008dee:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8008df2:	d158      	bne.n	8008ea6 <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8008df4:	2303      	movs	r3, #3
 8008df6:	e057      	b.n	8008ea8 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
    /* If current range is range 1 normal or boost mode */
    else
    {
      /* Enable Range 1 Boost (no issue if bit already reset) */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8008df8:	4b2e      	ldr	r3, [pc, #184]	@ (8008eb4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8008dfa:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8008dfe:	4a2d      	ldr	r2, [pc, #180]	@ (8008eb4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8008e00:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8008e04:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 8008e08:	e04d      	b.n	8008ea6 <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8008e0a:	687b      	ldr	r3, [r7, #4]
 8008e0c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8008e10:	d141      	bne.n	8008e96 <HAL_PWREx_ControlVoltageScaling+0x11e>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8008e12:	4b28      	ldr	r3, [pc, #160]	@ (8008eb4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8008e14:	681b      	ldr	r3, [r3, #0]
 8008e16:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8008e1a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8008e1e:	d131      	bne.n	8008e84 <HAL_PWREx_ControlVoltageScaling+0x10c>
    {
      /* Make sure Range 1 Boost is disabled */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8008e20:	4b24      	ldr	r3, [pc, #144]	@ (8008eb4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8008e22:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8008e26:	4a23      	ldr	r2, [pc, #140]	@ (8008eb4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8008e28:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8008e2c:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8008e30:	4b20      	ldr	r3, [pc, #128]	@ (8008eb4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8008e32:	681b      	ldr	r3, [r3, #0]
 8008e34:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8008e38:	4a1e      	ldr	r2, [pc, #120]	@ (8008eb4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8008e3a:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8008e3e:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8008e40:	4b1d      	ldr	r3, [pc, #116]	@ (8008eb8 <HAL_PWREx_ControlVoltageScaling+0x140>)
 8008e42:	681b      	ldr	r3, [r3, #0]
 8008e44:	2232      	movs	r2, #50	@ 0x32
 8008e46:	fb02 f303 	mul.w	r3, r2, r3
 8008e4a:	4a1c      	ldr	r2, [pc, #112]	@ (8008ebc <HAL_PWREx_ControlVoltageScaling+0x144>)
 8008e4c:	fba2 2303 	umull	r2, r3, r2, r3
 8008e50:	0c9b      	lsrs	r3, r3, #18
 8008e52:	3301      	adds	r3, #1
 8008e54:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8008e56:	e002      	b.n	8008e5e <HAL_PWREx_ControlVoltageScaling+0xe6>
      {
        wait_loop_index--;
 8008e58:	68fb      	ldr	r3, [r7, #12]
 8008e5a:	3b01      	subs	r3, #1
 8008e5c:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8008e5e:	4b15      	ldr	r3, [pc, #84]	@ (8008eb4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8008e60:	695b      	ldr	r3, [r3, #20]
 8008e62:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8008e66:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8008e6a:	d102      	bne.n	8008e72 <HAL_PWREx_ControlVoltageScaling+0xfa>
 8008e6c:	68fb      	ldr	r3, [r7, #12]
 8008e6e:	2b00      	cmp	r3, #0
 8008e70:	d1f2      	bne.n	8008e58 <HAL_PWREx_ControlVoltageScaling+0xe0>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8008e72:	4b10      	ldr	r3, [pc, #64]	@ (8008eb4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8008e74:	695b      	ldr	r3, [r3, #20]
 8008e76:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8008e7a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8008e7e:	d112      	bne.n	8008ea6 <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8008e80:	2303      	movs	r3, #3
 8008e82:	e011      	b.n	8008ea8 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
     /* If current range is range 1 normal or boost mode */
    else
    {
      /* Disable Range 1 Boost (no issue if bit already set) */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8008e84:	4b0b      	ldr	r3, [pc, #44]	@ (8008eb4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8008e86:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8008e8a:	4a0a      	ldr	r2, [pc, #40]	@ (8008eb4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8008e8c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8008e90:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 8008e94:	e007      	b.n	8008ea6 <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else
  {
    /* Set Range 2 */
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8008e96:	4b07      	ldr	r3, [pc, #28]	@ (8008eb4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8008e98:	681b      	ldr	r3, [r3, #0]
 8008e9a:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8008e9e:	4a05      	ldr	r2, [pc, #20]	@ (8008eb4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8008ea0:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8008ea4:	6013      	str	r3, [r2, #0]
    /* No need to wait for VOSF to be cleared for this transition */
    /* PWR_CR5_R1MODE bit setting has no effect in Range 2        */
  }

  return HAL_OK;
 8008ea6:	2300      	movs	r3, #0
}
 8008ea8:	4618      	mov	r0, r3
 8008eaa:	3714      	adds	r7, #20
 8008eac:	46bd      	mov	sp, r7
 8008eae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008eb2:	4770      	bx	lr
 8008eb4:	40007000 	.word	0x40007000
 8008eb8:	20000008 	.word	0x20000008
 8008ebc:	431bde83 	.word	0x431bde83

08008ec0 <HAL_PWREx_DisableUCPDDeadBattery>:
  *       or to hand over control to the UCPD (which should therefore be
  *       initialized before doing the disable).
  * @retval None
  */
void HAL_PWREx_DisableUCPDDeadBattery(void)
{
 8008ec0:	b480      	push	{r7}
 8008ec2:	af00      	add	r7, sp, #0
  /* Write 1 to disable the USB Type-C dead battery pull-down behavior */
  SET_BIT(PWR->CR3, PWR_CR3_UCPD_DBDIS);
 8008ec4:	4b05      	ldr	r3, [pc, #20]	@ (8008edc <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 8008ec6:	689b      	ldr	r3, [r3, #8]
 8008ec8:	4a04      	ldr	r2, [pc, #16]	@ (8008edc <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 8008eca:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8008ece:	6093      	str	r3, [r2, #8]
}
 8008ed0:	bf00      	nop
 8008ed2:	46bd      	mov	sp, r7
 8008ed4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008ed8:	4770      	bx	lr
 8008eda:	bf00      	nop
 8008edc:	40007000 	.word	0x40007000

08008ee0 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8008ee0:	b580      	push	{r7, lr}
 8008ee2:	b088      	sub	sp, #32
 8008ee4:	af00      	add	r7, sp, #0
 8008ee6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8008ee8:	687b      	ldr	r3, [r7, #4]
 8008eea:	2b00      	cmp	r3, #0
 8008eec:	d101      	bne.n	8008ef2 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8008eee:	2301      	movs	r3, #1
 8008ef0:	e2fe      	b.n	80094f0 <HAL_RCC_OscConfig+0x610>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8008ef2:	687b      	ldr	r3, [r7, #4]
 8008ef4:	681b      	ldr	r3, [r3, #0]
 8008ef6:	f003 0301 	and.w	r3, r3, #1
 8008efa:	2b00      	cmp	r3, #0
 8008efc:	d075      	beq.n	8008fea <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8008efe:	4b97      	ldr	r3, [pc, #604]	@ (800915c <HAL_RCC_OscConfig+0x27c>)
 8008f00:	689b      	ldr	r3, [r3, #8]
 8008f02:	f003 030c 	and.w	r3, r3, #12
 8008f06:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8008f08:	4b94      	ldr	r3, [pc, #592]	@ (800915c <HAL_RCC_OscConfig+0x27c>)
 8008f0a:	68db      	ldr	r3, [r3, #12]
 8008f0c:	f003 0303 	and.w	r3, r3, #3
 8008f10:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSE)) || (temp_sysclksrc == RCC_CFGR_SWS_HSE))
 8008f12:	69bb      	ldr	r3, [r7, #24]
 8008f14:	2b0c      	cmp	r3, #12
 8008f16:	d102      	bne.n	8008f1e <HAL_RCC_OscConfig+0x3e>
 8008f18:	697b      	ldr	r3, [r7, #20]
 8008f1a:	2b03      	cmp	r3, #3
 8008f1c:	d002      	beq.n	8008f24 <HAL_RCC_OscConfig+0x44>
 8008f1e:	69bb      	ldr	r3, [r7, #24]
 8008f20:	2b08      	cmp	r3, #8
 8008f22:	d10b      	bne.n	8008f3c <HAL_RCC_OscConfig+0x5c>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8008f24:	4b8d      	ldr	r3, [pc, #564]	@ (800915c <HAL_RCC_OscConfig+0x27c>)
 8008f26:	681b      	ldr	r3, [r3, #0]
 8008f28:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8008f2c:	2b00      	cmp	r3, #0
 8008f2e:	d05b      	beq.n	8008fe8 <HAL_RCC_OscConfig+0x108>
 8008f30:	687b      	ldr	r3, [r7, #4]
 8008f32:	685b      	ldr	r3, [r3, #4]
 8008f34:	2b00      	cmp	r3, #0
 8008f36:	d157      	bne.n	8008fe8 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8008f38:	2301      	movs	r3, #1
 8008f3a:	e2d9      	b.n	80094f0 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8008f3c:	687b      	ldr	r3, [r7, #4]
 8008f3e:	685b      	ldr	r3, [r3, #4]
 8008f40:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8008f44:	d106      	bne.n	8008f54 <HAL_RCC_OscConfig+0x74>
 8008f46:	4b85      	ldr	r3, [pc, #532]	@ (800915c <HAL_RCC_OscConfig+0x27c>)
 8008f48:	681b      	ldr	r3, [r3, #0]
 8008f4a:	4a84      	ldr	r2, [pc, #528]	@ (800915c <HAL_RCC_OscConfig+0x27c>)
 8008f4c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8008f50:	6013      	str	r3, [r2, #0]
 8008f52:	e01d      	b.n	8008f90 <HAL_RCC_OscConfig+0xb0>
 8008f54:	687b      	ldr	r3, [r7, #4]
 8008f56:	685b      	ldr	r3, [r3, #4]
 8008f58:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8008f5c:	d10c      	bne.n	8008f78 <HAL_RCC_OscConfig+0x98>
 8008f5e:	4b7f      	ldr	r3, [pc, #508]	@ (800915c <HAL_RCC_OscConfig+0x27c>)
 8008f60:	681b      	ldr	r3, [r3, #0]
 8008f62:	4a7e      	ldr	r2, [pc, #504]	@ (800915c <HAL_RCC_OscConfig+0x27c>)
 8008f64:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8008f68:	6013      	str	r3, [r2, #0]
 8008f6a:	4b7c      	ldr	r3, [pc, #496]	@ (800915c <HAL_RCC_OscConfig+0x27c>)
 8008f6c:	681b      	ldr	r3, [r3, #0]
 8008f6e:	4a7b      	ldr	r2, [pc, #492]	@ (800915c <HAL_RCC_OscConfig+0x27c>)
 8008f70:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8008f74:	6013      	str	r3, [r2, #0]
 8008f76:	e00b      	b.n	8008f90 <HAL_RCC_OscConfig+0xb0>
 8008f78:	4b78      	ldr	r3, [pc, #480]	@ (800915c <HAL_RCC_OscConfig+0x27c>)
 8008f7a:	681b      	ldr	r3, [r3, #0]
 8008f7c:	4a77      	ldr	r2, [pc, #476]	@ (800915c <HAL_RCC_OscConfig+0x27c>)
 8008f7e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8008f82:	6013      	str	r3, [r2, #0]
 8008f84:	4b75      	ldr	r3, [pc, #468]	@ (800915c <HAL_RCC_OscConfig+0x27c>)
 8008f86:	681b      	ldr	r3, [r3, #0]
 8008f88:	4a74      	ldr	r2, [pc, #464]	@ (800915c <HAL_RCC_OscConfig+0x27c>)
 8008f8a:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8008f8e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8008f90:	687b      	ldr	r3, [r7, #4]
 8008f92:	685b      	ldr	r3, [r3, #4]
 8008f94:	2b00      	cmp	r3, #0
 8008f96:	d013      	beq.n	8008fc0 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8008f98:	f7fa f9e2 	bl	8003360 <HAL_GetTick>
 8008f9c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8008f9e:	e008      	b.n	8008fb2 <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8008fa0:	f7fa f9de 	bl	8003360 <HAL_GetTick>
 8008fa4:	4602      	mov	r2, r0
 8008fa6:	693b      	ldr	r3, [r7, #16]
 8008fa8:	1ad3      	subs	r3, r2, r3
 8008faa:	2b64      	cmp	r3, #100	@ 0x64
 8008fac:	d901      	bls.n	8008fb2 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8008fae:	2303      	movs	r3, #3
 8008fb0:	e29e      	b.n	80094f0 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8008fb2:	4b6a      	ldr	r3, [pc, #424]	@ (800915c <HAL_RCC_OscConfig+0x27c>)
 8008fb4:	681b      	ldr	r3, [r3, #0]
 8008fb6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8008fba:	2b00      	cmp	r3, #0
 8008fbc:	d0f0      	beq.n	8008fa0 <HAL_RCC_OscConfig+0xc0>
 8008fbe:	e014      	b.n	8008fea <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8008fc0:	f7fa f9ce 	bl	8003360 <HAL_GetTick>
 8008fc4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8008fc6:	e008      	b.n	8008fda <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8008fc8:	f7fa f9ca 	bl	8003360 <HAL_GetTick>
 8008fcc:	4602      	mov	r2, r0
 8008fce:	693b      	ldr	r3, [r7, #16]
 8008fd0:	1ad3      	subs	r3, r2, r3
 8008fd2:	2b64      	cmp	r3, #100	@ 0x64
 8008fd4:	d901      	bls.n	8008fda <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8008fd6:	2303      	movs	r3, #3
 8008fd8:	e28a      	b.n	80094f0 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8008fda:	4b60      	ldr	r3, [pc, #384]	@ (800915c <HAL_RCC_OscConfig+0x27c>)
 8008fdc:	681b      	ldr	r3, [r3, #0]
 8008fde:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8008fe2:	2b00      	cmp	r3, #0
 8008fe4:	d1f0      	bne.n	8008fc8 <HAL_RCC_OscConfig+0xe8>
 8008fe6:	e000      	b.n	8008fea <HAL_RCC_OscConfig+0x10a>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8008fe8:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8008fea:	687b      	ldr	r3, [r7, #4]
 8008fec:	681b      	ldr	r3, [r3, #0]
 8008fee:	f003 0302 	and.w	r3, r3, #2
 8008ff2:	2b00      	cmp	r3, #0
 8008ff4:	d075      	beq.n	80090e2 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8008ff6:	4b59      	ldr	r3, [pc, #356]	@ (800915c <HAL_RCC_OscConfig+0x27c>)
 8008ff8:	689b      	ldr	r3, [r3, #8]
 8008ffa:	f003 030c 	and.w	r3, r3, #12
 8008ffe:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8009000:	4b56      	ldr	r3, [pc, #344]	@ (800915c <HAL_RCC_OscConfig+0x27c>)
 8009002:	68db      	ldr	r3, [r3, #12]
 8009004:	f003 0303 	and.w	r3, r3, #3
 8009008:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSI)) || (temp_sysclksrc == RCC_CFGR_SWS_HSI))
 800900a:	69bb      	ldr	r3, [r7, #24]
 800900c:	2b0c      	cmp	r3, #12
 800900e:	d102      	bne.n	8009016 <HAL_RCC_OscConfig+0x136>
 8009010:	697b      	ldr	r3, [r7, #20]
 8009012:	2b02      	cmp	r3, #2
 8009014:	d002      	beq.n	800901c <HAL_RCC_OscConfig+0x13c>
 8009016:	69bb      	ldr	r3, [r7, #24]
 8009018:	2b04      	cmp	r3, #4
 800901a:	d11f      	bne.n	800905c <HAL_RCC_OscConfig+0x17c>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800901c:	4b4f      	ldr	r3, [pc, #316]	@ (800915c <HAL_RCC_OscConfig+0x27c>)
 800901e:	681b      	ldr	r3, [r3, #0]
 8009020:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8009024:	2b00      	cmp	r3, #0
 8009026:	d005      	beq.n	8009034 <HAL_RCC_OscConfig+0x154>
 8009028:	687b      	ldr	r3, [r7, #4]
 800902a:	68db      	ldr	r3, [r3, #12]
 800902c:	2b00      	cmp	r3, #0
 800902e:	d101      	bne.n	8009034 <HAL_RCC_OscConfig+0x154>
      {
        return HAL_ERROR;
 8009030:	2301      	movs	r3, #1
 8009032:	e25d      	b.n	80094f0 <HAL_RCC_OscConfig+0x610>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8009034:	4b49      	ldr	r3, [pc, #292]	@ (800915c <HAL_RCC_OscConfig+0x27c>)
 8009036:	685b      	ldr	r3, [r3, #4]
 8009038:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 800903c:	687b      	ldr	r3, [r7, #4]
 800903e:	691b      	ldr	r3, [r3, #16]
 8009040:	061b      	lsls	r3, r3, #24
 8009042:	4946      	ldr	r1, [pc, #280]	@ (800915c <HAL_RCC_OscConfig+0x27c>)
 8009044:	4313      	orrs	r3, r2
 8009046:	604b      	str	r3, [r1, #4]

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 8009048:	4b45      	ldr	r3, [pc, #276]	@ (8009160 <HAL_RCC_OscConfig+0x280>)
 800904a:	681b      	ldr	r3, [r3, #0]
 800904c:	4618      	mov	r0, r3
 800904e:	f7fa f93b 	bl	80032c8 <HAL_InitTick>
 8009052:	4603      	mov	r3, r0
 8009054:	2b00      	cmp	r3, #0
 8009056:	d043      	beq.n	80090e0 <HAL_RCC_OscConfig+0x200>
        {
          return HAL_ERROR;
 8009058:	2301      	movs	r3, #1
 800905a:	e249      	b.n	80094f0 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 800905c:	687b      	ldr	r3, [r7, #4]
 800905e:	68db      	ldr	r3, [r3, #12]
 8009060:	2b00      	cmp	r3, #0
 8009062:	d023      	beq.n	80090ac <HAL_RCC_OscConfig+0x1cc>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8009064:	4b3d      	ldr	r3, [pc, #244]	@ (800915c <HAL_RCC_OscConfig+0x27c>)
 8009066:	681b      	ldr	r3, [r3, #0]
 8009068:	4a3c      	ldr	r2, [pc, #240]	@ (800915c <HAL_RCC_OscConfig+0x27c>)
 800906a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800906e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8009070:	f7fa f976 	bl	8003360 <HAL_GetTick>
 8009074:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8009076:	e008      	b.n	800908a <HAL_RCC_OscConfig+0x1aa>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8009078:	f7fa f972 	bl	8003360 <HAL_GetTick>
 800907c:	4602      	mov	r2, r0
 800907e:	693b      	ldr	r3, [r7, #16]
 8009080:	1ad3      	subs	r3, r2, r3
 8009082:	2b02      	cmp	r3, #2
 8009084:	d901      	bls.n	800908a <HAL_RCC_OscConfig+0x1aa>
          {
            return HAL_TIMEOUT;
 8009086:	2303      	movs	r3, #3
 8009088:	e232      	b.n	80094f0 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800908a:	4b34      	ldr	r3, [pc, #208]	@ (800915c <HAL_RCC_OscConfig+0x27c>)
 800908c:	681b      	ldr	r3, [r3, #0]
 800908e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8009092:	2b00      	cmp	r3, #0
 8009094:	d0f0      	beq.n	8009078 <HAL_RCC_OscConfig+0x198>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8009096:	4b31      	ldr	r3, [pc, #196]	@ (800915c <HAL_RCC_OscConfig+0x27c>)
 8009098:	685b      	ldr	r3, [r3, #4]
 800909a:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 800909e:	687b      	ldr	r3, [r7, #4]
 80090a0:	691b      	ldr	r3, [r3, #16]
 80090a2:	061b      	lsls	r3, r3, #24
 80090a4:	492d      	ldr	r1, [pc, #180]	@ (800915c <HAL_RCC_OscConfig+0x27c>)
 80090a6:	4313      	orrs	r3, r2
 80090a8:	604b      	str	r3, [r1, #4]
 80090aa:	e01a      	b.n	80090e2 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80090ac:	4b2b      	ldr	r3, [pc, #172]	@ (800915c <HAL_RCC_OscConfig+0x27c>)
 80090ae:	681b      	ldr	r3, [r3, #0]
 80090b0:	4a2a      	ldr	r2, [pc, #168]	@ (800915c <HAL_RCC_OscConfig+0x27c>)
 80090b2:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80090b6:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80090b8:	f7fa f952 	bl	8003360 <HAL_GetTick>
 80090bc:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80090be:	e008      	b.n	80090d2 <HAL_RCC_OscConfig+0x1f2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80090c0:	f7fa f94e 	bl	8003360 <HAL_GetTick>
 80090c4:	4602      	mov	r2, r0
 80090c6:	693b      	ldr	r3, [r7, #16]
 80090c8:	1ad3      	subs	r3, r2, r3
 80090ca:	2b02      	cmp	r3, #2
 80090cc:	d901      	bls.n	80090d2 <HAL_RCC_OscConfig+0x1f2>
          {
            return HAL_TIMEOUT;
 80090ce:	2303      	movs	r3, #3
 80090d0:	e20e      	b.n	80094f0 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80090d2:	4b22      	ldr	r3, [pc, #136]	@ (800915c <HAL_RCC_OscConfig+0x27c>)
 80090d4:	681b      	ldr	r3, [r3, #0]
 80090d6:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80090da:	2b00      	cmp	r3, #0
 80090dc:	d1f0      	bne.n	80090c0 <HAL_RCC_OscConfig+0x1e0>
 80090de:	e000      	b.n	80090e2 <HAL_RCC_OscConfig+0x202>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80090e0:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80090e2:	687b      	ldr	r3, [r7, #4]
 80090e4:	681b      	ldr	r3, [r3, #0]
 80090e6:	f003 0308 	and.w	r3, r3, #8
 80090ea:	2b00      	cmp	r3, #0
 80090ec:	d041      	beq.n	8009172 <HAL_RCC_OscConfig+0x292>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80090ee:	687b      	ldr	r3, [r7, #4]
 80090f0:	695b      	ldr	r3, [r3, #20]
 80090f2:	2b00      	cmp	r3, #0
 80090f4:	d01c      	beq.n	8009130 <HAL_RCC_OscConfig+0x250>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80090f6:	4b19      	ldr	r3, [pc, #100]	@ (800915c <HAL_RCC_OscConfig+0x27c>)
 80090f8:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80090fc:	4a17      	ldr	r2, [pc, #92]	@ (800915c <HAL_RCC_OscConfig+0x27c>)
 80090fe:	f043 0301 	orr.w	r3, r3, #1
 8009102:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8009106:	f7fa f92b 	bl	8003360 <HAL_GetTick>
 800910a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 800910c:	e008      	b.n	8009120 <HAL_RCC_OscConfig+0x240>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800910e:	f7fa f927 	bl	8003360 <HAL_GetTick>
 8009112:	4602      	mov	r2, r0
 8009114:	693b      	ldr	r3, [r7, #16]
 8009116:	1ad3      	subs	r3, r2, r3
 8009118:	2b02      	cmp	r3, #2
 800911a:	d901      	bls.n	8009120 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 800911c:	2303      	movs	r3, #3
 800911e:	e1e7      	b.n	80094f0 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8009120:	4b0e      	ldr	r3, [pc, #56]	@ (800915c <HAL_RCC_OscConfig+0x27c>)
 8009122:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8009126:	f003 0302 	and.w	r3, r3, #2
 800912a:	2b00      	cmp	r3, #0
 800912c:	d0ef      	beq.n	800910e <HAL_RCC_OscConfig+0x22e>
 800912e:	e020      	b.n	8009172 <HAL_RCC_OscConfig+0x292>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8009130:	4b0a      	ldr	r3, [pc, #40]	@ (800915c <HAL_RCC_OscConfig+0x27c>)
 8009132:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8009136:	4a09      	ldr	r2, [pc, #36]	@ (800915c <HAL_RCC_OscConfig+0x27c>)
 8009138:	f023 0301 	bic.w	r3, r3, #1
 800913c:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8009140:	f7fa f90e 	bl	8003360 <HAL_GetTick>
 8009144:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8009146:	e00d      	b.n	8009164 <HAL_RCC_OscConfig+0x284>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8009148:	f7fa f90a 	bl	8003360 <HAL_GetTick>
 800914c:	4602      	mov	r2, r0
 800914e:	693b      	ldr	r3, [r7, #16]
 8009150:	1ad3      	subs	r3, r2, r3
 8009152:	2b02      	cmp	r3, #2
 8009154:	d906      	bls.n	8009164 <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 8009156:	2303      	movs	r3, #3
 8009158:	e1ca      	b.n	80094f0 <HAL_RCC_OscConfig+0x610>
 800915a:	bf00      	nop
 800915c:	40021000 	.word	0x40021000
 8009160:	2000000c 	.word	0x2000000c
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8009164:	4b8c      	ldr	r3, [pc, #560]	@ (8009398 <HAL_RCC_OscConfig+0x4b8>)
 8009166:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800916a:	f003 0302 	and.w	r3, r3, #2
 800916e:	2b00      	cmp	r3, #0
 8009170:	d1ea      	bne.n	8009148 <HAL_RCC_OscConfig+0x268>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8009172:	687b      	ldr	r3, [r7, #4]
 8009174:	681b      	ldr	r3, [r3, #0]
 8009176:	f003 0304 	and.w	r3, r3, #4
 800917a:	2b00      	cmp	r3, #0
 800917c:	f000 80a6 	beq.w	80092cc <HAL_RCC_OscConfig+0x3ec>
  {
    FlagStatus       pwrclkchanged = RESET;
 8009180:	2300      	movs	r3, #0
 8009182:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain if necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8009184:	4b84      	ldr	r3, [pc, #528]	@ (8009398 <HAL_RCC_OscConfig+0x4b8>)
 8009186:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8009188:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800918c:	2b00      	cmp	r3, #0
 800918e:	d101      	bne.n	8009194 <HAL_RCC_OscConfig+0x2b4>
 8009190:	2301      	movs	r3, #1
 8009192:	e000      	b.n	8009196 <HAL_RCC_OscConfig+0x2b6>
 8009194:	2300      	movs	r3, #0
 8009196:	2b00      	cmp	r3, #0
 8009198:	d00d      	beq.n	80091b6 <HAL_RCC_OscConfig+0x2d6>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800919a:	4b7f      	ldr	r3, [pc, #508]	@ (8009398 <HAL_RCC_OscConfig+0x4b8>)
 800919c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800919e:	4a7e      	ldr	r2, [pc, #504]	@ (8009398 <HAL_RCC_OscConfig+0x4b8>)
 80091a0:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80091a4:	6593      	str	r3, [r2, #88]	@ 0x58
 80091a6:	4b7c      	ldr	r3, [pc, #496]	@ (8009398 <HAL_RCC_OscConfig+0x4b8>)
 80091a8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80091aa:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80091ae:	60fb      	str	r3, [r7, #12]
 80091b0:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 80091b2:	2301      	movs	r3, #1
 80091b4:	77fb      	strb	r3, [r7, #31]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80091b6:	4b79      	ldr	r3, [pc, #484]	@ (800939c <HAL_RCC_OscConfig+0x4bc>)
 80091b8:	681b      	ldr	r3, [r3, #0]
 80091ba:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80091be:	2b00      	cmp	r3, #0
 80091c0:	d118      	bne.n	80091f4 <HAL_RCC_OscConfig+0x314>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80091c2:	4b76      	ldr	r3, [pc, #472]	@ (800939c <HAL_RCC_OscConfig+0x4bc>)
 80091c4:	681b      	ldr	r3, [r3, #0]
 80091c6:	4a75      	ldr	r2, [pc, #468]	@ (800939c <HAL_RCC_OscConfig+0x4bc>)
 80091c8:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80091cc:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80091ce:	f7fa f8c7 	bl	8003360 <HAL_GetTick>
 80091d2:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80091d4:	e008      	b.n	80091e8 <HAL_RCC_OscConfig+0x308>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80091d6:	f7fa f8c3 	bl	8003360 <HAL_GetTick>
 80091da:	4602      	mov	r2, r0
 80091dc:	693b      	ldr	r3, [r7, #16]
 80091de:	1ad3      	subs	r3, r2, r3
 80091e0:	2b02      	cmp	r3, #2
 80091e2:	d901      	bls.n	80091e8 <HAL_RCC_OscConfig+0x308>
        {
          return HAL_TIMEOUT;
 80091e4:	2303      	movs	r3, #3
 80091e6:	e183      	b.n	80094f0 <HAL_RCC_OscConfig+0x610>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80091e8:	4b6c      	ldr	r3, [pc, #432]	@ (800939c <HAL_RCC_OscConfig+0x4bc>)
 80091ea:	681b      	ldr	r3, [r3, #0]
 80091ec:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80091f0:	2b00      	cmp	r3, #0
 80091f2:	d0f0      	beq.n	80091d6 <HAL_RCC_OscConfig+0x2f6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80091f4:	687b      	ldr	r3, [r7, #4]
 80091f6:	689b      	ldr	r3, [r3, #8]
 80091f8:	2b01      	cmp	r3, #1
 80091fa:	d108      	bne.n	800920e <HAL_RCC_OscConfig+0x32e>
 80091fc:	4b66      	ldr	r3, [pc, #408]	@ (8009398 <HAL_RCC_OscConfig+0x4b8>)
 80091fe:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8009202:	4a65      	ldr	r2, [pc, #404]	@ (8009398 <HAL_RCC_OscConfig+0x4b8>)
 8009204:	f043 0301 	orr.w	r3, r3, #1
 8009208:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 800920c:	e024      	b.n	8009258 <HAL_RCC_OscConfig+0x378>
 800920e:	687b      	ldr	r3, [r7, #4]
 8009210:	689b      	ldr	r3, [r3, #8]
 8009212:	2b05      	cmp	r3, #5
 8009214:	d110      	bne.n	8009238 <HAL_RCC_OscConfig+0x358>
 8009216:	4b60      	ldr	r3, [pc, #384]	@ (8009398 <HAL_RCC_OscConfig+0x4b8>)
 8009218:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800921c:	4a5e      	ldr	r2, [pc, #376]	@ (8009398 <HAL_RCC_OscConfig+0x4b8>)
 800921e:	f043 0304 	orr.w	r3, r3, #4
 8009222:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8009226:	4b5c      	ldr	r3, [pc, #368]	@ (8009398 <HAL_RCC_OscConfig+0x4b8>)
 8009228:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800922c:	4a5a      	ldr	r2, [pc, #360]	@ (8009398 <HAL_RCC_OscConfig+0x4b8>)
 800922e:	f043 0301 	orr.w	r3, r3, #1
 8009232:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8009236:	e00f      	b.n	8009258 <HAL_RCC_OscConfig+0x378>
 8009238:	4b57      	ldr	r3, [pc, #348]	@ (8009398 <HAL_RCC_OscConfig+0x4b8>)
 800923a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800923e:	4a56      	ldr	r2, [pc, #344]	@ (8009398 <HAL_RCC_OscConfig+0x4b8>)
 8009240:	f023 0301 	bic.w	r3, r3, #1
 8009244:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8009248:	4b53      	ldr	r3, [pc, #332]	@ (8009398 <HAL_RCC_OscConfig+0x4b8>)
 800924a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800924e:	4a52      	ldr	r2, [pc, #328]	@ (8009398 <HAL_RCC_OscConfig+0x4b8>)
 8009250:	f023 0304 	bic.w	r3, r3, #4
 8009254:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90

    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8009258:	687b      	ldr	r3, [r7, #4]
 800925a:	689b      	ldr	r3, [r3, #8]
 800925c:	2b00      	cmp	r3, #0
 800925e:	d016      	beq.n	800928e <HAL_RCC_OscConfig+0x3ae>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8009260:	f7fa f87e 	bl	8003360 <HAL_GetTick>
 8009264:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8009266:	e00a      	b.n	800927e <HAL_RCC_OscConfig+0x39e>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8009268:	f7fa f87a 	bl	8003360 <HAL_GetTick>
 800926c:	4602      	mov	r2, r0
 800926e:	693b      	ldr	r3, [r7, #16]
 8009270:	1ad3      	subs	r3, r2, r3
 8009272:	f241 3288 	movw	r2, #5000	@ 0x1388
 8009276:	4293      	cmp	r3, r2
 8009278:	d901      	bls.n	800927e <HAL_RCC_OscConfig+0x39e>
        {
          return HAL_TIMEOUT;
 800927a:	2303      	movs	r3, #3
 800927c:	e138      	b.n	80094f0 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800927e:	4b46      	ldr	r3, [pc, #280]	@ (8009398 <HAL_RCC_OscConfig+0x4b8>)
 8009280:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8009284:	f003 0302 	and.w	r3, r3, #2
 8009288:	2b00      	cmp	r3, #0
 800928a:	d0ed      	beq.n	8009268 <HAL_RCC_OscConfig+0x388>
 800928c:	e015      	b.n	80092ba <HAL_RCC_OscConfig+0x3da>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800928e:	f7fa f867 	bl	8003360 <HAL_GetTick>
 8009292:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8009294:	e00a      	b.n	80092ac <HAL_RCC_OscConfig+0x3cc>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8009296:	f7fa f863 	bl	8003360 <HAL_GetTick>
 800929a:	4602      	mov	r2, r0
 800929c:	693b      	ldr	r3, [r7, #16]
 800929e:	1ad3      	subs	r3, r2, r3
 80092a0:	f241 3288 	movw	r2, #5000	@ 0x1388
 80092a4:	4293      	cmp	r3, r2
 80092a6:	d901      	bls.n	80092ac <HAL_RCC_OscConfig+0x3cc>
        {
          return HAL_TIMEOUT;
 80092a8:	2303      	movs	r3, #3
 80092aa:	e121      	b.n	80094f0 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80092ac:	4b3a      	ldr	r3, [pc, #232]	@ (8009398 <HAL_RCC_OscConfig+0x4b8>)
 80092ae:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80092b2:	f003 0302 	and.w	r3, r3, #2
 80092b6:	2b00      	cmp	r3, #0
 80092b8:	d1ed      	bne.n	8009296 <HAL_RCC_OscConfig+0x3b6>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 80092ba:	7ffb      	ldrb	r3, [r7, #31]
 80092bc:	2b01      	cmp	r3, #1
 80092be:	d105      	bne.n	80092cc <HAL_RCC_OscConfig+0x3ec>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80092c0:	4b35      	ldr	r3, [pc, #212]	@ (8009398 <HAL_RCC_OscConfig+0x4b8>)
 80092c2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80092c4:	4a34      	ldr	r2, [pc, #208]	@ (8009398 <HAL_RCC_OscConfig+0x4b8>)
 80092c6:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80092ca:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 80092cc:	687b      	ldr	r3, [r7, #4]
 80092ce:	681b      	ldr	r3, [r3, #0]
 80092d0:	f003 0320 	and.w	r3, r3, #32
 80092d4:	2b00      	cmp	r3, #0
 80092d6:	d03c      	beq.n	8009352 <HAL_RCC_OscConfig+0x472>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 80092d8:	687b      	ldr	r3, [r7, #4]
 80092da:	699b      	ldr	r3, [r3, #24]
 80092dc:	2b00      	cmp	r3, #0
 80092de:	d01c      	beq.n	800931a <HAL_RCC_OscConfig+0x43a>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 80092e0:	4b2d      	ldr	r3, [pc, #180]	@ (8009398 <HAL_RCC_OscConfig+0x4b8>)
 80092e2:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80092e6:	4a2c      	ldr	r2, [pc, #176]	@ (8009398 <HAL_RCC_OscConfig+0x4b8>)
 80092e8:	f043 0301 	orr.w	r3, r3, #1
 80092ec:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80092f0:	f7fa f836 	bl	8003360 <HAL_GetTick>
 80092f4:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 80092f6:	e008      	b.n	800930a <HAL_RCC_OscConfig+0x42a>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80092f8:	f7fa f832 	bl	8003360 <HAL_GetTick>
 80092fc:	4602      	mov	r2, r0
 80092fe:	693b      	ldr	r3, [r7, #16]
 8009300:	1ad3      	subs	r3, r2, r3
 8009302:	2b02      	cmp	r3, #2
 8009304:	d901      	bls.n	800930a <HAL_RCC_OscConfig+0x42a>
        {
          return HAL_TIMEOUT;
 8009306:	2303      	movs	r3, #3
 8009308:	e0f2      	b.n	80094f0 <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 800930a:	4b23      	ldr	r3, [pc, #140]	@ (8009398 <HAL_RCC_OscConfig+0x4b8>)
 800930c:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8009310:	f003 0302 	and.w	r3, r3, #2
 8009314:	2b00      	cmp	r3, #0
 8009316:	d0ef      	beq.n	80092f8 <HAL_RCC_OscConfig+0x418>
 8009318:	e01b      	b.n	8009352 <HAL_RCC_OscConfig+0x472>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 800931a:	4b1f      	ldr	r3, [pc, #124]	@ (8009398 <HAL_RCC_OscConfig+0x4b8>)
 800931c:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8009320:	4a1d      	ldr	r2, [pc, #116]	@ (8009398 <HAL_RCC_OscConfig+0x4b8>)
 8009322:	f023 0301 	bic.w	r3, r3, #1
 8009326:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800932a:	f7fa f819 	bl	8003360 <HAL_GetTick>
 800932e:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8009330:	e008      	b.n	8009344 <HAL_RCC_OscConfig+0x464>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8009332:	f7fa f815 	bl	8003360 <HAL_GetTick>
 8009336:	4602      	mov	r2, r0
 8009338:	693b      	ldr	r3, [r7, #16]
 800933a:	1ad3      	subs	r3, r2, r3
 800933c:	2b02      	cmp	r3, #2
 800933e:	d901      	bls.n	8009344 <HAL_RCC_OscConfig+0x464>
        {
          return HAL_TIMEOUT;
 8009340:	2303      	movs	r3, #3
 8009342:	e0d5      	b.n	80094f0 <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8009344:	4b14      	ldr	r3, [pc, #80]	@ (8009398 <HAL_RCC_OscConfig+0x4b8>)
 8009346:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800934a:	f003 0302 	and.w	r3, r3, #2
 800934e:	2b00      	cmp	r3, #0
 8009350:	d1ef      	bne.n	8009332 <HAL_RCC_OscConfig+0x452>

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8009352:	687b      	ldr	r3, [r7, #4]
 8009354:	69db      	ldr	r3, [r3, #28]
 8009356:	2b00      	cmp	r3, #0
 8009358:	f000 80c9 	beq.w	80094ee <HAL_RCC_OscConfig+0x60e>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 800935c:	4b0e      	ldr	r3, [pc, #56]	@ (8009398 <HAL_RCC_OscConfig+0x4b8>)
 800935e:	689b      	ldr	r3, [r3, #8]
 8009360:	f003 030c 	and.w	r3, r3, #12
 8009364:	2b0c      	cmp	r3, #12
 8009366:	f000 8083 	beq.w	8009470 <HAL_RCC_OscConfig+0x590>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 800936a:	687b      	ldr	r3, [r7, #4]
 800936c:	69db      	ldr	r3, [r3, #28]
 800936e:	2b02      	cmp	r3, #2
 8009370:	d15e      	bne.n	8009430 <HAL_RCC_OscConfig+0x550>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8009372:	4b09      	ldr	r3, [pc, #36]	@ (8009398 <HAL_RCC_OscConfig+0x4b8>)
 8009374:	681b      	ldr	r3, [r3, #0]
 8009376:	4a08      	ldr	r2, [pc, #32]	@ (8009398 <HAL_RCC_OscConfig+0x4b8>)
 8009378:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800937c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800937e:	f7f9 ffef 	bl	8003360 <HAL_GetTick>
 8009382:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8009384:	e00c      	b.n	80093a0 <HAL_RCC_OscConfig+0x4c0>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8009386:	f7f9 ffeb 	bl	8003360 <HAL_GetTick>
 800938a:	4602      	mov	r2, r0
 800938c:	693b      	ldr	r3, [r7, #16]
 800938e:	1ad3      	subs	r3, r2, r3
 8009390:	2b02      	cmp	r3, #2
 8009392:	d905      	bls.n	80093a0 <HAL_RCC_OscConfig+0x4c0>
          {
            return HAL_TIMEOUT;
 8009394:	2303      	movs	r3, #3
 8009396:	e0ab      	b.n	80094f0 <HAL_RCC_OscConfig+0x610>
 8009398:	40021000 	.word	0x40021000
 800939c:	40007000 	.word	0x40007000
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80093a0:	4b55      	ldr	r3, [pc, #340]	@ (80094f8 <HAL_RCC_OscConfig+0x618>)
 80093a2:	681b      	ldr	r3, [r3, #0]
 80093a4:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80093a8:	2b00      	cmp	r3, #0
 80093aa:	d1ec      	bne.n	8009386 <HAL_RCC_OscConfig+0x4a6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80093ac:	4b52      	ldr	r3, [pc, #328]	@ (80094f8 <HAL_RCC_OscConfig+0x618>)
 80093ae:	68da      	ldr	r2, [r3, #12]
 80093b0:	4b52      	ldr	r3, [pc, #328]	@ (80094fc <HAL_RCC_OscConfig+0x61c>)
 80093b2:	4013      	ands	r3, r2
 80093b4:	687a      	ldr	r2, [r7, #4]
 80093b6:	6a11      	ldr	r1, [r2, #32]
 80093b8:	687a      	ldr	r2, [r7, #4]
 80093ba:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 80093bc:	3a01      	subs	r2, #1
 80093be:	0112      	lsls	r2, r2, #4
 80093c0:	4311      	orrs	r1, r2
 80093c2:	687a      	ldr	r2, [r7, #4]
 80093c4:	6a92      	ldr	r2, [r2, #40]	@ 0x28
 80093c6:	0212      	lsls	r2, r2, #8
 80093c8:	4311      	orrs	r1, r2
 80093ca:	687a      	ldr	r2, [r7, #4]
 80093cc:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 80093ce:	0852      	lsrs	r2, r2, #1
 80093d0:	3a01      	subs	r2, #1
 80093d2:	0552      	lsls	r2, r2, #21
 80093d4:	4311      	orrs	r1, r2
 80093d6:	687a      	ldr	r2, [r7, #4]
 80093d8:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 80093da:	0852      	lsrs	r2, r2, #1
 80093dc:	3a01      	subs	r2, #1
 80093de:	0652      	lsls	r2, r2, #25
 80093e0:	4311      	orrs	r1, r2
 80093e2:	687a      	ldr	r2, [r7, #4]
 80093e4:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 80093e6:	06d2      	lsls	r2, r2, #27
 80093e8:	430a      	orrs	r2, r1
 80093ea:	4943      	ldr	r1, [pc, #268]	@ (80094f8 <HAL_RCC_OscConfig+0x618>)
 80093ec:	4313      	orrs	r3, r2
 80093ee:	60cb      	str	r3, [r1, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80093f0:	4b41      	ldr	r3, [pc, #260]	@ (80094f8 <HAL_RCC_OscConfig+0x618>)
 80093f2:	681b      	ldr	r3, [r3, #0]
 80093f4:	4a40      	ldr	r2, [pc, #256]	@ (80094f8 <HAL_RCC_OscConfig+0x618>)
 80093f6:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80093fa:	6013      	str	r3, [r2, #0]

        /* Enable PLL System Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 80093fc:	4b3e      	ldr	r3, [pc, #248]	@ (80094f8 <HAL_RCC_OscConfig+0x618>)
 80093fe:	68db      	ldr	r3, [r3, #12]
 8009400:	4a3d      	ldr	r2, [pc, #244]	@ (80094f8 <HAL_RCC_OscConfig+0x618>)
 8009402:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8009406:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8009408:	f7f9 ffaa 	bl	8003360 <HAL_GetTick>
 800940c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800940e:	e008      	b.n	8009422 <HAL_RCC_OscConfig+0x542>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8009410:	f7f9 ffa6 	bl	8003360 <HAL_GetTick>
 8009414:	4602      	mov	r2, r0
 8009416:	693b      	ldr	r3, [r7, #16]
 8009418:	1ad3      	subs	r3, r2, r3
 800941a:	2b02      	cmp	r3, #2
 800941c:	d901      	bls.n	8009422 <HAL_RCC_OscConfig+0x542>
          {
            return HAL_TIMEOUT;
 800941e:	2303      	movs	r3, #3
 8009420:	e066      	b.n	80094f0 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8009422:	4b35      	ldr	r3, [pc, #212]	@ (80094f8 <HAL_RCC_OscConfig+0x618>)
 8009424:	681b      	ldr	r3, [r3, #0]
 8009426:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800942a:	2b00      	cmp	r3, #0
 800942c:	d0f0      	beq.n	8009410 <HAL_RCC_OscConfig+0x530>
 800942e:	e05e      	b.n	80094ee <HAL_RCC_OscConfig+0x60e>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8009430:	4b31      	ldr	r3, [pc, #196]	@ (80094f8 <HAL_RCC_OscConfig+0x618>)
 8009432:	681b      	ldr	r3, [r3, #0]
 8009434:	4a30      	ldr	r2, [pc, #192]	@ (80094f8 <HAL_RCC_OscConfig+0x618>)
 8009436:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800943a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800943c:	f7f9 ff90 	bl	8003360 <HAL_GetTick>
 8009440:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8009442:	e008      	b.n	8009456 <HAL_RCC_OscConfig+0x576>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8009444:	f7f9 ff8c 	bl	8003360 <HAL_GetTick>
 8009448:	4602      	mov	r2, r0
 800944a:	693b      	ldr	r3, [r7, #16]
 800944c:	1ad3      	subs	r3, r2, r3
 800944e:	2b02      	cmp	r3, #2
 8009450:	d901      	bls.n	8009456 <HAL_RCC_OscConfig+0x576>
          {
            return HAL_TIMEOUT;
 8009452:	2303      	movs	r3, #3
 8009454:	e04c      	b.n	80094f0 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8009456:	4b28      	ldr	r3, [pc, #160]	@ (80094f8 <HAL_RCC_OscConfig+0x618>)
 8009458:	681b      	ldr	r3, [r3, #0]
 800945a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800945e:	2b00      	cmp	r3, #0
 8009460:	d1f0      	bne.n	8009444 <HAL_RCC_OscConfig+0x564>
          }
        }

        /* Unselect PLL clock source and disable outputs to save power */
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_ADCCLK);
 8009462:	4b25      	ldr	r3, [pc, #148]	@ (80094f8 <HAL_RCC_OscConfig+0x618>)
 8009464:	68da      	ldr	r2, [r3, #12]
 8009466:	4924      	ldr	r1, [pc, #144]	@ (80094f8 <HAL_RCC_OscConfig+0x618>)
 8009468:	4b25      	ldr	r3, [pc, #148]	@ (8009500 <HAL_RCC_OscConfig+0x620>)
 800946a:	4013      	ands	r3, r2
 800946c:	60cb      	str	r3, [r1, #12]
 800946e:	e03e      	b.n	80094ee <HAL_RCC_OscConfig+0x60e>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8009470:	687b      	ldr	r3, [r7, #4]
 8009472:	69db      	ldr	r3, [r3, #28]
 8009474:	2b01      	cmp	r3, #1
 8009476:	d101      	bne.n	800947c <HAL_RCC_OscConfig+0x59c>
      {
        return HAL_ERROR;
 8009478:	2301      	movs	r3, #1
 800947a:	e039      	b.n	80094f0 <HAL_RCC_OscConfig+0x610>
      }
      else
      {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp_pllckcfg = RCC->PLLCFGR;
 800947c:	4b1e      	ldr	r3, [pc, #120]	@ (80094f8 <HAL_RCC_OscConfig+0x618>)
 800947e:	68db      	ldr	r3, [r3, #12]
 8009480:	617b      	str	r3, [r7, #20]
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8009482:	697b      	ldr	r3, [r7, #20]
 8009484:	f003 0203 	and.w	r2, r3, #3
 8009488:	687b      	ldr	r3, [r7, #4]
 800948a:	6a1b      	ldr	r3, [r3, #32]
 800948c:	429a      	cmp	r2, r3
 800948e:	d12c      	bne.n	80094ea <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8009490:	697b      	ldr	r3, [r7, #20]
 8009492:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 8009496:	687b      	ldr	r3, [r7, #4]
 8009498:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800949a:	3b01      	subs	r3, #1
 800949c:	011b      	lsls	r3, r3, #4
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800949e:	429a      	cmp	r2, r3
 80094a0:	d123      	bne.n	80094ea <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 80094a2:	697b      	ldr	r3, [r7, #20]
 80094a4:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 80094a8:	687b      	ldr	r3, [r7, #4]
 80094aa:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80094ac:	021b      	lsls	r3, r3, #8
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 80094ae:	429a      	cmp	r2, r3
 80094b0:	d11b      	bne.n	80094ea <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 80094b2:	697b      	ldr	r3, [r7, #20]
 80094b4:	f003 4278 	and.w	r2, r3, #4160749568	@ 0xf8000000
 80094b8:	687b      	ldr	r3, [r7, #4]
 80094ba:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80094bc:	06db      	lsls	r3, r3, #27
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 80094be:	429a      	cmp	r2, r3
 80094c0:	d113      	bne.n	80094ea <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 80094c2:	697b      	ldr	r3, [r7, #20]
 80094c4:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 80094c8:	687b      	ldr	r3, [r7, #4]
 80094ca:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80094cc:	085b      	lsrs	r3, r3, #1
 80094ce:	3b01      	subs	r3, #1
 80094d0:	055b      	lsls	r3, r3, #21
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 80094d2:	429a      	cmp	r2, r3
 80094d4:	d109      	bne.n	80094ea <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 80094d6:	697b      	ldr	r3, [r7, #20]
 80094d8:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 80094dc:	687b      	ldr	r3, [r7, #4]
 80094de:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80094e0:	085b      	lsrs	r3, r3, #1
 80094e2:	3b01      	subs	r3, #1
 80094e4:	065b      	lsls	r3, r3, #25
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 80094e6:	429a      	cmp	r2, r3
 80094e8:	d001      	beq.n	80094ee <HAL_RCC_OscConfig+0x60e>
      {
        return HAL_ERROR;
 80094ea:	2301      	movs	r3, #1
 80094ec:	e000      	b.n	80094f0 <HAL_RCC_OscConfig+0x610>
      }
    }
  }
  }

  return HAL_OK;
 80094ee:	2300      	movs	r3, #0
}
 80094f0:	4618      	mov	r0, r3
 80094f2:	3720      	adds	r7, #32
 80094f4:	46bd      	mov	sp, r7
 80094f6:	bd80      	pop	{r7, pc}
 80094f8:	40021000 	.word	0x40021000
 80094fc:	019f800c 	.word	0x019f800c
 8009500:	feeefffc 	.word	0xfeeefffc

08009504 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8009504:	b580      	push	{r7, lr}
 8009506:	b086      	sub	sp, #24
 8009508:	af00      	add	r7, sp, #0
 800950a:	6078      	str	r0, [r7, #4]
 800950c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t pllfreq;
  uint32_t hpre = RCC_SYSCLK_DIV1;
 800950e:	2300      	movs	r3, #0
 8009510:	617b      	str	r3, [r7, #20]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8009512:	687b      	ldr	r3, [r7, #4]
 8009514:	2b00      	cmp	r3, #0
 8009516:	d101      	bne.n	800951c <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8009518:	2301      	movs	r3, #1
 800951a:	e11e      	b.n	800975a <HAL_RCC_ClockConfig+0x256>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 800951c:	4b91      	ldr	r3, [pc, #580]	@ (8009764 <HAL_RCC_ClockConfig+0x260>)
 800951e:	681b      	ldr	r3, [r3, #0]
 8009520:	f003 030f 	and.w	r3, r3, #15
 8009524:	683a      	ldr	r2, [r7, #0]
 8009526:	429a      	cmp	r2, r3
 8009528:	d910      	bls.n	800954c <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800952a:	4b8e      	ldr	r3, [pc, #568]	@ (8009764 <HAL_RCC_ClockConfig+0x260>)
 800952c:	681b      	ldr	r3, [r3, #0]
 800952e:	f023 020f 	bic.w	r2, r3, #15
 8009532:	498c      	ldr	r1, [pc, #560]	@ (8009764 <HAL_RCC_ClockConfig+0x260>)
 8009534:	683b      	ldr	r3, [r7, #0]
 8009536:	4313      	orrs	r3, r2
 8009538:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800953a:	4b8a      	ldr	r3, [pc, #552]	@ (8009764 <HAL_RCC_ClockConfig+0x260>)
 800953c:	681b      	ldr	r3, [r3, #0]
 800953e:	f003 030f 	and.w	r3, r3, #15
 8009542:	683a      	ldr	r2, [r7, #0]
 8009544:	429a      	cmp	r2, r3
 8009546:	d001      	beq.n	800954c <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8009548:	2301      	movs	r3, #1
 800954a:	e106      	b.n	800975a <HAL_RCC_ClockConfig+0x256>
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800954c:	687b      	ldr	r3, [r7, #4]
 800954e:	681b      	ldr	r3, [r3, #0]
 8009550:	f003 0301 	and.w	r3, r3, #1
 8009554:	2b00      	cmp	r3, #0
 8009556:	d073      	beq.n	8009640 <HAL_RCC_ClockConfig+0x13c>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8009558:	687b      	ldr	r3, [r7, #4]
 800955a:	685b      	ldr	r3, [r3, #4]
 800955c:	2b03      	cmp	r3, #3
 800955e:	d129      	bne.n	80095b4 <HAL_RCC_ClockConfig+0xb0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8009560:	4b81      	ldr	r3, [pc, #516]	@ (8009768 <HAL_RCC_ClockConfig+0x264>)
 8009562:	681b      	ldr	r3, [r3, #0]
 8009564:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8009568:	2b00      	cmp	r3, #0
 800956a:	d101      	bne.n	8009570 <HAL_RCC_ClockConfig+0x6c>
      {
        return HAL_ERROR;
 800956c:	2301      	movs	r3, #1
 800956e:	e0f4      	b.n	800975a <HAL_RCC_ClockConfig+0x256>
      }
      /* Undershoot management when selection PLL as SYSCLK source and frequency above 80Mhz */
      /* Compute target PLL output frequency */
      pllfreq = RCC_GetSysClockFreqFromPLLSource();
 8009570:	f000 f966 	bl	8009840 <RCC_GetSysClockFreqFromPLLSource>
 8009574:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
      if(pllfreq > 80000000U)
 8009576:	693b      	ldr	r3, [r7, #16]
 8009578:	4a7c      	ldr	r2, [pc, #496]	@ (800976c <HAL_RCC_ClockConfig+0x268>)
 800957a:	4293      	cmp	r3, r2
 800957c:	d93f      	bls.n	80095fe <HAL_RCC_ClockConfig+0xfa>
      {
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 800957e:	4b7a      	ldr	r3, [pc, #488]	@ (8009768 <HAL_RCC_ClockConfig+0x264>)
 8009580:	689b      	ldr	r3, [r3, #8]
 8009582:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8009586:	2b00      	cmp	r3, #0
 8009588:	d009      	beq.n	800959e <HAL_RCC_ClockConfig+0x9a>
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 800958a:	687b      	ldr	r3, [r7, #4]
 800958c:	681b      	ldr	r3, [r3, #0]
 800958e:	f003 0302 	and.w	r3, r3, #2
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 8009592:	2b00      	cmp	r3, #0
 8009594:	d033      	beq.n	80095fe <HAL_RCC_ClockConfig+0xfa>
              (RCC_ClkInitStruct->AHBCLKDivider == RCC_SYSCLK_DIV1))))
 8009596:	687b      	ldr	r3, [r7, #4]
 8009598:	689b      	ldr	r3, [r3, #8]
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 800959a:	2b00      	cmp	r3, #0
 800959c:	d12f      	bne.n	80095fe <HAL_RCC_ClockConfig+0xfa>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 800959e:	4b72      	ldr	r3, [pc, #456]	@ (8009768 <HAL_RCC_ClockConfig+0x264>)
 80095a0:	689b      	ldr	r3, [r3, #8]
 80095a2:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 80095a6:	4a70      	ldr	r2, [pc, #448]	@ (8009768 <HAL_RCC_ClockConfig+0x264>)
 80095a8:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80095ac:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 80095ae:	2380      	movs	r3, #128	@ 0x80
 80095b0:	617b      	str	r3, [r7, #20]
 80095b2:	e024      	b.n	80095fe <HAL_RCC_ClockConfig+0xfa>
      }
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80095b4:	687b      	ldr	r3, [r7, #4]
 80095b6:	685b      	ldr	r3, [r3, #4]
 80095b8:	2b02      	cmp	r3, #2
 80095ba:	d107      	bne.n	80095cc <HAL_RCC_ClockConfig+0xc8>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80095bc:	4b6a      	ldr	r3, [pc, #424]	@ (8009768 <HAL_RCC_ClockConfig+0x264>)
 80095be:	681b      	ldr	r3, [r3, #0]
 80095c0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80095c4:	2b00      	cmp	r3, #0
 80095c6:	d109      	bne.n	80095dc <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 80095c8:	2301      	movs	r3, #1
 80095ca:	e0c6      	b.n	800975a <HAL_RCC_ClockConfig+0x256>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80095cc:	4b66      	ldr	r3, [pc, #408]	@ (8009768 <HAL_RCC_ClockConfig+0x264>)
 80095ce:	681b      	ldr	r3, [r3, #0]
 80095d0:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80095d4:	2b00      	cmp	r3, #0
 80095d6:	d101      	bne.n	80095dc <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 80095d8:	2301      	movs	r3, #1
 80095da:	e0be      	b.n	800975a <HAL_RCC_ClockConfig+0x256>
        }
      }
      /* Overshoot management when going down from PLL as SYSCLK source and frequency above 80Mhz */
      pllfreq = HAL_RCC_GetSysClockFreq();
 80095dc:	f000 f8ce 	bl	800977c <HAL_RCC_GetSysClockFreq>
 80095e0:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go under 80Mhz */
      if(pllfreq > 80000000U)
 80095e2:	693b      	ldr	r3, [r7, #16]
 80095e4:	4a61      	ldr	r2, [pc, #388]	@ (800976c <HAL_RCC_ClockConfig+0x268>)
 80095e6:	4293      	cmp	r3, r2
 80095e8:	d909      	bls.n	80095fe <HAL_RCC_ClockConfig+0xfa>
      {
        MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 80095ea:	4b5f      	ldr	r3, [pc, #380]	@ (8009768 <HAL_RCC_ClockConfig+0x264>)
 80095ec:	689b      	ldr	r3, [r3, #8]
 80095ee:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 80095f2:	4a5d      	ldr	r2, [pc, #372]	@ (8009768 <HAL_RCC_ClockConfig+0x264>)
 80095f4:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80095f8:	6093      	str	r3, [r2, #8]
        hpre = RCC_SYSCLK_DIV2;
 80095fa:	2380      	movs	r3, #128	@ 0x80
 80095fc:	617b      	str	r3, [r7, #20]
      }

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 80095fe:	4b5a      	ldr	r3, [pc, #360]	@ (8009768 <HAL_RCC_ClockConfig+0x264>)
 8009600:	689b      	ldr	r3, [r3, #8]
 8009602:	f023 0203 	bic.w	r2, r3, #3
 8009606:	687b      	ldr	r3, [r7, #4]
 8009608:	685b      	ldr	r3, [r3, #4]
 800960a:	4957      	ldr	r1, [pc, #348]	@ (8009768 <HAL_RCC_ClockConfig+0x264>)
 800960c:	4313      	orrs	r3, r2
 800960e:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8009610:	f7f9 fea6 	bl	8003360 <HAL_GetTick>
 8009614:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8009616:	e00a      	b.n	800962e <HAL_RCC_ClockConfig+0x12a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8009618:	f7f9 fea2 	bl	8003360 <HAL_GetTick>
 800961c:	4602      	mov	r2, r0
 800961e:	68fb      	ldr	r3, [r7, #12]
 8009620:	1ad3      	subs	r3, r2, r3
 8009622:	f241 3288 	movw	r2, #5000	@ 0x1388
 8009626:	4293      	cmp	r3, r2
 8009628:	d901      	bls.n	800962e <HAL_RCC_ClockConfig+0x12a>
      {
        return HAL_TIMEOUT;
 800962a:	2303      	movs	r3, #3
 800962c:	e095      	b.n	800975a <HAL_RCC_ClockConfig+0x256>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800962e:	4b4e      	ldr	r3, [pc, #312]	@ (8009768 <HAL_RCC_ClockConfig+0x264>)
 8009630:	689b      	ldr	r3, [r3, #8]
 8009632:	f003 020c 	and.w	r2, r3, #12
 8009636:	687b      	ldr	r3, [r7, #4]
 8009638:	685b      	ldr	r3, [r3, #4]
 800963a:	009b      	lsls	r3, r3, #2
 800963c:	429a      	cmp	r2, r3
 800963e:	d1eb      	bne.n	8009618 <HAL_RCC_ClockConfig+0x114>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8009640:	687b      	ldr	r3, [r7, #4]
 8009642:	681b      	ldr	r3, [r3, #0]
 8009644:	f003 0302 	and.w	r3, r3, #2
 8009648:	2b00      	cmp	r3, #0
 800964a:	d023      	beq.n	8009694 <HAL_RCC_ClockConfig+0x190>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800964c:	687b      	ldr	r3, [r7, #4]
 800964e:	681b      	ldr	r3, [r3, #0]
 8009650:	f003 0304 	and.w	r3, r3, #4
 8009654:	2b00      	cmp	r3, #0
 8009656:	d005      	beq.n	8009664 <HAL_RCC_ClockConfig+0x160>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8009658:	4b43      	ldr	r3, [pc, #268]	@ (8009768 <HAL_RCC_ClockConfig+0x264>)
 800965a:	689b      	ldr	r3, [r3, #8]
 800965c:	4a42      	ldr	r2, [pc, #264]	@ (8009768 <HAL_RCC_ClockConfig+0x264>)
 800965e:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 8009662:	6093      	str	r3, [r2, #8]
    }
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8009664:	687b      	ldr	r3, [r7, #4]
 8009666:	681b      	ldr	r3, [r3, #0]
 8009668:	f003 0308 	and.w	r3, r3, #8
 800966c:	2b00      	cmp	r3, #0
 800966e:	d007      	beq.n	8009680 <HAL_RCC_ClockConfig+0x17c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, RCC_HCLK_DIV16);
 8009670:	4b3d      	ldr	r3, [pc, #244]	@ (8009768 <HAL_RCC_ClockConfig+0x264>)
 8009672:	689b      	ldr	r3, [r3, #8]
 8009674:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 8009678:	4a3b      	ldr	r2, [pc, #236]	@ (8009768 <HAL_RCC_ClockConfig+0x264>)
 800967a:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 800967e:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8009680:	4b39      	ldr	r3, [pc, #228]	@ (8009768 <HAL_RCC_ClockConfig+0x264>)
 8009682:	689b      	ldr	r3, [r3, #8]
 8009684:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8009688:	687b      	ldr	r3, [r7, #4]
 800968a:	689b      	ldr	r3, [r3, #8]
 800968c:	4936      	ldr	r1, [pc, #216]	@ (8009768 <HAL_RCC_ClockConfig+0x264>)
 800968e:	4313      	orrs	r3, r2
 8009690:	608b      	str	r3, [r1, #8]
 8009692:	e008      	b.n	80096a6 <HAL_RCC_ClockConfig+0x1a2>
  }
  else
  {
    /* Is intermediate HCLK prescaler 2 applied internally, complete with HCLK prescaler 1 */
    if(hpre == RCC_SYSCLK_DIV2)
 8009694:	697b      	ldr	r3, [r7, #20]
 8009696:	2b80      	cmp	r3, #128	@ 0x80
 8009698:	d105      	bne.n	80096a6 <HAL_RCC_ClockConfig+0x1a2>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 800969a:	4b33      	ldr	r3, [pc, #204]	@ (8009768 <HAL_RCC_ClockConfig+0x264>)
 800969c:	689b      	ldr	r3, [r3, #8]
 800969e:	4a32      	ldr	r2, [pc, #200]	@ (8009768 <HAL_RCC_ClockConfig+0x264>)
 80096a0:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 80096a4:	6093      	str	r3, [r2, #8]
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80096a6:	4b2f      	ldr	r3, [pc, #188]	@ (8009764 <HAL_RCC_ClockConfig+0x260>)
 80096a8:	681b      	ldr	r3, [r3, #0]
 80096aa:	f003 030f 	and.w	r3, r3, #15
 80096ae:	683a      	ldr	r2, [r7, #0]
 80096b0:	429a      	cmp	r2, r3
 80096b2:	d21d      	bcs.n	80096f0 <HAL_RCC_ClockConfig+0x1ec>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80096b4:	4b2b      	ldr	r3, [pc, #172]	@ (8009764 <HAL_RCC_ClockConfig+0x260>)
 80096b6:	681b      	ldr	r3, [r3, #0]
 80096b8:	f023 020f 	bic.w	r2, r3, #15
 80096bc:	4929      	ldr	r1, [pc, #164]	@ (8009764 <HAL_RCC_ClockConfig+0x260>)
 80096be:	683b      	ldr	r3, [r7, #0]
 80096c0:	4313      	orrs	r3, r2
 80096c2:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 80096c4:	f7f9 fe4c 	bl	8003360 <HAL_GetTick>
 80096c8:	60f8      	str	r0, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 80096ca:	e00a      	b.n	80096e2 <HAL_RCC_ClockConfig+0x1de>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80096cc:	f7f9 fe48 	bl	8003360 <HAL_GetTick>
 80096d0:	4602      	mov	r2, r0
 80096d2:	68fb      	ldr	r3, [r7, #12]
 80096d4:	1ad3      	subs	r3, r2, r3
 80096d6:	f241 3288 	movw	r2, #5000	@ 0x1388
 80096da:	4293      	cmp	r3, r2
 80096dc:	d901      	bls.n	80096e2 <HAL_RCC_ClockConfig+0x1de>
      {
        return HAL_TIMEOUT;
 80096de:	2303      	movs	r3, #3
 80096e0:	e03b      	b.n	800975a <HAL_RCC_ClockConfig+0x256>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 80096e2:	4b20      	ldr	r3, [pc, #128]	@ (8009764 <HAL_RCC_ClockConfig+0x260>)
 80096e4:	681b      	ldr	r3, [r3, #0]
 80096e6:	f003 030f 	and.w	r3, r3, #15
 80096ea:	683a      	ldr	r2, [r7, #0]
 80096ec:	429a      	cmp	r2, r3
 80096ee:	d1ed      	bne.n	80096cc <HAL_RCC_ClockConfig+0x1c8>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80096f0:	687b      	ldr	r3, [r7, #4]
 80096f2:	681b      	ldr	r3, [r3, #0]
 80096f4:	f003 0304 	and.w	r3, r3, #4
 80096f8:	2b00      	cmp	r3, #0
 80096fa:	d008      	beq.n	800970e <HAL_RCC_ClockConfig+0x20a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80096fc:	4b1a      	ldr	r3, [pc, #104]	@ (8009768 <HAL_RCC_ClockConfig+0x264>)
 80096fe:	689b      	ldr	r3, [r3, #8]
 8009700:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8009704:	687b      	ldr	r3, [r7, #4]
 8009706:	68db      	ldr	r3, [r3, #12]
 8009708:	4917      	ldr	r1, [pc, #92]	@ (8009768 <HAL_RCC_ClockConfig+0x264>)
 800970a:	4313      	orrs	r3, r2
 800970c:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800970e:	687b      	ldr	r3, [r7, #4]
 8009710:	681b      	ldr	r3, [r3, #0]
 8009712:	f003 0308 	and.w	r3, r3, #8
 8009716:	2b00      	cmp	r3, #0
 8009718:	d009      	beq.n	800972e <HAL_RCC_ClockConfig+0x22a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800971a:	4b13      	ldr	r3, [pc, #76]	@ (8009768 <HAL_RCC_ClockConfig+0x264>)
 800971c:	689b      	ldr	r3, [r3, #8]
 800971e:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8009722:	687b      	ldr	r3, [r7, #4]
 8009724:	691b      	ldr	r3, [r3, #16]
 8009726:	00db      	lsls	r3, r3, #3
 8009728:	490f      	ldr	r1, [pc, #60]	@ (8009768 <HAL_RCC_ClockConfig+0x264>)
 800972a:	4313      	orrs	r3, r2
 800972c:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 800972e:	f000 f825 	bl	800977c <HAL_RCC_GetSysClockFreq>
 8009732:	4602      	mov	r2, r0
 8009734:	4b0c      	ldr	r3, [pc, #48]	@ (8009768 <HAL_RCC_ClockConfig+0x264>)
 8009736:	689b      	ldr	r3, [r3, #8]
 8009738:	091b      	lsrs	r3, r3, #4
 800973a:	f003 030f 	and.w	r3, r3, #15
 800973e:	490c      	ldr	r1, [pc, #48]	@ (8009770 <HAL_RCC_ClockConfig+0x26c>)
 8009740:	5ccb      	ldrb	r3, [r1, r3]
 8009742:	f003 031f 	and.w	r3, r3, #31
 8009746:	fa22 f303 	lsr.w	r3, r2, r3
 800974a:	4a0a      	ldr	r2, [pc, #40]	@ (8009774 <HAL_RCC_ClockConfig+0x270>)
 800974c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 800974e:	4b0a      	ldr	r3, [pc, #40]	@ (8009778 <HAL_RCC_ClockConfig+0x274>)
 8009750:	681b      	ldr	r3, [r3, #0]
 8009752:	4618      	mov	r0, r3
 8009754:	f7f9 fdb8 	bl	80032c8 <HAL_InitTick>
 8009758:	4603      	mov	r3, r0
}
 800975a:	4618      	mov	r0, r3
 800975c:	3718      	adds	r7, #24
 800975e:	46bd      	mov	sp, r7
 8009760:	bd80      	pop	{r7, pc}
 8009762:	bf00      	nop
 8009764:	40022000 	.word	0x40022000
 8009768:	40021000 	.word	0x40021000
 800976c:	04c4b400 	.word	0x04c4b400
 8009770:	0800b238 	.word	0x0800b238
 8009774:	20000008 	.word	0x20000008
 8009778:	2000000c 	.word	0x2000000c

0800977c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800977c:	b480      	push	{r7}
 800977e:	b087      	sub	sp, #28
 8009780:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 8009782:	4b2c      	ldr	r3, [pc, #176]	@ (8009834 <HAL_RCC_GetSysClockFreq+0xb8>)
 8009784:	689b      	ldr	r3, [r3, #8]
 8009786:	f003 030c 	and.w	r3, r3, #12
 800978a:	2b04      	cmp	r3, #4
 800978c:	d102      	bne.n	8009794 <HAL_RCC_GetSysClockFreq+0x18>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 800978e:	4b2a      	ldr	r3, [pc, #168]	@ (8009838 <HAL_RCC_GetSysClockFreq+0xbc>)
 8009790:	613b      	str	r3, [r7, #16]
 8009792:	e047      	b.n	8009824 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 8009794:	4b27      	ldr	r3, [pc, #156]	@ (8009834 <HAL_RCC_GetSysClockFreq+0xb8>)
 8009796:	689b      	ldr	r3, [r3, #8]
 8009798:	f003 030c 	and.w	r3, r3, #12
 800979c:	2b08      	cmp	r3, #8
 800979e:	d102      	bne.n	80097a6 <HAL_RCC_GetSysClockFreq+0x2a>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 80097a0:	4b26      	ldr	r3, [pc, #152]	@ (800983c <HAL_RCC_GetSysClockFreq+0xc0>)
 80097a2:	613b      	str	r3, [r7, #16]
 80097a4:	e03e      	b.n	8009824 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL)
 80097a6:	4b23      	ldr	r3, [pc, #140]	@ (8009834 <HAL_RCC_GetSysClockFreq+0xb8>)
 80097a8:	689b      	ldr	r3, [r3, #8]
 80097aa:	f003 030c 	and.w	r3, r3, #12
 80097ae:	2b0c      	cmp	r3, #12
 80097b0:	d136      	bne.n	8009820 <HAL_RCC_GetSysClockFreq+0xa4>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 80097b2:	4b20      	ldr	r3, [pc, #128]	@ (8009834 <HAL_RCC_GetSysClockFreq+0xb8>)
 80097b4:	68db      	ldr	r3, [r3, #12]
 80097b6:	f003 0303 	and.w	r3, r3, #3
 80097ba:	60fb      	str	r3, [r7, #12]
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 80097bc:	4b1d      	ldr	r3, [pc, #116]	@ (8009834 <HAL_RCC_GetSysClockFreq+0xb8>)
 80097be:	68db      	ldr	r3, [r3, #12]
 80097c0:	091b      	lsrs	r3, r3, #4
 80097c2:	f003 030f 	and.w	r3, r3, #15
 80097c6:	3301      	adds	r3, #1
 80097c8:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 80097ca:	68fb      	ldr	r3, [r7, #12]
 80097cc:	2b03      	cmp	r3, #3
 80097ce:	d10c      	bne.n	80097ea <HAL_RCC_GetSysClockFreq+0x6e>
    {
    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 80097d0:	4a1a      	ldr	r2, [pc, #104]	@ (800983c <HAL_RCC_GetSysClockFreq+0xc0>)
 80097d2:	68bb      	ldr	r3, [r7, #8]
 80097d4:	fbb2 f3f3 	udiv	r3, r2, r3
 80097d8:	4a16      	ldr	r2, [pc, #88]	@ (8009834 <HAL_RCC_GetSysClockFreq+0xb8>)
 80097da:	68d2      	ldr	r2, [r2, #12]
 80097dc:	0a12      	lsrs	r2, r2, #8
 80097de:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 80097e2:	fb02 f303 	mul.w	r3, r2, r3
 80097e6:	617b      	str	r3, [r7, #20]
      break;
 80097e8:	e00c      	b.n	8009804 <HAL_RCC_GetSysClockFreq+0x88>

    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
    default:
      pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 80097ea:	4a13      	ldr	r2, [pc, #76]	@ (8009838 <HAL_RCC_GetSysClockFreq+0xbc>)
 80097ec:	68bb      	ldr	r3, [r7, #8]
 80097ee:	fbb2 f3f3 	udiv	r3, r2, r3
 80097f2:	4a10      	ldr	r2, [pc, #64]	@ (8009834 <HAL_RCC_GetSysClockFreq+0xb8>)
 80097f4:	68d2      	ldr	r2, [r2, #12]
 80097f6:	0a12      	lsrs	r2, r2, #8
 80097f8:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 80097fc:	fb02 f303 	mul.w	r3, r2, r3
 8009800:	617b      	str	r3, [r7, #20]
      break;
 8009802:	bf00      	nop
    }
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8009804:	4b0b      	ldr	r3, [pc, #44]	@ (8009834 <HAL_RCC_GetSysClockFreq+0xb8>)
 8009806:	68db      	ldr	r3, [r3, #12]
 8009808:	0e5b      	lsrs	r3, r3, #25
 800980a:	f003 0303 	and.w	r3, r3, #3
 800980e:	3301      	adds	r3, #1
 8009810:	005b      	lsls	r3, r3, #1
 8009812:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco/pllr;
 8009814:	697a      	ldr	r2, [r7, #20]
 8009816:	687b      	ldr	r3, [r7, #4]
 8009818:	fbb2 f3f3 	udiv	r3, r2, r3
 800981c:	613b      	str	r3, [r7, #16]
 800981e:	e001      	b.n	8009824 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else
  {
    sysclockfreq = 0U;
 8009820:	2300      	movs	r3, #0
 8009822:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 8009824:	693b      	ldr	r3, [r7, #16]
}
 8009826:	4618      	mov	r0, r3
 8009828:	371c      	adds	r7, #28
 800982a:	46bd      	mov	sp, r7
 800982c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009830:	4770      	bx	lr
 8009832:	bf00      	nop
 8009834:	40021000 	.word	0x40021000
 8009838:	00f42400 	.word	0x00f42400
 800983c:	016e3600 	.word	0x016e3600

08009840 <RCC_GetSysClockFreqFromPLLSource>:
/**
  * @brief  Compute SYSCLK frequency based on PLL SYSCLK source.
  * @retval SYSCLK frequency
  */
static uint32_t RCC_GetSysClockFreqFromPLLSource(void)
{
 8009840:	b480      	push	{r7}
 8009842:	b087      	sub	sp, #28
 8009844:	af00      	add	r7, sp, #0
  uint32_t sysclockfreq;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE/ PLLM) * PLLN
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8009846:	4b1e      	ldr	r3, [pc, #120]	@ (80098c0 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8009848:	68db      	ldr	r3, [r3, #12]
 800984a:	f003 0303 	and.w	r3, r3, #3
 800984e:	613b      	str	r3, [r7, #16]
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8009850:	4b1b      	ldr	r3, [pc, #108]	@ (80098c0 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8009852:	68db      	ldr	r3, [r3, #12]
 8009854:	091b      	lsrs	r3, r3, #4
 8009856:	f003 030f 	and.w	r3, r3, #15
 800985a:	3301      	adds	r3, #1
 800985c:	60fb      	str	r3, [r7, #12]

  switch (pllsource)
 800985e:	693b      	ldr	r3, [r7, #16]
 8009860:	2b03      	cmp	r3, #3
 8009862:	d10c      	bne.n	800987e <RCC_GetSysClockFreqFromPLLSource+0x3e>
  {
  case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
    pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8009864:	4a17      	ldr	r2, [pc, #92]	@ (80098c4 <RCC_GetSysClockFreqFromPLLSource+0x84>)
 8009866:	68fb      	ldr	r3, [r7, #12]
 8009868:	fbb2 f3f3 	udiv	r3, r2, r3
 800986c:	4a14      	ldr	r2, [pc, #80]	@ (80098c0 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 800986e:	68d2      	ldr	r2, [r2, #12]
 8009870:	0a12      	lsrs	r2, r2, #8
 8009872:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8009876:	fb02 f303 	mul.w	r3, r2, r3
 800987a:	617b      	str	r3, [r7, #20]
    break;
 800987c:	e00c      	b.n	8009898 <RCC_GetSysClockFreqFromPLLSource+0x58>

  case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
  default:
    pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 800987e:	4a12      	ldr	r2, [pc, #72]	@ (80098c8 <RCC_GetSysClockFreqFromPLLSource+0x88>)
 8009880:	68fb      	ldr	r3, [r7, #12]
 8009882:	fbb2 f3f3 	udiv	r3, r2, r3
 8009886:	4a0e      	ldr	r2, [pc, #56]	@ (80098c0 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8009888:	68d2      	ldr	r2, [r2, #12]
 800988a:	0a12      	lsrs	r2, r2, #8
 800988c:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8009890:	fb02 f303 	mul.w	r3, r2, r3
 8009894:	617b      	str	r3, [r7, #20]
    break;
 8009896:	bf00      	nop
  }

  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8009898:	4b09      	ldr	r3, [pc, #36]	@ (80098c0 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 800989a:	68db      	ldr	r3, [r3, #12]
 800989c:	0e5b      	lsrs	r3, r3, #25
 800989e:	f003 0303 	and.w	r3, r3, #3
 80098a2:	3301      	adds	r3, #1
 80098a4:	005b      	lsls	r3, r3, #1
 80098a6:	60bb      	str	r3, [r7, #8]
  sysclockfreq = pllvco/pllr;
 80098a8:	697a      	ldr	r2, [r7, #20]
 80098aa:	68bb      	ldr	r3, [r7, #8]
 80098ac:	fbb2 f3f3 	udiv	r3, r2, r3
 80098b0:	607b      	str	r3, [r7, #4]

  return sysclockfreq;
 80098b2:	687b      	ldr	r3, [r7, #4]
}
 80098b4:	4618      	mov	r0, r3
 80098b6:	371c      	adds	r7, #28
 80098b8:	46bd      	mov	sp, r7
 80098ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80098be:	4770      	bx	lr
 80098c0:	40021000 	.word	0x40021000
 80098c4:	016e3600 	.word	0x016e3600
 80098c8:	00f42400 	.word	0x00f42400

080098cc <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80098cc:	b580      	push	{r7, lr}
 80098ce:	b086      	sub	sp, #24
 80098d0:	af00      	add	r7, sp, #0
 80098d2:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 80098d4:	2300      	movs	r3, #0
 80098d6:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 80098d8:	2300      	movs	r3, #0
 80098da:	74bb      	strb	r3, [r7, #18]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 80098dc:	687b      	ldr	r3, [r7, #4]
 80098de:	681b      	ldr	r3, [r3, #0]
 80098e0:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 80098e4:	2b00      	cmp	r3, #0
 80098e6:	f000 8098 	beq.w	8009a1a <HAL_RCCEx_PeriphCLKConfig+0x14e>
  {
    FlagStatus       pwrclkchanged = RESET;
 80098ea:	2300      	movs	r3, #0
 80098ec:	747b      	strb	r3, [r7, #17]
    
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80098ee:	4b43      	ldr	r3, [pc, #268]	@ (80099fc <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80098f0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80098f2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80098f6:	2b00      	cmp	r3, #0
 80098f8:	d10d      	bne.n	8009916 <HAL_RCCEx_PeriphCLKConfig+0x4a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80098fa:	4b40      	ldr	r3, [pc, #256]	@ (80099fc <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80098fc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80098fe:	4a3f      	ldr	r2, [pc, #252]	@ (80099fc <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8009900:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8009904:	6593      	str	r3, [r2, #88]	@ 0x58
 8009906:	4b3d      	ldr	r3, [pc, #244]	@ (80099fc <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8009908:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800990a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800990e:	60bb      	str	r3, [r7, #8]
 8009910:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8009912:	2301      	movs	r3, #1
 8009914:	747b      	strb	r3, [r7, #17]
    }
      
    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8009916:	4b3a      	ldr	r3, [pc, #232]	@ (8009a00 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8009918:	681b      	ldr	r3, [r3, #0]
 800991a:	4a39      	ldr	r2, [pc, #228]	@ (8009a00 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 800991c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8009920:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8009922:	f7f9 fd1d 	bl	8003360 <HAL_GetTick>
 8009926:	60f8      	str	r0, [r7, #12]

    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8009928:	e009      	b.n	800993e <HAL_RCCEx_PeriphCLKConfig+0x72>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800992a:	f7f9 fd19 	bl	8003360 <HAL_GetTick>
 800992e:	4602      	mov	r2, r0
 8009930:	68fb      	ldr	r3, [r7, #12]
 8009932:	1ad3      	subs	r3, r2, r3
 8009934:	2b02      	cmp	r3, #2
 8009936:	d902      	bls.n	800993e <HAL_RCCEx_PeriphCLKConfig+0x72>
      {
        ret = HAL_TIMEOUT;
 8009938:	2303      	movs	r3, #3
 800993a:	74fb      	strb	r3, [r7, #19]
        break;
 800993c:	e005      	b.n	800994a <HAL_RCCEx_PeriphCLKConfig+0x7e>
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800993e:	4b30      	ldr	r3, [pc, #192]	@ (8009a00 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8009940:	681b      	ldr	r3, [r3, #0]
 8009942:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8009946:	2b00      	cmp	r3, #0
 8009948:	d0ef      	beq.n	800992a <HAL_RCCEx_PeriphCLKConfig+0x5e>
      }
    }

    if(ret == HAL_OK)
 800994a:	7cfb      	ldrb	r3, [r7, #19]
 800994c:	2b00      	cmp	r3, #0
 800994e:	d159      	bne.n	8009a04 <HAL_RCCEx_PeriphCLKConfig+0x138>
    { 
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8009950:	4b2a      	ldr	r3, [pc, #168]	@ (80099fc <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8009952:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8009956:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800995a:	617b      	str	r3, [r7, #20]
      
      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 800995c:	697b      	ldr	r3, [r7, #20]
 800995e:	2b00      	cmp	r3, #0
 8009960:	d01e      	beq.n	80099a0 <HAL_RCCEx_PeriphCLKConfig+0xd4>
 8009962:	687b      	ldr	r3, [r7, #4]
 8009964:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8009966:	697a      	ldr	r2, [r7, #20]
 8009968:	429a      	cmp	r2, r3
 800996a:	d019      	beq.n	80099a0 <HAL_RCCEx_PeriphCLKConfig+0xd4>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 800996c:	4b23      	ldr	r3, [pc, #140]	@ (80099fc <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800996e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8009972:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8009976:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8009978:	4b20      	ldr	r3, [pc, #128]	@ (80099fc <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800997a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800997e:	4a1f      	ldr	r2, [pc, #124]	@ (80099fc <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8009980:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8009984:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8009988:	4b1c      	ldr	r3, [pc, #112]	@ (80099fc <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800998a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800998e:	4a1b      	ldr	r2, [pc, #108]	@ (80099fc <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8009990:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8009994:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8009998:	4a18      	ldr	r2, [pc, #96]	@ (80099fc <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800999a:	697b      	ldr	r3, [r7, #20]
 800999c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 80099a0:	697b      	ldr	r3, [r7, #20]
 80099a2:	f003 0301 	and.w	r3, r3, #1
 80099a6:	2b00      	cmp	r3, #0
 80099a8:	d016      	beq.n	80099d8 <HAL_RCCEx_PeriphCLKConfig+0x10c>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80099aa:	f7f9 fcd9 	bl	8003360 <HAL_GetTick>
 80099ae:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80099b0:	e00b      	b.n	80099ca <HAL_RCCEx_PeriphCLKConfig+0xfe>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80099b2:	f7f9 fcd5 	bl	8003360 <HAL_GetTick>
 80099b6:	4602      	mov	r2, r0
 80099b8:	68fb      	ldr	r3, [r7, #12]
 80099ba:	1ad3      	subs	r3, r2, r3
 80099bc:	f241 3288 	movw	r2, #5000	@ 0x1388
 80099c0:	4293      	cmp	r3, r2
 80099c2:	d902      	bls.n	80099ca <HAL_RCCEx_PeriphCLKConfig+0xfe>
          {
            ret = HAL_TIMEOUT;
 80099c4:	2303      	movs	r3, #3
 80099c6:	74fb      	strb	r3, [r7, #19]
            break;
 80099c8:	e006      	b.n	80099d8 <HAL_RCCEx_PeriphCLKConfig+0x10c>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80099ca:	4b0c      	ldr	r3, [pc, #48]	@ (80099fc <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80099cc:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80099d0:	f003 0302 	and.w	r3, r3, #2
 80099d4:	2b00      	cmp	r3, #0
 80099d6:	d0ec      	beq.n	80099b2 <HAL_RCCEx_PeriphCLKConfig+0xe6>
          }
        }
      }
      
      if(ret == HAL_OK)
 80099d8:	7cfb      	ldrb	r3, [r7, #19]
 80099da:	2b00      	cmp	r3, #0
 80099dc:	d10b      	bne.n	80099f6 <HAL_RCCEx_PeriphCLKConfig+0x12a>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80099de:	4b07      	ldr	r3, [pc, #28]	@ (80099fc <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80099e0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80099e4:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 80099e8:	687b      	ldr	r3, [r7, #4]
 80099ea:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80099ec:	4903      	ldr	r1, [pc, #12]	@ (80099fc <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80099ee:	4313      	orrs	r3, r2
 80099f0:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 80099f4:	e008      	b.n	8009a08 <HAL_RCCEx_PeriphCLKConfig+0x13c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 80099f6:	7cfb      	ldrb	r3, [r7, #19]
 80099f8:	74bb      	strb	r3, [r7, #18]
 80099fa:	e005      	b.n	8009a08 <HAL_RCCEx_PeriphCLKConfig+0x13c>
 80099fc:	40021000 	.word	0x40021000
 8009a00:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8009a04:	7cfb      	ldrb	r3, [r7, #19]
 8009a06:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8009a08:	7c7b      	ldrb	r3, [r7, #17]
 8009a0a:	2b01      	cmp	r3, #1
 8009a0c:	d105      	bne.n	8009a1a <HAL_RCCEx_PeriphCLKConfig+0x14e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8009a0e:	4ba7      	ldr	r3, [pc, #668]	@ (8009cac <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8009a10:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8009a12:	4aa6      	ldr	r2, [pc, #664]	@ (8009cac <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8009a14:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8009a18:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8009a1a:	687b      	ldr	r3, [r7, #4]
 8009a1c:	681b      	ldr	r3, [r3, #0]
 8009a1e:	f003 0301 	and.w	r3, r3, #1
 8009a22:	2b00      	cmp	r3, #0
 8009a24:	d00a      	beq.n	8009a3c <HAL_RCCEx_PeriphCLKConfig+0x170>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8009a26:	4ba1      	ldr	r3, [pc, #644]	@ (8009cac <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8009a28:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8009a2c:	f023 0203 	bic.w	r2, r3, #3
 8009a30:	687b      	ldr	r3, [r7, #4]
 8009a32:	685b      	ldr	r3, [r3, #4]
 8009a34:	499d      	ldr	r1, [pc, #628]	@ (8009cac <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8009a36:	4313      	orrs	r3, r2
 8009a38:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8009a3c:	687b      	ldr	r3, [r7, #4]
 8009a3e:	681b      	ldr	r3, [r3, #0]
 8009a40:	f003 0302 	and.w	r3, r3, #2
 8009a44:	2b00      	cmp	r3, #0
 8009a46:	d00a      	beq.n	8009a5e <HAL_RCCEx_PeriphCLKConfig+0x192>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8009a48:	4b98      	ldr	r3, [pc, #608]	@ (8009cac <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8009a4a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8009a4e:	f023 020c 	bic.w	r2, r3, #12
 8009a52:	687b      	ldr	r3, [r7, #4]
 8009a54:	689b      	ldr	r3, [r3, #8]
 8009a56:	4995      	ldr	r1, [pc, #596]	@ (8009cac <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8009a58:	4313      	orrs	r3, r2
 8009a5a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8009a5e:	687b      	ldr	r3, [r7, #4]
 8009a60:	681b      	ldr	r3, [r3, #0]
 8009a62:	f003 0304 	and.w	r3, r3, #4
 8009a66:	2b00      	cmp	r3, #0
 8009a68:	d00a      	beq.n	8009a80 <HAL_RCCEx_PeriphCLKConfig+0x1b4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8009a6a:	4b90      	ldr	r3, [pc, #576]	@ (8009cac <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8009a6c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8009a70:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 8009a74:	687b      	ldr	r3, [r7, #4]
 8009a76:	68db      	ldr	r3, [r3, #12]
 8009a78:	498c      	ldr	r1, [pc, #560]	@ (8009cac <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8009a7a:	4313      	orrs	r3, r2
 8009a7c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#endif /* USART3 */

#if defined(UART4)
  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8009a80:	687b      	ldr	r3, [r7, #4]
 8009a82:	681b      	ldr	r3, [r3, #0]
 8009a84:	f003 0308 	and.w	r3, r3, #8
 8009a88:	2b00      	cmp	r3, #0
 8009a8a:	d00a      	beq.n	8009aa2 <HAL_RCCEx_PeriphCLKConfig+0x1d6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8009a8c:	4b87      	ldr	r3, [pc, #540]	@ (8009cac <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8009a8e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8009a92:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 8009a96:	687b      	ldr	r3, [r7, #4]
 8009a98:	691b      	ldr	r3, [r3, #16]
 8009a9a:	4984      	ldr	r1, [pc, #528]	@ (8009cac <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8009a9c:	4313      	orrs	r3, r2
 8009a9e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8009aa2:	687b      	ldr	r3, [r7, #4]
 8009aa4:	681b      	ldr	r3, [r3, #0]
 8009aa6:	f003 0310 	and.w	r3, r3, #16
 8009aaa:	2b00      	cmp	r3, #0
 8009aac:	d00a      	beq.n	8009ac4 <HAL_RCCEx_PeriphCLKConfig+0x1f8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8009aae:	4b7f      	ldr	r3, [pc, #508]	@ (8009cac <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8009ab0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8009ab4:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8009ab8:	687b      	ldr	r3, [r7, #4]
 8009aba:	695b      	ldr	r3, [r3, #20]
 8009abc:	497b      	ldr	r1, [pc, #492]	@ (8009cac <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8009abe:	4313      	orrs	r3, r2
 8009ac0:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8009ac4:	687b      	ldr	r3, [r7, #4]
 8009ac6:	681b      	ldr	r3, [r3, #0]
 8009ac8:	f003 0320 	and.w	r3, r3, #32
 8009acc:	2b00      	cmp	r3, #0
 8009ace:	d00a      	beq.n	8009ae6 <HAL_RCCEx_PeriphCLKConfig+0x21a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8009ad0:	4b76      	ldr	r3, [pc, #472]	@ (8009cac <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8009ad2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8009ad6:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 8009ada:	687b      	ldr	r3, [r7, #4]
 8009adc:	699b      	ldr	r3, [r3, #24]
 8009ade:	4973      	ldr	r1, [pc, #460]	@ (8009cac <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8009ae0:	4313      	orrs	r3, r2
 8009ae2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8009ae6:	687b      	ldr	r3, [r7, #4]
 8009ae8:	681b      	ldr	r3, [r3, #0]
 8009aea:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8009aee:	2b00      	cmp	r3, #0
 8009af0:	d00a      	beq.n	8009b08 <HAL_RCCEx_PeriphCLKConfig+0x23c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8009af2:	4b6e      	ldr	r3, [pc, #440]	@ (8009cac <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8009af4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8009af8:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 8009afc:	687b      	ldr	r3, [r7, #4]
 8009afe:	69db      	ldr	r3, [r3, #28]
 8009b00:	496a      	ldr	r1, [pc, #424]	@ (8009cac <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8009b02:	4313      	orrs	r3, r2
 8009b04:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8009b08:	687b      	ldr	r3, [r7, #4]
 8009b0a:	681b      	ldr	r3, [r3, #0]
 8009b0c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8009b10:	2b00      	cmp	r3, #0
 8009b12:	d00a      	beq.n	8009b2a <HAL_RCCEx_PeriphCLKConfig+0x25e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8009b14:	4b65      	ldr	r3, [pc, #404]	@ (8009cac <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8009b16:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8009b1a:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 8009b1e:	687b      	ldr	r3, [r7, #4]
 8009b20:	6a1b      	ldr	r3, [r3, #32]
 8009b22:	4962      	ldr	r1, [pc, #392]	@ (8009cac <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8009b24:	4313      	orrs	r3, r2
 8009b26:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }
#if defined(I2C3)

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8009b2a:	687b      	ldr	r3, [r7, #4]
 8009b2c:	681b      	ldr	r3, [r3, #0]
 8009b2e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8009b32:	2b00      	cmp	r3, #0
 8009b34:	d00a      	beq.n	8009b4c <HAL_RCCEx_PeriphCLKConfig+0x280>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8009b36:	4b5d      	ldr	r3, [pc, #372]	@ (8009cac <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8009b38:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8009b3c:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8009b40:	687b      	ldr	r3, [r7, #4]
 8009b42:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009b44:	4959      	ldr	r1, [pc, #356]	@ (8009cac <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8009b46:	4313      	orrs	r3, r2
 8009b48:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#endif /* I2C3 */
#if defined(I2C4)

  /*-------------------------- I2C4 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8009b4c:	687b      	ldr	r3, [r7, #4]
 8009b4e:	681b      	ldr	r3, [r3, #0]
 8009b50:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8009b54:	2b00      	cmp	r3, #0
 8009b56:	d00a      	beq.n	8009b6e <HAL_RCCEx_PeriphCLKConfig+0x2a2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8009b58:	4b54      	ldr	r3, [pc, #336]	@ (8009cac <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8009b5a:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8009b5e:	f023 0203 	bic.w	r2, r3, #3
 8009b62:	687b      	ldr	r3, [r7, #4]
 8009b64:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009b66:	4951      	ldr	r1, [pc, #324]	@ (8009cac <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8009b68:	4313      	orrs	r3, r2
 8009b6a:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c
  }

#endif /* I2C4 */

  /*-------------------------- LPTIM1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8009b6e:	687b      	ldr	r3, [r7, #4]
 8009b70:	681b      	ldr	r3, [r3, #0]
 8009b72:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8009b76:	2b00      	cmp	r3, #0
 8009b78:	d00a      	beq.n	8009b90 <HAL_RCCEx_PeriphCLKConfig+0x2c4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LPTIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8009b7a:	4b4c      	ldr	r3, [pc, #304]	@ (8009cac <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8009b7c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8009b80:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 8009b84:	687b      	ldr	r3, [r7, #4]
 8009b86:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009b88:	4948      	ldr	r1, [pc, #288]	@ (8009cac <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8009b8a:	4313      	orrs	r3, r2
 8009b8c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(SAI1) 
  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 8009b90:	687b      	ldr	r3, [r7, #4]
 8009b92:	681b      	ldr	r3, [r3, #0]
 8009b94:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8009b98:	2b00      	cmp	r3, #0
 8009b9a:	d015      	beq.n	8009bc8 <HAL_RCCEx_PeriphCLKConfig+0x2fc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure the SAI1 interface clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8009b9c:	4b43      	ldr	r3, [pc, #268]	@ (8009cac <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8009b9e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8009ba2:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8009ba6:	687b      	ldr	r3, [r7, #4]
 8009ba8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009baa:	4940      	ldr	r1, [pc, #256]	@ (8009cac <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8009bac:	4313      	orrs	r3, r2
 8009bae:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLL)
 8009bb2:	687b      	ldr	r3, [r7, #4]
 8009bb4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009bb6:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8009bba:	d105      	bne.n	8009bc8 <HAL_RCCEx_PeriphCLKConfig+0x2fc>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8009bbc:	4b3b      	ldr	r3, [pc, #236]	@ (8009cac <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8009bbe:	68db      	ldr	r3, [r3, #12]
 8009bc0:	4a3a      	ldr	r2, [pc, #232]	@ (8009cac <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8009bc2:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8009bc6:	60d3      	str	r3, [r2, #12]

#endif /* SAI1 */

#if defined(SPI_I2S_SUPPORT)
  /*-------------------------- I2S clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
 8009bc8:	687b      	ldr	r3, [r7, #4]
 8009bca:	681b      	ldr	r3, [r3, #0]
 8009bcc:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8009bd0:	2b00      	cmp	r3, #0
 8009bd2:	d015      	beq.n	8009c00 <HAL_RCCEx_PeriphCLKConfig+0x334>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure the I2S interface clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 8009bd4:	4b35      	ldr	r3, [pc, #212]	@ (8009cac <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8009bd6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8009bda:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 8009bde:	687b      	ldr	r3, [r7, #4]
 8009be0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8009be2:	4932      	ldr	r1, [pc, #200]	@ (8009cac <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8009be4:	4313      	orrs	r3, r2
 8009be6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLL)
 8009bea:	687b      	ldr	r3, [r7, #4]
 8009bec:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8009bee:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8009bf2:	d105      	bne.n	8009c00 <HAL_RCCEx_PeriphCLKConfig+0x334>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8009bf4:	4b2d      	ldr	r3, [pc, #180]	@ (8009cac <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8009bf6:	68db      	ldr	r3, [r3, #12]
 8009bf8:	4a2c      	ldr	r2, [pc, #176]	@ (8009cac <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8009bfa:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8009bfe:	60d3      	str	r3, [r2, #12]

#endif /* SPI_I2S_SUPPORT */

#if defined(FDCAN1)
  /*-------------------------- FDCAN clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 8009c00:	687b      	ldr	r3, [r7, #4]
 8009c02:	681b      	ldr	r3, [r3, #0]
 8009c04:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8009c08:	2b00      	cmp	r3, #0
 8009c0a:	d015      	beq.n	8009c38 <HAL_RCCEx_PeriphCLKConfig+0x36c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_FDCANCLKSOURCE(PeriphClkInit->FdcanClockSelection));

    /* Configure the FDCAN interface clock source */
    __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 8009c0c:	4b27      	ldr	r3, [pc, #156]	@ (8009cac <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8009c0e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8009c12:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 8009c16:	687b      	ldr	r3, [r7, #4]
 8009c18:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009c1a:	4924      	ldr	r1, [pc, #144]	@ (8009cac <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8009c1c:	4313      	orrs	r3, r2
 8009c1e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->FdcanClockSelection == RCC_FDCANCLKSOURCE_PLL)
 8009c22:	687b      	ldr	r3, [r7, #4]
 8009c24:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009c26:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8009c2a:	d105      	bne.n	8009c38 <HAL_RCCEx_PeriphCLKConfig+0x36c>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8009c2c:	4b1f      	ldr	r3, [pc, #124]	@ (8009cac <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8009c2e:	68db      	ldr	r3, [r3, #12]
 8009c30:	4a1e      	ldr	r2, [pc, #120]	@ (8009cac <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8009c32:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8009c36:	60d3      	str	r3, [r2, #12]
#endif /* FDCAN1 */

#if defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8009c38:	687b      	ldr	r3, [r7, #4]
 8009c3a:	681b      	ldr	r3, [r3, #0]
 8009c3c:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8009c40:	2b00      	cmp	r3, #0
 8009c42:	d015      	beq.n	8009c70 <HAL_RCCEx_PeriphCLKConfig+0x3a4>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8009c44:	4b19      	ldr	r3, [pc, #100]	@ (8009cac <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8009c46:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8009c4a:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8009c4e:	687b      	ldr	r3, [r7, #4]
 8009c50:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8009c52:	4916      	ldr	r1, [pc, #88]	@ (8009cac <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8009c54:	4313      	orrs	r3, r2
 8009c56:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8009c5a:	687b      	ldr	r3, [r7, #4]
 8009c5c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8009c5e:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8009c62:	d105      	bne.n	8009c70 <HAL_RCCEx_PeriphCLKConfig+0x3a4>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8009c64:	4b11      	ldr	r3, [pc, #68]	@ (8009cac <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8009c66:	68db      	ldr	r3, [r3, #12]
 8009c68:	4a10      	ldr	r2, [pc, #64]	@ (8009cac <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8009c6a:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8009c6e:	60d3      	str	r3, [r2, #12]
  }

#endif /* USB */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8009c70:	687b      	ldr	r3, [r7, #4]
 8009c72:	681b      	ldr	r3, [r3, #0]
 8009c74:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8009c78:	2b00      	cmp	r3, #0
 8009c7a:	d019      	beq.n	8009cb0 <HAL_RCCEx_PeriphCLKConfig+0x3e4>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8009c7c:	4b0b      	ldr	r3, [pc, #44]	@ (8009cac <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8009c7e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8009c82:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8009c86:	687b      	ldr	r3, [r7, #4]
 8009c88:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009c8a:	4908      	ldr	r1, [pc, #32]	@ (8009cac <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8009c8c:	4313      	orrs	r3, r2
 8009c8e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8009c92:	687b      	ldr	r3, [r7, #4]
 8009c94:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009c96:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8009c9a:	d109      	bne.n	8009cb0 <HAL_RCCEx_PeriphCLKConfig+0x3e4>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8009c9c:	4b03      	ldr	r3, [pc, #12]	@ (8009cac <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8009c9e:	68db      	ldr	r3, [r3, #12]
 8009ca0:	4a02      	ldr	r2, [pc, #8]	@ (8009cac <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8009ca2:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8009ca6:	60d3      	str	r3, [r2, #12]
 8009ca8:	e002      	b.n	8009cb0 <HAL_RCCEx_PeriphCLKConfig+0x3e4>
 8009caa:	bf00      	nop
 8009cac:	40021000 	.word	0x40021000
    }
  }

  /*-------------------------- ADC12 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 8009cb0:	687b      	ldr	r3, [r7, #4]
 8009cb2:	681b      	ldr	r3, [r3, #0]
 8009cb4:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8009cb8:	2b00      	cmp	r3, #0
 8009cba:	d015      	beq.n	8009ce8 <HAL_RCCEx_PeriphCLKConfig+0x41c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12CLKSOURCE(PeriphClkInit->Adc12ClockSelection));

    /* Configure the ADC12 interface clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 8009cbc:	4b29      	ldr	r3, [pc, #164]	@ (8009d64 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8009cbe:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8009cc2:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 8009cc6:	687b      	ldr	r3, [r7, #4]
 8009cc8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8009cca:	4926      	ldr	r1, [pc, #152]	@ (8009d64 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8009ccc:	4313      	orrs	r3, r2
 8009cce:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Adc12ClockSelection == RCC_ADC12CLKSOURCE_PLL)
 8009cd2:	687b      	ldr	r3, [r7, #4]
 8009cd4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8009cd6:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8009cda:	d105      	bne.n	8009ce8 <HAL_RCCEx_PeriphCLKConfig+0x41c>
    {
      /* Enable PLLADCCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 8009cdc:	4b21      	ldr	r3, [pc, #132]	@ (8009d64 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8009cde:	68db      	ldr	r3, [r3, #12]
 8009ce0:	4a20      	ldr	r2, [pc, #128]	@ (8009d64 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8009ce2:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8009ce6:	60d3      	str	r3, [r2, #12]
    }
  }
  
#if defined(ADC345_COMMON)
  /*-------------------------- ADC345 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC345) == RCC_PERIPHCLK_ADC345)
 8009ce8:	687b      	ldr	r3, [r7, #4]
 8009cea:	681b      	ldr	r3, [r3, #0]
 8009cec:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8009cf0:	2b00      	cmp	r3, #0
 8009cf2:	d015      	beq.n	8009d20 <HAL_RCCEx_PeriphCLKConfig+0x454>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC345CLKSOURCE(PeriphClkInit->Adc345ClockSelection));

    /* Configure the ADC345 interface clock source */
    __HAL_RCC_ADC345_CONFIG(PeriphClkInit->Adc345ClockSelection);
 8009cf4:	4b1b      	ldr	r3, [pc, #108]	@ (8009d64 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8009cf6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8009cfa:	f023 4240 	bic.w	r2, r3, #3221225472	@ 0xc0000000
 8009cfe:	687b      	ldr	r3, [r7, #4]
 8009d00:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8009d02:	4918      	ldr	r1, [pc, #96]	@ (8009d64 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8009d04:	4313      	orrs	r3, r2
 8009d06:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Adc345ClockSelection == RCC_ADC345CLKSOURCE_PLL)
 8009d0a:	687b      	ldr	r3, [r7, #4]
 8009d0c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8009d0e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8009d12:	d105      	bne.n	8009d20 <HAL_RCCEx_PeriphCLKConfig+0x454>
    {
      /* Enable PLLADCCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 8009d14:	4b13      	ldr	r3, [pc, #76]	@ (8009d64 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8009d16:	68db      	ldr	r3, [r3, #12]
 8009d18:	4a12      	ldr	r2, [pc, #72]	@ (8009d64 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8009d1a:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8009d1e:	60d3      	str	r3, [r2, #12]
#endif /* ADC345_COMMON */

#if defined(QUADSPI)

  /*-------------------------- QuadSPIx clock source configuration ----------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_QSPI) == RCC_PERIPHCLK_QSPI)
 8009d20:	687b      	ldr	r3, [r7, #4]
 8009d22:	681b      	ldr	r3, [r3, #0]
 8009d24:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8009d28:	2b00      	cmp	r3, #0
 8009d2a:	d015      	beq.n	8009d58 <HAL_RCCEx_PeriphCLKConfig+0x48c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_QSPICLKSOURCE(PeriphClkInit->QspiClockSelection));

    /* Configure the QuadSPI clock source */
    __HAL_RCC_QSPI_CONFIG(PeriphClkInit->QspiClockSelection);
 8009d2c:	4b0d      	ldr	r3, [pc, #52]	@ (8009d64 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8009d2e:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8009d32:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8009d36:	687b      	ldr	r3, [r7, #4]
 8009d38:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8009d3a:	490a      	ldr	r1, [pc, #40]	@ (8009d64 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8009d3c:	4313      	orrs	r3, r2
 8009d3e:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c

    if(PeriphClkInit->QspiClockSelection == RCC_QSPICLKSOURCE_PLL)
 8009d42:	687b      	ldr	r3, [r7, #4]
 8009d44:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8009d46:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8009d4a:	d105      	bne.n	8009d58 <HAL_RCCEx_PeriphCLKConfig+0x48c>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8009d4c:	4b05      	ldr	r3, [pc, #20]	@ (8009d64 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8009d4e:	68db      	ldr	r3, [r3, #12]
 8009d50:	4a04      	ldr	r2, [pc, #16]	@ (8009d64 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8009d52:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8009d56:	60d3      	str	r3, [r2, #12]
    }
  }

#endif /* QUADSPI */

  return status;
 8009d58:	7cbb      	ldrb	r3, [r7, #18]
}
 8009d5a:	4618      	mov	r0, r3
 8009d5c:	3718      	adds	r7, #24
 8009d5e:	46bd      	mov	sp, r7
 8009d60:	bd80      	pop	{r7, pc}
 8009d62:	bf00      	nop
 8009d64:	40021000 	.word	0x40021000

08009d68 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8009d68:	b580      	push	{r7, lr}
 8009d6a:	b082      	sub	sp, #8
 8009d6c:	af00      	add	r7, sp, #0
 8009d6e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8009d70:	687b      	ldr	r3, [r7, #4]
 8009d72:	2b00      	cmp	r3, #0
 8009d74:	d101      	bne.n	8009d7a <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8009d76:	2301      	movs	r3, #1
 8009d78:	e049      	b.n	8009e0e <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8009d7a:	687b      	ldr	r3, [r7, #4]
 8009d7c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8009d80:	b2db      	uxtb	r3, r3
 8009d82:	2b00      	cmp	r3, #0
 8009d84:	d106      	bne.n	8009d94 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8009d86:	687b      	ldr	r3, [r7, #4]
 8009d88:	2200      	movs	r2, #0
 8009d8a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8009d8e:	6878      	ldr	r0, [r7, #4]
 8009d90:	f7f8 fffc 	bl	8002d8c <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8009d94:	687b      	ldr	r3, [r7, #4]
 8009d96:	2202      	movs	r2, #2
 8009d98:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8009d9c:	687b      	ldr	r3, [r7, #4]
 8009d9e:	681a      	ldr	r2, [r3, #0]
 8009da0:	687b      	ldr	r3, [r7, #4]
 8009da2:	3304      	adds	r3, #4
 8009da4:	4619      	mov	r1, r3
 8009da6:	4610      	mov	r0, r2
 8009da8:	f000 fa5c 	bl	800a264 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8009dac:	687b      	ldr	r3, [r7, #4]
 8009dae:	2201      	movs	r2, #1
 8009db0:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8009db4:	687b      	ldr	r3, [r7, #4]
 8009db6:	2201      	movs	r2, #1
 8009db8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8009dbc:	687b      	ldr	r3, [r7, #4]
 8009dbe:	2201      	movs	r2, #1
 8009dc0:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8009dc4:	687b      	ldr	r3, [r7, #4]
 8009dc6:	2201      	movs	r2, #1
 8009dc8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8009dcc:	687b      	ldr	r3, [r7, #4]
 8009dce:	2201      	movs	r2, #1
 8009dd0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8009dd4:	687b      	ldr	r3, [r7, #4]
 8009dd6:	2201      	movs	r2, #1
 8009dd8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8009ddc:	687b      	ldr	r3, [r7, #4]
 8009dde:	2201      	movs	r2, #1
 8009de0:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8009de4:	687b      	ldr	r3, [r7, #4]
 8009de6:	2201      	movs	r2, #1
 8009de8:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8009dec:	687b      	ldr	r3, [r7, #4]
 8009dee:	2201      	movs	r2, #1
 8009df0:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8009df4:	687b      	ldr	r3, [r7, #4]
 8009df6:	2201      	movs	r2, #1
 8009df8:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8009dfc:	687b      	ldr	r3, [r7, #4]
 8009dfe:	2201      	movs	r2, #1
 8009e00:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8009e04:	687b      	ldr	r3, [r7, #4]
 8009e06:	2201      	movs	r2, #1
 8009e08:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8009e0c:	2300      	movs	r3, #0
}
 8009e0e:	4618      	mov	r0, r3
 8009e10:	3708      	adds	r7, #8
 8009e12:	46bd      	mov	sp, r7
 8009e14:	bd80      	pop	{r7, pc}
	...

08009e18 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8009e18:	b580      	push	{r7, lr}
 8009e1a:	b084      	sub	sp, #16
 8009e1c:	af00      	add	r7, sp, #0
 8009e1e:	6078      	str	r0, [r7, #4]
 8009e20:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8009e22:	683b      	ldr	r3, [r7, #0]
 8009e24:	2b00      	cmp	r3, #0
 8009e26:	d109      	bne.n	8009e3c <HAL_TIM_PWM_Start+0x24>
 8009e28:	687b      	ldr	r3, [r7, #4]
 8009e2a:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8009e2e:	b2db      	uxtb	r3, r3
 8009e30:	2b01      	cmp	r3, #1
 8009e32:	bf14      	ite	ne
 8009e34:	2301      	movne	r3, #1
 8009e36:	2300      	moveq	r3, #0
 8009e38:	b2db      	uxtb	r3, r3
 8009e3a:	e03c      	b.n	8009eb6 <HAL_TIM_PWM_Start+0x9e>
 8009e3c:	683b      	ldr	r3, [r7, #0]
 8009e3e:	2b04      	cmp	r3, #4
 8009e40:	d109      	bne.n	8009e56 <HAL_TIM_PWM_Start+0x3e>
 8009e42:	687b      	ldr	r3, [r7, #4]
 8009e44:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8009e48:	b2db      	uxtb	r3, r3
 8009e4a:	2b01      	cmp	r3, #1
 8009e4c:	bf14      	ite	ne
 8009e4e:	2301      	movne	r3, #1
 8009e50:	2300      	moveq	r3, #0
 8009e52:	b2db      	uxtb	r3, r3
 8009e54:	e02f      	b.n	8009eb6 <HAL_TIM_PWM_Start+0x9e>
 8009e56:	683b      	ldr	r3, [r7, #0]
 8009e58:	2b08      	cmp	r3, #8
 8009e5a:	d109      	bne.n	8009e70 <HAL_TIM_PWM_Start+0x58>
 8009e5c:	687b      	ldr	r3, [r7, #4]
 8009e5e:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8009e62:	b2db      	uxtb	r3, r3
 8009e64:	2b01      	cmp	r3, #1
 8009e66:	bf14      	ite	ne
 8009e68:	2301      	movne	r3, #1
 8009e6a:	2300      	moveq	r3, #0
 8009e6c:	b2db      	uxtb	r3, r3
 8009e6e:	e022      	b.n	8009eb6 <HAL_TIM_PWM_Start+0x9e>
 8009e70:	683b      	ldr	r3, [r7, #0]
 8009e72:	2b0c      	cmp	r3, #12
 8009e74:	d109      	bne.n	8009e8a <HAL_TIM_PWM_Start+0x72>
 8009e76:	687b      	ldr	r3, [r7, #4]
 8009e78:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8009e7c:	b2db      	uxtb	r3, r3
 8009e7e:	2b01      	cmp	r3, #1
 8009e80:	bf14      	ite	ne
 8009e82:	2301      	movne	r3, #1
 8009e84:	2300      	moveq	r3, #0
 8009e86:	b2db      	uxtb	r3, r3
 8009e88:	e015      	b.n	8009eb6 <HAL_TIM_PWM_Start+0x9e>
 8009e8a:	683b      	ldr	r3, [r7, #0]
 8009e8c:	2b10      	cmp	r3, #16
 8009e8e:	d109      	bne.n	8009ea4 <HAL_TIM_PWM_Start+0x8c>
 8009e90:	687b      	ldr	r3, [r7, #4]
 8009e92:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8009e96:	b2db      	uxtb	r3, r3
 8009e98:	2b01      	cmp	r3, #1
 8009e9a:	bf14      	ite	ne
 8009e9c:	2301      	movne	r3, #1
 8009e9e:	2300      	moveq	r3, #0
 8009ea0:	b2db      	uxtb	r3, r3
 8009ea2:	e008      	b.n	8009eb6 <HAL_TIM_PWM_Start+0x9e>
 8009ea4:	687b      	ldr	r3, [r7, #4]
 8009ea6:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 8009eaa:	b2db      	uxtb	r3, r3
 8009eac:	2b01      	cmp	r3, #1
 8009eae:	bf14      	ite	ne
 8009eb0:	2301      	movne	r3, #1
 8009eb2:	2300      	moveq	r3, #0
 8009eb4:	b2db      	uxtb	r3, r3
 8009eb6:	2b00      	cmp	r3, #0
 8009eb8:	d001      	beq.n	8009ebe <HAL_TIM_PWM_Start+0xa6>
  {
    return HAL_ERROR;
 8009eba:	2301      	movs	r3, #1
 8009ebc:	e0a6      	b.n	800a00c <HAL_TIM_PWM_Start+0x1f4>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8009ebe:	683b      	ldr	r3, [r7, #0]
 8009ec0:	2b00      	cmp	r3, #0
 8009ec2:	d104      	bne.n	8009ece <HAL_TIM_PWM_Start+0xb6>
 8009ec4:	687b      	ldr	r3, [r7, #4]
 8009ec6:	2202      	movs	r2, #2
 8009ec8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8009ecc:	e023      	b.n	8009f16 <HAL_TIM_PWM_Start+0xfe>
 8009ece:	683b      	ldr	r3, [r7, #0]
 8009ed0:	2b04      	cmp	r3, #4
 8009ed2:	d104      	bne.n	8009ede <HAL_TIM_PWM_Start+0xc6>
 8009ed4:	687b      	ldr	r3, [r7, #4]
 8009ed6:	2202      	movs	r2, #2
 8009ed8:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8009edc:	e01b      	b.n	8009f16 <HAL_TIM_PWM_Start+0xfe>
 8009ede:	683b      	ldr	r3, [r7, #0]
 8009ee0:	2b08      	cmp	r3, #8
 8009ee2:	d104      	bne.n	8009eee <HAL_TIM_PWM_Start+0xd6>
 8009ee4:	687b      	ldr	r3, [r7, #4]
 8009ee6:	2202      	movs	r2, #2
 8009ee8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8009eec:	e013      	b.n	8009f16 <HAL_TIM_PWM_Start+0xfe>
 8009eee:	683b      	ldr	r3, [r7, #0]
 8009ef0:	2b0c      	cmp	r3, #12
 8009ef2:	d104      	bne.n	8009efe <HAL_TIM_PWM_Start+0xe6>
 8009ef4:	687b      	ldr	r3, [r7, #4]
 8009ef6:	2202      	movs	r2, #2
 8009ef8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8009efc:	e00b      	b.n	8009f16 <HAL_TIM_PWM_Start+0xfe>
 8009efe:	683b      	ldr	r3, [r7, #0]
 8009f00:	2b10      	cmp	r3, #16
 8009f02:	d104      	bne.n	8009f0e <HAL_TIM_PWM_Start+0xf6>
 8009f04:	687b      	ldr	r3, [r7, #4]
 8009f06:	2202      	movs	r2, #2
 8009f08:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8009f0c:	e003      	b.n	8009f16 <HAL_TIM_PWM_Start+0xfe>
 8009f0e:	687b      	ldr	r3, [r7, #4]
 8009f10:	2202      	movs	r2, #2
 8009f12:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8009f16:	687b      	ldr	r3, [r7, #4]
 8009f18:	681b      	ldr	r3, [r3, #0]
 8009f1a:	2201      	movs	r2, #1
 8009f1c:	6839      	ldr	r1, [r7, #0]
 8009f1e:	4618      	mov	r0, r3
 8009f20:	f000 fd7e 	bl	800aa20 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8009f24:	687b      	ldr	r3, [r7, #4]
 8009f26:	681b      	ldr	r3, [r3, #0]
 8009f28:	4a3a      	ldr	r2, [pc, #232]	@ (800a014 <HAL_TIM_PWM_Start+0x1fc>)
 8009f2a:	4293      	cmp	r3, r2
 8009f2c:	d018      	beq.n	8009f60 <HAL_TIM_PWM_Start+0x148>
 8009f2e:	687b      	ldr	r3, [r7, #4]
 8009f30:	681b      	ldr	r3, [r3, #0]
 8009f32:	4a39      	ldr	r2, [pc, #228]	@ (800a018 <HAL_TIM_PWM_Start+0x200>)
 8009f34:	4293      	cmp	r3, r2
 8009f36:	d013      	beq.n	8009f60 <HAL_TIM_PWM_Start+0x148>
 8009f38:	687b      	ldr	r3, [r7, #4]
 8009f3a:	681b      	ldr	r3, [r3, #0]
 8009f3c:	4a37      	ldr	r2, [pc, #220]	@ (800a01c <HAL_TIM_PWM_Start+0x204>)
 8009f3e:	4293      	cmp	r3, r2
 8009f40:	d00e      	beq.n	8009f60 <HAL_TIM_PWM_Start+0x148>
 8009f42:	687b      	ldr	r3, [r7, #4]
 8009f44:	681b      	ldr	r3, [r3, #0]
 8009f46:	4a36      	ldr	r2, [pc, #216]	@ (800a020 <HAL_TIM_PWM_Start+0x208>)
 8009f48:	4293      	cmp	r3, r2
 8009f4a:	d009      	beq.n	8009f60 <HAL_TIM_PWM_Start+0x148>
 8009f4c:	687b      	ldr	r3, [r7, #4]
 8009f4e:	681b      	ldr	r3, [r3, #0]
 8009f50:	4a34      	ldr	r2, [pc, #208]	@ (800a024 <HAL_TIM_PWM_Start+0x20c>)
 8009f52:	4293      	cmp	r3, r2
 8009f54:	d004      	beq.n	8009f60 <HAL_TIM_PWM_Start+0x148>
 8009f56:	687b      	ldr	r3, [r7, #4]
 8009f58:	681b      	ldr	r3, [r3, #0]
 8009f5a:	4a33      	ldr	r2, [pc, #204]	@ (800a028 <HAL_TIM_PWM_Start+0x210>)
 8009f5c:	4293      	cmp	r3, r2
 8009f5e:	d101      	bne.n	8009f64 <HAL_TIM_PWM_Start+0x14c>
 8009f60:	2301      	movs	r3, #1
 8009f62:	e000      	b.n	8009f66 <HAL_TIM_PWM_Start+0x14e>
 8009f64:	2300      	movs	r3, #0
 8009f66:	2b00      	cmp	r3, #0
 8009f68:	d007      	beq.n	8009f7a <HAL_TIM_PWM_Start+0x162>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8009f6a:	687b      	ldr	r3, [r7, #4]
 8009f6c:	681b      	ldr	r3, [r3, #0]
 8009f6e:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8009f70:	687b      	ldr	r3, [r7, #4]
 8009f72:	681b      	ldr	r3, [r3, #0]
 8009f74:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8009f78:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8009f7a:	687b      	ldr	r3, [r7, #4]
 8009f7c:	681b      	ldr	r3, [r3, #0]
 8009f7e:	4a25      	ldr	r2, [pc, #148]	@ (800a014 <HAL_TIM_PWM_Start+0x1fc>)
 8009f80:	4293      	cmp	r3, r2
 8009f82:	d022      	beq.n	8009fca <HAL_TIM_PWM_Start+0x1b2>
 8009f84:	687b      	ldr	r3, [r7, #4]
 8009f86:	681b      	ldr	r3, [r3, #0]
 8009f88:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8009f8c:	d01d      	beq.n	8009fca <HAL_TIM_PWM_Start+0x1b2>
 8009f8e:	687b      	ldr	r3, [r7, #4]
 8009f90:	681b      	ldr	r3, [r3, #0]
 8009f92:	4a26      	ldr	r2, [pc, #152]	@ (800a02c <HAL_TIM_PWM_Start+0x214>)
 8009f94:	4293      	cmp	r3, r2
 8009f96:	d018      	beq.n	8009fca <HAL_TIM_PWM_Start+0x1b2>
 8009f98:	687b      	ldr	r3, [r7, #4]
 8009f9a:	681b      	ldr	r3, [r3, #0]
 8009f9c:	4a24      	ldr	r2, [pc, #144]	@ (800a030 <HAL_TIM_PWM_Start+0x218>)
 8009f9e:	4293      	cmp	r3, r2
 8009fa0:	d013      	beq.n	8009fca <HAL_TIM_PWM_Start+0x1b2>
 8009fa2:	687b      	ldr	r3, [r7, #4]
 8009fa4:	681b      	ldr	r3, [r3, #0]
 8009fa6:	4a23      	ldr	r2, [pc, #140]	@ (800a034 <HAL_TIM_PWM_Start+0x21c>)
 8009fa8:	4293      	cmp	r3, r2
 8009faa:	d00e      	beq.n	8009fca <HAL_TIM_PWM_Start+0x1b2>
 8009fac:	687b      	ldr	r3, [r7, #4]
 8009fae:	681b      	ldr	r3, [r3, #0]
 8009fb0:	4a19      	ldr	r2, [pc, #100]	@ (800a018 <HAL_TIM_PWM_Start+0x200>)
 8009fb2:	4293      	cmp	r3, r2
 8009fb4:	d009      	beq.n	8009fca <HAL_TIM_PWM_Start+0x1b2>
 8009fb6:	687b      	ldr	r3, [r7, #4]
 8009fb8:	681b      	ldr	r3, [r3, #0]
 8009fba:	4a18      	ldr	r2, [pc, #96]	@ (800a01c <HAL_TIM_PWM_Start+0x204>)
 8009fbc:	4293      	cmp	r3, r2
 8009fbe:	d004      	beq.n	8009fca <HAL_TIM_PWM_Start+0x1b2>
 8009fc0:	687b      	ldr	r3, [r7, #4]
 8009fc2:	681b      	ldr	r3, [r3, #0]
 8009fc4:	4a18      	ldr	r2, [pc, #96]	@ (800a028 <HAL_TIM_PWM_Start+0x210>)
 8009fc6:	4293      	cmp	r3, r2
 8009fc8:	d115      	bne.n	8009ff6 <HAL_TIM_PWM_Start+0x1de>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8009fca:	687b      	ldr	r3, [r7, #4]
 8009fcc:	681b      	ldr	r3, [r3, #0]
 8009fce:	689a      	ldr	r2, [r3, #8]
 8009fd0:	4b19      	ldr	r3, [pc, #100]	@ (800a038 <HAL_TIM_PWM_Start+0x220>)
 8009fd2:	4013      	ands	r3, r2
 8009fd4:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8009fd6:	68fb      	ldr	r3, [r7, #12]
 8009fd8:	2b06      	cmp	r3, #6
 8009fda:	d015      	beq.n	800a008 <HAL_TIM_PWM_Start+0x1f0>
 8009fdc:	68fb      	ldr	r3, [r7, #12]
 8009fde:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8009fe2:	d011      	beq.n	800a008 <HAL_TIM_PWM_Start+0x1f0>
    {
      __HAL_TIM_ENABLE(htim);
 8009fe4:	687b      	ldr	r3, [r7, #4]
 8009fe6:	681b      	ldr	r3, [r3, #0]
 8009fe8:	681a      	ldr	r2, [r3, #0]
 8009fea:	687b      	ldr	r3, [r7, #4]
 8009fec:	681b      	ldr	r3, [r3, #0]
 8009fee:	f042 0201 	orr.w	r2, r2, #1
 8009ff2:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8009ff4:	e008      	b.n	800a008 <HAL_TIM_PWM_Start+0x1f0>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8009ff6:	687b      	ldr	r3, [r7, #4]
 8009ff8:	681b      	ldr	r3, [r3, #0]
 8009ffa:	681a      	ldr	r2, [r3, #0]
 8009ffc:	687b      	ldr	r3, [r7, #4]
 8009ffe:	681b      	ldr	r3, [r3, #0]
 800a000:	f042 0201 	orr.w	r2, r2, #1
 800a004:	601a      	str	r2, [r3, #0]
 800a006:	e000      	b.n	800a00a <HAL_TIM_PWM_Start+0x1f2>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800a008:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 800a00a:	2300      	movs	r3, #0
}
 800a00c:	4618      	mov	r0, r3
 800a00e:	3710      	adds	r7, #16
 800a010:	46bd      	mov	sp, r7
 800a012:	bd80      	pop	{r7, pc}
 800a014:	40012c00 	.word	0x40012c00
 800a018:	40013400 	.word	0x40013400
 800a01c:	40014000 	.word	0x40014000
 800a020:	40014400 	.word	0x40014400
 800a024:	40014800 	.word	0x40014800
 800a028:	40015000 	.word	0x40015000
 800a02c:	40000400 	.word	0x40000400
 800a030:	40000800 	.word	0x40000800
 800a034:	40000c00 	.word	0x40000c00
 800a038:	00010007 	.word	0x00010007

0800a03c <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 800a03c:	b580      	push	{r7, lr}
 800a03e:	b086      	sub	sp, #24
 800a040:	af00      	add	r7, sp, #0
 800a042:	60f8      	str	r0, [r7, #12]
 800a044:	60b9      	str	r1, [r7, #8]
 800a046:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800a048:	2300      	movs	r3, #0
 800a04a:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 800a04c:	68fb      	ldr	r3, [r7, #12]
 800a04e:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800a052:	2b01      	cmp	r3, #1
 800a054:	d101      	bne.n	800a05a <HAL_TIM_PWM_ConfigChannel+0x1e>
 800a056:	2302      	movs	r3, #2
 800a058:	e0ff      	b.n	800a25a <HAL_TIM_PWM_ConfigChannel+0x21e>
 800a05a:	68fb      	ldr	r3, [r7, #12]
 800a05c:	2201      	movs	r2, #1
 800a05e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 800a062:	687b      	ldr	r3, [r7, #4]
 800a064:	2b14      	cmp	r3, #20
 800a066:	f200 80f0 	bhi.w	800a24a <HAL_TIM_PWM_ConfigChannel+0x20e>
 800a06a:	a201      	add	r2, pc, #4	@ (adr r2, 800a070 <HAL_TIM_PWM_ConfigChannel+0x34>)
 800a06c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a070:	0800a0c5 	.word	0x0800a0c5
 800a074:	0800a24b 	.word	0x0800a24b
 800a078:	0800a24b 	.word	0x0800a24b
 800a07c:	0800a24b 	.word	0x0800a24b
 800a080:	0800a105 	.word	0x0800a105
 800a084:	0800a24b 	.word	0x0800a24b
 800a088:	0800a24b 	.word	0x0800a24b
 800a08c:	0800a24b 	.word	0x0800a24b
 800a090:	0800a147 	.word	0x0800a147
 800a094:	0800a24b 	.word	0x0800a24b
 800a098:	0800a24b 	.word	0x0800a24b
 800a09c:	0800a24b 	.word	0x0800a24b
 800a0a0:	0800a187 	.word	0x0800a187
 800a0a4:	0800a24b 	.word	0x0800a24b
 800a0a8:	0800a24b 	.word	0x0800a24b
 800a0ac:	0800a24b 	.word	0x0800a24b
 800a0b0:	0800a1c9 	.word	0x0800a1c9
 800a0b4:	0800a24b 	.word	0x0800a24b
 800a0b8:	0800a24b 	.word	0x0800a24b
 800a0bc:	0800a24b 	.word	0x0800a24b
 800a0c0:	0800a209 	.word	0x0800a209
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 800a0c4:	68fb      	ldr	r3, [r7, #12]
 800a0c6:	681b      	ldr	r3, [r3, #0]
 800a0c8:	68b9      	ldr	r1, [r7, #8]
 800a0ca:	4618      	mov	r0, r3
 800a0cc:	f000 f97e 	bl	800a3cc <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 800a0d0:	68fb      	ldr	r3, [r7, #12]
 800a0d2:	681b      	ldr	r3, [r3, #0]
 800a0d4:	699a      	ldr	r2, [r3, #24]
 800a0d6:	68fb      	ldr	r3, [r7, #12]
 800a0d8:	681b      	ldr	r3, [r3, #0]
 800a0da:	f042 0208 	orr.w	r2, r2, #8
 800a0de:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 800a0e0:	68fb      	ldr	r3, [r7, #12]
 800a0e2:	681b      	ldr	r3, [r3, #0]
 800a0e4:	699a      	ldr	r2, [r3, #24]
 800a0e6:	68fb      	ldr	r3, [r7, #12]
 800a0e8:	681b      	ldr	r3, [r3, #0]
 800a0ea:	f022 0204 	bic.w	r2, r2, #4
 800a0ee:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 800a0f0:	68fb      	ldr	r3, [r7, #12]
 800a0f2:	681b      	ldr	r3, [r3, #0]
 800a0f4:	6999      	ldr	r1, [r3, #24]
 800a0f6:	68bb      	ldr	r3, [r7, #8]
 800a0f8:	691a      	ldr	r2, [r3, #16]
 800a0fa:	68fb      	ldr	r3, [r7, #12]
 800a0fc:	681b      	ldr	r3, [r3, #0]
 800a0fe:	430a      	orrs	r2, r1
 800a100:	619a      	str	r2, [r3, #24]
      break;
 800a102:	e0a5      	b.n	800a250 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 800a104:	68fb      	ldr	r3, [r7, #12]
 800a106:	681b      	ldr	r3, [r3, #0]
 800a108:	68b9      	ldr	r1, [r7, #8]
 800a10a:	4618      	mov	r0, r3
 800a10c:	f000 f9f8 	bl	800a500 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 800a110:	68fb      	ldr	r3, [r7, #12]
 800a112:	681b      	ldr	r3, [r3, #0]
 800a114:	699a      	ldr	r2, [r3, #24]
 800a116:	68fb      	ldr	r3, [r7, #12]
 800a118:	681b      	ldr	r3, [r3, #0]
 800a11a:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800a11e:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 800a120:	68fb      	ldr	r3, [r7, #12]
 800a122:	681b      	ldr	r3, [r3, #0]
 800a124:	699a      	ldr	r2, [r3, #24]
 800a126:	68fb      	ldr	r3, [r7, #12]
 800a128:	681b      	ldr	r3, [r3, #0]
 800a12a:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800a12e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 800a130:	68fb      	ldr	r3, [r7, #12]
 800a132:	681b      	ldr	r3, [r3, #0]
 800a134:	6999      	ldr	r1, [r3, #24]
 800a136:	68bb      	ldr	r3, [r7, #8]
 800a138:	691b      	ldr	r3, [r3, #16]
 800a13a:	021a      	lsls	r2, r3, #8
 800a13c:	68fb      	ldr	r3, [r7, #12]
 800a13e:	681b      	ldr	r3, [r3, #0]
 800a140:	430a      	orrs	r2, r1
 800a142:	619a      	str	r2, [r3, #24]
      break;
 800a144:	e084      	b.n	800a250 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800a146:	68fb      	ldr	r3, [r7, #12]
 800a148:	681b      	ldr	r3, [r3, #0]
 800a14a:	68b9      	ldr	r1, [r7, #8]
 800a14c:	4618      	mov	r0, r3
 800a14e:	f000 fa6b 	bl	800a628 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800a152:	68fb      	ldr	r3, [r7, #12]
 800a154:	681b      	ldr	r3, [r3, #0]
 800a156:	69da      	ldr	r2, [r3, #28]
 800a158:	68fb      	ldr	r3, [r7, #12]
 800a15a:	681b      	ldr	r3, [r3, #0]
 800a15c:	f042 0208 	orr.w	r2, r2, #8
 800a160:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800a162:	68fb      	ldr	r3, [r7, #12]
 800a164:	681b      	ldr	r3, [r3, #0]
 800a166:	69da      	ldr	r2, [r3, #28]
 800a168:	68fb      	ldr	r3, [r7, #12]
 800a16a:	681b      	ldr	r3, [r3, #0]
 800a16c:	f022 0204 	bic.w	r2, r2, #4
 800a170:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800a172:	68fb      	ldr	r3, [r7, #12]
 800a174:	681b      	ldr	r3, [r3, #0]
 800a176:	69d9      	ldr	r1, [r3, #28]
 800a178:	68bb      	ldr	r3, [r7, #8]
 800a17a:	691a      	ldr	r2, [r3, #16]
 800a17c:	68fb      	ldr	r3, [r7, #12]
 800a17e:	681b      	ldr	r3, [r3, #0]
 800a180:	430a      	orrs	r2, r1
 800a182:	61da      	str	r2, [r3, #28]
      break;
 800a184:	e064      	b.n	800a250 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800a186:	68fb      	ldr	r3, [r7, #12]
 800a188:	681b      	ldr	r3, [r3, #0]
 800a18a:	68b9      	ldr	r1, [r7, #8]
 800a18c:	4618      	mov	r0, r3
 800a18e:	f000 fadd 	bl	800a74c <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800a192:	68fb      	ldr	r3, [r7, #12]
 800a194:	681b      	ldr	r3, [r3, #0]
 800a196:	69da      	ldr	r2, [r3, #28]
 800a198:	68fb      	ldr	r3, [r7, #12]
 800a19a:	681b      	ldr	r3, [r3, #0]
 800a19c:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800a1a0:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 800a1a2:	68fb      	ldr	r3, [r7, #12]
 800a1a4:	681b      	ldr	r3, [r3, #0]
 800a1a6:	69da      	ldr	r2, [r3, #28]
 800a1a8:	68fb      	ldr	r3, [r7, #12]
 800a1aa:	681b      	ldr	r3, [r3, #0]
 800a1ac:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800a1b0:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800a1b2:	68fb      	ldr	r3, [r7, #12]
 800a1b4:	681b      	ldr	r3, [r3, #0]
 800a1b6:	69d9      	ldr	r1, [r3, #28]
 800a1b8:	68bb      	ldr	r3, [r7, #8]
 800a1ba:	691b      	ldr	r3, [r3, #16]
 800a1bc:	021a      	lsls	r2, r3, #8
 800a1be:	68fb      	ldr	r3, [r7, #12]
 800a1c0:	681b      	ldr	r3, [r3, #0]
 800a1c2:	430a      	orrs	r2, r1
 800a1c4:	61da      	str	r2, [r3, #28]
      break;
 800a1c6:	e043      	b.n	800a250 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 800a1c8:	68fb      	ldr	r3, [r7, #12]
 800a1ca:	681b      	ldr	r3, [r3, #0]
 800a1cc:	68b9      	ldr	r1, [r7, #8]
 800a1ce:	4618      	mov	r0, r3
 800a1d0:	f000 fb50 	bl	800a874 <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 800a1d4:	68fb      	ldr	r3, [r7, #12]
 800a1d6:	681b      	ldr	r3, [r3, #0]
 800a1d8:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800a1da:	68fb      	ldr	r3, [r7, #12]
 800a1dc:	681b      	ldr	r3, [r3, #0]
 800a1de:	f042 0208 	orr.w	r2, r2, #8
 800a1e2:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 800a1e4:	68fb      	ldr	r3, [r7, #12]
 800a1e6:	681b      	ldr	r3, [r3, #0]
 800a1e8:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800a1ea:	68fb      	ldr	r3, [r7, #12]
 800a1ec:	681b      	ldr	r3, [r3, #0]
 800a1ee:	f022 0204 	bic.w	r2, r2, #4
 800a1f2:	651a      	str	r2, [r3, #80]	@ 0x50
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 800a1f4:	68fb      	ldr	r3, [r7, #12]
 800a1f6:	681b      	ldr	r3, [r3, #0]
 800a1f8:	6d19      	ldr	r1, [r3, #80]	@ 0x50
 800a1fa:	68bb      	ldr	r3, [r7, #8]
 800a1fc:	691a      	ldr	r2, [r3, #16]
 800a1fe:	68fb      	ldr	r3, [r7, #12]
 800a200:	681b      	ldr	r3, [r3, #0]
 800a202:	430a      	orrs	r2, r1
 800a204:	651a      	str	r2, [r3, #80]	@ 0x50
      break;
 800a206:	e023      	b.n	800a250 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 800a208:	68fb      	ldr	r3, [r7, #12]
 800a20a:	681b      	ldr	r3, [r3, #0]
 800a20c:	68b9      	ldr	r1, [r7, #8]
 800a20e:	4618      	mov	r0, r3
 800a210:	f000 fb9a 	bl	800a948 <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 800a214:	68fb      	ldr	r3, [r7, #12]
 800a216:	681b      	ldr	r3, [r3, #0]
 800a218:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800a21a:	68fb      	ldr	r3, [r7, #12]
 800a21c:	681b      	ldr	r3, [r3, #0]
 800a21e:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800a222:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 800a224:	68fb      	ldr	r3, [r7, #12]
 800a226:	681b      	ldr	r3, [r3, #0]
 800a228:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800a22a:	68fb      	ldr	r3, [r7, #12]
 800a22c:	681b      	ldr	r3, [r3, #0]
 800a22e:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800a232:	651a      	str	r2, [r3, #80]	@ 0x50
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 800a234:	68fb      	ldr	r3, [r7, #12]
 800a236:	681b      	ldr	r3, [r3, #0]
 800a238:	6d19      	ldr	r1, [r3, #80]	@ 0x50
 800a23a:	68bb      	ldr	r3, [r7, #8]
 800a23c:	691b      	ldr	r3, [r3, #16]
 800a23e:	021a      	lsls	r2, r3, #8
 800a240:	68fb      	ldr	r3, [r7, #12]
 800a242:	681b      	ldr	r3, [r3, #0]
 800a244:	430a      	orrs	r2, r1
 800a246:	651a      	str	r2, [r3, #80]	@ 0x50
      break;
 800a248:	e002      	b.n	800a250 <HAL_TIM_PWM_ConfigChannel+0x214>
    }

    default:
      status = HAL_ERROR;
 800a24a:	2301      	movs	r3, #1
 800a24c:	75fb      	strb	r3, [r7, #23]
      break;
 800a24e:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 800a250:	68fb      	ldr	r3, [r7, #12]
 800a252:	2200      	movs	r2, #0
 800a254:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 800a258:	7dfb      	ldrb	r3, [r7, #23]
}
 800a25a:	4618      	mov	r0, r3
 800a25c:	3718      	adds	r7, #24
 800a25e:	46bd      	mov	sp, r7
 800a260:	bd80      	pop	{r7, pc}
 800a262:	bf00      	nop

0800a264 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 800a264:	b480      	push	{r7}
 800a266:	b085      	sub	sp, #20
 800a268:	af00      	add	r7, sp, #0
 800a26a:	6078      	str	r0, [r7, #4]
 800a26c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800a26e:	687b      	ldr	r3, [r7, #4]
 800a270:	681b      	ldr	r3, [r3, #0]
 800a272:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800a274:	687b      	ldr	r3, [r7, #4]
 800a276:	4a4c      	ldr	r2, [pc, #304]	@ (800a3a8 <TIM_Base_SetConfig+0x144>)
 800a278:	4293      	cmp	r3, r2
 800a27a:	d017      	beq.n	800a2ac <TIM_Base_SetConfig+0x48>
 800a27c:	687b      	ldr	r3, [r7, #4]
 800a27e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800a282:	d013      	beq.n	800a2ac <TIM_Base_SetConfig+0x48>
 800a284:	687b      	ldr	r3, [r7, #4]
 800a286:	4a49      	ldr	r2, [pc, #292]	@ (800a3ac <TIM_Base_SetConfig+0x148>)
 800a288:	4293      	cmp	r3, r2
 800a28a:	d00f      	beq.n	800a2ac <TIM_Base_SetConfig+0x48>
 800a28c:	687b      	ldr	r3, [r7, #4]
 800a28e:	4a48      	ldr	r2, [pc, #288]	@ (800a3b0 <TIM_Base_SetConfig+0x14c>)
 800a290:	4293      	cmp	r3, r2
 800a292:	d00b      	beq.n	800a2ac <TIM_Base_SetConfig+0x48>
 800a294:	687b      	ldr	r3, [r7, #4]
 800a296:	4a47      	ldr	r2, [pc, #284]	@ (800a3b4 <TIM_Base_SetConfig+0x150>)
 800a298:	4293      	cmp	r3, r2
 800a29a:	d007      	beq.n	800a2ac <TIM_Base_SetConfig+0x48>
 800a29c:	687b      	ldr	r3, [r7, #4]
 800a29e:	4a46      	ldr	r2, [pc, #280]	@ (800a3b8 <TIM_Base_SetConfig+0x154>)
 800a2a0:	4293      	cmp	r3, r2
 800a2a2:	d003      	beq.n	800a2ac <TIM_Base_SetConfig+0x48>
 800a2a4:	687b      	ldr	r3, [r7, #4]
 800a2a6:	4a45      	ldr	r2, [pc, #276]	@ (800a3bc <TIM_Base_SetConfig+0x158>)
 800a2a8:	4293      	cmp	r3, r2
 800a2aa:	d108      	bne.n	800a2be <TIM_Base_SetConfig+0x5a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800a2ac:	68fb      	ldr	r3, [r7, #12]
 800a2ae:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800a2b2:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800a2b4:	683b      	ldr	r3, [r7, #0]
 800a2b6:	685b      	ldr	r3, [r3, #4]
 800a2b8:	68fa      	ldr	r2, [r7, #12]
 800a2ba:	4313      	orrs	r3, r2
 800a2bc:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800a2be:	687b      	ldr	r3, [r7, #4]
 800a2c0:	4a39      	ldr	r2, [pc, #228]	@ (800a3a8 <TIM_Base_SetConfig+0x144>)
 800a2c2:	4293      	cmp	r3, r2
 800a2c4:	d023      	beq.n	800a30e <TIM_Base_SetConfig+0xaa>
 800a2c6:	687b      	ldr	r3, [r7, #4]
 800a2c8:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800a2cc:	d01f      	beq.n	800a30e <TIM_Base_SetConfig+0xaa>
 800a2ce:	687b      	ldr	r3, [r7, #4]
 800a2d0:	4a36      	ldr	r2, [pc, #216]	@ (800a3ac <TIM_Base_SetConfig+0x148>)
 800a2d2:	4293      	cmp	r3, r2
 800a2d4:	d01b      	beq.n	800a30e <TIM_Base_SetConfig+0xaa>
 800a2d6:	687b      	ldr	r3, [r7, #4]
 800a2d8:	4a35      	ldr	r2, [pc, #212]	@ (800a3b0 <TIM_Base_SetConfig+0x14c>)
 800a2da:	4293      	cmp	r3, r2
 800a2dc:	d017      	beq.n	800a30e <TIM_Base_SetConfig+0xaa>
 800a2de:	687b      	ldr	r3, [r7, #4]
 800a2e0:	4a34      	ldr	r2, [pc, #208]	@ (800a3b4 <TIM_Base_SetConfig+0x150>)
 800a2e2:	4293      	cmp	r3, r2
 800a2e4:	d013      	beq.n	800a30e <TIM_Base_SetConfig+0xaa>
 800a2e6:	687b      	ldr	r3, [r7, #4]
 800a2e8:	4a33      	ldr	r2, [pc, #204]	@ (800a3b8 <TIM_Base_SetConfig+0x154>)
 800a2ea:	4293      	cmp	r3, r2
 800a2ec:	d00f      	beq.n	800a30e <TIM_Base_SetConfig+0xaa>
 800a2ee:	687b      	ldr	r3, [r7, #4]
 800a2f0:	4a33      	ldr	r2, [pc, #204]	@ (800a3c0 <TIM_Base_SetConfig+0x15c>)
 800a2f2:	4293      	cmp	r3, r2
 800a2f4:	d00b      	beq.n	800a30e <TIM_Base_SetConfig+0xaa>
 800a2f6:	687b      	ldr	r3, [r7, #4]
 800a2f8:	4a32      	ldr	r2, [pc, #200]	@ (800a3c4 <TIM_Base_SetConfig+0x160>)
 800a2fa:	4293      	cmp	r3, r2
 800a2fc:	d007      	beq.n	800a30e <TIM_Base_SetConfig+0xaa>
 800a2fe:	687b      	ldr	r3, [r7, #4]
 800a300:	4a31      	ldr	r2, [pc, #196]	@ (800a3c8 <TIM_Base_SetConfig+0x164>)
 800a302:	4293      	cmp	r3, r2
 800a304:	d003      	beq.n	800a30e <TIM_Base_SetConfig+0xaa>
 800a306:	687b      	ldr	r3, [r7, #4]
 800a308:	4a2c      	ldr	r2, [pc, #176]	@ (800a3bc <TIM_Base_SetConfig+0x158>)
 800a30a:	4293      	cmp	r3, r2
 800a30c:	d108      	bne.n	800a320 <TIM_Base_SetConfig+0xbc>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800a30e:	68fb      	ldr	r3, [r7, #12]
 800a310:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800a314:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800a316:	683b      	ldr	r3, [r7, #0]
 800a318:	68db      	ldr	r3, [r3, #12]
 800a31a:	68fa      	ldr	r2, [r7, #12]
 800a31c:	4313      	orrs	r3, r2
 800a31e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800a320:	68fb      	ldr	r3, [r7, #12]
 800a322:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 800a326:	683b      	ldr	r3, [r7, #0]
 800a328:	695b      	ldr	r3, [r3, #20]
 800a32a:	4313      	orrs	r3, r2
 800a32c:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800a32e:	687b      	ldr	r3, [r7, #4]
 800a330:	68fa      	ldr	r2, [r7, #12]
 800a332:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800a334:	683b      	ldr	r3, [r7, #0]
 800a336:	689a      	ldr	r2, [r3, #8]
 800a338:	687b      	ldr	r3, [r7, #4]
 800a33a:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800a33c:	683b      	ldr	r3, [r7, #0]
 800a33e:	681a      	ldr	r2, [r3, #0]
 800a340:	687b      	ldr	r3, [r7, #4]
 800a342:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800a344:	687b      	ldr	r3, [r7, #4]
 800a346:	4a18      	ldr	r2, [pc, #96]	@ (800a3a8 <TIM_Base_SetConfig+0x144>)
 800a348:	4293      	cmp	r3, r2
 800a34a:	d013      	beq.n	800a374 <TIM_Base_SetConfig+0x110>
 800a34c:	687b      	ldr	r3, [r7, #4]
 800a34e:	4a1a      	ldr	r2, [pc, #104]	@ (800a3b8 <TIM_Base_SetConfig+0x154>)
 800a350:	4293      	cmp	r3, r2
 800a352:	d00f      	beq.n	800a374 <TIM_Base_SetConfig+0x110>
 800a354:	687b      	ldr	r3, [r7, #4]
 800a356:	4a1a      	ldr	r2, [pc, #104]	@ (800a3c0 <TIM_Base_SetConfig+0x15c>)
 800a358:	4293      	cmp	r3, r2
 800a35a:	d00b      	beq.n	800a374 <TIM_Base_SetConfig+0x110>
 800a35c:	687b      	ldr	r3, [r7, #4]
 800a35e:	4a19      	ldr	r2, [pc, #100]	@ (800a3c4 <TIM_Base_SetConfig+0x160>)
 800a360:	4293      	cmp	r3, r2
 800a362:	d007      	beq.n	800a374 <TIM_Base_SetConfig+0x110>
 800a364:	687b      	ldr	r3, [r7, #4]
 800a366:	4a18      	ldr	r2, [pc, #96]	@ (800a3c8 <TIM_Base_SetConfig+0x164>)
 800a368:	4293      	cmp	r3, r2
 800a36a:	d003      	beq.n	800a374 <TIM_Base_SetConfig+0x110>
 800a36c:	687b      	ldr	r3, [r7, #4]
 800a36e:	4a13      	ldr	r2, [pc, #76]	@ (800a3bc <TIM_Base_SetConfig+0x158>)
 800a370:	4293      	cmp	r3, r2
 800a372:	d103      	bne.n	800a37c <TIM_Base_SetConfig+0x118>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800a374:	683b      	ldr	r3, [r7, #0]
 800a376:	691a      	ldr	r2, [r3, #16]
 800a378:	687b      	ldr	r3, [r7, #4]
 800a37a:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800a37c:	687b      	ldr	r3, [r7, #4]
 800a37e:	2201      	movs	r2, #1
 800a380:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 800a382:	687b      	ldr	r3, [r7, #4]
 800a384:	691b      	ldr	r3, [r3, #16]
 800a386:	f003 0301 	and.w	r3, r3, #1
 800a38a:	2b01      	cmp	r3, #1
 800a38c:	d105      	bne.n	800a39a <TIM_Base_SetConfig+0x136>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 800a38e:	687b      	ldr	r3, [r7, #4]
 800a390:	691b      	ldr	r3, [r3, #16]
 800a392:	f023 0201 	bic.w	r2, r3, #1
 800a396:	687b      	ldr	r3, [r7, #4]
 800a398:	611a      	str	r2, [r3, #16]
  }
}
 800a39a:	bf00      	nop
 800a39c:	3714      	adds	r7, #20
 800a39e:	46bd      	mov	sp, r7
 800a3a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a3a4:	4770      	bx	lr
 800a3a6:	bf00      	nop
 800a3a8:	40012c00 	.word	0x40012c00
 800a3ac:	40000400 	.word	0x40000400
 800a3b0:	40000800 	.word	0x40000800
 800a3b4:	40000c00 	.word	0x40000c00
 800a3b8:	40013400 	.word	0x40013400
 800a3bc:	40015000 	.word	0x40015000
 800a3c0:	40014000 	.word	0x40014000
 800a3c4:	40014400 	.word	0x40014400
 800a3c8:	40014800 	.word	0x40014800

0800a3cc <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800a3cc:	b480      	push	{r7}
 800a3ce:	b087      	sub	sp, #28
 800a3d0:	af00      	add	r7, sp, #0
 800a3d2:	6078      	str	r0, [r7, #4]
 800a3d4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800a3d6:	687b      	ldr	r3, [r7, #4]
 800a3d8:	6a1b      	ldr	r3, [r3, #32]
 800a3da:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800a3dc:	687b      	ldr	r3, [r7, #4]
 800a3de:	6a1b      	ldr	r3, [r3, #32]
 800a3e0:	f023 0201 	bic.w	r2, r3, #1
 800a3e4:	687b      	ldr	r3, [r7, #4]
 800a3e6:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800a3e8:	687b      	ldr	r3, [r7, #4]
 800a3ea:	685b      	ldr	r3, [r3, #4]
 800a3ec:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800a3ee:	687b      	ldr	r3, [r7, #4]
 800a3f0:	699b      	ldr	r3, [r3, #24]
 800a3f2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 800a3f4:	68fb      	ldr	r3, [r7, #12]
 800a3f6:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800a3fa:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800a3fe:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 800a400:	68fb      	ldr	r3, [r7, #12]
 800a402:	f023 0303 	bic.w	r3, r3, #3
 800a406:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800a408:	683b      	ldr	r3, [r7, #0]
 800a40a:	681b      	ldr	r3, [r3, #0]
 800a40c:	68fa      	ldr	r2, [r7, #12]
 800a40e:	4313      	orrs	r3, r2
 800a410:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 800a412:	697b      	ldr	r3, [r7, #20]
 800a414:	f023 0302 	bic.w	r3, r3, #2
 800a418:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800a41a:	683b      	ldr	r3, [r7, #0]
 800a41c:	689b      	ldr	r3, [r3, #8]
 800a41e:	697a      	ldr	r2, [r7, #20]
 800a420:	4313      	orrs	r3, r2
 800a422:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 800a424:	687b      	ldr	r3, [r7, #4]
 800a426:	4a30      	ldr	r2, [pc, #192]	@ (800a4e8 <TIM_OC1_SetConfig+0x11c>)
 800a428:	4293      	cmp	r3, r2
 800a42a:	d013      	beq.n	800a454 <TIM_OC1_SetConfig+0x88>
 800a42c:	687b      	ldr	r3, [r7, #4]
 800a42e:	4a2f      	ldr	r2, [pc, #188]	@ (800a4ec <TIM_OC1_SetConfig+0x120>)
 800a430:	4293      	cmp	r3, r2
 800a432:	d00f      	beq.n	800a454 <TIM_OC1_SetConfig+0x88>
 800a434:	687b      	ldr	r3, [r7, #4]
 800a436:	4a2e      	ldr	r2, [pc, #184]	@ (800a4f0 <TIM_OC1_SetConfig+0x124>)
 800a438:	4293      	cmp	r3, r2
 800a43a:	d00b      	beq.n	800a454 <TIM_OC1_SetConfig+0x88>
 800a43c:	687b      	ldr	r3, [r7, #4]
 800a43e:	4a2d      	ldr	r2, [pc, #180]	@ (800a4f4 <TIM_OC1_SetConfig+0x128>)
 800a440:	4293      	cmp	r3, r2
 800a442:	d007      	beq.n	800a454 <TIM_OC1_SetConfig+0x88>
 800a444:	687b      	ldr	r3, [r7, #4]
 800a446:	4a2c      	ldr	r2, [pc, #176]	@ (800a4f8 <TIM_OC1_SetConfig+0x12c>)
 800a448:	4293      	cmp	r3, r2
 800a44a:	d003      	beq.n	800a454 <TIM_OC1_SetConfig+0x88>
 800a44c:	687b      	ldr	r3, [r7, #4]
 800a44e:	4a2b      	ldr	r2, [pc, #172]	@ (800a4fc <TIM_OC1_SetConfig+0x130>)
 800a450:	4293      	cmp	r3, r2
 800a452:	d10c      	bne.n	800a46e <TIM_OC1_SetConfig+0xa2>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 800a454:	697b      	ldr	r3, [r7, #20]
 800a456:	f023 0308 	bic.w	r3, r3, #8
 800a45a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 800a45c:	683b      	ldr	r3, [r7, #0]
 800a45e:	68db      	ldr	r3, [r3, #12]
 800a460:	697a      	ldr	r2, [r7, #20]
 800a462:	4313      	orrs	r3, r2
 800a464:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 800a466:	697b      	ldr	r3, [r7, #20]
 800a468:	f023 0304 	bic.w	r3, r3, #4
 800a46c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800a46e:	687b      	ldr	r3, [r7, #4]
 800a470:	4a1d      	ldr	r2, [pc, #116]	@ (800a4e8 <TIM_OC1_SetConfig+0x11c>)
 800a472:	4293      	cmp	r3, r2
 800a474:	d013      	beq.n	800a49e <TIM_OC1_SetConfig+0xd2>
 800a476:	687b      	ldr	r3, [r7, #4]
 800a478:	4a1c      	ldr	r2, [pc, #112]	@ (800a4ec <TIM_OC1_SetConfig+0x120>)
 800a47a:	4293      	cmp	r3, r2
 800a47c:	d00f      	beq.n	800a49e <TIM_OC1_SetConfig+0xd2>
 800a47e:	687b      	ldr	r3, [r7, #4]
 800a480:	4a1b      	ldr	r2, [pc, #108]	@ (800a4f0 <TIM_OC1_SetConfig+0x124>)
 800a482:	4293      	cmp	r3, r2
 800a484:	d00b      	beq.n	800a49e <TIM_OC1_SetConfig+0xd2>
 800a486:	687b      	ldr	r3, [r7, #4]
 800a488:	4a1a      	ldr	r2, [pc, #104]	@ (800a4f4 <TIM_OC1_SetConfig+0x128>)
 800a48a:	4293      	cmp	r3, r2
 800a48c:	d007      	beq.n	800a49e <TIM_OC1_SetConfig+0xd2>
 800a48e:	687b      	ldr	r3, [r7, #4]
 800a490:	4a19      	ldr	r2, [pc, #100]	@ (800a4f8 <TIM_OC1_SetConfig+0x12c>)
 800a492:	4293      	cmp	r3, r2
 800a494:	d003      	beq.n	800a49e <TIM_OC1_SetConfig+0xd2>
 800a496:	687b      	ldr	r3, [r7, #4]
 800a498:	4a18      	ldr	r2, [pc, #96]	@ (800a4fc <TIM_OC1_SetConfig+0x130>)
 800a49a:	4293      	cmp	r3, r2
 800a49c:	d111      	bne.n	800a4c2 <TIM_OC1_SetConfig+0xf6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 800a49e:	693b      	ldr	r3, [r7, #16]
 800a4a0:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800a4a4:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800a4a6:	693b      	ldr	r3, [r7, #16]
 800a4a8:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 800a4ac:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 800a4ae:	683b      	ldr	r3, [r7, #0]
 800a4b0:	695b      	ldr	r3, [r3, #20]
 800a4b2:	693a      	ldr	r2, [r7, #16]
 800a4b4:	4313      	orrs	r3, r2
 800a4b6:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 800a4b8:	683b      	ldr	r3, [r7, #0]
 800a4ba:	699b      	ldr	r3, [r3, #24]
 800a4bc:	693a      	ldr	r2, [r7, #16]
 800a4be:	4313      	orrs	r3, r2
 800a4c0:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800a4c2:	687b      	ldr	r3, [r7, #4]
 800a4c4:	693a      	ldr	r2, [r7, #16]
 800a4c6:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800a4c8:	687b      	ldr	r3, [r7, #4]
 800a4ca:	68fa      	ldr	r2, [r7, #12]
 800a4cc:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800a4ce:	683b      	ldr	r3, [r7, #0]
 800a4d0:	685a      	ldr	r2, [r3, #4]
 800a4d2:	687b      	ldr	r3, [r7, #4]
 800a4d4:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800a4d6:	687b      	ldr	r3, [r7, #4]
 800a4d8:	697a      	ldr	r2, [r7, #20]
 800a4da:	621a      	str	r2, [r3, #32]
}
 800a4dc:	bf00      	nop
 800a4de:	371c      	adds	r7, #28
 800a4e0:	46bd      	mov	sp, r7
 800a4e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a4e6:	4770      	bx	lr
 800a4e8:	40012c00 	.word	0x40012c00
 800a4ec:	40013400 	.word	0x40013400
 800a4f0:	40014000 	.word	0x40014000
 800a4f4:	40014400 	.word	0x40014400
 800a4f8:	40014800 	.word	0x40014800
 800a4fc:	40015000 	.word	0x40015000

0800a500 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800a500:	b480      	push	{r7}
 800a502:	b087      	sub	sp, #28
 800a504:	af00      	add	r7, sp, #0
 800a506:	6078      	str	r0, [r7, #4]
 800a508:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800a50a:	687b      	ldr	r3, [r7, #4]
 800a50c:	6a1b      	ldr	r3, [r3, #32]
 800a50e:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800a510:	687b      	ldr	r3, [r7, #4]
 800a512:	6a1b      	ldr	r3, [r3, #32]
 800a514:	f023 0210 	bic.w	r2, r3, #16
 800a518:	687b      	ldr	r3, [r7, #4]
 800a51a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800a51c:	687b      	ldr	r3, [r7, #4]
 800a51e:	685b      	ldr	r3, [r3, #4]
 800a520:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800a522:	687b      	ldr	r3, [r7, #4]
 800a524:	699b      	ldr	r3, [r3, #24]
 800a526:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 800a528:	68fb      	ldr	r3, [r7, #12]
 800a52a:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800a52e:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800a532:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 800a534:	68fb      	ldr	r3, [r7, #12]
 800a536:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800a53a:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800a53c:	683b      	ldr	r3, [r7, #0]
 800a53e:	681b      	ldr	r3, [r3, #0]
 800a540:	021b      	lsls	r3, r3, #8
 800a542:	68fa      	ldr	r2, [r7, #12]
 800a544:	4313      	orrs	r3, r2
 800a546:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 800a548:	697b      	ldr	r3, [r7, #20]
 800a54a:	f023 0320 	bic.w	r3, r3, #32
 800a54e:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 800a550:	683b      	ldr	r3, [r7, #0]
 800a552:	689b      	ldr	r3, [r3, #8]
 800a554:	011b      	lsls	r3, r3, #4
 800a556:	697a      	ldr	r2, [r7, #20]
 800a558:	4313      	orrs	r3, r2
 800a55a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 800a55c:	687b      	ldr	r3, [r7, #4]
 800a55e:	4a2c      	ldr	r2, [pc, #176]	@ (800a610 <TIM_OC2_SetConfig+0x110>)
 800a560:	4293      	cmp	r3, r2
 800a562:	d007      	beq.n	800a574 <TIM_OC2_SetConfig+0x74>
 800a564:	687b      	ldr	r3, [r7, #4]
 800a566:	4a2b      	ldr	r2, [pc, #172]	@ (800a614 <TIM_OC2_SetConfig+0x114>)
 800a568:	4293      	cmp	r3, r2
 800a56a:	d003      	beq.n	800a574 <TIM_OC2_SetConfig+0x74>
 800a56c:	687b      	ldr	r3, [r7, #4]
 800a56e:	4a2a      	ldr	r2, [pc, #168]	@ (800a618 <TIM_OC2_SetConfig+0x118>)
 800a570:	4293      	cmp	r3, r2
 800a572:	d10d      	bne.n	800a590 <TIM_OC2_SetConfig+0x90>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 800a574:	697b      	ldr	r3, [r7, #20]
 800a576:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800a57a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 800a57c:	683b      	ldr	r3, [r7, #0]
 800a57e:	68db      	ldr	r3, [r3, #12]
 800a580:	011b      	lsls	r3, r3, #4
 800a582:	697a      	ldr	r2, [r7, #20]
 800a584:	4313      	orrs	r3, r2
 800a586:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 800a588:	697b      	ldr	r3, [r7, #20]
 800a58a:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800a58e:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800a590:	687b      	ldr	r3, [r7, #4]
 800a592:	4a1f      	ldr	r2, [pc, #124]	@ (800a610 <TIM_OC2_SetConfig+0x110>)
 800a594:	4293      	cmp	r3, r2
 800a596:	d013      	beq.n	800a5c0 <TIM_OC2_SetConfig+0xc0>
 800a598:	687b      	ldr	r3, [r7, #4]
 800a59a:	4a1e      	ldr	r2, [pc, #120]	@ (800a614 <TIM_OC2_SetConfig+0x114>)
 800a59c:	4293      	cmp	r3, r2
 800a59e:	d00f      	beq.n	800a5c0 <TIM_OC2_SetConfig+0xc0>
 800a5a0:	687b      	ldr	r3, [r7, #4]
 800a5a2:	4a1e      	ldr	r2, [pc, #120]	@ (800a61c <TIM_OC2_SetConfig+0x11c>)
 800a5a4:	4293      	cmp	r3, r2
 800a5a6:	d00b      	beq.n	800a5c0 <TIM_OC2_SetConfig+0xc0>
 800a5a8:	687b      	ldr	r3, [r7, #4]
 800a5aa:	4a1d      	ldr	r2, [pc, #116]	@ (800a620 <TIM_OC2_SetConfig+0x120>)
 800a5ac:	4293      	cmp	r3, r2
 800a5ae:	d007      	beq.n	800a5c0 <TIM_OC2_SetConfig+0xc0>
 800a5b0:	687b      	ldr	r3, [r7, #4]
 800a5b2:	4a1c      	ldr	r2, [pc, #112]	@ (800a624 <TIM_OC2_SetConfig+0x124>)
 800a5b4:	4293      	cmp	r3, r2
 800a5b6:	d003      	beq.n	800a5c0 <TIM_OC2_SetConfig+0xc0>
 800a5b8:	687b      	ldr	r3, [r7, #4]
 800a5ba:	4a17      	ldr	r2, [pc, #92]	@ (800a618 <TIM_OC2_SetConfig+0x118>)
 800a5bc:	4293      	cmp	r3, r2
 800a5be:	d113      	bne.n	800a5e8 <TIM_OC2_SetConfig+0xe8>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 800a5c0:	693b      	ldr	r3, [r7, #16]
 800a5c2:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 800a5c6:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 800a5c8:	693b      	ldr	r3, [r7, #16]
 800a5ca:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 800a5ce:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 800a5d0:	683b      	ldr	r3, [r7, #0]
 800a5d2:	695b      	ldr	r3, [r3, #20]
 800a5d4:	009b      	lsls	r3, r3, #2
 800a5d6:	693a      	ldr	r2, [r7, #16]
 800a5d8:	4313      	orrs	r3, r2
 800a5da:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 800a5dc:	683b      	ldr	r3, [r7, #0]
 800a5de:	699b      	ldr	r3, [r3, #24]
 800a5e0:	009b      	lsls	r3, r3, #2
 800a5e2:	693a      	ldr	r2, [r7, #16]
 800a5e4:	4313      	orrs	r3, r2
 800a5e6:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800a5e8:	687b      	ldr	r3, [r7, #4]
 800a5ea:	693a      	ldr	r2, [r7, #16]
 800a5ec:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800a5ee:	687b      	ldr	r3, [r7, #4]
 800a5f0:	68fa      	ldr	r2, [r7, #12]
 800a5f2:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 800a5f4:	683b      	ldr	r3, [r7, #0]
 800a5f6:	685a      	ldr	r2, [r3, #4]
 800a5f8:	687b      	ldr	r3, [r7, #4]
 800a5fa:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800a5fc:	687b      	ldr	r3, [r7, #4]
 800a5fe:	697a      	ldr	r2, [r7, #20]
 800a600:	621a      	str	r2, [r3, #32]
}
 800a602:	bf00      	nop
 800a604:	371c      	adds	r7, #28
 800a606:	46bd      	mov	sp, r7
 800a608:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a60c:	4770      	bx	lr
 800a60e:	bf00      	nop
 800a610:	40012c00 	.word	0x40012c00
 800a614:	40013400 	.word	0x40013400
 800a618:	40015000 	.word	0x40015000
 800a61c:	40014000 	.word	0x40014000
 800a620:	40014400 	.word	0x40014400
 800a624:	40014800 	.word	0x40014800

0800a628 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800a628:	b480      	push	{r7}
 800a62a:	b087      	sub	sp, #28
 800a62c:	af00      	add	r7, sp, #0
 800a62e:	6078      	str	r0, [r7, #4]
 800a630:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800a632:	687b      	ldr	r3, [r7, #4]
 800a634:	6a1b      	ldr	r3, [r3, #32]
 800a636:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800a638:	687b      	ldr	r3, [r7, #4]
 800a63a:	6a1b      	ldr	r3, [r3, #32]
 800a63c:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 800a640:	687b      	ldr	r3, [r7, #4]
 800a642:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800a644:	687b      	ldr	r3, [r7, #4]
 800a646:	685b      	ldr	r3, [r3, #4]
 800a648:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800a64a:	687b      	ldr	r3, [r7, #4]
 800a64c:	69db      	ldr	r3, [r3, #28]
 800a64e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 800a650:	68fb      	ldr	r3, [r7, #12]
 800a652:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800a656:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800a65a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 800a65c:	68fb      	ldr	r3, [r7, #12]
 800a65e:	f023 0303 	bic.w	r3, r3, #3
 800a662:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800a664:	683b      	ldr	r3, [r7, #0]
 800a666:	681b      	ldr	r3, [r3, #0]
 800a668:	68fa      	ldr	r2, [r7, #12]
 800a66a:	4313      	orrs	r3, r2
 800a66c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 800a66e:	697b      	ldr	r3, [r7, #20]
 800a670:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 800a674:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800a676:	683b      	ldr	r3, [r7, #0]
 800a678:	689b      	ldr	r3, [r3, #8]
 800a67a:	021b      	lsls	r3, r3, #8
 800a67c:	697a      	ldr	r2, [r7, #20]
 800a67e:	4313      	orrs	r3, r2
 800a680:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800a682:	687b      	ldr	r3, [r7, #4]
 800a684:	4a2b      	ldr	r2, [pc, #172]	@ (800a734 <TIM_OC3_SetConfig+0x10c>)
 800a686:	4293      	cmp	r3, r2
 800a688:	d007      	beq.n	800a69a <TIM_OC3_SetConfig+0x72>
 800a68a:	687b      	ldr	r3, [r7, #4]
 800a68c:	4a2a      	ldr	r2, [pc, #168]	@ (800a738 <TIM_OC3_SetConfig+0x110>)
 800a68e:	4293      	cmp	r3, r2
 800a690:	d003      	beq.n	800a69a <TIM_OC3_SetConfig+0x72>
 800a692:	687b      	ldr	r3, [r7, #4]
 800a694:	4a29      	ldr	r2, [pc, #164]	@ (800a73c <TIM_OC3_SetConfig+0x114>)
 800a696:	4293      	cmp	r3, r2
 800a698:	d10d      	bne.n	800a6b6 <TIM_OC3_SetConfig+0x8e>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 800a69a:	697b      	ldr	r3, [r7, #20]
 800a69c:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 800a6a0:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800a6a2:	683b      	ldr	r3, [r7, #0]
 800a6a4:	68db      	ldr	r3, [r3, #12]
 800a6a6:	021b      	lsls	r3, r3, #8
 800a6a8:	697a      	ldr	r2, [r7, #20]
 800a6aa:	4313      	orrs	r3, r2
 800a6ac:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 800a6ae:	697b      	ldr	r3, [r7, #20]
 800a6b0:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 800a6b4:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800a6b6:	687b      	ldr	r3, [r7, #4]
 800a6b8:	4a1e      	ldr	r2, [pc, #120]	@ (800a734 <TIM_OC3_SetConfig+0x10c>)
 800a6ba:	4293      	cmp	r3, r2
 800a6bc:	d013      	beq.n	800a6e6 <TIM_OC3_SetConfig+0xbe>
 800a6be:	687b      	ldr	r3, [r7, #4]
 800a6c0:	4a1d      	ldr	r2, [pc, #116]	@ (800a738 <TIM_OC3_SetConfig+0x110>)
 800a6c2:	4293      	cmp	r3, r2
 800a6c4:	d00f      	beq.n	800a6e6 <TIM_OC3_SetConfig+0xbe>
 800a6c6:	687b      	ldr	r3, [r7, #4]
 800a6c8:	4a1d      	ldr	r2, [pc, #116]	@ (800a740 <TIM_OC3_SetConfig+0x118>)
 800a6ca:	4293      	cmp	r3, r2
 800a6cc:	d00b      	beq.n	800a6e6 <TIM_OC3_SetConfig+0xbe>
 800a6ce:	687b      	ldr	r3, [r7, #4]
 800a6d0:	4a1c      	ldr	r2, [pc, #112]	@ (800a744 <TIM_OC3_SetConfig+0x11c>)
 800a6d2:	4293      	cmp	r3, r2
 800a6d4:	d007      	beq.n	800a6e6 <TIM_OC3_SetConfig+0xbe>
 800a6d6:	687b      	ldr	r3, [r7, #4]
 800a6d8:	4a1b      	ldr	r2, [pc, #108]	@ (800a748 <TIM_OC3_SetConfig+0x120>)
 800a6da:	4293      	cmp	r3, r2
 800a6dc:	d003      	beq.n	800a6e6 <TIM_OC3_SetConfig+0xbe>
 800a6de:	687b      	ldr	r3, [r7, #4]
 800a6e0:	4a16      	ldr	r2, [pc, #88]	@ (800a73c <TIM_OC3_SetConfig+0x114>)
 800a6e2:	4293      	cmp	r3, r2
 800a6e4:	d113      	bne.n	800a70e <TIM_OC3_SetConfig+0xe6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 800a6e6:	693b      	ldr	r3, [r7, #16]
 800a6e8:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800a6ec:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800a6ee:	693b      	ldr	r3, [r7, #16]
 800a6f0:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 800a6f4:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 800a6f6:	683b      	ldr	r3, [r7, #0]
 800a6f8:	695b      	ldr	r3, [r3, #20]
 800a6fa:	011b      	lsls	r3, r3, #4
 800a6fc:	693a      	ldr	r2, [r7, #16]
 800a6fe:	4313      	orrs	r3, r2
 800a700:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800a702:	683b      	ldr	r3, [r7, #0]
 800a704:	699b      	ldr	r3, [r3, #24]
 800a706:	011b      	lsls	r3, r3, #4
 800a708:	693a      	ldr	r2, [r7, #16]
 800a70a:	4313      	orrs	r3, r2
 800a70c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800a70e:	687b      	ldr	r3, [r7, #4]
 800a710:	693a      	ldr	r2, [r7, #16]
 800a712:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800a714:	687b      	ldr	r3, [r7, #4]
 800a716:	68fa      	ldr	r2, [r7, #12]
 800a718:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800a71a:	683b      	ldr	r3, [r7, #0]
 800a71c:	685a      	ldr	r2, [r3, #4]
 800a71e:	687b      	ldr	r3, [r7, #4]
 800a720:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800a722:	687b      	ldr	r3, [r7, #4]
 800a724:	697a      	ldr	r2, [r7, #20]
 800a726:	621a      	str	r2, [r3, #32]
}
 800a728:	bf00      	nop
 800a72a:	371c      	adds	r7, #28
 800a72c:	46bd      	mov	sp, r7
 800a72e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a732:	4770      	bx	lr
 800a734:	40012c00 	.word	0x40012c00
 800a738:	40013400 	.word	0x40013400
 800a73c:	40015000 	.word	0x40015000
 800a740:	40014000 	.word	0x40014000
 800a744:	40014400 	.word	0x40014400
 800a748:	40014800 	.word	0x40014800

0800a74c <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800a74c:	b480      	push	{r7}
 800a74e:	b087      	sub	sp, #28
 800a750:	af00      	add	r7, sp, #0
 800a752:	6078      	str	r0, [r7, #4]
 800a754:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800a756:	687b      	ldr	r3, [r7, #4]
 800a758:	6a1b      	ldr	r3, [r3, #32]
 800a75a:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800a75c:	687b      	ldr	r3, [r7, #4]
 800a75e:	6a1b      	ldr	r3, [r3, #32]
 800a760:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 800a764:	687b      	ldr	r3, [r7, #4]
 800a766:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800a768:	687b      	ldr	r3, [r7, #4]
 800a76a:	685b      	ldr	r3, [r3, #4]
 800a76c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800a76e:	687b      	ldr	r3, [r7, #4]
 800a770:	69db      	ldr	r3, [r3, #28]
 800a772:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 800a774:	68fb      	ldr	r3, [r7, #12]
 800a776:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800a77a:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800a77e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 800a780:	68fb      	ldr	r3, [r7, #12]
 800a782:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800a786:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800a788:	683b      	ldr	r3, [r7, #0]
 800a78a:	681b      	ldr	r3, [r3, #0]
 800a78c:	021b      	lsls	r3, r3, #8
 800a78e:	68fa      	ldr	r2, [r7, #12]
 800a790:	4313      	orrs	r3, r2
 800a792:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 800a794:	697b      	ldr	r3, [r7, #20]
 800a796:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 800a79a:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 800a79c:	683b      	ldr	r3, [r7, #0]
 800a79e:	689b      	ldr	r3, [r3, #8]
 800a7a0:	031b      	lsls	r3, r3, #12
 800a7a2:	697a      	ldr	r2, [r7, #20]
 800a7a4:	4313      	orrs	r3, r2
 800a7a6:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_4))
 800a7a8:	687b      	ldr	r3, [r7, #4]
 800a7aa:	4a2c      	ldr	r2, [pc, #176]	@ (800a85c <TIM_OC4_SetConfig+0x110>)
 800a7ac:	4293      	cmp	r3, r2
 800a7ae:	d007      	beq.n	800a7c0 <TIM_OC4_SetConfig+0x74>
 800a7b0:	687b      	ldr	r3, [r7, #4]
 800a7b2:	4a2b      	ldr	r2, [pc, #172]	@ (800a860 <TIM_OC4_SetConfig+0x114>)
 800a7b4:	4293      	cmp	r3, r2
 800a7b6:	d003      	beq.n	800a7c0 <TIM_OC4_SetConfig+0x74>
 800a7b8:	687b      	ldr	r3, [r7, #4]
 800a7ba:	4a2a      	ldr	r2, [pc, #168]	@ (800a864 <TIM_OC4_SetConfig+0x118>)
 800a7bc:	4293      	cmp	r3, r2
 800a7be:	d10d      	bne.n	800a7dc <TIM_OC4_SetConfig+0x90>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC4NP;
 800a7c0:	697b      	ldr	r3, [r7, #20]
 800a7c2:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 800a7c6:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 12U);
 800a7c8:	683b      	ldr	r3, [r7, #0]
 800a7ca:	68db      	ldr	r3, [r3, #12]
 800a7cc:	031b      	lsls	r3, r3, #12
 800a7ce:	697a      	ldr	r2, [r7, #20]
 800a7d0:	4313      	orrs	r3, r2
 800a7d2:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC4NE;
 800a7d4:	697b      	ldr	r3, [r7, #20]
 800a7d6:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800a7da:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800a7dc:	687b      	ldr	r3, [r7, #4]
 800a7de:	4a1f      	ldr	r2, [pc, #124]	@ (800a85c <TIM_OC4_SetConfig+0x110>)
 800a7e0:	4293      	cmp	r3, r2
 800a7e2:	d013      	beq.n	800a80c <TIM_OC4_SetConfig+0xc0>
 800a7e4:	687b      	ldr	r3, [r7, #4]
 800a7e6:	4a1e      	ldr	r2, [pc, #120]	@ (800a860 <TIM_OC4_SetConfig+0x114>)
 800a7e8:	4293      	cmp	r3, r2
 800a7ea:	d00f      	beq.n	800a80c <TIM_OC4_SetConfig+0xc0>
 800a7ec:	687b      	ldr	r3, [r7, #4]
 800a7ee:	4a1e      	ldr	r2, [pc, #120]	@ (800a868 <TIM_OC4_SetConfig+0x11c>)
 800a7f0:	4293      	cmp	r3, r2
 800a7f2:	d00b      	beq.n	800a80c <TIM_OC4_SetConfig+0xc0>
 800a7f4:	687b      	ldr	r3, [r7, #4]
 800a7f6:	4a1d      	ldr	r2, [pc, #116]	@ (800a86c <TIM_OC4_SetConfig+0x120>)
 800a7f8:	4293      	cmp	r3, r2
 800a7fa:	d007      	beq.n	800a80c <TIM_OC4_SetConfig+0xc0>
 800a7fc:	687b      	ldr	r3, [r7, #4]
 800a7fe:	4a1c      	ldr	r2, [pc, #112]	@ (800a870 <TIM_OC4_SetConfig+0x124>)
 800a800:	4293      	cmp	r3, r2
 800a802:	d003      	beq.n	800a80c <TIM_OC4_SetConfig+0xc0>
 800a804:	687b      	ldr	r3, [r7, #4]
 800a806:	4a17      	ldr	r2, [pc, #92]	@ (800a864 <TIM_OC4_SetConfig+0x118>)
 800a808:	4293      	cmp	r3, r2
 800a80a:	d113      	bne.n	800a834 <TIM_OC4_SetConfig+0xe8>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 800a80c:	693b      	ldr	r3, [r7, #16]
 800a80e:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800a812:	613b      	str	r3, [r7, #16]
    /* Reset the Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4N;
 800a814:	693b      	ldr	r3, [r7, #16]
 800a816:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 800a81a:	613b      	str	r3, [r7, #16]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 800a81c:	683b      	ldr	r3, [r7, #0]
 800a81e:	695b      	ldr	r3, [r3, #20]
 800a820:	019b      	lsls	r3, r3, #6
 800a822:	693a      	ldr	r2, [r7, #16]
 800a824:	4313      	orrs	r3, r2
 800a826:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 6U);
 800a828:	683b      	ldr	r3, [r7, #0]
 800a82a:	699b      	ldr	r3, [r3, #24]
 800a82c:	019b      	lsls	r3, r3, #6
 800a82e:	693a      	ldr	r2, [r7, #16]
 800a830:	4313      	orrs	r3, r2
 800a832:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800a834:	687b      	ldr	r3, [r7, #4]
 800a836:	693a      	ldr	r2, [r7, #16]
 800a838:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800a83a:	687b      	ldr	r3, [r7, #4]
 800a83c:	68fa      	ldr	r2, [r7, #12]
 800a83e:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 800a840:	683b      	ldr	r3, [r7, #0]
 800a842:	685a      	ldr	r2, [r3, #4]
 800a844:	687b      	ldr	r3, [r7, #4]
 800a846:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800a848:	687b      	ldr	r3, [r7, #4]
 800a84a:	697a      	ldr	r2, [r7, #20]
 800a84c:	621a      	str	r2, [r3, #32]
}
 800a84e:	bf00      	nop
 800a850:	371c      	adds	r7, #28
 800a852:	46bd      	mov	sp, r7
 800a854:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a858:	4770      	bx	lr
 800a85a:	bf00      	nop
 800a85c:	40012c00 	.word	0x40012c00
 800a860:	40013400 	.word	0x40013400
 800a864:	40015000 	.word	0x40015000
 800a868:	40014000 	.word	0x40014000
 800a86c:	40014400 	.word	0x40014400
 800a870:	40014800 	.word	0x40014800

0800a874 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 800a874:	b480      	push	{r7}
 800a876:	b087      	sub	sp, #28
 800a878:	af00      	add	r7, sp, #0
 800a87a:	6078      	str	r0, [r7, #4]
 800a87c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800a87e:	687b      	ldr	r3, [r7, #4]
 800a880:	6a1b      	ldr	r3, [r3, #32]
 800a882:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 800a884:	687b      	ldr	r3, [r7, #4]
 800a886:	6a1b      	ldr	r3, [r3, #32]
 800a888:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 800a88c:	687b      	ldr	r3, [r7, #4]
 800a88e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800a890:	687b      	ldr	r3, [r7, #4]
 800a892:	685b      	ldr	r3, [r3, #4]
 800a894:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800a896:	687b      	ldr	r3, [r7, #4]
 800a898:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800a89a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 800a89c:	68fb      	ldr	r3, [r7, #12]
 800a89e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800a8a2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800a8a6:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800a8a8:	683b      	ldr	r3, [r7, #0]
 800a8aa:	681b      	ldr	r3, [r3, #0]
 800a8ac:	68fa      	ldr	r2, [r7, #12]
 800a8ae:	4313      	orrs	r3, r2
 800a8b0:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 800a8b2:	693b      	ldr	r3, [r7, #16]
 800a8b4:	f423 3300 	bic.w	r3, r3, #131072	@ 0x20000
 800a8b8:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 800a8ba:	683b      	ldr	r3, [r7, #0]
 800a8bc:	689b      	ldr	r3, [r3, #8]
 800a8be:	041b      	lsls	r3, r3, #16
 800a8c0:	693a      	ldr	r2, [r7, #16]
 800a8c2:	4313      	orrs	r3, r2
 800a8c4:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800a8c6:	687b      	ldr	r3, [r7, #4]
 800a8c8:	4a19      	ldr	r2, [pc, #100]	@ (800a930 <TIM_OC5_SetConfig+0xbc>)
 800a8ca:	4293      	cmp	r3, r2
 800a8cc:	d013      	beq.n	800a8f6 <TIM_OC5_SetConfig+0x82>
 800a8ce:	687b      	ldr	r3, [r7, #4]
 800a8d0:	4a18      	ldr	r2, [pc, #96]	@ (800a934 <TIM_OC5_SetConfig+0xc0>)
 800a8d2:	4293      	cmp	r3, r2
 800a8d4:	d00f      	beq.n	800a8f6 <TIM_OC5_SetConfig+0x82>
 800a8d6:	687b      	ldr	r3, [r7, #4]
 800a8d8:	4a17      	ldr	r2, [pc, #92]	@ (800a938 <TIM_OC5_SetConfig+0xc4>)
 800a8da:	4293      	cmp	r3, r2
 800a8dc:	d00b      	beq.n	800a8f6 <TIM_OC5_SetConfig+0x82>
 800a8de:	687b      	ldr	r3, [r7, #4]
 800a8e0:	4a16      	ldr	r2, [pc, #88]	@ (800a93c <TIM_OC5_SetConfig+0xc8>)
 800a8e2:	4293      	cmp	r3, r2
 800a8e4:	d007      	beq.n	800a8f6 <TIM_OC5_SetConfig+0x82>
 800a8e6:	687b      	ldr	r3, [r7, #4]
 800a8e8:	4a15      	ldr	r2, [pc, #84]	@ (800a940 <TIM_OC5_SetConfig+0xcc>)
 800a8ea:	4293      	cmp	r3, r2
 800a8ec:	d003      	beq.n	800a8f6 <TIM_OC5_SetConfig+0x82>
 800a8ee:	687b      	ldr	r3, [r7, #4]
 800a8f0:	4a14      	ldr	r2, [pc, #80]	@ (800a944 <TIM_OC5_SetConfig+0xd0>)
 800a8f2:	4293      	cmp	r3, r2
 800a8f4:	d109      	bne.n	800a90a <TIM_OC5_SetConfig+0x96>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 800a8f6:	697b      	ldr	r3, [r7, #20]
 800a8f8:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800a8fc:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 800a8fe:	683b      	ldr	r3, [r7, #0]
 800a900:	695b      	ldr	r3, [r3, #20]
 800a902:	021b      	lsls	r3, r3, #8
 800a904:	697a      	ldr	r2, [r7, #20]
 800a906:	4313      	orrs	r3, r2
 800a908:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800a90a:	687b      	ldr	r3, [r7, #4]
 800a90c:	697a      	ldr	r2, [r7, #20]
 800a90e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 800a910:	687b      	ldr	r3, [r7, #4]
 800a912:	68fa      	ldr	r2, [r7, #12]
 800a914:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 800a916:	683b      	ldr	r3, [r7, #0]
 800a918:	685a      	ldr	r2, [r3, #4]
 800a91a:	687b      	ldr	r3, [r7, #4]
 800a91c:	649a      	str	r2, [r3, #72]	@ 0x48

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800a91e:	687b      	ldr	r3, [r7, #4]
 800a920:	693a      	ldr	r2, [r7, #16]
 800a922:	621a      	str	r2, [r3, #32]
}
 800a924:	bf00      	nop
 800a926:	371c      	adds	r7, #28
 800a928:	46bd      	mov	sp, r7
 800a92a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a92e:	4770      	bx	lr
 800a930:	40012c00 	.word	0x40012c00
 800a934:	40013400 	.word	0x40013400
 800a938:	40014000 	.word	0x40014000
 800a93c:	40014400 	.word	0x40014400
 800a940:	40014800 	.word	0x40014800
 800a944:	40015000 	.word	0x40015000

0800a948 <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 800a948:	b480      	push	{r7}
 800a94a:	b087      	sub	sp, #28
 800a94c:	af00      	add	r7, sp, #0
 800a94e:	6078      	str	r0, [r7, #4]
 800a950:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800a952:	687b      	ldr	r3, [r7, #4]
 800a954:	6a1b      	ldr	r3, [r3, #32]
 800a956:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 800a958:	687b      	ldr	r3, [r7, #4]
 800a95a:	6a1b      	ldr	r3, [r3, #32]
 800a95c:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 800a960:	687b      	ldr	r3, [r7, #4]
 800a962:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800a964:	687b      	ldr	r3, [r7, #4]
 800a966:	685b      	ldr	r3, [r3, #4]
 800a968:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800a96a:	687b      	ldr	r3, [r7, #4]
 800a96c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800a96e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 800a970:	68fb      	ldr	r3, [r7, #12]
 800a972:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800a976:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800a97a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800a97c:	683b      	ldr	r3, [r7, #0]
 800a97e:	681b      	ldr	r3, [r3, #0]
 800a980:	021b      	lsls	r3, r3, #8
 800a982:	68fa      	ldr	r2, [r7, #12]
 800a984:	4313      	orrs	r3, r2
 800a986:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 800a988:	693b      	ldr	r3, [r7, #16]
 800a98a:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 800a98e:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 800a990:	683b      	ldr	r3, [r7, #0]
 800a992:	689b      	ldr	r3, [r3, #8]
 800a994:	051b      	lsls	r3, r3, #20
 800a996:	693a      	ldr	r2, [r7, #16]
 800a998:	4313      	orrs	r3, r2
 800a99a:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800a99c:	687b      	ldr	r3, [r7, #4]
 800a99e:	4a1a      	ldr	r2, [pc, #104]	@ (800aa08 <TIM_OC6_SetConfig+0xc0>)
 800a9a0:	4293      	cmp	r3, r2
 800a9a2:	d013      	beq.n	800a9cc <TIM_OC6_SetConfig+0x84>
 800a9a4:	687b      	ldr	r3, [r7, #4]
 800a9a6:	4a19      	ldr	r2, [pc, #100]	@ (800aa0c <TIM_OC6_SetConfig+0xc4>)
 800a9a8:	4293      	cmp	r3, r2
 800a9aa:	d00f      	beq.n	800a9cc <TIM_OC6_SetConfig+0x84>
 800a9ac:	687b      	ldr	r3, [r7, #4]
 800a9ae:	4a18      	ldr	r2, [pc, #96]	@ (800aa10 <TIM_OC6_SetConfig+0xc8>)
 800a9b0:	4293      	cmp	r3, r2
 800a9b2:	d00b      	beq.n	800a9cc <TIM_OC6_SetConfig+0x84>
 800a9b4:	687b      	ldr	r3, [r7, #4]
 800a9b6:	4a17      	ldr	r2, [pc, #92]	@ (800aa14 <TIM_OC6_SetConfig+0xcc>)
 800a9b8:	4293      	cmp	r3, r2
 800a9ba:	d007      	beq.n	800a9cc <TIM_OC6_SetConfig+0x84>
 800a9bc:	687b      	ldr	r3, [r7, #4]
 800a9be:	4a16      	ldr	r2, [pc, #88]	@ (800aa18 <TIM_OC6_SetConfig+0xd0>)
 800a9c0:	4293      	cmp	r3, r2
 800a9c2:	d003      	beq.n	800a9cc <TIM_OC6_SetConfig+0x84>
 800a9c4:	687b      	ldr	r3, [r7, #4]
 800a9c6:	4a15      	ldr	r2, [pc, #84]	@ (800aa1c <TIM_OC6_SetConfig+0xd4>)
 800a9c8:	4293      	cmp	r3, r2
 800a9ca:	d109      	bne.n	800a9e0 <TIM_OC6_SetConfig+0x98>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 800a9cc:	697b      	ldr	r3, [r7, #20]
 800a9ce:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800a9d2:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 800a9d4:	683b      	ldr	r3, [r7, #0]
 800a9d6:	695b      	ldr	r3, [r3, #20]
 800a9d8:	029b      	lsls	r3, r3, #10
 800a9da:	697a      	ldr	r2, [r7, #20]
 800a9dc:	4313      	orrs	r3, r2
 800a9de:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800a9e0:	687b      	ldr	r3, [r7, #4]
 800a9e2:	697a      	ldr	r2, [r7, #20]
 800a9e4:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 800a9e6:	687b      	ldr	r3, [r7, #4]
 800a9e8:	68fa      	ldr	r2, [r7, #12]
 800a9ea:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 800a9ec:	683b      	ldr	r3, [r7, #0]
 800a9ee:	685a      	ldr	r2, [r3, #4]
 800a9f0:	687b      	ldr	r3, [r7, #4]
 800a9f2:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800a9f4:	687b      	ldr	r3, [r7, #4]
 800a9f6:	693a      	ldr	r2, [r7, #16]
 800a9f8:	621a      	str	r2, [r3, #32]
}
 800a9fa:	bf00      	nop
 800a9fc:	371c      	adds	r7, #28
 800a9fe:	46bd      	mov	sp, r7
 800aa00:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aa04:	4770      	bx	lr
 800aa06:	bf00      	nop
 800aa08:	40012c00 	.word	0x40012c00
 800aa0c:	40013400 	.word	0x40013400
 800aa10:	40014000 	.word	0x40014000
 800aa14:	40014400 	.word	0x40014400
 800aa18:	40014800 	.word	0x40014800
 800aa1c:	40015000 	.word	0x40015000

0800aa20 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 800aa20:	b480      	push	{r7}
 800aa22:	b087      	sub	sp, #28
 800aa24:	af00      	add	r7, sp, #0
 800aa26:	60f8      	str	r0, [r7, #12]
 800aa28:	60b9      	str	r1, [r7, #8]
 800aa2a:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 800aa2c:	68bb      	ldr	r3, [r7, #8]
 800aa2e:	f003 031f 	and.w	r3, r3, #31
 800aa32:	2201      	movs	r2, #1
 800aa34:	fa02 f303 	lsl.w	r3, r2, r3
 800aa38:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 800aa3a:	68fb      	ldr	r3, [r7, #12]
 800aa3c:	6a1a      	ldr	r2, [r3, #32]
 800aa3e:	697b      	ldr	r3, [r7, #20]
 800aa40:	43db      	mvns	r3, r3
 800aa42:	401a      	ands	r2, r3
 800aa44:	68fb      	ldr	r3, [r7, #12]
 800aa46:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 800aa48:	68fb      	ldr	r3, [r7, #12]
 800aa4a:	6a1a      	ldr	r2, [r3, #32]
 800aa4c:	68bb      	ldr	r3, [r7, #8]
 800aa4e:	f003 031f 	and.w	r3, r3, #31
 800aa52:	6879      	ldr	r1, [r7, #4]
 800aa54:	fa01 f303 	lsl.w	r3, r1, r3
 800aa58:	431a      	orrs	r2, r3
 800aa5a:	68fb      	ldr	r3, [r7, #12]
 800aa5c:	621a      	str	r2, [r3, #32]
}
 800aa5e:	bf00      	nop
 800aa60:	371c      	adds	r7, #28
 800aa62:	46bd      	mov	sp, r7
 800aa64:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aa68:	4770      	bx	lr
	...

0800aa6c <HAL_TIMEx_PWMN_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_PWMN_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800aa6c:	b580      	push	{r7, lr}
 800aa6e:	b084      	sub	sp, #16
 800aa70:	af00      	add	r7, sp, #0
 800aa72:	6078      	str	r0, [r7, #4]
 800aa74:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCXN_INSTANCE(htim->Instance, Channel));

  /* Check the TIM complementary channel state */
  if (TIM_CHANNEL_N_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 800aa76:	683b      	ldr	r3, [r7, #0]
 800aa78:	2b00      	cmp	r3, #0
 800aa7a:	d109      	bne.n	800aa90 <HAL_TIMEx_PWMN_Start+0x24>
 800aa7c:	687b      	ldr	r3, [r7, #4]
 800aa7e:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800aa82:	b2db      	uxtb	r3, r3
 800aa84:	2b01      	cmp	r3, #1
 800aa86:	bf14      	ite	ne
 800aa88:	2301      	movne	r3, #1
 800aa8a:	2300      	moveq	r3, #0
 800aa8c:	b2db      	uxtb	r3, r3
 800aa8e:	e022      	b.n	800aad6 <HAL_TIMEx_PWMN_Start+0x6a>
 800aa90:	683b      	ldr	r3, [r7, #0]
 800aa92:	2b04      	cmp	r3, #4
 800aa94:	d109      	bne.n	800aaaa <HAL_TIMEx_PWMN_Start+0x3e>
 800aa96:	687b      	ldr	r3, [r7, #4]
 800aa98:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800aa9c:	b2db      	uxtb	r3, r3
 800aa9e:	2b01      	cmp	r3, #1
 800aaa0:	bf14      	ite	ne
 800aaa2:	2301      	movne	r3, #1
 800aaa4:	2300      	moveq	r3, #0
 800aaa6:	b2db      	uxtb	r3, r3
 800aaa8:	e015      	b.n	800aad6 <HAL_TIMEx_PWMN_Start+0x6a>
 800aaaa:	683b      	ldr	r3, [r7, #0]
 800aaac:	2b08      	cmp	r3, #8
 800aaae:	d109      	bne.n	800aac4 <HAL_TIMEx_PWMN_Start+0x58>
 800aab0:	687b      	ldr	r3, [r7, #4]
 800aab2:	f893 3046 	ldrb.w	r3, [r3, #70]	@ 0x46
 800aab6:	b2db      	uxtb	r3, r3
 800aab8:	2b01      	cmp	r3, #1
 800aaba:	bf14      	ite	ne
 800aabc:	2301      	movne	r3, #1
 800aabe:	2300      	moveq	r3, #0
 800aac0:	b2db      	uxtb	r3, r3
 800aac2:	e008      	b.n	800aad6 <HAL_TIMEx_PWMN_Start+0x6a>
 800aac4:	687b      	ldr	r3, [r7, #4]
 800aac6:	f893 3047 	ldrb.w	r3, [r3, #71]	@ 0x47
 800aaca:	b2db      	uxtb	r3, r3
 800aacc:	2b01      	cmp	r3, #1
 800aace:	bf14      	ite	ne
 800aad0:	2301      	movne	r3, #1
 800aad2:	2300      	moveq	r3, #0
 800aad4:	b2db      	uxtb	r3, r3
 800aad6:	2b00      	cmp	r3, #0
 800aad8:	d001      	beq.n	800aade <HAL_TIMEx_PWMN_Start+0x72>
  {
    return HAL_ERROR;
 800aada:	2301      	movs	r3, #1
 800aadc:	e073      	b.n	800abc6 <HAL_TIMEx_PWMN_Start+0x15a>
  }

  /* Set the TIM complementary channel state */
  TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800aade:	683b      	ldr	r3, [r7, #0]
 800aae0:	2b00      	cmp	r3, #0
 800aae2:	d104      	bne.n	800aaee <HAL_TIMEx_PWMN_Start+0x82>
 800aae4:	687b      	ldr	r3, [r7, #4]
 800aae6:	2202      	movs	r2, #2
 800aae8:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800aaec:	e013      	b.n	800ab16 <HAL_TIMEx_PWMN_Start+0xaa>
 800aaee:	683b      	ldr	r3, [r7, #0]
 800aaf0:	2b04      	cmp	r3, #4
 800aaf2:	d104      	bne.n	800aafe <HAL_TIMEx_PWMN_Start+0x92>
 800aaf4:	687b      	ldr	r3, [r7, #4]
 800aaf6:	2202      	movs	r2, #2
 800aaf8:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800aafc:	e00b      	b.n	800ab16 <HAL_TIMEx_PWMN_Start+0xaa>
 800aafe:	683b      	ldr	r3, [r7, #0]
 800ab00:	2b08      	cmp	r3, #8
 800ab02:	d104      	bne.n	800ab0e <HAL_TIMEx_PWMN_Start+0xa2>
 800ab04:	687b      	ldr	r3, [r7, #4]
 800ab06:	2202      	movs	r2, #2
 800ab08:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 800ab0c:	e003      	b.n	800ab16 <HAL_TIMEx_PWMN_Start+0xaa>
 800ab0e:	687b      	ldr	r3, [r7, #4]
 800ab10:	2202      	movs	r2, #2
 800ab12:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Enable the complementary PWM output  */
  TIM_CCxNChannelCmd(htim->Instance, Channel, TIM_CCxN_ENABLE);
 800ab16:	687b      	ldr	r3, [r7, #4]
 800ab18:	681b      	ldr	r3, [r3, #0]
 800ab1a:	2204      	movs	r2, #4
 800ab1c:	6839      	ldr	r1, [r7, #0]
 800ab1e:	4618      	mov	r0, r3
 800ab20:	f000 f9a3 	bl	800ae6a <TIM_CCxNChannelCmd>

  /* Enable the Main Output */
  __HAL_TIM_MOE_ENABLE(htim);
 800ab24:	687b      	ldr	r3, [r7, #4]
 800ab26:	681b      	ldr	r3, [r3, #0]
 800ab28:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800ab2a:	687b      	ldr	r3, [r7, #4]
 800ab2c:	681b      	ldr	r3, [r3, #0]
 800ab2e:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 800ab32:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800ab34:	687b      	ldr	r3, [r7, #4]
 800ab36:	681b      	ldr	r3, [r3, #0]
 800ab38:	4a25      	ldr	r2, [pc, #148]	@ (800abd0 <HAL_TIMEx_PWMN_Start+0x164>)
 800ab3a:	4293      	cmp	r3, r2
 800ab3c:	d022      	beq.n	800ab84 <HAL_TIMEx_PWMN_Start+0x118>
 800ab3e:	687b      	ldr	r3, [r7, #4]
 800ab40:	681b      	ldr	r3, [r3, #0]
 800ab42:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800ab46:	d01d      	beq.n	800ab84 <HAL_TIMEx_PWMN_Start+0x118>
 800ab48:	687b      	ldr	r3, [r7, #4]
 800ab4a:	681b      	ldr	r3, [r3, #0]
 800ab4c:	4a21      	ldr	r2, [pc, #132]	@ (800abd4 <HAL_TIMEx_PWMN_Start+0x168>)
 800ab4e:	4293      	cmp	r3, r2
 800ab50:	d018      	beq.n	800ab84 <HAL_TIMEx_PWMN_Start+0x118>
 800ab52:	687b      	ldr	r3, [r7, #4]
 800ab54:	681b      	ldr	r3, [r3, #0]
 800ab56:	4a20      	ldr	r2, [pc, #128]	@ (800abd8 <HAL_TIMEx_PWMN_Start+0x16c>)
 800ab58:	4293      	cmp	r3, r2
 800ab5a:	d013      	beq.n	800ab84 <HAL_TIMEx_PWMN_Start+0x118>
 800ab5c:	687b      	ldr	r3, [r7, #4]
 800ab5e:	681b      	ldr	r3, [r3, #0]
 800ab60:	4a1e      	ldr	r2, [pc, #120]	@ (800abdc <HAL_TIMEx_PWMN_Start+0x170>)
 800ab62:	4293      	cmp	r3, r2
 800ab64:	d00e      	beq.n	800ab84 <HAL_TIMEx_PWMN_Start+0x118>
 800ab66:	687b      	ldr	r3, [r7, #4]
 800ab68:	681b      	ldr	r3, [r3, #0]
 800ab6a:	4a1d      	ldr	r2, [pc, #116]	@ (800abe0 <HAL_TIMEx_PWMN_Start+0x174>)
 800ab6c:	4293      	cmp	r3, r2
 800ab6e:	d009      	beq.n	800ab84 <HAL_TIMEx_PWMN_Start+0x118>
 800ab70:	687b      	ldr	r3, [r7, #4]
 800ab72:	681b      	ldr	r3, [r3, #0]
 800ab74:	4a1b      	ldr	r2, [pc, #108]	@ (800abe4 <HAL_TIMEx_PWMN_Start+0x178>)
 800ab76:	4293      	cmp	r3, r2
 800ab78:	d004      	beq.n	800ab84 <HAL_TIMEx_PWMN_Start+0x118>
 800ab7a:	687b      	ldr	r3, [r7, #4]
 800ab7c:	681b      	ldr	r3, [r3, #0]
 800ab7e:	4a1a      	ldr	r2, [pc, #104]	@ (800abe8 <HAL_TIMEx_PWMN_Start+0x17c>)
 800ab80:	4293      	cmp	r3, r2
 800ab82:	d115      	bne.n	800abb0 <HAL_TIMEx_PWMN_Start+0x144>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800ab84:	687b      	ldr	r3, [r7, #4]
 800ab86:	681b      	ldr	r3, [r3, #0]
 800ab88:	689a      	ldr	r2, [r3, #8]
 800ab8a:	4b18      	ldr	r3, [pc, #96]	@ (800abec <HAL_TIMEx_PWMN_Start+0x180>)
 800ab8c:	4013      	ands	r3, r2
 800ab8e:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800ab90:	68fb      	ldr	r3, [r7, #12]
 800ab92:	2b06      	cmp	r3, #6
 800ab94:	d015      	beq.n	800abc2 <HAL_TIMEx_PWMN_Start+0x156>
 800ab96:	68fb      	ldr	r3, [r7, #12]
 800ab98:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800ab9c:	d011      	beq.n	800abc2 <HAL_TIMEx_PWMN_Start+0x156>
    {
      __HAL_TIM_ENABLE(htim);
 800ab9e:	687b      	ldr	r3, [r7, #4]
 800aba0:	681b      	ldr	r3, [r3, #0]
 800aba2:	681a      	ldr	r2, [r3, #0]
 800aba4:	687b      	ldr	r3, [r7, #4]
 800aba6:	681b      	ldr	r3, [r3, #0]
 800aba8:	f042 0201 	orr.w	r2, r2, #1
 800abac:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800abae:	e008      	b.n	800abc2 <HAL_TIMEx_PWMN_Start+0x156>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800abb0:	687b      	ldr	r3, [r7, #4]
 800abb2:	681b      	ldr	r3, [r3, #0]
 800abb4:	681a      	ldr	r2, [r3, #0]
 800abb6:	687b      	ldr	r3, [r7, #4]
 800abb8:	681b      	ldr	r3, [r3, #0]
 800abba:	f042 0201 	orr.w	r2, r2, #1
 800abbe:	601a      	str	r2, [r3, #0]
 800abc0:	e000      	b.n	800abc4 <HAL_TIMEx_PWMN_Start+0x158>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800abc2:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 800abc4:	2300      	movs	r3, #0
}
 800abc6:	4618      	mov	r0, r3
 800abc8:	3710      	adds	r7, #16
 800abca:	46bd      	mov	sp, r7
 800abcc:	bd80      	pop	{r7, pc}
 800abce:	bf00      	nop
 800abd0:	40012c00 	.word	0x40012c00
 800abd4:	40000400 	.word	0x40000400
 800abd8:	40000800 	.word	0x40000800
 800abdc:	40000c00 	.word	0x40000c00
 800abe0:	40013400 	.word	0x40013400
 800abe4:	40014000 	.word	0x40014000
 800abe8:	40015000 	.word	0x40015000
 800abec:	00010007 	.word	0x00010007

0800abf0 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 800abf0:	b480      	push	{r7}
 800abf2:	b085      	sub	sp, #20
 800abf4:	af00      	add	r7, sp, #0
 800abf6:	6078      	str	r0, [r7, #4]
 800abf8:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800abfa:	687b      	ldr	r3, [r7, #4]
 800abfc:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800ac00:	2b01      	cmp	r3, #1
 800ac02:	d101      	bne.n	800ac08 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800ac04:	2302      	movs	r3, #2
 800ac06:	e074      	b.n	800acf2 <HAL_TIMEx_MasterConfigSynchronization+0x102>
 800ac08:	687b      	ldr	r3, [r7, #4]
 800ac0a:	2201      	movs	r2, #1
 800ac0c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800ac10:	687b      	ldr	r3, [r7, #4]
 800ac12:	2202      	movs	r2, #2
 800ac14:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800ac18:	687b      	ldr	r3, [r7, #4]
 800ac1a:	681b      	ldr	r3, [r3, #0]
 800ac1c:	685b      	ldr	r3, [r3, #4]
 800ac1e:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800ac20:	687b      	ldr	r3, [r7, #4]
 800ac22:	681b      	ldr	r3, [r3, #0]
 800ac24:	689b      	ldr	r3, [r3, #8]
 800ac26:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 800ac28:	687b      	ldr	r3, [r7, #4]
 800ac2a:	681b      	ldr	r3, [r3, #0]
 800ac2c:	4a34      	ldr	r2, [pc, #208]	@ (800ad00 <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 800ac2e:	4293      	cmp	r3, r2
 800ac30:	d009      	beq.n	800ac46 <HAL_TIMEx_MasterConfigSynchronization+0x56>
 800ac32:	687b      	ldr	r3, [r7, #4]
 800ac34:	681b      	ldr	r3, [r3, #0]
 800ac36:	4a33      	ldr	r2, [pc, #204]	@ (800ad04 <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 800ac38:	4293      	cmp	r3, r2
 800ac3a:	d004      	beq.n	800ac46 <HAL_TIMEx_MasterConfigSynchronization+0x56>
 800ac3c:	687b      	ldr	r3, [r7, #4]
 800ac3e:	681b      	ldr	r3, [r3, #0]
 800ac40:	4a31      	ldr	r2, [pc, #196]	@ (800ad08 <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 800ac42:	4293      	cmp	r3, r2
 800ac44:	d108      	bne.n	800ac58 <HAL_TIMEx_MasterConfigSynchronization+0x68>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 800ac46:	68fb      	ldr	r3, [r7, #12]
 800ac48:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 800ac4c:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 800ac4e:	683b      	ldr	r3, [r7, #0]
 800ac50:	685b      	ldr	r3, [r3, #4]
 800ac52:	68fa      	ldr	r2, [r7, #12]
 800ac54:	4313      	orrs	r3, r2
 800ac56:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800ac58:	68fb      	ldr	r3, [r7, #12]
 800ac5a:	f023 7300 	bic.w	r3, r3, #33554432	@ 0x2000000
 800ac5e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800ac62:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800ac64:	683b      	ldr	r3, [r7, #0]
 800ac66:	681b      	ldr	r3, [r3, #0]
 800ac68:	68fa      	ldr	r2, [r7, #12]
 800ac6a:	4313      	orrs	r3, r2
 800ac6c:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800ac6e:	687b      	ldr	r3, [r7, #4]
 800ac70:	681b      	ldr	r3, [r3, #0]
 800ac72:	68fa      	ldr	r2, [r7, #12]
 800ac74:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800ac76:	687b      	ldr	r3, [r7, #4]
 800ac78:	681b      	ldr	r3, [r3, #0]
 800ac7a:	4a21      	ldr	r2, [pc, #132]	@ (800ad00 <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 800ac7c:	4293      	cmp	r3, r2
 800ac7e:	d022      	beq.n	800acc6 <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 800ac80:	687b      	ldr	r3, [r7, #4]
 800ac82:	681b      	ldr	r3, [r3, #0]
 800ac84:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800ac88:	d01d      	beq.n	800acc6 <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 800ac8a:	687b      	ldr	r3, [r7, #4]
 800ac8c:	681b      	ldr	r3, [r3, #0]
 800ac8e:	4a1f      	ldr	r2, [pc, #124]	@ (800ad0c <HAL_TIMEx_MasterConfigSynchronization+0x11c>)
 800ac90:	4293      	cmp	r3, r2
 800ac92:	d018      	beq.n	800acc6 <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 800ac94:	687b      	ldr	r3, [r7, #4]
 800ac96:	681b      	ldr	r3, [r3, #0]
 800ac98:	4a1d      	ldr	r2, [pc, #116]	@ (800ad10 <HAL_TIMEx_MasterConfigSynchronization+0x120>)
 800ac9a:	4293      	cmp	r3, r2
 800ac9c:	d013      	beq.n	800acc6 <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 800ac9e:	687b      	ldr	r3, [r7, #4]
 800aca0:	681b      	ldr	r3, [r3, #0]
 800aca2:	4a1c      	ldr	r2, [pc, #112]	@ (800ad14 <HAL_TIMEx_MasterConfigSynchronization+0x124>)
 800aca4:	4293      	cmp	r3, r2
 800aca6:	d00e      	beq.n	800acc6 <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 800aca8:	687b      	ldr	r3, [r7, #4]
 800acaa:	681b      	ldr	r3, [r3, #0]
 800acac:	4a15      	ldr	r2, [pc, #84]	@ (800ad04 <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 800acae:	4293      	cmp	r3, r2
 800acb0:	d009      	beq.n	800acc6 <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 800acb2:	687b      	ldr	r3, [r7, #4]
 800acb4:	681b      	ldr	r3, [r3, #0]
 800acb6:	4a18      	ldr	r2, [pc, #96]	@ (800ad18 <HAL_TIMEx_MasterConfigSynchronization+0x128>)
 800acb8:	4293      	cmp	r3, r2
 800acba:	d004      	beq.n	800acc6 <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 800acbc:	687b      	ldr	r3, [r7, #4]
 800acbe:	681b      	ldr	r3, [r3, #0]
 800acc0:	4a11      	ldr	r2, [pc, #68]	@ (800ad08 <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 800acc2:	4293      	cmp	r3, r2
 800acc4:	d10c      	bne.n	800ace0 <HAL_TIMEx_MasterConfigSynchronization+0xf0>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800acc6:	68bb      	ldr	r3, [r7, #8]
 800acc8:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800accc:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800acce:	683b      	ldr	r3, [r7, #0]
 800acd0:	689b      	ldr	r3, [r3, #8]
 800acd2:	68ba      	ldr	r2, [r7, #8]
 800acd4:	4313      	orrs	r3, r2
 800acd6:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800acd8:	687b      	ldr	r3, [r7, #4]
 800acda:	681b      	ldr	r3, [r3, #0]
 800acdc:	68ba      	ldr	r2, [r7, #8]
 800acde:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800ace0:	687b      	ldr	r3, [r7, #4]
 800ace2:	2201      	movs	r2, #1
 800ace4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 800ace8:	687b      	ldr	r3, [r7, #4]
 800acea:	2200      	movs	r2, #0
 800acec:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 800acf0:	2300      	movs	r3, #0
}
 800acf2:	4618      	mov	r0, r3
 800acf4:	3714      	adds	r7, #20
 800acf6:	46bd      	mov	sp, r7
 800acf8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800acfc:	4770      	bx	lr
 800acfe:	bf00      	nop
 800ad00:	40012c00 	.word	0x40012c00
 800ad04:	40013400 	.word	0x40013400
 800ad08:	40015000 	.word	0x40015000
 800ad0c:	40000400 	.word	0x40000400
 800ad10:	40000800 	.word	0x40000800
 800ad14:	40000c00 	.word	0x40000c00
 800ad18:	40014000 	.word	0x40014000

0800ad1c <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                const TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 800ad1c:	b480      	push	{r7}
 800ad1e:	b085      	sub	sp, #20
 800ad20:	af00      	add	r7, sp, #0
 800ad22:	6078      	str	r0, [r7, #4]
 800ad24:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 800ad26:	2300      	movs	r3, #0
 800ad28:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->BreakFilter));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));
  assert_param(IS_TIM_BREAK_AFMODE(sBreakDeadTimeConfig->BreakAFMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800ad2a:	687b      	ldr	r3, [r7, #4]
 800ad2c:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800ad30:	2b01      	cmp	r3, #1
 800ad32:	d101      	bne.n	800ad38 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 800ad34:	2302      	movs	r3, #2
 800ad36:	e078      	b.n	800ae2a <HAL_TIMEx_ConfigBreakDeadTime+0x10e>
 800ad38:	687b      	ldr	r3, [r7, #4]
 800ad3a:	2201      	movs	r2, #1
 800ad3c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 800ad40:	68fb      	ldr	r3, [r7, #12]
 800ad42:	f023 02ff 	bic.w	r2, r3, #255	@ 0xff
 800ad46:	683b      	ldr	r3, [r7, #0]
 800ad48:	68db      	ldr	r3, [r3, #12]
 800ad4a:	4313      	orrs	r3, r2
 800ad4c:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 800ad4e:	68fb      	ldr	r3, [r7, #12]
 800ad50:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 800ad54:	683b      	ldr	r3, [r7, #0]
 800ad56:	689b      	ldr	r3, [r3, #8]
 800ad58:	4313      	orrs	r3, r2
 800ad5a:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 800ad5c:	68fb      	ldr	r3, [r7, #12]
 800ad5e:	f423 6280 	bic.w	r2, r3, #1024	@ 0x400
 800ad62:	683b      	ldr	r3, [r7, #0]
 800ad64:	685b      	ldr	r3, [r3, #4]
 800ad66:	4313      	orrs	r3, r2
 800ad68:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 800ad6a:	68fb      	ldr	r3, [r7, #12]
 800ad6c:	f423 6200 	bic.w	r2, r3, #2048	@ 0x800
 800ad70:	683b      	ldr	r3, [r7, #0]
 800ad72:	681b      	ldr	r3, [r3, #0]
 800ad74:	4313      	orrs	r3, r2
 800ad76:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 800ad78:	68fb      	ldr	r3, [r7, #12]
 800ad7a:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 800ad7e:	683b      	ldr	r3, [r7, #0]
 800ad80:	691b      	ldr	r3, [r3, #16]
 800ad82:	4313      	orrs	r3, r2
 800ad84:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 800ad86:	68fb      	ldr	r3, [r7, #12]
 800ad88:	f423 5200 	bic.w	r2, r3, #8192	@ 0x2000
 800ad8c:	683b      	ldr	r3, [r7, #0]
 800ad8e:	695b      	ldr	r3, [r3, #20]
 800ad90:	4313      	orrs	r3, r2
 800ad92:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 800ad94:	68fb      	ldr	r3, [r7, #12]
 800ad96:	f423 4280 	bic.w	r2, r3, #16384	@ 0x4000
 800ad9a:	683b      	ldr	r3, [r7, #0]
 800ad9c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800ad9e:	4313      	orrs	r3, r2
 800ada0:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKF, (sBreakDeadTimeConfig->BreakFilter << TIM_BDTR_BKF_Pos));
 800ada2:	68fb      	ldr	r3, [r7, #12]
 800ada4:	f423 2270 	bic.w	r2, r3, #983040	@ 0xf0000
 800ada8:	683b      	ldr	r3, [r7, #0]
 800adaa:	699b      	ldr	r3, [r3, #24]
 800adac:	041b      	lsls	r3, r3, #16
 800adae:	4313      	orrs	r3, r2
 800adb0:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKBID, sBreakDeadTimeConfig->BreakAFMode);
 800adb2:	68fb      	ldr	r3, [r7, #12]
 800adb4:	f023 5280 	bic.w	r2, r3, #268435456	@ 0x10000000
 800adb8:	683b      	ldr	r3, [r7, #0]
 800adba:	69db      	ldr	r3, [r3, #28]
 800adbc:	4313      	orrs	r3, r2
 800adbe:	60fb      	str	r3, [r7, #12]

  if (IS_TIM_BKIN2_INSTANCE(htim->Instance))
 800adc0:	687b      	ldr	r3, [r7, #4]
 800adc2:	681b      	ldr	r3, [r3, #0]
 800adc4:	4a1c      	ldr	r2, [pc, #112]	@ (800ae38 <HAL_TIMEx_ConfigBreakDeadTime+0x11c>)
 800adc6:	4293      	cmp	r3, r2
 800adc8:	d009      	beq.n	800adde <HAL_TIMEx_ConfigBreakDeadTime+0xc2>
 800adca:	687b      	ldr	r3, [r7, #4]
 800adcc:	681b      	ldr	r3, [r3, #0]
 800adce:	4a1b      	ldr	r2, [pc, #108]	@ (800ae3c <HAL_TIMEx_ConfigBreakDeadTime+0x120>)
 800add0:	4293      	cmp	r3, r2
 800add2:	d004      	beq.n	800adde <HAL_TIMEx_ConfigBreakDeadTime+0xc2>
 800add4:	687b      	ldr	r3, [r7, #4]
 800add6:	681b      	ldr	r3, [r3, #0]
 800add8:	4a19      	ldr	r2, [pc, #100]	@ (800ae40 <HAL_TIMEx_ConfigBreakDeadTime+0x124>)
 800adda:	4293      	cmp	r3, r2
 800addc:	d11c      	bne.n	800ae18 <HAL_TIMEx_ConfigBreakDeadTime+0xfc>
    assert_param(IS_TIM_BREAK2_POLARITY(sBreakDeadTimeConfig->Break2Polarity));
    assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->Break2Filter));
    assert_param(IS_TIM_BREAK2_AFMODE(sBreakDeadTimeConfig->Break2AFMode));

    /* Set the BREAK2 input related BDTR bits */
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2F, (sBreakDeadTimeConfig->Break2Filter << TIM_BDTR_BK2F_Pos));
 800adde:	68fb      	ldr	r3, [r7, #12]
 800ade0:	f423 0270 	bic.w	r2, r3, #15728640	@ 0xf00000
 800ade4:	683b      	ldr	r3, [r7, #0]
 800ade6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800ade8:	051b      	lsls	r3, r3, #20
 800adea:	4313      	orrs	r3, r2
 800adec:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2E, sBreakDeadTimeConfig->Break2State);
 800adee:	68fb      	ldr	r3, [r7, #12]
 800adf0:	f023 7280 	bic.w	r2, r3, #16777216	@ 0x1000000
 800adf4:	683b      	ldr	r3, [r7, #0]
 800adf6:	6a1b      	ldr	r3, [r3, #32]
 800adf8:	4313      	orrs	r3, r2
 800adfa:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2P, sBreakDeadTimeConfig->Break2Polarity);
 800adfc:	68fb      	ldr	r3, [r7, #12]
 800adfe:	f023 7200 	bic.w	r2, r3, #33554432	@ 0x2000000
 800ae02:	683b      	ldr	r3, [r7, #0]
 800ae04:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800ae06:	4313      	orrs	r3, r2
 800ae08:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2BID, sBreakDeadTimeConfig->Break2AFMode);
 800ae0a:	68fb      	ldr	r3, [r7, #12]
 800ae0c:	f023 5200 	bic.w	r2, r3, #536870912	@ 0x20000000
 800ae10:	683b      	ldr	r3, [r7, #0]
 800ae12:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800ae14:	4313      	orrs	r3, r2
 800ae16:	60fb      	str	r3, [r7, #12]
  }

  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 800ae18:	687b      	ldr	r3, [r7, #4]
 800ae1a:	681b      	ldr	r3, [r3, #0]
 800ae1c:	68fa      	ldr	r2, [r7, #12]
 800ae1e:	645a      	str	r2, [r3, #68]	@ 0x44

  __HAL_UNLOCK(htim);
 800ae20:	687b      	ldr	r3, [r7, #4]
 800ae22:	2200      	movs	r2, #0
 800ae24:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 800ae28:	2300      	movs	r3, #0
}
 800ae2a:	4618      	mov	r0, r3
 800ae2c:	3714      	adds	r7, #20
 800ae2e:	46bd      	mov	sp, r7
 800ae30:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ae34:	4770      	bx	lr
 800ae36:	bf00      	nop
 800ae38:	40012c00 	.word	0x40012c00
 800ae3c:	40013400 	.word	0x40013400
 800ae40:	40015000 	.word	0x40015000

0800ae44 <HAL_TIMEx_EnableDeadTimePreload>:
  * @brief  Enable deadtime preload
  * @param  htim TIM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_EnableDeadTimePreload(TIM_HandleTypeDef *htim)
{
 800ae44:	b480      	push	{r7}
 800ae46:	b083      	sub	sp, #12
 800ae48:	af00      	add	r7, sp, #0
 800ae4a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_BREAK_INSTANCE(htim->Instance));

  SET_BIT(htim->Instance->DTR2, TIM_DTR2_DTPE);
 800ae4c:	687b      	ldr	r3, [r7, #4]
 800ae4e:	681b      	ldr	r3, [r3, #0]
 800ae50:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800ae52:	687b      	ldr	r3, [r7, #4]
 800ae54:	681b      	ldr	r3, [r3, #0]
 800ae56:	f442 3200 	orr.w	r2, r2, #131072	@ 0x20000
 800ae5a:	655a      	str	r2, [r3, #84]	@ 0x54
  return HAL_OK;
 800ae5c:	2300      	movs	r3, #0
}
 800ae5e:	4618      	mov	r0, r3
 800ae60:	370c      	adds	r7, #12
 800ae62:	46bd      	mov	sp, r7
 800ae64:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ae68:	4770      	bx	lr

0800ae6a <TIM_CCxNChannelCmd>:
  * @param  ChannelNState specifies the TIM Channel CCxNE bit new state.
  *          This parameter can be: TIM_CCxN_ENABLE or TIM_CCxN_Disable.
  * @retval None
  */
static void TIM_CCxNChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelNState)
{
 800ae6a:	b480      	push	{r7}
 800ae6c:	b087      	sub	sp, #28
 800ae6e:	af00      	add	r7, sp, #0
 800ae70:	60f8      	str	r0, [r7, #12]
 800ae72:	60b9      	str	r1, [r7, #8]
 800ae74:	607a      	str	r2, [r7, #4]
  uint32_t tmp;

  tmp = TIM_CCER_CC1NE << (Channel & 0xFU); /* 0xFU = 15 bits max shift */
 800ae76:	68bb      	ldr	r3, [r7, #8]
 800ae78:	f003 030f 	and.w	r3, r3, #15
 800ae7c:	2204      	movs	r2, #4
 800ae7e:	fa02 f303 	lsl.w	r3, r2, r3
 800ae82:	617b      	str	r3, [r7, #20]

  /* Reset the CCxNE Bit */
  TIMx->CCER &=  ~tmp;
 800ae84:	68fb      	ldr	r3, [r7, #12]
 800ae86:	6a1a      	ldr	r2, [r3, #32]
 800ae88:	697b      	ldr	r3, [r7, #20]
 800ae8a:	43db      	mvns	r3, r3
 800ae8c:	401a      	ands	r2, r3
 800ae8e:	68fb      	ldr	r3, [r7, #12]
 800ae90:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxNE Bit */
  TIMx->CCER |= (uint32_t)(ChannelNState << (Channel & 0xFU)); /* 0xFU = 15 bits max shift */
 800ae92:	68fb      	ldr	r3, [r7, #12]
 800ae94:	6a1a      	ldr	r2, [r3, #32]
 800ae96:	68bb      	ldr	r3, [r7, #8]
 800ae98:	f003 030f 	and.w	r3, r3, #15
 800ae9c:	6879      	ldr	r1, [r7, #4]
 800ae9e:	fa01 f303 	lsl.w	r3, r1, r3
 800aea2:	431a      	orrs	r2, r3
 800aea4:	68fb      	ldr	r3, [r7, #12]
 800aea6:	621a      	str	r2, [r3, #32]
}
 800aea8:	bf00      	nop
 800aeaa:	371c      	adds	r7, #28
 800aeac:	46bd      	mov	sp, r7
 800aeae:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aeb2:	4770      	bx	lr

0800aeb4 <_ZdlPvj>:
 800aeb4:	f000 b811 	b.w	800aeda <_ZdlPv>

0800aeb8 <_Znwj>:
 800aeb8:	2801      	cmp	r0, #1
 800aeba:	bf38      	it	cc
 800aebc:	2001      	movcc	r0, #1
 800aebe:	b510      	push	{r4, lr}
 800aec0:	4604      	mov	r4, r0
 800aec2:	4620      	mov	r0, r4
 800aec4:	f000 f81c 	bl	800af00 <malloc>
 800aec8:	b100      	cbz	r0, 800aecc <_Znwj+0x14>
 800aeca:	bd10      	pop	{r4, pc}
 800aecc:	f000 f808 	bl	800aee0 <_ZSt15get_new_handlerv>
 800aed0:	b908      	cbnz	r0, 800aed6 <_Znwj+0x1e>
 800aed2:	f000 f80d 	bl	800aef0 <abort>
 800aed6:	4780      	blx	r0
 800aed8:	e7f3      	b.n	800aec2 <_Znwj+0xa>

0800aeda <_ZdlPv>:
 800aeda:	f000 b819 	b.w	800af10 <free>
	...

0800aee0 <_ZSt15get_new_handlerv>:
 800aee0:	4b02      	ldr	r3, [pc, #8]	@ (800aeec <_ZSt15get_new_handlerv+0xc>)
 800aee2:	6818      	ldr	r0, [r3, #0]
 800aee4:	f3bf 8f5b 	dmb	ish
 800aee8:	4770      	bx	lr
 800aeea:	bf00      	nop
 800aeec:	20000414 	.word	0x20000414

0800aef0 <abort>:
 800aef0:	b508      	push	{r3, lr}
 800aef2:	2006      	movs	r0, #6
 800aef4:	f000 f8f2 	bl	800b0dc <raise>
 800aef8:	2001      	movs	r0, #1
 800aefa:	f7f8 f84d 	bl	8002f98 <_exit>
	...

0800af00 <malloc>:
 800af00:	4b02      	ldr	r3, [pc, #8]	@ (800af0c <malloc+0xc>)
 800af02:	4601      	mov	r1, r0
 800af04:	6818      	ldr	r0, [r3, #0]
 800af06:	f000 b82d 	b.w	800af64 <_malloc_r>
 800af0a:	bf00      	nop
 800af0c:	20000014 	.word	0x20000014

0800af10 <free>:
 800af10:	4b02      	ldr	r3, [pc, #8]	@ (800af1c <free+0xc>)
 800af12:	4601      	mov	r1, r0
 800af14:	6818      	ldr	r0, [r3, #0]
 800af16:	f000 b939 	b.w	800b18c <_free_r>
 800af1a:	bf00      	nop
 800af1c:	20000014 	.word	0x20000014

0800af20 <sbrk_aligned>:
 800af20:	b570      	push	{r4, r5, r6, lr}
 800af22:	4e0f      	ldr	r6, [pc, #60]	@ (800af60 <sbrk_aligned+0x40>)
 800af24:	460c      	mov	r4, r1
 800af26:	6831      	ldr	r1, [r6, #0]
 800af28:	4605      	mov	r5, r0
 800af2a:	b911      	cbnz	r1, 800af32 <sbrk_aligned+0x12>
 800af2c:	f000 f8f2 	bl	800b114 <_sbrk_r>
 800af30:	6030      	str	r0, [r6, #0]
 800af32:	4621      	mov	r1, r4
 800af34:	4628      	mov	r0, r5
 800af36:	f000 f8ed 	bl	800b114 <_sbrk_r>
 800af3a:	1c43      	adds	r3, r0, #1
 800af3c:	d103      	bne.n	800af46 <sbrk_aligned+0x26>
 800af3e:	f04f 34ff 	mov.w	r4, #4294967295
 800af42:	4620      	mov	r0, r4
 800af44:	bd70      	pop	{r4, r5, r6, pc}
 800af46:	1cc4      	adds	r4, r0, #3
 800af48:	f024 0403 	bic.w	r4, r4, #3
 800af4c:	42a0      	cmp	r0, r4
 800af4e:	d0f8      	beq.n	800af42 <sbrk_aligned+0x22>
 800af50:	1a21      	subs	r1, r4, r0
 800af52:	4628      	mov	r0, r5
 800af54:	f000 f8de 	bl	800b114 <_sbrk_r>
 800af58:	3001      	adds	r0, #1
 800af5a:	d1f2      	bne.n	800af42 <sbrk_aligned+0x22>
 800af5c:	e7ef      	b.n	800af3e <sbrk_aligned+0x1e>
 800af5e:	bf00      	nop
 800af60:	20000418 	.word	0x20000418

0800af64 <_malloc_r>:
 800af64:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800af68:	1ccd      	adds	r5, r1, #3
 800af6a:	f025 0503 	bic.w	r5, r5, #3
 800af6e:	3508      	adds	r5, #8
 800af70:	2d0c      	cmp	r5, #12
 800af72:	bf38      	it	cc
 800af74:	250c      	movcc	r5, #12
 800af76:	2d00      	cmp	r5, #0
 800af78:	4606      	mov	r6, r0
 800af7a:	db01      	blt.n	800af80 <_malloc_r+0x1c>
 800af7c:	42a9      	cmp	r1, r5
 800af7e:	d904      	bls.n	800af8a <_malloc_r+0x26>
 800af80:	230c      	movs	r3, #12
 800af82:	6033      	str	r3, [r6, #0]
 800af84:	2000      	movs	r0, #0
 800af86:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800af8a:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800b060 <_malloc_r+0xfc>
 800af8e:	f000 f869 	bl	800b064 <__malloc_lock>
 800af92:	f8d8 3000 	ldr.w	r3, [r8]
 800af96:	461c      	mov	r4, r3
 800af98:	bb44      	cbnz	r4, 800afec <_malloc_r+0x88>
 800af9a:	4629      	mov	r1, r5
 800af9c:	4630      	mov	r0, r6
 800af9e:	f7ff ffbf 	bl	800af20 <sbrk_aligned>
 800afa2:	1c43      	adds	r3, r0, #1
 800afa4:	4604      	mov	r4, r0
 800afa6:	d158      	bne.n	800b05a <_malloc_r+0xf6>
 800afa8:	f8d8 4000 	ldr.w	r4, [r8]
 800afac:	4627      	mov	r7, r4
 800afae:	2f00      	cmp	r7, #0
 800afb0:	d143      	bne.n	800b03a <_malloc_r+0xd6>
 800afb2:	2c00      	cmp	r4, #0
 800afb4:	d04b      	beq.n	800b04e <_malloc_r+0xea>
 800afb6:	6823      	ldr	r3, [r4, #0]
 800afb8:	4639      	mov	r1, r7
 800afba:	4630      	mov	r0, r6
 800afbc:	eb04 0903 	add.w	r9, r4, r3
 800afc0:	f000 f8a8 	bl	800b114 <_sbrk_r>
 800afc4:	4581      	cmp	r9, r0
 800afc6:	d142      	bne.n	800b04e <_malloc_r+0xea>
 800afc8:	6821      	ldr	r1, [r4, #0]
 800afca:	1a6d      	subs	r5, r5, r1
 800afcc:	4629      	mov	r1, r5
 800afce:	4630      	mov	r0, r6
 800afd0:	f7ff ffa6 	bl	800af20 <sbrk_aligned>
 800afd4:	3001      	adds	r0, #1
 800afd6:	d03a      	beq.n	800b04e <_malloc_r+0xea>
 800afd8:	6823      	ldr	r3, [r4, #0]
 800afda:	442b      	add	r3, r5
 800afdc:	6023      	str	r3, [r4, #0]
 800afde:	f8d8 3000 	ldr.w	r3, [r8]
 800afe2:	685a      	ldr	r2, [r3, #4]
 800afe4:	bb62      	cbnz	r2, 800b040 <_malloc_r+0xdc>
 800afe6:	f8c8 7000 	str.w	r7, [r8]
 800afea:	e00f      	b.n	800b00c <_malloc_r+0xa8>
 800afec:	6822      	ldr	r2, [r4, #0]
 800afee:	1b52      	subs	r2, r2, r5
 800aff0:	d420      	bmi.n	800b034 <_malloc_r+0xd0>
 800aff2:	2a0b      	cmp	r2, #11
 800aff4:	d917      	bls.n	800b026 <_malloc_r+0xc2>
 800aff6:	1961      	adds	r1, r4, r5
 800aff8:	42a3      	cmp	r3, r4
 800affa:	6025      	str	r5, [r4, #0]
 800affc:	bf18      	it	ne
 800affe:	6059      	strne	r1, [r3, #4]
 800b000:	6863      	ldr	r3, [r4, #4]
 800b002:	bf08      	it	eq
 800b004:	f8c8 1000 	streq.w	r1, [r8]
 800b008:	5162      	str	r2, [r4, r5]
 800b00a:	604b      	str	r3, [r1, #4]
 800b00c:	4630      	mov	r0, r6
 800b00e:	f000 f82f 	bl	800b070 <__malloc_unlock>
 800b012:	f104 000b 	add.w	r0, r4, #11
 800b016:	1d23      	adds	r3, r4, #4
 800b018:	f020 0007 	bic.w	r0, r0, #7
 800b01c:	1ac2      	subs	r2, r0, r3
 800b01e:	bf1c      	itt	ne
 800b020:	1a1b      	subne	r3, r3, r0
 800b022:	50a3      	strne	r3, [r4, r2]
 800b024:	e7af      	b.n	800af86 <_malloc_r+0x22>
 800b026:	6862      	ldr	r2, [r4, #4]
 800b028:	42a3      	cmp	r3, r4
 800b02a:	bf0c      	ite	eq
 800b02c:	f8c8 2000 	streq.w	r2, [r8]
 800b030:	605a      	strne	r2, [r3, #4]
 800b032:	e7eb      	b.n	800b00c <_malloc_r+0xa8>
 800b034:	4623      	mov	r3, r4
 800b036:	6864      	ldr	r4, [r4, #4]
 800b038:	e7ae      	b.n	800af98 <_malloc_r+0x34>
 800b03a:	463c      	mov	r4, r7
 800b03c:	687f      	ldr	r7, [r7, #4]
 800b03e:	e7b6      	b.n	800afae <_malloc_r+0x4a>
 800b040:	461a      	mov	r2, r3
 800b042:	685b      	ldr	r3, [r3, #4]
 800b044:	42a3      	cmp	r3, r4
 800b046:	d1fb      	bne.n	800b040 <_malloc_r+0xdc>
 800b048:	2300      	movs	r3, #0
 800b04a:	6053      	str	r3, [r2, #4]
 800b04c:	e7de      	b.n	800b00c <_malloc_r+0xa8>
 800b04e:	230c      	movs	r3, #12
 800b050:	6033      	str	r3, [r6, #0]
 800b052:	4630      	mov	r0, r6
 800b054:	f000 f80c 	bl	800b070 <__malloc_unlock>
 800b058:	e794      	b.n	800af84 <_malloc_r+0x20>
 800b05a:	6005      	str	r5, [r0, #0]
 800b05c:	e7d6      	b.n	800b00c <_malloc_r+0xa8>
 800b05e:	bf00      	nop
 800b060:	2000041c 	.word	0x2000041c

0800b064 <__malloc_lock>:
 800b064:	4801      	ldr	r0, [pc, #4]	@ (800b06c <__malloc_lock+0x8>)
 800b066:	f000 b88f 	b.w	800b188 <__retarget_lock_acquire_recursive>
 800b06a:	bf00      	nop
 800b06c:	2000055c 	.word	0x2000055c

0800b070 <__malloc_unlock>:
 800b070:	4801      	ldr	r0, [pc, #4]	@ (800b078 <__malloc_unlock+0x8>)
 800b072:	f000 b88a 	b.w	800b18a <__retarget_lock_release_recursive>
 800b076:	bf00      	nop
 800b078:	2000055c 	.word	0x2000055c

0800b07c <memset>:
 800b07c:	4402      	add	r2, r0
 800b07e:	4603      	mov	r3, r0
 800b080:	4293      	cmp	r3, r2
 800b082:	d100      	bne.n	800b086 <memset+0xa>
 800b084:	4770      	bx	lr
 800b086:	f803 1b01 	strb.w	r1, [r3], #1
 800b08a:	e7f9      	b.n	800b080 <memset+0x4>

0800b08c <_raise_r>:
 800b08c:	291f      	cmp	r1, #31
 800b08e:	b538      	push	{r3, r4, r5, lr}
 800b090:	4605      	mov	r5, r0
 800b092:	460c      	mov	r4, r1
 800b094:	d904      	bls.n	800b0a0 <_raise_r+0x14>
 800b096:	2316      	movs	r3, #22
 800b098:	6003      	str	r3, [r0, #0]
 800b09a:	f04f 30ff 	mov.w	r0, #4294967295
 800b09e:	bd38      	pop	{r3, r4, r5, pc}
 800b0a0:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 800b0a2:	b112      	cbz	r2, 800b0aa <_raise_r+0x1e>
 800b0a4:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800b0a8:	b94b      	cbnz	r3, 800b0be <_raise_r+0x32>
 800b0aa:	4628      	mov	r0, r5
 800b0ac:	f000 f830 	bl	800b110 <_getpid_r>
 800b0b0:	4622      	mov	r2, r4
 800b0b2:	4601      	mov	r1, r0
 800b0b4:	4628      	mov	r0, r5
 800b0b6:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800b0ba:	f000 b817 	b.w	800b0ec <_kill_r>
 800b0be:	2b01      	cmp	r3, #1
 800b0c0:	d00a      	beq.n	800b0d8 <_raise_r+0x4c>
 800b0c2:	1c59      	adds	r1, r3, #1
 800b0c4:	d103      	bne.n	800b0ce <_raise_r+0x42>
 800b0c6:	2316      	movs	r3, #22
 800b0c8:	6003      	str	r3, [r0, #0]
 800b0ca:	2001      	movs	r0, #1
 800b0cc:	e7e7      	b.n	800b09e <_raise_r+0x12>
 800b0ce:	2100      	movs	r1, #0
 800b0d0:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 800b0d4:	4620      	mov	r0, r4
 800b0d6:	4798      	blx	r3
 800b0d8:	2000      	movs	r0, #0
 800b0da:	e7e0      	b.n	800b09e <_raise_r+0x12>

0800b0dc <raise>:
 800b0dc:	4b02      	ldr	r3, [pc, #8]	@ (800b0e8 <raise+0xc>)
 800b0de:	4601      	mov	r1, r0
 800b0e0:	6818      	ldr	r0, [r3, #0]
 800b0e2:	f7ff bfd3 	b.w	800b08c <_raise_r>
 800b0e6:	bf00      	nop
 800b0e8:	20000014 	.word	0x20000014

0800b0ec <_kill_r>:
 800b0ec:	b538      	push	{r3, r4, r5, lr}
 800b0ee:	4d07      	ldr	r5, [pc, #28]	@ (800b10c <_kill_r+0x20>)
 800b0f0:	2300      	movs	r3, #0
 800b0f2:	4604      	mov	r4, r0
 800b0f4:	4608      	mov	r0, r1
 800b0f6:	4611      	mov	r1, r2
 800b0f8:	602b      	str	r3, [r5, #0]
 800b0fa:	f7f7 ff3d 	bl	8002f78 <_kill>
 800b0fe:	1c43      	adds	r3, r0, #1
 800b100:	d102      	bne.n	800b108 <_kill_r+0x1c>
 800b102:	682b      	ldr	r3, [r5, #0]
 800b104:	b103      	cbz	r3, 800b108 <_kill_r+0x1c>
 800b106:	6023      	str	r3, [r4, #0]
 800b108:	bd38      	pop	{r3, r4, r5, pc}
 800b10a:	bf00      	nop
 800b10c:	20000558 	.word	0x20000558

0800b110 <_getpid_r>:
 800b110:	f7f7 bf2a 	b.w	8002f68 <_getpid>

0800b114 <_sbrk_r>:
 800b114:	b538      	push	{r3, r4, r5, lr}
 800b116:	4d06      	ldr	r5, [pc, #24]	@ (800b130 <_sbrk_r+0x1c>)
 800b118:	2300      	movs	r3, #0
 800b11a:	4604      	mov	r4, r0
 800b11c:	4608      	mov	r0, r1
 800b11e:	602b      	str	r3, [r5, #0]
 800b120:	f7f7 ff46 	bl	8002fb0 <_sbrk>
 800b124:	1c43      	adds	r3, r0, #1
 800b126:	d102      	bne.n	800b12e <_sbrk_r+0x1a>
 800b128:	682b      	ldr	r3, [r5, #0]
 800b12a:	b103      	cbz	r3, 800b12e <_sbrk_r+0x1a>
 800b12c:	6023      	str	r3, [r4, #0]
 800b12e:	bd38      	pop	{r3, r4, r5, pc}
 800b130:	20000558 	.word	0x20000558

0800b134 <__errno>:
 800b134:	4b01      	ldr	r3, [pc, #4]	@ (800b13c <__errno+0x8>)
 800b136:	6818      	ldr	r0, [r3, #0]
 800b138:	4770      	bx	lr
 800b13a:	bf00      	nop
 800b13c:	20000014 	.word	0x20000014

0800b140 <__libc_init_array>:
 800b140:	b570      	push	{r4, r5, r6, lr}
 800b142:	4d0d      	ldr	r5, [pc, #52]	@ (800b178 <__libc_init_array+0x38>)
 800b144:	4c0d      	ldr	r4, [pc, #52]	@ (800b17c <__libc_init_array+0x3c>)
 800b146:	1b64      	subs	r4, r4, r5
 800b148:	10a4      	asrs	r4, r4, #2
 800b14a:	2600      	movs	r6, #0
 800b14c:	42a6      	cmp	r6, r4
 800b14e:	d109      	bne.n	800b164 <__libc_init_array+0x24>
 800b150:	4d0b      	ldr	r5, [pc, #44]	@ (800b180 <__libc_init_array+0x40>)
 800b152:	4c0c      	ldr	r4, [pc, #48]	@ (800b184 <__libc_init_array+0x44>)
 800b154:	f000 f864 	bl	800b220 <_init>
 800b158:	1b64      	subs	r4, r4, r5
 800b15a:	10a4      	asrs	r4, r4, #2
 800b15c:	2600      	movs	r6, #0
 800b15e:	42a6      	cmp	r6, r4
 800b160:	d105      	bne.n	800b16e <__libc_init_array+0x2e>
 800b162:	bd70      	pop	{r4, r5, r6, pc}
 800b164:	f855 3b04 	ldr.w	r3, [r5], #4
 800b168:	4798      	blx	r3
 800b16a:	3601      	adds	r6, #1
 800b16c:	e7ee      	b.n	800b14c <__libc_init_array+0xc>
 800b16e:	f855 3b04 	ldr.w	r3, [r5], #4
 800b172:	4798      	blx	r3
 800b174:	3601      	adds	r6, #1
 800b176:	e7f2      	b.n	800b15e <__libc_init_array+0x1e>
 800b178:	0800b258 	.word	0x0800b258
 800b17c:	0800b258 	.word	0x0800b258
 800b180:	0800b258 	.word	0x0800b258
 800b184:	0800b268 	.word	0x0800b268

0800b188 <__retarget_lock_acquire_recursive>:
 800b188:	4770      	bx	lr

0800b18a <__retarget_lock_release_recursive>:
 800b18a:	4770      	bx	lr

0800b18c <_free_r>:
 800b18c:	b538      	push	{r3, r4, r5, lr}
 800b18e:	4605      	mov	r5, r0
 800b190:	2900      	cmp	r1, #0
 800b192:	d041      	beq.n	800b218 <_free_r+0x8c>
 800b194:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800b198:	1f0c      	subs	r4, r1, #4
 800b19a:	2b00      	cmp	r3, #0
 800b19c:	bfb8      	it	lt
 800b19e:	18e4      	addlt	r4, r4, r3
 800b1a0:	f7ff ff60 	bl	800b064 <__malloc_lock>
 800b1a4:	4a1d      	ldr	r2, [pc, #116]	@ (800b21c <_free_r+0x90>)
 800b1a6:	6813      	ldr	r3, [r2, #0]
 800b1a8:	b933      	cbnz	r3, 800b1b8 <_free_r+0x2c>
 800b1aa:	6063      	str	r3, [r4, #4]
 800b1ac:	6014      	str	r4, [r2, #0]
 800b1ae:	4628      	mov	r0, r5
 800b1b0:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800b1b4:	f7ff bf5c 	b.w	800b070 <__malloc_unlock>
 800b1b8:	42a3      	cmp	r3, r4
 800b1ba:	d908      	bls.n	800b1ce <_free_r+0x42>
 800b1bc:	6820      	ldr	r0, [r4, #0]
 800b1be:	1821      	adds	r1, r4, r0
 800b1c0:	428b      	cmp	r3, r1
 800b1c2:	bf01      	itttt	eq
 800b1c4:	6819      	ldreq	r1, [r3, #0]
 800b1c6:	685b      	ldreq	r3, [r3, #4]
 800b1c8:	1809      	addeq	r1, r1, r0
 800b1ca:	6021      	streq	r1, [r4, #0]
 800b1cc:	e7ed      	b.n	800b1aa <_free_r+0x1e>
 800b1ce:	461a      	mov	r2, r3
 800b1d0:	685b      	ldr	r3, [r3, #4]
 800b1d2:	b10b      	cbz	r3, 800b1d8 <_free_r+0x4c>
 800b1d4:	42a3      	cmp	r3, r4
 800b1d6:	d9fa      	bls.n	800b1ce <_free_r+0x42>
 800b1d8:	6811      	ldr	r1, [r2, #0]
 800b1da:	1850      	adds	r0, r2, r1
 800b1dc:	42a0      	cmp	r0, r4
 800b1de:	d10b      	bne.n	800b1f8 <_free_r+0x6c>
 800b1e0:	6820      	ldr	r0, [r4, #0]
 800b1e2:	4401      	add	r1, r0
 800b1e4:	1850      	adds	r0, r2, r1
 800b1e6:	4283      	cmp	r3, r0
 800b1e8:	6011      	str	r1, [r2, #0]
 800b1ea:	d1e0      	bne.n	800b1ae <_free_r+0x22>
 800b1ec:	6818      	ldr	r0, [r3, #0]
 800b1ee:	685b      	ldr	r3, [r3, #4]
 800b1f0:	6053      	str	r3, [r2, #4]
 800b1f2:	4408      	add	r0, r1
 800b1f4:	6010      	str	r0, [r2, #0]
 800b1f6:	e7da      	b.n	800b1ae <_free_r+0x22>
 800b1f8:	d902      	bls.n	800b200 <_free_r+0x74>
 800b1fa:	230c      	movs	r3, #12
 800b1fc:	602b      	str	r3, [r5, #0]
 800b1fe:	e7d6      	b.n	800b1ae <_free_r+0x22>
 800b200:	6820      	ldr	r0, [r4, #0]
 800b202:	1821      	adds	r1, r4, r0
 800b204:	428b      	cmp	r3, r1
 800b206:	bf04      	itt	eq
 800b208:	6819      	ldreq	r1, [r3, #0]
 800b20a:	685b      	ldreq	r3, [r3, #4]
 800b20c:	6063      	str	r3, [r4, #4]
 800b20e:	bf04      	itt	eq
 800b210:	1809      	addeq	r1, r1, r0
 800b212:	6021      	streq	r1, [r4, #0]
 800b214:	6054      	str	r4, [r2, #4]
 800b216:	e7ca      	b.n	800b1ae <_free_r+0x22>
 800b218:	bd38      	pop	{r3, r4, r5, pc}
 800b21a:	bf00      	nop
 800b21c:	2000041c 	.word	0x2000041c

0800b220 <_init>:
 800b220:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b222:	bf00      	nop
 800b224:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800b226:	bc08      	pop	{r3}
 800b228:	469e      	mov	lr, r3
 800b22a:	4770      	bx	lr

0800b22c <_fini>:
 800b22c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b22e:	bf00      	nop
 800b230:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800b232:	bc08      	pop	{r3}
 800b234:	469e      	mov	lr, r3
 800b236:	4770      	bx	lr
