// Seed: 3356835197
`timescale 1ps / 1ps
module module_0 (
    input logic id_0,
    input logic id_1
    , id_8,
    output logic id_2,
    input id_3,
    input id_4,
    input id_5,
    input id_6,
    input logic id_7
);
  assign id_2 = id_5;
endmodule
