$date
	Mon Feb 16 22:47:56 2026
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module tb_compare $end
$var wire 1 ! lesser $end
$var wire 1 " greater $end
$var wire 1 # equal $end
$var reg 4 $ a [3:0] $end
$var reg 4 % b [3:0] $end
$var integer 32 & i [31:0] $end
$var integer 32 ' j [31:0] $end
$scope module uut $end
$var wire 4 ( a [3:0] $end
$var wire 4 ) b [3:0] $end
$var wire 3 * out [2:0] $end
$var wire 1 ! lesser $end
$var wire 1 " greater $end
$var wire 1 # equal $end
$scope function cmp $end
$var reg 4 + x [3:0] $end
$var reg 4 , y [3:0] $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b11 ,
b11 +
b100 *
b11 )
b11 (
b100 '
b100 &
b11 %
b11 $
1#
0"
0!
$end
