// ==============================================================
// Generated by Vitis HLS v2023.2
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module myproject_dense_array_ap_fixed_16u_array_ap_fixed_21_10_5_3_0_10u_config19_s (
        ap_clk,
        ap_rst,
        ap_start,
        start_full_n,
        ap_done,
        ap_continue,
        ap_idle,
        ap_ready,
        start_out,
        start_write,
        layer18_out_dout,
        layer18_out_num_data_valid,
        layer18_out_fifo_cap,
        layer18_out_empty_n,
        layer18_out_read,
        layer19_out_din,
        layer19_out_num_data_valid,
        layer19_out_fifo_cap,
        layer19_out_full_n,
        layer19_out_write
);

parameter    ap_ST_fsm_state1 = 4'd1;
parameter    ap_ST_fsm_state2 = 4'd2;
parameter    ap_ST_fsm_state3 = 4'd4;
parameter    ap_ST_fsm_state4 = 4'd8;

input   ap_clk;
input   ap_rst;
input   ap_start;
input   start_full_n;
output   ap_done;
input   ap_continue;
output   ap_idle;
output   ap_ready;
output   start_out;
output   start_write;
input  [127:0] layer18_out_dout;
input  [1:0] layer18_out_num_data_valid;
input  [1:0] layer18_out_fifo_cap;
input   layer18_out_empty_n;
output   layer18_out_read;
output  [209:0] layer19_out_din;
input  [1:0] layer19_out_num_data_valid;
input  [1:0] layer19_out_fifo_cap;
input   layer19_out_full_n;
output   layer19_out_write;

reg ap_done;
reg ap_idle;
reg start_write;
reg layer18_out_read;
reg layer19_out_write;

reg    real_start;
reg    start_once_reg;
reg    ap_done_reg;
(* fsm_encoding = "none" *) reg   [3:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg    internal_ap_ready;
reg    layer18_out_blk_n;
reg    layer19_out_blk_n;
wire    ap_CS_fsm_state4;
wire   [7:0] data_pack_fu_117_p1;
reg   [7:0] data_pack_reg_326;
reg    ap_block_state1;
reg   [7:0] data_pack_32_reg_331;
reg   [7:0] data_pack_33_reg_336;
reg   [7:0] data_pack_34_reg_341;
reg   [7:0] data_pack_35_reg_346;
reg   [7:0] data_pack_36_reg_351;
reg   [7:0] data_pack_37_reg_356;
reg   [7:0] data_pack_38_reg_361;
reg   [7:0] data_pack_39_reg_366;
reg   [7:0] data_pack_40_reg_371;
reg   [7:0] data_pack_41_reg_376;
reg   [7:0] data_pack_42_reg_381;
reg   [7:0] data_pack_43_reg_386;
reg   [7:0] data_pack_44_reg_391;
reg   [7:0] data_pack_45_reg_396;
reg   [7:0] data_pack_46_reg_401;
reg   [20:0] res_reg_406;
wire    ap_CS_fsm_state3;
reg   [20:0] res_1_reg_411;
reg   [20:0] res_2_reg_416;
reg   [20:0] res_3_reg_421;
reg   [20:0] res_4_reg_426;
reg   [20:0] res_5_reg_431;
reg   [20:0] res_6_reg_436;
reg   [20:0] res_7_reg_441;
reg   [20:0] res_8_reg_446;
reg   [20:0] res_9_reg_451;
wire   [20:0] grp_dense_latency_wrapper_ap_fixed_ap_fixed_21_10_5_3_0_config19_s_fu_97_ap_return_0;
wire   [20:0] grp_dense_latency_wrapper_ap_fixed_ap_fixed_21_10_5_3_0_config19_s_fu_97_ap_return_1;
wire   [20:0] grp_dense_latency_wrapper_ap_fixed_ap_fixed_21_10_5_3_0_config19_s_fu_97_ap_return_2;
wire   [20:0] grp_dense_latency_wrapper_ap_fixed_ap_fixed_21_10_5_3_0_config19_s_fu_97_ap_return_3;
wire   [20:0] grp_dense_latency_wrapper_ap_fixed_ap_fixed_21_10_5_3_0_config19_s_fu_97_ap_return_4;
wire   [20:0] grp_dense_latency_wrapper_ap_fixed_ap_fixed_21_10_5_3_0_config19_s_fu_97_ap_return_5;
wire   [20:0] grp_dense_latency_wrapper_ap_fixed_ap_fixed_21_10_5_3_0_config19_s_fu_97_ap_return_6;
wire   [20:0] grp_dense_latency_wrapper_ap_fixed_ap_fixed_21_10_5_3_0_config19_s_fu_97_ap_return_7;
wire   [20:0] grp_dense_latency_wrapper_ap_fixed_ap_fixed_21_10_5_3_0_config19_s_fu_97_ap_return_8;
wire   [20:0] grp_dense_latency_wrapper_ap_fixed_ap_fixed_21_10_5_3_0_config19_s_fu_97_ap_return_9;
wire    ap_CS_fsm_state2;
reg   [3:0] ap_NS_fsm;
reg    ap_ST_fsm_state1_blk;
wire    ap_ST_fsm_state2_blk;
wire    ap_ST_fsm_state3_blk;
reg    ap_ST_fsm_state4_blk;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 start_once_reg = 1'b0;
#0 ap_done_reg = 1'b0;
#0 ap_CS_fsm = 4'd1;
end

myproject_dense_latency_wrapper_ap_fixed_ap_fixed_21_10_5_3_0_config19_s grp_dense_latency_wrapper_ap_fixed_ap_fixed_21_10_5_3_0_config19_s_fu_97(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .data_0_val1(data_pack_reg_326),
    .data_1_val2(data_pack_32_reg_331),
    .data_2_val3(data_pack_33_reg_336),
    .data_3_val4(data_pack_34_reg_341),
    .data_4_val5(data_pack_35_reg_346),
    .data_5_val6(data_pack_36_reg_351),
    .data_6_val7(data_pack_37_reg_356),
    .data_7_val8(data_pack_38_reg_361),
    .data_8_val9(data_pack_39_reg_366),
    .data_9_val10(data_pack_40_reg_371),
    .data_10_val11(data_pack_41_reg_376),
    .data_11_val12(data_pack_42_reg_381),
    .data_12_val13(data_pack_43_reg_386),
    .data_13_val14(data_pack_44_reg_391),
    .data_14_val15(data_pack_45_reg_396),
    .data_15_val16(data_pack_46_reg_401),
    .ap_return_0(grp_dense_latency_wrapper_ap_fixed_ap_fixed_21_10_5_3_0_config19_s_fu_97_ap_return_0),
    .ap_return_1(grp_dense_latency_wrapper_ap_fixed_ap_fixed_21_10_5_3_0_config19_s_fu_97_ap_return_1),
    .ap_return_2(grp_dense_latency_wrapper_ap_fixed_ap_fixed_21_10_5_3_0_config19_s_fu_97_ap_return_2),
    .ap_return_3(grp_dense_latency_wrapper_ap_fixed_ap_fixed_21_10_5_3_0_config19_s_fu_97_ap_return_3),
    .ap_return_4(grp_dense_latency_wrapper_ap_fixed_ap_fixed_21_10_5_3_0_config19_s_fu_97_ap_return_4),
    .ap_return_5(grp_dense_latency_wrapper_ap_fixed_ap_fixed_21_10_5_3_0_config19_s_fu_97_ap_return_5),
    .ap_return_6(grp_dense_latency_wrapper_ap_fixed_ap_fixed_21_10_5_3_0_config19_s_fu_97_ap_return_6),
    .ap_return_7(grp_dense_latency_wrapper_ap_fixed_ap_fixed_21_10_5_3_0_config19_s_fu_97_ap_return_7),
    .ap_return_8(grp_dense_latency_wrapper_ap_fixed_ap_fixed_21_10_5_3_0_config19_s_fu_97_ap_return_8),
    .ap_return_9(grp_dense_latency_wrapper_ap_fixed_ap_fixed_21_10_5_3_0_config19_s_fu_97_ap_return_9)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((layer19_out_full_n == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        start_once_reg <= 1'b0;
    end else begin
        if (((internal_ap_ready == 1'b0) & (real_start == 1'b1))) begin
            start_once_reg <= 1'b1;
        end else if ((internal_ap_ready == 1'b1)) begin
            start_once_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_state1) & (1'b1 == ap_CS_fsm_state1))) begin
        data_pack_32_reg_331 <= {{layer18_out_dout[15:8]}};
        data_pack_33_reg_336 <= {{layer18_out_dout[23:16]}};
        data_pack_34_reg_341 <= {{layer18_out_dout[31:24]}};
        data_pack_35_reg_346 <= {{layer18_out_dout[39:32]}};
        data_pack_36_reg_351 <= {{layer18_out_dout[47:40]}};
        data_pack_37_reg_356 <= {{layer18_out_dout[55:48]}};
        data_pack_38_reg_361 <= {{layer18_out_dout[63:56]}};
        data_pack_39_reg_366 <= {{layer18_out_dout[71:64]}};
        data_pack_40_reg_371 <= {{layer18_out_dout[79:72]}};
        data_pack_41_reg_376 <= {{layer18_out_dout[87:80]}};
        data_pack_42_reg_381 <= {{layer18_out_dout[95:88]}};
        data_pack_43_reg_386 <= {{layer18_out_dout[103:96]}};
        data_pack_44_reg_391 <= {{layer18_out_dout[111:104]}};
        data_pack_45_reg_396 <= {{layer18_out_dout[119:112]}};
        data_pack_46_reg_401 <= {{layer18_out_dout[127:120]}};
        data_pack_reg_326 <= data_pack_fu_117_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        res_1_reg_411 <= grp_dense_latency_wrapper_ap_fixed_ap_fixed_21_10_5_3_0_config19_s_fu_97_ap_return_1;
        res_2_reg_416 <= grp_dense_latency_wrapper_ap_fixed_ap_fixed_21_10_5_3_0_config19_s_fu_97_ap_return_2;
        res_3_reg_421 <= grp_dense_latency_wrapper_ap_fixed_ap_fixed_21_10_5_3_0_config19_s_fu_97_ap_return_3;
        res_4_reg_426 <= grp_dense_latency_wrapper_ap_fixed_ap_fixed_21_10_5_3_0_config19_s_fu_97_ap_return_4;
        res_5_reg_431 <= grp_dense_latency_wrapper_ap_fixed_ap_fixed_21_10_5_3_0_config19_s_fu_97_ap_return_5;
        res_6_reg_436 <= grp_dense_latency_wrapper_ap_fixed_ap_fixed_21_10_5_3_0_config19_s_fu_97_ap_return_6;
        res_7_reg_441 <= grp_dense_latency_wrapper_ap_fixed_ap_fixed_21_10_5_3_0_config19_s_fu_97_ap_return_7;
        res_8_reg_446 <= grp_dense_latency_wrapper_ap_fixed_ap_fixed_21_10_5_3_0_config19_s_fu_97_ap_return_8;
        res_9_reg_451 <= grp_dense_latency_wrapper_ap_fixed_ap_fixed_21_10_5_3_0_config19_s_fu_97_ap_return_9;
        res_reg_406 <= grp_dense_latency_wrapper_ap_fixed_ap_fixed_21_10_5_3_0_config19_s_fu_97_ap_return_0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_block_state1)) begin
        ap_ST_fsm_state1_blk = 1'b1;
    end else begin
        ap_ST_fsm_state1_blk = 1'b0;
    end
end

assign ap_ST_fsm_state2_blk = 1'b0;

assign ap_ST_fsm_state3_blk = 1'b0;

always @ (*) begin
    if ((layer19_out_full_n == 1'b0)) begin
        ap_ST_fsm_state4_blk = 1'b1;
    end else begin
        ap_ST_fsm_state4_blk = 1'b0;
    end
end

always @ (*) begin
    if (((layer19_out_full_n == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = ap_done_reg;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state1) & (real_start == 1'b0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((layer19_out_full_n == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        internal_ap_ready = 1'b1;
    end else begin
        internal_ap_ready = 1'b0;
    end
end

always @ (*) begin
    if ((~((ap_done_reg == 1'b1) | (real_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        layer18_out_blk_n = layer18_out_empty_n;
    end else begin
        layer18_out_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_state1) & (1'b1 == ap_CS_fsm_state1))) begin
        layer18_out_read = 1'b1;
    end else begin
        layer18_out_read = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        layer19_out_blk_n = layer19_out_full_n;
    end else begin
        layer19_out_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((layer19_out_full_n == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        layer19_out_write = 1'b1;
    end else begin
        layer19_out_write = 1'b0;
    end
end

always @ (*) begin
    if (((start_once_reg == 1'b0) & (start_full_n == 1'b0))) begin
        real_start = 1'b0;
    end else begin
        real_start = ap_start;
    end
end

always @ (*) begin
    if (((start_once_reg == 1'b0) & (real_start == 1'b1))) begin
        start_write = 1'b1;
    end else begin
        start_write = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((1'b0 == ap_block_state1) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            ap_NS_fsm = ap_ST_fsm_state3;
        end
        ap_ST_fsm_state3 : begin
            ap_NS_fsm = ap_ST_fsm_state4;
        end
        ap_ST_fsm_state4 : begin
            if (((layer19_out_full_n == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd3];

always @ (*) begin
    ap_block_state1 = ((layer18_out_empty_n == 1'b0) | (ap_done_reg == 1'b1) | (real_start == 1'b0));
end

assign ap_ready = internal_ap_ready;

assign data_pack_fu_117_p1 = layer18_out_dout[7:0];

assign layer19_out_din = {{{{{{{{{{res_9_reg_451}, {res_8_reg_446}}, {res_7_reg_441}}, {res_6_reg_436}}, {res_5_reg_431}}, {res_4_reg_426}}, {res_3_reg_421}}, {res_2_reg_416}}, {res_1_reg_411}}, {res_reg_406}};

assign start_out = real_start;

endmodule //myproject_dense_array_ap_fixed_16u_array_ap_fixed_21_10_5_3_0_10u_config19_s
