# //  Questa Sim-64
# //  Version 2019.4_2 linux_x86_64 Dec  7 2019
# //
# //  Copyright 1991-2019 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
do sim_compile.do
# QuestaSim-64 vcom 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 16:06:02 on Sep 27,2021
# vcom -reportprogress 300 -64 -93 -work work /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_0_ex/ddr4_0_ex.srcs/sources_1/ip/ddr4_0/bd_0/ip/ip_0/sim/bd_9054_microblaze_I_0.vhd /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_0_ex/ddr4_0_ex.srcs/sources_1/ip/ddr4_0/bd_0/ip/ip_1/sim/bd_9054_rst_0_0.vhd /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_0_ex/ddr4_0_ex.srcs/sources_1/ip/ddr4_0/bd_0/ip/ip_2/sim/bd_9054_ilmb_0.vhd /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_0_ex/ddr4_0_ex.srcs/sources_1/ip/ddr4_0/bd_0/ip/ip_3/sim/bd_9054_dlmb_0.vhd /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_0_ex/ddr4_0_ex.srcs/sources_1/ip/ddr4_0/bd_0/ip/ip_4/sim/bd_9054_dlmb_cntlr_0.vhd /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_0_ex/ddr4_0_ex.srcs/sources_1/ip/ddr4_0/bd_0/ip/ip_5/sim/bd_9054_ilmb_cntlr_0.vhd 
# ** Error: (vcom-7) Failed to open design unit file "/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_0_ex/ddr4_0_ex.srcs/sources_1/ip/ddr4_0/bd_0/ip/ip_0/sim/bd_9054_microblaze_I_0.vhd" in read mode.
# No such file or directory. (errno = ENOENT)
# End time: 16:06:03 on Sep 27,2021, Elapsed time: 0:00:01
# Errors: 1, Warnings: 0
# ** Error: /home/software/mentor-2019/questasim/linux_x86_64/vcom failed.
# Error in macro ./sim_compile.do line 13
# /home/software/mentor-2019/questasim/linux_x86_64/vcom failed.
#     while executing
# "vcom -64 -93 -work work  \
# 	$env(WORKSPACE_PATH)/SYSC_FPGA/ip/ddr4_0_ex/ddr4_0_ex.srcs/sources_1/ip/ddr4_0/bd_0/ip/ip_0/sim/bd_9054_microblaze_I_0.vhd..."
do sim_compile.do
# QuestaSim-64 vcom 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 16:08:27 on Sep 27,2021
# vcom -reportprogress 300 -64 -93 -work work /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4_0/bd_0/ip/ip_0/sim/bd_9054_microblaze_I_0.vhd /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4_0/bd_0/ip/ip_1/sim/bd_9054_rst_0_0.vhd /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4_0/bd_0/ip/ip_2/sim/bd_9054_ilmb_0.vhd /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4_0/bd_0/ip/ip_3/sim/bd_9054_dlmb_0.vhd /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4_0/bd_0/ip/ip_4/sim/bd_9054_dlmb_cntlr_0.vhd /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4_0/bd_0/ip/ip_5/sim/bd_9054_ilmb_cntlr_0.vhd 
# ** Error: (vcom-7) Failed to open design unit file "/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4_0/bd_0/ip/ip_0/sim/bd_9054_microblaze_I_0.vhd" in read mode.
# No such file or directory. (errno = ENOENT)
# End time: 16:08:27 on Sep 27,2021, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# ** Error: /home/software/mentor-2019/questasim/linux_x86_64/vcom failed.
# Error in macro ./sim_compile.do line 13
# /home/software/mentor-2019/questasim/linux_x86_64/vcom failed.
#     while executing
# "vcom -64 -93 -work work  \
# 	$env(WORKSPACE_PATH)/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4_0/bd_0/ip/ip_0/sim/bd_9054_microblaze_I_0.vhd \
# 	..."
do sim_compile.do
# QuestaSim-64 vcom 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 16:09:19 on Sep 27,2021
# vcom -reportprogress 300 -64 -93 -work work /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/bd_0/ip/ip_0/sim/bd_9054_microblaze_I_0.vhd /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/bd_0/ip/ip_1/sim/bd_9054_rst_0_0.vhd /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/bd_0/ip/ip_2/sim/bd_9054_ilmb_0.vhd /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/bd_0/ip/ip_3/sim/bd_9054_dlmb_0.vhd /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/bd_0/ip/ip_4/sim/bd_9054_dlmb_cntlr_0.vhd /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/bd_0/ip/ip_5/sim/bd_9054_ilmb_cntlr_0.vhd 
# ** Error: (vcom-7) Failed to open design unit file "/home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/bd_0/ip/ip_0/sim/bd_9054_microblaze_I_0.vhd" in read mode.
# No such file or directory. (errno = ENOENT)
# End time: 16:09:19 on Sep 27,2021, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# ** Error: /home/software/mentor-2019/questasim/linux_x86_64/vcom failed.
# Error in macro ./sim_compile.do line 13
# /home/software/mentor-2019/questasim/linux_x86_64/vcom failed.
#     while executing
# "vcom -64 -93 -work work  \
# 	$env(WORKSPACE_PATH)/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/bd_0/ip/ip_0/sim/bd_9054_microblaze_I_0.vhd \
# 	$e..."
do sim_compile.do
# QuestaSim-64 vcom 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 16:17:04 on Sep 27,2021
# vcom -reportprogress 300 -64 -93 -work work /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/bd_0/ip/ip_0/sim/bd_c703_microblaze_I_0.vhd /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/bd_0/ip/ip_1/sim/bd_c703_rst_0_0.vhd /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/bd_0/ip/ip_2/sim/bd_c703_ilmb_0.vhd /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/bd_0/ip/ip_3/sim/bd_c703_dlmb_0.vhd /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/bd_0/ip/ip_4/sim/bd_c703_dlmb_cntlr_0.vhd /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/bd_0/ip/ip_5/sim/bd_c703_ilmb_cntlr_0.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/bd_0/ip/ip_0/sim/bd_c703_microblaze_I_0.vhd(56): (vcom-1598) Library "microblaze_v11_0_1" not found.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/bd_0/ip/ip_0/sim/bd_c703_microblaze_I_0.vhd(57): (vcom-1136) Unknown identifier "microblaze_v11_0_1".
# ** Note: /home/mdl/izo5011/IkennaWorkSpace/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/bd_0/ip/ip_0/sim/bd_c703_microblaze_I_0.vhd(59): VHDL Compiler exiting
# End time: 16:17:05 on Sep 27,2021, Elapsed time: 0:00:01
# Errors: 2, Warnings: 0
# ** Error: /home/software/mentor-2019/questasim/linux_x86_64/vcom failed.
# Error in macro ./sim_compile.do line 13
# /home/software/mentor-2019/questasim/linux_x86_64/vcom failed.
#     while executing
# "vcom -64 -93 -work work  \
# 	$env(WORKSPACE_PATH)/SYSC_FPGA/ip/ddr4_ex/ddr4_ex.srcs/sources_1/ip/ddr4/bd_0/ip/ip_0/sim/bd_c703_microblaze_I_0.vhd \
# 	$e..."
