Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot hamming_decoder_tb_behav xil_defaultlib.hamming_decoder_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-8856] comparison between unequal length arrays always returns FALSE; left argument length 5 is different from right argument length 4 for 'std_logic_vector_93' array [C:/Users/35191/Documents/UA/4_Ano/2_Semestre/CR/Reconfigurable-Computing/hamming_code/hamming_code.srcs/sources_1/new/hamming_decoder.vhd:75]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling architecture behavioral of entity xil_defaultlib.hamming_decoder [hamming_decoder_default]
Compiling architecture behavioral of entity xil_defaultlib.hamming_decoder_tb
Built simulation snapshot hamming_decoder_tb_behav
