INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/RisingEntropy/Documents/Projects/FPGA/SPI/SPI.ip_user_files/ipstatic/work/hdl/synth_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module srlc33e
INFO: [VRFC 10-311] analyzing module synth_reg
INFO: [VRFC 10-311] analyzing module synth_reg_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/RisingEntropy/Documents/Projects/FPGA/SPI/SPI.ip_user_files/ipstatic/work/hdl/synth_reg_w_init.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module synth_reg_w_init
INFO: [VRFC 10-311] analyzing module single_reg_w_init
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/RisingEntropy/Documents/Projects/FPGA/SPI/SPI.ip_user_files/ipstatic/work/hdl/convert_type.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cast
INFO: [VRFC 10-311] analyzing module shift_division_result
INFO: [VRFC 10-311] analyzing module shift_op
INFO: [VRFC 10-311] analyzing module pad_lsb
INFO: [VRFC 10-311] analyzing module zero_ext
INFO: [VRFC 10-311] analyzing module sign_ext
INFO: [VRFC 10-311] analyzing module extend_msb
INFO: [VRFC 10-311] analyzing module align_input
INFO: [VRFC 10-311] analyzing module round_towards_inf
INFO: [VRFC 10-311] analyzing module round_towards_even
INFO: [VRFC 10-311] analyzing module trunc
INFO: [VRFC 10-311] analyzing module saturation_arith
INFO: [VRFC 10-311] analyzing module wrap_arith
INFO: [VRFC 10-311] analyzing module convert_type
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/RisingEntropy/Documents/Projects/FPGA/SPI/SPI.ip_user_files/ipstatic/work/hdl/xlclockdriver_rd.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xlclockdriver
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/RisingEntropy/Documents/Projects/FPGA/SPI/SPI.ip_user_files/ipstatic/work/hdl/fftmodule_entity_declarations.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sysgen_constant_895b23b305
INFO: [VRFC 10-311] analyzing module sysgen_reinterpret_0f9defd942
INFO: [VRFC 10-311] analyzing module xlcordic_66bbec3ad9da73a64cef8f602c7f58ec
INFO: [VRFC 10-311] analyzing module xlfftmodule_xfft_v9_1_i0_c9b63e72838c51a432aa9d7cf53a86c5
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/RisingEntropy/Documents/Projects/FPGA/SPI/SPI.ip_user_files/ipstatic/work/hdl/fftmodule.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fftmodule_struct
INFO: [VRFC 10-311] analyzing module fftmodule_default_clock_driver
INFO: [VRFC 10-311] analyzing module fftmodule
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/RisingEntropy/Documents/Projects/FPGA/SPI/SPI.gen/sources_1/ip/fftmodule_0/sim/fftmodule_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fftmodule_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/RisingEntropy/Documents/Projects/FPGA/SPI/SPI.gen/sources_1/ip/fifo_generator_0/sim/fifo_generator_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo_generator_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/RisingEntropy/Documents/Projects/FPGA/SPI/SPI.gen/sources_1/ip/ila_3/sim/ila_3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ila_3
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/RisingEntropy/Documents/Projects/FPGA/SPI/SPI.gen/sources_1/ip/rom_sine/sim/rom_sine.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rom_sine
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/RisingEntropy/Documents/Projects/FPGA/SPI/SPI.gen/sources_1/ip/SignalSplitter_ila/sim/SignalSplitter_ila.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SignalSplitter_ila
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/RisingEntropy/Documents/Projects/FPGA/SPI/SPI.srcs/sources_1/new/SPIMasterReceive.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SPIMasterReceive
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/RisingEntropy/Documents/Projects/FPGA/SPI/SPI.srcs/sources_1/new/SPIMasterSend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SPIMasterSend
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/RisingEntropy/Documents/Projects/FPGA/SPI/SPI.srcs/sources_1/new/FrequencyScanner.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FrequencyScanner
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/RisingEntropy/Documents/Projects/FPGA/SPI/SPI.srcs/sources_1/new/ADCBuffer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ADCBuffer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/RisingEntropy/Documents/Projects/FPGA/SPI/SPI.srcs/sources_1/new/SPISlaveReceive.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SPISlaveReceive
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/RisingEntropy/Documents/Projects/FPGA/SPI/SPI.srcs/sources_1/new/ConfigurableReceiver.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/RisingEntropy/Documents/Projects/FPGA/SPI/SPI.srcs/sources_1/new/RegisterModule.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegisterModule
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/RisingEntropy/Documents/Projects/FPGA/SPI/SPI.srcs/sources_1/new/DACTest.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DACTest
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/RisingEntropy/Documents/Projects/FPGA/SPI/SPI.srcs/sources_1/new/DDSTrigger.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DDSTrigger
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/RisingEntropy/Documents/Projects/FPGA/SPI/SPI.srcs/sources_1/new/DDSModule.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DDSModule
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/RisingEntropy/Documents/Projects/FPGA/SPI/SPI.srcs/sources_1/new/TriangleDDS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TriangleDDS
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/RisingEntropy/Documents/Projects/FPGA/SPI/SPI.srcs/sources_1/new/SineDDS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SineDDS
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/RisingEntropy/Documents/Projects/FPGA/SPI/SPI.srcs/sources_1/new/DecimatorBuffer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DecimatorBuffer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/RisingEntropy/Documents/Projects/FPGA/SPI/SPI.srcs/sources_1/new/SignalSplitter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SignalSplitter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/RisingEntropy/Documents/Projects/FPGA/SPI/SPI.srcs/sim_1/new/FFTTest_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FFTTest_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/RisingEntropy/Documents/Projects/FPGA/SPI/SPI.srcs/sim_1/new/SPI_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SPI_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/RisingEntropy/Documents/Projects/FPGA/SPI/SPI.srcs/sim_1/new/FrequencyScanner_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FrequencyScanner_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/RisingEntropy/Documents/Projects/FPGA/SPI/SPI.srcs/sim_1/new/SPISlaveReceive_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SPISlaveReceive_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/RisingEntropy/Documents/Projects/FPGA/SPI/SPI.srcs/sim_1/new/ConfigurableReceiver_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ConfigurableReceiver_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/RisingEntropy/Documents/Projects/FPGA/SPI/SPI.srcs/sim_1/new/TriangleDDS_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TriangleDDS_tb
