// Seed: 886659925
module module_0;
  assign id_1 = 1;
endmodule
module module_1 (
    input tri1 id_0,
    input uwire id_1,
    input wor id_2,
    output wor id_3,
    input wor id_4,
    input supply0 id_5,
    input tri id_6,
    input tri0 id_7,
    input supply1 id_8,
    input wor id_9,
    input tri1 id_10
);
  wire id_12;
  module_0 modCall_1 ();
  assign modCall_1.id_1 = 0;
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout wire id_4;
  output wire id_3;
  output wire id_2;
  inout wire id_1;
  assign id_3[1==?1] = 1;
  not primCall (id_1, id_4);
  module_0 modCall_1 ();
endmodule
