// Seed: 4000979211
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  input id_6;
  input id_5;
  input id_4;
  input id_3;
  output id_2;
  input id_1;
  assign id_2 = 1;
  logic id_7 = id_5 | id_6;
  logic id_8;
  logic id_9;
  real id_10 (
      .id_0(id_8 - 1),
      .id_1(id_3)
  );
  logic id_11;
  logic id_12;
endmodule
