Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (lin64) Build 4029153 Fri Oct 13 20:13:54 MDT 2023
| Date         : Wed Aug 21 00:56:41 2024
| Host         : debian running 64-bit Debian GNU/Linux 12 (bookworm)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file MI_alchitryTop_timing_summary_routed.rpt -pb MI_alchitryTop_timing_summary_routed.pb -rpx MI_alchitryTop_timing_summary_routed.rpx -warn_on_violation
| Design       : MI_alchitryTop
| Device       : 7a35t-ftg256
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  13          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (1)
6. checking no_output_delay (10)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (10)
--------------------------------
 There are 10 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.174        0.000                      0                   39        0.261        0.000                      0                   39        4.500        0.000                       0                    23  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock    Waveform(ns)       Period(ns)      Frequency(MHz)
-----    ------------       ----------      --------------
P_clk_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
P_clk_0             6.174        0.000                      0                   39        0.261        0.000                      0                   39        4.500        0.000                       0                    23  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        P_clk_0                     
(none)                      P_clk_0       


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  P_clk_0
  To Clock:  P_clk_0

Setup :            0  Failing Endpoints,  Worst Slack        6.174ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.261ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.174ns  (required time - arrival time)
  Source:                 seg/ctr/D_ctr_q_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by P_clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg/ctr/D_ctr_q_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by P_clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             P_clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (P_clk_0 rise@10.000ns - P_clk_0 rise@0.000ns)
  Data Path Delay:        3.336ns  (logic 0.704ns (21.105%)  route 2.632ns (78.895%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.923ns = ( 14.923 - 10.000 ) 
    Source Clock Delay      (SCD):    5.222ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock P_clk_0 rise edge)    0.000     0.000 r  
    N14                                               0.000     0.000 r  P_clk (IN)
                         net (fo=0)                   0.000     0.000    P_clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  P_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    P_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  P_clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.638     5.222    seg/ctr/P_clk
    SLICE_X1Y6           FDRE                                         r  seg/ctr/D_ctr_q_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y6           FDRE (Prop_fdre_C_Q)         0.456     5.678 r  seg/ctr/D_ctr_q_reg[10]/Q
                         net (fo=2, routed)           0.810     6.488    seg/ctr/D_ctr_q_reg[10]
    SLICE_X0Y7           LUT6 (Prop_lut6_I2_O)        0.124     6.612 r  seg/ctr/D_ctr_q[0]_i_3/O
                         net (fo=1, routed)           0.802     7.415    seg/ctr/D_ctr_q[0]_i_3_n_0
    SLICE_X0Y6           LUT4 (Prop_lut4_I0_O)        0.124     7.539 r  seg/ctr/D_ctr_q[0]_i_1/O
                         net (fo=18, routed)          1.019     8.558    seg/ctr/D_ctr_q[0]_i_1_n_0
    SLICE_X1Y8           FDRE                                         r  seg/ctr/D_ctr_q_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock P_clk_0 rise edge)   10.000    10.000 r  
    N14                                               0.000    10.000 r  P_clk (IN)
                         net (fo=0)                   0.000    10.000    P_clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  P_clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    P_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  P_clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.518    14.923    seg/ctr/P_clk
    SLICE_X1Y8           FDRE                                         r  seg/ctr/D_ctr_q_reg[16]/C
                         clock pessimism              0.273    15.196    
                         clock uncertainty           -0.035    15.161    
    SLICE_X1Y8           FDRE (Setup_fdre_C_R)       -0.429    14.732    seg/ctr/D_ctr_q_reg[16]
  -------------------------------------------------------------------
                         required time                         14.732    
                         arrival time                          -8.558    
  -------------------------------------------------------------------
                         slack                                  6.174    

Slack (MET) :             6.174ns  (required time - arrival time)
  Source:                 seg/ctr/D_ctr_q_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by P_clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg/ctr/D_ctr_q_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by P_clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             P_clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (P_clk_0 rise@10.000ns - P_clk_0 rise@0.000ns)
  Data Path Delay:        3.336ns  (logic 0.704ns (21.105%)  route 2.632ns (78.895%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.923ns = ( 14.923 - 10.000 ) 
    Source Clock Delay      (SCD):    5.222ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock P_clk_0 rise edge)    0.000     0.000 r  
    N14                                               0.000     0.000 r  P_clk (IN)
                         net (fo=0)                   0.000     0.000    P_clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  P_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    P_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  P_clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.638     5.222    seg/ctr/P_clk
    SLICE_X1Y6           FDRE                                         r  seg/ctr/D_ctr_q_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y6           FDRE (Prop_fdre_C_Q)         0.456     5.678 r  seg/ctr/D_ctr_q_reg[10]/Q
                         net (fo=2, routed)           0.810     6.488    seg/ctr/D_ctr_q_reg[10]
    SLICE_X0Y7           LUT6 (Prop_lut6_I2_O)        0.124     6.612 r  seg/ctr/D_ctr_q[0]_i_3/O
                         net (fo=1, routed)           0.802     7.415    seg/ctr/D_ctr_q[0]_i_3_n_0
    SLICE_X0Y6           LUT4 (Prop_lut4_I0_O)        0.124     7.539 r  seg/ctr/D_ctr_q[0]_i_1/O
                         net (fo=18, routed)          1.019     8.558    seg/ctr/D_ctr_q[0]_i_1_n_0
    SLICE_X1Y8           FDRE                                         r  seg/ctr/D_ctr_q_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock P_clk_0 rise edge)   10.000    10.000 r  
    N14                                               0.000    10.000 r  P_clk (IN)
                         net (fo=0)                   0.000    10.000    P_clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  P_clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    P_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  P_clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.518    14.923    seg/ctr/P_clk
    SLICE_X1Y8           FDRE                                         r  seg/ctr/D_ctr_q_reg[17]/C
                         clock pessimism              0.273    15.196    
                         clock uncertainty           -0.035    15.161    
    SLICE_X1Y8           FDRE (Setup_fdre_C_R)       -0.429    14.732    seg/ctr/D_ctr_q_reg[17]
  -------------------------------------------------------------------
                         required time                         14.732    
                         arrival time                          -8.558    
  -------------------------------------------------------------------
                         slack                                  6.174    

Slack (MET) :             6.300ns  (required time - arrival time)
  Source:                 seg/ctr/D_ctr_q_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by P_clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg/ctr/D_ctr_q_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by P_clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             P_clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (P_clk_0 rise@10.000ns - P_clk_0 rise@0.000ns)
  Data Path Delay:        3.211ns  (logic 0.704ns (21.922%)  route 2.507ns (78.078%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.924ns = ( 14.924 - 10.000 ) 
    Source Clock Delay      (SCD):    5.221ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock P_clk_0 rise edge)    0.000     0.000 r  
    N14                                               0.000     0.000 r  P_clk (IN)
                         net (fo=0)                   0.000     0.000    P_clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  P_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    P_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  P_clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.637     5.221    seg/ctr/P_clk
    SLICE_X1Y8           FDRE                                         r  seg/ctr/D_ctr_q_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y8           FDRE (Prop_fdre_C_Q)         0.456     5.677 r  seg/ctr/D_ctr_q_reg[16]/Q
                         net (fo=11, routed)          0.983     6.661    seg/ctr/M_ctr_value[0]
    SLICE_X0Y4           LUT6 (Prop_lut6_I5_O)        0.124     6.785 r  seg/ctr/D_ctr_q[0]_i_4/O
                         net (fo=1, routed)           0.647     7.432    seg/ctr/D_ctr_q[0]_i_4_n_0
    SLICE_X0Y6           LUT4 (Prop_lut4_I1_O)        0.124     7.556 r  seg/ctr/D_ctr_q[0]_i_1/O
                         net (fo=18, routed)          0.876     8.433    seg/ctr/D_ctr_q[0]_i_1_n_0
    SLICE_X1Y6           FDRE                                         r  seg/ctr/D_ctr_q_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock P_clk_0 rise edge)   10.000    10.000 r  
    N14                                               0.000    10.000 r  P_clk (IN)
                         net (fo=0)                   0.000    10.000    P_clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  P_clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    P_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  P_clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.519    14.924    seg/ctr/P_clk
    SLICE_X1Y6           FDRE                                         r  seg/ctr/D_ctr_q_reg[10]/C
                         clock pessimism              0.273    15.197    
                         clock uncertainty           -0.035    15.162    
    SLICE_X1Y6           FDRE (Setup_fdre_C_R)       -0.429    14.733    seg/ctr/D_ctr_q_reg[10]
  -------------------------------------------------------------------
                         required time                         14.733    
                         arrival time                          -8.433    
  -------------------------------------------------------------------
                         slack                                  6.300    

Slack (MET) :             6.300ns  (required time - arrival time)
  Source:                 seg/ctr/D_ctr_q_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by P_clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg/ctr/D_ctr_q_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by P_clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             P_clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (P_clk_0 rise@10.000ns - P_clk_0 rise@0.000ns)
  Data Path Delay:        3.211ns  (logic 0.704ns (21.922%)  route 2.507ns (78.078%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.924ns = ( 14.924 - 10.000 ) 
    Source Clock Delay      (SCD):    5.221ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock P_clk_0 rise edge)    0.000     0.000 r  
    N14                                               0.000     0.000 r  P_clk (IN)
                         net (fo=0)                   0.000     0.000    P_clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  P_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    P_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  P_clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.637     5.221    seg/ctr/P_clk
    SLICE_X1Y8           FDRE                                         r  seg/ctr/D_ctr_q_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y8           FDRE (Prop_fdre_C_Q)         0.456     5.677 r  seg/ctr/D_ctr_q_reg[16]/Q
                         net (fo=11, routed)          0.983     6.661    seg/ctr/M_ctr_value[0]
    SLICE_X0Y4           LUT6 (Prop_lut6_I5_O)        0.124     6.785 r  seg/ctr/D_ctr_q[0]_i_4/O
                         net (fo=1, routed)           0.647     7.432    seg/ctr/D_ctr_q[0]_i_4_n_0
    SLICE_X0Y6           LUT4 (Prop_lut4_I1_O)        0.124     7.556 r  seg/ctr/D_ctr_q[0]_i_1/O
                         net (fo=18, routed)          0.876     8.433    seg/ctr/D_ctr_q[0]_i_1_n_0
    SLICE_X1Y6           FDRE                                         r  seg/ctr/D_ctr_q_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock P_clk_0 rise edge)   10.000    10.000 r  
    N14                                               0.000    10.000 r  P_clk (IN)
                         net (fo=0)                   0.000    10.000    P_clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  P_clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    P_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  P_clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.519    14.924    seg/ctr/P_clk
    SLICE_X1Y6           FDRE                                         r  seg/ctr/D_ctr_q_reg[11]/C
                         clock pessimism              0.273    15.197    
                         clock uncertainty           -0.035    15.162    
    SLICE_X1Y6           FDRE (Setup_fdre_C_R)       -0.429    14.733    seg/ctr/D_ctr_q_reg[11]
  -------------------------------------------------------------------
                         required time                         14.733    
                         arrival time                          -8.433    
  -------------------------------------------------------------------
                         slack                                  6.300    

Slack (MET) :             6.300ns  (required time - arrival time)
  Source:                 seg/ctr/D_ctr_q_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by P_clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg/ctr/D_ctr_q_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by P_clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             P_clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (P_clk_0 rise@10.000ns - P_clk_0 rise@0.000ns)
  Data Path Delay:        3.211ns  (logic 0.704ns (21.922%)  route 2.507ns (78.078%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.924ns = ( 14.924 - 10.000 ) 
    Source Clock Delay      (SCD):    5.221ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock P_clk_0 rise edge)    0.000     0.000 r  
    N14                                               0.000     0.000 r  P_clk (IN)
                         net (fo=0)                   0.000     0.000    P_clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  P_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    P_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  P_clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.637     5.221    seg/ctr/P_clk
    SLICE_X1Y8           FDRE                                         r  seg/ctr/D_ctr_q_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y8           FDRE (Prop_fdre_C_Q)         0.456     5.677 r  seg/ctr/D_ctr_q_reg[16]/Q
                         net (fo=11, routed)          0.983     6.661    seg/ctr/M_ctr_value[0]
    SLICE_X0Y4           LUT6 (Prop_lut6_I5_O)        0.124     6.785 r  seg/ctr/D_ctr_q[0]_i_4/O
                         net (fo=1, routed)           0.647     7.432    seg/ctr/D_ctr_q[0]_i_4_n_0
    SLICE_X0Y6           LUT4 (Prop_lut4_I1_O)        0.124     7.556 r  seg/ctr/D_ctr_q[0]_i_1/O
                         net (fo=18, routed)          0.876     8.433    seg/ctr/D_ctr_q[0]_i_1_n_0
    SLICE_X1Y6           FDRE                                         r  seg/ctr/D_ctr_q_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock P_clk_0 rise edge)   10.000    10.000 r  
    N14                                               0.000    10.000 r  P_clk (IN)
                         net (fo=0)                   0.000    10.000    P_clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  P_clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    P_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  P_clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.519    14.924    seg/ctr/P_clk
    SLICE_X1Y6           FDRE                                         r  seg/ctr/D_ctr_q_reg[8]/C
                         clock pessimism              0.273    15.197    
                         clock uncertainty           -0.035    15.162    
    SLICE_X1Y6           FDRE (Setup_fdre_C_R)       -0.429    14.733    seg/ctr/D_ctr_q_reg[8]
  -------------------------------------------------------------------
                         required time                         14.733    
                         arrival time                          -8.433    
  -------------------------------------------------------------------
                         slack                                  6.300    

Slack (MET) :             6.300ns  (required time - arrival time)
  Source:                 seg/ctr/D_ctr_q_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by P_clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg/ctr/D_ctr_q_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by P_clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             P_clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (P_clk_0 rise@10.000ns - P_clk_0 rise@0.000ns)
  Data Path Delay:        3.211ns  (logic 0.704ns (21.922%)  route 2.507ns (78.078%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.924ns = ( 14.924 - 10.000 ) 
    Source Clock Delay      (SCD):    5.221ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock P_clk_0 rise edge)    0.000     0.000 r  
    N14                                               0.000     0.000 r  P_clk (IN)
                         net (fo=0)                   0.000     0.000    P_clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  P_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    P_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  P_clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.637     5.221    seg/ctr/P_clk
    SLICE_X1Y8           FDRE                                         r  seg/ctr/D_ctr_q_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y8           FDRE (Prop_fdre_C_Q)         0.456     5.677 r  seg/ctr/D_ctr_q_reg[16]/Q
                         net (fo=11, routed)          0.983     6.661    seg/ctr/M_ctr_value[0]
    SLICE_X0Y4           LUT6 (Prop_lut6_I5_O)        0.124     6.785 r  seg/ctr/D_ctr_q[0]_i_4/O
                         net (fo=1, routed)           0.647     7.432    seg/ctr/D_ctr_q[0]_i_4_n_0
    SLICE_X0Y6           LUT4 (Prop_lut4_I1_O)        0.124     7.556 r  seg/ctr/D_ctr_q[0]_i_1/O
                         net (fo=18, routed)          0.876     8.433    seg/ctr/D_ctr_q[0]_i_1_n_0
    SLICE_X1Y6           FDRE                                         r  seg/ctr/D_ctr_q_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock P_clk_0 rise edge)   10.000    10.000 r  
    N14                                               0.000    10.000 r  P_clk (IN)
                         net (fo=0)                   0.000    10.000    P_clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  P_clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    P_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  P_clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.519    14.924    seg/ctr/P_clk
    SLICE_X1Y6           FDRE                                         r  seg/ctr/D_ctr_q_reg[9]/C
                         clock pessimism              0.273    15.197    
                         clock uncertainty           -0.035    15.162    
    SLICE_X1Y6           FDRE (Setup_fdre_C_R)       -0.429    14.733    seg/ctr/D_ctr_q_reg[9]
  -------------------------------------------------------------------
                         required time                         14.733    
                         arrival time                          -8.433    
  -------------------------------------------------------------------
                         slack                                  6.300    

Slack (MET) :             6.410ns  (required time - arrival time)
  Source:                 seg/ctr/D_ctr_q_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by P_clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg/ctr/D_ctr_q_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by P_clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             P_clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (P_clk_0 rise@10.000ns - P_clk_0 rise@0.000ns)
  Data Path Delay:        3.102ns  (logic 0.704ns (22.694%)  route 2.398ns (77.306%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.924ns = ( 14.924 - 10.000 ) 
    Source Clock Delay      (SCD):    5.221ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock P_clk_0 rise edge)    0.000     0.000 r  
    N14                                               0.000     0.000 r  P_clk (IN)
                         net (fo=0)                   0.000     0.000    P_clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  P_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    P_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  P_clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.637     5.221    seg/ctr/P_clk
    SLICE_X1Y8           FDRE                                         r  seg/ctr/D_ctr_q_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y8           FDRE (Prop_fdre_C_Q)         0.456     5.677 r  seg/ctr/D_ctr_q_reg[16]/Q
                         net (fo=11, routed)          0.983     6.661    seg/ctr/M_ctr_value[0]
    SLICE_X0Y4           LUT6 (Prop_lut6_I5_O)        0.124     6.785 r  seg/ctr/D_ctr_q[0]_i_4/O
                         net (fo=1, routed)           0.647     7.432    seg/ctr/D_ctr_q[0]_i_4_n_0
    SLICE_X0Y6           LUT4 (Prop_lut4_I1_O)        0.124     7.556 r  seg/ctr/D_ctr_q[0]_i_1/O
                         net (fo=18, routed)          0.767     8.324    seg/ctr/D_ctr_q[0]_i_1_n_0
    SLICE_X1Y4           FDRE                                         r  seg/ctr/D_ctr_q_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock P_clk_0 rise edge)   10.000    10.000 r  
    N14                                               0.000    10.000 r  P_clk (IN)
                         net (fo=0)                   0.000    10.000    P_clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  P_clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    P_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  P_clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.519    14.924    seg/ctr/P_clk
    SLICE_X1Y4           FDRE                                         r  seg/ctr/D_ctr_q_reg[0]/C
                         clock pessimism              0.273    15.197    
                         clock uncertainty           -0.035    15.162    
    SLICE_X1Y4           FDRE (Setup_fdre_C_R)       -0.429    14.733    seg/ctr/D_ctr_q_reg[0]
  -------------------------------------------------------------------
                         required time                         14.733    
                         arrival time                          -8.324    
  -------------------------------------------------------------------
                         slack                                  6.410    

Slack (MET) :             6.410ns  (required time - arrival time)
  Source:                 seg/ctr/D_ctr_q_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by P_clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg/ctr/D_ctr_q_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by P_clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             P_clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (P_clk_0 rise@10.000ns - P_clk_0 rise@0.000ns)
  Data Path Delay:        3.102ns  (logic 0.704ns (22.694%)  route 2.398ns (77.306%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.924ns = ( 14.924 - 10.000 ) 
    Source Clock Delay      (SCD):    5.221ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock P_clk_0 rise edge)    0.000     0.000 r  
    N14                                               0.000     0.000 r  P_clk (IN)
                         net (fo=0)                   0.000     0.000    P_clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  P_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    P_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  P_clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.637     5.221    seg/ctr/P_clk
    SLICE_X1Y8           FDRE                                         r  seg/ctr/D_ctr_q_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y8           FDRE (Prop_fdre_C_Q)         0.456     5.677 r  seg/ctr/D_ctr_q_reg[16]/Q
                         net (fo=11, routed)          0.983     6.661    seg/ctr/M_ctr_value[0]
    SLICE_X0Y4           LUT6 (Prop_lut6_I5_O)        0.124     6.785 r  seg/ctr/D_ctr_q[0]_i_4/O
                         net (fo=1, routed)           0.647     7.432    seg/ctr/D_ctr_q[0]_i_4_n_0
    SLICE_X0Y6           LUT4 (Prop_lut4_I1_O)        0.124     7.556 r  seg/ctr/D_ctr_q[0]_i_1/O
                         net (fo=18, routed)          0.767     8.324    seg/ctr/D_ctr_q[0]_i_1_n_0
    SLICE_X1Y4           FDRE                                         r  seg/ctr/D_ctr_q_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock P_clk_0 rise edge)   10.000    10.000 r  
    N14                                               0.000    10.000 r  P_clk (IN)
                         net (fo=0)                   0.000    10.000    P_clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  P_clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    P_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  P_clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.519    14.924    seg/ctr/P_clk
    SLICE_X1Y4           FDRE                                         r  seg/ctr/D_ctr_q_reg[1]/C
                         clock pessimism              0.273    15.197    
                         clock uncertainty           -0.035    15.162    
    SLICE_X1Y4           FDRE (Setup_fdre_C_R)       -0.429    14.733    seg/ctr/D_ctr_q_reg[1]
  -------------------------------------------------------------------
                         required time                         14.733    
                         arrival time                          -8.324    
  -------------------------------------------------------------------
                         slack                                  6.410    

Slack (MET) :             6.410ns  (required time - arrival time)
  Source:                 seg/ctr/D_ctr_q_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by P_clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg/ctr/D_ctr_q_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by P_clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             P_clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (P_clk_0 rise@10.000ns - P_clk_0 rise@0.000ns)
  Data Path Delay:        3.102ns  (logic 0.704ns (22.694%)  route 2.398ns (77.306%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.924ns = ( 14.924 - 10.000 ) 
    Source Clock Delay      (SCD):    5.221ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock P_clk_0 rise edge)    0.000     0.000 r  
    N14                                               0.000     0.000 r  P_clk (IN)
                         net (fo=0)                   0.000     0.000    P_clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  P_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    P_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  P_clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.637     5.221    seg/ctr/P_clk
    SLICE_X1Y8           FDRE                                         r  seg/ctr/D_ctr_q_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y8           FDRE (Prop_fdre_C_Q)         0.456     5.677 r  seg/ctr/D_ctr_q_reg[16]/Q
                         net (fo=11, routed)          0.983     6.661    seg/ctr/M_ctr_value[0]
    SLICE_X0Y4           LUT6 (Prop_lut6_I5_O)        0.124     6.785 r  seg/ctr/D_ctr_q[0]_i_4/O
                         net (fo=1, routed)           0.647     7.432    seg/ctr/D_ctr_q[0]_i_4_n_0
    SLICE_X0Y6           LUT4 (Prop_lut4_I1_O)        0.124     7.556 r  seg/ctr/D_ctr_q[0]_i_1/O
                         net (fo=18, routed)          0.767     8.324    seg/ctr/D_ctr_q[0]_i_1_n_0
    SLICE_X1Y4           FDRE                                         r  seg/ctr/D_ctr_q_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock P_clk_0 rise edge)   10.000    10.000 r  
    N14                                               0.000    10.000 r  P_clk (IN)
                         net (fo=0)                   0.000    10.000    P_clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  P_clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    P_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  P_clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.519    14.924    seg/ctr/P_clk
    SLICE_X1Y4           FDRE                                         r  seg/ctr/D_ctr_q_reg[2]/C
                         clock pessimism              0.273    15.197    
                         clock uncertainty           -0.035    15.162    
    SLICE_X1Y4           FDRE (Setup_fdre_C_R)       -0.429    14.733    seg/ctr/D_ctr_q_reg[2]
  -------------------------------------------------------------------
                         required time                         14.733    
                         arrival time                          -8.324    
  -------------------------------------------------------------------
                         slack                                  6.410    

Slack (MET) :             6.410ns  (required time - arrival time)
  Source:                 seg/ctr/D_ctr_q_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by P_clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg/ctr/D_ctr_q_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by P_clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             P_clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (P_clk_0 rise@10.000ns - P_clk_0 rise@0.000ns)
  Data Path Delay:        3.102ns  (logic 0.704ns (22.694%)  route 2.398ns (77.306%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.924ns = ( 14.924 - 10.000 ) 
    Source Clock Delay      (SCD):    5.221ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock P_clk_0 rise edge)    0.000     0.000 r  
    N14                                               0.000     0.000 r  P_clk (IN)
                         net (fo=0)                   0.000     0.000    P_clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  P_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    P_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  P_clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.637     5.221    seg/ctr/P_clk
    SLICE_X1Y8           FDRE                                         r  seg/ctr/D_ctr_q_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y8           FDRE (Prop_fdre_C_Q)         0.456     5.677 r  seg/ctr/D_ctr_q_reg[16]/Q
                         net (fo=11, routed)          0.983     6.661    seg/ctr/M_ctr_value[0]
    SLICE_X0Y4           LUT6 (Prop_lut6_I5_O)        0.124     6.785 r  seg/ctr/D_ctr_q[0]_i_4/O
                         net (fo=1, routed)           0.647     7.432    seg/ctr/D_ctr_q[0]_i_4_n_0
    SLICE_X0Y6           LUT4 (Prop_lut4_I1_O)        0.124     7.556 r  seg/ctr/D_ctr_q[0]_i_1/O
                         net (fo=18, routed)          0.767     8.324    seg/ctr/D_ctr_q[0]_i_1_n_0
    SLICE_X1Y4           FDRE                                         r  seg/ctr/D_ctr_q_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock P_clk_0 rise edge)   10.000    10.000 r  
    N14                                               0.000    10.000 r  P_clk (IN)
                         net (fo=0)                   0.000    10.000    P_clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  P_clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    P_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  P_clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.519    14.924    seg/ctr/P_clk
    SLICE_X1Y4           FDRE                                         r  seg/ctr/D_ctr_q_reg[3]/C
                         clock pessimism              0.273    15.197    
                         clock uncertainty           -0.035    15.162    
    SLICE_X1Y4           FDRE (Setup_fdre_C_R)       -0.429    14.733    seg/ctr/D_ctr_q_reg[3]
  -------------------------------------------------------------------
                         required time                         14.733    
                         arrival time                          -8.324    
  -------------------------------------------------------------------
                         slack                                  6.410    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 seg/ctr/D_ctr_q_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by P_clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg/ctr/D_ctr_q_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by P_clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             P_clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (P_clk_0 rise@0.000ns - P_clk_0 rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.056ns
    Source Clock Delay      (SCD):    1.539ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock P_clk_0 rise edge)    0.000     0.000 r  
    N14                                               0.000     0.000 r  P_clk (IN)
                         net (fo=0)                   0.000     0.000    P_clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  P_clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    P_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  P_clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.595     1.539    seg/ctr/P_clk
    SLICE_X1Y5           FDRE                                         r  seg/ctr/D_ctr_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y5           FDRE (Prop_fdre_C_Q)         0.141     1.680 r  seg/ctr/D_ctr_q_reg[7]/Q
                         net (fo=2, routed)           0.117     1.797    seg/ctr/D_ctr_q_reg[7]
    SLICE_X1Y5           CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.905 r  seg/ctr/D_ctr_q_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.905    seg/ctr/D_ctr_q_reg[4]_i_1_n_4
    SLICE_X1Y5           FDRE                                         r  seg/ctr/D_ctr_q_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock P_clk_0 rise edge)    0.000     0.000 r  
    N14                                               0.000     0.000 r  P_clk (IN)
                         net (fo=0)                   0.000     0.000    P_clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  P_clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    P_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  P_clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.866     2.056    seg/ctr/P_clk
    SLICE_X1Y5           FDRE                                         r  seg/ctr/D_ctr_q_reg[7]/C
                         clock pessimism             -0.517     1.539    
    SLICE_X1Y5           FDRE (Hold_fdre_C_D)         0.105     1.644    seg/ctr/D_ctr_q_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.644    
                         arrival time                           1.905    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 seg/ctr/D_ctr_q_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by P_clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg/ctr/D_ctr_q_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by P_clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             P_clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (P_clk_0 rise@0.000ns - P_clk_0 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.055ns
    Source Clock Delay      (SCD):    1.538ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock P_clk_0 rise edge)    0.000     0.000 r  
    N14                                               0.000     0.000 r  P_clk (IN)
                         net (fo=0)                   0.000     0.000    P_clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  P_clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    P_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  P_clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.594     1.538    seg/ctr/P_clk
    SLICE_X1Y7           FDRE                                         r  seg/ctr/D_ctr_q_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y7           FDRE (Prop_fdre_C_Q)         0.141     1.679 r  seg/ctr/D_ctr_q_reg[15]/Q
                         net (fo=2, routed)           0.119     1.798    seg/ctr/D_ctr_q_reg[15]
    SLICE_X1Y7           CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.906 r  seg/ctr/D_ctr_q_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.906    seg/ctr/D_ctr_q_reg[12]_i_1_n_4
    SLICE_X1Y7           FDRE                                         r  seg/ctr/D_ctr_q_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock P_clk_0 rise edge)    0.000     0.000 r  
    N14                                               0.000     0.000 r  P_clk (IN)
                         net (fo=0)                   0.000     0.000    P_clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  P_clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    P_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  P_clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.865     2.055    seg/ctr/P_clk
    SLICE_X1Y7           FDRE                                         r  seg/ctr/D_ctr_q_reg[15]/C
                         clock pessimism             -0.517     1.538    
    SLICE_X1Y7           FDRE (Hold_fdre_C_D)         0.105     1.643    seg/ctr/D_ctr_q_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.643    
                         arrival time                           1.906    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 seg/ctr/D_ctr_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by P_clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg/ctr/D_ctr_q_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by P_clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             P_clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (P_clk_0 rise@0.000ns - P_clk_0 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.056ns
    Source Clock Delay      (SCD):    1.539ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock P_clk_0 rise edge)    0.000     0.000 r  
    N14                                               0.000     0.000 r  P_clk (IN)
                         net (fo=0)                   0.000     0.000    P_clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  P_clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    P_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  P_clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.595     1.539    seg/ctr/P_clk
    SLICE_X1Y4           FDRE                                         r  seg/ctr/D_ctr_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y4           FDRE (Prop_fdre_C_Q)         0.141     1.680 r  seg/ctr/D_ctr_q_reg[3]/Q
                         net (fo=2, routed)           0.119     1.799    seg/ctr/D_ctr_q_reg[3]
    SLICE_X1Y4           CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.907 r  seg/ctr/D_ctr_q_reg[0]_i_2/O[3]
                         net (fo=1, routed)           0.000     1.907    seg/ctr/D_ctr_q_reg[0]_i_2_n_4
    SLICE_X1Y4           FDRE                                         r  seg/ctr/D_ctr_q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock P_clk_0 rise edge)    0.000     0.000 r  
    N14                                               0.000     0.000 r  P_clk (IN)
                         net (fo=0)                   0.000     0.000    P_clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  P_clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    P_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  P_clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.866     2.056    seg/ctr/P_clk
    SLICE_X1Y4           FDRE                                         r  seg/ctr/D_ctr_q_reg[3]/C
                         clock pessimism             -0.517     1.539    
    SLICE_X1Y4           FDRE (Hold_fdre_C_D)         0.105     1.644    seg/ctr/D_ctr_q_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.644    
                         arrival time                           1.907    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 seg/ctr/D_ctr_q_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by P_clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg/ctr/D_ctr_q_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by P_clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             P_clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (P_clk_0 rise@0.000ns - P_clk_0 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.056ns
    Source Clock Delay      (SCD):    1.539ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock P_clk_0 rise edge)    0.000     0.000 r  
    N14                                               0.000     0.000 r  P_clk (IN)
                         net (fo=0)                   0.000     0.000    P_clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  P_clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    P_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  P_clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.595     1.539    seg/ctr/P_clk
    SLICE_X1Y6           FDRE                                         r  seg/ctr/D_ctr_q_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y6           FDRE (Prop_fdre_C_Q)         0.141     1.680 r  seg/ctr/D_ctr_q_reg[11]/Q
                         net (fo=2, routed)           0.120     1.800    seg/ctr/D_ctr_q_reg[11]
    SLICE_X1Y6           CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.908 r  seg/ctr/D_ctr_q_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.908    seg/ctr/D_ctr_q_reg[8]_i_1_n_4
    SLICE_X1Y6           FDRE                                         r  seg/ctr/D_ctr_q_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock P_clk_0 rise edge)    0.000     0.000 r  
    N14                                               0.000     0.000 r  P_clk (IN)
                         net (fo=0)                   0.000     0.000    P_clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  P_clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    P_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  P_clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.866     2.056    seg/ctr/P_clk
    SLICE_X1Y6           FDRE                                         r  seg/ctr/D_ctr_q_reg[11]/C
                         clock pessimism             -0.517     1.539    
    SLICE_X1Y6           FDRE (Hold_fdre_C_D)         0.105     1.644    seg/ctr/D_ctr_q_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.644    
                         arrival time                           1.908    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 seg/ctr/D_ctr_q_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by P_clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg/ctr/D_ctr_q_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by P_clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             P_clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (P_clk_0 rise@0.000ns - P_clk_0 rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.256ns (68.766%)  route 0.116ns (31.234%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.055ns
    Source Clock Delay      (SCD):    1.538ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock P_clk_0 rise edge)    0.000     0.000 r  
    N14                                               0.000     0.000 r  P_clk (IN)
                         net (fo=0)                   0.000     0.000    P_clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  P_clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    P_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  P_clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.594     1.538    seg/ctr/P_clk
    SLICE_X1Y7           FDRE                                         r  seg/ctr/D_ctr_q_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y7           FDRE (Prop_fdre_C_Q)         0.141     1.679 r  seg/ctr/D_ctr_q_reg[12]/Q
                         net (fo=2, routed)           0.116     1.795    seg/ctr/D_ctr_q_reg[12]
    SLICE_X1Y7           CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.910 r  seg/ctr/D_ctr_q_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.910    seg/ctr/D_ctr_q_reg[12]_i_1_n_7
    SLICE_X1Y7           FDRE                                         r  seg/ctr/D_ctr_q_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock P_clk_0 rise edge)    0.000     0.000 r  
    N14                                               0.000     0.000 r  P_clk (IN)
                         net (fo=0)                   0.000     0.000    P_clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  P_clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    P_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  P_clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.865     2.055    seg/ctr/P_clk
    SLICE_X1Y7           FDRE                                         r  seg/ctr/D_ctr_q_reg[12]/C
                         clock pessimism             -0.517     1.538    
    SLICE_X1Y7           FDRE (Hold_fdre_C_D)         0.105     1.643    seg/ctr/D_ctr_q_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.643    
                         arrival time                           1.910    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 seg/ctr/D_ctr_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by P_clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg/ctr/D_ctr_q_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by P_clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             P_clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (P_clk_0 rise@0.000ns - P_clk_0 rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.256ns (68.766%)  route 0.116ns (31.234%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.056ns
    Source Clock Delay      (SCD):    1.539ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock P_clk_0 rise edge)    0.000     0.000 r  
    N14                                               0.000     0.000 r  P_clk (IN)
                         net (fo=0)                   0.000     0.000    P_clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  P_clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    P_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  P_clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.595     1.539    seg/ctr/P_clk
    SLICE_X1Y5           FDRE                                         r  seg/ctr/D_ctr_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y5           FDRE (Prop_fdre_C_Q)         0.141     1.680 r  seg/ctr/D_ctr_q_reg[4]/Q
                         net (fo=2, routed)           0.116     1.796    seg/ctr/D_ctr_q_reg[4]
    SLICE_X1Y5           CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.911 r  seg/ctr/D_ctr_q_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.911    seg/ctr/D_ctr_q_reg[4]_i_1_n_7
    SLICE_X1Y5           FDRE                                         r  seg/ctr/D_ctr_q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock P_clk_0 rise edge)    0.000     0.000 r  
    N14                                               0.000     0.000 r  P_clk (IN)
                         net (fo=0)                   0.000     0.000    P_clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  P_clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    P_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  P_clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.866     2.056    seg/ctr/P_clk
    SLICE_X1Y5           FDRE                                         r  seg/ctr/D_ctr_q_reg[4]/C
                         clock pessimism             -0.517     1.539    
    SLICE_X1Y5           FDRE (Hold_fdre_C_D)         0.105     1.644    seg/ctr/D_ctr_q_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.644    
                         arrival time                           1.911    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 seg/ctr/D_ctr_q_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by P_clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg/ctr/D_ctr_q_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by P_clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             P_clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (P_clk_0 rise@0.000ns - P_clk_0 rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.252ns (67.654%)  route 0.120ns (32.346%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.055ns
    Source Clock Delay      (SCD):    1.538ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock P_clk_0 rise edge)    0.000     0.000 r  
    N14                                               0.000     0.000 r  P_clk (IN)
                         net (fo=0)                   0.000     0.000    P_clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  P_clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    P_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  P_clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.594     1.538    seg/ctr/P_clk
    SLICE_X1Y7           FDRE                                         r  seg/ctr/D_ctr_q_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y7           FDRE (Prop_fdre_C_Q)         0.141     1.679 r  seg/ctr/D_ctr_q_reg[14]/Q
                         net (fo=2, routed)           0.120     1.799    seg/ctr/D_ctr_q_reg[14]
    SLICE_X1Y7           CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.910 r  seg/ctr/D_ctr_q_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.910    seg/ctr/D_ctr_q_reg[12]_i_1_n_5
    SLICE_X1Y7           FDRE                                         r  seg/ctr/D_ctr_q_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock P_clk_0 rise edge)    0.000     0.000 r  
    N14                                               0.000     0.000 r  P_clk (IN)
                         net (fo=0)                   0.000     0.000    P_clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  P_clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    P_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  P_clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.865     2.055    seg/ctr/P_clk
    SLICE_X1Y7           FDRE                                         r  seg/ctr/D_ctr_q_reg[14]/C
                         clock pessimism             -0.517     1.538    
    SLICE_X1Y7           FDRE (Hold_fdre_C_D)         0.105     1.643    seg/ctr/D_ctr_q_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.643    
                         arrival time                           1.910    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 seg/ctr/D_ctr_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by P_clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg/ctr/D_ctr_q_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by P_clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             P_clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (P_clk_0 rise@0.000ns - P_clk_0 rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.252ns (67.585%)  route 0.121ns (32.415%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.056ns
    Source Clock Delay      (SCD):    1.539ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock P_clk_0 rise edge)    0.000     0.000 r  
    N14                                               0.000     0.000 r  P_clk (IN)
                         net (fo=0)                   0.000     0.000    P_clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  P_clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    P_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  P_clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.595     1.539    seg/ctr/P_clk
    SLICE_X1Y4           FDRE                                         r  seg/ctr/D_ctr_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y4           FDRE (Prop_fdre_C_Q)         0.141     1.680 r  seg/ctr/D_ctr_q_reg[2]/Q
                         net (fo=2, routed)           0.121     1.801    seg/ctr/D_ctr_q_reg[2]
    SLICE_X1Y4           CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.912 r  seg/ctr/D_ctr_q_reg[0]_i_2/O[2]
                         net (fo=1, routed)           0.000     1.912    seg/ctr/D_ctr_q_reg[0]_i_2_n_5
    SLICE_X1Y4           FDRE                                         r  seg/ctr/D_ctr_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock P_clk_0 rise edge)    0.000     0.000 r  
    N14                                               0.000     0.000 r  P_clk (IN)
                         net (fo=0)                   0.000     0.000    P_clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  P_clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    P_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  P_clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.866     2.056    seg/ctr/P_clk
    SLICE_X1Y4           FDRE                                         r  seg/ctr/D_ctr_q_reg[2]/C
                         clock pessimism             -0.517     1.539    
    SLICE_X1Y4           FDRE (Hold_fdre_C_D)         0.105     1.644    seg/ctr/D_ctr_q_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.644    
                         arrival time                           1.912    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 seg/ctr/D_ctr_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by P_clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg/ctr/D_ctr_q_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by P_clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             P_clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (P_clk_0 rise@0.000ns - P_clk_0 rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.252ns (67.585%)  route 0.121ns (32.415%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.056ns
    Source Clock Delay      (SCD):    1.539ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock P_clk_0 rise edge)    0.000     0.000 r  
    N14                                               0.000     0.000 r  P_clk (IN)
                         net (fo=0)                   0.000     0.000    P_clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  P_clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    P_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  P_clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.595     1.539    seg/ctr/P_clk
    SLICE_X1Y5           FDRE                                         r  seg/ctr/D_ctr_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y5           FDRE (Prop_fdre_C_Q)         0.141     1.680 r  seg/ctr/D_ctr_q_reg[6]/Q
                         net (fo=2, routed)           0.121     1.801    seg/ctr/D_ctr_q_reg[6]
    SLICE_X1Y5           CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.912 r  seg/ctr/D_ctr_q_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.912    seg/ctr/D_ctr_q_reg[4]_i_1_n_5
    SLICE_X1Y5           FDRE                                         r  seg/ctr/D_ctr_q_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock P_clk_0 rise edge)    0.000     0.000 r  
    N14                                               0.000     0.000 r  P_clk (IN)
                         net (fo=0)                   0.000     0.000    P_clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  P_clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    P_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  P_clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.866     2.056    seg/ctr/P_clk
    SLICE_X1Y5           FDRE                                         r  seg/ctr/D_ctr_q_reg[6]/C
                         clock pessimism             -0.517     1.539    
    SLICE_X1Y5           FDRE (Hold_fdre_C_D)         0.105     1.644    seg/ctr/D_ctr_q_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.644    
                         arrival time                           1.912    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 seg/ctr/D_ctr_q_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by P_clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg/ctr/D_ctr_q_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by P_clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             P_clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (P_clk_0 rise@0.000ns - P_clk_0 rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.256ns (68.576%)  route 0.117ns (31.424%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.056ns
    Source Clock Delay      (SCD):    1.539ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock P_clk_0 rise edge)    0.000     0.000 r  
    N14                                               0.000     0.000 r  P_clk (IN)
                         net (fo=0)                   0.000     0.000    P_clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  P_clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    P_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  P_clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.595     1.539    seg/ctr/P_clk
    SLICE_X1Y6           FDRE                                         r  seg/ctr/D_ctr_q_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y6           FDRE (Prop_fdre_C_Q)         0.141     1.680 r  seg/ctr/D_ctr_q_reg[8]/Q
                         net (fo=2, routed)           0.117     1.797    seg/ctr/D_ctr_q_reg[8]
    SLICE_X1Y6           CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.912 r  seg/ctr/D_ctr_q_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.912    seg/ctr/D_ctr_q_reg[8]_i_1_n_7
    SLICE_X1Y6           FDRE                                         r  seg/ctr/D_ctr_q_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock P_clk_0 rise edge)    0.000     0.000 r  
    N14                                               0.000     0.000 r  P_clk (IN)
                         net (fo=0)                   0.000     0.000    P_clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  P_clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    P_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  P_clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.866     2.056    seg/ctr/P_clk
    SLICE_X1Y6           FDRE                                         r  seg/ctr/D_ctr_q_reg[8]/C
                         clock pessimism             -0.517     1.539    
    SLICE_X1Y6           FDRE (Hold_fdre_C_D)         0.105     1.644    seg/ctr/D_ctr_q_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.644    
                         arrival time                           1.912    
  -------------------------------------------------------------------
                         slack                                  0.268    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         P_clk_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { P_clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  P_clk_IBUF_BUFG_inst/I
Min Period        n/a     FDSE/C   n/a            1.000         10.000      9.000      SLICE_X0Y7     resetCond/D_stage_q_reg[0]/C
Min Period        n/a     FDSE/C   n/a            1.000         10.000      9.000      SLICE_X0Y7     resetCond/D_stage_q_reg[1]/C
Min Period        n/a     FDSE/C   n/a            1.000         10.000      9.000      SLICE_X0Y7     resetCond/D_stage_q_reg[2]/C
Min Period        n/a     FDSE/C   n/a            1.000         10.000      9.000      SLICE_X0Y7     resetCond/D_stage_q_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y4     seg/ctr/D_ctr_q_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y6     seg/ctr/D_ctr_q_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y6     seg/ctr/D_ctr_q_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y7     seg/ctr/D_ctr_q_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y7     seg/ctr/D_ctr_q_reg[13]/C
Low Pulse Width   Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X0Y7     resetCond/D_stage_q_reg[0]/C
Low Pulse Width   Fast    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X0Y7     resetCond/D_stage_q_reg[0]/C
Low Pulse Width   Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X0Y7     resetCond/D_stage_q_reg[1]/C
Low Pulse Width   Fast    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X0Y7     resetCond/D_stage_q_reg[1]/C
Low Pulse Width   Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X0Y7     resetCond/D_stage_q_reg[2]/C
Low Pulse Width   Fast    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X0Y7     resetCond/D_stage_q_reg[2]/C
Low Pulse Width   Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X0Y7     resetCond/D_stage_q_reg[3]/C
Low Pulse Width   Fast    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X0Y7     resetCond/D_stage_q_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y4     seg/ctr/D_ctr_q_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y4     seg/ctr/D_ctr_q_reg[0]/C
High Pulse Width  Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X0Y7     resetCond/D_stage_q_reg[0]/C
High Pulse Width  Fast    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X0Y7     resetCond/D_stage_q_reg[0]/C
High Pulse Width  Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X0Y7     resetCond/D_stage_q_reg[1]/C
High Pulse Width  Fast    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X0Y7     resetCond/D_stage_q_reg[1]/C
High Pulse Width  Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X0Y7     resetCond/D_stage_q_reg[2]/C
High Pulse Width  Fast    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X0Y7     resetCond/D_stage_q_reg[2]/C
High Pulse Width  Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X0Y7     resetCond/D_stage_q_reg[3]/C
High Pulse Width  Fast    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X0Y7     resetCond/D_stage_q_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y4     seg/ctr/D_ctr_q_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y4     seg/ctr/D_ctr_q_reg[0]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            17 Endpoints
Min Delay            17 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 P_ioDip[0]
                            (input port)
  Destination:            P_ioSeg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.304ns  (logic 5.399ns (40.579%)  route 7.905ns (59.421%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D6                                                0.000     0.000 r  P_ioDip[0] (IN)
                         net (fo=0)                   0.000     0.000    P_ioDip[0]
    D6                   IBUF (Prop_ibuf_I_O)         1.474     1.474 r  P_ioDip_IBUF[0]_inst/O
                         net (fo=6, routed)           6.232     7.705    seg/ctr/P_ioDip_IBUF[0]
    SLICE_X0Y7           LUT4 (Prop_lut4_I1_O)        0.154     7.859 r  seg/ctr/P_ioSeg_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.674     9.533    P_ioSeg_OBUF[2]
    T9                   OBUF (Prop_obuf_I_O)         3.771    13.304 r  P_ioSeg_OBUF[2]_inst/O
                         net (fo=0)                   0.000    13.304    P_ioSeg[2]
    T9                                                                r  P_ioSeg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 P_ioDip[0]
                            (input port)
  Destination:            P_ioSeg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.948ns  (logic 5.413ns (41.801%)  route 7.536ns (58.199%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D6                                                0.000     0.000 r  P_ioDip[0] (IN)
                         net (fo=0)                   0.000     0.000    P_ioDip[0]
    D6                   IBUF (Prop_ibuf_I_O)         1.474     1.474 r  P_ioDip_IBUF[0]_inst/O
                         net (fo=6, routed)           5.651     7.125    seg/ctr/P_ioDip_IBUF[0]
    SLICE_X0Y7           LUT4 (Prop_lut4_I0_O)        0.152     7.277 r  seg/ctr/P_ioSeg_OBUF[3]_inst_i_1/O
                         net (fo=2, routed)           1.885     9.162    P_ioSeg_OBUF[0]
    R6                   OBUF (Prop_obuf_I_O)         3.787    12.948 r  P_ioSeg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    12.948    P_ioSeg[3]
    R6                                                                r  P_ioSeg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 P_ioDip[1]
                            (input port)
  Destination:            P_ioLed[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.852ns  (logic 5.141ns (39.998%)  route 7.711ns (60.002%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D5                                                0.000     0.000 r  P_ioDip[1] (IN)
                         net (fo=0)                   0.000     0.000    P_ioDip[1]
    D5                   IBUF (Prop_ibuf_I_O)         1.471     1.471 r  P_ioDip_IBUF[1]_inst/O
                         net (fo=6, routed)           3.056     4.527    P_ioDip_IBUF[1]
    SLICE_X44Y52         LUT2 (Prop_lut2_I1_O)        0.124     4.651 r  P_ioLed_OBUF[19]_inst_i_1/O
                         net (fo=10, routed)          4.656     9.306    P_ioSeg_OBUF[1]
    B6                   OBUF (Prop_obuf_I_O)         3.546    12.852 r  P_ioLed_OBUF[0]_inst/O
                         net (fo=0)                   0.000    12.852    P_ioLed[0]
    B6                                                                r  P_ioLed[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 P_ioDip[0]
                            (input port)
  Destination:            P_ioSeg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.797ns  (logic 5.401ns (42.210%)  route 7.395ns (57.790%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D6                                                0.000     0.000 r  P_ioDip[0] (IN)
                         net (fo=0)                   0.000     0.000    P_ioDip[0]
    D6                   IBUF (Prop_ibuf_I_O)         1.474     1.474 r  P_ioDip_IBUF[0]_inst/O
                         net (fo=6, routed)           5.651     7.125    seg/ctr/P_ioDip_IBUF[0]
    SLICE_X0Y7           LUT4 (Prop_lut4_I0_O)        0.152     7.277 r  seg/ctr/P_ioSeg_OBUF[3]_inst_i_1/O
                         net (fo=2, routed)           1.744     9.021    P_ioSeg_OBUF[0]
    T5                   OBUF (Prop_obuf_I_O)         3.776    12.797 r  P_ioSeg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    12.797    P_ioSeg[0]
    T5                                                                r  P_ioSeg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 P_ioDip[0]
                            (input port)
  Destination:            P_ioSeg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.747ns  (logic 5.399ns (42.352%)  route 7.348ns (57.648%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D6                                                0.000     0.000 r  P_ioDip[0] (IN)
                         net (fo=0)                   0.000     0.000    P_ioDip[0]
    D6                   IBUF (Prop_ibuf_I_O)         1.474     1.474 r  P_ioDip_IBUF[0]_inst/O
                         net (fo=6, routed)           5.649     7.122    seg/ctr/P_ioDip_IBUF[0]
    SLICE_X0Y7           LUT4 (Prop_lut4_I3_O)        0.152     7.274 r  seg/ctr/P_ioSeg_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           1.700     8.974    P_ioSeg_OBUF[5]
    T7                   OBUF (Prop_obuf_I_O)         3.773    12.747 r  P_ioSeg_OBUF[5]_inst/O
                         net (fo=0)                   0.000    12.747    P_ioSeg[5]
    T7                                                                r  P_ioSeg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 P_ioDip[1]
                            (input port)
  Destination:            P_ioLed[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.711ns  (logic 5.141ns (40.443%)  route 7.570ns (59.557%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D5                                                0.000     0.000 r  P_ioDip[1] (IN)
                         net (fo=0)                   0.000     0.000    P_ioDip[1]
    D5                   IBUF (Prop_ibuf_I_O)         1.471     1.471 r  P_ioDip_IBUF[1]_inst/O
                         net (fo=6, routed)           3.056     4.527    P_ioDip_IBUF[1]
    SLICE_X44Y52         LUT2 (Prop_lut2_I1_O)        0.124     4.651 r  P_ioLed_OBUF[19]_inst_i_1/O
                         net (fo=10, routed)          4.515     9.165    P_ioSeg_OBUF[1]
    B5                   OBUF (Prop_obuf_I_O)         3.546    12.711 r  P_ioLed_OBUF[1]_inst/O
                         net (fo=0)                   0.000    12.711    P_ioLed[1]
    B5                                                                r  P_ioLed[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 P_ioDip[1]
                            (input port)
  Destination:            P_ioLed[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.564ns  (logic 5.144ns (40.947%)  route 7.419ns (59.053%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D5                                                0.000     0.000 r  P_ioDip[1] (IN)
                         net (fo=0)                   0.000     0.000    P_ioDip[1]
    D5                   IBUF (Prop_ibuf_I_O)         1.471     1.471 r  P_ioDip_IBUF[1]_inst/O
                         net (fo=6, routed)           3.056     4.527    P_ioDip_IBUF[1]
    SLICE_X44Y52         LUT2 (Prop_lut2_I1_O)        0.124     4.651 r  P_ioLed_OBUF[19]_inst_i_1/O
                         net (fo=10, routed)          4.363     9.014    P_ioSeg_OBUF[1]
    A4                   OBUF (Prop_obuf_I_O)         3.549    12.564 r  P_ioLed_OBUF[3]_inst/O
                         net (fo=0)                   0.000    12.564    P_ioLed[3]
    A4                                                                r  P_ioLed[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 P_ioDip[0]
                            (input port)
  Destination:            P_ioSeg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.558ns  (logic 5.176ns (41.219%)  route 7.382ns (58.781%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D6                                                0.000     0.000 r  P_ioDip[0] (IN)
                         net (fo=0)                   0.000     0.000    P_ioDip[0]
    D6                   IBUF (Prop_ibuf_I_O)         1.474     1.474 r  P_ioDip_IBUF[0]_inst/O
                         net (fo=6, routed)           5.649     7.122    seg/ctr/P_ioDip_IBUF[0]
    SLICE_X0Y7           LUT4 (Prop_lut4_I3_O)        0.124     7.246 r  seg/ctr/P_ioSeg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           1.733     8.979    P_ioSeg_OBUF[4]
    R7                   OBUF (Prop_obuf_I_O)         3.579    12.558 r  P_ioSeg_OBUF[4]_inst/O
                         net (fo=0)                   0.000    12.558    P_ioSeg[4]
    R7                                                                r  P_ioSeg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 P_ioDip[0]
                            (input port)
  Destination:            P_ioSeg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.504ns  (logic 5.166ns (41.317%)  route 7.338ns (58.683%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D6                                                0.000     0.000 r  P_ioDip[0] (IN)
                         net (fo=0)                   0.000     0.000    P_ioDip[0]
    D6                   IBUF (Prop_ibuf_I_O)         1.474     1.474 r  P_ioDip_IBUF[0]_inst/O
                         net (fo=6, routed)           5.651     7.125    seg/ctr/P_ioDip_IBUF[0]
    SLICE_X0Y7           LUT4 (Prop_lut4_I3_O)        0.124     7.249 r  seg/ctr/P_ioSeg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           1.686     8.935    P_ioSeg_OBUF[6]
    T8                   OBUF (Prop_obuf_I_O)         3.569    12.504 r  P_ioSeg_OBUF[6]_inst/O
                         net (fo=0)                   0.000    12.504    P_ioSeg[6]
    T8                                                                r  P_ioSeg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 P_ioDip[1]
                            (input port)
  Destination:            P_ioLed[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.084ns  (logic 5.154ns (42.648%)  route 6.930ns (57.352%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D5                                                0.000     0.000 r  P_ioDip[1] (IN)
                         net (fo=0)                   0.000     0.000    P_ioDip[1]
    D5                   IBUF (Prop_ibuf_I_O)         1.471     1.471 r  P_ioDip_IBUF[1]_inst/O
                         net (fo=6, routed)           3.056     4.527    P_ioDip_IBUF[1]
    SLICE_X44Y52         LUT2 (Prop_lut2_I1_O)        0.124     4.651 r  P_ioLed_OBUF[19]_inst_i_1/O
                         net (fo=10, routed)          3.875     8.525    P_ioSeg_OBUF[1]
    A2                   OBUF (Prop_obuf_I_O)         3.559    12.084 r  P_ioLed_OBUF[11]_inst/O
                         net (fo=0)                   0.000    12.084    P_ioLed[11]
    A2                                                                r  P_ioLed[11] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 P_usbRx
                            (input port)
  Destination:            P_usbTx
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.872ns  (logic 1.510ns (80.671%)  route 0.362ns (19.329%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  P_usbRx (IN)
                         net (fo=0)                   0.000     0.000    P_usbRx
    P15                  IBUF (Prop_ibuf_I_O)         0.263     0.263 r  P_usbRx_IBUF_inst/O
                         net (fo=1, routed)           0.362     0.625    P_usbTx_OBUF
    P16                  OBUF (Prop_obuf_I_O)         1.247     1.872 r  P_usbTx_OBUF_inst/O
                         net (fo=0)                   0.000     1.872    P_usbTx
    P16                                                               r  P_usbTx (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 P_ioDip[0]
                            (input port)
  Destination:            P_ioLed[19]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.647ns  (logic 1.510ns (41.400%)  route 2.137ns (58.600%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D6                                                0.000     0.000 r  P_ioDip[0] (IN)
                         net (fo=0)                   0.000     0.000    P_ioDip[0]
    D6                   IBUF (Prop_ibuf_I_O)         0.242     0.242 r  P_ioDip_IBUF[0]_inst/O
                         net (fo=6, routed)           1.253     1.495    P_ioDip_IBUF[0]
    SLICE_X44Y52         LUT2 (Prop_lut2_I0_O)        0.045     1.540 r  P_ioLed_OBUF[19]_inst_i_1/O
                         net (fo=10, routed)          0.884     2.424    P_ioSeg_OBUF[1]
    H1                   OBUF (Prop_obuf_I_O)         1.223     3.647 r  P_ioLed_OBUF[19]_inst/O
                         net (fo=0)                   0.000     3.647    P_ioLed[19]
    H1                                                                r  P_ioLed[19] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 P_ioDip[0]
                            (input port)
  Destination:            P_ioLed[16]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.725ns  (logic 1.512ns (40.597%)  route 2.213ns (59.403%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D6                                                0.000     0.000 r  P_ioDip[0] (IN)
                         net (fo=0)                   0.000     0.000    P_ioDip[0]
    D6                   IBUF (Prop_ibuf_I_O)         0.242     0.242 r  P_ioDip_IBUF[0]_inst/O
                         net (fo=6, routed)           1.253     1.495    P_ioDip_IBUF[0]
    SLICE_X44Y52         LUT2 (Prop_lut2_I0_O)        0.045     1.540 r  P_ioLed_OBUF[19]_inst_i_1/O
                         net (fo=10, routed)          0.960     2.500    P_ioSeg_OBUF[1]
    G2                   OBUF (Prop_obuf_I_O)         1.226     3.725 r  P_ioLed_OBUF[16]_inst/O
                         net (fo=0)                   0.000     3.725    P_ioLed[16]
    G2                                                                r  P_ioLed[16] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 P_ioDip[0]
                            (input port)
  Destination:            P_ioLed[17]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.752ns  (logic 1.513ns (40.336%)  route 2.238ns (59.664%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D6                                                0.000     0.000 r  P_ioDip[0] (IN)
                         net (fo=0)                   0.000     0.000    P_ioDip[0]
    D6                   IBUF (Prop_ibuf_I_O)         0.242     0.242 r  P_ioDip_IBUF[0]_inst/O
                         net (fo=6, routed)           1.253     1.495    P_ioDip_IBUF[0]
    SLICE_X44Y52         LUT2 (Prop_lut2_I0_O)        0.045     1.540 r  P_ioLed_OBUF[19]_inst_i_1/O
                         net (fo=10, routed)          0.985     2.525    P_ioSeg_OBUF[1]
    G1                   OBUF (Prop_obuf_I_O)         1.227     3.752 r  P_ioLed_OBUF[17]_inst/O
                         net (fo=0)                   0.000     3.752    P_ioLed[17]
    G1                                                                r  P_ioLed[17] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 P_ioDip[0]
                            (input port)
  Destination:            P_ioLed[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.884ns  (logic 1.537ns (39.556%)  route 2.348ns (60.444%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D6                                                0.000     0.000 r  P_ioDip[0] (IN)
                         net (fo=0)                   0.000     0.000    P_ioDip[0]
    D6                   IBUF (Prop_ibuf_I_O)         0.242     0.242 r  P_ioDip_IBUF[0]_inst/O
                         net (fo=6, routed)           1.253     1.495    P_ioDip_IBUF[0]
    SLICE_X44Y52         LUT2 (Prop_lut2_I0_O)        0.045     1.540 r  P_ioLed_OBUF[19]_inst_i_1/O
                         net (fo=10, routed)          1.095     2.635    P_ioSeg_OBUF[1]
    E1                   OBUF (Prop_obuf_I_O)         1.250     3.884 r  P_ioLed_OBUF[9]_inst/O
                         net (fo=0)                   0.000     3.884    P_ioLed[9]
    E1                                                                r  P_ioLed[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 P_ioDip[0]
                            (input port)
  Destination:            P_ioLed[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.938ns  (logic 1.535ns (38.978%)  route 2.403ns (61.022%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D6                                                0.000     0.000 r  P_ioDip[0] (IN)
                         net (fo=0)                   0.000     0.000    P_ioDip[0]
    D6                   IBUF (Prop_ibuf_I_O)         0.242     0.242 r  P_ioDip_IBUF[0]_inst/O
                         net (fo=6, routed)           1.253     1.495    P_ioDip_IBUF[0]
    SLICE_X44Y52         LUT2 (Prop_lut2_I0_O)        0.045     1.540 r  P_ioLed_OBUF[19]_inst_i_1/O
                         net (fo=10, routed)          1.150     2.690    P_ioSeg_OBUF[1]
    F2                   OBUF (Prop_obuf_I_O)         1.248     3.938 r  P_ioLed_OBUF[8]_inst/O
                         net (fo=0)                   0.000     3.938    P_ioLed[8]
    F2                                                                r  P_ioLed[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 P_ioDip[1]
                            (input port)
  Destination:            P_ioSeg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        4.130ns  (logic 1.563ns (37.840%)  route 2.567ns (62.160%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D5                                                0.000     0.000 r  P_ioDip[1] (IN)
                         net (fo=0)                   0.000     0.000    P_ioDip[1]
    D5                   IBUF (Prop_ibuf_I_O)         0.239     0.239 r  P_ioDip_IBUF[1]_inst/O
                         net (fo=6, routed)           2.200     2.439    seg/ctr/P_ioDip_IBUF[1]
    SLICE_X0Y7           LUT4 (Prop_lut4_I2_O)        0.045     2.484 r  seg/ctr/P_ioSeg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.367     2.851    P_ioSeg_OBUF[4]
    R7                   OBUF (Prop_obuf_I_O)         1.279     4.130 r  P_ioSeg_OBUF[4]_inst/O
                         net (fo=0)                   0.000     4.130    P_ioSeg[4]
    R7                                                                r  P_ioSeg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 P_ioDip[1]
                            (input port)
  Destination:            P_ioSeg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        4.168ns  (logic 1.620ns (38.871%)  route 2.548ns (61.129%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D5                                                0.000     0.000 r  P_ioDip[1] (IN)
                         net (fo=0)                   0.000     0.000    P_ioDip[1]
    D5                   IBUF (Prop_ibuf_I_O)         0.239     0.239 r  P_ioDip_IBUF[1]_inst/O
                         net (fo=6, routed)           2.200     2.439    seg/ctr/P_ioDip_IBUF[1]
    SLICE_X0Y7           LUT4 (Prop_lut4_I2_O)        0.048     2.487 r  seg/ctr/P_ioSeg_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           0.348     2.835    P_ioSeg_OBUF[5]
    T7                   OBUF (Prop_obuf_I_O)         1.333     4.168 r  P_ioSeg_OBUF[5]_inst/O
                         net (fo=0)                   0.000     4.168    P_ioSeg[5]
    T7                                                                r  P_ioSeg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 P_ioDip[0]
                            (input port)
  Destination:            P_ioSeg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        4.177ns  (logic 1.551ns (37.143%)  route 2.625ns (62.857%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D6                                                0.000     0.000 r  P_ioDip[0] (IN)
                         net (fo=0)                   0.000     0.000    P_ioDip[0]
    D6                   IBUF (Prop_ibuf_I_O)         0.242     0.242 r  P_ioDip_IBUF[0]_inst/O
                         net (fo=6, routed)           1.253     1.495    P_ioDip_IBUF[0]
    SLICE_X44Y52         LUT2 (Prop_lut2_I0_O)        0.045     1.540 r  P_ioLed_OBUF[19]_inst_i_1/O
                         net (fo=10, routed)          1.372     2.912    P_ioSeg_OBUF[1]
    R5                   OBUF (Prop_obuf_I_O)         1.265     4.177 r  P_ioSeg_OBUF[1]_inst/O
                         net (fo=0)                   0.000     4.177    P_ioSeg[1]
    R5                                                                r  P_ioSeg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 P_ioDip[0]
                            (input port)
  Destination:            P_ioLed[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        4.202ns  (logic 1.546ns (36.792%)  route 2.656ns (63.208%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D6                                                0.000     0.000 r  P_ioDip[0] (IN)
                         net (fo=0)                   0.000     0.000    P_ioDip[0]
    D6                   IBUF (Prop_ibuf_I_O)         0.242     0.242 r  P_ioDip_IBUF[0]_inst/O
                         net (fo=6, routed)           1.253     1.495    P_ioDip_IBUF[0]
    SLICE_X44Y52         LUT2 (Prop_lut2_I0_O)        0.045     1.540 r  P_ioLed_OBUF[19]_inst_i_1/O
                         net (fo=10, routed)          1.403     2.942    P_ioSeg_OBUF[1]
    A2                   OBUF (Prop_obuf_I_O)         1.259     4.202 r  P_ioLed_OBUF[11]_inst/O
                         net (fo=0)                   0.000     4.202    P_ioLed[11]
    A2                                                                r  P_ioLed[11] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  P_clk_0
  To Clock:  

Max Delay            10 Endpoints
Min Delay            10 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 seg/ctr/D_ctr_q_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by P_clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            P_ioSeg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.194ns  (logic 4.395ns (61.086%)  route 2.800ns (38.914%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock P_clk_0 rise edge)    0.000     0.000 r  
    N14                                               0.000     0.000 r  P_clk (IN)
                         net (fo=0)                   0.000     0.000    P_clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  P_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    P_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  P_clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.637     5.221    seg/ctr/P_clk
    SLICE_X1Y8           FDRE                                         r  seg/ctr/D_ctr_q_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y8           FDRE (Prop_fdre_C_Q)         0.456     5.677 r  seg/ctr/D_ctr_q_reg[17]/Q
                         net (fo=11, routed)          0.915     6.592    seg/ctr/M_ctr_value[1]
    SLICE_X0Y7           LUT4 (Prop_lut4_I2_O)        0.152     6.744 r  seg/ctr/P_ioSeg_OBUF[3]_inst_i_1/O
                         net (fo=2, routed)           1.885     8.629    P_ioSeg_OBUF[0]
    R6                   OBUF (Prop_obuf_I_O)         3.787    12.416 r  P_ioSeg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    12.416    P_ioSeg[3]
    R6                                                                r  P_ioSeg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seg/ctr/D_ctr_q_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by P_clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            P_ioSeg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.043ns  (logic 4.384ns (62.246%)  route 2.659ns (37.754%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock P_clk_0 rise edge)    0.000     0.000 r  
    N14                                               0.000     0.000 r  P_clk (IN)
                         net (fo=0)                   0.000     0.000    P_clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  P_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    P_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  P_clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.637     5.221    seg/ctr/P_clk
    SLICE_X1Y8           FDRE                                         r  seg/ctr/D_ctr_q_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y8           FDRE (Prop_fdre_C_Q)         0.456     5.677 r  seg/ctr/D_ctr_q_reg[17]/Q
                         net (fo=11, routed)          0.915     6.592    seg/ctr/M_ctr_value[1]
    SLICE_X0Y7           LUT4 (Prop_lut4_I2_O)        0.152     6.744 r  seg/ctr/P_ioSeg_OBUF[3]_inst_i_1/O
                         net (fo=2, routed)           1.744     8.488    P_ioSeg_OBUF[0]
    T5                   OBUF (Prop_obuf_I_O)         3.776    12.264 r  P_ioSeg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    12.264    P_ioSeg[0]
    T5                                                                r  P_ioSeg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seg/ctr/D_ctr_q_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by P_clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            P_ioSeg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.003ns  (logic 4.381ns (62.557%)  route 2.622ns (37.443%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock P_clk_0 rise edge)    0.000     0.000 r  
    N14                                               0.000     0.000 r  P_clk (IN)
                         net (fo=0)                   0.000     0.000    P_clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  P_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    P_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  P_clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.637     5.221    seg/ctr/P_clk
    SLICE_X1Y8           FDRE                                         r  seg/ctr/D_ctr_q_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y8           FDRE (Prop_fdre_C_Q)         0.456     5.677 f  seg/ctr/D_ctr_q_reg[17]/Q
                         net (fo=11, routed)          0.922     6.600    seg/ctr/M_ctr_value[1]
    SLICE_X0Y7           LUT4 (Prop_lut4_I0_O)        0.152     6.752 r  seg/ctr/P_ioSeg_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           1.700     8.452    P_ioSeg_OBUF[5]
    T7                   OBUF (Prop_obuf_I_O)         3.773    12.224 r  P_ioSeg_OBUF[5]_inst/O
                         net (fo=0)                   0.000    12.224    P_ioSeg[5]
    T7                                                                r  P_ioSeg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seg/ctr/D_ctr_q_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by P_clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            P_ioSeg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.918ns  (logic 4.381ns (63.328%)  route 2.537ns (36.672%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock P_clk_0 rise edge)    0.000     0.000 r  
    N14                                               0.000     0.000 r  P_clk (IN)
                         net (fo=0)                   0.000     0.000    P_clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  P_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    P_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  P_clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.637     5.221    seg/ctr/P_clk
    SLICE_X1Y8           FDRE                                         r  seg/ctr/D_ctr_q_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y8           FDRE (Prop_fdre_C_Q)         0.456     5.677 r  seg/ctr/D_ctr_q_reg[16]/Q
                         net (fo=11, routed)          0.863     6.541    seg/ctr/M_ctr_value[0]
    SLICE_X0Y7           LUT4 (Prop_lut4_I2_O)        0.154     6.695 r  seg/ctr/P_ioSeg_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.674     8.368    P_ioSeg_OBUF[2]
    T9                   OBUF (Prop_obuf_I_O)         3.771    12.139 r  P_ioSeg_OBUF[2]_inst/O
                         net (fo=0)                   0.000    12.139    P_ioSeg[2]
    T9                                                                r  P_ioSeg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seg/ctr/D_ctr_q_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by P_clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            P_ioSeg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.814ns  (logic 4.159ns (61.030%)  route 2.655ns (38.970%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock P_clk_0 rise edge)    0.000     0.000 r  
    N14                                               0.000     0.000 r  P_clk (IN)
                         net (fo=0)                   0.000     0.000    P_clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  P_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    P_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  P_clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.637     5.221    seg/ctr/P_clk
    SLICE_X1Y8           FDRE                                         r  seg/ctr/D_ctr_q_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y8           FDRE (Prop_fdre_C_Q)         0.456     5.677 r  seg/ctr/D_ctr_q_reg[17]/Q
                         net (fo=11, routed)          0.922     6.600    seg/ctr/M_ctr_value[1]
    SLICE_X0Y7           LUT4 (Prop_lut4_I1_O)        0.124     6.724 r  seg/ctr/P_ioSeg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           1.733     8.457    P_ioSeg_OBUF[4]
    R7                   OBUF (Prop_obuf_I_O)         3.579    12.035 r  P_ioSeg_OBUF[4]_inst/O
                         net (fo=0)                   0.000    12.035    P_ioSeg[4]
    R7                                                                r  P_ioSeg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seg/ctr/D_ctr_q_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by P_clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            P_ioSeg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.750ns  (logic 4.149ns (61.461%)  route 2.601ns (38.539%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock P_clk_0 rise edge)    0.000     0.000 r  
    N14                                               0.000     0.000 r  P_clk (IN)
                         net (fo=0)                   0.000     0.000    P_clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  P_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    P_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  P_clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.637     5.221    seg/ctr/P_clk
    SLICE_X1Y8           FDRE                                         r  seg/ctr/D_ctr_q_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y8           FDRE (Prop_fdre_C_Q)         0.456     5.677 f  seg/ctr/D_ctr_q_reg[17]/Q
                         net (fo=11, routed)          0.915     6.592    seg/ctr/M_ctr_value[1]
    SLICE_X0Y7           LUT4 (Prop_lut4_I0_O)        0.124     6.716 r  seg/ctr/P_ioSeg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           1.686     8.403    P_ioSeg_OBUF[6]
    T8                   OBUF (Prop_obuf_I_O)         3.569    11.971 r  P_ioSeg_OBUF[6]_inst/O
                         net (fo=0)                   0.000    11.971    P_ioSeg[6]
    T8                                                                r  P_ioSeg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seg/ctr/D_ctr_q_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by P_clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            P_ioSel[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.747ns  (logic 4.162ns (61.685%)  route 2.585ns (38.315%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock P_clk_0 rise edge)    0.000     0.000 r  
    N14                                               0.000     0.000 r  P_clk (IN)
                         net (fo=0)                   0.000     0.000    P_clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  P_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    P_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  P_clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.637     5.221    seg/ctr/P_clk
    SLICE_X1Y8           FDRE                                         r  seg/ctr/D_ctr_q_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y8           FDRE (Prop_fdre_C_Q)         0.456     5.677 r  seg/ctr/D_ctr_q_reg[16]/Q
                         net (fo=11, routed)          0.863     6.541    seg/ctr/M_ctr_value[0]
    SLICE_X0Y7           LUT2 (Prop_lut2_I1_O)        0.124     6.665 r  seg/ctr/P_ioSel_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.722     8.386    P_ioSel_OBUF[0]
    P8                   OBUF (Prop_obuf_I_O)         3.582    11.968 r  P_ioSel_OBUF[0]_inst/O
                         net (fo=0)                   0.000    11.968    P_ioSel[0]
    P8                                                                r  P_ioSel[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seg/ctr/D_ctr_q_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by P_clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            P_ioSel[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.736ns  (logic 4.384ns (65.081%)  route 2.352ns (34.919%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock P_clk_0 rise edge)    0.000     0.000 r  
    N14                                               0.000     0.000 r  P_clk (IN)
                         net (fo=0)                   0.000     0.000    P_clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  P_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    P_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  P_clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.637     5.221    seg/ctr/P_clk
    SLICE_X1Y8           FDRE                                         r  seg/ctr/D_ctr_q_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y8           FDRE (Prop_fdre_C_Q)         0.456     5.677 f  seg/ctr/D_ctr_q_reg[16]/Q
                         net (fo=11, routed)          0.681     6.359    seg/ctr/M_ctr_value[0]
    SLICE_X0Y9           LUT2 (Prop_lut2_I1_O)        0.150     6.509 r  seg/ctr/P_ioSel_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.671     8.180    P_ioSel_OBUF[1]
    R8                   OBUF (Prop_obuf_I_O)         3.778    11.958 r  P_ioSel_OBUF[1]_inst/O
                         net (fo=0)                   0.000    11.958    P_ioSel[1]
    R8                                                                r  P_ioSel[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seg/ctr/D_ctr_q_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by P_clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            P_ioSel[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.543ns  (logic 4.146ns (63.367%)  route 2.397ns (36.633%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock P_clk_0 rise edge)    0.000     0.000 r  
    N14                                               0.000     0.000 r  P_clk (IN)
                         net (fo=0)                   0.000     0.000    P_clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  P_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    P_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  P_clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.637     5.221    seg/ctr/P_clk
    SLICE_X1Y8           FDRE                                         r  seg/ctr/D_ctr_q_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y8           FDRE (Prop_fdre_C_Q)         0.456     5.677 r  seg/ctr/D_ctr_q_reg[16]/Q
                         net (fo=11, routed)          0.673     6.351    seg/ctr/M_ctr_value[0]
    SLICE_X0Y9           LUT2 (Prop_lut2_I0_O)        0.124     6.475 r  seg/ctr/P_ioSel_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.723     8.198    P_ioSel_OBUF[2]
    N9                   OBUF (Prop_obuf_I_O)         3.566    11.764 r  P_ioSel_OBUF[2]_inst/O
                         net (fo=0)                   0.000    11.764    P_ioSel[2]
    N9                                                                r  P_ioSel[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seg/ctr/D_ctr_q_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by P_clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            P_ioSel[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.536ns  (logic 4.146ns (63.426%)  route 2.391ns (36.574%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock P_clk_0 rise edge)    0.000     0.000 r  
    N14                                               0.000     0.000 r  P_clk (IN)
                         net (fo=0)                   0.000     0.000    P_clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  P_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    P_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  P_clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.637     5.221    seg/ctr/P_clk
    SLICE_X1Y8           FDRE                                         r  seg/ctr/D_ctr_q_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y8           FDRE (Prop_fdre_C_Q)         0.456     5.677 f  seg/ctr/D_ctr_q_reg[16]/Q
                         net (fo=11, routed)          0.681     6.359    seg/ctr/M_ctr_value[0]
    SLICE_X0Y9           LUT2 (Prop_lut2_I0_O)        0.124     6.483 r  seg/ctr/P_ioSel_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.709     8.192    P_ioSel_OBUF[3]
    P9                   OBUF (Prop_obuf_I_O)         3.566    11.758 r  P_ioSel_OBUF[3]_inst/O
                         net (fo=0)                   0.000    11.758    P_ioSel[3]
    P9                                                                r  P_ioSel[3] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 seg/ctr/D_ctr_q_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by P_clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            P_ioSel[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.986ns  (logic 1.452ns (73.106%)  route 0.534ns (26.894%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock P_clk_0 rise edge)    0.000     0.000 r  
    N14                                               0.000     0.000 r  P_clk (IN)
                         net (fo=0)                   0.000     0.000    P_clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  P_clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    P_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  P_clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.594     1.538    seg/ctr/P_clk
    SLICE_X1Y8           FDRE                                         r  seg/ctr/D_ctr_q_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y8           FDRE (Prop_fdre_C_Q)         0.141     1.679 f  seg/ctr/D_ctr_q_reg[17]/Q
                         net (fo=11, routed)          0.183     1.862    seg/ctr/M_ctr_value[1]
    SLICE_X0Y9           LUT2 (Prop_lut2_I1_O)        0.045     1.907 r  seg/ctr/P_ioSel_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.351     2.258    P_ioSel_OBUF[3]
    P9                   OBUF (Prop_obuf_I_O)         1.266     3.524 r  P_ioSel_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.524    P_ioSel[3]
    P9                                                                r  P_ioSel[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seg/ctr/D_ctr_q_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by P_clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            P_ioSel[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.987ns  (logic 1.452ns (73.104%)  route 0.534ns (26.896%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock P_clk_0 rise edge)    0.000     0.000 r  
    N14                                               0.000     0.000 r  P_clk (IN)
                         net (fo=0)                   0.000     0.000    P_clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  P_clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    P_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  P_clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.594     1.538    seg/ctr/P_clk
    SLICE_X1Y8           FDRE                                         r  seg/ctr/D_ctr_q_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y8           FDRE (Prop_fdre_C_Q)         0.141     1.679 f  seg/ctr/D_ctr_q_reg[17]/Q
                         net (fo=11, routed)          0.184     1.863    seg/ctr/M_ctr_value[1]
    SLICE_X0Y9           LUT2 (Prop_lut2_I1_O)        0.045     1.908 r  seg/ctr/P_ioSel_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.350     2.258    P_ioSel_OBUF[2]
    N9                   OBUF (Prop_obuf_I_O)         1.266     3.524 r  P_ioSel_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.524    P_ioSel[2]
    N9                                                                r  P_ioSel[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seg/ctr/D_ctr_q_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by P_clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            P_ioSel[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.038ns  (logic 1.468ns (72.020%)  route 0.570ns (27.980%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock P_clk_0 rise edge)    0.000     0.000 r  
    N14                                               0.000     0.000 r  P_clk (IN)
                         net (fo=0)                   0.000     0.000    P_clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  P_clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    P_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  P_clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.594     1.538    seg/ctr/P_clk
    SLICE_X1Y8           FDRE                                         r  seg/ctr/D_ctr_q_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y8           FDRE (Prop_fdre_C_Q)         0.141     1.679 r  seg/ctr/D_ctr_q_reg[17]/Q
                         net (fo=11, routed)          0.218     1.896    seg/ctr/M_ctr_value[1]
    SLICE_X0Y7           LUT2 (Prop_lut2_I0_O)        0.045     1.941 r  seg/ctr/P_ioSel_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.353     2.294    P_ioSel_OBUF[0]
    P8                   OBUF (Prop_obuf_I_O)         1.282     3.576 r  P_ioSel_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.576    P_ioSel[0]
    P8                                                                r  P_ioSel[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seg/ctr/D_ctr_q_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by P_clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            P_ioSel[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.047ns  (logic 1.528ns (74.640%)  route 0.519ns (25.360%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock P_clk_0 rise edge)    0.000     0.000 r  
    N14                                               0.000     0.000 r  P_clk (IN)
                         net (fo=0)                   0.000     0.000    P_clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  P_clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    P_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  P_clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.594     1.538    seg/ctr/P_clk
    SLICE_X1Y8           FDRE                                         r  seg/ctr/D_ctr_q_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y8           FDRE (Prop_fdre_C_Q)         0.141     1.679 r  seg/ctr/D_ctr_q_reg[17]/Q
                         net (fo=11, routed)          0.183     1.862    seg/ctr/M_ctr_value[1]
    SLICE_X0Y9           LUT2 (Prop_lut2_I0_O)        0.048     1.910 r  seg/ctr/P_ioSel_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.336     2.246    P_ioSel_OBUF[1]
    R8                   OBUF (Prop_obuf_I_O)         1.339     3.584 r  P_ioSel_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.584    P_ioSel[1]
    R8                                                                r  P_ioSel[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seg/ctr/D_ctr_q_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by P_clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            P_ioSeg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.071ns  (logic 1.455ns (70.261%)  route 0.616ns (29.739%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock P_clk_0 rise edge)    0.000     0.000 r  
    N14                                               0.000     0.000 r  P_clk (IN)
                         net (fo=0)                   0.000     0.000    P_clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  P_clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    P_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  P_clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.594     1.538    seg/ctr/P_clk
    SLICE_X1Y8           FDRE                                         r  seg/ctr/D_ctr_q_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y8           FDRE (Prop_fdre_C_Q)         0.141     1.679 f  seg/ctr/D_ctr_q_reg[16]/Q
                         net (fo=11, routed)          0.264     1.943    seg/ctr/M_ctr_value[0]
    SLICE_X0Y7           LUT4 (Prop_lut4_I1_O)        0.045     1.988 r  seg/ctr/P_ioSeg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           0.351     2.340    P_ioSeg_OBUF[6]
    T8                   OBUF (Prop_obuf_I_O)         1.269     3.609 r  P_ioSeg_OBUF[6]_inst/O
                         net (fo=0)                   0.000     3.609    P_ioSeg[6]
    T8                                                                r  P_ioSeg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seg/ctr/D_ctr_q_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by P_clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            P_ioSeg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.083ns  (logic 1.525ns (73.241%)  route 0.557ns (26.759%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock P_clk_0 rise edge)    0.000     0.000 r  
    N14                                               0.000     0.000 r  P_clk (IN)
                         net (fo=0)                   0.000     0.000    P_clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  P_clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    P_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  P_clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.594     1.538    seg/ctr/P_clk
    SLICE_X1Y8           FDRE                                         r  seg/ctr/D_ctr_q_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y8           FDRE (Prop_fdre_C_Q)         0.141     1.679 f  seg/ctr/D_ctr_q_reg[17]/Q
                         net (fo=11, routed)          0.218     1.896    seg/ctr/M_ctr_value[1]
    SLICE_X0Y7           LUT4 (Prop_lut4_I3_O)        0.051     1.947 r  seg/ctr/P_ioSeg_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.340     2.287    P_ioSeg_OBUF[2]
    T9                   OBUF (Prop_obuf_I_O)         1.333     3.620 r  P_ioSeg_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.620    P_ioSeg[2]
    T9                                                                r  P_ioSeg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seg/ctr/D_ctr_q_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by P_clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            P_ioSeg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.108ns  (logic 1.465ns (69.511%)  route 0.643ns (30.489%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock P_clk_0 rise edge)    0.000     0.000 r  
    N14                                               0.000     0.000 r  P_clk (IN)
                         net (fo=0)                   0.000     0.000    P_clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  P_clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    P_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  P_clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.594     1.538    seg/ctr/P_clk
    SLICE_X1Y8           FDRE                                         r  seg/ctr/D_ctr_q_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y8           FDRE (Prop_fdre_C_Q)         0.141     1.679 f  seg/ctr/D_ctr_q_reg[16]/Q
                         net (fo=11, routed)          0.275     1.954    seg/ctr/M_ctr_value[0]
    SLICE_X0Y7           LUT4 (Prop_lut4_I0_O)        0.045     1.999 r  seg/ctr/P_ioSeg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.367     2.366    P_ioSeg_OBUF[4]
    R7                   OBUF (Prop_obuf_I_O)         1.279     3.645 r  P_ioSeg_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.645    P_ioSeg[4]
    R7                                                                r  P_ioSeg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seg/ctr/D_ctr_q_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by P_clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            P_ioSeg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.140ns  (logic 1.516ns (70.870%)  route 0.623ns (29.130%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock P_clk_0 rise edge)    0.000     0.000 r  
    N14                                               0.000     0.000 r  P_clk (IN)
                         net (fo=0)                   0.000     0.000    P_clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  P_clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    P_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  P_clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.594     1.538    seg/ctr/P_clk
    SLICE_X1Y8           FDRE                                         r  seg/ctr/D_ctr_q_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y8           FDRE (Prop_fdre_C_Q)         0.141     1.679 f  seg/ctr/D_ctr_q_reg[16]/Q
                         net (fo=11, routed)          0.275     1.954    seg/ctr/M_ctr_value[0]
    SLICE_X0Y7           LUT4 (Prop_lut4_I1_O)        0.042     1.996 r  seg/ctr/P_ioSeg_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           0.348     2.344    P_ioSeg_OBUF[5]
    T7                   OBUF (Prop_obuf_I_O)         1.333     3.677 r  P_ioSeg_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.677    P_ioSeg[5]
    T7                                                                r  P_ioSeg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seg/ctr/D_ctr_q_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by P_clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            P_ioSeg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.171ns  (logic 1.519ns (69.993%)  route 0.651ns (30.007%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock P_clk_0 rise edge)    0.000     0.000 r  
    N14                                               0.000     0.000 r  P_clk (IN)
                         net (fo=0)                   0.000     0.000    P_clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  P_clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    P_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  P_clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.594     1.538    seg/ctr/P_clk
    SLICE_X1Y8           FDRE                                         r  seg/ctr/D_ctr_q_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y8           FDRE (Prop_fdre_C_Q)         0.141     1.679 r  seg/ctr/D_ctr_q_reg[16]/Q
                         net (fo=11, routed)          0.264     1.943    seg/ctr/M_ctr_value[0]
    SLICE_X0Y7           LUT4 (Prop_lut4_I3_O)        0.043     1.986 r  seg/ctr/P_ioSeg_OBUF[3]_inst_i_1/O
                         net (fo=2, routed)           0.387     2.373    P_ioSeg_OBUF[0]
    T5                   OBUF (Prop_obuf_I_O)         1.335     3.708 r  P_ioSeg_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.708    P_ioSeg[0]
    T5                                                                r  P_ioSeg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seg/ctr/D_ctr_q_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by P_clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            P_ioSeg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.235ns  (logic 1.530ns (68.453%)  route 0.705ns (31.547%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock P_clk_0 rise edge)    0.000     0.000 r  
    N14                                               0.000     0.000 r  P_clk (IN)
                         net (fo=0)                   0.000     0.000    P_clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  P_clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    P_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  P_clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.594     1.538    seg/ctr/P_clk
    SLICE_X1Y8           FDRE                                         r  seg/ctr/D_ctr_q_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y8           FDRE (Prop_fdre_C_Q)         0.141     1.679 r  seg/ctr/D_ctr_q_reg[16]/Q
                         net (fo=11, routed)          0.264     1.943    seg/ctr/M_ctr_value[0]
    SLICE_X0Y7           LUT4 (Prop_lut4_I3_O)        0.043     1.986 r  seg/ctr/P_ioSeg_OBUF[3]_inst_i_1/O
                         net (fo=2, routed)           0.441     2.427    P_ioSeg_OBUF[0]
    R6                   OBUF (Prop_obuf_I_O)         1.346     3.773 r  P_ioSeg_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.773    P_ioSeg[3]
    R6                                                                r  P_ioSeg[3] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  P_clk_0

Max Delay             4 Endpoints
Min Delay             4 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 P_rst_n
                            (input port)
  Destination:            resetCond/D_stage_q_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by P_clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.664ns  (logic 1.634ns (44.592%)  route 2.030ns (55.408%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.923ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.923ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 f  P_rst_n (IN)
                         net (fo=0)                   0.000     0.000    P_rst_n
    P6                   IBUF (Prop_ibuf_I_O)         1.510     1.510 f  P_rst_n_IBUF_inst/O
                         net (fo=1, routed)           1.212     2.722    resetCond/P_rst_n_IBUF
    SLICE_X0Y2           LUT1 (Prop_lut1_I0_O)        0.124     2.846 r  resetCond/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.818     3.664    resetCond/M_resetCond_in
    SLICE_X0Y7           FDSE                                         r  resetCond/D_stage_q_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock P_clk_0 rise edge)    0.000     0.000 r  
    N14                                               0.000     0.000 r  P_clk (IN)
                         net (fo=0)                   0.000     0.000    P_clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  P_clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    P_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  P_clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.518     4.923    resetCond/CLK
    SLICE_X0Y7           FDSE                                         r  resetCond/D_stage_q_reg[0]/C

Slack:                    inf
  Source:                 P_rst_n
                            (input port)
  Destination:            resetCond/D_stage_q_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by P_clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.664ns  (logic 1.634ns (44.592%)  route 2.030ns (55.408%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.923ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.923ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 f  P_rst_n (IN)
                         net (fo=0)                   0.000     0.000    P_rst_n
    P6                   IBUF (Prop_ibuf_I_O)         1.510     1.510 f  P_rst_n_IBUF_inst/O
                         net (fo=1, routed)           1.212     2.722    resetCond/P_rst_n_IBUF
    SLICE_X0Y2           LUT1 (Prop_lut1_I0_O)        0.124     2.846 r  resetCond/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.818     3.664    resetCond/M_resetCond_in
    SLICE_X0Y7           FDSE                                         r  resetCond/D_stage_q_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock P_clk_0 rise edge)    0.000     0.000 r  
    N14                                               0.000     0.000 r  P_clk (IN)
                         net (fo=0)                   0.000     0.000    P_clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  P_clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    P_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  P_clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.518     4.923    resetCond/CLK
    SLICE_X0Y7           FDSE                                         r  resetCond/D_stage_q_reg[1]/C

Slack:                    inf
  Source:                 P_rst_n
                            (input port)
  Destination:            resetCond/D_stage_q_reg[2]/S
                            (rising edge-triggered cell FDSE clocked by P_clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.664ns  (logic 1.634ns (44.592%)  route 2.030ns (55.408%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.923ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.923ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 f  P_rst_n (IN)
                         net (fo=0)                   0.000     0.000    P_rst_n
    P6                   IBUF (Prop_ibuf_I_O)         1.510     1.510 f  P_rst_n_IBUF_inst/O
                         net (fo=1, routed)           1.212     2.722    resetCond/P_rst_n_IBUF
    SLICE_X0Y2           LUT1 (Prop_lut1_I0_O)        0.124     2.846 r  resetCond/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.818     3.664    resetCond/M_resetCond_in
    SLICE_X0Y7           FDSE                                         r  resetCond/D_stage_q_reg[2]/S
  -------------------------------------------------------------------    -------------------

                         (clock P_clk_0 rise edge)    0.000     0.000 r  
    N14                                               0.000     0.000 r  P_clk (IN)
                         net (fo=0)                   0.000     0.000    P_clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  P_clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    P_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  P_clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.518     4.923    resetCond/CLK
    SLICE_X0Y7           FDSE                                         r  resetCond/D_stage_q_reg[2]/C

Slack:                    inf
  Source:                 P_rst_n
                            (input port)
  Destination:            resetCond/D_stage_q_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by P_clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.664ns  (logic 1.634ns (44.592%)  route 2.030ns (55.408%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.923ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.923ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 f  P_rst_n (IN)
                         net (fo=0)                   0.000     0.000    P_rst_n
    P6                   IBUF (Prop_ibuf_I_O)         1.510     1.510 f  P_rst_n_IBUF_inst/O
                         net (fo=1, routed)           1.212     2.722    resetCond/P_rst_n_IBUF
    SLICE_X0Y2           LUT1 (Prop_lut1_I0_O)        0.124     2.846 r  resetCond/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.818     3.664    resetCond/M_resetCond_in
    SLICE_X0Y7           FDSE                                         r  resetCond/D_stage_q_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock P_clk_0 rise edge)    0.000     0.000 r  
    N14                                               0.000     0.000 r  P_clk (IN)
                         net (fo=0)                   0.000     0.000    P_clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  P_clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    P_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  P_clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.518     4.923    resetCond/CLK
    SLICE_X0Y7           FDSE                                         r  resetCond/D_stage_q_reg[3]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 P_rst_n
                            (input port)
  Destination:            resetCond/D_stage_q_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by P_clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.092ns  (logic 0.322ns (29.537%)  route 0.769ns (70.463%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.055ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 f  P_rst_n (IN)
                         net (fo=0)                   0.000     0.000    P_rst_n
    P6                   IBUF (Prop_ibuf_I_O)         0.277     0.277 f  P_rst_n_IBUF_inst/O
                         net (fo=1, routed)           0.467     0.745    resetCond/P_rst_n_IBUF
    SLICE_X0Y2           LUT1 (Prop_lut1_I0_O)        0.045     0.790 r  resetCond/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.302     1.092    resetCond/M_resetCond_in
    SLICE_X0Y7           FDSE                                         r  resetCond/D_stage_q_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock P_clk_0 rise edge)    0.000     0.000 r  
    N14                                               0.000     0.000 r  P_clk (IN)
                         net (fo=0)                   0.000     0.000    P_clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  P_clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    P_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  P_clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.865     2.055    resetCond/CLK
    SLICE_X0Y7           FDSE                                         r  resetCond/D_stage_q_reg[0]/C

Slack:                    inf
  Source:                 P_rst_n
                            (input port)
  Destination:            resetCond/D_stage_q_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by P_clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.092ns  (logic 0.322ns (29.537%)  route 0.769ns (70.463%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.055ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 f  P_rst_n (IN)
                         net (fo=0)                   0.000     0.000    P_rst_n
    P6                   IBUF (Prop_ibuf_I_O)         0.277     0.277 f  P_rst_n_IBUF_inst/O
                         net (fo=1, routed)           0.467     0.745    resetCond/P_rst_n_IBUF
    SLICE_X0Y2           LUT1 (Prop_lut1_I0_O)        0.045     0.790 r  resetCond/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.302     1.092    resetCond/M_resetCond_in
    SLICE_X0Y7           FDSE                                         r  resetCond/D_stage_q_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock P_clk_0 rise edge)    0.000     0.000 r  
    N14                                               0.000     0.000 r  P_clk (IN)
                         net (fo=0)                   0.000     0.000    P_clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  P_clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    P_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  P_clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.865     2.055    resetCond/CLK
    SLICE_X0Y7           FDSE                                         r  resetCond/D_stage_q_reg[1]/C

Slack:                    inf
  Source:                 P_rst_n
                            (input port)
  Destination:            resetCond/D_stage_q_reg[2]/S
                            (rising edge-triggered cell FDSE clocked by P_clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.092ns  (logic 0.322ns (29.537%)  route 0.769ns (70.463%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.055ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 f  P_rst_n (IN)
                         net (fo=0)                   0.000     0.000    P_rst_n
    P6                   IBUF (Prop_ibuf_I_O)         0.277     0.277 f  P_rst_n_IBUF_inst/O
                         net (fo=1, routed)           0.467     0.745    resetCond/P_rst_n_IBUF
    SLICE_X0Y2           LUT1 (Prop_lut1_I0_O)        0.045     0.790 r  resetCond/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.302     1.092    resetCond/M_resetCond_in
    SLICE_X0Y7           FDSE                                         r  resetCond/D_stage_q_reg[2]/S
  -------------------------------------------------------------------    -------------------

                         (clock P_clk_0 rise edge)    0.000     0.000 r  
    N14                                               0.000     0.000 r  P_clk (IN)
                         net (fo=0)                   0.000     0.000    P_clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  P_clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    P_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  P_clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.865     2.055    resetCond/CLK
    SLICE_X0Y7           FDSE                                         r  resetCond/D_stage_q_reg[2]/C

Slack:                    inf
  Source:                 P_rst_n
                            (input port)
  Destination:            resetCond/D_stage_q_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by P_clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.092ns  (logic 0.322ns (29.537%)  route 0.769ns (70.463%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.055ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 f  P_rst_n (IN)
                         net (fo=0)                   0.000     0.000    P_rst_n
    P6                   IBUF (Prop_ibuf_I_O)         0.277     0.277 f  P_rst_n_IBUF_inst/O
                         net (fo=1, routed)           0.467     0.745    resetCond/P_rst_n_IBUF
    SLICE_X0Y2           LUT1 (Prop_lut1_I0_O)        0.045     0.790 r  resetCond/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.302     1.092    resetCond/M_resetCond_in
    SLICE_X0Y7           FDSE                                         r  resetCond/D_stage_q_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock P_clk_0 rise edge)    0.000     0.000 r  
    N14                                               0.000     0.000 r  P_clk (IN)
                         net (fo=0)                   0.000     0.000    P_clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  P_clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    P_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  P_clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.865     2.055    resetCond/CLK
    SLICE_X0Y7           FDSE                                         r  resetCond/D_stage_q_reg[3]/C





