

================================================================
== Vitis HLS Report for 'mmWBramWriter'
================================================================
* Date:           Tue Mar 29 17:55:51 2022

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        IWR_BRAM_writer
* Solution:       mmWaveBramWriter (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu3eg-sbva484-1-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  3.338 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|     none|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------+---------+---------+----------+-----------+-----------+------+----------+
        |              |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |   Loop Name  |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------+---------+---------+----------+-----------+-----------+------+----------+
        |- load_loop   |       32|       32|         2|          1|          1|    32|       yes|
        |- write_loop  |        ?|        ?|         2|          -|          -|     ?|        no|
        +--------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 6
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 4 3 
3 --> 2 
4 --> 5 
5 --> 6 
6 --> 5 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.48>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%spectopmodule_ln0 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_3"   --->   Operation 7 'spectopmodule' 'spectopmodule_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %buffer_in, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 8 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i128 %buffer_in"   --->   Operation 9 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %buffer_out, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 10 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %buffer_out, i64 666, i64 207, i64 4294967295"   --->   Operation 11 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %buffer_out"   --->   Operation 12 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_1, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_2, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 13 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.48ns)   --->   "%br_ln29 = br void" [mmWaveBramWriter.cpp:29]   --->   Operation 14 'br' 'br_ln29' <Predicate = true> <Delay = 0.48>

State 2 <SV = 1> <Delay = 1.35>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%i_2 = phi i6 %add_ln29, void %.split2, i6 0, void" [mmWaveBramWriter.cpp:29]   --->   Operation 15 'phi' 'i_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%n_points_1 = phi i32 %n_points, void %.split2, i32 32, void"   --->   Operation 16 'phi' 'n_points_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (0.88ns)   --->   "%add_ln29 = add i6 %i_2, i6 1" [mmWaveBramWriter.cpp:29]   --->   Operation 17 'add' 'add_ln29' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 18 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.87ns)   --->   "%icmp_ln29 = icmp_eq  i6 %i_2, i6 32" [mmWaveBramWriter.cpp:29]   --->   Operation 19 'icmp' 'icmp_ln29' <Predicate = true> <Delay = 0.87> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 32, i64 32, i64 32"   --->   Operation 20 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%br_ln29 = br i1 %icmp_ln29, void %.split2, void %_Z10loadBufferP7ap_uintILi128EES1_.exit" [mmWaveBramWriter.cpp:29]   --->   Operation 21 'br' 'br_ln29' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%i_2_cast = zext i6 %i_2" [mmWaveBramWriter.cpp:29]   --->   Operation 22 'zext' 'i_2_cast' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%buffer_in_addr = getelementptr i128 %buffer_in, i64 0, i64 %i_2_cast"   --->   Operation 23 'getelementptr' 'buffer_in_addr' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_2 : Operation 24 [2/2] (1.35ns)   --->   "%buffer_in_load = load i5 %buffer_in_addr"   --->   Operation 24 'load' 'buffer_in_load' <Predicate = (!icmp_ln29)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 32> <RAM>

State 3 <SV = 2> <Delay = 3.33>
ST_3 : Operation 25 [1/1] (0.00ns)   --->   "%specloopname_ln27 = specloopname void @_ssdm_op_SpecLoopName, void @empty_5" [mmWaveBramWriter.cpp:27]   --->   Operation 25 'specloopname' 'specloopname_ln27' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_3 : Operation 26 [1/2] (1.35ns)   --->   "%buffer_in_load = load i5 %buffer_in_addr"   --->   Operation 26 'load' 'buffer_in_load' <Predicate = (!icmp_ln29)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 32> <RAM>
ST_3 : Operation 27 [1/1] (1.46ns)   --->   "%icmp_ln870 = icmp_eq  i128 %buffer_in_load, i128 0"   --->   Operation 27 'icmp' 'icmp_ln870' <Predicate = (!icmp_ln29)> <Delay = 1.46> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 28 [1/1] (1.11ns)   --->   "%icmp_ln31 = icmp_eq  i32 %n_points_1, i32 32" [mmWaveBramWriter.cpp:31]   --->   Operation 28 'icmp' 'icmp_ln31' <Predicate = (!icmp_ln29)> <Delay = 1.11> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 29 [1/1] (0.00ns) (grouped into LUT with out node n_points)   --->   "%and_ln31 = and i1 %icmp_ln870, i1 %icmp_ln31" [mmWaveBramWriter.cpp:31]   --->   Operation 29 'and' 'and_ln31' <Predicate = (!icmp_ln29)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 30 [1/1] (0.00ns) (grouped into LUT with out node n_points)   --->   "%trunc_ln31 = trunc i6 %i_2" [mmWaveBramWriter.cpp:31]   --->   Operation 30 'trunc' 'trunc_ln31' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_3 : Operation 31 [1/1] (0.00ns) (grouped into LUT with out node n_points)   --->   "%zext_ln31 = zext i5 %trunc_ln31" [mmWaveBramWriter.cpp:31]   --->   Operation 31 'zext' 'zext_ln31' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_3 : Operation 32 [1/1] (0.52ns) (out node of the LUT)   --->   "%n_points = select i1 %and_ln31, i32 %zext_ln31, i32 %n_points_1" [mmWaveBramWriter.cpp:31]   --->   Operation 32 'select' 'n_points' <Predicate = (!icmp_ln29)> <Delay = 0.52> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 33 'br' 'br_ln0' <Predicate = (!icmp_ln29)> <Delay = 0.00>

State 4 <SV = 2> <Delay = 1.35>
ST_4 : Operation 34 [1/1] (0.00ns)   --->   "%buffer_out_addr = getelementptr i32 %buffer_out, i64 0, i64 0" [mmWaveBramWriter.cpp:53]   --->   Operation 34 'getelementptr' 'buffer_out_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 35 [1/1] (1.35ns)   --->   "%store_ln53 = store i32 %n_points_1, i8 %buffer_out_addr" [mmWaveBramWriter.cpp:53]   --->   Operation 35 'store' 'store_ln53' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM_1P">   --->   Core 88 'RAM_1P' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 129> <RAM>
ST_4 : Operation 36 [1/1] (0.48ns)   --->   "%br_ln55 = br void" [mmWaveBramWriter.cpp:55]   --->   Operation 36 'br' 'br_ln55' <Predicate = true> <Delay = 0.48>

State 5 <SV = 3> <Delay = 1.20>
ST_5 : Operation 37 [1/1] (0.00ns)   --->   "%i = phi i32 %add_ln55, void %.split, i32 0, void %_Z10loadBufferP7ap_uintILi128EES1_.exit" [mmWaveBramWriter.cpp:55]   --->   Operation 37 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 38 [1/1] (1.20ns)   --->   "%add_ln55 = add i32 %i, i32 1" [mmWaveBramWriter.cpp:55]   --->   Operation 38 'add' 'add_ln55' <Predicate = true> <Delay = 1.20> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 39 [1/1] (0.00ns)   --->   "%zext_ln55 = zext i32 %i" [mmWaveBramWriter.cpp:55]   --->   Operation 39 'zext' 'zext_ln55' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 40 [1/1] (1.11ns)   --->   "%icmp_ln55 = icmp_eq  i32 %i, i32 %n_points_1" [mmWaveBramWriter.cpp:55]   --->   Operation 40 'icmp' 'icmp_ln55' <Predicate = true> <Delay = 1.11> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 41 [1/1] (0.00ns)   --->   "%br_ln55 = br i1 %icmp_ln55, void %.split, void %_Z11writeBufferP7ap_uintILi128EEPji.exit.loopexit" [mmWaveBramWriter.cpp:55]   --->   Operation 41 'br' 'br_ln55' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 42 [1/1] (0.00ns)   --->   "%buffer_addr = getelementptr i29 %buffer_r, i64 0, i64 %zext_ln55"   --->   Operation 42 'getelementptr' 'buffer_addr' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_5 : Operation 43 [2/2] (0.79ns)   --->   "%p_Val2_s = load i5 %buffer_addr"   --->   Operation 43 'load' 'p_Val2_s' <Predicate = (!icmp_ln55)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 29> <Depth = 32> <ROM>
ST_5 : Operation 44 [1/1] (0.00ns)   --->   "%trunc_ln58 = trunc i32 %i" [mmWaveBramWriter.cpp:58]   --->   Operation 44 'trunc' 'trunc_ln58' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_5 : Operation 45 [1/1] (0.00ns)   --->   "%ret_ln23 = ret" [mmWaveBramWriter.cpp:23]   --->   Operation 45 'ret' 'ret_ln23' <Predicate = (icmp_ln55)> <Delay = 0.00>

State 6 <SV = 4> <Delay = 2.14>
ST_6 : Operation 46 [1/1] (0.00ns)   --->   "%specloopname_ln55 = specloopname void @_ssdm_op_SpecLoopName, void @empty_4" [mmWaveBramWriter.cpp:55]   --->   Operation 46 'specloopname' 'specloopname_ln55' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 47 [1/2] (0.79ns)   --->   "%p_Val2_s = load i5 %buffer_addr"   --->   Operation 47 'load' 'p_Val2_s' <Predicate = true> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 29> <Depth = 32> <ROM>
ST_6 : Operation 48 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i6.i2, i6 %trunc_ln58, i2 0" [mmWaveBramWriter.cpp:58]   --->   Operation 48 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 49 [1/1] (0.00ns)   --->   "%or_ln58 = or i8 %shl_ln, i8 1" [mmWaveBramWriter.cpp:58]   --->   Operation 49 'or' 'or_ln58' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 50 [1/1] (0.00ns)   --->   "%zext_ln708 = zext i8 %or_ln58"   --->   Operation 50 'zext' 'zext_ln708' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 51 [1/1] (0.00ns)   --->   "%sext_ln708 = sext i29 %p_Val2_s"   --->   Operation 51 'sext' 'sext_ln708' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 52 [1/1] (0.00ns)   --->   "%zext_ln708_1 = zext i31 %sext_ln708"   --->   Operation 52 'zext' 'zext_ln708_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 53 [1/1] (0.00ns)   --->   "%buffer_out_addr_1 = getelementptr i32 %buffer_out, i64 0, i64 %zext_ln708" [mmWaveBramWriter.cpp:64]   --->   Operation 53 'getelementptr' 'buffer_out_addr_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 54 [1/1] (1.35ns)   --->   "%store_ln64 = store i32 %zext_ln708_1, i8 %buffer_out_addr_1" [mmWaveBramWriter.cpp:64]   --->   Operation 54 'store' 'store_ln64' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM_1P">   --->   Core 88 'RAM_1P' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 129> <RAM>
ST_6 : Operation 55 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 55 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ buffer_in]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ buffer_out]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[0]; IO mode=ap_memory:ce=0
Port [ buffer_r]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
spectopmodule_ln0 (spectopmodule    ) [ 0000000]
specinterface_ln0 (specinterface    ) [ 0000000]
specbitsmap_ln0   (specbitsmap      ) [ 0000000]
specinterface_ln0 (specinterface    ) [ 0000000]
specmemcore_ln0   (specmemcore      ) [ 0000000]
specbitsmap_ln0   (specbitsmap      ) [ 0000000]
specinterface_ln0 (specinterface    ) [ 0000000]
br_ln29           (br               ) [ 0111000]
i_2               (phi              ) [ 0011000]
n_points_1        (phi              ) [ 0011111]
add_ln29          (add              ) [ 0111000]
specpipeline_ln0  (specpipeline     ) [ 0000000]
icmp_ln29         (icmp             ) [ 0011000]
empty             (speclooptripcount) [ 0000000]
br_ln29           (br               ) [ 0000000]
i_2_cast          (zext             ) [ 0000000]
buffer_in_addr    (getelementptr    ) [ 0011000]
specloopname_ln27 (specloopname     ) [ 0000000]
buffer_in_load    (load             ) [ 0000000]
icmp_ln870        (icmp             ) [ 0000000]
icmp_ln31         (icmp             ) [ 0000000]
and_ln31          (and              ) [ 0000000]
trunc_ln31        (trunc            ) [ 0000000]
zext_ln31         (zext             ) [ 0000000]
n_points          (select           ) [ 0111000]
br_ln0            (br               ) [ 0111000]
buffer_out_addr   (getelementptr    ) [ 0000000]
store_ln53        (store            ) [ 0000000]
br_ln55           (br               ) [ 0000111]
i                 (phi              ) [ 0000010]
add_ln55          (add              ) [ 0000111]
zext_ln55         (zext             ) [ 0000000]
icmp_ln55         (icmp             ) [ 0000011]
br_ln55           (br               ) [ 0000000]
buffer_addr       (getelementptr    ) [ 0000001]
trunc_ln58        (trunc            ) [ 0000001]
ret_ln23          (ret              ) [ 0000000]
specloopname_ln55 (specloopname     ) [ 0000000]
p_Val2_s          (load             ) [ 0000000]
shl_ln            (bitconcatenate   ) [ 0000000]
or_ln58           (or               ) [ 0000000]
zext_ln708        (zext             ) [ 0000000]
sext_ln708        (sext             ) [ 0000000]
zext_ln708_1      (zext             ) [ 0000000]
buffer_out_addr_1 (getelementptr    ) [ 0000000]
store_ln64        (store            ) [ 0000000]
br_ln0            (br               ) [ 0000111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="buffer_in">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buffer_in"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="buffer_out">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buffer_out"/><MemPortTyVec>0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="buffer_r">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buffer_r"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_5"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_4"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i8.i6.i2"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1004" name="buffer_in_addr_gep_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="128" slack="0"/>
<pin id="70" dir="0" index="1" bw="1" slack="0"/>
<pin id="71" dir="0" index="2" bw="6" slack="0"/>
<pin id="72" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buffer_in_addr/2 "/>
</bind>
</comp>

<comp id="75" class="1004" name="grp_access_fu_75">
<pin_list>
<pin id="76" dir="0" index="0" bw="5" slack="0"/>
<pin id="77" dir="0" index="1" bw="128" slack="2147483647"/>
<pin id="78" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="79" dir="1" index="3" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="buffer_in_load/2 "/>
</bind>
</comp>

<comp id="81" class="1004" name="buffer_out_addr_gep_fu_81">
<pin_list>
<pin id="82" dir="0" index="0" bw="32" slack="0"/>
<pin id="83" dir="0" index="1" bw="1" slack="0"/>
<pin id="84" dir="0" index="2" bw="1" slack="0"/>
<pin id="85" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buffer_out_addr/4 "/>
</bind>
</comp>

<comp id="89" class="1004" name="grp_access_fu_89">
<pin_list>
<pin id="90" dir="0" index="0" bw="8" slack="0"/>
<pin id="91" dir="0" index="1" bw="32" slack="0"/>
<pin id="92" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="93" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln53/4 store_ln64/6 "/>
</bind>
</comp>

<comp id="95" class="1004" name="buffer_addr_gep_fu_95">
<pin_list>
<pin id="96" dir="0" index="0" bw="29" slack="0"/>
<pin id="97" dir="0" index="1" bw="1" slack="0"/>
<pin id="98" dir="0" index="2" bw="32" slack="0"/>
<pin id="99" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buffer_addr/5 "/>
</bind>
</comp>

<comp id="102" class="1004" name="grp_access_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="5" slack="0"/>
<pin id="104" dir="0" index="1" bw="29" slack="2147483647"/>
<pin id="105" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="106" dir="1" index="3" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_Val2_s/5 "/>
</bind>
</comp>

<comp id="108" class="1004" name="buffer_out_addr_1_gep_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="32" slack="0"/>
<pin id="110" dir="0" index="1" bw="1" slack="0"/>
<pin id="111" dir="0" index="2" bw="8" slack="0"/>
<pin id="112" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buffer_out_addr_1/6 "/>
</bind>
</comp>

<comp id="116" class="1005" name="i_2_reg_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="6" slack="1"/>
<pin id="118" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="i_2 (phireg) "/>
</bind>
</comp>

<comp id="120" class="1004" name="i_2_phi_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="6" slack="0"/>
<pin id="122" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="123" dir="0" index="2" bw="1" slack="1"/>
<pin id="124" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="125" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_2/2 "/>
</bind>
</comp>

<comp id="128" class="1005" name="n_points_1_reg_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="32" slack="1"/>
<pin id="130" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="n_points_1 (phireg) "/>
</bind>
</comp>

<comp id="133" class="1004" name="n_points_1_phi_fu_133">
<pin_list>
<pin id="134" dir="0" index="0" bw="32" slack="1"/>
<pin id="135" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="136" dir="0" index="2" bw="7" slack="1"/>
<pin id="137" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="138" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="n_points_1/2 "/>
</bind>
</comp>

<comp id="141" class="1005" name="i_reg_141">
<pin_list>
<pin id="142" dir="0" index="0" bw="32" slack="1"/>
<pin id="143" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="i (phireg) "/>
</bind>
</comp>

<comp id="145" class="1004" name="i_phi_fu_145">
<pin_list>
<pin id="146" dir="0" index="0" bw="32" slack="0"/>
<pin id="147" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="148" dir="0" index="2" bw="1" slack="1"/>
<pin id="149" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="150" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i/5 "/>
</bind>
</comp>

<comp id="152" class="1004" name="add_ln29_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="6" slack="0"/>
<pin id="154" dir="0" index="1" bw="1" slack="0"/>
<pin id="155" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln29/2 "/>
</bind>
</comp>

<comp id="158" class="1004" name="icmp_ln29_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="6" slack="0"/>
<pin id="160" dir="0" index="1" bw="6" slack="0"/>
<pin id="161" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln29/2 "/>
</bind>
</comp>

<comp id="164" class="1004" name="i_2_cast_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="6" slack="0"/>
<pin id="166" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="i_2_cast/2 "/>
</bind>
</comp>

<comp id="169" class="1004" name="icmp_ln870_fu_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="128" slack="0"/>
<pin id="171" dir="0" index="1" bw="1" slack="0"/>
<pin id="172" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln870/3 "/>
</bind>
</comp>

<comp id="175" class="1004" name="icmp_ln31_fu_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="32" slack="1"/>
<pin id="177" dir="0" index="1" bw="7" slack="0"/>
<pin id="178" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln31/3 "/>
</bind>
</comp>

<comp id="181" class="1004" name="and_ln31_fu_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="1" slack="0"/>
<pin id="183" dir="0" index="1" bw="1" slack="0"/>
<pin id="184" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln31/3 "/>
</bind>
</comp>

<comp id="187" class="1004" name="trunc_ln31_fu_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="6" slack="1"/>
<pin id="189" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln31/3 "/>
</bind>
</comp>

<comp id="191" class="1004" name="zext_ln31_fu_191">
<pin_list>
<pin id="192" dir="0" index="0" bw="5" slack="0"/>
<pin id="193" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln31/3 "/>
</bind>
</comp>

<comp id="195" class="1004" name="n_points_fu_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="1" slack="0"/>
<pin id="197" dir="0" index="1" bw="5" slack="0"/>
<pin id="198" dir="0" index="2" bw="32" slack="1"/>
<pin id="199" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="n_points/3 "/>
</bind>
</comp>

<comp id="203" class="1004" name="add_ln55_fu_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="32" slack="0"/>
<pin id="205" dir="0" index="1" bw="1" slack="0"/>
<pin id="206" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln55/5 "/>
</bind>
</comp>

<comp id="209" class="1004" name="zext_ln55_fu_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="32" slack="0"/>
<pin id="211" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln55/5 "/>
</bind>
</comp>

<comp id="214" class="1004" name="icmp_ln55_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="32" slack="0"/>
<pin id="216" dir="0" index="1" bw="32" slack="2"/>
<pin id="217" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln55/5 "/>
</bind>
</comp>

<comp id="220" class="1004" name="trunc_ln58_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="32" slack="0"/>
<pin id="222" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln58/5 "/>
</bind>
</comp>

<comp id="224" class="1004" name="shl_ln_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="8" slack="0"/>
<pin id="226" dir="0" index="1" bw="6" slack="1"/>
<pin id="227" dir="0" index="2" bw="1" slack="0"/>
<pin id="228" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/6 "/>
</bind>
</comp>

<comp id="231" class="1004" name="or_ln58_fu_231">
<pin_list>
<pin id="232" dir="0" index="0" bw="8" slack="0"/>
<pin id="233" dir="0" index="1" bw="1" slack="0"/>
<pin id="234" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln58/6 "/>
</bind>
</comp>

<comp id="237" class="1004" name="zext_ln708_fu_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="8" slack="0"/>
<pin id="239" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln708/6 "/>
</bind>
</comp>

<comp id="242" class="1004" name="sext_ln708_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="29" slack="0"/>
<pin id="244" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln708/6 "/>
</bind>
</comp>

<comp id="246" class="1004" name="zext_ln708_1_fu_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="29" slack="0"/>
<pin id="248" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln708_1/6 "/>
</bind>
</comp>

<comp id="251" class="1005" name="add_ln29_reg_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="6" slack="0"/>
<pin id="253" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="add_ln29 "/>
</bind>
</comp>

<comp id="256" class="1005" name="icmp_ln29_reg_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="1" slack="1"/>
<pin id="258" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln29 "/>
</bind>
</comp>

<comp id="260" class="1005" name="buffer_in_addr_reg_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="5" slack="1"/>
<pin id="262" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="buffer_in_addr "/>
</bind>
</comp>

<comp id="265" class="1005" name="n_points_reg_265">
<pin_list>
<pin id="266" dir="0" index="0" bw="32" slack="1"/>
<pin id="267" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="n_points "/>
</bind>
</comp>

<comp id="270" class="1005" name="add_ln55_reg_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="32" slack="0"/>
<pin id="272" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="add_ln55 "/>
</bind>
</comp>

<comp id="278" class="1005" name="buffer_addr_reg_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="5" slack="1"/>
<pin id="280" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="buffer_addr "/>
</bind>
</comp>

<comp id="283" class="1005" name="trunc_ln58_reg_283">
<pin_list>
<pin id="284" dir="0" index="0" bw="6" slack="1"/>
<pin id="285" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln58 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="73"><net_src comp="0" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="74"><net_src comp="52" pin="0"/><net_sink comp="68" pin=1"/></net>

<net id="80"><net_src comp="68" pin="3"/><net_sink comp="75" pin=0"/></net>

<net id="86"><net_src comp="2" pin="0"/><net_sink comp="81" pin=0"/></net>

<net id="87"><net_src comp="52" pin="0"/><net_sink comp="81" pin=1"/></net>

<net id="88"><net_src comp="52" pin="0"/><net_sink comp="81" pin=2"/></net>

<net id="94"><net_src comp="81" pin="3"/><net_sink comp="89" pin=0"/></net>

<net id="100"><net_src comp="4" pin="0"/><net_sink comp="95" pin=0"/></net>

<net id="101"><net_src comp="52" pin="0"/><net_sink comp="95" pin=1"/></net>

<net id="107"><net_src comp="95" pin="3"/><net_sink comp="102" pin=0"/></net>

<net id="113"><net_src comp="2" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="114"><net_src comp="52" pin="0"/><net_sink comp="108" pin=1"/></net>

<net id="115"><net_src comp="108" pin="3"/><net_sink comp="89" pin=0"/></net>

<net id="119"><net_src comp="34" pin="0"/><net_sink comp="116" pin=0"/></net>

<net id="126"><net_src comp="116" pin="1"/><net_sink comp="120" pin=2"/></net>

<net id="127"><net_src comp="120" pin="4"/><net_sink comp="116" pin=0"/></net>

<net id="131"><net_src comp="36" pin="0"/><net_sink comp="128" pin=0"/></net>

<net id="132"><net_src comp="128" pin="1"/><net_sink comp="89" pin=1"/></net>

<net id="139"><net_src comp="128" pin="1"/><net_sink comp="133" pin=2"/></net>

<net id="140"><net_src comp="133" pin="4"/><net_sink comp="128" pin=0"/></net>

<net id="144"><net_src comp="14" pin="0"/><net_sink comp="141" pin=0"/></net>

<net id="151"><net_src comp="141" pin="1"/><net_sink comp="145" pin=2"/></net>

<net id="156"><net_src comp="120" pin="4"/><net_sink comp="152" pin=0"/></net>

<net id="157"><net_src comp="38" pin="0"/><net_sink comp="152" pin=1"/></net>

<net id="162"><net_src comp="120" pin="4"/><net_sink comp="158" pin=0"/></net>

<net id="163"><net_src comp="46" pin="0"/><net_sink comp="158" pin=1"/></net>

<net id="167"><net_src comp="120" pin="4"/><net_sink comp="164" pin=0"/></net>

<net id="168"><net_src comp="164" pin="1"/><net_sink comp="68" pin=2"/></net>

<net id="173"><net_src comp="75" pin="3"/><net_sink comp="169" pin=0"/></net>

<net id="174"><net_src comp="58" pin="0"/><net_sink comp="169" pin=1"/></net>

<net id="179"><net_src comp="128" pin="1"/><net_sink comp="175" pin=0"/></net>

<net id="180"><net_src comp="36" pin="0"/><net_sink comp="175" pin=1"/></net>

<net id="185"><net_src comp="169" pin="2"/><net_sink comp="181" pin=0"/></net>

<net id="186"><net_src comp="175" pin="2"/><net_sink comp="181" pin=1"/></net>

<net id="190"><net_src comp="116" pin="1"/><net_sink comp="187" pin=0"/></net>

<net id="194"><net_src comp="187" pin="1"/><net_sink comp="191" pin=0"/></net>

<net id="200"><net_src comp="181" pin="2"/><net_sink comp="195" pin=0"/></net>

<net id="201"><net_src comp="191" pin="1"/><net_sink comp="195" pin=1"/></net>

<net id="202"><net_src comp="128" pin="1"/><net_sink comp="195" pin=2"/></net>

<net id="207"><net_src comp="145" pin="4"/><net_sink comp="203" pin=0"/></net>

<net id="208"><net_src comp="42" pin="0"/><net_sink comp="203" pin=1"/></net>

<net id="212"><net_src comp="145" pin="4"/><net_sink comp="209" pin=0"/></net>

<net id="213"><net_src comp="209" pin="1"/><net_sink comp="95" pin=2"/></net>

<net id="218"><net_src comp="145" pin="4"/><net_sink comp="214" pin=0"/></net>

<net id="219"><net_src comp="128" pin="1"/><net_sink comp="214" pin=1"/></net>

<net id="223"><net_src comp="145" pin="4"/><net_sink comp="220" pin=0"/></net>

<net id="229"><net_src comp="62" pin="0"/><net_sink comp="224" pin=0"/></net>

<net id="230"><net_src comp="64" pin="0"/><net_sink comp="224" pin=2"/></net>

<net id="235"><net_src comp="224" pin="3"/><net_sink comp="231" pin=0"/></net>

<net id="236"><net_src comp="66" pin="0"/><net_sink comp="231" pin=1"/></net>

<net id="240"><net_src comp="231" pin="2"/><net_sink comp="237" pin=0"/></net>

<net id="241"><net_src comp="237" pin="1"/><net_sink comp="108" pin=2"/></net>

<net id="245"><net_src comp="102" pin="3"/><net_sink comp="242" pin=0"/></net>

<net id="249"><net_src comp="242" pin="1"/><net_sink comp="246" pin=0"/></net>

<net id="250"><net_src comp="246" pin="1"/><net_sink comp="89" pin=1"/></net>

<net id="254"><net_src comp="152" pin="2"/><net_sink comp="251" pin=0"/></net>

<net id="255"><net_src comp="251" pin="1"/><net_sink comp="120" pin=0"/></net>

<net id="259"><net_src comp="158" pin="2"/><net_sink comp="256" pin=0"/></net>

<net id="263"><net_src comp="68" pin="3"/><net_sink comp="260" pin=0"/></net>

<net id="264"><net_src comp="260" pin="1"/><net_sink comp="75" pin=0"/></net>

<net id="268"><net_src comp="195" pin="3"/><net_sink comp="265" pin=0"/></net>

<net id="269"><net_src comp="265" pin="1"/><net_sink comp="133" pin=0"/></net>

<net id="273"><net_src comp="203" pin="2"/><net_sink comp="270" pin=0"/></net>

<net id="274"><net_src comp="270" pin="1"/><net_sink comp="145" pin=0"/></net>

<net id="281"><net_src comp="95" pin="3"/><net_sink comp="278" pin=0"/></net>

<net id="282"><net_src comp="278" pin="1"/><net_sink comp="102" pin=0"/></net>

<net id="286"><net_src comp="220" pin="1"/><net_sink comp="283" pin=0"/></net>

<net id="287"><net_src comp="283" pin="1"/><net_sink comp="224" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: buffer_out | {4 6 }
 - Input state : 
	Port: mmWBramWriter : buffer_in | {2 3 }
	Port: mmWBramWriter : buffer_r | {5 6 }
  - Chain level:
	State 1
	State 2
		add_ln29 : 1
		icmp_ln29 : 1
		br_ln29 : 2
		i_2_cast : 1
		buffer_in_addr : 2
		buffer_in_load : 3
	State 3
		icmp_ln870 : 1
		and_ln31 : 2
		zext_ln31 : 1
		n_points : 2
	State 4
		store_ln53 : 1
	State 5
		add_ln55 : 1
		zext_ln55 : 1
		icmp_ln55 : 1
		br_ln55 : 2
		buffer_addr : 2
		p_Val2_s : 3
		trunc_ln58 : 1
	State 6
		or_ln58 : 1
		zext_ln708 : 1
		sext_ln708 : 1
		zext_ln708_1 : 2
		buffer_out_addr_1 : 2
		store_ln64 : 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------|---------|---------|
| Operation|   Functional Unit   |    FF   |   LUT   |
|----------|---------------------|---------|---------|
|          |   icmp_ln29_fu_158  |    0    |    10   |
|   icmp   |  icmp_ln870_fu_169  |    0    |    50   |
|          |   icmp_ln31_fu_175  |    0    |    20   |
|          |   icmp_ln55_fu_214  |    0    |    20   |
|----------|---------------------|---------|---------|
|    add   |   add_ln29_fu_152   |    0    |    13   |
|          |   add_ln55_fu_203   |    0    |    39   |
|----------|---------------------|---------|---------|
|  select  |   n_points_fu_195   |    0    |    32   |
|----------|---------------------|---------|---------|
|    and   |   and_ln31_fu_181   |    0    |    2    |
|----------|---------------------|---------|---------|
|          |   i_2_cast_fu_164   |    0    |    0    |
|          |   zext_ln31_fu_191  |    0    |    0    |
|   zext   |   zext_ln55_fu_209  |    0    |    0    |
|          |  zext_ln708_fu_237  |    0    |    0    |
|          | zext_ln708_1_fu_246 |    0    |    0    |
|----------|---------------------|---------|---------|
|   trunc  |  trunc_ln31_fu_187  |    0    |    0    |
|          |  trunc_ln58_fu_220  |    0    |    0    |
|----------|---------------------|---------|---------|
|bitconcatenate|    shl_ln_fu_224    |    0    |    0    |
|----------|---------------------|---------|---------|
|    or    |    or_ln58_fu_231   |    0    |    0    |
|----------|---------------------|---------|---------|
|   sext   |  sext_ln708_fu_242  |    0    |    0    |
|----------|---------------------|---------|---------|
|   Total  |                     |    0    |   186   |
|----------|---------------------|---------|---------|

Memories:
+--------+--------+--------+--------+
|        |  BRAM  |   FF   |   LUT  |
+--------+--------+--------+--------+
|buffer_r|    0   |   29   |   15   |
+--------+--------+--------+--------+
|  Total |    0   |   29   |   15   |
+--------+--------+--------+--------+

* Register list:
+----------------------+--------+
|                      |   FF   |
+----------------------+--------+
|   add_ln29_reg_251   |    6   |
|   add_ln55_reg_270   |   32   |
|  buffer_addr_reg_278 |    5   |
|buffer_in_addr_reg_260|    5   |
|      i_2_reg_116     |    6   |
|       i_reg_141      |   32   |
|   icmp_ln29_reg_256  |    1   |
|  n_points_1_reg_128  |   32   |
|   n_points_reg_265   |   32   |
|  trunc_ln58_reg_283  |    6   |
+----------------------+--------+
|         Total        |   157  |
+----------------------+--------+

* Multiplexer (MUX) list: 
|--------------------|------|------|------|--------||---------||---------|
|        Comp        |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|--------------------|------|------|------|--------||---------||---------|
|  grp_access_fu_75  |  p0  |   2  |   5  |   10   ||    9    |
|  grp_access_fu_89  |  p0  |   2  |   8  |   16   ||    9    |
|  grp_access_fu_89  |  p1  |   2  |  32  |   64   ||    9    |
|  grp_access_fu_102 |  p0  |   2  |   5  |   10   ||    9    |
|     i_2_reg_116    |  p0  |   2  |   6  |   12   ||    9    |
| n_points_1_reg_128 |  p0  |   2  |  32  |   64   ||    9    |
|--------------------|------|------|------|--------||---------||---------|
|        Total       |      |      |      |   176  ||  2.934  ||    54   |
|--------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |  BRAM  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    -   |    -   |    0   |   186  |
|   Memory  |    0   |    -   |   29   |   15   |
|Multiplexer|    -   |    2   |    -   |   54   |
|  Register |    -   |    -   |   157  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    0   |    2   |   186  |   255  |
+-----------+--------+--------+--------+--------+
