// ==============================================================
// Generated by Vitis HLS v2023.1
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module srcnn_compute_tile_Pipeline_Conv2_dot32 (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        zext_ln137,
        acc2_15_address0,
        acc2_15_ce0,
        acc2_15_we0,
        acc2_15_d0,
        acc2_15_address1,
        acc2_15_ce1,
        acc2_15_q1,
        acc2_14_address0,
        acc2_14_ce0,
        acc2_14_we0,
        acc2_14_d0,
        acc2_14_address1,
        acc2_14_ce1,
        acc2_14_q1,
        acc2_13_address0,
        acc2_13_ce0,
        acc2_13_we0,
        acc2_13_d0,
        acc2_13_address1,
        acc2_13_ce1,
        acc2_13_q1,
        acc2_12_address0,
        acc2_12_ce0,
        acc2_12_we0,
        acc2_12_d0,
        acc2_12_address1,
        acc2_12_ce1,
        acc2_12_q1,
        acc2_11_address0,
        acc2_11_ce0,
        acc2_11_we0,
        acc2_11_d0,
        acc2_11_address1,
        acc2_11_ce1,
        acc2_11_q1,
        acc2_10_address0,
        acc2_10_ce0,
        acc2_10_we0,
        acc2_10_d0,
        acc2_10_address1,
        acc2_10_ce1,
        acc2_10_q1,
        acc2_9_address0,
        acc2_9_ce0,
        acc2_9_we0,
        acc2_9_d0,
        acc2_9_address1,
        acc2_9_ce1,
        acc2_9_q1,
        acc2_8_address0,
        acc2_8_ce0,
        acc2_8_we0,
        acc2_8_d0,
        acc2_8_address1,
        acc2_8_ce1,
        acc2_8_q1,
        acc2_7_address0,
        acc2_7_ce0,
        acc2_7_we0,
        acc2_7_d0,
        acc2_7_address1,
        acc2_7_ce1,
        acc2_7_q1,
        acc2_6_address0,
        acc2_6_ce0,
        acc2_6_we0,
        acc2_6_d0,
        acc2_6_address1,
        acc2_6_ce1,
        acc2_6_q1,
        acc2_5_address0,
        acc2_5_ce0,
        acc2_5_we0,
        acc2_5_d0,
        acc2_5_address1,
        acc2_5_ce1,
        acc2_5_q1,
        acc2_4_address0,
        acc2_4_ce0,
        acc2_4_we0,
        acc2_4_d0,
        acc2_4_address1,
        acc2_4_ce1,
        acc2_4_q1,
        acc2_3_address0,
        acc2_3_ce0,
        acc2_3_we0,
        acc2_3_d0,
        acc2_3_address1,
        acc2_3_ce1,
        acc2_3_q1,
        acc2_2_address0,
        acc2_2_ce0,
        acc2_2_we0,
        acc2_2_d0,
        acc2_2_address1,
        acc2_2_ce1,
        acc2_2_q1,
        acc2_1_address0,
        acc2_1_ce0,
        acc2_1_we0,
        acc2_1_d0,
        acc2_1_address1,
        acc2_1_ce1,
        acc2_1_q1,
        acc2_address0,
        acc2_ce0,
        acc2_we0,
        acc2_d0,
        acc2_address1,
        acc2_ce1,
        acc2_q1,
        acc1_1,
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_39_address0,
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_39_ce0,
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_39_q0,
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_34_address0,
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_34_ce0,
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_34_q0,
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_33_address0,
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_33_ce0,
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_33_q0,
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_32_address0,
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_32_ce0,
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_32_q0,
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_31_address0,
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_31_ce0,
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_31_q0,
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_30_address0,
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_30_ce0,
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_30_q0,
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_38_address0,
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_38_ce0,
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_38_q0,
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_37_address0,
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_37_ce0,
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_37_q0,
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_36_address0,
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_36_ce0,
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_36_q0,
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_35_address0,
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_35_ce0,
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_35_q0,
        p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w2_loc_10_address0,
        p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w2_loc_10_ce0,
        p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w2_loc_10_q0,
        p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w2_loc_11_address0,
        p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w2_loc_11_ce0,
        p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w2_loc_11_q0,
        p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w2_loc_12_address0,
        p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w2_loc_12_ce0,
        p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w2_loc_12_q0,
        p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w2_loc_13_address0,
        p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w2_loc_13_ce0,
        p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w2_loc_13_q0,
        p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w2_loc_14_address0,
        p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w2_loc_14_ce0,
        p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w2_loc_14_q0,
        p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w2_loc_15_address0,
        p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w2_loc_15_ce0,
        p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w2_loc_15_q0,
        grp_fu_7737_p_din0,
        grp_fu_7737_p_din1,
        grp_fu_7737_p_opcode,
        grp_fu_7737_p_dout0,
        grp_fu_7737_p_ce,
        grp_fu_10161_p_din0,
        grp_fu_10161_p_din1,
        grp_fu_10161_p_opcode,
        grp_fu_10161_p_dout0,
        grp_fu_10161_p_ce,
        grp_fu_10165_p_din0,
        grp_fu_10165_p_din1,
        grp_fu_10165_p_opcode,
        grp_fu_10165_p_dout0,
        grp_fu_10165_p_ce,
        grp_fu_10181_p_din0,
        grp_fu_10181_p_din1,
        grp_fu_10181_p_opcode,
        grp_fu_10181_p_dout0,
        grp_fu_10181_p_ce,
        grp_fu_10185_p_din0,
        grp_fu_10185_p_din1,
        grp_fu_10185_p_opcode,
        grp_fu_10185_p_dout0,
        grp_fu_10185_p_ce,
        grp_fu_10189_p_din0,
        grp_fu_10189_p_din1,
        grp_fu_10189_p_opcode,
        grp_fu_10189_p_dout0,
        grp_fu_10189_p_ce,
        grp_fu_10193_p_din0,
        grp_fu_10193_p_din1,
        grp_fu_10193_p_opcode,
        grp_fu_10193_p_dout0,
        grp_fu_10193_p_ce,
        grp_fu_10197_p_din0,
        grp_fu_10197_p_din1,
        grp_fu_10197_p_opcode,
        grp_fu_10197_p_dout0,
        grp_fu_10197_p_ce,
        grp_fu_10201_p_din0,
        grp_fu_10201_p_din1,
        grp_fu_10201_p_opcode,
        grp_fu_10201_p_dout0,
        grp_fu_10201_p_ce,
        grp_fu_10169_p_din0,
        grp_fu_10169_p_din1,
        grp_fu_10169_p_dout0,
        grp_fu_10169_p_ce,
        grp_fu_10173_p_din0,
        grp_fu_10173_p_din1,
        grp_fu_10173_p_dout0,
        grp_fu_10173_p_ce,
        grp_fu_10177_p_din0,
        grp_fu_10177_p_din1,
        grp_fu_10177_p_dout0,
        grp_fu_10177_p_ce,
        grp_fu_10205_p_din0,
        grp_fu_10205_p_din1,
        grp_fu_10205_p_dout0,
        grp_fu_10205_p_ce,
        grp_fu_10209_p_din0,
        grp_fu_10209_p_din1,
        grp_fu_10209_p_dout0,
        grp_fu_10209_p_ce,
        grp_fu_10213_p_din0,
        grp_fu_10213_p_din1,
        grp_fu_10213_p_dout0,
        grp_fu_10213_p_ce,
        grp_fu_10217_p_din0,
        grp_fu_10217_p_din1,
        grp_fu_10217_p_dout0,
        grp_fu_10217_p_ce,
        grp_fu_10221_p_din0,
        grp_fu_10221_p_din1,
        grp_fu_10221_p_dout0,
        grp_fu_10221_p_ce,
        grp_fu_10225_p_din0,
        grp_fu_10225_p_din1,
        grp_fu_10225_p_dout0,
        grp_fu_10225_p_ce
);

parameter    ap_ST_fsm_pp0_stage0 = 1'd1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [5:0] zext_ln137;
output  [0:0] acc2_15_address0;
output   acc2_15_ce0;
output   acc2_15_we0;
output  [31:0] acc2_15_d0;
output  [0:0] acc2_15_address1;
output   acc2_15_ce1;
input  [31:0] acc2_15_q1;
output  [0:0] acc2_14_address0;
output   acc2_14_ce0;
output   acc2_14_we0;
output  [31:0] acc2_14_d0;
output  [0:0] acc2_14_address1;
output   acc2_14_ce1;
input  [31:0] acc2_14_q1;
output  [0:0] acc2_13_address0;
output   acc2_13_ce0;
output   acc2_13_we0;
output  [31:0] acc2_13_d0;
output  [0:0] acc2_13_address1;
output   acc2_13_ce1;
input  [31:0] acc2_13_q1;
output  [0:0] acc2_12_address0;
output   acc2_12_ce0;
output   acc2_12_we0;
output  [31:0] acc2_12_d0;
output  [0:0] acc2_12_address1;
output   acc2_12_ce1;
input  [31:0] acc2_12_q1;
output  [0:0] acc2_11_address0;
output   acc2_11_ce0;
output   acc2_11_we0;
output  [31:0] acc2_11_d0;
output  [0:0] acc2_11_address1;
output   acc2_11_ce1;
input  [31:0] acc2_11_q1;
output  [0:0] acc2_10_address0;
output   acc2_10_ce0;
output   acc2_10_we0;
output  [31:0] acc2_10_d0;
output  [0:0] acc2_10_address1;
output   acc2_10_ce1;
input  [31:0] acc2_10_q1;
output  [0:0] acc2_9_address0;
output   acc2_9_ce0;
output   acc2_9_we0;
output  [31:0] acc2_9_d0;
output  [0:0] acc2_9_address1;
output   acc2_9_ce1;
input  [31:0] acc2_9_q1;
output  [0:0] acc2_8_address0;
output   acc2_8_ce0;
output   acc2_8_we0;
output  [31:0] acc2_8_d0;
output  [0:0] acc2_8_address1;
output   acc2_8_ce1;
input  [31:0] acc2_8_q1;
output  [0:0] acc2_7_address0;
output   acc2_7_ce0;
output   acc2_7_we0;
output  [31:0] acc2_7_d0;
output  [0:0] acc2_7_address1;
output   acc2_7_ce1;
input  [31:0] acc2_7_q1;
output  [0:0] acc2_6_address0;
output   acc2_6_ce0;
output   acc2_6_we0;
output  [31:0] acc2_6_d0;
output  [0:0] acc2_6_address1;
output   acc2_6_ce1;
input  [31:0] acc2_6_q1;
output  [0:0] acc2_5_address0;
output   acc2_5_ce0;
output   acc2_5_we0;
output  [31:0] acc2_5_d0;
output  [0:0] acc2_5_address1;
output   acc2_5_ce1;
input  [31:0] acc2_5_q1;
output  [0:0] acc2_4_address0;
output   acc2_4_ce0;
output   acc2_4_we0;
output  [31:0] acc2_4_d0;
output  [0:0] acc2_4_address1;
output   acc2_4_ce1;
input  [31:0] acc2_4_q1;
output  [0:0] acc2_3_address0;
output   acc2_3_ce0;
output   acc2_3_we0;
output  [31:0] acc2_3_d0;
output  [0:0] acc2_3_address1;
output   acc2_3_ce1;
input  [31:0] acc2_3_q1;
output  [0:0] acc2_2_address0;
output   acc2_2_ce0;
output   acc2_2_we0;
output  [31:0] acc2_2_d0;
output  [0:0] acc2_2_address1;
output   acc2_2_ce1;
input  [31:0] acc2_2_q1;
output  [0:0] acc2_1_address0;
output   acc2_1_ce0;
output   acc2_1_we0;
output  [31:0] acc2_1_d0;
output  [0:0] acc2_1_address1;
output   acc2_1_ce1;
input  [31:0] acc2_1_q1;
output  [0:0] acc2_address0;
output   acc2_ce0;
output   acc2_we0;
output  [31:0] acc2_d0;
output  [0:0] acc2_address1;
output   acc2_ce1;
input  [31:0] acc2_q1;
input  [31:0] acc1_1;
output  [6:0] srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_39_address0;
output   srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_39_ce0;
input  [31:0] srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_39_q0;
output  [6:0] srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_34_address0;
output   srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_34_ce0;
input  [31:0] srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_34_q0;
output  [6:0] srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_33_address0;
output   srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_33_ce0;
input  [31:0] srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_33_q0;
output  [6:0] srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_32_address0;
output   srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_32_ce0;
input  [31:0] srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_32_q0;
output  [6:0] srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_31_address0;
output   srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_31_ce0;
input  [31:0] srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_31_q0;
output  [6:0] srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_30_address0;
output   srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_30_ce0;
input  [31:0] srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_30_q0;
output  [6:0] srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_38_address0;
output   srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_38_ce0;
input  [31:0] srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_38_q0;
output  [6:0] srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_37_address0;
output   srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_37_ce0;
input  [31:0] srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_37_q0;
output  [6:0] srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_36_address0;
output   srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_36_ce0;
input  [31:0] srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_36_q0;
output  [6:0] srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_35_address0;
output   srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_35_ce0;
input  [31:0] srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_35_q0;
output  [6:0] p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w2_loc_10_address0;
output   p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w2_loc_10_ce0;
input  [31:0] p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w2_loc_10_q0;
output  [6:0] p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w2_loc_11_address0;
output   p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w2_loc_11_ce0;
input  [31:0] p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w2_loc_11_q0;
output  [6:0] p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w2_loc_12_address0;
output   p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w2_loc_12_ce0;
input  [31:0] p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w2_loc_12_q0;
output  [6:0] p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w2_loc_13_address0;
output   p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w2_loc_13_ce0;
input  [31:0] p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w2_loc_13_q0;
output  [6:0] p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w2_loc_14_address0;
output   p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w2_loc_14_ce0;
input  [31:0] p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w2_loc_14_q0;
output  [6:0] p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w2_loc_15_address0;
output   p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w2_loc_15_ce0;
input  [31:0] p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w2_loc_15_q0;
output  [31:0] grp_fu_7737_p_din0;
output  [31:0] grp_fu_7737_p_din1;
output  [1:0] grp_fu_7737_p_opcode;
input  [31:0] grp_fu_7737_p_dout0;
output   grp_fu_7737_p_ce;
output  [31:0] grp_fu_10161_p_din0;
output  [31:0] grp_fu_10161_p_din1;
output  [1:0] grp_fu_10161_p_opcode;
input  [31:0] grp_fu_10161_p_dout0;
output   grp_fu_10161_p_ce;
output  [31:0] grp_fu_10165_p_din0;
output  [31:0] grp_fu_10165_p_din1;
output  [1:0] grp_fu_10165_p_opcode;
input  [31:0] grp_fu_10165_p_dout0;
output   grp_fu_10165_p_ce;
output  [31:0] grp_fu_10181_p_din0;
output  [31:0] grp_fu_10181_p_din1;
output  [1:0] grp_fu_10181_p_opcode;
input  [31:0] grp_fu_10181_p_dout0;
output   grp_fu_10181_p_ce;
output  [31:0] grp_fu_10185_p_din0;
output  [31:0] grp_fu_10185_p_din1;
output  [1:0] grp_fu_10185_p_opcode;
input  [31:0] grp_fu_10185_p_dout0;
output   grp_fu_10185_p_ce;
output  [31:0] grp_fu_10189_p_din0;
output  [31:0] grp_fu_10189_p_din1;
output  [1:0] grp_fu_10189_p_opcode;
input  [31:0] grp_fu_10189_p_dout0;
output   grp_fu_10189_p_ce;
output  [31:0] grp_fu_10193_p_din0;
output  [31:0] grp_fu_10193_p_din1;
output  [1:0] grp_fu_10193_p_opcode;
input  [31:0] grp_fu_10193_p_dout0;
output   grp_fu_10193_p_ce;
output  [31:0] grp_fu_10197_p_din0;
output  [31:0] grp_fu_10197_p_din1;
output  [1:0] grp_fu_10197_p_opcode;
input  [31:0] grp_fu_10197_p_dout0;
output   grp_fu_10197_p_ce;
output  [31:0] grp_fu_10201_p_din0;
output  [31:0] grp_fu_10201_p_din1;
output  [1:0] grp_fu_10201_p_opcode;
input  [31:0] grp_fu_10201_p_dout0;
output   grp_fu_10201_p_ce;
output  [31:0] grp_fu_10169_p_din0;
output  [31:0] grp_fu_10169_p_din1;
input  [31:0] grp_fu_10169_p_dout0;
output   grp_fu_10169_p_ce;
output  [31:0] grp_fu_10173_p_din0;
output  [31:0] grp_fu_10173_p_din1;
input  [31:0] grp_fu_10173_p_dout0;
output   grp_fu_10173_p_ce;
output  [31:0] grp_fu_10177_p_din0;
output  [31:0] grp_fu_10177_p_din1;
input  [31:0] grp_fu_10177_p_dout0;
output   grp_fu_10177_p_ce;
output  [31:0] grp_fu_10205_p_din0;
output  [31:0] grp_fu_10205_p_din1;
input  [31:0] grp_fu_10205_p_dout0;
output   grp_fu_10205_p_ce;
output  [31:0] grp_fu_10209_p_din0;
output  [31:0] grp_fu_10209_p_din1;
input  [31:0] grp_fu_10209_p_dout0;
output   grp_fu_10209_p_ce;
output  [31:0] grp_fu_10213_p_din0;
output  [31:0] grp_fu_10213_p_din1;
input  [31:0] grp_fu_10213_p_dout0;
output   grp_fu_10213_p_ce;
output  [31:0] grp_fu_10217_p_din0;
output  [31:0] grp_fu_10217_p_din1;
input  [31:0] grp_fu_10217_p_dout0;
output   grp_fu_10217_p_ce;
output  [31:0] grp_fu_10221_p_din0;
output  [31:0] grp_fu_10221_p_din1;
input  [31:0] grp_fu_10221_p_dout0;
output   grp_fu_10221_p_ce;
output  [31:0] grp_fu_10225_p_din0;
output  [31:0] grp_fu_10225_p_din1;
input  [31:0] grp_fu_10225_p_dout0;
output   grp_fu_10225_p_ce;

reg ap_idle;
reg acc2_15_ce0;
reg acc2_15_we0;
reg acc2_15_ce1;
reg acc2_14_ce0;
reg acc2_14_we0;
reg acc2_14_ce1;
reg acc2_13_ce0;
reg acc2_13_we0;
reg acc2_13_ce1;
reg acc2_12_ce0;
reg acc2_12_we0;
reg acc2_12_ce1;
reg acc2_11_ce0;
reg acc2_11_we0;
reg acc2_11_ce1;
reg acc2_10_ce0;
reg acc2_10_we0;
reg acc2_10_ce1;
reg acc2_9_ce0;
reg acc2_9_we0;
reg acc2_9_ce1;
reg acc2_8_ce0;
reg acc2_8_we0;
reg acc2_8_ce1;
reg acc2_7_ce0;
reg acc2_7_we0;
reg acc2_7_ce1;
reg acc2_6_ce0;
reg acc2_6_we0;
reg acc2_6_ce1;
reg acc2_5_ce0;
reg acc2_5_we0;
reg acc2_5_ce1;
reg acc2_4_ce0;
reg acc2_4_we0;
reg acc2_4_ce1;
reg acc2_3_ce0;
reg acc2_3_we0;
reg acc2_3_ce1;
reg acc2_2_ce0;
reg acc2_2_we0;
reg acc2_2_ce1;
reg acc2_1_ce0;
reg acc2_1_we0;
reg acc2_1_ce1;
reg acc2_ce0;
reg acc2_we0;
reg acc2_ce1;
reg srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_39_ce0;
reg srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_34_ce0;
reg srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_33_ce0;
reg srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_32_ce0;
reg srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_31_ce0;
reg srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_30_ce0;
reg srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_38_ce0;
reg srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_37_ce0;
reg srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_36_ce0;
reg srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_35_ce0;
reg p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w2_loc_10_ce0;
reg p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w2_loc_11_ce0;
reg p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w2_loc_12_ce0;
reg p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w2_loc_13_ce0;
reg p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w2_loc_14_ce0;
reg p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w2_loc_15_ce0;

(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_enable_reg_pp0_iter2;
reg    ap_enable_reg_pp0_iter3;
reg    ap_enable_reg_pp0_iter4;
reg    ap_enable_reg_pp0_iter5;
reg    ap_enable_reg_pp0_iter6;
reg    ap_enable_reg_pp0_iter7;
reg    ap_enable_reg_pp0_iter8;
reg    ap_idle_pp0;
wire    ap_block_state1_pp0_stage0_iter0;
wire    ap_block_state2_pp0_stage0_iter1;
wire    ap_block_state3_pp0_stage0_iter2;
wire    ap_block_state4_pp0_stage0_iter3;
wire    ap_block_state5_pp0_stage0_iter4;
wire    ap_block_state6_pp0_stage0_iter5;
wire    ap_block_state7_pp0_stage0_iter6;
wire    ap_block_state8_pp0_stage0_iter7;
wire    ap_block_state9_pp0_stage0_iter8;
wire    ap_block_pp0_stage0_subdone;
wire   [0:0] tmp_fu_776_p3;
reg    ap_condition_exit_pp0_iter0_stage0;
wire    ap_loop_exit_ready;
reg    ap_ready_int;
wire    ap_block_pp0_stage0_11001;
wire   [0:0] tmp_15_fu_784_p3;
reg   [0:0] tmp_15_reg_881;
reg   [0:0] tmp_15_reg_881_pp0_iter1_reg;
reg   [0:0] tmp_15_reg_881_pp0_iter2_reg;
reg   [0:0] tmp_15_reg_881_pp0_iter3_reg;
reg   [31:0] srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_183_reg_966;
reg   [31:0] srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_184_reg_971;
reg   [31:0] srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_185_reg_976;
reg   [31:0] srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_186_reg_981;
reg   [31:0] srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_187_reg_986;
reg   [31:0] srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_188_reg_991;
reg   [31:0] srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_189_reg_996;
reg   [31:0] srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_190_reg_1001;
reg   [31:0] srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_191_reg_1006;
reg   [31:0] srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_192_reg_1011;
reg   [31:0] p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w2_loc_10_1_reg_1016;
reg   [31:0] srcnn_mulmulmulmulmulmulmulmulfloat_255_255_float_1_9_9_float_float_64_1_1_float_float_32_5_5_float_float_255_255_int_w2_loc_1_reg_1021;
reg   [31:0] p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w2_loc_12_1_reg_1026;
reg   [31:0] srcnn_float_255_255_float_1_9_9_float_float_64_1_1_float_float_32_5_5_float_float_255_255_int_w2_loc_156_reg_1031;
reg   [31:0] p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w2_loc_14_1_reg_1036;
reg   [31:0] p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w2_loc_15_1_reg_1041;
reg   [31:0] mul1_i_i_reg_1046;
reg   [0:0] acc2_addr_reg_1051;
reg   [0:0] acc2_addr_reg_1051_pp0_iter5_reg;
reg   [0:0] acc2_addr_reg_1051_pp0_iter6_reg;
reg   [0:0] acc2_addr_reg_1051_pp0_iter7_reg;
reg   [0:0] acc2_1_addr_reg_1057;
reg   [0:0] acc2_1_addr_reg_1057_pp0_iter5_reg;
reg   [0:0] acc2_1_addr_reg_1057_pp0_iter6_reg;
reg   [0:0] acc2_1_addr_reg_1057_pp0_iter7_reg;
reg   [0:0] acc2_2_addr_reg_1063;
reg   [0:0] acc2_2_addr_reg_1063_pp0_iter5_reg;
reg   [0:0] acc2_2_addr_reg_1063_pp0_iter6_reg;
reg   [0:0] acc2_2_addr_reg_1063_pp0_iter7_reg;
reg   [0:0] acc2_3_addr_reg_1069;
reg   [0:0] acc2_3_addr_reg_1069_pp0_iter5_reg;
reg   [0:0] acc2_3_addr_reg_1069_pp0_iter6_reg;
reg   [0:0] acc2_3_addr_reg_1069_pp0_iter7_reg;
reg   [0:0] acc2_4_addr_reg_1075;
reg   [0:0] acc2_4_addr_reg_1075_pp0_iter5_reg;
reg   [0:0] acc2_4_addr_reg_1075_pp0_iter6_reg;
reg   [0:0] acc2_4_addr_reg_1075_pp0_iter7_reg;
reg   [0:0] acc2_5_addr_reg_1081;
reg   [0:0] acc2_5_addr_reg_1081_pp0_iter5_reg;
reg   [0:0] acc2_5_addr_reg_1081_pp0_iter6_reg;
reg   [0:0] acc2_5_addr_reg_1081_pp0_iter7_reg;
reg   [0:0] acc2_6_addr_reg_1087;
reg   [0:0] acc2_6_addr_reg_1087_pp0_iter5_reg;
reg   [0:0] acc2_6_addr_reg_1087_pp0_iter6_reg;
reg   [0:0] acc2_6_addr_reg_1087_pp0_iter7_reg;
reg   [0:0] acc2_7_addr_reg_1093;
reg   [0:0] acc2_7_addr_reg_1093_pp0_iter5_reg;
reg   [0:0] acc2_7_addr_reg_1093_pp0_iter6_reg;
reg   [0:0] acc2_7_addr_reg_1093_pp0_iter7_reg;
reg   [0:0] acc2_8_addr_reg_1099;
reg   [0:0] acc2_8_addr_reg_1099_pp0_iter5_reg;
reg   [0:0] acc2_8_addr_reg_1099_pp0_iter6_reg;
reg   [0:0] acc2_8_addr_reg_1099_pp0_iter7_reg;
reg   [0:0] acc2_9_addr_reg_1105;
reg   [0:0] acc2_9_addr_reg_1105_pp0_iter5_reg;
reg   [0:0] acc2_9_addr_reg_1105_pp0_iter6_reg;
reg   [0:0] acc2_9_addr_reg_1105_pp0_iter7_reg;
reg   [0:0] acc2_10_addr_reg_1111;
reg   [0:0] acc2_10_addr_reg_1111_pp0_iter5_reg;
reg   [0:0] acc2_10_addr_reg_1111_pp0_iter6_reg;
reg   [0:0] acc2_10_addr_reg_1111_pp0_iter7_reg;
reg   [0:0] acc2_11_addr_reg_1117;
reg   [0:0] acc2_11_addr_reg_1117_pp0_iter5_reg;
reg   [0:0] acc2_11_addr_reg_1117_pp0_iter6_reg;
reg   [0:0] acc2_11_addr_reg_1117_pp0_iter7_reg;
reg   [0:0] acc2_12_addr_reg_1123;
reg   [0:0] acc2_12_addr_reg_1123_pp0_iter5_reg;
reg   [0:0] acc2_12_addr_reg_1123_pp0_iter6_reg;
reg   [0:0] acc2_12_addr_reg_1123_pp0_iter7_reg;
reg   [0:0] acc2_13_addr_reg_1129;
reg   [0:0] acc2_13_addr_reg_1129_pp0_iter5_reg;
reg   [0:0] acc2_13_addr_reg_1129_pp0_iter6_reg;
reg   [0:0] acc2_13_addr_reg_1129_pp0_iter7_reg;
reg   [0:0] acc2_14_addr_reg_1135;
reg   [0:0] acc2_14_addr_reg_1135_pp0_iter5_reg;
reg   [0:0] acc2_14_addr_reg_1135_pp0_iter6_reg;
reg   [0:0] acc2_14_addr_reg_1135_pp0_iter7_reg;
reg   [31:0] mul84_1_i_i_reg_1141;
reg   [31:0] mul84_2_i_i_reg_1146;
reg   [31:0] mul84_3_i_i_reg_1151;
reg   [31:0] mul84_4_i_i_reg_1156;
reg   [31:0] mul84_5_i_i_reg_1161;
reg   [31:0] mul84_6_i_i_reg_1166;
reg   [31:0] mul84_7_i_i_reg_1171;
reg   [31:0] mul84_8_i_i_reg_1176;
wire   [31:0] grp_fu_740_p2;
reg   [31:0] mul84_9_i_i_reg_1181;
wire   [31:0] grp_fu_744_p2;
reg   [31:0] mul84_i_i_reg_1186;
wire   [31:0] grp_fu_748_p2;
reg   [31:0] mul84_10_i_i_reg_1191;
wire   [31:0] grp_fu_752_p2;
reg   [31:0] mul84_11_i_i_reg_1196;
wire   [31:0] grp_fu_756_p2;
reg   [31:0] mul84_12_i_i_reg_1201;
wire   [31:0] grp_fu_760_p2;
reg   [31:0] mul84_13_i_i_reg_1206;
wire   [31:0] grp_fu_764_p2;
reg   [31:0] mul84_14_i_i_reg_1211;
reg   [0:0] acc2_15_addr_reg_1216;
reg   [0:0] acc2_15_addr_reg_1216_pp0_iter5_reg;
reg   [0:0] acc2_15_addr_reg_1216_pp0_iter6_reg;
reg   [0:0] acc2_15_addr_reg_1216_pp0_iter7_reg;
wire   [63:0] zext_ln193_fu_800_p1;
wire    ap_block_pp0_stage0;
wire   [63:0] zext_ln190_fu_831_p1;
reg   [5:0] n2_fu_112;
wire   [5:0] add_ln190_fu_820_p2;
wire    ap_loop_init;
reg   [5:0] ap_sig_allocacmp_n2_4;
wire   [31:0] grp_fu_662_p2;
wire   [31:0] grp_fu_668_p2;
wire   [31:0] grp_fu_674_p2;
wire   [31:0] grp_fu_680_p2;
wire   [31:0] grp_fu_686_p2;
wire   [31:0] grp_fu_692_p2;
wire   [31:0] grp_fu_698_p2;
wire   [6:0] add_ln_fu_792_p3;
reg    ap_done_reg;
wire    ap_continue_int;
reg    ap_done_int;
reg    ap_loop_exit_ready_pp0_iter1_reg;
reg    ap_loop_exit_ready_pp0_iter2_reg;
reg    ap_loop_exit_ready_pp0_iter3_reg;
reg    ap_loop_exit_ready_pp0_iter4_reg;
reg    ap_loop_exit_ready_pp0_iter5_reg;
reg    ap_loop_exit_ready_pp0_iter6_reg;
reg    ap_loop_exit_ready_pp0_iter7_reg;
reg   [0:0] ap_NS_fsm;
wire    ap_enable_pp0;
wire    ap_start_int;
wire    ap_block_pp0_stage0_00001;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 1'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter3 = 1'b0;
#0 ap_enable_reg_pp0_iter4 = 1'b0;
#0 ap_enable_reg_pp0_iter5 = 1'b0;
#0 ap_enable_reg_pp0_iter6 = 1'b0;
#0 ap_enable_reg_pp0_iter7 = 1'b0;
#0 ap_enable_reg_pp0_iter8 = 1'b0;
#0 ap_done_reg = 1'b0;
end

srcnn_fadd_32ns_32ns_32_4_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fadd_32ns_32ns_32_4_full_dsp_1_U558(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(acc2_9_q1),
    .din1(mul84_9_i_i_reg_1181),
    .ce(1'b1),
    .dout(grp_fu_662_p2)
);

srcnn_fadd_32ns_32ns_32_4_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fadd_32ns_32ns_32_4_full_dsp_1_U559(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(acc2_10_q1),
    .din1(mul84_i_i_reg_1186),
    .ce(1'b1),
    .dout(grp_fu_668_p2)
);

srcnn_fadd_32ns_32ns_32_4_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fadd_32ns_32ns_32_4_full_dsp_1_U560(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(acc2_11_q1),
    .din1(mul84_10_i_i_reg_1191),
    .ce(1'b1),
    .dout(grp_fu_674_p2)
);

srcnn_fadd_32ns_32ns_32_4_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fadd_32ns_32ns_32_4_full_dsp_1_U561(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(acc2_12_q1),
    .din1(mul84_11_i_i_reg_1196),
    .ce(1'b1),
    .dout(grp_fu_680_p2)
);

srcnn_fadd_32ns_32ns_32_4_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fadd_32ns_32ns_32_4_full_dsp_1_U562(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(acc2_13_q1),
    .din1(mul84_12_i_i_reg_1201),
    .ce(1'b1),
    .dout(grp_fu_686_p2)
);

srcnn_fadd_32ns_32ns_32_4_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fadd_32ns_32ns_32_4_full_dsp_1_U563(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(acc2_14_q1),
    .din1(mul84_13_i_i_reg_1206),
    .ce(1'b1),
    .dout(grp_fu_692_p2)
);

srcnn_fadd_32ns_32ns_32_4_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fadd_32ns_32ns_32_4_full_dsp_1_U564(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(acc2_15_q1),
    .din1(mul84_14_i_i_reg_1211),
    .ce(1'b1),
    .dout(grp_fu_698_p2)
);

srcnn_fmul_32ns_32ns_32_3_max_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fmul_32ns_32ns_32_3_max_dsp_1_U574(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_192_reg_1011),
    .din1(acc1_1),
    .ce(1'b1),
    .dout(grp_fu_740_p2)
);

srcnn_fmul_32ns_32ns_32_3_max_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fmul_32ns_32ns_32_3_max_dsp_1_U575(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w2_loc_10_1_reg_1016),
    .din1(acc1_1),
    .ce(1'b1),
    .dout(grp_fu_744_p2)
);

srcnn_fmul_32ns_32ns_32_3_max_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fmul_32ns_32ns_32_3_max_dsp_1_U576(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(srcnn_mulmulmulmulmulmulmulmulfloat_255_255_float_1_9_9_float_float_64_1_1_float_float_32_5_5_float_float_255_255_int_w2_loc_1_reg_1021),
    .din1(acc1_1),
    .ce(1'b1),
    .dout(grp_fu_748_p2)
);

srcnn_fmul_32ns_32ns_32_3_max_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fmul_32ns_32ns_32_3_max_dsp_1_U577(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w2_loc_12_1_reg_1026),
    .din1(acc1_1),
    .ce(1'b1),
    .dout(grp_fu_752_p2)
);

srcnn_fmul_32ns_32ns_32_3_max_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fmul_32ns_32ns_32_3_max_dsp_1_U578(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(srcnn_float_255_255_float_1_9_9_float_float_64_1_1_float_float_32_5_5_float_float_255_255_int_w2_loc_156_reg_1031),
    .din1(acc1_1),
    .ce(1'b1),
    .dout(grp_fu_756_p2)
);

srcnn_fmul_32ns_32ns_32_3_max_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fmul_32ns_32ns_32_3_max_dsp_1_U579(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w2_loc_14_1_reg_1036),
    .din1(acc1_1),
    .ce(1'b1),
    .dout(grp_fu_760_p2)
);

srcnn_fmul_32ns_32ns_32_3_max_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fmul_32ns_32ns_32_3_max_dsp_1_U580(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w2_loc_15_1_reg_1041),
    .din1(acc1_1),
    .ce(1'b1),
    .dout(grp_fu_764_p2)
);

srcnn_flow_control_loop_pipe_sequential_init flow_control_loop_pipe_sequential_init_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(ap_start),
    .ap_ready(ap_ready),
    .ap_done(ap_done),
    .ap_start_int(ap_start_int),
    .ap_loop_init(ap_loop_init),
    .ap_ready_int(ap_ready_int),
    .ap_loop_exit_ready(ap_condition_exit_pp0_iter0_stage0),
    .ap_loop_exit_done(ap_done_int),
    .ap_continue_int(ap_continue_int),
    .ap_done_int(ap_done_int)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue_int == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((ap_loop_exit_ready_pp0_iter7_reg == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if ((1'b1 == ap_condition_exit_pp0_iter0_stage0)) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_enable_reg_pp0_iter1 <= ap_start_int;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter3 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter4 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter5 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter6 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter6 <= ap_enable_reg_pp0_iter5;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter7 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter7 <= ap_enable_reg_pp0_iter6;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter8 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter8 <= ap_enable_reg_pp0_iter7;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if (((tmp_fu_776_p3 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
            n2_fu_112 <= add_ln190_fu_820_p2;
        end else if ((ap_loop_init == 1'b1)) begin
            n2_fu_112 <= 6'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        acc2_10_addr_reg_1111 <= zext_ln190_fu_831_p1;
        acc2_10_addr_reg_1111_pp0_iter5_reg <= acc2_10_addr_reg_1111;
        acc2_10_addr_reg_1111_pp0_iter6_reg <= acc2_10_addr_reg_1111_pp0_iter5_reg;
        acc2_10_addr_reg_1111_pp0_iter7_reg <= acc2_10_addr_reg_1111_pp0_iter6_reg;
        acc2_11_addr_reg_1117 <= zext_ln190_fu_831_p1;
        acc2_11_addr_reg_1117_pp0_iter5_reg <= acc2_11_addr_reg_1117;
        acc2_11_addr_reg_1117_pp0_iter6_reg <= acc2_11_addr_reg_1117_pp0_iter5_reg;
        acc2_11_addr_reg_1117_pp0_iter7_reg <= acc2_11_addr_reg_1117_pp0_iter6_reg;
        acc2_12_addr_reg_1123 <= zext_ln190_fu_831_p1;
        acc2_12_addr_reg_1123_pp0_iter5_reg <= acc2_12_addr_reg_1123;
        acc2_12_addr_reg_1123_pp0_iter6_reg <= acc2_12_addr_reg_1123_pp0_iter5_reg;
        acc2_12_addr_reg_1123_pp0_iter7_reg <= acc2_12_addr_reg_1123_pp0_iter6_reg;
        acc2_13_addr_reg_1129 <= zext_ln190_fu_831_p1;
        acc2_13_addr_reg_1129_pp0_iter5_reg <= acc2_13_addr_reg_1129;
        acc2_13_addr_reg_1129_pp0_iter6_reg <= acc2_13_addr_reg_1129_pp0_iter5_reg;
        acc2_13_addr_reg_1129_pp0_iter7_reg <= acc2_13_addr_reg_1129_pp0_iter6_reg;
        acc2_14_addr_reg_1135 <= zext_ln190_fu_831_p1;
        acc2_14_addr_reg_1135_pp0_iter5_reg <= acc2_14_addr_reg_1135;
        acc2_14_addr_reg_1135_pp0_iter6_reg <= acc2_14_addr_reg_1135_pp0_iter5_reg;
        acc2_14_addr_reg_1135_pp0_iter7_reg <= acc2_14_addr_reg_1135_pp0_iter6_reg;
        acc2_15_addr_reg_1216 <= zext_ln190_fu_831_p1;
        acc2_15_addr_reg_1216_pp0_iter5_reg <= acc2_15_addr_reg_1216;
        acc2_15_addr_reg_1216_pp0_iter6_reg <= acc2_15_addr_reg_1216_pp0_iter5_reg;
        acc2_15_addr_reg_1216_pp0_iter7_reg <= acc2_15_addr_reg_1216_pp0_iter6_reg;
        acc2_1_addr_reg_1057 <= zext_ln190_fu_831_p1;
        acc2_1_addr_reg_1057_pp0_iter5_reg <= acc2_1_addr_reg_1057;
        acc2_1_addr_reg_1057_pp0_iter6_reg <= acc2_1_addr_reg_1057_pp0_iter5_reg;
        acc2_1_addr_reg_1057_pp0_iter7_reg <= acc2_1_addr_reg_1057_pp0_iter6_reg;
        acc2_2_addr_reg_1063 <= zext_ln190_fu_831_p1;
        acc2_2_addr_reg_1063_pp0_iter5_reg <= acc2_2_addr_reg_1063;
        acc2_2_addr_reg_1063_pp0_iter6_reg <= acc2_2_addr_reg_1063_pp0_iter5_reg;
        acc2_2_addr_reg_1063_pp0_iter7_reg <= acc2_2_addr_reg_1063_pp0_iter6_reg;
        acc2_3_addr_reg_1069 <= zext_ln190_fu_831_p1;
        acc2_3_addr_reg_1069_pp0_iter5_reg <= acc2_3_addr_reg_1069;
        acc2_3_addr_reg_1069_pp0_iter6_reg <= acc2_3_addr_reg_1069_pp0_iter5_reg;
        acc2_3_addr_reg_1069_pp0_iter7_reg <= acc2_3_addr_reg_1069_pp0_iter6_reg;
        acc2_4_addr_reg_1075 <= zext_ln190_fu_831_p1;
        acc2_4_addr_reg_1075_pp0_iter5_reg <= acc2_4_addr_reg_1075;
        acc2_4_addr_reg_1075_pp0_iter6_reg <= acc2_4_addr_reg_1075_pp0_iter5_reg;
        acc2_4_addr_reg_1075_pp0_iter7_reg <= acc2_4_addr_reg_1075_pp0_iter6_reg;
        acc2_5_addr_reg_1081 <= zext_ln190_fu_831_p1;
        acc2_5_addr_reg_1081_pp0_iter5_reg <= acc2_5_addr_reg_1081;
        acc2_5_addr_reg_1081_pp0_iter6_reg <= acc2_5_addr_reg_1081_pp0_iter5_reg;
        acc2_5_addr_reg_1081_pp0_iter7_reg <= acc2_5_addr_reg_1081_pp0_iter6_reg;
        acc2_6_addr_reg_1087 <= zext_ln190_fu_831_p1;
        acc2_6_addr_reg_1087_pp0_iter5_reg <= acc2_6_addr_reg_1087;
        acc2_6_addr_reg_1087_pp0_iter6_reg <= acc2_6_addr_reg_1087_pp0_iter5_reg;
        acc2_6_addr_reg_1087_pp0_iter7_reg <= acc2_6_addr_reg_1087_pp0_iter6_reg;
        acc2_7_addr_reg_1093 <= zext_ln190_fu_831_p1;
        acc2_7_addr_reg_1093_pp0_iter5_reg <= acc2_7_addr_reg_1093;
        acc2_7_addr_reg_1093_pp0_iter6_reg <= acc2_7_addr_reg_1093_pp0_iter5_reg;
        acc2_7_addr_reg_1093_pp0_iter7_reg <= acc2_7_addr_reg_1093_pp0_iter6_reg;
        acc2_8_addr_reg_1099 <= zext_ln190_fu_831_p1;
        acc2_8_addr_reg_1099_pp0_iter5_reg <= acc2_8_addr_reg_1099;
        acc2_8_addr_reg_1099_pp0_iter6_reg <= acc2_8_addr_reg_1099_pp0_iter5_reg;
        acc2_8_addr_reg_1099_pp0_iter7_reg <= acc2_8_addr_reg_1099_pp0_iter6_reg;
        acc2_9_addr_reg_1105 <= zext_ln190_fu_831_p1;
        acc2_9_addr_reg_1105_pp0_iter5_reg <= acc2_9_addr_reg_1105;
        acc2_9_addr_reg_1105_pp0_iter6_reg <= acc2_9_addr_reg_1105_pp0_iter5_reg;
        acc2_9_addr_reg_1105_pp0_iter7_reg <= acc2_9_addr_reg_1105_pp0_iter6_reg;
        acc2_addr_reg_1051 <= zext_ln190_fu_831_p1;
        acc2_addr_reg_1051_pp0_iter5_reg <= acc2_addr_reg_1051;
        acc2_addr_reg_1051_pp0_iter6_reg <= acc2_addr_reg_1051_pp0_iter5_reg;
        acc2_addr_reg_1051_pp0_iter7_reg <= acc2_addr_reg_1051_pp0_iter6_reg;
        ap_loop_exit_ready_pp0_iter3_reg <= ap_loop_exit_ready_pp0_iter2_reg;
        ap_loop_exit_ready_pp0_iter4_reg <= ap_loop_exit_ready_pp0_iter3_reg;
        ap_loop_exit_ready_pp0_iter5_reg <= ap_loop_exit_ready_pp0_iter4_reg;
        ap_loop_exit_ready_pp0_iter6_reg <= ap_loop_exit_ready_pp0_iter5_reg;
        ap_loop_exit_ready_pp0_iter7_reg <= ap_loop_exit_ready_pp0_iter6_reg;
        mul1_i_i_reg_1046 <= grp_fu_10169_p_dout0;
        mul84_10_i_i_reg_1191 <= grp_fu_748_p2;
        mul84_11_i_i_reg_1196 <= grp_fu_752_p2;
        mul84_12_i_i_reg_1201 <= grp_fu_756_p2;
        mul84_13_i_i_reg_1206 <= grp_fu_760_p2;
        mul84_14_i_i_reg_1211 <= grp_fu_764_p2;
        mul84_1_i_i_reg_1141 <= grp_fu_10173_p_dout0;
        mul84_2_i_i_reg_1146 <= grp_fu_10177_p_dout0;
        mul84_3_i_i_reg_1151 <= grp_fu_10205_p_dout0;
        mul84_4_i_i_reg_1156 <= grp_fu_10209_p_dout0;
        mul84_5_i_i_reg_1161 <= grp_fu_10213_p_dout0;
        mul84_6_i_i_reg_1166 <= grp_fu_10217_p_dout0;
        mul84_7_i_i_reg_1171 <= grp_fu_10221_p_dout0;
        mul84_8_i_i_reg_1176 <= grp_fu_10225_p_dout0;
        mul84_9_i_i_reg_1181 <= grp_fu_740_p2;
        mul84_i_i_reg_1186 <= grp_fu_744_p2;
        tmp_15_reg_881_pp0_iter2_reg <= tmp_15_reg_881_pp0_iter1_reg;
        tmp_15_reg_881_pp0_iter3_reg <= tmp_15_reg_881_pp0_iter2_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_loop_exit_ready_pp0_iter1_reg <= ap_loop_exit_ready;
        ap_loop_exit_ready_pp0_iter2_reg <= ap_loop_exit_ready_pp0_iter1_reg;
        p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w2_loc_10_1_reg_1016 <= p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w2_loc_10_q0;
        p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w2_loc_12_1_reg_1026 <= p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w2_loc_12_q0;
        p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w2_loc_14_1_reg_1036 <= p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w2_loc_14_q0;
        p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w2_loc_15_1_reg_1041 <= p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w2_loc_15_q0;
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_183_reg_966 <= srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_39_q0;
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_184_reg_971 <= srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_34_q0;
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_185_reg_976 <= srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_33_q0;
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_186_reg_981 <= srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_32_q0;
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_187_reg_986 <= srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_31_q0;
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_188_reg_991 <= srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_30_q0;
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_189_reg_996 <= srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_38_q0;
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_190_reg_1001 <= srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_37_q0;
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_191_reg_1006 <= srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_36_q0;
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_192_reg_1011 <= srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_35_q0;
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_float_float_32_5_5_float_float_255_255_int_w2_loc_156_reg_1031 <= p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w2_loc_13_q0;
        srcnn_mulmulmulmulmulmulmulmulfloat_255_255_float_1_9_9_float_float_64_1_1_float_float_32_5_5_float_float_255_255_int_w2_loc_1_reg_1021 <= p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w2_loc_11_q0;
        tmp_15_reg_881_pp0_iter1_reg <= tmp_15_reg_881;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_fu_776_p3 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        tmp_15_reg_881 <= ap_sig_allocacmp_n2_4[32'd4];
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter8 == 1'b1))) begin
        acc2_10_ce0 = 1'b1;
    end else begin
        acc2_10_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        acc2_10_ce1 = 1'b1;
    end else begin
        acc2_10_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter8 == 1'b1))) begin
        acc2_10_we0 = 1'b1;
    end else begin
        acc2_10_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter8 == 1'b1))) begin
        acc2_11_ce0 = 1'b1;
    end else begin
        acc2_11_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        acc2_11_ce1 = 1'b1;
    end else begin
        acc2_11_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter8 == 1'b1))) begin
        acc2_11_we0 = 1'b1;
    end else begin
        acc2_11_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter8 == 1'b1))) begin
        acc2_12_ce0 = 1'b1;
    end else begin
        acc2_12_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        acc2_12_ce1 = 1'b1;
    end else begin
        acc2_12_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter8 == 1'b1))) begin
        acc2_12_we0 = 1'b1;
    end else begin
        acc2_12_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter8 == 1'b1))) begin
        acc2_13_ce0 = 1'b1;
    end else begin
        acc2_13_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        acc2_13_ce1 = 1'b1;
    end else begin
        acc2_13_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter8 == 1'b1))) begin
        acc2_13_we0 = 1'b1;
    end else begin
        acc2_13_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter8 == 1'b1))) begin
        acc2_14_ce0 = 1'b1;
    end else begin
        acc2_14_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        acc2_14_ce1 = 1'b1;
    end else begin
        acc2_14_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter8 == 1'b1))) begin
        acc2_14_we0 = 1'b1;
    end else begin
        acc2_14_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter8 == 1'b1))) begin
        acc2_15_ce0 = 1'b1;
    end else begin
        acc2_15_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        acc2_15_ce1 = 1'b1;
    end else begin
        acc2_15_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter8 == 1'b1))) begin
        acc2_15_we0 = 1'b1;
    end else begin
        acc2_15_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter8 == 1'b1))) begin
        acc2_1_ce0 = 1'b1;
    end else begin
        acc2_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        acc2_1_ce1 = 1'b1;
    end else begin
        acc2_1_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter8 == 1'b1))) begin
        acc2_1_we0 = 1'b1;
    end else begin
        acc2_1_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter8 == 1'b1))) begin
        acc2_2_ce0 = 1'b1;
    end else begin
        acc2_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        acc2_2_ce1 = 1'b1;
    end else begin
        acc2_2_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter8 == 1'b1))) begin
        acc2_2_we0 = 1'b1;
    end else begin
        acc2_2_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter8 == 1'b1))) begin
        acc2_3_ce0 = 1'b1;
    end else begin
        acc2_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        acc2_3_ce1 = 1'b1;
    end else begin
        acc2_3_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter8 == 1'b1))) begin
        acc2_3_we0 = 1'b1;
    end else begin
        acc2_3_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter8 == 1'b1))) begin
        acc2_4_ce0 = 1'b1;
    end else begin
        acc2_4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        acc2_4_ce1 = 1'b1;
    end else begin
        acc2_4_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter8 == 1'b1))) begin
        acc2_4_we0 = 1'b1;
    end else begin
        acc2_4_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter8 == 1'b1))) begin
        acc2_5_ce0 = 1'b1;
    end else begin
        acc2_5_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        acc2_5_ce1 = 1'b1;
    end else begin
        acc2_5_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter8 == 1'b1))) begin
        acc2_5_we0 = 1'b1;
    end else begin
        acc2_5_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter8 == 1'b1))) begin
        acc2_6_ce0 = 1'b1;
    end else begin
        acc2_6_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        acc2_6_ce1 = 1'b1;
    end else begin
        acc2_6_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter8 == 1'b1))) begin
        acc2_6_we0 = 1'b1;
    end else begin
        acc2_6_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter8 == 1'b1))) begin
        acc2_7_ce0 = 1'b1;
    end else begin
        acc2_7_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        acc2_7_ce1 = 1'b1;
    end else begin
        acc2_7_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter8 == 1'b1))) begin
        acc2_7_we0 = 1'b1;
    end else begin
        acc2_7_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter8 == 1'b1))) begin
        acc2_8_ce0 = 1'b1;
    end else begin
        acc2_8_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        acc2_8_ce1 = 1'b1;
    end else begin
        acc2_8_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter8 == 1'b1))) begin
        acc2_8_we0 = 1'b1;
    end else begin
        acc2_8_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter8 == 1'b1))) begin
        acc2_9_ce0 = 1'b1;
    end else begin
        acc2_9_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        acc2_9_ce1 = 1'b1;
    end else begin
        acc2_9_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter8 == 1'b1))) begin
        acc2_9_we0 = 1'b1;
    end else begin
        acc2_9_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter8 == 1'b1))) begin
        acc2_ce0 = 1'b1;
    end else begin
        acc2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        acc2_ce1 = 1'b1;
    end else begin
        acc2_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter8 == 1'b1))) begin
        acc2_we0 = 1'b1;
    end else begin
        acc2_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((tmp_fu_776_p3 == 1'd1) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready_pp0_iter7_reg == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
        ap_done_int = 1'b1;
    end else begin
        ap_done_int = ap_done_reg;
    end
end

always @ (*) begin
    if (((ap_start_int == 1'b0) & (ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter8 == 1'b0) & (ap_enable_reg_pp0_iter7 == 1'b0) & (ap_enable_reg_pp0_iter6 == 1'b0) & (ap_enable_reg_pp0_iter5 == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_ready_int = 1'b1;
    end else begin
        ap_ready_int = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_init == 1'b1) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_sig_allocacmp_n2_4 = 6'd0;
    end else begin
        ap_sig_allocacmp_n2_4 = n2_fu_112;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w2_loc_10_ce0 = 1'b1;
    end else begin
        p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w2_loc_10_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w2_loc_11_ce0 = 1'b1;
    end else begin
        p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w2_loc_11_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w2_loc_12_ce0 = 1'b1;
    end else begin
        p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w2_loc_12_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w2_loc_13_ce0 = 1'b1;
    end else begin
        p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w2_loc_13_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w2_loc_14_ce0 = 1'b1;
    end else begin
        p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w2_loc_14_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w2_loc_15_ce0 = 1'b1;
    end else begin
        p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w2_loc_15_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_30_ce0 = 1'b1;
    end else begin
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_30_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_31_ce0 = 1'b1;
    end else begin
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_31_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_32_ce0 = 1'b1;
    end else begin
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_32_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_33_ce0 = 1'b1;
    end else begin
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_33_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_34_ce0 = 1'b1;
    end else begin
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_34_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_35_ce0 = 1'b1;
    end else begin
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_35_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_36_ce0 = 1'b1;
    end else begin
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_36_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_37_ce0 = 1'b1;
    end else begin
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_37_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_38_ce0 = 1'b1;
    end else begin
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_38_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_39_ce0 = 1'b1;
    end else begin
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_39_ce0 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign acc2_10_address0 = acc2_10_addr_reg_1111_pp0_iter7_reg;

assign acc2_10_address1 = zext_ln190_fu_831_p1;

assign acc2_10_d0 = grp_fu_668_p2;

assign acc2_11_address0 = acc2_11_addr_reg_1117_pp0_iter7_reg;

assign acc2_11_address1 = zext_ln190_fu_831_p1;

assign acc2_11_d0 = grp_fu_674_p2;

assign acc2_12_address0 = acc2_12_addr_reg_1123_pp0_iter7_reg;

assign acc2_12_address1 = zext_ln190_fu_831_p1;

assign acc2_12_d0 = grp_fu_680_p2;

assign acc2_13_address0 = acc2_13_addr_reg_1129_pp0_iter7_reg;

assign acc2_13_address1 = zext_ln190_fu_831_p1;

assign acc2_13_d0 = grp_fu_686_p2;

assign acc2_14_address0 = acc2_14_addr_reg_1135_pp0_iter7_reg;

assign acc2_14_address1 = zext_ln190_fu_831_p1;

assign acc2_14_d0 = grp_fu_692_p2;

assign acc2_15_address0 = acc2_15_addr_reg_1216_pp0_iter7_reg;

assign acc2_15_address1 = zext_ln190_fu_831_p1;

assign acc2_15_d0 = grp_fu_698_p2;

assign acc2_1_address0 = acc2_1_addr_reg_1057_pp0_iter7_reg;

assign acc2_1_address1 = zext_ln190_fu_831_p1;

assign acc2_1_d0 = grp_fu_10161_p_dout0;

assign acc2_2_address0 = acc2_2_addr_reg_1063_pp0_iter7_reg;

assign acc2_2_address1 = zext_ln190_fu_831_p1;

assign acc2_2_d0 = grp_fu_10165_p_dout0;

assign acc2_3_address0 = acc2_3_addr_reg_1069_pp0_iter7_reg;

assign acc2_3_address1 = zext_ln190_fu_831_p1;

assign acc2_3_d0 = grp_fu_10181_p_dout0;

assign acc2_4_address0 = acc2_4_addr_reg_1075_pp0_iter7_reg;

assign acc2_4_address1 = zext_ln190_fu_831_p1;

assign acc2_4_d0 = grp_fu_10185_p_dout0;

assign acc2_5_address0 = acc2_5_addr_reg_1081_pp0_iter7_reg;

assign acc2_5_address1 = zext_ln190_fu_831_p1;

assign acc2_5_d0 = grp_fu_10189_p_dout0;

assign acc2_6_address0 = acc2_6_addr_reg_1087_pp0_iter7_reg;

assign acc2_6_address1 = zext_ln190_fu_831_p1;

assign acc2_6_d0 = grp_fu_10193_p_dout0;

assign acc2_7_address0 = acc2_7_addr_reg_1093_pp0_iter7_reg;

assign acc2_7_address1 = zext_ln190_fu_831_p1;

assign acc2_7_d0 = grp_fu_10197_p_dout0;

assign acc2_8_address0 = acc2_8_addr_reg_1099_pp0_iter7_reg;

assign acc2_8_address1 = zext_ln190_fu_831_p1;

assign acc2_8_d0 = grp_fu_10201_p_dout0;

assign acc2_9_address0 = acc2_9_addr_reg_1105_pp0_iter7_reg;

assign acc2_9_address1 = zext_ln190_fu_831_p1;

assign acc2_9_d0 = grp_fu_662_p2;

assign acc2_address0 = acc2_addr_reg_1051_pp0_iter7_reg;

assign acc2_address1 = zext_ln190_fu_831_p1;

assign acc2_d0 = grp_fu_7737_p_dout0;

assign add_ln190_fu_820_p2 = (ap_sig_allocacmp_n2_4 + 6'd16);

assign add_ln_fu_792_p3 = {{tmp_15_fu_784_p3}, {zext_ln137}};

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_00001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_subdone = ~(1'b1 == 1'b1);

assign ap_block_state1_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter5 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter6 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter7 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter8 = ~(1'b1 == 1'b1);

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_reg_pp0_iter0 = ap_start_int;

assign ap_loop_exit_ready = ap_condition_exit_pp0_iter0_stage0;

assign grp_fu_10161_p_ce = 1'b1;

assign grp_fu_10161_p_din0 = acc2_1_q1;

assign grp_fu_10161_p_din1 = mul84_1_i_i_reg_1141;

assign grp_fu_10161_p_opcode = 2'd0;

assign grp_fu_10165_p_ce = 1'b1;

assign grp_fu_10165_p_din0 = acc2_2_q1;

assign grp_fu_10165_p_din1 = mul84_2_i_i_reg_1146;

assign grp_fu_10165_p_opcode = 2'd0;

assign grp_fu_10169_p_ce = 1'b1;

assign grp_fu_10169_p_din0 = srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_183_reg_966;

assign grp_fu_10169_p_din1 = acc1_1;

assign grp_fu_10173_p_ce = 1'b1;

assign grp_fu_10173_p_din0 = srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_184_reg_971;

assign grp_fu_10173_p_din1 = acc1_1;

assign grp_fu_10177_p_ce = 1'b1;

assign grp_fu_10177_p_din0 = srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_185_reg_976;

assign grp_fu_10177_p_din1 = acc1_1;

assign grp_fu_10181_p_ce = 1'b1;

assign grp_fu_10181_p_din0 = acc2_3_q1;

assign grp_fu_10181_p_din1 = mul84_3_i_i_reg_1151;

assign grp_fu_10181_p_opcode = 2'd0;

assign grp_fu_10185_p_ce = 1'b1;

assign grp_fu_10185_p_din0 = acc2_4_q1;

assign grp_fu_10185_p_din1 = mul84_4_i_i_reg_1156;

assign grp_fu_10185_p_opcode = 2'd0;

assign grp_fu_10189_p_ce = 1'b1;

assign grp_fu_10189_p_din0 = acc2_5_q1;

assign grp_fu_10189_p_din1 = mul84_5_i_i_reg_1161;

assign grp_fu_10189_p_opcode = 2'd0;

assign grp_fu_10193_p_ce = 1'b1;

assign grp_fu_10193_p_din0 = acc2_6_q1;

assign grp_fu_10193_p_din1 = mul84_6_i_i_reg_1166;

assign grp_fu_10193_p_opcode = 2'd0;

assign grp_fu_10197_p_ce = 1'b1;

assign grp_fu_10197_p_din0 = acc2_7_q1;

assign grp_fu_10197_p_din1 = mul84_7_i_i_reg_1171;

assign grp_fu_10197_p_opcode = 2'd0;

assign grp_fu_10201_p_ce = 1'b1;

assign grp_fu_10201_p_din0 = acc2_8_q1;

assign grp_fu_10201_p_din1 = mul84_8_i_i_reg_1176;

assign grp_fu_10201_p_opcode = 2'd0;

assign grp_fu_10205_p_ce = 1'b1;

assign grp_fu_10205_p_din0 = srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_186_reg_981;

assign grp_fu_10205_p_din1 = acc1_1;

assign grp_fu_10209_p_ce = 1'b1;

assign grp_fu_10209_p_din0 = srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_187_reg_986;

assign grp_fu_10209_p_din1 = acc1_1;

assign grp_fu_10213_p_ce = 1'b1;

assign grp_fu_10213_p_din0 = srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_188_reg_991;

assign grp_fu_10213_p_din1 = acc1_1;

assign grp_fu_10217_p_ce = 1'b1;

assign grp_fu_10217_p_din0 = srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_189_reg_996;

assign grp_fu_10217_p_din1 = acc1_1;

assign grp_fu_10221_p_ce = 1'b1;

assign grp_fu_10221_p_din0 = srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_190_reg_1001;

assign grp_fu_10221_p_din1 = acc1_1;

assign grp_fu_10225_p_ce = 1'b1;

assign grp_fu_10225_p_din0 = srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_191_reg_1006;

assign grp_fu_10225_p_din1 = acc1_1;

assign grp_fu_7737_p_ce = 1'b1;

assign grp_fu_7737_p_din0 = acc2_q1;

assign grp_fu_7737_p_din1 = mul1_i_i_reg_1046;

assign grp_fu_7737_p_opcode = 2'd0;

assign p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w2_loc_10_address0 = zext_ln193_fu_800_p1;

assign p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w2_loc_11_address0 = zext_ln193_fu_800_p1;

assign p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w2_loc_12_address0 = zext_ln193_fu_800_p1;

assign p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w2_loc_13_address0 = zext_ln193_fu_800_p1;

assign p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w2_loc_14_address0 = zext_ln193_fu_800_p1;

assign p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w2_loc_15_address0 = zext_ln193_fu_800_p1;

assign srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_30_address0 = zext_ln193_fu_800_p1;

assign srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_31_address0 = zext_ln193_fu_800_p1;

assign srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_32_address0 = zext_ln193_fu_800_p1;

assign srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_33_address0 = zext_ln193_fu_800_p1;

assign srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_34_address0 = zext_ln193_fu_800_p1;

assign srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_35_address0 = zext_ln193_fu_800_p1;

assign srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_36_address0 = zext_ln193_fu_800_p1;

assign srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_37_address0 = zext_ln193_fu_800_p1;

assign srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_38_address0 = zext_ln193_fu_800_p1;

assign srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_39_address0 = zext_ln193_fu_800_p1;

assign tmp_15_fu_784_p3 = ap_sig_allocacmp_n2_4[32'd4];

assign tmp_fu_776_p3 = ap_sig_allocacmp_n2_4[32'd5];

assign zext_ln190_fu_831_p1 = tmp_15_reg_881_pp0_iter3_reg;

assign zext_ln193_fu_800_p1 = add_ln_fu_792_p3;

endmodule //srcnn_compute_tile_Pipeline_Conv2_dot32
