

================================================================
== Vitis HLS Report for 'xFSuppression3x3_2_0_8_1080_1920_3_0_12_1_5_1_0_1920_5760_2_s'
================================================================
* Date:           Sun Feb 25 01:46:24 2024

* Version:        2020.2.2 (Build 3118627 on Tue Feb  9 05:13:49 MST 2021)
* Project:        canny_accel
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+---------+---------+
    |  Latency (cycles) |   Latency (absolute)  |    Interval    | Pipeline|
    |   min   |   max   |    min    |    max    |  min |   max   |   Type  |
    +---------+---------+-----------+-----------+------+---------+---------+
    |     1923|  2086323|  19.230 us|  20.863 ms|  1923|  2086323|     none|
    +---------+---------+-----------+-----------+------+---------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------+---------+---------+----------+-----------+-----------+------+----------+
        |              |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |   Loop Name  |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------+---------+---------+----------+-----------+-----------+------+----------+
        |- bufColLoop  |     1920|     1920|         2|          1|          1|  1920|       yes|
        |- rowLoop     |  2084400|  2084400|      1930|          -|          -|  1080|        no|
        | + colLoop1   |     1925|     1925|         7|          1|          1|  1920|       yes|
        +--------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2
  * Pipeline-1: initiation interval (II) = 1, depth = 7


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 15
* Pipeline : 2
  Pipeline-0 : II = 1, D = 2, States = { 2 3 }
  Pipeline-1 : II = 1, D = 7, States = { 6 7 8 9 10 11 12 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 4 3 
3 --> 2 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 13 10 
10 --> 11 
11 --> 12 
12 --> 6 
13 --> 14 
14 --> 15 
15 --> 5 

* FSM state operations: 

State 1 <SV = 0> <Delay = 7.26>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%angle_V_0 = alloca i64 1" [../../Vitis_Libraries/vision/L1/include/imgproc/xf_canny_utils.hpp:327]   --->   Operation 16 'alloca' 'angle_V_0' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1920> <RAM>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%angle_V_1 = alloca i64 1" [../../Vitis_Libraries/vision/L1/include/imgproc/xf_canny_utils.hpp:327]   --->   Operation 17 'alloca' 'angle_V_1' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1920> <RAM>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%buf_V_0 = alloca i64 1" [../../Vitis_Libraries/vision/L1/include/imgproc/xf_canny_utils.hpp:333]   --->   Operation 18 'alloca' 'buf_V_0' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1920> <RAM>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%buf_V_1 = alloca i64 1" [../../Vitis_Libraries/vision/L1/include/imgproc/xf_canny_utils.hpp:333]   --->   Operation 19 'alloca' 'buf_V_1' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1920> <RAM>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%buf_V_2 = alloca i64 1" [../../Vitis_Libraries/vision/L1/include/imgproc/xf_canny_utils.hpp:333]   --->   Operation 20 'alloca' 'buf_V_2' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1920> <RAM>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %magnitude_mat_48, void @empty_13, i32 0, i32 0, void @empty_17, i32 0, i32 0, void @empty_17, void @empty_17, void @empty_17, i32 0, i32 0, i32 0, i32 0, void @empty_17, void @empty_17"   --->   Operation 21 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %phase_mat_49, void @empty_13, i32 0, i32 0, void @empty_17, i32 0, i32 0, void @empty_17, void @empty_17, void @empty_17, i32 0, i32 0, i32 0, i32 0, void @empty_17, void @empty_17"   --->   Operation 22 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i2 %nms_mat_410, void @empty_13, i32 0, i32 0, void @empty_17, i32 0, i32 0, void @empty_17, void @empty_17, void @empty_17, i32 0, i32 0, i32 0, i32 0, void @empty_17, void @empty_17"   --->   Operation 23 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i11 %imgwidth, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str"   --->   Operation 24 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i11 %imgheight, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str"   --->   Operation 25 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %high_threshold, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str"   --->   Operation 26 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %low_threshold, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str"   --->   Operation 27 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (3.59ns)   --->   "%low_threshold_read = read i8 @_ssdm_op_Read.ap_fifo.i8P0A, i8 %low_threshold" [../../Vitis_Libraries/vision/L1/include/imgproc/xf_canny_utils.hpp:395]   --->   Operation 28 'read' 'low_threshold_read' <Predicate = true> <Delay = 3.59> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.59> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 6> <FIFO>
ST_1 : Operation 29 [1/1] (3.59ns)   --->   "%high_threshold_read = read i8 @_ssdm_op_Read.ap_fifo.i8P0A, i8 %high_threshold" [../../Vitis_Libraries/vision/L1/include/imgproc/xf_canny_utils.hpp:395]   --->   Operation 29 'read' 'high_threshold_read' <Predicate = true> <Delay = 3.59> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.59> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 6> <FIFO>
ST_1 : Operation 30 [1/1] (3.63ns)   --->   "%imgheight_read = read i11 @_ssdm_op_Read.ap_fifo.i11P0A, i11 %imgheight"   --->   Operation 30 'read' 'imgheight_read' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 11> <Depth = 3> <FIFO>
ST_1 : Operation 31 [1/1] (3.63ns)   --->   "%imgwidth_read = read i11 @_ssdm_op_Read.ap_fifo.i11P0A, i11 %imgwidth"   --->   Operation 31 'read' 'imgwidth_read' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 11> <Depth = 3> <FIFO>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i11 %imgheight_out, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str"   --->   Operation 32 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (3.63ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_fifo.i11P0A, i11 %imgheight_out, i11 %imgheight_read"   --->   Operation 33 'write' 'write_ln0' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 11> <Depth = 2> <FIFO>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i11 %imgwidth_out, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str"   --->   Operation 34 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (3.63ns)   --->   "%write_ln878 = write void @_ssdm_op_Write.ap_fifo.i11P0A, i11 %imgwidth_out, i11 %imgwidth_read"   --->   Operation 35 'write' 'write_ln878' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 11> <Depth = 2> <FIFO>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i2 %nms_mat_410, void @empty_13, i32 0, i32 0, void @empty_17, i32 0, i32 0, void @empty_17, void @empty_17, void @empty_17, i32 0, i32 0, i32 0, i32 0, void @empty_17, void @empty_17"   --->   Operation 36 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %phase_mat_49, void @empty_13, i32 0, i32 0, void @empty_17, i32 0, i32 0, void @empty_17, void @empty_17, void @empty_17, i32 0, i32 0, i32 0, i32 0, void @empty_17, void @empty_17"   --->   Operation 37 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %magnitude_mat_48, void @empty_13, i32 0, i32 0, void @empty_17, i32 0, i32 0, void @empty_17, void @empty_17, void @empty_17, i32 0, i32 0, i32 0, i32 0, void @empty_17, void @empty_17"   --->   Operation 38 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (1.58ns)   --->   "%br_ln343 = br void" [../../Vitis_Libraries/vision/L1/include/imgproc/xf_canny_utils.hpp:343]   --->   Operation 39 'br' 'br_ln343' <Predicate = true> <Delay = 1.58>

State 2 <SV = 1> <Delay = 5.13>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%col_V = phi i11 0, void %entry, i11 %col_V_1, void %.split7.i"   --->   Operation 40 'phi' 'col_V' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (1.63ns)   --->   "%col_V_1 = add i11 %col_V, i11 1"   --->   Operation 41 'add' 'col_V_1' <Predicate = true> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 42 [1/1] (1.88ns)   --->   "%icmp_ln343 = icmp_eq  i11 %col_V, i11 %imgwidth_read" [../../Vitis_Libraries/vision/L1/include/imgproc/xf_canny_utils.hpp:343]   --->   Operation 42 'icmp' 'icmp_ln343' <Predicate = true> <Delay = 1.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.09> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%br_ln343 = br i1 %icmp_ln343, void %.split7.i, void %._crit_edge33.loopexit.i" [../../Vitis_Libraries/vision/L1/include/imgproc/xf_canny_utils.hpp:343]   --->   Operation 43 'br' 'br_ln343' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%zext_ln534 = zext i11 %col_V"   --->   Operation 44 'zext' 'zext_ln534' <Predicate = (!icmp_ln343)> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%buf_V_0_addr = getelementptr i16 %buf_V_0, i64 0, i64 %zext_ln534" [../../Vitis_Libraries/vision/L1/include/imgproc/xf_canny_utils.hpp:348]   --->   Operation 45 'getelementptr' 'buf_V_0_addr' <Predicate = (!icmp_ln343)> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (3.25ns)   --->   "%store_ln348 = store i16 0, i11 %buf_V_0_addr" [../../Vitis_Libraries/vision/L1/include/imgproc/xf_canny_utils.hpp:348]   --->   Operation 46 'store' 'store_ln348' <Predicate = (!icmp_ln343)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1920> <RAM>

State 3 <SV = 2> <Delay = 6.88>
ST_3 : Operation 47 [1/1] (0.00ns)   --->   "%specpipeline_ln343 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_17" [../../Vitis_Libraries/vision/L1/include/imgproc/xf_canny_utils.hpp:343]   --->   Operation 47 'specpipeline' 'specpipeline_ln343' <Predicate = (!icmp_ln343)> <Delay = 0.00>
ST_3 : Operation 48 [1/1] (0.00ns)   --->   "%speclooptripcount_ln343 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 1920, i64 1920, i64 1920" [../../Vitis_Libraries/vision/L1/include/imgproc/xf_canny_utils.hpp:343]   --->   Operation 48 'speclooptripcount' 'speclooptripcount_ln343' <Predicate = (!icmp_ln343)> <Delay = 0.00>
ST_3 : Operation 49 [1/1] (0.00ns)   --->   "%specloopname_ln343 = specloopname void @_ssdm_op_SpecLoopName, void @empty_16" [../../Vitis_Libraries/vision/L1/include/imgproc/xf_canny_utils.hpp:343]   --->   Operation 49 'specloopname' 'specloopname_ln343' <Predicate = (!icmp_ln343)> <Delay = 0.00>
ST_3 : Operation 50 [1/1] (3.63ns)   --->   "%tmp_V = read i16 @_ssdm_op_Read.ap_fifo.volatile.i16P0A, i16 %magnitude_mat_48" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 50 'read' 'tmp_V' <Predicate = (!icmp_ln343)> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>
ST_3 : Operation 51 [1/1] (0.00ns)   --->   "%buf_V_1_addr = getelementptr i16 %buf_V_1, i64 0, i64 %zext_ln534" [../../Vitis_Libraries/vision/L1/include/imgproc/xf_canny_utils.hpp:349]   --->   Operation 51 'getelementptr' 'buf_V_1_addr' <Predicate = (!icmp_ln343)> <Delay = 0.00>
ST_3 : Operation 52 [1/1] (3.25ns)   --->   "%store_ln349 = store i16 %tmp_V, i11 %buf_V_1_addr" [../../Vitis_Libraries/vision/L1/include/imgproc/xf_canny_utils.hpp:349]   --->   Operation 52 'store' 'store_ln349' <Predicate = (!icmp_ln343)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1920> <RAM>
ST_3 : Operation 53 [1/1] (3.50ns)   --->   "%tmp_V_1 = read i8 @_ssdm_op_Read.ap_fifo.volatile.i8P0A, i8 %phase_mat_49" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 53 'read' 'tmp_V_1' <Predicate = (!icmp_ln343)> <Delay = 3.50> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 3.50> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 5760> <FIFO>
ST_3 : Operation 54 [1/1] (0.00ns)   --->   "%angle_V_0_addr = getelementptr i8 %angle_V_0, i64 0, i64 %zext_ln534" [../../Vitis_Libraries/vision/L1/include/imgproc/xf_canny_utils.hpp:350]   --->   Operation 54 'getelementptr' 'angle_V_0_addr' <Predicate = (!icmp_ln343)> <Delay = 0.00>
ST_3 : Operation 55 [1/1] (3.25ns)   --->   "%store_ln350 = store i8 %tmp_V_1, i11 %angle_V_0_addr" [../../Vitis_Libraries/vision/L1/include/imgproc/xf_canny_utils.hpp:350]   --->   Operation 55 'store' 'store_ln350' <Predicate = (!icmp_ln343)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1920> <RAM>
ST_3 : Operation 56 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 56 'br' 'br_ln0' <Predicate = (!icmp_ln343)> <Delay = 0.00>

State 4 <SV = 2> <Delay = 3.51>
ST_4 : Operation 57 [1/1] (0.00ns)   --->   "%imgheight_cast2_i = zext i11 %imgheight_read"   --->   Operation 57 'zext' 'imgheight_cast2_i' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 58 [1/1] (1.63ns)   --->   "%op2_assign = add i12 %imgheight_cast2_i, i12 1"   --->   Operation 58 'add' 'op2_assign' <Predicate = true> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 59 [1/1] (0.00ns)   --->   "%tmp = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %op2_assign, i32 1, i32 11"   --->   Operation 59 'partselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 60 [1/1] (1.88ns)   --->   "%icmp_ln878 = icmp_eq  i11 %tmp, i11 0"   --->   Operation 60 'icmp' 'icmp_ln878' <Predicate = true> <Delay = 1.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.09> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 61 [1/1] (0.00ns)   --->   "%br_ln360 = br i1 %icmp_ln878, void %.lr.ph26.i.preheader, void %.exit" [../../Vitis_Libraries/vision/L1/include/imgproc/xf_canny_utils.hpp:360]   --->   Operation 61 'br' 'br_ln360' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 62 [1/1] (0.00ns)   --->   "%bottom = alloca i32 1"   --->   Operation 62 'alloca' 'bottom' <Predicate = (!icmp_ln878)> <Delay = 0.00>
ST_4 : Operation 63 [1/1] (0.00ns)   --->   "%mid = alloca i32 1"   --->   Operation 63 'alloca' 'mid' <Predicate = (!icmp_ln878)> <Delay = 0.00>
ST_4 : Operation 64 [1/1] (0.00ns)   --->   "%top = alloca i32 1"   --->   Operation 64 'alloca' 'top' <Predicate = (!icmp_ln878)> <Delay = 0.00>
ST_4 : Operation 65 [1/1] (1.58ns)   --->   "%br_ln360 = br void %.lr.ph26.i" [../../Vitis_Libraries/vision/L1/include/imgproc/xf_canny_utils.hpp:360]   --->   Operation 65 'br' 'br_ln360' <Predicate = (!icmp_ln878)> <Delay = 1.58>

State 5 <SV = 3> <Delay = 4.80>
ST_5 : Operation 66 [1/1] (0.00ns)   --->   "%row_V = phi i12 %row_V_1, void %_Z18ProcessNms3x3cannyILi2ELi0ELi8ELi1080ELi1920ELi3ELi0ELi12ELi1ELi5ELi1ELi0ELi1920ELi5760ELi2EEvRN2xf2cv3MatIXT_EXT2_EXT3_EXT7_EXT13_EEERNS2_IXT0_EXT2_EXT3_EXT7_EXT12_EEERNS2_IXT1_EXT2_EXT3_EXT7_ELi2EEEPArsT3_sr17xfNPixelsPerCycleIXT7_EEE9datashift_N10StreamTypeIXT8_EE4nameEPArsT3_sr17xfNPixelsPerCycleIXT7_EEE9datashift_NS9_IXT9_EE4nameEPN9PixelTypeIXT4_EE4nameESL_SL_PNSI_IXT5_EE4nameEPNSI_IXT6_EE4nameERNS9_IXT10_EE4nameEtt7ap_uintILi2EESW_SW_SV_ILi13EESX_SX_SX_hhRiSY_SY_.exit.loopexit.i, i12 1, void %.lr.ph26.i.preheader"   --->   Operation 66 'phi' 'row_V' <Predicate = (!icmp_ln878)> <Delay = 0.00>
ST_5 : Operation 67 [1/1] (0.00ns)   --->   "%write_ind_V = phi i13 %write_ind_V_2, void %_Z18ProcessNms3x3cannyILi2ELi0ELi8ELi1080ELi1920ELi3ELi0ELi12ELi1ELi5ELi1ELi0ELi1920ELi5760ELi2EEvRN2xf2cv3MatIXT_EXT2_EXT3_EXT7_EXT13_EEERNS2_IXT0_EXT2_EXT3_EXT7_EXT12_EEERNS2_IXT1_EXT2_EXT3_EXT7_ELi2EEEPArsT3_sr17xfNPixelsPerCycleIXT7_EEE9datashift_N10StreamTypeIXT8_EE4nameEPArsT3_sr17xfNPixelsPerCycleIXT7_EEE9datashift_NS9_IXT9_EE4nameEPN9PixelTypeIXT4_EE4nameESL_SL_PNSI_IXT5_EE4nameEPNSI_IXT6_EE4nameERNS9_IXT10_EE4nameEtt7ap_uintILi2EESW_SW_SV_ILi13EESX_SX_SX_hhRiSY_SY_.exit.loopexit.i, i13 0, void %.lr.ph26.i.preheader"   --->   Operation 67 'phi' 'write_ind_V' <Predicate = (!icmp_ln878)> <Delay = 0.00>
ST_5 : Operation 68 [1/1] (0.00ns)   --->   "%read_ind_V = phi i13 %read_ind_V_2, void %_Z18ProcessNms3x3cannyILi2ELi0ELi8ELi1080ELi1920ELi3ELi0ELi12ELi1ELi5ELi1ELi0ELi1920ELi5760ELi2EEvRN2xf2cv3MatIXT_EXT2_EXT3_EXT7_EXT13_EEERNS2_IXT0_EXT2_EXT3_EXT7_EXT12_EEERNS2_IXT1_EXT2_EXT3_EXT7_ELi2EEEPArsT3_sr17xfNPixelsPerCycleIXT7_EEE9datashift_N10StreamTypeIXT8_EE4nameEPArsT3_sr17xfNPixelsPerCycleIXT7_EEE9datashift_NS9_IXT9_EE4nameEPN9PixelTypeIXT4_EE4nameESL_SL_PNSI_IXT5_EE4nameEPNSI_IXT6_EE4nameERNS9_IXT10_EE4nameEtt7ap_uintILi2EESW_SW_SV_ILi13EESX_SX_SX_hhRiSY_SY_.exit.loopexit.i, i13 1, void %.lr.ph26.i.preheader"   --->   Operation 68 'phi' 'read_ind_V' <Predicate = (!icmp_ln878)> <Delay = 0.00>
ST_5 : Operation 69 [1/1] (0.00ns)   --->   "%row_ind_V = phi i13 %row_ind_V_2, void %_Z18ProcessNms3x3cannyILi2ELi0ELi8ELi1080ELi1920ELi3ELi0ELi12ELi1ELi5ELi1ELi0ELi1920ELi5760ELi2EEvRN2xf2cv3MatIXT_EXT2_EXT3_EXT7_EXT13_EEERNS2_IXT0_EXT2_EXT3_EXT7_EXT12_EEERNS2_IXT1_EXT2_EXT3_EXT7_ELi2EEEPArsT3_sr17xfNPixelsPerCycleIXT7_EEE9datashift_N10StreamTypeIXT8_EE4nameEPArsT3_sr17xfNPixelsPerCycleIXT7_EEE9datashift_NS9_IXT9_EE4nameEPN9PixelTypeIXT4_EE4nameESL_SL_PNSI_IXT5_EE4nameEPNSI_IXT6_EE4nameERNS9_IXT10_EE4nameEtt7ap_uintILi2EESW_SW_SV_ILi13EESX_SX_SX_hhRiSY_SY_.exit.loopexit.i, i13 2, void %.lr.ph26.i.preheader"   --->   Operation 69 'phi' 'row_ind_V' <Predicate = (!icmp_ln878)> <Delay = 0.00>
ST_5 : Operation 70 [1/1] (1.99ns)   --->   "%icmp_ln360 = icmp_eq  i12 %row_V, i12 %op2_assign" [../../Vitis_Libraries/vision/L1/include/imgproc/xf_canny_utils.hpp:360]   --->   Operation 70 'icmp' 'icmp_ln360' <Predicate = (!icmp_ln878)> <Delay = 1.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.09> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 71 [1/1] (0.00ns)   --->   "%br_ln360 = br i1 %icmp_ln360, void %.split4.i, void %.exit.loopexit" [../../Vitis_Libraries/vision/L1/include/imgproc/xf_canny_utils.hpp:360]   --->   Operation 71 'br' 'br_ln360' <Predicate = (!icmp_ln878)> <Delay = 0.00>
ST_5 : Operation 72 [1/1] (0.00ns)   --->   "%speclooptripcount_ln304 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 1080, i64 1080, i64 1080" [../../Vitis_Libraries/vision/L1/include/imgproc/xf_canny_utils.hpp:304]   --->   Operation 72 'speclooptripcount' 'speclooptripcount_ln304' <Predicate = (!icmp_ln878 & !icmp_ln360)> <Delay = 0.00>
ST_5 : Operation 73 [1/1] (0.00ns)   --->   "%specloopname_ln304 = specloopname void @_ssdm_op_SpecLoopName, void @empty_0" [../../Vitis_Libraries/vision/L1/include/imgproc/xf_canny_utils.hpp:304]   --->   Operation 73 'specloopname' 'specloopname_ln304' <Predicate = (!icmp_ln878 & !icmp_ln360)> <Delay = 0.00>
ST_5 : Operation 74 [1/1] (1.13ns)   --->   "%switch_ln366 = switch i13 %row_ind_V, void, i13 2, void %.split4.i..lr.ph.i_crit_edge, i13 0, void %.fold.split.i" [../../Vitis_Libraries/vision/L1/include/imgproc/xf_canny_utils.hpp:366]   --->   Operation 74 'switch' 'switch_ln366' <Predicate = (!icmp_ln878 & !icmp_ln360)> <Delay = 1.13>
ST_5 : Operation 75 [1/1] (1.70ns)   --->   "%store_ln0 = store i2 1, i2 %top"   --->   Operation 75 'store' 'store_ln0' <Predicate = (!icmp_ln878 & !icmp_ln360 & row_ind_V == 0)> <Delay = 1.70>
ST_5 : Operation 76 [1/1] (1.70ns)   --->   "%store_ln0 = store i2 2, i2 %mid"   --->   Operation 76 'store' 'store_ln0' <Predicate = (!icmp_ln878 & !icmp_ln360 & row_ind_V == 0)> <Delay = 1.70>
ST_5 : Operation 77 [1/1] (1.70ns)   --->   "%store_ln0 = store i2 0, i2 %bottom"   --->   Operation 77 'store' 'store_ln0' <Predicate = (!icmp_ln878 & !icmp_ln360 & row_ind_V == 0)> <Delay = 1.70>
ST_5 : Operation 78 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.lr.ph.i"   --->   Operation 78 'br' 'br_ln0' <Predicate = (!icmp_ln878 & !icmp_ln360 & row_ind_V == 0)> <Delay = 0.00>
ST_5 : Operation 79 [1/1] (1.70ns)   --->   "%store_ln366 = store i2 0, i2 %top" [../../Vitis_Libraries/vision/L1/include/imgproc/xf_canny_utils.hpp:366]   --->   Operation 79 'store' 'store_ln366' <Predicate = (!icmp_ln878 & !icmp_ln360 & row_ind_V == 2)> <Delay = 1.70>
ST_5 : Operation 80 [1/1] (1.70ns)   --->   "%store_ln366 = store i2 1, i2 %mid" [../../Vitis_Libraries/vision/L1/include/imgproc/xf_canny_utils.hpp:366]   --->   Operation 80 'store' 'store_ln366' <Predicate = (!icmp_ln878 & !icmp_ln360 & row_ind_V == 2)> <Delay = 1.70>
ST_5 : Operation 81 [1/1] (1.70ns)   --->   "%store_ln366 = store i2 2, i2 %bottom" [../../Vitis_Libraries/vision/L1/include/imgproc/xf_canny_utils.hpp:366]   --->   Operation 81 'store' 'store_ln366' <Predicate = (!icmp_ln878 & !icmp_ln360 & row_ind_V == 2)> <Delay = 1.70>
ST_5 : Operation 82 [1/1] (0.00ns)   --->   "%br_ln366 = br void %.lr.ph.i" [../../Vitis_Libraries/vision/L1/include/imgproc/xf_canny_utils.hpp:366]   --->   Operation 82 'br' 'br_ln366' <Predicate = (!icmp_ln878 & !icmp_ln360 & row_ind_V == 2)> <Delay = 0.00>
ST_5 : Operation 83 [1/1] (0.00ns)   --->   "%bottom_load = load i2 %bottom" [../../Vitis_Libraries/vision/L1/include/imgproc/xf_canny_utils.hpp:374]   --->   Operation 83 'load' 'bottom_load' <Predicate = (!icmp_ln878 & !icmp_ln360 & row_ind_V != 2 & row_ind_V != 0)> <Delay = 0.00>
ST_5 : Operation 84 [1/1] (0.00ns)   --->   "%mid_load = load i2 %mid" [../../Vitis_Libraries/vision/L1/include/imgproc/xf_canny_utils.hpp:374]   --->   Operation 84 'load' 'mid_load' <Predicate = (!icmp_ln878 & !icmp_ln360 & row_ind_V != 2 & row_ind_V != 0)> <Delay = 0.00>
ST_5 : Operation 85 [1/1] (0.00ns)   --->   "%top_load = load i2 %top" [../../Vitis_Libraries/vision/L1/include/imgproc/xf_canny_utils.hpp:374]   --->   Operation 85 'load' 'top_load' <Predicate = (!icmp_ln878 & !icmp_ln360 & row_ind_V != 2 & row_ind_V != 0)> <Delay = 0.00>
ST_5 : Operation 86 [1/1] (2.09ns)   --->   "%icmp_ln870 = icmp_eq  i13 %row_ind_V, i13 1"   --->   Operation 86 'icmp' 'icmp_ln870' <Predicate = (!icmp_ln878 & !icmp_ln360 & row_ind_V != 2 & row_ind_V != 0)> <Delay = 2.09> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.09> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 87 [1/1] (0.99ns)   --->   "%bottom_1 = select i1 %icmp_ln870, i2 1, i2 %bottom_load" [../../Vitis_Libraries/vision/L1/include/imgproc/xf_canny_utils.hpp:374]   --->   Operation 87 'select' 'bottom_1' <Predicate = (!icmp_ln878 & !icmp_ln360 & row_ind_V != 2 & row_ind_V != 0)> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 88 [1/1] (0.99ns)   --->   "%mid_1 = select i1 %icmp_ln870, i2 0, i2 %mid_load" [../../Vitis_Libraries/vision/L1/include/imgproc/xf_canny_utils.hpp:374]   --->   Operation 88 'select' 'mid_1' <Predicate = (!icmp_ln878 & !icmp_ln360 & row_ind_V != 2 & row_ind_V != 0)> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 89 [1/1] (0.99ns)   --->   "%top_1 = select i1 %icmp_ln870, i2 2, i2 %top_load" [../../Vitis_Libraries/vision/L1/include/imgproc/xf_canny_utils.hpp:374]   --->   Operation 89 'select' 'top_1' <Predicate = (!icmp_ln878 & !icmp_ln360 & row_ind_V != 2 & row_ind_V != 0)> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 90 [1/1] (1.70ns)   --->   "%store_ln374 = store i2 %top_1, i2 %top" [../../Vitis_Libraries/vision/L1/include/imgproc/xf_canny_utils.hpp:374]   --->   Operation 90 'store' 'store_ln374' <Predicate = (!icmp_ln878 & !icmp_ln360 & row_ind_V != 2 & row_ind_V != 0)> <Delay = 1.70>
ST_5 : Operation 91 [1/1] (1.70ns)   --->   "%store_ln374 = store i2 %mid_1, i2 %mid" [../../Vitis_Libraries/vision/L1/include/imgproc/xf_canny_utils.hpp:374]   --->   Operation 91 'store' 'store_ln374' <Predicate = (!icmp_ln878 & !icmp_ln360 & row_ind_V != 2 & row_ind_V != 0)> <Delay = 1.70>
ST_5 : Operation 92 [1/1] (1.70ns)   --->   "%store_ln374 = store i2 %bottom_1, i2 %bottom" [../../Vitis_Libraries/vision/L1/include/imgproc/xf_canny_utils.hpp:374]   --->   Operation 92 'store' 'store_ln374' <Predicate = (!icmp_ln878 & !icmp_ln360 & row_ind_V != 2 & row_ind_V != 0)> <Delay = 1.70>
ST_5 : Operation 93 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.lr.ph.i"   --->   Operation 93 'br' 'br_ln0' <Predicate = (!icmp_ln878 & !icmp_ln360 & row_ind_V != 2 & row_ind_V != 0)> <Delay = 0.00>
ST_5 : Operation 94 [1/1] (1.99ns)   --->   "%cmp_i_i147_i_i = icmp_ult  i12 %row_V, i12 %imgheight_cast2_i"   --->   Operation 94 'icmp' 'cmp_i_i147_i_i' <Predicate = (!icmp_ln878 & !icmp_ln360)> <Delay = 1.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.09> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 95 [1/1] (0.00ns)   --->   "%trunc_ln213 = trunc i13 %row_ind_V" [../../Vitis_Libraries/vision/L1/include/imgproc/xf_canny_utils.hpp:213]   --->   Operation 95 'trunc' 'trunc_ln213' <Predicate = (!icmp_ln878 & !icmp_ln360)> <Delay = 0.00>
ST_5 : Operation 96 [1/1] (0.00ns)   --->   "%trunc_ln214 = trunc i13 %read_ind_V" [../../Vitis_Libraries/vision/L1/include/imgproc/xf_canny_utils.hpp:214]   --->   Operation 96 'trunc' 'trunc_ln214' <Predicate = (!icmp_ln878 & !icmp_ln360)> <Delay = 0.00>
ST_5 : Operation 97 [1/1] (0.00ns)   --->   "%trunc_ln230 = trunc i13 %write_ind_V" [../../Vitis_Libraries/vision/L1/include/imgproc/xf_canny_utils.hpp:230]   --->   Operation 97 'trunc' 'trunc_ln230' <Predicate = (!icmp_ln878 & !icmp_ln360)> <Delay = 0.00>
ST_5 : Operation 98 [1/1] (1.58ns)   --->   "%br_ln206 = br void" [../../Vitis_Libraries/vision/L1/include/imgproc/xf_canny_utils.hpp:206]   --->   Operation 98 'br' 'br_ln206' <Predicate = (!icmp_ln878 & !icmp_ln360)> <Delay = 1.58>
ST_5 : Operation 99 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.exit"   --->   Operation 99 'br' 'br_ln0' <Predicate = (!icmp_ln878 & icmp_ln360)> <Delay = 0.00>
ST_5 : Operation 100 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 100 'ret' 'ret_ln0' <Predicate = (icmp_ln360) | (icmp_ln878)> <Delay = 0.00>

State 6 <SV = 4> <Delay = 1.88>
ST_6 : Operation 101 [1/1] (0.00ns)   --->   "%col_V_2 = phi i11 0, void %.lr.ph.i, i11 %col_V_3, void %_Z8xFNMS3x3ILi1ELi3ELi0ELi12EEvPN9PixelTypeIXT2_EE4nameEPNS0_IXT0_EE4nameES6_S6_PNS0_IXT1_EE4nameEhh.exit.i36._crit_edge.i"   --->   Operation 101 'phi' 'col_V_2' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 102 [1/1] (1.63ns)   --->   "%col_V_3 = add i11 %col_V_2, i11 1"   --->   Operation 102 'add' 'col_V_3' <Predicate = true> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 103 [1/1] (1.88ns)   --->   "%icmp_ln206 = icmp_eq  i11 %col_V_2, i11 %imgwidth_read" [../../Vitis_Libraries/vision/L1/include/imgproc/xf_canny_utils.hpp:206]   --->   Operation 103 'icmp' 'icmp_ln206' <Predicate = true> <Delay = 1.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.09> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 104 [1/1] (0.00ns)   --->   "%br_ln206 = br i1 %icmp_ln206, void %.split.i, void %_Z18ProcessNms3x3cannyILi2ELi0ELi8ELi1080ELi1920ELi3ELi0ELi12ELi1ELi5ELi1ELi0ELi1920ELi5760ELi2EEvRN2xf2cv3MatIXT_EXT2_EXT3_EXT7_EXT13_EEERNS2_IXT0_EXT2_EXT3_EXT7_EXT12_EEERNS2_IXT1_EXT2_EXT3_EXT7_ELi2EEEPArsT3_sr17xfNPixelsPerCycleIXT7_EEE9datashift_N10StreamTypeIXT8_EE4nameEPArsT3_sr17xfNPixelsPerCycleIXT7_EEE9datashift_NS9_IXT9_EE4nameEPN9PixelTypeIXT4_EE4nameESL_SL_PNSI_IXT5_EE4nameEPNSI_IXT6_EE4nameERNS9_IXT10_EE4nameEtt7ap_uintILi2EESW_SW_SV_ILi13EESX_SX_SX_hhRiSY_SY_.exit.loopexit.i" [../../Vitis_Libraries/vision/L1/include/imgproc/xf_canny_utils.hpp:206]   --->   Operation 104 'br' 'br_ln206' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 105 [1/1] (0.00ns)   --->   "%specpipeline_ln326 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_17" [../../Vitis_Libraries/vision/L1/include/imgproc/xf_canny_utils.hpp:326]   --->   Operation 105 'specpipeline' 'specpipeline_ln326' <Predicate = (!icmp_ln206)> <Delay = 0.00>
ST_6 : Operation 106 [1/1] (0.00ns)   --->   "%speclooptripcount_ln326 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 1920, i64 1920, i64 1920" [../../Vitis_Libraries/vision/L1/include/imgproc/xf_canny_utils.hpp:326]   --->   Operation 106 'speclooptripcount' 'speclooptripcount_ln326' <Predicate = (!icmp_ln206)> <Delay = 0.00>
ST_6 : Operation 107 [1/1] (0.00ns)   --->   "%specloopname_ln326 = specloopname void @_ssdm_op_SpecLoopName, void @empty_14" [../../Vitis_Libraries/vision/L1/include/imgproc/xf_canny_utils.hpp:326]   --->   Operation 107 'specloopname' 'specloopname_ln326' <Predicate = (!icmp_ln206)> <Delay = 0.00>
ST_6 : Operation 108 [1/1] (0.00ns)   --->   "%br_ln212 = br i1 %cmp_i_i147_i_i, void, void" [../../Vitis_Libraries/vision/L1/include/imgproc/xf_canny_utils.hpp:212]   --->   Operation 108 'br' 'br_ln212' <Predicate = (!icmp_ln206)> <Delay = 0.00>
ST_6 : Operation 109 [1/1] (1.13ns)   --->   "%switch_ln216 = switch i2 %trunc_ln213, void %branch8.i, i2 0, void %branch6.i, i2 1, void %branch7.i" [../../Vitis_Libraries/vision/L1/include/imgproc/xf_canny_utils.hpp:216]   --->   Operation 109 'switch' 'switch_ln216' <Predicate = (!icmp_ln206 & !cmp_i_i147_i_i)> <Delay = 1.13>
ST_6 : Operation 110 [1/1] (0.00ns)   --->   "%br_ln217 = br i1 %trunc_ln214, void %branch2.i, void %branch3.i" [../../Vitis_Libraries/vision/L1/include/imgproc/xf_canny_utils.hpp:217]   --->   Operation 110 'br' 'br_ln217' <Predicate = (!icmp_ln206 & !cmp_i_i147_i_i)> <Delay = 0.00>
ST_6 : Operation 111 [1/1] (0.00ns)   --->   "%br_ln0 = br void %_Z8xFNMS3x3ILi1ELi3ELi0ELi12EEvPN9PixelTypeIXT2_EE4nameEPNS0_IXT0_EE4nameES6_S6_PNS0_IXT1_EE4nameEhh.exit.i36.i_ifconv"   --->   Operation 111 'br' 'br_ln0' <Predicate = (!icmp_ln206 & !cmp_i_i147_i_i)> <Delay = 0.00>
ST_6 : Operation 112 [1/1] (1.13ns)   --->   "%switch_ln213 = switch i2 %trunc_ln213, void %branch11.i, i2 0, void %branch9.i, i2 1, void %branch10.i" [../../Vitis_Libraries/vision/L1/include/imgproc/xf_canny_utils.hpp:213]   --->   Operation 112 'switch' 'switch_ln213' <Predicate = (!icmp_ln206 & cmp_i_i147_i_i)> <Delay = 1.13>
ST_6 : Operation 113 [1/1] (0.00ns)   --->   "%br_ln214 = br i1 %trunc_ln214, void %branch4.i, void %branch5.i" [../../Vitis_Libraries/vision/L1/include/imgproc/xf_canny_utils.hpp:214]   --->   Operation 113 'br' 'br_ln214' <Predicate = (!icmp_ln206 & cmp_i_i147_i_i)> <Delay = 0.00>
ST_6 : Operation 114 [1/1] (0.00ns)   --->   "%br_ln215 = br void %_Z8xFNMS3x3ILi1ELi3ELi0ELi12EEvPN9PixelTypeIXT2_EE4nameEPNS0_IXT0_EE4nameES6_S6_PNS0_IXT1_EE4nameEhh.exit.i36.i_ifconv" [../../Vitis_Libraries/vision/L1/include/imgproc/xf_canny_utils.hpp:215]   --->   Operation 114 'br' 'br_ln215' <Predicate = (!icmp_ln206 & cmp_i_i147_i_i)> <Delay = 0.00>
ST_6 : Operation 115 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 115 'br' 'br_ln0' <Predicate = (!icmp_ln206)> <Delay = 0.00>

State 7 <SV = 5> <Delay = 6.88>
ST_7 : Operation 116 [1/1] (0.00ns)   --->   "%zext_ln534_2 = zext i11 %col_V_2"   --->   Operation 116 'zext' 'zext_ln534_2' <Predicate = (!icmp_ln206 & !cmp_i_i147_i_i)> <Delay = 0.00>
ST_7 : Operation 117 [1/1] (0.00ns)   --->   "%buf_V_0_addr_2 = getelementptr i16 %buf_V_0, i64 0, i64 %zext_ln534_2" [../../Vitis_Libraries/vision/L1/include/imgproc/xf_canny_utils.hpp:216]   --->   Operation 117 'getelementptr' 'buf_V_0_addr_2' <Predicate = (!icmp_ln206 & !cmp_i_i147_i_i)> <Delay = 0.00>
ST_7 : Operation 118 [1/1] (0.00ns)   --->   "%buf_V_1_addr_2 = getelementptr i16 %buf_V_1, i64 0, i64 %zext_ln534_2" [../../Vitis_Libraries/vision/L1/include/imgproc/xf_canny_utils.hpp:216]   --->   Operation 118 'getelementptr' 'buf_V_1_addr_2' <Predicate = (!icmp_ln206 & !cmp_i_i147_i_i)> <Delay = 0.00>
ST_7 : Operation 119 [1/1] (0.00ns)   --->   "%buf_V_2_addr_1 = getelementptr i16 %buf_V_2, i64 0, i64 %zext_ln534_2" [../../Vitis_Libraries/vision/L1/include/imgproc/xf_canny_utils.hpp:216]   --->   Operation 119 'getelementptr' 'buf_V_2_addr_1' <Predicate = (!icmp_ln206 & !cmp_i_i147_i_i)> <Delay = 0.00>
ST_7 : Operation 120 [1/1] (3.25ns)   --->   "%store_ln216 = store i16 0, i11 %buf_V_1_addr_2" [../../Vitis_Libraries/vision/L1/include/imgproc/xf_canny_utils.hpp:216]   --->   Operation 120 'store' 'store_ln216' <Predicate = (!icmp_ln206 & !cmp_i_i147_i_i & trunc_ln213 == 1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1920> <RAM>
ST_7 : Operation 121 [1/1] (0.00ns)   --->   "%br_ln216 = br void" [../../Vitis_Libraries/vision/L1/include/imgproc/xf_canny_utils.hpp:216]   --->   Operation 121 'br' 'br_ln216' <Predicate = (!icmp_ln206 & !cmp_i_i147_i_i & trunc_ln213 == 1)> <Delay = 0.00>
ST_7 : Operation 122 [1/1] (3.25ns)   --->   "%store_ln216 = store i16 0, i11 %buf_V_0_addr_2" [../../Vitis_Libraries/vision/L1/include/imgproc/xf_canny_utils.hpp:216]   --->   Operation 122 'store' 'store_ln216' <Predicate = (!icmp_ln206 & !cmp_i_i147_i_i & trunc_ln213 == 0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1920> <RAM>
ST_7 : Operation 123 [1/1] (0.00ns)   --->   "%br_ln216 = br void" [../../Vitis_Libraries/vision/L1/include/imgproc/xf_canny_utils.hpp:216]   --->   Operation 123 'br' 'br_ln216' <Predicate = (!icmp_ln206 & !cmp_i_i147_i_i & trunc_ln213 == 0)> <Delay = 0.00>
ST_7 : Operation 124 [1/1] (3.25ns)   --->   "%store_ln216 = store i16 0, i11 %buf_V_2_addr_1" [../../Vitis_Libraries/vision/L1/include/imgproc/xf_canny_utils.hpp:216]   --->   Operation 124 'store' 'store_ln216' <Predicate = (!icmp_ln206 & !cmp_i_i147_i_i & trunc_ln213 != 0 & trunc_ln213 != 1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1920> <RAM>
ST_7 : Operation 125 [1/1] (0.00ns)   --->   "%br_ln216 = br void" [../../Vitis_Libraries/vision/L1/include/imgproc/xf_canny_utils.hpp:216]   --->   Operation 125 'br' 'br_ln216' <Predicate = (!icmp_ln206 & !cmp_i_i147_i_i & trunc_ln213 != 0 & trunc_ln213 != 1)> <Delay = 0.00>
ST_7 : Operation 126 [1/1] (0.00ns)   --->   "%angle_V_0_addr_2 = getelementptr i8 %angle_V_0, i64 0, i64 %zext_ln534_2" [../../Vitis_Libraries/vision/L1/include/imgproc/xf_canny_utils.hpp:217]   --->   Operation 126 'getelementptr' 'angle_V_0_addr_2' <Predicate = (!icmp_ln206 & !cmp_i_i147_i_i)> <Delay = 0.00>
ST_7 : Operation 127 [1/1] (0.00ns)   --->   "%angle_V_1_addr_1 = getelementptr i8 %angle_V_1, i64 0, i64 %zext_ln534_2" [../../Vitis_Libraries/vision/L1/include/imgproc/xf_canny_utils.hpp:217]   --->   Operation 127 'getelementptr' 'angle_V_1_addr_1' <Predicate = (!icmp_ln206 & !cmp_i_i147_i_i)> <Delay = 0.00>
ST_7 : Operation 128 [1/1] (3.25ns)   --->   "%store_ln217 = store i8 0, i11 %angle_V_0_addr_2" [../../Vitis_Libraries/vision/L1/include/imgproc/xf_canny_utils.hpp:217]   --->   Operation 128 'store' 'store_ln217' <Predicate = (!icmp_ln206 & !cmp_i_i147_i_i & !trunc_ln214)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1920> <RAM>
ST_7 : Operation 129 [1/1] (0.00ns)   --->   "%br_ln217 = br void" [../../Vitis_Libraries/vision/L1/include/imgproc/xf_canny_utils.hpp:217]   --->   Operation 129 'br' 'br_ln217' <Predicate = (!icmp_ln206 & !cmp_i_i147_i_i & !trunc_ln214)> <Delay = 0.00>
ST_7 : Operation 130 [1/1] (3.25ns)   --->   "%store_ln217 = store i8 0, i11 %angle_V_1_addr_1" [../../Vitis_Libraries/vision/L1/include/imgproc/xf_canny_utils.hpp:217]   --->   Operation 130 'store' 'store_ln217' <Predicate = (!icmp_ln206 & !cmp_i_i147_i_i & trunc_ln214)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1920> <RAM>
ST_7 : Operation 131 [1/1] (0.00ns)   --->   "%br_ln217 = br void" [../../Vitis_Libraries/vision/L1/include/imgproc/xf_canny_utils.hpp:217]   --->   Operation 131 'br' 'br_ln217' <Predicate = (!icmp_ln206 & !cmp_i_i147_i_i & trunc_ln214)> <Delay = 0.00>
ST_7 : Operation 132 [1/1] (3.63ns)   --->   "%tmp_V_3 = read i16 @_ssdm_op_Read.ap_fifo.volatile.i16P0A, i16 %magnitude_mat_48" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 132 'read' 'tmp_V_3' <Predicate = (!icmp_ln206 & cmp_i_i147_i_i)> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>
ST_7 : Operation 133 [1/1] (0.00ns)   --->   "%zext_ln534_1 = zext i11 %col_V_2"   --->   Operation 133 'zext' 'zext_ln534_1' <Predicate = (!icmp_ln206 & cmp_i_i147_i_i)> <Delay = 0.00>
ST_7 : Operation 134 [1/1] (0.00ns)   --->   "%buf_V_0_addr_1 = getelementptr i16 %buf_V_0, i64 0, i64 %zext_ln534_1" [../../Vitis_Libraries/vision/L1/include/imgproc/xf_canny_utils.hpp:213]   --->   Operation 134 'getelementptr' 'buf_V_0_addr_1' <Predicate = (!icmp_ln206 & cmp_i_i147_i_i)> <Delay = 0.00>
ST_7 : Operation 135 [1/1] (0.00ns)   --->   "%buf_V_1_addr_1 = getelementptr i16 %buf_V_1, i64 0, i64 %zext_ln534_1" [../../Vitis_Libraries/vision/L1/include/imgproc/xf_canny_utils.hpp:213]   --->   Operation 135 'getelementptr' 'buf_V_1_addr_1' <Predicate = (!icmp_ln206 & cmp_i_i147_i_i)> <Delay = 0.00>
ST_7 : Operation 136 [1/1] (0.00ns)   --->   "%buf_V_2_addr = getelementptr i16 %buf_V_2, i64 0, i64 %zext_ln534_1" [../../Vitis_Libraries/vision/L1/include/imgproc/xf_canny_utils.hpp:213]   --->   Operation 136 'getelementptr' 'buf_V_2_addr' <Predicate = (!icmp_ln206 & cmp_i_i147_i_i)> <Delay = 0.00>
ST_7 : Operation 137 [1/1] (3.25ns)   --->   "%store_ln213 = store i16 %tmp_V_3, i11 %buf_V_1_addr_1" [../../Vitis_Libraries/vision/L1/include/imgproc/xf_canny_utils.hpp:213]   --->   Operation 137 'store' 'store_ln213' <Predicate = (!icmp_ln206 & cmp_i_i147_i_i & trunc_ln213 == 1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1920> <RAM>
ST_7 : Operation 138 [1/1] (0.00ns)   --->   "%br_ln213 = br void" [../../Vitis_Libraries/vision/L1/include/imgproc/xf_canny_utils.hpp:213]   --->   Operation 138 'br' 'br_ln213' <Predicate = (!icmp_ln206 & cmp_i_i147_i_i & trunc_ln213 == 1)> <Delay = 0.00>
ST_7 : Operation 139 [1/1] (3.25ns)   --->   "%store_ln213 = store i16 %tmp_V_3, i11 %buf_V_0_addr_1" [../../Vitis_Libraries/vision/L1/include/imgproc/xf_canny_utils.hpp:213]   --->   Operation 139 'store' 'store_ln213' <Predicate = (!icmp_ln206 & cmp_i_i147_i_i & trunc_ln213 == 0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1920> <RAM>
ST_7 : Operation 140 [1/1] (0.00ns)   --->   "%br_ln213 = br void" [../../Vitis_Libraries/vision/L1/include/imgproc/xf_canny_utils.hpp:213]   --->   Operation 140 'br' 'br_ln213' <Predicate = (!icmp_ln206 & cmp_i_i147_i_i & trunc_ln213 == 0)> <Delay = 0.00>
ST_7 : Operation 141 [1/1] (3.25ns)   --->   "%store_ln213 = store i16 %tmp_V_3, i11 %buf_V_2_addr" [../../Vitis_Libraries/vision/L1/include/imgproc/xf_canny_utils.hpp:213]   --->   Operation 141 'store' 'store_ln213' <Predicate = (!icmp_ln206 & cmp_i_i147_i_i & trunc_ln213 != 0 & trunc_ln213 != 1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1920> <RAM>
ST_7 : Operation 142 [1/1] (0.00ns)   --->   "%br_ln213 = br void" [../../Vitis_Libraries/vision/L1/include/imgproc/xf_canny_utils.hpp:213]   --->   Operation 142 'br' 'br_ln213' <Predicate = (!icmp_ln206 & cmp_i_i147_i_i & trunc_ln213 != 0 & trunc_ln213 != 1)> <Delay = 0.00>
ST_7 : Operation 143 [1/1] (3.50ns)   --->   "%tmp_V_4 = read i8 @_ssdm_op_Read.ap_fifo.volatile.i8P0A, i8 %phase_mat_49" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 143 'read' 'tmp_V_4' <Predicate = (!icmp_ln206 & cmp_i_i147_i_i)> <Delay = 3.50> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 3.50> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 5760> <FIFO>
ST_7 : Operation 144 [1/1] (0.00ns)   --->   "%angle_V_0_addr_1 = getelementptr i8 %angle_V_0, i64 0, i64 %zext_ln534_1" [../../Vitis_Libraries/vision/L1/include/imgproc/xf_canny_utils.hpp:214]   --->   Operation 144 'getelementptr' 'angle_V_0_addr_1' <Predicate = (!icmp_ln206 & cmp_i_i147_i_i)> <Delay = 0.00>
ST_7 : Operation 145 [1/1] (0.00ns)   --->   "%angle_V_1_addr = getelementptr i8 %angle_V_1, i64 0, i64 %zext_ln534_1" [../../Vitis_Libraries/vision/L1/include/imgproc/xf_canny_utils.hpp:214]   --->   Operation 145 'getelementptr' 'angle_V_1_addr' <Predicate = (!icmp_ln206 & cmp_i_i147_i_i)> <Delay = 0.00>
ST_7 : Operation 146 [1/1] (3.25ns)   --->   "%store_ln214 = store i8 %tmp_V_4, i11 %angle_V_0_addr_1" [../../Vitis_Libraries/vision/L1/include/imgproc/xf_canny_utils.hpp:214]   --->   Operation 146 'store' 'store_ln214' <Predicate = (!icmp_ln206 & cmp_i_i147_i_i & !trunc_ln214)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1920> <RAM>
ST_7 : Operation 147 [1/1] (0.00ns)   --->   "%br_ln214 = br void" [../../Vitis_Libraries/vision/L1/include/imgproc/xf_canny_utils.hpp:214]   --->   Operation 147 'br' 'br_ln214' <Predicate = (!icmp_ln206 & cmp_i_i147_i_i & !trunc_ln214)> <Delay = 0.00>
ST_7 : Operation 148 [1/1] (3.25ns)   --->   "%store_ln214 = store i8 %tmp_V_4, i11 %angle_V_1_addr" [../../Vitis_Libraries/vision/L1/include/imgproc/xf_canny_utils.hpp:214]   --->   Operation 148 'store' 'store_ln214' <Predicate = (!icmp_ln206 & cmp_i_i147_i_i & trunc_ln214)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1920> <RAM>
ST_7 : Operation 149 [1/1] (0.00ns)   --->   "%br_ln214 = br void" [../../Vitis_Libraries/vision/L1/include/imgproc/xf_canny_utils.hpp:214]   --->   Operation 149 'br' 'br_ln214' <Predicate = (!icmp_ln206 & cmp_i_i147_i_i & trunc_ln214)> <Delay = 0.00>

State 8 <SV = 6> <Delay = 3.25>
ST_8 : Operation 150 [1/1] (0.00ns)   --->   "%zext_ln221 = zext i11 %col_V_2" [../../Vitis_Libraries/vision/L1/include/imgproc/xf_canny_utils.hpp:221]   --->   Operation 150 'zext' 'zext_ln221' <Predicate = (!icmp_ln206)> <Delay = 0.00>
ST_8 : Operation 151 [1/1] (0.00ns)   --->   "%buf_V_0_addr_3 = getelementptr i16 %buf_V_0, i64 0, i64 %zext_ln221" [../../Vitis_Libraries/vision/L1/include/imgproc/xf_canny_utils.hpp:221]   --->   Operation 151 'getelementptr' 'buf_V_0_addr_3' <Predicate = (!icmp_ln206)> <Delay = 0.00>
ST_8 : Operation 152 [2/2] (3.25ns)   --->   "%buf_V_0_load = load i11 %buf_V_0_addr_3" [../../Vitis_Libraries/vision/L1/include/imgproc/xf_canny_utils.hpp:221]   --->   Operation 152 'load' 'buf_V_0_load' <Predicate = (!icmp_ln206)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1920> <RAM>
ST_8 : Operation 153 [1/1] (0.00ns)   --->   "%buf_V_1_addr_3 = getelementptr i16 %buf_V_1, i64 0, i64 %zext_ln221" [../../Vitis_Libraries/vision/L1/include/imgproc/xf_canny_utils.hpp:221]   --->   Operation 153 'getelementptr' 'buf_V_1_addr_3' <Predicate = (!icmp_ln206)> <Delay = 0.00>
ST_8 : Operation 154 [2/2] (3.25ns)   --->   "%buf_V_1_load = load i11 %buf_V_1_addr_3" [../../Vitis_Libraries/vision/L1/include/imgproc/xf_canny_utils.hpp:221]   --->   Operation 154 'load' 'buf_V_1_load' <Predicate = (!icmp_ln206)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1920> <RAM>
ST_8 : Operation 155 [1/1] (0.00ns)   --->   "%buf_V_2_addr_2 = getelementptr i16 %buf_V_2, i64 0, i64 %zext_ln221" [../../Vitis_Libraries/vision/L1/include/imgproc/xf_canny_utils.hpp:221]   --->   Operation 155 'getelementptr' 'buf_V_2_addr_2' <Predicate = (!icmp_ln206)> <Delay = 0.00>
ST_8 : Operation 156 [2/2] (3.25ns)   --->   "%buf_V_2_load = load i11 %buf_V_2_addr_2" [../../Vitis_Libraries/vision/L1/include/imgproc/xf_canny_utils.hpp:221]   --->   Operation 156 'load' 'buf_V_2_load' <Predicate = (!icmp_ln206)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1920> <RAM>
ST_8 : Operation 157 [1/1] (1.88ns)   --->   "%icmp_ln870_4 = icmp_eq  i11 %col_V_2, i11 0"   --->   Operation 157 'icmp' 'icmp_ln870_4' <Predicate = (!icmp_ln206)> <Delay = 1.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.09> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 158 [1/1] (0.00ns)   --->   "%br_ln235 = br i1 %icmp_ln870_4, void, void %_Z8xFNMS3x3ILi1ELi3ELi0ELi12EEvPN9PixelTypeIXT2_EE4nameEPNS0_IXT0_EE4nameES6_S6_PNS0_IXT1_EE4nameEhh.exit.i36._crit_edge.i" [../../Vitis_Libraries/vision/L1/include/imgproc/xf_canny_utils.hpp:235]   --->   Operation 158 'br' 'br_ln235' <Predicate = (!icmp_ln206)> <Delay = 0.00>

State 9 <SV = 7> <Delay = 4.96>
ST_9 : Operation 159 [1/1] (0.00ns)   --->   "%agg_tmp31_i_i_0_i = phi i8 0, void %.lr.ph.i, i8 %angle_buf_V_2, void %_Z8xFNMS3x3ILi1ELi3ELi0ELi12EEvPN9PixelTypeIXT2_EE4nameEPNS0_IXT0_EE4nameES6_S6_PNS0_IXT1_EE4nameEhh.exit.i36._crit_edge.i"   --->   Operation 159 'phi' 'agg_tmp31_i_i_0_i' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 160 [1/1] (0.00ns)   --->   "%agg_tmp23_i_i_0_i = phi i16 0, void %.lr.ph.i, i16 %l20_buf_V_2, void %_Z8xFNMS3x3ILi1ELi3ELi0ELi12EEvPN9PixelTypeIXT2_EE4nameEPNS0_IXT0_EE4nameES6_S6_PNS0_IXT1_EE4nameEhh.exit.i36._crit_edge.i"   --->   Operation 160 'phi' 'agg_tmp23_i_i_0_i' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 161 [1/1] (0.00ns)   --->   "%agg_tmp20_i_i_0_i = phi i16 0, void %.lr.ph.i, i16 %agg_tmp23_i_i_0_i, void %_Z8xFNMS3x3ILi1ELi3ELi0ELi12EEvPN9PixelTypeIXT2_EE4nameEPNS0_IXT0_EE4nameES6_S6_PNS0_IXT1_EE4nameEhh.exit.i36._crit_edge.i" [../../Vitis_Libraries/vision/L1/include/imgproc/xf_canny_utils.hpp:228]   --->   Operation 161 'phi' 'agg_tmp20_i_i_0_i' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 162 [1/1] (0.00ns)   --->   "%agg_tmp12_i_i_0_i = phi i16 0, void %.lr.ph.i, i16 %l10_buf_V_2, void %_Z8xFNMS3x3ILi1ELi3ELi0ELi12EEvPN9PixelTypeIXT2_EE4nameEPNS0_IXT0_EE4nameES6_S6_PNS0_IXT1_EE4nameEhh.exit.i36._crit_edge.i"   --->   Operation 162 'phi' 'agg_tmp12_i_i_0_i' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 163 [1/1] (0.00ns)   --->   "%agg_tmp9_i_i_0_i = phi i16 0, void %.lr.ph.i, i16 %agg_tmp12_i_i_0_i, void %_Z8xFNMS3x3ILi1ELi3ELi0ELi12EEvPN9PixelTypeIXT2_EE4nameEPNS0_IXT0_EE4nameES6_S6_PNS0_IXT1_EE4nameEhh.exit.i36._crit_edge.i" [../../Vitis_Libraries/vision/L1/include/imgproc/xf_canny_utils.hpp:227]   --->   Operation 163 'phi' 'agg_tmp9_i_i_0_i' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 164 [1/1] (0.00ns)   --->   "%agg_tmp2_i_i_0_i = phi i16 0, void %.lr.ph.i, i16 %l00_buf_V_2, void %_Z8xFNMS3x3ILi1ELi3ELi0ELi12EEvPN9PixelTypeIXT2_EE4nameEPNS0_IXT0_EE4nameES6_S6_PNS0_IXT1_EE4nameEhh.exit.i36._crit_edge.i"   --->   Operation 164 'phi' 'agg_tmp2_i_i_0_i' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 165 [1/1] (0.00ns)   --->   "%agg_tmp109_0_i = phi i16 0, void %.lr.ph.i, i16 %agg_tmp2_i_i_0_i, void %_Z8xFNMS3x3ILi1ELi3ELi0ELi12EEvPN9PixelTypeIXT2_EE4nameEPNS0_IXT0_EE4nameES6_S6_PNS0_IXT1_EE4nameEhh.exit.i36._crit_edge.i" [../../Vitis_Libraries/vision/L1/include/imgproc/xf_canny_utils.hpp:226]   --->   Operation 165 'phi' 'agg_tmp109_0_i' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 166 [1/1] (0.00ns)   --->   "%bottom_load_1 = load i2 %bottom" [../../Vitis_Libraries/vision/L1/include/imgproc/xf_canny_utils.hpp:223]   --->   Operation 166 'load' 'bottom_load_1' <Predicate = (!icmp_ln206)> <Delay = 0.00>
ST_9 : Operation 167 [1/1] (0.00ns)   --->   "%mid_load_1 = load i2 %mid" [../../Vitis_Libraries/vision/L1/include/imgproc/xf_canny_utils.hpp:222]   --->   Operation 167 'load' 'mid_load_1' <Predicate = (!icmp_ln206)> <Delay = 0.00>
ST_9 : Operation 168 [1/1] (0.00ns)   --->   "%top_load_1 = load i2 %top" [../../Vitis_Libraries/vision/L1/include/imgproc/xf_canny_utils.hpp:221]   --->   Operation 168 'load' 'top_load_1' <Predicate = (!icmp_ln206)> <Delay = 0.00>
ST_9 : Operation 169 [1/2] (3.25ns)   --->   "%buf_V_0_load = load i11 %buf_V_0_addr_3" [../../Vitis_Libraries/vision/L1/include/imgproc/xf_canny_utils.hpp:221]   --->   Operation 169 'load' 'buf_V_0_load' <Predicate = (!icmp_ln206)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1920> <RAM>
ST_9 : Operation 170 [1/2] (3.25ns)   --->   "%buf_V_1_load = load i11 %buf_V_1_addr_3" [../../Vitis_Libraries/vision/L1/include/imgproc/xf_canny_utils.hpp:221]   --->   Operation 170 'load' 'buf_V_1_load' <Predicate = (!icmp_ln206)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1920> <RAM>
ST_9 : Operation 171 [1/2] (3.25ns)   --->   "%buf_V_2_load = load i11 %buf_V_2_addr_2" [../../Vitis_Libraries/vision/L1/include/imgproc/xf_canny_utils.hpp:221]   --->   Operation 171 'load' 'buf_V_2_load' <Predicate = (!icmp_ln206)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1920> <RAM>
ST_9 : Operation 172 [1/1] (1.70ns)   --->   "%buf0_V = mux i16 @_ssdm_op_Mux.ap_auto.3i16.i2, i16 %buf_V_0_load, i16 %buf_V_1_load, i16 %buf_V_2_load, i2 %top_load_1" [../../Vitis_Libraries/vision/L1/include/imgproc/xf_canny_utils.hpp:221]   --->   Operation 172 'mux' 'buf0_V' <Predicate = (!icmp_ln206)> <Delay = 1.70> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 173 [1/1] (1.70ns)   --->   "%buf1_V = mux i16 @_ssdm_op_Mux.ap_auto.3i16.i2, i16 %buf_V_0_load, i16 %buf_V_1_load, i16 %buf_V_2_load, i2 %mid_load_1" [../../Vitis_Libraries/vision/L1/include/imgproc/xf_canny_utils.hpp:222]   --->   Operation 173 'mux' 'buf1_V' <Predicate = (!icmp_ln206)> <Delay = 1.70> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 174 [1/1] (1.70ns)   --->   "%buf2_V = mux i16 @_ssdm_op_Mux.ap_auto.3i16.i2, i16 %buf_V_0_load, i16 %buf_V_1_load, i16 %buf_V_2_load, i2 %bottom_load_1" [../../Vitis_Libraries/vision/L1/include/imgproc/xf_canny_utils.hpp:223]   --->   Operation 174 'mux' 'buf2_V' <Predicate = (!icmp_ln206)> <Delay = 1.70> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 175 [1/1] (0.00ns)   --->   "%l00_buf_V_2 = call i16 @xfExtractPixels<1, 5, 3>, i16 %buf0_V" [../../Vitis_Libraries/vision/L1/include/imgproc/xf_canny_utils.hpp:226]   --->   Operation 175 'call' 'l00_buf_V_2' <Predicate = (!icmp_ln206)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_9 : Operation 176 [1/1] (0.00ns)   --->   "%l10_buf_V_2 = call i16 @xfExtractPixels<1, 5, 3>, i16 %buf1_V" [../../Vitis_Libraries/vision/L1/include/imgproc/xf_canny_utils.hpp:227]   --->   Operation 176 'call' 'l10_buf_V_2' <Predicate = (!icmp_ln206)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_9 : Operation 177 [1/1] (0.00ns)   --->   "%l20_buf_V_2 = call i16 @xfExtractPixels<1, 5, 3>, i16 %buf2_V" [../../Vitis_Libraries/vision/L1/include/imgproc/xf_canny_utils.hpp:228]   --->   Operation 177 'call' 'l20_buf_V_2' <Predicate = (!icmp_ln206)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_9 : Operation 178 [1/1] (0.00ns)   --->   "%angle_V_0_addr_3 = getelementptr i8 %angle_V_0, i64 0, i64 %zext_ln221" [../../Vitis_Libraries/vision/L1/include/imgproc/xf_canny_utils.hpp:230]   --->   Operation 178 'getelementptr' 'angle_V_0_addr_3' <Predicate = (!icmp_ln206 & !trunc_ln230)> <Delay = 0.00>
ST_9 : Operation 179 [1/1] (0.00ns)   --->   "%angle_V_1_addr_2 = getelementptr i8 %angle_V_1, i64 0, i64 %zext_ln221" [../../Vitis_Libraries/vision/L1/include/imgproc/xf_canny_utils.hpp:230]   --->   Operation 179 'getelementptr' 'angle_V_1_addr_2' <Predicate = (!icmp_ln206 & trunc_ln230)> <Delay = 0.00>
ST_9 : Operation 180 [2/2] (3.25ns)   --->   "%angle_V_1_load = load i11 %angle_V_1_addr_2" [../../Vitis_Libraries/vision/L1/include/imgproc/xf_canny_utils.hpp:230]   --->   Operation 180 'load' 'angle_V_1_load' <Predicate = (!icmp_ln206 & trunc_ln230)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1920> <RAM>
ST_9 : Operation 181 [2/2] (3.25ns)   --->   "%angle_V_0_load = load i11 %angle_V_0_addr_3" [../../Vitis_Libraries/vision/L1/include/imgproc/xf_canny_utils.hpp:230]   --->   Operation 181 'load' 'angle_V_0_load' <Predicate = (!icmp_ln206 & !trunc_ln230)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1920> <RAM>

State 10 <SV = 8> <Delay = 7.30>
ST_10 : Operation 182 [1/2] (3.25ns)   --->   "%angle_V_1_load = load i11 %angle_V_1_addr_2" [../../Vitis_Libraries/vision/L1/include/imgproc/xf_canny_utils.hpp:230]   --->   Operation 182 'load' 'angle_V_1_load' <Predicate = (!icmp_ln206 & trunc_ln230)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1920> <RAM>
ST_10 : Operation 183 [1/2] (3.25ns)   --->   "%angle_V_0_load = load i11 %angle_V_0_addr_3" [../../Vitis_Libraries/vision/L1/include/imgproc/xf_canny_utils.hpp:230]   --->   Operation 183 'load' 'angle_V_0_load' <Predicate = (!icmp_ln206 & !trunc_ln230)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1920> <RAM>
ST_10 : Operation 184 [1/1] (1.24ns)   --->   "%select_ln230 = select i1 %trunc_ln230, i8 %angle_V_1_load, i8 %angle_V_0_load" [../../Vitis_Libraries/vision/L1/include/imgproc/xf_canny_utils.hpp:230]   --->   Operation 184 'select' 'select_ln230' <Predicate = (!icmp_ln206)> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 185 [1/1] (0.00ns)   --->   "%angle_buf_V_2 = call i8 @xfExtractPixels<1, 1, 0>, i8 %select_ln230" [../../Vitis_Libraries/vision/L1/include/imgproc/xf_canny_utils.hpp:230]   --->   Operation 185 'call' 'angle_buf_V_2' <Predicate = (!icmp_ln206)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_10 : Operation 186 [2/2] (7.30ns)   --->   "%tmp_V_6 = call i2 @xFFindmax3x3<3, 0, 12>, i16 %agg_tmp109_0_i, i16 %agg_tmp2_i_i_0_i, i16 %l00_buf_V_2, i16 %agg_tmp9_i_i_0_i, i16 %agg_tmp12_i_i_0_i, i16 %l10_buf_V_2, i16 %agg_tmp20_i_i_0_i, i16 %agg_tmp23_i_i_0_i, i16 %l20_buf_V_2, i8 %agg_tmp31_i_i_0_i, i8 %low_threshold_read, i8 %high_threshold_read" [../../Vitis_Libraries/vision/L1/include/imgproc/xf_canny_utils.hpp:151]   --->   Operation 186 'call' 'tmp_V_6' <Predicate = (!icmp_ln206)> <Delay = 7.30> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 11 <SV = 9> <Delay = 3.97>
ST_11 : Operation 187 [1/2] (3.97ns)   --->   "%tmp_V_6 = call i2 @xFFindmax3x3<3, 0, 12>, i16 %agg_tmp109_0_i, i16 %agg_tmp2_i_i_0_i, i16 %l00_buf_V_2, i16 %agg_tmp9_i_i_0_i, i16 %agg_tmp12_i_i_0_i, i16 %l10_buf_V_2, i16 %agg_tmp20_i_i_0_i, i16 %agg_tmp23_i_i_0_i, i16 %l20_buf_V_2, i8 %agg_tmp31_i_i_0_i, i8 %low_threshold_read, i8 %high_threshold_read" [../../Vitis_Libraries/vision/L1/include/imgproc/xf_canny_utils.hpp:151]   --->   Operation 187 'call' 'tmp_V_6' <Predicate = (!icmp_ln206)> <Delay = 3.97> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 12 <SV = 10> <Delay = 3.63>
ST_12 : Operation 188 [1/1] (3.63ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i2P0A, i2 %nms_mat_410, i2 %tmp_V_6" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 188 'write' 'write_ln174' <Predicate = (!icmp_ln870_4)> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 2> <Depth = 2> <FIFO>
ST_12 : Operation 189 [1/1] (0.00ns)   --->   "%br_ln0 = br void %_Z8xFNMS3x3ILi1ELi3ELi0ELi12EEvPN9PixelTypeIXT2_EE4nameEPNS0_IXT0_EE4nameES6_S6_PNS0_IXT1_EE4nameEhh.exit.i36._crit_edge.i"   --->   Operation 189 'br' 'br_ln0' <Predicate = (!icmp_ln870_4)> <Delay = 0.00>

State 13 <SV = 8> <Delay = 7.30>
ST_13 : Operation 190 [1/1] (1.54ns)   --->   "%row_V_1 = add i12 %row_V, i12 1"   --->   Operation 190 'add' 'row_V_1' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 191 [2/2] (7.30ns)   --->   "%tmp_V_7 = call i2 @xFFindmax3x3<3, 0, 12>, i16 %agg_tmp109_0_i, i16 %agg_tmp2_i_i_0_i, i16 0, i16 %agg_tmp9_i_i_0_i, i16 %agg_tmp12_i_i_0_i, i16 0, i16 %agg_tmp20_i_i_0_i, i16 %agg_tmp23_i_i_0_i, i16 0, i8 %agg_tmp31_i_i_0_i, i8 %low_threshold_read, i8 %high_threshold_read" [../../Vitis_Libraries/vision/L1/include/imgproc/xf_canny_utils.hpp:395]   --->   Operation 191 'call' 'tmp_V_7' <Predicate = true> <Delay = 7.30> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_13 : Operation 192 [1/1] (1.67ns)   --->   "%row_ind_V_1 = add i13 %row_ind_V, i13 1"   --->   Operation 192 'add' 'row_ind_V_1' <Predicate = true> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 193 [1/1] (1.67ns)   --->   "%read_ind_V_1 = add i13 %read_ind_V, i13 1"   --->   Operation 193 'add' 'read_ind_V_1' <Predicate = true> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 194 [1/1] (1.67ns)   --->   "%write_ind_V_1 = add i13 %write_ind_V, i13 1"   --->   Operation 194 'add' 'write_ind_V_1' <Predicate = true> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 195 [1/1] (2.09ns)   --->   "%icmp_ln870_1 = icmp_eq  i13 %row_ind_V_1, i13 3"   --->   Operation 195 'icmp' 'icmp_ln870_1' <Predicate = true> <Delay = 2.09> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.09> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 196 [1/1] (0.69ns)   --->   "%row_ind_V_2 = select i1 %icmp_ln870_1, i13 0, i13 %row_ind_V_1" [../../Vitis_Libraries/vision/L1/include/imgproc/xf_canny_utils.hpp:412]   --->   Operation 196 'select' 'row_ind_V_2' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 197 [1/1] (2.09ns)   --->   "%icmp_ln870_2 = icmp_eq  i13 %read_ind_V_1, i13 2"   --->   Operation 197 'icmp' 'icmp_ln870_2' <Predicate = true> <Delay = 2.09> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.09> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 198 [1/1] (0.69ns)   --->   "%read_ind_V_2 = select i1 %icmp_ln870_2, i13 0, i13 %read_ind_V_1" [../../Vitis_Libraries/vision/L1/include/imgproc/xf_canny_utils.hpp:415]   --->   Operation 198 'select' 'read_ind_V_2' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 199 [1/1] (2.09ns)   --->   "%icmp_ln870_3 = icmp_eq  i13 %write_ind_V_1, i13 2"   --->   Operation 199 'icmp' 'icmp_ln870_3' <Predicate = true> <Delay = 2.09> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.09> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 200 [1/1] (0.69ns)   --->   "%write_ind_V_2 = select i1 %icmp_ln870_3, i13 0, i13 %write_ind_V_1" [../../Vitis_Libraries/vision/L1/include/imgproc/xf_canny_utils.hpp:419]   --->   Operation 200 'select' 'write_ind_V_2' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 14 <SV = 9> <Delay = 3.97>
ST_14 : Operation 201 [1/2] (3.97ns)   --->   "%tmp_V_7 = call i2 @xFFindmax3x3<3, 0, 12>, i16 %agg_tmp109_0_i, i16 %agg_tmp2_i_i_0_i, i16 0, i16 %agg_tmp9_i_i_0_i, i16 %agg_tmp12_i_i_0_i, i16 0, i16 %agg_tmp20_i_i_0_i, i16 %agg_tmp23_i_i_0_i, i16 0, i8 %agg_tmp31_i_i_0_i, i8 %low_threshold_read, i8 %high_threshold_read" [../../Vitis_Libraries/vision/L1/include/imgproc/xf_canny_utils.hpp:395]   --->   Operation 201 'call' 'tmp_V_7' <Predicate = true> <Delay = 3.97> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 15 <SV = 10> <Delay = 3.63>
ST_15 : Operation 202 [1/1] (3.63ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i2P0A, i2 %nms_mat_410, i2 %tmp_V_7" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 202 'write' 'write_ln174' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 2> <Depth = 2> <FIFO>
ST_15 : Operation 203 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.lr.ph26.i"   --->   Operation 203 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 7.27ns
The critical path consists of the following:
	fifo read on port 'imgheight' [24]  (3.63 ns)
	fifo write on port 'imgheight_out' [27]  (3.63 ns)

 <State 2>: 5.13ns
The critical path consists of the following:
	'phi' operation ('col.V') with incoming values : ('col.V') [35]  (0 ns)
	'getelementptr' operation ('buf_V_0_addr', ../../Vitis_Libraries/vision/L1/include/imgproc/xf_canny_utils.hpp:348) [44]  (0 ns)
	'store' operation ('store_ln348', ../../Vitis_Libraries/vision/L1/include/imgproc/xf_canny_utils.hpp:348) of constant 0 on array 'buf.V[0]', ../../Vitis_Libraries/vision/L1/include/imgproc/xf_canny_utils.hpp:333 [45]  (3.25 ns)
	blocking operation 1.88 ns on control path)

 <State 3>: 6.89ns
The critical path consists of the following:
	fifo read on port 'magnitude_mat_48' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145) [46]  (3.63 ns)
	'store' operation ('store_ln349', ../../Vitis_Libraries/vision/L1/include/imgproc/xf_canny_utils.hpp:349) of variable 'tmp.V', /tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145 on array 'buf.V[1]', ../../Vitis_Libraries/vision/L1/include/imgproc/xf_canny_utils.hpp:333 [48]  (3.25 ns)

 <State 4>: 3.52ns
The critical path consists of the following:
	'add' operation ('op2') [55]  (1.64 ns)
	'icmp' operation ('icmp_ln878') [57]  (1.88 ns)

 <State 5>: 4.8ns
The critical path consists of the following:
	'phi' operation ('row_ind.V') with incoming values : ('row_ind.V', ../../Vitis_Libraries/vision/L1/include/imgproc/xf_canny_utils.hpp:412) [68]  (0 ns)
	'icmp' operation ('icmp_ln870') [89]  (2.1 ns)
	'select' operation ('top', ../../Vitis_Libraries/vision/L1/include/imgproc/xf_canny_utils.hpp:374) [92]  (0.993 ns)
	'store' operation ('store_ln374', ../../Vitis_Libraries/vision/L1/include/imgproc/xf_canny_utils.hpp:374) of variable 'top', ../../Vitis_Libraries/vision/L1/include/imgproc/xf_canny_utils.hpp:374 on local variable 'top' [93]  (1.71 ns)

 <State 6>: 1.88ns
The critical path consists of the following:
	'phi' operation ('col.V') with incoming values : ('col.V') [111]  (0 ns)
	'icmp' operation ('icmp_ln206', ../../Vitis_Libraries/vision/L1/include/imgproc/xf_canny_utils.hpp:206) [113]  (1.88 ns)

 <State 7>: 6.89ns
The critical path consists of the following:
	fifo read on port 'magnitude_mat_48' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145) [148]  (3.63 ns)
	'store' operation ('store_ln213', ../../Vitis_Libraries/vision/L1/include/imgproc/xf_canny_utils.hpp:213) of variable 'tmp.V', /tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145 on array 'buf.V[1]', ../../Vitis_Libraries/vision/L1/include/imgproc/xf_canny_utils.hpp:333 [155]  (3.25 ns)

 <State 8>: 3.25ns
The critical path consists of the following:
	'getelementptr' operation ('buf_V_0_addr_3', ../../Vitis_Libraries/vision/L1/include/imgproc/xf_canny_utils.hpp:221) [181]  (0 ns)
	'load' operation ('buf_V_0_load', ../../Vitis_Libraries/vision/L1/include/imgproc/xf_canny_utils.hpp:221) on array 'buf.V[0]', ../../Vitis_Libraries/vision/L1/include/imgproc/xf_canny_utils.hpp:333 [182]  (3.25 ns)

 <State 9>: 4.96ns
The critical path consists of the following:
	'load' operation ('buf_V_0_load', ../../Vitis_Libraries/vision/L1/include/imgproc/xf_canny_utils.hpp:221) on array 'buf.V[0]', ../../Vitis_Libraries/vision/L1/include/imgproc/xf_canny_utils.hpp:333 [182]  (3.25 ns)
	'mux' operation ('buf0.V', ../../Vitis_Libraries/vision/L1/include/imgproc/xf_canny_utils.hpp:221) [187]  (1.71 ns)

 <State 10>: 7.3ns
The critical path consists of the following:
	'call' operation ('tmp.V', ../../Vitis_Libraries/vision/L1/include/imgproc/xf_canny_utils.hpp:151) to 'xFFindmax3x3<3, 0, 12>' [199]  (7.3 ns)

 <State 11>: 3.97ns
The critical path consists of the following:
	'call' operation ('tmp.V', ../../Vitis_Libraries/vision/L1/include/imgproc/xf_canny_utils.hpp:151) to 'xFFindmax3x3<3, 0, 12>' [199]  (3.97 ns)

 <State 12>: 3.63ns
The critical path consists of the following:
	fifo write on port 'nms_mat_410' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174) [203]  (3.63 ns)

 <State 13>: 7.3ns
The critical path consists of the following:
	'call' operation ('tmp.V', ../../Vitis_Libraries/vision/L1/include/imgproc/xf_canny_utils.hpp:395) to 'xFFindmax3x3<3, 0, 12>' [209]  (7.3 ns)

 <State 14>: 3.97ns
The critical path consists of the following:
	'call' operation ('tmp.V', ../../Vitis_Libraries/vision/L1/include/imgproc/xf_canny_utils.hpp:395) to 'xFFindmax3x3<3, 0, 12>' [209]  (3.97 ns)

 <State 15>: 3.63ns
The critical path consists of the following:
	fifo write on port 'nms_mat_410' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174) [210]  (3.63 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
