Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Tue Oct 17 17:49:04 2023
| Host         : DESKTOP-GDBJFI1 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file Binary_to_7Seg_timing_summary_routed.rpt -pb Binary_to_7Seg_timing_summary_routed.pb -rpx Binary_to_7Seg_timing_summary_routed.rpx -warn_on_violation
| Design       : Binary_to_7Seg
| Device       : 7s75-fgga484
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  24          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (24)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (39)
5. checking no_input_delay (5)
6. checking no_output_delay (15)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (24)
-------------------------
 There are 24 register/latch pins with no clock driven by root clock pin: clk (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (39)
-------------------------------------------------
 There are 39 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (5)
------------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (15)
--------------------------------
 There are 15 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                   54          inf        0.000                      0                   54           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            54 Endpoints
Min Delay            54 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 iio/seg_COM_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg_COM[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.056ns  (logic 4.007ns (56.787%)  route 3.049ns (43.213%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y95         FDRE                         0.000     0.000 r  iio/seg_COM_reg[6]/C
    SLICE_X85Y95         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  iio/seg_COM_reg[6]/Q
                         net (fo=1, routed)           3.049     3.505    seg_COM_OBUF[6]
    T1                   OBUF (Prop_obuf_I_O)         3.551     7.056 r  seg_COM_OBUF[6]_inst/O
                         net (fo=0)                   0.000     7.056    seg_COM[6]
    T1                                                                r  seg_COM[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 iio/seg_DATA_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg_DATA[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.801ns  (logic 4.183ns (61.505%)  route 2.618ns (38.495%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y95         FDRE                         0.000     0.000 r  iio/seg_DATA_reg[5]/C
    SLICE_X84Y95         FDRE (Prop_fdre_C_Q)         0.478     0.478 r  iio/seg_DATA_reg[5]/Q
                         net (fo=1, routed)           2.618     3.096    seg_DATA_OBUF[5]
    N4                   OBUF (Prop_obuf_I_O)         3.705     6.801 r  seg_DATA_OBUF[5]_inst/O
                         net (fo=0)                   0.000     6.801    seg_DATA[5]
    N4                                                                r  seg_DATA[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 iio/seg_DATA_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg_DATA[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.550ns  (logic 4.141ns (63.212%)  route 2.410ns (36.788%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y95         FDRE                         0.000     0.000 r  iio/seg_DATA_reg[3]/C
    SLICE_X85Y95         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  iio/seg_DATA_reg[3]/Q
                         net (fo=1, routed)           2.410     2.829    seg_DATA_OBUF[3]
    N1                   OBUF (Prop_obuf_I_O)         3.722     6.550 r  seg_DATA_OBUF[3]_inst/O
                         net (fo=0)                   0.000     6.550    seg_DATA[3]
    N1                                                                r  seg_DATA[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 iio/seg_DATA_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg_DATA[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.452ns  (logic 4.145ns (64.233%)  route 2.308ns (35.767%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y95         FDRE                         0.000     0.000 r  iio/seg_DATA_reg[7]/C
    SLICE_X85Y95         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  iio/seg_DATA_reg[7]/Q
                         net (fo=1, routed)           2.308     2.727    seg_DATA_OBUF[7]
    P1                   OBUF (Prop_obuf_I_O)         3.726     6.452 r  seg_DATA_OBUF[7]_inst/O
                         net (fo=0)                   0.000     6.452    seg_DATA[7]
    P1                                                                r  seg_DATA[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 iio/seg_DATA_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg_DATA[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.447ns  (logic 4.046ns (62.768%)  route 2.400ns (37.232%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y95         FDRE                         0.000     0.000 r  iio/seg_DATA_reg[1]/C
    SLICE_X84Y95         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  iio/seg_DATA_reg[1]/Q
                         net (fo=1, routed)           2.400     2.918    seg_DATA_OBUF[1]
    M4                   OBUF (Prop_obuf_I_O)         3.528     6.447 r  seg_DATA_OBUF[1]_inst/O
                         net (fo=0)                   0.000     6.447    seg_DATA[1]
    M4                                                                r  seg_DATA[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 iio/seg_DATA_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg_DATA[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.442ns  (logic 3.989ns (61.923%)  route 2.453ns (38.077%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y95         FDRE                         0.000     0.000 r  iio/seg_DATA_reg[4]/C
    SLICE_X85Y95         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  iio/seg_DATA_reg[4]/Q
                         net (fo=1, routed)           2.453     2.909    seg_DATA_OBUF[4]
    N3                   OBUF (Prop_obuf_I_O)         3.533     6.442 r  seg_DATA_OBUF[4]_inst/O
                         net (fo=0)                   0.000     6.442    seg_DATA[4]
    N3                                                                r  seg_DATA[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 iio/seg_DATA_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg_DATA[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.404ns  (logic 4.135ns (64.566%)  route 2.269ns (35.434%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y95         FDRE                         0.000     0.000 r  iio/seg_DATA_reg[6]/C
    SLICE_X85Y95         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  iio/seg_DATA_reg[6]/Q
                         net (fo=1, routed)           2.269     2.688    seg_DATA_OBUF[6]
    N5                   OBUF (Prop_obuf_I_O)         3.716     6.404 r  seg_DATA_OBUF[6]_inst/O
                         net (fo=0)                   0.000     6.404    seg_DATA[6]
    N5                                                                r  seg_DATA[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 iio/seg_COM_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg_COM[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.361ns  (logic 4.063ns (63.872%)  route 2.298ns (36.128%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y95         FDRE                         0.000     0.000 r  iio/seg_COM_reg[7]/C
    SLICE_X84Y95         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  iio/seg_COM_reg[7]/Q
                         net (fo=1, routed)           2.298     2.816    seg_COM_OBUF[7]
    T2                   OBUF (Prop_obuf_I_O)         3.545     6.361 r  seg_COM_OBUF[7]_inst/O
                         net (fo=0)                   0.000     6.361    seg_COM[7]
    T2                                                                r  seg_COM[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 iio/seg_DATA_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg_DATA[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.046ns  (logic 3.985ns (65.902%)  route 2.062ns (34.098%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y95         FDRE                         0.000     0.000 r  iio/seg_DATA_reg[2]/C
    SLICE_X85Y95         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  iio/seg_DATA_reg[2]/Q
                         net (fo=1, routed)           2.062     2.518    seg_DATA_OBUF[2]
    M5                   OBUF (Prop_obuf_I_O)         3.529     6.046 r  seg_DATA_OBUF[2]_inst/O
                         net (fo=0)                   0.000     6.046    seg_DATA[2]
    M5                                                                r  seg_DATA[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 iio/seg_COM_reg[5]_lopt_replica_3/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg_COM[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.674ns  (logic 4.008ns (70.649%)  route 1.665ns (29.351%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y99         FDRE                         0.000     0.000 r  iio/seg_COM_reg[5]_lopt_replica_3/C
    SLICE_X85Y99         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  iio/seg_COM_reg[5]_lopt_replica_3/Q
                         net (fo=1, routed)           1.665     2.121    lopt_2
    R2                   OBUF (Prop_obuf_I_O)         3.552     5.674 r  seg_COM_OBUF[2]_inst/O
                         net (fo=0)                   0.000     5.674    seg_COM[2]
    R2                                                                r  seg_COM[2] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 outseg2_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            iio/seg_DATA_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.372ns  (logic 0.231ns (62.133%)  route 0.141ns (37.867%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y94         FDRE                         0.000     0.000 r  outseg2_reg[3]/C
    SLICE_X85Y94         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  outseg2_reg[3]/Q
                         net (fo=1, routed)           0.141     0.269    iio/seg_DATA_reg[3]_0
    SLICE_X85Y95         LUT3 (Prop_lut3_I0_O)        0.103     0.372 r  iio/seg_DATA[3]_i_1/O
                         net (fo=1, routed)           0.000     0.372    iio/seg_DATA[3]_i_1_n_0
    SLICE_X85Y95         FDRE                                         r  iio/seg_DATA_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 iio/counter_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            iio/seg_DATA_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.379ns  (logic 0.209ns (55.118%)  route 0.170ns (44.882%))
  Logic Levels:           2  (FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y96         FDRE                         0.000     0.000 r  iio/counter_reg[0]/C
    SLICE_X84Y96         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  iio/counter_reg[0]/Q
                         net (fo=10, routed)          0.170     0.334    iio/p_0_in[7]
    SLICE_X84Y95         LUT2 (Prop_lut2_I0_O)        0.045     0.379 r  iio/seg_DATA[1]_i_1/O
                         net (fo=1, routed)           0.000     0.379    iio/seg_DATA[1]_i_1_n_0
    SLICE_X84Y95         FDRE                                         r  iio/seg_DATA_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 iio/counter_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            iio/seg_DATA_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.382ns  (logic 0.212ns (55.471%)  route 0.170ns (44.529%))
  Logic Levels:           2  (FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y96         FDRE                         0.000     0.000 r  iio/counter_reg[0]/C
    SLICE_X84Y96         FDRE (Prop_fdre_C_Q)         0.164     0.164 f  iio/counter_reg[0]/Q
                         net (fo=10, routed)          0.170     0.334    iio/p_0_in[7]
    SLICE_X84Y95         LUT2 (Prop_lut2_I1_O)        0.048     0.382 r  iio/seg_DATA[5]_i_1/O
                         net (fo=1, routed)           0.000     0.382    iio/seg_DATA[5]_i_1_n_0
    SLICE_X84Y95         FDRE                                         r  iio/seg_DATA_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 iio/counter_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            iio/counter_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.384ns  (logic 0.209ns (54.393%)  route 0.175ns (45.607%))
  Logic Levels:           2  (FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y96         FDRE                         0.000     0.000 r  iio/counter_reg[0]/C
    SLICE_X84Y96         FDRE (Prop_fdre_C_Q)         0.164     0.164 f  iio/counter_reg[0]/Q
                         net (fo=10, routed)          0.175     0.339    iio/p_0_in[7]
    SLICE_X84Y96         LUT2 (Prop_lut2_I0_O)        0.045     0.384 r  iio/counter[0]_i_1/O
                         net (fo=1, routed)           0.000     0.384    iio/counter[0]_i_1_n_0
    SLICE_X84Y96         FDRE                                         r  iio/counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 iio/counter_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            iio/seg_COM_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.386ns  (logic 0.164ns (42.441%)  route 0.222ns (57.559%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y96         FDRE                         0.000     0.000 r  iio/counter_reg[0]/C
    SLICE_X84Y96         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  iio/counter_reg[0]/Q
                         net (fo=10, routed)          0.222     0.386    iio/p_0_in[7]
    SLICE_X84Y95         FDRE                                         r  iio/seg_COM_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 outseg2_reg[2]/C
                            (rising edge-triggered cell FDSE)
  Destination:            iio/seg_DATA_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.400ns  (logic 0.209ns (52.228%)  route 0.191ns (47.772%))
  Logic Levels:           2  (FDSE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y94         FDSE                         0.000     0.000 r  outseg2_reg[2]/C
    SLICE_X84Y94         FDSE (Prop_fdse_C_Q)         0.164     0.164 r  outseg2_reg[2]/Q
                         net (fo=1, routed)           0.191     0.355    iio/seg_DATA_reg[2]_0
    SLICE_X85Y95         LUT3 (Prop_lut3_I0_O)        0.045     0.400 r  iio/seg_DATA[2]_i_1/O
                         net (fo=1, routed)           0.000     0.400    iio/seg_DATA[2]_i_1_n_0
    SLICE_X85Y95         FDRE                                         r  iio/seg_DATA_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 iio/counter_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            iio/seg_DATA_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.445ns  (logic 0.206ns (46.273%)  route 0.239ns (53.727%))
  Logic Levels:           2  (FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y96         FDRE                         0.000     0.000 r  iio/counter_reg[0]/C
    SLICE_X84Y96         FDRE (Prop_fdre_C_Q)         0.164     0.164 f  iio/counter_reg[0]/Q
                         net (fo=10, routed)          0.239     0.403    iio/p_0_in[7]
    SLICE_X85Y95         LUT2 (Prop_lut2_I1_O)        0.042     0.445 r  iio/seg_DATA[6]_i_1/O
                         net (fo=1, routed)           0.000     0.445    iio/seg_DATA[6]_i_1_n_0
    SLICE_X85Y95         FDRE                                         r  iio/seg_DATA_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 iio/counter_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            iio/seg_COM_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.448ns  (logic 0.209ns (46.633%)  route 0.239ns (53.367%))
  Logic Levels:           2  (FDRE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y96         FDRE                         0.000     0.000 r  iio/counter_reg[0]/C
    SLICE_X84Y96         FDRE (Prop_fdre_C_Q)         0.164     0.164 f  iio/counter_reg[0]/Q
                         net (fo=10, routed)          0.239     0.403    iio/p_0_in[7]
    SLICE_X85Y95         LUT1 (Prop_lut1_I0_O)        0.045     0.448 r  iio/seg_COM[6]_i_1/O
                         net (fo=1, routed)           0.000     0.448    iio/p_0_in[6]
    SLICE_X85Y95         FDRE                                         r  iio/seg_COM_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 outseg2_reg[4]/C
                            (rising edge-triggered cell FDSE)
  Destination:            iio/seg_DATA_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.466ns  (logic 0.247ns (52.985%)  route 0.219ns (47.015%))
  Logic Levels:           2  (FDSE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y94         FDSE                         0.000     0.000 r  outseg2_reg[4]/C
    SLICE_X84Y94         FDSE (Prop_fdse_C_Q)         0.148     0.148 r  outseg2_reg[4]/Q
                         net (fo=1, routed)           0.219     0.367    iio/seg_DATA_reg[4]_0
    SLICE_X85Y95         LUT3 (Prop_lut3_I0_O)        0.099     0.466 r  iio/seg_DATA[4]_i_1/O
                         net (fo=1, routed)           0.000     0.466    iio/seg_DATA[4]_i_1_n_0
    SLICE_X85Y95         FDRE                                         r  iio/seg_DATA_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 outseg1_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            iio/seg_DATA_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.472ns  (logic 0.185ns (39.177%)  route 0.287ns (60.822%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y94         FDRE                         0.000     0.000 r  outseg1_reg[7]/C
    SLICE_X85Y94         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  outseg1_reg[7]/Q
                         net (fo=4, routed)           0.287     0.428    iio/seg_DATA_reg[7]_2
    SLICE_X85Y95         LUT3 (Prop_lut3_I2_O)        0.044     0.472 r  iio/seg_DATA[7]_i_1/O
                         net (fo=1, routed)           0.000     0.472    iio/seg_DATA[7]_i_1_n_0
    SLICE_X85Y95         FDRE                                         r  iio/seg_DATA_reg[7]/D
  -------------------------------------------------------------------    -------------------





