 
cpldfit:  version P.20131013                        Xilinx Inc.
                                  Fitter Report
Design Name: FrontPanel                          Date:  9-17-2017,  5:23PM
Device Used: XC9572XL-10-VQ44
Fitting Status: Successful

*************************  Mapped Resource Summary  **************************

Macrocells     Product Terms    Function Block   Registers      Pins           
Used/Tot       Used/Tot         Inps Used/Tot    Used/Tot       Used/Tot       
61 /72  ( 85%) 188 /360  ( 52%) 99 /216 ( 46%)   58 /72  ( 81%) 15 /34  ( 44%)

** Function Block Resources **

Function    Mcells      FB Inps     Pterms      IO          
Block       Used/Tot    Used/Tot    Used/Tot    Used/Tot    
FB1          16/18       30/54       42/90       6/ 9
FB2          10/18       10/54       13/90       0/ 9
FB3          17/18       30/54       69/90       7/ 9
FB4          18/18*      29/54       64/90       2/ 7
             -----       -----       -----      -----    
             61/72       99/216     188/360     15/34 

* - Resource is exhausted

** Global Control Resources **

Signal 'ECLK' mapped onto global clock net GCK1.
Global output enable net(s) unused.
Global set/reset net(s) unused.

** Pin Resources **

Signal Type    Required     Mapped  |  Pin Type            Used    Total 
------------------------------------|------------------------------------
Input         :    6           6    |  I/O              :    14      28
Output        :    8           8    |  GCK/IO           :     1       3
Bidirectional :    0           0    |  GTS/IO           :     0       2
GCK           :    1           1    |  GSR/IO           :     0       1
GTS           :    0           0    |
GSR           :    0           0    |
                 ----        ----
        Total     15          15

** Power Data **

There are 15 macrocells in high performance mode (MCHP).
There are 46 macrocells in low power mode (MCLP).
End of Mapped Resource Summary
**************************  Errors and Warnings  ***************************

WARNING:Cpld - Unable to retrieve the path to the iSE Project Repository. Will
   use the default filename of 'FrontPanel.ise'.
INFO:Cpld - Inferring BUFG constraint for signal 'ECLK' based upon the LOC
   constraint 'P43'. It is recommended that you declare this BUFG explicitedly
   in your design. Note that for certain device families the output of a BUFG
   constraint can not drive a gated clock, and the BUFG constraint will be
   ignored.
WARNING:Cpld - Invalid constraint 'PULLDOWN' found in netlist.  The constraint
   is not supported for targeted device and is ignored.
WARNING:Cpld - Invalid constraint 'PULLDOWN' found in netlist.  The constraint
   is not supported for targeted device and is ignored.
*************************  Summary of Mapped Logic  ************************

** 8 Outputs **

Signal                  Total Total Loc     Pin  Pin     Pin     Pwr  Slew Reg Init
Name                    Pts   Inps          No.  Type    Use     Mode Rate State
LED_2                   1     2     FB1_5   40   I/O     O       STD  SLOW 
LED_1                   1     2     FB1_6   41   I/O     O       STD  SLOW 
LED_0                   1     2     FB1_8   42   I/O     O       STD  SLOW 
DIR                     2     2     FB3_2   5    I/O     O       STD  SLOW RESET
IRQ                     1     1     FB3_5   6    I/O     O       STD  SLOW RESET
MISO                    11    13    FB3_14  13   I/O     O       LOW  FAST RESET
BYTE_IN                 4     7     FB4_2   19   I/O     O       LOW  FAST RESET
CLK_50                  1     3     FB4_14  23   I/O     O       LOW  SLOW RESET

** 53 Buried Nodes **

Signal                  Total Total Loc     Pwr  Reg Init
Name                    Pts   Inps          Mode State
XLXI_15/r_reg<1>        1     1     FB1_3   LOW  RESET
XLXN_78<0>              2     2     FB1_4   LOW  RESET
XLXI_30/CMDDATA         2     2     FB1_7   LOW  RESET
XLXI_30/SPIDATA_IN<7>   3     3     FB1_9   LOW  RESET
XLXI_30/SPIDATA_IN<6>   3     3     FB1_10  LOW  RESET
XLXI_30/SPIDATA_IN<5>   3     3     FB1_11  LOW  RESET
XLXI_30/SPIDATA_IN<4>   3     3     FB1_12  LOW  RESET
XLXI_30/SPIDATA_IN<3>   3     3     FB1_13  LOW  RESET
XLXI_30/SPIDATA_IN<2>   3     3     FB1_14  LOW  RESET
XLXN_78<1>              4     4     FB1_15  LOW  RESET
LED<2>                  4     12    FB1_16  LOW  RESET
LED<1>                  4     12    FB1_17  LOW  RESET
LED<0>                  4     12    FB1_18  LOW  RESET
XLXI_2/rotary_in<1>     1     1     FB2_9   STD  RESET
XLXI_2/rotary_in<0>     1     1     FB2_10  STD  RESET
XLXI_2/rotary_event     1     2     FB2_11  STD  RESET
XLXI_2/rotary_b_in      1     1     FB2_12  STD  RESET
XLXI_2/rotary_a_in      1     1     FB2_13  STD  RESET
XLXI_2/internal_detent  1     1     FB2_14  STD  RESET
XLXI_2/delay_rotary_q1  1     1     FB2_15  STD  RESET
XLXI_2/rotary_q2        2     3     FB2_16  STD  RESET
XLXI_2/rotary_q1        2     3     FB2_17  STD  RESET
XLXI_2/rotary_left      2     3     FB2_18  STD  RESET
XLXI_30/SPIDATA_IN<0>   3     3     FB3_1   LOW  RESET
XLXI_30/BITCNT<2>       3     5     FB3_3   LOW  RESET
XLXI_30/BITCNT<1>       3     4     FB3_4   LOW  RESET
XLXI_30/BITCNT<0>       3     3     FB3_6   LOW  RESET
XLXI_30/DEVCMD<6>       4     4     FB3_7   LOW  RESET
XLXI_30/DEVCMD<5>       4     4     FB3_8   LOW  RESET
XLXI_30/DEVCMD<4>       4     4     FB3_9   LOW  RESET
XLXI_30/DEVCMD<3>       4     4     FB3_10  LOW  RESET
XLXI_30/DEVCMD<2>       4     4     FB3_11  LOW  RESET
XLXI_30/DEVCMD<1>       4     4     FB3_12  LOW  RESET
XLXI_30/DEVCMD<0>       4     4     FB3_13  LOW  RESET
XLXI_30/BITCNT<3>       4     7     FB3_16  LOW  RESET
XLXI_30/SPIDATA_OUT<0>  5     12    FB3_17  LOW  RESET
XLXI_30/SPIDATA_OUT<7>  6     12    FB3_18  LOW  RESET
XLXI_15/r_reg<0>        1     3     FB4_1   LOW  RESET
XLXI_15/r_reg<2>        2     3     FB4_3   LOW  RESET
XLXI_30/SPIDATA_IN<1>   3     3     FB4_4   LOW  RESET

Signal                  Total Total Loc     Pwr  Reg Init
Name                    Pts   Inps          Mode State
XLXN_78<7>              4     10    FB4_5   LOW  RESET
XLXN_78<6>              4     9     FB4_6   LOW  RESET
XLXN_78<5>              4     8     FB4_7   LOW  RESET
XLXN_78<4>              4     7     FB4_8   LOW  RESET
XLXN_78<3>              4     6     FB4_9   LOW  RESET
XLXN_78<2>              4     5     FB4_10  LOW  RESET
XLXI_30/SPIDATA_OUT<6>  4     12    FB4_11  LOW  RESET
XLXI_30/SPIDATA_OUT<4>  4     12    FB4_12  LOW  RESET
XLXI_30/SPIDATA_OUT<3>  4     12    FB4_13  LOW  RESET
XLXI_30/SPIDATA_OUT<2>  4     12    FB4_15  LOW  RESET
XLXI_30/SPIDATA_OUT<1>  4     12    FB4_16  LOW  RESET
XLXI_30/DEVCMD<7>       4     4     FB4_17  LOW  RESET
XLXI_30/SPIDATA_OUT<5>  5     12    FB4_18  LOW  RESET

** 7 Inputs **

Signal                  Loc     Pin  Pin     Pin     
Name                            No.  Type    Use     
ECLK                    FB1_9   43   GCK/I/O GCK
PHA                     FB1_15  2    I/O     I
PHB                     FB1_17  3    I/O     I
MOSI                    FB3_8   7    I/O     I
SCLK                    FB3_9   8    I/O     I
SS                      FB3_11  12   I/O     I
RESET                   FB3_16  18   I/O     I

Legend:
Pin No. - ~ - User Assigned
**************************  Function Block Details  ************************
Legend:
Total Pt     - Total product terms used by the macrocell signal
Imp Pt       - Product terms imported from other macrocells
Exp Pt       - Product terms exported to other macrocells
               in direction shown
Unused Pt    - Unused local product terms remaining in macrocell
Loc          - Location where logic was mapped in device
Pin Type/Use - I  - Input             GCK - Global Clock
               O  - Output            GTS - Global Output Enable
              (b) - Buried macrocell  GSR - Global Set/Reset
X            - Signal used as input to the macrocell logic.
Pin No.      - ~  - User Assigned
*********************************** FB1  ***********************************
Number of function block inputs used/remaining:               30/24
Number of signals used by logic mapping into function block:  30
Signal              Total   Imp   Exp Unused  Loc     Pin   Pin     Pin
Name                Pt      Pt    Pt  Pt               #    Type    Use
(unused)              0       0     0   5     FB1_1         (b)     
(unused)              0       0     0   5     FB1_2   39    I/O     
XLXI_15/r_reg<1>      1       0     0   4     FB1_3         (b)     (b)
XLXN_78<0>            2       0     0   3     FB1_4         (b)     (b)
LED_2                 1       0     0   4     FB1_5   40    I/O     O
LED_1                 1       0     0   4     FB1_6   41    I/O     O
XLXI_30/CMDDATA       2       0     0   3     FB1_7         (b)     (b)
LED_0                 1       0     0   4     FB1_8   42    I/O     O
XLXI_30/SPIDATA_IN<7>
                      3       0     0   2     FB1_9   43    GCK/I/O GCK
XLXI_30/SPIDATA_IN<6>
                      3       0     0   2     FB1_10        (b)     (b)
XLXI_30/SPIDATA_IN<5>
                      3       0     0   2     FB1_11  44    GCK/I/O (b)
XLXI_30/SPIDATA_IN<4>
                      3       0     0   2     FB1_12        (b)     (b)
XLXI_30/SPIDATA_IN<3>
                      3       0     0   2     FB1_13        (b)     (b)
XLXI_30/SPIDATA_IN<2>
                      3       0     0   2     FB1_14  1     GCK/I/O (b)
XLXN_78<1>            4       0     0   1     FB1_15  2     I/O     I
LED<2>                4       0     0   1     FB1_16        (b)     (b)
LED<1>                4       0     0   1     FB1_17  3     I/O     I
LED<0>                4       0     0   1     FB1_18        (b)     (b)

Signals Used by Logic in Function Block
  1: BYTE_IN           11: SS                 21: XLXI_30/DEVCMD<7> 
  2: CLK_50            12: XLXI_15/r_reg<0>   22: XLXI_30/SPIDATA_IN<0> 
  3: DIR               13: XLXI_30/CMDDATA    23: XLXI_30/SPIDATA_IN<1> 
  4: IRQ               14: XLXI_30/DEVCMD<0>  24: XLXI_30/SPIDATA_IN<2> 
  5: LED<0>            15: XLXI_30/DEVCMD<1>  25: XLXI_30/SPIDATA_IN<3> 
  6: LED<1>            16: XLXI_30/DEVCMD<2>  26: XLXI_30/SPIDATA_IN<4> 
  7: LED<2>            17: XLXI_30/DEVCMD<3>  27: XLXI_30/SPIDATA_IN<5> 
  8: MOSI              18: XLXI_30/DEVCMD<4>  28: XLXI_30/SPIDATA_IN<6> 
  9: RESET             19: XLXI_30/DEVCMD<5>  29: XLXI_30/SPIDATA_IN<7> 
 10: SCLK              20: XLXI_30/DEVCMD<6>  30: XLXN_78<0> 

Signal                        1         2         3         4 FB
Name                0----+----0----+----0----+----0----+----0 Inputs
XLXI_15/r_reg<1>     ...........X............................ 1
XLXN_78<0>           ...X....X............................... 2
LED_2                .X....X................................. 2
LED_1                .X...X.................................. 2
XLXI_30/CMDDATA      X.......X............................... 2
LED_0                .X..X................................... 2
XLXI_30/SPIDATA_IN<7> 
                     .......X.XX............................. 3
XLXI_30/SPIDATA_IN<6> 
                     .........XX.................X........... 3
XLXI_30/SPIDATA_IN<5> 
                     .........XX................X............ 3
XLXI_30/SPIDATA_IN<4> 
                     .........XX...............X............. 3
XLXI_30/SPIDATA_IN<3> 
                     .........XX..............X.............. 3
XLXI_30/SPIDATA_IN<2> 
                     .........XX.............X............... 3
XLXN_78<1>           ..XX....X....................X.......... 4
LED<2>               X.......X...XXXXXXXXX..X................ 12
LED<1>               X.......X...XXXXXXXXX.X................. 12
LED<0>               X.......X...XXXXXXXXXX.................. 12
                    0----+----1----+----2----+----3----+----4
                              0         0         0         0
*********************************** FB2  ***********************************
Number of function block inputs used/remaining:               10/44
Number of signals used by logic mapping into function block:  10
Signal              Total   Imp   Exp Unused  Loc     Pin   Pin     Pin
Name                Pt      Pt    Pt  Pt               #    Type    Use
(unused)              0       0     0   5     FB2_1         (b)     
(unused)              0       0     0   5     FB2_2   29    I/O     
(unused)              0       0     0   5     FB2_3         (b)     
(unused)              0       0     0   5     FB2_4         (b)     
(unused)              0       0     0   5     FB2_5   30    I/O     
(unused)              0       0     0   5     FB2_6   31    I/O     
(unused)              0       0     0   5     FB2_7         (b)     
(unused)              0       0     0   5     FB2_8   32    I/O     
XLXI_2/rotary_in<1>   1       0     0   4     FB2_9   33    GSR/I/O (b)
XLXI_2/rotary_in<0>   1       0     0   4     FB2_10        (b)     (b)
XLXI_2/rotary_event   1       0     0   4     FB2_11  34    GTS/I/O (b)
XLXI_2/rotary_b_in    1       0     0   4     FB2_12        (b)     (b)
XLXI_2/rotary_a_in    1       0     0   4     FB2_13        (b)     (b)
XLXI_2/internal_detent
                      1       0     0   4     FB2_14  36    GTS/I/O (b)
XLXI_2/delay_rotary_q1
                      1       0     0   4     FB2_15  37    I/O     (b)
XLXI_2/rotary_q2      2       0     0   3     FB2_16        (b)     (b)
XLXI_2/rotary_q1      2       0     0   3     FB2_17  38    I/O     (b)
XLXI_2/rotary_left    2       0     0   3     FB2_18        (b)     (b)

Signals Used by Logic in Function Block
  1: XLXI_2/delay_rotary_q1   5: XLXI_2/rotary_in<0>   8: XLXI_2/rotary_q2 
  2: XLXI_2/rotary_a_in       6: XLXI_2/rotary_in<1>   9: PHA 
  3: XLXI_2/rotary_b_in       7: XLXI_2/rotary_q1     10: PHB 
  4: XLXI_2/rotary_event    

Signal                        1         2         3         4 FB
Name                0----+----0----+----0----+----0----+----0 Inputs
XLXI_2/rotary_in<1>  ..X..................................... 1
XLXI_2/rotary_in<0>  .X...................................... 1
XLXI_2/rotary_event  X.....X................................. 2
XLXI_2/rotary_b_in   .........X.............................. 1
XLXI_2/rotary_a_in   ........X............................... 1
XLXI_2/internal_detent 
                     ...X.................................... 1
XLXI_2/delay_rotary_q1 
                     ......X................................. 1
XLXI_2/rotary_q2     ....XX.X................................ 3
XLXI_2/rotary_q1     ....XXX................................. 3
XLXI_2/rotary_left   X.....XX................................ 3
                    0----+----1----+----2----+----3----+----4
                              0         0         0         0
*********************************** FB3  ***********************************
Number of function block inputs used/remaining:               30/24
Number of signals used by logic mapping into function block:  30
Signal              Total   Imp   Exp Unused  Loc     Pin   Pin     Pin
Name                Pt      Pt    Pt  Pt               #    Type    Use
XLXI_30/SPIDATA_IN<0>
                      3       0   /\1   1     FB3_1         (b)     (b)
DIR                   2       0     0   3     FB3_2   5     I/O     O
XLXI_30/BITCNT<2>     3       0     0   2     FB3_3         (b)     (b)
XLXI_30/BITCNT<1>     3       0     0   2     FB3_4         (b)     (b)
IRQ                   1       0     0   4     FB3_5   6     I/O     O
XLXI_30/BITCNT<0>     3       0     0   2     FB3_6         (b)     (b)
XLXI_30/DEVCMD<6>     4       0     0   1     FB3_7         (b)     (b)
XLXI_30/DEVCMD<5>     4       0     0   1     FB3_8   7     I/O     I
XLXI_30/DEVCMD<4>     4       0     0   1     FB3_9   8     I/O     I
XLXI_30/DEVCMD<3>     4       0     0   1     FB3_10        (b)     (b)
XLXI_30/DEVCMD<2>     4       0     0   1     FB3_11  12    I/O     I
XLXI_30/DEVCMD<1>     4       0     0   1     FB3_12        (b)     (b)
XLXI_30/DEVCMD<0>     4       0   \/1   0     FB3_13        (b)     (b)
MISO                 11       6<-   0   0     FB3_14  13    I/O     O
(unused)              0       0   /\5   0     FB3_15  14    I/O     (b)
XLXI_30/BITCNT<3>     4       0     0   1     FB3_16  18    I/O     I
XLXI_30/SPIDATA_OUT<0>
                      5       0     0   0     FB3_17  16    I/O     (b)
XLXI_30/SPIDATA_OUT<7>
                      6       1<-   0   0     FB3_18        (b)     (b)

Signals Used by Logic in Function Block
  1: BYTE_IN                 11: XLXI_30/BITCNT<3>      21: XLXI_30/SPIDATA_OUT<0> 
  2: RESET                   12: XLXI_30/CMDDATA        22: XLXI_30/SPIDATA_OUT<1> 
  3: SCLK                    13: XLXI_30/SPIDATA_IN<0>  23: XLXI_30/SPIDATA_OUT<2> 
  4: SS                      14: XLXI_30/SPIDATA_IN<1>  24: XLXI_30/SPIDATA_OUT<3> 
  5: XLXI_2/internal_detent  15: XLXI_30/SPIDATA_IN<2>  25: XLXI_30/SPIDATA_OUT<4> 
  6: XLXI_2/rotary_event     16: XLXI_30/SPIDATA_IN<3>  26: XLXI_30/SPIDATA_OUT<5> 
  7: XLXI_2/rotary_left      17: XLXI_30/SPIDATA_IN<4>  27: XLXI_30/SPIDATA_OUT<6> 
  8: XLXI_30/BITCNT<0>       18: XLXI_30/SPIDATA_IN<5>  28: XLXI_30/SPIDATA_OUT<7> 
  9: XLXI_30/BITCNT<1>       19: XLXI_30/SPIDATA_IN<6>  29: XLXN_78<0> 
 10: XLXI_30/BITCNT<2>       20: XLXI_30/SPIDATA_IN<7>  30: XLXN_78<7> 

Signal                        1         2         3         4 FB
Name                0----+----0----+----0----+----0----+----0 Inputs
XLXI_30/SPIDATA_IN<0> 
                     ..XX.........X.......................... 3
DIR                  .....XX................................. 2
XLXI_30/BITCNT<2>    .XXX...XX............................... 5
XLXI_30/BITCNT<1>    .XXX...X................................ 4
IRQ                  ....X................................... 1
XLXI_30/BITCNT<0>    .XXX.................................... 3
XLXI_30/DEVCMD<6>    XX.........X......X..................... 4
XLXI_30/DEVCMD<5>    XX.........X.....X...................... 4
XLXI_30/DEVCMD<4>    XX.........X....X....................... 4
XLXI_30/DEVCMD<3>    XX.........X...X........................ 4
XLXI_30/DEVCMD<2>    XX.........X..X......................... 4
XLXI_30/DEVCMD<1>    XX.........X.X.......................... 4
XLXI_30/DEVCMD<0>    XX.........XX........................... 4
MISO                 ..XX...XXX..........XXXXXXXX............ 13
XLXI_30/BITCNT<3>    .XXX...XXXX............................. 7
XLXI_30/SPIDATA_OUT<0> 
                     XX.........XXXXXXXXX........X........... 12
XLXI_30/SPIDATA_OUT<7> 
                     XX.........XXXXXXXXX.........X.......... 12
                    0----+----1----+----2----+----3----+----4
                              0         0         0         0
*********************************** FB4  ***********************************
Number of function block inputs used/remaining:               29/25
Number of signals used by logic mapping into function block:  29
Signal              Total   Imp   Exp Unused  Loc     Pin   Pin     Pin
Name                Pt      Pt    Pt  Pt               #    Type    Use
XLXI_15/r_reg<0>      1       0     0   4     FB4_1         (b)     (b)
BYTE_IN               4       0     0   1     FB4_2   19    I/O     O
XLXI_15/r_reg<2>      2       0     0   3     FB4_3         (b)     (b)
XLXI_30/SPIDATA_IN<1>
                      3       0     0   2     FB4_4         (b)     (b)
XLXN_78<7>            4       0     0   1     FB4_5   20    I/O     (b)
XLXN_78<6>            4       0     0   1     FB4_6         (b)     (b)
XLXN_78<5>            4       0     0   1     FB4_7         (b)     (b)
XLXN_78<4>            4       0     0   1     FB4_8   21    I/O     (b)
XLXN_78<3>            4       0     0   1     FB4_9         (b)     (b)
XLXN_78<2>            4       0     0   1     FB4_10        (b)     (b)
XLXI_30/SPIDATA_OUT<6>
                      4       0     0   1     FB4_11  22    I/O     (b)
XLXI_30/SPIDATA_OUT<4>
                      4       0     0   1     FB4_12        (b)     (b)
XLXI_30/SPIDATA_OUT<3>
                      4       0     0   1     FB4_13        (b)     (b)
CLK_50                1       0     0   4     FB4_14  23    I/O     O
XLXI_30/SPIDATA_OUT<2>
                      4       0     0   1     FB4_15  27    I/O     (b)
XLXI_30/SPIDATA_OUT<1>
                      4       0     0   1     FB4_16        (b)     (b)
XLXI_30/DEVCMD<7>     4       0     0   1     FB4_17  28    I/O     (b)
XLXI_30/SPIDATA_OUT<5>
                      5       0     0   0     FB4_18        (b)     (b)

Signals Used by Logic in Function Block
  1: BYTE_IN            11: XLXI_30/BITCNT<1>      21: XLXI_30/SPIDATA_IN<6> 
  2: DIR                12: XLXI_30/BITCNT<2>      22: XLXI_30/SPIDATA_IN<7> 
  3: IRQ                13: XLXI_30/BITCNT<3>      23: XLXN_78<0> 
  4: RESET              14: XLXI_30/CMDDATA        24: XLXN_78<1> 
  5: SCLK               15: XLXI_30/SPIDATA_IN<0>  25: XLXN_78<2> 
  6: SS                 16: XLXI_30/SPIDATA_IN<1>  26: XLXN_78<3> 
  7: XLXI_15/r_reg<0>   17: XLXI_30/SPIDATA_IN<2>  27: XLXN_78<4> 
  8: XLXI_15/r_reg<1>   18: XLXI_30/SPIDATA_IN<3>  28: XLXN_78<5> 
  9: XLXI_15/r_reg<2>   19: XLXI_30/SPIDATA_IN<4>  29: XLXN_78<6> 
 10: XLXI_30/BITCNT<0>  20: XLXI_30/SPIDATA_IN<5> 

Signal                        1         2         3         4 FB
Name                0----+----0----+----0----+----0----+----0 Inputs
XLXI_15/r_reg<0>     ......XXX............................... 3
BYTE_IN              ...XXX...XXXX........................... 7
XLXI_15/r_reg<2>     ......XXX............................... 3
XLXI_30/SPIDATA_IN<1> 
                     ....XX..........X....................... 3
XLXN_78<7>           .XXX..................XXXXXXX........... 10
XLXN_78<6>           .XXX..................XXXXXX............ 9
XLXN_78<5>           .XXX..................XXXXX............. 8
XLXN_78<4>           .XXX..................XXXX.............. 7
XLXN_78<3>           .XXX..................XXX............... 6
XLXN_78<2>           .XXX..................XX................ 5
XLXI_30/SPIDATA_OUT<6> 
                     X..X.........XXXXXXXXX......X........... 12
XLXI_30/SPIDATA_OUT<4> 
                     X..X.........XXXXXXXXX....X............. 12
XLXI_30/SPIDATA_OUT<3> 
                     X..X.........XXXXXXXXX...X.............. 12
CLK_50               ......XXX............................... 3
XLXI_30/SPIDATA_OUT<2> 
                     X..X.........XXXXXXXXX..X............... 12
XLXI_30/SPIDATA_OUT<1> 
                     X..X.........XXXXXXXXX.X................ 12
XLXI_30/DEVCMD<7>    X..X.........X.......X.................. 4
XLXI_30/SPIDATA_OUT<5> 
                     X..X.........XXXXXXXXX.....X............ 12
                    0----+----1----+----2----+----3----+----4
                              0         0         0         0
*******************************  Equations  ********************************

********** Mapped Logic **********

FDCPE_BYTE_IN: FDCPE port map (BYTE_IN,BYTE_IN_D,NOT SCLK,RESET,'0');
BYTE_IN_D <= ((SS AND NOT XLXI_30/BITCNT(0) AND NOT XLXI_30/BITCNT(2) AND 
	NOT XLXI_30/BITCNT(1) AND XLXI_30/BITCNT(3))
	OR (NOT SS AND XLXI_30/BITCNT(0) AND XLXI_30/BITCNT(2) AND 
	XLXI_30/BITCNT(1) AND NOT XLXI_30/BITCNT(3)));

FTCPE_CLK_50: FTCPE port map (CLK_50,'1',ECLK,'0','0',CLK_50_CE);
CLK_50_CE <= (NOT XLXI_15/r_reg(0) AND NOT XLXI_15/r_reg(1) AND 
	XLXI_15/r_reg(2));

FDCPE_DIR: FDCPE port map (DIR,XLXI_2/rotary_left,ECLK,'0','0',XLXI_2/rotary_event);



FDCPE_IRQ: FDCPE port map (IRQ,XLXI_2/internal_detent,ECLK,'0','0');

FDCPE_LED0: FDCPE port map (LED(0),XLXI_30/SPIDATA_IN(0),BYTE_IN,RESET,'0',LED_CE(0));
LED_CE(0) <= (XLXI_30/DEVCMD(0) AND NOT XLXI_30/DEVCMD(1) AND 
	NOT XLXI_30/DEVCMD(2) AND NOT XLXI_30/DEVCMD(3) AND NOT XLXI_30/DEVCMD(4) AND 
	NOT XLXI_30/DEVCMD(5) AND NOT XLXI_30/DEVCMD(6) AND NOT XLXI_30/DEVCMD(7) AND 
	XLXI_30/CMDDATA);

FDCPE_LED1: FDCPE port map (LED(1),XLXI_30/SPIDATA_IN(1),BYTE_IN,RESET,'0',LED_CE(1));
LED_CE(1) <= (XLXI_30/DEVCMD(0) AND NOT XLXI_30/DEVCMD(1) AND 
	NOT XLXI_30/DEVCMD(2) AND NOT XLXI_30/DEVCMD(3) AND NOT XLXI_30/DEVCMD(4) AND 
	NOT XLXI_30/DEVCMD(5) AND NOT XLXI_30/DEVCMD(6) AND NOT XLXI_30/DEVCMD(7) AND 
	XLXI_30/CMDDATA);

FDCPE_LED2: FDCPE port map (LED(2),XLXI_30/SPIDATA_IN(2),BYTE_IN,RESET,'0',LED_CE(2));
LED_CE(2) <= (XLXI_30/DEVCMD(0) AND NOT XLXI_30/DEVCMD(1) AND 
	NOT XLXI_30/DEVCMD(2) AND NOT XLXI_30/DEVCMD(3) AND NOT XLXI_30/DEVCMD(4) AND 
	NOT XLXI_30/DEVCMD(5) AND NOT XLXI_30/DEVCMD(6) AND NOT XLXI_30/DEVCMD(7) AND 
	XLXI_30/CMDDATA);


LED_0 <= (LED(0) AND CLK_50);


LED_1 <= (LED(1) AND CLK_50);


LED_2 <= (LED(2) AND CLK_50);

FDCPE_MISO: FDCPE port map (MISO_I,MISO,SCLK,'0','0',NOT SS);
MISO <= ((XLXI_30/BITCNT(0) AND XLXI_30/BITCNT(2) AND 
	NOT XLXI_30/BITCNT(1) AND XLXI_30/SPIDATA_OUT(5))
	OR (XLXI_30/BITCNT(0) AND NOT XLXI_30/BITCNT(2) AND 
	XLXI_30/BITCNT(1) AND XLXI_30/SPIDATA_OUT(3))
	OR (XLXI_30/BITCNT(0) AND NOT XLXI_30/BITCNT(2) AND 
	NOT XLXI_30/BITCNT(1) AND XLXI_30/SPIDATA_OUT(1))
	OR (NOT XLXI_30/BITCNT(0) AND XLXI_30/BITCNT(2) AND 
	NOT XLXI_30/BITCNT(1) AND XLXI_30/SPIDATA_OUT(4))
	OR (NOT XLXI_30/BITCNT(0) AND NOT XLXI_30/BITCNT(2) AND 
	XLXI_30/BITCNT(1) AND XLXI_30/SPIDATA_OUT(2))
	OR (NOT XLXI_30/BITCNT(0) AND NOT XLXI_30/BITCNT(2) AND 
	NOT XLXI_30/BITCNT(1) AND XLXI_30/SPIDATA_OUT(0))
	OR (XLXI_30/BITCNT(0) AND XLXI_30/BITCNT(2) AND 
	XLXI_30/BITCNT(1) AND XLXI_30/SPIDATA_OUT(7))
	OR (NOT XLXI_30/BITCNT(0) AND XLXI_30/BITCNT(2) AND 
	XLXI_30/BITCNT(1) AND XLXI_30/SPIDATA_OUT(6)));
MISO <= MISO_I when MISO_OE = '1' else 'Z';
MISO_OE <= NOT SS;

FTCPE_XLXI_15/r_reg0: FTCPE port map (XLXI_15/r_reg(0),XLXI_15/r_reg_T(0),ECLK,'0','0');
XLXI_15/r_reg_T(0) <= (NOT XLXI_15/r_reg(0) AND NOT XLXI_15/r_reg(1) AND 
	XLXI_15/r_reg(2));

FTCPE_XLXI_15/r_reg1: FTCPE port map (XLXI_15/r_reg(1),XLXI_15/r_reg(0),ECLK,'0','0');

FTCPE_XLXI_15/r_reg2: FTCPE port map (XLXI_15/r_reg(2),XLXI_15/r_reg_T(2),ECLK,'0','0');
XLXI_15/r_reg_T(2) <= ((XLXI_15/r_reg(0) AND XLXI_15/r_reg(1))
	OR (NOT XLXI_15/r_reg(0) AND NOT XLXI_15/r_reg(1) AND 
	XLXI_15/r_reg(2)));

FDCPE_XLXI_2/delay_rotary_q1: FDCPE port map (XLXI_2/delay_rotary_q1,XLXI_2/rotary_q1,ECLK,'0','0');

FDCPE_XLXI_2/internal_detent: FDCPE port map (XLXI_2/internal_detent,XLXI_2/rotary_event,ECLK,'0','0');

FDCPE_XLXI_2/rotary_a_in: FDCPE port map (XLXI_2/rotary_a_in,PHA,ECLK,'0','0');

FDCPE_XLXI_2/rotary_b_in: FDCPE port map (XLXI_2/rotary_b_in,PHB,ECLK,'0','0');

FDCPE_XLXI_2/rotary_event: FDCPE port map (XLXI_2/rotary_event,XLXI_2/rotary_event_D,ECLK,'0','0');
XLXI_2/rotary_event_D <= (XLXI_2/rotary_q1 AND NOT XLXI_2/delay_rotary_q1);

FDCPE_XLXI_2/rotary_in0: FDCPE port map (XLXI_2/rotary_in(0),XLXI_2/rotary_a_in,ECLK,'0','0');

FDCPE_XLXI_2/rotary_in1: FDCPE port map (XLXI_2/rotary_in(1),XLXI_2/rotary_b_in,ECLK,'0','0');

FDCPE_XLXI_2/rotary_left: FDCPE port map (XLXI_2/rotary_left,XLXI_2/rotary_q2,ECLK,'0','0',XLXI_2/rotary_left_CE);
XLXI_2/rotary_left_CE <= (XLXI_2/rotary_q1 AND NOT XLXI_2/delay_rotary_q1);

FTCPE_XLXI_2/rotary_q1: FTCPE port map (XLXI_2/rotary_q1,XLXI_2/rotary_q1_T,ECLK,'0','0');
XLXI_2/rotary_q1_T <= ((XLXI_2/rotary_in(1) AND NOT XLXI_2/rotary_q1 AND 
	XLXI_2/rotary_in(0))
	OR (NOT XLXI_2/rotary_in(1) AND XLXI_2/rotary_q1 AND 
	NOT XLXI_2/rotary_in(0)));

FTCPE_XLXI_2/rotary_q2: FTCPE port map (XLXI_2/rotary_q2,XLXI_2/rotary_q2_T,ECLK,'0','0');
XLXI_2/rotary_q2_T <= ((XLXI_2/rotary_in(1) AND NOT XLXI_2/rotary_q2 AND 
	NOT XLXI_2/rotary_in(0))
	OR (NOT XLXI_2/rotary_in(1) AND XLXI_2/rotary_q2 AND 
	XLXI_2/rotary_in(0)));

FTCPE_XLXI_30/BITCNT0: FTCPE port map (XLXI_30/BITCNT(0),SS,NOT SCLK,RESET,'0');

FTCPE_XLXI_30/BITCNT1: FTCPE port map (XLXI_30/BITCNT(1),XLXI_30/BITCNT_T(1),NOT SCLK,RESET,'0');
XLXI_30/BITCNT_T(1) <= (NOT SS AND XLXI_30/BITCNT(0));

FTCPE_XLXI_30/BITCNT2: FTCPE port map (XLXI_30/BITCNT(2),XLXI_30/BITCNT_T(2),NOT SCLK,RESET,'0');
XLXI_30/BITCNT_T(2) <= (NOT SS AND XLXI_30/BITCNT(0) AND XLXI_30/BITCNT(1));

FTCPE_XLXI_30/BITCNT3: FTCPE port map (XLXI_30/BITCNT(3),XLXI_30/BITCNT_T(3),NOT SCLK,RESET,'0');
XLXI_30/BITCNT_T(3) <= ((SS AND NOT XLXI_30/BITCNT(0) AND NOT XLXI_30/BITCNT(2) AND 
	NOT XLXI_30/BITCNT(1) AND XLXI_30/BITCNT(3))
	OR (NOT SS AND XLXI_30/BITCNT(0) AND XLXI_30/BITCNT(2) AND 
	XLXI_30/BITCNT(1) AND XLXI_30/BITCNT(3)));

FTCPE_XLXI_30/CMDDATA: FTCPE port map (XLXI_30/CMDDATA,'1',BYTE_IN,'0','0',NOT RESET);

FDCPE_XLXI_30/DEVCMD0: FDCPE port map (XLXI_30/DEVCMD(0),XLXI_30/SPIDATA_IN(0),BYTE_IN,RESET,'0',NOT XLXI_30/CMDDATA);

FDCPE_XLXI_30/DEVCMD1: FDCPE port map (XLXI_30/DEVCMD(1),XLXI_30/SPIDATA_IN(1),BYTE_IN,RESET,'0',NOT XLXI_30/CMDDATA);

FDCPE_XLXI_30/DEVCMD2: FDCPE port map (XLXI_30/DEVCMD(2),XLXI_30/SPIDATA_IN(2),BYTE_IN,RESET,'0',NOT XLXI_30/CMDDATA);

FDCPE_XLXI_30/DEVCMD3: FDCPE port map (XLXI_30/DEVCMD(3),XLXI_30/SPIDATA_IN(3),BYTE_IN,RESET,'0',NOT XLXI_30/CMDDATA);

FDCPE_XLXI_30/DEVCMD4: FDCPE port map (XLXI_30/DEVCMD(4),XLXI_30/SPIDATA_IN(4),BYTE_IN,RESET,'0',NOT XLXI_30/CMDDATA);

FDCPE_XLXI_30/DEVCMD5: FDCPE port map (XLXI_30/DEVCMD(5),XLXI_30/SPIDATA_IN(5),BYTE_IN,RESET,'0',NOT XLXI_30/CMDDATA);

FDCPE_XLXI_30/DEVCMD6: FDCPE port map (XLXI_30/DEVCMD(6),XLXI_30/SPIDATA_IN(6),BYTE_IN,RESET,'0',NOT XLXI_30/CMDDATA);

FDCPE_XLXI_30/DEVCMD7: FDCPE port map (XLXI_30/DEVCMD(7),XLXI_30/SPIDATA_IN(7),BYTE_IN,RESET,'0',NOT XLXI_30/CMDDATA);

FDCPE_XLXI_30/SPIDATA_IN0: FDCPE port map (XLXI_30/SPIDATA_IN(0),XLXI_30/SPIDATA_IN(1),SCLK,'0','0',NOT SS);

FDCPE_XLXI_30/SPIDATA_IN1: FDCPE port map (XLXI_30/SPIDATA_IN(1),XLXI_30/SPIDATA_IN(2),SCLK,'0','0',NOT SS);

FDCPE_XLXI_30/SPIDATA_IN2: FDCPE port map (XLXI_30/SPIDATA_IN(2),XLXI_30/SPIDATA_IN(3),SCLK,'0','0',NOT SS);

FDCPE_XLXI_30/SPIDATA_IN3: FDCPE port map (XLXI_30/SPIDATA_IN(3),XLXI_30/SPIDATA_IN(4),SCLK,'0','0',NOT SS);

FDCPE_XLXI_30/SPIDATA_IN4: FDCPE port map (XLXI_30/SPIDATA_IN(4),XLXI_30/SPIDATA_IN(5),SCLK,'0','0',NOT SS);

FDCPE_XLXI_30/SPIDATA_IN5: FDCPE port map (XLXI_30/SPIDATA_IN(5),XLXI_30/SPIDATA_IN(6),SCLK,'0','0',NOT SS);

FDCPE_XLXI_30/SPIDATA_IN6: FDCPE port map (XLXI_30/SPIDATA_IN(6),XLXI_30/SPIDATA_IN(7),SCLK,'0','0',NOT SS);

FDCPE_XLXI_30/SPIDATA_IN7: FDCPE port map (XLXI_30/SPIDATA_IN(7),MOSI,SCLK,'0','0',NOT SS);

FDCPE_XLXI_30/SPIDATA_OUT0: FDCPE port map (XLXI_30/SPIDATA_OUT(0),XLXI_30/SPIDATA_OUT_D(0),BYTE_IN,RESET,'0');
XLXI_30/SPIDATA_OUT_D(0) <= ((NOT XLXI_30/CMDDATA AND NOT XLXI_30/SPIDATA_IN(1) AND 
	NOT XLXI_30/SPIDATA_IN(2) AND NOT XLXI_30/SPIDATA_IN(3) AND NOT XLXI_30/SPIDATA_IN(4) AND 
	NOT XLXI_30/SPIDATA_IN(5) AND NOT XLXI_30/SPIDATA_IN(6) AND NOT XLXI_30/SPIDATA_IN(7))
	OR (NOT XLXI_30/CMDDATA AND XLXI_30/SPIDATA_IN(1) AND 
	XLXI_30/SPIDATA_IN(2) AND NOT XLXI_30/SPIDATA_IN(3) AND NOT XLXI_30/SPIDATA_IN(4) AND 
	NOT XLXI_30/SPIDATA_IN(0) AND NOT XLXI_30/SPIDATA_IN(5) AND NOT XLXI_30/SPIDATA_IN(6) AND 
	NOT XLXI_30/SPIDATA_IN(7))
	OR (NOT XLXI_30/CMDDATA AND XLXI_30/SPIDATA_IN(1) AND 
	XLXI_30/SPIDATA_IN(2) AND XLXI_30/SPIDATA_IN(3) AND XLXI_30/SPIDATA_IN(4) AND 
	XLXI_30/SPIDATA_IN(0) AND XLXN_78(0) AND NOT XLXI_30/SPIDATA_IN(5) AND 
	NOT XLXI_30/SPIDATA_IN(6) AND NOT XLXI_30/SPIDATA_IN(7)));

FDCPE_XLXI_30/SPIDATA_OUT1: FDCPE port map (XLXI_30/SPIDATA_OUT(1),XLXI_30/SPIDATA_OUT_D(1),BYTE_IN,RESET,'0');
XLXI_30/SPIDATA_OUT_D(1) <= ((NOT XLXI_30/CMDDATA AND NOT XLXI_30/SPIDATA_IN(1) AND 
	NOT XLXI_30/SPIDATA_IN(2) AND XLXI_30/SPIDATA_IN(3) AND XLXI_30/SPIDATA_IN(4) AND 
	XLXI_30/SPIDATA_IN(0) AND NOT XLXI_30/SPIDATA_IN(5) AND NOT XLXI_30/SPIDATA_IN(6) AND 
	NOT XLXI_30/SPIDATA_IN(7))
	OR (NOT XLXI_30/CMDDATA AND XLXI_30/SPIDATA_IN(1) AND 
	XLXI_30/SPIDATA_IN(2) AND XLXI_30/SPIDATA_IN(3) AND XLXI_30/SPIDATA_IN(4) AND 
	XLXI_30/SPIDATA_IN(0) AND XLXN_78(1) AND NOT XLXI_30/SPIDATA_IN(5) AND 
	NOT XLXI_30/SPIDATA_IN(6) AND NOT XLXI_30/SPIDATA_IN(7)));

FDCPE_XLXI_30/SPIDATA_OUT2: FDCPE port map (XLXI_30/SPIDATA_OUT(2),XLXI_30/SPIDATA_OUT_D(2),BYTE_IN,RESET,'0');
XLXI_30/SPIDATA_OUT_D(2) <= ((NOT XLXI_30/CMDDATA AND NOT XLXI_30/SPIDATA_IN(1) AND 
	NOT XLXI_30/SPIDATA_IN(2) AND XLXI_30/SPIDATA_IN(3) AND XLXI_30/SPIDATA_IN(4) AND 
	XLXI_30/SPIDATA_IN(0) AND NOT XLXI_30/SPIDATA_IN(5) AND NOT XLXI_30/SPIDATA_IN(6) AND 
	NOT XLXI_30/SPIDATA_IN(7))
	OR (NOT XLXI_30/CMDDATA AND XLXI_30/SPIDATA_IN(1) AND 
	XLXI_30/SPIDATA_IN(2) AND XLXI_30/SPIDATA_IN(3) AND XLXI_30/SPIDATA_IN(4) AND 
	XLXI_30/SPIDATA_IN(0) AND XLXN_78(2) AND NOT XLXI_30/SPIDATA_IN(5) AND 
	NOT XLXI_30/SPIDATA_IN(6) AND NOT XLXI_30/SPIDATA_IN(7)));

FDCPE_XLXI_30/SPIDATA_OUT3: FDCPE port map (XLXI_30/SPIDATA_OUT(3),XLXI_30/SPIDATA_OUT_D(3),BYTE_IN,RESET,'0');
XLXI_30/SPIDATA_OUT_D(3) <= ((NOT XLXI_30/CMDDATA AND NOT XLXI_30/SPIDATA_IN(1) AND 
	NOT XLXI_30/SPIDATA_IN(2) AND XLXI_30/SPIDATA_IN(3) AND XLXI_30/SPIDATA_IN(4) AND 
	XLXI_30/SPIDATA_IN(0) AND NOT XLXI_30/SPIDATA_IN(5) AND NOT XLXI_30/SPIDATA_IN(6) AND 
	NOT XLXI_30/SPIDATA_IN(7))
	OR (NOT XLXI_30/CMDDATA AND XLXI_30/SPIDATA_IN(1) AND 
	XLXI_30/SPIDATA_IN(2) AND XLXI_30/SPIDATA_IN(3) AND XLXI_30/SPIDATA_IN(4) AND 
	XLXI_30/SPIDATA_IN(0) AND XLXN_78(3) AND NOT XLXI_30/SPIDATA_IN(5) AND 
	NOT XLXI_30/SPIDATA_IN(6) AND NOT XLXI_30/SPIDATA_IN(7)));

FDCPE_XLXI_30/SPIDATA_OUT4: FDCPE port map (XLXI_30/SPIDATA_OUT(4),XLXI_30/SPIDATA_OUT_D(4),BYTE_IN,RESET,'0');
XLXI_30/SPIDATA_OUT_D(4) <= ((NOT XLXI_30/CMDDATA AND XLXI_30/SPIDATA_IN(1) AND 
	XLXI_30/SPIDATA_IN(2) AND NOT XLXI_30/SPIDATA_IN(3) AND NOT XLXI_30/SPIDATA_IN(4) AND 
	NOT XLXI_30/SPIDATA_IN(0) AND NOT XLXI_30/SPIDATA_IN(5) AND NOT XLXI_30/SPIDATA_IN(6) AND 
	NOT XLXI_30/SPIDATA_IN(7))
	OR (NOT XLXI_30/CMDDATA AND XLXI_30/SPIDATA_IN(1) AND 
	XLXI_30/SPIDATA_IN(2) AND XLXI_30/SPIDATA_IN(3) AND XLXI_30/SPIDATA_IN(4) AND 
	XLXI_30/SPIDATA_IN(0) AND XLXN_78(4) AND NOT XLXI_30/SPIDATA_IN(5) AND 
	NOT XLXI_30/SPIDATA_IN(6) AND NOT XLXI_30/SPIDATA_IN(7)));

FDCPE_XLXI_30/SPIDATA_OUT5: FDCPE port map (XLXI_30/SPIDATA_OUT(5),XLXI_30/SPIDATA_OUT_D(5),BYTE_IN,RESET,'0');
XLXI_30/SPIDATA_OUT_D(5) <= ((NOT XLXI_30/CMDDATA AND XLXI_30/SPIDATA_IN(1) AND 
	XLXI_30/SPIDATA_IN(2) AND NOT XLXI_30/SPIDATA_IN(3) AND NOT XLXI_30/SPIDATA_IN(4) AND 
	NOT XLXI_30/SPIDATA_IN(0) AND NOT XLXI_30/SPIDATA_IN(5) AND NOT XLXI_30/SPIDATA_IN(6) AND 
	NOT XLXI_30/SPIDATA_IN(7))
	OR (NOT XLXI_30/CMDDATA AND NOT XLXI_30/SPIDATA_IN(1) AND 
	NOT XLXI_30/SPIDATA_IN(2) AND XLXI_30/SPIDATA_IN(3) AND XLXI_30/SPIDATA_IN(4) AND 
	XLXI_30/SPIDATA_IN(0) AND NOT XLXI_30/SPIDATA_IN(5) AND NOT XLXI_30/SPIDATA_IN(6) AND 
	NOT XLXI_30/SPIDATA_IN(7))
	OR (NOT XLXI_30/CMDDATA AND XLXI_30/SPIDATA_IN(1) AND 
	XLXI_30/SPIDATA_IN(2) AND XLXI_30/SPIDATA_IN(3) AND XLXI_30/SPIDATA_IN(4) AND 
	XLXI_30/SPIDATA_IN(0) AND XLXN_78(5) AND NOT XLXI_30/SPIDATA_IN(5) AND 
	NOT XLXI_30/SPIDATA_IN(6) AND NOT XLXI_30/SPIDATA_IN(7)));

FDCPE_XLXI_30/SPIDATA_OUT6: FDCPE port map (XLXI_30/SPIDATA_OUT(6),XLXI_30/SPIDATA_OUT_D(6),BYTE_IN,RESET,'0');
XLXI_30/SPIDATA_OUT_D(6) <= ((NOT XLXI_30/CMDDATA AND XLXI_30/SPIDATA_IN(1) AND 
	XLXI_30/SPIDATA_IN(2) AND NOT XLXI_30/SPIDATA_IN(3) AND NOT XLXI_30/SPIDATA_IN(4) AND 
	NOT XLXI_30/SPIDATA_IN(0) AND NOT XLXI_30/SPIDATA_IN(5) AND NOT XLXI_30/SPIDATA_IN(6) AND 
	NOT XLXI_30/SPIDATA_IN(7))
	OR (NOT XLXI_30/CMDDATA AND XLXI_30/SPIDATA_IN(1) AND 
	XLXI_30/SPIDATA_IN(2) AND XLXI_30/SPIDATA_IN(3) AND XLXI_30/SPIDATA_IN(4) AND 
	XLXI_30/SPIDATA_IN(0) AND XLXN_78(6) AND NOT XLXI_30/SPIDATA_IN(5) AND 
	NOT XLXI_30/SPIDATA_IN(6) AND NOT XLXI_30/SPIDATA_IN(7)));

FDCPE_XLXI_30/SPIDATA_OUT7: FDCPE port map (XLXI_30/SPIDATA_OUT(7),XLXI_30/SPIDATA_OUT_D(7),BYTE_IN,RESET,'0');
XLXI_30/SPIDATA_OUT_D(7) <= ((XLXI_30/CMDDATA)
	OR (XLXI_30/SPIDATA_IN(1) AND XLXI_30/SPIDATA_IN(2) AND 
	XLXI_30/SPIDATA_IN(3) AND XLXI_30/SPIDATA_IN(4) AND XLXI_30/SPIDATA_IN(0) AND 
	NOT XLXI_30/SPIDATA_IN(5) AND NOT XLXI_30/SPIDATA_IN(6) AND NOT XLXI_30/SPIDATA_IN(7) AND 
	NOT XLXN_78(7))
	OR (NOT XLXI_30/SPIDATA_IN(1) AND NOT XLXI_30/SPIDATA_IN(2) AND 
	NOT XLXI_30/SPIDATA_IN(3) AND NOT XLXI_30/SPIDATA_IN(4) AND NOT XLXI_30/SPIDATA_IN(5) AND 
	NOT XLXI_30/SPIDATA_IN(6) AND NOT XLXI_30/SPIDATA_IN(7))
	OR (XLXI_30/SPIDATA_IN(1) AND XLXI_30/SPIDATA_IN(2) AND 
	NOT XLXI_30/SPIDATA_IN(3) AND NOT XLXI_30/SPIDATA_IN(4) AND NOT XLXI_30/SPIDATA_IN(0) AND 
	NOT XLXI_30/SPIDATA_IN(5) AND NOT XLXI_30/SPIDATA_IN(6) AND NOT XLXI_30/SPIDATA_IN(7)));

FTCPE_XLXN_780: FTCPE port map (XLXN_78(0),'1',IRQ,'0','0',NOT RESET);

FTCPE_XLXN_781: FTCPE port map (XLXN_78(1),XLXN_78_T(1),IRQ,'0','0',NOT RESET);
XLXN_78_T(1) <= ((DIR AND NOT XLXN_78(0))
	OR (NOT DIR AND XLXN_78(0)));

FTCPE_XLXN_782: FTCPE port map (XLXN_78(2),XLXN_78_T(2),IRQ,'0','0',NOT RESET);
XLXN_78_T(2) <= ((DIR AND XLXN_78(0) AND XLXN_78(1))
	OR (NOT DIR AND NOT XLXN_78(0) AND NOT XLXN_78(1)));

FTCPE_XLXN_783: FTCPE port map (XLXN_78(3),XLXN_78_T(3),IRQ,'0','0',NOT RESET);
XLXN_78_T(3) <= ((DIR AND XLXN_78(0) AND XLXN_78(1) AND XLXN_78(2))
	OR (NOT DIR AND NOT XLXN_78(0) AND NOT XLXN_78(1) AND NOT XLXN_78(2)));

FTCPE_XLXN_784: FTCPE port map (XLXN_78(4),XLXN_78_T(4),IRQ,'0','0',NOT RESET);
XLXN_78_T(4) <= ((DIR AND XLXN_78(0) AND XLXN_78(1) AND XLXN_78(2) AND 
	XLXN_78(3))
	OR (NOT DIR AND NOT XLXN_78(0) AND NOT XLXN_78(1) AND NOT XLXN_78(2) AND 
	NOT XLXN_78(3)));

FTCPE_XLXN_785: FTCPE port map (XLXN_78(5),XLXN_78_T(5),IRQ,'0','0',NOT RESET);
XLXN_78_T(5) <= ((DIR AND XLXN_78(0) AND XLXN_78(1) AND XLXN_78(2) AND 
	XLXN_78(3) AND XLXN_78(4))
	OR (NOT DIR AND NOT XLXN_78(0) AND NOT XLXN_78(1) AND NOT XLXN_78(2) AND 
	NOT XLXN_78(3) AND NOT XLXN_78(4)));

FTCPE_XLXN_786: FTCPE port map (XLXN_78(6),XLXN_78_T(6),IRQ,'0','0',NOT RESET);
XLXN_78_T(6) <= ((DIR AND XLXN_78(0) AND XLXN_78(1) AND XLXN_78(2) AND 
	XLXN_78(3) AND XLXN_78(4) AND XLXN_78(5))
	OR (NOT DIR AND NOT XLXN_78(0) AND NOT XLXN_78(1) AND NOT XLXN_78(2) AND 
	NOT XLXN_78(3) AND NOT XLXN_78(4) AND NOT XLXN_78(5)));

FTCPE_XLXN_787: FTCPE port map (XLXN_78(7),XLXN_78_T(7),IRQ,'0','0',NOT RESET);
XLXN_78_T(7) <= ((DIR AND XLXN_78(0) AND XLXN_78(1) AND XLXN_78(2) AND 
	XLXN_78(3) AND XLXN_78(4) AND XLXN_78(5) AND XLXN_78(6))
	OR (NOT DIR AND NOT XLXN_78(0) AND NOT XLXN_78(1) AND NOT XLXN_78(2) AND 
	NOT XLXN_78(3) AND NOT XLXN_78(4) AND NOT XLXN_78(5) AND NOT XLXN_78(6)));

Register Legend:
 FDCPE (Q,D,C,CLR,PRE,CE); 
 FTCPE (Q,D,C,CLR,PRE,CE); 
 LDCP  (Q,D,G,CLR,PRE); 

******************************  Device Pin Out *****************************

Device : XC9572XL-10-VQ44


   --------------------------------  
  /44 43 42 41 40 39 38 37 36 35 34 \
 | 1                             33 | 
 | 2                             32 | 
 | 3                             31 | 
 | 4                             30 | 
 | 5        XC9572XL-10-VQ44     29 | 
 | 6                             28 | 
 | 7                             27 | 
 | 8                             26 | 
 | 9                             25 | 
 | 10                            24 | 
 | 11                            23 | 
 \ 12 13 14 15 16 17 18 19 20 21 22 /
   --------------------------------  


Pin Signal                         Pin Signal                        
No. Name                           No. Name                          
  1 KPR                              23 CLK_50                        
  2 PHA                              24 TDO                           
  3 PHB                              25 GND                           
  4 GND                              26 VCC                           
  5 DIR                              27 KPR                           
  6 IRQ                              28 KPR                           
  7 MOSI                             29 KPR                           
  8 SCLK                             30 KPR                           
  9 TDI                              31 KPR                           
 10 TMS                              32 KPR                           
 11 TCK                              33 KPR                           
 12 SS                               34 KPR                           
 13 MISO                             35 VCC                           
 14 KPR                              36 KPR                           
 15 VCC                              37 KPR                           
 16 KPR                              38 KPR                           
 17 GND                              39 KPR                           
 18 RESET                            40 LED_2                         
 19 BYTE_IN                          41 LED_1                         
 20 KPR                              42 LED_0                         
 21 KPR                              43 ECLK                          
 22 KPR                              44 KPR                           


Legend :  NC  = Not Connected, unbonded pin
         PGND = Unused I/O configured as additional Ground pin
         TIE  = Unused I/O floating -- must tie to VCC, GND or other signal
         KPR  = Unused I/O with weak keeper (leave unconnected)
         VCC  = Dedicated Power Pin
         GND  = Dedicated Ground Pin
         TDI  = Test Data In, JTAG pin
         TDO  = Test Data Out, JTAG pin
         TCK  = Test Clock, JTAG pin
         TMS  = Test Mode Select, JTAG pin
  PROHIBITED  = User reserved pin
****************************  Compiler Options  ****************************

Following is a list of all global compiler options used by the fitter run.

Device(s) Specified                         : xc9572xl-10-VQ44
Optimization Method                         : SPEED
Multi-Level Logic Optimization              : ON
Ignore Timing Specifications                : OFF
Default Register Power Up Value             : LOW
Keep User Location Constraints              : ON
What-You-See-Is-What-You-Get                : OFF
Exhaustive Fitting                          : OFF
Keep Unused Inputs                          : OFF
Slew Rate                                   : FAST
Power Mode                                  : STD
Ground on Unused IOs                        : OFF
Set I/O Pin Termination                     : KEEPER
Global Clock Optimization                   : ON
Global Set/Reset Optimization               : ON
Global Ouput Enable Optimization            : ON
Input Limit                                 : 54
Pterm Limit                                 : 25
