Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Sat Oct 11 12:03:48 2025
| Host         : DESKTOP-HPA0FNB running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file cpu_wrapper_timing_summary_routed.rpt -pb cpu_wrapper_timing_summary_routed.pb -rpx cpu_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : cpu_wrapper
| Device       : 7z020-clg400
| Speed File   : -2  PRODUCTION 1.11 2014-09-11
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.772        0.000                      0                14595        0.065        0.000                      0                14595        9.146        0.000                       0                  5069  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 10.000}     20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0          6.772        0.000                      0                12989        0.065        0.000                      0                12989        9.146        0.000                       0                  5069  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_fpga_0         clk_fpga_0               8.850        0.000                      0                 1606        1.067        0.000                      0                 1606  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        6.772ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.065ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.146ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.772ns  (required time - arrival time)
  Source:                 cpu_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu_i/sha3_1003_tIP1_0/inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/result_regs_reg[27][7]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        12.642ns  (logic 0.538ns (4.256%)  route 12.104ns (95.744%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.428ns = ( 22.428 - 20.000 ) 
    Source Clock Delay      (SCD):    2.469ns
    Clock Pessimism Removal (CPR):    0.109ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  cpu_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    cpu_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  cpu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5069, routed)        1.390     2.469    cpu_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X38Y93         FDRE                                         r  cpu_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y93         FDRE (Prop_fdre_C_Q)         0.433     2.902 f  cpu_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=9, routed)           1.327     4.229    cpu_i/sha3_1003_tIP1_0/inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/u_shake_top/s0_axi_aresetn
    SLICE_X32Y106        LUT1 (Prop_lut1_I0_O)        0.105     4.334 r  cpu_i/sha3_1003_tIP1_0/inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/u_shake_top/axi_awready_i_1/O
                         net (fo=2922, routed)       10.777    15.111    cpu_i/sha3_1003_tIP1_0/inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/Reset1
    SLICE_X88Y137        FDRE                                         r  cpu_i/sha3_1003_tIP1_0/inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/result_regs_reg[27][7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  cpu_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905    20.906    cpu_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    20.983 r  cpu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5069, routed)        1.446    22.428    cpu_i/sha3_1003_tIP1_0/inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/s0_axi_aclk
    SLICE_X88Y137        FDRE                                         r  cpu_i/sha3_1003_tIP1_0/inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/result_regs_reg[27][7]/C
                         clock pessimism              0.109    22.537    
                         clock uncertainty           -0.302    22.235    
    SLICE_X88Y137        FDRE (Setup_fdre_C_R)       -0.352    21.883    cpu_i/sha3_1003_tIP1_0/inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/result_regs_reg[27][7]
  -------------------------------------------------------------------
                         required time                         21.883    
                         arrival time                         -15.111    
  -------------------------------------------------------------------
                         slack                                  6.772    

Slack (MET) :             6.772ns  (required time - arrival time)
  Source:                 cpu_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu_i/sha3_1003_tIP1_0/inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/result_regs_reg[28][7]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        12.642ns  (logic 0.538ns (4.256%)  route 12.104ns (95.744%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.428ns = ( 22.428 - 20.000 ) 
    Source Clock Delay      (SCD):    2.469ns
    Clock Pessimism Removal (CPR):    0.109ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  cpu_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    cpu_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  cpu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5069, routed)        1.390     2.469    cpu_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X38Y93         FDRE                                         r  cpu_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y93         FDRE (Prop_fdre_C_Q)         0.433     2.902 f  cpu_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=9, routed)           1.327     4.229    cpu_i/sha3_1003_tIP1_0/inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/u_shake_top/s0_axi_aresetn
    SLICE_X32Y106        LUT1 (Prop_lut1_I0_O)        0.105     4.334 r  cpu_i/sha3_1003_tIP1_0/inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/u_shake_top/axi_awready_i_1/O
                         net (fo=2922, routed)       10.777    15.111    cpu_i/sha3_1003_tIP1_0/inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/Reset1
    SLICE_X88Y137        FDRE                                         r  cpu_i/sha3_1003_tIP1_0/inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/result_regs_reg[28][7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  cpu_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905    20.906    cpu_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    20.983 r  cpu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5069, routed)        1.446    22.428    cpu_i/sha3_1003_tIP1_0/inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/s0_axi_aclk
    SLICE_X88Y137        FDRE                                         r  cpu_i/sha3_1003_tIP1_0/inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/result_regs_reg[28][7]/C
                         clock pessimism              0.109    22.537    
                         clock uncertainty           -0.302    22.235    
    SLICE_X88Y137        FDRE (Setup_fdre_C_R)       -0.352    21.883    cpu_i/sha3_1003_tIP1_0/inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/result_regs_reg[28][7]
  -------------------------------------------------------------------
                         required time                         21.883    
                         arrival time                         -15.111    
  -------------------------------------------------------------------
                         slack                                  6.772    

Slack (MET) :             6.772ns  (required time - arrival time)
  Source:                 cpu_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu_i/sha3_1003_tIP1_0/inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/result_regs_reg[29][7]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        12.642ns  (logic 0.538ns (4.256%)  route 12.104ns (95.744%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.428ns = ( 22.428 - 20.000 ) 
    Source Clock Delay      (SCD):    2.469ns
    Clock Pessimism Removal (CPR):    0.109ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  cpu_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    cpu_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  cpu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5069, routed)        1.390     2.469    cpu_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X38Y93         FDRE                                         r  cpu_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y93         FDRE (Prop_fdre_C_Q)         0.433     2.902 f  cpu_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=9, routed)           1.327     4.229    cpu_i/sha3_1003_tIP1_0/inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/u_shake_top/s0_axi_aresetn
    SLICE_X32Y106        LUT1 (Prop_lut1_I0_O)        0.105     4.334 r  cpu_i/sha3_1003_tIP1_0/inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/u_shake_top/axi_awready_i_1/O
                         net (fo=2922, routed)       10.777    15.111    cpu_i/sha3_1003_tIP1_0/inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/Reset1
    SLICE_X88Y137        FDRE                                         r  cpu_i/sha3_1003_tIP1_0/inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/result_regs_reg[29][7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  cpu_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905    20.906    cpu_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    20.983 r  cpu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5069, routed)        1.446    22.428    cpu_i/sha3_1003_tIP1_0/inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/s0_axi_aclk
    SLICE_X88Y137        FDRE                                         r  cpu_i/sha3_1003_tIP1_0/inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/result_regs_reg[29][7]/C
                         clock pessimism              0.109    22.537    
                         clock uncertainty           -0.302    22.235    
    SLICE_X88Y137        FDRE (Setup_fdre_C_R)       -0.352    21.883    cpu_i/sha3_1003_tIP1_0/inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/result_regs_reg[29][7]
  -------------------------------------------------------------------
                         required time                         21.883    
                         arrival time                         -15.111    
  -------------------------------------------------------------------
                         slack                                  6.772    

Slack (MET) :             6.772ns  (required time - arrival time)
  Source:                 cpu_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu_i/sha3_1003_tIP1_0/inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/result_regs_reg[30][7]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        12.642ns  (logic 0.538ns (4.256%)  route 12.104ns (95.744%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.428ns = ( 22.428 - 20.000 ) 
    Source Clock Delay      (SCD):    2.469ns
    Clock Pessimism Removal (CPR):    0.109ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  cpu_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    cpu_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  cpu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5069, routed)        1.390     2.469    cpu_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X38Y93         FDRE                                         r  cpu_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y93         FDRE (Prop_fdre_C_Q)         0.433     2.902 f  cpu_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=9, routed)           1.327     4.229    cpu_i/sha3_1003_tIP1_0/inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/u_shake_top/s0_axi_aresetn
    SLICE_X32Y106        LUT1 (Prop_lut1_I0_O)        0.105     4.334 r  cpu_i/sha3_1003_tIP1_0/inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/u_shake_top/axi_awready_i_1/O
                         net (fo=2922, routed)       10.777    15.111    cpu_i/sha3_1003_tIP1_0/inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/Reset1
    SLICE_X88Y137        FDRE                                         r  cpu_i/sha3_1003_tIP1_0/inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/result_regs_reg[30][7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  cpu_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905    20.906    cpu_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    20.983 r  cpu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5069, routed)        1.446    22.428    cpu_i/sha3_1003_tIP1_0/inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/s0_axi_aclk
    SLICE_X88Y137        FDRE                                         r  cpu_i/sha3_1003_tIP1_0/inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/result_regs_reg[30][7]/C
                         clock pessimism              0.109    22.537    
                         clock uncertainty           -0.302    22.235    
    SLICE_X88Y137        FDRE (Setup_fdre_C_R)       -0.352    21.883    cpu_i/sha3_1003_tIP1_0/inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/result_regs_reg[30][7]
  -------------------------------------------------------------------
                         required time                         21.883    
                         arrival time                         -15.111    
  -------------------------------------------------------------------
                         slack                                  6.772    

Slack (MET) :             6.776ns  (required time - arrival time)
  Source:                 cpu_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu_i/sha3_1003_tIP1_0/inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/u_shake_top/data_buf_reg[1016]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        12.638ns  (logic 0.538ns (4.257%)  route 12.100ns (95.743%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.428ns = ( 22.428 - 20.000 ) 
    Source Clock Delay      (SCD):    2.469ns
    Clock Pessimism Removal (CPR):    0.109ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  cpu_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    cpu_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  cpu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5069, routed)        1.390     2.469    cpu_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X38Y93         FDRE                                         r  cpu_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y93         FDRE (Prop_fdre_C_Q)         0.433     2.902 f  cpu_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=9, routed)           1.327     4.229    cpu_i/sha3_1003_tIP1_0/inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/u_shake_top/s0_axi_aresetn
    SLICE_X32Y106        LUT1 (Prop_lut1_I0_O)        0.105     4.334 r  cpu_i/sha3_1003_tIP1_0/inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/u_shake_top/axi_awready_i_1/O
                         net (fo=2922, routed)       10.773    15.107    cpu_i/sha3_1003_tIP1_0/inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/u_shake_top/Reset1
    SLICE_X89Y137        FDRE                                         r  cpu_i/sha3_1003_tIP1_0/inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/u_shake_top/data_buf_reg[1016]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  cpu_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905    20.906    cpu_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    20.983 r  cpu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5069, routed)        1.446    22.428    cpu_i/sha3_1003_tIP1_0/inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/u_shake_top/s0_axi_aclk
    SLICE_X89Y137        FDRE                                         r  cpu_i/sha3_1003_tIP1_0/inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/u_shake_top/data_buf_reg[1016]/C
                         clock pessimism              0.109    22.537    
                         clock uncertainty           -0.302    22.235    
    SLICE_X89Y137        FDRE (Setup_fdre_C_R)       -0.352    21.883    cpu_i/sha3_1003_tIP1_0/inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/u_shake_top/data_buf_reg[1016]
  -------------------------------------------------------------------
                         required time                         21.883    
                         arrival time                         -15.107    
  -------------------------------------------------------------------
                         slack                                  6.776    

Slack (MET) :             6.776ns  (required time - arrival time)
  Source:                 cpu_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu_i/sha3_1003_tIP1_0/inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/u_shake_top/data_buf_reg[1098]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        12.638ns  (logic 0.538ns (4.257%)  route 12.100ns (95.743%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.428ns = ( 22.428 - 20.000 ) 
    Source Clock Delay      (SCD):    2.469ns
    Clock Pessimism Removal (CPR):    0.109ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  cpu_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    cpu_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  cpu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5069, routed)        1.390     2.469    cpu_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X38Y93         FDRE                                         r  cpu_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y93         FDRE (Prop_fdre_C_Q)         0.433     2.902 f  cpu_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=9, routed)           1.327     4.229    cpu_i/sha3_1003_tIP1_0/inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/u_shake_top/s0_axi_aresetn
    SLICE_X32Y106        LUT1 (Prop_lut1_I0_O)        0.105     4.334 r  cpu_i/sha3_1003_tIP1_0/inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/u_shake_top/axi_awready_i_1/O
                         net (fo=2922, routed)       10.773    15.107    cpu_i/sha3_1003_tIP1_0/inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/u_shake_top/Reset1
    SLICE_X89Y137        FDRE                                         r  cpu_i/sha3_1003_tIP1_0/inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/u_shake_top/data_buf_reg[1098]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  cpu_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905    20.906    cpu_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    20.983 r  cpu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5069, routed)        1.446    22.428    cpu_i/sha3_1003_tIP1_0/inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/u_shake_top/s0_axi_aclk
    SLICE_X89Y137        FDRE                                         r  cpu_i/sha3_1003_tIP1_0/inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/u_shake_top/data_buf_reg[1098]/C
                         clock pessimism              0.109    22.537    
                         clock uncertainty           -0.302    22.235    
    SLICE_X89Y137        FDRE (Setup_fdre_C_R)       -0.352    21.883    cpu_i/sha3_1003_tIP1_0/inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/u_shake_top/data_buf_reg[1098]
  -------------------------------------------------------------------
                         required time                         21.883    
                         arrival time                         -15.107    
  -------------------------------------------------------------------
                         slack                                  6.776    

Slack (MET) :             6.776ns  (required time - arrival time)
  Source:                 cpu_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu_i/sha3_1003_tIP1_0/inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/u_shake_top/data_buf_reg[1162]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        12.638ns  (logic 0.538ns (4.257%)  route 12.100ns (95.743%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.428ns = ( 22.428 - 20.000 ) 
    Source Clock Delay      (SCD):    2.469ns
    Clock Pessimism Removal (CPR):    0.109ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  cpu_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    cpu_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  cpu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5069, routed)        1.390     2.469    cpu_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X38Y93         FDRE                                         r  cpu_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y93         FDRE (Prop_fdre_C_Q)         0.433     2.902 f  cpu_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=9, routed)           1.327     4.229    cpu_i/sha3_1003_tIP1_0/inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/u_shake_top/s0_axi_aresetn
    SLICE_X32Y106        LUT1 (Prop_lut1_I0_O)        0.105     4.334 r  cpu_i/sha3_1003_tIP1_0/inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/u_shake_top/axi_awready_i_1/O
                         net (fo=2922, routed)       10.773    15.107    cpu_i/sha3_1003_tIP1_0/inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/u_shake_top/Reset1
    SLICE_X89Y137        FDRE                                         r  cpu_i/sha3_1003_tIP1_0/inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/u_shake_top/data_buf_reg[1162]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  cpu_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905    20.906    cpu_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    20.983 r  cpu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5069, routed)        1.446    22.428    cpu_i/sha3_1003_tIP1_0/inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/u_shake_top/s0_axi_aclk
    SLICE_X89Y137        FDRE                                         r  cpu_i/sha3_1003_tIP1_0/inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/u_shake_top/data_buf_reg[1162]/C
                         clock pessimism              0.109    22.537    
                         clock uncertainty           -0.302    22.235    
    SLICE_X89Y137        FDRE (Setup_fdre_C_R)       -0.352    21.883    cpu_i/sha3_1003_tIP1_0/inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/u_shake_top/data_buf_reg[1162]
  -------------------------------------------------------------------
                         required time                         21.883    
                         arrival time                         -15.107    
  -------------------------------------------------------------------
                         slack                                  6.776    

Slack (MET) :             6.776ns  (required time - arrival time)
  Source:                 cpu_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu_i/sha3_1003_tIP1_0/inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/u_shake_top/data_buf_reg[952]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        12.638ns  (logic 0.538ns (4.257%)  route 12.100ns (95.743%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.428ns = ( 22.428 - 20.000 ) 
    Source Clock Delay      (SCD):    2.469ns
    Clock Pessimism Removal (CPR):    0.109ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  cpu_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    cpu_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  cpu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5069, routed)        1.390     2.469    cpu_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X38Y93         FDRE                                         r  cpu_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y93         FDRE (Prop_fdre_C_Q)         0.433     2.902 f  cpu_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=9, routed)           1.327     4.229    cpu_i/sha3_1003_tIP1_0/inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/u_shake_top/s0_axi_aresetn
    SLICE_X32Y106        LUT1 (Prop_lut1_I0_O)        0.105     4.334 r  cpu_i/sha3_1003_tIP1_0/inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/u_shake_top/axi_awready_i_1/O
                         net (fo=2922, routed)       10.773    15.107    cpu_i/sha3_1003_tIP1_0/inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/u_shake_top/Reset1
    SLICE_X89Y137        FDRE                                         r  cpu_i/sha3_1003_tIP1_0/inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/u_shake_top/data_buf_reg[952]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  cpu_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905    20.906    cpu_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    20.983 r  cpu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5069, routed)        1.446    22.428    cpu_i/sha3_1003_tIP1_0/inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/u_shake_top/s0_axi_aclk
    SLICE_X89Y137        FDRE                                         r  cpu_i/sha3_1003_tIP1_0/inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/u_shake_top/data_buf_reg[952]/C
                         clock pessimism              0.109    22.537    
                         clock uncertainty           -0.302    22.235    
    SLICE_X89Y137        FDRE (Setup_fdre_C_R)       -0.352    21.883    cpu_i/sha3_1003_tIP1_0/inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/u_shake_top/data_buf_reg[952]
  -------------------------------------------------------------------
                         required time                         21.883    
                         arrival time                         -15.107    
  -------------------------------------------------------------------
                         slack                                  6.776    

Slack (MET) :             6.868ns  (required time - arrival time)
  Source:                 cpu_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu_i/sha3_1003_tIP1_0/inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/result_regs_reg[39][24]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        12.528ns  (logic 0.538ns (4.294%)  route 11.990ns (95.706%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.481ns = ( 22.481 - 20.000 ) 
    Source Clock Delay      (SCD):    2.469ns
    Clock Pessimism Removal (CPR):    0.109ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  cpu_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    cpu_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  cpu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5069, routed)        1.390     2.469    cpu_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X38Y93         FDRE                                         r  cpu_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y93         FDRE (Prop_fdre_C_Q)         0.433     2.902 f  cpu_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=9, routed)           1.327     4.229    cpu_i/sha3_1003_tIP1_0/inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/u_shake_top/s0_axi_aresetn
    SLICE_X32Y106        LUT1 (Prop_lut1_I0_O)        0.105     4.334 r  cpu_i/sha3_1003_tIP1_0/inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/u_shake_top/axi_awready_i_1/O
                         net (fo=2922, routed)       10.663    14.997    cpu_i/sha3_1003_tIP1_0/inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/Reset1
    SLICE_X92Y140        FDRE                                         r  cpu_i/sha3_1003_tIP1_0/inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/result_regs_reg[39][24]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  cpu_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905    20.906    cpu_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    20.983 r  cpu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5069, routed)        1.499    22.481    cpu_i/sha3_1003_tIP1_0/inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/s0_axi_aclk
    SLICE_X92Y140        FDRE                                         r  cpu_i/sha3_1003_tIP1_0/inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/result_regs_reg[39][24]/C
                         clock pessimism              0.109    22.590    
                         clock uncertainty           -0.302    22.288    
    SLICE_X92Y140        FDRE (Setup_fdre_C_R)       -0.423    21.865    cpu_i/sha3_1003_tIP1_0/inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/result_regs_reg[39][24]
  -------------------------------------------------------------------
                         required time                         21.865    
                         arrival time                         -14.997    
  -------------------------------------------------------------------
                         slack                                  6.868    

Slack (MET) :             6.868ns  (required time - arrival time)
  Source:                 cpu_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu_i/sha3_1003_tIP1_0/inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/result_regs_reg[40][24]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        12.528ns  (logic 0.538ns (4.294%)  route 11.990ns (95.706%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.481ns = ( 22.481 - 20.000 ) 
    Source Clock Delay      (SCD):    2.469ns
    Clock Pessimism Removal (CPR):    0.109ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  cpu_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    cpu_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  cpu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5069, routed)        1.390     2.469    cpu_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X38Y93         FDRE                                         r  cpu_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y93         FDRE (Prop_fdre_C_Q)         0.433     2.902 f  cpu_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=9, routed)           1.327     4.229    cpu_i/sha3_1003_tIP1_0/inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/u_shake_top/s0_axi_aresetn
    SLICE_X32Y106        LUT1 (Prop_lut1_I0_O)        0.105     4.334 r  cpu_i/sha3_1003_tIP1_0/inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/u_shake_top/axi_awready_i_1/O
                         net (fo=2922, routed)       10.663    14.997    cpu_i/sha3_1003_tIP1_0/inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/Reset1
    SLICE_X92Y140        FDRE                                         r  cpu_i/sha3_1003_tIP1_0/inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/result_regs_reg[40][24]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  cpu_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905    20.906    cpu_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    20.983 r  cpu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5069, routed)        1.499    22.481    cpu_i/sha3_1003_tIP1_0/inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/s0_axi_aclk
    SLICE_X92Y140        FDRE                                         r  cpu_i/sha3_1003_tIP1_0/inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/result_regs_reg[40][24]/C
                         clock pessimism              0.109    22.590    
                         clock uncertainty           -0.302    22.288    
    SLICE_X92Y140        FDRE (Setup_fdre_C_R)       -0.423    21.865    cpu_i/sha3_1003_tIP1_0/inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/result_regs_reg[40][24]
  -------------------------------------------------------------------
                         required time                         21.865    
                         arrival time                         -14.997    
  -------------------------------------------------------------------
                         slack                                  6.868    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 cpu_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][14]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.128ns (42.215%)  route 0.175ns (57.785%))
  Logic Levels:           0  
  Clock Path Skew:        0.183ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.210ns
    Source Clock Delay      (SCD):    0.992ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  cpu_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    cpu_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  cpu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5069, routed)        0.656     0.992    cpu_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X27Y101        FDRE                                         r  cpu_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y101        FDRE (Prop_fdre_C_Q)         0.128     1.120 r  cpu_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[6]/Q
                         net (fo=1, routed)           0.175     1.295    cpu_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/in[10]
    SLICE_X26Y97         SRL16E                                       r  cpu_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][14]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  cpu_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    cpu_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  cpu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5069, routed)        0.844     1.210    cpu_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X26Y97         SRL16E                                       r  cpu_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][14]_srl4/CLK
                         clock pessimism             -0.035     1.175    
    SLICE_X26Y97         SRL16E (Hold_srl16e_CLK_D)
                                                      0.055     1.230    cpu_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][14]_srl4
  -------------------------------------------------------------------
                         required time                         -1.230    
                         arrival time                           1.295    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 cpu_i/sha3_1003_tIP1_0/inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/u_shake_top/keccak_top/reg_data_reg[744]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu_i/sha3_1003_tIP1_0/inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/u_shake_top/keccak_top/reg_data_reg[833]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.453ns  (logic 0.248ns (54.688%)  route 0.205ns (45.312%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.274ns
    Source Clock Delay      (SCD):    0.968ns
    Clock Pessimism Removal (CPR):    0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  cpu_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    cpu_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  cpu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5069, routed)        0.632     0.968    cpu_i/sha3_1003_tIP1_0/inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/u_shake_top/keccak_top/s0_axi_aclk
    SLICE_X53Y139        FDCE                                         r  cpu_i/sha3_1003_tIP1_0/inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/u_shake_top/keccak_top/reg_data_reg[744]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y139        FDCE (Prop_fdce_C_Q)         0.141     1.109 r  cpu_i/sha3_1003_tIP1_0/inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/u_shake_top/keccak_top/reg_data_reg[744]/Q
                         net (fo=7, routed)           0.205     1.314    cpu_i/sha3_1003_tIP1_0/inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/u_shake_top/keccak_top/keccak_state_out[720]
    SLICE_X45Y138        LUT6 (Prop_lut6_I3_O)        0.045     1.359 r  cpu_i/sha3_1003_tIP1_0/inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/u_shake_top/keccak_top/reg_data[833]_i_2/O
                         net (fo=1, routed)           0.000     1.359    cpu_i/sha3_1003_tIP1_0/inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/u_shake_top/keccak_top/Round_out[833]
    SLICE_X45Y138        MUXF7 (Prop_muxf7_I0_O)      0.062     1.421 r  cpu_i/sha3_1003_tIP1_0/inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/u_shake_top/keccak_top/reg_data_reg[833]_i_1/O
                         net (fo=1, routed)           0.000     1.421    cpu_i/sha3_1003_tIP1_0/inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/u_shake_top/keccak_top/reg_data_reg[833]_i_1_n_0
    SLICE_X45Y138        FDCE                                         r  cpu_i/sha3_1003_tIP1_0/inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/u_shake_top/keccak_top/reg_data_reg[833]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  cpu_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    cpu_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  cpu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5069, routed)        0.908     1.274    cpu_i/sha3_1003_tIP1_0/inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/u_shake_top/keccak_top/s0_axi_aclk
    SLICE_X45Y138        FDCE                                         r  cpu_i/sha3_1003_tIP1_0/inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/u_shake_top/keccak_top/reg_data_reg[833]/C
                         clock pessimism             -0.039     1.235    
    SLICE_X45Y138        FDCE (Hold_fdce_C_D)         0.105     1.340    cpu_i/sha3_1003_tIP1_0/inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/u_shake_top/keccak_top/reg_data_reg[833]
  -------------------------------------------------------------------
                         required time                         -1.340    
                         arrival time                           1.421    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 cpu_i/sha3_1003_tIP1_0/inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/axi_rdata_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][18]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.141ns (35.759%)  route 0.253ns (64.241%))
  Logic Levels:           0  
  Clock Path Skew:        0.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.192ns
    Source Clock Delay      (SCD):    0.976ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  cpu_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    cpu_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  cpu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5069, routed)        0.640     0.976    cpu_i/sha3_1003_tIP1_0/inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/s0_axi_aclk
    SLICE_X35Y105        FDRE                                         r  cpu_i/sha3_1003_tIP1_0/inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/axi_rdata_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y105        FDRE (Prop_fdre_C_Q)         0.141     1.117 r  cpu_i/sha3_1003_tIP1_0/inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/axi_rdata_reg[18]/Q
                         net (fo=1, routed)           0.253     1.370    cpu_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[18]
    SLICE_X34Y98         SRLC32E                                      r  cpu_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][18]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  cpu_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    cpu_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  cpu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5069, routed)        0.826     1.192    cpu_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X34Y98         SRLC32E                                      r  cpu_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][18]_srl32/CLK
                         clock pessimism             -0.035     1.157    
    SLICE_X34Y98         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.115     1.272    cpu_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][18]_srl32
  -------------------------------------------------------------------
                         required time                         -1.272    
                         arrival time                           1.370    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 cpu_i/sha3_1003_tIP1_0/inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/u_shake_top/data_buf_reg[1053]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu_i/sha3_1003_tIP1_0/inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/u_shake_top/keccak_top/reg_data_reg[1509]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.502ns  (logic 0.250ns (49.759%)  route 0.252ns (50.241%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.267ns
    Source Clock Delay      (SCD):    0.966ns
    Clock Pessimism Removal (CPR):    0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  cpu_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    cpu_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  cpu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5069, routed)        0.630     0.966    cpu_i/sha3_1003_tIP1_0/inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/u_shake_top/s0_axi_aclk
    SLICE_X52Y114        FDRE                                         r  cpu_i/sha3_1003_tIP1_0/inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/u_shake_top/data_buf_reg[1053]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y114        FDRE (Prop_fdre_C_Q)         0.141     1.107 r  cpu_i/sha3_1003_tIP1_0/inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/u_shake_top/data_buf_reg[1053]/Q
                         net (fo=5, routed)           0.252     1.359    cpu_i/sha3_1003_tIP1_0/inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/u_shake_top/keccak_top/data_buf_reg[1117]
    SLICE_X46Y118        LUT6 (Prop_lut6_I2_O)        0.045     1.404 r  cpu_i/sha3_1003_tIP1_0/inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/u_shake_top/keccak_top/reg_data[1509]_i_3/O
                         net (fo=1, routed)           0.000     1.404    cpu_i/sha3_1003_tIP1_0/inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/u_shake_top/keccak_top/keccak_state_in[1501]
    SLICE_X46Y118        MUXF7 (Prop_muxf7_I1_O)      0.064     1.468 r  cpu_i/sha3_1003_tIP1_0/inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/u_shake_top/keccak_top/reg_data_reg[1509]_i_1/O
                         net (fo=1, routed)           0.000     1.468    cpu_i/sha3_1003_tIP1_0/inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/u_shake_top/keccak_top/reg_data_reg[1509]_i_1_n_0
    SLICE_X46Y118        FDCE                                         r  cpu_i/sha3_1003_tIP1_0/inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/u_shake_top/keccak_top/reg_data_reg[1509]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  cpu_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    cpu_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  cpu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5069, routed)        0.901     1.267    cpu_i/sha3_1003_tIP1_0/inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/u_shake_top/keccak_top/s0_axi_aclk
    SLICE_X46Y118        FDCE                                         r  cpu_i/sha3_1003_tIP1_0/inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/u_shake_top/keccak_top/reg_data_reg[1509]/C
                         clock pessimism             -0.039     1.228    
    SLICE_X46Y118        FDCE (Hold_fdce_C_D)         0.134     1.362    cpu_i/sha3_1003_tIP1_0/inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/u_shake_top/keccak_top/reg_data_reg[1509]
  -------------------------------------------------------------------
                         required time                         -1.362    
                         arrival time                           1.468    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.107ns  (arrival time - required time)
  Source:                 cpu_i/sha3_1003_tIP1_0/inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/u_shake_top/mode_reg_reg[1]_rep__12/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu_i/sha3_1003_tIP1_0/inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/u_shake_top/data_buf_reg[62]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.487ns  (logic 0.246ns (50.483%)  route 0.241ns (49.517%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.271ns
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  cpu_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    cpu_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  cpu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5069, routed)        0.637     0.973    cpu_i/sha3_1003_tIP1_0/inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/u_shake_top/s0_axi_aclk
    SLICE_X42Y109        FDRE                                         r  cpu_i/sha3_1003_tIP1_0/inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/u_shake_top/mode_reg_reg[1]_rep__12/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y109        FDRE (Prop_fdre_C_Q)         0.148     1.121 f  cpu_i/sha3_1003_tIP1_0/inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/u_shake_top/mode_reg_reg[1]_rep__12/Q
                         net (fo=121, routed)         0.241     1.362    cpu_i/sha3_1003_tIP1_0/inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/u_shake_top/keccak_top/data_buf_reg[278]
    SLICE_X50Y109        LUT6 (Prop_lut6_I3_O)        0.098     1.460 r  cpu_i/sha3_1003_tIP1_0/inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/u_shake_top/keccak_top/data_buf[62]_i_1/O
                         net (fo=1, routed)           0.000     1.460    cpu_i/sha3_1003_tIP1_0/inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/u_shake_top/keccak_top_n_118
    SLICE_X50Y109        FDRE                                         r  cpu_i/sha3_1003_tIP1_0/inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/u_shake_top/data_buf_reg[62]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  cpu_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    cpu_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  cpu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5069, routed)        0.905     1.271    cpu_i/sha3_1003_tIP1_0/inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/u_shake_top/s0_axi_aclk
    SLICE_X50Y109        FDRE                                         r  cpu_i/sha3_1003_tIP1_0/inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/u_shake_top/data_buf_reg[62]/C
                         clock pessimism             -0.039     1.232    
    SLICE_X50Y109        FDRE (Hold_fdre_C_D)         0.121     1.353    cpu_i/sha3_1003_tIP1_0/inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/u_shake_top/data_buf_reg[62]
  -------------------------------------------------------------------
                         required time                         -1.353    
                         arrival time                           1.460    
  -------------------------------------------------------------------
                         slack                                  0.107    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 cpu_i/sha3_1003_tIP1_0/inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/axi_rdata_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][27]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.141ns (35.316%)  route 0.258ns (64.684%))
  Logic Levels:           0  
  Clock Path Skew:        0.182ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.192ns
    Source Clock Delay      (SCD):    0.975ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  cpu_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    cpu_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  cpu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5069, routed)        0.639     0.975    cpu_i/sha3_1003_tIP1_0/inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/s0_axi_aclk
    SLICE_X35Y109        FDRE                                         r  cpu_i/sha3_1003_tIP1_0/inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/axi_rdata_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y109        FDRE (Prop_fdre_C_Q)         0.141     1.116 r  cpu_i/sha3_1003_tIP1_0/inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/axi_rdata_reg[27]/Q
                         net (fo=1, routed)           0.258     1.374    cpu_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[27]
    SLICE_X34Y99         SRLC32E                                      r  cpu_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][27]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  cpu_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    cpu_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  cpu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5069, routed)        0.826     1.192    cpu_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X34Y99         SRLC32E                                      r  cpu_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][27]_srl32/CLK
                         clock pessimism             -0.035     1.157    
    SLICE_X34Y99         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.109     1.266    cpu_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][27]_srl32
  -------------------------------------------------------------------
                         required time                         -1.266    
                         arrival time                           1.374    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 cpu_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[8]
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.164ns (48.656%)  route 0.173ns (51.344%))
  Logic Levels:           0  
  Clock Path Skew:        0.217ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.244ns
    Source Clock Delay      (SCD):    0.992ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  cpu_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    cpu_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  cpu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5069, routed)        0.656     0.992    cpu_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aclk
    SLICE_X26Y101        FDRE                                         r  cpu_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y101        FDRE (Prop_fdre_C_Q)         0.164     1.156 r  cpu_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[10]/Q
                         net (fo=1, routed)           0.173     1.329    cpu_i/processing_system7_0/inst/M_AXI_GP0_BID[8]
    PS7_X0Y0             PS7                                          r  cpu_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  cpu_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    cpu_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  cpu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5069, routed)        0.878     1.244    cpu_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  cpu_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism             -0.035     1.209    
    PS7_X0Y0             PS7 (Hold_ps7_MAXIGP0ACLK_MAXIGP0BID[8])
                                                      0.000     1.209    cpu_i/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         -1.209    
                         arrival time                           1.329    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 cpu_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[9]
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.164ns (48.656%)  route 0.173ns (51.344%))
  Logic Levels:           0  
  Clock Path Skew:        0.217ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.244ns
    Source Clock Delay      (SCD):    0.992ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  cpu_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    cpu_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  cpu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5069, routed)        0.656     0.992    cpu_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aclk
    SLICE_X26Y101        FDRE                                         r  cpu_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y101        FDRE (Prop_fdre_C_Q)         0.164     1.156 r  cpu_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[11]/Q
                         net (fo=1, routed)           0.173     1.329    cpu_i/processing_system7_0/inst/M_AXI_GP0_BID[9]
    PS7_X0Y0             PS7                                          r  cpu_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  cpu_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    cpu_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  cpu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5069, routed)        0.878     1.244    cpu_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  cpu_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism             -0.035     1.209    
    PS7_X0Y0             PS7 (Hold_ps7_MAXIGP0ACLK_MAXIGP0BID[9])
                                                      0.000     1.209    cpu_i/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         -1.209    
                         arrival time                           1.329    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 cpu_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns
    Source Clock Delay      (SCD):    0.891ns
    Clock Pessimism Removal (CPR):    0.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  cpu_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    cpu_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  cpu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5069, routed)        0.555     0.891    cpu_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/slowest_sync_clk
    SLICE_X37Y90         FDRE                                         r  cpu_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y90         FDRE (Prop_fdre_C_Q)         0.141     1.032 r  cpu_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/Q
                         net (fo=1, routed)           0.055     1.087    cpu_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/s_level_out_d1_cdc_to
    SLICE_X37Y90         FDRE                                         r  cpu_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  cpu_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    cpu_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  cpu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5069, routed)        0.823     1.189    cpu_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/slowest_sync_clk
    SLICE_X37Y90         FDRE                                         r  cpu_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
                         clock pessimism             -0.298     0.891    
    SLICE_X37Y90         FDRE (Hold_fdre_C_D)         0.075     0.966    cpu_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2
  -------------------------------------------------------------------
                         required time                         -0.966    
                         arrival time                           1.087    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 cpu_i/sha3_1003_tIP1_0/inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/axi_rdata_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][14]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.423ns  (logic 0.141ns (33.372%)  route 0.282ns (66.628%))
  Logic Levels:           0  
  Clock Path Skew:        0.182ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.192ns
    Source Clock Delay      (SCD):    0.975ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  cpu_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    cpu_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  cpu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5069, routed)        0.639     0.975    cpu_i/sha3_1003_tIP1_0/inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/s0_axi_aclk
    SLICE_X35Y109        FDRE                                         r  cpu_i/sha3_1003_tIP1_0/inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/axi_rdata_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y109        FDRE (Prop_fdre_C_Q)         0.141     1.116 r  cpu_i/sha3_1003_tIP1_0/inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/axi_rdata_reg[14]/Q
                         net (fo=1, routed)           0.282     1.398    cpu_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[14]
    SLICE_X34Y98         SRLC32E                                      r  cpu_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][14]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  cpu_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    cpu_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  cpu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5069, routed)        0.826     1.192    cpu_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X34Y98         SRLC32E                                      r  cpu_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][14]_srl32/CLK
                         clock pessimism             -0.035     1.157    
    SLICE_X34Y98         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.117     1.274    cpu_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][14]_srl32
  -------------------------------------------------------------------
                         required time                         -1.274    
                         arrival time                           1.398    
  -------------------------------------------------------------------
                         slack                                  0.124    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { cpu_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I       n/a            1.592         20.000      18.408     BUFGCTRL_X0Y16  cpu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDRE/C       n/a            1.000         20.000      19.000     SLICE_X30Y82    cpu_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[7]/C
Min Period        n/a     FDRE/C       n/a            1.000         20.000      19.000     SLICE_X30Y82    cpu_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[8]/C
Min Period        n/a     FDRE/C       n/a            1.000         20.000      19.000     SLICE_X27Y84    cpu_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[9]/C
Min Period        n/a     FDRE/C       n/a            1.000         20.000      19.000     SLICE_X32Y85    cpu_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r_reg/C
Min Period        n/a     FDRE/C       n/a            1.000         20.000      19.000     SLICE_X32Y89    cpu_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_rlast_r_reg/C
Min Period        n/a     FDSE/C       n/a            1.000         20.000      19.000     SLICE_X33Y98    cpu_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[0]/C
Min Period        n/a     FDSE/C       n/a            1.000         20.000      19.000     SLICE_X32Y99    cpu_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[1]/C
Min Period        n/a     FDSE/C       n/a            1.000         20.000      19.000     SLICE_X33Y98    cpu_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[2]/C
Min Period        n/a     FDSE/C       n/a            1.000         20.000      19.000     SLICE_X33Y98    cpu_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[3]/C
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.854         10.000      9.146      SLICE_X38Y98    cpu_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.854         10.000      9.146      SLICE_X38Y98    cpu_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.854         10.000      9.146      SLICE_X34Y99    cpu_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.854         10.000      9.146      SLICE_X34Y99    cpu_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.854         10.000      9.146      SLICE_X30Y100   cpu_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.854         10.000      9.146      SLICE_X30Y100   cpu_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.854         10.000      9.146      SLICE_X30Y102   cpu_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.854         10.000      9.146      SLICE_X30Y102   cpu_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.854         10.000      9.146      SLICE_X34Y98    cpu_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][14]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.854         10.000      9.146      SLICE_X30Y102   cpu_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][15]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.854         10.000      9.146      SLICE_X38Y98    cpu_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.854         10.000      9.146      SLICE_X38Y98    cpu_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.854         10.000      9.146      SLICE_X34Y99    cpu_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.854         10.000      9.146      SLICE_X34Y99    cpu_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.854         10.000      9.146      SLICE_X34Y99    cpu_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.854         10.000      9.146      SLICE_X34Y99    cpu_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.854         10.000      9.146      SLICE_X30Y100   cpu_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.854         10.000      9.146      SLICE_X30Y100   cpu_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.854         10.000      9.146      SLICE_X30Y102   cpu_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.854         10.000      9.146      SLICE_X30Y102   cpu_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        8.850ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.067ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.850ns  (required time - arrival time)
  Source:                 cpu_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu_i/sha3_1003_tIP1_0/inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/u_shake_top/keccak_top/reg_data_reg[1312]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        10.586ns  (logic 0.538ns (5.082%)  route 10.048ns (94.918%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.430ns = ( 22.430 - 20.000 ) 
    Source Clock Delay      (SCD):    2.469ns
    Clock Pessimism Removal (CPR):    0.109ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  cpu_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    cpu_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  cpu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5069, routed)        1.390     2.469    cpu_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X38Y93         FDRE                                         r  cpu_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y93         FDRE (Prop_fdre_C_Q)         0.433     2.902 r  cpu_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=9, routed)           1.223     4.125    cpu_i/sha3_1003_tIP1_0/inst/s0_axi_aresetn
    SLICE_X32Y108        LUT2 (Prop_lut2_I1_O)        0.105     4.230 f  cpu_i/sha3_1003_tIP1_0/inst/reg_data[1599]_i_3/O
                         net (fo=1614, routed)        8.825    13.055    cpu_i/sha3_1003_tIP1_0/inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/u_shake_top/keccak_top/Ready_reg_0
    SLICE_X87Y140        FDCE                                         f  cpu_i/sha3_1003_tIP1_0/inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/u_shake_top/keccak_top/reg_data_reg[1312]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  cpu_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905    20.906    cpu_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    20.983 r  cpu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5069, routed)        1.448    22.430    cpu_i/sha3_1003_tIP1_0/inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/u_shake_top/keccak_top/s0_axi_aclk
    SLICE_X87Y140        FDCE                                         r  cpu_i/sha3_1003_tIP1_0/inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/u_shake_top/keccak_top/reg_data_reg[1312]/C
                         clock pessimism              0.109    22.539    
                         clock uncertainty           -0.302    22.237    
    SLICE_X87Y140        FDCE (Recov_fdce_C_CLR)     -0.331    21.906    cpu_i/sha3_1003_tIP1_0/inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/u_shake_top/keccak_top/reg_data_reg[1312]
  -------------------------------------------------------------------
                         required time                         21.906    
                         arrival time                         -13.055    
  -------------------------------------------------------------------
                         slack                                  8.850    

Slack (MET) :             8.923ns  (required time - arrival time)
  Source:                 cpu_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu_i/sha3_1003_tIP1_0/inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/u_shake_top/keccak_top/reg_data_reg[1298]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        10.586ns  (logic 0.538ns (5.082%)  route 10.048ns (94.918%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.430ns = ( 22.430 - 20.000 ) 
    Source Clock Delay      (SCD):    2.469ns
    Clock Pessimism Removal (CPR):    0.109ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  cpu_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    cpu_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  cpu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5069, routed)        1.390     2.469    cpu_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X38Y93         FDRE                                         r  cpu_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y93         FDRE (Prop_fdre_C_Q)         0.433     2.902 r  cpu_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=9, routed)           1.223     4.125    cpu_i/sha3_1003_tIP1_0/inst/s0_axi_aresetn
    SLICE_X32Y108        LUT2 (Prop_lut2_I1_O)        0.105     4.230 f  cpu_i/sha3_1003_tIP1_0/inst/reg_data[1599]_i_3/O
                         net (fo=1614, routed)        8.825    13.055    cpu_i/sha3_1003_tIP1_0/inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/u_shake_top/keccak_top/Ready_reg_0
    SLICE_X86Y140        FDCE                                         f  cpu_i/sha3_1003_tIP1_0/inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/u_shake_top/keccak_top/reg_data_reg[1298]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  cpu_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905    20.906    cpu_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    20.983 r  cpu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5069, routed)        1.448    22.430    cpu_i/sha3_1003_tIP1_0/inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/u_shake_top/keccak_top/s0_axi_aclk
    SLICE_X86Y140        FDCE                                         r  cpu_i/sha3_1003_tIP1_0/inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/u_shake_top/keccak_top/reg_data_reg[1298]/C
                         clock pessimism              0.109    22.539    
                         clock uncertainty           -0.302    22.237    
    SLICE_X86Y140        FDCE (Recov_fdce_C_CLR)     -0.258    21.979    cpu_i/sha3_1003_tIP1_0/inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/u_shake_top/keccak_top/reg_data_reg[1298]
  -------------------------------------------------------------------
                         required time                         21.979    
                         arrival time                         -13.055    
  -------------------------------------------------------------------
                         slack                                  8.923    

Slack (MET) :             8.923ns  (required time - arrival time)
  Source:                 cpu_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu_i/sha3_1003_tIP1_0/inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/u_shake_top/keccak_top/reg_data_reg[1440]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        10.586ns  (logic 0.538ns (5.082%)  route 10.048ns (94.918%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.430ns = ( 22.430 - 20.000 ) 
    Source Clock Delay      (SCD):    2.469ns
    Clock Pessimism Removal (CPR):    0.109ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  cpu_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    cpu_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  cpu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5069, routed)        1.390     2.469    cpu_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X38Y93         FDRE                                         r  cpu_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y93         FDRE (Prop_fdre_C_Q)         0.433     2.902 r  cpu_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=9, routed)           1.223     4.125    cpu_i/sha3_1003_tIP1_0/inst/s0_axi_aresetn
    SLICE_X32Y108        LUT2 (Prop_lut2_I1_O)        0.105     4.230 f  cpu_i/sha3_1003_tIP1_0/inst/reg_data[1599]_i_3/O
                         net (fo=1614, routed)        8.825    13.055    cpu_i/sha3_1003_tIP1_0/inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/u_shake_top/keccak_top/Ready_reg_0
    SLICE_X86Y140        FDCE                                         f  cpu_i/sha3_1003_tIP1_0/inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/u_shake_top/keccak_top/reg_data_reg[1440]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  cpu_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905    20.906    cpu_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    20.983 r  cpu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5069, routed)        1.448    22.430    cpu_i/sha3_1003_tIP1_0/inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/u_shake_top/keccak_top/s0_axi_aclk
    SLICE_X86Y140        FDCE                                         r  cpu_i/sha3_1003_tIP1_0/inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/u_shake_top/keccak_top/reg_data_reg[1440]/C
                         clock pessimism              0.109    22.539    
                         clock uncertainty           -0.302    22.237    
    SLICE_X86Y140        FDCE (Recov_fdce_C_CLR)     -0.258    21.979    cpu_i/sha3_1003_tIP1_0/inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/u_shake_top/keccak_top/reg_data_reg[1440]
  -------------------------------------------------------------------
                         required time                         21.979    
                         arrival time                         -13.055    
  -------------------------------------------------------------------
                         slack                                  8.923    

Slack (MET) :             8.959ns  (required time - arrival time)
  Source:                 cpu_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu_i/sha3_1003_tIP1_0/inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/u_shake_top/keccak_top/reg_data_reg[1568]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        10.478ns  (logic 0.538ns (5.135%)  route 9.940ns (94.865%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.430ns = ( 22.430 - 20.000 ) 
    Source Clock Delay      (SCD):    2.469ns
    Clock Pessimism Removal (CPR):    0.109ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  cpu_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    cpu_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  cpu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5069, routed)        1.390     2.469    cpu_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X38Y93         FDRE                                         r  cpu_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y93         FDRE (Prop_fdre_C_Q)         0.433     2.902 r  cpu_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=9, routed)           1.223     4.125    cpu_i/sha3_1003_tIP1_0/inst/s0_axi_aresetn
    SLICE_X32Y108        LUT2 (Prop_lut2_I1_O)        0.105     4.230 f  cpu_i/sha3_1003_tIP1_0/inst/reg_data[1599]_i_3/O
                         net (fo=1614, routed)        8.716    12.947    cpu_i/sha3_1003_tIP1_0/inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/u_shake_top/keccak_top/Ready_reg_0
    SLICE_X87Y141        FDCE                                         f  cpu_i/sha3_1003_tIP1_0/inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/u_shake_top/keccak_top/reg_data_reg[1568]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  cpu_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905    20.906    cpu_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    20.983 r  cpu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5069, routed)        1.448    22.430    cpu_i/sha3_1003_tIP1_0/inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/u_shake_top/keccak_top/s0_axi_aclk
    SLICE_X87Y141        FDCE                                         r  cpu_i/sha3_1003_tIP1_0/inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/u_shake_top/keccak_top/reg_data_reg[1568]/C
                         clock pessimism              0.109    22.539    
                         clock uncertainty           -0.302    22.237    
    SLICE_X87Y141        FDCE (Recov_fdce_C_CLR)     -0.331    21.906    cpu_i/sha3_1003_tIP1_0/inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/u_shake_top/keccak_top/reg_data_reg[1568]
  -------------------------------------------------------------------
                         required time                         21.906    
                         arrival time                         -12.947    
  -------------------------------------------------------------------
                         slack                                  8.959    

Slack (MET) :             9.032ns  (required time - arrival time)
  Source:                 cpu_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu_i/sha3_1003_tIP1_0/inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/u_shake_top/keccak_top/reg_data_reg[1504]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        10.478ns  (logic 0.538ns (5.135%)  route 9.940ns (94.865%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.430ns = ( 22.430 - 20.000 ) 
    Source Clock Delay      (SCD):    2.469ns
    Clock Pessimism Removal (CPR):    0.109ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  cpu_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    cpu_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  cpu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5069, routed)        1.390     2.469    cpu_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X38Y93         FDRE                                         r  cpu_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y93         FDRE (Prop_fdre_C_Q)         0.433     2.902 r  cpu_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=9, routed)           1.223     4.125    cpu_i/sha3_1003_tIP1_0/inst/s0_axi_aresetn
    SLICE_X32Y108        LUT2 (Prop_lut2_I1_O)        0.105     4.230 f  cpu_i/sha3_1003_tIP1_0/inst/reg_data[1599]_i_3/O
                         net (fo=1614, routed)        8.716    12.947    cpu_i/sha3_1003_tIP1_0/inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/u_shake_top/keccak_top/Ready_reg_0
    SLICE_X86Y141        FDCE                                         f  cpu_i/sha3_1003_tIP1_0/inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/u_shake_top/keccak_top/reg_data_reg[1504]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  cpu_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905    20.906    cpu_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    20.983 r  cpu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5069, routed)        1.448    22.430    cpu_i/sha3_1003_tIP1_0/inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/u_shake_top/keccak_top/s0_axi_aclk
    SLICE_X86Y141        FDCE                                         r  cpu_i/sha3_1003_tIP1_0/inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/u_shake_top/keccak_top/reg_data_reg[1504]/C
                         clock pessimism              0.109    22.539    
                         clock uncertainty           -0.302    22.237    
    SLICE_X86Y141        FDCE (Recov_fdce_C_CLR)     -0.258    21.979    cpu_i/sha3_1003_tIP1_0/inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/u_shake_top/keccak_top/reg_data_reg[1504]
  -------------------------------------------------------------------
                         required time                         21.979    
                         arrival time                         -12.947    
  -------------------------------------------------------------------
                         slack                                  9.032    

Slack (MET) :             9.054ns  (required time - arrival time)
  Source:                 cpu_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu_i/sha3_1003_tIP1_0/inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/u_shake_top/keccak_top/reg_data_reg[1480]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        10.457ns  (logic 0.538ns (5.145%)  route 9.919ns (94.855%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.071ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.431ns = ( 22.431 - 20.000 ) 
    Source Clock Delay      (SCD):    2.469ns
    Clock Pessimism Removal (CPR):    0.109ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  cpu_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    cpu_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  cpu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5069, routed)        1.390     2.469    cpu_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X38Y93         FDRE                                         r  cpu_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y93         FDRE (Prop_fdre_C_Q)         0.433     2.902 r  cpu_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=9, routed)           1.223     4.125    cpu_i/sha3_1003_tIP1_0/inst/s0_axi_aresetn
    SLICE_X32Y108        LUT2 (Prop_lut2_I1_O)        0.105     4.230 f  cpu_i/sha3_1003_tIP1_0/inst/reg_data[1599]_i_3/O
                         net (fo=1614, routed)        8.696    12.926    cpu_i/sha3_1003_tIP1_0/inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/u_shake_top/keccak_top/Ready_reg_0
    SLICE_X82Y143        FDCE                                         f  cpu_i/sha3_1003_tIP1_0/inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/u_shake_top/keccak_top/reg_data_reg[1480]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  cpu_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905    20.906    cpu_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    20.983 r  cpu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5069, routed)        1.449    22.431    cpu_i/sha3_1003_tIP1_0/inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/u_shake_top/keccak_top/s0_axi_aclk
    SLICE_X82Y143        FDCE                                         r  cpu_i/sha3_1003_tIP1_0/inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/u_shake_top/keccak_top/reg_data_reg[1480]/C
                         clock pessimism              0.109    22.540    
                         clock uncertainty           -0.302    22.238    
    SLICE_X82Y143        FDCE (Recov_fdce_C_CLR)     -0.258    21.980    cpu_i/sha3_1003_tIP1_0/inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/u_shake_top/keccak_top/reg_data_reg[1480]
  -------------------------------------------------------------------
                         required time                         21.980    
                         arrival time                         -12.926    
  -------------------------------------------------------------------
                         slack                                  9.054    

Slack (MET) :             9.054ns  (required time - arrival time)
  Source:                 cpu_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu_i/sha3_1003_tIP1_0/inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/u_shake_top/keccak_top/reg_data_reg[1544]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        10.457ns  (logic 0.538ns (5.145%)  route 9.919ns (94.855%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.071ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.431ns = ( 22.431 - 20.000 ) 
    Source Clock Delay      (SCD):    2.469ns
    Clock Pessimism Removal (CPR):    0.109ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  cpu_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    cpu_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  cpu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5069, routed)        1.390     2.469    cpu_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X38Y93         FDRE                                         r  cpu_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y93         FDRE (Prop_fdre_C_Q)         0.433     2.902 r  cpu_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=9, routed)           1.223     4.125    cpu_i/sha3_1003_tIP1_0/inst/s0_axi_aresetn
    SLICE_X32Y108        LUT2 (Prop_lut2_I1_O)        0.105     4.230 f  cpu_i/sha3_1003_tIP1_0/inst/reg_data[1599]_i_3/O
                         net (fo=1614, routed)        8.696    12.926    cpu_i/sha3_1003_tIP1_0/inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/u_shake_top/keccak_top/Ready_reg_0
    SLICE_X82Y143        FDCE                                         f  cpu_i/sha3_1003_tIP1_0/inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/u_shake_top/keccak_top/reg_data_reg[1544]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  cpu_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905    20.906    cpu_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    20.983 r  cpu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5069, routed)        1.449    22.431    cpu_i/sha3_1003_tIP1_0/inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/u_shake_top/keccak_top/s0_axi_aclk
    SLICE_X82Y143        FDCE                                         r  cpu_i/sha3_1003_tIP1_0/inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/u_shake_top/keccak_top/reg_data_reg[1544]/C
                         clock pessimism              0.109    22.540    
                         clock uncertainty           -0.302    22.238    
    SLICE_X82Y143        FDCE (Recov_fdce_C_CLR)     -0.258    21.980    cpu_i/sha3_1003_tIP1_0/inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/u_shake_top/keccak_top/reg_data_reg[1544]
  -------------------------------------------------------------------
                         required time                         21.980    
                         arrival time                         -12.926    
  -------------------------------------------------------------------
                         slack                                  9.054    

Slack (MET) :             9.089ns  (required time - arrival time)
  Source:                 cpu_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu_i/sha3_1003_tIP1_0/inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/u_shake_top/keccak_top/reg_data_reg[1450]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        10.349ns  (logic 0.538ns (5.199%)  route 9.811ns (94.801%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.071ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.431ns = ( 22.431 - 20.000 ) 
    Source Clock Delay      (SCD):    2.469ns
    Clock Pessimism Removal (CPR):    0.109ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  cpu_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    cpu_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  cpu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5069, routed)        1.390     2.469    cpu_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X38Y93         FDRE                                         r  cpu_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y93         FDRE (Prop_fdre_C_Q)         0.433     2.902 r  cpu_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=9, routed)           1.223     4.125    cpu_i/sha3_1003_tIP1_0/inst/s0_axi_aresetn
    SLICE_X32Y108        LUT2 (Prop_lut2_I1_O)        0.105     4.230 f  cpu_i/sha3_1003_tIP1_0/inst/reg_data[1599]_i_3/O
                         net (fo=1614, routed)        8.587    12.818    cpu_i/sha3_1003_tIP1_0/inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/u_shake_top/keccak_top/Ready_reg_0
    SLICE_X83Y142        FDCE                                         f  cpu_i/sha3_1003_tIP1_0/inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/u_shake_top/keccak_top/reg_data_reg[1450]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  cpu_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905    20.906    cpu_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    20.983 r  cpu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5069, routed)        1.449    22.431    cpu_i/sha3_1003_tIP1_0/inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/u_shake_top/keccak_top/s0_axi_aclk
    SLICE_X83Y142        FDCE                                         r  cpu_i/sha3_1003_tIP1_0/inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/u_shake_top/keccak_top/reg_data_reg[1450]/C
                         clock pessimism              0.109    22.540    
                         clock uncertainty           -0.302    22.238    
    SLICE_X83Y142        FDCE (Recov_fdce_C_CLR)     -0.331    21.907    cpu_i/sha3_1003_tIP1_0/inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/u_shake_top/keccak_top/reg_data_reg[1450]
  -------------------------------------------------------------------
                         required time                         21.907    
                         arrival time                         -12.818    
  -------------------------------------------------------------------
                         slack                                  9.089    

Slack (MET) :             9.089ns  (required time - arrival time)
  Source:                 cpu_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu_i/sha3_1003_tIP1_0/inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/u_shake_top/keccak_top/reg_data_reg[1514]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        10.349ns  (logic 0.538ns (5.199%)  route 9.811ns (94.801%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.071ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.431ns = ( 22.431 - 20.000 ) 
    Source Clock Delay      (SCD):    2.469ns
    Clock Pessimism Removal (CPR):    0.109ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  cpu_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    cpu_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  cpu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5069, routed)        1.390     2.469    cpu_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X38Y93         FDRE                                         r  cpu_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y93         FDRE (Prop_fdre_C_Q)         0.433     2.902 r  cpu_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=9, routed)           1.223     4.125    cpu_i/sha3_1003_tIP1_0/inst/s0_axi_aresetn
    SLICE_X32Y108        LUT2 (Prop_lut2_I1_O)        0.105     4.230 f  cpu_i/sha3_1003_tIP1_0/inst/reg_data[1599]_i_3/O
                         net (fo=1614, routed)        8.587    12.818    cpu_i/sha3_1003_tIP1_0/inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/u_shake_top/keccak_top/Ready_reg_0
    SLICE_X83Y142        FDCE                                         f  cpu_i/sha3_1003_tIP1_0/inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/u_shake_top/keccak_top/reg_data_reg[1514]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  cpu_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905    20.906    cpu_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    20.983 r  cpu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5069, routed)        1.449    22.431    cpu_i/sha3_1003_tIP1_0/inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/u_shake_top/keccak_top/s0_axi_aclk
    SLICE_X83Y142        FDCE                                         r  cpu_i/sha3_1003_tIP1_0/inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/u_shake_top/keccak_top/reg_data_reg[1514]/C
                         clock pessimism              0.109    22.540    
                         clock uncertainty           -0.302    22.238    
    SLICE_X83Y142        FDCE (Recov_fdce_C_CLR)     -0.331    21.907    cpu_i/sha3_1003_tIP1_0/inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/u_shake_top/keccak_top/reg_data_reg[1514]
  -------------------------------------------------------------------
                         required time                         21.907    
                         arrival time                         -12.818    
  -------------------------------------------------------------------
                         slack                                  9.089    

Slack (MET) :             9.089ns  (required time - arrival time)
  Source:                 cpu_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu_i/sha3_1003_tIP1_0/inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/u_shake_top/keccak_top/reg_data_reg[1578]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        10.349ns  (logic 0.538ns (5.199%)  route 9.811ns (94.801%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.071ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.431ns = ( 22.431 - 20.000 ) 
    Source Clock Delay      (SCD):    2.469ns
    Clock Pessimism Removal (CPR):    0.109ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  cpu_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    cpu_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  cpu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5069, routed)        1.390     2.469    cpu_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X38Y93         FDRE                                         r  cpu_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y93         FDRE (Prop_fdre_C_Q)         0.433     2.902 r  cpu_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=9, routed)           1.223     4.125    cpu_i/sha3_1003_tIP1_0/inst/s0_axi_aresetn
    SLICE_X32Y108        LUT2 (Prop_lut2_I1_O)        0.105     4.230 f  cpu_i/sha3_1003_tIP1_0/inst/reg_data[1599]_i_3/O
                         net (fo=1614, routed)        8.587    12.818    cpu_i/sha3_1003_tIP1_0/inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/u_shake_top/keccak_top/Ready_reg_0
    SLICE_X83Y142        FDCE                                         f  cpu_i/sha3_1003_tIP1_0/inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/u_shake_top/keccak_top/reg_data_reg[1578]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  cpu_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905    20.906    cpu_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    20.983 r  cpu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5069, routed)        1.449    22.431    cpu_i/sha3_1003_tIP1_0/inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/u_shake_top/keccak_top/s0_axi_aclk
    SLICE_X83Y142        FDCE                                         r  cpu_i/sha3_1003_tIP1_0/inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/u_shake_top/keccak_top/reg_data_reg[1578]/C
                         clock pessimism              0.109    22.540    
                         clock uncertainty           -0.302    22.238    
    SLICE_X83Y142        FDCE (Recov_fdce_C_CLR)     -0.331    21.907    cpu_i/sha3_1003_tIP1_0/inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/u_shake_top/keccak_top/reg_data_reg[1578]
  -------------------------------------------------------------------
                         required time                         21.907    
                         arrival time                         -12.818    
  -------------------------------------------------------------------
                         slack                                  9.089    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.067ns  (arrival time - required time)
  Source:                 cpu_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu_i/sha3_1003_tIP1_0/inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/u_shake_top/keccak_top/reg_data_reg[1295]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.338ns  (logic 0.209ns (15.615%)  route 1.129ns (84.385%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.338ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.265ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  cpu_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    cpu_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  cpu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5069, routed)        0.556     0.892    cpu_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X38Y93         FDRE                                         r  cpu_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y93         FDRE (Prop_fdre_C_Q)         0.164     1.056 r  cpu_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=9, routed)           0.588     1.644    cpu_i/sha3_1003_tIP1_0/inst/s0_axi_aresetn
    SLICE_X32Y108        LUT2 (Prop_lut2_I1_O)        0.045     1.689 f  cpu_i/sha3_1003_tIP1_0/inst/reg_data[1599]_i_3/O
                         net (fo=1614, routed)        0.541     2.230    cpu_i/sha3_1003_tIP1_0/inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/u_shake_top/keccak_top/Ready_reg_0
    SLICE_X34Y121        FDCE                                         f  cpu_i/sha3_1003_tIP1_0/inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/u_shake_top/keccak_top/reg_data_reg[1295]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  cpu_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    cpu_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  cpu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5069, routed)        0.899     1.265    cpu_i/sha3_1003_tIP1_0/inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/u_shake_top/keccak_top/s0_axi_aclk
    SLICE_X34Y121        FDCE                                         r  cpu_i/sha3_1003_tIP1_0/inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/u_shake_top/keccak_top/reg_data_reg[1295]/C
                         clock pessimism             -0.035     1.230    
    SLICE_X34Y121        FDCE (Remov_fdce_C_CLR)     -0.067     1.163    cpu_i/sha3_1003_tIP1_0/inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/u_shake_top/keccak_top/reg_data_reg[1295]
  -------------------------------------------------------------------
                         required time                         -1.163    
                         arrival time                           2.230    
  -------------------------------------------------------------------
                         slack                                  1.067    

Slack (MET) :             1.085ns  (arrival time - required time)
  Source:                 cpu_i/sha3_1003_tIP1_0/inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/slv_reg0_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu_i/sha3_1003_tIP1_0/inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/u_shake_top/keccak_top/reg_data_reg[1029]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.044ns  (logic 0.209ns (20.027%)  route 0.835ns (79.973%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.026ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.269ns
    Source Clock Delay      (SCD):    0.975ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  cpu_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    cpu_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  cpu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5069, routed)        0.639     0.975    cpu_i/sha3_1003_tIP1_0/inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/s0_axi_aclk
    SLICE_X34Y109        FDRE                                         r  cpu_i/sha3_1003_tIP1_0/inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/slv_reg0_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y109        FDRE (Prop_fdre_C_Q)         0.164     1.139 f  cpu_i/sha3_1003_tIP1_0/inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/slv_reg0_reg[3]/Q
                         net (fo=50, routed)          0.258     1.397    cpu_i/sha3_1003_tIP1_0/inst/start_i
    SLICE_X32Y108        LUT2 (Prop_lut2_I0_O)        0.045     1.442 f  cpu_i/sha3_1003_tIP1_0/inst/reg_data[1599]_i_3/O
                         net (fo=1614, routed)        0.577     2.019    cpu_i/sha3_1003_tIP1_0/inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/u_shake_top/keccak_top/Ready_reg_0
    SLICE_X42Y116        FDCE                                         f  cpu_i/sha3_1003_tIP1_0/inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/u_shake_top/keccak_top/reg_data_reg[1029]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  cpu_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    cpu_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  cpu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5069, routed)        0.903     1.269    cpu_i/sha3_1003_tIP1_0/inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/u_shake_top/keccak_top/s0_axi_aclk
    SLICE_X42Y116        FDCE                                         r  cpu_i/sha3_1003_tIP1_0/inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/u_shake_top/keccak_top/reg_data_reg[1029]/C
                         clock pessimism             -0.268     1.001    
    SLICE_X42Y116        FDCE (Remov_fdce_C_CLR)     -0.067     0.934    cpu_i/sha3_1003_tIP1_0/inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/u_shake_top/keccak_top/reg_data_reg[1029]
  -------------------------------------------------------------------
                         required time                         -0.934    
                         arrival time                           2.019    
  -------------------------------------------------------------------
                         slack                                  1.085    

Slack (MET) :             1.085ns  (arrival time - required time)
  Source:                 cpu_i/sha3_1003_tIP1_0/inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/slv_reg0_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu_i/sha3_1003_tIP1_0/inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/u_shake_top/keccak_top/reg_data_reg[1363]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.016ns  (logic 0.209ns (20.563%)  route 0.807ns (79.437%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.023ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.266ns
    Source Clock Delay      (SCD):    0.975ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  cpu_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    cpu_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  cpu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5069, routed)        0.639     0.975    cpu_i/sha3_1003_tIP1_0/inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/s0_axi_aclk
    SLICE_X34Y109        FDRE                                         r  cpu_i/sha3_1003_tIP1_0/inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/slv_reg0_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y109        FDRE (Prop_fdre_C_Q)         0.164     1.139 f  cpu_i/sha3_1003_tIP1_0/inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/slv_reg0_reg[3]/Q
                         net (fo=50, routed)          0.258     1.397    cpu_i/sha3_1003_tIP1_0/inst/start_i
    SLICE_X32Y108        LUT2 (Prop_lut2_I0_O)        0.045     1.442 f  cpu_i/sha3_1003_tIP1_0/inst/reg_data[1599]_i_3/O
                         net (fo=1614, routed)        0.550     1.991    cpu_i/sha3_1003_tIP1_0/inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/u_shake_top/keccak_top/Ready_reg_0
    SLICE_X33Y120        FDCE                                         f  cpu_i/sha3_1003_tIP1_0/inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/u_shake_top/keccak_top/reg_data_reg[1363]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  cpu_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    cpu_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  cpu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5069, routed)        0.900     1.266    cpu_i/sha3_1003_tIP1_0/inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/u_shake_top/keccak_top/s0_axi_aclk
    SLICE_X33Y120        FDCE                                         r  cpu_i/sha3_1003_tIP1_0/inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/u_shake_top/keccak_top/reg_data_reg[1363]/C
                         clock pessimism             -0.268     0.998    
    SLICE_X33Y120        FDCE (Remov_fdce_C_CLR)     -0.092     0.906    cpu_i/sha3_1003_tIP1_0/inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/u_shake_top/keccak_top/reg_data_reg[1363]
  -------------------------------------------------------------------
                         required time                         -0.906    
                         arrival time                           1.991    
  -------------------------------------------------------------------
                         slack                                  1.085    

Slack (MET) :             1.085ns  (arrival time - required time)
  Source:                 cpu_i/sha3_1003_tIP1_0/inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/slv_reg0_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu_i/sha3_1003_tIP1_0/inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/u_shake_top/keccak_top/reg_data_reg[1427]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.016ns  (logic 0.209ns (20.563%)  route 0.807ns (79.437%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.023ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.266ns
    Source Clock Delay      (SCD):    0.975ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  cpu_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    cpu_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  cpu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5069, routed)        0.639     0.975    cpu_i/sha3_1003_tIP1_0/inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/s0_axi_aclk
    SLICE_X34Y109        FDRE                                         r  cpu_i/sha3_1003_tIP1_0/inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/slv_reg0_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y109        FDRE (Prop_fdre_C_Q)         0.164     1.139 f  cpu_i/sha3_1003_tIP1_0/inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/slv_reg0_reg[3]/Q
                         net (fo=50, routed)          0.258     1.397    cpu_i/sha3_1003_tIP1_0/inst/start_i
    SLICE_X32Y108        LUT2 (Prop_lut2_I0_O)        0.045     1.442 f  cpu_i/sha3_1003_tIP1_0/inst/reg_data[1599]_i_3/O
                         net (fo=1614, routed)        0.550     1.991    cpu_i/sha3_1003_tIP1_0/inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/u_shake_top/keccak_top/Ready_reg_0
    SLICE_X33Y120        FDCE                                         f  cpu_i/sha3_1003_tIP1_0/inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/u_shake_top/keccak_top/reg_data_reg[1427]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  cpu_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    cpu_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  cpu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5069, routed)        0.900     1.266    cpu_i/sha3_1003_tIP1_0/inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/u_shake_top/keccak_top/s0_axi_aclk
    SLICE_X33Y120        FDCE                                         r  cpu_i/sha3_1003_tIP1_0/inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/u_shake_top/keccak_top/reg_data_reg[1427]/C
                         clock pessimism             -0.268     0.998    
    SLICE_X33Y120        FDCE (Remov_fdce_C_CLR)     -0.092     0.906    cpu_i/sha3_1003_tIP1_0/inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/u_shake_top/keccak_top/reg_data_reg[1427]
  -------------------------------------------------------------------
                         required time                         -0.906    
                         arrival time                           1.991    
  -------------------------------------------------------------------
                         slack                                  1.085    

Slack (MET) :             1.092ns  (arrival time - required time)
  Source:                 cpu_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu_i/sha3_1003_tIP1_0/inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/u_shake_top/keccak_top/reg_data_reg[1487]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.338ns  (logic 0.209ns (15.615%)  route 1.129ns (84.385%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.338ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.265ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  cpu_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    cpu_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  cpu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5069, routed)        0.556     0.892    cpu_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X38Y93         FDRE                                         r  cpu_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y93         FDRE (Prop_fdre_C_Q)         0.164     1.056 r  cpu_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=9, routed)           0.588     1.644    cpu_i/sha3_1003_tIP1_0/inst/s0_axi_aresetn
    SLICE_X32Y108        LUT2 (Prop_lut2_I1_O)        0.045     1.689 f  cpu_i/sha3_1003_tIP1_0/inst/reg_data[1599]_i_3/O
                         net (fo=1614, routed)        0.541     2.230    cpu_i/sha3_1003_tIP1_0/inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/u_shake_top/keccak_top/Ready_reg_0
    SLICE_X35Y121        FDCE                                         f  cpu_i/sha3_1003_tIP1_0/inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/u_shake_top/keccak_top/reg_data_reg[1487]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  cpu_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    cpu_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  cpu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5069, routed)        0.899     1.265    cpu_i/sha3_1003_tIP1_0/inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/u_shake_top/keccak_top/s0_axi_aclk
    SLICE_X35Y121        FDCE                                         r  cpu_i/sha3_1003_tIP1_0/inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/u_shake_top/keccak_top/reg_data_reg[1487]/C
                         clock pessimism             -0.035     1.230    
    SLICE_X35Y121        FDCE (Remov_fdce_C_CLR)     -0.092     1.138    cpu_i/sha3_1003_tIP1_0/inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/u_shake_top/keccak_top/reg_data_reg[1487]
  -------------------------------------------------------------------
                         required time                         -1.138    
                         arrival time                           2.230    
  -------------------------------------------------------------------
                         slack                                  1.092    

Slack (MET) :             1.092ns  (arrival time - required time)
  Source:                 cpu_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu_i/sha3_1003_tIP1_0/inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/u_shake_top/keccak_top/reg_data_reg[1551]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.338ns  (logic 0.209ns (15.615%)  route 1.129ns (84.385%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.338ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.265ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  cpu_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    cpu_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  cpu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5069, routed)        0.556     0.892    cpu_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X38Y93         FDRE                                         r  cpu_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y93         FDRE (Prop_fdre_C_Q)         0.164     1.056 r  cpu_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=9, routed)           0.588     1.644    cpu_i/sha3_1003_tIP1_0/inst/s0_axi_aresetn
    SLICE_X32Y108        LUT2 (Prop_lut2_I1_O)        0.045     1.689 f  cpu_i/sha3_1003_tIP1_0/inst/reg_data[1599]_i_3/O
                         net (fo=1614, routed)        0.541     2.230    cpu_i/sha3_1003_tIP1_0/inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/u_shake_top/keccak_top/Ready_reg_0
    SLICE_X35Y121        FDCE                                         f  cpu_i/sha3_1003_tIP1_0/inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/u_shake_top/keccak_top/reg_data_reg[1551]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  cpu_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    cpu_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  cpu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5069, routed)        0.899     1.265    cpu_i/sha3_1003_tIP1_0/inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/u_shake_top/keccak_top/s0_axi_aclk
    SLICE_X35Y121        FDCE                                         r  cpu_i/sha3_1003_tIP1_0/inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/u_shake_top/keccak_top/reg_data_reg[1551]/C
                         clock pessimism             -0.035     1.230    
    SLICE_X35Y121        FDCE (Remov_fdce_C_CLR)     -0.092     1.138    cpu_i/sha3_1003_tIP1_0/inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/u_shake_top/keccak_top/reg_data_reg[1551]
  -------------------------------------------------------------------
                         required time                         -1.138    
                         arrival time                           2.230    
  -------------------------------------------------------------------
                         slack                                  1.092    

Slack (MET) :             1.110ns  (arrival time - required time)
  Source:                 cpu_i/sha3_1003_tIP1_0/inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/slv_reg0_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu_i/sha3_1003_tIP1_0/inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/u_shake_top/keccak_top/reg_data_reg[965]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.044ns  (logic 0.209ns (20.027%)  route 0.835ns (79.973%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.026ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.269ns
    Source Clock Delay      (SCD):    0.975ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  cpu_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    cpu_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  cpu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5069, routed)        0.639     0.975    cpu_i/sha3_1003_tIP1_0/inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/s0_axi_aclk
    SLICE_X34Y109        FDRE                                         r  cpu_i/sha3_1003_tIP1_0/inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/slv_reg0_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y109        FDRE (Prop_fdre_C_Q)         0.164     1.139 f  cpu_i/sha3_1003_tIP1_0/inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/slv_reg0_reg[3]/Q
                         net (fo=50, routed)          0.258     1.397    cpu_i/sha3_1003_tIP1_0/inst/start_i
    SLICE_X32Y108        LUT2 (Prop_lut2_I0_O)        0.045     1.442 f  cpu_i/sha3_1003_tIP1_0/inst/reg_data[1599]_i_3/O
                         net (fo=1614, routed)        0.577     2.019    cpu_i/sha3_1003_tIP1_0/inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/u_shake_top/keccak_top/Ready_reg_0
    SLICE_X43Y116        FDCE                                         f  cpu_i/sha3_1003_tIP1_0/inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/u_shake_top/keccak_top/reg_data_reg[965]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  cpu_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    cpu_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  cpu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5069, routed)        0.903     1.269    cpu_i/sha3_1003_tIP1_0/inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/u_shake_top/keccak_top/s0_axi_aclk
    SLICE_X43Y116        FDCE                                         r  cpu_i/sha3_1003_tIP1_0/inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/u_shake_top/keccak_top/reg_data_reg[965]/C
                         clock pessimism             -0.268     1.001    
    SLICE_X43Y116        FDCE (Remov_fdce_C_CLR)     -0.092     0.909    cpu_i/sha3_1003_tIP1_0/inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/u_shake_top/keccak_top/reg_data_reg[965]
  -------------------------------------------------------------------
                         required time                         -0.909    
                         arrival time                           2.019    
  -------------------------------------------------------------------
                         slack                                  1.110    

Slack (MET) :             1.145ns  (arrival time - required time)
  Source:                 cpu_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu_i/sha3_1003_tIP1_0/inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/u_shake_top/keccak_top/reg_data_reg[1423]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.392ns  (logic 0.209ns (15.016%)  route 1.183ns (84.984%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.339ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.266ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  cpu_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    cpu_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  cpu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5069, routed)        0.556     0.892    cpu_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X38Y93         FDRE                                         r  cpu_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y93         FDRE (Prop_fdre_C_Q)         0.164     1.056 r  cpu_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=9, routed)           0.588     1.644    cpu_i/sha3_1003_tIP1_0/inst/s0_axi_aresetn
    SLICE_X32Y108        LUT2 (Prop_lut2_I1_O)        0.045     1.689 f  cpu_i/sha3_1003_tIP1_0/inst/reg_data[1599]_i_3/O
                         net (fo=1614, routed)        0.594     2.283    cpu_i/sha3_1003_tIP1_0/inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/u_shake_top/keccak_top/Ready_reg_0
    SLICE_X35Y120        FDCE                                         f  cpu_i/sha3_1003_tIP1_0/inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/u_shake_top/keccak_top/reg_data_reg[1423]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  cpu_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    cpu_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  cpu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5069, routed)        0.900     1.266    cpu_i/sha3_1003_tIP1_0/inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/u_shake_top/keccak_top/s0_axi_aclk
    SLICE_X35Y120        FDCE                                         r  cpu_i/sha3_1003_tIP1_0/inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/u_shake_top/keccak_top/reg_data_reg[1423]/C
                         clock pessimism             -0.035     1.231    
    SLICE_X35Y120        FDCE (Remov_fdce_C_CLR)     -0.092     1.139    cpu_i/sha3_1003_tIP1_0/inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/u_shake_top/keccak_top/reg_data_reg[1423]
  -------------------------------------------------------------------
                         required time                         -1.139    
                         arrival time                           2.283    
  -------------------------------------------------------------------
                         slack                                  1.145    

Slack (MET) :             1.145ns  (arrival time - required time)
  Source:                 cpu_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu_i/sha3_1003_tIP1_0/inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/u_shake_top/keccak_top/reg_data_reg[1459]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.392ns  (logic 0.209ns (15.016%)  route 1.183ns (84.984%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.339ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.266ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  cpu_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    cpu_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  cpu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5069, routed)        0.556     0.892    cpu_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X38Y93         FDRE                                         r  cpu_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y93         FDRE (Prop_fdre_C_Q)         0.164     1.056 r  cpu_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=9, routed)           0.588     1.644    cpu_i/sha3_1003_tIP1_0/inst/s0_axi_aresetn
    SLICE_X32Y108        LUT2 (Prop_lut2_I1_O)        0.045     1.689 f  cpu_i/sha3_1003_tIP1_0/inst/reg_data[1599]_i_3/O
                         net (fo=1614, routed)        0.594     2.283    cpu_i/sha3_1003_tIP1_0/inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/u_shake_top/keccak_top/Ready_reg_0
    SLICE_X35Y120        FDCE                                         f  cpu_i/sha3_1003_tIP1_0/inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/u_shake_top/keccak_top/reg_data_reg[1459]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  cpu_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    cpu_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  cpu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5069, routed)        0.900     1.266    cpu_i/sha3_1003_tIP1_0/inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/u_shake_top/keccak_top/s0_axi_aclk
    SLICE_X35Y120        FDCE                                         r  cpu_i/sha3_1003_tIP1_0/inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/u_shake_top/keccak_top/reg_data_reg[1459]/C
                         clock pessimism             -0.035     1.231    
    SLICE_X35Y120        FDCE (Remov_fdce_C_CLR)     -0.092     1.139    cpu_i/sha3_1003_tIP1_0/inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/u_shake_top/keccak_top/reg_data_reg[1459]
  -------------------------------------------------------------------
                         required time                         -1.139    
                         arrival time                           2.283    
  -------------------------------------------------------------------
                         slack                                  1.145    

Slack (MET) :             1.146ns  (arrival time - required time)
  Source:                 cpu_i/sha3_1003_tIP1_0/inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/slv_reg0_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu_i/sha3_1003_tIP1_0/inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/u_shake_top/keccak_top/Ready_reg/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.099ns  (logic 0.209ns (19.016%)  route 0.890ns (80.984%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.024ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.267ns
    Source Clock Delay      (SCD):    0.975ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  cpu_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    cpu_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  cpu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5069, routed)        0.639     0.975    cpu_i/sha3_1003_tIP1_0/inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/s0_axi_aclk
    SLICE_X34Y109        FDRE                                         r  cpu_i/sha3_1003_tIP1_0/inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/slv_reg0_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y109        FDRE (Prop_fdre_C_Q)         0.164     1.139 f  cpu_i/sha3_1003_tIP1_0/inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/slv_reg0_reg[3]/Q
                         net (fo=50, routed)          0.258     1.397    cpu_i/sha3_1003_tIP1_0/inst/start_i
    SLICE_X32Y108        LUT2 (Prop_lut2_I0_O)        0.045     1.442 f  cpu_i/sha3_1003_tIP1_0/inst/reg_data[1599]_i_3/O
                         net (fo=1614, routed)        0.632     2.074    cpu_i/sha3_1003_tIP1_0/inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/u_shake_top/keccak_top/Ready_reg_0
    SLICE_X36Y118        FDPE                                         f  cpu_i/sha3_1003_tIP1_0/inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/u_shake_top/keccak_top/Ready_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  cpu_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    cpu_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  cpu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5069, routed)        0.901     1.267    cpu_i/sha3_1003_tIP1_0/inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/u_shake_top/keccak_top/s0_axi_aclk
    SLICE_X36Y118        FDPE                                         r  cpu_i/sha3_1003_tIP1_0/inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/u_shake_top/keccak_top/Ready_reg/C
                         clock pessimism             -0.268     0.999    
    SLICE_X36Y118        FDPE (Remov_fdpe_C_PRE)     -0.071     0.928    cpu_i/sha3_1003_tIP1_0/inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/u_shake_top/keccak_top/Ready_reg
  -------------------------------------------------------------------
                         required time                         -0.928    
                         arrival time                           2.074    
  -------------------------------------------------------------------
                         slack                                  1.146    





