

================================================================
== Vitis HLS Report for 'streamtoparallelwithburst'
================================================================
* Date:           Fri Feb  3 10:33:46 2023

* Version:        2021.1 (Build 3247384 on Thu Jun 10 19:36:07 MDT 2021)
* Project:        proj
* Solution:       solution1 (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcvu9p-flga2104-2-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.650 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +--------------------------------------------------------------+----------------------------------------------------+---------+---------+-----------+----------+-----+-----+---------+
        |                                                              |                                                    |  Latency (cycles) |  Latency (absolute)  |  Interval | Pipeline|
        |                           Instance                           |                       Module                       |   min   |   max   |    min    |    max   | min | max |   Type  |
        +--------------------------------------------------------------+----------------------------------------------------+---------+---------+-----------+----------+-----+-----+---------+
        |grp_streamtoparallelwithburst_Pipeline_VITIS_LOOP_24_2_fu_91  |streamtoparallelwithburst_Pipeline_VITIS_LOOP_24_2  |        4|        ?|  20.000 ns|         ?|    4|    ?|       no|
        +--------------------------------------------------------------+----------------------------------------------------+---------+---------+-----------+----------+-----+-----+---------+

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_22_1  |        ?|        ?|     2 ~ ?|          -|          -|     ?|        no|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|      166|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     -|      103|      132|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|      297|    -|
|Register             |        -|     -|      211|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     0|      314|      595|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1440|  2280|   788160|   394080|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4320|  6840|  2364480|  1182240|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +--------------------------------------------------------------+----------------------------------------------------+---------+----+-----+-----+-----+
    |                           Instance                           |                       Module                       | BRAM_18K| DSP|  FF | LUT | URAM|
    +--------------------------------------------------------------+----------------------------------------------------+---------+----+-----+-----+-----+
    |grp_streamtoparallelwithburst_Pipeline_VITIS_LOOP_24_2_fu_91  |streamtoparallelwithburst_Pipeline_VITIS_LOOP_24_2  |        0|   0|  103|  132|    0|
    +--------------------------------------------------------------+----------------------------------------------------+---------+----+-----+-----+-----+
    |Total                                                         |                                                    |        0|   0|  103|  132|    0|
    +--------------------------------------------------------------+----------------------------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+----+---+----+------------+------------+
    |    Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+----+---+----+------------+------------+
    |add_ln24_fu_122_p2   |         +|   0|  0|  71|          64|          64|
    |add_ln29_fu_165_p2   |         +|   0|  0|  71|          64|          64|
    |ap_block_state19     |       and|   0|  0|   2|           1|           1|
    |icmp_ln24_fu_110_p2  |      icmp|   0|  0|  20|          32|           1|
    |ap_block_state1      |        or|   0|  0|   2|           1|           1|
    +---------------------+----------+----+---+----+------------+------------+
    |Total                |          |   0|  0| 166|         162|         131|
    +---------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------+----+-----------+-----+-----------+
    |         Name         | LUT| Input Size| Bits| Total Bits|
    +----------------------+----+-----------+-----+-----------+
    |ap_NS_fsm             |  97|         20|    1|         20|
    |ap_done               |   9|          2|    1|          2|
    |buf_r_read            |   9|          2|    1|          2|
    |count7_blk_n          |   9|          2|    1|          2|
    |gmem0_blk_n_AW        |   9|          2|    1|          2|
    |gmem0_blk_n_B         |   9|          2|    1|          2|
    |idx_fu_60             |   9|          2|   64|        128|
    |m_axi_gmem0_AWADDR    |  14|          3|   64|        192|
    |m_axi_gmem0_AWBURST   |   9|          2|    2|          4|
    |m_axi_gmem0_AWCACHE   |   9|          2|    4|          8|
    |m_axi_gmem0_AWID      |   9|          2|    1|          2|
    |m_axi_gmem0_AWLEN     |  14|          3|   32|         96|
    |m_axi_gmem0_AWLOCK    |   9|          2|    2|          4|
    |m_axi_gmem0_AWPROT    |   9|          2|    3|          6|
    |m_axi_gmem0_AWQOS     |   9|          2|    4|          8|
    |m_axi_gmem0_AWREGION  |   9|          2|    4|          8|
    |m_axi_gmem0_AWSIZE    |   9|          2|    3|          6|
    |m_axi_gmem0_AWUSER    |   9|          2|    1|          2|
    |m_axi_gmem0_AWVALID   |  14|          3|    1|          3|
    |m_axi_gmem0_BREADY    |  14|          3|    1|          3|
    |m_axi_gmem0_WVALID    |   9|          2|    1|          2|
    +----------------------+----+-----------+-----+-----------+
    |Total                 | 297|         64|  193|        502|
    +----------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------------------------------------------------------+----+----+-----+-----------+
    |                                    Name                                   | FF | LUT| Bits| Const Bits|
    +---------------------------------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                                                  |  19|   0|   19|          0|
    |ap_done_reg                                                                |   1|   0|    1|          0|
    |grp_streamtoparallelwithburst_Pipeline_VITIS_LOOP_24_2_fu_91_ap_start_reg  |   1|   0|    1|          0|
    |icmp_ln24_reg_207                                                          |   1|   0|    1|          0|
    |idx_fu_60                                                                  |  64|   0|   64|          0|
    |in_val_last_V_fu_64                                                        |   1|   0|    1|          0|
    |tmp_reg_200                                                                |  32|   0|   32|          0|
    |trunc_ln24_reg_222                                                         |  31|   0|   31|          0|
    |trunc_ln_reg_211                                                           |  61|   0|   61|          0|
    +---------------------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                                      | 211|   0|  211|          0|
    +---------------------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------+-----+-----+------------+---------------------------+--------------+
|       RTL Ports      | Dir | Bits|  Protocol  |       Source Object       |    C Type    |
+----------------------+-----+-----+------------+---------------------------+--------------+
|ap_clk                |   in|    1|  ap_ctrl_hs|  streamtoparallelwithburst|  return value|
|ap_rst                |   in|    1|  ap_ctrl_hs|  streamtoparallelwithburst|  return value|
|ap_start              |   in|    1|  ap_ctrl_hs|  streamtoparallelwithburst|  return value|
|ap_done               |  out|    1|  ap_ctrl_hs|  streamtoparallelwithburst|  return value|
|ap_continue           |   in|    1|  ap_ctrl_hs|  streamtoparallelwithburst|  return value|
|ap_idle               |  out|    1|  ap_ctrl_hs|  streamtoparallelwithburst|  return value|
|ap_ready              |  out|    1|  ap_ctrl_hs|  streamtoparallelwithburst|  return value|
|buf_r_dout            |   in|  128|     ap_fifo|                      buf_r|       pointer|
|buf_r_empty_n         |   in|    1|     ap_fifo|                      buf_r|       pointer|
|buf_r_read            |  out|    1|     ap_fifo|                      buf_r|       pointer|
|count7_dout           |   in|   32|     ap_fifo|                     count7|       pointer|
|count7_empty_n        |   in|    1|     ap_fifo|                     count7|       pointer|
|count7_read           |  out|    1|     ap_fifo|                     count7|       pointer|
|m_axi_gmem0_AWVALID   |  out|    1|       m_axi|                      gmem0|       pointer|
|m_axi_gmem0_AWREADY   |   in|    1|       m_axi|                      gmem0|       pointer|
|m_axi_gmem0_AWADDR    |  out|   64|       m_axi|                      gmem0|       pointer|
|m_axi_gmem0_AWID      |  out|    1|       m_axi|                      gmem0|       pointer|
|m_axi_gmem0_AWLEN     |  out|   32|       m_axi|                      gmem0|       pointer|
|m_axi_gmem0_AWSIZE    |  out|    3|       m_axi|                      gmem0|       pointer|
|m_axi_gmem0_AWBURST   |  out|    2|       m_axi|                      gmem0|       pointer|
|m_axi_gmem0_AWLOCK    |  out|    2|       m_axi|                      gmem0|       pointer|
|m_axi_gmem0_AWCACHE   |  out|    4|       m_axi|                      gmem0|       pointer|
|m_axi_gmem0_AWPROT    |  out|    3|       m_axi|                      gmem0|       pointer|
|m_axi_gmem0_AWQOS     |  out|    4|       m_axi|                      gmem0|       pointer|
|m_axi_gmem0_AWREGION  |  out|    4|       m_axi|                      gmem0|       pointer|
|m_axi_gmem0_AWUSER    |  out|    1|       m_axi|                      gmem0|       pointer|
|m_axi_gmem0_WVALID    |  out|    1|       m_axi|                      gmem0|       pointer|
|m_axi_gmem0_WREADY    |   in|    1|       m_axi|                      gmem0|       pointer|
|m_axi_gmem0_WDATA     |  out|   64|       m_axi|                      gmem0|       pointer|
|m_axi_gmem0_WSTRB     |  out|    8|       m_axi|                      gmem0|       pointer|
|m_axi_gmem0_WLAST     |  out|    1|       m_axi|                      gmem0|       pointer|
|m_axi_gmem0_WID       |  out|    1|       m_axi|                      gmem0|       pointer|
|m_axi_gmem0_WUSER     |  out|    1|       m_axi|                      gmem0|       pointer|
|m_axi_gmem0_ARVALID   |  out|    1|       m_axi|                      gmem0|       pointer|
|m_axi_gmem0_ARREADY   |   in|    1|       m_axi|                      gmem0|       pointer|
|m_axi_gmem0_ARADDR    |  out|   64|       m_axi|                      gmem0|       pointer|
|m_axi_gmem0_ARID      |  out|    1|       m_axi|                      gmem0|       pointer|
|m_axi_gmem0_ARLEN     |  out|   32|       m_axi|                      gmem0|       pointer|
|m_axi_gmem0_ARSIZE    |  out|    3|       m_axi|                      gmem0|       pointer|
|m_axi_gmem0_ARBURST   |  out|    2|       m_axi|                      gmem0|       pointer|
|m_axi_gmem0_ARLOCK    |  out|    2|       m_axi|                      gmem0|       pointer|
|m_axi_gmem0_ARCACHE   |  out|    4|       m_axi|                      gmem0|       pointer|
|m_axi_gmem0_ARPROT    |  out|    3|       m_axi|                      gmem0|       pointer|
|m_axi_gmem0_ARQOS     |  out|    4|       m_axi|                      gmem0|       pointer|
|m_axi_gmem0_ARREGION  |  out|    4|       m_axi|                      gmem0|       pointer|
|m_axi_gmem0_ARUSER    |  out|    1|       m_axi|                      gmem0|       pointer|
|m_axi_gmem0_RVALID    |   in|    1|       m_axi|                      gmem0|       pointer|
|m_axi_gmem0_RREADY    |  out|    1|       m_axi|                      gmem0|       pointer|
|m_axi_gmem0_RDATA     |   in|   64|       m_axi|                      gmem0|       pointer|
|m_axi_gmem0_RLAST     |   in|    1|       m_axi|                      gmem0|       pointer|
|m_axi_gmem0_RID       |   in|    1|       m_axi|                      gmem0|       pointer|
|m_axi_gmem0_RUSER     |   in|    1|       m_axi|                      gmem0|       pointer|
|m_axi_gmem0_RRESP     |   in|    2|       m_axi|                      gmem0|       pointer|
|m_axi_gmem0_BVALID    |   in|    1|       m_axi|                      gmem0|       pointer|
|m_axi_gmem0_BREADY    |  out|    1|       m_axi|                      gmem0|       pointer|
|m_axi_gmem0_BRESP     |   in|    2|       m_axi|                      gmem0|       pointer|
|m_axi_gmem0_BID       |   in|    1|       m_axi|                      gmem0|       pointer|
|m_axi_gmem0_BUSER     |   in|    1|       m_axi|                      gmem0|       pointer|
|p_read                |   in|   64|     ap_none|                     p_read|        scalar|
+----------------------+-----+-----+------------+---------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 19
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 19 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.38>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%idx = alloca i32 1"   --->   Operation 20 'alloca' 'idx' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%in_val_last_V = alloca i32 1"   --->   Operation 21 'alloca' 'in_val_last_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%p_read_1 = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %p_read"   --->   Operation 22 'read' 'p_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%phi_ln26_loc = alloca i64 1"   --->   Operation 23 'alloca' 'phi_ln26_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %count7, void @empty_15, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1"   --->   Operation 24 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %buf_r, void @empty_15, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1"   --->   Operation 25 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %gmem0, void @empty_0, i32 0, i32 0, void @empty_1, i32 10, i32 1024, void @empty_2, void @empty_3, void @empty_1, i32 16, i32 16, i32 16, i32 256, void @empty_1, void @empty_1"   --->   Operation 26 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.38ns)   --->   "%store_ln22 = store i64 0, i64 %idx" [example.cpp:22]   --->   Operation 27 'store' 'store_ln22' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%br_ln22 = br void" [example.cpp:22]   --->   Operation 28 'br' 'br_ln22' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 2.17>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%specloopname_ln21 = specloopname void @_ssdm_op_SpecLoopName, void @empty_11" [example.cpp:21]   --->   Operation 29 'specloopname' 'specloopname_ln21' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (1.31ns)   --->   "%tmp = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %count7" [/home/u200/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 30 'read' 'tmp' <Predicate = true> <Delay = 1.31> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.31> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 64> <FIFO>
ST_2 : Operation 31 [1/1] (0.85ns)   --->   "%icmp_ln24 = icmp_sgt  i32 %tmp, i32 0" [example.cpp:24]   --->   Operation 31 'icmp' 'icmp_ln24' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%br_ln24 = br i1 %icmp_ln24, void %._crit_edge, void %.lr.ph" [example.cpp:24]   --->   Operation 32 'br' 'br_ln24' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%idx_load = load i64 %idx" [example.cpp:24]   --->   Operation 33 'load' 'idx_load' <Predicate = (icmp_ln24)> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.00ns) (grouped into LUT with out node add_ln24)   --->   "%shl_ln24 = shl i64 %idx_load, i64 3" [example.cpp:24]   --->   Operation 34 'shl' 'shl_ln24' <Predicate = (icmp_ln24)> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (1.14ns) (out node of the LUT)   --->   "%add_ln24 = add i64 %shl_ln24, i64 %p_read_1" [example.cpp:24]   --->   Operation 35 'add' 'add_ln24' <Predicate = (icmp_ln24)> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i61 @_ssdm_op_PartSelect.i61.i64.i32.i32, i64 %add_ln24, i32 3, i32 63" [example.cpp:24]   --->   Operation 36 'partselect' 'trunc_ln' <Predicate = (icmp_ln24)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 3.65>
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "%sext_ln24 = sext i61 %trunc_ln" [example.cpp:24]   --->   Operation 37 'sext' 'sext_ln24' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 38 [1/1] (0.00ns)   --->   "%gmem0_addr = getelementptr i64 %gmem0, i64 %sext_ln24" [example.cpp:24]   --->   Operation 38 'getelementptr' 'gmem0_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 39 [1/1] (3.65ns)   --->   "%empty = writereq i1 @_ssdm_op_WriteReq.m_axi.p1i64, i64 %gmem0_addr, i32 %tmp" [example.cpp:24]   --->   Operation 39 'writereq' 'empty' <Predicate = true> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 4 <SV = 3> <Delay = 1.23>
ST_4 : Operation 40 [1/1] (0.00ns)   --->   "%trunc_ln24 = trunc i32 %tmp" [example.cpp:24]   --->   Operation 40 'trunc' 'trunc_ln24' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 41 [1/1] (0.00ns)   --->   "%empty_25 = wait i32 @_ssdm_op_Wait"   --->   Operation 41 'wait' 'empty_25' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 42 [2/2] (1.23ns)   --->   "%call_ln24 = call void @streamtoparallelwithburst_Pipeline_VITIS_LOOP_24_2, i64 %gmem0, i61 %trunc_ln, i31 %trunc_ln24, i128 %buf_r, i1 %phi_ln26_loc" [example.cpp:24]   --->   Operation 42 'call' 'call_ln24' <Predicate = true> <Delay = 1.23> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 0.00>
ST_5 : Operation 43 [1/2] (0.00ns)   --->   "%call_ln24 = call void @streamtoparallelwithburst_Pipeline_VITIS_LOOP_24_2, i64 %gmem0, i61 %trunc_ln, i31 %trunc_ln24, i128 %buf_r, i1 %phi_ln26_loc" [example.cpp:24]   --->   Operation 43 'call' 'call_ln24' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 5> <Delay = 3.65>
ST_6 : Operation 44 [1/1] (0.00ns)   --->   "%phi_ln26_loc_load = load i1 %phi_ln26_loc"   --->   Operation 44 'load' 'phi_ln26_loc_load' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 45 [14/14] (3.65ns)   --->   "%empty_26 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i64, i64 %gmem0_addr" [example.cpp:26]   --->   Operation 45 'writeresp' 'empty_26' <Predicate = true> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_6 : Operation 46 [1/1] (0.00ns)   --->   "%store_ln29 = store i1 %phi_ln26_loc_load, i1 %in_val_last_V" [example.cpp:29]   --->   Operation 46 'store' 'store_ln29' <Predicate = true> <Delay = 0.00>

State 7 <SV = 6> <Delay = 3.65>
ST_7 : Operation 47 [13/14] (3.65ns)   --->   "%empty_26 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i64, i64 %gmem0_addr" [example.cpp:26]   --->   Operation 47 'writeresp' 'empty_26' <Predicate = true> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 3.65>
ST_8 : Operation 48 [12/14] (3.65ns)   --->   "%empty_26 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i64, i64 %gmem0_addr" [example.cpp:26]   --->   Operation 48 'writeresp' 'empty_26' <Predicate = true> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 8> <Delay = 3.65>
ST_9 : Operation 49 [11/14] (3.65ns)   --->   "%empty_26 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i64, i64 %gmem0_addr" [example.cpp:26]   --->   Operation 49 'writeresp' 'empty_26' <Predicate = true> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 10 <SV = 9> <Delay = 3.65>
ST_10 : Operation 50 [10/14] (3.65ns)   --->   "%empty_26 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i64, i64 %gmem0_addr" [example.cpp:26]   --->   Operation 50 'writeresp' 'empty_26' <Predicate = true> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 11 <SV = 10> <Delay = 3.65>
ST_11 : Operation 51 [9/14] (3.65ns)   --->   "%empty_26 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i64, i64 %gmem0_addr" [example.cpp:26]   --->   Operation 51 'writeresp' 'empty_26' <Predicate = true> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 12 <SV = 11> <Delay = 3.65>
ST_12 : Operation 52 [8/14] (3.65ns)   --->   "%empty_26 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i64, i64 %gmem0_addr" [example.cpp:26]   --->   Operation 52 'writeresp' 'empty_26' <Predicate = true> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 13 <SV = 12> <Delay = 3.65>
ST_13 : Operation 53 [7/14] (3.65ns)   --->   "%empty_26 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i64, i64 %gmem0_addr" [example.cpp:26]   --->   Operation 53 'writeresp' 'empty_26' <Predicate = true> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 14 <SV = 13> <Delay = 3.65>
ST_14 : Operation 54 [6/14] (3.65ns)   --->   "%empty_26 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i64, i64 %gmem0_addr" [example.cpp:26]   --->   Operation 54 'writeresp' 'empty_26' <Predicate = true> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 15 <SV = 14> <Delay = 3.65>
ST_15 : Operation 55 [5/14] (3.65ns)   --->   "%empty_26 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i64, i64 %gmem0_addr" [example.cpp:26]   --->   Operation 55 'writeresp' 'empty_26' <Predicate = true> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 16 <SV = 15> <Delay = 3.65>
ST_16 : Operation 56 [4/14] (3.65ns)   --->   "%empty_26 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i64, i64 %gmem0_addr" [example.cpp:26]   --->   Operation 56 'writeresp' 'empty_26' <Predicate = true> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 17 <SV = 16> <Delay = 3.65>
ST_17 : Operation 57 [3/14] (3.65ns)   --->   "%empty_26 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i64, i64 %gmem0_addr" [example.cpp:26]   --->   Operation 57 'writeresp' 'empty_26' <Predicate = true> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 18 <SV = 17> <Delay = 3.65>
ST_18 : Operation 58 [2/14] (3.65ns)   --->   "%empty_26 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i64, i64 %gmem0_addr" [example.cpp:26]   --->   Operation 58 'writeresp' 'empty_26' <Predicate = true> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 19 <SV = 18> <Delay = 3.65>
ST_19 : Operation 59 [1/14] (3.65ns)   --->   "%empty_26 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i64, i64 %gmem0_addr" [example.cpp:26]   --->   Operation 59 'writeresp' 'empty_26' <Predicate = (icmp_ln24)> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_19 : Operation 60 [1/1] (0.00ns)   --->   "%br_ln29 = br void %._crit_edge" [example.cpp:29]   --->   Operation 60 'br' 'br_ln29' <Predicate = (icmp_ln24)> <Delay = 0.00>
ST_19 : Operation 61 [1/1] (0.00ns)   --->   "%idx_load_1 = load i64 %idx" [example.cpp:29]   --->   Operation 61 'load' 'idx_load_1' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 62 [1/1] (0.00ns)   --->   "%in_val_last_V_load = load i1 %in_val_last_V" [example.cpp:30]   --->   Operation 62 'load' 'in_val_last_V_load' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 63 [1/1] (0.00ns)   --->   "%sext_ln29 = sext i32 %tmp" [example.cpp:29]   --->   Operation 63 'sext' 'sext_ln29' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 64 [1/1] (1.14ns)   --->   "%add_ln29 = add i64 %sext_ln29, i64 %idx_load_1" [example.cpp:29]   --->   Operation 64 'add' 'add_ln29' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 65 [1/1] (0.00ns)   --->   "%br_ln30 = br i1 %in_val_last_V_load, void %._crit_edge._crit_edge, void" [example.cpp:30]   --->   Operation 65 'br' 'br_ln30' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 66 [1/1] (0.38ns)   --->   "%store_ln30 = store i64 %add_ln29, i64 %idx" [example.cpp:30]   --->   Operation 66 'store' 'store_ln30' <Predicate = (!in_val_last_V_load)> <Delay = 0.38>
ST_19 : Operation 67 [1/1] (0.00ns)   --->   "%br_ln30 = br void" [example.cpp:30]   --->   Operation 67 'br' 'br_ln30' <Predicate = (!in_val_last_V_load)> <Delay = 0.00>
ST_19 : Operation 68 [1/1] (0.00ns)   --->   "%ret_ln31 = ret" [example.cpp:31]   --->   Operation 68 'ret' 'ret_ln31' <Predicate = (in_val_last_V_load)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ buf_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ count7]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ gmem0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ p_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
idx                (alloca       ) [ 01111111111111111111]
in_val_last_V      (alloca       ) [ 00111111111111111111]
p_read_1           (read         ) [ 00111111111111111111]
phi_ln26_loc       (alloca       ) [ 00111111111111111111]
specinterface_ln0  (specinterface) [ 00000000000000000000]
specinterface_ln0  (specinterface) [ 00000000000000000000]
specinterface_ln0  (specinterface) [ 00000000000000000000]
store_ln22         (store        ) [ 00000000000000000000]
br_ln22            (br           ) [ 00000000000000000000]
specloopname_ln21  (specloopname ) [ 00000000000000000000]
tmp                (read         ) [ 00011111111111111111]
icmp_ln24          (icmp         ) [ 00111111111111111111]
br_ln24            (br           ) [ 00000000000000000000]
idx_load           (load         ) [ 00000000000000000000]
shl_ln24           (shl          ) [ 00000000000000000000]
add_ln24           (add          ) [ 00000000000000000000]
trunc_ln           (partselect   ) [ 00011100000000000000]
sext_ln24          (sext         ) [ 00000000000000000000]
gmem0_addr         (getelementptr) [ 00101111111111111111]
empty              (writereq     ) [ 00000000000000000000]
trunc_ln24         (trunc        ) [ 00000100000000000000]
empty_25           (wait         ) [ 00000000000000000000]
call_ln24          (call         ) [ 00000000000000000000]
phi_ln26_loc_load  (load         ) [ 00000000000000000000]
store_ln29         (store        ) [ 00000000000000000000]
empty_26           (writeresp    ) [ 00000000000000000000]
br_ln29            (br           ) [ 00000000000000000000]
idx_load_1         (load         ) [ 00000000000000000000]
in_val_last_V_load (load         ) [ 00111111111111111111]
sext_ln29          (sext         ) [ 00000000000000000000]
add_ln29           (add          ) [ 00000000000000000000]
br_ln30            (br           ) [ 00000000000000000000]
store_ln30         (store        ) [ 00000000000000000000]
br_ln30            (br           ) [ 00000000000000000000]
ret_ln31           (ret          ) [ 00000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="buf_r">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buf_r"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="count7">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="count7"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="gmem0">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem0"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="p_read">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i64"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_15"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_11"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i32P0A"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i61.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteReq.m_axi.p1i64"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Wait"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="streamtoparallelwithburst_Pipeline_VITIS_LOOP_24_2"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteResp.m_axi.p1i64"/></StgValue>
</bind>
</comp>

<comp id="60" class="1004" name="idx_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="1" slack="0"/>
<pin id="62" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="idx/1 "/>
</bind>
</comp>

<comp id="64" class="1004" name="in_val_last_V_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="1" slack="0"/>
<pin id="66" dir="1" index="1" bw="1" slack="5"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="in_val_last_V/1 "/>
</bind>
</comp>

<comp id="68" class="1004" name="phi_ln26_loc_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="1" slack="0"/>
<pin id="70" dir="1" index="1" bw="1" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="phi_ln26_loc/1 "/>
</bind>
</comp>

<comp id="72" class="1004" name="p_read_1_read_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="64" slack="0"/>
<pin id="74" dir="0" index="1" bw="64" slack="0"/>
<pin id="75" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_1/1 "/>
</bind>
</comp>

<comp id="78" class="1004" name="tmp_read_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="32" slack="0"/>
<pin id="80" dir="0" index="1" bw="32" slack="0"/>
<pin id="81" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="84" class="1004" name="grp_writeresp_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="1" slack="0"/>
<pin id="86" dir="0" index="1" bw="64" slack="0"/>
<pin id="87" dir="0" index="2" bw="32" slack="1"/>
<pin id="88" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="writereq(1155) writeresp(1158) " fcode="writeresp"/>
<opset="empty/3 empty_26/6 "/>
</bind>
</comp>

<comp id="91" class="1004" name="grp_streamtoparallelwithburst_Pipeline_VITIS_LOOP_24_2_fu_91">
<pin_list>
<pin id="92" dir="0" index="0" bw="0" slack="0"/>
<pin id="93" dir="0" index="1" bw="64" slack="0"/>
<pin id="94" dir="0" index="2" bw="61" slack="2"/>
<pin id="95" dir="0" index="3" bw="31" slack="0"/>
<pin id="96" dir="0" index="4" bw="128" slack="0"/>
<pin id="97" dir="0" index="5" bw="1" slack="3"/>
<pin id="98" dir="1" index="6" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln24/4 "/>
</bind>
</comp>

<comp id="102" class="1004" name="grp_load_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="64" slack="1"/>
<pin id="104" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="idx_load/2 idx_load_1/19 "/>
</bind>
</comp>

<comp id="105" class="1004" name="store_ln22_store_fu_105">
<pin_list>
<pin id="106" dir="0" index="0" bw="1" slack="0"/>
<pin id="107" dir="0" index="1" bw="64" slack="0"/>
<pin id="108" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln22/1 "/>
</bind>
</comp>

<comp id="110" class="1004" name="icmp_ln24_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="32" slack="0"/>
<pin id="112" dir="0" index="1" bw="32" slack="0"/>
<pin id="113" dir="1" index="2" bw="1" slack="17"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln24/2 "/>
</bind>
</comp>

<comp id="116" class="1004" name="shl_ln24_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="64" slack="0"/>
<pin id="118" dir="0" index="1" bw="3" slack="0"/>
<pin id="119" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln24/2 "/>
</bind>
</comp>

<comp id="122" class="1004" name="add_ln24_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="64" slack="0"/>
<pin id="124" dir="0" index="1" bw="64" slack="1"/>
<pin id="125" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln24/2 "/>
</bind>
</comp>

<comp id="127" class="1004" name="trunc_ln_fu_127">
<pin_list>
<pin id="128" dir="0" index="0" bw="61" slack="0"/>
<pin id="129" dir="0" index="1" bw="64" slack="0"/>
<pin id="130" dir="0" index="2" bw="3" slack="0"/>
<pin id="131" dir="0" index="3" bw="7" slack="0"/>
<pin id="132" dir="1" index="4" bw="61" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln/2 "/>
</bind>
</comp>

<comp id="137" class="1004" name="sext_ln24_fu_137">
<pin_list>
<pin id="138" dir="0" index="0" bw="61" slack="1"/>
<pin id="139" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln24/3 "/>
</bind>
</comp>

<comp id="140" class="1004" name="gmem0_addr_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="64" slack="0"/>
<pin id="142" dir="0" index="1" bw="64" slack="0"/>
<pin id="143" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem0_addr/3 "/>
</bind>
</comp>

<comp id="147" class="1004" name="trunc_ln24_fu_147">
<pin_list>
<pin id="148" dir="0" index="0" bw="32" slack="2"/>
<pin id="149" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln24/4 "/>
</bind>
</comp>

<comp id="151" class="1004" name="phi_ln26_loc_load_load_fu_151">
<pin_list>
<pin id="152" dir="0" index="0" bw="1" slack="5"/>
<pin id="153" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="phi_ln26_loc_load/6 "/>
</bind>
</comp>

<comp id="154" class="1004" name="store_ln29_store_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="1" slack="0"/>
<pin id="156" dir="0" index="1" bw="1" slack="5"/>
<pin id="157" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln29/6 "/>
</bind>
</comp>

<comp id="159" class="1004" name="in_val_last_V_load_load_fu_159">
<pin_list>
<pin id="160" dir="0" index="0" bw="1" slack="18"/>
<pin id="161" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="in_val_last_V_load/19 "/>
</bind>
</comp>

<comp id="162" class="1004" name="sext_ln29_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="32" slack="17"/>
<pin id="164" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln29/19 "/>
</bind>
</comp>

<comp id="165" class="1004" name="add_ln29_fu_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="32" slack="0"/>
<pin id="167" dir="0" index="1" bw="64" slack="0"/>
<pin id="168" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln29/19 "/>
</bind>
</comp>

<comp id="171" class="1004" name="store_ln30_store_fu_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="64" slack="0"/>
<pin id="173" dir="0" index="1" bw="64" slack="18"/>
<pin id="174" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln30/19 "/>
</bind>
</comp>

<comp id="176" class="1005" name="idx_reg_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="64" slack="0"/>
<pin id="178" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opset="idx "/>
</bind>
</comp>

<comp id="183" class="1005" name="in_val_last_V_reg_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="1" slack="5"/>
<pin id="185" dir="1" index="1" bw="1" slack="5"/>
</pin_list>
<bind>
<opset="in_val_last_V "/>
</bind>
</comp>

<comp id="189" class="1005" name="p_read_1_reg_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="64" slack="1"/>
<pin id="191" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="p_read_1 "/>
</bind>
</comp>

<comp id="194" class="1005" name="phi_ln26_loc_reg_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="1" slack="3"/>
<pin id="196" dir="1" index="1" bw="1" slack="3"/>
</pin_list>
<bind>
<opset="phi_ln26_loc "/>
</bind>
</comp>

<comp id="200" class="1005" name="tmp_reg_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="32" slack="1"/>
<pin id="202" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="207" class="1005" name="icmp_ln24_reg_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="1" slack="17"/>
<pin id="209" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln24 "/>
</bind>
</comp>

<comp id="211" class="1005" name="trunc_ln_reg_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="61" slack="1"/>
<pin id="213" dir="1" index="1" bw="61" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln "/>
</bind>
</comp>

<comp id="217" class="1005" name="gmem0_addr_reg_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="64" slack="3"/>
<pin id="219" dir="1" index="1" bw="64" slack="3"/>
</pin_list>
<bind>
<opset="gmem0_addr "/>
</bind>
</comp>

<comp id="222" class="1005" name="trunc_ln24_reg_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="31" slack="1"/>
<pin id="224" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln24 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="63"><net_src comp="8" pin="0"/><net_sink comp="60" pin=0"/></net>

<net id="67"><net_src comp="8" pin="0"/><net_sink comp="64" pin=0"/></net>

<net id="71"><net_src comp="12" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="76"><net_src comp="10" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="77"><net_src comp="6" pin="0"/><net_sink comp="72" pin=1"/></net>

<net id="82"><net_src comp="42" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="83"><net_src comp="2" pin="0"/><net_sink comp="78" pin=1"/></net>

<net id="89"><net_src comp="52" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="90"><net_src comp="58" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="99"><net_src comp="56" pin="0"/><net_sink comp="91" pin=0"/></net>

<net id="100"><net_src comp="4" pin="0"/><net_sink comp="91" pin=1"/></net>

<net id="101"><net_src comp="0" pin="0"/><net_sink comp="91" pin=4"/></net>

<net id="109"><net_src comp="36" pin="0"/><net_sink comp="105" pin=0"/></net>

<net id="114"><net_src comp="78" pin="2"/><net_sink comp="110" pin=0"/></net>

<net id="115"><net_src comp="18" pin="0"/><net_sink comp="110" pin=1"/></net>

<net id="120"><net_src comp="102" pin="1"/><net_sink comp="116" pin=0"/></net>

<net id="121"><net_src comp="44" pin="0"/><net_sink comp="116" pin=1"/></net>

<net id="126"><net_src comp="116" pin="2"/><net_sink comp="122" pin=0"/></net>

<net id="133"><net_src comp="46" pin="0"/><net_sink comp="127" pin=0"/></net>

<net id="134"><net_src comp="122" pin="2"/><net_sink comp="127" pin=1"/></net>

<net id="135"><net_src comp="48" pin="0"/><net_sink comp="127" pin=2"/></net>

<net id="136"><net_src comp="50" pin="0"/><net_sink comp="127" pin=3"/></net>

<net id="144"><net_src comp="4" pin="0"/><net_sink comp="140" pin=0"/></net>

<net id="145"><net_src comp="137" pin="1"/><net_sink comp="140" pin=1"/></net>

<net id="146"><net_src comp="140" pin="2"/><net_sink comp="84" pin=1"/></net>

<net id="150"><net_src comp="147" pin="1"/><net_sink comp="91" pin=3"/></net>

<net id="158"><net_src comp="151" pin="1"/><net_sink comp="154" pin=0"/></net>

<net id="169"><net_src comp="162" pin="1"/><net_sink comp="165" pin=0"/></net>

<net id="170"><net_src comp="102" pin="1"/><net_sink comp="165" pin=1"/></net>

<net id="175"><net_src comp="165" pin="2"/><net_sink comp="171" pin=0"/></net>

<net id="179"><net_src comp="60" pin="1"/><net_sink comp="176" pin=0"/></net>

<net id="180"><net_src comp="176" pin="1"/><net_sink comp="105" pin=1"/></net>

<net id="181"><net_src comp="176" pin="1"/><net_sink comp="102" pin=0"/></net>

<net id="182"><net_src comp="176" pin="1"/><net_sink comp="171" pin=1"/></net>

<net id="186"><net_src comp="64" pin="1"/><net_sink comp="183" pin=0"/></net>

<net id="187"><net_src comp="183" pin="1"/><net_sink comp="154" pin=1"/></net>

<net id="188"><net_src comp="183" pin="1"/><net_sink comp="159" pin=0"/></net>

<net id="192"><net_src comp="72" pin="2"/><net_sink comp="189" pin=0"/></net>

<net id="193"><net_src comp="189" pin="1"/><net_sink comp="122" pin=1"/></net>

<net id="197"><net_src comp="68" pin="1"/><net_sink comp="194" pin=0"/></net>

<net id="198"><net_src comp="194" pin="1"/><net_sink comp="91" pin=5"/></net>

<net id="199"><net_src comp="194" pin="1"/><net_sink comp="151" pin=0"/></net>

<net id="203"><net_src comp="78" pin="2"/><net_sink comp="200" pin=0"/></net>

<net id="204"><net_src comp="200" pin="1"/><net_sink comp="84" pin=2"/></net>

<net id="205"><net_src comp="200" pin="1"/><net_sink comp="147" pin=0"/></net>

<net id="206"><net_src comp="200" pin="1"/><net_sink comp="162" pin=0"/></net>

<net id="210"><net_src comp="110" pin="2"/><net_sink comp="207" pin=0"/></net>

<net id="214"><net_src comp="127" pin="4"/><net_sink comp="211" pin=0"/></net>

<net id="215"><net_src comp="211" pin="1"/><net_sink comp="137" pin=0"/></net>

<net id="216"><net_src comp="211" pin="1"/><net_sink comp="91" pin=2"/></net>

<net id="220"><net_src comp="140" pin="2"/><net_sink comp="217" pin=0"/></net>

<net id="221"><net_src comp="217" pin="1"/><net_sink comp="84" pin=1"/></net>

<net id="225"><net_src comp="147" pin="1"/><net_sink comp="222" pin=0"/></net>

<net id="226"><net_src comp="222" pin="1"/><net_sink comp="91" pin=3"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: gmem0 | {3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 }
 - Input state : 
	Port: streamtoparallelwithburst : buf_r | {4 5 }
	Port: streamtoparallelwithburst : count7 | {2 }
	Port: streamtoparallelwithburst : gmem0 | {}
	Port: streamtoparallelwithburst : p_read | {1 }
  - Chain level:
	State 1
		store_ln22 : 1
	State 2
		br_ln24 : 1
		shl_ln24 : 1
		add_ln24 : 1
		trunc_ln : 2
	State 3
		gmem0_addr : 1
		empty : 2
	State 4
		call_ln24 : 1
	State 5
	State 6
		store_ln29 : 1
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
		add_ln29 : 1
		br_ln30 : 1
		store_ln30 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------------------------------------------|---------|---------|
| Operation|                        Functional Unit                       |    FF   |   LUT   |
|----------|--------------------------------------------------------------|---------|---------|
|   call   | grp_streamtoparallelwithburst_Pipeline_VITIS_LOOP_24_2_fu_91 |   226   |    57   |
|----------|--------------------------------------------------------------|---------|---------|
|    add   |                        add_ln24_fu_122                       |    0    |    71   |
|          |                        add_ln29_fu_165                       |    0    |    71   |
|----------|--------------------------------------------------------------|---------|---------|
|   icmp   |                       icmp_ln24_fu_110                       |    0    |    20   |
|----------|--------------------------------------------------------------|---------|---------|
|   read   |                      p_read_1_read_fu_72                     |    0    |    0    |
|          |                        tmp_read_fu_78                        |    0    |    0    |
|----------|--------------------------------------------------------------|---------|---------|
| writeresp|                      grp_writeresp_fu_84                     |    0    |    0    |
|----------|--------------------------------------------------------------|---------|---------|
|    shl   |                        shl_ln24_fu_116                       |    0    |    0    |
|----------|--------------------------------------------------------------|---------|---------|
|partselect|                        trunc_ln_fu_127                       |    0    |    0    |
|----------|--------------------------------------------------------------|---------|---------|
|   sext   |                       sext_ln24_fu_137                       |    0    |    0    |
|          |                       sext_ln29_fu_162                       |    0    |    0    |
|----------|--------------------------------------------------------------|---------|---------|
|   trunc  |                       trunc_ln24_fu_147                      |    0    |    0    |
|----------|--------------------------------------------------------------|---------|---------|
|   Total  |                                                              |   226   |   219   |
|----------|--------------------------------------------------------------|---------|---------|

Memories:
N/A

* Register list:
+---------------------+--------+
|                     |   FF   |
+---------------------+--------+
|  gmem0_addr_reg_217 |   64   |
|  icmp_ln24_reg_207  |    1   |
|     idx_reg_176     |   64   |
|in_val_last_V_reg_183|    1   |
|   p_read_1_reg_189  |   64   |
| phi_ln26_loc_reg_194|    1   |
|     tmp_reg_200     |   32   |
|  trunc_ln24_reg_222 |   31   |
|   trunc_ln_reg_211  |   61   |
+---------------------+--------+
|        Total        |   319  |
+---------------------+--------+

* Multiplexer (MUX) list: 
|--------------------------------------------------------------|------|------|------|--------||---------||---------|
|                             Comp                             |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|--------------------------------------------------------------|------|------|------|--------||---------||---------|
|                      grp_writeresp_fu_84                     |  p0  |   2  |   1  |    2   |
|                      grp_writeresp_fu_84                     |  p1  |   2  |  64  |   128  ||    9    |
| grp_streamtoparallelwithburst_Pipeline_VITIS_LOOP_24_2_fu_91 |  p3  |   2  |  31  |   62   ||    9    |
|--------------------------------------------------------------|------|------|------|--------||---------||---------|
|                             Total                            |      |      |      |   192  ||  1.161  ||    18   |
|--------------------------------------------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |   226  |   219  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    1   |    -   |   18   |
|  Register |    -   |   319  |    -   |
+-----------+--------+--------+--------+
|   Total   |    1   |   545  |   237  |
+-----------+--------+--------+--------+
