

================================================================
== Vivado HLS Report for 'B_IO_L3_in_serialize'
================================================================
* Date:           Sat Sep 14 23:31:24 2024

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        hls_prj
* Solution:       solution1
* Product family: virtexuplus
* Target device:  xcu200-fsgd2104-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 5.00 ns | 4.375 ns |   0.62 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+------+------+---------+
    |  Latency (cycles) |  Latency (absolute) |   Interval  | Pipeline|
    |   min   |   max   |    min   |    max   |  min |  max |   Type  |
    +---------+---------+----------+----------+------+------+---------+
    |     1034|     1034| 5.170 us | 5.170 us |  1034|  1034|   none  |
    +---------+---------+----------+----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1  |     1025|     1025|         3|          1|          1|  1024|    yes   |
        +----------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+-----+
|         Name        | BRAM_18K| DSP48E|    FF   |   LUT   | URAM|
+---------------------+---------+-------+---------+---------+-----+
|DSP                  |        -|      -|        -|        -|    -|
|Expression           |        -|      -|        0|       36|    -|
|FIFO                 |        -|      -|        -|        -|    -|
|Instance             |        -|      -|        -|        -|    -|
|Memory               |        -|      -|        -|        -|    -|
|Multiplexer          |        -|      -|        -|      131|    -|
|Register             |        -|      -|      566|        -|    -|
+---------------------+---------+-------+---------+---------+-----+
|Total                |        0|      0|      566|      167|    0|
+---------------------+---------+-------+---------+---------+-----+
|Available SLR        |     1440|   2280|   788160|   394080|  320|
+---------------------+---------+-------+---------+---------+-----+
|Utilization SLR (%)  |        0|      0|    ~0   |    ~0   |    0|
+---------------------+---------+-------+---------+---------+-----+
|Available            |     4320|   6840|  2364480|  1182240|  960|
+---------------------+---------+-------+---------+---------+-----+
|Utilization (%)      |        0|      0|    ~0   |    ~0   |    0|
+---------------------+---------+-------+---------+---------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name           | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------------------+----------+-------+---+----+------------+------------+
    |i_V_fu_124_p2                      |     +    |      0|  0|  11|          11|           1|
    |ap_block_state10_pp0_stage0_iter1  |    and   |      0|  0|   2|           1|           1|
    |ap_block_state11_pp0_stage0_iter2  |    and   |      0|  0|   2|           1|           1|
    |icmp_ln383_fu_118_p2               |   icmp   |      0|  0|  13|          11|          12|
    |ap_block_pp0_stage0_01001          |    or    |      0|  0|   2|           1|           1|
    |ap_block_state1                    |    or    |      0|  0|   2|           1|           1|
    |ap_enable_pp0                      |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1            |    xor   |      0|  0|   2|           2|           1|
    +-----------------------------------+----------+-------+---+----+------------+------------+
    |Total                              |          |      0|  0|  36|          29|          20|
    +-----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------+----+-----------+-----+-----------+
    |            Name            | LUT| Input Size| Bits| Total Bits|
    +----------------------------+----+-----------+-----+-----------+
    |B_V_blk_n_AR                |   9|          2|    1|          2|
    |B_V_blk_n_R                 |   9|          2|    1|          2|
    |B_V_offset_blk_n            |   9|          2|    1|          2|
    |ap_NS_fsm                   |  50|         11|    1|         11|
    |ap_done                     |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1     |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2     |   9|          2|    1|          2|
    |fifo_B_local_out_V_V_blk_n  |   9|          2|    1|          2|
    |real_start                  |   9|          2|    1|          2|
    |t_V_reg_87                  |   9|          2|   11|         22|
    +----------------------------+----+-----------+-----+-----------+
    |Total                       | 131|         29|   20|         49|
    +----------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+-----+----+-----+-----------+
    |               Name               |  FF | LUT| Bits| Const Bits|
    +----------------------------------+-----+----+-----+-----------+
    |B_V_offset1_i_reg_130             |   26|   0|   26|          0|
    |ap_CS_fsm                         |   10|   0|   10|          0|
    |ap_done_reg                       |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |    1|   0|    1|          0|
    |fifo_data_V_reg_150               |  512|   0|  512|          0|
    |icmp_ln383_reg_141                |    1|   0|    1|          0|
    |icmp_ln383_reg_141_pp0_iter1_reg  |    1|   0|    1|          0|
    |start_once_reg                    |    1|   0|    1|          0|
    |t_V_reg_87                        |   11|   0|   11|          0|
    +----------------------------------+-----+----+-----+-----------+
    |Total                             |  566|   0|  566|          0|
    +----------------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------------+-----+-----+------------+----------------------+--------------+
|          RTL Ports          | Dir | Bits|  Protocol  |     Source Object    |    C Type    |
+-----------------------------+-----+-----+------------+----------------------+--------------+
|ap_clk                       |  in |    1| ap_ctrl_hs | B_IO_L3_in_serialize | return value |
|ap_rst                       |  in |    1| ap_ctrl_hs | B_IO_L3_in_serialize | return value |
|ap_start                     |  in |    1| ap_ctrl_hs | B_IO_L3_in_serialize | return value |
|start_full_n                 |  in |    1| ap_ctrl_hs | B_IO_L3_in_serialize | return value |
|ap_done                      | out |    1| ap_ctrl_hs | B_IO_L3_in_serialize | return value |
|ap_continue                  |  in |    1| ap_ctrl_hs | B_IO_L3_in_serialize | return value |
|ap_idle                      | out |    1| ap_ctrl_hs | B_IO_L3_in_serialize | return value |
|ap_ready                     | out |    1| ap_ctrl_hs | B_IO_L3_in_serialize | return value |
|start_out                    | out |    1| ap_ctrl_hs | B_IO_L3_in_serialize | return value |
|start_write                  | out |    1| ap_ctrl_hs | B_IO_L3_in_serialize | return value |
|m_axi_B_V_AWVALID            | out |    1|    m_axi   |          B_V         |    pointer   |
|m_axi_B_V_AWREADY            |  in |    1|    m_axi   |          B_V         |    pointer   |
|m_axi_B_V_AWADDR             | out |   32|    m_axi   |          B_V         |    pointer   |
|m_axi_B_V_AWID               | out |    1|    m_axi   |          B_V         |    pointer   |
|m_axi_B_V_AWLEN              | out |   32|    m_axi   |          B_V         |    pointer   |
|m_axi_B_V_AWSIZE             | out |    3|    m_axi   |          B_V         |    pointer   |
|m_axi_B_V_AWBURST            | out |    2|    m_axi   |          B_V         |    pointer   |
|m_axi_B_V_AWLOCK             | out |    2|    m_axi   |          B_V         |    pointer   |
|m_axi_B_V_AWCACHE            | out |    4|    m_axi   |          B_V         |    pointer   |
|m_axi_B_V_AWPROT             | out |    3|    m_axi   |          B_V         |    pointer   |
|m_axi_B_V_AWQOS              | out |    4|    m_axi   |          B_V         |    pointer   |
|m_axi_B_V_AWREGION           | out |    4|    m_axi   |          B_V         |    pointer   |
|m_axi_B_V_AWUSER             | out |    1|    m_axi   |          B_V         |    pointer   |
|m_axi_B_V_WVALID             | out |    1|    m_axi   |          B_V         |    pointer   |
|m_axi_B_V_WREADY             |  in |    1|    m_axi   |          B_V         |    pointer   |
|m_axi_B_V_WDATA              | out |  512|    m_axi   |          B_V         |    pointer   |
|m_axi_B_V_WSTRB              | out |   64|    m_axi   |          B_V         |    pointer   |
|m_axi_B_V_WLAST              | out |    1|    m_axi   |          B_V         |    pointer   |
|m_axi_B_V_WID                | out |    1|    m_axi   |          B_V         |    pointer   |
|m_axi_B_V_WUSER              | out |    1|    m_axi   |          B_V         |    pointer   |
|m_axi_B_V_ARVALID            | out |    1|    m_axi   |          B_V         |    pointer   |
|m_axi_B_V_ARREADY            |  in |    1|    m_axi   |          B_V         |    pointer   |
|m_axi_B_V_ARADDR             | out |   32|    m_axi   |          B_V         |    pointer   |
|m_axi_B_V_ARID               | out |    1|    m_axi   |          B_V         |    pointer   |
|m_axi_B_V_ARLEN              | out |   32|    m_axi   |          B_V         |    pointer   |
|m_axi_B_V_ARSIZE             | out |    3|    m_axi   |          B_V         |    pointer   |
|m_axi_B_V_ARBURST            | out |    2|    m_axi   |          B_V         |    pointer   |
|m_axi_B_V_ARLOCK             | out |    2|    m_axi   |          B_V         |    pointer   |
|m_axi_B_V_ARCACHE            | out |    4|    m_axi   |          B_V         |    pointer   |
|m_axi_B_V_ARPROT             | out |    3|    m_axi   |          B_V         |    pointer   |
|m_axi_B_V_ARQOS              | out |    4|    m_axi   |          B_V         |    pointer   |
|m_axi_B_V_ARREGION           | out |    4|    m_axi   |          B_V         |    pointer   |
|m_axi_B_V_ARUSER             | out |    1|    m_axi   |          B_V         |    pointer   |
|m_axi_B_V_RVALID             |  in |    1|    m_axi   |          B_V         |    pointer   |
|m_axi_B_V_RREADY             | out |    1|    m_axi   |          B_V         |    pointer   |
|m_axi_B_V_RDATA              |  in |  512|    m_axi   |          B_V         |    pointer   |
|m_axi_B_V_RLAST              |  in |    1|    m_axi   |          B_V         |    pointer   |
|m_axi_B_V_RID                |  in |    1|    m_axi   |          B_V         |    pointer   |
|m_axi_B_V_RUSER              |  in |    1|    m_axi   |          B_V         |    pointer   |
|m_axi_B_V_RRESP              |  in |    2|    m_axi   |          B_V         |    pointer   |
|m_axi_B_V_BVALID             |  in |    1|    m_axi   |          B_V         |    pointer   |
|m_axi_B_V_BREADY             | out |    1|    m_axi   |          B_V         |    pointer   |
|m_axi_B_V_BRESP              |  in |    2|    m_axi   |          B_V         |    pointer   |
|m_axi_B_V_BID                |  in |    1|    m_axi   |          B_V         |    pointer   |
|m_axi_B_V_BUSER              |  in |    1|    m_axi   |          B_V         |    pointer   |
|B_V_offset_dout              |  in |   32|   ap_fifo  |      B_V_offset      |    pointer   |
|B_V_offset_empty_n           |  in |    1|   ap_fifo  |      B_V_offset      |    pointer   |
|B_V_offset_read              | out |    1|   ap_fifo  |      B_V_offset      |    pointer   |
|fifo_B_local_out_V_V_din     | out |  512|   ap_fifo  | fifo_B_local_out_V_V |    pointer   |
|fifo_B_local_out_V_V_full_n  |  in |    1|   ap_fifo  | fifo_B_local_out_V_V |    pointer   |
|fifo_B_local_out_V_V_write   | out |    1|   ap_fifo  | fifo_B_local_out_V_V |    pointer   |
+-----------------------------+-----+-----+------------+----------------------+--------------+

