-- ==============================================================
-- RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
-- Version: 2016.4
-- Copyright (C) 1986-2017 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity my_filter_buffer is
generic (
    C_S_AXI_CTRL_ADDR_WIDTH : INTEGER := 4;
    C_S_AXI_CTRL_DATA_WIDTH : INTEGER := 32;
    C_S_AXI_KERNEL_BUS_ADDR_WIDTH : INTEGER := 7;
    C_S_AXI_KERNEL_BUS_DATA_WIDTH : INTEGER := 32 );
port (
    ap_clk : IN STD_LOGIC;
    ap_rst_n : IN STD_LOGIC;
    in_stream_TDATA : IN STD_LOGIC_VECTOR (31 downto 0);
    in_stream_TVALID : IN STD_LOGIC;
    in_stream_TREADY : OUT STD_LOGIC;
    in_stream_TKEEP : IN STD_LOGIC_VECTOR (3 downto 0);
    in_stream_TSTRB : IN STD_LOGIC_VECTOR (3 downto 0);
    in_stream_TUSER : IN STD_LOGIC_VECTOR (1 downto 0);
    in_stream_TLAST : IN STD_LOGIC_VECTOR (0 downto 0);
    in_stream_TID : IN STD_LOGIC_VECTOR (4 downto 0);
    in_stream_TDEST : IN STD_LOGIC_VECTOR (5 downto 0);
    out_stream_TDATA : OUT STD_LOGIC_VECTOR (31 downto 0);
    out_stream_TVALID : OUT STD_LOGIC;
    out_stream_TREADY : IN STD_LOGIC;
    out_stream_TKEEP : OUT STD_LOGIC_VECTOR (3 downto 0);
    out_stream_TSTRB : OUT STD_LOGIC_VECTOR (3 downto 0);
    out_stream_TUSER : OUT STD_LOGIC_VECTOR (1 downto 0);
    out_stream_TLAST : OUT STD_LOGIC_VECTOR (0 downto 0);
    out_stream_TID : OUT STD_LOGIC_VECTOR (4 downto 0);
    out_stream_TDEST : OUT STD_LOGIC_VECTOR (5 downto 0);
    s_axi_CTRL_AWVALID : IN STD_LOGIC;
    s_axi_CTRL_AWREADY : OUT STD_LOGIC;
    s_axi_CTRL_AWADDR : IN STD_LOGIC_VECTOR (C_S_AXI_CTRL_ADDR_WIDTH-1 downto 0);
    s_axi_CTRL_WVALID : IN STD_LOGIC;
    s_axi_CTRL_WREADY : OUT STD_LOGIC;
    s_axi_CTRL_WDATA : IN STD_LOGIC_VECTOR (C_S_AXI_CTRL_DATA_WIDTH-1 downto 0);
    s_axi_CTRL_WSTRB : IN STD_LOGIC_VECTOR (C_S_AXI_CTRL_DATA_WIDTH/8-1 downto 0);
    s_axi_CTRL_ARVALID : IN STD_LOGIC;
    s_axi_CTRL_ARREADY : OUT STD_LOGIC;
    s_axi_CTRL_ARADDR : IN STD_LOGIC_VECTOR (C_S_AXI_CTRL_ADDR_WIDTH-1 downto 0);
    s_axi_CTRL_RVALID : OUT STD_LOGIC;
    s_axi_CTRL_RREADY : IN STD_LOGIC;
    s_axi_CTRL_RDATA : OUT STD_LOGIC_VECTOR (C_S_AXI_CTRL_DATA_WIDTH-1 downto 0);
    s_axi_CTRL_RRESP : OUT STD_LOGIC_VECTOR (1 downto 0);
    s_axi_CTRL_BVALID : OUT STD_LOGIC;
    s_axi_CTRL_BREADY : IN STD_LOGIC;
    s_axi_CTRL_BRESP : OUT STD_LOGIC_VECTOR (1 downto 0);
    interrupt : OUT STD_LOGIC;
    s_axi_KERNEL_BUS_AWVALID : IN STD_LOGIC;
    s_axi_KERNEL_BUS_AWREADY : OUT STD_LOGIC;
    s_axi_KERNEL_BUS_AWADDR : IN STD_LOGIC_VECTOR (C_S_AXI_KERNEL_BUS_ADDR_WIDTH-1 downto 0);
    s_axi_KERNEL_BUS_WVALID : IN STD_LOGIC;
    s_axi_KERNEL_BUS_WREADY : OUT STD_LOGIC;
    s_axi_KERNEL_BUS_WDATA : IN STD_LOGIC_VECTOR (C_S_AXI_KERNEL_BUS_DATA_WIDTH-1 downto 0);
    s_axi_KERNEL_BUS_WSTRB : IN STD_LOGIC_VECTOR (C_S_AXI_KERNEL_BUS_DATA_WIDTH/8-1 downto 0);
    s_axi_KERNEL_BUS_ARVALID : IN STD_LOGIC;
    s_axi_KERNEL_BUS_ARREADY : OUT STD_LOGIC;
    s_axi_KERNEL_BUS_ARADDR : IN STD_LOGIC_VECTOR (C_S_AXI_KERNEL_BUS_ADDR_WIDTH-1 downto 0);
    s_axi_KERNEL_BUS_RVALID : OUT STD_LOGIC;
    s_axi_KERNEL_BUS_RREADY : IN STD_LOGIC;
    s_axi_KERNEL_BUS_RDATA : OUT STD_LOGIC_VECTOR (C_S_AXI_KERNEL_BUS_DATA_WIDTH-1 downto 0);
    s_axi_KERNEL_BUS_RRESP : OUT STD_LOGIC_VECTOR (1 downto 0);
    s_axi_KERNEL_BUS_BVALID : OUT STD_LOGIC;
    s_axi_KERNEL_BUS_BREADY : IN STD_LOGIC;
    s_axi_KERNEL_BUS_BRESP : OUT STD_LOGIC_VECTOR (1 downto 0) );
end;


architecture behav of my_filter_buffer is 
    attribute CORE_GENERATION_INFO : STRING;
    attribute CORE_GENERATION_INFO of behav : architecture is
    "my_filter_buffer,hls_ip_2016_4,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xc7z020clg484-1,HLS_INPUT_CLOCK=10.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=8.690000,HLS_SYN_LAT=262676,HLS_SYN_TPT=none,HLS_SYN_MEM=4,HLS_SYN_DSP=18,HLS_SYN_FF=1651,HLS_SYN_LUT=1867}";
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (8 downto 0) := "000000001";
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (8 downto 0) := "000000010";
    constant ap_ST_fsm_state4 : STD_LOGIC_VECTOR (8 downto 0) := "000000100";
    constant ap_ST_fsm_pp1_stage0 : STD_LOGIC_VECTOR (8 downto 0) := "000001000";
    constant ap_ST_fsm_state7 : STD_LOGIC_VECTOR (8 downto 0) := "000010000";
    constant ap_ST_fsm_pp2_stage0 : STD_LOGIC_VECTOR (8 downto 0) := "000100000";
    constant ap_ST_fsm_state10 : STD_LOGIC_VECTOR (8 downto 0) := "001000000";
    constant ap_ST_fsm_pp3_stage0 : STD_LOGIC_VECTOR (8 downto 0) := "010000000";
    constant ap_ST_fsm_state19 : STD_LOGIC_VECTOR (8 downto 0) := "100000000";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv2_0 : STD_LOGIC_VECTOR (1 downto 0) := "00";
    constant ap_const_lv2_2 : STD_LOGIC_VECTOR (1 downto 0) := "10";
    constant ap_const_lv2_3 : STD_LOGIC_VECTOR (1 downto 0) := "11";
    constant ap_const_lv2_1 : STD_LOGIC_VECTOR (1 downto 0) := "01";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv32_7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000111";
    constant C_S_AXI_DATA_WIDTH : INTEGER range 63 downto 0 := 20;
    constant ap_const_lv32_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000101";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_const_lv32_6 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000110";
    constant ap_const_lv10_1FE : STD_LOGIC_VECTOR (9 downto 0) := "0111111110";
    constant ap_const_lv10_0 : STD_LOGIC_VECTOR (9 downto 0) := "0000000000";
    constant ap_const_lv3_0 : STD_LOGIC_VECTOR (2 downto 0) := "000";
    constant ap_const_lv19_0 : STD_LOGIC_VECTOR (18 downto 0) := "0000000000000000000";
    constant ap_const_lv32_202 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000001000000010";
    constant ap_const_lv4_1 : STD_LOGIC_VECTOR (3 downto 0) := "0001";
    constant ap_const_lv5_0 : STD_LOGIC_VECTOR (4 downto 0) := "00000";
    constant ap_const_lv6_0 : STD_LOGIC_VECTOR (5 downto 0) := "000000";
    constant ap_const_lv10_200 : STD_LOGIC_VECTOR (9 downto 0) := "1000000000";
    constant ap_const_lv10_1 : STD_LOGIC_VECTOR (9 downto 0) := "0000000001";
    constant ap_const_lv3_4 : STD_LOGIC_VECTOR (2 downto 0) := "100";
    constant ap_const_lv3_1 : STD_LOGIC_VECTOR (2 downto 0) := "001";
    constant ap_const_lv3_5 : STD_LOGIC_VECTOR (2 downto 0) := "101";
    constant ap_const_lv32_9 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001001";
    constant ap_const_lv19_40000 : STD_LOGIC_VECTOR (18 downto 0) := "1000000000000000000";
    constant ap_const_lv19_1 : STD_LOGIC_VECTOR (18 downto 0) := "0000000000000000001";
    constant ap_const_lv32_12 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010010";
    constant ap_const_lv32_1F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011111";
    constant ap_const_lv14_1 : STD_LOGIC_VECTOR (13 downto 0) := "00000000000001";
    constant ap_const_lv10_2 : STD_LOGIC_VECTOR (9 downto 0) := "0000000010";
    constant ap_const_lv32_8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001000";

    signal ap_rst_n_inv : STD_LOGIC;
    signal ap_start : STD_LOGIC;
    signal ap_done : STD_LOGIC;
    signal ap_idle : STD_LOGIC;
    signal ap_CS_fsm : STD_LOGIC_VECTOR (8 downto 0) := "000000001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC_VECTOR (0 downto 0);
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal ap_ready : STD_LOGIC;
    signal in_stream_V_data_V_0_data_out : STD_LOGIC_VECTOR (31 downto 0);
    signal in_stream_V_data_V_0_vld_in : STD_LOGIC;
    signal in_stream_V_data_V_0_vld_out : STD_LOGIC;
    signal in_stream_V_data_V_0_ack_in : STD_LOGIC;
    signal in_stream_V_data_V_0_ack_out : STD_LOGIC;
    signal in_stream_V_data_V_0_payload_A : STD_LOGIC_VECTOR (31 downto 0);
    signal in_stream_V_data_V_0_payload_B : STD_LOGIC_VECTOR (31 downto 0);
    signal in_stream_V_data_V_0_sel_rd : STD_LOGIC := '0';
    signal in_stream_V_data_V_0_sel_wr : STD_LOGIC := '0';
    signal in_stream_V_data_V_0_sel : STD_LOGIC;
    signal in_stream_V_data_V_0_load_A : STD_LOGIC;
    signal in_stream_V_data_V_0_load_B : STD_LOGIC;
    signal in_stream_V_data_V_0_state : STD_LOGIC_VECTOR (1 downto 0) := "00";
    signal in_stream_V_data_V_0_state_cmp_full : STD_LOGIC;
    signal in_stream_V_dest_V_0_vld_in : STD_LOGIC;
    signal in_stream_V_dest_V_0_ack_out : STD_LOGIC;
    signal in_stream_V_dest_V_0_state : STD_LOGIC_VECTOR (1 downto 0) := "00";
    signal out_stream_V_data_V_1_data_out : STD_LOGIC_VECTOR (31 downto 0);
    signal out_stream_V_data_V_1_vld_in : STD_LOGIC;
    signal out_stream_V_data_V_1_vld_out : STD_LOGIC;
    signal out_stream_V_data_V_1_ack_in : STD_LOGIC;
    signal out_stream_V_data_V_1_ack_out : STD_LOGIC;
    signal out_stream_V_data_V_1_payload_A : STD_LOGIC_VECTOR (31 downto 0);
    signal out_stream_V_data_V_1_payload_B : STD_LOGIC_VECTOR (31 downto 0);
    signal out_stream_V_data_V_1_sel_rd : STD_LOGIC := '0';
    signal out_stream_V_data_V_1_sel_wr : STD_LOGIC := '0';
    signal out_stream_V_data_V_1_sel : STD_LOGIC;
    signal out_stream_V_data_V_1_load_A : STD_LOGIC;
    signal out_stream_V_data_V_1_load_B : STD_LOGIC;
    signal out_stream_V_data_V_1_state : STD_LOGIC_VECTOR (1 downto 0) := "00";
    signal out_stream_V_data_V_1_state_cmp_full : STD_LOGIC;
    signal out_stream_V_keep_V_1_data_out : STD_LOGIC_VECTOR (3 downto 0);
    signal out_stream_V_keep_V_1_vld_in : STD_LOGIC;
    signal out_stream_V_keep_V_1_vld_out : STD_LOGIC;
    signal out_stream_V_keep_V_1_ack_in : STD_LOGIC;
    signal out_stream_V_keep_V_1_ack_out : STD_LOGIC;
    signal out_stream_V_keep_V_1_sel_rd : STD_LOGIC := '0';
    signal out_stream_V_keep_V_1_sel : STD_LOGIC;
    signal out_stream_V_keep_V_1_state : STD_LOGIC_VECTOR (1 downto 0) := "00";
    signal out_stream_V_strb_V_1_data_out : STD_LOGIC_VECTOR (3 downto 0);
    signal out_stream_V_strb_V_1_vld_in : STD_LOGIC;
    signal out_stream_V_strb_V_1_vld_out : STD_LOGIC;
    signal out_stream_V_strb_V_1_ack_in : STD_LOGIC;
    signal out_stream_V_strb_V_1_ack_out : STD_LOGIC;
    signal out_stream_V_strb_V_1_sel_rd : STD_LOGIC := '0';
    signal out_stream_V_strb_V_1_sel : STD_LOGIC;
    signal out_stream_V_strb_V_1_state : STD_LOGIC_VECTOR (1 downto 0) := "00";
    signal out_stream_V_user_V_1_data_out : STD_LOGIC_VECTOR (1 downto 0);
    signal out_stream_V_user_V_1_vld_in : STD_LOGIC;
    signal out_stream_V_user_V_1_vld_out : STD_LOGIC;
    signal out_stream_V_user_V_1_ack_in : STD_LOGIC;
    signal out_stream_V_user_V_1_ack_out : STD_LOGIC;
    signal out_stream_V_user_V_1_sel_rd : STD_LOGIC := '0';
    signal out_stream_V_user_V_1_sel : STD_LOGIC;
    signal out_stream_V_user_V_1_state : STD_LOGIC_VECTOR (1 downto 0) := "00";
    signal out_stream_V_last_V_1_data_out : STD_LOGIC_VECTOR (0 downto 0);
    signal out_stream_V_last_V_1_vld_in : STD_LOGIC;
    signal out_stream_V_last_V_1_vld_out : STD_LOGIC;
    signal out_stream_V_last_V_1_ack_in : STD_LOGIC;
    signal out_stream_V_last_V_1_ack_out : STD_LOGIC;
    signal out_stream_V_last_V_1_sel_rd : STD_LOGIC := '0';
    signal out_stream_V_last_V_1_sel : STD_LOGIC;
    signal out_stream_V_last_V_1_state : STD_LOGIC_VECTOR (1 downto 0) := "00";
    signal out_stream_V_id_V_1_data_out : STD_LOGIC_VECTOR (4 downto 0);
    signal out_stream_V_id_V_1_vld_in : STD_LOGIC;
    signal out_stream_V_id_V_1_vld_out : STD_LOGIC;
    signal out_stream_V_id_V_1_ack_in : STD_LOGIC;
    signal out_stream_V_id_V_1_ack_out : STD_LOGIC;
    signal out_stream_V_id_V_1_sel_rd : STD_LOGIC := '0';
    signal out_stream_V_id_V_1_sel : STD_LOGIC;
    signal out_stream_V_id_V_1_state : STD_LOGIC_VECTOR (1 downto 0) := "00";
    signal out_stream_V_dest_V_1_data_out : STD_LOGIC_VECTOR (5 downto 0);
    signal out_stream_V_dest_V_1_vld_in : STD_LOGIC;
    signal out_stream_V_dest_V_1_vld_out : STD_LOGIC;
    signal out_stream_V_dest_V_1_ack_in : STD_LOGIC;
    signal out_stream_V_dest_V_1_ack_out : STD_LOGIC;
    signal out_stream_V_dest_V_1_sel_rd : STD_LOGIC := '0';
    signal out_stream_V_dest_V_1_sel : STD_LOGIC;
    signal out_stream_V_dest_V_1_state : STD_LOGIC_VECTOR (1 downto 0) := "00";
    signal kernel_0 : STD_LOGIC_VECTOR (7 downto 0);
    signal kernel_1 : STD_LOGIC_VECTOR (7 downto 0);
    signal kernel_2 : STD_LOGIC_VECTOR (7 downto 0);
    signal kernel_3 : STD_LOGIC_VECTOR (7 downto 0);
    signal kernel_4 : STD_LOGIC_VECTOR (7 downto 0);
    signal kernel_5 : STD_LOGIC_VECTOR (7 downto 0);
    signal kernel_6 : STD_LOGIC_VECTOR (7 downto 0);
    signal kernel_7 : STD_LOGIC_VECTOR (7 downto 0);
    signal kernel_8 : STD_LOGIC_VECTOR (7 downto 0);
    signal in_stream_TDATA_blk_n : STD_LOGIC;
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC_VECTOR (0 downto 0);
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC := '0';
    signal exitcond1_reg_1178 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_pp1_stage0 : STD_LOGIC_VECTOR (0 downto 0);
    attribute fsm_encoding of ap_CS_fsm_pp1_stage0 : signal is "none";
    signal ap_enable_reg_pp1_iter1 : STD_LOGIC := '0';
    signal exitcond4_reg_1187 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_pp3_stage0 : STD_LOGIC_VECTOR (0 downto 0);
    attribute fsm_encoding of ap_CS_fsm_pp3_stage0 : signal is "none";
    signal ap_enable_reg_pp3_iter1 : STD_LOGIC := '0';
    signal exitcond_flatten8_reg_1314 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_reg_1369 : STD_LOGIC_VECTOR (0 downto 0);
    signal out_stream_TDATA_blk_n : STD_LOGIC;
    signal ap_enable_reg_pp3_iter6 : STD_LOGIC := '0';
    signal ap_pipeline_reg_pp3_iter5_exitcond_flatten8_reg_1314 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_enable_reg_pp3_iter7 : STD_LOGIC := '0';
    signal ap_pipeline_reg_pp3_iter6_exitcond_flatten8_reg_1314 : STD_LOGIC_VECTOR (0 downto 0);
    signal x_reg_350 : STD_LOGIC_VECTOR (9 downto 0);
    signal x1_reg_362 : STD_LOGIC_VECTOR (9 downto 0);
    signal indvar_flatten_reg_374 : STD_LOGIC_VECTOR (2 downto 0);
    signal y2_reg_385 : STD_LOGIC_VECTOR (1 downto 0);
    signal window_2_2_1_reg_396 : STD_LOGIC_VECTOR (31 downto 0);
    signal window_2_1_1_reg_408 : STD_LOGIC_VECTOR (31 downto 0);
    signal window_1_2_1_reg_420 : STD_LOGIC_VECTOR (31 downto 0);
    signal window_1_1_1_reg_432 : STD_LOGIC_VECTOR (31 downto 0);
    signal x3_reg_444 : STD_LOGIC_VECTOR (1 downto 0);
    signal indvar_flatten6_reg_455 : STD_LOGIC_VECTOR (18 downto 0);
    signal y_assign_reg_466 : STD_LOGIC_VECTOR (9 downto 0);
    signal x_assign_reg_478 : STD_LOGIC_VECTOR (9 downto 0);
    signal window_1_1_reg_489 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_condition_995 : BOOLEAN;
    signal window_1_0_reg_500 : STD_LOGIC_VECTOR (31 downto 0);
    signal window_2_1_reg_512 : STD_LOGIC_VECTOR (31 downto 0);
    signal window_2_0_reg_523 : STD_LOGIC_VECTOR (31 downto 0);
    signal window_2_2_reg_535 : STD_LOGIC_VECTOR (31 downto 0);
    signal exitcond1_fu_555_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal x_1_fu_561_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal x_1_reg_1182 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_enable_reg_pp0_iter0 : STD_LOGIC := '0';
    signal exitcond4_fu_572_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal x_2_fu_578_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal x_2_reg_1191 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_enable_reg_pp1_iter0 : STD_LOGIC := '0';
    signal exitcond_flatten_fu_589_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal exitcond_flatten_reg_1196 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_pp2_stage0 : STD_LOGIC_VECTOR (0 downto 0);
    attribute fsm_encoding of ap_CS_fsm_pp2_stage0 : signal is "none";
    signal indvar_flatten_next_fu_595_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal ap_enable_reg_pp2_iter0 : STD_LOGIC := '0';
    signal tmp_3_mid2_v_fu_621_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_3_mid2_v_reg_1205 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_1_fu_629_p1 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_1_reg_1210 : STD_LOGIC_VECTOR (0 downto 0);
    signal cond_mid2_fu_645_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal cond_mid2_reg_1215 : STD_LOGIC_VECTOR (0 downto 0);
    signal cond1_fu_673_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal cond1_reg_1233 : STD_LOGIC_VECTOR (0 downto 0);
    signal x_3_fu_679_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal window_2_2_6_fu_720_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_enable_reg_pp2_iter1 : STD_LOGIC := '0';
    signal window_2_2_7_fu_727_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal window_2_2_8_fu_734_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal window_2_2_9_fu_741_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal y_fu_759_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal y_reg_1304 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_pipeline_reg_pp3_iter1_y_reg_1304 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_pipeline_reg_pp3_iter2_y_reg_1304 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_pipeline_reg_pp3_iter3_y_reg_1304 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_pipeline_reg_pp3_iter4_y_reg_1304 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_pipeline_reg_pp3_iter5_y_reg_1304 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_3_reg_1309 : STD_LOGIC_VECTOR (0 downto 0);
    signal exitcond_flatten8_fu_773_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_pipeline_reg_pp3_iter1_exitcond_flatten8_reg_1314 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_pipeline_reg_pp3_iter2_exitcond_flatten8_reg_1314 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_pipeline_reg_pp3_iter3_exitcond_flatten8_reg_1314 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_pipeline_reg_pp3_iter4_exitcond_flatten8_reg_1314 : STD_LOGIC_VECTOR (0 downto 0);
    signal indvar_flatten_next7_fu_779_p2 : STD_LOGIC_VECTOR (18 downto 0);
    signal ap_enable_reg_pp3_iter0 : STD_LOGIC := '0';
    signal exitcond2_fu_788_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal exitcond2_reg_1323 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_pipeline_reg_pp3_iter1_exitcond2_reg_1323 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_pipeline_reg_pp3_iter2_exitcond2_reg_1323 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_pipeline_reg_pp3_iter3_exitcond2_reg_1323 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_pipeline_reg_pp3_iter4_exitcond2_reg_1323 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_pipeline_reg_pp3_iter5_exitcond2_reg_1323 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_i_i_mid2_fu_808_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_i_i_mid2_reg_1329 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_pipeline_reg_pp3_iter1_tmp_i_i_mid2_reg_1329 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_pipeline_reg_pp3_iter2_tmp_i_i_mid2_reg_1329 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_pipeline_reg_pp3_iter3_tmp_i_i_mid2_reg_1329 : STD_LOGIC_VECTOR (0 downto 0);
    signal y_assign_mid2_fu_816_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal y_assign_mid2_reg_1336 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_pipeline_reg_pp3_iter1_y_assign_mid2_reg_1336 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_pipeline_reg_pp3_iter2_y_assign_mid2_reg_1336 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_pipeline_reg_pp3_iter3_y_assign_mid2_reg_1336 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_pipeline_reg_pp3_iter4_y_assign_mid2_reg_1336 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_3_i_i_fu_830_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_3_i_i_reg_1342 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_pipeline_reg_pp3_iter1_tmp_3_i_i_reg_1342 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_pipeline_reg_pp3_iter2_tmp_3_i_i_reg_1342 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_pipeline_reg_pp3_iter3_tmp_3_i_i_reg_1342 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_pipeline_reg_pp3_iter4_tmp_3_i_i_reg_1342 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_pipeline_reg_pp3_iter5_tmp_3_i_i_reg_1342 : STD_LOGIC_VECTOR (0 downto 0);
    signal x_4_fu_836_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal x_4_reg_1349 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_pipeline_reg_pp3_iter1_x_4_reg_1349 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_pipeline_reg_pp3_iter2_x_4_reg_1349 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_pipeline_reg_pp3_iter3_x_4_reg_1349 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_pipeline_reg_pp3_iter4_x_4_reg_1349 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_pipeline_reg_pp3_iter5_x_4_reg_1349 : STD_LOGIC_VECTOR (9 downto 0);
    signal line_buf_0_addr_1_reg_1357 : STD_LOGIC_VECTOR (8 downto 0);
    signal line_buf_1_addr_1_reg_1363 : STD_LOGIC_VECTOR (8 downto 0);
    signal ap_pipeline_reg_pp3_iter1_line_buf_1_addr_1_reg_1363 : STD_LOGIC_VECTOR (8 downto 0);
    signal icmp_fu_852_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal y_assign_1_mid1_fu_899_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal y_assign_1_mid1_reg_1393 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_pipeline_reg_pp3_iter2_y_assign_1_mid1_reg_1393 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_pipeline_reg_pp3_iter3_y_assign_1_mid1_reg_1393 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_pipeline_reg_pp3_iter4_y_assign_1_mid1_reg_1393 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_pipeline_reg_pp3_iter5_y_assign_1_mid1_reg_1393 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_i2_i_mid2_v_fu_913_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_i2_i_mid2_v_reg_1398 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_pipeline_reg_pp3_iter2_tmp_i2_i_mid2_v_reg_1398 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_pipeline_reg_pp3_iter3_tmp_i2_i_mid2_v_reg_1398 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_pipeline_reg_pp3_iter4_tmp_i2_i_mid2_v_reg_1398 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_pipeline_reg_pp3_iter5_tmp_i2_i_mid2_v_reg_1398 : STD_LOGIC_VECTOR (0 downto 0);
    signal kernel_6_read_reg_1404 : STD_LOGIC_VECTOR (7 downto 0);
    signal kernel_7_read_reg_1409 : STD_LOGIC_VECTOR (7 downto 0);
    signal kernel_8_read_reg_1414 : STD_LOGIC_VECTOR (7 downto 0);
    signal line_buf_1_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal window_1_2_reg_1449 : STD_LOGIC_VECTOR (31 downto 0);
    signal result_3_0_1_i_fu_1031_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal result_3_0_1_i_reg_1479 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_943_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_9_0_2_i_reg_1484 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_953_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_9_1_i_reg_1489 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_963_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_9_1_1_i_reg_1494 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_pipeline_reg_pp3_iter4_tmp_9_1_1_i_reg_1494 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_973_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_9_1_2_i_reg_1499 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_pipeline_reg_pp3_iter4_tmp_9_1_2_i_reg_1499 : STD_LOGIC_VECTOR (31 downto 0);
    signal result_2_0_2_i_fu_1066_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal result_2_0_2_i_reg_1504 : STD_LOGIC_VECTOR (31 downto 0);
    signal result_3_1_i_fu_1074_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal result_3_1_i_reg_1509 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_995_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_9_2_i_reg_1514 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1004_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_9_2_1_i_reg_1519 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_pipeline_reg_pp3_iter5_tmp_9_2_1_i_reg_1519 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1013_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_9_2_2_i_reg_1524 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_pipeline_reg_pp3_iter5_tmp_9_2_2_i_reg_1524 : STD_LOGIC_VECTOR (31 downto 0);
    signal result_2_1_2_i_fu_1106_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal result_2_1_2_i_reg_1529 : STD_LOGIC_VECTOR (31 downto 0);
    signal result_3_2_i_fu_1114_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal result_3_2_i_reg_1535 : STD_LOGIC_VECTOR (31 downto 0);
    signal val_out_fu_1169_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state4 : STD_LOGIC_VECTOR (0 downto 0);
    attribute fsm_encoding of ap_CS_fsm_state4 : signal is "none";
    signal ap_CS_fsm_state7 : STD_LOGIC_VECTOR (0 downto 0);
    attribute fsm_encoding of ap_CS_fsm_state7 : signal is "none";
    signal ap_CS_fsm_state10 : STD_LOGIC_VECTOR (0 downto 0);
    attribute fsm_encoding of ap_CS_fsm_state10 : signal is "none";
    signal ap_enable_reg_pp3_iter2 : STD_LOGIC := '0';
    signal ap_enable_reg_pp3_iter3 : STD_LOGIC := '0';
    signal ap_enable_reg_pp3_iter4 : STD_LOGIC := '0';
    signal ap_enable_reg_pp3_iter5 : STD_LOGIC := '0';
    signal line_buf_0_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal line_buf_0_ce0 : STD_LOGIC;
    signal line_buf_0_we0 : STD_LOGIC;
    signal line_buf_0_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal line_buf_0_ce1 : STD_LOGIC;
    signal line_buf_0_we1 : STD_LOGIC;
    signal line_buf_1_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal line_buf_1_ce0 : STD_LOGIC;
    signal line_buf_1_we0 : STD_LOGIC;
    signal line_buf_1_ce1 : STD_LOGIC;
    signal line_buf_1_we1 : STD_LOGIC;
    signal x_phi_fu_354_p4 : STD_LOGIC_VECTOR (9 downto 0);
    signal x1_phi_fu_366_p4 : STD_LOGIC_VECTOR (9 downto 0);
    signal y2_phi_fu_389_p4 : STD_LOGIC_VECTOR (1 downto 0);
    signal y_assign_phi_fu_470_p4 : STD_LOGIC_VECTOR (9 downto 0);
    signal x_assign_phi_fu_482_p4 : STD_LOGIC_VECTOR (9 downto 0);
    signal window_1_1_phi_fu_492_p4 : STD_LOGIC_VECTOR (31 downto 0);
    signal window_1_0_phi_fu_503_p4 : STD_LOGIC_VECTOR (31 downto 0);
    signal window_2_1_phi_fu_515_p4 : STD_LOGIC_VECTOR (31 downto 0);
    signal window_2_0_phi_fu_526_p4 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_precharge_reg_pp3_iter1_window_2_2_reg_535 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_precharge_reg_pp3_iter2_window_2_2_reg_535 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_precharge_reg_pp3_iter0_window_2_2_reg_535 : STD_LOGIC_VECTOR (31 downto 0);
    signal x_cast7_fu_567_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal x1_cast6_fu_584_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_cast_fu_667_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal x5_cast1_fu_824_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal window_0_0_read_as_fu_166 : STD_LOGIC_VECTOR (31 downto 0);
    signal window_0_0_fu_170 : STD_LOGIC_VECTOR (31 downto 0);
    signal window_0_1_fu_174 : STD_LOGIC_VECTOR (31 downto 0);
    signal window_1_0_read_as_fu_178 : STD_LOGIC_VECTOR (31 downto 0);
    signal window_2_0_read_as_fu_182 : STD_LOGIC_VECTOR (31 downto 0);
    signal read_count_1_fu_186 : STD_LOGIC_VECTOR (31 downto 0);
    signal read_count_fu_858_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal exitcond_fu_601_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal y9_fu_615_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal cond_mid1_fu_633_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal cond_fu_639_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal x3_mid2_fu_607_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal x3_cast4_cast_fu_653_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_s_fu_657_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_cast8_fu_663_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal window_1_1_2_fu_685_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal window_2_2_4_fu_706_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal window_2_2_5_fu_713_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal window_2_2_1_11_fu_692_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal window_2_2_2_fu_699_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_i_i_mid1_fu_802_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_i_i_fu_753_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal x_assign_mid2_fu_794_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_12_fu_842_p4 : STD_LOGIC_VECTOR (13 downto 0);
    signal tmp_7_fu_905_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_923_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_933_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_943_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_953_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_963_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_973_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_995_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_1004_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_1013_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal or_cond1_i_i_fu_1019_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_923_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_933_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal result_2_i_fu_1023_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_9_fu_1043_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal rev_fu_1050_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal result_2_0_1_i_fu_1037_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_i2_i_fu_1056_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal result_3_0_2_i_fu_1061_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal result_2_1_i_fu_1079_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_5_fu_1089_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal result_3_1_1_i_fu_1084_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_10_fu_1093_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal result_3_1_2_i_fu_1101_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_i2_i_mid2_fu_1124_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_cond1_i6_i_fu_1129_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal result_2_2_i_fu_1134_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal result_3_2_1_i_fu_1140_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal y_assign_1_mid2_fu_1119_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_8_fu_1151_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal result_2_2_1_i_fu_1145_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_11_fu_1156_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal result_3_2_2_i_fu_1164_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_923_ce : STD_LOGIC;
    signal grp_fu_933_ce : STD_LOGIC;
    signal grp_fu_943_ce : STD_LOGIC;
    signal grp_fu_953_ce : STD_LOGIC;
    signal grp_fu_963_ce : STD_LOGIC;
    signal grp_fu_973_ce : STD_LOGIC;
    signal grp_fu_995_ce : STD_LOGIC;
    signal grp_fu_1004_ce : STD_LOGIC;
    signal grp_fu_1013_ce : STD_LOGIC;
    signal ap_CS_fsm_state19 : STD_LOGIC_VECTOR (0 downto 0);
    attribute fsm_encoding of ap_CS_fsm_state19 : signal is "none";
    signal ap_condition_1922 : BOOLEAN;
    signal ap_NS_fsm : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_fu_1004_p10 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1013_p10 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_923_p10 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_933_p10 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_943_p10 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_953_p10 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_963_p10 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_973_p10 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_995_p10 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_condition_1006 : BOOLEAN;
    signal ap_condition_1110 : BOOLEAN;
    signal ap_condition_1238 : BOOLEAN;

    component my_filter_buffer_dEe IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        din1 : IN STD_LOGIC_VECTOR (7 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component my_filter_buffer_bkb IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (8 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (31 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        address1 : IN STD_LOGIC_VECTOR (8 downto 0);
        ce1 : IN STD_LOGIC;
        we1 : IN STD_LOGIC;
        d1 : IN STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component my_filter_buffer_CTRL_s_axi IS
    generic (
        C_S_AXI_ADDR_WIDTH : INTEGER;
        C_S_AXI_DATA_WIDTH : INTEGER );
    port (
        AWVALID : IN STD_LOGIC;
        AWREADY : OUT STD_LOGIC;
        AWADDR : IN STD_LOGIC_VECTOR (C_S_AXI_ADDR_WIDTH-1 downto 0);
        WVALID : IN STD_LOGIC;
        WREADY : OUT STD_LOGIC;
        WDATA : IN STD_LOGIC_VECTOR (C_S_AXI_DATA_WIDTH-1 downto 0);
        WSTRB : IN STD_LOGIC_VECTOR (C_S_AXI_DATA_WIDTH/8-1 downto 0);
        ARVALID : IN STD_LOGIC;
        ARREADY : OUT STD_LOGIC;
        ARADDR : IN STD_LOGIC_VECTOR (C_S_AXI_ADDR_WIDTH-1 downto 0);
        RVALID : OUT STD_LOGIC;
        RREADY : IN STD_LOGIC;
        RDATA : OUT STD_LOGIC_VECTOR (C_S_AXI_DATA_WIDTH-1 downto 0);
        RRESP : OUT STD_LOGIC_VECTOR (1 downto 0);
        BVALID : OUT STD_LOGIC;
        BREADY : IN STD_LOGIC;
        BRESP : OUT STD_LOGIC_VECTOR (1 downto 0);
        ACLK : IN STD_LOGIC;
        ARESET : IN STD_LOGIC;
        ACLK_EN : IN STD_LOGIC;
        ap_start : OUT STD_LOGIC;
        interrupt : OUT STD_LOGIC;
        ap_ready : IN STD_LOGIC;
        ap_done : IN STD_LOGIC;
        ap_idle : IN STD_LOGIC );
    end component;


    component my_filter_buffer_KERNEL_BUS_s_axi IS
    generic (
        C_S_AXI_ADDR_WIDTH : INTEGER;
        C_S_AXI_DATA_WIDTH : INTEGER );
    port (
        AWVALID : IN STD_LOGIC;
        AWREADY : OUT STD_LOGIC;
        AWADDR : IN STD_LOGIC_VECTOR (C_S_AXI_ADDR_WIDTH-1 downto 0);
        WVALID : IN STD_LOGIC;
        WREADY : OUT STD_LOGIC;
        WDATA : IN STD_LOGIC_VECTOR (C_S_AXI_DATA_WIDTH-1 downto 0);
        WSTRB : IN STD_LOGIC_VECTOR (C_S_AXI_DATA_WIDTH/8-1 downto 0);
        ARVALID : IN STD_LOGIC;
        ARREADY : OUT STD_LOGIC;
        ARADDR : IN STD_LOGIC_VECTOR (C_S_AXI_ADDR_WIDTH-1 downto 0);
        RVALID : OUT STD_LOGIC;
        RREADY : IN STD_LOGIC;
        RDATA : OUT STD_LOGIC_VECTOR (C_S_AXI_DATA_WIDTH-1 downto 0);
        RRESP : OUT STD_LOGIC_VECTOR (1 downto 0);
        BVALID : OUT STD_LOGIC;
        BREADY : IN STD_LOGIC;
        BRESP : OUT STD_LOGIC_VECTOR (1 downto 0);
        ACLK : IN STD_LOGIC;
        ARESET : IN STD_LOGIC;
        ACLK_EN : IN STD_LOGIC;
        kernel_0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        kernel_1 : OUT STD_LOGIC_VECTOR (7 downto 0);
        kernel_2 : OUT STD_LOGIC_VECTOR (7 downto 0);
        kernel_3 : OUT STD_LOGIC_VECTOR (7 downto 0);
        kernel_4 : OUT STD_LOGIC_VECTOR (7 downto 0);
        kernel_5 : OUT STD_LOGIC_VECTOR (7 downto 0);
        kernel_6 : OUT STD_LOGIC_VECTOR (7 downto 0);
        kernel_7 : OUT STD_LOGIC_VECTOR (7 downto 0);
        kernel_8 : OUT STD_LOGIC_VECTOR (7 downto 0) );
    end component;



begin
    my_filter_buffer_CTRL_s_axi_U : component my_filter_buffer_CTRL_s_axi
    generic map (
        C_S_AXI_ADDR_WIDTH => C_S_AXI_CTRL_ADDR_WIDTH,
        C_S_AXI_DATA_WIDTH => C_S_AXI_CTRL_DATA_WIDTH)
    port map (
        AWVALID => s_axi_CTRL_AWVALID,
        AWREADY => s_axi_CTRL_AWREADY,
        AWADDR => s_axi_CTRL_AWADDR,
        WVALID => s_axi_CTRL_WVALID,
        WREADY => s_axi_CTRL_WREADY,
        WDATA => s_axi_CTRL_WDATA,
        WSTRB => s_axi_CTRL_WSTRB,
        ARVALID => s_axi_CTRL_ARVALID,
        ARREADY => s_axi_CTRL_ARREADY,
        ARADDR => s_axi_CTRL_ARADDR,
        RVALID => s_axi_CTRL_RVALID,
        RREADY => s_axi_CTRL_RREADY,
        RDATA => s_axi_CTRL_RDATA,
        RRESP => s_axi_CTRL_RRESP,
        BVALID => s_axi_CTRL_BVALID,
        BREADY => s_axi_CTRL_BREADY,
        BRESP => s_axi_CTRL_BRESP,
        ACLK => ap_clk,
        ARESET => ap_rst_n_inv,
        ACLK_EN => ap_const_logic_1,
        ap_start => ap_start,
        interrupt => interrupt,
        ap_ready => ap_ready,
        ap_done => ap_done,
        ap_idle => ap_idle);

    my_filter_buffer_KERNEL_BUS_s_axi_U : component my_filter_buffer_KERNEL_BUS_s_axi
    generic map (
        C_S_AXI_ADDR_WIDTH => C_S_AXI_KERNEL_BUS_ADDR_WIDTH,
        C_S_AXI_DATA_WIDTH => C_S_AXI_KERNEL_BUS_DATA_WIDTH)
    port map (
        AWVALID => s_axi_KERNEL_BUS_AWVALID,
        AWREADY => s_axi_KERNEL_BUS_AWREADY,
        AWADDR => s_axi_KERNEL_BUS_AWADDR,
        WVALID => s_axi_KERNEL_BUS_WVALID,
        WREADY => s_axi_KERNEL_BUS_WREADY,
        WDATA => s_axi_KERNEL_BUS_WDATA,
        WSTRB => s_axi_KERNEL_BUS_WSTRB,
        ARVALID => s_axi_KERNEL_BUS_ARVALID,
        ARREADY => s_axi_KERNEL_BUS_ARREADY,
        ARADDR => s_axi_KERNEL_BUS_ARADDR,
        RVALID => s_axi_KERNEL_BUS_RVALID,
        RREADY => s_axi_KERNEL_BUS_RREADY,
        RDATA => s_axi_KERNEL_BUS_RDATA,
        RRESP => s_axi_KERNEL_BUS_RRESP,
        BVALID => s_axi_KERNEL_BUS_BVALID,
        BREADY => s_axi_KERNEL_BUS_BREADY,
        BRESP => s_axi_KERNEL_BUS_BRESP,
        ACLK => ap_clk,
        ARESET => ap_rst_n_inv,
        ACLK_EN => ap_const_logic_1,
        kernel_0 => kernel_0,
        kernel_1 => kernel_1,
        kernel_2 => kernel_2,
        kernel_3 => kernel_3,
        kernel_4 => kernel_4,
        kernel_5 => kernel_5,
        kernel_6 => kernel_6,
        kernel_7 => kernel_7,
        kernel_8 => kernel_8);

    line_buf_0_U : component my_filter_buffer_bkb
    generic map (
        DataWidth => 32,
        AddressRange => 512,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => line_buf_0_address0,
        ce0 => line_buf_0_ce0,
        we0 => line_buf_0_we0,
        d0 => in_stream_V_data_V_0_data_out,
        q0 => line_buf_0_q0,
        address1 => line_buf_0_addr_1_reg_1357,
        ce1 => line_buf_0_ce1,
        we1 => line_buf_0_we1,
        d1 => line_buf_1_q0);

    line_buf_1_U : component my_filter_buffer_bkb
    generic map (
        DataWidth => 32,
        AddressRange => 512,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => line_buf_1_address0,
        ce0 => line_buf_1_ce0,
        we0 => line_buf_1_we0,
        d0 => in_stream_V_data_V_0_data_out,
        q0 => line_buf_1_q0,
        address1 => ap_pipeline_reg_pp3_iter1_line_buf_1_addr_1_reg_1363,
        ce1 => line_buf_1_ce1,
        we1 => line_buf_1_we1,
        d1 => ap_phi_precharge_reg_pp3_iter2_window_2_2_reg_535);

    my_filter_buffer_dEe_U0 : component my_filter_buffer_dEe
    generic map (
        ID => 1,
        NUM_STAGE => 3,
        din0_WIDTH => 32,
        din1_WIDTH => 8,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        din0 => window_0_0_read_as_fu_166,
        din1 => grp_fu_923_p1,
        ce => grp_fu_923_ce,
        dout => grp_fu_923_p2);

    my_filter_buffer_dEe_U1 : component my_filter_buffer_dEe
    generic map (
        ID => 1,
        NUM_STAGE => 3,
        din0_WIDTH => 32,
        din1_WIDTH => 8,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        din0 => window_0_0_fu_170,
        din1 => grp_fu_933_p1,
        ce => grp_fu_933_ce,
        dout => grp_fu_933_p2);

    my_filter_buffer_dEe_U2 : component my_filter_buffer_dEe
    generic map (
        ID => 1,
        NUM_STAGE => 3,
        din0_WIDTH => 32,
        din1_WIDTH => 8,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        din0 => window_0_1_fu_174,
        din1 => grp_fu_943_p1,
        ce => grp_fu_943_ce,
        dout => grp_fu_943_p2);

    my_filter_buffer_dEe_U3 : component my_filter_buffer_dEe
    generic map (
        ID => 1,
        NUM_STAGE => 3,
        din0_WIDTH => 32,
        din1_WIDTH => 8,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        din0 => window_1_0_read_as_fu_178,
        din1 => grp_fu_953_p1,
        ce => grp_fu_953_ce,
        dout => grp_fu_953_p2);

    my_filter_buffer_dEe_U4 : component my_filter_buffer_dEe
    generic map (
        ID => 1,
        NUM_STAGE => 3,
        din0_WIDTH => 32,
        din1_WIDTH => 8,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        din0 => window_1_0_phi_fu_503_p4,
        din1 => grp_fu_963_p1,
        ce => grp_fu_963_ce,
        dout => grp_fu_963_p2);

    my_filter_buffer_dEe_U5 : component my_filter_buffer_dEe
    generic map (
        ID => 1,
        NUM_STAGE => 3,
        din0_WIDTH => 32,
        din1_WIDTH => 8,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        din0 => window_1_1_phi_fu_492_p4,
        din1 => grp_fu_973_p1,
        ce => grp_fu_973_ce,
        dout => grp_fu_973_p2);

    my_filter_buffer_dEe_U6 : component my_filter_buffer_dEe
    generic map (
        ID => 1,
        NUM_STAGE => 3,
        din0_WIDTH => 32,
        din1_WIDTH => 8,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        din0 => window_2_0_read_as_fu_182,
        din1 => grp_fu_995_p1,
        ce => grp_fu_995_ce,
        dout => grp_fu_995_p2);

    my_filter_buffer_dEe_U7 : component my_filter_buffer_dEe
    generic map (
        ID => 1,
        NUM_STAGE => 3,
        din0_WIDTH => 32,
        din1_WIDTH => 8,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        din0 => window_2_0_phi_fu_526_p4,
        din1 => grp_fu_1004_p1,
        ce => grp_fu_1004_ce,
        dout => grp_fu_1004_p2);

    my_filter_buffer_dEe_U8 : component my_filter_buffer_dEe
    generic map (
        ID => 1,
        NUM_STAGE => 3,
        din0_WIDTH => 32,
        din1_WIDTH => 8,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        din0 => window_2_1_phi_fu_515_p4,
        din1 => grp_fu_1013_p1,
        ce => grp_fu_1013_ce,
        dout => grp_fu_1013_p2);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter0_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_enable_reg_pp0_iter0 <= ap_const_logic_0;
            else
                if (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage0) and not(((ap_const_logic_1 = ap_enable_reg_pp0_iter1) and (ap_const_lv1_0 = exitcond1_reg_1178) and (in_stream_V_data_V_0_vld_out = ap_const_logic_0))) and not((ap_const_lv1_0 = exitcond1_fu_555_p2)))) then 
                    ap_enable_reg_pp0_iter0 <= ap_const_logic_0;
                elsif (((ap_CS_fsm_state1 = ap_const_lv1_1) and not((ap_start = ap_const_logic_0)))) then 
                    ap_enable_reg_pp0_iter0 <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
            else
                if (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage0) and not(((ap_const_logic_1 = ap_enable_reg_pp0_iter1) and (ap_const_lv1_0 = exitcond1_reg_1178) and (in_stream_V_data_V_0_vld_out = ap_const_logic_0))) and (ap_const_lv1_0 = exitcond1_fu_555_p2))) then 
                    ap_enable_reg_pp0_iter1 <= ap_const_logic_1;
                elsif ((((ap_CS_fsm_state1 = ap_const_lv1_1) and not((ap_start = ap_const_logic_0))) or ((ap_const_lv1_1 = ap_CS_fsm_pp0_stage0) and not(((ap_const_logic_1 = ap_enable_reg_pp0_iter1) and (ap_const_lv1_0 = exitcond1_reg_1178) and (in_stream_V_data_V_0_vld_out = ap_const_logic_0))) and not((ap_const_lv1_0 = exitcond1_fu_555_p2))))) then 
                    ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp1_iter0_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_enable_reg_pp1_iter0 <= ap_const_logic_0;
            else
                if (((ap_const_lv1_1 = ap_CS_fsm_pp1_stage0) and not(((ap_const_logic_1 = ap_enable_reg_pp1_iter1) and (ap_const_lv1_0 = exitcond4_reg_1187) and (in_stream_V_data_V_0_vld_out = ap_const_logic_0))) and not((ap_const_lv1_0 = exitcond4_fu_572_p2)))) then 
                    ap_enable_reg_pp1_iter0 <= ap_const_logic_0;
                elsif (((ap_const_lv1_1 = ap_CS_fsm_state4))) then 
                    ap_enable_reg_pp1_iter0 <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp1_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_enable_reg_pp1_iter1 <= ap_const_logic_0;
            else
                if (((ap_const_lv1_1 = ap_CS_fsm_pp1_stage0) and not(((ap_const_logic_1 = ap_enable_reg_pp1_iter1) and (ap_const_lv1_0 = exitcond4_reg_1187) and (in_stream_V_data_V_0_vld_out = ap_const_logic_0))) and (ap_const_lv1_0 = exitcond4_fu_572_p2))) then 
                    ap_enable_reg_pp1_iter1 <= ap_const_logic_1;
                elsif ((((ap_const_lv1_1 = ap_CS_fsm_state4)) or ((ap_const_lv1_1 = ap_CS_fsm_pp1_stage0) and not(((ap_const_logic_1 = ap_enable_reg_pp1_iter1) and (ap_const_lv1_0 = exitcond4_reg_1187) and (in_stream_V_data_V_0_vld_out = ap_const_logic_0))) and not((ap_const_lv1_0 = exitcond4_fu_572_p2))))) then 
                    ap_enable_reg_pp1_iter1 <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp2_iter0_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_enable_reg_pp2_iter0 <= ap_const_logic_0;
            else
                if (((ap_const_lv1_1 = ap_CS_fsm_pp2_stage0) and not((ap_const_lv1_0 = exitcond_flatten_fu_589_p2)))) then 
                    ap_enable_reg_pp2_iter0 <= ap_const_logic_0;
                elsif (((ap_const_lv1_1 = ap_CS_fsm_state7))) then 
                    ap_enable_reg_pp2_iter0 <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp2_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_enable_reg_pp2_iter1 <= ap_const_logic_0;
            else
                if (((ap_const_lv1_1 = ap_CS_fsm_pp2_stage0) and (ap_const_lv1_0 = exitcond_flatten_fu_589_p2))) then 
                    ap_enable_reg_pp2_iter1 <= ap_const_logic_1;
                elsif ((((ap_const_lv1_1 = ap_CS_fsm_state7)) or ((ap_const_lv1_1 = ap_CS_fsm_pp2_stage0) and not((ap_const_lv1_0 = exitcond_flatten_fu_589_p2))))) then 
                    ap_enable_reg_pp2_iter1 <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp3_iter0_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_enable_reg_pp3_iter0 <= ap_const_logic_0;
            else
                if (((ap_const_lv1_1 = ap_CS_fsm_pp3_stage0) and not((((ap_const_logic_1 = ap_enable_reg_pp3_iter1) and (ap_condition_995 = ap_const_boolean_1)) or ((ap_const_logic_1 = ap_enable_reg_pp3_iter6) and (ap_const_lv1_0 = ap_pipeline_reg_pp3_iter5_exitcond_flatten8_reg_1314) and (ap_const_logic_0 = out_stream_V_data_V_1_ack_in)) or ((ap_const_logic_1 = ap_enable_reg_pp3_iter7) and (ap_const_lv1_0 = ap_pipeline_reg_pp3_iter6_exitcond_flatten8_reg_1314) and (ap_const_logic_0 = out_stream_V_data_V_1_ack_in)))) and not((ap_const_lv1_0 = exitcond_flatten8_fu_773_p2)))) then 
                    ap_enable_reg_pp3_iter0 <= ap_const_logic_0;
                elsif (((ap_const_lv1_1 = ap_CS_fsm_state10))) then 
                    ap_enable_reg_pp3_iter0 <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp3_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_enable_reg_pp3_iter1 <= ap_const_logic_0;
            else
                if (((ap_const_lv1_1 = ap_CS_fsm_pp3_stage0) and not((((ap_const_logic_1 = ap_enable_reg_pp3_iter1) and (ap_condition_995 = ap_const_boolean_1)) or ((ap_const_logic_1 = ap_enable_reg_pp3_iter6) and (ap_const_lv1_0 = ap_pipeline_reg_pp3_iter5_exitcond_flatten8_reg_1314) and (ap_const_logic_0 = out_stream_V_data_V_1_ack_in)) or ((ap_const_logic_1 = ap_enable_reg_pp3_iter7) and (ap_const_lv1_0 = ap_pipeline_reg_pp3_iter6_exitcond_flatten8_reg_1314) and (ap_const_logic_0 = out_stream_V_data_V_1_ack_in)))))) then 
                    ap_enable_reg_pp3_iter1 <= ap_enable_reg_pp3_iter0;
                elsif (((ap_const_lv1_1 = ap_CS_fsm_state10))) then 
                    ap_enable_reg_pp3_iter1 <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp3_iter2_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_enable_reg_pp3_iter2 <= ap_const_logic_0;
            else
                if (not((((ap_const_logic_1 = ap_enable_reg_pp3_iter1) and (ap_condition_995 = ap_const_boolean_1)) or ((ap_const_logic_1 = ap_enable_reg_pp3_iter6) and (ap_const_lv1_0 = ap_pipeline_reg_pp3_iter5_exitcond_flatten8_reg_1314) and (ap_const_logic_0 = out_stream_V_data_V_1_ack_in)) or ((ap_const_logic_1 = ap_enable_reg_pp3_iter7) and (ap_const_lv1_0 = ap_pipeline_reg_pp3_iter6_exitcond_flatten8_reg_1314) and (ap_const_logic_0 = out_stream_V_data_V_1_ack_in))))) then 
                    ap_enable_reg_pp3_iter2 <= ap_enable_reg_pp3_iter1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp3_iter3_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_enable_reg_pp3_iter3 <= ap_const_logic_0;
            else
                if ((ap_condition_1006 = ap_const_boolean_1)) then
                    if (not((ap_const_logic_1 = ap_enable_reg_pp3_iter1))) then 
                        ap_enable_reg_pp3_iter3 <= ap_const_logic_0;
                    elsif ((ap_const_logic_1 = ap_enable_reg_pp3_iter1)) then 
                        ap_enable_reg_pp3_iter3 <= ap_enable_reg_pp3_iter2;
                    end if;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp3_iter4_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_enable_reg_pp3_iter4 <= ap_const_logic_0;
            else
                if (not((((ap_const_logic_1 = ap_enable_reg_pp3_iter1) and (ap_condition_995 = ap_const_boolean_1)) or ((ap_const_logic_1 = ap_enable_reg_pp3_iter6) and (ap_const_lv1_0 = ap_pipeline_reg_pp3_iter5_exitcond_flatten8_reg_1314) and (ap_const_logic_0 = out_stream_V_data_V_1_ack_in)) or ((ap_const_logic_1 = ap_enable_reg_pp3_iter7) and (ap_const_lv1_0 = ap_pipeline_reg_pp3_iter6_exitcond_flatten8_reg_1314) and (ap_const_logic_0 = out_stream_V_data_V_1_ack_in))))) then 
                    ap_enable_reg_pp3_iter4 <= ap_enable_reg_pp3_iter3;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp3_iter5_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_enable_reg_pp3_iter5 <= ap_const_logic_0;
            else
                if (not((((ap_const_logic_1 = ap_enable_reg_pp3_iter1) and (ap_condition_995 = ap_const_boolean_1)) or ((ap_const_logic_1 = ap_enable_reg_pp3_iter6) and (ap_const_lv1_0 = ap_pipeline_reg_pp3_iter5_exitcond_flatten8_reg_1314) and (ap_const_logic_0 = out_stream_V_data_V_1_ack_in)) or ((ap_const_logic_1 = ap_enable_reg_pp3_iter7) and (ap_const_lv1_0 = ap_pipeline_reg_pp3_iter6_exitcond_flatten8_reg_1314) and (ap_const_logic_0 = out_stream_V_data_V_1_ack_in))))) then 
                    ap_enable_reg_pp3_iter5 <= ap_enable_reg_pp3_iter4;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp3_iter6_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_enable_reg_pp3_iter6 <= ap_const_logic_0;
            else
                if (not((((ap_const_logic_1 = ap_enable_reg_pp3_iter1) and (ap_condition_995 = ap_const_boolean_1)) or ((ap_const_logic_1 = ap_enable_reg_pp3_iter6) and (ap_const_lv1_0 = ap_pipeline_reg_pp3_iter5_exitcond_flatten8_reg_1314) and (ap_const_logic_0 = out_stream_V_data_V_1_ack_in)) or ((ap_const_logic_1 = ap_enable_reg_pp3_iter7) and (ap_const_lv1_0 = ap_pipeline_reg_pp3_iter6_exitcond_flatten8_reg_1314) and (ap_const_logic_0 = out_stream_V_data_V_1_ack_in))))) then 
                    ap_enable_reg_pp3_iter6 <= ap_enable_reg_pp3_iter5;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp3_iter7_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_enable_reg_pp3_iter7 <= ap_const_logic_0;
            else
                if (not((((ap_const_logic_1 = ap_enable_reg_pp3_iter1) and (ap_condition_995 = ap_const_boolean_1)) or ((ap_const_logic_1 = ap_enable_reg_pp3_iter6) and (ap_const_lv1_0 = ap_pipeline_reg_pp3_iter5_exitcond_flatten8_reg_1314) and (ap_const_logic_0 = out_stream_V_data_V_1_ack_in)) or ((ap_const_logic_1 = ap_enable_reg_pp3_iter7) and (ap_const_lv1_0 = ap_pipeline_reg_pp3_iter6_exitcond_flatten8_reg_1314) and (ap_const_logic_0 = out_stream_V_data_V_1_ack_in))))) then 
                    ap_enable_reg_pp3_iter7 <= ap_enable_reg_pp3_iter6;
                elsif (((ap_const_lv1_1 = ap_CS_fsm_state10))) then 
                    ap_enable_reg_pp3_iter7 <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    in_stream_V_data_V_0_sel_rd_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                in_stream_V_data_V_0_sel_rd <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = in_stream_V_data_V_0_ack_out) and (ap_const_logic_1 = in_stream_V_data_V_0_vld_out))) then 
                                        in_stream_V_data_V_0_sel_rd <= not(in_stream_V_data_V_0_sel_rd);
                end if; 
            end if;
        end if;
    end process;


    in_stream_V_data_V_0_sel_wr_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                in_stream_V_data_V_0_sel_wr <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = in_stream_V_data_V_0_vld_in) and (ap_const_logic_1 = in_stream_V_data_V_0_ack_in))) then 
                                        in_stream_V_data_V_0_sel_wr <= not(in_stream_V_data_V_0_sel_wr);
                end if; 
            end if;
        end if;
    end process;


    in_stream_V_data_V_0_state_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                in_stream_V_data_V_0_state <= ap_const_lv2_0;
            else
                if ((((ap_const_logic_0 = in_stream_V_data_V_0_vld_in) and (ap_const_logic_1 = in_stream_V_data_V_0_ack_out) and (in_stream_V_data_V_0_state = ap_const_lv2_3)) or ((ap_const_logic_0 = in_stream_V_data_V_0_vld_in) and (in_stream_V_data_V_0_state = ap_const_lv2_2)))) then 
                    in_stream_V_data_V_0_state <= ap_const_lv2_2;
                elsif ((((ap_const_logic_1 = in_stream_V_data_V_0_vld_in) and (ap_const_logic_0 = in_stream_V_data_V_0_ack_out) and (in_stream_V_data_V_0_state = ap_const_lv2_3)) or ((ap_const_logic_0 = in_stream_V_data_V_0_ack_out) and (in_stream_V_data_V_0_state = ap_const_lv2_1)))) then 
                    in_stream_V_data_V_0_state <= ap_const_lv2_1;
                elsif ((((ap_const_logic_1 = in_stream_V_data_V_0_vld_in) and (in_stream_V_data_V_0_state = ap_const_lv2_2)) or ((ap_const_logic_1 = in_stream_V_data_V_0_ack_out) and (in_stream_V_data_V_0_state = ap_const_lv2_1)) or ((in_stream_V_data_V_0_state = ap_const_lv2_3) and not(((ap_const_logic_1 = in_stream_V_data_V_0_vld_in) and (ap_const_logic_0 = in_stream_V_data_V_0_ack_out))) and not(((ap_const_logic_0 = in_stream_V_data_V_0_vld_in) and (ap_const_logic_1 = in_stream_V_data_V_0_ack_out)))))) then 
                    in_stream_V_data_V_0_state <= ap_const_lv2_3;
                else 
                    in_stream_V_data_V_0_state <= ap_const_lv2_2;
                end if; 
            end if;
        end if;
    end process;


    in_stream_V_dest_V_0_state_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                in_stream_V_dest_V_0_state <= ap_const_lv2_0;
            else
                if ((((ap_const_logic_0 = in_stream_V_dest_V_0_vld_in) and (ap_const_logic_1 = in_stream_V_dest_V_0_ack_out) and (ap_const_lv2_3 = in_stream_V_dest_V_0_state)) or ((ap_const_logic_0 = in_stream_V_dest_V_0_vld_in) and (ap_const_lv2_2 = in_stream_V_dest_V_0_state)))) then 
                    in_stream_V_dest_V_0_state <= ap_const_lv2_2;
                elsif ((((ap_const_logic_1 = in_stream_V_dest_V_0_vld_in) and (ap_const_logic_0 = in_stream_V_dest_V_0_ack_out) and (ap_const_lv2_3 = in_stream_V_dest_V_0_state)) or ((ap_const_logic_0 = in_stream_V_dest_V_0_ack_out) and (ap_const_lv2_1 = in_stream_V_dest_V_0_state)))) then 
                    in_stream_V_dest_V_0_state <= ap_const_lv2_1;
                elsif ((((ap_const_logic_1 = in_stream_V_dest_V_0_vld_in) and (ap_const_lv2_2 = in_stream_V_dest_V_0_state)) or ((ap_const_logic_1 = in_stream_V_dest_V_0_ack_out) and (ap_const_lv2_1 = in_stream_V_dest_V_0_state)) or ((ap_const_lv2_3 = in_stream_V_dest_V_0_state) and not(((ap_const_logic_1 = in_stream_V_dest_V_0_vld_in) and (ap_const_logic_0 = in_stream_V_dest_V_0_ack_out))) and not(((ap_const_logic_0 = in_stream_V_dest_V_0_vld_in) and (ap_const_logic_1 = in_stream_V_dest_V_0_ack_out)))))) then 
                    in_stream_V_dest_V_0_state <= ap_const_lv2_3;
                else 
                    in_stream_V_dest_V_0_state <= ap_const_lv2_2;
                end if; 
            end if;
        end if;
    end process;


    out_stream_V_data_V_1_sel_rd_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                out_stream_V_data_V_1_sel_rd <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = out_stream_V_data_V_1_ack_out) and (ap_const_logic_1 = out_stream_V_data_V_1_vld_out))) then 
                                        out_stream_V_data_V_1_sel_rd <= not(out_stream_V_data_V_1_sel_rd);
                end if; 
            end if;
        end if;
    end process;


    out_stream_V_data_V_1_sel_wr_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                out_stream_V_data_V_1_sel_wr <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = out_stream_V_data_V_1_vld_in) and (ap_const_logic_1 = out_stream_V_data_V_1_ack_in))) then 
                                        out_stream_V_data_V_1_sel_wr <= not(out_stream_V_data_V_1_sel_wr);
                end if; 
            end if;
        end if;
    end process;


    out_stream_V_data_V_1_state_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                out_stream_V_data_V_1_state <= ap_const_lv2_0;
            else
                if ((((ap_const_logic_0 = out_stream_V_data_V_1_vld_in) and (ap_const_logic_1 = out_stream_V_data_V_1_ack_out) and (ap_const_lv2_3 = out_stream_V_data_V_1_state)) or ((ap_const_logic_0 = out_stream_V_data_V_1_vld_in) and (ap_const_lv2_2 = out_stream_V_data_V_1_state)))) then 
                    out_stream_V_data_V_1_state <= ap_const_lv2_2;
                elsif ((((ap_const_logic_1 = out_stream_V_data_V_1_vld_in) and (ap_const_logic_0 = out_stream_V_data_V_1_ack_out) and (ap_const_lv2_3 = out_stream_V_data_V_1_state)) or ((ap_const_logic_0 = out_stream_V_data_V_1_ack_out) and (ap_const_lv2_1 = out_stream_V_data_V_1_state)))) then 
                    out_stream_V_data_V_1_state <= ap_const_lv2_1;
                elsif ((((ap_const_logic_1 = out_stream_V_data_V_1_vld_in) and (ap_const_lv2_2 = out_stream_V_data_V_1_state)) or ((ap_const_logic_1 = out_stream_V_data_V_1_ack_out) and (ap_const_lv2_1 = out_stream_V_data_V_1_state)) or ((ap_const_lv2_3 = out_stream_V_data_V_1_state) and not(((ap_const_logic_1 = out_stream_V_data_V_1_vld_in) and (ap_const_logic_0 = out_stream_V_data_V_1_ack_out))) and not(((ap_const_logic_0 = out_stream_V_data_V_1_vld_in) and (ap_const_logic_1 = out_stream_V_data_V_1_ack_out)))))) then 
                    out_stream_V_data_V_1_state <= ap_const_lv2_3;
                else 
                    out_stream_V_data_V_1_state <= ap_const_lv2_2;
                end if; 
            end if;
        end if;
    end process;


    out_stream_V_dest_V_1_sel_rd_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                out_stream_V_dest_V_1_sel_rd <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = out_stream_V_dest_V_1_ack_out) and (ap_const_logic_1 = out_stream_V_dest_V_1_vld_out))) then 
                                        out_stream_V_dest_V_1_sel_rd <= not(out_stream_V_dest_V_1_sel_rd);
                end if; 
            end if;
        end if;
    end process;


    out_stream_V_dest_V_1_state_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                out_stream_V_dest_V_1_state <= ap_const_lv2_0;
            else
                if ((((ap_const_logic_0 = out_stream_V_dest_V_1_vld_in) and (ap_const_logic_1 = out_stream_V_dest_V_1_ack_out) and (ap_const_lv2_3 = out_stream_V_dest_V_1_state)) or ((ap_const_logic_0 = out_stream_V_dest_V_1_vld_in) and (ap_const_lv2_2 = out_stream_V_dest_V_1_state)))) then 
                    out_stream_V_dest_V_1_state <= ap_const_lv2_2;
                elsif ((((ap_const_logic_1 = out_stream_V_dest_V_1_vld_in) and (ap_const_logic_0 = out_stream_V_dest_V_1_ack_out) and (ap_const_lv2_3 = out_stream_V_dest_V_1_state)) or ((ap_const_logic_0 = out_stream_V_dest_V_1_ack_out) and (ap_const_lv2_1 = out_stream_V_dest_V_1_state)))) then 
                    out_stream_V_dest_V_1_state <= ap_const_lv2_1;
                elsif ((((ap_const_logic_1 = out_stream_V_dest_V_1_vld_in) and (ap_const_lv2_2 = out_stream_V_dest_V_1_state)) or ((ap_const_logic_1 = out_stream_V_dest_V_1_ack_out) and (ap_const_lv2_1 = out_stream_V_dest_V_1_state)) or ((ap_const_lv2_3 = out_stream_V_dest_V_1_state) and not(((ap_const_logic_1 = out_stream_V_dest_V_1_vld_in) and (ap_const_logic_0 = out_stream_V_dest_V_1_ack_out))) and not(((ap_const_logic_0 = out_stream_V_dest_V_1_vld_in) and (ap_const_logic_1 = out_stream_V_dest_V_1_ack_out)))))) then 
                    out_stream_V_dest_V_1_state <= ap_const_lv2_3;
                else 
                    out_stream_V_dest_V_1_state <= ap_const_lv2_2;
                end if; 
            end if;
        end if;
    end process;


    out_stream_V_id_V_1_sel_rd_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                out_stream_V_id_V_1_sel_rd <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = out_stream_V_id_V_1_ack_out) and (ap_const_logic_1 = out_stream_V_id_V_1_vld_out))) then 
                                        out_stream_V_id_V_1_sel_rd <= not(out_stream_V_id_V_1_sel_rd);
                end if; 
            end if;
        end if;
    end process;


    out_stream_V_id_V_1_state_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                out_stream_V_id_V_1_state <= ap_const_lv2_0;
            else
                if ((((ap_const_logic_0 = out_stream_V_id_V_1_vld_in) and (ap_const_logic_1 = out_stream_V_id_V_1_ack_out) and (ap_const_lv2_3 = out_stream_V_id_V_1_state)) or ((ap_const_logic_0 = out_stream_V_id_V_1_vld_in) and (ap_const_lv2_2 = out_stream_V_id_V_1_state)))) then 
                    out_stream_V_id_V_1_state <= ap_const_lv2_2;
                elsif ((((ap_const_logic_1 = out_stream_V_id_V_1_vld_in) and (ap_const_logic_0 = out_stream_V_id_V_1_ack_out) and (ap_const_lv2_3 = out_stream_V_id_V_1_state)) or ((ap_const_logic_0 = out_stream_V_id_V_1_ack_out) and (ap_const_lv2_1 = out_stream_V_id_V_1_state)))) then 
                    out_stream_V_id_V_1_state <= ap_const_lv2_1;
                elsif ((((ap_const_logic_1 = out_stream_V_id_V_1_vld_in) and (ap_const_lv2_2 = out_stream_V_id_V_1_state)) or ((ap_const_logic_1 = out_stream_V_id_V_1_ack_out) and (ap_const_lv2_1 = out_stream_V_id_V_1_state)) or ((ap_const_lv2_3 = out_stream_V_id_V_1_state) and not(((ap_const_logic_1 = out_stream_V_id_V_1_vld_in) and (ap_const_logic_0 = out_stream_V_id_V_1_ack_out))) and not(((ap_const_logic_0 = out_stream_V_id_V_1_vld_in) and (ap_const_logic_1 = out_stream_V_id_V_1_ack_out)))))) then 
                    out_stream_V_id_V_1_state <= ap_const_lv2_3;
                else 
                    out_stream_V_id_V_1_state <= ap_const_lv2_2;
                end if; 
            end if;
        end if;
    end process;


    out_stream_V_keep_V_1_sel_rd_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                out_stream_V_keep_V_1_sel_rd <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = out_stream_V_keep_V_1_ack_out) and (ap_const_logic_1 = out_stream_V_keep_V_1_vld_out))) then 
                                        out_stream_V_keep_V_1_sel_rd <= not(out_stream_V_keep_V_1_sel_rd);
                end if; 
            end if;
        end if;
    end process;


    out_stream_V_keep_V_1_state_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                out_stream_V_keep_V_1_state <= ap_const_lv2_0;
            else
                if ((((ap_const_logic_0 = out_stream_V_keep_V_1_vld_in) and (ap_const_logic_1 = out_stream_V_keep_V_1_ack_out) and (ap_const_lv2_3 = out_stream_V_keep_V_1_state)) or ((ap_const_logic_0 = out_stream_V_keep_V_1_vld_in) and (ap_const_lv2_2 = out_stream_V_keep_V_1_state)))) then 
                    out_stream_V_keep_V_1_state <= ap_const_lv2_2;
                elsif ((((ap_const_logic_1 = out_stream_V_keep_V_1_vld_in) and (ap_const_logic_0 = out_stream_V_keep_V_1_ack_out) and (ap_const_lv2_3 = out_stream_V_keep_V_1_state)) or ((ap_const_logic_0 = out_stream_V_keep_V_1_ack_out) and (ap_const_lv2_1 = out_stream_V_keep_V_1_state)))) then 
                    out_stream_V_keep_V_1_state <= ap_const_lv2_1;
                elsif ((((ap_const_logic_1 = out_stream_V_keep_V_1_vld_in) and (ap_const_lv2_2 = out_stream_V_keep_V_1_state)) or ((ap_const_logic_1 = out_stream_V_keep_V_1_ack_out) and (ap_const_lv2_1 = out_stream_V_keep_V_1_state)) or ((ap_const_lv2_3 = out_stream_V_keep_V_1_state) and not(((ap_const_logic_1 = out_stream_V_keep_V_1_vld_in) and (ap_const_logic_0 = out_stream_V_keep_V_1_ack_out))) and not(((ap_const_logic_0 = out_stream_V_keep_V_1_vld_in) and (ap_const_logic_1 = out_stream_V_keep_V_1_ack_out)))))) then 
                    out_stream_V_keep_V_1_state <= ap_const_lv2_3;
                else 
                    out_stream_V_keep_V_1_state <= ap_const_lv2_2;
                end if; 
            end if;
        end if;
    end process;


    out_stream_V_last_V_1_sel_rd_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                out_stream_V_last_V_1_sel_rd <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = out_stream_V_last_V_1_ack_out) and (ap_const_logic_1 = out_stream_V_last_V_1_vld_out))) then 
                                        out_stream_V_last_V_1_sel_rd <= not(out_stream_V_last_V_1_sel_rd);
                end if; 
            end if;
        end if;
    end process;


    out_stream_V_last_V_1_state_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                out_stream_V_last_V_1_state <= ap_const_lv2_0;
            else
                if ((((ap_const_logic_0 = out_stream_V_last_V_1_vld_in) and (ap_const_logic_1 = out_stream_V_last_V_1_ack_out) and (ap_const_lv2_3 = out_stream_V_last_V_1_state)) or ((ap_const_logic_0 = out_stream_V_last_V_1_vld_in) and (ap_const_lv2_2 = out_stream_V_last_V_1_state)))) then 
                    out_stream_V_last_V_1_state <= ap_const_lv2_2;
                elsif ((((ap_const_logic_1 = out_stream_V_last_V_1_vld_in) and (ap_const_logic_0 = out_stream_V_last_V_1_ack_out) and (ap_const_lv2_3 = out_stream_V_last_V_1_state)) or ((ap_const_logic_0 = out_stream_V_last_V_1_ack_out) and (ap_const_lv2_1 = out_stream_V_last_V_1_state)))) then 
                    out_stream_V_last_V_1_state <= ap_const_lv2_1;
                elsif ((((ap_const_logic_1 = out_stream_V_last_V_1_vld_in) and (ap_const_lv2_2 = out_stream_V_last_V_1_state)) or ((ap_const_logic_1 = out_stream_V_last_V_1_ack_out) and (ap_const_lv2_1 = out_stream_V_last_V_1_state)) or ((ap_const_lv2_3 = out_stream_V_last_V_1_state) and not(((ap_const_logic_1 = out_stream_V_last_V_1_vld_in) and (ap_const_logic_0 = out_stream_V_last_V_1_ack_out))) and not(((ap_const_logic_0 = out_stream_V_last_V_1_vld_in) and (ap_const_logic_1 = out_stream_V_last_V_1_ack_out)))))) then 
                    out_stream_V_last_V_1_state <= ap_const_lv2_3;
                else 
                    out_stream_V_last_V_1_state <= ap_const_lv2_2;
                end if; 
            end if;
        end if;
    end process;


    out_stream_V_strb_V_1_sel_rd_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                out_stream_V_strb_V_1_sel_rd <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = out_stream_V_strb_V_1_ack_out) and (ap_const_logic_1 = out_stream_V_strb_V_1_vld_out))) then 
                                        out_stream_V_strb_V_1_sel_rd <= not(out_stream_V_strb_V_1_sel_rd);
                end if; 
            end if;
        end if;
    end process;


    out_stream_V_strb_V_1_state_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                out_stream_V_strb_V_1_state <= ap_const_lv2_0;
            else
                if ((((ap_const_logic_0 = out_stream_V_strb_V_1_vld_in) and (ap_const_logic_1 = out_stream_V_strb_V_1_ack_out) and (ap_const_lv2_3 = out_stream_V_strb_V_1_state)) or ((ap_const_logic_0 = out_stream_V_strb_V_1_vld_in) and (ap_const_lv2_2 = out_stream_V_strb_V_1_state)))) then 
                    out_stream_V_strb_V_1_state <= ap_const_lv2_2;
                elsif ((((ap_const_logic_1 = out_stream_V_strb_V_1_vld_in) and (ap_const_logic_0 = out_stream_V_strb_V_1_ack_out) and (ap_const_lv2_3 = out_stream_V_strb_V_1_state)) or ((ap_const_logic_0 = out_stream_V_strb_V_1_ack_out) and (ap_const_lv2_1 = out_stream_V_strb_V_1_state)))) then 
                    out_stream_V_strb_V_1_state <= ap_const_lv2_1;
                elsif ((((ap_const_logic_1 = out_stream_V_strb_V_1_vld_in) and (ap_const_lv2_2 = out_stream_V_strb_V_1_state)) or ((ap_const_logic_1 = out_stream_V_strb_V_1_ack_out) and (ap_const_lv2_1 = out_stream_V_strb_V_1_state)) or ((ap_const_lv2_3 = out_stream_V_strb_V_1_state) and not(((ap_const_logic_1 = out_stream_V_strb_V_1_vld_in) and (ap_const_logic_0 = out_stream_V_strb_V_1_ack_out))) and not(((ap_const_logic_0 = out_stream_V_strb_V_1_vld_in) and (ap_const_logic_1 = out_stream_V_strb_V_1_ack_out)))))) then 
                    out_stream_V_strb_V_1_state <= ap_const_lv2_3;
                else 
                    out_stream_V_strb_V_1_state <= ap_const_lv2_2;
                end if; 
            end if;
        end if;
    end process;


    out_stream_V_user_V_1_sel_rd_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                out_stream_V_user_V_1_sel_rd <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = out_stream_V_user_V_1_ack_out) and (ap_const_logic_1 = out_stream_V_user_V_1_vld_out))) then 
                                        out_stream_V_user_V_1_sel_rd <= not(out_stream_V_user_V_1_sel_rd);
                end if; 
            end if;
        end if;
    end process;


    out_stream_V_user_V_1_state_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                out_stream_V_user_V_1_state <= ap_const_lv2_0;
            else
                if ((((ap_const_logic_0 = out_stream_V_user_V_1_vld_in) and (ap_const_logic_1 = out_stream_V_user_V_1_ack_out) and (ap_const_lv2_3 = out_stream_V_user_V_1_state)) or ((ap_const_logic_0 = out_stream_V_user_V_1_vld_in) and (ap_const_lv2_2 = out_stream_V_user_V_1_state)))) then 
                    out_stream_V_user_V_1_state <= ap_const_lv2_2;
                elsif ((((ap_const_logic_1 = out_stream_V_user_V_1_vld_in) and (ap_const_logic_0 = out_stream_V_user_V_1_ack_out) and (ap_const_lv2_3 = out_stream_V_user_V_1_state)) or ((ap_const_logic_0 = out_stream_V_user_V_1_ack_out) and (ap_const_lv2_1 = out_stream_V_user_V_1_state)))) then 
                    out_stream_V_user_V_1_state <= ap_const_lv2_1;
                elsif ((((ap_const_logic_1 = out_stream_V_user_V_1_vld_in) and (ap_const_lv2_2 = out_stream_V_user_V_1_state)) or ((ap_const_logic_1 = out_stream_V_user_V_1_ack_out) and (ap_const_lv2_1 = out_stream_V_user_V_1_state)) or ((ap_const_lv2_3 = out_stream_V_user_V_1_state) and not(((ap_const_logic_1 = out_stream_V_user_V_1_vld_in) and (ap_const_logic_0 = out_stream_V_user_V_1_ack_out))) and not(((ap_const_logic_0 = out_stream_V_user_V_1_vld_in) and (ap_const_logic_1 = out_stream_V_user_V_1_ack_out)))))) then 
                    out_stream_V_user_V_1_state <= ap_const_lv2_3;
                else 
                    out_stream_V_user_V_1_state <= ap_const_lv2_2;
                end if; 
            end if;
        end if;
    end process;


    ap_phi_precharge_reg_pp3_iter1_window_2_2_reg_535_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_condition_1110 = ap_const_boolean_1)) then
                if (((ap_const_lv1_0 = exitcond_flatten8_fu_773_p2) and (ap_const_lv1_0 = icmp_fu_852_p2))) then 
                    ap_phi_precharge_reg_pp3_iter1_window_2_2_reg_535 <= ap_const_lv32_0;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_precharge_reg_pp3_iter1_window_2_2_reg_535 <= ap_phi_precharge_reg_pp3_iter0_window_2_2_reg_535;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_precharge_reg_pp3_iter2_window_2_2_reg_535_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_condition_1238 = ap_const_boolean_1)) then
                if (((ap_const_lv1_0 = exitcond_flatten8_reg_1314) and not((ap_const_lv1_0 = icmp_reg_1369)))) then 
                    ap_phi_precharge_reg_pp3_iter2_window_2_2_reg_535 <= in_stream_V_data_V_0_data_out;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_precharge_reg_pp3_iter2_window_2_2_reg_535 <= ap_phi_precharge_reg_pp3_iter1_window_2_2_reg_535;
                end if;
            end if; 
        end if;
    end process;

    indvar_flatten6_reg_455_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_lv1_1 = ap_CS_fsm_state10))) then 
                indvar_flatten6_reg_455 <= ap_const_lv19_0;
            elsif (((ap_const_lv1_1 = ap_CS_fsm_pp3_stage0) and not((((ap_const_logic_1 = ap_enable_reg_pp3_iter1) and (ap_condition_995 = ap_const_boolean_1)) or ((ap_const_logic_1 = ap_enable_reg_pp3_iter6) and (ap_const_lv1_0 = ap_pipeline_reg_pp3_iter5_exitcond_flatten8_reg_1314) and (ap_const_logic_0 = out_stream_V_data_V_1_ack_in)) or ((ap_const_logic_1 = ap_enable_reg_pp3_iter7) and (ap_const_lv1_0 = ap_pipeline_reg_pp3_iter6_exitcond_flatten8_reg_1314) and (ap_const_logic_0 = out_stream_V_data_V_1_ack_in)))) and (ap_const_logic_1 = ap_enable_reg_pp3_iter0) and (ap_const_lv1_0 = exitcond_flatten8_fu_773_p2))) then 
                indvar_flatten6_reg_455 <= indvar_flatten_next7_fu_779_p2;
            end if; 
        end if;
    end process;

    indvar_flatten_reg_374_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_lv1_1 = ap_CS_fsm_state7))) then 
                indvar_flatten_reg_374 <= ap_const_lv3_0;
            elsif (((ap_const_lv1_1 = ap_CS_fsm_pp2_stage0) and (ap_const_logic_1 = ap_enable_reg_pp2_iter0) and (ap_const_lv1_0 = exitcond_flatten_fu_589_p2))) then 
                indvar_flatten_reg_374 <= indvar_flatten_next_fu_595_p2;
            end if; 
        end if;
    end process;

    read_count_1_fu_186_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_lv1_1 = ap_CS_fsm_pp3_stage0) and not((((ap_const_logic_1 = ap_enable_reg_pp3_iter1) and (ap_condition_995 = ap_const_boolean_1)) or ((ap_const_logic_1 = ap_enable_reg_pp3_iter6) and (ap_const_lv1_0 = ap_pipeline_reg_pp3_iter5_exitcond_flatten8_reg_1314) and (ap_const_logic_0 = out_stream_V_data_V_1_ack_in)) or ((ap_const_logic_1 = ap_enable_reg_pp3_iter7) and (ap_const_lv1_0 = ap_pipeline_reg_pp3_iter6_exitcond_flatten8_reg_1314) and (ap_const_logic_0 = out_stream_V_data_V_1_ack_in)))) and (ap_const_logic_1 = ap_enable_reg_pp3_iter0) and (ap_const_lv1_0 = exitcond_flatten8_fu_773_p2) and not((ap_const_lv1_0 = icmp_fu_852_p2)))) then 
                read_count_1_fu_186 <= read_count_fu_858_p2;
            elsif (((ap_const_lv1_1 = ap_CS_fsm_state10))) then 
                read_count_1_fu_186 <= ap_const_lv32_202;
            end if; 
        end if;
    end process;

    window_1_0_reg_500_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_lv1_1 = ap_CS_fsm_state10))) then 
                window_1_0_reg_500 <= window_1_1_1_reg_432;
            elsif ((not((((ap_const_logic_1 = ap_enable_reg_pp3_iter1) and (ap_condition_995 = ap_const_boolean_1)) or ((ap_const_logic_1 = ap_enable_reg_pp3_iter6) and (ap_const_lv1_0 = ap_pipeline_reg_pp3_iter5_exitcond_flatten8_reg_1314) and (ap_const_logic_0 = out_stream_V_data_V_1_ack_in)) or ((ap_const_logic_1 = ap_enable_reg_pp3_iter7) and (ap_const_lv1_0 = ap_pipeline_reg_pp3_iter6_exitcond_flatten8_reg_1314) and (ap_const_logic_0 = out_stream_V_data_V_1_ack_in)))) and (ap_const_lv1_0 = ap_pipeline_reg_pp3_iter1_exitcond_flatten8_reg_1314) and (ap_const_logic_1 = ap_enable_reg_pp3_iter2))) then 
                window_1_0_reg_500 <= window_1_1_reg_489;
            end if; 
        end if;
    end process;

    window_1_1_reg_489_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_lv1_1 = ap_CS_fsm_state10))) then 
                window_1_1_reg_489 <= window_1_2_1_reg_420;
            elsif ((not((((ap_const_logic_1 = ap_enable_reg_pp3_iter1) and (ap_condition_995 = ap_const_boolean_1)) or ((ap_const_logic_1 = ap_enable_reg_pp3_iter6) and (ap_const_lv1_0 = ap_pipeline_reg_pp3_iter5_exitcond_flatten8_reg_1314) and (ap_const_logic_0 = out_stream_V_data_V_1_ack_in)) or ((ap_const_logic_1 = ap_enable_reg_pp3_iter7) and (ap_const_lv1_0 = ap_pipeline_reg_pp3_iter6_exitcond_flatten8_reg_1314) and (ap_const_logic_0 = out_stream_V_data_V_1_ack_in)))) and (ap_const_lv1_0 = ap_pipeline_reg_pp3_iter1_exitcond_flatten8_reg_1314) and (ap_const_logic_1 = ap_enable_reg_pp3_iter2))) then 
                window_1_1_reg_489 <= window_1_2_reg_1449;
            end if; 
        end if;
    end process;

    window_2_0_reg_523_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_lv1_1 = ap_CS_fsm_state10))) then 
                window_2_0_reg_523 <= window_2_1_1_reg_408;
            elsif ((not((((ap_const_logic_1 = ap_enable_reg_pp3_iter1) and (ap_condition_995 = ap_const_boolean_1)) or ((ap_const_logic_1 = ap_enable_reg_pp3_iter6) and (ap_const_lv1_0 = ap_pipeline_reg_pp3_iter5_exitcond_flatten8_reg_1314) and (ap_const_logic_0 = out_stream_V_data_V_1_ack_in)) or ((ap_const_logic_1 = ap_enable_reg_pp3_iter7) and (ap_const_lv1_0 = ap_pipeline_reg_pp3_iter6_exitcond_flatten8_reg_1314) and (ap_const_logic_0 = out_stream_V_data_V_1_ack_in)))) and (ap_const_lv1_0 = ap_pipeline_reg_pp3_iter2_exitcond_flatten8_reg_1314) and (ap_const_logic_1 = ap_enable_reg_pp3_iter3))) then 
                window_2_0_reg_523 <= window_2_1_reg_512;
            end if; 
        end if;
    end process;

    window_2_1_reg_512_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_lv1_1 = ap_CS_fsm_state10))) then 
                window_2_1_reg_512 <= window_2_2_1_reg_396;
            elsif ((not((((ap_const_logic_1 = ap_enable_reg_pp3_iter1) and (ap_condition_995 = ap_const_boolean_1)) or ((ap_const_logic_1 = ap_enable_reg_pp3_iter6) and (ap_const_lv1_0 = ap_pipeline_reg_pp3_iter5_exitcond_flatten8_reg_1314) and (ap_const_logic_0 = out_stream_V_data_V_1_ack_in)) or ((ap_const_logic_1 = ap_enable_reg_pp3_iter7) and (ap_const_lv1_0 = ap_pipeline_reg_pp3_iter6_exitcond_flatten8_reg_1314) and (ap_const_logic_0 = out_stream_V_data_V_1_ack_in)))) and (ap_const_lv1_0 = ap_pipeline_reg_pp3_iter2_exitcond_flatten8_reg_1314) and (ap_const_logic_1 = ap_enable_reg_pp3_iter3))) then 
                window_2_1_reg_512 <= window_2_2_reg_535;
            end if; 
        end if;
    end process;

    x1_reg_362_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_lv1_1 = ap_CS_fsm_state4))) then 
                x1_reg_362 <= ap_const_lv10_0;
            elsif (((ap_const_lv1_1 = ap_CS_fsm_pp1_stage0) and (ap_const_logic_1 = ap_enable_reg_pp1_iter1) and (ap_const_lv1_0 = exitcond4_reg_1187) and not(((ap_const_logic_1 = ap_enable_reg_pp1_iter1) and (ap_const_lv1_0 = exitcond4_reg_1187) and (in_stream_V_data_V_0_vld_out = ap_const_logic_0))))) then 
                x1_reg_362 <= x_2_reg_1191;
            end if; 
        end if;
    end process;

    x3_reg_444_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_lv1_1 = ap_CS_fsm_state7))) then 
                x3_reg_444 <= ap_const_lv2_1;
            elsif (((ap_const_lv1_1 = ap_CS_fsm_pp2_stage0) and (ap_const_logic_1 = ap_enable_reg_pp2_iter0) and (ap_const_lv1_0 = exitcond_flatten_fu_589_p2))) then 
                x3_reg_444 <= x_3_fu_679_p2;
            end if; 
        end if;
    end process;

    x_assign_reg_478_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_lv1_1 = ap_CS_fsm_state10))) then 
                x_assign_reg_478 <= ap_const_lv10_0;
            elsif (((ap_const_lv1_1 = ap_CS_fsm_pp3_stage0) and (ap_const_logic_1 = ap_enable_reg_pp3_iter1) and (ap_const_lv1_0 = exitcond_flatten8_reg_1314) and not((((ap_const_logic_1 = ap_enable_reg_pp3_iter1) and (ap_condition_995 = ap_const_boolean_1)) or ((ap_const_logic_1 = ap_enable_reg_pp3_iter6) and (ap_const_lv1_0 = ap_pipeline_reg_pp3_iter5_exitcond_flatten8_reg_1314) and (ap_const_logic_0 = out_stream_V_data_V_1_ack_in)) or ((ap_const_logic_1 = ap_enable_reg_pp3_iter7) and (ap_const_lv1_0 = ap_pipeline_reg_pp3_iter6_exitcond_flatten8_reg_1314) and (ap_const_logic_0 = out_stream_V_data_V_1_ack_in)))))) then 
                x_assign_reg_478 <= x_4_reg_1349;
            end if; 
        end if;
    end process;

    x_reg_350_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter1) and (ap_const_lv1_0 = exitcond1_reg_1178) and not(((ap_const_logic_1 = ap_enable_reg_pp0_iter1) and (ap_const_lv1_0 = exitcond1_reg_1178) and (in_stream_V_data_V_0_vld_out = ap_const_logic_0))))) then 
                x_reg_350 <= x_1_reg_1182;
            elsif (((ap_CS_fsm_state1 = ap_const_lv1_1) and not((ap_start = ap_const_logic_0)))) then 
                x_reg_350 <= ap_const_lv10_1FE;
            end if; 
        end if;
    end process;

    y2_reg_385_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_lv1_1 = ap_CS_fsm_state7))) then 
                y2_reg_385 <= ap_const_lv2_1;
            elsif (((ap_const_lv1_1 = ap_CS_fsm_pp2_stage0) and (ap_const_logic_1 = ap_enable_reg_pp2_iter1) and (ap_const_lv1_0 = exitcond_flatten_reg_1196))) then 
                y2_reg_385 <= tmp_3_mid2_v_reg_1205;
            end if; 
        end if;
    end process;

    y_assign_reg_466_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_lv1_1 = ap_CS_fsm_state10))) then 
                y_assign_reg_466 <= ap_const_lv10_0;
            elsif (((ap_const_lv1_1 = ap_CS_fsm_pp3_stage0) and (ap_const_logic_1 = ap_enable_reg_pp3_iter1) and (ap_const_lv1_0 = exitcond_flatten8_reg_1314) and not((((ap_const_logic_1 = ap_enable_reg_pp3_iter1) and (ap_condition_995 = ap_const_boolean_1)) or ((ap_const_logic_1 = ap_enable_reg_pp3_iter6) and (ap_const_lv1_0 = ap_pipeline_reg_pp3_iter5_exitcond_flatten8_reg_1314) and (ap_const_logic_0 = out_stream_V_data_V_1_ack_in)) or ((ap_const_logic_1 = ap_enable_reg_pp3_iter7) and (ap_const_lv1_0 = ap_pipeline_reg_pp3_iter6_exitcond_flatten8_reg_1314) and (ap_const_logic_0 = out_stream_V_data_V_1_ack_in)))))) then 
                y_assign_reg_466 <= y_assign_mid2_reg_1336;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_lv1_1 = ap_CS_fsm_pp3_stage0) and not((((ap_const_logic_1 = ap_enable_reg_pp3_iter1) and (ap_condition_995 = ap_const_boolean_1)) or ((ap_const_logic_1 = ap_enable_reg_pp3_iter6) and (ap_const_lv1_0 = ap_pipeline_reg_pp3_iter5_exitcond_flatten8_reg_1314) and (ap_const_logic_0 = out_stream_V_data_V_1_ack_in)) or ((ap_const_logic_1 = ap_enable_reg_pp3_iter7) and (ap_const_lv1_0 = ap_pipeline_reg_pp3_iter6_exitcond_flatten8_reg_1314) and (ap_const_logic_0 = out_stream_V_data_V_1_ack_in)))))) then
                ap_pipeline_reg_pp3_iter1_exitcond2_reg_1323 <= exitcond2_reg_1323;
                ap_pipeline_reg_pp3_iter1_exitcond_flatten8_reg_1314 <= exitcond_flatten8_reg_1314;
                ap_pipeline_reg_pp3_iter1_line_buf_1_addr_1_reg_1363 <= line_buf_1_addr_1_reg_1363;
                ap_pipeline_reg_pp3_iter1_tmp_3_i_i_reg_1342 <= tmp_3_i_i_reg_1342;
                ap_pipeline_reg_pp3_iter1_tmp_i_i_mid2_reg_1329 <= tmp_i_i_mid2_reg_1329;
                ap_pipeline_reg_pp3_iter1_x_4_reg_1349 <= x_4_reg_1349;
                ap_pipeline_reg_pp3_iter1_y_assign_mid2_reg_1336 <= y_assign_mid2_reg_1336;
                ap_pipeline_reg_pp3_iter1_y_reg_1304 <= y_reg_1304;
                exitcond_flatten8_reg_1314 <= exitcond_flatten8_fu_773_p2;
                tmp_3_reg_1309 <= y_fu_759_p2(9 downto 9);
                y_reg_1304 <= y_fu_759_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (not((((ap_const_logic_1 = ap_enable_reg_pp3_iter1) and (ap_condition_995 = ap_const_boolean_1)) or ((ap_const_logic_1 = ap_enable_reg_pp3_iter6) and (ap_const_lv1_0 = ap_pipeline_reg_pp3_iter5_exitcond_flatten8_reg_1314) and (ap_const_logic_0 = out_stream_V_data_V_1_ack_in)) or ((ap_const_logic_1 = ap_enable_reg_pp3_iter7) and (ap_const_lv1_0 = ap_pipeline_reg_pp3_iter6_exitcond_flatten8_reg_1314) and (ap_const_logic_0 = out_stream_V_data_V_1_ack_in))))) then
                ap_pipeline_reg_pp3_iter2_exitcond2_reg_1323 <= ap_pipeline_reg_pp3_iter1_exitcond2_reg_1323;
                ap_pipeline_reg_pp3_iter2_exitcond_flatten8_reg_1314 <= ap_pipeline_reg_pp3_iter1_exitcond_flatten8_reg_1314;
                ap_pipeline_reg_pp3_iter2_tmp_3_i_i_reg_1342 <= ap_pipeline_reg_pp3_iter1_tmp_3_i_i_reg_1342;
                ap_pipeline_reg_pp3_iter2_tmp_i2_i_mid2_v_reg_1398 <= tmp_i2_i_mid2_v_reg_1398;
                ap_pipeline_reg_pp3_iter2_tmp_i_i_mid2_reg_1329 <= ap_pipeline_reg_pp3_iter1_tmp_i_i_mid2_reg_1329;
                ap_pipeline_reg_pp3_iter2_x_4_reg_1349 <= ap_pipeline_reg_pp3_iter1_x_4_reg_1349;
                ap_pipeline_reg_pp3_iter2_y_assign_1_mid1_reg_1393 <= y_assign_1_mid1_reg_1393;
                ap_pipeline_reg_pp3_iter2_y_assign_mid2_reg_1336 <= ap_pipeline_reg_pp3_iter1_y_assign_mid2_reg_1336;
                ap_pipeline_reg_pp3_iter2_y_reg_1304 <= ap_pipeline_reg_pp3_iter1_y_reg_1304;
                ap_pipeline_reg_pp3_iter3_exitcond2_reg_1323 <= ap_pipeline_reg_pp3_iter2_exitcond2_reg_1323;
                ap_pipeline_reg_pp3_iter3_exitcond_flatten8_reg_1314 <= ap_pipeline_reg_pp3_iter2_exitcond_flatten8_reg_1314;
                ap_pipeline_reg_pp3_iter3_tmp_3_i_i_reg_1342 <= ap_pipeline_reg_pp3_iter2_tmp_3_i_i_reg_1342;
                ap_pipeline_reg_pp3_iter3_tmp_i2_i_mid2_v_reg_1398 <= ap_pipeline_reg_pp3_iter2_tmp_i2_i_mid2_v_reg_1398;
                ap_pipeline_reg_pp3_iter3_tmp_i_i_mid2_reg_1329 <= ap_pipeline_reg_pp3_iter2_tmp_i_i_mid2_reg_1329;
                ap_pipeline_reg_pp3_iter3_x_4_reg_1349 <= ap_pipeline_reg_pp3_iter2_x_4_reg_1349;
                ap_pipeline_reg_pp3_iter3_y_assign_1_mid1_reg_1393 <= ap_pipeline_reg_pp3_iter2_y_assign_1_mid1_reg_1393;
                ap_pipeline_reg_pp3_iter3_y_assign_mid2_reg_1336 <= ap_pipeline_reg_pp3_iter2_y_assign_mid2_reg_1336;
                ap_pipeline_reg_pp3_iter3_y_reg_1304 <= ap_pipeline_reg_pp3_iter2_y_reg_1304;
                ap_pipeline_reg_pp3_iter4_exitcond2_reg_1323 <= ap_pipeline_reg_pp3_iter3_exitcond2_reg_1323;
                ap_pipeline_reg_pp3_iter4_exitcond_flatten8_reg_1314 <= ap_pipeline_reg_pp3_iter3_exitcond_flatten8_reg_1314;
                ap_pipeline_reg_pp3_iter4_tmp_3_i_i_reg_1342 <= ap_pipeline_reg_pp3_iter3_tmp_3_i_i_reg_1342;
                ap_pipeline_reg_pp3_iter4_tmp_9_1_1_i_reg_1494 <= tmp_9_1_1_i_reg_1494;
                ap_pipeline_reg_pp3_iter4_tmp_9_1_2_i_reg_1499 <= tmp_9_1_2_i_reg_1499;
                ap_pipeline_reg_pp3_iter4_tmp_i2_i_mid2_v_reg_1398 <= ap_pipeline_reg_pp3_iter3_tmp_i2_i_mid2_v_reg_1398;
                ap_pipeline_reg_pp3_iter4_x_4_reg_1349 <= ap_pipeline_reg_pp3_iter3_x_4_reg_1349;
                ap_pipeline_reg_pp3_iter4_y_assign_1_mid1_reg_1393 <= ap_pipeline_reg_pp3_iter3_y_assign_1_mid1_reg_1393;
                ap_pipeline_reg_pp3_iter4_y_assign_mid2_reg_1336 <= ap_pipeline_reg_pp3_iter3_y_assign_mid2_reg_1336;
                ap_pipeline_reg_pp3_iter4_y_reg_1304 <= ap_pipeline_reg_pp3_iter3_y_reg_1304;
                ap_pipeline_reg_pp3_iter5_exitcond2_reg_1323 <= ap_pipeline_reg_pp3_iter4_exitcond2_reg_1323;
                ap_pipeline_reg_pp3_iter5_exitcond_flatten8_reg_1314 <= ap_pipeline_reg_pp3_iter4_exitcond_flatten8_reg_1314;
                ap_pipeline_reg_pp3_iter5_tmp_3_i_i_reg_1342 <= ap_pipeline_reg_pp3_iter4_tmp_3_i_i_reg_1342;
                ap_pipeline_reg_pp3_iter5_tmp_9_2_1_i_reg_1519 <= tmp_9_2_1_i_reg_1519;
                ap_pipeline_reg_pp3_iter5_tmp_9_2_2_i_reg_1524 <= tmp_9_2_2_i_reg_1524;
                ap_pipeline_reg_pp3_iter5_tmp_i2_i_mid2_v_reg_1398 <= ap_pipeline_reg_pp3_iter4_tmp_i2_i_mid2_v_reg_1398;
                ap_pipeline_reg_pp3_iter5_x_4_reg_1349 <= ap_pipeline_reg_pp3_iter4_x_4_reg_1349;
                ap_pipeline_reg_pp3_iter5_y_assign_1_mid1_reg_1393 <= ap_pipeline_reg_pp3_iter4_y_assign_1_mid1_reg_1393;
                ap_pipeline_reg_pp3_iter5_y_reg_1304 <= ap_pipeline_reg_pp3_iter4_y_reg_1304;
                ap_pipeline_reg_pp3_iter6_exitcond_flatten8_reg_1314 <= ap_pipeline_reg_pp3_iter5_exitcond_flatten8_reg_1314;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_lv1_1 = ap_CS_fsm_pp2_stage0) and (ap_const_lv1_0 = exitcond_flatten_fu_589_p2))) then
                cond1_reg_1233 <= cond1_fu_673_p2;
                cond_mid2_reg_1215 <= cond_mid2_fu_645_p3;
                tmp_1_reg_1210 <= tmp_1_fu_629_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage0) and not(((ap_const_logic_1 = ap_enable_reg_pp0_iter1) and (ap_const_lv1_0 = exitcond1_reg_1178) and (in_stream_V_data_V_0_vld_out = ap_const_logic_0))))) then
                exitcond1_reg_1178 <= exitcond1_fu_555_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_lv1_1 = ap_CS_fsm_pp3_stage0) and not((((ap_const_logic_1 = ap_enable_reg_pp3_iter1) and (ap_condition_995 = ap_const_boolean_1)) or ((ap_const_logic_1 = ap_enable_reg_pp3_iter6) and (ap_const_lv1_0 = ap_pipeline_reg_pp3_iter5_exitcond_flatten8_reg_1314) and (ap_const_logic_0 = out_stream_V_data_V_1_ack_in)) or ((ap_const_logic_1 = ap_enable_reg_pp3_iter7) and (ap_const_lv1_0 = ap_pipeline_reg_pp3_iter6_exitcond_flatten8_reg_1314) and (ap_const_logic_0 = out_stream_V_data_V_1_ack_in)))) and (ap_const_lv1_0 = exitcond_flatten8_fu_773_p2))) then
                exitcond2_reg_1323 <= exitcond2_fu_788_p2;
                icmp_reg_1369 <= icmp_fu_852_p2;
                line_buf_0_addr_1_reg_1357 <= x5_cast1_fu_824_p1(9 - 1 downto 0);
                line_buf_1_addr_1_reg_1363 <= x5_cast1_fu_824_p1(9 - 1 downto 0);
                tmp_3_i_i_reg_1342 <= tmp_3_i_i_fu_830_p2;
                tmp_i_i_mid2_reg_1329 <= tmp_i_i_mid2_fu_808_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_lv1_1 = ap_CS_fsm_pp1_stage0) and not(((ap_const_logic_1 = ap_enable_reg_pp1_iter1) and (ap_const_lv1_0 = exitcond4_reg_1187) and (in_stream_V_data_V_0_vld_out = ap_const_logic_0))))) then
                exitcond4_reg_1187 <= exitcond4_fu_572_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_lv1_1 = ap_CS_fsm_pp2_stage0))) then
                exitcond_flatten_reg_1196 <= exitcond_flatten_fu_589_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = in_stream_V_data_V_0_load_A)) then
                in_stream_V_data_V_0_payload_A <= in_stream_TDATA;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = in_stream_V_data_V_0_load_B)) then
                in_stream_V_data_V_0_payload_B <= in_stream_TDATA;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_lv1_1 = ap_CS_fsm_pp3_stage0) and (ap_const_lv1_0 = exitcond_flatten8_reg_1314) and not((((ap_const_logic_1 = ap_enable_reg_pp3_iter1) and (ap_condition_995 = ap_const_boolean_1)) or ((ap_const_logic_1 = ap_enable_reg_pp3_iter6) and (ap_const_lv1_0 = ap_pipeline_reg_pp3_iter5_exitcond_flatten8_reg_1314) and (ap_const_logic_0 = out_stream_V_data_V_1_ack_in)) or ((ap_const_logic_1 = ap_enable_reg_pp3_iter7) and (ap_const_lv1_0 = ap_pipeline_reg_pp3_iter6_exitcond_flatten8_reg_1314) and (ap_const_logic_0 = out_stream_V_data_V_1_ack_in)))))) then
                kernel_6_read_reg_1404 <= kernel_6;
                kernel_7_read_reg_1409 <= kernel_7;
                kernel_8_read_reg_1414 <= kernel_8;
                tmp_i2_i_mid2_v_reg_1398 <= tmp_i2_i_mid2_v_fu_913_p3;
                y_assign_1_mid1_reg_1393 <= y_assign_1_mid1_fu_899_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = out_stream_V_data_V_1_load_A)) then
                out_stream_V_data_V_1_payload_A <= val_out_fu_1169_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = out_stream_V_data_V_1_load_B)) then
                out_stream_V_data_V_1_payload_B <= val_out_fu_1169_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not((((ap_const_logic_1 = ap_enable_reg_pp3_iter1) and (ap_condition_995 = ap_const_boolean_1)) or ((ap_const_logic_1 = ap_enable_reg_pp3_iter6) and (ap_const_lv1_0 = ap_pipeline_reg_pp3_iter5_exitcond_flatten8_reg_1314) and (ap_const_logic_0 = out_stream_V_data_V_1_ack_in)) or ((ap_const_logic_1 = ap_enable_reg_pp3_iter7) and (ap_const_lv1_0 = ap_pipeline_reg_pp3_iter6_exitcond_flatten8_reg_1314) and (ap_const_logic_0 = out_stream_V_data_V_1_ack_in)))) and (ap_const_lv1_0 = ap_pipeline_reg_pp3_iter3_exitcond_flatten8_reg_1314))) then
                result_2_0_2_i_reg_1504 <= result_2_0_2_i_fu_1066_p3;
                tmp_9_2_2_i_reg_1524 <= grp_fu_1013_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not((((ap_const_logic_1 = ap_enable_reg_pp3_iter1) and (ap_condition_995 = ap_const_boolean_1)) or ((ap_const_logic_1 = ap_enable_reg_pp3_iter6) and (ap_const_lv1_0 = ap_pipeline_reg_pp3_iter5_exitcond_flatten8_reg_1314) and (ap_const_logic_0 = out_stream_V_data_V_1_ack_in)) or ((ap_const_logic_1 = ap_enable_reg_pp3_iter7) and (ap_const_lv1_0 = ap_pipeline_reg_pp3_iter6_exitcond_flatten8_reg_1314) and (ap_const_logic_0 = out_stream_V_data_V_1_ack_in)))) and (ap_const_lv1_0 = ap_pipeline_reg_pp3_iter4_exitcond_flatten8_reg_1314))) then
                result_2_1_2_i_reg_1529 <= result_2_1_2_i_fu_1106_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not((((ap_const_logic_1 = ap_enable_reg_pp3_iter1) and (ap_condition_995 = ap_const_boolean_1)) or ((ap_const_logic_1 = ap_enable_reg_pp3_iter6) and (ap_const_lv1_0 = ap_pipeline_reg_pp3_iter5_exitcond_flatten8_reg_1314) and (ap_const_logic_0 = out_stream_V_data_V_1_ack_in)) or ((ap_const_logic_1 = ap_enable_reg_pp3_iter7) and (ap_const_lv1_0 = ap_pipeline_reg_pp3_iter6_exitcond_flatten8_reg_1314) and (ap_const_logic_0 = out_stream_V_data_V_1_ack_in)))) and (ap_const_lv1_0 = ap_pipeline_reg_pp3_iter2_exitcond_flatten8_reg_1314) and not((ap_const_lv1_0 = ap_pipeline_reg_pp3_iter2_tmp_i_i_mid2_reg_1329)))) then
                result_3_0_1_i_reg_1479 <= result_3_0_1_i_fu_1031_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not((((ap_const_logic_1 = ap_enable_reg_pp3_iter1) and (ap_condition_995 = ap_const_boolean_1)) or ((ap_const_logic_1 = ap_enable_reg_pp3_iter6) and (ap_const_lv1_0 = ap_pipeline_reg_pp3_iter5_exitcond_flatten8_reg_1314) and (ap_const_logic_0 = out_stream_V_data_V_1_ack_in)) or ((ap_const_logic_1 = ap_enable_reg_pp3_iter7) and (ap_const_lv1_0 = ap_pipeline_reg_pp3_iter6_exitcond_flatten8_reg_1314) and (ap_const_logic_0 = out_stream_V_data_V_1_ack_in)))) and (ap_const_lv1_0 = ap_pipeline_reg_pp3_iter3_exitcond_flatten8_reg_1314) and not((ap_const_lv1_0 = ap_pipeline_reg_pp3_iter3_tmp_3_i_i_reg_1342)))) then
                result_3_1_i_reg_1509 <= result_3_1_i_fu_1074_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not((((ap_const_logic_1 = ap_enable_reg_pp3_iter1) and (ap_condition_995 = ap_const_boolean_1)) or ((ap_const_logic_1 = ap_enable_reg_pp3_iter6) and (ap_const_lv1_0 = ap_pipeline_reg_pp3_iter5_exitcond_flatten8_reg_1314) and (ap_const_logic_0 = out_stream_V_data_V_1_ack_in)) or ((ap_const_logic_1 = ap_enable_reg_pp3_iter7) and (ap_const_lv1_0 = ap_pipeline_reg_pp3_iter6_exitcond_flatten8_reg_1314) and (ap_const_logic_0 = out_stream_V_data_V_1_ack_in)))) and (ap_const_lv1_0 = ap_pipeline_reg_pp3_iter4_exitcond_flatten8_reg_1314) and (ap_const_lv1_0 = ap_pipeline_reg_pp3_iter4_tmp_i2_i_mid2_v_reg_1398))) then
                result_3_2_i_reg_1535 <= result_3_2_i_fu_1114_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_lv1_1 = ap_CS_fsm_pp2_stage0) and (ap_const_logic_1 = ap_enable_reg_pp2_iter0) and (ap_const_lv1_0 = exitcond_flatten_fu_589_p2))) then
                tmp_3_mid2_v_reg_1205 <= tmp_3_mid2_v_fu_621_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not((((ap_const_logic_1 = ap_enable_reg_pp3_iter1) and (ap_condition_995 = ap_const_boolean_1)) or ((ap_const_logic_1 = ap_enable_reg_pp3_iter6) and (ap_const_lv1_0 = ap_pipeline_reg_pp3_iter5_exitcond_flatten8_reg_1314) and (ap_const_logic_0 = out_stream_V_data_V_1_ack_in)) or ((ap_const_logic_1 = ap_enable_reg_pp3_iter7) and (ap_const_lv1_0 = ap_pipeline_reg_pp3_iter6_exitcond_flatten8_reg_1314) and (ap_const_logic_0 = out_stream_V_data_V_1_ack_in)))) and (ap_const_lv1_0 = ap_pipeline_reg_pp3_iter2_exitcond_flatten8_reg_1314))) then
                tmp_9_0_2_i_reg_1484 <= grp_fu_943_p2;
                tmp_9_1_1_i_reg_1494 <= grp_fu_963_p2;
                tmp_9_1_2_i_reg_1499 <= grp_fu_973_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not((((ap_const_logic_1 = ap_enable_reg_pp3_iter1) and (ap_condition_995 = ap_const_boolean_1)) or ((ap_const_logic_1 = ap_enable_reg_pp3_iter6) and (ap_const_lv1_0 = ap_pipeline_reg_pp3_iter5_exitcond_flatten8_reg_1314) and (ap_const_logic_0 = out_stream_V_data_V_1_ack_in)) or ((ap_const_logic_1 = ap_enable_reg_pp3_iter7) and (ap_const_lv1_0 = ap_pipeline_reg_pp3_iter6_exitcond_flatten8_reg_1314) and (ap_const_logic_0 = out_stream_V_data_V_1_ack_in)))) and (ap_const_lv1_0 = ap_pipeline_reg_pp3_iter2_exitcond_flatten8_reg_1314) and not((ap_const_lv1_0 = ap_pipeline_reg_pp3_iter2_tmp_3_i_i_reg_1342)))) then
                tmp_9_1_i_reg_1489 <= grp_fu_953_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not((((ap_const_logic_1 = ap_enable_reg_pp3_iter1) and (ap_condition_995 = ap_const_boolean_1)) or ((ap_const_logic_1 = ap_enable_reg_pp3_iter6) and (ap_const_lv1_0 = ap_pipeline_reg_pp3_iter5_exitcond_flatten8_reg_1314) and (ap_const_logic_0 = out_stream_V_data_V_1_ack_in)) or ((ap_const_logic_1 = ap_enable_reg_pp3_iter7) and (ap_const_lv1_0 = ap_pipeline_reg_pp3_iter6_exitcond_flatten8_reg_1314) and (ap_const_logic_0 = out_stream_V_data_V_1_ack_in)))) and (ap_const_lv1_0 = ap_pipeline_reg_pp3_iter3_exitcond_flatten8_reg_1314) and (ap_const_lv1_0 = ap_pipeline_reg_pp3_iter3_tmp_i2_i_mid2_v_reg_1398))) then
                tmp_9_2_1_i_reg_1519 <= grp_fu_1004_p2;
                tmp_9_2_i_reg_1514 <= grp_fu_995_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_lv1_1 = ap_CS_fsm_pp3_stage0) and (ap_const_logic_1 = ap_enable_reg_pp3_iter1) and not((((ap_const_logic_1 = ap_enable_reg_pp3_iter1) and (ap_condition_995 = ap_const_boolean_1)) or ((ap_const_logic_1 = ap_enable_reg_pp3_iter6) and (ap_const_lv1_0 = ap_pipeline_reg_pp3_iter5_exitcond_flatten8_reg_1314) and (ap_const_logic_0 = out_stream_V_data_V_1_ack_in)) or ((ap_const_logic_1 = ap_enable_reg_pp3_iter7) and (ap_const_lv1_0 = ap_pipeline_reg_pp3_iter6_exitcond_flatten8_reg_1314) and (ap_const_logic_0 = out_stream_V_data_V_1_ack_in)))))) then
                window_0_0_fu_170 <= window_0_1_fu_174;
                window_0_0_read_as_fu_166 <= window_0_0_fu_170;
                window_1_0_read_as_fu_178 <= window_1_0_phi_fu_503_p4;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_lv1_1 = ap_CS_fsm_pp3_stage0) and (ap_const_logic_1 = ap_enable_reg_pp3_iter1) and (ap_const_lv1_0 = exitcond_flatten8_reg_1314) and not((((ap_const_logic_1 = ap_enable_reg_pp3_iter1) and (ap_condition_995 = ap_const_boolean_1)) or ((ap_const_logic_1 = ap_enable_reg_pp3_iter6) and (ap_const_lv1_0 = ap_pipeline_reg_pp3_iter5_exitcond_flatten8_reg_1314) and (ap_const_logic_0 = out_stream_V_data_V_1_ack_in)) or ((ap_const_logic_1 = ap_enable_reg_pp3_iter7) and (ap_const_lv1_0 = ap_pipeline_reg_pp3_iter6_exitcond_flatten8_reg_1314) and (ap_const_logic_0 = out_stream_V_data_V_1_ack_in)))))) then
                window_0_1_fu_174 <= line_buf_0_q0;
                window_1_2_reg_1449 <= line_buf_1_q0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_lv1_1 = ap_CS_fsm_pp2_stage0) and (ap_const_logic_1 = ap_enable_reg_pp2_iter1) and (ap_const_lv1_0 = exitcond_flatten_reg_1196))) then
                window_1_1_1_reg_432 <= window_2_2_9_fu_741_p3;
                window_1_2_1_reg_420 <= window_2_2_8_fu_734_p3;
                window_2_1_1_reg_408 <= window_2_2_7_fu_727_p3;
                window_2_2_1_reg_396 <= window_2_2_6_fu_720_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not((((ap_const_logic_1 = ap_enable_reg_pp3_iter1) and (ap_condition_995 = ap_const_boolean_1)) or ((ap_const_logic_1 = ap_enable_reg_pp3_iter6) and (ap_const_lv1_0 = ap_pipeline_reg_pp3_iter5_exitcond_flatten8_reg_1314) and (ap_const_logic_0 = out_stream_V_data_V_1_ack_in)) or ((ap_const_logic_1 = ap_enable_reg_pp3_iter7) and (ap_const_lv1_0 = ap_pipeline_reg_pp3_iter6_exitcond_flatten8_reg_1314) and (ap_const_logic_0 = out_stream_V_data_V_1_ack_in)))) and (ap_const_logic_1 = ap_enable_reg_pp3_iter2))) then
                window_2_0_read_as_fu_182 <= window_2_0_phi_fu_526_p4;
                window_2_2_reg_535 <= ap_phi_precharge_reg_pp3_iter2_window_2_2_reg_535;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage0) and not(((ap_const_logic_1 = ap_enable_reg_pp0_iter1) and (ap_const_lv1_0 = exitcond1_reg_1178) and (in_stream_V_data_V_0_vld_out = ap_const_logic_0))) and (ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_const_lv1_0 = exitcond1_fu_555_p2))) then
                x_1_reg_1182 <= x_1_fu_561_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_lv1_1 = ap_CS_fsm_pp1_stage0) and not(((ap_const_logic_1 = ap_enable_reg_pp1_iter1) and (ap_const_lv1_0 = exitcond4_reg_1187) and (in_stream_V_data_V_0_vld_out = ap_const_logic_0))) and (ap_const_logic_1 = ap_enable_reg_pp1_iter0))) then
                x_2_reg_1191 <= x_2_fu_578_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_lv1_1 = ap_CS_fsm_pp3_stage0) and not((((ap_const_logic_1 = ap_enable_reg_pp3_iter1) and (ap_condition_995 = ap_const_boolean_1)) or ((ap_const_logic_1 = ap_enable_reg_pp3_iter6) and (ap_const_lv1_0 = ap_pipeline_reg_pp3_iter5_exitcond_flatten8_reg_1314) and (ap_const_logic_0 = out_stream_V_data_V_1_ack_in)) or ((ap_const_logic_1 = ap_enable_reg_pp3_iter7) and (ap_const_lv1_0 = ap_pipeline_reg_pp3_iter6_exitcond_flatten8_reg_1314) and (ap_const_logic_0 = out_stream_V_data_V_1_ack_in)))) and (ap_const_logic_1 = ap_enable_reg_pp3_iter0) and (ap_const_lv1_0 = exitcond_flatten8_fu_773_p2))) then
                x_4_reg_1349 <= x_4_fu_836_p2;
                y_assign_mid2_reg_1336 <= y_assign_mid2_fu_816_p3;
            end if;
        end if;
    end process;

    ap_NS_fsm_assign_proc : process (ap_start, ap_CS_fsm, in_stream_V_data_V_0_vld_out, out_stream_V_data_V_1_ack_in, ap_enable_reg_pp0_iter1, exitcond1_reg_1178, ap_enable_reg_pp1_iter1, exitcond4_reg_1187, ap_enable_reg_pp3_iter1, ap_enable_reg_pp3_iter6, ap_pipeline_reg_pp3_iter5_exitcond_flatten8_reg_1314, ap_enable_reg_pp3_iter7, ap_pipeline_reg_pp3_iter6_exitcond_flatten8_reg_1314, ap_condition_995, exitcond1_fu_555_p2, ap_enable_reg_pp0_iter0, exitcond4_fu_572_p2, ap_enable_reg_pp1_iter0, exitcond_flatten_fu_589_p2, ap_enable_reg_pp2_iter0, ap_enable_reg_pp3_iter2, ap_enable_reg_pp3_iter3, ap_condition_1922)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                if (not((ap_start = ap_const_logic_0))) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                else
                    ap_NS_fsm <= ap_ST_fsm_state1;
                end if;
            when ap_ST_fsm_pp0_stage0 => 
                if (not((not(((ap_const_logic_1 = ap_enable_reg_pp0_iter1) and (ap_const_lv1_0 = exitcond1_reg_1178) and (in_stream_V_data_V_0_vld_out = ap_const_logic_0))) and (ap_const_logic_1 = ap_enable_reg_pp0_iter0) and not((ap_const_lv1_0 = exitcond1_fu_555_p2))))) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                elsif ((not(((ap_const_logic_1 = ap_enable_reg_pp0_iter1) and (ap_const_lv1_0 = exitcond1_reg_1178) and (in_stream_V_data_V_0_vld_out = ap_const_logic_0))) and (ap_const_logic_1 = ap_enable_reg_pp0_iter0) and not((ap_const_lv1_0 = exitcond1_fu_555_p2)))) then
                    ap_NS_fsm <= ap_ST_fsm_state4;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                end if;
            when ap_ST_fsm_state4 => 
                ap_NS_fsm <= ap_ST_fsm_pp1_stage0;
            when ap_ST_fsm_pp1_stage0 => 
                if (not((not(((ap_const_logic_1 = ap_enable_reg_pp1_iter1) and (ap_const_lv1_0 = exitcond4_reg_1187) and (in_stream_V_data_V_0_vld_out = ap_const_logic_0))) and (ap_const_logic_1 = ap_enable_reg_pp1_iter0) and not((ap_const_lv1_0 = exitcond4_fu_572_p2))))) then
                    ap_NS_fsm <= ap_ST_fsm_pp1_stage0;
                elsif ((not(((ap_const_logic_1 = ap_enable_reg_pp1_iter1) and (ap_const_lv1_0 = exitcond4_reg_1187) and (in_stream_V_data_V_0_vld_out = ap_const_logic_0))) and (ap_const_logic_1 = ap_enable_reg_pp1_iter0) and not((ap_const_lv1_0 = exitcond4_fu_572_p2)))) then
                    ap_NS_fsm <= ap_ST_fsm_state7;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp1_stage0;
                end if;
            when ap_ST_fsm_state7 => 
                ap_NS_fsm <= ap_ST_fsm_pp2_stage0;
            when ap_ST_fsm_pp2_stage0 => 
                if (not(((ap_const_logic_1 = ap_enable_reg_pp2_iter0) and not((ap_const_lv1_0 = exitcond_flatten_fu_589_p2))))) then
                    ap_NS_fsm <= ap_ST_fsm_pp2_stage0;
                else
                    ap_NS_fsm <= ap_ST_fsm_state10;
                end if;
            when ap_ST_fsm_state10 => 
                ap_NS_fsm <= ap_ST_fsm_pp3_stage0;
            when ap_ST_fsm_pp3_stage0 => 
                if ((not(((ap_const_logic_1 = ap_enable_reg_pp3_iter7) and not((((ap_const_logic_1 = ap_enable_reg_pp3_iter1) and (ap_condition_995 = ap_const_boolean_1)) or ((ap_const_logic_1 = ap_enable_reg_pp3_iter6) and (ap_const_lv1_0 = ap_pipeline_reg_pp3_iter5_exitcond_flatten8_reg_1314) and (ap_const_logic_0 = out_stream_V_data_V_1_ack_in)) or ((ap_const_logic_1 = ap_enable_reg_pp3_iter7) and (ap_const_lv1_0 = ap_pipeline_reg_pp3_iter6_exitcond_flatten8_reg_1314) and (ap_const_logic_0 = out_stream_V_data_V_1_ack_in)))) and not((ap_const_logic_1 = ap_enable_reg_pp3_iter6)))) and not((not((((ap_const_logic_1 = ap_enable_reg_pp3_iter1) and (ap_condition_995 = ap_const_boolean_1)) or ((ap_const_logic_1 = ap_enable_reg_pp3_iter6) and (ap_const_lv1_0 = ap_pipeline_reg_pp3_iter5_exitcond_flatten8_reg_1314) and (ap_const_logic_0 = out_stream_V_data_V_1_ack_in)) or ((ap_const_logic_1 = ap_enable_reg_pp3_iter7) and (ap_const_lv1_0 = ap_pipeline_reg_pp3_iter6_exitcond_flatten8_reg_1314) and (ap_const_logic_0 = out_stream_V_data_V_1_ack_in)))) and not((ap_const_logic_1 = ap_enable_reg_pp3_iter1)) and (ap_const_logic_1 = ap_enable_reg_pp3_iter2) and not((ap_const_logic_1 = ap_enable_reg_pp3_iter3)))))) then
                    ap_NS_fsm <= ap_ST_fsm_pp3_stage0;
                elsif ((((ap_const_logic_1 = ap_enable_reg_pp3_iter7) and not((((ap_const_logic_1 = ap_enable_reg_pp3_iter1) and (ap_condition_995 = ap_const_boolean_1)) or ((ap_const_logic_1 = ap_enable_reg_pp3_iter6) and (ap_const_lv1_0 = ap_pipeline_reg_pp3_iter5_exitcond_flatten8_reg_1314) and (ap_const_logic_0 = out_stream_V_data_V_1_ack_in)) or ((ap_const_logic_1 = ap_enable_reg_pp3_iter7) and (ap_const_lv1_0 = ap_pipeline_reg_pp3_iter6_exitcond_flatten8_reg_1314) and (ap_const_logic_0 = out_stream_V_data_V_1_ack_in)))) and not((ap_const_logic_1 = ap_enable_reg_pp3_iter6))) or (not((((ap_const_logic_1 = ap_enable_reg_pp3_iter1) and (ap_condition_995 = ap_const_boolean_1)) or ((ap_const_logic_1 = ap_enable_reg_pp3_iter6) and (ap_const_lv1_0 = ap_pipeline_reg_pp3_iter5_exitcond_flatten8_reg_1314) and (ap_const_logic_0 = out_stream_V_data_V_1_ack_in)) or ((ap_const_logic_1 = ap_enable_reg_pp3_iter7) and (ap_const_lv1_0 = ap_pipeline_reg_pp3_iter6_exitcond_flatten8_reg_1314) and (ap_const_logic_0 = out_stream_V_data_V_1_ack_in)))) and not((ap_const_logic_1 = ap_enable_reg_pp3_iter1)) and (ap_const_logic_1 = ap_enable_reg_pp3_iter2) and not((ap_const_logic_1 = ap_enable_reg_pp3_iter3))))) then
                    ap_NS_fsm <= ap_ST_fsm_state19;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp3_stage0;
                end if;
            when ap_ST_fsm_state19 => 
                if (not((ap_condition_1922 = ap_const_boolean_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state1;
                else
                    ap_NS_fsm <= ap_ST_fsm_state19;
                end if;
            when others =>  
                ap_NS_fsm <= "XXXXXXXXX";
        end case;
    end process;
    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(1 downto 1);
    ap_CS_fsm_pp1_stage0 <= ap_CS_fsm(3 downto 3);
    ap_CS_fsm_pp2_stage0 <= ap_CS_fsm(5 downto 5);
    ap_CS_fsm_pp3_stage0 <= ap_CS_fsm(7 downto 7);
    ap_CS_fsm_state1 <= ap_CS_fsm(0 downto 0);
    ap_CS_fsm_state10 <= ap_CS_fsm(6 downto 6);
    ap_CS_fsm_state19 <= ap_CS_fsm(8 downto 8);
    ap_CS_fsm_state4 <= ap_CS_fsm(2 downto 2);
    ap_CS_fsm_state7 <= ap_CS_fsm(4 downto 4);

    ap_condition_1006_assign_proc : process(out_stream_V_data_V_1_ack_in, ap_enable_reg_pp3_iter1, ap_enable_reg_pp3_iter6, ap_pipeline_reg_pp3_iter5_exitcond_flatten8_reg_1314, ap_enable_reg_pp3_iter7, ap_pipeline_reg_pp3_iter6_exitcond_flatten8_reg_1314, ap_condition_995)
    begin
                ap_condition_1006 <= not((((ap_const_logic_1 = ap_enable_reg_pp3_iter1) and (ap_condition_995 = ap_const_boolean_1)) or ((ap_const_logic_1 = ap_enable_reg_pp3_iter6) and (ap_const_lv1_0 = ap_pipeline_reg_pp3_iter5_exitcond_flatten8_reg_1314) and (ap_const_logic_0 = out_stream_V_data_V_1_ack_in)) or ((ap_const_logic_1 = ap_enable_reg_pp3_iter7) and (ap_const_lv1_0 = ap_pipeline_reg_pp3_iter6_exitcond_flatten8_reg_1314) and (ap_const_logic_0 = out_stream_V_data_V_1_ack_in))));
    end process;


    ap_condition_1110_assign_proc : process(out_stream_V_data_V_1_ack_in, ap_CS_fsm_pp3_stage0, ap_enable_reg_pp3_iter1, ap_enable_reg_pp3_iter6, ap_pipeline_reg_pp3_iter5_exitcond_flatten8_reg_1314, ap_enable_reg_pp3_iter7, ap_pipeline_reg_pp3_iter6_exitcond_flatten8_reg_1314, ap_condition_995, ap_enable_reg_pp3_iter0)
    begin
                ap_condition_1110 <= ((ap_const_lv1_1 = ap_CS_fsm_pp3_stage0) and not((((ap_const_logic_1 = ap_enable_reg_pp3_iter1) and (ap_condition_995 = ap_const_boolean_1)) or ((ap_const_logic_1 = ap_enable_reg_pp3_iter6) and (ap_const_lv1_0 = ap_pipeline_reg_pp3_iter5_exitcond_flatten8_reg_1314) and (ap_const_logic_0 = out_stream_V_data_V_1_ack_in)) or ((ap_const_logic_1 = ap_enable_reg_pp3_iter7) and (ap_const_lv1_0 = ap_pipeline_reg_pp3_iter6_exitcond_flatten8_reg_1314) and (ap_const_logic_0 = out_stream_V_data_V_1_ack_in)))) and (ap_const_logic_1 = ap_enable_reg_pp3_iter0));
    end process;


    ap_condition_1238_assign_proc : process(out_stream_V_data_V_1_ack_in, ap_CS_fsm_pp3_stage0, ap_enable_reg_pp3_iter1, ap_enable_reg_pp3_iter6, ap_pipeline_reg_pp3_iter5_exitcond_flatten8_reg_1314, ap_enable_reg_pp3_iter7, ap_pipeline_reg_pp3_iter6_exitcond_flatten8_reg_1314, ap_condition_995)
    begin
                ap_condition_1238 <= ((ap_const_lv1_1 = ap_CS_fsm_pp3_stage0) and (ap_const_logic_1 = ap_enable_reg_pp3_iter1) and not((((ap_const_logic_1 = ap_enable_reg_pp3_iter1) and (ap_condition_995 = ap_const_boolean_1)) or ((ap_const_logic_1 = ap_enable_reg_pp3_iter6) and (ap_const_lv1_0 = ap_pipeline_reg_pp3_iter5_exitcond_flatten8_reg_1314) and (ap_const_logic_0 = out_stream_V_data_V_1_ack_in)) or ((ap_const_logic_1 = ap_enable_reg_pp3_iter7) and (ap_const_lv1_0 = ap_pipeline_reg_pp3_iter6_exitcond_flatten8_reg_1314) and (ap_const_logic_0 = out_stream_V_data_V_1_ack_in)))));
    end process;


    ap_condition_1922_assign_proc : process(out_stream_V_data_V_1_ack_in, out_stream_V_keep_V_1_ack_in, out_stream_V_strb_V_1_ack_in, out_stream_V_user_V_1_ack_in, out_stream_V_last_V_1_ack_in, out_stream_V_id_V_1_ack_in, out_stream_V_dest_V_1_ack_in)
    begin
                ap_condition_1922 <= ((out_stream_V_data_V_1_ack_in = ap_const_logic_0) or (out_stream_V_keep_V_1_ack_in = ap_const_logic_0) or (out_stream_V_strb_V_1_ack_in = ap_const_logic_0) or (out_stream_V_user_V_1_ack_in = ap_const_logic_0) or (out_stream_V_last_V_1_ack_in = ap_const_logic_0) or (out_stream_V_id_V_1_ack_in = ap_const_logic_0) or (out_stream_V_dest_V_1_ack_in = ap_const_logic_0));
    end process;


    ap_condition_995_assign_proc : process(in_stream_V_data_V_0_vld_out, exitcond_flatten8_reg_1314, icmp_reg_1369)
    begin
                ap_condition_995 <= ((ap_const_lv1_0 = exitcond_flatten8_reg_1314) and not((ap_const_lv1_0 = icmp_reg_1369)) and (in_stream_V_data_V_0_vld_out = ap_const_logic_0));
    end process;


    ap_done_assign_proc : process(ap_CS_fsm_state19, ap_condition_1922)
    begin
        if (((ap_const_lv1_1 = ap_CS_fsm_state19) and not((ap_condition_1922 = ap_const_boolean_1)))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_state1)
    begin
        if (((ap_const_logic_0 = ap_start) and (ap_CS_fsm_state1 = ap_const_lv1_1))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;

    ap_phi_precharge_reg_pp3_iter0_window_2_2_reg_535 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";

    ap_ready_assign_proc : process(ap_CS_fsm_state19, ap_condition_1922)
    begin
        if (((ap_const_lv1_1 = ap_CS_fsm_state19) and not((ap_condition_1922 = ap_const_boolean_1)))) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;


    ap_rst_n_inv_assign_proc : process(ap_rst_n)
    begin
                ap_rst_n_inv <= not(ap_rst_n);
    end process;

    cond1_fu_673_p2 <= "1" when (x3_mid2_fu_607_p3 = ap_const_lv2_1) else "0";
    cond_fu_639_p2 <= "1" when (y2_phi_fu_389_p4 = ap_const_lv2_1) else "0";
    cond_mid1_fu_633_p2 <= "1" when (y2_phi_fu_389_p4 = ap_const_lv2_0) else "0";
    cond_mid2_fu_645_p3 <= 
        cond_mid1_fu_633_p2 when (exitcond_fu_601_p2(0) = '1') else 
        cond_fu_639_p2;
    exitcond1_fu_555_p2 <= "1" when (x_phi_fu_354_p4 = ap_const_lv10_200) else "0";
    exitcond2_fu_788_p2 <= "1" when (x_assign_phi_fu_482_p4 = ap_const_lv10_200) else "0";
    exitcond4_fu_572_p2 <= "1" when (x1_phi_fu_366_p4 = ap_const_lv10_200) else "0";
    exitcond_flatten8_fu_773_p2 <= "1" when (indvar_flatten6_reg_455 = ap_const_lv19_40000) else "0";
    exitcond_flatten_fu_589_p2 <= "1" when (indvar_flatten_reg_374 = ap_const_lv3_4) else "0";
    exitcond_fu_601_p2 <= "1" when (x3_reg_444 = ap_const_lv2_3) else "0";

    grp_fu_1004_ce_assign_proc : process(out_stream_V_data_V_1_ack_in, ap_CS_fsm_pp3_stage0, ap_enable_reg_pp3_iter1, ap_enable_reg_pp3_iter6, ap_pipeline_reg_pp3_iter5_exitcond_flatten8_reg_1314, ap_enable_reg_pp3_iter7, ap_pipeline_reg_pp3_iter6_exitcond_flatten8_reg_1314, ap_condition_995)
    begin
        if (((ap_const_lv1_1 = ap_CS_fsm_pp3_stage0) and not((((ap_const_logic_1 = ap_enable_reg_pp3_iter1) and (ap_condition_995 = ap_const_boolean_1)) or ((ap_const_logic_1 = ap_enable_reg_pp3_iter6) and (ap_const_lv1_0 = ap_pipeline_reg_pp3_iter5_exitcond_flatten8_reg_1314) and (ap_const_logic_0 = out_stream_V_data_V_1_ack_in)) or ((ap_const_logic_1 = ap_enable_reg_pp3_iter7) and (ap_const_lv1_0 = ap_pipeline_reg_pp3_iter6_exitcond_flatten8_reg_1314) and (ap_const_logic_0 = out_stream_V_data_V_1_ack_in)))))) then 
            grp_fu_1004_ce <= ap_const_logic_1;
        else 
            grp_fu_1004_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_1004_p1 <= grp_fu_1004_p10(8 - 1 downto 0);
    grp_fu_1004_p10 <= std_logic_vector(resize(unsigned(kernel_7_read_reg_1409),32));

    grp_fu_1013_ce_assign_proc : process(out_stream_V_data_V_1_ack_in, ap_CS_fsm_pp3_stage0, ap_enable_reg_pp3_iter1, ap_enable_reg_pp3_iter6, ap_pipeline_reg_pp3_iter5_exitcond_flatten8_reg_1314, ap_enable_reg_pp3_iter7, ap_pipeline_reg_pp3_iter6_exitcond_flatten8_reg_1314, ap_condition_995)
    begin
        if (((ap_const_lv1_1 = ap_CS_fsm_pp3_stage0) and not((((ap_const_logic_1 = ap_enable_reg_pp3_iter1) and (ap_condition_995 = ap_const_boolean_1)) or ((ap_const_logic_1 = ap_enable_reg_pp3_iter6) and (ap_const_lv1_0 = ap_pipeline_reg_pp3_iter5_exitcond_flatten8_reg_1314) and (ap_const_logic_0 = out_stream_V_data_V_1_ack_in)) or ((ap_const_logic_1 = ap_enable_reg_pp3_iter7) and (ap_const_lv1_0 = ap_pipeline_reg_pp3_iter6_exitcond_flatten8_reg_1314) and (ap_const_logic_0 = out_stream_V_data_V_1_ack_in)))))) then 
            grp_fu_1013_ce <= ap_const_logic_1;
        else 
            grp_fu_1013_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_1013_p1 <= grp_fu_1013_p10(8 - 1 downto 0);
    grp_fu_1013_p10 <= std_logic_vector(resize(unsigned(kernel_8_read_reg_1414),32));

    grp_fu_923_ce_assign_proc : process(out_stream_V_data_V_1_ack_in, ap_CS_fsm_pp3_stage0, ap_enable_reg_pp3_iter1, ap_enable_reg_pp3_iter6, ap_pipeline_reg_pp3_iter5_exitcond_flatten8_reg_1314, ap_enable_reg_pp3_iter7, ap_pipeline_reg_pp3_iter6_exitcond_flatten8_reg_1314, ap_condition_995)
    begin
        if (((ap_const_lv1_1 = ap_CS_fsm_pp3_stage0) and not((((ap_const_logic_1 = ap_enable_reg_pp3_iter1) and (ap_condition_995 = ap_const_boolean_1)) or ((ap_const_logic_1 = ap_enable_reg_pp3_iter6) and (ap_const_lv1_0 = ap_pipeline_reg_pp3_iter5_exitcond_flatten8_reg_1314) and (ap_const_logic_0 = out_stream_V_data_V_1_ack_in)) or ((ap_const_logic_1 = ap_enable_reg_pp3_iter7) and (ap_const_lv1_0 = ap_pipeline_reg_pp3_iter6_exitcond_flatten8_reg_1314) and (ap_const_logic_0 = out_stream_V_data_V_1_ack_in)))))) then 
            grp_fu_923_ce <= ap_const_logic_1;
        else 
            grp_fu_923_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_923_p1 <= grp_fu_923_p10(8 - 1 downto 0);
    grp_fu_923_p10 <= std_logic_vector(resize(unsigned(kernel_0),32));

    grp_fu_933_ce_assign_proc : process(out_stream_V_data_V_1_ack_in, ap_CS_fsm_pp3_stage0, ap_enable_reg_pp3_iter1, ap_enable_reg_pp3_iter6, ap_pipeline_reg_pp3_iter5_exitcond_flatten8_reg_1314, ap_enable_reg_pp3_iter7, ap_pipeline_reg_pp3_iter6_exitcond_flatten8_reg_1314, ap_condition_995)
    begin
        if (((ap_const_lv1_1 = ap_CS_fsm_pp3_stage0) and not((((ap_const_logic_1 = ap_enable_reg_pp3_iter1) and (ap_condition_995 = ap_const_boolean_1)) or ((ap_const_logic_1 = ap_enable_reg_pp3_iter6) and (ap_const_lv1_0 = ap_pipeline_reg_pp3_iter5_exitcond_flatten8_reg_1314) and (ap_const_logic_0 = out_stream_V_data_V_1_ack_in)) or ((ap_const_logic_1 = ap_enable_reg_pp3_iter7) and (ap_const_lv1_0 = ap_pipeline_reg_pp3_iter6_exitcond_flatten8_reg_1314) and (ap_const_logic_0 = out_stream_V_data_V_1_ack_in)))))) then 
            grp_fu_933_ce <= ap_const_logic_1;
        else 
            grp_fu_933_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_933_p1 <= grp_fu_933_p10(8 - 1 downto 0);
    grp_fu_933_p10 <= std_logic_vector(resize(unsigned(kernel_1),32));

    grp_fu_943_ce_assign_proc : process(out_stream_V_data_V_1_ack_in, ap_CS_fsm_pp3_stage0, ap_enable_reg_pp3_iter1, ap_enable_reg_pp3_iter6, ap_pipeline_reg_pp3_iter5_exitcond_flatten8_reg_1314, ap_enable_reg_pp3_iter7, ap_pipeline_reg_pp3_iter6_exitcond_flatten8_reg_1314, ap_condition_995)
    begin
        if (((ap_const_lv1_1 = ap_CS_fsm_pp3_stage0) and not((((ap_const_logic_1 = ap_enable_reg_pp3_iter1) and (ap_condition_995 = ap_const_boolean_1)) or ((ap_const_logic_1 = ap_enable_reg_pp3_iter6) and (ap_const_lv1_0 = ap_pipeline_reg_pp3_iter5_exitcond_flatten8_reg_1314) and (ap_const_logic_0 = out_stream_V_data_V_1_ack_in)) or ((ap_const_logic_1 = ap_enable_reg_pp3_iter7) and (ap_const_lv1_0 = ap_pipeline_reg_pp3_iter6_exitcond_flatten8_reg_1314) and (ap_const_logic_0 = out_stream_V_data_V_1_ack_in)))))) then 
            grp_fu_943_ce <= ap_const_logic_1;
        else 
            grp_fu_943_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_943_p1 <= grp_fu_943_p10(8 - 1 downto 0);
    grp_fu_943_p10 <= std_logic_vector(resize(unsigned(kernel_2),32));

    grp_fu_953_ce_assign_proc : process(out_stream_V_data_V_1_ack_in, ap_CS_fsm_pp3_stage0, ap_enable_reg_pp3_iter1, ap_enable_reg_pp3_iter6, ap_pipeline_reg_pp3_iter5_exitcond_flatten8_reg_1314, ap_enable_reg_pp3_iter7, ap_pipeline_reg_pp3_iter6_exitcond_flatten8_reg_1314, ap_condition_995)
    begin
        if (((ap_const_lv1_1 = ap_CS_fsm_pp3_stage0) and not((((ap_const_logic_1 = ap_enable_reg_pp3_iter1) and (ap_condition_995 = ap_const_boolean_1)) or ((ap_const_logic_1 = ap_enable_reg_pp3_iter6) and (ap_const_lv1_0 = ap_pipeline_reg_pp3_iter5_exitcond_flatten8_reg_1314) and (ap_const_logic_0 = out_stream_V_data_V_1_ack_in)) or ((ap_const_logic_1 = ap_enable_reg_pp3_iter7) and (ap_const_lv1_0 = ap_pipeline_reg_pp3_iter6_exitcond_flatten8_reg_1314) and (ap_const_logic_0 = out_stream_V_data_V_1_ack_in)))))) then 
            grp_fu_953_ce <= ap_const_logic_1;
        else 
            grp_fu_953_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_953_p1 <= grp_fu_953_p10(8 - 1 downto 0);
    grp_fu_953_p10 <= std_logic_vector(resize(unsigned(kernel_3),32));

    grp_fu_963_ce_assign_proc : process(out_stream_V_data_V_1_ack_in, ap_CS_fsm_pp3_stage0, ap_enable_reg_pp3_iter1, ap_enable_reg_pp3_iter6, ap_pipeline_reg_pp3_iter5_exitcond_flatten8_reg_1314, ap_enable_reg_pp3_iter7, ap_pipeline_reg_pp3_iter6_exitcond_flatten8_reg_1314, ap_condition_995)
    begin
        if (((ap_const_lv1_1 = ap_CS_fsm_pp3_stage0) and not((((ap_const_logic_1 = ap_enable_reg_pp3_iter1) and (ap_condition_995 = ap_const_boolean_1)) or ((ap_const_logic_1 = ap_enable_reg_pp3_iter6) and (ap_const_lv1_0 = ap_pipeline_reg_pp3_iter5_exitcond_flatten8_reg_1314) and (ap_const_logic_0 = out_stream_V_data_V_1_ack_in)) or ((ap_const_logic_1 = ap_enable_reg_pp3_iter7) and (ap_const_lv1_0 = ap_pipeline_reg_pp3_iter6_exitcond_flatten8_reg_1314) and (ap_const_logic_0 = out_stream_V_data_V_1_ack_in)))))) then 
            grp_fu_963_ce <= ap_const_logic_1;
        else 
            grp_fu_963_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_963_p1 <= grp_fu_963_p10(8 - 1 downto 0);
    grp_fu_963_p10 <= std_logic_vector(resize(unsigned(kernel_4),32));

    grp_fu_973_ce_assign_proc : process(out_stream_V_data_V_1_ack_in, ap_CS_fsm_pp3_stage0, ap_enable_reg_pp3_iter1, ap_enable_reg_pp3_iter6, ap_pipeline_reg_pp3_iter5_exitcond_flatten8_reg_1314, ap_enable_reg_pp3_iter7, ap_pipeline_reg_pp3_iter6_exitcond_flatten8_reg_1314, ap_condition_995)
    begin
        if (((ap_const_lv1_1 = ap_CS_fsm_pp3_stage0) and not((((ap_const_logic_1 = ap_enable_reg_pp3_iter1) and (ap_condition_995 = ap_const_boolean_1)) or ((ap_const_logic_1 = ap_enable_reg_pp3_iter6) and (ap_const_lv1_0 = ap_pipeline_reg_pp3_iter5_exitcond_flatten8_reg_1314) and (ap_const_logic_0 = out_stream_V_data_V_1_ack_in)) or ((ap_const_logic_1 = ap_enable_reg_pp3_iter7) and (ap_const_lv1_0 = ap_pipeline_reg_pp3_iter6_exitcond_flatten8_reg_1314) and (ap_const_logic_0 = out_stream_V_data_V_1_ack_in)))))) then 
            grp_fu_973_ce <= ap_const_logic_1;
        else 
            grp_fu_973_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_973_p1 <= grp_fu_973_p10(8 - 1 downto 0);
    grp_fu_973_p10 <= std_logic_vector(resize(unsigned(kernel_5),32));

    grp_fu_995_ce_assign_proc : process(out_stream_V_data_V_1_ack_in, ap_CS_fsm_pp3_stage0, ap_enable_reg_pp3_iter1, ap_enable_reg_pp3_iter6, ap_pipeline_reg_pp3_iter5_exitcond_flatten8_reg_1314, ap_enable_reg_pp3_iter7, ap_pipeline_reg_pp3_iter6_exitcond_flatten8_reg_1314, ap_condition_995)
    begin
        if (((ap_const_lv1_1 = ap_CS_fsm_pp3_stage0) and not((((ap_const_logic_1 = ap_enable_reg_pp3_iter1) and (ap_condition_995 = ap_const_boolean_1)) or ((ap_const_logic_1 = ap_enable_reg_pp3_iter6) and (ap_const_lv1_0 = ap_pipeline_reg_pp3_iter5_exitcond_flatten8_reg_1314) and (ap_const_logic_0 = out_stream_V_data_V_1_ack_in)) or ((ap_const_logic_1 = ap_enable_reg_pp3_iter7) and (ap_const_lv1_0 = ap_pipeline_reg_pp3_iter6_exitcond_flatten8_reg_1314) and (ap_const_logic_0 = out_stream_V_data_V_1_ack_in)))))) then 
            grp_fu_995_ce <= ap_const_logic_1;
        else 
            grp_fu_995_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_995_p1 <= grp_fu_995_p10(8 - 1 downto 0);
    grp_fu_995_p10 <= std_logic_vector(resize(unsigned(kernel_6_read_reg_1404),32));
    icmp_fu_852_p2 <= "1" when (signed(tmp_12_fu_842_p4) < signed(ap_const_lv14_1)) else "0";

    in_stream_TDATA_blk_n_assign_proc : process(in_stream_V_data_V_0_state, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, exitcond1_reg_1178, ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter1, exitcond4_reg_1187, ap_CS_fsm_pp3_stage0, ap_enable_reg_pp3_iter1, exitcond_flatten8_reg_1314, icmp_reg_1369)
    begin
        if ((((ap_const_lv1_1 = ap_CS_fsm_pp0_stage0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter1) and (ap_const_lv1_0 = exitcond1_reg_1178)) or ((ap_const_lv1_1 = ap_CS_fsm_pp1_stage0) and (ap_const_logic_1 = ap_enable_reg_pp1_iter1) and (ap_const_lv1_0 = exitcond4_reg_1187)) or ((ap_const_lv1_1 = ap_CS_fsm_pp3_stage0) and (ap_const_logic_1 = ap_enable_reg_pp3_iter1) and (ap_const_lv1_0 = exitcond_flatten8_reg_1314) and not((ap_const_lv1_0 = icmp_reg_1369))))) then 
            in_stream_TDATA_blk_n <= in_stream_V_data_V_0_state(0);
        else 
            in_stream_TDATA_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    in_stream_TREADY <= in_stream_V_dest_V_0_state(1);
    in_stream_V_data_V_0_ack_in <= in_stream_V_data_V_0_state(1);

    in_stream_V_data_V_0_ack_out_assign_proc : process(in_stream_V_data_V_0_vld_out, out_stream_V_data_V_1_ack_in, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, exitcond1_reg_1178, ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter1, exitcond4_reg_1187, ap_CS_fsm_pp3_stage0, ap_enable_reg_pp3_iter1, exitcond_flatten8_reg_1314, icmp_reg_1369, ap_enable_reg_pp3_iter6, ap_pipeline_reg_pp3_iter5_exitcond_flatten8_reg_1314, ap_enable_reg_pp3_iter7, ap_pipeline_reg_pp3_iter6_exitcond_flatten8_reg_1314, ap_condition_995)
    begin
        if ((((ap_const_lv1_1 = ap_CS_fsm_pp3_stage0) and (ap_const_logic_1 = ap_enable_reg_pp3_iter1) and (ap_const_lv1_0 = exitcond_flatten8_reg_1314) and not((ap_const_lv1_0 = icmp_reg_1369)) and not((((ap_const_logic_1 = ap_enable_reg_pp3_iter1) and (ap_condition_995 = ap_const_boolean_1)) or ((ap_const_logic_1 = ap_enable_reg_pp3_iter6) and (ap_const_lv1_0 = ap_pipeline_reg_pp3_iter5_exitcond_flatten8_reg_1314) and (ap_const_logic_0 = out_stream_V_data_V_1_ack_in)) or ((ap_const_logic_1 = ap_enable_reg_pp3_iter7) and (ap_const_lv1_0 = ap_pipeline_reg_pp3_iter6_exitcond_flatten8_reg_1314) and (ap_const_logic_0 = out_stream_V_data_V_1_ack_in))))) or ((ap_const_lv1_1 = ap_CS_fsm_pp0_stage0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter1) and (ap_const_lv1_0 = exitcond1_reg_1178) and not(((ap_const_logic_1 = ap_enable_reg_pp0_iter1) and (ap_const_lv1_0 = exitcond1_reg_1178) and (in_stream_V_data_V_0_vld_out = ap_const_logic_0)))) or ((ap_const_lv1_1 = ap_CS_fsm_pp1_stage0) and (ap_const_logic_1 = ap_enable_reg_pp1_iter1) and (ap_const_lv1_0 = exitcond4_reg_1187) and not(((ap_const_logic_1 = ap_enable_reg_pp1_iter1) and (ap_const_lv1_0 = exitcond4_reg_1187) and (in_stream_V_data_V_0_vld_out = ap_const_logic_0)))))) then 
            in_stream_V_data_V_0_ack_out <= ap_const_logic_1;
        else 
            in_stream_V_data_V_0_ack_out <= ap_const_logic_0;
        end if; 
    end process;


    in_stream_V_data_V_0_data_out_assign_proc : process(in_stream_V_data_V_0_payload_A, in_stream_V_data_V_0_payload_B, in_stream_V_data_V_0_sel)
    begin
        if ((ap_const_logic_1 = in_stream_V_data_V_0_sel)) then 
            in_stream_V_data_V_0_data_out <= in_stream_V_data_V_0_payload_B;
        else 
            in_stream_V_data_V_0_data_out <= in_stream_V_data_V_0_payload_A;
        end if; 
    end process;

    in_stream_V_data_V_0_load_A <= (in_stream_V_data_V_0_state_cmp_full and not(in_stream_V_data_V_0_sel_wr));
    in_stream_V_data_V_0_load_B <= (in_stream_V_data_V_0_sel_wr and in_stream_V_data_V_0_state_cmp_full);
    in_stream_V_data_V_0_sel <= in_stream_V_data_V_0_sel_rd;
    in_stream_V_data_V_0_state_cmp_full <= '0' when (in_stream_V_data_V_0_state = ap_const_lv2_1) else '1';
    in_stream_V_data_V_0_vld_in <= in_stream_TVALID;
    in_stream_V_data_V_0_vld_out <= in_stream_V_data_V_0_state(0);

    in_stream_V_dest_V_0_ack_out_assign_proc : process(in_stream_V_data_V_0_vld_out, out_stream_V_data_V_1_ack_in, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, exitcond1_reg_1178, ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter1, exitcond4_reg_1187, ap_CS_fsm_pp3_stage0, ap_enable_reg_pp3_iter1, exitcond_flatten8_reg_1314, icmp_reg_1369, ap_enable_reg_pp3_iter6, ap_pipeline_reg_pp3_iter5_exitcond_flatten8_reg_1314, ap_enable_reg_pp3_iter7, ap_pipeline_reg_pp3_iter6_exitcond_flatten8_reg_1314, ap_condition_995)
    begin
        if ((((ap_const_lv1_1 = ap_CS_fsm_pp3_stage0) and (ap_const_logic_1 = ap_enable_reg_pp3_iter1) and (ap_const_lv1_0 = exitcond_flatten8_reg_1314) and not((ap_const_lv1_0 = icmp_reg_1369)) and not((((ap_const_logic_1 = ap_enable_reg_pp3_iter1) and (ap_condition_995 = ap_const_boolean_1)) or ((ap_const_logic_1 = ap_enable_reg_pp3_iter6) and (ap_const_lv1_0 = ap_pipeline_reg_pp3_iter5_exitcond_flatten8_reg_1314) and (ap_const_logic_0 = out_stream_V_data_V_1_ack_in)) or ((ap_const_logic_1 = ap_enable_reg_pp3_iter7) and (ap_const_lv1_0 = ap_pipeline_reg_pp3_iter6_exitcond_flatten8_reg_1314) and (ap_const_logic_0 = out_stream_V_data_V_1_ack_in))))) or ((ap_const_lv1_1 = ap_CS_fsm_pp0_stage0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter1) and (ap_const_lv1_0 = exitcond1_reg_1178) and not(((ap_const_logic_1 = ap_enable_reg_pp0_iter1) and (ap_const_lv1_0 = exitcond1_reg_1178) and (in_stream_V_data_V_0_vld_out = ap_const_logic_0)))) or ((ap_const_lv1_1 = ap_CS_fsm_pp1_stage0) and (ap_const_logic_1 = ap_enable_reg_pp1_iter1) and (ap_const_lv1_0 = exitcond4_reg_1187) and not(((ap_const_logic_1 = ap_enable_reg_pp1_iter1) and (ap_const_lv1_0 = exitcond4_reg_1187) and (in_stream_V_data_V_0_vld_out = ap_const_logic_0)))))) then 
            in_stream_V_dest_V_0_ack_out <= ap_const_logic_1;
        else 
            in_stream_V_dest_V_0_ack_out <= ap_const_logic_0;
        end if; 
    end process;

    in_stream_V_dest_V_0_vld_in <= in_stream_TVALID;
    indvar_flatten_next7_fu_779_p2 <= std_logic_vector(unsigned(indvar_flatten6_reg_455) + unsigned(ap_const_lv19_1));
    indvar_flatten_next_fu_595_p2 <= std_logic_vector(unsigned(indvar_flatten_reg_374) + unsigned(ap_const_lv3_1));

    line_buf_0_address0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp3_stage0, ap_CS_fsm_pp2_stage0, ap_enable_reg_pp2_iter0, ap_enable_reg_pp3_iter0, x_cast7_fu_567_p1, tmp_cast_fu_667_p1, x5_cast1_fu_824_p1)
    begin
        if (((ap_const_lv1_1 = ap_CS_fsm_pp3_stage0) and (ap_const_logic_1 = ap_enable_reg_pp3_iter0))) then 
            line_buf_0_address0 <= x5_cast1_fu_824_p1(9 - 1 downto 0);
        elsif (((ap_const_lv1_1 = ap_CS_fsm_pp2_stage0) and (ap_const_logic_1 = ap_enable_reg_pp2_iter0))) then 
            line_buf_0_address0 <= tmp_cast_fu_667_p1(9 - 1 downto 0);
        elsif (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter1))) then 
            line_buf_0_address0 <= x_cast7_fu_567_p1(9 - 1 downto 0);
        else 
            line_buf_0_address0 <= "XXXXXXXXX";
        end if; 
    end process;


    line_buf_0_ce0_assign_proc : process(in_stream_V_data_V_0_vld_out, out_stream_V_data_V_1_ack_in, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, exitcond1_reg_1178, ap_CS_fsm_pp3_stage0, ap_enable_reg_pp3_iter1, ap_enable_reg_pp3_iter6, ap_pipeline_reg_pp3_iter5_exitcond_flatten8_reg_1314, ap_enable_reg_pp3_iter7, ap_pipeline_reg_pp3_iter6_exitcond_flatten8_reg_1314, ap_condition_995, ap_CS_fsm_pp2_stage0, ap_enable_reg_pp2_iter0, ap_enable_reg_pp3_iter0)
    begin
        if ((((ap_const_lv1_1 = ap_CS_fsm_pp2_stage0) and (ap_const_logic_1 = ap_enable_reg_pp2_iter0)) or ((ap_const_lv1_1 = ap_CS_fsm_pp3_stage0) and not((((ap_const_logic_1 = ap_enable_reg_pp3_iter1) and (ap_condition_995 = ap_const_boolean_1)) or ((ap_const_logic_1 = ap_enable_reg_pp3_iter6) and (ap_const_lv1_0 = ap_pipeline_reg_pp3_iter5_exitcond_flatten8_reg_1314) and (ap_const_logic_0 = out_stream_V_data_V_1_ack_in)) or ((ap_const_logic_1 = ap_enable_reg_pp3_iter7) and (ap_const_lv1_0 = ap_pipeline_reg_pp3_iter6_exitcond_flatten8_reg_1314) and (ap_const_logic_0 = out_stream_V_data_V_1_ack_in)))) and (ap_const_logic_1 = ap_enable_reg_pp3_iter0)) or ((ap_const_lv1_1 = ap_CS_fsm_pp0_stage0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter1) and not(((ap_const_logic_1 = ap_enable_reg_pp0_iter1) and (ap_const_lv1_0 = exitcond1_reg_1178) and (in_stream_V_data_V_0_vld_out = ap_const_logic_0)))))) then 
            line_buf_0_ce0 <= ap_const_logic_1;
        else 
            line_buf_0_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    line_buf_0_ce1_assign_proc : process(out_stream_V_data_V_1_ack_in, ap_CS_fsm_pp3_stage0, ap_enable_reg_pp3_iter1, ap_enable_reg_pp3_iter6, ap_pipeline_reg_pp3_iter5_exitcond_flatten8_reg_1314, ap_enable_reg_pp3_iter7, ap_pipeline_reg_pp3_iter6_exitcond_flatten8_reg_1314, ap_condition_995)
    begin
        if (((ap_const_lv1_1 = ap_CS_fsm_pp3_stage0) and (ap_const_logic_1 = ap_enable_reg_pp3_iter1) and not((((ap_const_logic_1 = ap_enable_reg_pp3_iter1) and (ap_condition_995 = ap_const_boolean_1)) or ((ap_const_logic_1 = ap_enable_reg_pp3_iter6) and (ap_const_lv1_0 = ap_pipeline_reg_pp3_iter5_exitcond_flatten8_reg_1314) and (ap_const_logic_0 = out_stream_V_data_V_1_ack_in)) or ((ap_const_logic_1 = ap_enable_reg_pp3_iter7) and (ap_const_lv1_0 = ap_pipeline_reg_pp3_iter6_exitcond_flatten8_reg_1314) and (ap_const_logic_0 = out_stream_V_data_V_1_ack_in)))))) then 
            line_buf_0_ce1 <= ap_const_logic_1;
        else 
            line_buf_0_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    line_buf_0_we0_assign_proc : process(in_stream_V_data_V_0_vld_out, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, exitcond1_reg_1178)
    begin
        if ((((ap_const_lv1_1 = ap_CS_fsm_pp0_stage0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter1) and (ap_const_lv1_0 = exitcond1_reg_1178) and not(((ap_const_logic_1 = ap_enable_reg_pp0_iter1) and (ap_const_lv1_0 = exitcond1_reg_1178) and (in_stream_V_data_V_0_vld_out = ap_const_logic_0)))))) then 
            line_buf_0_we0 <= ap_const_logic_1;
        else 
            line_buf_0_we0 <= ap_const_logic_0;
        end if; 
    end process;


    line_buf_0_we1_assign_proc : process(out_stream_V_data_V_1_ack_in, ap_CS_fsm_pp3_stage0, ap_enable_reg_pp3_iter1, exitcond_flatten8_reg_1314, ap_enable_reg_pp3_iter6, ap_pipeline_reg_pp3_iter5_exitcond_flatten8_reg_1314, ap_enable_reg_pp3_iter7, ap_pipeline_reg_pp3_iter6_exitcond_flatten8_reg_1314, ap_condition_995)
    begin
        if ((((ap_const_lv1_1 = ap_CS_fsm_pp3_stage0) and (ap_const_logic_1 = ap_enable_reg_pp3_iter1) and (ap_const_lv1_0 = exitcond_flatten8_reg_1314) and not((((ap_const_logic_1 = ap_enable_reg_pp3_iter1) and (ap_condition_995 = ap_const_boolean_1)) or ((ap_const_logic_1 = ap_enable_reg_pp3_iter6) and (ap_const_lv1_0 = ap_pipeline_reg_pp3_iter5_exitcond_flatten8_reg_1314) and (ap_const_logic_0 = out_stream_V_data_V_1_ack_in)) or ((ap_const_logic_1 = ap_enable_reg_pp3_iter7) and (ap_const_lv1_0 = ap_pipeline_reg_pp3_iter6_exitcond_flatten8_reg_1314) and (ap_const_logic_0 = out_stream_V_data_V_1_ack_in))))))) then 
            line_buf_0_we1 <= ap_const_logic_1;
        else 
            line_buf_0_we1 <= ap_const_logic_0;
        end if; 
    end process;


    line_buf_1_address0_assign_proc : process(ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter1, ap_CS_fsm_pp3_stage0, ap_CS_fsm_pp2_stage0, ap_enable_reg_pp2_iter0, ap_enable_reg_pp3_iter0, x1_cast6_fu_584_p1, tmp_cast_fu_667_p1, x5_cast1_fu_824_p1)
    begin
        if (((ap_const_lv1_1 = ap_CS_fsm_pp3_stage0) and (ap_const_logic_1 = ap_enable_reg_pp3_iter0))) then 
            line_buf_1_address0 <= x5_cast1_fu_824_p1(9 - 1 downto 0);
        elsif (((ap_const_lv1_1 = ap_CS_fsm_pp2_stage0) and (ap_const_logic_1 = ap_enable_reg_pp2_iter0))) then 
            line_buf_1_address0 <= tmp_cast_fu_667_p1(9 - 1 downto 0);
        elsif (((ap_const_lv1_1 = ap_CS_fsm_pp1_stage0) and (ap_const_logic_1 = ap_enable_reg_pp1_iter1))) then 
            line_buf_1_address0 <= x1_cast6_fu_584_p1(9 - 1 downto 0);
        else 
            line_buf_1_address0 <= "XXXXXXXXX";
        end if; 
    end process;


    line_buf_1_ce0_assign_proc : process(in_stream_V_data_V_0_vld_out, out_stream_V_data_V_1_ack_in, ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter1, exitcond4_reg_1187, ap_CS_fsm_pp3_stage0, ap_enable_reg_pp3_iter1, ap_enable_reg_pp3_iter6, ap_pipeline_reg_pp3_iter5_exitcond_flatten8_reg_1314, ap_enable_reg_pp3_iter7, ap_pipeline_reg_pp3_iter6_exitcond_flatten8_reg_1314, ap_condition_995, ap_CS_fsm_pp2_stage0, ap_enable_reg_pp2_iter0, ap_enable_reg_pp3_iter0)
    begin
        if ((((ap_const_lv1_1 = ap_CS_fsm_pp2_stage0) and (ap_const_logic_1 = ap_enable_reg_pp2_iter0)) or ((ap_const_lv1_1 = ap_CS_fsm_pp3_stage0) and not((((ap_const_logic_1 = ap_enable_reg_pp3_iter1) and (ap_condition_995 = ap_const_boolean_1)) or ((ap_const_logic_1 = ap_enable_reg_pp3_iter6) and (ap_const_lv1_0 = ap_pipeline_reg_pp3_iter5_exitcond_flatten8_reg_1314) and (ap_const_logic_0 = out_stream_V_data_V_1_ack_in)) or ((ap_const_logic_1 = ap_enable_reg_pp3_iter7) and (ap_const_lv1_0 = ap_pipeline_reg_pp3_iter6_exitcond_flatten8_reg_1314) and (ap_const_logic_0 = out_stream_V_data_V_1_ack_in)))) and (ap_const_logic_1 = ap_enable_reg_pp3_iter0)) or ((ap_const_lv1_1 = ap_CS_fsm_pp1_stage0) and (ap_const_logic_1 = ap_enable_reg_pp1_iter1) and not(((ap_const_logic_1 = ap_enable_reg_pp1_iter1) and (ap_const_lv1_0 = exitcond4_reg_1187) and (in_stream_V_data_V_0_vld_out = ap_const_logic_0)))))) then 
            line_buf_1_ce0 <= ap_const_logic_1;
        else 
            line_buf_1_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    line_buf_1_ce1_assign_proc : process(out_stream_V_data_V_1_ack_in, ap_enable_reg_pp3_iter1, ap_enable_reg_pp3_iter6, ap_pipeline_reg_pp3_iter5_exitcond_flatten8_reg_1314, ap_enable_reg_pp3_iter7, ap_pipeline_reg_pp3_iter6_exitcond_flatten8_reg_1314, ap_condition_995, ap_enable_reg_pp3_iter2)
    begin
        if ((not((((ap_const_logic_1 = ap_enable_reg_pp3_iter1) and (ap_condition_995 = ap_const_boolean_1)) or ((ap_const_logic_1 = ap_enable_reg_pp3_iter6) and (ap_const_lv1_0 = ap_pipeline_reg_pp3_iter5_exitcond_flatten8_reg_1314) and (ap_const_logic_0 = out_stream_V_data_V_1_ack_in)) or ((ap_const_logic_1 = ap_enable_reg_pp3_iter7) and (ap_const_lv1_0 = ap_pipeline_reg_pp3_iter6_exitcond_flatten8_reg_1314) and (ap_const_logic_0 = out_stream_V_data_V_1_ack_in)))) and (ap_const_logic_1 = ap_enable_reg_pp3_iter2))) then 
            line_buf_1_ce1 <= ap_const_logic_1;
        else 
            line_buf_1_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    line_buf_1_we0_assign_proc : process(in_stream_V_data_V_0_vld_out, ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter1, exitcond4_reg_1187)
    begin
        if ((((ap_const_lv1_1 = ap_CS_fsm_pp1_stage0) and (ap_const_logic_1 = ap_enable_reg_pp1_iter1) and (ap_const_lv1_0 = exitcond4_reg_1187) and not(((ap_const_logic_1 = ap_enable_reg_pp1_iter1) and (ap_const_lv1_0 = exitcond4_reg_1187) and (in_stream_V_data_V_0_vld_out = ap_const_logic_0)))))) then 
            line_buf_1_we0 <= ap_const_logic_1;
        else 
            line_buf_1_we0 <= ap_const_logic_0;
        end if; 
    end process;


    line_buf_1_we1_assign_proc : process(out_stream_V_data_V_1_ack_in, ap_enable_reg_pp3_iter1, ap_enable_reg_pp3_iter6, ap_pipeline_reg_pp3_iter5_exitcond_flatten8_reg_1314, ap_enable_reg_pp3_iter7, ap_pipeline_reg_pp3_iter6_exitcond_flatten8_reg_1314, ap_condition_995, ap_pipeline_reg_pp3_iter1_exitcond_flatten8_reg_1314, ap_enable_reg_pp3_iter2)
    begin
        if (((not((((ap_const_logic_1 = ap_enable_reg_pp3_iter1) and (ap_condition_995 = ap_const_boolean_1)) or ((ap_const_logic_1 = ap_enable_reg_pp3_iter6) and (ap_const_lv1_0 = ap_pipeline_reg_pp3_iter5_exitcond_flatten8_reg_1314) and (ap_const_logic_0 = out_stream_V_data_V_1_ack_in)) or ((ap_const_logic_1 = ap_enable_reg_pp3_iter7) and (ap_const_lv1_0 = ap_pipeline_reg_pp3_iter6_exitcond_flatten8_reg_1314) and (ap_const_logic_0 = out_stream_V_data_V_1_ack_in)))) and (ap_const_lv1_0 = ap_pipeline_reg_pp3_iter1_exitcond_flatten8_reg_1314) and (ap_const_logic_1 = ap_enable_reg_pp3_iter2)))) then 
            line_buf_1_we1 <= ap_const_logic_1;
        else 
            line_buf_1_we1 <= ap_const_logic_0;
        end if; 
    end process;

    or_cond1_i6_i_fu_1129_p2 <= (ap_pipeline_reg_pp3_iter5_tmp_3_i_i_reg_1342 and tmp_i2_i_mid2_fu_1124_p2);
    or_cond1_i_i_fu_1019_p2 <= (ap_pipeline_reg_pp3_iter2_tmp_i_i_mid2_reg_1329 and ap_pipeline_reg_pp3_iter2_tmp_3_i_i_reg_1342);
    out_stream_TDATA <= out_stream_V_data_V_1_data_out;

    out_stream_TDATA_blk_n_assign_proc : process(out_stream_V_data_V_1_state, ap_enable_reg_pp3_iter6, ap_pipeline_reg_pp3_iter5_exitcond_flatten8_reg_1314, ap_enable_reg_pp3_iter7, ap_pipeline_reg_pp3_iter6_exitcond_flatten8_reg_1314)
    begin
        if ((((ap_const_logic_1 = ap_enable_reg_pp3_iter6) and (ap_const_lv1_0 = ap_pipeline_reg_pp3_iter5_exitcond_flatten8_reg_1314)) or ((ap_const_logic_1 = ap_enable_reg_pp3_iter7) and (ap_const_lv1_0 = ap_pipeline_reg_pp3_iter6_exitcond_flatten8_reg_1314)))) then 
            out_stream_TDATA_blk_n <= out_stream_V_data_V_1_state(1);
        else 
            out_stream_TDATA_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    out_stream_TDEST <= out_stream_V_dest_V_1_data_out;
    out_stream_TID <= out_stream_V_id_V_1_data_out;
    out_stream_TKEEP <= out_stream_V_keep_V_1_data_out;
    out_stream_TLAST <= out_stream_V_last_V_1_data_out;
    out_stream_TSTRB <= out_stream_V_strb_V_1_data_out;
    out_stream_TUSER <= out_stream_V_user_V_1_data_out;
    out_stream_TVALID <= out_stream_V_dest_V_1_state(0);
    out_stream_V_data_V_1_ack_in <= out_stream_V_data_V_1_state(1);
    out_stream_V_data_V_1_ack_out <= out_stream_TREADY;

    out_stream_V_data_V_1_data_out_assign_proc : process(out_stream_V_data_V_1_payload_A, out_stream_V_data_V_1_payload_B, out_stream_V_data_V_1_sel)
    begin
        if ((ap_const_logic_1 = out_stream_V_data_V_1_sel)) then 
            out_stream_V_data_V_1_data_out <= out_stream_V_data_V_1_payload_B;
        else 
            out_stream_V_data_V_1_data_out <= out_stream_V_data_V_1_payload_A;
        end if; 
    end process;

    out_stream_V_data_V_1_load_A <= (out_stream_V_data_V_1_state_cmp_full and not(out_stream_V_data_V_1_sel_wr));
    out_stream_V_data_V_1_load_B <= (out_stream_V_data_V_1_sel_wr and out_stream_V_data_V_1_state_cmp_full);
    out_stream_V_data_V_1_sel <= out_stream_V_data_V_1_sel_rd;
    out_stream_V_data_V_1_state_cmp_full <= '0' when (out_stream_V_data_V_1_state = ap_const_lv2_1) else '1';

    out_stream_V_data_V_1_vld_in_assign_proc : process(out_stream_V_data_V_1_ack_in, ap_enable_reg_pp3_iter1, ap_enable_reg_pp3_iter6, ap_pipeline_reg_pp3_iter5_exitcond_flatten8_reg_1314, ap_enable_reg_pp3_iter7, ap_pipeline_reg_pp3_iter6_exitcond_flatten8_reg_1314, ap_condition_995)
    begin
        if (((ap_const_logic_1 = ap_enable_reg_pp3_iter6) and (ap_const_lv1_0 = ap_pipeline_reg_pp3_iter5_exitcond_flatten8_reg_1314) and not((((ap_const_logic_1 = ap_enable_reg_pp3_iter1) and (ap_condition_995 = ap_const_boolean_1)) or ((ap_const_logic_1 = ap_enable_reg_pp3_iter6) and (ap_const_lv1_0 = ap_pipeline_reg_pp3_iter5_exitcond_flatten8_reg_1314) and (ap_const_logic_0 = out_stream_V_data_V_1_ack_in)) or ((ap_const_logic_1 = ap_enable_reg_pp3_iter7) and (ap_const_lv1_0 = ap_pipeline_reg_pp3_iter6_exitcond_flatten8_reg_1314) and (ap_const_logic_0 = out_stream_V_data_V_1_ack_in)))))) then 
            out_stream_V_data_V_1_vld_in <= ap_const_logic_1;
        else 
            out_stream_V_data_V_1_vld_in <= ap_const_logic_0;
        end if; 
    end process;

    out_stream_V_data_V_1_vld_out <= out_stream_V_data_V_1_state(0);
    out_stream_V_dest_V_1_ack_in <= out_stream_V_dest_V_1_state(1);
    out_stream_V_dest_V_1_ack_out <= out_stream_TREADY;
    out_stream_V_dest_V_1_data_out <= ap_const_lv6_0;
    out_stream_V_dest_V_1_sel <= out_stream_V_dest_V_1_sel_rd;

    out_stream_V_dest_V_1_vld_in_assign_proc : process(out_stream_V_data_V_1_ack_in, ap_enable_reg_pp3_iter1, ap_enable_reg_pp3_iter6, ap_pipeline_reg_pp3_iter5_exitcond_flatten8_reg_1314, ap_enable_reg_pp3_iter7, ap_pipeline_reg_pp3_iter6_exitcond_flatten8_reg_1314, ap_condition_995)
    begin
        if (((ap_const_logic_1 = ap_enable_reg_pp3_iter6) and (ap_const_lv1_0 = ap_pipeline_reg_pp3_iter5_exitcond_flatten8_reg_1314) and not((((ap_const_logic_1 = ap_enable_reg_pp3_iter1) and (ap_condition_995 = ap_const_boolean_1)) or ((ap_const_logic_1 = ap_enable_reg_pp3_iter6) and (ap_const_lv1_0 = ap_pipeline_reg_pp3_iter5_exitcond_flatten8_reg_1314) and (ap_const_logic_0 = out_stream_V_data_V_1_ack_in)) or ((ap_const_logic_1 = ap_enable_reg_pp3_iter7) and (ap_const_lv1_0 = ap_pipeline_reg_pp3_iter6_exitcond_flatten8_reg_1314) and (ap_const_logic_0 = out_stream_V_data_V_1_ack_in)))))) then 
            out_stream_V_dest_V_1_vld_in <= ap_const_logic_1;
        else 
            out_stream_V_dest_V_1_vld_in <= ap_const_logic_0;
        end if; 
    end process;

    out_stream_V_dest_V_1_vld_out <= out_stream_V_dest_V_1_state(0);
    out_stream_V_id_V_1_ack_in <= out_stream_V_id_V_1_state(1);
    out_stream_V_id_V_1_ack_out <= out_stream_TREADY;
    out_stream_V_id_V_1_data_out <= ap_const_lv5_0;
    out_stream_V_id_V_1_sel <= out_stream_V_id_V_1_sel_rd;

    out_stream_V_id_V_1_vld_in_assign_proc : process(out_stream_V_data_V_1_ack_in, ap_enable_reg_pp3_iter1, ap_enable_reg_pp3_iter6, ap_pipeline_reg_pp3_iter5_exitcond_flatten8_reg_1314, ap_enable_reg_pp3_iter7, ap_pipeline_reg_pp3_iter6_exitcond_flatten8_reg_1314, ap_condition_995)
    begin
        if (((ap_const_logic_1 = ap_enable_reg_pp3_iter6) and (ap_const_lv1_0 = ap_pipeline_reg_pp3_iter5_exitcond_flatten8_reg_1314) and not((((ap_const_logic_1 = ap_enable_reg_pp3_iter1) and (ap_condition_995 = ap_const_boolean_1)) or ((ap_const_logic_1 = ap_enable_reg_pp3_iter6) and (ap_const_lv1_0 = ap_pipeline_reg_pp3_iter5_exitcond_flatten8_reg_1314) and (ap_const_logic_0 = out_stream_V_data_V_1_ack_in)) or ((ap_const_logic_1 = ap_enable_reg_pp3_iter7) and (ap_const_lv1_0 = ap_pipeline_reg_pp3_iter6_exitcond_flatten8_reg_1314) and (ap_const_logic_0 = out_stream_V_data_V_1_ack_in)))))) then 
            out_stream_V_id_V_1_vld_in <= ap_const_logic_1;
        else 
            out_stream_V_id_V_1_vld_in <= ap_const_logic_0;
        end if; 
    end process;

    out_stream_V_id_V_1_vld_out <= out_stream_V_id_V_1_state(0);
    out_stream_V_keep_V_1_ack_in <= out_stream_V_keep_V_1_state(1);
    out_stream_V_keep_V_1_ack_out <= out_stream_TREADY;
    out_stream_V_keep_V_1_data_out <= ap_const_lv4_1;
    out_stream_V_keep_V_1_sel <= out_stream_V_keep_V_1_sel_rd;

    out_stream_V_keep_V_1_vld_in_assign_proc : process(out_stream_V_data_V_1_ack_in, ap_enable_reg_pp3_iter1, ap_enable_reg_pp3_iter6, ap_pipeline_reg_pp3_iter5_exitcond_flatten8_reg_1314, ap_enable_reg_pp3_iter7, ap_pipeline_reg_pp3_iter6_exitcond_flatten8_reg_1314, ap_condition_995)
    begin
        if (((ap_const_logic_1 = ap_enable_reg_pp3_iter6) and (ap_const_lv1_0 = ap_pipeline_reg_pp3_iter5_exitcond_flatten8_reg_1314) and not((((ap_const_logic_1 = ap_enable_reg_pp3_iter1) and (ap_condition_995 = ap_const_boolean_1)) or ((ap_const_logic_1 = ap_enable_reg_pp3_iter6) and (ap_const_lv1_0 = ap_pipeline_reg_pp3_iter5_exitcond_flatten8_reg_1314) and (ap_const_logic_0 = out_stream_V_data_V_1_ack_in)) or ((ap_const_logic_1 = ap_enable_reg_pp3_iter7) and (ap_const_lv1_0 = ap_pipeline_reg_pp3_iter6_exitcond_flatten8_reg_1314) and (ap_const_logic_0 = out_stream_V_data_V_1_ack_in)))))) then 
            out_stream_V_keep_V_1_vld_in <= ap_const_logic_1;
        else 
            out_stream_V_keep_V_1_vld_in <= ap_const_logic_0;
        end if; 
    end process;

    out_stream_V_keep_V_1_vld_out <= out_stream_V_keep_V_1_state(0);
    out_stream_V_last_V_1_ack_in <= out_stream_V_last_V_1_state(1);
    out_stream_V_last_V_1_ack_out <= out_stream_TREADY;
    out_stream_V_last_V_1_data_out <= ap_const_lv1_0;
    out_stream_V_last_V_1_sel <= out_stream_V_last_V_1_sel_rd;

    out_stream_V_last_V_1_vld_in_assign_proc : process(out_stream_V_data_V_1_ack_in, ap_enable_reg_pp3_iter1, ap_enable_reg_pp3_iter6, ap_pipeline_reg_pp3_iter5_exitcond_flatten8_reg_1314, ap_enable_reg_pp3_iter7, ap_pipeline_reg_pp3_iter6_exitcond_flatten8_reg_1314, ap_condition_995)
    begin
        if (((ap_const_logic_1 = ap_enable_reg_pp3_iter6) and (ap_const_lv1_0 = ap_pipeline_reg_pp3_iter5_exitcond_flatten8_reg_1314) and not((((ap_const_logic_1 = ap_enable_reg_pp3_iter1) and (ap_condition_995 = ap_const_boolean_1)) or ((ap_const_logic_1 = ap_enable_reg_pp3_iter6) and (ap_const_lv1_0 = ap_pipeline_reg_pp3_iter5_exitcond_flatten8_reg_1314) and (ap_const_logic_0 = out_stream_V_data_V_1_ack_in)) or ((ap_const_logic_1 = ap_enable_reg_pp3_iter7) and (ap_const_lv1_0 = ap_pipeline_reg_pp3_iter6_exitcond_flatten8_reg_1314) and (ap_const_logic_0 = out_stream_V_data_V_1_ack_in)))))) then 
            out_stream_V_last_V_1_vld_in <= ap_const_logic_1;
        else 
            out_stream_V_last_V_1_vld_in <= ap_const_logic_0;
        end if; 
    end process;

    out_stream_V_last_V_1_vld_out <= out_stream_V_last_V_1_state(0);
    out_stream_V_strb_V_1_ack_in <= out_stream_V_strb_V_1_state(1);
    out_stream_V_strb_V_1_ack_out <= out_stream_TREADY;
    out_stream_V_strb_V_1_data_out <= ap_const_lv4_1;
    out_stream_V_strb_V_1_sel <= out_stream_V_strb_V_1_sel_rd;

    out_stream_V_strb_V_1_vld_in_assign_proc : process(out_stream_V_data_V_1_ack_in, ap_enable_reg_pp3_iter1, ap_enable_reg_pp3_iter6, ap_pipeline_reg_pp3_iter5_exitcond_flatten8_reg_1314, ap_enable_reg_pp3_iter7, ap_pipeline_reg_pp3_iter6_exitcond_flatten8_reg_1314, ap_condition_995)
    begin
        if (((ap_const_logic_1 = ap_enable_reg_pp3_iter6) and (ap_const_lv1_0 = ap_pipeline_reg_pp3_iter5_exitcond_flatten8_reg_1314) and not((((ap_const_logic_1 = ap_enable_reg_pp3_iter1) and (ap_condition_995 = ap_const_boolean_1)) or ((ap_const_logic_1 = ap_enable_reg_pp3_iter6) and (ap_const_lv1_0 = ap_pipeline_reg_pp3_iter5_exitcond_flatten8_reg_1314) and (ap_const_logic_0 = out_stream_V_data_V_1_ack_in)) or ((ap_const_logic_1 = ap_enable_reg_pp3_iter7) and (ap_const_lv1_0 = ap_pipeline_reg_pp3_iter6_exitcond_flatten8_reg_1314) and (ap_const_logic_0 = out_stream_V_data_V_1_ack_in)))))) then 
            out_stream_V_strb_V_1_vld_in <= ap_const_logic_1;
        else 
            out_stream_V_strb_V_1_vld_in <= ap_const_logic_0;
        end if; 
    end process;

    out_stream_V_strb_V_1_vld_out <= out_stream_V_strb_V_1_state(0);
    out_stream_V_user_V_1_ack_in <= out_stream_V_user_V_1_state(1);
    out_stream_V_user_V_1_ack_out <= out_stream_TREADY;
    out_stream_V_user_V_1_data_out <= ap_const_lv2_1;
    out_stream_V_user_V_1_sel <= out_stream_V_user_V_1_sel_rd;

    out_stream_V_user_V_1_vld_in_assign_proc : process(out_stream_V_data_V_1_ack_in, ap_enable_reg_pp3_iter1, ap_enable_reg_pp3_iter6, ap_pipeline_reg_pp3_iter5_exitcond_flatten8_reg_1314, ap_enable_reg_pp3_iter7, ap_pipeline_reg_pp3_iter6_exitcond_flatten8_reg_1314, ap_condition_995)
    begin
        if (((ap_const_logic_1 = ap_enable_reg_pp3_iter6) and (ap_const_lv1_0 = ap_pipeline_reg_pp3_iter5_exitcond_flatten8_reg_1314) and not((((ap_const_logic_1 = ap_enable_reg_pp3_iter1) and (ap_condition_995 = ap_const_boolean_1)) or ((ap_const_logic_1 = ap_enable_reg_pp3_iter6) and (ap_const_lv1_0 = ap_pipeline_reg_pp3_iter5_exitcond_flatten8_reg_1314) and (ap_const_logic_0 = out_stream_V_data_V_1_ack_in)) or ((ap_const_logic_1 = ap_enable_reg_pp3_iter7) and (ap_const_lv1_0 = ap_pipeline_reg_pp3_iter6_exitcond_flatten8_reg_1314) and (ap_const_logic_0 = out_stream_V_data_V_1_ack_in)))))) then 
            out_stream_V_user_V_1_vld_in <= ap_const_logic_1;
        else 
            out_stream_V_user_V_1_vld_in <= ap_const_logic_0;
        end if; 
    end process;

    out_stream_V_user_V_1_vld_out <= out_stream_V_user_V_1_state(0);
    p_i2_i_fu_1056_p2 <= (ap_pipeline_reg_pp3_iter3_tmp_i_i_mid2_reg_1329 and rev_fu_1050_p2);
    read_count_fu_858_p2 <= std_logic_vector(unsigned(read_count_1_fu_186) + unsigned(ap_const_lv32_1));
    result_2_0_1_i_fu_1037_p3 <= 
        result_3_0_1_i_reg_1479 when (ap_pipeline_reg_pp3_iter3_tmp_i_i_mid2_reg_1329(0) = '1') else 
        ap_const_lv32_0;
    result_2_0_2_i_fu_1066_p3 <= 
        result_3_0_2_i_fu_1061_p2 when (p_i2_i_fu_1056_p2(0) = '1') else 
        result_2_0_1_i_fu_1037_p3;
    result_2_1_2_i_fu_1106_p3 <= 
        result_3_1_1_i_fu_1084_p2 when (tmp_10_fu_1093_p3(0) = '1') else 
        result_3_1_2_i_fu_1101_p2;
    result_2_1_i_fu_1079_p3 <= 
        result_3_1_i_reg_1509 when (ap_pipeline_reg_pp3_iter4_tmp_3_i_i_reg_1342(0) = '1') else 
        result_2_0_2_i_reg_1504;
    result_2_2_1_i_fu_1145_p3 <= 
        result_2_1_2_i_reg_1529 when (ap_pipeline_reg_pp3_iter5_tmp_i2_i_mid2_v_reg_1398(0) = '1') else 
        result_3_2_1_i_fu_1140_p2;
    result_2_2_i_fu_1134_p3 <= 
        result_3_2_i_reg_1535 when (or_cond1_i6_i_fu_1129_p2(0) = '1') else 
        result_2_1_2_i_reg_1529;
    result_2_i_fu_1023_p3 <= 
        grp_fu_923_p2 when (or_cond1_i_i_fu_1019_p2(0) = '1') else 
        ap_const_lv32_0;
    result_3_0_1_i_fu_1031_p2 <= std_logic_vector(unsigned(grp_fu_933_p2) + unsigned(result_2_i_fu_1023_p3));
    result_3_0_2_i_fu_1061_p2 <= std_logic_vector(unsigned(tmp_9_0_2_i_reg_1484) + unsigned(result_2_0_1_i_fu_1037_p3));
    result_3_1_1_i_fu_1084_p2 <= std_logic_vector(unsigned(ap_pipeline_reg_pp3_iter4_tmp_9_1_1_i_reg_1494) + unsigned(result_2_1_i_fu_1079_p3));
    result_3_1_2_i_fu_1101_p2 <= std_logic_vector(unsigned(ap_pipeline_reg_pp3_iter4_tmp_9_1_2_i_reg_1499) + unsigned(result_3_1_1_i_fu_1084_p2));
    result_3_1_i_fu_1074_p2 <= std_logic_vector(unsigned(tmp_9_1_i_reg_1489) + unsigned(result_2_0_2_i_fu_1066_p3));
    result_3_2_1_i_fu_1140_p2 <= std_logic_vector(unsigned(ap_pipeline_reg_pp3_iter5_tmp_9_2_1_i_reg_1519) + unsigned(result_2_2_i_fu_1134_p3));
    result_3_2_2_i_fu_1164_p2 <= std_logic_vector(unsigned(ap_pipeline_reg_pp3_iter5_tmp_9_2_2_i_reg_1524) + unsigned(result_2_2_1_i_fu_1145_p3));
    result_3_2_i_fu_1114_p2 <= std_logic_vector(unsigned(tmp_9_2_i_reg_1514) + unsigned(result_2_1_2_i_fu_1106_p3));
    rev_fu_1050_p2 <= (tmp_9_fu_1043_p3 xor ap_const_lv1_1);
    tmp_10_fu_1093_p3 <= tmp_5_fu_1089_p2(9 downto 9);
    tmp_11_fu_1156_p3 <= tmp_8_fu_1151_p2(9 downto 9);
    tmp_12_fu_842_p4 <= read_count_1_fu_186(31 downto 18);
    tmp_1_fu_629_p1 <= tmp_3_mid2_v_fu_621_p3(1 - 1 downto 0);
    tmp_3_i_i_fu_830_p2 <= "0" when (x_assign_mid2_fu_794_p3 = ap_const_lv10_0) else "1";
    tmp_3_mid2_v_fu_621_p3 <= 
        y9_fu_615_p2 when (exitcond_fu_601_p2(0) = '1') else 
        y2_phi_fu_389_p4;
    tmp_5_fu_1089_p2 <= (ap_pipeline_reg_pp3_iter4_y_assign_mid2_reg_1336 or ap_pipeline_reg_pp3_iter4_x_4_reg_1349);
    tmp_7_fu_905_p3 <= y_assign_1_mid1_fu_899_p2(9 downto 9);
    tmp_8_fu_1151_p2 <= (y_assign_1_mid2_fu_1119_p3 or ap_pipeline_reg_pp3_iter5_x_4_reg_1349);
    tmp_9_fu_1043_p3 <= ap_pipeline_reg_pp3_iter3_x_4_reg_1349(9 downto 9);
        tmp_cast8_fu_663_p1 <= std_logic_vector(resize(signed(tmp_s_fu_657_p2),9));

    tmp_cast_fu_667_p1 <= std_logic_vector(resize(unsigned(tmp_cast8_fu_663_p1),32));
    tmp_i2_i_mid2_fu_1124_p2 <= (ap_pipeline_reg_pp3_iter5_tmp_i2_i_mid2_v_reg_1398 xor ap_const_lv1_1);
    tmp_i2_i_mid2_v_fu_913_p3 <= 
        tmp_7_fu_905_p3 when (exitcond2_reg_1323(0) = '1') else 
        tmp_3_reg_1309;
    tmp_i_i_fu_753_p2 <= "0" when (y_assign_phi_fu_470_p4 = ap_const_lv10_0) else "1";
    tmp_i_i_mid1_fu_802_p2 <= "0" when (y_fu_759_p2 = ap_const_lv10_0) else "1";
    tmp_i_i_mid2_fu_808_p3 <= 
        tmp_i_i_mid1_fu_802_p2 when (exitcond2_fu_788_p2(0) = '1') else 
        tmp_i_i_fu_753_p2;
    tmp_s_fu_657_p2 <= std_logic_vector(signed(ap_const_lv3_5) + signed(x3_cast4_cast_fu_653_p1));
    val_out_fu_1169_p3 <= 
        result_2_2_1_i_fu_1145_p3 when (tmp_11_fu_1156_p3(0) = '1') else 
        result_3_2_2_i_fu_1164_p2;

    window_1_0_phi_fu_503_p4_assign_proc : process(window_1_1_reg_489, window_1_0_reg_500, ap_pipeline_reg_pp3_iter1_exitcond_flatten8_reg_1314, ap_enable_reg_pp3_iter2)
    begin
        if (((ap_const_lv1_0 = ap_pipeline_reg_pp3_iter1_exitcond_flatten8_reg_1314) and (ap_const_logic_1 = ap_enable_reg_pp3_iter2))) then 
            window_1_0_phi_fu_503_p4 <= window_1_1_reg_489;
        else 
            window_1_0_phi_fu_503_p4 <= window_1_0_reg_500;
        end if; 
    end process;

    window_1_1_2_fu_685_p3 <= 
        line_buf_0_q0 when (tmp_1_reg_1210(0) = '1') else 
        line_buf_1_q0;

    window_1_1_phi_fu_492_p4_assign_proc : process(window_1_1_reg_489, ap_pipeline_reg_pp3_iter1_exitcond_flatten8_reg_1314, window_1_2_reg_1449, ap_enable_reg_pp3_iter2)
    begin
        if (((ap_const_lv1_0 = ap_pipeline_reg_pp3_iter1_exitcond_flatten8_reg_1314) and (ap_const_logic_1 = ap_enable_reg_pp3_iter2))) then 
            window_1_1_phi_fu_492_p4 <= window_1_2_reg_1449;
        else 
            window_1_1_phi_fu_492_p4 <= window_1_1_reg_489;
        end if; 
    end process;


    window_2_0_phi_fu_526_p4_assign_proc : process(window_2_1_reg_512, window_2_0_reg_523, ap_pipeline_reg_pp3_iter2_exitcond_flatten8_reg_1314, ap_enable_reg_pp3_iter3)
    begin
        if (((ap_const_lv1_0 = ap_pipeline_reg_pp3_iter2_exitcond_flatten8_reg_1314) and (ap_const_logic_1 = ap_enable_reg_pp3_iter3))) then 
            window_2_0_phi_fu_526_p4 <= window_2_1_reg_512;
        else 
            window_2_0_phi_fu_526_p4 <= window_2_0_reg_523;
        end if; 
    end process;


    window_2_1_phi_fu_515_p4_assign_proc : process(window_2_1_reg_512, window_2_2_reg_535, ap_pipeline_reg_pp3_iter2_exitcond_flatten8_reg_1314, ap_enable_reg_pp3_iter3)
    begin
        if (((ap_const_lv1_0 = ap_pipeline_reg_pp3_iter2_exitcond_flatten8_reg_1314) and (ap_const_logic_1 = ap_enable_reg_pp3_iter3))) then 
            window_2_1_phi_fu_515_p4 <= window_2_2_reg_535;
        else 
            window_2_1_phi_fu_515_p4 <= window_2_1_reg_512;
        end if; 
    end process;

    window_2_2_1_11_fu_692_p3 <= 
        window_1_2_1_reg_420 when (cond1_reg_1233(0) = '1') else 
        window_1_1_2_fu_685_p3;
    window_2_2_2_fu_699_p3 <= 
        window_1_1_2_fu_685_p3 when (cond1_reg_1233(0) = '1') else 
        window_1_1_1_reg_432;
    window_2_2_4_fu_706_p3 <= 
        window_2_2_1_reg_396 when (cond1_reg_1233(0) = '1') else 
        window_1_1_2_fu_685_p3;
    window_2_2_5_fu_713_p3 <= 
        window_1_1_2_fu_685_p3 when (cond1_reg_1233(0) = '1') else 
        window_2_1_1_reg_408;
    window_2_2_6_fu_720_p3 <= 
        window_2_2_1_reg_396 when (cond_mid2_reg_1215(0) = '1') else 
        window_2_2_4_fu_706_p3;
    window_2_2_7_fu_727_p3 <= 
        window_2_1_1_reg_408 when (cond_mid2_reg_1215(0) = '1') else 
        window_2_2_5_fu_713_p3;
    window_2_2_8_fu_734_p3 <= 
        window_2_2_1_11_fu_692_p3 when (cond_mid2_reg_1215(0) = '1') else 
        window_1_2_1_reg_420;
    window_2_2_9_fu_741_p3 <= 
        window_2_2_2_fu_699_p3 when (cond_mid2_reg_1215(0) = '1') else 
        window_1_1_1_reg_432;
    x1_cast6_fu_584_p1 <= std_logic_vector(resize(unsigned(x1_reg_362),32));

    x1_phi_fu_366_p4_assign_proc : process(ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter1, exitcond4_reg_1187, x1_reg_362, x_2_reg_1191)
    begin
        if (((ap_const_lv1_1 = ap_CS_fsm_pp1_stage0) and (ap_const_logic_1 = ap_enable_reg_pp1_iter1) and (ap_const_lv1_0 = exitcond4_reg_1187))) then 
            x1_phi_fu_366_p4 <= x_2_reg_1191;
        else 
            x1_phi_fu_366_p4 <= x1_reg_362;
        end if; 
    end process;

    x3_cast4_cast_fu_653_p1 <= std_logic_vector(resize(unsigned(x3_mid2_fu_607_p3),3));
    x3_mid2_fu_607_p3 <= 
        ap_const_lv2_1 when (exitcond_fu_601_p2(0) = '1') else 
        x3_reg_444;
    x5_cast1_fu_824_p1 <= std_logic_vector(resize(unsigned(x_assign_mid2_fu_794_p3),32));
    x_1_fu_561_p2 <= std_logic_vector(unsigned(x_phi_fu_354_p4) + unsigned(ap_const_lv10_1));
    x_2_fu_578_p2 <= std_logic_vector(unsigned(x1_phi_fu_366_p4) + unsigned(ap_const_lv10_1));
    x_3_fu_679_p2 <= std_logic_vector(unsigned(ap_const_lv2_1) + unsigned(x3_mid2_fu_607_p3));
    x_4_fu_836_p2 <= std_logic_vector(unsigned(x_assign_mid2_fu_794_p3) + unsigned(ap_const_lv10_1));
    x_assign_mid2_fu_794_p3 <= 
        ap_const_lv10_0 when (exitcond2_fu_788_p2(0) = '1') else 
        x_assign_phi_fu_482_p4;

    x_assign_phi_fu_482_p4_assign_proc : process(ap_CS_fsm_pp3_stage0, ap_enable_reg_pp3_iter1, exitcond_flatten8_reg_1314, x_assign_reg_478, x_4_reg_1349)
    begin
        if (((ap_const_lv1_1 = ap_CS_fsm_pp3_stage0) and (ap_const_logic_1 = ap_enable_reg_pp3_iter1) and (ap_const_lv1_0 = exitcond_flatten8_reg_1314))) then 
            x_assign_phi_fu_482_p4 <= x_4_reg_1349;
        else 
            x_assign_phi_fu_482_p4 <= x_assign_reg_478;
        end if; 
    end process;

    x_cast7_fu_567_p1 <= std_logic_vector(resize(unsigned(x_reg_350),32));

    x_phi_fu_354_p4_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, exitcond1_reg_1178, x_reg_350, x_1_reg_1182)
    begin
        if (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter1) and (ap_const_lv1_0 = exitcond1_reg_1178))) then 
            x_phi_fu_354_p4 <= x_1_reg_1182;
        else 
            x_phi_fu_354_p4 <= x_reg_350;
        end if; 
    end process;


    y2_phi_fu_389_p4_assign_proc : process(y2_reg_385, exitcond_flatten_reg_1196, ap_CS_fsm_pp2_stage0, tmp_3_mid2_v_reg_1205, ap_enable_reg_pp2_iter1)
    begin
        if (((ap_const_lv1_1 = ap_CS_fsm_pp2_stage0) and (ap_const_logic_1 = ap_enable_reg_pp2_iter1) and (ap_const_lv1_0 = exitcond_flatten_reg_1196))) then 
            y2_phi_fu_389_p4 <= tmp_3_mid2_v_reg_1205;
        else 
            y2_phi_fu_389_p4 <= y2_reg_385;
        end if; 
    end process;

    y9_fu_615_p2 <= std_logic_vector(unsigned(ap_const_lv2_1) + unsigned(y2_phi_fu_389_p4));
    y_assign_1_mid1_fu_899_p2 <= std_logic_vector(unsigned(y_assign_reg_466) + unsigned(ap_const_lv10_2));
    y_assign_1_mid2_fu_1119_p3 <= 
        ap_pipeline_reg_pp3_iter5_y_assign_1_mid1_reg_1393 when (ap_pipeline_reg_pp3_iter5_exitcond2_reg_1323(0) = '1') else 
        ap_pipeline_reg_pp3_iter5_y_reg_1304;
    y_assign_mid2_fu_816_p3 <= 
        y_fu_759_p2 when (exitcond2_fu_788_p2(0) = '1') else 
        y_assign_phi_fu_470_p4;

    y_assign_phi_fu_470_p4_assign_proc : process(ap_CS_fsm_pp3_stage0, ap_enable_reg_pp3_iter1, exitcond_flatten8_reg_1314, y_assign_reg_466, y_assign_mid2_reg_1336)
    begin
        if (((ap_const_lv1_1 = ap_CS_fsm_pp3_stage0) and (ap_const_logic_1 = ap_enable_reg_pp3_iter1) and (ap_const_lv1_0 = exitcond_flatten8_reg_1314))) then 
            y_assign_phi_fu_470_p4 <= y_assign_mid2_reg_1336;
        else 
            y_assign_phi_fu_470_p4 <= y_assign_reg_466;
        end if; 
    end process;

    y_fu_759_p2 <= std_logic_vector(unsigned(y_assign_phi_fu_470_p4) + unsigned(ap_const_lv10_1));
end behav;
