From 48965bb30d9f66dbb9c8e1147ac8858d64e2a3fa Mon Sep 17 00:00:00 2001
From: Nickey Yang <nickey.yang@rock-chips.com>
Date: Fri, 13 Mar 2020 15:02:54 +0800
Subject: [PATCH] drm/rockchip: dsi: update GRF0_SOC_CON2 offset for rv1126

Signed-off-by: Nickey Yang <nickey.yang@rock-chips.com>
Change-Id: I002e51133470c8a3ad27db59bf55568e58942262
---
 drivers/gpu/drm/rockchip/dw-mipi-dsi.c | 6 +++---
 1 file changed, 3 insertions(+), 3 deletions(-)

diff --git a/drivers/gpu/drm/rockchip/dw-mipi-dsi.c b/drivers/gpu/drm/rockchip/dw-mipi-dsi.c
index ac037e85fa4f..dd9f999c1734 100644
--- a/drivers/gpu/drm/rockchip/dw-mipi-dsi.c
+++ b/drivers/gpu/drm/rockchip/dw-mipi-dsi.c
@@ -1867,9 +1867,9 @@ static const struct dw_mipi_dsi_plat_data rk3399_mipi_dsi_plat_data = {
 };
 
 static const u32 rv1126_dsi_grf_reg_fields[MAX_FIELDS] = {
-	[DPIUPDATECFG]		= GRF_REG_FIELD(0x0009,  5,  5),
-	[DPISHUTDN]		= GRF_REG_FIELD(0x0009,  4,  4),
-	[DPICOLORM]		= GRF_REG_FIELD(0x0009,  3,  3),
+	[DPIUPDATECFG]		= GRF_REG_FIELD(0x0008,  5,  5),
+	[DPISHUTDN]		= GRF_REG_FIELD(0x0008,  4,  4),
+	[DPICOLORM]		= GRF_REG_FIELD(0x0008,  3,  3),
 	[FORCETXSTOPMODE]	= GRF_REG_FIELD(0x10220,  4,  7),
 	[TURNDISABLE]		= GRF_REG_FIELD(0x10220,  2,  2),
 	[FORCERXMODE]		= GRF_REG_FIELD(0x10220,  0,  0),
-- 
2.35.3

