<?xml version="1.0" encoding="UTF-8"?><!DOCTYPE us-patent-application SYSTEM "us-patent-application-v46-2022-02-17.dtd" [ ]><us-patent-application lang="EN" dtd-version="v4.6 2022-02-17" file="US20230006023A1-20230105.XML" status="PRODUCTION" id="us-patent-application" country="US" date-produced="20221221" date-publ="20230105"><us-bibliographic-data-application lang="EN" country="US"><publication-reference><document-id><country>US</country><doc-number>20230006023</doc-number><kind>A1</kind><date>20230105</date></document-id></publication-reference><application-reference appl-type="utility"><document-id><country>US</country><doc-number>17773501</doc-number><date>20210312</date></document-id></application-reference><us-application-series-code>17</us-application-series-code><priority-claims><priority-claim sequence="01" kind="national"><country>CN</country><doc-number>202010345041.X</doc-number><date>20200427</date></priority-claim></priority-claims><classifications-ipcr><classification-ipcr><ipc-version-indicator><date>20060101</date></ipc-version-indicator><classification-level>A</classification-level><section>H</section><class>01</class><subclass>L</subclass><main-group>27</main-group><subgroup>32</subgroup><symbol-position>F</symbol-position><classification-value>I</classification-value><action-date><date>20230105</date></action-date><generating-office><country>US</country></generating-office><classification-status>B</classification-status><classification-data-source>H</classification-data-source></classification-ipcr><classification-ipcr><ipc-version-indicator><date>20060101</date></ipc-version-indicator><classification-level>A</classification-level><section>H</section><class>01</class><subclass>L</subclass><main-group>51</main-group><subgroup>52</subgroup><symbol-position>L</symbol-position><classification-value>I</classification-value><action-date><date>20230105</date></action-date><generating-office><country>US</country></generating-office><classification-status>B</classification-status><classification-data-source>H</classification-data-source></classification-ipcr></classifications-ipcr><classifications-cpc><main-cpc><classification-cpc><cpc-version-indicator><date>20130101</date></cpc-version-indicator><section>H</section><class>01</class><subclass>L</subclass><main-group>27</main-group><subgroup>3276</subgroup><symbol-position>F</symbol-position><classification-value>I</classification-value><action-date><date>20230105</date></action-date><generating-office><country>US</country></generating-office><classification-status>B</classification-status><classification-data-source>H</classification-data-source><scheme-origination-code>C</scheme-origination-code></classification-cpc></main-cpc><further-cpc><classification-cpc><cpc-version-indicator><date>20130101</date></cpc-version-indicator><section>H</section><class>01</class><subclass>L</subclass><main-group>27</main-group><subgroup>3262</subgroup><symbol-position>L</symbol-position><classification-value>I</classification-value><action-date><date>20230105</date></action-date><generating-office><country>US</country></generating-office><classification-status>B</classification-status><classification-data-source>H</classification-data-source><scheme-origination-code>C</scheme-origination-code></classification-cpc><classification-cpc><cpc-version-indicator><date>20130101</date></cpc-version-indicator><section>H</section><class>01</class><subclass>L</subclass><main-group>27</main-group><subgroup>3265</subgroup><symbol-position>L</symbol-position><classification-value>I</classification-value><action-date><date>20230105</date></action-date><generating-office><country>US</country></generating-office><classification-status>B</classification-status><classification-data-source>H</classification-data-source><scheme-origination-code>C</scheme-origination-code></classification-cpc><classification-cpc><cpc-version-indicator><date>20130101</date></cpc-version-indicator><section>H</section><class>01</class><subclass>L</subclass><main-group>51</main-group><subgroup>5284</subgroup><symbol-position>L</symbol-position><classification-value>I</classification-value><action-date><date>20230105</date></action-date><generating-office><country>US</country></generating-office><classification-status>B</classification-status><classification-data-source>H</classification-data-source><scheme-origination-code>C</scheme-origination-code></classification-cpc><classification-cpc><cpc-version-indicator><date>20130101</date></cpc-version-indicator><section>H</section><class>01</class><subclass>L</subclass><main-group>27</main-group><subgroup>3218</subgroup><symbol-position>L</symbol-position><classification-value>I</classification-value><action-date><date>20230105</date></action-date><generating-office><country>US</country></generating-office><classification-status>B</classification-status><classification-data-source>H</classification-data-source><scheme-origination-code>C</scheme-origination-code></classification-cpc><classification-cpc><cpc-version-indicator><date>20130101</date></cpc-version-indicator><section>H</section><class>01</class><subclass>L</subclass><main-group>27</main-group><subgroup>3213</subgroup><symbol-position>L</symbol-position><classification-value>I</classification-value><action-date><date>20230105</date></action-date><generating-office><country>US</country></generating-office><classification-status>B</classification-status><classification-data-source>H</classification-data-source><scheme-origination-code>C</scheme-origination-code></classification-cpc></further-cpc></classifications-cpc><invention-title id="d2e61">DISPLAY SUBSTRATE AND DISPLAY DEVICE</invention-title><us-parties><us-applicants><us-applicant sequence="00" app-type="applicant" designation="us-only" applicant-authority-category="assignee"><addressbook><orgname>Hefei BOE Joint Technology Co., Ltd.</orgname><address><city>Hefei, Anhui</city><country>CN</country></address></addressbook><residence><country>CN</country></residence></us-applicant><us-applicant sequence="01" app-type="applicant" designation="us-only" applicant-authority-category="assignee"><addressbook><orgname>BOE TECHNOLOGY GROUP CO., LTD.</orgname><address><city>Beijing</city><country>CN</country></address></addressbook><residence><country>CN</country></residence></us-applicant></us-applicants><inventors><inventor sequence="00" designation="us-only"><addressbook><last-name>YUAN</last-name><first-name>Can</first-name><address><city>Beijing</city><country>CN</country></address></addressbook></inventor><inventor sequence="01" designation="us-only"><addressbook><last-name>LI</last-name><first-name>Meng</first-name><address><city>Beijing</city><country>CN</country></address></addressbook></inventor><inventor sequence="02" designation="us-only"><addressbook><last-name>LI</last-name><first-name>Yongqian</first-name><address><city>Beijing</city><country>CN</country></address></addressbook></inventor><inventor sequence="03" designation="us-only"><addressbook><last-name>YUAN</last-name><first-name>Zhidong</first-name><address><city>Beijing</city><country>CN</country></address></addressbook></inventor><inventor sequence="04" designation="us-only"><addressbook><last-name>ZHANG</last-name><first-name>Dacheng</first-name><address><city>Beijing</city><country>CN</country></address></addressbook></inventor></inventors></us-parties><pct-or-regional-filing-data><document-id><country>WO</country><doc-number>PCT/CN2021/080390</doc-number><date>20210312</date></document-id><us-371c12-date><date>20220429</date></us-371c12-date></pct-or-regional-filing-data></us-bibliographic-data-application><abstract id="abstract"><p id="p-0001" num="0000">Provided are a display substrate and a display device. The display substrate includes a base substrate, and gate lines extending in a first direction, data lines extending in a second direction and pixel units that are on the base substrate, the first direction intersecting the second direction; each pixel unit including sub-pixels, each sub-pixel including a pixel circuit; the pixel circuit including at least a switching transistor, a drive transistor, a sensing transistor, and a storage capacitor; for each pixel circuit, the switching transistor, the drive transistor, and the sensing transistor therein are all on a same side of the storage capacitor; the switching transistor is at an intersection of the gate line and the data line connected thereto, and the switching transistor is adjacent to the sensing transistor in the first direction and adjacent to the drive transistor in the second direction.</p></abstract><drawings id="DRAWINGS"><figure id="Fig-EMI-D00000" num="00000"><img id="EMI-D00000" he="84.58mm" wi="141.05mm" file="US20230006023A1-20230105-D00000.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00001" num="00001"><img id="EMI-D00001" he="207.35mm" wi="115.82mm" file="US20230006023A1-20230105-D00001.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00002" num="00002"><img id="EMI-D00002" he="129.79mm" wi="70.53mm" file="US20230006023A1-20230105-D00002.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00003" num="00003"><img id="EMI-D00003" he="117.60mm" wi="122.43mm" file="US20230006023A1-20230105-D00003.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00004" num="00004"><img id="EMI-D00004" he="131.57mm" wi="152.48mm" file="US20230006023A1-20230105-D00004.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00005" num="00005"><img id="EMI-D00005" he="201.17mm" wi="122.94mm" file="US20230006023A1-20230105-D00005.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00006" num="00006"><img id="EMI-D00006" he="213.70mm" wi="143.00mm" file="US20230006023A1-20230105-D00006.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00007" num="00007"><img id="EMI-D00007" he="166.03mm" wi="148.67mm" file="US20230006023A1-20230105-D00007.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00008" num="00008"><img id="EMI-D00008" he="145.37mm" wi="109.14mm" file="US20230006023A1-20230105-D00008.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00009" num="00009"><img id="EMI-D00009" he="142.16mm" wi="84.16mm" file="US20230006023A1-20230105-D00009.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00010" num="00010"><img id="EMI-D00010" he="138.77mm" wi="136.31mm" file="US20230006023A1-20230105-D00010.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00011" num="00011"><img id="EMI-D00011" he="162.64mm" wi="116.33mm" file="US20230006023A1-20230105-D00011.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure></drawings><description id="description"><?summary-of-invention description="Summary of Invention" end="lead"?><heading id="h-0001" level="1">TECHNICAL FIELD</heading><p id="p-0002" num="0001">The present disclosure belongs to the field of display technology, and in particular, relates to a display substrate and a display device.</p><heading id="h-0002" level="1">BACKGROUND</heading><p id="p-0003" num="0002">An organic light-emitting diode (OLED) display substrate is a display substrate that is different from the traditional liquid crystal display (LCD), and has advantages of active illumination, good temperature characteristics, low power consumption, fast response, flexibility, ultra-thinness, low cost, etc. Therefore, it has become one of the important development discoveries of a new generation of display devices, and has attracted more and more attention.</p><heading id="h-0003" level="1">SUMMARY</heading><p id="p-0004" num="0003">The present disclosure aims to provide a display substrate and a display device to solve at least one of the technical problems existing in the related art.</p><p id="p-0005" num="0004">In a first aspect, an embodiment of the present disclosure provides a display substrate which includes a base substrate, and a plurality of gate lines extending in a first direction, a plurality of data lines extending in a second direction and a plurality of pixel units that are on the base substrate, the first direction intersecting the second direction;</p><p id="p-0006" num="0005">each of the plurality of pixel units includes a plurality of sub-pixels, each of the plurality of sub-pixels including a pixel circuit; the pixel circuit includes at least a switching transistor, a drive transistor, a sensing transistor, and a storage capacitor;</p><p id="p-0007" num="0006">for each pixel circuit, the switching transistor, the drive transistor, and the sensing transistor of the pixel circuit are all on a same side of the storage capacitor; the switching transistor is at an intersection of the gate line and the data line that are coupled to this switching transistor, and the switching transistor is adjacent to the sensing transistor in the first direction, and adjacent to the drive transistor in the second direction.</p><p id="p-0008" num="0007">In some embodiments, the plurality of pixel units are arranged in plurality of columns in the first direction, and are arranged in a plurality of rows in the second direction; the plurality of sub-pixels in each pixel unit are arranged in two rows in the second direction, and the sub-pixels in each row are arranged in the first direction;</p><p id="p-0009" num="0008">for the pixel units in a same row, the gates of the switching transistors of the pixel circuits are coupled to a same gate line;</p><p id="p-0010" num="0009">for the pixel units in a same column, the switching transistors of the pixel circuits in which organic electroluminescent diodes emit light with a same color are coupled to a same data line.</p><p id="p-0011" num="0010">In some embodiments, the gate coupled to each row of pixel units is between the two rows of sub-pixels in the row of pixel units.</p><p id="p-0012" num="0011">In some embodiments, for the two rows of sub-pixels in each row of pixel units, the gates of the switching transistors of the sub-pixels in one row are coupled to the gate line through first gate connection lines, the gates of the switching transistors of the sub-pixels in the other row are coupled to the gate line through second gate connection lines; the first gate connection lines are provided in the same layer and has the same material as the gate line, and the second gate connection lines are provided in the same layer and has the same material as the data line; a first insulation layer is provided between the layer where the gate line is located and the layer where the data line is located, and the second gate connection lines are coupled to the gate line through a via penetrating the first insulation layer.</p><p id="p-0013" num="0012">In some embodiments, the data lines coupled to each column of pixel units are located between the two columns of sub-pixels in the column of pixel units.</p><p id="p-0014" num="0013">In some embodiments, drains of the drive transistors of the pixel circuits in each column of pixel units are coupled to a first power line, and the first power line is located between the two columns of sub-pixels in the pixel units corresponding to the first power line.</p><p id="p-0015" num="0014">In some embodiments, the first power line includes a first sub-power line and a second sub-power line that are electrically coupled to each other; the first sub-power line is provided in the same layer and has the same material as the gate line; the second sub-power line is provided in the same layer and has the same material as the data line.</p><p id="p-0016" num="0015">In some embodiments, the display substrate further includes a plurality of control signal lines, and the gates of the sensing transistors of the pixel units located in a same row are coupled to a same control signal line.</p><p id="p-0017" num="0016">In some embodiments, the control signal line coupled to each row of pixel units is located between the two rows of sub-pixels of the row of pixel units.</p><p id="p-0018" num="0017">In some embodiments, the control signal line is provided in the same layer and has the same material as the gate line; for the two rows of sub-pixels in each row of pixel units, the gates of the sensing transistors of the sub-pixels in one row are coupled to the control signal line through first control signal connection lines, the gates of the sensing transistors of the sub-pixels in the other row are coupled to the control signal line through second control signal connection lines; the first control signal connection line is provided in the same layer and has the same material as the control signal line, and the second control signal connection line is provided in the same layer and has the same material as the data line; a first insulation layer is further provided between the layer where the gate line is located and the layer where the data line is located, and the second control signal connection line is coupled to the control signal line through a via penetrating the first insulation layer.</p><p id="p-0019" num="0018">In some embodiments, the display substrate further includes a plurality of sensing signal lines, and drains of the sensing transistors in the pixel units located in a same column are coupled to a same sensing line.</p><p id="p-0020" num="0019">In some embodiments, the sensing lines are provided in a same layer and have a same material as the data lines.</p><p id="p-0021" num="0020">In some embodiments, each of the pixel units includes sub-pixels arranged in two columns in the first direction and two rows in the second direction.</p><p id="p-0022" num="0021">In some embodiments, colors of light emitted from organic electroluminescent diodes of the sub-pixels in each of the pixel units are red, green, blue, and white, respectively.</p><p id="p-0023" num="0022">In some embodiments, the display substrate further includes a plurality of light-transmission units; the light-transmission units and the pixel units are provided alternately in the first direction or the second direction.</p><p id="p-0024" num="0023">In some embodiments, the switching transistor, the drive transistor, and the sensing transistor each include a semiconductor active layer, a gate, and a source and a drain provided in a same layer, which are provided sequentially; a light shielding layer and a buffer layer are sequentially provided between the semiconductor active layer and the base substrate; a gate insulation layer is provided between a layer where the gate is located and the semiconductor active layer; an interlayer insulation layer is provided between the layer where the gate is located and the layer where the source and the drain are located.</p><p id="p-0025" num="0024">In some embodiments, the storage capacitor includes a first electrode and a second electrode; the second electrode includes a first sub-electrode plate and a second sub-electrode plate; the first electrode is provided in the same layer and has a same material as the semiconductor active layer; the light shielding layer serves as the first sub-electrode plate; the second sub-electrode plate is provided in the same layer and has a same material as the source of the drive transistor; the first sub-electrode plate and the second sub-electrode plate are coupled to each other through a via penetrating the buffer layer, the gate insulation layer, the interlayer insulation layer.</p><p id="p-0026" num="0025">In some embodiments, the gate of the drive transistor in the pixel circuit is coupled to the source of the switching transistor through a first trace; the source of the drive transistor is coupled to the source of the sensing transistor through a second trace;</p><p id="p-0027" num="0026">the first trace and the second trace both are provided in the same layer and have a same material as the source of the drive transistor.</p><p id="p-0028" num="0027">In some embodiments, the display substrate further includes a supplementary cathode; the supplementary cathode includes a first sub-structure and a second sub-structure sequentially provided on the base substrate; the first sub-structure is provided in the same layer and has the same material as the gate of the drive transistor, the second sub-structure is provided in the same layer and has the same material as the source of the drive transistor, and the first sub-structure and the second sub-structure are coupled to each other through a via penetrating the interlayer insulation layer.</p><p id="p-0029" num="0028">In some embodiments, the supplementary cathode extends in the second direction, each column of sub-pixels are provided with one supplementary cathode on a side of the column of sub-pixels, and adjacent columns of supplementary cathodes are separated by one column of sub-pixels.</p><p id="p-0030" num="0029">In some embodiments, a passivation layer, a connecting electrode, and a planarization layer are provided sequentially between the source and the drain of the drive transistor and a layer where an anode of the organic electroluminescent diode is located; the connecting electrode is coupled to the drain of the drive transistor through a via penetrating the passivation layer, and the anode of the organic electroluminescent diode is coupled to the connecting electrode through a via penetrating the planarization layer.</p><p id="p-0031" num="0030">In some embodiments, the organic electroluminescent diode is a top-emission type of organic electroluminescent diode.</p><p id="p-0032" num="0031">In a second aspect, an embodiment of the present disclosure provides a display device which includes the aforementioned display substrate.</p><?summary-of-invention description="Summary of Invention" end="tail"?><?brief-description-of-drawings description="Brief Description of Drawings" end="lead"?><description-of-drawings><heading id="h-0004" level="1">BRIEF DESCRIPTION OF DRAWINGS</heading><p id="p-0033" num="0032"><figref idref="DRAWINGS">FIG. <b>1</b></figref> is an exemplary pixel arrangement diagram of a display substrate;</p><p id="p-0034" num="0033"><figref idref="DRAWINGS">FIG. <b>2</b></figref> is an exemplary pixel circuit diagram;</p><p id="p-0035" num="0034"><figref idref="DRAWINGS">FIG. <b>3</b></figref> is a pixel layout of a sub-pixel of a display substrate according to an embodiment of the present disclosure;</p><p id="p-0036" num="0035"><figref idref="DRAWINGS">FIG. <b>4</b></figref> is a schematic diagram illustrating an arrangement of pixels of a display substrate according to an embodiment of the present disclosure;</p><p id="p-0037" num="0036"><figref idref="DRAWINGS">FIG. <b>5</b></figref> is a schematic diagram of a pixel circuit of a pixel unit according to an embodiment of the present disclosure;</p><p id="p-0038" num="0037"><figref idref="DRAWINGS">FIG. <b>6</b></figref> is a schematic diagram illustrating another arrangement of pixels of a display substrate according to an embodiment of the present disclosure;</p><p id="p-0039" num="0038"><figref idref="DRAWINGS">FIG. <b>7</b></figref> is a cross-sectional view of a drive transistor and an organic electroluminescent diode of a display substrate according to an embodiment of the present disclosure;</p><p id="p-0040" num="0039"><figref idref="DRAWINGS">FIG. <b>8</b></figref> is another cross-sectional view of a drive transistor and an organic electroluminescent diode of a display substrate according to an embodiment of the present disclosure;</p><p id="p-0041" num="0040"><figref idref="DRAWINGS">FIG. <b>9</b></figref> is a layout of a pixel unit of a display substrate according to an embodiment of the present disclosure;</p><p id="p-0042" num="0041"><figref idref="DRAWINGS">FIG. <b>10</b></figref> is a layout of a layer where a light shielding layer in <figref idref="DRAWINGS">FIG. <b>9</b></figref> is located;</p><p id="p-0043" num="0042"><figref idref="DRAWINGS">FIG. <b>11</b></figref> is a layout of a semiconductor active layer in <figref idref="DRAWINGS">FIG. <b>9</b></figref> is located;</p><p id="p-0044" num="0043"><figref idref="DRAWINGS">FIG. <b>12</b></figref> is a layout of a layer where a gate in <figref idref="DRAWINGS">FIG. <b>9</b></figref> is located;</p><p id="p-0045" num="0044"><figref idref="DRAWINGS">FIG. <b>13</b></figref> is a layout of a layer where a source and a drain in <figref idref="DRAWINGS">FIG. <b>9</b></figref> are located.</p></description-of-drawings><?brief-description-of-drawings description="Brief Description of Drawings" end="tail"?><?detailed-description description="Detailed Description" end="lead"?><heading id="h-0005" level="1">DETAIL DESCRIPTION OF EMBODIMENTS</heading><p id="p-0046" num="0045">In order to enable those skilled in the art to better understand the technical solutions of the present disclosure, the present disclosure will be further described in detail below with reference to the accompanying drawings and specific implementations.</p><p id="p-0047" num="0046">Unless otherwise defined, the technical or scientific terms used in the present disclosure shall have the usual meanings understood by those with ordinary skills in the field to which this disclosure belongs. Words &#x201c;first&#x201d;, &#x201c;second&#x201d; and the like used in the present disclosure do not indicate any order, quantity or importance, but are only used to distinguish different components. Similarly, words&#x201c;a&#x201d;, &#x201c;one&#x201d; or &#x201c;the&#x201d; or the like do not mean quantity limitation, but mean that there is at least one. Words &#x201c;comprising&#x201d;, &#x201c;including&#x201d; and the like mean that the element or item appearing before the word encompasses the element or item listed after the word and its equivalents, but does not exclude other elements or items. Words &#x201c;connected&#x201d;, &#x201c;coupled&#x201d; and the like are not limited to physical or mechanical connections, but may include electrical connections, whether direct or indirect. Words &#x201c;up&#x201d;, &#x201c;down&#x201d;, &#x201c;left&#x201d;, &#x201c;right&#x201d;, etc. are only used to indicate the relative position relationship, and when the absolute position of the described object changes, the relative position relationship may also change accordingly.</p><p id="p-0048" num="0047"><figref idref="DRAWINGS">FIG. <b>1</b></figref> shows a structure of a display substrate. The display substrate includes a base substrate <b>10</b>, and a plurality of gate lines <b>1</b>, plurality of data lines <b>7</b>, plurality of control signal lines <b>13</b>, plurality of sensing lines <b>2</b>, and plurality of pixel units A provided on the base substrate <b>10</b>; the gate lines <b>1</b> and the control signal lines <b>13</b> extend in a first direction, the data lines <b>7</b> and the sensing lines <b>2</b> extend in a second direction, and the first direction intersects the second direction, that is, the gate lines <b>1</b> and the data lines <b>7</b> are arranged to intersect each other. Each pixel unit A includes a plurality of sub-pixels &#x2018;a&#x2019; located at intersections of the gate lines <b>1</b> and the data lines <b>7</b>. In <figref idref="DRAWINGS">FIG. <b>1</b></figref>, each pixel unit A includes a red sub-pixel R, a green sub-pixel G, and a blue sub-pixel B. Each sub-pixel &#x2018;a&#x2019; is provided with a pixel circuit therein.</p><p id="p-0049" num="0048"><figref idref="DRAWINGS">FIG. <b>2</b></figref> is an exemplary pixel circuit. The pixel circuit includes a switching transistor <b>4</b>, a drive transistor <b>5</b>, a sensing transistor <b>6</b>, a storage capacitor <b>3</b>, and an organic electroluminescent diode OLED; a gate <b>42</b> of the switching transistor <b>4</b> is connected to the gate line <b>1</b>, a source <b>42</b> of the switching transistor <b>4</b> is connected to a gate <b>52</b> of the drive transistor <b>5</b>, and a drain <b>43</b> of the switching transistor <b>4</b> is connected to the data line <b>7</b>; the gate <b>52</b> of the drive transistor <b>5</b> is connected to a first electrode of the storage capacitor <b>3</b>, the source <b>53</b> of the drive transistor <b>5</b> is connected to a second electrode <b>32</b> of the storage capacitor <b>3</b>, a source <b>63</b> of the sensing transistor <b>6</b> and an anode <b>401</b> of the organic electroluminescent diode OLED, a drain <b>54</b> of the driving transistor <b>5</b> is connected to a first power line <b>8</b>; a gate <b>62</b> of the sensing transistor is connected to the control signal line <b>13</b>, a drain <b>64</b> of the sensing transistor <b>6</b> is connected to a sensing signal; a cathode <b>403</b> of the organic electroluminescent diode OLED is connected to a second power line (or ground).</p><p id="p-0050" num="0049">When only an external compensation is required for the pixel circuit, the pixel circuit includes at least the following two stages in the operation process: a display stage (including a data-voltage-Vdata-writing process) and a sensing stage (including a current-reading process).</p><p id="p-0051" num="0050">In the display stage: a high-level signal is written to the gate line <b>1</b>, the switching transistor <b>4</b> is turned on, the data voltage Vdata in the data line <b>7</b> is written to the gate of the drive transistor, and the storage capacitor <b>3</b> is charged, and the organic electroluminescent diode OLED is driven by the drive transistor <b>5</b> to emit light.</p><p id="p-0052" num="0051">In the sensing stage: high-level signals are written to the gate line <b>1</b> and the signal control line, the sensing transistor and the drive transistor are turned on, a test voltage Vsense is written to the gate of the drive transistor through the data line <b>7</b>, and the sensing transistor <b>6</b> reads the electric signal at the source <b>53</b> of the drive transistor <b>5</b> and outputs it through sensing, so that the external compensation circuit compensates for the mobility of the drive transistor <b>5</b> by using the output electrical signal.</p><p id="p-0053" num="0052">Generally, the gate line <b>1</b> and the signal control line are arranged in parallel, and they are located on the upper and lower sides of the sub-pixel &#x2018;a&#x2019;. The switching transistor <b>4</b> is located at the intersection of the gate line <b>1</b> and the data line <b>7</b> to facilitate the connection between the gate <b>42</b> of the switching transistor <b>4</b> and the gate line <b>1</b>, and the connected between the drain of the switching transistor <b>4</b> and the data line <b>7</b>; the sensing transistor <b>6</b> is located at the intersection of the control signal line <b>13</b> and the sensing line <b>2</b>; the drive transistor <b>5</b> and the switching transistor <b>4</b> are arranged side by side in the first direction (the extending direction of the gate line <b>1</b>), and the storage capacitor <b>3</b> is located in the middle region of the sub-pixel &#x2018;a&#x2019;.</p><p id="p-0054" num="0053">The inventor found that, since the source <b>63</b> of the sensing transistor <b>6</b> is connected to the source <b>53</b> of the drive transistor <b>5</b>, there is a storage capacitor <b>3</b> between the drive transistor <b>5</b> and the sensing transistor <b>6</b>, which results in an inconvenient connection between the source <b>63</b> of the sensing transistor <b>6</b> and the source <b>53</b> of the drive transistor <b>5</b>. In order to solve the aforementioned problem, the following technical solutions are provided in the embodiments of the present disclosure.</p><p id="p-0055" num="0054">It should be noted that, in the embodiments of the present disclosure, description is made by taking an example that the first direction and the second direction are perpendicular to each other. In this case, the first direction is the row direction, and the second direction is the column direction. Of course, it will be appreciated that the perpendicularity of the first direction and the second direction does not constitute a limitation to the embodiments of the present disclosure, as long as the first direction and the second direction intersect each other. Accordingly, when the first direction is perpendicular to the second direction, in the embodiments of the present disclosure, description is made by taking an example that the pixel units A are arranged in an array. Of course, the pixel units A may also be arranged according to a certain rule.</p><p id="p-0056" num="0055">In a first aspect, as shown in <figref idref="DRAWINGS">FIG. <b>3</b></figref>, an embodiment of the present disclosure provides a display substrate. The display substrate includes a base substrate <b>10</b>, and a plurality of rows of gate lines <b>1</b>, a plurality of columns of data lines <b>7</b> and a plurality of pixel units A arranged in an array on the base substrate <b>10</b>. Each pixel unit A includes a plurality of sub-pixels &#x2018;a&#x2019;, and each sub-pixel &#x2018;a&#x2019; includes a pixel circuit; the pixel circuit includes at least a switching transistor <b>4</b>, a drive transistor <b>5</b>, a sensing transistor <b>6</b>, and a storage capacitor <b>3</b> (for example, the pixel circuit as shown in <figref idref="DRAWINGS">FIG. <b>2</b></figref>); for each pixel circuit, the switching transistor <b>4</b>, the drive transistor <b>5</b> and the sensing transistor <b>6</b> are all located on a same side of the storage capacitor <b>3</b>; the switching transistor <b>4</b> is located on an intersection of the gate line <b>1</b> and the data line <b>7</b> to which the switching transistor <b>4</b> is connected, and the switching transistor <b>4</b> is provided adjacent to the sensing transistor <b>6</b> in the row direction, and adjacent to the drive transistor <b>5</b> in the column direction.</p><p id="p-0057" num="0056">In the embodiment of the present disclosure, the switching transistor <b>4</b>, the drive transistor <b>5</b>, the sensing transistor <b>6</b>, and the storage capacitor <b>3</b> in the pixel circuit of each sub-pixel &#x2018;a&#x2019; are properly arranged such that the switching transistor, the drive transistor <b>5</b> and the sensing transistor <b>6</b> in each pixel circuit <b>4</b> are all located on the same side of the storage capacitor <b>3</b>, and the switching transistor <b>4</b> is provided adjacent to the sensing transistor <b>6</b> in the row direction and adjacent to the drive transistor <b>5</b> in the column direction. Therefore, the row-direction space of each sub-pixel &#x2018;a&#x2019; can be effectively used, which saves the column-direction space of each sub-pixel &#x2018;a&#x2019;, and effectively reduces the space occupied by each sub-pixel &#x2018;a&#x2019;, thereby ensuring that the resolution of the display panel to which the display substrate of the embodiment of the present disclosure is applied is greatly improved within a case where the layout space of the pixel-circuit is limited. Meanwhile, in the related art, there are non-light emitting regions of thin film transistors on both sides of the storage capacitor <b>3</b> in each sub-pixel &#x2018;a&#x2019; (for example, the switching transistor <b>4</b> and the sensing transistor <b>6</b> are located on opposite sides of the storage capacitor <b>3</b>), and thus a optical grating effect occurs, resulting in undesirable effects such as display ghosting. In contrast, in the embodiment of the present disclosure, the thin film transistors (the switching transistor <b>4</b>, the drive transistor <b>5</b>, and the sensing transistor <b>6</b>) in each sub-pixel &#x2018;a&#x2019; are collectively arranged, that is, arranged on the same side of the storage capacitor <b>3</b>, which effectively solves the problem of the optical grating effect in the related art.</p><p id="p-0058" num="0057">In some embodiments, each pixel unit A includes two rows of sub-pixels &#x2018;a&#x2019;, and the pixel circuits in the two rows of sub-pixels &#x2018;a&#x2019; are controlled by a same gate line <b>1</b>. The pixel circuits located in a same column of sub-pixels &#x2018;a&#x2019; and having organic electroluminescent diodes OLED emitting light with a same color are provided with a data voltage signal through a same data line <b>7</b>.</p><p id="p-0059" num="0058">In other words, for each row of pixel units A, the gates <b>42</b> of the switching transistors <b>4</b> in the pixel circuits are connected to the same gate line <b>1</b>. For each column of pixel units A, the drains <b>43</b> of the switching transistors <b>4</b> in the pixel circuits having the organic electroluminescent diodes OLED emitting light with the same color are connected to the same data line <b>7</b>.</p><p id="p-0060" num="0059">Specifically, if each pixel unit A includes four sub-pixels &#x2018;a&#x2019; arranged in two rows and two columns, and the colors of light emitted from the organic electroluminescent diodes OLED in the pixel circuits in the four sub-pixels &#x2018;a&#x2019; are all different. In this case, the gates <b>42</b> of the switching transistors <b>4</b> of the pixel circuits in the four sub-pixels &#x2018;a&#x2019; of each of the pixel units A in the same row are connected to a same gate line <b>1</b>, and the drains <b>43</b> of the switching transistors <b>4</b> of the pixel circuits in the four sub-pixels &#x2018;a&#x2019; of each of the pixel units A in the same column are connected to corresponding data lines <b>7</b>, respectively, that is to say, the four sub-pixels &#x2018;a&#x2019; of each of the pixel units A in one row are controlled by one gate line <b>1</b>, and the four sub-pixels &#x2018;a&#x2019; of each of the pixel units A in one column are provided with data voltage signals by four data lines <b>7</b>.</p><p id="p-0061" num="0060">In the embodiment of the present disclosure, since the plurality of sub-pixels &#x2018;a&#x2019; of each of the pixel units A in a same row are controlled by one gate line <b>1</b>, a plurality of sub-pixels &#x2018;a&#x2019; can be scanned when a scanning signal is input to this gate line <b>1</b>, which can greatly improve the refresh frequency of the display panel to which the embodiment of the present disclosure is applied.</p><p id="p-0062" num="0061">In some embodiments, when each pixel unit A includes two rows of sub-pixels &#x2018;a&#x2019;, the gate line <b>1</b> for controlling the two rows of sub-pixels &#x2018;a&#x2019; of the pixel unit A is located between the two rows of sub-pixels &#x2018;a&#x2019;. In this way, the connection of the gates <b>42</b> of the switching transistors <b>4</b> of the pixel circuits in the two rows of sub-pixels &#x2018;a&#x2019; to the gate line <b>1</b> is facilitated, and the gates <b>42</b> of the switching transistors <b>4</b> and the gate line <b>1</b> connected thereto can be prepared in a single process during preparation to form an integrated structure, so that the preparation process is simple and easy to implement.</p><p id="p-0063" num="0062">In some embodiments, as shown in <figref idref="DRAWINGS">FIGS. <b>12</b> and <b>13</b></figref>, for the two sub-pixels &#x2018;a&#x2019; in each row of pixel units A, the gates <b>42</b> of the switching transistors <b>4</b> of the sub-pixels &#x2018;a&#x2019; in one row are connected to the gate line <b>1</b> through first gate connection lines <b>11</b>, the gates <b>42</b> of the switching transistors <b>4</b> of the sub-pixels &#x2018;a&#x2019; in the other row are connected to the gate line <b>1</b> through second gate connection lines <b>12</b>; the first gate connection line <b>11</b> is provided in the same layer and has the same material as the gate line <b>1</b>, and the second gate connection line <b>12</b> is provided in the same layer and has the same material as the data line <b>7</b>; a first insulation layer is provided between the layer where the gate line <b>1</b> is located and the layer where the data line <b>7</b> is located, and the second gate connection line <b>12</b> is connected to the gate line <b>1</b> through a via penetrating the first insulation layer.</p><p id="p-0064" num="0063">It should be noted here that, in the embodiments of the present disclosure, description is made by taking an example that the switching transistor <b>4</b>, the drive transistor <b>5</b>, and the sensing transistor <b>6</b> are all top-gate thin film transistors. Respective film layers of the switching transistor <b>4</b>, the drive transistor <b>5</b>, and the sensing transistor <b>6</b> are provided in the same layer. Taking the drive transistor <b>5</b> as an example, it includes a semiconductor active layer <b>51</b>, a gate insulation layer <b>302</b>, a gate <b>52</b>, an interlayer insulation layer <b>303</b>, a source electrode <b>53</b> and a drain electrode <b>54</b> sequentially provided on the base substrate <b>10</b>. The above-mentioned gate line <b>1</b> is usually provided in the same layer as the gate <b>52</b> of the drive transistor <b>5</b>, and the data line <b>7</b> is usually provided in the same layer as the source <b>53</b> and the drain <b>54</b> of the drive transistor <b>5</b>. Therefore, the first insulation layer between the layers where the above-mentioned gate <b>1</b> and data line <b>7</b> are located refers to a two-layer structure of the gate insulation layer <b>302</b> and the interlayer insulation layer <b>303</b>, and the via penetrating the first insulation layer is a combined via composed of a via penetrating the gate insulation layer <b>302</b> and a via penetrating the interlayer insulation layer.</p><p id="p-0065" num="0064">In some embodiments, when each pixel unit A includes two columns of sub-pixels &#x2018;a&#x2019;, the data lines <b>7</b> for providing data voltage signals for the two columns of sub-pixels &#x2018;a&#x2019; of the pixel unit A are located between the two columns of sub-pixels &#x2018;a&#x2019;. In this way, the connection of the drains <b>43</b> of the switching transistors <b>4</b> of the two columns of sub-pixels &#x2018;a&#x2019; is facilitated, and the drains <b>43</b> of the switching transistors <b>4</b> and the data lines <b>7</b> can be prepared by a single process during preparation, and the drains of the switching transistors <b>4</b> and the data lines <b>7</b> connected thereto can be prepared into an integrated structure, so that the preparation process is simple and easy to implement.</p><p id="p-0066" num="0065">In some embodiments, the drains <b>54</b> of the drive transistors <b>5</b> of the pixel circuits of the sub-pixels &#x2018;a&#x2019; in each column of pixel units A are connected to the first power line <b>8</b>, and when each pixel unit A includes two columns of sub-pixels &#x2018;a&#x2019;, the first power line <b>8</b> is located between the two columns of sub-pixels &#x2018;a&#x2019; of the pixel unit A corresponding to it. The reason for such arrangement is that the drive transistor <b>5</b> and the switching transistor <b>4</b> are arranged side by side in the column direction, and the connection between the first power line <b>8</b> and the drain <b>54</b> of the drive transistor <b>5</b> will be more convenient with the arrangement.</p><p id="p-0067" num="0066">Further, the first power line <b>8</b> may include a first sub-power line <b>81</b> and a second sub-power line <b>82</b> electrically connected to each other; the first sub-power line is provided in the same layer and has the same material as the gate line <b>1</b>; the second sub-power line <b>82</b> is provided in the same layer and has the same material as the data line <b>7</b>, and the data line <b>7</b> is usually provided in the same layer and has the same material as the drain <b>54</b> of the drive transistor <b>5</b>. Therefore, the second sub-power line <b>82</b> can be provided in the same layer and has the same material as the drain <b>54</b> of the drive transistor <b>5</b>, and thus the first power line <b>8</b> and the drain <b>54</b> of the drive transistor <b>5</b> can be prepared by a single patterning process, so that the preparation process is simple and easy to implement.</p><p id="p-0068" num="0067">In some embodiments, when each pixel unit A includes two columns of sub-pixels &#x2018;a&#x2019;, the first power line <b>8</b> and the data lines <b>7</b> corresponding to each column of pixel units A are all located between the two columns of sub-pixels &#x2018;a&#x2019;. In this case, the extending directions of the first power line <b>8</b> and the data lines <b>7</b> may be set to be parallel, so that the wiring space of the first power line <b>8</b> and the data lines <b>7</b> can be reduced, and the pixel resolution can be improved.</p><p id="p-0069" num="0068">In some embodiments, the gate <b>62</b> of the sensing transistor <b>6</b> of each pixel circuit is connected to the control signal line <b>13</b> corresponding thereto. In the embodiment of the present disclosure, the gates <b>62</b> of the sensing transistors <b>6</b> of the pixel circuits of the pixel units A in the same row may be connected to the same control signal line <b>13</b>. In some embodiments, when each pixel unit A includes two rows of sub-pixels &#x2018;a&#x2019;, the control signal line <b>13</b> for controlling the row of pixel units A is located between the two rows of sub-pixels &#x2018;a&#x2019;. Further, the control signal line <b>13</b> may also be set parallel to the extending direction of the gate line <b>1</b>. In this way, when a gate line <b>1</b> is located between the two rows of sub-pixels &#x2018;a&#x2019; connected to the gate line <b>1</b>, the wiring space of the gate line <b>1</b> and the control signal line <b>13</b> can be reduced, and the pixel resolution is improved. In addition, the gate line <b>1</b> and the control signal line <b>13</b> can be provided in the same layer and have the same material. In this way, the gate line <b>1</b> and the control signal line <b>13</b> can be prepared by a single patterning process, which can simplify the process steps and reduce the process cost.</p><p id="p-0070" num="0069">In some embodiments, the control signal line <b>13</b> and the gate line <b>1</b> are provided in the same layer and have the same material; for the two rows of sub-pixels &#x2018;a&#x2019; of each row of pixel units A, the gates <b>62</b> of the sensing transistors <b>6</b> of the sub-pixels &#x2018;a&#x2019; in one row are connected to the control signal line <b>13</b> through first control signal connection lines <b>14</b>, and the gates <b>62</b> of the sensing transistors <b>6</b> of the sub-pixels &#x2018;a&#x2019; in the other row are connected to the control signal line <b>13</b> through second control signal connection lines <b>15</b>; the first control signal connection line <b>14</b> is provided in the same layer and has the same material as the control signal line <b>13</b>, the second control signal connection line <b>15</b> is provided in the same layer and has the same material as the data line <b>7</b>; a first insulation layer is provided between the layer where the gate line <b>1</b> is located and the layer where the data line <b>7</b> is located, and the second control signal connection line is connected to the control signal line through a via penetrating the first insulation layer.</p><p id="p-0071" num="0070">It should be noted here that, the description for this first insulation layer is the same as the above-mentioned first insulation layer, and will not be repeated here. For each row of pixel units A, if the gates <b>42</b> of the switching transistors <b>4</b> in the first row of sub-pixels &#x2018;a&#x2019; are connected to the gate line <b>1</b> through the first gate connection lines <b>12</b>, then the gates <b>62</b> of the sensing transistors <b>6</b> in the second row of sub-pixels &#x2018;a&#x2019; are connected to the control signal line <b>13</b> through the first control signal connection lines <b>14</b>. In this way, the problem of intersection of the connection lines caused by the arrangement of the gate line <b>1</b> and the control signal line <b>13</b> in the same layer is avoided.</p><p id="p-0072" num="0071">In the embodiments of the present disclosure, for each row of pixel units A, the gate line <b>1</b> and the control signal line <b>13</b> that are connected thereto, and the switching transistors <b>4</b>, the drive transistors <b>5</b> and the sensing transistors <b>6</b> in the sub-pixels &#x2018;a&#x2019; in each pixel unit A are collectively arranged (located in a region between the two rows of sub-pixels &#x2018;a&#x2019;), which reduces the area of the display region of the display panel and increases the area of the transparent region, thereby eliminating the optical grating effect.</p><p id="p-0073" num="0072">In some embodiments, the display substrate further includes plurality of sensing signal lines, and the drains <b>64</b> of the sensing transistors <b>6</b> of the pixel circuits of the pixel units A in the same column are connected to the same sensing line <b>2</b>.</p><p id="p-0074" num="0073">Further, each sensing line <b>2</b> is located on a same side of the pixel unit A corresponding to it, that is, adjacent sensing lines <b>2</b> are separated by a column of pixel units A. In this way, the inaccuracy of the transmitted electrical signals caused by signal coupling between the sensing lines <b>2</b> due to the collective arrangement of the sensing lines <b>2</b> can be avoided.</p><p id="p-0075" num="0074">In some embodiments, each pixel unit A adopts four sub-pixels &#x2018;a&#x2019; arranged in a square form, that is, each pixel unit A includes four sub-pixels &#x2018;a&#x2019; in two rows and two columns. In this case, the four sub-pixels &#x2018;a&#x2019; in one pixel unit A share one gate line <b>1</b>. If the colors of light emitted from the four organic electroluminescent diodes OLED in the four sub-pixels &#x2018;a&#x2019; are different, the four sub-pixels &#x2018;a&#x2019; are connected to four data lines <b>7</b>, respectively. In this case, the gate line <b>1</b>, the data line <b>7</b>, the control signal line <b>13</b>, the first power line <b>8</b>, and the sensing line <b>2</b> of the display substrate can all adopt any of the above-mentioned arrangements. The description will not be repeated here.</p><p id="p-0076" num="0075">In some embodiments, the colors of light emitted from the organic electroluminescent diodes OLED of the sub-pixels &#x2018;a&#x2019; in each pixel unit A are red (R), green (G), blue (B), and white (W), respectively, that is, each pixel unit A includes a red sub-pixel R, a green sub-pixel G, a blue sub-pixel B, a white sub-pixel W, the data lines correspondingly connected to the four sub-pixels respectively are denoted by <b>7</b>(R), <b>7</b>(G), <b>7</b>(B), <b>7</b>(W). As shown in <figref idref="DRAWINGS">FIGS. <b>4</b> and <b>5</b></figref>, in the embodiments of the present disclosure, description is made by taking an example that, in each pixel unit A, the colors of light emitted from the organic electroluminescent diodes OLED of the first row of sub-pixels &#x2018;a&#x2019; are red and blue, and the colors of light emitted from the organic electroluminescent diodes OLED of the second row of sub-pixels &#x2018;a&#x2019; are green and white. Of course, each pixel unit A is not limited to including only four sub-pixels &#x2018;a&#x2019;. For example, each pixel unit A includes three sub-pixels &#x2018;a&#x2019;, for example, sub-pixels &#x2018;a&#x2019; of three colors of red, green and blue, which may be arranged in a triangular shape.</p><p id="p-0077" num="0076">As shown in <figref idref="DRAWINGS">FIG. <b>6</b></figref>, the display substrate in the embodiments of the present disclosure can be applied to a transparent display. In this case, the display substrate not only includes the above structure, but also includes light-transmission units Q. The light-transmission units Q and the pixel units A are provided alternately in the row direction or the column direction. The pixel unit A performs display according to an image to be displayed, and the light-transmission unit Q, as its name implies, can transmit light at the position where the light-transmitting unit Q is located, and when viewing the display panel to which the display substrate is applied, the viewer can see the scene behind the display panel (the side facing away from the display surface) through the light-transmission unit Q.</p><p id="p-0078" num="0077">It should be noted here that, each sub-pixel &#x2018;a&#x2019; acquires a scanning signal through the gate line <b>1</b> electrically connected thereto and acquires a data voltage signal through the data line <b>7</b>. Under the action of the scanning signal and the data voltage signal, the organic electroluminescent diodes OLED in the sub-pixel &#x2018;a&#x2019; emit light. In each column of sub-pixels &#x2018;a&#x2019;, the sub-pixels &#x2018;a&#x2019; in which the organic electroluminescent diodes OLED emit light with the same color are connected to the same data line <b>7</b>, which passes through the light-transmission unit Q and needs to be shielded by a black matrix (not shown in the figure).</p><p id="p-0079" num="0078">In some embodiments, the switching transistor <b>4</b>, the drive transistor <b>5</b>, and the sensing transistor <b>6</b> in the display substrate all include a semiconductor active layer, a gate, and a source and a drain in a same layer, which are provided sequentially; a light shielding layer and a buffer layer <b>301</b> are provided sequentially between the semiconductor active layer and the base substrate <b>10</b>; a gate insulation layer <b>302</b> is provided between the layer where the gate is located and the semiconductor active layer; an interlayer insulation layer <b>303</b> is provided between the layer where the gate is located and the layer where the source and the drain are located.</p><p id="p-0080" num="0079">The switching transistor <b>4</b>, the drive transistor <b>5</b>, and the sensing transistor <b>6</b> in the embodiments of the present disclosure may all be oxide thin film transistors, or may be polysilicon or amorphous silicon thin film transistors. In the embodiments of the present disclosure, description is made by taking an example that the transistors are all oxide transistors. The switching transistor <b>4</b>, the drive transistor <b>5</b>, and the sensing transistor <b>6</b> may all be top-gate transistors or bottom-gate transistors. In the following, description is made by taking an example that the transistors in the embodiments of the present disclosure are all top-gate transistors. Since the switching transistor <b>4</b>, the drive transistor <b>5</b>, and the sensing transistor <b>6</b> all include the semiconductor active layer, the gate, and the source and the drain provided in the same layer, which are provided sequentially, the film layers on the display substrate are described with reference to the layer structures of the drive transistor <b>5</b> and the organic electroluminescent diode OLED.</p><p id="p-0081" num="0080">In one example, since the drive transistor <b>5</b> is a top-gate oxide thin film transistor, in order to prevent light from affecting the electron mobility of the semiconductor active layer, a light shielding layer and a buffer layer <b>301</b> are sequentially formed on the base substrate <b>10</b> before forming the transistor. The drive transistor <b>5</b> may be a top-gate type, and may include a semiconductor active layer, a gate insulation layer <b>302</b>, a gate, an interlayer insulation layer <b>303</b>, a source, and a drain sequentially provided on a side of the base substrate <b>10</b> away from the buffer layer <b>301</b>. The source and the drain are located on two opposite sides of the gate, and may respectively contact a source contact region and a drain contact region on two opposite sides of the active layer through vias (for example, metal vias), respectively. It will be appreciated that the drive transistor <b>5</b> may also be a bottom-gate type.</p><p id="p-0082" num="0081">The storage capacitor <b>3</b> includes a first electrode and a second electrode <b>32</b>; the second electrode <b>32</b> includes a first sub-electrode plate <b>311</b> and a second sub-electrode plate <b>312</b>; orthographic projections of the first electrode, the first sub-electrode plate <b>311</b> and the second sub-electrode plate <b>312</b> on the base substrate <b>10</b> at least partially overlap.</p><p id="p-0083" num="0082">Specifically, the first electrode is provided in the same layer and has a same material as the semiconductor active layer; the first sub-electrode plate <b>311</b> is provided in the same layer and has a same material as the light shielding layer; the second sub-electrode plate <b>312</b> is provided in the same layer and has a same material as the source <b>53</b> of the drive transistor <b>5</b>; the first sub-electrode plate <b>311</b> and the second sub-electrode plate <b>312</b> are connected to each other through a via penetrating the buffer layer <b>301</b>, the gate insulation layer <b>302</b>, the interlayer insulation layer <b>303</b>. The first via includes a via penetrating the buffer layer <b>301</b>, a via penetrating the gate insulation layer <b>302</b>, and a via penetrating the interlayer insulation layer <b>303</b> which are combined together.</p><p id="p-0084" num="0083">For example, the materials of the gate and the light shielding layer may include metal materials or alloy materials, such as molybdenum, aluminum, and titanium, and so on. The source and the drain may include metal materials or alloy materials, such as a metal single-layer or multi-layer structure formed of molybdenum, aluminum, and titanium, and so on. For example, the multi-layer structure is a multi-metal laminated layer, such as a laminated layer of titanium, aluminum, and titanium (Al/Ti/Al), etc. The material of the semiconductor active layer may include an oxide semiconductor material, such as indium gallium zinc oxide, indium gallium tin oxide, and the like.</p><p id="p-0085" num="0084">As shown in <figref idref="DRAWINGS">FIG. <b>7</b></figref>, a planarization layer <b>304</b> is provided on the side of the drive transistor <b>5</b> away from the base substrate <b>10</b>. The planarization layer <b>304</b> is usually made of an organic material, such as photoresist, acrylic-based polymer, silicon-based polymer, and the like.</p><p id="p-0086" num="0085">As shown in <figref idref="DRAWINGS">FIG. <b>7</b></figref>, the organic electroluminescent diode OLED may include an anode <b>401</b> of the organic electroluminescent diode OLED and a pixel definition layer <b>306</b> sequentially formed on the planarization layer <b>304</b>. It will be appreciated that the organic electroluminescent diode OLED may further include a light emitting layer <b>402</b> and a cathode <b>403</b>.</p><p id="p-0087" num="0086">As shown in <figref idref="DRAWINGS">FIG. <b>7</b></figref>, the anode (the first electrode) of the organic electroluminescent diode OLED may be electrically connected to the source <b>53</b> of the drive transistor <b>5</b> through a via penetrating the planarization layer <b>304</b>. The anode may be made of ITO (Indium Tin Oxide) or Indium Zinc Oxide (IZO) or Zinc oxide (ZnO) or the like; the pixel definition layer <b>306</b> may cover the planarization layer <b>304</b>. The pixel definition layer <b>306</b> may be made of an organic material, e.g., photoresist or another organic material, and the pixel definition layer <b>306</b> may have a receiving part exposing the first electrode; the light emitting layer is located in the receiving part and formed on the anode, and the light emitting layer may include a small molecular organic material or a polymer molecular organic material, which may be a fluorescent light-emitting material or a phosphorescent light-emitting material, and may emit red light, green light, blue light, or white light, etc.; in addition, according to different actual needs, in different examples, the light emitting layer may further include functional layers such as an electron injection layer, an electron transport layer, a hole injection layer, a hole transport layer, etc.; the cathode covers the light emitting layer. The cathode may be made of a metal material such as lithium (Li), aluminum (Al), magnesium (Mg), and silver (Ag).</p><p id="p-0088" num="0087">It should be noted that, the anode <b>401</b>, the light emitting layer <b>402</b>, and the cathode <b>403</b> can constitute an organic electroluminescent diode OLED. The display substrate includes organic electroluminescent diodes OLED arranged in an array. In addition, it should be noted that the anodes <b>401</b> of the organic electroluminescence diodes OLED are independent of each other, and the cathodes <b>403</b> of the organic electroluminescence diodes OLED can be connected as an integrated plate; that is, the cathode is an integrated-plate structure provided on the display substrate, and is a common electrode for a plurality of organic electroluminescent diodes OLED.</p><p id="p-0089" num="0088">In some embodiments, as shown in <figref idref="DRAWINGS">FIG. <b>8</b></figref>, the anode <b>401</b> of the organic electroluminescent diode OLED may also be electrically connected to the source <b>53</b> of the drive transistor <b>5</b> through a connecting electrode <b>501</b>. When the anode <b>401</b> is electrically connected to the drive transistor <b>5</b> through the connecting electrode <b>501</b>, a passivation (PVX) layer may be formed between the planarization layer <b>304</b> and the layer where the source <b>53</b> and the drain of the drive transistor <b>5</b> are located. The passivation layer <b>305</b> may be formed of a material such as silicon oxide, silicon nitride, or silicon oxynitride; the passivation layer <b>305</b> covers the layer where the source and drain are located; and the connecting electrode <b>501</b> is formed between the planarization layer <b>304</b> and the passivation layer <b>305</b>, and is connected electrically to the source <b>53</b> of the drive transistor <b>5</b> through a via (for example, a metal via) in the passivation layer <b>305</b>; the first electrode may be connected electrically to the connecting electrode <b>501</b> through a via (for example, a metal via) in the planarization layer <b>304</b>. In this way, the connection between the anode <b>401</b> of the organic electroluminescent diode OLED and the source <b>53</b> of the drive transistor <b>5</b> is achieved.</p><p id="p-0090" num="0089">Of course, a structure such as an encapsulation layer may further be included on the organic electroluminescent diode OLED, and the encapsulation layer includes a first encapsulation layer, a second encapsulation layer, and a third encapsulation layer stacked in sequence. The first encapsulation layer and the third encapsulation layer are configured to prevent water and oxygen from entering the light emitting layer; the first encapsulation layer and the third encapsulation layer may be made of an inorganic material such as silicon nitride and silicon oxide. The second encapsulation layer is used to achieve planarization to facilitate the production of the third encapsulation film layer. The second encapsulation layer may be made of acrylic-based polymer, silicon-based polymer, and the like.</p><p id="p-0091" num="0090">In some embodiments, the gate <b>52</b> of the drive transistor <b>5</b> and the source <b>42</b> of the switching transistor <b>4</b> in the pixel circuit are connected by a first trace <b>201</b>; the source <b>53</b> of the drive transistor <b>5</b> and the source <b>63</b> of the sensing transistor <b>6</b> are connected by a second trace <b>202</b>; the first trace <b>201</b> and the second trace <b>202</b> are provided in the same layer and have the same material as the source <b>53</b> of the drive transistor <b>5</b>. Of course, the data line <b>7</b>, the sensing line <b>2</b>, the first power line <b>8</b> and other structures may also be provided on the same layer as the source <b>53</b> and the drain of the drive transistor <b>5</b>. In this way, the formed display substrate can be made lighter and thinner.</p><p id="p-0092" num="0091">In some embodiments, since the cathodes <b>403</b> of the plurality of organic electroluminescent diodes OLED in the display substrate are of an integrated-plate structure, the input signal for an organic electroluminescent diode OLED farther from the signal input terminal has a larger voltage drop (IR drop). Therefore, the display substrate in the embodiments of the present disclosure is further provided with a supplementary cathode <b>9</b>; the supplementary cathode <b>9</b> includes a first sub-structure <b>91</b> and a second sub-structure <b>92</b> sequentially provided on the base substrate <b>10</b>; the first sub-structure <b>91</b> is provided in the same layer and has the same material as the gate <b>52</b> of the drive transistor <b>5</b>, and the second sub-structure <b>92</b> is provided in the same layer and has the same material as the source <b>53</b> of the drive transistor <b>5</b>. The first sub-structure <b>91</b> and the second sub-structure <b>92</b> are connected to each other through a second via penetrating the interlayer. It should be noted here that, in order to facilitate the connection of the first sub-structure <b>91</b> and the second sub-structure <b>92</b>, the number of the second vias is multiple, and the plurality of second vias are arranged in a column in the extension direction of the supplementary cathode <b>9</b>.</p><p id="p-0093" num="0092">The supplementary cathode <b>9</b> extends in the column direction, one supplementary cathode <b>9</b> is provided on a side of each column of sub-pixels &#x2018;a&#x2019;, and adjacent columns of supplementary cathodes <b>9</b> are separated by a column of sub-pixels &#x2018;a&#x2019;.</p><p id="p-0094" num="0093">In some embodiments, since a light shielding layer is provided on the base substrate <b>10</b> in the embodiments of the present disclosure, the organic electroluminescent diode OLED is a top-emission organic electroluminescent diode OLED.</p><p id="p-0095" num="0094">In order to make the structure of the display substrate in the embodiments of the present disclosure clearer, the structure of the display substrate will be described in conjunction with the following method for preparing the display substrate. In addition, it should be noted that the following method is only an example structure of the display substrate, and does not constitute a limitation to the protection scope of the embodiments of the present disclosure. The pixel unit A in the display substrate includes four sub-pixels &#x2018;a&#x2019; arranged in a square form, and the data lines corresponding to the four sub-pixels are denoted by <b>7</b>(R), <b>7</b>(G), <b>7</b>(B) and <b>7</b>(W), respectively. With reference to <figref idref="DRAWINGS">FIGS. <b>5</b> and <b>9</b>-<b>13</b></figref>, the method for preparing the display substrate according to the embodiments of the present disclosure includes the following steps S<b>01</b> to S<b>13</b>.</p><p id="p-0096" num="0095">In S<b>01</b>, the base substrate <b>10</b> is provided. The base substrate <b>10</b> is a transparent base substrate <b>10</b>, such as a glass base substrate <b>10</b> or the like.</p><p id="p-0097" num="0096">In S<b>02</b>, the light shielding layer and the sensing connection line for connecting the drain <b>64</b> of the sensing transistor <b>6</b> in each pixel circuit to the sensing line <b>2</b> are formed on the base substrate <b>10</b>, as shown in <figref idref="DRAWINGS">FIG. <b>10</b></figref>.</p><p id="p-0098" num="0097">In the embodiment of the present disclosure, as shown in <figref idref="DRAWINGS">FIG. <b>10</b></figref>, the light shielding layer may be used as the first sub-electrode plate <b>311</b> of the first electrode of the storage capacitor <b>3</b>. It should be noted here that, a position of each light shielding layer is marked with a small box denoted by <b>101</b>. These four positions are positions where the light shielding layers are connected to the second sub-electrode plates <b>312</b> of the first electrodes of the storage capacitors <b>3</b>. The insulation layer located between the light shielding layer and the layer where the second sub-electrode plate <b>312</b> is located will form a via in the corresponding small box <b>101</b>. Three small boxes circled on the sensing connection line are denoted by <b>102</b><i>a</i>, <b>102</b><i>b</i>, and <b>102</b><i>c</i>, respectively, the positions of <b>102</b><i>a </i>and <b>102</b><i>b </i>each are positions where the drains <b>64</b> of the sensing transistors <b>6</b> of two sub-pixels &#x2018;a&#x2019; above and below the positions <b>102</b><i>a </i>and <b>102</b><i>b </i>are connected to the first sensing connection line <b>21</b>, respectively, and the position <b>102</b><i>c </i>is a position where the first sensing connection line <b>21</b> is connected to the sensing line <b>2</b>; vias are provided at the positions <b>102</b><i>a</i>, <b>102</b><i>b</i>, and <b>102</b><i>c </i>in the insulation layers located between the layer where the first sensing connection line <b>21</b> is located and the drain <b>64</b> of the sensing transistor <b>6</b>, and located between the layer where the first sensing connection line <b>21</b> is located and the sensing line <b>2</b>.</p><p id="p-0099" num="0098">In S<b>03</b>, the buffer layer <b>301</b> is formed on the base substrate <b>10</b> with the light shielding layer formed, and vias are formed at positions in the buffer layer <b>301</b> corresponding to the positions <b>101</b>, <b>102</b><i>a</i>, <b>102</b><i>b</i>, and <b>102</b><i>c. </i></p><p id="p-0100" num="0099">S<b>04</b>, the semiconductor active layers of the switching transistor <b>4</b>, the drive transistor <b>5</b> and the sensing transistor <b>6</b>, and the second electrode <b>32</b> of the storage capacitor <b>3</b> in each sub-pixel &#x2018;a&#x2019; are formed on the substrate <b>10</b> with the buffer layer <b>301</b> formed, as shown in <figref idref="DRAWINGS">FIG. <b>11</b></figref>.</p><p id="p-0101" num="0100">It should be noted that, the position of the small box on the second electrode <b>32</b> of the storage capacitor <b>3</b> shown in <figref idref="DRAWINGS">FIG. <b>11</b></figref> is denoted by <b>103</b>, which is a position where the second electrode <b>32</b> of the storage capacitor <b>3</b> is connected to the gate <b>52</b> of the drive transistor <b>5</b> in the sub-pixel &#x2018;a&#x2019;. Thus, a via is formed at the position <b>103</b> in the insulation layer located between the gate <b>52</b> of the drive transistor <b>5</b> and the second electrode <b>32</b> of the storage capacitor <b>3</b>, so as to facilitate the connection between the second electrode <b>32</b> of the storage capacitor <b>3</b> and the gate <b>52</b> of the drive transistor <b>5</b>. The two small boxes on the active layer of the switching transistor <b>4</b> in each sub-pixel &#x2018;a&#x2019; are denoted as <b>104</b><i>a </i>and <b>104</b><i>b</i>, respectively, the two small boxes on the active layer of the drive transistor <b>5</b> are denoted as <b>104</b><i>c </i>and <b>104</b><i>d</i>, respectively, and the two small boxes on the active layer of the sensing transistor <b>6</b> are denoted as <b>104</b><i>e </i>and <b>104</b><i>f</i>, respectively; <b>104</b><i>a </i>and <b>104</b><i>b </i>correspond to the positions where the source <b>42</b> and the drain of the switching transistor <b>4</b> are connected to the semiconductor active layer of the switching transistor <b>4</b>, respectively; <b>104</b><i>c </i>and <b>104</b><i>d </i>correspond to the positions where the source <b>53</b> and the drain of the drive transistor <b>5</b> are connected to the semiconductor active layer of the drive transistor <b>5</b>, respectively; <b>104</b><i>e </i>and <b>104</b><i>f </i>correspond to the positions where the source <b>63</b> and the drain of the sensing transistor <b>6</b> are connected to the semiconductor active layer of the sensing transistor <b>6</b>, respectively; thus, vias are formed at positions corresponding to <b>104</b><i>a</i>, <b>104</b><i>b</i>, <b>104</b><i>c</i>, <b>104</b><i>d</i>, <b>104</b><i>e</i>, and <b>104</b><i>f </i>in the insulation layer located between the layer where the semiconductor active layers of the switching transistor <b>4</b>, the drive transistor <b>5</b> and the sensing transistor <b>6</b> are located and the layer where the sources and drains of the switching transistor <b>4</b>, the drive transistor <b>5</b> and the sensing transistor <b>6</b> are located.</p><p id="p-0102" num="0101">In S<b>05</b>, the gate insulation layer <b>302</b> is formed on the base substrate <b>10</b> with the semiconductor active layers of the switching transistor <b>4</b>, the drive transistor <b>5</b> and the sensing transistor <b>6</b> formed, and vias are formed at positions of the gate insulation layer <b>302</b> corresponding to <b>101</b>, <b>102</b><i>a</i>, <b>102</b><i>b</i>, <b>102</b><i>c</i>, <b>103</b>, <b>104</b><i>a</i>, <b>104</b><i>b</i>, <b>104</b><i>c</i>, <b>104</b><i>d</i>, <b>104</b><i>e</i>, and <b>104</b><i>f. </i></p><p id="p-0103" num="0102">In S<b>06</b>, the gates of the switching transistor <b>4</b>, the drive transistor <b>5</b> and the sensing transistor <b>6</b>, the gate line <b>1</b>, the control signal line, the first gate connection line <b>11</b>, the first control signal connection line <b>14</b>, the first sub-power line <b>81</b> of the first power line <b>8</b>, the power connection line, the first sub-structure <b>91</b> of the supplementary cathode <b>9</b>, and the data connection line <b>71</b> are formed on the base substrate <b>10</b> with the gate insulation layer <b>302</b> formed; the gate <b>52</b> of each drive transistor <b>5</b> is connected to the second electrode <b>32</b> of the storage capacitor <b>3</b> through the via at the position <b>103</b>; in the pixel unit A, the gates <b>42</b> of the switching transistors <b>4</b> in the first row of sub-pixels &#x2018;a&#x2019; are connected to the gate line <b>1</b> through the first gate connection line <b>11</b>, and the gates <b>62</b> of the sensing transistors <b>6</b> in the second row of sub-pixels &#x2018;a&#x2019; are connected to the control signal line <b>13</b> through the first control signal connection line <b>14</b>; two sub-pixels &#x2018;a&#x2019; in a same row correspond one first sub-power line <b>81</b>, and the two sub-pixels &#x2018;a&#x2019; are connected to the first sub-power line <b>81</b> through corresponding power connection lines, respectively; as shown in <figref idref="DRAWINGS">FIG. <b>12</b></figref>.</p><p id="p-0104" num="0103">It should be noted here that, in the pixel unit A, the gates <b>42</b> of the switching transistors <b>4</b> in the first row of sub-pixels &#x2018;a&#x2019;, the first gate connection line <b>11</b> and the gate line may be of an integrated structure; the gates of the sensing transistors in the second row of sub-pixels &#x2018;a&#x2019;, the first control signal connection line <b>14</b> and the control signal line <b>13</b> may be of an integrated structure. As shown in <figref idref="DRAWINGS">FIG. <b>12</b></figref>, the boxes on the first structure of the supplementary cathode <b>9</b> in each sub-pixel &#x2018;a&#x2019; are denoted by <b>105</b>, the positions of <b>105</b> are connection positions between the first sub-structure <b>91</b> and the second sub-structure <b>92</b> of the supplementary <b>9</b>, and thus vias are provided at the positions corresponding to <b>105</b> in the insulation layer located between the first sub-structure <b>91</b> and the second sub-structure <b>92</b> of the supplementary cathode <b>9</b>. The boxes on each first sub-power line <b>81</b> and power connection line are denoted by <b>106</b><i>a </i>and <b>106</b><i>b</i>, respectively; the positions of <b>106</b><i>a </i>are connection positions between the first sub-power line <b>81</b> and the second sub-power line <b>82</b> of the first power line <b>8</b>; the positions of <b>106</b><i>b </i>are connection positions between the power connection line and the source <b>53</b> of the drive transistor <b>5</b>, and thus vias are formed at the positions corresponding to <b>106</b><i>a </i>and <b>106</b><i>b </i>in the insulation layer located between the layer where the first sub-power line <b>81</b> is located and the power connection line. The boxes on the gate line <b>1</b> are denoted by <b>107</b><i>a </i>and <b>107</b><i>b</i>, respectively, and the boxes on the gates <b>42</b> of the switching transistors <b>4</b> in the second row of sub-pixels &#x2018;a&#x2019; are denoted by <b>107</b><i>c </i>and <b>107</b><i>d</i>, respectively; the positions of <b>107</b><i>a </i>and <b>107</b><i>c </i>are positions at which the gate <b>42</b> of the switching transistor <b>4</b> in the sub-pixel &#x2018;a&#x2019; at the second row and the first column in the pixel unit A is connected to the gate line <b>1</b> through the second gate connection line <b>12</b>; the positions of <b>107</b><i>b </i>and <b>107</b><i>d </i>are positions at which the gate <b>42</b> of the switching transistor <b>4</b> in the sub-pixel &#x2018;a&#x2019; at the second row and the second column in the pixel unit A is connected to the gate line <b>1</b> through the second gate connection line <b>12</b>, and thus, vias are formed at the positions corresponding to <b>107</b><i>a</i>, <b>107</b><i>b</i>, <b>107</b><i>c </i>and <b>107</b><i>d </i>in the insulation layer located between the layer where the gate <b>42</b> of the switching transistor <b>4</b> and the gate line <b>1</b> are located and the layer where the second gate connection line <b>12</b> is located. The box on the gate <b>52</b> of each drive transistor <b>5</b> is denoted by <b>108</b>. The position of <b>108</b> is a connection position between the gate <b>52</b> of the drive transistor and the source <b>42</b> of the switching transistor <b>4</b> in each sub-pixel &#x2018;a&#x2019;. Thus, a via is formed at the position corresponding to <b>108</b> in the insulation layer located between the layer where the gate <b>52</b> of the drive transistor <b>5</b> is located and the layer where the source <b>42</b> of the switching transistor <b>4</b> is located. The boxes on the control signal line <b>13</b> are denoted by <b>109</b><i>a </i>and <b>109</b><i>b</i>, respectively; the boxes on the gate <b>62</b> of the sensing transistor <b>6</b> in the first row of sub-pixels &#x2018;a&#x2019; in the pixel unit A are denoted by <b>109</b><i>c </i>and <b>109</b><i>d</i>, respectively; the positions of <b>109</b><i>a </i>and <b>109</b><i>c </i>are connection positions at which the gate <b>62</b> of the sensing transistor <b>6</b> in the sub-pixel &#x2018;a&#x2019; at the first row and the first column in the pixel unit A is connected to the control signal line <b>13</b> through the second sensing connection line <b>22</b>; the positions <b>109</b><i>b </i>and <b>109</b><i>d </i>are connection positions at which the gate <b>62</b> of the sensing transistor <b>6</b> in the sub-pixel &#x2018;a&#x2019; at the first row and the second column in the pixel unit A is connected to the control signal line <b>13</b> through the second sensing connection line <b>22</b>. Thus, vias are formed at the positions corresponding to the positions of <b>109</b><i>a</i>, <b>109</b><i>b</i>, <b>109</b><i>c </i>and <b>109</b><i>d </i>in the insulation layer located between the layer where the gate <b>62</b> of the sensing transistor <b>6</b> and the control signal line <b>13</b> are located and the layer where the second sensing connection line <b>22</b> is located. The data connection lines <b>71</b> in the second row of sub-pixels &#x2018;a&#x2019; in the pixel unit A are to prevent the four data lines <b>7</b> between the two columns of sub-pixels &#x2018;a&#x2019; from being short-circuited when they are connected. It will be appreciated that, the two data connection lines <b>71</b> in the pixel unit A may be provided in any two of the four sub-pixels &#x2018;a&#x2019;, respectively. In the embodiment of the present disclosure, for example, the data connection lines <b>71</b> are located in the second row of sub-pixels &#x2018;a&#x2019; in the pixel unit A, respectively. The two small boxes at both ends of the data connection line <b>71</b> in the sub-pixel &#x2018;a&#x2019; at the second row and the first column in the pixel unit A are denoted by <b>110</b><i>a </i>and <b>110</b><i>b</i>, respectively, and the two small boxes at both ends of the data connection line <b>71</b> in the sub-pixel &#x2018;a&#x2019; at the second row and the second column in the pixel unit A are denoted by <b>110</b><i>c </i>and <b>110</b><i>d</i>, respectively; the positions of <b>110</b><i>a </i>and <b>110</b><i>c </i>are connection positions between the drain <b>43</b> of the switching transistor <b>4</b> in each sub-pixel &#x2018;a&#x2019; and the data connection line <b>71</b>, respectively; the positions of <b>110</b><i>b </i>and <b>110</b><i>d </i>are connection positions between the data line <b>7</b> connected to each sub-pixel &#x2018;a&#x2019; and the data connection line <b>71</b>, respectively. Thus, vias are formed at positions corresponding to <b>110</b><i>a</i>, <b>110</b><i>b</i>, <b>110</b><i>c </i>and <b>110</b><i>d </i>in the insulation layer located between the layer where the data connection line <b>71</b> is located and the layer where the drain <b>43</b> of the switching transistor <b>4</b> and the data line <b>7</b> are located.</p><p id="p-0105" num="0104">In S<b>07</b>, the interlayer insulation <b>303</b> is formed on the base substrate <b>10</b> with the gates of the switching transistor <b>4</b>, the drive transistor <b>5</b> and the sensing transistor <b>6</b>, the gate line <b>1</b>, the control signal line, the first gate connection line <b>11</b>, the first control signal connection line <b>14</b>, the first sub-power line <b>81</b> of the power line <b>8</b>, the power connection line, the first sub-structure <b>91</b> of the supplementary cathode <b>9</b>, and the data connection line <b>71</b> formed, and vias are formed at positions in the interlayer insulation layer <b>303</b> corresponding to <b>101</b>, <b>102</b><i>a</i>, <b>102</b><i>b</i>, <b>102</b><i>c</i>, <b>104</b><i>a</i>, <b>104</b><i>b</i>, <b>104</b><i>c</i>, <b>104</b><i>d</i>, <b>104</b><i>e</i>, <b>104</b><i>f</i>, <b>105</b>, <b>106</b><i>a</i>, <b>106</b><i>b</i>, <b>107</b><i>a</i>, <b>107</b><i>b</i>, <b>107</b><i>c</i>, <b>107</b><i>d</i>, <b>108</b>, <b>109</b><i>a</i>, <b>109</b><i>b</i>, <b>109</b><i>c</i>, <b>109</b><i>d</i>, <b>110</b><i>a</i>, <b>110</b><i>b</i>, <b>110</b><i>c</i>, and <b>110</b><i>d. </i></p><p id="p-0106" num="0105">In S<b>08</b>, the sources and drains of the switching transistor <b>4</b>, the drive transistor <b>5</b> and the sensing transistor <b>6</b> in the pixel unit A, the first trace <b>201</b>, the second trace <b>202</b>, the second sub-electrode plate <b>312</b> of the first electrode of the storage capacitor <b>3</b>, the second gate connection line <b>12</b>, the second control signal connection line <b>15</b>, the second sensing connection line <b>22</b>, the second sub-power line <b>82</b> of the first power line <b>8</b>, the second sub-structure <b>92</b> of the supplementary cathode <b>9</b>, the data line <b>7</b>, the second sensing connection line <b>22</b>, and the sensing line <b>2</b> are formed on the base substrate <b>10</b> with the interlayer insulation layer <b>303</b> formed, as shown in <figref idref="DRAWINGS">FIG. <b>13</b></figref>. The first sub-electrode plate <b>311</b> and the second sub-electrode plate <b>312</b> of the first electrode of the storage capacitor <b>3</b> are connected through the via at the position <b>101</b>. The drains <b>64</b> of the sensing transistors <b>6</b> in the same column in the pixel unit A are connected to their corresponding second sensing connection lines <b>22</b>, respectively, the second sensing connection lines <b>22</b> are connected to the first sensing connection line <b>21</b> through the vias at positions of <b>102</b><i>a </i>and <b>102</b><i>b</i>, respectively, and the sensing line <b>2</b> is connected to the first sensing connection line <b>21</b> through the via <b>102</b><i>c</i>; the second sensing connection line <b>22</b> and the drains <b>64</b> of the sensing transistors <b>6</b> connected thereto may be of an integrated structure. The source <b>42</b> and the drain of the switching transistor <b>4</b> in each sub-pixel &#x2018;a&#x2019; are connected to the semiconductor active layer <b>41</b> of the switching transistor <b>4</b> through the vias at the positions of <b>104</b><i>a </i>and <b>104</b><i>b</i>, respectively; the source <b>53</b> and the drain of the drive transistor <b>5</b> are connected to the semiconductor active layer <b>51</b> of the drive transistor <b>5</b> through the vias at the positions <b>104</b><i>c </i>and <b>104</b><i>d</i>, respectively; the source <b>63</b> and the drain of the sensing transistor <b>6</b> are connected to the semiconductor active layer <b>61</b> of the sensing transistor <b>6</b> through the vias at the positions of <b>104</b><i>e </i>and <b>104</b><i>f</i>, respectively. The source <b>53</b> of the drive transistor <b>5</b> is also connected to the second sub-electrode plate <b>312</b> of the first electrode of the storage capacitor <b>3</b>, as shown in <figref idref="DRAWINGS">FIG. <b>13</b></figref>. In order to simplify the preparation process, the source <b>53</b> of the drive transistor <b>5</b> and the second sub-electrode plate <b>312</b> may be formed as an integrated structure. The first sub-structure <b>91</b> and the second sub-structure <b>92</b> of the supplementary cathode <b>9</b> are connected by the vias at the positions of <b>105</b>. In order to ensure that the first sub-structure <b>91</b> and the second sub-structure <b>92</b> of the supplementary cathode <b>9</b> can be reliably connected, there are multiple positions of <b>105</b>, that is, multiple vias are formed for the connection of the first sub-structure <b>91</b> and the second sub-structure <b>92</b>. The second sub-power line <b>82</b> of the first power line <b>8</b> is connected to the first sub-power line <b>81</b> through the via at <b>106</b><i>a</i>. In order to ensure that the first sub-power line <b>81</b> and the second sub-power line <b>82</b> can be reliably connected, there are multiple positions of <b>106</b><i>a</i>, that is, multiple vias are formed for the connection of the first sub-power line <b>81</b> and the second sub-power line <b>82</b>. The drain <b>54</b> of the drive transistor <b>5</b> is connected to the power connection line through the via at <b>106</b><i>b</i>, and the power connection line is connected to the first sub-power connection line. At this time, the connection between the drain <b>54</b> of the drive transistor <b>5</b> and the first power line <b>8</b> is completed. The gate <b>42</b> of the switching transistor <b>4</b> in the sub-pixel &#x2018;a&#x2019; at the second row and the first column of the pixel unit A is connected to the second gate connection line <b>12</b>, and the second gate connection line <b>12</b> is connected to the gate line <b>1</b> through the via at <b>107</b><i>a</i>, and the second gate connection line <b>12</b> may be formed as an integrated structure with the gate of the switching transistor; likewise, the gate <b>42</b> of the switching transistor <b>4</b> of the sub-pixel &#x2018;a&#x2019; at the second row and the second column is connected to the second gate connection line <b>12</b>. The second gate connection line <b>12</b> is connected to the gate line <b>1</b> through the via at <b>107</b><i>b</i>, and may be formed as an integrated structure with the gate of the switching transistor. The source <b>42</b> of the switching transistor <b>4</b> in each sub-pixel &#x2018;a&#x2019; is connected to the first trace <b>201</b>, and the first trace <b>201</b> is connected to the gate <b>52</b> of the drive transistor <b>5</b> through the via at the position of <b>108</b>, that is, the connection of the gate <b>52</b> of the drive transistor <b>5</b> and the source <b>42</b> of the switching transistor <b>4</b> is completed. The source <b>63</b> of the sensing transistor <b>6</b> is connected to the source <b>53</b> of the drive transistor <b>5</b> through the first trace <b>201</b>, and in order to simplify the process, the source <b>63</b> of the sensing transistor <b>6</b>, the source <b>53</b> of the drive transistor <b>5</b>, and the first trace <b>201</b> may be formed as an integrated structure. One end of the second control signal connection line <b>15</b> is connected to the control signal line <b>13</b> through the via at the position of <b>109</b><i>a</i>, and the other end of the second control signal connection line <b>15</b> is connected to the gate <b>62</b> of the sensing transistor <b>6</b> in the sub-pixel &#x2018;a&#x2019; at the first row and the first column of the pixel unit A through the via at the position of <b>109</b><i>c</i>, so as to complete the connection between the gate <b>62</b> of the sensing transistor <b>6</b> in the sub-pixel &#x2018;a&#x2019; at the first row and the first column of the pixel unit A and the control signal line; likewise, one end of the second control signal connection line <b>15</b> is connected to the control signal line <b>13</b> through the via at the position of <b>109</b><i>b</i>, and the other end of the second control signal connection line <b>15</b> is connected to the gate <b>62</b> of the sensing transistor <b>6</b> in the sub-pixel &#x2018;a&#x2019; at the first row and the second column of the pixel unit A through the via at the position of <b>109</b><i>d</i>, so as to complete the connection between the gate <b>62</b> of the sensing transistor <b>6</b> in the sub-pixel &#x2018;a&#x2019; at the first row and the second column of the pixel unit A and the control signal line. The drain <b>43</b> of the switching transistor <b>4</b> in the sub-pixel &#x2018;a&#x2019; at the second row and the first column of the pixel unit A is connected to one end of the data connection line <b>71</b> through the via at the position of <b>110</b><i>a</i>, and the other end of the data connection line <b>71</b> is connected to the data line <b>7</b> corresponding to this sub-pixel a through the via at the position of <b>110</b><i>b</i>, so as to complete the connection between the drain <b>43</b> of the switching transistor <b>4</b> and the data line <b>7</b>; likewise, the drain <b>43</b> of the switching transistor <b>4</b> in the sub-pixel a at the second row and the second column of the pixel unit A is connected to one end of the data connection line <b>71</b> through the via at the position of <b>110</b><i>c</i>, and the other end of the data connection line <b>71</b> is connected to the data line <b>7</b> corresponding to this sub-pixel a through the via at the position of <b>110</b><i>d</i>, so as to complete the connection between the drain <b>43</b> of the switching transistor <b>4</b> and the data line <b>7</b>.</p><p id="p-0107" num="0106">It should be noted here that the small box on the second sub-electrode plate <b>312</b> of the first electrode of the storage capacitor <b>3</b> is denoted by <b>111</b>, where the position of <b>111</b> is a connection position between the second sub-electrode plate <b>312</b> of the storage capacitor <b>3</b> and the anode <b>401</b> of the organic electroluminescent diode OLED. Thus, a via is formed at the position corresponding to <b>111</b> in the insulation layer between the second sub-electrode plate <b>312</b> of the storage capacitor <b>3</b> and the anode <b>401</b> of the organic electroluminescent diode OLED.</p><p id="p-0108" num="0107">In S<b>09</b>, the passivation layer <b>305</b> is formed on the base substrate <b>10</b> with the sources and drains of the switching transistor <b>4</b>, the drive transistor <b>5</b> and the sensing transistor <b>6</b> in the pixel unit A, the first trace <b>201</b>, the second trace <b>202</b>, the second sub-electrode plate <b>312</b> of the first electrode of the storage capacitor <b>3</b>, the second gate connection line <b>12</b>, the second control signal connection line <b>15</b>, the second sensing connection line <b>22</b>, the second sub-power line <b>82</b> of the first power line <b>8</b>, the second sub-structure <b>92</b> of the supplementary cathode <b>9</b>, the data line <b>7</b>, the second sensing connection line <b>22</b>, and the sensing line <b>2</b> formed, and a via is formed at a position in the passivation corresponding to <b>111</b>.</p><p id="p-0109" num="0108">In S<b>10</b>, the connecting electrode is formed on the base substrate <b>10</b> with the passivation layer <b>305</b> formed, the connecting electrode being connected to the first sub-electrode plate <b>311</b> of the storage capacitor <b>3</b> through the via at the position of <b>111</b>. Since the first sub-electrode plate <b>311</b> is formed as an integrated structure with the source <b>53</b> of the drive transistor <b>5</b> and the source <b>63</b> of the sensing transistor <b>6</b>, the connecting electrode is connected to both the source <b>53</b> of the drive transistor <b>5</b> and the source <b>63</b> of the sensing transistor <b>6</b> at the same time through the via at the position of <b>111</b>.</p><p id="p-0110" num="0109">In S<b>11</b>, the planarization layer <b>304</b> is formed on the base substrate <b>10</b> with the connecting electrode formed, and a via is formed at a position in the planarization <b>304</b> corresponding to <b>111</b>.</p><p id="p-0111" num="0110">In S<b>12</b>, the anode <b>40</b> of the organic electroluminescent diode OLED is formed on the base substrate <b>10</b> with the planarization layer <b>304</b> formed, the anode being connected to the connecting electrode through the via at <b>111</b>.</p><p id="p-0112" num="0111">In S<b>13</b>, the pixel definition layer <b>306</b>, and the light emitting layer <b>403</b> and the cathode of the organic electroluminescent diode OLED are sequentially formed on the base substrate <b>10</b> with the anode <b>401</b> of the organic electroluminescent diode OLED formed, the cathode being connected to the second sub-structure <b>92</b> of the supplementary cathode <b>9</b>.</p><p id="p-0113" num="0112">At this point, the preparation of the display substrate is completed.</p><p id="p-0114" num="0113">In a second aspect, an embodiment of the present disclosure further provides a display device. The display device includes the aforementioned display substrate. The display device can be, for example, an electronic device with a display panel, such as a mobile phone, a tablet computer, an electronic watch, a sports bracelet, a notebook computer, or the like. The technical effects of the display device can be referred to the above discussion on the technical effects of the display substrate, which will not be repeated here.</p><p id="p-0115" num="0114">It will be appreciated that the above implementations are merely exemplary implementations used to illustrate the principle of the present disclosure, but the present disclosure is not limited thereto. For those of ordinary skill in the art, various modifications and improvements can be made without departing from the spirit and essence of the present disclosure, and these modifications and improvements are also regarded as the protection scope of the present disclosure.</p><?detailed-description description="Detailed Description" end="tail"?></description><claims id="claims"><claim id="CLM-00001" num="00001"><claim-text><b>1</b>. A display substrate, comprising: a base substrate, and a plurality of gate lines extending in a first direction, a plurality of data lines extending in a second direction and a plurality of pixel units that are provided on the base substrate, the first direction intersecting the second direction;<claim-text>each of the plurality of pixel unit comprising a plurality of sub-pixels, each of the plurality of sub-pixels comprising a pixel circuit; the pixel circuit comprising at least a switching transistor, a drive transistor, a sensing transistor, and a storage capacitor; wherein</claim-text><claim-text>for each pixel circuit, the switching transistor, the drive transistor, and the sensing transistor of the pixel circuit are all located on a same side of the storage capacitor, the switching transistor is located at an intersection of the gate line and the data line that are coupled thereto, and the switching transistor is adjacent to the sensing transistor in the first direction, and adjacent to the drive transistor in the second direction.</claim-text></claim-text></claim><claim id="CLM-00002" num="00002"><claim-text><b>2</b>. The display substrate of <claim-ref idref="CLM-00001">claim 1</claim-ref>, wherein the plurality of pixel units are arranged in a plurality of columns in the first direction, and are arranged in a plurality of rows in the second direction; the plurality of sub-pixels in each pixel unit are arranged in two rows in the second direction, and the sub-pixels in each row are arranged in the first direction,<claim-text>for the pixel units located in a same row, the gates of the switching transistors of the pixel circuits are coupled to a same gate line, and</claim-text><claim-text>for the pixel units in a same column, the switching transistors of the pixel circuits in which organic electroluminescent diodes emit light with a same color are coupled to a same data line.</claim-text></claim-text></claim><claim id="CLM-00003" num="00003"><claim-text><b>3</b>. The display substrate of <claim-ref idref="CLM-00002">claim 2</claim-ref>, wherein the gate coupled to each row of pixel units is between the two rows of sub-pixels in the row of pixel units.</claim-text></claim><claim id="CLM-00004" num="00004"><claim-text><b>4</b>. The display substrate of <claim-ref idref="CLM-00003">claim 3</claim-ref>, wherein for the two rows of sub-pixels in each row of pixel units, the gates of the switching transistors of the sub-pixels in one row are coupled to the gate line through first gate connection lines, the gates of the switching transistors of the sub-pixels in the other row are coupled to the gate line through second gate connection lines, the first gate connection lines are in the same layer and have the same material as the gate line, and the second gate connection lines are in the same layer and have the same material as the data line, a first insulation layer is between the layer where the gate line is located and the layer where the data line is located, and the second gate connection lines are coupled to the gate line through a via penetrating the first insulation layer.</claim-text></claim><claim id="CLM-00005" num="00005"><claim-text><b>5</b>. The display substrate of <claim-ref idref="CLM-00002">claim 2</claim-ref>, wherein the data lines coupled to each column of pixel units are between the two columns of sub-pixels in the column of pixel units.</claim-text></claim><claim id="CLM-00006" num="00006"><claim-text><b>6</b>. The display substrate of <claim-ref idref="CLM-00002">claim 2</claim-ref>, wherein drains of the drive transistors of the pixel circuits in each column of pixel units are coupled to a first power line, and the first power line is between the two columns of sub-pixels in the pixel units corresponding to the first power line.</claim-text></claim><claim id="CLM-00007" num="00007"><claim-text><b>7</b>. The display substrate of <claim-ref idref="CLM-00006">claim 6</claim-ref>, wherein the first power line comprises a first sub-power line and a second sub-power line that are electrically coupled to each other, the first sub-power line is in the same layer and has the same material as the gate line, and the second sub-power line is in the same layer and has the same material as the data line.</claim-text></claim><claim id="CLM-00008" num="00008"><claim-text><b>8</b>. The display substrate of <claim-ref idref="CLM-00002">claim 2</claim-ref>, further comprising a plurality of control signal lines, wherein the gates of the sensing transistors of the pixel units in a same row are coupled to a same control signal line.</claim-text></claim><claim id="CLM-00009" num="00009"><claim-text><b>9</b>. The display substrate of <claim-ref idref="CLM-00008">claim 8</claim-ref>, wherein the control signal line coupled to each row of pixel units is between the two rows of sub-pixels of the row of pixel units.</claim-text></claim><claim id="CLM-00010" num="00010"><claim-text><b>10</b>. The display substrate of <claim-ref idref="CLM-00009">claim 9</claim-ref>, wherein the control signal line is in the same layer and has the same material as the gate line, for the two rows of sub-pixels in each row of pixel units, the gates of the sensing transistors of the sub-pixels in one row are coupled to the control signal line through first control signal connection lines, the gates of the sensing transistors of the sub-pixels in the other row are coupled to the control signal line through second control signal connection lines, the first control signal connection lines are in the same layer and have the same material as the control signal line, and the second control signal connection lines are in the same layer and have the same material as the data line, a first insulation layer is further provided between the layer where the gate line is located and the layer where the data line is located, and the second control signal connection lines are coupled to the control signal line through vias penetrating the first insulation layer.</claim-text></claim><claim id="CLM-00011" num="00011"><claim-text><b>11</b>. The display substrate of <claim-ref idref="CLM-00002">claim 2</claim-ref>, further comprising a plurality of sensing signal lines, wherein drains of the sensing transistors in the pixel units in a same column are coupled to a same sensing line.</claim-text></claim><claim id="CLM-00012" num="00012"><claim-text><b>12</b>. The display substrate of <claim-ref idref="CLM-00011">claim 11</claim-ref>, wherein the sensing lines are in the same layer and have the same material as the data lines.</claim-text></claim><claim id="CLM-00013" num="00013"><claim-text><b>13</b>. The display substrate of <claim-ref idref="CLM-00001">claim 1</claim-ref>, wherein each of the pixel units comprises sub-pixels arranged in two columns in the first direction and two rows in the second direction.</claim-text></claim><claim id="CLM-00014" num="00014"><claim-text><b>14</b>. (canceled)</claim-text></claim><claim id="CLM-00015" num="00015"><claim-text><b>15</b>. The display substrate of <claim-ref idref="CLM-00001">claim 1</claim-ref>, further comprising a plurality of light-transmission units; wherein the light-transmission units and the pixel units are provided alternately in the first direction or the second direction.</claim-text></claim><claim id="CLM-00016" num="00016"><claim-text><b>16</b>. The display substrate of <claim-ref idref="CLM-00001">claim 1</claim-ref>, wherein the switching transistor, the drive transistor, and the sensing transistor each comprise a semiconductor active layer, a gate, and a source and a drain provided in a same layer, which are provided sequentially, a light shielding layer and a buffer layer are sequentially provided between the semiconductor active layer and the base substrate, a gate insulation layer is between a layer where the gate is located and the semiconductor active layer, and an interlayer insulation layer is between the layer where the gate is located and the layer where the source and the drain are located.</claim-text></claim><claim id="CLM-00017" num="00017"><claim-text><b>17</b>. The display substrate of <claim-ref idref="CLM-00016">claim 16</claim-ref>, wherein the storage capacitor comprises a first electrode and a second electrode, the second electrode comprises a first sub-electrode plate and a second sub-electrode plate, the first electrode is in the same layer and has the same material as the semiconductor active layer, the light shielding layer serves as the first sub-electrode plate, the second sub-electrode plate is in the same layer and has the same material as the source of the drive transistor, and the first sub-electrode plate and the second sub-electrode plate are coupled to each other through a via penetrating the buffer layer, the gate insulation layer, the interlayer insulation layer.</claim-text></claim><claim id="CLM-00018" num="00018"><claim-text><b>18</b>. The display substrate of <claim-ref idref="CLM-00016">claim 16</claim-ref>, wherein the gate of the drive transistor in the pixel circuit is coupled to the source of the switching transistor through a first trace, and the source of the drive transistor is coupled to the source of the sensing transistor through a second trace, and<claim-text>the first trace and the second trace both are in the same layer and have the same material as the source of the drive transistor.</claim-text></claim-text></claim><claim id="CLM-00019" num="00019"><claim-text><b>19</b>. The display substrate of <claim-ref idref="CLM-00016">claim 16</claim-ref>, further comprising a supplementary cathode; wherein the supplementary cathode comprises a first sub-structure and a second sub-structure sequentially provided on the base substrate, the first sub-structure is in the same layer and has the same material as the gate of the drive transistor, the second sub-structure is in the same layer and has the same material as the source of the drive transistor, and the first sub-structure and the second sub-structure are coupled to each other through a via penetrating the interlayer insulation layer.</claim-text></claim><claim id="CLM-00020" num="00020"><claim-text><b>20</b>. The display substrate of <claim-ref idref="CLM-00019">claim 19</claim-ref>, wherein the supplementary cathode extends in the second direction, each column of sub-pixels are provided with one supplementary cathode on a side of the column of sub-pixels, and adjacent columns of supplementary cathodes are separated by one column of sub-pixels.</claim-text></claim><claim id="CLM-00021" num="00021"><claim-text><b>21</b>. The display substrate of <claim-ref idref="CLM-00016">claim 16</claim-ref>, wherein a passivation layer, a connecting electrode, and a planarization layer are provided sequentially between the source and the drain of the drive transistor and a layer where an anode of the organic electroluminescent diode is located, the connecting electrode is coupled to the drain of the drive transistor through a via penetrating the passivation layer, and the anode of the organic electroluminescent diode is coupled to the connecting electrode through a via penetrating the planarization layer.</claim-text></claim><claim id="CLM-22-23" num="22-23"><claim-text><b>22</b>-<b>23</b>. (canceled)</claim-text></claim></claims></us-patent-application>