#-----------------------------------------------------------
# Vivado v2016.4 (64-bit)
# SW Build 1756540 on Mon Jan 23 19:11:19 MST 2017
# IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
# Start of session at: Mon Oct  9 11:59:13 2017
# Process ID: 3132250
# Current directory: /data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.runs/Make_LUT_MET_0_synth_1
# Command line: vivado -log Make_LUT_MET_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source Make_LUT_MET_0.tcl
# Log file: /data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.runs/Make_LUT_MET_0_synth_1/Make_LUT_MET_0.vds
# Journal file: /data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.runs/Make_LUT_MET_0_synth_1/vivado.jou
#-----------------------------------------------------------
source Make_LUT_MET_0.tcl -notrace
Command: synth_design -top Make_LUT_MET_0 -part xc7vx690tffg1927-2 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7vx690t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7vx690t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 3132289 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 1211.215 ; gain = 189.113 ; free physical = 3158 ; free virtual = 74071
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'Make_LUT_MET_0' [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/ip/Make_LUT_MET_0/synth/Make_LUT_MET_0.vhd:342]
INFO: [Synth 8-3491] module 'Make_LUT_MET' declared at '/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/ip/Make_LUT_MET_0/hdl/vhdl/Make_LUT_MET.vhd:12' bound to instance 'U0' of component 'Make_LUT_MET' [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/ip/Make_LUT_MET_0/synth/Make_LUT_MET_0.vhd:917]
INFO: [Synth 8-638] synthesizing module 'Make_LUT_MET' [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/ip/Make_LUT_MET_0/hdl/vhdl/Make_LUT_MET.vhd:298]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/ip/Make_LUT_MET_0/hdl/vhdl/Make_LUT_MET.vhd:319]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/ip/Make_LUT_MET_0/hdl/vhdl/Make_LUT_MET.vhd:322]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/ip/Make_LUT_MET_0/hdl/vhdl/Make_LUT_MET.vhd:349]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/ip/Make_LUT_MET_0/hdl/vhdl/Make_LUT_MET.vhd:353]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/ip/Make_LUT_MET_0/hdl/vhdl/Make_LUT_MET.vhd:355]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/ip/Make_LUT_MET_0/hdl/vhdl/Make_LUT_MET.vhd:357]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/ip/Make_LUT_MET_0/hdl/vhdl/Make_LUT_MET.vhd:359]
INFO: [Synth 8-3491] module 'sin_cos_range_redux_s' declared at '/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/ip/Make_LUT_MET_0/hdl/vhdl/sin_cos_range_redux_s.vhd:12' bound to instance 'grp_sin_cos_range_redux_s_fu_2212' of component 'sin_cos_range_redux_s' [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/ip/Make_LUT_MET_0/hdl/vhdl/Make_LUT_MET.vhd:1348]
INFO: [Synth 8-638] synthesizing module 'sin_cos_range_redux_s' [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/ip/Make_LUT_MET_0/hdl/vhdl/sin_cos_range_redux_s.vhd:27]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/ip/Make_LUT_MET_0/hdl/vhdl/sin_cos_range_redux_s.vhd:210]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/ip/Make_LUT_MET_0/hdl/vhdl/sin_cos_range_redux_s.vhd:213]
INFO: [Synth 8-3491] module 'range_redux_payne_ha' declared at '/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/ip/Make_LUT_MET_0/hdl/vhdl/range_redux_payne_ha.vhd:12' bound to instance 'grp_range_redux_payne_ha_fu_548' of component 'range_redux_payne_ha' [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/ip/Make_LUT_MET_0/hdl/vhdl/sin_cos_range_redux_s.vhd:2251]
INFO: [Synth 8-638] synthesizing module 'range_redux_payne_ha' [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/ip/Make_LUT_MET_0/hdl/vhdl/range_redux_payne_ha.vhd:27]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/ip/Make_LUT_MET_0/hdl/vhdl/range_redux_payne_ha.vhd:87]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/ip/Make_LUT_MET_0/hdl/vhdl/range_redux_payne_ha.vhd:90]
INFO: [Synth 8-5534] Detected attribute (* use_dsp48 = "no" *) [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/ip/Make_LUT_MET_0/hdl/vhdl/range_redux_payne_ha.vhd:513]
INFO: [Synth 8-5534] Detected attribute (* use_dsp48 = "no" *) [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/ip/Make_LUT_MET_0/hdl/vhdl/range_redux_payne_ha.vhd:517]
INFO: [Synth 8-5534] Detected attribute (* use_dsp48 = "no" *) [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/ip/Make_LUT_MET_0/hdl/vhdl/range_redux_payne_ha.vhd:520]
INFO: [Synth 8-5534] Detected attribute (* use_dsp48 = "no" *) [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/ip/Make_LUT_MET_0/hdl/vhdl/range_redux_payne_ha.vhd:523]
INFO: [Synth 8-5534] Detected attribute (* use_dsp48 = "no" *) [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/ip/Make_LUT_MET_0/hdl/vhdl/range_redux_payne_ha.vhd:534]
INFO: [Synth 8-3491] module 'range_redux_paynebkb' declared at '/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/ip/Make_LUT_MET_0/hdl/vhdl/range_redux_paynebkb.vhd:75' bound to instance 'hls_ref_4oPi_table_s_U' of component 'range_redux_paynebkb' [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/ip/Make_LUT_MET_0/hdl/vhdl/range_redux_payne_ha.vhd:1046]
INFO: [Synth 8-638] synthesizing module 'range_redux_paynebkb' [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/ip/Make_LUT_MET_0/hdl/vhdl/range_redux_paynebkb.vhd:88]
INFO: [Synth 8-3491] module 'range_redux_paynebkb_rom' declared at '/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/ip/Make_LUT_MET_0/hdl/vhdl/range_redux_paynebkb.vhd:12' bound to instance 'range_redux_paynebkb_rom_U' of component 'range_redux_paynebkb_rom' [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/ip/Make_LUT_MET_0/hdl/vhdl/range_redux_paynebkb.vhd:100]
INFO: [Synth 8-638] synthesizing module 'range_redux_paynebkb_rom' [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/ip/Make_LUT_MET_0/hdl/vhdl/range_redux_paynebkb.vhd:27]
INFO: [Synth 8-256] done synthesizing module 'range_redux_paynebkb_rom' (1#1) [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/ip/Make_LUT_MET_0/hdl/vhdl/range_redux_paynebkb.vhd:27]
INFO: [Synth 8-256] done synthesizing module 'range_redux_paynebkb' (2#1) [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/ip/Make_LUT_MET_0/hdl/vhdl/range_redux_paynebkb.vhd:88]
INFO: [Synth 8-3491] module 'Make_LUT_MET_mul_cud' declared at '/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/ip/Make_LUT_MET_0/hdl/vhdl/Make_LUT_MET_mul_cud.vhd:63' bound to instance 'Make_LUT_MET_mul_cud_U15' of component 'Make_LUT_MET_mul_cud' [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/ip/Make_LUT_MET_0/hdl/vhdl/range_redux_payne_ha.vhd:1058]
INFO: [Synth 8-638] synthesizing module 'Make_LUT_MET_mul_cud' [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/ip/Make_LUT_MET_0/hdl/vhdl/Make_LUT_MET_mul_cud.vhd:79]
INFO: [Synth 8-3491] module 'Make_LUT_MET_mul_cud_MulnS_0' declared at '/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/ip/Make_LUT_MET_0/hdl/vhdl/Make_LUT_MET_mul_cud.vhd:12' bound to instance 'Make_LUT_MET_mul_cud_MulnS_0_U' of component 'Make_LUT_MET_mul_cud_MulnS_0' [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/ip/Make_LUT_MET_0/hdl/vhdl/Make_LUT_MET_mul_cud.vhd:92]
INFO: [Synth 8-638] synthesizing module 'Make_LUT_MET_mul_cud_MulnS_0' [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/ip/Make_LUT_MET_0/hdl/vhdl/Make_LUT_MET_mul_cud.vhd:21]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/ip/Make_LUT_MET_0/hdl/vhdl/Make_LUT_MET_mul_cud.vhd:23]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/ip/Make_LUT_MET_0/hdl/vhdl/Make_LUT_MET_mul_cud.vhd:24]
INFO: [Synth 8-256] done synthesizing module 'Make_LUT_MET_mul_cud_MulnS_0' (3#1) [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/ip/Make_LUT_MET_0/hdl/vhdl/Make_LUT_MET_mul_cud.vhd:21]
INFO: [Synth 8-256] done synthesizing module 'Make_LUT_MET_mul_cud' (4#1) [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/ip/Make_LUT_MET_0/hdl/vhdl/Make_LUT_MET_mul_cud.vhd:79]
INFO: [Synth 8-3491] module 'Make_LUT_MET_mul_cud' declared at '/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/ip/Make_LUT_MET_0/hdl/vhdl/Make_LUT_MET_mul_cud.vhd:63' bound to instance 'Make_LUT_MET_mul_cud_U16' of component 'Make_LUT_MET_mul_cud' [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/ip/Make_LUT_MET_0/hdl/vhdl/range_redux_payne_ha.vhd:1073]
INFO: [Synth 8-3491] module 'Make_LUT_MET_mul_cud' declared at '/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/ip/Make_LUT_MET_0/hdl/vhdl/Make_LUT_MET_mul_cud.vhd:63' bound to instance 'Make_LUT_MET_mul_cud_U17' of component 'Make_LUT_MET_mul_cud' [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/ip/Make_LUT_MET_0/hdl/vhdl/range_redux_payne_ha.vhd:1088]
INFO: [Synth 8-3491] module 'Make_LUT_MET_mul_cud' declared at '/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/ip/Make_LUT_MET_0/hdl/vhdl/Make_LUT_MET_mul_cud.vhd:63' bound to instance 'Make_LUT_MET_mul_cud_U18' of component 'Make_LUT_MET_mul_cud' [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/ip/Make_LUT_MET_0/hdl/vhdl/range_redux_payne_ha.vhd:1103]
INFO: [Synth 8-3491] module 'Make_LUT_MET_mul_cud' declared at '/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/ip/Make_LUT_MET_0/hdl/vhdl/Make_LUT_MET_mul_cud.vhd:63' bound to instance 'Make_LUT_MET_mul_cud_U19' of component 'Make_LUT_MET_mul_cud' [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/ip/Make_LUT_MET_0/hdl/vhdl/range_redux_payne_ha.vhd:1118]
INFO: [Synth 8-3491] module 'Make_LUT_MET_mul_cud' declared at '/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/ip/Make_LUT_MET_0/hdl/vhdl/Make_LUT_MET_mul_cud.vhd:63' bound to instance 'Make_LUT_MET_mul_cud_U20' of component 'Make_LUT_MET_mul_cud' [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/ip/Make_LUT_MET_0/hdl/vhdl/range_redux_payne_ha.vhd:1133]
INFO: [Synth 8-3491] module 'Make_LUT_MET_mul_cud' declared at '/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/ip/Make_LUT_MET_0/hdl/vhdl/Make_LUT_MET_mul_cud.vhd:63' bound to instance 'Make_LUT_MET_mul_cud_U21' of component 'Make_LUT_MET_mul_cud' [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/ip/Make_LUT_MET_0/hdl/vhdl/range_redux_payne_ha.vhd:1148]
INFO: [Synth 8-3491] module 'Make_LUT_MET_mul_dEe' declared at '/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/ip/Make_LUT_MET_0/hdl/vhdl/Make_LUT_MET_mul_dEe.vhd:63' bound to instance 'Make_LUT_MET_mul_dEe_U22' of component 'Make_LUT_MET_mul_dEe' [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/ip/Make_LUT_MET_0/hdl/vhdl/range_redux_payne_ha.vhd:1163]
INFO: [Synth 8-638] synthesizing module 'Make_LUT_MET_mul_dEe' [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/ip/Make_LUT_MET_0/hdl/vhdl/Make_LUT_MET_mul_dEe.vhd:79]
INFO: [Synth 8-3491] module 'Make_LUT_MET_mul_dEe_MulnS_1' declared at '/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/ip/Make_LUT_MET_0/hdl/vhdl/Make_LUT_MET_mul_dEe.vhd:12' bound to instance 'Make_LUT_MET_mul_dEe_MulnS_1_U' of component 'Make_LUT_MET_mul_dEe_MulnS_1' [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/ip/Make_LUT_MET_0/hdl/vhdl/Make_LUT_MET_mul_dEe.vhd:92]
INFO: [Synth 8-638] synthesizing module 'Make_LUT_MET_mul_dEe_MulnS_1' [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/ip/Make_LUT_MET_0/hdl/vhdl/Make_LUT_MET_mul_dEe.vhd:21]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/ip/Make_LUT_MET_0/hdl/vhdl/Make_LUT_MET_mul_dEe.vhd:23]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/ip/Make_LUT_MET_0/hdl/vhdl/Make_LUT_MET_mul_dEe.vhd:24]
INFO: [Synth 8-256] done synthesizing module 'Make_LUT_MET_mul_dEe_MulnS_1' (5#1) [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/ip/Make_LUT_MET_0/hdl/vhdl/Make_LUT_MET_mul_dEe.vhd:21]
INFO: [Synth 8-256] done synthesizing module 'Make_LUT_MET_mul_dEe' (6#1) [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/ip/Make_LUT_MET_0/hdl/vhdl/Make_LUT_MET_mul_dEe.vhd:79]
INFO: [Synth 8-3491] module 'Make_LUT_MET_mul_eOg' declared at '/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/ip/Make_LUT_MET_0/hdl/vhdl/Make_LUT_MET_mul_eOg.vhd:55' bound to instance 'Make_LUT_MET_mul_eOg_U23' of component 'Make_LUT_MET_mul_eOg' [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/ip/Make_LUT_MET_0/hdl/vhdl/range_redux_payne_ha.vhd:1178]
INFO: [Synth 8-638] synthesizing module 'Make_LUT_MET_mul_eOg' [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/ip/Make_LUT_MET_0/hdl/vhdl/Make_LUT_MET_mul_eOg.vhd:71]
INFO: [Synth 8-3491] module 'Make_LUT_MET_mul_eOg_DSP48_0' declared at '/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/ip/Make_LUT_MET_0/hdl/vhdl/Make_LUT_MET_mul_eOg.vhd:6' bound to instance 'Make_LUT_MET_mul_eOg_DSP48_0_U' of component 'Make_LUT_MET_mul_eOg_DSP48_0' [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/ip/Make_LUT_MET_0/hdl/vhdl/Make_LUT_MET_mul_eOg.vhd:85]
INFO: [Synth 8-638] synthesizing module 'Make_LUT_MET_mul_eOg_DSP48_0' [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/ip/Make_LUT_MET_0/hdl/vhdl/Make_LUT_MET_mul_eOg.vhd:17]
INFO: [Synth 8-256] done synthesizing module 'Make_LUT_MET_mul_eOg_DSP48_0' (7#1) [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/ip/Make_LUT_MET_0/hdl/vhdl/Make_LUT_MET_mul_eOg.vhd:17]
INFO: [Synth 8-256] done synthesizing module 'Make_LUT_MET_mul_eOg' (8#1) [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/ip/Make_LUT_MET_0/hdl/vhdl/Make_LUT_MET_mul_eOg.vhd:71]
INFO: [Synth 8-3491] module 'Make_LUT_MET_mul_eOg' declared at '/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/ip/Make_LUT_MET_0/hdl/vhdl/Make_LUT_MET_mul_eOg.vhd:55' bound to instance 'Make_LUT_MET_mul_eOg_U24' of component 'Make_LUT_MET_mul_eOg' [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/ip/Make_LUT_MET_0/hdl/vhdl/range_redux_payne_ha.vhd:1193]
INFO: [Synth 8-3491] module 'Make_LUT_MET_mac_fYi' declared at '/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/ip/Make_LUT_MET_0/hdl/vhdl/Make_LUT_MET_mac_fYi.vhd:62' bound to instance 'Make_LUT_MET_mac_fYi_U25' of component 'Make_LUT_MET_mac_fYi' [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/ip/Make_LUT_MET_0/hdl/vhdl/range_redux_payne_ha.vhd:1208]
INFO: [Synth 8-638] synthesizing module 'Make_LUT_MET_mac_fYi' [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/ip/Make_LUT_MET_0/hdl/vhdl/Make_LUT_MET_mac_fYi.vhd:80]
INFO: [Synth 8-3491] module 'Make_LUT_MET_mac_fYi_DSP48_1' declared at '/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/ip/Make_LUT_MET_0/hdl/vhdl/Make_LUT_MET_mac_fYi.vhd:12' bound to instance 'Make_LUT_MET_mac_fYi_DSP48_1_U' of component 'Make_LUT_MET_mac_fYi_DSP48_1' [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/ip/Make_LUT_MET_0/hdl/vhdl/Make_LUT_MET_mac_fYi.vhd:95]
INFO: [Synth 8-638] synthesizing module 'Make_LUT_MET_mac_fYi_DSP48_1' [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/ip/Make_LUT_MET_0/hdl/vhdl/Make_LUT_MET_mac_fYi.vhd:24]
INFO: [Synth 8-256] done synthesizing module 'Make_LUT_MET_mac_fYi_DSP48_1' (9#1) [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/ip/Make_LUT_MET_0/hdl/vhdl/Make_LUT_MET_mac_fYi.vhd:24]
INFO: [Synth 8-256] done synthesizing module 'Make_LUT_MET_mac_fYi' (10#1) [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/ip/Make_LUT_MET_0/hdl/vhdl/Make_LUT_MET_mac_fYi.vhd:80]
INFO: [Synth 8-3491] module 'Make_LUT_MET_mul_eOg' declared at '/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/ip/Make_LUT_MET_0/hdl/vhdl/Make_LUT_MET_mul_eOg.vhd:55' bound to instance 'Make_LUT_MET_mul_eOg_U26' of component 'Make_LUT_MET_mul_eOg' [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/ip/Make_LUT_MET_0/hdl/vhdl/range_redux_payne_ha.vhd:1225]
INFO: [Synth 8-3491] module 'Make_LUT_MET_mac_g8j' declared at '/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/ip/Make_LUT_MET_0/hdl/vhdl/Make_LUT_MET_mac_g8j.vhd:62' bound to instance 'Make_LUT_MET_mac_g8j_U27' of component 'Make_LUT_MET_mac_g8j' [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/ip/Make_LUT_MET_0/hdl/vhdl/range_redux_payne_ha.vhd:1240]
INFO: [Synth 8-638] synthesizing module 'Make_LUT_MET_mac_g8j' [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/ip/Make_LUT_MET_0/hdl/vhdl/Make_LUT_MET_mac_g8j.vhd:80]
INFO: [Synth 8-3491] module 'Make_LUT_MET_mac_g8j_DSP48_2' declared at '/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/ip/Make_LUT_MET_0/hdl/vhdl/Make_LUT_MET_mac_g8j.vhd:12' bound to instance 'Make_LUT_MET_mac_g8j_DSP48_2_U' of component 'Make_LUT_MET_mac_g8j_DSP48_2' [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/ip/Make_LUT_MET_0/hdl/vhdl/Make_LUT_MET_mac_g8j.vhd:95]
INFO: [Synth 8-638] synthesizing module 'Make_LUT_MET_mac_g8j_DSP48_2' [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/ip/Make_LUT_MET_0/hdl/vhdl/Make_LUT_MET_mac_g8j.vhd:24]
INFO: [Synth 8-256] done synthesizing module 'Make_LUT_MET_mac_g8j_DSP48_2' (11#1) [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/ip/Make_LUT_MET_0/hdl/vhdl/Make_LUT_MET_mac_g8j.vhd:24]
INFO: [Synth 8-256] done synthesizing module 'Make_LUT_MET_mac_g8j' (12#1) [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/ip/Make_LUT_MET_0/hdl/vhdl/Make_LUT_MET_mac_g8j.vhd:80]
INFO: [Synth 8-3491] module 'Make_LUT_MET_mac_fYi' declared at '/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/ip/Make_LUT_MET_0/hdl/vhdl/Make_LUT_MET_mac_fYi.vhd:62' bound to instance 'Make_LUT_MET_mac_fYi_U28' of component 'Make_LUT_MET_mac_fYi' [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/ip/Make_LUT_MET_0/hdl/vhdl/range_redux_payne_ha.vhd:1257]
INFO: [Synth 8-3491] module 'Make_LUT_MET_mul_eOg' declared at '/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/ip/Make_LUT_MET_0/hdl/vhdl/Make_LUT_MET_mul_eOg.vhd:55' bound to instance 'Make_LUT_MET_mul_eOg_U29' of component 'Make_LUT_MET_mul_eOg' [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/ip/Make_LUT_MET_0/hdl/vhdl/range_redux_payne_ha.vhd:1274]
INFO: [Synth 8-3491] module 'Make_LUT_MET_mac_fYi' declared at '/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/ip/Make_LUT_MET_0/hdl/vhdl/Make_LUT_MET_mac_fYi.vhd:62' bound to instance 'Make_LUT_MET_mac_fYi_U30' of component 'Make_LUT_MET_mac_fYi' [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/ip/Make_LUT_MET_0/hdl/vhdl/range_redux_payne_ha.vhd:1289]
INFO: [Synth 8-3491] module 'Make_LUT_MET_mul_hbi' declared at '/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/ip/Make_LUT_MET_0/hdl/vhdl/Make_LUT_MET_mul_hbi.vhd:55' bound to instance 'Make_LUT_MET_mul_hbi_U31' of component 'Make_LUT_MET_mul_hbi' [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/ip/Make_LUT_MET_0/hdl/vhdl/range_redux_payne_ha.vhd:1306]
INFO: [Synth 8-638] synthesizing module 'Make_LUT_MET_mul_hbi' [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/ip/Make_LUT_MET_0/hdl/vhdl/Make_LUT_MET_mul_hbi.vhd:71]
INFO: [Synth 8-3491] module 'Make_LUT_MET_mul_hbi_DSP48_3' declared at '/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/ip/Make_LUT_MET_0/hdl/vhdl/Make_LUT_MET_mul_hbi.vhd:6' bound to instance 'Make_LUT_MET_mul_hbi_DSP48_3_U' of component 'Make_LUT_MET_mul_hbi_DSP48_3' [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/ip/Make_LUT_MET_0/hdl/vhdl/Make_LUT_MET_mul_hbi.vhd:85]
INFO: [Synth 8-638] synthesizing module 'Make_LUT_MET_mul_hbi_DSP48_3' [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/ip/Make_LUT_MET_0/hdl/vhdl/Make_LUT_MET_mul_hbi.vhd:17]
INFO: [Synth 8-256] done synthesizing module 'Make_LUT_MET_mul_hbi_DSP48_3' (13#1) [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/ip/Make_LUT_MET_0/hdl/vhdl/Make_LUT_MET_mul_hbi.vhd:17]
INFO: [Synth 8-256] done synthesizing module 'Make_LUT_MET_mul_hbi' (14#1) [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/ip/Make_LUT_MET_0/hdl/vhdl/Make_LUT_MET_mul_hbi.vhd:71]
INFO: [Synth 8-3491] module 'Make_LUT_MET_mac_ibs' declared at '/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/ip/Make_LUT_MET_0/hdl/vhdl/Make_LUT_MET_mac_ibs.vhd:62' bound to instance 'Make_LUT_MET_mac_ibs_U32' of component 'Make_LUT_MET_mac_ibs' [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/ip/Make_LUT_MET_0/hdl/vhdl/range_redux_payne_ha.vhd:1321]
INFO: [Synth 8-638] synthesizing module 'Make_LUT_MET_mac_ibs' [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/ip/Make_LUT_MET_0/hdl/vhdl/Make_LUT_MET_mac_ibs.vhd:80]
INFO: [Synth 8-3491] module 'Make_LUT_MET_mac_ibs_DSP48_4' declared at '/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/ip/Make_LUT_MET_0/hdl/vhdl/Make_LUT_MET_mac_ibs.vhd:12' bound to instance 'Make_LUT_MET_mac_ibs_DSP48_4_U' of component 'Make_LUT_MET_mac_ibs_DSP48_4' [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/ip/Make_LUT_MET_0/hdl/vhdl/Make_LUT_MET_mac_ibs.vhd:95]
INFO: [Synth 8-638] synthesizing module 'Make_LUT_MET_mac_ibs_DSP48_4' [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/ip/Make_LUT_MET_0/hdl/vhdl/Make_LUT_MET_mac_ibs.vhd:24]
INFO: [Synth 8-256] done synthesizing module 'Make_LUT_MET_mac_ibs_DSP48_4' (15#1) [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/ip/Make_LUT_MET_0/hdl/vhdl/Make_LUT_MET_mac_ibs.vhd:24]
INFO: [Synth 8-256] done synthesizing module 'Make_LUT_MET_mac_ibs' (16#1) [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/ip/Make_LUT_MET_0/hdl/vhdl/Make_LUT_MET_mac_ibs.vhd:80]
INFO: [Synth 8-3491] module 'Make_LUT_MET_mac_jbC' declared at '/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/ip/Make_LUT_MET_0/hdl/vhdl/Make_LUT_MET_mac_jbC.vhd:62' bound to instance 'Make_LUT_MET_mac_jbC_U33' of component 'Make_LUT_MET_mac_jbC' [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/ip/Make_LUT_MET_0/hdl/vhdl/range_redux_payne_ha.vhd:1338]
INFO: [Synth 8-638] synthesizing module 'Make_LUT_MET_mac_jbC' [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/ip/Make_LUT_MET_0/hdl/vhdl/Make_LUT_MET_mac_jbC.vhd:80]
INFO: [Synth 8-3491] module 'Make_LUT_MET_mac_jbC_DSP48_5' declared at '/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/ip/Make_LUT_MET_0/hdl/vhdl/Make_LUT_MET_mac_jbC.vhd:12' bound to instance 'Make_LUT_MET_mac_jbC_DSP48_5_U' of component 'Make_LUT_MET_mac_jbC_DSP48_5' [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/ip/Make_LUT_MET_0/hdl/vhdl/Make_LUT_MET_mac_jbC.vhd:95]
INFO: [Synth 8-638] synthesizing module 'Make_LUT_MET_mac_jbC_DSP48_5' [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/ip/Make_LUT_MET_0/hdl/vhdl/Make_LUT_MET_mac_jbC.vhd:24]
INFO: [Synth 8-256] done synthesizing module 'Make_LUT_MET_mac_jbC_DSP48_5' (17#1) [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/ip/Make_LUT_MET_0/hdl/vhdl/Make_LUT_MET_mac_jbC.vhd:24]
INFO: [Synth 8-256] done synthesizing module 'Make_LUT_MET_mac_jbC' (18#1) [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/ip/Make_LUT_MET_0/hdl/vhdl/Make_LUT_MET_mac_jbC.vhd:80]
INFO: [Synth 8-3491] module 'Make_LUT_MET_mac_kbM' declared at '/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/ip/Make_LUT_MET_0/hdl/vhdl/Make_LUT_MET_mac_kbM.vhd:62' bound to instance 'Make_LUT_MET_mac_kbM_U34' of component 'Make_LUT_MET_mac_kbM' [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/ip/Make_LUT_MET_0/hdl/vhdl/range_redux_payne_ha.vhd:1355]
INFO: [Synth 8-638] synthesizing module 'Make_LUT_MET_mac_kbM' [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/ip/Make_LUT_MET_0/hdl/vhdl/Make_LUT_MET_mac_kbM.vhd:80]
INFO: [Synth 8-3491] module 'Make_LUT_MET_mac_kbM_DSP48_6' declared at '/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/ip/Make_LUT_MET_0/hdl/vhdl/Make_LUT_MET_mac_kbM.vhd:12' bound to instance 'Make_LUT_MET_mac_kbM_DSP48_6_U' of component 'Make_LUT_MET_mac_kbM_DSP48_6' [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/ip/Make_LUT_MET_0/hdl/vhdl/Make_LUT_MET_mac_kbM.vhd:95]
INFO: [Synth 8-638] synthesizing module 'Make_LUT_MET_mac_kbM_DSP48_6' [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/ip/Make_LUT_MET_0/hdl/vhdl/Make_LUT_MET_mac_kbM.vhd:24]
INFO: [Synth 8-256] done synthesizing module 'Make_LUT_MET_mac_kbM_DSP48_6' (19#1) [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/ip/Make_LUT_MET_0/hdl/vhdl/Make_LUT_MET_mac_kbM.vhd:24]
INFO: [Synth 8-256] done synthesizing module 'Make_LUT_MET_mac_kbM' (20#1) [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/ip/Make_LUT_MET_0/hdl/vhdl/Make_LUT_MET_mac_kbM.vhd:80]
INFO: [Synth 8-3491] module 'Make_LUT_MET_mul_eOg' declared at '/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/ip/Make_LUT_MET_0/hdl/vhdl/Make_LUT_MET_mul_eOg.vhd:55' bound to instance 'Make_LUT_MET_mul_eOg_U35' of component 'Make_LUT_MET_mul_eOg' [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/ip/Make_LUT_MET_0/hdl/vhdl/range_redux_payne_ha.vhd:1372]
INFO: [Synth 8-3491] module 'Make_LUT_MET_mul_hbi' declared at '/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/ip/Make_LUT_MET_0/hdl/vhdl/Make_LUT_MET_mul_hbi.vhd:55' bound to instance 'Make_LUT_MET_mul_hbi_U36' of component 'Make_LUT_MET_mul_hbi' [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/ip/Make_LUT_MET_0/hdl/vhdl/range_redux_payne_ha.vhd:1387]
INFO: [Synth 8-3491] module 'Make_LUT_MET_mac_lbW' declared at '/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/ip/Make_LUT_MET_0/hdl/vhdl/Make_LUT_MET_mac_lbW.vhd:62' bound to instance 'Make_LUT_MET_mac_lbW_U37' of component 'Make_LUT_MET_mac_lbW' [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/ip/Make_LUT_MET_0/hdl/vhdl/range_redux_payne_ha.vhd:1402]
INFO: [Synth 8-638] synthesizing module 'Make_LUT_MET_mac_lbW' [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/ip/Make_LUT_MET_0/hdl/vhdl/Make_LUT_MET_mac_lbW.vhd:80]
INFO: [Synth 8-3491] module 'Make_LUT_MET_mac_lbW_DSP48_7' declared at '/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/ip/Make_LUT_MET_0/hdl/vhdl/Make_LUT_MET_mac_lbW.vhd:12' bound to instance 'Make_LUT_MET_mac_lbW_DSP48_7_U' of component 'Make_LUT_MET_mac_lbW_DSP48_7' [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/ip/Make_LUT_MET_0/hdl/vhdl/Make_LUT_MET_mac_lbW.vhd:95]
INFO: [Synth 8-638] synthesizing module 'Make_LUT_MET_mac_lbW_DSP48_7' [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/ip/Make_LUT_MET_0/hdl/vhdl/Make_LUT_MET_mac_lbW.vhd:24]
INFO: [Synth 8-256] done synthesizing module 'Make_LUT_MET_mac_lbW_DSP48_7' (21#1) [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/ip/Make_LUT_MET_0/hdl/vhdl/Make_LUT_MET_mac_lbW.vhd:24]
INFO: [Synth 8-256] done synthesizing module 'Make_LUT_MET_mac_lbW' (22#1) [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/ip/Make_LUT_MET_0/hdl/vhdl/Make_LUT_MET_mac_lbW.vhd:80]
INFO: [Synth 8-3491] module 'Make_LUT_MET_mac_jbC' declared at '/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/ip/Make_LUT_MET_0/hdl/vhdl/Make_LUT_MET_mac_jbC.vhd:62' bound to instance 'Make_LUT_MET_mac_jbC_U38' of component 'Make_LUT_MET_mac_jbC' [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/ip/Make_LUT_MET_0/hdl/vhdl/range_redux_payne_ha.vhd:1419]
INFO: [Synth 8-3491] module 'Make_LUT_MET_mac_mb6' declared at '/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/ip/Make_LUT_MET_0/hdl/vhdl/Make_LUT_MET_mac_mb6.vhd:62' bound to instance 'Make_LUT_MET_mac_mb6_U39' of component 'Make_LUT_MET_mac_mb6' [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/ip/Make_LUT_MET_0/hdl/vhdl/range_redux_payne_ha.vhd:1436]
INFO: [Synth 8-638] synthesizing module 'Make_LUT_MET_mac_mb6' [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/ip/Make_LUT_MET_0/hdl/vhdl/Make_LUT_MET_mac_mb6.vhd:80]
INFO: [Synth 8-3491] module 'Make_LUT_MET_mac_mb6_DSP48_8' declared at '/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/ip/Make_LUT_MET_0/hdl/vhdl/Make_LUT_MET_mac_mb6.vhd:12' bound to instance 'Make_LUT_MET_mac_mb6_DSP48_8_U' of component 'Make_LUT_MET_mac_mb6_DSP48_8' [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/ip/Make_LUT_MET_0/hdl/vhdl/Make_LUT_MET_mac_mb6.vhd:95]
INFO: [Synth 8-638] synthesizing module 'Make_LUT_MET_mac_mb6_DSP48_8' [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/ip/Make_LUT_MET_0/hdl/vhdl/Make_LUT_MET_mac_mb6.vhd:24]
INFO: [Synth 8-256] done synthesizing module 'Make_LUT_MET_mac_mb6_DSP48_8' (23#1) [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/ip/Make_LUT_MET_0/hdl/vhdl/Make_LUT_MET_mac_mb6.vhd:24]
INFO: [Synth 8-256] done synthesizing module 'Make_LUT_MET_mac_mb6' (24#1) [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/ip/Make_LUT_MET_0/hdl/vhdl/Make_LUT_MET_mac_mb6.vhd:80]
INFO: [Synth 8-3491] module 'Make_LUT_MET_mac_ncg' declared at '/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/ip/Make_LUT_MET_0/hdl/vhdl/Make_LUT_MET_mac_ncg.vhd:62' bound to instance 'Make_LUT_MET_mac_ncg_U40' of component 'Make_LUT_MET_mac_ncg' [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/ip/Make_LUT_MET_0/hdl/vhdl/range_redux_payne_ha.vhd:1453]
INFO: [Synth 8-638] synthesizing module 'Make_LUT_MET_mac_ncg' [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/ip/Make_LUT_MET_0/hdl/vhdl/Make_LUT_MET_mac_ncg.vhd:80]
INFO: [Synth 8-3491] module 'Make_LUT_MET_mac_ncg_DSP48_9' declared at '/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/ip/Make_LUT_MET_0/hdl/vhdl/Make_LUT_MET_mac_ncg.vhd:12' bound to instance 'Make_LUT_MET_mac_ncg_DSP48_9_U' of component 'Make_LUT_MET_mac_ncg_DSP48_9' [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/ip/Make_LUT_MET_0/hdl/vhdl/Make_LUT_MET_mac_ncg.vhd:95]
INFO: [Synth 8-638] synthesizing module 'Make_LUT_MET_mac_ncg_DSP48_9' [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/ip/Make_LUT_MET_0/hdl/vhdl/Make_LUT_MET_mac_ncg.vhd:24]
INFO: [Synth 8-256] done synthesizing module 'Make_LUT_MET_mac_ncg_DSP48_9' (25#1) [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/ip/Make_LUT_MET_0/hdl/vhdl/Make_LUT_MET_mac_ncg.vhd:24]
INFO: [Synth 8-256] done synthesizing module 'Make_LUT_MET_mac_ncg' (26#1) [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/ip/Make_LUT_MET_0/hdl/vhdl/Make_LUT_MET_mac_ncg.vhd:80]
INFO: [Synth 8-3491] module 'Make_LUT_MET_mac_ocq' declared at '/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/ip/Make_LUT_MET_0/hdl/vhdl/Make_LUT_MET_mac_ocq.vhd:62' bound to instance 'Make_LUT_MET_mac_ocq_U41' of component 'Make_LUT_MET_mac_ocq' [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/ip/Make_LUT_MET_0/hdl/vhdl/range_redux_payne_ha.vhd:1470]
INFO: [Synth 8-638] synthesizing module 'Make_LUT_MET_mac_ocq' [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/ip/Make_LUT_MET_0/hdl/vhdl/Make_LUT_MET_mac_ocq.vhd:80]
INFO: [Synth 8-3491] module 'Make_LUT_MET_mac_ocq_DSP48_10' declared at '/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/ip/Make_LUT_MET_0/hdl/vhdl/Make_LUT_MET_mac_ocq.vhd:12' bound to instance 'Make_LUT_MET_mac_ocq_DSP48_10_U' of component 'Make_LUT_MET_mac_ocq_DSP48_10' [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/ip/Make_LUT_MET_0/hdl/vhdl/Make_LUT_MET_mac_ocq.vhd:95]
INFO: [Synth 8-638] synthesizing module 'Make_LUT_MET_mac_ocq_DSP48_10' [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/ip/Make_LUT_MET_0/hdl/vhdl/Make_LUT_MET_mac_ocq.vhd:24]
INFO: [Synth 8-256] done synthesizing module 'Make_LUT_MET_mac_ocq_DSP48_10' (27#1) [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/ip/Make_LUT_MET_0/hdl/vhdl/Make_LUT_MET_mac_ocq.vhd:24]
INFO: [Synth 8-256] done synthesizing module 'Make_LUT_MET_mac_ocq' (28#1) [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/ip/Make_LUT_MET_0/hdl/vhdl/Make_LUT_MET_mac_ocq.vhd:80]
INFO: [Synth 8-3491] module 'Make_LUT_MET_mul_pcA' declared at '/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/ip/Make_LUT_MET_0/hdl/vhdl/Make_LUT_MET_mul_pcA.vhd:55' bound to instance 'Make_LUT_MET_mul_pcA_U42' of component 'Make_LUT_MET_mul_pcA' [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/ip/Make_LUT_MET_0/hdl/vhdl/range_redux_payne_ha.vhd:1487]
INFO: [Synth 8-638] synthesizing module 'Make_LUT_MET_mul_pcA' [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/ip/Make_LUT_MET_0/hdl/vhdl/Make_LUT_MET_mul_pcA.vhd:71]
INFO: [Synth 8-3491] module 'Make_LUT_MET_mul_pcA_DSP48_11' declared at '/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/ip/Make_LUT_MET_0/hdl/vhdl/Make_LUT_MET_mul_pcA.vhd:6' bound to instance 'Make_LUT_MET_mul_pcA_DSP48_11_U' of component 'Make_LUT_MET_mul_pcA_DSP48_11' [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/ip/Make_LUT_MET_0/hdl/vhdl/Make_LUT_MET_mul_pcA.vhd:85]
INFO: [Synth 8-638] synthesizing module 'Make_LUT_MET_mul_pcA_DSP48_11' [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/ip/Make_LUT_MET_0/hdl/vhdl/Make_LUT_MET_mul_pcA.vhd:17]
INFO: [Synth 8-256] done synthesizing module 'Make_LUT_MET_mul_pcA_DSP48_11' (29#1) [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/ip/Make_LUT_MET_0/hdl/vhdl/Make_LUT_MET_mul_pcA.vhd:17]
INFO: [Synth 8-256] done synthesizing module 'Make_LUT_MET_mul_pcA' (30#1) [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/ip/Make_LUT_MET_0/hdl/vhdl/Make_LUT_MET_mul_pcA.vhd:71]
INFO: [Synth 8-3491] module 'Make_LUT_MET_mul_qcK' declared at '/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/ip/Make_LUT_MET_0/hdl/vhdl/Make_LUT_MET_mul_qcK.vhd:55' bound to instance 'Make_LUT_MET_mul_qcK_U43' of component 'Make_LUT_MET_mul_qcK' [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/ip/Make_LUT_MET_0/hdl/vhdl/range_redux_payne_ha.vhd:1502]
INFO: [Synth 8-638] synthesizing module 'Make_LUT_MET_mul_qcK' [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/ip/Make_LUT_MET_0/hdl/vhdl/Make_LUT_MET_mul_qcK.vhd:71]
INFO: [Synth 8-3491] module 'Make_LUT_MET_mul_qcK_DSP48_12' declared at '/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/ip/Make_LUT_MET_0/hdl/vhdl/Make_LUT_MET_mul_qcK.vhd:6' bound to instance 'Make_LUT_MET_mul_qcK_DSP48_12_U' of component 'Make_LUT_MET_mul_qcK_DSP48_12' [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/ip/Make_LUT_MET_0/hdl/vhdl/Make_LUT_MET_mul_qcK.vhd:85]
INFO: [Synth 8-638] synthesizing module 'Make_LUT_MET_mul_qcK_DSP48_12' [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/ip/Make_LUT_MET_0/hdl/vhdl/Make_LUT_MET_mul_qcK.vhd:17]
INFO: [Synth 8-256] done synthesizing module 'Make_LUT_MET_mul_qcK_DSP48_12' (31#1) [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/ip/Make_LUT_MET_0/hdl/vhdl/Make_LUT_MET_mul_qcK.vhd:17]
INFO: [Synth 8-256] done synthesizing module 'Make_LUT_MET_mul_qcK' (32#1) [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/ip/Make_LUT_MET_0/hdl/vhdl/Make_LUT_MET_mul_qcK.vhd:71]
INFO: [Synth 8-3491] module 'Make_LUT_MET_mac_rcU' declared at '/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/ip/Make_LUT_MET_0/hdl/vhdl/Make_LUT_MET_mac_rcU.vhd:62' bound to instance 'Make_LUT_MET_mac_rcU_U44' of component 'Make_LUT_MET_mac_rcU' [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/ip/Make_LUT_MET_0/hdl/vhdl/range_redux_payne_ha.vhd:1517]
INFO: [Synth 8-638] synthesizing module 'Make_LUT_MET_mac_rcU' [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/ip/Make_LUT_MET_0/hdl/vhdl/Make_LUT_MET_mac_rcU.vhd:80]
INFO: [Synth 8-3491] module 'Make_LUT_MET_mac_rcU_DSP48_13' declared at '/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/ip/Make_LUT_MET_0/hdl/vhdl/Make_LUT_MET_mac_rcU.vhd:12' bound to instance 'Make_LUT_MET_mac_rcU_DSP48_13_U' of component 'Make_LUT_MET_mac_rcU_DSP48_13' [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/ip/Make_LUT_MET_0/hdl/vhdl/Make_LUT_MET_mac_rcU.vhd:95]
INFO: [Synth 8-638] synthesizing module 'Make_LUT_MET_mac_rcU_DSP48_13' [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/ip/Make_LUT_MET_0/hdl/vhdl/Make_LUT_MET_mac_rcU.vhd:24]
INFO: [Synth 8-256] done synthesizing module 'Make_LUT_MET_mac_rcU_DSP48_13' (33#1) [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/ip/Make_LUT_MET_0/hdl/vhdl/Make_LUT_MET_mac_rcU.vhd:24]
INFO: [Synth 8-256] done synthesizing module 'Make_LUT_MET_mac_rcU' (34#1) [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/ip/Make_LUT_MET_0/hdl/vhdl/Make_LUT_MET_mac_rcU.vhd:80]
INFO: [Synth 8-3491] module 'Make_LUT_MET_mac_sc4' declared at '/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/ip/Make_LUT_MET_0/hdl/vhdl/Make_LUT_MET_mac_sc4.vhd:62' bound to instance 'Make_LUT_MET_mac_sc4_U45' of component 'Make_LUT_MET_mac_sc4' [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/ip/Make_LUT_MET_0/hdl/vhdl/range_redux_payne_ha.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'Make_LUT_MET_mac_sc4' [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/ip/Make_LUT_MET_0/hdl/vhdl/Make_LUT_MET_mac_sc4.vhd:80]
INFO: [Synth 8-3491] module 'Make_LUT_MET_mac_sc4_DSP48_14' declared at '/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/ip/Make_LUT_MET_0/hdl/vhdl/Make_LUT_MET_mac_sc4.vhd:12' bound to instance 'Make_LUT_MET_mac_sc4_DSP48_14_U' of component 'Make_LUT_MET_mac_sc4_DSP48_14' [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/ip/Make_LUT_MET_0/hdl/vhdl/Make_LUT_MET_mac_sc4.vhd:95]
INFO: [Synth 8-638] synthesizing module 'Make_LUT_MET_mac_sc4_DSP48_14' [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/ip/Make_LUT_MET_0/hdl/vhdl/Make_LUT_MET_mac_sc4.vhd:24]
INFO: [Synth 8-256] done synthesizing module 'Make_LUT_MET_mac_sc4_DSP48_14' (35#1) [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/ip/Make_LUT_MET_0/hdl/vhdl/Make_LUT_MET_mac_sc4.vhd:24]
INFO: [Synth 8-256] done synthesizing module 'Make_LUT_MET_mac_sc4' (36#1) [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/ip/Make_LUT_MET_0/hdl/vhdl/Make_LUT_MET_mac_sc4.vhd:80]
INFO: [Synth 8-3491] module 'Make_LUT_MET_mac_tde' declared at '/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/ip/Make_LUT_MET_0/hdl/vhdl/Make_LUT_MET_mac_tde.vhd:62' bound to instance 'Make_LUT_MET_mac_tde_U46' of component 'Make_LUT_MET_mac_tde' [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/ip/Make_LUT_MET_0/hdl/vhdl/range_redux_payne_ha.vhd:1551]
INFO: [Synth 8-638] synthesizing module 'Make_LUT_MET_mac_tde' [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/ip/Make_LUT_MET_0/hdl/vhdl/Make_LUT_MET_mac_tde.vhd:80]
INFO: [Synth 8-3491] module 'Make_LUT_MET_mac_tde_DSP48_15' declared at '/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/ip/Make_LUT_MET_0/hdl/vhdl/Make_LUT_MET_mac_tde.vhd:12' bound to instance 'Make_LUT_MET_mac_tde_DSP48_15_U' of component 'Make_LUT_MET_mac_tde_DSP48_15' [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/ip/Make_LUT_MET_0/hdl/vhdl/Make_LUT_MET_mac_tde.vhd:95]
INFO: [Synth 8-638] synthesizing module 'Make_LUT_MET_mac_tde_DSP48_15' [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/ip/Make_LUT_MET_0/hdl/vhdl/Make_LUT_MET_mac_tde.vhd:24]
INFO: [Synth 8-256] done synthesizing module 'Make_LUT_MET_mac_tde_DSP48_15' (37#1) [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/ip/Make_LUT_MET_0/hdl/vhdl/Make_LUT_MET_mac_tde.vhd:24]
INFO: [Synth 8-256] done synthesizing module 'Make_LUT_MET_mac_tde' (38#1) [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/ip/Make_LUT_MET_0/hdl/vhdl/Make_LUT_MET_mac_tde.vhd:80]
INFO: [Synth 8-3491] module 'Make_LUT_MET_mac_udo' declared at '/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/ip/Make_LUT_MET_0/hdl/vhdl/Make_LUT_MET_mac_udo.vhd:62' bound to instance 'Make_LUT_MET_mac_udo_U47' of component 'Make_LUT_MET_mac_udo' [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/ip/Make_LUT_MET_0/hdl/vhdl/range_redux_payne_ha.vhd:1568]
INFO: [Synth 8-638] synthesizing module 'Make_LUT_MET_mac_udo' [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/ip/Make_LUT_MET_0/hdl/vhdl/Make_LUT_MET_mac_udo.vhd:80]
INFO: [Synth 8-3491] module 'Make_LUT_MET_mac_udo_DSP48_16' declared at '/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/ip/Make_LUT_MET_0/hdl/vhdl/Make_LUT_MET_mac_udo.vhd:12' bound to instance 'Make_LUT_MET_mac_udo_DSP48_16_U' of component 'Make_LUT_MET_mac_udo_DSP48_16' [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/ip/Make_LUT_MET_0/hdl/vhdl/Make_LUT_MET_mac_udo.vhd:95]
INFO: [Synth 8-638] synthesizing module 'Make_LUT_MET_mac_udo_DSP48_16' [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/ip/Make_LUT_MET_0/hdl/vhdl/Make_LUT_MET_mac_udo.vhd:24]
INFO: [Synth 8-256] done synthesizing module 'Make_LUT_MET_mac_udo_DSP48_16' (39#1) [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/ip/Make_LUT_MET_0/hdl/vhdl/Make_LUT_MET_mac_udo.vhd:24]
INFO: [Synth 8-256] done synthesizing module 'Make_LUT_MET_mac_udo' (40#1) [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/ip/Make_LUT_MET_0/hdl/vhdl/Make_LUT_MET_mac_udo.vhd:80]
INFO: [Synth 8-256] done synthesizing module 'range_redux_payne_ha' (41#1) [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/ip/Make_LUT_MET_0/hdl/vhdl/range_redux_payne_ha.vhd:27]
INFO: [Synth 8-3491] module 'addsub_1' declared at '/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/ip/Make_LUT_MET_0/hdl/vhdl/addsub_1.vhd:12' bound to instance 'op_V_assign_0_1_addsub_1_fu_556' of component 'addsub_1' [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/ip/Make_LUT_MET_0/hdl/vhdl/sin_cos_range_redux_s.vhd:2264]
INFO: [Synth 8-638] synthesizing module 'addsub_1' [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/ip/Make_LUT_MET_0/hdl/vhdl/addsub_1.vhd:21]
INFO: [Synth 8-256] done synthesizing module 'addsub_1' (42#1) [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/ip/Make_LUT_MET_0/hdl/vhdl/addsub_1.vhd:21]
INFO: [Synth 8-3491] module 'addsub_1' declared at '/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/ip/Make_LUT_MET_0/hdl/vhdl/addsub_1.vhd:12' bound to instance 'op_V_assign_0_2_addsub_1_fu_565' of component 'addsub_1' [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/ip/Make_LUT_MET_0/hdl/vhdl/sin_cos_range_redux_s.vhd:2271]
INFO: [Synth 8-3491] module 'addsub_1' declared at '/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/ip/Make_LUT_MET_0/hdl/vhdl/addsub_1.vhd:12' bound to instance 'op_V_assign_0_3_addsub_1_fu_572' of component 'addsub_1' [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/ip/Make_LUT_MET_0/hdl/vhdl/sin_cos_range_redux_s.vhd:2278]
INFO: [Synth 8-3491] module 'addsub_1' declared at '/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/ip/Make_LUT_MET_0/hdl/vhdl/addsub_1.vhd:12' bound to instance 'op_V_assign_0_4_addsub_1_fu_579' of component 'addsub_1' [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/ip/Make_LUT_MET_0/hdl/vhdl/sin_cos_range_redux_s.vhd:2285]
INFO: [Synth 8-3491] module 'addsub_1' declared at '/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/ip/Make_LUT_MET_0/hdl/vhdl/addsub_1.vhd:12' bound to instance 'op_V_assign_0_5_addsub_1_fu_586' of component 'addsub_1' [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/ip/Make_LUT_MET_0/hdl/vhdl/sin_cos_range_redux_s.vhd:2292]
INFO: [Synth 8-3491] module 'addsub_1' declared at '/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/ip/Make_LUT_MET_0/hdl/vhdl/addsub_1.vhd:12' bound to instance 'op_V_assign_0_6_addsub_1_fu_593' of component 'addsub_1' [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/ip/Make_LUT_MET_0/hdl/vhdl/sin_cos_range_redux_s.vhd:2299]
INFO: [Synth 8-3491] module 'addsub_1' declared at '/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/ip/Make_LUT_MET_0/hdl/vhdl/addsub_1.vhd:12' bound to instance 'op_V_assign_0_7_addsub_1_fu_600' of component 'addsub_1' [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/ip/Make_LUT_MET_0/hdl/vhdl/sin_cos_range_redux_s.vhd:2306]
INFO: [Synth 8-3491] module 'addsub_1' declared at '/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/ip/Make_LUT_MET_0/hdl/vhdl/addsub_1.vhd:12' bound to instance 'op_V_assign_0_8_addsub_1_fu_607' of component 'addsub_1' [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/ip/Make_LUT_MET_0/hdl/vhdl/sin_cos_range_redux_s.vhd:2313]
INFO: [Synth 8-3491] module 'addsub_1' declared at '/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/ip/Make_LUT_MET_0/hdl/vhdl/addsub_1.vhd:12' bound to instance 'op_V_assign_0_9_addsub_1_fu_614' of component 'addsub_1' [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/ip/Make_LUT_MET_0/hdl/vhdl/sin_cos_range_redux_s.vhd:2320]
INFO: [Synth 8-3491] module 'addsub_1' declared at '/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/ip/Make_LUT_MET_0/hdl/vhdl/addsub_1.vhd:12' bound to instance 'op_V_assign_0_s_addsub_1_fu_621' of component 'addsub_1' [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/ip/Make_LUT_MET_0/hdl/vhdl/sin_cos_range_redux_s.vhd:2327]
INFO: [Synth 8-3491] module 'addsub_1' declared at '/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/ip/Make_LUT_MET_0/hdl/vhdl/addsub_1.vhd:12' bound to instance 'op_V_assign_0_10_addsub_1_fu_628' of component 'addsub_1' [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/ip/Make_LUT_MET_0/hdl/vhdl/sin_cos_range_redux_s.vhd:2334]
INFO: [Synth 8-3491] module 'addsub_1' declared at '/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/ip/Make_LUT_MET_0/hdl/vhdl/addsub_1.vhd:12' bound to instance 'op_V_assign_0_11_addsub_1_fu_635' of component 'addsub_1' [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/ip/Make_LUT_MET_0/hdl/vhdl/sin_cos_range_redux_s.vhd:2341]
INFO: [Synth 8-3491] module 'addsub_1' declared at '/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/ip/Make_LUT_MET_0/hdl/vhdl/addsub_1.vhd:12' bound to instance 'op_V_assign_0_12_addsub_1_fu_642' of component 'addsub_1' [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/ip/Make_LUT_MET_0/hdl/vhdl/sin_cos_range_redux_s.vhd:2348]
INFO: [Synth 8-3491] module 'addsub_1' declared at '/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/ip/Make_LUT_MET_0/hdl/vhdl/addsub_1.vhd:12' bound to instance 'op_V_assign_0_13_addsub_1_fu_649' of component 'addsub_1' [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/ip/Make_LUT_MET_0/hdl/vhdl/sin_cos_range_redux_s.vhd:2355]
INFO: [Synth 8-3491] module 'addsub_1' declared at '/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/ip/Make_LUT_MET_0/hdl/vhdl/addsub_1.vhd:12' bound to instance 'op_V_assign_0_14_addsub_1_fu_656' of component 'addsub_1' [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/ip/Make_LUT_MET_0/hdl/vhdl/sin_cos_range_redux_s.vhd:2362]
INFO: [Synth 8-3491] module 'addsub_1' declared at '/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/ip/Make_LUT_MET_0/hdl/vhdl/addsub_1.vhd:12' bound to instance 'op_V_assign_0_15_addsub_1_fu_663' of component 'addsub_1' [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/ip/Make_LUT_MET_0/hdl/vhdl/sin_cos_range_redux_s.vhd:2369]
INFO: [Synth 8-3491] module 'addsub_1' declared at '/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/ip/Make_LUT_MET_0/hdl/vhdl/addsub_1.vhd:12' bound to instance 'op_V_assign_0_16_addsub_1_fu_670' of component 'addsub_1' [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/ip/Make_LUT_MET_0/hdl/vhdl/sin_cos_range_redux_s.vhd:2376]
INFO: [Synth 8-3491] module 'addsub_1' declared at '/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/ip/Make_LUT_MET_0/hdl/vhdl/addsub_1.vhd:12' bound to instance 'op_V_assign_0_17_addsub_1_fu_677' of component 'addsub_1' [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/ip/Make_LUT_MET_0/hdl/vhdl/sin_cos_range_redux_s.vhd:2383]
INFO: [Synth 8-3491] module 'addsub_1' declared at '/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/ip/Make_LUT_MET_0/hdl/vhdl/addsub_1.vhd:12' bound to instance 'op_V_assign_0_18_addsub_1_fu_684' of component 'addsub_1' [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/ip/Make_LUT_MET_0/hdl/vhdl/sin_cos_range_redux_s.vhd:2390]
INFO: [Synth 8-3491] module 'addsub_1' declared at '/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/ip/Make_LUT_MET_0/hdl/vhdl/addsub_1.vhd:12' bound to instance 'op_V_assign_0_19_addsub_1_fu_691' of component 'addsub_1' [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/ip/Make_LUT_MET_0/hdl/vhdl/sin_cos_range_redux_s.vhd:2397]
INFO: [Synth 8-3491] module 'addsub_1' declared at '/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/ip/Make_LUT_MET_0/hdl/vhdl/addsub_1.vhd:12' bound to instance 'op_V_assign_0_20_addsub_1_fu_698' of component 'addsub_1' [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/ip/Make_LUT_MET_0/hdl/vhdl/sin_cos_range_redux_s.vhd:2404]
INFO: [Synth 8-3491] module 'addsub_1' declared at '/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/ip/Make_LUT_MET_0/hdl/vhdl/addsub_1.vhd:12' bound to instance 'op_V_assign_0_21_addsub_1_fu_705' of component 'addsub_1' [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/ip/Make_LUT_MET_0/hdl/vhdl/sin_cos_range_redux_s.vhd:2411]
INFO: [Synth 8-3491] module 'addsub_1' declared at '/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/ip/Make_LUT_MET_0/hdl/vhdl/addsub_1.vhd:12' bound to instance 'op_V_assign_0_22_addsub_1_fu_712' of component 'addsub_1' [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/ip/Make_LUT_MET_0/hdl/vhdl/sin_cos_range_redux_s.vhd:2418]
INFO: [Synth 8-3491] module 'addsub_1' declared at '/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/ip/Make_LUT_MET_0/hdl/vhdl/addsub_1.vhd:12' bound to instance 'op_V_assign_0_23_addsub_1_fu_719' of component 'addsub_1' [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/ip/Make_LUT_MET_0/hdl/vhdl/sin_cos_range_redux_s.vhd:2425]
INFO: [Synth 8-3491] module 'addsub_1' declared at '/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/ip/Make_LUT_MET_0/hdl/vhdl/addsub_1.vhd:12' bound to instance 'op_V_assign_0_24_addsub_1_fu_726' of component 'addsub_1' [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/ip/Make_LUT_MET_0/hdl/vhdl/sin_cos_range_redux_s.vhd:2432]
INFO: [Synth 8-3491] module 'addsub_1' declared at '/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/ip/Make_LUT_MET_0/hdl/vhdl/addsub_1.vhd:12' bound to instance 'op_V_assign_0_25_addsub_1_fu_733' of component 'addsub_1' [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/ip/Make_LUT_MET_0/hdl/vhdl/sin_cos_range_redux_s.vhd:2439]
INFO: [Synth 8-3491] module 'addsub_1' declared at '/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/ip/Make_LUT_MET_0/hdl/vhdl/addsub_1.vhd:12' bound to instance 'op_V_assign_0_26_addsub_1_fu_740' of component 'addsub_1' [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/ip/Make_LUT_MET_0/hdl/vhdl/sin_cos_range_redux_s.vhd:2446]
INFO: [Synth 8-3491] module 'addsub_1' declared at '/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/ip/Make_LUT_MET_0/hdl/vhdl/addsub_1.vhd:12' bound to instance 'op_V_assign_0_27_addsub_1_fu_747' of component 'addsub_1' [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/ip/Make_LUT_MET_0/hdl/vhdl/sin_cos_range_redux_s.vhd:2453]
INFO: [Synth 8-3491] module 'addsub_1' declared at '/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/ip/Make_LUT_MET_0/hdl/vhdl/addsub_1.vhd:12' bound to instance 'op_V_assign_0_28_addsub_1_fu_754' of component 'addsub_1' [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/ip/Make_LUT_MET_0/hdl/vhdl/sin_cos_range_redux_s.vhd:2460]
INFO: [Synth 8-3491] module 'addsub_1' declared at '/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/ip/Make_LUT_MET_0/hdl/vhdl/addsub_1.vhd:12' bound to instance 'op_V_assign_0_29_addsub_1_fu_761' of component 'addsub_1' [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/ip/Make_LUT_MET_0/hdl/vhdl/sin_cos_range_redux_s.vhd:2467]
INFO: [Synth 8-3491] module 'addsub_1' declared at '/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/ip/Make_LUT_MET_0/hdl/vhdl/addsub_1.vhd:12' bound to instance 'op_V_assign_0_30_addsub_1_fu_768' of component 'addsub_1' [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/ip/Make_LUT_MET_0/hdl/vhdl/sin_cos_range_redux_s.vhd:2474]
INFO: [Synth 8-3491] module 'addsub_1' declared at '/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/ip/Make_LUT_MET_0/hdl/vhdl/addsub_1.vhd:12' bound to instance 'op_V_assign_0_31_addsub_1_fu_775' of component 'addsub_1' [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/ip/Make_LUT_MET_0/hdl/vhdl/sin_cos_range_redux_s.vhd:2481]
INFO: [Synth 8-3491] module 'addsub_1' declared at '/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/ip/Make_LUT_MET_0/hdl/vhdl/addsub_1.vhd:12' bound to instance 'op_V_assign_0_32_addsub_1_fu_782' of component 'addsub_1' [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/ip/Make_LUT_MET_0/hdl/vhdl/sin_cos_range_redux_s.vhd:2488]
INFO: [Synth 8-3491] module 'addsub_1' declared at '/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/ip/Make_LUT_MET_0/hdl/vhdl/addsub_1.vhd:12' bound to instance 'op_V_assign_0_33_addsub_1_fu_789' of component 'addsub_1' [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/ip/Make_LUT_MET_0/hdl/vhdl/sin_cos_range_redux_s.vhd:2495]
INFO: [Synth 8-3491] module 'addsub_1' declared at '/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/ip/Make_LUT_MET_0/hdl/vhdl/addsub_1.vhd:12' bound to instance 'op_V_assign_0_34_addsub_1_fu_796' of component 'addsub_1' [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/ip/Make_LUT_MET_0/hdl/vhdl/sin_cos_range_redux_s.vhd:2502]
INFO: [Synth 8-3491] module 'addsub_1' declared at '/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/ip/Make_LUT_MET_0/hdl/vhdl/addsub_1.vhd:12' bound to instance 'op_V_assign_0_35_addsub_1_fu_803' of component 'addsub_1' [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/ip/Make_LUT_MET_0/hdl/vhdl/sin_cos_range_redux_s.vhd:2509]
INFO: [Synth 8-3491] module 'addsub_1' declared at '/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/ip/Make_LUT_MET_0/hdl/vhdl/addsub_1.vhd:12' bound to instance 'op_V_assign_0_36_addsub_1_fu_810' of component 'addsub_1' [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/ip/Make_LUT_MET_0/hdl/vhdl/sin_cos_range_redux_s.vhd:2516]
INFO: [Synth 8-3491] module 'addsub_1' declared at '/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/ip/Make_LUT_MET_0/hdl/vhdl/addsub_1.vhd:12' bound to instance 'op_V_assign_0_37_addsub_1_fu_817' of component 'addsub_1' [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/ip/Make_LUT_MET_0/hdl/vhdl/sin_cos_range_redux_s.vhd:2523]
INFO: [Synth 8-3491] module 'addsub_1' declared at '/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/ip/Make_LUT_MET_0/hdl/vhdl/addsub_1.vhd:12' bound to instance 'op_V_assign_0_38_addsub_1_fu_824' of component 'addsub_1' [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/ip/Make_LUT_MET_0/hdl/vhdl/sin_cos_range_redux_s.vhd:2530]
INFO: [Synth 8-3491] module 'addsub_1' declared at '/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/ip/Make_LUT_MET_0/hdl/vhdl/addsub_1.vhd:12' bound to instance 'op_V_assign_0_39_addsub_1_fu_831' of component 'addsub_1' [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/ip/Make_LUT_MET_0/hdl/vhdl/sin_cos_range_redux_s.vhd:2537]
INFO: [Synth 8-3491] module 'addsub_1' declared at '/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/ip/Make_LUT_MET_0/hdl/vhdl/addsub_1.vhd:12' bound to instance 'op_V_assign_0_40_addsub_1_fu_838' of component 'addsub_1' [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/ip/Make_LUT_MET_0/hdl/vhdl/sin_cos_range_redux_s.vhd:2544]
INFO: [Synth 8-3491] module 'addsub_1' declared at '/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/ip/Make_LUT_MET_0/hdl/vhdl/addsub_1.vhd:12' bound to instance 'op_V_assign_0_41_addsub_1_fu_845' of component 'addsub_1' [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/ip/Make_LUT_MET_0/hdl/vhdl/sin_cos_range_redux_s.vhd:2551]
INFO: [Synth 8-3491] module 'addsub_1' declared at '/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/ip/Make_LUT_MET_0/hdl/vhdl/addsub_1.vhd:12' bound to instance 'op_V_assign_0_42_addsub_1_fu_852' of component 'addsub_1' [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/ip/Make_LUT_MET_0/hdl/vhdl/sin_cos_range_redux_s.vhd:2558]
INFO: [Common 17-14] Message 'Synth 8-3491' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-638] synthesizing module 'xil_defaultlib_addsub' [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/ip/Make_LUT_MET_0/hdl/vhdl/addsub.vhd:21]
INFO: [Synth 8-256] done synthesizing module 'xil_defaultlib_addsub' (43#1) [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/ip/Make_LUT_MET_0/hdl/vhdl/addsub.vhd:21]
INFO: [Synth 8-638] synthesizing module 'addsub_2' [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/ip/Make_LUT_MET_0/hdl/vhdl/addsub_2.vhd:21]
INFO: [Synth 8-256] done synthesizing module 'addsub_2' (44#1) [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/ip/Make_LUT_MET_0/hdl/vhdl/addsub_2.vhd:21]
INFO: [Synth 8-256] done synthesizing module 'sin_cos_range_redux_s' (45#1) [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/ip/Make_LUT_MET_0/hdl/vhdl/sin_cos_range_redux_s.vhd:27]
INFO: [Synth 8-638] synthesizing module 'p_hls_fptosi_double_s' [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/ip/Make_LUT_MET_0/hdl/vhdl/p_hls_fptosi_double_s.vhd:22]
INFO: [Synth 8-256] done synthesizing module 'p_hls_fptosi_double_s' (46#1) [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/ip/Make_LUT_MET_0/hdl/vhdl/p_hls_fptosi_double_s.vhd:22]
INFO: [Synth 8-638] synthesizing module 'Comp_rgn_et' [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/ip/Make_LUT_MET_0/hdl/vhdl/Comp_rgn_et.vhd:42]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/ip/Make_LUT_MET_0/hdl/vhdl/Comp_rgn_et.vhd:55]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/ip/Make_LUT_MET_0/hdl/vhdl/Comp_rgn_et.vhd:58]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/ip/Make_LUT_MET_0/hdl/vhdl/Comp_rgn_et.vhd:64]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/ip/Make_LUT_MET_0/hdl/vhdl/Comp_rgn_et.vhd:74]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/ip/Make_LUT_MET_0/hdl/vhdl/Comp_rgn_et.vhd:102]
INFO: [Synth 8-256] done synthesizing module 'Comp_rgn_et' (47#1) [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/ip/Make_LUT_MET_0/hdl/vhdl/Comp_rgn_et.vhd:42]
INFO: [Synth 8-638] synthesizing module 'Comp_rgn_et_14' [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/ip/Make_LUT_MET_0/hdl/vhdl/Comp_rgn_et_14.vhd:39]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/ip/Make_LUT_MET_0/hdl/vhdl/Comp_rgn_et_14.vhd:50]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/ip/Make_LUT_MET_0/hdl/vhdl/Comp_rgn_et_14.vhd:53]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/ip/Make_LUT_MET_0/hdl/vhdl/Comp_rgn_et_14.vhd:61]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/ip/Make_LUT_MET_0/hdl/vhdl/Comp_rgn_et_14.vhd:81]
INFO: [Synth 8-256] done synthesizing module 'Comp_rgn_et_14' (48#1) [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/ip/Make_LUT_MET_0/hdl/vhdl/Comp_rgn_et_14.vhd:39]
INFO: [Synth 8-638] synthesizing module 'Make_LUT_MET_fmulvdy' [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/ip/Make_LUT_MET_0/hdl/vhdl/Make_LUT_MET_fmulvdy.vhd:29]
INFO: [Synth 8-638] synthesizing module 'Make_LUT_MET_ap_fmul_3_max_dsp_32' [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/ip/Make_LUT_MET_0/hdl/ip/Make_LUT_MET_ap_fmul_3_max_dsp_32.vhd:72]
INFO: [Synth 8-256] done synthesizing module 'Make_LUT_MET_ap_fmul_3_max_dsp_32' (64#1) [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/ip/Make_LUT_MET_0/hdl/ip/Make_LUT_MET_ap_fmul_3_max_dsp_32.vhd:72]
INFO: [Synth 8-256] done synthesizing module 'Make_LUT_MET_fmulvdy' (65#1) [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/ip/Make_LUT_MET_0/hdl/vhdl/Make_LUT_MET_fmulvdy.vhd:29]
INFO: [Synth 8-638] synthesizing module 'Make_LUT_MET_sitowdI' [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/ip/Make_LUT_MET_0/hdl/vhdl/Make_LUT_MET_sitowdI.vhd:27]
INFO: [Synth 8-638] synthesizing module 'Make_LUT_MET_ap_sitofp_4_no_dsp_32' [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/ip/Make_LUT_MET_0/hdl/ip/Make_LUT_MET_ap_sitofp_4_no_dsp_32.vhd:70]
INFO: [Synth 8-256] done synthesizing module 'Make_LUT_MET_ap_sitofp_4_no_dsp_32' (75#1) [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/ip/Make_LUT_MET_0/hdl/ip/Make_LUT_MET_ap_sitofp_4_no_dsp_32.vhd:70]
INFO: [Synth 8-256] done synthesizing module 'Make_LUT_MET_sitowdI' (76#1) [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/ip/Make_LUT_MET_0/hdl/vhdl/Make_LUT_MET_sitowdI.vhd:27]
INFO: [Synth 8-638] synthesizing module 'Make_LUT_MET_fpexxdS' [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/ip/Make_LUT_MET_0/hdl/vhdl/Make_LUT_MET_fpexxdS.vhd:24]
INFO: [Synth 8-638] synthesizing module 'Make_LUT_MET_ap_fpext_0_no_dsp_32' [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/ip/Make_LUT_MET_0/hdl/ip/Make_LUT_MET_ap_fpext_0_no_dsp_32.vhd:68]
INFO: [Synth 8-256] done synthesizing module 'Make_LUT_MET_ap_fpext_0_no_dsp_32' (79#1) [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/ip/Make_LUT_MET_0/hdl/ip/Make_LUT_MET_ap_fpext_0_no_dsp_32.vhd:68]
INFO: [Synth 8-256] done synthesizing module 'Make_LUT_MET_fpexxdS' (80#1) [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/ip/Make_LUT_MET_0/hdl/vhdl/Make_LUT_MET_fpexxdS.vhd:24]
INFO: [Synth 8-638] synthesizing module 'Make_LUT_MET_dmulyd2' [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/ip/Make_LUT_MET_0/hdl/vhdl/Make_LUT_MET_dmulyd2.vhd:29]
INFO: [Synth 8-638] synthesizing module 'Make_LUT_MET_ap_dmul_8_max_dsp_64' [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/ip/Make_LUT_MET_0/hdl/ip/Make_LUT_MET_ap_dmul_8_max_dsp_64.vhd:72]
INFO: [Synth 8-256] done synthesizing module 'Make_LUT_MET_ap_dmul_8_max_dsp_64' (82#1) [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/ip/Make_LUT_MET_0/hdl/ip/Make_LUT_MET_ap_dmul_8_max_dsp_64.vhd:72]
INFO: [Synth 8-256] done synthesizing module 'Make_LUT_MET_dmulyd2' (83#1) [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/ip/Make_LUT_MET_0/hdl/vhdl/Make_LUT_MET_dmulyd2.vhd:29]
INFO: [Synth 8-638] synthesizing module 'Make_LUT_MET_sitozec' [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/ip/Make_LUT_MET_0/hdl/vhdl/Make_LUT_MET_sitozec.vhd:27]
INFO: [Synth 8-638] synthesizing module 'Make_LUT_MET_ap_sitodp_4_no_dsp_32' [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/ip/Make_LUT_MET_0/hdl/ip/Make_LUT_MET_ap_sitodp_4_no_dsp_32.vhd:70]
INFO: [Synth 8-256] done synthesizing module 'Make_LUT_MET_ap_sitodp_4_no_dsp_32' (84#1) [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/ip/Make_LUT_MET_0/hdl/ip/Make_LUT_MET_ap_sitodp_4_no_dsp_32.vhd:70]
INFO: [Synth 8-256] done synthesizing module 'Make_LUT_MET_sitozec' (85#1) [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/ip/Make_LUT_MET_0/hdl/vhdl/Make_LUT_MET_sitozec.vhd:27]
INFO: [Synth 8-256] done synthesizing module 'Make_LUT_MET' (86#1) [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/ip/Make_LUT_MET_0/hdl/vhdl/Make_LUT_MET.vhd:298]
INFO: [Synth 8-256] done synthesizing module 'Make_LUT_MET_0' (87#1) [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/ip/Make_LUT_MET_0/synth/Make_LUT_MET_0.vhd:342]
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized551 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized551 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized551 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized551 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized551 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized549 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized549 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized549 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized549 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized549 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized553 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized553 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized553 has unconnected port SINIT
WARNING: [Synth 8-3331] design carry_chain__parameterized14 has unconnected port B[31]
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized657 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized657 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized657 has unconnected port SINIT
WARNING: [Synth 8-3331] design flt_dec_op__parameterized1 has unconnected port DEC_OP_STATE[11]
WARNING: [Synth 8-3331] design flt_dec_op__parameterized1 has unconnected port DEC_OP_STATE[10]
WARNING: [Synth 8-3331] design flt_dec_op__parameterized1 has unconnected port DEC_OP_STATE[9]
WARNING: [Synth 8-3331] design flt_dec_op__parameterized1 has unconnected port DEC_OP_STATE[8]
WARNING: [Synth 8-3331] design flt_dec_op__parameterized1 has unconnected port DIVIDE_BY_ZERO_IN
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized651 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized651 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized651 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized655 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized655 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized655 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized655 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized655 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized653 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized653 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized653 has unconnected port SINIT
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp__parameterized0 has unconnected port A[30]
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp__parameterized0 has unconnected port A[29]
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp__parameterized0 has unconnected port A[28]
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp__parameterized0 has unconnected port A[27]
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp__parameterized0 has unconnected port A[26]
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp__parameterized0 has unconnected port A[25]
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp__parameterized0 has unconnected port A[24]
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp__parameterized0 has unconnected port A[23]
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp__parameterized0 has unconnected port A[22]
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp__parameterized0 has unconnected port A[21]
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp__parameterized0 has unconnected port A[20]
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp__parameterized0 has unconnected port A[19]
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp__parameterized0 has unconnected port A[18]
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp__parameterized0 has unconnected port A[17]
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp__parameterized0 has unconnected port A[16]
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp__parameterized0 has unconnected port A[15]
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp__parameterized0 has unconnected port A[14]
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp__parameterized0 has unconnected port A[13]
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp__parameterized0 has unconnected port A[12]
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp__parameterized0 has unconnected port A[11]
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp__parameterized0 has unconnected port A[10]
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp__parameterized0 has unconnected port A[9]
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp__parameterized0 has unconnected port A[8]
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp__parameterized0 has unconnected port A[7]
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp__parameterized0 has unconnected port A[6]
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp__parameterized0 has unconnected port A[5]
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp__parameterized0 has unconnected port A[4]
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp__parameterized0 has unconnected port A[3]
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp__parameterized0 has unconnected port A[2]
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp__parameterized0 has unconnected port A[1]
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp__parameterized0 has unconnected port A[0]
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized649 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized649 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized649 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized649 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized649 has unconnected port SINIT
WARNING: [Synth 8-3331] design carry_chain__parameterized18 has unconnected port B[26]
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized647 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized647 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized647 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized647 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized647 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized637 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized637 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized637 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized637 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized637 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized635 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized635 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized635 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized635 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized635 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized633 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized633 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized633 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized633 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized633 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized631 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized631 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized631 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized631 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized631 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized645 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized645 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized645 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized645 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized645 has unconnected port SINIT
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 1420.387 ; gain = 398.285 ; free physical = 2927 ; free virtual = 73849
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:19 ; elapsed = 00:00:22 . Memory (MB): peak = 1420.387 ; gain = 398.285 ; free physical = 2928 ; free virtual = 73850
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 1935 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Device 21-403] Loading part xc7vx690tffg1927-2
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/ip/Make_LUT_MET_0/constraints/Make_LUT_MET_ooc.xdc] for cell 'U0'
Finished Parsing XDC File [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/ip/Make_LUT_MET_0/constraints/Make_LUT_MET_ooc.xdc] for cell 'U0'
Parsing XDC File [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.runs/Make_LUT_MET_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.runs/Make_LUT_MET_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 105 instances were transformed.
  FDE => FDRE: 105 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 2343.000 ; gain = 55.004 ; free physical = 2042 ; free virtual = 73061
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:01:02 ; elapsed = 00:01:01 . Memory (MB): peak = 2343.000 ; gain = 1320.898 ; free physical = 2033 ; free virtual = 73056
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7vx690tffg1927-2
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:01:02 ; elapsed = 00:01:01 . Memory (MB): peak = 2343.000 ; gain = 1320.898 ; free physical = 2033 ; free virtual = 73056
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for U0. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:01:02 ; elapsed = 00:01:01 . Memory (MB): peak = 2343.000 ; gain = 1320.898 ; free physical = 2033 ; free virtual = 73056
---------------------------------------------------------------------------------
INFO: [Synth 8-5544] ROM "mem" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
WARNING: [Synth 8-3936] Found unconnected internal register 'ap_pipeline_reg_pp0_iter29_tmp_110_3_4_i_i_i_i_reg_1671_reg' and it is trimmed from '34' to '17' bits. [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/ip/Make_LUT_MET_0/hdl/vhdl/range_redux_payne_ha.vhd:2170]
WARNING: [Synth 8-3936] Found unconnected internal register 'ap_pipeline_reg_pp0_iter28_tmp_110_3_4_i_i_i_i_reg_1671_reg' and it is trimmed from '34' to '17' bits. [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/ip/Make_LUT_MET_0/hdl/vhdl/range_redux_payne_ha.vhd:2160]
WARNING: [Synth 8-3936] Found unconnected internal register 'ap_pipeline_reg_pp0_iter27_tmp_110_3_4_i_i_i_i_reg_1671_reg' and it is trimmed from '34' to '17' bits. [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/ip/Make_LUT_MET_0/hdl/vhdl/range_redux_payne_ha.vhd:2152]
WARNING: [Synth 8-3936] Found unconnected internal register 'ap_pipeline_reg_pp0_iter26_tmp_110_3_4_i_i_i_i_reg_1671_reg' and it is trimmed from '34' to '17' bits. [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/ip/Make_LUT_MET_0/hdl/vhdl/range_redux_payne_ha.vhd:2144]
WARNING: [Synth 8-3936] Found unconnected internal register 'ap_pipeline_reg_pp0_iter25_tmp_110_3_4_i_i_i_i_reg_1671_reg' and it is trimmed from '34' to '17' bits. [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/ip/Make_LUT_MET_0/hdl/vhdl/range_redux_payne_ha.vhd:2136]
WARNING: [Synth 8-3936] Found unconnected internal register 'ap_pipeline_reg_pp0_iter24_tmp_110_3_4_i_i_i_i_reg_1671_reg' and it is trimmed from '34' to '17' bits. [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/ip/Make_LUT_MET_0/hdl/vhdl/range_redux_payne_ha.vhd:2128]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_110_3_4_i_i_i_i_reg_1671_reg' and it is trimmed from '34' to '17' bits. [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/ip/Make_LUT_MET_0/hdl/vhdl/range_redux_payne_ha.vhd:2128]
WARNING: [Synth 8-3936] Found unconnected internal register 'ap_pipeline_reg_pp0_iter29_loc_V_16_trunc_i_i_reg_1467_reg' and it is trimmed from '59' to '4' bits. [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/ip/Make_LUT_MET_0/hdl/vhdl/range_redux_payne_ha.vhd:2167]
WARNING: [Synth 8-3936] Found unconnected internal register 'ap_pipeline_reg_pp0_iter28_loc_V_16_trunc_i_i_reg_1467_reg' and it is trimmed from '59' to '4' bits. [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/ip/Make_LUT_MET_0/hdl/vhdl/range_redux_payne_ha.vhd:2157]
WARNING: [Synth 8-3936] Found unconnected internal register 'ap_pipeline_reg_pp0_iter27_loc_V_16_trunc_i_i_reg_1467_reg' and it is trimmed from '59' to '4' bits. [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/ip/Make_LUT_MET_0/hdl/vhdl/range_redux_payne_ha.vhd:2149]
WARNING: [Synth 8-3936] Found unconnected internal register 'ap_pipeline_reg_pp0_iter26_loc_V_16_trunc_i_i_reg_1467_reg' and it is trimmed from '59' to '4' bits. [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/ip/Make_LUT_MET_0/hdl/vhdl/range_redux_payne_ha.vhd:2141]
WARNING: [Synth 8-3936] Found unconnected internal register 'ap_pipeline_reg_pp0_iter25_loc_V_16_trunc_i_i_reg_1467_reg' and it is trimmed from '59' to '4' bits. [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/ip/Make_LUT_MET_0/hdl/vhdl/range_redux_payne_ha.vhd:2133]
WARNING: [Synth 8-3936] Found unconnected internal register 'ap_pipeline_reg_pp0_iter24_loc_V_16_trunc_i_i_reg_1467_reg' and it is trimmed from '59' to '4' bits. [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/ip/Make_LUT_MET_0/hdl/vhdl/range_redux_payne_ha.vhd:2125]
WARNING: [Synth 8-3936] Found unconnected internal register 'ap_pipeline_reg_pp0_iter23_loc_V_16_trunc_i_i_reg_1467_reg' and it is trimmed from '59' to '4' bits. [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/ip/Make_LUT_MET_0/hdl/vhdl/range_redux_payne_ha.vhd:2117]
WARNING: [Synth 8-3936] Found unconnected internal register 'ap_pipeline_reg_pp0_iter22_loc_V_16_trunc_i_i_reg_1467_reg' and it is trimmed from '59' to '4' bits. [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/ip/Make_LUT_MET_0/hdl/vhdl/range_redux_payne_ha.vhd:2109]
WARNING: [Synth 8-3936] Found unconnected internal register 'ap_pipeline_reg_pp0_iter21_loc_V_16_trunc_i_i_reg_1467_reg' and it is trimmed from '59' to '4' bits. [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/ip/Make_LUT_MET_0/hdl/vhdl/range_redux_payne_ha.vhd:2100]
WARNING: [Synth 8-3936] Found unconnected internal register 'ap_pipeline_reg_pp0_iter20_loc_V_16_trunc_i_i_reg_1467_reg' and it is trimmed from '59' to '4' bits. [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/ip/Make_LUT_MET_0/hdl/vhdl/range_redux_payne_ha.vhd:2092]
WARNING: [Synth 8-3936] Found unconnected internal register 'ap_pipeline_reg_pp0_iter19_loc_V_16_trunc_i_i_reg_1467_reg' and it is trimmed from '59' to '4' bits. [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/ip/Make_LUT_MET_0/hdl/vhdl/range_redux_payne_ha.vhd:2083]
WARNING: [Synth 8-3936] Found unconnected internal register 'ap_pipeline_reg_pp0_iter18_loc_V_16_trunc_i_i_reg_1467_reg' and it is trimmed from '59' to '4' bits. [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/ip/Make_LUT_MET_0/hdl/vhdl/range_redux_payne_ha.vhd:2073]
WARNING: [Synth 8-3936] Found unconnected internal register 'ap_pipeline_reg_pp0_iter17_loc_V_16_trunc_i_i_reg_1467_reg' and it is trimmed from '59' to '4' bits. [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/ip/Make_LUT_MET_0/hdl/vhdl/range_redux_payne_ha.vhd:2062]
WARNING: [Synth 8-3936] Found unconnected internal register 'loc_V_16_trunc_i_i_reg_1467_reg' and it is trimmed from '59' to '4' bits. [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/ip/Make_LUT_MET_0/hdl/vhdl/range_redux_payne_ha.vhd:2062]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_181_reg_1439_reg' and it is trimmed from '53' to '6' bits. [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/ip/Make_LUT_MET_0/hdl/vhdl/range_redux_payne_ha.vhd:2239]
WARNING: [Synth 8-3936] Found unconnected internal register 'ap_pipeline_reg_pp0_iter113_c4_reg_10200_reg' and it is trimmed from '32' to '31' bits. [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/ip/Make_LUT_MET_0/hdl/vhdl/sin_cos_range_redux_s.vhd:5578]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_47_i_reg_10260_reg' and it is trimmed from '78' to '77' bits. [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/ip/Make_LUT_MET_0/hdl/vhdl/sin_cos_range_redux_s.vhd:6407]
WARNING: [Synth 8-3936] Found unconnected internal register 'ap_pipeline_reg_pp0_iter113_tmp_44_i_reg_10206_reg' and it is trimmed from '78' to '77' bits. [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/ip/Make_LUT_MET_0/hdl/vhdl/sin_cos_range_redux_s.vhd:5582]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_44_i_reg_10206_reg' and it is trimmed from '78' to '77' bits. [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/ip/Make_LUT_MET_0/hdl/vhdl/sin_cos_range_redux_s.vhd:5582]
WARNING: [Synth 8-3936] Found unconnected internal register 'ap_pipeline_reg_pp0_iter113_tmp_i_29_reg_10155_reg' and it is trimmed from '78' to '77' bits. [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/ip/Make_LUT_MET_0/hdl/vhdl/sin_cos_range_redux_s.vhd:5590]
WARNING: [Synth 8-3936] Found unconnected internal register 'ap_pipeline_reg_pp0_iter112_tmp_i_29_reg_10155_reg' and it is trimmed from '78' to '77' bits. [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/ip/Make_LUT_MET_0/hdl/vhdl/sin_cos_range_redux_s.vhd:5576]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_i_29_reg_10155_reg' and it is trimmed from '78' to '77' bits. [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/ip/Make_LUT_MET_0/hdl/vhdl/sin_cos_range_redux_s.vhd:5576]
WARNING: [Synth 8-3936] Found unconnected internal register 'shift_1_reg_10218_reg' and it is trimmed from '32' to '11' bits. [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/ip/Make_LUT_MET_0/hdl/vhdl/sin_cos_range_redux_s.vhd:6489]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_47_i1_reg_10282_reg' and it is trimmed from '78' to '77' bits. [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/ip/Make_LUT_MET_0/hdl/vhdl/sin_cos_range_redux_s.vhd:6406]
WARNING: [Synth 8-3936] Found unconnected internal register 'ap_pipeline_reg_pp0_iter113_tmp_44_i1_reg_10236_reg' and it is trimmed from '78' to '77' bits. [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/ip/Make_LUT_MET_0/hdl/vhdl/sin_cos_range_redux_s.vhd:5581]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_44_i1_reg_10236_reg' and it is trimmed from '78' to '77' bits. [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/ip/Make_LUT_MET_0/hdl/vhdl/sin_cos_range_redux_s.vhd:5581]
WARNING: [Synth 8-3936] Found unconnected internal register 'ap_pipeline_reg_pp0_iter113_tmp_i1_30_reg_10178_reg' and it is trimmed from '78' to '77' bits. [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/ip/Make_LUT_MET_0/hdl/vhdl/sin_cos_range_redux_s.vhd:5589]
WARNING: [Synth 8-3936] Found unconnected internal register 'ap_pipeline_reg_pp0_iter112_tmp_i1_30_reg_10178_reg' and it is trimmed from '78' to '77' bits. [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/ip/Make_LUT_MET_0/hdl/vhdl/sin_cos_range_redux_s.vhd:5575]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_i1_30_reg_10178_reg' and it is trimmed from '78' to '77' bits. [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/ip/Make_LUT_MET_0/hdl/vhdl/sin_cos_range_redux_s.vhd:5575]
WARNING: [Synth 8-3936] Found unconnected internal register 'shift_6_reg_10248_reg' and it is trimmed from '32' to '11' bits. [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/ip/Make_LUT_MET_0/hdl/vhdl/sin_cos_range_redux_s.vhd:6497]
WARNING: [Synth 8-3936] Found unconnected internal register 'ap_pipeline_reg_pp0_iter113_c4_1_reg_10230_reg' and it is trimmed from '32' to '31' bits. [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/ip/Make_LUT_MET_0/hdl/vhdl/sin_cos_range_redux_s.vhd:5577]
INFO: [Synth 8-5544] ROM "sel_tmp12_fu_7136_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sel_tmp10_fu_7123_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sel_tmp8_fu_7110_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sel_tmp6_fu_7097_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sel_tmp4_fu_7084_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5545] ROM "tmp_48_i1_fu_6719_p2" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "tmp_42_i1_fu_6706_p2" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "tmp_48_i_fu_6660_p2" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "tmp_42_i_fu_6647_p2" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5544] ROM "sel_tmp2_fu_7008_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sel_tmp_fu_7002_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "tmp_31_fu_7014_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "tmp_45_i1_fu_6636_p2" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "tmp_45_i_fu_6582_p2" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-4471] merging register 'c2_reg_10148_reg[5:0]' into 'tmp_477_reg_10161_reg[5:0]' [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/ip/Make_LUT_MET_0/hdl/vhdl/sin_cos_range_redux_s.vhd:5897]
INFO: [Synth 8-4471] merging register 'c2_1_reg_10171_reg[5:0]' into 'tmp_486_reg_10184_reg[5:0]' [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/ip/Make_LUT_MET_0/hdl/vhdl/sin_cos_range_redux_s.vhd:5896]
INFO: [Synth 8-5544] ROM "sel_tmp12_fu_7136_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sel_tmp10_fu_7123_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sel_tmp8_fu_7110_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sel_tmp6_fu_7097_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sel_tmp4_fu_7084_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5545] ROM "tmp_48_i1_fu_6719_p2" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "tmp_42_i1_fu_6706_p2" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "tmp_48_i_fu_6660_p2" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "tmp_42_i_fu_6647_p2" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5544] ROM "sel_tmp2_fu_7008_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sel_tmp_fu_7002_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "tmp_31_fu_7014_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "tmp_45_i1_fu_6636_p2" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "tmp_45_i_fu_6582_p2" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5544] ROM "c1_1_fu_6467_p3" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "c1_fu_6411_p3" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "c2_1_fu_6514_p3" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "c2_fu_6482_p3" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "c3_1_fu_6607_p3" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "c3_fu_6553_p3" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "c4_1_fu_6615_p3" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "c4_fu_6561_p3" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5546] ROM "exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exp_just_over_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exp_just_over_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "state_int_up" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exp_just_over_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exp_just_over_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "state_int_up" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:01:09 ; elapsed = 00:01:08 . Memory (MB): peak = 2343.000 ; gain = 1320.898 ; free physical = 2041 ; free virtual = 73063
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+-----------------------------+------------+----------+
|      |RTL Partition                |Replication |Instances |
+------+-----------------------------+------------+----------+
|1     |sin_cos_range_redux_s__GBM0  |           1|     16944|
|2     |sin_cos_range_redux_s__GBM1  |           1|      4949|
|3     |sin_cos_range_redux_s__GBM2  |           1|      5641|
|4     |sin_cos_range_redux_s__GBM3  |           1|     14040|
|5     |sin_cos_range_redux_s__GBM4  |           1|     13414|
|6     |sin_cos_range_redux_s__GBM5  |           1|     35880|
|7     |sin_cos_range_redux_s__GBM6  |           1|     13023|
|8     |sin_cos_range_redux_s__GBM7  |           1|     16339|
|9     |sin_cos_range_redux_s__GBM8  |           1|     17075|
|10    |sin_cos_range_redux_s__GBM9  |           1|     10950|
|11    |sin_cos_range_redux_s__GBM10 |           1|     18081|
|12    |sin_cos_range_redux_s__GBM11 |           1|      6079|
|13    |sin_cos_range_redux_s__GBM12 |           1|      6120|
|14    |sin_cos_range_redux_s__GBM13 |           1|      9240|
|15    |sin_cos_range_redux_s__GBM14 |           1|     10871|
|16    |sin_cos_range_redux_s__GBM15 |           1|     13807|
|17    |Make_LUT_MET__GCB0           |           1|     35002|
|18    |Make_LUT_MET__GCB1           |           1|      8850|
|19    |Make_LUT_MET__GCB2           |           1|     12110|
|20    |Make_LUT_MET__GCB3           |           1|     12710|
+------+-----------------------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 3600 (col length:200)
BRAMs: 2940 (col length: RAMB18 200 RAMB36 100)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
INFO: [Synth 8-5580] Multithreading enabled for synth_design using a maximum of 4 processes.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-3886] merging instance 'sin_cos_range_redux_s__GBM1:/tmp_315_reg_9083_reg[77]' (FDE) to 'sin_cos_range_redux_s__GBM1:/tmp_316_reg_9088_reg[0]'
INFO: [Synth 8-3886] merging instance 'sin_cos_range_redux_s__GBM1:/tmp_321_reg_9120_reg[77]' (FDE) to 'sin_cos_range_redux_s__GBM1:/tmp_322_reg_9125_reg[0]'
INFO: [Synth 8-3886] merging instance 'sin_cos_range_redux_s__GBM1:/tmp_291_reg_8935_reg[77]' (FDE) to 'sin_cos_range_redux_s__GBM1:/tmp_292_reg_8940_reg[0]'
INFO: [Synth 8-3886] merging instance 'sin_cos_range_redux_s__GBM1:/tmp_297_reg_8972_reg[77]' (FDE) to 'sin_cos_range_redux_s__GBM1:/tmp_298_reg_8977_reg[0]'
INFO: [Synth 8-3886] merging instance 'sin_cos_range_redux_s__GBM1:/tmp_303_reg_9009_reg[77]' (FDE) to 'sin_cos_range_redux_s__GBM1:/tmp_304_reg_9014_reg[0]'
INFO: [Synth 8-3886] merging instance 'sin_cos_range_redux_s__GBM1:/tmp_309_reg_9046_reg[77]' (FDE) to 'sin_cos_range_redux_s__GBM1:/tmp_310_reg_9051_reg[0]'
INFO: [Synth 8-3886] merging instance 'sin_cos_range_redux_s__GBM1:/tmp_327_reg_9157_reg[77]' (FDE) to 'sin_cos_range_redux_s__GBM1:/tmp_328_reg_9162_reg[0]'
INFO: [Synth 8-3886] merging instance 'sin_cos_range_redux_s__GBM2:/tmp_250_reg_8681_reg[0]' (FDE) to 'sin_cos_range_redux_s__GBM2:/tmp_249_reg_8676_reg[77]'
INFO: [Synth 8-3886] merging instance 'sin_cos_range_redux_s__GBM11:/tmp_160_reg_8212_reg[27]' (FDE) to 'sin_cos_range_redux_s__GBM11:/tmp_164_reg_8217_reg[0]'
INFO: [Synth 8-3886] merging instance 'sin_cos_range_redux_s__GBM11:/tmp_160_reg_8212_reg[28]' (FDE) to 'sin_cos_range_redux_s__GBM11:/tmp_164_reg_8217_reg[1]'
INFO: [Synth 8-3886] merging instance 'sin_cos_range_redux_s__GBM11:/tmp_160_reg_8212_reg[29]' (FDE) to 'sin_cos_range_redux_s__GBM11:/tmp_164_reg_8217_reg[2]'
INFO: [Synth 8-3886] merging instance 'sin_cos_range_redux_s__GBM11:/tmp_160_reg_8212_reg[30]' (FDE) to 'sin_cos_range_redux_s__GBM11:/tmp_164_reg_8217_reg[3]'
INFO: [Synth 8-3886] merging instance 'sin_cos_range_redux_s__GBM11:/tmp_160_reg_8212_reg[31]' (FDE) to 'sin_cos_range_redux_s__GBM11:/tmp_164_reg_8217_reg[4]'
INFO: [Synth 8-3886] merging instance 'sin_cos_range_redux_s__GBM11:/tmp_160_reg_8212_reg[32]' (FDE) to 'sin_cos_range_redux_s__GBM11:/tmp_164_reg_8217_reg[5]'
INFO: [Synth 8-3886] merging instance 'sin_cos_range_redux_s__GBM11:/tmp_160_reg_8212_reg[33]' (FDE) to 'sin_cos_range_redux_s__GBM11:/tmp_164_reg_8217_reg[6]'
INFO: [Synth 8-3886] merging instance 'sin_cos_range_redux_s__GBM11:/tmp_160_reg_8212_reg[34]' (FDE) to 'sin_cos_range_redux_s__GBM11:/tmp_164_reg_8217_reg[7]'
INFO: [Synth 8-3886] merging instance 'sin_cos_range_redux_s__GBM11:/tmp_160_reg_8212_reg[35]' (FDE) to 'sin_cos_range_redux_s__GBM11:/tmp_164_reg_8217_reg[8]'
INFO: [Synth 8-3886] merging instance 'sin_cos_range_redux_s__GBM11:/tmp_160_reg_8212_reg[36]' (FDE) to 'sin_cos_range_redux_s__GBM11:/tmp_164_reg_8217_reg[9]'
INFO: [Synth 8-3886] merging instance 'sin_cos_range_redux_s__GBM11:/tmp_160_reg_8212_reg[37]' (FDE) to 'sin_cos_range_redux_s__GBM11:/tmp_164_reg_8217_reg[10]'
INFO: [Synth 8-3886] merging instance 'sin_cos_range_redux_s__GBM11:/tmp_160_reg_8212_reg[38]' (FDE) to 'sin_cos_range_redux_s__GBM11:/tmp_164_reg_8217_reg[11]'
INFO: [Synth 8-3886] merging instance 'sin_cos_range_redux_s__GBM11:/tmp_160_reg_8212_reg[39]' (FDE) to 'sin_cos_range_redux_s__GBM11:/tmp_164_reg_8217_reg[12]'
INFO: [Synth 8-3886] merging instance 'sin_cos_range_redux_s__GBM11:/tmp_160_reg_8212_reg[40]' (FDE) to 'sin_cos_range_redux_s__GBM11:/tmp_164_reg_8217_reg[13]'
INFO: [Synth 8-3886] merging instance 'sin_cos_range_redux_s__GBM11:/tmp_160_reg_8212_reg[41]' (FDE) to 'sin_cos_range_redux_s__GBM11:/tmp_164_reg_8217_reg[14]'
INFO: [Synth 8-3886] merging instance 'sin_cos_range_redux_s__GBM11:/tmp_160_reg_8212_reg[42]' (FDE) to 'sin_cos_range_redux_s__GBM11:/tmp_164_reg_8217_reg[15]'
INFO: [Synth 8-3886] merging instance 'sin_cos_range_redux_s__GBM11:/tmp_160_reg_8212_reg[43]' (FDE) to 'sin_cos_range_redux_s__GBM11:/tmp_164_reg_8217_reg[16]'
INFO: [Synth 8-3886] merging instance 'sin_cos_range_redux_s__GBM11:/tmp_160_reg_8212_reg[44]' (FDE) to 'sin_cos_range_redux_s__GBM11:/tmp_164_reg_8217_reg[17]'
INFO: [Synth 8-3886] merging instance 'sin_cos_range_redux_s__GBM11:/tmp_160_reg_8212_reg[45]' (FDE) to 'sin_cos_range_redux_s__GBM11:/tmp_164_reg_8217_reg[18]'
INFO: [Synth 8-3886] merging instance 'sin_cos_range_redux_s__GBM11:/tmp_160_reg_8212_reg[46]' (FDE) to 'sin_cos_range_redux_s__GBM11:/tmp_164_reg_8217_reg[19]'
INFO: [Synth 8-3886] merging instance 'sin_cos_range_redux_s__GBM11:/tmp_160_reg_8212_reg[47]' (FDE) to 'sin_cos_range_redux_s__GBM11:/tmp_164_reg_8217_reg[20]'
INFO: [Synth 8-3886] merging instance 'sin_cos_range_redux_s__GBM11:/tmp_160_reg_8212_reg[48]' (FDE) to 'sin_cos_range_redux_s__GBM11:/tmp_164_reg_8217_reg[21]'
INFO: [Synth 8-3886] merging instance 'sin_cos_range_redux_s__GBM11:/tmp_160_reg_8212_reg[49]' (FDE) to 'sin_cos_range_redux_s__GBM11:/tmp_164_reg_8217_reg[22]'
INFO: [Synth 8-3886] merging instance 'sin_cos_range_redux_s__GBM11:/tmp_160_reg_8212_reg[50]' (FDE) to 'sin_cos_range_redux_s__GBM11:/tmp_164_reg_8217_reg[23]'
INFO: [Synth 8-3886] merging instance 'sin_cos_range_redux_s__GBM11:/tmp_160_reg_8212_reg[51]' (FDE) to 'sin_cos_range_redux_s__GBM11:/tmp_164_reg_8217_reg[24]'
INFO: [Synth 8-3886] merging instance 'sin_cos_range_redux_s__GBM11:/tmp_160_reg_8212_reg[52]' (FDE) to 'sin_cos_range_redux_s__GBM11:/tmp_164_reg_8217_reg[25]'
INFO: [Synth 8-3886] merging instance 'sin_cos_range_redux_s__GBM11:/tmp_160_reg_8212_reg[53]' (FDE) to 'sin_cos_range_redux_s__GBM11:/tmp_164_reg_8217_reg[26]'
INFO: [Synth 8-3886] merging instance 'sin_cos_range_redux_s__GBM11:/tmp_160_reg_8212_reg[54]' (FDE) to 'sin_cos_range_redux_s__GBM11:/tmp_164_reg_8217_reg[27]'
INFO: [Synth 8-3886] merging instance 'sin_cos_range_redux_s__GBM11:/tmp_160_reg_8212_reg[55]' (FDE) to 'sin_cos_range_redux_s__GBM11:/tmp_164_reg_8217_reg[28]'
INFO: [Synth 8-3886] merging instance 'sin_cos_range_redux_s__GBM11:/tmp_160_reg_8212_reg[56]' (FDE) to 'sin_cos_range_redux_s__GBM11:/tmp_164_reg_8217_reg[29]'
INFO: [Synth 8-3886] merging instance 'sin_cos_range_redux_s__GBM11:/tmp_160_reg_8212_reg[57]' (FDE) to 'sin_cos_range_redux_s__GBM11:/tmp_164_reg_8217_reg[30]'
INFO: [Synth 8-3886] merging instance 'sin_cos_range_redux_s__GBM11:/tmp_160_reg_8212_reg[58]' (FDE) to 'sin_cos_range_redux_s__GBM11:/tmp_164_reg_8217_reg[31]'
INFO: [Synth 8-3886] merging instance 'sin_cos_range_redux_s__GBM11:/tmp_160_reg_8212_reg[59]' (FDE) to 'sin_cos_range_redux_s__GBM11:/tmp_164_reg_8217_reg[32]'
INFO: [Synth 8-3886] merging instance 'sin_cos_range_redux_s__GBM11:/tmp_160_reg_8212_reg[60]' (FDE) to 'sin_cos_range_redux_s__GBM11:/tmp_164_reg_8217_reg[33]'
INFO: [Synth 8-3886] merging instance 'sin_cos_range_redux_s__GBM11:/tmp_160_reg_8212_reg[61]' (FDE) to 'sin_cos_range_redux_s__GBM11:/tmp_164_reg_8217_reg[34]'
INFO: [Synth 8-3886] merging instance 'sin_cos_range_redux_s__GBM11:/tmp_160_reg_8212_reg[62]' (FDE) to 'sin_cos_range_redux_s__GBM11:/tmp_164_reg_8217_reg[35]'
INFO: [Synth 8-3886] merging instance 'sin_cos_range_redux_s__GBM11:/tmp_160_reg_8212_reg[63]' (FDE) to 'sin_cos_range_redux_s__GBM11:/tmp_164_reg_8217_reg[36]'
INFO: [Synth 8-3886] merging instance 'sin_cos_range_redux_s__GBM11:/tmp_160_reg_8212_reg[64]' (FDE) to 'sin_cos_range_redux_s__GBM11:/tmp_164_reg_8217_reg[37]'
INFO: [Synth 8-3886] merging instance 'sin_cos_range_redux_s__GBM11:/tmp_160_reg_8212_reg[65]' (FDE) to 'sin_cos_range_redux_s__GBM11:/tmp_164_reg_8217_reg[38]'
INFO: [Synth 8-3886] merging instance 'sin_cos_range_redux_s__GBM11:/tmp_160_reg_8212_reg[66]' (FDE) to 'sin_cos_range_redux_s__GBM11:/tmp_164_reg_8217_reg[39]'
INFO: [Synth 8-3886] merging instance 'sin_cos_range_redux_s__GBM11:/tmp_160_reg_8212_reg[67]' (FDE) to 'sin_cos_range_redux_s__GBM11:/tmp_164_reg_8217_reg[40]'
INFO: [Synth 8-3886] merging instance 'sin_cos_range_redux_s__GBM11:/tmp_160_reg_8212_reg[68]' (FDE) to 'sin_cos_range_redux_s__GBM11:/tmp_164_reg_8217_reg[41]'
INFO: [Synth 8-3886] merging instance 'sin_cos_range_redux_s__GBM11:/tmp_160_reg_8212_reg[69]' (FDE) to 'sin_cos_range_redux_s__GBM11:/tmp_164_reg_8217_reg[42]'
INFO: [Synth 8-3886] merging instance 'sin_cos_range_redux_s__GBM11:/tmp_160_reg_8212_reg[70]' (FDE) to 'sin_cos_range_redux_s__GBM11:/tmp_164_reg_8217_reg[43]'
INFO: [Synth 8-3886] merging instance 'sin_cos_range_redux_s__GBM11:/tmp_160_reg_8212_reg[71]' (FDE) to 'sin_cos_range_redux_s__GBM11:/tmp_164_reg_8217_reg[44]'
INFO: [Synth 8-3886] merging instance 'sin_cos_range_redux_s__GBM11:/tmp_160_reg_8212_reg[72]' (FDE) to 'sin_cos_range_redux_s__GBM11:/tmp_164_reg_8217_reg[45]'
INFO: [Synth 8-3886] merging instance 'sin_cos_range_redux_s__GBM11:/tmp_160_reg_8212_reg[73]' (FDE) to 'sin_cos_range_redux_s__GBM11:/tmp_164_reg_8217_reg[46]'
INFO: [Synth 8-3886] merging instance 'sin_cos_range_redux_s__GBM11:/tmp_160_reg_8212_reg[74]' (FDE) to 'sin_cos_range_redux_s__GBM11:/tmp_164_reg_8217_reg[47]'
INFO: [Synth 8-3886] merging instance 'sin_cos_range_redux_s__GBM11:/tmp_160_reg_8212_reg[75]' (FDE) to 'sin_cos_range_redux_s__GBM11:/tmp_164_reg_8217_reg[48]'
INFO: [Synth 8-3886] merging instance 'sin_cos_range_redux_s__GBM11:/tmp_160_reg_8212_reg[76]' (FDE) to 'sin_cos_range_redux_s__GBM11:/tmp_164_reg_8217_reg[49]'
INFO: [Synth 8-3886] merging instance 'sin_cos_range_redux_s__GBM11:/tmp_160_reg_8212_reg[77]' (FDE) to 'sin_cos_range_redux_s__GBM11:/tmp_164_reg_8217_reg[50]'
INFO: [Synth 8-3886] merging instance 'sin_cos_range_redux_s__GBM11:/tmp_170_reg_8227_reg[0]' (FDE) to 'sin_cos_range_redux_s__GBM11:/tmp_158_reg_8207_reg[27]'
INFO: [Synth 8-3886] merging instance 'sin_cos_range_redux_s__GBM11:/tmp_170_reg_8227_reg[1]' (FDE) to 'sin_cos_range_redux_s__GBM11:/tmp_158_reg_8207_reg[28]'
INFO: [Synth 8-3886] merging instance 'sin_cos_range_redux_s__GBM11:/tmp_170_reg_8227_reg[2]' (FDE) to 'sin_cos_range_redux_s__GBM11:/tmp_158_reg_8207_reg[29]'
INFO: [Synth 8-3886] merging instance 'sin_cos_range_redux_s__GBM11:/tmp_170_reg_8227_reg[3]' (FDE) to 'sin_cos_range_redux_s__GBM11:/tmp_158_reg_8207_reg[30]'
INFO: [Synth 8-3886] merging instance 'sin_cos_range_redux_s__GBM11:/tmp_170_reg_8227_reg[4]' (FDE) to 'sin_cos_range_redux_s__GBM11:/tmp_158_reg_8207_reg[31]'
INFO: [Synth 8-3886] merging instance 'sin_cos_range_redux_s__GBM11:/tmp_170_reg_8227_reg[5]' (FDE) to 'sin_cos_range_redux_s__GBM11:/tmp_158_reg_8207_reg[32]'
INFO: [Synth 8-3886] merging instance 'sin_cos_range_redux_s__GBM11:/tmp_170_reg_8227_reg[6]' (FDE) to 'sin_cos_range_redux_s__GBM11:/tmp_158_reg_8207_reg[33]'
INFO: [Synth 8-3886] merging instance 'sin_cos_range_redux_s__GBM11:/tmp_170_reg_8227_reg[7]' (FDE) to 'sin_cos_range_redux_s__GBM11:/tmp_158_reg_8207_reg[34]'
INFO: [Synth 8-3886] merging instance 'sin_cos_range_redux_s__GBM11:/tmp_170_reg_8227_reg[8]' (FDE) to 'sin_cos_range_redux_s__GBM11:/tmp_158_reg_8207_reg[35]'
INFO: [Synth 8-3886] merging instance 'sin_cos_range_redux_s__GBM11:/tmp_170_reg_8227_reg[9]' (FDE) to 'sin_cos_range_redux_s__GBM11:/tmp_158_reg_8207_reg[36]'
INFO: [Synth 8-3886] merging instance 'sin_cos_range_redux_s__GBM11:/tmp_170_reg_8227_reg[10]' (FDE) to 'sin_cos_range_redux_s__GBM11:/tmp_158_reg_8207_reg[37]'
INFO: [Synth 8-3886] merging instance 'sin_cos_range_redux_s__GBM11:/tmp_170_reg_8227_reg[11]' (FDE) to 'sin_cos_range_redux_s__GBM11:/tmp_158_reg_8207_reg[38]'
INFO: [Synth 8-3886] merging instance 'sin_cos_range_redux_s__GBM11:/tmp_170_reg_8227_reg[12]' (FDE) to 'sin_cos_range_redux_s__GBM11:/tmp_158_reg_8207_reg[39]'
INFO: [Synth 8-3886] merging instance 'sin_cos_range_redux_s__GBM11:/tmp_170_reg_8227_reg[13]' (FDE) to 'sin_cos_range_redux_s__GBM11:/tmp_158_reg_8207_reg[40]'
INFO: [Synth 8-3886] merging instance 'sin_cos_range_redux_s__GBM11:/tmp_170_reg_8227_reg[14]' (FDE) to 'sin_cos_range_redux_s__GBM11:/tmp_158_reg_8207_reg[41]'
INFO: [Synth 8-3886] merging instance 'sin_cos_range_redux_s__GBM11:/tmp_170_reg_8227_reg[15]' (FDE) to 'sin_cos_range_redux_s__GBM11:/tmp_158_reg_8207_reg[42]'
INFO: [Synth 8-3886] merging instance 'sin_cos_range_redux_s__GBM11:/tmp_170_reg_8227_reg[16]' (FDE) to 'sin_cos_range_redux_s__GBM11:/tmp_158_reg_8207_reg[43]'
INFO: [Synth 8-3886] merging instance 'sin_cos_range_redux_s__GBM11:/tmp_170_reg_8227_reg[17]' (FDE) to 'sin_cos_range_redux_s__GBM11:/tmp_158_reg_8207_reg[44]'
INFO: [Synth 8-3886] merging instance 'sin_cos_range_redux_s__GBM11:/tmp_170_reg_8227_reg[18]' (FDE) to 'sin_cos_range_redux_s__GBM11:/tmp_158_reg_8207_reg[45]'
INFO: [Synth 8-3886] merging instance 'sin_cos_range_redux_s__GBM11:/tmp_170_reg_8227_reg[19]' (FDE) to 'sin_cos_range_redux_s__GBM11:/tmp_158_reg_8207_reg[46]'
INFO: [Synth 8-3886] merging instance 'sin_cos_range_redux_s__GBM11:/tmp_170_reg_8227_reg[20]' (FDE) to 'sin_cos_range_redux_s__GBM11:/tmp_158_reg_8207_reg[47]'
INFO: [Synth 8-3886] merging instance 'sin_cos_range_redux_s__GBM11:/tmp_170_reg_8227_reg[21]' (FDE) to 'sin_cos_range_redux_s__GBM11:/tmp_158_reg_8207_reg[48]'
INFO: [Synth 8-3886] merging instance 'sin_cos_range_redux_s__GBM11:/tmp_170_reg_8227_reg[22]' (FDE) to 'sin_cos_range_redux_s__GBM11:/tmp_158_reg_8207_reg[49]'
INFO: [Synth 8-3886] merging instance 'sin_cos_range_redux_s__GBM11:/tmp_170_reg_8227_reg[23]' (FDE) to 'sin_cos_range_redux_s__GBM11:/tmp_158_reg_8207_reg[50]'
INFO: [Synth 8-3886] merging instance 'sin_cos_range_redux_s__GBM11:/tmp_170_reg_8227_reg[24]' (FDE) to 'sin_cos_range_redux_s__GBM11:/tmp_158_reg_8207_reg[51]'
INFO: [Synth 8-3886] merging instance 'sin_cos_range_redux_s__GBM11:/tmp_170_reg_8227_reg[25]' (FDE) to 'sin_cos_range_redux_s__GBM11:/tmp_158_reg_8207_reg[52]'
INFO: [Synth 8-3886] merging instance 'sin_cos_range_redux_s__GBM11:/tmp_170_reg_8227_reg[26]' (FDE) to 'sin_cos_range_redux_s__GBM11:/tmp_158_reg_8207_reg[53]'
INFO: [Synth 8-3886] merging instance 'sin_cos_range_redux_s__GBM11:/tmp_170_reg_8227_reg[27]' (FDE) to 'sin_cos_range_redux_s__GBM11:/tmp_158_reg_8207_reg[54]'
INFO: [Synth 8-3886] merging instance 'sin_cos_range_redux_s__GBM11:/tmp_170_reg_8227_reg[28]' (FDE) to 'sin_cos_range_redux_s__GBM11:/tmp_158_reg_8207_reg[55]'
INFO: [Synth 8-3886] merging instance 'sin_cos_range_redux_s__GBM11:/tmp_170_reg_8227_reg[29]' (FDE) to 'sin_cos_range_redux_s__GBM11:/tmp_158_reg_8207_reg[56]'
INFO: [Synth 8-3886] merging instance 'sin_cos_range_redux_s__GBM11:/tmp_170_reg_8227_reg[30]' (FDE) to 'sin_cos_range_redux_s__GBM11:/tmp_158_reg_8207_reg[57]'
INFO: [Synth 8-3886] merging instance 'sin_cos_range_redux_s__GBM11:/tmp_170_reg_8227_reg[31]' (FDE) to 'sin_cos_range_redux_s__GBM11:/tmp_158_reg_8207_reg[58]'
INFO: [Synth 8-3886] merging instance 'sin_cos_range_redux_s__GBM11:/tmp_170_reg_8227_reg[32]' (FDE) to 'sin_cos_range_redux_s__GBM11:/tmp_158_reg_8207_reg[59]'
INFO: [Synth 8-3886] merging instance 'sin_cos_range_redux_s__GBM11:/tmp_170_reg_8227_reg[33]' (FDE) to 'sin_cos_range_redux_s__GBM11:/tmp_158_reg_8207_reg[60]'
INFO: [Synth 8-3886] merging instance 'sin_cos_range_redux_s__GBM11:/tmp_170_reg_8227_reg[34]' (FDE) to 'sin_cos_range_redux_s__GBM11:/tmp_158_reg_8207_reg[61]'
INFO: [Synth 8-3886] merging instance 'sin_cos_range_redux_s__GBM11:/tmp_170_reg_8227_reg[35]' (FDE) to 'sin_cos_range_redux_s__GBM11:/tmp_158_reg_8207_reg[62]'
INFO: [Synth 8-3886] merging instance 'sin_cos_range_redux_s__GBM11:/tmp_170_reg_8227_reg[36]' (FDE) to 'sin_cos_range_redux_s__GBM11:/tmp_158_reg_8207_reg[63]'
INFO: [Synth 8-3886] merging instance 'sin_cos_range_redux_s__GBM11:/tmp_170_reg_8227_reg[37]' (FDE) to 'sin_cos_range_redux_s__GBM11:/tmp_158_reg_8207_reg[64]'
INFO: [Synth 8-3886] merging instance 'sin_cos_range_redux_s__GBM11:/tmp_170_reg_8227_reg[38]' (FDE) to 'sin_cos_range_redux_s__GBM11:/tmp_158_reg_8207_reg[65]'
INFO: [Synth 8-3886] merging instance 'sin_cos_range_redux_s__GBM11:/tmp_170_reg_8227_reg[39]' (FDE) to 'sin_cos_range_redux_s__GBM11:/tmp_158_reg_8207_reg[66]'
INFO: [Synth 8-3886] merging instance 'sin_cos_range_redux_s__GBM11:/tmp_170_reg_8227_reg[40]' (FDE) to 'sin_cos_range_redux_s__GBM11:/tmp_158_reg_8207_reg[67]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/i_49/\Make_LUT_MET_sitozec_U95/Make_LUT_MET_ap_sitodp_4_no_dsp_32_u/U0 /i_synth/\FIX_TO_FLT_OP.SPD.OP/EXP/a_is_signed.IP_SIGN_DELAY/i_pipe/opt_has_pipe.first_q_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/i_49/\Make_LUT_MET_sitozec_U96/Make_LUT_MET_ap_sitodp_4_no_dsp_32_u/U0 /i_synth/\FIX_TO_FLT_OP.SPD.OP/EXP/a_is_signed.IP_SIGN_DELAY/i_pipe/opt_has_pipe.first_q_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/i_49/\Make_LUT_MET_sitozec_U94/Make_LUT_MET_ap_sitodp_4_no_dsp_32_u/U0 /i_synth/\FIX_TO_FLT_OP.SPD.OP/EXP/a_is_signed.IP_SIGN_DELAY/i_pipe/opt_has_pipe.first_q_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/i_49/\Make_LUT_MET_sitozec_U95/Make_LUT_MET_ap_sitodp_4_no_dsp_32_u/U0 /i_synth/\FIX_TO_FLT_OP.SPD.OP/EXP/a_is_signed.IP_SIGN_DELAY/i_pipe/opt_has_pipe.first_q_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/i_49/\Make_LUT_MET_sitozec_U96/Make_LUT_MET_ap_sitodp_4_no_dsp_32_u/U0 /i_synth/\FIX_TO_FLT_OP.SPD.OP/EXP/a_is_signed.IP_SIGN_DELAY/i_pipe/opt_has_pipe.first_q_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/i_49/\Make_LUT_MET_sitozec_U94/Make_LUT_MET_ap_sitodp_4_no_dsp_32_u/U0 /i_synth/\FIX_TO_FLT_OP.SPD.OP/EXP/a_is_signed.IP_SIGN_DELAY/i_pipe/opt_has_pipe.first_q_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/i_49/\Make_LUT_MET_sitozec_U95/Make_LUT_MET_ap_sitodp_4_no_dsp_32_u/U0 /i_synth/\FIX_TO_FLT_OP.SPD.OP/EXP/a_is_signed.IP_SIGN_DELAY/i_pipe/opt_has_pipe.first_q_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/i_49/\Make_LUT_MET_sitozec_U96/Make_LUT_MET_ap_sitodp_4_no_dsp_32_u/U0 /i_synth/\FIX_TO_FLT_OP.SPD.OP/EXP/a_is_signed.IP_SIGN_DELAY/i_pipe/opt_has_pipe.first_q_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/i_49/\Make_LUT_MET_sitozec_U94/Make_LUT_MET_ap_sitodp_4_no_dsp_32_u/U0 /i_synth/\FIX_TO_FLT_OP.SPD.OP/EXP/a_is_signed.IP_SIGN_DELAY/i_pipe/opt_has_pipe.first_q_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/i_49/\tmp_113_reg_4244_reg[63] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/i_49/\tmp_113_3_reg_4277_reg[63] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/i_49/\tmp_113_6_reg_4295_reg[63] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/i_49/\tmp_113_9_reg_4313_reg[63] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/i_49/\tmp_113_11_reg_4331_reg[63] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/i_49/\tmp_113_14_reg_4379_reg[63] )
INFO: [Synth 8-3332] Sequential element (i_nd_to_rdy/opt_has_pipe.i_pipe[2].pipe_reg[2][0]) is unused and will be removed from module floating_point_v7_1_3_viv__parameterized7__1.
INFO: [Synth 8-3332] Sequential element (i_nd_to_rdy/opt_has_pipe.i_pipe[3].pipe_reg[3][0]) is unused and will be removed from module floating_point_v7_1_3_viv__parameterized7__1.
INFO: [Synth 8-3332] Sequential element (i_nd_to_rdy/opt_has_pipe.i_pipe[4].pipe_reg[4][0]) is unused and will be removed from module floating_point_v7_1_3_viv__parameterized7__1.
INFO: [Synth 8-3332] Sequential element (FIX_TO_FLT_OP.SPD.OP/NORM_SHIFT/MUX_LOOP[1].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[0]) is unused and will be removed from module floating_point_v7_1_3_viv__parameterized7__1.
INFO: [Synth 8-3332] Sequential element (FIX_TO_FLT_OP.SPD.OP/EXP/a_is_signed.IP_SIGN_DELAY/i_pipe/opt_has_pipe.first_q_reg[0]) is unused and will be removed from module floating_point_v7_1_3_viv__parameterized7__1.
INFO: [Synth 8-3332] Sequential element (FIX_TO_FLT_OP.SPD.OP/OP/RESULT_REG.NORMAL.sign_op_reg) is unused and will be removed from module floating_point_v7_1_3_viv__parameterized7__1.
INFO: [Synth 8-3332] Sequential element (i_nd_to_rdy/opt_has_pipe.i_pipe[2].pipe_reg[2][0]) is unused and will be removed from module floating_point_v7_1_3_viv__parameterized7__2.
INFO: [Synth 8-3332] Sequential element (i_nd_to_rdy/opt_has_pipe.i_pipe[3].pipe_reg[3][0]) is unused and will be removed from module floating_point_v7_1_3_viv__parameterized7__2.
INFO: [Synth 8-3332] Sequential element (i_nd_to_rdy/opt_has_pipe.i_pipe[4].pipe_reg[4][0]) is unused and will be removed from module floating_point_v7_1_3_viv__parameterized7__2.
INFO: [Synth 8-3332] Sequential element (FIX_TO_FLT_OP.SPD.OP/NORM_SHIFT/MUX_LOOP[1].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[0]) is unused and will be removed from module floating_point_v7_1_3_viv__parameterized7__2.
INFO: [Synth 8-3332] Sequential element (FIX_TO_FLT_OP.SPD.OP/EXP/a_is_signed.IP_SIGN_DELAY/i_pipe/opt_has_pipe.first_q_reg[0]) is unused and will be removed from module floating_point_v7_1_3_viv__parameterized7__2.
INFO: [Synth 8-3332] Sequential element (FIX_TO_FLT_OP.SPD.OP/OP/RESULT_REG.NORMAL.sign_op_reg) is unused and will be removed from module floating_point_v7_1_3_viv__parameterized7__2.
INFO: [Synth 8-3332] Sequential element (i_nd_to_rdy/opt_has_pipe.i_pipe[2].pipe_reg[2][0]) is unused and will be removed from module floating_point_v7_1_3_viv__parameterized7.
INFO: [Synth 8-3332] Sequential element (i_nd_to_rdy/opt_has_pipe.i_pipe[3].pipe_reg[3][0]) is unused and will be removed from module floating_point_v7_1_3_viv__parameterized7.
INFO: [Synth 8-3332] Sequential element (i_nd_to_rdy/opt_has_pipe.i_pipe[4].pipe_reg[4][0]) is unused and will be removed from module floating_point_v7_1_3_viv__parameterized7.
INFO: [Synth 8-3332] Sequential element (FIX_TO_FLT_OP.SPD.OP/NORM_SHIFT/MUX_LOOP[1].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[0]) is unused and will be removed from module floating_point_v7_1_3_viv__parameterized7.
INFO: [Synth 8-3332] Sequential element (FIX_TO_FLT_OP.SPD.OP/EXP/a_is_signed.IP_SIGN_DELAY/i_pipe/opt_has_pipe.first_q_reg[0]) is unused and will be removed from module floating_point_v7_1_3_viv__parameterized7.
INFO: [Synth 8-3332] Sequential element (FIX_TO_FLT_OP.SPD.OP/OP/RESULT_REG.NORMAL.sign_op_reg) is unused and will be removed from module floating_point_v7_1_3_viv__parameterized7.
INFO: [Synth 8-4471] merging register 'Make_LUT_MET_mul_eOg_U24/Make_LUT_MET_mul_eOg_DSP48_0_U/a_reg_reg[17:0]' into 'Make_LUT_MET_mul_eOg_U23/Make_LUT_MET_mul_eOg_DSP48_0_U/a_reg_reg[17:0]' [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/ip/Make_LUT_MET_0/hdl/vhdl/Make_LUT_MET_mul_eOg.vhd:34]
INFO: [Synth 8-4471] merging register 'Make_LUT_MET_mul_eOg_U26/Make_LUT_MET_mul_eOg_DSP48_0_U/a_reg_reg[17:0]' into 'Make_LUT_MET_mul_eOg_U23/Make_LUT_MET_mul_eOg_DSP48_0_U/a_reg_reg[17:0]' [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/ip/Make_LUT_MET_0/hdl/vhdl/Make_LUT_MET_mul_eOg.vhd:34]
INFO: [Synth 8-4471] merging register 'Make_LUT_MET_mul_eOg_U29/Make_LUT_MET_mul_eOg_DSP48_0_U/a_reg_reg[17:0]' into 'Make_LUT_MET_mul_eOg_U23/Make_LUT_MET_mul_eOg_DSP48_0_U/a_reg_reg[17:0]' [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/ip/Make_LUT_MET_0/hdl/vhdl/Make_LUT_MET_mul_eOg.vhd:34]
INFO: [Synth 8-4471] merging register 'Make_LUT_MET_mul_hbi_U31/Make_LUT_MET_mul_hbi_DSP48_3_U/a_reg_reg[17:0]' into 'Make_LUT_MET_mul_eOg_U23/Make_LUT_MET_mul_eOg_DSP48_0_U/a_reg_reg[17:0]' [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/ip/Make_LUT_MET_0/hdl/vhdl/Make_LUT_MET_mul_hbi.vhd:34]
INFO: [Synth 8-4471] merging register 'Make_LUT_MET_mul_hbi_U36/Make_LUT_MET_mul_hbi_DSP48_3_U/a_reg_reg[17:0]' into 'Make_LUT_MET_mul_eOg_U35/Make_LUT_MET_mul_eOg_DSP48_0_U/a_reg_reg[17:0]' [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/ip/Make_LUT_MET_0/hdl/vhdl/Make_LUT_MET_mul_hbi.vhd:34]
INFO: [Synth 8-4471] merging register 'Make_LUT_MET_mul_qcK_U43/Make_LUT_MET_mul_qcK_DSP48_12_U/b_reg_reg[16:0]' into 'Make_LUT_MET_mul_pcA_U42/Make_LUT_MET_mul_pcA_DSP48_11_U/b_reg_reg[16:0]' [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/ip/Make_LUT_MET_0/hdl/vhdl/Make_LUT_MET_mul_qcK.vhd:35]
INFO: [Synth 8-4471] merging register 'Make_LUT_MET_mac_fYi_U28/Make_LUT_MET_mac_fYi_DSP48_1_U/a_reg_reg[24:0]' into 'Make_LUT_MET_mac_fYi_U25/Make_LUT_MET_mac_fYi_DSP48_1_U/a_reg_reg[24:0]' [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/ip/Make_LUT_MET_0/hdl/vhdl/Make_LUT_MET_mac_fYi.vhd:38]
INFO: [Synth 8-4471] merging register 'Make_LUT_MET_mac_fYi_U30/Make_LUT_MET_mac_fYi_DSP48_1_U/a_reg_reg[24:0]' into 'Make_LUT_MET_mac_fYi_U25/Make_LUT_MET_mac_fYi_DSP48_1_U/a_reg_reg[24:0]' [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/ip/Make_LUT_MET_0/hdl/vhdl/Make_LUT_MET_mac_fYi.vhd:38]
INFO: [Synth 8-4471] merging register 'Make_LUT_MET_mac_jbC_U33/Make_LUT_MET_mac_jbC_DSP48_5_U/b_reg_reg[17:0]' into 'Make_LUT_MET_mac_ibs_U32/Make_LUT_MET_mac_ibs_DSP48_4_U/b_reg_reg[17:0]' [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/ip/Make_LUT_MET_0/hdl/vhdl/Make_LUT_MET_mac_jbC.vhd:38]
INFO: [Synth 8-4471] merging register 'Make_LUT_MET_mac_kbM_U34/Make_LUT_MET_mac_kbM_DSP48_6_U/a_reg_reg[24:0]' into 'Make_LUT_MET_mac_g8j_U27/Make_LUT_MET_mac_g8j_DSP48_2_U/a_reg_reg[24:0]' [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/ip/Make_LUT_MET_0/hdl/vhdl/Make_LUT_MET_mac_kbM.vhd:38]
INFO: [Synth 8-4471] merging register 'Make_LUT_MET_mac_lbW_U37/Make_LUT_MET_mac_lbW_DSP48_7_U/a_reg_reg[24:0]' into 'Make_LUT_MET_mac_ibs_U32/Make_LUT_MET_mac_ibs_DSP48_4_U/a_reg_reg[24:0]' [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/ip/Make_LUT_MET_0/hdl/vhdl/Make_LUT_MET_mac_lbW.vhd:38]
INFO: [Synth 8-4471] merging register 'Make_LUT_MET_mac_jbC_U38/Make_LUT_MET_mac_jbC_DSP48_5_U/a_reg_reg[24:0]' into 'Make_LUT_MET_mac_jbC_U33/Make_LUT_MET_mac_jbC_DSP48_5_U/a_reg_reg[24:0]' [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/ip/Make_LUT_MET_0/hdl/vhdl/Make_LUT_MET_mac_jbC.vhd:38]
INFO: [Synth 8-4471] merging register 'Make_LUT_MET_mac_jbC_U38/Make_LUT_MET_mac_jbC_DSP48_5_U/b_reg_reg[17:0]' into 'Make_LUT_MET_mac_lbW_U37/Make_LUT_MET_mac_lbW_DSP48_7_U/b_reg_reg[17:0]' [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/ip/Make_LUT_MET_0/hdl/vhdl/Make_LUT_MET_mac_jbC.vhd:38]
INFO: [Synth 8-4471] merging register 'Make_LUT_MET_mac_mb6_U39/Make_LUT_MET_mac_mb6_DSP48_8_U/a_reg_reg[24:0]' into 'Make_LUT_MET_mac_g8j_U27/Make_LUT_MET_mac_g8j_DSP48_2_U/a_reg_reg[24:0]' [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/ip/Make_LUT_MET_0/hdl/vhdl/Make_LUT_MET_mac_mb6.vhd:38]
INFO: [Synth 8-4471] merging register 'Make_LUT_MET_mac_ncg_U40/Make_LUT_MET_mac_ncg_DSP48_9_U/a_reg_reg[24:0]' into 'Make_LUT_MET_mac_ibs_U32/Make_LUT_MET_mac_ibs_DSP48_4_U/a_reg_reg[24:0]' [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/ip/Make_LUT_MET_0/hdl/vhdl/Make_LUT_MET_mac_ncg.vhd:38]
INFO: [Synth 8-4471] merging register 'Make_LUT_MET_mac_ocq_U41/Make_LUT_MET_mac_ocq_DSP48_10_U/a_reg_reg[24:0]' into 'Make_LUT_MET_mac_g8j_U27/Make_LUT_MET_mac_g8j_DSP48_2_U/a_reg_reg[24:0]' [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/ip/Make_LUT_MET_0/hdl/vhdl/Make_LUT_MET_mac_ocq.vhd:38]
INFO: [Synth 8-4471] merging register 'Make_LUT_MET_mac_rcU_U44/Make_LUT_MET_mac_rcU_DSP48_13_U/a_reg_reg[24:0]' into 'Make_LUT_MET_mac_jbC_U33/Make_LUT_MET_mac_jbC_DSP48_5_U/a_reg_reg[24:0]' [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/ip/Make_LUT_MET_0/hdl/vhdl/Make_LUT_MET_mac_rcU.vhd:38]
INFO: [Synth 8-4471] merging register 'Make_LUT_MET_mac_sc4_U45/Make_LUT_MET_mac_sc4_DSP48_14_U/a_reg_reg[24:0]' into 'Make_LUT_MET_mac_g8j_U27/Make_LUT_MET_mac_g8j_DSP48_2_U/a_reg_reg[24:0]' [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/ip/Make_LUT_MET_0/hdl/vhdl/Make_LUT_MET_mac_sc4.vhd:38]
INFO: [Synth 8-4471] merging register 'Make_LUT_MET_mac_tde_U46/Make_LUT_MET_mac_tde_DSP48_15_U/a_reg_reg[24:0]' into 'Make_LUT_MET_mac_ibs_U32/Make_LUT_MET_mac_ibs_DSP48_4_U/a_reg_reg[24:0]' [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/ip/Make_LUT_MET_0/hdl/vhdl/Make_LUT_MET_mac_tde.vhd:38]
INFO: [Synth 8-4471] merging register 'Make_LUT_MET_mac_tde_U46/Make_LUT_MET_mac_tde_DSP48_15_U/b_reg_reg[17:0]' into 'Make_LUT_MET_mac_sc4_U45/Make_LUT_MET_mac_sc4_DSP48_14_U/b_reg_reg[17:0]' [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/ip/Make_LUT_MET_0/hdl/vhdl/Make_LUT_MET_mac_tde.vhd:38]
INFO: [Synth 8-4471] merging register 'Make_LUT_MET_mac_udo_U47/Make_LUT_MET_mac_udo_DSP48_16_U/a_reg_reg[24:0]' into 'Make_LUT_MET_mac_jbC_U33/Make_LUT_MET_mac_jbC_DSP48_5_U/a_reg_reg[24:0]' [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/ip/Make_LUT_MET_0/hdl/vhdl/Make_LUT_MET_mac_udo.vhd:38]
WARNING: [Synth 8-3936] Found unconnected internal register 'r_V_5_i_i_reg_1411_reg' and it is trimmed from '53' to '23' bits. [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/ip/Make_LUT_MET_0/hdl/vhdl/range_redux_payne_ha.vhd:2234]
WARNING: [Synth 8-3936] Found unconnected internal register 'ap_pipeline_reg_pp0_iter14_tmp_84_6_i_i_reg_1391_reg' and it is trimmed from '70' to '23' bits. [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/ip/Make_LUT_MET_0/hdl/vhdl/range_redux_payne_ha.vhd:2043]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_84_6_i_i_reg_1391_reg' and it is trimmed from '70' to '23' bits. [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/ip/Make_LUT_MET_0/hdl/vhdl/range_redux_payne_ha.vhd:2043]
WARNING: [Synth 8-3936] Found unconnected internal register 'Make_LUT_MET_mul_cud_U21/Make_LUT_MET_mul_cud_MulnS_0_U/buff3_reg' and it is trimmed from '70' to '23' bits. [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/ip/Make_LUT_MET_0/hdl/vhdl/Make_LUT_MET_mul_cud.vhd:42]
WARNING: [Synth 8-3936] Found unconnected internal register 'Make_LUT_MET_mul_cud_U21/Make_LUT_MET_mul_cud_MulnS_0_U/buff2_reg' and it is trimmed from '70' to '23' bits. [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/ip/Make_LUT_MET_0/hdl/vhdl/Make_LUT_MET_mul_cud.vhd:53]
WARNING: [Synth 8-3936] Found unconnected internal register 'Make_LUT_MET_mul_cud_U21/Make_LUT_MET_mul_cud_MulnS_0_U/buff1_reg' and it is trimmed from '70' to '23' bits. [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/ip/Make_LUT_MET_0/hdl/vhdl/Make_LUT_MET_mul_cud.vhd:52]
WARNING: [Synth 8-3936] Found unconnected internal register 'Make_LUT_MET_mul_cud_U21/Make_LUT_MET_mul_cud_MulnS_0_U/buff0_reg' and it is trimmed from '70' to '23' bits. [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/ip/Make_LUT_MET_0/hdl/vhdl/Make_LUT_MET_mul_cud.vhd:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'Make_LUT_MET_mul_cud_U21/Make_LUT_MET_mul_cud_MulnS_0_U/b_reg0_reg' and it is trimmed from '53' to '23' bits. [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/ip/Make_LUT_MET_0/hdl/vhdl/Make_LUT_MET_mul_cud.vhd:43]
WARNING: [Synth 8-3936] Found unconnected internal register 'Make_LUT_MET_mul_dEe_U22/Make_LUT_MET_mul_dEe_MulnS_1_U/buff3_reg' and it is trimmed from '59' to '6' bits. [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/ip/Make_LUT_MET_0/hdl/vhdl/Make_LUT_MET_mul_dEe.vhd:42]
WARNING: [Synth 8-3936] Found unconnected internal register 'Make_LUT_MET_mul_dEe_U22/Make_LUT_MET_mul_dEe_MulnS_1_U/buff2_reg' and it is trimmed from '59' to '6' bits. [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/ip/Make_LUT_MET_0/hdl/vhdl/Make_LUT_MET_mul_dEe.vhd:53]
WARNING: [Synth 8-3936] Found unconnected internal register 'Make_LUT_MET_mul_dEe_U22/Make_LUT_MET_mul_dEe_MulnS_1_U/buff1_reg' and it is trimmed from '59' to '6' bits. [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/ip/Make_LUT_MET_0/hdl/vhdl/Make_LUT_MET_mul_dEe.vhd:52]
WARNING: [Synth 8-3936] Found unconnected internal register 'Make_LUT_MET_mul_dEe_U22/Make_LUT_MET_mul_dEe_MulnS_1_U/buff0_reg' and it is trimmed from '59' to '6' bits. [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/ip/Make_LUT_MET_0/hdl/vhdl/Make_LUT_MET_mul_dEe.vhd:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'Make_LUT_MET_mul_dEe_U22/Make_LUT_MET_mul_dEe_MulnS_1_U/b_reg0_reg' and it is trimmed from '53' to '6' bits. [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/ip/Make_LUT_MET_0/hdl/vhdl/Make_LUT_MET_mul_dEe.vhd:43]
DSP Report: Generating DSP Make_LUT_MET_mul_cud_U18/Make_LUT_MET_mul_cud_MulnS_0_U/buff1_reg, operation Mode is: (A2*B2)'.
DSP Report: register B is absorbed into DSP Make_LUT_MET_mul_cud_U18/Make_LUT_MET_mul_cud_MulnS_0_U/buff1_reg.
DSP Report: register A is absorbed into DSP Make_LUT_MET_mul_cud_U18/Make_LUT_MET_mul_cud_MulnS_0_U/buff1_reg.
DSP Report: register Make_LUT_MET_mul_cud_U18/Make_LUT_MET_mul_cud_MulnS_0_U/buff1_reg is absorbed into DSP Make_LUT_MET_mul_cud_U18/Make_LUT_MET_mul_cud_MulnS_0_U/buff1_reg.
DSP Report: register Make_LUT_MET_mul_cud_U18/Make_LUT_MET_mul_cud_MulnS_0_U/buff0_reg is absorbed into DSP Make_LUT_MET_mul_cud_U18/Make_LUT_MET_mul_cud_MulnS_0_U/buff1_reg.
DSP Report: operator Make_LUT_MET_mul_cud_U18/Make_LUT_MET_mul_cud_MulnS_0_U/tmp_product is absorbed into DSP Make_LUT_MET_mul_cud_U18/Make_LUT_MET_mul_cud_MulnS_0_U/buff1_reg.
DSP Report: operator Make_LUT_MET_mul_cud_U18/Make_LUT_MET_mul_cud_MulnS_0_U/tmp_product is absorbed into DSP Make_LUT_MET_mul_cud_U18/Make_LUT_MET_mul_cud_MulnS_0_U/buff1_reg.
DSP Report: Generating DSP Make_LUT_MET_mul_cud_U18/Make_LUT_MET_mul_cud_MulnS_0_U/buff2_reg, operation Mode is: (PCIN>>17)+(A''*B'')'.
DSP Report: register B is absorbed into DSP Make_LUT_MET_mul_cud_U18/Make_LUT_MET_mul_cud_MulnS_0_U/buff2_reg.
DSP Report: register Make_LUT_MET_mul_cud_U18/Make_LUT_MET_mul_cud_MulnS_0_U/buff0_reg is absorbed into DSP Make_LUT_MET_mul_cud_U18/Make_LUT_MET_mul_cud_MulnS_0_U/buff2_reg.
DSP Report: register A is absorbed into DSP Make_LUT_MET_mul_cud_U18/Make_LUT_MET_mul_cud_MulnS_0_U/buff2_reg.
DSP Report: register A is absorbed into DSP Make_LUT_MET_mul_cud_U18/Make_LUT_MET_mul_cud_MulnS_0_U/buff2_reg.
DSP Report: register Make_LUT_MET_mul_cud_U18/Make_LUT_MET_mul_cud_MulnS_0_U/buff2_reg is absorbed into DSP Make_LUT_MET_mul_cud_U18/Make_LUT_MET_mul_cud_MulnS_0_U/buff2_reg.
DSP Report: register Make_LUT_MET_mul_cud_U18/Make_LUT_MET_mul_cud_MulnS_0_U/buff1_reg is absorbed into DSP Make_LUT_MET_mul_cud_U18/Make_LUT_MET_mul_cud_MulnS_0_U/buff2_reg.
DSP Report: operator Make_LUT_MET_mul_cud_U18/Make_LUT_MET_mul_cud_MulnS_0_U/tmp_product is absorbed into DSP Make_LUT_MET_mul_cud_U18/Make_LUT_MET_mul_cud_MulnS_0_U/buff2_reg.
DSP Report: operator Make_LUT_MET_mul_cud_U18/Make_LUT_MET_mul_cud_MulnS_0_U/tmp_product is absorbed into DSP Make_LUT_MET_mul_cud_U18/Make_LUT_MET_mul_cud_MulnS_0_U/buff2_reg.
DSP Report: Generating DSP Make_LUT_MET_mul_cud_U18/Make_LUT_MET_mul_cud_MulnS_0_U/buff3_reg, operation Mode is: (PCIN>>17)+(A''*B'')'.
DSP Report: register B is absorbed into DSP Make_LUT_MET_mul_cud_U18/Make_LUT_MET_mul_cud_MulnS_0_U/buff3_reg.
DSP Report: register B is absorbed into DSP Make_LUT_MET_mul_cud_U18/Make_LUT_MET_mul_cud_MulnS_0_U/buff3_reg.
DSP Report: register Make_LUT_MET_mul_cud_U18/Make_LUT_MET_mul_cud_MulnS_0_U/buff0_reg is absorbed into DSP Make_LUT_MET_mul_cud_U18/Make_LUT_MET_mul_cud_MulnS_0_U/buff3_reg.
DSP Report: register Make_LUT_MET_mul_cud_U18/Make_LUT_MET_mul_cud_MulnS_0_U/buff1_reg is absorbed into DSP Make_LUT_MET_mul_cud_U18/Make_LUT_MET_mul_cud_MulnS_0_U/buff3_reg.
DSP Report: register Make_LUT_MET_mul_cud_U18/Make_LUT_MET_mul_cud_MulnS_0_U/buff3_reg is absorbed into DSP Make_LUT_MET_mul_cud_U18/Make_LUT_MET_mul_cud_MulnS_0_U/buff3_reg.
DSP Report: register Make_LUT_MET_mul_cud_U18/Make_LUT_MET_mul_cud_MulnS_0_U/buff2_reg is absorbed into DSP Make_LUT_MET_mul_cud_U18/Make_LUT_MET_mul_cud_MulnS_0_U/buff3_reg.
DSP Report: operator Make_LUT_MET_mul_cud_U18/Make_LUT_MET_mul_cud_MulnS_0_U/tmp_product is absorbed into DSP Make_LUT_MET_mul_cud_U18/Make_LUT_MET_mul_cud_MulnS_0_U/buff3_reg.
DSP Report: operator Make_LUT_MET_mul_cud_U18/Make_LUT_MET_mul_cud_MulnS_0_U/tmp_product is absorbed into DSP Make_LUT_MET_mul_cud_U18/Make_LUT_MET_mul_cud_MulnS_0_U/buff3_reg.
DSP Report: Generating DSP Make_LUT_MET_mul_cud_U17/Make_LUT_MET_mul_cud_MulnS_0_U/buff1_reg, operation Mode is: (A2*B2)'.
DSP Report: register B is absorbed into DSP Make_LUT_MET_mul_cud_U17/Make_LUT_MET_mul_cud_MulnS_0_U/buff1_reg.
DSP Report: register A is absorbed into DSP Make_LUT_MET_mul_cud_U17/Make_LUT_MET_mul_cud_MulnS_0_U/buff1_reg.
DSP Report: register Make_LUT_MET_mul_cud_U17/Make_LUT_MET_mul_cud_MulnS_0_U/buff1_reg is absorbed into DSP Make_LUT_MET_mul_cud_U17/Make_LUT_MET_mul_cud_MulnS_0_U/buff1_reg.
DSP Report: register Make_LUT_MET_mul_cud_U17/Make_LUT_MET_mul_cud_MulnS_0_U/buff0_reg is absorbed into DSP Make_LUT_MET_mul_cud_U17/Make_LUT_MET_mul_cud_MulnS_0_U/buff1_reg.
DSP Report: operator Make_LUT_MET_mul_cud_U17/Make_LUT_MET_mul_cud_MulnS_0_U/tmp_product is absorbed into DSP Make_LUT_MET_mul_cud_U17/Make_LUT_MET_mul_cud_MulnS_0_U/buff1_reg.
DSP Report: operator Make_LUT_MET_mul_cud_U17/Make_LUT_MET_mul_cud_MulnS_0_U/tmp_product is absorbed into DSP Make_LUT_MET_mul_cud_U17/Make_LUT_MET_mul_cud_MulnS_0_U/buff1_reg.
DSP Report: Generating DSP Make_LUT_MET_mul_cud_U17/Make_LUT_MET_mul_cud_MulnS_0_U/buff2_reg, operation Mode is: (PCIN>>17)+(A''*B'')'.
DSP Report: register B is absorbed into DSP Make_LUT_MET_mul_cud_U17/Make_LUT_MET_mul_cud_MulnS_0_U/buff2_reg.
DSP Report: register Make_LUT_MET_mul_cud_U17/Make_LUT_MET_mul_cud_MulnS_0_U/buff0_reg is absorbed into DSP Make_LUT_MET_mul_cud_U17/Make_LUT_MET_mul_cud_MulnS_0_U/buff2_reg.
DSP Report: register A is absorbed into DSP Make_LUT_MET_mul_cud_U17/Make_LUT_MET_mul_cud_MulnS_0_U/buff2_reg.
DSP Report: register A is absorbed into DSP Make_LUT_MET_mul_cud_U17/Make_LUT_MET_mul_cud_MulnS_0_U/buff2_reg.
DSP Report: register Make_LUT_MET_mul_cud_U17/Make_LUT_MET_mul_cud_MulnS_0_U/buff2_reg is absorbed into DSP Make_LUT_MET_mul_cud_U17/Make_LUT_MET_mul_cud_MulnS_0_U/buff2_reg.
DSP Report: register Make_LUT_MET_mul_cud_U17/Make_LUT_MET_mul_cud_MulnS_0_U/buff1_reg is absorbed into DSP Make_LUT_MET_mul_cud_U17/Make_LUT_MET_mul_cud_MulnS_0_U/buff2_reg.
DSP Report: operator Make_LUT_MET_mul_cud_U17/Make_LUT_MET_mul_cud_MulnS_0_U/tmp_product is absorbed into DSP Make_LUT_MET_mul_cud_U17/Make_LUT_MET_mul_cud_MulnS_0_U/buff2_reg.
DSP Report: operator Make_LUT_MET_mul_cud_U17/Make_LUT_MET_mul_cud_MulnS_0_U/tmp_product is absorbed into DSP Make_LUT_MET_mul_cud_U17/Make_LUT_MET_mul_cud_MulnS_0_U/buff2_reg.
DSP Report: Generating DSP Make_LUT_MET_mul_cud_U17/Make_LUT_MET_mul_cud_MulnS_0_U/buff3_reg, operation Mode is: (PCIN>>17)+(A''*B'')'.
DSP Report: register B is absorbed into DSP Make_LUT_MET_mul_cud_U17/Make_LUT_MET_mul_cud_MulnS_0_U/buff3_reg.
DSP Report: register B is absorbed into DSP Make_LUT_MET_mul_cud_U17/Make_LUT_MET_mul_cud_MulnS_0_U/buff3_reg.
DSP Report: register Make_LUT_MET_mul_cud_U17/Make_LUT_MET_mul_cud_MulnS_0_U/buff0_reg is absorbed into DSP Make_LUT_MET_mul_cud_U17/Make_LUT_MET_mul_cud_MulnS_0_U/buff3_reg.
DSP Report: register Make_LUT_MET_mul_cud_U17/Make_LUT_MET_mul_cud_MulnS_0_U/buff1_reg is absorbed into DSP Make_LUT_MET_mul_cud_U17/Make_LUT_MET_mul_cud_MulnS_0_U/buff3_reg.
DSP Report: register Make_LUT_MET_mul_cud_U17/Make_LUT_MET_mul_cud_MulnS_0_U/buff3_reg is absorbed into DSP Make_LUT_MET_mul_cud_U17/Make_LUT_MET_mul_cud_MulnS_0_U/buff3_reg.
DSP Report: register Make_LUT_MET_mul_cud_U17/Make_LUT_MET_mul_cud_MulnS_0_U/buff2_reg is absorbed into DSP Make_LUT_MET_mul_cud_U17/Make_LUT_MET_mul_cud_MulnS_0_U/buff3_reg.
DSP Report: operator Make_LUT_MET_mul_cud_U17/Make_LUT_MET_mul_cud_MulnS_0_U/tmp_product is absorbed into DSP Make_LUT_MET_mul_cud_U17/Make_LUT_MET_mul_cud_MulnS_0_U/buff3_reg.
DSP Report: operator Make_LUT_MET_mul_cud_U17/Make_LUT_MET_mul_cud_MulnS_0_U/tmp_product is absorbed into DSP Make_LUT_MET_mul_cud_U17/Make_LUT_MET_mul_cud_MulnS_0_U/buff3_reg.
DSP Report: Generating DSP Make_LUT_MET_mul_cud_U16/Make_LUT_MET_mul_cud_MulnS_0_U/buff1_reg, operation Mode is: (A2*B2)'.
DSP Report: register B is absorbed into DSP Make_LUT_MET_mul_cud_U16/Make_LUT_MET_mul_cud_MulnS_0_U/buff1_reg.
DSP Report: register A is absorbed into DSP Make_LUT_MET_mul_cud_U16/Make_LUT_MET_mul_cud_MulnS_0_U/buff1_reg.
DSP Report: register Make_LUT_MET_mul_cud_U16/Make_LUT_MET_mul_cud_MulnS_0_U/buff1_reg is absorbed into DSP Make_LUT_MET_mul_cud_U16/Make_LUT_MET_mul_cud_MulnS_0_U/buff1_reg.
DSP Report: register Make_LUT_MET_mul_cud_U16/Make_LUT_MET_mul_cud_MulnS_0_U/buff0_reg is absorbed into DSP Make_LUT_MET_mul_cud_U16/Make_LUT_MET_mul_cud_MulnS_0_U/buff1_reg.
DSP Report: operator Make_LUT_MET_mul_cud_U16/Make_LUT_MET_mul_cud_MulnS_0_U/tmp_product is absorbed into DSP Make_LUT_MET_mul_cud_U16/Make_LUT_MET_mul_cud_MulnS_0_U/buff1_reg.
DSP Report: operator Make_LUT_MET_mul_cud_U16/Make_LUT_MET_mul_cud_MulnS_0_U/tmp_product is absorbed into DSP Make_LUT_MET_mul_cud_U16/Make_LUT_MET_mul_cud_MulnS_0_U/buff1_reg.
DSP Report: Generating DSP Make_LUT_MET_mul_cud_U16/Make_LUT_MET_mul_cud_MulnS_0_U/buff2_reg, operation Mode is: (PCIN>>17)+(A''*B'')'.
DSP Report: register B is absorbed into DSP Make_LUT_MET_mul_cud_U16/Make_LUT_MET_mul_cud_MulnS_0_U/buff2_reg.
DSP Report: register Make_LUT_MET_mul_cud_U16/Make_LUT_MET_mul_cud_MulnS_0_U/buff0_reg is absorbed into DSP Make_LUT_MET_mul_cud_U16/Make_LUT_MET_mul_cud_MulnS_0_U/buff2_reg.
DSP Report: register A is absorbed into DSP Make_LUT_MET_mul_cud_U16/Make_LUT_MET_mul_cud_MulnS_0_U/buff2_reg.
DSP Report: register A is absorbed into DSP Make_LUT_MET_mul_cud_U16/Make_LUT_MET_mul_cud_MulnS_0_U/buff2_reg.
DSP Report: register Make_LUT_MET_mul_cud_U16/Make_LUT_MET_mul_cud_MulnS_0_U/buff2_reg is absorbed into DSP Make_LUT_MET_mul_cud_U16/Make_LUT_MET_mul_cud_MulnS_0_U/buff2_reg.
DSP Report: register Make_LUT_MET_mul_cud_U16/Make_LUT_MET_mul_cud_MulnS_0_U/buff1_reg is absorbed into DSP Make_LUT_MET_mul_cud_U16/Make_LUT_MET_mul_cud_MulnS_0_U/buff2_reg.
DSP Report: operator Make_LUT_MET_mul_cud_U16/Make_LUT_MET_mul_cud_MulnS_0_U/tmp_product is absorbed into DSP Make_LUT_MET_mul_cud_U16/Make_LUT_MET_mul_cud_MulnS_0_U/buff2_reg.
DSP Report: operator Make_LUT_MET_mul_cud_U16/Make_LUT_MET_mul_cud_MulnS_0_U/tmp_product is absorbed into DSP Make_LUT_MET_mul_cud_U16/Make_LUT_MET_mul_cud_MulnS_0_U/buff2_reg.
DSP Report: Generating DSP Make_LUT_MET_mul_cud_U16/Make_LUT_MET_mul_cud_MulnS_0_U/buff3_reg, operation Mode is: (PCIN>>17)+(A''*B'')'.
DSP Report: register B is absorbed into DSP Make_LUT_MET_mul_cud_U16/Make_LUT_MET_mul_cud_MulnS_0_U/buff3_reg.
DSP Report: register B is absorbed into DSP Make_LUT_MET_mul_cud_U16/Make_LUT_MET_mul_cud_MulnS_0_U/buff3_reg.
DSP Report: register Make_LUT_MET_mul_cud_U16/Make_LUT_MET_mul_cud_MulnS_0_U/buff0_reg is absorbed into DSP Make_LUT_MET_mul_cud_U16/Make_LUT_MET_mul_cud_MulnS_0_U/buff3_reg.
DSP Report: register Make_LUT_MET_mul_cud_U16/Make_LUT_MET_mul_cud_MulnS_0_U/buff1_reg is absorbed into DSP Make_LUT_MET_mul_cud_U16/Make_LUT_MET_mul_cud_MulnS_0_U/buff3_reg.
DSP Report: register Make_LUT_MET_mul_cud_U16/Make_LUT_MET_mul_cud_MulnS_0_U/buff3_reg is absorbed into DSP Make_LUT_MET_mul_cud_U16/Make_LUT_MET_mul_cud_MulnS_0_U/buff3_reg.
DSP Report: register Make_LUT_MET_mul_cud_U16/Make_LUT_MET_mul_cud_MulnS_0_U/buff2_reg is absorbed into DSP Make_LUT_MET_mul_cud_U16/Make_LUT_MET_mul_cud_MulnS_0_U/buff3_reg.
DSP Report: operator Make_LUT_MET_mul_cud_U16/Make_LUT_MET_mul_cud_MulnS_0_U/tmp_product is absorbed into DSP Make_LUT_MET_mul_cud_U16/Make_LUT_MET_mul_cud_MulnS_0_U/buff3_reg.
DSP Report: operator Make_LUT_MET_mul_cud_U16/Make_LUT_MET_mul_cud_MulnS_0_U/tmp_product is absorbed into DSP Make_LUT_MET_mul_cud_U16/Make_LUT_MET_mul_cud_MulnS_0_U/buff3_reg.
DSP Report: Generating DSP Make_LUT_MET_mul_cud_U15/Make_LUT_MET_mul_cud_MulnS_0_U/buff1_reg, operation Mode is: (A2*B2)'.
DSP Report: register B is absorbed into DSP Make_LUT_MET_mul_cud_U15/Make_LUT_MET_mul_cud_MulnS_0_U/buff1_reg.
DSP Report: register A is absorbed into DSP Make_LUT_MET_mul_cud_U15/Make_LUT_MET_mul_cud_MulnS_0_U/buff1_reg.
DSP Report: register Make_LUT_MET_mul_cud_U15/Make_LUT_MET_mul_cud_MulnS_0_U/buff1_reg is absorbed into DSP Make_LUT_MET_mul_cud_U15/Make_LUT_MET_mul_cud_MulnS_0_U/buff1_reg.
DSP Report: register Make_LUT_MET_mul_cud_U15/Make_LUT_MET_mul_cud_MulnS_0_U/buff0_reg is absorbed into DSP Make_LUT_MET_mul_cud_U15/Make_LUT_MET_mul_cud_MulnS_0_U/buff1_reg.
DSP Report: operator Make_LUT_MET_mul_cud_U15/Make_LUT_MET_mul_cud_MulnS_0_U/tmp_product is absorbed into DSP Make_LUT_MET_mul_cud_U15/Make_LUT_MET_mul_cud_MulnS_0_U/buff1_reg.
DSP Report: operator Make_LUT_MET_mul_cud_U15/Make_LUT_MET_mul_cud_MulnS_0_U/tmp_product is absorbed into DSP Make_LUT_MET_mul_cud_U15/Make_LUT_MET_mul_cud_MulnS_0_U/buff1_reg.
DSP Report: Generating DSP Make_LUT_MET_mul_cud_U15/Make_LUT_MET_mul_cud_MulnS_0_U/buff2_reg, operation Mode is: (PCIN>>17)+(A''*B'')'.
DSP Report: register B is absorbed into DSP Make_LUT_MET_mul_cud_U15/Make_LUT_MET_mul_cud_MulnS_0_U/buff2_reg.
DSP Report: register Make_LUT_MET_mul_cud_U15/Make_LUT_MET_mul_cud_MulnS_0_U/buff0_reg is absorbed into DSP Make_LUT_MET_mul_cud_U15/Make_LUT_MET_mul_cud_MulnS_0_U/buff2_reg.
DSP Report: register A is absorbed into DSP Make_LUT_MET_mul_cud_U15/Make_LUT_MET_mul_cud_MulnS_0_U/buff2_reg.
DSP Report: register A is absorbed into DSP Make_LUT_MET_mul_cud_U15/Make_LUT_MET_mul_cud_MulnS_0_U/buff2_reg.
DSP Report: register Make_LUT_MET_mul_cud_U15/Make_LUT_MET_mul_cud_MulnS_0_U/buff2_reg is absorbed into DSP Make_LUT_MET_mul_cud_U15/Make_LUT_MET_mul_cud_MulnS_0_U/buff2_reg.
DSP Report: register Make_LUT_MET_mul_cud_U15/Make_LUT_MET_mul_cud_MulnS_0_U/buff1_reg is absorbed into DSP Make_LUT_MET_mul_cud_U15/Make_LUT_MET_mul_cud_MulnS_0_U/buff2_reg.
DSP Report: operator Make_LUT_MET_mul_cud_U15/Make_LUT_MET_mul_cud_MulnS_0_U/tmp_product is absorbed into DSP Make_LUT_MET_mul_cud_U15/Make_LUT_MET_mul_cud_MulnS_0_U/buff2_reg.
DSP Report: operator Make_LUT_MET_mul_cud_U15/Make_LUT_MET_mul_cud_MulnS_0_U/tmp_product is absorbed into DSP Make_LUT_MET_mul_cud_U15/Make_LUT_MET_mul_cud_MulnS_0_U/buff2_reg.
DSP Report: Generating DSP Make_LUT_MET_mul_cud_U15/Make_LUT_MET_mul_cud_MulnS_0_U/buff3_reg, operation Mode is: (PCIN>>17)+(A''*B'')'.
DSP Report: register B is absorbed into DSP Make_LUT_MET_mul_cud_U15/Make_LUT_MET_mul_cud_MulnS_0_U/buff3_reg.
DSP Report: register B is absorbed into DSP Make_LUT_MET_mul_cud_U15/Make_LUT_MET_mul_cud_MulnS_0_U/buff3_reg.
DSP Report: register Make_LUT_MET_mul_cud_U15/Make_LUT_MET_mul_cud_MulnS_0_U/buff0_reg is absorbed into DSP Make_LUT_MET_mul_cud_U15/Make_LUT_MET_mul_cud_MulnS_0_U/buff3_reg.
DSP Report: register Make_LUT_MET_mul_cud_U15/Make_LUT_MET_mul_cud_MulnS_0_U/buff1_reg is absorbed into DSP Make_LUT_MET_mul_cud_U15/Make_LUT_MET_mul_cud_MulnS_0_U/buff3_reg.
DSP Report: register Make_LUT_MET_mul_cud_U15/Make_LUT_MET_mul_cud_MulnS_0_U/buff3_reg is absorbed into DSP Make_LUT_MET_mul_cud_U15/Make_LUT_MET_mul_cud_MulnS_0_U/buff3_reg.
DSP Report: register Make_LUT_MET_mul_cud_U15/Make_LUT_MET_mul_cud_MulnS_0_U/buff2_reg is absorbed into DSP Make_LUT_MET_mul_cud_U15/Make_LUT_MET_mul_cud_MulnS_0_U/buff3_reg.
DSP Report: operator Make_LUT_MET_mul_cud_U15/Make_LUT_MET_mul_cud_MulnS_0_U/tmp_product is absorbed into DSP Make_LUT_MET_mul_cud_U15/Make_LUT_MET_mul_cud_MulnS_0_U/buff3_reg.
DSP Report: operator Make_LUT_MET_mul_cud_U15/Make_LUT_MET_mul_cud_MulnS_0_U/tmp_product is absorbed into DSP Make_LUT_MET_mul_cud_U15/Make_LUT_MET_mul_cud_MulnS_0_U/buff3_reg.
DSP Report: Generating DSP Make_LUT_MET_mul_cud_U19/Make_LUT_MET_mul_cud_MulnS_0_U/buff1_reg, operation Mode is: (A2*B2)'.
DSP Report: register B is absorbed into DSP Make_LUT_MET_mul_cud_U19/Make_LUT_MET_mul_cud_MulnS_0_U/buff1_reg.
DSP Report: register A is absorbed into DSP Make_LUT_MET_mul_cud_U19/Make_LUT_MET_mul_cud_MulnS_0_U/buff1_reg.
DSP Report: register Make_LUT_MET_mul_cud_U19/Make_LUT_MET_mul_cud_MulnS_0_U/buff1_reg is absorbed into DSP Make_LUT_MET_mul_cud_U19/Make_LUT_MET_mul_cud_MulnS_0_U/buff1_reg.
DSP Report: register Make_LUT_MET_mul_cud_U19/Make_LUT_MET_mul_cud_MulnS_0_U/buff0_reg is absorbed into DSP Make_LUT_MET_mul_cud_U19/Make_LUT_MET_mul_cud_MulnS_0_U/buff1_reg.
DSP Report: operator Make_LUT_MET_mul_cud_U19/Make_LUT_MET_mul_cud_MulnS_0_U/tmp_product is absorbed into DSP Make_LUT_MET_mul_cud_U19/Make_LUT_MET_mul_cud_MulnS_0_U/buff1_reg.
DSP Report: operator Make_LUT_MET_mul_cud_U19/Make_LUT_MET_mul_cud_MulnS_0_U/tmp_product is absorbed into DSP Make_LUT_MET_mul_cud_U19/Make_LUT_MET_mul_cud_MulnS_0_U/buff1_reg.
DSP Report: Generating DSP Make_LUT_MET_mul_cud_U19/Make_LUT_MET_mul_cud_MulnS_0_U/buff2_reg, operation Mode is: (PCIN>>17)+(A''*B'')'.
DSP Report: register B is absorbed into DSP Make_LUT_MET_mul_cud_U19/Make_LUT_MET_mul_cud_MulnS_0_U/buff2_reg.
DSP Report: register Make_LUT_MET_mul_cud_U19/Make_LUT_MET_mul_cud_MulnS_0_U/buff0_reg is absorbed into DSP Make_LUT_MET_mul_cud_U19/Make_LUT_MET_mul_cud_MulnS_0_U/buff2_reg.
DSP Report: register A is absorbed into DSP Make_LUT_MET_mul_cud_U19/Make_LUT_MET_mul_cud_MulnS_0_U/buff2_reg.
DSP Report: register A is absorbed into DSP Make_LUT_MET_mul_cud_U19/Make_LUT_MET_mul_cud_MulnS_0_U/buff2_reg.
DSP Report: register Make_LUT_MET_mul_cud_U19/Make_LUT_MET_mul_cud_MulnS_0_U/buff2_reg is absorbed into DSP Make_LUT_MET_mul_cud_U19/Make_LUT_MET_mul_cud_MulnS_0_U/buff2_reg.
DSP Report: register Make_LUT_MET_mul_cud_U19/Make_LUT_MET_mul_cud_MulnS_0_U/buff1_reg is absorbed into DSP Make_LUT_MET_mul_cud_U19/Make_LUT_MET_mul_cud_MulnS_0_U/buff2_reg.
DSP Report: operator Make_LUT_MET_mul_cud_U19/Make_LUT_MET_mul_cud_MulnS_0_U/tmp_product is absorbed into DSP Make_LUT_MET_mul_cud_U19/Make_LUT_MET_mul_cud_MulnS_0_U/buff2_reg.
DSP Report: operator Make_LUT_MET_mul_cud_U19/Make_LUT_MET_mul_cud_MulnS_0_U/tmp_product is absorbed into DSP Make_LUT_MET_mul_cud_U19/Make_LUT_MET_mul_cud_MulnS_0_U/buff2_reg.
DSP Report: Generating DSP Make_LUT_MET_mul_cud_U19/Make_LUT_MET_mul_cud_MulnS_0_U/buff3_reg, operation Mode is: (PCIN>>17)+(A''*B'')'.
DSP Report: register B is absorbed into DSP Make_LUT_MET_mul_cud_U19/Make_LUT_MET_mul_cud_MulnS_0_U/buff3_reg.
DSP Report: register B is absorbed into DSP Make_LUT_MET_mul_cud_U19/Make_LUT_MET_mul_cud_MulnS_0_U/buff3_reg.
DSP Report: register Make_LUT_MET_mul_cud_U19/Make_LUT_MET_mul_cud_MulnS_0_U/buff0_reg is absorbed into DSP Make_LUT_MET_mul_cud_U19/Make_LUT_MET_mul_cud_MulnS_0_U/buff3_reg.
DSP Report: register Make_LUT_MET_mul_cud_U19/Make_LUT_MET_mul_cud_MulnS_0_U/buff1_reg is absorbed into DSP Make_LUT_MET_mul_cud_U19/Make_LUT_MET_mul_cud_MulnS_0_U/buff3_reg.
DSP Report: register Make_LUT_MET_mul_cud_U19/Make_LUT_MET_mul_cud_MulnS_0_U/buff3_reg is absorbed into DSP Make_LUT_MET_mul_cud_U19/Make_LUT_MET_mul_cud_MulnS_0_U/buff3_reg.
DSP Report: register Make_LUT_MET_mul_cud_U19/Make_LUT_MET_mul_cud_MulnS_0_U/buff2_reg is absorbed into DSP Make_LUT_MET_mul_cud_U19/Make_LUT_MET_mul_cud_MulnS_0_U/buff3_reg.
DSP Report: operator Make_LUT_MET_mul_cud_U19/Make_LUT_MET_mul_cud_MulnS_0_U/tmp_product is absorbed into DSP Make_LUT_MET_mul_cud_U19/Make_LUT_MET_mul_cud_MulnS_0_U/buff3_reg.
DSP Report: operator Make_LUT_MET_mul_cud_U19/Make_LUT_MET_mul_cud_MulnS_0_U/tmp_product is absorbed into DSP Make_LUT_MET_mul_cud_U19/Make_LUT_MET_mul_cud_MulnS_0_U/buff3_reg.
DSP Report: Generating DSP Make_LUT_MET_mul_cud_U20/Make_LUT_MET_mul_cud_MulnS_0_U/buff1_reg, operation Mode is: (A2*B2)'.
DSP Report: register B is absorbed into DSP Make_LUT_MET_mul_cud_U20/Make_LUT_MET_mul_cud_MulnS_0_U/buff1_reg.
DSP Report: register A is absorbed into DSP Make_LUT_MET_mul_cud_U20/Make_LUT_MET_mul_cud_MulnS_0_U/buff1_reg.
DSP Report: register Make_LUT_MET_mul_cud_U20/Make_LUT_MET_mul_cud_MulnS_0_U/buff1_reg is absorbed into DSP Make_LUT_MET_mul_cud_U20/Make_LUT_MET_mul_cud_MulnS_0_U/buff1_reg.
DSP Report: register Make_LUT_MET_mul_cud_U20/Make_LUT_MET_mul_cud_MulnS_0_U/buff0_reg is absorbed into DSP Make_LUT_MET_mul_cud_U20/Make_LUT_MET_mul_cud_MulnS_0_U/buff1_reg.
DSP Report: operator Make_LUT_MET_mul_cud_U20/Make_LUT_MET_mul_cud_MulnS_0_U/tmp_product is absorbed into DSP Make_LUT_MET_mul_cud_U20/Make_LUT_MET_mul_cud_MulnS_0_U/buff1_reg.
DSP Report: operator Make_LUT_MET_mul_cud_U20/Make_LUT_MET_mul_cud_MulnS_0_U/tmp_product is absorbed into DSP Make_LUT_MET_mul_cud_U20/Make_LUT_MET_mul_cud_MulnS_0_U/buff1_reg.
DSP Report: Generating DSP Make_LUT_MET_mul_cud_U20/Make_LUT_MET_mul_cud_MulnS_0_U/buff2_reg, operation Mode is: (PCIN>>17)+(A''*B'')'.
DSP Report: register B is absorbed into DSP Make_LUT_MET_mul_cud_U20/Make_LUT_MET_mul_cud_MulnS_0_U/buff2_reg.
DSP Report: register Make_LUT_MET_mul_cud_U20/Make_LUT_MET_mul_cud_MulnS_0_U/buff0_reg is absorbed into DSP Make_LUT_MET_mul_cud_U20/Make_LUT_MET_mul_cud_MulnS_0_U/buff2_reg.
DSP Report: register A is absorbed into DSP Make_LUT_MET_mul_cud_U20/Make_LUT_MET_mul_cud_MulnS_0_U/buff2_reg.
DSP Report: register A is absorbed into DSP Make_LUT_MET_mul_cud_U20/Make_LUT_MET_mul_cud_MulnS_0_U/buff2_reg.
DSP Report: register Make_LUT_MET_mul_cud_U20/Make_LUT_MET_mul_cud_MulnS_0_U/buff2_reg is absorbed into DSP Make_LUT_MET_mul_cud_U20/Make_LUT_MET_mul_cud_MulnS_0_U/buff2_reg.
DSP Report: register Make_LUT_MET_mul_cud_U20/Make_LUT_MET_mul_cud_MulnS_0_U/buff1_reg is absorbed into DSP Make_LUT_MET_mul_cud_U20/Make_LUT_MET_mul_cud_MulnS_0_U/buff2_reg.
DSP Report: operator Make_LUT_MET_mul_cud_U20/Make_LUT_MET_mul_cud_MulnS_0_U/tmp_product is absorbed into DSP Make_LUT_MET_mul_cud_U20/Make_LUT_MET_mul_cud_MulnS_0_U/buff2_reg.
DSP Report: operator Make_LUT_MET_mul_cud_U20/Make_LUT_MET_mul_cud_MulnS_0_U/tmp_product is absorbed into DSP Make_LUT_MET_mul_cud_U20/Make_LUT_MET_mul_cud_MulnS_0_U/buff2_reg.
DSP Report: Generating DSP Make_LUT_MET_mul_cud_U20/Make_LUT_MET_mul_cud_MulnS_0_U/buff3_reg, operation Mode is: (PCIN>>17)+(A''*B'')'.
DSP Report: register B is absorbed into DSP Make_LUT_MET_mul_cud_U20/Make_LUT_MET_mul_cud_MulnS_0_U/buff3_reg.
DSP Report: register B is absorbed into DSP Make_LUT_MET_mul_cud_U20/Make_LUT_MET_mul_cud_MulnS_0_U/buff3_reg.
DSP Report: register Make_LUT_MET_mul_cud_U20/Make_LUT_MET_mul_cud_MulnS_0_U/buff0_reg is absorbed into DSP Make_LUT_MET_mul_cud_U20/Make_LUT_MET_mul_cud_MulnS_0_U/buff3_reg.
DSP Report: register Make_LUT_MET_mul_cud_U20/Make_LUT_MET_mul_cud_MulnS_0_U/buff1_reg is absorbed into DSP Make_LUT_MET_mul_cud_U20/Make_LUT_MET_mul_cud_MulnS_0_U/buff3_reg.
DSP Report: register Make_LUT_MET_mul_cud_U20/Make_LUT_MET_mul_cud_MulnS_0_U/buff3_reg is absorbed into DSP Make_LUT_MET_mul_cud_U20/Make_LUT_MET_mul_cud_MulnS_0_U/buff3_reg.
DSP Report: register Make_LUT_MET_mul_cud_U20/Make_LUT_MET_mul_cud_MulnS_0_U/buff2_reg is absorbed into DSP Make_LUT_MET_mul_cud_U20/Make_LUT_MET_mul_cud_MulnS_0_U/buff3_reg.
DSP Report: operator Make_LUT_MET_mul_cud_U20/Make_LUT_MET_mul_cud_MulnS_0_U/tmp_product is absorbed into DSP Make_LUT_MET_mul_cud_U20/Make_LUT_MET_mul_cud_MulnS_0_U/buff3_reg.
DSP Report: operator Make_LUT_MET_mul_cud_U20/Make_LUT_MET_mul_cud_MulnS_0_U/tmp_product is absorbed into DSP Make_LUT_MET_mul_cud_U20/Make_LUT_MET_mul_cud_MulnS_0_U/buff3_reg.
DSP Report: Generating DSP Make_LUT_MET_mul_cud_U21/Make_LUT_MET_mul_cud_MulnS_0_U/buff2_reg, operation Mode is: (A''*B'')'.
DSP Report: register Make_LUT_MET_mul_cud_U21/Make_LUT_MET_mul_cud_MulnS_0_U/a_reg0_reg is absorbed into DSP Make_LUT_MET_mul_cud_U21/Make_LUT_MET_mul_cud_MulnS_0_U/buff2_reg.
DSP Report: register Make_LUT_MET_mul_cud_U21/Make_LUT_MET_mul_cud_MulnS_0_U/buff0_reg is absorbed into DSP Make_LUT_MET_mul_cud_U21/Make_LUT_MET_mul_cud_MulnS_0_U/buff2_reg.
DSP Report: register Make_LUT_MET_mul_cud_U21/Make_LUT_MET_mul_cud_MulnS_0_U/b_reg0_reg is absorbed into DSP Make_LUT_MET_mul_cud_U21/Make_LUT_MET_mul_cud_MulnS_0_U/buff2_reg.
DSP Report: register Make_LUT_MET_mul_cud_U21/Make_LUT_MET_mul_cud_MulnS_0_U/buff0_reg is absorbed into DSP Make_LUT_MET_mul_cud_U21/Make_LUT_MET_mul_cud_MulnS_0_U/buff2_reg.
DSP Report: register Make_LUT_MET_mul_cud_U21/Make_LUT_MET_mul_cud_MulnS_0_U/buff2_reg is absorbed into DSP Make_LUT_MET_mul_cud_U21/Make_LUT_MET_mul_cud_MulnS_0_U/buff2_reg.
DSP Report: register Make_LUT_MET_mul_cud_U21/Make_LUT_MET_mul_cud_MulnS_0_U/buff1_reg is absorbed into DSP Make_LUT_MET_mul_cud_U21/Make_LUT_MET_mul_cud_MulnS_0_U/buff2_reg.
DSP Report: operator Make_LUT_MET_mul_cud_U21/Make_LUT_MET_mul_cud_MulnS_0_U/tmp_product is absorbed into DSP Make_LUT_MET_mul_cud_U21/Make_LUT_MET_mul_cud_MulnS_0_U/buff2_reg.
DSP Report: Generating DSP tmp_104_3_1_i_i_i_i_reg_1611_reg, operation Mode is: ((A:0x11846)'*B2)'.
DSP Report: register Make_LUT_MET_mul_eOg_U35/Make_LUT_MET_mul_eOg_DSP48_0_U/b_reg_reg is absorbed into DSP tmp_104_3_1_i_i_i_i_reg_1611_reg.
DSP Report: register Make_LUT_MET_mul_eOg_U35/Make_LUT_MET_mul_eOg_DSP48_0_U/a_reg_reg is absorbed into DSP tmp_104_3_1_i_i_i_i_reg_1611_reg.
DSP Report: register tmp_104_3_1_i_i_i_i_reg_1611_reg is absorbed into DSP tmp_104_3_1_i_i_i_i_reg_1611_reg.
DSP Report: register Make_LUT_MET_mul_eOg_U35/Make_LUT_MET_mul_eOg_DSP48_0_U/p_reg_reg is absorbed into DSP tmp_104_3_1_i_i_i_i_reg_1611_reg.
DSP Report: operator Make_LUT_MET_mul_eOg_U35/Make_LUT_MET_mul_eOg_DSP48_0_U/p_cvt is absorbed into DSP tmp_104_3_1_i_i_i_i_reg_1611_reg.
DSP Report: Generating DSP tmp18_reg_1646_reg, operation Mode is: (PCIN+(A*B)')'.
DSP Report: register tmp18_reg_1646_reg is absorbed into DSP tmp18_reg_1646_reg.
DSP Report: register Make_LUT_MET_mac_mb6_U39/Make_LUT_MET_mac_mb6_DSP48_8_U/m_reg_reg is absorbed into DSP tmp18_reg_1646_reg.
DSP Report: operator Make_LUT_MET_mac_mb6_U39/Make_LUT_MET_mac_mb6_DSP48_8_U/p is absorbed into DSP tmp18_reg_1646_reg.
DSP Report: operator Make_LUT_MET_mac_mb6_U39/Make_LUT_MET_mac_mb6_DSP48_8_U/m is absorbed into DSP tmp18_reg_1646_reg.
DSP Report: Generating DSP tmp_104_3_i_i_i_i_reg_1565_reg, operation Mode is: ((A:0x13131)'*B2)'.
DSP Report: register Make_LUT_MET_mul_eOg_U29/Make_LUT_MET_mul_eOg_DSP48_0_U/b_reg_reg is absorbed into DSP tmp_104_3_i_i_i_i_reg_1565_reg.
DSP Report: register Make_LUT_MET_mul_eOg_U23/Make_LUT_MET_mul_eOg_DSP48_0_U/a_reg_reg is absorbed into DSP tmp_104_3_i_i_i_i_reg_1565_reg.
DSP Report: register tmp_104_3_i_i_i_i_reg_1565_reg is absorbed into DSP tmp_104_3_i_i_i_i_reg_1565_reg.
DSP Report: register Make_LUT_MET_mul_eOg_U29/Make_LUT_MET_mul_eOg_DSP48_0_U/p_reg_reg is absorbed into DSP tmp_104_3_i_i_i_i_reg_1565_reg.
DSP Report: operator Make_LUT_MET_mul_eOg_U29/Make_LUT_MET_mul_eOg_DSP48_0_U/p_cvt is absorbed into DSP tmp_104_3_i_i_i_i_reg_1565_reg.
DSP Report: Generating DSP tmp13_reg_1606_reg, operation Mode is: (C+(A*B)')'.
DSP Report: register tmp13_reg_1606_reg is absorbed into DSP tmp13_reg_1606_reg.
DSP Report: register Make_LUT_MET_mac_fYi_U30/Make_LUT_MET_mac_fYi_DSP48_1_U/m_reg_reg is absorbed into DSP tmp13_reg_1606_reg.
DSP Report: operator Make_LUT_MET_mac_fYi_U30/Make_LUT_MET_mac_fYi_DSP48_1_U/p is absorbed into DSP tmp13_reg_1606_reg.
DSP Report: operator Make_LUT_MET_mac_fYi_U30/Make_LUT_MET_mac_fYi_DSP48_1_U/m is absorbed into DSP tmp13_reg_1606_reg.
DSP Report: Generating DSP tmp12_reg_1626_reg, operation Mode is: (PCIN+(A*B)')'.
DSP Report: register tmp12_reg_1626_reg is absorbed into DSP tmp12_reg_1626_reg.
DSP Report: register Make_LUT_MET_mac_kbM_U34/Make_LUT_MET_mac_kbM_DSP48_6_U/m_reg_reg is absorbed into DSP tmp12_reg_1626_reg.
DSP Report: operator Make_LUT_MET_mac_kbM_U34/Make_LUT_MET_mac_kbM_DSP48_6_U/p is absorbed into DSP tmp12_reg_1626_reg.
DSP Report: operator Make_LUT_MET_mac_kbM_U34/Make_LUT_MET_mac_kbM_DSP48_6_U/m is absorbed into DSP tmp12_reg_1626_reg.
DSP Report: Generating DSP tmp_104_2_i_i_i_i_reg_1527_reg, operation Mode is: ((A:0x13131)'*B2)'.
DSP Report: register Make_LUT_MET_mul_eOg_U26/Make_LUT_MET_mul_eOg_DSP48_0_U/b_reg_reg is absorbed into DSP tmp_104_2_i_i_i_i_reg_1527_reg.
DSP Report: register Make_LUT_MET_mul_eOg_U23/Make_LUT_MET_mul_eOg_DSP48_0_U/a_reg_reg is absorbed into DSP tmp_104_2_i_i_i_i_reg_1527_reg.
DSP Report: register tmp_104_2_i_i_i_i_reg_1527_reg is absorbed into DSP tmp_104_2_i_i_i_i_reg_1527_reg.
DSP Report: register Make_LUT_MET_mul_eOg_U26/Make_LUT_MET_mul_eOg_DSP48_0_U/p_reg_reg is absorbed into DSP tmp_104_2_i_i_i_i_reg_1527_reg.
DSP Report: operator Make_LUT_MET_mul_eOg_U26/Make_LUT_MET_mul_eOg_DSP48_0_U/p_cvt is absorbed into DSP tmp_104_2_i_i_i_i_reg_1527_reg.
DSP Report: Generating DSP tmp10_reg_1575_reg, operation Mode is: (C+(A*B)')'.
DSP Report: register tmp10_reg_1575_reg is absorbed into DSP tmp10_reg_1575_reg.
DSP Report: register Make_LUT_MET_mac_fYi_U28/Make_LUT_MET_mac_fYi_DSP48_1_U/m_reg_reg is absorbed into DSP tmp10_reg_1575_reg.
DSP Report: operator Make_LUT_MET_mac_fYi_U28/Make_LUT_MET_mac_fYi_DSP48_1_U/p is absorbed into DSP tmp10_reg_1575_reg.
DSP Report: operator Make_LUT_MET_mac_fYi_U28/Make_LUT_MET_mac_fYi_DSP48_1_U/m is absorbed into DSP tmp10_reg_1575_reg.
DSP Report: Generating DSP tmp_104_1_i_i_i_i_reg_1482_reg, operation Mode is: ((A:0x13131)'*B2)'.
DSP Report: register Make_LUT_MET_mul_eOg_U23/Make_LUT_MET_mul_eOg_DSP48_0_U/b_reg_reg is absorbed into DSP tmp_104_1_i_i_i_i_reg_1482_reg.
DSP Report: register Make_LUT_MET_mul_eOg_U23/Make_LUT_MET_mul_eOg_DSP48_0_U/a_reg_reg is absorbed into DSP tmp_104_1_i_i_i_i_reg_1482_reg.
DSP Report: register tmp_104_1_i_i_i_i_reg_1482_reg is absorbed into DSP tmp_104_1_i_i_i_i_reg_1482_reg.
DSP Report: register Make_LUT_MET_mul_eOg_U23/Make_LUT_MET_mul_eOg_DSP48_0_U/p_reg_reg is absorbed into DSP tmp_104_1_i_i_i_i_reg_1482_reg.
DSP Report: operator Make_LUT_MET_mul_eOg_U23/Make_LUT_MET_mul_eOg_DSP48_0_U/p_cvt is absorbed into DSP tmp_104_1_i_i_i_i_reg_1482_reg.
DSP Report: Generating DSP tmp8_reg_1522_reg, operation Mode is: (C+(A*B)')'.
DSP Report: register tmp8_reg_1522_reg is absorbed into DSP tmp8_reg_1522_reg.
DSP Report: register Make_LUT_MET_mac_fYi_U25/Make_LUT_MET_mac_fYi_DSP48_1_U/m_reg_reg is absorbed into DSP tmp8_reg_1522_reg.
DSP Report: operator Make_LUT_MET_mac_fYi_U25/Make_LUT_MET_mac_fYi_DSP48_1_U/p is absorbed into DSP tmp8_reg_1522_reg.
DSP Report: operator Make_LUT_MET_mac_fYi_U25/Make_LUT_MET_mac_fYi_DSP48_1_U/m is absorbed into DSP tmp8_reg_1522_reg.
DSP Report: Generating DSP Make_LUT_MET_mul_eOg_U24/Make_LUT_MET_mul_eOg_DSP48_0_U/p_reg_reg, operation Mode is: ((A:0x13131)'*B2)'.
DSP Report: register Make_LUT_MET_mul_eOg_U24/Make_LUT_MET_mul_eOg_DSP48_0_U/b_reg_reg is absorbed into DSP Make_LUT_MET_mul_eOg_U24/Make_LUT_MET_mul_eOg_DSP48_0_U/p_reg_reg.
DSP Report: register Make_LUT_MET_mul_eOg_U23/Make_LUT_MET_mul_eOg_DSP48_0_U/a_reg_reg is absorbed into DSP Make_LUT_MET_mul_eOg_U24/Make_LUT_MET_mul_eOg_DSP48_0_U/p_reg_reg.
DSP Report: register Make_LUT_MET_mul_eOg_U24/Make_LUT_MET_mul_eOg_DSP48_0_U/p_reg_reg is absorbed into DSP Make_LUT_MET_mul_eOg_U24/Make_LUT_MET_mul_eOg_DSP48_0_U/p_reg_reg.
DSP Report: operator Make_LUT_MET_mul_eOg_U24/Make_LUT_MET_mul_eOg_DSP48_0_U/p_cvt is absorbed into DSP Make_LUT_MET_mul_eOg_U24/Make_LUT_MET_mul_eOg_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP tmp9_reg_1570_reg, operation Mode is: (C'+(A*B)')'.
DSP Report: register C is absorbed into DSP tmp9_reg_1570_reg.
DSP Report: register tmp9_reg_1570_reg is absorbed into DSP tmp9_reg_1570_reg.
DSP Report: register Make_LUT_MET_mac_g8j_U27/Make_LUT_MET_mac_g8j_DSP48_2_U/m_reg_reg is absorbed into DSP tmp9_reg_1570_reg.
DSP Report: operator Make_LUT_MET_mac_g8j_U27/Make_LUT_MET_mac_g8j_DSP48_2_U/p is absorbed into DSP tmp9_reg_1570_reg.
DSP Report: operator Make_LUT_MET_mac_g8j_U27/Make_LUT_MET_mac_g8j_DSP48_2_U/m is absorbed into DSP tmp9_reg_1570_reg.
DSP Report: Generating DSP tmp11_reg_1621_reg, operation Mode is: (C'+(A*B)')'.
DSP Report: register C is absorbed into DSP tmp11_reg_1621_reg.
DSP Report: register tmp11_reg_1621_reg is absorbed into DSP tmp11_reg_1621_reg.
DSP Report: register Make_LUT_MET_mac_ibs_U32/Make_LUT_MET_mac_ibs_DSP48_4_U/m_reg_reg is absorbed into DSP tmp11_reg_1621_reg.
DSP Report: operator Make_LUT_MET_mac_ibs_U32/Make_LUT_MET_mac_ibs_DSP48_4_U/p is absorbed into DSP tmp11_reg_1621_reg.
DSP Report: operator Make_LUT_MET_mac_ibs_U32/Make_LUT_MET_mac_ibs_DSP48_4_U/m is absorbed into DSP tmp11_reg_1621_reg.
DSP Report: Generating DSP tmp_104_4_i_i_i_i_reg_1596_reg, operation Mode is: ((A:0x13131)'*B2)'.
DSP Report: register Make_LUT_MET_mul_hbi_U31/Make_LUT_MET_mul_hbi_DSP48_3_U/b_reg_reg is absorbed into DSP tmp_104_4_i_i_i_i_reg_1596_reg.
DSP Report: register Make_LUT_MET_mul_eOg_U23/Make_LUT_MET_mul_eOg_DSP48_0_U/a_reg_reg is absorbed into DSP tmp_104_4_i_i_i_i_reg_1596_reg.
DSP Report: register tmp_104_4_i_i_i_i_reg_1596_reg is absorbed into DSP tmp_104_4_i_i_i_i_reg_1596_reg.
DSP Report: register Make_LUT_MET_mul_hbi_U31/Make_LUT_MET_mul_hbi_DSP48_3_U/p_reg_reg is absorbed into DSP tmp_104_4_i_i_i_i_reg_1596_reg.
DSP Report: operator Make_LUT_MET_mul_hbi_U31/Make_LUT_MET_mul_hbi_DSP48_3_U/p_cvt is absorbed into DSP tmp_104_4_i_i_i_i_reg_1596_reg.
DSP Report: Generating DSP tmp20_reg_1631_reg, operation Mode is: (PCIN+(A*B)')'.
DSP Report: register tmp20_reg_1631_reg is absorbed into DSP tmp20_reg_1631_reg.
DSP Report: register Make_LUT_MET_mac_jbC_U33/Make_LUT_MET_mac_jbC_DSP48_5_U/m_reg_reg is absorbed into DSP tmp20_reg_1631_reg.
DSP Report: operator Make_LUT_MET_mac_jbC_U33/Make_LUT_MET_mac_jbC_DSP48_5_U/p is absorbed into DSP tmp20_reg_1631_reg.
DSP Report: operator Make_LUT_MET_mac_jbC_U33/Make_LUT_MET_mac_jbC_DSP48_5_U/m is absorbed into DSP tmp20_reg_1631_reg.
DSP Report: Generating DSP tmp19_reg_1651_reg, operation Mode is: (C+(A*B)')'.
DSP Report: register tmp19_reg_1651_reg is absorbed into DSP tmp19_reg_1651_reg.
DSP Report: register Make_LUT_MET_mac_lbW_U37/Make_LUT_MET_mac_lbW_DSP48_7_U/m_reg_reg is absorbed into DSP tmp19_reg_1651_reg.
DSP Report: operator Make_LUT_MET_mac_lbW_U37/Make_LUT_MET_mac_lbW_DSP48_7_U/p is absorbed into DSP tmp19_reg_1651_reg.
DSP Report: operator Make_LUT_MET_mac_lbW_U37/Make_LUT_MET_mac_lbW_DSP48_7_U/m is absorbed into DSP tmp19_reg_1651_reg.
DSP Report: Generating DSP tmp_104_4_1_i_i_i_i_reg_1616_reg, operation Mode is: ((A:0x11846)'*B2)'.
DSP Report: register Make_LUT_MET_mul_hbi_U36/Make_LUT_MET_mul_hbi_DSP48_3_U/b_reg_reg is absorbed into DSP tmp_104_4_1_i_i_i_i_reg_1616_reg.
DSP Report: register Make_LUT_MET_mul_eOg_U35/Make_LUT_MET_mul_eOg_DSP48_0_U/a_reg_reg is absorbed into DSP tmp_104_4_1_i_i_i_i_reg_1616_reg.
DSP Report: register tmp_104_4_1_i_i_i_i_reg_1616_reg is absorbed into DSP tmp_104_4_1_i_i_i_i_reg_1616_reg.
DSP Report: register Make_LUT_MET_mul_hbi_U36/Make_LUT_MET_mul_hbi_DSP48_3_U/p_reg_reg is absorbed into DSP tmp_104_4_1_i_i_i_i_reg_1616_reg.
DSP Report: operator Make_LUT_MET_mul_hbi_U36/Make_LUT_MET_mul_hbi_DSP48_3_U/p_cvt is absorbed into DSP tmp_104_4_1_i_i_i_i_reg_1616_reg.
DSP Report: Generating DSP tmp22_reg_1656_reg, operation Mode is: (PCIN+(A*B)')'.
DSP Report: register tmp22_reg_1656_reg is absorbed into DSP tmp22_reg_1656_reg.
DSP Report: register Make_LUT_MET_mac_jbC_U38/Make_LUT_MET_mac_jbC_DSP48_5_U/m_reg_reg is absorbed into DSP tmp22_reg_1656_reg.
DSP Report: operator Make_LUT_MET_mac_jbC_U38/Make_LUT_MET_mac_jbC_DSP48_5_U/p is absorbed into DSP tmp22_reg_1656_reg.
DSP Report: operator Make_LUT_MET_mac_jbC_U38/Make_LUT_MET_mac_jbC_DSP48_5_U/m is absorbed into DSP tmp22_reg_1656_reg.
DSP Report: Generating DSP tmp23_reg_1706_reg, operation Mode is: (C'+(A*B)')'.
DSP Report: register C is absorbed into DSP tmp23_reg_1706_reg.
DSP Report: register tmp23_reg_1706_reg is absorbed into DSP tmp23_reg_1706_reg.
DSP Report: register Make_LUT_MET_mac_ocq_U41/Make_LUT_MET_mac_ocq_DSP48_10_U/m_reg_reg is absorbed into DSP tmp23_reg_1706_reg.
DSP Report: operator Make_LUT_MET_mac_ocq_U41/Make_LUT_MET_mac_ocq_DSP48_10_U/p is absorbed into DSP tmp23_reg_1706_reg.
DSP Report: operator Make_LUT_MET_mac_ocq_U41/Make_LUT_MET_mac_ocq_DSP48_10_U/m is absorbed into DSP tmp23_reg_1706_reg.
DSP Report: Generating DSP tmp21_reg_1701_reg, operation Mode is: (C'+(A*B)')'.
DSP Report: register C is absorbed into DSP tmp21_reg_1701_reg.
DSP Report: register tmp21_reg_1701_reg is absorbed into DSP tmp21_reg_1701_reg.
DSP Report: register Make_LUT_MET_mac_ncg_U40/Make_LUT_MET_mac_ncg_DSP48_9_U/m_reg_reg is absorbed into DSP tmp21_reg_1701_reg.
DSP Report: operator Make_LUT_MET_mac_ncg_U40/Make_LUT_MET_mac_ncg_DSP48_9_U/p is absorbed into DSP tmp21_reg_1701_reg.
DSP Report: operator Make_LUT_MET_mac_ncg_U40/Make_LUT_MET_mac_ncg_DSP48_9_U/m is absorbed into DSP tmp21_reg_1701_reg.
DSP Report: Generating DSP tmp_104_3_3_i_i_i_i_reg_1711_reg, operation Mode is: (A2*(B:0x7ed5)')'.
DSP Report: register Make_LUT_MET_mul_pcA_U42/Make_LUT_MET_mul_pcA_DSP48_11_U/a_reg_reg is absorbed into DSP tmp_104_3_3_i_i_i_i_reg_1711_reg.
DSP Report: register Make_LUT_MET_mul_pcA_U42/Make_LUT_MET_mul_pcA_DSP48_11_U/b_reg_reg is absorbed into DSP tmp_104_3_3_i_i_i_i_reg_1711_reg.
DSP Report: register tmp_104_3_3_i_i_i_i_reg_1711_reg is absorbed into DSP tmp_104_3_3_i_i_i_i_reg_1711_reg.
DSP Report: register Make_LUT_MET_mul_pcA_U42/Make_LUT_MET_mul_pcA_DSP48_11_U/p_reg_reg is absorbed into DSP tmp_104_3_3_i_i_i_i_reg_1711_reg.
DSP Report: operator Make_LUT_MET_mul_pcA_U42/Make_LUT_MET_mul_pcA_DSP48_11_U/p_cvt is absorbed into DSP tmp_104_3_3_i_i_i_i_reg_1711_reg.
DSP Report: Generating DSP tmp25_reg_1742_reg, operation Mode is: (PCIN+(A*B)')'.
DSP Report: register tmp25_reg_1742_reg is absorbed into DSP tmp25_reg_1742_reg.
DSP Report: register Make_LUT_MET_mac_sc4_U45/Make_LUT_MET_mac_sc4_DSP48_14_U/m_reg_reg is absorbed into DSP tmp25_reg_1742_reg.
DSP Report: operator Make_LUT_MET_mac_sc4_U45/Make_LUT_MET_mac_sc4_DSP48_14_U/p is absorbed into DSP tmp25_reg_1742_reg.
DSP Report: operator Make_LUT_MET_mac_sc4_U45/Make_LUT_MET_mac_sc4_DSP48_14_U/m is absorbed into DSP tmp25_reg_1742_reg.
DSP Report: Generating DSP tmp24_reg_1737_reg, operation Mode is: (C'+(A*B)')'.
DSP Report: register C is absorbed into DSP tmp24_reg_1737_reg.
DSP Report: register tmp24_reg_1737_reg is absorbed into DSP tmp24_reg_1737_reg.
DSP Report: register Make_LUT_MET_mac_rcU_U44/Make_LUT_MET_mac_rcU_DSP48_13_U/m_reg_reg is absorbed into DSP tmp24_reg_1737_reg.
DSP Report: operator Make_LUT_MET_mac_rcU_U44/Make_LUT_MET_mac_rcU_DSP48_13_U/p is absorbed into DSP tmp24_reg_1737_reg.
DSP Report: operator Make_LUT_MET_mac_rcU_U44/Make_LUT_MET_mac_rcU_DSP48_13_U/m is absorbed into DSP tmp24_reg_1737_reg.
DSP Report: Generating DSP tmp_104_3_4_i_i_i_i_reg_1716_reg, operation Mode is: (A2*(B:0x324)')'.
DSP Report: register Make_LUT_MET_mul_qcK_U43/Make_LUT_MET_mul_qcK_DSP48_12_U/a_reg_reg is absorbed into DSP tmp_104_3_4_i_i_i_i_reg_1716_reg.
DSP Report: register Make_LUT_MET_mul_pcA_U42/Make_LUT_MET_mul_pcA_DSP48_11_U/b_reg_reg is absorbed into DSP tmp_104_3_4_i_i_i_i_reg_1716_reg.
DSP Report: register tmp_104_3_4_i_i_i_i_reg_1716_reg is absorbed into DSP tmp_104_3_4_i_i_i_i_reg_1716_reg.
DSP Report: register Make_LUT_MET_mul_qcK_U43/Make_LUT_MET_mul_qcK_DSP48_12_U/p_reg_reg is absorbed into DSP tmp_104_3_4_i_i_i_i_reg_1716_reg.
DSP Report: operator Make_LUT_MET_mul_qcK_U43/Make_LUT_MET_mul_qcK_DSP48_12_U/p_cvt is absorbed into DSP tmp_104_3_4_i_i_i_i_reg_1716_reg.
DSP Report: Generating DSP tmp26_reg_1747_reg, operation Mode is: (PCIN+(A*B)')'.
DSP Report: register tmp26_reg_1747_reg is absorbed into DSP tmp26_reg_1747_reg.
DSP Report: register Make_LUT_MET_mac_tde_U46/Make_LUT_MET_mac_tde_DSP48_15_U/m_reg_reg is absorbed into DSP tmp26_reg_1747_reg.
DSP Report: operator Make_LUT_MET_mac_tde_U46/Make_LUT_MET_mac_tde_DSP48_15_U/p is absorbed into DSP tmp26_reg_1747_reg.
DSP Report: operator Make_LUT_MET_mac_tde_U46/Make_LUT_MET_mac_tde_DSP48_15_U/m is absorbed into DSP tmp26_reg_1747_reg.
DSP Report: Generating DSP tmp_110_7_5_i_i_i_i_reg_1769_reg, operation Mode is: (C'+(A*B)')'.
DSP Report: register C is absorbed into DSP tmp_110_7_5_i_i_i_i_reg_1769_reg.
DSP Report: register tmp_110_7_5_i_i_i_i_reg_1769_reg is absorbed into DSP tmp_110_7_5_i_i_i_i_reg_1769_reg.
DSP Report: register Make_LUT_MET_mac_udo_U47/Make_LUT_MET_mac_udo_DSP48_16_U/m_reg_reg is absorbed into DSP tmp_110_7_5_i_i_i_i_reg_1769_reg.
DSP Report: operator Make_LUT_MET_mac_udo_U47/Make_LUT_MET_mac_udo_DSP48_16_U/p is absorbed into DSP tmp_110_7_5_i_i_i_i_reg_1769_reg.
DSP Report: operator Make_LUT_MET_mac_udo_U47/Make_LUT_MET_mac_udo_DSP48_16_U/m is absorbed into DSP tmp_110_7_5_i_i_i_i_reg_1769_reg.
INFO: [Synth 8-5546] ROM "tmp_31_fu_7014_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "tmp_48_i1_fu_6719_p2" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "tmp_45_i1_fu_6636_p2" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "tmp_42_i1_fu_6706_p2" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_range_redux_payne_ha_fu_548/\Make_LUT_MET_mac_fYi_U25/Make_LUT_MET_mac_fYi_DSP48_1_U/a_reg_reg[24] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\c1_1_reg_10141_reg[30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\c1_1_reg_10141_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\c1_1_reg_10141_reg[29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\c1_1_reg_10141_reg[28] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\c1_1_reg_10141_reg[27] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\c1_1_reg_10141_reg[26] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\c1_1_reg_10141_reg[25] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\c1_1_reg_10141_reg[24] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\c1_1_reg_10141_reg[23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\c1_1_reg_10141_reg[22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\c1_1_reg_10141_reg[21] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\c1_1_reg_10141_reg[20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\c1_1_reg_10141_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\c1_1_reg_10141_reg[18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\c1_1_reg_10141_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\c1_1_reg_10141_reg[16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\c1_1_reg_10141_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\c1_1_reg_10141_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\c1_1_reg_10141_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\c1_1_reg_10141_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\c1_1_reg_10141_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\c1_1_reg_10141_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\c1_1_reg_10141_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\c1_1_reg_10141_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\c1_1_reg_10141_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\c1_1_reg_10141_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_range_redux_payne_ha_fu_548/\Make_LUT_MET_mac_rcU_U44/Make_LUT_MET_mac_rcU_DSP48_13_U/b_reg_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_range_redux_payne_ha_fu_548/\Make_LUT_MET_mac_g8j_U27/Make_LUT_MET_mac_g8j_DSP48_2_U/a_reg_reg[24] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_range_redux_payne_ha_fu_548/\Make_LUT_MET_mac_ibs_U32/Make_LUT_MET_mac_ibs_DSP48_4_U/a_reg_reg[24] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\tmp_i1_30_reg_10178_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_range_redux_payne_ha_fu_548/\Make_LUT_MET_mac_jbC_U33/Make_LUT_MET_mac_jbC_DSP48_5_U/a_reg_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_range_redux_payne_ha_fu_548/\Make_LUT_MET_mac_jbC_U33/Make_LUT_MET_mac_jbC_DSP48_5_U/a_reg_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_range_redux_payne_ha_fu_548/\Make_LUT_MET_mac_udo_U47/Make_LUT_MET_mac_udo_DSP48_16_U/b_reg_reg[17] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (grp_range_redux_payne_ha_fu_548/\ap_CS_fsm_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\c4_1_reg_10230_reg[30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\c4_1_reg_10230_reg[29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\c4_1_reg_10230_reg[28] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\c4_1_reg_10230_reg[27] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\c4_1_reg_10230_reg[26] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\c4_1_reg_10230_reg[25] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\c4_1_reg_10230_reg[24] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\c4_1_reg_10230_reg[23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\c4_1_reg_10230_reg[22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\c4_1_reg_10230_reg[21] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\c4_1_reg_10230_reg[20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\c4_1_reg_10230_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\c4_1_reg_10230_reg[18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\c4_1_reg_10230_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\c4_1_reg_10230_reg[16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\c4_1_reg_10230_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\c4_1_reg_10230_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\c4_1_reg_10230_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\c4_1_reg_10230_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\c4_1_reg_10230_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\c4_1_reg_10230_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\c4_1_reg_10230_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\c4_1_reg_10230_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\c4_1_reg_10230_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\c4_1_reg_10230_reg[10] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\ap_CS_fsm_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ap_pipeline_reg_pp0_iter111_c1_1_reg_10141_reg[30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ap_pipeline_reg_pp0_iter111_c1_1_reg_10141_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ap_pipeline_reg_pp0_iter111_c1_1_reg_10141_reg[29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ap_pipeline_reg_pp0_iter111_c1_1_reg_10141_reg[28] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ap_pipeline_reg_pp0_iter111_c1_1_reg_10141_reg[27] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ap_pipeline_reg_pp0_iter111_c1_1_reg_10141_reg[26] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ap_pipeline_reg_pp0_iter111_c1_1_reg_10141_reg[25] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ap_pipeline_reg_pp0_iter111_c1_1_reg_10141_reg[24] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ap_pipeline_reg_pp0_iter111_c1_1_reg_10141_reg[23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ap_pipeline_reg_pp0_iter111_c1_1_reg_10141_reg[22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ap_pipeline_reg_pp0_iter111_c1_1_reg_10141_reg[21] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ap_pipeline_reg_pp0_iter111_c1_1_reg_10141_reg[20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ap_pipeline_reg_pp0_iter111_c1_1_reg_10141_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ap_pipeline_reg_pp0_iter111_c1_1_reg_10141_reg[18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ap_pipeline_reg_pp0_iter111_c1_1_reg_10141_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ap_pipeline_reg_pp0_iter111_c1_1_reg_10141_reg[16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ap_pipeline_reg_pp0_iter111_c1_1_reg_10141_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ap_pipeline_reg_pp0_iter111_c1_1_reg_10141_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ap_pipeline_reg_pp0_iter111_c1_1_reg_10141_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ap_pipeline_reg_pp0_iter111_c1_1_reg_10141_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ap_pipeline_reg_pp0_iter111_c1_1_reg_10141_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ap_pipeline_reg_pp0_iter111_c1_1_reg_10141_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ap_pipeline_reg_pp0_iter111_c1_1_reg_10141_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ap_pipeline_reg_pp0_iter111_c1_1_reg_10141_reg[8] )
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-3332] Sequential element (hls_ref_4oPi_table_s_U/range_redux_paynebkb_rom_U/q0_reg[3]) is unused and will be removed from module range_redux_payne_ha.
WARNING: [Synth 8-3332] Sequential element (hls_ref_4oPi_table_s_U/range_redux_paynebkb_rom_U/q0_reg[2]) is unused and will be removed from module range_redux_payne_ha.
WARNING: [Synth 8-3332] Sequential element (hls_ref_4oPi_table_s_U/range_redux_paynebkb_rom_U/q0_reg[1]) is unused and will be removed from module range_redux_payne_ha.
WARNING: [Synth 8-3332] Sequential element (hls_ref_4oPi_table_s_U/range_redux_paynebkb_rom_U/q0_reg[0]) is unused and will be removed from module range_redux_payne_ha.
WARNING: [Synth 8-3332] Sequential element (Make_LUT_MET_mul_cud_U18/Make_LUT_MET_mul_cud_MulnS_0_U/buff2_reg[47]) is unused and will be removed from module range_redux_payne_ha.
WARNING: [Synth 8-3332] Sequential element (Make_LUT_MET_mul_cud_U18/Make_LUT_MET_mul_cud_MulnS_0_U/buff2_reg[46]) is unused and will be removed from module range_redux_payne_ha.
WARNING: [Synth 8-3332] Sequential element (Make_LUT_MET_mul_cud_U18/Make_LUT_MET_mul_cud_MulnS_0_U/buff2_reg[45]) is unused and will be removed from module range_redux_payne_ha.
WARNING: [Synth 8-3332] Sequential element (Make_LUT_MET_mul_cud_U18/Make_LUT_MET_mul_cud_MulnS_0_U/buff2_reg[44]) is unused and will be removed from module range_redux_payne_ha.
WARNING: [Synth 8-3332] Sequential element (Make_LUT_MET_mul_cud_U18/Make_LUT_MET_mul_cud_MulnS_0_U/buff2_reg[43]) is unused and will be removed from module range_redux_payne_ha.
WARNING: [Synth 8-3332] Sequential element (Make_LUT_MET_mul_cud_U18/Make_LUT_MET_mul_cud_MulnS_0_U/buff2_reg[42]) is unused and will be removed from module range_redux_payne_ha.
WARNING: [Synth 8-3332] Sequential element (Make_LUT_MET_mul_cud_U18/Make_LUT_MET_mul_cud_MulnS_0_U/buff2_reg[41]) is unused and will be removed from module range_redux_payne_ha.
WARNING: [Synth 8-3332] Sequential element (Make_LUT_MET_mul_cud_U18/Make_LUT_MET_mul_cud_MulnS_0_U/buff2_reg[40]) is unused and will be removed from module range_redux_payne_ha.
WARNING: [Synth 8-3332] Sequential element (Make_LUT_MET_mul_cud_U18/Make_LUT_MET_mul_cud_MulnS_0_U/buff2_reg[39]) is unused and will be removed from module range_redux_payne_ha.
WARNING: [Synth 8-3332] Sequential element (Make_LUT_MET_mul_cud_U18/Make_LUT_MET_mul_cud_MulnS_0_U/buff2_reg[38]) is unused and will be removed from module range_redux_payne_ha.
WARNING: [Synth 8-3332] Sequential element (Make_LUT_MET_mul_cud_U18/Make_LUT_MET_mul_cud_MulnS_0_U/buff2_reg[37]) is unused and will be removed from module range_redux_payne_ha.
WARNING: [Synth 8-3332] Sequential element (Make_LUT_MET_mul_cud_U18/Make_LUT_MET_mul_cud_MulnS_0_U/buff2_reg[36]) is unused and will be removed from module range_redux_payne_ha.
WARNING: [Synth 8-3332] Sequential element (Make_LUT_MET_mul_cud_U18/Make_LUT_MET_mul_cud_MulnS_0_U/buff2_reg[35]) is unused and will be removed from module range_redux_payne_ha.
WARNING: [Synth 8-3332] Sequential element (Make_LUT_MET_mul_cud_U18/Make_LUT_MET_mul_cud_MulnS_0_U/buff2_reg[34]) is unused and will be removed from module range_redux_payne_ha.
WARNING: [Synth 8-3332] Sequential element (Make_LUT_MET_mul_cud_U18/Make_LUT_MET_mul_cud_MulnS_0_U/buff2_reg[33]) is unused and will be removed from module range_redux_payne_ha.
WARNING: [Synth 8-3332] Sequential element (Make_LUT_MET_mul_cud_U18/Make_LUT_MET_mul_cud_MulnS_0_U/buff2_reg[32]) is unused and will be removed from module range_redux_payne_ha.
WARNING: [Synth 8-3332] Sequential element (Make_LUT_MET_mul_cud_U18/Make_LUT_MET_mul_cud_MulnS_0_U/buff2_reg[31]) is unused and will be removed from module range_redux_payne_ha.
WARNING: [Synth 8-3332] Sequential element (Make_LUT_MET_mul_cud_U18/Make_LUT_MET_mul_cud_MulnS_0_U/buff2_reg[30]) is unused and will be removed from module range_redux_payne_ha.
WARNING: [Synth 8-3332] Sequential element (Make_LUT_MET_mul_cud_U18/Make_LUT_MET_mul_cud_MulnS_0_U/buff2_reg[29]) is unused and will be removed from module range_redux_payne_ha.
WARNING: [Synth 8-3332] Sequential element (Make_LUT_MET_mul_cud_U18/Make_LUT_MET_mul_cud_MulnS_0_U/buff2_reg[28]) is unused and will be removed from module range_redux_payne_ha.
WARNING: [Synth 8-3332] Sequential element (Make_LUT_MET_mul_cud_U18/Make_LUT_MET_mul_cud_MulnS_0_U/buff2_reg[27]) is unused and will be removed from module range_redux_payne_ha.
WARNING: [Synth 8-3332] Sequential element (Make_LUT_MET_mul_cud_U18/Make_LUT_MET_mul_cud_MulnS_0_U/buff2_reg[26]) is unused and will be removed from module range_redux_payne_ha.
WARNING: [Synth 8-3332] Sequential element (Make_LUT_MET_mul_cud_U18/Make_LUT_MET_mul_cud_MulnS_0_U/buff2_reg[25]) is unused and will be removed from module range_redux_payne_ha.
WARNING: [Synth 8-3332] Sequential element (Make_LUT_MET_mul_cud_U18/Make_LUT_MET_mul_cud_MulnS_0_U/buff2_reg[24]) is unused and will be removed from module range_redux_payne_ha.
WARNING: [Synth 8-3332] Sequential element (Make_LUT_MET_mul_cud_U18/Make_LUT_MET_mul_cud_MulnS_0_U/buff2_reg[23]) is unused and will be removed from module range_redux_payne_ha.
WARNING: [Synth 8-3332] Sequential element (Make_LUT_MET_mul_cud_U18/Make_LUT_MET_mul_cud_MulnS_0_U/buff2_reg[22]) is unused and will be removed from module range_redux_payne_ha.
WARNING: [Synth 8-3332] Sequential element (Make_LUT_MET_mul_cud_U18/Make_LUT_MET_mul_cud_MulnS_0_U/buff2_reg[21]) is unused and will be removed from module range_redux_payne_ha.
WARNING: [Synth 8-3332] Sequential element (Make_LUT_MET_mul_cud_U18/Make_LUT_MET_mul_cud_MulnS_0_U/buff2_reg[20]) is unused and will be removed from module range_redux_payne_ha.
WARNING: [Synth 8-3332] Sequential element (Make_LUT_MET_mul_cud_U18/Make_LUT_MET_mul_cud_MulnS_0_U/buff2_reg[19]) is unused and will be removed from module range_redux_payne_ha.
WARNING: [Synth 8-3332] Sequential element (Make_LUT_MET_mul_cud_U18/Make_LUT_MET_mul_cud_MulnS_0_U/buff2_reg[18]) is unused and will be removed from module range_redux_payne_ha.
WARNING: [Synth 8-3332] Sequential element (Make_LUT_MET_mul_cud_U18/Make_LUT_MET_mul_cud_MulnS_0_U/buff2_reg[17]) is unused and will be removed from module range_redux_payne_ha.
WARNING: [Synth 8-3332] Sequential element (Make_LUT_MET_mul_cud_U18/Make_LUT_MET_mul_cud_MulnS_0_U/buff3_reg[47]) is unused and will be removed from module range_redux_payne_ha.
WARNING: [Synth 8-3332] Sequential element (Make_LUT_MET_mul_cud_U18/Make_LUT_MET_mul_cud_MulnS_0_U/buff3_reg[46]) is unused and will be removed from module range_redux_payne_ha.
WARNING: [Synth 8-3332] Sequential element (Make_LUT_MET_mul_cud_U18/Make_LUT_MET_mul_cud_MulnS_0_U/buff3_reg[45]) is unused and will be removed from module range_redux_payne_ha.
WARNING: [Synth 8-3332] Sequential element (Make_LUT_MET_mul_cud_U18/Make_LUT_MET_mul_cud_MulnS_0_U/buff3_reg[44]) is unused and will be removed from module range_redux_payne_ha.
WARNING: [Synth 8-3332] Sequential element (Make_LUT_MET_mul_cud_U18/Make_LUT_MET_mul_cud_MulnS_0_U/buff3_reg[43]) is unused and will be removed from module range_redux_payne_ha.
WARNING: [Synth 8-3332] Sequential element (Make_LUT_MET_mul_cud_U18/Make_LUT_MET_mul_cud_MulnS_0_U/buff3_reg[42]) is unused and will be removed from module range_redux_payne_ha.
WARNING: [Synth 8-3332] Sequential element (Make_LUT_MET_mul_cud_U18/Make_LUT_MET_mul_cud_MulnS_0_U/buff3_reg[41]) is unused and will be removed from module range_redux_payne_ha.
WARNING: [Synth 8-3332] Sequential element (Make_LUT_MET_mul_cud_U18/Make_LUT_MET_mul_cud_MulnS_0_U/buff3_reg[40]) is unused and will be removed from module range_redux_payne_ha.
WARNING: [Synth 8-3332] Sequential element (Make_LUT_MET_mul_cud_U18/Make_LUT_MET_mul_cud_MulnS_0_U/buff3_reg[39]) is unused and will be removed from module range_redux_payne_ha.
WARNING: [Synth 8-3332] Sequential element (Make_LUT_MET_mul_cud_U18/Make_LUT_MET_mul_cud_MulnS_0_U/buff3_reg[38]) is unused and will be removed from module range_redux_payne_ha.
WARNING: [Synth 8-3332] Sequential element (Make_LUT_MET_mul_cud_U18/Make_LUT_MET_mul_cud_MulnS_0_U/buff3_reg[37]) is unused and will be removed from module range_redux_payne_ha.
WARNING: [Synth 8-3332] Sequential element (Make_LUT_MET_mul_cud_U18/Make_LUT_MET_mul_cud_MulnS_0_U/buff3_reg[36]) is unused and will be removed from module range_redux_payne_ha.
WARNING: [Synth 8-3332] Sequential element (Make_LUT_MET_mul_cud_U18/Make_LUT_MET_mul_cud_MulnS_0_U/buff3_reg[35]) is unused and will be removed from module range_redux_payne_ha.
WARNING: [Synth 8-3332] Sequential element (Make_LUT_MET_mul_cud_U18/Make_LUT_MET_mul_cud_MulnS_0_U/buff3_reg[34]) is unused and will be removed from module range_redux_payne_ha.
WARNING: [Synth 8-3332] Sequential element (Make_LUT_MET_mul_cud_U18/Make_LUT_MET_mul_cud_MulnS_0_U/buff3_reg[33]) is unused and will be removed from module range_redux_payne_ha.
WARNING: [Synth 8-3332] Sequential element (Make_LUT_MET_mul_cud_U18/Make_LUT_MET_mul_cud_MulnS_0_U/buff3_reg[32]) is unused and will be removed from module range_redux_payne_ha.
WARNING: [Synth 8-3332] Sequential element (Make_LUT_MET_mul_cud_U18/Make_LUT_MET_mul_cud_MulnS_0_U/buff3_reg[31]) is unused and will be removed from module range_redux_payne_ha.
WARNING: [Synth 8-3332] Sequential element (Make_LUT_MET_mul_cud_U18/Make_LUT_MET_mul_cud_MulnS_0_U/buff3_reg[30]) is unused and will be removed from module range_redux_payne_ha.
WARNING: [Synth 8-3332] Sequential element (Make_LUT_MET_mul_cud_U18/Make_LUT_MET_mul_cud_MulnS_0_U/buff3_reg[29]) is unused and will be removed from module range_redux_payne_ha.
WARNING: [Synth 8-3332] Sequential element (Make_LUT_MET_mul_cud_U18/Make_LUT_MET_mul_cud_MulnS_0_U/buff3_reg[28]) is unused and will be removed from module range_redux_payne_ha.
WARNING: [Synth 8-3332] Sequential element (Make_LUT_MET_mul_cud_U18/Make_LUT_MET_mul_cud_MulnS_0_U/buff3_reg[27]) is unused and will be removed from module range_redux_payne_ha.
WARNING: [Synth 8-3332] Sequential element (Make_LUT_MET_mul_cud_U18/Make_LUT_MET_mul_cud_MulnS_0_U/buff3_reg[26]) is unused and will be removed from module range_redux_payne_ha.
WARNING: [Synth 8-3332] Sequential element (Make_LUT_MET_mul_cud_U18/Make_LUT_MET_mul_cud_MulnS_0_U/buff3_reg[25]) is unused and will be removed from module range_redux_payne_ha.
WARNING: [Synth 8-3332] Sequential element (Make_LUT_MET_mul_cud_U18/Make_LUT_MET_mul_cud_MulnS_0_U/buff3_reg[24]) is unused and will be removed from module range_redux_payne_ha.
WARNING: [Synth 8-3332] Sequential element (Make_LUT_MET_mul_cud_U18/Make_LUT_MET_mul_cud_MulnS_0_U/buff3_reg[23]) is unused and will be removed from module range_redux_payne_ha.
WARNING: [Synth 8-3332] Sequential element (Make_LUT_MET_mul_cud_U18/Make_LUT_MET_mul_cud_MulnS_0_U/buff3_reg[22]) is unused and will be removed from module range_redux_payne_ha.
WARNING: [Synth 8-3332] Sequential element (Make_LUT_MET_mul_cud_U18/Make_LUT_MET_mul_cud_MulnS_0_U/buff3_reg[21]) is unused and will be removed from module range_redux_payne_ha.
WARNING: [Synth 8-3332] Sequential element (Make_LUT_MET_mul_cud_U18/Make_LUT_MET_mul_cud_MulnS_0_U/buff3_reg[20]) is unused and will be removed from module range_redux_payne_ha.
WARNING: [Synth 8-3332] Sequential element (Make_LUT_MET_mul_cud_U18/Make_LUT_MET_mul_cud_MulnS_0_U/buff3_reg[19]) is unused and will be removed from module range_redux_payne_ha.
WARNING: [Synth 8-3332] Sequential element (Make_LUT_MET_mul_cud_U18/Make_LUT_MET_mul_cud_MulnS_0_U/buff3_reg[18]) is unused and will be removed from module range_redux_payne_ha.
WARNING: [Synth 8-3332] Sequential element (Make_LUT_MET_mul_cud_U18/Make_LUT_MET_mul_cud_MulnS_0_U/buff3_reg[17]) is unused and will be removed from module range_redux_payne_ha.
WARNING: [Synth 8-3332] Sequential element (Make_LUT_MET_mul_cud_U18/Make_LUT_MET_mul_cud_MulnS_0_U/buff3_reg[47]__0) is unused and will be removed from module range_redux_payne_ha.
WARNING: [Synth 8-3332] Sequential element (Make_LUT_MET_mul_cud_U18/Make_LUT_MET_mul_cud_MulnS_0_U/buff3_reg[46]__0) is unused and will be removed from module range_redux_payne_ha.
WARNING: [Synth 8-3332] Sequential element (Make_LUT_MET_mul_cud_U18/Make_LUT_MET_mul_cud_MulnS_0_U/buff3_reg[45]__0) is unused and will be removed from module range_redux_payne_ha.
WARNING: [Synth 8-3332] Sequential element (Make_LUT_MET_mul_cud_U18/Make_LUT_MET_mul_cud_MulnS_0_U/buff3_reg[44]__0) is unused and will be removed from module range_redux_payne_ha.
WARNING: [Synth 8-3332] Sequential element (Make_LUT_MET_mul_cud_U18/Make_LUT_MET_mul_cud_MulnS_0_U/buff3_reg[43]__0) is unused and will be removed from module range_redux_payne_ha.
WARNING: [Synth 8-3332] Sequential element (Make_LUT_MET_mul_cud_U18/Make_LUT_MET_mul_cud_MulnS_0_U/buff3_reg[42]__0) is unused and will be removed from module range_redux_payne_ha.
WARNING: [Synth 8-3332] Sequential element (Make_LUT_MET_mul_cud_U18/Make_LUT_MET_mul_cud_MulnS_0_U/buff3_reg[41]__0) is unused and will be removed from module range_redux_payne_ha.
WARNING: [Synth 8-3332] Sequential element (Make_LUT_MET_mul_cud_U18/Make_LUT_MET_mul_cud_MulnS_0_U/buff3_reg[40]__0) is unused and will be removed from module range_redux_payne_ha.
WARNING: [Synth 8-3332] Sequential element (Make_LUT_MET_mul_cud_U18/Make_LUT_MET_mul_cud_MulnS_0_U/buff3_reg[39]__0) is unused and will be removed from module range_redux_payne_ha.
WARNING: [Synth 8-3332] Sequential element (Make_LUT_MET_mul_cud_U18/Make_LUT_MET_mul_cud_MulnS_0_U/buff3_reg[38]__0) is unused and will be removed from module range_redux_payne_ha.
WARNING: [Synth 8-3332] Sequential element (Make_LUT_MET_mul_cud_U18/Make_LUT_MET_mul_cud_MulnS_0_U/buff3_reg[37]__0) is unused and will be removed from module range_redux_payne_ha.
WARNING: [Synth 8-3332] Sequential element (Make_LUT_MET_mul_cud_U18/Make_LUT_MET_mul_cud_MulnS_0_U/buff3_reg[36]__0) is unused and will be removed from module range_redux_payne_ha.
WARNING: [Synth 8-3332] Sequential element (Make_LUT_MET_mul_cud_U18/Make_LUT_MET_mul_cud_MulnS_0_U/buff3_reg[35]__0) is unused and will be removed from module range_redux_payne_ha.
WARNING: [Synth 8-3332] Sequential element (Make_LUT_MET_mul_cud_U18/Make_LUT_MET_mul_cud_MulnS_0_U/buff3_reg[34]__0) is unused and will be removed from module range_redux_payne_ha.
WARNING: [Synth 8-3332] Sequential element (Make_LUT_MET_mul_cud_U18/Make_LUT_MET_mul_cud_MulnS_0_U/buff3_reg[33]__0) is unused and will be removed from module range_redux_payne_ha.
WARNING: [Synth 8-3332] Sequential element (Make_LUT_MET_mul_cud_U18/Make_LUT_MET_mul_cud_MulnS_0_U/buff3_reg[32]__0) is unused and will be removed from module range_redux_payne_ha.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-5545] ROM "tmp_48_i_fu_6660_p2" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "tmp_42_i_fu_6647_p2" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "tmp_45_i_fu_6582_p2" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/COND_DET_A/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/COND_DET_A/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/COND_DET_B/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/COND_DET_B/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/exp_just_over_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-3936] Found unconnected internal register 'FIX_TO_FLT_OP.SPD.OP/NORM_SHIFT/MUX_LOOP[1].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '32' to '26' bits. [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/ip/Make_LUT_MET_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-5546] ROM "FLT_TO_FLT_OP.SPD.OP/EXP/COND_DET/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "FLT_TO_FLT_OP.SPD.OP/EXP/COND_DET/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/COND_DET_A/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/COND_DET_A/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/COND_DET_B/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/COND_DET_B/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/exp_just_over_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/COND_DET_A/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/COND_DET_A/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/COND_DET_B/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/COND_DET_B/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/exp_just_over_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/COND_DET_A/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/COND_DET_A/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/COND_DET_B/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/COND_DET_B/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/exp_just_over_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/COND_DET_A/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/COND_DET_A/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/COND_DET_B/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/COND_DET_B/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/exp_just_over_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/COND_DET_A/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/COND_DET_A/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/COND_DET_B/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/COND_DET_B/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/exp_just_over_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/COND_DET_A/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/COND_DET_A/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/COND_DET_B/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/COND_DET_B/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/exp_just_over_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-4471] merging register 'Make_LUT_MET_dmulyd2_U89/din0_buf1_reg[63:0]' into 'Make_LUT_MET_dmulyd2_U88/din0_buf1_reg[63:0]' [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/ip/Make_LUT_MET_0/hdl/vhdl/Make_LUT_MET_dmulyd2.vhd:72]
INFO: [Synth 8-4471] merging register 'Make_LUT_MET_dmulyd2_U91/din0_buf1_reg[63:0]' into 'Make_LUT_MET_dmulyd2_U90/din0_buf1_reg[63:0]' [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/ip/Make_LUT_MET_0/hdl/vhdl/Make_LUT_MET_dmulyd2.vhd:72]
INFO: [Synth 8-4471] merging register 'Make_LUT_MET_dmulyd2_U93/din0_buf1_reg[63:0]' into 'Make_LUT_MET_dmulyd2_U92/din0_buf1_reg[63:0]' [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/ip/Make_LUT_MET_0/hdl/vhdl/Make_LUT_MET_dmulyd2.vhd:72]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-5546] ROM "FLT_TO_FLT_OP.SPD.OP/EXP/COND_DET/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "FLT_TO_FLT_OP.SPD.OP/EXP/COND_DET/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "FLT_TO_FLT_OP.SPD.OP/EXP/COND_DET/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "FLT_TO_FLT_OP.SPD.OP/EXP/COND_DET/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-3936] Found unconnected internal register 'FIX_TO_FLT_OP.SPD.OP/NORM_SHIFT/MUX_LOOP[1].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '32' to '26' bits. [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/ip/Make_LUT_MET_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3936] Found unconnected internal register 'FIX_TO_FLT_OP.SPD.OP/NORM_SHIFT/MUX_LOOP[1].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '32' to '26' bits. [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/ip/Make_LUT_MET_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/COND_DET_A/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/COND_DET_A/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/COND_DET_B/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/COND_DET_B/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/exp_just_over_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/COND_DET_A/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/COND_DET_A/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/COND_DET_B/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/COND_DET_B/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/exp_just_over_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-4471] merging register 'Make_LUT_MET_fmulvdy_U80/din1_buf1_reg[31:0]' into 'Make_LUT_MET_fmulvdy_U81/din1_buf1_reg[31:0]' [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/ip/Make_LUT_MET_0/hdl/vhdl/Make_LUT_MET_fmulvdy.vhd:74]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:38 ; elapsed = 00:02:04 . Memory (MB): peak = 2343.000 ; gain = 1320.898 ; free physical = 369 ; free virtual = 70570
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+-----------------------------+------------+----------+
|      |RTL Partition                |Replication |Instances |
+------+-----------------------------+------------+----------+
|1     |sin_cos_range_redux_s__GBM0  |           3|      3723|
|2     |sin_cos_range_redux_s__GBM1  |           3|      1035|
|3     |sin_cos_range_redux_s__GBM2  |           3|      1114|
|4     |sin_cos_range_redux_s__GBM3  |           3|      3341|
|5     |sin_cos_range_redux_s__GBM4  |           3|      2684|
|6     |sin_cos_range_redux_s__GBM5  |           3|     20508|
|7     |sin_cos_range_redux_s__GBM6  |           3|      6921|
|8     |sin_cos_range_redux_s__GBM7  |           3|      8640|
|9     |sin_cos_range_redux_s__GBM8  |           3|      9686|
|10    |sin_cos_range_redux_s__GBM9  |           3|      6014|
|11    |sin_cos_range_redux_s__GBM10 |           3|     10653|
|12    |sin_cos_range_redux_s__GBM11 |           3|      3659|
|13    |sin_cos_range_redux_s__GBM12 |           3|      3732|
|14    |sin_cos_range_redux_s__GBM13 |           3|      5718|
|15    |sin_cos_range_redux_s__GBM14 |           3|      6867|
|16    |sin_cos_range_redux_s__GBM15 |           3|      7193|
|17    |Make_LUT_MET__GCB0           |           1|     28358|
|18    |Make_LUT_MET__GCB1           |           1|      7994|
|19    |Make_LUT_MET__GCB2           |           1|     12285|
|20    |Make_LUT_MET__GCB3           |           1|     12294|
+------+-----------------------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:48 ; elapsed = 00:02:14 . Memory (MB): peak = 2343.000 ; gain = 1320.898 ; free physical = 357 ; free virtual = 70567
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:02:47 ; elapsed = 00:03:14 . Memory (MB): peak = 2343.000 ; gain = 1320.898 ; free physical = 2735 ; free virtual = 70558
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+-----------------------------+------------+----------+
|      |RTL Partition                |Replication |Instances |
+------+-----------------------------+------------+----------+
|1     |sin_cos_range_redux_s__GBM0  |           3|      3723|
|2     |sin_cos_range_redux_s__GBM1  |           3|      1031|
|3     |sin_cos_range_redux_s__GBM2  |           3|      1114|
|4     |sin_cos_range_redux_s__GBM3  |           3|      3341|
|5     |sin_cos_range_redux_s__GBM4  |           3|      2679|
|6     |sin_cos_range_redux_s__GBM6  |           3|      6921|
|7     |sin_cos_range_redux_s__GBM8  |           3|      9686|
|8     |sin_cos_range_redux_s__GBM9  |           3|      6014|
|9     |sin_cos_range_redux_s__GBM10 |           3|     10653|
|10    |sin_cos_range_redux_s__GBM11 |           3|      3659|
|11    |sin_cos_range_redux_s__GBM12 |           3|      3732|
|12    |sin_cos_range_redux_s__GBM13 |           3|      5718|
|13    |sin_cos_range_redux_s__GBM14 |           3|      6867|
|14    |sin_cos_range_redux_s__GBM15 |           3|      7193|
|15    |Make_LUT_MET__GCB0           |           1|     28151|
|16    |Make_LUT_MET__GCB1           |           1|      7994|
|17    |Make_LUT_MET_GT0             |           1|     24097|
|18    |Make_LUT_MET_GT0__1          |           1|     24097|
|19    |Make_LUT_MET_GT0__2          |           1|     24097|
|20    |Make_LUT_MET_GT0__3          |           1|     24579|
+------+-----------------------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:03:18 ; elapsed = 00:03:45 . Memory (MB): peak = 2373.266 ; gain = 1351.164 ; free physical = 1746 ; free virtual = 69575
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+-----------------------------+------------+----------+
|      |RTL Partition                |Replication |Instances |
+------+-----------------------------+------------+----------+
|1     |sin_cos_range_redux_s__GBM10 |           3|      6645|
|2     |Make_LUT_MET__GCB0           |           1|     13149|
|3     |Make_LUT_MET_GT0             |           1|     16972|
|4     |Make_LUT_MET_GT0__1          |           1|     16972|
|5     |Make_LUT_MET_GT0__2          |           1|     16972|
|6     |Make_LUT_MET_GT0__3          |           1|     13380|
+------+-----------------------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:03:35 ; elapsed = 00:04:02 . Memory (MB): peak = 2425.840 ; gain = 1403.738 ; free physical = 1679 ; free virtual = 69508
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:03:36 ; elapsed = 00:04:04 . Memory (MB): peak = 2425.840 ; gain = 1403.738 ; free physical = 1678 ; free virtual = 69507
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:04:01 ; elapsed = 00:04:28 . Memory (MB): peak = 2425.840 ; gain = 1403.738 ; free physical = 1677 ; free virtual = 69506
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:04:01 ; elapsed = 00:04:29 . Memory (MB): peak = 2425.840 ; gain = 1403.738 ; free physical = 1676 ; free virtual = 69504
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:04:04 ; elapsed = 00:04:32 . Memory (MB): peak = 2425.840 ; gain = 1403.738 ; free physical = 1653 ; free virtual = 69481
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:04:05 ; elapsed = 00:04:32 . Memory (MB): peak = 2425.840 ; gain = 1403.738 ; free physical = 1676 ; free virtual = 69505
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----------+------+
|      |Cell       |Count |
+------+-----------+------+
|1     |CARRY4     | 22659|
|2     |DSP48E1    |    45|
|3     |DSP48E1_1  |    39|
|4     |DSP48E1_10 |     6|
|5     |DSP48E1_11 |     6|
|6     |DSP48E1_12 |     6|
|7     |DSP48E1_13 |    12|
|8     |DSP48E1_14 |     6|
|9     |DSP48E1_15 |     6|
|10    |DSP48E1_16 |     6|
|11    |DSP48E1_17 |    36|
|12    |DSP48E1_18 |    12|
|13    |DSP48E1_5  |     9|
|14    |DSP48E1_6  |     3|
|15    |DSP48E1_7  |     3|
|16    |DSP48E1_8  |     6|
|17    |DSP48E1_9  |     6|
|18    |LUT1       | 37251|
|19    |LUT2       | 16197|
|20    |LUT3       |  5233|
|21    |LUT4       | 37098|
|22    |LUT5       |  3447|
|23    |LUT6       |  8343|
|24    |MUXCY      |   993|
|25    |MUXF7      |    18|
|26    |SRL16E     |  1159|
|27    |SRLC32E    |   840|
|28    |XORCY      |   726|
|29    |FDE        |   105|
|30    |FDRE       | 75010|
|31    |FDSE       |   243|
+------+-----------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:04:05 ; elapsed = 00:04:32 . Memory (MB): peak = 2425.840 ; gain = 1403.738 ; free physical = 1676 ; free virtual = 69505
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1335 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:03:23 ; elapsed = 00:03:54 . Memory (MB): peak = 2429.746 ; gain = 374.625 ; free physical = 5087 ; free virtual = 72916
Synthesis Optimization Complete : Time (s): cpu = 00:04:05 ; elapsed = 00:04:33 . Memory (MB): peak = 2429.746 ; gain = 1407.645 ; free physical = 5099 ; free virtual = 72915
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 24690 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/ip/Make_LUT_MET_0/constraints/Make_LUT_MET_ooc.xdc] for cell 'U0'
INFO: [Vivado 12-4761] HD.CLK_SRC property is set on port ap_clk. The net connecting to the port drives either clock PIN or hierarchical black box. Use the create_clock constraint to create a clock on this port prior to setting HD.CLK_SRC.  [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/ip/Make_LUT_MET_0/constraints/Make_LUT_MET_ooc.xdc:6]
Finished Parsing XDC File [/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/ip/Make_LUT_MET_0/constraints/Make_LUT_MET_ooc.xdc] for cell 'U0'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 501 instances were transformed.
  (MUXCY,XORCY) => CARRY4: 345 instances
  FDE => FDRE: 105 instances
  SRLC32E => SRL16E: 51 instances

INFO: [Common 17-83] Releasing license: Synthesis
667 Infos, 233 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:04:41 ; elapsed = 00:05:07 . Memory (MB): peak = 2558.312 ; gain = 1452.707 ; free physical = 5026 ; free virtual = 72843
INFO: [Common 17-1381] The checkpoint '/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.runs/Make_LUT_MET_0_synth_1/Make_LUT_MET_0.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:29 ; elapsed = 00:00:19 . Memory (MB): peak = 2588.328 ; gain = 30.016 ; free physical = 4975 ; free virtual = 72817
write_verilog: Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 2588.328 ; gain = 0.000 ; free physical = 4334 ; free virtual = 72235
write_vhdl: Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2588.328 ; gain = 0.000 ; free physical = 4851 ; free virtual = 72843
INFO: [Coretcl 2-1482] Added synthesis output to IP cache for IP /data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.srcs/sources_1/ip/Make_LUT_MET_0/Make_LUT_MET_0.xci
INFO: [Coretcl 2-1174] Renamed 1394 cell refs.
INFO: [Common 17-1381] The checkpoint '/data/skamat/Github/VivadoHLS/Make_LUT_MET/Bhawna/Vivado/ctp7_hls_demo/ctp7_hls_demo.runs/Make_LUT_MET_0_synth_1/Make_LUT_MET_0.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:29 ; elapsed = 00:00:19 . Memory (MB): peak = 2588.328 ; gain = 0.000 ; free physical = 4830 ; free virtual = 72848
report_utilization: Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2588.328 ; gain = 0.000 ; free physical = 4828 ; free virtual = 72845
write_verilog: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2588.328 ; gain = 0.000 ; free physical = 4766 ; free virtual = 72845
write_vhdl: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 2588.328 ; gain = 0.000 ; free physical = 4686 ; free virtual = 72845
INFO: [Common 17-206] Exiting Vivado at Mon Oct  9 12:05:47 2017...
