STIL 1.0 { Design 2005; }
Header {
   Title "  TetraMAX(R)  O-2018.06-SP1-i20180719_204316 STIL output";
   Date "Thu Jan 27 08:09:24 2022";
   Source "Minimal STIL for design `async_fifo'";
   History {
      Ann {*  Incoming_Date "Mon Jan 24 06:00:42 2022"  *}
      Ann {*  Incoming_Src "DFT Compiler O-2018.06-SP1"  *}
      Ann {*       Collapsed IDDQ Fault Summary Report *}
      Ann {* ----------------------------------------------- *}
      Ann {* fault class                     code   #faults *}
      Ann {* ------------------------------  ----  --------- *}
      Ann {* Detected                         DT       5492 *}
      Ann {*   detected_by_simulation         DS      (5492) *}
      Ann {* Possibly detected                PT          0 *}
      Ann {* Undetectable                     UD        433 *}
      Ann {*   undetectable-tied              UT         (9) *}
      Ann {*   undetectable-redundant         UR       (424) *}
      Ann {* ATPG untestable                  AU        598 *}
      Ann {*   atpg_untestable-not_detected   AN       (598) *}
      Ann {* Not detected                     ND          0 *}
      Ann {* ----------------------------------------------- *}
      Ann {* total faults                              6523 *}
      Ann {* test coverage                            90.18% *}
      Ann {* fault coverage                           84.19% *}
      Ann {* ----------------------------------------------- *}
      Ann {*  *}
      Ann {*            Pattern Summary Report *}
      Ann {* ----------------------------------------------- *}
      Ann {* #internal patterns                          18 *}
      Ann {*     #basic_scan patterns                    18 *}
      Ann {* ----------------------------------------------- *}
      Ann {*  *}
      Ann {* rule  severity  #fails  description *}
      Ann {* ----  --------  ------  --------------------------------- *}
      Ann {* B7    warning       16  undriven module output pin *}
      Ann {* B8    warning       10  unconnected module input pin *}
      Ann {* B9    warning       12  undriven module internal net *}
      Ann {* B10   warning       34  unconnected module internal net *}
      Ann {* S19   warning       23  nonscan cell disturb *}
      Ann {* C3    warning        1  no latch transparency when clocks off *}
      Ann {* V14   warning        4  missing state *}
      Ann {*  *}
      Ann {* clock_name        off  usage *}
      Ann {* ----------------  ---  -------------------------- *}
      Ann {* wrst_n             1   master reset  *}
      Ann {* rrst_n             1   master set reset  *}
      Ann {* wclk               0   shift nonscan_DLAT nonscan_DFF  *}
      Ann {* rclk               0   shift nonscan_DLAT nonscan_DFF  *}
      Ann {* ate_wclk           0   master shift nonscan_DLAT nonscan_DFF  *}
      Ann {* ate_rclk           0   master shift nonscan_DLAT nonscan_DFF  *}
      Ann {*  *}
      Ann {* port_name         constraint_value *}
      Ann {* ----------------  --------------- *}
      Ann {* wen                 1 *}
      Ann {* wptr_clr            0 *}
      Ann {* ren                 1 *}
      Ann {* rptr_clr            0 *}
      Ann {* atpg_mode           1 *}
      Ann {* test_mode           0 *}
      Ann {* occ_rst             0 *}
      Ann {* occ_mode            1 *}
      Ann {* pll_bypass          1 *}
      Ann {* test_mode1          0 *}
      Ann {*  *}
      Ann {* There are no equivalent pins *}
      Ann {* There are no net connections *}
      Ann {* top_module_name = async_fifo *}
      Ann {* Unified STIL Flow *}
      Ann {* serial_flag = 0 *}
   }
}
Signals {
   "wclk" In; "wrst_n" In; "wen" In; "wptr_clr" In; "wdata[7]" In; "wdata[6]" In;
   "wdata[5]" In; "wdata[4]" In; "wdata[3]" In; "wdata[2]" In; "wdata[1]" In; "wdata[0]" In;
   "rclk" In; "rrst_n" In; "ren" In; "rptr_clr" In; "near_full_mrgn[4]" In; "near_full_mrgn[3]" In;
   "near_full_mrgn[2]" In; "near_full_mrgn[1]" In; "near_full_mrgn[0]" In; "near_empty_mrgn[4]" In;
   "near_empty_mrgn[3]" In; "near_empty_mrgn[2]" In; "near_empty_mrgn[1]" In; 
   "near_empty_mrgn[0]" In; "test_si" In { ScanIn; } "test_se" In; "atpg_mode" In;
   "test_mode" In; "ate_wclk" In; "ate_rclk" In; "occ_rst" In; "occ_mode" In; "pll_bypass" In;
   "test_mode1" In; "test_si_1" In { ScanIn; } "test_si_2" In { ScanIn; } "test_si_3" In
   { ScanIn; } "rdata[7]" Out; "rdata[6]" Out; "rdata[5]" Out; "rdata[4]" Out; "rdata[3]" Out;
   "rdata[2]" Out; "rdata[1]" Out; "rdata[0]" Out; "full" Out; "empty" Out; "near_full" Out;
   "near_empty" Out; "over_flow" Out; "under_flow" Out; "test_so" Out { ScanOut; }
   "test_so_1" Out { ScanOut; } "test_so_2" Out { ScanOut; } "test_so_3" Out { ScanOut;
   }
}
SignalGroups {
   "_pi" = '"atpg_mode" + "near_empty_mrgn[0]" + "near_empty_mrgn[1]" +
   "near_empty_mrgn[2]" + "near_empty_mrgn[3]" + "near_empty_mrgn[4]" +
   "near_full_mrgn[0]" + "near_full_mrgn[1]" + "near_full_mrgn[2]" +
   "near_full_mrgn[3]" + "near_full_mrgn[4]" + "rclk" + "ren" + "rptr_clr" +
   "rrst_n" + "test_mode" + "test_se" + "test_si" + "wclk" + "wdata[0]" +
   "wdata[1]" + "wdata[2]" + "wdata[3]" + "wdata[4]" + "wdata[5]" + "wdata[6]" +
   "wdata[7]" + "wen" + "wptr_clr" + "wrst_n" + "ate_wclk" + "ate_rclk" +
   "occ_rst" + "occ_mode" + "pll_bypass" + "test_mode1" + "test_si_1" +
   "test_si_2" + "test_si_3"'; // #signals=39
   "_in" = '"wclk" + "wrst_n" + "wen" + "wptr_clr" + "wdata[7]" + "wdata[6]" +
   "wdata[5]" + "wdata[4]" + "wdata[3]" + "wdata[2]" + "wdata[1]" + "wdata[0]" +
   "rclk" + "rrst_n" + "ren" + "rptr_clr" + "near_full_mrgn[4]" +
   "near_full_mrgn[3]" + "near_full_mrgn[2]" + "near_full_mrgn[1]" +
   "near_full_mrgn[0]" + "near_empty_mrgn[4]" + "near_empty_mrgn[3]" +
   "near_empty_mrgn[2]" + "near_empty_mrgn[1]" + "near_empty_mrgn[0]" +
   "test_si" + "test_se" + "atpg_mode" + "test_mode" + "ate_wclk" + "ate_rclk" +
   "occ_rst" + "occ_mode" + "pll_bypass" + "test_mode1" + "test_si_1" +
   "test_si_2" + "test_si_3"'; // #signals=39
   "all_inputs" = '"atpg_mode" + "near_empty_mrgn[0]" + "near_empty_mrgn[1]" +
   "near_empty_mrgn[2]" + "near_empty_mrgn[3]" + "near_empty_mrgn[4]" +
   "near_full_mrgn[0]" + "near_full_mrgn[1]" + "near_full_mrgn[2]" +
   "near_full_mrgn[3]" + "near_full_mrgn[4]" + "rclk" + "ren" + "rptr_clr" +
   "rrst_n" + "test_mode" + "test_se" + "test_si" + "wclk" + "wdata[0]" +
   "wdata[1]" + "wdata[2]" + "wdata[3]" + "wdata[4]" + "wdata[5]" + "wdata[6]" +
   "wdata[7]" + "wen" + "wptr_clr" + "wrst_n" + "ate_wclk" + "ate_rclk" +
   "occ_rst" + "occ_mode" + "pll_bypass" + "test_mode1" + "test_si_1" +
   "test_si_2" + "test_si_3"'; // #signals=39
   "_po" = '"empty" + "full" + "near_empty" + "near_full" + "over_flow" +
   "rdata[0]" + "rdata[1]" + "rdata[2]" + "rdata[3]" + "rdata[4]" + "rdata[5]" +
   "rdata[6]" + "rdata[7]" + "test_so" + "under_flow" + "test_so_1" +
   "test_so_2" + "test_so_3"'; // #signals=18
   "_si" = '"test_si" + "test_si_1" + "test_si_2" + "test_si_3"' { ScanIn; } // #signals=4
   "all_outputs" = '"empty" + "full" + "near_empty" + "near_full" + "over_flow" +
   "rdata[0]" + "rdata[1]" + "rdata[2]" + "rdata[3]" + "rdata[4]" + "rdata[5]" +
   "rdata[6]" + "rdata[7]" + "test_so" + "under_flow" + "test_so_1" +
   "test_so_2" + "test_so_3"'; // #signals=18
   "all_ports" = '"all_inputs" + "all_outputs"'; // #signals=57
   "_clk" = '"rclk" + "rrst_n" + "wclk" + "wrst_n" + "ate_wclk" + "ate_rclk"'; // #signals=6
   "_so" = '"test_so" + "test_so_1" + "test_so_2" + "test_so_3"' { ScanOut; } // #signals=4
   "_out" = '"rdata[7]" + "rdata[6]" + "rdata[5]" + "rdata[4]" + "rdata[3]" +
   "rdata[2]" + "rdata[1]" + "rdata[0]" + "full" + "empty" + "near_full" +
   "near_empty" + "over_flow" + "under_flow" + "test_so" + "test_so_1" +
   "test_so_2" + "test_so_3"'; // #signals=18
}
Timing {
   WaveformTable "_allclock_launch_capture_WFT_" {
      Period '100ns';
      Waveforms {
         "all_inputs" { 0 { '0ns' D; } }
         "all_inputs" { 1 { '0ns' U; } }
         "all_inputs" { Z { '0ns' Z; } }
         "all_inputs" { N { '0ns' N; } }
         "all_outputs" { X { '0ns' X; '40ns' X; } }
         "all_outputs" { H { '0ns' X; '40ns' H; } }
         "all_outputs" { L { '0ns' X; '40ns' L; } }
         "all_outputs" { T { '0ns' X; '40ns' T; } }
         "wclk" { P { '0ns' D; '45ns' U; '55ns' D; } }
         "rclk" { P { '0ns' D; '45ns' U; '55ns' D; } }
         "ate_wclk" { P { '0ns' D; '45ns' U; '55ns' D; } }
         "ate_rclk" { P { '0ns' D; '45ns' U; '55ns' D; } }
         "wrst_n" { P { '0ns' U; '45ns' D; '55ns' U; } }
         "rrst_n" { P { '0ns' U; '45ns' D; '55ns' U; } }
      }
   }
   WaveformTable "_multiclock_capture_WFT_" {
      Period '100ns';
      Waveforms {
         "all_inputs" { 0 { '0ns' D; } }
         "all_inputs" { 1 { '0ns' U; } }
         "all_inputs" { Z { '0ns' Z; } }
         "all_inputs" { N { '0ns' N; } }
         "all_outputs" { X { '0ns' X; '40ns' X; } }
         "all_outputs" { H { '0ns' X; '40ns' H; } }
         "all_outputs" { L { '0ns' X; '40ns' L; } }
         "all_outputs" { T { '0ns' X; '40ns' T; } }
         "wclk" { P { '0ns' D; '45ns' U; '55ns' D; } }
         "rclk" { P { '0ns' D; '45ns' U; '55ns' D; } }
         "ate_wclk" { P { '0ns' D; '45ns' U; '55ns' D; } }
         "ate_rclk" { P { '0ns' D; '45ns' U; '55ns' D; } }
         "wrst_n" { P { '0ns' U; '45ns' D; '55ns' U; } }
         "rrst_n" { P { '0ns' U; '45ns' D; '55ns' U; } }
      }
   }
   WaveformTable "_allclock_launch_WFT_" {
      Period '100ns';
      Waveforms {
         "all_inputs" { 0 { '0ns' D; } }
         "all_inputs" { 1 { '0ns' U; } }
         "all_inputs" { Z { '0ns' Z; } }
         "all_inputs" { N { '0ns' N; } }
         "all_outputs" { X { '0ns' X; '40ns' X; } }
         "all_outputs" { H { '0ns' X; '40ns' H; } }
         "all_outputs" { L { '0ns' X; '40ns' L; } }
         "all_outputs" { T { '0ns' X; '40ns' T; } }
         "wclk" { P { '0ns' D; '45ns' U; '55ns' D; } }
         "rclk" { P { '0ns' D; '45ns' U; '55ns' D; } }
         "ate_wclk" { P { '0ns' D; '45ns' U; '55ns' D; } }
         "ate_rclk" { P { '0ns' D; '45ns' U; '55ns' D; } }
         "wrst_n" { P { '0ns' U; '45ns' D; '55ns' U; } }
         "rrst_n" { P { '0ns' U; '45ns' D; '55ns' U; } }
      }
   }
   WaveformTable "_allclock_capture_WFT_" {
      Period '100ns';
      Waveforms {
         "all_inputs" { 0 { '0ns' D; } }
         "all_inputs" { 1 { '0ns' U; } }
         "all_inputs" { Z { '0ns' Z; } }
         "all_inputs" { N { '0ns' N; } }
         "all_outputs" { X { '0ns' X; '40ns' X; } }
         "all_outputs" { H { '0ns' X; '40ns' H; } }
         "all_outputs" { L { '0ns' X; '40ns' L; } }
         "all_outputs" { T { '0ns' X; '40ns' T; } }
         "wclk" { P { '0ns' D; '45ns' U; '55ns' D; } }
         "rclk" { P { '0ns' D; '45ns' U; '55ns' D; } }
         "ate_wclk" { P { '0ns' D; '45ns' U; '55ns' D; } }
         "ate_rclk" { P { '0ns' D; '45ns' U; '55ns' D; } }
         "wrst_n" { P { '0ns' U; '45ns' D; '55ns' U; } }
         "rrst_n" { P { '0ns' U; '45ns' D; '55ns' U; } }
      }
   }
   WaveformTable "_default_WFT_" {
      Period '100ns';
      Waveforms {
         "all_inputs" { 0 { '0ns' D; } }
         "all_inputs" { 1 { '0ns' U; } }
         "all_inputs" { Z { '0ns' Z; } }
         "all_inputs" { N { '0ns' N; } }
         "wrst_n" { P { '0ns' U; '45ns' D; '55ns' U; } }
         "rrst_n" { P { '0ns' U; '45ns' D; '55ns' U; } }
         "wclk" { P { '0ns' D; '45ns' U; '55ns' D; } }
         "rclk" { P { '0ns' D; '45ns' U; '55ns' D; } }
         "ate_wclk" { P { '0ns' D; '45ns' U; '55ns' D; } }
         "ate_rclk" { P { '0ns' D; '45ns' U; '55ns' D; } }
         "all_outputs" { X { '0ns' X; '40ns' X; } }
         "all_outputs" { H { '0ns' X; '40ns' H; } }
         "all_outputs" { L { '0ns' X; '40ns' L; } }
         "all_outputs" { T { '0ns' X; '40ns' T; } }
      }
   }
}
ScanStructures {
   ScanChain "1" {
      ScanLength 8;
      ScanIn "test_si";
      ScanOut "test_so";
      ScanInversion 0;
      ScanCells "async_fifo.snps_clk_chain_0.U_shftreg_0_ff_7_q_reg.D" 
      "async_fifo.snps_clk_chain_0.U_shftreg_0_ff_6_q_reg.D" 
      "async_fifo.snps_clk_chain_0.U_shftreg_0_ff_5_q_reg.D" 
      "async_fifo.snps_clk_chain_0.U_shftreg_0_ff_4_q_reg.D" 
      "async_fifo.snps_clk_chain_0.U_shftreg_0_ff_3_q_reg.D" 
      "async_fifo.snps_clk_chain_0.U_shftreg_0_ff_2_q_reg.D" 
      "async_fifo.snps_clk_chain_0.U_shftreg_0_ff_1_q_reg.D" 
      "async_fifo.snps_clk_chain_0.U_shftreg_0_ff_0_q_reg.D" ;
      ScanMasterClock "ate_wclk" ;
   }
   ScanChain "2" {
      ScanLength 8;
      ScanIn "test_si_1";
      ScanOut "test_so_1";
      ScanInversion 0;
      ScanCells "async_fifo.snps_clk_chain_1.U_shftreg_0_ff_7_q_reg.D" 
      "async_fifo.snps_clk_chain_1.U_shftreg_0_ff_6_q_reg.D" 
      "async_fifo.snps_clk_chain_1.U_shftreg_0_ff_5_q_reg.D" 
      "async_fifo.snps_clk_chain_1.U_shftreg_0_ff_4_q_reg.D" 
      "async_fifo.snps_clk_chain_1.U_shftreg_0_ff_3_q_reg.D" 
      "async_fifo.snps_clk_chain_1.U_shftreg_0_ff_2_q_reg.D" 
      "async_fifo.snps_clk_chain_1.U_shftreg_0_ff_1_q_reg.D" 
      "async_fifo.snps_clk_chain_1.U_shftreg_0_ff_0_q_reg.D" ;
      ScanMasterClock "ate_rclk" ;
   }
   ScanChain "3" {
      ScanLength 153;
      ScanIn "test_si_2";
      ScanOut "test_so_2";
      ScanInversion 0;
      ScanCells "async_fifo.sync_r2w.temp_reg_0_.SD" "async_fifo.sync_r2w.sync_out_reg_0_.D" 
      "async_fifo.sync_r2w.temp_reg_1_.SD" "async_fifo.sync_r2w.sync_out_reg_1_.D" 
      "async_fifo.sync_r2w.temp_reg_2_.SD" "async_fifo.sync_r2w.sync_out_reg_2_.D" 
      "async_fifo.R_0.SD" "async_fifo.R_1.SD" "async_fifo.R_2.SD" 
      "async_fifo.fifo_mem.mem_reg_0__0_.SD" "async_fifo.fifo_mem.mem_reg_0__1_.SD" 
      "async_fifo.fifo_mem.mem_reg_0__2_.SD" "async_fifo.fifo_mem.mem_reg_0__3_.SD" 
      "async_fifo.fifo_mem.mem_reg_0__4_.SD" "async_fifo.fifo_mem.mem_reg_0__5_.SD" 
      "async_fifo.fifo_mem.mem_reg_0__6_.SD" "async_fifo.fifo_mem.mem_reg_0__7_.SD" 
      "async_fifo.fifo_mem.mem_reg_1__0_.SD" "async_fifo.fifo_mem.mem_reg_1__1_.SD" 
      "async_fifo.fifo_mem.mem_reg_1__2_.SD" "async_fifo.fifo_mem.mem_reg_1__3_.SD" 
      "async_fifo.fifo_mem.mem_reg_1__4_.SD" "async_fifo.fifo_mem.mem_reg_1__5_.SD" 
      "async_fifo.fifo_mem.mem_reg_1__6_.SD" "async_fifo.fifo_mem.mem_reg_1__7_.SD" 
      "async_fifo.fifo_mem.mem_reg_2__0_.SD" "async_fifo.fifo_mem.mem_reg_2__1_.SD" 
      "async_fifo.fifo_mem.mem_reg_2__2_.SD" "async_fifo.fifo_mem.mem_reg_2__3_.SD" 
      "async_fifo.fifo_mem.mem_reg_2__4_.SD" "async_fifo.fifo_mem.mem_reg_2__5_.SD" 
      "async_fifo.fifo_mem.mem_reg_2__6_.SD" "async_fifo.fifo_mem.mem_reg_2__7_.SD" 
      "async_fifo.fifo_mem.mem_reg_3__0_.SD" "async_fifo.fifo_mem.mem_reg_3__1_.SD" 
      "async_fifo.fifo_mem.mem_reg_3__2_.SD" "async_fifo.fifo_mem.mem_reg_3__3_.SD" 
      "async_fifo.fifo_mem.mem_reg_3__4_.SD" "async_fifo.fifo_mem.mem_reg_3__5_.SD" 
      "async_fifo.fifo_mem.mem_reg_3__6_.SD" "async_fifo.fifo_mem.mem_reg_3__7_.SD" 
      "async_fifo.fifo_mem.mem_reg_4__0_.SD" "async_fifo.fifo_mem.mem_reg_4__1_.SD" 
      "async_fifo.fifo_mem.mem_reg_4__2_.SD" "async_fifo.fifo_mem.mem_reg_4__3_.SD" 
      "async_fifo.fifo_mem.mem_reg_4__4_.SD" "async_fifo.fifo_mem.mem_reg_4__5_.SD" 
      "async_fifo.fifo_mem.mem_reg_4__6_.SD" "async_fifo.fifo_mem.mem_reg_4__7_.SD" 
      "async_fifo.fifo_mem.mem_reg_5__0_.SD" "async_fifo.fifo_mem.mem_reg_5__1_.SD" 
      "async_fifo.fifo_mem.mem_reg_5__2_.SD" "async_fifo.fifo_mem.mem_reg_5__3_.SD" 
      "async_fifo.fifo_mem.mem_reg_5__4_.SD" "async_fifo.fifo_mem.mem_reg_5__5_.SD" 
      "async_fifo.fifo_mem.mem_reg_5__6_.SD" "async_fifo.fifo_mem.mem_reg_5__7_.SD" 
      "async_fifo.fifo_mem.mem_reg_6__0_.SD" "async_fifo.fifo_mem.mem_reg_6__1_.SD" 
      "async_fifo.fifo_mem.mem_reg_6__2_.SD" "async_fifo.fifo_mem.mem_reg_6__3_.SD" 
      "async_fifo.fifo_mem.mem_reg_6__4_.SD" "async_fifo.fifo_mem.mem_reg_6__5_.SD" 
      "async_fifo.fifo_mem.mem_reg_6__6_.SD" "async_fifo.fifo_mem.mem_reg_6__7_.SD" 
      "async_fifo.fifo_mem.mem_reg_7__0_.SD" "async_fifo.fifo_mem.mem_reg_7__1_.SD" 
      "async_fifo.fifo_mem.mem_reg_7__2_.SD" "async_fifo.fifo_mem.mem_reg_7__3_.SD" 
      "async_fifo.fifo_mem.mem_reg_7__4_.SD" "async_fifo.fifo_mem.mem_reg_7__5_.SD" 
      "async_fifo.fifo_mem.mem_reg_7__6_.SD" "async_fifo.fifo_mem.mem_reg_7__7_.SD" 
      "async_fifo.fifo_mem.mem_reg_8__0_.SD" "async_fifo.fifo_mem.mem_reg_8__1_.SD" 
      "async_fifo.fifo_mem.mem_reg_8__2_.SD" "async_fifo.fifo_mem.mem_reg_8__3_.SD" 
      "async_fifo.fifo_mem.mem_reg_8__4_.SD" "async_fifo.fifo_mem.mem_reg_8__5_.SD" 
      "async_fifo.fifo_mem.mem_reg_8__6_.SD" "async_fifo.fifo_mem.mem_reg_8__7_.SD" 
      "async_fifo.fifo_mem.mem_reg_9__0_.SD" "async_fifo.fifo_mem.mem_reg_9__1_.SD" 
      "async_fifo.fifo_mem.mem_reg_9__2_.SD" "async_fifo.fifo_mem.mem_reg_9__3_.SD" 
      "async_fifo.fifo_mem.mem_reg_9__4_.SD" "async_fifo.fifo_mem.mem_reg_9__5_.SD" 
      "async_fifo.fifo_mem.mem_reg_9__6_.SD" "async_fifo.fifo_mem.mem_reg_9__7_.SD" 
      "async_fifo.fifo_mem.mem_reg_10__0_.SD" "async_fifo.fifo_mem.mem_reg_10__1_.SD" 
      "async_fifo.fifo_mem.mem_reg_10__2_.SD" "async_fifo.fifo_mem.mem_reg_10__3_.SD" 
      "async_fifo.fifo_mem.mem_reg_10__4_.SD" "async_fifo.fifo_mem.mem_reg_10__5_.SD" 
      "async_fifo.fifo_mem.mem_reg_10__6_.SD" "async_fifo.fifo_mem.mem_reg_10__7_.SD" 
      "async_fifo.fifo_mem.mem_reg_11__0_.SD" "async_fifo.fifo_mem.mem_reg_11__1_.SD" 
      "async_fifo.fifo_mem.mem_reg_11__2_.SD" "async_fifo.fifo_mem.mem_reg_11__3_.SD" 
      "async_fifo.fifo_mem.mem_reg_11__4_.SD" "async_fifo.fifo_mem.mem_reg_11__5_.SD" 
      "async_fifo.fifo_mem.mem_reg_11__6_.SD" "async_fifo.fifo_mem.mem_reg_11__7_.SD" 
      "async_fifo.fifo_mem.mem_reg_12__0_.SD" "async_fifo.fifo_mem.mem_reg_12__1_.SD" 
      "async_fifo.fifo_mem.mem_reg_12__2_.SD" "async_fifo.fifo_mem.mem_reg_12__3_.SD" 
      "async_fifo.fifo_mem.mem_reg_12__4_.SD" "async_fifo.fifo_mem.mem_reg_12__5_.SD" 
      "async_fifo.fifo_mem.mem_reg_12__6_.SD" "async_fifo.fifo_mem.mem_reg_12__7_.SD" 
      "async_fifo.fifo_mem.mem_reg_13__0_.SD" "async_fifo.fifo_mem.mem_reg_13__1_.SD" 
      "async_fifo.fifo_mem.mem_reg_13__2_.SD" "async_fifo.fifo_mem.mem_reg_13__3_.SD" 
      "async_fifo.fifo_mem.mem_reg_13__4_.SD" "async_fifo.fifo_mem.mem_reg_13__5_.SD" 
      "async_fifo.fifo_mem.mem_reg_13__6_.SD" "async_fifo.fifo_mem.mem_reg_13__7_.SD" 
      "async_fifo.fifo_mem.mem_reg_14__0_.SD" "async_fifo.fifo_mem.mem_reg_14__1_.SD" 
      "async_fifo.fifo_mem.mem_reg_14__2_.SD" "async_fifo.fifo_mem.mem_reg_14__3_.SD" 
      "async_fifo.fifo_mem.mem_reg_14__4_.SD" "async_fifo.fifo_mem.mem_reg_14__5_.SD" 
      "async_fifo.fifo_mem.mem_reg_14__6_.SD" "async_fifo.fifo_mem.mem_reg_14__7_.SD" 
      "async_fifo.fifo_mem.mem_reg_15__0_.SD" "async_fifo.fifo_mem.mem_reg_15__1_.SD" 
      "async_fifo.fifo_mem.mem_reg_15__2_.SD" "async_fifo.fifo_mem.mem_reg_15__3_.SD" 
      "async_fifo.fifo_mem.mem_reg_15__4_.SD" "async_fifo.fifo_mem.mem_reg_15__5_.SD" 
      "async_fifo.fifo_mem.mem_reg_15__6_.SD" "async_fifo.fifo_mem.mem_reg_15__7_.SD" 
      "async_fifo.sync_r2w.temp_reg_3_.SD" "async_fifo.sync_r2w.temp_reg_4_.SD" 
      "async_fifo.sync_rst_w.dff1_reg.SD" "async_fifo.sync_rst_w.dff2_reg.SD" 
      "async_fifo.wptr_full_full_reg.SD" "async_fifo.wptr_full_near_full_reg.SD" 
      "async_fifo.wptr_full_over_flow_reg.SD" "async_fifo.wptr_full_wbin_reg_0_.SD" 
      "async_fifo.wptr_full_wbin_reg_1_.SD" "async_fifo.wptr_full_wbin_reg_2_.SD" 
      "async_fifo.wptr_full_wbin_reg_3_.SD" "async_fifo.wptr_full_wbin_reg_4_.SD" 
      "async_fifo.wptr_full_wptr_reg_0_.SD" "async_fifo.wptr_full_wptr_reg_1_.SD" 
      "async_fifo.wptr_full_wptr_reg_2_.SD" "async_fifo.wptr_full_wptr_reg_3_.SD" ;
      ScanMasterClock "ate_wclk" ;
   }
   ScanChain "4" {
      ScanLength 24;
      ScanIn "test_si_3";
      ScanOut "test_so_3";
      ScanInversion 0;
      ScanCells "async_fifo.sync_w2r.temp_reg_0_.SD" "async_fifo.sync_w2r.sync_out_reg_0_.D" 
      "async_fifo.sync_w2r.temp_reg_1_.SD" "async_fifo.sync_w2r.sync_out_reg_1_.D" 
      "async_fifo.sync_w2r.temp_reg_2_.SD" "async_fifo.sync_w2r.sync_out_reg_2_.D" 
      "async_fifo.sync_w2r.temp_reg_3_.SD" "async_fifo.sync_w2r.sync_out_reg_3_.D" 
      "async_fifo.sync_w2r.temp_reg_4_.SD" "async_fifo.sync_w2r.sync_out_reg_4_.D" 
      "async_fifo.rptr_empty_empty_reg.SD" "async_fifo.rptr_empty_near_empty_reg.SD" 
      "async_fifo.rptr_empty_rbin_reg_0_.SD" "async_fifo.rptr_empty_rbin_reg_1_.SD" 
      "async_fifo.rptr_empty_rbin_reg_2_.SD" "async_fifo.rptr_empty_rbin_reg_3_.SD" 
      "async_fifo.rptr_empty_rbin_reg_4_.SD" "async_fifo.rptr_empty_rptr_reg_0_.SD" 
      "async_fifo.rptr_empty_rptr_reg_1_.SD" "async_fifo.rptr_empty_rptr_reg_2_.SD" 
      "async_fifo.rptr_empty_rptr_reg_3_.SD" "async_fifo.rptr_empty_under_flow_reg.SD" 
      "async_fifo.sync_rst_r.dff1_reg.SD" "async_fifo.sync_rst_r.dff2_reg.SD" ;
      ScanMasterClock "ate_rclk" ;
   }
}
PatternBurst "TM1_occ_bypass" {
   MacroDefs "TM1_occ_bypass";
   Procedures "TM1_occ_bypass";
   PatList { "_pattern_" {
   }
}}
PatternExec "TM1_occ_bypass" {
   PatternBurst "TM1_occ_bypass";
}
Procedures "TM1_occ_bypass" {
   "multiclock_capture" {
      W "_multiclock_capture_WFT_";
      C { "all_inputs"=1\r10 N 0NN100N0\r10 N 1000110NNN; "all_outputs"=\r18 X ; }
      F { "wen"=1; "wptr_clr"=0; "ren"=1; "rptr_clr"=0; "atpg_mode"=1; "test_mode"=0; "occ_rst"=0; "occ_mode"=1; 
          "pll_bypass"=1; "test_mode1"=0; }
      V { "_pi"=\r39 # ; "_po"=\r18 # ; }
   }
   "allclock_capture" {
      W "_allclock_capture_WFT_";
      C { "all_inputs"=1\r10 N 0NN100N0\r10 N 1000110NNN; "all_outputs"=\r18 X ; }
      F { "wen"=1; "wptr_clr"=0; "ren"=1; "rptr_clr"=0; "atpg_mode"=1; "test_mode"=0; "occ_rst"=0; "occ_mode"=1; 
          "pll_bypass"=1; "test_mode1"=0; }
      V { "_pi"=\r39 # ; "_po"=\r18 # ; }
   }
   "allclock_launch" {
      W "_allclock_launch_WFT_";
      C { "all_inputs"=1\r10 N 0NN100N0\r10 N 1000110NNN; "all_outputs"=\r18 X ; }
      F { "wen"=1; "wptr_clr"=0; "ren"=1; "rptr_clr"=0; "atpg_mode"=1; "test_mode"=0; "occ_rst"=0; "occ_mode"=1; 
          "pll_bypass"=1; "test_mode1"=0; }
      V { "_pi"=\r39 # ; "_po"=\r18 # ; }
   }
   "allclock_launch_capture" {
      W "_allclock_launch_capture_WFT_";
      C { "all_inputs"=1\r10 N 0NN100N0\r10 N 1000110NNN; "all_outputs"=\r18 X ; }
      F { "wen"=1; "wptr_clr"=0; "ren"=1; "rptr_clr"=0; "atpg_mode"=1; "test_mode"=0; "occ_rst"=0; "occ_mode"=1; 
          "pll_bypass"=1; "test_mode1"=0; }
      V { "_pi"=\r39 # ; "_po"=\r18 # ; }
   }
   "load_unload" {
      W "_default_WFT_";
      C { "atpg_mode"=1; "near_empty_mrgn[0]"=N; "near_empty_mrgn[1]"=N; "near_empty_mrgn[2]"=N; 
         "near_empty_mrgn[3]"=N; "near_empty_mrgn[4]"=N; "near_full_mrgn[0]"=N; "near_full_mrgn[1]"=N; 
         "near_full_mrgn[2]"=N; "near_full_mrgn[3]"=N; "near_full_mrgn[4]"=N; "rclk"=0; 
         "ren"=N; "rptr_clr"=N; "rrst_n"=1; "test_mode"=0; "test_se"=0; "test_si"=N; "wclk"=0; "wdata[0]"=N; 
         "wdata[1]"=N; "wdata[2]"=N; "wdata[3]"=N; "wdata[4]"=N; "wdata[5]"=N; "wdata[6]"=N; "wdata[7]"=N; 
         "wen"=N; "wptr_clr"=N; "wrst_n"=1; "empty"=X; "full"=X; "near_empty"=X; "near_full"=X; "over_flow"=X; 
         "rdata[0]"=X; "rdata[1]"=X; "rdata[2]"=X; "rdata[3]"=X; "rdata[4]"=X; "rdata[5]"=X; "rdata[6]"=X; 
         "rdata[7]"=X; "test_so"=X; "under_flow"=X; "ate_wclk"=0; "ate_rclk"=0; "occ_rst"=0; "occ_mode"=1; 
         "pll_bypass"=1; "test_mode1"=0; "test_si_1"=N; "test_so_1"=X; "test_si_2"=N; "test_so_2"=X; 
         "test_si_3"=N; "test_so_3"=X; }
      "TM1_occ_bypass_pre_shift": V { "test_se"=1; }
      Shift {          W "_default_WFT_";
         V { "_clk"=P1P1PP; "_si"=####; "_so"=####; }
      }
   }
   "iddq_capture" {
      W "_default_WFT_";
      C { "_po"=\r18 X ; }
      F { "wen"=1; "wptr_clr"=0; "ren"=1; "rptr_clr"=0; "atpg_mode"=1; "test_mode"=0; "occ_rst"=0; "occ_mode"=1; 
          "pll_bypass"=1; "test_mode1"=0; }
      "forcePI": V { "_pi"=\r39 # ; }
      IddqTestPoint;
      "measurePO measureIDDQ": V { "_po"=\r18 # ; }
   }
}
MacroDefs "TM1_occ_bypass" {
   "test_setup" {
      W "_default_WFT_";
      C { "all_inputs"=\r39 N ; "all_outputs"=\r18 X ; }
      V { "atpg_mode"=1; "rclk"=0; "rrst_n"=1; "test_mode"=0; "wclk"=0; "wrst_n"=1; "ate_wclk"=0; "ate_rclk"=0; 
         "occ_mode"=1; "test_mode1"=0; }
      V { "test_se"=0; "occ_rst"=0; "pll_bypass"=1; "wen"=1; "wptr_clr"=0; "ren"=1; "rptr_clr"=0; }
   }
}
Pattern "_pattern_" {
   W "_multiclock_capture_WFT_";
   "precondition all Signals": C { "_pi"=\r39 0 ; "_po"=\r18 X ; }
   Macro "test_setup";
   Ann {* chain_test *}
   "pattern 0": Call "load_unload" { 
      "test_si"=00110011; "test_si_1"=00110011; "test_si_2"=001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110; 
      "test_si_3"=001100110011001100110011; }
   Call "iddq_capture" { 
      "_pi"=110001010000101010010101011101000110001; "_po"=LHLHLHHLLHHLLLHLLL; }
   "pattern 1": Call "load_unload" { 
      "test_so"=LLHHLLHH; "test_so_1"=LLHHLLHH; "test_so_2"=LLHHLLHHLLHHLLHHLLHHLLHHLLHHLLHHLLHHLLHHLLHHLLHHLLHHLLHHLLHHLLHHLLHHLLHHLLHHLLHHLLHHLLHHLLHHLLHHLLHHLLHHLLHHLLHHLLHHLLHHLLHHLLHHLLHHLLHHLLHHLLHHLLHHLLHHL; 
      "test_so_3"=LLHHLLHHLLHHLLHHLLHHLLHH; "test_si"=00000000; "test_si_1"=00010010; 
      "test_si_2"=101100111010101101101011000101110011100101101111001010100001101101011110000001001000011110100001111110001000101000010001001111000000110010011001011110000; 
      "test_si_3"=010000110011100100110001; }
   Call "iddq_capture" { 
      "_pi"=111011100100101011010111101101000110110; "_po"=LLHHLHLLLHLLLLLLHL; }
   "pattern 2": Call "load_unload" { 
      "test_so"=LLLLLLLL; "test_so_1"=LLLHLLHL; "test_so_2"=HLHHLLHHHLHLHLHHLHHLHLHHLLLHLHHHLLHHHLLHLHHLHHHHLLHLHLHLLLLHHLHHLHLHHHHLLLLLLHLLHLLLLHHHHLHLLLLHHHHHHLLLHLLLHLHLLLLHLLLHLLHHHHLLLLLLHHLLHLLHHLLHLHHHHLLLL; 
      "test_so_3"=LHLLLLHHLLHHHLLHLLHHLLLH; "test_si"=11111111; "test_si_1"=11001101; 
      "test_si_2"=010010001101110010000100111010001100110010000000110001011101110111100001111111111100100011001100110001010110010011001100110111111101001001101110110000101; 
      "test_si_3"=111011011010100001100110; }
   Call "iddq_capture" { 
      "_pi"=101100000000101001001010000101000110100; "_po"=LHHLHHLHHHLHHHHHLH; }
   "pattern 3": Call "load_unload" { 
      "test_so"=HHHHHHHH; "test_so_1"=HHLLHHLH; "test_so_2"=LHLLHLLLHHLHHHLLHLLLLHLLHHHLHLLLHHLLHHLLHLLLLLLLHHLLLHLHHHLHHHLHHHHLLLLHHHHHHHHHHHLLHLLLHHLLHHLLHHLLLHLHLHHLLHLLHHLLHHLLHHLHHHHHHHLHLLHLLHHLHHHLHHLLLLHLH; 
      "test_so_3"=HHHLHHLHHLHLHLLLLHHLLHHL; "test_si"=11110001; "test_si_1"=00000000; 
      "test_si_2"=011101000000100100101011011100000110111111111111100100110000010000000001111000001000000000100101000101011111111100011101010001101011111010101000011000110; 
      "test_si_3"=101001101100100110001111; }
   Call "iddq_capture" { 
      "_pi"=110010111110101011010100111101000110011; "_po"=LLHLLHHHHHHHHHHLLH; }
   "pattern 4": Call "load_unload" { 
      "test_so"=HHHHLLLH; "test_so_1"=LLLLLLLL; "test_so_2"=LHHHLHLLLLLLHLLHLLHLHLHHLHHHLLLLLHHLHHHHHHHHHHHHHLLHLLHHLLLLLHLLLLLLLLLHHHHLLLLLHLLLLLLLLLHLLHLHLLLHLHLHHHHHHHHHLLLHHHLHLHLLLHHLHLHHHHHLHLHLHLLLLHHLLLHHL; 
      "test_so_3"=HLHLLHHLHHLLHLLHHLLLHHHH; "test_si"=10110001; "test_si_1"=00100101; 
      "test_si_2"=111101001100111111111011011001101111111100000011011100010111001111111011111011111000000000000110111011100110110110111111111100110101100100010100110110000; 
      "test_si_3"=001001000101101100011010; }
   Call "iddq_capture" { 
      "_pi"=110010111010101010000000011101000110101; "_po"=LLHLHLHHHLHHHHHLHL; }
   "pattern 5": Call "load_unload" { 
      "test_so"=HLHHLLLH; "test_so_1"=LLHLLHLH; "test_so_2"=HHHHLHLLHHLLHHHHHHHHHLHHLHHLLHHLHHHHHHHHLLLLLLHHLHHHLLLHLHHHLLHHHHHHHLHHHHHLHHHHHLLLLLLLLLLLLHHLHHHLHHHLLHHLHHLHHLHHHHHHHHHHLLHHLHLHHLLHLLLHLHLLHHLHHLLLL; 
      "test_so_3"=LLHLLHLLLHLHHLHHLLLHHLHL; "test_si"=11100010; "test_si_1"=00001111; 
      "test_si_2"=000100011010110000111101100000001000001111011100010100101111010000011101011011101100111001001000011111011000111010001011010100001100011111101100101100000; 
      "test_si_3"=110110011000011101001101; }
   Call "iddq_capture" { 
      "_pi"=100101111110101010010000110101000110011; "_po"=HLLHLLHHHLHHLHLLLH; }
   "pattern 6": Call "load_unload" { 
      "test_so"=HHHLLLHL; "test_so_1"=LLLLHHHH; "test_so_2"=LLLHLLLHHLHLHHLLLLHHHHLHHLLLLLLLHLLLLLHHHHLHHHLLLHLHLLHLHHHHLHLLLLLHHHLHLHHLHHHLHHLLHHHLLHLLHLLLLHHHHHLHHLLLHHHLHLLLHLHHLHLHLLLLHHLLLHHHHHHLHHLLHLHHLLLLL; 
      "test_so_3"=HHLHHLLHHLLLLHHHLHLLHHLH; "test_si"=01010110; "test_si_1"=10110111; 
      "test_si_2"=001111100110100110100111100111100011111010101101111101111100001011111111110010111110011110001100001001000011000110001100110100001101110000001010111101001; 
      "test_si_3"=011001001001101011100011; }
   Call "iddq_capture" { 
      "_pi"=101111010100101011010110100101000110001; "_po"=LLHHHHHHHHHHHLHHLL; }
   "pattern 7": Call "load_unload" { 
      "test_so"=LHLHLHHL; "test_so_1"=HLHHLHHH; "test_so_2"=LLHHHHHLLHHLHLLHHLHLLHHHHLLHHHHLLLHHHHHLHLHLHHLHHHHHLHHHHHLLLLHLHHHHHHHHHHLLHLHHHHHLLHHHHLLLHHLLLLHLLHLLLLHHLLLHHLLLHHLLHHLHLLLLHHLHHHLLLLLLHLHLHHHHLHLLH; 
      "test_so_3"=LHHLLHLLHLLHHLHLHHHLLLHH; "test_si"=10101110; "test_si_1"=11011100; 
      "test_si_2"=111001011010111101000100000110010100110101010001000111011011101000110010110010110001011111011000000011111010101111101101010001001000010001111110000101011; 
      "test_si_3"=110000111111000000100111; }
   Call "iddq_capture" { 
      "_pi"=111000100100101010010100001101000110010; "_po"=LLLHLLLHLLLHLHLHHH; }
   "pattern 8": Call "load_unload" { 
      "test_so"=HLHLHHHL; "test_so_1"=HHLHHHLL; "test_so_2"=HHHLLHLHHLHLHHHHLHLLLHLLLLLHHLLHLHLLHHLHLHLHLLLHLLLHHHLHHLHHHLHLLLHHLLHLHHLLHLHHLLLHLHHHHHLHHLLLLLLLHHHHHLHLHLHHHHHLHHLHLHLLLHLLHLLLLHLLLHHHHHHLLLLHLHLHH; 
      "test_so_3"=HHLLLLHHHHHHLLLLLLHLLHHH; "test_si"=00001111; "test_si_1"=00001101; 
      "test_si_2"=011111111110000110111001101110011100101000010010011010100101000100011110011101000010100101010001100001111011000111101111001000101111011011101111100011100; 
      "test_si_3"=011100111000110001110110; }
   Call "iddq_capture" { 
      "_pi"=100110010110101010000011100101000110000; "_po"=HLHHHLLHLHHHLLHLLL; }
   "pattern 9": Call "load_unload" { 
      "test_so"=LLLLHHHH; "test_so_1"=LLLLHHLH; "test_so_2"=LHHHHHHHHHHLLLLHHLHHHLLHHLHHHLLHHHLLHLHLLLLHLLHLLHHLHLHLLHLHLLLHLLLHHHHLLHHHLHLLLLHLHLLHLHLHLLLHHLLLLHHHHLHHLLLHHHHLHHHHLLHLLLHLHHHHLHHLHHHLHHHHHLLLHHHLL; 
      "test_so_3"=LHHHLLHHHLLLHHLLLHHHLHHL; "test_si"=01110000; "test_si_1"=11100100; 
      "test_si_2"=011110000110011111111100000100111001010100010001011111111001101110001011001100000000010000011101110111110000101111000000011101001111011010011011000100010; 
      "test_si_3"=110101000111111111011001; }
   Call "iddq_capture" { 
      "_pi"=110111110000101001000000110101000110101; "_po"=HLHHHLLHLLLLLLLHLH; }
   "pattern 10": Call "load_unload" { 
      "test_so"=LHHHLLLL; "test_so_1"=HHHLLHLL; "test_so_2"=LHHHHLLLLHHLLHHHHHHHHHLLLLLHLLHHHLLHLHLHLLLHLLLHLHHHHHHHHLLHHLHHHLLLHLHHLLHHLLLLLLLLLHLLLLLHHHLHHHLHHHHHLLLLHLHHHHLLLLLLLHHHLHLLHHHHLHHLHLLHHLHHLLLHLLLHL; 
      "test_so_3"=HHLHLHLLLHHHHHHHHHLHHLLH; "test_si"=00010010; "test_si_1"=10110100; 
      "test_si_2"=100110001100001100111011110110100100110001011110111111011111001100101001101000001101001101011110111000100011110010110010010011011000110010111110110101110; 
      "test_si_3"=001000001110001010100011; }
   Call "iddq_capture" { 
      "_pi"=100010011010101010001010111101000110100; "_po"=LLLLHLHLHHLHHLHHHL; }
   "pattern 11": Call "load_unload" { 
      "test_so"=LLLHLLHL; "test_so_1"=HLHHLHLL; "test_so_2"=HLLHHLLLHHLLLLHHLLHHHLHHHHLHHLHLLHLLHHLLLHLHHHHLHHHHHHLHHHHHLLHHLLHLHLLHHLHLLLLLHHLHLLHHLHLHHHHLHHHLLLHLLLHHHHLLHLHHLLHLLHLLHHLHHLLLHHLLHLHHHHHLHHLHLHHHL; 
      "test_so_3"=LLHLLLLLHHHLLLHLHLHLLLHH; "test_si"=10110001; "test_si_1"=11100001; 
      "test_si_2"=011100010010110000111111100001011011110100100001010000011101001001010101101000010001111111101111110110110101000011010100100011100001110111100100110100000; 
      "test_si_3"=001011000000111010011001; }
   Call "iddq_capture" { 
      "_pi"=100001000100101010000110001101000110010; "_po"=HLHHLLLHLLHHHHHHLL; }
   "pattern 12": Call "load_unload" { 
      "test_so"=HLHHLLLH; "test_so_1"=HHHLLLLH; "test_so_2"=LHHHLLLHLLHLHHLLLLHHHHHHHLLLLHLHHLHHHHLHLLHLLLLHLHLLLLLHHHLHLLHLLHLHLHLHHLHLLLLHLLLHHHHHHHHLHHHHHHLHHLHHLHLHLLLLHHLHLHLLHLLLHHHLLLLHHHLHHHHLLHLLHHLHLLLLL; 
      "test_so_3"=LLHLHHLLLLLLHHHLHLLHHLLH; "test_si"=01010000; "test_si_1"=00100001; 
      "test_si_2"=110000100010011101110001010000000101110010100100001111010111011011010010110100011010111000000001001000011100111011110011101011010000111000110001010001010; 
      "test_si_3"=001110110000000101101101; }
   Call "iddq_capture" { 
      "_pi"=110111000010101011001111111101000110110; "_po"=LLLHLHLLLHHLLLHLHL; }
   "pattern 13": Call "load_unload" { 
      "test_so"=LHLHLLLL; "test_so_1"=LLHLLLLH; "test_so_2"=HHLLLLHLLLHLLHHHLHHHLLLHLHLLLLLLLHLHHHLLHLHLLHLLLLHHHHLHLHHHLHHLHHLHLLHLHHLHLLLHHLHLHHHLLLLLLLLHLLHLLLLHHHLLHHHLHHHHLLHHHLHLHHLHLLLLHHHLLLHHLLLHLHLLLHLHL; 
      "test_so_3"=LLHHHLHHLLLLLLLHLHHLHHLH; "test_si"=10011011; "test_si_1"=01000001; 
      "test_si_2"=011100101110111100010001001110111000011110101110010001010111110101011000110111100101101100010100100011101011100000110100100010000000001100000111111101110; 
      "test_si_3"=000001110011100110111001; }
   Call "iddq_capture" { 
      "_pi"=110100100100101010011011010101000110000; "_po"=LLHHHLLHLHHLLHLLLL; }
   "pattern 14": Call "load_unload" { 
      "test_so"=HLLHHLHH; "test_so_1"=LHLLLLLH; "test_so_2"=LHHHLLHLHHHLHHHHLLLHLLLHLLHHHLHHHLLLLHHHHLHLHHHLLHLLLHLHLHHHHHLHLHLHHLLLHHLHHHHLLHLHHLHHLLLHLHLLHLLLHHHLHLHHHLLLLLHHLHLLHLLLHLLLLLLLLLHHLLLLLHHHHHHHLHHHL; 
      "test_so_3"=LLLLLHHHLLHHHLLHHLHHHLLH; "test_si"=11100010; "test_si_1"=11111010; 
      "test_si_2"=101100110000100011100100010100010110110110010010010010100010011010111001101010000011010000101000110110111010110001011110100010111110110001101110110000110; 
      "test_si_3"=111110011011010000000100; }
   Call "iddq_capture" { 
      "_pi"=110010001000101001001100101101000110100; "_po"=HLLLLLHLHLLHLHHHHH; }
   "pattern 15": Call "load_unload" { 
      "test_so"=HHHLLLHL; "test_so_1"=HHHHHLHL; "test_so_2"=HLHHLLHHLLLLHLLLHHHLLHLLLHLHLLLHLHHLHHLHHLLHLLHLLHLLHLHLLLHLLHHLHLHHHLLHHLHLHLLLLLHHLHLLLLHLHLLLHHLHHLHHHLHLHHLLLHLHHHHLHLLLHLHHHHHLHHLLLHHLHHHLHHLLLLHHL; 
      "test_so_3"=HHHHHLLHHLHHLHLLLLLLLHLL; "test_si"=00101010; "test_si_1"=01011111; 
      "test_si_2"=110001010100010001000011111010100000101000110101101000011111001110001001101010010110110000111100000000000011100010001001101100101101001010010010011011110; 
      "test_si_3"=011011011010111001110110; }
   Call "iddq_capture" { 
      "_pi"=101101001100101000000001011101000110000; "_po"=HLHLHHHLLHHHHLHLHL; }
   "pattern 16": Call "load_unload" { 
      "test_so"=LLHLHLHL; "test_so_1"=LHLHHHHH; "test_so_2"=HHLLLHLHLHLLLHLLLHLLLLHHHHHLHLHLLLLLHLHLLLHHLHLHHLHLLLLHHHHHLLHHHLLLHLLHHLHLHLLHLHHLHHLLLLHHHHLLLLLLLLLLLLHHHLLLHLLLHLLHHLHHLLHLHHLHLLHLHLLHLLHLLHHLHHHHL; 
      "test_so_3"=LHHLHHLHHLHLHHHLLHHHLHHL; "test_si"=01010001; "test_si_1"=00100011; 
      "test_si_2"=110111101100110101001001000000001001001010001110000110000000011010111101110000001010000110001100001110001111001001001100010111010011101010001010111000011; 
      "test_si_3"=011101011110000100111011; }
   Call "iddq_capture" { 
      "_pi"=100100010010101000000001011101000110111; "_po"=LLLLHLLLLLLLLLHLHL; }
   "pattern 17": Call "load_unload" { 
      "test_so"=LHLHLLLH; "test_so_1"=LLHLLLHH; "test_so_2"=HHLHHHHLHHLLHHLHLHLLHLLHLLLLLLLLHLLHLLHLHLLLHHHLLLLHHLLLLLLLLHHLHLHHHHLHHHLLLLLLHLHLLLLHHLLLHHLLLLHHHLLLHHHHLLHLLHLLHHLLLHLHHHLHLLHHHLHLHLLLHLHLHHHLLLLHH; 
      "test_so_3"=LHHHLHLHHHHLLLLHLLHHHLHH; "test_si"=00100111; "test_si_1"=01000101; 
      "test_si_2"=101011110110111100100100110011100110110000000001101011010011010010000001011101001100001010010001110111010011100100100111001011111010011111101000100010000; 
      "test_si_3"=011011010010101100111000; }
   Call "iddq_capture" { 
      "_pi"=101011010110101001000000011101000110110; "_po"=LLHHHHHHHLHLLLHLHL; }
   "end 17 unload": Call "load_unload" { 
      "test_so"=LLHLLHHH; "test_so_1"=LHLLLHLH; "test_so_2"=HLHLHHHHLHHLHHHHLLHLLHLLHHLLHHHLLHHLHHLLLLLLLLLHHLHLHHLHLLHHLHLLHLLLLLLHLHHHLHLLHHLLLLHLHLLHLLLHHHLHHHLHLLHHHLLHLLHLLHHHLLHLHHHHHLHLLHHHHHHLHLLLHLLLHLLLL; 
      "test_so_3"=LHHLHHLHLLHLHLHHLLHHHLLL; }
}

// Patterns reference 76 V statements, generating 2964 test cycles
